-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
-- Date        : Thu Jun 13 16:03:30 2024
-- Host        : Tey running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim -rename_top kria_starter_kit_v_demosaic_0_0 -prefix
--               kria_starter_kit_v_demosaic_0_0_ kria_starter_kit_v_demosaic_0_0_sim_netlist.vhdl
-- Design      : kria_starter_kit_v_demosaic_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xck26-sfvc784-2LV-c
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_Block_entry_split_proc is
  port (
    ap_done_reg : out STD_LOGIC;
    ap_return_preg : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_done_reg_reg_0 : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \ap_return_preg_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_Block_entry_split_proc;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_Block_entry_split_proc is
  signal Block_entry_split_proc_U0_ap_ready : STD_LOGIC;
  signal \^ap_done_reg\ : STD_LOGIC;
begin
  ap_done_reg <= \^ap_done_reg\;
ap_done_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_reg_reg_0,
      Q => \^ap_done_reg\,
      R => '0'
    );
\ap_return_preg[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \^ap_done_reg\,
      I1 => ap_start,
      I2 => \ap_return_preg_reg[0]_0\,
      O => Block_entry_split_proc_U0_ap_ready
    );
\ap_return_preg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(0),
      Q => ap_return_preg(0),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(10),
      Q => ap_return_preg(10),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(11),
      Q => ap_return_preg(11),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(12),
      Q => ap_return_preg(12),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(13),
      Q => ap_return_preg(13),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(14),
      Q => ap_return_preg(14),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(15),
      Q => ap_return_preg(15),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(1),
      Q => ap_return_preg(1),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(2),
      Q => ap_return_preg(2),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(3),
      Q => ap_return_preg(3),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(4),
      Q => ap_return_preg(4),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(5),
      Q => ap_return_preg(5),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(6),
      Q => ap_return_preg(6),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(7),
      Q => ap_return_preg(7),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(8),
      Q => ap_return_preg(8),
      R => ap_rst_n_inv
    );
\ap_return_preg_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => Block_entry_split_proc_U0_ap_ready,
      D => Q(9),
      Q => ap_return_preg(9),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_CTRL_s_axi is
  port (
    interrupt : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \int_width_reg[15]_0\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    \int_width_reg[12]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \int_height_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \int_height_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \int_width_reg[11]_0\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_height_reg[11]_1\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \int_width_reg[11]_1\ : out STD_LOGIC_VECTOR ( 10 downto 0 );
    \int_height_reg[11]_2\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_onehot_rstate_reg[1]_0\ : out STD_LOGIC;
    \FSM_onehot_wstate_reg[2]_0\ : out STD_LOGIC;
    ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg : out STD_LOGIC;
    ap_start : out STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \int_bayer_phase_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_sync_reg_Block_entry_split_proc_U0_ap_ready : out STD_LOGIC;
    \int_bayer_phase_reg[15]_1\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_sync_Block_entry_split_proc_U0_ap_ready : out STD_LOGIC;
    \int_height_reg[13]_0\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    s_axi_CTRL_BVALID : out STD_LOGIC;
    \FSM_onehot_wstate_reg[1]_0\ : out STD_LOGIC;
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_idle : in STD_LOGIC;
    \cmp59_i_reg_545_reg[0]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \cmp59_i_reg_545_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \cmp59_i_reg_465_reg[0]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \cmp59_i_reg_465_reg[0]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][0]\ : in STD_LOGIC;
    ZipperRemoval_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_MultiPixStream2AXIvideo_U0_full_n : in STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_sync_ready : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_return_preg : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_CS_fsm[2]_i_2__1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    \icmp_ln228_reg_199_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln228_reg_199_reg[0]_0\ : in STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_ready : in STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 3 downto 0 )
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_CTRL_s_axi;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_CTRL_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_rstate_reg[1]_0\ : STD_LOGIC;
  signal \FSM_onehot_wstate[1]_i_2_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_5\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_5\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[1]_0\ : STD_LOGIC;
  signal \^fsm_onehot_wstate_reg[2]_0\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal auto_restart_status_i_1_n_5 : STD_LOGIC;
  signal auto_restart_status_reg_n_5 : STD_LOGIC;
  signal \cmp59_i_reg_465[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_465[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_465[0]_i_4_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_465[0]_i_5_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_465[0]_i_6_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_465[0]_i_7_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_465_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \cmp59_i_reg_465_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \cmp59_i_reg_465_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \cmp59_i_reg_465_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \cmp59_i_reg_465_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \cmp59_i_reg_545[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_545[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_545[0]_i_4_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_545[0]_i_5_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_545[0]_i_6_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_545[0]_i_7_n_5\ : STD_LOGIC;
  signal \cmp59_i_reg_545_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \cmp59_i_reg_545_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \cmp59_i_reg_545_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \cmp59_i_reg_545_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \cmp59_i_reg_545_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \icmp_ln228_reg_199[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln228_reg_199[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln228_reg_199[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln228_reg_199[0]_i_5_n_5\ : STD_LOGIC;
  signal \int_ap_ready__0\ : STD_LOGIC;
  signal int_ap_ready_i_1_n_5 : STD_LOGIC;
  signal int_ap_start5_out : STD_LOGIC;
  signal int_ap_start_i_1_n_5 : STD_LOGIC;
  signal int_auto_restart_i_1_n_5 : STD_LOGIC;
  signal int_auto_restart_i_2_n_5 : STD_LOGIC;
  signal int_bayer_phase0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_bayer_phase[15]_i_1_n_5\ : STD_LOGIC;
  signal \^int_bayer_phase_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal int_gie_i_1_n_5 : STD_LOGIC;
  signal int_gie_reg_n_5 : STD_LOGIC;
  signal int_height0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_height[15]_i_1_n_5\ : STD_LOGIC;
  signal \^int_height_reg[15]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal int_ier10_out : STD_LOGIC;
  signal \int_ier[1]_i_2_n_5\ : STD_LOGIC;
  signal \int_ier_reg_n_5_[0]\ : STD_LOGIC;
  signal int_interrupt0 : STD_LOGIC;
  signal int_isr7_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_5\ : STD_LOGIC;
  signal \int_isr_reg_n_5_[0]\ : STD_LOGIC;
  signal \int_isr_reg_n_5_[1]\ : STD_LOGIC;
  signal \int_task_ap_done0__3\ : STD_LOGIC;
  signal \int_task_ap_done__0\ : STD_LOGIC;
  signal int_task_ap_done_i_1_n_5 : STD_LOGIC;
  signal int_task_ap_done_i_3_n_5 : STD_LOGIC;
  signal int_width0 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \int_width[15]_i_1_n_5\ : STD_LOGIC;
  signal \^interrupt\ : STD_LOGIC;
  signal \loopHeight_reg_377_reg[11]_i_2_n_11\ : STD_LOGIC;
  signal \loopHeight_reg_377_reg[11]_i_2_n_12\ : STD_LOGIC;
  signal \loopHeight_reg_377_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \loopHeight_reg_377_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \loopHeight_reg_377_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \loopHeight_reg_377_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \loopHeight_reg_377_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \loopHeight_reg_377_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \loopHeight_reg_377_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \loopHeight_reg_377_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \loopHeight_reg_441_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \loopHeight_reg_441_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \loopHeight_reg_441_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \loopHeight_reg_441_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \loopHeight_reg_441_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \loopHeight_reg_441_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \loopHeight_reg_441_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \loopHeight_reg_441_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \loopHeight_reg_441_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \loopHeight_reg_441_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[16]_i_2_n_10\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[16]_i_2_n_11\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[16]_i_2_n_12\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[16]_i_2_n_8\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[16]_i_2_n_9\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \loopWidth_reg_281_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \loopWidth_reg_382_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \loopWidth_reg_382_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \loopWidth_reg_382_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \loopWidth_reg_382_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \loopWidth_reg_382_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \loopWidth_reg_382_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_382_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \loopWidth_reg_382_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \loopWidth_reg_382_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \loopWidth_reg_382_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \loopWidth_reg_446_reg[11]_i_2_n_11\ : STD_LOGIC;
  signal \loopWidth_reg_446_reg[11]_i_2_n_12\ : STD_LOGIC;
  signal \loopWidth_reg_446_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \loopWidth_reg_446_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \loopWidth_reg_446_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \loopWidth_reg_446_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_446_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \loopWidth_reg_446_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \loopWidth_reg_446_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \loopWidth_reg_446_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \loopWidth_reg_540[7]_i_2_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_540_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \loopWidth_reg_540_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \loopWidth_reg_540_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \loopWidth_reg_540_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_540_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \loopWidth_reg_540_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \loopWidth_reg_540_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \loopWidth_reg_540_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \loopWidth_reg_540_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \loopWidth_reg_540_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \loopWidth_reg_540_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \loopWidth_reg_540_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \loopWidth_reg_540_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \loopWidth_reg_540_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \loopWidth_reg_540_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \loopWidth_reg_540_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal rdata : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \rdata[0]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[15]_i_6_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_5\ : STD_LOGIC;
  signal \rdata[1]_i_5_n_5\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_5\ : STD_LOGIC;
  signal \rdata[9]_i_3_n_5\ : STD_LOGIC;
  signal \^s_axi_ctrl_bvalid\ : STD_LOGIC;
  signal \^s_axi_ctrl_rvalid\ : STD_LOGIC;
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_5_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_5_[5]\ : STD_LOGIC;
  signal \NLW_cmp59_i_reg_465_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_cmp59_i_reg_465_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cmp59_i_reg_545_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_cmp59_i_reg_545_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_loopHeight_reg_377_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_loopHeight_reg_377_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_loopHeight_reg_441_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_loopHeight_reg_441_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_loopWidth_reg_281_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 6 to 6 );
  signal \NLW_loopWidth_reg_281_reg[16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_loopWidth_reg_382_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_loopWidth_reg_382_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_loopWidth_reg_446_reg[11]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_loopWidth_reg_446_reg[11]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_loopWidth_reg_540_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_loopWidth_reg_540_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[1]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \FSM_onehot_rstate[2]_i_1\ : label is "soft_lutpair18";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of ap_sync_reg_Block_entry_split_proc_U0_ap_ready_i_1 : label is "soft_lutpair16";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \cmp59_i_reg_465_reg[0]_i_1\ : label is 14;
  attribute COMPARATOR_THRESHOLD of \cmp59_i_reg_545_reg[0]_i_1\ : label is 14;
  attribute SOFT_HLUTNM of int_auto_restart_i_2 : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_bayer_phase[0]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_bayer_phase[10]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_bayer_phase[11]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_bayer_phase[12]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_bayer_phase[13]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_bayer_phase[14]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_bayer_phase[15]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_bayer_phase[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_bayer_phase[2]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_bayer_phase[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_bayer_phase[4]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_bayer_phase[5]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_bayer_phase[6]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_bayer_phase[7]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_bayer_phase[8]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_bayer_phase[9]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_height[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_height[10]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_height[11]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_height[12]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_height[13]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_height[14]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_height[15]_i_2\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_height[1]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_height[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_height[3]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_height[4]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_height[5]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_height[6]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_height[7]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_height[8]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_height[9]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_ier[1]_i_2\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of int_task_ap_done_i_3 : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_width[0]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_width[10]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_width[11]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_width[12]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_width[13]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_width[14]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_width[15]_i_2\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_width[1]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_width[2]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_width[3]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_width[4]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_width[5]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_width[6]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_width[7]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_width[8]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_width[9]_i_1\ : label is "soft_lutpair29";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \loopHeight_reg_377_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \loopHeight_reg_377_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \loopHeight_reg_441_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \loopHeight_reg_441_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \loopWidth_reg_382_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \loopWidth_reg_382_reg[8]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \loopWidth_reg_446_reg[11]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \loopWidth_reg_446_reg[8]_i_1\ : label is 35;
  attribute SOFT_HLUTNM of \rdata[15]_i_4\ : label is "soft_lutpair17";
begin
  \FSM_onehot_rstate_reg[1]_0\ <= \^fsm_onehot_rstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[1]_0\ <= \^fsm_onehot_wstate_reg[1]_0\;
  \FSM_onehot_wstate_reg[2]_0\ <= \^fsm_onehot_wstate_reg[2]_0\;
  Q(15 downto 0) <= \^q\(15 downto 0);
  ap_start <= \^ap_start\;
  \int_bayer_phase_reg[15]_0\(15 downto 0) <= \^int_bayer_phase_reg[15]_0\(15 downto 0);
  \int_height_reg[15]_0\(15 downto 0) <= \^int_height_reg[15]_0\(15 downto 0);
  interrupt <= \^interrupt\;
  s_axi_CTRL_BVALID <= \^s_axi_ctrl_bvalid\;
  s_axi_CTRL_RVALID <= \^s_axi_ctrl_rvalid\;
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F277"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CTRL_ARVALID,
      I2 => s_axi_CTRL_RREADY,
      I3 => \^s_axi_ctrl_rvalid\,
      O => \FSM_onehot_rstate[1]_i_1_n_5\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_CTRL_RREADY,
      I1 => \^s_axi_ctrl_rvalid\,
      I2 => s_axi_CTRL_ARVALID,
      I3 => \^fsm_onehot_rstate_reg[1]_0\,
      O => \FSM_onehot_rstate[2]_i_1_n_5\
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_5\,
      Q => \^fsm_onehot_rstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_5\,
      Q => \^s_axi_ctrl_rvalid\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF0C1D1D"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CTRL_AWVALID,
      I3 => s_axi_CTRL_BREADY,
      I4 => \^s_axi_ctrl_bvalid\,
      O => \FSM_onehot_wstate[1]_i_2_n_5\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_CTRL_AWVALID,
      I1 => \^fsm_onehot_wstate_reg[1]_0\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[2]_i_1_n_5\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F444"
    )
        port map (
      I0 => s_axi_CTRL_BREADY,
      I1 => \^s_axi_ctrl_bvalid\,
      I2 => s_axi_CTRL_WVALID,
      I3 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \FSM_onehot_wstate[3]_i_1_n_5\
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_2_n_5\,
      Q => \^fsm_onehot_wstate_reg[1]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_5\,
      Q => \^fsm_onehot_wstate_reg[2]_0\,
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_5\,
      Q => \^s_axi_ctrl_bvalid\,
      R => ap_rst_n_inv
    );
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(0),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(0),
      O => \int_bayer_phase_reg[15]_1\(0)
    );
\SRL_SIG[0][10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(10),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(10),
      O => \int_bayer_phase_reg[15]_1\(10)
    );
\SRL_SIG[0][11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(11),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(11),
      O => \int_bayer_phase_reg[15]_1\(11)
    );
\SRL_SIG[0][12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(12),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(12),
      O => \int_bayer_phase_reg[15]_1\(12)
    );
\SRL_SIG[0][13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(13),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(13),
      O => \int_bayer_phase_reg[15]_1\(13)
    );
\SRL_SIG[0][14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(14),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(14),
      O => \int_bayer_phase_reg[15]_1\(14)
    );
\SRL_SIG[0][15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(15),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(15),
      O => \int_bayer_phase_reg[15]_1\(15)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(1),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(1),
      O => \int_bayer_phase_reg[15]_1\(1)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(2),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(2),
      O => \int_bayer_phase_reg[15]_1\(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(3),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(3),
      O => \int_bayer_phase_reg[15]_1\(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(4),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(4),
      O => \int_bayer_phase_reg[15]_1\(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(5),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(5),
      O => \int_bayer_phase_reg[15]_1\(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(6),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(6),
      O => \int_bayer_phase_reg[15]_1\(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(7),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(7),
      O => \int_bayer_phase_reg[15]_1\(7)
    );
\SRL_SIG[0][8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(8),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(8),
      O => \int_bayer_phase_reg[15]_1\(8)
    );
\SRL_SIG[0][9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0020"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(9),
      I1 => ap_done_reg,
      I2 => \^ap_start\,
      I3 => \SRL_SIG_reg[0][0]\,
      I4 => ap_return_preg(9),
      O => \int_bayer_phase_reg[15]_1\(9)
    );
\ap_CS_fsm[1]_i_1__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      I1 => \^ap_start\,
      I2 => \ap_CS_fsm_reg[1]\(0),
      O => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg(0)
    );
\ap_CS_fsm[2]_i_4__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(13),
      I1 => \ap_CS_fsm[2]_i_2__1\(1),
      I2 => \^int_height_reg[15]_0\(12),
      I3 => \ap_CS_fsm[2]_i_2__1\(0),
      I4 => \ap_CS_fsm[2]_i_2__1\(2),
      I5 => \^int_height_reg[15]_0\(14),
      O => \int_height_reg[13]_0\
    );
ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^ap_start\,
      I1 => ap_sync_ready,
      I2 => ap_rst_n,
      O => ap_sync_reg_Block_entry_split_proc_U0_ap_ready
    );
ap_sync_reg_Block_entry_split_proc_U0_ap_ready_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]\,
      I1 => \^ap_start\,
      I2 => ap_done_reg,
      O => ap_sync_Block_entry_split_proc_U0_ap_ready
    );
auto_restart_status_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_3_in(7),
      I1 => ap_idle,
      I2 => auto_restart_status_reg_n_5,
      O => auto_restart_status_i_1_n_5
    );
auto_restart_status_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => auto_restart_status_i_1_n_5,
      Q => auto_restart_status_reg_n_5,
      R => ap_rst_n_inv
    );
\cmp59_i_reg_465[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(11),
      I1 => \cmp59_i_reg_465_reg[0]\(11),
      I2 => \^int_height_reg[15]_0\(10),
      I3 => \cmp59_i_reg_465_reg[0]\(10),
      O => \cmp59_i_reg_465[0]_i_2_n_5\
    );
\cmp59_i_reg_465[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(9),
      I1 => \cmp59_i_reg_465_reg[0]\(9),
      I2 => \^int_height_reg[15]_0\(8),
      I3 => \cmp59_i_reg_465_reg[0]\(8),
      O => \cmp59_i_reg_465[0]_i_3_n_5\
    );
\cmp59_i_reg_465[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(7),
      I1 => \cmp59_i_reg_465_reg[0]\(7),
      I2 => \^int_height_reg[15]_0\(6),
      I3 => \cmp59_i_reg_465_reg[0]\(6),
      O => \cmp59_i_reg_465[0]_i_4_n_5\
    );
\cmp59_i_reg_465[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(5),
      I1 => \cmp59_i_reg_465_reg[0]\(5),
      I2 => \^int_height_reg[15]_0\(4),
      I3 => \cmp59_i_reg_465_reg[0]\(4),
      O => \cmp59_i_reg_465[0]_i_5_n_5\
    );
\cmp59_i_reg_465[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(3),
      I1 => \cmp59_i_reg_465_reg[0]\(3),
      I2 => \^int_height_reg[15]_0\(2),
      I3 => \cmp59_i_reg_465_reg[0]\(2),
      O => \cmp59_i_reg_465[0]_i_6_n_5\
    );
\cmp59_i_reg_465[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(1),
      I1 => \cmp59_i_reg_465_reg[0]\(1),
      I2 => \^int_height_reg[15]_0\(0),
      I3 => \cmp59_i_reg_465_reg[0]\(0),
      O => \cmp59_i_reg_465[0]_i_7_n_5\
    );
\cmp59_i_reg_465_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_cmp59_i_reg_465_reg[0]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \int_height_reg[11]_2\(0),
      CO(4) => \cmp59_i_reg_465_reg[0]_i_1_n_8\,
      CO(3) => \cmp59_i_reg_465_reg[0]_i_1_n_9\,
      CO(2) => \cmp59_i_reg_465_reg[0]_i_1_n_10\,
      CO(1) => \cmp59_i_reg_465_reg[0]_i_1_n_11\,
      CO(0) => \cmp59_i_reg_465_reg[0]_i_1_n_12\,
      DI(7 downto 6) => B"00",
      DI(5) => \cmp59_i_reg_465[0]_i_2_n_5\,
      DI(4) => \cmp59_i_reg_465[0]_i_3_n_5\,
      DI(3) => \cmp59_i_reg_465[0]_i_4_n_5\,
      DI(2) => \cmp59_i_reg_465[0]_i_5_n_5\,
      DI(1) => \cmp59_i_reg_465[0]_i_6_n_5\,
      DI(0) => \cmp59_i_reg_465[0]_i_7_n_5\,
      O(7 downto 0) => \NLW_cmp59_i_reg_465_reg[0]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5 downto 0) => \cmp59_i_reg_465_reg[0]_0\(5 downto 0)
    );
\cmp59_i_reg_545[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(11),
      I1 => \cmp59_i_reg_545_reg[0]\(11),
      I2 => \^int_height_reg[15]_0\(10),
      I3 => \cmp59_i_reg_545_reg[0]\(10),
      O => \cmp59_i_reg_545[0]_i_2_n_5\
    );
\cmp59_i_reg_545[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(9),
      I1 => \cmp59_i_reg_545_reg[0]\(9),
      I2 => \^int_height_reg[15]_0\(8),
      I3 => \cmp59_i_reg_545_reg[0]\(8),
      O => \cmp59_i_reg_545[0]_i_3_n_5\
    );
\cmp59_i_reg_545[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(7),
      I1 => \cmp59_i_reg_545_reg[0]\(7),
      I2 => \^int_height_reg[15]_0\(6),
      I3 => \cmp59_i_reg_545_reg[0]\(6),
      O => \cmp59_i_reg_545[0]_i_4_n_5\
    );
\cmp59_i_reg_545[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(5),
      I1 => \cmp59_i_reg_545_reg[0]\(5),
      I2 => \^int_height_reg[15]_0\(4),
      I3 => \cmp59_i_reg_545_reg[0]\(4),
      O => \cmp59_i_reg_545[0]_i_5_n_5\
    );
\cmp59_i_reg_545[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(3),
      I1 => \cmp59_i_reg_545_reg[0]\(3),
      I2 => \^int_height_reg[15]_0\(2),
      I3 => \cmp59_i_reg_545_reg[0]\(2),
      O => \cmp59_i_reg_545[0]_i_6_n_5\
    );
\cmp59_i_reg_545[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(1),
      I1 => \cmp59_i_reg_545_reg[0]\(1),
      I2 => \^int_height_reg[15]_0\(0),
      I3 => \cmp59_i_reg_545_reg[0]\(0),
      O => \cmp59_i_reg_545[0]_i_7_n_5\
    );
\cmp59_i_reg_545_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_cmp59_i_reg_545_reg[0]_i_1_CO_UNCONNECTED\(7 downto 6),
      CO(5) => CO(0),
      CO(4) => \cmp59_i_reg_545_reg[0]_i_1_n_8\,
      CO(3) => \cmp59_i_reg_545_reg[0]_i_1_n_9\,
      CO(2) => \cmp59_i_reg_545_reg[0]_i_1_n_10\,
      CO(1) => \cmp59_i_reg_545_reg[0]_i_1_n_11\,
      CO(0) => \cmp59_i_reg_545_reg[0]_i_1_n_12\,
      DI(7 downto 6) => B"00",
      DI(5) => \cmp59_i_reg_545[0]_i_2_n_5\,
      DI(4) => \cmp59_i_reg_545[0]_i_3_n_5\,
      DI(3) => \cmp59_i_reg_545[0]_i_4_n_5\,
      DI(2) => \cmp59_i_reg_545[0]_i_5_n_5\,
      DI(1) => \cmp59_i_reg_545[0]_i_6_n_5\,
      DI(0) => \cmp59_i_reg_545[0]_i_7_n_5\,
      O(7 downto 0) => \NLW_cmp59_i_reg_545_reg[0]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5 downto 0) => \cmp59_i_reg_545_reg[0]_0\(5 downto 0)
    );
\icmp_ln228_reg_199[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80FFFFFF80808080"
    )
        port map (
      I0 => \icmp_ln228_reg_199[0]_i_2_n_5\,
      I1 => \icmp_ln228_reg_199[0]_i_3_n_5\,
      I2 => \icmp_ln228_reg_199[0]_i_4_n_5\,
      I3 => MultiPixStream2AXIvideo_U0_ap_start,
      I4 => \icmp_ln228_reg_199_reg[0]\(0),
      I5 => \icmp_ln228_reg_199_reg[0]_0\,
      O => empty_n_reg
    );
\icmp_ln228_reg_199[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"10000000"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      I2 => MultiPixStream2AXIvideo_U0_ap_start,
      I3 => \icmp_ln228_reg_199_reg[0]\(0),
      I4 => \icmp_ln228_reg_199[0]_i_5_n_5\,
      O => \icmp_ln228_reg_199[0]_i_2_n_5\
    );
\icmp_ln228_reg_199[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000230000002323"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(11),
      I2 => \^q\(9),
      I3 => \^q\(7),
      I4 => \^q\(8),
      I5 => \^q\(6),
      O => \icmp_ln228_reg_199[0]_i_3_n_5\
    );
\icmp_ln228_reg_199[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000023"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      I2 => \^q\(3),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \icmp_ln228_reg_199[0]_i_4_n_5\
    );
\icmp_ln228_reg_199[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^q\(7),
      I2 => \^q\(5),
      I3 => \^q\(4),
      O => \icmp_ln228_reg_199[0]_i_5_n_5\
    );
int_ap_idle_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F4F4F444"
    )
        port map (
      I0 => \SRL_SIG_reg[0][0]\,
      I1 => \^ap_start\,
      I2 => ZipperRemoval_U0_ap_start,
      I3 => start_once_reg,
      I4 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      O => ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => p_3_in(2),
      R => ap_rst_n_inv
    );
int_ap_ready_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => p_3_in(7),
      I1 => ap_sync_ready,
      I2 => \int_task_ap_done0__3\,
      I3 => \int_ap_ready__0\,
      O => int_ap_ready_i_1_n_5
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_ready_i_1_n_5,
      Q => \int_ap_ready__0\,
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FBF8"
    )
        port map (
      I0 => p_3_in(7),
      I1 => ap_sync_ready,
      I2 => int_ap_start5_out,
      I3 => \^ap_start\,
      O => int_ap_start_i_1_n_5
    );
int_ap_start_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000002000000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \int_ier[1]_i_2_n_5\,
      I4 => s_axi_CTRL_WSTRB(0),
      I5 => \waddr_reg_n_5_[2]\,
      O => int_ap_start5_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_5,
      Q => \^ap_start\,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFF2000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(7),
      I1 => \waddr_reg_n_5_[2]\,
      I2 => s_axi_CTRL_WSTRB(0),
      I3 => int_auto_restart_i_2_n_5,
      I4 => p_3_in(7),
      O => int_auto_restart_i_1_n_5
    );
int_auto_restart_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[4]\,
      I1 => \waddr_reg_n_5_[3]\,
      I2 => \waddr_reg_n_5_[5]\,
      I3 => s_axi_CTRL_WVALID,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      O => int_auto_restart_i_2_n_5
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_5,
      Q => p_3_in(7),
      R => ap_rst_n_inv
    );
\int_bayer_phase[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(0),
      O => int_bayer_phase0(0)
    );
\int_bayer_phase[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(10),
      O => int_bayer_phase0(10)
    );
\int_bayer_phase[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(11),
      O => int_bayer_phase0(11)
    );
\int_bayer_phase[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(12),
      O => int_bayer_phase0(12)
    );
\int_bayer_phase[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(13),
      O => int_bayer_phase0(13)
    );
\int_bayer_phase[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(14),
      O => int_bayer_phase0(14)
    );
\int_bayer_phase[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0020000000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[5]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \waddr_reg_n_5_[2]\,
      I4 => \^fsm_onehot_wstate_reg[2]_0\,
      I5 => s_axi_CTRL_WVALID,
      O => \int_bayer_phase[15]_i_1_n_5\
    );
\int_bayer_phase[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(15),
      O => int_bayer_phase0(15)
    );
\int_bayer_phase[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(1),
      O => int_bayer_phase0(1)
    );
\int_bayer_phase[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(2),
      O => int_bayer_phase0(2)
    );
\int_bayer_phase[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(3),
      O => int_bayer_phase0(3)
    );
\int_bayer_phase[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(4),
      O => int_bayer_phase0(4)
    );
\int_bayer_phase[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(5),
      O => int_bayer_phase0(5)
    );
\int_bayer_phase[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(6),
      O => int_bayer_phase0(6)
    );
\int_bayer_phase[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(7),
      O => int_bayer_phase0(7)
    );
\int_bayer_phase[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(8),
      O => int_bayer_phase0(8)
    );
\int_bayer_phase[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_bayer_phase_reg[15]_0\(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(9),
      O => int_bayer_phase0(9)
    );
\int_bayer_phase_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(0),
      Q => \^int_bayer_phase_reg[15]_0\(0),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(10),
      Q => \^int_bayer_phase_reg[15]_0\(10),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(11),
      Q => \^int_bayer_phase_reg[15]_0\(11),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(12),
      Q => \^int_bayer_phase_reg[15]_0\(12),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(13),
      Q => \^int_bayer_phase_reg[15]_0\(13),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(14),
      Q => \^int_bayer_phase_reg[15]_0\(14),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(15),
      Q => \^int_bayer_phase_reg[15]_0\(15),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(1),
      Q => \^int_bayer_phase_reg[15]_0\(1),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(2),
      Q => \^int_bayer_phase_reg[15]_0\(2),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(3),
      Q => \^int_bayer_phase_reg[15]_0\(3),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(4),
      Q => \^int_bayer_phase_reg[15]_0\(4),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(5),
      Q => \^int_bayer_phase_reg[15]_0\(5),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(6),
      Q => \^int_bayer_phase_reg[15]_0\(6),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(7),
      Q => \^int_bayer_phase_reg[15]_0\(7),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(8),
      Q => \^int_bayer_phase_reg[15]_0\(8),
      R => ap_rst_n_inv
    );
\int_bayer_phase_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bayer_phase[15]_i_1_n_5\,
      D => int_bayer_phase0(9),
      Q => \^int_bayer_phase_reg[15]_0\(9),
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF8000"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \waddr_reg_n_5_[2]\,
      I3 => int_auto_restart_i_2_n_5,
      I4 => int_gie_reg_n_5,
      O => int_gie_i_1_n_5
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_5,
      Q => int_gie_reg_n_5,
      R => ap_rst_n_inv
    );
\int_height[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(0),
      O => int_height0(0)
    );
\int_height[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(10),
      O => int_height0(10)
    );
\int_height[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(11),
      O => int_height0(11)
    );
\int_height[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(12),
      O => int_height0(12)
    );
\int_height[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(13),
      O => int_height0(13)
    );
\int_height[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(14),
      O => int_height0(14)
    );
\int_height[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040000000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[2]\,
      I1 => \waddr_reg_n_5_[3]\,
      I2 => \waddr_reg_n_5_[4]\,
      I3 => \waddr_reg_n_5_[5]\,
      I4 => s_axi_CTRL_WVALID,
      I5 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \int_height[15]_i_1_n_5\
    );
\int_height[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(15),
      O => int_height0(15)
    );
\int_height[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(1),
      O => int_height0(1)
    );
\int_height[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(2),
      O => int_height0(2)
    );
\int_height[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(3),
      O => int_height0(3)
    );
\int_height[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(4),
      O => int_height0(4)
    );
\int_height[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(5),
      O => int_height0(5)
    );
\int_height[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(6),
      O => int_height0(6)
    );
\int_height[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(7),
      O => int_height0(7)
    );
\int_height[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(8),
      O => int_height0(8)
    );
\int_height[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(9),
      O => int_height0(9)
    );
\int_height_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(0),
      Q => \^int_height_reg[15]_0\(0),
      R => ap_rst_n_inv
    );
\int_height_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(10),
      Q => \^int_height_reg[15]_0\(10),
      R => ap_rst_n_inv
    );
\int_height_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(11),
      Q => \^int_height_reg[15]_0\(11),
      R => ap_rst_n_inv
    );
\int_height_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(12),
      Q => \^int_height_reg[15]_0\(12),
      R => ap_rst_n_inv
    );
\int_height_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(13),
      Q => \^int_height_reg[15]_0\(13),
      R => ap_rst_n_inv
    );
\int_height_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(14),
      Q => \^int_height_reg[15]_0\(14),
      R => ap_rst_n_inv
    );
\int_height_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(15),
      Q => \^int_height_reg[15]_0\(15),
      R => ap_rst_n_inv
    );
\int_height_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(1),
      Q => \^int_height_reg[15]_0\(1),
      R => ap_rst_n_inv
    );
\int_height_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(2),
      Q => \^int_height_reg[15]_0\(2),
      R => ap_rst_n_inv
    );
\int_height_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(3),
      Q => \^int_height_reg[15]_0\(3),
      R => ap_rst_n_inv
    );
\int_height_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(4),
      Q => \^int_height_reg[15]_0\(4),
      R => ap_rst_n_inv
    );
\int_height_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(5),
      Q => \^int_height_reg[15]_0\(5),
      R => ap_rst_n_inv
    );
\int_height_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(6),
      Q => \^int_height_reg[15]_0\(6),
      R => ap_rst_n_inv
    );
\int_height_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(7),
      Q => \^int_height_reg[15]_0\(7),
      R => ap_rst_n_inv
    );
\int_height_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(8),
      Q => \^int_height_reg[15]_0\(8),
      R => ap_rst_n_inv
    );
\int_height_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_height[15]_i_1_n_5\,
      D => int_height0(9),
      Q => \^int_height_reg[15]_0\(9),
      R => ap_rst_n_inv
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \waddr_reg_n_5_[2]\,
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_5\,
      I3 => \waddr_reg_n_5_[3]\,
      I4 => \waddr_reg_n_5_[4]\,
      O => int_ier10_out
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[2]_0\,
      I1 => s_axi_CTRL_WVALID,
      I2 => \waddr_reg_n_5_[5]\,
      O => \int_ier[1]_i_2_n_5\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier10_out,
      D => s_axi_CTRL_WDATA(0),
      Q => \int_ier_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => int_ier10_out,
      D => s_axi_CTRL_WDATA(1),
      Q => p_0_in,
      R => ap_rst_n_inv
    );
int_interrupt_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => \int_isr_reg_n_5_[0]\,
      I1 => \int_isr_reg_n_5_[1]\,
      I2 => int_gie_reg_n_5,
      O => int_interrupt0
    );
int_interrupt_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_interrupt0,
      Q => \^interrupt\,
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(0),
      I1 => int_isr7_out,
      I2 => \int_ier_reg_n_5_[0]\,
      I3 => MultiPixStream2AXIvideo_U0_ap_ready,
      I4 => \int_isr_reg_n_5_[0]\,
      O => \int_isr[0]_i_1_n_5\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => s_axi_CTRL_WSTRB(0),
      I1 => \waddr_reg_n_5_[2]\,
      I2 => \int_ier[1]_i_2_n_5\,
      I3 => \waddr_reg_n_5_[3]\,
      I4 => \waddr_reg_n_5_[4]\,
      O => int_isr7_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F777F888"
    )
        port map (
      I0 => s_axi_CTRL_WDATA(1),
      I1 => int_isr7_out,
      I2 => p_0_in,
      I3 => ap_sync_ready,
      I4 => \int_isr_reg_n_5_[1]\,
      O => \int_isr[1]_i_1_n_5\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_5\,
      Q => \int_isr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_5\,
      Q => \int_isr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
int_task_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F20FFFF2F202F20"
    )
        port map (
      I0 => ap_idle,
      I1 => p_3_in(2),
      I2 => auto_restart_status_reg_n_5,
      I3 => MultiPixStream2AXIvideo_U0_ap_ready,
      I4 => \int_task_ap_done0__3\,
      I5 => \int_task_ap_done__0\,
      O => int_task_ap_done_i_1_n_5
    );
int_task_ap_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => s_axi_CTRL_ARADDR(2),
      I5 => int_task_ap_done_i_3_n_5,
      O => \int_task_ap_done0__3\
    );
int_task_ap_done_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(0),
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(5),
      O => int_task_ap_done_i_3_n_5
    );
int_task_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_task_ap_done_i_1_n_5,
      Q => \int_task_ap_done__0\,
      R => ap_rst_n_inv
    );
\int_width[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(0),
      O => int_width0(0)
    );
\int_width[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(10),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(10),
      O => int_width0(10)
    );
\int_width[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(11),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(11),
      O => int_width0(11)
    );
\int_width[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(12),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(12),
      O => int_width0(12)
    );
\int_width[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(13),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(13),
      O => int_width0(13)
    );
\int_width[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(14),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(14),
      O => int_width0(14)
    );
\int_width[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0004000000000000"
    )
        port map (
      I0 => \waddr_reg_n_5_[2]\,
      I1 => \waddr_reg_n_5_[4]\,
      I2 => \waddr_reg_n_5_[3]\,
      I3 => \waddr_reg_n_5_[5]\,
      I4 => s_axi_CTRL_WVALID,
      I5 => \^fsm_onehot_wstate_reg[2]_0\,
      O => \int_width[15]_i_1_n_5\
    );
\int_width[15]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(15),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(15),
      O => int_width0(15)
    );
\int_width[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(1),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(1),
      O => int_width0(1)
    );
\int_width[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(2),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(2),
      O => int_width0(2)
    );
\int_width[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(3),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(3),
      O => int_width0(3)
    );
\int_width[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(4),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(4),
      O => int_width0(4)
    );
\int_width[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(5),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(5),
      O => int_width0(5)
    );
\int_width[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(6),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(6),
      O => int_width0(6)
    );
\int_width[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(7),
      I1 => s_axi_CTRL_WSTRB(0),
      I2 => s_axi_CTRL_WDATA(7),
      O => int_width0(7)
    );
\int_width[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(8),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(8),
      O => int_width0(8)
    );
\int_width[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \^q\(9),
      I1 => s_axi_CTRL_WSTRB(1),
      I2 => s_axi_CTRL_WDATA(9),
      O => int_width0(9)
    );
\int_width_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\int_width_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(10),
      Q => \^q\(10),
      R => ap_rst_n_inv
    );
\int_width_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(11),
      Q => \^q\(11),
      R => ap_rst_n_inv
    );
\int_width_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(12),
      Q => \^q\(12),
      R => ap_rst_n_inv
    );
\int_width_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(13),
      Q => \^q\(13),
      R => ap_rst_n_inv
    );
\int_width_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(14),
      Q => \^q\(14),
      R => ap_rst_n_inv
    );
\int_width_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(15),
      Q => \^q\(15),
      R => ap_rst_n_inv
    );
\int_width_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\int_width_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(2),
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
\int_width_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(3),
      Q => \^q\(3),
      R => ap_rst_n_inv
    );
\int_width_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(4),
      Q => \^q\(4),
      R => ap_rst_n_inv
    );
\int_width_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(5),
      Q => \^q\(5),
      R => ap_rst_n_inv
    );
\int_width_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(6),
      Q => \^q\(6),
      R => ap_rst_n_inv
    );
\int_width_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(7),
      Q => \^q\(7),
      R => ap_rst_n_inv
    );
\int_width_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(8),
      Q => \^q\(8),
      R => ap_rst_n_inv
    );
\int_width_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_width[15]_i_1_n_5\,
      D => int_width0(9),
      Q => \^q\(9),
      R => ap_rst_n_inv
    );
\loopHeight_reg_377_reg[11]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \loopHeight_reg_377_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_loopHeight_reg_377_reg[11]_i_2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \loopHeight_reg_377_reg[11]_i_2_n_11\,
      CO(0) => \loopHeight_reg_377_reg[11]_i_2_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_loopHeight_reg_377_reg[11]_i_2_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \int_height_reg[11]_1\(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => \^int_height_reg[15]_0\(11 downto 9)
    );
\loopHeight_reg_377_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^int_height_reg[15]_0\(0),
      CI_TOP => '0',
      CO(7) => \loopHeight_reg_377_reg[8]_i_1_n_5\,
      CO(6) => \loopHeight_reg_377_reg[8]_i_1_n_6\,
      CO(5) => \loopHeight_reg_377_reg[8]_i_1_n_7\,
      CO(4) => \loopHeight_reg_377_reg[8]_i_1_n_8\,
      CO(3) => \loopHeight_reg_377_reg[8]_i_1_n_9\,
      CO(2) => \loopHeight_reg_377_reg[8]_i_1_n_10\,
      CO(1) => \loopHeight_reg_377_reg[8]_i_1_n_11\,
      CO(0) => \loopHeight_reg_377_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \int_height_reg[11]_1\(7 downto 0),
      S(7 downto 0) => \^int_height_reg[15]_0\(8 downto 1)
    );
\loopHeight_reg_441[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^int_height_reg[15]_0\(0),
      O => \int_height_reg[11]_0\(0)
    );
\loopHeight_reg_441_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \loopHeight_reg_441_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_loopHeight_reg_441_reg[11]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \loopHeight_reg_441_reg[11]_i_1_n_11\,
      CO(0) => \loopHeight_reg_441_reg[11]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_loopHeight_reg_441_reg[11]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \int_height_reg[11]_0\(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => \^int_height_reg[15]_0\(11 downto 9)
    );
\loopHeight_reg_441_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^int_height_reg[15]_0\(0),
      CI_TOP => '0',
      CO(7) => \loopHeight_reg_441_reg[8]_i_1_n_5\,
      CO(6) => \loopHeight_reg_441_reg[8]_i_1_n_6\,
      CO(5) => \loopHeight_reg_441_reg[8]_i_1_n_7\,
      CO(4) => \loopHeight_reg_441_reg[8]_i_1_n_8\,
      CO(3) => \loopHeight_reg_441_reg[8]_i_1_n_9\,
      CO(2) => \loopHeight_reg_441_reg[8]_i_1_n_10\,
      CO(1) => \loopHeight_reg_441_reg[8]_i_1_n_11\,
      CO(0) => \loopHeight_reg_441_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \int_height_reg[11]_0\(8 downto 1),
      S(7 downto 0) => \^int_height_reg[15]_0\(8 downto 1)
    );
\loopWidth_reg_281_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \loopWidth_reg_281_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \int_width_reg[15]_0\(16),
      CO(6) => \NLW_loopWidth_reg_281_reg[16]_i_2_CO_UNCONNECTED\(6),
      CO(5) => \loopWidth_reg_281_reg[16]_i_2_n_7\,
      CO(4) => \loopWidth_reg_281_reg[16]_i_2_n_8\,
      CO(3) => \loopWidth_reg_281_reg[16]_i_2_n_9\,
      CO(2) => \loopWidth_reg_281_reg[16]_i_2_n_10\,
      CO(1) => \loopWidth_reg_281_reg[16]_i_2_n_11\,
      CO(0) => \loopWidth_reg_281_reg[16]_i_2_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_loopWidth_reg_281_reg[16]_i_2_O_UNCONNECTED\(7),
      O(6 downto 0) => \int_width_reg[15]_0\(15 downto 9),
      S(7) => '1',
      S(6 downto 0) => \^q\(15 downto 9)
    );
\loopWidth_reg_281_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => \loopWidth_reg_281_reg[8]_i_1_n_5\,
      CO(6) => \loopWidth_reg_281_reg[8]_i_1_n_6\,
      CO(5) => \loopWidth_reg_281_reg[8]_i_1_n_7\,
      CO(4) => \loopWidth_reg_281_reg[8]_i_1_n_8\,
      CO(3) => \loopWidth_reg_281_reg[8]_i_1_n_9\,
      CO(2) => \loopWidth_reg_281_reg[8]_i_1_n_10\,
      CO(1) => \loopWidth_reg_281_reg[8]_i_1_n_11\,
      CO(0) => \loopWidth_reg_281_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \int_width_reg[15]_0\(8 downto 1),
      S(7 downto 0) => \^q\(8 downto 1)
    );
\loopWidth_reg_382_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \loopWidth_reg_382_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_loopWidth_reg_382_reg[11]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \loopWidth_reg_382_reg[11]_i_1_n_11\,
      CO(0) => \loopWidth_reg_382_reg[11]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_loopWidth_reg_382_reg[11]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \int_width_reg[11]_1\(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => \^q\(11 downto 9)
    );
\loopWidth_reg_382_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => \loopWidth_reg_382_reg[8]_i_1_n_5\,
      CO(6) => \loopWidth_reg_382_reg[8]_i_1_n_6\,
      CO(5) => \loopWidth_reg_382_reg[8]_i_1_n_7\,
      CO(4) => \loopWidth_reg_382_reg[8]_i_1_n_8\,
      CO(3) => \loopWidth_reg_382_reg[8]_i_1_n_9\,
      CO(2) => \loopWidth_reg_382_reg[8]_i_1_n_10\,
      CO(1) => \loopWidth_reg_382_reg[8]_i_1_n_11\,
      CO(0) => \loopWidth_reg_382_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \int_width_reg[11]_1\(7 downto 0),
      S(7 downto 0) => \^q\(8 downto 1)
    );
\loopWidth_reg_446[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \int_width_reg[15]_0\(0)
    );
\loopWidth_reg_446_reg[11]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \loopWidth_reg_446_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_loopWidth_reg_446_reg[11]_i_2_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \loopWidth_reg_446_reg[11]_i_2_n_11\,
      CO(0) => \loopWidth_reg_446_reg[11]_i_2_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_loopWidth_reg_446_reg[11]_i_2_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => \int_width_reg[11]_0\(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => \^q\(11 downto 9)
    );
\loopWidth_reg_446_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => \loopWidth_reg_446_reg[8]_i_1_n_5\,
      CO(6) => \loopWidth_reg_446_reg[8]_i_1_n_6\,
      CO(5) => \loopWidth_reg_446_reg[8]_i_1_n_7\,
      CO(4) => \loopWidth_reg_446_reg[8]_i_1_n_8\,
      CO(3) => \loopWidth_reg_446_reg[8]_i_1_n_9\,
      CO(2) => \loopWidth_reg_446_reg[8]_i_1_n_10\,
      CO(1) => \loopWidth_reg_446_reg[8]_i_1_n_11\,
      CO(0) => \loopWidth_reg_446_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \int_width_reg[11]_0\(7 downto 0),
      S(7 downto 0) => \^q\(8 downto 1)
    );
\loopWidth_reg_540[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => \loopWidth_reg_540[7]_i_2_n_5\
    );
\loopWidth_reg_540_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \loopWidth_reg_540_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \loopWidth_reg_540_reg[15]_i_1_n_5\,
      CO(6) => \loopWidth_reg_540_reg[15]_i_1_n_6\,
      CO(5) => \loopWidth_reg_540_reg[15]_i_1_n_7\,
      CO(4) => \loopWidth_reg_540_reg[15]_i_1_n_8\,
      CO(3) => \loopWidth_reg_540_reg[15]_i_1_n_9\,
      CO(2) => \loopWidth_reg_540_reg[15]_i_1_n_10\,
      CO(1) => \loopWidth_reg_540_reg[15]_i_1_n_11\,
      CO(0) => \loopWidth_reg_540_reg[15]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => D(15 downto 8),
      S(7 downto 0) => \^q\(15 downto 8)
    );
\loopWidth_reg_540_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \loopWidth_reg_540_reg[15]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_loopWidth_reg_540_reg[16]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => D(16),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_loopWidth_reg_540_reg[16]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\loopWidth_reg_540_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \loopWidth_reg_540_reg[7]_i_1_n_5\,
      CO(6) => \loopWidth_reg_540_reg[7]_i_1_n_6\,
      CO(5) => \loopWidth_reg_540_reg[7]_i_1_n_7\,
      CO(4) => \loopWidth_reg_540_reg[7]_i_1_n_8\,
      CO(3) => \loopWidth_reg_540_reg[7]_i_1_n_9\,
      CO(2) => \loopWidth_reg_540_reg[7]_i_1_n_10\,
      CO(1) => \loopWidth_reg_540_reg[7]_i_1_n_11\,
      CO(0) => \loopWidth_reg_540_reg[7]_i_1_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \^q\(1),
      DI(0) => '0',
      O(7 downto 0) => D(7 downto 0),
      S(7 downto 2) => \^q\(7 downto 2),
      S(1) => \loopWidth_reg_540[7]_i_2_n_5\,
      S(0) => \^q\(0)
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFAFCFA0C0AFC0A0"
    )
        port map (
      I0 => int_gie_reg_n_5,
      I1 => \int_isr_reg_n_5_[0]\,
      I2 => \rdata[1]_i_5_n_5\,
      I3 => \rdata[1]_i_4_n_5\,
      I4 => \^ap_start\,
      I5 => \int_ier_reg_n_5_[0]\,
      O => \rdata[0]_i_2_n_5\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^q\(0),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(0),
      I4 => \^int_height_reg[15]_0\(0),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[0]_i_3_n_5\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^q\(10),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(10),
      I4 => \^int_height_reg[15]_0\(10),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[10]_i_1_n_5\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^q\(11),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(11),
      I4 => \^int_height_reg[15]_0\(11),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[11]_i_1_n_5\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^q\(12),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(12),
      I4 => \^int_height_reg[15]_0\(12),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[12]_i_1_n_5\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^q\(13),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(13),
      I4 => \^int_height_reg[15]_0\(13),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[13]_i_1_n_5\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^q\(14),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(14),
      I4 => \^int_height_reg[15]_0\(14),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[14]_i_1_n_5\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => \^fsm_onehot_rstate_reg[1]_0\,
      I1 => s_axi_CTRL_ARVALID,
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(0),
      I4 => s_axi_CTRL_ARADDR(1),
      I5 => s_axi_CTRL_ARADDR(5),
      O => \rdata[15]_i_1_n_5\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_CTRL_ARVALID,
      I1 => \^fsm_onehot_rstate_reg[1]_0\,
      O => ar_hs
    );
\rdata[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^q\(15),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(15),
      I4 => \^int_height_reg[15]_0\(15),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[15]_i_3_n_5\
    );
\rdata[15]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(1),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => s_axi_CTRL_ARADDR(5),
      O => \rdata[15]_i_4_n_5\
    );
\rdata[15]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(0),
      I2 => s_axi_CTRL_ARADDR(1),
      I3 => s_axi_CTRL_ARADDR(4),
      I4 => s_axi_CTRL_ARADDR(3),
      O => \rdata[15]_i_5_n_5\
    );
\rdata[15]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000042"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(2),
      I1 => s_axi_CTRL_ARADDR(4),
      I2 => s_axi_CTRL_ARADDR(3),
      I3 => s_axi_CTRL_ARADDR(5),
      I4 => s_axi_CTRL_ARADDR(1),
      I5 => s_axi_CTRL_ARADDR(0),
      O => \rdata[15]_i_6_n_5\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0CA00CA"
    )
        port map (
      I0 => \int_task_ap_done__0\,
      I1 => p_0_in,
      I2 => \rdata[1]_i_4_n_5\,
      I3 => \rdata[1]_i_5_n_5\,
      I4 => \int_isr_reg_n_5_[1]\,
      O => \rdata[1]_i_2_n_5\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^q\(1),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(1),
      I4 => \^int_height_reg[15]_0\(1),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[1]_i_3_n_5\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFEFEFFFE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(0),
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(5),
      I3 => s_axi_CTRL_ARADDR(3),
      I4 => s_axi_CTRL_ARADDR(4),
      I5 => s_axi_CTRL_ARADDR(2),
      O => \rdata[1]_i_4_n_5\
    );
\rdata[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFE2"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(3),
      I2 => s_axi_CTRL_ARADDR(4),
      I3 => s_axi_CTRL_ARADDR(1),
      I4 => s_axi_CTRL_ARADDR(0),
      I5 => s_axi_CTRL_ARADDR(2),
      O => \rdata[1]_i_5_n_5\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \rdata[2]_i_2_n_5\,
      I1 => p_3_in(2),
      I2 => \rdata[15]_i_4_n_5\,
      I3 => \rdata[9]_i_3_n_5\,
      O => rdata(2)
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^q\(2),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(2),
      I4 => \^int_height_reg[15]_0\(2),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[2]_i_2_n_5\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \rdata[3]_i_2_n_5\,
      I1 => \int_ap_ready__0\,
      I2 => \rdata[15]_i_4_n_5\,
      I3 => \rdata[9]_i_3_n_5\,
      O => rdata(3)
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^q\(3),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(3),
      I4 => \^int_height_reg[15]_0\(3),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[3]_i_2_n_5\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^q\(4),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(4),
      I4 => \^int_height_reg[15]_0\(4),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[4]_i_1_n_5\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^q\(5),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(5),
      I4 => \^int_height_reg[15]_0\(5),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[5]_i_1_n_5\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^q\(6),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(6),
      I4 => \^int_height_reg[15]_0\(6),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[6]_i_1_n_5\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \rdata[7]_i_2_n_5\,
      I1 => p_3_in(7),
      I2 => \rdata[15]_i_4_n_5\,
      I3 => \rdata[9]_i_3_n_5\,
      O => rdata(7)
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^q\(7),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(7),
      I4 => \^int_height_reg[15]_0\(7),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[7]_i_2_n_5\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^q\(8),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(8),
      I4 => \^int_height_reg[15]_0\(8),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[8]_i_1_n_5\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAC0"
    )
        port map (
      I0 => \rdata[9]_i_2_n_5\,
      I1 => \^interrupt\,
      I2 => \rdata[15]_i_4_n_5\,
      I3 => \rdata[9]_i_3_n_5\,
      O => rdata(9)
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF888F888F888"
    )
        port map (
      I0 => \rdata[15]_i_4_n_5\,
      I1 => \^q\(9),
      I2 => \rdata[15]_i_5_n_5\,
      I3 => \^int_bayer_phase_reg[15]_0\(9),
      I4 => \^int_height_reg[15]_0\(9),
      I5 => \rdata[15]_i_6_n_5\,
      O => \rdata[9]_i_2_n_5\
    );
\rdata[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_axi_CTRL_ARADDR(5),
      I1 => s_axi_CTRL_ARADDR(1),
      I2 => s_axi_CTRL_ARADDR(0),
      I3 => s_axi_CTRL_ARADDR(4),
      O => \rdata[9]_i_3_n_5\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(0),
      Q => s_axi_CTRL_RDATA(0),
      R => '0'
    );
\rdata_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_2_n_5\,
      I1 => \rdata[0]_i_3_n_5\,
      O => rdata(0),
      S => \rdata[9]_i_3_n_5\
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(10),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(11),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(12),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(13),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(14),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_3_n_5\,
      Q => s_axi_CTRL_RDATA(15),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(1),
      Q => s_axi_CTRL_RDATA(1),
      R => '0'
    );
\rdata_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_2_n_5\,
      I1 => \rdata[1]_i_3_n_5\,
      O => rdata(1),
      S => \rdata[9]_i_3_n_5\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(2),
      Q => s_axi_CTRL_RDATA(2),
      R => '0'
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(3),
      Q => s_axi_CTRL_RDATA(3),
      R => '0'
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(4),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(5),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(6),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(7),
      Q => s_axi_CTRL_RDATA(7),
      R => '0'
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_5\,
      Q => s_axi_CTRL_RDATA(8),
      R => \rdata[15]_i_1_n_5\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => rdata(9),
      Q => s_axi_CTRL_RDATA(9),
      R => '0'
    );
\sub_i_i_fu_136_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(12),
      O => \int_width_reg[12]_0\(3)
    );
\sub_i_i_fu_136_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(11),
      O => \int_width_reg[12]_0\(2)
    );
\sub_i_i_fu_136_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(10),
      O => \int_width_reg[12]_0\(1)
    );
\sub_i_i_fu_136_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(9),
      O => \int_width_reg[12]_0\(0)
    );
sub_i_i_fu_136_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(8),
      O => S(7)
    );
sub_i_i_fu_136_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(7),
      O => S(6)
    );
sub_i_i_fu_136_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(6),
      O => S(5)
    );
sub_i_i_fu_136_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(5),
      O => S(4)
    );
sub_i_i_fu_136_p2_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(4),
      O => S(3)
    );
sub_i_i_fu_136_p2_carry_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(3),
      O => S(2)
    );
sub_i_i_fu_136_p2_carry_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(2),
      O => S(1)
    );
sub_i_i_fu_136_p2_carry_i_8: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => S(0)
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^fsm_onehot_wstate_reg[1]_0\,
      I1 => s_axi_CTRL_AWVALID,
      O => waddr
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(0),
      Q => \waddr_reg_n_5_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(1),
      Q => \waddr_reg_n_5_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(2),
      Q => \waddr_reg_n_5_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_CTRL_AWADDR(3),
      Q => \waddr_reg_n_5_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV2_TABLE_ROM_AUTO_1R is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 17 downto 0 );
    ap_clk : in STD_LOGIC;
    RDEN : in STD_LOGIC;
    p_0_out1 : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV2_TABLE_ROM_AUTO_1R;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV2_TABLE_ROM_AUTO_1R is
  signal NLW_q0_reg_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_q0_reg_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_q0_reg_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_q0_reg_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_q0_reg_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_q0_reg_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_q0_reg_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_q0_reg_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_q0_reg_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_q0_reg_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_q0_reg_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_q0_reg_1_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_q0_reg_1_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_q0_reg_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_q0_reg_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_q0_reg_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_q0_reg_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_q0_reg_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_q0_reg_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_q0_reg_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 1 );
  signal NLW_q0_reg_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_q0_reg_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_q0_reg_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg_0 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of q0_reg_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of q0_reg_0 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of q0_reg_0 : label is 73728;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of q0_reg_0 : label is "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/DIV2_TABLE_U/q0_reg_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of q0_reg_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of q0_reg_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of q0_reg_0 : label is 4095;
  attribute ram_offset : integer;
  attribute ram_offset of q0_reg_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of q0_reg_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of q0_reg_0 : label is 8;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of q0_reg_1 : label is "p1_d8";
  attribute METHODOLOGY_DRC_VIOS of q0_reg_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of q0_reg_1 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of q0_reg_1 : label is 73728;
  attribute RTL_RAM_NAME of q0_reg_1 : label is "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/DIV2_TABLE_U/q0_reg_1";
  attribute RTL_RAM_TYPE of q0_reg_1 : label is "RAM_SP";
  attribute ram_addr_begin of q0_reg_1 : label is 0;
  attribute ram_addr_end of q0_reg_1 : label is 4095;
  attribute ram_offset of q0_reg_1 : label is 0;
  attribute ram_slice_begin of q0_reg_1 : label is 9;
  attribute ram_slice_end of q0_reg_1 : label is 17;
begin
q0_reg_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000001FFFFFFFF8000007FFFF0003FF803FC07C1F1E31992BAC195B1F",
      INITP_01 => X"0000000000000000000000000000000000000000003FFFFFFFFFFFFFFFFFFFFF",
      INITP_02 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_03 => X"FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"08224F92ED62F5AA858BC333E5E33CFF4424C4551766C7FF49AACCFF55FFFFFF",
      INIT_01 => X"4184C9115BA7F7499EF652B1147AE555C942C145D061F99941F2AC71411E07FF",
      INIT_02 => X"C7E40221406081A2C5E80C30567CA4CCF6204C79A7D607386CA0D70F4883C0FF",
      INIT_03 => X"10203142536476889AADC0D3E7FB0F24394F647B91A9C0D8F10A233D57728EAA",
      INIT_04 => X"707B85909BA6B1BCC8D3DFEBF7030F1C293643505D6B798795A4B3C1D1E0F0FF",
      INIT_05 => X"5C636B727981889098A0A8B0B8C0C9D1D9E2EBF4FD060F18212B343E48525C66",
      INIT_06 => X"979CA2A7ADB2B8BDC3C8CED4DAE0E6ECF2F8FE050B11181E252B323940474E55",
      INIT_07 => X"04080C1014181C2125292D32363B3F44484D52565B6065696E73787D82878D92",
      INIT_08 => X"9194979B9EA1A4A8ABAEB2B5B9BCC0C3C7CACED2D5D9DDE0E4E8ECF0F4F8FCFF",
      INIT_09 => X"35383A3D404245484A4D505355585B5E616466696C6F7275787B7E8184878B8E",
      INIT_0A => X"EAECEFF1F3F5F7FAFCFE00030507090C0E101315171A1C1F212426292B2E3033",
      INIT_0B => X"ACAEB0B1B3B5B7B9BBBCBEC0C2C4C6C8CACCCED0D2D4D6D8DADCDEE0E2E4E6E8",
      INIT_0C => X"77797A7C7D7F8082848587888A8C8D8F9192949597999B9C9EA0A1A3A5A7A8AA",
      INIT_0D => X"4A4B4D4E4F515253555657595A5C5D5E606163646567686A6B6D6E7071737476",
      INIT_0E => X"2324252627292A2B2C2D2E3031323334363738393B3C3D3E4041424345464749",
      INIT_0F => X"0102030405060708090A0B0C0D0E0F1011121314151618191A1B1C1D1E1F2022",
      INIT_10 => X"E2E3E4E5E6E7E8E9E9EAEBECEDEEEFF0F1F2F3F4F5F6F7F8F9FAFBFCFDFEFFFF",
      INIT_11 => X"C7C8C9CACBCBCCCDCECFCFD0D1D2D3D4D4D5D6D7D8D9DADADBDCDDDEDFE0E0E1",
      INIT_12 => X"AFB0B1B2B2B3B4B4B5B6B7B7B8B9BABABBBCBDBDBEBFC0C0C1C2C3C3C4C5C6C7",
      INIT_13 => X"9A9A9B9C9C9D9E9E9FA0A0A1A2A2A3A4A4A5A6A6A7A8A8A9AAAAABACADADAEAF",
      INIT_14 => X"8687878889898A8A8B8B8C8D8D8E8F8F90909192929393949595969797989899",
      INIT_15 => X"747575767777787879797A7A7B7B7C7D7D7E7E7F7F8080818282838384848586",
      INIT_16 => X"64656566666767686869696A6A6B6B6C6C6D6D6E6E6F6F707071717272737374",
      INIT_17 => X"555656575758585859595A5A5B5B5C5C5D5D5D5E5E5F5F606061616262636364",
      INIT_18 => X"48484849494A4A4A4B4B4C4C4D4D4D4E4E4F4F50505051515252535354545455",
      INIT_19 => X"3B3B3C3C3C3D3D3E3E3E3F3F4040404141424242434344444445454646464747",
      INIT_1A => X"2F303030313131323232333334343435353536363637373838383939393A3A3B",
      INIT_1B => X"242525252626262727272828282929292A2A2A2B2B2B2C2C2C2D2D2E2E2E2F2F",
      INIT_1C => X"1A1B1B1B1C1C1C1C1D1D1D1E1E1E1F1F1F202020212121212222222323232424",
      INIT_1D => X"1111111212121313131314141415151515161616171717181818181919191A1A",
      INIT_1E => X"0808090909090A0A0A0A0B0B0B0C0C0C0C0D0D0D0D0E0E0E0F0F0F0F10101011",
      INIT_1F => X"0000000101010102020202030303030404040405050505060606060707070708",
      INIT_20 => X"F8F8F8F9F9F9F9FAFAFAFAFBFBFBFBFCFCFCFCFDFDFDFDFEFEFEFEFFFFFFFFFF",
      INIT_21 => X"F1F1F1F1F2F2F2F2F2F3F3F3F3F4F4F4F4F4F5F5F5F5F6F6F6F6F7F7F7F7F8F8",
      INIT_22 => X"EAEAEAEAEBEBEBEBEBECECECECEDEDEDEDEDEEEEEEEEEEEFEFEFEFF0F0F0F0F0",
      INIT_23 => X"E3E3E4E4E4E4E4E5E5E5E5E5E6E6E6E6E6E7E7E7E7E7E8E8E8E8E9E9E9E9E9EA",
      INIT_24 => X"DDDDDDDEDEDEDEDEDFDFDFDFDFE0E0E0E0E0E1E1E1E1E1E1E2E2E2E2E2E3E3E3",
      INIT_25 => X"D7D7D8D8D8D8D8D9D9D9D9D9D9DADADADADADBDBDBDBDBDBDCDCDCDCDCDDDDDD",
      INIT_26 => X"D2D2D2D2D2D3D3D3D3D3D3D4D4D4D4D4D4D5D5D5D5D5D5D6D6D6D6D6D7D7D7D7",
      INIT_27 => X"CCCDCDCDCDCDCDCECECECECECECFCFCFCFCFCFD0D0D0D0D0D0D1D1D1D1D1D1D2",
      INIT_28 => X"C7C8C8C8C8C8C8C9C9C9C9C9C9C9CACACACACACACBCBCBCBCBCBCCCCCCCCCCCC",
      INIT_29 => X"C3C3C3C3C3C3C4C4C4C4C4C4C4C5C5C5C5C5C5C5C6C6C6C6C6C6C7C7C7C7C7C7",
      INIT_2A => X"BEBEBEBFBFBFBFBFBFBFC0C0C0C0C0C0C0C1C1C1C1C1C1C1C2C2C2C2C2C2C2C3",
      INIT_2B => X"BABABABABABABBBBBBBBBBBBBBBCBCBCBCBCBCBCBDBDBDBDBDBDBDBDBEBEBEBE",
      INIT_2C => X"B6B6B6B6B6B6B6B7B7B7B7B7B7B7B7B8B8B8B8B8B8B8B8B9B9B9B9B9B9B9BABA",
      INIT_2D => X"B2B2B2B2B2B2B2B3B3B3B3B3B3B3B3B4B4B4B4B4B4B4B4B5B5B5B5B5B5B5B5B6",
      INIT_2E => X"AEAEAEAEAEAEAFAFAFAFAFAFAFAFB0B0B0B0B0B0B0B0B1B1B1B1B1B1B1B1B1B2",
      INIT_2F => X"AAAAABABABABABABABABABACACACACACACACACACADADADADADADADADADAEAEAE",
      INIT_30 => X"A7A7A7A7A7A7A7A8A8A8A8A8A8A8A8A8A9A9A9A9A9A9A9A9A9AAAAAAAAAAAAAA",
      INIT_31 => X"A3A4A4A4A4A4A4A4A4A4A4A5A5A5A5A5A5A5A5A5A6A6A6A6A6A6A6A6A6A6A7A7",
      INIT_32 => X"A0A0A0A1A1A1A1A1A1A1A1A1A1A2A2A2A2A2A2A2A2A2A2A3A3A3A3A3A3A3A3A3",
      INIT_33 => X"9D9D9D9D9E9E9E9E9E9E9E9E9E9E9E9F9F9F9F9F9F9F9F9F9FA0A0A0A0A0A0A0",
      INIT_34 => X"9A9A9A9A9B9B9B9B9B9B9B9B9B9B9B9C9C9C9C9C9C9C9C9C9C9C9D9D9D9D9D9D",
      INIT_35 => X"979797989898989898989898989899999999999999999999999A9A9A9A9A9A9A",
      INIT_36 => X"9595959595959595959595959696969696969696969696979797979797979797",
      INIT_37 => X"9292929292929292939393939393939393939393949494949494949494949494",
      INIT_38 => X"8F8F8F9090909090909090909090909091919191919191919191919192929292",
      INIT_39 => X"8D8D8D8D8D8D8D8D8D8E8E8E8E8E8E8E8E8E8E8E8E8E8F8F8F8F8F8F8F8F8F8F",
      INIT_3A => X"8A8A8B8B8B8B8B8B8B8B8B8B8B8B8B8C8C8C8C8C8C8C8C8C8C8C8C8C8D8D8D8D",
      INIT_3B => X"88888888888889898989898989898989898989898A8A8A8A8A8A8A8A8A8A8A8A",
      INIT_3C => X"8686868686868686868687878787878787878787878787878888888888888888",
      INIT_3D => X"8484848484848484848484848585858585858585858585858585858686868686",
      INIT_3E => X"8282828282828282828282828282838383838383838383838383838383838484",
      INIT_3F => X"8080808080808080808080808080808181818181818181818181818181818182",
      INIT_40 => X"7E7E7E7E7E7E7E7E7E7E7E7E7E7E7E7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F7F",
      INIT_41 => X"7C7C7C7C7C7C7C7C7C7C7C7C7C7C7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7D7E",
      INIT_42 => X"7A7A7A7A7A7A7A7A7A7A7A7A7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7B7C7C7C",
      INIT_43 => X"7878787878787878787979797979797979797979797979797979797A7A7A7A7A",
      INIT_44 => X"7676767676777777777777777777777777777777777777787878787878787878",
      INIT_45 => X"7575757575757575757575757575757575757676767676767676767676767676",
      INIT_46 => X"7373737373737373737373737474747474747474747474747474747474747475",
      INIT_47 => X"7171717172727272727272727272727272727272727272727373737373737373",
      INIT_48 => X"7070707070707070707070707070707071717171717171717171717171717171",
      INIT_49 => X"6E6E6E6E6E6E6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F6F7070707070",
      INIT_4A => X"6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6D6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E6E",
      INIT_4B => X"6B6B6B6B6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6C6D6D6D6D6D",
      INIT_4C => X"6A6A6A6A6A6A6A6A6A6A6A6A6A6A6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B",
      INIT_4D => X"696969696969696969696969696969696969696969696A6A6A6A6A6A6A6A6A6A",
      INIT_4E => X"6767676767676768686868686868686868686868686868686868686868686869",
      INIT_4F => X"6666666666666666666666666666676767676767676767676767676767676767",
      INIT_50 => X"6565656565656565656565656565656565656565656666666666666666666666",
      INIT_51 => X"6363646464646464646464646464646464646464646464646464646465656565",
      INIT_52 => X"6262626262626262636363636363636363636363636363636363636363636363",
      INIT_53 => X"6161616161616161616161616162626262626262626262626262626262626262",
      INIT_54 => X"6060606060606060606060606060606060616161616161616161616161616161",
      INIT_55 => X"5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F5F6060606060606060606060",
      INIT_56 => X"5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5E5F5F5F5F5F5F5F5F",
      INIT_57 => X"5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5D5E5E5E5E5E",
      INIT_58 => X"5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5C5D5D5D",
      INIT_59 => X"5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5B5C5C",
      INIT_5A => X"5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5A5B",
      INIT_5B => X"595959595959595959595959595959595959595959595959595959595959595A",
      INIT_5C => X"5858585858585858585858585858585858585858585858585858585858585959",
      INIT_5D => X"5757575757575757575757575757575757575757575757575757575757585858",
      INIT_5E => X"5656565656565656565656565656565656565656565656565656575757575757",
      INIT_5F => X"5555555555555555555555555555555555555555555555565656565656565656",
      INIT_60 => X"5454545454545454545454545454545454545455555555555555555555555555",
      INIT_61 => X"5353535353535353535353535353535454545454545454545454545454545454",
      INIT_62 => X"5252525252525252525353535353535353535353535353535353535353535353",
      INIT_63 => X"5151515252525252525252525252525252525252525252525252525252525252",
      INIT_64 => X"5151515151515151515151515151515151515151515151515151515151515151",
      INIT_65 => X"5050505050505050505050505050505050505050505050505050505151515151",
      INIT_66 => X"4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F50505050505050505050505050",
      INIT_67 => X"4E4E4E4E4E4E4E4E4E4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F4F",
      INIT_68 => X"4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E4E",
      INIT_69 => X"4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4D4E",
      INIT_6A => X"4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4D4D4D4D4D4D4D4D4D4D4D4D4D",
      INIT_6B => X"4B4B4B4B4B4B4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C4C",
      INIT_6C => X"4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B4B",
      INIT_6D => X"4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4B4B4B4B4B4B4B4B",
      INIT_6E => X"4949494949494949494A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A4A",
      INIT_6F => X"4949494949494949494949494949494949494949494949494949494949494949",
      INIT_70 => X"4848484848484848484848484848484848484848484848484949494949494949",
      INIT_71 => X"4747474747474748484848484848484848484848484848484848484848484848",
      INIT_72 => X"4747474747474747474747474747474747474747474747474747474747474747",
      INIT_73 => X"4646464646464646464646464646464646464647474747474747474747474747",
      INIT_74 => X"4646464646464646464646464646464646464646464646464646464646464646",
      INIT_75 => X"4545454545454545454545454545454545454545454545454545454545454546",
      INIT_76 => X"4444444444444444454545454545454545454545454545454545454545454545",
      INIT_77 => X"4444444444444444444444444444444444444444444444444444444444444444",
      INIT_78 => X"4343434343434343434343434343434344444444444444444444444444444444",
      INIT_79 => X"4343434343434343434343434343434343434343434343434343434343434343",
      INIT_7A => X"4242424242424242424242424242424242424242424242434343434343434343",
      INIT_7B => X"4242424242424242424242424242424242424242424242424242424242424242",
      INIT_7C => X"4141414141414141414141414141414141414141414141414141414142424242",
      INIT_7D => X"4141414141414141414141414141414141414141414141414141414141414141",
      INIT_7E => X"4040404040404040404040404040404040404040404040404040404040404041",
      INIT_7F => X"4040404040404040404040404040404040404040404040404040404040404040",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13 downto 3) => p_0_out1(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_q0_reg_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_q0_reg_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_q0_reg_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_q0_reg_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_q0_reg_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_q0_reg_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_q0_reg_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => B"00000000000000000000000011111111",
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0001",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 8) => NLW_q0_reg_0_DOUTADOUT_UNCONNECTED(31 downto 8),
      DOUTADOUT(7 downto 0) => \out\(7 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_q0_reg_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 1) => NLW_q0_reg_0_DOUTPADOUTP_UNCONNECTED(3 downto 1),
      DOUTPADOUTP(0) => \out\(8),
      DOUTPBDOUTP(3 downto 0) => NLW_q0_reg_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_q0_reg_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => RDEN,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_q0_reg_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_q0_reg_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
q0_reg_1: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000003",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_08 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_09 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_0F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"1011111212131415161718191A1C1E1F2224272A2E33383F4955667FAAFFFFFF",
      INIT_01 => X"0808080808080809090909090A0A0A0A0A0B0B0B0B0C0C0C0D0D0D0E0E0F0F0F",
      INIT_02 => X"0505050505050505050506060606060606060606060607070707070707070707",
      INIT_03 => X"0404040404040404040404040404040404040404040404040405050505050505",
      INIT_04 => X"0303030303030303030303030303030303030303030303030303030303030303",
      INIT_05 => X"0202020202020202020202020202020202020202020303030303030303030303",
      INIT_06 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_07 => X"0202020202020202020202020202020202020202020202020202020202020202",
      INIT_08 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_09 => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0A => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0B => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0C => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0D => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0E => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_0F => X"0101010101010101010101010101010101010101010101010101010101010101",
      INIT_10 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_11 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_12 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_13 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_14 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_15 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_16 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_17 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_18 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_19 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_1F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_20 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_21 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_22 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_23 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_24 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_25 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_26 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_27 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_28 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_29 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_2F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_30 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_31 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_32 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_33 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_34 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_35 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_36 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_37 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_38 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_39 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_3F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_40 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_41 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_42 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_43 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_44 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_45 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_46 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_47 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_48 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_49 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_4F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_50 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_51 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_52 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_53 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_54 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_55 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_56 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_57 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_58 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_59 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_5F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_60 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_61 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_62 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_63 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_64 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_65 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_66 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_67 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_68 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_69 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_6F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_70 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_71 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_72 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_73 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_74 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_75 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_76 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_77 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_78 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_79 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7A => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7B => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7C => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7D => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7E => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_7F => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14) => '0',
      ADDRARDADDR(13 downto 3) => p_0_out1(10 downto 0),
      ADDRARDADDR(2 downto 0) => B"000",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_q0_reg_1_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_q0_reg_1_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_q0_reg_1_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_q0_reg_1_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_q0_reg_1_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_q0_reg_1_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_q0_reg_1_DBITERR_UNCONNECTED,
      DINADIN(31 downto 0) => B"00000000000000000000000011111111",
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0001",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 8) => NLW_q0_reg_1_DOUTADOUT_UNCONNECTED(31 downto 8),
      DOUTADOUT(7 downto 0) => \out\(16 downto 9),
      DOUTBDOUT(31 downto 0) => NLW_q0_reg_1_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 1) => NLW_q0_reg_1_DOUTPADOUTP_UNCONNECTED(3 downto 1),
      DOUTPADOUTP(0) => \out\(17),
      DOUTPBDOUTP(3 downto 0) => NLW_q0_reg_1_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_q0_reg_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => RDEN,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_q0_reg_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_q0_reg_1_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3 downto 0) => B"0000",
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_condition_3270 : in STD_LOGIC;
    valid_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp170_reg_674 : in STD_LOGIC;
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W is
  signal PixBufVal_fu_1245_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30728;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_1_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 3840;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__0\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_3 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_4 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_5 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_6 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_7 : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_8 : label is "soft_lutpair82";
begin
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => PixBufVal_fu_1245_p3(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000011111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ap_condition_3270,
      ENBWREN => valid_out(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => valid_out(1),
      WEA(2) => valid_out(1),
      WEA(1) => valid_out(1),
      WEA(0) => valid_out(1),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(7),
      I1 => cmp170_reg_674,
      I2 => ram_reg_bram_0_1(7),
      O => PixBufVal_fu_1245_p3(7)
    );
\ram_reg_bram_0_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(6),
      I1 => cmp170_reg_674,
      I2 => ram_reg_bram_0_1(6),
      O => PixBufVal_fu_1245_p3(6)
    );
ram_reg_bram_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(5),
      I1 => cmp170_reg_674,
      I2 => ram_reg_bram_0_1(5),
      O => PixBufVal_fu_1245_p3(5)
    );
ram_reg_bram_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(4),
      I1 => cmp170_reg_674,
      I2 => ram_reg_bram_0_1(4),
      O => PixBufVal_fu_1245_p3(4)
    );
ram_reg_bram_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(3),
      I1 => cmp170_reg_674,
      I2 => ram_reg_bram_0_1(3),
      O => PixBufVal_fu_1245_p3(3)
    );
ram_reg_bram_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(2),
      I1 => cmp170_reg_674,
      I2 => ram_reg_bram_0_1(2),
      O => PixBufVal_fu_1245_p3(2)
    );
ram_reg_bram_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => cmp170_reg_674,
      I2 => ram_reg_bram_0_1(1),
      O => PixBufVal_fu_1245_p3(1)
    );
ram_reg_bram_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(0),
      I1 => cmp170_reg_674,
      I2 => ram_reg_bram_0_1(0),
      O => PixBufVal_fu_1245_p3(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_14 is
  port (
    DOUTBDOUT : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_condition_3270 : out STD_LOGIC;
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_bram_0_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_131_fu_252_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \empty_131_fu_252_reg[6]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    DINADIN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    S : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \empty_136_fu_272_reg[6]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_0_1 : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \empty_134_fu_264_reg[7]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    valid_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln328_reg_3707_pp0_iter2_reg : in STD_LOGIC;
    ram_reg_bram_0_2 : in STD_LOGIC;
    \K_reg_3930_reg[7]\ : in STD_LOGIC;
    \K_reg_3930_reg[9]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \K_2_reg_3945_reg[9]\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \K_2_reg_3945_reg[9]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \K_2_reg_3945_reg[7]\ : in STD_LOGIC;
    \K_2_reg_3945_reg[9]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \K_2_reg_3945_reg[7]_0\ : in STD_LOGIC;
    \K_2_reg_3945_reg[7]_1\ : in STD_LOGIC;
    \K_2_reg_3945_reg[7]_2\ : in STD_LOGIC;
    \K_2_reg_3945_reg[7]_3\ : in STD_LOGIC;
    \K_2_reg_3945_reg[7]_4\ : in STD_LOGIC;
    \K_reg_3930_reg[7]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \K_reg_3930_reg[7]_1\ : in STD_LOGIC;
    \K_reg_3930_reg[7]_2\ : in STD_LOGIC;
    \K_reg_3930_reg[7]_3\ : in STD_LOGIC;
    \K_reg_3930_reg[7]_4\ : in STD_LOGIC;
    \K_reg_3930_reg[7]_5\ : in STD_LOGIC;
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp170_reg_674 : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \K_reg_3930_reg[7]_6\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_reg_3930_reg[7]_7\ : in STD_LOGIC;
    \K_reg_3930_reg[7]_8\ : in STD_LOGIC;
    \K_reg_3930_reg[7]_9\ : in STD_LOGIC;
    \K_reg_3930_reg[7]_10\ : in STD_LOGIC;
    \K_reg_3930_reg[7]_11\ : in STD_LOGIC;
    \K_reg_3930_reg[7]_12\ : in STD_LOGIC;
    \K_2_reg_3945_reg[7]_5\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_2_reg_3945_reg[7]_6\ : in STD_LOGIC;
    \K_2_reg_3945_reg[7]_7\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \K_2_reg_3945_reg[7]_8\ : in STD_LOGIC;
    \K_2_reg_3945_reg[7]_9\ : in STD_LOGIC;
    \K_2_reg_3945_reg[7]_10\ : in STD_LOGIC;
    \K_2_reg_3945_reg[7]_11\ : in STD_LOGIC;
    \K_2_reg_3945_reg[7]_12\ : in STD_LOGIC;
    \K_2_reg_3945_reg[7]_13\ : in STD_LOGIC;
    \K_2_reg_3945_reg[7]_14\ : in STD_LOGIC;
    \K_2_reg_3945_reg[9]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_14 : entity is "kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W";
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_14;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_14 is
  signal \^di\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^doutbdout\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^ap_condition_3270\ : STD_LOGIC;
  signal \^empty_131_fu_252_reg[6]\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^empty_131_fu_252_reg[7]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ram_reg_bram_0_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal select_ln403_1_fu_1252_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30728;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_2_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 3840;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__0\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__0\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__0\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__0\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__0\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__0\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_9 : label is "soft_lutpair86";
begin
  DI(5 downto 0) <= \^di\(5 downto 0);
  DOUTBDOUT(7 downto 0) <= \^doutbdout\(7 downto 0);
  ap_condition_3270 <= \^ap_condition_3270\;
  \empty_131_fu_252_reg[6]\(4 downto 0) <= \^empty_131_fu_252_reg[6]\(4 downto 0);
  \empty_131_fu_252_reg[7]\(0) <= \^empty_131_fu_252_reg[7]\(0);
  ram_reg_bram_0_0(0) <= \^ram_reg_bram_0_0\(0);
\K_2_fu_1385_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF113F0CDD001D"
    )
        port map (
      I0 => \K_2_reg_3945_reg[9]\(6),
      I1 => \K_reg_3930_reg[7]\,
      I2 => \K_2_reg_3945_reg[9]_0\(6),
      I3 => \K_2_reg_3945_reg[7]\,
      I4 => \^doutbdout\(6),
      I5 => \K_2_reg_3945_reg[9]_1\(6),
      O => \^empty_131_fu_252_reg[7]\(0)
    );
\K_2_fu_1385_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \^empty_131_fu_252_reg[7]\(0),
      I1 => \K_2_reg_3945_reg[9]_1\(7),
      I2 => \K_2_reg_3945_reg[9]_2\,
      I3 => \^doutbdout\(7),
      O => \empty_134_fu_264_reg[7]\(0)
    );
K_2_fu_1385_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF113F0CDD001D"
    )
        port map (
      I0 => \K_2_reg_3945_reg[9]\(5),
      I1 => \K_reg_3930_reg[7]\,
      I2 => \K_2_reg_3945_reg[9]_0\(5),
      I3 => \K_2_reg_3945_reg[7]_0\,
      I4 => \^doutbdout\(5),
      I5 => \K_2_reg_3945_reg[9]_1\(5),
      O => \^empty_131_fu_252_reg[6]\(4)
    );
K_2_fu_1385_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \^empty_131_fu_252_reg[6]\(3),
      I1 => \K_2_reg_3945_reg[7]_13\,
      I2 => \K_2_reg_3945_reg[7]_0\,
      I3 => \^doutbdout\(5),
      I4 => \K_reg_3930_reg[7]\,
      I5 => \K_2_reg_3945_reg[9]_1\(5),
      O => ram_reg_bram_0_1(5)
    );
K_2_fu_1385_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \^empty_131_fu_252_reg[6]\(2),
      I1 => \K_2_reg_3945_reg[7]_12\,
      I2 => \K_2_reg_3945_reg[7]_1\,
      I3 => \^doutbdout\(4),
      I4 => \K_reg_3930_reg[7]\,
      I5 => \K_2_reg_3945_reg[9]_1\(4),
      O => ram_reg_bram_0_1(4)
    );
K_2_fu_1385_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \^empty_131_fu_252_reg[6]\(1),
      I1 => \K_2_reg_3945_reg[7]_11\,
      I2 => \K_2_reg_3945_reg[7]_2\,
      I3 => \^doutbdout\(3),
      I4 => \K_reg_3930_reg[7]\,
      I5 => \K_2_reg_3945_reg[9]_1\(3),
      O => ram_reg_bram_0_1(3)
    );
K_2_fu_1385_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \^empty_131_fu_252_reg[6]\(0),
      I1 => \K_2_reg_3945_reg[7]_9\,
      I2 => \K_2_reg_3945_reg[7]_3\,
      I3 => \^doutbdout\(2),
      I4 => \K_2_reg_3945_reg[7]_10\,
      I5 => \K_2_reg_3945_reg[9]_1\(2),
      O => ram_reg_bram_0_1(2)
    );
K_2_fu_1385_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_2_reg_3945_reg[7]_7\(0),
      I1 => \K_2_reg_3945_reg[7]_8\,
      I2 => \K_2_reg_3945_reg[7]_4\,
      I3 => \^doutbdout\(1),
      I4 => \K_reg_3930_reg[7]\,
      I5 => \K_2_reg_3945_reg[9]_1\(1),
      O => ram_reg_bram_0_1(1)
    );
K_2_fu_1385_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66665AA599995AA5"
    )
        port map (
      I0 => \K_2_reg_3945_reg[7]_5\(0),
      I1 => \K_2_reg_3945_reg[9]_0\(0),
      I2 => \K_2_reg_3945_reg[9]\(0),
      I3 => \K_2_reg_3945_reg[9]_1\(0),
      I4 => \K_2_reg_3945_reg[7]_6\,
      I5 => \^doutbdout\(0),
      O => ram_reg_bram_0_1(0)
    );
K_2_fu_1385_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF113F0CDD001D"
    )
        port map (
      I0 => \K_2_reg_3945_reg[9]\(4),
      I1 => \K_reg_3930_reg[7]\,
      I2 => \K_2_reg_3945_reg[9]_0\(4),
      I3 => \K_2_reg_3945_reg[7]_1\,
      I4 => \^doutbdout\(4),
      I5 => \K_2_reg_3945_reg[9]_1\(4),
      O => \^empty_131_fu_252_reg[6]\(3)
    );
K_2_fu_1385_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF113F0CDD001D"
    )
        port map (
      I0 => \K_2_reg_3945_reg[9]\(3),
      I1 => \K_reg_3930_reg[7]\,
      I2 => \K_2_reg_3945_reg[9]_0\(3),
      I3 => \K_2_reg_3945_reg[7]_2\,
      I4 => \^doutbdout\(3),
      I5 => \K_2_reg_3945_reg[9]_1\(3),
      O => \^empty_131_fu_252_reg[6]\(2)
    );
K_2_fu_1385_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF113F0CDD001D"
    )
        port map (
      I0 => \K_2_reg_3945_reg[9]\(2),
      I1 => \K_reg_3930_reg[7]\,
      I2 => \K_2_reg_3945_reg[9]_0\(2),
      I3 => \K_2_reg_3945_reg[7]_3\,
      I4 => \^doutbdout\(2),
      I5 => \K_2_reg_3945_reg[9]_1\(2),
      O => \^empty_131_fu_252_reg[6]\(1)
    );
K_2_fu_1385_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF113F0CDD001D"
    )
        port map (
      I0 => \K_2_reg_3945_reg[9]\(1),
      I1 => \K_reg_3930_reg[7]\,
      I2 => \K_2_reg_3945_reg[9]_0\(1),
      I3 => \K_2_reg_3945_reg[7]_4\,
      I4 => \^doutbdout\(1),
      I5 => \K_2_reg_3945_reg[9]_1\(1),
      O => \^empty_131_fu_252_reg[6]\(0)
    );
K_2_fu_1385_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \^empty_131_fu_252_reg[6]\(4),
      I1 => \K_2_reg_3945_reg[7]_14\,
      I2 => \K_2_reg_3945_reg[7]\,
      I3 => \^doutbdout\(6),
      I4 => \K_reg_3930_reg[7]\,
      I5 => \K_2_reg_3945_reg[9]_1\(6),
      O => ram_reg_bram_0_1(6)
    );
\K_fu_1317_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(7),
      I1 => \K_reg_3930_reg[7]\,
      I2 => \K_reg_3930_reg[9]\(7),
      O => \^ram_reg_bram_0_0\(0)
    );
\K_fu_1317_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D1D0000E2E2FF"
    )
        port map (
      I0 => \K_reg_3930_reg[9]\(6),
      I1 => \K_reg_3930_reg[7]\,
      I2 => \^doutbdout\(6),
      I3 => D(1),
      I4 => \K_reg_3930_reg[7]_12\,
      I5 => \^ram_reg_bram_0_0\(0),
      O => \empty_136_fu_272_reg[6]\(0)
    );
K_fu_1317_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF113F0CDD001D"
    )
        port map (
      I0 => \K_reg_3930_reg[7]_0\(5),
      I1 => \K_reg_3930_reg[7]\,
      I2 => \K_2_reg_3945_reg[9]_0\(5),
      I3 => \K_reg_3930_reg[7]_1\,
      I4 => \^doutbdout\(5),
      I5 => \K_reg_3930_reg[9]\(5),
      O => \^di\(5)
    );
K_fu_1317_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \^di\(4),
      I1 => \K_reg_3930_reg[7]_11\,
      I2 => \K_reg_3930_reg[7]_1\,
      I3 => \^doutbdout\(5),
      I4 => \K_reg_3930_reg[7]\,
      I5 => \K_reg_3930_reg[9]\(5),
      O => S(5)
    );
K_fu_1317_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \^di\(3),
      I1 => \K_reg_3930_reg[7]_10\,
      I2 => \K_reg_3930_reg[7]_2\,
      I3 => \^doutbdout\(4),
      I4 => \K_reg_3930_reg[7]\,
      I5 => \K_reg_3930_reg[9]\(4),
      O => S(4)
    );
K_fu_1317_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \^di\(2),
      I1 => \K_reg_3930_reg[7]_9\,
      I2 => \K_reg_3930_reg[7]_3\,
      I3 => \^doutbdout\(3),
      I4 => \K_reg_3930_reg[7]\,
      I5 => \K_reg_3930_reg[9]\(3),
      O => S(3)
    );
K_fu_1317_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \^di\(1),
      I1 => \K_reg_3930_reg[7]_8\,
      I2 => \K_reg_3930_reg[7]_4\,
      I3 => \^doutbdout\(2),
      I4 => \K_reg_3930_reg[7]\,
      I5 => \K_reg_3930_reg[9]\(2),
      O => S(2)
    );
K_fu_1317_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \K_reg_3930_reg[7]_6\(0),
      I1 => \K_reg_3930_reg[7]_7\,
      I2 => \K_reg_3930_reg[7]_5\,
      I3 => \^doutbdout\(1),
      I4 => \K_reg_3930_reg[7]\,
      I5 => \K_reg_3930_reg[9]\(1),
      O => S(1)
    );
K_fu_1317_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66665AA599995AA5"
    )
        port map (
      I0 => D(0),
      I1 => \K_2_reg_3945_reg[9]_0\(0),
      I2 => \K_reg_3930_reg[7]_0\(0),
      I3 => \K_reg_3930_reg[9]\(0),
      I4 => \K_reg_3930_reg[7]\,
      I5 => \^doutbdout\(0),
      O => S(0)
    );
K_fu_1317_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF113F0CDD001D"
    )
        port map (
      I0 => \K_reg_3930_reg[7]_0\(4),
      I1 => \K_reg_3930_reg[7]\,
      I2 => \K_2_reg_3945_reg[9]_0\(4),
      I3 => \K_reg_3930_reg[7]_2\,
      I4 => \^doutbdout\(4),
      I5 => \K_reg_3930_reg[9]\(4),
      O => \^di\(4)
    );
K_fu_1317_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF113F0CDD001D"
    )
        port map (
      I0 => \K_reg_3930_reg[7]_0\(3),
      I1 => \K_reg_3930_reg[7]\,
      I2 => \K_2_reg_3945_reg[9]_0\(3),
      I3 => \K_reg_3930_reg[7]_3\,
      I4 => \^doutbdout\(3),
      I5 => \K_reg_3930_reg[9]\(3),
      O => \^di\(3)
    );
K_fu_1317_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF113F0CDD001D"
    )
        port map (
      I0 => \K_reg_3930_reg[7]_0\(2),
      I1 => \K_reg_3930_reg[7]\,
      I2 => \K_2_reg_3945_reg[9]_0\(2),
      I3 => \K_reg_3930_reg[7]_4\,
      I4 => \^doutbdout\(2),
      I5 => \K_reg_3930_reg[9]\(2),
      O => \^di\(2)
    );
K_fu_1317_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1DFF113F0CDD001D"
    )
        port map (
      I0 => \K_reg_3930_reg[7]_0\(1),
      I1 => \K_reg_3930_reg[7]\,
      I2 => \K_2_reg_3945_reg[9]_0\(1),
      I3 => \K_reg_3930_reg[7]_5\,
      I4 => \^doutbdout\(1),
      I5 => \K_reg_3930_reg[9]\(1),
      O => \^di\(1)
    );
K_fu_1317_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(0),
      I1 => \K_reg_3930_reg[7]\,
      I2 => \K_reg_3930_reg[9]\(0),
      O => \^di\(0)
    );
K_fu_1317_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => \^di\(5),
      I1 => \K_reg_3930_reg[7]_12\,
      I2 => D(1),
      I3 => \^doutbdout\(6),
      I4 => \K_reg_3930_reg[7]\,
      I5 => \K_reg_3930_reg[9]\(6),
      O => S(6)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => select_ln403_1_fu_1252_p3(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000011111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 8),
      DOUTBDOUT(7 downto 0) => \^doutbdout\(7 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \^ap_condition_3270\,
      ENBWREN => valid_out(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => valid_out(1),
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => valid_out(2),
      WEA(2) => valid_out(2),
      WEA(1) => valid_out(2),
      WEA(0) => valid_out(2),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => ram_reg_bram_0_2,
      I2 => valid_out(2),
      O => \^ap_condition_3270\
    );
\ram_reg_bram_0_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(7),
      I1 => cmp170_reg_674,
      I2 => ram_reg_bram_0_4(7),
      O => select_ln403_1_fu_1252_p3(7)
    );
\ram_reg_bram_0_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(6),
      I1 => cmp170_reg_674,
      I2 => ram_reg_bram_0_4(6),
      O => select_ln403_1_fu_1252_p3(6)
    );
\ram_reg_bram_0_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(7),
      I1 => cmp170_reg_674,
      I2 => ram_reg_bram_0_4(7),
      O => DINADIN(7)
    );
\ram_reg_bram_0_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(5),
      I1 => cmp170_reg_674,
      I2 => ram_reg_bram_0_4(5),
      O => select_ln403_1_fu_1252_p3(5)
    );
\ram_reg_bram_0_i_3__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(6),
      I1 => cmp170_reg_674,
      I2 => ram_reg_bram_0_4(6),
      O => DINADIN(6)
    );
\ram_reg_bram_0_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(4),
      I1 => cmp170_reg_674,
      I2 => ram_reg_bram_0_4(4),
      O => select_ln403_1_fu_1252_p3(4)
    );
\ram_reg_bram_0_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(5),
      I1 => cmp170_reg_674,
      I2 => ram_reg_bram_0_4(5),
      O => DINADIN(5)
    );
\ram_reg_bram_0_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(3),
      I1 => cmp170_reg_674,
      I2 => ram_reg_bram_0_4(3),
      O => select_ln403_1_fu_1252_p3(3)
    );
\ram_reg_bram_0_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(4),
      I1 => cmp170_reg_674,
      I2 => ram_reg_bram_0_4(4),
      O => DINADIN(4)
    );
\ram_reg_bram_0_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(2),
      I1 => cmp170_reg_674,
      I2 => ram_reg_bram_0_4(2),
      O => select_ln403_1_fu_1252_p3(2)
    );
\ram_reg_bram_0_i_6__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(3),
      I1 => cmp170_reg_674,
      I2 => ram_reg_bram_0_4(3),
      O => DINADIN(3)
    );
\ram_reg_bram_0_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(1),
      I1 => cmp170_reg_674,
      I2 => ram_reg_bram_0_4(1),
      O => select_ln403_1_fu_1252_p3(1)
    );
\ram_reg_bram_0_i_7__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(2),
      I1 => cmp170_reg_674,
      I2 => ram_reg_bram_0_4(2),
      O => DINADIN(2)
    );
\ram_reg_bram_0_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_3(0),
      I1 => cmp170_reg_674,
      I2 => ram_reg_bram_0_4(0),
      O => select_ln403_1_fu_1252_p3(0)
    );
\ram_reg_bram_0_i_8__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(1),
      I1 => cmp170_reg_674,
      I2 => ram_reg_bram_0_4(1),
      O => DINADIN(1)
    );
ram_reg_bram_0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^doutbdout\(0),
      I1 => cmp170_reg_674,
      I2 => ram_reg_bram_0_4(0),
      O => DINADIN(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_15 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_condition_3270 : in STD_LOGIC;
    valid_out : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DINADIN : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_15 : entity is "kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W";
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_15;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_15 is
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30728;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_3_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 3840;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
begin
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => DINADIN(7 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000000000000011111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 8),
      DOUTBDOUT(7 downto 0) => D(7 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ap_condition_3270,
      ENBWREN => valid_out(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => valid_out(1),
      WEA(2) => valid_out(1),
      WEA(1) => valid_out(1),
      WEA(0) => valid_out(1),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_RAM_AUTO_1R1W is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    valid_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln328_reg_3707 : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    cmp84_reg_669 : in STD_LOGIC;
    ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln328_reg_3707_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln318_reg_3698_pp0_iter1_reg : in STD_LOGIC
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_RAM_AUTO_1R1W;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_RAM_AUTO_1R1W is
  signal \^d\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgBayer_read : STD_LOGIC;
  signal linebuf_yuv_ce0_local : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 8 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p0_d8";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 30728;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/linebuf_yuv_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 3840;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 7;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_1 : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_2 : label is "soft_lutpair93";
begin
  D(7 downto 0) <= \^d\(7 downto 0);
\p_0_0_03845_44964_ph_reg_632[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(0),
      I1 => cmp84_reg_669,
      I2 => icmp_ln328_reg_3707_pp0_iter1_reg,
      I3 => icmp_ln318_reg_3698_pp0_iter1_reg,
      I4 => \^d\(0),
      O => \ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632_reg[7]\(0)
    );
\p_0_0_03845_44964_ph_reg_632[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(1),
      I1 => cmp84_reg_669,
      I2 => icmp_ln328_reg_3707_pp0_iter1_reg,
      I3 => icmp_ln318_reg_3698_pp0_iter1_reg,
      I4 => \^d\(1),
      O => \ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632_reg[7]\(1)
    );
\p_0_0_03845_44964_ph_reg_632[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(2),
      I1 => cmp84_reg_669,
      I2 => icmp_ln328_reg_3707_pp0_iter1_reg,
      I3 => icmp_ln318_reg_3698_pp0_iter1_reg,
      I4 => \^d\(2),
      O => \ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632_reg[7]\(2)
    );
\p_0_0_03845_44964_ph_reg_632[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(3),
      I1 => cmp84_reg_669,
      I2 => icmp_ln328_reg_3707_pp0_iter1_reg,
      I3 => icmp_ln318_reg_3698_pp0_iter1_reg,
      I4 => \^d\(3),
      O => \ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632_reg[7]\(3)
    );
\p_0_0_03845_44964_ph_reg_632[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(4),
      I1 => cmp84_reg_669,
      I2 => icmp_ln328_reg_3707_pp0_iter1_reg,
      I3 => icmp_ln318_reg_3698_pp0_iter1_reg,
      I4 => \^d\(4),
      O => \ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632_reg[7]\(4)
    );
\p_0_0_03845_44964_ph_reg_632[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(5),
      I1 => cmp84_reg_669,
      I2 => icmp_ln328_reg_3707_pp0_iter1_reg,
      I3 => icmp_ln318_reg_3698_pp0_iter1_reg,
      I4 => \^d\(5),
      O => \ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632_reg[7]\(5)
    );
\p_0_0_03845_44964_ph_reg_632[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(6),
      I1 => cmp84_reg_669,
      I2 => icmp_ln328_reg_3707_pp0_iter1_reg,
      I3 => icmp_ln318_reg_3698_pp0_iter1_reg,
      I4 => \^d\(6),
      O => \ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632_reg[7]\(6)
    );
\p_0_0_03845_44964_ph_reg_632[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AABAAA8A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(7),
      I1 => cmp84_reg_669,
      I2 => icmp_ln328_reg_3707_pp0_iter1_reg,
      I3 => icmp_ln318_reg_3698_pp0_iter1_reg,
      I4 => \^d\(7),
      O => \ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632_reg[7]\(7)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "INDEPENDENT",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 0) => B"111111111111111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_0_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_0_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => '0',
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 8) => B"000000000000000000000000",
      DINADIN(7 downto 0) => \out\(7 downto 0),
      DINBDIN(31 downto 0) => B"11111111111111111111111111111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"1111",
      DOUTADOUT(31 downto 8) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 8),
      DOUTADOUT(7 downto 0) => \^d\(7 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => linebuf_yuv_ce0_local,
      ENBWREN => '0',
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgBayer_read,
      WEA(2) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgBayer_read,
      WEA(1) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgBayer_read,
      WEA(0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgBayer_read,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => valid_out(0),
      I1 => icmp_ln328_reg_3707,
      I2 => ram_reg_bram_0_0,
      O => linebuf_yuv_ce0_local
    );
ram_reg_bram_0_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => valid_out(0),
      I1 => icmp_ln328_reg_3707,
      I2 => ram_reg_bram_0_0,
      I3 => cmp84_reg_669,
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgBayer_read
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    \icmp_ln643_reg_2127_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 5 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_enable_reg_pp0_iter7 : in STD_LOGIC;
    and_ln833_reg_2166_pp0_iter6_reg : in STD_LOGIC;
    imgRB_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    imgG_empty_n : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_upleft_2_reg_622_reg[2]\ : in STD_LOGIC;
    icmp_ln643_reg_2127_pp0_iter1_reg : in STD_LOGIC;
    cmp161_i_reg_2143_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ram_reg_bram_2_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp203_i_reg_550 : in STD_LOGIC;
    ram_reg_bram_2_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln643_reg_2127 : in STD_LOGIC;
    ram_reg_bram_2_2 : in STD_LOGIC;
    cmp59_i_reg_545 : in STD_LOGIC;
    ram_reg_bram_2_3 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0_4 : in STD_LOGIC;
    address1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_bram_1_0 : in STD_LOGIC;
    ce1 : in STD_LOGIC;
    ram_reg_bram_1_1 : in STD_LOGIC
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W is
  signal LineBufVal_2_fu_1183_p4 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal \^icmp_ln643_reg_2127_reg[0]\ : STD_LOGIC;
  signal lineBuffer_1_we0_local : STD_LOGIC;
  signal \^q1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ram_reg_bram_0_i_1__5_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_32__0_n_5\ : STD_LOGIC;
  signal ram_reg_bram_0_n_143 : STD_LOGIC;
  signal ram_reg_bram_0_n_144 : STD_LOGIC;
  signal ram_reg_bram_0_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_n_57 : STD_LOGIC;
  signal ram_reg_bram_0_n_58 : STD_LOGIC;
  signal ram_reg_bram_0_n_59 : STD_LOGIC;
  signal ram_reg_bram_0_n_6 : STD_LOGIC;
  signal ram_reg_bram_0_n_60 : STD_LOGIC;
  signal ram_reg_bram_0_n_61 : STD_LOGIC;
  signal ram_reg_bram_0_n_62 : STD_LOGIC;
  signal ram_reg_bram_0_n_63 : STD_LOGIC;
  signal ram_reg_bram_0_n_64 : STD_LOGIC;
  signal ram_reg_bram_0_n_65 : STD_LOGIC;
  signal ram_reg_bram_0_n_66 : STD_LOGIC;
  signal ram_reg_bram_0_n_67 : STD_LOGIC;
  signal ram_reg_bram_0_n_68 : STD_LOGIC;
  signal ram_reg_bram_0_n_69 : STD_LOGIC;
  signal ram_reg_bram_0_n_70 : STD_LOGIC;
  signal ram_reg_bram_0_n_71 : STD_LOGIC;
  signal ram_reg_bram_0_n_72 : STD_LOGIC;
  signal \ram_reg_bram_1_i_3__0_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_1_i_5__0_n_5\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 92184;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_1_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 17;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_14 : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_15 : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_16 : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_17 : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_18 : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_19 : label is "soft_lutpair330";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__5\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_20 : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_21 : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_22 : label is "soft_lutpair331";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_23 : label is "soft_lutpair332";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_24 : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_25 : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_26 : label is "soft_lutpair328";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_27 : label is "soft_lutpair325";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_28 : label is "soft_lutpair322";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_29 : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_30 : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_31 : label is "soft_lutpair333";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_32__0\ : label is "soft_lutpair321";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_1 : label is 92184;
  attribute RTL_RAM_NAME of ram_reg_bram_1 : label is "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_1_U/ram_reg_bram_1";
  attribute RTL_RAM_TYPE of ram_reg_bram_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_1 : label is 2048;
  attribute ram_addr_end of ram_reg_bram_1 : label is 3840;
  attribute ram_offset of ram_reg_bram_1 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_1 : label is 0;
  attribute ram_slice_end of ram_reg_bram_1 : label is 17;
  attribute SOFT_HLUTNM of \ram_reg_bram_1_i_3__0\ : label is "soft_lutpair320";
  attribute SOFT_HLUTNM of \ram_reg_bram_1_i_5__0\ : label is "soft_lutpair321";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_2 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_2 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_2 : label is 92184;
  attribute RTL_RAM_NAME of ram_reg_bram_2 : label is "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_1_U/ram_reg_bram_2";
  attribute RTL_RAM_TYPE of ram_reg_bram_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_2 : label is 0;
  attribute ram_addr_end of ram_reg_bram_2 : label is 3840;
  attribute ram_offset of ram_reg_bram_2 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_2 : label is 18;
  attribute ram_slice_end of ram_reg_bram_2 : label is 23;
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_4 : label is "soft_lutpair327";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_5 : label is "soft_lutpair323";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_6 : label is "soft_lutpair329";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_7 : label is "soft_lutpair326";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_8__0\ : label is "soft_lutpair324";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_9 : label is "soft_lutpair324";
begin
  WEA(0) <= \^wea\(0);
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  \icmp_ln643_reg_2127_reg[0]\ <= \^icmp_ln643_reg_2127_reg[0]\;
  q1(23 downto 0) <= \^q1\(23 downto 0);
\ap_phi_reg_pp0_iter3_upleft_2_reg_622[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_upleft_2_reg_622_reg[2]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => \^q1\(18),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => Q(0),
      O => D(0)
    );
\ap_phi_reg_pp0_iter3_upleft_2_reg_622[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_upleft_2_reg_622_reg[2]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => \^q1\(19),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => Q(1),
      O => D(1)
    );
\ap_phi_reg_pp0_iter3_upleft_2_reg_622[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_upleft_2_reg_622_reg[2]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => \^q1\(20),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => Q(2),
      O => D(2)
    );
\ap_phi_reg_pp0_iter3_upleft_2_reg_622[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_upleft_2_reg_622_reg[2]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => \^q1\(21),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => Q(3),
      O => D(3)
    );
\ap_phi_reg_pp0_iter3_upleft_2_reg_622[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_upleft_2_reg_622_reg[2]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => \^q1\(22),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => Q(4),
      O => D(4)
    );
\ap_phi_reg_pp0_iter3_upleft_2_reg_622[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_upleft_2_reg_622_reg[2]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => \^q1\(23),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => Q(5),
      O => D(5)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_2_3(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => address1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 16) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 16),
      CASDOUTB(15) => ram_reg_bram_0_n_57,
      CASDOUTB(14) => ram_reg_bram_0_n_58,
      CASDOUTB(13) => ram_reg_bram_0_n_59,
      CASDOUTB(12) => ram_reg_bram_0_n_60,
      CASDOUTB(11) => ram_reg_bram_0_n_61,
      CASDOUTB(10) => ram_reg_bram_0_n_62,
      CASDOUTB(9) => ram_reg_bram_0_n_63,
      CASDOUTB(8) => ram_reg_bram_0_n_64,
      CASDOUTB(7) => ram_reg_bram_0_n_65,
      CASDOUTB(6) => ram_reg_bram_0_n_66,
      CASDOUTB(5) => ram_reg_bram_0_n_67,
      CASDOUTB(4) => ram_reg_bram_0_n_68,
      CASDOUTB(3) => ram_reg_bram_0_n_69,
      CASDOUTB(2) => ram_reg_bram_0_n_70,
      CASDOUTB(1) => ram_reg_bram_0_n_71,
      CASDOUTB(0) => ram_reg_bram_0_n_72,
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 2) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 2),
      CASDOUTPB(1) => ram_reg_bram_0_n_143,
      CASDOUTPB(0) => ram_reg_bram_0_n_144,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => ram_reg_bram_0_n_5,
      CASOUTSBITERR => ram_reg_bram_0_n_6,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => LineBufVal_2_fu_1183_p4(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => LineBufVal_2_fu_1183_p4(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \ram_reg_bram_0_i_1__5_n_5\,
      ENBWREN => ram_reg_bram_0_4,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \ram_reg_bram_0_i_32__0_n_5\,
      WEA(2) => \ram_reg_bram_0_i_32__0_n_5\,
      WEA(1) => \ram_reg_bram_0_i_32__0_n_5\,
      WEA(0) => \ram_reg_bram_0_i_32__0_n_5\,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_0_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(7),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_0_1(7),
      O => LineBufVal_2_fu_1183_p4(15)
    );
ram_reg_bram_0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(6),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_0_1(6),
      O => LineBufVal_2_fu_1183_p4(14)
    );
ram_reg_bram_0_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(5),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_0_1(5),
      O => LineBufVal_2_fu_1183_p4(13)
    );
ram_reg_bram_0_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(4),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_0_1(4),
      O => LineBufVal_2_fu_1183_p4(12)
    );
ram_reg_bram_0_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(3),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_0_1(3),
      O => LineBufVal_2_fu_1183_p4(11)
    );
ram_reg_bram_0_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(2),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_0_1(2),
      O => LineBufVal_2_fu_1183_p4(10)
    );
\ram_reg_bram_0_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => \ap_phi_reg_pp0_iter3_upleft_2_reg_622_reg[2]\,
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => ram_reg_bram_2_3(11),
      O => \ram_reg_bram_0_i_1__5_n_5\
    );
ram_reg_bram_0_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_0_1(1),
      O => LineBufVal_2_fu_1183_p4(9)
    );
ram_reg_bram_0_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(0),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_0_1(0),
      O => LineBufVal_2_fu_1183_p4(8)
    );
ram_reg_bram_0_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_2(7),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_0_3(7),
      O => LineBufVal_2_fu_1183_p4(7)
    );
ram_reg_bram_0_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_2(6),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_0_3(6),
      O => LineBufVal_2_fu_1183_p4(6)
    );
ram_reg_bram_0_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_2(5),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_0_3(5),
      O => LineBufVal_2_fu_1183_p4(5)
    );
ram_reg_bram_0_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_2(4),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_0_3(4),
      O => LineBufVal_2_fu_1183_p4(4)
    );
ram_reg_bram_0_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_2(3),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_0_3(3),
      O => LineBufVal_2_fu_1183_p4(3)
    );
ram_reg_bram_0_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_2(2),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_0_3(2),
      O => LineBufVal_2_fu_1183_p4(2)
    );
ram_reg_bram_0_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_2(1),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_0_3(1),
      O => LineBufVal_2_fu_1183_p4(1)
    );
ram_reg_bram_0_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_2(0),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_0_3(0),
      O => LineBufVal_2_fu_1183_p4(0)
    );
ram_reg_bram_0_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_0(1),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_2_1(1),
      O => LineBufVal_2_fu_1183_p4(17)
    );
ram_reg_bram_0_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_0(0),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_2_1(0),
      O => LineBufVal_2_fu_1183_p4(16)
    );
\ram_reg_bram_0_i_32__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => ram_reg_bram_2_3(11),
      O => \ram_reg_bram_0_i_32__0_n_5\
    );
ram_reg_bram_1: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_2_3(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => address1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 16) => B"0000000000000000",
      CASDINB(15) => ram_reg_bram_0_n_57,
      CASDINB(14) => ram_reg_bram_0_n_58,
      CASDINB(13) => ram_reg_bram_0_n_59,
      CASDINB(12) => ram_reg_bram_0_n_60,
      CASDINB(11) => ram_reg_bram_0_n_61,
      CASDINB(10) => ram_reg_bram_0_n_62,
      CASDINB(9) => ram_reg_bram_0_n_63,
      CASDINB(8) => ram_reg_bram_0_n_64,
      CASDINB(7) => ram_reg_bram_0_n_65,
      CASDINB(6) => ram_reg_bram_0_n_66,
      CASDINB(5) => ram_reg_bram_0_n_67,
      CASDINB(4) => ram_reg_bram_0_n_68,
      CASDINB(3) => ram_reg_bram_0_n_69,
      CASDINB(2) => ram_reg_bram_0_n_70,
      CASDINB(1) => ram_reg_bram_0_n_71,
      CASDINB(0) => ram_reg_bram_0_n_72,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 2) => B"00",
      CASDINPB(1) => ram_reg_bram_0_n_143,
      CASDINPB(0) => ram_reg_bram_0_n_144,
      CASDOMUXA => '0',
      CASDOMUXB => ram_reg_bram_1_0,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => ce1,
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => ram_reg_bram_0_n_5,
      CASINSBITERR => ram_reg_bram_0_n_6,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_1_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => LineBufVal_2_fu_1183_p4(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => LineBufVal_2_fu_1183_p4(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => \^q1\(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => \^q1\(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \ram_reg_bram_1_i_3__0_n_5\,
      ENBWREN => ram_reg_bram_1_1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_1_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \ram_reg_bram_1_i_5__0_n_5\,
      WEA(2) => \ram_reg_bram_1_i_5__0_n_5\,
      WEA(1) => \ram_reg_bram_1_i_5__0_n_5\,
      WEA(0) => \ram_reg_bram_1_i_5__0_n_5\,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_1_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => \ap_phi_reg_pp0_iter3_upleft_2_reg_622_reg[2]\,
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => ram_reg_bram_2_3(11),
      O => \ram_reg_bram_1_i_3__0_n_5\
    );
\ram_reg_bram_1_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => ram_reg_bram_2_3(11),
      O => \ram_reg_bram_1_i_5__0_n_5\
    );
ram_reg_bram_2: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => ram_reg_bram_2_3(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 3) => address1(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_2_DBITERR_UNCONNECTED,
      DINADIN(31 downto 6) => B"00000000000000000000000000",
      DINADIN(5 downto 0) => LineBufVal_2_fu_1183_p4(23 downto 18),
      DINBDIN(31 downto 0) => B"00000000000000000000000000111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 6) => NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED(31 downto 6),
      DOUTBDOUT(5 downto 0) => \^q1\(23 downto 18),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => lineBuffer_1_we0_local,
      ENBWREN => ce1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => \^ap_block_pp0_stage0_subdone\,
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_2_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \^wea\(0),
      WEA(2) => \^wea\(0),
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_2_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^ap_block_pp0_stage0_subdone\,
      O => \^wea\(0)
    );
ram_reg_bram_2_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DF"
    )
        port map (
      I0 => icmp_ln643_reg_2127,
      I1 => ram_reg_bram_2_2,
      I2 => cmp59_i_reg_545,
      O => \^icmp_ln643_reg_2127_reg[0]\
    );
\ram_reg_bram_2_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I3 => \ap_phi_reg_pp0_iter3_upleft_2_reg_622_reg[2]\,
      O => lineBuffer_1_we0_local
    );
ram_reg_bram_2_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7F7F7F7F700F7F7"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter7,
      I1 => and_ln833_reg_2166_pp0_iter6_reg,
      I2 => imgRB_full_n,
      I3 => \^icmp_ln643_reg_2127_reg[0]\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => imgG_empty_n,
      O => \^ap_block_pp0_stage0_subdone\
    );
ram_reg_bram_2_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_0(7),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_2_1(7),
      O => LineBufVal_2_fu_1183_p4(23)
    );
ram_reg_bram_2_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_0(6),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_2_1(6),
      O => LineBufVal_2_fu_1183_p4(22)
    );
ram_reg_bram_2_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_0(5),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_2_1(5),
      O => LineBufVal_2_fu_1183_p4(21)
    );
ram_reg_bram_2_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_0(4),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_2_1(4),
      O => LineBufVal_2_fu_1183_p4(20)
    );
\ram_reg_bram_2_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_0(3),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_2_1(3),
      O => LineBufVal_2_fu_1183_p4(19)
    );
ram_reg_bram_2_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_0(2),
      I1 => cmp203_i_reg_550,
      I2 => ram_reg_bram_2_1(2),
      O => LineBufVal_2_fu_1183_p4(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_11 is
  port (
    p_5_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 6 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \icmp_ln881_reg_1925_pp0_iter1_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln881_reg_1925_pp0_iter1_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_1_0 : out STD_LOGIC;
    ram_reg_bram_1_1 : out STD_LOGIC;
    ram_reg_bram_1_2 : out STD_LOGIC;
    ram_reg_bram_1_3 : out STD_LOGIC;
    ram_reg_bram_1_4 : out STD_LOGIC;
    ram_reg_bram_1_5 : out STD_LOGIC;
    ram_reg_bram_1_6 : out STD_LOGIC;
    ram_reg_bram_1_7 : out STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    \ap_phi_reg_pp0_iter3_up_reg_500_reg[0]\ : in STD_LOGIC;
    icmp_ln891_reg_1929_pp0_iter1_reg : in STD_LOGIC;
    cmp161_i_reg_1945_pp0_iter1_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter3_up_1_reg_491_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_phi_reg_pp0_iter3_up_2_reg_482_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_2_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp203_i_reg_470 : in STD_LOGIC;
    ram_reg_bram_2_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_2 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_0_3 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ram_reg_bram_2_2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    WEA : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_2_3 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_bram_2_4 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ram_reg_bram_1_8 : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_11 : entity is "kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W";
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_11;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_11 is
  signal LineBufVal_4_fu_860_p4 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal lineBuffer_2_we0_local : STD_LOGIC;
  signal \^p_5_in\ : STD_LOGIC;
  signal \^q1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ram_reg_bram_0_i_1__6_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_21__0_n_5\ : STD_LOGIC;
  signal ram_reg_bram_0_n_143 : STD_LOGIC;
  signal ram_reg_bram_0_n_144 : STD_LOGIC;
  signal ram_reg_bram_0_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_n_57 : STD_LOGIC;
  signal ram_reg_bram_0_n_58 : STD_LOGIC;
  signal ram_reg_bram_0_n_59 : STD_LOGIC;
  signal ram_reg_bram_0_n_6 : STD_LOGIC;
  signal ram_reg_bram_0_n_60 : STD_LOGIC;
  signal ram_reg_bram_0_n_61 : STD_LOGIC;
  signal ram_reg_bram_0_n_62 : STD_LOGIC;
  signal ram_reg_bram_0_n_63 : STD_LOGIC;
  signal ram_reg_bram_0_n_64 : STD_LOGIC;
  signal ram_reg_bram_0_n_65 : STD_LOGIC;
  signal ram_reg_bram_0_n_66 : STD_LOGIC;
  signal ram_reg_bram_0_n_67 : STD_LOGIC;
  signal ram_reg_bram_0_n_68 : STD_LOGIC;
  signal ram_reg_bram_0_n_69 : STD_LOGIC;
  signal ram_reg_bram_0_n_70 : STD_LOGIC;
  signal ram_reg_bram_0_n_71 : STD_LOGIC;
  signal ram_reg_bram_0_n_72 : STD_LOGIC;
  signal \ram_reg_bram_1_i_1__0_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_1_i_3__1_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_1_i_5__1_n_5\ : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 92184;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_2_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 17;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_10__1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__0\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_17__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_18__0\ : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_19__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_1__6\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_20__0\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_21__0\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_3__3\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_4__2\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_5__4\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__4\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__4\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_8__4\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_9__2\ : label is "soft_lutpair212";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_1 : label is 92184;
  attribute RTL_RAM_NAME of ram_reg_bram_1 : label is "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_2_U/ram_reg_bram_1";
  attribute RTL_RAM_TYPE of ram_reg_bram_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_1 : label is 2048;
  attribute ram_addr_end of ram_reg_bram_1 : label is 3840;
  attribute ram_offset of ram_reg_bram_1 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_1 : label is 0;
  attribute ram_slice_end of ram_reg_bram_1 : label is 17;
  attribute SOFT_HLUTNM of \ram_reg_bram_1_i_3__1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \ram_reg_bram_1_i_5__1\ : label is "soft_lutpair204";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_2 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_2 : label is 92184;
  attribute RTL_RAM_NAME of ram_reg_bram_2 : label is "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_2_U/ram_reg_bram_2";
  attribute RTL_RAM_TYPE of ram_reg_bram_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_2 : label is 0;
  attribute ram_addr_end of ram_reg_bram_2 : label is 3840;
  attribute ram_offset of ram_reg_bram_2 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_2 : label is 18;
  attribute ram_slice_end of ram_reg_bram_2 : label is 23;
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_1__2\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_2__1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_3 : label is "soft_lutpair206";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_4__0\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_5__0\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_6__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_7__0\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_8__1\ : label is "soft_lutpair204";
begin
  p_5_in <= \^p_5_in\;
  q1(23 downto 0) <= \^q1\(23 downto 0);
\ap_phi_reg_pp0_iter3_up_1_reg_491[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(8),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => \ap_phi_reg_pp0_iter3_up_1_reg_491_reg[7]\(0),
      O => ram_reg_bram_1_1
    );
\ap_phi_reg_pp0_iter3_up_1_reg_491[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(9),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => \ap_phi_reg_pp0_iter3_up_1_reg_491_reg[7]\(1),
      O => ram_reg_bram_1_2
    );
\ap_phi_reg_pp0_iter3_up_1_reg_491[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(10),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => \ap_phi_reg_pp0_iter3_up_1_reg_491_reg[7]\(2),
      O => ram_reg_bram_1_3
    );
\ap_phi_reg_pp0_iter3_up_1_reg_491[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(11),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => \ap_phi_reg_pp0_iter3_up_1_reg_491_reg[7]\(3),
      O => ram_reg_bram_1_4
    );
\ap_phi_reg_pp0_iter3_up_1_reg_491[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(12),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => \ap_phi_reg_pp0_iter3_up_1_reg_491_reg[7]\(4),
      O => ram_reg_bram_1_5
    );
\ap_phi_reg_pp0_iter3_up_1_reg_491[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(13),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => \ap_phi_reg_pp0_iter3_up_1_reg_491_reg[7]\(5),
      O => ram_reg_bram_1_6
    );
\ap_phi_reg_pp0_iter3_up_1_reg_491[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(14),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => \ap_phi_reg_pp0_iter3_up_1_reg_491_reg[7]\(6),
      O => ram_reg_bram_1_7
    );
\ap_phi_reg_pp0_iter3_up_1_reg_491[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_up_reg_500_reg[0]\,
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => \^q1\(15),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => \ap_phi_reg_pp0_iter3_up_1_reg_491_reg[7]\(7),
      O => \icmp_ln881_reg_1925_pp0_iter1_reg_reg[0]\(0)
    );
\ap_phi_reg_pp0_iter3_up_2_reg_482[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_up_reg_500_reg[0]\,
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => \^q1\(16),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => \ap_phi_reg_pp0_iter3_up_2_reg_482_reg[7]\(0),
      O => \icmp_ln881_reg_1925_pp0_iter1_reg_reg[0]_0\(0)
    );
\ap_phi_reg_pp0_iter3_up_2_reg_482[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_up_reg_500_reg[0]\,
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => \^q1\(17),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => \ap_phi_reg_pp0_iter3_up_2_reg_482_reg[7]\(1),
      O => \icmp_ln881_reg_1925_pp0_iter1_reg_reg[0]_0\(1)
    );
\ap_phi_reg_pp0_iter3_up_2_reg_482[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_up_reg_500_reg[0]\,
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => \^q1\(18),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => \ap_phi_reg_pp0_iter3_up_2_reg_482_reg[7]\(2),
      O => \icmp_ln881_reg_1925_pp0_iter1_reg_reg[0]_0\(2)
    );
\ap_phi_reg_pp0_iter3_up_2_reg_482[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_up_reg_500_reg[0]\,
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => \^q1\(19),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => \ap_phi_reg_pp0_iter3_up_2_reg_482_reg[7]\(3),
      O => \icmp_ln881_reg_1925_pp0_iter1_reg_reg[0]_0\(3)
    );
\ap_phi_reg_pp0_iter3_up_2_reg_482[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_up_reg_500_reg[0]\,
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => \^q1\(20),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => \ap_phi_reg_pp0_iter3_up_2_reg_482_reg[7]\(4),
      O => \icmp_ln881_reg_1925_pp0_iter1_reg_reg[0]_0\(4)
    );
\ap_phi_reg_pp0_iter3_up_2_reg_482[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_up_reg_500_reg[0]\,
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => \^q1\(21),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => \ap_phi_reg_pp0_iter3_up_2_reg_482_reg[7]\(5),
      O => \icmp_ln881_reg_1925_pp0_iter1_reg_reg[0]_0\(5)
    );
\ap_phi_reg_pp0_iter3_up_2_reg_482[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_up_reg_500_reg[0]\,
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => \^q1\(22),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => \ap_phi_reg_pp0_iter3_up_2_reg_482_reg[7]\(6),
      O => \icmp_ln881_reg_1925_pp0_iter1_reg_reg[0]_0\(6)
    );
\ap_phi_reg_pp0_iter3_up_2_reg_482[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_up_reg_500_reg[0]\,
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => \^q1\(23),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => \ap_phi_reg_pp0_iter3_up_2_reg_482_reg[7]\(7),
      O => \icmp_ln881_reg_1925_pp0_iter1_reg_reg[0]_0\(7)
    );
\ap_phi_reg_pp0_iter3_up_reg_500[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_up_reg_500_reg[0]\,
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => \^q1\(0),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => Q(0),
      O => D(0)
    );
\ap_phi_reg_pp0_iter3_up_reg_500[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_up_reg_500_reg[0]\,
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => \^q1\(1),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => Q(1),
      O => D(1)
    );
\ap_phi_reg_pp0_iter3_up_reg_500[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_up_reg_500_reg[0]\,
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => \^q1\(2),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => Q(2),
      O => D(2)
    );
\ap_phi_reg_pp0_iter3_up_reg_500[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_up_reg_500_reg[0]\,
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => \^q1\(3),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => Q(3),
      O => D(3)
    );
\ap_phi_reg_pp0_iter3_up_reg_500[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_up_reg_500_reg[0]\,
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => \^q1\(4),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => Q(4),
      O => D(4)
    );
\ap_phi_reg_pp0_iter3_up_reg_500[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_up_reg_500_reg[0]\,
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => \^q1\(5),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => Q(5),
      O => D(5)
    );
\ap_phi_reg_pp0_iter3_up_reg_500[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter3_up_reg_500_reg[0]\,
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => \^q1\(6),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => Q(6),
      O => D(6)
    );
\ap_phi_reg_pp0_iter3_up_reg_500[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \^q1\(7),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => Q(7),
      O => ram_reg_bram_1_0
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_2_2(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => ram_reg_bram_2_3(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 16) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 16),
      CASDOUTB(15) => ram_reg_bram_0_n_57,
      CASDOUTB(14) => ram_reg_bram_0_n_58,
      CASDOUTB(13) => ram_reg_bram_0_n_59,
      CASDOUTB(12) => ram_reg_bram_0_n_60,
      CASDOUTB(11) => ram_reg_bram_0_n_61,
      CASDOUTB(10) => ram_reg_bram_0_n_62,
      CASDOUTB(9) => ram_reg_bram_0_n_63,
      CASDOUTB(8) => ram_reg_bram_0_n_64,
      CASDOUTB(7) => ram_reg_bram_0_n_65,
      CASDOUTB(6) => ram_reg_bram_0_n_66,
      CASDOUTB(5) => ram_reg_bram_0_n_67,
      CASDOUTB(4) => ram_reg_bram_0_n_68,
      CASDOUTB(3) => ram_reg_bram_0_n_69,
      CASDOUTB(2) => ram_reg_bram_0_n_70,
      CASDOUTB(1) => ram_reg_bram_0_n_71,
      CASDOUTB(0) => ram_reg_bram_0_n_72,
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 2) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 2),
      CASDOUTPB(1) => ram_reg_bram_0_n_143,
      CASDOUTPB(0) => ram_reg_bram_0_n_144,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => ram_reg_bram_0_n_5,
      CASOUTSBITERR => ram_reg_bram_0_n_6,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => LineBufVal_4_fu_860_p4(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => LineBufVal_4_fu_860_p4(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \ram_reg_bram_0_i_1__6_n_5\,
      ENBWREN => WEA(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \ram_reg_bram_0_i_21__0_n_5\,
      WEA(2) => \ram_reg_bram_0_i_21__0_n_5\,
      WEA(1) => \ram_reg_bram_0_i_21__0_n_5\,
      WEA(0) => \ram_reg_bram_0_i_21__0_n_5\,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_10__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(0),
      I1 => cmp203_i_reg_470,
      I2 => ram_reg_bram_0_1(0),
      O => LineBufVal_4_fu_860_p4(8)
    );
\ram_reg_bram_0_i_11__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_2(7),
      I1 => cmp203_i_reg_470,
      I2 => ram_reg_bram_0_3(7),
      O => LineBufVal_4_fu_860_p4(7)
    );
\ram_reg_bram_0_i_12__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_2(6),
      I1 => cmp203_i_reg_470,
      I2 => ram_reg_bram_0_3(6),
      O => LineBufVal_4_fu_860_p4(6)
    );
\ram_reg_bram_0_i_13__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_2(5),
      I1 => cmp203_i_reg_470,
      I2 => ram_reg_bram_0_3(5),
      O => LineBufVal_4_fu_860_p4(5)
    );
\ram_reg_bram_0_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_2(4),
      I1 => cmp203_i_reg_470,
      I2 => ram_reg_bram_0_3(4),
      O => LineBufVal_4_fu_860_p4(4)
    );
\ram_reg_bram_0_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_2(3),
      I1 => cmp203_i_reg_470,
      I2 => ram_reg_bram_0_3(3),
      O => LineBufVal_4_fu_860_p4(3)
    );
\ram_reg_bram_0_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_2(2),
      I1 => cmp203_i_reg_470,
      I2 => ram_reg_bram_0_3(2),
      O => LineBufVal_4_fu_860_p4(2)
    );
\ram_reg_bram_0_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_2(1),
      I1 => cmp203_i_reg_470,
      I2 => ram_reg_bram_0_3(1),
      O => LineBufVal_4_fu_860_p4(1)
    );
\ram_reg_bram_0_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_2(0),
      I1 => cmp203_i_reg_470,
      I2 => ram_reg_bram_0_3(0),
      O => LineBufVal_4_fu_860_p4(0)
    );
\ram_reg_bram_0_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_0(1),
      I1 => cmp203_i_reg_470,
      I2 => ram_reg_bram_2_1(1),
      O => LineBufVal_4_fu_860_p4(17)
    );
\ram_reg_bram_0_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \ap_phi_reg_pp0_iter3_up_reg_500_reg[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => ram_reg_bram_2_2(11),
      O => \ram_reg_bram_0_i_1__6_n_5\
    );
\ram_reg_bram_0_i_20__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_0(0),
      I1 => cmp203_i_reg_470,
      I2 => ram_reg_bram_2_1(0),
      O => LineBufVal_4_fu_860_p4(16)
    );
\ram_reg_bram_0_i_21__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ram_reg_bram_2_2(11),
      O => \ram_reg_bram_0_i_21__0_n_5\
    );
\ram_reg_bram_0_i_3__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(7),
      I1 => cmp203_i_reg_470,
      I2 => ram_reg_bram_0_1(7),
      O => LineBufVal_4_fu_860_p4(15)
    );
\ram_reg_bram_0_i_4__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(6),
      I1 => cmp203_i_reg_470,
      I2 => ram_reg_bram_0_1(6),
      O => LineBufVal_4_fu_860_p4(14)
    );
\ram_reg_bram_0_i_5__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(5),
      I1 => cmp203_i_reg_470,
      I2 => ram_reg_bram_0_1(5),
      O => LineBufVal_4_fu_860_p4(13)
    );
\ram_reg_bram_0_i_6__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(4),
      I1 => cmp203_i_reg_470,
      I2 => ram_reg_bram_0_1(4),
      O => LineBufVal_4_fu_860_p4(12)
    );
\ram_reg_bram_0_i_7__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(3),
      I1 => cmp203_i_reg_470,
      I2 => ram_reg_bram_0_1(3),
      O => LineBufVal_4_fu_860_p4(11)
    );
\ram_reg_bram_0_i_8__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(2),
      I1 => cmp203_i_reg_470,
      I2 => ram_reg_bram_0_1(2),
      O => LineBufVal_4_fu_860_p4(10)
    );
\ram_reg_bram_0_i_9__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_0_0(1),
      I1 => cmp203_i_reg_470,
      I2 => ram_reg_bram_0_1(1),
      O => LineBufVal_4_fu_860_p4(9)
    );
ram_reg_bram_1: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => ram_reg_bram_2_2(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => ram_reg_bram_2_3(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 16) => B"0000000000000000",
      CASDINB(15) => ram_reg_bram_0_n_57,
      CASDINB(14) => ram_reg_bram_0_n_58,
      CASDINB(13) => ram_reg_bram_0_n_59,
      CASDINB(12) => ram_reg_bram_0_n_60,
      CASDINB(11) => ram_reg_bram_0_n_61,
      CASDINB(10) => ram_reg_bram_0_n_62,
      CASDINB(9) => ram_reg_bram_0_n_63,
      CASDINB(8) => ram_reg_bram_0_n_64,
      CASDINB(7) => ram_reg_bram_0_n_65,
      CASDINB(6) => ram_reg_bram_0_n_66,
      CASDINB(5) => ram_reg_bram_0_n_67,
      CASDINB(4) => ram_reg_bram_0_n_68,
      CASDINB(3) => ram_reg_bram_0_n_69,
      CASDINB(2) => ram_reg_bram_0_n_70,
      CASDINB(1) => ram_reg_bram_0_n_71,
      CASDINB(0) => ram_reg_bram_0_n_72,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 2) => B"00",
      CASDINPB(1) => ram_reg_bram_0_n_143,
      CASDINPB(0) => ram_reg_bram_0_n_144,
      CASDOMUXA => '0',
      CASDOMUXB => \ram_reg_bram_1_i_1__0_n_5\,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => ram_reg_bram_2_4(0),
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => ram_reg_bram_0_n_5,
      CASINSBITERR => ram_reg_bram_0_n_6,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_1_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => LineBufVal_4_fu_860_p4(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => LineBufVal_4_fu_860_p4(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => \^q1\(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => \^q1\(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \ram_reg_bram_1_i_3__1_n_5\,
      ENBWREN => ram_reg_bram_1_8(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_1_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \ram_reg_bram_1_i_5__1_n_5\,
      WEA(2) => \ram_reg_bram_1_i_5__1_n_5\,
      WEA(1) => \ram_reg_bram_1_i_5__1_n_5\,
      WEA(0) => \ram_reg_bram_1_i_5__1_n_5\,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ram_reg_bram_2_3(11),
      O => \ram_reg_bram_1_i_1__0_n_5\
    );
\ram_reg_bram_1_i_3__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \ap_phi_reg_pp0_iter3_up_reg_500_reg[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => ram_reg_bram_2_2(11),
      O => \ram_reg_bram_1_i_3__1_n_5\
    );
\ram_reg_bram_1_i_5__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ram_reg_bram_2_2(11),
      O => \ram_reg_bram_1_i_5__1_n_5\
    );
ram_reg_bram_2: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => ram_reg_bram_2_2(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 3) => ram_reg_bram_2_3(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_2_DBITERR_UNCONNECTED,
      DINADIN(31 downto 6) => B"00000000000000000000000000",
      DINADIN(5 downto 0) => LineBufVal_4_fu_860_p4(23 downto 18),
      DINBDIN(31 downto 0) => B"00000000000000000000000000111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 6) => NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED(31 downto 6),
      DOUTBDOUT(5 downto 0) => \^q1\(23 downto 18),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => lineBuffer_2_we0_local,
      ENBWREN => ram_reg_bram_2_4(0),
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_2_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \^p_5_in\,
      WEA(2) => \^p_5_in\,
      WEA(1) => \^p_5_in\,
      WEA(0) => \^p_5_in\,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_2_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I3 => \ap_phi_reg_pp0_iter3_up_reg_500_reg[0]\,
      O => lineBuffer_2_we0_local
    );
\ram_reg_bram_2_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_0(7),
      I1 => cmp203_i_reg_470,
      I2 => ram_reg_bram_2_1(7),
      O => LineBufVal_4_fu_860_p4(23)
    );
ram_reg_bram_2_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_0(6),
      I1 => cmp203_i_reg_470,
      I2 => ram_reg_bram_2_1(6),
      O => LineBufVal_4_fu_860_p4(22)
    );
\ram_reg_bram_2_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_0(5),
      I1 => cmp203_i_reg_470,
      I2 => ram_reg_bram_2_1(5),
      O => LineBufVal_4_fu_860_p4(21)
    );
\ram_reg_bram_2_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_0(4),
      I1 => cmp203_i_reg_470,
      I2 => ram_reg_bram_2_1(4),
      O => LineBufVal_4_fu_860_p4(20)
    );
\ram_reg_bram_2_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_0(3),
      I1 => cmp203_i_reg_470,
      I2 => ram_reg_bram_2_1(3),
      O => LineBufVal_4_fu_860_p4(19)
    );
\ram_reg_bram_2_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ram_reg_bram_2_0(2),
      I1 => cmp203_i_reg_470,
      I2 => ram_reg_bram_2_1(2),
      O => LineBufVal_4_fu_860_p4(18)
    );
\ram_reg_bram_2_i_8__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_subdone,
      O => \^p_5_in\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_12 is
  port (
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    lineBuffer_q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_enable_reg_pp0_iter1_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    \cmp59_i_reg_465_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][15]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[1][23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ADDRBWRADDR : in STD_LOGIC_VECTOR ( 11 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_bram_1_0 : in STD_LOGIC;
    ram_reg_bram_1_1 : in STD_LOGIC;
    we0 : in STD_LOGIC;
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    and_ln1052_reg_1968_pp0_iter4_reg : in STD_LOGIC;
    ap_enable_reg_pp0_iter5 : in STD_LOGIC;
    imgRgb_full_n : in STD_LOGIC;
    imgRB_empty_n : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\ : in STD_LOGIC;
    cmp59_i_reg_465 : in STD_LOGIC;
    icmp_ln891_reg_1929 : in STD_LOGIC;
    ram_reg_bram_1_2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_12 : entity is "kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W";
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_12;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_12 is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal \^ap_enable_reg_pp0_iter1_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_enable_reg_pp0_iter1_reg_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^cmp59_i_reg_465_reg[0]\ : STD_LOGIC;
  signal lineBuffer_ce1_local : STD_LOGIC;
  signal \^linebuffer_q1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ram_reg_bram_0_i_1__4_n_5\ : STD_LOGIC;
  signal ram_reg_bram_0_n_143 : STD_LOGIC;
  signal ram_reg_bram_0_n_144 : STD_LOGIC;
  signal ram_reg_bram_0_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_n_57 : STD_LOGIC;
  signal ram_reg_bram_0_n_58 : STD_LOGIC;
  signal ram_reg_bram_0_n_59 : STD_LOGIC;
  signal ram_reg_bram_0_n_6 : STD_LOGIC;
  signal ram_reg_bram_0_n_60 : STD_LOGIC;
  signal ram_reg_bram_0_n_61 : STD_LOGIC;
  signal ram_reg_bram_0_n_62 : STD_LOGIC;
  signal ram_reg_bram_0_n_63 : STD_LOGIC;
  signal ram_reg_bram_0_n_64 : STD_LOGIC;
  signal ram_reg_bram_0_n_65 : STD_LOGIC;
  signal ram_reg_bram_0_n_66 : STD_LOGIC;
  signal ram_reg_bram_0_n_67 : STD_LOGIC;
  signal ram_reg_bram_0_n_68 : STD_LOGIC;
  signal ram_reg_bram_0_n_69 : STD_LOGIC;
  signal ram_reg_bram_0_n_70 : STD_LOGIC;
  signal ram_reg_bram_0_n_71 : STD_LOGIC;
  signal ram_reg_bram_0_n_72 : STD_LOGIC;
  signal ram_reg_bram_1_i_3_n_5 : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 92184;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 17;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__5\ : label is "soft_lutpair217";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_1 : label is 92184;
  attribute RTL_RAM_NAME of ram_reg_bram_1 : label is "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_U/ram_reg_bram_1";
  attribute RTL_RAM_TYPE of ram_reg_bram_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_1 : label is 2048;
  attribute ram_addr_end of ram_reg_bram_1 : label is 3840;
  attribute ram_offset of ram_reg_bram_1 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_1 : label is 0;
  attribute ram_slice_end of ram_reg_bram_1 : label is 17;
  attribute SOFT_HLUTNM of \ram_reg_bram_1_i_2__1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \ram_reg_bram_1_i_2__2\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \ram_reg_bram_1_i_4__1\ : label is "soft_lutpair217";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_2 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_2 : label is 92184;
  attribute RTL_RAM_NAME of ram_reg_bram_2 : label is "inst/Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_U/ram_reg_bram_2";
  attribute RTL_RAM_TYPE of ram_reg_bram_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_2 : label is 0;
  attribute ram_addr_end of ram_reg_bram_2 : label is 3840;
  attribute ram_offset of ram_reg_bram_2 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_2 : label is 18;
  attribute ram_slice_end of ram_reg_bram_2 : label is 23;
begin
  WEA(0) <= \^wea\(0);
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  ap_enable_reg_pp0_iter1_reg(0) <= \^ap_enable_reg_pp0_iter1_reg\(0);
  ap_enable_reg_pp0_iter1_reg_0(0) <= \^ap_enable_reg_pp0_iter1_reg_0\(0);
  \cmp59_i_reg_465_reg[0]\ <= \^cmp59_i_reg_465_reg[0]\;
  lineBuffer_q1(23 downto 0) <= \^linebuffer_q1\(23 downto 0);
\ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0FFFF88A088A0"
    )
        port map (
      I0 => \^cmp59_i_reg_465_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(16),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(16),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\,
      I5 => \^linebuffer_q1\(16),
      O => \SRL_SIG_reg[1][23]\(0)
    );
\ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0FFFF88A088A0"
    )
        port map (
      I0 => \^cmp59_i_reg_465_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(17),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(17),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\,
      I5 => \^linebuffer_q1\(17),
      O => \SRL_SIG_reg[1][23]\(1)
    );
\ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0FFFF88A088A0"
    )
        port map (
      I0 => \^cmp59_i_reg_465_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(18),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(18),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\,
      I5 => \^linebuffer_q1\(18),
      O => \SRL_SIG_reg[1][23]\(2)
    );
\ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0FFFF88A088A0"
    )
        port map (
      I0 => \^cmp59_i_reg_465_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(19),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(19),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\,
      I5 => \^linebuffer_q1\(19),
      O => \SRL_SIG_reg[1][23]\(3)
    );
\ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0FFFF88A088A0"
    )
        port map (
      I0 => \^cmp59_i_reg_465_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(20),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(20),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\,
      I5 => \^linebuffer_q1\(20),
      O => \SRL_SIG_reg[1][23]\(4)
    );
\ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0FFFF88A088A0"
    )
        port map (
      I0 => \^cmp59_i_reg_465_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(21),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(21),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\,
      I5 => \^linebuffer_q1\(21),
      O => \SRL_SIG_reg[1][23]\(5)
    );
\ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0FFFF88A088A0"
    )
        port map (
      I0 => \^cmp59_i_reg_465_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(22),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(22),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\,
      I5 => \^linebuffer_q1\(22),
      O => \SRL_SIG_reg[1][23]\(6)
    );
\ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0FFFF88A088A0"
    )
        port map (
      I0 => \^cmp59_i_reg_465_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(23),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(23),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\,
      I5 => \^linebuffer_q1\(23),
      O => \SRL_SIG_reg[1][23]\(7)
    );
\ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0FFFF88A088A0"
    )
        port map (
      I0 => \^cmp59_i_reg_465_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(8),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(8),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\,
      I5 => \^linebuffer_q1\(8),
      O => \SRL_SIG_reg[1][15]\(0)
    );
\ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0FFFF88A088A0"
    )
        port map (
      I0 => \^cmp59_i_reg_465_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(9),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(9),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\,
      I5 => \^linebuffer_q1\(9),
      O => \SRL_SIG_reg[1][15]\(1)
    );
\ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0FFFF88A088A0"
    )
        port map (
      I0 => \^cmp59_i_reg_465_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(10),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(10),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\,
      I5 => \^linebuffer_q1\(10),
      O => \SRL_SIG_reg[1][15]\(2)
    );
\ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0FFFF88A088A0"
    )
        port map (
      I0 => \^cmp59_i_reg_465_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(11),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(11),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\,
      I5 => \^linebuffer_q1\(11),
      O => \SRL_SIG_reg[1][15]\(3)
    );
\ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0FFFF88A088A0"
    )
        port map (
      I0 => \^cmp59_i_reg_465_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(12),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(12),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\,
      I5 => \^linebuffer_q1\(12),
      O => \SRL_SIG_reg[1][15]\(4)
    );
\ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0FFFF88A088A0"
    )
        port map (
      I0 => \^cmp59_i_reg_465_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(13),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(13),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\,
      I5 => \^linebuffer_q1\(13),
      O => \SRL_SIG_reg[1][15]\(5)
    );
\ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0FFFF88A088A0"
    )
        port map (
      I0 => \^cmp59_i_reg_465_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(14),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(14),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\,
      I5 => \^linebuffer_q1\(14),
      O => \SRL_SIG_reg[1][15]\(6)
    );
\ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0FFFF88A088A0"
    )
        port map (
      I0 => \^cmp59_i_reg_465_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(15),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(15),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\,
      I5 => \^linebuffer_q1\(15),
      O => \SRL_SIG_reg[1][15]\(7)
    );
\ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0FFFF88A088A0"
    )
        port map (
      I0 => \^cmp59_i_reg_465_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(0),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(0),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\,
      I5 => \^linebuffer_q1\(0),
      O => D(0)
    );
\ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0FFFF88A088A0"
    )
        port map (
      I0 => \^cmp59_i_reg_465_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(1),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(1),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\,
      I5 => \^linebuffer_q1\(1),
      O => D(1)
    );
\ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0FFFF88A088A0"
    )
        port map (
      I0 => \^cmp59_i_reg_465_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(2),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(2),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\,
      I5 => \^linebuffer_q1\(2),
      O => D(2)
    );
\ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0FFFF88A088A0"
    )
        port map (
      I0 => \^cmp59_i_reg_465_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(3),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\,
      I5 => \^linebuffer_q1\(3),
      O => D(3)
    );
\ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0FFFF88A088A0"
    )
        port map (
      I0 => \^cmp59_i_reg_465_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(4),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(4),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\,
      I5 => \^linebuffer_q1\(4),
      O => D(4)
    );
\ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0FFFF88A088A0"
    )
        port map (
      I0 => \^cmp59_i_reg_465_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(5),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\,
      I5 => \^linebuffer_q1\(5),
      O => D(5)
    );
\ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0FFFF88A088A0"
    )
        port map (
      I0 => \^cmp59_i_reg_465_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(6),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\,
      I5 => \^linebuffer_q1\(6),
      O => D(6)
    );
\ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88A0FFFF88A088A0"
    )
        port map (
      I0 => \^cmp59_i_reg_465_reg[0]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(7),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(7),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\,
      I5 => \^linebuffer_q1\(7),
      O => D(7)
    );
\icmp_ln881_reg_1925[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F700F7F7F7F7F7F7"
    )
        port map (
      I0 => and_ln1052_reg_1968_pp0_iter4_reg,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => imgRgb_full_n,
      I3 => imgRB_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \^cmp59_i_reg_465_reg[0]\,
      O => \^ap_block_pp0_stage0_subdone\
    );
\icmp_ln881_reg_1925[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => cmp59_i_reg_465,
      I1 => icmp_ln891_reg_1929,
      I2 => ram_reg_bram_1_2,
      O => \^cmp59_i_reg_465_reg[0]\
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 16) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 16),
      CASDOUTB(15) => ram_reg_bram_0_n_57,
      CASDOUTB(14) => ram_reg_bram_0_n_58,
      CASDOUTB(13) => ram_reg_bram_0_n_59,
      CASDOUTB(12) => ram_reg_bram_0_n_60,
      CASDOUTB(11) => ram_reg_bram_0_n_61,
      CASDOUTB(10) => ram_reg_bram_0_n_62,
      CASDOUTB(9) => ram_reg_bram_0_n_63,
      CASDOUTB(8) => ram_reg_bram_0_n_64,
      CASDOUTB(7) => ram_reg_bram_0_n_65,
      CASDOUTB(6) => ram_reg_bram_0_n_66,
      CASDOUTB(5) => ram_reg_bram_0_n_67,
      CASDOUTB(4) => ram_reg_bram_0_n_68,
      CASDOUTB(3) => ram_reg_bram_0_n_69,
      CASDOUTB(2) => ram_reg_bram_0_n_70,
      CASDOUTB(1) => ram_reg_bram_0_n_71,
      CASDOUTB(0) => ram_reg_bram_0_n_72,
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 2) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 2),
      CASDOUTPB(1) => ram_reg_bram_0_n_143,
      CASDOUTPB(0) => ram_reg_bram_0_n_144,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => ram_reg_bram_0_n_5,
      CASOUTSBITERR => ram_reg_bram_0_n_6,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => d0(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => d0(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \ram_reg_bram_0_i_1__4_n_5\,
      ENBWREN => ram_reg_bram_0_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \^wea\(0),
      WEA(2) => \^wea\(0),
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => cmp59_i_reg_465,
      I3 => icmp_ln891_reg_1929,
      I4 => ram_reg_bram_1_2,
      I5 => Q(11),
      O => \ram_reg_bram_0_i_1__4_n_5\
    );
\ram_reg_bram_0_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(11),
      O => \^wea\(0)
    );
ram_reg_bram_1: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => ADDRBWRADDR(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 16) => B"0000000000000000",
      CASDINB(15) => ram_reg_bram_0_n_57,
      CASDINB(14) => ram_reg_bram_0_n_58,
      CASDINB(13) => ram_reg_bram_0_n_59,
      CASDINB(12) => ram_reg_bram_0_n_60,
      CASDINB(11) => ram_reg_bram_0_n_61,
      CASDINB(10) => ram_reg_bram_0_n_62,
      CASDINB(9) => ram_reg_bram_0_n_63,
      CASDINB(8) => ram_reg_bram_0_n_64,
      CASDINB(7) => ram_reg_bram_0_n_65,
      CASDINB(6) => ram_reg_bram_0_n_66,
      CASDINB(5) => ram_reg_bram_0_n_67,
      CASDINB(4) => ram_reg_bram_0_n_68,
      CASDINB(3) => ram_reg_bram_0_n_69,
      CASDINB(2) => ram_reg_bram_0_n_70,
      CASDINB(1) => ram_reg_bram_0_n_71,
      CASDINB(0) => ram_reg_bram_0_n_72,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 2) => B"00",
      CASDINPB(1) => ram_reg_bram_0_n_143,
      CASDINPB(0) => ram_reg_bram_0_n_144,
      CASDOMUXA => '0',
      CASDOMUXB => ram_reg_bram_1_0,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => lineBuffer_ce1_local,
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => ram_reg_bram_0_n_5,
      CASINSBITERR => ram_reg_bram_0_n_6,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_1_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => d0(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => d0(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => \^linebuffer_q1\(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => \^linebuffer_q1\(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ram_reg_bram_1_i_3_n_5,
      ENBWREN => ram_reg_bram_1_1,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_1_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \^ap_enable_reg_pp0_iter1_reg\(0),
      WEA(2) => \^ap_enable_reg_pp0_iter1_reg\(0),
      WEA(1) => \^ap_enable_reg_pp0_iter1_reg\(0),
      WEA(0) => \^ap_enable_reg_pp0_iter1_reg\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_1_i_2__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I1 => \^ap_block_pp0_stage0_subdone\,
      O => lineBuffer_ce1_local
    );
\ram_reg_bram_1_i_2__2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^ap_block_pp0_stage0_subdone\,
      O => \^ap_enable_reg_pp0_iter1_reg_0\(0)
    );
ram_reg_bram_1_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800000000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => cmp59_i_reg_465,
      I3 => icmp_ln891_reg_1929,
      I4 => ram_reg_bram_1_2,
      I5 => Q(11),
      O => ram_reg_bram_1_i_3_n_5
    );
\ram_reg_bram_1_i_4__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(11),
      O => \^ap_enable_reg_pp0_iter1_reg\(0)
    );
ram_reg_bram_2: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 3) => ADDRBWRADDR(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_2_DBITERR_UNCONNECTED,
      DINADIN(31 downto 6) => B"00000000000000000000000000",
      DINADIN(5 downto 0) => d0(23 downto 18),
      DINBDIN(31 downto 0) => B"00000000000000000000000000111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 6) => NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED(31 downto 6),
      DOUTBDOUT(5 downto 0) => \^linebuffer_q1\(23 downto 18),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => we0,
      ENBWREN => lineBuffer_ce1_local,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_2_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \^ap_enable_reg_pp0_iter1_reg_0\(0),
      WEA(2) => \^ap_enable_reg_pp0_iter1_reg_0\(0),
      WEA(1) => \^ap_enable_reg_pp0_iter1_reg_0\(0),
      WEA(0) => \^ap_enable_reg_pp0_iter1_reg_0\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_9 is
  port (
    ce1 : out STD_LOGIC;
    WEA : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[1][23]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_0\ : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_1\ : in STD_LOGIC;
    cmp59_i_reg_545 : in STD_LOGIC;
    ram_reg_bram_1_0 : in STD_LOGIC;
    icmp_ln643_reg_2127 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_bram_0_0 : in STD_LOGIC;
    address1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ram_reg_bram_1_1 : in STD_LOGIC;
    ram_reg_bram_1_2 : in STD_LOGIC;
    we0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_9 : entity is "kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W";
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_9;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_9 is
  signal \^wea\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ce1\ : STD_LOGIC;
  signal \^q1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \ram_reg_bram_0_i_1__3_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_20__1_n_5\ : STD_LOGIC;
  signal ram_reg_bram_0_n_143 : STD_LOGIC;
  signal ram_reg_bram_0_n_144 : STD_LOGIC;
  signal ram_reg_bram_0_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_n_57 : STD_LOGIC;
  signal ram_reg_bram_0_n_58 : STD_LOGIC;
  signal ram_reg_bram_0_n_59 : STD_LOGIC;
  signal ram_reg_bram_0_n_6 : STD_LOGIC;
  signal ram_reg_bram_0_n_60 : STD_LOGIC;
  signal ram_reg_bram_0_n_61 : STD_LOGIC;
  signal ram_reg_bram_0_n_62 : STD_LOGIC;
  signal ram_reg_bram_0_n_63 : STD_LOGIC;
  signal ram_reg_bram_0_n_64 : STD_LOGIC;
  signal ram_reg_bram_0_n_65 : STD_LOGIC;
  signal ram_reg_bram_0_n_66 : STD_LOGIC;
  signal ram_reg_bram_0_n_67 : STD_LOGIC;
  signal ram_reg_bram_0_n_68 : STD_LOGIC;
  signal ram_reg_bram_0_n_69 : STD_LOGIC;
  signal ram_reg_bram_0_n_70 : STD_LOGIC;
  signal ram_reg_bram_0_n_71 : STD_LOGIC;
  signal ram_reg_bram_0_n_72 : STD_LOGIC;
  signal ram_reg_bram_1_i_1_n_5 : STD_LOGIC;
  signal ram_reg_bram_1_i_2_n_5 : STD_LOGIC;
  signal NLW_ram_reg_bram_0_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_DBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_SBITERR_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 6 );
  signal NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_0 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_0 : label is "";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_0 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_bram_0 : label is 92184;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_bram_0 : label is "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_U/ram_reg_bram_0";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_bram_0 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_bram_0 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_bram_0 : label is 2047;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_bram_0 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_bram_0 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_bram_0 : label is 17;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_20__1\ : label is "soft_lutpair334";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p2_d16";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_1 : label is "p2_d16";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_1 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_1 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_1 : label is 92184;
  attribute RTL_RAM_NAME of ram_reg_bram_1 : label is "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_U/ram_reg_bram_1";
  attribute RTL_RAM_TYPE of ram_reg_bram_1 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_1 : label is 2048;
  attribute ram_addr_end of ram_reg_bram_1 : label is 3840;
  attribute ram_offset of ram_reg_bram_1 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_1 : label is 0;
  attribute ram_slice_end of ram_reg_bram_1 : label is 17;
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_2 : label is "soft_lutpair334";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d6";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of ram_reg_bram_2 : label is "p0_d6";
  attribute METHODOLOGY_DRC_VIOS of ram_reg_bram_2 : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RDADDR_COLLISION_HWCONFIG of ram_reg_bram_2 : label is "DELAYED_WRITE";
  attribute RTL_RAM_BITS of ram_reg_bram_2 : label is 92184;
  attribute RTL_RAM_NAME of ram_reg_bram_2 : label is "inst/Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_U/ram_reg_bram_2";
  attribute RTL_RAM_TYPE of ram_reg_bram_2 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_bram_2 : label is 0;
  attribute ram_addr_end of ram_reg_bram_2 : label is 3840;
  attribute ram_offset of ram_reg_bram_2 : label is 0;
  attribute ram_slice_begin of ram_reg_bram_2 : label is 18;
  attribute ram_slice_end of ram_reg_bram_2 : label is 23;
begin
  WEA(0) <= \^wea\(0);
  ce1 <= \^ce1\;
  q1(23 downto 0) <= \^q1\(23 downto 0);
\ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF445044504450"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]\(8),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_0\(8),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_0\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_1\,
      I5 => \^q1\(16),
      O => \SRL_SIG_reg[1][23]\(0)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF445044504450"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]\(9),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_0\(9),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_0\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_1\,
      I5 => \^q1\(17),
      O => \SRL_SIG_reg[1][23]\(1)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF445044504450"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]\(10),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_0\(10),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_0\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_1\,
      I5 => \^q1\(18),
      O => \SRL_SIG_reg[1][23]\(2)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF445044504450"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]\(11),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_0\(11),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_0\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_1\,
      I5 => \^q1\(19),
      O => \SRL_SIG_reg[1][23]\(3)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF445044504450"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]\(12),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_0\(12),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_0\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_1\,
      I5 => \^q1\(20),
      O => \SRL_SIG_reg[1][23]\(4)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF445044504450"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]\(13),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_0\(13),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_0\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_1\,
      I5 => \^q1\(21),
      O => \SRL_SIG_reg[1][23]\(5)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF445044504450"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]\(14),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_0\(14),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_0\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_1\,
      I5 => \^q1\(22),
      O => \SRL_SIG_reg[1][23]\(6)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF445044504450"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]\(15),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_0\(15),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_0\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_1\,
      I5 => \^q1\(23),
      O => \SRL_SIG_reg[1][23]\(7)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF445044504450"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]\(0),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_0\(0),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_0\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_1\,
      I5 => \^q1\(0),
      O => D(0)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF445044504450"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]\(1),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_0\(1),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_0\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_1\,
      I5 => \^q1\(1),
      O => D(1)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF445044504450"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]\(2),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_0\(2),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_0\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_1\,
      I5 => \^q1\(2),
      O => D(2)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF445044504450"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]\(3),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_0\(3),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_0\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_1\,
      I5 => \^q1\(3),
      O => D(3)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF445044504450"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]\(4),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_0\(4),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_0\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_1\,
      I5 => \^q1\(4),
      O => D(4)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF445044504450"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]\(5),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_0\(5),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_0\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_1\,
      I5 => \^q1\(5),
      O => D(5)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF445044504450"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]\(6),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_0\(6),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_0\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_1\,
      I5 => \^q1\(6),
      O => D(6)
    );
\ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF445044504450"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]\,
      I1 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]\(7),
      I2 => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_0\(7),
      I3 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_0\,
      I4 => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_1\,
      I5 => \^q1\(7),
      O => D(7)
    );
ram_reg_bram_0: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "FIRST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => address1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_0_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 16) => NLW_ram_reg_bram_0_CASDOUTB_UNCONNECTED(31 downto 16),
      CASDOUTB(15) => ram_reg_bram_0_n_57,
      CASDOUTB(14) => ram_reg_bram_0_n_58,
      CASDOUTB(13) => ram_reg_bram_0_n_59,
      CASDOUTB(12) => ram_reg_bram_0_n_60,
      CASDOUTB(11) => ram_reg_bram_0_n_61,
      CASDOUTB(10) => ram_reg_bram_0_n_62,
      CASDOUTB(9) => ram_reg_bram_0_n_63,
      CASDOUTB(8) => ram_reg_bram_0_n_64,
      CASDOUTB(7) => ram_reg_bram_0_n_65,
      CASDOUTB(6) => ram_reg_bram_0_n_66,
      CASDOUTB(5) => ram_reg_bram_0_n_67,
      CASDOUTB(4) => ram_reg_bram_0_n_68,
      CASDOUTB(3) => ram_reg_bram_0_n_69,
      CASDOUTB(2) => ram_reg_bram_0_n_70,
      CASDOUTB(1) => ram_reg_bram_0_n_71,
      CASDOUTB(0) => ram_reg_bram_0_n_72,
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_0_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 2) => NLW_ram_reg_bram_0_CASDOUTPB_UNCONNECTED(3 downto 2),
      CASDOUTPB(1) => ram_reg_bram_0_n_143,
      CASDOUTPB(0) => ram_reg_bram_0_n_144,
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => ram_reg_bram_0_n_5,
      CASOUTSBITERR => ram_reg_bram_0_n_6,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_0_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => d0(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => d0(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 0) => NLW_ram_reg_bram_0_DOUTBDOUT_UNCONNECTED(31 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_0_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_0_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => \ram_reg_bram_0_i_1__3_n_5\,
      ENBWREN => ram_reg_bram_0_0,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_0_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_0_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \ram_reg_bram_0_i_20__1_n_5\,
      WEA(2) => \ram_reg_bram_0_i_20__1_n_5\,
      WEA(1) => \ram_reg_bram_0_i_20__1_n_5\,
      WEA(0) => \ram_reg_bram_0_i_20__1_n_5\,
      WEBWE(7 downto 0) => B"00000000"
    );
\ram_reg_bram_0_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => cmp59_i_reg_545,
      I1 => ram_reg_bram_1_0,
      I2 => icmp_ln643_reg_2127,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_block_pp0_stage0_subdone,
      I5 => Q(11),
      O => \ram_reg_bram_0_i_1__3_n_5\
    );
\ram_reg_bram_0_i_20__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(11),
      O => \ram_reg_bram_0_i_20__1_n_5\
    );
ram_reg_bram_1: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "LAST",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(14 downto 4) => Q(10 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(14 downto 4) => address1(10 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 16) => B"0000000000000000",
      CASDINB(15) => ram_reg_bram_0_n_57,
      CASDINB(14) => ram_reg_bram_0_n_58,
      CASDINB(13) => ram_reg_bram_0_n_59,
      CASDINB(12) => ram_reg_bram_0_n_60,
      CASDINB(11) => ram_reg_bram_0_n_61,
      CASDINB(10) => ram_reg_bram_0_n_62,
      CASDINB(9) => ram_reg_bram_0_n_63,
      CASDINB(8) => ram_reg_bram_0_n_64,
      CASDINB(7) => ram_reg_bram_0_n_65,
      CASDINB(6) => ram_reg_bram_0_n_66,
      CASDINB(5) => ram_reg_bram_0_n_67,
      CASDINB(4) => ram_reg_bram_0_n_68,
      CASDINB(3) => ram_reg_bram_0_n_69,
      CASDINB(2) => ram_reg_bram_0_n_70,
      CASDINB(1) => ram_reg_bram_0_n_71,
      CASDINB(0) => ram_reg_bram_0_n_72,
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 2) => B"00",
      CASDINPB(1) => ram_reg_bram_0_n_143,
      CASDINPB(0) => ram_reg_bram_0_n_144,
      CASDOMUXA => '0',
      CASDOMUXB => ram_reg_bram_1_1,
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => \^ce1\,
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_1_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_1_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => ram_reg_bram_0_n_5,
      CASINSBITERR => ram_reg_bram_0_n_6,
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_1_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_1_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_1_DBITERR_UNCONNECTED,
      DINADIN(31 downto 16) => B"0000000000000000",
      DINADIN(15 downto 0) => d0(15 downto 0),
      DINBDIN(31 downto 0) => B"00000000000000001111111111111111",
      DINPADINP(3 downto 2) => B"00",
      DINPADINP(1 downto 0) => d0(17 downto 16),
      DINPBDINP(3 downto 0) => B"0011",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_1_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 16) => NLW_ram_reg_bram_1_DOUTBDOUT_UNCONNECTED(31 downto 16),
      DOUTBDOUT(15 downto 0) => \^q1\(15 downto 0),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_1_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 2) => NLW_ram_reg_bram_1_DOUTPBDOUTP_UNCONNECTED(3 downto 2),
      DOUTPBDOUTP(1 downto 0) => \^q1\(17 downto 16),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_1_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => ram_reg_bram_1_i_1_n_5,
      ENBWREN => ram_reg_bram_1_2,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_1_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_1_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => ram_reg_bram_1_i_2_n_5,
      WEA(2) => ram_reg_bram_1_i_2_n_5,
      WEA(1) => ram_reg_bram_1_i_2_n_5,
      WEA(0) => ram_reg_bram_1_i_2_n_5,
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2000000000000000"
    )
        port map (
      I0 => cmp59_i_reg_545,
      I1 => ram_reg_bram_1_0,
      I2 => icmp_ln643_reg_2127,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_block_pp0_stage0_subdone,
      I5 => Q(11),
      O => ram_reg_bram_1_i_1_n_5
    );
ram_reg_bram_1_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => Q(11),
      O => ram_reg_bram_1_i_2_n_5
    );
\ram_reg_bram_1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I1 => ap_block_pp0_stage0_subdone,
      O => \^ce1\
    );
ram_reg_bram_2: unisim.vcomponents.RAMB36E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 0,
      DOB_REG => 0,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      EN_ECC_PIPE => "FALSE",
      EN_ECC_READ => "FALSE",
      EN_ECC_WRITE => "FALSE",
      INIT_A => X"000000000",
      INIT_B => X"000000000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 9,
      READ_WIDTH_B => 9,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => X"000000000",
      SRVAL_B => X"000000000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 9,
      WRITE_WIDTH_B => 9
    )
        port map (
      ADDRARDADDR(14 downto 3) => Q(11 downto 0),
      ADDRARDADDR(2 downto 0) => B"111",
      ADDRBWRADDR(14 downto 3) => address1(11 downto 0),
      ADDRBWRADDR(2 downto 0) => B"111",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(31 downto 0) => B"00000000000000000000000000000000",
      CASDINB(31 downto 0) => B"00000000000000000000000000000000",
      CASDINPA(3 downto 0) => B"0000",
      CASDINPB(3 downto 0) => B"0000",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTA_UNCONNECTED(31 downto 0),
      CASDOUTB(31 downto 0) => NLW_ram_reg_bram_2_CASDOUTB_UNCONNECTED(31 downto 0),
      CASDOUTPA(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPA_UNCONNECTED(3 downto 0),
      CASDOUTPB(3 downto 0) => NLW_ram_reg_bram_2_CASDOUTPB_UNCONNECTED(3 downto 0),
      CASINDBITERR => '0',
      CASINSBITERR => '0',
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CASOUTDBITERR => NLW_ram_reg_bram_2_CASOUTDBITERR_UNCONNECTED,
      CASOUTSBITERR => NLW_ram_reg_bram_2_CASOUTSBITERR_UNCONNECTED,
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DBITERR => NLW_ram_reg_bram_2_DBITERR_UNCONNECTED,
      DINADIN(31 downto 6) => B"00000000000000000000000000",
      DINADIN(5 downto 0) => d0(23 downto 18),
      DINBDIN(31 downto 0) => B"00000000000000000000000000111111",
      DINPADINP(3 downto 0) => B"0000",
      DINPBDINP(3 downto 0) => B"0000",
      DOUTADOUT(31 downto 0) => NLW_ram_reg_bram_2_DOUTADOUT_UNCONNECTED(31 downto 0),
      DOUTBDOUT(31 downto 6) => NLW_ram_reg_bram_2_DOUTBDOUT_UNCONNECTED(31 downto 6),
      DOUTBDOUT(5 downto 0) => \^q1\(23 downto 18),
      DOUTPADOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPADOUTP_UNCONNECTED(3 downto 0),
      DOUTPBDOUTP(3 downto 0) => NLW_ram_reg_bram_2_DOUTPBDOUTP_UNCONNECTED(3 downto 0),
      ECCPARITY(7 downto 0) => NLW_ram_reg_bram_2_ECCPARITY_UNCONNECTED(7 downto 0),
      ECCPIPECE => '1',
      ENARDEN => we0,
      ENBWREN => \^ce1\,
      INJECTDBITERR => '0',
      INJECTSBITERR => '0',
      RDADDRECC(8 downto 0) => NLW_ram_reg_bram_2_RDADDRECC_UNCONNECTED(8 downto 0),
      REGCEAREGCE => '1',
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SBITERR => NLW_ram_reg_bram_2_SBITERR_UNCONNECTED,
      SLEEP => '0',
      WEA(3) => \^wea\(0),
      WEA(2) => \^wea\(0),
      WEA(1) => \^wea\(0),
      WEA(0) => \^wea\(0),
      WEBWE(7 downto 0) => B"00000000"
    );
ram_reg_bram_2_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_block_pp0_stage0_subdone,
      O => \^wea\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg is
  port (
    bayerPhase_c_dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \x_phase_reg_387_reg[0]\ : in STD_LOGIC
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg is
  signal \SRL_SIG_reg[0]_6\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_7\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[0]_i_1\ : label is "soft_lutpair383";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[10]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[11]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[12]_i_1\ : label is "soft_lutpair389";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[13]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[14]_i_1\ : label is "soft_lutpair390";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[1]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[2]_i_1\ : label is "soft_lutpair384";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[3]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[4]_i_1\ : label is "soft_lutpair385";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[5]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[6]_i_1\ : label is "soft_lutpair386";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[7]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[8]_i_1\ : label is "soft_lutpair387";
  attribute SOFT_HLUTNM of \trunc_ln870_1_i_reg_392[9]_i_1\ : label is "soft_lutpair388";
  attribute SOFT_HLUTNM of \x_phase_reg_387[0]_i_1\ : label is "soft_lutpair383";
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_6\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg[0]_6\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg[0]_6\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \SRL_SIG_reg[0]_6\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \SRL_SIG_reg[0]_6\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \SRL_SIG_reg[0]_6\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \SRL_SIG_reg[0]_6\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_6\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_6\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_6\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_6\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_6\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_6\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_6\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg[0]_6\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg[0]_6\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_6\(0),
      Q => \SRL_SIG_reg[1]_7\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_6\(10),
      Q => \SRL_SIG_reg[1]_7\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_6\(11),
      Q => \SRL_SIG_reg[1]_7\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_6\(12),
      Q => \SRL_SIG_reg[1]_7\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_6\(13),
      Q => \SRL_SIG_reg[1]_7\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_6\(14),
      Q => \SRL_SIG_reg[1]_7\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_6\(15),
      Q => \SRL_SIG_reg[1]_7\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_6\(1),
      Q => \SRL_SIG_reg[1]_7\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_6\(2),
      Q => \SRL_SIG_reg[1]_7\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_6\(3),
      Q => \SRL_SIG_reg[1]_7\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_6\(4),
      Q => \SRL_SIG_reg[1]_7\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_6\(5),
      Q => \SRL_SIG_reg[1]_7\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_6\(6),
      Q => \SRL_SIG_reg[1]_7\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_6\(7),
      Q => \SRL_SIG_reg[1]_7\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_6\(8),
      Q => \SRL_SIG_reg[1]_7\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_6\(9),
      Q => \SRL_SIG_reg[1]_7\(9),
      R => '0'
    );
\trunc_ln870_1_i_reg_392[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(1),
      I1 => \SRL_SIG_reg[0]_6\(1),
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(1)
    );
\trunc_ln870_1_i_reg_392[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(11),
      I1 => \SRL_SIG_reg[0]_6\(11),
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(11)
    );
\trunc_ln870_1_i_reg_392[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(12),
      I1 => \SRL_SIG_reg[0]_6\(12),
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(12)
    );
\trunc_ln870_1_i_reg_392[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(13),
      I1 => \SRL_SIG_reg[0]_6\(13),
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(13)
    );
\trunc_ln870_1_i_reg_392[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(14),
      I1 => \SRL_SIG_reg[0]_6\(14),
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(14)
    );
\trunc_ln870_1_i_reg_392[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(15),
      I1 => \SRL_SIG_reg[0]_6\(15),
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(15)
    );
\trunc_ln870_1_i_reg_392[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(2),
      I1 => \SRL_SIG_reg[0]_6\(2),
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(2)
    );
\trunc_ln870_1_i_reg_392[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(3),
      I1 => \SRL_SIG_reg[0]_6\(3),
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(3)
    );
\trunc_ln870_1_i_reg_392[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(4),
      I1 => \SRL_SIG_reg[0]_6\(4),
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(4)
    );
\trunc_ln870_1_i_reg_392[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(5),
      I1 => \SRL_SIG_reg[0]_6\(5),
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(5)
    );
\trunc_ln870_1_i_reg_392[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(6),
      I1 => \SRL_SIG_reg[0]_6\(6),
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(6)
    );
\trunc_ln870_1_i_reg_392[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(7),
      I1 => \SRL_SIG_reg[0]_6\(7),
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(7)
    );
\trunc_ln870_1_i_reg_392[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(8),
      I1 => \SRL_SIG_reg[0]_6\(8),
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(8)
    );
\trunc_ln870_1_i_reg_392[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(9),
      I1 => \SRL_SIG_reg[0]_6\(9),
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(9)
    );
\trunc_ln870_1_i_reg_392[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(10),
      I1 => \SRL_SIG_reg[0]_6\(10),
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(10)
    );
\x_phase_reg_387[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_7\(0),
      I1 => \SRL_SIG_reg[0]_6\(0),
      I2 => \x_phase_reg_387_reg[0]\,
      O => bayerPhase_c_dout(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg_7 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    DebayerG_U0_bayerPhase_c1_write : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg_7 : entity is "kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg";
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg_7;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg_7 is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[0]_2\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_3\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[0]_i_1\ : label is "soft_lutpair373";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[10]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[11]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[12]_i_1\ : label is "soft_lutpair379";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[13]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[14]_i_1\ : label is "soft_lutpair380";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[1]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[2]_i_1\ : label is "soft_lutpair374";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[3]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[4]_i_1\ : label is "soft_lutpair375";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[5]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[6]_i_1\ : label is "soft_lutpair376";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[7]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[8]_i_1\ : label is "soft_lutpair377";
  attribute SOFT_HLUTNM of \trunc_ln622_1_i_reg_456[9]_i_1\ : label is "soft_lutpair378";
  attribute SOFT_HLUTNM of \x_phase_reg_451[0]_i_1\ : label is "soft_lutpair373";
begin
  E(0) <= \^e\(0);
\SRL_SIG[0][15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \SRL_SIG_reg[0][15]_0\,
      I1 => DebayerG_U0_bayerPhase_c1_write,
      O => \^e\(0)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(0),
      Q => \SRL_SIG_reg[0]_2\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(10),
      Q => \SRL_SIG_reg[0]_2\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(11),
      Q => \SRL_SIG_reg[0]_2\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(12),
      Q => \SRL_SIG_reg[0]_2\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(13),
      Q => \SRL_SIG_reg[0]_2\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(14),
      Q => \SRL_SIG_reg[0]_2\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(15),
      Q => \SRL_SIG_reg[0]_2\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(1),
      Q => \SRL_SIG_reg[0]_2\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(2),
      Q => \SRL_SIG_reg[0]_2\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(3),
      Q => \SRL_SIG_reg[0]_2\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(4),
      Q => \SRL_SIG_reg[0]_2\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(5),
      Q => \SRL_SIG_reg[0]_2\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(6),
      Q => \SRL_SIG_reg[0]_2\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(7),
      Q => \SRL_SIG_reg[0]_2\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(8),
      Q => \SRL_SIG_reg[0]_2\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => if_din(9),
      Q => \SRL_SIG_reg[0]_2\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_2\(0),
      Q => \SRL_SIG_reg[1]_3\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_2\(10),
      Q => \SRL_SIG_reg[1]_3\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_2\(11),
      Q => \SRL_SIG_reg[1]_3\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_2\(12),
      Q => \SRL_SIG_reg[1]_3\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_2\(13),
      Q => \SRL_SIG_reg[1]_3\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_2\(14),
      Q => \SRL_SIG_reg[1]_3\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_2\(15),
      Q => \SRL_SIG_reg[1]_3\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_2\(1),
      Q => \SRL_SIG_reg[1]_3\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_2\(2),
      Q => \SRL_SIG_reg[1]_3\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_2\(3),
      Q => \SRL_SIG_reg[1]_3\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_2\(4),
      Q => \SRL_SIG_reg[1]_3\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_2\(5),
      Q => \SRL_SIG_reg[1]_3\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_2\(6),
      Q => \SRL_SIG_reg[1]_3\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_2\(7),
      Q => \SRL_SIG_reg[1]_3\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_2\(8),
      Q => \SRL_SIG_reg[1]_3\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_2\(9),
      Q => \SRL_SIG_reg[1]_3\(9),
      R => '0'
    );
\trunc_ln622_1_i_reg_456[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(1),
      I1 => \SRL_SIG_reg[0]_2\(1),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => D(1)
    );
\trunc_ln622_1_i_reg_456[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(11),
      I1 => \SRL_SIG_reg[0]_2\(11),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => D(11)
    );
\trunc_ln622_1_i_reg_456[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(12),
      I1 => \SRL_SIG_reg[0]_2\(12),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => D(12)
    );
\trunc_ln622_1_i_reg_456[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(13),
      I1 => \SRL_SIG_reg[0]_2\(13),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => D(13)
    );
\trunc_ln622_1_i_reg_456[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(14),
      I1 => \SRL_SIG_reg[0]_2\(14),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => D(14)
    );
\trunc_ln622_1_i_reg_456[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(15),
      I1 => \SRL_SIG_reg[0]_2\(15),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => D(15)
    );
\trunc_ln622_1_i_reg_456[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(2),
      I1 => \SRL_SIG_reg[0]_2\(2),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => D(2)
    );
\trunc_ln622_1_i_reg_456[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(3),
      I1 => \SRL_SIG_reg[0]_2\(3),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => D(3)
    );
\trunc_ln622_1_i_reg_456[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(4),
      I1 => \SRL_SIG_reg[0]_2\(4),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => D(4)
    );
\trunc_ln622_1_i_reg_456[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(5),
      I1 => \SRL_SIG_reg[0]_2\(5),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => D(5)
    );
\trunc_ln622_1_i_reg_456[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(6),
      I1 => \SRL_SIG_reg[0]_2\(6),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => D(6)
    );
\trunc_ln622_1_i_reg_456[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(7),
      I1 => \SRL_SIG_reg[0]_2\(7),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => D(7)
    );
\trunc_ln622_1_i_reg_456[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(8),
      I1 => \SRL_SIG_reg[0]_2\(8),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => D(8)
    );
\trunc_ln622_1_i_reg_456[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(9),
      I1 => \SRL_SIG_reg[0]_2\(9),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => D(9)
    );
\trunc_ln622_1_i_reg_456[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(10),
      I1 => \SRL_SIG_reg[0]_2\(10),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => D(10)
    );
\x_phase_reg_451[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_3\(0),
      I1 => \SRL_SIG_reg[0]_2\(0),
      I2 => \SRL_SIG_reg[0][0]_0\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    if_din : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Block_entry_split_proc_U0_ap_continue : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    addr : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_550[0]_i_1\ : label is "soft_lutpair472";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_550[10]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_550[11]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_550[12]_i_1\ : label is "soft_lutpair478";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_550[13]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_550[14]_i_1\ : label is "soft_lutpair479";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_550[1]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_550[2]_i_1\ : label is "soft_lutpair473";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_550[3]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_550[4]_i_1\ : label is "soft_lutpair474";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_550[5]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_550[6]_i_1\ : label is "soft_lutpair475";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_550[7]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_550[8]_i_1\ : label is "soft_lutpair476";
  attribute SOFT_HLUTNM of \trunc_ln293_1_reg_550[9]_i_1\ : label is "soft_lutpair477";
  attribute SOFT_HLUTNM of \x_phase_reg_545[0]_i_1\ : label is "soft_lutpair472";
begin
  E(0) <= \^e\(0);
\SRL_SIG[0][15]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"88A8"
    )
        port map (
      I0 => Block_entry_split_proc_U0_ap_continue,
      I1 => ap_done_reg,
      I2 => ap_start,
      I3 => \SRL_SIG_reg[1][0]_0\,
      O => \^e\(0)
    );
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\trunc_ln293_1_reg_550[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(1),
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => addr(0),
      O => if_din(1)
    );
\trunc_ln293_1_reg_550[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => addr(0),
      O => if_din(11)
    );
\trunc_ln293_1_reg_550[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => addr(0),
      O => if_din(12)
    );
\trunc_ln293_1_reg_550[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => addr(0),
      O => if_din(13)
    );
\trunc_ln293_1_reg_550[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => addr(0),
      O => if_din(14)
    );
\trunc_ln293_1_reg_550[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => addr(0),
      O => if_din(15)
    );
\trunc_ln293_1_reg_550[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(2),
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => addr(0),
      O => if_din(2)
    );
\trunc_ln293_1_reg_550[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(3),
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => addr(0),
      O => if_din(3)
    );
\trunc_ln293_1_reg_550[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(4),
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => addr(0),
      O => if_din(4)
    );
\trunc_ln293_1_reg_550[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(5),
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => addr(0),
      O => if_din(5)
    );
\trunc_ln293_1_reg_550[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(6),
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => addr(0),
      O => if_din(6)
    );
\trunc_ln293_1_reg_550[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(7),
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => addr(0),
      O => if_din(7)
    );
\trunc_ln293_1_reg_550[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => addr(0),
      O => if_din(8)
    );
\trunc_ln293_1_reg_550[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => addr(0),
      O => if_din(9)
    );
\trunc_ln293_1_reg_550[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => addr(0),
      O => if_din(10)
    );
\x_phase_reg_545[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(0),
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => addr(0),
      O => if_din(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg is
  port (
    \SRL_SIG_reg[0][23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[1][23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    d0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ram_reg_bram_2 : in STD_LOGIC
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg is
  signal \^srl_sig_reg[0][23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^srl_sig_reg[1][23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_14__0\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_15__0\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_16__0\ : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_17__0\ : label is "soft_lutpair420";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_18__0\ : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_19__0\ : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_20 : label is "soft_lutpair417";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_21 : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_22 : label is "soft_lutpair418";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_23 : label is "soft_lutpair419";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_24 : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_25 : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_26 : label is "soft_lutpair415";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_27 : label is "soft_lutpair413";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_28 : label is "soft_lutpair410";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_29 : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_30 : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_31 : label is "soft_lutpair421";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_3__0\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_4__0\ : label is "soft_lutpair411";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_5__0\ : label is "soft_lutpair416";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_6__0\ : label is "soft_lutpair414";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_7__0\ : label is "soft_lutpair412";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_8 : label is "soft_lutpair412";
begin
  \SRL_SIG_reg[0][23]_0\(23 downto 0) <= \^srl_sig_reg[0][23]_0\(23 downto 0);
  \SRL_SIG_reg[1][23]_0\(23 downto 0) <= \^srl_sig_reg[1][23]_0\(23 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(0),
      Q => \^srl_sig_reg[0][23]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(10),
      Q => \^srl_sig_reg[0][23]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(11),
      Q => \^srl_sig_reg[0][23]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(12),
      Q => \^srl_sig_reg[0][23]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(13),
      Q => \^srl_sig_reg[0][23]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(14),
      Q => \^srl_sig_reg[0][23]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(15),
      Q => \^srl_sig_reg[0][23]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(16),
      Q => \^srl_sig_reg[0][23]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(17),
      Q => \^srl_sig_reg[0][23]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(18),
      Q => \^srl_sig_reg[0][23]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(19),
      Q => \^srl_sig_reg[0][23]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(1),
      Q => \^srl_sig_reg[0][23]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(20),
      Q => \^srl_sig_reg[0][23]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(21),
      Q => \^srl_sig_reg[0][23]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(22),
      Q => \^srl_sig_reg[0][23]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(23),
      Q => \^srl_sig_reg[0][23]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(2),
      Q => \^srl_sig_reg[0][23]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(3),
      Q => \^srl_sig_reg[0][23]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(4),
      Q => \^srl_sig_reg[0][23]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(5),
      Q => \^srl_sig_reg[0][23]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(6),
      Q => \^srl_sig_reg[0][23]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(7),
      Q => \^srl_sig_reg[0][23]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(8),
      Q => \^srl_sig_reg[0][23]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(9),
      Q => \^srl_sig_reg[0][23]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(0),
      Q => \^srl_sig_reg[1][23]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(10),
      Q => \^srl_sig_reg[1][23]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(11),
      Q => \^srl_sig_reg[1][23]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(12),
      Q => \^srl_sig_reg[1][23]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(13),
      Q => \^srl_sig_reg[1][23]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(14),
      Q => \^srl_sig_reg[1][23]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(15),
      Q => \^srl_sig_reg[1][23]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(16),
      Q => \^srl_sig_reg[1][23]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(17),
      Q => \^srl_sig_reg[1][23]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(18),
      Q => \^srl_sig_reg[1][23]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(19),
      Q => \^srl_sig_reg[1][23]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(1),
      Q => \^srl_sig_reg[1][23]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(20),
      Q => \^srl_sig_reg[1][23]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(21),
      Q => \^srl_sig_reg[1][23]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(22),
      Q => \^srl_sig_reg[1][23]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(23),
      Q => \^srl_sig_reg[1][23]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(2),
      Q => \^srl_sig_reg[1][23]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(3),
      Q => \^srl_sig_reg[1][23]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(4),
      Q => \^srl_sig_reg[1][23]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(5),
      Q => \^srl_sig_reg[1][23]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(6),
      Q => \^srl_sig_reg[1][23]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(7),
      Q => \^srl_sig_reg[1][23]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(8),
      Q => \^srl_sig_reg[1][23]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(9),
      Q => \^srl_sig_reg[1][23]_0\(9),
      R => '0'
    );
\ram_reg_bram_0_i_14__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(15),
      I1 => \^srl_sig_reg[0][23]_0\(15),
      I2 => ram_reg_bram_2,
      O => d0(15)
    );
\ram_reg_bram_0_i_15__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(14),
      I1 => \^srl_sig_reg[0][23]_0\(14),
      I2 => ram_reg_bram_2,
      O => d0(14)
    );
\ram_reg_bram_0_i_16__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(13),
      I1 => \^srl_sig_reg[0][23]_0\(13),
      I2 => ram_reg_bram_2,
      O => d0(13)
    );
\ram_reg_bram_0_i_17__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(12),
      I1 => \^srl_sig_reg[0][23]_0\(12),
      I2 => ram_reg_bram_2,
      O => d0(12)
    );
\ram_reg_bram_0_i_18__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(11),
      I1 => \^srl_sig_reg[0][23]_0\(11),
      I2 => ram_reg_bram_2,
      O => d0(11)
    );
\ram_reg_bram_0_i_19__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(10),
      I1 => \^srl_sig_reg[0][23]_0\(10),
      I2 => ram_reg_bram_2,
      O => d0(10)
    );
ram_reg_bram_0_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(9),
      I1 => \^srl_sig_reg[0][23]_0\(9),
      I2 => ram_reg_bram_2,
      O => d0(9)
    );
ram_reg_bram_0_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(8),
      I1 => \^srl_sig_reg[0][23]_0\(8),
      I2 => ram_reg_bram_2,
      O => d0(8)
    );
ram_reg_bram_0_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(7),
      I1 => \^srl_sig_reg[0][23]_0\(7),
      I2 => ram_reg_bram_2,
      O => d0(7)
    );
ram_reg_bram_0_i_23: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(6),
      I1 => \^srl_sig_reg[0][23]_0\(6),
      I2 => ram_reg_bram_2,
      O => d0(6)
    );
ram_reg_bram_0_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(5),
      I1 => \^srl_sig_reg[0][23]_0\(5),
      I2 => ram_reg_bram_2,
      O => d0(5)
    );
ram_reg_bram_0_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(4),
      I1 => \^srl_sig_reg[0][23]_0\(4),
      I2 => ram_reg_bram_2,
      O => d0(4)
    );
ram_reg_bram_0_i_26: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(3),
      I1 => \^srl_sig_reg[0][23]_0\(3),
      I2 => ram_reg_bram_2,
      O => d0(3)
    );
ram_reg_bram_0_i_27: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(2),
      I1 => \^srl_sig_reg[0][23]_0\(2),
      I2 => ram_reg_bram_2,
      O => d0(2)
    );
ram_reg_bram_0_i_28: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(1),
      I1 => \^srl_sig_reg[0][23]_0\(1),
      I2 => ram_reg_bram_2,
      O => d0(1)
    );
ram_reg_bram_0_i_29: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(0),
      I1 => \^srl_sig_reg[0][23]_0\(0),
      I2 => ram_reg_bram_2,
      O => d0(0)
    );
ram_reg_bram_0_i_30: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(17),
      I1 => \^srl_sig_reg[0][23]_0\(17),
      I2 => ram_reg_bram_2,
      O => d0(17)
    );
ram_reg_bram_0_i_31: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(16),
      I1 => \^srl_sig_reg[0][23]_0\(16),
      I2 => ram_reg_bram_2,
      O => d0(16)
    );
\ram_reg_bram_2_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(23),
      I1 => \^srl_sig_reg[0][23]_0\(23),
      I2 => ram_reg_bram_2,
      O => d0(23)
    );
\ram_reg_bram_2_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(22),
      I1 => \^srl_sig_reg[0][23]_0\(22),
      I2 => ram_reg_bram_2,
      O => d0(22)
    );
\ram_reg_bram_2_i_5__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(21),
      I1 => \^srl_sig_reg[0][23]_0\(21),
      I2 => ram_reg_bram_2,
      O => d0(21)
    );
\ram_reg_bram_2_i_6__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(20),
      I1 => \^srl_sig_reg[0][23]_0\(20),
      I2 => ram_reg_bram_2,
      O => d0(20)
    );
\ram_reg_bram_2_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(19),
      I1 => \^srl_sig_reg[0][23]_0\(19),
      I2 => ram_reg_bram_2,
      O => d0(19)
    );
ram_reg_bram_2_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^srl_sig_reg[1][23]_0\(18),
      I1 => \^srl_sig_reg[0][23]_0\(18),
      I2 => ram_reg_bram_2,
      O => d0(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg_6 is
  port (
    ram_reg_bram_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \SRL_SIG_reg[0][23]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    d0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    q1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0949_21469_ph_i_reg_474_reg[0]\ : in STD_LOGIC;
    ram_reg_bram_2 : in STD_LOGIC;
    \SRL_SIG_reg[1][0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg_6 : entity is "kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg";
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg_6;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg_6 is
  signal \^q\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \^srl_sig_reg[0][23]_0\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \p_0_0_0949_21469_ph_i_reg_474[0]_i_1\ : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of \p_0_0_0949_21469_ph_i_reg_474[1]_i_1\ : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of \p_0_0_0949_21469_ph_i_reg_474[2]_i_1\ : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of \p_0_0_0949_21469_ph_i_reg_474[3]_i_1\ : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of \p_0_0_0949_21469_ph_i_reg_474[4]_i_1\ : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of \p_0_0_0949_21469_ph_i_reg_474[5]_i_1\ : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of \p_0_0_0949_21469_ph_i_reg_474[6]_i_1\ : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of \p_0_0_0949_21469_ph_i_reg_474[7]_i_2\ : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_10 : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_11 : label is "soft_lutpair407";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_12 : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_13 : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_14 : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_15 : label is "soft_lutpair404";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_16 : label is "soft_lutpair401";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_17 : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_18 : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_19 : label is "soft_lutpair408";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_2 : label is "soft_lutpair399";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_3 : label is "soft_lutpair400";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_4 : label is "soft_lutpair398";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_5 : label is "soft_lutpair394";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_6 : label is "soft_lutpair397";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_7 : label is "soft_lutpair395";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_8 : label is "soft_lutpair393";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_9 : label is "soft_lutpair396";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_2 : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_3 : label is "soft_lutpair402";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_4 : label is "soft_lutpair406";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_5 : label is "soft_lutpair405";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_6 : label is "soft_lutpair403";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_7 : label is "soft_lutpair403";
begin
  Q(15 downto 0) <= \^q\(15 downto 0);
  \SRL_SIG_reg[0][23]_0\(15 downto 0) <= \^srl_sig_reg[0][23]_0\(15 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(0),
      Q => \^srl_sig_reg[0][23]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(16),
      Q => \^srl_sig_reg[0][23]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(17),
      Q => \^srl_sig_reg[0][23]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(18),
      Q => \^srl_sig_reg[0][23]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(19),
      Q => \^srl_sig_reg[0][23]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(1),
      Q => \^srl_sig_reg[0][23]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(20),
      Q => \^srl_sig_reg[0][23]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(21),
      Q => \^srl_sig_reg[0][23]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(22),
      Q => \^srl_sig_reg[0][23]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(23),
      Q => \^srl_sig_reg[0][23]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(2),
      Q => \^srl_sig_reg[0][23]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(3),
      Q => \^srl_sig_reg[0][23]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(4),
      Q => \^srl_sig_reg[0][23]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(5),
      Q => \^srl_sig_reg[0][23]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(6),
      Q => \^srl_sig_reg[0][23]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(7),
      Q => \^srl_sig_reg[0][23]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(12),
      Q => \^q\(12),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(13),
      Q => \^q\(13),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(14),
      Q => \^q\(14),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(15),
      Q => \^q\(15),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \^srl_sig_reg[0][23]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \SRL_SIG_reg[1][0]_0\(0),
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\p_0_0_0949_21469_ph_i_reg_474[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(0),
      I1 => \p_0_0_0949_21469_ph_i_reg_474_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(8),
      I3 => \SRL_SIG_reg[0]_0\(8),
      I4 => ram_reg_bram_2,
      O => ram_reg_bram_1(0)
    );
\p_0_0_0949_21469_ph_i_reg_474[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(1),
      I1 => \p_0_0_0949_21469_ph_i_reg_474_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(9),
      I3 => \SRL_SIG_reg[0]_0\(9),
      I4 => ram_reg_bram_2,
      O => ram_reg_bram_1(1)
    );
\p_0_0_0949_21469_ph_i_reg_474[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(2),
      I1 => \p_0_0_0949_21469_ph_i_reg_474_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(10),
      I3 => \SRL_SIG_reg[0]_0\(10),
      I4 => ram_reg_bram_2,
      O => ram_reg_bram_1(2)
    );
\p_0_0_0949_21469_ph_i_reg_474[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(3),
      I1 => \p_0_0_0949_21469_ph_i_reg_474_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(11),
      I3 => \SRL_SIG_reg[0]_0\(11),
      I4 => ram_reg_bram_2,
      O => ram_reg_bram_1(3)
    );
\p_0_0_0949_21469_ph_i_reg_474[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(4),
      I1 => \p_0_0_0949_21469_ph_i_reg_474_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(12),
      I3 => \SRL_SIG_reg[0]_0\(12),
      I4 => ram_reg_bram_2,
      O => ram_reg_bram_1(4)
    );
\p_0_0_0949_21469_ph_i_reg_474[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(5),
      I1 => \p_0_0_0949_21469_ph_i_reg_474_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(13),
      I3 => \SRL_SIG_reg[0]_0\(13),
      I4 => ram_reg_bram_2,
      O => ram_reg_bram_1(5)
    );
\p_0_0_0949_21469_ph_i_reg_474[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(6),
      I1 => \p_0_0_0949_21469_ph_i_reg_474_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(14),
      I3 => \SRL_SIG_reg[0]_0\(14),
      I4 => ram_reg_bram_2,
      O => ram_reg_bram_1(6)
    );
\p_0_0_0949_21469_ph_i_reg_474[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8B8BB88"
    )
        port map (
      I0 => q1(7),
      I1 => \p_0_0_0949_21469_ph_i_reg_474_reg[0]\,
      I2 => \SRL_SIG_reg[1]_1\(15),
      I3 => \SRL_SIG_reg[0]_0\(15),
      I4 => ram_reg_bram_2,
      O => ram_reg_bram_1(7)
    );
ram_reg_bram_0_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(7),
      I1 => \^srl_sig_reg[0][23]_0\(7),
      I2 => ram_reg_bram_2,
      O => d0(7)
    );
ram_reg_bram_0_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(6),
      I1 => \^srl_sig_reg[0][23]_0\(6),
      I2 => ram_reg_bram_2,
      O => d0(6)
    );
ram_reg_bram_0_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^srl_sig_reg[0][23]_0\(5),
      I2 => ram_reg_bram_2,
      O => d0(5)
    );
ram_reg_bram_0_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^srl_sig_reg[0][23]_0\(4),
      I2 => ram_reg_bram_2,
      O => d0(4)
    );
ram_reg_bram_0_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^srl_sig_reg[0][23]_0\(3),
      I2 => ram_reg_bram_2,
      O => d0(3)
    );
ram_reg_bram_0_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^srl_sig_reg[0][23]_0\(2),
      I2 => ram_reg_bram_2,
      O => d0(2)
    );
ram_reg_bram_0_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^srl_sig_reg[0][23]_0\(1),
      I2 => ram_reg_bram_2,
      O => d0(1)
    );
ram_reg_bram_0_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^srl_sig_reg[0][23]_0\(0),
      I2 => ram_reg_bram_2,
      O => d0(0)
    );
ram_reg_bram_0_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^srl_sig_reg[0][23]_0\(9),
      I2 => ram_reg_bram_2,
      O => d0(17)
    );
ram_reg_bram_0_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(8),
      I1 => \^srl_sig_reg[0][23]_0\(8),
      I2 => ram_reg_bram_2,
      O => d0(16)
    );
ram_reg_bram_0_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(15),
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => ram_reg_bram_2,
      O => d0(15)
    );
ram_reg_bram_0_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(14),
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => ram_reg_bram_2,
      O => d0(14)
    );
ram_reg_bram_0_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(13),
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => ram_reg_bram_2,
      O => d0(13)
    );
ram_reg_bram_0_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(12),
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => ram_reg_bram_2,
      O => d0(12)
    );
ram_reg_bram_0_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(11),
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => ram_reg_bram_2,
      O => d0(11)
    );
ram_reg_bram_0_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(10),
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => ram_reg_bram_2,
      O => d0(10)
    );
ram_reg_bram_0_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(9),
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => ram_reg_bram_2,
      O => d0(9)
    );
ram_reg_bram_0_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \SRL_SIG_reg[1]_1\(8),
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => ram_reg_bram_2,
      O => d0(8)
    );
ram_reg_bram_2_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(15),
      I1 => \^srl_sig_reg[0][23]_0\(15),
      I2 => ram_reg_bram_2,
      O => d0(23)
    );
ram_reg_bram_2_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(14),
      I1 => \^srl_sig_reg[0][23]_0\(14),
      I2 => ram_reg_bram_2,
      O => d0(22)
    );
ram_reg_bram_2_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(13),
      I1 => \^srl_sig_reg[0][23]_0\(13),
      I2 => ram_reg_bram_2,
      O => d0(21)
    );
ram_reg_bram_2_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(12),
      I1 => \^srl_sig_reg[0][23]_0\(12),
      I2 => ram_reg_bram_2,
      O => d0(20)
    );
ram_reg_bram_2_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(11),
      I1 => \^srl_sig_reg[0][23]_0\(11),
      I2 => ram_reg_bram_2,
      O => d0(19)
    );
ram_reg_bram_2_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^srl_sig_reg[0][23]_0\(10),
      I2 => ram_reg_bram_2,
      O => d0(18)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg is
  port (
    \SRL_SIG_reg[1][23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[0][23]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \data_p2_reg[0]\ : in STD_LOGIC;
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg is
  signal \^q\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \^srl_sig_reg[0][23]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_p2[0]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \data_p2[10]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \data_p2[11]_i_1\ : label is "soft_lutpair489";
  attribute SOFT_HLUTNM of \data_p2[12]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \data_p2[13]_i_1\ : label is "soft_lutpair488";
  attribute SOFT_HLUTNM of \data_p2[14]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \data_p2[15]_i_1\ : label is "soft_lutpair487";
  attribute SOFT_HLUTNM of \data_p2[16]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \data_p2[17]_i_1\ : label is "soft_lutpair486";
  attribute SOFT_HLUTNM of \data_p2[18]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \data_p2[19]_i_1\ : label is "soft_lutpair485";
  attribute SOFT_HLUTNM of \data_p2[1]_i_1\ : label is "soft_lutpair494";
  attribute SOFT_HLUTNM of \data_p2[20]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \data_p2[21]_i_1\ : label is "soft_lutpair484";
  attribute SOFT_HLUTNM of \data_p2[22]_i_1\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \data_p2[23]_i_2\ : label is "soft_lutpair483";
  attribute SOFT_HLUTNM of \data_p2[2]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \data_p2[3]_i_1\ : label is "soft_lutpair493";
  attribute SOFT_HLUTNM of \data_p2[4]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \data_p2[5]_i_1\ : label is "soft_lutpair492";
  attribute SOFT_HLUTNM of \data_p2[6]_i_1\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \data_p2[7]_i_1__0\ : label is "soft_lutpair491";
  attribute SOFT_HLUTNM of \data_p2[8]_i_1\ : label is "soft_lutpair490";
  attribute SOFT_HLUTNM of \data_p2[9]_i_1\ : label is "soft_lutpair490";
begin
  Q(23 downto 0) <= \^q\(23 downto 0);
  \SRL_SIG_reg[0][23]_0\(23 downto 0) <= \^srl_sig_reg[0][23]_0\(23 downto 0);
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \^srl_sig_reg[0][23]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \^srl_sig_reg[0][23]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \^srl_sig_reg[0][23]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \^srl_sig_reg[0][23]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \^srl_sig_reg[0][23]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \^srl_sig_reg[0][23]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \^srl_sig_reg[0][23]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => \^srl_sig_reg[0][23]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => \^srl_sig_reg[0][23]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => \^srl_sig_reg[0][23]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => \^srl_sig_reg[0][23]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \^srl_sig_reg[0][23]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => \^srl_sig_reg[0][23]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => \^srl_sig_reg[0][23]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => \^srl_sig_reg[0][23]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => \^srl_sig_reg[0][23]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \^srl_sig_reg[0][23]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \^srl_sig_reg[0][23]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \^srl_sig_reg[0][23]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \^srl_sig_reg[0][23]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \^srl_sig_reg[0][23]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \^srl_sig_reg[0][23]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \^srl_sig_reg[0][23]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \^srl_sig_reg[0][23]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(12),
      Q => \^q\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(13),
      Q => \^q\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(14),
      Q => \^q\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(15),
      Q => \^q\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(16),
      Q => \^q\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(17),
      Q => \^q\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(18),
      Q => \^q\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(19),
      Q => \^q\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(20),
      Q => \^q\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(21),
      Q => \^q\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(22),
      Q => \^q\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(23),
      Q => \^q\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \^srl_sig_reg[0][23]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
\data_p2[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(0),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(0),
      O => \SRL_SIG_reg[1][23]_0\(0)
    );
\data_p2[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(10),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(10),
      O => \SRL_SIG_reg[1][23]_0\(10)
    );
\data_p2[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(11),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(11),
      O => \SRL_SIG_reg[1][23]_0\(11)
    );
\data_p2[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(12),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(12),
      O => \SRL_SIG_reg[1][23]_0\(12)
    );
\data_p2[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(13),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(13),
      O => \SRL_SIG_reg[1][23]_0\(13)
    );
\data_p2[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(14),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(14),
      O => \SRL_SIG_reg[1][23]_0\(14)
    );
\data_p2[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(15),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(15),
      O => \SRL_SIG_reg[1][23]_0\(15)
    );
\data_p2[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(16),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(16),
      O => \SRL_SIG_reg[1][23]_0\(16)
    );
\data_p2[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(17),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(17),
      O => \SRL_SIG_reg[1][23]_0\(17)
    );
\data_p2[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(18),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(18),
      O => \SRL_SIG_reg[1][23]_0\(18)
    );
\data_p2[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(19),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(19),
      O => \SRL_SIG_reg[1][23]_0\(19)
    );
\data_p2[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(1),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(1),
      O => \SRL_SIG_reg[1][23]_0\(1)
    );
\data_p2[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(20),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(20),
      O => \SRL_SIG_reg[1][23]_0\(20)
    );
\data_p2[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(21),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(21),
      O => \SRL_SIG_reg[1][23]_0\(21)
    );
\data_p2[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(22),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(22),
      O => \SRL_SIG_reg[1][23]_0\(22)
    );
\data_p2[23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(23),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(23),
      O => \SRL_SIG_reg[1][23]_0\(23)
    );
\data_p2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(2),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(2),
      O => \SRL_SIG_reg[1][23]_0\(2)
    );
\data_p2[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(3),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(3),
      O => \SRL_SIG_reg[1][23]_0\(3)
    );
\data_p2[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(4),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(4),
      O => \SRL_SIG_reg[1][23]_0\(4)
    );
\data_p2[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(5),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(5),
      O => \SRL_SIG_reg[1][23]_0\(5)
    );
\data_p2[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(6),
      O => \SRL_SIG_reg[1][23]_0\(6)
    );
\data_p2[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(7),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(7),
      O => \SRL_SIG_reg[1][23]_0\(7)
    );
\data_p2[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(8),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(8),
      O => \SRL_SIG_reg[1][23]_0\(8)
    );
\data_p2[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^q\(9),
      I1 => \data_p2_reg[0]\,
      I2 => \^srl_sig_reg[0][23]_0\(9),
      O => \SRL_SIG_reg[1][23]_0\(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg_1 is
  port (
    \addr_reg[0]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0480_1659_fu_126_reg[0]\ : in STD_LOGIC;
    ap_loop_init_int : in STD_LOGIC;
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg : in STD_LOGIC;
    \p_0_0_0480_1659_fu_126_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0481_1656_fu_122_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0482_1653_fu_118_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \SRL_SIG_reg[0][15]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][14]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][13]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][12]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][11]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][10]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][9]_0\ : in STD_LOGIC;
    \SRL_SIG_reg[0][8]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg_1 : entity is "kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg";
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg_1;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg_1 is
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
begin
\SRL_SIG_reg[0][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => \SRL_SIG_reg[0]_0\(0),
      R => '0'
    );
\SRL_SIG_reg[0][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][10]_0\,
      Q => \SRL_SIG_reg[0]_0\(10),
      R => '0'
    );
\SRL_SIG_reg[0][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][11]_0\,
      Q => \SRL_SIG_reg[0]_0\(11),
      R => '0'
    );
\SRL_SIG_reg[0][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][12]_0\,
      Q => \SRL_SIG_reg[0]_0\(12),
      R => '0'
    );
\SRL_SIG_reg[0][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][13]_0\,
      Q => \SRL_SIG_reg[0]_0\(13),
      R => '0'
    );
\SRL_SIG_reg[0][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][14]_0\,
      Q => \SRL_SIG_reg[0]_0\(14),
      R => '0'
    );
\SRL_SIG_reg[0][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][15]_0\,
      Q => \SRL_SIG_reg[0]_0\(15),
      R => '0'
    );
\SRL_SIG_reg[0][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => \SRL_SIG_reg[0]_0\(16),
      R => '0'
    );
\SRL_SIG_reg[0][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => \SRL_SIG_reg[0]_0\(17),
      R => '0'
    );
\SRL_SIG_reg[0][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => \SRL_SIG_reg[0]_0\(18),
      R => '0'
    );
\SRL_SIG_reg[0][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => \SRL_SIG_reg[0]_0\(19),
      R => '0'
    );
\SRL_SIG_reg[0][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => \SRL_SIG_reg[0]_0\(1),
      R => '0'
    );
\SRL_SIG_reg[0][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => \SRL_SIG_reg[0]_0\(20),
      R => '0'
    );
\SRL_SIG_reg[0][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => \SRL_SIG_reg[0]_0\(21),
      R => '0'
    );
\SRL_SIG_reg[0][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => \SRL_SIG_reg[0]_0\(22),
      R => '0'
    );
\SRL_SIG_reg[0][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => \SRL_SIG_reg[0]_0\(23),
      R => '0'
    );
\SRL_SIG_reg[0][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => \SRL_SIG_reg[0]_0\(2),
      R => '0'
    );
\SRL_SIG_reg[0][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => \SRL_SIG_reg[0]_0\(3),
      R => '0'
    );
\SRL_SIG_reg[0][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => \SRL_SIG_reg[0]_0\(4),
      R => '0'
    );
\SRL_SIG_reg[0][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => \SRL_SIG_reg[0]_0\(5),
      R => '0'
    );
\SRL_SIG_reg[0][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => \SRL_SIG_reg[0]_0\(6),
      R => '0'
    );
\SRL_SIG_reg[0][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => \SRL_SIG_reg[0]_0\(7),
      R => '0'
    );
\SRL_SIG_reg[0][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][8]_0\,
      Q => \SRL_SIG_reg[0]_0\(8),
      R => '0'
    );
\SRL_SIG_reg[0][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0][9]_0\,
      Q => \SRL_SIG_reg[0]_0\(9),
      R => '0'
    );
\SRL_SIG_reg[1][0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(0),
      Q => \SRL_SIG_reg[1]_1\(0),
      R => '0'
    );
\SRL_SIG_reg[1][10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(10),
      Q => \SRL_SIG_reg[1]_1\(10),
      R => '0'
    );
\SRL_SIG_reg[1][11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(11),
      Q => \SRL_SIG_reg[1]_1\(11),
      R => '0'
    );
\SRL_SIG_reg[1][12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(12),
      Q => \SRL_SIG_reg[1]_1\(12),
      R => '0'
    );
\SRL_SIG_reg[1][13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(13),
      Q => \SRL_SIG_reg[1]_1\(13),
      R => '0'
    );
\SRL_SIG_reg[1][14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(14),
      Q => \SRL_SIG_reg[1]_1\(14),
      R => '0'
    );
\SRL_SIG_reg[1][15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(15),
      Q => \SRL_SIG_reg[1]_1\(15),
      R => '0'
    );
\SRL_SIG_reg[1][16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(16),
      Q => \SRL_SIG_reg[1]_1\(16),
      R => '0'
    );
\SRL_SIG_reg[1][17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(17),
      Q => \SRL_SIG_reg[1]_1\(17),
      R => '0'
    );
\SRL_SIG_reg[1][18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(18),
      Q => \SRL_SIG_reg[1]_1\(18),
      R => '0'
    );
\SRL_SIG_reg[1][19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(19),
      Q => \SRL_SIG_reg[1]_1\(19),
      R => '0'
    );
\SRL_SIG_reg[1][1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(1),
      Q => \SRL_SIG_reg[1]_1\(1),
      R => '0'
    );
\SRL_SIG_reg[1][20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(20),
      Q => \SRL_SIG_reg[1]_1\(20),
      R => '0'
    );
\SRL_SIG_reg[1][21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(21),
      Q => \SRL_SIG_reg[1]_1\(21),
      R => '0'
    );
\SRL_SIG_reg[1][22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(22),
      Q => \SRL_SIG_reg[1]_1\(22),
      R => '0'
    );
\SRL_SIG_reg[1][23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(23),
      Q => \SRL_SIG_reg[1]_1\(23),
      R => '0'
    );
\SRL_SIG_reg[1][2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(2),
      Q => \SRL_SIG_reg[1]_1\(2),
      R => '0'
    );
\SRL_SIG_reg[1][3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(3),
      Q => \SRL_SIG_reg[1]_1\(3),
      R => '0'
    );
\SRL_SIG_reg[1][4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(4),
      Q => \SRL_SIG_reg[1]_1\(4),
      R => '0'
    );
\SRL_SIG_reg[1][5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(5),
      Q => \SRL_SIG_reg[1]_1\(5),
      R => '0'
    );
\SRL_SIG_reg[1][6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(6),
      Q => \SRL_SIG_reg[1]_1\(6),
      R => '0'
    );
\SRL_SIG_reg[1][7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(7),
      Q => \SRL_SIG_reg[1]_1\(7),
      R => '0'
    );
\SRL_SIG_reg[1][8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(8),
      Q => \SRL_SIG_reg[1]_1\(8),
      R => '0'
    );
\SRL_SIG_reg[1][9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => push,
      D => \SRL_SIG_reg[0]_0\(9),
      Q => \SRL_SIG_reg[1]_1\(9),
      R => '0'
    );
\p_0_0_0480_1659_fu_126[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(8),
      I2 => \SRL_SIG_reg[1]_1\(8),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0480_1659_fu_126_reg[7]\(0),
      O => \addr_reg[0]\(0)
    );
\p_0_0_0480_1659_fu_126[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(9),
      I2 => \SRL_SIG_reg[1]_1\(9),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0480_1659_fu_126_reg[7]\(1),
      O => \addr_reg[0]\(1)
    );
\p_0_0_0480_1659_fu_126[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(10),
      I2 => \SRL_SIG_reg[1]_1\(10),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0480_1659_fu_126_reg[7]\(2),
      O => \addr_reg[0]\(2)
    );
\p_0_0_0480_1659_fu_126[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(11),
      I2 => \SRL_SIG_reg[1]_1\(11),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0480_1659_fu_126_reg[7]\(3),
      O => \addr_reg[0]\(3)
    );
\p_0_0_0480_1659_fu_126[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(12),
      I2 => \SRL_SIG_reg[1]_1\(12),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0480_1659_fu_126_reg[7]\(4),
      O => \addr_reg[0]\(4)
    );
\p_0_0_0480_1659_fu_126[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(13),
      I2 => \SRL_SIG_reg[1]_1\(13),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0480_1659_fu_126_reg[7]\(5),
      O => \addr_reg[0]\(5)
    );
\p_0_0_0480_1659_fu_126[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(14),
      I2 => \SRL_SIG_reg[1]_1\(14),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0480_1659_fu_126_reg[7]\(6),
      O => \addr_reg[0]\(6)
    );
\p_0_0_0480_1659_fu_126[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(15),
      I2 => \SRL_SIG_reg[1]_1\(15),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0480_1659_fu_126_reg[7]\(7),
      O => \addr_reg[0]\(7)
    );
\p_0_0_0481_1656_fu_122[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(0),
      I2 => \SRL_SIG_reg[1]_1\(0),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0481_1656_fu_122_reg[7]\(0),
      O => \addr_reg[0]_0\(0)
    );
\p_0_0_0481_1656_fu_122[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(1),
      I2 => \SRL_SIG_reg[1]_1\(1),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0481_1656_fu_122_reg[7]\(1),
      O => \addr_reg[0]_0\(1)
    );
\p_0_0_0481_1656_fu_122[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(2),
      I2 => \SRL_SIG_reg[1]_1\(2),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0481_1656_fu_122_reg[7]\(2),
      O => \addr_reg[0]_0\(2)
    );
\p_0_0_0481_1656_fu_122[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(3),
      I2 => \SRL_SIG_reg[1]_1\(3),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0481_1656_fu_122_reg[7]\(3),
      O => \addr_reg[0]_0\(3)
    );
\p_0_0_0481_1656_fu_122[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(4),
      I2 => \SRL_SIG_reg[1]_1\(4),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0481_1656_fu_122_reg[7]\(4),
      O => \addr_reg[0]_0\(4)
    );
\p_0_0_0481_1656_fu_122[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(5),
      I2 => \SRL_SIG_reg[1]_1\(5),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0481_1656_fu_122_reg[7]\(5),
      O => \addr_reg[0]_0\(5)
    );
\p_0_0_0481_1656_fu_122[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(6),
      I2 => \SRL_SIG_reg[1]_1\(6),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0481_1656_fu_122_reg[7]\(6),
      O => \addr_reg[0]_0\(6)
    );
\p_0_0_0481_1656_fu_122[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(7),
      I2 => \SRL_SIG_reg[1]_1\(7),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0481_1656_fu_122_reg[7]\(7),
      O => \addr_reg[0]_0\(7)
    );
\p_0_0_0482_1653_fu_118[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(16),
      I2 => \SRL_SIG_reg[1]_1\(16),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0482_1653_fu_118_reg[7]\(0),
      O => \addr_reg[0]_1\(0)
    );
\p_0_0_0482_1653_fu_118[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(17),
      I2 => \SRL_SIG_reg[1]_1\(17),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0482_1653_fu_118_reg[7]\(1),
      O => \addr_reg[0]_1\(1)
    );
\p_0_0_0482_1653_fu_118[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(18),
      I2 => \SRL_SIG_reg[1]_1\(18),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0482_1653_fu_118_reg[7]\(2),
      O => \addr_reg[0]_1\(2)
    );
\p_0_0_0482_1653_fu_118[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(19),
      I2 => \SRL_SIG_reg[1]_1\(19),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0482_1653_fu_118_reg[7]\(3),
      O => \addr_reg[0]_1\(3)
    );
\p_0_0_0482_1653_fu_118[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(20),
      I2 => \SRL_SIG_reg[1]_1\(20),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0482_1653_fu_118_reg[7]\(4),
      O => \addr_reg[0]_1\(4)
    );
\p_0_0_0482_1653_fu_118[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(21),
      I2 => \SRL_SIG_reg[1]_1\(21),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0482_1653_fu_118_reg[7]\(5),
      O => \addr_reg[0]_1\(5)
    );
\p_0_0_0482_1653_fu_118[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(22),
      I2 => \SRL_SIG_reg[1]_1\(22),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0482_1653_fu_118_reg[7]\(6),
      O => \addr_reg[0]_1\(6)
    );
\p_0_0_0482_1653_fu_118[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFE4E4E400E4E4E4"
    )
        port map (
      I0 => \p_0_0_0480_1659_fu_126_reg[0]\,
      I1 => \SRL_SIG_reg[0]_0\(23),
      I2 => \SRL_SIG_reg[1]_1\(23),
      I3 => ap_loop_init_int,
      I4 => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      I5 => \p_0_0_0482_1653_fu_118_reg[7]\(7),
      O => \addr_reg[0]_1\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w8_d3_S_ShiftReg is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    push : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w8_d3_S_ShiftReg;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w8_d3_S_ShiftReg is
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\imgBayer_U/U_kria_starter_kit_v_demosaic_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name : string;
  attribute srl_name of \SRL_SIG_reg[2][0]_srl3\ : label is "inst/\imgBayer_U/U_kria_starter_kit_v_demosaic_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][0]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\imgBayer_U/U_kria_starter_kit_v_demosaic_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][1]_srl3\ : label is "inst/\imgBayer_U/U_kria_starter_kit_v_demosaic_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][1]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\imgBayer_U/U_kria_starter_kit_v_demosaic_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][2]_srl3\ : label is "inst/\imgBayer_U/U_kria_starter_kit_v_demosaic_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][2]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\imgBayer_U/U_kria_starter_kit_v_demosaic_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][3]_srl3\ : label is "inst/\imgBayer_U/U_kria_starter_kit_v_demosaic_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][3]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\imgBayer_U/U_kria_starter_kit_v_demosaic_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][4]_srl3\ : label is "inst/\imgBayer_U/U_kria_starter_kit_v_demosaic_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][4]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\imgBayer_U/U_kria_starter_kit_v_demosaic_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][5]_srl3\ : label is "inst/\imgBayer_U/U_kria_starter_kit_v_demosaic_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][5]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\imgBayer_U/U_kria_starter_kit_v_demosaic_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][6]_srl3\ : label is "inst/\imgBayer_U/U_kria_starter_kit_v_demosaic_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][6]_srl3 ";
  attribute srl_bus_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\imgBayer_U/U_kria_starter_kit_v_demosaic_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2] ";
  attribute srl_name of \SRL_SIG_reg[2][7]_srl3\ : label is "inst/\imgBayer_U/U_kria_starter_kit_v_demosaic_0_0_fifo_w8_d3_S_ShiftReg/SRL_SIG_reg[2][7]_srl3 ";
begin
\SRL_SIG_reg[2][0]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(0),
      Q => \out\(0)
    );
\SRL_SIG_reg[2][1]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(1),
      Q => \out\(1)
    );
\SRL_SIG_reg[2][2]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(2),
      Q => \out\(2)
    );
\SRL_SIG_reg[2][3]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(3),
      Q => \out\(3)
    );
\SRL_SIG_reg[2][4]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(4),
      Q => \out\(4)
    );
\SRL_SIG_reg[2][5]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(5),
      Q => \out\(5)
    );
\SRL_SIG_reg[2][6]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(6),
      Q => \out\(6)
    );
\SRL_SIG_reg[2][7]_srl3\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => Q(0),
      A1 => Q(1),
      A2 => '0',
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \in\(7),
      Q => \out\(7)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init is
  port (
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \icmp_ln1159_reg_723_reg[0]\ : out STD_LOGIC;
    \ap_block_pp0_stage0_11001__0\ : out STD_LOGIC;
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_loop_init_int_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_0_0481_1656_fu_122_reg[7]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \conv2_i_i_lcssa679_load_reg_289_reg[4]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    ap_loop_init_int_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_loop_init_int_reg_3 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_fu_110_reg[16]\ : out STD_LOGIC_VECTOR ( 16 downto 0 );
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done_cache_reg_0 : in STD_LOGIC;
    ap_done_reg1 : in STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1159_reg_723_reg[0]_0\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter3_reg : in STD_LOGIC;
    icmp_ln1101_reg_715 : in STD_LOGIC;
    icmp_ln1107_reg_719 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    ap_enable_reg_pp0_iter3 : in STD_LOGIC;
    imgRgb_empty_n : in STD_LOGIC;
    imgUnzip_full_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter4 : in STD_LOGIC;
    icmp_ln1159_reg_723_pp0_iter3_reg : in STD_LOGIC;
    \conv2_i_i_lcssa679_fu_76_reg[2]\ : in STD_LOGIC;
    \conv2_i_i_lcssa679_fu_76_reg[2]_0\ : in STD_LOGIC;
    \conv2_i_i_lcssa679_fu_76_reg[2]_1\ : in STD_LOGIC;
    \conv2_i_i_lcssa679_fu_76_reg[3]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_0_0483_1652_fu_114_reg[4]\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \p_0_0_0483_1652_fu_114_reg[4]_0\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \icmp_ln1101_reg_715_reg[0]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \icmp_ln1101_reg_715_reg[0]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    icmp_ln1107_fu_229_p2_carry : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \conv2_i_i_lcssa679_fu_76_reg[1]\ : in STD_LOGIC;
    \conv2_i_i_lcssa679_fu_76_reg[1]_0\ : in STD_LOGIC;
    \conv2_i_i_lcssa679_fu_76_reg[1]_1\ : in STD_LOGIC;
    \conv2_i_i_lcssa679_fu_76_reg[0]\ : in STD_LOGIC;
    \conv2_i_i_lcssa679_fu_76_reg[0]_0\ : in STD_LOGIC;
    \conv2_i_i_lcssa679_fu_76_reg[0]_1\ : in STD_LOGIC
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init is
  signal \^ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__3_n_5\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal \ap_loop_init_int_i_1__5_n_5\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal ap_sig_allocacmp_x_1 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \icmp_ln1159_reg_723[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln1159_reg_723[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln1159_reg_723[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln1159_reg_723[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln1159_reg_723[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln1159_reg_723[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln1159_reg_723[0]_i_8_n_5\ : STD_LOGIC;
  signal p_6_in_0 : STD_LOGIC;
  signal \x_fu_110[16]_i_10_n_5\ : STD_LOGIC;
  signal \x_fu_110[16]_i_11_n_5\ : STD_LOGIC;
  signal \x_fu_110[16]_i_12_n_5\ : STD_LOGIC;
  signal \x_fu_110[16]_i_7_n_5\ : STD_LOGIC;
  signal \x_fu_110[16]_i_8_n_5\ : STD_LOGIC;
  signal \x_fu_110[16]_i_9_n_5\ : STD_LOGIC;
  signal \x_fu_110[8]_i_10_n_5\ : STD_LOGIC;
  signal \x_fu_110[8]_i_3_n_5\ : STD_LOGIC;
  signal \x_fu_110[8]_i_4_n_5\ : STD_LOGIC;
  signal \x_fu_110[8]_i_5_n_5\ : STD_LOGIC;
  signal \x_fu_110[8]_i_6_n_5\ : STD_LOGIC;
  signal \x_fu_110[8]_i_7_n_5\ : STD_LOGIC;
  signal \x_fu_110[8]_i_8_n_5\ : STD_LOGIC;
  signal \x_fu_110[8]_i_9_n_5\ : STD_LOGIC;
  signal \x_fu_110_reg[16]_i_3_n_10\ : STD_LOGIC;
  signal \x_fu_110_reg[16]_i_3_n_11\ : STD_LOGIC;
  signal \x_fu_110_reg[16]_i_3_n_12\ : STD_LOGIC;
  signal \x_fu_110_reg[16]_i_3_n_6\ : STD_LOGIC;
  signal \x_fu_110_reg[16]_i_3_n_7\ : STD_LOGIC;
  signal \x_fu_110_reg[16]_i_3_n_8\ : STD_LOGIC;
  signal \x_fu_110_reg[16]_i_3_n_9\ : STD_LOGIC;
  signal \x_fu_110_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \x_fu_110_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \x_fu_110_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \x_fu_110_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \x_fu_110_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \x_fu_110_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \x_fu_110_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \x_fu_110_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_x_fu_110_reg[16]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1 : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of \conv2_i_i_lcssa679_fu_76[2]_i_1\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of \conv2_i_i_lcssa679_fu_76[4]_i_4\ : label is "soft_lutpair435";
  attribute SOFT_HLUTNM of grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_i_1 : label is "soft_lutpair439";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_10 : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_11 : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_12 : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_13 : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_14 : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_15 : label is "soft_lutpair447";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_16 : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_17 : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_18 : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_19 : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_20 : label is "soft_lutpair446";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_7 : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_8 : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of icmp_ln1101_fu_217_p2_carry_i_9 : label is "soft_lutpair448";
  attribute SOFT_HLUTNM of \icmp_ln1159_reg_723[0]_i_4\ : label is "soft_lutpair440";
  attribute SOFT_HLUTNM of \icmp_ln1159_reg_723[0]_i_6\ : label is "soft_lutpair436";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[0]_i_1\ : label is "soft_lutpair441";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[1]_i_1\ : label is "soft_lutpair442";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[2]_i_1\ : label is "soft_lutpair443";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[3]_i_1\ : label is "soft_lutpair444";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[4]_i_1\ : label is "soft_lutpair438";
  attribute SOFT_HLUTNM of \p_0_0_0483_1652_fu_114[4]_i_2\ : label is "soft_lutpair445";
  attribute SOFT_HLUTNM of \x_fu_110[16]_i_1\ : label is "soft_lutpair437";
  attribute SOFT_HLUTNM of \x_fu_110[16]_i_2\ : label is "soft_lutpair437";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \x_fu_110_reg[16]_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \x_fu_110_reg[8]_i_1\ : label is 35;
begin
  \ap_block_pp0_stage0_11001__0\ <= \^ap_block_pp0_stage0_11001__0\;
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
\ap_CS_fsm[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF200F200F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => ap_done_cache_reg_0,
      I2 => ap_done_reg1,
      I3 => \ap_CS_fsm_reg[3]\(2),
      I4 => SR(0),
      I5 => \ap_CS_fsm_reg[3]\(0),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDD0D0000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => ap_done_cache_reg_0,
      I2 => ap_loop_exit_ready_pp0_iter3_reg,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      I4 => \ap_CS_fsm_reg[3]\(2),
      I5 => \ap_CS_fsm_reg[3]\(1),
      O => D(1)
    );
\ap_done_cache_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_11001__0\,
      I1 => ap_loop_exit_ready_pp0_iter3_reg,
      I2 => ap_done_cache_reg_0,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__3_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__3_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => CO(0),
      O => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready
    );
\ap_loop_init_int_i_1__5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDFFDD5D"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      I4 => ap_loop_exit_ready_pp0_iter3_reg,
      O => \ap_loop_init_int_i_1__5_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__5_n_5\,
      Q => \^ap_loop_init_int_reg_0\,
      R => '0'
    );
\conv2_i_i_lcssa679_fu_76[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00969696"
    )
        port map (
      I0 => \conv2_i_i_lcssa679_fu_76_reg[0]\,
      I1 => \conv2_i_i_lcssa679_fu_76_reg[0]_0\,
      I2 => \conv2_i_i_lcssa679_fu_76_reg[0]_1\,
      I3 => ap_done_cache_reg_0,
      I4 => \^ap_loop_init_int_reg_0\,
      O => \p_0_0_0481_1656_fu_122_reg[7]\(0)
    );
\conv2_i_i_lcssa679_fu_76[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00969696"
    )
        port map (
      I0 => \conv2_i_i_lcssa679_fu_76_reg[1]\,
      I1 => \conv2_i_i_lcssa679_fu_76_reg[1]_0\,
      I2 => \conv2_i_i_lcssa679_fu_76_reg[1]_1\,
      I3 => ap_done_cache_reg_0,
      I4 => \^ap_loop_init_int_reg_0\,
      O => \p_0_0_0481_1656_fu_122_reg[7]\(1)
    );
\conv2_i_i_lcssa679_fu_76[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00969696"
    )
        port map (
      I0 => \conv2_i_i_lcssa679_fu_76_reg[2]\,
      I1 => \conv2_i_i_lcssa679_fu_76_reg[2]_0\,
      I2 => \conv2_i_i_lcssa679_fu_76_reg[2]_1\,
      I3 => ap_done_cache_reg_0,
      I4 => \^ap_loop_init_int_reg_0\,
      O => \p_0_0_0481_1656_fu_122_reg[7]\(2)
    );
\conv2_i_i_lcssa679_fu_76[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000099969666"
    )
        port map (
      I0 => \conv2_i_i_lcssa679_fu_76_reg[3]\,
      I1 => Q(0),
      I2 => \conv2_i_i_lcssa679_fu_76_reg[2]_1\,
      I3 => \conv2_i_i_lcssa679_fu_76_reg[2]_0\,
      I4 => \conv2_i_i_lcssa679_fu_76_reg[2]\,
      I5 => ap_loop_init,
      O => \p_0_0_0481_1656_fu_122_reg[7]\(3)
    );
\conv2_i_i_lcssa679_fu_76[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000EA00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      I3 => \ap_CS_fsm_reg[3]\(2),
      I4 => \^ap_block_pp0_stage0_11001__0\,
      O => ap_enable_reg_pp0_iter2_reg(0)
    );
\conv2_i_i_lcssa679_fu_76[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000EEE8E888"
    )
        port map (
      I0 => \conv2_i_i_lcssa679_fu_76_reg[3]\,
      I1 => Q(0),
      I2 => \conv2_i_i_lcssa679_fu_76_reg[2]_1\,
      I3 => \conv2_i_i_lcssa679_fu_76_reg[2]_0\,
      I4 => \conv2_i_i_lcssa679_fu_76_reg[2]\,
      I5 => ap_loop_init,
      O => \p_0_0_0481_1656_fu_122_reg[7]\(4)
    );
\conv2_i_i_lcssa679_fu_76[4]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_0,
      O => ap_loop_init
    );
grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(1),
      I1 => \^ap_block_pp0_stage0_11001__0\,
      I2 => CO(0),
      I3 => ap_done_cache_reg_0,
      O => \ap_CS_fsm_reg[2]\
    );
icmp_ln1101_fu_217_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_0,
      I2 => \icmp_ln1101_reg_715_reg[0]\(15),
      I3 => \icmp_ln1101_reg_715_reg[0]_0\(15),
      I4 => \icmp_ln1101_reg_715_reg[0]\(16),
      I5 => \icmp_ln1101_reg_715_reg[0]_0\(16),
      O => S(5)
    );
icmp_ln1101_fu_217_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(10),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(10)
    );
icmp_ln1101_fu_217_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(9),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(9)
    );
icmp_ln1101_fu_217_p2_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(11),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(11)
    );
icmp_ln1101_fu_217_p2_carry_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(7),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(7)
    );
icmp_ln1101_fu_217_p2_carry_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(6),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(6)
    );
icmp_ln1101_fu_217_p2_carry_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(8),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(8)
    );
icmp_ln1101_fu_217_p2_carry_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(4),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(4)
    );
icmp_ln1101_fu_217_p2_carry_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(3),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(3)
    );
icmp_ln1101_fu_217_p2_carry_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(5),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(5)
    );
icmp_ln1101_fu_217_p2_carry_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(1),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(1)
    );
icmp_ln1101_fu_217_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_x_1(13),
      I1 => \icmp_ln1101_reg_715_reg[0]_0\(13),
      I2 => ap_sig_allocacmp_x_1(12),
      I3 => \icmp_ln1101_reg_715_reg[0]_0\(12),
      I4 => ap_sig_allocacmp_x_1(14),
      I5 => \icmp_ln1101_reg_715_reg[0]_0\(14),
      O => S(4)
    );
icmp_ln1101_fu_217_p2_carry_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(2),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(2)
    );
icmp_ln1101_fu_217_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_x_1(10),
      I1 => \icmp_ln1101_reg_715_reg[0]_0\(10),
      I2 => ap_sig_allocacmp_x_1(9),
      I3 => \icmp_ln1101_reg_715_reg[0]_0\(9),
      I4 => ap_sig_allocacmp_x_1(11),
      I5 => \icmp_ln1101_reg_715_reg[0]_0\(11),
      O => S(3)
    );
icmp_ln1101_fu_217_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_x_1(7),
      I1 => \icmp_ln1101_reg_715_reg[0]_0\(7),
      I2 => ap_sig_allocacmp_x_1(6),
      I3 => \icmp_ln1101_reg_715_reg[0]_0\(6),
      I4 => ap_sig_allocacmp_x_1(8),
      I5 => \icmp_ln1101_reg_715_reg[0]_0\(8),
      O => S(2)
    );
icmp_ln1101_fu_217_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_x_1(4),
      I1 => \icmp_ln1101_reg_715_reg[0]_0\(4),
      I2 => ap_sig_allocacmp_x_1(3),
      I3 => \icmp_ln1101_reg_715_reg[0]_0\(3),
      I4 => ap_sig_allocacmp_x_1(5),
      I5 => \icmp_ln1101_reg_715_reg[0]_0\(5),
      O => S(1)
    );
icmp_ln1101_fu_217_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_x_1(1),
      I1 => \icmp_ln1101_reg_715_reg[0]_0\(1),
      I2 => ap_sig_allocacmp_x_1(0),
      I3 => \icmp_ln1101_reg_715_reg[0]_0\(0),
      I4 => ap_sig_allocacmp_x_1(2),
      I5 => \icmp_ln1101_reg_715_reg[0]_0\(2),
      O => S(0)
    );
icmp_ln1101_fu_217_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(13),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(13)
    );
icmp_ln1101_fu_217_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(12),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(12)
    );
icmp_ln1101_fu_217_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(14),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(14)
    );
\icmp_ln1107_fu_229_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_0,
      I2 => \icmp_ln1101_reg_715_reg[0]\(16),
      O => ap_loop_init_int_reg_2(0)
    );
icmp_ln1107_fu_229_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => icmp_ln1107_fu_229_p2_carry(14),
      I1 => \icmp_ln1101_reg_715_reg[0]\(14),
      I2 => \icmp_ln1101_reg_715_reg[0]\(15),
      I3 => ap_done_cache_reg_0,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln1107_fu_229_p2_carry(15),
      O => DI(7)
    );
icmp_ln1107_fu_229_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_0,
      I2 => \icmp_ln1101_reg_715_reg[0]\(13),
      I3 => icmp_ln1107_fu_229_p2_carry(13),
      I4 => \icmp_ln1101_reg_715_reg[0]\(12),
      I5 => icmp_ln1107_fu_229_p2_carry(12),
      O => ap_loop_init_int_reg_3(6)
    );
icmp_ln1107_fu_229_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_0,
      I2 => \icmp_ln1101_reg_715_reg[0]\(11),
      I3 => icmp_ln1107_fu_229_p2_carry(11),
      I4 => \icmp_ln1101_reg_715_reg[0]\(10),
      I5 => icmp_ln1107_fu_229_p2_carry(10),
      O => ap_loop_init_int_reg_3(5)
    );
icmp_ln1107_fu_229_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_0,
      I2 => \icmp_ln1101_reg_715_reg[0]\(9),
      I3 => icmp_ln1107_fu_229_p2_carry(9),
      I4 => \icmp_ln1101_reg_715_reg[0]\(8),
      I5 => icmp_ln1107_fu_229_p2_carry(8),
      O => ap_loop_init_int_reg_3(4)
    );
icmp_ln1107_fu_229_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_0,
      I2 => \icmp_ln1101_reg_715_reg[0]\(7),
      I3 => icmp_ln1107_fu_229_p2_carry(7),
      I4 => \icmp_ln1101_reg_715_reg[0]\(6),
      I5 => icmp_ln1107_fu_229_p2_carry(6),
      O => ap_loop_init_int_reg_3(3)
    );
icmp_ln1107_fu_229_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_0,
      I2 => \icmp_ln1101_reg_715_reg[0]\(5),
      I3 => icmp_ln1107_fu_229_p2_carry(5),
      I4 => \icmp_ln1101_reg_715_reg[0]\(4),
      I5 => icmp_ln1107_fu_229_p2_carry(4),
      O => ap_loop_init_int_reg_3(2)
    );
icmp_ln1107_fu_229_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_0,
      I2 => \icmp_ln1101_reg_715_reg[0]\(3),
      I3 => icmp_ln1107_fu_229_p2_carry(3),
      I4 => \icmp_ln1101_reg_715_reg[0]\(2),
      I5 => icmp_ln1107_fu_229_p2_carry(2),
      O => ap_loop_init_int_reg_3(1)
    );
icmp_ln1107_fu_229_p2_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_0,
      I2 => \icmp_ln1101_reg_715_reg[0]\(1),
      I3 => icmp_ln1107_fu_229_p2_carry(1),
      I4 => \icmp_ln1101_reg_715_reg[0]\(0),
      I5 => icmp_ln1107_fu_229_p2_carry(0),
      O => ap_loop_init_int_reg_3(0)
    );
icmp_ln1107_fu_229_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => icmp_ln1107_fu_229_p2_carry(12),
      I1 => \icmp_ln1101_reg_715_reg[0]\(12),
      I2 => \icmp_ln1101_reg_715_reg[0]\(13),
      I3 => ap_done_cache_reg_0,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln1107_fu_229_p2_carry(13),
      O => DI(6)
    );
icmp_ln1107_fu_229_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => icmp_ln1107_fu_229_p2_carry(10),
      I1 => \icmp_ln1101_reg_715_reg[0]\(10),
      I2 => \icmp_ln1101_reg_715_reg[0]\(11),
      I3 => ap_done_cache_reg_0,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln1107_fu_229_p2_carry(11),
      O => DI(5)
    );
icmp_ln1107_fu_229_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => icmp_ln1107_fu_229_p2_carry(8),
      I1 => \icmp_ln1101_reg_715_reg[0]\(8),
      I2 => \icmp_ln1101_reg_715_reg[0]\(9),
      I3 => ap_done_cache_reg_0,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln1107_fu_229_p2_carry(9),
      O => DI(4)
    );
icmp_ln1107_fu_229_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => icmp_ln1107_fu_229_p2_carry(6),
      I1 => \icmp_ln1101_reg_715_reg[0]\(6),
      I2 => \icmp_ln1101_reg_715_reg[0]\(7),
      I3 => ap_done_cache_reg_0,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln1107_fu_229_p2_carry(7),
      O => DI(3)
    );
icmp_ln1107_fu_229_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => icmp_ln1107_fu_229_p2_carry(4),
      I1 => \icmp_ln1101_reg_715_reg[0]\(4),
      I2 => \icmp_ln1101_reg_715_reg[0]\(5),
      I3 => ap_done_cache_reg_0,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln1107_fu_229_p2_carry(5),
      O => DI(2)
    );
icmp_ln1107_fu_229_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => icmp_ln1107_fu_229_p2_carry(2),
      I1 => \icmp_ln1101_reg_715_reg[0]\(2),
      I2 => \icmp_ln1101_reg_715_reg[0]\(3),
      I3 => ap_done_cache_reg_0,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln1107_fu_229_p2_carry(3),
      O => DI(1)
    );
icmp_ln1107_fu_229_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF2F2F2FAA020202"
    )
        port map (
      I0 => icmp_ln1107_fu_229_p2_carry(0),
      I1 => \icmp_ln1101_reg_715_reg[0]\(0),
      I2 => \icmp_ln1101_reg_715_reg[0]\(1),
      I3 => ap_done_cache_reg_0,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => icmp_ln1107_fu_229_p2_carry(1),
      O => DI(0)
    );
icmp_ln1107_fu_229_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_0,
      I2 => \icmp_ln1101_reg_715_reg[0]\(15),
      I3 => icmp_ln1107_fu_229_p2_carry(15),
      I4 => \icmp_ln1101_reg_715_reg[0]\(14),
      I5 => icmp_ln1107_fu_229_p2_carry(14),
      O => ap_loop_init_int_reg_3(7)
    );
\icmp_ln1159_reg_723[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000080008000"
    )
        port map (
      I0 => \icmp_ln1159_reg_723[0]_i_2_n_5\,
      I1 => \icmp_ln1159_reg_723[0]_i_3_n_5\,
      I2 => \icmp_ln1159_reg_723[0]_i_4_n_5\,
      I3 => \icmp_ln1159_reg_723[0]_i_5_n_5\,
      I4 => \icmp_ln1159_reg_723_reg[0]_0\,
      I5 => \^ap_block_pp0_stage0_11001__0\,
      O => \icmp_ln1159_reg_723_reg[0]\
    );
\icmp_ln1159_reg_723[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA0AAA0200000000"
    )
        port map (
      I0 => \icmp_ln1159_reg_723[0]_i_6_n_5\,
      I1 => \icmp_ln1101_reg_715_reg[0]\(12),
      I2 => \icmp_ln1101_reg_715_reg[0]\(14),
      I3 => ap_loop_init,
      I4 => \icmp_ln1101_reg_715_reg[0]\(13),
      I5 => \icmp_ln1159_reg_723[0]_i_7_n_5\,
      O => \icmp_ln1159_reg_723[0]_i_2_n_5\
    );
\icmp_ln1159_reg_723[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF010101"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(2),
      I1 => \icmp_ln1101_reg_715_reg[0]\(4),
      I2 => \icmp_ln1101_reg_715_reg[0]\(5),
      I3 => ap_done_cache_reg_0,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \icmp_ln1101_reg_715_reg[0]\(7),
      O => \icmp_ln1159_reg_723[0]_i_3_n_5\
    );
\icmp_ln1159_reg_723[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C0D5"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(1),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      I3 => \icmp_ln1101_reg_715_reg[0]\(0),
      O => \icmp_ln1159_reg_723[0]_i_4_n_5\
    );
\icmp_ln1159_reg_723[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0C0C0D500000000"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(16),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \icmp_ln1101_reg_715_reg[0]\(15),
      I4 => \icmp_ln1101_reg_715_reg[0]\(14),
      I5 => \icmp_ln1159_reg_723[0]_i_8_n_5\,
      O => \icmp_ln1159_reg_723[0]_i_5_n_5\
    );
\icmp_ln1159_reg_723[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F333F111"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(9),
      I1 => \icmp_ln1101_reg_715_reg[0]\(11),
      I2 => ap_done_cache_reg_0,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => \icmp_ln1101_reg_715_reg[0]\(10),
      O => \icmp_ln1159_reg_723[0]_i_6_n_5\
    );
\icmp_ln1159_reg_723[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000230000002323"
    )
        port map (
      I0 => ap_sig_allocacmp_x_1(7),
      I1 => ap_sig_allocacmp_x_1(8),
      I2 => ap_sig_allocacmp_x_1(6),
      I3 => ap_sig_allocacmp_x_1(4),
      I4 => ap_sig_allocacmp_x_1(5),
      I5 => ap_sig_allocacmp_x_1(3),
      O => \icmp_ln1159_reg_723[0]_i_7_n_5\
    );
\icmp_ln1159_reg_723[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF000000FF010101"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(8),
      I1 => \icmp_ln1101_reg_715_reg[0]\(10),
      I2 => \icmp_ln1101_reg_715_reg[0]\(11),
      I3 => ap_done_cache_reg_0,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => \icmp_ln1101_reg_715_reg[0]\(13),
      O => \icmp_ln1159_reg_723[0]_i_8_n_5\
    );
\p_0_0_0482_1653_fu_118[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF004000400040"
    )
        port map (
      I0 => icmp_ln1101_reg_715,
      I1 => icmp_ln1107_reg_719,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => ap_done_cache_reg_0,
      O => E(0)
    );
\p_0_0_0483_1652_fu_114[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0483_1652_fu_114_reg[4]\(0),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      I3 => \p_0_0_0483_1652_fu_114_reg[4]_0\(0),
      O => \conv2_i_i_lcssa679_load_reg_289_reg[4]\(0)
    );
\p_0_0_0483_1652_fu_114[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0483_1652_fu_114_reg[4]\(1),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      I3 => \p_0_0_0483_1652_fu_114_reg[4]_0\(1),
      O => \conv2_i_i_lcssa679_load_reg_289_reg[4]\(1)
    );
\p_0_0_0483_1652_fu_114[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0483_1652_fu_114_reg[4]\(2),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      I3 => \p_0_0_0483_1652_fu_114_reg[4]_0\(2),
      O => \conv2_i_i_lcssa679_load_reg_289_reg[4]\(2)
    );
\p_0_0_0483_1652_fu_114[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0483_1652_fu_114_reg[4]\(3),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      I3 => \p_0_0_0483_1652_fu_114_reg[4]_0\(3),
      O => \conv2_i_i_lcssa679_load_reg_289_reg[4]\(3)
    );
\p_0_0_0483_1652_fu_114[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F08"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_block_pp0_stage0_11001__0\,
      I3 => ap_enable_reg_pp0_iter3,
      O => ap_loop_init_int_reg_1(0)
    );
\p_0_0_0483_1652_fu_114[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0483_1652_fu_114_reg[4]\(4),
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => ap_done_cache_reg_0,
      I3 => \p_0_0_0483_1652_fu_114_reg[4]_0\(4),
      O => \conv2_i_i_lcssa679_load_reg_289_reg[4]\(4)
    );
\x_fu_110[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^ap_loop_init_int_reg_0\,
      I1 => \icmp_ln1101_reg_715_reg[0]\(0),
      O => \x_fu_110_reg[16]\(0)
    );
\x_fu_110[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_done_cache_reg_0,
      I1 => CO(0),
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => \^ap_block_pp0_stage0_11001__0\,
      O => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg(0)
    );
\x_fu_110[16]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(11),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[16]_i_10_n_5\
    );
\x_fu_110[16]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(10),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[16]_i_11_n_5\
    );
\x_fu_110[16]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(9),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[16]_i_12_n_5\
    );
\x_fu_110[16]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => icmp_ln1107_reg_719,
      I1 => icmp_ln1101_reg_715,
      O => p_6_in_0
    );
\x_fu_110[16]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => CO(0),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_block_pp0_stage0_11001__0\,
      O => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0(0)
    );
\x_fu_110[16]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0808080808FF0808"
    )
        port map (
      I0 => p_6_in_0,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => imgRgb_empty_n,
      I3 => imgUnzip_full_n,
      I4 => ap_enable_reg_pp0_iter4,
      I5 => icmp_ln1159_reg_723_pp0_iter3_reg,
      O => \^ap_block_pp0_stage0_11001__0\
    );
\x_fu_110[16]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(16),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(16)
    );
\x_fu_110[16]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(15),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(15)
    );
\x_fu_110[16]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(14),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[16]_i_7_n_5\
    );
\x_fu_110[16]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(13),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[16]_i_8_n_5\
    );
\x_fu_110[16]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(12),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[16]_i_9_n_5\
    );
\x_fu_110[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(1),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[8]_i_10_n_5\
    );
\x_fu_110[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(0),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => ap_sig_allocacmp_x_1(0)
    );
\x_fu_110[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(8),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[8]_i_3_n_5\
    );
\x_fu_110[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(7),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[8]_i_4_n_5\
    );
\x_fu_110[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(6),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[8]_i_5_n_5\
    );
\x_fu_110[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(5),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[8]_i_6_n_5\
    );
\x_fu_110[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(4),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[8]_i_7_n_5\
    );
\x_fu_110[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(3),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[8]_i_8_n_5\
    );
\x_fu_110[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln1101_reg_715_reg[0]\(2),
      I1 => ap_done_cache_reg_0,
      I2 => \^ap_loop_init_int_reg_0\,
      O => \x_fu_110[8]_i_9_n_5\
    );
\x_fu_110_reg[16]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \x_fu_110_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \NLW_x_fu_110_reg[16]_i_3_CO_UNCONNECTED\(7),
      CO(6) => \x_fu_110_reg[16]_i_3_n_6\,
      CO(5) => \x_fu_110_reg[16]_i_3_n_7\,
      CO(4) => \x_fu_110_reg[16]_i_3_n_8\,
      CO(3) => \x_fu_110_reg[16]_i_3_n_9\,
      CO(2) => \x_fu_110_reg[16]_i_3_n_10\,
      CO(1) => \x_fu_110_reg[16]_i_3_n_11\,
      CO(0) => \x_fu_110_reg[16]_i_3_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \x_fu_110_reg[16]\(16 downto 9),
      S(7 downto 6) => ap_sig_allocacmp_x_1(16 downto 15),
      S(5) => \x_fu_110[16]_i_7_n_5\,
      S(4) => \x_fu_110[16]_i_8_n_5\,
      S(3) => \x_fu_110[16]_i_9_n_5\,
      S(2) => \x_fu_110[16]_i_10_n_5\,
      S(1) => \x_fu_110[16]_i_11_n_5\,
      S(0) => \x_fu_110[16]_i_12_n_5\
    );
\x_fu_110_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => ap_sig_allocacmp_x_1(0),
      CI_TOP => '0',
      CO(7) => \x_fu_110_reg[8]_i_1_n_5\,
      CO(6) => \x_fu_110_reg[8]_i_1_n_6\,
      CO(5) => \x_fu_110_reg[8]_i_1_n_7\,
      CO(4) => \x_fu_110_reg[8]_i_1_n_8\,
      CO(3) => \x_fu_110_reg[8]_i_1_n_9\,
      CO(2) => \x_fu_110_reg[8]_i_1_n_10\,
      CO(1) => \x_fu_110_reg[8]_i_1_n_11\,
      CO(0) => \x_fu_110_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \x_fu_110_reg[16]\(8 downto 1),
      S(7) => \x_fu_110[8]_i_3_n_5\,
      S(6) => \x_fu_110[8]_i_4_n_5\,
      S(5) => \x_fu_110[8]_i_5_n_5\,
      S(4) => \x_fu_110[8]_i_6_n_5\,
      S(3) => \x_fu_110[8]_i_7_n_5\,
      S(2) => \x_fu_110[8]_i_8_n_5\,
      S(1) => \x_fu_110[8]_i_9_n_5\,
      S(0) => \x_fu_110[8]_i_10_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_10 is
  port (
    \cmp161_i_reg_1945_reg[0]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln881_fu_577_p2 : out STD_LOGIC;
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready : out STD_LOGIC;
    \p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    and_ln1052_fu_639_p2 : out STD_LOGIC;
    ADDRBWRADDR : out STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln1014_fu_627_p2 : out STD_LOGIC;
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg : out STD_LOGIC;
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_1 : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \x_fu_156_reg[11]\ : out STD_LOGIC;
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_2 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \cmp161_i_reg_1945_reg[0]_0\ : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter4_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_0_0_0_011551678_i_fu_196_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp161_i_reg_1945_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln891_reg_1929_pp0_iter1_reg : in STD_LOGIC;
    \p_0_0_0_0_011551678_i_fu_196_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_fu_172_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116317541765_i_fu_160_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \p_0_0_01185_217481777_i_fu_184_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01185_217481777_i_fu_184_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_011561681_i_fu_200_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_011561681_i_fu_200_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_011571684_i_fu_204_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_011571684_i_fu_204_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_1_fu_176_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_2_fu_180_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116217561767_i_fu_164_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116117581769_i_fu_168_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01184_217501779_i_fu_188_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01184_217501779_i_fu_188_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01183_217521781_i_fu_192_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01183_217521781_i_fu_192_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln881_reg_1925_reg[0]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln891_reg_1929_reg[0]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_bram_2 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    cmp203_i_reg_470 : in STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0\ : in STD_LOGIC;
    x_phase_reg_387 : in STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \p_0_0_0_0_011551678_i_fu_196_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_10 : entity is "kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init";
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_10;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_10 is
  signal \^addrbwraddr\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__1_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__1_n_5\ : STD_LOGIC;
  signal \cmp161_i_reg_1945[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp161_i_reg_1945[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp161_i_reg_1945[0]_i_4_n_5\ : STD_LOGIC;
  signal \^icmp_ln881_fu_577_p2\ : STD_LOGIC;
  signal \icmp_ln881_reg_1925[0]_i_10_n_5\ : STD_LOGIC;
  signal \icmp_ln881_reg_1925[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln881_reg_1925[0]_i_12_n_5\ : STD_LOGIC;
  signal \icmp_ln881_reg_1925[0]_i_13_n_5\ : STD_LOGIC;
  signal \icmp_ln881_reg_1925[0]_i_14_n_5\ : STD_LOGIC;
  signal \icmp_ln881_reg_1925[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln881_reg_1925[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln881_reg_1925[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln881_reg_1925[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln881_reg_1925[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln881_reg_1925[0]_i_9_n_5\ : STD_LOGIC;
  signal ram_reg_bram_0_i_32_n_5 : STD_LOGIC;
  signal \ram_reg_bram_0_i_33__0_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_34__0_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_35__0_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_36__0_n_5\ : STD_LOGIC;
  signal ram_reg_bram_0_i_37_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_38_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_39_n_5 : STD_LOGIC;
  signal ram_reg_bram_1_i_5_n_5 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \and_ln1052_reg_1968_pp0_iter3_reg_reg[0]_srl4_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1 : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \cmp161_i_reg_1945[0]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_i_1 : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \icmp_ln881_reg_1925[0]_i_10\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \icmp_ln881_reg_1925[0]_i_11\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \icmp_ln881_reg_1925[0]_i_12\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \icmp_ln881_reg_1925[0]_i_13\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \icmp_ln881_reg_1925[0]_i_14\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \icmp_ln881_reg_1925[0]_i_5\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \icmp_ln881_reg_1925[0]_i_9\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \p_0_0_0116117581769_i_fu_168[0]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \p_0_0_0116117581769_i_fu_168[1]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \p_0_0_0116217561767_i_fu_164[0]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \p_0_0_0116217561767_i_fu_164[1]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \p_0_0_0116217561767_i_fu_164[4]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \p_0_0_0116317541765_i_fu_160[2]_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \p_0_0_0116317541765_i_fu_160[3]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \p_0_0_0116317541765_i_fu_160[4]_i_1\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \p_0_0_0116317541765_i_fu_160[5]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of \p_0_0_0116317541765_i_fu_160[6]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \p_0_0_0116317541765_i_fu_160[7]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_11__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_12__0\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_13__0\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__4\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_37 : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_38 : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_39 : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \ram_reg_bram_1_i_4__0\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \x_fu_156[11]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \x_fu_156[11]_i_2\ : label is "soft_lutpair199";
begin
  ADDRBWRADDR(11 downto 0) <= \^addrbwraddr\(11 downto 0);
  icmp_ln881_fu_577_p2 <= \^icmp_ln881_fu_577_p2\;
\and_ln1052_reg_1968_pp0_iter3_reg_reg[0]_srl4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmp203_i_reg_470,
      I1 => \cmp161_i_reg_1945[0]_i_2_n_5\,
      O => and_ln1052_fu_639_p2
    );
\ap_CS_fsm[1]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_loop_exit_ready_pp0_iter4_reg,
      I3 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAAAAAEEEAEEE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_loop_exit_ready_pp0_iter4_reg,
      I4 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I5 => ap_done_cache,
      O => D(1)
    );
\ap_done_cache_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_loop_exit_ready_pp0_iter4_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__1_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__1_n_5\,
      Q => ap_done_cache,
      R => SR(0)
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^icmp_ln881_fu_577_p2\,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      O => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready
    );
\ap_loop_init_int_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBF3FBF3"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter4_reg,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      O => \ap_loop_init_int_i_1__1_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__1_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\cmp161_i_reg_1945[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \cmp161_i_reg_1945_reg[0]_0\,
      I1 => \cmp161_i_reg_1945[0]_i_2_n_5\,
      I2 => ap_block_pp0_stage0_subdone,
      O => \cmp161_i_reg_1945_reg[0]\
    );
\cmp161_i_reg_1945[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A0A0A2"
    )
        port map (
      I0 => \cmp161_i_reg_1945[0]_i_3_n_5\,
      I1 => ram_reg_bram_2(8),
      I2 => \ram_reg_bram_0_i_35__0_n_5\,
      I3 => ram_reg_bram_2(9),
      I4 => ram_reg_bram_2(11),
      I5 => ram_reg_bram_2(10),
      O => \cmp161_i_reg_1945[0]_i_2_n_5\
    );
\cmp161_i_reg_1945[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCCCCD"
    )
        port map (
      I0 => ram_reg_bram_2(3),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => ram_reg_bram_2(2),
      I3 => ram_reg_bram_2(0),
      I4 => ram_reg_bram_2(1),
      I5 => \cmp161_i_reg_1945[0]_i_4_n_5\,
      O => \cmp161_i_reg_1945[0]_i_3_n_5\
    );
\cmp161_i_reg_1945[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFFFFF00FEFEFE"
    )
        port map (
      I0 => ram_reg_bram_2(7),
      I1 => ram_reg_bram_2(6),
      I2 => ram_reg_bram_2(4),
      I3 => ap_loop_init_int,
      I4 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I5 => ram_reg_bram_2(5),
      O => \cmp161_i_reg_1945[0]_i_4_n_5\
    );
grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \^icmp_ln881_fu_577_p2\,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => Q(0),
      O => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_1
    );
\icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2828822882288228"
    )
        port map (
      I0 => \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0\,
      I1 => x_phase_reg_387,
      I2 => \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_0\(0),
      I3 => ram_reg_bram_2(0),
      I4 => ap_loop_init_int,
      I5 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      O => icmp_ln1014_fu_627_p2
    );
\icmp_ln881_reg_1925[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_bram_2(7),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      O => \icmp_ln881_reg_1925[0]_i_10_n_5\
    );
\icmp_ln881_reg_1925[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_bram_2(8),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      O => \icmp_ln881_reg_1925[0]_i_11_n_5\
    );
\icmp_ln881_reg_1925[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_bram_2(0),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      O => \icmp_ln881_reg_1925[0]_i_12_n_5\
    );
\icmp_ln881_reg_1925[0]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_bram_2(2),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      O => \icmp_ln881_reg_1925[0]_i_13_n_5\
    );
\icmp_ln881_reg_1925[0]_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_bram_2(4),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      O => \icmp_ln881_reg_1925[0]_i_14_n_5\
    );
\icmp_ln881_reg_1925[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000041"
    )
        port map (
      I0 => \icmp_ln881_reg_1925[0]_i_4_n_5\,
      I1 => \icmp_ln881_reg_1925[0]_i_5_n_5\,
      I2 => \icmp_ln881_reg_1925_reg[0]\(9),
      I3 => \icmp_ln881_reg_1925[0]_i_6_n_5\,
      I4 => \icmp_ln881_reg_1925[0]_i_7_n_5\,
      I5 => \icmp_ln881_reg_1925[0]_i_8_n_5\,
      O => \^icmp_ln881_fu_577_p2\
    );
\icmp_ln881_reg_1925[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \icmp_ln881_reg_1925[0]_i_9_n_5\,
      I1 => \icmp_ln881_reg_1925_reg[0]\(6),
      I2 => \icmp_ln881_reg_1925_reg[0]\(7),
      I3 => \icmp_ln881_reg_1925[0]_i_10_n_5\,
      I4 => \icmp_ln881_reg_1925_reg[0]\(8),
      I5 => \icmp_ln881_reg_1925[0]_i_11_n_5\,
      O => \icmp_ln881_reg_1925[0]_i_4_n_5\
    );
\icmp_ln881_reg_1925[0]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_bram_2(9),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      O => \icmp_ln881_reg_1925[0]_i_5_n_5\
    );
\icmp_ln881_reg_1925[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => ram_reg_bram_2(10),
      I1 => \icmp_ln881_reg_1925_reg[0]\(10),
      I2 => ram_reg_bram_2(11),
      I3 => ap_loop_init_int,
      I4 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I5 => \icmp_ln881_reg_1925_reg[0]\(11),
      O => \icmp_ln881_reg_1925[0]_i_6_n_5\
    );
\icmp_ln881_reg_1925[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \icmp_ln881_reg_1925[0]_i_12_n_5\,
      I1 => \icmp_ln881_reg_1925_reg[0]\(0),
      I2 => \icmp_ln881_reg_1925_reg[0]\(1),
      I3 => ram_reg_bram_0_i_39_n_5,
      I4 => \icmp_ln881_reg_1925_reg[0]\(2),
      I5 => \icmp_ln881_reg_1925[0]_i_13_n_5\,
      O => \icmp_ln881_reg_1925[0]_i_7_n_5\
    );
\icmp_ln881_reg_1925[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => ram_reg_bram_0_i_38_n_5,
      I1 => \icmp_ln881_reg_1925_reg[0]\(3),
      I2 => \icmp_ln881_reg_1925_reg[0]\(4),
      I3 => \icmp_ln881_reg_1925[0]_i_14_n_5\,
      I4 => \icmp_ln881_reg_1925_reg[0]\(5),
      I5 => ram_reg_bram_0_i_37_n_5,
      O => \icmp_ln881_reg_1925[0]_i_8_n_5\
    );
\icmp_ln881_reg_1925[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_bram_2(6),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      O => \icmp_ln881_reg_1925[0]_i_9_n_5\
    );
icmp_ln891_fu_599_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln891_reg_1929_reg[0]\(11),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => ram_reg_bram_2(11),
      I4 => \icmp_ln891_reg_1929_reg[0]\(10),
      I5 => ram_reg_bram_2(10),
      O => DI(5)
    );
icmp_ln891_fu_599_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => ram_reg_bram_2(5),
      I1 => \icmp_ln891_reg_1929_reg[0]\(5),
      I2 => ram_reg_bram_2(4),
      I3 => ap_loop_init_int,
      I4 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I5 => \icmp_ln891_reg_1929_reg[0]\(4),
      O => S(2)
    );
icmp_ln891_fu_599_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => ram_reg_bram_2(3),
      I1 => \icmp_ln891_reg_1929_reg[0]\(3),
      I2 => ram_reg_bram_2(2),
      I3 => ap_loop_init_int,
      I4 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I5 => \icmp_ln891_reg_1929_reg[0]\(2),
      O => S(1)
    );
icmp_ln891_fu_599_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => ram_reg_bram_2(1),
      I1 => \icmp_ln891_reg_1929_reg[0]\(1),
      I2 => ram_reg_bram_2(0),
      I3 => ap_loop_init_int,
      I4 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I5 => \icmp_ln891_reg_1929_reg[0]\(0),
      O => S(0)
    );
icmp_ln891_fu_599_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln891_reg_1929_reg[0]\(9),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => ram_reg_bram_2(9),
      I4 => \icmp_ln891_reg_1929_reg[0]\(8),
      I5 => ram_reg_bram_2(8),
      O => DI(4)
    );
icmp_ln891_fu_599_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln891_reg_1929_reg[0]\(7),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => ram_reg_bram_2(7),
      I4 => \icmp_ln891_reg_1929_reg[0]\(6),
      I5 => ram_reg_bram_2(6),
      O => DI(3)
    );
icmp_ln891_fu_599_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln891_reg_1929_reg[0]\(5),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => ram_reg_bram_2(5),
      I4 => \icmp_ln891_reg_1929_reg[0]\(4),
      I5 => ram_reg_bram_2(4),
      O => DI(2)
    );
icmp_ln891_fu_599_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln891_reg_1929_reg[0]\(3),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => ram_reg_bram_2(3),
      I4 => \icmp_ln891_reg_1929_reg[0]\(2),
      I5 => ram_reg_bram_2(2),
      O => DI(1)
    );
icmp_ln891_fu_599_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C0EA80AAEAFF80AA"
    )
        port map (
      I0 => \icmp_ln891_reg_1929_reg[0]\(1),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => ram_reg_bram_2(1),
      I4 => \icmp_ln891_reg_1929_reg[0]\(0),
      I5 => ram_reg_bram_2(0),
      O => DI(0)
    );
icmp_ln891_fu_599_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => ram_reg_bram_2(11),
      I1 => \icmp_ln891_reg_1929_reg[0]\(11),
      I2 => ram_reg_bram_2(10),
      I3 => ap_loop_init_int,
      I4 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I5 => \icmp_ln891_reg_1929_reg[0]\(10),
      O => S(5)
    );
icmp_ln891_fu_599_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => ram_reg_bram_2(9),
      I1 => \icmp_ln891_reg_1929_reg[0]\(9),
      I2 => ram_reg_bram_2(8),
      I3 => ap_loop_init_int,
      I4 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I5 => \icmp_ln891_reg_1929_reg[0]\(8),
      O => S(4)
    );
icmp_ln891_fu_599_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0090909033090909"
    )
        port map (
      I0 => ram_reg_bram_2(7),
      I1 => \icmp_ln891_reg_1929_reg[0]\(7),
      I2 => ram_reg_bram_2(6),
      I3 => ap_loop_init_int,
      I4 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I5 => \icmp_ln891_reg_1929_reg[0]\(6),
      O => S(3)
    );
\p_0_0_0116117581769_i_fu_168[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116117581769_i_fu_168_reg[7]\(0),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => q1(16),
      O => \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(0)
    );
\p_0_0_0116117581769_i_fu_168[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116117581769_i_fu_168_reg[7]\(1),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => q1(17),
      O => \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(1)
    );
\p_0_0_0116117581769_i_fu_168[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116117581769_i_fu_168_reg[7]\(2),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => q1(18),
      O => \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(2)
    );
\p_0_0_0116117581769_i_fu_168[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116117581769_i_fu_168_reg[7]\(3),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => q1(19),
      O => \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(3)
    );
\p_0_0_0116117581769_i_fu_168[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116117581769_i_fu_168_reg[7]\(4),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => q1(20),
      O => \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(4)
    );
\p_0_0_0116117581769_i_fu_168[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116117581769_i_fu_168_reg[7]\(5),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => q1(21),
      O => \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(5)
    );
\p_0_0_0116117581769_i_fu_168[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116117581769_i_fu_168_reg[7]\(6),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => q1(22),
      O => \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(6)
    );
\p_0_0_0116117581769_i_fu_168[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116117581769_i_fu_168_reg[7]\(7),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => q1(23),
      O => \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(7)
    );
\p_0_0_0116217561767_i_fu_164[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116217561767_i_fu_164_reg[7]\(0),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => q1(8),
      O => \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(0)
    );
\p_0_0_0116217561767_i_fu_164[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116217561767_i_fu_164_reg[7]\(1),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => q1(9),
      O => \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(1)
    );
\p_0_0_0116217561767_i_fu_164[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116217561767_i_fu_164_reg[7]\(2),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => q1(10),
      O => \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(2)
    );
\p_0_0_0116217561767_i_fu_164[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116217561767_i_fu_164_reg[7]\(3),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => q1(11),
      O => \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(3)
    );
\p_0_0_0116217561767_i_fu_164[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116217561767_i_fu_164_reg[7]\(4),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => q1(12),
      O => \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(4)
    );
\p_0_0_0116217561767_i_fu_164[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116217561767_i_fu_164_reg[7]\(5),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => q1(13),
      O => \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(5)
    );
\p_0_0_0116217561767_i_fu_164[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116217561767_i_fu_164_reg[7]\(6),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => q1(14),
      O => \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(6)
    );
\p_0_0_0116217561767_i_fu_164[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116217561767_i_fu_164_reg[7]\(7),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => q1(15),
      O => \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(7)
    );
\p_0_0_0116317541765_i_fu_160[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116317541765_i_fu_160_reg[7]\(0),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => q1(0),
      O => \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(0)
    );
\p_0_0_0116317541765_i_fu_160[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116317541765_i_fu_160_reg[7]\(1),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => q1(1),
      O => \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(1)
    );
\p_0_0_0116317541765_i_fu_160[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116317541765_i_fu_160_reg[7]\(2),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => q1(2),
      O => \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(2)
    );
\p_0_0_0116317541765_i_fu_160[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116317541765_i_fu_160_reg[7]\(3),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => q1(3),
      O => \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(3)
    );
\p_0_0_0116317541765_i_fu_160[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116317541765_i_fu_160_reg[7]\(4),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => q1(4),
      O => \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(4)
    );
\p_0_0_0116317541765_i_fu_160[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116317541765_i_fu_160_reg[7]\(5),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => q1(5),
      O => \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(5)
    );
\p_0_0_0116317541765_i_fu_160[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116317541765_i_fu_160_reg[7]\(6),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => q1(6),
      O => \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(6)
    );
\p_0_0_0116317541765_i_fu_160[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_0116317541765_i_fu_160_reg[7]\(7),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => q1(7),
      O => \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(7)
    );
\p_0_0_01183_217521781_i_fu_192[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01183_217521781_i_fu_192_reg[7]\(0),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(0),
      O => \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(0)
    );
\p_0_0_01183_217521781_i_fu_192[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01183_217521781_i_fu_192_reg[7]\(1),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(1),
      O => \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(1)
    );
\p_0_0_01183_217521781_i_fu_192[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01183_217521781_i_fu_192_reg[7]\(2),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(2),
      O => \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(2)
    );
\p_0_0_01183_217521781_i_fu_192[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01183_217521781_i_fu_192_reg[7]\(3),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(3),
      O => \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(3)
    );
\p_0_0_01183_217521781_i_fu_192[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01183_217521781_i_fu_192_reg[7]\(4),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(4),
      O => \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(4)
    );
\p_0_0_01183_217521781_i_fu_192[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01183_217521781_i_fu_192_reg[7]\(5),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(5),
      O => \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(5)
    );
\p_0_0_01183_217521781_i_fu_192[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01183_217521781_i_fu_192_reg[7]\(6),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(6),
      O => \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(6)
    );
\p_0_0_01183_217521781_i_fu_192[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCCC080008000800"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \p_0_0_0_0_011551678_i_fu_196_reg[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => ap_loop_init_int,
      I5 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      O => ap_enable_reg_pp0_iter2_reg_0(0)
    );
\p_0_0_01183_217521781_i_fu_192[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01183_217521781_i_fu_192_reg[7]\(7),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(7),
      O => \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(7)
    );
\p_0_0_01184_217501779_i_fu_188[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01184_217501779_i_fu_188_reg[7]\(0),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_01184_217501779_i_fu_188_reg[7]_0\(0),
      O => \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(0)
    );
\p_0_0_01184_217501779_i_fu_188[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01184_217501779_i_fu_188_reg[7]\(1),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_01184_217501779_i_fu_188_reg[7]_0\(1),
      O => \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(1)
    );
\p_0_0_01184_217501779_i_fu_188[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01184_217501779_i_fu_188_reg[7]\(2),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_01184_217501779_i_fu_188_reg[7]_0\(2),
      O => \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(2)
    );
\p_0_0_01184_217501779_i_fu_188[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01184_217501779_i_fu_188_reg[7]\(3),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_01184_217501779_i_fu_188_reg[7]_0\(3),
      O => \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(3)
    );
\p_0_0_01184_217501779_i_fu_188[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01184_217501779_i_fu_188_reg[7]\(4),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_01184_217501779_i_fu_188_reg[7]_0\(4),
      O => \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(4)
    );
\p_0_0_01184_217501779_i_fu_188[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01184_217501779_i_fu_188_reg[7]\(5),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_01184_217501779_i_fu_188_reg[7]_0\(5),
      O => \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(5)
    );
\p_0_0_01184_217501779_i_fu_188[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01184_217501779_i_fu_188_reg[7]\(6),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_01184_217501779_i_fu_188_reg[7]_0\(6),
      O => \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(6)
    );
\p_0_0_01184_217501779_i_fu_188[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01184_217501779_i_fu_188_reg[7]\(7),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_01184_217501779_i_fu_188_reg[7]_0\(7),
      O => \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(7)
    );
\p_0_0_01185_217481777_i_fu_184[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01185_217481777_i_fu_184_reg[7]\(0),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_01185_217481777_i_fu_184_reg[7]_0\(0),
      O => \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(0)
    );
\p_0_0_01185_217481777_i_fu_184[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01185_217481777_i_fu_184_reg[7]\(1),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_01185_217481777_i_fu_184_reg[7]_0\(1),
      O => \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(1)
    );
\p_0_0_01185_217481777_i_fu_184[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01185_217481777_i_fu_184_reg[7]\(2),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_01185_217481777_i_fu_184_reg[7]_0\(2),
      O => \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(2)
    );
\p_0_0_01185_217481777_i_fu_184[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01185_217481777_i_fu_184_reg[7]\(3),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_01185_217481777_i_fu_184_reg[7]_0\(3),
      O => \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(3)
    );
\p_0_0_01185_217481777_i_fu_184[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01185_217481777_i_fu_184_reg[7]\(4),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_01185_217481777_i_fu_184_reg[7]_0\(4),
      O => \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(4)
    );
\p_0_0_01185_217481777_i_fu_184[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01185_217481777_i_fu_184_reg[7]\(5),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_01185_217481777_i_fu_184_reg[7]_0\(5),
      O => \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(5)
    );
\p_0_0_01185_217481777_i_fu_184[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01185_217481777_i_fu_184_reg[7]\(6),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_01185_217481777_i_fu_184_reg[7]_0\(6),
      O => \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(6)
    );
\p_0_0_01185_217481777_i_fu_184[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \p_0_0_01185_217481777_i_fu_184_reg[7]\(7),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_01185_217481777_i_fu_184_reg[7]_0\(7),
      O => \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(7)
    );
\p_0_0_0_0_011551678_i_fu_196[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0_0_011551678_i_fu_196_reg[7]\(0),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(0),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I5 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_1\(0),
      O => \p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[7]\(0)
    );
\p_0_0_0_0_011551678_i_fu_196[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0_0_011551678_i_fu_196_reg[7]\(1),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(1),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I5 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_1\(1),
      O => \p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[7]\(1)
    );
\p_0_0_0_0_011551678_i_fu_196[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0_0_011551678_i_fu_196_reg[7]\(2),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(2),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I5 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_1\(2),
      O => \p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[7]\(2)
    );
\p_0_0_0_0_011551678_i_fu_196[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0_0_011551678_i_fu_196_reg[7]\(3),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(3),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I5 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_1\(3),
      O => \p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[7]\(3)
    );
\p_0_0_0_0_011551678_i_fu_196[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0_0_011551678_i_fu_196_reg[7]\(4),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(4),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I5 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_1\(4),
      O => \p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[7]\(4)
    );
\p_0_0_0_0_011551678_i_fu_196[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0_0_011551678_i_fu_196_reg[7]\(5),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(5),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I5 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_1\(5),
      O => \p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[7]\(5)
    );
\p_0_0_0_0_011551678_i_fu_196[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0_0_011551678_i_fu_196_reg[7]\(6),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(6),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I5 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_1\(6),
      O => \p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[7]\(6)
    );
\p_0_0_0_0_011551678_i_fu_196[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0_0_011551678_i_fu_196_reg[7]\(7),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(7),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I5 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_1\(7),
      O => \p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[7]\(7)
    );
\p_0_1_0_0_011561681_i_fu_200[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_1_0_0_011561681_i_fu_200_reg[7]\(0),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(0),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I5 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_1\(0),
      O => \p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[7]\(0)
    );
\p_0_1_0_0_011561681_i_fu_200[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_1_0_0_011561681_i_fu_200_reg[7]\(1),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(1),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I5 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_1\(1),
      O => \p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[7]\(1)
    );
\p_0_1_0_0_011561681_i_fu_200[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_1_0_0_011561681_i_fu_200_reg[7]\(2),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(2),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I5 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_1\(2),
      O => \p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[7]\(2)
    );
\p_0_1_0_0_011561681_i_fu_200[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_1_0_0_011561681_i_fu_200_reg[7]\(3),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(3),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I5 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_1\(3),
      O => \p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[7]\(3)
    );
\p_0_1_0_0_011561681_i_fu_200[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_1_0_0_011561681_i_fu_200_reg[7]\(4),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(4),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I5 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_1\(4),
      O => \p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[7]\(4)
    );
\p_0_1_0_0_011561681_i_fu_200[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_1_0_0_011561681_i_fu_200_reg[7]\(5),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(5),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I5 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_1\(5),
      O => \p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[7]\(5)
    );
\p_0_1_0_0_011561681_i_fu_200[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_1_0_0_011561681_i_fu_200_reg[7]\(6),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(6),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I5 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_1\(6),
      O => \p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[7]\(6)
    );
\p_0_1_0_0_011561681_i_fu_200[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_1_0_0_011561681_i_fu_200_reg[7]\(7),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(7),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I5 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_1\(7),
      O => \p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[7]\(7)
    );
\p_0_2_0_0_011571684_i_fu_204[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_2_0_0_011571684_i_fu_204_reg[7]\(0),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(0),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I5 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_1\(0),
      O => \p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[7]\(0)
    );
\p_0_2_0_0_011571684_i_fu_204[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_2_0_0_011571684_i_fu_204_reg[7]\(1),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(1),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I5 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_1\(1),
      O => \p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[7]\(1)
    );
\p_0_2_0_0_011571684_i_fu_204[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_2_0_0_011571684_i_fu_204_reg[7]\(2),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(2),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I5 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_1\(2),
      O => \p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[7]\(2)
    );
\p_0_2_0_0_011571684_i_fu_204[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_2_0_0_011571684_i_fu_204_reg[7]\(3),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(3),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I5 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_1\(3),
      O => \p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[7]\(3)
    );
\p_0_2_0_0_011571684_i_fu_204[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_2_0_0_011571684_i_fu_204_reg[7]\(4),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(4),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I5 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_1\(4),
      O => \p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[7]\(4)
    );
\p_0_2_0_0_011571684_i_fu_204[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_2_0_0_011571684_i_fu_204_reg[7]\(5),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(5),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I5 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_1\(5),
      O => \p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[7]\(5)
    );
\p_0_2_0_0_011571684_i_fu_204[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_2_0_0_011571684_i_fu_204_reg[7]\(6),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(6),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I5 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_1\(6),
      O => \p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[7]\(6)
    );
\p_0_2_0_0_011571684_i_fu_204[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC080808"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \p_0_0_0_0_011551678_i_fu_196_reg[0]\,
      I3 => ap_loop_init_int,
      I4 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      O => ap_enable_reg_pp0_iter2_reg(0)
    );
\p_0_2_0_0_011571684_i_fu_204[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_2_0_0_011571684_i_fu_204_reg[7]\(7),
      I1 => \ram_reg_bram_0_i_35__0_n_5\,
      I2 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(7),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I5 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_1\(7),
      O => \p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[7]\(7)
    );
\ram_reg_bram_0_i_10__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"06660AAA0AAA0AAA"
    )
        port map (
      I0 => ram_reg_bram_2(3),
      I1 => ram_reg_bram_2(0),
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => ram_reg_bram_2(1),
      I5 => ram_reg_bram_2(2),
      O => \^addrbwraddr\(3)
    );
\ram_reg_bram_0_i_11__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"06660AAA"
    )
        port map (
      I0 => ram_reg_bram_2(2),
      I1 => ram_reg_bram_2(1),
      I2 => ap_loop_init_int,
      I3 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I4 => ram_reg_bram_2(0),
      O => \^addrbwraddr\(2)
    );
\ram_reg_bram_0_i_12__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"152A"
    )
        port map (
      I0 => ram_reg_bram_2(0),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => ram_reg_bram_2(1),
      O => \^addrbwraddr\(1)
    );
\ram_reg_bram_0_i_13__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_bram_2(0),
      O => \^addrbwraddr\(0)
    );
\ram_reg_bram_0_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => \^addrbwraddr\(11),
      O => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg
    );
ram_reg_bram_0_i_32: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A00000000000000"
    )
        port map (
      I0 => ram_reg_bram_2(7),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => ram_reg_bram_2(5),
      I4 => \ram_reg_bram_0_i_34__0_n_5\,
      I5 => ram_reg_bram_2(6),
      O => ram_reg_bram_0_i_32_n_5
    );
\ram_reg_bram_0_i_33__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000800080008000"
    )
        port map (
      I0 => ram_reg_bram_2(6),
      I1 => ram_reg_bram_2(4),
      I2 => \ram_reg_bram_0_i_36__0_n_5\,
      I3 => ram_reg_bram_2(5),
      I4 => ap_loop_init_int,
      I5 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      O => \ram_reg_bram_0_i_33__0_n_5\
    );
\ram_reg_bram_0_i_34__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => ram_reg_bram_2(4),
      I1 => ram_reg_bram_2(2),
      I2 => ram_reg_bram_2(1),
      I3 => \ram_reg_bram_0_i_35__0_n_5\,
      I4 => ram_reg_bram_2(0),
      I5 => ram_reg_bram_2(3),
      O => \ram_reg_bram_0_i_34__0_n_5\
    );
\ram_reg_bram_0_i_35__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \ram_reg_bram_0_i_35__0_n_5\
    );
\ram_reg_bram_0_i_36__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0888000000000000"
    )
        port map (
      I0 => ram_reg_bram_2(3),
      I1 => ram_reg_bram_2(0),
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => ap_loop_init_int,
      I4 => ram_reg_bram_2(1),
      I5 => ram_reg_bram_2(2),
      O => \ram_reg_bram_0_i_36__0_n_5\
    );
ram_reg_bram_0_i_37: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_bram_2(5),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      O => ram_reg_bram_0_i_37_n_5
    );
ram_reg_bram_0_i_38: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_bram_2(3),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      O => ram_reg_bram_0_i_38_n_5
    );
ram_reg_bram_0_i_39: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => ram_reg_bram_2(1),
      I1 => ap_loop_init_int,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      O => ram_reg_bram_0_i_39_n_5
    );
\ram_reg_bram_0_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"152A2A2A2A2A2A2A"
    )
        port map (
      I0 => ram_reg_bram_2(10),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => ram_reg_bram_2(8),
      I4 => ram_reg_bram_0_i_32_n_5,
      I5 => ram_reg_bram_2(9),
      O => \^addrbwraddr\(10)
    );
\ram_reg_bram_0_i_4__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"152A2A2A2A2A2A2A"
    )
        port map (
      I0 => ram_reg_bram_2(9),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => ram_reg_bram_2(7),
      I4 => \ram_reg_bram_0_i_33__0_n_5\,
      I5 => ram_reg_bram_2(8),
      O => \^addrbwraddr\(9)
    );
\ram_reg_bram_0_i_5__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA0000AAAA"
    )
        port map (
      I0 => ram_reg_bram_2(8),
      I1 => ram_reg_bram_2(6),
      I2 => \ram_reg_bram_0_i_34__0_n_5\,
      I3 => ram_reg_bram_2(5),
      I4 => \ram_reg_bram_0_i_35__0_n_5\,
      I5 => ram_reg_bram_2(7),
      O => \^addrbwraddr\(8)
    );
\ram_reg_bram_0_i_6__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"152A2A2A2A2A2A2A"
    )
        port map (
      I0 => ram_reg_bram_2(7),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => ram_reg_bram_2(5),
      I4 => \ram_reg_bram_0_i_34__0_n_5\,
      I5 => ram_reg_bram_2(6),
      O => \^addrbwraddr\(7)
    );
\ram_reg_bram_0_i_7__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA6AAA6AAA"
    )
        port map (
      I0 => ram_reg_bram_2(6),
      I1 => ram_reg_bram_2(4),
      I2 => \ram_reg_bram_0_i_36__0_n_5\,
      I3 => ram_reg_bram_2(5),
      I4 => ap_loop_init_int,
      I5 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      O => \^addrbwraddr\(6)
    );
\ram_reg_bram_0_i_8__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => ram_reg_bram_0_i_37_n_5,
      I1 => ram_reg_bram_0_i_38_n_5,
      I2 => ram_reg_bram_2(0),
      I3 => ram_reg_bram_0_i_39_n_5,
      I4 => ram_reg_bram_2(2),
      I5 => ram_reg_bram_2(4),
      O => \^addrbwraddr\(5)
    );
\ram_reg_bram_0_i_9__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A00AA00AA00AA"
    )
        port map (
      I0 => ram_reg_bram_2(4),
      I1 => ram_reg_bram_2(2),
      I2 => ram_reg_bram_2(1),
      I3 => \ram_reg_bram_0_i_35__0_n_5\,
      I4 => ram_reg_bram_2(0),
      I5 => ram_reg_bram_2(3),
      O => \^addrbwraddr\(4)
    );
\ram_reg_bram_1_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5D5EAD5D5D5D5D5"
    )
        port map (
      I0 => ram_reg_bram_2(11),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => ram_reg_bram_2(9),
      I4 => ram_reg_bram_1_i_5_n_5,
      I5 => ram_reg_bram_2(10),
      O => \x_fu_156_reg[11]\
    );
\ram_reg_bram_1_i_4__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => \^addrbwraddr\(11),
      O => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_2
    );
ram_reg_bram_1_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => ram_reg_bram_2(8),
      I1 => ram_reg_bram_2(6),
      I2 => \ram_reg_bram_0_i_34__0_n_5\,
      I3 => ram_reg_bram_2(5),
      I4 => \ram_reg_bram_0_i_35__0_n_5\,
      I5 => ram_reg_bram_2(7),
      O => ram_reg_bram_1_i_5_n_5
    );
\ram_reg_bram_2_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2A2A152A2A2A2A2A"
    )
        port map (
      I0 => ram_reg_bram_2(11),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => ram_reg_bram_2(9),
      I4 => ram_reg_bram_1_i_5_n_5,
      I5 => ram_reg_bram_2(10),
      O => \^addrbwraddr\(11)
    );
\right_1_fu_176[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_1_fu_176_reg[7]\(0),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(0),
      O => \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(0)
    );
\right_1_fu_176[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_1_fu_176_reg[7]\(1),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(1),
      O => \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(1)
    );
\right_1_fu_176[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_1_fu_176_reg[7]\(2),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(2),
      O => \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(2)
    );
\right_1_fu_176[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_1_fu_176_reg[7]\(3),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(3),
      O => \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(3)
    );
\right_1_fu_176[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_1_fu_176_reg[7]\(4),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(4),
      O => \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(4)
    );
\right_1_fu_176[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_1_fu_176_reg[7]\(5),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(5),
      O => \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(5)
    );
\right_1_fu_176[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_1_fu_176_reg[7]\(6),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(6),
      O => \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(6)
    );
\right_1_fu_176[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_1_fu_176_reg[7]\(7),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(7),
      O => \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(7)
    );
\right_2_fu_180[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_2_fu_180_reg[7]\(0),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(0),
      O => \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(0)
    );
\right_2_fu_180[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_2_fu_180_reg[7]\(1),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(1),
      O => \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(1)
    );
\right_2_fu_180[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_2_fu_180_reg[7]\(2),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(2),
      O => \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(2)
    );
\right_2_fu_180[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_2_fu_180_reg[7]\(3),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(3),
      O => \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(3)
    );
\right_2_fu_180[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_2_fu_180_reg[7]\(4),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(4),
      O => \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(4)
    );
\right_2_fu_180[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_2_fu_180_reg[7]\(5),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(5),
      O => \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(5)
    );
\right_2_fu_180[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_2_fu_180_reg[7]\(6),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(6),
      O => \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(6)
    );
\right_2_fu_180[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_2_fu_180_reg[7]\(7),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(7),
      O => \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(7)
    );
\right_fu_172[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_fu_172_reg[7]\(0),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(0),
      O => \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(0)
    );
\right_fu_172[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_fu_172_reg[7]\(1),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(1),
      O => \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(1)
    );
\right_fu_172[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_fu_172_reg[7]\(2),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(2),
      O => \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(2)
    );
\right_fu_172[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_fu_172_reg[7]\(3),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(3),
      O => \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(3)
    );
\right_fu_172[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_fu_172_reg[7]\(4),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(4),
      O => \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(4)
    );
\right_fu_172[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_fu_172_reg[7]\(5),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(5),
      O => \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(5)
    );
\right_fu_172[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_fu_172_reg[7]\(6),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(6),
      O => \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(6)
    );
\right_fu_172[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => \right_fu_172_reg[7]\(7),
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(7),
      O => \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(7)
    );
\x_fu_156[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^icmp_ln881_fu_577_p2\,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I3 => ap_loop_init_int,
      O => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_0(0)
    );
\x_fu_156[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      I2 => \^icmp_ln881_fu_577_p2\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_13 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \p_lcssa49705003_load_reg_559_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49725005_load_reg_564_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49735007_load_reg_569_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49745009_load_reg_574_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49765011_load_reg_579_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49775013_load_reg_584_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49785015_load_reg_589_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49805017_load_reg_594_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49815019_load_reg_599_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49825021_load_reg_604_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49845023_load_reg_609_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49855025_load_reg_614_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49865027_load_reg_619_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49885029_load_reg_624_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa49895031_load_reg_629_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa51455151_load_reg_634_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa51465153_load_reg_639_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa51475155_load_reg_644_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa51485157_load_reg_649_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_lcssa51495159_load_reg_654_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_fu_228_reg[8]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    icmp_ln439_fu_980_p2 : out STD_LOGIC;
    \x_fu_228_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \genblk1[2].v2_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln318_reg_3698_pp0_iter1_reg_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready : out STD_LOGIC;
    or_ln585_fu_986_p2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    valid_in : out STD_LOGIC;
    O : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_fu_228_reg[16]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0 : out STD_LOGIC_VECTOR ( 16 downto 0 );
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    \ap_frp_data_req_imgBayer_reg[2]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 4 downto 0 );
    valid_out : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \empty_131_fu_252_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_131_fu_252_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_131_fu_252_reg[0]\ : in STD_LOGIC;
    \empty_131_fu_252_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_132_fu_256_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_132_fu_256_reg[0]\ : in STD_LOGIC;
    \empty_132_fu_256_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_144_fu_304_reg[7]\ : in STD_LOGIC;
    \empty_133_fu_260_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_133_fu_260_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_134_fu_264_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    DOUTBDOUT : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_134_fu_264_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_135_fu_268_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_135_fu_268_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_136_fu_272_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_136_fu_272_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_137_fu_276_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_137_fu_276_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_137_fu_276_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_138_fu_280_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_138_fu_280_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_139_fu_284_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_139_fu_284_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_140_fu_288_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_140_fu_288_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_140_fu_288_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_141_fu_292_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_141_fu_292_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_142_fu_296_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_142_fu_296_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_143_fu_300_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_143_fu_300_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_143_fu_300_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_144_fu_304_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_144_fu_304_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_145_fu_308_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_145_fu_308_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_126_fu_232_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_126_fu_232_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_127_fu_236_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_128_fu_240_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_128_fu_240_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_129_fu_244_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_130_fu_248_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_130_fu_248_reg[0]\ : in STD_LOGIC;
    \empty_130_fu_248_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \x_fu_228_reg[16]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \icmp_ln318_reg_3698_reg[0]\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    x_phase_reg_545 : in STD_LOGIC;
    \icmp_ln439_reg_3735_pp0_iter17_reg_reg[0]__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln439_reg_3735_pp0_iter17_reg_reg[0]__0_0\ : in STD_LOGIC;
    \empty_131_fu_252_reg[0]_0\ : in STD_LOGIC;
    icmp_ln328_reg_3707_pp0_iter2_reg : in STD_LOGIC;
    icmp_ln318_reg_3698_pp0_iter1_reg : in STD_LOGIC;
    icmp_ln328_reg_3707_pp0_iter1_reg : in STD_LOGIC;
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    out_y_reg_659 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    pf_all_done : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \genblk1[0].v2_reg[0]\ : in STD_LOGIC;
    pf_ready : in STD_LOGIC;
    \genblk1[0].v2_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \genblk1[0].v2_reg[0]_1\ : in STD_LOGIC;
    cmp84_reg_669 : in STD_LOGIC;
    \ap_frp_data_req_imgBayer_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln328_fu_958_p2_carry : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_13 : entity is "kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init";
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_13;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_13 is
  signal \^o\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_done_cache : STD_LOGIC;
  signal ap_done_cache_i_1_n_5 : STD_LOGIC;
  signal \ap_frp_data_req_imgBayer[2]_i_2_n_5\ : STD_LOGIC;
  signal \ap_frp_data_req_imgBayer[4]_i_2_n_5\ : STD_LOGIC;
  signal \ap_frp_data_req_imgBayer[4]_i_3_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal ap_loop_init_int_i_1_n_5 : STD_LOGIC;
  signal \cmp147_reg_3711_pp0_iter1_reg_reg[0]_srl2_i_2_n_5\ : STD_LOGIC;
  signal \cmp147_reg_3711_pp0_iter1_reg_reg[0]_srl2_i_3_n_5\ : STD_LOGIC;
  signal \cmp147_reg_3711_pp0_iter1_reg_reg[0]_srl2_i_4_n_5\ : STD_LOGIC;
  signal \empty_130_fu_248[7]_i_3_n_5\ : STD_LOGIC;
  signal frp_pipeline_valid_U_i_3_n_5 : STD_LOGIC;
  signal frp_pipeline_valid_U_i_5_n_5 : STD_LOGIC;
  signal frp_pipeline_valid_U_i_7_n_5 : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_10_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_11_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_12_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_13_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_14_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_15_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_16_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_17_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_18_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_19_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_20_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_21_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_22_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_23_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_24_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_25_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_26_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_27_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_28_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_29_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_2_n_20\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_30_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_31_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_32_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_33_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_34_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_35_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_36_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_3_n_10\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_3_n_11\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_3_n_12\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_3_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_3_n_6\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_3_n_7\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_3_n_8\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_3_n_9\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_4_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_5_n_10\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_5_n_11\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_5_n_12\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_5_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_5_n_6\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_5_n_7\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_5_n_8\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_5_n_9\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_7_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_8_n_5\ : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_9_n_5\ : STD_LOGIC;
  signal \x_11_reg_3702[11]_i_3_n_5\ : STD_LOGIC;
  signal \x_11_reg_3702[11]_i_4_n_5\ : STD_LOGIC;
  signal \x_11_reg_3702[11]_i_5_n_5\ : STD_LOGIC;
  signal \x_11_reg_3702[11]_i_6_n_5\ : STD_LOGIC;
  signal \x_11_reg_3702[11]_i_7_n_5\ : STD_LOGIC;
  signal \x_11_reg_3702[11]_i_8_n_5\ : STD_LOGIC;
  signal \x_11_reg_3702[11]_i_9_n_5\ : STD_LOGIC;
  signal \x_11_reg_3702[8]_i_10_n_5\ : STD_LOGIC;
  signal \x_11_reg_3702[8]_i_3_n_5\ : STD_LOGIC;
  signal \x_11_reg_3702[8]_i_4_n_5\ : STD_LOGIC;
  signal \x_11_reg_3702[8]_i_5_n_5\ : STD_LOGIC;
  signal \x_11_reg_3702[8]_i_6_n_5\ : STD_LOGIC;
  signal \x_11_reg_3702[8]_i_7_n_5\ : STD_LOGIC;
  signal \x_11_reg_3702[8]_i_8_n_5\ : STD_LOGIC;
  signal \x_11_reg_3702[8]_i_9_n_5\ : STD_LOGIC;
  signal \x_11_reg_3702_reg[11]_i_1_n_10\ : STD_LOGIC;
  signal \x_11_reg_3702_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \x_11_reg_3702_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \x_11_reg_3702_reg[11]_i_1_n_13\ : STD_LOGIC;
  signal \x_11_reg_3702_reg[11]_i_1_n_14\ : STD_LOGIC;
  signal \x_11_reg_3702_reg[11]_i_1_n_15\ : STD_LOGIC;
  signal \x_11_reg_3702_reg[11]_i_1_n_16\ : STD_LOGIC;
  signal \x_11_reg_3702_reg[11]_i_1_n_17\ : STD_LOGIC;
  signal \x_11_reg_3702_reg[11]_i_1_n_6\ : STD_LOGIC;
  signal \x_11_reg_3702_reg[11]_i_1_n_7\ : STD_LOGIC;
  signal \x_11_reg_3702_reg[11]_i_1_n_8\ : STD_LOGIC;
  signal \x_11_reg_3702_reg[11]_i_1_n_9\ : STD_LOGIC;
  signal \x_11_reg_3702_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \x_11_reg_3702_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \x_11_reg_3702_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \x_11_reg_3702_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \x_11_reg_3702_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \x_11_reg_3702_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \x_11_reg_3702_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \x_11_reg_3702_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal x_fu_228 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \^x_fu_228_reg[16]\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \NLW_tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_5_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_x_11_reg_3702_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of ap_done_cache_i_1 : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \cmp147_reg_3711_pp0_iter1_reg_reg[0]_srl2_i_4\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \empty_126_fu_232[0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \empty_126_fu_232[1]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \empty_126_fu_232[2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \empty_126_fu_232[3]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \empty_126_fu_232[4]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \empty_126_fu_232[5]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \empty_126_fu_232[6]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \empty_126_fu_232[7]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \empty_127_fu_236[0]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \empty_127_fu_236[1]_i_1\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \empty_127_fu_236[2]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \empty_127_fu_236[3]_i_1\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \empty_127_fu_236[4]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \empty_127_fu_236[5]_i_1\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \empty_127_fu_236[6]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \empty_127_fu_236[7]_i_1\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \empty_128_fu_240[0]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \empty_128_fu_240[1]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \empty_128_fu_240[2]_i_1\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \empty_128_fu_240[3]_i_1\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \empty_128_fu_240[4]_i_1\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \empty_128_fu_240[5]_i_1\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \empty_128_fu_240[6]_i_1\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \empty_128_fu_240[7]_i_1\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \empty_129_fu_244[0]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \empty_129_fu_244[1]_i_1\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \empty_129_fu_244[2]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \empty_129_fu_244[3]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \empty_129_fu_244[4]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \empty_129_fu_244[5]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \empty_129_fu_244[6]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \empty_129_fu_244[7]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \empty_129_fu_244[7]_i_2\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \empty_145_fu_308[7]_i_1\ : label is "soft_lutpair64";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_3\ : label is 35;
  attribute ADDER_THRESHOLD of \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_5\ : label is 35;
  attribute SOFT_HLUTNM of \x_11_reg_3702[0]_i_1\ : label is "soft_lutpair62";
  attribute ADDER_THRESHOLD of \x_11_reg_3702_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \x_11_reg_3702_reg[8]_i_1\ : label is 35;
begin
  O(7 downto 0) <= \^o\(7 downto 0);
  SR(0) <= \^sr\(0);
  \x_fu_228_reg[16]\(2 downto 0) <= \^x_fu_228_reg[16]\(2 downto 0);
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFEEAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => pf_all_done,
      I2 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I3 => ap_done_cache,
      I4 => \ap_CS_fsm_reg[3]\(1),
      O => \ap_CS_fsm_reg[2]\(0)
    );
\ap_CS_fsm[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BABBAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(0),
      I1 => pf_all_done,
      I2 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I3 => ap_done_cache,
      I4 => \ap_CS_fsm_reg[3]\(1),
      O => \ap_CS_fsm_reg[2]\(1)
    );
ap_done_cache_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"DC"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => pf_all_done,
      I2 => ap_done_cache,
      O => ap_done_cache_i_1_n_5
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_done_cache_i_1_n_5,
      Q => ap_done_cache,
      R => \^sr\(0)
    );
\ap_frp_data_req_imgBayer[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA6AAA55559555"
    )
        port map (
      I0 => \ap_frp_data_req_imgBayer_reg[2]\,
      I1 => valid_out(0),
      I2 => cmp84_reg_669,
      I3 => \ap_frp_data_req_imgBayer_reg[0]\(0),
      I4 => CO(0),
      I5 => Q(0),
      O => D(0)
    );
\ap_frp_data_req_imgBayer[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E7EE1811"
    )
        port map (
      I0 => \ap_frp_data_req_imgBayer_reg[2]\,
      I1 => Q(0),
      I2 => \ap_frp_data_req_imgBayer[2]_i_2_n_5\,
      I3 => valid_out(0),
      I4 => Q(1),
      O => D(1)
    );
\ap_frp_data_req_imgBayer[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFFF2000FFF2000D"
    )
        port map (
      I0 => valid_out(0),
      I1 => \ap_frp_data_req_imgBayer[2]_i_2_n_5\,
      I2 => Q(0),
      I3 => \ap_frp_data_req_imgBayer_reg[2]\,
      I4 => Q(2),
      I5 => Q(1),
      O => D(2)
    );
\ap_frp_data_req_imgBayer[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => CO(0),
      I1 => \ap_frp_data_req_imgBayer_reg[0]\(0),
      I2 => cmp84_reg_669,
      O => \ap_frp_data_req_imgBayer[2]_i_2_n_5\
    );
\ap_frp_data_req_imgBayer[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FD0002FF"
    )
        port map (
      I0 => \ap_frp_data_req_imgBayer[4]_i_3_n_5\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \ap_frp_data_req_imgBayer[4]_i_2_n_5\,
      I4 => Q(3),
      O => D(3)
    );
\ap_frp_data_req_imgBayer[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBB9BBBB44464444"
    )
        port map (
      I0 => \ap_frp_data_req_imgBayer[4]_i_2_n_5\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \ap_frp_data_req_imgBayer[4]_i_3_n_5\,
      I5 => Q(4),
      O => D(4)
    );
\ap_frp_data_req_imgBayer[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FFFFFFFFFFFFF"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => valid_out(0),
      I3 => \ap_frp_data_req_imgBayer[2]_i_2_n_5\,
      I4 => Q(0),
      I5 => \ap_frp_data_req_imgBayer_reg[2]\,
      O => \ap_frp_data_req_imgBayer[4]_i_2_n_5\
    );
\ap_frp_data_req_imgBayer[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000055551555"
    )
        port map (
      I0 => \ap_frp_data_req_imgBayer_reg[2]\,
      I1 => valid_out(0),
      I2 => cmp84_reg_669,
      I3 => \ap_frp_data_req_imgBayer_reg[0]\(0),
      I4 => CO(0),
      I5 => Q(0),
      O => \ap_frp_data_req_imgBayer[4]_i_3_n_5\
    );
ap_loop_exit_ready_pp0_iter17_reg_reg_srl17_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => valid_out(0),
      I1 => CO(0),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready
    );
ap_loop_init_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF4F"
    )
        port map (
      I0 => valid_out(0),
      I1 => ap_loop_init_int,
      I2 => ap_rst_n,
      I3 => pf_all_done,
      O => ap_loop_init_int_i_1_n_5
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_init_int_i_1_n_5,
      Q => ap_loop_init_int,
      R => '0'
    );
\cmp147_reg_3711_pp0_iter1_reg_reg[0]_srl2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2222000022220002"
    )
        port map (
      I0 => \cmp147_reg_3711_pp0_iter1_reg_reg[0]_srl2_i_2_n_5\,
      I1 => \cmp147_reg_3711_pp0_iter1_reg_reg[0]_srl2_i_3_n_5\,
      I2 => \x_fu_228_reg[16]_0\(8),
      I3 => \x_fu_228_reg[16]_0\(9),
      I4 => \empty_130_fu_248[7]_i_3_n_5\,
      I5 => \x_fu_228_reg[16]_0\(2),
      O => \x_fu_228_reg[8]\
    );
\cmp147_reg_3711_pp0_iter1_reg_reg[0]_srl2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => x_fu_228(13),
      I1 => x_fu_228(12),
      I2 => x_fu_228(7),
      I3 => x_fu_228(14),
      I4 => x_fu_228(5),
      I5 => x_fu_228(6),
      O => \cmp147_reg_3711_pp0_iter1_reg_reg[0]_srl2_i_2_n_5\
    );
\cmp147_reg_3711_pp0_iter1_reg_reg[0]_srl2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF33333332"
    )
        port map (
      I0 => \x_fu_228_reg[16]_0\(1),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \x_fu_228_reg[16]_0\(4),
      I3 => \x_fu_228_reg[16]_0\(3),
      I4 => \x_fu_228_reg[16]_0\(11),
      I5 => \cmp147_reg_3711_pp0_iter1_reg_reg[0]_srl2_i_4_n_5\,
      O => \cmp147_reg_3711_pp0_iter1_reg_reg[0]_srl2_i_3_n_5\
    );
\cmp147_reg_3711_pp0_iter1_reg_reg[0]_srl2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => \x_fu_228_reg[16]_0\(15),
      I1 => \x_fu_228_reg[16]_0\(10),
      I2 => \x_fu_228_reg[16]_0\(16),
      I3 => \empty_130_fu_248[7]_i_3_n_5\,
      I4 => \x_fu_228_reg[16]_0\(0),
      O => \cmp147_reg_3711_pp0_iter1_reg_reg[0]_srl2_i_4_n_5\
    );
\empty_126_fu_232[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_126_fu_232_reg[7]\(0),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_126_fu_232_reg[7]_0\(0),
      O => \p_lcssa51455151_load_reg_634_reg[7]\(0)
    );
\empty_126_fu_232[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_126_fu_232_reg[7]\(1),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_126_fu_232_reg[7]_0\(1),
      O => \p_lcssa51455151_load_reg_634_reg[7]\(1)
    );
\empty_126_fu_232[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_126_fu_232_reg[7]\(2),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_126_fu_232_reg[7]_0\(2),
      O => \p_lcssa51455151_load_reg_634_reg[7]\(2)
    );
\empty_126_fu_232[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_126_fu_232_reg[7]\(3),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_126_fu_232_reg[7]_0\(3),
      O => \p_lcssa51455151_load_reg_634_reg[7]\(3)
    );
\empty_126_fu_232[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_126_fu_232_reg[7]\(4),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_126_fu_232_reg[7]_0\(4),
      O => \p_lcssa51455151_load_reg_634_reg[7]\(4)
    );
\empty_126_fu_232[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_126_fu_232_reg[7]\(5),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_126_fu_232_reg[7]_0\(5),
      O => \p_lcssa51455151_load_reg_634_reg[7]\(5)
    );
\empty_126_fu_232[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_126_fu_232_reg[7]\(6),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_126_fu_232_reg[7]_0\(6),
      O => \p_lcssa51455151_load_reg_634_reg[7]\(6)
    );
\empty_126_fu_232[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_126_fu_232_reg[7]\(7),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_126_fu_232_reg[7]_0\(7),
      O => \p_lcssa51455151_load_reg_634_reg[7]\(7)
    );
\empty_127_fu_236[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_127_fu_236_reg[7]\(0),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(0),
      O => \p_lcssa51465153_load_reg_639_reg[7]\(0)
    );
\empty_127_fu_236[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_127_fu_236_reg[7]\(1),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(1),
      O => \p_lcssa51465153_load_reg_639_reg[7]\(1)
    );
\empty_127_fu_236[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_127_fu_236_reg[7]\(2),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(2),
      O => \p_lcssa51465153_load_reg_639_reg[7]\(2)
    );
\empty_127_fu_236[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_127_fu_236_reg[7]\(3),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(3),
      O => \p_lcssa51465153_load_reg_639_reg[7]\(3)
    );
\empty_127_fu_236[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_127_fu_236_reg[7]\(4),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(4),
      O => \p_lcssa51465153_load_reg_639_reg[7]\(4)
    );
\empty_127_fu_236[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_127_fu_236_reg[7]\(5),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(5),
      O => \p_lcssa51465153_load_reg_639_reg[7]\(5)
    );
\empty_127_fu_236[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_127_fu_236_reg[7]\(6),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(6),
      O => \p_lcssa51465153_load_reg_639_reg[7]\(6)
    );
\empty_127_fu_236[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_127_fu_236_reg[7]\(7),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(7),
      O => \p_lcssa51465153_load_reg_639_reg[7]\(7)
    );
\empty_128_fu_240[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_128_fu_240_reg[7]\(0),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_128_fu_240_reg[7]_0\(0),
      O => \p_lcssa51475155_load_reg_644_reg[7]\(0)
    );
\empty_128_fu_240[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_128_fu_240_reg[7]\(1),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_128_fu_240_reg[7]_0\(1),
      O => \p_lcssa51475155_load_reg_644_reg[7]\(1)
    );
\empty_128_fu_240[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_128_fu_240_reg[7]\(2),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_128_fu_240_reg[7]_0\(2),
      O => \p_lcssa51475155_load_reg_644_reg[7]\(2)
    );
\empty_128_fu_240[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_128_fu_240_reg[7]\(3),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_128_fu_240_reg[7]_0\(3),
      O => \p_lcssa51475155_load_reg_644_reg[7]\(3)
    );
\empty_128_fu_240[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_128_fu_240_reg[7]\(4),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_128_fu_240_reg[7]_0\(4),
      O => \p_lcssa51475155_load_reg_644_reg[7]\(4)
    );
\empty_128_fu_240[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_128_fu_240_reg[7]\(5),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_128_fu_240_reg[7]_0\(5),
      O => \p_lcssa51475155_load_reg_644_reg[7]\(5)
    );
\empty_128_fu_240[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_128_fu_240_reg[7]\(6),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_128_fu_240_reg[7]_0\(6),
      O => \p_lcssa51475155_load_reg_644_reg[7]\(6)
    );
\empty_128_fu_240[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_128_fu_240_reg[7]\(7),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_128_fu_240_reg[7]_0\(7),
      O => \p_lcssa51475155_load_reg_644_reg[7]\(7)
    );
\empty_129_fu_244[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_129_fu_244_reg[7]\(0),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(0),
      O => \p_lcssa51485157_load_reg_649_reg[7]\(0)
    );
\empty_129_fu_244[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_129_fu_244_reg[7]\(1),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(1),
      O => \p_lcssa51485157_load_reg_649_reg[7]\(1)
    );
\empty_129_fu_244[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_129_fu_244_reg[7]\(2),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(2),
      O => \p_lcssa51485157_load_reg_649_reg[7]\(2)
    );
\empty_129_fu_244[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_129_fu_244_reg[7]\(3),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(3),
      O => \p_lcssa51485157_load_reg_649_reg[7]\(3)
    );
\empty_129_fu_244[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_129_fu_244_reg[7]\(4),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(4),
      O => \p_lcssa51485157_load_reg_649_reg[7]\(4)
    );
\empty_129_fu_244[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_129_fu_244_reg[7]\(5),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(5),
      O => \p_lcssa51485157_load_reg_649_reg[7]\(5)
    );
\empty_129_fu_244[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_129_fu_244_reg[7]\(6),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(6),
      O => \p_lcssa51485157_load_reg_649_reg[7]\(6)
    );
\empty_129_fu_244[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => \empty_130_fu_248[7]_i_3_n_5\,
      I1 => valid_out(2),
      I2 => \empty_131_fu_252_reg[0]_0\,
      I3 => icmp_ln328_reg_3707_pp0_iter2_reg,
      O => \genblk1[2].v2_reg[2]\(0)
    );
\empty_129_fu_244[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \empty_129_fu_244_reg[7]\(7),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(7),
      O => \p_lcssa51485157_load_reg_649_reg[7]\(7)
    );
\empty_130_fu_248[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_130_fu_248_reg[7]\(0),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(0),
      I3 => \empty_130_fu_248_reg[0]\,
      I4 => \empty_130_fu_248_reg[7]_0\(0),
      O => \p_lcssa51495159_load_reg_654_reg[7]\(0)
    );
\empty_130_fu_248[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_130_fu_248_reg[7]\(1),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(1),
      I3 => \empty_130_fu_248_reg[0]\,
      I4 => \empty_130_fu_248_reg[7]_0\(1),
      O => \p_lcssa51495159_load_reg_654_reg[7]\(1)
    );
\empty_130_fu_248[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_130_fu_248_reg[7]\(2),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(2),
      I3 => \empty_130_fu_248_reg[0]\,
      I4 => \empty_130_fu_248_reg[7]_0\(2),
      O => \p_lcssa51495159_load_reg_654_reg[7]\(2)
    );
\empty_130_fu_248[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_130_fu_248_reg[7]\(3),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(3),
      I3 => \empty_130_fu_248_reg[0]\,
      I4 => \empty_130_fu_248_reg[7]_0\(3),
      O => \p_lcssa51495159_load_reg_654_reg[7]\(3)
    );
\empty_130_fu_248[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_130_fu_248_reg[7]\(4),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(4),
      I3 => \empty_130_fu_248_reg[0]\,
      I4 => \empty_130_fu_248_reg[7]_0\(4),
      O => \p_lcssa51495159_load_reg_654_reg[7]\(4)
    );
\empty_130_fu_248[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_130_fu_248_reg[7]\(5),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(5),
      I3 => \empty_130_fu_248_reg[0]\,
      I4 => \empty_130_fu_248_reg[7]_0\(5),
      O => \p_lcssa51495159_load_reg_654_reg[7]\(5)
    );
\empty_130_fu_248[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_130_fu_248_reg[7]\(6),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(6),
      I3 => \empty_130_fu_248_reg[0]\,
      I4 => \empty_130_fu_248_reg[7]_0\(6),
      O => \p_lcssa51495159_load_reg_654_reg[7]\(6)
    );
\empty_130_fu_248[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => icmp_ln318_reg_3698_pp0_iter1_reg,
      I1 => icmp_ln328_reg_3707_pp0_iter1_reg,
      I2 => valid_out(1),
      I3 => \empty_130_fu_248[7]_i_3_n_5\,
      O => \icmp_ln318_reg_3698_pp0_iter1_reg_reg[0]\(0)
    );
\empty_130_fu_248[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_130_fu_248_reg[7]\(7),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(7),
      I3 => \empty_130_fu_248_reg[0]\,
      I4 => \empty_130_fu_248_reg[7]_0\(7),
      O => \p_lcssa51495159_load_reg_654_reg[7]\(7)
    );
\empty_130_fu_248[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      O => \empty_130_fu_248[7]_i_3_n_5\
    );
\empty_131_fu_252[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_131_fu_252_reg[7]\(0),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_131_fu_252_reg[7]_0\(0),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_131_fu_252_reg[7]_1\(0),
      O => \p_lcssa49705003_load_reg_559_reg[7]\(0)
    );
\empty_131_fu_252[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_131_fu_252_reg[7]\(1),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_131_fu_252_reg[7]_0\(1),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_131_fu_252_reg[7]_1\(1),
      O => \p_lcssa49705003_load_reg_559_reg[7]\(1)
    );
\empty_131_fu_252[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_131_fu_252_reg[7]\(2),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_131_fu_252_reg[7]_0\(2),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_131_fu_252_reg[7]_1\(2),
      O => \p_lcssa49705003_load_reg_559_reg[7]\(2)
    );
\empty_131_fu_252[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_131_fu_252_reg[7]\(3),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_131_fu_252_reg[7]_0\(3),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_131_fu_252_reg[7]_1\(3),
      O => \p_lcssa49705003_load_reg_559_reg[7]\(3)
    );
\empty_131_fu_252[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_131_fu_252_reg[7]\(4),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_131_fu_252_reg[7]_0\(4),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_131_fu_252_reg[7]_1\(4),
      O => \p_lcssa49705003_load_reg_559_reg[7]\(4)
    );
\empty_131_fu_252[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_131_fu_252_reg[7]\(5),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_131_fu_252_reg[7]_0\(5),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_131_fu_252_reg[7]_1\(5),
      O => \p_lcssa49705003_load_reg_559_reg[7]\(5)
    );
\empty_131_fu_252[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_131_fu_252_reg[7]\(6),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_131_fu_252_reg[7]_0\(6),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_131_fu_252_reg[7]_1\(6),
      O => \p_lcssa49705003_load_reg_559_reg[7]\(6)
    );
\empty_131_fu_252[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_131_fu_252_reg[7]\(7),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_131_fu_252_reg[7]_0\(7),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_131_fu_252_reg[7]_1\(7),
      O => \p_lcssa49705003_load_reg_559_reg[7]\(7)
    );
\empty_132_fu_256[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_132_fu_256_reg[7]\(0),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_131_fu_252_reg[7]_0\(0),
      I3 => \empty_132_fu_256_reg[0]\,
      I4 => \empty_132_fu_256_reg[7]_0\(0),
      O => \p_lcssa49725005_load_reg_564_reg[7]\(0)
    );
\empty_132_fu_256[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_132_fu_256_reg[7]\(1),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_131_fu_252_reg[7]_0\(1),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_132_fu_256_reg[7]_0\(1),
      O => \p_lcssa49725005_load_reg_564_reg[7]\(1)
    );
\empty_132_fu_256[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_132_fu_256_reg[7]\(2),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_131_fu_252_reg[7]_0\(2),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_132_fu_256_reg[7]_0\(2),
      O => \p_lcssa49725005_load_reg_564_reg[7]\(2)
    );
\empty_132_fu_256[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_132_fu_256_reg[7]\(3),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_131_fu_252_reg[7]_0\(3),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_132_fu_256_reg[7]_0\(3),
      O => \p_lcssa49725005_load_reg_564_reg[7]\(3)
    );
\empty_132_fu_256[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_132_fu_256_reg[7]\(4),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_131_fu_252_reg[7]_0\(4),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_132_fu_256_reg[7]_0\(4),
      O => \p_lcssa49725005_load_reg_564_reg[7]\(4)
    );
\empty_132_fu_256[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_132_fu_256_reg[7]\(5),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_131_fu_252_reg[7]_0\(5),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_132_fu_256_reg[7]_0\(5),
      O => \p_lcssa49725005_load_reg_564_reg[7]\(5)
    );
\empty_132_fu_256[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_132_fu_256_reg[7]\(6),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_131_fu_252_reg[7]_0\(6),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_132_fu_256_reg[7]_0\(6),
      O => \p_lcssa49725005_load_reg_564_reg[7]\(6)
    );
\empty_132_fu_256[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_132_fu_256_reg[7]\(7),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_131_fu_252_reg[7]_0\(7),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_132_fu_256_reg[7]_0\(7),
      O => \p_lcssa49725005_load_reg_564_reg[7]\(7)
    );
\empty_133_fu_260[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_133_fu_260_reg[7]\(0),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_131_fu_252_reg[7]_0\(0),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_133_fu_260_reg[7]_0\(0),
      O => \p_lcssa49735007_load_reg_569_reg[7]\(0)
    );
\empty_133_fu_260[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_133_fu_260_reg[7]\(1),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_131_fu_252_reg[7]_0\(1),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_133_fu_260_reg[7]_0\(1),
      O => \p_lcssa49735007_load_reg_569_reg[7]\(1)
    );
\empty_133_fu_260[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_133_fu_260_reg[7]\(2),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_131_fu_252_reg[7]_0\(2),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_133_fu_260_reg[7]_0\(2),
      O => \p_lcssa49735007_load_reg_569_reg[7]\(2)
    );
\empty_133_fu_260[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_133_fu_260_reg[7]\(3),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_131_fu_252_reg[7]_0\(3),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_133_fu_260_reg[7]_0\(3),
      O => \p_lcssa49735007_load_reg_569_reg[7]\(3)
    );
\empty_133_fu_260[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_133_fu_260_reg[7]\(4),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_131_fu_252_reg[7]_0\(4),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_133_fu_260_reg[7]_0\(4),
      O => \p_lcssa49735007_load_reg_569_reg[7]\(4)
    );
\empty_133_fu_260[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_133_fu_260_reg[7]\(5),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_131_fu_252_reg[7]_0\(5),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_133_fu_260_reg[7]_0\(5),
      O => \p_lcssa49735007_load_reg_569_reg[7]\(5)
    );
\empty_133_fu_260[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_133_fu_260_reg[7]\(6),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_131_fu_252_reg[7]_0\(6),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_133_fu_260_reg[7]_0\(6),
      O => \p_lcssa49735007_load_reg_569_reg[7]\(6)
    );
\empty_133_fu_260[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_133_fu_260_reg[7]\(7),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_131_fu_252_reg[7]_0\(7),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_133_fu_260_reg[7]_0\(7),
      O => \p_lcssa49735007_load_reg_569_reg[7]\(7)
    );
\empty_134_fu_264[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_134_fu_264_reg[7]\(0),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(0),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_134_fu_264_reg[7]_0\(0),
      O => \p_lcssa49745009_load_reg_574_reg[7]\(0)
    );
\empty_134_fu_264[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_134_fu_264_reg[7]\(1),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(1),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_134_fu_264_reg[7]_0\(1),
      O => \p_lcssa49745009_load_reg_574_reg[7]\(1)
    );
\empty_134_fu_264[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_134_fu_264_reg[7]\(2),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(2),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_134_fu_264_reg[7]_0\(2),
      O => \p_lcssa49745009_load_reg_574_reg[7]\(2)
    );
\empty_134_fu_264[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_134_fu_264_reg[7]\(3),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(3),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_134_fu_264_reg[7]_0\(3),
      O => \p_lcssa49745009_load_reg_574_reg[7]\(3)
    );
\empty_134_fu_264[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_134_fu_264_reg[7]\(4),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(4),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_134_fu_264_reg[7]_0\(4),
      O => \p_lcssa49745009_load_reg_574_reg[7]\(4)
    );
\empty_134_fu_264[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_134_fu_264_reg[7]\(5),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(5),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_134_fu_264_reg[7]_0\(5),
      O => \p_lcssa49745009_load_reg_574_reg[7]\(5)
    );
\empty_134_fu_264[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_134_fu_264_reg[7]\(6),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(6),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_134_fu_264_reg[7]_0\(6),
      O => \p_lcssa49745009_load_reg_574_reg[7]\(6)
    );
\empty_134_fu_264[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_134_fu_264_reg[7]\(7),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(7),
      I3 => \empty_132_fu_256_reg[0]\,
      I4 => \empty_134_fu_264_reg[7]_0\(7),
      O => \p_lcssa49745009_load_reg_574_reg[7]\(7)
    );
\empty_135_fu_268[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_135_fu_268_reg[7]\(0),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(0),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_135_fu_268_reg[7]_0\(0),
      O => \p_lcssa49765011_load_reg_579_reg[7]\(0)
    );
\empty_135_fu_268[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_135_fu_268_reg[7]\(1),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(1),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_135_fu_268_reg[7]_0\(1),
      O => \p_lcssa49765011_load_reg_579_reg[7]\(1)
    );
\empty_135_fu_268[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_135_fu_268_reg[7]\(2),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(2),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_135_fu_268_reg[7]_0\(2),
      O => \p_lcssa49765011_load_reg_579_reg[7]\(2)
    );
\empty_135_fu_268[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_135_fu_268_reg[7]\(3),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(3),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_135_fu_268_reg[7]_0\(3),
      O => \p_lcssa49765011_load_reg_579_reg[7]\(3)
    );
\empty_135_fu_268[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_135_fu_268_reg[7]\(4),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(4),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_135_fu_268_reg[7]_0\(4),
      O => \p_lcssa49765011_load_reg_579_reg[7]\(4)
    );
\empty_135_fu_268[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_135_fu_268_reg[7]\(5),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(5),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_135_fu_268_reg[7]_0\(5),
      O => \p_lcssa49765011_load_reg_579_reg[7]\(5)
    );
\empty_135_fu_268[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_135_fu_268_reg[7]\(6),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(6),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_135_fu_268_reg[7]_0\(6),
      O => \p_lcssa49765011_load_reg_579_reg[7]\(6)
    );
\empty_135_fu_268[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_135_fu_268_reg[7]\(7),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(7),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_135_fu_268_reg[7]_0\(7),
      O => \p_lcssa49765011_load_reg_579_reg[7]\(7)
    );
\empty_136_fu_272[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_136_fu_272_reg[7]\(0),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(0),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_136_fu_272_reg[7]_0\(0),
      O => \p_lcssa49775013_load_reg_584_reg[7]\(0)
    );
\empty_136_fu_272[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_136_fu_272_reg[7]\(1),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(1),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_136_fu_272_reg[7]_0\(1),
      O => \p_lcssa49775013_load_reg_584_reg[7]\(1)
    );
\empty_136_fu_272[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_136_fu_272_reg[7]\(2),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(2),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_136_fu_272_reg[7]_0\(2),
      O => \p_lcssa49775013_load_reg_584_reg[7]\(2)
    );
\empty_136_fu_272[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_136_fu_272_reg[7]\(3),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(3),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_136_fu_272_reg[7]_0\(3),
      O => \p_lcssa49775013_load_reg_584_reg[7]\(3)
    );
\empty_136_fu_272[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_136_fu_272_reg[7]\(4),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(4),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_136_fu_272_reg[7]_0\(4),
      O => \p_lcssa49775013_load_reg_584_reg[7]\(4)
    );
\empty_136_fu_272[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_136_fu_272_reg[7]\(5),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(5),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_136_fu_272_reg[7]_0\(5),
      O => \p_lcssa49775013_load_reg_584_reg[7]\(5)
    );
\empty_136_fu_272[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_136_fu_272_reg[7]\(6),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(6),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_136_fu_272_reg[7]_0\(6),
      O => \p_lcssa49775013_load_reg_584_reg[7]\(6)
    );
\empty_136_fu_272[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_136_fu_272_reg[7]\(7),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => DOUTBDOUT(7),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_136_fu_272_reg[7]_0\(7),
      O => \p_lcssa49775013_load_reg_584_reg[7]\(7)
    );
\empty_137_fu_276[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_137_fu_276_reg[7]\(0),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_137_fu_276_reg[7]_0\(0),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_137_fu_276_reg[7]_1\(0),
      O => \p_lcssa49785015_load_reg_589_reg[7]\(0)
    );
\empty_137_fu_276[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_137_fu_276_reg[7]\(1),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_137_fu_276_reg[7]_0\(1),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_137_fu_276_reg[7]_1\(1),
      O => \p_lcssa49785015_load_reg_589_reg[7]\(1)
    );
\empty_137_fu_276[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_137_fu_276_reg[7]\(2),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_137_fu_276_reg[7]_0\(2),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_137_fu_276_reg[7]_1\(2),
      O => \p_lcssa49785015_load_reg_589_reg[7]\(2)
    );
\empty_137_fu_276[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_137_fu_276_reg[7]\(3),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_137_fu_276_reg[7]_0\(3),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_137_fu_276_reg[7]_1\(3),
      O => \p_lcssa49785015_load_reg_589_reg[7]\(3)
    );
\empty_137_fu_276[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_137_fu_276_reg[7]\(4),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_137_fu_276_reg[7]_0\(4),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_137_fu_276_reg[7]_1\(4),
      O => \p_lcssa49785015_load_reg_589_reg[7]\(4)
    );
\empty_137_fu_276[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_137_fu_276_reg[7]\(5),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_137_fu_276_reg[7]_0\(5),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_137_fu_276_reg[7]_1\(5),
      O => \p_lcssa49785015_load_reg_589_reg[7]\(5)
    );
\empty_137_fu_276[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_137_fu_276_reg[7]\(6),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_137_fu_276_reg[7]_0\(6),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_137_fu_276_reg[7]_1\(6),
      O => \p_lcssa49785015_load_reg_589_reg[7]\(6)
    );
\empty_137_fu_276[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_137_fu_276_reg[7]\(7),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_137_fu_276_reg[7]_0\(7),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_137_fu_276_reg[7]_1\(7),
      O => \p_lcssa49785015_load_reg_589_reg[7]\(7)
    );
\empty_138_fu_280[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_138_fu_280_reg[7]\(0),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_137_fu_276_reg[7]_0\(0),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_138_fu_280_reg[7]_0\(0),
      O => \p_lcssa49805017_load_reg_594_reg[7]\(0)
    );
\empty_138_fu_280[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_138_fu_280_reg[7]\(1),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_137_fu_276_reg[7]_0\(1),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_138_fu_280_reg[7]_0\(1),
      O => \p_lcssa49805017_load_reg_594_reg[7]\(1)
    );
\empty_138_fu_280[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_138_fu_280_reg[7]\(2),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_137_fu_276_reg[7]_0\(2),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_138_fu_280_reg[7]_0\(2),
      O => \p_lcssa49805017_load_reg_594_reg[7]\(2)
    );
\empty_138_fu_280[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_138_fu_280_reg[7]\(3),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_137_fu_276_reg[7]_0\(3),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_138_fu_280_reg[7]_0\(3),
      O => \p_lcssa49805017_load_reg_594_reg[7]\(3)
    );
\empty_138_fu_280[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_138_fu_280_reg[7]\(4),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_137_fu_276_reg[7]_0\(4),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_138_fu_280_reg[7]_0\(4),
      O => \p_lcssa49805017_load_reg_594_reg[7]\(4)
    );
\empty_138_fu_280[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_138_fu_280_reg[7]\(5),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_137_fu_276_reg[7]_0\(5),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_138_fu_280_reg[7]_0\(5),
      O => \p_lcssa49805017_load_reg_594_reg[7]\(5)
    );
\empty_138_fu_280[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_138_fu_280_reg[7]\(6),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_137_fu_276_reg[7]_0\(6),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_138_fu_280_reg[7]_0\(6),
      O => \p_lcssa49805017_load_reg_594_reg[7]\(6)
    );
\empty_138_fu_280[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_138_fu_280_reg[7]\(7),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_137_fu_276_reg[7]_0\(7),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_138_fu_280_reg[7]_0\(7),
      O => \p_lcssa49805017_load_reg_594_reg[7]\(7)
    );
\empty_139_fu_284[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_139_fu_284_reg[7]\(0),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_137_fu_276_reg[7]_0\(0),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_139_fu_284_reg[7]_0\(0),
      O => \p_lcssa49815019_load_reg_599_reg[7]\(0)
    );
\empty_139_fu_284[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_139_fu_284_reg[7]\(1),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_137_fu_276_reg[7]_0\(1),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_139_fu_284_reg[7]_0\(1),
      O => \p_lcssa49815019_load_reg_599_reg[7]\(1)
    );
\empty_139_fu_284[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_139_fu_284_reg[7]\(2),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_137_fu_276_reg[7]_0\(2),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_139_fu_284_reg[7]_0\(2),
      O => \p_lcssa49815019_load_reg_599_reg[7]\(2)
    );
\empty_139_fu_284[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_139_fu_284_reg[7]\(3),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_137_fu_276_reg[7]_0\(3),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_139_fu_284_reg[7]_0\(3),
      O => \p_lcssa49815019_load_reg_599_reg[7]\(3)
    );
\empty_139_fu_284[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_139_fu_284_reg[7]\(4),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_137_fu_276_reg[7]_0\(4),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_139_fu_284_reg[7]_0\(4),
      O => \p_lcssa49815019_load_reg_599_reg[7]\(4)
    );
\empty_139_fu_284[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_139_fu_284_reg[7]\(5),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_137_fu_276_reg[7]_0\(5),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_139_fu_284_reg[7]_0\(5),
      O => \p_lcssa49815019_load_reg_599_reg[7]\(5)
    );
\empty_139_fu_284[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_139_fu_284_reg[7]\(6),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_137_fu_276_reg[7]_0\(6),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_139_fu_284_reg[7]_0\(6),
      O => \p_lcssa49815019_load_reg_599_reg[7]\(6)
    );
\empty_139_fu_284[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_139_fu_284_reg[7]\(7),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_137_fu_276_reg[7]_0\(7),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_139_fu_284_reg[7]_0\(7),
      O => \p_lcssa49815019_load_reg_599_reg[7]\(7)
    );
\empty_140_fu_288[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_140_fu_288_reg[7]\(0),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(0),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_140_fu_288_reg[7]_1\(0),
      O => \p_lcssa49825021_load_reg_604_reg[7]\(0)
    );
\empty_140_fu_288[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_140_fu_288_reg[7]\(1),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(1),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_140_fu_288_reg[7]_1\(1),
      O => \p_lcssa49825021_load_reg_604_reg[7]\(1)
    );
\empty_140_fu_288[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_140_fu_288_reg[7]\(2),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(2),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_140_fu_288_reg[7]_1\(2),
      O => \p_lcssa49825021_load_reg_604_reg[7]\(2)
    );
\empty_140_fu_288[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_140_fu_288_reg[7]\(3),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(3),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_140_fu_288_reg[7]_1\(3),
      O => \p_lcssa49825021_load_reg_604_reg[7]\(3)
    );
\empty_140_fu_288[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_140_fu_288_reg[7]\(4),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(4),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_140_fu_288_reg[7]_1\(4),
      O => \p_lcssa49825021_load_reg_604_reg[7]\(4)
    );
\empty_140_fu_288[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_140_fu_288_reg[7]\(5),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(5),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_140_fu_288_reg[7]_1\(5),
      O => \p_lcssa49825021_load_reg_604_reg[7]\(5)
    );
\empty_140_fu_288[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_140_fu_288_reg[7]\(6),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(6),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_140_fu_288_reg[7]_1\(6),
      O => \p_lcssa49825021_load_reg_604_reg[7]\(6)
    );
\empty_140_fu_288[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_140_fu_288_reg[7]\(7),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(7),
      I3 => \empty_132_fu_256_reg[0]\,
      I4 => \empty_140_fu_288_reg[7]_1\(7),
      O => \p_lcssa49825021_load_reg_604_reg[7]\(7)
    );
\empty_141_fu_292[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_141_fu_292_reg[7]\(0),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(0),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_141_fu_292_reg[7]_0\(0),
      O => \p_lcssa49845023_load_reg_609_reg[7]\(0)
    );
\empty_141_fu_292[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_141_fu_292_reg[7]\(1),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(1),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_141_fu_292_reg[7]_0\(1),
      O => \p_lcssa49845023_load_reg_609_reg[7]\(1)
    );
\empty_141_fu_292[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_141_fu_292_reg[7]\(2),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(2),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_141_fu_292_reg[7]_0\(2),
      O => \p_lcssa49845023_load_reg_609_reg[7]\(2)
    );
\empty_141_fu_292[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_141_fu_292_reg[7]\(3),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(3),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_141_fu_292_reg[7]_0\(3),
      O => \p_lcssa49845023_load_reg_609_reg[7]\(3)
    );
\empty_141_fu_292[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_141_fu_292_reg[7]\(4),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(4),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_141_fu_292_reg[7]_0\(4),
      O => \p_lcssa49845023_load_reg_609_reg[7]\(4)
    );
\empty_141_fu_292[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_141_fu_292_reg[7]\(5),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(5),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_141_fu_292_reg[7]_0\(5),
      O => \p_lcssa49845023_load_reg_609_reg[7]\(5)
    );
\empty_141_fu_292[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_141_fu_292_reg[7]\(6),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(6),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_141_fu_292_reg[7]_0\(6),
      O => \p_lcssa49845023_load_reg_609_reg[7]\(6)
    );
\empty_141_fu_292[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_141_fu_292_reg[7]\(7),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(7),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_141_fu_292_reg[7]_0\(7),
      O => \p_lcssa49845023_load_reg_609_reg[7]\(7)
    );
\empty_142_fu_296[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_142_fu_296_reg[7]\(0),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(0),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_142_fu_296_reg[7]_0\(0),
      O => \p_lcssa49855025_load_reg_614_reg[7]\(0)
    );
\empty_142_fu_296[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_142_fu_296_reg[7]\(1),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(1),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_142_fu_296_reg[7]_0\(1),
      O => \p_lcssa49855025_load_reg_614_reg[7]\(1)
    );
\empty_142_fu_296[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_142_fu_296_reg[7]\(2),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(2),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_142_fu_296_reg[7]_0\(2),
      O => \p_lcssa49855025_load_reg_614_reg[7]\(2)
    );
\empty_142_fu_296[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_142_fu_296_reg[7]\(3),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(3),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_142_fu_296_reg[7]_0\(3),
      O => \p_lcssa49855025_load_reg_614_reg[7]\(3)
    );
\empty_142_fu_296[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_142_fu_296_reg[7]\(4),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(4),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_142_fu_296_reg[7]_0\(4),
      O => \p_lcssa49855025_load_reg_614_reg[7]\(4)
    );
\empty_142_fu_296[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_142_fu_296_reg[7]\(5),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(5),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_142_fu_296_reg[7]_0\(5),
      O => \p_lcssa49855025_load_reg_614_reg[7]\(5)
    );
\empty_142_fu_296[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_142_fu_296_reg[7]\(6),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(6),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_142_fu_296_reg[7]_0\(6),
      O => \p_lcssa49855025_load_reg_614_reg[7]\(6)
    );
\empty_142_fu_296[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_142_fu_296_reg[7]\(7),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_140_fu_288_reg[7]_0\(7),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_142_fu_296_reg[7]_0\(7),
      O => \p_lcssa49855025_load_reg_614_reg[7]\(7)
    );
\empty_143_fu_300[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_143_fu_300_reg[7]\(0),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_143_fu_300_reg[7]_0\(0),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_143_fu_300_reg[7]_1\(0),
      O => \p_lcssa49865027_load_reg_619_reg[7]\(0)
    );
\empty_143_fu_300[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_143_fu_300_reg[7]\(1),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_143_fu_300_reg[7]_0\(1),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_143_fu_300_reg[7]_1\(1),
      O => \p_lcssa49865027_load_reg_619_reg[7]\(1)
    );
\empty_143_fu_300[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_143_fu_300_reg[7]\(2),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_143_fu_300_reg[7]_0\(2),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_143_fu_300_reg[7]_1\(2),
      O => \p_lcssa49865027_load_reg_619_reg[7]\(2)
    );
\empty_143_fu_300[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_143_fu_300_reg[7]\(3),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_143_fu_300_reg[7]_0\(3),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_143_fu_300_reg[7]_1\(3),
      O => \p_lcssa49865027_load_reg_619_reg[7]\(3)
    );
\empty_143_fu_300[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_143_fu_300_reg[7]\(4),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_143_fu_300_reg[7]_0\(4),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_143_fu_300_reg[7]_1\(4),
      O => \p_lcssa49865027_load_reg_619_reg[7]\(4)
    );
\empty_143_fu_300[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_143_fu_300_reg[7]\(5),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_143_fu_300_reg[7]_0\(5),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_143_fu_300_reg[7]_1\(5),
      O => \p_lcssa49865027_load_reg_619_reg[7]\(5)
    );
\empty_143_fu_300[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_143_fu_300_reg[7]\(6),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_143_fu_300_reg[7]_0\(6),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_143_fu_300_reg[7]_1\(6),
      O => \p_lcssa49865027_load_reg_619_reg[7]\(6)
    );
\empty_143_fu_300[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_143_fu_300_reg[7]\(7),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_143_fu_300_reg[7]_0\(7),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_143_fu_300_reg[7]_1\(7),
      O => \p_lcssa49865027_load_reg_619_reg[7]\(7)
    );
\empty_144_fu_304[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_144_fu_304_reg[7]_0\(0),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_143_fu_300_reg[7]_0\(0),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_144_fu_304_reg[7]_1\(0),
      O => \p_lcssa49885029_load_reg_624_reg[7]\(0)
    );
\empty_144_fu_304[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_144_fu_304_reg[7]_0\(1),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_143_fu_300_reg[7]_0\(1),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_144_fu_304_reg[7]_1\(1),
      O => \p_lcssa49885029_load_reg_624_reg[7]\(1)
    );
\empty_144_fu_304[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_144_fu_304_reg[7]_0\(2),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_143_fu_300_reg[7]_0\(2),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_144_fu_304_reg[7]_1\(2),
      O => \p_lcssa49885029_load_reg_624_reg[7]\(2)
    );
\empty_144_fu_304[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_144_fu_304_reg[7]_0\(3),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_143_fu_300_reg[7]_0\(3),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_144_fu_304_reg[7]_1\(3),
      O => \p_lcssa49885029_load_reg_624_reg[7]\(3)
    );
\empty_144_fu_304[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_144_fu_304_reg[7]_0\(4),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_143_fu_300_reg[7]_0\(4),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_144_fu_304_reg[7]_1\(4),
      O => \p_lcssa49885029_load_reg_624_reg[7]\(4)
    );
\empty_144_fu_304[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_144_fu_304_reg[7]_0\(5),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_143_fu_300_reg[7]_0\(5),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_144_fu_304_reg[7]_1\(5),
      O => \p_lcssa49885029_load_reg_624_reg[7]\(5)
    );
\empty_144_fu_304[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_144_fu_304_reg[7]_0\(6),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_143_fu_300_reg[7]_0\(6),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_144_fu_304_reg[7]_1\(6),
      O => \p_lcssa49885029_load_reg_624_reg[7]\(6)
    );
\empty_144_fu_304[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_144_fu_304_reg[7]_0\(7),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_143_fu_300_reg[7]_0\(7),
      I3 => \empty_144_fu_304_reg[7]\,
      I4 => \empty_144_fu_304_reg[7]_1\(7),
      O => \p_lcssa49885029_load_reg_624_reg[7]\(7)
    );
\empty_145_fu_308[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_145_fu_308_reg[7]\(0),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_143_fu_300_reg[7]_0\(0),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_145_fu_308_reg[7]_0\(0),
      O => \p_lcssa49895031_load_reg_629_reg[7]\(0)
    );
\empty_145_fu_308[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_145_fu_308_reg[7]\(1),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_143_fu_300_reg[7]_0\(1),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_145_fu_308_reg[7]_0\(1),
      O => \p_lcssa49895031_load_reg_629_reg[7]\(1)
    );
\empty_145_fu_308[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_145_fu_308_reg[7]\(2),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_143_fu_300_reg[7]_0\(2),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_145_fu_308_reg[7]_0\(2),
      O => \p_lcssa49895031_load_reg_629_reg[7]\(2)
    );
\empty_145_fu_308[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_145_fu_308_reg[7]\(3),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_143_fu_300_reg[7]_0\(3),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_145_fu_308_reg[7]_0\(3),
      O => \p_lcssa49895031_load_reg_629_reg[7]\(3)
    );
\empty_145_fu_308[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_145_fu_308_reg[7]\(4),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_143_fu_300_reg[7]_0\(4),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_145_fu_308_reg[7]_0\(4),
      O => \p_lcssa49895031_load_reg_629_reg[7]\(4)
    );
\empty_145_fu_308[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_145_fu_308_reg[7]\(5),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_143_fu_300_reg[7]_0\(5),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_145_fu_308_reg[7]_0\(5),
      O => \p_lcssa49895031_load_reg_629_reg[7]\(5)
    );
\empty_145_fu_308[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_145_fu_308_reg[7]\(6),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_143_fu_300_reg[7]_0\(6),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_145_fu_308_reg[7]_0\(6),
      O => \p_lcssa49895031_load_reg_629_reg[7]\(6)
    );
\empty_145_fu_308[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \empty_130_fu_248[7]_i_3_n_5\,
      I1 => \empty_131_fu_252_reg[0]_0\,
      I2 => valid_out(2),
      O => E(0)
    );
\empty_145_fu_308[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \empty_145_fu_308_reg[7]\(7),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      I2 => \empty_143_fu_300_reg[7]_0\(7),
      I3 => \empty_131_fu_252_reg[0]\,
      I4 => \empty_145_fu_308_reg[7]_0\(7),
      O => \p_lcssa49895031_load_reg_629_reg[7]\(7)
    );
frp_pipeline_valid_U_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2000000"
    )
        port map (
      I0 => frp_pipeline_valid_U_i_3_n_5,
      I1 => \genblk1[0].v2_reg[0]\,
      I2 => frp_pipeline_valid_U_i_5_n_5,
      I3 => pf_ready,
      I4 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      O => valid_in
    );
frp_pipeline_valid_U_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFB0BB2022"
    )
        port map (
      I0 => \ap_frp_data_req_imgBayer[2]_i_2_n_5\,
      I1 => Q(0),
      I2 => \genblk1[0].v2_reg[0]_0\(1),
      I3 => Q(1),
      I4 => \genblk1[0].v2_reg[0]_0\(0),
      I5 => \genblk1[0].v2_reg[0]_1\,
      O => frp_pipeline_valid_U_i_3_n_5
    );
frp_pipeline_valid_U_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => frp_pipeline_valid_U_i_7_n_5,
      I1 => Q(3),
      I2 => Q(4),
      I3 => Q(1),
      I4 => Q(2),
      O => frp_pipeline_valid_U_i_5_n_5
    );
frp_pipeline_valid_U_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(0),
      I1 => cmp84_reg_669,
      I2 => \ap_frp_data_req_imgBayer_reg[0]\(0),
      I3 => CO(0),
      O => frp_pipeline_valid_U_i_7_n_5
    );
grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]\(0),
      I1 => CO(0),
      I2 => valid_out(0),
      I3 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      O => \ap_CS_fsm_reg[2]_0\
    );
icmp_ln318_fu_936_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(15),
      I3 => \icmp_ln318_reg_3698_reg[0]\(15),
      I4 => \x_fu_228_reg[16]_0\(16),
      I5 => \icmp_ln318_reg_3698_reg[0]\(16),
      O => S(5)
    );
icmp_ln318_fu_936_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(10),
      O => x_fu_228(10)
    );
icmp_ln318_fu_936_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(9),
      O => x_fu_228(9)
    );
icmp_ln318_fu_936_p2_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(11),
      O => x_fu_228(11)
    );
icmp_ln318_fu_936_p2_carry_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(7),
      O => x_fu_228(7)
    );
icmp_ln318_fu_936_p2_carry_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(6),
      O => x_fu_228(6)
    );
icmp_ln318_fu_936_p2_carry_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(8),
      O => x_fu_228(8)
    );
icmp_ln318_fu_936_p2_carry_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(4),
      O => x_fu_228(4)
    );
icmp_ln318_fu_936_p2_carry_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(3),
      O => x_fu_228(3)
    );
icmp_ln318_fu_936_p2_carry_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(5),
      O => x_fu_228(5)
    );
icmp_ln318_fu_936_p2_carry_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(1),
      O => x_fu_228(1)
    );
icmp_ln318_fu_936_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => x_fu_228(13),
      I1 => \icmp_ln318_reg_3698_reg[0]\(13),
      I2 => \icmp_ln318_reg_3698_reg[0]\(12),
      I3 => x_fu_228(12),
      I4 => \icmp_ln318_reg_3698_reg[0]\(14),
      I5 => x_fu_228(14),
      O => S(4)
    );
icmp_ln318_fu_936_p2_carry_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(2),
      O => x_fu_228(2)
    );
icmp_ln318_fu_936_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => x_fu_228(10),
      I1 => \icmp_ln318_reg_3698_reg[0]\(10),
      I2 => \icmp_ln318_reg_3698_reg[0]\(9),
      I3 => x_fu_228(9),
      I4 => \icmp_ln318_reg_3698_reg[0]\(11),
      I5 => x_fu_228(11),
      O => S(3)
    );
icmp_ln318_fu_936_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => x_fu_228(7),
      I1 => \icmp_ln318_reg_3698_reg[0]\(7),
      I2 => \icmp_ln318_reg_3698_reg[0]\(6),
      I3 => x_fu_228(6),
      I4 => \icmp_ln318_reg_3698_reg[0]\(8),
      I5 => x_fu_228(8),
      O => S(2)
    );
icmp_ln318_fu_936_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => x_fu_228(4),
      I1 => \icmp_ln318_reg_3698_reg[0]\(4),
      I2 => \icmp_ln318_reg_3698_reg[0]\(3),
      I3 => x_fu_228(3),
      I4 => \icmp_ln318_reg_3698_reg[0]\(5),
      I5 => x_fu_228(5),
      O => S(1)
    );
icmp_ln318_fu_936_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => x_fu_228(0),
      I1 => \icmp_ln318_reg_3698_reg[0]\(0),
      I2 => \icmp_ln318_reg_3698_reg[0]\(1),
      I3 => x_fu_228(1),
      I4 => \icmp_ln318_reg_3698_reg[0]\(2),
      I5 => x_fu_228(2),
      O => S(0)
    );
icmp_ln318_fu_936_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(13),
      O => x_fu_228(13)
    );
icmp_ln318_fu_936_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(12),
      O => x_fu_228(12)
    );
icmp_ln318_fu_936_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(14),
      O => x_fu_228(14)
    );
\icmp_ln328_fu_958_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(16),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg(0)
    );
icmp_ln328_fu_958_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F880F0F8FF80F0"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => icmp_ln328_fu_958_p2_carry(15),
      I3 => \x_fu_228_reg[16]_0\(15),
      I4 => icmp_ln328_fu_958_p2_carry(14),
      I5 => \x_fu_228_reg[16]_0\(14),
      O => DI(7)
    );
icmp_ln328_fu_958_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(13),
      I3 => icmp_ln328_fu_958_p2_carry(13),
      I4 => \x_fu_228_reg[16]_0\(12),
      I5 => icmp_ln328_fu_958_p2_carry(12),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_1(6)
    );
icmp_ln328_fu_958_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(11),
      I3 => icmp_ln328_fu_958_p2_carry(11),
      I4 => \x_fu_228_reg[16]_0\(10),
      I5 => icmp_ln328_fu_958_p2_carry(10),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_1(5)
    );
icmp_ln328_fu_958_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(9),
      I3 => icmp_ln328_fu_958_p2_carry(9),
      I4 => \x_fu_228_reg[16]_0\(8),
      I5 => icmp_ln328_fu_958_p2_carry(8),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_1(4)
    );
icmp_ln328_fu_958_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(7),
      I3 => icmp_ln328_fu_958_p2_carry(7),
      I4 => \x_fu_228_reg[16]_0\(6),
      I5 => icmp_ln328_fu_958_p2_carry(6),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_1(3)
    );
icmp_ln328_fu_958_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(5),
      I3 => icmp_ln328_fu_958_p2_carry(5),
      I4 => \x_fu_228_reg[16]_0\(4),
      I5 => icmp_ln328_fu_958_p2_carry(4),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_1(2)
    );
icmp_ln328_fu_958_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(3),
      I3 => icmp_ln328_fu_958_p2_carry(3),
      I4 => \x_fu_228_reg[16]_0\(2),
      I5 => icmp_ln328_fu_958_p2_carry(2),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_1(1)
    );
icmp_ln328_fu_958_p2_carry_i_16: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(1),
      I3 => icmp_ln328_fu_958_p2_carry(1),
      I4 => \x_fu_228_reg[16]_0\(0),
      I5 => icmp_ln328_fu_958_p2_carry(0),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_1(0)
    );
icmp_ln328_fu_958_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F880F0F8FF80F0"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => icmp_ln328_fu_958_p2_carry(13),
      I3 => \x_fu_228_reg[16]_0\(13),
      I4 => icmp_ln328_fu_958_p2_carry(12),
      I5 => \x_fu_228_reg[16]_0\(12),
      O => DI(6)
    );
icmp_ln328_fu_958_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F880F0F8FF80F0"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => icmp_ln328_fu_958_p2_carry(11),
      I3 => \x_fu_228_reg[16]_0\(11),
      I4 => icmp_ln328_fu_958_p2_carry(10),
      I5 => \x_fu_228_reg[16]_0\(10),
      O => DI(5)
    );
icmp_ln328_fu_958_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F880F0F8FF80F0"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => icmp_ln328_fu_958_p2_carry(9),
      I3 => \x_fu_228_reg[16]_0\(9),
      I4 => icmp_ln328_fu_958_p2_carry(8),
      I5 => \x_fu_228_reg[16]_0\(8),
      O => DI(4)
    );
icmp_ln328_fu_958_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F880F0F8FF80F0"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => icmp_ln328_fu_958_p2_carry(7),
      I3 => \x_fu_228_reg[16]_0\(7),
      I4 => icmp_ln328_fu_958_p2_carry(6),
      I5 => \x_fu_228_reg[16]_0\(6),
      O => DI(3)
    );
icmp_ln328_fu_958_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F880F0F8FF80F0"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => icmp_ln328_fu_958_p2_carry(5),
      I3 => \x_fu_228_reg[16]_0\(5),
      I4 => icmp_ln328_fu_958_p2_carry(4),
      I5 => \x_fu_228_reg[16]_0\(4),
      O => DI(2)
    );
icmp_ln328_fu_958_p2_carry_i_7: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F880F0F8FF80F0"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => icmp_ln328_fu_958_p2_carry(3),
      I3 => \x_fu_228_reg[16]_0\(3),
      I4 => icmp_ln328_fu_958_p2_carry(2),
      I5 => \x_fu_228_reg[16]_0\(2),
      O => DI(1)
    );
icmp_ln328_fu_958_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"88F880F0F8FF80F0"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => icmp_ln328_fu_958_p2_carry(1),
      I3 => \x_fu_228_reg[16]_0\(1),
      I4 => icmp_ln328_fu_958_p2_carry(0),
      I5 => \x_fu_228_reg[16]_0\(0),
      O => DI(0)
    );
icmp_ln328_fu_958_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"700700000088708F"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(15),
      I3 => icmp_ln328_fu_958_p2_carry(15),
      I4 => \x_fu_228_reg[16]_0\(14),
      I5 => icmp_ln328_fu_958_p2_carry(14),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_1(7)
    );
\icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009969"
    )
        port map (
      I0 => x_phase_reg_545,
      I1 => \icmp_ln439_reg_3735_pp0_iter17_reg_reg[0]__0\(0),
      I2 => \x_fu_228_reg[16]_0\(0),
      I3 => \empty_130_fu_248[7]_i_3_n_5\,
      I4 => \icmp_ln439_reg_3735_pp0_iter17_reg_reg[0]__0_0\,
      O => icmp_ln439_fu_980_p2
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_2_n_20\,
      I1 => out_y_reg_659(0),
      O => or_ln585_fu_986_p2(0)
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(11),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_10_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(10),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_11_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(9),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_12_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(8),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_13_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \empty_130_fu_248[7]_i_3_n_5\,
      I1 => \x_fu_228_reg[16]_0\(15),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_14_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \empty_130_fu_248[7]_i_3_n_5\,
      I1 => \x_fu_228_reg[16]_0\(14),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_15_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \empty_130_fu_248[7]_i_3_n_5\,
      I1 => \x_fu_228_reg[16]_0\(13),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_16_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \empty_130_fu_248[7]_i_3_n_5\,
      I1 => \x_fu_228_reg[16]_0\(12),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_17_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \empty_130_fu_248[7]_i_3_n_5\,
      I1 => \x_fu_228_reg[16]_0\(11),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_18_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \empty_130_fu_248[7]_i_3_n_5\,
      I1 => \x_fu_228_reg[16]_0\(10),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_19_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_3_n_5\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_2_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_2_O_UNCONNECTED\(7 downto 1),
      O(0) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_2_n_20\,
      S(7 downto 1) => B"0000000",
      S(0) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_4_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \empty_130_fu_248[7]_i_3_n_5\,
      I1 => \x_fu_228_reg[16]_0\(9),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_20_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \empty_130_fu_248[7]_i_3_n_5\,
      I1 => \x_fu_228_reg[16]_0\(8),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_21_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_22\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(7),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_22_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_23\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(6),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_23_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_24\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(5),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_24_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(4),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_25_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_26\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(3),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_26_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_27\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(2),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_27_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_28\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(1),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_28_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_29\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \empty_130_fu_248[7]_i_3_n_5\,
      I1 => \x_fu_228_reg[16]_0\(7),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_29_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_5_n_5\,
      CI_TOP => '0',
      CO(7) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_3_n_5\,
      CO(6) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_3_n_6\,
      CO(5) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_3_n_7\,
      CO(4) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_3_n_8\,
      CO(3) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_3_n_9\,
      CO(2) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_3_n_10\,
      CO(1) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_3_n_11\,
      CO(0) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_3_n_12\,
      DI(7) => x_fu_228(15),
      DI(6) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_7_n_5\,
      DI(5) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_8_n_5\,
      DI(4) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_9_n_5\,
      DI(3) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_10_n_5\,
      DI(2) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_11_n_5\,
      DI(1) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_12_n_5\,
      DI(0) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_13_n_5\,
      O(7 downto 0) => \NLW_tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_3_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_14_n_5\,
      S(6) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_15_n_5\,
      S(5) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_16_n_5\,
      S(4) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_17_n_5\,
      S(3) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_18_n_5\,
      S(2) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_19_n_5\,
      S(1) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_20_n_5\,
      S(0) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_21_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_30\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \empty_130_fu_248[7]_i_3_n_5\,
      I1 => \x_fu_228_reg[16]_0\(6),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_30_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_31\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \empty_130_fu_248[7]_i_3_n_5\,
      I1 => \x_fu_228_reg[16]_0\(5),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_31_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_32\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \empty_130_fu_248[7]_i_3_n_5\,
      I1 => \x_fu_228_reg[16]_0\(4),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_32_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_33\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \empty_130_fu_248[7]_i_3_n_5\,
      I1 => \x_fu_228_reg[16]_0\(3),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_33_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_34\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \empty_130_fu_248[7]_i_3_n_5\,
      I1 => \x_fu_228_reg[16]_0\(2),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_34_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_35\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \empty_130_fu_248[7]_i_3_n_5\,
      I1 => \x_fu_228_reg[16]_0\(1),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_35_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_36\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(0),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_36_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(16),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_4_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_5_n_5\,
      CO(6) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_5_n_6\,
      CO(5) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_5_n_7\,
      CO(4) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_5_n_8\,
      CO(3) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_5_n_9\,
      CO(2) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_5_n_10\,
      CO(1) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_5_n_11\,
      CO(0) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_5_n_12\,
      DI(7) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_22_n_5\,
      DI(6) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_23_n_5\,
      DI(5) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_24_n_5\,
      DI(4) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_25_n_5\,
      DI(3) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_26_n_5\,
      DI(2) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_27_n_5\,
      DI(1) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_28_n_5\,
      DI(0) => '0',
      O(7 downto 0) => \NLW_tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_5_O_UNCONNECTED\(7 downto 0),
      S(7) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_29_n_5\,
      S(6) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_30_n_5\,
      S(5) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_31_n_5\,
      S(4) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_32_n_5\,
      S(3) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_33_n_5\,
      S(2) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_34_n_5\,
      S(1) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_35_n_5\,
      S(0) => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_36_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \x_fu_228_reg[16]_0\(15),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      O => x_fu_228(15)
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(14),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_7_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(13),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_8_n_5\
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(12),
      O => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_i_9_n_5\
    );
\x_11_reg_3702[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \empty_130_fu_248[7]_i_3_n_5\,
      I1 => \x_fu_228_reg[16]_0\(0),
      O => \x_fu_228_reg[0]\
    );
\x_11_reg_3702[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \x_fu_228_reg[16]_0\(16),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      O => x_fu_228(16)
    );
\x_11_reg_3702[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \x_fu_228_reg[16]_0\(15),
      I1 => \empty_130_fu_248[7]_i_3_n_5\,
      O => \x_11_reg_3702[11]_i_3_n_5\
    );
\x_11_reg_3702[11]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(14),
      O => \x_11_reg_3702[11]_i_4_n_5\
    );
\x_11_reg_3702[11]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(13),
      O => \x_11_reg_3702[11]_i_5_n_5\
    );
\x_11_reg_3702[11]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(12),
      O => \x_11_reg_3702[11]_i_6_n_5\
    );
\x_11_reg_3702[11]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(11),
      O => \x_11_reg_3702[11]_i_7_n_5\
    );
\x_11_reg_3702[11]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(10),
      O => \x_11_reg_3702[11]_i_8_n_5\
    );
\x_11_reg_3702[11]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(9),
      O => \x_11_reg_3702[11]_i_9_n_5\
    );
\x_11_reg_3702[8]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(1),
      O => \x_11_reg_3702[8]_i_10_n_5\
    );
\x_11_reg_3702[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(0),
      O => x_fu_228(0)
    );
\x_11_reg_3702[8]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(8),
      O => \x_11_reg_3702[8]_i_3_n_5\
    );
\x_11_reg_3702[8]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(7),
      O => \x_11_reg_3702[8]_i_4_n_5\
    );
\x_11_reg_3702[8]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(6),
      O => \x_11_reg_3702[8]_i_5_n_5\
    );
\x_11_reg_3702[8]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(5),
      O => \x_11_reg_3702[8]_i_6_n_5\
    );
\x_11_reg_3702[8]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(4),
      O => \x_11_reg_3702[8]_i_7_n_5\
    );
\x_11_reg_3702[8]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(3),
      O => \x_11_reg_3702[8]_i_8_n_5\
    );
\x_11_reg_3702[8]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(2),
      O => \x_11_reg_3702[8]_i_9_n_5\
    );
\x_11_reg_3702_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \x_11_reg_3702_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \NLW_x_11_reg_3702_reg[11]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \x_11_reg_3702_reg[11]_i_1_n_6\,
      CO(5) => \x_11_reg_3702_reg[11]_i_1_n_7\,
      CO(4) => \x_11_reg_3702_reg[11]_i_1_n_8\,
      CO(3) => \x_11_reg_3702_reg[11]_i_1_n_9\,
      CO(2) => \x_11_reg_3702_reg[11]_i_1_n_10\,
      CO(1) => \x_11_reg_3702_reg[11]_i_1_n_11\,
      CO(0) => \x_11_reg_3702_reg[11]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7) => \x_11_reg_3702_reg[11]_i_1_n_13\,
      O(6) => \x_11_reg_3702_reg[11]_i_1_n_14\,
      O(5) => \x_11_reg_3702_reg[11]_i_1_n_15\,
      O(4) => \x_11_reg_3702_reg[11]_i_1_n_16\,
      O(3) => \x_11_reg_3702_reg[11]_i_1_n_17\,
      O(2 downto 0) => \^x_fu_228_reg[16]\(2 downto 0),
      S(7) => x_fu_228(16),
      S(6) => \x_11_reg_3702[11]_i_3_n_5\,
      S(5) => \x_11_reg_3702[11]_i_4_n_5\,
      S(4) => \x_11_reg_3702[11]_i_5_n_5\,
      S(3) => \x_11_reg_3702[11]_i_6_n_5\,
      S(2) => \x_11_reg_3702[11]_i_7_n_5\,
      S(1) => \x_11_reg_3702[11]_i_8_n_5\,
      S(0) => \x_11_reg_3702[11]_i_9_n_5\
    );
\x_11_reg_3702_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => x_fu_228(0),
      CI_TOP => '0',
      CO(7) => \x_11_reg_3702_reg[8]_i_1_n_5\,
      CO(6) => \x_11_reg_3702_reg[8]_i_1_n_6\,
      CO(5) => \x_11_reg_3702_reg[8]_i_1_n_7\,
      CO(4) => \x_11_reg_3702_reg[8]_i_1_n_8\,
      CO(3) => \x_11_reg_3702_reg[8]_i_1_n_9\,
      CO(2) => \x_11_reg_3702_reg[8]_i_1_n_10\,
      CO(1) => \x_11_reg_3702_reg[8]_i_1_n_11\,
      CO(0) => \x_11_reg_3702_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \^o\(7 downto 0),
      S(7) => \x_11_reg_3702[8]_i_3_n_5\,
      S(6) => \x_11_reg_3702[8]_i_4_n_5\,
      S(5) => \x_11_reg_3702[8]_i_5_n_5\,
      S(4) => \x_11_reg_3702[8]_i_6_n_5\,
      S(3) => \x_11_reg_3702[8]_i_7_n_5\,
      S(2) => \x_11_reg_3702[8]_i_8_n_5\,
      S(1) => \x_11_reg_3702[8]_i_9_n_5\,
      S(0) => \x_11_reg_3702[8]_i_10_n_5\
    );
\x_fu_228[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"708F7070"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_fu_228_reg[16]_0\(0),
      I3 => CO(0),
      I4 => valid_out(0),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(0)
    );
\x_fu_228[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F0770000F000"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \^x_fu_228_reg[16]\(1),
      I3 => valid_out(0),
      I4 => CO(0),
      I5 => \x_fu_228_reg[16]_0\(10),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(10)
    );
\x_fu_228[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F0770000F000"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \^x_fu_228_reg[16]\(2),
      I3 => valid_out(0),
      I4 => CO(0),
      I5 => \x_fu_228_reg[16]_0\(11),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(11)
    );
\x_fu_228[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F0770000F000"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_11_reg_3702_reg[11]_i_1_n_17\,
      I3 => valid_out(0),
      I4 => CO(0),
      I5 => \x_fu_228_reg[16]_0\(12),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(12)
    );
\x_fu_228[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F0770000F000"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_11_reg_3702_reg[11]_i_1_n_16\,
      I3 => valid_out(0),
      I4 => CO(0),
      I5 => \x_fu_228_reg[16]_0\(13),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(13)
    );
\x_fu_228[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F0770000F000"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_11_reg_3702_reg[11]_i_1_n_15\,
      I3 => valid_out(0),
      I4 => CO(0),
      I5 => \x_fu_228_reg[16]_0\(14),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(14)
    );
\x_fu_228[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F0770000F000"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_11_reg_3702_reg[11]_i_1_n_14\,
      I3 => valid_out(0),
      I4 => CO(0),
      I5 => \x_fu_228_reg[16]_0\(15),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(15)
    );
\x_fu_228[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F0770000F000"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \x_11_reg_3702_reg[11]_i_1_n_13\,
      I3 => valid_out(0),
      I4 => CO(0),
      I5 => \x_fu_228_reg[16]_0\(16),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(16)
    );
\x_fu_228[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F0770000F000"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \^o\(0),
      I3 => valid_out(0),
      I4 => CO(0),
      I5 => \x_fu_228_reg[16]_0\(1),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(1)
    );
\x_fu_228[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F0770000F000"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \^o\(1),
      I3 => valid_out(0),
      I4 => CO(0),
      I5 => \x_fu_228_reg[16]_0\(2),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(2)
    );
\x_fu_228[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F0770000F000"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \^o\(2),
      I3 => valid_out(0),
      I4 => CO(0),
      I5 => \x_fu_228_reg[16]_0\(3),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(3)
    );
\x_fu_228[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F0770000F000"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \^o\(3),
      I3 => valid_out(0),
      I4 => CO(0),
      I5 => \x_fu_228_reg[16]_0\(4),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(4)
    );
\x_fu_228[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F0770000F000"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \^o\(4),
      I3 => valid_out(0),
      I4 => CO(0),
      I5 => \x_fu_228_reg[16]_0\(5),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(5)
    );
\x_fu_228[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F0770000F000"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \^o\(5),
      I3 => valid_out(0),
      I4 => CO(0),
      I5 => \x_fu_228_reg[16]_0\(6),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(6)
    );
\x_fu_228[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F0770000F000"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \^o\(6),
      I3 => valid_out(0),
      I4 => CO(0),
      I5 => \x_fu_228_reg[16]_0\(7),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(7)
    );
\x_fu_228[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F0770000F000"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \^o\(7),
      I3 => valid_out(0),
      I4 => CO(0),
      I5 => \x_fu_228_reg[16]_0\(8),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(8)
    );
\x_fu_228[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F0770000F000"
    )
        port map (
      I0 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => \^x_fu_228_reg[16]\(0),
      I3 => valid_out(0),
      I4 => CO(0),
      I5 => \x_fu_228_reg[16]_0\(9),
      O => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_21 is
  port (
    \eol_reg_155_reg[0]\ : out STD_LOGIC;
    \s_axis_video_TREADY_int_regslice__1\ : out STD_LOGIC;
    \axi_last_fu_88_reg[0]\ : out STD_LOGIC;
    push : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_sig_allocacmp_j_3 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_loop_init_int_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln166_reg_269_reg[0]\ : out STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0 : out STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_1 : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \eol_reg_155_reg[0]_0\ : in STD_LOGIC;
    \eol_reg_155_reg[0]_1\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \eol_reg_155_reg[0]_2\ : in STD_LOGIC;
    \data_p1_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    imgBayer_full_n : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg : in STD_LOGIC;
    \axi_last_fu_88_reg[0]_0\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \j_fu_80_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln166_reg_269[0]_i_2_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln163_fu_248_p2__22\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_21 : entity is "kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init";
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_21;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_21 is
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal \ap_condition_234__0\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__2_n_5\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__3_n_5\ : STD_LOGIC;
  signal \^axi_last_fu_88_reg[0]\ : STD_LOGIC;
  signal icmp_ln166_fu_195_p2 : STD_LOGIC;
  signal \icmp_ln166_reg_269[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln166_reg_269[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln166_reg_269[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln166_reg_269[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln166_reg_269[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln166_reg_269[0]_i_8_n_5\ : STD_LOGIC;
  signal \j_fu_80[11]_i_3_n_5\ : STD_LOGIC;
  signal \or_ln170_fu_207_p2__3\ : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \ap_CS_fsm[6]_i_2\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__2\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \axi_data_fu_84[7]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_i_1 : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \icmp_ln166_reg_269[0]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \j_fu_80[11]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \j_fu_80[11]_i_2\ : label is "soft_lutpair7";
begin
  \axi_last_fu_88_reg[0]\ <= \^axi_last_fu_88_reg[0]\;
\SRL_SIG_reg[2][0]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000800"
    )
        port map (
      I0 => Q(1),
      I1 => imgBayer_full_n,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \eol_reg_155_reg[0]_2\,
      O => push
    );
ack_in_t_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAAAAAA"
    )
        port map (
      I0 => \data_p1_reg[0]\,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => Q(2),
      I3 => Q(1),
      I4 => \^axi_last_fu_88_reg[0]\,
      O => \s_axis_video_TREADY_int_regslice__1\
    );
\ap_CS_fsm[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4444FF4F44444444"
    )
        port map (
      I0 => \icmp_ln163_fu_248_p2__22\,
      I1 => Q(0),
      I2 => ap_done_cache,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I4 => p_13_in,
      I5 => Q(1),
      O => D(0)
    );
\ap_CS_fsm[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(1),
      I1 => p_13_in,
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I3 => ap_done_cache,
      O => D(1)
    );
\ap_CS_fsm[6]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I1 => icmp_ln166_fu_195_p2,
      I2 => \ap_block_pp0_stage0_11001__0\,
      O => p_13_in
    );
\ap_done_cache_i_1__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => p_13_in,
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_done_cache,
      O => \ap_done_cache_i_1__2_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__2_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_enable_reg_pp0_iter1_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2020000"
    )
        port map (
      I0 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I1 => icmp_ln166_fu_195_p2,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => ap_rst_n,
      O => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_1
    );
\ap_loop_init_int_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD5DD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I4 => p_13_in,
      O => \ap_loop_init_int_i_1__3_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__3_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_fu_84[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00F8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => \^axi_last_fu_88_reg[0]\,
      I3 => \ap_block_pp0_stage0_11001__0\,
      O => E(0)
    );
\axi_data_fu_84[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"202A202A20202A2A"
    )
        port map (
      I0 => \j_fu_80[11]_i_3_n_5\,
      I1 => \eol_reg_155_reg[0]_1\,
      I2 => \ap_condition_234__0\,
      I3 => \axi_last_fu_88_reg[0]_0\,
      I4 => \eol_reg_155_reg[0]_0\,
      I5 => ap_loop_init,
      O => \^axi_last_fu_88_reg[0]\
    );
\eol_reg_155[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0AAA0AAACACA0AA"
    )
        port map (
      I0 => \eol_reg_155_reg[0]_0\,
      I1 => \eol_reg_155_reg[0]_1\,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_loop_init,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \eol_reg_155_reg[0]_2\,
      O => \eol_reg_155_reg[0]\
    );
\eol_reg_155[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      O => ap_loop_init
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A2A2FFA2"
    )
        port map (
      I0 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I1 => icmp_ln166_fu_195_p2,
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => Q(0),
      I4 => \icmp_ln163_fu_248_p2__22\,
      O => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0
    );
\icmp_ln166_reg_269[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => icmp_ln166_fu_195_p2,
      I1 => \ap_block_pp0_stage0_11001__0\,
      I2 => \eol_reg_155_reg[0]_2\,
      O => \icmp_ln166_reg_269_reg[0]\
    );
\icmp_ln166_reg_269[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \icmp_ln166_reg_269[0]_i_3_n_5\,
      I1 => \icmp_ln166_reg_269[0]_i_4_n_5\,
      I2 => \icmp_ln166_reg_269[0]_i_5_n_5\,
      I3 => \icmp_ln166_reg_269[0]_i_6_n_5\,
      I4 => \icmp_ln166_reg_269[0]_i_7_n_5\,
      I5 => \icmp_ln166_reg_269[0]_i_8_n_5\,
      O => icmp_ln166_fu_195_p2
    );
\icmp_ln166_reg_269[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(5),
      I1 => \icmp_ln166_reg_269[0]_i_2_0\(5),
      I2 => \j_fu_80_reg[11]\(2),
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln166_reg_269[0]_i_2_0\(2),
      O => \icmp_ln166_reg_269[0]_i_3_n_5\
    );
\icmp_ln166_reg_269[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(1),
      I1 => \icmp_ln166_reg_269[0]_i_2_0\(1),
      I2 => \j_fu_80_reg[11]\(0),
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln166_reg_269[0]_i_2_0\(0),
      O => \icmp_ln166_reg_269[0]_i_4_n_5\
    );
\icmp_ln166_reg_269[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(4),
      I1 => \icmp_ln166_reg_269[0]_i_2_0\(4),
      I2 => \j_fu_80_reg[11]\(3),
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln166_reg_269[0]_i_2_0\(3),
      O => \icmp_ln166_reg_269[0]_i_5_n_5\
    );
\icmp_ln166_reg_269[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(11),
      I1 => \icmp_ln166_reg_269[0]_i_2_0\(11),
      I2 => \j_fu_80_reg[11]\(8),
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln166_reg_269[0]_i_2_0\(8),
      O => \icmp_ln166_reg_269[0]_i_6_n_5\
    );
\icmp_ln166_reg_269[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(7),
      I1 => \icmp_ln166_reg_269[0]_i_2_0\(7),
      I2 => \j_fu_80_reg[11]\(6),
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln166_reg_269[0]_i_2_0\(6),
      O => \icmp_ln166_reg_269[0]_i_7_n_5\
    );
\icmp_ln166_reg_269[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(10),
      I1 => \icmp_ln166_reg_269[0]_i_2_0\(10),
      I2 => \j_fu_80_reg[11]\(9),
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln166_reg_269[0]_i_2_0\(9),
      O => \icmp_ln166_reg_269[0]_i_8_n_5\
    );
\j_4_fu_201_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(11),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(11)
    );
\j_4_fu_201_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(10),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(10)
    );
\j_4_fu_201_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(9),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(9)
    );
j_4_fu_201_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(0),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(0)
    );
j_4_fu_201_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(8),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(8)
    );
j_4_fu_201_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(7),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(7)
    );
j_4_fu_201_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(6),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(6)
    );
j_4_fu_201_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(5),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(5)
    );
j_4_fu_201_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(4),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(4)
    );
j_4_fu_201_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(3)
    );
j_4_fu_201_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(2),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(2)
    );
j_4_fu_201_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \j_fu_80_reg[11]\(1),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_3(1)
    );
\j_fu_80[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I2 => \j_fu_80_reg[11]\(0),
      O => ap_loop_init_int_reg_0(0)
    );
\j_fu_80[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => \j_fu_80[11]_i_3_n_5\,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I3 => \ap_block_pp0_stage0_11001__0\,
      O => SR(0)
    );
\j_fu_80[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \j_fu_80[11]_i_3_n_5\,
      I1 => \ap_block_pp0_stage0_11001__0\,
      O => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg(0)
    );
\j_fu_80[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I1 => icmp_ln166_fu_195_p2,
      O => \j_fu_80[11]_i_3_n_5\
    );
\j_fu_80[11]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFF00100010"
    )
        port map (
      I0 => \or_ln170_fu_207_p2__3\,
      I1 => ap_enable_reg_pp0_iter1_reg(0),
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      I3 => icmp_ln166_fu_195_p2,
      I4 => imgBayer_full_n,
      I5 => \ap_condition_234__0\,
      O => \ap_block_pp0_stage0_11001__0\
    );
\j_fu_80[11]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E4E4FFE4E4E400E4"
    )
        port map (
      I0 => ap_loop_init,
      I1 => \eol_reg_155_reg[0]_0\,
      I2 => \axi_last_fu_88_reg[0]_0\,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \eol_reg_155_reg[0]_2\,
      I5 => \eol_reg_155_reg[0]_1\,
      O => \or_ln170_fu_207_p2__3\
    );
\j_fu_80[11]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \eol_reg_155_reg[0]_2\,
      O => \ap_condition_234__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_22 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    sof_reg_79 : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg : in STD_LOGIC;
    \axi_data_2_fu_781__0\ : in STD_LOGIC;
    \d_read_reg_22_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_22 : entity is "kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init";
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_22;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_22 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__5_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__2_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_1__4\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__5\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \ap_loop_init_int_i_1__2\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \sof_reg_79[0]_i_1\ : label is "soft_lutpair3";
begin
\ap_CS_fsm[2]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8ADF0000"
    )
        port map (
      I0 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => sof_reg_79,
      I3 => ap_done_cache,
      I4 => \d_read_reg_22_reg[0]\(1),
      I5 => \d_read_reg_22_reg[0]\(0),
      O => D(0)
    );
\ap_CS_fsm[3]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08AA0800"
    )
        port map (
      I0 => \d_read_reg_22_reg[0]\(1),
      I1 => sof_reg_79,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      I4 => ap_done_cache,
      O => D(1)
    );
\ap_done_cache_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F20"
    )
        port map (
      I0 => sof_reg_79,
      I1 => ap_loop_init_int,
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__5_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__5_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77F5FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => Q(0),
      I2 => sof_reg_79,
      I3 => ap_loop_init_int,
      I4 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      O => \ap_loop_init_int_i_1__2_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__2_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_data_2_fu_78[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \axi_data_2_fu_781__0\,
      I1 => ap_loop_init_int,
      I2 => sof_reg_79,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      I4 => Q(0),
      I5 => \d_read_reg_22_reg[0]\(1),
      O => E(0)
    );
\d_read_reg_22[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF75FF00FF20FF00"
    )
        port map (
      I0 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => sof_reg_79,
      I3 => \d_read_reg_22_reg[0]\(2),
      I4 => \d_read_reg_22_reg[0]\(1),
      I5 => ap_done_cache,
      O => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg(0)
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAEE"
    )
        port map (
      I0 => \d_read_reg_22_reg[0]\(0),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => sof_reg_79,
      O => \ap_CS_fsm_reg[1]\
    );
\sof_reg_79[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A200"
    )
        port map (
      I0 => Q(0),
      I1 => sof_reg_79,
      I2 => ap_loop_init_int,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      O => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_23 is
  port (
    ap_loop_init_int_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \axi_data_2_fu_781__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \data_p1_reg[0]\ : out STD_LOGIC;
    \select_ln188_reg_380_reg[0]\ : out STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    eol_1_reg_110 : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    select_ln188_reg_380 : in STD_LOGIC;
    axi_last_4_loc_fu_86 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_23 : entity is "kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init";
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_23;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_23 is
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__6_n_5\ : STD_LOGIC;
  signal \ap_loop_init_int_i_1__4_n_5\ : STD_LOGIC;
  signal \^ap_loop_init_int_reg_0\ : STD_LOGIC;
  signal axi_last_4_loc_fu_860 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of ack_in_t_i_4 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \ap_CS_fsm[8]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_2\ : label is "soft_lutpair0";
begin
  ap_loop_init_int_reg_0 <= \^ap_loop_init_int_reg_0\;
ack_in_t_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0C00"
    )
        port map (
      I0 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY,
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY,
      I2 => Q(1),
      I3 => Q(0),
      I4 => Q(3),
      O => \ap_CS_fsm_reg[5]\
    );
ack_in_t_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0020A020"
    )
        port map (
      I0 => ap_loop_init_int_reg_1(0),
      I1 => eol_1_reg_110,
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      O => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_s_axis_video_TREADY
    );
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0D00"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => p_3_in,
      I3 => Q(3),
      I4 => Q(2),
      O => D(0)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A88"
    )
        port map (
      I0 => Q(3),
      I1 => p_3_in,
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I3 => ap_done_cache,
      O => D(1)
    );
\ap_CS_fsm[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E200"
    )
        port map (
      I0 => eol_1_reg_110,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      O => p_3_in
    );
\ap_done_cache_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => eol_1_reg_110,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I4 => ap_done_cache,
      O => \ap_done_cache_i_1__6_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__6_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
\ap_loop_init_int_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FF5F5FF7F5555"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => eol_1_reg_110,
      O => \ap_loop_init_int_i_1__4_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__4_n_5\,
      Q => \^ap_loop_init_int_reg_0\,
      R => '0'
    );
\axi_data_2_fu_78[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F020A02000000000"
    )
        port map (
      I0 => ap_loop_init_int_reg_1(0),
      I1 => eol_1_reg_110,
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      I5 => Q(3),
      O => \axi_data_2_fu_781__0\
    );
\axi_last_4_loc_fu_86[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BF80FFFFBF800000"
    )
        port map (
      I0 => select_ln188_reg_380,
      I1 => \^ap_loop_init_int_reg_0\,
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I3 => eol_1_reg_110,
      I4 => axi_last_4_loc_fu_860,
      I5 => axi_last_4_loc_fu_86,
      O => \select_ln188_reg_380_reg[0]\
    );
\axi_last_4_loc_fu_86[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80888000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      I3 => \^ap_loop_init_int_reg_0\,
      I4 => eol_1_reg_110,
      O => axi_last_4_loc_fu_860
    );
\axi_last_4_reg_99[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F8F0B8F0F8F0"
    )
        port map (
      I0 => s_axis_video_TLAST_int_regslice,
      I1 => ap_loop_init_int_reg_1(0),
      I2 => eol_1_reg_110,
      I3 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I4 => \^ap_loop_init_int_reg_0\,
      I5 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      O => \data_p1_reg[0]\
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF202A"
    )
        port map (
      I0 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      I2 => \^ap_loop_init_int_reg_0\,
      I3 => eol_1_reg_110,
      I4 => Q(2),
      O => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_3 is
  port (
    empty_n_reg : out STD_LOGIC;
    \sof_2_reg_134_reg[0]\ : out STD_LOGIC;
    ap_block_pp0_stage0_subdone : out STD_LOGIC;
    ap_done_cache_reg_0 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln230_fu_154_p2 : out STD_LOGIC;
    \j_fu_76_reg[11]\ : out STD_LOGIC_VECTOR ( 9 downto 0 );
    axi_last_fu_170_p2 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg : out STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0 : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sof_2_reg_134_reg[0]_0\ : in STD_LOGIC;
    and_ln228_reg_207 : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER : in STD_LOGIC;
    \sof_2_reg_134_reg[0]_1\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter1_reg : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_done_reg1 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    imgUnzip_empty_n : in STD_LOGIC;
    \icmp_ln230_reg_193_reg[0]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln230_reg_193_reg[0]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_last_reg_197_reg[0]\ : in STD_LOGIC_VECTOR ( 12 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_3 : entity is "kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init";
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_3;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_3 is
  signal ap_NS_fsm1 : STD_LOGIC;
  signal \^ap_block_pp0_stage0_subdone\ : STD_LOGIC;
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__4_n_5\ : STD_LOGIC;
  signal ap_loop_init : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__6_n_5\ : STD_LOGIC;
  signal ap_sig_allocacmp_j_1 : STD_LOGIC_VECTOR ( 5 downto 2 );
  signal \axi_last_reg_197[0]_i_2_n_5\ : STD_LOGIC;
  signal \axi_last_reg_197[0]_i_3_n_5\ : STD_LOGIC;
  signal \axi_last_reg_197[0]_i_4_n_5\ : STD_LOGIC;
  signal \axi_last_reg_197[0]_i_5_n_5\ : STD_LOGIC;
  signal \axi_last_reg_197[0]_i_6_n_5\ : STD_LOGIC;
  signal \axi_last_reg_197[0]_i_7_n_5\ : STD_LOGIC;
  signal \^icmp_ln230_fu_154_p2\ : STD_LOGIC;
  signal \icmp_ln230_reg_193[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln230_reg_193[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln230_reg_193[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln230_reg_193[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln230_reg_193[0]_i_9_n_5\ : STD_LOGIC;
  signal \j_fu_760__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_done_cache_i_1__4\ : label is "soft_lutpair426";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter1_reg_i_1 : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \icmp_ln230_reg_193[0]_i_3\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \icmp_ln230_reg_193[0]_i_4\ : label is "soft_lutpair428";
  attribute SOFT_HLUTNM of \j_fu_76[11]_i_1\ : label is "soft_lutpair427";
  attribute SOFT_HLUTNM of \sof_reg_88[0]_i_2\ : label is "soft_lutpair426";
begin
  ap_block_pp0_stage0_subdone <= \^ap_block_pp0_stage0_subdone\;
  icmp_ln230_fu_154_p2 <= \^icmp_ln230_fu_154_p2\;
\ap_CS_fsm[1]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFF200F200F200"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_done_reg1,
      I3 => Q(1),
      I4 => MultiPixStream2AXIvideo_U0_ap_start,
      I5 => Q(0),
      O => ap_done_cache_reg_0(0)
    );
\ap_CS_fsm[2]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF0DDD0000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => Q(1),
      I5 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1(0),
      O => ap_done_cache_reg_0(1)
    );
\ap_done_cache_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^ap_block_pp0_stage0_subdone\,
      I1 => ap_loop_exit_ready_pp0_iter1_reg,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__4_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__4_n_5\,
      Q => ap_done_cache,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B380"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => \^icmp_ln230_fu_154_p2\,
      I3 => ap_loop_exit_ready_pp0_iter1_reg,
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg
    );
\ap_loop_init_int_i_1__6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD5DDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_loop_init_int,
      I2 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => ap_loop_exit_ready_pp0_iter1_reg,
      O => \ap_loop_init_int_i_1__6_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__6_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\axi_last_reg_197[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \axi_last_reg_197_reg[0]\(12),
      I1 => \axi_last_reg_197[0]_i_2_n_5\,
      I2 => \axi_last_reg_197[0]_i_3_n_5\,
      I3 => \axi_last_reg_197[0]_i_4_n_5\,
      I4 => \axi_last_reg_197[0]_i_5_n_5\,
      I5 => \axi_last_reg_197[0]_i_6_n_5\,
      O => axi_last_fu_170_p2
    );
\axi_last_reg_197[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA6FF66FF66FF6"
    )
        port map (
      I0 => \axi_last_reg_197_reg[0]\(10),
      I1 => \icmp_ln230_reg_193_reg[0]_0\(10),
      I2 => \axi_last_reg_197_reg[0]\(9),
      I3 => \icmp_ln230_reg_193_reg[0]_0\(9),
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \axi_last_reg_197[0]_i_2_n_5\
    );
\axi_last_reg_197[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA6FF66FF66FF6"
    )
        port map (
      I0 => \axi_last_reg_197_reg[0]\(7),
      I1 => \icmp_ln230_reg_193_reg[0]_0\(7),
      I2 => \axi_last_reg_197_reg[0]\(6),
      I3 => \icmp_ln230_reg_193_reg[0]_0\(6),
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \axi_last_reg_197[0]_i_3_n_5\
    );
\axi_last_reg_197[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA6FF66FF66FF6"
    )
        port map (
      I0 => \axi_last_reg_197_reg[0]\(11),
      I1 => \icmp_ln230_reg_193_reg[0]_0\(11),
      I2 => \axi_last_reg_197_reg[0]\(8),
      I3 => \icmp_ln230_reg_193_reg[0]_0\(8),
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \axi_last_reg_197[0]_i_4_n_5\
    );
\axi_last_reg_197[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA6FF66FF66FF6"
    )
        port map (
      I0 => \axi_last_reg_197_reg[0]\(5),
      I1 => \icmp_ln230_reg_193_reg[0]_0\(5),
      I2 => \axi_last_reg_197_reg[0]\(2),
      I3 => \icmp_ln230_reg_193_reg[0]_0\(2),
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \axi_last_reg_197[0]_i_5_n_5\
    );
\axi_last_reg_197[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFF5B4"
    )
        port map (
      I0 => ap_loop_init,
      I1 => \icmp_ln230_reg_193_reg[0]_0\(0),
      I2 => \axi_last_reg_197_reg[0]\(0),
      I3 => \icmp_ln230_reg_193_reg[0]_0\(1),
      I4 => \axi_last_reg_197_reg[0]\(1),
      I5 => \axi_last_reg_197[0]_i_7_n_5\,
      O => \axi_last_reg_197[0]_i_6_n_5\
    );
\axi_last_reg_197[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFA6FF66FF66FF6"
    )
        port map (
      I0 => \axi_last_reg_197_reg[0]\(4),
      I1 => \icmp_ln230_reg_193_reg[0]_0\(4),
      I2 => \axi_last_reg_197_reg[0]\(3),
      I3 => \icmp_ln230_reg_193_reg[0]_0\(3),
      I4 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I5 => ap_loop_init_int,
      O => \axi_last_reg_197[0]_i_7_n_5\
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF2A"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I1 => \^ap_block_pp0_stage0_subdone\,
      I2 => \^icmp_ln230_fu_154_p2\,
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1(0),
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0
    );
\icmp_ln230_reg_193[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FDDDDDDD"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \sof_2_reg_134_reg[0]_1\,
      I2 => imgUnzip_empty_n,
      I3 => Q(1),
      I4 => m_axis_video_TREADY_int_regslice,
      O => \^ap_block_pp0_stage0_subdone\
    );
\icmp_ln230_reg_193[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => ap_sig_allocacmp_j_1(5),
      I1 => \icmp_ln230_reg_193_reg[0]\(5),
      I2 => ap_sig_allocacmp_j_1(2),
      I3 => \icmp_ln230_reg_193_reg[0]\(2),
      I4 => \icmp_ln230_reg_193[0]_i_5_n_5\,
      I5 => \icmp_ln230_reg_193[0]_i_6_n_5\,
      O => \^icmp_ln230_fu_154_p2\
    );
\icmp_ln230_reg_193[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(5),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_1(5)
    );
\icmp_ln230_reg_193[0]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(2),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => ap_sig_allocacmp_j_1(2)
    );
\icmp_ln230_reg_193[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDEBBFF9A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]\(0),
      I1 => ap_loop_init,
      I2 => \icmp_ln230_reg_193_reg[0]_0\(0),
      I3 => \icmp_ln230_reg_193_reg[0]\(1),
      I4 => \icmp_ln230_reg_193_reg[0]_0\(1),
      I5 => \icmp_ln230_reg_193[0]_i_7_n_5\,
      O => \icmp_ln230_reg_193[0]_i_5_n_5\
    );
\icmp_ln230_reg_193[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFEEFEFFFFFEBEE"
    )
        port map (
      I0 => \icmp_ln230_reg_193[0]_i_8_n_5\,
      I1 => \icmp_ln230_reg_193_reg[0]\(8),
      I2 => ap_loop_init,
      I3 => \icmp_ln230_reg_193_reg[0]_0\(8),
      I4 => \icmp_ln230_reg_193_reg[0]\(11),
      I5 => \icmp_ln230_reg_193_reg[0]_0\(11),
      O => \icmp_ln230_reg_193[0]_i_6_n_5\
    );
\icmp_ln230_reg_193[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(4),
      I1 => \icmp_ln230_reg_193_reg[0]\(4),
      I2 => \icmp_ln230_reg_193_reg[0]_0\(3),
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln230_reg_193_reg[0]\(3),
      O => \icmp_ln230_reg_193[0]_i_7_n_5\
    );
\icmp_ln230_reg_193[0]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFDEBBFF9A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]\(6),
      I1 => ap_loop_init,
      I2 => \icmp_ln230_reg_193_reg[0]_0\(6),
      I3 => \icmp_ln230_reg_193_reg[0]\(7),
      I4 => \icmp_ln230_reg_193_reg[0]_0\(7),
      I5 => \icmp_ln230_reg_193[0]_i_9_n_5\,
      O => \icmp_ln230_reg_193[0]_i_8_n_5\
    );
\icmp_ln230_reg_193[0]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF6F6F6FCCF6F6F6"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(10),
      I1 => \icmp_ln230_reg_193_reg[0]\(10),
      I2 => \icmp_ln230_reg_193_reg[0]_0\(9),
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I4 => ap_loop_init_int,
      I5 => \icmp_ln230_reg_193_reg[0]\(9),
      O => \icmp_ln230_reg_193[0]_i_9_n_5\
    );
\j_2_fu_160_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(11),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_76_reg[11]\(9)
    );
\j_2_fu_160_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(10),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_76_reg[11]\(8)
    );
\j_2_fu_160_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(9),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_76_reg[11]\(7)
    );
j_2_fu_160_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(0),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_76_reg[11]\(0)
    );
j_2_fu_160_p2_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(8),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_76_reg[11]\(6)
    );
j_2_fu_160_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(7),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_76_reg[11]\(5)
    );
j_2_fu_160_p2_carry_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(6),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_76_reg[11]\(4)
    );
j_2_fu_160_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(5),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => S(1)
    );
j_2_fu_160_p2_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(4),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_76_reg[11]\(3)
    );
j_2_fu_160_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(3),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_76_reg[11]\(2)
    );
j_2_fu_160_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(2),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => S(0)
    );
j_2_fu_160_p2_carry_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg[0]_0\(1),
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_init_int,
      O => \j_fu_76_reg[11]\(1)
    );
\j_fu_76[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8F"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => \icmp_ln230_reg_193_reg[0]_0\(0),
      O => D(0)
    );
\j_fu_76[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I1 => \^icmp_ln230_fu_154_p2\,
      I2 => ap_loop_init_int,
      I3 => \^ap_block_pp0_stage0_subdone\,
      O => SR(0)
    );
\j_fu_76[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF80FFFF00000000"
    )
        port map (
      I0 => m_axis_video_TREADY_int_regslice,
      I1 => Q(1),
      I2 => imgUnzip_empty_n,
      I3 => \sof_2_reg_134_reg[0]_1\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \j_fu_760__0\,
      O => E(0)
    );
\j_fu_76[11]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I1 => \^icmp_ln230_fu_154_p2\,
      O => \j_fu_760__0\
    );
\sof_2_reg_134[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E200E2E2AAAAAAAA"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER,
      I1 => ap_loop_init,
      I2 => \sof_2_reg_134_reg[0]_0\,
      I3 => \sof_2_reg_134_reg[0]_1\,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \^ap_block_pp0_stage0_subdone\,
      O => \sof_2_reg_134_reg[0]\
    );
\sof_2_reg_134[0]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      O => ap_loop_init
    );
\sof_reg_88[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF800F8"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ap_start,
      I1 => Q(0),
      I2 => \sof_2_reg_134_reg[0]_0\,
      I3 => ap_NS_fsm1,
      I4 => and_ln228_reg_207,
      O => empty_n_reg
    );
\sof_reg_88[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F2220000"
    )
        port map (
      I0 => ap_done_cache,
      I1 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I2 => ap_loop_exit_ready_pp0_iter1_reg,
      I3 => \^ap_block_pp0_stage0_subdone\,
      I4 => Q(1),
      O => ap_NS_fsm1
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_8 is
  port (
    \cmp161_i_reg_2143_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    icmp_ln633_fu_853_p2 : out STD_LOGIC;
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09481393_lcssa1443_i_load_reg_475_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09501387_lcssa1439_i_load_reg_465_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09491390_lcssa1441_i_load_reg_470_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    S : out STD_LOGIC_VECTOR ( 5 downto 0 );
    and_ln833_fu_915_p2 : out STD_LOGIC;
    address1 : out STD_LOGIC_VECTOR ( 11 downto 0 );
    icmp_ln772_fu_903_p2 : out STD_LOGIC;
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_0 : out STD_LOGIC;
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_1 : out STD_LOGIC;
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_2 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_3 : out STD_LOGIC;
    ap_enable_reg_pp0_iter2_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_4 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \cmp161_i_reg_2143_reg[0]_0\ : in STD_LOGIC;
    ap_block_pp0_stage0_subdone : in STD_LOGIC;
    ap_loop_exit_ready_pp0_iter6_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_1_0_0_09151487_i_fu_230_reg[0]\ : in STD_LOGIC;
    icmp_ln643_reg_2127 : in STD_LOGIC;
    ap_enable_reg_pp0_iter1 : in STD_LOGIC;
    \p_0_0_0948_114831494_i_fu_246_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0948_114831494_i_fu_246_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0950_114791490_i_fu_238_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0950_114791490_i_fu_238_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0948_21422_i_fu_282_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0948_21422_i_fu_282_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    icmp_ln643_reg_2127_pp0_iter1_reg : in STD_LOGIC;
    cmp161_i_reg_2143_pp0_iter1_reg : in STD_LOGIC;
    \p_0_0_0948_21422_i_fu_282_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_09101501_i_fu_258_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0950_21416_i_fu_274_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0950_21416_i_fu_274_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0950_21416_i_fu_274_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_09081497_i_fu_250_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09481392_i_fu_270_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tmp_8_i4_reg_2220 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09481392_i_fu_270_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_09161489_i_fu_234_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09501386_i_fu_262_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09501386_i_fu_262_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09501386_i_fu_262_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_09141485_i_fu_226_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0949_21419_i_fu_278_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0949_21419_i_fu_278_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0949_21419_i_fu_278_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09491389_i_fu_266_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09491389_i_fu_266_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09491389_i_fu_266_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_09151487_i_fu_230_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    q1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0949_114811492_i_fu_242_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0949_114811492_i_fu_242_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_09091499_i_fu_254_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    cmp59_i_reg_545 : in STD_LOGIC;
    \p_0_1_0_0_09091499_i_fu_254_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln633_reg_2123_reg[0]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln643_reg_2127_reg[0]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ram_reg_bram_1 : in STD_LOGIC_VECTOR ( 11 downto 0 );
    cmp203_i_reg_550 : in STD_LOGIC;
    x_phase_reg_451 : in STD_LOGIC;
    \icmp_ln772_reg_2162_pp0_iter3_reg_reg[0]__0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln772_reg_2162_pp0_iter3_reg_reg[0]__0_0\ : in STD_LOGIC;
    ap_enable_reg_pp0_iter2 : in STD_LOGIC;
    \p_0_0_0948_21422_i_fu_282_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_8 : entity is "kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init";
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_8;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_8 is
  signal \^address1\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ap_done_cache : STD_LOGIC;
  signal \ap_done_cache_i_1__0_n_5\ : STD_LOGIC;
  signal ap_loop_init_int : STD_LOGIC;
  signal \ap_loop_init_int_i_1__0_n_5\ : STD_LOGIC;
  signal \cmp161_i_reg_2143[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp161_i_reg_2143[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp161_i_reg_2143[0]_i_4_n_5\ : STD_LOGIC;
  signal \^icmp_ln633_fu_853_p2\ : STD_LOGIC;
  signal \icmp_ln633_reg_2123[0]_i_10_n_5\ : STD_LOGIC;
  signal \icmp_ln633_reg_2123[0]_i_11_n_5\ : STD_LOGIC;
  signal \icmp_ln633_reg_2123[0]_i_12_n_5\ : STD_LOGIC;
  signal \icmp_ln633_reg_2123[0]_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln633_reg_2123[0]_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln633_reg_2123[0]_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln633_reg_2123[0]_i_5_n_5\ : STD_LOGIC;
  signal \icmp_ln633_reg_2123[0]_i_6_n_5\ : STD_LOGIC;
  signal \icmp_ln633_reg_2123[0]_i_7_n_5\ : STD_LOGIC;
  signal \icmp_ln633_reg_2123[0]_i_8_n_5\ : STD_LOGIC;
  signal \icmp_ln633_reg_2123[0]_i_9_n_5\ : STD_LOGIC;
  signal ram_reg_bram_0_i_33_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_34_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_35_n_5 : STD_LOGIC;
  signal ram_reg_bram_0_i_36_n_5 : STD_LOGIC;
  signal \ram_reg_bram_0_i_37__0_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_38__0_n_5\ : STD_LOGIC;
  signal \ram_reg_bram_0_i_39__0_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \and_ln833_reg_2166_pp0_iter5_reg_reg[0]_srl6_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of ap_loop_exit_ready_pp0_iter5_reg_reg_srl5_i_1 : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \cmp161_i_reg_2143[0]_i_1\ : label is "soft_lutpair291";
  attribute SOFT_HLUTNM of grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_i_1 : label is "soft_lutpair280";
  attribute SOFT_HLUTNM of \icmp_ln633_reg_2123[0]_i_10\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \icmp_ln633_reg_2123[0]_i_12\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \icmp_ln633_reg_2123[0]_i_3\ : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of \icmp_ln633_reg_2123[0]_i_7\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \icmp_ln633_reg_2123[0]_i_8\ : label is "soft_lutpair288";
  attribute SOFT_HLUTNM of \icmp_ln633_reg_2123[0]_i_9\ : label is "soft_lutpair289";
  attribute SOFT_HLUTNM of \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_1\ : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \p_0_0_0948_114831494_i_fu_246[0]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \p_0_0_0948_114831494_i_fu_246[1]_i_1\ : label is "soft_lutpair292";
  attribute SOFT_HLUTNM of \p_0_0_0948_114831494_i_fu_246[2]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \p_0_0_0948_114831494_i_fu_246[3]_i_1\ : label is "soft_lutpair293";
  attribute SOFT_HLUTNM of \p_0_0_0948_114831494_i_fu_246[4]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \p_0_0_0948_114831494_i_fu_246[5]_i_1\ : label is "soft_lutpair294";
  attribute SOFT_HLUTNM of \p_0_0_0948_114831494_i_fu_246[6]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \p_0_0_0948_114831494_i_fu_246[7]_i_1\ : label is "soft_lutpair295";
  attribute SOFT_HLUTNM of \p_0_0_0949_114811492_i_fu_242[0]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \p_0_0_0949_114811492_i_fu_242[1]_i_1\ : label is "soft_lutpair316";
  attribute SOFT_HLUTNM of \p_0_0_0949_114811492_i_fu_242[2]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \p_0_0_0949_114811492_i_fu_242[3]_i_1\ : label is "soft_lutpair317";
  attribute SOFT_HLUTNM of \p_0_0_0949_114811492_i_fu_242[4]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \p_0_0_0949_114811492_i_fu_242[5]_i_1\ : label is "soft_lutpair318";
  attribute SOFT_HLUTNM of \p_0_0_0949_114811492_i_fu_242[6]_i_1\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \p_0_0_0949_114811492_i_fu_242[7]_i_2\ : label is "soft_lutpair319";
  attribute SOFT_HLUTNM of \p_0_0_0950_114791490_i_fu_238[0]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \p_0_0_0950_114791490_i_fu_238[1]_i_1\ : label is "soft_lutpair296";
  attribute SOFT_HLUTNM of \p_0_0_0950_114791490_i_fu_238[2]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \p_0_0_0950_114791490_i_fu_238[3]_i_1\ : label is "soft_lutpair297";
  attribute SOFT_HLUTNM of \p_0_0_0950_114791490_i_fu_238[4]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \p_0_0_0950_114791490_i_fu_238[5]_i_1\ : label is "soft_lutpair298";
  attribute SOFT_HLUTNM of \p_0_0_0950_114791490_i_fu_238[6]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \p_0_0_0950_114791490_i_fu_238[7]_i_1\ : label is "soft_lutpair299";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081497_i_fu_250[0]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081497_i_fu_250[1]_i_1\ : label is "soft_lutpair304";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081497_i_fu_250[2]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081497_i_fu_250[3]_i_1\ : label is "soft_lutpair305";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081497_i_fu_250[4]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081497_i_fu_250[5]_i_1\ : label is "soft_lutpair306";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081497_i_fu_250[6]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09081497_i_fu_250[7]_i_1\ : label is "soft_lutpair307";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09141485_i_fu_226[0]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09141485_i_fu_226[1]_i_1\ : label is "soft_lutpair312";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09141485_i_fu_226[2]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09141485_i_fu_226[3]_i_1\ : label is "soft_lutpair313";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09141485_i_fu_226[4]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09141485_i_fu_226[5]_i_1\ : label is "soft_lutpair314";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09141485_i_fu_226[6]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \p_0_0_0_0_09141485_i_fu_226[7]_i_1\ : label is "soft_lutpair315";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09151487_i_fu_230[0]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09151487_i_fu_230[1]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09151487_i_fu_230[2]_i_1\ : label is "soft_lutpair284";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09151487_i_fu_230[3]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09151487_i_fu_230[4]_i_1\ : label is "soft_lutpair283";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09151487_i_fu_230[5]_i_1\ : label is "soft_lutpair285";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09151487_i_fu_230[6]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09151487_i_fu_230[7]_i_1\ : label is "soft_lutpair286";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101501_i_fu_258[0]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101501_i_fu_258[1]_i_1\ : label is "soft_lutpair300";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101501_i_fu_258[2]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101501_i_fu_258[3]_i_1\ : label is "soft_lutpair301";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101501_i_fu_258[4]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101501_i_fu_258[5]_i_1\ : label is "soft_lutpair302";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101501_i_fu_258[6]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09101501_i_fu_258[7]_i_1\ : label is "soft_lutpair303";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09161489_i_fu_234[0]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09161489_i_fu_234[1]_i_1\ : label is "soft_lutpair308";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09161489_i_fu_234[2]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09161489_i_fu_234[3]_i_1\ : label is "soft_lutpair309";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09161489_i_fu_234[4]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09161489_i_fu_234[5]_i_1\ : label is "soft_lutpair310";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09161489_i_fu_234[6]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of \p_0_2_0_0_09161489_i_fu_234[7]_i_1\ : label is "soft_lutpair311";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_10 : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_11 : label is "soft_lutpair277";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_12 : label is "soft_lutpair290";
  attribute SOFT_HLUTNM of ram_reg_bram_0_i_13 : label is "soft_lutpair278";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_2__3\ : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_37__0\ : label is "soft_lutpair282";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_38__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_39__0\ : label is "soft_lutpair287";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_6__2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of \ram_reg_bram_0_i_7__2\ : label is "soft_lutpair276";
  attribute SOFT_HLUTNM of ram_reg_bram_1_i_4 : label is "soft_lutpair281";
  attribute SOFT_HLUTNM of \x_fu_222[11]_i_1\ : label is "soft_lutpair279";
  attribute SOFT_HLUTNM of \x_fu_222[11]_i_2\ : label is "soft_lutpair280";
begin
  address1(11 downto 0) <= \^address1\(11 downto 0);
  icmp_ln633_fu_853_p2 <= \^icmp_ln633_fu_853_p2\;
\and_ln833_reg_2166_pp0_iter5_reg_reg[0]_srl6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => cmp203_i_reg_550,
      I1 => \cmp161_i_reg_2143[0]_i_2_n_5\,
      O => and_ln833_fu_915_p2
    );
\ap_CS_fsm[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAFFEAEAAAAAAAAA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_loop_exit_ready_pp0_iter6_reg,
      I3 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I4 => ap_done_cache,
      I5 => Q(1),
      O => \ap_CS_fsm_reg[2]\(0)
    );
\ap_CS_fsm[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEEEAAAAAEEEAEEE"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => ap_block_pp0_stage0_subdone,
      I3 => ap_loop_exit_ready_pp0_iter6_reg,
      I4 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I5 => ap_done_cache,
      O => \ap_CS_fsm_reg[2]\(1)
    );
\ap_done_cache_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D5C0"
    )
        port map (
      I0 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_loop_exit_ready_pp0_iter6_reg,
      I3 => ap_done_cache,
      O => \ap_done_cache_i_1__0_n_5\
    );
ap_done_cache_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_done_cache_i_1__0_n_5\,
      Q => ap_done_cache,
      R => SR(0)
    );
ap_loop_exit_ready_pp0_iter5_reg_reg_srl5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^icmp_ln633_fu_853_p2\,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      O => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready
    );
\ap_loop_init_int_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBF3FBF3"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter6_reg,
      I1 => ap_rst_n,
      I2 => ap_loop_init_int,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      O => \ap_loop_init_int_i_1__0_n_5\
    );
ap_loop_init_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_loop_init_int_i_1__0_n_5\,
      Q => ap_loop_init_int,
      R => '0'
    );
\cmp161_i_reg_2143[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"CA"
    )
        port map (
      I0 => \cmp161_i_reg_2143_reg[0]_0\,
      I1 => \cmp161_i_reg_2143[0]_i_2_n_5\,
      I2 => ap_block_pp0_stage0_subdone,
      O => \cmp161_i_reg_2143_reg[0]\
    );
\cmp161_i_reg_2143[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0A0A0A0A0A0A2"
    )
        port map (
      I0 => \cmp161_i_reg_2143[0]_i_3_n_5\,
      I1 => ram_reg_bram_1(9),
      I2 => ram_reg_bram_0_i_34_n_5,
      I3 => ram_reg_bram_1(8),
      I4 => ram_reg_bram_1(11),
      I5 => ram_reg_bram_1(10),
      O => \cmp161_i_reg_2143[0]_i_2_n_5\
    );
\cmp161_i_reg_2143[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCCCCD"
    )
        port map (
      I0 => ram_reg_bram_1(2),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => ram_reg_bram_1(3),
      I3 => ram_reg_bram_1(1),
      I4 => ram_reg_bram_1(0),
      I5 => \cmp161_i_reg_2143[0]_i_4_n_5\,
      O => \cmp161_i_reg_2143[0]_i_3_n_5\
    );
\cmp161_i_reg_2143[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FF00FE"
    )
        port map (
      I0 => ram_reg_bram_1(6),
      I1 => ram_reg_bram_1(7),
      I2 => ram_reg_bram_1(4),
      I3 => ram_reg_bram_0_i_34_n_5,
      I4 => ram_reg_bram_1(5),
      O => \cmp161_i_reg_2143[0]_i_4_n_5\
    );
grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF70"
    )
        port map (
      I0 => \^icmp_ln633_fu_853_p2\,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I3 => Q(0),
      O => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_3
    );
\icmp_ln633_reg_2123[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000041"
    )
        port map (
      I0 => \icmp_ln633_reg_2123[0]_i_2_n_5\,
      I1 => \icmp_ln633_reg_2123[0]_i_3_n_5\,
      I2 => \icmp_ln633_reg_2123_reg[0]\(9),
      I3 => \icmp_ln633_reg_2123[0]_i_4_n_5\,
      I4 => \icmp_ln633_reg_2123[0]_i_5_n_5\,
      I5 => \icmp_ln633_reg_2123[0]_i_6_n_5\,
      O => \^icmp_ln633_fu_853_p2\
    );
\icmp_ln633_reg_2123[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_bram_1(0),
      O => \icmp_ln633_reg_2123[0]_i_10_n_5\
    );
\icmp_ln633_reg_2123[0]_i_11\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_bram_1(2),
      O => \icmp_ln633_reg_2123[0]_i_11_n_5\
    );
\icmp_ln633_reg_2123[0]_i_12\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_bram_1(4),
      O => \icmp_ln633_reg_2123[0]_i_12_n_5\
    );
\icmp_ln633_reg_2123[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \icmp_ln633_reg_2123[0]_i_7_n_5\,
      I1 => \icmp_ln633_reg_2123_reg[0]\(6),
      I2 => \icmp_ln633_reg_2123_reg[0]\(8),
      I3 => \icmp_ln633_reg_2123[0]_i_8_n_5\,
      I4 => \icmp_ln633_reg_2123_reg[0]\(7),
      I5 => \icmp_ln633_reg_2123[0]_i_9_n_5\,
      O => \icmp_ln633_reg_2123[0]_i_2_n_5\
    );
\icmp_ln633_reg_2123[0]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ram_reg_bram_1(9),
      I1 => ram_reg_bram_0_i_34_n_5,
      O => \icmp_ln633_reg_2123[0]_i_3_n_5\
    );
\icmp_ln633_reg_2123[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF6FCCF6"
    )
        port map (
      I0 => ram_reg_bram_1(10),
      I1 => \icmp_ln633_reg_2123_reg[0]\(10),
      I2 => ram_reg_bram_1(11),
      I3 => ram_reg_bram_0_i_34_n_5,
      I4 => \icmp_ln633_reg_2123_reg[0]\(11),
      O => \icmp_ln633_reg_2123[0]_i_4_n_5\
    );
\icmp_ln633_reg_2123[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \icmp_ln633_reg_2123[0]_i_10_n_5\,
      I1 => \icmp_ln633_reg_2123_reg[0]\(0),
      I2 => \icmp_ln633_reg_2123_reg[0]\(1),
      I3 => \ram_reg_bram_0_i_39__0_n_5\,
      I4 => \icmp_ln633_reg_2123_reg[0]\(2),
      I5 => \icmp_ln633_reg_2123[0]_i_11_n_5\,
      O => \icmp_ln633_reg_2123[0]_i_5_n_5\
    );
\icmp_ln633_reg_2123[0]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \ram_reg_bram_0_i_38__0_n_5\,
      I1 => \icmp_ln633_reg_2123_reg[0]\(3),
      I2 => \icmp_ln633_reg_2123_reg[0]\(4),
      I3 => \icmp_ln633_reg_2123[0]_i_12_n_5\,
      I4 => \icmp_ln633_reg_2123_reg[0]\(5),
      I5 => \ram_reg_bram_0_i_37__0_n_5\,
      O => \icmp_ln633_reg_2123[0]_i_6_n_5\
    );
\icmp_ln633_reg_2123[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_bram_1(6),
      O => \icmp_ln633_reg_2123[0]_i_7_n_5\
    );
\icmp_ln633_reg_2123[0]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_bram_1(8),
      O => \icmp_ln633_reg_2123[0]_i_8_n_5\
    );
\icmp_ln633_reg_2123[0]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_bram_1(7),
      O => \icmp_ln633_reg_2123[0]_i_9_n_5\
    );
icmp_ln643_fu_875_p2_carry_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE8AEF8A"
    )
        port map (
      I0 => \icmp_ln643_reg_2127_reg[0]\(11),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => ram_reg_bram_1(11),
      I3 => \icmp_ln643_reg_2127_reg[0]\(10),
      I4 => ram_reg_bram_1(10),
      O => DI(5)
    );
icmp_ln643_fu_875_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00903309"
    )
        port map (
      I0 => ram_reg_bram_1(5),
      I1 => \icmp_ln643_reg_2127_reg[0]\(5),
      I2 => ram_reg_bram_1(4),
      I3 => ram_reg_bram_0_i_34_n_5,
      I4 => \icmp_ln643_reg_2127_reg[0]\(4),
      O => S(2)
    );
icmp_ln643_fu_875_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00903309"
    )
        port map (
      I0 => ram_reg_bram_1(3),
      I1 => \icmp_ln643_reg_2127_reg[0]\(3),
      I2 => ram_reg_bram_1(2),
      I3 => ram_reg_bram_0_i_34_n_5,
      I4 => \icmp_ln643_reg_2127_reg[0]\(2),
      O => S(1)
    );
icmp_ln643_fu_875_p2_carry_i_12: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00903309"
    )
        port map (
      I0 => ram_reg_bram_1(1),
      I1 => \icmp_ln643_reg_2127_reg[0]\(1),
      I2 => ram_reg_bram_1(0),
      I3 => ram_reg_bram_0_i_34_n_5,
      I4 => \icmp_ln643_reg_2127_reg[0]\(0),
      O => S(0)
    );
icmp_ln643_fu_875_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE8AEF8A"
    )
        port map (
      I0 => \icmp_ln643_reg_2127_reg[0]\(9),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => ram_reg_bram_1(9),
      I3 => \icmp_ln643_reg_2127_reg[0]\(8),
      I4 => ram_reg_bram_1(8),
      O => DI(4)
    );
icmp_ln643_fu_875_p2_carry_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE8AEF8A"
    )
        port map (
      I0 => \icmp_ln643_reg_2127_reg[0]\(7),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => ram_reg_bram_1(7),
      I3 => \icmp_ln643_reg_2127_reg[0]\(6),
      I4 => ram_reg_bram_1(6),
      O => DI(3)
    );
icmp_ln643_fu_875_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE8AEF8A"
    )
        port map (
      I0 => \icmp_ln643_reg_2127_reg[0]\(5),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => ram_reg_bram_1(5),
      I3 => \icmp_ln643_reg_2127_reg[0]\(4),
      I4 => ram_reg_bram_1(4),
      O => DI(2)
    );
icmp_ln643_fu_875_p2_carry_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE8AEF8A"
    )
        port map (
      I0 => \icmp_ln643_reg_2127_reg[0]\(3),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => ram_reg_bram_1(3),
      I3 => \icmp_ln643_reg_2127_reg[0]\(2),
      I4 => ram_reg_bram_1(2),
      O => DI(1)
    );
icmp_ln643_fu_875_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CE8AEF8A"
    )
        port map (
      I0 => \icmp_ln643_reg_2127_reg[0]\(1),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => ram_reg_bram_1(1),
      I3 => \icmp_ln643_reg_2127_reg[0]\(0),
      I4 => ram_reg_bram_1(0),
      O => DI(0)
    );
icmp_ln643_fu_875_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00903309"
    )
        port map (
      I0 => ram_reg_bram_1(11),
      I1 => \icmp_ln643_reg_2127_reg[0]\(11),
      I2 => ram_reg_bram_1(10),
      I3 => ram_reg_bram_0_i_34_n_5,
      I4 => \icmp_ln643_reg_2127_reg[0]\(10),
      O => S(5)
    );
icmp_ln643_fu_875_p2_carry_i_8: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00903309"
    )
        port map (
      I0 => ram_reg_bram_1(9),
      I1 => \icmp_ln643_reg_2127_reg[0]\(9),
      I2 => ram_reg_bram_1(8),
      I3 => ram_reg_bram_0_i_34_n_5,
      I4 => \icmp_ln643_reg_2127_reg[0]\(8),
      O => S(4)
    );
icmp_ln643_fu_875_p2_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00903309"
    )
        port map (
      I0 => ram_reg_bram_1(7),
      I1 => \icmp_ln643_reg_2127_reg[0]\(7),
      I2 => ram_reg_bram_1(6),
      I3 => ram_reg_bram_0_i_34_n_5,
      I4 => \icmp_ln643_reg_2127_reg[0]\(6),
      O => S(3)
    );
\icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00006696"
    )
        port map (
      I0 => x_phase_reg_451,
      I1 => \icmp_ln772_reg_2162_pp0_iter3_reg_reg[0]__0\(0),
      I2 => ram_reg_bram_1(0),
      I3 => ram_reg_bram_0_i_34_n_5,
      I4 => \icmp_ln772_reg_2162_pp0_iter3_reg_reg[0]__0_0\,
      O => icmp_ln772_fu_903_p2
    );
\p_0_0_09481392_i_fu_270[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09481392_i_fu_270_reg[7]\(0),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => tmp_8_i4_reg_2220(0),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_09481392_i_fu_270_reg[7]_0\(0),
      O => \p_0_0_09481393_lcssa1443_i_load_reg_475_reg[7]\(0)
    );
\p_0_0_09481392_i_fu_270[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09481392_i_fu_270_reg[7]\(1),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => tmp_8_i4_reg_2220(1),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_09481392_i_fu_270_reg[7]_0\(1),
      O => \p_0_0_09481393_lcssa1443_i_load_reg_475_reg[7]\(1)
    );
\p_0_0_09481392_i_fu_270[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09481392_i_fu_270_reg[7]\(2),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => tmp_8_i4_reg_2220(2),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_09481392_i_fu_270_reg[7]_0\(2),
      O => \p_0_0_09481393_lcssa1443_i_load_reg_475_reg[7]\(2)
    );
\p_0_0_09481392_i_fu_270[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09481392_i_fu_270_reg[7]\(3),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => tmp_8_i4_reg_2220(3),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_09481392_i_fu_270_reg[7]_0\(3),
      O => \p_0_0_09481393_lcssa1443_i_load_reg_475_reg[7]\(3)
    );
\p_0_0_09481392_i_fu_270[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09481392_i_fu_270_reg[7]\(4),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => tmp_8_i4_reg_2220(4),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_09481392_i_fu_270_reg[7]_0\(4),
      O => \p_0_0_09481393_lcssa1443_i_load_reg_475_reg[7]\(4)
    );
\p_0_0_09481392_i_fu_270[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09481392_i_fu_270_reg[7]\(5),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => tmp_8_i4_reg_2220(5),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_09481392_i_fu_270_reg[7]_0\(5),
      O => \p_0_0_09481393_lcssa1443_i_load_reg_475_reg[7]\(5)
    );
\p_0_0_09481392_i_fu_270[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09481392_i_fu_270_reg[7]\(6),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => tmp_8_i4_reg_2220(6),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_09481392_i_fu_270_reg[7]_0\(6),
      O => \p_0_0_09481393_lcssa1443_i_load_reg_475_reg[7]\(6)
    );
\p_0_0_09481392_i_fu_270[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09481392_i_fu_270_reg[7]\(7),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => tmp_8_i4_reg_2220(7),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_09481392_i_fu_270_reg[7]_0\(7),
      O => \p_0_0_09481393_lcssa1443_i_load_reg_475_reg[7]\(7)
    );
\p_0_0_0948_114831494_i_fu_246[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0948_114831494_i_fu_246_reg[7]\(0),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0948_114831494_i_fu_246_reg[7]_0\(0),
      O => D(0)
    );
\p_0_0_0948_114831494_i_fu_246[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0948_114831494_i_fu_246_reg[7]\(1),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0948_114831494_i_fu_246_reg[7]_0\(1),
      O => D(1)
    );
\p_0_0_0948_114831494_i_fu_246[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0948_114831494_i_fu_246_reg[7]\(2),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0948_114831494_i_fu_246_reg[7]_0\(2),
      O => D(2)
    );
\p_0_0_0948_114831494_i_fu_246[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0948_114831494_i_fu_246_reg[7]\(3),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0948_114831494_i_fu_246_reg[7]_0\(3),
      O => D(3)
    );
\p_0_0_0948_114831494_i_fu_246[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0948_114831494_i_fu_246_reg[7]\(4),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0948_114831494_i_fu_246_reg[7]_0\(4),
      O => D(4)
    );
\p_0_0_0948_114831494_i_fu_246[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0948_114831494_i_fu_246_reg[7]\(5),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0948_114831494_i_fu_246_reg[7]_0\(5),
      O => D(5)
    );
\p_0_0_0948_114831494_i_fu_246[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0948_114831494_i_fu_246_reg[7]\(6),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0948_114831494_i_fu_246_reg[7]_0\(6),
      O => D(6)
    );
\p_0_0_0948_114831494_i_fu_246[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0948_114831494_i_fu_246_reg[7]\(7),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0948_114831494_i_fu_246_reg[7]_0\(7),
      O => D(7)
    );
\p_0_0_0948_21422_i_fu_282[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0948_21422_i_fu_282_reg[7]\(0),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0948_21422_i_fu_282_reg[7]_0\(0),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_0948_21422_i_fu_282_reg[7]_1\(0),
      O => \p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[7]\(0)
    );
\p_0_0_0948_21422_i_fu_282[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0948_21422_i_fu_282_reg[7]\(1),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0948_21422_i_fu_282_reg[7]_0\(1),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_0948_21422_i_fu_282_reg[7]_1\(1),
      O => \p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[7]\(1)
    );
\p_0_0_0948_21422_i_fu_282[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0948_21422_i_fu_282_reg[7]\(2),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0948_21422_i_fu_282_reg[7]_0\(2),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_0948_21422_i_fu_282_reg[7]_1\(2),
      O => \p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[7]\(2)
    );
\p_0_0_0948_21422_i_fu_282[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0948_21422_i_fu_282_reg[7]\(3),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0948_21422_i_fu_282_reg[7]_0\(3),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_0948_21422_i_fu_282_reg[7]_1\(3),
      O => \p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[7]\(3)
    );
\p_0_0_0948_21422_i_fu_282[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0948_21422_i_fu_282_reg[7]\(4),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0948_21422_i_fu_282_reg[7]_0\(4),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_0948_21422_i_fu_282_reg[7]_1\(4),
      O => \p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[7]\(4)
    );
\p_0_0_0948_21422_i_fu_282[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0948_21422_i_fu_282_reg[7]\(5),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0948_21422_i_fu_282_reg[7]_0\(5),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_0948_21422_i_fu_282_reg[7]_1\(5),
      O => \p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[7]\(5)
    );
\p_0_0_0948_21422_i_fu_282[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0948_21422_i_fu_282_reg[7]\(6),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0948_21422_i_fu_282_reg[7]_0\(6),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_0948_21422_i_fu_282_reg[7]_1\(6),
      O => \p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[7]\(6)
    );
\p_0_0_0948_21422_i_fu_282[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0948_21422_i_fu_282_reg[7]\(7),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0948_21422_i_fu_282_reg[7]_0\(7),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_0948_21422_i_fu_282_reg[7]_1\(7),
      O => \p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[7]\(7)
    );
\p_0_0_09491389_i_fu_266[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09491389_i_fu_266_reg[7]\(0),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_09491389_i_fu_266_reg[7]_0\(0),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_09491389_i_fu_266_reg[7]_1\(0),
      O => \p_0_0_09491390_lcssa1441_i_load_reg_470_reg[7]\(0)
    );
\p_0_0_09491389_i_fu_266[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09491389_i_fu_266_reg[7]\(1),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_09491389_i_fu_266_reg[7]_0\(1),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_09491389_i_fu_266_reg[7]_1\(1),
      O => \p_0_0_09491390_lcssa1441_i_load_reg_470_reg[7]\(1)
    );
\p_0_0_09491389_i_fu_266[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09491389_i_fu_266_reg[7]\(2),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_09491389_i_fu_266_reg[7]_0\(2),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_09491389_i_fu_266_reg[7]_1\(2),
      O => \p_0_0_09491390_lcssa1441_i_load_reg_470_reg[7]\(2)
    );
\p_0_0_09491389_i_fu_266[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09491389_i_fu_266_reg[7]\(3),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_09491389_i_fu_266_reg[7]_0\(3),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_09491389_i_fu_266_reg[7]_1\(3),
      O => \p_0_0_09491390_lcssa1441_i_load_reg_470_reg[7]\(3)
    );
\p_0_0_09491389_i_fu_266[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09491389_i_fu_266_reg[7]\(4),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_09491389_i_fu_266_reg[7]_0\(4),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_09491389_i_fu_266_reg[7]_1\(4),
      O => \p_0_0_09491390_lcssa1441_i_load_reg_470_reg[7]\(4)
    );
\p_0_0_09491389_i_fu_266[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09491389_i_fu_266_reg[7]\(5),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_09491389_i_fu_266_reg[7]_0\(5),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_09491389_i_fu_266_reg[7]_1\(5),
      O => \p_0_0_09491390_lcssa1441_i_load_reg_470_reg[7]\(5)
    );
\p_0_0_09491389_i_fu_266[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09491389_i_fu_266_reg[7]\(6),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_09491389_i_fu_266_reg[7]_0\(6),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_09491389_i_fu_266_reg[7]_1\(6),
      O => \p_0_0_09491390_lcssa1441_i_load_reg_470_reg[7]\(6)
    );
\p_0_0_09491389_i_fu_266[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"C000C888"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_loop_init_int,
      I3 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I4 => \p_0_0_0948_21422_i_fu_282_reg[0]\,
      O => ap_enable_reg_pp0_iter2_reg(0)
    );
\p_0_0_09491389_i_fu_266[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09491389_i_fu_266_reg[7]\(7),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_09491389_i_fu_266_reg[7]_0\(7),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_09491389_i_fu_266_reg[7]_1\(7),
      O => \p_0_0_09491390_lcssa1441_i_load_reg_470_reg[7]\(7)
    );
\p_0_0_0949_114811492_i_fu_242[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0949_114811492_i_fu_242_reg[7]\(0),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0949_114811492_i_fu_242_reg[7]_0\(0),
      O => \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(0)
    );
\p_0_0_0949_114811492_i_fu_242[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0949_114811492_i_fu_242_reg[7]\(1),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0949_114811492_i_fu_242_reg[7]_0\(1),
      O => \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(1)
    );
\p_0_0_0949_114811492_i_fu_242[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0949_114811492_i_fu_242_reg[7]\(2),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0949_114811492_i_fu_242_reg[7]_0\(2),
      O => \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(2)
    );
\p_0_0_0949_114811492_i_fu_242[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0949_114811492_i_fu_242_reg[7]\(3),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0949_114811492_i_fu_242_reg[7]_0\(3),
      O => \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(3)
    );
\p_0_0_0949_114811492_i_fu_242[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0949_114811492_i_fu_242_reg[7]\(4),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0949_114811492_i_fu_242_reg[7]_0\(4),
      O => \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(4)
    );
\p_0_0_0949_114811492_i_fu_242[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0949_114811492_i_fu_242_reg[7]\(5),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0949_114811492_i_fu_242_reg[7]_0\(5),
      O => \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(5)
    );
\p_0_0_0949_114811492_i_fu_242[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0949_114811492_i_fu_242_reg[7]\(6),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0949_114811492_i_fu_242_reg[7]_0\(6),
      O => \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(6)
    );
\p_0_0_0949_114811492_i_fu_242[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C000C888C000C000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => ap_loop_init_int,
      I3 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I4 => \p_0_0_0948_21422_i_fu_282_reg[0]\,
      I5 => icmp_ln643_reg_2127_pp0_iter1_reg,
      O => ap_enable_reg_pp0_iter2_reg_0(0)
    );
\p_0_0_0949_114811492_i_fu_242[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0949_114811492_i_fu_242_reg[7]\(7),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0949_114811492_i_fu_242_reg[7]_0\(7),
      O => \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(7)
    );
\p_0_0_0949_21419_i_fu_278[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0949_21419_i_fu_278_reg[7]\(0),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0949_21419_i_fu_278_reg[7]_0\(0),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_0949_21419_i_fu_278_reg[7]_1\(0),
      O => \p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[7]\(0)
    );
\p_0_0_0949_21419_i_fu_278[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0949_21419_i_fu_278_reg[7]\(1),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0949_21419_i_fu_278_reg[7]_0\(1),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_0949_21419_i_fu_278_reg[7]_1\(1),
      O => \p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[7]\(1)
    );
\p_0_0_0949_21419_i_fu_278[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0949_21419_i_fu_278_reg[7]\(2),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0949_21419_i_fu_278_reg[7]_0\(2),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_0949_21419_i_fu_278_reg[7]_1\(2),
      O => \p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[7]\(2)
    );
\p_0_0_0949_21419_i_fu_278[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0949_21419_i_fu_278_reg[7]\(3),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0949_21419_i_fu_278_reg[7]_0\(3),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_0949_21419_i_fu_278_reg[7]_1\(3),
      O => \p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[7]\(3)
    );
\p_0_0_0949_21419_i_fu_278[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0949_21419_i_fu_278_reg[7]\(4),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0949_21419_i_fu_278_reg[7]_0\(4),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_0949_21419_i_fu_278_reg[7]_1\(4),
      O => \p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[7]\(4)
    );
\p_0_0_0949_21419_i_fu_278[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0949_21419_i_fu_278_reg[7]\(5),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0949_21419_i_fu_278_reg[7]_0\(5),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_0949_21419_i_fu_278_reg[7]_1\(5),
      O => \p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[7]\(5)
    );
\p_0_0_0949_21419_i_fu_278[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0949_21419_i_fu_278_reg[7]\(6),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0949_21419_i_fu_278_reg[7]_0\(6),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_0949_21419_i_fu_278_reg[7]_1\(6),
      O => \p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[7]\(6)
    );
\p_0_0_0949_21419_i_fu_278[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0949_21419_i_fu_278_reg[7]\(7),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0949_21419_i_fu_278_reg[7]_0\(7),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_0949_21419_i_fu_278_reg[7]_1\(7),
      O => \p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[7]\(7)
    );
\p_0_0_09501386_i_fu_262[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09501386_i_fu_262_reg[7]\(0),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_09501386_i_fu_262_reg[7]_0\(0),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_09501386_i_fu_262_reg[7]_1\(0),
      O => \p_0_0_09501387_lcssa1439_i_load_reg_465_reg[7]\(0)
    );
\p_0_0_09501386_i_fu_262[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09501386_i_fu_262_reg[7]\(1),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_09501386_i_fu_262_reg[7]_0\(1),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_09501386_i_fu_262_reg[7]_1\(1),
      O => \p_0_0_09501387_lcssa1439_i_load_reg_465_reg[7]\(1)
    );
\p_0_0_09501386_i_fu_262[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09501386_i_fu_262_reg[7]\(2),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_09501386_i_fu_262_reg[7]_0\(2),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_09501386_i_fu_262_reg[7]_1\(2),
      O => \p_0_0_09501387_lcssa1439_i_load_reg_465_reg[7]\(2)
    );
\p_0_0_09501386_i_fu_262[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09501386_i_fu_262_reg[7]\(3),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_09501386_i_fu_262_reg[7]_0\(3),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_09501386_i_fu_262_reg[7]_1\(3),
      O => \p_0_0_09501387_lcssa1439_i_load_reg_465_reg[7]\(3)
    );
\p_0_0_09501386_i_fu_262[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09501386_i_fu_262_reg[7]\(4),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_09501386_i_fu_262_reg[7]_0\(4),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_09501386_i_fu_262_reg[7]_1\(4),
      O => \p_0_0_09501387_lcssa1439_i_load_reg_465_reg[7]\(4)
    );
\p_0_0_09501386_i_fu_262[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09501386_i_fu_262_reg[7]\(5),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_09501386_i_fu_262_reg[7]_0\(5),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_09501386_i_fu_262_reg[7]_1\(5),
      O => \p_0_0_09501387_lcssa1439_i_load_reg_465_reg[7]\(5)
    );
\p_0_0_09501386_i_fu_262[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09501386_i_fu_262_reg[7]\(6),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_09501386_i_fu_262_reg[7]_0\(6),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_09501386_i_fu_262_reg[7]_1\(6),
      O => \p_0_0_09501387_lcssa1439_i_load_reg_465_reg[7]\(6)
    );
\p_0_0_09501386_i_fu_262[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_09501386_i_fu_262_reg[7]\(7),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_09501386_i_fu_262_reg[7]_0\(7),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_09501386_i_fu_262_reg[7]_1\(7),
      O => \p_0_0_09501387_lcssa1439_i_load_reg_465_reg[7]\(7)
    );
\p_0_0_0950_114791490_i_fu_238[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0950_114791490_i_fu_238_reg[7]\(0),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0950_114791490_i_fu_238_reg[7]_0\(0),
      O => \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(0)
    );
\p_0_0_0950_114791490_i_fu_238[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0950_114791490_i_fu_238_reg[7]\(1),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0950_114791490_i_fu_238_reg[7]_0\(1),
      O => \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(1)
    );
\p_0_0_0950_114791490_i_fu_238[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0950_114791490_i_fu_238_reg[7]\(2),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0950_114791490_i_fu_238_reg[7]_0\(2),
      O => \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(2)
    );
\p_0_0_0950_114791490_i_fu_238[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0950_114791490_i_fu_238_reg[7]\(3),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0950_114791490_i_fu_238_reg[7]_0\(3),
      O => \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(3)
    );
\p_0_0_0950_114791490_i_fu_238[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0950_114791490_i_fu_238_reg[7]\(4),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0950_114791490_i_fu_238_reg[7]_0\(4),
      O => \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(4)
    );
\p_0_0_0950_114791490_i_fu_238[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0950_114791490_i_fu_238_reg[7]\(5),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0950_114791490_i_fu_238_reg[7]_0\(5),
      O => \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(5)
    );
\p_0_0_0950_114791490_i_fu_238[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0950_114791490_i_fu_238_reg[7]\(6),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0950_114791490_i_fu_238_reg[7]_0\(6),
      O => \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(6)
    );
\p_0_0_0950_114791490_i_fu_238[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0950_114791490_i_fu_238_reg[7]\(7),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0950_114791490_i_fu_238_reg[7]_0\(7),
      O => \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(7)
    );
\p_0_0_0950_21416_i_fu_274[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0950_21416_i_fu_274_reg[7]\(0),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0950_21416_i_fu_274_reg[7]_0\(0),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_0950_21416_i_fu_274_reg[7]_1\(0),
      O => \p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[7]\(0)
    );
\p_0_0_0950_21416_i_fu_274[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0950_21416_i_fu_274_reg[7]\(1),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0950_21416_i_fu_274_reg[7]_0\(1),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_0950_21416_i_fu_274_reg[7]_1\(1),
      O => \p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[7]\(1)
    );
\p_0_0_0950_21416_i_fu_274[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0950_21416_i_fu_274_reg[7]\(2),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0950_21416_i_fu_274_reg[7]_0\(2),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_0950_21416_i_fu_274_reg[7]_1\(2),
      O => \p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[7]\(2)
    );
\p_0_0_0950_21416_i_fu_274[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0950_21416_i_fu_274_reg[7]\(3),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0950_21416_i_fu_274_reg[7]_0\(3),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_0950_21416_i_fu_274_reg[7]_1\(3),
      O => \p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[7]\(3)
    );
\p_0_0_0950_21416_i_fu_274[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0950_21416_i_fu_274_reg[7]\(4),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0950_21416_i_fu_274_reg[7]_0\(4),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_0950_21416_i_fu_274_reg[7]_1\(4),
      O => \p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[7]\(4)
    );
\p_0_0_0950_21416_i_fu_274[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0950_21416_i_fu_274_reg[7]\(5),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0950_21416_i_fu_274_reg[7]_0\(5),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_0950_21416_i_fu_274_reg[7]_1\(5),
      O => \p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[7]\(5)
    );
\p_0_0_0950_21416_i_fu_274[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0950_21416_i_fu_274_reg[7]\(6),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0950_21416_i_fu_274_reg[7]_0\(6),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_0950_21416_i_fu_274_reg[7]_1\(6),
      O => \p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[7]\(6)
    );
\p_0_0_0950_21416_i_fu_274[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B8BBBBBBB8888888"
    )
        port map (
      I0 => \p_0_0_0950_21416_i_fu_274_reg[7]\(7),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0950_21416_i_fu_274_reg[7]_0\(7),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => \p_0_0_0950_21416_i_fu_274_reg[7]_1\(7),
      O => \p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[7]\(7)
    );
\p_0_0_0_0_09081497_i_fu_250[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09081497_i_fu_250_reg[7]\(0),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0950_21416_i_fu_274_reg[7]_0\(0),
      O => \p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[7]\(0)
    );
\p_0_0_0_0_09081497_i_fu_250[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09081497_i_fu_250_reg[7]\(1),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0950_21416_i_fu_274_reg[7]_0\(1),
      O => \p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[7]\(1)
    );
\p_0_0_0_0_09081497_i_fu_250[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09081497_i_fu_250_reg[7]\(2),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0950_21416_i_fu_274_reg[7]_0\(2),
      O => \p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[7]\(2)
    );
\p_0_0_0_0_09081497_i_fu_250[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09081497_i_fu_250_reg[7]\(3),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0950_21416_i_fu_274_reg[7]_0\(3),
      O => \p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[7]\(3)
    );
\p_0_0_0_0_09081497_i_fu_250[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09081497_i_fu_250_reg[7]\(4),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0950_21416_i_fu_274_reg[7]_0\(4),
      O => \p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[7]\(4)
    );
\p_0_0_0_0_09081497_i_fu_250[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09081497_i_fu_250_reg[7]\(5),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0950_21416_i_fu_274_reg[7]_0\(5),
      O => \p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[7]\(5)
    );
\p_0_0_0_0_09081497_i_fu_250[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09081497_i_fu_250_reg[7]\(6),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0950_21416_i_fu_274_reg[7]_0\(6),
      O => \p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[7]\(6)
    );
\p_0_0_0_0_09081497_i_fu_250[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09081497_i_fu_250_reg[7]\(7),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0950_21416_i_fu_274_reg[7]_0\(7),
      O => \p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[7]\(7)
    );
\p_0_0_0_0_09141485_i_fu_226[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09141485_i_fu_226_reg[7]\(0),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_09501386_i_fu_262_reg[7]_0\(0),
      O => \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(0)
    );
\p_0_0_0_0_09141485_i_fu_226[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09141485_i_fu_226_reg[7]\(1),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_09501386_i_fu_262_reg[7]_0\(1),
      O => \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(1)
    );
\p_0_0_0_0_09141485_i_fu_226[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09141485_i_fu_226_reg[7]\(2),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_09501386_i_fu_262_reg[7]_0\(2),
      O => \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(2)
    );
\p_0_0_0_0_09141485_i_fu_226[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09141485_i_fu_226_reg[7]\(3),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_09501386_i_fu_262_reg[7]_0\(3),
      O => \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(3)
    );
\p_0_0_0_0_09141485_i_fu_226[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09141485_i_fu_226_reg[7]\(4),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_09501386_i_fu_262_reg[7]_0\(4),
      O => \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(4)
    );
\p_0_0_0_0_09141485_i_fu_226[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09141485_i_fu_226_reg[7]\(5),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_09501386_i_fu_262_reg[7]_0\(5),
      O => \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(5)
    );
\p_0_0_0_0_09141485_i_fu_226[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09141485_i_fu_226_reg[7]\(6),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_09501386_i_fu_262_reg[7]_0\(6),
      O => \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(6)
    );
\p_0_0_0_0_09141485_i_fu_226[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_0_0_09141485_i_fu_226_reg[7]\(7),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_09501386_i_fu_262_reg[7]_0\(7),
      O => \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(7)
    );
\p_0_1_0_0_09091499_i_fu_254[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_1_0_0_09091499_i_fu_254_reg[7]\(0),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => d0(0),
      I3 => cmp59_i_reg_545,
      I4 => \p_0_1_0_0_09091499_i_fu_254_reg[7]_0\(0),
      O => \p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[7]\(0)
    );
\p_0_1_0_0_09091499_i_fu_254[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_1_0_0_09091499_i_fu_254_reg[7]\(1),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => d0(1),
      I3 => cmp59_i_reg_545,
      I4 => \p_0_1_0_0_09091499_i_fu_254_reg[7]_0\(1),
      O => \p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[7]\(1)
    );
\p_0_1_0_0_09091499_i_fu_254[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_1_0_0_09091499_i_fu_254_reg[7]\(2),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => d0(2),
      I3 => cmp59_i_reg_545,
      I4 => \p_0_1_0_0_09091499_i_fu_254_reg[7]_0\(2),
      O => \p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[7]\(2)
    );
\p_0_1_0_0_09091499_i_fu_254[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_1_0_0_09091499_i_fu_254_reg[7]\(3),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => d0(3),
      I3 => cmp59_i_reg_545,
      I4 => \p_0_1_0_0_09091499_i_fu_254_reg[7]_0\(3),
      O => \p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[7]\(3)
    );
\p_0_1_0_0_09091499_i_fu_254[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_1_0_0_09091499_i_fu_254_reg[7]\(4),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => d0(4),
      I3 => cmp59_i_reg_545,
      I4 => \p_0_1_0_0_09091499_i_fu_254_reg[7]_0\(4),
      O => \p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[7]\(4)
    );
\p_0_1_0_0_09091499_i_fu_254[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_1_0_0_09091499_i_fu_254_reg[7]\(5),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => d0(5),
      I3 => cmp59_i_reg_545,
      I4 => \p_0_1_0_0_09091499_i_fu_254_reg[7]_0\(5),
      O => \p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[7]\(5)
    );
\p_0_1_0_0_09091499_i_fu_254[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_1_0_0_09091499_i_fu_254_reg[7]\(6),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => d0(6),
      I3 => cmp59_i_reg_545,
      I4 => \p_0_1_0_0_09091499_i_fu_254_reg[7]_0\(6),
      O => \p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[7]\(6)
    );
\p_0_1_0_0_09091499_i_fu_254[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F88888800000000"
    )
        port map (
      I0 => ap_loop_init_int,
      I1 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I2 => \p_0_1_0_0_09151487_i_fu_230_reg[0]\,
      I3 => icmp_ln643_reg_2127,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => ap_block_pp0_stage0_subdone,
      O => E(0)
    );
\p_0_1_0_0_09091499_i_fu_254[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8BBB888"
    )
        port map (
      I0 => \p_0_1_0_0_09091499_i_fu_254_reg[7]\(7),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => d0(7),
      I3 => cmp59_i_reg_545,
      I4 => \p_0_1_0_0_09091499_i_fu_254_reg[7]_0\(7),
      O => \p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[7]\(7)
    );
\p_0_1_0_0_09151487_i_fu_230[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09151487_i_fu_230_reg[7]\(0),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => q1(0),
      O => \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(0)
    );
\p_0_1_0_0_09151487_i_fu_230[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09151487_i_fu_230_reg[7]\(1),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => q1(1),
      O => \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(1)
    );
\p_0_1_0_0_09151487_i_fu_230[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09151487_i_fu_230_reg[7]\(2),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => q1(2),
      O => \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(2)
    );
\p_0_1_0_0_09151487_i_fu_230[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09151487_i_fu_230_reg[7]\(3),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => q1(3),
      O => \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(3)
    );
\p_0_1_0_0_09151487_i_fu_230[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09151487_i_fu_230_reg[7]\(4),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => q1(4),
      O => \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(4)
    );
\p_0_1_0_0_09151487_i_fu_230[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09151487_i_fu_230_reg[7]\(5),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => q1(5),
      O => \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(5)
    );
\p_0_1_0_0_09151487_i_fu_230[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09151487_i_fu_230_reg[7]\(6),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => q1(6),
      O => \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(6)
    );
\p_0_1_0_0_09151487_i_fu_230[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_1_0_0_09151487_i_fu_230_reg[7]\(7),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => q1(7),
      O => \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(7)
    );
\p_0_2_0_0_09101501_i_fu_258[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09101501_i_fu_258_reg[7]\(0),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0948_21422_i_fu_282_reg[7]_0\(0),
      O => \p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[7]\(0)
    );
\p_0_2_0_0_09101501_i_fu_258[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09101501_i_fu_258_reg[7]\(1),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0948_21422_i_fu_282_reg[7]_0\(1),
      O => \p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[7]\(1)
    );
\p_0_2_0_0_09101501_i_fu_258[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09101501_i_fu_258_reg[7]\(2),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0948_21422_i_fu_282_reg[7]_0\(2),
      O => \p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[7]\(2)
    );
\p_0_2_0_0_09101501_i_fu_258[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09101501_i_fu_258_reg[7]\(3),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0948_21422_i_fu_282_reg[7]_0\(3),
      O => \p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[7]\(3)
    );
\p_0_2_0_0_09101501_i_fu_258[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09101501_i_fu_258_reg[7]\(4),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0948_21422_i_fu_282_reg[7]_0\(4),
      O => \p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[7]\(4)
    );
\p_0_2_0_0_09101501_i_fu_258[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09101501_i_fu_258_reg[7]\(5),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0948_21422_i_fu_282_reg[7]_0\(5),
      O => \p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[7]\(5)
    );
\p_0_2_0_0_09101501_i_fu_258[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09101501_i_fu_258_reg[7]\(6),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0948_21422_i_fu_282_reg[7]_0\(6),
      O => \p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[7]\(6)
    );
\p_0_2_0_0_09101501_i_fu_258[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09101501_i_fu_258_reg[7]\(7),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => \p_0_0_0948_21422_i_fu_282_reg[7]_0\(7),
      O => \p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[7]\(7)
    );
\p_0_2_0_0_09161489_i_fu_234[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09161489_i_fu_234_reg[7]\(0),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => tmp_8_i4_reg_2220(0),
      O => \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(0)
    );
\p_0_2_0_0_09161489_i_fu_234[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09161489_i_fu_234_reg[7]\(1),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => tmp_8_i4_reg_2220(1),
      O => \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(1)
    );
\p_0_2_0_0_09161489_i_fu_234[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09161489_i_fu_234_reg[7]\(2),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => tmp_8_i4_reg_2220(2),
      O => \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(2)
    );
\p_0_2_0_0_09161489_i_fu_234[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09161489_i_fu_234_reg[7]\(3),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => tmp_8_i4_reg_2220(3),
      O => \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(3)
    );
\p_0_2_0_0_09161489_i_fu_234[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09161489_i_fu_234_reg[7]\(4),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => tmp_8_i4_reg_2220(4),
      O => \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(4)
    );
\p_0_2_0_0_09161489_i_fu_234[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09161489_i_fu_234_reg[7]\(5),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => tmp_8_i4_reg_2220(5),
      O => \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(5)
    );
\p_0_2_0_0_09161489_i_fu_234[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09161489_i_fu_234_reg[7]\(6),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => tmp_8_i4_reg_2220(6),
      O => \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(6)
    );
\p_0_2_0_0_09161489_i_fu_234[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_2_0_0_09161489_i_fu_234_reg[7]\(7),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => tmp_8_i4_reg_2220(7),
      O => \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(7)
    );
ram_reg_bram_0_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"060A0A0A"
    )
        port map (
      I0 => ram_reg_bram_1(3),
      I1 => ram_reg_bram_1(0),
      I2 => ram_reg_bram_0_i_34_n_5,
      I3 => ram_reg_bram_1(1),
      I4 => ram_reg_bram_1(2),
      O => \^address1\(3)
    );
ram_reg_bram_0_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"060A"
    )
        port map (
      I0 => ram_reg_bram_1(2),
      I1 => ram_reg_bram_1(1),
      I2 => ram_reg_bram_0_i_34_n_5,
      I3 => ram_reg_bram_1(0),
      O => \^address1\(2)
    );
ram_reg_bram_0_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"12"
    )
        port map (
      I0 => ram_reg_bram_1(1),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => ram_reg_bram_1(0),
      O => \^address1\(1)
    );
ram_reg_bram_0_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => ram_reg_bram_0_i_34_n_5,
      I1 => ram_reg_bram_1(0),
      O => \^address1\(0)
    );
\ram_reg_bram_0_i_2__3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I2 => \^address1\(11),
      O => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_1
    );
ram_reg_bram_0_i_33: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => ram_reg_bram_1(8),
      I1 => ram_reg_bram_1(6),
      I2 => ram_reg_bram_0_i_36_n_5,
      I3 => ram_reg_bram_1(5),
      I4 => ram_reg_bram_0_i_34_n_5,
      I5 => ram_reg_bram_1(7),
      O => ram_reg_bram_0_i_33_n_5
    );
ram_reg_bram_0_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I1 => ap_loop_init_int,
      O => ram_reg_bram_0_i_34_n_5
    );
ram_reg_bram_0_i_35: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \ram_reg_bram_0_i_37__0_n_5\,
      I1 => \ram_reg_bram_0_i_38__0_n_5\,
      I2 => ram_reg_bram_1(0),
      I3 => \ram_reg_bram_0_i_39__0_n_5\,
      I4 => ram_reg_bram_1(2),
      I5 => ram_reg_bram_1(4),
      O => ram_reg_bram_0_i_35_n_5
    );
ram_reg_bram_0_i_36: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => ram_reg_bram_1(4),
      I1 => ram_reg_bram_1(2),
      I2 => ram_reg_bram_1(1),
      I3 => ram_reg_bram_0_i_34_n_5,
      I4 => ram_reg_bram_1(0),
      I5 => ram_reg_bram_1(3),
      O => ram_reg_bram_0_i_36_n_5
    );
\ram_reg_bram_0_i_37__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_bram_1(5),
      O => \ram_reg_bram_0_i_37__0_n_5\
    );
\ram_reg_bram_0_i_38__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_bram_1(3),
      O => \ram_reg_bram_0_i_38__0_n_5\
    );
\ram_reg_bram_0_i_39__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"70"
    )
        port map (
      I0 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_bram_1(1),
      O => \ram_reg_bram_0_i_39__0_n_5\
    );
\ram_reg_bram_0_i_3__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70077070"
    )
        port map (
      I0 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_bram_1(10),
      I3 => ram_reg_bram_0_i_33_n_5,
      I4 => ram_reg_bram_1(9),
      O => \^address1\(10)
    );
\ram_reg_bram_0_i_4__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1222222222222222"
    )
        port map (
      I0 => ram_reg_bram_1(9),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => ram_reg_bram_1(7),
      I3 => ram_reg_bram_0_i_35_n_5,
      I4 => ram_reg_bram_1(6),
      I5 => ram_reg_bram_1(8),
      O => \^address1\(9)
    );
\ram_reg_bram_0_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00006AAA0000AAAA"
    )
        port map (
      I0 => ram_reg_bram_1(8),
      I1 => ram_reg_bram_1(6),
      I2 => ram_reg_bram_0_i_36_n_5,
      I3 => ram_reg_bram_1(5),
      I4 => ram_reg_bram_0_i_34_n_5,
      I5 => ram_reg_bram_1(7),
      O => \^address1\(8)
    );
\ram_reg_bram_0_i_6__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"12222222"
    )
        port map (
      I0 => ram_reg_bram_1(7),
      I1 => ram_reg_bram_0_i_34_n_5,
      I2 => ram_reg_bram_1(5),
      I3 => ram_reg_bram_0_i_36_n_5,
      I4 => ram_reg_bram_1(6),
      O => \^address1\(7)
    );
\ram_reg_bram_0_i_7__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"006A"
    )
        port map (
      I0 => ram_reg_bram_1(6),
      I1 => ram_reg_bram_0_i_36_n_5,
      I2 => ram_reg_bram_1(5),
      I3 => ram_reg_bram_0_i_34_n_5,
      O => \^address1\(6)
    );
\ram_reg_bram_0_i_8__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \ram_reg_bram_0_i_37__0_n_5\,
      I1 => \ram_reg_bram_0_i_38__0_n_5\,
      I2 => ram_reg_bram_1(0),
      I3 => \ram_reg_bram_0_i_39__0_n_5\,
      I4 => ram_reg_bram_1(2),
      I5 => ram_reg_bram_1(4),
      O => \^address1\(5)
    );
\ram_reg_bram_0_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"006A00AA00AA00AA"
    )
        port map (
      I0 => ram_reg_bram_1(4),
      I1 => ram_reg_bram_1(2),
      I2 => ram_reg_bram_1(1),
      I3 => ram_reg_bram_0_i_34_n_5,
      I4 => ram_reg_bram_1(0),
      I5 => ram_reg_bram_1(3),
      O => \^address1\(4)
    );
\ram_reg_bram_1_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8FF88F8F8F8F8F"
    )
        port map (
      I0 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_bram_1(11),
      I3 => ram_reg_bram_1(9),
      I4 => ram_reg_bram_0_i_33_n_5,
      I5 => ram_reg_bram_1(10),
      O => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_4
    );
ram_reg_bram_1_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I2 => \^address1\(11),
      O => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_0
    );
\ram_reg_bram_2_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7070077070707070"
    )
        port map (
      I0 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I1 => ap_loop_init_int,
      I2 => ram_reg_bram_1(11),
      I3 => ram_reg_bram_1(9),
      I4 => ram_reg_bram_0_i_33_n_5,
      I5 => ram_reg_bram_1(10),
      O => \^address1\(11)
    );
\x_fu_222[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \^icmp_ln633_fu_853_p2\,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I3 => ap_loop_init_int,
      O => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_2(0)
    );
\x_fu_222[11]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      I2 => \^icmp_ln633_fu_853_p2\,
      O => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_fifoout is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    data_in : in STD_LOGIC_VECTOR ( 23 downto 0 );
    data_in_vld : in STD_LOGIC;
    data_in_last : in STD_LOGIC;
    data_out : out STD_LOGIC_VECTOR ( 23 downto 0 );
    data_out_vld : out STD_LOGIC;
    ap_start : in STD_LOGIC;
    data_out_read : in STD_LOGIC;
    valid : in STD_LOGIC_VECTOR ( 19 downto 0 );
    num_valid_datasets : in STD_LOGIC_VECTOR ( 5 downto 0 );
    pf_ready : out STD_LOGIC;
    pf_done : out STD_LOGIC;
    pf_all_done : in STD_LOGIC;
    pf_continue : in STD_LOGIC
  );
  attribute BlockingType : integer;
  attribute BlockingType of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_fifoout : entity is 1;
  attribute CeilLog2FDepth : integer;
  attribute CeilLog2FDepth of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_fifoout : entity is 5;
  attribute CeilLog2Stages : integer;
  attribute CeilLog2Stages of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_fifoout : entity is 5;
  attribute DataWidth : integer;
  attribute DataWidth of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_fifoout : entity is 24;
  attribute FDEPTH : integer;
  attribute FDEPTH of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_fifoout : entity is 21;
  attribute NUM_STAGES : integer;
  attribute NUM_STAGES of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_fifoout : entity is 20;
  attribute NumWrites : integer;
  attribute NumWrites of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_fifoout : entity is 1;
  attribute PfAllDoneEnable : integer;
  attribute PfAllDoneEnable of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_fifoout : entity is 2;
  attribute PipeLatency : integer;
  attribute PipeLatency of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_fifoout : entity is 20;
  attribute PipelineII : integer;
  attribute PipelineII of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_fifoout : entity is 1;
  attribute hls_module : string;
  attribute hls_module of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_fifoout : entity is "yes";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_fifoout : entity is "yes";
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_fifoout;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_fifoout is
  signal data_cannot_vld5_out : STD_LOGIC;
  signal data_cannot_vld_reg_n_5 : STD_LOGIC;
  signal data_done : STD_LOGIC;
  signal data_done0 : STD_LOGIC;
  signal data_done_i_1_n_5 : STD_LOGIC;
  signal data_done_i_3_n_5 : STD_LOGIC;
  signal data_out_last_reg_i_1_n_5 : STD_LOGIC;
  signal data_out_last_reg_reg_n_5 : STD_LOGIC;
  signal data_out_vld_INST_0_i_1_n_5 : STD_LOGIC;
  signal fifo_empty : STD_LOGIC;
  signal fifo_empty_i_1_n_5 : STD_LOGIC;
  signal fifo_empty_i_2_n_5 : STD_LOGIC;
  signal fifo_empty_i_4_n_5 : STD_LOGIC;
  signal fifo_empty_i_5_n_5 : STD_LOGIC;
  signal fifo_empty_i_6_n_5 : STD_LOGIC;
  signal fifo_empty_i_7_n_5 : STD_LOGIC;
  signal fifo_full_i_1_n_5 : STD_LOGIC;
  signal fifo_full_reg_n_5 : STD_LOGIC;
  signal fifo_rdPtr115_out : STD_LOGIC;
  signal \fifo_rdPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \fifo_rdPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \fifo_rdPtr[1]_i_2_n_5\ : STD_LOGIC;
  signal \fifo_rdPtr[2]_i_1_n_5\ : STD_LOGIC;
  signal \fifo_rdPtr[3]_i_1_n_5\ : STD_LOGIC;
  signal \fifo_rdPtr[4]_i_1_n_5\ : STD_LOGIC;
  signal \fifo_rdPtr[5]_i_1_n_5\ : STD_LOGIC;
  signal \fifo_rdPtr[5]_i_2_n_5\ : STD_LOGIC;
  signal \fifo_rdPtr[5]_i_3_n_5\ : STD_LOGIC;
  signal \fifo_rdPtr[5]_i_4_n_5\ : STD_LOGIC;
  signal fifo_rdPtr_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \fifo_rdPtr_reg__0\ : STD_LOGIC_VECTOR ( 5 to 5 );
  signal \fifo_reg[20][0]_srl21_i_2_n_5\ : STD_LOGIC;
  signal \fifo_reg[20][0]_srl21_n_5\ : STD_LOGIC;
  signal \fifo_reg[20][10]_srl21_n_5\ : STD_LOGIC;
  signal \fifo_reg[20][11]_srl21_n_5\ : STD_LOGIC;
  signal \fifo_reg[20][12]_srl21_n_5\ : STD_LOGIC;
  signal \fifo_reg[20][13]_srl21_n_5\ : STD_LOGIC;
  signal \fifo_reg[20][14]_srl21_n_5\ : STD_LOGIC;
  signal \fifo_reg[20][15]_srl21_n_5\ : STD_LOGIC;
  signal \fifo_reg[20][16]_srl21_n_5\ : STD_LOGIC;
  signal \fifo_reg[20][17]_srl21_n_5\ : STD_LOGIC;
  signal \fifo_reg[20][18]_srl21_n_5\ : STD_LOGIC;
  signal \fifo_reg[20][19]_srl21_n_5\ : STD_LOGIC;
  signal \fifo_reg[20][1]_srl21_n_5\ : STD_LOGIC;
  signal \fifo_reg[20][20]_srl21_n_5\ : STD_LOGIC;
  signal \fifo_reg[20][21]_srl21_n_5\ : STD_LOGIC;
  signal \fifo_reg[20][22]_srl21_n_5\ : STD_LOGIC;
  signal \fifo_reg[20][23]_srl21_n_5\ : STD_LOGIC;
  signal \fifo_reg[20][24]_srl21_n_5\ : STD_LOGIC;
  signal \fifo_reg[20][25]_srl21_n_5\ : STD_LOGIC;
  signal \fifo_reg[20][2]_srl21_n_5\ : STD_LOGIC;
  signal \fifo_reg[20][3]_srl21_n_5\ : STD_LOGIC;
  signal \fifo_reg[20][4]_srl21_n_5\ : STD_LOGIC;
  signal \fifo_reg[20][5]_srl21_n_5\ : STD_LOGIC;
  signal \fifo_reg[20][6]_srl21_n_5\ : STD_LOGIC;
  signal \fifo_reg[20][7]_srl21_n_5\ : STD_LOGIC;
  signal \fifo_reg[20][8]_srl21_n_5\ : STD_LOGIC;
  signal \fifo_reg[20][9]_srl21_n_5\ : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pf_done_INST_0_i_1_n_5 : STD_LOGIC;
  signal pf_ready_INST_0_i_1_n_5 : STD_LOGIC;
  signal pf_ready_INST_0_i_2_n_5 : STD_LOGIC;
  signal pf_ready_INST_0_i_3_n_5 : STD_LOGIC;
  signal pf_ready_INST_0_i_4_n_5 : STD_LOGIC;
  signal pf_ready_INST_0_i_5_n_5 : STD_LOGIC;
  signal pf_ready_INST_0_i_6_n_5 : STD_LOGIC;
  signal write_enable : STD_LOGIC;
  signal \NLW_fifo_reg[20][0]_srl21_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_reg[20][10]_srl21_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_reg[20][11]_srl21_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_reg[20][12]_srl21_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_reg[20][13]_srl21_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_reg[20][14]_srl21_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_reg[20][15]_srl21_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_reg[20][16]_srl21_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_reg[20][17]_srl21_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_reg[20][18]_srl21_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_reg[20][19]_srl21_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_reg[20][1]_srl21_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_reg[20][20]_srl21_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_reg[20][21]_srl21_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_reg[20][22]_srl21_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_reg[20][23]_srl21_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_reg[20][24]_srl21_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_reg[20][25]_srl21_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_reg[20][2]_srl21_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_reg[20][3]_srl21_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_reg[20][4]_srl21_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_reg[20][5]_srl21_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_reg[20][6]_srl21_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_reg[20][7]_srl21_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_reg[20][8]_srl21_Q31_UNCONNECTED\ : STD_LOGIC;
  signal \NLW_fifo_reg[20][9]_srl21_Q31_UNCONNECTED\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of data_cannot_vld_i_1 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of data_done_i_3 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \data_out[0]_INST_0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \data_out[10]_INST_0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \data_out[11]_INST_0\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \data_out[12]_INST_0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \data_out[13]_INST_0\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \data_out[14]_INST_0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \data_out[15]_INST_0\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \data_out[16]_INST_0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \data_out[17]_INST_0\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \data_out[18]_INST_0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \data_out[19]_INST_0\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \data_out[1]_INST_0\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \data_out[20]_INST_0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \data_out[21]_INST_0\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \data_out[22]_INST_0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \data_out[23]_INST_0\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \data_out[2]_INST_0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \data_out[3]_INST_0\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \data_out[4]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \data_out[5]_INST_0\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \data_out[6]_INST_0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \data_out[7]_INST_0\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \data_out[8]_INST_0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \data_out[9]_INST_0\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of data_out_last_reg_i_1 : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of data_out_vld_INST_0_i_1 : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of fifo_empty_i_5 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of fifo_empty_i_7 : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \fifo_rdPtr[2]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \fifo_rdPtr[3]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \fifo_rdPtr[5]_i_3\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \fifo_rdPtr[5]_i_4\ : label is "soft_lutpair43";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \fifo_reg[20][0]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20] ";
  attribute srl_name : string;
  attribute srl_name of \fifo_reg[20][0]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20][0]_srl21 ";
  attribute SOFT_HLUTNM of \fifo_reg[20][0]_srl21_i_2\ : label is "soft_lutpair49";
  attribute srl_bus_name of \fifo_reg[20][10]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20] ";
  attribute srl_name of \fifo_reg[20][10]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20][10]_srl21 ";
  attribute srl_bus_name of \fifo_reg[20][11]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20] ";
  attribute srl_name of \fifo_reg[20][11]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20][11]_srl21 ";
  attribute srl_bus_name of \fifo_reg[20][12]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20] ";
  attribute srl_name of \fifo_reg[20][12]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20][12]_srl21 ";
  attribute srl_bus_name of \fifo_reg[20][13]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20] ";
  attribute srl_name of \fifo_reg[20][13]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20][13]_srl21 ";
  attribute srl_bus_name of \fifo_reg[20][14]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20] ";
  attribute srl_name of \fifo_reg[20][14]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20][14]_srl21 ";
  attribute srl_bus_name of \fifo_reg[20][15]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20] ";
  attribute srl_name of \fifo_reg[20][15]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20][15]_srl21 ";
  attribute srl_bus_name of \fifo_reg[20][16]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20] ";
  attribute srl_name of \fifo_reg[20][16]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20][16]_srl21 ";
  attribute srl_bus_name of \fifo_reg[20][17]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20] ";
  attribute srl_name of \fifo_reg[20][17]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20][17]_srl21 ";
  attribute srl_bus_name of \fifo_reg[20][18]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20] ";
  attribute srl_name of \fifo_reg[20][18]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20][18]_srl21 ";
  attribute srl_bus_name of \fifo_reg[20][19]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20] ";
  attribute srl_name of \fifo_reg[20][19]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20][19]_srl21 ";
  attribute srl_bus_name of \fifo_reg[20][1]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20] ";
  attribute srl_name of \fifo_reg[20][1]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20][1]_srl21 ";
  attribute srl_bus_name of \fifo_reg[20][20]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20] ";
  attribute srl_name of \fifo_reg[20][20]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20][20]_srl21 ";
  attribute srl_bus_name of \fifo_reg[20][21]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20] ";
  attribute srl_name of \fifo_reg[20][21]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20][21]_srl21 ";
  attribute srl_bus_name of \fifo_reg[20][22]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20] ";
  attribute srl_name of \fifo_reg[20][22]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20][22]_srl21 ";
  attribute srl_bus_name of \fifo_reg[20][23]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20] ";
  attribute srl_name of \fifo_reg[20][23]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20][23]_srl21 ";
  attribute srl_bus_name of \fifo_reg[20][24]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20] ";
  attribute srl_name of \fifo_reg[20][24]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20][24]_srl21 ";
  attribute srl_bus_name of \fifo_reg[20][25]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20] ";
  attribute srl_name of \fifo_reg[20][25]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20][25]_srl21 ";
  attribute srl_bus_name of \fifo_reg[20][2]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20] ";
  attribute srl_name of \fifo_reg[20][2]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20][2]_srl21 ";
  attribute srl_bus_name of \fifo_reg[20][3]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20] ";
  attribute srl_name of \fifo_reg[20][3]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20][3]_srl21 ";
  attribute srl_bus_name of \fifo_reg[20][4]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20] ";
  attribute srl_name of \fifo_reg[20][4]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20][4]_srl21 ";
  attribute srl_bus_name of \fifo_reg[20][5]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20] ";
  attribute srl_name of \fifo_reg[20][5]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20][5]_srl21 ";
  attribute srl_bus_name of \fifo_reg[20][6]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20] ";
  attribute srl_name of \fifo_reg[20][6]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20][6]_srl21 ";
  attribute srl_bus_name of \fifo_reg[20][7]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20] ";
  attribute srl_name of \fifo_reg[20][7]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20][7]_srl21 ";
  attribute srl_bus_name of \fifo_reg[20][8]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20] ";
  attribute srl_name of \fifo_reg[20][8]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20][8]_srl21 ";
  attribute srl_bus_name of \fifo_reg[20][9]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20] ";
  attribute srl_name of \fifo_reg[20][9]_srl21\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/pf_imgG_U /\fifo_reg[20][9]_srl21 ";
  attribute SOFT_HLUTNM of pf_done_INST_0 : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of pf_ready_INST_0_i_2 : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of pf_ready_INST_0_i_3 : label is "soft_lutpair44";
begin
data_cannot_vld_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"23332322"
    )
        port map (
      I0 => pf_done_INST_0_i_1_n_5,
      I1 => ap_rst,
      I2 => pf_continue,
      I3 => pf_all_done,
      I4 => data_out_last_reg_reg_n_5,
      O => data_cannot_vld5_out
    );
data_cannot_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_cannot_vld5_out,
      Q => data_cannot_vld_reg_n_5,
      R => '0'
    );
data_done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FAFB0A08"
    )
        port map (
      I0 => data_done0,
      I1 => data_out_vld_INST_0_i_1_n_5,
      I2 => \fifo_reg[20][0]_srl21_i_2_n_5\,
      I3 => data_out_read,
      I4 => data_done,
      O => data_done_i_1_n_5
    );
data_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBBBBBFBB"
    )
        port map (
      I0 => pf_continue,
      I1 => pf_all_done,
      I2 => data_cannot_vld_reg_n_5,
      I3 => data_out_read,
      I4 => data_out_vld_INST_0_i_1_n_5,
      I5 => data_done_i_3_n_5,
      O => data_done0
    );
data_done_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202F2020"
    )
        port map (
      I0 => data_in_last,
      I1 => data_in_vld,
      I2 => fifo_empty,
      I3 => \fifo_reg[20][24]_srl21_n_5\,
      I4 => \fifo_reg[20][25]_srl21_n_5\,
      O => data_done_i_3_n_5
    );
data_done_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_done_i_1_n_5,
      Q => data_done,
      R => ap_rst
    );
\data_out[0]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in(0),
      I1 => fifo_empty,
      I2 => \fifo_reg[20][0]_srl21_n_5\,
      O => data_out(0)
    );
\data_out[10]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in(10),
      I1 => fifo_empty,
      I2 => \fifo_reg[20][10]_srl21_n_5\,
      O => data_out(10)
    );
\data_out[11]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in(11),
      I1 => fifo_empty,
      I2 => \fifo_reg[20][11]_srl21_n_5\,
      O => data_out(11)
    );
\data_out[12]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in(12),
      I1 => fifo_empty,
      I2 => \fifo_reg[20][12]_srl21_n_5\,
      O => data_out(12)
    );
\data_out[13]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in(13),
      I1 => fifo_empty,
      I2 => \fifo_reg[20][13]_srl21_n_5\,
      O => data_out(13)
    );
\data_out[14]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in(14),
      I1 => fifo_empty,
      I2 => \fifo_reg[20][14]_srl21_n_5\,
      O => data_out(14)
    );
\data_out[15]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in(15),
      I1 => fifo_empty,
      I2 => \fifo_reg[20][15]_srl21_n_5\,
      O => data_out(15)
    );
\data_out[16]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in(16),
      I1 => fifo_empty,
      I2 => \fifo_reg[20][16]_srl21_n_5\,
      O => data_out(16)
    );
\data_out[17]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in(17),
      I1 => fifo_empty,
      I2 => \fifo_reg[20][17]_srl21_n_5\,
      O => data_out(17)
    );
\data_out[18]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in(18),
      I1 => fifo_empty,
      I2 => \fifo_reg[20][18]_srl21_n_5\,
      O => data_out(18)
    );
\data_out[19]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in(19),
      I1 => fifo_empty,
      I2 => \fifo_reg[20][19]_srl21_n_5\,
      O => data_out(19)
    );
\data_out[1]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in(1),
      I1 => fifo_empty,
      I2 => \fifo_reg[20][1]_srl21_n_5\,
      O => data_out(1)
    );
\data_out[20]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in(20),
      I1 => fifo_empty,
      I2 => \fifo_reg[20][20]_srl21_n_5\,
      O => data_out(20)
    );
\data_out[21]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in(21),
      I1 => fifo_empty,
      I2 => \fifo_reg[20][21]_srl21_n_5\,
      O => data_out(21)
    );
\data_out[22]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in(22),
      I1 => fifo_empty,
      I2 => \fifo_reg[20][22]_srl21_n_5\,
      O => data_out(22)
    );
\data_out[23]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in(23),
      I1 => fifo_empty,
      I2 => \fifo_reg[20][23]_srl21_n_5\,
      O => data_out(23)
    );
\data_out[2]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in(2),
      I1 => fifo_empty,
      I2 => \fifo_reg[20][2]_srl21_n_5\,
      O => data_out(2)
    );
\data_out[3]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in(3),
      I1 => fifo_empty,
      I2 => \fifo_reg[20][3]_srl21_n_5\,
      O => data_out(3)
    );
\data_out[4]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in(4),
      I1 => fifo_empty,
      I2 => \fifo_reg[20][4]_srl21_n_5\,
      O => data_out(4)
    );
\data_out[5]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in(5),
      I1 => fifo_empty,
      I2 => \fifo_reg[20][5]_srl21_n_5\,
      O => data_out(5)
    );
\data_out[6]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in(6),
      I1 => fifo_empty,
      I2 => \fifo_reg[20][6]_srl21_n_5\,
      O => data_out(6)
    );
\data_out[7]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in(7),
      I1 => fifo_empty,
      I2 => \fifo_reg[20][7]_srl21_n_5\,
      O => data_out(7)
    );
\data_out[8]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in(8),
      I1 => fifo_empty,
      I2 => \fifo_reg[20][8]_srl21_n_5\,
      O => data_out(8)
    );
\data_out[9]_INST_0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => data_in(9),
      I1 => fifo_empty,
      I2 => \fifo_reg[20][9]_srl21_n_5\,
      O => data_out(9)
    );
data_out_last_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF8A"
    )
        port map (
      I0 => pf_done_INST_0_i_1_n_5,
      I1 => pf_continue,
      I2 => pf_all_done,
      I3 => data_out_last_reg_reg_n_5,
      O => data_out_last_reg_i_1_n_5
    );
data_out_last_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_out_last_reg_i_1_n_5,
      Q => data_out_last_reg_reg_n_5,
      R => ap_rst
    );
data_out_vld_INST_0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"31111111"
    )
        port map (
      I0 => data_cannot_vld_reg_n_5,
      I1 => data_out_vld_INST_0_i_1_n_5,
      I2 => data_done,
      I3 => pf_continue,
      I4 => pf_all_done,
      O => data_out_vld
    );
data_out_vld_INST_0_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => data_in_vld,
      I1 => fifo_empty,
      I2 => \fifo_reg[20][24]_srl21_n_5\,
      O => data_out_vld_INST_0_i_1_n_5
    );
fifo_empty_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"3202"
    )
        port map (
      I0 => fifo_empty_i_2_n_5,
      I1 => fifo_rdPtr115_out,
      I2 => fifo_empty_i_4_n_5,
      I3 => fifo_empty,
      O => fifo_empty_i_1_n_5
    );
fifo_empty_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => fifo_rdPtr_reg(0),
      I1 => fifo_rdPtr_reg(1),
      I2 => fifo_rdPtr_reg(4),
      I3 => \fifo_rdPtr_reg__0\(5),
      I4 => fifo_rdPtr_reg(3),
      I5 => fifo_rdPtr_reg(2),
      O => fifo_empty_i_2_n_5
    );
fifo_empty_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFAEA"
    )
        port map (
      I0 => fifo_empty_i_5_n_5,
      I1 => data_in_last,
      I2 => \fifo_reg[20][0]_srl21_i_2_n_5\,
      I3 => data_in_vld,
      I4 => fifo_empty_i_6_n_5,
      I5 => fifo_full_reg_n_5,
      O => fifo_rdPtr115_out
    );
fifo_empty_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF4"
    )
        port map (
      I0 => data_out_read,
      I1 => fifo_empty_i_7_n_5,
      I2 => data_in_last,
      I3 => data_in_vld,
      I4 => fifo_empty,
      I5 => \fifo_reg[20][0]_srl21_i_2_n_5\,
      O => fifo_empty_i_4_n_5
    );
fifo_empty_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => data_out_read,
      I1 => data_in_vld,
      I2 => \fifo_reg[20][25]_srl21_n_5\,
      I3 => \fifo_reg[20][24]_srl21_n_5\,
      O => fifo_empty_i_5_n_5
    );
fifo_empty_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000D8D888D8"
    )
        port map (
      I0 => fifo_empty,
      I1 => data_in_vld,
      I2 => data_in_last,
      I3 => \fifo_reg[20][25]_srl21_n_5\,
      I4 => \fifo_reg[20][24]_srl21_n_5\,
      I5 => data_out_read,
      O => fifo_empty_i_6_n_5
    );
fifo_empty_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \fifo_reg[20][24]_srl21_n_5\,
      I1 => \fifo_reg[20][25]_srl21_n_5\,
      O => fifo_empty_i_7_n_5
    );
fifo_empty_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => fifo_empty_i_1_n_5,
      Q => fifo_empty,
      S => ap_rst
    );
fifo_full_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"45400000"
    )
        port map (
      I0 => ap_rst,
      I1 => p_1_in,
      I2 => fifo_rdPtr115_out,
      I3 => fifo_full_reg_n_5,
      I4 => fifo_empty_i_4_n_5,
      O => fifo_full_i_1_n_5
    );
fifo_full_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => fifo_rdPtr_reg(0),
      I1 => fifo_rdPtr_reg(1),
      I2 => fifo_rdPtr_reg(4),
      I3 => \fifo_rdPtr_reg__0\(5),
      I4 => fifo_rdPtr_reg(3),
      I5 => fifo_rdPtr_reg(2),
      O => p_1_in
    );
fifo_full_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => fifo_full_i_1_n_5,
      Q => fifo_full_reg_n_5,
      R => '0'
    );
\fifo_rdPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_rdPtr_reg(0),
      O => \fifo_rdPtr[0]_i_1_n_5\
    );
\fifo_rdPtr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAA56555555A9"
    )
        port map (
      I0 => fifo_rdPtr_reg(0),
      I1 => data_in_last,
      I2 => data_in_vld,
      I3 => fifo_full_reg_n_5,
      I4 => \fifo_rdPtr[1]_i_2_n_5\,
      I5 => fifo_rdPtr_reg(1),
      O => \fifo_rdPtr[1]_i_1_n_5\
    );
\fifo_rdPtr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000BBBB0000AFAA"
    )
        port map (
      I0 => data_out_read,
      I1 => data_in_vld,
      I2 => \fifo_reg[20][24]_srl21_n_5\,
      I3 => \fifo_reg[20][25]_srl21_n_5\,
      I4 => \fifo_reg[20][0]_srl21_i_2_n_5\,
      I5 => fifo_empty,
      O => \fifo_rdPtr[1]_i_2_n_5\
    );
\fifo_rdPtr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => fifo_rdPtr_reg(0),
      I1 => fifo_rdPtr115_out,
      I2 => fifo_rdPtr_reg(2),
      I3 => fifo_rdPtr_reg(1),
      O => \fifo_rdPtr[2]_i_1_n_5\
    );
\fifo_rdPtr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7F80FE01"
    )
        port map (
      I0 => fifo_rdPtr_reg(1),
      I1 => fifo_rdPtr_reg(0),
      I2 => fifo_rdPtr115_out,
      I3 => fifo_rdPtr_reg(3),
      I4 => fifo_rdPtr_reg(2),
      O => \fifo_rdPtr[3]_i_1_n_5\
    );
\fifo_rdPtr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF8000FFFE0001"
    )
        port map (
      I0 => fifo_rdPtr_reg(0),
      I1 => fifo_rdPtr_reg(1),
      I2 => fifo_rdPtr115_out,
      I3 => fifo_rdPtr_reg(2),
      I4 => fifo_rdPtr_reg(4),
      I5 => fifo_rdPtr_reg(3),
      O => \fifo_rdPtr[4]_i_1_n_5\
    );
\fifo_rdPtr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => fifo_rdPtr115_out,
      I1 => fifo_empty_i_4_n_5,
      O => \fifo_rdPtr[5]_i_1_n_5\
    );
\fifo_rdPtr[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3F3FC0C0FFEE0011"
    )
        port map (
      I0 => \fifo_rdPtr[5]_i_3_n_5\,
      I1 => fifo_rdPtr115_out,
      I2 => \fifo_rdPtr[5]_i_4_n_5\,
      I3 => pf_ready_INST_0_i_5_n_5,
      I4 => \fifo_rdPtr_reg__0\(5),
      I5 => fifo_rdPtr_reg(4),
      O => \fifo_rdPtr[5]_i_2_n_5\
    );
\fifo_rdPtr[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => fifo_rdPtr_reg(2),
      I1 => fifo_rdPtr_reg(3),
      O => \fifo_rdPtr[5]_i_3_n_5\
    );
\fifo_rdPtr[5]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => fifo_rdPtr_reg(3),
      I1 => fifo_rdPtr_reg(2),
      I2 => fifo_rdPtr_reg(1),
      I3 => fifo_rdPtr_reg(0),
      O => \fifo_rdPtr[5]_i_4_n_5\
    );
\fifo_rdPtr_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \fifo_rdPtr[5]_i_1_n_5\,
      D => \fifo_rdPtr[0]_i_1_n_5\,
      Q => fifo_rdPtr_reg(0),
      S => ap_rst
    );
\fifo_rdPtr_reg[1]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \fifo_rdPtr[5]_i_1_n_5\,
      D => \fifo_rdPtr[1]_i_1_n_5\,
      Q => fifo_rdPtr_reg(1),
      S => ap_rst
    );
\fifo_rdPtr_reg[2]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \fifo_rdPtr[5]_i_1_n_5\,
      D => \fifo_rdPtr[2]_i_1_n_5\,
      Q => fifo_rdPtr_reg(2),
      S => ap_rst
    );
\fifo_rdPtr_reg[3]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \fifo_rdPtr[5]_i_1_n_5\,
      D => \fifo_rdPtr[3]_i_1_n_5\,
      Q => fifo_rdPtr_reg(3),
      S => ap_rst
    );
\fifo_rdPtr_reg[4]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \fifo_rdPtr[5]_i_1_n_5\,
      D => \fifo_rdPtr[4]_i_1_n_5\,
      Q => fifo_rdPtr_reg(4),
      S => ap_rst
    );
\fifo_rdPtr_reg[5]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => \fifo_rdPtr[5]_i_1_n_5\,
      D => \fifo_rdPtr[5]_i_2_n_5\,
      Q => \fifo_rdPtr_reg__0\(5),
      S => ap_rst
    );
\fifo_reg[20][0]_srl21\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => fifo_rdPtr_reg(4 downto 0),
      CE => write_enable,
      CLK => ap_clk,
      D => data_in(0),
      Q => \fifo_reg[20][0]_srl21_n_5\,
      Q31 => \NLW_fifo_reg[20][0]_srl21_Q31_UNCONNECTED\
    );
\fifo_reg[20][0]_srl21_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC50FCFC"
    )
        port map (
      I0 => data_out_read,
      I1 => data_in_last,
      I2 => data_in_vld,
      I3 => \fifo_reg[20][0]_srl21_i_2_n_5\,
      I4 => fifo_empty,
      O => write_enable
    );
\fifo_reg[20][0]_srl21_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => pf_continue,
      I1 => pf_all_done,
      I2 => data_out_last_reg_reg_n_5,
      O => \fifo_reg[20][0]_srl21_i_2_n_5\
    );
\fifo_reg[20][10]_srl21\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => fifo_rdPtr_reg(4 downto 0),
      CE => write_enable,
      CLK => ap_clk,
      D => data_in(10),
      Q => \fifo_reg[20][10]_srl21_n_5\,
      Q31 => \NLW_fifo_reg[20][10]_srl21_Q31_UNCONNECTED\
    );
\fifo_reg[20][11]_srl21\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => fifo_rdPtr_reg(4 downto 0),
      CE => write_enable,
      CLK => ap_clk,
      D => data_in(11),
      Q => \fifo_reg[20][11]_srl21_n_5\,
      Q31 => \NLW_fifo_reg[20][11]_srl21_Q31_UNCONNECTED\
    );
\fifo_reg[20][12]_srl21\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => fifo_rdPtr_reg(4 downto 0),
      CE => write_enable,
      CLK => ap_clk,
      D => data_in(12),
      Q => \fifo_reg[20][12]_srl21_n_5\,
      Q31 => \NLW_fifo_reg[20][12]_srl21_Q31_UNCONNECTED\
    );
\fifo_reg[20][13]_srl21\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => fifo_rdPtr_reg(4 downto 0),
      CE => write_enable,
      CLK => ap_clk,
      D => data_in(13),
      Q => \fifo_reg[20][13]_srl21_n_5\,
      Q31 => \NLW_fifo_reg[20][13]_srl21_Q31_UNCONNECTED\
    );
\fifo_reg[20][14]_srl21\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => fifo_rdPtr_reg(4 downto 0),
      CE => write_enable,
      CLK => ap_clk,
      D => data_in(14),
      Q => \fifo_reg[20][14]_srl21_n_5\,
      Q31 => \NLW_fifo_reg[20][14]_srl21_Q31_UNCONNECTED\
    );
\fifo_reg[20][15]_srl21\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => fifo_rdPtr_reg(4 downto 0),
      CE => write_enable,
      CLK => ap_clk,
      D => data_in(15),
      Q => \fifo_reg[20][15]_srl21_n_5\,
      Q31 => \NLW_fifo_reg[20][15]_srl21_Q31_UNCONNECTED\
    );
\fifo_reg[20][16]_srl21\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => fifo_rdPtr_reg(4 downto 0),
      CE => write_enable,
      CLK => ap_clk,
      D => data_in(16),
      Q => \fifo_reg[20][16]_srl21_n_5\,
      Q31 => \NLW_fifo_reg[20][16]_srl21_Q31_UNCONNECTED\
    );
\fifo_reg[20][17]_srl21\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => fifo_rdPtr_reg(4 downto 0),
      CE => write_enable,
      CLK => ap_clk,
      D => data_in(17),
      Q => \fifo_reg[20][17]_srl21_n_5\,
      Q31 => \NLW_fifo_reg[20][17]_srl21_Q31_UNCONNECTED\
    );
\fifo_reg[20][18]_srl21\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => fifo_rdPtr_reg(4 downto 0),
      CE => write_enable,
      CLK => ap_clk,
      D => data_in(18),
      Q => \fifo_reg[20][18]_srl21_n_5\,
      Q31 => \NLW_fifo_reg[20][18]_srl21_Q31_UNCONNECTED\
    );
\fifo_reg[20][19]_srl21\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => fifo_rdPtr_reg(4 downto 0),
      CE => write_enable,
      CLK => ap_clk,
      D => data_in(19),
      Q => \fifo_reg[20][19]_srl21_n_5\,
      Q31 => \NLW_fifo_reg[20][19]_srl21_Q31_UNCONNECTED\
    );
\fifo_reg[20][1]_srl21\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => fifo_rdPtr_reg(4 downto 0),
      CE => write_enable,
      CLK => ap_clk,
      D => data_in(1),
      Q => \fifo_reg[20][1]_srl21_n_5\,
      Q31 => \NLW_fifo_reg[20][1]_srl21_Q31_UNCONNECTED\
    );
\fifo_reg[20][20]_srl21\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => fifo_rdPtr_reg(4 downto 0),
      CE => write_enable,
      CLK => ap_clk,
      D => data_in(20),
      Q => \fifo_reg[20][20]_srl21_n_5\,
      Q31 => \NLW_fifo_reg[20][20]_srl21_Q31_UNCONNECTED\
    );
\fifo_reg[20][21]_srl21\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => fifo_rdPtr_reg(4 downto 0),
      CE => write_enable,
      CLK => ap_clk,
      D => data_in(21),
      Q => \fifo_reg[20][21]_srl21_n_5\,
      Q31 => \NLW_fifo_reg[20][21]_srl21_Q31_UNCONNECTED\
    );
\fifo_reg[20][22]_srl21\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => fifo_rdPtr_reg(4 downto 0),
      CE => write_enable,
      CLK => ap_clk,
      D => data_in(22),
      Q => \fifo_reg[20][22]_srl21_n_5\,
      Q31 => \NLW_fifo_reg[20][22]_srl21_Q31_UNCONNECTED\
    );
\fifo_reg[20][23]_srl21\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => fifo_rdPtr_reg(4 downto 0),
      CE => write_enable,
      CLK => ap_clk,
      D => data_in(23),
      Q => \fifo_reg[20][23]_srl21_n_5\,
      Q31 => \NLW_fifo_reg[20][23]_srl21_Q31_UNCONNECTED\
    );
\fifo_reg[20][24]_srl21\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => fifo_rdPtr_reg(4 downto 0),
      CE => write_enable,
      CLK => ap_clk,
      D => data_in_vld,
      Q => \fifo_reg[20][24]_srl21_n_5\,
      Q31 => \NLW_fifo_reg[20][24]_srl21_Q31_UNCONNECTED\
    );
\fifo_reg[20][25]_srl21\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => fifo_rdPtr_reg(4 downto 0),
      CE => write_enable,
      CLK => ap_clk,
      D => data_in_last,
      Q => \fifo_reg[20][25]_srl21_n_5\,
      Q31 => \NLW_fifo_reg[20][25]_srl21_Q31_UNCONNECTED\
    );
\fifo_reg[20][2]_srl21\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => fifo_rdPtr_reg(4 downto 0),
      CE => write_enable,
      CLK => ap_clk,
      D => data_in(2),
      Q => \fifo_reg[20][2]_srl21_n_5\,
      Q31 => \NLW_fifo_reg[20][2]_srl21_Q31_UNCONNECTED\
    );
\fifo_reg[20][3]_srl21\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => fifo_rdPtr_reg(4 downto 0),
      CE => write_enable,
      CLK => ap_clk,
      D => data_in(3),
      Q => \fifo_reg[20][3]_srl21_n_5\,
      Q31 => \NLW_fifo_reg[20][3]_srl21_Q31_UNCONNECTED\
    );
\fifo_reg[20][4]_srl21\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => fifo_rdPtr_reg(4 downto 0),
      CE => write_enable,
      CLK => ap_clk,
      D => data_in(4),
      Q => \fifo_reg[20][4]_srl21_n_5\,
      Q31 => \NLW_fifo_reg[20][4]_srl21_Q31_UNCONNECTED\
    );
\fifo_reg[20][5]_srl21\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => fifo_rdPtr_reg(4 downto 0),
      CE => write_enable,
      CLK => ap_clk,
      D => data_in(5),
      Q => \fifo_reg[20][5]_srl21_n_5\,
      Q31 => \NLW_fifo_reg[20][5]_srl21_Q31_UNCONNECTED\
    );
\fifo_reg[20][6]_srl21\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => fifo_rdPtr_reg(4 downto 0),
      CE => write_enable,
      CLK => ap_clk,
      D => data_in(6),
      Q => \fifo_reg[20][6]_srl21_n_5\,
      Q31 => \NLW_fifo_reg[20][6]_srl21_Q31_UNCONNECTED\
    );
\fifo_reg[20][7]_srl21\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => fifo_rdPtr_reg(4 downto 0),
      CE => write_enable,
      CLK => ap_clk,
      D => data_in(7),
      Q => \fifo_reg[20][7]_srl21_n_5\,
      Q31 => \NLW_fifo_reg[20][7]_srl21_Q31_UNCONNECTED\
    );
\fifo_reg[20][8]_srl21\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => fifo_rdPtr_reg(4 downto 0),
      CE => write_enable,
      CLK => ap_clk,
      D => data_in(8),
      Q => \fifo_reg[20][8]_srl21_n_5\,
      Q31 => \NLW_fifo_reg[20][8]_srl21_Q31_UNCONNECTED\
    );
\fifo_reg[20][9]_srl21\: unisim.vcomponents.SRLC32E
    generic map(
      INIT => X"00000000"
    )
        port map (
      A(4 downto 0) => fifo_rdPtr_reg(4 downto 0),
      CE => write_enable,
      CLK => ap_clk,
      D => data_in(9),
      Q => \fifo_reg[20][9]_srl21_n_5\,
      Q31 => \NLW_fifo_reg[20][9]_srl21_Q31_UNCONNECTED\
    );
pf_done_INST_0: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AECE"
    )
        port map (
      I0 => pf_done_INST_0_i_1_n_5,
      I1 => data_out_last_reg_reg_n_5,
      I2 => pf_all_done,
      I3 => pf_continue,
      O => pf_done
    );
pf_done_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA8CFF8C008C008C"
    )
        port map (
      I0 => data_out_read,
      I1 => \fifo_reg[20][25]_srl21_n_5\,
      I2 => \fifo_reg[20][24]_srl21_n_5\,
      I3 => fifo_empty,
      I4 => data_in_vld,
      I5 => data_in_last,
      O => pf_done_INST_0_i_1_n_5
    );
pf_ready_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"011780007FFF0117"
    )
        port map (
      I0 => pf_ready_INST_0_i_1_n_5,
      I1 => num_valid_datasets(4),
      I2 => pf_ready_INST_0_i_2_n_5,
      I3 => pf_ready_INST_0_i_3_n_5,
      I4 => pf_ready_INST_0_i_4_n_5,
      I5 => num_valid_datasets(5),
      O => pf_ready
    );
pf_ready_INST_0_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3FE8E83F28000028"
    )
        port map (
      I0 => num_valid_datasets(2),
      I1 => fifo_rdPtr_reg(2),
      I2 => pf_ready_INST_0_i_5_n_5,
      I3 => fifo_rdPtr_reg(3),
      I4 => num_valid_datasets(3),
      I5 => pf_ready_INST_0_i_6_n_5,
      O => pf_ready_INST_0_i_1_n_5
    );
pf_ready_INST_0_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1113EEEC"
    )
        port map (
      I0 => fifo_rdPtr_reg(2),
      I1 => fifo_rdPtr_reg(3),
      I2 => fifo_rdPtr_reg(1),
      I3 => fifo_rdPtr_reg(0),
      I4 => fifo_rdPtr_reg(4),
      O => pf_ready_INST_0_i_2_n_5
    );
pf_ready_INST_0_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88822222"
    )
        port map (
      I0 => num_valid_datasets(3),
      I1 => fifo_rdPtr_reg(3),
      I2 => fifo_rdPtr_reg(1),
      I3 => fifo_rdPtr_reg(0),
      I4 => fifo_rdPtr_reg(2),
      O => pf_ready_INST_0_i_3_n_5
    );
pf_ready_INST_0_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"555755FFAAA8AA00"
    )
        port map (
      I0 => fifo_rdPtr_reg(4),
      I1 => fifo_rdPtr_reg(0),
      I2 => fifo_rdPtr_reg(1),
      I3 => fifo_rdPtr_reg(3),
      I4 => fifo_rdPtr_reg(2),
      I5 => \fifo_rdPtr_reg__0\(5),
      O => pf_ready_INST_0_i_4_n_5
    );
pf_ready_INST_0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => fifo_rdPtr_reg(0),
      I1 => fifo_rdPtr_reg(1),
      O => pf_ready_INST_0_i_5_n_5
    );
pf_ready_INST_0_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C3C3C3BEC382003C"
    )
        port map (
      I0 => num_valid_datasets(0),
      I1 => num_valid_datasets(2),
      I2 => fifo_rdPtr_reg(2),
      I3 => fifo_rdPtr_reg(0),
      I4 => fifo_rdPtr_reg(1),
      I5 => num_valid_datasets(1),
      O => pf_ready_INST_0_i_6_n_5
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_pipeline_valid is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst : in STD_LOGIC;
    valid_in : in STD_LOGIC;
    exitcond : in STD_LOGIC;
    valid_out : out STD_LOGIC_VECTOR ( 19 downto 0 );
    num_valid_datasets : out STD_LOGIC_VECTOR ( 5 downto 0 )
  );
  attribute CeilLog2Stages : integer;
  attribute CeilLog2Stages of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_pipeline_valid : entity is 5;
  attribute ExitLatency : integer;
  attribute ExitLatency of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_pipeline_valid : entity is 3;
  attribute NUM_STAGES : integer;
  attribute NUM_STAGES of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_pipeline_valid : entity is 20;
  attribute PipelineII : integer;
  attribute PipelineII of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_pipeline_valid : entity is 1;
  attribute PipelineLatency : integer;
  attribute PipelineLatency of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_pipeline_valid : entity is 20;
  attribute hls_module : string;
  attribute hls_module of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_pipeline_valid : entity is "yes";
  attribute keep_hierarchy : string;
  attribute keep_hierarchy of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_pipeline_valid : entity is "yes";
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_pipeline_valid;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_pipeline_valid is
  signal \genblk1[3].v2_reg0\ : STD_LOGIC;
  signal \^num_valid_datasets\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \nvd_reg[5]_i_2_n_5\ : STD_LOGIC;
  signal \nvd_reg[5]_i_3_n_5\ : STD_LOGIC;
  signal \nvd_reg[5]_i_4_n_5\ : STD_LOGIC;
  signal \nvd_reg[5]_i_5_n_5\ : STD_LOGIC;
  signal \nvd_reg[5]_i_6_n_5\ : STD_LOGIC;
  signal \nvd_reg[5]_i_7_n_5\ : STD_LOGIC;
  signal \nvd_reg[5]_i_8_n_5\ : STD_LOGIC;
  signal \nvd_reg_reg[5]_i_1_n_10\ : STD_LOGIC;
  signal \nvd_reg_reg[5]_i_1_n_11\ : STD_LOGIC;
  signal \nvd_reg_reg[5]_i_1_n_12\ : STD_LOGIC;
  signal \nvd_reg_reg[5]_i_1_n_8\ : STD_LOGIC;
  signal \nvd_reg_reg[5]_i_1_n_9\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^valid_in\ : STD_LOGIC;
  signal \^valid_out\ : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \NLW_nvd_reg_reg[5]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_nvd_reg_reg[5]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
begin
  \^valid_in\ <= valid_in;
  num_valid_datasets(5 downto 0) <= \^num_valid_datasets\(5 downto 0);
  valid_out(19 downto 1) <= \^valid_out\(19 downto 1);
  valid_out(0) <= \^valid_in\;
\genblk1[0].v2_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^valid_in\,
      Q => \^valid_out\(1),
      R => ap_rst
    );
\genblk1[10].v2_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^valid_out\(10),
      Q => \^valid_out\(11),
      R => ap_rst
    );
\genblk1[11].v2_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^valid_out\(11),
      Q => \^valid_out\(12),
      R => ap_rst
    );
\genblk1[12].v2_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^valid_out\(12),
      Q => \^valid_out\(13),
      R => ap_rst
    );
\genblk1[13].v2_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^valid_out\(13),
      Q => \^valid_out\(14),
      R => ap_rst
    );
\genblk1[14].v2_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^valid_out\(14),
      Q => \^valid_out\(15),
      R => ap_rst
    );
\genblk1[15].v2_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^valid_out\(15),
      Q => \^valid_out\(16),
      R => ap_rst
    );
\genblk1[16].v2_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^valid_out\(16),
      Q => \^valid_out\(17),
      R => ap_rst
    );
\genblk1[17].v2_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^valid_out\(17),
      Q => \^valid_out\(18),
      R => ap_rst
    );
\genblk1[18].v2_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^valid_out\(18),
      Q => \^valid_out\(19),
      R => ap_rst
    );
\genblk1[1].v2_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^valid_out\(1),
      Q => \^valid_out\(2),
      R => ap_rst
    );
\genblk1[2].v2_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^valid_out\(2),
      Q => \^valid_out\(3),
      R => ap_rst
    );
\genblk1[3].v2[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^valid_out\(3),
      I1 => exitcond,
      O => \genblk1[3].v2_reg0\
    );
\genblk1[3].v2_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \genblk1[3].v2_reg0\,
      Q => \^valid_out\(4),
      R => ap_rst
    );
\genblk1[4].v2_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^valid_out\(4),
      Q => \^valid_out\(5),
      R => ap_rst
    );
\genblk1[5].v2_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^valid_out\(5),
      Q => \^valid_out\(6),
      R => ap_rst
    );
\genblk1[6].v2_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^valid_out\(6),
      Q => \^valid_out\(7),
      R => ap_rst
    );
\genblk1[7].v2_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^valid_out\(7),
      Q => \^valid_out\(8),
      R => ap_rst
    );
\genblk1[8].v2_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^valid_out\(8),
      Q => \^valid_out\(9),
      R => ap_rst
    );
\genblk1[9].v2_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \^valid_out\(9),
      Q => \^valid_out\(10),
      R => ap_rst
    );
\nvd_reg[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"70F7"
    )
        port map (
      I0 => exitcond,
      I1 => \^valid_out\(3),
      I2 => \^valid_in\,
      I3 => \^valid_out\(19),
      O => \nvd_reg[5]_i_2_n_5\
    );
\nvd_reg[5]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^num_valid_datasets\(4),
      I1 => \^num_valid_datasets\(5),
      O => \nvd_reg[5]_i_3_n_5\
    );
\nvd_reg[5]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^num_valid_datasets\(3),
      I1 => \^num_valid_datasets\(4),
      O => \nvd_reg[5]_i_4_n_5\
    );
\nvd_reg[5]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^num_valid_datasets\(2),
      I1 => \^num_valid_datasets\(3),
      O => \nvd_reg[5]_i_5_n_5\
    );
\nvd_reg[5]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F78F08"
    )
        port map (
      I0 => exitcond,
      I1 => \^valid_out\(3),
      I2 => \^valid_in\,
      I3 => \^valid_out\(19),
      I4 => \^num_valid_datasets\(2),
      O => \nvd_reg[5]_i_6_n_5\
    );
\nvd_reg[5]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"70F78F08"
    )
        port map (
      I0 => exitcond,
      I1 => \^valid_out\(3),
      I2 => \^valid_in\,
      I3 => \^valid_out\(19),
      I4 => \^num_valid_datasets\(1),
      O => \nvd_reg[5]_i_7_n_5\
    );
\nvd_reg[5]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => \^num_valid_datasets\(0),
      I1 => \^valid_out\(19),
      I2 => \^valid_in\,
      I3 => \^valid_out\(3),
      I4 => exitcond,
      O => \nvd_reg[5]_i_8_n_5\
    );
\nvd_reg_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(0),
      Q => \^num_valid_datasets\(0),
      R => ap_rst
    );
\nvd_reg_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(1),
      Q => \^num_valid_datasets\(1),
      R => ap_rst
    );
\nvd_reg_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(2),
      Q => \^num_valid_datasets\(2),
      R => ap_rst
    );
\nvd_reg_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(3),
      Q => \^num_valid_datasets\(3),
      R => ap_rst
    );
\nvd_reg_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(4),
      Q => \^num_valid_datasets\(4),
      R => ap_rst
    );
\nvd_reg_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => p_0_in(5),
      Q => \^num_valid_datasets\(5),
      R => ap_rst
    );
\nvd_reg_reg[5]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 5) => \NLW_nvd_reg_reg[5]_i_1_CO_UNCONNECTED\(7 downto 5),
      CO(4) => \nvd_reg_reg[5]_i_1_n_8\,
      CO(3) => \nvd_reg_reg[5]_i_1_n_9\,
      CO(2) => \nvd_reg_reg[5]_i_1_n_10\,
      CO(1) => \nvd_reg_reg[5]_i_1_n_11\,
      CO(0) => \nvd_reg_reg[5]_i_1_n_12\,
      DI(7 downto 5) => B"000",
      DI(4 downto 3) => \^num_valid_datasets\(3 downto 2),
      DI(2) => \nvd_reg[5]_i_2_n_5\,
      DI(1 downto 0) => \^num_valid_datasets\(1 downto 0),
      O(7 downto 6) => \NLW_nvd_reg_reg[5]_i_1_O_UNCONNECTED\(7 downto 6),
      O(5 downto 0) => p_0_in(5 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \nvd_reg[5]_i_3_n_5\,
      S(4) => \nvd_reg[5]_i_4_n_5\,
      S(3) => \nvd_reg[5]_i_5_n_5\,
      S(2) => \nvd_reg[5]_i_6_n_5\,
      S(1) => \nvd_reg[5]_i_7_n_5\,
      S(0) => \nvd_reg[5]_i_8_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0 is
  port (
    P : out STD_LOGIC_VECTOR ( 22 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0 is
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 10) => B"00000000000000000000",
      A(9 downto 0) => DSP_ALU_INST(9 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(11),
      B(16) => B(11),
      B(15) => B(11),
      B(14) => B(11),
      B(13) => B(11),
      B(12) => B(11),
      B(11 downto 0) => B(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST_0(21),
      C(46) => DSP_ALU_INST_0(21),
      C(45) => DSP_ALU_INST_0(21),
      C(44) => DSP_ALU_INST_0(21),
      C(43) => DSP_ALU_INST_0(21),
      C(42) => DSP_ALU_INST_0(21),
      C(41) => DSP_ALU_INST_0(21),
      C(40) => DSP_ALU_INST_0(21),
      C(39) => DSP_ALU_INST_0(21),
      C(38) => DSP_ALU_INST_0(21),
      C(37) => DSP_ALU_INST_0(21),
      C(36) => DSP_ALU_INST_0(21),
      C(35) => DSP_ALU_INST_0(21),
      C(34) => DSP_ALU_INST_0(21),
      C(33) => DSP_ALU_INST_0(21),
      C(32) => DSP_ALU_INST_0(21),
      C(31) => DSP_ALU_INST_0(21),
      C(30) => DSP_ALU_INST_0(21),
      C(29) => DSP_ALU_INST_0(21),
      C(28) => DSP_ALU_INST_0(21),
      C(27) => DSP_ALU_INST_0(21),
      C(26) => DSP_ALU_INST_0(21),
      C(25) => DSP_ALU_INST_0(21),
      C(24) => DSP_ALU_INST_0(21),
      C(23) => DSP_ALU_INST_0(21),
      C(22) => DSP_ALU_INST_0(21),
      C(21 downto 0) => DSP_ALU_INST_0(21 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 23) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 23),
      P(22 downto 0) => P(22 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0_17 is
  port (
    P : out STD_LOGIC_VECTOR ( 22 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \add_ln504_2_reg_4421_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0_17 : entity is "kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0";
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0_17;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0_17 is
  signal \^p\ : STD_LOGIC_VECTOR ( 22 downto 0 );
  signal NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_p_reg_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_p_reg_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_p_reg_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_p_reg_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 23 );
  signal NLW_p_reg_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_p_reg_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of p_reg_reg : label is "yes";
begin
  P(22 downto 0) <= \^p\(22 downto 0);
\add_ln504_2_reg_4421[23]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \^p\(22),
      I1 => \add_ln504_2_reg_4421_reg[23]\(0),
      O => S(0)
    );
p_reg_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 1,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29 downto 10) => B"00000000000000000000",
      A(9 downto 0) => DSP_ALU_INST(9 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_p_reg_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17) => B(11),
      B(16) => B(11),
      B(15) => B(11),
      B(14) => B(11),
      B(13) => B(11),
      B(12) => B(11),
      B(11 downto 0) => B(11 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_p_reg_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47) => DSP_ALU_INST_0(21),
      C(46) => DSP_ALU_INST_0(21),
      C(45) => DSP_ALU_INST_0(21),
      C(44) => DSP_ALU_INST_0(21),
      C(43) => DSP_ALU_INST_0(21),
      C(42) => DSP_ALU_INST_0(21),
      C(41) => DSP_ALU_INST_0(21),
      C(40) => DSP_ALU_INST_0(21),
      C(39) => DSP_ALU_INST_0(21),
      C(38) => DSP_ALU_INST_0(21),
      C(37) => DSP_ALU_INST_0(21),
      C(36) => DSP_ALU_INST_0(21),
      C(35) => DSP_ALU_INST_0(21),
      C(34) => DSP_ALU_INST_0(21),
      C(33) => DSP_ALU_INST_0(21),
      C(32) => DSP_ALU_INST_0(21),
      C(31) => DSP_ALU_INST_0(21),
      C(30) => DSP_ALU_INST_0(21),
      C(29) => DSP_ALU_INST_0(21),
      C(28) => DSP_ALU_INST_0(21),
      C(27) => DSP_ALU_INST_0(21),
      C(26) => DSP_ALU_INST_0(21),
      C(25) => DSP_ALU_INST_0(21),
      C(24) => DSP_ALU_INST_0(21),
      C(23) => DSP_ALU_INST_0(21),
      C(22) => DSP_ALU_INST_0(21),
      C(21 downto 0) => DSP_ALU_INST_0(21 downto 0),
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_p_reg_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_p_reg_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '1',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_p_reg_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000110101",
      OVERFLOW => NLW_p_reg_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 23) => NLW_p_reg_reg_P_UNCONNECTED(47 downto 23),
      P(22 downto 0) => \^p\(22 downto 0),
      PATTERNBDETECT => NLW_p_reg_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_p_reg_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_p_reg_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_p_reg_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_p_reg_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_reg_unsigned_short_s is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_read_reg_22_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_reg_unsigned_short_s;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_reg_unsigned_short_s is
begin
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(0),
      Q => Q(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(10),
      Q => Q(10),
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(11),
      Q => Q(11),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(1),
      Q => Q(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(2),
      Q => Q(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(3),
      Q => Q(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(4),
      Q => Q(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(5),
      Q => Q(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(6),
      Q => Q(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(7),
      Q => Q(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(8),
      Q => Q(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(9),
      Q => Q(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_reg_unsigned_short_s_18 is
  port (
    xor_ln188_fu_239_p2 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    cmp10241_fu_233_p2 : out STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \d_read_reg_22_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_reg_unsigned_short_s_18 : entity is "kria_starter_kit_v_demosaic_0_0_reg_unsigned_short_s";
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_reg_unsigned_short_s_18;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_reg_unsigned_short_s_18 is
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \xor_ln188_reg_358[0]_i_2_n_5\ : STD_LOGIC;
  signal \xor_ln188_reg_358[0]_i_3_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmp10241_reg_353[0]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \xor_ln188_reg_358[0]_i_1\ : label is "soft_lutpair8";
begin
  Q(11 downto 0) <= \^q\(11 downto 0);
\cmp10241_reg_353[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \xor_ln188_reg_358[0]_i_2_n_5\,
      I1 => \xor_ln188_reg_358[0]_i_3_n_5\,
      O => cmp10241_fu_233_p2
    );
\d_read_reg_22_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(0),
      Q => \^q\(0),
      R => '0'
    );
\d_read_reg_22_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(10),
      Q => \^q\(10),
      R => '0'
    );
\d_read_reg_22_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(11),
      Q => \^q\(11),
      R => '0'
    );
\d_read_reg_22_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(1),
      Q => \^q\(1),
      R => '0'
    );
\d_read_reg_22_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(2),
      Q => \^q\(2),
      R => '0'
    );
\d_read_reg_22_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(3),
      Q => \^q\(3),
      R => '0'
    );
\d_read_reg_22_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(4),
      Q => \^q\(4),
      R => '0'
    );
\d_read_reg_22_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(5),
      Q => \^q\(5),
      R => '0'
    );
\d_read_reg_22_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(6),
      Q => \^q\(6),
      R => '0'
    );
\d_read_reg_22_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(7),
      Q => \^q\(7),
      R => '0'
    );
\d_read_reg_22_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(8),
      Q => \^q\(8),
      R => '0'
    );
\d_read_reg_22_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \d_read_reg_22_reg[11]_0\(9),
      Q => \^q\(9),
      R => '0'
    );
\xor_ln188_reg_358[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \xor_ln188_reg_358[0]_i_2_n_5\,
      I1 => \xor_ln188_reg_358[0]_i_3_n_5\,
      O => xor_ln188_fu_239_p2
    );
\xor_ln188_reg_358[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(4),
      I3 => \^q\(0),
      I4 => \^q\(1),
      I5 => \^q\(2),
      O => \xor_ln188_reg_358[0]_i_2_n_5\
    );
\xor_ln188_reg_358[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(9),
      I2 => \^q\(11),
      I3 => \^q\(6),
      I4 => \^q\(7),
      I5 => \^q\(8),
      O => \xor_ln188_reg_358[0]_i_3_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both is
  port (
    ack_in_t_reg_0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \data_p1_reg[7]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    \s_axis_video_TREADY_int_regslice__1\ : in STD_LOGIC;
    \axi_data_fu_84_reg[0]\ : in STD_LOGIC;
    \axi_data_fu_84_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ack_in_t_i_1_n_5 : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p1[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_5\ : STD_LOGIC;
  signal \data_p1[7]_i_2_n_5\ : STD_LOGIC;
  signal \^data_p1_reg[7]_1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \data_p2_reg_n_5_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[7]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_5\ : STD_LOGIC;
  signal \state[1]_i_1_n_5\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \axi_data_fu_84[0]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \axi_data_fu_84[1]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \axi_data_fu_84[2]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \axi_data_fu_84[3]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \axi_data_fu_84[4]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \axi_data_fu_84[5]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \axi_data_fu_84[6]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \axi_data_fu_84[7]_i_2\ : label is "soft_lutpair12";
begin
  Q(0) <= \^q\(0);
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  \data_p1_reg[7]_1\(7 downto 0) <= \^data_p1_reg[7]_1\(7 downto 0);
\FSM_sequential_state[0]_i_1__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \s_axis_video_TREADY_int_regslice__1\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C3F088"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => s_axis_video_TVALID,
      I2 => \s_axis_video_TREADY_int_regslice__1\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
ack_in_t_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAA2FF"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => s_axis_video_TVALID,
      I2 => \s_axis_video_TREADY_int_regslice__1\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => ack_in_t_i_1_n_5
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ack_in_t_i_1_n_5,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\axi_data_fu_84[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[7]_1\(0),
      I1 => \axi_data_fu_84_reg[0]\,
      I2 => \axi_data_fu_84_reg[7]\(0),
      O => \data_p1_reg[7]_0\(0)
    );
\axi_data_fu_84[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[7]_1\(1),
      I1 => \axi_data_fu_84_reg[0]\,
      I2 => \axi_data_fu_84_reg[7]\(1),
      O => \data_p1_reg[7]_0\(1)
    );
\axi_data_fu_84[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[7]_1\(2),
      I1 => \axi_data_fu_84_reg[0]\,
      I2 => \axi_data_fu_84_reg[7]\(2),
      O => \data_p1_reg[7]_0\(2)
    );
\axi_data_fu_84[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[7]_1\(3),
      I1 => \axi_data_fu_84_reg[0]\,
      I2 => \axi_data_fu_84_reg[7]\(3),
      O => \data_p1_reg[7]_0\(3)
    );
\axi_data_fu_84[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[7]_1\(4),
      I1 => \axi_data_fu_84_reg[0]\,
      I2 => \axi_data_fu_84_reg[7]\(4),
      O => \data_p1_reg[7]_0\(4)
    );
\axi_data_fu_84[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[7]_1\(5),
      I1 => \axi_data_fu_84_reg[0]\,
      I2 => \axi_data_fu_84_reg[7]\(5),
      O => \data_p1_reg[7]_0\(5)
    );
\axi_data_fu_84[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[7]_1\(6),
      I1 => \axi_data_fu_84_reg[0]\,
      I2 => \axi_data_fu_84_reg[7]\(6),
      O => \data_p1_reg[7]_0\(6)
    );
\axi_data_fu_84[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^data_p1_reg[7]_1\(7),
      I1 => \axi_data_fu_84_reg[0]\,
      I2 => \axi_data_fu_84_reg[7]\(7),
      O => \data_p1_reg[7]_0\(7)
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(0),
      O => \data_p1[0]_i_1__0_n_5\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(1),
      O => \data_p1[1]_i_1__0_n_5\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(2),
      O => \data_p1[2]_i_1__0_n_5\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(3),
      O => \data_p1[3]_i_1__0_n_5\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(4),
      O => \data_p1[4]_i_1__0_n_5\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(5),
      O => \data_p1[5]_i_1__0_n_5\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(6),
      O => \data_p1[6]_i_1__0_n_5\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"08CA"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \s_axis_video_TREADY_int_regslice__1\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => load_p1
    );
\data_p1[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_5_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TDATA(7),
      O => \data_p1[7]_i_2_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_5\,
      Q => \^data_p1_reg[7]_1\(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_5\,
      Q => \^data_p1_reg[7]_1\(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_5\,
      Q => \^data_p1_reg[7]_1\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_5\,
      Q => \^data_p1_reg[7]_1\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_5\,
      Q => \^data_p1_reg[7]_1\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_5\,
      Q => \^data_p1_reg[7]_1\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_5\,
      Q => \^data_p1_reg[7]_1\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_2_n_5\,
      Q => \^data_p1_reg[7]_1\(7),
      R => '0'
    );
\data_p2[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \^ack_in_t_reg_0\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(0),
      Q => \data_p2_reg_n_5_[0]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(1),
      Q => \data_p2_reg_n_5_[1]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(2),
      Q => \data_p2_reg_n_5_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(3),
      Q => \data_p2_reg_n_5_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(4),
      Q => \data_p2_reg_n_5_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(5),
      Q => \data_p2_reg_n_5_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(6),
      Q => \data_p2_reg_n_5_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => s_axis_video_TDATA(7),
      Q => \data_p2_reg_n_5_[7]\,
      R => '0'
    );
\state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => state(1),
      I1 => \^ack_in_t_reg_0\,
      I2 => \s_axis_video_TREADY_int_regslice__1\,
      I3 => s_axis_video_TVALID,
      I4 => \^q\(0),
      O => \state[0]_i_1_n_5\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF75"
    )
        port map (
      I0 => \^q\(0),
      I1 => s_axis_video_TVALID,
      I2 => state(1),
      I3 => \s_axis_video_TREADY_int_regslice__1\,
      O => \state[1]_i_1_n_5\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_5\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_5\,
      Q => state(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0\ is
  port (
    ack_in_t_reg_0 : out STD_LOGIC;
    data_p2 : out STD_LOGIC;
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TREADY : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST : in STD_LOGIC;
    load_p1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0\ : entity is "kria_starter_kit_v_demosaic_0_0_regslice_both";
end \kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0\;

architecture STRUCTURE of \kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ack_in_t_i_1__4_n_5\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p1[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \^data_p2\ : STD_LOGIC;
  signal \^m_axis_video_tlast\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__4\ : label is "soft_lutpair432";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__4\ : label is "soft_lutpair432";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  data_p2 <= \^data_p2\;
  m_axis_video_TLAST(0) <= \^m_axis_video_tlast\(0);
\FSM_sequential_state[1]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCC3A0"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => m_axis_video_TREADY,
      I2 => \FSM_sequential_state_reg[1]_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_0\,
      I1 => m_axis_video_TREADY,
      I2 => \^ack_in_t_reg_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \ack_in_t_i_1__4_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__4_n_5\,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => \^data_p2\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST,
      I4 => load_p1,
      I5 => \^m_axis_video_tlast\(0),
      O => \data_p1[0]_i_1__4_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__4_n_5\,
      Q => \^m_axis_video_tlast\(0),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2_reg[0]_0\,
      Q => \^data_p2\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_19\ is
  port (
    s_axis_video_TLAST_int_regslice : out STD_LOGIC;
    \data_p1_reg[0]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    \s_axis_video_TREADY_int_regslice__1\ : in STD_LOGIC;
    \axi_last_fu_88_reg[0]\ : in STD_LOGIC;
    axi_last_2_reg_126 : in STD_LOGIC;
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_19\ : entity is "kria_starter_kit_v_demosaic_0_0_regslice_both";
end \kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_19\;

architecture STRUCTURE of \kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_19\ is
  signal \ack_in_t_i_1__1_n_5\ : STD_LOGIC;
  signal ack_in_t_reg_n_5 : STD_LOGIC;
  signal \data_p1[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \data_p1[0]_i_2__0_n_5\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC;
  signal \data_p2[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^s_axis_video_tlast_int_regslice\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
begin
  s_axis_video_TLAST_int_regslice <= \^s_axis_video_tlast_int_regslice\;
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \s_axis_video_TREADY_int_regslice__1\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C3F088"
    )
        port map (
      I0 => ack_in_t_reg_n_5,
      I1 => s_axis_video_TVALID,
      I2 => \s_axis_video_TREADY_int_regslice__1\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAA2FF"
    )
        port map (
      I0 => ack_in_t_reg_n_5,
      I1 => s_axis_video_TVALID,
      I2 => \s_axis_video_TREADY_int_regslice__1\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__1_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__1_n_5\,
      Q => ack_in_t_reg_n_5,
      R => ap_rst_n_inv
    );
\axi_last_fu_88[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^s_axis_video_tlast_int_regslice\,
      I1 => \axi_last_fu_88_reg[0]\,
      I2 => axi_last_2_reg_126,
      O => \data_p1_reg[0]_0\
    );
\data_p1[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBABFFFB08A80008"
    )
        port map (
      I0 => \data_p1[0]_i_2__0_n_5\,
      I1 => s_axis_video_TVALID,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \s_axis_video_TREADY_int_regslice__1\,
      I5 => \^s_axis_video_tlast_int_regslice\,
      O => \data_p1[0]_i_1__2_n_5\
    );
\data_p1[0]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TLAST(0),
      O => \data_p1[0]_i_2__0_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__2_n_5\,
      Q => \^s_axis_video_tlast_int_regslice\,
      R => '0'
    );
\data_p2[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axis_video_TLAST(0),
      I1 => s_axis_video_TVALID,
      I2 => ack_in_t_reg_n_5,
      I3 => data_p2,
      O => \data_p2[0]_i_1__1_n_5\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2[0]_i_1__1_n_5\,
      Q => data_p2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_2\ is
  port (
    ack_in_t_reg_0 : out STD_LOGIC;
    data_p2 : out STD_LOGIC;
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TREADY : in STD_LOGIC;
    \FSM_sequential_state_reg[1]_0\ : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER : in STD_LOGIC;
    load_p1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_2\ : entity is "kria_starter_kit_v_demosaic_0_0_regslice_both";
end \kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_2\;

architecture STRUCTURE of \kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_2\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ack_in_t_i_1__3_n_5\ : STD_LOGIC;
  signal \^ack_in_t_reg_0\ : STD_LOGIC;
  signal \data_p1[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \^data_p2\ : STD_LOGIC;
  signal \^m_axis_video_tuser\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1__3\ : label is "soft_lutpair433";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__3\ : label is "soft_lutpair433";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  ack_in_t_reg_0 <= \^ack_in_t_reg_0\;
  data_p2 <= \^data_p2\;
  m_axis_video_TUSER(0) <= \^m_axis_video_tuser\(0);
\FSM_sequential_state[1]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCC3A0"
    )
        port map (
      I0 => \^ack_in_t_reg_0\,
      I1 => m_axis_video_TREADY,
      I2 => \FSM_sequential_state_reg[1]_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => \FSM_sequential_state_reg[1]_0\,
      I1 => m_axis_video_TREADY,
      I2 => \^ack_in_t_reg_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \ack_in_t_i_1__3_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__3_n_5\,
      Q => \^ack_in_t_reg_0\,
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FFFFFB080000"
    )
        port map (
      I0 => \^data_p2\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER,
      I4 => load_p1,
      I5 => \^m_axis_video_tuser\(0),
      O => \data_p1[0]_i_1__3_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__3_n_5\,
      Q => \^m_axis_video_tuser\(0),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2_reg[0]_0\,
      Q => \^data_p2\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_20\ is
  port (
    \data_p1_reg[0]_0\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    \s_axis_video_TREADY_int_regslice__1\ : in STD_LOGIC;
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_20\ : entity is "kria_starter_kit_v_demosaic_0_0_regslice_both";
end \kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_20\;

architecture STRUCTURE of \kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_20\ is
  signal \ack_in_t_i_1__0_n_5\ : STD_LOGIC;
  signal ack_in_t_reg_n_5 : STD_LOGIC;
  signal \data_p1[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \data_p1[0]_i_2_n_5\ : STD_LOGIC;
  signal \^data_p1_reg[0]_0\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC;
  signal \data_p2[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
begin
  \data_p1_reg[0]_0\ <= \^data_p1_reg[0]_0\;
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0230"
    )
        port map (
      I0 => s_axis_video_TVALID,
      I1 => \s_axis_video_TREADY_int_regslice__1\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00C3F088"
    )
        port map (
      I0 => ack_in_t_reg_n_5,
      I1 => s_axis_video_TVALID,
      I2 => \s_axis_video_TREADY_int_regslice__1\,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAFAA2FF"
    )
        port map (
      I0 => ack_in_t_reg_n_5,
      I1 => s_axis_video_TVALID,
      I2 => \s_axis_video_TREADY_int_regslice__1\,
      I3 => \state__0\(1),
      I4 => \state__0\(0),
      O => \ack_in_t_i_1__0_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__0_n_5\,
      Q => ack_in_t_reg_n_5,
      R => ap_rst_n_inv
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBABFFFB08A80008"
    )
        port map (
      I0 => \data_p1[0]_i_2_n_5\,
      I1 => s_axis_video_TVALID,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \s_axis_video_TREADY_int_regslice__1\,
      I5 => \^data_p1_reg[0]_0\,
      O => \data_p1[0]_i_1__1_n_5\
    );
\data_p1[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => data_p2,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => s_axis_video_TUSER(0),
      O => \data_p1[0]_i_2_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p1[0]_i_1__1_n_5\,
      Q => \^data_p1_reg[0]_0\,
      R => '0'
    );
\data_p2[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => s_axis_video_TUSER(0),
      I1 => s_axis_video_TVALID,
      I2 => ack_in_t_reg_n_5,
      I3 => data_p2,
      O => \data_p2[0]_i_1__0_n_5\
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_p2[0]_i_1__0_n_5\,
      Q => data_p2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized1\ is
  port (
    m_axis_video_TREADY_int_regslice : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \pop__0\ : out STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_ready : out STD_LOGIC;
    \state_reg[1]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TREADY : in STD_LOGIC;
    \state_reg[0]_0\ : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    \icmp_ln228_1_fu_156_p2__22\ : in STD_LOGIC;
    \data_p1_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \data_p1_reg[23]_1\ : in STD_LOGIC;
    \data_p1_reg[23]_2\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[23]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \data_p1_reg[23]_3\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized1\ : entity is "kria_starter_kit_v_demosaic_0_0_regslice_both";
end \kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized1\;

architecture STRUCTURE of \kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized1\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ack_in_t_i_1__2_n_5\ : STD_LOGIC;
  signal \data_p1[0]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[23]_i_2_n_5\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[7]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_5\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_5\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[10]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[11]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[12]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[13]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[14]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[15]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[16]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[17]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[18]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[19]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[20]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[21]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[22]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[23]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[7]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[8]\ : STD_LOGIC;
  signal \data_p2_reg_n_5_[9]\ : STD_LOGIC;
  signal \^m_axis_video_tready_int_regslice\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \^state_reg[1]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_state[1]_i_1\ : label is "soft_lutpair430";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute SOFT_HLUTNM of \ack_in_t_i_1__2\ : label is "soft_lutpair430";
  attribute SOFT_HLUTNM of \full_n_i_2__2\ : label is "soft_lutpair431";
  attribute SOFT_HLUTNM of \int_isr[0]_i_3\ : label is "soft_lutpair431";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  m_axis_video_TREADY_int_regslice <= \^m_axis_video_tready_int_regslice\;
  \state_reg[1]_0\(1 downto 0) <= \^state_reg[1]_0\(1 downto 0);
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00CCC3A0"
    )
        port map (
      I0 => \^m_axis_video_tready_int_regslice\,
      I1 => m_axis_video_TREADY,
      I2 => \state_reg[0]_0\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\ack_in_t_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0FCD0FF"
    )
        port map (
      I0 => \state_reg[0]_0\,
      I1 => m_axis_video_TREADY,
      I2 => \^m_axis_video_tready_int_regslice\,
      I3 => \^q\(1),
      I4 => \^q\(0),
      O => \ack_in_t_i_1__2_n_5\
    );
ack_in_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ack_in_t_i_1__2_n_5\,
      Q => \^m_axis_video_tready_int_regslice\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8A82FFFF8A828A82"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => m_axis_video_TREADY,
      I4 => MultiPixStream2AXIvideo_U0_ap_start,
      I5 => \ap_CS_fsm_reg[0]\(0),
      O => \ap_CS_fsm_reg[3]\(0)
    );
\ap_CS_fsm[3]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF202820282028"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => m_axis_video_TREADY,
      I4 => \icmp_ln228_1_fu_156_p2__22\,
      I5 => \ap_CS_fsm_reg[0]\(1),
      O => \ap_CS_fsm_reg[3]\(1)
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[0]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(0),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(0),
      O => \data_p1[0]_i_1_n_5\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[10]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(10),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(10),
      O => \data_p1[10]_i_1_n_5\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[11]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(11),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(11),
      O => \data_p1[11]_i_1_n_5\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[12]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(12),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(12),
      O => \data_p1[12]_i_1_n_5\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[13]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(13),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(13),
      O => \data_p1[13]_i_1_n_5\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[14]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(14),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(14),
      O => \data_p1[14]_i_1_n_5\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[15]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(15),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(15),
      O => \data_p1[15]_i_1_n_5\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[16]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(16),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(16),
      O => \data_p1[16]_i_1_n_5\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[17]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(17),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(17),
      O => \data_p1[17]_i_1_n_5\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[18]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(18),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(18),
      O => \data_p1[18]_i_1_n_5\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[19]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(19),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(19),
      O => \data_p1[19]_i_1_n_5\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[1]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(1),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(1),
      O => \data_p1[1]_i_1_n_5\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[20]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(20),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(20),
      O => \data_p1[20]_i_1_n_5\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[21]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(21),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(21),
      O => \data_p1[21]_i_1_n_5\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[22]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(22),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(22),
      O => \data_p1[22]_i_1_n_5\
    );
\data_p1[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[23]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(23),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(23),
      O => \data_p1[23]_i_2_n_5\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[2]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(2),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(2),
      O => \data_p1[2]_i_1_n_5\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[3]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(3),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(3),
      O => \data_p1[3]_i_1_n_5\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[4]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(4),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(4),
      O => \data_p1[4]_i_1_n_5\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[5]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(5),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(5),
      O => \data_p1[5]_i_1_n_5\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[6]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(6),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(6),
      O => \data_p1[6]_i_1_n_5\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[7]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(7),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(7),
      O => \data_p1[7]_i_1_n_5\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[8]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(8),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(8),
      O => \data_p1[8]_i_1_n_5\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FB08FBFBFB080808"
    )
        port map (
      I0 => \data_p2_reg_n_5_[9]\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \data_p1_reg[23]_0\(9),
      I4 => \data_p1_reg[23]_1\,
      I5 => \data_p1_reg[23]_2\(9),
      O => \data_p1[9]_i_1_n_5\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[0]_i_1_n_5\,
      Q => m_axis_video_TDATA(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[10]_i_1_n_5\,
      Q => m_axis_video_TDATA(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[11]_i_1_n_5\,
      Q => m_axis_video_TDATA(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[12]_i_1_n_5\,
      Q => m_axis_video_TDATA(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[13]_i_1_n_5\,
      Q => m_axis_video_TDATA(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[14]_i_1_n_5\,
      Q => m_axis_video_TDATA(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[15]_i_1_n_5\,
      Q => m_axis_video_TDATA(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[16]_i_1_n_5\,
      Q => m_axis_video_TDATA(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[17]_i_1_n_5\,
      Q => m_axis_video_TDATA(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[18]_i_1_n_5\,
      Q => m_axis_video_TDATA(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[19]_i_1_n_5\,
      Q => m_axis_video_TDATA(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[1]_i_1_n_5\,
      Q => m_axis_video_TDATA(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[20]_i_1_n_5\,
      Q => m_axis_video_TDATA(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[21]_i_1_n_5\,
      Q => m_axis_video_TDATA(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[22]_i_1_n_5\,
      Q => m_axis_video_TDATA(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[23]_i_2_n_5\,
      Q => m_axis_video_TDATA(23),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[2]_i_1_n_5\,
      Q => m_axis_video_TDATA(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[3]_i_1_n_5\,
      Q => m_axis_video_TDATA(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[4]_i_1_n_5\,
      Q => m_axis_video_TDATA(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[5]_i_1_n_5\,
      Q => m_axis_video_TDATA(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[6]_i_1_n_5\,
      Q => m_axis_video_TDATA(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[7]_i_1_n_5\,
      Q => m_axis_video_TDATA(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[8]_i_1_n_5\,
      Q => m_axis_video_TDATA(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \data_p1_reg[23]_3\(0),
      D => \data_p1[9]_i_1_n_5\,
      Q => m_axis_video_TDATA(9),
      R => '0'
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(0),
      Q => \data_p2_reg_n_5_[0]\,
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(10),
      Q => \data_p2_reg_n_5_[10]\,
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(11),
      Q => \data_p2_reg_n_5_[11]\,
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(12),
      Q => \data_p2_reg_n_5_[12]\,
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(13),
      Q => \data_p2_reg_n_5_[13]\,
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(14),
      Q => \data_p2_reg_n_5_[14]\,
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(15),
      Q => \data_p2_reg_n_5_[15]\,
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(16),
      Q => \data_p2_reg_n_5_[16]\,
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(17),
      Q => \data_p2_reg_n_5_[17]\,
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(18),
      Q => \data_p2_reg_n_5_[18]\,
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(19),
      Q => \data_p2_reg_n_5_[19]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(1),
      Q => \data_p2_reg_n_5_[1]\,
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(20),
      Q => \data_p2_reg_n_5_[20]\,
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(21),
      Q => \data_p2_reg_n_5_[21]\,
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(22),
      Q => \data_p2_reg_n_5_[22]\,
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(23),
      Q => \data_p2_reg_n_5_[23]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(2),
      Q => \data_p2_reg_n_5_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(3),
      Q => \data_p2_reg_n_5_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(4),
      Q => \data_p2_reg_n_5_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(5),
      Q => \data_p2_reg_n_5_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(6),
      Q => \data_p2_reg_n_5_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(7),
      Q => \data_p2_reg_n_5_[7]\,
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(8),
      Q => \data_p2_reg_n_5_[8]\,
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \data_p2_reg[23]_0\(9),
      Q => \data_p2_reg_n_5_[9]\,
      R => '0'
    );
\full_n_i_2__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A80A0000"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ap_start,
      I1 => m_axis_video_TREADY,
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => \ap_CS_fsm_reg[0]\(2),
      O => \pop__0\
    );
\int_isr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8A82"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => m_axis_video_TREADY,
      O => MultiPixStream2AXIvideo_U0_ap_ready
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF5F8800"
    )
        port map (
      I0 => \^state_reg[1]_0\(1),
      I1 => \^m_axis_video_tready_int_regslice\,
      I2 => m_axis_video_TREADY,
      I3 => \state_reg[0]_0\,
      I4 => \^state_reg[1]_0\(0),
      O => \state[0]_i_1__0_n_5\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_5\,
      Q => \^state_reg[1]_0\(0),
      R => ap_rst_n_inv
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state_reg[1]_1\(0),
      Q => \^state_reg[1]_0\(1),
      S => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_start_for_DebayerRandBatG_U0 is
  port (
    DebayerRandBatG_U0_ap_start : out STD_LOGIC;
    start_for_DebayerRandBatG_U0_full_n : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_start_for_DebayerRandBatG_U0;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_start_for_DebayerRandBatG_U0 is
  signal \^debayerrandbatg_u0_ap_start\ : STD_LOGIC;
  signal \empty_n_i_1__4_n_5\ : STD_LOGIC;
  signal \full_n_i_1__4_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__0_n_5\ : STD_LOGIC;
  signal \^start_for_debayerrandbatg_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__4\ : label is "soft_lutpair424";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__0\ : label is "soft_lutpair424";
begin
  DebayerRandBatG_U0_ap_start <= \^debayerrandbatg_u0_ap_start\;
  start_for_DebayerRandBatG_U0_full_n <= \^start_for_debayerrandbatg_u0_full_n\;
\empty_n_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => p_6_in,
      I4 => \^debayerrandbatg_u0_ap_start\,
      O => \empty_n_i_1__4_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__4_n_5\,
      Q => \^debayerrandbatg_u0_ap_start\,
      R => SR(0)
    );
\full_n_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFDF00"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \^start_for_debayerrandbatg_u0_full_n\,
      O => \full_n_i_1__4_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_5\,
      Q => \^start_for_debayerrandbatg_u0_full_n\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__4_n_5\
    );
\mOutPtr[1]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => p_9_in,
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_2__0_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__4_n_5\,
      Q => mOutPtr(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__0_n_5\,
      Q => mOutPtr(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0 is
  port (
    DebayerRatBorBatR_U0_ap_start : out STD_LOGIC;
    start_for_DebayerRatBorBatR_U0_full_n : out STD_LOGIC;
    start_once_reg_reg : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[0]\ : in STD_LOGIC;
    start_for_ZipperRemoval_U0_full_n : in STD_LOGIC;
    Debayer_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    start_for_DebayerRandBatG_U0_full_n : in STD_LOGIC;
    start_once_reg_0 : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    pop : in STD_LOGIC
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0 is
  signal \^debayerratborbatr_u0_ap_start\ : STD_LOGIC;
  signal \empty_n_i_1__3_n_5\ : STD_LOGIC;
  signal \full_n_i_1__3_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__3_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2_n_5\ : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^start_for_debayerratborbatr_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__3\ : label is "soft_lutpair425";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2\ : label is "soft_lutpair425";
begin
  DebayerRatBorBatR_U0_ap_start <= \^debayerratborbatr_u0_ap_start\;
  start_for_DebayerRatBorBatR_U0_full_n <= \^start_for_debayerratborbatr_u0_full_n\;
ap_idle_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => \^debayerratborbatr_u0_ap_start\,
      I1 => start_for_DebayerRandBatG_U0_full_n,
      I2 => start_once_reg_0,
      O => empty_n_reg_0
    );
ap_idle_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0E0E000"
    )
        port map (
      I0 => \ap_CS_fsm_reg[0]\,
      I1 => start_for_ZipperRemoval_U0_full_n,
      I2 => Debayer_U0_ap_start,
      I3 => \^start_for_debayerratborbatr_u0_full_n\,
      I4 => start_once_reg,
      O => start_once_reg_reg
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFFAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => p_6_in,
      I4 => \^debayerratborbatr_u0_ap_start\,
      O => \empty_n_i_1__3_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__3_n_5\,
      Q => \^debayerratborbatr_u0_ap_start\,
      R => SR(0)
    );
\full_n_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DFDFDF00"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => p_9_in,
      I3 => p_6_in,
      I4 => \^start_for_debayerratborbatr_u0_full_n\,
      O => \full_n_i_1__3_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_5\,
      Q => \^start_for_debayerratborbatr_u0_full_n\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__3_n_5\
    );
\mOutPtr[1]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_9_in,
      I1 => p_6_in,
      O => \mOutPtr[1]_i_1__3_n_5\
    );
\mOutPtr[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => p_9_in,
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_2_n_5\
    );
\mOutPtr[1]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008880"
    )
        port map (
      I0 => \^start_for_debayerratborbatr_u0_full_n\,
      I1 => Debayer_U0_ap_start,
      I2 => start_for_ZipperRemoval_U0_full_n,
      I3 => \ap_CS_fsm_reg[0]\,
      I4 => start_once_reg,
      I5 => pop,
      O => p_9_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__3_n_5\,
      D => \mOutPtr[0]_i_1__3_n_5\,
      Q => mOutPtr(0),
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__3_n_5\,
      D => \mOutPtr[1]_i_2_n_5\,
      Q => mOutPtr(1),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0 is
  port (
    MultiPixStream2AXIvideo_U0_ap_start : out STD_LOGIC;
    start_for_MultiPixStream2AXIvideo_U0_full_n : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ZipperRemoval_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_ready : in STD_LOGIC;
    \trunc_ln222_reg_189_reg[11]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \pop__0\ : in STD_LOGIC
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0 is
  signal \^multipixstream2axivideo_u0_ap_start\ : STD_LOGIC;
  signal \empty_n_i_1__10_n_5\ : STD_LOGIC;
  signal \full_n_i_1__10_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__10_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__8_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__2_n_5\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^start_for_multipixstream2axivideo_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \empty_n_i_2__1\ : label is "soft_lutpair496";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__10\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__2\ : label is "soft_lutpair497";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_3__0\ : label is "soft_lutpair496";
begin
  MultiPixStream2AXIvideo_U0_ap_start <= \^multipixstream2axivideo_u0_ap_start\;
  start_for_MultiPixStream2AXIvideo_U0_full_n <= \^start_for_multipixstream2axivideo_u0_full_n\;
\empty_n_i_1__10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FF00"
    )
        port map (
      I0 => p_6_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => p_9_in,
      I4 => \^multipixstream2axivideo_u0_ap_start\,
      O => \empty_n_i_1__10_n_5\
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88088888"
    )
        port map (
      I0 => MultiPixStream2AXIvideo_U0_ap_ready,
      I1 => \^multipixstream2axivideo_u0_ap_start\,
      I2 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I3 => start_once_reg,
      I4 => ZipperRemoval_U0_ap_start,
      O => p_6_in
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__10_n_5\,
      Q => \^multipixstream2axivideo_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFDF0000"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => mOutPtr(1),
      I2 => ZipperRemoval_U0_ap_start,
      I3 => start_once_reg,
      I4 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I5 => \pop__0\,
      O => \full_n_i_1__10_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__10_n_5\,
      Q => \^start_for_multipixstream2axivideo_u0_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__10_n_5\
    );
\mOutPtr[1]_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF202020"
    )
        port map (
      I0 => ZipperRemoval_U0_ap_start,
      I1 => start_once_reg,
      I2 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I3 => \^multipixstream2axivideo_u0_ap_start\,
      I4 => MultiPixStream2AXIvideo_U0_ap_ready,
      O => \mOutPtr[1]_i_1__8_n_5\
    );
\mOutPtr[1]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => p_9_in,
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_2__2_n_5\
    );
\mOutPtr[1]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00202020"
    )
        port map (
      I0 => \^start_for_multipixstream2axivideo_u0_full_n\,
      I1 => start_once_reg,
      I2 => ZipperRemoval_U0_ap_start,
      I3 => MultiPixStream2AXIvideo_U0_ap_ready,
      I4 => \^multipixstream2axivideo_u0_ap_start\,
      O => p_9_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__8_n_5\,
      D => \mOutPtr[0]_i_1__10_n_5\,
      Q => mOutPtr(0),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[1]_i_1__8_n_5\,
      D => \mOutPtr[1]_i_2__2_n_5\,
      Q => mOutPtr(1),
      R => ap_rst_n_inv
    );
\trunc_ln222_reg_189[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^multipixstream2axivideo_u0_ap_start\,
      I1 => \trunc_ln222_reg_189_reg[11]\(0),
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_start_for_ZipperRemoval_U0 is
  port (
    ZipperRemoval_U0_ap_start : out STD_LOGIC;
    start_for_ZipperRemoval_U0_full_n : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_start_for_ZipperRemoval_U0;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_start_for_ZipperRemoval_U0 is
  signal \^zipperremoval_u0_ap_start\ : STD_LOGIC;
  signal \empty_n_i_1__8_n_5\ : STD_LOGIC;
  signal \full_n_i_1__8_n_5\ : STD_LOGIC;
  signal mOutPtr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \mOutPtr[0]_i_1__9_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_2__1_n_5\ : STD_LOGIC;
  signal \^start_for_zipperremoval_u0_full_n\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__9\ : label is "soft_lutpair498";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_2__1\ : label is "soft_lutpair498";
begin
  ZipperRemoval_U0_ap_start <= \^zipperremoval_u0_ap_start\;
  start_for_ZipperRemoval_U0_full_n <= \^start_for_zipperremoval_u0_full_n\;
\empty_n_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF7FF00"
    )
        port map (
      I0 => p_6_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => p_9_in,
      I4 => \^zipperremoval_u0_ap_start\,
      O => \empty_n_i_1__8_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__8_n_5\,
      Q => \^zipperremoval_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7F7F700"
    )
        port map (
      I0 => p_9_in,
      I1 => mOutPtr(0),
      I2 => mOutPtr(1),
      I3 => p_6_in,
      I4 => \^start_for_zipperremoval_u0_full_n\,
      O => \full_n_i_1__8_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__8_n_5\,
      Q => \^start_for_zipperremoval_u0_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mOutPtr(0),
      O => \mOutPtr[0]_i_1__9_n_5\
    );
\mOutPtr[1]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => mOutPtr(0),
      I1 => p_9_in,
      I2 => mOutPtr(1),
      O => \mOutPtr[1]_i_2__1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__9_n_5\,
      Q => mOutPtr(0),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_2__1_n_5\,
      Q => mOutPtr(1),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol is
  port (
    ap_loop_init_int : out STD_LOGIC;
    \ap_CS_fsm_reg[5]\ : out STD_LOGIC;
    \axi_data_2_fu_781__0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \select_ln188_reg_380_reg[0]\ : out STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg : out STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_loop_init_int_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    select_ln188_reg_380 : in STD_LOGIC;
    axi_last_4_loc_fu_86 : in STD_LOGIC
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol is
  signal eol_1_reg_110 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
begin
\axi_last_4_reg_99_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => eol_1_reg_110,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_23
     port map (
      D(1 downto 0) => D(1 downto 0),
      Q(3 downto 0) => Q(3 downto 0),
      \ap_CS_fsm_reg[5]\ => \ap_CS_fsm_reg[5]\,
      ap_clk => ap_clk,
      ap_loop_init_int_reg_0 => ap_loop_init_int,
      ap_loop_init_int_reg_1(0) => ap_loop_init_int_reg(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_2_fu_781__0\ => \axi_data_2_fu_781__0\,
      axi_last_4_loc_fu_86 => axi_last_4_loc_fu_86,
      \data_p1_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_10,
      eol_1_reg_110 => eol_1_reg_110,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY,
      grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      select_ln188_reg_380 => select_ln188_reg_380,
      \select_ln188_reg_380_reg[0]\ => \select_ln188_reg_380_reg[0]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start is
  port (
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \axi_last_4_loc_fu_86_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : out STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sof_reg_79_reg[0]_0\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    s_axis_video_TLAST_int_regslice : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg : in STD_LOGIC;
    \axi_data_2_fu_781__0\ : in STD_LOGIC;
    \axi_last_2_reg_126_reg[0]\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    axi_last_4_loc_fu_86 : in STD_LOGIC;
    axi_last_2_reg_126 : in STD_LOGIC
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start is
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_axi_last_out : STD_LOGIC;
  signal \^grp_axivideo2multibayer_pipeline_loop_wait_for_start_fu_136_s_axis_video_tready\ : STD_LOGIC;
  signal sof_reg_79 : STD_LOGIC;
begin
  grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY <= \^grp_axivideo2multibayer_pipeline_loop_wait_for_start_fu_136_s_axis_video_tready\;
\axi_last_2_reg_126[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ACAFACA0"
    )
        port map (
      I0 => axi_last_4_loc_fu_86,
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_axi_last_out,
      I2 => \axi_last_2_reg_126_reg[0]\(3),
      I3 => \axi_last_2_reg_126_reg[0]\(2),
      I4 => axi_last_2_reg_126,
      O => \axi_last_4_loc_fu_86_reg[0]\
    );
\axi_last_fu_50_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^grp_axivideo2multibayer_pipeline_loop_wait_for_start_fu_136_s_axis_video_tready\,
      D => s_axis_video_TLAST_int_regslice,
      Q => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_axi_last_out,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_22
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => E(0),
      Q(0) => Q(0),
      \ap_CS_fsm_reg[1]\ => \ap_CS_fsm_reg[1]\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_2_fu_781__0\ => \axi_data_2_fu_781__0\,
      \d_read_reg_22_reg[0]\(2 downto 0) => \axi_last_2_reg_126_reg[0]\(2 downto 0),
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg(0) => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg(0),
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY => \^grp_axivideo2multibayer_pipeline_loop_wait_for_start_fu_136_s_axis_video_tready\,
      sof_reg_79 => sof_reg_79
    );
\sof_reg_79_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^grp_axivideo2multibayer_pipeline_loop_wait_for_start_fu_136_s_axis_video_tready\,
      D => \sof_reg_79_reg[0]_0\,
      Q => sof_reg_79,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width is
  port (
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out : out STD_LOGIC;
    \s_axis_video_TREADY_int_regslice__1\ : out STD_LOGIC;
    \axi_last_fu_88_reg[0]_0\ : out STD_LOGIC;
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \eol_reg_155_reg[0]_0\ : out STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg : out STD_LOGIC;
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \axi_data_fu_84_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \axi_last_fu_88_reg[0]_1\ : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    \data_p1_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 3 downto 0 );
    imgBayer_full_n : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg : in STD_LOGIC;
    \axi_last_fu_88_reg[0]_2\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln166_reg_269[0]_i_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    cmp10241_reg_353 : in STD_LOGIC;
    axi_last_2_reg_126 : in STD_LOGIC;
    select_ln188_reg_380 : in STD_LOGIC;
    \icmp_ln163_fu_248_p2__22\ : in STD_LOGIC;
    grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg : in STD_LOGIC;
    ap_loop_init_int : in STD_LOGIC;
    \axi_data_2_fu_78_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \axi_data_fu_84_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width is
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_sig_allocacmp_j_3 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^axi_data_fu_84_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal axi_last_fu_883_out : STD_LOGIC;
  signal \axi_last_fu_88_reg_n_5_[0]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\ : STD_LOGIC;
  signal \icmp_ln166_reg_269_reg_n_5_[0]\ : STD_LOGIC;
  signal j_4_fu_201_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \j_4_fu_201_p2_carry__0_n_11\ : STD_LOGIC;
  signal \j_4_fu_201_p2_carry__0_n_12\ : STD_LOGIC;
  signal j_4_fu_201_p2_carry_n_10 : STD_LOGIC;
  signal j_4_fu_201_p2_carry_n_11 : STD_LOGIC;
  signal j_4_fu_201_p2_carry_n_12 : STD_LOGIC;
  signal j_4_fu_201_p2_carry_n_5 : STD_LOGIC;
  signal j_4_fu_201_p2_carry_n_6 : STD_LOGIC;
  signal j_4_fu_201_p2_carry_n_7 : STD_LOGIC;
  signal j_4_fu_201_p2_carry_n_8 : STD_LOGIC;
  signal j_4_fu_201_p2_carry_n_9 : STD_LOGIC;
  signal j_fu_80 : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[0]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[10]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[11]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[1]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[2]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[3]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[4]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[5]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[6]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[7]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[8]\ : STD_LOGIC;
  signal \j_fu_80_reg_n_5_[9]\ : STD_LOGIC;
  signal \NLW_j_4_fu_201_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_j_4_fu_201_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of j_4_fu_201_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \j_4_fu_201_p2_carry__0\ : label is 35;
begin
  \axi_data_fu_84_reg[7]_0\(7 downto 0) <= \^axi_data_fu_84_reg[7]_0\(7 downto 0);
  grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out <= \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\;
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => ap_enable_reg_pp0_iter1,
      R => '0'
    );
\axi_data_2_fu_78[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I4 => \axi_data_2_fu_78_reg[7]\(0),
      I5 => \^axi_data_fu_84_reg[7]_0\(0),
      O => \ap_CS_fsm_reg[8]\(0)
    );
\axi_data_2_fu_78[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I4 => \axi_data_2_fu_78_reg[7]\(1),
      I5 => \^axi_data_fu_84_reg[7]_0\(1),
      O => \ap_CS_fsm_reg[8]\(1)
    );
\axi_data_2_fu_78[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I4 => \axi_data_2_fu_78_reg[7]\(2),
      I5 => \^axi_data_fu_84_reg[7]_0\(2),
      O => \ap_CS_fsm_reg[8]\(2)
    );
\axi_data_2_fu_78[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I4 => \axi_data_2_fu_78_reg[7]\(3),
      I5 => \^axi_data_fu_84_reg[7]_0\(3),
      O => \ap_CS_fsm_reg[8]\(3)
    );
\axi_data_2_fu_78[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I4 => \axi_data_2_fu_78_reg[7]\(4),
      I5 => \^axi_data_fu_84_reg[7]_0\(4),
      O => \ap_CS_fsm_reg[8]\(4)
    );
\axi_data_2_fu_78[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I4 => \axi_data_2_fu_78_reg[7]\(5),
      I5 => \^axi_data_fu_84_reg[7]_0\(5),
      O => \ap_CS_fsm_reg[8]\(5)
    );
\axi_data_2_fu_78[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I4 => \axi_data_2_fu_78_reg[7]\(6),
      I5 => \^axi_data_fu_84_reg[7]_0\(6),
      O => \ap_CS_fsm_reg[8]\(6)
    );
\axi_data_2_fu_78[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF80007FFF0000"
    )
        port map (
      I0 => Q(3),
      I1 => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      I2 => ap_loop_init_int,
      I3 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I4 => \axi_data_2_fu_78_reg[7]\(7),
      I5 => \^axi_data_fu_84_reg[7]_0\(7),
      O => \ap_CS_fsm_reg[8]\(7)
    );
\axi_data_fu_84_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => \axi_data_fu_84_reg[7]_1\(0),
      Q => \^axi_data_fu_84_reg[7]_0\(0),
      R => '0'
    );
\axi_data_fu_84_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => \axi_data_fu_84_reg[7]_1\(1),
      Q => \^axi_data_fu_84_reg[7]_0\(1),
      R => '0'
    );
\axi_data_fu_84_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => \axi_data_fu_84_reg[7]_1\(2),
      Q => \^axi_data_fu_84_reg[7]_0\(2),
      R => '0'
    );
\axi_data_fu_84_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => \axi_data_fu_84_reg[7]_1\(3),
      Q => \^axi_data_fu_84_reg[7]_0\(3),
      R => '0'
    );
\axi_data_fu_84_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => \axi_data_fu_84_reg[7]_1\(4),
      Q => \^axi_data_fu_84_reg[7]_0\(4),
      R => '0'
    );
\axi_data_fu_84_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => \axi_data_fu_84_reg[7]_1\(5),
      Q => \^axi_data_fu_84_reg[7]_0\(5),
      R => '0'
    );
\axi_data_fu_84_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => \axi_data_fu_84_reg[7]_1\(6),
      Q => \^axi_data_fu_84_reg[7]_0\(6),
      R => '0'
    );
\axi_data_fu_84_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => \axi_data_fu_84_reg[7]_1\(7),
      Q => \^axi_data_fu_84_reg[7]_0\(7),
      R => '0'
    );
\axi_last_fu_88_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => axi_last_fu_883_out,
      D => \axi_last_fu_88_reg[0]_1\,
      Q => \axi_last_fu_88_reg_n_5_[0]\,
      R => '0'
    );
\eol_reg_155_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_21
     port map (
      D(1 downto 0) => D(1 downto 0),
      E(0) => axi_last_fu_883_out,
      Q(2) => Q(3),
      Q(1 downto 0) => Q(1 downto 0),
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg(0) => ap_enable_reg_pp0_iter1_reg_0(0),
      ap_loop_init_int_reg_0(0) => j_4_fu_201_p2(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_sig_allocacmp_j_3(11 downto 0) => ap_sig_allocacmp_j_3(11 downto 0),
      \axi_last_fu_88_reg[0]\ => \axi_last_fu_88_reg[0]_0\,
      \axi_last_fu_88_reg[0]_0\ => \axi_last_fu_88_reg[0]_2\,
      \data_p1_reg[0]\ => \data_p1_reg[0]\,
      \eol_reg_155_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \eol_reg_155_reg[0]_0\ => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      \eol_reg_155_reg[0]_1\ => \axi_last_fu_88_reg_n_5_[0]\,
      \eol_reg_155_reg[0]_2\ => \icmp_ln166_reg_269_reg_n_5_[0]\,
      grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg(0) => j_fu_80,
      grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_0 => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg,
      grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg_1 => flow_control_loop_pipe_sequential_init_U_n_29,
      \icmp_ln163_fu_248_p2__22\ => \icmp_ln163_fu_248_p2__22\,
      \icmp_ln166_reg_269[0]_i_2_0\(11 downto 0) => \icmp_ln166_reg_269[0]_i_2\(11 downto 0),
      \icmp_ln166_reg_269_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_27,
      imgBayer_full_n => imgBayer_full_n,
      \j_fu_80_reg[11]\(11) => \j_fu_80_reg_n_5_[11]\,
      \j_fu_80_reg[11]\(10) => \j_fu_80_reg_n_5_[10]\,
      \j_fu_80_reg[11]\(9) => \j_fu_80_reg_n_5_[9]\,
      \j_fu_80_reg[11]\(8) => \j_fu_80_reg_n_5_[8]\,
      \j_fu_80_reg[11]\(7) => \j_fu_80_reg_n_5_[7]\,
      \j_fu_80_reg[11]\(6) => \j_fu_80_reg_n_5_[6]\,
      \j_fu_80_reg[11]\(5) => \j_fu_80_reg_n_5_[5]\,
      \j_fu_80_reg[11]\(4) => \j_fu_80_reg_n_5_[4]\,
      \j_fu_80_reg[11]\(3) => \j_fu_80_reg_n_5_[3]\,
      \j_fu_80_reg[11]\(2) => \j_fu_80_reg_n_5_[2]\,
      \j_fu_80_reg[11]\(1) => \j_fu_80_reg_n_5_[1]\,
      \j_fu_80_reg[11]\(0) => \j_fu_80_reg_n_5_[0]\,
      push => push,
      \s_axis_video_TREADY_int_regslice__1\ => \s_axis_video_TREADY_int_regslice__1\
    );
\icmp_ln166_reg_269_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => \icmp_ln166_reg_269_reg_n_5_[0]\,
      R => '0'
    );
j_4_fu_201_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => ap_sig_allocacmp_j_3(0),
      CI_TOP => '0',
      CO(7) => j_4_fu_201_p2_carry_n_5,
      CO(6) => j_4_fu_201_p2_carry_n_6,
      CO(5) => j_4_fu_201_p2_carry_n_7,
      CO(4) => j_4_fu_201_p2_carry_n_8,
      CO(3) => j_4_fu_201_p2_carry_n_9,
      CO(2) => j_4_fu_201_p2_carry_n_10,
      CO(1) => j_4_fu_201_p2_carry_n_11,
      CO(0) => j_4_fu_201_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => j_4_fu_201_p2(8 downto 1),
      S(7 downto 0) => ap_sig_allocacmp_j_3(8 downto 1)
    );
\j_4_fu_201_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => j_4_fu_201_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_j_4_fu_201_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \j_4_fu_201_p2_carry__0_n_11\,
      CO(0) => \j_4_fu_201_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_j_4_fu_201_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => j_4_fu_201_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => ap_sig_allocacmp_j_3(11 downto 9)
    );
\j_fu_80_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(0),
      Q => \j_fu_80_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_80_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(10),
      Q => \j_fu_80_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_80_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(11),
      Q => \j_fu_80_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_80_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(1),
      Q => \j_fu_80_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_80_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(2),
      Q => \j_fu_80_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_80_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(3),
      Q => \j_fu_80_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_80_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(4),
      Q => \j_fu_80_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_80_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(5),
      Q => \j_fu_80_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_80_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(6),
      Q => \j_fu_80_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_80_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(7),
      Q => \j_fu_80_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_80_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(8),
      Q => \j_fu_80_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\j_fu_80_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_80,
      D => j_4_fu_201_p2(9),
      Q => \j_fu_80_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\select_ln188_reg_380[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B8FFB800"
    )
        port map (
      I0 => \^grp_axivideo2multibayer_pipeline_loop_width_fu_156_eol_out\,
      I1 => cmp10241_reg_353,
      I2 => axi_last_2_reg_126,
      I3 => Q(2),
      I4 => select_ln188_reg_380,
      O => \eol_reg_155_reg[0]_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    we0 : out STD_LOGIC;
    push : out STD_LOGIC;
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg : out STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_0\ : out STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_1\ : out STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_2\ : out STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_3\ : out STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_4\ : out STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_5\ : out STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_6\ : out STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_7\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in_0 : out STD_LOGIC;
    p_6_in_1 : out STD_LOGIC;
    \pix_reg_418_pp0_iter4_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \p_0_0_01183_217521781_i_load_reg_2059_pp0_iter3_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01184_217501779_i_load_reg_2053_pp0_iter3_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01185_217481777_i_load_reg_2047_pp0_iter3_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_5_reg_2042_pp0_iter3_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_4_reg_2037_pp0_iter3_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_3_reg_2032_pp0_iter3_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116117581769_i_load_reg_2026_pp0_iter3_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116217561767_i_load_reg_2020_pp0_iter3_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116317541765_i_load_reg_2014_pp0_iter3_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_011571684_i_load_reg_2077_pp0_iter3_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_011561681_i_load_reg_2071_pp0_iter3_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_011551678_i_load_reg_2065_pp0_iter3_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cmp59_i_reg_465 : in STD_LOGIC;
    imgRgb_full_n : in STD_LOGIC;
    imgRB_empty_n : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\ : in STD_LOGIC;
    \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_fu_172_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116317541765_i_fu_160_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01185_217481777_i_fu_184_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_1_fu_176_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \right_2_fu_180_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116217561767_i_fu_164_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0116117581769_i_fu_168_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01184_217501779_i_fu_188_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_01183_217521781_i_fu_192_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln881_reg_1925_reg[0]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln891_reg_1929_reg[0]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    cmp203_i_reg_470 : in STD_LOGIC;
    x_phase_reg_387 : in STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_2_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    push_2 : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2 is
  signal \SRL_SIG[0][15]_i_2__0_n_5\ : STD_LOGIC;
  signal \SRL_SIG[0][23]_i_3_n_5\ : STD_LOGIC;
  signal add_ln1030_2_fu_1167_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln1030_2_reg_2163 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln1030_2_reg_2163[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163[7]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163[7]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163[7]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163[7]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163[7]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163[7]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163[7]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163[7]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163[7]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163[7]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163[7]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163[7]_i_22_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163[7]_i_23_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163[7]_i_24_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163[7]_i_27_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163[7]_i_29_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163[7]_i_30_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163[7]_i_31_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163[7]_i_32_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163[7]_i_34_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163[7]_i_35_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163[7]_i_36_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163[7]_i_39_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163[7]_i_40_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163[7]_i_41_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163[7]_i_42_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln1030_2_reg_2163_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal add_ln1030_fu_1153_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln1030_reg_2158 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln1030_reg_2158[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_22_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_23_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_24_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_25_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_26_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_27_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_28_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_29_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_30_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_31_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_32_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_33_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_34_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_35_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_36_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_37_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_38_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_39_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_40_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_41_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_42_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_43_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_44_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158[7]_i_45_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln1030_reg_2158_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln1030_reg_2158_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln1030_reg_2158_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1030_reg_2158_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln1030_reg_2158_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln1030_reg_2158_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln1030_reg_2158_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal add_ln1033_fu_1193_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \add_ln1033_fu_1193_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1033_fu_1193_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln1033_fu_1193_p2_carry__0_n_12\ : STD_LOGIC;
  signal add_ln1033_fu_1193_p2_carry_i_10_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1193_p2_carry_i_11_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1193_p2_carry_i_12_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1193_p2_carry_i_13_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1193_p2_carry_i_14_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1193_p2_carry_i_15_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1193_p2_carry_i_16_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1193_p2_carry_i_17_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1193_p2_carry_i_18_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1193_p2_carry_i_19_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1193_p2_carry_i_20_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1193_p2_carry_i_21_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1193_p2_carry_i_22_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1193_p2_carry_i_23_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1193_p2_carry_i_9_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1193_p2_carry_n_10 : STD_LOGIC;
  signal add_ln1033_fu_1193_p2_carry_n_11 : STD_LOGIC;
  signal add_ln1033_fu_1193_p2_carry_n_12 : STD_LOGIC;
  signal add_ln1033_fu_1193_p2_carry_n_5 : STD_LOGIC;
  signal add_ln1033_fu_1193_p2_carry_n_6 : STD_LOGIC;
  signal add_ln1033_fu_1193_p2_carry_n_7 : STD_LOGIC;
  signal add_ln1033_fu_1193_p2_carry_n_8 : STD_LOGIC;
  signal add_ln1033_fu_1193_p2_carry_n_9 : STD_LOGIC;
  signal add_ln1033_reg_2168 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln1034_fu_1219_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \add_ln1034_fu_1219_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1034_fu_1219_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln1034_fu_1219_p2_carry__0_n_12\ : STD_LOGIC;
  signal add_ln1034_fu_1219_p2_carry_i_10_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1219_p2_carry_i_11_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1219_p2_carry_i_12_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1219_p2_carry_i_13_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1219_p2_carry_i_14_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1219_p2_carry_i_15_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1219_p2_carry_i_16_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1219_p2_carry_i_17_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1219_p2_carry_i_18_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1219_p2_carry_i_19_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1219_p2_carry_i_20_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1219_p2_carry_i_21_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1219_p2_carry_i_22_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1219_p2_carry_i_23_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1219_p2_carry_i_9_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1219_p2_carry_n_10 : STD_LOGIC;
  signal add_ln1034_fu_1219_p2_carry_n_11 : STD_LOGIC;
  signal add_ln1034_fu_1219_p2_carry_n_12 : STD_LOGIC;
  signal add_ln1034_fu_1219_p2_carry_n_5 : STD_LOGIC;
  signal add_ln1034_fu_1219_p2_carry_n_6 : STD_LOGIC;
  signal add_ln1034_fu_1219_p2_carry_n_7 : STD_LOGIC;
  signal add_ln1034_fu_1219_p2_carry_n_8 : STD_LOGIC;
  signal add_ln1034_fu_1219_p2_carry_n_9 : STD_LOGIC;
  signal add_ln1034_reg_2175 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln1039_fu_1245_p2 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \add_ln1039_fu_1245_p2__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \add_ln1039_fu_1245_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1039_fu_1245_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln1039_fu_1245_p2_carry__0_n_12\ : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_i_10_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_i_11_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_i_12_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_i_13_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_i_14_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_i_15_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_i_16_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_i_17_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_i_18_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_i_19_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_i_20_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_i_21_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_i_22_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_i_23_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_i_24_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_i_25_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_i_26_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_i_27_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_i_9_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_n_10 : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_n_11 : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_n_12 : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_n_5 : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_n_6 : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_n_7 : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_n_8 : STD_LOGIC;
  signal add_ln1039_fu_1245_p2_carry_n_9 : STD_LOGIC;
  signal add_ln1039_reg_2182 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal add_ln1040_fu_1287_p2 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal \add_ln1040_fu_1287_p2__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \add_ln1040_fu_1287_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1040_fu_1287_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln1040_fu_1287_p2_carry__0_n_12\ : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_i_10_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_i_11_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_i_12_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_i_13_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_i_14_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_i_15_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_i_16_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_i_17_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_i_18_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_i_19_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_i_20_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_i_21_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_i_22_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_i_23_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_i_24_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_i_25_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_i_26_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_i_27_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_i_9_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_n_10 : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_n_11 : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_n_12 : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_n_5 : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_n_6 : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_n_7 : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_n_8 : STD_LOGIC;
  signal add_ln1040_fu_1287_p2_carry_n_9 : STD_LOGIC;
  signal add_ln1040_reg_2193 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal and_ln1052_fu_639_p2 : STD_LOGIC;
  signal \and_ln1052_reg_1968_pp0_iter3_reg_reg[0]_srl4_n_5\ : STD_LOGIC;
  signal and_ln1052_reg_1968_pp0_iter4_reg : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_condition_424 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal \ap_enable_reg_pp0_iter3_i_1__0_n_5\ : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter4_reg : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371[7]_i_2_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter3_down_1_reg_437 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter3_down_1_reg_437[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_down_1_reg_437[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_down_1_reg_437[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_down_1_reg_437[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_down_1_reg_437[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_down_1_reg_437[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_down_1_reg_437[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_down_1_reg_437[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter3_down_2_reg_428 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter3_down_2_reg_428[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_down_2_reg_428[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_down_2_reg_428[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_down_2_reg_428[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_down_2_reg_428[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_down_2_reg_428[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_down_2_reg_428[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_2_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter3_down_reg_446 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter3_down_reg_446[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_down_reg_446[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_down_reg_446[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_down_reg_446[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_down_reg_446[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_down_reg_446[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_down_reg_446[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_down_reg_446[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter3_left_1_reg_464 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter3_left_1_reg_464[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_1_reg_464[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_1_reg_464[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_1_reg_464[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_1_reg_464[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_1_reg_464[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_1_reg_464[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_1_reg_464[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter3_left_2_reg_455 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter3_left_2_reg_455[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_2_reg_455[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_2_reg_455[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_2_reg_455[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_2_reg_455[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_2_reg_455[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_2_reg_455[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_2_reg_455[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter3_left_reg_473 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter3_left_reg_473[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_reg_473[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_reg_473[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_reg_473[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_reg_473[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_reg_473[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_reg_473[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_left_reg_473[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter3_up_1_reg_491 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter3_up_2_reg_482 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter3_up_reg_500 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal b_2_fu_1613_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \b_2_fu_1613_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \b_2_fu_1613_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \b_2_fu_1613_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \b_2_fu_1613_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \b_2_fu_1613_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \b_2_fu_1613_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \b_2_fu_1613_p2_carry__0_i_7_n_5\ : STD_LOGIC;
  signal \b_2_fu_1613_p2_carry__0_i_8_n_5\ : STD_LOGIC;
  signal \b_2_fu_1613_p2_carry__0_i_9_n_5\ : STD_LOGIC;
  signal \b_2_fu_1613_p2_carry__0_n_10\ : STD_LOGIC;
  signal \b_2_fu_1613_p2_carry__0_n_11\ : STD_LOGIC;
  signal \b_2_fu_1613_p2_carry__0_n_12\ : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_10_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_11_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_12_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_13_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_14_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_15_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_16_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_17_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_18_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_19_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_1_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_20_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_21_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_22_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_23_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_24_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_25_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_26_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_27_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_28_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_29_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_2_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_30_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_3_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_4_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_5_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_6_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_7_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_8_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_i_9_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_n_10 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_n_11 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_n_12 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_n_5 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_n_6 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_n_7 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_n_8 : STD_LOGIC;
  signal b_2_fu_1613_p2_carry_n_9 : STD_LOGIC;
  signal \b_2_reg_2209_reg_n_5_[0]\ : STD_LOGIC;
  signal \b_2_reg_2209_reg_n_5_[1]\ : STD_LOGIC;
  signal \b_2_reg_2209_reg_n_5_[2]\ : STD_LOGIC;
  signal \b_2_reg_2209_reg_n_5_[3]\ : STD_LOGIC;
  signal \b_2_reg_2209_reg_n_5_[4]\ : STD_LOGIC;
  signal \b_2_reg_2209_reg_n_5_[5]\ : STD_LOGIC;
  signal \b_2_reg_2209_reg_n_5_[6]\ : STD_LOGIC;
  signal \b_2_reg_2209_reg_n_5_[7]\ : STD_LOGIC;
  signal cmp161_i_reg_1945_pp0_iter1_reg : STD_LOGIC;
  signal \cmp161_i_reg_1945_reg_n_5_[0]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_100 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_101 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_102 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_103 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_104 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_105 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_106 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_107 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_108 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_109 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_110 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_111 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_112 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_113 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_114 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_115 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_116 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_117 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_118 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_122 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_133 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_134 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_138 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_139 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_62 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_66 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_68 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_69 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_70 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_71 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_72 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_73 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_74 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_75 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_76 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_77 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_78 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_79 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_80 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_81 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_82 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_83 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_84 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_85 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_86 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_87 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_88 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_89 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_90 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_91 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_92 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_93 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_94 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_95 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_96 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_97 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_98 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_99 : STD_LOGIC;
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready : STD_LOGIC;
  signal icmp_ln1014_fu_627_p2 : STD_LOGIC;
  signal \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_n_5\ : STD_LOGIC;
  signal icmp_ln1014_reg_1961_pp0_iter4_reg : STD_LOGIC;
  signal icmp_ln881_fu_577_p2 : STD_LOGIC;
  signal \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln881_reg_1925_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln881_reg_1925_pp0_iter3_reg : STD_LOGIC;
  signal \icmp_ln881_reg_1925_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln891_fu_599_p2 : STD_LOGIC;
  signal icmp_ln891_fu_599_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln891_fu_599_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln891_fu_599_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln891_fu_599_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln891_fu_599_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln891_reg_1929 : STD_LOGIC;
  signal icmp_ln891_reg_1929_pp0_iter1_reg : STD_LOGIC;
  signal lineBuffer_2_U_n_10 : STD_LOGIC;
  signal lineBuffer_2_U_n_11 : STD_LOGIC;
  signal lineBuffer_2_U_n_12 : STD_LOGIC;
  signal lineBuffer_2_U_n_37 : STD_LOGIC;
  signal lineBuffer_2_U_n_38 : STD_LOGIC;
  signal lineBuffer_2_U_n_39 : STD_LOGIC;
  signal lineBuffer_2_U_n_40 : STD_LOGIC;
  signal lineBuffer_2_U_n_41 : STD_LOGIC;
  signal lineBuffer_2_U_n_42 : STD_LOGIC;
  signal lineBuffer_2_U_n_43 : STD_LOGIC;
  signal lineBuffer_2_U_n_44 : STD_LOGIC;
  signal lineBuffer_2_U_n_45 : STD_LOGIC;
  signal lineBuffer_2_U_n_46 : STD_LOGIC;
  signal lineBuffer_2_U_n_47 : STD_LOGIC;
  signal lineBuffer_2_U_n_48 : STD_LOGIC;
  signal lineBuffer_2_U_n_49 : STD_LOGIC;
  signal lineBuffer_2_U_n_50 : STD_LOGIC;
  signal lineBuffer_2_U_n_51 : STD_LOGIC;
  signal lineBuffer_2_U_n_52 : STD_LOGIC;
  signal lineBuffer_2_U_n_53 : STD_LOGIC;
  signal lineBuffer_2_U_n_6 : STD_LOGIC;
  signal lineBuffer_2_U_n_7 : STD_LOGIC;
  signal lineBuffer_2_U_n_8 : STD_LOGIC;
  signal lineBuffer_2_U_n_9 : STD_LOGIC;
  signal lineBuffer_2_addr_reg_1939_pp0_iter1_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal lineBuffer_2_q1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal lineBuffer_U_n_30 : STD_LOGIC;
  signal lineBuffer_U_n_33 : STD_LOGIC;
  signal lineBuffer_U_n_34 : STD_LOGIC;
  signal lineBuffer_U_n_35 : STD_LOGIC;
  signal lineBuffer_U_n_36 : STD_LOGIC;
  signal lineBuffer_U_n_37 : STD_LOGIC;
  signal lineBuffer_U_n_38 : STD_LOGIC;
  signal lineBuffer_U_n_39 : STD_LOGIC;
  signal lineBuffer_U_n_40 : STD_LOGIC;
  signal lineBuffer_U_n_41 : STD_LOGIC;
  signal lineBuffer_U_n_42 : STD_LOGIC;
  signal lineBuffer_U_n_43 : STD_LOGIC;
  signal lineBuffer_U_n_44 : STD_LOGIC;
  signal lineBuffer_U_n_45 : STD_LOGIC;
  signal lineBuffer_U_n_46 : STD_LOGIC;
  signal lineBuffer_U_n_47 : STD_LOGIC;
  signal lineBuffer_U_n_48 : STD_LOGIC;
  signal lineBuffer_U_n_49 : STD_LOGIC;
  signal lineBuffer_U_n_5 : STD_LOGIC;
  signal lineBuffer_U_n_50 : STD_LOGIC;
  signal lineBuffer_U_n_51 : STD_LOGIC;
  signal lineBuffer_U_n_52 : STD_LOGIC;
  signal lineBuffer_U_n_53 : STD_LOGIC;
  signal lineBuffer_U_n_54 : STD_LOGIC;
  signal lineBuffer_U_n_55 : STD_LOGIC;
  signal lineBuffer_U_n_56 : STD_LOGIC;
  signal lineBuffer_U_n_57 : STD_LOGIC;
  signal lineBuffer_addr_reg_1933 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal lineBuffer_address1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal lineBuffer_q1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_0_0_0116117581769_i_fu_168 : STD_LOGIC;
  signal \p_0_0_0116117581769_i_fu_168_reg_n_5_[0]\ : STD_LOGIC;
  signal \p_0_0_0116117581769_i_fu_168_reg_n_5_[1]\ : STD_LOGIC;
  signal \p_0_0_0116117581769_i_fu_168_reg_n_5_[2]\ : STD_LOGIC;
  signal \p_0_0_0116117581769_i_fu_168_reg_n_5_[3]\ : STD_LOGIC;
  signal \p_0_0_0116117581769_i_fu_168_reg_n_5_[4]\ : STD_LOGIC;
  signal \p_0_0_0116117581769_i_fu_168_reg_n_5_[5]\ : STD_LOGIC;
  signal \p_0_0_0116117581769_i_fu_168_reg_n_5_[6]\ : STD_LOGIC;
  signal \p_0_0_0116117581769_i_fu_168_reg_n_5_[7]\ : STD_LOGIC;
  signal p_0_0_0116117581769_i_load_reg_2026 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0116217561767_i_fu_164 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0116217561767_i_load_reg_2020 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0116317541765_i_fu_160 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0116317541765_i_load_reg_2014 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_01183_217521781_i_fu_192 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_01183_217521781_i_load_reg_2059 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_01184_217501779_i_fu_188 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_01184_217501779_i_load_reg_2053 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_01185_217481777_i_fu_184 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_01185_217481777_i_load_reg_2047 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_011551678_i_fu_196 : STD_LOGIC;
  signal \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[0]\ : STD_LOGIC;
  signal \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[1]\ : STD_LOGIC;
  signal \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[2]\ : STD_LOGIC;
  signal \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[3]\ : STD_LOGIC;
  signal \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[4]\ : STD_LOGIC;
  signal \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[5]\ : STD_LOGIC;
  signal \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[6]\ : STD_LOGIC;
  signal \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[7]\ : STD_LOGIC;
  signal p_0_0_0_0_011551678_i_load_reg_2065 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_011561681_i_fu_200 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_011561681_i_load_reg_2071 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_2_0_0_011571684_i_fu_204__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_011571684_i_load_reg_2077 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_2_out__1_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry__0_n_11\ : STD_LOGIC;
  signal \p_2_out__1_carry__0_n_12\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_10_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_11_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_12_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_13_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_14_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_15_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_16_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_17_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_18_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_19_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_1_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_20_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_21_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_22_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_23_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_24_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_25_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_26_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_27_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_28_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_29_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_2_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_30_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_31_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_32_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_33_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_3_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_4_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_5_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_6_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_7_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_8_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_i_9_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_n_10\ : STD_LOGIC;
  signal \p_2_out__1_carry_n_11\ : STD_LOGIC;
  signal \p_2_out__1_carry_n_12\ : STD_LOGIC;
  signal \p_2_out__1_carry_n_5\ : STD_LOGIC;
  signal \p_2_out__1_carry_n_6\ : STD_LOGIC;
  signal \p_2_out__1_carry_n_7\ : STD_LOGIC;
  signal \p_2_out__1_carry_n_8\ : STD_LOGIC;
  signal \p_2_out__1_carry_n_9\ : STD_LOGIC;
  signal p_5_in : STD_LOGIC;
  signal pix_7_reg_408 : STD_LOGIC;
  signal \pix_7_reg_408[0]_i_1_n_5\ : STD_LOGIC;
  signal \pix_7_reg_408[1]_i_1_n_5\ : STD_LOGIC;
  signal \pix_7_reg_408[2]_i_1_n_5\ : STD_LOGIC;
  signal \pix_7_reg_408[3]_i_1_n_5\ : STD_LOGIC;
  signal \pix_7_reg_408[4]_i_1_n_5\ : STD_LOGIC;
  signal \pix_7_reg_408[5]_i_1_n_5\ : STD_LOGIC;
  signal \pix_7_reg_408[6]_i_1_n_5\ : STD_LOGIC;
  signal \pix_7_reg_408[7]_i_2_n_5\ : STD_LOGIC;
  signal pix_7_reg_408_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pix_7_reg_408_reg_n_5_[0]\ : STD_LOGIC;
  signal \pix_7_reg_408_reg_n_5_[1]\ : STD_LOGIC;
  signal \pix_7_reg_408_reg_n_5_[2]\ : STD_LOGIC;
  signal \pix_7_reg_408_reg_n_5_[3]\ : STD_LOGIC;
  signal \pix_7_reg_408_reg_n_5_[4]\ : STD_LOGIC;
  signal \pix_7_reg_408_reg_n_5_[5]\ : STD_LOGIC;
  signal \pix_7_reg_408_reg_n_5_[6]\ : STD_LOGIC;
  signal \pix_7_reg_408_reg_n_5_[7]\ : STD_LOGIC;
  signal pix_8_reg_398 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pix_8_reg_398[0]_i_1_n_5\ : STD_LOGIC;
  signal \pix_8_reg_398[1]_i_1_n_5\ : STD_LOGIC;
  signal \pix_8_reg_398[2]_i_1_n_5\ : STD_LOGIC;
  signal \pix_8_reg_398[3]_i_1_n_5\ : STD_LOGIC;
  signal \pix_8_reg_398[4]_i_1_n_5\ : STD_LOGIC;
  signal \pix_8_reg_398[5]_i_1_n_5\ : STD_LOGIC;
  signal \pix_8_reg_398[6]_i_1_n_5\ : STD_LOGIC;
  signal \pix_8_reg_398[7]_i_1_n_5\ : STD_LOGIC;
  signal pix_8_reg_398_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_8_reg_398_pp0_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pix_reg_418[0]_i_1_n_5\ : STD_LOGIC;
  signal \pix_reg_418[1]_i_1_n_5\ : STD_LOGIC;
  signal \pix_reg_418[2]_i_1_n_5\ : STD_LOGIC;
  signal \pix_reg_418[3]_i_1_n_5\ : STD_LOGIC;
  signal \pix_reg_418[4]_i_1_n_5\ : STD_LOGIC;
  signal \pix_reg_418[5]_i_1_n_5\ : STD_LOGIC;
  signal \pix_reg_418[6]_i_1_n_5\ : STD_LOGIC;
  signal \pix_reg_418[7]_i_1_n_5\ : STD_LOGIC;
  signal \pix_reg_418__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_reg_418_pp0_iter3_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_reg_418_pp0_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \r_2_fu_1595_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \r_2_fu_1595_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \r_2_fu_1595_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \r_2_fu_1595_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \r_2_fu_1595_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \r_2_fu_1595_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \r_2_fu_1595_p2_carry__0_i_7_n_5\ : STD_LOGIC;
  signal \r_2_fu_1595_p2_carry__0_i_8_n_5\ : STD_LOGIC;
  signal \r_2_fu_1595_p2_carry__0_i_9_n_5\ : STD_LOGIC;
  signal \r_2_fu_1595_p2_carry__0_n_10\ : STD_LOGIC;
  signal \r_2_fu_1595_p2_carry__0_n_11\ : STD_LOGIC;
  signal \r_2_fu_1595_p2_carry__0_n_12\ : STD_LOGIC;
  signal \r_2_fu_1595_p2_carry__0_n_17\ : STD_LOGIC;
  signal \r_2_fu_1595_p2_carry__0_n_18\ : STD_LOGIC;
  signal \r_2_fu_1595_p2_carry__0_n_19\ : STD_LOGIC;
  signal \r_2_fu_1595_p2_carry__0_n_20\ : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_10_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_11_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_12_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_13_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_14_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_15_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_16_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_17_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_18_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_19_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_1_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_20_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_21_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_22_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_23_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_24_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_25_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_26_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_27_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_28_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_29_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_2_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_30_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_3_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_4_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_5_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_6_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_7_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_8_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_i_9_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_n_10 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_n_11 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_n_12 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_n_13 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_n_14 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_n_15 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_n_16 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_n_17 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_n_18 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_n_19 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_n_20 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_n_5 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_n_6 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_n_7 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_n_8 : STD_LOGIC;
  signal r_2_fu_1595_p2_carry_n_9 : STD_LOGIC;
  signal r_2_reg_2204 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_1_fu_176 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_2_fu_180 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_3_reg_2032 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_4_reg_2037 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal right_5_reg_2042 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \right_fu_172__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sub_ln1023_fu_945_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal sub_ln1024_fu_985_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \sub_ln1024_fu_985_p2__52\ : STD_LOGIC_VECTOR ( 4 downto 2 );
  signal \sub_ln1026_fu_1065_p2__52\ : STD_LOGIC_VECTOR ( 6 downto 1 );
  signal sub_ln1027_reg_2128 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sub_ln1027_reg_2128[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln1027_reg_2128[8]_i_2_n_5\ : STD_LOGIC;
  signal sub_ln1028_reg_2143 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \sub_ln1028_reg_2143[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln1028_reg_2143[8]_i_2_n_5\ : STD_LOGIC;
  signal sub_ln1033_fu_1173_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sub_ln1034_fu_1199_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sub_ln1039_fu_1225_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sub_ln1040_fu_1267_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sub_ln61_7_reg_2138 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \sub_ln61_7_reg_2138[1]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln61_7_reg_2138[2]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln61_7_reg_2138[3]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln61_7_reg_2138[4]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln61_7_reg_2138[4]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln61_7_reg_2138[4]_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln61_7_reg_2138[5]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln61_7_reg_2138[6]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln61_7_reg_2138[6]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln61_7_reg_2138[6]_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln61_7_reg_2138[7]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln61_7_reg_2138[7]_i_2_n_5\ : STD_LOGIC;
  signal sub_ln61_8_reg_2153 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \sub_ln61_8_reg_2153[1]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln61_8_reg_2153[2]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln61_8_reg_2153[3]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln61_8_reg_2153[4]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln61_8_reg_2153[4]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln61_8_reg_2153[4]_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln61_8_reg_2153[5]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln61_8_reg_2153[5]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln61_8_reg_2153[5]_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln61_8_reg_2153[6]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln61_8_reg_2153[6]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln61_8_reg_2153[6]_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln61_8_reg_2153[7]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln61_8_reg_2153[7]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln61_8_reg_2153[7]_i_3_n_5\ : STD_LOGIC;
  signal tmp_1_i2_reg_1990 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_23_reg_2221 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal tmp_24_fu_1684_p3 : STD_LOGIC;
  signal tmp_25_reg_2226 : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal tmp_i1_reg_1981 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln1039_2_i_reg_2188 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \trunc_ln1039_2_i_reg_2188[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1039_2_i_reg_2188[1]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1039_2_i_reg_2188[2]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1039_2_i_reg_2188[3]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1039_2_i_reg_2188[4]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1039_2_i_reg_2188[5]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1039_2_i_reg_2188[6]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1039_2_i_reg_2188[7]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1039_2_i_reg_2188[8]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1039_2_i_reg_2188[8]_i_2_n_5\ : STD_LOGIC;
  signal trunc_ln1040_2_i_reg_2199 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \trunc_ln1040_2_i_reg_2199[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1040_2_i_reg_2199[1]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1040_2_i_reg_2199[2]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1040_2_i_reg_2199[3]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1040_2_i_reg_2199[4]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1040_2_i_reg_2199[5]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1040_2_i_reg_2199[6]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1040_2_i_reg_2199[7]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1040_2_i_reg_2199[8]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln1040_2_i_reg_2199[8]_i_2_n_5\ : STD_LOGIC;
  signal trunc_ln61_7_reg_2133 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \trunc_ln61_7_reg_2133[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_7_reg_2133[1]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_7_reg_2133[2]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_7_reg_2133[3]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_7_reg_2133[4]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_7_reg_2133[5]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_7_reg_2133[6]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_7_reg_2133[7]_i_1_n_5\ : STD_LOGIC;
  signal trunc_ln61_8_reg_2148 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \trunc_ln61_8_reg_2148[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_8_reg_2148[1]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_8_reg_2148[2]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_8_reg_2148[3]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_8_reg_2148[4]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_8_reg_2148[5]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_8_reg_2148[6]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_8_reg_2148[7]_i_1_n_5\ : STD_LOGIC;
  signal trunc_ln902_reg_1972 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^we0\ : STD_LOGIC;
  signal x_fu_156 : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[11]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_156_reg_n_5_[9]\ : STD_LOGIC;
  signal zext_ln1030_3_fu_1338_p1 : STD_LOGIC_VECTOR ( 7 to 7 );
  signal zext_ln1030_4_fu_1159_p1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal zext_ln1030_fu_1145_p1 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln1030_2_reg_2163_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln1030_2_reg_2163_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln1030_reg_2158_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln1030_reg_2158_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln1033_fu_1193_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln1033_fu_1193_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln1034_fu_1219_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln1034_fu_1219_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln1039_fu_1245_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln1039_fu_1245_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln1040_fu_1287_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln1040_fu_1287_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_b_2_fu_1613_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_b_2_fu_1613_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_icmp_ln891_fu_599_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_icmp_ln891_fu_599_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_p_2_out__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_p_2_out__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_p_2_out__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_r_2_fu_1595_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_r_2_fu_1595_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \add_ln1030_2_reg_2163[7]_i_18\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \add_ln1030_2_reg_2163[7]_i_22\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \add_ln1030_2_reg_2163[7]_i_25\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \add_ln1030_2_reg_2163[7]_i_28\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \add_ln1030_2_reg_2163[7]_i_29\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \add_ln1030_2_reg_2163[7]_i_31\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \add_ln1030_2_reg_2163[7]_i_33\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \add_ln1030_2_reg_2163[7]_i_40\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \add_ln1030_2_reg_2163[7]_i_41\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \add_ln1030_2_reg_2163[7]_i_42\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \add_ln1030_2_reg_2163[7]_i_43\ : label is "soft_lutpair265";
  attribute SOFT_HLUTNM of \add_ln1030_2_reg_2163[7]_i_44\ : label is "soft_lutpair264";
  attribute SOFT_HLUTNM of \add_ln1030_reg_2158[7]_i_18\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \add_ln1030_reg_2158[7]_i_22\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \add_ln1030_reg_2158[7]_i_25\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \add_ln1030_reg_2158[7]_i_27\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \add_ln1030_reg_2158[7]_i_29\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \add_ln1030_reg_2158[7]_i_31\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \add_ln1030_reg_2158[7]_i_33\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \add_ln1030_reg_2158[7]_i_40\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of \add_ln1030_reg_2158[7]_i_41\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \add_ln1030_reg_2158[7]_i_42\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \add_ln1030_reg_2158[7]_i_44\ : label is "soft_lutpair266";
  attribute SOFT_HLUTNM of \add_ln1030_reg_2158[7]_i_45\ : label is "soft_lutpair263";
  attribute SOFT_HLUTNM of add_ln1033_fu_1193_p2_carry_i_20 : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of add_ln1034_fu_1219_p2_carry_i_20 : label is "soft_lutpair270";
  attribute SOFT_HLUTNM of add_ln1034_fu_1219_p2_carry_i_23 : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of add_ln1039_fu_1245_p2_carry_i_17 : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of add_ln1039_fu_1245_p2_carry_i_18 : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of add_ln1039_fu_1245_p2_carry_i_20 : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of add_ln1039_fu_1245_p2_carry_i_21 : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of add_ln1039_fu_1245_p2_carry_i_22 : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of add_ln1039_fu_1245_p2_carry_i_23 : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of add_ln1039_fu_1245_p2_carry_i_24 : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of add_ln1039_fu_1245_p2_carry_i_25 : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of add_ln1040_fu_1287_p2_carry_i_17 : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of add_ln1040_fu_1287_p2_carry_i_18 : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of add_ln1040_fu_1287_p2_carry_i_20 : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of add_ln1040_fu_1287_p2_carry_i_21 : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of add_ln1040_fu_1287_p2_carry_i_22 : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of add_ln1040_fu_1287_p2_carry_i_23 : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of add_ln1040_fu_1287_p2_carry_i_24 : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of add_ln1040_fu_1287_p2_carry_i_25 : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of add_ln1040_fu_1287_p2_carry_i_27 : label is "soft_lutpair257";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \and_ln1052_reg_1968_pp0_iter3_reg_reg[0]_srl4\ : label is "inst/\Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/and_ln1052_reg_1968_pp0_iter3_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \and_ln1052_reg_1968_pp0_iter3_reg_reg[0]_srl4\ : label is "inst/\Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/and_ln1052_reg_1968_pp0_iter3_reg_reg[0]_srl4 ";
  attribute srl_name of ap_loop_exit_ready_pp0_iter3_reg_reg_srl3 : label is "inst/\Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/ap_loop_exit_ready_pp0_iter3_reg_reg_srl3 ";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371[7]_i_2\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \b_2_fu_1613_p2_carry__0_i_8\ : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of b_2_fu_1613_p2_carry_i_10 : label is "soft_lutpair250";
  attribute SOFT_HLUTNM of b_2_fu_1613_p2_carry_i_11 : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of b_2_fu_1613_p2_carry_i_13 : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of b_2_fu_1613_p2_carry_i_19 : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of b_2_fu_1613_p2_carry_i_21 : label is "soft_lutpair255";
  attribute SOFT_HLUTNM of b_2_fu_1613_p2_carry_i_27 : label is "soft_lutpair252";
  attribute SOFT_HLUTNM of b_2_fu_1613_p2_carry_i_30 : label is "soft_lutpair252";
  attribute srl_bus_name of \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4\ : label is "inst/\Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/icmp_ln1014_reg_1961_pp0_iter3_reg_reg ";
  attribute srl_name of \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4\ : label is "inst/\Debayer_U0/DebayerRandBatG_U0/grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4 ";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln891_fu_599_p2_carry : label is 14;
  attribute SOFT_HLUTNM of \p_2_out__1_carry__0_i_5\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \p_2_out__1_carry_i_16\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \p_2_out__1_carry_i_17\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \p_2_out__1_carry_i_18\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \p_2_out__1_carry_i_19\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \p_2_out__1_carry_i_20\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \p_2_out__1_carry_i_21\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \p_2_out__1_carry_i_22\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \p_2_out__1_carry_i_23\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \p_2_out__1_carry_i_25\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \p_2_out__1_carry_i_27\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \p_2_out__1_carry_i_28\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \r_2_fu_1595_p2_carry__0_i_8\ : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of r_2_fu_1595_p2_carry_i_10 : label is "soft_lutpair251";
  attribute SOFT_HLUTNM of r_2_fu_1595_p2_carry_i_11 : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of r_2_fu_1595_p2_carry_i_13 : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of r_2_fu_1595_p2_carry_i_19 : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of r_2_fu_1595_p2_carry_i_21 : label is "soft_lutpair256";
  attribute SOFT_HLUTNM of r_2_fu_1595_p2_carry_i_27 : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of r_2_fu_1595_p2_carry_i_30 : label is "soft_lutpair253";
  attribute SOFT_HLUTNM of \ram_reg_bram_2_i_1__0\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sub_ln1027_reg_2128[8]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \sub_ln1027_reg_2128[8]_i_2\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \sub_ln1028_reg_2143[8]_i_1\ : label is "soft_lutpair271";
  attribute SOFT_HLUTNM of \sub_ln1028_reg_2143[8]_i_2\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \sub_ln61_7_reg_2138[1]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \sub_ln61_7_reg_2138[3]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \sub_ln61_7_reg_2138[5]_i_1\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \sub_ln61_7_reg_2138[6]_i_2\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \sub_ln61_7_reg_2138[7]_i_2\ : label is "soft_lutpair258";
  attribute SOFT_HLUTNM of \sub_ln61_8_reg_2153[1]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \sub_ln61_8_reg_2153[5]_i_3\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \sub_ln61_8_reg_2153[6]_i_3\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \sub_ln61_8_reg_2153[7]_i_3\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \trunc_ln1039_2_i_reg_2188[0]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \trunc_ln1039_2_i_reg_2188[1]_i_1\ : label is "soft_lutpair274";
  attribute SOFT_HLUTNM of \trunc_ln1039_2_i_reg_2188[2]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \trunc_ln1039_2_i_reg_2188[3]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \trunc_ln1039_2_i_reg_2188[5]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \trunc_ln1039_2_i_reg_2188[6]_i_1\ : label is "soft_lutpair268";
  attribute SOFT_HLUTNM of \trunc_ln1040_2_i_reg_2199[0]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \trunc_ln1040_2_i_reg_2199[1]_i_1\ : label is "soft_lutpair273";
  attribute SOFT_HLUTNM of \trunc_ln1040_2_i_reg_2199[2]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \trunc_ln1040_2_i_reg_2199[3]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \trunc_ln1040_2_i_reg_2199[5]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \trunc_ln1040_2_i_reg_2199[6]_i_1\ : label is "soft_lutpair267";
  attribute SOFT_HLUTNM of \trunc_ln61_7_reg_2133[0]_i_1\ : label is "soft_lutpair259";
  attribute SOFT_HLUTNM of \trunc_ln61_7_reg_2133[1]_i_1\ : label is "soft_lutpair262";
  attribute SOFT_HLUTNM of \trunc_ln61_7_reg_2133[3]_i_1\ : label is "soft_lutpair260";
  attribute SOFT_HLUTNM of \trunc_ln61_7_reg_2133[4]_i_1\ : label is "soft_lutpair249";
  attribute SOFT_HLUTNM of \trunc_ln61_7_reg_2133[6]_i_1\ : label is "soft_lutpair254";
  attribute SOFT_HLUTNM of \trunc_ln61_7_reg_2133[7]_i_1\ : label is "soft_lutpair248";
  attribute SOFT_HLUTNM of \trunc_ln61_8_reg_2148[0]_i_1\ : label is "soft_lutpair257";
  attribute SOFT_HLUTNM of \trunc_ln61_8_reg_2148[1]_i_1\ : label is "soft_lutpair261";
  attribute SOFT_HLUTNM of \trunc_ln61_8_reg_2148[3]_i_1\ : label is "soft_lutpair269";
  attribute SOFT_HLUTNM of \trunc_ln61_8_reg_2148[4]_i_1\ : label is "soft_lutpair247";
  attribute SOFT_HLUTNM of \trunc_ln61_8_reg_2148[5]_i_1\ : label is "soft_lutpair272";
  attribute SOFT_HLUTNM of \trunc_ln61_8_reg_2148[6]_i_1\ : label is "soft_lutpair246";
  attribute SOFT_HLUTNM of \trunc_ln61_8_reg_2148[7]_i_1\ : label is "soft_lutpair271";
begin
  we0 <= \^we0\;
\SRL_SIG[0][10]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1B1B1A0"
    )
        port map (
      I0 => icmp_ln1014_reg_1961_pp0_iter4_reg,
      I1 => tmp_24_fu_1684_p3,
      I2 => pix_8_reg_398_pp0_iter4_reg(2),
      I3 => \SRL_SIG[0][15]_i_2__0_n_5\,
      I4 => \b_2_reg_2209_reg_n_5_[2]\,
      O => \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_5\
    );
\SRL_SIG[0][11]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1B1B1A0"
    )
        port map (
      I0 => icmp_ln1014_reg_1961_pp0_iter4_reg,
      I1 => tmp_24_fu_1684_p3,
      I2 => pix_8_reg_398_pp0_iter4_reg(3),
      I3 => \SRL_SIG[0][15]_i_2__0_n_5\,
      I4 => \b_2_reg_2209_reg_n_5_[3]\,
      O => \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_4\
    );
\SRL_SIG[0][12]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1B1B1A0"
    )
        port map (
      I0 => icmp_ln1014_reg_1961_pp0_iter4_reg,
      I1 => tmp_24_fu_1684_p3,
      I2 => pix_8_reg_398_pp0_iter4_reg(4),
      I3 => \SRL_SIG[0][15]_i_2__0_n_5\,
      I4 => \b_2_reg_2209_reg_n_5_[4]\,
      O => \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_3\
    );
\SRL_SIG[0][13]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1B1B1A0"
    )
        port map (
      I0 => icmp_ln1014_reg_1961_pp0_iter4_reg,
      I1 => tmp_24_fu_1684_p3,
      I2 => pix_8_reg_398_pp0_iter4_reg(5),
      I3 => \SRL_SIG[0][15]_i_2__0_n_5\,
      I4 => \b_2_reg_2209_reg_n_5_[5]\,
      O => \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_2\
    );
\SRL_SIG[0][14]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1B1B1A0"
    )
        port map (
      I0 => icmp_ln1014_reg_1961_pp0_iter4_reg,
      I1 => tmp_24_fu_1684_p3,
      I2 => pix_8_reg_398_pp0_iter4_reg(6),
      I3 => \SRL_SIG[0][15]_i_2__0_n_5\,
      I4 => \b_2_reg_2209_reg_n_5_[6]\,
      O => \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_1\
    );
\SRL_SIG[0][15]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1B1B1A0"
    )
        port map (
      I0 => icmp_ln1014_reg_1961_pp0_iter4_reg,
      I1 => tmp_24_fu_1684_p3,
      I2 => pix_8_reg_398_pp0_iter4_reg(7),
      I3 => \SRL_SIG[0][15]_i_2__0_n_5\,
      I4 => \b_2_reg_2209_reg_n_5_[7]\,
      O => \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_0\
    );
\SRL_SIG[0][15]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00FE"
    )
        port map (
      I0 => tmp_25_reg_2226(2),
      I1 => tmp_25_reg_2226(1),
      I2 => tmp_25_reg_2226(0),
      I3 => tmp_24_fu_1684_p3,
      O => \SRL_SIG[0][15]_i_2__0_n_5\
    );
\SRL_SIG[0][16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_reg_418_pp0_iter4_reg(0),
      I1 => icmp_ln1014_reg_1961_pp0_iter4_reg,
      I2 => tmp_23_reg_2221(3),
      I3 => \SRL_SIG[0][23]_i_3_n_5\,
      I4 => r_2_reg_2204(0),
      O => \pix_reg_418_pp0_iter4_reg_reg[7]_0\(8)
    );
\SRL_SIG[0][17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_reg_418_pp0_iter4_reg(1),
      I1 => icmp_ln1014_reg_1961_pp0_iter4_reg,
      I2 => tmp_23_reg_2221(3),
      I3 => \SRL_SIG[0][23]_i_3_n_5\,
      I4 => r_2_reg_2204(1),
      O => \pix_reg_418_pp0_iter4_reg_reg[7]_0\(9)
    );
\SRL_SIG[0][18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_reg_418_pp0_iter4_reg(2),
      I1 => icmp_ln1014_reg_1961_pp0_iter4_reg,
      I2 => tmp_23_reg_2221(3),
      I3 => \SRL_SIG[0][23]_i_3_n_5\,
      I4 => r_2_reg_2204(2),
      O => \pix_reg_418_pp0_iter4_reg_reg[7]_0\(10)
    );
\SRL_SIG[0][19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_reg_418_pp0_iter4_reg(3),
      I1 => icmp_ln1014_reg_1961_pp0_iter4_reg,
      I2 => tmp_23_reg_2221(3),
      I3 => \SRL_SIG[0][23]_i_3_n_5\,
      I4 => r_2_reg_2204(3),
      O => \pix_reg_418_pp0_iter4_reg_reg[7]_0\(11)
    );
\SRL_SIG[0][20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_reg_418_pp0_iter4_reg(4),
      I1 => icmp_ln1014_reg_1961_pp0_iter4_reg,
      I2 => tmp_23_reg_2221(3),
      I3 => \SRL_SIG[0][23]_i_3_n_5\,
      I4 => r_2_reg_2204(4),
      O => \pix_reg_418_pp0_iter4_reg_reg[7]_0\(12)
    );
\SRL_SIG[0][21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_reg_418_pp0_iter4_reg(5),
      I1 => icmp_ln1014_reg_1961_pp0_iter4_reg,
      I2 => tmp_23_reg_2221(3),
      I3 => \SRL_SIG[0][23]_i_3_n_5\,
      I4 => r_2_reg_2204(5),
      O => \pix_reg_418_pp0_iter4_reg_reg[7]_0\(13)
    );
\SRL_SIG[0][22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_reg_418_pp0_iter4_reg(6),
      I1 => icmp_ln1014_reg_1961_pp0_iter4_reg,
      I2 => tmp_23_reg_2221(3),
      I3 => \SRL_SIG[0][23]_i_3_n_5\,
      I4 => r_2_reg_2204(6),
      O => \pix_reg_418_pp0_iter4_reg_reg[7]_0\(14)
    );
\SRL_SIG[0][23]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => imgRgb_full_n,
      I1 => ap_enable_reg_pp0_iter5,
      I2 => and_ln1052_reg_1968_pp0_iter4_reg,
      I3 => Q(1),
      I4 => ap_block_pp0_stage0_subdone,
      O => push
    );
\SRL_SIG[0][23]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8BBB8B88"
    )
        port map (
      I0 => pix_reg_418_pp0_iter4_reg(7),
      I1 => icmp_ln1014_reg_1961_pp0_iter4_reg,
      I2 => tmp_23_reg_2221(3),
      I3 => \SRL_SIG[0][23]_i_3_n_5\,
      I4 => r_2_reg_2204(7),
      O => \pix_reg_418_pp0_iter4_reg_reg[7]_0\(15)
    );
\SRL_SIG[0][23]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => tmp_23_reg_2221(3),
      I1 => tmp_23_reg_2221(0),
      I2 => tmp_23_reg_2221(1),
      I3 => tmp_23_reg_2221(2),
      O => \SRL_SIG[0][23]_i_3_n_5\
    );
\SRL_SIG[0][8]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1B1B1A0"
    )
        port map (
      I0 => icmp_ln1014_reg_1961_pp0_iter4_reg,
      I1 => tmp_24_fu_1684_p3,
      I2 => pix_8_reg_398_pp0_iter4_reg(0),
      I3 => \SRL_SIG[0][15]_i_2__0_n_5\,
      I4 => \b_2_reg_2209_reg_n_5_[0]\,
      O => \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_7\
    );
\SRL_SIG[0][9]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B1B1B1A0"
    )
        port map (
      I0 => icmp_ln1014_reg_1961_pp0_iter4_reg,
      I1 => tmp_24_fu_1684_p3,
      I2 => pix_8_reg_398_pp0_iter4_reg(1),
      I3 => \SRL_SIG[0][15]_i_2__0_n_5\,
      I4 => \b_2_reg_2209_reg_n_5_[1]\,
      O => \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_6\
    );
\add_ln1030_2_reg_2163[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAA6A65955AAAAA6"
    )
        port map (
      I0 => zext_ln1030_4_fu_1159_p1(7),
      I1 => \add_ln1030_2_reg_2163[7]_i_27_n_5\,
      I2 => \sub_ln1026_fu_1065_p2__52\(6),
      I3 => \add_ln1030_2_reg_2163[7]_i_29_n_5\,
      I4 => ap_phi_reg_pp0_iter3_up_1_reg_491(7),
      I5 => ap_phi_reg_pp0_iter3_down_1_reg_437(7),
      O => \add_ln1030_2_reg_2163[7]_i_10_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => zext_ln1030_4_fu_1159_p1(6),
      I1 => \sub_ln1026_fu_1065_p2__52\(6),
      I2 => \add_ln1030_2_reg_2163[7]_i_27_n_5\,
      I3 => \add_ln1030_2_reg_2163[7]_i_30_n_5\,
      O => \add_ln1030_2_reg_2163[7]_i_11_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => zext_ln1030_4_fu_1159_p1(5),
      I1 => \add_ln1030_2_reg_2163[7]_i_31_n_5\,
      I2 => ap_phi_reg_pp0_iter3_down_1_reg_437(5),
      I3 => ap_phi_reg_pp0_iter3_up_1_reg_491(5),
      I4 => \add_ln1030_2_reg_2163[7]_i_32_n_5\,
      I5 => \add_ln1030_2_reg_2163[7]_i_30_n_5\,
      O => \add_ln1030_2_reg_2163[7]_i_12_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => zext_ln1030_4_fu_1159_p1(4),
      I1 => \sub_ln1026_fu_1065_p2__52\(4),
      I2 => \add_ln1030_2_reg_2163[7]_i_34_n_5\,
      I3 => \add_ln1030_2_reg_2163[7]_i_30_n_5\,
      O => \add_ln1030_2_reg_2163[7]_i_13_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => zext_ln1030_4_fu_1159_p1(3),
      I1 => \add_ln1030_2_reg_2163[7]_i_35_n_5\,
      I2 => ap_phi_reg_pp0_iter3_down_1_reg_437(3),
      I3 => ap_phi_reg_pp0_iter3_up_1_reg_491(3),
      I4 => \add_ln1030_2_reg_2163[7]_i_36_n_5\,
      I5 => \add_ln1030_2_reg_2163[7]_i_30_n_5\,
      O => \add_ln1030_2_reg_2163[7]_i_14_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666699996996"
    )
        port map (
      I0 => zext_ln1030_4_fu_1159_p1(2),
      I1 => \sub_ln1026_fu_1065_p2__52\(2),
      I2 => ap_phi_reg_pp0_iter3_down_1_reg_437(0),
      I3 => ap_phi_reg_pp0_iter3_up_1_reg_491(0),
      I4 => \sub_ln1026_fu_1065_p2__52\(1),
      I5 => \add_ln1030_2_reg_2163[7]_i_30_n_5\,
      O => \add_ln1030_2_reg_2163[7]_i_15_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A65959A69A65659A"
    )
        port map (
      I0 => zext_ln1030_4_fu_1159_p1(1),
      I1 => ap_phi_reg_pp0_iter3_down_1_reg_437(0),
      I2 => ap_phi_reg_pp0_iter3_up_1_reg_491(0),
      I3 => ap_phi_reg_pp0_iter3_down_1_reg_437(1),
      I4 => ap_phi_reg_pp0_iter3_up_1_reg_491(1),
      I5 => \add_ln1030_2_reg_2163[7]_i_30_n_5\,
      O => \add_ln1030_2_reg_2163[7]_i_16_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_reg_446(0),
      I1 => ap_phi_reg_pp0_iter3_up_reg_500(0),
      I2 => ap_phi_reg_pp0_iter3_down_1_reg_437(0),
      I3 => ap_phi_reg_pp0_iter3_up_1_reg_491(0),
      O => \add_ln1030_2_reg_2163[7]_i_17_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_reg_446(5),
      I1 => ap_phi_reg_pp0_iter3_up_reg_500(5),
      I2 => \add_ln1030_2_reg_2163[7]_i_22_n_5\,
      O => \add_ln1030_2_reg_2163[7]_i_18_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200822800"
    )
        port map (
      I0 => \add_ln1030_2_reg_2163[7]_i_39_n_5\,
      I1 => ap_phi_reg_pp0_iter3_up_reg_500(5),
      I2 => ap_phi_reg_pp0_iter3_down_reg_446(5),
      I3 => ap_phi_reg_pp0_iter3_down_reg_446(4),
      I4 => ap_phi_reg_pp0_iter3_up_reg_500(4),
      I5 => \add_ln1030_2_reg_2163[7]_i_40_n_5\,
      O => \add_ln1030_2_reg_2163[7]_i_19_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6229466242224442"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_reg_446(7),
      I1 => ap_phi_reg_pp0_iter3_up_reg_500(7),
      I2 => \add_ln1030_2_reg_2163[7]_i_18_n_5\,
      I3 => ap_phi_reg_pp0_iter3_up_reg_500(6),
      I4 => ap_phi_reg_pp0_iter3_down_reg_446(6),
      I5 => \add_ln1030_2_reg_2163[7]_i_19_n_5\,
      O => zext_ln1030_4_fu_1159_p1(7)
    );
\add_ln1030_2_reg_2163[7]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_reg_446(7),
      I1 => ap_phi_reg_pp0_iter3_up_reg_500(7),
      I2 => \add_ln1030_2_reg_2163[7]_i_41_n_5\,
      O => \add_ln1030_2_reg_2163[7]_i_20_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200822800"
    )
        port map (
      I0 => \add_ln1030_2_reg_2163[7]_i_24_n_5\,
      I1 => ap_phi_reg_pp0_iter3_up_reg_500(4),
      I2 => ap_phi_reg_pp0_iter3_down_reg_446(4),
      I3 => ap_phi_reg_pp0_iter3_down_reg_446(3),
      I4 => ap_phi_reg_pp0_iter3_up_reg_500(3),
      I5 => \add_ln1030_2_reg_2163[7]_i_23_n_5\,
      O => \add_ln1030_2_reg_2163[7]_i_21_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D444DDD4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_reg_446(4),
      I1 => ap_phi_reg_pp0_iter3_up_reg_500(4),
      I2 => \add_ln1030_2_reg_2163[7]_i_23_n_5\,
      I3 => ap_phi_reg_pp0_iter3_up_reg_500(3),
      I4 => ap_phi_reg_pp0_iter3_down_reg_446(3),
      O => \add_ln1030_2_reg_2163[7]_i_22_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_reg_446(2),
      I1 => ap_phi_reg_pp0_iter3_up_reg_500(2),
      I2 => ap_phi_reg_pp0_iter3_up_reg_500(0),
      I3 => ap_phi_reg_pp0_iter3_down_reg_446(0),
      I4 => ap_phi_reg_pp0_iter3_up_reg_500(1),
      I5 => ap_phi_reg_pp0_iter3_down_reg_446(1),
      O => \add_ln1030_2_reg_2163[7]_i_23_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_reg_500(2),
      I1 => ap_phi_reg_pp0_iter3_down_reg_446(2),
      I2 => ap_phi_reg_pp0_iter3_down_reg_446(1),
      I3 => ap_phi_reg_pp0_iter3_up_reg_500(1),
      I4 => ap_phi_reg_pp0_iter3_down_reg_446(0),
      I5 => ap_phi_reg_pp0_iter3_up_reg_500(0),
      O => \add_ln1030_2_reg_2163[7]_i_24_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \add_ln1030_2_reg_2163[7]_i_23_n_5\,
      I1 => ap_phi_reg_pp0_iter3_up_reg_500(3),
      I2 => ap_phi_reg_pp0_iter3_down_reg_446(3),
      I3 => ap_phi_reg_pp0_iter3_down_reg_446(4),
      I4 => ap_phi_reg_pp0_iter3_up_reg_500(4),
      O => \sub_ln1024_fu_985_p2__52\(4)
    );
\add_ln1030_2_reg_2163[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04B0FBB0FB4F04"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_reg_500(0),
      I1 => ap_phi_reg_pp0_iter3_down_reg_446(0),
      I2 => ap_phi_reg_pp0_iter3_up_reg_500(1),
      I3 => ap_phi_reg_pp0_iter3_down_reg_446(1),
      I4 => ap_phi_reg_pp0_iter3_down_reg_446(2),
      I5 => ap_phi_reg_pp0_iter3_up_reg_500(2),
      O => \sub_ln1024_fu_985_p2__52\(2)
    );
\add_ln1030_2_reg_2163[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200822800"
    )
        port map (
      I0 => \add_ln1030_2_reg_2163[7]_i_34_n_5\,
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(5),
      I2 => ap_phi_reg_pp0_iter3_down_1_reg_437(5),
      I3 => ap_phi_reg_pp0_iter3_down_1_reg_437(4),
      I4 => ap_phi_reg_pp0_iter3_up_1_reg_491(4),
      I5 => \add_ln1030_2_reg_2163[7]_i_42_n_5\,
      O => \add_ln1030_2_reg_2163[7]_i_27_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \add_ln1030_2_reg_2163[7]_i_31_n_5\,
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(5),
      I2 => ap_phi_reg_pp0_iter3_down_1_reg_437(5),
      I3 => ap_phi_reg_pp0_iter3_down_1_reg_437(6),
      I4 => ap_phi_reg_pp0_iter3_up_1_reg_491(6),
      O => \sub_ln1026_fu_1065_p2__52\(6)
    );
\add_ln1030_2_reg_2163[7]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D444DDD4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_1_reg_437(6),
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(6),
      I2 => \add_ln1030_2_reg_2163[7]_i_31_n_5\,
      I3 => ap_phi_reg_pp0_iter3_up_1_reg_491(5),
      I4 => ap_phi_reg_pp0_iter3_down_1_reg_437(5),
      O => \add_ln1030_2_reg_2163[7]_i_29_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0FF0F00F244BD224"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_reg_446(7),
      I1 => ap_phi_reg_pp0_iter3_up_reg_500(7),
      I2 => \add_ln1030_2_reg_2163[7]_i_18_n_5\,
      I3 => ap_phi_reg_pp0_iter3_up_reg_500(6),
      I4 => ap_phi_reg_pp0_iter3_down_reg_446(6),
      I5 => \add_ln1030_2_reg_2163[7]_i_19_n_5\,
      O => zext_ln1030_4_fu_1159_p1(6)
    );
\add_ln1030_2_reg_2163[7]_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_1_reg_437(7),
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(7),
      I2 => \add_ln1030_2_reg_2163[7]_i_29_n_5\,
      O => \add_ln1030_2_reg_2163[7]_i_30_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D444DDD4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_1_reg_437(4),
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(4),
      I2 => \add_ln1030_2_reg_2163[7]_i_35_n_5\,
      I3 => ap_phi_reg_pp0_iter3_up_1_reg_491(3),
      I4 => ap_phi_reg_pp0_iter3_down_1_reg_437(3),
      O => \add_ln1030_2_reg_2163[7]_i_31_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200822800"
    )
        port map (
      I0 => \add_ln1030_2_reg_2163[7]_i_36_n_5\,
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(4),
      I2 => ap_phi_reg_pp0_iter3_down_1_reg_437(4),
      I3 => ap_phi_reg_pp0_iter3_down_1_reg_437(3),
      I4 => ap_phi_reg_pp0_iter3_up_1_reg_491(3),
      I5 => \add_ln1030_2_reg_2163[7]_i_35_n_5\,
      O => \add_ln1030_2_reg_2163[7]_i_32_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \add_ln1030_2_reg_2163[7]_i_35_n_5\,
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(3),
      I2 => ap_phi_reg_pp0_iter3_down_1_reg_437(3),
      I3 => ap_phi_reg_pp0_iter3_down_1_reg_437(4),
      I4 => ap_phi_reg_pp0_iter3_up_1_reg_491(4),
      O => \sub_ln1026_fu_1065_p2__52\(4)
    );
\add_ln1030_2_reg_2163[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => \sub_ln1026_fu_1065_p2__52\(2),
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(1),
      I2 => ap_phi_reg_pp0_iter3_down_1_reg_437(1),
      I3 => ap_phi_reg_pp0_iter3_up_1_reg_491(0),
      I4 => ap_phi_reg_pp0_iter3_down_1_reg_437(0),
      I5 => \sub_ln1026_fu_1065_p2__52\(3),
      O => \add_ln1030_2_reg_2163[7]_i_34_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_1_reg_437(2),
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(2),
      I2 => ap_phi_reg_pp0_iter3_up_1_reg_491(0),
      I3 => ap_phi_reg_pp0_iter3_down_1_reg_437(0),
      I4 => ap_phi_reg_pp0_iter3_up_1_reg_491(1),
      I5 => ap_phi_reg_pp0_iter3_down_1_reg_437(1),
      O => \add_ln1030_2_reg_2163[7]_i_35_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_1_reg_491(2),
      I1 => ap_phi_reg_pp0_iter3_down_1_reg_437(2),
      I2 => ap_phi_reg_pp0_iter3_down_1_reg_437(1),
      I3 => ap_phi_reg_pp0_iter3_up_1_reg_491(1),
      I4 => ap_phi_reg_pp0_iter3_down_1_reg_437(0),
      I5 => ap_phi_reg_pp0_iter3_up_1_reg_491(0),
      O => \add_ln1030_2_reg_2163[7]_i_36_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04B0FBB0FB4F04"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_1_reg_491(0),
      I1 => ap_phi_reg_pp0_iter3_down_1_reg_437(0),
      I2 => ap_phi_reg_pp0_iter3_up_1_reg_491(1),
      I3 => ap_phi_reg_pp0_iter3_down_1_reg_437(1),
      I4 => ap_phi_reg_pp0_iter3_down_1_reg_437(2),
      I5 => ap_phi_reg_pp0_iter3_up_1_reg_491(2),
      O => \sub_ln1026_fu_1065_p2__52\(2)
    );
\add_ln1030_2_reg_2163[7]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_1_reg_437(0),
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(0),
      I2 => ap_phi_reg_pp0_iter3_down_1_reg_437(1),
      I3 => ap_phi_reg_pp0_iter3_up_1_reg_491(1),
      O => \sub_ln1026_fu_1065_p2__52\(1)
    );
\add_ln1030_2_reg_2163[7]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => \sub_ln1024_fu_985_p2__52\(2),
      I1 => ap_phi_reg_pp0_iter3_up_reg_500(1),
      I2 => ap_phi_reg_pp0_iter3_down_reg_446(1),
      I3 => ap_phi_reg_pp0_iter3_up_reg_500(0),
      I4 => ap_phi_reg_pp0_iter3_down_reg_446(0),
      I5 => \sub_ln1024_fu_985_p2__52\(3),
      O => \add_ln1030_2_reg_2163[7]_i_39_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \add_ln1030_2_reg_2163[7]_i_20_n_5\,
      I1 => \add_ln1030_2_reg_2163[7]_i_21_n_5\,
      I2 => ap_phi_reg_pp0_iter3_up_reg_500(5),
      I3 => ap_phi_reg_pp0_iter3_down_reg_446(5),
      I4 => \add_ln1030_2_reg_2163[7]_i_22_n_5\,
      O => zext_ln1030_4_fu_1159_p1(5)
    );
\add_ln1030_2_reg_2163[7]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_reg_446(3),
      I1 => ap_phi_reg_pp0_iter3_up_reg_500(3),
      I2 => \add_ln1030_2_reg_2163[7]_i_23_n_5\,
      O => \add_ln1030_2_reg_2163[7]_i_40_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D444DDD4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_reg_446(6),
      I1 => ap_phi_reg_pp0_iter3_up_reg_500(6),
      I2 => \add_ln1030_2_reg_2163[7]_i_22_n_5\,
      I3 => ap_phi_reg_pp0_iter3_up_reg_500(5),
      I4 => ap_phi_reg_pp0_iter3_down_reg_446(5),
      O => \add_ln1030_2_reg_2163[7]_i_41_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_1_reg_437(3),
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(3),
      I2 => \add_ln1030_2_reg_2163[7]_i_35_n_5\,
      O => \add_ln1030_2_reg_2163[7]_i_42_n_5\
    );
\add_ln1030_2_reg_2163[7]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln1030_2_reg_2163[7]_i_35_n_5\,
      I1 => ap_phi_reg_pp0_iter3_down_1_reg_437(3),
      I2 => ap_phi_reg_pp0_iter3_up_1_reg_491(3),
      O => \sub_ln1026_fu_1065_p2__52\(3)
    );
\add_ln1030_2_reg_2163[7]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln1030_2_reg_2163[7]_i_23_n_5\,
      I1 => ap_phi_reg_pp0_iter3_down_reg_446(3),
      I2 => ap_phi_reg_pp0_iter3_up_reg_500(3),
      O => \sub_ln1024_fu_985_p2__52\(3)
    );
\add_ln1030_2_reg_2163[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEAAAA14415555"
    )
        port map (
      I0 => \add_ln1030_2_reg_2163[7]_i_20_n_5\,
      I1 => \add_ln1030_2_reg_2163[7]_i_23_n_5\,
      I2 => ap_phi_reg_pp0_iter3_down_reg_446(3),
      I3 => ap_phi_reg_pp0_iter3_up_reg_500(3),
      I4 => \add_ln1030_2_reg_2163[7]_i_24_n_5\,
      I5 => \sub_ln1024_fu_985_p2__52\(4),
      O => zext_ln1030_4_fu_1159_p1(4)
    );
\add_ln1030_2_reg_2163[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \add_ln1030_2_reg_2163[7]_i_20_n_5\,
      I1 => \add_ln1030_2_reg_2163[7]_i_24_n_5\,
      I2 => ap_phi_reg_pp0_iter3_up_reg_500(3),
      I3 => ap_phi_reg_pp0_iter3_down_reg_446(3),
      I4 => \add_ln1030_2_reg_2163[7]_i_23_n_5\,
      O => zext_ln1030_4_fu_1159_p1(3)
    );
\add_ln1030_2_reg_2163[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBAAAAEB14555514"
    )
        port map (
      I0 => \add_ln1030_2_reg_2163[7]_i_20_n_5\,
      I1 => ap_phi_reg_pp0_iter3_down_reg_446(0),
      I2 => ap_phi_reg_pp0_iter3_up_reg_500(0),
      I3 => ap_phi_reg_pp0_iter3_down_reg_446(1),
      I4 => ap_phi_reg_pp0_iter3_up_reg_500(1),
      I5 => \sub_ln1024_fu_985_p2__52\(2),
      O => zext_ln1030_4_fu_1159_p1(2)
    );
\add_ln1030_2_reg_2163[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C96693C"
    )
        port map (
      I0 => \add_ln1030_2_reg_2163[7]_i_20_n_5\,
      I1 => ap_phi_reg_pp0_iter3_up_reg_500(1),
      I2 => ap_phi_reg_pp0_iter3_down_reg_446(1),
      I3 => ap_phi_reg_pp0_iter3_up_reg_500(0),
      I4 => ap_phi_reg_pp0_iter3_down_reg_446(0),
      O => zext_ln1030_4_fu_1159_p1(1)
    );
\add_ln1030_2_reg_2163[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_reg_446(0),
      I1 => ap_phi_reg_pp0_iter3_up_reg_500(0),
      O => sub_ln1024_fu_985_p2(0)
    );
\add_ln1030_2_reg_2163_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_2_fu_1167_p2(0),
      Q => add_ln1030_2_reg_2163(0),
      R => '0'
    );
\add_ln1030_2_reg_2163_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_2_fu_1167_p2(1),
      Q => add_ln1030_2_reg_2163(1),
      R => '0'
    );
\add_ln1030_2_reg_2163_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_2_fu_1167_p2(2),
      Q => add_ln1030_2_reg_2163(2),
      R => '0'
    );
\add_ln1030_2_reg_2163_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_2_fu_1167_p2(3),
      Q => add_ln1030_2_reg_2163(3),
      R => '0'
    );
\add_ln1030_2_reg_2163_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_2_fu_1167_p2(4),
      Q => add_ln1030_2_reg_2163(4),
      R => '0'
    );
\add_ln1030_2_reg_2163_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_2_fu_1167_p2(5),
      Q => add_ln1030_2_reg_2163(5),
      R => '0'
    );
\add_ln1030_2_reg_2163_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_2_fu_1167_p2(6),
      Q => add_ln1030_2_reg_2163(6),
      R => '0'
    );
\add_ln1030_2_reg_2163_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_2_fu_1167_p2(7),
      Q => add_ln1030_2_reg_2163(7),
      R => '0'
    );
\add_ln1030_2_reg_2163_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln1030_2_reg_2163_reg[7]_i_1_n_5\,
      CO(6) => \add_ln1030_2_reg_2163_reg[7]_i_1_n_6\,
      CO(5) => \add_ln1030_2_reg_2163_reg[7]_i_1_n_7\,
      CO(4) => \add_ln1030_2_reg_2163_reg[7]_i_1_n_8\,
      CO(3) => \add_ln1030_2_reg_2163_reg[7]_i_1_n_9\,
      CO(2) => \add_ln1030_2_reg_2163_reg[7]_i_1_n_10\,
      CO(1) => \add_ln1030_2_reg_2163_reg[7]_i_1_n_11\,
      CO(0) => \add_ln1030_2_reg_2163_reg[7]_i_1_n_12\,
      DI(7 downto 1) => zext_ln1030_4_fu_1159_p1(7 downto 1),
      DI(0) => sub_ln1024_fu_985_p2(0),
      O(7 downto 0) => add_ln1030_2_fu_1167_p2(7 downto 0),
      S(7) => \add_ln1030_2_reg_2163[7]_i_10_n_5\,
      S(6) => \add_ln1030_2_reg_2163[7]_i_11_n_5\,
      S(5) => \add_ln1030_2_reg_2163[7]_i_12_n_5\,
      S(4) => \add_ln1030_2_reg_2163[7]_i_13_n_5\,
      S(3) => \add_ln1030_2_reg_2163[7]_i_14_n_5\,
      S(2) => \add_ln1030_2_reg_2163[7]_i_15_n_5\,
      S(1) => \add_ln1030_2_reg_2163[7]_i_16_n_5\,
      S(0) => \add_ln1030_2_reg_2163[7]_i_17_n_5\
    );
\add_ln1030_2_reg_2163_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_2_fu_1167_p2(8),
      Q => add_ln1030_2_reg_2163(8),
      R => '0'
    );
\add_ln1030_2_reg_2163_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln1030_2_reg_2163_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_add_ln1030_2_reg_2163_reg[8]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => add_ln1030_2_fu_1167_p2(8),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_add_ln1030_2_reg_2163_reg[8]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\add_ln1030_reg_2158[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA559AAA9AAA55AA"
    )
        port map (
      I0 => zext_ln1030_fu_1145_p1(7),
      I1 => \add_ln1030_reg_2158[7]_i_27_n_5\,
      I2 => \add_ln1030_reg_2158[7]_i_28_n_5\,
      I3 => right_1_fu_176(7),
      I4 => ap_phi_reg_pp0_iter3_left_1_reg_464(7),
      I5 => \add_ln1030_reg_2158[7]_i_29_n_5\,
      O => \add_ln1030_reg_2158[7]_i_10_n_5\
    );
\add_ln1030_reg_2158[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => zext_ln1030_fu_1145_p1(6),
      I1 => \add_ln1030_reg_2158[7]_i_27_n_5\,
      I2 => \add_ln1030_reg_2158[7]_i_28_n_5\,
      I3 => \add_ln1030_reg_2158[7]_i_30_n_5\,
      O => \add_ln1030_reg_2158[7]_i_11_n_5\
    );
\add_ln1030_reg_2158[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => zext_ln1030_fu_1145_p1(5),
      I1 => \add_ln1030_reg_2158[7]_i_31_n_5\,
      I2 => right_1_fu_176(5),
      I3 => ap_phi_reg_pp0_iter3_left_1_reg_464(5),
      I4 => \add_ln1030_reg_2158[7]_i_32_n_5\,
      I5 => \add_ln1030_reg_2158[7]_i_30_n_5\,
      O => \add_ln1030_reg_2158[7]_i_12_n_5\
    );
\add_ln1030_reg_2158[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6669"
    )
        port map (
      I0 => zext_ln1030_fu_1145_p1(4),
      I1 => \add_ln1030_reg_2158[7]_i_33_n_5\,
      I2 => \add_ln1030_reg_2158[7]_i_34_n_5\,
      I3 => \add_ln1030_reg_2158[7]_i_30_n_5\,
      O => \add_ln1030_reg_2158[7]_i_13_n_5\
    );
\add_ln1030_reg_2158[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696996"
    )
        port map (
      I0 => zext_ln1030_fu_1145_p1(3),
      I1 => \add_ln1030_reg_2158[7]_i_35_n_5\,
      I2 => right_1_fu_176(3),
      I3 => ap_phi_reg_pp0_iter3_left_1_reg_464(3),
      I4 => \add_ln1030_reg_2158[7]_i_36_n_5\,
      I5 => \add_ln1030_reg_2158[7]_i_30_n_5\,
      O => \add_ln1030_reg_2158[7]_i_14_n_5\
    );
\add_ln1030_reg_2158[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6666666669999969"
    )
        port map (
      I0 => zext_ln1030_fu_1145_p1(2),
      I1 => \add_ln1030_reg_2158[7]_i_37_n_5\,
      I2 => \add_ln1030_reg_2158[7]_i_38_n_5\,
      I3 => right_1_fu_176(0),
      I4 => ap_phi_reg_pp0_iter3_left_1_reg_464(0),
      I5 => \add_ln1030_reg_2158[7]_i_30_n_5\,
      O => \add_ln1030_reg_2158[7]_i_15_n_5\
    );
\add_ln1030_reg_2158[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A65959A69A65659A"
    )
        port map (
      I0 => zext_ln1030_fu_1145_p1(1),
      I1 => right_1_fu_176(0),
      I2 => ap_phi_reg_pp0_iter3_left_1_reg_464(0),
      I3 => right_1_fu_176(1),
      I4 => ap_phi_reg_pp0_iter3_left_1_reg_464(1),
      I5 => \add_ln1030_reg_2158[7]_i_30_n_5\,
      O => \add_ln1030_reg_2158[7]_i_16_n_5\
    );
\add_ln1030_reg_2158[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_reg_473(0),
      I1 => \right_fu_172__0\(0),
      I2 => right_1_fu_176(0),
      I3 => ap_phi_reg_pp0_iter3_left_1_reg_464(0),
      O => \add_ln1030_reg_2158[7]_i_17_n_5\
    );
\add_ln1030_reg_2158[7]_i_18\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \right_fu_172__0\(5),
      I1 => \add_ln1030_reg_2158[7]_i_22_n_5\,
      I2 => ap_phi_reg_pp0_iter3_left_reg_473(5),
      O => \add_ln1030_reg_2158[7]_i_18_n_5\
    );
\add_ln1030_reg_2158[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0028820082000082"
    )
        port map (
      I0 => \add_ln1030_reg_2158[7]_i_39_n_5\,
      I1 => \right_fu_172__0\(5),
      I2 => ap_phi_reg_pp0_iter3_left_reg_473(5),
      I3 => ap_phi_reg_pp0_iter3_left_reg_473(4),
      I4 => \add_ln1030_reg_2158[7]_i_40_n_5\,
      I5 => \right_fu_172__0\(4),
      O => \add_ln1030_reg_2158[7]_i_19_n_5\
    );
\add_ln1030_reg_2158[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6551188A5110088A"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_reg_473(7),
      I1 => ap_phi_reg_pp0_iter3_left_reg_473(6),
      I2 => \add_ln1030_reg_2158[7]_i_18_n_5\,
      I3 => \right_fu_172__0\(6),
      I4 => \right_fu_172__0\(7),
      I5 => \add_ln1030_reg_2158[7]_i_19_n_5\,
      O => zext_ln1030_fu_1145_p1(7)
    );
\add_ln1030_reg_2158[7]_i_20\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_reg_473(7),
      I1 => \add_ln1030_reg_2158[7]_i_41_n_5\,
      I2 => \right_fu_172__0\(7),
      O => \add_ln1030_reg_2158[7]_i_20_n_5\
    );
\add_ln1030_reg_2158[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200822800"
    )
        port map (
      I0 => \add_ln1030_reg_2158[7]_i_24_n_5\,
      I1 => \right_fu_172__0\(4),
      I2 => ap_phi_reg_pp0_iter3_left_reg_473(4),
      I3 => \right_fu_172__0\(3),
      I4 => \add_ln1030_reg_2158[7]_i_23_n_5\,
      I5 => ap_phi_reg_pp0_iter3_left_reg_473(3),
      O => \add_ln1030_reg_2158[7]_i_21_n_5\
    );
\add_ln1030_reg_2158[7]_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80A8EAFE"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_reg_473(4),
      I1 => ap_phi_reg_pp0_iter3_left_reg_473(3),
      I2 => \add_ln1030_reg_2158[7]_i_23_n_5\,
      I3 => \right_fu_172__0\(3),
      I4 => \right_fu_172__0\(4),
      O => \add_ln1030_reg_2158[7]_i_22_n_5\
    );
\add_ln1030_reg_2158[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8808AA8AEEAEFFEF"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_reg_473(2),
      I1 => ap_phi_reg_pp0_iter3_left_reg_473(1),
      I2 => \right_fu_172__0\(0),
      I3 => ap_phi_reg_pp0_iter3_left_reg_473(0),
      I4 => \right_fu_172__0\(1),
      I5 => \right_fu_172__0\(2),
      O => \add_ln1030_reg_2158[7]_i_23_n_5\
    );
\add_ln1030_reg_2158[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000009009000009"
    )
        port map (
      I0 => \right_fu_172__0\(2),
      I1 => ap_phi_reg_pp0_iter3_left_reg_473(2),
      I2 => \right_fu_172__0\(1),
      I3 => ap_phi_reg_pp0_iter3_left_reg_473(0),
      I4 => \right_fu_172__0\(0),
      I5 => ap_phi_reg_pp0_iter3_left_reg_473(1),
      O => \add_ln1030_reg_2158[7]_i_24_n_5\
    );
\add_ln1030_reg_2158[7]_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_reg_473(3),
      I1 => \add_ln1030_reg_2158[7]_i_23_n_5\,
      I2 => \right_fu_172__0\(3),
      I3 => ap_phi_reg_pp0_iter3_left_reg_473(4),
      I4 => \right_fu_172__0\(4),
      O => \add_ln1030_reg_2158[7]_i_25_n_5\
    );
\add_ln1030_reg_2158[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D04A2FBA2FB5D04"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_reg_473(1),
      I1 => \right_fu_172__0\(0),
      I2 => ap_phi_reg_pp0_iter3_left_reg_473(0),
      I3 => \right_fu_172__0\(1),
      I4 => ap_phi_reg_pp0_iter3_left_reg_473(2),
      I5 => \right_fu_172__0\(2),
      O => \add_ln1030_reg_2158[7]_i_26_n_5\
    );
\add_ln1030_reg_2158[7]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => right_1_fu_176(5),
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(5),
      I2 => \add_ln1030_reg_2158[7]_i_31_n_5\,
      I3 => right_1_fu_176(6),
      I4 => ap_phi_reg_pp0_iter3_left_1_reg_464(6),
      O => \add_ln1030_reg_2158[7]_i_27_n_5\
    );
\add_ln1030_reg_2158[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200002800828200"
    )
        port map (
      I0 => \add_ln1030_reg_2158[7]_i_34_n_5\,
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(5),
      I2 => right_1_fu_176(5),
      I3 => \add_ln1030_reg_2158[7]_i_42_n_5\,
      I4 => ap_phi_reg_pp0_iter3_left_1_reg_464(4),
      I5 => right_1_fu_176(4),
      O => \add_ln1030_reg_2158[7]_i_28_n_5\
    );
\add_ln1030_reg_2158[7]_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D400FFD4"
    )
        port map (
      I0 => right_1_fu_176(5),
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(5),
      I2 => \add_ln1030_reg_2158[7]_i_31_n_5\,
      I3 => ap_phi_reg_pp0_iter3_left_1_reg_464(6),
      I4 => right_1_fu_176(6),
      O => \add_ln1030_reg_2158[7]_i_29_n_5\
    );
\add_ln1030_reg_2158[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"C33CC33C3449922C"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_reg_473(7),
      I1 => ap_phi_reg_pp0_iter3_left_reg_473(6),
      I2 => \add_ln1030_reg_2158[7]_i_18_n_5\,
      I3 => \right_fu_172__0\(6),
      I4 => \right_fu_172__0\(7),
      I5 => \add_ln1030_reg_2158[7]_i_19_n_5\,
      O => zext_ln1030_fu_1145_p1(6)
    );
\add_ln1030_reg_2158[7]_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D400FFD4"
    )
        port map (
      I0 => right_1_fu_176(6),
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(6),
      I2 => \add_ln1030_reg_2158[7]_i_43_n_5\,
      I3 => ap_phi_reg_pp0_iter3_left_1_reg_464(7),
      I4 => right_1_fu_176(7),
      O => \add_ln1030_reg_2158[7]_i_30_n_5\
    );
\add_ln1030_reg_2158[7]_i_31\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D400FFD4"
    )
        port map (
      I0 => right_1_fu_176(3),
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(3),
      I2 => \add_ln1030_reg_2158[7]_i_35_n_5\,
      I3 => ap_phi_reg_pp0_iter3_left_1_reg_464(4),
      I4 => right_1_fu_176(4),
      O => \add_ln1030_reg_2158[7]_i_31_n_5\
    );
\add_ln1030_reg_2158[7]_i_32\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200002800828200"
    )
        port map (
      I0 => \add_ln1030_reg_2158[7]_i_36_n_5\,
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(4),
      I2 => right_1_fu_176(4),
      I3 => \add_ln1030_reg_2158[7]_i_35_n_5\,
      I4 => ap_phi_reg_pp0_iter3_left_1_reg_464(3),
      I5 => right_1_fu_176(3),
      O => \add_ln1030_reg_2158[7]_i_32_n_5\
    );
\add_ln1030_reg_2158[7]_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2BD4D42B"
    )
        port map (
      I0 => right_1_fu_176(3),
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(3),
      I2 => \add_ln1030_reg_2158[7]_i_35_n_5\,
      I3 => right_1_fu_176(4),
      I4 => ap_phi_reg_pp0_iter3_left_1_reg_464(4),
      O => \add_ln1030_reg_2158[7]_i_33_n_5\
    );
\add_ln1030_reg_2158[7]_i_34\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => \add_ln1030_reg_2158[7]_i_37_n_5\,
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(1),
      I2 => right_1_fu_176(1),
      I3 => right_1_fu_176(0),
      I4 => ap_phi_reg_pp0_iter3_left_1_reg_464(0),
      I5 => \add_ln1030_reg_2158[7]_i_44_n_5\,
      O => \add_ln1030_reg_2158[7]_i_34_n_5\
    );
\add_ln1030_reg_2158[7]_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD0000FFFFD4DD"
    )
        port map (
      I0 => right_1_fu_176(1),
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(1),
      I2 => ap_phi_reg_pp0_iter3_left_1_reg_464(0),
      I3 => right_1_fu_176(0),
      I4 => ap_phi_reg_pp0_iter3_left_1_reg_464(2),
      I5 => right_1_fu_176(2),
      O => \add_ln1030_reg_2158[7]_i_35_n_5\
    );
\add_ln1030_reg_2158[7]_i_36\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_1_reg_464(2),
      I1 => right_1_fu_176(2),
      I2 => right_1_fu_176(0),
      I3 => ap_phi_reg_pp0_iter3_left_1_reg_464(0),
      I4 => ap_phi_reg_pp0_iter3_left_1_reg_464(1),
      I5 => right_1_fu_176(1),
      O => \add_ln1030_reg_2158[7]_i_36_n_5\
    );
\add_ln1030_reg_2158[7]_i_37\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2B22D4DDD4DD2B22"
    )
        port map (
      I0 => right_1_fu_176(1),
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(1),
      I2 => ap_phi_reg_pp0_iter3_left_1_reg_464(0),
      I3 => right_1_fu_176(0),
      I4 => right_1_fu_176(2),
      I5 => ap_phi_reg_pp0_iter3_left_1_reg_464(2),
      O => \add_ln1030_reg_2158[7]_i_37_n_5\
    );
\add_ln1030_reg_2158[7]_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D22D"
    )
        port map (
      I0 => right_1_fu_176(0),
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(0),
      I2 => right_1_fu_176(1),
      I3 => ap_phi_reg_pp0_iter3_left_1_reg_464(1),
      O => \add_ln1030_reg_2158[7]_i_38_n_5\
    );
\add_ln1030_reg_2158[7]_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => \add_ln1030_reg_2158[7]_i_26_n_5\,
      I1 => \right_fu_172__0\(1),
      I2 => ap_phi_reg_pp0_iter3_left_reg_473(1),
      I3 => ap_phi_reg_pp0_iter3_left_reg_473(0),
      I4 => \right_fu_172__0\(0),
      I5 => \add_ln1030_reg_2158[7]_i_45_n_5\,
      O => \add_ln1030_reg_2158[7]_i_39_n_5\
    );
\add_ln1030_reg_2158[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \add_ln1030_reg_2158[7]_i_20_n_5\,
      I1 => \add_ln1030_reg_2158[7]_i_21_n_5\,
      I2 => \right_fu_172__0\(5),
      I3 => ap_phi_reg_pp0_iter3_left_reg_473(5),
      I4 => \add_ln1030_reg_2158[7]_i_22_n_5\,
      O => zext_ln1030_fu_1145_p1(5)
    );
\add_ln1030_reg_2158[7]_i_40\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => \right_fu_172__0\(3),
      I1 => \add_ln1030_reg_2158[7]_i_23_n_5\,
      I2 => ap_phi_reg_pp0_iter3_left_reg_473(3),
      O => \add_ln1030_reg_2158[7]_i_40_n_5\
    );
\add_ln1030_reg_2158[7]_i_41\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"088AAEEF"
    )
        port map (
      I0 => \right_fu_172__0\(6),
      I1 => \right_fu_172__0\(5),
      I2 => \add_ln1030_reg_2158[7]_i_22_n_5\,
      I3 => ap_phi_reg_pp0_iter3_left_reg_473(5),
      I4 => ap_phi_reg_pp0_iter3_left_reg_473(6),
      O => \add_ln1030_reg_2158[7]_i_41_n_5\
    );
\add_ln1030_reg_2158[7]_i_42\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \add_ln1030_reg_2158[7]_i_35_n_5\,
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(3),
      I2 => right_1_fu_176(3),
      O => \add_ln1030_reg_2158[7]_i_42_n_5\
    );
\add_ln1030_reg_2158[7]_i_43\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \add_ln1030_reg_2158[7]_i_31_n_5\,
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(5),
      I2 => right_1_fu_176(5),
      O => \add_ln1030_reg_2158[7]_i_43_n_5\
    );
\add_ln1030_reg_2158[7]_i_44\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln1030_reg_2158[7]_i_35_n_5\,
      I1 => right_1_fu_176(3),
      I2 => ap_phi_reg_pp0_iter3_left_1_reg_464(3),
      O => \add_ln1030_reg_2158[7]_i_44_n_5\
    );
\add_ln1030_reg_2158[7]_i_45\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln1030_reg_2158[7]_i_23_n_5\,
      I1 => ap_phi_reg_pp0_iter3_left_reg_473(3),
      I2 => \right_fu_172__0\(3),
      O => \add_ln1030_reg_2158[7]_i_45_n_5\
    );
\add_ln1030_reg_2158[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBBEAAAA14415555"
    )
        port map (
      I0 => \add_ln1030_reg_2158[7]_i_20_n_5\,
      I1 => \add_ln1030_reg_2158[7]_i_23_n_5\,
      I2 => ap_phi_reg_pp0_iter3_left_reg_473(3),
      I3 => \right_fu_172__0\(3),
      I4 => \add_ln1030_reg_2158[7]_i_24_n_5\,
      I5 => \add_ln1030_reg_2158[7]_i_25_n_5\,
      O => zext_ln1030_fu_1145_p1(4)
    );
\add_ln1030_reg_2158[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"1EE1E11E"
    )
        port map (
      I0 => \add_ln1030_reg_2158[7]_i_20_n_5\,
      I1 => \add_ln1030_reg_2158[7]_i_24_n_5\,
      I2 => \right_fu_172__0\(3),
      I3 => ap_phi_reg_pp0_iter3_left_reg_473(3),
      I4 => \add_ln1030_reg_2158[7]_i_23_n_5\,
      O => zext_ln1030_fu_1145_p1(3)
    );
\add_ln1030_reg_2158[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EBAAAAEB14555514"
    )
        port map (
      I0 => \add_ln1030_reg_2158[7]_i_20_n_5\,
      I1 => \right_fu_172__0\(0),
      I2 => ap_phi_reg_pp0_iter3_left_reg_473(0),
      I3 => ap_phi_reg_pp0_iter3_left_reg_473(1),
      I4 => \right_fu_172__0\(1),
      I5 => \add_ln1030_reg_2158[7]_i_26_n_5\,
      O => zext_ln1030_fu_1145_p1(2)
    );
\add_ln1030_reg_2158[7]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3C96693C"
    )
        port map (
      I0 => \add_ln1030_reg_2158[7]_i_20_n_5\,
      I1 => \right_fu_172__0\(1),
      I2 => ap_phi_reg_pp0_iter3_left_reg_473(1),
      I3 => ap_phi_reg_pp0_iter3_left_reg_473(0),
      I4 => \right_fu_172__0\(0),
      O => zext_ln1030_fu_1145_p1(1)
    );
\add_ln1030_reg_2158[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \right_fu_172__0\(0),
      I1 => ap_phi_reg_pp0_iter3_left_reg_473(0),
      O => sub_ln1023_fu_945_p2(0)
    );
\add_ln1030_reg_2158_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_fu_1153_p2(0),
      Q => add_ln1030_reg_2158(0),
      R => '0'
    );
\add_ln1030_reg_2158_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_fu_1153_p2(1),
      Q => add_ln1030_reg_2158(1),
      R => '0'
    );
\add_ln1030_reg_2158_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_fu_1153_p2(2),
      Q => add_ln1030_reg_2158(2),
      R => '0'
    );
\add_ln1030_reg_2158_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_fu_1153_p2(3),
      Q => add_ln1030_reg_2158(3),
      R => '0'
    );
\add_ln1030_reg_2158_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_fu_1153_p2(4),
      Q => add_ln1030_reg_2158(4),
      R => '0'
    );
\add_ln1030_reg_2158_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_fu_1153_p2(5),
      Q => add_ln1030_reg_2158(5),
      R => '0'
    );
\add_ln1030_reg_2158_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_fu_1153_p2(6),
      Q => add_ln1030_reg_2158(6),
      R => '0'
    );
\add_ln1030_reg_2158_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_fu_1153_p2(7),
      Q => add_ln1030_reg_2158(7),
      R => '0'
    );
\add_ln1030_reg_2158_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln1030_reg_2158_reg[7]_i_1_n_5\,
      CO(6) => \add_ln1030_reg_2158_reg[7]_i_1_n_6\,
      CO(5) => \add_ln1030_reg_2158_reg[7]_i_1_n_7\,
      CO(4) => \add_ln1030_reg_2158_reg[7]_i_1_n_8\,
      CO(3) => \add_ln1030_reg_2158_reg[7]_i_1_n_9\,
      CO(2) => \add_ln1030_reg_2158_reg[7]_i_1_n_10\,
      CO(1) => \add_ln1030_reg_2158_reg[7]_i_1_n_11\,
      CO(0) => \add_ln1030_reg_2158_reg[7]_i_1_n_12\,
      DI(7 downto 1) => zext_ln1030_fu_1145_p1(7 downto 1),
      DI(0) => sub_ln1023_fu_945_p2(0),
      O(7 downto 0) => add_ln1030_fu_1153_p2(7 downto 0),
      S(7) => \add_ln1030_reg_2158[7]_i_10_n_5\,
      S(6) => \add_ln1030_reg_2158[7]_i_11_n_5\,
      S(5) => \add_ln1030_reg_2158[7]_i_12_n_5\,
      S(4) => \add_ln1030_reg_2158[7]_i_13_n_5\,
      S(3) => \add_ln1030_reg_2158[7]_i_14_n_5\,
      S(2) => \add_ln1030_reg_2158[7]_i_15_n_5\,
      S(1) => \add_ln1030_reg_2158[7]_i_16_n_5\,
      S(0) => \add_ln1030_reg_2158[7]_i_17_n_5\
    );
\add_ln1030_reg_2158_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1030_fu_1153_p2(8),
      Q => add_ln1030_reg_2158(8),
      R => '0'
    );
\add_ln1030_reg_2158_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln1030_reg_2158_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_add_ln1030_reg_2158_reg[8]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => add_ln1030_fu_1153_p2(8),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_add_ln1030_reg_2158_reg[8]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
add_ln1033_fu_1193_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln1033_fu_1193_p2_carry_n_5,
      CO(6) => add_ln1033_fu_1193_p2_carry_n_6,
      CO(5) => add_ln1033_fu_1193_p2_carry_n_7,
      CO(4) => add_ln1033_fu_1193_p2_carry_n_8,
      CO(3) => add_ln1033_fu_1193_p2_carry_n_9,
      CO(2) => add_ln1033_fu_1193_p2_carry_n_10,
      CO(1) => add_ln1033_fu_1193_p2_carry_n_11,
      CO(0) => add_ln1033_fu_1193_p2_carry_n_12,
      DI(7 downto 0) => sub_ln1033_fu_1173_p2(7 downto 0),
      O(7 downto 0) => add_ln1033_fu_1193_p2(7 downto 0),
      S(7) => add_ln1033_fu_1193_p2_carry_i_9_n_5,
      S(6) => add_ln1033_fu_1193_p2_carry_i_10_n_5,
      S(5) => add_ln1033_fu_1193_p2_carry_i_11_n_5,
      S(4) => add_ln1033_fu_1193_p2_carry_i_12_n_5,
      S(3) => add_ln1033_fu_1193_p2_carry_i_13_n_5,
      S(2) => add_ln1033_fu_1193_p2_carry_i_14_n_5,
      S(1) => add_ln1033_fu_1193_p2_carry_i_15_n_5,
      S(0) => add_ln1033_fu_1193_p2_carry_i_16_n_5
    );
\add_ln1033_fu_1193_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln1033_fu_1193_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_add_ln1033_fu_1193_p2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \add_ln1033_fu_1193_p2_carry__0_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \add_ln1033_fu_1193_p2_carry__0_i_1_n_5\,
      O(7 downto 2) => \NLW_add_ln1033_fu_1193_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => add_ln1033_fu_1193_p2(9 downto 8),
      S(7 downto 1) => B"0000001",
      S(0) => \add_ln1033_fu_1193_p2_carry__0_i_2_n_5\
    );
\add_ln1033_fu_1193_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_reg_473(7),
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(7),
      I2 => add_ln1033_fu_1193_p2_carry_i_17_n_5,
      O => \add_ln1033_fu_1193_p2_carry__0_i_1_n_5\
    );
\add_ln1033_fu_1193_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6565A665A665A6A6"
    )
        port map (
      I0 => \add_ln1033_fu_1193_p2_carry__0_i_1_n_5\,
      I1 => right_1_fu_176(7),
      I2 => \right_fu_172__0\(7),
      I3 => \right_fu_172__0\(6),
      I4 => right_1_fu_176(6),
      I5 => add_ln1033_fu_1193_p2_carry_i_20_n_5,
      O => \add_ln1033_fu_1193_p2_carry__0_i_2_n_5\
    );
add_ln1033_fu_1193_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln1033_fu_1193_p2_carry_i_17_n_5,
      I1 => ap_phi_reg_pp0_iter3_left_reg_473(7),
      I2 => ap_phi_reg_pp0_iter3_left_1_reg_464(7),
      O => sub_ln1033_fu_1173_p2(7)
    );
add_ln1033_fu_1193_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => sub_ln1033_fu_1173_p2(6),
      I1 => right_1_fu_176(6),
      I2 => \right_fu_172__0\(6),
      I3 => add_ln1033_fu_1193_p2_carry_i_21_n_5,
      I4 => right_1_fu_176(5),
      I5 => \right_fu_172__0\(5),
      O => add_ln1033_fu_1193_p2_carry_i_10_n_5
    );
add_ln1033_fu_1193_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => sub_ln1033_fu_1173_p2(5),
      I1 => right_1_fu_176(5),
      I2 => \right_fu_172__0\(5),
      I3 => add_ln1033_fu_1193_p2_carry_i_21_n_5,
      O => add_ln1033_fu_1193_p2_carry_i_11_n_5
    );
add_ln1033_fu_1193_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => sub_ln1033_fu_1173_p2(4),
      I1 => right_1_fu_176(4),
      I2 => \right_fu_172__0\(4),
      I3 => add_ln1033_fu_1193_p2_carry_i_22_n_5,
      I4 => right_1_fu_176(3),
      I5 => \right_fu_172__0\(3),
      O => add_ln1033_fu_1193_p2_carry_i_12_n_5
    );
add_ln1033_fu_1193_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => sub_ln1033_fu_1173_p2(3),
      I1 => right_1_fu_176(3),
      I2 => \right_fu_172__0\(3),
      I3 => add_ln1033_fu_1193_p2_carry_i_22_n_5,
      O => add_ln1033_fu_1193_p2_carry_i_13_n_5
    );
add_ln1033_fu_1193_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => sub_ln1033_fu_1173_p2(2),
      I1 => right_1_fu_176(2),
      I2 => \right_fu_172__0\(2),
      I3 => add_ln1033_fu_1193_p2_carry_i_23_n_5,
      O => add_ln1033_fu_1193_p2_carry_i_14_n_5
    );
add_ln1033_fu_1193_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => sub_ln1033_fu_1173_p2(1),
      I1 => right_1_fu_176(1),
      I2 => \right_fu_172__0\(1),
      I3 => \right_fu_172__0\(0),
      I4 => right_1_fu_176(0),
      O => add_ln1033_fu_1193_p2_carry_i_15_n_5
    );
add_ln1033_fu_1193_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_reg_473(0),
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(0),
      I2 => \right_fu_172__0\(0),
      I3 => right_1_fu_176(0),
      O => add_ln1033_fu_1193_p2_carry_i_16_n_5
    );
add_ln1033_fu_1193_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD4D4D44"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_reg_473(6),
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(6),
      I2 => ap_phi_reg_pp0_iter3_left_reg_473(5),
      I3 => ap_phi_reg_pp0_iter3_left_1_reg_464(5),
      I4 => add_ln1033_fu_1193_p2_carry_i_18_n_5,
      O => add_ln1033_fu_1193_p2_carry_i_17_n_5
    );
add_ln1033_fu_1193_p2_carry_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD4D4D44"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_reg_473(4),
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(4),
      I2 => ap_phi_reg_pp0_iter3_left_reg_473(3),
      I3 => ap_phi_reg_pp0_iter3_left_1_reg_464(3),
      I4 => add_ln1033_fu_1193_p2_carry_i_19_n_5,
      O => add_ln1033_fu_1193_p2_carry_i_18_n_5
    );
add_ln1033_fu_1193_p2_carry_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD4D4D44DD4DDD4D"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_reg_473(2),
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(2),
      I2 => ap_phi_reg_pp0_iter3_left_reg_473(1),
      I3 => ap_phi_reg_pp0_iter3_left_1_reg_464(1),
      I4 => ap_phi_reg_pp0_iter3_left_1_reg_464(0),
      I5 => ap_phi_reg_pp0_iter3_left_reg_473(0),
      O => add_ln1033_fu_1193_p2_carry_i_19_n_5
    );
add_ln1033_fu_1193_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => add_ln1033_fu_1193_p2_carry_i_18_n_5,
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(5),
      I2 => ap_phi_reg_pp0_iter3_left_reg_473(5),
      I3 => ap_phi_reg_pp0_iter3_left_reg_473(6),
      I4 => ap_phi_reg_pp0_iter3_left_1_reg_464(6),
      O => sub_ln1033_fu_1173_p2(6)
    );
add_ln1033_fu_1193_p2_carry_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => add_ln1033_fu_1193_p2_carry_i_21_n_5,
      I1 => right_1_fu_176(5),
      I2 => \right_fu_172__0\(5),
      O => add_ln1033_fu_1193_p2_carry_i_20_n_5
    );
add_ln1033_fu_1193_p2_carry_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D400FFD4"
    )
        port map (
      I0 => \right_fu_172__0\(3),
      I1 => right_1_fu_176(3),
      I2 => add_ln1033_fu_1193_p2_carry_i_22_n_5,
      I3 => right_1_fu_176(4),
      I4 => \right_fu_172__0\(4),
      O => add_ln1033_fu_1193_p2_carry_i_21_n_5
    );
add_ln1033_fu_1193_p2_carry_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7510000FFFFF751"
    )
        port map (
      I0 => \right_fu_172__0\(1),
      I1 => \right_fu_172__0\(0),
      I2 => right_1_fu_176(0),
      I3 => right_1_fu_176(1),
      I4 => right_1_fu_176(2),
      I5 => \right_fu_172__0\(2),
      O => add_ln1033_fu_1193_p2_carry_i_22_n_5
    );
add_ln1033_fu_1193_p2_carry_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AEF"
    )
        port map (
      I0 => right_1_fu_176(1),
      I1 => right_1_fu_176(0),
      I2 => \right_fu_172__0\(0),
      I3 => \right_fu_172__0\(1),
      O => add_ln1033_fu_1193_p2_carry_i_23_n_5
    );
add_ln1033_fu_1193_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln1033_fu_1193_p2_carry_i_18_n_5,
      I1 => ap_phi_reg_pp0_iter3_left_reg_473(5),
      I2 => ap_phi_reg_pp0_iter3_left_1_reg_464(5),
      O => sub_ln1033_fu_1173_p2(5)
    );
add_ln1033_fu_1193_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => add_ln1033_fu_1193_p2_carry_i_19_n_5,
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(3),
      I2 => ap_phi_reg_pp0_iter3_left_reg_473(3),
      I3 => ap_phi_reg_pp0_iter3_left_reg_473(4),
      I4 => ap_phi_reg_pp0_iter3_left_1_reg_464(4),
      O => sub_ln1033_fu_1173_p2(4)
    );
add_ln1033_fu_1193_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln1033_fu_1193_p2_carry_i_19_n_5,
      I1 => ap_phi_reg_pp0_iter3_left_reg_473(3),
      I2 => ap_phi_reg_pp0_iter3_left_1_reg_464(3),
      O => sub_ln1033_fu_1173_p2(3)
    );
add_ln1033_fu_1193_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F02D0FDD0FD2F02"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_reg_473(0),
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(0),
      I2 => ap_phi_reg_pp0_iter3_left_1_reg_464(1),
      I3 => ap_phi_reg_pp0_iter3_left_reg_473(1),
      I4 => ap_phi_reg_pp0_iter3_left_reg_473(2),
      I5 => ap_phi_reg_pp0_iter3_left_1_reg_464(2),
      O => sub_ln1033_fu_1173_p2(2)
    );
add_ln1033_fu_1193_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_reg_473(0),
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(0),
      I2 => ap_phi_reg_pp0_iter3_left_reg_473(1),
      I3 => ap_phi_reg_pp0_iter3_left_1_reg_464(1),
      O => sub_ln1033_fu_1173_p2(1)
    );
add_ln1033_fu_1193_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_1_reg_464(0),
      I1 => ap_phi_reg_pp0_iter3_left_reg_473(0),
      O => sub_ln1033_fu_1173_p2(0)
    );
add_ln1033_fu_1193_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"95A96A566A5695A9"
    )
        port map (
      I0 => sub_ln1033_fu_1173_p2(7),
      I1 => add_ln1033_fu_1193_p2_carry_i_20_n_5,
      I2 => right_1_fu_176(6),
      I3 => \right_fu_172__0\(6),
      I4 => right_1_fu_176(7),
      I5 => \right_fu_172__0\(7),
      O => add_ln1033_fu_1193_p2_carry_i_9_n_5
    );
\add_ln1033_reg_2168_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1033_fu_1193_p2(0),
      Q => add_ln1033_reg_2168(0),
      R => '0'
    );
\add_ln1033_reg_2168_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1033_fu_1193_p2(1),
      Q => add_ln1033_reg_2168(1),
      R => '0'
    );
\add_ln1033_reg_2168_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1033_fu_1193_p2(2),
      Q => add_ln1033_reg_2168(2),
      R => '0'
    );
\add_ln1033_reg_2168_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1033_fu_1193_p2(3),
      Q => add_ln1033_reg_2168(3),
      R => '0'
    );
\add_ln1033_reg_2168_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1033_fu_1193_p2(4),
      Q => add_ln1033_reg_2168(4),
      R => '0'
    );
\add_ln1033_reg_2168_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1033_fu_1193_p2(5),
      Q => add_ln1033_reg_2168(5),
      R => '0'
    );
\add_ln1033_reg_2168_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1033_fu_1193_p2(6),
      Q => add_ln1033_reg_2168(6),
      R => '0'
    );
\add_ln1033_reg_2168_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1033_fu_1193_p2(7),
      Q => add_ln1033_reg_2168(7),
      R => '0'
    );
\add_ln1033_reg_2168_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1033_fu_1193_p2(8),
      Q => add_ln1033_reg_2168(8),
      R => '0'
    );
\add_ln1033_reg_2168_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1033_fu_1193_p2(9),
      Q => add_ln1033_reg_2168(9),
      R => '0'
    );
add_ln1034_fu_1219_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln1034_fu_1219_p2_carry_n_5,
      CO(6) => add_ln1034_fu_1219_p2_carry_n_6,
      CO(5) => add_ln1034_fu_1219_p2_carry_n_7,
      CO(4) => add_ln1034_fu_1219_p2_carry_n_8,
      CO(3) => add_ln1034_fu_1219_p2_carry_n_9,
      CO(2) => add_ln1034_fu_1219_p2_carry_n_10,
      CO(1) => add_ln1034_fu_1219_p2_carry_n_11,
      CO(0) => add_ln1034_fu_1219_p2_carry_n_12,
      DI(7 downto 0) => sub_ln1034_fu_1199_p2(7 downto 0),
      O(7 downto 0) => add_ln1034_fu_1219_p2(7 downto 0),
      S(7) => add_ln1034_fu_1219_p2_carry_i_9_n_5,
      S(6) => add_ln1034_fu_1219_p2_carry_i_10_n_5,
      S(5) => add_ln1034_fu_1219_p2_carry_i_11_n_5,
      S(4) => add_ln1034_fu_1219_p2_carry_i_12_n_5,
      S(3) => add_ln1034_fu_1219_p2_carry_i_13_n_5,
      S(2) => add_ln1034_fu_1219_p2_carry_i_14_n_5,
      S(1) => add_ln1034_fu_1219_p2_carry_i_15_n_5,
      S(0) => add_ln1034_fu_1219_p2_carry_i_16_n_5
    );
\add_ln1034_fu_1219_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln1034_fu_1219_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_add_ln1034_fu_1219_p2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \add_ln1034_fu_1219_p2_carry__0_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \add_ln1034_fu_1219_p2_carry__0_i_1_n_5\,
      O(7 downto 2) => \NLW_add_ln1034_fu_1219_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => add_ln1034_fu_1219_p2(9 downto 8),
      S(7 downto 1) => B"0000001",
      S(0) => \add_ln1034_fu_1219_p2_carry__0_i_2_n_5\
    );
\add_ln1034_fu_1219_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_2_reg_455(7),
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(7),
      I2 => add_ln1034_fu_1219_p2_carry_i_17_n_5,
      O => \add_ln1034_fu_1219_p2_carry__0_i_1_n_5\
    );
\add_ln1034_fu_1219_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6656565A6A6A665"
    )
        port map (
      I0 => \add_ln1034_fu_1219_p2_carry__0_i_1_n_5\,
      I1 => right_1_fu_176(7),
      I2 => right_2_fu_180(7),
      I3 => right_2_fu_180(6),
      I4 => add_ln1034_fu_1219_p2_carry_i_20_n_5,
      I5 => right_1_fu_176(6),
      O => \add_ln1034_fu_1219_p2_carry__0_i_2_n_5\
    );
add_ln1034_fu_1219_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln1034_fu_1219_p2_carry_i_17_n_5,
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_455(7),
      I2 => ap_phi_reg_pp0_iter3_left_1_reg_464(7),
      O => sub_ln1034_fu_1199_p2(7)
    );
add_ln1034_fu_1219_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => sub_ln1034_fu_1199_p2(6),
      I1 => right_2_fu_180(6),
      I2 => right_1_fu_176(6),
      I3 => add_ln1034_fu_1219_p2_carry_i_21_n_5,
      I4 => right_1_fu_176(5),
      I5 => right_2_fu_180(5),
      O => add_ln1034_fu_1219_p2_carry_i_10_n_5
    );
add_ln1034_fu_1219_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => sub_ln1034_fu_1199_p2(5),
      I1 => right_2_fu_180(5),
      I2 => right_1_fu_176(5),
      I3 => add_ln1034_fu_1219_p2_carry_i_21_n_5,
      O => add_ln1034_fu_1219_p2_carry_i_11_n_5
    );
add_ln1034_fu_1219_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669696996969669"
    )
        port map (
      I0 => sub_ln1034_fu_1199_p2(4),
      I1 => right_2_fu_180(4),
      I2 => right_1_fu_176(4),
      I3 => add_ln1034_fu_1219_p2_carry_i_22_n_5,
      I4 => right_1_fu_176(3),
      I5 => right_2_fu_180(3),
      O => add_ln1034_fu_1219_p2_carry_i_12_n_5
    );
add_ln1034_fu_1219_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => sub_ln1034_fu_1199_p2(3),
      I1 => right_2_fu_180(3),
      I2 => right_1_fu_176(3),
      I3 => add_ln1034_fu_1219_p2_carry_i_22_n_5,
      O => add_ln1034_fu_1219_p2_carry_i_13_n_5
    );
add_ln1034_fu_1219_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => sub_ln1034_fu_1199_p2(2),
      I1 => right_2_fu_180(2),
      I2 => right_1_fu_176(2),
      I3 => add_ln1034_fu_1219_p2_carry_i_23_n_5,
      O => add_ln1034_fu_1219_p2_carry_i_14_n_5
    );
add_ln1034_fu_1219_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966996"
    )
        port map (
      I0 => sub_ln1034_fu_1199_p2(1),
      I1 => right_2_fu_180(1),
      I2 => right_1_fu_176(1),
      I3 => right_2_fu_180(0),
      I4 => right_1_fu_176(0),
      O => add_ln1034_fu_1219_p2_carry_i_15_n_5
    );
add_ln1034_fu_1219_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_2_reg_455(0),
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(0),
      I2 => right_1_fu_176(0),
      I3 => right_2_fu_180(0),
      O => add_ln1034_fu_1219_p2_carry_i_16_n_5
    );
add_ln1034_fu_1219_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD4D4D44"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_2_reg_455(6),
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(6),
      I2 => ap_phi_reg_pp0_iter3_left_2_reg_455(5),
      I3 => ap_phi_reg_pp0_iter3_left_1_reg_464(5),
      I4 => add_ln1034_fu_1219_p2_carry_i_18_n_5,
      O => add_ln1034_fu_1219_p2_carry_i_17_n_5
    );
add_ln1034_fu_1219_p2_carry_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD4D4D44"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_2_reg_455(4),
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(4),
      I2 => ap_phi_reg_pp0_iter3_left_2_reg_455(3),
      I3 => ap_phi_reg_pp0_iter3_left_1_reg_464(3),
      I4 => add_ln1034_fu_1219_p2_carry_i_19_n_5,
      O => add_ln1034_fu_1219_p2_carry_i_18_n_5
    );
add_ln1034_fu_1219_p2_carry_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DD4D4D44DD4DDD4D"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_2_reg_455(2),
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(2),
      I2 => ap_phi_reg_pp0_iter3_left_2_reg_455(1),
      I3 => ap_phi_reg_pp0_iter3_left_1_reg_464(1),
      I4 => ap_phi_reg_pp0_iter3_left_1_reg_464(0),
      I5 => ap_phi_reg_pp0_iter3_left_2_reg_455(0),
      O => add_ln1034_fu_1219_p2_carry_i_19_n_5
    );
add_ln1034_fu_1219_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => add_ln1034_fu_1219_p2_carry_i_18_n_5,
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(5),
      I2 => ap_phi_reg_pp0_iter3_left_2_reg_455(5),
      I3 => ap_phi_reg_pp0_iter3_left_2_reg_455(6),
      I4 => ap_phi_reg_pp0_iter3_left_1_reg_464(6),
      O => sub_ln1034_fu_1199_p2(6)
    );
add_ln1034_fu_1219_p2_carry_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"71"
    )
        port map (
      I0 => add_ln1034_fu_1219_p2_carry_i_21_n_5,
      I1 => right_1_fu_176(5),
      I2 => right_2_fu_180(5),
      O => add_ln1034_fu_1219_p2_carry_i_20_n_5
    );
add_ln1034_fu_1219_p2_carry_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D400FFD4"
    )
        port map (
      I0 => right_2_fu_180(3),
      I1 => right_1_fu_176(3),
      I2 => add_ln1034_fu_1219_p2_carry_i_22_n_5,
      I3 => right_1_fu_176(4),
      I4 => right_2_fu_180(4),
      O => add_ln1034_fu_1219_p2_carry_i_21_n_5
    );
add_ln1034_fu_1219_p2_carry_i_22: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7510000FFFFF751"
    )
        port map (
      I0 => right_2_fu_180(1),
      I1 => right_2_fu_180(0),
      I2 => right_1_fu_176(0),
      I3 => right_1_fu_176(1),
      I4 => right_1_fu_176(2),
      I5 => right_2_fu_180(2),
      O => add_ln1034_fu_1219_p2_carry_i_22_n_5
    );
add_ln1034_fu_1219_p2_carry_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8AEF"
    )
        port map (
      I0 => right_1_fu_176(1),
      I1 => right_1_fu_176(0),
      I2 => right_2_fu_180(0),
      I3 => right_2_fu_180(1),
      O => add_ln1034_fu_1219_p2_carry_i_23_n_5
    );
add_ln1034_fu_1219_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln1034_fu_1219_p2_carry_i_18_n_5,
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_455(5),
      I2 => ap_phi_reg_pp0_iter3_left_1_reg_464(5),
      O => sub_ln1034_fu_1199_p2(5)
    );
add_ln1034_fu_1219_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => add_ln1034_fu_1219_p2_carry_i_19_n_5,
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(3),
      I2 => ap_phi_reg_pp0_iter3_left_2_reg_455(3),
      I3 => ap_phi_reg_pp0_iter3_left_2_reg_455(4),
      I4 => ap_phi_reg_pp0_iter3_left_1_reg_464(4),
      O => sub_ln1034_fu_1199_p2(4)
    );
add_ln1034_fu_1219_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln1034_fu_1219_p2_carry_i_19_n_5,
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_455(3),
      I2 => ap_phi_reg_pp0_iter3_left_1_reg_464(3),
      O => sub_ln1034_fu_1199_p2(3)
    );
add_ln1034_fu_1219_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2F02D0FDD0FD2F02"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_2_reg_455(0),
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(0),
      I2 => ap_phi_reg_pp0_iter3_left_1_reg_464(1),
      I3 => ap_phi_reg_pp0_iter3_left_2_reg_455(1),
      I4 => ap_phi_reg_pp0_iter3_left_2_reg_455(2),
      I5 => ap_phi_reg_pp0_iter3_left_1_reg_464(2),
      O => sub_ln1034_fu_1199_p2(2)
    );
add_ln1034_fu_1219_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_2_reg_455(0),
      I1 => ap_phi_reg_pp0_iter3_left_1_reg_464(0),
      I2 => ap_phi_reg_pp0_iter3_left_2_reg_455(1),
      I3 => ap_phi_reg_pp0_iter3_left_1_reg_464(1),
      O => sub_ln1034_fu_1199_p2(1)
    );
add_ln1034_fu_1219_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_1_reg_464(0),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_455(0),
      O => sub_ln1034_fu_1199_p2(0)
    );
add_ln1034_fu_1219_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"599AA665A665599A"
    )
        port map (
      I0 => sub_ln1034_fu_1199_p2(7),
      I1 => right_1_fu_176(6),
      I2 => add_ln1034_fu_1219_p2_carry_i_20_n_5,
      I3 => right_2_fu_180(6),
      I4 => right_2_fu_180(7),
      I5 => right_1_fu_176(7),
      O => add_ln1034_fu_1219_p2_carry_i_9_n_5
    );
\add_ln1034_reg_2175_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1034_fu_1219_p2(0),
      Q => add_ln1034_reg_2175(0),
      R => '0'
    );
\add_ln1034_reg_2175_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1034_fu_1219_p2(1),
      Q => add_ln1034_reg_2175(1),
      R => '0'
    );
\add_ln1034_reg_2175_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1034_fu_1219_p2(2),
      Q => add_ln1034_reg_2175(2),
      R => '0'
    );
\add_ln1034_reg_2175_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1034_fu_1219_p2(3),
      Q => add_ln1034_reg_2175(3),
      R => '0'
    );
\add_ln1034_reg_2175_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1034_fu_1219_p2(4),
      Q => add_ln1034_reg_2175(4),
      R => '0'
    );
\add_ln1034_reg_2175_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1034_fu_1219_p2(5),
      Q => add_ln1034_reg_2175(5),
      R => '0'
    );
\add_ln1034_reg_2175_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1034_fu_1219_p2(6),
      Q => add_ln1034_reg_2175(6),
      R => '0'
    );
\add_ln1034_reg_2175_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1034_fu_1219_p2(7),
      Q => add_ln1034_reg_2175(7),
      R => '0'
    );
\add_ln1034_reg_2175_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1034_fu_1219_p2(8),
      Q => add_ln1034_reg_2175(8),
      R => '0'
    );
\add_ln1034_reg_2175_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1034_fu_1219_p2(9),
      Q => add_ln1034_reg_2175(9),
      R => '0'
    );
add_ln1039_fu_1245_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln1039_fu_1245_p2_carry_n_5,
      CO(6) => add_ln1039_fu_1245_p2_carry_n_6,
      CO(5) => add_ln1039_fu_1245_p2_carry_n_7,
      CO(4) => add_ln1039_fu_1245_p2_carry_n_8,
      CO(3) => add_ln1039_fu_1245_p2_carry_n_9,
      CO(2) => add_ln1039_fu_1245_p2_carry_n_10,
      CO(1) => add_ln1039_fu_1245_p2_carry_n_11,
      CO(0) => add_ln1039_fu_1245_p2_carry_n_12,
      DI(7 downto 0) => sub_ln1039_fu_1225_p2(7 downto 0),
      O(7 downto 1) => add_ln1039_fu_1245_p2(7 downto 1),
      O(0) => \add_ln1039_fu_1245_p2__0\(0),
      S(7) => add_ln1039_fu_1245_p2_carry_i_9_n_5,
      S(6) => add_ln1039_fu_1245_p2_carry_i_10_n_5,
      S(5) => add_ln1039_fu_1245_p2_carry_i_11_n_5,
      S(4) => add_ln1039_fu_1245_p2_carry_i_12_n_5,
      S(3) => add_ln1039_fu_1245_p2_carry_i_13_n_5,
      S(2) => add_ln1039_fu_1245_p2_carry_i_14_n_5,
      S(1) => add_ln1039_fu_1245_p2_carry_i_15_n_5,
      S(0) => add_ln1039_fu_1245_p2_carry_i_16_n_5
    );
\add_ln1039_fu_1245_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln1039_fu_1245_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_add_ln1039_fu_1245_p2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \add_ln1039_fu_1245_p2_carry__0_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \add_ln1039_fu_1245_p2_carry__0_i_1_n_5\,
      O(7 downto 2) => \NLW_add_ln1039_fu_1245_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => add_ln1039_fu_1245_p2(9 downto 8),
      S(7 downto 1) => B"0000001",
      S(0) => \add_ln1039_fu_1245_p2_carry__0_i_2_n_5\
    );
\add_ln1039_fu_1245_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_reg_500(7),
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(7),
      I2 => add_ln1039_fu_1245_p2_carry_i_17_n_5,
      O => \add_ln1039_fu_1245_p2_carry__0_i_1_n_5\
    );
\add_ln1039_fu_1245_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"718E8E8E7171718E"
    )
        port map (
      I0 => add_ln1039_fu_1245_p2_carry_i_17_n_5,
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(7),
      I2 => ap_phi_reg_pp0_iter3_up_reg_500(7),
      I3 => add_ln1039_fu_1245_p2_carry_i_20_n_5,
      I4 => ap_phi_reg_pp0_iter3_down_1_reg_437(7),
      I5 => ap_phi_reg_pp0_iter3_down_reg_446(7),
      O => \add_ln1039_fu_1245_p2_carry__0_i_2_n_5\
    );
add_ln1039_fu_1245_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln1039_fu_1245_p2_carry_i_17_n_5,
      I1 => ap_phi_reg_pp0_iter3_up_reg_500(7),
      I2 => ap_phi_reg_pp0_iter3_up_1_reg_491(7),
      O => sub_ln1039_fu_1225_p2(7)
    );
add_ln1039_fu_1245_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_1_reg_491(6),
      I1 => ap_phi_reg_pp0_iter3_up_reg_500(6),
      I2 => add_ln1039_fu_1245_p2_carry_i_21_n_5,
      I3 => ap_phi_reg_pp0_iter3_down_1_reg_437(6),
      I4 => ap_phi_reg_pp0_iter3_down_reg_446(6),
      I5 => add_ln1039_fu_1245_p2_carry_i_22_n_5,
      O => add_ln1039_fu_1245_p2_carry_i_10_n_5
    );
add_ln1039_fu_1245_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_1_reg_491(5),
      I1 => ap_phi_reg_pp0_iter3_up_reg_500(5),
      I2 => add_ln1039_fu_1245_p2_carry_i_18_n_5,
      I3 => ap_phi_reg_pp0_iter3_down_1_reg_437(5),
      I4 => ap_phi_reg_pp0_iter3_down_reg_446(5),
      I5 => add_ln1039_fu_1245_p2_carry_i_23_n_5,
      O => add_ln1039_fu_1245_p2_carry_i_11_n_5
    );
add_ln1039_fu_1245_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_1_reg_491(4),
      I1 => ap_phi_reg_pp0_iter3_up_reg_500(4),
      I2 => add_ln1039_fu_1245_p2_carry_i_24_n_5,
      I3 => ap_phi_reg_pp0_iter3_down_1_reg_437(4),
      I4 => ap_phi_reg_pp0_iter3_down_reg_446(4),
      I5 => add_ln1039_fu_1245_p2_carry_i_25_n_5,
      O => add_ln1039_fu_1245_p2_carry_i_12_n_5
    );
add_ln1039_fu_1245_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => sub_ln1039_fu_1225_p2(3),
      I1 => ap_phi_reg_pp0_iter3_down_1_reg_437(3),
      I2 => ap_phi_reg_pp0_iter3_down_reg_446(3),
      I3 => add_ln1039_fu_1245_p2_carry_i_26_n_5,
      O => add_ln1039_fu_1245_p2_carry_i_13_n_5
    );
add_ln1039_fu_1245_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => sub_ln1039_fu_1225_p2(2),
      I1 => ap_phi_reg_pp0_iter3_down_1_reg_437(2),
      I2 => ap_phi_reg_pp0_iter3_down_reg_446(2),
      I3 => add_ln1039_fu_1245_p2_carry_i_27_n_5,
      O => add_ln1039_fu_1245_p2_carry_i_14_n_5
    );
add_ln1039_fu_1245_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => sub_ln1039_fu_1225_p2(1),
      I1 => ap_phi_reg_pp0_iter3_down_1_reg_437(1),
      I2 => ap_phi_reg_pp0_iter3_down_reg_446(1),
      I3 => ap_phi_reg_pp0_iter3_down_1_reg_437(0),
      I4 => ap_phi_reg_pp0_iter3_down_reg_446(0),
      O => add_ln1039_fu_1245_p2_carry_i_15_n_5
    );
add_ln1039_fu_1245_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_reg_500(0),
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(0),
      I2 => ap_phi_reg_pp0_iter3_down_reg_446(0),
      I3 => ap_phi_reg_pp0_iter3_down_1_reg_437(0),
      O => add_ln1039_fu_1245_p2_carry_i_16_n_5
    );
add_ln1039_fu_1245_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D444DDD4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_reg_500(6),
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(6),
      I2 => add_ln1039_fu_1245_p2_carry_i_18_n_5,
      I3 => ap_phi_reg_pp0_iter3_up_1_reg_491(5),
      I4 => ap_phi_reg_pp0_iter3_up_reg_500(5),
      O => add_ln1039_fu_1245_p2_carry_i_17_n_5
    );
add_ln1039_fu_1245_p2_carry_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D444DDD4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_reg_500(4),
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(4),
      I2 => add_ln1039_fu_1245_p2_carry_i_19_n_5,
      I3 => ap_phi_reg_pp0_iter3_up_1_reg_491(3),
      I4 => ap_phi_reg_pp0_iter3_up_reg_500(3),
      O => add_ln1039_fu_1245_p2_carry_i_18_n_5
    );
add_ln1039_fu_1245_p2_carry_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_reg_500(2),
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(2),
      I2 => ap_phi_reg_pp0_iter3_up_1_reg_491(0),
      I3 => ap_phi_reg_pp0_iter3_up_reg_500(0),
      I4 => ap_phi_reg_pp0_iter3_up_1_reg_491(1),
      I5 => ap_phi_reg_pp0_iter3_up_reg_500(1),
      O => add_ln1039_fu_1245_p2_carry_i_19_n_5
    );
add_ln1039_fu_1245_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => add_ln1039_fu_1245_p2_carry_i_18_n_5,
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(5),
      I2 => ap_phi_reg_pp0_iter3_up_reg_500(5),
      I3 => ap_phi_reg_pp0_iter3_up_reg_500(6),
      I4 => ap_phi_reg_pp0_iter3_up_1_reg_491(6),
      O => sub_ln1039_fu_1225_p2(6)
    );
add_ln1039_fu_1245_p2_carry_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D444DDD4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_reg_446(6),
      I1 => ap_phi_reg_pp0_iter3_down_1_reg_437(6),
      I2 => add_ln1039_fu_1245_p2_carry_i_23_n_5,
      I3 => ap_phi_reg_pp0_iter3_down_1_reg_437(5),
      I4 => ap_phi_reg_pp0_iter3_down_reg_446(5),
      O => add_ln1039_fu_1245_p2_carry_i_20_n_5
    );
add_ln1039_fu_1245_p2_carry_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_reg_500(5),
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(5),
      I2 => add_ln1039_fu_1245_p2_carry_i_18_n_5,
      O => add_ln1039_fu_1245_p2_carry_i_21_n_5
    );
add_ln1039_fu_1245_p2_carry_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_reg_446(5),
      I1 => ap_phi_reg_pp0_iter3_down_1_reg_437(5),
      I2 => add_ln1039_fu_1245_p2_carry_i_23_n_5,
      O => add_ln1039_fu_1245_p2_carry_i_22_n_5
    );
add_ln1039_fu_1245_p2_carry_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D444DDD4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_reg_446(4),
      I1 => ap_phi_reg_pp0_iter3_down_1_reg_437(4),
      I2 => add_ln1039_fu_1245_p2_carry_i_26_n_5,
      I3 => ap_phi_reg_pp0_iter3_down_1_reg_437(3),
      I4 => ap_phi_reg_pp0_iter3_down_reg_446(3),
      O => add_ln1039_fu_1245_p2_carry_i_23_n_5
    );
add_ln1039_fu_1245_p2_carry_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_reg_500(3),
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(3),
      I2 => add_ln1039_fu_1245_p2_carry_i_19_n_5,
      O => add_ln1039_fu_1245_p2_carry_i_24_n_5
    );
add_ln1039_fu_1245_p2_carry_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_reg_446(3),
      I1 => ap_phi_reg_pp0_iter3_down_1_reg_437(3),
      I2 => add_ln1039_fu_1245_p2_carry_i_26_n_5,
      O => add_ln1039_fu_1245_p2_carry_i_25_n_5
    );
add_ln1039_fu_1245_p2_carry_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_reg_446(2),
      I1 => ap_phi_reg_pp0_iter3_down_1_reg_437(2),
      I2 => ap_phi_reg_pp0_iter3_down_1_reg_437(0),
      I3 => ap_phi_reg_pp0_iter3_down_reg_446(0),
      I4 => ap_phi_reg_pp0_iter3_down_1_reg_437(1),
      I5 => ap_phi_reg_pp0_iter3_down_reg_446(1),
      O => add_ln1039_fu_1245_p2_carry_i_26_n_5
    );
add_ln1039_fu_1245_p2_carry_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD4D"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_reg_446(1),
      I1 => ap_phi_reg_pp0_iter3_down_1_reg_437(1),
      I2 => ap_phi_reg_pp0_iter3_down_reg_446(0),
      I3 => ap_phi_reg_pp0_iter3_down_1_reg_437(0),
      O => add_ln1039_fu_1245_p2_carry_i_27_n_5
    );
add_ln1039_fu_1245_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln1039_fu_1245_p2_carry_i_18_n_5,
      I1 => ap_phi_reg_pp0_iter3_up_reg_500(5),
      I2 => ap_phi_reg_pp0_iter3_up_1_reg_491(5),
      O => sub_ln1039_fu_1225_p2(5)
    );
add_ln1039_fu_1245_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => add_ln1039_fu_1245_p2_carry_i_19_n_5,
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(3),
      I2 => ap_phi_reg_pp0_iter3_up_reg_500(3),
      I3 => ap_phi_reg_pp0_iter3_up_reg_500(4),
      I4 => ap_phi_reg_pp0_iter3_up_1_reg_491(4),
      O => sub_ln1039_fu_1225_p2(4)
    );
add_ln1039_fu_1245_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln1039_fu_1245_p2_carry_i_19_n_5,
      I1 => ap_phi_reg_pp0_iter3_up_reg_500(3),
      I2 => ap_phi_reg_pp0_iter3_up_1_reg_491(3),
      O => sub_ln1039_fu_1225_p2(3)
    );
add_ln1039_fu_1245_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04B0FBB0FB4F04"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_1_reg_491(0),
      I1 => ap_phi_reg_pp0_iter3_up_reg_500(0),
      I2 => ap_phi_reg_pp0_iter3_up_1_reg_491(1),
      I3 => ap_phi_reg_pp0_iter3_up_reg_500(1),
      I4 => ap_phi_reg_pp0_iter3_up_reg_500(2),
      I5 => ap_phi_reg_pp0_iter3_up_1_reg_491(2),
      O => sub_ln1039_fu_1225_p2(2)
    );
add_ln1039_fu_1245_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_reg_500(0),
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(0),
      I2 => ap_phi_reg_pp0_iter3_up_reg_500(1),
      I3 => ap_phi_reg_pp0_iter3_up_1_reg_491(1),
      O => sub_ln1039_fu_1225_p2(1)
    );
add_ln1039_fu_1245_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_reg_500(0),
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(0),
      O => sub_ln1039_fu_1225_p2(0)
    );
add_ln1039_fu_1245_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_1_reg_491(7),
      I1 => ap_phi_reg_pp0_iter3_up_reg_500(7),
      I2 => add_ln1039_fu_1245_p2_carry_i_17_n_5,
      I3 => ap_phi_reg_pp0_iter3_down_1_reg_437(7),
      I4 => ap_phi_reg_pp0_iter3_down_reg_446(7),
      I5 => add_ln1039_fu_1245_p2_carry_i_20_n_5,
      O => add_ln1039_fu_1245_p2_carry_i_9_n_5
    );
\add_ln1039_reg_2182_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1039_fu_1245_p2(1),
      Q => add_ln1039_reg_2182(1),
      R => '0'
    );
\add_ln1039_reg_2182_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1039_fu_1245_p2(2),
      Q => add_ln1039_reg_2182(2),
      R => '0'
    );
\add_ln1039_reg_2182_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1039_fu_1245_p2(3),
      Q => add_ln1039_reg_2182(3),
      R => '0'
    );
\add_ln1039_reg_2182_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1039_fu_1245_p2(4),
      Q => add_ln1039_reg_2182(4),
      R => '0'
    );
\add_ln1039_reg_2182_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1039_fu_1245_p2(5),
      Q => add_ln1039_reg_2182(5),
      R => '0'
    );
\add_ln1039_reg_2182_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1039_fu_1245_p2(6),
      Q => add_ln1039_reg_2182(6),
      R => '0'
    );
\add_ln1039_reg_2182_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1039_fu_1245_p2(7),
      Q => add_ln1039_reg_2182(7),
      R => '0'
    );
\add_ln1039_reg_2182_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1039_fu_1245_p2(8),
      Q => add_ln1039_reg_2182(8),
      R => '0'
    );
\add_ln1039_reg_2182_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1039_fu_1245_p2(9),
      Q => add_ln1039_reg_2182(9),
      R => '0'
    );
add_ln1040_fu_1287_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln1040_fu_1287_p2_carry_n_5,
      CO(6) => add_ln1040_fu_1287_p2_carry_n_6,
      CO(5) => add_ln1040_fu_1287_p2_carry_n_7,
      CO(4) => add_ln1040_fu_1287_p2_carry_n_8,
      CO(3) => add_ln1040_fu_1287_p2_carry_n_9,
      CO(2) => add_ln1040_fu_1287_p2_carry_n_10,
      CO(1) => add_ln1040_fu_1287_p2_carry_n_11,
      CO(0) => add_ln1040_fu_1287_p2_carry_n_12,
      DI(7 downto 0) => sub_ln1040_fu_1267_p2(7 downto 0),
      O(7 downto 1) => add_ln1040_fu_1287_p2(7 downto 1),
      O(0) => \add_ln1040_fu_1287_p2__0\(0),
      S(7) => add_ln1040_fu_1287_p2_carry_i_9_n_5,
      S(6) => add_ln1040_fu_1287_p2_carry_i_10_n_5,
      S(5) => add_ln1040_fu_1287_p2_carry_i_11_n_5,
      S(4) => add_ln1040_fu_1287_p2_carry_i_12_n_5,
      S(3) => add_ln1040_fu_1287_p2_carry_i_13_n_5,
      S(2) => add_ln1040_fu_1287_p2_carry_i_14_n_5,
      S(1) => add_ln1040_fu_1287_p2_carry_i_15_n_5,
      S(0) => add_ln1040_fu_1287_p2_carry_i_16_n_5
    );
\add_ln1040_fu_1287_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln1040_fu_1287_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_add_ln1040_fu_1287_p2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \add_ln1040_fu_1287_p2_carry__0_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \add_ln1040_fu_1287_p2_carry__0_i_1_n_5\,
      O(7 downto 2) => \NLW_add_ln1040_fu_1287_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => add_ln1040_fu_1287_p2(9 downto 8),
      S(7 downto 1) => B"0000001",
      S(0) => \add_ln1040_fu_1287_p2_carry__0_i_2_n_5\
    );
\add_ln1040_fu_1287_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_2_reg_482(7),
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(7),
      I2 => add_ln1040_fu_1287_p2_carry_i_17_n_5,
      O => \add_ln1040_fu_1287_p2_carry__0_i_1_n_5\
    );
\add_ln1040_fu_1287_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"718E8E8E7171718E"
    )
        port map (
      I0 => add_ln1040_fu_1287_p2_carry_i_17_n_5,
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(7),
      I2 => ap_phi_reg_pp0_iter3_up_2_reg_482(7),
      I3 => add_ln1040_fu_1287_p2_carry_i_20_n_5,
      I4 => ap_phi_reg_pp0_iter3_down_1_reg_437(7),
      I5 => ap_phi_reg_pp0_iter3_down_2_reg_428(7),
      O => \add_ln1040_fu_1287_p2_carry__0_i_2_n_5\
    );
add_ln1040_fu_1287_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln1040_fu_1287_p2_carry_i_17_n_5,
      I1 => ap_phi_reg_pp0_iter3_up_2_reg_482(7),
      I2 => ap_phi_reg_pp0_iter3_up_1_reg_491(7),
      O => sub_ln1040_fu_1267_p2(7)
    );
add_ln1040_fu_1287_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_1_reg_491(6),
      I1 => ap_phi_reg_pp0_iter3_up_2_reg_482(6),
      I2 => add_ln1040_fu_1287_p2_carry_i_21_n_5,
      I3 => ap_phi_reg_pp0_iter3_down_1_reg_437(6),
      I4 => ap_phi_reg_pp0_iter3_down_2_reg_428(6),
      I5 => add_ln1040_fu_1287_p2_carry_i_22_n_5,
      O => add_ln1040_fu_1287_p2_carry_i_10_n_5
    );
add_ln1040_fu_1287_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_1_reg_491(5),
      I1 => ap_phi_reg_pp0_iter3_up_2_reg_482(5),
      I2 => add_ln1040_fu_1287_p2_carry_i_18_n_5,
      I3 => ap_phi_reg_pp0_iter3_down_1_reg_437(5),
      I4 => ap_phi_reg_pp0_iter3_down_2_reg_428(5),
      I5 => add_ln1040_fu_1287_p2_carry_i_23_n_5,
      O => add_ln1040_fu_1287_p2_carry_i_11_n_5
    );
add_ln1040_fu_1287_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_1_reg_491(4),
      I1 => ap_phi_reg_pp0_iter3_up_2_reg_482(4),
      I2 => add_ln1040_fu_1287_p2_carry_i_24_n_5,
      I3 => ap_phi_reg_pp0_iter3_down_1_reg_437(4),
      I4 => ap_phi_reg_pp0_iter3_down_2_reg_428(4),
      I5 => add_ln1040_fu_1287_p2_carry_i_25_n_5,
      O => add_ln1040_fu_1287_p2_carry_i_12_n_5
    );
add_ln1040_fu_1287_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => sub_ln1040_fu_1267_p2(3),
      I1 => ap_phi_reg_pp0_iter3_down_1_reg_437(3),
      I2 => ap_phi_reg_pp0_iter3_down_2_reg_428(3),
      I3 => add_ln1040_fu_1287_p2_carry_i_26_n_5,
      O => add_ln1040_fu_1287_p2_carry_i_13_n_5
    );
add_ln1040_fu_1287_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => sub_ln1040_fu_1267_p2(2),
      I1 => ap_phi_reg_pp0_iter3_down_1_reg_437(2),
      I2 => ap_phi_reg_pp0_iter3_down_2_reg_428(2),
      I3 => add_ln1040_fu_1287_p2_carry_i_27_n_5,
      O => add_ln1040_fu_1287_p2_carry_i_14_n_5
    );
add_ln1040_fu_1287_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96699696"
    )
        port map (
      I0 => sub_ln1040_fu_1267_p2(1),
      I1 => ap_phi_reg_pp0_iter3_down_1_reg_437(1),
      I2 => ap_phi_reg_pp0_iter3_down_2_reg_428(1),
      I3 => ap_phi_reg_pp0_iter3_down_1_reg_437(0),
      I4 => ap_phi_reg_pp0_iter3_down_2_reg_428(0),
      O => add_ln1040_fu_1287_p2_carry_i_15_n_5
    );
add_ln1040_fu_1287_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_2_reg_482(0),
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(0),
      I2 => ap_phi_reg_pp0_iter3_down_2_reg_428(0),
      I3 => ap_phi_reg_pp0_iter3_down_1_reg_437(0),
      O => add_ln1040_fu_1287_p2_carry_i_16_n_5
    );
add_ln1040_fu_1287_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D444DDD4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_2_reg_482(6),
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(6),
      I2 => add_ln1040_fu_1287_p2_carry_i_18_n_5,
      I3 => ap_phi_reg_pp0_iter3_up_1_reg_491(5),
      I4 => ap_phi_reg_pp0_iter3_up_2_reg_482(5),
      O => add_ln1040_fu_1287_p2_carry_i_17_n_5
    );
add_ln1040_fu_1287_p2_carry_i_18: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D444DDD4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_2_reg_482(4),
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(4),
      I2 => add_ln1040_fu_1287_p2_carry_i_19_n_5,
      I3 => ap_phi_reg_pp0_iter3_up_1_reg_491(3),
      I4 => ap_phi_reg_pp0_iter3_up_2_reg_482(3),
      O => add_ln1040_fu_1287_p2_carry_i_18_n_5
    );
add_ln1040_fu_1287_p2_carry_i_19: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_2_reg_482(2),
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(2),
      I2 => ap_phi_reg_pp0_iter3_up_1_reg_491(0),
      I3 => ap_phi_reg_pp0_iter3_up_2_reg_482(0),
      I4 => ap_phi_reg_pp0_iter3_up_1_reg_491(1),
      I5 => ap_phi_reg_pp0_iter3_up_2_reg_482(1),
      O => add_ln1040_fu_1287_p2_carry_i_19_n_5
    );
add_ln1040_fu_1287_p2_carry_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => add_ln1040_fu_1287_p2_carry_i_18_n_5,
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(5),
      I2 => ap_phi_reg_pp0_iter3_up_2_reg_482(5),
      I3 => ap_phi_reg_pp0_iter3_up_2_reg_482(6),
      I4 => ap_phi_reg_pp0_iter3_up_1_reg_491(6),
      O => sub_ln1040_fu_1267_p2(6)
    );
add_ln1040_fu_1287_p2_carry_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D444DDD4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_2_reg_428(6),
      I1 => ap_phi_reg_pp0_iter3_down_1_reg_437(6),
      I2 => add_ln1040_fu_1287_p2_carry_i_23_n_5,
      I3 => ap_phi_reg_pp0_iter3_down_1_reg_437(5),
      I4 => ap_phi_reg_pp0_iter3_down_2_reg_428(5),
      O => add_ln1040_fu_1287_p2_carry_i_20_n_5
    );
add_ln1040_fu_1287_p2_carry_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_2_reg_482(5),
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(5),
      I2 => add_ln1040_fu_1287_p2_carry_i_18_n_5,
      O => add_ln1040_fu_1287_p2_carry_i_21_n_5
    );
add_ln1040_fu_1287_p2_carry_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_2_reg_428(5),
      I1 => ap_phi_reg_pp0_iter3_down_1_reg_437(5),
      I2 => add_ln1040_fu_1287_p2_carry_i_23_n_5,
      O => add_ln1040_fu_1287_p2_carry_i_22_n_5
    );
add_ln1040_fu_1287_p2_carry_i_23: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D444DDD4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_2_reg_428(4),
      I1 => ap_phi_reg_pp0_iter3_down_1_reg_437(4),
      I2 => add_ln1040_fu_1287_p2_carry_i_26_n_5,
      I3 => ap_phi_reg_pp0_iter3_down_1_reg_437(3),
      I4 => ap_phi_reg_pp0_iter3_down_2_reg_428(3),
      O => add_ln1040_fu_1287_p2_carry_i_23_n_5
    );
add_ln1040_fu_1287_p2_carry_i_24: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_2_reg_482(3),
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(3),
      I2 => add_ln1040_fu_1287_p2_carry_i_19_n_5,
      O => add_ln1040_fu_1287_p2_carry_i_24_n_5
    );
add_ln1040_fu_1287_p2_carry_i_25: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_2_reg_428(3),
      I1 => ap_phi_reg_pp0_iter3_down_1_reg_437(3),
      I2 => add_ln1040_fu_1287_p2_carry_i_26_n_5,
      O => add_ln1040_fu_1287_p2_carry_i_25_n_5
    );
add_ln1040_fu_1287_p2_carry_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_2_reg_428(2),
      I1 => ap_phi_reg_pp0_iter3_down_1_reg_437(2),
      I2 => ap_phi_reg_pp0_iter3_down_1_reg_437(0),
      I3 => ap_phi_reg_pp0_iter3_down_2_reg_428(0),
      I4 => ap_phi_reg_pp0_iter3_down_1_reg_437(1),
      I5 => ap_phi_reg_pp0_iter3_down_2_reg_428(1),
      O => add_ln1040_fu_1287_p2_carry_i_26_n_5
    );
add_ln1040_fu_1287_p2_carry_i_27: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DD4D"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_2_reg_428(1),
      I1 => ap_phi_reg_pp0_iter3_down_1_reg_437(1),
      I2 => ap_phi_reg_pp0_iter3_down_2_reg_428(0),
      I3 => ap_phi_reg_pp0_iter3_down_1_reg_437(0),
      O => add_ln1040_fu_1287_p2_carry_i_27_n_5
    );
add_ln1040_fu_1287_p2_carry_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln1040_fu_1287_p2_carry_i_18_n_5,
      I1 => ap_phi_reg_pp0_iter3_up_2_reg_482(5),
      I2 => ap_phi_reg_pp0_iter3_up_1_reg_491(5),
      O => sub_ln1040_fu_1267_p2(5)
    );
add_ln1040_fu_1287_p2_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => add_ln1040_fu_1287_p2_carry_i_19_n_5,
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(3),
      I2 => ap_phi_reg_pp0_iter3_up_2_reg_482(3),
      I3 => ap_phi_reg_pp0_iter3_up_2_reg_482(4),
      I4 => ap_phi_reg_pp0_iter3_up_1_reg_491(4),
      O => sub_ln1040_fu_1267_p2(4)
    );
add_ln1040_fu_1287_p2_carry_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => add_ln1040_fu_1287_p2_carry_i_19_n_5,
      I1 => ap_phi_reg_pp0_iter3_up_2_reg_482(3),
      I2 => ap_phi_reg_pp0_iter3_up_1_reg_491(3),
      O => sub_ln1040_fu_1267_p2(3)
    );
add_ln1040_fu_1287_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04B0FBB0FB4F04"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_1_reg_491(0),
      I1 => ap_phi_reg_pp0_iter3_up_2_reg_482(0),
      I2 => ap_phi_reg_pp0_iter3_up_1_reg_491(1),
      I3 => ap_phi_reg_pp0_iter3_up_2_reg_482(1),
      I4 => ap_phi_reg_pp0_iter3_up_2_reg_482(2),
      I5 => ap_phi_reg_pp0_iter3_up_1_reg_491(2),
      O => sub_ln1040_fu_1267_p2(2)
    );
add_ln1040_fu_1287_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_2_reg_482(0),
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(0),
      I2 => ap_phi_reg_pp0_iter3_up_2_reg_482(1),
      I3 => ap_phi_reg_pp0_iter3_up_1_reg_491(1),
      O => sub_ln1040_fu_1267_p2(1)
    );
add_ln1040_fu_1287_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_2_reg_482(0),
      I1 => ap_phi_reg_pp0_iter3_up_1_reg_491(0),
      O => sub_ln1040_fu_1267_p2(0)
    );
add_ln1040_fu_1287_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_1_reg_491(7),
      I1 => ap_phi_reg_pp0_iter3_up_2_reg_482(7),
      I2 => add_ln1040_fu_1287_p2_carry_i_17_n_5,
      I3 => ap_phi_reg_pp0_iter3_down_1_reg_437(7),
      I4 => ap_phi_reg_pp0_iter3_down_2_reg_428(7),
      I5 => add_ln1040_fu_1287_p2_carry_i_20_n_5,
      O => add_ln1040_fu_1287_p2_carry_i_9_n_5
    );
\add_ln1040_reg_2193_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1040_fu_1287_p2(1),
      Q => add_ln1040_reg_2193(1),
      R => '0'
    );
\add_ln1040_reg_2193_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1040_fu_1287_p2(2),
      Q => add_ln1040_reg_2193(2),
      R => '0'
    );
\add_ln1040_reg_2193_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1040_fu_1287_p2(3),
      Q => add_ln1040_reg_2193(3),
      R => '0'
    );
\add_ln1040_reg_2193_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1040_fu_1287_p2(4),
      Q => add_ln1040_reg_2193(4),
      R => '0'
    );
\add_ln1040_reg_2193_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1040_fu_1287_p2(5),
      Q => add_ln1040_reg_2193(5),
      R => '0'
    );
\add_ln1040_reg_2193_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1040_fu_1287_p2(6),
      Q => add_ln1040_reg_2193(6),
      R => '0'
    );
\add_ln1040_reg_2193_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1040_fu_1287_p2(7),
      Q => add_ln1040_reg_2193(7),
      R => '0'
    );
\add_ln1040_reg_2193_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1040_fu_1287_p2(8),
      Q => add_ln1040_reg_2193(8),
      R => '0'
    );
\add_ln1040_reg_2193_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln1040_fu_1287_p2(9),
      Q => add_ln1040_reg_2193(9),
      R => '0'
    );
\and_ln1052_reg_1968_pp0_iter3_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => and_ln1052_fu_639_p2,
      Q => \and_ln1052_reg_1968_pp0_iter3_reg_reg[0]_srl4_n_5\
    );
\and_ln1052_reg_1968_pp0_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \and_ln1052_reg_1968_pp0_iter3_reg_reg[0]_srl4_n_5\,
      Q => and_ln1052_reg_1968_pp0_iter4_reg,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => SR(0)
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => SR(0)
    );
\ap_enable_reg_pp0_iter3_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3B080000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => ap_rst_n,
      O => \ap_enable_reg_pp0_iter3_i_1__0_n_5\
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_enable_reg_pp0_iter3_i_1__0_n_5\,
      Q => ap_enable_reg_pp0_iter3,
      R => '0'
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => SR(0)
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => SR(0)
    );
ap_loop_exit_ready_pp0_iter3_reg_reg_srl3: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_5
    );
\ap_loop_exit_ready_pp0_iter4_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter3_reg_reg_srl3_n_5,
      Q => ap_loop_exit_ready_pp0_iter4_reg,
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => cmp59_i_reg_465,
      I1 => icmp_ln891_reg_1929,
      I2 => \icmp_ln881_reg_1925_reg_n_5_[0]\,
      O => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371[7]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_424,
      D => lineBuffer_U_n_57,
      Q => ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_424,
      D => lineBuffer_U_n_56,
      Q => ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_424,
      D => lineBuffer_U_n_55,
      Q => ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_424,
      D => lineBuffer_U_n_54,
      Q => ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_424,
      D => lineBuffer_U_n_53,
      Q => ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_424,
      D => lineBuffer_U_n_52,
      Q => ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_424,
      D => lineBuffer_U_n_51,
      Q => ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_424,
      D => lineBuffer_U_n_50,
      Q => ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_424,
      D => lineBuffer_U_n_49,
      Q => ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_424,
      D => lineBuffer_U_n_48,
      Q => ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_424,
      D => lineBuffer_U_n_47,
      Q => ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_424,
      D => lineBuffer_U_n_46,
      Q => ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_424,
      D => lineBuffer_U_n_45,
      Q => ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_424,
      D => lineBuffer_U_n_44,
      Q => ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_424,
      D => lineBuffer_U_n_43,
      Q => ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_424,
      D => lineBuffer_U_n_42,
      Q => ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_424,
      D => lineBuffer_U_n_41,
      Q => ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_424,
      D => lineBuffer_U_n_40,
      Q => ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_424,
      D => lineBuffer_U_n_39,
      Q => ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_424,
      D => lineBuffer_U_n_38,
      Q => ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_424,
      D => lineBuffer_U_n_37,
      Q => ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_424,
      D => lineBuffer_U_n_36,
      Q => ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_424,
      D => lineBuffer_U_n_35,
      Q => ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_424,
      D => lineBuffer_U_n_34,
      Q => ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_down_1_reg_437[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380(0),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => p_0_0_01184_217501779_i_fu_188(0),
      O => \ap_phi_reg_pp0_iter3_down_1_reg_437[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_1_reg_437[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380(1),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => p_0_0_01184_217501779_i_fu_188(1),
      O => \ap_phi_reg_pp0_iter3_down_1_reg_437[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_1_reg_437[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380(2),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => p_0_0_01184_217501779_i_fu_188(2),
      O => \ap_phi_reg_pp0_iter3_down_1_reg_437[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_1_reg_437[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380(3),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => p_0_0_01184_217501779_i_fu_188(3),
      O => \ap_phi_reg_pp0_iter3_down_1_reg_437[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_1_reg_437[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380(4),
      I3 => cmp161_i_reg_1945_pp0_iter1_reg,
      I4 => p_0_0_01184_217501779_i_fu_188(4),
      O => \ap_phi_reg_pp0_iter3_down_1_reg_437[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_1_reg_437[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380(5),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => p_0_0_01184_217501779_i_fu_188(5),
      O => \ap_phi_reg_pp0_iter3_down_1_reg_437[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_1_reg_437[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380(6),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => p_0_0_01184_217501779_i_fu_188(6),
      O => \ap_phi_reg_pp0_iter3_down_1_reg_437[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_1_reg_437[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380(7),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => p_0_0_01184_217501779_i_fu_188(7),
      O => \ap_phi_reg_pp0_iter3_down_1_reg_437[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_1_reg_437_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_down_1_reg_437[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_down_1_reg_437(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_down_1_reg_437_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_down_1_reg_437[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_down_1_reg_437(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_down_1_reg_437_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_down_1_reg_437[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_down_1_reg_437(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_down_1_reg_437_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_down_1_reg_437[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_down_1_reg_437(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_down_1_reg_437_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_down_1_reg_437[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_down_1_reg_437(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_down_1_reg_437_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_down_1_reg_437[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_down_1_reg_437(5),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_1_reg_437_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_down_1_reg_437[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_down_1_reg_437(6),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_1_reg_437_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_down_1_reg_437[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_down_1_reg_437(7),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_2_reg_428[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371(0),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => p_0_0_01183_217521781_i_fu_192(0),
      O => \ap_phi_reg_pp0_iter3_down_2_reg_428[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_2_reg_428[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371(1),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => p_0_0_01183_217521781_i_fu_192(1),
      O => \ap_phi_reg_pp0_iter3_down_2_reg_428[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_2_reg_428[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371(2),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => p_0_0_01183_217521781_i_fu_192(2),
      O => \ap_phi_reg_pp0_iter3_down_2_reg_428[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_2_reg_428[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371(3),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => p_0_0_01183_217521781_i_fu_192(3),
      O => \ap_phi_reg_pp0_iter3_down_2_reg_428[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_2_reg_428[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371(4),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => p_0_0_01183_217521781_i_fu_192(4),
      O => \ap_phi_reg_pp0_iter3_down_2_reg_428[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_2_reg_428[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371(5),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => p_0_0_01183_217521781_i_fu_192(5),
      O => \ap_phi_reg_pp0_iter3_down_2_reg_428[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_2_reg_428[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371(6),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => p_0_0_01183_217521781_i_fu_192(6),
      O => \ap_phi_reg_pp0_iter3_down_2_reg_428[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      O => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371(7),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => p_0_0_01183_217521781_i_fu_192(7),
      O => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter3_down_2_reg_428_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_down_2_reg_428[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_down_2_reg_428(0),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_2_reg_428_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_down_2_reg_428[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_down_2_reg_428(1),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_2_reg_428_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_down_2_reg_428[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_down_2_reg_428(2),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_2_reg_428_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_down_2_reg_428[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_down_2_reg_428(3),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_2_reg_428_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_down_2_reg_428[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_down_2_reg_428(4),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_2_reg_428_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_down_2_reg_428[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_down_2_reg_428(5),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_2_reg_428_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_down_2_reg_428[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_down_2_reg_428(6),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_2_reg_428_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_2_n_5\,
      Q => ap_phi_reg_pp0_iter3_down_2_reg_428(7),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_reg_446[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389(0),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => p_0_0_01185_217481777_i_fu_184(0),
      O => \ap_phi_reg_pp0_iter3_down_reg_446[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_reg_446[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389(1),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => p_0_0_01185_217481777_i_fu_184(1),
      O => \ap_phi_reg_pp0_iter3_down_reg_446[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_reg_446[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389(2),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => p_0_0_01185_217481777_i_fu_184(2),
      O => \ap_phi_reg_pp0_iter3_down_reg_446[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_reg_446[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389(3),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => p_0_0_01185_217481777_i_fu_184(3),
      O => \ap_phi_reg_pp0_iter3_down_reg_446[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_reg_446[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389(4),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => p_0_0_01185_217481777_i_fu_184(4),
      O => \ap_phi_reg_pp0_iter3_down_reg_446[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_reg_446[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389(5),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => p_0_0_01185_217481777_i_fu_184(5),
      O => \ap_phi_reg_pp0_iter3_down_reg_446[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_reg_446[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389(6),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => p_0_0_01185_217481777_i_fu_184(6),
      O => \ap_phi_reg_pp0_iter3_down_reg_446[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_reg_446[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389(7),
      I1 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => p_0_0_01185_217481777_i_fu_184(7),
      O => \ap_phi_reg_pp0_iter3_down_reg_446[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_reg_446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_down_reg_446[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_down_reg_446(0),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_reg_446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_down_reg_446[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_down_reg_446(1),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_reg_446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_down_reg_446[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_down_reg_446(2),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_reg_446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_down_reg_446[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_down_reg_446(3),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_reg_446_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_down_reg_446[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_down_reg_446(4),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_reg_446_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_down_reg_446[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_down_reg_446(5),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_reg_446_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_down_reg_446[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_down_reg_446(6),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_down_reg_446_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_down_reg_446[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_down_reg_446(7),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_1_reg_464[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => tmp_i1_reg_1981(0),
      I1 => cmp161_i_reg_1945_pp0_iter1_reg,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => p_0_1_0_0_011561681_i_fu_200(0),
      O => \ap_phi_reg_pp0_iter3_left_1_reg_464[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_1_reg_464[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => tmp_i1_reg_1981(1),
      I1 => cmp161_i_reg_1945_pp0_iter1_reg,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => p_0_1_0_0_011561681_i_fu_200(1),
      O => \ap_phi_reg_pp0_iter3_left_1_reg_464[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_1_reg_464[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => tmp_i1_reg_1981(2),
      I1 => cmp161_i_reg_1945_pp0_iter1_reg,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => p_0_1_0_0_011561681_i_fu_200(2),
      O => \ap_phi_reg_pp0_iter3_left_1_reg_464[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_1_reg_464[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => tmp_i1_reg_1981(3),
      I1 => cmp161_i_reg_1945_pp0_iter1_reg,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => p_0_1_0_0_011561681_i_fu_200(3),
      O => \ap_phi_reg_pp0_iter3_left_1_reg_464[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_1_reg_464[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => tmp_i1_reg_1981(4),
      I1 => cmp161_i_reg_1945_pp0_iter1_reg,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => p_0_1_0_0_011561681_i_fu_200(4),
      O => \ap_phi_reg_pp0_iter3_left_1_reg_464[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_1_reg_464[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => tmp_i1_reg_1981(5),
      I1 => cmp161_i_reg_1945_pp0_iter1_reg,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => p_0_1_0_0_011561681_i_fu_200(5),
      O => \ap_phi_reg_pp0_iter3_left_1_reg_464[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_1_reg_464[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => tmp_i1_reg_1981(6),
      I1 => cmp161_i_reg_1945_pp0_iter1_reg,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => p_0_1_0_0_011561681_i_fu_200(6),
      O => \ap_phi_reg_pp0_iter3_left_1_reg_464[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_1_reg_464[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => tmp_i1_reg_1981(7),
      I1 => cmp161_i_reg_1945_pp0_iter1_reg,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => p_0_1_0_0_011561681_i_fu_200(7),
      O => \ap_phi_reg_pp0_iter3_left_1_reg_464[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_1_reg_464_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_left_1_reg_464[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_1_reg_464(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_1_reg_464_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_left_1_reg_464[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_1_reg_464(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_1_reg_464_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_left_1_reg_464[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_1_reg_464(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_1_reg_464_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_left_1_reg_464[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_1_reg_464(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_1_reg_464_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_left_1_reg_464[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_1_reg_464(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_1_reg_464_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_left_1_reg_464[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_1_reg_464(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_1_reg_464_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_left_1_reg_464[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_1_reg_464(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_1_reg_464_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_left_1_reg_464[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_1_reg_464(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_2_reg_455[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => tmp_1_i2_reg_1990(0),
      I1 => cmp161_i_reg_1945_pp0_iter1_reg,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => \p_0_2_0_0_011571684_i_fu_204__0\(0),
      O => \ap_phi_reg_pp0_iter3_left_2_reg_455[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_2_reg_455[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => tmp_1_i2_reg_1990(1),
      I1 => cmp161_i_reg_1945_pp0_iter1_reg,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => \p_0_2_0_0_011571684_i_fu_204__0\(1),
      O => \ap_phi_reg_pp0_iter3_left_2_reg_455[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_2_reg_455[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => tmp_1_i2_reg_1990(2),
      I1 => cmp161_i_reg_1945_pp0_iter1_reg,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => \p_0_2_0_0_011571684_i_fu_204__0\(2),
      O => \ap_phi_reg_pp0_iter3_left_2_reg_455[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_2_reg_455[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => tmp_1_i2_reg_1990(3),
      I1 => cmp161_i_reg_1945_pp0_iter1_reg,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => \p_0_2_0_0_011571684_i_fu_204__0\(3),
      O => \ap_phi_reg_pp0_iter3_left_2_reg_455[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_2_reg_455[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => tmp_1_i2_reg_1990(4),
      I1 => cmp161_i_reg_1945_pp0_iter1_reg,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => \p_0_2_0_0_011571684_i_fu_204__0\(4),
      O => \ap_phi_reg_pp0_iter3_left_2_reg_455[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_2_reg_455[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => tmp_1_i2_reg_1990(5),
      I1 => cmp161_i_reg_1945_pp0_iter1_reg,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => \p_0_2_0_0_011571684_i_fu_204__0\(5),
      O => \ap_phi_reg_pp0_iter3_left_2_reg_455[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_2_reg_455[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => tmp_1_i2_reg_1990(6),
      I1 => cmp161_i_reg_1945_pp0_iter1_reg,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => \p_0_2_0_0_011571684_i_fu_204__0\(6),
      O => \ap_phi_reg_pp0_iter3_left_2_reg_455[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_2_reg_455[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => tmp_1_i2_reg_1990(7),
      I1 => cmp161_i_reg_1945_pp0_iter1_reg,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => \p_0_2_0_0_011571684_i_fu_204__0\(7),
      O => \ap_phi_reg_pp0_iter3_left_2_reg_455[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_2_reg_455_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_left_2_reg_455[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_2_reg_455(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_2_reg_455_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_left_2_reg_455[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_2_reg_455(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_2_reg_455_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_left_2_reg_455[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_2_reg_455(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_2_reg_455_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_left_2_reg_455[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_2_reg_455(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_2_reg_455_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_left_2_reg_455[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_2_reg_455(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_2_reg_455_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_left_2_reg_455[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_2_reg_455(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_2_reg_455_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_left_2_reg_455[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_2_reg_455(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_2_reg_455_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_left_2_reg_455[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_2_reg_455(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_reg_473[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => trunc_ln902_reg_1972(0),
      I1 => cmp161_i_reg_1945_pp0_iter1_reg,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[0]\,
      O => \ap_phi_reg_pp0_iter3_left_reg_473[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_reg_473[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => trunc_ln902_reg_1972(1),
      I1 => cmp161_i_reg_1945_pp0_iter1_reg,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[1]\,
      O => \ap_phi_reg_pp0_iter3_left_reg_473[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_reg_473[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => trunc_ln902_reg_1972(2),
      I1 => cmp161_i_reg_1945_pp0_iter1_reg,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[2]\,
      O => \ap_phi_reg_pp0_iter3_left_reg_473[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_reg_473[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => trunc_ln902_reg_1972(3),
      I1 => cmp161_i_reg_1945_pp0_iter1_reg,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[3]\,
      O => \ap_phi_reg_pp0_iter3_left_reg_473[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_reg_473[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => trunc_ln902_reg_1972(4),
      I1 => cmp161_i_reg_1945_pp0_iter1_reg,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[4]\,
      O => \ap_phi_reg_pp0_iter3_left_reg_473[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_reg_473[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => trunc_ln902_reg_1972(5),
      I1 => cmp161_i_reg_1945_pp0_iter1_reg,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[5]\,
      O => \ap_phi_reg_pp0_iter3_left_reg_473[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_reg_473[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => trunc_ln902_reg_1972(6),
      I1 => cmp161_i_reg_1945_pp0_iter1_reg,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[6]\,
      O => \ap_phi_reg_pp0_iter3_left_reg_473[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_reg_473[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B0F0800"
    )
        port map (
      I0 => trunc_ln902_reg_1972(7),
      I1 => cmp161_i_reg_1945_pp0_iter1_reg,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I4 => \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[7]\,
      O => \ap_phi_reg_pp0_iter3_left_reg_473[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_left_reg_473_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_left_reg_473[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_reg_473(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_reg_473_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_left_reg_473[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_reg_473(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_reg_473_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_left_reg_473[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_reg_473(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_reg_473_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_left_reg_473[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_reg_473(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_reg_473_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_left_reg_473[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_reg_473(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_reg_473_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_left_reg_473[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_reg_473(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_reg_473_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_left_reg_473[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_reg_473(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_left_reg_473_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \ap_phi_reg_pp0_iter3_left_reg_473[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_left_reg_473(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_up_1_reg_491_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lineBuffer_2_U_n_47,
      Q => ap_phi_reg_pp0_iter3_up_1_reg_491(0),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_up_1_reg_491_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lineBuffer_2_U_n_48,
      Q => ap_phi_reg_pp0_iter3_up_1_reg_491(1),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_up_1_reg_491_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lineBuffer_2_U_n_49,
      Q => ap_phi_reg_pp0_iter3_up_1_reg_491(2),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_up_1_reg_491_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lineBuffer_2_U_n_50,
      Q => ap_phi_reg_pp0_iter3_up_1_reg_491(3),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_up_1_reg_491_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lineBuffer_2_U_n_51,
      Q => ap_phi_reg_pp0_iter3_up_1_reg_491(4),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_up_1_reg_491_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lineBuffer_2_U_n_52,
      Q => ap_phi_reg_pp0_iter3_up_1_reg_491(5),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_up_1_reg_491_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lineBuffer_2_U_n_53,
      Q => ap_phi_reg_pp0_iter3_up_1_reg_491(6),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_up_1_reg_491_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lineBuffer_2_U_n_37,
      Q => ap_phi_reg_pp0_iter3_up_1_reg_491(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_up_2_reg_482_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lineBuffer_2_U_n_45,
      Q => ap_phi_reg_pp0_iter3_up_2_reg_482(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_up_2_reg_482_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lineBuffer_2_U_n_44,
      Q => ap_phi_reg_pp0_iter3_up_2_reg_482(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_up_2_reg_482_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lineBuffer_2_U_n_43,
      Q => ap_phi_reg_pp0_iter3_up_2_reg_482(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_up_2_reg_482_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lineBuffer_2_U_n_42,
      Q => ap_phi_reg_pp0_iter3_up_2_reg_482(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_up_2_reg_482_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lineBuffer_2_U_n_41,
      Q => ap_phi_reg_pp0_iter3_up_2_reg_482(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_up_2_reg_482_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lineBuffer_2_U_n_40,
      Q => ap_phi_reg_pp0_iter3_up_2_reg_482(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_up_2_reg_482_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lineBuffer_2_U_n_39,
      Q => ap_phi_reg_pp0_iter3_up_2_reg_482(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_up_2_reg_482_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lineBuffer_2_U_n_38,
      Q => ap_phi_reg_pp0_iter3_up_2_reg_482(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_up_reg_500_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lineBuffer_2_U_n_12,
      Q => ap_phi_reg_pp0_iter3_up_reg_500(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_up_reg_500_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lineBuffer_2_U_n_11,
      Q => ap_phi_reg_pp0_iter3_up_reg_500(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_up_reg_500_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lineBuffer_2_U_n_10,
      Q => ap_phi_reg_pp0_iter3_up_reg_500(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_up_reg_500_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lineBuffer_2_U_n_9,
      Q => ap_phi_reg_pp0_iter3_up_reg_500(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_up_reg_500_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lineBuffer_2_U_n_8,
      Q => ap_phi_reg_pp0_iter3_up_reg_500(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_up_reg_500_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lineBuffer_2_U_n_7,
      Q => ap_phi_reg_pp0_iter3_up_reg_500(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_up_reg_500_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lineBuffer_2_U_n_6,
      Q => ap_phi_reg_pp0_iter3_up_reg_500(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_up_reg_500_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => lineBuffer_2_U_n_46,
      Q => ap_phi_reg_pp0_iter3_up_reg_500(7),
      R => \ap_phi_reg_pp0_iter3_down_2_reg_428[7]_i_1_n_5\
    );
b_2_fu_1613_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => b_2_fu_1613_p2_carry_n_5,
      CO(6) => b_2_fu_1613_p2_carry_n_6,
      CO(5) => b_2_fu_1613_p2_carry_n_7,
      CO(4) => b_2_fu_1613_p2_carry_n_8,
      CO(3) => b_2_fu_1613_p2_carry_n_9,
      CO(2) => b_2_fu_1613_p2_carry_n_10,
      CO(1) => b_2_fu_1613_p2_carry_n_11,
      CO(0) => b_2_fu_1613_p2_carry_n_12,
      DI(7 downto 0) => pix_7_reg_408_pp0_iter3_reg(7 downto 0),
      O(7 downto 0) => b_2_fu_1613_p2(7 downto 0),
      S(7) => b_2_fu_1613_p2_carry_i_1_n_5,
      S(6) => b_2_fu_1613_p2_carry_i_2_n_5,
      S(5) => b_2_fu_1613_p2_carry_i_3_n_5,
      S(4) => b_2_fu_1613_p2_carry_i_4_n_5,
      S(3) => b_2_fu_1613_p2_carry_i_5_n_5,
      S(2) => b_2_fu_1613_p2_carry_i_6_n_5,
      S(1) => b_2_fu_1613_p2_carry_i_7_n_5,
      S(0) => b_2_fu_1613_p2_carry_i_8_n_5
    );
\b_2_fu_1613_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => b_2_fu_1613_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_b_2_fu_1613_p2_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \b_2_fu_1613_p2_carry__0_n_10\,
      CO(1) => \b_2_fu_1613_p2_carry__0_n_11\,
      CO(0) => \b_2_fu_1613_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000100",
      O(7 downto 4) => \NLW_b_2_fu_1613_p2_carry__0_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => b_2_fu_1613_p2(11 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \b_2_fu_1613_p2_carry__0_i_1_n_5\,
      S(1) => \b_2_fu_1613_p2_carry__0_i_2_n_5\,
      S(0) => \b_2_fu_1613_p2_carry__0_i_3_n_5\
    );
\b_2_fu_1613_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFF6F0F6F0F6FF"
    )
        port map (
      I0 => trunc_ln1040_2_i_reg_2199(8),
      I1 => \b_2_fu_1613_p2_carry__0_i_4_n_5\,
      I2 => \b_2_fu_1613_p2_carry__0_i_5_n_5\,
      I3 => \p_2_out__1_carry__0_n_11\,
      I4 => \b_2_fu_1613_p2_carry__0_i_6_n_5\,
      I5 => \b_2_fu_1613_p2_carry__0_i_7_n_5\,
      O => \b_2_fu_1613_p2_carry__0_i_1_n_5\
    );
\b_2_fu_1613_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBF0FF"
    )
        port map (
      I0 => \b_2_fu_1613_p2_carry__0_i_4_n_5\,
      I1 => add_ln1040_reg_2193(9),
      I2 => \b_2_fu_1613_p2_carry__0_i_7_n_5\,
      I3 => add_ln1034_reg_2175(9),
      I4 => \p_2_out__1_carry__0_n_11\,
      O => \b_2_fu_1613_p2_carry__0_i_2_n_5\
    );
\b_2_fu_1613_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFF6F0F6F0F6FF"
    )
        port map (
      I0 => trunc_ln1040_2_i_reg_2199(8),
      I1 => \b_2_fu_1613_p2_carry__0_i_8_n_5\,
      I2 => \b_2_fu_1613_p2_carry__0_i_5_n_5\,
      I3 => \p_2_out__1_carry__0_n_11\,
      I4 => \b_2_fu_1613_p2_carry__0_i_6_n_5\,
      I5 => \b_2_fu_1613_p2_carry__0_i_9_n_5\,
      O => \b_2_fu_1613_p2_carry__0_i_3_n_5\
    );
\b_2_fu_1613_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => trunc_ln1040_2_i_reg_2199(8),
      I1 => trunc_ln1040_2_i_reg_2199(7),
      I2 => b_2_fu_1613_p2_carry_i_26_n_5,
      I3 => trunc_ln1040_2_i_reg_2199(6),
      O => \b_2_fu_1613_p2_carry__0_i_4_n_5\
    );
\b_2_fu_1613_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => add_ln1040_reg_2193(9),
      I1 => \p_2_out__1_carry__0_n_11\,
      I2 => add_ln1034_reg_2175(9),
      O => \b_2_fu_1613_p2_carry__0_i_5_n_5\
    );
\b_2_fu_1613_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0010"
    )
        port map (
      I0 => add_ln1034_reg_2175(8),
      I1 => add_ln1034_reg_2175(6),
      I2 => b_2_fu_1613_p2_carry_i_24_n_5,
      I3 => add_ln1034_reg_2175(7),
      I4 => add_ln1034_reg_2175(9),
      O => \b_2_fu_1613_p2_carry__0_i_6_n_5\
    );
\b_2_fu_1613_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33B3333333333E33"
    )
        port map (
      I0 => b_2_fu_1613_p2_carry_i_25_n_5,
      I1 => add_ln1034_reg_2175(9),
      I2 => add_ln1034_reg_2175(7),
      I3 => b_2_fu_1613_p2_carry_i_24_n_5,
      I4 => add_ln1034_reg_2175(6),
      I5 => add_ln1034_reg_2175(8),
      O => \b_2_fu_1613_p2_carry__0_i_7_n_5\
    );
\b_2_fu_1613_p2_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => trunc_ln1040_2_i_reg_2199(6),
      I1 => b_2_fu_1613_p2_carry_i_26_n_5,
      I2 => trunc_ln1040_2_i_reg_2199(7),
      O => \b_2_fu_1613_p2_carry__0_i_8_n_5\
    );
\b_2_fu_1613_p2_carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08001000"
    )
        port map (
      I0 => add_ln1034_reg_2175(8),
      I1 => add_ln1034_reg_2175(6),
      I2 => b_2_fu_1613_p2_carry_i_24_n_5,
      I3 => b_2_fu_1613_p2_carry_i_25_n_5,
      I4 => add_ln1034_reg_2175(7),
      O => \b_2_fu_1613_p2_carry__0_i_9_n_5\
    );
b_2_fu_1613_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => pix_7_reg_408_pp0_iter3_reg(7),
      I1 => b_2_fu_1613_p2_carry_i_9_n_5,
      I2 => \p_2_out__1_carry__0_n_11\,
      I3 => b_2_fu_1613_p2_carry_i_10_n_5,
      O => b_2_fu_1613_p2_carry_i_1_n_5
    );
b_2_fu_1613_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3550C55"
    )
        port map (
      I0 => add_ln1040_reg_2193(8),
      I1 => b_2_fu_1613_p2_carry_i_26_n_5,
      I2 => trunc_ln1040_2_i_reg_2199(6),
      I3 => add_ln1040_reg_2193(9),
      I4 => trunc_ln1040_2_i_reg_2199(7),
      O => b_2_fu_1613_p2_carry_i_10_n_5
    );
b_2_fu_1613_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2D0F4B0F"
    )
        port map (
      I0 => add_ln1034_reg_2175(6),
      I1 => b_2_fu_1613_p2_carry_i_24_n_5,
      I2 => add_ln1034_reg_2175(7),
      I3 => add_ln1034_reg_2175(9),
      I4 => b_2_fu_1613_p2_carry_i_25_n_5,
      O => b_2_fu_1613_p2_carry_i_11_n_5
    );
b_2_fu_1613_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"35C5"
    )
        port map (
      I0 => add_ln1040_reg_2193(7),
      I1 => b_2_fu_1613_p2_carry_i_26_n_5,
      I2 => add_ln1040_reg_2193(9),
      I3 => trunc_ln1040_2_i_reg_2199(6),
      O => b_2_fu_1613_p2_carry_i_12_n_5
    );
b_2_fu_1613_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6393"
    )
        port map (
      I0 => b_2_fu_1613_p2_carry_i_24_n_5,
      I1 => add_ln1034_reg_2175(6),
      I2 => add_ln1034_reg_2175(9),
      I3 => b_2_fu_1613_p2_carry_i_25_n_5,
      O => b_2_fu_1613_p2_carry_i_13_n_5
    );
b_2_fu_1613_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"35C5"
    )
        port map (
      I0 => add_ln1040_reg_2193(6),
      I1 => b_2_fu_1613_p2_carry_i_27_n_5,
      I2 => add_ln1040_reg_2193(9),
      I3 => trunc_ln1040_2_i_reg_2199(5),
      O => b_2_fu_1613_p2_carry_i_14_n_5
    );
b_2_fu_1613_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C535"
    )
        port map (
      I0 => add_ln1034_reg_2175(5),
      I1 => b_2_fu_1613_p2_carry_i_28_n_5,
      I2 => add_ln1034_reg_2175(9),
      I3 => b_2_fu_1613_p2_carry_i_29_n_5,
      O => b_2_fu_1613_p2_carry_i_15_n_5
    );
b_2_fu_1613_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"35C5"
    )
        port map (
      I0 => add_ln1040_reg_2193(5),
      I1 => b_2_fu_1613_p2_carry_i_30_n_5,
      I2 => add_ln1040_reg_2193(9),
      I3 => trunc_ln1040_2_i_reg_2199(4),
      O => b_2_fu_1613_p2_carry_i_16_n_5
    );
b_2_fu_1613_p2_carry_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF0000FFFF"
    )
        port map (
      I0 => add_ln1034_reg_2175(3),
      I1 => add_ln1034_reg_2175(1),
      I2 => add_ln1034_reg_2175(0),
      I3 => add_ln1034_reg_2175(2),
      I4 => add_ln1034_reg_2175(4),
      I5 => add_ln1034_reg_2175(9),
      O => b_2_fu_1613_p2_carry_i_17_n_5
    );
b_2_fu_1613_p2_carry_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC555500035555"
    )
        port map (
      I0 => add_ln1040_reg_2193(4),
      I1 => trunc_ln1040_2_i_reg_2199(1),
      I2 => trunc_ln1040_2_i_reg_2199(0),
      I3 => trunc_ln1040_2_i_reg_2199(2),
      I4 => add_ln1040_reg_2193(9),
      I5 => trunc_ln1040_2_i_reg_2199(3),
      O => b_2_fu_1613_p2_carry_i_18_n_5
    );
b_2_fu_1613_p2_carry_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F00FF"
    )
        port map (
      I0 => add_ln1034_reg_2175(2),
      I1 => add_ln1034_reg_2175(0),
      I2 => add_ln1034_reg_2175(1),
      I3 => add_ln1034_reg_2175(3),
      I4 => add_ln1034_reg_2175(9),
      O => b_2_fu_1613_p2_carry_i_19_n_5
    );
b_2_fu_1613_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => pix_7_reg_408_pp0_iter3_reg(6),
      I1 => b_2_fu_1613_p2_carry_i_11_n_5,
      I2 => \p_2_out__1_carry__0_n_11\,
      I3 => b_2_fu_1613_p2_carry_i_12_n_5,
      O => b_2_fu_1613_p2_carry_i_2_n_5
    );
b_2_fu_1613_p2_carry_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC550355"
    )
        port map (
      I0 => add_ln1040_reg_2193(3),
      I1 => trunc_ln1040_2_i_reg_2199(0),
      I2 => trunc_ln1040_2_i_reg_2199(1),
      I3 => add_ln1040_reg_2193(9),
      I4 => trunc_ln1040_2_i_reg_2199(2),
      O => b_2_fu_1613_p2_carry_i_20_n_5
    );
b_2_fu_1613_p2_carry_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"870F"
    )
        port map (
      I0 => add_ln1034_reg_2175(1),
      I1 => add_ln1034_reg_2175(0),
      I2 => add_ln1034_reg_2175(2),
      I3 => add_ln1034_reg_2175(9),
      O => b_2_fu_1613_p2_carry_i_21_n_5
    );
b_2_fu_1613_p2_carry_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D11D"
    )
        port map (
      I0 => add_ln1040_reg_2193(2),
      I1 => add_ln1040_reg_2193(9),
      I2 => trunc_ln1040_2_i_reg_2199(1),
      I3 => trunc_ln1040_2_i_reg_2199(0),
      O => b_2_fu_1613_p2_carry_i_22_n_5
    );
b_2_fu_1613_p2_carry_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2013"
    )
        port map (
      I0 => add_ln1034_reg_2175(0),
      I1 => \p_2_out__1_carry__0_n_11\,
      I2 => add_ln1034_reg_2175(9),
      I3 => add_ln1034_reg_2175(1),
      O => b_2_fu_1613_p2_carry_i_23_n_5
    );
b_2_fu_1613_p2_carry_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => add_ln1034_reg_2175(4),
      I1 => add_ln1034_reg_2175(2),
      I2 => add_ln1034_reg_2175(0),
      I3 => add_ln1034_reg_2175(1),
      I4 => add_ln1034_reg_2175(3),
      I5 => add_ln1034_reg_2175(5),
      O => b_2_fu_1613_p2_carry_i_24_n_5
    );
b_2_fu_1613_p2_carry_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000001"
    )
        port map (
      I0 => add_ln1034_reg_2175(5),
      I1 => add_ln1034_reg_2175(3),
      I2 => add_ln1034_reg_2175(1),
      I3 => add_ln1034_reg_2175(0),
      I4 => add_ln1034_reg_2175(2),
      I5 => add_ln1034_reg_2175(4),
      O => b_2_fu_1613_p2_carry_i_25_n_5
    );
b_2_fu_1613_p2_carry_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => trunc_ln1040_2_i_reg_2199(4),
      I1 => trunc_ln1040_2_i_reg_2199(2),
      I2 => trunc_ln1040_2_i_reg_2199(0),
      I3 => trunc_ln1040_2_i_reg_2199(1),
      I4 => trunc_ln1040_2_i_reg_2199(3),
      I5 => trunc_ln1040_2_i_reg_2199(5),
      O => b_2_fu_1613_p2_carry_i_26_n_5
    );
b_2_fu_1613_p2_carry_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => trunc_ln1040_2_i_reg_2199(3),
      I1 => trunc_ln1040_2_i_reg_2199(1),
      I2 => trunc_ln1040_2_i_reg_2199(0),
      I3 => trunc_ln1040_2_i_reg_2199(2),
      I4 => trunc_ln1040_2_i_reg_2199(4),
      O => b_2_fu_1613_p2_carry_i_27_n_5
    );
b_2_fu_1613_p2_carry_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => add_ln1034_reg_2175(4),
      I1 => add_ln1034_reg_2175(2),
      I2 => add_ln1034_reg_2175(0),
      I3 => add_ln1034_reg_2175(1),
      I4 => add_ln1034_reg_2175(3),
      I5 => add_ln1034_reg_2175(5),
      O => b_2_fu_1613_p2_carry_i_28_n_5
    );
b_2_fu_1613_p2_carry_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000001"
    )
        port map (
      I0 => add_ln1034_reg_2175(4),
      I1 => add_ln1034_reg_2175(2),
      I2 => add_ln1034_reg_2175(0),
      I3 => add_ln1034_reg_2175(1),
      I4 => add_ln1034_reg_2175(3),
      O => b_2_fu_1613_p2_carry_i_29_n_5
    );
b_2_fu_1613_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => pix_7_reg_408_pp0_iter3_reg(5),
      I1 => b_2_fu_1613_p2_carry_i_13_n_5,
      I2 => \p_2_out__1_carry__0_n_11\,
      I3 => b_2_fu_1613_p2_carry_i_14_n_5,
      O => b_2_fu_1613_p2_carry_i_3_n_5
    );
b_2_fu_1613_p2_carry_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => trunc_ln1040_2_i_reg_2199(2),
      I1 => trunc_ln1040_2_i_reg_2199(0),
      I2 => trunc_ln1040_2_i_reg_2199(1),
      I3 => trunc_ln1040_2_i_reg_2199(3),
      O => b_2_fu_1613_p2_carry_i_30_n_5
    );
b_2_fu_1613_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => pix_7_reg_408_pp0_iter3_reg(4),
      I1 => b_2_fu_1613_p2_carry_i_15_n_5,
      I2 => \p_2_out__1_carry__0_n_11\,
      I3 => b_2_fu_1613_p2_carry_i_16_n_5,
      O => b_2_fu_1613_p2_carry_i_4_n_5
    );
b_2_fu_1613_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => pix_7_reg_408_pp0_iter3_reg(3),
      I1 => b_2_fu_1613_p2_carry_i_17_n_5,
      I2 => \p_2_out__1_carry__0_n_11\,
      I3 => b_2_fu_1613_p2_carry_i_18_n_5,
      O => b_2_fu_1613_p2_carry_i_5_n_5
    );
b_2_fu_1613_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => pix_7_reg_408_pp0_iter3_reg(2),
      I1 => b_2_fu_1613_p2_carry_i_19_n_5,
      I2 => \p_2_out__1_carry__0_n_11\,
      I3 => b_2_fu_1613_p2_carry_i_20_n_5,
      O => b_2_fu_1613_p2_carry_i_6_n_5
    );
b_2_fu_1613_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => pix_7_reg_408_pp0_iter3_reg(1),
      I1 => b_2_fu_1613_p2_carry_i_21_n_5,
      I2 => \p_2_out__1_carry__0_n_11\,
      I3 => b_2_fu_1613_p2_carry_i_22_n_5,
      O => b_2_fu_1613_p2_carry_i_7_n_5
    );
b_2_fu_1613_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566666665665566"
    )
        port map (
      I0 => pix_7_reg_408_pp0_iter3_reg(0),
      I1 => b_2_fu_1613_p2_carry_i_23_n_5,
      I2 => trunc_ln1040_2_i_reg_2199(0),
      I3 => \p_2_out__1_carry__0_n_11\,
      I4 => add_ln1040_reg_2193(9),
      I5 => add_ln1040_reg_2193(1),
      O => b_2_fu_1613_p2_carry_i_8_n_5
    );
b_2_fu_1613_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20DF00FF04FB00FF"
    )
        port map (
      I0 => add_ln1034_reg_2175(7),
      I1 => b_2_fu_1613_p2_carry_i_24_n_5,
      I2 => add_ln1034_reg_2175(6),
      I3 => add_ln1034_reg_2175(8),
      I4 => add_ln1034_reg_2175(9),
      I5 => b_2_fu_1613_p2_carry_i_25_n_5,
      O => b_2_fu_1613_p2_carry_i_9_n_5
    );
\b_2_reg_2209_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_2_fu_1613_p2(0),
      Q => \b_2_reg_2209_reg_n_5_[0]\,
      R => '0'
    );
\b_2_reg_2209_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_2_fu_1613_p2(11),
      Q => tmp_24_fu_1684_p3,
      R => '0'
    );
\b_2_reg_2209_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_2_fu_1613_p2(1),
      Q => \b_2_reg_2209_reg_n_5_[1]\,
      R => '0'
    );
\b_2_reg_2209_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_2_fu_1613_p2(2),
      Q => \b_2_reg_2209_reg_n_5_[2]\,
      R => '0'
    );
\b_2_reg_2209_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_2_fu_1613_p2(3),
      Q => \b_2_reg_2209_reg_n_5_[3]\,
      R => '0'
    );
\b_2_reg_2209_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_2_fu_1613_p2(4),
      Q => \b_2_reg_2209_reg_n_5_[4]\,
      R => '0'
    );
\b_2_reg_2209_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_2_fu_1613_p2(5),
      Q => \b_2_reg_2209_reg_n_5_[5]\,
      R => '0'
    );
\b_2_reg_2209_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_2_fu_1613_p2(6),
      Q => \b_2_reg_2209_reg_n_5_[6]\,
      R => '0'
    );
\b_2_reg_2209_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_2_fu_1613_p2(7),
      Q => \b_2_reg_2209_reg_n_5_[7]\,
      R => '0'
    );
\cmp161_i_reg_1945_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \cmp161_i_reg_1945_reg_n_5_[0]\,
      Q => cmp161_i_reg_1945_pp0_iter1_reg,
      R => '0'
    );
\cmp161_i_reg_1945_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \cmp161_i_reg_1945_reg_n_5_[0]\,
      R => '0'
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000080000000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => lineBuffer_U_n_33,
      I3 => Q(1),
      I4 => imgRB_empty_n,
      I5 => push_2,
      O => p_6_in_1
    );
flow_control_loop_pipe_sequential_init_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_10
     port map (
      ADDRBWRADDR(11 downto 10) => lineBuffer_address1(11 downto 10),
      ADDRBWRADDR(9) => flow_control_loop_pipe_sequential_init_U_n_122,
      ADDRBWRADDR(8 downto 0) => lineBuffer_address1(8 downto 0),
      D(1 downto 0) => D(1 downto 0),
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_107,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_108,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_109,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_110,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_111,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_112,
      E(0) => x_fu_156,
      Q(1 downto 0) => Q(1 downto 0),
      S(5) => flow_control_loop_pipe_sequential_init_U_n_113,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_114,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_115,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_116,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_117,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_118,
      SR(0) => SR(0),
      and_ln1052_fu_639_p2 => and_ln1052_fu_639_p2,
      \ap_CS_fsm_reg[1]\(0) => \ap_CS_fsm_reg[1]\(0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg(0) => p_0_0_0_0_011551678_i_fu_196,
      ap_enable_reg_pp0_iter2_reg_0(0) => p_0_0_0116117581769_i_fu_168,
      ap_loop_exit_ready_pp0_iter4_reg => ap_loop_exit_ready_pp0_iter4_reg,
      ap_rst_n => ap_rst_n,
      cmp161_i_reg_1945_pp0_iter1_reg => cmp161_i_reg_1945_pp0_iter1_reg,
      \cmp161_i_reg_1945_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \cmp161_i_reg_1945_reg[0]_0\ => \cmp161_i_reg_1945_reg_n_5_[0]\,
      cmp203_i_reg_470 => cmp203_i_reg_470,
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_ready,
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_133,
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_134,
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_1 => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg,
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg_2 => flow_control_loop_pipe_sequential_init_U_n_139,
      icmp_ln1014_fu_627_p2 => icmp_ln1014_fu_627_p2,
      \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0\ => \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_2_n_5\,
      \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_0\(0) => \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_2_0\(0),
      icmp_ln881_fu_577_p2 => icmp_ln881_fu_577_p2,
      \icmp_ln881_reg_1925_reg[0]\(11 downto 0) => \icmp_ln881_reg_1925_reg[0]_0\(11 downto 0),
      icmp_ln891_reg_1929_pp0_iter1_reg => icmp_ln891_reg_1929_pp0_iter1_reg,
      \icmp_ln891_reg_1929_reg[0]\(11 downto 0) => \icmp_ln891_reg_1929_reg[0]_0\(11 downto 0),
      \p_0_0_0116117581769_i_fu_168_reg[7]\(7 downto 0) => \p_0_0_0116117581769_i_fu_168_reg[7]_0\(7 downto 0),
      \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_83,
      \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_84,
      \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_85,
      \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_86,
      \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_87,
      \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_88,
      \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_89,
      \p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_90,
      \p_0_0_0116217561767_i_fu_164_reg[7]\(7 downto 0) => \p_0_0_0116217561767_i_fu_164_reg[7]_0\(7 downto 0),
      \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_75,
      \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_76,
      \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_77,
      \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_78,
      \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_79,
      \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_80,
      \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_81,
      \p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_82,
      \p_0_0_0116317541765_i_fu_160_reg[7]\(7 downto 0) => \p_0_0_0116317541765_i_fu_160_reg[7]_0\(7 downto 0),
      \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_27,
      \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_28,
      \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_29,
      \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_30,
      \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_31,
      \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_32,
      \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_33,
      \p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_34,
      \p_0_0_01183_217521781_i_fu_192_reg[7]\(7 downto 0) => \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(7 downto 0),
      \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(7 downto 0) => ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371(7 downto 0),
      \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_99,
      \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_100,
      \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_101,
      \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_102,
      \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_103,
      \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_104,
      \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_105,
      \p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_106,
      \p_0_0_01184_217501779_i_fu_188_reg[7]\(7 downto 0) => \p_0_0_01184_217501779_i_fu_188_reg[7]_0\(7 downto 0),
      \p_0_0_01184_217501779_i_fu_188_reg[7]_0\(7 downto 0) => ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380(7 downto 0),
      \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_91,
      \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_92,
      \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_93,
      \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_94,
      \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_95,
      \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_96,
      \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_97,
      \p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_98,
      \p_0_0_01185_217481777_i_fu_184_reg[7]\(7 downto 0) => \p_0_0_01185_217481777_i_fu_184_reg[7]_0\(7 downto 0),
      \p_0_0_01185_217481777_i_fu_184_reg[7]_0\(7 downto 0) => ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389(7 downto 0),
      \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_35,
      \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_36,
      \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_37,
      \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_38,
      \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_39,
      \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_40,
      \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_41,
      \p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_42,
      \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_19,
      \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_20,
      \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_21,
      \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_22,
      \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_23,
      \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_24,
      \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_25,
      \p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_26,
      \p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_11,
      \p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_12,
      \p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_13,
      \p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_14,
      \p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_15,
      \p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_16,
      \p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      \p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_18,
      \p_0_0_0_0_011551678_i_fu_196_reg[0]\ => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      \p_0_0_0_0_011551678_i_fu_196_reg[7]\(7 downto 0) => \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(7 downto 0),
      \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(7 downto 0) => trunc_ln902_reg_1972(7 downto 0),
      \p_0_0_0_0_011551678_i_fu_196_reg[7]_1\(7 downto 0) => \right_fu_172__0\(7 downto 0),
      \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_59,
      \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_60,
      \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_61,
      \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_62,
      \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_63,
      \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_64,
      \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_65,
      \p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_66,
      \p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_43,
      \p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_44,
      \p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_45,
      \p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_46,
      \p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_47,
      \p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_48,
      \p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_49,
      \p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_50,
      \p_0_1_0_0_011561681_i_fu_200_reg[7]\(7 downto 0) => \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(7 downto 0),
      \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(7 downto 0) => tmp_i1_reg_1981(7 downto 0),
      \p_0_1_0_0_011561681_i_fu_200_reg[7]_1\(7 downto 0) => right_1_fu_176(7 downto 0),
      \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_67,
      \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_68,
      \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_69,
      \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_70,
      \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_71,
      \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_72,
      \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_73,
      \p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_74,
      \p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_51,
      \p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_52,
      \p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_53,
      \p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_54,
      \p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_55,
      \p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_56,
      \p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_57,
      \p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_58,
      \p_0_2_0_0_011571684_i_fu_204_reg[7]\(7 downto 0) => \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(7 downto 0),
      \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(7 downto 0) => tmp_1_i2_reg_1990(7 downto 0),
      \p_0_2_0_0_011571684_i_fu_204_reg[7]_1\(7 downto 0) => right_2_fu_180(7 downto 0),
      q1(23 downto 0) => lineBuffer_2_q1(23 downto 0),
      ram_reg_bram_2(11) => \x_fu_156_reg_n_5_[11]\,
      ram_reg_bram_2(10) => \x_fu_156_reg_n_5_[10]\,
      ram_reg_bram_2(9) => \x_fu_156_reg_n_5_[9]\,
      ram_reg_bram_2(8) => \x_fu_156_reg_n_5_[8]\,
      ram_reg_bram_2(7) => \x_fu_156_reg_n_5_[7]\,
      ram_reg_bram_2(6) => \x_fu_156_reg_n_5_[6]\,
      ram_reg_bram_2(5) => \x_fu_156_reg_n_5_[5]\,
      ram_reg_bram_2(4) => \x_fu_156_reg_n_5_[4]\,
      ram_reg_bram_2(3) => \x_fu_156_reg_n_5_[3]\,
      ram_reg_bram_2(2) => \x_fu_156_reg_n_5_[2]\,
      ram_reg_bram_2(1) => \x_fu_156_reg_n_5_[1]\,
      ram_reg_bram_2(0) => \x_fu_156_reg_n_5_[0]\,
      \right_1_fu_176_reg[7]\(7 downto 0) => \right_1_fu_176_reg[7]_0\(7 downto 0),
      \right_2_fu_180_reg[7]\(7 downto 0) => \right_2_fu_180_reg[7]_0\(7 downto 0),
      \right_fu_172_reg[7]\(7 downto 0) => \right_fu_172_reg[7]_0\(7 downto 0),
      \x_fu_156_reg[11]\ => flow_control_loop_pipe_sequential_init_U_n_138,
      x_phase_reg_387 => x_phase_reg_387
    );
\icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln1014_fu_627_p2,
      Q => \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_n_5\
    );
\icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_3_n_5\,
      I1 => \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_4_n_5\,
      I2 => \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_2_0\(8),
      I3 => \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_2_0\(13),
      I4 => \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_2_0\(2),
      I5 => \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_2_0\(11),
      O => \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_2_n_5\
    );
\icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_2_0\(10),
      I1 => \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_2_0\(14),
      I2 => \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_2_0\(7),
      I3 => \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_2_0\(3),
      I4 => \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_2_0\(12),
      I5 => \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_2_0\(1),
      O => \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_3_n_5\
    );
\icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_2_0\(5),
      I1 => \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_2_0\(9),
      I2 => \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_2_0\(4),
      I3 => \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_2_0\(6),
      O => \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_4_n_5\
    );
\icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_n_5\,
      Q => icmp_ln1014_reg_1961_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln881_reg_1925_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln881_reg_1925_reg_n_5_[0]\,
      Q => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln881_reg_1925_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      Q => icmp_ln881_reg_1925_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln881_reg_1925_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln881_reg_1925_pp0_iter2_reg,
      Q => icmp_ln881_reg_1925_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln881_reg_1925_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln881_fu_577_p2,
      Q => \icmp_ln881_reg_1925_reg_n_5_[0]\,
      R => '0'
    );
icmp_ln891_fu_599_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_icmp_ln891_fu_599_p2_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => icmp_ln891_fu_599_p2,
      CO(4) => icmp_ln891_fu_599_p2_carry_n_8,
      CO(3) => icmp_ln891_fu_599_p2_carry_n_9,
      CO(2) => icmp_ln891_fu_599_p2_carry_n_10,
      CO(1) => icmp_ln891_fu_599_p2_carry_n_11,
      CO(0) => icmp_ln891_fu_599_p2_carry_n_12,
      DI(7 downto 6) => B"00",
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_107,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_108,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_109,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_110,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_111,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_112,
      O(7 downto 0) => NLW_icmp_ln891_fu_599_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => flow_control_loop_pipe_sequential_init_U_n_113,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_114,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_115,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_116,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_117,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_118
    );
\icmp_ln891_reg_1929_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln891_reg_1929,
      Q => icmp_ln891_reg_1929_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln891_reg_1929_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln891_fu_599_p2,
      Q => icmp_ln891_reg_1929,
      R => '0'
    );
lineBuffer_2_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_11
     port map (
      D(6) => lineBuffer_2_U_n_6,
      D(5) => lineBuffer_2_U_n_7,
      D(4) => lineBuffer_2_U_n_8,
      D(3) => lineBuffer_2_U_n_9,
      D(2) => lineBuffer_2_U_n_10,
      D(1) => lineBuffer_2_U_n_11,
      D(0) => lineBuffer_2_U_n_12,
      Q(7 downto 0) => p_0_0_0116317541765_i_fu_160(7 downto 0),
      WEA(0) => lineBuffer_U_n_5,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      \ap_phi_reg_pp0_iter3_up_1_reg_491_reg[7]\(7 downto 0) => p_0_0_0116217561767_i_fu_164(7 downto 0),
      \ap_phi_reg_pp0_iter3_up_2_reg_482_reg[7]\(7) => \p_0_0_0116117581769_i_fu_168_reg_n_5_[7]\,
      \ap_phi_reg_pp0_iter3_up_2_reg_482_reg[7]\(6) => \p_0_0_0116117581769_i_fu_168_reg_n_5_[6]\,
      \ap_phi_reg_pp0_iter3_up_2_reg_482_reg[7]\(5) => \p_0_0_0116117581769_i_fu_168_reg_n_5_[5]\,
      \ap_phi_reg_pp0_iter3_up_2_reg_482_reg[7]\(4) => \p_0_0_0116117581769_i_fu_168_reg_n_5_[4]\,
      \ap_phi_reg_pp0_iter3_up_2_reg_482_reg[7]\(3) => \p_0_0_0116117581769_i_fu_168_reg_n_5_[3]\,
      \ap_phi_reg_pp0_iter3_up_2_reg_482_reg[7]\(2) => \p_0_0_0116117581769_i_fu_168_reg_n_5_[2]\,
      \ap_phi_reg_pp0_iter3_up_2_reg_482_reg[7]\(1) => \p_0_0_0116117581769_i_fu_168_reg_n_5_[1]\,
      \ap_phi_reg_pp0_iter3_up_2_reg_482_reg[7]\(0) => \p_0_0_0116117581769_i_fu_168_reg_n_5_[0]\,
      \ap_phi_reg_pp0_iter3_up_reg_500_reg[0]\ => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      cmp161_i_reg_1945_pp0_iter1_reg => cmp161_i_reg_1945_pp0_iter1_reg,
      cmp203_i_reg_470 => cmp203_i_reg_470,
      \icmp_ln881_reg_1925_pp0_iter1_reg_reg[0]\(0) => lineBuffer_2_U_n_37,
      \icmp_ln881_reg_1925_pp0_iter1_reg_reg[0]_0\(7) => lineBuffer_2_U_n_38,
      \icmp_ln881_reg_1925_pp0_iter1_reg_reg[0]_0\(6) => lineBuffer_2_U_n_39,
      \icmp_ln881_reg_1925_pp0_iter1_reg_reg[0]_0\(5) => lineBuffer_2_U_n_40,
      \icmp_ln881_reg_1925_pp0_iter1_reg_reg[0]_0\(4) => lineBuffer_2_U_n_41,
      \icmp_ln881_reg_1925_pp0_iter1_reg_reg[0]_0\(3) => lineBuffer_2_U_n_42,
      \icmp_ln881_reg_1925_pp0_iter1_reg_reg[0]_0\(2) => lineBuffer_2_U_n_43,
      \icmp_ln881_reg_1925_pp0_iter1_reg_reg[0]_0\(1) => lineBuffer_2_U_n_44,
      \icmp_ln881_reg_1925_pp0_iter1_reg_reg[0]_0\(0) => lineBuffer_2_U_n_45,
      icmp_ln891_reg_1929_pp0_iter1_reg => icmp_ln891_reg_1929_pp0_iter1_reg,
      p_5_in => p_5_in,
      q1(23 downto 0) => lineBuffer_2_q1(23 downto 0),
      ram_reg_bram_0_0(7 downto 0) => tmp_i1_reg_1981(7 downto 0),
      ram_reg_bram_0_1(7 downto 0) => ap_phi_reg_pp0_iter2_p_0_0_01184_21750_ph_i_reg_380(7 downto 0),
      ram_reg_bram_0_2(7 downto 0) => trunc_ln902_reg_1972(7 downto 0),
      ram_reg_bram_0_3(7 downto 0) => ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389(7 downto 0),
      ram_reg_bram_1_0 => lineBuffer_2_U_n_46,
      ram_reg_bram_1_1 => lineBuffer_2_U_n_47,
      ram_reg_bram_1_2 => lineBuffer_2_U_n_48,
      ram_reg_bram_1_3 => lineBuffer_2_U_n_49,
      ram_reg_bram_1_4 => lineBuffer_2_U_n_50,
      ram_reg_bram_1_5 => lineBuffer_2_U_n_51,
      ram_reg_bram_1_6 => lineBuffer_2_U_n_52,
      ram_reg_bram_1_7 => lineBuffer_2_U_n_53,
      ram_reg_bram_1_8(0) => lineBuffer_U_n_30,
      ram_reg_bram_2_0(7 downto 0) => tmp_1_i2_reg_1990(7 downto 0),
      ram_reg_bram_2_1(7 downto 0) => ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371(7 downto 0),
      ram_reg_bram_2_2(11 downto 0) => lineBuffer_2_addr_reg_1939_pp0_iter1_reg(11 downto 0),
      ram_reg_bram_2_3(11 downto 0) => lineBuffer_addr_reg_1933(11 downto 0),
      ram_reg_bram_2_4(0) => ap_condition_424
    );
\lineBuffer_2_addr_reg_1939_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_addr_reg_1933(0),
      Q => lineBuffer_2_addr_reg_1939_pp0_iter1_reg(0),
      R => '0'
    );
\lineBuffer_2_addr_reg_1939_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_addr_reg_1933(10),
      Q => lineBuffer_2_addr_reg_1939_pp0_iter1_reg(10),
      R => '0'
    );
\lineBuffer_2_addr_reg_1939_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_addr_reg_1933(11),
      Q => lineBuffer_2_addr_reg_1939_pp0_iter1_reg(11),
      R => '0'
    );
\lineBuffer_2_addr_reg_1939_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_addr_reg_1933(1),
      Q => lineBuffer_2_addr_reg_1939_pp0_iter1_reg(1),
      R => '0'
    );
\lineBuffer_2_addr_reg_1939_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_addr_reg_1933(2),
      Q => lineBuffer_2_addr_reg_1939_pp0_iter1_reg(2),
      R => '0'
    );
\lineBuffer_2_addr_reg_1939_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_addr_reg_1933(3),
      Q => lineBuffer_2_addr_reg_1939_pp0_iter1_reg(3),
      R => '0'
    );
\lineBuffer_2_addr_reg_1939_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_addr_reg_1933(4),
      Q => lineBuffer_2_addr_reg_1939_pp0_iter1_reg(4),
      R => '0'
    );
\lineBuffer_2_addr_reg_1939_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_addr_reg_1933(5),
      Q => lineBuffer_2_addr_reg_1939_pp0_iter1_reg(5),
      R => '0'
    );
\lineBuffer_2_addr_reg_1939_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_addr_reg_1933(6),
      Q => lineBuffer_2_addr_reg_1939_pp0_iter1_reg(6),
      R => '0'
    );
\lineBuffer_2_addr_reg_1939_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_addr_reg_1933(7),
      Q => lineBuffer_2_addr_reg_1939_pp0_iter1_reg(7),
      R => '0'
    );
\lineBuffer_2_addr_reg_1939_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_addr_reg_1933(8),
      Q => lineBuffer_2_addr_reg_1939_pp0_iter1_reg(8),
      R => '0'
    );
\lineBuffer_2_addr_reg_1939_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_addr_reg_1933(9),
      Q => lineBuffer_2_addr_reg_1939_pp0_iter1_reg(9),
      R => '0'
    );
\lineBuffer_2_addr_reg_1939_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_address1(0),
      Q => lineBuffer_addr_reg_1933(0),
      R => '0'
    );
\lineBuffer_2_addr_reg_1939_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_address1(10),
      Q => lineBuffer_addr_reg_1933(10),
      R => '0'
    );
\lineBuffer_2_addr_reg_1939_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_address1(11),
      Q => lineBuffer_addr_reg_1933(11),
      R => '0'
    );
\lineBuffer_2_addr_reg_1939_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_address1(1),
      Q => lineBuffer_addr_reg_1933(1),
      R => '0'
    );
\lineBuffer_2_addr_reg_1939_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_address1(2),
      Q => lineBuffer_addr_reg_1933(2),
      R => '0'
    );
\lineBuffer_2_addr_reg_1939_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_address1(3),
      Q => lineBuffer_addr_reg_1933(3),
      R => '0'
    );
\lineBuffer_2_addr_reg_1939_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_address1(4),
      Q => lineBuffer_addr_reg_1933(4),
      R => '0'
    );
\lineBuffer_2_addr_reg_1939_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_address1(5),
      Q => lineBuffer_addr_reg_1933(5),
      R => '0'
    );
\lineBuffer_2_addr_reg_1939_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_address1(6),
      Q => lineBuffer_addr_reg_1933(6),
      R => '0'
    );
\lineBuffer_2_addr_reg_1939_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_address1(7),
      Q => lineBuffer_addr_reg_1933(7),
      R => '0'
    );
\lineBuffer_2_addr_reg_1939_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_address1(8),
      Q => lineBuffer_addr_reg_1933(8),
      R => '0'
    );
\lineBuffer_2_addr_reg_1939_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_122,
      Q => lineBuffer_addr_reg_1933(9),
      R => '0'
    );
lineBuffer_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_12
     port map (
      ADDRBWRADDR(11 downto 10) => lineBuffer_address1(11 downto 10),
      ADDRBWRADDR(9) => flow_control_loop_pipe_sequential_init_U_n_122,
      ADDRBWRADDR(8 downto 0) => lineBuffer_address1(8 downto 0),
      D(7) => lineBuffer_U_n_34,
      D(6) => lineBuffer_U_n_35,
      D(5) => lineBuffer_U_n_36,
      D(4) => lineBuffer_U_n_37,
      D(3) => lineBuffer_U_n_38,
      D(2) => lineBuffer_U_n_39,
      D(1) => lineBuffer_U_n_40,
      D(0) => lineBuffer_U_n_41,
      Q(11 downto 0) => lineBuffer_addr_reg_1933(11 downto 0),
      \SRL_SIG_reg[1][15]\(7) => lineBuffer_U_n_42,
      \SRL_SIG_reg[1][15]\(6) => lineBuffer_U_n_43,
      \SRL_SIG_reg[1][15]\(5) => lineBuffer_U_n_44,
      \SRL_SIG_reg[1][15]\(4) => lineBuffer_U_n_45,
      \SRL_SIG_reg[1][15]\(3) => lineBuffer_U_n_46,
      \SRL_SIG_reg[1][15]\(2) => lineBuffer_U_n_47,
      \SRL_SIG_reg[1][15]\(1) => lineBuffer_U_n_48,
      \SRL_SIG_reg[1][15]\(0) => lineBuffer_U_n_49,
      \SRL_SIG_reg[1][23]\(7) => lineBuffer_U_n_50,
      \SRL_SIG_reg[1][23]\(6) => lineBuffer_U_n_51,
      \SRL_SIG_reg[1][23]\(5) => lineBuffer_U_n_52,
      \SRL_SIG_reg[1][23]\(4) => lineBuffer_U_n_53,
      \SRL_SIG_reg[1][23]\(3) => lineBuffer_U_n_54,
      \SRL_SIG_reg[1][23]\(2) => lineBuffer_U_n_55,
      \SRL_SIG_reg[1][23]\(1) => lineBuffer_U_n_56,
      \SRL_SIG_reg[1][23]\(0) => lineBuffer_U_n_57,
      WEA(0) => lineBuffer_U_n_5,
      and_ln1052_reg_1968_pp0_iter4_reg => and_ln1052_reg_1968_pp0_iter4_reg,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter1_reg(0) => lineBuffer_U_n_30,
      ap_enable_reg_pp0_iter1_reg_0(0) => ap_condition_424,
      ap_enable_reg_pp0_iter5 => ap_enable_reg_pp0_iter5,
      \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(23 downto 0) => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(23 downto 0),
      \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(23 downto 0) => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_1\(23 downto 0),
      \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\ => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\,
      \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371[7]_i_2_n_5\,
      cmp59_i_reg_465 => cmp59_i_reg_465,
      \cmp59_i_reg_465_reg[0]\ => lineBuffer_U_n_33,
      d0(23 downto 0) => d0(23 downto 0),
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      icmp_ln891_reg_1929 => icmp_ln891_reg_1929,
      imgRB_empty_n => imgRB_empty_n,
      imgRgb_full_n => imgRgb_full_n,
      lineBuffer_q1(23 downto 0) => lineBuffer_q1(23 downto 0),
      ram_reg_bram_0_0 => flow_control_loop_pipe_sequential_init_U_n_133,
      ram_reg_bram_1_0 => flow_control_loop_pipe_sequential_init_U_n_138,
      ram_reg_bram_1_1 => flow_control_loop_pipe_sequential_init_U_n_139,
      ram_reg_bram_1_2 => \icmp_ln881_reg_1925_reg_n_5_[0]\,
      we0 => \^we0\
    );
\mOutPtr[2]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => push_2,
      I1 => imgRB_empty_n,
      I2 => Q(1),
      I3 => lineBuffer_U_n_33,
      I4 => ap_block_pp0_stage0_subdone,
      I5 => ap_enable_reg_pp0_iter1,
      O => empty_n_reg(0)
    );
\mOutPtr[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => push_2,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => lineBuffer_U_n_33,
      I4 => Q(1),
      I5 => imgRB_empty_n,
      O => p_9_in_0
    );
\p_0_0_0116117581769_i_fu_168_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_90,
      Q => \p_0_0_0116117581769_i_fu_168_reg_n_5_[0]\,
      R => '0'
    );
\p_0_0_0116117581769_i_fu_168_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_89,
      Q => \p_0_0_0116117581769_i_fu_168_reg_n_5_[1]\,
      R => '0'
    );
\p_0_0_0116117581769_i_fu_168_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_88,
      Q => \p_0_0_0116117581769_i_fu_168_reg_n_5_[2]\,
      R => '0'
    );
\p_0_0_0116117581769_i_fu_168_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_87,
      Q => \p_0_0_0116117581769_i_fu_168_reg_n_5_[3]\,
      R => '0'
    );
\p_0_0_0116117581769_i_fu_168_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_86,
      Q => \p_0_0_0116117581769_i_fu_168_reg_n_5_[4]\,
      R => '0'
    );
\p_0_0_0116117581769_i_fu_168_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_85,
      Q => \p_0_0_0116117581769_i_fu_168_reg_n_5_[5]\,
      R => '0'
    );
\p_0_0_0116117581769_i_fu_168_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_84,
      Q => \p_0_0_0116117581769_i_fu_168_reg_n_5_[6]\,
      R => '0'
    );
\p_0_0_0116117581769_i_fu_168_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_83,
      Q => \p_0_0_0116117581769_i_fu_168_reg_n_5_[7]\,
      R => '0'
    );
\p_0_0_0116117581769_i_load_reg_2026_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0116117581769_i_load_reg_2026(0),
      Q => \p_0_0_0116117581769_i_load_reg_2026_pp0_iter3_reg_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0116117581769_i_load_reg_2026_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0116117581769_i_load_reg_2026(1),
      Q => \p_0_0_0116117581769_i_load_reg_2026_pp0_iter3_reg_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0116117581769_i_load_reg_2026_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0116117581769_i_load_reg_2026(2),
      Q => \p_0_0_0116117581769_i_load_reg_2026_pp0_iter3_reg_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0116117581769_i_load_reg_2026_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0116117581769_i_load_reg_2026(3),
      Q => \p_0_0_0116117581769_i_load_reg_2026_pp0_iter3_reg_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0116117581769_i_load_reg_2026_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0116117581769_i_load_reg_2026(4),
      Q => \p_0_0_0116117581769_i_load_reg_2026_pp0_iter3_reg_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0116117581769_i_load_reg_2026_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0116117581769_i_load_reg_2026(5),
      Q => \p_0_0_0116117581769_i_load_reg_2026_pp0_iter3_reg_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0116117581769_i_load_reg_2026_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0116117581769_i_load_reg_2026(6),
      Q => \p_0_0_0116117581769_i_load_reg_2026_pp0_iter3_reg_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0116117581769_i_load_reg_2026_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0116117581769_i_load_reg_2026(7),
      Q => \p_0_0_0116117581769_i_load_reg_2026_pp0_iter3_reg_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0116117581769_i_load_reg_2026_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \p_0_0_0116117581769_i_fu_168_reg_n_5_[0]\,
      Q => p_0_0_0116117581769_i_load_reg_2026(0),
      R => '0'
    );
\p_0_0_0116117581769_i_load_reg_2026_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \p_0_0_0116117581769_i_fu_168_reg_n_5_[1]\,
      Q => p_0_0_0116117581769_i_load_reg_2026(1),
      R => '0'
    );
\p_0_0_0116117581769_i_load_reg_2026_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \p_0_0_0116117581769_i_fu_168_reg_n_5_[2]\,
      Q => p_0_0_0116117581769_i_load_reg_2026(2),
      R => '0'
    );
\p_0_0_0116117581769_i_load_reg_2026_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \p_0_0_0116117581769_i_fu_168_reg_n_5_[3]\,
      Q => p_0_0_0116117581769_i_load_reg_2026(3),
      R => '0'
    );
\p_0_0_0116117581769_i_load_reg_2026_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \p_0_0_0116117581769_i_fu_168_reg_n_5_[4]\,
      Q => p_0_0_0116117581769_i_load_reg_2026(4),
      R => '0'
    );
\p_0_0_0116117581769_i_load_reg_2026_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \p_0_0_0116117581769_i_fu_168_reg_n_5_[5]\,
      Q => p_0_0_0116117581769_i_load_reg_2026(5),
      R => '0'
    );
\p_0_0_0116117581769_i_load_reg_2026_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \p_0_0_0116117581769_i_fu_168_reg_n_5_[6]\,
      Q => p_0_0_0116117581769_i_load_reg_2026(6),
      R => '0'
    );
\p_0_0_0116117581769_i_load_reg_2026_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \p_0_0_0116117581769_i_fu_168_reg_n_5_[7]\,
      Q => p_0_0_0116117581769_i_load_reg_2026(7),
      R => '0'
    );
\p_0_0_0116217561767_i_fu_164_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_82,
      Q => p_0_0_0116217561767_i_fu_164(0),
      R => '0'
    );
\p_0_0_0116217561767_i_fu_164_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_81,
      Q => p_0_0_0116217561767_i_fu_164(1),
      R => '0'
    );
\p_0_0_0116217561767_i_fu_164_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_80,
      Q => p_0_0_0116217561767_i_fu_164(2),
      R => '0'
    );
\p_0_0_0116217561767_i_fu_164_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_79,
      Q => p_0_0_0116217561767_i_fu_164(3),
      R => '0'
    );
\p_0_0_0116217561767_i_fu_164_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_78,
      Q => p_0_0_0116217561767_i_fu_164(4),
      R => '0'
    );
\p_0_0_0116217561767_i_fu_164_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_77,
      Q => p_0_0_0116217561767_i_fu_164(5),
      R => '0'
    );
\p_0_0_0116217561767_i_fu_164_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_76,
      Q => p_0_0_0116217561767_i_fu_164(6),
      R => '0'
    );
\p_0_0_0116217561767_i_fu_164_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_75,
      Q => p_0_0_0116217561767_i_fu_164(7),
      R => '0'
    );
\p_0_0_0116217561767_i_load_reg_2020_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0116217561767_i_load_reg_2020(0),
      Q => \p_0_0_0116217561767_i_load_reg_2020_pp0_iter3_reg_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0116217561767_i_load_reg_2020_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0116217561767_i_load_reg_2020(1),
      Q => \p_0_0_0116217561767_i_load_reg_2020_pp0_iter3_reg_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0116217561767_i_load_reg_2020_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0116217561767_i_load_reg_2020(2),
      Q => \p_0_0_0116217561767_i_load_reg_2020_pp0_iter3_reg_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0116217561767_i_load_reg_2020_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0116217561767_i_load_reg_2020(3),
      Q => \p_0_0_0116217561767_i_load_reg_2020_pp0_iter3_reg_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0116217561767_i_load_reg_2020_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0116217561767_i_load_reg_2020(4),
      Q => \p_0_0_0116217561767_i_load_reg_2020_pp0_iter3_reg_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0116217561767_i_load_reg_2020_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0116217561767_i_load_reg_2020(5),
      Q => \p_0_0_0116217561767_i_load_reg_2020_pp0_iter3_reg_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0116217561767_i_load_reg_2020_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0116217561767_i_load_reg_2020(6),
      Q => \p_0_0_0116217561767_i_load_reg_2020_pp0_iter3_reg_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0116217561767_i_load_reg_2020_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0116217561767_i_load_reg_2020(7),
      Q => \p_0_0_0116217561767_i_load_reg_2020_pp0_iter3_reg_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0116217561767_i_load_reg_2020_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_0116217561767_i_fu_164(0),
      Q => p_0_0_0116217561767_i_load_reg_2020(0),
      R => '0'
    );
\p_0_0_0116217561767_i_load_reg_2020_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_0116217561767_i_fu_164(1),
      Q => p_0_0_0116217561767_i_load_reg_2020(1),
      R => '0'
    );
\p_0_0_0116217561767_i_load_reg_2020_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_0116217561767_i_fu_164(2),
      Q => p_0_0_0116217561767_i_load_reg_2020(2),
      R => '0'
    );
\p_0_0_0116217561767_i_load_reg_2020_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_0116217561767_i_fu_164(3),
      Q => p_0_0_0116217561767_i_load_reg_2020(3),
      R => '0'
    );
\p_0_0_0116217561767_i_load_reg_2020_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_0116217561767_i_fu_164(4),
      Q => p_0_0_0116217561767_i_load_reg_2020(4),
      R => '0'
    );
\p_0_0_0116217561767_i_load_reg_2020_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_0116217561767_i_fu_164(5),
      Q => p_0_0_0116217561767_i_load_reg_2020(5),
      R => '0'
    );
\p_0_0_0116217561767_i_load_reg_2020_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_0116217561767_i_fu_164(6),
      Q => p_0_0_0116217561767_i_load_reg_2020(6),
      R => '0'
    );
\p_0_0_0116217561767_i_load_reg_2020_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_0116217561767_i_fu_164(7),
      Q => p_0_0_0116217561767_i_load_reg_2020(7),
      R => '0'
    );
\p_0_0_0116317541765_i_fu_160_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => p_0_0_0116317541765_i_fu_160(0),
      R => '0'
    );
\p_0_0_0116317541765_i_fu_160_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => p_0_0_0116317541765_i_fu_160(1),
      R => '0'
    );
\p_0_0_0116317541765_i_fu_160_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => p_0_0_0116317541765_i_fu_160(2),
      R => '0'
    );
\p_0_0_0116317541765_i_fu_160_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => p_0_0_0116317541765_i_fu_160(3),
      R => '0'
    );
\p_0_0_0116317541765_i_fu_160_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => p_0_0_0116317541765_i_fu_160(4),
      R => '0'
    );
\p_0_0_0116317541765_i_fu_160_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => p_0_0_0116317541765_i_fu_160(5),
      R => '0'
    );
\p_0_0_0116317541765_i_fu_160_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => p_0_0_0116317541765_i_fu_160(6),
      R => '0'
    );
\p_0_0_0116317541765_i_fu_160_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => p_0_0_0116317541765_i_fu_160(7),
      R => '0'
    );
\p_0_0_0116317541765_i_load_reg_2014_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0116317541765_i_load_reg_2014(0),
      Q => \p_0_0_0116317541765_i_load_reg_2014_pp0_iter3_reg_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0116317541765_i_load_reg_2014_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0116317541765_i_load_reg_2014(1),
      Q => \p_0_0_0116317541765_i_load_reg_2014_pp0_iter3_reg_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0116317541765_i_load_reg_2014_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0116317541765_i_load_reg_2014(2),
      Q => \p_0_0_0116317541765_i_load_reg_2014_pp0_iter3_reg_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0116317541765_i_load_reg_2014_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0116317541765_i_load_reg_2014(3),
      Q => \p_0_0_0116317541765_i_load_reg_2014_pp0_iter3_reg_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0116317541765_i_load_reg_2014_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0116317541765_i_load_reg_2014(4),
      Q => \p_0_0_0116317541765_i_load_reg_2014_pp0_iter3_reg_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0116317541765_i_load_reg_2014_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0116317541765_i_load_reg_2014(5),
      Q => \p_0_0_0116317541765_i_load_reg_2014_pp0_iter3_reg_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0116317541765_i_load_reg_2014_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0116317541765_i_load_reg_2014(6),
      Q => \p_0_0_0116317541765_i_load_reg_2014_pp0_iter3_reg_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0116317541765_i_load_reg_2014_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0116317541765_i_load_reg_2014(7),
      Q => \p_0_0_0116317541765_i_load_reg_2014_pp0_iter3_reg_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0116317541765_i_load_reg_2014_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_0116317541765_i_fu_160(0),
      Q => p_0_0_0116317541765_i_load_reg_2014(0),
      R => '0'
    );
\p_0_0_0116317541765_i_load_reg_2014_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_0116317541765_i_fu_160(1),
      Q => p_0_0_0116317541765_i_load_reg_2014(1),
      R => '0'
    );
\p_0_0_0116317541765_i_load_reg_2014_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_0116317541765_i_fu_160(2),
      Q => p_0_0_0116317541765_i_load_reg_2014(2),
      R => '0'
    );
\p_0_0_0116317541765_i_load_reg_2014_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_0116317541765_i_fu_160(3),
      Q => p_0_0_0116317541765_i_load_reg_2014(3),
      R => '0'
    );
\p_0_0_0116317541765_i_load_reg_2014_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_0116317541765_i_fu_160(4),
      Q => p_0_0_0116317541765_i_load_reg_2014(4),
      R => '0'
    );
\p_0_0_0116317541765_i_load_reg_2014_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_0116317541765_i_fu_160(5),
      Q => p_0_0_0116317541765_i_load_reg_2014(5),
      R => '0'
    );
\p_0_0_0116317541765_i_load_reg_2014_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_0116317541765_i_fu_160(6),
      Q => p_0_0_0116317541765_i_load_reg_2014(6),
      R => '0'
    );
\p_0_0_0116317541765_i_load_reg_2014_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_0116317541765_i_fu_160(7),
      Q => p_0_0_0116317541765_i_load_reg_2014(7),
      R => '0'
    );
\p_0_0_01183_217521781_i_fu_192_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_106,
      Q => p_0_0_01183_217521781_i_fu_192(0),
      R => '0'
    );
\p_0_0_01183_217521781_i_fu_192_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_105,
      Q => p_0_0_01183_217521781_i_fu_192(1),
      R => '0'
    );
\p_0_0_01183_217521781_i_fu_192_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_104,
      Q => p_0_0_01183_217521781_i_fu_192(2),
      R => '0'
    );
\p_0_0_01183_217521781_i_fu_192_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_103,
      Q => p_0_0_01183_217521781_i_fu_192(3),
      R => '0'
    );
\p_0_0_01183_217521781_i_fu_192_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_102,
      Q => p_0_0_01183_217521781_i_fu_192(4),
      R => '0'
    );
\p_0_0_01183_217521781_i_fu_192_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_101,
      Q => p_0_0_01183_217521781_i_fu_192(5),
      R => '0'
    );
\p_0_0_01183_217521781_i_fu_192_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_100,
      Q => p_0_0_01183_217521781_i_fu_192(6),
      R => '0'
    );
\p_0_0_01183_217521781_i_fu_192_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_99,
      Q => p_0_0_01183_217521781_i_fu_192(7),
      R => '0'
    );
\p_0_0_01183_217521781_i_load_reg_2059_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_01183_217521781_i_load_reg_2059(0),
      Q => \p_0_0_01183_217521781_i_load_reg_2059_pp0_iter3_reg_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_01183_217521781_i_load_reg_2059_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_01183_217521781_i_load_reg_2059(1),
      Q => \p_0_0_01183_217521781_i_load_reg_2059_pp0_iter3_reg_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_01183_217521781_i_load_reg_2059_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_01183_217521781_i_load_reg_2059(2),
      Q => \p_0_0_01183_217521781_i_load_reg_2059_pp0_iter3_reg_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_01183_217521781_i_load_reg_2059_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_01183_217521781_i_load_reg_2059(3),
      Q => \p_0_0_01183_217521781_i_load_reg_2059_pp0_iter3_reg_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_01183_217521781_i_load_reg_2059_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_01183_217521781_i_load_reg_2059(4),
      Q => \p_0_0_01183_217521781_i_load_reg_2059_pp0_iter3_reg_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_01183_217521781_i_load_reg_2059_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_01183_217521781_i_load_reg_2059(5),
      Q => \p_0_0_01183_217521781_i_load_reg_2059_pp0_iter3_reg_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_01183_217521781_i_load_reg_2059_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_01183_217521781_i_load_reg_2059(6),
      Q => \p_0_0_01183_217521781_i_load_reg_2059_pp0_iter3_reg_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_01183_217521781_i_load_reg_2059_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_01183_217521781_i_load_reg_2059(7),
      Q => \p_0_0_01183_217521781_i_load_reg_2059_pp0_iter3_reg_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_01183_217521781_i_load_reg_2059_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_01183_217521781_i_fu_192(0),
      Q => p_0_0_01183_217521781_i_load_reg_2059(0),
      R => '0'
    );
\p_0_0_01183_217521781_i_load_reg_2059_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_01183_217521781_i_fu_192(1),
      Q => p_0_0_01183_217521781_i_load_reg_2059(1),
      R => '0'
    );
\p_0_0_01183_217521781_i_load_reg_2059_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_01183_217521781_i_fu_192(2),
      Q => p_0_0_01183_217521781_i_load_reg_2059(2),
      R => '0'
    );
\p_0_0_01183_217521781_i_load_reg_2059_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_01183_217521781_i_fu_192(3),
      Q => p_0_0_01183_217521781_i_load_reg_2059(3),
      R => '0'
    );
\p_0_0_01183_217521781_i_load_reg_2059_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_01183_217521781_i_fu_192(4),
      Q => p_0_0_01183_217521781_i_load_reg_2059(4),
      R => '0'
    );
\p_0_0_01183_217521781_i_load_reg_2059_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_01183_217521781_i_fu_192(5),
      Q => p_0_0_01183_217521781_i_load_reg_2059(5),
      R => '0'
    );
\p_0_0_01183_217521781_i_load_reg_2059_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_01183_217521781_i_fu_192(6),
      Q => p_0_0_01183_217521781_i_load_reg_2059(6),
      R => '0'
    );
\p_0_0_01183_217521781_i_load_reg_2059_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_01183_217521781_i_fu_192(7),
      Q => p_0_0_01183_217521781_i_load_reg_2059(7),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_fu_112[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_loop_exit_ready_pp0_iter4_reg,
      I2 => Q(1),
      I3 => icmp_ln881_reg_1925_pp0_iter3_reg,
      O => E(0)
    );
\p_0_0_01184_217501779_i_fu_188_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_98,
      Q => p_0_0_01184_217501779_i_fu_188(0),
      R => '0'
    );
\p_0_0_01184_217501779_i_fu_188_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_97,
      Q => p_0_0_01184_217501779_i_fu_188(1),
      R => '0'
    );
\p_0_0_01184_217501779_i_fu_188_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_96,
      Q => p_0_0_01184_217501779_i_fu_188(2),
      R => '0'
    );
\p_0_0_01184_217501779_i_fu_188_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_95,
      Q => p_0_0_01184_217501779_i_fu_188(3),
      R => '0'
    );
\p_0_0_01184_217501779_i_fu_188_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_94,
      Q => p_0_0_01184_217501779_i_fu_188(4),
      R => '0'
    );
\p_0_0_01184_217501779_i_fu_188_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_93,
      Q => p_0_0_01184_217501779_i_fu_188(5),
      R => '0'
    );
\p_0_0_01184_217501779_i_fu_188_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_92,
      Q => p_0_0_01184_217501779_i_fu_188(6),
      R => '0'
    );
\p_0_0_01184_217501779_i_fu_188_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_91,
      Q => p_0_0_01184_217501779_i_fu_188(7),
      R => '0'
    );
\p_0_0_01184_217501779_i_load_reg_2053_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_01184_217501779_i_load_reg_2053(0),
      Q => \p_0_0_01184_217501779_i_load_reg_2053_pp0_iter3_reg_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_01184_217501779_i_load_reg_2053_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_01184_217501779_i_load_reg_2053(1),
      Q => \p_0_0_01184_217501779_i_load_reg_2053_pp0_iter3_reg_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_01184_217501779_i_load_reg_2053_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_01184_217501779_i_load_reg_2053(2),
      Q => \p_0_0_01184_217501779_i_load_reg_2053_pp0_iter3_reg_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_01184_217501779_i_load_reg_2053_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_01184_217501779_i_load_reg_2053(3),
      Q => \p_0_0_01184_217501779_i_load_reg_2053_pp0_iter3_reg_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_01184_217501779_i_load_reg_2053_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_01184_217501779_i_load_reg_2053(4),
      Q => \p_0_0_01184_217501779_i_load_reg_2053_pp0_iter3_reg_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_01184_217501779_i_load_reg_2053_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_01184_217501779_i_load_reg_2053(5),
      Q => \p_0_0_01184_217501779_i_load_reg_2053_pp0_iter3_reg_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_01184_217501779_i_load_reg_2053_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_01184_217501779_i_load_reg_2053(6),
      Q => \p_0_0_01184_217501779_i_load_reg_2053_pp0_iter3_reg_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_01184_217501779_i_load_reg_2053_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_01184_217501779_i_load_reg_2053(7),
      Q => \p_0_0_01184_217501779_i_load_reg_2053_pp0_iter3_reg_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_01184_217501779_i_load_reg_2053_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_01184_217501779_i_fu_188(0),
      Q => p_0_0_01184_217501779_i_load_reg_2053(0),
      R => '0'
    );
\p_0_0_01184_217501779_i_load_reg_2053_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_01184_217501779_i_fu_188(1),
      Q => p_0_0_01184_217501779_i_load_reg_2053(1),
      R => '0'
    );
\p_0_0_01184_217501779_i_load_reg_2053_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_01184_217501779_i_fu_188(2),
      Q => p_0_0_01184_217501779_i_load_reg_2053(2),
      R => '0'
    );
\p_0_0_01184_217501779_i_load_reg_2053_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_01184_217501779_i_fu_188(3),
      Q => p_0_0_01184_217501779_i_load_reg_2053(3),
      R => '0'
    );
\p_0_0_01184_217501779_i_load_reg_2053_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_01184_217501779_i_fu_188(4),
      Q => p_0_0_01184_217501779_i_load_reg_2053(4),
      R => '0'
    );
\p_0_0_01184_217501779_i_load_reg_2053_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_01184_217501779_i_fu_188(5),
      Q => p_0_0_01184_217501779_i_load_reg_2053(5),
      R => '0'
    );
\p_0_0_01184_217501779_i_load_reg_2053_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_01184_217501779_i_fu_188(6),
      Q => p_0_0_01184_217501779_i_load_reg_2053(6),
      R => '0'
    );
\p_0_0_01184_217501779_i_load_reg_2053_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_01184_217501779_i_fu_188(7),
      Q => p_0_0_01184_217501779_i_load_reg_2053(7),
      R => '0'
    );
\p_0_0_01185_217481777_i_fu_184_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => p_0_0_01185_217481777_i_fu_184(0),
      R => '0'
    );
\p_0_0_01185_217481777_i_fu_184_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => p_0_0_01185_217481777_i_fu_184(1),
      R => '0'
    );
\p_0_0_01185_217481777_i_fu_184_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => p_0_0_01185_217481777_i_fu_184(2),
      R => '0'
    );
\p_0_0_01185_217481777_i_fu_184_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => p_0_0_01185_217481777_i_fu_184(3),
      R => '0'
    );
\p_0_0_01185_217481777_i_fu_184_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => p_0_0_01185_217481777_i_fu_184(4),
      R => '0'
    );
\p_0_0_01185_217481777_i_fu_184_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => p_0_0_01185_217481777_i_fu_184(5),
      R => '0'
    );
\p_0_0_01185_217481777_i_fu_184_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => p_0_0_01185_217481777_i_fu_184(6),
      R => '0'
    );
\p_0_0_01185_217481777_i_fu_184_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => p_0_0_01185_217481777_i_fu_184(7),
      R => '0'
    );
\p_0_0_01185_217481777_i_load_reg_2047_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_01185_217481777_i_load_reg_2047(0),
      Q => \p_0_0_01185_217481777_i_load_reg_2047_pp0_iter3_reg_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_01185_217481777_i_load_reg_2047_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_01185_217481777_i_load_reg_2047(1),
      Q => \p_0_0_01185_217481777_i_load_reg_2047_pp0_iter3_reg_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_01185_217481777_i_load_reg_2047_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_01185_217481777_i_load_reg_2047(2),
      Q => \p_0_0_01185_217481777_i_load_reg_2047_pp0_iter3_reg_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_01185_217481777_i_load_reg_2047_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_01185_217481777_i_load_reg_2047(3),
      Q => \p_0_0_01185_217481777_i_load_reg_2047_pp0_iter3_reg_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_01185_217481777_i_load_reg_2047_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_01185_217481777_i_load_reg_2047(4),
      Q => \p_0_0_01185_217481777_i_load_reg_2047_pp0_iter3_reg_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_01185_217481777_i_load_reg_2047_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_01185_217481777_i_load_reg_2047(5),
      Q => \p_0_0_01185_217481777_i_load_reg_2047_pp0_iter3_reg_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_01185_217481777_i_load_reg_2047_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_01185_217481777_i_load_reg_2047(6),
      Q => \p_0_0_01185_217481777_i_load_reg_2047_pp0_iter3_reg_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_01185_217481777_i_load_reg_2047_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_01185_217481777_i_load_reg_2047(7),
      Q => \p_0_0_01185_217481777_i_load_reg_2047_pp0_iter3_reg_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_01185_217481777_i_load_reg_2047_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_01185_217481777_i_fu_184(0),
      Q => p_0_0_01185_217481777_i_load_reg_2047(0),
      R => '0'
    );
\p_0_0_01185_217481777_i_load_reg_2047_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_01185_217481777_i_fu_184(1),
      Q => p_0_0_01185_217481777_i_load_reg_2047(1),
      R => '0'
    );
\p_0_0_01185_217481777_i_load_reg_2047_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_01185_217481777_i_fu_184(2),
      Q => p_0_0_01185_217481777_i_load_reg_2047(2),
      R => '0'
    );
\p_0_0_01185_217481777_i_load_reg_2047_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_01185_217481777_i_fu_184(3),
      Q => p_0_0_01185_217481777_i_load_reg_2047(3),
      R => '0'
    );
\p_0_0_01185_217481777_i_load_reg_2047_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_01185_217481777_i_fu_184(4),
      Q => p_0_0_01185_217481777_i_load_reg_2047(4),
      R => '0'
    );
\p_0_0_01185_217481777_i_load_reg_2047_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_01185_217481777_i_fu_184(5),
      Q => p_0_0_01185_217481777_i_load_reg_2047(5),
      R => '0'
    );
\p_0_0_01185_217481777_i_load_reg_2047_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_01185_217481777_i_fu_184(6),
      Q => p_0_0_01185_217481777_i_load_reg_2047(6),
      R => '0'
    );
\p_0_0_01185_217481777_i_load_reg_2047_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_0_01185_217481777_i_fu_184(7),
      Q => p_0_0_01185_217481777_i_load_reg_2047(7),
      R => '0'
    );
\p_0_0_0_0_011551678_i_fu_196_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[0]\,
      R => '0'
    );
\p_0_0_0_0_011551678_i_fu_196_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[1]\,
      R => '0'
    );
\p_0_0_0_0_011551678_i_fu_196_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[2]\,
      R => '0'
    );
\p_0_0_0_0_011551678_i_fu_196_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[3]\,
      R => '0'
    );
\p_0_0_0_0_011551678_i_fu_196_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[4]\,
      R => '0'
    );
\p_0_0_0_0_011551678_i_fu_196_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[5]\,
      R => '0'
    );
\p_0_0_0_0_011551678_i_fu_196_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[6]\,
      R => '0'
    );
\p_0_0_0_0_011551678_i_fu_196_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[7]\,
      R => '0'
    );
\p_0_0_0_0_011551678_i_load_reg_2065_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_011551678_i_load_reg_2065(0),
      Q => \p_0_0_0_0_011551678_i_load_reg_2065_pp0_iter3_reg_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0_0_011551678_i_load_reg_2065_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_011551678_i_load_reg_2065(1),
      Q => \p_0_0_0_0_011551678_i_load_reg_2065_pp0_iter3_reg_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0_0_011551678_i_load_reg_2065_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_011551678_i_load_reg_2065(2),
      Q => \p_0_0_0_0_011551678_i_load_reg_2065_pp0_iter3_reg_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0_0_011551678_i_load_reg_2065_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_011551678_i_load_reg_2065(3),
      Q => \p_0_0_0_0_011551678_i_load_reg_2065_pp0_iter3_reg_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0_0_011551678_i_load_reg_2065_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_011551678_i_load_reg_2065(4),
      Q => \p_0_0_0_0_011551678_i_load_reg_2065_pp0_iter3_reg_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0_0_011551678_i_load_reg_2065_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_011551678_i_load_reg_2065(5),
      Q => \p_0_0_0_0_011551678_i_load_reg_2065_pp0_iter3_reg_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0_0_011551678_i_load_reg_2065_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_011551678_i_load_reg_2065(6),
      Q => \p_0_0_0_0_011551678_i_load_reg_2065_pp0_iter3_reg_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0_0_011551678_i_load_reg_2065_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0_0_011551678_i_load_reg_2065(7),
      Q => \p_0_0_0_0_011551678_i_load_reg_2065_pp0_iter3_reg_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0_0_011551678_i_load_reg_2065_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[0]\,
      Q => p_0_0_0_0_011551678_i_load_reg_2065(0),
      R => '0'
    );
\p_0_0_0_0_011551678_i_load_reg_2065_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[1]\,
      Q => p_0_0_0_0_011551678_i_load_reg_2065(1),
      R => '0'
    );
\p_0_0_0_0_011551678_i_load_reg_2065_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[2]\,
      Q => p_0_0_0_0_011551678_i_load_reg_2065(2),
      R => '0'
    );
\p_0_0_0_0_011551678_i_load_reg_2065_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[3]\,
      Q => p_0_0_0_0_011551678_i_load_reg_2065(3),
      R => '0'
    );
\p_0_0_0_0_011551678_i_load_reg_2065_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[4]\,
      Q => p_0_0_0_0_011551678_i_load_reg_2065(4),
      R => '0'
    );
\p_0_0_0_0_011551678_i_load_reg_2065_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[5]\,
      Q => p_0_0_0_0_011551678_i_load_reg_2065(5),
      R => '0'
    );
\p_0_0_0_0_011551678_i_load_reg_2065_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[6]\,
      Q => p_0_0_0_0_011551678_i_load_reg_2065(6),
      R => '0'
    );
\p_0_0_0_0_011551678_i_load_reg_2065_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \p_0_0_0_0_011551678_i_fu_196_reg_n_5_[7]\,
      Q => p_0_0_0_0_011551678_i_load_reg_2065(7),
      R => '0'
    );
\p_0_1_0_0_011561681_i_fu_200_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => p_0_1_0_0_011561681_i_fu_200(0),
      R => '0'
    );
\p_0_1_0_0_011561681_i_fu_200_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => p_0_1_0_0_011561681_i_fu_200(1),
      R => '0'
    );
\p_0_1_0_0_011561681_i_fu_200_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => p_0_1_0_0_011561681_i_fu_200(2),
      R => '0'
    );
\p_0_1_0_0_011561681_i_fu_200_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => p_0_1_0_0_011561681_i_fu_200(3),
      R => '0'
    );
\p_0_1_0_0_011561681_i_fu_200_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => p_0_1_0_0_011561681_i_fu_200(4),
      R => '0'
    );
\p_0_1_0_0_011561681_i_fu_200_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => p_0_1_0_0_011561681_i_fu_200(5),
      R => '0'
    );
\p_0_1_0_0_011561681_i_fu_200_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => p_0_1_0_0_011561681_i_fu_200(6),
      R => '0'
    );
\p_0_1_0_0_011561681_i_fu_200_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => p_0_1_0_0_011561681_i_fu_200(7),
      R => '0'
    );
\p_0_1_0_0_011561681_i_load_reg_2071_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_011561681_i_load_reg_2071(0),
      Q => \p_0_1_0_0_011561681_i_load_reg_2071_pp0_iter3_reg_reg[7]_0\(0),
      R => '0'
    );
\p_0_1_0_0_011561681_i_load_reg_2071_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_011561681_i_load_reg_2071(1),
      Q => \p_0_1_0_0_011561681_i_load_reg_2071_pp0_iter3_reg_reg[7]_0\(1),
      R => '0'
    );
\p_0_1_0_0_011561681_i_load_reg_2071_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_011561681_i_load_reg_2071(2),
      Q => \p_0_1_0_0_011561681_i_load_reg_2071_pp0_iter3_reg_reg[7]_0\(2),
      R => '0'
    );
\p_0_1_0_0_011561681_i_load_reg_2071_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_011561681_i_load_reg_2071(3),
      Q => \p_0_1_0_0_011561681_i_load_reg_2071_pp0_iter3_reg_reg[7]_0\(3),
      R => '0'
    );
\p_0_1_0_0_011561681_i_load_reg_2071_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_011561681_i_load_reg_2071(4),
      Q => \p_0_1_0_0_011561681_i_load_reg_2071_pp0_iter3_reg_reg[7]_0\(4),
      R => '0'
    );
\p_0_1_0_0_011561681_i_load_reg_2071_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_011561681_i_load_reg_2071(5),
      Q => \p_0_1_0_0_011561681_i_load_reg_2071_pp0_iter3_reg_reg[7]_0\(5),
      R => '0'
    );
\p_0_1_0_0_011561681_i_load_reg_2071_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_011561681_i_load_reg_2071(6),
      Q => \p_0_1_0_0_011561681_i_load_reg_2071_pp0_iter3_reg_reg[7]_0\(6),
      R => '0'
    );
\p_0_1_0_0_011561681_i_load_reg_2071_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_011561681_i_load_reg_2071(7),
      Q => \p_0_1_0_0_011561681_i_load_reg_2071_pp0_iter3_reg_reg[7]_0\(7),
      R => '0'
    );
\p_0_1_0_0_011561681_i_load_reg_2071_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_1_0_0_011561681_i_fu_200(0),
      Q => p_0_1_0_0_011561681_i_load_reg_2071(0),
      R => '0'
    );
\p_0_1_0_0_011561681_i_load_reg_2071_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_1_0_0_011561681_i_fu_200(1),
      Q => p_0_1_0_0_011561681_i_load_reg_2071(1),
      R => '0'
    );
\p_0_1_0_0_011561681_i_load_reg_2071_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_1_0_0_011561681_i_fu_200(2),
      Q => p_0_1_0_0_011561681_i_load_reg_2071(2),
      R => '0'
    );
\p_0_1_0_0_011561681_i_load_reg_2071_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_1_0_0_011561681_i_fu_200(3),
      Q => p_0_1_0_0_011561681_i_load_reg_2071(3),
      R => '0'
    );
\p_0_1_0_0_011561681_i_load_reg_2071_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_1_0_0_011561681_i_fu_200(4),
      Q => p_0_1_0_0_011561681_i_load_reg_2071(4),
      R => '0'
    );
\p_0_1_0_0_011561681_i_load_reg_2071_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_1_0_0_011561681_i_fu_200(5),
      Q => p_0_1_0_0_011561681_i_load_reg_2071(5),
      R => '0'
    );
\p_0_1_0_0_011561681_i_load_reg_2071_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_1_0_0_011561681_i_fu_200(6),
      Q => p_0_1_0_0_011561681_i_load_reg_2071(6),
      R => '0'
    );
\p_0_1_0_0_011561681_i_load_reg_2071_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => p_0_1_0_0_011561681_i_fu_200(7),
      Q => p_0_1_0_0_011561681_i_load_reg_2071(7),
      R => '0'
    );
\p_0_2_0_0_011571684_i_fu_204_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_58,
      Q => \p_0_2_0_0_011571684_i_fu_204__0\(0),
      R => '0'
    );
\p_0_2_0_0_011571684_i_fu_204_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_57,
      Q => \p_0_2_0_0_011571684_i_fu_204__0\(1),
      R => '0'
    );
\p_0_2_0_0_011571684_i_fu_204_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_56,
      Q => \p_0_2_0_0_011571684_i_fu_204__0\(2),
      R => '0'
    );
\p_0_2_0_0_011571684_i_fu_204_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_55,
      Q => \p_0_2_0_0_011571684_i_fu_204__0\(3),
      R => '0'
    );
\p_0_2_0_0_011571684_i_fu_204_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_54,
      Q => \p_0_2_0_0_011571684_i_fu_204__0\(4),
      R => '0'
    );
\p_0_2_0_0_011571684_i_fu_204_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => \p_0_2_0_0_011571684_i_fu_204__0\(5),
      R => '0'
    );
\p_0_2_0_0_011571684_i_fu_204_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => \p_0_2_0_0_011571684_i_fu_204__0\(6),
      R => '0'
    );
\p_0_2_0_0_011571684_i_fu_204_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0_0_011551678_i_fu_196,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => \p_0_2_0_0_011571684_i_fu_204__0\(7),
      R => '0'
    );
\p_0_2_0_0_011571684_i_load_reg_2077_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_011571684_i_load_reg_2077(0),
      Q => \p_0_2_0_0_011571684_i_load_reg_2077_pp0_iter3_reg_reg[7]_0\(0),
      R => '0'
    );
\p_0_2_0_0_011571684_i_load_reg_2077_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_011571684_i_load_reg_2077(1),
      Q => \p_0_2_0_0_011571684_i_load_reg_2077_pp0_iter3_reg_reg[7]_0\(1),
      R => '0'
    );
\p_0_2_0_0_011571684_i_load_reg_2077_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_011571684_i_load_reg_2077(2),
      Q => \p_0_2_0_0_011571684_i_load_reg_2077_pp0_iter3_reg_reg[7]_0\(2),
      R => '0'
    );
\p_0_2_0_0_011571684_i_load_reg_2077_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_011571684_i_load_reg_2077(3),
      Q => \p_0_2_0_0_011571684_i_load_reg_2077_pp0_iter3_reg_reg[7]_0\(3),
      R => '0'
    );
\p_0_2_0_0_011571684_i_load_reg_2077_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_011571684_i_load_reg_2077(4),
      Q => \p_0_2_0_0_011571684_i_load_reg_2077_pp0_iter3_reg_reg[7]_0\(4),
      R => '0'
    );
\p_0_2_0_0_011571684_i_load_reg_2077_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_011571684_i_load_reg_2077(5),
      Q => \p_0_2_0_0_011571684_i_load_reg_2077_pp0_iter3_reg_reg[7]_0\(5),
      R => '0'
    );
\p_0_2_0_0_011571684_i_load_reg_2077_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_011571684_i_load_reg_2077(6),
      Q => \p_0_2_0_0_011571684_i_load_reg_2077_pp0_iter3_reg_reg[7]_0\(6),
      R => '0'
    );
\p_0_2_0_0_011571684_i_load_reg_2077_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_2_0_0_011571684_i_load_reg_2077(7),
      Q => \p_0_2_0_0_011571684_i_load_reg_2077_pp0_iter3_reg_reg[7]_0\(7),
      R => '0'
    );
\p_0_2_0_0_011571684_i_load_reg_2077_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \p_0_2_0_0_011571684_i_fu_204__0\(0),
      Q => p_0_2_0_0_011571684_i_load_reg_2077(0),
      R => '0'
    );
\p_0_2_0_0_011571684_i_load_reg_2077_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \p_0_2_0_0_011571684_i_fu_204__0\(1),
      Q => p_0_2_0_0_011571684_i_load_reg_2077(1),
      R => '0'
    );
\p_0_2_0_0_011571684_i_load_reg_2077_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \p_0_2_0_0_011571684_i_fu_204__0\(2),
      Q => p_0_2_0_0_011571684_i_load_reg_2077(2),
      R => '0'
    );
\p_0_2_0_0_011571684_i_load_reg_2077_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \p_0_2_0_0_011571684_i_fu_204__0\(3),
      Q => p_0_2_0_0_011571684_i_load_reg_2077(3),
      R => '0'
    );
\p_0_2_0_0_011571684_i_load_reg_2077_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \p_0_2_0_0_011571684_i_fu_204__0\(4),
      Q => p_0_2_0_0_011571684_i_load_reg_2077(4),
      R => '0'
    );
\p_0_2_0_0_011571684_i_load_reg_2077_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \p_0_2_0_0_011571684_i_fu_204__0\(5),
      Q => p_0_2_0_0_011571684_i_load_reg_2077(5),
      R => '0'
    );
\p_0_2_0_0_011571684_i_load_reg_2077_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \p_0_2_0_0_011571684_i_fu_204__0\(6),
      Q => p_0_2_0_0_011571684_i_load_reg_2077(6),
      R => '0'
    );
\p_0_2_0_0_011571684_i_load_reg_2077_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \p_0_2_0_0_011571684_i_fu_204__0\(7),
      Q => p_0_2_0_0_011571684_i_load_reg_2077(7),
      R => '0'
    );
\p_2_out__1_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \p_2_out__1_carry_n_5\,
      CO(6) => \p_2_out__1_carry_n_6\,
      CO(5) => \p_2_out__1_carry_n_7\,
      CO(4) => \p_2_out__1_carry_n_8\,
      CO(3) => \p_2_out__1_carry_n_9\,
      CO(2) => \p_2_out__1_carry_n_10\,
      CO(1) => \p_2_out__1_carry_n_11\,
      CO(0) => \p_2_out__1_carry_n_12\,
      DI(7) => \p_2_out__1_carry_i_1_n_5\,
      DI(6) => \p_2_out__1_carry_i_2_n_5\,
      DI(5) => \p_2_out__1_carry_i_3_n_5\,
      DI(4) => \p_2_out__1_carry_i_4_n_5\,
      DI(3) => \p_2_out__1_carry_i_5_n_5\,
      DI(2) => \p_2_out__1_carry_i_6_n_5\,
      DI(1) => \p_2_out__1_carry_i_7_n_5\,
      DI(0) => add_ln1030_reg_2158(0),
      O(7 downto 0) => \NLW_p_2_out__1_carry_O_UNCONNECTED\(7 downto 0),
      S(7) => \p_2_out__1_carry_i_8_n_5\,
      S(6) => \p_2_out__1_carry_i_9_n_5\,
      S(5) => \p_2_out__1_carry_i_10_n_5\,
      S(4) => \p_2_out__1_carry_i_11_n_5\,
      S(3) => \p_2_out__1_carry_i_12_n_5\,
      S(2) => \p_2_out__1_carry_i_13_n_5\,
      S(1) => \p_2_out__1_carry_i_14_n_5\,
      S(0) => \p_2_out__1_carry_i_15_n_5\
    );
\p_2_out__1_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \p_2_out__1_carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_p_2_out__1_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \p_2_out__1_carry__0_n_11\,
      CO(0) => \p_2_out__1_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \p_2_out__1_carry__0_i_1_n_5\,
      DI(0) => \p_2_out__1_carry__0_i_2_n_5\,
      O(7 downto 0) => \NLW_p_2_out__1_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 2) => B"000000",
      S(1) => \p_2_out__1_carry__0_i_3_n_5\,
      S(0) => \p_2_out__1_carry__0_i_4_n_5\
    );
\p_2_out__1_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"60006660"
    )
        port map (
      I0 => add_ln1030_2_reg_2163(8),
      I1 => add_ln1030_reg_2158(8),
      I2 => zext_ln1030_3_fu_1338_p1(7),
      I3 => \p_2_out__1_carry__0_i_6_n_5\,
      I4 => add_ln1030_2_reg_2163(7),
      O => \p_2_out__1_carry__0_i_1_n_5\
    );
\p_2_out__1_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_2_out__1_carry_i_27_n_5\,
      I1 => add_ln1030_reg_2158(7),
      I2 => \p_2_out__1_carry_i_28_n_5\,
      O => \p_2_out__1_carry__0_i_2_n_5\
    );
\p_2_out__1_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF2BD4FF"
    )
        port map (
      I0 => add_ln1030_2_reg_2163(7),
      I1 => \p_2_out__1_carry__0_i_6_n_5\,
      I2 => zext_ln1030_3_fu_1338_p1(7),
      I3 => add_ln1030_2_reg_2163(8),
      I4 => add_ln1030_reg_2158(8),
      O => \p_2_out__1_carry__0_i_3_n_5\
    );
\p_2_out__1_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => \p_2_out__1_carry__0_i_2_n_5\,
      I1 => add_ln1030_reg_2158(8),
      I2 => add_ln1030_2_reg_2163(8),
      I3 => add_ln1030_2_reg_2163(7),
      I4 => \p_2_out__1_carry__0_i_6_n_5\,
      I5 => zext_ln1030_3_fu_1338_p1(7),
      O => \p_2_out__1_carry__0_i_4_n_5\
    );
\p_2_out__1_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln61_7_reg_2138(7),
      I1 => sub_ln1027_reg_2128(8),
      I2 => trunc_ln61_7_reg_2133(7),
      O => zext_ln1030_3_fu_1338_p1(7)
    );
\p_2_out__1_carry__0_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sub_ln61_8_reg_2153(7),
      I1 => sub_ln1028_reg_2143(8),
      I2 => trunc_ln61_8_reg_2148(7),
      O => \p_2_out__1_carry__0_i_6_n_5\
    );
\p_2_out__1_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_2_out__1_carry_i_16_n_5\,
      I1 => add_ln1030_reg_2158(6),
      I2 => \p_2_out__1_carry_i_17_n_5\,
      O => \p_2_out__1_carry_i_1_n_5\
    );
\p_2_out__1_carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_2_out__1_carry_i_18_n_5\,
      I1 => add_ln1030_reg_2158(5),
      I2 => \p_2_out__1_carry_i_19_n_5\,
      I3 => \p_2_out__1_carry_i_3_n_5\,
      O => \p_2_out__1_carry_i_10_n_5\
    );
\p_2_out__1_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_2_out__1_carry_i_20_n_5\,
      I1 => add_ln1030_reg_2158(4),
      I2 => \p_2_out__1_carry_i_21_n_5\,
      I3 => \p_2_out__1_carry_i_4_n_5\,
      O => \p_2_out__1_carry_i_11_n_5\
    );
\p_2_out__1_carry_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_2_out__1_carry_i_22_n_5\,
      I1 => add_ln1030_reg_2158(3),
      I2 => \p_2_out__1_carry_i_23_n_5\,
      I3 => \p_2_out__1_carry_i_5_n_5\,
      O => \p_2_out__1_carry_i_12_n_5\
    );
\p_2_out__1_carry_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_2_out__1_carry_i_24_n_5\,
      I1 => add_ln1030_reg_2158(2),
      I2 => \p_2_out__1_carry_i_25_n_5\,
      I3 => \p_2_out__1_carry_i_6_n_5\,
      O => \p_2_out__1_carry_i_13_n_5\
    );
\p_2_out__1_carry_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6969966996699696"
    )
        port map (
      I0 => add_ln1030_reg_2158(1),
      I1 => add_ln1030_2_reg_2163(1),
      I2 => \p_2_out__1_carry_i_26_n_5\,
      I3 => trunc_ln61_7_reg_2133(0),
      I4 => trunc_ln61_8_reg_2148(0),
      I5 => add_ln1030_2_reg_2163(0),
      O => \p_2_out__1_carry_i_14_n_5\
    );
\p_2_out__1_carry_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln61_7_reg_2133(0),
      I1 => trunc_ln61_8_reg_2148(0),
      I2 => add_ln1030_2_reg_2163(0),
      I3 => add_ln1030_reg_2158(0),
      O => \p_2_out__1_carry_i_15_n_5\
    );
\p_2_out__1_carry_i_16\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D4DDD444"
    )
        port map (
      I0 => add_ln1030_2_reg_2163(5),
      I1 => \p_2_out__1_carry_i_29_n_5\,
      I2 => sub_ln61_7_reg_2138(5),
      I3 => sub_ln1027_reg_2128(8),
      I4 => trunc_ln61_7_reg_2133(5),
      O => \p_2_out__1_carry_i_16_n_5\
    );
\p_2_out__1_carry_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \p_2_out__1_carry_i_30_n_5\,
      I1 => sub_ln61_7_reg_2138(6),
      I2 => sub_ln1027_reg_2128(8),
      I3 => trunc_ln61_7_reg_2133(6),
      I4 => add_ln1030_2_reg_2163(6),
      O => \p_2_out__1_carry_i_17_n_5\
    );
\p_2_out__1_carry_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D4DDD444"
    )
        port map (
      I0 => add_ln1030_2_reg_2163(4),
      I1 => \p_2_out__1_carry_i_31_n_5\,
      I2 => sub_ln61_7_reg_2138(4),
      I3 => sub_ln1027_reg_2128(8),
      I4 => trunc_ln61_7_reg_2133(4),
      O => \p_2_out__1_carry_i_18_n_5\
    );
\p_2_out__1_carry_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \p_2_out__1_carry_i_29_n_5\,
      I1 => sub_ln61_7_reg_2138(5),
      I2 => sub_ln1027_reg_2128(8),
      I3 => trunc_ln61_7_reg_2133(5),
      I4 => add_ln1030_2_reg_2163(5),
      O => \p_2_out__1_carry_i_19_n_5\
    );
\p_2_out__1_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_2_out__1_carry_i_18_n_5\,
      I1 => add_ln1030_reg_2158(5),
      I2 => \p_2_out__1_carry_i_19_n_5\,
      O => \p_2_out__1_carry_i_2_n_5\
    );
\p_2_out__1_carry_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D4DDD444"
    )
        port map (
      I0 => add_ln1030_2_reg_2163(3),
      I1 => \p_2_out__1_carry_i_32_n_5\,
      I2 => sub_ln61_7_reg_2138(3),
      I3 => sub_ln1027_reg_2128(8),
      I4 => trunc_ln61_7_reg_2133(3),
      O => \p_2_out__1_carry_i_20_n_5\
    );
\p_2_out__1_carry_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \p_2_out__1_carry_i_31_n_5\,
      I1 => sub_ln61_7_reg_2138(4),
      I2 => sub_ln1027_reg_2128(8),
      I3 => trunc_ln61_7_reg_2133(4),
      I4 => add_ln1030_2_reg_2163(4),
      O => \p_2_out__1_carry_i_21_n_5\
    );
\p_2_out__1_carry_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D4DDD444"
    )
        port map (
      I0 => add_ln1030_2_reg_2163(2),
      I1 => \p_2_out__1_carry_i_33_n_5\,
      I2 => sub_ln61_7_reg_2138(2),
      I3 => sub_ln1027_reg_2128(8),
      I4 => trunc_ln61_7_reg_2133(2),
      O => \p_2_out__1_carry_i_22_n_5\
    );
\p_2_out__1_carry_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \p_2_out__1_carry_i_32_n_5\,
      I1 => sub_ln61_7_reg_2138(3),
      I2 => sub_ln1027_reg_2128(8),
      I3 => trunc_ln61_7_reg_2133(3),
      I4 => add_ln1030_2_reg_2163(3),
      O => \p_2_out__1_carry_i_23_n_5\
    );
\p_2_out__1_carry_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E2E2E2FFFFFFE2FF"
    )
        port map (
      I0 => trunc_ln61_7_reg_2133(1),
      I1 => sub_ln1027_reg_2128(8),
      I2 => sub_ln61_7_reg_2138(1),
      I3 => trunc_ln61_8_reg_2148(1),
      I4 => sub_ln1028_reg_2143(8),
      I5 => sub_ln61_8_reg_2153(1),
      O => \p_2_out__1_carry_i_24_n_5\
    );
\p_2_out__1_carry_i_25\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \p_2_out__1_carry_i_33_n_5\,
      I1 => sub_ln61_7_reg_2138(2),
      I2 => sub_ln1027_reg_2128(8),
      I3 => trunc_ln61_7_reg_2133(2),
      I4 => add_ln1030_2_reg_2163(2),
      O => \p_2_out__1_carry_i_25_n_5\
    );
\p_2_out__1_carry_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1D1D1DE2E2E21DE2"
    )
        port map (
      I0 => trunc_ln61_7_reg_2133(1),
      I1 => sub_ln1027_reg_2128(8),
      I2 => sub_ln61_7_reg_2138(1),
      I3 => trunc_ln61_8_reg_2148(1),
      I4 => sub_ln1028_reg_2143(8),
      I5 => sub_ln61_8_reg_2153(1),
      O => \p_2_out__1_carry_i_26_n_5\
    );
\p_2_out__1_carry_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D4DDD444"
    )
        port map (
      I0 => add_ln1030_2_reg_2163(6),
      I1 => \p_2_out__1_carry_i_30_n_5\,
      I2 => sub_ln61_7_reg_2138(6),
      I3 => sub_ln1027_reg_2128(8),
      I4 => trunc_ln61_7_reg_2133(6),
      O => \p_2_out__1_carry_i_27_n_5\
    );
\p_2_out__1_carry_i_28\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"656A9A95"
    )
        port map (
      I0 => \p_2_out__1_carry__0_i_6_n_5\,
      I1 => sub_ln61_7_reg_2138(7),
      I2 => sub_ln1027_reg_2128(8),
      I3 => trunc_ln61_7_reg_2133(7),
      I4 => add_ln1030_2_reg_2163(7),
      O => \p_2_out__1_carry_i_28_n_5\
    );
\p_2_out__1_carry_i_29\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sub_ln61_8_reg_2153(5),
      I1 => sub_ln1028_reg_2143(8),
      I2 => trunc_ln61_8_reg_2148(5),
      O => \p_2_out__1_carry_i_29_n_5\
    );
\p_2_out__1_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_2_out__1_carry_i_20_n_5\,
      I1 => add_ln1030_reg_2158(4),
      I2 => \p_2_out__1_carry_i_21_n_5\,
      O => \p_2_out__1_carry_i_3_n_5\
    );
\p_2_out__1_carry_i_30\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sub_ln61_8_reg_2153(6),
      I1 => sub_ln1028_reg_2143(8),
      I2 => trunc_ln61_8_reg_2148(6),
      O => \p_2_out__1_carry_i_30_n_5\
    );
\p_2_out__1_carry_i_31\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sub_ln61_8_reg_2153(4),
      I1 => sub_ln1028_reg_2143(8),
      I2 => trunc_ln61_8_reg_2148(4),
      O => \p_2_out__1_carry_i_31_n_5\
    );
\p_2_out__1_carry_i_32\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sub_ln61_8_reg_2153(3),
      I1 => sub_ln1028_reg_2143(8),
      I2 => trunc_ln61_8_reg_2148(3),
      O => \p_2_out__1_carry_i_32_n_5\
    );
\p_2_out__1_carry_i_33\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => sub_ln61_8_reg_2153(2),
      I1 => sub_ln1028_reg_2143(8),
      I2 => trunc_ln61_8_reg_2148(2),
      O => \p_2_out__1_carry_i_33_n_5\
    );
\p_2_out__1_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_2_out__1_carry_i_22_n_5\,
      I1 => add_ln1030_reg_2158(3),
      I2 => \p_2_out__1_carry_i_23_n_5\,
      O => \p_2_out__1_carry_i_4_n_5\
    );
\p_2_out__1_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \p_2_out__1_carry_i_24_n_5\,
      I1 => add_ln1030_reg_2158(2),
      I2 => \p_2_out__1_carry_i_25_n_5\,
      O => \p_2_out__1_carry_i_5_n_5\
    );
\p_2_out__1_carry_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => add_ln1030_2_reg_2163(1),
      I1 => \p_2_out__1_carry_i_26_n_5\,
      I2 => add_ln1030_reg_2158(1),
      O => \p_2_out__1_carry_i_6_n_5\
    );
\p_2_out__1_carry_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \p_2_out__1_carry_i_26_n_5\,
      I1 => add_ln1030_2_reg_2163(1),
      I2 => add_ln1030_reg_2158(1),
      O => \p_2_out__1_carry_i_7_n_5\
    );
\p_2_out__1_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_2_out__1_carry_i_27_n_5\,
      I1 => add_ln1030_reg_2158(7),
      I2 => \p_2_out__1_carry_i_28_n_5\,
      I3 => \p_2_out__1_carry_i_1_n_5\,
      O => \p_2_out__1_carry_i_8_n_5\
    );
\p_2_out__1_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \p_2_out__1_carry_i_16_n_5\,
      I1 => add_ln1030_reg_2158(6),
      I2 => \p_2_out__1_carry_i_17_n_5\,
      I3 => \p_2_out__1_carry_i_2_n_5\,
      O => \p_2_out__1_carry_i_9_n_5\
    );
\pix_7_reg_408[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I1 => tmp_i1_reg_1981(0),
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => right_1_fu_176(0),
      O => \pix_7_reg_408[0]_i_1_n_5\
    );
\pix_7_reg_408[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I1 => tmp_i1_reg_1981(1),
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => right_1_fu_176(1),
      O => \pix_7_reg_408[1]_i_1_n_5\
    );
\pix_7_reg_408[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I1 => tmp_i1_reg_1981(2),
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => right_1_fu_176(2),
      O => \pix_7_reg_408[2]_i_1_n_5\
    );
\pix_7_reg_408[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I1 => tmp_i1_reg_1981(3),
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => right_1_fu_176(3),
      O => \pix_7_reg_408[3]_i_1_n_5\
    );
\pix_7_reg_408[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I1 => tmp_i1_reg_1981(4),
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => right_1_fu_176(4),
      O => \pix_7_reg_408[4]_i_1_n_5\
    );
\pix_7_reg_408[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I1 => tmp_i1_reg_1981(5),
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => right_1_fu_176(5),
      O => \pix_7_reg_408[5]_i_1_n_5\
    );
\pix_7_reg_408[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I1 => tmp_i1_reg_1981(6),
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => right_1_fu_176(6),
      O => \pix_7_reg_408[6]_i_1_n_5\
    );
\pix_7_reg_408[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \icmp_ln881_reg_1925_pp0_iter1_reg_reg_n_5_[0]\,
      O => pix_7_reg_408
    );
\pix_7_reg_408[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I1 => tmp_i1_reg_1981(7),
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => right_1_fu_176(7),
      O => \pix_7_reg_408[7]_i_2_n_5\
    );
\pix_7_reg_408_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \pix_7_reg_408_reg_n_5_[0]\,
      Q => pix_7_reg_408_pp0_iter3_reg(0),
      R => '0'
    );
\pix_7_reg_408_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \pix_7_reg_408_reg_n_5_[1]\,
      Q => pix_7_reg_408_pp0_iter3_reg(1),
      R => '0'
    );
\pix_7_reg_408_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \pix_7_reg_408_reg_n_5_[2]\,
      Q => pix_7_reg_408_pp0_iter3_reg(2),
      R => '0'
    );
\pix_7_reg_408_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \pix_7_reg_408_reg_n_5_[3]\,
      Q => pix_7_reg_408_pp0_iter3_reg(3),
      R => '0'
    );
\pix_7_reg_408_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \pix_7_reg_408_reg_n_5_[4]\,
      Q => pix_7_reg_408_pp0_iter3_reg(4),
      R => '0'
    );
\pix_7_reg_408_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \pix_7_reg_408_reg_n_5_[5]\,
      Q => pix_7_reg_408_pp0_iter3_reg(5),
      R => '0'
    );
\pix_7_reg_408_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \pix_7_reg_408_reg_n_5_[6]\,
      Q => pix_7_reg_408_pp0_iter3_reg(6),
      R => '0'
    );
\pix_7_reg_408_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \pix_7_reg_408_reg_n_5_[7]\,
      Q => pix_7_reg_408_pp0_iter3_reg(7),
      R => '0'
    );
\pix_7_reg_408_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_7_reg_408_pp0_iter3_reg(0),
      Q => \pix_reg_418_pp0_iter4_reg_reg[7]_0\(0),
      R => '0'
    );
\pix_7_reg_408_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_7_reg_408_pp0_iter3_reg(1),
      Q => \pix_reg_418_pp0_iter4_reg_reg[7]_0\(1),
      R => '0'
    );
\pix_7_reg_408_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_7_reg_408_pp0_iter3_reg(2),
      Q => \pix_reg_418_pp0_iter4_reg_reg[7]_0\(2),
      R => '0'
    );
\pix_7_reg_408_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_7_reg_408_pp0_iter3_reg(3),
      Q => \pix_reg_418_pp0_iter4_reg_reg[7]_0\(3),
      R => '0'
    );
\pix_7_reg_408_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_7_reg_408_pp0_iter3_reg(4),
      Q => \pix_reg_418_pp0_iter4_reg_reg[7]_0\(4),
      R => '0'
    );
\pix_7_reg_408_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_7_reg_408_pp0_iter3_reg(5),
      Q => \pix_reg_418_pp0_iter4_reg_reg[7]_0\(5),
      R => '0'
    );
\pix_7_reg_408_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_7_reg_408_pp0_iter3_reg(6),
      Q => \pix_reg_418_pp0_iter4_reg_reg[7]_0\(6),
      R => '0'
    );
\pix_7_reg_408_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_7_reg_408_pp0_iter3_reg(7),
      Q => \pix_reg_418_pp0_iter4_reg_reg[7]_0\(7),
      R => '0'
    );
\pix_7_reg_408_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_408,
      D => \pix_7_reg_408[0]_i_1_n_5\,
      Q => \pix_7_reg_408_reg_n_5_[0]\,
      R => '0'
    );
\pix_7_reg_408_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_408,
      D => \pix_7_reg_408[1]_i_1_n_5\,
      Q => \pix_7_reg_408_reg_n_5_[1]\,
      R => '0'
    );
\pix_7_reg_408_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_408,
      D => \pix_7_reg_408[2]_i_1_n_5\,
      Q => \pix_7_reg_408_reg_n_5_[2]\,
      R => '0'
    );
\pix_7_reg_408_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_408,
      D => \pix_7_reg_408[3]_i_1_n_5\,
      Q => \pix_7_reg_408_reg_n_5_[3]\,
      R => '0'
    );
\pix_7_reg_408_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_408,
      D => \pix_7_reg_408[4]_i_1_n_5\,
      Q => \pix_7_reg_408_reg_n_5_[4]\,
      R => '0'
    );
\pix_7_reg_408_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_408,
      D => \pix_7_reg_408[5]_i_1_n_5\,
      Q => \pix_7_reg_408_reg_n_5_[5]\,
      R => '0'
    );
\pix_7_reg_408_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_408,
      D => \pix_7_reg_408[6]_i_1_n_5\,
      Q => \pix_7_reg_408_reg_n_5_[6]\,
      R => '0'
    );
\pix_7_reg_408_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_408,
      D => \pix_7_reg_408[7]_i_2_n_5\,
      Q => \pix_7_reg_408_reg_n_5_[7]\,
      R => '0'
    );
\pix_8_reg_398[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I1 => tmp_1_i2_reg_1990(0),
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => right_2_fu_180(0),
      O => \pix_8_reg_398[0]_i_1_n_5\
    );
\pix_8_reg_398[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I1 => tmp_1_i2_reg_1990(1),
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => right_2_fu_180(1),
      O => \pix_8_reg_398[1]_i_1_n_5\
    );
\pix_8_reg_398[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I1 => tmp_1_i2_reg_1990(2),
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => right_2_fu_180(2),
      O => \pix_8_reg_398[2]_i_1_n_5\
    );
\pix_8_reg_398[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I1 => tmp_1_i2_reg_1990(3),
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => right_2_fu_180(3),
      O => \pix_8_reg_398[3]_i_1_n_5\
    );
\pix_8_reg_398[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I1 => tmp_1_i2_reg_1990(4),
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => right_2_fu_180(4),
      O => \pix_8_reg_398[4]_i_1_n_5\
    );
\pix_8_reg_398[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I1 => tmp_1_i2_reg_1990(5),
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => right_2_fu_180(5),
      O => \pix_8_reg_398[5]_i_1_n_5\
    );
\pix_8_reg_398[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I1 => tmp_1_i2_reg_1990(6),
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => right_2_fu_180(6),
      O => \pix_8_reg_398[6]_i_1_n_5\
    );
\pix_8_reg_398[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I1 => tmp_1_i2_reg_1990(7),
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => right_2_fu_180(7),
      O => \pix_8_reg_398[7]_i_1_n_5\
    );
\pix_8_reg_398_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_8_reg_398(0),
      Q => pix_8_reg_398_pp0_iter3_reg(0),
      R => '0'
    );
\pix_8_reg_398_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_8_reg_398(1),
      Q => pix_8_reg_398_pp0_iter3_reg(1),
      R => '0'
    );
\pix_8_reg_398_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_8_reg_398(2),
      Q => pix_8_reg_398_pp0_iter3_reg(2),
      R => '0'
    );
\pix_8_reg_398_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_8_reg_398(3),
      Q => pix_8_reg_398_pp0_iter3_reg(3),
      R => '0'
    );
\pix_8_reg_398_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_8_reg_398(4),
      Q => pix_8_reg_398_pp0_iter3_reg(4),
      R => '0'
    );
\pix_8_reg_398_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_8_reg_398(5),
      Q => pix_8_reg_398_pp0_iter3_reg(5),
      R => '0'
    );
\pix_8_reg_398_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_8_reg_398(6),
      Q => pix_8_reg_398_pp0_iter3_reg(6),
      R => '0'
    );
\pix_8_reg_398_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_8_reg_398(7),
      Q => pix_8_reg_398_pp0_iter3_reg(7),
      R => '0'
    );
\pix_8_reg_398_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_8_reg_398_pp0_iter3_reg(0),
      Q => pix_8_reg_398_pp0_iter4_reg(0),
      R => '0'
    );
\pix_8_reg_398_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_8_reg_398_pp0_iter3_reg(1),
      Q => pix_8_reg_398_pp0_iter4_reg(1),
      R => '0'
    );
\pix_8_reg_398_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_8_reg_398_pp0_iter3_reg(2),
      Q => pix_8_reg_398_pp0_iter4_reg(2),
      R => '0'
    );
\pix_8_reg_398_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_8_reg_398_pp0_iter3_reg(3),
      Q => pix_8_reg_398_pp0_iter4_reg(3),
      R => '0'
    );
\pix_8_reg_398_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_8_reg_398_pp0_iter3_reg(4),
      Q => pix_8_reg_398_pp0_iter4_reg(4),
      R => '0'
    );
\pix_8_reg_398_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_8_reg_398_pp0_iter3_reg(5),
      Q => pix_8_reg_398_pp0_iter4_reg(5),
      R => '0'
    );
\pix_8_reg_398_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_8_reg_398_pp0_iter3_reg(6),
      Q => pix_8_reg_398_pp0_iter4_reg(6),
      R => '0'
    );
\pix_8_reg_398_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_8_reg_398_pp0_iter3_reg(7),
      Q => pix_8_reg_398_pp0_iter4_reg(7),
      R => '0'
    );
\pix_8_reg_398_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_408,
      D => \pix_8_reg_398[0]_i_1_n_5\,
      Q => pix_8_reg_398(0),
      R => '0'
    );
\pix_8_reg_398_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_408,
      D => \pix_8_reg_398[1]_i_1_n_5\,
      Q => pix_8_reg_398(1),
      R => '0'
    );
\pix_8_reg_398_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_408,
      D => \pix_8_reg_398[2]_i_1_n_5\,
      Q => pix_8_reg_398(2),
      R => '0'
    );
\pix_8_reg_398_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_408,
      D => \pix_8_reg_398[3]_i_1_n_5\,
      Q => pix_8_reg_398(3),
      R => '0'
    );
\pix_8_reg_398_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_408,
      D => \pix_8_reg_398[4]_i_1_n_5\,
      Q => pix_8_reg_398(4),
      R => '0'
    );
\pix_8_reg_398_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_408,
      D => \pix_8_reg_398[5]_i_1_n_5\,
      Q => pix_8_reg_398(5),
      R => '0'
    );
\pix_8_reg_398_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_408,
      D => \pix_8_reg_398[6]_i_1_n_5\,
      Q => pix_8_reg_398(6),
      R => '0'
    );
\pix_8_reg_398_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_408,
      D => \pix_8_reg_398[7]_i_1_n_5\,
      Q => pix_8_reg_398(7),
      R => '0'
    );
\pix_reg_418[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I1 => trunc_ln902_reg_1972(0),
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => \right_fu_172__0\(0),
      O => \pix_reg_418[0]_i_1_n_5\
    );
\pix_reg_418[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I1 => trunc_ln902_reg_1972(1),
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => \right_fu_172__0\(1),
      O => \pix_reg_418[1]_i_1_n_5\
    );
\pix_reg_418[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I1 => trunc_ln902_reg_1972(2),
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => \right_fu_172__0\(2),
      O => \pix_reg_418[2]_i_1_n_5\
    );
\pix_reg_418[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I1 => trunc_ln902_reg_1972(3),
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => \right_fu_172__0\(3),
      O => \pix_reg_418[3]_i_1_n_5\
    );
\pix_reg_418[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I1 => trunc_ln902_reg_1972(4),
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => \right_fu_172__0\(4),
      O => \pix_reg_418[4]_i_1_n_5\
    );
\pix_reg_418[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I1 => trunc_ln902_reg_1972(5),
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => \right_fu_172__0\(5),
      O => \pix_reg_418[5]_i_1_n_5\
    );
\pix_reg_418[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I1 => trunc_ln902_reg_1972(6),
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => \right_fu_172__0\(6),
      O => \pix_reg_418[6]_i_1_n_5\
    );
\pix_reg_418[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF80"
    )
        port map (
      I0 => icmp_ln891_reg_1929_pp0_iter1_reg,
      I1 => trunc_ln902_reg_1972(7),
      I2 => cmp161_i_reg_1945_pp0_iter1_reg,
      I3 => \right_fu_172__0\(7),
      O => \pix_reg_418[7]_i_1_n_5\
    );
\pix_reg_418_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \pix_reg_418__0\(0),
      Q => pix_reg_418_pp0_iter3_reg(0),
      R => '0'
    );
\pix_reg_418_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \pix_reg_418__0\(1),
      Q => pix_reg_418_pp0_iter3_reg(1),
      R => '0'
    );
\pix_reg_418_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \pix_reg_418__0\(2),
      Q => pix_reg_418_pp0_iter3_reg(2),
      R => '0'
    );
\pix_reg_418_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \pix_reg_418__0\(3),
      Q => pix_reg_418_pp0_iter3_reg(3),
      R => '0'
    );
\pix_reg_418_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \pix_reg_418__0\(4),
      Q => pix_reg_418_pp0_iter3_reg(4),
      R => '0'
    );
\pix_reg_418_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \pix_reg_418__0\(5),
      Q => pix_reg_418_pp0_iter3_reg(5),
      R => '0'
    );
\pix_reg_418_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \pix_reg_418__0\(6),
      Q => pix_reg_418_pp0_iter3_reg(6),
      R => '0'
    );
\pix_reg_418_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \pix_reg_418__0\(7),
      Q => pix_reg_418_pp0_iter3_reg(7),
      R => '0'
    );
\pix_reg_418_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_reg_418_pp0_iter3_reg(0),
      Q => pix_reg_418_pp0_iter4_reg(0),
      R => '0'
    );
\pix_reg_418_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_reg_418_pp0_iter3_reg(1),
      Q => pix_reg_418_pp0_iter4_reg(1),
      R => '0'
    );
\pix_reg_418_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_reg_418_pp0_iter3_reg(2),
      Q => pix_reg_418_pp0_iter4_reg(2),
      R => '0'
    );
\pix_reg_418_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_reg_418_pp0_iter3_reg(3),
      Q => pix_reg_418_pp0_iter4_reg(3),
      R => '0'
    );
\pix_reg_418_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_reg_418_pp0_iter3_reg(4),
      Q => pix_reg_418_pp0_iter4_reg(4),
      R => '0'
    );
\pix_reg_418_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_reg_418_pp0_iter3_reg(5),
      Q => pix_reg_418_pp0_iter4_reg(5),
      R => '0'
    );
\pix_reg_418_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_reg_418_pp0_iter3_reg(6),
      Q => pix_reg_418_pp0_iter4_reg(6),
      R => '0'
    );
\pix_reg_418_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_reg_418_pp0_iter3_reg(7),
      Q => pix_reg_418_pp0_iter4_reg(7),
      R => '0'
    );
\pix_reg_418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_408,
      D => \pix_reg_418[0]_i_1_n_5\,
      Q => \pix_reg_418__0\(0),
      R => '0'
    );
\pix_reg_418_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_408,
      D => \pix_reg_418[1]_i_1_n_5\,
      Q => \pix_reg_418__0\(1),
      R => '0'
    );
\pix_reg_418_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_408,
      D => \pix_reg_418[2]_i_1_n_5\,
      Q => \pix_reg_418__0\(2),
      R => '0'
    );
\pix_reg_418_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_408,
      D => \pix_reg_418[3]_i_1_n_5\,
      Q => \pix_reg_418__0\(3),
      R => '0'
    );
\pix_reg_418_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_408,
      D => \pix_reg_418[4]_i_1_n_5\,
      Q => \pix_reg_418__0\(4),
      R => '0'
    );
\pix_reg_418_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_408,
      D => \pix_reg_418[5]_i_1_n_5\,
      Q => \pix_reg_418__0\(5),
      R => '0'
    );
\pix_reg_418_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_408,
      D => \pix_reg_418[6]_i_1_n_5\,
      Q => \pix_reg_418__0\(6),
      R => '0'
    );
\pix_reg_418_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_7_reg_408,
      D => \pix_reg_418[7]_i_1_n_5\,
      Q => \pix_reg_418__0\(7),
      R => '0'
    );
r_2_fu_1595_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => r_2_fu_1595_p2_carry_n_5,
      CO(6) => r_2_fu_1595_p2_carry_n_6,
      CO(5) => r_2_fu_1595_p2_carry_n_7,
      CO(4) => r_2_fu_1595_p2_carry_n_8,
      CO(3) => r_2_fu_1595_p2_carry_n_9,
      CO(2) => r_2_fu_1595_p2_carry_n_10,
      CO(1) => r_2_fu_1595_p2_carry_n_11,
      CO(0) => r_2_fu_1595_p2_carry_n_12,
      DI(7 downto 0) => pix_7_reg_408_pp0_iter3_reg(7 downto 0),
      O(7) => r_2_fu_1595_p2_carry_n_13,
      O(6) => r_2_fu_1595_p2_carry_n_14,
      O(5) => r_2_fu_1595_p2_carry_n_15,
      O(4) => r_2_fu_1595_p2_carry_n_16,
      O(3) => r_2_fu_1595_p2_carry_n_17,
      O(2) => r_2_fu_1595_p2_carry_n_18,
      O(1) => r_2_fu_1595_p2_carry_n_19,
      O(0) => r_2_fu_1595_p2_carry_n_20,
      S(7) => r_2_fu_1595_p2_carry_i_1_n_5,
      S(6) => r_2_fu_1595_p2_carry_i_2_n_5,
      S(5) => r_2_fu_1595_p2_carry_i_3_n_5,
      S(4) => r_2_fu_1595_p2_carry_i_4_n_5,
      S(3) => r_2_fu_1595_p2_carry_i_5_n_5,
      S(2) => r_2_fu_1595_p2_carry_i_6_n_5,
      S(1) => r_2_fu_1595_p2_carry_i_7_n_5,
      S(0) => r_2_fu_1595_p2_carry_i_8_n_5
    );
\r_2_fu_1595_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => r_2_fu_1595_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_r_2_fu_1595_p2_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \r_2_fu_1595_p2_carry__0_n_10\,
      CO(1) => \r_2_fu_1595_p2_carry__0_n_11\,
      CO(0) => \r_2_fu_1595_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000100",
      O(7 downto 4) => \NLW_r_2_fu_1595_p2_carry__0_O_UNCONNECTED\(7 downto 4),
      O(3) => \r_2_fu_1595_p2_carry__0_n_17\,
      O(2) => \r_2_fu_1595_p2_carry__0_n_18\,
      O(1) => \r_2_fu_1595_p2_carry__0_n_19\,
      O(0) => \r_2_fu_1595_p2_carry__0_n_20\,
      S(7 downto 3) => B"00001",
      S(2) => \r_2_fu_1595_p2_carry__0_i_1_n_5\,
      S(1) => \r_2_fu_1595_p2_carry__0_i_2_n_5\,
      S(0) => \r_2_fu_1595_p2_carry__0_i_3_n_5\
    );
\r_2_fu_1595_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFF6F0F6F0F6FF"
    )
        port map (
      I0 => trunc_ln1039_2_i_reg_2188(8),
      I1 => \r_2_fu_1595_p2_carry__0_i_4_n_5\,
      I2 => \r_2_fu_1595_p2_carry__0_i_5_n_5\,
      I3 => \p_2_out__1_carry__0_n_11\,
      I4 => \r_2_fu_1595_p2_carry__0_i_6_n_5\,
      I5 => \r_2_fu_1595_p2_carry__0_i_7_n_5\,
      O => \r_2_fu_1595_p2_carry__0_i_1_n_5\
    );
\r_2_fu_1595_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BBBBF0FF"
    )
        port map (
      I0 => \r_2_fu_1595_p2_carry__0_i_4_n_5\,
      I1 => add_ln1039_reg_2182(9),
      I2 => \r_2_fu_1595_p2_carry__0_i_7_n_5\,
      I3 => add_ln1033_reg_2168(9),
      I4 => \p_2_out__1_carry__0_n_11\,
      O => \r_2_fu_1595_p2_carry__0_i_2_n_5\
    );
\r_2_fu_1595_p2_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F6FFF6F0F6F0F6FF"
    )
        port map (
      I0 => trunc_ln1039_2_i_reg_2188(8),
      I1 => \r_2_fu_1595_p2_carry__0_i_8_n_5\,
      I2 => \r_2_fu_1595_p2_carry__0_i_5_n_5\,
      I3 => \p_2_out__1_carry__0_n_11\,
      I4 => \r_2_fu_1595_p2_carry__0_i_6_n_5\,
      I5 => \r_2_fu_1595_p2_carry__0_i_9_n_5\,
      O => \r_2_fu_1595_p2_carry__0_i_3_n_5\
    );
\r_2_fu_1595_p2_carry__0_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => trunc_ln1039_2_i_reg_2188(8),
      I1 => trunc_ln1039_2_i_reg_2188(7),
      I2 => r_2_fu_1595_p2_carry_i_26_n_5,
      I3 => trunc_ln1039_2_i_reg_2188(6),
      O => \r_2_fu_1595_p2_carry__0_i_4_n_5\
    );
\r_2_fu_1595_p2_carry__0_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => add_ln1039_reg_2182(9),
      I1 => \p_2_out__1_carry__0_n_11\,
      I2 => add_ln1033_reg_2168(9),
      O => \r_2_fu_1595_p2_carry__0_i_5_n_5\
    );
\r_2_fu_1595_p2_carry__0_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFEF0010"
    )
        port map (
      I0 => add_ln1033_reg_2168(8),
      I1 => add_ln1033_reg_2168(6),
      I2 => r_2_fu_1595_p2_carry_i_24_n_5,
      I3 => add_ln1033_reg_2168(7),
      I4 => add_ln1033_reg_2168(9),
      O => \r_2_fu_1595_p2_carry__0_i_6_n_5\
    );
\r_2_fu_1595_p2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"33B3333333333E33"
    )
        port map (
      I0 => r_2_fu_1595_p2_carry_i_25_n_5,
      I1 => add_ln1033_reg_2168(9),
      I2 => add_ln1033_reg_2168(7),
      I3 => r_2_fu_1595_p2_carry_i_24_n_5,
      I4 => add_ln1033_reg_2168(6),
      I5 => add_ln1033_reg_2168(8),
      O => \r_2_fu_1595_p2_carry__0_i_7_n_5\
    );
\r_2_fu_1595_p2_carry__0_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => trunc_ln1039_2_i_reg_2188(6),
      I1 => r_2_fu_1595_p2_carry_i_26_n_5,
      I2 => trunc_ln1039_2_i_reg_2188(7),
      O => \r_2_fu_1595_p2_carry__0_i_8_n_5\
    );
\r_2_fu_1595_p2_carry__0_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08001000"
    )
        port map (
      I0 => add_ln1033_reg_2168(8),
      I1 => add_ln1033_reg_2168(6),
      I2 => r_2_fu_1595_p2_carry_i_24_n_5,
      I3 => r_2_fu_1595_p2_carry_i_25_n_5,
      I4 => add_ln1033_reg_2168(7),
      O => \r_2_fu_1595_p2_carry__0_i_9_n_5\
    );
r_2_fu_1595_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => pix_7_reg_408_pp0_iter3_reg(7),
      I1 => r_2_fu_1595_p2_carry_i_9_n_5,
      I2 => \p_2_out__1_carry__0_n_11\,
      I3 => r_2_fu_1595_p2_carry_i_10_n_5,
      O => r_2_fu_1595_p2_carry_i_1_n_5
    );
r_2_fu_1595_p2_carry_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F3550C55"
    )
        port map (
      I0 => add_ln1039_reg_2182(8),
      I1 => r_2_fu_1595_p2_carry_i_26_n_5,
      I2 => trunc_ln1039_2_i_reg_2188(6),
      I3 => add_ln1039_reg_2182(9),
      I4 => trunc_ln1039_2_i_reg_2188(7),
      O => r_2_fu_1595_p2_carry_i_10_n_5
    );
r_2_fu_1595_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2D0F4B0F"
    )
        port map (
      I0 => add_ln1033_reg_2168(6),
      I1 => r_2_fu_1595_p2_carry_i_24_n_5,
      I2 => add_ln1033_reg_2168(7),
      I3 => add_ln1033_reg_2168(9),
      I4 => r_2_fu_1595_p2_carry_i_25_n_5,
      O => r_2_fu_1595_p2_carry_i_11_n_5
    );
r_2_fu_1595_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"35C5"
    )
        port map (
      I0 => add_ln1039_reg_2182(7),
      I1 => r_2_fu_1595_p2_carry_i_26_n_5,
      I2 => add_ln1039_reg_2182(9),
      I3 => trunc_ln1039_2_i_reg_2188(6),
      O => r_2_fu_1595_p2_carry_i_12_n_5
    );
r_2_fu_1595_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6393"
    )
        port map (
      I0 => r_2_fu_1595_p2_carry_i_24_n_5,
      I1 => add_ln1033_reg_2168(6),
      I2 => add_ln1033_reg_2168(9),
      I3 => r_2_fu_1595_p2_carry_i_25_n_5,
      O => r_2_fu_1595_p2_carry_i_13_n_5
    );
r_2_fu_1595_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"35C5"
    )
        port map (
      I0 => add_ln1039_reg_2182(6),
      I1 => r_2_fu_1595_p2_carry_i_27_n_5,
      I2 => add_ln1039_reg_2182(9),
      I3 => trunc_ln1039_2_i_reg_2188(5),
      O => r_2_fu_1595_p2_carry_i_14_n_5
    );
r_2_fu_1595_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"C535"
    )
        port map (
      I0 => add_ln1033_reg_2168(5),
      I1 => r_2_fu_1595_p2_carry_i_28_n_5,
      I2 => add_ln1033_reg_2168(9),
      I3 => r_2_fu_1595_p2_carry_i_29_n_5,
      O => r_2_fu_1595_p2_carry_i_15_n_5
    );
r_2_fu_1595_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"35C5"
    )
        port map (
      I0 => add_ln1039_reg_2182(5),
      I1 => r_2_fu_1595_p2_carry_i_30_n_5,
      I2 => add_ln1039_reg_2182(9),
      I3 => trunc_ln1039_2_i_reg_2188(4),
      O => r_2_fu_1595_p2_carry_i_16_n_5
    );
r_2_fu_1595_p2_carry_i_17: unisim.vcomponents.LUT6
    generic map(
      INIT => X"80007FFF0000FFFF"
    )
        port map (
      I0 => add_ln1033_reg_2168(3),
      I1 => add_ln1033_reg_2168(1),
      I2 => add_ln1033_reg_2168(0),
      I3 => add_ln1033_reg_2168(2),
      I4 => add_ln1033_reg_2168(4),
      I5 => add_ln1033_reg_2168(9),
      O => r_2_fu_1595_p2_carry_i_17_n_5
    );
r_2_fu_1595_p2_carry_i_18: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFC555500035555"
    )
        port map (
      I0 => add_ln1039_reg_2182(4),
      I1 => trunc_ln1039_2_i_reg_2188(1),
      I2 => trunc_ln1039_2_i_reg_2188(0),
      I3 => trunc_ln1039_2_i_reg_2188(2),
      I4 => add_ln1039_reg_2182(9),
      I5 => trunc_ln1039_2_i_reg_2188(3),
      O => r_2_fu_1595_p2_carry_i_18_n_5
    );
r_2_fu_1595_p2_carry_i_19: unisim.vcomponents.LUT5
    generic map(
      INIT => X"807F00FF"
    )
        port map (
      I0 => add_ln1033_reg_2168(2),
      I1 => add_ln1033_reg_2168(0),
      I2 => add_ln1033_reg_2168(1),
      I3 => add_ln1033_reg_2168(3),
      I4 => add_ln1033_reg_2168(9),
      O => r_2_fu_1595_p2_carry_i_19_n_5
    );
r_2_fu_1595_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => pix_7_reg_408_pp0_iter3_reg(6),
      I1 => r_2_fu_1595_p2_carry_i_11_n_5,
      I2 => \p_2_out__1_carry__0_n_11\,
      I3 => r_2_fu_1595_p2_carry_i_12_n_5,
      O => r_2_fu_1595_p2_carry_i_2_n_5
    );
r_2_fu_1595_p2_carry_i_20: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FC550355"
    )
        port map (
      I0 => add_ln1039_reg_2182(3),
      I1 => trunc_ln1039_2_i_reg_2188(0),
      I2 => trunc_ln1039_2_i_reg_2188(1),
      I3 => add_ln1039_reg_2182(9),
      I4 => trunc_ln1039_2_i_reg_2188(2),
      O => r_2_fu_1595_p2_carry_i_20_n_5
    );
r_2_fu_1595_p2_carry_i_21: unisim.vcomponents.LUT4
    generic map(
      INIT => X"870F"
    )
        port map (
      I0 => add_ln1033_reg_2168(1),
      I1 => add_ln1033_reg_2168(0),
      I2 => add_ln1033_reg_2168(2),
      I3 => add_ln1033_reg_2168(9),
      O => r_2_fu_1595_p2_carry_i_21_n_5
    );
r_2_fu_1595_p2_carry_i_22: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D11D"
    )
        port map (
      I0 => add_ln1039_reg_2182(2),
      I1 => add_ln1039_reg_2182(9),
      I2 => trunc_ln1039_2_i_reg_2188(1),
      I3 => trunc_ln1039_2_i_reg_2188(0),
      O => r_2_fu_1595_p2_carry_i_22_n_5
    );
r_2_fu_1595_p2_carry_i_23: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2013"
    )
        port map (
      I0 => add_ln1033_reg_2168(0),
      I1 => \p_2_out__1_carry__0_n_11\,
      I2 => add_ln1033_reg_2168(9),
      I3 => add_ln1033_reg_2168(1),
      O => r_2_fu_1595_p2_carry_i_23_n_5
    );
r_2_fu_1595_p2_carry_i_24: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => add_ln1033_reg_2168(4),
      I1 => add_ln1033_reg_2168(2),
      I2 => add_ln1033_reg_2168(0),
      I3 => add_ln1033_reg_2168(1),
      I4 => add_ln1033_reg_2168(3),
      I5 => add_ln1033_reg_2168(5),
      O => r_2_fu_1595_p2_carry_i_24_n_5
    );
r_2_fu_1595_p2_carry_i_25: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000001"
    )
        port map (
      I0 => add_ln1033_reg_2168(5),
      I1 => add_ln1033_reg_2168(3),
      I2 => add_ln1033_reg_2168(1),
      I3 => add_ln1033_reg_2168(0),
      I4 => add_ln1033_reg_2168(2),
      I5 => add_ln1033_reg_2168(4),
      O => r_2_fu_1595_p2_carry_i_25_n_5
    );
r_2_fu_1595_p2_carry_i_26: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => trunc_ln1039_2_i_reg_2188(4),
      I1 => trunc_ln1039_2_i_reg_2188(2),
      I2 => trunc_ln1039_2_i_reg_2188(0),
      I3 => trunc_ln1039_2_i_reg_2188(1),
      I4 => trunc_ln1039_2_i_reg_2188(3),
      I5 => trunc_ln1039_2_i_reg_2188(5),
      O => r_2_fu_1595_p2_carry_i_26_n_5
    );
r_2_fu_1595_p2_carry_i_27: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => trunc_ln1039_2_i_reg_2188(3),
      I1 => trunc_ln1039_2_i_reg_2188(1),
      I2 => trunc_ln1039_2_i_reg_2188(0),
      I3 => trunc_ln1039_2_i_reg_2188(2),
      I4 => trunc_ln1039_2_i_reg_2188(4),
      O => r_2_fu_1595_p2_carry_i_27_n_5
    );
r_2_fu_1595_p2_carry_i_28: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000001"
    )
        port map (
      I0 => add_ln1033_reg_2168(4),
      I1 => add_ln1033_reg_2168(2),
      I2 => add_ln1033_reg_2168(0),
      I3 => add_ln1033_reg_2168(1),
      I4 => add_ln1033_reg_2168(3),
      I5 => add_ln1033_reg_2168(5),
      O => r_2_fu_1595_p2_carry_i_28_n_5
    );
r_2_fu_1595_p2_carry_i_29: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000001"
    )
        port map (
      I0 => add_ln1033_reg_2168(4),
      I1 => add_ln1033_reg_2168(2),
      I2 => add_ln1033_reg_2168(0),
      I3 => add_ln1033_reg_2168(1),
      I4 => add_ln1033_reg_2168(3),
      O => r_2_fu_1595_p2_carry_i_29_n_5
    );
r_2_fu_1595_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => pix_7_reg_408_pp0_iter3_reg(5),
      I1 => r_2_fu_1595_p2_carry_i_13_n_5,
      I2 => \p_2_out__1_carry__0_n_11\,
      I3 => r_2_fu_1595_p2_carry_i_14_n_5,
      O => r_2_fu_1595_p2_carry_i_3_n_5
    );
r_2_fu_1595_p2_carry_i_30: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => trunc_ln1039_2_i_reg_2188(2),
      I1 => trunc_ln1039_2_i_reg_2188(0),
      I2 => trunc_ln1039_2_i_reg_2188(1),
      I3 => trunc_ln1039_2_i_reg_2188(3),
      O => r_2_fu_1595_p2_carry_i_30_n_5
    );
r_2_fu_1595_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => pix_7_reg_408_pp0_iter3_reg(4),
      I1 => r_2_fu_1595_p2_carry_i_15_n_5,
      I2 => \p_2_out__1_carry__0_n_11\,
      I3 => r_2_fu_1595_p2_carry_i_16_n_5,
      O => r_2_fu_1595_p2_carry_i_4_n_5
    );
r_2_fu_1595_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => pix_7_reg_408_pp0_iter3_reg(3),
      I1 => r_2_fu_1595_p2_carry_i_17_n_5,
      I2 => \p_2_out__1_carry__0_n_11\,
      I3 => r_2_fu_1595_p2_carry_i_18_n_5,
      O => r_2_fu_1595_p2_carry_i_5_n_5
    );
r_2_fu_1595_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => pix_7_reg_408_pp0_iter3_reg(2),
      I1 => r_2_fu_1595_p2_carry_i_19_n_5,
      I2 => \p_2_out__1_carry__0_n_11\,
      I3 => r_2_fu_1595_p2_carry_i_20_n_5,
      O => r_2_fu_1595_p2_carry_i_6_n_5
    );
r_2_fu_1595_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => pix_7_reg_408_pp0_iter3_reg(1),
      I1 => r_2_fu_1595_p2_carry_i_21_n_5,
      I2 => \p_2_out__1_carry__0_n_11\,
      I3 => r_2_fu_1595_p2_carry_i_22_n_5,
      O => r_2_fu_1595_p2_carry_i_7_n_5
    );
r_2_fu_1595_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6566666665665566"
    )
        port map (
      I0 => pix_7_reg_408_pp0_iter3_reg(0),
      I1 => r_2_fu_1595_p2_carry_i_23_n_5,
      I2 => trunc_ln1039_2_i_reg_2188(0),
      I3 => \p_2_out__1_carry__0_n_11\,
      I4 => add_ln1039_reg_2182(9),
      I5 => add_ln1039_reg_2182(1),
      O => r_2_fu_1595_p2_carry_i_8_n_5
    );
r_2_fu_1595_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"20DF00FF04FB00FF"
    )
        port map (
      I0 => add_ln1033_reg_2168(7),
      I1 => r_2_fu_1595_p2_carry_i_24_n_5,
      I2 => add_ln1033_reg_2168(6),
      I3 => add_ln1033_reg_2168(8),
      I4 => add_ln1033_reg_2168(9),
      I5 => r_2_fu_1595_p2_carry_i_25_n_5,
      O => r_2_fu_1595_p2_carry_i_9_n_5
    );
\r_2_reg_2204_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_2_fu_1595_p2_carry_n_20,
      Q => r_2_reg_2204(0),
      R => '0'
    );
\r_2_reg_2204_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_2_fu_1595_p2_carry_n_19,
      Q => r_2_reg_2204(1),
      R => '0'
    );
\r_2_reg_2204_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_2_fu_1595_p2_carry_n_18,
      Q => r_2_reg_2204(2),
      R => '0'
    );
\r_2_reg_2204_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_2_fu_1595_p2_carry_n_17,
      Q => r_2_reg_2204(3),
      R => '0'
    );
\r_2_reg_2204_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_2_fu_1595_p2_carry_n_16,
      Q => r_2_reg_2204(4),
      R => '0'
    );
\r_2_reg_2204_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_2_fu_1595_p2_carry_n_15,
      Q => r_2_reg_2204(5),
      R => '0'
    );
\r_2_reg_2204_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_2_fu_1595_p2_carry_n_14,
      Q => r_2_reg_2204(6),
      R => '0'
    );
\r_2_reg_2204_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => r_2_fu_1595_p2_carry_n_13,
      Q => r_2_reg_2204(7),
      R => '0'
    );
\ram_reg_bram_2_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \icmp_ln881_reg_1925_reg_n_5_[0]\,
      I1 => icmp_ln891_reg_1929,
      I2 => cmp59_i_reg_465,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => ap_enable_reg_pp0_iter1,
      O => \^we0\
    );
\right_1_fu_176_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_66,
      Q => right_1_fu_176(0),
      R => '0'
    );
\right_1_fu_176_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_65,
      Q => right_1_fu_176(1),
      R => '0'
    );
\right_1_fu_176_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_64,
      Q => right_1_fu_176(2),
      R => '0'
    );
\right_1_fu_176_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_63,
      Q => right_1_fu_176(3),
      R => '0'
    );
\right_1_fu_176_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_62,
      Q => right_1_fu_176(4),
      R => '0'
    );
\right_1_fu_176_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_61,
      Q => right_1_fu_176(5),
      R => '0'
    );
\right_1_fu_176_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_60,
      Q => right_1_fu_176(6),
      R => '0'
    );
\right_1_fu_176_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_59,
      Q => right_1_fu_176(7),
      R => '0'
    );
\right_2_fu_180_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_74,
      Q => right_2_fu_180(0),
      R => '0'
    );
\right_2_fu_180_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_73,
      Q => right_2_fu_180(1),
      R => '0'
    );
\right_2_fu_180_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_72,
      Q => right_2_fu_180(2),
      R => '0'
    );
\right_2_fu_180_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_71,
      Q => right_2_fu_180(3),
      R => '0'
    );
\right_2_fu_180_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_70,
      Q => right_2_fu_180(4),
      R => '0'
    );
\right_2_fu_180_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_69,
      Q => right_2_fu_180(5),
      R => '0'
    );
\right_2_fu_180_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_68,
      Q => right_2_fu_180(6),
      R => '0'
    );
\right_2_fu_180_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_67,
      Q => right_2_fu_180(7),
      R => '0'
    );
\right_3_reg_2032_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => right_3_reg_2032(0),
      Q => \right_3_reg_2032_pp0_iter3_reg_reg[7]_0\(0),
      R => '0'
    );
\right_3_reg_2032_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => right_3_reg_2032(1),
      Q => \right_3_reg_2032_pp0_iter3_reg_reg[7]_0\(1),
      R => '0'
    );
\right_3_reg_2032_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => right_3_reg_2032(2),
      Q => \right_3_reg_2032_pp0_iter3_reg_reg[7]_0\(2),
      R => '0'
    );
\right_3_reg_2032_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => right_3_reg_2032(3),
      Q => \right_3_reg_2032_pp0_iter3_reg_reg[7]_0\(3),
      R => '0'
    );
\right_3_reg_2032_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => right_3_reg_2032(4),
      Q => \right_3_reg_2032_pp0_iter3_reg_reg[7]_0\(4),
      R => '0'
    );
\right_3_reg_2032_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => right_3_reg_2032(5),
      Q => \right_3_reg_2032_pp0_iter3_reg_reg[7]_0\(5),
      R => '0'
    );
\right_3_reg_2032_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => right_3_reg_2032(6),
      Q => \right_3_reg_2032_pp0_iter3_reg_reg[7]_0\(6),
      R => '0'
    );
\right_3_reg_2032_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => right_3_reg_2032(7),
      Q => \right_3_reg_2032_pp0_iter3_reg_reg[7]_0\(7),
      R => '0'
    );
\right_3_reg_2032_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \right_fu_172__0\(0),
      Q => right_3_reg_2032(0),
      R => '0'
    );
\right_3_reg_2032_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \right_fu_172__0\(1),
      Q => right_3_reg_2032(1),
      R => '0'
    );
\right_3_reg_2032_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \right_fu_172__0\(2),
      Q => right_3_reg_2032(2),
      R => '0'
    );
\right_3_reg_2032_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \right_fu_172__0\(3),
      Q => right_3_reg_2032(3),
      R => '0'
    );
\right_3_reg_2032_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \right_fu_172__0\(4),
      Q => right_3_reg_2032(4),
      R => '0'
    );
\right_3_reg_2032_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \right_fu_172__0\(5),
      Q => right_3_reg_2032(5),
      R => '0'
    );
\right_3_reg_2032_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \right_fu_172__0\(6),
      Q => right_3_reg_2032(6),
      R => '0'
    );
\right_3_reg_2032_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => \right_fu_172__0\(7),
      Q => right_3_reg_2032(7),
      R => '0'
    );
\right_4_reg_2037_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => right_4_reg_2037(0),
      Q => \right_4_reg_2037_pp0_iter3_reg_reg[7]_0\(0),
      R => '0'
    );
\right_4_reg_2037_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => right_4_reg_2037(1),
      Q => \right_4_reg_2037_pp0_iter3_reg_reg[7]_0\(1),
      R => '0'
    );
\right_4_reg_2037_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => right_4_reg_2037(2),
      Q => \right_4_reg_2037_pp0_iter3_reg_reg[7]_0\(2),
      R => '0'
    );
\right_4_reg_2037_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => right_4_reg_2037(3),
      Q => \right_4_reg_2037_pp0_iter3_reg_reg[7]_0\(3),
      R => '0'
    );
\right_4_reg_2037_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => right_4_reg_2037(4),
      Q => \right_4_reg_2037_pp0_iter3_reg_reg[7]_0\(4),
      R => '0'
    );
\right_4_reg_2037_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => right_4_reg_2037(5),
      Q => \right_4_reg_2037_pp0_iter3_reg_reg[7]_0\(5),
      R => '0'
    );
\right_4_reg_2037_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => right_4_reg_2037(6),
      Q => \right_4_reg_2037_pp0_iter3_reg_reg[7]_0\(6),
      R => '0'
    );
\right_4_reg_2037_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => right_4_reg_2037(7),
      Q => \right_4_reg_2037_pp0_iter3_reg_reg[7]_0\(7),
      R => '0'
    );
\right_4_reg_2037_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => right_1_fu_176(0),
      Q => right_4_reg_2037(0),
      R => '0'
    );
\right_4_reg_2037_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => right_1_fu_176(1),
      Q => right_4_reg_2037(1),
      R => '0'
    );
\right_4_reg_2037_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => right_1_fu_176(2),
      Q => right_4_reg_2037(2),
      R => '0'
    );
\right_4_reg_2037_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => right_1_fu_176(3),
      Q => right_4_reg_2037(3),
      R => '0'
    );
\right_4_reg_2037_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => right_1_fu_176(4),
      Q => right_4_reg_2037(4),
      R => '0'
    );
\right_4_reg_2037_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => right_1_fu_176(5),
      Q => right_4_reg_2037(5),
      R => '0'
    );
\right_4_reg_2037_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => right_1_fu_176(6),
      Q => right_4_reg_2037(6),
      R => '0'
    );
\right_4_reg_2037_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => right_1_fu_176(7),
      Q => right_4_reg_2037(7),
      R => '0'
    );
\right_5_reg_2042_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => right_5_reg_2042(0),
      Q => \right_5_reg_2042_pp0_iter3_reg_reg[7]_0\(0),
      R => '0'
    );
\right_5_reg_2042_pp0_iter3_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => right_5_reg_2042(1),
      Q => \right_5_reg_2042_pp0_iter3_reg_reg[7]_0\(1),
      R => '0'
    );
\right_5_reg_2042_pp0_iter3_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => right_5_reg_2042(2),
      Q => \right_5_reg_2042_pp0_iter3_reg_reg[7]_0\(2),
      R => '0'
    );
\right_5_reg_2042_pp0_iter3_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => right_5_reg_2042(3),
      Q => \right_5_reg_2042_pp0_iter3_reg_reg[7]_0\(3),
      R => '0'
    );
\right_5_reg_2042_pp0_iter3_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => right_5_reg_2042(4),
      Q => \right_5_reg_2042_pp0_iter3_reg_reg[7]_0\(4),
      R => '0'
    );
\right_5_reg_2042_pp0_iter3_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => right_5_reg_2042(5),
      Q => \right_5_reg_2042_pp0_iter3_reg_reg[7]_0\(5),
      R => '0'
    );
\right_5_reg_2042_pp0_iter3_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => right_5_reg_2042(6),
      Q => \right_5_reg_2042_pp0_iter3_reg_reg[7]_0\(6),
      R => '0'
    );
\right_5_reg_2042_pp0_iter3_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => right_5_reg_2042(7),
      Q => \right_5_reg_2042_pp0_iter3_reg_reg[7]_0\(7),
      R => '0'
    );
\right_5_reg_2042_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => right_2_fu_180(0),
      Q => right_5_reg_2042(0),
      R => '0'
    );
\right_5_reg_2042_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => right_2_fu_180(1),
      Q => right_5_reg_2042(1),
      R => '0'
    );
\right_5_reg_2042_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => right_2_fu_180(2),
      Q => right_5_reg_2042(2),
      R => '0'
    );
\right_5_reg_2042_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => right_2_fu_180(3),
      Q => right_5_reg_2042(3),
      R => '0'
    );
\right_5_reg_2042_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => right_2_fu_180(4),
      Q => right_5_reg_2042(4),
      R => '0'
    );
\right_5_reg_2042_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => right_2_fu_180(5),
      Q => right_5_reg_2042(5),
      R => '0'
    );
\right_5_reg_2042_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => right_2_fu_180(6),
      Q => right_5_reg_2042(6),
      R => '0'
    );
\right_5_reg_2042_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_5_in,
      D => right_2_fu_180(7),
      Q => right_5_reg_2042(7),
      R => '0'
    );
\right_fu_172_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => \right_fu_172__0\(0),
      R => '0'
    );
\right_fu_172_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => \right_fu_172__0\(1),
      R => '0'
    );
\right_fu_172_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => \right_fu_172__0\(2),
      R => '0'
    );
\right_fu_172_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => \right_fu_172__0\(3),
      R => '0'
    );
\right_fu_172_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \right_fu_172__0\(4),
      R => '0'
    );
\right_fu_172_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \right_fu_172__0\(5),
      R => '0'
    );
\right_fu_172_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => \right_fu_172__0\(6),
      R => '0'
    );
\right_fu_172_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0116117581769_i_fu_168,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => \right_fu_172__0\(7),
      R => '0'
    );
\sub_ln1027_reg_2128[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F7755110"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_2_reg_455(7),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_455(6),
      I2 => \sub_ln1027_reg_2128[8]_i_2_n_5\,
      I3 => right_2_fu_180(6),
      I4 => right_2_fu_180(7),
      O => \sub_ln1027_reg_2128[8]_i_1_n_5\
    );
\sub_ln1027_reg_2128[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => right_2_fu_180(5),
      I1 => \sub_ln61_7_reg_2138[6]_i_2_n_5\,
      I2 => ap_phi_reg_pp0_iter3_left_2_reg_455(5),
      O => \sub_ln1027_reg_2128[8]_i_2_n_5\
    );
\sub_ln1027_reg_2128_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln1027_reg_2128[8]_i_1_n_5\,
      Q => sub_ln1027_reg_2128(8),
      R => '0'
    );
\sub_ln1028_reg_2143[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2B"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_2_reg_428(7),
      I1 => ap_phi_reg_pp0_iter3_up_2_reg_482(7),
      I2 => \sub_ln1028_reg_2143[8]_i_2_n_5\,
      O => \sub_ln1028_reg_2143[8]_i_1_n_5\
    );
\sub_ln1028_reg_2143[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D444DDD4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_2_reg_428(6),
      I1 => ap_phi_reg_pp0_iter3_up_2_reg_482(6),
      I2 => \sub_ln61_8_reg_2153[6]_i_3_n_5\,
      I3 => ap_phi_reg_pp0_iter3_up_2_reg_482(5),
      I4 => ap_phi_reg_pp0_iter3_down_2_reg_428(5),
      O => \sub_ln1028_reg_2143[8]_i_2_n_5\
    );
\sub_ln1028_reg_2143_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln1028_reg_2143[8]_i_1_n_5\,
      Q => sub_ln1028_reg_2143(8),
      R => '0'
    );
\sub_ln61_7_reg_2138[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => right_2_fu_180(1),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_455(1),
      I2 => ap_phi_reg_pp0_iter3_left_2_reg_455(0),
      I3 => right_2_fu_180(0),
      O => \sub_ln61_7_reg_2138[1]_i_1_n_5\
    );
\sub_ln61_7_reg_2138[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AEF751F75108AE"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_2_reg_455(1),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_455(0),
      I2 => right_2_fu_180(0),
      I3 => right_2_fu_180(1),
      I4 => ap_phi_reg_pp0_iter3_left_2_reg_455(2),
      I5 => right_2_fu_180(2),
      O => \sub_ln61_7_reg_2138[2]_i_1_n_5\
    );
\sub_ln61_7_reg_2138[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \sub_ln61_7_reg_2138[4]_i_2_n_5\,
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_455(3),
      I2 => right_2_fu_180(3),
      I3 => \sub_ln61_7_reg_2138[4]_i_3_n_5\,
      O => \sub_ln61_7_reg_2138[3]_i_1_n_5\
    );
\sub_ln61_7_reg_2138[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42BDBD422BD4D42B"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_2_reg_455(3),
      I1 => \sub_ln61_7_reg_2138[4]_i_2_n_5\,
      I2 => right_2_fu_180(3),
      I3 => ap_phi_reg_pp0_iter3_left_2_reg_455(4),
      I4 => right_2_fu_180(4),
      I5 => \sub_ln61_7_reg_2138[4]_i_3_n_5\,
      O => \sub_ln61_7_reg_2138[4]_i_1_n_5\
    );
\sub_ln61_7_reg_2138[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"008088A8AAEAEEFE"
    )
        port map (
      I0 => right_2_fu_180(2),
      I1 => right_2_fu_180(1),
      I2 => right_2_fu_180(0),
      I3 => ap_phi_reg_pp0_iter3_left_2_reg_455(0),
      I4 => ap_phi_reg_pp0_iter3_left_2_reg_455(1),
      I5 => ap_phi_reg_pp0_iter3_left_2_reg_455(2),
      O => \sub_ln61_7_reg_2138[4]_i_2_n_5\
    );
\sub_ln61_7_reg_2138[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9000009009000009"
    )
        port map (
      I0 => right_2_fu_180(2),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_455(2),
      I2 => right_2_fu_180(1),
      I3 => right_2_fu_180(0),
      I4 => ap_phi_reg_pp0_iter3_left_2_reg_455(0),
      I5 => ap_phi_reg_pp0_iter3_left_2_reg_455(1),
      O => \sub_ln61_7_reg_2138[4]_i_3_n_5\
    );
\sub_ln61_7_reg_2138[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \sub_ln61_7_reg_2138[6]_i_2_n_5\,
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_455(5),
      I2 => right_2_fu_180(5),
      I3 => \sub_ln61_7_reg_2138[6]_i_3_n_5\,
      O => \sub_ln61_7_reg_2138[5]_i_1_n_5\
    );
\sub_ln61_7_reg_2138[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"42BDBD422BD4D42B"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_2_reg_455(5),
      I1 => \sub_ln61_7_reg_2138[6]_i_2_n_5\,
      I2 => right_2_fu_180(5),
      I3 => ap_phi_reg_pp0_iter3_left_2_reg_455(6),
      I4 => right_2_fu_180(6),
      I5 => \sub_ln61_7_reg_2138[6]_i_3_n_5\,
      O => \sub_ln61_7_reg_2138[6]_i_1_n_5\
    );
\sub_ln61_7_reg_2138[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80A8EAFE"
    )
        port map (
      I0 => right_2_fu_180(4),
      I1 => right_2_fu_180(3),
      I2 => \sub_ln61_7_reg_2138[4]_i_2_n_5\,
      I3 => ap_phi_reg_pp0_iter3_left_2_reg_455(3),
      I4 => ap_phi_reg_pp0_iter3_left_2_reg_455(4),
      O => \sub_ln61_7_reg_2138[6]_i_2_n_5\
    );
\sub_ln61_7_reg_2138[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0082820028000082"
    )
        port map (
      I0 => \sub_ln61_7_reg_2138[4]_i_3_n_5\,
      I1 => right_2_fu_180(4),
      I2 => ap_phi_reg_pp0_iter3_left_2_reg_455(4),
      I3 => right_2_fu_180(3),
      I4 => \sub_ln61_7_reg_2138[4]_i_2_n_5\,
      I5 => ap_phi_reg_pp0_iter3_left_2_reg_455(3),
      O => \sub_ln61_7_reg_2138[6]_i_3_n_5\
    );
\sub_ln61_7_reg_2138[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6696696669669969"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_2_reg_455(7),
      I1 => right_2_fu_180(7),
      I2 => \sub_ln1027_reg_2128[8]_i_2_n_5\,
      I3 => ap_phi_reg_pp0_iter3_left_2_reg_455(6),
      I4 => right_2_fu_180(6),
      I5 => \sub_ln61_7_reg_2138[7]_i_2_n_5\,
      O => \sub_ln61_7_reg_2138[7]_i_1_n_5\
    );
\sub_ln61_7_reg_2138[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2882"
    )
        port map (
      I0 => \sub_ln61_7_reg_2138[6]_i_3_n_5\,
      I1 => right_2_fu_180(5),
      I2 => ap_phi_reg_pp0_iter3_left_2_reg_455(5),
      I3 => \sub_ln61_7_reg_2138[6]_i_2_n_5\,
      O => \sub_ln61_7_reg_2138[7]_i_2_n_5\
    );
\sub_ln61_7_reg_2138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln61_7_reg_2138[1]_i_1_n_5\,
      Q => sub_ln61_7_reg_2138(1),
      R => '0'
    );
\sub_ln61_7_reg_2138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln61_7_reg_2138[2]_i_1_n_5\,
      Q => sub_ln61_7_reg_2138(2),
      R => '0'
    );
\sub_ln61_7_reg_2138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln61_7_reg_2138[3]_i_1_n_5\,
      Q => sub_ln61_7_reg_2138(3),
      R => '0'
    );
\sub_ln61_7_reg_2138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln61_7_reg_2138[4]_i_1_n_5\,
      Q => sub_ln61_7_reg_2138(4),
      R => '0'
    );
\sub_ln61_7_reg_2138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln61_7_reg_2138[5]_i_1_n_5\,
      Q => sub_ln61_7_reg_2138(5),
      R => '0'
    );
\sub_ln61_7_reg_2138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln61_7_reg_2138[6]_i_1_n_5\,
      Q => sub_ln61_7_reg_2138(6),
      R => '0'
    );
\sub_ln61_7_reg_2138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln61_7_reg_2138[7]_i_1_n_5\,
      Q => sub_ln61_7_reg_2138(7),
      R => '0'
    );
\sub_ln61_8_reg_2153[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_2_reg_482(1),
      I1 => ap_phi_reg_pp0_iter3_down_2_reg_428(1),
      I2 => ap_phi_reg_pp0_iter3_up_2_reg_482(0),
      I3 => ap_phi_reg_pp0_iter3_down_2_reg_428(0),
      O => \sub_ln61_8_reg_2153[1]_i_1_n_5\
    );
\sub_ln61_8_reg_2153[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6966996969666966"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_2_reg_482(2),
      I1 => ap_phi_reg_pp0_iter3_down_2_reg_428(2),
      I2 => ap_phi_reg_pp0_iter3_down_2_reg_428(1),
      I3 => ap_phi_reg_pp0_iter3_up_2_reg_482(1),
      I4 => ap_phi_reg_pp0_iter3_down_2_reg_428(0),
      I5 => ap_phi_reg_pp0_iter3_up_2_reg_482(0),
      O => \sub_ln61_8_reg_2153[2]_i_1_n_5\
    );
\sub_ln61_8_reg_2153[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41000041BEFFFFBE"
    )
        port map (
      I0 => \trunc_ln61_8_reg_2148[2]_i_1_n_5\,
      I1 => ap_phi_reg_pp0_iter3_up_2_reg_482(1),
      I2 => ap_phi_reg_pp0_iter3_down_2_reg_428(1),
      I3 => ap_phi_reg_pp0_iter3_up_2_reg_482(0),
      I4 => ap_phi_reg_pp0_iter3_down_2_reg_428(0),
      I5 => \trunc_ln61_8_reg_2148[3]_i_1_n_5\,
      O => \sub_ln61_8_reg_2153[3]_i_1_n_5\
    );
\sub_ln61_8_reg_2153[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69C33C693C69963C"
    )
        port map (
      I0 => \sub_ln61_8_reg_2153[4]_i_2_n_5\,
      I1 => ap_phi_reg_pp0_iter3_up_2_reg_482(4),
      I2 => ap_phi_reg_pp0_iter3_down_2_reg_428(4),
      I3 => ap_phi_reg_pp0_iter3_down_2_reg_428(3),
      I4 => ap_phi_reg_pp0_iter3_up_2_reg_482(3),
      I5 => \sub_ln61_8_reg_2153[4]_i_3_n_5\,
      O => \sub_ln61_8_reg_2153[4]_i_1_n_5\
    );
\sub_ln61_8_reg_2153[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_2_reg_482(2),
      I1 => ap_phi_reg_pp0_iter3_down_2_reg_428(2),
      I2 => ap_phi_reg_pp0_iter3_down_2_reg_428(1),
      I3 => ap_phi_reg_pp0_iter3_up_2_reg_482(1),
      I4 => ap_phi_reg_pp0_iter3_down_2_reg_428(0),
      I5 => ap_phi_reg_pp0_iter3_up_2_reg_482(0),
      O => \sub_ln61_8_reg_2153[4]_i_2_n_5\
    );
\sub_ln61_8_reg_2153[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4DD4444DDDDD4DD"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_2_reg_428(2),
      I1 => ap_phi_reg_pp0_iter3_up_2_reg_482(2),
      I2 => ap_phi_reg_pp0_iter3_up_2_reg_482(0),
      I3 => ap_phi_reg_pp0_iter3_down_2_reg_428(0),
      I4 => ap_phi_reg_pp0_iter3_up_2_reg_482(1),
      I5 => ap_phi_reg_pp0_iter3_down_2_reg_428(1),
      O => \sub_ln61_8_reg_2153[4]_i_3_n_5\
    );
\sub_ln61_8_reg_2153[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69C33C693C69963C"
    )
        port map (
      I0 => \sub_ln61_8_reg_2153[5]_i_2_n_5\,
      I1 => ap_phi_reg_pp0_iter3_up_2_reg_482(5),
      I2 => ap_phi_reg_pp0_iter3_down_2_reg_428(5),
      I3 => ap_phi_reg_pp0_iter3_down_2_reg_428(4),
      I4 => ap_phi_reg_pp0_iter3_up_2_reg_482(4),
      I5 => \sub_ln61_8_reg_2153[5]_i_3_n_5\,
      O => \sub_ln61_8_reg_2153[5]_i_1_n_5\
    );
\sub_ln61_8_reg_2153[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000041000041"
    )
        port map (
      I0 => \trunc_ln61_8_reg_2148[2]_i_1_n_5\,
      I1 => ap_phi_reg_pp0_iter3_up_2_reg_482(1),
      I2 => ap_phi_reg_pp0_iter3_down_2_reg_428(1),
      I3 => ap_phi_reg_pp0_iter3_up_2_reg_482(0),
      I4 => ap_phi_reg_pp0_iter3_down_2_reg_428(0),
      I5 => \trunc_ln61_8_reg_2148[3]_i_1_n_5\,
      O => \sub_ln61_8_reg_2153[5]_i_2_n_5\
    );
\sub_ln61_8_reg_2153[5]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_2_reg_428(3),
      I1 => ap_phi_reg_pp0_iter3_up_2_reg_482(3),
      I2 => \sub_ln61_8_reg_2153[4]_i_3_n_5\,
      O => \sub_ln61_8_reg_2153[5]_i_3_n_5\
    );
\sub_ln61_8_reg_2153[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69C33C693C69963C"
    )
        port map (
      I0 => \sub_ln61_8_reg_2153[6]_i_2_n_5\,
      I1 => ap_phi_reg_pp0_iter3_up_2_reg_482(6),
      I2 => ap_phi_reg_pp0_iter3_down_2_reg_428(6),
      I3 => ap_phi_reg_pp0_iter3_down_2_reg_428(5),
      I4 => ap_phi_reg_pp0_iter3_up_2_reg_482(5),
      I5 => \sub_ln61_8_reg_2153[6]_i_3_n_5\,
      O => \sub_ln61_8_reg_2153[6]_i_1_n_5\
    );
\sub_ln61_8_reg_2153[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200822800"
    )
        port map (
      I0 => \sub_ln61_8_reg_2153[4]_i_2_n_5\,
      I1 => ap_phi_reg_pp0_iter3_up_2_reg_482(4),
      I2 => ap_phi_reg_pp0_iter3_down_2_reg_428(4),
      I3 => ap_phi_reg_pp0_iter3_down_2_reg_428(3),
      I4 => ap_phi_reg_pp0_iter3_up_2_reg_482(3),
      I5 => \sub_ln61_8_reg_2153[4]_i_3_n_5\,
      O => \sub_ln61_8_reg_2153[6]_i_2_n_5\
    );
\sub_ln61_8_reg_2153[6]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D444DDD4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_2_reg_428(4),
      I1 => ap_phi_reg_pp0_iter3_up_2_reg_482(4),
      I2 => \sub_ln61_8_reg_2153[4]_i_3_n_5\,
      I3 => ap_phi_reg_pp0_iter3_up_2_reg_482(3),
      I4 => ap_phi_reg_pp0_iter3_down_2_reg_428(3),
      O => \sub_ln61_8_reg_2153[6]_i_3_n_5\
    );
\sub_ln61_8_reg_2153[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"69C33C693C69963C"
    )
        port map (
      I0 => \sub_ln61_8_reg_2153[7]_i_2_n_5\,
      I1 => ap_phi_reg_pp0_iter3_up_2_reg_482(7),
      I2 => ap_phi_reg_pp0_iter3_down_2_reg_428(7),
      I3 => ap_phi_reg_pp0_iter3_down_2_reg_428(6),
      I4 => ap_phi_reg_pp0_iter3_up_2_reg_482(6),
      I5 => \sub_ln61_8_reg_2153[7]_i_3_n_5\,
      O => \sub_ln61_8_reg_2153[7]_i_1_n_5\
    );
\sub_ln61_8_reg_2153[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8200008200822800"
    )
        port map (
      I0 => \sub_ln61_8_reg_2153[5]_i_2_n_5\,
      I1 => ap_phi_reg_pp0_iter3_up_2_reg_482(5),
      I2 => ap_phi_reg_pp0_iter3_down_2_reg_428(5),
      I3 => ap_phi_reg_pp0_iter3_down_2_reg_428(4),
      I4 => ap_phi_reg_pp0_iter3_up_2_reg_482(4),
      I5 => \sub_ln61_8_reg_2153[5]_i_3_n_5\,
      O => \sub_ln61_8_reg_2153[7]_i_2_n_5\
    );
\sub_ln61_8_reg_2153[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_2_reg_428(5),
      I1 => ap_phi_reg_pp0_iter3_up_2_reg_482(5),
      I2 => \sub_ln61_8_reg_2153[6]_i_3_n_5\,
      O => \sub_ln61_8_reg_2153[7]_i_3_n_5\
    );
\sub_ln61_8_reg_2153_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln61_8_reg_2153[1]_i_1_n_5\,
      Q => sub_ln61_8_reg_2153(1),
      R => '0'
    );
\sub_ln61_8_reg_2153_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln61_8_reg_2153[2]_i_1_n_5\,
      Q => sub_ln61_8_reg_2153(2),
      R => '0'
    );
\sub_ln61_8_reg_2153_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln61_8_reg_2153[3]_i_1_n_5\,
      Q => sub_ln61_8_reg_2153(3),
      R => '0'
    );
\sub_ln61_8_reg_2153_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln61_8_reg_2153[4]_i_1_n_5\,
      Q => sub_ln61_8_reg_2153(4),
      R => '0'
    );
\sub_ln61_8_reg_2153_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln61_8_reg_2153[5]_i_1_n_5\,
      Q => sub_ln61_8_reg_2153(5),
      R => '0'
    );
\sub_ln61_8_reg_2153_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln61_8_reg_2153[6]_i_1_n_5\,
      Q => sub_ln61_8_reg_2153(6),
      R => '0'
    );
\sub_ln61_8_reg_2153_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \sub_ln61_8_reg_2153[7]_i_1_n_5\,
      Q => sub_ln61_8_reg_2153(7),
      R => '0'
    );
\tmp_1_i2_reg_1990_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(16),
      Q => tmp_1_i2_reg_1990(0),
      R => '0'
    );
\tmp_1_i2_reg_1990_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(17),
      Q => tmp_1_i2_reg_1990(1),
      R => '0'
    );
\tmp_1_i2_reg_1990_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(18),
      Q => tmp_1_i2_reg_1990(2),
      R => '0'
    );
\tmp_1_i2_reg_1990_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(19),
      Q => tmp_1_i2_reg_1990(3),
      R => '0'
    );
\tmp_1_i2_reg_1990_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(20),
      Q => tmp_1_i2_reg_1990(4),
      R => '0'
    );
\tmp_1_i2_reg_1990_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(21),
      Q => tmp_1_i2_reg_1990(5),
      R => '0'
    );
\tmp_1_i2_reg_1990_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(22),
      Q => tmp_1_i2_reg_1990(6),
      R => '0'
    );
\tmp_1_i2_reg_1990_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(23),
      Q => tmp_1_i2_reg_1990(7),
      R => '0'
    );
\tmp_23_reg_2221_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \r_2_fu_1595_p2_carry__0_n_20\,
      Q => tmp_23_reg_2221(0),
      R => '0'
    );
\tmp_23_reg_2221_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \r_2_fu_1595_p2_carry__0_n_19\,
      Q => tmp_23_reg_2221(1),
      R => '0'
    );
\tmp_23_reg_2221_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \r_2_fu_1595_p2_carry__0_n_18\,
      Q => tmp_23_reg_2221(2),
      R => '0'
    );
\tmp_23_reg_2221_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \r_2_fu_1595_p2_carry__0_n_17\,
      Q => tmp_23_reg_2221(3),
      R => '0'
    );
\tmp_25_reg_2226_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_2_fu_1613_p2(8),
      Q => tmp_25_reg_2226(0),
      R => '0'
    );
\tmp_25_reg_2226_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_2_fu_1613_p2(9),
      Q => tmp_25_reg_2226(1),
      R => '0'
    );
\tmp_25_reg_2226_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => b_2_fu_1613_p2(10),
      Q => tmp_25_reg_2226(2),
      R => '0'
    );
\tmp_i1_reg_1981_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(8),
      Q => tmp_i1_reg_1981(0),
      R => '0'
    );
\tmp_i1_reg_1981_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(9),
      Q => tmp_i1_reg_1981(1),
      R => '0'
    );
\tmp_i1_reg_1981_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(10),
      Q => tmp_i1_reg_1981(2),
      R => '0'
    );
\tmp_i1_reg_1981_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(11),
      Q => tmp_i1_reg_1981(3),
      R => '0'
    );
\tmp_i1_reg_1981_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(12),
      Q => tmp_i1_reg_1981(4),
      R => '0'
    );
\tmp_i1_reg_1981_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(13),
      Q => tmp_i1_reg_1981(5),
      R => '0'
    );
\tmp_i1_reg_1981_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(14),
      Q => tmp_i1_reg_1981(6),
      R => '0'
    );
\tmp_i1_reg_1981_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(15),
      Q => tmp_i1_reg_1981(7),
      R => '0'
    );
\trunc_ln1039_2_i_reg_2188[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln1039_fu_1245_p2__0\(0),
      I1 => add_ln1039_fu_1245_p2(1),
      O => \trunc_ln1039_2_i_reg_2188[0]_i_1_n_5\
    );
\trunc_ln1039_2_i_reg_2188[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => add_ln1039_fu_1245_p2(1),
      I1 => \add_ln1039_fu_1245_p2__0\(0),
      I2 => add_ln1039_fu_1245_p2(2),
      O => \trunc_ln1039_2_i_reg_2188[1]_i_1_n_5\
    );
\trunc_ln1039_2_i_reg_2188[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => add_ln1039_fu_1245_p2(2),
      I1 => \add_ln1039_fu_1245_p2__0\(0),
      I2 => add_ln1039_fu_1245_p2(1),
      I3 => add_ln1039_fu_1245_p2(3),
      O => \trunc_ln1039_2_i_reg_2188[2]_i_1_n_5\
    );
\trunc_ln1039_2_i_reg_2188[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => add_ln1039_fu_1245_p2(3),
      I1 => add_ln1039_fu_1245_p2(1),
      I2 => \add_ln1039_fu_1245_p2__0\(0),
      I3 => add_ln1039_fu_1245_p2(2),
      I4 => add_ln1039_fu_1245_p2(4),
      O => \trunc_ln1039_2_i_reg_2188[3]_i_1_n_5\
    );
\trunc_ln1039_2_i_reg_2188[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => add_ln1039_fu_1245_p2(4),
      I1 => add_ln1039_fu_1245_p2(2),
      I2 => \add_ln1039_fu_1245_p2__0\(0),
      I3 => add_ln1039_fu_1245_p2(1),
      I4 => add_ln1039_fu_1245_p2(3),
      I5 => add_ln1039_fu_1245_p2(5),
      O => \trunc_ln1039_2_i_reg_2188[4]_i_1_n_5\
    );
\trunc_ln1039_2_i_reg_2188[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \trunc_ln1039_2_i_reg_2188[8]_i_2_n_5\,
      I1 => add_ln1039_fu_1245_p2(6),
      O => \trunc_ln1039_2_i_reg_2188[5]_i_1_n_5\
    );
\trunc_ln1039_2_i_reg_2188[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => add_ln1039_fu_1245_p2(6),
      I1 => \trunc_ln1039_2_i_reg_2188[8]_i_2_n_5\,
      I2 => add_ln1039_fu_1245_p2(7),
      O => \trunc_ln1039_2_i_reg_2188[6]_i_1_n_5\
    );
\trunc_ln1039_2_i_reg_2188[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => add_ln1039_fu_1245_p2(7),
      I1 => \trunc_ln1039_2_i_reg_2188[8]_i_2_n_5\,
      I2 => add_ln1039_fu_1245_p2(6),
      I3 => add_ln1039_fu_1245_p2(8),
      O => \trunc_ln1039_2_i_reg_2188[7]_i_1_n_5\
    );
\trunc_ln1039_2_i_reg_2188[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FFEF"
    )
        port map (
      I0 => add_ln1039_fu_1245_p2(8),
      I1 => add_ln1039_fu_1245_p2(6),
      I2 => \trunc_ln1039_2_i_reg_2188[8]_i_2_n_5\,
      I3 => add_ln1039_fu_1245_p2(7),
      I4 => add_ln1039_fu_1245_p2(9),
      O => \trunc_ln1039_2_i_reg_2188[8]_i_1_n_5\
    );
\trunc_ln1039_2_i_reg_2188[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => add_ln1039_fu_1245_p2(4),
      I1 => add_ln1039_fu_1245_p2(2),
      I2 => \add_ln1039_fu_1245_p2__0\(0),
      I3 => add_ln1039_fu_1245_p2(1),
      I4 => add_ln1039_fu_1245_p2(3),
      I5 => add_ln1039_fu_1245_p2(5),
      O => \trunc_ln1039_2_i_reg_2188[8]_i_2_n_5\
    );
\trunc_ln1039_2_i_reg_2188_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln1039_2_i_reg_2188[0]_i_1_n_5\,
      Q => trunc_ln1039_2_i_reg_2188(0),
      R => '0'
    );
\trunc_ln1039_2_i_reg_2188_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln1039_2_i_reg_2188[1]_i_1_n_5\,
      Q => trunc_ln1039_2_i_reg_2188(1),
      R => '0'
    );
\trunc_ln1039_2_i_reg_2188_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln1039_2_i_reg_2188[2]_i_1_n_5\,
      Q => trunc_ln1039_2_i_reg_2188(2),
      R => '0'
    );
\trunc_ln1039_2_i_reg_2188_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln1039_2_i_reg_2188[3]_i_1_n_5\,
      Q => trunc_ln1039_2_i_reg_2188(3),
      R => '0'
    );
\trunc_ln1039_2_i_reg_2188_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln1039_2_i_reg_2188[4]_i_1_n_5\,
      Q => trunc_ln1039_2_i_reg_2188(4),
      R => '0'
    );
\trunc_ln1039_2_i_reg_2188_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln1039_2_i_reg_2188[5]_i_1_n_5\,
      Q => trunc_ln1039_2_i_reg_2188(5),
      R => '0'
    );
\trunc_ln1039_2_i_reg_2188_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln1039_2_i_reg_2188[6]_i_1_n_5\,
      Q => trunc_ln1039_2_i_reg_2188(6),
      R => '0'
    );
\trunc_ln1039_2_i_reg_2188_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln1039_2_i_reg_2188[7]_i_1_n_5\,
      Q => trunc_ln1039_2_i_reg_2188(7),
      R => '0'
    );
\trunc_ln1039_2_i_reg_2188_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln1039_2_i_reg_2188[8]_i_1_n_5\,
      Q => trunc_ln1039_2_i_reg_2188(8),
      R => '0'
    );
\trunc_ln1040_2_i_reg_2199[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln1040_fu_1287_p2__0\(0),
      I1 => add_ln1040_fu_1287_p2(1),
      O => \trunc_ln1040_2_i_reg_2199[0]_i_1_n_5\
    );
\trunc_ln1040_2_i_reg_2199[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => add_ln1040_fu_1287_p2(1),
      I1 => \add_ln1040_fu_1287_p2__0\(0),
      I2 => add_ln1040_fu_1287_p2(2),
      O => \trunc_ln1040_2_i_reg_2199[1]_i_1_n_5\
    );
\trunc_ln1040_2_i_reg_2199[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => add_ln1040_fu_1287_p2(2),
      I1 => \add_ln1040_fu_1287_p2__0\(0),
      I2 => add_ln1040_fu_1287_p2(1),
      I3 => add_ln1040_fu_1287_p2(3),
      O => \trunc_ln1040_2_i_reg_2199[2]_i_1_n_5\
    );
\trunc_ln1040_2_i_reg_2199[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => add_ln1040_fu_1287_p2(3),
      I1 => add_ln1040_fu_1287_p2(1),
      I2 => \add_ln1040_fu_1287_p2__0\(0),
      I3 => add_ln1040_fu_1287_p2(2),
      I4 => add_ln1040_fu_1287_p2(4),
      O => \trunc_ln1040_2_i_reg_2199[3]_i_1_n_5\
    );
\trunc_ln1040_2_i_reg_2199[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => add_ln1040_fu_1287_p2(4),
      I1 => add_ln1040_fu_1287_p2(2),
      I2 => \add_ln1040_fu_1287_p2__0\(0),
      I3 => add_ln1040_fu_1287_p2(1),
      I4 => add_ln1040_fu_1287_p2(3),
      I5 => add_ln1040_fu_1287_p2(5),
      O => \trunc_ln1040_2_i_reg_2199[4]_i_1_n_5\
    );
\trunc_ln1040_2_i_reg_2199[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \trunc_ln1040_2_i_reg_2199[8]_i_2_n_5\,
      I1 => add_ln1040_fu_1287_p2(6),
      O => \trunc_ln1040_2_i_reg_2199[5]_i_1_n_5\
    );
\trunc_ln1040_2_i_reg_2199[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => add_ln1040_fu_1287_p2(6),
      I1 => \trunc_ln1040_2_i_reg_2199[8]_i_2_n_5\,
      I2 => add_ln1040_fu_1287_p2(7),
      O => \trunc_ln1040_2_i_reg_2199[6]_i_1_n_5\
    );
\trunc_ln1040_2_i_reg_2199[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => add_ln1040_fu_1287_p2(7),
      I1 => \trunc_ln1040_2_i_reg_2199[8]_i_2_n_5\,
      I2 => add_ln1040_fu_1287_p2(6),
      I3 => add_ln1040_fu_1287_p2(8),
      O => \trunc_ln1040_2_i_reg_2199[7]_i_1_n_5\
    );
\trunc_ln1040_2_i_reg_2199[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FFEF"
    )
        port map (
      I0 => add_ln1040_fu_1287_p2(8),
      I1 => add_ln1040_fu_1287_p2(6),
      I2 => \trunc_ln1040_2_i_reg_2199[8]_i_2_n_5\,
      I3 => add_ln1040_fu_1287_p2(7),
      I4 => add_ln1040_fu_1287_p2(9),
      O => \trunc_ln1040_2_i_reg_2199[8]_i_1_n_5\
    );
\trunc_ln1040_2_i_reg_2199[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => add_ln1040_fu_1287_p2(4),
      I1 => add_ln1040_fu_1287_p2(2),
      I2 => \add_ln1040_fu_1287_p2__0\(0),
      I3 => add_ln1040_fu_1287_p2(1),
      I4 => add_ln1040_fu_1287_p2(3),
      I5 => add_ln1040_fu_1287_p2(5),
      O => \trunc_ln1040_2_i_reg_2199[8]_i_2_n_5\
    );
\trunc_ln1040_2_i_reg_2199_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln1040_2_i_reg_2199[0]_i_1_n_5\,
      Q => trunc_ln1040_2_i_reg_2199(0),
      R => '0'
    );
\trunc_ln1040_2_i_reg_2199_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln1040_2_i_reg_2199[1]_i_1_n_5\,
      Q => trunc_ln1040_2_i_reg_2199(1),
      R => '0'
    );
\trunc_ln1040_2_i_reg_2199_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln1040_2_i_reg_2199[2]_i_1_n_5\,
      Q => trunc_ln1040_2_i_reg_2199(2),
      R => '0'
    );
\trunc_ln1040_2_i_reg_2199_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln1040_2_i_reg_2199[3]_i_1_n_5\,
      Q => trunc_ln1040_2_i_reg_2199(3),
      R => '0'
    );
\trunc_ln1040_2_i_reg_2199_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln1040_2_i_reg_2199[4]_i_1_n_5\,
      Q => trunc_ln1040_2_i_reg_2199(4),
      R => '0'
    );
\trunc_ln1040_2_i_reg_2199_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln1040_2_i_reg_2199[5]_i_1_n_5\,
      Q => trunc_ln1040_2_i_reg_2199(5),
      R => '0'
    );
\trunc_ln1040_2_i_reg_2199_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln1040_2_i_reg_2199[6]_i_1_n_5\,
      Q => trunc_ln1040_2_i_reg_2199(6),
      R => '0'
    );
\trunc_ln1040_2_i_reg_2199_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln1040_2_i_reg_2199[7]_i_1_n_5\,
      Q => trunc_ln1040_2_i_reg_2199(7),
      R => '0'
    );
\trunc_ln1040_2_i_reg_2199_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln1040_2_i_reg_2199[8]_i_1_n_5\,
      Q => trunc_ln1040_2_i_reg_2199(8),
      R => '0'
    );
\trunc_ln61_7_reg_2133[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => right_2_fu_180(0),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_455(0),
      O => \trunc_ln61_7_reg_2133[0]_i_1_n_5\
    );
\trunc_ln61_7_reg_2133[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => right_2_fu_180(1),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_455(1),
      I2 => right_2_fu_180(0),
      I3 => ap_phi_reg_pp0_iter3_left_2_reg_455(0),
      O => \trunc_ln61_7_reg_2133[1]_i_1_n_5\
    );
\trunc_ln61_7_reg_2133[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"75108AEF8AEF7510"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_2_reg_455(1),
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_455(0),
      I2 => right_2_fu_180(0),
      I3 => right_2_fu_180(1),
      I4 => ap_phi_reg_pp0_iter3_left_2_reg_455(2),
      I5 => right_2_fu_180(2),
      O => \trunc_ln61_7_reg_2133[2]_i_1_n_5\
    );
\trunc_ln61_7_reg_2133[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sub_ln61_7_reg_2138[4]_i_2_n_5\,
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_455(3),
      I2 => right_2_fu_180(3),
      O => \trunc_ln61_7_reg_2133[3]_i_1_n_5\
    );
\trunc_ln61_7_reg_2133[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_2_reg_455(3),
      I1 => \sub_ln61_7_reg_2138[4]_i_2_n_5\,
      I2 => right_2_fu_180(3),
      I3 => ap_phi_reg_pp0_iter3_left_2_reg_455(4),
      I4 => right_2_fu_180(4),
      O => \trunc_ln61_7_reg_2133[4]_i_1_n_5\
    );
\trunc_ln61_7_reg_2133[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \sub_ln61_7_reg_2138[6]_i_2_n_5\,
      I1 => ap_phi_reg_pp0_iter3_left_2_reg_455(5),
      I2 => right_2_fu_180(5),
      O => \trunc_ln61_7_reg_2133[5]_i_1_n_5\
    );
\trunc_ln61_7_reg_2133[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D42B2BD4"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_left_2_reg_455(5),
      I1 => \sub_ln61_7_reg_2138[6]_i_2_n_5\,
      I2 => right_2_fu_180(5),
      I3 => ap_phi_reg_pp0_iter3_left_2_reg_455(6),
      I4 => right_2_fu_180(6),
      O => \trunc_ln61_7_reg_2133[6]_i_1_n_5\
    );
\trunc_ln61_7_reg_2133[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8E71718E"
    )
        port map (
      I0 => right_2_fu_180(6),
      I1 => \sub_ln1027_reg_2128[8]_i_2_n_5\,
      I2 => ap_phi_reg_pp0_iter3_left_2_reg_455(6),
      I3 => ap_phi_reg_pp0_iter3_left_2_reg_455(7),
      I4 => right_2_fu_180(7),
      O => \trunc_ln61_7_reg_2133[7]_i_1_n_5\
    );
\trunc_ln61_7_reg_2133_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_7_reg_2133[0]_i_1_n_5\,
      Q => trunc_ln61_7_reg_2133(0),
      R => '0'
    );
\trunc_ln61_7_reg_2133_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_7_reg_2133[1]_i_1_n_5\,
      Q => trunc_ln61_7_reg_2133(1),
      R => '0'
    );
\trunc_ln61_7_reg_2133_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_7_reg_2133[2]_i_1_n_5\,
      Q => trunc_ln61_7_reg_2133(2),
      R => '0'
    );
\trunc_ln61_7_reg_2133_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_7_reg_2133[3]_i_1_n_5\,
      Q => trunc_ln61_7_reg_2133(3),
      R => '0'
    );
\trunc_ln61_7_reg_2133_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_7_reg_2133[4]_i_1_n_5\,
      Q => trunc_ln61_7_reg_2133(4),
      R => '0'
    );
\trunc_ln61_7_reg_2133_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_7_reg_2133[5]_i_1_n_5\,
      Q => trunc_ln61_7_reg_2133(5),
      R => '0'
    );
\trunc_ln61_7_reg_2133_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_7_reg_2133[6]_i_1_n_5\,
      Q => trunc_ln61_7_reg_2133(6),
      R => '0'
    );
\trunc_ln61_7_reg_2133_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_7_reg_2133[7]_i_1_n_5\,
      Q => trunc_ln61_7_reg_2133(7),
      R => '0'
    );
\trunc_ln61_8_reg_2148[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_2_reg_428(0),
      I1 => ap_phi_reg_pp0_iter3_up_2_reg_482(0),
      O => \trunc_ln61_8_reg_2148[0]_i_1_n_5\
    );
\trunc_ln61_8_reg_2148[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2DD2"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_down_2_reg_428(0),
      I1 => ap_phi_reg_pp0_iter3_up_2_reg_482(0),
      I2 => ap_phi_reg_pp0_iter3_down_2_reg_428(1),
      I3 => ap_phi_reg_pp0_iter3_up_2_reg_482(1),
      O => \trunc_ln61_8_reg_2148[1]_i_1_n_5\
    );
\trunc_ln61_8_reg_2148[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4F04B0FBB0FB4F04"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter3_up_2_reg_482(0),
      I1 => ap_phi_reg_pp0_iter3_down_2_reg_428(0),
      I2 => ap_phi_reg_pp0_iter3_up_2_reg_482(1),
      I3 => ap_phi_reg_pp0_iter3_down_2_reg_428(1),
      I4 => ap_phi_reg_pp0_iter3_down_2_reg_428(2),
      I5 => ap_phi_reg_pp0_iter3_up_2_reg_482(2),
      O => \trunc_ln61_8_reg_2148[2]_i_1_n_5\
    );
\trunc_ln61_8_reg_2148[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sub_ln61_8_reg_2153[4]_i_3_n_5\,
      I1 => ap_phi_reg_pp0_iter3_down_2_reg_428(3),
      I2 => ap_phi_reg_pp0_iter3_up_2_reg_482(3),
      O => \trunc_ln61_8_reg_2148[3]_i_1_n_5\
    );
\trunc_ln61_8_reg_2148[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \sub_ln61_8_reg_2153[4]_i_3_n_5\,
      I1 => ap_phi_reg_pp0_iter3_up_2_reg_482(3),
      I2 => ap_phi_reg_pp0_iter3_down_2_reg_428(3),
      I3 => ap_phi_reg_pp0_iter3_down_2_reg_428(4),
      I4 => ap_phi_reg_pp0_iter3_up_2_reg_482(4),
      O => \trunc_ln61_8_reg_2148[4]_i_1_n_5\
    );
\trunc_ln61_8_reg_2148[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sub_ln61_8_reg_2153[6]_i_3_n_5\,
      I1 => ap_phi_reg_pp0_iter3_down_2_reg_428(5),
      I2 => ap_phi_reg_pp0_iter3_up_2_reg_482(5),
      O => \trunc_ln61_8_reg_2148[5]_i_1_n_5\
    );
\trunc_ln61_8_reg_2148[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \sub_ln61_8_reg_2153[6]_i_3_n_5\,
      I1 => ap_phi_reg_pp0_iter3_up_2_reg_482(5),
      I2 => ap_phi_reg_pp0_iter3_down_2_reg_428(5),
      I3 => ap_phi_reg_pp0_iter3_down_2_reg_428(6),
      I4 => ap_phi_reg_pp0_iter3_up_2_reg_482(6),
      O => \trunc_ln61_8_reg_2148[6]_i_1_n_5\
    );
\trunc_ln61_8_reg_2148[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \sub_ln1028_reg_2143[8]_i_2_n_5\,
      I1 => ap_phi_reg_pp0_iter3_down_2_reg_428(7),
      I2 => ap_phi_reg_pp0_iter3_up_2_reg_482(7),
      O => \trunc_ln61_8_reg_2148[7]_i_1_n_5\
    );
\trunc_ln61_8_reg_2148_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_8_reg_2148[0]_i_1_n_5\,
      Q => trunc_ln61_8_reg_2148(0),
      R => '0'
    );
\trunc_ln61_8_reg_2148_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_8_reg_2148[1]_i_1_n_5\,
      Q => trunc_ln61_8_reg_2148(1),
      R => '0'
    );
\trunc_ln61_8_reg_2148_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_8_reg_2148[2]_i_1_n_5\,
      Q => trunc_ln61_8_reg_2148(2),
      R => '0'
    );
\trunc_ln61_8_reg_2148_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_8_reg_2148[3]_i_1_n_5\,
      Q => trunc_ln61_8_reg_2148(3),
      R => '0'
    );
\trunc_ln61_8_reg_2148_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_8_reg_2148[4]_i_1_n_5\,
      Q => trunc_ln61_8_reg_2148(4),
      R => '0'
    );
\trunc_ln61_8_reg_2148_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_8_reg_2148[5]_i_1_n_5\,
      Q => trunc_ln61_8_reg_2148(5),
      R => '0'
    );
\trunc_ln61_8_reg_2148_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_8_reg_2148[6]_i_1_n_5\,
      Q => trunc_ln61_8_reg_2148(6),
      R => '0'
    );
\trunc_ln61_8_reg_2148_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_8_reg_2148[7]_i_1_n_5\,
      Q => trunc_ln61_8_reg_2148(7),
      R => '0'
    );
\trunc_ln902_reg_1972_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(0),
      Q => trunc_ln902_reg_1972(0),
      R => '0'
    );
\trunc_ln902_reg_1972_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(1),
      Q => trunc_ln902_reg_1972(1),
      R => '0'
    );
\trunc_ln902_reg_1972_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(2),
      Q => trunc_ln902_reg_1972(2),
      R => '0'
    );
\trunc_ln902_reg_1972_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(3),
      Q => trunc_ln902_reg_1972(3),
      R => '0'
    );
\trunc_ln902_reg_1972_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(4),
      Q => trunc_ln902_reg_1972(4),
      R => '0'
    );
\trunc_ln902_reg_1972_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(5),
      Q => trunc_ln902_reg_1972(5),
      R => '0'
    );
\trunc_ln902_reg_1972_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(6),
      Q => trunc_ln902_reg_1972(6),
      R => '0'
    );
\trunc_ln902_reg_1972_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(7),
      Q => trunc_ln902_reg_1972(7),
      R => '0'
    );
\x_fu_156_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_156,
      D => lineBuffer_address1(0),
      Q => \x_fu_156_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_134
    );
\x_fu_156_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_156,
      D => lineBuffer_address1(10),
      Q => \x_fu_156_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_134
    );
\x_fu_156_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_156,
      D => lineBuffer_address1(11),
      Q => \x_fu_156_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_134
    );
\x_fu_156_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_156,
      D => lineBuffer_address1(1),
      Q => \x_fu_156_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_134
    );
\x_fu_156_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_156,
      D => lineBuffer_address1(2),
      Q => \x_fu_156_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_134
    );
\x_fu_156_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_156,
      D => lineBuffer_address1(3),
      Q => \x_fu_156_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_134
    );
\x_fu_156_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_156,
      D => lineBuffer_address1(4),
      Q => \x_fu_156_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_134
    );
\x_fu_156_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_156,
      D => lineBuffer_address1(5),
      Q => \x_fu_156_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_134
    );
\x_fu_156_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_156,
      D => lineBuffer_address1(6),
      Q => \x_fu_156_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_134
    );
\x_fu_156_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_156,
      D => lineBuffer_address1(7),
      Q => \x_fu_156_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_134
    );
\x_fu_156_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_156,
      D => lineBuffer_address1(8),
      Q => \x_fu_156_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_134
    );
\x_fu_156_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_156,
      D => flow_control_loop_pipe_sequential_init_U_n_122,
      Q => \x_fu_156_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_134
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 is
  port (
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0949_114811492_i_load_reg_2253_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_09151487_i_load_reg_2170_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09491389_i_load_reg_2280_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0949_21419_i_load_reg_2297_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_09141485_i_load_reg_2237_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09501386_i_load_reg_2274_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_09161489_i_load_reg_2242_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09481392_i_load_reg_2285_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_09081497_i_load_reg_2264_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0950_21416_i_load_reg_2291_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_09101501_i_load_reg_2269_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0948_21422_i_load_reg_2302_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0950_114791490_i_load_reg_2247_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0948_114831494_i_load_reg_2258_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    we0 : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmp59_i_reg_545_reg[0]\ : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : out STD_LOGIC;
    p_6_in_0 : out STD_LOGIC;
    full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg : in STD_LOGIC;
    cmp59_i_reg_545 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    red_i_reg_560 : in STD_LOGIC;
    imgRB_full_n : in STD_LOGIC;
    imgG_empty_n : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_1\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_0\ : in STD_LOGIC;
    \p_0_0_0948_114831494_i_fu_246_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0950_114791490_i_fu_238_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0948_21422_i_fu_282_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_09101501_i_fu_258_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0950_21416_i_fu_274_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_09081497_i_fu_250_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09481392_i_fu_270_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_2_0_0_09161489_i_fu_234_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09501386_i_fu_262_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0_0_09141485_i_fu_226_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0949_21419_i_fu_278_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_09491389_i_fu_266_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_09151487_i_fu_230_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0949_114811492_i_fu_242_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_1_0_0_09091499_i_fu_254_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    d0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \icmp_ln633_reg_2123_reg[0]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \icmp_ln643_reg_2127_reg[0]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    cmp203_i_reg_550 : in STD_LOGIC;
    x_phase_reg_451 : in STD_LOGIC;
    \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_2_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    push_2 : in STD_LOGIC;
    \p_0_0_0949_21469_ph_i_reg_474_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2 is
  signal CV_fu_1765_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln820_1_fu_1691_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal \add_ln820_1_fu_1691_p2__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \add_ln820_1_fu_1691_p2__26_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__26_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__26_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__26_carry_i_10_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__26_carry_i_11_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__26_carry_i_12_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__26_carry_i_13_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__26_carry_i_14_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__26_carry_i_15_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__26_carry_i_16_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__26_carry_i_9_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__26_carry_n_10\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__26_carry_n_11\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__26_carry_n_12\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__26_carry_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__26_carry_n_6\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__26_carry_n_7\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__26_carry_n_8\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__26_carry_n_9\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__53_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__53_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__53_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__53_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__53_carry_i_1_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__53_carry_i_2_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__53_carry_i_3_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__53_carry_i_4_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__53_carry_i_5_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__53_carry_i_6_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__53_carry_i_7_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__53_carry_i_8_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__53_carry_n_10\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__53_carry_n_11\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__53_carry_n_12\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__53_carry_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__53_carry_n_6\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__53_carry_n_7\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__53_carry_n_8\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2__53_carry_n_9\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln820_1_fu_1691_p2_carry__0_n_11\ : STD_LOGIC;
  signal add_ln820_1_fu_1691_p2_carry_i_10_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1691_p2_carry_i_11_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1691_p2_carry_i_12_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1691_p2_carry_i_13_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1691_p2_carry_i_14_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1691_p2_carry_i_15_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1691_p2_carry_i_16_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1691_p2_carry_i_9_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1691_p2_carry_n_10 : STD_LOGIC;
  signal add_ln820_1_fu_1691_p2_carry_n_11 : STD_LOGIC;
  signal add_ln820_1_fu_1691_p2_carry_n_12 : STD_LOGIC;
  signal add_ln820_1_fu_1691_p2_carry_n_5 : STD_LOGIC;
  signal add_ln820_1_fu_1691_p2_carry_n_6 : STD_LOGIC;
  signal add_ln820_1_fu_1691_p2_carry_n_7 : STD_LOGIC;
  signal add_ln820_1_fu_1691_p2_carry_n_8 : STD_LOGIC;
  signal add_ln820_1_fu_1691_p2_carry_n_9 : STD_LOGIC;
  signal add_ln820_1_reg_2447 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal and_ln833_fu_915_p2 : STD_LOGIC;
  signal \and_ln833_reg_2166_pp0_iter5_reg_reg[0]_srl6_n_5\ : STD_LOGIC;
  signal and_ln833_reg_2166_pp0_iter6_reg : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_condition_338 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter6 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter7 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter5_reg_reg_srl5_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter6_reg : STD_LOGIC;
  signal ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter3_downleft_2_reg_584 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter3_downleft_2_reg_584[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_2_reg_584[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_2_reg_584[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_2_reg_584[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_2_reg_584[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_2_reg_584[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_2_reg_584[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_2_reg_584[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter3_downleft_reg_593 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter3_downleft_reg_593[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_reg_593[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_reg_593[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_reg_593[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_reg_593[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_reg_593[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_reg_593[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_downleft_reg_593[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter3_pix_4_reg_602 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter3_pix_4_reg_602[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_4_reg_602[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_4_reg_602[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_4_reg_602[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_4_reg_602[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_4_reg_602[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_4_reg_602[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_4_reg_602[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter3_pix_reg_612 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter3_pix_reg_612[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_reg_612[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_reg_612[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_reg_612[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_reg_612[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_reg_612[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_reg_612[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_pix_reg_612[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter3_upleft_2_reg_622 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter3_upleft_2_reg_622[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_upleft_2_reg_622[1]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter3_upleft_reg_631 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter3_upleft_reg_631[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_upleft_reg_631[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_upleft_reg_631[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_upleft_reg_631[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_upleft_reg_631[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_upleft_reg_631[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_upleft_reg_631[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter3_upleft_reg_631[7]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter4_b_1_reg_7610 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter5_en_rgd_1_reg_696 : STD_LOGIC;
  signal ap_phi_reg_pp0_iter5_en_rgd_1_reg_6960 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_en_rgd_1_reg_696[0]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter5_en_rgd_2_reg_668 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_en_rgd_2_reg_668[0]_i_1_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter5_en_rgd_3_reg_640 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_en_rgd_3_reg_640[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_en_rgd_3_reg_640[0]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_en_rgd_3_reg_640[0]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_en_rgd_3_reg_640[0]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_en_rgd_3_reg_640[0]_i_5_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter5_en_rgd_reg_724 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_10_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_11_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_7_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_8_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_9_n_5\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter7_b_1_reg_761 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal ap_phi_reg_pp0_iter7_b_1_reg_7610 : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_761[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_761[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_761[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_761[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_761[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_761[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_761[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_761[7]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_761[8]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_761[9]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[0]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[1]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[2]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[3]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[4]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[5]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[6]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[7]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[8]\ : STD_LOGIC;
  signal ap_phi_reg_pp0_iter7_r_1_reg_752 : STD_LOGIC_VECTOR ( 8 to 8 );
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752[1]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752[2]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752[3]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752[4]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752[5]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752[6]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_10_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_11_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_12_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_13_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_4_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_6_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_7_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_8_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_9_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752[8]_i_1_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752[9]_i_3_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752[9]_i_5_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752[9]_i_6_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752[9]_i_7_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752_reg[7]_i_2_n_10\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752_reg[7]_i_2_n_11\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752_reg[7]_i_2_n_12\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752_reg[7]_i_2_n_5\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752_reg[7]_i_2_n_6\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752_reg[7]_i_2_n_7\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752_reg[7]_i_2_n_8\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752_reg[7]_i_2_n_9\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752_reg[9]_i_4_n_12\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[0]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[1]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[2]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[3]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[4]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[5]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[6]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[7]\ : STD_LOGIC;
  signal \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[8]\ : STD_LOGIC;
  signal cmp161_i_reg_2143_pp0_iter1_reg : STD_LOGIC;
  signal \cmp161_i_reg_2143_reg_n_5_[0]\ : STD_LOGIC;
  signal \^cmp59_i_reg_545_reg[0]\ : STD_LOGIC;
  signal \enable_3_reg_2402[2]_i_1_n_5\ : STD_LOGIC;
  signal \enable_3_reg_2402_reg_n_5_[0]\ : STD_LOGIC;
  signal \enable_3_reg_2402_reg_n_5_[1]\ : STD_LOGIC;
  signal \enable_3_reg_2402_reg_n_5_[2]\ : STD_LOGIC;
  signal enable_fu_1396_p2_carry_i_10_n_5 : STD_LOGIC;
  signal enable_fu_1396_p2_carry_i_11_n_5 : STD_LOGIC;
  signal enable_fu_1396_p2_carry_i_12_n_5 : STD_LOGIC;
  signal enable_fu_1396_p2_carry_i_13_n_5 : STD_LOGIC;
  signal enable_fu_1396_p2_carry_i_14_n_5 : STD_LOGIC;
  signal enable_fu_1396_p2_carry_i_15_n_5 : STD_LOGIC;
  signal enable_fu_1396_p2_carry_i_16_n_5 : STD_LOGIC;
  signal enable_fu_1396_p2_carry_i_1_n_5 : STD_LOGIC;
  signal enable_fu_1396_p2_carry_i_2_n_5 : STD_LOGIC;
  signal enable_fu_1396_p2_carry_i_3_n_5 : STD_LOGIC;
  signal enable_fu_1396_p2_carry_i_4_n_5 : STD_LOGIC;
  signal enable_fu_1396_p2_carry_i_5_n_5 : STD_LOGIC;
  signal enable_fu_1396_p2_carry_i_6_n_5 : STD_LOGIC;
  signal enable_fu_1396_p2_carry_i_7_n_5 : STD_LOGIC;
  signal enable_fu_1396_p2_carry_i_8_n_5 : STD_LOGIC;
  signal enable_fu_1396_p2_carry_i_9_n_5 : STD_LOGIC;
  signal enable_fu_1396_p2_carry_n_10 : STD_LOGIC;
  signal enable_fu_1396_p2_carry_n_11 : STD_LOGIC;
  signal enable_fu_1396_p2_carry_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_100 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_101 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_102 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_103 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_104 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_105 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_106 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_107 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_108 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_109 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_110 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_111 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_112 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_113 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_114 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_115 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_116 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_117 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_118 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_119 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_120 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_121 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_122 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_123 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_124 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_125 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_126 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_127 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_128 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_129 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_130 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_131 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_132 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_133 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_134 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_135 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_136 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_137 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_138 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_139 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_140 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_141 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_142 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_143 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_147 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_158 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_159 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_160 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_164 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_5 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_62 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_66 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_68 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_69 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_70 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_71 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_72 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_73 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_74 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_75 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_76 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_77 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_78 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_79 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_80 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_81 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_82 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_83 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_84 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_85 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_86 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_87 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_88 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_89 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_90 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_91 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_92 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_93 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_94 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_95 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_96 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_97 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_98 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_99 : STD_LOGIC;
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready : STD_LOGIC;
  signal icmp_ln633_fu_853_p2 : STD_LOGIC;
  signal \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln633_reg_2123_pp0_iter2_reg : STD_LOGIC;
  signal \icmp_ln633_reg_2123_pp0_iter3_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln633_reg_2123_pp0_iter4_reg : STD_LOGIC;
  signal \icmp_ln633_reg_2123_pp0_iter5_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \icmp_ln633_reg_2123_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln643_fu_875_p2 : STD_LOGIC;
  signal icmp_ln643_fu_875_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln643_fu_875_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln643_fu_875_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln643_fu_875_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln643_fu_875_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln643_reg_2127 : STD_LOGIC;
  signal icmp_ln643_reg_2127_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln772_fu_903_p2 : STD_LOGIC;
  signal \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_n_5\ : STD_LOGIC;
  signal icmp_ln772_reg_2162_pp0_iter3_reg : STD_LOGIC;
  signal icmp_ln772_reg_2162_pp0_iter4_reg : STD_LOGIC;
  signal icmp_ln772_reg_2162_pp0_iter5_reg : STD_LOGIC;
  signal icmp_ln796_fu_1406_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1406_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1406_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1406_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1406_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1406_p2_carry_i_15_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1406_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1406_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1406_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1406_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1406_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1406_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1406_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1406_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1406_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln796_fu_1406_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln796_fu_1406_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln796_fu_1406_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln796_fu_1406_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln797_fu_1432_p2_carry_i_10_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1432_p2_carry_i_11_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1432_p2_carry_i_12_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1432_p2_carry_i_13_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1432_p2_carry_i_14_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1432_p2_carry_i_15_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1432_p2_carry_i_16_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1432_p2_carry_i_17_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1432_p2_carry_i_18_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1432_p2_carry_i_19_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1432_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1432_p2_carry_i_20_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1432_p2_carry_i_21_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1432_p2_carry_i_22_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1432_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1432_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1432_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1432_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1432_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1432_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1432_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1432_p2_carry_i_9_n_5 : STD_LOGIC;
  signal icmp_ln797_fu_1432_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln797_fu_1432_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln797_fu_1432_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln797_fu_1432_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln798_fu_1454_p2 : STD_LOGIC;
  signal icmp_ln798_fu_1454_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln798_fu_1454_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln798_fu_1454_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln798_fu_1454_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln798_fu_1454_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln798_fu_1454_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln798_fu_1454_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln798_fu_1454_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln798_fu_1454_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln798_fu_1454_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln798_fu_1454_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln798_reg_2408 : STD_LOGIC;
  signal icmp_ln799_fu_1460_p2 : STD_LOGIC;
  signal icmp_ln799_fu_1460_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1460_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1460_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1460_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1460_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1460_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1460_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1460_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln799_fu_1460_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln799_fu_1460_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln799_fu_1460_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln799_reg_2413 : STD_LOGIC;
  signal icmp_ln800_fu_1466_p2 : STD_LOGIC;
  signal icmp_ln800_fu_1466_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln800_fu_1466_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln800_fu_1466_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln800_fu_1466_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln800_fu_1466_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln800_fu_1466_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln800_fu_1466_p2_carry_i_7_n_5 : STD_LOGIC;
  signal icmp_ln800_fu_1466_p2_carry_i_8_n_5 : STD_LOGIC;
  signal icmp_ln800_fu_1466_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln800_fu_1466_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln800_fu_1466_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln800_reg_2418 : STD_LOGIC;
  signal lineBuffer_1_U_n_10 : STD_LOGIC;
  signal lineBuffer_1_U_n_11 : STD_LOGIC;
  signal lineBuffer_1_U_n_12 : STD_LOGIC;
  signal lineBuffer_1_U_n_13 : STD_LOGIC;
  signal lineBuffer_1_U_n_7 : STD_LOGIC;
  signal lineBuffer_1_U_n_8 : STD_LOGIC;
  signal lineBuffer_1_U_n_9 : STD_LOGIC;
  signal lineBuffer_1_addr_reg_2137_pp0_iter1_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal lineBuffer_1_address1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal lineBuffer_1_ce0_local : STD_LOGIC;
  signal lineBuffer_1_ce1_local : STD_LOGIC;
  signal lineBuffer_1_q1 : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal lineBuffer_U_n_10 : STD_LOGIC;
  signal lineBuffer_U_n_11 : STD_LOGIC;
  signal lineBuffer_U_n_12 : STD_LOGIC;
  signal lineBuffer_U_n_13 : STD_LOGIC;
  signal lineBuffer_U_n_14 : STD_LOGIC;
  signal lineBuffer_U_n_39 : STD_LOGIC;
  signal lineBuffer_U_n_40 : STD_LOGIC;
  signal lineBuffer_U_n_41 : STD_LOGIC;
  signal lineBuffer_U_n_42 : STD_LOGIC;
  signal lineBuffer_U_n_43 : STD_LOGIC;
  signal lineBuffer_U_n_44 : STD_LOGIC;
  signal lineBuffer_U_n_45 : STD_LOGIC;
  signal lineBuffer_U_n_46 : STD_LOGIC;
  signal lineBuffer_U_n_7 : STD_LOGIC;
  signal lineBuffer_U_n_8 : STD_LOGIC;
  signal lineBuffer_U_n_9 : STD_LOGIC;
  signal lineBuffer_addr_reg_2131 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal lineBuffer_q1 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_0_0_09481392_i_fu_270 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_09481392_i_fu_270_3 : STD_LOGIC;
  signal p_0_0_09481392_i_load_reg_2285 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0948_114831494_i_fu_246 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0948_114831494_i_fu_246_4 : STD_LOGIC;
  signal p_0_0_0948_114831494_i_load_reg_2258 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0948_21422_i_fu_282 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0948_21422_i_load_reg_2302 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_09491389_i_fu_266 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_09491389_i_load_reg_2280 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0949_114811492_i_fu_242 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0949_114811492_i_load_reg_2253 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0949_21419_i_fu_278 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0949_21419_i_load_reg_2297 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0949_21469_ph_i_reg_474 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0949_21469_ph_i_reg_474_1 : STD_LOGIC;
  signal p_0_0_09501386_i_fu_262 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_09501386_i_load_reg_2274 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0950_114791490_i_fu_238 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0950_114791490_i_load_reg_2247 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0950_21416_i_fu_274 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0950_21416_i_load_reg_2291 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_09081497_i_fu_250 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_09081497_i_load_reg_2264 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_09141485_i_fu_226 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_09141485_i_load_reg_2237 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_09091499_i_fu_254 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_09091499_i_fu_254_0 : STD_LOGIC;
  signal p_0_1_0_0_09091499_i_load_reg_2177 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_09151487_i_fu_230 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_09151487_i_load_reg_2170 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_09101501_i_fu_258 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_09101501_i_load_reg_2269 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_09161489_i_fu_234 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_09161489_i_load_reg_2242 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC;
  signal pix_3_reg_538 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \pix_3_reg_538[0]_i_1_n_5\ : STD_LOGIC;
  signal \pix_3_reg_538[1]_i_1_n_5\ : STD_LOGIC;
  signal \pix_3_reg_538[2]_i_1_n_5\ : STD_LOGIC;
  signal \pix_3_reg_538[3]_i_1_n_5\ : STD_LOGIC;
  signal \pix_3_reg_538[4]_i_1_n_5\ : STD_LOGIC;
  signal \pix_3_reg_538[5]_i_1_n_5\ : STD_LOGIC;
  signal \pix_3_reg_538[6]_i_1_n_5\ : STD_LOGIC;
  signal \pix_3_reg_538[7]_i_2_n_5\ : STD_LOGIC;
  signal pix_3_reg_538_2 : STD_LOGIC;
  signal \pix_3_reg_538_pp0_iter4_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal \pix_3_reg_538_pp0_iter4_reg_reg[1]_srl2_n_5\ : STD_LOGIC;
  signal \pix_3_reg_538_pp0_iter4_reg_reg[2]_srl2_n_5\ : STD_LOGIC;
  signal \pix_3_reg_538_pp0_iter4_reg_reg[3]_srl2_n_5\ : STD_LOGIC;
  signal \pix_3_reg_538_pp0_iter4_reg_reg[4]_srl2_n_5\ : STD_LOGIC;
  signal \pix_3_reg_538_pp0_iter4_reg_reg[5]_srl2_n_5\ : STD_LOGIC;
  signal \pix_3_reg_538_pp0_iter4_reg_reg[6]_srl2_n_5\ : STD_LOGIC;
  signal \pix_3_reg_538_pp0_iter4_reg_reg[7]_srl2_n_5\ : STD_LOGIC;
  signal pix_3_reg_538_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_4_reg_602 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_4_reg_602_pp0_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_4_reg_602_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_reg_612 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_reg_612_pp0_iter4_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pix_reg_612_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^q1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sext_ln817_fu_1633_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sext_ln818_1_fu_1656_p1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sext_ln820_2_fu_1687_p1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sext_ln820_fu_1660_p1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sub_ln817_fu_1495_p23_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sub_ln817_fu_1495_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln817_fu_1495_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln817_fu_1495_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln817_fu_1495_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln817_fu_1495_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln817_fu_1495_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln817_fu_1495_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln817_fu_1495_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln817_fu_1495_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln817_fu_1495_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln817_fu_1495_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln817_fu_1495_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln817_fu_1495_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln817_fu_1495_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln817_fu_1495_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln817_fu_1495_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln817_reg_2423 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sub_ln817_reg_2423_pp0_iter4_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sub_ln818_fu_1511_p22_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sub_ln818_fu_1511_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln818_fu_1511_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln818_fu_1511_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln818_fu_1511_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln818_fu_1511_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln818_fu_1511_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln818_fu_1511_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln818_fu_1511_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln818_fu_1511_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln818_fu_1511_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln818_fu_1511_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln818_fu_1511_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln818_fu_1511_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln818_fu_1511_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln818_fu_1511_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln818_fu_1511_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln818_reg_2428 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sub_ln818_reg_2428_pp0_iter4_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sub_ln819_fu_1527_p21_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sub_ln819_fu_1527_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln819_fu_1527_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln819_fu_1527_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln819_fu_1527_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln819_fu_1527_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln819_fu_1527_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln819_fu_1527_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln819_fu_1527_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln819_fu_1527_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln819_fu_1527_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln819_fu_1527_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln819_fu_1527_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln819_fu_1527_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln819_fu_1527_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln819_fu_1527_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln819_fu_1527_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln819_reg_2433 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sub_ln819_reg_2433_pp0_iter4_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sub_ln820_fu_1543_p20_out : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sub_ln820_fu_1543_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln820_fu_1543_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln820_fu_1543_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln820_fu_1543_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln820_fu_1543_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln820_fu_1543_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln820_fu_1543_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln820_fu_1543_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln820_fu_1543_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln820_fu_1543_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln820_fu_1543_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln820_fu_1543_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln820_fu_1543_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln820_fu_1543_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln820_fu_1543_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln820_fu_1543_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln820_reg_2438 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal sub_ln820_reg_2438_pp0_iter4_reg : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal tmp_2_reg_2349 : STD_LOGIC;
  signal \tmp_2_reg_2349[0]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_2_reg_2349[0]_i_2_n_5\ : STD_LOGIC;
  signal \tmp_2_reg_2349[0]_i_3_n_5\ : STD_LOGIC;
  signal \tmp_2_reg_2349[0]_i_4_n_5\ : STD_LOGIC;
  signal tmp_3_reg_2365 : STD_LOGIC;
  signal \tmp_3_reg_2365[0]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_3_reg_2365[0]_i_2_n_5\ : STD_LOGIC;
  signal tmp_4_i1_reg_2192 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_4_reg_2381 : STD_LOGIC;
  signal \tmp_4_reg_2381[0]_i_1_n_5\ : STD_LOGIC;
  signal \tmp_4_reg_2381[0]_i_2_n_5\ : STD_LOGIC;
  signal tmp_5_i2_reg_2199 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_5_reg_2397 : STD_LOGIC;
  signal \tmp_5_reg_2397[0]_i_2_n_5\ : STD_LOGIC;
  signal tmp_7_fu_1785_p3 : STD_LOGIC;
  signal tmp_7_i3_reg_2214 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_8_i4_reg_2220 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal tmp_9_fu_1841_p3 : STD_LOGIC;
  signal trunc_ln61_1_reg_2359 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \trunc_ln61_1_reg_2359[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_1_reg_2359[1]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_1_reg_2359[1]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln61_1_reg_2359[2]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_1_reg_2359[2]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln61_1_reg_2359[3]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_1_reg_2359[3]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln61_1_reg_2359[4]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_1_reg_2359[4]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln61_1_reg_2359[5]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_1_reg_2359[5]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln61_1_reg_2359[6]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_1_reg_2359[6]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln61_1_reg_2359[7]_i_1_n_5\ : STD_LOGIC;
  signal trunc_ln61_2_reg_2375 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \trunc_ln61_2_reg_2375[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_2_reg_2375[1]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_2_reg_2375[2]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_2_reg_2375[3]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_2_reg_2375[4]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_2_reg_2375[4]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln61_2_reg_2375[5]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_2_reg_2375[5]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln61_2_reg_2375[6]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_2_reg_2375[6]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln61_2_reg_2375[7]_i_1_n_5\ : STD_LOGIC;
  signal trunc_ln61_3_reg_2391 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \trunc_ln61_3_reg_2391[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_3_reg_2391[1]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_3_reg_2391[1]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln61_3_reg_2391[2]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_3_reg_2391[2]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln61_3_reg_2391[2]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln61_3_reg_2391[2]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln61_3_reg_2391[3]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_3_reg_2391[4]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_3_reg_2391[4]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln61_3_reg_2391[4]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln61_3_reg_2391[4]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln61_3_reg_2391[5]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_3_reg_2391[5]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln61_3_reg_2391[6]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_3_reg_2391[6]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln61_3_reg_2391[7]_i_1_n_5\ : STD_LOGIC;
  signal trunc_ln61_reg_2343 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \trunc_ln61_reg_2343[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_reg_2343[1]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_reg_2343[1]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln61_reg_2343[2]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_reg_2343[2]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln61_reg_2343[3]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_reg_2343[3]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln61_reg_2343[4]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_reg_2343[4]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln61_reg_2343[5]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_reg_2343[5]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln61_reg_2343[6]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln61_reg_2343[6]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln61_reg_2343[7]_i_1_n_5\ : STD_LOGIC;
  signal trunc_ln654_1_reg_2207 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln654_reg_2184 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal trunc_ln820_1_i_reg_2453 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \trunc_ln820_1_i_reg_2453[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln820_1_i_reg_2453[1]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln820_1_i_reg_2453[2]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln820_1_i_reg_2453[3]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln820_1_i_reg_2453[4]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln820_1_i_reg_2453[5]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln820_1_i_reg_2453[6]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln820_1_i_reg_2453[7]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln820_1_i_reg_2453[8]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln820_1_i_reg_2453[9]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln820_1_i_reg_2453[9]_i_2_n_5\ : STD_LOGIC;
  signal \^we0\ : STD_LOGIC;
  signal x_fu_222 : STD_LOGIC;
  signal \x_fu_222_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_222_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_222_reg_n_5_[11]\ : STD_LOGIC;
  signal \x_fu_222_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_222_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_222_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_222_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_222_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_222_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_222_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_222_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_222_reg_n_5_[9]\ : STD_LOGIC;
  signal zext_ln769_fu_1402_p1 : STD_LOGIC;
  signal zext_ln790_1_reg_2338 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \zext_ln790_1_reg_2338[0]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln790_1_reg_2338[1]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln790_1_reg_2338[2]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln790_1_reg_2338[3]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln790_1_reg_2338[4]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln790_1_reg_2338[5]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln790_1_reg_2338[6]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln790_1_reg_2338[7]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln791_reg_2354[0]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln791_reg_2354[1]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln791_reg_2354[2]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln791_reg_2354[3]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln791_reg_2354[4]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln791_reg_2354[5]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln791_reg_2354[6]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln791_reg_2354[7]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln791_reg_2354_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln792_reg_2370_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln793_reg_2386_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln820_1_fu_1691_p2__26_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln820_1_fu_1691_p2__26_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln820_1_fu_1691_p2__53_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln820_1_fu_1691_p2__53_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_add_ln820_1_fu_1691_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln820_1_fu_1691_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ap_phi_reg_pp0_iter7_r_1_reg_752_reg[9]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ap_phi_reg_pp0_iter7_r_1_reg_752_reg[9]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_enable_fu_1396_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_enable_fu_1396_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln643_fu_875_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_icmp_ln643_fu_875_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln796_fu_1406_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_icmp_ln796_fu_1406_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln797_fu_1432_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_icmp_ln797_fu_1432_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln798_fu_1454_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_icmp_ln798_fu_1454_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln799_fu_1460_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_icmp_ln799_fu_1460_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln800_fu_1466_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal NLW_icmp_ln800_fu_1466_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sub_ln817_fu_1495_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sub_ln817_fu_1495_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sub_ln818_fu_1511_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sub_ln818_fu_1511_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sub_ln819_fu_1527_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sub_ln819_fu_1527_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sub_ln820_fu_1543_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sub_ln820_fu_1543_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][0]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \SRL_SIG[0][16]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \SRL_SIG[0][17]_i_1\ : label is "soft_lutpair368";
  attribute SOFT_HLUTNM of \SRL_SIG[0][18]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \SRL_SIG[0][19]_i_1\ : label is "soft_lutpair369";
  attribute SOFT_HLUTNM of \SRL_SIG[0][1]_i_1\ : label is "soft_lutpair367";
  attribute SOFT_HLUTNM of \SRL_SIG[0][20]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \SRL_SIG[0][21]_i_1\ : label is "soft_lutpair370";
  attribute SOFT_HLUTNM of \SRL_SIG[0][22]_i_1\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_2\ : label is "soft_lutpair371";
  attribute SOFT_HLUTNM of \SRL_SIG[0][2]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \SRL_SIG[0][3]_i_1\ : label is "soft_lutpair366";
  attribute SOFT_HLUTNM of \SRL_SIG[0][4]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \SRL_SIG[0][5]_i_1\ : label is "soft_lutpair365";
  attribute SOFT_HLUTNM of \SRL_SIG[0][6]_i_1\ : label is "soft_lutpair364";
  attribute SOFT_HLUTNM of \SRL_SIG[0][7]_i_1\ : label is "soft_lutpair364";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \and_ln833_reg_2166_pp0_iter5_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/and_ln833_reg_2166_pp0_iter5_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \and_ln833_reg_2166_pp0_iter5_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/and_ln833_reg_2166_pp0_iter5_reg_reg[0]_srl6 ";
  attribute srl_name of ap_loop_exit_ready_pp0_iter5_reg_reg_srl5 : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/ap_loop_exit_ready_pp0_iter5_reg_reg_srl5 ";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter5_en_rgd_3_reg_640[0]_i_3\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_10\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_3\ : label is "soft_lutpair338";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_6\ : label is "soft_lutpair353";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_7\ : label is "soft_lutpair361";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_8\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_9\ : label is "soft_lutpair339";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter7_b_1_reg_761[8]_i_1\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter7_b_1_reg_761[9]_i_2\ : label is "soft_lutpair355";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_11\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_12\ : label is "soft_lutpair341";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter7_r_1_reg_752[8]_i_1\ : label is "soft_lutpair356";
  attribute SOFT_HLUTNM of \ap_phi_reg_pp0_iter7_r_1_reg_752[9]_i_3\ : label is "soft_lutpair356";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \ap_phi_reg_pp0_iter7_r_1_reg_752_reg[7]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \ap_phi_reg_pp0_iter7_r_1_reg_752_reg[9]_i_4\ : label is 35;
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of enable_fu_1396_p2_carry : label is 11;
  attribute SOFT_HLUTNM of enable_fu_1396_p2_carry_i_10 : label is "soft_lutpair357";
  attribute SOFT_HLUTNM of enable_fu_1396_p2_carry_i_13 : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of enable_fu_1396_p2_carry_i_14 : label is "soft_lutpair346";
  attribute SOFT_HLUTNM of enable_fu_1396_p2_carry_i_9 : label is "soft_lutpair357";
  attribute COMPARATOR_THRESHOLD of icmp_ln643_fu_875_p2_carry : label is 14;
  attribute srl_bus_name of \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/icmp_ln772_reg_2162_pp0_iter2_reg_reg ";
  attribute srl_name of \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3 ";
  attribute COMPARATOR_THRESHOLD of icmp_ln796_fu_1406_p2_carry : label is 11;
  attribute SOFT_HLUTNM of icmp_ln796_fu_1406_p2_carry_i_10 : label is "soft_lutpair358";
  attribute SOFT_HLUTNM of icmp_ln796_fu_1406_p2_carry_i_13 : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of icmp_ln796_fu_1406_p2_carry_i_14 : label is "soft_lutpair345";
  attribute SOFT_HLUTNM of icmp_ln796_fu_1406_p2_carry_i_9 : label is "soft_lutpair358";
  attribute COMPARATOR_THRESHOLD of icmp_ln797_fu_1432_p2_carry : label is 11;
  attribute SOFT_HLUTNM of icmp_ln797_fu_1432_p2_carry_i_10 : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of icmp_ln797_fu_1432_p2_carry_i_11 : label is "soft_lutpair354";
  attribute SOFT_HLUTNM of icmp_ln797_fu_1432_p2_carry_i_16 : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of icmp_ln797_fu_1432_p2_carry_i_17 : label is "soft_lutpair343";
  attribute SOFT_HLUTNM of icmp_ln797_fu_1432_p2_carry_i_18 : label is "soft_lutpair344";
  attribute SOFT_HLUTNM of icmp_ln797_fu_1432_p2_carry_i_19 : label is "soft_lutpair343";
  attribute COMPARATOR_THRESHOLD of icmp_ln798_fu_1454_p2_carry : label is 14;
  attribute COMPARATOR_THRESHOLD of icmp_ln799_fu_1460_p2_carry : label is 14;
  attribute COMPARATOR_THRESHOLD of icmp_ln800_fu_1466_p2_carry : label is 14;
  attribute srl_bus_name of \p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[7]_srl3 ";
  attribute SOFT_HLUTNM of \p_0_0_0949_21469_ph_i_reg_474[7]_i_3\ : label is "soft_lutpair335";
  attribute srl_bus_name of \p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[7]_srl3 ";
  attribute SOFT_HLUTNM of \p_0_1_0_0_09091498_lcssa1535_i_fu_124[7]_i_1\ : label is "soft_lutpair353";
  attribute srl_bus_name of \p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[0]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[0]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[0]_srl4 ";
  attribute srl_bus_name of \p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[1]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[1]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[1]_srl4 ";
  attribute srl_bus_name of \p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[2]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[2]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[2]_srl4 ";
  attribute srl_bus_name of \p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[3]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[3]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[3]_srl4 ";
  attribute srl_bus_name of \p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[4]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[4]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[4]_srl4 ";
  attribute srl_bus_name of \p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[5]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[5]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[5]_srl4 ";
  attribute srl_bus_name of \p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[6]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[6]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[6]_srl4 ";
  attribute srl_bus_name of \p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[7]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[7]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[7]_srl4 ";
  attribute srl_bus_name of \p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[0]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[0]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[0]_srl4 ";
  attribute srl_bus_name of \p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[1]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[1]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[1]_srl4 ";
  attribute srl_bus_name of \p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[2]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[2]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[2]_srl4 ";
  attribute srl_bus_name of \p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[3]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[3]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[3]_srl4 ";
  attribute srl_bus_name of \p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[4]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[4]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[4]_srl4 ";
  attribute srl_bus_name of \p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[5]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[5]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[5]_srl4 ";
  attribute srl_bus_name of \p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[6]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[6]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[6]_srl4 ";
  attribute srl_bus_name of \p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[7]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[7]_srl4\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[7]_srl4 ";
  attribute srl_bus_name of \p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[7]_srl3 ";
  attribute srl_bus_name of \p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[0]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[0]_srl3 ";
  attribute srl_bus_name of \p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[1]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[1]_srl3 ";
  attribute srl_bus_name of \p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[2]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[2]_srl3 ";
  attribute srl_bus_name of \p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[3]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[3]_srl3 ";
  attribute srl_bus_name of \p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[4]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[4]_srl3 ";
  attribute srl_bus_name of \p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[5]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[5]_srl3 ";
  attribute srl_bus_name of \p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[6]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[6]_srl3 ";
  attribute srl_bus_name of \p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg ";
  attribute srl_name of \p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[7]_srl3\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[7]_srl3 ";
  attribute SOFT_HLUTNM of \pix_3_reg_538[0]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \pix_3_reg_538[1]_i_1\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \pix_3_reg_538[2]_i_1\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \pix_3_reg_538[3]_i_1\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \pix_3_reg_538[4]_i_1\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \pix_3_reg_538[5]_i_1\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \pix_3_reg_538[6]_i_1\ : label is "soft_lutpair359";
  attribute srl_bus_name of \pix_3_reg_538_pp0_iter4_reg_reg[0]_srl2\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/pix_3_reg_538_pp0_iter4_reg_reg ";
  attribute srl_name of \pix_3_reg_538_pp0_iter4_reg_reg[0]_srl2\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/pix_3_reg_538_pp0_iter4_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \pix_3_reg_538_pp0_iter4_reg_reg[1]_srl2\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/pix_3_reg_538_pp0_iter4_reg_reg ";
  attribute srl_name of \pix_3_reg_538_pp0_iter4_reg_reg[1]_srl2\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/pix_3_reg_538_pp0_iter4_reg_reg[1]_srl2 ";
  attribute srl_bus_name of \pix_3_reg_538_pp0_iter4_reg_reg[2]_srl2\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/pix_3_reg_538_pp0_iter4_reg_reg ";
  attribute srl_name of \pix_3_reg_538_pp0_iter4_reg_reg[2]_srl2\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/pix_3_reg_538_pp0_iter4_reg_reg[2]_srl2 ";
  attribute srl_bus_name of \pix_3_reg_538_pp0_iter4_reg_reg[3]_srl2\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/pix_3_reg_538_pp0_iter4_reg_reg ";
  attribute srl_name of \pix_3_reg_538_pp0_iter4_reg_reg[3]_srl2\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/pix_3_reg_538_pp0_iter4_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \pix_3_reg_538_pp0_iter4_reg_reg[4]_srl2\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/pix_3_reg_538_pp0_iter4_reg_reg ";
  attribute srl_name of \pix_3_reg_538_pp0_iter4_reg_reg[4]_srl2\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/pix_3_reg_538_pp0_iter4_reg_reg[4]_srl2 ";
  attribute srl_bus_name of \pix_3_reg_538_pp0_iter4_reg_reg[5]_srl2\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/pix_3_reg_538_pp0_iter4_reg_reg ";
  attribute srl_name of \pix_3_reg_538_pp0_iter4_reg_reg[5]_srl2\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/pix_3_reg_538_pp0_iter4_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \pix_3_reg_538_pp0_iter4_reg_reg[6]_srl2\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/pix_3_reg_538_pp0_iter4_reg_reg ";
  attribute srl_name of \pix_3_reg_538_pp0_iter4_reg_reg[6]_srl2\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/pix_3_reg_538_pp0_iter4_reg_reg[6]_srl2 ";
  attribute srl_bus_name of \pix_3_reg_538_pp0_iter4_reg_reg[7]_srl2\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/pix_3_reg_538_pp0_iter4_reg_reg ";
  attribute srl_name of \pix_3_reg_538_pp0_iter4_reg_reg[7]_srl2\ : label is "inst/\Debayer_U0/DebayerRatBorBatR_U0/grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/pix_3_reg_538_pp0_iter4_reg_reg[7]_srl2 ";
  attribute SOFT_HLUTNM of ram_reg_bram_2_i_1 : label is "soft_lutpair335";
  attribute SOFT_HLUTNM of \tmp_2_reg_2349[0]_i_3\ : label is "soft_lutpair359";
  attribute SOFT_HLUTNM of \tmp_2_reg_2349[0]_i_4\ : label is "soft_lutpair360";
  attribute SOFT_HLUTNM of \trunc_ln61_2_reg_2375[0]_i_1\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \trunc_ln61_2_reg_2375[4]_i_1\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \trunc_ln61_2_reg_2375[5]_i_2\ : label is "soft_lutpair336";
  attribute SOFT_HLUTNM of \trunc_ln61_3_reg_2391[0]_i_1\ : label is "soft_lutpair348";
  attribute SOFT_HLUTNM of \trunc_ln61_3_reg_2391[2]_i_2\ : label is "soft_lutpair347";
  attribute SOFT_HLUTNM of \trunc_ln61_3_reg_2391[2]_i_3\ : label is "soft_lutpair350";
  attribute SOFT_HLUTNM of \trunc_ln61_3_reg_2391[2]_i_4\ : label is "soft_lutpair349";
  attribute SOFT_HLUTNM of \trunc_ln61_3_reg_2391[4]_i_1\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \trunc_ln61_3_reg_2391[4]_i_3\ : label is "soft_lutpair352";
  attribute SOFT_HLUTNM of \trunc_ln61_3_reg_2391[4]_i_4\ : label is "soft_lutpair351";
  attribute SOFT_HLUTNM of \trunc_ln61_3_reg_2391[5]_i_2\ : label is "soft_lutpair337";
  attribute SOFT_HLUTNM of \trunc_ln820_1_i_reg_2453[0]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \trunc_ln820_1_i_reg_2453[1]_i_1\ : label is "soft_lutpair363";
  attribute SOFT_HLUTNM of \trunc_ln820_1_i_reg_2453[2]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \trunc_ln820_1_i_reg_2453[3]_i_1\ : label is "soft_lutpair342";
  attribute SOFT_HLUTNM of \trunc_ln820_1_i_reg_2453[5]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \trunc_ln820_1_i_reg_2453[6]_i_1\ : label is "soft_lutpair362";
  attribute SOFT_HLUTNM of \trunc_ln820_1_i_reg_2453[7]_i_1\ : label is "soft_lutpair340";
  attribute SOFT_HLUTNM of \trunc_ln820_1_i_reg_2453[8]_i_1\ : label is "soft_lutpair340";
begin
  \cmp59_i_reg_545_reg[0]\ <= \^cmp59_i_reg_545_reg[0]\;
  q1(7 downto 0) <= \^q1\(7 downto 0);
  we0 <= \^we0\;
\SRL_SIG[0][0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_7_fu_1785_p3,
      I1 => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[0]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]_0\(0)
    );
\SRL_SIG[0][16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_9_fu_1841_p3,
      I1 => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[0]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]_0\(16)
    );
\SRL_SIG[0][17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_9_fu_1841_p3,
      I1 => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[1]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]_0\(17)
    );
\SRL_SIG[0][18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_9_fu_1841_p3,
      I1 => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[2]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]_0\(18)
    );
\SRL_SIG[0][19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_9_fu_1841_p3,
      I1 => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[3]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]_0\(19)
    );
\SRL_SIG[0][1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_7_fu_1785_p3,
      I1 => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[1]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]_0\(1)
    );
\SRL_SIG[0][20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_9_fu_1841_p3,
      I1 => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[4]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]_0\(20)
    );
\SRL_SIG[0][21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_9_fu_1841_p3,
      I1 => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[5]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]_0\(21)
    );
\SRL_SIG[0][22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_9_fu_1841_p3,
      I1 => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[6]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]_0\(22)
    );
\SRL_SIG[0][23]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => imgRB_full_n,
      I1 => and_ln833_reg_2166_pp0_iter6_reg,
      I2 => ap_enable_reg_pp0_iter7,
      I3 => Q(1),
      I4 => ap_block_pp0_stage0_subdone,
      O => full_n_reg(0)
    );
\SRL_SIG[0][23]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_9_fu_1841_p3,
      I1 => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[7]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]_0\(23)
    );
\SRL_SIG[0][2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_7_fu_1785_p3,
      I1 => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[2]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]_0\(2)
    );
\SRL_SIG[0][3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_7_fu_1785_p3,
      I1 => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[3]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]_0\(3)
    );
\SRL_SIG[0][4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_7_fu_1785_p3,
      I1 => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[4]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]_0\(4)
    );
\SRL_SIG[0][5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_7_fu_1785_p3,
      I1 => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[5]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]_0\(5)
    );
\SRL_SIG[0][6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_7_fu_1785_p3,
      I1 => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[6]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]_0\(6)
    );
\SRL_SIG[0][7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => tmp_7_fu_1785_p3,
      I1 => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[8]\,
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[7]\,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]_0\(7)
    );
\add_ln820_1_fu_1691_p2__26_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln820_1_fu_1691_p2__26_carry_n_5\,
      CO(6) => \add_ln820_1_fu_1691_p2__26_carry_n_6\,
      CO(5) => \add_ln820_1_fu_1691_p2__26_carry_n_7\,
      CO(4) => \add_ln820_1_fu_1691_p2__26_carry_n_8\,
      CO(3) => \add_ln820_1_fu_1691_p2__26_carry_n_9\,
      CO(2) => \add_ln820_1_fu_1691_p2__26_carry_n_10\,
      CO(1) => \add_ln820_1_fu_1691_p2__26_carry_n_11\,
      CO(0) => \add_ln820_1_fu_1691_p2__26_carry_n_12\,
      DI(7 downto 0) => sext_ln817_fu_1633_p1(7 downto 0),
      O(7 downto 0) => sext_ln818_1_fu_1656_p1(7 downto 0),
      S(7) => \add_ln820_1_fu_1691_p2__26_carry_i_9_n_5\,
      S(6) => \add_ln820_1_fu_1691_p2__26_carry_i_10_n_5\,
      S(5) => \add_ln820_1_fu_1691_p2__26_carry_i_11_n_5\,
      S(4) => \add_ln820_1_fu_1691_p2__26_carry_i_12_n_5\,
      S(3) => \add_ln820_1_fu_1691_p2__26_carry_i_13_n_5\,
      S(2) => \add_ln820_1_fu_1691_p2__26_carry_i_14_n_5\,
      S(1) => \add_ln820_1_fu_1691_p2__26_carry_i_15_n_5\,
      S(0) => \add_ln820_1_fu_1691_p2__26_carry_i_16_n_5\
    );
\add_ln820_1_fu_1691_p2__26_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln820_1_fu_1691_p2__26_carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln820_1_fu_1691_p2__26_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln820_1_fu_1691_p2__26_carry__0_n_11\,
      CO(0) => \NLW_add_ln820_1_fu_1691_p2__26_carry__0_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => \add_ln820_1_fu_1691_p2__26_carry__0_i_1_n_5\,
      O(7 downto 1) => \NLW_add_ln820_1_fu_1691_p2__26_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => sext_ln818_1_fu_1656_p1(8),
      S(7 downto 1) => B"0000001",
      S(0) => \add_ln820_1_fu_1691_p2__26_carry__0_i_2_n_5\
    );
\add_ln820_1_fu_1691_p2__26_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter5_en_rgd_1_reg_696,
      I1 => sub_ln818_reg_2428_pp0_iter4_reg(8),
      O => \add_ln820_1_fu_1691_p2__26_carry__0_i_1_n_5\
    );
\add_ln820_1_fu_1691_p2__26_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter5_en_rgd_1_reg_696,
      I1 => sub_ln818_reg_2428_pp0_iter4_reg(8),
      I2 => ap_phi_reg_pp0_iter5_en_rgd_reg_724,
      I3 => sub_ln817_reg_2423_pp0_iter4_reg(8),
      O => \add_ln820_1_fu_1691_p2__26_carry__0_i_2_n_5\
    );
\add_ln820_1_fu_1691_p2__26_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sub_ln818_reg_2428_pp0_iter4_reg(7),
      I1 => ap_phi_reg_pp0_iter5_en_rgd_1_reg_696,
      O => sext_ln817_fu_1633_p1(7)
    );
\add_ln820_1_fu_1691_p2__26_carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter5_en_rgd_1_reg_696,
      I1 => sub_ln818_reg_2428_pp0_iter4_reg(6),
      I2 => ap_phi_reg_pp0_iter5_en_rgd_reg_724,
      I3 => sub_ln817_reg_2423_pp0_iter4_reg(6),
      O => \add_ln820_1_fu_1691_p2__26_carry_i_10_n_5\
    );
\add_ln820_1_fu_1691_p2__26_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter5_en_rgd_1_reg_696,
      I1 => sub_ln818_reg_2428_pp0_iter4_reg(5),
      I2 => ap_phi_reg_pp0_iter5_en_rgd_reg_724,
      I3 => sub_ln817_reg_2423_pp0_iter4_reg(5),
      O => \add_ln820_1_fu_1691_p2__26_carry_i_11_n_5\
    );
\add_ln820_1_fu_1691_p2__26_carry_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter5_en_rgd_1_reg_696,
      I1 => sub_ln818_reg_2428_pp0_iter4_reg(4),
      I2 => ap_phi_reg_pp0_iter5_en_rgd_reg_724,
      I3 => sub_ln817_reg_2423_pp0_iter4_reg(4),
      O => \add_ln820_1_fu_1691_p2__26_carry_i_12_n_5\
    );
\add_ln820_1_fu_1691_p2__26_carry_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter5_en_rgd_1_reg_696,
      I1 => sub_ln818_reg_2428_pp0_iter4_reg(3),
      I2 => ap_phi_reg_pp0_iter5_en_rgd_reg_724,
      I3 => sub_ln817_reg_2423_pp0_iter4_reg(3),
      O => \add_ln820_1_fu_1691_p2__26_carry_i_13_n_5\
    );
\add_ln820_1_fu_1691_p2__26_carry_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter5_en_rgd_1_reg_696,
      I1 => sub_ln818_reg_2428_pp0_iter4_reg(2),
      I2 => ap_phi_reg_pp0_iter5_en_rgd_reg_724,
      I3 => sub_ln817_reg_2423_pp0_iter4_reg(2),
      O => \add_ln820_1_fu_1691_p2__26_carry_i_14_n_5\
    );
\add_ln820_1_fu_1691_p2__26_carry_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter5_en_rgd_1_reg_696,
      I1 => sub_ln818_reg_2428_pp0_iter4_reg(1),
      I2 => ap_phi_reg_pp0_iter5_en_rgd_reg_724,
      I3 => sub_ln817_reg_2423_pp0_iter4_reg(1),
      O => \add_ln820_1_fu_1691_p2__26_carry_i_15_n_5\
    );
\add_ln820_1_fu_1691_p2__26_carry_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter5_en_rgd_1_reg_696,
      I1 => sub_ln818_reg_2428_pp0_iter4_reg(0),
      I2 => ap_phi_reg_pp0_iter5_en_rgd_reg_724,
      I3 => sub_ln817_reg_2423_pp0_iter4_reg(0),
      O => \add_ln820_1_fu_1691_p2__26_carry_i_16_n_5\
    );
\add_ln820_1_fu_1691_p2__26_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sub_ln818_reg_2428_pp0_iter4_reg(6),
      I1 => ap_phi_reg_pp0_iter5_en_rgd_1_reg_696,
      O => sext_ln817_fu_1633_p1(6)
    );
\add_ln820_1_fu_1691_p2__26_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sub_ln818_reg_2428_pp0_iter4_reg(5),
      I1 => ap_phi_reg_pp0_iter5_en_rgd_1_reg_696,
      O => sext_ln817_fu_1633_p1(5)
    );
\add_ln820_1_fu_1691_p2__26_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sub_ln818_reg_2428_pp0_iter4_reg(4),
      I1 => ap_phi_reg_pp0_iter5_en_rgd_1_reg_696,
      O => sext_ln817_fu_1633_p1(4)
    );
\add_ln820_1_fu_1691_p2__26_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sub_ln818_reg_2428_pp0_iter4_reg(3),
      I1 => ap_phi_reg_pp0_iter5_en_rgd_1_reg_696,
      O => sext_ln817_fu_1633_p1(3)
    );
\add_ln820_1_fu_1691_p2__26_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sub_ln818_reg_2428_pp0_iter4_reg(2),
      I1 => ap_phi_reg_pp0_iter5_en_rgd_1_reg_696,
      O => sext_ln817_fu_1633_p1(2)
    );
\add_ln820_1_fu_1691_p2__26_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sub_ln818_reg_2428_pp0_iter4_reg(1),
      I1 => ap_phi_reg_pp0_iter5_en_rgd_1_reg_696,
      O => sext_ln817_fu_1633_p1(1)
    );
\add_ln820_1_fu_1691_p2__26_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sub_ln818_reg_2428_pp0_iter4_reg(0),
      I1 => ap_phi_reg_pp0_iter5_en_rgd_1_reg_696,
      O => sext_ln817_fu_1633_p1(0)
    );
\add_ln820_1_fu_1691_p2__26_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter5_en_rgd_1_reg_696,
      I1 => sub_ln818_reg_2428_pp0_iter4_reg(7),
      I2 => ap_phi_reg_pp0_iter5_en_rgd_reg_724,
      I3 => sub_ln817_reg_2423_pp0_iter4_reg(7),
      O => \add_ln820_1_fu_1691_p2__26_carry_i_9_n_5\
    );
\add_ln820_1_fu_1691_p2__53_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln820_1_fu_1691_p2__53_carry_n_5\,
      CO(6) => \add_ln820_1_fu_1691_p2__53_carry_n_6\,
      CO(5) => \add_ln820_1_fu_1691_p2__53_carry_n_7\,
      CO(4) => \add_ln820_1_fu_1691_p2__53_carry_n_8\,
      CO(3) => \add_ln820_1_fu_1691_p2__53_carry_n_9\,
      CO(2) => \add_ln820_1_fu_1691_p2__53_carry_n_10\,
      CO(1) => \add_ln820_1_fu_1691_p2__53_carry_n_11\,
      CO(0) => \add_ln820_1_fu_1691_p2__53_carry_n_12\,
      DI(7 downto 0) => sext_ln820_2_fu_1687_p1(7 downto 0),
      O(7 downto 1) => add_ln820_1_fu_1691_p2(7 downto 1),
      O(0) => \add_ln820_1_fu_1691_p2__0\(0),
      S(7) => \add_ln820_1_fu_1691_p2__53_carry_i_1_n_5\,
      S(6) => \add_ln820_1_fu_1691_p2__53_carry_i_2_n_5\,
      S(5) => \add_ln820_1_fu_1691_p2__53_carry_i_3_n_5\,
      S(4) => \add_ln820_1_fu_1691_p2__53_carry_i_4_n_5\,
      S(3) => \add_ln820_1_fu_1691_p2__53_carry_i_5_n_5\,
      S(2) => \add_ln820_1_fu_1691_p2__53_carry_i_6_n_5\,
      S(1) => \add_ln820_1_fu_1691_p2__53_carry_i_7_n_5\,
      S(0) => \add_ln820_1_fu_1691_p2__53_carry_i_8_n_5\
    );
\add_ln820_1_fu_1691_p2__53_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln820_1_fu_1691_p2__53_carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln820_1_fu_1691_p2__53_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln820_1_fu_1691_p2__53_carry__0_n_11\,
      CO(0) => \add_ln820_1_fu_1691_p2__53_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \add_ln820_1_fu_1691_p2_carry__0_n_11\,
      DI(0) => sext_ln820_2_fu_1687_p1(8),
      O(7 downto 3) => \NLW_add_ln820_1_fu_1691_p2__53_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => add_ln820_1_fu_1691_p2(10 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \add_ln820_1_fu_1691_p2__53_carry__0_i_1_n_5\,
      S(0) => \add_ln820_1_fu_1691_p2__53_carry__0_i_2_n_5\
    );
\add_ln820_1_fu_1691_p2__53_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln820_1_fu_1691_p2_carry__0_n_11\,
      I1 => \add_ln820_1_fu_1691_p2__26_carry__0_n_11\,
      O => \add_ln820_1_fu_1691_p2__53_carry__0_i_1_n_5\
    );
\add_ln820_1_fu_1691_p2__53_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln820_2_fu_1687_p1(8),
      I1 => sext_ln818_1_fu_1656_p1(8),
      O => \add_ln820_1_fu_1691_p2__53_carry__0_i_2_n_5\
    );
\add_ln820_1_fu_1691_p2__53_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln820_2_fu_1687_p1(7),
      I1 => sext_ln818_1_fu_1656_p1(7),
      O => \add_ln820_1_fu_1691_p2__53_carry_i_1_n_5\
    );
\add_ln820_1_fu_1691_p2__53_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln820_2_fu_1687_p1(6),
      I1 => sext_ln818_1_fu_1656_p1(6),
      O => \add_ln820_1_fu_1691_p2__53_carry_i_2_n_5\
    );
\add_ln820_1_fu_1691_p2__53_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln820_2_fu_1687_p1(5),
      I1 => sext_ln818_1_fu_1656_p1(5),
      O => \add_ln820_1_fu_1691_p2__53_carry_i_3_n_5\
    );
\add_ln820_1_fu_1691_p2__53_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln820_2_fu_1687_p1(4),
      I1 => sext_ln818_1_fu_1656_p1(4),
      O => \add_ln820_1_fu_1691_p2__53_carry_i_4_n_5\
    );
\add_ln820_1_fu_1691_p2__53_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln820_2_fu_1687_p1(3),
      I1 => sext_ln818_1_fu_1656_p1(3),
      O => \add_ln820_1_fu_1691_p2__53_carry_i_5_n_5\
    );
\add_ln820_1_fu_1691_p2__53_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln820_2_fu_1687_p1(2),
      I1 => sext_ln818_1_fu_1656_p1(2),
      O => \add_ln820_1_fu_1691_p2__53_carry_i_6_n_5\
    );
\add_ln820_1_fu_1691_p2__53_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln820_2_fu_1687_p1(1),
      I1 => sext_ln818_1_fu_1656_p1(1),
      O => \add_ln820_1_fu_1691_p2__53_carry_i_7_n_5\
    );
\add_ln820_1_fu_1691_p2__53_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln820_2_fu_1687_p1(0),
      I1 => sext_ln818_1_fu_1656_p1(0),
      O => \add_ln820_1_fu_1691_p2__53_carry_i_8_n_5\
    );
add_ln820_1_fu_1691_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln820_1_fu_1691_p2_carry_n_5,
      CO(6) => add_ln820_1_fu_1691_p2_carry_n_6,
      CO(5) => add_ln820_1_fu_1691_p2_carry_n_7,
      CO(4) => add_ln820_1_fu_1691_p2_carry_n_8,
      CO(3) => add_ln820_1_fu_1691_p2_carry_n_9,
      CO(2) => add_ln820_1_fu_1691_p2_carry_n_10,
      CO(1) => add_ln820_1_fu_1691_p2_carry_n_11,
      CO(0) => add_ln820_1_fu_1691_p2_carry_n_12,
      DI(7 downto 0) => sext_ln820_fu_1660_p1(7 downto 0),
      O(7 downto 0) => sext_ln820_2_fu_1687_p1(7 downto 0),
      S(7) => add_ln820_1_fu_1691_p2_carry_i_9_n_5,
      S(6) => add_ln820_1_fu_1691_p2_carry_i_10_n_5,
      S(5) => add_ln820_1_fu_1691_p2_carry_i_11_n_5,
      S(4) => add_ln820_1_fu_1691_p2_carry_i_12_n_5,
      S(3) => add_ln820_1_fu_1691_p2_carry_i_13_n_5,
      S(2) => add_ln820_1_fu_1691_p2_carry_i_14_n_5,
      S(1) => add_ln820_1_fu_1691_p2_carry_i_15_n_5,
      S(0) => add_ln820_1_fu_1691_p2_carry_i_16_n_5
    );
\add_ln820_1_fu_1691_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln820_1_fu_1691_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln820_1_fu_1691_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln820_1_fu_1691_p2_carry__0_n_11\,
      CO(0) => \NLW_add_ln820_1_fu_1691_p2_carry__0_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => \add_ln820_1_fu_1691_p2_carry__0_i_1_n_5\,
      O(7 downto 1) => \NLW_add_ln820_1_fu_1691_p2_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => sext_ln820_2_fu_1687_p1(8),
      S(7 downto 1) => B"0000001",
      S(0) => \add_ln820_1_fu_1691_p2_carry__0_i_2_n_5\
    );
\add_ln820_1_fu_1691_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter5_en_rgd_2_reg_668,
      I1 => sub_ln819_reg_2433_pp0_iter4_reg(8),
      O => \add_ln820_1_fu_1691_p2_carry__0_i_1_n_5\
    );
\add_ln820_1_fu_1691_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter5_en_rgd_2_reg_668,
      I1 => sub_ln819_reg_2433_pp0_iter4_reg(8),
      I2 => ap_phi_reg_pp0_iter5_en_rgd_3_reg_640,
      I3 => sub_ln820_reg_2438_pp0_iter4_reg(8),
      O => \add_ln820_1_fu_1691_p2_carry__0_i_2_n_5\
    );
add_ln820_1_fu_1691_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sub_ln819_reg_2433_pp0_iter4_reg(7),
      I1 => ap_phi_reg_pp0_iter5_en_rgd_2_reg_668,
      O => sext_ln820_fu_1660_p1(7)
    );
add_ln820_1_fu_1691_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter5_en_rgd_2_reg_668,
      I1 => sub_ln819_reg_2433_pp0_iter4_reg(6),
      I2 => ap_phi_reg_pp0_iter5_en_rgd_3_reg_640,
      I3 => sub_ln820_reg_2438_pp0_iter4_reg(6),
      O => add_ln820_1_fu_1691_p2_carry_i_10_n_5
    );
add_ln820_1_fu_1691_p2_carry_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter5_en_rgd_2_reg_668,
      I1 => sub_ln819_reg_2433_pp0_iter4_reg(5),
      I2 => ap_phi_reg_pp0_iter5_en_rgd_3_reg_640,
      I3 => sub_ln820_reg_2438_pp0_iter4_reg(5),
      O => add_ln820_1_fu_1691_p2_carry_i_11_n_5
    );
add_ln820_1_fu_1691_p2_carry_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter5_en_rgd_2_reg_668,
      I1 => sub_ln819_reg_2433_pp0_iter4_reg(4),
      I2 => ap_phi_reg_pp0_iter5_en_rgd_3_reg_640,
      I3 => sub_ln820_reg_2438_pp0_iter4_reg(4),
      O => add_ln820_1_fu_1691_p2_carry_i_12_n_5
    );
add_ln820_1_fu_1691_p2_carry_i_13: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter5_en_rgd_2_reg_668,
      I1 => sub_ln819_reg_2433_pp0_iter4_reg(3),
      I2 => ap_phi_reg_pp0_iter5_en_rgd_3_reg_640,
      I3 => sub_ln820_reg_2438_pp0_iter4_reg(3),
      O => add_ln820_1_fu_1691_p2_carry_i_13_n_5
    );
add_ln820_1_fu_1691_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter5_en_rgd_2_reg_668,
      I1 => sub_ln819_reg_2433_pp0_iter4_reg(2),
      I2 => ap_phi_reg_pp0_iter5_en_rgd_3_reg_640,
      I3 => sub_ln820_reg_2438_pp0_iter4_reg(2),
      O => add_ln820_1_fu_1691_p2_carry_i_14_n_5
    );
add_ln820_1_fu_1691_p2_carry_i_15: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter5_en_rgd_2_reg_668,
      I1 => sub_ln819_reg_2433_pp0_iter4_reg(1),
      I2 => ap_phi_reg_pp0_iter5_en_rgd_3_reg_640,
      I3 => sub_ln820_reg_2438_pp0_iter4_reg(1),
      O => add_ln820_1_fu_1691_p2_carry_i_15_n_5
    );
add_ln820_1_fu_1691_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter5_en_rgd_2_reg_668,
      I1 => sub_ln819_reg_2433_pp0_iter4_reg(0),
      I2 => ap_phi_reg_pp0_iter5_en_rgd_3_reg_640,
      I3 => sub_ln820_reg_2438_pp0_iter4_reg(0),
      O => add_ln820_1_fu_1691_p2_carry_i_16_n_5
    );
add_ln820_1_fu_1691_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sub_ln819_reg_2433_pp0_iter4_reg(6),
      I1 => ap_phi_reg_pp0_iter5_en_rgd_2_reg_668,
      O => sext_ln820_fu_1660_p1(6)
    );
add_ln820_1_fu_1691_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sub_ln819_reg_2433_pp0_iter4_reg(5),
      I1 => ap_phi_reg_pp0_iter5_en_rgd_2_reg_668,
      O => sext_ln820_fu_1660_p1(5)
    );
add_ln820_1_fu_1691_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sub_ln819_reg_2433_pp0_iter4_reg(4),
      I1 => ap_phi_reg_pp0_iter5_en_rgd_2_reg_668,
      O => sext_ln820_fu_1660_p1(4)
    );
add_ln820_1_fu_1691_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sub_ln819_reg_2433_pp0_iter4_reg(3),
      I1 => ap_phi_reg_pp0_iter5_en_rgd_2_reg_668,
      O => sext_ln820_fu_1660_p1(3)
    );
add_ln820_1_fu_1691_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sub_ln819_reg_2433_pp0_iter4_reg(2),
      I1 => ap_phi_reg_pp0_iter5_en_rgd_2_reg_668,
      O => sext_ln820_fu_1660_p1(2)
    );
add_ln820_1_fu_1691_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sub_ln819_reg_2433_pp0_iter4_reg(1),
      I1 => ap_phi_reg_pp0_iter5_en_rgd_2_reg_668,
      O => sext_ln820_fu_1660_p1(1)
    );
add_ln820_1_fu_1691_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => sub_ln819_reg_2433_pp0_iter4_reg(0),
      I1 => ap_phi_reg_pp0_iter5_en_rgd_2_reg_668,
      O => sext_ln820_fu_1660_p1(0)
    );
add_ln820_1_fu_1691_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => ap_phi_reg_pp0_iter5_en_rgd_2_reg_668,
      I1 => sub_ln819_reg_2433_pp0_iter4_reg(7),
      I2 => ap_phi_reg_pp0_iter5_en_rgd_3_reg_640,
      I3 => sub_ln820_reg_2438_pp0_iter4_reg(7),
      O => add_ln820_1_fu_1691_p2_carry_i_9_n_5
    );
\add_ln820_1_reg_2447_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_1_fu_1691_p2(10),
      Q => add_ln820_1_reg_2447(10),
      R => '0'
    );
\add_ln820_1_reg_2447_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_1_fu_1691_p2(1),
      Q => add_ln820_1_reg_2447(1),
      R => '0'
    );
\add_ln820_1_reg_2447_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_1_fu_1691_p2(2),
      Q => add_ln820_1_reg_2447(2),
      R => '0'
    );
\add_ln820_1_reg_2447_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_1_fu_1691_p2(3),
      Q => add_ln820_1_reg_2447(3),
      R => '0'
    );
\add_ln820_1_reg_2447_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_1_fu_1691_p2(4),
      Q => add_ln820_1_reg_2447(4),
      R => '0'
    );
\add_ln820_1_reg_2447_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_1_fu_1691_p2(5),
      Q => add_ln820_1_reg_2447(5),
      R => '0'
    );
\add_ln820_1_reg_2447_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_1_fu_1691_p2(6),
      Q => add_ln820_1_reg_2447(6),
      R => '0'
    );
\add_ln820_1_reg_2447_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_1_fu_1691_p2(7),
      Q => add_ln820_1_reg_2447(7),
      R => '0'
    );
\add_ln820_1_reg_2447_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_1_fu_1691_p2(8),
      Q => add_ln820_1_reg_2447(8),
      R => '0'
    );
\add_ln820_1_reg_2447_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => add_ln820_1_fu_1691_p2(9),
      Q => add_ln820_1_reg_2447(9),
      R => '0'
    );
\and_ln833_reg_2166_pp0_iter5_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => and_ln833_fu_915_p2,
      Q => \and_ln833_reg_2166_pp0_iter5_reg_reg[0]_srl6_n_5\
    );
\and_ln833_reg_2166_pp0_iter6_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \and_ln833_reg_2166_pp0_iter5_reg_reg[0]_srl6_n_5\,
      Q => and_ln833_reg_2166_pp0_iter6_reg,
      R => '0'
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      Q => ap_enable_reg_pp0_iter1,
      R => SR(0)
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1,
      Q => ap_enable_reg_pp0_iter2,
      R => SR(0)
    );
ap_enable_reg_pp0_iter3_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3B080000"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I3 => ap_enable_reg_pp0_iter3,
      I4 => ap_rst_n,
      O => ap_enable_reg_pp0_iter3_i_1_n_5
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter3_i_1_n_5,
      Q => ap_enable_reg_pp0_iter3,
      R => '0'
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => SR(0)
    );
ap_enable_reg_pp0_iter5_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter4,
      Q => ap_enable_reg_pp0_iter5,
      R => SR(0)
    );
ap_enable_reg_pp0_iter6_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter5,
      Q => ap_enable_reg_pp0_iter6,
      R => SR(0)
    );
ap_enable_reg_pp0_iter7_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter6,
      Q => ap_enable_reg_pp0_iter7,
      R => SR(0)
    );
ap_loop_exit_ready_pp0_iter5_reg_reg_srl5: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter5_reg_reg_srl5_n_5
    );
\ap_loop_exit_ready_pp0_iter6_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter5_reg_reg_srl5_n_5,
      Q => ap_loop_exit_ready_pp0_iter6_reg,
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => lineBuffer_U_n_46,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => lineBuffer_U_n_45,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => lineBuffer_U_n_44,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => lineBuffer_U_n_43,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => lineBuffer_U_n_42,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => lineBuffer_U_n_41,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => lineBuffer_U_n_40,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => lineBuffer_U_n_39,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => lineBuffer_U_n_14,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => lineBuffer_U_n_13,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => lineBuffer_U_n_12,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => lineBuffer_U_n_11,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => lineBuffer_U_n_10,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => lineBuffer_U_n_9,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => lineBuffer_U_n_8,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => lineBuffer_U_n_7,
      Q => ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_downleft_2_reg_584[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484(0),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0948_21422_i_fu_282(0),
      O => \ap_phi_reg_pp0_iter3_downleft_2_reg_584[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_downleft_2_reg_584[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484(1),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0948_21422_i_fu_282(1),
      O => \ap_phi_reg_pp0_iter3_downleft_2_reg_584[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_downleft_2_reg_584[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484(2),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0948_21422_i_fu_282(2),
      O => \ap_phi_reg_pp0_iter3_downleft_2_reg_584[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_downleft_2_reg_584[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484(3),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0948_21422_i_fu_282(3),
      O => \ap_phi_reg_pp0_iter3_downleft_2_reg_584[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_downleft_2_reg_584[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484(4),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0948_21422_i_fu_282(4),
      O => \ap_phi_reg_pp0_iter3_downleft_2_reg_584[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_downleft_2_reg_584[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484(5),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0948_21422_i_fu_282(5),
      O => \ap_phi_reg_pp0_iter3_downleft_2_reg_584[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_downleft_2_reg_584[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484(6),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0948_21422_i_fu_282(6),
      O => \ap_phi_reg_pp0_iter3_downleft_2_reg_584[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_downleft_2_reg_584[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484(7),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0948_21422_i_fu_282(7),
      O => \ap_phi_reg_pp0_iter3_downleft_2_reg_584[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_downleft_2_reg_584_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_downleft_2_reg_584[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_downleft_2_reg_584(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_downleft_2_reg_584_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_downleft_2_reg_584[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_downleft_2_reg_584(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_downleft_2_reg_584_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_downleft_2_reg_584[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_downleft_2_reg_584(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_downleft_2_reg_584_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_downleft_2_reg_584[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_downleft_2_reg_584(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_downleft_2_reg_584_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_downleft_2_reg_584[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_downleft_2_reg_584(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_downleft_2_reg_584_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_downleft_2_reg_584[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_downleft_2_reg_584(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_downleft_2_reg_584_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_downleft_2_reg_584[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_downleft_2_reg_584(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_downleft_2_reg_584_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_downleft_2_reg_584[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_downleft_2_reg_584(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_downleft_reg_593[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493(0),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0950_21416_i_fu_274(0),
      O => \ap_phi_reg_pp0_iter3_downleft_reg_593[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_downleft_reg_593[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493(1),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0950_21416_i_fu_274(1),
      O => \ap_phi_reg_pp0_iter3_downleft_reg_593[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_downleft_reg_593[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493(2),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0950_21416_i_fu_274(2),
      O => \ap_phi_reg_pp0_iter3_downleft_reg_593[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_downleft_reg_593[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493(3),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0950_21416_i_fu_274(3),
      O => \ap_phi_reg_pp0_iter3_downleft_reg_593[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_downleft_reg_593[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493(4),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0950_21416_i_fu_274(4),
      O => \ap_phi_reg_pp0_iter3_downleft_reg_593[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_downleft_reg_593[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493(5),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0950_21416_i_fu_274(5),
      O => \ap_phi_reg_pp0_iter3_downleft_reg_593[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_downleft_reg_593[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493(6),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0950_21416_i_fu_274(6),
      O => \ap_phi_reg_pp0_iter3_downleft_reg_593[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_downleft_reg_593[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493(7),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0950_21416_i_fu_274(7),
      O => \ap_phi_reg_pp0_iter3_downleft_reg_593[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_downleft_reg_593_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_downleft_reg_593[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_downleft_reg_593(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_downleft_reg_593_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_downleft_reg_593[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_downleft_reg_593(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_downleft_reg_593_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_downleft_reg_593[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_downleft_reg_593(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_downleft_reg_593_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_downleft_reg_593[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_downleft_reg_593(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_downleft_reg_593_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_downleft_reg_593[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_downleft_reg_593(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_downleft_reg_593_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_downleft_reg_593[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_downleft_reg_593(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_downleft_reg_593_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_downleft_reg_593[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_downleft_reg_593(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_downleft_reg_593_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_downleft_reg_593[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_downleft_reg_593(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_4_reg_602[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => tmp_5_i2_reg_2199(0),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0948_114831494_i_fu_246(0),
      O => \ap_phi_reg_pp0_iter3_pix_4_reg_602[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_pix_4_reg_602[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => tmp_5_i2_reg_2199(1),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0948_114831494_i_fu_246(1),
      O => \ap_phi_reg_pp0_iter3_pix_4_reg_602[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_pix_4_reg_602[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => tmp_5_i2_reg_2199(2),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0948_114831494_i_fu_246(2),
      O => \ap_phi_reg_pp0_iter3_pix_4_reg_602[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_pix_4_reg_602[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => tmp_5_i2_reg_2199(3),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0948_114831494_i_fu_246(3),
      O => \ap_phi_reg_pp0_iter3_pix_4_reg_602[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_pix_4_reg_602[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => tmp_5_i2_reg_2199(4),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0948_114831494_i_fu_246(4),
      O => \ap_phi_reg_pp0_iter3_pix_4_reg_602[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_pix_4_reg_602[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => tmp_5_i2_reg_2199(5),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0948_114831494_i_fu_246(5),
      O => \ap_phi_reg_pp0_iter3_pix_4_reg_602[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_pix_4_reg_602[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => tmp_5_i2_reg_2199(6),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0948_114831494_i_fu_246(6),
      O => \ap_phi_reg_pp0_iter3_pix_4_reg_602[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_pix_4_reg_602[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => tmp_5_i2_reg_2199(7),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0948_114831494_i_fu_246(7),
      O => \ap_phi_reg_pp0_iter3_pix_4_reg_602[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_pix_4_reg_602_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_pix_4_reg_602[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_pix_4_reg_602(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_4_reg_602_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_pix_4_reg_602[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_pix_4_reg_602(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_4_reg_602_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_pix_4_reg_602[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_pix_4_reg_602(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_4_reg_602_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_pix_4_reg_602[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_pix_4_reg_602(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_4_reg_602_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_pix_4_reg_602[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_pix_4_reg_602(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_4_reg_602_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_pix_4_reg_602[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_pix_4_reg_602(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_4_reg_602_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_pix_4_reg_602[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_pix_4_reg_602(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_4_reg_602_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_pix_4_reg_602[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_pix_4_reg_602(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_reg_612[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => trunc_ln654_reg_2184(0),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0950_114791490_i_fu_238(0),
      O => \ap_phi_reg_pp0_iter3_pix_reg_612[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_pix_reg_612[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => trunc_ln654_reg_2184(1),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0950_114791490_i_fu_238(1),
      O => \ap_phi_reg_pp0_iter3_pix_reg_612[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_pix_reg_612[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => trunc_ln654_reg_2184(2),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0950_114791490_i_fu_238(2),
      O => \ap_phi_reg_pp0_iter3_pix_reg_612[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_pix_reg_612[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => trunc_ln654_reg_2184(3),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0950_114791490_i_fu_238(3),
      O => \ap_phi_reg_pp0_iter3_pix_reg_612[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_pix_reg_612[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => trunc_ln654_reg_2184(4),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0950_114791490_i_fu_238(4),
      O => \ap_phi_reg_pp0_iter3_pix_reg_612[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_pix_reg_612[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => trunc_ln654_reg_2184(5),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0950_114791490_i_fu_238(5),
      O => \ap_phi_reg_pp0_iter3_pix_reg_612[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_pix_reg_612[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => trunc_ln654_reg_2184(6),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0950_114791490_i_fu_238(6),
      O => \ap_phi_reg_pp0_iter3_pix_reg_612[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_pix_reg_612[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => trunc_ln654_reg_2184(7),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_0950_114791490_i_fu_238(7),
      O => \ap_phi_reg_pp0_iter3_pix_reg_612[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_pix_reg_612_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_pix_reg_612[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_pix_reg_612(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_reg_612_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_pix_reg_612[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_pix_reg_612(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_reg_612_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_pix_reg_612[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_pix_reg_612(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_reg_612_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_pix_reg_612[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_pix_reg_612(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_reg_612_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_pix_reg_612[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_pix_reg_612(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_reg_612_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_pix_reg_612[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_pix_reg_612(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_reg_612_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_pix_reg_612[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_pix_reg_612(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_pix_reg_612_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_pix_reg_612[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_pix_reg_612(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_upleft_2_reg_622[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => tmp_8_i4_reg_2220(0),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_09481392_i_fu_270(0),
      O => \ap_phi_reg_pp0_iter3_upleft_2_reg_622[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_upleft_2_reg_622[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => tmp_8_i4_reg_2220(1),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_09481392_i_fu_270(1),
      O => \ap_phi_reg_pp0_iter3_upleft_2_reg_622[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_upleft_2_reg_622_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_upleft_2_reg_622[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_upleft_2_reg_622(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_upleft_2_reg_622_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_upleft_2_reg_622[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_upleft_2_reg_622(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_upleft_2_reg_622_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => lineBuffer_1_U_n_13,
      Q => ap_phi_reg_pp0_iter3_upleft_2_reg_622(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_upleft_2_reg_622_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => lineBuffer_1_U_n_12,
      Q => ap_phi_reg_pp0_iter3_upleft_2_reg_622(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_upleft_2_reg_622_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => lineBuffer_1_U_n_11,
      Q => ap_phi_reg_pp0_iter3_upleft_2_reg_622(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_upleft_2_reg_622_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => lineBuffer_1_U_n_10,
      Q => ap_phi_reg_pp0_iter3_upleft_2_reg_622(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_upleft_2_reg_622_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => lineBuffer_1_U_n_9,
      Q => ap_phi_reg_pp0_iter3_upleft_2_reg_622(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_upleft_2_reg_622_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => lineBuffer_1_U_n_8,
      Q => ap_phi_reg_pp0_iter3_upleft_2_reg_622(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_upleft_reg_631[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => trunc_ln654_1_reg_2207(0),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_09501386_i_fu_262(0),
      O => \ap_phi_reg_pp0_iter3_upleft_reg_631[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_upleft_reg_631[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => trunc_ln654_1_reg_2207(1),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_09501386_i_fu_262(1),
      O => \ap_phi_reg_pp0_iter3_upleft_reg_631[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_upleft_reg_631[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => trunc_ln654_1_reg_2207(2),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_09501386_i_fu_262(2),
      O => \ap_phi_reg_pp0_iter3_upleft_reg_631[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_upleft_reg_631[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => trunc_ln654_1_reg_2207(3),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_09501386_i_fu_262(3),
      O => \ap_phi_reg_pp0_iter3_upleft_reg_631[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_upleft_reg_631[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => trunc_ln654_1_reg_2207(4),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_09501386_i_fu_262(4),
      O => \ap_phi_reg_pp0_iter3_upleft_reg_631[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_upleft_reg_631[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => trunc_ln654_1_reg_2207(5),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_09501386_i_fu_262(5),
      O => \ap_phi_reg_pp0_iter3_upleft_reg_631[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_upleft_reg_631[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => trunc_ln654_1_reg_2207(6),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_09501386_i_fu_262(6),
      O => \ap_phi_reg_pp0_iter3_upleft_reg_631[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_upleft_reg_631[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"51554000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => trunc_ln654_1_reg_2207(7),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => p_0_0_09501386_i_fu_262(7),
      O => \ap_phi_reg_pp0_iter3_upleft_reg_631[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter3_upleft_reg_631_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_upleft_reg_631[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_upleft_reg_631(0),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_upleft_reg_631_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_upleft_reg_631[1]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_upleft_reg_631(1),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_upleft_reg_631_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_upleft_reg_631[2]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_upleft_reg_631(2),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_upleft_reg_631_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_upleft_reg_631[3]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_upleft_reg_631(3),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_upleft_reg_631_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_upleft_reg_631[4]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_upleft_reg_631(4),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_upleft_reg_631_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_upleft_reg_631[5]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_upleft_reg_631(5),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_upleft_reg_631_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_upleft_reg_631[6]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_upleft_reg_631(6),
      R => '0'
    );
\ap_phi_reg_pp0_iter3_upleft_reg_631_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => \ap_phi_reg_pp0_iter3_upleft_reg_631[7]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter3_upleft_reg_631(7),
      R => '0'
    );
\ap_phi_reg_pp0_iter5_en_rgd_1_reg_696[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_5_n_5\,
      I1 => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter5_en_rgd_1_reg_696,
      I3 => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_4_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_2_n_5\,
      I5 => ap_phi_reg_pp0_iter5_en_rgd_1_reg_6960,
      O => \ap_phi_reg_pp0_iter5_en_rgd_1_reg_696[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter5_en_rgd_1_reg_696_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter5_en_rgd_1_reg_696[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter5_en_rgd_1_reg_696,
      R => '0'
    );
\ap_phi_reg_pp0_iter5_en_rgd_2_reg_668[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_en_rgd_3_reg_640[0]_i_5_n_5\,
      I1 => \ap_phi_reg_pp0_iter5_en_rgd_3_reg_640[0]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter5_en_rgd_2_reg_668,
      I3 => \ap_phi_reg_pp0_iter5_en_rgd_3_reg_640[0]_i_4_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_en_rgd_3_reg_640[0]_i_2_n_5\,
      I5 => ap_phi_reg_pp0_iter5_en_rgd_1_reg_6960,
      O => \ap_phi_reg_pp0_iter5_en_rgd_2_reg_668[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter5_en_rgd_2_reg_668_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter5_en_rgd_2_reg_668[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter5_en_rgd_2_reg_668,
      R => '0'
    );
\ap_phi_reg_pp0_iter5_en_rgd_3_reg_640[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_en_rgd_3_reg_640[0]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter5_en_rgd_3_reg_640[0]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter5_en_rgd_3_reg_640,
      I3 => \ap_phi_reg_pp0_iter5_en_rgd_3_reg_640[0]_i_4_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_en_rgd_3_reg_640[0]_i_5_n_5\,
      I5 => ap_phi_reg_pp0_iter5_en_rgd_1_reg_6960,
      O => \ap_phi_reg_pp0_iter5_en_rgd_3_reg_640[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter5_en_rgd_3_reg_640[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"03AA00AA00000000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_10_n_5\,
      I1 => icmp_ln799_reg_2413,
      I2 => icmp_ln800_reg_2418,
      I3 => \enable_3_reg_2402_reg_n_5_[0]\,
      I4 => \enable_3_reg_2402_reg_n_5_[1]\,
      I5 => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_8_n_5\,
      O => \ap_phi_reg_pp0_iter5_en_rgd_3_reg_640[0]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_en_rgd_3_reg_640[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_8_n_5\,
      I1 => \enable_3_reg_2402_reg_n_5_[2]\,
      I2 => \enable_3_reg_2402_reg_n_5_[1]\,
      I3 => icmp_ln799_reg_2413,
      I4 => icmp_ln798_reg_2408,
      O => \ap_phi_reg_pp0_iter5_en_rgd_3_reg_640[0]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter5_en_rgd_3_reg_640[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EAAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_9_n_5\,
      I1 => icmp_ln798_reg_2408,
      I2 => icmp_ln799_reg_2413,
      I3 => \enable_3_reg_2402_reg_n_5_[1]\,
      I4 => \enable_3_reg_2402_reg_n_5_[2]\,
      I5 => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_8_n_5\,
      O => \ap_phi_reg_pp0_iter5_en_rgd_3_reg_640[0]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter5_en_rgd_3_reg_640[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF000800000000"
    )
        port map (
      I0 => icmp_ln799_reg_2413,
      I1 => icmp_ln800_reg_2418,
      I2 => \enable_3_reg_2402_reg_n_5_[0]\,
      I3 => \enable_3_reg_2402_reg_n_5_[1]\,
      I4 => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_7_n_5\,
      I5 => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_8_n_5\,
      O => \ap_phi_reg_pp0_iter5_en_rgd_3_reg_640[0]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter5_en_rgd_3_reg_640_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter5_en_rgd_3_reg_640[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter5_en_rgd_3_reg_640,
      R => '0'
    );
\ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EEEEEEEEEEEEEEFE"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_2_n_5\,
      I1 => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_3_n_5\,
      I2 => ap_phi_reg_pp0_iter5_en_rgd_reg_724,
      I3 => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_4_n_5\,
      I4 => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_5_n_5\,
      I5 => ap_phi_reg_pp0_iter5_en_rgd_1_reg_6960,
      O => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \enable_3_reg_2402_reg_n_5_[2]\,
      I1 => icmp_ln798_reg_2408,
      I2 => icmp_ln800_reg_2418,
      O => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_10_n_5\
    );
\ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DB11C0500A0388DB"
    )
        port map (
      I0 => icmp_ln800_reg_2418,
      I1 => icmp_ln799_reg_2413,
      I2 => icmp_ln798_reg_2408,
      I3 => \enable_3_reg_2402_reg_n_5_[2]\,
      I4 => \enable_3_reg_2402_reg_n_5_[0]\,
      I5 => \enable_3_reg_2402_reg_n_5_[1]\,
      O => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_11_n_5\
    );
\ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF100000000000"
    )
        port map (
      I0 => icmp_ln799_reg_2413,
      I1 => icmp_ln800_reg_2418,
      I2 => \enable_3_reg_2402_reg_n_5_[0]\,
      I3 => \enable_3_reg_2402_reg_n_5_[1]\,
      I4 => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_7_n_5\,
      I5 => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_8_n_5\,
      O => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80000000"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_8_n_5\,
      I1 => \enable_3_reg_2402_reg_n_5_[2]\,
      I2 => \enable_3_reg_2402_reg_n_5_[1]\,
      I3 => icmp_ln799_reg_2413,
      I4 => icmp_ln798_reg_2408,
      O => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAABAAAAAAAA"
    )
        port map (
      I0 => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_9_n_5\,
      I1 => icmp_ln798_reg_2408,
      I2 => icmp_ln799_reg_2413,
      I3 => \enable_3_reg_2402_reg_n_5_[1]\,
      I4 => \enable_3_reg_2402_reg_n_5_[2]\,
      I5 => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_8_n_5\,
      O => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FF000800000000"
    )
        port map (
      I0 => icmp_ln799_reg_2413,
      I1 => icmp_ln800_reg_2418,
      I2 => \enable_3_reg_2402_reg_n_5_[1]\,
      I3 => \enable_3_reg_2402_reg_n_5_[0]\,
      I4 => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_10_n_5\,
      I5 => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_8_n_5\,
      O => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter4,
      I1 => ap_block_pp0_stage0_subdone,
      O => ap_phi_reg_pp0_iter5_en_rgd_1_reg_6960
    );
\ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => icmp_ln798_reg_2408,
      I1 => \enable_3_reg_2402_reg_n_5_[2]\,
      I2 => \enable_3_reg_2402_reg_n_5_[0]\,
      I3 => icmp_ln800_reg_2418,
      O => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_7_n_5\
    );
\ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => icmp_ln772_reg_2162_pp0_iter3_reg,
      I3 => \icmp_ln633_reg_2123_pp0_iter3_reg_reg_n_5_[0]\,
      O => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_8_n_5\
    );
\ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004000"
    )
        port map (
      I0 => \icmp_ln633_reg_2123_pp0_iter3_reg_reg_n_5_[0]\,
      I1 => icmp_ln772_reg_2162_pp0_iter3_reg,
      I2 => ap_enable_reg_pp0_iter4,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_11_n_5\,
      O => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_9_n_5\
    );
\ap_phi_reg_pp0_iter5_en_rgd_reg_724_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ap_phi_reg_pp0_iter5_en_rgd_reg_724[0]_i_1_n_5\,
      Q => ap_phi_reg_pp0_iter5_en_rgd_reg_724,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_b_1_reg_761[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => pix_4_reg_602_pp0_iter5_reg(0),
      I1 => icmp_ln772_reg_2162_pp0_iter5_reg,
      I2 => \icmp_ln633_reg_2123_pp0_iter5_reg_reg_n_5_[0]\,
      I3 => red_i_reg_560,
      I4 => CV_fu_1765_p2(0),
      O => \ap_phi_reg_pp0_iter7_b_1_reg_761[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter7_b_1_reg_761[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => pix_4_reg_602_pp0_iter5_reg(1),
      I1 => icmp_ln772_reg_2162_pp0_iter5_reg,
      I2 => \icmp_ln633_reg_2123_pp0_iter5_reg_reg_n_5_[0]\,
      I3 => red_i_reg_560,
      I4 => CV_fu_1765_p2(1),
      O => \ap_phi_reg_pp0_iter7_b_1_reg_761[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter7_b_1_reg_761[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => pix_4_reg_602_pp0_iter5_reg(2),
      I1 => icmp_ln772_reg_2162_pp0_iter5_reg,
      I2 => \icmp_ln633_reg_2123_pp0_iter5_reg_reg_n_5_[0]\,
      I3 => red_i_reg_560,
      I4 => CV_fu_1765_p2(2),
      O => \ap_phi_reg_pp0_iter7_b_1_reg_761[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter7_b_1_reg_761[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => pix_4_reg_602_pp0_iter5_reg(3),
      I1 => icmp_ln772_reg_2162_pp0_iter5_reg,
      I2 => \icmp_ln633_reg_2123_pp0_iter5_reg_reg_n_5_[0]\,
      I3 => red_i_reg_560,
      I4 => CV_fu_1765_p2(3),
      O => \ap_phi_reg_pp0_iter7_b_1_reg_761[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter7_b_1_reg_761[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => pix_4_reg_602_pp0_iter5_reg(4),
      I1 => icmp_ln772_reg_2162_pp0_iter5_reg,
      I2 => \icmp_ln633_reg_2123_pp0_iter5_reg_reg_n_5_[0]\,
      I3 => red_i_reg_560,
      I4 => CV_fu_1765_p2(4),
      O => \ap_phi_reg_pp0_iter7_b_1_reg_761[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter7_b_1_reg_761[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => pix_4_reg_602_pp0_iter5_reg(5),
      I1 => icmp_ln772_reg_2162_pp0_iter5_reg,
      I2 => \icmp_ln633_reg_2123_pp0_iter5_reg_reg_n_5_[0]\,
      I3 => red_i_reg_560,
      I4 => CV_fu_1765_p2(5),
      O => \ap_phi_reg_pp0_iter7_b_1_reg_761[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter7_b_1_reg_761[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => pix_4_reg_602_pp0_iter5_reg(6),
      I1 => icmp_ln772_reg_2162_pp0_iter5_reg,
      I2 => \icmp_ln633_reg_2123_pp0_iter5_reg_reg_n_5_[0]\,
      I3 => red_i_reg_560,
      I4 => CV_fu_1765_p2(6),
      O => \ap_phi_reg_pp0_iter7_b_1_reg_761[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter7_b_1_reg_761[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0E0A020A"
    )
        port map (
      I0 => pix_4_reg_602_pp0_iter5_reg(7),
      I1 => icmp_ln772_reg_2162_pp0_iter5_reg,
      I2 => \icmp_ln633_reg_2123_pp0_iter5_reg_reg_n_5_[0]\,
      I3 => red_i_reg_560,
      I4 => CV_fu_1765_p2(7),
      O => \ap_phi_reg_pp0_iter7_b_1_reg_761[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter7_b_1_reg_761[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => CV_fu_1765_p2(8),
      I1 => red_i_reg_560,
      I2 => \icmp_ln633_reg_2123_pp0_iter5_reg_reg_n_5_[0]\,
      I3 => icmp_ln772_reg_2162_pp0_iter5_reg,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_761[8]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter7_b_1_reg_761[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000888"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_enable_reg_pp0_iter6,
      I2 => red_i_reg_560,
      I3 => icmp_ln772_reg_2162_pp0_iter5_reg,
      I4 => \icmp_ln633_reg_2123_pp0_iter5_reg_reg_n_5_[0]\,
      O => ap_phi_reg_pp0_iter7_b_1_reg_761(8)
    );
\ap_phi_reg_pp0_iter7_b_1_reg_761[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => CV_fu_1765_p2(9),
      I1 => red_i_reg_560,
      I2 => \icmp_ln633_reg_2123_pp0_iter5_reg_reg_n_5_[0]\,
      I3 => icmp_ln772_reg_2162_pp0_iter5_reg,
      O => \ap_phi_reg_pp0_iter7_b_1_reg_761[9]_i_2_n_5\
    );
\ap_phi_reg_pp0_iter7_b_1_reg_761_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_7610,
      D => \ap_phi_reg_pp0_iter7_b_1_reg_761[0]_i_1_n_5\,
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[0]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_b_1_reg_761_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_7610,
      D => \ap_phi_reg_pp0_iter7_b_1_reg_761[1]_i_1_n_5\,
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[1]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_b_1_reg_761_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_7610,
      D => \ap_phi_reg_pp0_iter7_b_1_reg_761[2]_i_1_n_5\,
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[2]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_b_1_reg_761_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_7610,
      D => \ap_phi_reg_pp0_iter7_b_1_reg_761[3]_i_1_n_5\,
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[3]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_b_1_reg_761_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_7610,
      D => \ap_phi_reg_pp0_iter7_b_1_reg_761[4]_i_1_n_5\,
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[4]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_b_1_reg_761_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_7610,
      D => \ap_phi_reg_pp0_iter7_b_1_reg_761[5]_i_1_n_5\,
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[5]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_b_1_reg_761_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_7610,
      D => \ap_phi_reg_pp0_iter7_b_1_reg_761[6]_i_1_n_5\,
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[6]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_b_1_reg_761_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_7610,
      D => \ap_phi_reg_pp0_iter7_b_1_reg_761[7]_i_1_n_5\,
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[7]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_b_1_reg_761_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_7610,
      D => \ap_phi_reg_pp0_iter7_b_1_reg_761[8]_i_1_n_5\,
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg_n_5_[8]\,
      R => ap_phi_reg_pp0_iter7_b_1_reg_761(8)
    );
\ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_7610,
      D => \ap_phi_reg_pp0_iter7_b_1_reg_761[9]_i_2_n_5\,
      Q => tmp_9_fu_1841_p3,
      R => ap_phi_reg_pp0_iter7_b_1_reg_761(8)
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BA008A"
    )
        port map (
      I0 => pix_reg_612_pp0_iter5_reg(0),
      I1 => red_i_reg_560,
      I2 => icmp_ln772_reg_2162_pp0_iter5_reg,
      I3 => \icmp_ln633_reg_2123_pp0_iter5_reg_reg_n_5_[0]\,
      I4 => CV_fu_1765_p2(0),
      O => \ap_phi_reg_pp0_iter7_r_1_reg_752[0]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BA008A"
    )
        port map (
      I0 => pix_reg_612_pp0_iter5_reg(1),
      I1 => red_i_reg_560,
      I2 => icmp_ln772_reg_2162_pp0_iter5_reg,
      I3 => \icmp_ln633_reg_2123_pp0_iter5_reg_reg_n_5_[0]\,
      I4 => CV_fu_1765_p2(1),
      O => \ap_phi_reg_pp0_iter7_r_1_reg_752[1]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BA008A"
    )
        port map (
      I0 => pix_reg_612_pp0_iter5_reg(2),
      I1 => red_i_reg_560,
      I2 => icmp_ln772_reg_2162_pp0_iter5_reg,
      I3 => \icmp_ln633_reg_2123_pp0_iter5_reg_reg_n_5_[0]\,
      I4 => CV_fu_1765_p2(2),
      O => \ap_phi_reg_pp0_iter7_r_1_reg_752[2]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BA008A"
    )
        port map (
      I0 => pix_reg_612_pp0_iter5_reg(3),
      I1 => red_i_reg_560,
      I2 => icmp_ln772_reg_2162_pp0_iter5_reg,
      I3 => \icmp_ln633_reg_2123_pp0_iter5_reg_reg_n_5_[0]\,
      I4 => CV_fu_1765_p2(3),
      O => \ap_phi_reg_pp0_iter7_r_1_reg_752[3]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BA008A"
    )
        port map (
      I0 => pix_reg_612_pp0_iter5_reg(4),
      I1 => red_i_reg_560,
      I2 => icmp_ln772_reg_2162_pp0_iter5_reg,
      I3 => \icmp_ln633_reg_2123_pp0_iter5_reg_reg_n_5_[0]\,
      I4 => CV_fu_1765_p2(4),
      O => \ap_phi_reg_pp0_iter7_r_1_reg_752[4]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BA008A"
    )
        port map (
      I0 => pix_reg_612_pp0_iter5_reg(5),
      I1 => red_i_reg_560,
      I2 => icmp_ln772_reg_2162_pp0_iter5_reg,
      I3 => \icmp_ln633_reg_2123_pp0_iter5_reg_reg_n_5_[0]\,
      I4 => CV_fu_1765_p2(5),
      O => \ap_phi_reg_pp0_iter7_r_1_reg_752[5]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BA008A"
    )
        port map (
      I0 => pix_reg_612_pp0_iter5_reg(6),
      I1 => red_i_reg_560,
      I2 => icmp_ln772_reg_2162_pp0_iter5_reg,
      I3 => \icmp_ln633_reg_2123_pp0_iter5_reg_reg_n_5_[0]\,
      I4 => CV_fu_1765_p2(6),
      O => \ap_phi_reg_pp0_iter7_r_1_reg_752[6]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00BA008A"
    )
        port map (
      I0 => pix_reg_612_pp0_iter5_reg(7),
      I1 => red_i_reg_560,
      I2 => icmp_ln772_reg_2162_pp0_iter5_reg,
      I3 => \icmp_ln633_reg_2123_pp0_iter5_reg_reg_n_5_[0]\,
      I4 => CV_fu_1765_p2(7),
      O => \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => pix_3_reg_538_pp0_iter5_reg(0),
      I1 => add_ln820_1_reg_2447(1),
      I2 => add_ln820_1_reg_2447(10),
      I3 => trunc_ln820_1_i_reg_2453(0),
      O => \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_10_n_5\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => trunc_ln820_1_i_reg_2453(3),
      I1 => trunc_ln820_1_i_reg_2453(1),
      I2 => trunc_ln820_1_i_reg_2453(0),
      I3 => trunc_ln820_1_i_reg_2453(2),
      I4 => trunc_ln820_1_i_reg_2453(4),
      O => \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_11_n_5\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => trunc_ln820_1_i_reg_2453(2),
      I1 => trunc_ln820_1_i_reg_2453(0),
      I2 => trunc_ln820_1_i_reg_2453(1),
      I3 => trunc_ln820_1_i_reg_2453(3),
      O => \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_12_n_5\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => trunc_ln820_1_i_reg_2453(1),
      I1 => trunc_ln820_1_i_reg_2453(0),
      I2 => trunc_ln820_1_i_reg_2453(2),
      O => \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_13_n_5\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"66A6AA6A55959959"
    )
        port map (
      I0 => pix_3_reg_538_pp0_iter5_reg(7),
      I1 => add_ln820_1_reg_2447(10),
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_752[9]_i_7_n_5\,
      I3 => trunc_ln820_1_i_reg_2453(6),
      I4 => trunc_ln820_1_i_reg_2453(7),
      I5 => add_ln820_1_reg_2447(8),
      O => \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A66A9559"
    )
        port map (
      I0 => pix_3_reg_538_pp0_iter5_reg(6),
      I1 => add_ln820_1_reg_2447(10),
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_752[9]_i_7_n_5\,
      I3 => trunc_ln820_1_i_reg_2453(6),
      I4 => add_ln820_1_reg_2447(7),
      O => \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_4_n_5\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A66A9559"
    )
        port map (
      I0 => pix_3_reg_538_pp0_iter5_reg(5),
      I1 => add_ln820_1_reg_2447(10),
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_11_n_5\,
      I3 => trunc_ln820_1_i_reg_2453(5),
      I4 => add_ln820_1_reg_2447(6),
      O => \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A66A9559"
    )
        port map (
      I0 => pix_3_reg_538_pp0_iter5_reg(4),
      I1 => add_ln820_1_reg_2447(10),
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_12_n_5\,
      I3 => trunc_ln820_1_i_reg_2453(4),
      I4 => add_ln820_1_reg_2447(5),
      O => \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_6_n_5\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"A66A9559"
    )
        port map (
      I0 => pix_3_reg_538_pp0_iter5_reg(3),
      I1 => add_ln820_1_reg_2447(10),
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_13_n_5\,
      I3 => trunc_ln820_1_i_reg_2453(3),
      I4 => add_ln820_1_reg_2447(4),
      O => \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_7_n_5\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"666AAAA655599995"
    )
        port map (
      I0 => pix_3_reg_538_pp0_iter5_reg(2),
      I1 => add_ln820_1_reg_2447(10),
      I2 => trunc_ln820_1_i_reg_2453(0),
      I3 => trunc_ln820_1_i_reg_2453(1),
      I4 => trunc_ln820_1_i_reg_2453(2),
      I5 => add_ln820_1_reg_2447(3),
      O => \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_8_n_5\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69AA6955"
    )
        port map (
      I0 => pix_3_reg_538_pp0_iter5_reg(1),
      I1 => trunc_ln820_1_i_reg_2453(1),
      I2 => trunc_ln820_1_i_reg_2453(0),
      I3 => add_ln820_1_reg_2447(10),
      I4 => add_ln820_1_reg_2447(2),
      O => \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_9_n_5\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => CV_fu_1765_p2(8),
      I1 => \icmp_ln633_reg_2123_pp0_iter5_reg_reg_n_5_[0]\,
      I2 => icmp_ln772_reg_2162_pp0_iter5_reg,
      I3 => red_i_reg_560,
      O => \ap_phi_reg_pp0_iter7_r_1_reg_752[8]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08080008"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_enable_reg_pp0_iter6,
      I2 => \icmp_ln633_reg_2123_pp0_iter5_reg_reg_n_5_[0]\,
      I3 => icmp_ln772_reg_2162_pp0_iter5_reg,
      I4 => red_i_reg_560,
      O => ap_phi_reg_pp0_iter7_r_1_reg_752(8)
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752[9]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter6,
      I1 => ap_block_pp0_stage0_subdone,
      O => ap_phi_reg_pp0_iter7_b_1_reg_7610
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752[9]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => CV_fu_1765_p2(9),
      I1 => \icmp_ln633_reg_2123_pp0_iter5_reg_reg_n_5_[0]\,
      I2 => icmp_ln772_reg_2162_pp0_iter5_reg,
      I3 => red_i_reg_560,
      O => \ap_phi_reg_pp0_iter7_r_1_reg_752[9]_i_3_n_5\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752[9]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFB0004FFFFFFFF"
    )
        port map (
      I0 => trunc_ln820_1_i_reg_2453(7),
      I1 => \ap_phi_reg_pp0_iter7_r_1_reg_752[9]_i_7_n_5\,
      I2 => trunc_ln820_1_i_reg_2453(6),
      I3 => trunc_ln820_1_i_reg_2453(8),
      I4 => trunc_ln820_1_i_reg_2453(9),
      I5 => add_ln820_1_reg_2447(10),
      O => \ap_phi_reg_pp0_iter7_r_1_reg_752[9]_i_5_n_5\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752[9]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA9AAA9A0000FFFF"
    )
        port map (
      I0 => trunc_ln820_1_i_reg_2453(8),
      I1 => trunc_ln820_1_i_reg_2453(7),
      I2 => \ap_phi_reg_pp0_iter7_r_1_reg_752[9]_i_7_n_5\,
      I3 => trunc_ln820_1_i_reg_2453(6),
      I4 => add_ln820_1_reg_2447(9),
      I5 => add_ln820_1_reg_2447(10),
      O => \ap_phi_reg_pp0_iter7_r_1_reg_752[9]_i_6_n_5\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752[9]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => trunc_ln820_1_i_reg_2453(4),
      I1 => trunc_ln820_1_i_reg_2453(2),
      I2 => trunc_ln820_1_i_reg_2453(0),
      I3 => trunc_ln820_1_i_reg_2453(1),
      I4 => trunc_ln820_1_i_reg_2453(3),
      I5 => trunc_ln820_1_i_reg_2453(5),
      O => \ap_phi_reg_pp0_iter7_r_1_reg_752[9]_i_7_n_5\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_7610,
      D => \ap_phi_reg_pp0_iter7_r_1_reg_752[0]_i_1_n_5\,
      Q => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[0]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_7610,
      D => \ap_phi_reg_pp0_iter7_r_1_reg_752[1]_i_1_n_5\,
      Q => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[1]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_7610,
      D => \ap_phi_reg_pp0_iter7_r_1_reg_752[2]_i_1_n_5\,
      Q => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[2]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_7610,
      D => \ap_phi_reg_pp0_iter7_r_1_reg_752[3]_i_1_n_5\,
      Q => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[3]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_7610,
      D => \ap_phi_reg_pp0_iter7_r_1_reg_752[4]_i_1_n_5\,
      Q => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[4]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_7610,
      D => \ap_phi_reg_pp0_iter7_r_1_reg_752[5]_i_1_n_5\,
      Q => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[5]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_7610,
      D => \ap_phi_reg_pp0_iter7_r_1_reg_752[6]_i_1_n_5\,
      Q => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[6]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_7610,
      D => \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_1_n_5\,
      Q => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[7]\,
      R => '0'
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752_reg[7]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg[7]_i_2_n_5\,
      CO(6) => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg[7]_i_2_n_6\,
      CO(5) => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg[7]_i_2_n_7\,
      CO(4) => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg[7]_i_2_n_8\,
      CO(3) => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg[7]_i_2_n_9\,
      CO(2) => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg[7]_i_2_n_10\,
      CO(1) => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg[7]_i_2_n_11\,
      CO(0) => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg[7]_i_2_n_12\,
      DI(7 downto 0) => pix_3_reg_538_pp0_iter5_reg(7 downto 0),
      O(7 downto 0) => CV_fu_1765_p2(7 downto 0),
      S(7) => \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_3_n_5\,
      S(6) => \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_4_n_5\,
      S(5) => \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_5_n_5\,
      S(4) => \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_6_n_5\,
      S(3) => \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_7_n_5\,
      S(2) => \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_8_n_5\,
      S(1) => \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_9_n_5\,
      S(0) => \ap_phi_reg_pp0_iter7_r_1_reg_752[7]_i_10_n_5\
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_7610,
      D => \ap_phi_reg_pp0_iter7_r_1_reg_752[8]_i_1_n_5\,
      Q => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg_n_5_[8]\,
      R => ap_phi_reg_pp0_iter7_r_1_reg_752(8)
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter7_b_1_reg_7610,
      D => \ap_phi_reg_pp0_iter7_r_1_reg_752[9]_i_3_n_5\,
      Q => tmp_7_fu_1785_p3,
      R => ap_phi_reg_pp0_iter7_r_1_reg_752(8)
    );
\ap_phi_reg_pp0_iter7_r_1_reg_752_reg[9]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg[7]_i_2_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_ap_phi_reg_pp0_iter7_r_1_reg_752_reg[9]_i_4_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \ap_phi_reg_pp0_iter7_r_1_reg_752_reg[9]_i_4_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_ap_phi_reg_pp0_iter7_r_1_reg_752_reg[9]_i_4_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => CV_fu_1765_p2(9 downto 8),
      S(7 downto 2) => B"000000",
      S(1) => \ap_phi_reg_pp0_iter7_r_1_reg_752[9]_i_5_n_5\,
      S(0) => \ap_phi_reg_pp0_iter7_r_1_reg_752[9]_i_6_n_5\
    );
\cmp161_i_reg_2143_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \cmp161_i_reg_2143_reg_n_5_[0]\,
      Q => cmp161_i_reg_2143_pp0_iter1_reg,
      R => '0'
    );
\cmp161_i_reg_2143_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_5,
      Q => \cmp161_i_reg_2143_reg_n_5_[0]\,
      R => '0'
    );
empty_n_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000040000000"
    )
        port map (
      I0 => lineBuffer_1_U_n_7,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => ap_block_pp0_stage0_subdone,
      I3 => Q(1),
      I4 => imgG_empty_n,
      I5 => push_2,
      O => p_6_in_0
    );
\enable_3_reg_2402[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E2"
    )
        port map (
      I0 => \enable_3_reg_2402_reg_n_5_[2]\,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => icmp_ln797_fu_1432_p2_carry_n_9,
      O => \enable_3_reg_2402[2]_i_1_n_5\
    );
\enable_3_reg_2402_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln769_fu_1402_p1,
      Q => \enable_3_reg_2402_reg_n_5_[0]\,
      R => '0'
    );
\enable_3_reg_2402_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln796_fu_1406_p2_carry_n_9,
      Q => \enable_3_reg_2402_reg_n_5_[1]\,
      R => '0'
    );
\enable_3_reg_2402_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \enable_3_reg_2402[2]_i_1_n_5\,
      Q => \enable_3_reg_2402_reg_n_5_[2]\,
      R => '0'
    );
enable_fu_1396_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_enable_fu_1396_p2_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => zext_ln769_fu_1402_p1,
      CO(2) => enable_fu_1396_p2_carry_n_10,
      CO(1) => enable_fu_1396_p2_carry_n_11,
      CO(0) => enable_fu_1396_p2_carry_n_12,
      DI(7 downto 4) => B"0000",
      DI(3) => enable_fu_1396_p2_carry_i_1_n_5,
      DI(2) => enable_fu_1396_p2_carry_i_2_n_5,
      DI(1) => enable_fu_1396_p2_carry_i_3_n_5,
      DI(0) => enable_fu_1396_p2_carry_i_4_n_5,
      O(7 downto 0) => NLW_enable_fu_1396_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => enable_fu_1396_p2_carry_i_5_n_5,
      S(2) => enable_fu_1396_p2_carry_i_6_n_5,
      S(1) => enable_fu_1396_p2_carry_i_7_n_5,
      S(0) => enable_fu_1396_p2_carry_i_8_n_5
    );
enable_fu_1396_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE5F2405A6550000"
    )
        port map (
      I0 => trunc_ln61_reg_2343(7),
      I1 => icmp_ln797_fu_1432_p2_carry_i_9_n_5,
      I2 => trunc_ln61_reg_2343(6),
      I3 => tmp_2_reg_2349,
      I4 => enable_fu_1396_p2_carry_i_9_n_5,
      I5 => enable_fu_1396_p2_carry_i_10_n_5,
      O => enable_fu_1396_p2_carry_i_1_n_5
    );
enable_fu_1396_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => trunc_ln61_1_reg_2359(6),
      I1 => enable_fu_1396_p2_carry_i_15_n_5,
      I2 => tmp_3_reg_2365,
      O => enable_fu_1396_p2_carry_i_10_n_5
    );
enable_fu_1396_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => trunc_ln61_1_reg_2359(5),
      I1 => tmp_3_reg_2365,
      I2 => enable_fu_1396_p2_carry_i_16_n_5,
      O => enable_fu_1396_p2_carry_i_11_n_5
    );
enable_fu_1396_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999999995"
    )
        port map (
      I0 => trunc_ln61_1_reg_2359(4),
      I1 => tmp_3_reg_2365,
      I2 => trunc_ln61_1_reg_2359(2),
      I3 => trunc_ln61_1_reg_2359(0),
      I4 => trunc_ln61_1_reg_2359(1),
      I5 => trunc_ln61_1_reg_2359(3),
      O => enable_fu_1396_p2_carry_i_12_n_5
    );
enable_fu_1396_p2_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => trunc_ln61_1_reg_2359(3),
      I1 => trunc_ln61_1_reg_2359(1),
      I2 => trunc_ln61_1_reg_2359(0),
      I3 => trunc_ln61_1_reg_2359(2),
      I4 => tmp_3_reg_2365,
      O => enable_fu_1396_p2_carry_i_13_n_5
    );
enable_fu_1396_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => trunc_ln61_1_reg_2359(2),
      I1 => trunc_ln61_1_reg_2359(0),
      I2 => trunc_ln61_1_reg_2359(1),
      I3 => tmp_3_reg_2365,
      O => enable_fu_1396_p2_carry_i_14_n_5
    );
enable_fu_1396_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => trunc_ln61_1_reg_2359(4),
      I1 => trunc_ln61_1_reg_2359(2),
      I2 => trunc_ln61_1_reg_2359(0),
      I3 => trunc_ln61_1_reg_2359(1),
      I4 => trunc_ln61_1_reg_2359(3),
      I5 => trunc_ln61_1_reg_2359(5),
      O => enable_fu_1396_p2_carry_i_15_n_5
    );
enable_fu_1396_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => trunc_ln61_1_reg_2359(3),
      I1 => trunc_ln61_1_reg_2359(1),
      I2 => trunc_ln61_1_reg_2359(0),
      I3 => trunc_ln61_1_reg_2359(2),
      I4 => trunc_ln61_1_reg_2359(4),
      O => enable_fu_1396_p2_carry_i_16_n_5
    );
enable_fu_1396_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => icmp_ln797_fu_1432_p2_carry_i_13_n_5,
      I1 => enable_fu_1396_p2_carry_i_11_n_5,
      I2 => icmp_ln797_fu_1432_p2_carry_i_15_n_5,
      I3 => enable_fu_1396_p2_carry_i_12_n_5,
      O => enable_fu_1396_p2_carry_i_2_n_5
    );
enable_fu_1396_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => icmp_ln797_fu_1432_p2_carry_i_17_n_5,
      I1 => enable_fu_1396_p2_carry_i_13_n_5,
      I2 => enable_fu_1396_p2_carry_i_14_n_5,
      I3 => icmp_ln797_fu_1432_p2_carry_i_19_n_5,
      O => enable_fu_1396_p2_carry_i_3_n_5
    );
enable_fu_1396_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"059F9F0595009500"
    )
        port map (
      I0 => trunc_ln61_reg_2343(1),
      I1 => tmp_2_reg_2349,
      I2 => trunc_ln61_reg_2343(0),
      I3 => trunc_ln61_1_reg_2359(1),
      I4 => tmp_3_reg_2365,
      I5 => trunc_ln61_1_reg_2359(0),
      O => enable_fu_1396_p2_carry_i_4_n_5
    );
enable_fu_1396_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41A08250180A2405"
    )
        port map (
      I0 => trunc_ln61_reg_2343(7),
      I1 => icmp_ln797_fu_1432_p2_carry_i_9_n_5,
      I2 => trunc_ln61_reg_2343(6),
      I3 => tmp_2_reg_2349,
      I4 => enable_fu_1396_p2_carry_i_9_n_5,
      I5 => enable_fu_1396_p2_carry_i_10_n_5,
      O => enable_fu_1396_p2_carry_i_5_n_5
    );
enable_fu_1396_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => enable_fu_1396_p2_carry_i_11_n_5,
      I1 => icmp_ln797_fu_1432_p2_carry_i_13_n_5,
      I2 => enable_fu_1396_p2_carry_i_12_n_5,
      I3 => icmp_ln797_fu_1432_p2_carry_i_15_n_5,
      O => enable_fu_1396_p2_carry_i_6_n_5
    );
enable_fu_1396_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => enable_fu_1396_p2_carry_i_13_n_5,
      I1 => icmp_ln797_fu_1432_p2_carry_i_17_n_5,
      I2 => enable_fu_1396_p2_carry_i_14_n_5,
      I3 => icmp_ln797_fu_1432_p2_carry_i_19_n_5,
      O => enable_fu_1396_p2_carry_i_7_n_5
    );
enable_fu_1396_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8250285028058205"
    )
        port map (
      I0 => trunc_ln61_1_reg_2359(0),
      I1 => tmp_3_reg_2365,
      I2 => trunc_ln61_1_reg_2359(1),
      I3 => trunc_ln61_reg_2343(0),
      I4 => tmp_2_reg_2349,
      I5 => trunc_ln61_reg_2343(1),
      O => enable_fu_1396_p2_carry_i_8_n_5
    );
enable_fu_1396_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59AA"
    )
        port map (
      I0 => trunc_ln61_1_reg_2359(7),
      I1 => enable_fu_1396_p2_carry_i_15_n_5,
      I2 => trunc_ln61_1_reg_2359(6),
      I3 => tmp_3_reg_2365,
      O => enable_fu_1396_p2_carry_i_9_n_5
    );
flow_control_loop_pipe_sequential_init_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_8
     port map (
      D(7) => flow_control_loop_pipe_sequential_init_U_n_12,
      D(6) => flow_control_loop_pipe_sequential_init_U_n_13,
      D(5) => flow_control_loop_pipe_sequential_init_U_n_14,
      D(4) => flow_control_loop_pipe_sequential_init_U_n_15,
      D(3) => flow_control_loop_pipe_sequential_init_U_n_16,
      D(2) => flow_control_loop_pipe_sequential_init_U_n_17,
      D(1) => flow_control_loop_pipe_sequential_init_U_n_18,
      D(0) => flow_control_loop_pipe_sequential_init_U_n_19,
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_132,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_133,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_134,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_135,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_136,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_137,
      E(0) => p_0_1_0_0_09091499_i_fu_254_0,
      Q(1 downto 0) => Q(1 downto 0),
      S(5) => flow_control_loop_pipe_sequential_init_U_n_138,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_139,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_140,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_141,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_142,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_143,
      SR(0) => SR(0),
      address1(11 downto 10) => lineBuffer_1_address1(11 downto 10),
      address1(9) => flow_control_loop_pipe_sequential_init_U_n_147,
      address1(8 downto 0) => lineBuffer_1_address1(8 downto 0),
      and_ln833_fu_915_p2 => and_ln833_fu_915_p2,
      \ap_CS_fsm_reg[1]\(0) => \ap_CS_fsm_reg[1]\(0),
      \ap_CS_fsm_reg[2]\(1 downto 0) => \ap_CS_fsm_reg[2]\(1 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg(0) => p_0_0_09481392_i_fu_270_3,
      ap_enable_reg_pp0_iter2_reg_0(0) => p_0_0_0948_114831494_i_fu_246_4,
      ap_loop_exit_ready_pp0_iter6_reg => ap_loop_exit_ready_pp0_iter6_reg,
      ap_rst_n => ap_rst_n,
      cmp161_i_reg_2143_pp0_iter1_reg => cmp161_i_reg_2143_pp0_iter1_reg,
      \cmp161_i_reg_2143_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_5,
      \cmp161_i_reg_2143_reg[0]_0\ => \cmp161_i_reg_2143_reg_n_5_[0]\,
      cmp203_i_reg_550 => cmp203_i_reg_550,
      cmp59_i_reg_545 => cmp59_i_reg_545,
      d0(7 downto 0) => d0(15 downto 8),
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_ready,
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg(0) => x_fu_222,
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_0 => flow_control_loop_pipe_sequential_init_U_n_158,
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_1 => flow_control_loop_pipe_sequential_init_U_n_159,
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_2(0) => flow_control_loop_pipe_sequential_init_U_n_160,
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_3 => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg,
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg_4 => flow_control_loop_pipe_sequential_init_U_n_164,
      icmp_ln633_fu_853_p2 => icmp_ln633_fu_853_p2,
      \icmp_ln633_reg_2123_reg[0]\(11 downto 0) => \icmp_ln633_reg_2123_reg[0]_0\(11 downto 0),
      icmp_ln643_reg_2127 => icmp_ln643_reg_2127,
      icmp_ln643_reg_2127_pp0_iter1_reg => icmp_ln643_reg_2127_pp0_iter1_reg,
      \icmp_ln643_reg_2127_reg[0]\(11 downto 0) => \icmp_ln643_reg_2127_reg[0]_0\(11 downto 0),
      icmp_ln772_fu_903_p2 => icmp_ln772_fu_903_p2,
      \icmp_ln772_reg_2162_pp0_iter3_reg_reg[0]__0\(0) => \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_2_0\(0),
      \icmp_ln772_reg_2162_pp0_iter3_reg_reg[0]__0_0\ => \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_2_n_5\,
      \p_0_0_09481392_i_fu_270_reg[7]\(7 downto 0) => \p_0_0_09481392_i_fu_270_reg[7]_0\(7 downto 0),
      \p_0_0_09481392_i_fu_270_reg[7]_0\(7 downto 0) => p_0_2_0_0_09161489_i_fu_234(7 downto 0),
      \p_0_0_09481393_lcssa1443_i_load_reg_475_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_60,
      \p_0_0_09481393_lcssa1443_i_load_reg_475_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_61,
      \p_0_0_09481393_lcssa1443_i_load_reg_475_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_62,
      \p_0_0_09481393_lcssa1443_i_load_reg_475_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_63,
      \p_0_0_09481393_lcssa1443_i_load_reg_475_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_64,
      \p_0_0_09481393_lcssa1443_i_load_reg_475_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_65,
      \p_0_0_09481393_lcssa1443_i_load_reg_475_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_66,
      \p_0_0_09481393_lcssa1443_i_load_reg_475_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_67,
      \p_0_0_0948_114831494_i_fu_246_reg[7]\(7 downto 0) => \p_0_0_0948_114831494_i_fu_246_reg[7]_0\(7 downto 0),
      \p_0_0_0948_114831494_i_fu_246_reg[7]_0\(7 downto 0) => tmp_5_i2_reg_2199(7 downto 0),
      \p_0_0_0948_21422_i_fu_282_reg[0]\ => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      \p_0_0_0948_21422_i_fu_282_reg[7]\(7 downto 0) => \p_0_0_0948_21422_i_fu_282_reg[7]_0\(7 downto 0),
      \p_0_0_0948_21422_i_fu_282_reg[7]_0\(7 downto 0) => ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484(7 downto 0),
      \p_0_0_0948_21422_i_fu_282_reg[7]_1\(7 downto 0) => p_0_2_0_0_09101501_i_fu_258(7 downto 0),
      \p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_28,
      \p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_29,
      \p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_30,
      \p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_31,
      \p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_32,
      \p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_33,
      \p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_34,
      \p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_35,
      \p_0_0_09491389_i_fu_266_reg[7]\(7 downto 0) => \p_0_0_09491389_i_fu_266_reg[7]_0\(7 downto 0),
      \p_0_0_09491389_i_fu_266_reg[7]_0\(7 downto 0) => tmp_7_i3_reg_2214(7 downto 0),
      \p_0_0_09491389_i_fu_266_reg[7]_1\(7 downto 0) => p_0_1_0_0_09151487_i_load_reg_2170(7 downto 0),
      \p_0_0_09491390_lcssa1441_i_load_reg_470_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_100,
      \p_0_0_09491390_lcssa1441_i_load_reg_470_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_101,
      \p_0_0_09491390_lcssa1441_i_load_reg_470_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_102,
      \p_0_0_09491390_lcssa1441_i_load_reg_470_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_103,
      \p_0_0_09491390_lcssa1441_i_load_reg_470_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_104,
      \p_0_0_09491390_lcssa1441_i_load_reg_470_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_105,
      \p_0_0_09491390_lcssa1441_i_load_reg_470_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_106,
      \p_0_0_09491390_lcssa1441_i_load_reg_470_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_107,
      \p_0_0_0949_114811492_i_fu_242_reg[7]\(7 downto 0) => \p_0_0_0949_114811492_i_fu_242_reg[7]_0\(7 downto 0),
      \p_0_0_0949_114811492_i_fu_242_reg[7]_0\(7 downto 0) => tmp_4_i1_reg_2192(7 downto 0),
      \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_116,
      \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_117,
      \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_118,
      \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_119,
      \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_120,
      \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_121,
      \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_122,
      \p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_123,
      \p_0_0_0949_21419_i_fu_278_reg[7]\(7 downto 0) => \p_0_0_0949_21419_i_fu_278_reg[7]_0\(7 downto 0),
      \p_0_0_0949_21419_i_fu_278_reg[7]_0\(7 downto 0) => p_0_0_0949_21469_ph_i_reg_474(7 downto 0),
      \p_0_0_0949_21419_i_fu_278_reg[7]_1\(7 downto 0) => p_0_1_0_0_09091499_i_load_reg_2177(7 downto 0),
      \p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_92,
      \p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_93,
      \p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_94,
      \p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_95,
      \p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_96,
      \p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_97,
      \p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_98,
      \p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_99,
      \p_0_0_09501386_i_fu_262_reg[7]\(7 downto 0) => \p_0_0_09501386_i_fu_262_reg[7]_0\(7 downto 0),
      \p_0_0_09501386_i_fu_262_reg[7]_0\(7 downto 0) => trunc_ln654_1_reg_2207(7 downto 0),
      \p_0_0_09501386_i_fu_262_reg[7]_1\(7 downto 0) => p_0_0_0_0_09141485_i_fu_226(7 downto 0),
      \p_0_0_09501387_lcssa1439_i_load_reg_465_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_76,
      \p_0_0_09501387_lcssa1439_i_load_reg_465_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_77,
      \p_0_0_09501387_lcssa1439_i_load_reg_465_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_78,
      \p_0_0_09501387_lcssa1439_i_load_reg_465_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_79,
      \p_0_0_09501387_lcssa1439_i_load_reg_465_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_80,
      \p_0_0_09501387_lcssa1439_i_load_reg_465_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_81,
      \p_0_0_09501387_lcssa1439_i_load_reg_465_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_82,
      \p_0_0_09501387_lcssa1439_i_load_reg_465_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_83,
      \p_0_0_0950_114791490_i_fu_238_reg[7]\(7 downto 0) => \p_0_0_0950_114791490_i_fu_238_reg[7]_0\(7 downto 0),
      \p_0_0_0950_114791490_i_fu_238_reg[7]_0\(7 downto 0) => trunc_ln654_reg_2184(7 downto 0),
      \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_20,
      \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_21,
      \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_22,
      \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_23,
      \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_24,
      \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_25,
      \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_26,
      \p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_27,
      \p_0_0_0950_21416_i_fu_274_reg[7]\(7 downto 0) => \p_0_0_0950_21416_i_fu_274_reg[7]_0\(7 downto 0),
      \p_0_0_0950_21416_i_fu_274_reg[7]_0\(7 downto 0) => ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493(7 downto 0),
      \p_0_0_0950_21416_i_fu_274_reg[7]_1\(7 downto 0) => p_0_0_0_0_09081497_i_fu_250(7 downto 0),
      \p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_44,
      \p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_45,
      \p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_46,
      \p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_47,
      \p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_48,
      \p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_49,
      \p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_50,
      \p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_51,
      \p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_52,
      \p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_53,
      \p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_54,
      \p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_55,
      \p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_56,
      \p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_57,
      \p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_58,
      \p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_59,
      \p_0_0_0_0_09081497_i_fu_250_reg[7]\(7 downto 0) => \p_0_0_0_0_09081497_i_fu_250_reg[7]_0\(7 downto 0),
      \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_84,
      \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_85,
      \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_86,
      \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_87,
      \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_88,
      \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_89,
      \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_90,
      \p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_91,
      \p_0_0_0_0_09141485_i_fu_226_reg[7]\(7 downto 0) => \p_0_0_0_0_09141485_i_fu_226_reg[7]_0\(7 downto 0),
      \p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_124,
      \p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_125,
      \p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_126,
      \p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_127,
      \p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_128,
      \p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_129,
      \p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_130,
      \p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_131,
      \p_0_1_0_0_09091499_i_fu_254_reg[7]\(7 downto 0) => \p_0_1_0_0_09091499_i_fu_254_reg[7]_0\(7 downto 0),
      \p_0_1_0_0_09091499_i_fu_254_reg[7]_0\(7 downto 0) => \^q1\(7 downto 0),
      \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_108,
      \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_109,
      \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_110,
      \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_111,
      \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_112,
      \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_113,
      \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_114,
      \p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_115,
      \p_0_1_0_0_09151487_i_fu_230_reg[0]\ => \icmp_ln633_reg_2123_reg_n_5_[0]\,
      \p_0_1_0_0_09151487_i_fu_230_reg[7]\(7 downto 0) => \p_0_1_0_0_09151487_i_fu_230_reg[7]_0\(7 downto 0),
      \p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_36,
      \p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_37,
      \p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_38,
      \p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_39,
      \p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_40,
      \p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_41,
      \p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_42,
      \p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_43,
      \p_0_2_0_0_09101501_i_fu_258_reg[7]\(7 downto 0) => \p_0_2_0_0_09101501_i_fu_258_reg[7]_0\(7 downto 0),
      \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_68,
      \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_69,
      \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_70,
      \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_71,
      \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_72,
      \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_73,
      \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_74,
      \p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_75,
      \p_0_2_0_0_09161489_i_fu_234_reg[7]\(7 downto 0) => \p_0_2_0_0_09161489_i_fu_234_reg[7]_0\(7 downto 0),
      q1(7 downto 0) => lineBuffer_1_q1(15 downto 8),
      ram_reg_bram_1(11) => \x_fu_222_reg_n_5_[11]\,
      ram_reg_bram_1(10) => \x_fu_222_reg_n_5_[10]\,
      ram_reg_bram_1(9) => \x_fu_222_reg_n_5_[9]\,
      ram_reg_bram_1(8) => \x_fu_222_reg_n_5_[8]\,
      ram_reg_bram_1(7) => \x_fu_222_reg_n_5_[7]\,
      ram_reg_bram_1(6) => \x_fu_222_reg_n_5_[6]\,
      ram_reg_bram_1(5) => \x_fu_222_reg_n_5_[5]\,
      ram_reg_bram_1(4) => \x_fu_222_reg_n_5_[4]\,
      ram_reg_bram_1(3) => \x_fu_222_reg_n_5_[3]\,
      ram_reg_bram_1(2) => \x_fu_222_reg_n_5_[2]\,
      ram_reg_bram_1(1) => \x_fu_222_reg_n_5_[1]\,
      ram_reg_bram_1(0) => \x_fu_222_reg_n_5_[0]\,
      tmp_8_i4_reg_2220(7 downto 0) => tmp_8_i4_reg_2220(7 downto 0),
      x_phase_reg_451 => x_phase_reg_451
    );
\icmp_ln633_reg_2123_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln633_reg_2123_reg_n_5_[0]\,
      Q => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln633_reg_2123_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      Q => icmp_ln633_reg_2123_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln633_reg_2123_pp0_iter3_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln633_reg_2123_pp0_iter2_reg,
      Q => \icmp_ln633_reg_2123_pp0_iter3_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln633_reg_2123_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln633_reg_2123_pp0_iter3_reg_reg_n_5_[0]\,
      Q => icmp_ln633_reg_2123_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln633_reg_2123_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln633_reg_2123_pp0_iter4_reg,
      Q => \icmp_ln633_reg_2123_pp0_iter5_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln633_reg_2123_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln633_fu_853_p2,
      Q => \icmp_ln633_reg_2123_reg_n_5_[0]\,
      R => '0'
    );
icmp_ln643_fu_875_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_icmp_ln643_fu_875_p2_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => icmp_ln643_fu_875_p2,
      CO(4) => icmp_ln643_fu_875_p2_carry_n_8,
      CO(3) => icmp_ln643_fu_875_p2_carry_n_9,
      CO(2) => icmp_ln643_fu_875_p2_carry_n_10,
      CO(1) => icmp_ln643_fu_875_p2_carry_n_11,
      CO(0) => icmp_ln643_fu_875_p2_carry_n_12,
      DI(7 downto 6) => B"00",
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_132,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_133,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_134,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_135,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_136,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_137,
      O(7 downto 0) => NLW_icmp_ln643_fu_875_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => flow_control_loop_pipe_sequential_init_U_n_138,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_139,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_140,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_141,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_142,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_143
    );
\icmp_ln643_reg_2127_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln643_reg_2127,
      Q => icmp_ln643_reg_2127_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln643_reg_2127_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln643_fu_875_p2,
      Q => icmp_ln643_reg_2127,
      R => '0'
    );
\icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => icmp_ln772_fu_903_p2,
      Q => \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_n_5\
    );
\icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_3_n_5\,
      I1 => \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_4_n_5\,
      I2 => \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_2_0\(2),
      I3 => \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_2_0\(13),
      I4 => \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_2_0\(5),
      I5 => \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_2_0\(7),
      O => \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_2_n_5\
    );
\icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_2_0\(4),
      I1 => \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_2_0\(11),
      I2 => \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_2_0\(12),
      I3 => \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_2_0\(10),
      I4 => \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_2_0\(6),
      I5 => \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_2_0\(1),
      O => \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_3_n_5\
    );
\icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_2_0\(9),
      I1 => \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_2_0\(14),
      I2 => \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_2_0\(3),
      I3 => \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_2_0\(8),
      O => \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_4_n_5\
    );
\icmp_ln772_reg_2162_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_n_5\,
      Q => icmp_ln772_reg_2162_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln772_reg_2162_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln772_reg_2162_pp0_iter3_reg,
      Q => icmp_ln772_reg_2162_pp0_iter4_reg,
      R => '0'
    );
\icmp_ln772_reg_2162_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln772_reg_2162_pp0_iter4_reg,
      Q => icmp_ln772_reg_2162_pp0_iter5_reg,
      R => '0'
    );
icmp_ln796_fu_1406_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_icmp_ln796_fu_1406_p2_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => icmp_ln796_fu_1406_p2_carry_n_9,
      CO(2) => icmp_ln796_fu_1406_p2_carry_n_10,
      CO(1) => icmp_ln796_fu_1406_p2_carry_n_11,
      CO(0) => icmp_ln796_fu_1406_p2_carry_n_12,
      DI(7 downto 4) => B"0000",
      DI(3) => icmp_ln796_fu_1406_p2_carry_i_1_n_5,
      DI(2) => icmp_ln796_fu_1406_p2_carry_i_2_n_5,
      DI(1) => icmp_ln796_fu_1406_p2_carry_i_3_n_5,
      DI(0) => icmp_ln796_fu_1406_p2_carry_i_4_n_5,
      O(7 downto 0) => NLW_icmp_ln796_fu_1406_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => icmp_ln796_fu_1406_p2_carry_i_5_n_5,
      S(2) => icmp_ln796_fu_1406_p2_carry_i_6_n_5,
      S(1) => icmp_ln796_fu_1406_p2_carry_i_7_n_5,
      S(0) => icmp_ln796_fu_1406_p2_carry_i_8_n_5
    );
icmp_ln796_fu_1406_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE5F2405A6550000"
    )
        port map (
      I0 => trunc_ln61_reg_2343(7),
      I1 => icmp_ln797_fu_1432_p2_carry_i_9_n_5,
      I2 => trunc_ln61_reg_2343(6),
      I3 => tmp_2_reg_2349,
      I4 => icmp_ln796_fu_1406_p2_carry_i_9_n_5,
      I5 => icmp_ln796_fu_1406_p2_carry_i_10_n_5,
      O => icmp_ln796_fu_1406_p2_carry_i_1_n_5
    );
icmp_ln796_fu_1406_p2_carry_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => trunc_ln61_2_reg_2375(6),
      I1 => icmp_ln796_fu_1406_p2_carry_i_15_n_5,
      I2 => tmp_4_reg_2381,
      O => icmp_ln796_fu_1406_p2_carry_i_10_n_5
    );
icmp_ln796_fu_1406_p2_carry_i_11: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => trunc_ln61_2_reg_2375(3),
      I1 => trunc_ln61_2_reg_2375(1),
      I2 => trunc_ln61_2_reg_2375(0),
      I3 => trunc_ln61_2_reg_2375(2),
      I4 => trunc_ln61_2_reg_2375(4),
      O => icmp_ln796_fu_1406_p2_carry_i_11_n_5
    );
icmp_ln796_fu_1406_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999999995"
    )
        port map (
      I0 => trunc_ln61_2_reg_2375(4),
      I1 => tmp_4_reg_2381,
      I2 => trunc_ln61_2_reg_2375(2),
      I3 => trunc_ln61_2_reg_2375(0),
      I4 => trunc_ln61_2_reg_2375(1),
      I5 => trunc_ln61_2_reg_2375(3),
      O => icmp_ln796_fu_1406_p2_carry_i_12_n_5
    );
icmp_ln796_fu_1406_p2_carry_i_13: unisim.vcomponents.LUT5
    generic map(
      INIT => X"99999995"
    )
        port map (
      I0 => trunc_ln61_2_reg_2375(3),
      I1 => tmp_4_reg_2381,
      I2 => trunc_ln61_2_reg_2375(1),
      I3 => trunc_ln61_2_reg_2375(0),
      I4 => trunc_ln61_2_reg_2375(2),
      O => icmp_ln796_fu_1406_p2_carry_i_13_n_5
    );
icmp_ln796_fu_1406_p2_carry_i_14: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => trunc_ln61_2_reg_2375(2),
      I1 => trunc_ln61_2_reg_2375(0),
      I2 => trunc_ln61_2_reg_2375(1),
      I3 => tmp_4_reg_2381,
      O => icmp_ln796_fu_1406_p2_carry_i_14_n_5
    );
icmp_ln796_fu_1406_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => trunc_ln61_2_reg_2375(4),
      I1 => trunc_ln61_2_reg_2375(2),
      I2 => trunc_ln61_2_reg_2375(0),
      I3 => trunc_ln61_2_reg_2375(1),
      I4 => trunc_ln61_2_reg_2375(3),
      I5 => trunc_ln61_2_reg_2375(5),
      O => icmp_ln796_fu_1406_p2_carry_i_15_n_5
    );
icmp_ln796_fu_1406_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"009A009A9AFF009A"
    )
        port map (
      I0 => trunc_ln61_2_reg_2375(5),
      I1 => icmp_ln796_fu_1406_p2_carry_i_11_n_5,
      I2 => tmp_4_reg_2381,
      I3 => icmp_ln797_fu_1432_p2_carry_i_13_n_5,
      I4 => icmp_ln797_fu_1432_p2_carry_i_15_n_5,
      I5 => icmp_ln796_fu_1406_p2_carry_i_12_n_5,
      O => icmp_ln796_fu_1406_p2_carry_i_2_n_5
    );
icmp_ln796_fu_1406_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => icmp_ln797_fu_1432_p2_carry_i_17_n_5,
      I1 => icmp_ln796_fu_1406_p2_carry_i_13_n_5,
      I2 => icmp_ln796_fu_1406_p2_carry_i_14_n_5,
      I3 => icmp_ln797_fu_1432_p2_carry_i_19_n_5,
      O => icmp_ln796_fu_1406_p2_carry_i_3_n_5
    );
icmp_ln796_fu_1406_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"059F9F0595009500"
    )
        port map (
      I0 => trunc_ln61_reg_2343(1),
      I1 => tmp_2_reg_2349,
      I2 => trunc_ln61_reg_2343(0),
      I3 => trunc_ln61_2_reg_2375(1),
      I4 => tmp_4_reg_2381,
      I5 => trunc_ln61_2_reg_2375(0),
      O => icmp_ln796_fu_1406_p2_carry_i_4_n_5
    );
icmp_ln796_fu_1406_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41A08250180A2405"
    )
        port map (
      I0 => trunc_ln61_reg_2343(7),
      I1 => icmp_ln797_fu_1432_p2_carry_i_9_n_5,
      I2 => trunc_ln61_reg_2343(6),
      I3 => tmp_2_reg_2349,
      I4 => icmp_ln796_fu_1406_p2_carry_i_9_n_5,
      I5 => icmp_ln796_fu_1406_p2_carry_i_10_n_5,
      O => icmp_ln796_fu_1406_p2_carry_i_5_n_5
    );
icmp_ln796_fu_1406_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A65000000009A65"
    )
        port map (
      I0 => trunc_ln61_2_reg_2375(5),
      I1 => icmp_ln796_fu_1406_p2_carry_i_11_n_5,
      I2 => tmp_4_reg_2381,
      I3 => icmp_ln797_fu_1432_p2_carry_i_13_n_5,
      I4 => icmp_ln796_fu_1406_p2_carry_i_12_n_5,
      I5 => icmp_ln797_fu_1432_p2_carry_i_15_n_5,
      O => icmp_ln796_fu_1406_p2_carry_i_6_n_5
    );
icmp_ln796_fu_1406_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln796_fu_1406_p2_carry_i_13_n_5,
      I1 => icmp_ln797_fu_1432_p2_carry_i_17_n_5,
      I2 => icmp_ln796_fu_1406_p2_carry_i_14_n_5,
      I3 => icmp_ln797_fu_1432_p2_carry_i_19_n_5,
      O => icmp_ln796_fu_1406_p2_carry_i_7_n_5
    );
icmp_ln796_fu_1406_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8250285028058205"
    )
        port map (
      I0 => trunc_ln61_2_reg_2375(0),
      I1 => tmp_4_reg_2381,
      I2 => trunc_ln61_2_reg_2375(1),
      I3 => trunc_ln61_reg_2343(0),
      I4 => tmp_2_reg_2349,
      I5 => trunc_ln61_reg_2343(1),
      O => icmp_ln796_fu_1406_p2_carry_i_8_n_5
    );
icmp_ln796_fu_1406_p2_carry_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59AA"
    )
        port map (
      I0 => trunc_ln61_2_reg_2375(7),
      I1 => icmp_ln796_fu_1406_p2_carry_i_15_n_5,
      I2 => trunc_ln61_2_reg_2375(6),
      I3 => tmp_4_reg_2381,
      O => icmp_ln796_fu_1406_p2_carry_i_9_n_5
    );
icmp_ln797_fu_1432_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_icmp_ln797_fu_1432_p2_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => icmp_ln797_fu_1432_p2_carry_n_9,
      CO(2) => icmp_ln797_fu_1432_p2_carry_n_10,
      CO(1) => icmp_ln797_fu_1432_p2_carry_n_11,
      CO(0) => icmp_ln797_fu_1432_p2_carry_n_12,
      DI(7 downto 4) => B"0000",
      DI(3) => icmp_ln797_fu_1432_p2_carry_i_1_n_5,
      DI(2) => icmp_ln797_fu_1432_p2_carry_i_2_n_5,
      DI(1) => icmp_ln797_fu_1432_p2_carry_i_3_n_5,
      DI(0) => icmp_ln797_fu_1432_p2_carry_i_4_n_5,
      O(7 downto 0) => NLW_icmp_ln797_fu_1432_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => icmp_ln797_fu_1432_p2_carry_i_5_n_5,
      S(2) => icmp_ln797_fu_1432_p2_carry_i_6_n_5,
      S(1) => icmp_ln797_fu_1432_p2_carry_i_7_n_5,
      S(0) => icmp_ln797_fu_1432_p2_carry_i_8_n_5
    );
icmp_ln797_fu_1432_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BE5F2405A6550000"
    )
        port map (
      I0 => trunc_ln61_reg_2343(7),
      I1 => icmp_ln797_fu_1432_p2_carry_i_9_n_5,
      I2 => trunc_ln61_reg_2343(6),
      I3 => tmp_2_reg_2349,
      I4 => icmp_ln797_fu_1432_p2_carry_i_10_n_5,
      I5 => icmp_ln797_fu_1432_p2_carry_i_11_n_5,
      O => icmp_ln797_fu_1432_p2_carry_i_1_n_5
    );
icmp_ln797_fu_1432_p2_carry_i_10: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59AA"
    )
        port map (
      I0 => trunc_ln61_3_reg_2391(7),
      I1 => icmp_ln797_fu_1432_p2_carry_i_20_n_5,
      I2 => trunc_ln61_3_reg_2391(6),
      I3 => tmp_5_reg_2397,
      O => icmp_ln797_fu_1432_p2_carry_i_10_n_5
    );
icmp_ln797_fu_1432_p2_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => trunc_ln61_3_reg_2391(6),
      I1 => icmp_ln797_fu_1432_p2_carry_i_20_n_5,
      I2 => tmp_5_reg_2397,
      O => icmp_ln797_fu_1432_p2_carry_i_11_n_5
    );
icmp_ln797_fu_1432_p2_carry_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => trunc_ln61_3_reg_2391(5),
      I1 => tmp_5_reg_2397,
      I2 => icmp_ln797_fu_1432_p2_carry_i_21_n_5,
      O => icmp_ln797_fu_1432_p2_carry_i_12_n_5
    );
icmp_ln797_fu_1432_p2_carry_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A6"
    )
        port map (
      I0 => trunc_ln61_reg_2343(5),
      I1 => tmp_2_reg_2349,
      I2 => icmp_ln797_fu_1432_p2_carry_i_22_n_5,
      O => icmp_ln797_fu_1432_p2_carry_i_13_n_5
    );
icmp_ln797_fu_1432_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55555556AAAAAAAA"
    )
        port map (
      I0 => trunc_ln61_3_reg_2391(4),
      I1 => trunc_ln61_3_reg_2391(2),
      I2 => trunc_ln61_3_reg_2391(0),
      I3 => trunc_ln61_3_reg_2391(1),
      I4 => trunc_ln61_3_reg_2391(3),
      I5 => tmp_5_reg_2397,
      O => icmp_ln797_fu_1432_p2_carry_i_14_n_5
    );
icmp_ln797_fu_1432_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999999999999995"
    )
        port map (
      I0 => trunc_ln61_reg_2343(4),
      I1 => tmp_2_reg_2349,
      I2 => trunc_ln61_reg_2343(2),
      I3 => trunc_ln61_reg_2343(0),
      I4 => trunc_ln61_reg_2343(1),
      I5 => trunc_ln61_reg_2343(3),
      O => icmp_ln797_fu_1432_p2_carry_i_15_n_5
    );
icmp_ln797_fu_1432_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => trunc_ln61_3_reg_2391(3),
      I1 => trunc_ln61_3_reg_2391(1),
      I2 => trunc_ln61_3_reg_2391(0),
      I3 => trunc_ln61_3_reg_2391(2),
      I4 => tmp_5_reg_2397,
      O => icmp_ln797_fu_1432_p2_carry_i_16_n_5
    );
icmp_ln797_fu_1432_p2_carry_i_17: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAA95555"
    )
        port map (
      I0 => trunc_ln61_reg_2343(3),
      I1 => trunc_ln61_reg_2343(1),
      I2 => trunc_ln61_reg_2343(0),
      I3 => trunc_ln61_reg_2343(2),
      I4 => tmp_2_reg_2349,
      O => icmp_ln797_fu_1432_p2_carry_i_17_n_5
    );
icmp_ln797_fu_1432_p2_carry_i_18: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => trunc_ln61_3_reg_2391(2),
      I1 => trunc_ln61_3_reg_2391(0),
      I2 => trunc_ln61_3_reg_2391(1),
      I3 => tmp_5_reg_2397,
      O => icmp_ln797_fu_1432_p2_carry_i_18_n_5
    );
icmp_ln797_fu_1432_p2_carry_i_19: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56AA"
    )
        port map (
      I0 => trunc_ln61_reg_2343(2),
      I1 => trunc_ln61_reg_2343(0),
      I2 => trunc_ln61_reg_2343(1),
      I3 => tmp_2_reg_2349,
      O => icmp_ln797_fu_1432_p2_carry_i_19_n_5
    );
icmp_ln797_fu_1432_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B222"
    )
        port map (
      I0 => icmp_ln797_fu_1432_p2_carry_i_12_n_5,
      I1 => icmp_ln797_fu_1432_p2_carry_i_13_n_5,
      I2 => icmp_ln797_fu_1432_p2_carry_i_14_n_5,
      I3 => icmp_ln797_fu_1432_p2_carry_i_15_n_5,
      O => icmp_ln797_fu_1432_p2_carry_i_2_n_5
    );
icmp_ln797_fu_1432_p2_carry_i_20: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => trunc_ln61_3_reg_2391(4),
      I1 => trunc_ln61_3_reg_2391(2),
      I2 => trunc_ln61_3_reg_2391(0),
      I3 => trunc_ln61_3_reg_2391(1),
      I4 => trunc_ln61_3_reg_2391(3),
      I5 => trunc_ln61_3_reg_2391(5),
      O => icmp_ln797_fu_1432_p2_carry_i_20_n_5
    );
icmp_ln797_fu_1432_p2_carry_i_21: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => trunc_ln61_3_reg_2391(3),
      I1 => trunc_ln61_3_reg_2391(1),
      I2 => trunc_ln61_3_reg_2391(0),
      I3 => trunc_ln61_3_reg_2391(2),
      I4 => trunc_ln61_3_reg_2391(4),
      O => icmp_ln797_fu_1432_p2_carry_i_21_n_5
    );
icmp_ln797_fu_1432_p2_carry_i_22: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => trunc_ln61_reg_2343(3),
      I1 => trunc_ln61_reg_2343(1),
      I2 => trunc_ln61_reg_2343(0),
      I3 => trunc_ln61_reg_2343(2),
      I4 => trunc_ln61_reg_2343(4),
      O => icmp_ln797_fu_1432_p2_carry_i_22_n_5
    );
icmp_ln797_fu_1432_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => icmp_ln797_fu_1432_p2_carry_i_16_n_5,
      I1 => icmp_ln797_fu_1432_p2_carry_i_17_n_5,
      I2 => icmp_ln797_fu_1432_p2_carry_i_18_n_5,
      I3 => icmp_ln797_fu_1432_p2_carry_i_19_n_5,
      O => icmp_ln797_fu_1432_p2_carry_i_3_n_5
    );
icmp_ln797_fu_1432_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A00006A60FA60FA"
    )
        port map (
      I0 => trunc_ln61_3_reg_2391(1),
      I1 => tmp_5_reg_2397,
      I2 => trunc_ln61_3_reg_2391(0),
      I3 => trunc_ln61_reg_2343(1),
      I4 => tmp_2_reg_2349,
      I5 => trunc_ln61_reg_2343(0),
      O => icmp_ln797_fu_1432_p2_carry_i_4_n_5
    );
icmp_ln797_fu_1432_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"41A08250180A2405"
    )
        port map (
      I0 => trunc_ln61_reg_2343(7),
      I1 => icmp_ln797_fu_1432_p2_carry_i_9_n_5,
      I2 => trunc_ln61_reg_2343(6),
      I3 => tmp_2_reg_2349,
      I4 => icmp_ln797_fu_1432_p2_carry_i_10_n_5,
      I5 => icmp_ln797_fu_1432_p2_carry_i_11_n_5,
      O => icmp_ln797_fu_1432_p2_carry_i_5_n_5
    );
icmp_ln797_fu_1432_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => icmp_ln797_fu_1432_p2_carry_i_13_n_5,
      I1 => icmp_ln797_fu_1432_p2_carry_i_12_n_5,
      I2 => icmp_ln797_fu_1432_p2_carry_i_15_n_5,
      I3 => icmp_ln797_fu_1432_p2_carry_i_14_n_5,
      O => icmp_ln797_fu_1432_p2_carry_i_6_n_5
    );
icmp_ln797_fu_1432_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln797_fu_1432_p2_carry_i_17_n_5,
      I1 => icmp_ln797_fu_1432_p2_carry_i_16_n_5,
      I2 => icmp_ln797_fu_1432_p2_carry_i_19_n_5,
      I3 => icmp_ln797_fu_1432_p2_carry_i_18_n_5,
      O => icmp_ln797_fu_1432_p2_carry_i_7_n_5
    );
icmp_ln797_fu_1432_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8250285028058205"
    )
        port map (
      I0 => trunc_ln61_reg_2343(0),
      I1 => tmp_2_reg_2349,
      I2 => trunc_ln61_reg_2343(1),
      I3 => trunc_ln61_3_reg_2391(0),
      I4 => tmp_5_reg_2397,
      I5 => trunc_ln61_3_reg_2391(1),
      O => icmp_ln797_fu_1432_p2_carry_i_8_n_5
    );
icmp_ln797_fu_1432_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => trunc_ln61_reg_2343(4),
      I1 => trunc_ln61_reg_2343(2),
      I2 => trunc_ln61_reg_2343(0),
      I3 => trunc_ln61_reg_2343(1),
      I4 => trunc_ln61_reg_2343(3),
      I5 => trunc_ln61_reg_2343(5),
      O => icmp_ln797_fu_1432_p2_carry_i_9_n_5
    );
icmp_ln798_fu_1454_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_icmp_ln798_fu_1454_p2_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => icmp_ln798_fu_1454_p2,
      CO(2) => icmp_ln798_fu_1454_p2_carry_n_10,
      CO(1) => icmp_ln798_fu_1454_p2_carry_n_11,
      CO(0) => icmp_ln798_fu_1454_p2_carry_n_12,
      DI(7 downto 4) => B"0000",
      DI(3) => icmp_ln798_fu_1454_p2_carry_i_1_n_5,
      DI(2) => icmp_ln798_fu_1454_p2_carry_i_2_n_5,
      DI(1) => icmp_ln798_fu_1454_p2_carry_i_3_n_5,
      DI(0) => icmp_ln798_fu_1454_p2_carry_i_4_n_5,
      O(7 downto 0) => NLW_icmp_ln798_fu_1454_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => icmp_ln798_fu_1454_p2_carry_i_5_n_5,
      S(2) => icmp_ln798_fu_1454_p2_carry_i_6_n_5,
      S(1) => icmp_ln798_fu_1454_p2_carry_i_7_n_5,
      S(0) => icmp_ln798_fu_1454_p2_carry_i_8_n_5
    );
icmp_ln798_fu_1454_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => enable_fu_1396_p2_carry_i_9_n_5,
      I1 => icmp_ln796_fu_1406_p2_carry_i_9_n_5,
      I2 => icmp_ln796_fu_1406_p2_carry_i_10_n_5,
      I3 => enable_fu_1396_p2_carry_i_10_n_5,
      O => icmp_ln798_fu_1454_p2_carry_i_1_n_5
    );
icmp_ln798_fu_1454_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"009A009A9AFF009A"
    )
        port map (
      I0 => trunc_ln61_2_reg_2375(5),
      I1 => icmp_ln796_fu_1406_p2_carry_i_11_n_5,
      I2 => tmp_4_reg_2381,
      I3 => enable_fu_1396_p2_carry_i_11_n_5,
      I4 => enable_fu_1396_p2_carry_i_12_n_5,
      I5 => icmp_ln796_fu_1406_p2_carry_i_12_n_5,
      O => icmp_ln798_fu_1454_p2_carry_i_2_n_5
    );
icmp_ln798_fu_1454_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => enable_fu_1396_p2_carry_i_13_n_5,
      I1 => icmp_ln796_fu_1406_p2_carry_i_13_n_5,
      I2 => icmp_ln796_fu_1406_p2_carry_i_14_n_5,
      I3 => enable_fu_1396_p2_carry_i_14_n_5,
      O => icmp_ln798_fu_1454_p2_carry_i_3_n_5
    );
icmp_ln798_fu_1454_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"059F9F0595009500"
    )
        port map (
      I0 => trunc_ln61_1_reg_2359(1),
      I1 => tmp_3_reg_2365,
      I2 => trunc_ln61_1_reg_2359(0),
      I3 => trunc_ln61_2_reg_2375(1),
      I4 => tmp_4_reg_2381,
      I5 => trunc_ln61_2_reg_2375(0),
      O => icmp_ln798_fu_1454_p2_carry_i_4_n_5
    );
icmp_ln798_fu_1454_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln796_fu_1406_p2_carry_i_9_n_5,
      I1 => enable_fu_1396_p2_carry_i_9_n_5,
      I2 => icmp_ln796_fu_1406_p2_carry_i_10_n_5,
      I3 => enable_fu_1396_p2_carry_i_10_n_5,
      O => icmp_ln798_fu_1454_p2_carry_i_5_n_5
    );
icmp_ln798_fu_1454_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A65000000009A65"
    )
        port map (
      I0 => trunc_ln61_2_reg_2375(5),
      I1 => icmp_ln796_fu_1406_p2_carry_i_11_n_5,
      I2 => tmp_4_reg_2381,
      I3 => enable_fu_1396_p2_carry_i_11_n_5,
      I4 => icmp_ln796_fu_1406_p2_carry_i_12_n_5,
      I5 => enable_fu_1396_p2_carry_i_12_n_5,
      O => icmp_ln798_fu_1454_p2_carry_i_6_n_5
    );
icmp_ln798_fu_1454_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln796_fu_1406_p2_carry_i_13_n_5,
      I1 => enable_fu_1396_p2_carry_i_13_n_5,
      I2 => icmp_ln796_fu_1406_p2_carry_i_14_n_5,
      I3 => enable_fu_1396_p2_carry_i_14_n_5,
      O => icmp_ln798_fu_1454_p2_carry_i_7_n_5
    );
icmp_ln798_fu_1454_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"966900000000CC33"
    )
        port map (
      I0 => tmp_4_reg_2381,
      I1 => trunc_ln61_2_reg_2375(1),
      I2 => tmp_3_reg_2365,
      I3 => trunc_ln61_1_reg_2359(1),
      I4 => trunc_ln61_2_reg_2375(0),
      I5 => trunc_ln61_1_reg_2359(0),
      O => icmp_ln798_fu_1454_p2_carry_i_8_n_5
    );
\icmp_ln798_reg_2408_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln798_fu_1454_p2,
      Q => icmp_ln798_reg_2408,
      R => '0'
    );
icmp_ln799_fu_1460_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_icmp_ln799_fu_1460_p2_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => icmp_ln799_fu_1460_p2,
      CO(2) => icmp_ln799_fu_1460_p2_carry_n_10,
      CO(1) => icmp_ln799_fu_1460_p2_carry_n_11,
      CO(0) => icmp_ln799_fu_1460_p2_carry_n_12,
      DI(7 downto 4) => B"0000",
      DI(3) => icmp_ln799_fu_1460_p2_carry_i_1_n_5,
      DI(2) => icmp_ln799_fu_1460_p2_carry_i_2_n_5,
      DI(1) => icmp_ln799_fu_1460_p2_carry_i_3_n_5,
      DI(0) => icmp_ln799_fu_1460_p2_carry_i_4_n_5,
      O(7 downto 0) => NLW_icmp_ln799_fu_1460_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => icmp_ln799_fu_1460_p2_carry_i_5_n_5,
      S(2) => icmp_ln799_fu_1460_p2_carry_i_6_n_5,
      S(1) => icmp_ln799_fu_1460_p2_carry_i_7_n_5,
      S(0) => icmp_ln799_fu_1460_p2_carry_i_8_n_5
    );
icmp_ln799_fu_1460_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => icmp_ln797_fu_1432_p2_carry_i_10_n_5,
      I1 => enable_fu_1396_p2_carry_i_9_n_5,
      I2 => icmp_ln797_fu_1432_p2_carry_i_11_n_5,
      I3 => enable_fu_1396_p2_carry_i_10_n_5,
      O => icmp_ln799_fu_1460_p2_carry_i_1_n_5
    );
icmp_ln799_fu_1460_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B222"
    )
        port map (
      I0 => icmp_ln797_fu_1432_p2_carry_i_12_n_5,
      I1 => enable_fu_1396_p2_carry_i_11_n_5,
      I2 => icmp_ln797_fu_1432_p2_carry_i_14_n_5,
      I3 => enable_fu_1396_p2_carry_i_12_n_5,
      O => icmp_ln799_fu_1460_p2_carry_i_2_n_5
    );
icmp_ln799_fu_1460_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => icmp_ln797_fu_1432_p2_carry_i_16_n_5,
      I1 => enable_fu_1396_p2_carry_i_13_n_5,
      I2 => icmp_ln797_fu_1432_p2_carry_i_18_n_5,
      I3 => enable_fu_1396_p2_carry_i_14_n_5,
      O => icmp_ln799_fu_1460_p2_carry_i_3_n_5
    );
icmp_ln799_fu_1460_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A00006A60FA60FA"
    )
        port map (
      I0 => trunc_ln61_3_reg_2391(1),
      I1 => tmp_5_reg_2397,
      I2 => trunc_ln61_3_reg_2391(0),
      I3 => trunc_ln61_1_reg_2359(1),
      I4 => tmp_3_reg_2365,
      I5 => trunc_ln61_1_reg_2359(0),
      O => icmp_ln799_fu_1460_p2_carry_i_4_n_5
    );
icmp_ln799_fu_1460_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => enable_fu_1396_p2_carry_i_9_n_5,
      I1 => icmp_ln797_fu_1432_p2_carry_i_10_n_5,
      I2 => enable_fu_1396_p2_carry_i_10_n_5,
      I3 => icmp_ln797_fu_1432_p2_carry_i_11_n_5,
      O => icmp_ln799_fu_1460_p2_carry_i_5_n_5
    );
icmp_ln799_fu_1460_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0990"
    )
        port map (
      I0 => enable_fu_1396_p2_carry_i_11_n_5,
      I1 => icmp_ln797_fu_1432_p2_carry_i_12_n_5,
      I2 => enable_fu_1396_p2_carry_i_12_n_5,
      I3 => icmp_ln797_fu_1432_p2_carry_i_14_n_5,
      O => icmp_ln799_fu_1460_p2_carry_i_6_n_5
    );
icmp_ln799_fu_1460_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => enable_fu_1396_p2_carry_i_13_n_5,
      I1 => icmp_ln797_fu_1432_p2_carry_i_16_n_5,
      I2 => enable_fu_1396_p2_carry_i_14_n_5,
      I3 => icmp_ln797_fu_1432_p2_carry_i_18_n_5,
      O => icmp_ln799_fu_1460_p2_carry_i_7_n_5
    );
icmp_ln799_fu_1460_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8250285028058205"
    )
        port map (
      I0 => trunc_ln61_1_reg_2359(0),
      I1 => tmp_3_reg_2365,
      I2 => trunc_ln61_1_reg_2359(1),
      I3 => trunc_ln61_3_reg_2391(0),
      I4 => tmp_5_reg_2397,
      I5 => trunc_ln61_3_reg_2391(1),
      O => icmp_ln799_fu_1460_p2_carry_i_8_n_5
    );
\icmp_ln799_reg_2413_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln799_fu_1460_p2,
      Q => icmp_ln799_reg_2413,
      R => '0'
    );
icmp_ln800_fu_1466_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 4) => NLW_icmp_ln800_fu_1466_p2_carry_CO_UNCONNECTED(7 downto 4),
      CO(3) => icmp_ln800_fu_1466_p2,
      CO(2) => icmp_ln800_fu_1466_p2_carry_n_10,
      CO(1) => icmp_ln800_fu_1466_p2_carry_n_11,
      CO(0) => icmp_ln800_fu_1466_p2_carry_n_12,
      DI(7 downto 4) => B"0000",
      DI(3) => icmp_ln800_fu_1466_p2_carry_i_1_n_5,
      DI(2) => icmp_ln800_fu_1466_p2_carry_i_2_n_5,
      DI(1) => icmp_ln800_fu_1466_p2_carry_i_3_n_5,
      DI(0) => icmp_ln800_fu_1466_p2_carry_i_4_n_5,
      O(7 downto 0) => NLW_icmp_ln800_fu_1466_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 4) => B"0000",
      S(3) => icmp_ln800_fu_1466_p2_carry_i_5_n_5,
      S(2) => icmp_ln800_fu_1466_p2_carry_i_6_n_5,
      S(1) => icmp_ln800_fu_1466_p2_carry_i_7_n_5,
      S(0) => icmp_ln800_fu_1466_p2_carry_i_8_n_5
    );
icmp_ln800_fu_1466_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22B2"
    )
        port map (
      I0 => icmp_ln797_fu_1432_p2_carry_i_10_n_5,
      I1 => icmp_ln796_fu_1406_p2_carry_i_9_n_5,
      I2 => icmp_ln797_fu_1432_p2_carry_i_11_n_5,
      I3 => icmp_ln796_fu_1406_p2_carry_i_10_n_5,
      O => icmp_ln800_fu_1466_p2_carry_i_1_n_5
    );
icmp_ln800_fu_1466_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF65650065006500"
    )
        port map (
      I0 => trunc_ln61_2_reg_2375(5),
      I1 => icmp_ln796_fu_1406_p2_carry_i_11_n_5,
      I2 => tmp_4_reg_2381,
      I3 => icmp_ln797_fu_1432_p2_carry_i_12_n_5,
      I4 => icmp_ln797_fu_1432_p2_carry_i_14_n_5,
      I5 => icmp_ln796_fu_1406_p2_carry_i_12_n_5,
      O => icmp_ln800_fu_1466_p2_carry_i_2_n_5
    );
icmp_ln800_fu_1466_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => icmp_ln797_fu_1432_p2_carry_i_16_n_5,
      I1 => icmp_ln796_fu_1406_p2_carry_i_13_n_5,
      I2 => icmp_ln797_fu_1432_p2_carry_i_18_n_5,
      I3 => icmp_ln796_fu_1406_p2_carry_i_14_n_5,
      O => icmp_ln800_fu_1466_p2_carry_i_3_n_5
    );
icmp_ln800_fu_1466_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A00006A60FA60FA"
    )
        port map (
      I0 => trunc_ln61_3_reg_2391(1),
      I1 => tmp_5_reg_2397,
      I2 => trunc_ln61_3_reg_2391(0),
      I3 => trunc_ln61_2_reg_2375(1),
      I4 => tmp_4_reg_2381,
      I5 => trunc_ln61_2_reg_2375(0),
      O => icmp_ln800_fu_1466_p2_carry_i_4_n_5
    );
icmp_ln800_fu_1466_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln796_fu_1406_p2_carry_i_9_n_5,
      I1 => icmp_ln797_fu_1432_p2_carry_i_10_n_5,
      I2 => icmp_ln796_fu_1406_p2_carry_i_10_n_5,
      I3 => icmp_ln797_fu_1432_p2_carry_i_11_n_5,
      O => icmp_ln800_fu_1466_p2_carry_i_5_n_5
    );
icmp_ln800_fu_1466_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00009A659A650000"
    )
        port map (
      I0 => trunc_ln61_2_reg_2375(5),
      I1 => icmp_ln796_fu_1406_p2_carry_i_11_n_5,
      I2 => tmp_4_reg_2381,
      I3 => icmp_ln797_fu_1432_p2_carry_i_12_n_5,
      I4 => icmp_ln796_fu_1406_p2_carry_i_12_n_5,
      I5 => icmp_ln797_fu_1432_p2_carry_i_14_n_5,
      O => icmp_ln800_fu_1466_p2_carry_i_6_n_5
    );
icmp_ln800_fu_1466_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln796_fu_1406_p2_carry_i_13_n_5,
      I1 => icmp_ln797_fu_1432_p2_carry_i_16_n_5,
      I2 => icmp_ln796_fu_1406_p2_carry_i_14_n_5,
      I3 => icmp_ln797_fu_1432_p2_carry_i_18_n_5,
      O => icmp_ln800_fu_1466_p2_carry_i_7_n_5
    );
icmp_ln800_fu_1466_p2_carry_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8250285028058205"
    )
        port map (
      I0 => trunc_ln61_2_reg_2375(0),
      I1 => tmp_4_reg_2381,
      I2 => trunc_ln61_2_reg_2375(1),
      I3 => trunc_ln61_3_reg_2391(0),
      I4 => tmp_5_reg_2397,
      I5 => trunc_ln61_3_reg_2391(1),
      O => icmp_ln800_fu_1466_p2_carry_i_8_n_5
    );
\icmp_ln800_reg_2418_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln800_fu_1466_p2,
      Q => icmp_ln800_reg_2418,
      R => '0'
    );
lineBuffer_1_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W
     port map (
      D(5) => lineBuffer_1_U_n_8,
      D(4) => lineBuffer_1_U_n_9,
      D(3) => lineBuffer_1_U_n_10,
      D(2) => lineBuffer_1_U_n_11,
      D(1) => lineBuffer_1_U_n_12,
      D(0) => lineBuffer_1_U_n_13,
      Q(5 downto 0) => p_0_0_09481392_i_fu_270(7 downto 2),
      WEA(0) => lineBuffer_1_ce0_local,
      address1(11 downto 10) => lineBuffer_1_address1(11 downto 10),
      address1(9) => flow_control_loop_pipe_sequential_init_U_n_147,
      address1(8 downto 0) => lineBuffer_1_address1(8 downto 0),
      and_ln833_reg_2166_pp0_iter6_reg => and_ln833_reg_2166_pp0_iter6_reg,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter7 => ap_enable_reg_pp0_iter7,
      \ap_phi_reg_pp0_iter3_upleft_2_reg_622_reg[2]\ => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      ce1 => lineBuffer_1_ce1_local,
      cmp161_i_reg_2143_pp0_iter1_reg => cmp161_i_reg_2143_pp0_iter1_reg,
      cmp203_i_reg_550 => cmp203_i_reg_550,
      cmp59_i_reg_545 => cmp59_i_reg_545,
      icmp_ln643_reg_2127 => icmp_ln643_reg_2127,
      icmp_ln643_reg_2127_pp0_iter1_reg => icmp_ln643_reg_2127_pp0_iter1_reg,
      \icmp_ln643_reg_2127_reg[0]\ => lineBuffer_1_U_n_7,
      imgG_empty_n => imgG_empty_n,
      imgRB_full_n => imgRB_full_n,
      q1(23 downto 18) => tmp_8_i4_reg_2220(7 downto 2),
      q1(17 downto 0) => lineBuffer_1_q1(17 downto 0),
      ram_reg_bram_0_0(7 downto 0) => tmp_4_i1_reg_2192(7 downto 0),
      ram_reg_bram_0_1(7 downto 0) => p_0_0_0949_21469_ph_i_reg_474(7 downto 0),
      ram_reg_bram_0_2(7 downto 0) => trunc_ln654_reg_2184(7 downto 0),
      ram_reg_bram_0_3(7 downto 0) => ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493(7 downto 0),
      ram_reg_bram_0_4 => flow_control_loop_pipe_sequential_init_U_n_159,
      ram_reg_bram_1_0 => flow_control_loop_pipe_sequential_init_U_n_164,
      ram_reg_bram_1_1 => flow_control_loop_pipe_sequential_init_U_n_158,
      ram_reg_bram_2_0(7 downto 0) => tmp_5_i2_reg_2199(7 downto 0),
      ram_reg_bram_2_1(7 downto 0) => ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484(7 downto 0),
      ram_reg_bram_2_2 => \icmp_ln633_reg_2123_reg_n_5_[0]\,
      ram_reg_bram_2_3(11 downto 0) => lineBuffer_1_addr_reg_2137_pp0_iter1_reg(11 downto 0)
    );
\lineBuffer_1_addr_reg_2137_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_addr_reg_2131(0),
      Q => lineBuffer_1_addr_reg_2137_pp0_iter1_reg(0),
      R => '0'
    );
\lineBuffer_1_addr_reg_2137_pp0_iter1_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_addr_reg_2131(10),
      Q => lineBuffer_1_addr_reg_2137_pp0_iter1_reg(10),
      R => '0'
    );
\lineBuffer_1_addr_reg_2137_pp0_iter1_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_addr_reg_2131(11),
      Q => lineBuffer_1_addr_reg_2137_pp0_iter1_reg(11),
      R => '0'
    );
\lineBuffer_1_addr_reg_2137_pp0_iter1_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_addr_reg_2131(1),
      Q => lineBuffer_1_addr_reg_2137_pp0_iter1_reg(1),
      R => '0'
    );
\lineBuffer_1_addr_reg_2137_pp0_iter1_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_addr_reg_2131(2),
      Q => lineBuffer_1_addr_reg_2137_pp0_iter1_reg(2),
      R => '0'
    );
\lineBuffer_1_addr_reg_2137_pp0_iter1_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_addr_reg_2131(3),
      Q => lineBuffer_1_addr_reg_2137_pp0_iter1_reg(3),
      R => '0'
    );
\lineBuffer_1_addr_reg_2137_pp0_iter1_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_addr_reg_2131(4),
      Q => lineBuffer_1_addr_reg_2137_pp0_iter1_reg(4),
      R => '0'
    );
\lineBuffer_1_addr_reg_2137_pp0_iter1_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_addr_reg_2131(5),
      Q => lineBuffer_1_addr_reg_2137_pp0_iter1_reg(5),
      R => '0'
    );
\lineBuffer_1_addr_reg_2137_pp0_iter1_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_addr_reg_2131(6),
      Q => lineBuffer_1_addr_reg_2137_pp0_iter1_reg(6),
      R => '0'
    );
\lineBuffer_1_addr_reg_2137_pp0_iter1_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_addr_reg_2131(7),
      Q => lineBuffer_1_addr_reg_2137_pp0_iter1_reg(7),
      R => '0'
    );
\lineBuffer_1_addr_reg_2137_pp0_iter1_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_addr_reg_2131(8),
      Q => lineBuffer_1_addr_reg_2137_pp0_iter1_reg(8),
      R => '0'
    );
\lineBuffer_1_addr_reg_2137_pp0_iter1_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_addr_reg_2131(9),
      Q => lineBuffer_1_addr_reg_2137_pp0_iter1_reg(9),
      R => '0'
    );
\lineBuffer_1_addr_reg_2137_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_address1(0),
      Q => lineBuffer_addr_reg_2131(0),
      R => '0'
    );
\lineBuffer_1_addr_reg_2137_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_address1(10),
      Q => lineBuffer_addr_reg_2131(10),
      R => '0'
    );
\lineBuffer_1_addr_reg_2137_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_address1(11),
      Q => lineBuffer_addr_reg_2131(11),
      R => '0'
    );
\lineBuffer_1_addr_reg_2137_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_address1(1),
      Q => lineBuffer_addr_reg_2131(1),
      R => '0'
    );
\lineBuffer_1_addr_reg_2137_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_address1(2),
      Q => lineBuffer_addr_reg_2131(2),
      R => '0'
    );
\lineBuffer_1_addr_reg_2137_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_address1(3),
      Q => lineBuffer_addr_reg_2131(3),
      R => '0'
    );
\lineBuffer_1_addr_reg_2137_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_address1(4),
      Q => lineBuffer_addr_reg_2131(4),
      R => '0'
    );
\lineBuffer_1_addr_reg_2137_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_address1(5),
      Q => lineBuffer_addr_reg_2131(5),
      R => '0'
    );
\lineBuffer_1_addr_reg_2137_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_address1(6),
      Q => lineBuffer_addr_reg_2131(6),
      R => '0'
    );
\lineBuffer_1_addr_reg_2137_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_address1(7),
      Q => lineBuffer_addr_reg_2131(7),
      R => '0'
    );
\lineBuffer_1_addr_reg_2137_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_address1(8),
      Q => lineBuffer_addr_reg_2131(8),
      R => '0'
    );
\lineBuffer_1_addr_reg_2137_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => flow_control_loop_pipe_sequential_init_U_n_147,
      Q => lineBuffer_addr_reg_2131(9),
      R => '0'
    );
lineBuffer_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_lineBuffer_1_RAM_AUTO_1R1W_9
     port map (
      D(7) => lineBuffer_U_n_7,
      D(6) => lineBuffer_U_n_8,
      D(5) => lineBuffer_U_n_9,
      D(4) => lineBuffer_U_n_10,
      D(3) => lineBuffer_U_n_11,
      D(2) => lineBuffer_U_n_12,
      D(1) => lineBuffer_U_n_13,
      D(0) => lineBuffer_U_n_14,
      Q(11 downto 0) => lineBuffer_addr_reg_2131(11 downto 0),
      \SRL_SIG_reg[1][23]\(7) => lineBuffer_U_n_39,
      \SRL_SIG_reg[1][23]\(6) => lineBuffer_U_n_40,
      \SRL_SIG_reg[1][23]\(5) => lineBuffer_U_n_41,
      \SRL_SIG_reg[1][23]\(4) => lineBuffer_U_n_42,
      \SRL_SIG_reg[1][23]\(3) => lineBuffer_U_n_43,
      \SRL_SIG_reg[1][23]\(2) => lineBuffer_U_n_44,
      \SRL_SIG_reg[1][23]\(1) => lineBuffer_U_n_45,
      \SRL_SIG_reg[1][23]\(0) => lineBuffer_U_n_46,
      WEA(0) => ap_condition_338,
      address1(11 downto 10) => lineBuffer_1_address1(11 downto 10),
      address1(9) => flow_control_loop_pipe_sequential_init_U_n_147,
      address1(8 downto 0) => lineBuffer_1_address1(8 downto 0),
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]\(15 downto 0) => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_0\(15 downto 0),
      \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_0\(15 downto 0) => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_1\(15 downto 0),
      \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]\ => lineBuffer_1_U_n_7,
      \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_0\,
      \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_1\ => \^cmp59_i_reg_545_reg[0]\,
      ce1 => lineBuffer_1_ce1_local,
      cmp59_i_reg_545 => cmp59_i_reg_545,
      d0(23 downto 0) => d0(23 downto 0),
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      icmp_ln643_reg_2127 => icmp_ln643_reg_2127,
      q1(23 downto 16) => lineBuffer_q1(23 downto 16),
      q1(15 downto 8) => \^q1\(7 downto 0),
      q1(7 downto 0) => lineBuffer_q1(7 downto 0),
      ram_reg_bram_0_0 => flow_control_loop_pipe_sequential_init_U_n_159,
      ram_reg_bram_1_0 => \icmp_ln633_reg_2123_reg_n_5_[0]\,
      ram_reg_bram_1_1 => flow_control_loop_pipe_sequential_init_U_n_164,
      ram_reg_bram_1_2 => flow_control_loop_pipe_sequential_init_U_n_158,
      we0 => \^we0\
    );
\mOutPtr[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA6AAAAAAA"
    )
        port map (
      I0 => push_2,
      I1 => imgG_empty_n,
      I2 => Q(1),
      I3 => ap_block_pp0_stage0_subdone,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => lineBuffer_1_U_n_7,
      O => empty_n_reg(0)
    );
\mOutPtr[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => push_2,
      I1 => lineBuffer_1_U_n_7,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => Q(1),
      I5 => imgG_empty_n,
      O => p_9_in
    );
\p_0_0_09481392_i_fu_270_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_67,
      Q => p_0_0_09481392_i_fu_270(0),
      R => '0'
    );
\p_0_0_09481392_i_fu_270_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_66,
      Q => p_0_0_09481392_i_fu_270(1),
      R => '0'
    );
\p_0_0_09481392_i_fu_270_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_65,
      Q => p_0_0_09481392_i_fu_270(2),
      R => '0'
    );
\p_0_0_09481392_i_fu_270_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_64,
      Q => p_0_0_09481392_i_fu_270(3),
      R => '0'
    );
\p_0_0_09481392_i_fu_270_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_63,
      Q => p_0_0_09481392_i_fu_270(4),
      R => '0'
    );
\p_0_0_09481392_i_fu_270_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_62,
      Q => p_0_0_09481392_i_fu_270(5),
      R => '0'
    );
\p_0_0_09481392_i_fu_270_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_61,
      Q => p_0_0_09481392_i_fu_270(6),
      R => '0'
    );
\p_0_0_09481392_i_fu_270_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_60,
      Q => p_0_0_09481392_i_fu_270(7),
      R => '0'
    );
\p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_09481392_i_load_reg_2285(0),
      Q => \p_0_0_09481392_i_load_reg_2285_reg[7]_0\(0)
    );
\p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_09481392_i_load_reg_2285(1),
      Q => \p_0_0_09481392_i_load_reg_2285_reg[7]_0\(1)
    );
\p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_09481392_i_load_reg_2285(2),
      Q => \p_0_0_09481392_i_load_reg_2285_reg[7]_0\(2)
    );
\p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_09481392_i_load_reg_2285(3),
      Q => \p_0_0_09481392_i_load_reg_2285_reg[7]_0\(3)
    );
\p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_09481392_i_load_reg_2285(4),
      Q => \p_0_0_09481392_i_load_reg_2285_reg[7]_0\(4)
    );
\p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_09481392_i_load_reg_2285(5),
      Q => \p_0_0_09481392_i_load_reg_2285_reg[7]_0\(5)
    );
\p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_09481392_i_load_reg_2285(6),
      Q => \p_0_0_09481392_i_load_reg_2285_reg[7]_0\(6)
    );
\p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_09481392_i_load_reg_2285(7),
      Q => \p_0_0_09481392_i_load_reg_2285_reg[7]_0\(7)
    );
\p_0_0_09481392_i_load_reg_2285_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_09481392_i_fu_270(0),
      Q => p_0_0_09481392_i_load_reg_2285(0),
      R => '0'
    );
\p_0_0_09481392_i_load_reg_2285_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_09481392_i_fu_270(1),
      Q => p_0_0_09481392_i_load_reg_2285(1),
      R => '0'
    );
\p_0_0_09481392_i_load_reg_2285_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_09481392_i_fu_270(2),
      Q => p_0_0_09481392_i_load_reg_2285(2),
      R => '0'
    );
\p_0_0_09481392_i_load_reg_2285_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_09481392_i_fu_270(3),
      Q => p_0_0_09481392_i_load_reg_2285(3),
      R => '0'
    );
\p_0_0_09481392_i_load_reg_2285_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_09481392_i_fu_270(4),
      Q => p_0_0_09481392_i_load_reg_2285(4),
      R => '0'
    );
\p_0_0_09481392_i_load_reg_2285_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_09481392_i_fu_270(5),
      Q => p_0_0_09481392_i_load_reg_2285(5),
      R => '0'
    );
\p_0_0_09481392_i_load_reg_2285_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_09481392_i_fu_270(6),
      Q => p_0_0_09481392_i_load_reg_2285(6),
      R => '0'
    );
\p_0_0_09481392_i_load_reg_2285_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_09481392_i_fu_270(7),
      Q => p_0_0_09481392_i_load_reg_2285(7),
      R => '0'
    );
\p_0_0_0948_114831494_i_fu_246_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => p_0_0_0948_114831494_i_fu_246(0),
      R => '0'
    );
\p_0_0_0948_114831494_i_fu_246_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => p_0_0_0948_114831494_i_fu_246(1),
      R => '0'
    );
\p_0_0_0948_114831494_i_fu_246_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => p_0_0_0948_114831494_i_fu_246(2),
      R => '0'
    );
\p_0_0_0948_114831494_i_fu_246_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => p_0_0_0948_114831494_i_fu_246(3),
      R => '0'
    );
\p_0_0_0948_114831494_i_fu_246_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => p_0_0_0948_114831494_i_fu_246(4),
      R => '0'
    );
\p_0_0_0948_114831494_i_fu_246_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => p_0_0_0948_114831494_i_fu_246(5),
      R => '0'
    );
\p_0_0_0948_114831494_i_fu_246_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => p_0_0_0948_114831494_i_fu_246(6),
      R => '0'
    );
\p_0_0_0948_114831494_i_fu_246_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => p_0_0_0948_114831494_i_fu_246(7),
      R => '0'
    );
\p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0948_114831494_i_load_reg_2258(0),
      Q => \p_0_0_0948_114831494_i_load_reg_2258_reg[7]_0\(0)
    );
\p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0948_114831494_i_load_reg_2258(1),
      Q => \p_0_0_0948_114831494_i_load_reg_2258_reg[7]_0\(1)
    );
\p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0948_114831494_i_load_reg_2258(2),
      Q => \p_0_0_0948_114831494_i_load_reg_2258_reg[7]_0\(2)
    );
\p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0948_114831494_i_load_reg_2258(3),
      Q => \p_0_0_0948_114831494_i_load_reg_2258_reg[7]_0\(3)
    );
\p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0948_114831494_i_load_reg_2258(4),
      Q => \p_0_0_0948_114831494_i_load_reg_2258_reg[7]_0\(4)
    );
\p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0948_114831494_i_load_reg_2258(5),
      Q => \p_0_0_0948_114831494_i_load_reg_2258_reg[7]_0\(5)
    );
\p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0948_114831494_i_load_reg_2258(6),
      Q => \p_0_0_0948_114831494_i_load_reg_2258_reg[7]_0\(6)
    );
\p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0948_114831494_i_load_reg_2258(7),
      Q => \p_0_0_0948_114831494_i_load_reg_2258_reg[7]_0\(7)
    );
\p_0_0_0948_114831494_i_load_reg_2258_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0948_114831494_i_fu_246(0),
      Q => p_0_0_0948_114831494_i_load_reg_2258(0),
      R => '0'
    );
\p_0_0_0948_114831494_i_load_reg_2258_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0948_114831494_i_fu_246(1),
      Q => p_0_0_0948_114831494_i_load_reg_2258(1),
      R => '0'
    );
\p_0_0_0948_114831494_i_load_reg_2258_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0948_114831494_i_fu_246(2),
      Q => p_0_0_0948_114831494_i_load_reg_2258(2),
      R => '0'
    );
\p_0_0_0948_114831494_i_load_reg_2258_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0948_114831494_i_fu_246(3),
      Q => p_0_0_0948_114831494_i_load_reg_2258(3),
      R => '0'
    );
\p_0_0_0948_114831494_i_load_reg_2258_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0948_114831494_i_fu_246(4),
      Q => p_0_0_0948_114831494_i_load_reg_2258(4),
      R => '0'
    );
\p_0_0_0948_114831494_i_load_reg_2258_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0948_114831494_i_fu_246(5),
      Q => p_0_0_0948_114831494_i_load_reg_2258(5),
      R => '0'
    );
\p_0_0_0948_114831494_i_load_reg_2258_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0948_114831494_i_fu_246(6),
      Q => p_0_0_0948_114831494_i_load_reg_2258(6),
      R => '0'
    );
\p_0_0_0948_114831494_i_load_reg_2258_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0948_114831494_i_fu_246(7),
      Q => p_0_0_0948_114831494_i_load_reg_2258(7),
      R => '0'
    );
\p_0_0_0948_21422_i_fu_282_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => p_0_0_0948_21422_i_fu_282(0),
      R => '0'
    );
\p_0_0_0948_21422_i_fu_282_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => p_0_0_0948_21422_i_fu_282(1),
      R => '0'
    );
\p_0_0_0948_21422_i_fu_282_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => p_0_0_0948_21422_i_fu_282(2),
      R => '0'
    );
\p_0_0_0948_21422_i_fu_282_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => p_0_0_0948_21422_i_fu_282(3),
      R => '0'
    );
\p_0_0_0948_21422_i_fu_282_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => p_0_0_0948_21422_i_fu_282(4),
      R => '0'
    );
\p_0_0_0948_21422_i_fu_282_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => p_0_0_0948_21422_i_fu_282(5),
      R => '0'
    );
\p_0_0_0948_21422_i_fu_282_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => p_0_0_0948_21422_i_fu_282(6),
      R => '0'
    );
\p_0_0_0948_21422_i_fu_282_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => p_0_0_0948_21422_i_fu_282(7),
      R => '0'
    );
\p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0948_21422_i_load_reg_2302(0),
      Q => \p_0_0_0948_21422_i_load_reg_2302_reg[7]_0\(0)
    );
\p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0948_21422_i_load_reg_2302(1),
      Q => \p_0_0_0948_21422_i_load_reg_2302_reg[7]_0\(1)
    );
\p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0948_21422_i_load_reg_2302(2),
      Q => \p_0_0_0948_21422_i_load_reg_2302_reg[7]_0\(2)
    );
\p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0948_21422_i_load_reg_2302(3),
      Q => \p_0_0_0948_21422_i_load_reg_2302_reg[7]_0\(3)
    );
\p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0948_21422_i_load_reg_2302(4),
      Q => \p_0_0_0948_21422_i_load_reg_2302_reg[7]_0\(4)
    );
\p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0948_21422_i_load_reg_2302(5),
      Q => \p_0_0_0948_21422_i_load_reg_2302_reg[7]_0\(5)
    );
\p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0948_21422_i_load_reg_2302(6),
      Q => \p_0_0_0948_21422_i_load_reg_2302_reg[7]_0\(6)
    );
\p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0948_21422_i_load_reg_2302(7),
      Q => \p_0_0_0948_21422_i_load_reg_2302_reg[7]_0\(7)
    );
\p_0_0_0948_21422_i_load_reg_2302_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0948_21422_i_fu_282(0),
      Q => p_0_0_0948_21422_i_load_reg_2302(0),
      R => '0'
    );
\p_0_0_0948_21422_i_load_reg_2302_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0948_21422_i_fu_282(1),
      Q => p_0_0_0948_21422_i_load_reg_2302(1),
      R => '0'
    );
\p_0_0_0948_21422_i_load_reg_2302_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0948_21422_i_fu_282(2),
      Q => p_0_0_0948_21422_i_load_reg_2302(2),
      R => '0'
    );
\p_0_0_0948_21422_i_load_reg_2302_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0948_21422_i_fu_282(3),
      Q => p_0_0_0948_21422_i_load_reg_2302(3),
      R => '0'
    );
\p_0_0_0948_21422_i_load_reg_2302_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0948_21422_i_fu_282(4),
      Q => p_0_0_0948_21422_i_load_reg_2302(4),
      R => '0'
    );
\p_0_0_0948_21422_i_load_reg_2302_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0948_21422_i_fu_282(5),
      Q => p_0_0_0948_21422_i_load_reg_2302(5),
      R => '0'
    );
\p_0_0_0948_21422_i_load_reg_2302_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0948_21422_i_fu_282(6),
      Q => p_0_0_0948_21422_i_load_reg_2302(6),
      R => '0'
    );
\p_0_0_0948_21422_i_load_reg_2302_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0948_21422_i_fu_282(7),
      Q => p_0_0_0948_21422_i_load_reg_2302(7),
      R => '0'
    );
\p_0_0_09491389_i_fu_266_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_107,
      Q => p_0_0_09491389_i_fu_266(0),
      R => '0'
    );
\p_0_0_09491389_i_fu_266_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_106,
      Q => p_0_0_09491389_i_fu_266(1),
      R => '0'
    );
\p_0_0_09491389_i_fu_266_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_105,
      Q => p_0_0_09491389_i_fu_266(2),
      R => '0'
    );
\p_0_0_09491389_i_fu_266_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_104,
      Q => p_0_0_09491389_i_fu_266(3),
      R => '0'
    );
\p_0_0_09491389_i_fu_266_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_103,
      Q => p_0_0_09491389_i_fu_266(4),
      R => '0'
    );
\p_0_0_09491389_i_fu_266_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_102,
      Q => p_0_0_09491389_i_fu_266(5),
      R => '0'
    );
\p_0_0_09491389_i_fu_266_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_101,
      Q => p_0_0_09491389_i_fu_266(6),
      R => '0'
    );
\p_0_0_09491389_i_fu_266_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_100,
      Q => p_0_0_09491389_i_fu_266(7),
      R => '0'
    );
\p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_09491389_i_load_reg_2280(0),
      Q => \p_0_0_09491389_i_load_reg_2280_reg[7]_0\(0)
    );
\p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_09491389_i_load_reg_2280(1),
      Q => \p_0_0_09491389_i_load_reg_2280_reg[7]_0\(1)
    );
\p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_09491389_i_load_reg_2280(2),
      Q => \p_0_0_09491389_i_load_reg_2280_reg[7]_0\(2)
    );
\p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_09491389_i_load_reg_2280(3),
      Q => \p_0_0_09491389_i_load_reg_2280_reg[7]_0\(3)
    );
\p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_09491389_i_load_reg_2280(4),
      Q => \p_0_0_09491389_i_load_reg_2280_reg[7]_0\(4)
    );
\p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_09491389_i_load_reg_2280(5),
      Q => \p_0_0_09491389_i_load_reg_2280_reg[7]_0\(5)
    );
\p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_09491389_i_load_reg_2280(6),
      Q => \p_0_0_09491389_i_load_reg_2280_reg[7]_0\(6)
    );
\p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_09491389_i_load_reg_2280(7),
      Q => \p_0_0_09491389_i_load_reg_2280_reg[7]_0\(7)
    );
\p_0_0_09491389_i_load_reg_2280_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_09491389_i_fu_266(0),
      Q => p_0_0_09491389_i_load_reg_2280(0),
      R => '0'
    );
\p_0_0_09491389_i_load_reg_2280_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_09491389_i_fu_266(1),
      Q => p_0_0_09491389_i_load_reg_2280(1),
      R => '0'
    );
\p_0_0_09491389_i_load_reg_2280_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_09491389_i_fu_266(2),
      Q => p_0_0_09491389_i_load_reg_2280(2),
      R => '0'
    );
\p_0_0_09491389_i_load_reg_2280_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_09491389_i_fu_266(3),
      Q => p_0_0_09491389_i_load_reg_2280(3),
      R => '0'
    );
\p_0_0_09491389_i_load_reg_2280_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_09491389_i_fu_266(4),
      Q => p_0_0_09491389_i_load_reg_2280(4),
      R => '0'
    );
\p_0_0_09491389_i_load_reg_2280_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_09491389_i_fu_266(5),
      Q => p_0_0_09491389_i_load_reg_2280(5),
      R => '0'
    );
\p_0_0_09491389_i_load_reg_2280_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_09491389_i_fu_266(6),
      Q => p_0_0_09491389_i_load_reg_2280(6),
      R => '0'
    );
\p_0_0_09491389_i_load_reg_2280_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_09491389_i_fu_266(7),
      Q => p_0_0_09491389_i_load_reg_2280(7),
      R => '0'
    );
\p_0_0_0949_114811492_i_fu_242_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_123,
      Q => p_0_0_0949_114811492_i_fu_242(0),
      R => '0'
    );
\p_0_0_0949_114811492_i_fu_242_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_122,
      Q => p_0_0_0949_114811492_i_fu_242(1),
      R => '0'
    );
\p_0_0_0949_114811492_i_fu_242_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_121,
      Q => p_0_0_0949_114811492_i_fu_242(2),
      R => '0'
    );
\p_0_0_0949_114811492_i_fu_242_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_120,
      Q => p_0_0_0949_114811492_i_fu_242(3),
      R => '0'
    );
\p_0_0_0949_114811492_i_fu_242_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_119,
      Q => p_0_0_0949_114811492_i_fu_242(4),
      R => '0'
    );
\p_0_0_0949_114811492_i_fu_242_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_118,
      Q => p_0_0_0949_114811492_i_fu_242(5),
      R => '0'
    );
\p_0_0_0949_114811492_i_fu_242_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_117,
      Q => p_0_0_0949_114811492_i_fu_242(6),
      R => '0'
    );
\p_0_0_0949_114811492_i_fu_242_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_116,
      Q => p_0_0_0949_114811492_i_fu_242(7),
      R => '0'
    );
\p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0949_114811492_i_load_reg_2253(0),
      Q => \p_0_0_0949_114811492_i_load_reg_2253_reg[7]_0\(0)
    );
\p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0949_114811492_i_load_reg_2253(1),
      Q => \p_0_0_0949_114811492_i_load_reg_2253_reg[7]_0\(1)
    );
\p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0949_114811492_i_load_reg_2253(2),
      Q => \p_0_0_0949_114811492_i_load_reg_2253_reg[7]_0\(2)
    );
\p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0949_114811492_i_load_reg_2253(3),
      Q => \p_0_0_0949_114811492_i_load_reg_2253_reg[7]_0\(3)
    );
\p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0949_114811492_i_load_reg_2253(4),
      Q => \p_0_0_0949_114811492_i_load_reg_2253_reg[7]_0\(4)
    );
\p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0949_114811492_i_load_reg_2253(5),
      Q => \p_0_0_0949_114811492_i_load_reg_2253_reg[7]_0\(5)
    );
\p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0949_114811492_i_load_reg_2253(6),
      Q => \p_0_0_0949_114811492_i_load_reg_2253_reg[7]_0\(6)
    );
\p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0949_114811492_i_load_reg_2253(7),
      Q => \p_0_0_0949_114811492_i_load_reg_2253_reg[7]_0\(7)
    );
\p_0_0_0949_114811492_i_load_reg_2253_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0949_114811492_i_fu_242(0),
      Q => p_0_0_0949_114811492_i_load_reg_2253(0),
      R => '0'
    );
\p_0_0_0949_114811492_i_load_reg_2253_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0949_114811492_i_fu_242(1),
      Q => p_0_0_0949_114811492_i_load_reg_2253(1),
      R => '0'
    );
\p_0_0_0949_114811492_i_load_reg_2253_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0949_114811492_i_fu_242(2),
      Q => p_0_0_0949_114811492_i_load_reg_2253(2),
      R => '0'
    );
\p_0_0_0949_114811492_i_load_reg_2253_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0949_114811492_i_fu_242(3),
      Q => p_0_0_0949_114811492_i_load_reg_2253(3),
      R => '0'
    );
\p_0_0_0949_114811492_i_load_reg_2253_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0949_114811492_i_fu_242(4),
      Q => p_0_0_0949_114811492_i_load_reg_2253(4),
      R => '0'
    );
\p_0_0_0949_114811492_i_load_reg_2253_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0949_114811492_i_fu_242(5),
      Q => p_0_0_0949_114811492_i_load_reg_2253(5),
      R => '0'
    );
\p_0_0_0949_114811492_i_load_reg_2253_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0949_114811492_i_fu_242(6),
      Q => p_0_0_0949_114811492_i_load_reg_2253(6),
      R => '0'
    );
\p_0_0_0949_114811492_i_load_reg_2253_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0949_114811492_i_fu_242(7),
      Q => p_0_0_0949_114811492_i_load_reg_2253(7),
      R => '0'
    );
\p_0_0_0949_21419_i_fu_278_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_99,
      Q => p_0_0_0949_21419_i_fu_278(0),
      R => '0'
    );
\p_0_0_0949_21419_i_fu_278_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_98,
      Q => p_0_0_0949_21419_i_fu_278(1),
      R => '0'
    );
\p_0_0_0949_21419_i_fu_278_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_97,
      Q => p_0_0_0949_21419_i_fu_278(2),
      R => '0'
    );
\p_0_0_0949_21419_i_fu_278_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_96,
      Q => p_0_0_0949_21419_i_fu_278(3),
      R => '0'
    );
\p_0_0_0949_21419_i_fu_278_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_95,
      Q => p_0_0_0949_21419_i_fu_278(4),
      R => '0'
    );
\p_0_0_0949_21419_i_fu_278_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_94,
      Q => p_0_0_0949_21419_i_fu_278(5),
      R => '0'
    );
\p_0_0_0949_21419_i_fu_278_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_93,
      Q => p_0_0_0949_21419_i_fu_278(6),
      R => '0'
    );
\p_0_0_0949_21419_i_fu_278_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_92,
      Q => p_0_0_0949_21419_i_fu_278(7),
      R => '0'
    );
\p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0949_21419_i_load_reg_2297(0),
      Q => \p_0_0_0949_21419_i_load_reg_2297_reg[7]_0\(0)
    );
\p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0949_21419_i_load_reg_2297(1),
      Q => \p_0_0_0949_21419_i_load_reg_2297_reg[7]_0\(1)
    );
\p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0949_21419_i_load_reg_2297(2),
      Q => \p_0_0_0949_21419_i_load_reg_2297_reg[7]_0\(2)
    );
\p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0949_21419_i_load_reg_2297(3),
      Q => \p_0_0_0949_21419_i_load_reg_2297_reg[7]_0\(3)
    );
\p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0949_21419_i_load_reg_2297(4),
      Q => \p_0_0_0949_21419_i_load_reg_2297_reg[7]_0\(4)
    );
\p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0949_21419_i_load_reg_2297(5),
      Q => \p_0_0_0949_21419_i_load_reg_2297_reg[7]_0\(5)
    );
\p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0949_21419_i_load_reg_2297(6),
      Q => \p_0_0_0949_21419_i_load_reg_2297_reg[7]_0\(6)
    );
\p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0949_21419_i_load_reg_2297(7),
      Q => \p_0_0_0949_21419_i_load_reg_2297_reg[7]_0\(7)
    );
\p_0_0_0949_21419_i_load_reg_2297_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0949_21419_i_fu_278(0),
      Q => p_0_0_0949_21419_i_load_reg_2297(0),
      R => '0'
    );
\p_0_0_0949_21419_i_load_reg_2297_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0949_21419_i_fu_278(1),
      Q => p_0_0_0949_21419_i_load_reg_2297(1),
      R => '0'
    );
\p_0_0_0949_21419_i_load_reg_2297_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0949_21419_i_fu_278(2),
      Q => p_0_0_0949_21419_i_load_reg_2297(2),
      R => '0'
    );
\p_0_0_0949_21419_i_load_reg_2297_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0949_21419_i_fu_278(3),
      Q => p_0_0_0949_21419_i_load_reg_2297(3),
      R => '0'
    );
\p_0_0_0949_21419_i_load_reg_2297_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0949_21419_i_fu_278(4),
      Q => p_0_0_0949_21419_i_load_reg_2297(4),
      R => '0'
    );
\p_0_0_0949_21419_i_load_reg_2297_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0949_21419_i_fu_278(5),
      Q => p_0_0_0949_21419_i_load_reg_2297(5),
      R => '0'
    );
\p_0_0_0949_21419_i_load_reg_2297_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0949_21419_i_fu_278(6),
      Q => p_0_0_0949_21419_i_load_reg_2297(6),
      R => '0'
    );
\p_0_0_0949_21419_i_load_reg_2297_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0949_21419_i_fu_278(7),
      Q => p_0_0_0949_21419_i_load_reg_2297(7),
      R => '0'
    );
\p_0_0_0949_21469_ph_i_reg_474[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln643_reg_2127,
      I3 => \icmp_ln633_reg_2123_reg_n_5_[0]\,
      O => p_0_0_0949_21469_ph_i_reg_474_1
    );
\p_0_0_0949_21469_ph_i_reg_474[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => cmp59_i_reg_545,
      I1 => icmp_ln643_reg_2127,
      I2 => \icmp_ln633_reg_2123_reg_n_5_[0]\,
      O => \^cmp59_i_reg_545_reg[0]\
    );
\p_0_0_0949_21469_ph_i_reg_474_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0949_21469_ph_i_reg_474_1,
      D => \p_0_0_0949_21469_ph_i_reg_474_reg[7]_0\(0),
      Q => p_0_0_0949_21469_ph_i_reg_474(0),
      R => '0'
    );
\p_0_0_0949_21469_ph_i_reg_474_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0949_21469_ph_i_reg_474_1,
      D => \p_0_0_0949_21469_ph_i_reg_474_reg[7]_0\(1),
      Q => p_0_0_0949_21469_ph_i_reg_474(1),
      R => '0'
    );
\p_0_0_0949_21469_ph_i_reg_474_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0949_21469_ph_i_reg_474_1,
      D => \p_0_0_0949_21469_ph_i_reg_474_reg[7]_0\(2),
      Q => p_0_0_0949_21469_ph_i_reg_474(2),
      R => '0'
    );
\p_0_0_0949_21469_ph_i_reg_474_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0949_21469_ph_i_reg_474_1,
      D => \p_0_0_0949_21469_ph_i_reg_474_reg[7]_0\(3),
      Q => p_0_0_0949_21469_ph_i_reg_474(3),
      R => '0'
    );
\p_0_0_0949_21469_ph_i_reg_474_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0949_21469_ph_i_reg_474_1,
      D => \p_0_0_0949_21469_ph_i_reg_474_reg[7]_0\(4),
      Q => p_0_0_0949_21469_ph_i_reg_474(4),
      R => '0'
    );
\p_0_0_0949_21469_ph_i_reg_474_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0949_21469_ph_i_reg_474_1,
      D => \p_0_0_0949_21469_ph_i_reg_474_reg[7]_0\(5),
      Q => p_0_0_0949_21469_ph_i_reg_474(5),
      R => '0'
    );
\p_0_0_0949_21469_ph_i_reg_474_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0949_21469_ph_i_reg_474_1,
      D => \p_0_0_0949_21469_ph_i_reg_474_reg[7]_0\(6),
      Q => p_0_0_0949_21469_ph_i_reg_474(6),
      R => '0'
    );
\p_0_0_0949_21469_ph_i_reg_474_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0949_21469_ph_i_reg_474_1,
      D => \p_0_0_0949_21469_ph_i_reg_474_reg[7]_0\(7),
      Q => p_0_0_0949_21469_ph_i_reg_474(7),
      R => '0'
    );
\p_0_0_09501386_i_fu_262_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_83,
      Q => p_0_0_09501386_i_fu_262(0),
      R => '0'
    );
\p_0_0_09501386_i_fu_262_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_82,
      Q => p_0_0_09501386_i_fu_262(1),
      R => '0'
    );
\p_0_0_09501386_i_fu_262_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_81,
      Q => p_0_0_09501386_i_fu_262(2),
      R => '0'
    );
\p_0_0_09501386_i_fu_262_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_80,
      Q => p_0_0_09501386_i_fu_262(3),
      R => '0'
    );
\p_0_0_09501386_i_fu_262_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_79,
      Q => p_0_0_09501386_i_fu_262(4),
      R => '0'
    );
\p_0_0_09501386_i_fu_262_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_78,
      Q => p_0_0_09501386_i_fu_262(5),
      R => '0'
    );
\p_0_0_09501386_i_fu_262_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_77,
      Q => p_0_0_09501386_i_fu_262(6),
      R => '0'
    );
\p_0_0_09501386_i_fu_262_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_76,
      Q => p_0_0_09501386_i_fu_262(7),
      R => '0'
    );
\p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_09501386_i_load_reg_2274(0),
      Q => \p_0_0_09501386_i_load_reg_2274_reg[7]_0\(0)
    );
\p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_09501386_i_load_reg_2274(1),
      Q => \p_0_0_09501386_i_load_reg_2274_reg[7]_0\(1)
    );
\p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_09501386_i_load_reg_2274(2),
      Q => \p_0_0_09501386_i_load_reg_2274_reg[7]_0\(2)
    );
\p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_09501386_i_load_reg_2274(3),
      Q => \p_0_0_09501386_i_load_reg_2274_reg[7]_0\(3)
    );
\p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_09501386_i_load_reg_2274(4),
      Q => \p_0_0_09501386_i_load_reg_2274_reg[7]_0\(4)
    );
\p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_09501386_i_load_reg_2274(5),
      Q => \p_0_0_09501386_i_load_reg_2274_reg[7]_0\(5)
    );
\p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_09501386_i_load_reg_2274(6),
      Q => \p_0_0_09501386_i_load_reg_2274_reg[7]_0\(6)
    );
\p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_09501386_i_load_reg_2274(7),
      Q => \p_0_0_09501386_i_load_reg_2274_reg[7]_0\(7)
    );
\p_0_0_09501386_i_load_reg_2274_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_09501386_i_fu_262(0),
      Q => p_0_0_09501386_i_load_reg_2274(0),
      R => '0'
    );
\p_0_0_09501386_i_load_reg_2274_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_09501386_i_fu_262(1),
      Q => p_0_0_09501386_i_load_reg_2274(1),
      R => '0'
    );
\p_0_0_09501386_i_load_reg_2274_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_09501386_i_fu_262(2),
      Q => p_0_0_09501386_i_load_reg_2274(2),
      R => '0'
    );
\p_0_0_09501386_i_load_reg_2274_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_09501386_i_fu_262(3),
      Q => p_0_0_09501386_i_load_reg_2274(3),
      R => '0'
    );
\p_0_0_09501386_i_load_reg_2274_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_09501386_i_fu_262(4),
      Q => p_0_0_09501386_i_load_reg_2274(4),
      R => '0'
    );
\p_0_0_09501386_i_load_reg_2274_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_09501386_i_fu_262(5),
      Q => p_0_0_09501386_i_load_reg_2274(5),
      R => '0'
    );
\p_0_0_09501386_i_load_reg_2274_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_09501386_i_fu_262(6),
      Q => p_0_0_09501386_i_load_reg_2274(6),
      R => '0'
    );
\p_0_0_09501386_i_load_reg_2274_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_09501386_i_fu_262(7),
      Q => p_0_0_09501386_i_load_reg_2274(7),
      R => '0'
    );
\p_0_0_0950_114791490_i_fu_238_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => p_0_0_0950_114791490_i_fu_238(0),
      R => '0'
    );
\p_0_0_0950_114791490_i_fu_238_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => p_0_0_0950_114791490_i_fu_238(1),
      R => '0'
    );
\p_0_0_0950_114791490_i_fu_238_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => p_0_0_0950_114791490_i_fu_238(2),
      R => '0'
    );
\p_0_0_0950_114791490_i_fu_238_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => p_0_0_0950_114791490_i_fu_238(3),
      R => '0'
    );
\p_0_0_0950_114791490_i_fu_238_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => p_0_0_0950_114791490_i_fu_238(4),
      R => '0'
    );
\p_0_0_0950_114791490_i_fu_238_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => p_0_0_0950_114791490_i_fu_238(5),
      R => '0'
    );
\p_0_0_0950_114791490_i_fu_238_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => p_0_0_0950_114791490_i_fu_238(6),
      R => '0'
    );
\p_0_0_0950_114791490_i_fu_238_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => p_0_0_0950_114791490_i_fu_238(7),
      R => '0'
    );
\p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0950_114791490_i_load_reg_2247(0),
      Q => \p_0_0_0950_114791490_i_load_reg_2247_reg[7]_0\(0)
    );
\p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0950_114791490_i_load_reg_2247(1),
      Q => \p_0_0_0950_114791490_i_load_reg_2247_reg[7]_0\(1)
    );
\p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0950_114791490_i_load_reg_2247(2),
      Q => \p_0_0_0950_114791490_i_load_reg_2247_reg[7]_0\(2)
    );
\p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0950_114791490_i_load_reg_2247(3),
      Q => \p_0_0_0950_114791490_i_load_reg_2247_reg[7]_0\(3)
    );
\p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0950_114791490_i_load_reg_2247(4),
      Q => \p_0_0_0950_114791490_i_load_reg_2247_reg[7]_0\(4)
    );
\p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0950_114791490_i_load_reg_2247(5),
      Q => \p_0_0_0950_114791490_i_load_reg_2247_reg[7]_0\(5)
    );
\p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0950_114791490_i_load_reg_2247(6),
      Q => \p_0_0_0950_114791490_i_load_reg_2247_reg[7]_0\(6)
    );
\p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0950_114791490_i_load_reg_2247(7),
      Q => \p_0_0_0950_114791490_i_load_reg_2247_reg[7]_0\(7)
    );
\p_0_0_0950_114791490_i_load_reg_2247_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0950_114791490_i_fu_238(0),
      Q => p_0_0_0950_114791490_i_load_reg_2247(0),
      R => '0'
    );
\p_0_0_0950_114791490_i_load_reg_2247_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0950_114791490_i_fu_238(1),
      Q => p_0_0_0950_114791490_i_load_reg_2247(1),
      R => '0'
    );
\p_0_0_0950_114791490_i_load_reg_2247_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0950_114791490_i_fu_238(2),
      Q => p_0_0_0950_114791490_i_load_reg_2247(2),
      R => '0'
    );
\p_0_0_0950_114791490_i_load_reg_2247_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0950_114791490_i_fu_238(3),
      Q => p_0_0_0950_114791490_i_load_reg_2247(3),
      R => '0'
    );
\p_0_0_0950_114791490_i_load_reg_2247_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0950_114791490_i_fu_238(4),
      Q => p_0_0_0950_114791490_i_load_reg_2247(4),
      R => '0'
    );
\p_0_0_0950_114791490_i_load_reg_2247_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0950_114791490_i_fu_238(5),
      Q => p_0_0_0950_114791490_i_load_reg_2247(5),
      R => '0'
    );
\p_0_0_0950_114791490_i_load_reg_2247_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0950_114791490_i_fu_238(6),
      Q => p_0_0_0950_114791490_i_load_reg_2247(6),
      R => '0'
    );
\p_0_0_0950_114791490_i_load_reg_2247_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0950_114791490_i_fu_238(7),
      Q => p_0_0_0950_114791490_i_load_reg_2247(7),
      R => '0'
    );
\p_0_0_0950_21416_i_fu_274_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => p_0_0_0950_21416_i_fu_274(0),
      R => '0'
    );
\p_0_0_0950_21416_i_fu_274_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => p_0_0_0950_21416_i_fu_274(1),
      R => '0'
    );
\p_0_0_0950_21416_i_fu_274_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => p_0_0_0950_21416_i_fu_274(2),
      R => '0'
    );
\p_0_0_0950_21416_i_fu_274_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => p_0_0_0950_21416_i_fu_274(3),
      R => '0'
    );
\p_0_0_0950_21416_i_fu_274_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => p_0_0_0950_21416_i_fu_274(4),
      R => '0'
    );
\p_0_0_0950_21416_i_fu_274_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => p_0_0_0950_21416_i_fu_274(5),
      R => '0'
    );
\p_0_0_0950_21416_i_fu_274_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => p_0_0_0950_21416_i_fu_274(6),
      R => '0'
    );
\p_0_0_0950_21416_i_fu_274_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_09481392_i_fu_270_3,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => p_0_0_0950_21416_i_fu_274(7),
      R => '0'
    );
\p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0950_21416_i_load_reg_2291(0),
      Q => \p_0_0_0950_21416_i_load_reg_2291_reg[7]_0\(0)
    );
\p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0950_21416_i_load_reg_2291(1),
      Q => \p_0_0_0950_21416_i_load_reg_2291_reg[7]_0\(1)
    );
\p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0950_21416_i_load_reg_2291(2),
      Q => \p_0_0_0950_21416_i_load_reg_2291_reg[7]_0\(2)
    );
\p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0950_21416_i_load_reg_2291(3),
      Q => \p_0_0_0950_21416_i_load_reg_2291_reg[7]_0\(3)
    );
\p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0950_21416_i_load_reg_2291(4),
      Q => \p_0_0_0950_21416_i_load_reg_2291_reg[7]_0\(4)
    );
\p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0950_21416_i_load_reg_2291(5),
      Q => \p_0_0_0950_21416_i_load_reg_2291_reg[7]_0\(5)
    );
\p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0950_21416_i_load_reg_2291(6),
      Q => \p_0_0_0950_21416_i_load_reg_2291_reg[7]_0\(6)
    );
\p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0950_21416_i_load_reg_2291(7),
      Q => \p_0_0_0950_21416_i_load_reg_2291_reg[7]_0\(7)
    );
\p_0_0_0950_21416_i_load_reg_2291_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0950_21416_i_fu_274(0),
      Q => p_0_0_0950_21416_i_load_reg_2291(0),
      R => '0'
    );
\p_0_0_0950_21416_i_load_reg_2291_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0950_21416_i_fu_274(1),
      Q => p_0_0_0950_21416_i_load_reg_2291(1),
      R => '0'
    );
\p_0_0_0950_21416_i_load_reg_2291_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0950_21416_i_fu_274(2),
      Q => p_0_0_0950_21416_i_load_reg_2291(2),
      R => '0'
    );
\p_0_0_0950_21416_i_load_reg_2291_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0950_21416_i_fu_274(3),
      Q => p_0_0_0950_21416_i_load_reg_2291(3),
      R => '0'
    );
\p_0_0_0950_21416_i_load_reg_2291_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0950_21416_i_fu_274(4),
      Q => p_0_0_0950_21416_i_load_reg_2291(4),
      R => '0'
    );
\p_0_0_0950_21416_i_load_reg_2291_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0950_21416_i_fu_274(5),
      Q => p_0_0_0950_21416_i_load_reg_2291(5),
      R => '0'
    );
\p_0_0_0950_21416_i_load_reg_2291_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0950_21416_i_fu_274(6),
      Q => p_0_0_0950_21416_i_load_reg_2291(6),
      R => '0'
    );
\p_0_0_0950_21416_i_load_reg_2291_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0950_21416_i_fu_274(7),
      Q => p_0_0_0950_21416_i_load_reg_2291(7),
      R => '0'
    );
\p_0_0_0_0_09081497_i_fu_250_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_59,
      Q => p_0_0_0_0_09081497_i_fu_250(0),
      R => '0'
    );
\p_0_0_0_0_09081497_i_fu_250_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_58,
      Q => p_0_0_0_0_09081497_i_fu_250(1),
      R => '0'
    );
\p_0_0_0_0_09081497_i_fu_250_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_57,
      Q => p_0_0_0_0_09081497_i_fu_250(2),
      R => '0'
    );
\p_0_0_0_0_09081497_i_fu_250_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_56,
      Q => p_0_0_0_0_09081497_i_fu_250(3),
      R => '0'
    );
\p_0_0_0_0_09081497_i_fu_250_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_55,
      Q => p_0_0_0_0_09081497_i_fu_250(4),
      R => '0'
    );
\p_0_0_0_0_09081497_i_fu_250_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_54,
      Q => p_0_0_0_0_09081497_i_fu_250(5),
      R => '0'
    );
\p_0_0_0_0_09081497_i_fu_250_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => p_0_0_0_0_09081497_i_fu_250(6),
      R => '0'
    );
\p_0_0_0_0_09081497_i_fu_250_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => p_0_0_0_0_09081497_i_fu_250(7),
      R => '0'
    );
\p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0_0_09081497_i_load_reg_2264(0),
      Q => \p_0_0_0_0_09081497_i_load_reg_2264_reg[7]_0\(0)
    );
\p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0_0_09081497_i_load_reg_2264(1),
      Q => \p_0_0_0_0_09081497_i_load_reg_2264_reg[7]_0\(1)
    );
\p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0_0_09081497_i_load_reg_2264(2),
      Q => \p_0_0_0_0_09081497_i_load_reg_2264_reg[7]_0\(2)
    );
\p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0_0_09081497_i_load_reg_2264(3),
      Q => \p_0_0_0_0_09081497_i_load_reg_2264_reg[7]_0\(3)
    );
\p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0_0_09081497_i_load_reg_2264(4),
      Q => \p_0_0_0_0_09081497_i_load_reg_2264_reg[7]_0\(4)
    );
\p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0_0_09081497_i_load_reg_2264(5),
      Q => \p_0_0_0_0_09081497_i_load_reg_2264_reg[7]_0\(5)
    );
\p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0_0_09081497_i_load_reg_2264(6),
      Q => \p_0_0_0_0_09081497_i_load_reg_2264_reg[7]_0\(6)
    );
\p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0_0_09081497_i_load_reg_2264(7),
      Q => \p_0_0_0_0_09081497_i_load_reg_2264_reg[7]_0\(7)
    );
\p_0_0_0_0_09081497_i_load_reg_2264_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0_0_09081497_i_fu_250(0),
      Q => p_0_0_0_0_09081497_i_load_reg_2264(0),
      R => '0'
    );
\p_0_0_0_0_09081497_i_load_reg_2264_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0_0_09081497_i_fu_250(1),
      Q => p_0_0_0_0_09081497_i_load_reg_2264(1),
      R => '0'
    );
\p_0_0_0_0_09081497_i_load_reg_2264_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0_0_09081497_i_fu_250(2),
      Q => p_0_0_0_0_09081497_i_load_reg_2264(2),
      R => '0'
    );
\p_0_0_0_0_09081497_i_load_reg_2264_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0_0_09081497_i_fu_250(3),
      Q => p_0_0_0_0_09081497_i_load_reg_2264(3),
      R => '0'
    );
\p_0_0_0_0_09081497_i_load_reg_2264_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0_0_09081497_i_fu_250(4),
      Q => p_0_0_0_0_09081497_i_load_reg_2264(4),
      R => '0'
    );
\p_0_0_0_0_09081497_i_load_reg_2264_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0_0_09081497_i_fu_250(5),
      Q => p_0_0_0_0_09081497_i_load_reg_2264(5),
      R => '0'
    );
\p_0_0_0_0_09081497_i_load_reg_2264_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0_0_09081497_i_fu_250(6),
      Q => p_0_0_0_0_09081497_i_load_reg_2264(6),
      R => '0'
    );
\p_0_0_0_0_09081497_i_load_reg_2264_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0_0_09081497_i_fu_250(7),
      Q => p_0_0_0_0_09081497_i_load_reg_2264(7),
      R => '0'
    );
\p_0_0_0_0_09141485_i_fu_226_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_91,
      Q => p_0_0_0_0_09141485_i_fu_226(0),
      R => '0'
    );
\p_0_0_0_0_09141485_i_fu_226_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_90,
      Q => p_0_0_0_0_09141485_i_fu_226(1),
      R => '0'
    );
\p_0_0_0_0_09141485_i_fu_226_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_89,
      Q => p_0_0_0_0_09141485_i_fu_226(2),
      R => '0'
    );
\p_0_0_0_0_09141485_i_fu_226_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_88,
      Q => p_0_0_0_0_09141485_i_fu_226(3),
      R => '0'
    );
\p_0_0_0_0_09141485_i_fu_226_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_87,
      Q => p_0_0_0_0_09141485_i_fu_226(4),
      R => '0'
    );
\p_0_0_0_0_09141485_i_fu_226_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_86,
      Q => p_0_0_0_0_09141485_i_fu_226(5),
      R => '0'
    );
\p_0_0_0_0_09141485_i_fu_226_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_85,
      Q => p_0_0_0_0_09141485_i_fu_226(6),
      R => '0'
    );
\p_0_0_0_0_09141485_i_fu_226_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_84,
      Q => p_0_0_0_0_09141485_i_fu_226(7),
      R => '0'
    );
\p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0_0_09141485_i_load_reg_2237(0),
      Q => \p_0_0_0_0_09141485_i_load_reg_2237_reg[7]_0\(0)
    );
\p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0_0_09141485_i_load_reg_2237(1),
      Q => \p_0_0_0_0_09141485_i_load_reg_2237_reg[7]_0\(1)
    );
\p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0_0_09141485_i_load_reg_2237(2),
      Q => \p_0_0_0_0_09141485_i_load_reg_2237_reg[7]_0\(2)
    );
\p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0_0_09141485_i_load_reg_2237(3),
      Q => \p_0_0_0_0_09141485_i_load_reg_2237_reg[7]_0\(3)
    );
\p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0_0_09141485_i_load_reg_2237(4),
      Q => \p_0_0_0_0_09141485_i_load_reg_2237_reg[7]_0\(4)
    );
\p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0_0_09141485_i_load_reg_2237(5),
      Q => \p_0_0_0_0_09141485_i_load_reg_2237_reg[7]_0\(5)
    );
\p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0_0_09141485_i_load_reg_2237(6),
      Q => \p_0_0_0_0_09141485_i_load_reg_2237_reg[7]_0\(6)
    );
\p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_0_0_0_09141485_i_load_reg_2237(7),
      Q => \p_0_0_0_0_09141485_i_load_reg_2237_reg[7]_0\(7)
    );
\p_0_0_0_0_09141485_i_load_reg_2237_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0_0_09141485_i_fu_226(0),
      Q => p_0_0_0_0_09141485_i_load_reg_2237(0),
      R => '0'
    );
\p_0_0_0_0_09141485_i_load_reg_2237_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0_0_09141485_i_fu_226(1),
      Q => p_0_0_0_0_09141485_i_load_reg_2237(1),
      R => '0'
    );
\p_0_0_0_0_09141485_i_load_reg_2237_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0_0_09141485_i_fu_226(2),
      Q => p_0_0_0_0_09141485_i_load_reg_2237(2),
      R => '0'
    );
\p_0_0_0_0_09141485_i_load_reg_2237_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0_0_09141485_i_fu_226(3),
      Q => p_0_0_0_0_09141485_i_load_reg_2237(3),
      R => '0'
    );
\p_0_0_0_0_09141485_i_load_reg_2237_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0_0_09141485_i_fu_226(4),
      Q => p_0_0_0_0_09141485_i_load_reg_2237(4),
      R => '0'
    );
\p_0_0_0_0_09141485_i_load_reg_2237_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0_0_09141485_i_fu_226(5),
      Q => p_0_0_0_0_09141485_i_load_reg_2237(5),
      R => '0'
    );
\p_0_0_0_0_09141485_i_load_reg_2237_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0_0_09141485_i_fu_226(6),
      Q => p_0_0_0_0_09141485_i_load_reg_2237(6),
      R => '0'
    );
\p_0_0_0_0_09141485_i_load_reg_2237_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_0_0_0_09141485_i_fu_226(7),
      Q => p_0_0_0_0_09141485_i_load_reg_2237(7),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_fu_124[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_loop_exit_ready_pp0_iter6_reg,
      I2 => Q(1),
      I3 => \icmp_ln633_reg_2123_pp0_iter5_reg_reg_n_5_[0]\,
      O => E(0)
    );
\p_0_1_0_0_09091499_i_fu_254_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091499_i_fu_254_0,
      D => flow_control_loop_pipe_sequential_init_U_n_131,
      Q => p_0_1_0_0_09091499_i_fu_254(0),
      R => '0'
    );
\p_0_1_0_0_09091499_i_fu_254_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091499_i_fu_254_0,
      D => flow_control_loop_pipe_sequential_init_U_n_130,
      Q => p_0_1_0_0_09091499_i_fu_254(1),
      R => '0'
    );
\p_0_1_0_0_09091499_i_fu_254_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091499_i_fu_254_0,
      D => flow_control_loop_pipe_sequential_init_U_n_129,
      Q => p_0_1_0_0_09091499_i_fu_254(2),
      R => '0'
    );
\p_0_1_0_0_09091499_i_fu_254_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091499_i_fu_254_0,
      D => flow_control_loop_pipe_sequential_init_U_n_128,
      Q => p_0_1_0_0_09091499_i_fu_254(3),
      R => '0'
    );
\p_0_1_0_0_09091499_i_fu_254_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091499_i_fu_254_0,
      D => flow_control_loop_pipe_sequential_init_U_n_127,
      Q => p_0_1_0_0_09091499_i_fu_254(4),
      R => '0'
    );
\p_0_1_0_0_09091499_i_fu_254_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091499_i_fu_254_0,
      D => flow_control_loop_pipe_sequential_init_U_n_126,
      Q => p_0_1_0_0_09091499_i_fu_254(5),
      R => '0'
    );
\p_0_1_0_0_09091499_i_fu_254_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091499_i_fu_254_0,
      D => flow_control_loop_pipe_sequential_init_U_n_125,
      Q => p_0_1_0_0_09091499_i_fu_254(6),
      R => '0'
    );
\p_0_1_0_0_09091499_i_fu_254_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091499_i_fu_254_0,
      D => flow_control_loop_pipe_sequential_init_U_n_124,
      Q => p_0_1_0_0_09091499_i_fu_254(7),
      R => '0'
    );
\p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_1_0_0_09091499_i_load_reg_2177(0),
      Q => D(0)
    );
\p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_1_0_0_09091499_i_load_reg_2177(1),
      Q => D(1)
    );
\p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_1_0_0_09091499_i_load_reg_2177(2),
      Q => D(2)
    );
\p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_1_0_0_09091499_i_load_reg_2177(3),
      Q => D(3)
    );
\p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_1_0_0_09091499_i_load_reg_2177(4),
      Q => D(4)
    );
\p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_1_0_0_09091499_i_load_reg_2177(5),
      Q => D(5)
    );
\p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_1_0_0_09091499_i_load_reg_2177(6),
      Q => D(6)
    );
\p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg_reg[7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_1_0_0_09091499_i_load_reg_2177(7),
      Q => D(7)
    );
\p_0_1_0_0_09091499_i_load_reg_2177_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => p_0_1_0_0_09091499_i_fu_254(0),
      Q => p_0_1_0_0_09091499_i_load_reg_2177(0),
      R => '0'
    );
\p_0_1_0_0_09091499_i_load_reg_2177_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => p_0_1_0_0_09091499_i_fu_254(1),
      Q => p_0_1_0_0_09091499_i_load_reg_2177(1),
      R => '0'
    );
\p_0_1_0_0_09091499_i_load_reg_2177_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => p_0_1_0_0_09091499_i_fu_254(2),
      Q => p_0_1_0_0_09091499_i_load_reg_2177(2),
      R => '0'
    );
\p_0_1_0_0_09091499_i_load_reg_2177_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => p_0_1_0_0_09091499_i_fu_254(3),
      Q => p_0_1_0_0_09091499_i_load_reg_2177(3),
      R => '0'
    );
\p_0_1_0_0_09091499_i_load_reg_2177_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => p_0_1_0_0_09091499_i_fu_254(4),
      Q => p_0_1_0_0_09091499_i_load_reg_2177(4),
      R => '0'
    );
\p_0_1_0_0_09091499_i_load_reg_2177_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => p_0_1_0_0_09091499_i_fu_254(5),
      Q => p_0_1_0_0_09091499_i_load_reg_2177(5),
      R => '0'
    );
\p_0_1_0_0_09091499_i_load_reg_2177_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => p_0_1_0_0_09091499_i_fu_254(6),
      Q => p_0_1_0_0_09091499_i_load_reg_2177(6),
      R => '0'
    );
\p_0_1_0_0_09091499_i_load_reg_2177_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => p_0_1_0_0_09091499_i_fu_254(7),
      Q => p_0_1_0_0_09091499_i_load_reg_2177(7),
      R => '0'
    );
\p_0_1_0_0_09151487_i_fu_230_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091499_i_fu_254_0,
      D => flow_control_loop_pipe_sequential_init_U_n_115,
      Q => p_0_1_0_0_09151487_i_fu_230(0),
      R => '0'
    );
\p_0_1_0_0_09151487_i_fu_230_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091499_i_fu_254_0,
      D => flow_control_loop_pipe_sequential_init_U_n_114,
      Q => p_0_1_0_0_09151487_i_fu_230(1),
      R => '0'
    );
\p_0_1_0_0_09151487_i_fu_230_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091499_i_fu_254_0,
      D => flow_control_loop_pipe_sequential_init_U_n_113,
      Q => p_0_1_0_0_09151487_i_fu_230(2),
      R => '0'
    );
\p_0_1_0_0_09151487_i_fu_230_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091499_i_fu_254_0,
      D => flow_control_loop_pipe_sequential_init_U_n_112,
      Q => p_0_1_0_0_09151487_i_fu_230(3),
      R => '0'
    );
\p_0_1_0_0_09151487_i_fu_230_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091499_i_fu_254_0,
      D => flow_control_loop_pipe_sequential_init_U_n_111,
      Q => p_0_1_0_0_09151487_i_fu_230(4),
      R => '0'
    );
\p_0_1_0_0_09151487_i_fu_230_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091499_i_fu_254_0,
      D => flow_control_loop_pipe_sequential_init_U_n_110,
      Q => p_0_1_0_0_09151487_i_fu_230(5),
      R => '0'
    );
\p_0_1_0_0_09151487_i_fu_230_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091499_i_fu_254_0,
      D => flow_control_loop_pipe_sequential_init_U_n_109,
      Q => p_0_1_0_0_09151487_i_fu_230(6),
      R => '0'
    );
\p_0_1_0_0_09151487_i_fu_230_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_1_0_0_09091499_i_fu_254_0,
      D => flow_control_loop_pipe_sequential_init_U_n_108,
      Q => p_0_1_0_0_09151487_i_fu_230(7),
      R => '0'
    );
\p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[0]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_1_0_0_09151487_i_load_reg_2170(0),
      Q => \p_0_1_0_0_09151487_i_load_reg_2170_reg[7]_0\(0)
    );
\p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[1]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_1_0_0_09151487_i_load_reg_2170(1),
      Q => \p_0_1_0_0_09151487_i_load_reg_2170_reg[7]_0\(1)
    );
\p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[2]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_1_0_0_09151487_i_load_reg_2170(2),
      Q => \p_0_1_0_0_09151487_i_load_reg_2170_reg[7]_0\(2)
    );
\p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[3]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_1_0_0_09151487_i_load_reg_2170(3),
      Q => \p_0_1_0_0_09151487_i_load_reg_2170_reg[7]_0\(3)
    );
\p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[4]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_1_0_0_09151487_i_load_reg_2170(4),
      Q => \p_0_1_0_0_09151487_i_load_reg_2170_reg[7]_0\(4)
    );
\p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[5]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_1_0_0_09151487_i_load_reg_2170(5),
      Q => \p_0_1_0_0_09151487_i_load_reg_2170_reg[7]_0\(5)
    );
\p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[6]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_1_0_0_09151487_i_load_reg_2170(6),
      Q => \p_0_1_0_0_09151487_i_load_reg_2170_reg[7]_0\(6)
    );
\p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg_reg[7]_srl4\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_1_0_0_09151487_i_load_reg_2170(7),
      Q => \p_0_1_0_0_09151487_i_load_reg_2170_reg[7]_0\(7)
    );
\p_0_1_0_0_09151487_i_load_reg_2170_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => p_0_1_0_0_09151487_i_fu_230(0),
      Q => p_0_1_0_0_09151487_i_load_reg_2170(0),
      R => '0'
    );
\p_0_1_0_0_09151487_i_load_reg_2170_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => p_0_1_0_0_09151487_i_fu_230(1),
      Q => p_0_1_0_0_09151487_i_load_reg_2170(1),
      R => '0'
    );
\p_0_1_0_0_09151487_i_load_reg_2170_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => p_0_1_0_0_09151487_i_fu_230(2),
      Q => p_0_1_0_0_09151487_i_load_reg_2170(2),
      R => '0'
    );
\p_0_1_0_0_09151487_i_load_reg_2170_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => p_0_1_0_0_09151487_i_fu_230(3),
      Q => p_0_1_0_0_09151487_i_load_reg_2170(3),
      R => '0'
    );
\p_0_1_0_0_09151487_i_load_reg_2170_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => p_0_1_0_0_09151487_i_fu_230(4),
      Q => p_0_1_0_0_09151487_i_load_reg_2170(4),
      R => '0'
    );
\p_0_1_0_0_09151487_i_load_reg_2170_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => p_0_1_0_0_09151487_i_fu_230(5),
      Q => p_0_1_0_0_09151487_i_load_reg_2170(5),
      R => '0'
    );
\p_0_1_0_0_09151487_i_load_reg_2170_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => p_0_1_0_0_09151487_i_fu_230(6),
      Q => p_0_1_0_0_09151487_i_load_reg_2170(6),
      R => '0'
    );
\p_0_1_0_0_09151487_i_load_reg_2170_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_condition_338,
      D => p_0_1_0_0_09151487_i_fu_230(7),
      Q => p_0_1_0_0_09151487_i_load_reg_2170(7),
      R => '0'
    );
\p_0_2_0_0_09101501_i_fu_258_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => p_0_2_0_0_09101501_i_fu_258(0),
      R => '0'
    );
\p_0_2_0_0_09101501_i_fu_258_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => p_0_2_0_0_09101501_i_fu_258(1),
      R => '0'
    );
\p_0_2_0_0_09101501_i_fu_258_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => p_0_2_0_0_09101501_i_fu_258(2),
      R => '0'
    );
\p_0_2_0_0_09101501_i_fu_258_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => p_0_2_0_0_09101501_i_fu_258(3),
      R => '0'
    );
\p_0_2_0_0_09101501_i_fu_258_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => p_0_2_0_0_09101501_i_fu_258(4),
      R => '0'
    );
\p_0_2_0_0_09101501_i_fu_258_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => p_0_2_0_0_09101501_i_fu_258(5),
      R => '0'
    );
\p_0_2_0_0_09101501_i_fu_258_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => p_0_2_0_0_09101501_i_fu_258(6),
      R => '0'
    );
\p_0_2_0_0_09101501_i_fu_258_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => p_0_2_0_0_09101501_i_fu_258(7),
      R => '0'
    );
\p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_2_0_0_09101501_i_load_reg_2269(0),
      Q => \p_0_2_0_0_09101501_i_load_reg_2269_reg[7]_0\(0)
    );
\p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_2_0_0_09101501_i_load_reg_2269(1),
      Q => \p_0_2_0_0_09101501_i_load_reg_2269_reg[7]_0\(1)
    );
\p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_2_0_0_09101501_i_load_reg_2269(2),
      Q => \p_0_2_0_0_09101501_i_load_reg_2269_reg[7]_0\(2)
    );
\p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_2_0_0_09101501_i_load_reg_2269(3),
      Q => \p_0_2_0_0_09101501_i_load_reg_2269_reg[7]_0\(3)
    );
\p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_2_0_0_09101501_i_load_reg_2269(4),
      Q => \p_0_2_0_0_09101501_i_load_reg_2269_reg[7]_0\(4)
    );
\p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_2_0_0_09101501_i_load_reg_2269(5),
      Q => \p_0_2_0_0_09101501_i_load_reg_2269_reg[7]_0\(5)
    );
\p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_2_0_0_09101501_i_load_reg_2269(6),
      Q => \p_0_2_0_0_09101501_i_load_reg_2269_reg[7]_0\(6)
    );
\p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_2_0_0_09101501_i_load_reg_2269(7),
      Q => \p_0_2_0_0_09101501_i_load_reg_2269_reg[7]_0\(7)
    );
\p_0_2_0_0_09101501_i_load_reg_2269_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_2_0_0_09101501_i_fu_258(0),
      Q => p_0_2_0_0_09101501_i_load_reg_2269(0),
      R => '0'
    );
\p_0_2_0_0_09101501_i_load_reg_2269_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_2_0_0_09101501_i_fu_258(1),
      Q => p_0_2_0_0_09101501_i_load_reg_2269(1),
      R => '0'
    );
\p_0_2_0_0_09101501_i_load_reg_2269_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_2_0_0_09101501_i_fu_258(2),
      Q => p_0_2_0_0_09101501_i_load_reg_2269(2),
      R => '0'
    );
\p_0_2_0_0_09101501_i_load_reg_2269_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_2_0_0_09101501_i_fu_258(3),
      Q => p_0_2_0_0_09101501_i_load_reg_2269(3),
      R => '0'
    );
\p_0_2_0_0_09101501_i_load_reg_2269_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_2_0_0_09101501_i_fu_258(4),
      Q => p_0_2_0_0_09101501_i_load_reg_2269(4),
      R => '0'
    );
\p_0_2_0_0_09101501_i_load_reg_2269_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_2_0_0_09101501_i_fu_258(5),
      Q => p_0_2_0_0_09101501_i_load_reg_2269(5),
      R => '0'
    );
\p_0_2_0_0_09101501_i_load_reg_2269_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_2_0_0_09101501_i_fu_258(6),
      Q => p_0_2_0_0_09101501_i_load_reg_2269(6),
      R => '0'
    );
\p_0_2_0_0_09101501_i_load_reg_2269_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_2_0_0_09101501_i_fu_258(7),
      Q => p_0_2_0_0_09101501_i_load_reg_2269(7),
      R => '0'
    );
\p_0_2_0_0_09161489_i_fu_234_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_75,
      Q => p_0_2_0_0_09161489_i_fu_234(0),
      R => '0'
    );
\p_0_2_0_0_09161489_i_fu_234_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_74,
      Q => p_0_2_0_0_09161489_i_fu_234(1),
      R => '0'
    );
\p_0_2_0_0_09161489_i_fu_234_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_73,
      Q => p_0_2_0_0_09161489_i_fu_234(2),
      R => '0'
    );
\p_0_2_0_0_09161489_i_fu_234_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_72,
      Q => p_0_2_0_0_09161489_i_fu_234(3),
      R => '0'
    );
\p_0_2_0_0_09161489_i_fu_234_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_71,
      Q => p_0_2_0_0_09161489_i_fu_234(4),
      R => '0'
    );
\p_0_2_0_0_09161489_i_fu_234_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_70,
      Q => p_0_2_0_0_09161489_i_fu_234(5),
      R => '0'
    );
\p_0_2_0_0_09161489_i_fu_234_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_69,
      Q => p_0_2_0_0_09161489_i_fu_234(6),
      R => '0'
    );
\p_0_2_0_0_09161489_i_fu_234_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0948_114831494_i_fu_246_4,
      D => flow_control_loop_pipe_sequential_init_U_n_68,
      Q => p_0_2_0_0_09161489_i_fu_234(7),
      R => '0'
    );
\p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[0]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_2_0_0_09161489_i_load_reg_2242(0),
      Q => \p_0_2_0_0_09161489_i_load_reg_2242_reg[7]_0\(0)
    );
\p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[1]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_2_0_0_09161489_i_load_reg_2242(1),
      Q => \p_0_2_0_0_09161489_i_load_reg_2242_reg[7]_0\(1)
    );
\p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[2]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_2_0_0_09161489_i_load_reg_2242(2),
      Q => \p_0_2_0_0_09161489_i_load_reg_2242_reg[7]_0\(2)
    );
\p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[3]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_2_0_0_09161489_i_load_reg_2242(3),
      Q => \p_0_2_0_0_09161489_i_load_reg_2242_reg[7]_0\(3)
    );
\p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[4]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_2_0_0_09161489_i_load_reg_2242(4),
      Q => \p_0_2_0_0_09161489_i_load_reg_2242_reg[7]_0\(4)
    );
\p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[5]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_2_0_0_09161489_i_load_reg_2242(5),
      Q => \p_0_2_0_0_09161489_i_load_reg_2242_reg[7]_0\(5)
    );
\p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[6]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_2_0_0_09161489_i_load_reg_2242(6),
      Q => \p_0_2_0_0_09161489_i_load_reg_2242_reg[7]_0\(6)
    );
\p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg_reg[7]_srl3\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => p_0_2_0_0_09161489_i_load_reg_2242(7),
      Q => \p_0_2_0_0_09161489_i_load_reg_2242_reg[7]_0\(7)
    );
\p_0_2_0_0_09161489_i_load_reg_2242_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_2_0_0_09161489_i_fu_234(0),
      Q => p_0_2_0_0_09161489_i_load_reg_2242(0),
      R => '0'
    );
\p_0_2_0_0_09161489_i_load_reg_2242_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_2_0_0_09161489_i_fu_234(1),
      Q => p_0_2_0_0_09161489_i_load_reg_2242(1),
      R => '0'
    );
\p_0_2_0_0_09161489_i_load_reg_2242_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_2_0_0_09161489_i_fu_234(2),
      Q => p_0_2_0_0_09161489_i_load_reg_2242(2),
      R => '0'
    );
\p_0_2_0_0_09161489_i_load_reg_2242_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_2_0_0_09161489_i_fu_234(3),
      Q => p_0_2_0_0_09161489_i_load_reg_2242(3),
      R => '0'
    );
\p_0_2_0_0_09161489_i_load_reg_2242_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_2_0_0_09161489_i_fu_234(4),
      Q => p_0_2_0_0_09161489_i_load_reg_2242(4),
      R => '0'
    );
\p_0_2_0_0_09161489_i_load_reg_2242_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_2_0_0_09161489_i_fu_234(5),
      Q => p_0_2_0_0_09161489_i_load_reg_2242(5),
      R => '0'
    );
\p_0_2_0_0_09161489_i_load_reg_2242_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_2_0_0_09161489_i_fu_234(6),
      Q => p_0_2_0_0_09161489_i_load_reg_2242(6),
      R => '0'
    );
\p_0_2_0_0_09161489_i_load_reg_2242_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => lineBuffer_1_ce0_local,
      D => p_0_2_0_0_09161489_i_fu_234(7),
      Q => p_0_2_0_0_09161489_i_load_reg_2242(7),
      R => '0'
    );
\pix_3_reg_538[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_4_i1_reg_2192(0),
      I1 => cmp161_i_reg_2143_pp0_iter1_reg,
      I2 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I3 => p_0_0_0949_114811492_i_fu_242(0),
      O => \pix_3_reg_538[0]_i_1_n_5\
    );
\pix_3_reg_538[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_4_i1_reg_2192(1),
      I1 => cmp161_i_reg_2143_pp0_iter1_reg,
      I2 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I3 => p_0_0_0949_114811492_i_fu_242(1),
      O => \pix_3_reg_538[1]_i_1_n_5\
    );
\pix_3_reg_538[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_4_i1_reg_2192(2),
      I1 => cmp161_i_reg_2143_pp0_iter1_reg,
      I2 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I3 => p_0_0_0949_114811492_i_fu_242(2),
      O => \pix_3_reg_538[2]_i_1_n_5\
    );
\pix_3_reg_538[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_4_i1_reg_2192(3),
      I1 => cmp161_i_reg_2143_pp0_iter1_reg,
      I2 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I3 => p_0_0_0949_114811492_i_fu_242(3),
      O => \pix_3_reg_538[3]_i_1_n_5\
    );
\pix_3_reg_538[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_4_i1_reg_2192(4),
      I1 => cmp161_i_reg_2143_pp0_iter1_reg,
      I2 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I3 => p_0_0_0949_114811492_i_fu_242(4),
      O => \pix_3_reg_538[4]_i_1_n_5\
    );
\pix_3_reg_538[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_4_i1_reg_2192(5),
      I1 => cmp161_i_reg_2143_pp0_iter1_reg,
      I2 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I3 => p_0_0_0949_114811492_i_fu_242(5),
      O => \pix_3_reg_538[5]_i_1_n_5\
    );
\pix_3_reg_538[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_4_i1_reg_2192(6),
      I1 => cmp161_i_reg_2143_pp0_iter1_reg,
      I2 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I3 => p_0_0_0949_114811492_i_fu_242(6),
      O => \pix_3_reg_538[6]_i_1_n_5\
    );
\pix_3_reg_538[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_block_pp0_stage0_subdone,
      I2 => \icmp_ln633_reg_2123_pp0_iter1_reg_reg_n_5_[0]\,
      O => pix_3_reg_538_2
    );
\pix_3_reg_538[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_4_i1_reg_2192(7),
      I1 => cmp161_i_reg_2143_pp0_iter1_reg,
      I2 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I3 => p_0_0_0949_114811492_i_fu_242(7),
      O => \pix_3_reg_538[7]_i_2_n_5\
    );
\pix_3_reg_538_pp0_iter4_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => pix_3_reg_538(0),
      Q => \pix_3_reg_538_pp0_iter4_reg_reg[0]_srl2_n_5\
    );
\pix_3_reg_538_pp0_iter4_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => pix_3_reg_538(1),
      Q => \pix_3_reg_538_pp0_iter4_reg_reg[1]_srl2_n_5\
    );
\pix_3_reg_538_pp0_iter4_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => pix_3_reg_538(2),
      Q => \pix_3_reg_538_pp0_iter4_reg_reg[2]_srl2_n_5\
    );
\pix_3_reg_538_pp0_iter4_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => pix_3_reg_538(3),
      Q => \pix_3_reg_538_pp0_iter4_reg_reg[3]_srl2_n_5\
    );
\pix_3_reg_538_pp0_iter4_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => pix_3_reg_538(4),
      Q => \pix_3_reg_538_pp0_iter4_reg_reg[4]_srl2_n_5\
    );
\pix_3_reg_538_pp0_iter4_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => pix_3_reg_538(5),
      Q => \pix_3_reg_538_pp0_iter4_reg_reg[5]_srl2_n_5\
    );
\pix_3_reg_538_pp0_iter4_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => pix_3_reg_538(6),
      Q => \pix_3_reg_538_pp0_iter4_reg_reg[6]_srl2_n_5\
    );
\pix_3_reg_538_pp0_iter4_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => pix_3_reg_538(7),
      Q => \pix_3_reg_538_pp0_iter4_reg_reg[7]_srl2_n_5\
    );
\pix_3_reg_538_pp0_iter5_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \pix_3_reg_538_pp0_iter4_reg_reg[0]_srl2_n_5\,
      Q => pix_3_reg_538_pp0_iter5_reg(0),
      R => '0'
    );
\pix_3_reg_538_pp0_iter5_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \pix_3_reg_538_pp0_iter4_reg_reg[1]_srl2_n_5\,
      Q => pix_3_reg_538_pp0_iter5_reg(1),
      R => '0'
    );
\pix_3_reg_538_pp0_iter5_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \pix_3_reg_538_pp0_iter4_reg_reg[2]_srl2_n_5\,
      Q => pix_3_reg_538_pp0_iter5_reg(2),
      R => '0'
    );
\pix_3_reg_538_pp0_iter5_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \pix_3_reg_538_pp0_iter4_reg_reg[3]_srl2_n_5\,
      Q => pix_3_reg_538_pp0_iter5_reg(3),
      R => '0'
    );
\pix_3_reg_538_pp0_iter5_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \pix_3_reg_538_pp0_iter4_reg_reg[4]_srl2_n_5\,
      Q => pix_3_reg_538_pp0_iter5_reg(4),
      R => '0'
    );
\pix_3_reg_538_pp0_iter5_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \pix_3_reg_538_pp0_iter4_reg_reg[5]_srl2_n_5\,
      Q => pix_3_reg_538_pp0_iter5_reg(5),
      R => '0'
    );
\pix_3_reg_538_pp0_iter5_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \pix_3_reg_538_pp0_iter4_reg_reg[6]_srl2_n_5\,
      Q => pix_3_reg_538_pp0_iter5_reg(6),
      R => '0'
    );
\pix_3_reg_538_pp0_iter5_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \pix_3_reg_538_pp0_iter4_reg_reg[7]_srl2_n_5\,
      Q => pix_3_reg_538_pp0_iter5_reg(7),
      R => '0'
    );
\pix_3_reg_538_pp0_iter6_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_3_reg_538_pp0_iter5_reg(0),
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]_0\(8),
      R => '0'
    );
\pix_3_reg_538_pp0_iter6_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_3_reg_538_pp0_iter5_reg(1),
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]_0\(9),
      R => '0'
    );
\pix_3_reg_538_pp0_iter6_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_3_reg_538_pp0_iter5_reg(2),
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]_0\(10),
      R => '0'
    );
\pix_3_reg_538_pp0_iter6_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_3_reg_538_pp0_iter5_reg(3),
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]_0\(11),
      R => '0'
    );
\pix_3_reg_538_pp0_iter6_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_3_reg_538_pp0_iter5_reg(4),
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]_0\(12),
      R => '0'
    );
\pix_3_reg_538_pp0_iter6_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_3_reg_538_pp0_iter5_reg(5),
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]_0\(13),
      R => '0'
    );
\pix_3_reg_538_pp0_iter6_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_3_reg_538_pp0_iter5_reg(6),
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]_0\(14),
      R => '0'
    );
\pix_3_reg_538_pp0_iter6_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_3_reg_538_pp0_iter5_reg(7),
      Q => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]_0\(15),
      R => '0'
    );
\pix_3_reg_538_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_3_reg_538_2,
      D => \pix_3_reg_538[0]_i_1_n_5\,
      Q => pix_3_reg_538(0),
      R => '0'
    );
\pix_3_reg_538_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_3_reg_538_2,
      D => \pix_3_reg_538[1]_i_1_n_5\,
      Q => pix_3_reg_538(1),
      R => '0'
    );
\pix_3_reg_538_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_3_reg_538_2,
      D => \pix_3_reg_538[2]_i_1_n_5\,
      Q => pix_3_reg_538(2),
      R => '0'
    );
\pix_3_reg_538_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_3_reg_538_2,
      D => \pix_3_reg_538[3]_i_1_n_5\,
      Q => pix_3_reg_538(3),
      R => '0'
    );
\pix_3_reg_538_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_3_reg_538_2,
      D => \pix_3_reg_538[4]_i_1_n_5\,
      Q => pix_3_reg_538(4),
      R => '0'
    );
\pix_3_reg_538_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_3_reg_538_2,
      D => \pix_3_reg_538[5]_i_1_n_5\,
      Q => pix_3_reg_538(5),
      R => '0'
    );
\pix_3_reg_538_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_3_reg_538_2,
      D => \pix_3_reg_538[6]_i_1_n_5\,
      Q => pix_3_reg_538(6),
      R => '0'
    );
\pix_3_reg_538_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pix_3_reg_538_2,
      D => \pix_3_reg_538[7]_i_2_n_5\,
      Q => pix_3_reg_538(7),
      R => '0'
    );
\pix_4_reg_602_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_4_reg_602(0),
      Q => pix_4_reg_602_pp0_iter4_reg(0),
      R => '0'
    );
\pix_4_reg_602_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_4_reg_602(1),
      Q => pix_4_reg_602_pp0_iter4_reg(1),
      R => '0'
    );
\pix_4_reg_602_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_4_reg_602(2),
      Q => pix_4_reg_602_pp0_iter4_reg(2),
      R => '0'
    );
\pix_4_reg_602_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_4_reg_602(3),
      Q => pix_4_reg_602_pp0_iter4_reg(3),
      R => '0'
    );
\pix_4_reg_602_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_4_reg_602(4),
      Q => pix_4_reg_602_pp0_iter4_reg(4),
      R => '0'
    );
\pix_4_reg_602_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_4_reg_602(5),
      Q => pix_4_reg_602_pp0_iter4_reg(5),
      R => '0'
    );
\pix_4_reg_602_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_4_reg_602(6),
      Q => pix_4_reg_602_pp0_iter4_reg(6),
      R => '0'
    );
\pix_4_reg_602_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_4_reg_602(7),
      Q => pix_4_reg_602_pp0_iter4_reg(7),
      R => '0'
    );
\pix_4_reg_602_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_4_reg_602_pp0_iter4_reg(0),
      Q => pix_4_reg_602_pp0_iter5_reg(0),
      R => '0'
    );
\pix_4_reg_602_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_4_reg_602_pp0_iter4_reg(1),
      Q => pix_4_reg_602_pp0_iter5_reg(1),
      R => '0'
    );
\pix_4_reg_602_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_4_reg_602_pp0_iter4_reg(2),
      Q => pix_4_reg_602_pp0_iter5_reg(2),
      R => '0'
    );
\pix_4_reg_602_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_4_reg_602_pp0_iter4_reg(3),
      Q => pix_4_reg_602_pp0_iter5_reg(3),
      R => '0'
    );
\pix_4_reg_602_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_4_reg_602_pp0_iter4_reg(4),
      Q => pix_4_reg_602_pp0_iter5_reg(4),
      R => '0'
    );
\pix_4_reg_602_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_4_reg_602_pp0_iter4_reg(5),
      Q => pix_4_reg_602_pp0_iter5_reg(5),
      R => '0'
    );
\pix_4_reg_602_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_4_reg_602_pp0_iter4_reg(6),
      Q => pix_4_reg_602_pp0_iter5_reg(6),
      R => '0'
    );
\pix_4_reg_602_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_4_reg_602_pp0_iter4_reg(7),
      Q => pix_4_reg_602_pp0_iter5_reg(7),
      R => '0'
    );
\pix_4_reg_602_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7610,
      D => ap_phi_reg_pp0_iter3_pix_4_reg_602(0),
      Q => pix_4_reg_602(0),
      R => '0'
    );
\pix_4_reg_602_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7610,
      D => ap_phi_reg_pp0_iter3_pix_4_reg_602(1),
      Q => pix_4_reg_602(1),
      R => '0'
    );
\pix_4_reg_602_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7610,
      D => ap_phi_reg_pp0_iter3_pix_4_reg_602(2),
      Q => pix_4_reg_602(2),
      R => '0'
    );
\pix_4_reg_602_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7610,
      D => ap_phi_reg_pp0_iter3_pix_4_reg_602(3),
      Q => pix_4_reg_602(3),
      R => '0'
    );
\pix_4_reg_602_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7610,
      D => ap_phi_reg_pp0_iter3_pix_4_reg_602(4),
      Q => pix_4_reg_602(4),
      R => '0'
    );
\pix_4_reg_602_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7610,
      D => ap_phi_reg_pp0_iter3_pix_4_reg_602(5),
      Q => pix_4_reg_602(5),
      R => '0'
    );
\pix_4_reg_602_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7610,
      D => ap_phi_reg_pp0_iter3_pix_4_reg_602(6),
      Q => pix_4_reg_602(6),
      R => '0'
    );
\pix_4_reg_602_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7610,
      D => ap_phi_reg_pp0_iter3_pix_4_reg_602(7),
      Q => pix_4_reg_602(7),
      R => '0'
    );
\pix_reg_612[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter3,
      I1 => ap_block_pp0_stage0_subdone,
      O => ap_phi_reg_pp0_iter4_b_1_reg_7610
    );
\pix_reg_612_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_reg_612(0),
      Q => pix_reg_612_pp0_iter4_reg(0),
      R => '0'
    );
\pix_reg_612_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_reg_612(1),
      Q => pix_reg_612_pp0_iter4_reg(1),
      R => '0'
    );
\pix_reg_612_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_reg_612(2),
      Q => pix_reg_612_pp0_iter4_reg(2),
      R => '0'
    );
\pix_reg_612_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_reg_612(3),
      Q => pix_reg_612_pp0_iter4_reg(3),
      R => '0'
    );
\pix_reg_612_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_reg_612(4),
      Q => pix_reg_612_pp0_iter4_reg(4),
      R => '0'
    );
\pix_reg_612_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_reg_612(5),
      Q => pix_reg_612_pp0_iter4_reg(5),
      R => '0'
    );
\pix_reg_612_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_reg_612(6),
      Q => pix_reg_612_pp0_iter4_reg(6),
      R => '0'
    );
\pix_reg_612_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_reg_612(7),
      Q => pix_reg_612_pp0_iter4_reg(7),
      R => '0'
    );
\pix_reg_612_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_reg_612_pp0_iter4_reg(0),
      Q => pix_reg_612_pp0_iter5_reg(0),
      R => '0'
    );
\pix_reg_612_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_reg_612_pp0_iter4_reg(1),
      Q => pix_reg_612_pp0_iter5_reg(1),
      R => '0'
    );
\pix_reg_612_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_reg_612_pp0_iter4_reg(2),
      Q => pix_reg_612_pp0_iter5_reg(2),
      R => '0'
    );
\pix_reg_612_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_reg_612_pp0_iter4_reg(3),
      Q => pix_reg_612_pp0_iter5_reg(3),
      R => '0'
    );
\pix_reg_612_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_reg_612_pp0_iter4_reg(4),
      Q => pix_reg_612_pp0_iter5_reg(4),
      R => '0'
    );
\pix_reg_612_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_reg_612_pp0_iter4_reg(5),
      Q => pix_reg_612_pp0_iter5_reg(5),
      R => '0'
    );
\pix_reg_612_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_reg_612_pp0_iter4_reg(6),
      Q => pix_reg_612_pp0_iter5_reg(6),
      R => '0'
    );
\pix_reg_612_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => pix_reg_612_pp0_iter4_reg(7),
      Q => pix_reg_612_pp0_iter5_reg(7),
      R => '0'
    );
\pix_reg_612_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7610,
      D => ap_phi_reg_pp0_iter3_pix_reg_612(0),
      Q => pix_reg_612(0),
      R => '0'
    );
\pix_reg_612_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7610,
      D => ap_phi_reg_pp0_iter3_pix_reg_612(1),
      Q => pix_reg_612(1),
      R => '0'
    );
\pix_reg_612_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7610,
      D => ap_phi_reg_pp0_iter3_pix_reg_612(2),
      Q => pix_reg_612(2),
      R => '0'
    );
\pix_reg_612_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7610,
      D => ap_phi_reg_pp0_iter3_pix_reg_612(3),
      Q => pix_reg_612(3),
      R => '0'
    );
\pix_reg_612_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7610,
      D => ap_phi_reg_pp0_iter3_pix_reg_612(4),
      Q => pix_reg_612(4),
      R => '0'
    );
\pix_reg_612_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7610,
      D => ap_phi_reg_pp0_iter3_pix_reg_612(5),
      Q => pix_reg_612(5),
      R => '0'
    );
\pix_reg_612_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7610,
      D => ap_phi_reg_pp0_iter3_pix_reg_612(6),
      Q => pix_reg_612(6),
      R => '0'
    );
\pix_reg_612_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_phi_reg_pp0_iter4_b_1_reg_7610,
      D => ap_phi_reg_pp0_iter3_pix_reg_612(7),
      Q => pix_reg_612(7),
      R => '0'
    );
ram_reg_bram_2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00800000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => icmp_ln643_reg_2127,
      I3 => \icmp_ln633_reg_2123_reg_n_5_[0]\,
      I4 => cmp59_i_reg_545,
      O => \^we0\
    );
sub_ln817_fu_1495_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sub_ln817_fu_1495_p2_carry_n_5,
      CO(6) => sub_ln817_fu_1495_p2_carry_n_6,
      CO(5) => sub_ln817_fu_1495_p2_carry_n_7,
      CO(4) => sub_ln817_fu_1495_p2_carry_n_8,
      CO(3) => sub_ln817_fu_1495_p2_carry_n_9,
      CO(2) => sub_ln817_fu_1495_p2_carry_n_10,
      CO(1) => sub_ln817_fu_1495_p2_carry_n_11,
      CO(0) => sub_ln817_fu_1495_p2_carry_n_12,
      DI(7 downto 0) => zext_ln790_1_reg_2338(7 downto 0),
      O(7 downto 0) => sub_ln817_fu_1495_p23_out(7 downto 0),
      S(7) => sub_ln817_fu_1495_p2_carry_i_1_n_5,
      S(6) => sub_ln817_fu_1495_p2_carry_i_2_n_5,
      S(5) => sub_ln817_fu_1495_p2_carry_i_3_n_5,
      S(4) => sub_ln817_fu_1495_p2_carry_i_4_n_5,
      S(3) => sub_ln817_fu_1495_p2_carry_i_5_n_5,
      S(2) => sub_ln817_fu_1495_p2_carry_i_6_n_5,
      S(1) => sub_ln817_fu_1495_p2_carry_i_7_n_5,
      S(0) => sub_ln817_fu_1495_p2_carry_i_8_n_5
    );
\sub_ln817_fu_1495_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln817_fu_1495_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_sub_ln817_fu_1495_p2_carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_sub_ln817_fu_1495_p2_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => sub_ln817_fu_1495_p23_out(8),
      S(7 downto 0) => B"00000001"
    );
sub_ln817_fu_1495_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln790_1_reg_2338(7),
      I1 => ap_phi_reg_pp0_iter3_upleft_reg_631(7),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter3_upleft_2_reg_622(7),
      O => sub_ln817_fu_1495_p2_carry_i_1_n_5
    );
sub_ln817_fu_1495_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln790_1_reg_2338(6),
      I1 => ap_phi_reg_pp0_iter3_upleft_reg_631(6),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter3_upleft_2_reg_622(6),
      O => sub_ln817_fu_1495_p2_carry_i_2_n_5
    );
sub_ln817_fu_1495_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln790_1_reg_2338(5),
      I1 => ap_phi_reg_pp0_iter3_upleft_reg_631(5),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter3_upleft_2_reg_622(5),
      O => sub_ln817_fu_1495_p2_carry_i_3_n_5
    );
sub_ln817_fu_1495_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln790_1_reg_2338(4),
      I1 => ap_phi_reg_pp0_iter3_upleft_reg_631(4),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter3_upleft_2_reg_622(4),
      O => sub_ln817_fu_1495_p2_carry_i_4_n_5
    );
sub_ln817_fu_1495_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln790_1_reg_2338(3),
      I1 => ap_phi_reg_pp0_iter3_upleft_reg_631(3),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter3_upleft_2_reg_622(3),
      O => sub_ln817_fu_1495_p2_carry_i_5_n_5
    );
sub_ln817_fu_1495_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln790_1_reg_2338(2),
      I1 => ap_phi_reg_pp0_iter3_upleft_reg_631(2),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter3_upleft_2_reg_622(2),
      O => sub_ln817_fu_1495_p2_carry_i_6_n_5
    );
sub_ln817_fu_1495_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln790_1_reg_2338(1),
      I1 => ap_phi_reg_pp0_iter3_upleft_reg_631(1),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter3_upleft_2_reg_622(1),
      O => sub_ln817_fu_1495_p2_carry_i_7_n_5
    );
sub_ln817_fu_1495_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln790_1_reg_2338(0),
      I1 => ap_phi_reg_pp0_iter3_upleft_reg_631(0),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter3_upleft_2_reg_622(0),
      O => sub_ln817_fu_1495_p2_carry_i_8_n_5
    );
\sub_ln817_reg_2423_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_reg_2423(0),
      Q => sub_ln817_reg_2423_pp0_iter4_reg(0),
      R => '0'
    );
\sub_ln817_reg_2423_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_reg_2423(1),
      Q => sub_ln817_reg_2423_pp0_iter4_reg(1),
      R => '0'
    );
\sub_ln817_reg_2423_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_reg_2423(2),
      Q => sub_ln817_reg_2423_pp0_iter4_reg(2),
      R => '0'
    );
\sub_ln817_reg_2423_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_reg_2423(3),
      Q => sub_ln817_reg_2423_pp0_iter4_reg(3),
      R => '0'
    );
\sub_ln817_reg_2423_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_reg_2423(4),
      Q => sub_ln817_reg_2423_pp0_iter4_reg(4),
      R => '0'
    );
\sub_ln817_reg_2423_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_reg_2423(5),
      Q => sub_ln817_reg_2423_pp0_iter4_reg(5),
      R => '0'
    );
\sub_ln817_reg_2423_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_reg_2423(6),
      Q => sub_ln817_reg_2423_pp0_iter4_reg(6),
      R => '0'
    );
\sub_ln817_reg_2423_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_reg_2423(7),
      Q => sub_ln817_reg_2423_pp0_iter4_reg(7),
      R => '0'
    );
\sub_ln817_reg_2423_pp0_iter4_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_reg_2423(8),
      Q => sub_ln817_reg_2423_pp0_iter4_reg(8),
      R => '0'
    );
\sub_ln817_reg_2423_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_fu_1495_p23_out(0),
      Q => sub_ln817_reg_2423(0),
      R => '0'
    );
\sub_ln817_reg_2423_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_fu_1495_p23_out(1),
      Q => sub_ln817_reg_2423(1),
      R => '0'
    );
\sub_ln817_reg_2423_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_fu_1495_p23_out(2),
      Q => sub_ln817_reg_2423(2),
      R => '0'
    );
\sub_ln817_reg_2423_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_fu_1495_p23_out(3),
      Q => sub_ln817_reg_2423(3),
      R => '0'
    );
\sub_ln817_reg_2423_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_fu_1495_p23_out(4),
      Q => sub_ln817_reg_2423(4),
      R => '0'
    );
\sub_ln817_reg_2423_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_fu_1495_p23_out(5),
      Q => sub_ln817_reg_2423(5),
      R => '0'
    );
\sub_ln817_reg_2423_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_fu_1495_p23_out(6),
      Q => sub_ln817_reg_2423(6),
      R => '0'
    );
\sub_ln817_reg_2423_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_fu_1495_p23_out(7),
      Q => sub_ln817_reg_2423(7),
      R => '0'
    );
\sub_ln817_reg_2423_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln817_fu_1495_p23_out(8),
      Q => sub_ln817_reg_2423(8),
      R => '0'
    );
sub_ln818_fu_1511_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sub_ln818_fu_1511_p2_carry_n_5,
      CO(6) => sub_ln818_fu_1511_p2_carry_n_6,
      CO(5) => sub_ln818_fu_1511_p2_carry_n_7,
      CO(4) => sub_ln818_fu_1511_p2_carry_n_8,
      CO(3) => sub_ln818_fu_1511_p2_carry_n_9,
      CO(2) => sub_ln818_fu_1511_p2_carry_n_10,
      CO(1) => sub_ln818_fu_1511_p2_carry_n_11,
      CO(0) => sub_ln818_fu_1511_p2_carry_n_12,
      DI(7 downto 0) => zext_ln791_reg_2354_reg(7 downto 0),
      O(7 downto 0) => sub_ln818_fu_1511_p22_out(7 downto 0),
      S(7) => sub_ln818_fu_1511_p2_carry_i_1_n_5,
      S(6) => sub_ln818_fu_1511_p2_carry_i_2_n_5,
      S(5) => sub_ln818_fu_1511_p2_carry_i_3_n_5,
      S(4) => sub_ln818_fu_1511_p2_carry_i_4_n_5,
      S(3) => sub_ln818_fu_1511_p2_carry_i_5_n_5,
      S(2) => sub_ln818_fu_1511_p2_carry_i_6_n_5,
      S(1) => sub_ln818_fu_1511_p2_carry_i_7_n_5,
      S(0) => sub_ln818_fu_1511_p2_carry_i_8_n_5
    );
\sub_ln818_fu_1511_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln818_fu_1511_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_sub_ln818_fu_1511_p2_carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_sub_ln818_fu_1511_p2_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => sub_ln818_fu_1511_p22_out(8),
      S(7 downto 0) => B"00000001"
    );
sub_ln818_fu_1511_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln791_reg_2354_reg(7),
      I1 => ap_phi_reg_pp0_iter3_downleft_reg_593(7),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter3_downleft_2_reg_584(7),
      O => sub_ln818_fu_1511_p2_carry_i_1_n_5
    );
sub_ln818_fu_1511_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln791_reg_2354_reg(6),
      I1 => ap_phi_reg_pp0_iter3_downleft_reg_593(6),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter3_downleft_2_reg_584(6),
      O => sub_ln818_fu_1511_p2_carry_i_2_n_5
    );
sub_ln818_fu_1511_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln791_reg_2354_reg(5),
      I1 => ap_phi_reg_pp0_iter3_downleft_reg_593(5),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter3_downleft_2_reg_584(5),
      O => sub_ln818_fu_1511_p2_carry_i_3_n_5
    );
sub_ln818_fu_1511_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln791_reg_2354_reg(4),
      I1 => ap_phi_reg_pp0_iter3_downleft_reg_593(4),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter3_downleft_2_reg_584(4),
      O => sub_ln818_fu_1511_p2_carry_i_4_n_5
    );
sub_ln818_fu_1511_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln791_reg_2354_reg(3),
      I1 => ap_phi_reg_pp0_iter3_downleft_reg_593(3),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter3_downleft_2_reg_584(3),
      O => sub_ln818_fu_1511_p2_carry_i_5_n_5
    );
sub_ln818_fu_1511_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln791_reg_2354_reg(2),
      I1 => ap_phi_reg_pp0_iter3_downleft_reg_593(2),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter3_downleft_2_reg_584(2),
      O => sub_ln818_fu_1511_p2_carry_i_6_n_5
    );
sub_ln818_fu_1511_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln791_reg_2354_reg(1),
      I1 => ap_phi_reg_pp0_iter3_downleft_reg_593(1),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter3_downleft_2_reg_584(1),
      O => sub_ln818_fu_1511_p2_carry_i_7_n_5
    );
sub_ln818_fu_1511_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln791_reg_2354_reg(0),
      I1 => ap_phi_reg_pp0_iter3_downleft_reg_593(0),
      I2 => red_i_reg_560,
      I3 => ap_phi_reg_pp0_iter3_downleft_2_reg_584(0),
      O => sub_ln818_fu_1511_p2_carry_i_8_n_5
    );
\sub_ln818_reg_2428_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_reg_2428(0),
      Q => sub_ln818_reg_2428_pp0_iter4_reg(0),
      R => '0'
    );
\sub_ln818_reg_2428_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_reg_2428(1),
      Q => sub_ln818_reg_2428_pp0_iter4_reg(1),
      R => '0'
    );
\sub_ln818_reg_2428_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_reg_2428(2),
      Q => sub_ln818_reg_2428_pp0_iter4_reg(2),
      R => '0'
    );
\sub_ln818_reg_2428_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_reg_2428(3),
      Q => sub_ln818_reg_2428_pp0_iter4_reg(3),
      R => '0'
    );
\sub_ln818_reg_2428_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_reg_2428(4),
      Q => sub_ln818_reg_2428_pp0_iter4_reg(4),
      R => '0'
    );
\sub_ln818_reg_2428_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_reg_2428(5),
      Q => sub_ln818_reg_2428_pp0_iter4_reg(5),
      R => '0'
    );
\sub_ln818_reg_2428_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_reg_2428(6),
      Q => sub_ln818_reg_2428_pp0_iter4_reg(6),
      R => '0'
    );
\sub_ln818_reg_2428_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_reg_2428(7),
      Q => sub_ln818_reg_2428_pp0_iter4_reg(7),
      R => '0'
    );
\sub_ln818_reg_2428_pp0_iter4_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_reg_2428(8),
      Q => sub_ln818_reg_2428_pp0_iter4_reg(8),
      R => '0'
    );
\sub_ln818_reg_2428_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_fu_1511_p22_out(0),
      Q => sub_ln818_reg_2428(0),
      R => '0'
    );
\sub_ln818_reg_2428_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_fu_1511_p22_out(1),
      Q => sub_ln818_reg_2428(1),
      R => '0'
    );
\sub_ln818_reg_2428_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_fu_1511_p22_out(2),
      Q => sub_ln818_reg_2428(2),
      R => '0'
    );
\sub_ln818_reg_2428_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_fu_1511_p22_out(3),
      Q => sub_ln818_reg_2428(3),
      R => '0'
    );
\sub_ln818_reg_2428_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_fu_1511_p22_out(4),
      Q => sub_ln818_reg_2428(4),
      R => '0'
    );
\sub_ln818_reg_2428_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_fu_1511_p22_out(5),
      Q => sub_ln818_reg_2428(5),
      R => '0'
    );
\sub_ln818_reg_2428_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_fu_1511_p22_out(6),
      Q => sub_ln818_reg_2428(6),
      R => '0'
    );
\sub_ln818_reg_2428_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_fu_1511_p22_out(7),
      Q => sub_ln818_reg_2428(7),
      R => '0'
    );
\sub_ln818_reg_2428_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln818_fu_1511_p22_out(8),
      Q => sub_ln818_reg_2428(8),
      R => '0'
    );
sub_ln819_fu_1527_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sub_ln819_fu_1527_p2_carry_n_5,
      CO(6) => sub_ln819_fu_1527_p2_carry_n_6,
      CO(5) => sub_ln819_fu_1527_p2_carry_n_7,
      CO(4) => sub_ln819_fu_1527_p2_carry_n_8,
      CO(3) => sub_ln819_fu_1527_p2_carry_n_9,
      CO(2) => sub_ln819_fu_1527_p2_carry_n_10,
      CO(1) => sub_ln819_fu_1527_p2_carry_n_11,
      CO(0) => sub_ln819_fu_1527_p2_carry_n_12,
      DI(7 downto 0) => zext_ln792_reg_2370_reg(7 downto 0),
      O(7 downto 0) => sub_ln819_fu_1527_p21_out(7 downto 0),
      S(7) => sub_ln819_fu_1527_p2_carry_i_1_n_5,
      S(6) => sub_ln819_fu_1527_p2_carry_i_2_n_5,
      S(5) => sub_ln819_fu_1527_p2_carry_i_3_n_5,
      S(4) => sub_ln819_fu_1527_p2_carry_i_4_n_5,
      S(3) => sub_ln819_fu_1527_p2_carry_i_5_n_5,
      S(2) => sub_ln819_fu_1527_p2_carry_i_6_n_5,
      S(1) => sub_ln819_fu_1527_p2_carry_i_7_n_5,
      S(0) => sub_ln819_fu_1527_p2_carry_i_8_n_5
    );
\sub_ln819_fu_1527_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln819_fu_1527_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_sub_ln819_fu_1527_p2_carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_sub_ln819_fu_1527_p2_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => sub_ln819_fu_1527_p21_out(8),
      S(7 downto 0) => B"00000001"
    );
sub_ln819_fu_1527_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln792_reg_2370_reg(7),
      I1 => p_0_0_0_0_09141485_i_fu_226(7),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09161489_i_fu_234(7),
      O => sub_ln819_fu_1527_p2_carry_i_1_n_5
    );
sub_ln819_fu_1527_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln792_reg_2370_reg(6),
      I1 => p_0_0_0_0_09141485_i_fu_226(6),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09161489_i_fu_234(6),
      O => sub_ln819_fu_1527_p2_carry_i_2_n_5
    );
sub_ln819_fu_1527_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln792_reg_2370_reg(5),
      I1 => p_0_0_0_0_09141485_i_fu_226(5),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09161489_i_fu_234(5),
      O => sub_ln819_fu_1527_p2_carry_i_3_n_5
    );
sub_ln819_fu_1527_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln792_reg_2370_reg(4),
      I1 => p_0_0_0_0_09141485_i_fu_226(4),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09161489_i_fu_234(4),
      O => sub_ln819_fu_1527_p2_carry_i_4_n_5
    );
sub_ln819_fu_1527_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln792_reg_2370_reg(3),
      I1 => p_0_0_0_0_09141485_i_fu_226(3),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09161489_i_fu_234(3),
      O => sub_ln819_fu_1527_p2_carry_i_5_n_5
    );
sub_ln819_fu_1527_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln792_reg_2370_reg(2),
      I1 => p_0_0_0_0_09141485_i_fu_226(2),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09161489_i_fu_234(2),
      O => sub_ln819_fu_1527_p2_carry_i_6_n_5
    );
sub_ln819_fu_1527_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln792_reg_2370_reg(1),
      I1 => p_0_0_0_0_09141485_i_fu_226(1),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09161489_i_fu_234(1),
      O => sub_ln819_fu_1527_p2_carry_i_7_n_5
    );
sub_ln819_fu_1527_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln792_reg_2370_reg(0),
      I1 => p_0_0_0_0_09141485_i_fu_226(0),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09161489_i_fu_234(0),
      O => sub_ln819_fu_1527_p2_carry_i_8_n_5
    );
\sub_ln819_reg_2433_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_reg_2433(0),
      Q => sub_ln819_reg_2433_pp0_iter4_reg(0),
      R => '0'
    );
\sub_ln819_reg_2433_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_reg_2433(1),
      Q => sub_ln819_reg_2433_pp0_iter4_reg(1),
      R => '0'
    );
\sub_ln819_reg_2433_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_reg_2433(2),
      Q => sub_ln819_reg_2433_pp0_iter4_reg(2),
      R => '0'
    );
\sub_ln819_reg_2433_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_reg_2433(3),
      Q => sub_ln819_reg_2433_pp0_iter4_reg(3),
      R => '0'
    );
\sub_ln819_reg_2433_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_reg_2433(4),
      Q => sub_ln819_reg_2433_pp0_iter4_reg(4),
      R => '0'
    );
\sub_ln819_reg_2433_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_reg_2433(5),
      Q => sub_ln819_reg_2433_pp0_iter4_reg(5),
      R => '0'
    );
\sub_ln819_reg_2433_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_reg_2433(6),
      Q => sub_ln819_reg_2433_pp0_iter4_reg(6),
      R => '0'
    );
\sub_ln819_reg_2433_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_reg_2433(7),
      Q => sub_ln819_reg_2433_pp0_iter4_reg(7),
      R => '0'
    );
\sub_ln819_reg_2433_pp0_iter4_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_reg_2433(8),
      Q => sub_ln819_reg_2433_pp0_iter4_reg(8),
      R => '0'
    );
\sub_ln819_reg_2433_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_fu_1527_p21_out(0),
      Q => sub_ln819_reg_2433(0),
      R => '0'
    );
\sub_ln819_reg_2433_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_fu_1527_p21_out(1),
      Q => sub_ln819_reg_2433(1),
      R => '0'
    );
\sub_ln819_reg_2433_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_fu_1527_p21_out(2),
      Q => sub_ln819_reg_2433(2),
      R => '0'
    );
\sub_ln819_reg_2433_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_fu_1527_p21_out(3),
      Q => sub_ln819_reg_2433(3),
      R => '0'
    );
\sub_ln819_reg_2433_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_fu_1527_p21_out(4),
      Q => sub_ln819_reg_2433(4),
      R => '0'
    );
\sub_ln819_reg_2433_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_fu_1527_p21_out(5),
      Q => sub_ln819_reg_2433(5),
      R => '0'
    );
\sub_ln819_reg_2433_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_fu_1527_p21_out(6),
      Q => sub_ln819_reg_2433(6),
      R => '0'
    );
\sub_ln819_reg_2433_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_fu_1527_p21_out(7),
      Q => sub_ln819_reg_2433(7),
      R => '0'
    );
\sub_ln819_reg_2433_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln819_fu_1527_p21_out(8),
      Q => sub_ln819_reg_2433(8),
      R => '0'
    );
sub_ln820_fu_1543_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sub_ln820_fu_1543_p2_carry_n_5,
      CO(6) => sub_ln820_fu_1543_p2_carry_n_6,
      CO(5) => sub_ln820_fu_1543_p2_carry_n_7,
      CO(4) => sub_ln820_fu_1543_p2_carry_n_8,
      CO(3) => sub_ln820_fu_1543_p2_carry_n_9,
      CO(2) => sub_ln820_fu_1543_p2_carry_n_10,
      CO(1) => sub_ln820_fu_1543_p2_carry_n_11,
      CO(0) => sub_ln820_fu_1543_p2_carry_n_12,
      DI(7 downto 0) => zext_ln793_reg_2386_reg(7 downto 0),
      O(7 downto 0) => sub_ln820_fu_1543_p20_out(7 downto 0),
      S(7) => sub_ln820_fu_1543_p2_carry_i_1_n_5,
      S(6) => sub_ln820_fu_1543_p2_carry_i_2_n_5,
      S(5) => sub_ln820_fu_1543_p2_carry_i_3_n_5,
      S(4) => sub_ln820_fu_1543_p2_carry_i_4_n_5,
      S(3) => sub_ln820_fu_1543_p2_carry_i_5_n_5,
      S(2) => sub_ln820_fu_1543_p2_carry_i_6_n_5,
      S(1) => sub_ln820_fu_1543_p2_carry_i_7_n_5,
      S(0) => sub_ln820_fu_1543_p2_carry_i_8_n_5
    );
\sub_ln820_fu_1543_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln820_fu_1543_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_sub_ln820_fu_1543_p2_carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_sub_ln820_fu_1543_p2_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => sub_ln820_fu_1543_p20_out(8),
      S(7 downto 0) => B"00000001"
    );
sub_ln820_fu_1543_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln793_reg_2386_reg(7),
      I1 => p_0_0_0_0_09081497_i_fu_250(7),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09101501_i_fu_258(7),
      O => sub_ln820_fu_1543_p2_carry_i_1_n_5
    );
sub_ln820_fu_1543_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln793_reg_2386_reg(6),
      I1 => p_0_0_0_0_09081497_i_fu_250(6),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09101501_i_fu_258(6),
      O => sub_ln820_fu_1543_p2_carry_i_2_n_5
    );
sub_ln820_fu_1543_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln793_reg_2386_reg(5),
      I1 => p_0_0_0_0_09081497_i_fu_250(5),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09101501_i_fu_258(5),
      O => sub_ln820_fu_1543_p2_carry_i_3_n_5
    );
sub_ln820_fu_1543_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln793_reg_2386_reg(4),
      I1 => p_0_0_0_0_09081497_i_fu_250(4),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09101501_i_fu_258(4),
      O => sub_ln820_fu_1543_p2_carry_i_4_n_5
    );
sub_ln820_fu_1543_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln793_reg_2386_reg(3),
      I1 => p_0_0_0_0_09081497_i_fu_250(3),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09101501_i_fu_258(3),
      O => sub_ln820_fu_1543_p2_carry_i_5_n_5
    );
sub_ln820_fu_1543_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln793_reg_2386_reg(2),
      I1 => p_0_0_0_0_09081497_i_fu_250(2),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09101501_i_fu_258(2),
      O => sub_ln820_fu_1543_p2_carry_i_6_n_5
    );
sub_ln820_fu_1543_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln793_reg_2386_reg(1),
      I1 => p_0_0_0_0_09081497_i_fu_250(1),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09101501_i_fu_258(1),
      O => sub_ln820_fu_1543_p2_carry_i_7_n_5
    );
sub_ln820_fu_1543_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A959"
    )
        port map (
      I0 => zext_ln793_reg_2386_reg(0),
      I1 => p_0_0_0_0_09081497_i_fu_250(0),
      I2 => red_i_reg_560,
      I3 => p_0_2_0_0_09101501_i_fu_258(0),
      O => sub_ln820_fu_1543_p2_carry_i_8_n_5
    );
\sub_ln820_reg_2438_pp0_iter4_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_reg_2438(0),
      Q => sub_ln820_reg_2438_pp0_iter4_reg(0),
      R => '0'
    );
\sub_ln820_reg_2438_pp0_iter4_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_reg_2438(1),
      Q => sub_ln820_reg_2438_pp0_iter4_reg(1),
      R => '0'
    );
\sub_ln820_reg_2438_pp0_iter4_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_reg_2438(2),
      Q => sub_ln820_reg_2438_pp0_iter4_reg(2),
      R => '0'
    );
\sub_ln820_reg_2438_pp0_iter4_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_reg_2438(3),
      Q => sub_ln820_reg_2438_pp0_iter4_reg(3),
      R => '0'
    );
\sub_ln820_reg_2438_pp0_iter4_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_reg_2438(4),
      Q => sub_ln820_reg_2438_pp0_iter4_reg(4),
      R => '0'
    );
\sub_ln820_reg_2438_pp0_iter4_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_reg_2438(5),
      Q => sub_ln820_reg_2438_pp0_iter4_reg(5),
      R => '0'
    );
\sub_ln820_reg_2438_pp0_iter4_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_reg_2438(6),
      Q => sub_ln820_reg_2438_pp0_iter4_reg(6),
      R => '0'
    );
\sub_ln820_reg_2438_pp0_iter4_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_reg_2438(7),
      Q => sub_ln820_reg_2438_pp0_iter4_reg(7),
      R => '0'
    );
\sub_ln820_reg_2438_pp0_iter4_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_reg_2438(8),
      Q => sub_ln820_reg_2438_pp0_iter4_reg(8),
      R => '0'
    );
\sub_ln820_reg_2438_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_fu_1543_p20_out(0),
      Q => sub_ln820_reg_2438(0),
      R => '0'
    );
\sub_ln820_reg_2438_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_fu_1543_p20_out(1),
      Q => sub_ln820_reg_2438(1),
      R => '0'
    );
\sub_ln820_reg_2438_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_fu_1543_p20_out(2),
      Q => sub_ln820_reg_2438(2),
      R => '0'
    );
\sub_ln820_reg_2438_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_fu_1543_p20_out(3),
      Q => sub_ln820_reg_2438(3),
      R => '0'
    );
\sub_ln820_reg_2438_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_fu_1543_p20_out(4),
      Q => sub_ln820_reg_2438(4),
      R => '0'
    );
\sub_ln820_reg_2438_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_fu_1543_p20_out(5),
      Q => sub_ln820_reg_2438(5),
      R => '0'
    );
\sub_ln820_reg_2438_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_fu_1543_p20_out(6),
      Q => sub_ln820_reg_2438(6),
      R => '0'
    );
\sub_ln820_reg_2438_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_fu_1543_p20_out(7),
      Q => sub_ln820_reg_2438(7),
      R => '0'
    );
\sub_ln820_reg_2438_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => sub_ln820_fu_1543_p20_out(8),
      Q => sub_ln820_reg_2438(8),
      R => '0'
    );
\tmp_2_reg_2349[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5044F54450DDF5DD"
    )
        port map (
      I0 => \tmp_2_reg_2349[0]_i_2_n_5\,
      I1 => p_0_0_09491389_i_fu_266(7),
      I2 => tmp_7_i3_reg_2214(7),
      I3 => \trunc_ln61_3_reg_2391[1]_i_2_n_5\,
      I4 => tmp_4_i1_reg_2192(7),
      I5 => p_0_0_0949_114811492_i_fu_242(7),
      O => \tmp_2_reg_2349[0]_i_1_n_5\
    );
\tmp_2_reg_2349[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"088AAEEF"
    )
        port map (
      I0 => \tmp_2_reg_2349[0]_i_3_n_5\,
      I1 => \tmp_2_reg_2349[0]_i_4_n_5\,
      I2 => \trunc_ln61_reg_2343[5]_i_2_n_5\,
      I3 => \zext_ln790_1_reg_2338[5]_i_1_n_5\,
      I4 => \zext_ln790_1_reg_2338[6]_i_1_n_5\,
      O => \tmp_2_reg_2349[0]_i_2_n_5\
    );
\tmp_2_reg_2349[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAA"
    )
        port map (
      I0 => p_0_0_0949_114811492_i_fu_242(6),
      I1 => tmp_4_i1_reg_2192(6),
      I2 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      O => \tmp_2_reg_2349[0]_i_3_n_5\
    );
\tmp_2_reg_2349[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAA"
    )
        port map (
      I0 => p_0_0_0949_114811492_i_fu_242(5),
      I1 => tmp_4_i1_reg_2192(5),
      I2 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      O => \tmp_2_reg_2349[0]_i_4_n_5\
    );
\tmp_2_reg_2349_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_2_reg_2349[0]_i_1_n_5\,
      Q => tmp_2_reg_2349,
      R => '0'
    );
\tmp_3_reg_2365[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5044F54450DDF5DD"
    )
        port map (
      I0 => \tmp_3_reg_2365[0]_i_2_n_5\,
      I1 => p_0_0_0949_21419_i_fu_278(7),
      I2 => p_0_0_0949_21469_ph_i_reg_474(7),
      I3 => \trunc_ln61_3_reg_2391[1]_i_2_n_5\,
      I4 => tmp_4_i1_reg_2192(7),
      I5 => p_0_0_0949_114811492_i_fu_242(7),
      O => \tmp_3_reg_2365[0]_i_1_n_5\
    );
\tmp_3_reg_2365[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"088AAEEF"
    )
        port map (
      I0 => \tmp_2_reg_2349[0]_i_3_n_5\,
      I1 => \tmp_2_reg_2349[0]_i_4_n_5\,
      I2 => \trunc_ln61_1_reg_2359[5]_i_2_n_5\,
      I3 => \zext_ln791_reg_2354[5]_i_1_n_5\,
      I4 => \zext_ln791_reg_2354[6]_i_1_n_5\,
      O => \tmp_3_reg_2365[0]_i_2_n_5\
    );
\tmp_3_reg_2365_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_3_reg_2365[0]_i_1_n_5\,
      Q => tmp_3_reg_2365,
      R => '0'
    );
\tmp_4_i1_reg_2192_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(0),
      Q => tmp_4_i1_reg_2192(0),
      R => '0'
    );
\tmp_4_i1_reg_2192_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(1),
      Q => tmp_4_i1_reg_2192(1),
      R => '0'
    );
\tmp_4_i1_reg_2192_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(2),
      Q => tmp_4_i1_reg_2192(2),
      R => '0'
    );
\tmp_4_i1_reg_2192_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(3),
      Q => tmp_4_i1_reg_2192(3),
      R => '0'
    );
\tmp_4_i1_reg_2192_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(4),
      Q => tmp_4_i1_reg_2192(4),
      R => '0'
    );
\tmp_4_i1_reg_2192_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(5),
      Q => tmp_4_i1_reg_2192(5),
      R => '0'
    );
\tmp_4_i1_reg_2192_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(6),
      Q => tmp_4_i1_reg_2192(6),
      R => '0'
    );
\tmp_4_i1_reg_2192_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q1\(7),
      Q => tmp_4_i1_reg_2192(7),
      R => '0'
    );
\tmp_4_reg_2381[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00802AAAAAEABFFF"
    )
        port map (
      I0 => p_0_1_0_0_09151487_i_fu_230(7),
      I1 => cmp161_i_reg_2143_pp0_iter1_reg,
      I2 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I3 => tmp_4_i1_reg_2192(7),
      I4 => p_0_0_0949_114811492_i_fu_242(7),
      I5 => \tmp_4_reg_2381[0]_i_2_n_5\,
      O => \tmp_4_reg_2381[0]_i_1_n_5\
    );
\tmp_4_reg_2381[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FD55555154000"
    )
        port map (
      I0 => p_0_1_0_0_09151487_i_fu_230(6),
      I1 => cmp161_i_reg_2143_pp0_iter1_reg,
      I2 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I3 => tmp_4_i1_reg_2192(6),
      I4 => p_0_0_0949_114811492_i_fu_242(6),
      I5 => \trunc_ln61_2_reg_2375[6]_i_2_n_5\,
      O => \tmp_4_reg_2381[0]_i_2_n_5\
    );
\tmp_4_reg_2381_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \tmp_4_reg_2381[0]_i_1_n_5\,
      Q => tmp_4_reg_2381,
      R => '0'
    );
\tmp_5_i2_reg_2199_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(16),
      Q => tmp_5_i2_reg_2199(0),
      R => '0'
    );
\tmp_5_i2_reg_2199_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(17),
      Q => tmp_5_i2_reg_2199(1),
      R => '0'
    );
\tmp_5_i2_reg_2199_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(18),
      Q => tmp_5_i2_reg_2199(2),
      R => '0'
    );
\tmp_5_i2_reg_2199_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(19),
      Q => tmp_5_i2_reg_2199(3),
      R => '0'
    );
\tmp_5_i2_reg_2199_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(20),
      Q => tmp_5_i2_reg_2199(4),
      R => '0'
    );
\tmp_5_i2_reg_2199_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(21),
      Q => tmp_5_i2_reg_2199(5),
      R => '0'
    );
\tmp_5_i2_reg_2199_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(22),
      Q => tmp_5_i2_reg_2199(6),
      R => '0'
    );
\tmp_5_i2_reg_2199_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(23),
      Q => tmp_5_i2_reg_2199(7),
      R => '0'
    );
\tmp_5_reg_2397[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00802AAAAAEABFFF"
    )
        port map (
      I0 => p_0_1_0_0_09091499_i_fu_254(7),
      I1 => cmp161_i_reg_2143_pp0_iter1_reg,
      I2 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I3 => tmp_4_i1_reg_2192(7),
      I4 => p_0_0_0949_114811492_i_fu_242(7),
      I5 => \tmp_5_reg_2397[0]_i_2_n_5\,
      O => p_1_in
    );
\tmp_5_reg_2397[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FD55555154000"
    )
        port map (
      I0 => p_0_1_0_0_09091499_i_fu_254(6),
      I1 => cmp161_i_reg_2143_pp0_iter1_reg,
      I2 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I3 => tmp_4_i1_reg_2192(6),
      I4 => p_0_0_0949_114811492_i_fu_242(6),
      I5 => \trunc_ln61_3_reg_2391[6]_i_2_n_5\,
      O => \tmp_5_reg_2397[0]_i_2_n_5\
    );
\tmp_5_reg_2397_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in,
      Q => tmp_5_reg_2397,
      R => '0'
    );
\tmp_7_i3_reg_2214_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_q1(8),
      Q => tmp_7_i3_reg_2214(0),
      R => '0'
    );
\tmp_7_i3_reg_2214_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_q1(9),
      Q => tmp_7_i3_reg_2214(1),
      R => '0'
    );
\tmp_7_i3_reg_2214_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_q1(10),
      Q => tmp_7_i3_reg_2214(2),
      R => '0'
    );
\tmp_7_i3_reg_2214_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_q1(11),
      Q => tmp_7_i3_reg_2214(3),
      R => '0'
    );
\tmp_7_i3_reg_2214_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_q1(12),
      Q => tmp_7_i3_reg_2214(4),
      R => '0'
    );
\tmp_7_i3_reg_2214_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_q1(13),
      Q => tmp_7_i3_reg_2214(5),
      R => '0'
    );
\tmp_7_i3_reg_2214_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_q1(14),
      Q => tmp_7_i3_reg_2214(6),
      R => '0'
    );
\tmp_7_i3_reg_2214_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_q1(15),
      Q => tmp_7_i3_reg_2214(7),
      R => '0'
    );
\tmp_8_i4_reg_2220_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_q1(16),
      Q => tmp_8_i4_reg_2220(0),
      R => '0'
    );
\tmp_8_i4_reg_2220_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_q1(17),
      Q => tmp_8_i4_reg_2220(1),
      R => '0'
    );
\trunc_ln61_1_reg_2359[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"335A5A5ACC5A5A5A"
    )
        port map (
      I0 => p_0_0_0949_114811492_i_fu_242(0),
      I1 => tmp_4_i1_reg_2192(0),
      I2 => p_0_0_0949_21419_i_fu_278(0),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I5 => p_0_0_0949_21469_ph_i_reg_474(0),
      O => \trunc_ln61_1_reg_2359[0]_i_1_n_5\
    );
\trunc_ln61_1_reg_2359[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95959A6A65656A"
    )
        port map (
      I0 => \trunc_ln61_1_reg_2359[1]_i_2_n_5\,
      I1 => p_0_0_0949_21469_ph_i_reg_474(1),
      I2 => \trunc_ln61_3_reg_2391[1]_i_2_n_5\,
      I3 => p_0_0_0949_21419_i_fu_278(1),
      I4 => p_0_0_0949_114811492_i_fu_242(1),
      I5 => tmp_4_i1_reg_2192(1),
      O => \trunc_ln61_1_reg_2359[1]_i_1_n_5\
    );
\trunc_ln61_1_reg_2359[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3350505000505050"
    )
        port map (
      I0 => p_0_0_0949_114811492_i_fu_242(0),
      I1 => tmp_4_i1_reg_2192(0),
      I2 => p_0_0_0949_21419_i_fu_278(0),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I5 => p_0_0_0949_21469_ph_i_reg_474(0),
      O => \trunc_ln61_1_reg_2359[1]_i_2_n_5\
    );
\trunc_ln61_1_reg_2359[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95959A6A65656A"
    )
        port map (
      I0 => \trunc_ln61_1_reg_2359[2]_i_2_n_5\,
      I1 => p_0_0_0949_21469_ph_i_reg_474(2),
      I2 => \trunc_ln61_3_reg_2391[1]_i_2_n_5\,
      I3 => p_0_0_0949_21419_i_fu_278(2),
      I4 => p_0_0_0949_114811492_i_fu_242(2),
      I5 => tmp_4_i1_reg_2192(2),
      O => \trunc_ln61_1_reg_2359[2]_i_1_n_5\
    );
\trunc_ln61_1_reg_2359[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0FAFAC0FCC0FC"
    )
        port map (
      I0 => p_0_0_0949_21469_ph_i_reg_474(1),
      I1 => p_0_0_0949_21419_i_fu_278(1),
      I2 => \trunc_ln61_1_reg_2359[1]_i_2_n_5\,
      I3 => p_0_0_0949_114811492_i_fu_242(1),
      I4 => tmp_4_i1_reg_2192(1),
      I5 => \trunc_ln61_3_reg_2391[1]_i_2_n_5\,
      O => \trunc_ln61_1_reg_2359[2]_i_2_n_5\
    );
\trunc_ln61_1_reg_2359[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95959A6A65656A"
    )
        port map (
      I0 => \trunc_ln61_1_reg_2359[3]_i_2_n_5\,
      I1 => p_0_0_0949_21469_ph_i_reg_474(3),
      I2 => \trunc_ln61_3_reg_2391[1]_i_2_n_5\,
      I3 => p_0_0_0949_21419_i_fu_278(3),
      I4 => p_0_0_0949_114811492_i_fu_242(3),
      I5 => tmp_4_i1_reg_2192(3),
      O => \trunc_ln61_1_reg_2359[3]_i_1_n_5\
    );
\trunc_ln61_1_reg_2359[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0FAFAC0FCC0FC"
    )
        port map (
      I0 => p_0_0_0949_21469_ph_i_reg_474(2),
      I1 => p_0_0_0949_21419_i_fu_278(2),
      I2 => \trunc_ln61_1_reg_2359[2]_i_2_n_5\,
      I3 => p_0_0_0949_114811492_i_fu_242(2),
      I4 => tmp_4_i1_reg_2192(2),
      I5 => \trunc_ln61_3_reg_2391[1]_i_2_n_5\,
      O => \trunc_ln61_1_reg_2359[3]_i_2_n_5\
    );
\trunc_ln61_1_reg_2359[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95959A6A65656A"
    )
        port map (
      I0 => \trunc_ln61_1_reg_2359[4]_i_2_n_5\,
      I1 => p_0_0_0949_21469_ph_i_reg_474(4),
      I2 => \trunc_ln61_3_reg_2391[1]_i_2_n_5\,
      I3 => p_0_0_0949_21419_i_fu_278(4),
      I4 => p_0_0_0949_114811492_i_fu_242(4),
      I5 => tmp_4_i1_reg_2192(4),
      O => \trunc_ln61_1_reg_2359[4]_i_1_n_5\
    );
\trunc_ln61_1_reg_2359[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0FAFAC0FCC0FC"
    )
        port map (
      I0 => p_0_0_0949_21469_ph_i_reg_474(3),
      I1 => p_0_0_0949_21419_i_fu_278(3),
      I2 => \trunc_ln61_1_reg_2359[3]_i_2_n_5\,
      I3 => p_0_0_0949_114811492_i_fu_242(3),
      I4 => tmp_4_i1_reg_2192(3),
      I5 => \trunc_ln61_3_reg_2391[1]_i_2_n_5\,
      O => \trunc_ln61_1_reg_2359[4]_i_2_n_5\
    );
\trunc_ln61_1_reg_2359[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95959A6A65656A"
    )
        port map (
      I0 => \trunc_ln61_1_reg_2359[5]_i_2_n_5\,
      I1 => p_0_0_0949_21469_ph_i_reg_474(5),
      I2 => \trunc_ln61_3_reg_2391[1]_i_2_n_5\,
      I3 => p_0_0_0949_21419_i_fu_278(5),
      I4 => p_0_0_0949_114811492_i_fu_242(5),
      I5 => tmp_4_i1_reg_2192(5),
      O => \trunc_ln61_1_reg_2359[5]_i_1_n_5\
    );
\trunc_ln61_1_reg_2359[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80A8EAFE"
    )
        port map (
      I0 => \zext_ln791_reg_2354[4]_i_1_n_5\,
      I1 => \zext_ln791_reg_2354[3]_i_1_n_5\,
      I2 => \trunc_ln61_1_reg_2359[3]_i_2_n_5\,
      I3 => \trunc_ln61_3_reg_2391[4]_i_3_n_5\,
      I4 => \trunc_ln61_3_reg_2391[4]_i_4_n_5\,
      O => \trunc_ln61_1_reg_2359[5]_i_2_n_5\
    );
\trunc_ln61_1_reg_2359[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95959A6A65656A"
    )
        port map (
      I0 => \trunc_ln61_1_reg_2359[6]_i_2_n_5\,
      I1 => p_0_0_0949_21469_ph_i_reg_474(6),
      I2 => \trunc_ln61_3_reg_2391[1]_i_2_n_5\,
      I3 => p_0_0_0949_21419_i_fu_278(6),
      I4 => p_0_0_0949_114811492_i_fu_242(6),
      I5 => tmp_4_i1_reg_2192(6),
      O => \trunc_ln61_1_reg_2359[6]_i_1_n_5\
    );
\trunc_ln61_1_reg_2359[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0FAFAC0FCC0FC"
    )
        port map (
      I0 => p_0_0_0949_21469_ph_i_reg_474(5),
      I1 => p_0_0_0949_21419_i_fu_278(5),
      I2 => \trunc_ln61_1_reg_2359[5]_i_2_n_5\,
      I3 => p_0_0_0949_114811492_i_fu_242(5),
      I4 => tmp_4_i1_reg_2192(5),
      I5 => \trunc_ln61_3_reg_2391[1]_i_2_n_5\,
      O => \trunc_ln61_1_reg_2359[6]_i_2_n_5\
    );
\trunc_ln61_1_reg_2359[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A6A65959A9A95"
    )
        port map (
      I0 => \tmp_3_reg_2365[0]_i_2_n_5\,
      I1 => p_0_0_0949_21469_ph_i_reg_474(7),
      I2 => \trunc_ln61_3_reg_2391[1]_i_2_n_5\,
      I3 => p_0_0_0949_21419_i_fu_278(7),
      I4 => p_0_0_0949_114811492_i_fu_242(7),
      I5 => tmp_4_i1_reg_2192(7),
      O => \trunc_ln61_1_reg_2359[7]_i_1_n_5\
    );
\trunc_ln61_1_reg_2359_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_1_reg_2359[0]_i_1_n_5\,
      Q => trunc_ln61_1_reg_2359(0),
      R => '0'
    );
\trunc_ln61_1_reg_2359_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_1_reg_2359[1]_i_1_n_5\,
      Q => trunc_ln61_1_reg_2359(1),
      R => '0'
    );
\trunc_ln61_1_reg_2359_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_1_reg_2359[2]_i_1_n_5\,
      Q => trunc_ln61_1_reg_2359(2),
      R => '0'
    );
\trunc_ln61_1_reg_2359_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_1_reg_2359[3]_i_1_n_5\,
      Q => trunc_ln61_1_reg_2359(3),
      R => '0'
    );
\trunc_ln61_1_reg_2359_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_1_reg_2359[4]_i_1_n_5\,
      Q => trunc_ln61_1_reg_2359(4),
      R => '0'
    );
\trunc_ln61_1_reg_2359_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_1_reg_2359[5]_i_1_n_5\,
      Q => trunc_ln61_1_reg_2359(5),
      R => '0'
    );
\trunc_ln61_1_reg_2359_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_1_reg_2359[6]_i_1_n_5\,
      Q => trunc_ln61_1_reg_2359(6),
      R => '0'
    );
\trunc_ln61_1_reg_2359_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_1_reg_2359[7]_i_1_n_5\,
      Q => trunc_ln61_1_reg_2359(7),
      R => '0'
    );
\trunc_ln61_2_reg_2375[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5666A666"
    )
        port map (
      I0 => p_0_1_0_0_09151487_i_fu_230(0),
      I1 => p_0_0_0949_114811492_i_fu_242(0),
      I2 => cmp161_i_reg_2143_pp0_iter1_reg,
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => tmp_4_i1_reg_2192(0),
      O => \trunc_ln61_2_reg_2375[0]_i_1_n_5\
    );
\trunc_ln61_2_reg_2375[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700B8FFB8FF4700"
    )
        port map (
      I0 => tmp_4_i1_reg_2192(0),
      I1 => \trunc_ln61_3_reg_2391[1]_i_2_n_5\,
      I2 => p_0_0_0949_114811492_i_fu_242(0),
      I3 => p_0_1_0_0_09151487_i_fu_230(0),
      I4 => \trunc_ln61_3_reg_2391[2]_i_3_n_5\,
      I5 => p_0_1_0_0_09151487_i_fu_230(1),
      O => \trunc_ln61_2_reg_2375[1]_i_1_n_5\
    );
\trunc_ln61_2_reg_2375[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F0870F770F78F08"
    )
        port map (
      I0 => \trunc_ln61_3_reg_2391[2]_i_2_n_5\,
      I1 => p_0_1_0_0_09151487_i_fu_230(0),
      I2 => \trunc_ln61_3_reg_2391[2]_i_3_n_5\,
      I3 => p_0_1_0_0_09151487_i_fu_230(1),
      I4 => \trunc_ln61_3_reg_2391[2]_i_4_n_5\,
      I5 => p_0_1_0_0_09151487_i_fu_230(2),
      O => \trunc_ln61_2_reg_2375[2]_i_1_n_5\
    );
\trunc_ln61_2_reg_2375[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A666666A5999999"
    )
        port map (
      I0 => \trunc_ln61_2_reg_2375[4]_i_2_n_5\,
      I1 => p_0_0_0949_114811492_i_fu_242(3),
      I2 => tmp_4_i1_reg_2192(3),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => p_0_1_0_0_09151487_i_fu_230(3),
      O => \trunc_ln61_2_reg_2375[3]_i_1_n_5\
    );
\trunc_ln61_2_reg_2375[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \trunc_ln61_2_reg_2375[4]_i_2_n_5\,
      I1 => \trunc_ln61_3_reg_2391[4]_i_3_n_5\,
      I2 => p_0_1_0_0_09151487_i_fu_230(3),
      I3 => \trunc_ln61_3_reg_2391[4]_i_4_n_5\,
      I4 => p_0_1_0_0_09151487_i_fu_230(4),
      O => \trunc_ln61_2_reg_2375[4]_i_1_n_5\
    );
\trunc_ln61_2_reg_2375[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D44DD4DDD4DDD4D"
    )
        port map (
      I0 => p_0_1_0_0_09151487_i_fu_230(2),
      I1 => \trunc_ln61_3_reg_2391[2]_i_4_n_5\,
      I2 => p_0_1_0_0_09151487_i_fu_230(1),
      I3 => \trunc_ln61_3_reg_2391[2]_i_3_n_5\,
      I4 => p_0_1_0_0_09151487_i_fu_230(0),
      I5 => \trunc_ln61_3_reg_2391[2]_i_2_n_5\,
      O => \trunc_ln61_2_reg_2375[4]_i_2_n_5\
    );
\trunc_ln61_2_reg_2375[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A666666A5999999"
    )
        port map (
      I0 => \trunc_ln61_2_reg_2375[5]_i_2_n_5\,
      I1 => p_0_0_0949_114811492_i_fu_242(5),
      I2 => tmp_4_i1_reg_2192(5),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => p_0_1_0_0_09151487_i_fu_230(5),
      O => \trunc_ln61_2_reg_2375[5]_i_1_n_5\
    );
\trunc_ln61_2_reg_2375[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD4D4D44"
    )
        port map (
      I0 => p_0_1_0_0_09151487_i_fu_230(4),
      I1 => \trunc_ln61_3_reg_2391[4]_i_4_n_5\,
      I2 => p_0_1_0_0_09151487_i_fu_230(3),
      I3 => \trunc_ln61_3_reg_2391[4]_i_3_n_5\,
      I4 => \trunc_ln61_2_reg_2375[4]_i_2_n_5\,
      O => \trunc_ln61_2_reg_2375[5]_i_2_n_5\
    );
\trunc_ln61_2_reg_2375[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A666666A5999999"
    )
        port map (
      I0 => \trunc_ln61_2_reg_2375[6]_i_2_n_5\,
      I1 => p_0_0_0949_114811492_i_fu_242(6),
      I2 => tmp_4_i1_reg_2192(6),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => p_0_1_0_0_09151487_i_fu_230(6),
      O => \trunc_ln61_2_reg_2375[6]_i_1_n_5\
    );
\trunc_ln61_2_reg_2375[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FD55555154000"
    )
        port map (
      I0 => p_0_1_0_0_09151487_i_fu_230(5),
      I1 => cmp161_i_reg_2143_pp0_iter1_reg,
      I2 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I3 => tmp_4_i1_reg_2192(5),
      I4 => p_0_0_0949_114811492_i_fu_242(5),
      I5 => \trunc_ln61_2_reg_2375[5]_i_2_n_5\,
      O => \trunc_ln61_2_reg_2375[6]_i_2_n_5\
    );
\trunc_ln61_2_reg_2375[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A666666A5999999"
    )
        port map (
      I0 => \tmp_4_reg_2381[0]_i_2_n_5\,
      I1 => p_0_0_0949_114811492_i_fu_242(7),
      I2 => tmp_4_i1_reg_2192(7),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => p_0_1_0_0_09151487_i_fu_230(7),
      O => \trunc_ln61_2_reg_2375[7]_i_1_n_5\
    );
\trunc_ln61_2_reg_2375_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_2_reg_2375[0]_i_1_n_5\,
      Q => trunc_ln61_2_reg_2375(0),
      R => '0'
    );
\trunc_ln61_2_reg_2375_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_2_reg_2375[1]_i_1_n_5\,
      Q => trunc_ln61_2_reg_2375(1),
      R => '0'
    );
\trunc_ln61_2_reg_2375_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_2_reg_2375[2]_i_1_n_5\,
      Q => trunc_ln61_2_reg_2375(2),
      R => '0'
    );
\trunc_ln61_2_reg_2375_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_2_reg_2375[3]_i_1_n_5\,
      Q => trunc_ln61_2_reg_2375(3),
      R => '0'
    );
\trunc_ln61_2_reg_2375_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_2_reg_2375[4]_i_1_n_5\,
      Q => trunc_ln61_2_reg_2375(4),
      R => '0'
    );
\trunc_ln61_2_reg_2375_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_2_reg_2375[5]_i_1_n_5\,
      Q => trunc_ln61_2_reg_2375(5),
      R => '0'
    );
\trunc_ln61_2_reg_2375_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_2_reg_2375[6]_i_1_n_5\,
      Q => trunc_ln61_2_reg_2375(6),
      R => '0'
    );
\trunc_ln61_2_reg_2375_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_2_reg_2375[7]_i_1_n_5\,
      Q => trunc_ln61_2_reg_2375(7),
      R => '0'
    );
\trunc_ln61_3_reg_2391[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"5666A666"
    )
        port map (
      I0 => p_0_1_0_0_09091499_i_fu_254(0),
      I1 => p_0_0_0949_114811492_i_fu_242(0),
      I2 => cmp161_i_reg_2143_pp0_iter1_reg,
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => tmp_4_i1_reg_2192(0),
      O => \trunc_ln61_3_reg_2391[0]_i_1_n_5\
    );
\trunc_ln61_3_reg_2391[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4700B8FFB8FF4700"
    )
        port map (
      I0 => tmp_4_i1_reg_2192(0),
      I1 => \trunc_ln61_3_reg_2391[1]_i_2_n_5\,
      I2 => p_0_0_0949_114811492_i_fu_242(0),
      I3 => p_0_1_0_0_09091499_i_fu_254(0),
      I4 => \trunc_ln61_3_reg_2391[2]_i_3_n_5\,
      I5 => p_0_1_0_0_09091499_i_fu_254(1),
      O => \trunc_ln61_3_reg_2391[1]_i_1_n_5\
    );
\trunc_ln61_3_reg_2391[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I1 => cmp161_i_reg_2143_pp0_iter1_reg,
      O => \trunc_ln61_3_reg_2391[1]_i_2_n_5\
    );
\trunc_ln61_3_reg_2391[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F0870F770F78F08"
    )
        port map (
      I0 => \trunc_ln61_3_reg_2391[2]_i_2_n_5\,
      I1 => p_0_1_0_0_09091499_i_fu_254(0),
      I2 => \trunc_ln61_3_reg_2391[2]_i_3_n_5\,
      I3 => p_0_1_0_0_09091499_i_fu_254(1),
      I4 => \trunc_ln61_3_reg_2391[2]_i_4_n_5\,
      I5 => p_0_1_0_0_09091499_i_fu_254(2),
      O => \trunc_ln61_3_reg_2391[2]_i_1_n_5\
    );
\trunc_ln61_3_reg_2391[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"407F"
    )
        port map (
      I0 => tmp_4_i1_reg_2192(0),
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => cmp161_i_reg_2143_pp0_iter1_reg,
      I3 => p_0_0_0949_114811492_i_fu_242(0),
      O => \trunc_ln61_3_reg_2391[2]_i_2_n_5\
    );
\trunc_ln61_3_reg_2391[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAA"
    )
        port map (
      I0 => p_0_0_0949_114811492_i_fu_242(1),
      I1 => tmp_4_i1_reg_2192(1),
      I2 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      O => \trunc_ln61_3_reg_2391[2]_i_3_n_5\
    );
\trunc_ln61_3_reg_2391[2]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAA"
    )
        port map (
      I0 => p_0_0_0949_114811492_i_fu_242(2),
      I1 => tmp_4_i1_reg_2192(2),
      I2 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      O => \trunc_ln61_3_reg_2391[2]_i_4_n_5\
    );
\trunc_ln61_3_reg_2391[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A666666A5999999"
    )
        port map (
      I0 => \trunc_ln61_3_reg_2391[4]_i_2_n_5\,
      I1 => p_0_0_0949_114811492_i_fu_242(3),
      I2 => tmp_4_i1_reg_2192(3),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => p_0_1_0_0_09091499_i_fu_254(3),
      O => \trunc_ln61_3_reg_2391[3]_i_1_n_5\
    );
\trunc_ln61_3_reg_2391[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"718E8E71"
    )
        port map (
      I0 => \trunc_ln61_3_reg_2391[4]_i_2_n_5\,
      I1 => \trunc_ln61_3_reg_2391[4]_i_3_n_5\,
      I2 => p_0_1_0_0_09091499_i_fu_254(3),
      I3 => \trunc_ln61_3_reg_2391[4]_i_4_n_5\,
      I4 => p_0_1_0_0_09091499_i_fu_254(4),
      O => \trunc_ln61_3_reg_2391[4]_i_1_n_5\
    );
\trunc_ln61_3_reg_2391[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D44DD4DDD4DDD4D"
    )
        port map (
      I0 => p_0_1_0_0_09091499_i_fu_254(2),
      I1 => \trunc_ln61_3_reg_2391[2]_i_4_n_5\,
      I2 => p_0_1_0_0_09091499_i_fu_254(1),
      I3 => \trunc_ln61_3_reg_2391[2]_i_3_n_5\,
      I4 => p_0_1_0_0_09091499_i_fu_254(0),
      I5 => \trunc_ln61_3_reg_2391[2]_i_2_n_5\,
      O => \trunc_ln61_3_reg_2391[4]_i_2_n_5\
    );
\trunc_ln61_3_reg_2391[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAA"
    )
        port map (
      I0 => p_0_0_0949_114811492_i_fu_242(3),
      I1 => tmp_4_i1_reg_2192(3),
      I2 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      O => \trunc_ln61_3_reg_2391[4]_i_3_n_5\
    );
\trunc_ln61_3_reg_2391[4]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"CAAA"
    )
        port map (
      I0 => p_0_0_0949_114811492_i_fu_242(4),
      I1 => tmp_4_i1_reg_2192(4),
      I2 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      O => \trunc_ln61_3_reg_2391[4]_i_4_n_5\
    );
\trunc_ln61_3_reg_2391[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A666666A5999999"
    )
        port map (
      I0 => \trunc_ln61_3_reg_2391[5]_i_2_n_5\,
      I1 => p_0_0_0949_114811492_i_fu_242(5),
      I2 => tmp_4_i1_reg_2192(5),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => p_0_1_0_0_09091499_i_fu_254(5),
      O => \trunc_ln61_3_reg_2391[5]_i_1_n_5\
    );
\trunc_ln61_3_reg_2391[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD4D4D44"
    )
        port map (
      I0 => p_0_1_0_0_09091499_i_fu_254(4),
      I1 => \trunc_ln61_3_reg_2391[4]_i_4_n_5\,
      I2 => p_0_1_0_0_09091499_i_fu_254(3),
      I3 => \trunc_ln61_3_reg_2391[4]_i_3_n_5\,
      I4 => \trunc_ln61_3_reg_2391[4]_i_2_n_5\,
      O => \trunc_ln61_3_reg_2391[5]_i_2_n_5\
    );
\trunc_ln61_3_reg_2391[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A666666A5999999"
    )
        port map (
      I0 => \trunc_ln61_3_reg_2391[6]_i_2_n_5\,
      I1 => p_0_0_0949_114811492_i_fu_242(6),
      I2 => tmp_4_i1_reg_2192(6),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => p_0_1_0_0_09091499_i_fu_254(6),
      O => \trunc_ln61_3_reg_2391[6]_i_1_n_5\
    );
\trunc_ln61_3_reg_2391[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7FD55555154000"
    )
        port map (
      I0 => p_0_1_0_0_09091499_i_fu_254(5),
      I1 => cmp161_i_reg_2143_pp0_iter1_reg,
      I2 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I3 => tmp_4_i1_reg_2192(5),
      I4 => p_0_0_0949_114811492_i_fu_242(5),
      I5 => \trunc_ln61_3_reg_2391[5]_i_2_n_5\,
      O => \trunc_ln61_3_reg_2391[6]_i_2_n_5\
    );
\trunc_ln61_3_reg_2391[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A666666A5999999"
    )
        port map (
      I0 => \tmp_5_reg_2397[0]_i_2_n_5\,
      I1 => p_0_0_0949_114811492_i_fu_242(7),
      I2 => tmp_4_i1_reg_2192(7),
      I3 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I4 => cmp161_i_reg_2143_pp0_iter1_reg,
      I5 => p_0_1_0_0_09091499_i_fu_254(7),
      O => \trunc_ln61_3_reg_2391[7]_i_1_n_5\
    );
\trunc_ln61_3_reg_2391_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_3_reg_2391[0]_i_1_n_5\,
      Q => trunc_ln61_3_reg_2391(0),
      R => '0'
    );
\trunc_ln61_3_reg_2391_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_3_reg_2391[1]_i_1_n_5\,
      Q => trunc_ln61_3_reg_2391(1),
      R => '0'
    );
\trunc_ln61_3_reg_2391_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_3_reg_2391[2]_i_1_n_5\,
      Q => trunc_ln61_3_reg_2391(2),
      R => '0'
    );
\trunc_ln61_3_reg_2391_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_3_reg_2391[3]_i_1_n_5\,
      Q => trunc_ln61_3_reg_2391(3),
      R => '0'
    );
\trunc_ln61_3_reg_2391_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_3_reg_2391[4]_i_1_n_5\,
      Q => trunc_ln61_3_reg_2391(4),
      R => '0'
    );
\trunc_ln61_3_reg_2391_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_3_reg_2391[5]_i_1_n_5\,
      Q => trunc_ln61_3_reg_2391(5),
      R => '0'
    );
\trunc_ln61_3_reg_2391_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_3_reg_2391[6]_i_1_n_5\,
      Q => trunc_ln61_3_reg_2391(6),
      R => '0'
    );
\trunc_ln61_3_reg_2391_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_3_reg_2391[7]_i_1_n_5\,
      Q => trunc_ln61_3_reg_2391(7),
      R => '0'
    );
\trunc_ln61_reg_2343[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"335A5A5ACC5A5A5A"
    )
        port map (
      I0 => p_0_0_0949_114811492_i_fu_242(0),
      I1 => tmp_4_i1_reg_2192(0),
      I2 => p_0_0_09491389_i_fu_266(0),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I5 => tmp_7_i3_reg_2214(0),
      O => \trunc_ln61_reg_2343[0]_i_1_n_5\
    );
\trunc_ln61_reg_2343[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95959A6A65656A"
    )
        port map (
      I0 => \trunc_ln61_reg_2343[1]_i_2_n_5\,
      I1 => tmp_7_i3_reg_2214(1),
      I2 => \trunc_ln61_3_reg_2391[1]_i_2_n_5\,
      I3 => p_0_0_09491389_i_fu_266(1),
      I4 => p_0_0_0949_114811492_i_fu_242(1),
      I5 => tmp_4_i1_reg_2192(1),
      O => \trunc_ln61_reg_2343[1]_i_1_n_5\
    );
\trunc_ln61_reg_2343[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3350505000505050"
    )
        port map (
      I0 => p_0_0_0949_114811492_i_fu_242(0),
      I1 => tmp_4_i1_reg_2192(0),
      I2 => p_0_0_09491389_i_fu_266(0),
      I3 => cmp161_i_reg_2143_pp0_iter1_reg,
      I4 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I5 => tmp_7_i3_reg_2214(0),
      O => \trunc_ln61_reg_2343[1]_i_2_n_5\
    );
\trunc_ln61_reg_2343[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95959A6A65656A"
    )
        port map (
      I0 => \trunc_ln61_reg_2343[2]_i_2_n_5\,
      I1 => tmp_7_i3_reg_2214(2),
      I2 => \trunc_ln61_3_reg_2391[1]_i_2_n_5\,
      I3 => p_0_0_09491389_i_fu_266(2),
      I4 => p_0_0_0949_114811492_i_fu_242(2),
      I5 => tmp_4_i1_reg_2192(2),
      O => \trunc_ln61_reg_2343[2]_i_1_n_5\
    );
\trunc_ln61_reg_2343[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0FAFAC0FCC0FC"
    )
        port map (
      I0 => tmp_7_i3_reg_2214(1),
      I1 => p_0_0_09491389_i_fu_266(1),
      I2 => \trunc_ln61_reg_2343[1]_i_2_n_5\,
      I3 => p_0_0_0949_114811492_i_fu_242(1),
      I4 => tmp_4_i1_reg_2192(1),
      I5 => \trunc_ln61_3_reg_2391[1]_i_2_n_5\,
      O => \trunc_ln61_reg_2343[2]_i_2_n_5\
    );
\trunc_ln61_reg_2343[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95959A6A65656A"
    )
        port map (
      I0 => \trunc_ln61_reg_2343[3]_i_2_n_5\,
      I1 => tmp_7_i3_reg_2214(3),
      I2 => \trunc_ln61_3_reg_2391[1]_i_2_n_5\,
      I3 => p_0_0_09491389_i_fu_266(3),
      I4 => p_0_0_0949_114811492_i_fu_242(3),
      I5 => tmp_4_i1_reg_2192(3),
      O => \trunc_ln61_reg_2343[3]_i_1_n_5\
    );
\trunc_ln61_reg_2343[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0FAFAC0FCC0FC"
    )
        port map (
      I0 => tmp_7_i3_reg_2214(2),
      I1 => p_0_0_09491389_i_fu_266(2),
      I2 => \trunc_ln61_reg_2343[2]_i_2_n_5\,
      I3 => p_0_0_0949_114811492_i_fu_242(2),
      I4 => tmp_4_i1_reg_2192(2),
      I5 => \trunc_ln61_3_reg_2391[1]_i_2_n_5\,
      O => \trunc_ln61_reg_2343[3]_i_2_n_5\
    );
\trunc_ln61_reg_2343[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95959A6A65656A"
    )
        port map (
      I0 => \trunc_ln61_reg_2343[4]_i_2_n_5\,
      I1 => tmp_7_i3_reg_2214(4),
      I2 => \trunc_ln61_3_reg_2391[1]_i_2_n_5\,
      I3 => p_0_0_09491389_i_fu_266(4),
      I4 => p_0_0_0949_114811492_i_fu_242(4),
      I5 => tmp_4_i1_reg_2192(4),
      O => \trunc_ln61_reg_2343[4]_i_1_n_5\
    );
\trunc_ln61_reg_2343[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0FAFAC0FCC0FC"
    )
        port map (
      I0 => tmp_7_i3_reg_2214(3),
      I1 => p_0_0_09491389_i_fu_266(3),
      I2 => \trunc_ln61_reg_2343[3]_i_2_n_5\,
      I3 => p_0_0_0949_114811492_i_fu_242(3),
      I4 => tmp_4_i1_reg_2192(3),
      I5 => \trunc_ln61_3_reg_2391[1]_i_2_n_5\,
      O => \trunc_ln61_reg_2343[4]_i_2_n_5\
    );
\trunc_ln61_reg_2343[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95959A6A65656A"
    )
        port map (
      I0 => \trunc_ln61_reg_2343[5]_i_2_n_5\,
      I1 => tmp_7_i3_reg_2214(5),
      I2 => \trunc_ln61_3_reg_2391[1]_i_2_n_5\,
      I3 => p_0_0_09491389_i_fu_266(5),
      I4 => p_0_0_0949_114811492_i_fu_242(5),
      I5 => tmp_4_i1_reg_2192(5),
      O => \trunc_ln61_reg_2343[5]_i_1_n_5\
    );
\trunc_ln61_reg_2343[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80A8EAFE"
    )
        port map (
      I0 => \zext_ln790_1_reg_2338[4]_i_1_n_5\,
      I1 => \zext_ln790_1_reg_2338[3]_i_1_n_5\,
      I2 => \trunc_ln61_reg_2343[3]_i_2_n_5\,
      I3 => \trunc_ln61_3_reg_2391[4]_i_3_n_5\,
      I4 => \trunc_ln61_3_reg_2391[4]_i_4_n_5\,
      O => \trunc_ln61_reg_2343[5]_i_2_n_5\
    );
\trunc_ln61_reg_2343[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9A95959A6A65656A"
    )
        port map (
      I0 => \trunc_ln61_reg_2343[6]_i_2_n_5\,
      I1 => tmp_7_i3_reg_2214(6),
      I2 => \trunc_ln61_3_reg_2391[1]_i_2_n_5\,
      I3 => p_0_0_09491389_i_fu_266(6),
      I4 => p_0_0_0949_114811492_i_fu_242(6),
      I5 => tmp_4_i1_reg_2192(6),
      O => \trunc_ln61_reg_2343[6]_i_1_n_5\
    );
\trunc_ln61_reg_2343[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A0A0FAFAC0FCC0FC"
    )
        port map (
      I0 => tmp_7_i3_reg_2214(5),
      I1 => p_0_0_09491389_i_fu_266(5),
      I2 => \trunc_ln61_reg_2343[5]_i_2_n_5\,
      I3 => p_0_0_0949_114811492_i_fu_242(5),
      I4 => tmp_4_i1_reg_2192(5),
      I5 => \trunc_ln61_3_reg_2391[1]_i_2_n_5\,
      O => \trunc_ln61_reg_2343[6]_i_2_n_5\
    );
\trunc_ln61_reg_2343[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"656A6A65959A9A95"
    )
        port map (
      I0 => \tmp_2_reg_2349[0]_i_2_n_5\,
      I1 => tmp_7_i3_reg_2214(7),
      I2 => \trunc_ln61_3_reg_2391[1]_i_2_n_5\,
      I3 => p_0_0_09491389_i_fu_266(7),
      I4 => p_0_0_0949_114811492_i_fu_242(7),
      I5 => tmp_4_i1_reg_2192(7),
      O => \trunc_ln61_reg_2343[7]_i_1_n_5\
    );
\trunc_ln61_reg_2343_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_reg_2343[0]_i_1_n_5\,
      Q => trunc_ln61_reg_2343(0),
      R => '0'
    );
\trunc_ln61_reg_2343_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_reg_2343[1]_i_1_n_5\,
      Q => trunc_ln61_reg_2343(1),
      R => '0'
    );
\trunc_ln61_reg_2343_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_reg_2343[2]_i_1_n_5\,
      Q => trunc_ln61_reg_2343(2),
      R => '0'
    );
\trunc_ln61_reg_2343_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_reg_2343[3]_i_1_n_5\,
      Q => trunc_ln61_reg_2343(3),
      R => '0'
    );
\trunc_ln61_reg_2343_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_reg_2343[4]_i_1_n_5\,
      Q => trunc_ln61_reg_2343(4),
      R => '0'
    );
\trunc_ln61_reg_2343_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_reg_2343[5]_i_1_n_5\,
      Q => trunc_ln61_reg_2343(5),
      R => '0'
    );
\trunc_ln61_reg_2343_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_reg_2343[6]_i_1_n_5\,
      Q => trunc_ln61_reg_2343(6),
      R => '0'
    );
\trunc_ln61_reg_2343_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln61_reg_2343[7]_i_1_n_5\,
      Q => trunc_ln61_reg_2343(7),
      R => '0'
    );
\trunc_ln654_1_reg_2207_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_q1(0),
      Q => trunc_ln654_1_reg_2207(0),
      R => '0'
    );
\trunc_ln654_1_reg_2207_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_q1(1),
      Q => trunc_ln654_1_reg_2207(1),
      R => '0'
    );
\trunc_ln654_1_reg_2207_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_q1(2),
      Q => trunc_ln654_1_reg_2207(2),
      R => '0'
    );
\trunc_ln654_1_reg_2207_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_q1(3),
      Q => trunc_ln654_1_reg_2207(3),
      R => '0'
    );
\trunc_ln654_1_reg_2207_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_q1(4),
      Q => trunc_ln654_1_reg_2207(4),
      R => '0'
    );
\trunc_ln654_1_reg_2207_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_q1(5),
      Q => trunc_ln654_1_reg_2207(5),
      R => '0'
    );
\trunc_ln654_1_reg_2207_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_q1(6),
      Q => trunc_ln654_1_reg_2207(6),
      R => '0'
    );
\trunc_ln654_1_reg_2207_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_1_q1(7),
      Q => trunc_ln654_1_reg_2207(7),
      R => '0'
    );
\trunc_ln654_reg_2184_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(0),
      Q => trunc_ln654_reg_2184(0),
      R => '0'
    );
\trunc_ln654_reg_2184_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(1),
      Q => trunc_ln654_reg_2184(1),
      R => '0'
    );
\trunc_ln654_reg_2184_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(2),
      Q => trunc_ln654_reg_2184(2),
      R => '0'
    );
\trunc_ln654_reg_2184_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(3),
      Q => trunc_ln654_reg_2184(3),
      R => '0'
    );
\trunc_ln654_reg_2184_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(4),
      Q => trunc_ln654_reg_2184(4),
      R => '0'
    );
\trunc_ln654_reg_2184_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(5),
      Q => trunc_ln654_reg_2184(5),
      R => '0'
    );
\trunc_ln654_reg_2184_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(6),
      Q => trunc_ln654_reg_2184(6),
      R => '0'
    );
\trunc_ln654_reg_2184_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => lineBuffer_q1(7),
      Q => trunc_ln654_reg_2184(7),
      R => '0'
    );
\trunc_ln820_1_i_reg_2453[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln820_1_fu_1691_p2__0\(0),
      I1 => add_ln820_1_fu_1691_p2(1),
      O => \trunc_ln820_1_i_reg_2453[0]_i_1_n_5\
    );
\trunc_ln820_1_i_reg_2453[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => add_ln820_1_fu_1691_p2(1),
      I1 => \add_ln820_1_fu_1691_p2__0\(0),
      I2 => add_ln820_1_fu_1691_p2(2),
      O => \trunc_ln820_1_i_reg_2453[1]_i_1_n_5\
    );
\trunc_ln820_1_i_reg_2453[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => add_ln820_1_fu_1691_p2(2),
      I1 => \add_ln820_1_fu_1691_p2__0\(0),
      I2 => add_ln820_1_fu_1691_p2(1),
      I3 => add_ln820_1_fu_1691_p2(3),
      O => \trunc_ln820_1_i_reg_2453[2]_i_1_n_5\
    );
\trunc_ln820_1_i_reg_2453[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => add_ln820_1_fu_1691_p2(3),
      I1 => add_ln820_1_fu_1691_p2(1),
      I2 => \add_ln820_1_fu_1691_p2__0\(0),
      I3 => add_ln820_1_fu_1691_p2(2),
      I4 => add_ln820_1_fu_1691_p2(4),
      O => \trunc_ln820_1_i_reg_2453[3]_i_1_n_5\
    );
\trunc_ln820_1_i_reg_2453[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => add_ln820_1_fu_1691_p2(4),
      I1 => add_ln820_1_fu_1691_p2(2),
      I2 => \add_ln820_1_fu_1691_p2__0\(0),
      I3 => add_ln820_1_fu_1691_p2(1),
      I4 => add_ln820_1_fu_1691_p2(3),
      I5 => add_ln820_1_fu_1691_p2(5),
      O => \trunc_ln820_1_i_reg_2453[4]_i_1_n_5\
    );
\trunc_ln820_1_i_reg_2453[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \trunc_ln820_1_i_reg_2453[9]_i_2_n_5\,
      I1 => add_ln820_1_fu_1691_p2(6),
      O => \trunc_ln820_1_i_reg_2453[5]_i_1_n_5\
    );
\trunc_ln820_1_i_reg_2453[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => add_ln820_1_fu_1691_p2(6),
      I1 => \trunc_ln820_1_i_reg_2453[9]_i_2_n_5\,
      I2 => add_ln820_1_fu_1691_p2(7),
      O => \trunc_ln820_1_i_reg_2453[6]_i_1_n_5\
    );
\trunc_ln820_1_i_reg_2453[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => add_ln820_1_fu_1691_p2(7),
      I1 => \trunc_ln820_1_i_reg_2453[9]_i_2_n_5\,
      I2 => add_ln820_1_fu_1691_p2(6),
      I3 => add_ln820_1_fu_1691_p2(8),
      O => \trunc_ln820_1_i_reg_2453[7]_i_1_n_5\
    );
\trunc_ln820_1_i_reg_2453[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FFEF"
    )
        port map (
      I0 => add_ln820_1_fu_1691_p2(8),
      I1 => add_ln820_1_fu_1691_p2(6),
      I2 => \trunc_ln820_1_i_reg_2453[9]_i_2_n_5\,
      I3 => add_ln820_1_fu_1691_p2(7),
      I4 => add_ln820_1_fu_1691_p2(9),
      O => \trunc_ln820_1_i_reg_2453[8]_i_1_n_5\
    );
\trunc_ln820_1_i_reg_2453[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFEF"
    )
        port map (
      I0 => add_ln820_1_fu_1691_p2(9),
      I1 => add_ln820_1_fu_1691_p2(7),
      I2 => \trunc_ln820_1_i_reg_2453[9]_i_2_n_5\,
      I3 => add_ln820_1_fu_1691_p2(6),
      I4 => add_ln820_1_fu_1691_p2(8),
      I5 => add_ln820_1_fu_1691_p2(10),
      O => \trunc_ln820_1_i_reg_2453[9]_i_1_n_5\
    );
\trunc_ln820_1_i_reg_2453[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => add_ln820_1_fu_1691_p2(4),
      I1 => add_ln820_1_fu_1691_p2(2),
      I2 => \add_ln820_1_fu_1691_p2__0\(0),
      I3 => add_ln820_1_fu_1691_p2(1),
      I4 => add_ln820_1_fu_1691_p2(3),
      I5 => add_ln820_1_fu_1691_p2(5),
      O => \trunc_ln820_1_i_reg_2453[9]_i_2_n_5\
    );
\trunc_ln820_1_i_reg_2453_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln820_1_i_reg_2453[0]_i_1_n_5\,
      Q => trunc_ln820_1_i_reg_2453(0),
      R => '0'
    );
\trunc_ln820_1_i_reg_2453_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln820_1_i_reg_2453[1]_i_1_n_5\,
      Q => trunc_ln820_1_i_reg_2453(1),
      R => '0'
    );
\trunc_ln820_1_i_reg_2453_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln820_1_i_reg_2453[2]_i_1_n_5\,
      Q => trunc_ln820_1_i_reg_2453(2),
      R => '0'
    );
\trunc_ln820_1_i_reg_2453_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln820_1_i_reg_2453[3]_i_1_n_5\,
      Q => trunc_ln820_1_i_reg_2453(3),
      R => '0'
    );
\trunc_ln820_1_i_reg_2453_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln820_1_i_reg_2453[4]_i_1_n_5\,
      Q => trunc_ln820_1_i_reg_2453(4),
      R => '0'
    );
\trunc_ln820_1_i_reg_2453_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln820_1_i_reg_2453[5]_i_1_n_5\,
      Q => trunc_ln820_1_i_reg_2453(5),
      R => '0'
    );
\trunc_ln820_1_i_reg_2453_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln820_1_i_reg_2453[6]_i_1_n_5\,
      Q => trunc_ln820_1_i_reg_2453(6),
      R => '0'
    );
\trunc_ln820_1_i_reg_2453_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln820_1_i_reg_2453[7]_i_1_n_5\,
      Q => trunc_ln820_1_i_reg_2453(7),
      R => '0'
    );
\trunc_ln820_1_i_reg_2453_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln820_1_i_reg_2453[8]_i_1_n_5\,
      Q => trunc_ln820_1_i_reg_2453(8),
      R => '0'
    );
\trunc_ln820_1_i_reg_2453_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \trunc_ln820_1_i_reg_2453[9]_i_1_n_5\,
      Q => trunc_ln820_1_i_reg_2453(9),
      R => '0'
    );
\x_fu_222_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_222,
      D => lineBuffer_1_address1(0),
      Q => \x_fu_222_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_160
    );
\x_fu_222_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_222,
      D => lineBuffer_1_address1(10),
      Q => \x_fu_222_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_160
    );
\x_fu_222_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_222,
      D => lineBuffer_1_address1(11),
      Q => \x_fu_222_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_160
    );
\x_fu_222_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_222,
      D => lineBuffer_1_address1(1),
      Q => \x_fu_222_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_160
    );
\x_fu_222_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_222,
      D => lineBuffer_1_address1(2),
      Q => \x_fu_222_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_160
    );
\x_fu_222_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_222,
      D => lineBuffer_1_address1(3),
      Q => \x_fu_222_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_160
    );
\x_fu_222_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_222,
      D => lineBuffer_1_address1(4),
      Q => \x_fu_222_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_160
    );
\x_fu_222_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_222,
      D => lineBuffer_1_address1(5),
      Q => \x_fu_222_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_160
    );
\x_fu_222_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_222,
      D => lineBuffer_1_address1(6),
      Q => \x_fu_222_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_160
    );
\x_fu_222_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_222,
      D => lineBuffer_1_address1(7),
      Q => \x_fu_222_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_160
    );
\x_fu_222_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_222,
      D => lineBuffer_1_address1(8),
      Q => \x_fu_222_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_160
    );
\x_fu_222_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_222,
      D => flow_control_loop_pipe_sequential_init_U_n_147,
      Q => \x_fu_222_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_160
    );
\zext_ln790_1_reg_2338[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => p_0_0_09491389_i_fu_266(0),
      I1 => cmp161_i_reg_2143_pp0_iter1_reg,
      I2 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I3 => tmp_7_i3_reg_2214(0),
      O => \zext_ln790_1_reg_2338[0]_i_1_n_5\
    );
\zext_ln790_1_reg_2338[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_7_i3_reg_2214(1),
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => cmp161_i_reg_2143_pp0_iter1_reg,
      I3 => p_0_0_09491389_i_fu_266(1),
      O => \zext_ln790_1_reg_2338[1]_i_1_n_5\
    );
\zext_ln790_1_reg_2338[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_7_i3_reg_2214(2),
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => cmp161_i_reg_2143_pp0_iter1_reg,
      I3 => p_0_0_09491389_i_fu_266(2),
      O => \zext_ln790_1_reg_2338[2]_i_1_n_5\
    );
\zext_ln790_1_reg_2338[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_7_i3_reg_2214(3),
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => cmp161_i_reg_2143_pp0_iter1_reg,
      I3 => p_0_0_09491389_i_fu_266(3),
      O => \zext_ln790_1_reg_2338[3]_i_1_n_5\
    );
\zext_ln790_1_reg_2338[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_7_i3_reg_2214(4),
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => cmp161_i_reg_2143_pp0_iter1_reg,
      I3 => p_0_0_09491389_i_fu_266(4),
      O => \zext_ln790_1_reg_2338[4]_i_1_n_5\
    );
\zext_ln790_1_reg_2338[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_7_i3_reg_2214(5),
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => cmp161_i_reg_2143_pp0_iter1_reg,
      I3 => p_0_0_09491389_i_fu_266(5),
      O => \zext_ln790_1_reg_2338[5]_i_1_n_5\
    );
\zext_ln790_1_reg_2338[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_7_i3_reg_2214(6),
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => cmp161_i_reg_2143_pp0_iter1_reg,
      I3 => p_0_0_09491389_i_fu_266(6),
      O => \zext_ln790_1_reg_2338[6]_i_1_n_5\
    );
\zext_ln790_1_reg_2338[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => tmp_7_i3_reg_2214(7),
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => cmp161_i_reg_2143_pp0_iter1_reg,
      I3 => p_0_0_09491389_i_fu_266(7),
      O => \zext_ln790_1_reg_2338[7]_i_1_n_5\
    );
\zext_ln790_1_reg_2338_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln790_1_reg_2338[0]_i_1_n_5\,
      Q => zext_ln790_1_reg_2338(0),
      R => '0'
    );
\zext_ln790_1_reg_2338_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln790_1_reg_2338[1]_i_1_n_5\,
      Q => zext_ln790_1_reg_2338(1),
      R => '0'
    );
\zext_ln790_1_reg_2338_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln790_1_reg_2338[2]_i_1_n_5\,
      Q => zext_ln790_1_reg_2338(2),
      R => '0'
    );
\zext_ln790_1_reg_2338_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln790_1_reg_2338[3]_i_1_n_5\,
      Q => zext_ln790_1_reg_2338(3),
      R => '0'
    );
\zext_ln790_1_reg_2338_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln790_1_reg_2338[4]_i_1_n_5\,
      Q => zext_ln790_1_reg_2338(4),
      R => '0'
    );
\zext_ln790_1_reg_2338_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln790_1_reg_2338[5]_i_1_n_5\,
      Q => zext_ln790_1_reg_2338(5),
      R => '0'
    );
\zext_ln790_1_reg_2338_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln790_1_reg_2338[6]_i_1_n_5\,
      Q => zext_ln790_1_reg_2338(6),
      R => '0'
    );
\zext_ln790_1_reg_2338_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln790_1_reg_2338[7]_i_1_n_5\,
      Q => zext_ln790_1_reg_2338(7),
      R => '0'
    );
\zext_ln791_reg_2354[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EA2A"
    )
        port map (
      I0 => p_0_0_0949_21419_i_fu_278(0),
      I1 => cmp161_i_reg_2143_pp0_iter1_reg,
      I2 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I3 => p_0_0_0949_21469_ph_i_reg_474(0),
      O => \zext_ln791_reg_2354[0]_i_1_n_5\
    );
\zext_ln791_reg_2354[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_0_0_0949_21469_ph_i_reg_474(1),
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => cmp161_i_reg_2143_pp0_iter1_reg,
      I3 => p_0_0_0949_21419_i_fu_278(1),
      O => \zext_ln791_reg_2354[1]_i_1_n_5\
    );
\zext_ln791_reg_2354[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_0_0_0949_21469_ph_i_reg_474(2),
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => cmp161_i_reg_2143_pp0_iter1_reg,
      I3 => p_0_0_0949_21419_i_fu_278(2),
      O => \zext_ln791_reg_2354[2]_i_1_n_5\
    );
\zext_ln791_reg_2354[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_0_0_0949_21469_ph_i_reg_474(3),
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => cmp161_i_reg_2143_pp0_iter1_reg,
      I3 => p_0_0_0949_21419_i_fu_278(3),
      O => \zext_ln791_reg_2354[3]_i_1_n_5\
    );
\zext_ln791_reg_2354[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_0_0_0949_21469_ph_i_reg_474(4),
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => cmp161_i_reg_2143_pp0_iter1_reg,
      I3 => p_0_0_0949_21419_i_fu_278(4),
      O => \zext_ln791_reg_2354[4]_i_1_n_5\
    );
\zext_ln791_reg_2354[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_0_0_0949_21469_ph_i_reg_474(5),
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => cmp161_i_reg_2143_pp0_iter1_reg,
      I3 => p_0_0_0949_21419_i_fu_278(5),
      O => \zext_ln791_reg_2354[5]_i_1_n_5\
    );
\zext_ln791_reg_2354[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_0_0_0949_21469_ph_i_reg_474(6),
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => cmp161_i_reg_2143_pp0_iter1_reg,
      I3 => p_0_0_0949_21419_i_fu_278(6),
      O => \zext_ln791_reg_2354[6]_i_1_n_5\
    );
\zext_ln791_reg_2354[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF80"
    )
        port map (
      I0 => p_0_0_0949_21469_ph_i_reg_474(7),
      I1 => icmp_ln643_reg_2127_pp0_iter1_reg,
      I2 => cmp161_i_reg_2143_pp0_iter1_reg,
      I3 => p_0_0_0949_21419_i_fu_278(7),
      O => \zext_ln791_reg_2354[7]_i_1_n_5\
    );
\zext_ln791_reg_2354_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln791_reg_2354[0]_i_1_n_5\,
      Q => zext_ln791_reg_2354_reg(0),
      R => '0'
    );
\zext_ln791_reg_2354_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln791_reg_2354[1]_i_1_n_5\,
      Q => zext_ln791_reg_2354_reg(1),
      R => '0'
    );
\zext_ln791_reg_2354_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln791_reg_2354[2]_i_1_n_5\,
      Q => zext_ln791_reg_2354_reg(2),
      R => '0'
    );
\zext_ln791_reg_2354_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln791_reg_2354[3]_i_1_n_5\,
      Q => zext_ln791_reg_2354_reg(3),
      R => '0'
    );
\zext_ln791_reg_2354_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln791_reg_2354[4]_i_1_n_5\,
      Q => zext_ln791_reg_2354_reg(4),
      R => '0'
    );
\zext_ln791_reg_2354_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln791_reg_2354[5]_i_1_n_5\,
      Q => zext_ln791_reg_2354_reg(5),
      R => '0'
    );
\zext_ln791_reg_2354_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln791_reg_2354[6]_i_1_n_5\,
      Q => zext_ln791_reg_2354_reg(6),
      R => '0'
    );
\zext_ln791_reg_2354_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \zext_ln791_reg_2354[7]_i_1_n_5\,
      Q => zext_ln791_reg_2354_reg(7),
      R => '0'
    );
\zext_ln792_reg_2370_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09151487_i_fu_230(0),
      Q => zext_ln792_reg_2370_reg(0),
      R => '0'
    );
\zext_ln792_reg_2370_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09151487_i_fu_230(1),
      Q => zext_ln792_reg_2370_reg(1),
      R => '0'
    );
\zext_ln792_reg_2370_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09151487_i_fu_230(2),
      Q => zext_ln792_reg_2370_reg(2),
      R => '0'
    );
\zext_ln792_reg_2370_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09151487_i_fu_230(3),
      Q => zext_ln792_reg_2370_reg(3),
      R => '0'
    );
\zext_ln792_reg_2370_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09151487_i_fu_230(4),
      Q => zext_ln792_reg_2370_reg(4),
      R => '0'
    );
\zext_ln792_reg_2370_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09151487_i_fu_230(5),
      Q => zext_ln792_reg_2370_reg(5),
      R => '0'
    );
\zext_ln792_reg_2370_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09151487_i_fu_230(6),
      Q => zext_ln792_reg_2370_reg(6),
      R => '0'
    );
\zext_ln792_reg_2370_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09151487_i_fu_230(7),
      Q => zext_ln792_reg_2370_reg(7),
      R => '0'
    );
\zext_ln793_reg_2386_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09091499_i_fu_254(0),
      Q => zext_ln793_reg_2386_reg(0),
      R => '0'
    );
\zext_ln793_reg_2386_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09091499_i_fu_254(1),
      Q => zext_ln793_reg_2386_reg(1),
      R => '0'
    );
\zext_ln793_reg_2386_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09091499_i_fu_254(2),
      Q => zext_ln793_reg_2386_reg(2),
      R => '0'
    );
\zext_ln793_reg_2386_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09091499_i_fu_254(3),
      Q => zext_ln793_reg_2386_reg(3),
      R => '0'
    );
\zext_ln793_reg_2386_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09091499_i_fu_254(4),
      Q => zext_ln793_reg_2386_reg(4),
      R => '0'
    );
\zext_ln793_reg_2386_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09091499_i_fu_254(5),
      Q => zext_ln793_reg_2386_reg(5),
      R => '0'
    );
\zext_ln793_reg_2386_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09091499_i_fu_254(6),
      Q => zext_ln793_reg_2386_reg(6),
      R => '0'
    );
\zext_ln793_reg_2386_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_1_0_0_09091499_i_fu_254(7),
      Q => zext_ln793_reg_2386_reg(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 is
  port (
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST : out STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln230_reg_193_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    \icmp_ln230_reg_193_reg[0]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter1_reg_1 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    load_p1 : out STD_LOGIC;
    load_p1_0 : out STD_LOGIC;
    ap_done_cache_reg : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \sof_2_reg_134_reg[0]_0\ : out STD_LOGIC;
    \axi_last_reg_197_reg[0]_0\ : out STD_LOGIC;
    ack_in_t_reg : out STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \sof_2_reg_134_reg[0]_1\ : in STD_LOGIC;
    and_ln228_reg_207 : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \FSM_sequential_state_reg[0]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    push : in STD_LOGIC;
    imgUnzip_empty_n : in STD_LOGIC;
    m_axis_video_TREADY_int_regslice : in STD_LOGIC;
    \FSM_sequential_state_reg[0]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \FSM_sequential_state_reg[0]_1\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \state_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg : in STD_LOGIC;
    grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \icmp_ln230_reg_193_reg[0]_2\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \axi_last_reg_197_reg[0]_1\ : in STD_LOGIC_VECTOR ( 12 downto 0 );
    \data_p2_reg[0]\ : in STD_LOGIC;
    data_p2 : in STD_LOGIC;
    \data_p2_reg[0]_0\ : in STD_LOGIC;
    data_p2_1 : in STD_LOGIC
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2 is
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1_i_1_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter1_reg : STD_LOGIC;
  signal ap_sig_allocacmp_j_1 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal axi_last_fu_170_p2 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tlast\ : STD_LOGIC;
  signal \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tuser\ : STD_LOGIC;
  signal icmp_ln230_fu_154_p2 : STD_LOGIC;
  signal \icmp_ln230_reg_193_reg_n_5_[0]\ : STD_LOGIC;
  signal j_2_fu_160_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \j_2_fu_160_p2_carry__0_n_11\ : STD_LOGIC;
  signal \j_2_fu_160_p2_carry__0_n_12\ : STD_LOGIC;
  signal j_2_fu_160_p2_carry_n_10 : STD_LOGIC;
  signal j_2_fu_160_p2_carry_n_11 : STD_LOGIC;
  signal j_2_fu_160_p2_carry_n_12 : STD_LOGIC;
  signal j_2_fu_160_p2_carry_n_5 : STD_LOGIC;
  signal j_2_fu_160_p2_carry_n_6 : STD_LOGIC;
  signal j_2_fu_160_p2_carry_n_7 : STD_LOGIC;
  signal j_2_fu_160_p2_carry_n_8 : STD_LOGIC;
  signal j_2_fu_160_p2_carry_n_9 : STD_LOGIC;
  signal j_fu_76 : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[0]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[10]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[11]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[1]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[2]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[3]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[4]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[5]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[6]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[7]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[8]\ : STD_LOGIC;
  signal \j_fu_76_reg_n_5_[9]\ : STD_LOGIC;
  signal \NLW_j_2_fu_160_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_j_2_fu_160_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_p2[23]_i_1\ : label is "soft_lutpair429";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of j_2_fu_160_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \j_2_fu_160_p2_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \state[0]_i_2\ : label is "soft_lutpair429";
begin
  grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST <= \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tlast\;
  grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER <= \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tuser\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800FF0000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      I3 => m_axis_video_TREADY,
      I4 => \FSM_sequential_state_reg[0]\(0),
      I5 => \FSM_sequential_state_reg[0]\(1),
      O => D(0)
    );
\FSM_sequential_state[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800FF0000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      I3 => m_axis_video_TREADY,
      I4 => \FSM_sequential_state_reg[0]_0\(0),
      I5 => \FSM_sequential_state_reg[0]_0\(1),
      O => ap_enable_reg_pp0_iter1_reg_0(0)
    );
\FSM_sequential_state[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000800FF0000"
    )
        port map (
      I0 => ap_block_pp0_stage0_subdone,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      I3 => m_axis_video_TREADY,
      I4 => \FSM_sequential_state_reg[0]_1\(0),
      I5 => \FSM_sequential_state_reg[0]_1\(1),
      O => ap_enable_reg_pp0_iter1_reg_1(0)
    );
\ap_CS_fsm[1]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA8000AAAAAAAA"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter1_reg,
      I1 => m_axis_video_TREADY_int_regslice,
      I2 => Q(1),
      I3 => imgUnzip_empty_n,
      I4 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      I5 => ap_enable_reg_pp0_iter1,
      O => ap_done_reg1
    );
ap_enable_reg_pp0_iter1_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAEAEAEAEAEAE"
    )
        port map (
      I0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      I3 => imgUnzip_empty_n,
      I4 => Q(1),
      I5 => m_axis_video_TREADY_int_regslice,
      O => ap_enable_reg_pp0_iter1_i_1_n_5
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter1_i_1_n_5,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter1_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => ap_loop_exit_ready_pp0_iter1_reg,
      R => '0'
    );
\axi_last_reg_197_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => axi_last_fu_170_p2,
      Q => \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tlast\,
      R => '0'
    );
\data_p1[0]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA20003000"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => \FSM_sequential_state_reg[0]_1\(1),
      I5 => \FSM_sequential_state_reg[0]_1\(0),
      O => load_p1
    );
\data_p1[0]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA20003000"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => \FSM_sequential_state_reg[0]_0\(1),
      I5 => \FSM_sequential_state_reg[0]_0\(0),
      O => load_p1_0
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000AAAA20003000"
    )
        port map (
      I0 => m_axis_video_TREADY,
      I1 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => \FSM_sequential_state_reg[0]\(1),
      I5 => \FSM_sequential_state_reg[0]\(0),
      O => E(0)
    );
\data_p2[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tuser\,
      I1 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => \data_p2_reg[0]\,
      I5 => data_p2,
      O => \sof_2_reg_134_reg[0]_0\
    );
\data_p2[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFFFFF20000000"
    )
        port map (
      I0 => \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tlast\,
      I1 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => \data_p2_reg[0]_0\,
      I5 => data_p2_1,
      O => \axi_last_reg_197_reg[0]_0\
    );
\data_p2[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000000"
    )
        port map (
      I0 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => imgUnzip_empty_n,
      I3 => Q(1),
      I4 => m_axis_video_TREADY_int_regslice,
      O => \icmp_ln230_reg_193_reg[0]_1\(0)
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000008000"
    )
        port map (
      I0 => m_axis_video_TREADY_int_regslice,
      I1 => Q(1),
      I2 => imgUnzip_empty_n,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      I5 => push,
      O => p_6_in
    );
flow_control_loop_pipe_sequential_init_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_3
     port map (
      D(0) => j_2_fu_160_p2(0),
      E(0) => j_fu_76,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(1 downto 0) => Q(1 downto 0),
      S(1) => flow_control_loop_pipe_sequential_init_U_n_24,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_25,
      SR(0) => flow_control_loop_pipe_sequential_init_U_n_28,
      and_ln228_reg_207 => and_ln228_reg_207,
      ap_block_pp0_stage0_subdone => ap_block_pp0_stage0_subdone,
      ap_clk => ap_clk,
      ap_done_cache_reg_0(1 downto 0) => ap_done_cache_reg(1 downto 0),
      ap_done_reg1 => ap_done_reg1,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_loop_exit_ready_pp0_iter1_reg => ap_loop_exit_ready_pp0_iter1_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_fu_170_p2 => axi_last_fu_170_p2,
      \axi_last_reg_197_reg[0]\(12 downto 0) => \axi_last_reg_197_reg[0]_1\(12 downto 0),
      empty_n_reg => empty_n_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg => flow_control_loop_pipe_sequential_init_U_n_26,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0 => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_1(0) => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0(0),
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER => \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tuser\,
      icmp_ln230_fu_154_p2 => icmp_ln230_fu_154_p2,
      \icmp_ln230_reg_193_reg[0]\(11 downto 0) => \icmp_ln230_reg_193_reg[0]_2\(11 downto 0),
      \icmp_ln230_reg_193_reg[0]_0\(11) => \j_fu_76_reg_n_5_[11]\,
      \icmp_ln230_reg_193_reg[0]_0\(10) => \j_fu_76_reg_n_5_[10]\,
      \icmp_ln230_reg_193_reg[0]_0\(9) => \j_fu_76_reg_n_5_[9]\,
      \icmp_ln230_reg_193_reg[0]_0\(8) => \j_fu_76_reg_n_5_[8]\,
      \icmp_ln230_reg_193_reg[0]_0\(7) => \j_fu_76_reg_n_5_[7]\,
      \icmp_ln230_reg_193_reg[0]_0\(6) => \j_fu_76_reg_n_5_[6]\,
      \icmp_ln230_reg_193_reg[0]_0\(5) => \j_fu_76_reg_n_5_[5]\,
      \icmp_ln230_reg_193_reg[0]_0\(4) => \j_fu_76_reg_n_5_[4]\,
      \icmp_ln230_reg_193_reg[0]_0\(3) => \j_fu_76_reg_n_5_[3]\,
      \icmp_ln230_reg_193_reg[0]_0\(2) => \j_fu_76_reg_n_5_[2]\,
      \icmp_ln230_reg_193_reg[0]_0\(1) => \j_fu_76_reg_n_5_[1]\,
      \icmp_ln230_reg_193_reg[0]_0\(0) => \j_fu_76_reg_n_5_[0]\,
      imgUnzip_empty_n => imgUnzip_empty_n,
      \j_fu_76_reg[11]\(9 downto 4) => ap_sig_allocacmp_j_1(11 downto 6),
      \j_fu_76_reg[11]\(3 downto 2) => ap_sig_allocacmp_j_1(4 downto 3),
      \j_fu_76_reg[11]\(1 downto 0) => ap_sig_allocacmp_j_1(1 downto 0),
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      \sof_2_reg_134_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_6,
      \sof_2_reg_134_reg[0]_0\ => \sof_2_reg_134_reg[0]_1\,
      \sof_2_reg_134_reg[0]_1\ => \icmp_ln230_reg_193_reg_n_5_[0]\
    );
\icmp_ln230_reg_193_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln230_fu_154_p2,
      Q => \icmp_ln230_reg_193_reg_n_5_[0]\,
      R => '0'
    );
j_2_fu_160_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => ap_sig_allocacmp_j_1(0),
      CI_TOP => '0',
      CO(7) => j_2_fu_160_p2_carry_n_5,
      CO(6) => j_2_fu_160_p2_carry_n_6,
      CO(5) => j_2_fu_160_p2_carry_n_7,
      CO(4) => j_2_fu_160_p2_carry_n_8,
      CO(3) => j_2_fu_160_p2_carry_n_9,
      CO(2) => j_2_fu_160_p2_carry_n_10,
      CO(1) => j_2_fu_160_p2_carry_n_11,
      CO(0) => j_2_fu_160_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => j_2_fu_160_p2(8 downto 1),
      S(7 downto 5) => ap_sig_allocacmp_j_1(8 downto 6),
      S(4) => flow_control_loop_pipe_sequential_init_U_n_24,
      S(3 downto 2) => ap_sig_allocacmp_j_1(4 downto 3),
      S(1) => flow_control_loop_pipe_sequential_init_U_n_25,
      S(0) => ap_sig_allocacmp_j_1(1)
    );
\j_2_fu_160_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => j_2_fu_160_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_j_2_fu_160_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \j_2_fu_160_p2_carry__0_n_11\,
      CO(0) => \j_2_fu_160_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_j_2_fu_160_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => j_2_fu_160_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => ap_sig_allocacmp_j_1(11 downto 9)
    );
\j_fu_76_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_160_p2(0),
      Q => \j_fu_76_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_76_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_160_p2(10),
      Q => \j_fu_76_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_76_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_160_p2(11),
      Q => \j_fu_76_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_76_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_160_p2(1),
      Q => \j_fu_76_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_76_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_160_p2(2),
      Q => \j_fu_76_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_76_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_160_p2(3),
      Q => \j_fu_76_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_76_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_160_p2(4),
      Q => \j_fu_76_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_76_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_160_p2(5),
      Q => \j_fu_76_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_76_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_160_p2(6),
      Q => \j_fu_76_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_76_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_160_p2(7),
      Q => \j_fu_76_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_76_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_160_p2(8),
      Q => \j_fu_76_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\j_fu_76_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => j_fu_76,
      D => j_2_fu_160_p2(9),
      Q => \j_fu_76_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_28
    );
\mOutPtr[2]_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => imgUnzip_empty_n,
      I4 => Q(1),
      I5 => m_axis_video_TREADY_int_regslice,
      O => \icmp_ln230_reg_193_reg[0]_0\(0)
    );
\mOutPtr[2]_i_3__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA2AAAAAAA"
    )
        port map (
      I0 => push,
      I1 => m_axis_video_TREADY_int_regslice,
      I2 => Q(1),
      I3 => imgUnzip_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      O => p_9_in
    );
\sof_2_reg_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => \^grp_multipixstream2axivideo_pipeline_vitis_loop_230_2_fu_100_m_axis_video_tuser\,
      R => '0'
    );
\state[0]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => m_axis_video_TREADY_int_regslice,
      I1 => Q(1),
      I2 => imgUnzip_empty_n,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      O => ack_in_t_reg
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDFDFDFDF5FDFDFD"
    )
        port map (
      I0 => \state_reg[1]\(0),
      I1 => \state_reg[1]\(1),
      I2 => m_axis_video_TREADY,
      I3 => ap_block_pp0_stage0_subdone,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \icmp_ln230_reg_193_reg_n_5_[0]\,
      O => \state_reg[0]\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 is
  port (
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_loop_init_int_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    push : out STD_LOGIC;
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_enable_reg_pp0_iter2_reg_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln1101_reg_715_pp0_iter2_reg_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_0_0481_1656_fu_122_reg[7]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \p_0_0_0483_1652_fu_114_reg[4]_0\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    \p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC;
    \conv3_i_i188661_reg_783_reg[7]_0\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_enable_reg_pp0_iter1_reg_0 : in STD_LOGIC;
    push_2 : in STD_LOGIC;
    imgRgb_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \ap_CS_fsm_reg[3]_1\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    imgUnzip_full_n : in STD_LOGIC;
    \p_0_0_0483_1652_fu_114_reg[4]_1\ : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \icmp_ln1101_reg_715_reg[0]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    icmp_ln1107_fu_229_p2_carry_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    icmp_ln1144_2_fu_496_p2_carry_0 : in STD_LOGIC_VECTOR ( 4 downto 0 );
    \g_s_reg_768_reg[5]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln1149_1_fu_591_p2__1_carry__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \add_ln1147_1_fu_547_p2__1_carry__0_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0482_1653_fu_118_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0481_1656_fu_122_reg[7]_1\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0480_1659_fu_126_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2 is
  signal \^q\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln1147_1_fu_547_p2 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \add_ln1147_1_fu_547_p2__1_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_547_p2__1_carry_i_10_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_547_p2__1_carry_i_11_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_547_p2__1_carry_i_12_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_547_p2__1_carry_i_13_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_547_p2__1_carry_i_14_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_547_p2__1_carry_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_547_p2__1_carry_i_2_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_547_p2__1_carry_i_3_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_547_p2__1_carry_i_4_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_547_p2__1_carry_i_5_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_547_p2__1_carry_i_6_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_547_p2__1_carry_i_7_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_547_p2__1_carry_i_8_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_547_p2__1_carry_i_9_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_547_p2__1_carry_n_10\ : STD_LOGIC;
  signal \add_ln1147_1_fu_547_p2__1_carry_n_11\ : STD_LOGIC;
  signal \add_ln1147_1_fu_547_p2__1_carry_n_12\ : STD_LOGIC;
  signal \add_ln1147_1_fu_547_p2__1_carry_n_5\ : STD_LOGIC;
  signal \add_ln1147_1_fu_547_p2__1_carry_n_6\ : STD_LOGIC;
  signal \add_ln1147_1_fu_547_p2__1_carry_n_7\ : STD_LOGIC;
  signal \add_ln1147_1_fu_547_p2__1_carry_n_8\ : STD_LOGIC;
  signal \add_ln1147_1_fu_547_p2__1_carry_n_9\ : STD_LOGIC;
  signal \add_ln1148_1_fu_424_p2__1_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_424_p2__1_carry_i_10_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_424_p2__1_carry_i_11_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_424_p2__1_carry_i_12_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_424_p2__1_carry_i_13_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_424_p2__1_carry_i_14_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_424_p2__1_carry_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_424_p2__1_carry_i_2_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_424_p2__1_carry_i_3_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_424_p2__1_carry_i_4_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_424_p2__1_carry_i_5_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_424_p2__1_carry_i_6_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_424_p2__1_carry_i_7_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_424_p2__1_carry_i_8_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_424_p2__1_carry_i_9_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_424_p2__1_carry_n_10\ : STD_LOGIC;
  signal \add_ln1148_1_fu_424_p2__1_carry_n_11\ : STD_LOGIC;
  signal \add_ln1148_1_fu_424_p2__1_carry_n_12\ : STD_LOGIC;
  signal \add_ln1148_1_fu_424_p2__1_carry_n_5\ : STD_LOGIC;
  signal \add_ln1148_1_fu_424_p2__1_carry_n_6\ : STD_LOGIC;
  signal \add_ln1148_1_fu_424_p2__1_carry_n_7\ : STD_LOGIC;
  signal \add_ln1148_1_fu_424_p2__1_carry_n_8\ : STD_LOGIC;
  signal \add_ln1148_1_fu_424_p2__1_carry_n_9\ : STD_LOGIC;
  signal add_ln1149_1_fu_591_p2 : STD_LOGIC_VECTOR ( 9 downto 2 );
  signal \add_ln1149_1_fu_591_p2__1_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_591_p2__1_carry_i_10_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_591_p2__1_carry_i_11_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_591_p2__1_carry_i_12_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_591_p2__1_carry_i_13_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_591_p2__1_carry_i_14_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_591_p2__1_carry_i_1_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_591_p2__1_carry_i_2_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_591_p2__1_carry_i_3_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_591_p2__1_carry_i_4_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_591_p2__1_carry_i_5_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_591_p2__1_carry_i_6_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_591_p2__1_carry_i_7_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_591_p2__1_carry_i_8_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_591_p2__1_carry_i_9_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_591_p2__1_carry_n_10\ : STD_LOGIC;
  signal \add_ln1149_1_fu_591_p2__1_carry_n_11\ : STD_LOGIC;
  signal \add_ln1149_1_fu_591_p2__1_carry_n_12\ : STD_LOGIC;
  signal \add_ln1149_1_fu_591_p2__1_carry_n_5\ : STD_LOGIC;
  signal \add_ln1149_1_fu_591_p2__1_carry_n_6\ : STD_LOGIC;
  signal \add_ln1149_1_fu_591_p2__1_carry_n_7\ : STD_LOGIC;
  signal \add_ln1149_1_fu_591_p2__1_carry_n_8\ : STD_LOGIC;
  signal \add_ln1149_1_fu_591_p2__1_carry_n_9\ : STD_LOGIC;
  signal \ap_block_pp0_stage0_11001__0\ : STD_LOGIC;
  signal ap_block_pp0_stage0_subdone : STD_LOGIC;
  signal ap_done_reg1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter1 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter2_i_1_n_5 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter3 : STD_LOGIC;
  signal ap_enable_reg_pp0_iter4 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter3_reg : STD_LOGIC;
  signal \conv2_i_i_lcssa679_fu_76[4]_i_3_n_5\ : STD_LOGIC;
  signal conv3_i_i188661_fu_626_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal conv3_i_i663_fu_613_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal conv3_i_i79662_fu_620_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \conv3_i_i79662_reg_778[7]_i_3_n_5\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal g_s_reg_768 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready : STD_LOGIC;
  signal icmp_ln1101_fu_217_p2 : STD_LOGIC;
  signal icmp_ln1101_fu_217_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln1101_fu_217_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln1101_fu_217_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln1101_fu_217_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln1101_fu_217_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln1101_reg_715 : STD_LOGIC;
  signal icmp_ln1101_reg_715_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln1101_reg_715_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2 : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln1107_fu_229_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln1107_reg_719 : STD_LOGIC;
  signal icmp_ln1144_2_fu_496_p2 : STD_LOGIC;
  signal icmp_ln1144_2_fu_496_p2_carry_i_1_n_5 : STD_LOGIC;
  signal icmp_ln1144_2_fu_496_p2_carry_i_2_n_5 : STD_LOGIC;
  signal icmp_ln1144_2_fu_496_p2_carry_i_3_n_5 : STD_LOGIC;
  signal icmp_ln1144_2_fu_496_p2_carry_i_4_n_5 : STD_LOGIC;
  signal icmp_ln1144_2_fu_496_p2_carry_i_5_n_5 : STD_LOGIC;
  signal icmp_ln1144_2_fu_496_p2_carry_i_6_n_5 : STD_LOGIC;
  signal icmp_ln1144_2_fu_496_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln1144_2_fu_496_p2_carry_n_12 : STD_LOGIC;
  signal \icmp_ln1159_reg_723_pp0_iter2_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal icmp_ln1159_reg_723_pp0_iter3_reg : STD_LOGIC;
  signal \icmp_ln1159_reg_723_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr[2]_i_3__4_n_5\ : STD_LOGIC;
  signal p_0_0_0480_1659_fu_126 : STD_LOGIC;
  signal \p_0_0_0480_1659_fu_126_reg_n_5_[0]\ : STD_LOGIC;
  signal \p_0_0_0480_1659_fu_126_reg_n_5_[1]\ : STD_LOGIC;
  signal \p_0_0_0480_1659_fu_126_reg_n_5_[2]\ : STD_LOGIC;
  signal p_0_0_0480_1659_load_1_reg_756 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0480_1659_load_reg_743 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0480_1659_load_reg_7430 : STD_LOGIC;
  signal \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_0_0481_1656_fu_122_reg_n_5_[0]\ : STD_LOGIC;
  signal \^p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_0_0482_1653_fu_118_reg_n_5_[0]\ : STD_LOGIC;
  signal \p_0_0_0482_1653_fu_118_reg_n_5_[1]\ : STD_LOGIC;
  signal p_0_0_0482_1653_load_1_reg_751 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0482_1653_load_reg_727 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0483_1652_fu_114 : STD_LOGIC;
  signal \^p_0_0_0483_1652_fu_114_reg[4]_0\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in_1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal trunc_ln1_reg_761 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \trunc_ln1_reg_761[0]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_761[0]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_761[0]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_761[0]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_761[0]_i_6_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_761[0]_i_7_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_761[0]_i_8_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_761[1]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_761[1]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_761[1]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_761[1]_i_5_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_761[2]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_761[4]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_761[4]_i_3_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_761[4]_i_4_n_5\ : STD_LOGIC;
  signal \trunc_ln1_reg_761[4]_i_5_n_5\ : STD_LOGIC;
  signal x_2_fu_223_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal x_fu_110 : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[11]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[12]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[13]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[14]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[15]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[16]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_110_reg_n_5_[9]\ : STD_LOGIC;
  signal zext_ln1129_1_fu_317_p1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal zext_ln1129_2_fu_331_p1 : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal zext_ln1129_4_fu_359_p1 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_add_ln1147_1_fu_547_p2__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_add_ln1147_1_fu_547_p2__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln1147_1_fu_547_p2__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln1148_1_fu_424_p2__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_add_ln1148_1_fu_424_p2__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln1148_1_fu_424_p2__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln1149_1_fu_591_p2__1_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_add_ln1149_1_fu_591_p2__1_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln1149_1_fu_591_p2__1_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_icmp_ln1101_fu_217_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_icmp_ln1101_fu_217_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln1107_fu_229_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln1107_fu_229_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_icmp_ln1107_fu_229_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln1144_2_fu_496_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_icmp_ln1144_2_fu_496_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \SRL_SIG[0][23]_i_1__2\ : label is "soft_lutpair450";
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln1147_1_fu_547_p2__1_carry_i_1\ : label is "lutpair21";
  attribute HLUTNM of \add_ln1147_1_fu_547_p2__1_carry_i_10\ : label is "lutpair19";
  attribute HLUTNM of \add_ln1147_1_fu_547_p2__1_carry_i_11\ : label is "lutpair18";
  attribute HLUTNM of \add_ln1147_1_fu_547_p2__1_carry_i_12\ : label is "lutpair17";
  attribute HLUTNM of \add_ln1147_1_fu_547_p2__1_carry_i_2\ : label is "lutpair20";
  attribute HLUTNM of \add_ln1147_1_fu_547_p2__1_carry_i_3\ : label is "lutpair19";
  attribute HLUTNM of \add_ln1147_1_fu_547_p2__1_carry_i_4\ : label is "lutpair18";
  attribute HLUTNM of \add_ln1147_1_fu_547_p2__1_carry_i_5\ : label is "lutpair17";
  attribute HLUTNM of \add_ln1147_1_fu_547_p2__1_carry_i_8\ : label is "lutpair21";
  attribute HLUTNM of \add_ln1147_1_fu_547_p2__1_carry_i_9\ : label is "lutpair20";
  attribute HLUTNM of \add_ln1148_1_fu_424_p2__1_carry_i_1\ : label is "lutpair11";
  attribute HLUTNM of \add_ln1148_1_fu_424_p2__1_carry_i_10\ : label is "lutpair9";
  attribute HLUTNM of \add_ln1148_1_fu_424_p2__1_carry_i_11\ : label is "lutpair8";
  attribute HLUTNM of \add_ln1148_1_fu_424_p2__1_carry_i_12\ : label is "lutpair7";
  attribute HLUTNM of \add_ln1148_1_fu_424_p2__1_carry_i_2\ : label is "lutpair10";
  attribute HLUTNM of \add_ln1148_1_fu_424_p2__1_carry_i_3\ : label is "lutpair9";
  attribute HLUTNM of \add_ln1148_1_fu_424_p2__1_carry_i_4\ : label is "lutpair8";
  attribute HLUTNM of \add_ln1148_1_fu_424_p2__1_carry_i_5\ : label is "lutpair7";
  attribute HLUTNM of \add_ln1148_1_fu_424_p2__1_carry_i_8\ : label is "lutpair11";
  attribute HLUTNM of \add_ln1148_1_fu_424_p2__1_carry_i_9\ : label is "lutpair10";
  attribute HLUTNM of \add_ln1149_1_fu_591_p2__1_carry_i_1\ : label is "lutpair16";
  attribute HLUTNM of \add_ln1149_1_fu_591_p2__1_carry_i_10\ : label is "lutpair14";
  attribute HLUTNM of \add_ln1149_1_fu_591_p2__1_carry_i_11\ : label is "lutpair13";
  attribute HLUTNM of \add_ln1149_1_fu_591_p2__1_carry_i_12\ : label is "lutpair12";
  attribute HLUTNM of \add_ln1149_1_fu_591_p2__1_carry_i_2\ : label is "lutpair15";
  attribute HLUTNM of \add_ln1149_1_fu_591_p2__1_carry_i_3\ : label is "lutpair14";
  attribute HLUTNM of \add_ln1149_1_fu_591_p2__1_carry_i_4\ : label is "lutpair13";
  attribute HLUTNM of \add_ln1149_1_fu_591_p2__1_carry_i_5\ : label is "lutpair12";
  attribute HLUTNM of \add_ln1149_1_fu_591_p2__1_carry_i_8\ : label is "lutpair16";
  attribute HLUTNM of \add_ln1149_1_fu_591_p2__1_carry_i_9\ : label is "lutpair15";
  attribute SOFT_HLUTNM of \ap_CS_fsm[1]_i_2\ : label is "soft_lutpair458";
  attribute srl_name : string;
  attribute srl_name of ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 : label is "inst/\ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104/ap_loop_exit_ready_pp0_iter2_reg_reg_srl2 ";
  attribute SOFT_HLUTNM of \conv2_i_i_lcssa679_fu_76[4]_i_3\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \conv3_i_i188661_reg_783[0]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \conv3_i_i188661_reg_783[1]_i_1\ : label is "soft_lutpair460";
  attribute SOFT_HLUTNM of \conv3_i_i188661_reg_783[2]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \conv3_i_i188661_reg_783[3]_i_1\ : label is "soft_lutpair461";
  attribute SOFT_HLUTNM of \conv3_i_i188661_reg_783[4]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \conv3_i_i188661_reg_783[5]_i_1\ : label is "soft_lutpair462";
  attribute SOFT_HLUTNM of \conv3_i_i188661_reg_783[6]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \conv3_i_i188661_reg_783[7]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \conv3_i_i663_reg_773[0]_i_1\ : label is "soft_lutpair463";
  attribute SOFT_HLUTNM of \conv3_i_i663_reg_773[1]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \conv3_i_i663_reg_773[2]_i_1\ : label is "soft_lutpair464";
  attribute SOFT_HLUTNM of \conv3_i_i663_reg_773[3]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \conv3_i_i663_reg_773[4]_i_1\ : label is "soft_lutpair465";
  attribute SOFT_HLUTNM of \conv3_i_i663_reg_773[5]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \conv3_i_i663_reg_773[6]_i_1\ : label is "soft_lutpair459";
  attribute SOFT_HLUTNM of \conv3_i_i663_reg_773[7]_i_1\ : label is "soft_lutpair466";
  attribute SOFT_HLUTNM of \conv3_i_i79662_reg_778[0]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \conv3_i_i79662_reg_778[1]_i_1\ : label is "soft_lutpair467";
  attribute SOFT_HLUTNM of \conv3_i_i79662_reg_778[2]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \conv3_i_i79662_reg_778[3]_i_1\ : label is "soft_lutpair468";
  attribute SOFT_HLUTNM of \conv3_i_i79662_reg_778[4]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \conv3_i_i79662_reg_778[5]_i_1\ : label is "soft_lutpair469";
  attribute SOFT_HLUTNM of \conv3_i_i79662_reg_778[6]_i_1\ : label is "soft_lutpair470";
  attribute SOFT_HLUTNM of \conv3_i_i79662_reg_778[7]_i_1\ : label is "soft_lutpair470";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln1107_fu_229_p2_carry : label is 14;
  attribute COMPARATOR_THRESHOLD of \icmp_ln1107_fu_229_p2_carry__0\ : label is 14;
  attribute srl_bus_name : string;
  attribute srl_bus_name of \icmp_ln1159_reg_723_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104/icmp_ln1159_reg_723_pp0_iter2_reg_reg ";
  attribute srl_name of \icmp_ln1159_reg_723_pp0_iter2_reg_reg[0]_srl2\ : label is "inst/\ZipperRemoval_U0/grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104/icmp_ln1159_reg_723_pp0_iter2_reg_reg[0]_srl2 ";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__4\ : label is "soft_lutpair450";
  attribute SOFT_HLUTNM of \p_0_0_0479647_lcssa654681_fu_80[7]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \p_0_0_0481_1_lcssa675_fu_68[7]_i_1\ : label is "soft_lutpair458";
  attribute SOFT_HLUTNM of \p_0_0_0483_1_lcssa671_fu_60[4]_i_1\ : label is "soft_lutpair454";
  attribute SOFT_HLUTNM of \trunc_ln1_reg_761[0]_i_1\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \trunc_ln1_reg_761[0]_i_3\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \trunc_ln1_reg_761[0]_i_4\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \trunc_ln1_reg_761[0]_i_6\ : label is "soft_lutpair449";
  attribute SOFT_HLUTNM of \trunc_ln1_reg_761[0]_i_7\ : label is "soft_lutpair457";
  attribute SOFT_HLUTNM of \trunc_ln1_reg_761[1]_i_1\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \trunc_ln1_reg_761[1]_i_2\ : label is "soft_lutpair456";
  attribute SOFT_HLUTNM of \trunc_ln1_reg_761[1]_i_3\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \trunc_ln1_reg_761[1]_i_4\ : label is "soft_lutpair451";
  attribute SOFT_HLUTNM of \trunc_ln1_reg_761[2]_i_2\ : label is "soft_lutpair453";
  attribute SOFT_HLUTNM of \trunc_ln1_reg_761[4]_i_2\ : label is "soft_lutpair452";
  attribute SOFT_HLUTNM of \trunc_ln1_reg_761[4]_i_3\ : label is "soft_lutpair455";
  attribute SOFT_HLUTNM of \trunc_ln1_reg_761[4]_i_5\ : label is "soft_lutpair457";
begin
  Q(7 downto 0) <= \^q\(7 downto 0);
  \p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(7 downto 0) <= \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(7 downto 0);
  \p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[7]_0\(7 downto 0) <= \^p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[7]_0\(7 downto 0);
  \p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(7 downto 0) <= \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(7 downto 0);
  \p_0_0_0483_1652_fu_114_reg[4]_0\(4 downto 0) <= \^p_0_0_0483_1652_fu_114_reg[4]_0\(4 downto 0);
\SRL_SIG[0][23]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00080000"
    )
        port map (
      I0 => imgUnzip_full_n,
      I1 => ap_enable_reg_pp0_iter4,
      I2 => icmp_ln1159_reg_723_pp0_iter3_reg,
      I3 => \ap_block_pp0_stage0_11001__0\,
      I4 => \ap_CS_fsm_reg[3]_1\(2),
      O => push
    );
\add_ln1147_1_fu_547_p2__1_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln1147_1_fu_547_p2__1_carry_n_5\,
      CO(6) => \add_ln1147_1_fu_547_p2__1_carry_n_6\,
      CO(5) => \add_ln1147_1_fu_547_p2__1_carry_n_7\,
      CO(4) => \add_ln1147_1_fu_547_p2__1_carry_n_8\,
      CO(3) => \add_ln1147_1_fu_547_p2__1_carry_n_9\,
      CO(2) => \add_ln1147_1_fu_547_p2__1_carry_n_10\,
      CO(1) => \add_ln1147_1_fu_547_p2__1_carry_n_11\,
      CO(0) => \add_ln1147_1_fu_547_p2__1_carry_n_12\,
      DI(7) => \add_ln1147_1_fu_547_p2__1_carry_i_1_n_5\,
      DI(6) => \add_ln1147_1_fu_547_p2__1_carry_i_2_n_5\,
      DI(5) => \add_ln1147_1_fu_547_p2__1_carry_i_3_n_5\,
      DI(4) => \add_ln1147_1_fu_547_p2__1_carry_i_4_n_5\,
      DI(3) => \add_ln1147_1_fu_547_p2__1_carry_i_5_n_5\,
      DI(2) => \add_ln1147_1_fu_547_p2__1_carry_i_6_n_5\,
      DI(1 downto 0) => p_0_0_0482_1653_load_1_reg_751(1 downto 0),
      O(7 downto 2) => add_ln1147_1_fu_547_p2(7 downto 2),
      O(1 downto 0) => \NLW_add_ln1147_1_fu_547_p2__1_carry_O_UNCONNECTED\(1 downto 0),
      S(7) => \add_ln1147_1_fu_547_p2__1_carry_i_7_n_5\,
      S(6) => \add_ln1147_1_fu_547_p2__1_carry_i_8_n_5\,
      S(5) => \add_ln1147_1_fu_547_p2__1_carry_i_9_n_5\,
      S(4) => \add_ln1147_1_fu_547_p2__1_carry_i_10_n_5\,
      S(3) => \add_ln1147_1_fu_547_p2__1_carry_i_11_n_5\,
      S(2) => \add_ln1147_1_fu_547_p2__1_carry_i_12_n_5\,
      S(1) => \add_ln1147_1_fu_547_p2__1_carry_i_13_n_5\,
      S(0) => \add_ln1147_1_fu_547_p2__1_carry_i_14_n_5\
    );
\add_ln1147_1_fu_547_p2__1_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln1147_1_fu_547_p2__1_carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln1147_1_fu_547_p2__1_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => add_ln1147_1_fu_547_p2(9),
      CO(0) => \NLW_add_ln1147_1_fu_547_p2__1_carry__0_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(7),
      O(7 downto 1) => \NLW_add_ln1147_1_fu_547_p2__1_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln1147_1_fu_547_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \add_ln1147_1_fu_547_p2__1_carry__0_i_1_n_5\
    );
\add_ln1147_1_fu_547_p2__1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(6),
      I1 => \add_ln1147_1_fu_547_p2__1_carry__0_0\(7),
      I2 => p_0_0_0482_1653_load_1_reg_751(7),
      I3 => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(7),
      O => \add_ln1147_1_fu_547_p2__1_carry__0_i_1_n_5\
    );
\add_ln1147_1_fu_547_p2__1_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_0_0482_1653_load_1_reg_751(6),
      I1 => \add_ln1147_1_fu_547_p2__1_carry__0_0\(6),
      I2 => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(5),
      O => \add_ln1147_1_fu_547_p2__1_carry_i_1_n_5\
    );
\add_ln1147_1_fu_547_p2__1_carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_0_0482_1653_load_1_reg_751(4),
      I1 => \add_ln1147_1_fu_547_p2__1_carry__0_0\(4),
      I2 => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(3),
      I3 => \add_ln1147_1_fu_547_p2__1_carry_i_4_n_5\,
      O => \add_ln1147_1_fu_547_p2__1_carry_i_10_n_5\
    );
\add_ln1147_1_fu_547_p2__1_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_0_0482_1653_load_1_reg_751(3),
      I1 => \add_ln1147_1_fu_547_p2__1_carry__0_0\(3),
      I2 => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(2),
      I3 => \add_ln1147_1_fu_547_p2__1_carry_i_5_n_5\,
      O => \add_ln1147_1_fu_547_p2__1_carry_i_11_n_5\
    );
\add_ln1147_1_fu_547_p2__1_carry_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => p_0_0_0482_1653_load_1_reg_751(2),
      I1 => \add_ln1147_1_fu_547_p2__1_carry__0_0\(2),
      I2 => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(1),
      I3 => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(0),
      I4 => \add_ln1147_1_fu_547_p2__1_carry__0_0\(1),
      O => \add_ln1147_1_fu_547_p2__1_carry_i_12_n_5\
    );
\add_ln1147_1_fu_547_p2__1_carry_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln1147_1_fu_547_p2__1_carry__0_0\(1),
      I1 => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(0),
      I2 => p_0_0_0482_1653_load_1_reg_751(1),
      O => \add_ln1147_1_fu_547_p2__1_carry_i_13_n_5\
    );
\add_ln1147_1_fu_547_p2__1_carry_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_0_0482_1653_load_1_reg_751(0),
      I1 => \add_ln1147_1_fu_547_p2__1_carry__0_0\(0),
      O => \add_ln1147_1_fu_547_p2__1_carry_i_14_n_5\
    );
\add_ln1147_1_fu_547_p2__1_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_0_0482_1653_load_1_reg_751(5),
      I1 => \add_ln1147_1_fu_547_p2__1_carry__0_0\(5),
      I2 => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(4),
      O => \add_ln1147_1_fu_547_p2__1_carry_i_2_n_5\
    );
\add_ln1147_1_fu_547_p2__1_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_0_0482_1653_load_1_reg_751(4),
      I1 => \add_ln1147_1_fu_547_p2__1_carry__0_0\(4),
      I2 => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(3),
      O => \add_ln1147_1_fu_547_p2__1_carry_i_3_n_5\
    );
\add_ln1147_1_fu_547_p2__1_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_0_0482_1653_load_1_reg_751(3),
      I1 => \add_ln1147_1_fu_547_p2__1_carry__0_0\(3),
      I2 => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(2),
      O => \add_ln1147_1_fu_547_p2__1_carry_i_4_n_5\
    );
\add_ln1147_1_fu_547_p2__1_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_0_0482_1653_load_1_reg_751(2),
      I1 => \add_ln1147_1_fu_547_p2__1_carry__0_0\(2),
      I2 => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(1),
      O => \add_ln1147_1_fu_547_p2__1_carry_i_5_n_5\
    );
\add_ln1147_1_fu_547_p2__1_carry_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_0_0482_1653_load_1_reg_751(2),
      I1 => \add_ln1147_1_fu_547_p2__1_carry__0_0\(2),
      I2 => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(1),
      O => \add_ln1147_1_fu_547_p2__1_carry_i_6_n_5\
    );
\add_ln1147_1_fu_547_p2__1_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1147_1_fu_547_p2__1_carry_i_1_n_5\,
      I1 => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(6),
      I2 => \add_ln1147_1_fu_547_p2__1_carry__0_0\(7),
      I3 => p_0_0_0482_1653_load_1_reg_751(7),
      O => \add_ln1147_1_fu_547_p2__1_carry_i_7_n_5\
    );
\add_ln1147_1_fu_547_p2__1_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_0_0482_1653_load_1_reg_751(6),
      I1 => \add_ln1147_1_fu_547_p2__1_carry__0_0\(6),
      I2 => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(5),
      I3 => \add_ln1147_1_fu_547_p2__1_carry_i_2_n_5\,
      O => \add_ln1147_1_fu_547_p2__1_carry_i_8_n_5\
    );
\add_ln1147_1_fu_547_p2__1_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_0_0482_1653_load_1_reg_751(5),
      I1 => \add_ln1147_1_fu_547_p2__1_carry__0_0\(5),
      I2 => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(4),
      I3 => \add_ln1147_1_fu_547_p2__1_carry_i_3_n_5\,
      O => \add_ln1147_1_fu_547_p2__1_carry_i_9_n_5\
    );
\add_ln1148_1_fu_424_p2__1_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln1148_1_fu_424_p2__1_carry_n_5\,
      CO(6) => \add_ln1148_1_fu_424_p2__1_carry_n_6\,
      CO(5) => \add_ln1148_1_fu_424_p2__1_carry_n_7\,
      CO(4) => \add_ln1148_1_fu_424_p2__1_carry_n_8\,
      CO(3) => \add_ln1148_1_fu_424_p2__1_carry_n_9\,
      CO(2) => \add_ln1148_1_fu_424_p2__1_carry_n_10\,
      CO(1) => \add_ln1148_1_fu_424_p2__1_carry_n_11\,
      CO(0) => \add_ln1148_1_fu_424_p2__1_carry_n_12\,
      DI(7) => \add_ln1148_1_fu_424_p2__1_carry_i_1_n_5\,
      DI(6) => \add_ln1148_1_fu_424_p2__1_carry_i_2_n_5\,
      DI(5) => \add_ln1148_1_fu_424_p2__1_carry_i_3_n_5\,
      DI(4) => \add_ln1148_1_fu_424_p2__1_carry_i_4_n_5\,
      DI(3) => \add_ln1148_1_fu_424_p2__1_carry_i_5_n_5\,
      DI(2) => \add_ln1148_1_fu_424_p2__1_carry_i_6_n_5\,
      DI(1) => zext_ln1129_2_fu_331_p1(0),
      DI(0) => \p_0_0_0481_1656_fu_122_reg_n_5_[0]\,
      O(7 downto 2) => p_1_in(5 downto 0),
      O(1 downto 0) => \NLW_add_ln1148_1_fu_424_p2__1_carry_O_UNCONNECTED\(1 downto 0),
      S(7) => \add_ln1148_1_fu_424_p2__1_carry_i_7_n_5\,
      S(6) => \add_ln1148_1_fu_424_p2__1_carry_i_8_n_5\,
      S(5) => \add_ln1148_1_fu_424_p2__1_carry_i_9_n_5\,
      S(4) => \add_ln1148_1_fu_424_p2__1_carry_i_10_n_5\,
      S(3) => \add_ln1148_1_fu_424_p2__1_carry_i_11_n_5\,
      S(2) => \add_ln1148_1_fu_424_p2__1_carry_i_12_n_5\,
      S(1) => \add_ln1148_1_fu_424_p2__1_carry_i_13_n_5\,
      S(0) => \add_ln1148_1_fu_424_p2__1_carry_i_14_n_5\
    );
\add_ln1148_1_fu_424_p2__1_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln1148_1_fu_424_p2__1_carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln1148_1_fu_424_p2__1_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => p_1_in(7),
      CO(0) => \NLW_add_ln1148_1_fu_424_p2__1_carry__0_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => \^q\(7),
      O(7 downto 1) => \NLW_add_ln1148_1_fu_424_p2__1_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => p_1_in(6),
      S(7 downto 1) => B"0000001",
      S(0) => \add_ln1148_1_fu_424_p2__1_carry__0_i_1_n_5\
    );
\add_ln1148_1_fu_424_p2__1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \^q\(6),
      I1 => \g_s_reg_768_reg[5]_0\(7),
      I2 => zext_ln1129_2_fu_331_p1(6),
      I3 => \^q\(7),
      O => \add_ln1148_1_fu_424_p2__1_carry__0_i_1_n_5\
    );
\add_ln1148_1_fu_424_p2__1_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln1129_2_fu_331_p1(5),
      I1 => \g_s_reg_768_reg[5]_0\(6),
      I2 => \^q\(5),
      O => \add_ln1148_1_fu_424_p2__1_carry_i_1_n_5\
    );
\add_ln1148_1_fu_424_p2__1_carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln1129_2_fu_331_p1(3),
      I1 => \g_s_reg_768_reg[5]_0\(4),
      I2 => \^q\(3),
      I3 => \add_ln1148_1_fu_424_p2__1_carry_i_4_n_5\,
      O => \add_ln1148_1_fu_424_p2__1_carry_i_10_n_5\
    );
\add_ln1148_1_fu_424_p2__1_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln1129_2_fu_331_p1(2),
      I1 => \g_s_reg_768_reg[5]_0\(3),
      I2 => \^q\(2),
      I3 => \add_ln1148_1_fu_424_p2__1_carry_i_5_n_5\,
      O => \add_ln1148_1_fu_424_p2__1_carry_i_11_n_5\
    );
\add_ln1148_1_fu_424_p2__1_carry_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => zext_ln1129_2_fu_331_p1(1),
      I1 => \g_s_reg_768_reg[5]_0\(2),
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \g_s_reg_768_reg[5]_0\(1),
      O => \add_ln1148_1_fu_424_p2__1_carry_i_12_n_5\
    );
\add_ln1148_1_fu_424_p2__1_carry_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \g_s_reg_768_reg[5]_0\(1),
      I1 => \^q\(0),
      I2 => zext_ln1129_2_fu_331_p1(0),
      O => \add_ln1148_1_fu_424_p2__1_carry_i_13_n_5\
    );
\add_ln1148_1_fu_424_p2__1_carry_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \p_0_0_0481_1656_fu_122_reg_n_5_[0]\,
      I1 => \g_s_reg_768_reg[5]_0\(0),
      O => \add_ln1148_1_fu_424_p2__1_carry_i_14_n_5\
    );
\add_ln1148_1_fu_424_p2__1_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln1129_2_fu_331_p1(4),
      I1 => \g_s_reg_768_reg[5]_0\(5),
      I2 => \^q\(4),
      O => \add_ln1148_1_fu_424_p2__1_carry_i_2_n_5\
    );
\add_ln1148_1_fu_424_p2__1_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln1129_2_fu_331_p1(3),
      I1 => \g_s_reg_768_reg[5]_0\(4),
      I2 => \^q\(3),
      O => \add_ln1148_1_fu_424_p2__1_carry_i_3_n_5\
    );
\add_ln1148_1_fu_424_p2__1_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln1129_2_fu_331_p1(2),
      I1 => \g_s_reg_768_reg[5]_0\(3),
      I2 => \^q\(2),
      O => \add_ln1148_1_fu_424_p2__1_carry_i_4_n_5\
    );
\add_ln1148_1_fu_424_p2__1_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln1129_2_fu_331_p1(1),
      I1 => \g_s_reg_768_reg[5]_0\(2),
      I2 => \^q\(1),
      O => \add_ln1148_1_fu_424_p2__1_carry_i_5_n_5\
    );
\add_ln1148_1_fu_424_p2__1_carry_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln1129_2_fu_331_p1(1),
      I1 => \g_s_reg_768_reg[5]_0\(2),
      I2 => \^q\(1),
      O => \add_ln1148_1_fu_424_p2__1_carry_i_6_n_5\
    );
\add_ln1148_1_fu_424_p2__1_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1148_1_fu_424_p2__1_carry_i_1_n_5\,
      I1 => \^q\(6),
      I2 => \g_s_reg_768_reg[5]_0\(7),
      I3 => zext_ln1129_2_fu_331_p1(6),
      O => \add_ln1148_1_fu_424_p2__1_carry_i_7_n_5\
    );
\add_ln1148_1_fu_424_p2__1_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln1129_2_fu_331_p1(5),
      I1 => \g_s_reg_768_reg[5]_0\(6),
      I2 => \^q\(5),
      I3 => \add_ln1148_1_fu_424_p2__1_carry_i_2_n_5\,
      O => \add_ln1148_1_fu_424_p2__1_carry_i_8_n_5\
    );
\add_ln1148_1_fu_424_p2__1_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln1129_2_fu_331_p1(4),
      I1 => \g_s_reg_768_reg[5]_0\(5),
      I2 => \^q\(4),
      I3 => \add_ln1148_1_fu_424_p2__1_carry_i_3_n_5\,
      O => \add_ln1148_1_fu_424_p2__1_carry_i_9_n_5\
    );
\add_ln1149_1_fu_591_p2__1_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln1149_1_fu_591_p2__1_carry_n_5\,
      CO(6) => \add_ln1149_1_fu_591_p2__1_carry_n_6\,
      CO(5) => \add_ln1149_1_fu_591_p2__1_carry_n_7\,
      CO(4) => \add_ln1149_1_fu_591_p2__1_carry_n_8\,
      CO(3) => \add_ln1149_1_fu_591_p2__1_carry_n_9\,
      CO(2) => \add_ln1149_1_fu_591_p2__1_carry_n_10\,
      CO(1) => \add_ln1149_1_fu_591_p2__1_carry_n_11\,
      CO(0) => \add_ln1149_1_fu_591_p2__1_carry_n_12\,
      DI(7) => \add_ln1149_1_fu_591_p2__1_carry_i_1_n_5\,
      DI(6) => \add_ln1149_1_fu_591_p2__1_carry_i_2_n_5\,
      DI(5) => \add_ln1149_1_fu_591_p2__1_carry_i_3_n_5\,
      DI(4) => \add_ln1149_1_fu_591_p2__1_carry_i_4_n_5\,
      DI(3) => \add_ln1149_1_fu_591_p2__1_carry_i_5_n_5\,
      DI(2) => \add_ln1149_1_fu_591_p2__1_carry_i_6_n_5\,
      DI(1 downto 0) => p_0_0_0480_1659_load_1_reg_756(1 downto 0),
      O(7 downto 2) => add_ln1149_1_fu_591_p2(7 downto 2),
      O(1 downto 0) => \NLW_add_ln1149_1_fu_591_p2__1_carry_O_UNCONNECTED\(1 downto 0),
      S(7) => \add_ln1149_1_fu_591_p2__1_carry_i_7_n_5\,
      S(6) => \add_ln1149_1_fu_591_p2__1_carry_i_8_n_5\,
      S(5) => \add_ln1149_1_fu_591_p2__1_carry_i_9_n_5\,
      S(4) => \add_ln1149_1_fu_591_p2__1_carry_i_10_n_5\,
      S(3) => \add_ln1149_1_fu_591_p2__1_carry_i_11_n_5\,
      S(2) => \add_ln1149_1_fu_591_p2__1_carry_i_12_n_5\,
      S(1) => \add_ln1149_1_fu_591_p2__1_carry_i_13_n_5\,
      S(0) => \add_ln1149_1_fu_591_p2__1_carry_i_14_n_5\
    );
\add_ln1149_1_fu_591_p2__1_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln1149_1_fu_591_p2__1_carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln1149_1_fu_591_p2__1_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => add_ln1149_1_fu_591_p2(9),
      CO(0) => \NLW_add_ln1149_1_fu_591_p2__1_carry__0_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(7),
      O(7 downto 1) => \NLW_add_ln1149_1_fu_591_p2__1_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln1149_1_fu_591_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \add_ln1149_1_fu_591_p2__1_carry__0_i_1_n_5\
    );
\add_ln1149_1_fu_591_p2__1_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(6),
      I1 => \add_ln1149_1_fu_591_p2__1_carry__0_0\(7),
      I2 => p_0_0_0480_1659_load_1_reg_756(7),
      I3 => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(7),
      O => \add_ln1149_1_fu_591_p2__1_carry__0_i_1_n_5\
    );
\add_ln1149_1_fu_591_p2__1_carry_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_0_0480_1659_load_1_reg_756(6),
      I1 => \add_ln1149_1_fu_591_p2__1_carry__0_0\(6),
      I2 => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(5),
      O => \add_ln1149_1_fu_591_p2__1_carry_i_1_n_5\
    );
\add_ln1149_1_fu_591_p2__1_carry_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_0_0480_1659_load_1_reg_756(4),
      I1 => \add_ln1149_1_fu_591_p2__1_carry__0_0\(4),
      I2 => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(3),
      I3 => \add_ln1149_1_fu_591_p2__1_carry_i_4_n_5\,
      O => \add_ln1149_1_fu_591_p2__1_carry_i_10_n_5\
    );
\add_ln1149_1_fu_591_p2__1_carry_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_0_0480_1659_load_1_reg_756(3),
      I1 => \add_ln1149_1_fu_591_p2__1_carry__0_0\(3),
      I2 => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(2),
      I3 => \add_ln1149_1_fu_591_p2__1_carry_i_5_n_5\,
      O => \add_ln1149_1_fu_591_p2__1_carry_i_11_n_5\
    );
\add_ln1149_1_fu_591_p2__1_carry_i_12\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969696"
    )
        port map (
      I0 => p_0_0_0480_1659_load_1_reg_756(2),
      I1 => \add_ln1149_1_fu_591_p2__1_carry__0_0\(2),
      I2 => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(1),
      I3 => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(0),
      I4 => \add_ln1149_1_fu_591_p2__1_carry__0_0\(1),
      O => \add_ln1149_1_fu_591_p2__1_carry_i_12_n_5\
    );
\add_ln1149_1_fu_591_p2__1_carry_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \add_ln1149_1_fu_591_p2__1_carry__0_0\(1),
      I1 => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(0),
      I2 => p_0_0_0480_1659_load_1_reg_756(1),
      O => \add_ln1149_1_fu_591_p2__1_carry_i_13_n_5\
    );
\add_ln1149_1_fu_591_p2__1_carry_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_0_0_0480_1659_load_1_reg_756(0),
      I1 => \add_ln1149_1_fu_591_p2__1_carry__0_0\(0),
      O => \add_ln1149_1_fu_591_p2__1_carry_i_14_n_5\
    );
\add_ln1149_1_fu_591_p2__1_carry_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_0_0480_1659_load_1_reg_756(5),
      I1 => \add_ln1149_1_fu_591_p2__1_carry__0_0\(5),
      I2 => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(4),
      O => \add_ln1149_1_fu_591_p2__1_carry_i_2_n_5\
    );
\add_ln1149_1_fu_591_p2__1_carry_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_0_0480_1659_load_1_reg_756(4),
      I1 => \add_ln1149_1_fu_591_p2__1_carry__0_0\(4),
      I2 => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(3),
      O => \add_ln1149_1_fu_591_p2__1_carry_i_3_n_5\
    );
\add_ln1149_1_fu_591_p2__1_carry_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_0_0480_1659_load_1_reg_756(3),
      I1 => \add_ln1149_1_fu_591_p2__1_carry__0_0\(3),
      I2 => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(2),
      O => \add_ln1149_1_fu_591_p2__1_carry_i_4_n_5\
    );
\add_ln1149_1_fu_591_p2__1_carry_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => p_0_0_0480_1659_load_1_reg_756(2),
      I1 => \add_ln1149_1_fu_591_p2__1_carry__0_0\(2),
      I2 => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(1),
      O => \add_ln1149_1_fu_591_p2__1_carry_i_5_n_5\
    );
\add_ln1149_1_fu_591_p2__1_carry_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_0_0_0480_1659_load_1_reg_756(2),
      I1 => \add_ln1149_1_fu_591_p2__1_carry__0_0\(2),
      I2 => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(1),
      O => \add_ln1149_1_fu_591_p2__1_carry_i_6_n_5\
    );
\add_ln1149_1_fu_591_p2__1_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln1149_1_fu_591_p2__1_carry_i_1_n_5\,
      I1 => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(6),
      I2 => \add_ln1149_1_fu_591_p2__1_carry__0_0\(7),
      I3 => p_0_0_0480_1659_load_1_reg_756(7),
      O => \add_ln1149_1_fu_591_p2__1_carry_i_7_n_5\
    );
\add_ln1149_1_fu_591_p2__1_carry_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_0_0480_1659_load_1_reg_756(6),
      I1 => \add_ln1149_1_fu_591_p2__1_carry__0_0\(6),
      I2 => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(5),
      I3 => \add_ln1149_1_fu_591_p2__1_carry_i_2_n_5\,
      O => \add_ln1149_1_fu_591_p2__1_carry_i_8_n_5\
    );
\add_ln1149_1_fu_591_p2__1_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_0_0_0480_1659_load_1_reg_756(5),
      I1 => \add_ln1149_1_fu_591_p2__1_carry__0_0\(5),
      I2 => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(4),
      I3 => \add_ln1149_1_fu_591_p2__1_carry_i_3_n_5\,
      O => \add_ln1149_1_fu_591_p2__1_carry_i_9_n_5\
    );
\addr[0]_i_2__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000800000"
    )
        port map (
      I0 => \mOutPtr[2]_i_3__4_n_5\,
      I1 => ap_enable_reg_pp0_iter1,
      I2 => imgRgb_empty_n,
      I3 => icmp_ln1101_reg_715,
      I4 => icmp_ln1107_reg_719,
      I5 => push_2,
      O => p_6_in
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_loop_exit_ready_pp0_iter3_reg,
      I1 => \ap_block_pp0_stage0_11001__0\,
      O => ap_done_reg1
    );
ap_enable_reg_pp0_iter1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter1_reg_0,
      Q => ap_enable_reg_pp0_iter1,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter2_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"88880C00"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter2,
      I1 => ap_rst_n,
      I2 => icmp_ln1101_reg_715,
      I3 => ap_enable_reg_pp0_iter1,
      I4 => \ap_block_pp0_stage0_11001__0\,
      O => ap_enable_reg_pp0_iter2_i_1_n_5
    );
ap_enable_reg_pp0_iter2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_enable_reg_pp0_iter2_i_1_n_5,
      Q => ap_enable_reg_pp0_iter2,
      R => '0'
    );
ap_enable_reg_pp0_iter3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter2,
      Q => ap_enable_reg_pp0_iter3,
      R => ap_rst_n_inv
    );
ap_enable_reg_pp0_iter4_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_enable_reg_pp0_iter3,
      Q => ap_enable_reg_pp0_iter4,
      R => ap_rst_n_inv
    );
ap_loop_exit_ready_pp0_iter2_reg_reg_srl2: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5
    );
\ap_loop_exit_ready_pp0_iter3_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => ap_loop_exit_ready_pp0_iter2_reg_reg_srl2_n_5,
      Q => ap_loop_exit_ready_pp0_iter3_reg,
      R => '0'
    );
\conv2_i_i_lcssa679_fu_76[4]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => zext_ln1129_2_fu_331_p1(4),
      I1 => zext_ln1129_1_fu_317_p1(4),
      I2 => zext_ln1129_2_fu_331_p1(6),
      I3 => zext_ln1129_1_fu_317_p1(5),
      I4 => zext_ln1129_2_fu_331_p1(5),
      O => \conv2_i_i_lcssa679_fu_76[4]_i_3_n_5\
    );
\conv3_i_i188661_reg_783[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1147_1_fu_547_p2(2),
      I1 => p_0_in,
      I2 => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(0),
      O => conv3_i_i188661_fu_626_p3(0)
    );
\conv3_i_i188661_reg_783[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1147_1_fu_547_p2(3),
      I1 => p_0_in,
      I2 => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(1),
      O => conv3_i_i188661_fu_626_p3(1)
    );
\conv3_i_i188661_reg_783[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1147_1_fu_547_p2(4),
      I1 => p_0_in,
      I2 => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(2),
      O => conv3_i_i188661_fu_626_p3(2)
    );
\conv3_i_i188661_reg_783[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1147_1_fu_547_p2(5),
      I1 => p_0_in,
      I2 => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(3),
      O => conv3_i_i188661_fu_626_p3(3)
    );
\conv3_i_i188661_reg_783[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1147_1_fu_547_p2(6),
      I1 => p_0_in,
      I2 => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(4),
      O => conv3_i_i188661_fu_626_p3(4)
    );
\conv3_i_i188661_reg_783[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1147_1_fu_547_p2(7),
      I1 => p_0_in,
      I2 => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(5),
      O => conv3_i_i188661_fu_626_p3(5)
    );
\conv3_i_i188661_reg_783[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1147_1_fu_547_p2(8),
      I1 => p_0_in,
      I2 => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(6),
      O => conv3_i_i188661_fu_626_p3(6)
    );
\conv3_i_i188661_reg_783[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1147_1_fu_547_p2(9),
      I1 => p_0_in,
      I2 => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(7),
      O => conv3_i_i188661_fu_626_p3(7)
    );
\conv3_i_i188661_reg_783_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i188661_fu_626_p3(0),
      Q => \conv3_i_i188661_reg_783_reg[7]_0\(16),
      R => '0'
    );
\conv3_i_i188661_reg_783_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i188661_fu_626_p3(1),
      Q => \conv3_i_i188661_reg_783_reg[7]_0\(17),
      R => '0'
    );
\conv3_i_i188661_reg_783_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i188661_fu_626_p3(2),
      Q => \conv3_i_i188661_reg_783_reg[7]_0\(18),
      R => '0'
    );
\conv3_i_i188661_reg_783_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i188661_fu_626_p3(3),
      Q => \conv3_i_i188661_reg_783_reg[7]_0\(19),
      R => '0'
    );
\conv3_i_i188661_reg_783_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i188661_fu_626_p3(4),
      Q => \conv3_i_i188661_reg_783_reg[7]_0\(20),
      R => '0'
    );
\conv3_i_i188661_reg_783_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i188661_fu_626_p3(5),
      Q => \conv3_i_i188661_reg_783_reg[7]_0\(21),
      R => '0'
    );
\conv3_i_i188661_reg_783_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i188661_fu_626_p3(6),
      Q => \conv3_i_i188661_reg_783_reg[7]_0\(22),
      R => '0'
    );
\conv3_i_i188661_reg_783_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i188661_fu_626_p3(7),
      Q => \conv3_i_i188661_reg_783_reg[7]_0\(23),
      R => '0'
    );
\conv3_i_i663_reg_773[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1149_1_fu_591_p2(2),
      I1 => p_0_in,
      I2 => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(0),
      O => conv3_i_i663_fu_613_p3(0)
    );
\conv3_i_i663_reg_773[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1149_1_fu_591_p2(3),
      I1 => p_0_in,
      I2 => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(1),
      O => conv3_i_i663_fu_613_p3(1)
    );
\conv3_i_i663_reg_773[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1149_1_fu_591_p2(4),
      I1 => p_0_in,
      I2 => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(2),
      O => conv3_i_i663_fu_613_p3(2)
    );
\conv3_i_i663_reg_773[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1149_1_fu_591_p2(5),
      I1 => p_0_in,
      I2 => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(3),
      O => conv3_i_i663_fu_613_p3(3)
    );
\conv3_i_i663_reg_773[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1149_1_fu_591_p2(6),
      I1 => p_0_in,
      I2 => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(4),
      O => conv3_i_i663_fu_613_p3(4)
    );
\conv3_i_i663_reg_773[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1149_1_fu_591_p2(7),
      I1 => p_0_in,
      I2 => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(5),
      O => conv3_i_i663_fu_613_p3(5)
    );
\conv3_i_i663_reg_773[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1149_1_fu_591_p2(8),
      I1 => p_0_in,
      I2 => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(6),
      O => conv3_i_i663_fu_613_p3(6)
    );
\conv3_i_i663_reg_773[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => add_ln1149_1_fu_591_p2(9),
      I1 => p_0_in,
      I2 => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(7),
      O => conv3_i_i663_fu_613_p3(7)
    );
\conv3_i_i663_reg_773_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i663_fu_613_p3(0),
      Q => \conv3_i_i188661_reg_783_reg[7]_0\(8),
      R => '0'
    );
\conv3_i_i663_reg_773_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i663_fu_613_p3(1),
      Q => \conv3_i_i188661_reg_783_reg[7]_0\(9),
      R => '0'
    );
\conv3_i_i663_reg_773_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i663_fu_613_p3(2),
      Q => \conv3_i_i188661_reg_783_reg[7]_0\(10),
      R => '0'
    );
\conv3_i_i663_reg_773_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i663_fu_613_p3(3),
      Q => \conv3_i_i188661_reg_783_reg[7]_0\(11),
      R => '0'
    );
\conv3_i_i663_reg_773_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i663_fu_613_p3(4),
      Q => \conv3_i_i188661_reg_783_reg[7]_0\(12),
      R => '0'
    );
\conv3_i_i663_reg_773_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i663_fu_613_p3(5),
      Q => \conv3_i_i188661_reg_783_reg[7]_0\(13),
      R => '0'
    );
\conv3_i_i663_reg_773_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i663_fu_613_p3(6),
      Q => \conv3_i_i188661_reg_783_reg[7]_0\(14),
      R => '0'
    );
\conv3_i_i663_reg_773_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i663_fu_613_p3(7),
      Q => \conv3_i_i188661_reg_783_reg[7]_0\(15),
      R => '0'
    );
\conv3_i_i79662_reg_778[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => g_s_reg_768(0),
      I1 => p_0_in,
      I2 => \^p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[7]_0\(0),
      O => conv3_i_i79662_fu_620_p3(0)
    );
\conv3_i_i79662_reg_778[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => g_s_reg_768(1),
      I1 => p_0_in,
      I2 => \^p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[7]_0\(1),
      O => conv3_i_i79662_fu_620_p3(1)
    );
\conv3_i_i79662_reg_778[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => g_s_reg_768(2),
      I1 => p_0_in,
      I2 => \^p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[7]_0\(2),
      O => conv3_i_i79662_fu_620_p3(2)
    );
\conv3_i_i79662_reg_778[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => g_s_reg_768(3),
      I1 => p_0_in,
      I2 => \^p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[7]_0\(3),
      O => conv3_i_i79662_fu_620_p3(3)
    );
\conv3_i_i79662_reg_778[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => g_s_reg_768(4),
      I1 => p_0_in,
      I2 => \^p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[7]_0\(4),
      O => conv3_i_i79662_fu_620_p3(4)
    );
\conv3_i_i79662_reg_778[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => g_s_reg_768(5),
      I1 => p_0_in,
      I2 => \^p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[7]_0\(5),
      O => conv3_i_i79662_fu_620_p3(5)
    );
\conv3_i_i79662_reg_778[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => g_s_reg_768(6),
      I1 => p_0_in,
      I2 => \^p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[7]_0\(6),
      O => conv3_i_i79662_fu_620_p3(6)
    );
\conv3_i_i79662_reg_778[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => g_s_reg_768(7),
      I1 => p_0_in,
      I2 => \^p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[7]_0\(7),
      O => conv3_i_i79662_fu_620_p3(7)
    );
\conv3_i_i79662_reg_778[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A56AAAA55556A56"
    )
        port map (
      I0 => icmp_ln1144_2_fu_496_p2,
      I1 => \conv3_i_i79662_reg_778[7]_i_3_n_5\,
      I2 => trunc_ln1_reg_761(3),
      I3 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(3),
      I4 => trunc_ln1_reg_761(4),
      I5 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(4),
      O => p_0_in
    );
\conv3_i_i79662_reg_778[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44D444D4D4DD44D4"
    )
        port map (
      I0 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(2),
      I1 => trunc_ln1_reg_761(2),
      I2 => trunc_ln1_reg_761(1),
      I3 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(1),
      I4 => trunc_ln1_reg_761(0),
      I5 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(0),
      O => \conv3_i_i79662_reg_778[7]_i_3_n_5\
    );
\conv3_i_i79662_reg_778_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i79662_fu_620_p3(0),
      Q => \conv3_i_i188661_reg_783_reg[7]_0\(0),
      R => '0'
    );
\conv3_i_i79662_reg_778_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i79662_fu_620_p3(1),
      Q => \conv3_i_i188661_reg_783_reg[7]_0\(1),
      R => '0'
    );
\conv3_i_i79662_reg_778_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i79662_fu_620_p3(2),
      Q => \conv3_i_i188661_reg_783_reg[7]_0\(2),
      R => '0'
    );
\conv3_i_i79662_reg_778_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i79662_fu_620_p3(3),
      Q => \conv3_i_i188661_reg_783_reg[7]_0\(3),
      R => '0'
    );
\conv3_i_i79662_reg_778_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i79662_fu_620_p3(4),
      Q => \conv3_i_i188661_reg_783_reg[7]_0\(4),
      R => '0'
    );
\conv3_i_i79662_reg_778_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i79662_fu_620_p3(5),
      Q => \conv3_i_i188661_reg_783_reg[7]_0\(5),
      R => '0'
    );
\conv3_i_i79662_reg_778_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i79662_fu_620_p3(6),
      Q => \conv3_i_i188661_reg_783_reg[7]_0\(6),
      R => '0'
    );
\conv3_i_i79662_reg_778_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => conv3_i_i79662_fu_620_p3(7),
      Q => \conv3_i_i188661_reg_783_reg[7]_0\(7),
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init
     port map (
      CO(0) => icmp_ln1101_fu_217_p2,
      D(1 downto 0) => D(1 downto 0),
      DI(7) => flow_control_loop_pipe_sequential_init_U_n_32,
      DI(6) => flow_control_loop_pipe_sequential_init_U_n_33,
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_34,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_35,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_36,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_37,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_38,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_39,
      E(0) => p_0_0_0480_1659_fu_126,
      Q(0) => zext_ln1129_2_fu_331_p1(6),
      S(5) => flow_control_loop_pipe_sequential_init_U_n_25,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_26,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_27,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_28,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_29,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_30,
      SR(0) => SR(0),
      \ap_CS_fsm_reg[2]\ => \ap_CS_fsm_reg[2]\,
      \ap_CS_fsm_reg[3]\(2 downto 0) => \ap_CS_fsm_reg[3]_1\(2 downto 0),
      \ap_block_pp0_stage0_11001__0\ => \ap_block_pp0_stage0_11001__0\,
      ap_clk => ap_clk,
      ap_done_cache_reg_0 => ap_enable_reg_pp0_iter1_reg_0,
      ap_done_reg1 => ap_done_reg1,
      ap_enable_reg_pp0_iter1 => ap_enable_reg_pp0_iter1,
      ap_enable_reg_pp0_iter2 => ap_enable_reg_pp0_iter2,
      ap_enable_reg_pp0_iter2_reg(0) => ap_enable_reg_pp0_iter2_reg_0(0),
      ap_enable_reg_pp0_iter3 => ap_enable_reg_pp0_iter3,
      ap_enable_reg_pp0_iter4 => ap_enable_reg_pp0_iter4,
      ap_loop_exit_ready_pp0_iter3_reg => ap_loop_exit_ready_pp0_iter3_reg,
      ap_loop_init_int_reg_0 => ap_loop_init_int_reg,
      ap_loop_init_int_reg_1(0) => p_0_0_0483_1652_fu_114,
      ap_loop_init_int_reg_2(0) => flow_control_loop_pipe_sequential_init_U_n_31,
      ap_loop_init_int_reg_3(7) => flow_control_loop_pipe_sequential_init_U_n_40,
      ap_loop_init_int_reg_3(6) => flow_control_loop_pipe_sequential_init_U_n_41,
      ap_loop_init_int_reg_3(5) => flow_control_loop_pipe_sequential_init_U_n_42,
      ap_loop_init_int_reg_3(4) => flow_control_loop_pipe_sequential_init_U_n_43,
      ap_loop_init_int_reg_3(3) => flow_control_loop_pipe_sequential_init_U_n_44,
      ap_loop_init_int_reg_3(2) => flow_control_loop_pipe_sequential_init_U_n_45,
      ap_loop_init_int_reg_3(1) => flow_control_loop_pipe_sequential_init_U_n_46,
      ap_loop_init_int_reg_3(0) => flow_control_loop_pipe_sequential_init_U_n_47,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \conv2_i_i_lcssa679_fu_76_reg[0]\ => \trunc_ln1_reg_761[0]_i_2_n_5\,
      \conv2_i_i_lcssa679_fu_76_reg[0]_0\ => \trunc_ln1_reg_761[0]_i_3_n_5\,
      \conv2_i_i_lcssa679_fu_76_reg[0]_1\ => \trunc_ln1_reg_761[0]_i_4_n_5\,
      \conv2_i_i_lcssa679_fu_76_reg[1]\ => \trunc_ln1_reg_761[1]_i_2_n_5\,
      \conv2_i_i_lcssa679_fu_76_reg[1]_0\ => \trunc_ln1_reg_761[1]_i_3_n_5\,
      \conv2_i_i_lcssa679_fu_76_reg[1]_1\ => \trunc_ln1_reg_761[1]_i_4_n_5\,
      \conv2_i_i_lcssa679_fu_76_reg[2]\ => \trunc_ln1_reg_761[4]_i_2_n_5\,
      \conv2_i_i_lcssa679_fu_76_reg[2]_0\ => \trunc_ln1_reg_761[2]_i_2_n_5\,
      \conv2_i_i_lcssa679_fu_76_reg[2]_1\ => \trunc_ln1_reg_761[4]_i_3_n_5\,
      \conv2_i_i_lcssa679_fu_76_reg[3]\ => \conv2_i_i_lcssa679_fu_76[4]_i_3_n_5\,
      \conv2_i_i_lcssa679_load_reg_289_reg[4]\(4) => flow_control_loop_pipe_sequential_init_U_n_20,
      \conv2_i_i_lcssa679_load_reg_289_reg[4]\(3) => flow_control_loop_pipe_sequential_init_U_n_21,
      \conv2_i_i_lcssa679_load_reg_289_reg[4]\(2) => flow_control_loop_pipe_sequential_init_U_n_22,
      \conv2_i_i_lcssa679_load_reg_289_reg[4]\(1) => flow_control_loop_pipe_sequential_init_U_n_23,
      \conv2_i_i_lcssa679_load_reg_289_reg[4]\(0) => flow_control_loop_pipe_sequential_init_U_n_24,
      grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_ready,
      grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg_0(0) => x_fu_110,
      icmp_ln1101_reg_715 => icmp_ln1101_reg_715,
      \icmp_ln1101_reg_715_reg[0]\(16) => \x_fu_110_reg_n_5_[16]\,
      \icmp_ln1101_reg_715_reg[0]\(15) => \x_fu_110_reg_n_5_[15]\,
      \icmp_ln1101_reg_715_reg[0]\(14) => \x_fu_110_reg_n_5_[14]\,
      \icmp_ln1101_reg_715_reg[0]\(13) => \x_fu_110_reg_n_5_[13]\,
      \icmp_ln1101_reg_715_reg[0]\(12) => \x_fu_110_reg_n_5_[12]\,
      \icmp_ln1101_reg_715_reg[0]\(11) => \x_fu_110_reg_n_5_[11]\,
      \icmp_ln1101_reg_715_reg[0]\(10) => \x_fu_110_reg_n_5_[10]\,
      \icmp_ln1101_reg_715_reg[0]\(9) => \x_fu_110_reg_n_5_[9]\,
      \icmp_ln1101_reg_715_reg[0]\(8) => \x_fu_110_reg_n_5_[8]\,
      \icmp_ln1101_reg_715_reg[0]\(7) => \x_fu_110_reg_n_5_[7]\,
      \icmp_ln1101_reg_715_reg[0]\(6) => \x_fu_110_reg_n_5_[6]\,
      \icmp_ln1101_reg_715_reg[0]\(5) => \x_fu_110_reg_n_5_[5]\,
      \icmp_ln1101_reg_715_reg[0]\(4) => \x_fu_110_reg_n_5_[4]\,
      \icmp_ln1101_reg_715_reg[0]\(3) => \x_fu_110_reg_n_5_[3]\,
      \icmp_ln1101_reg_715_reg[0]\(2) => \x_fu_110_reg_n_5_[2]\,
      \icmp_ln1101_reg_715_reg[0]\(1) => \x_fu_110_reg_n_5_[1]\,
      \icmp_ln1101_reg_715_reg[0]\(0) => \x_fu_110_reg_n_5_[0]\,
      \icmp_ln1101_reg_715_reg[0]_0\(16 downto 0) => \icmp_ln1101_reg_715_reg[0]_0\(16 downto 0),
      icmp_ln1107_fu_229_p2_carry(15 downto 0) => icmp_ln1107_fu_229_p2_carry_0(15 downto 0),
      icmp_ln1107_reg_719 => icmp_ln1107_reg_719,
      icmp_ln1159_reg_723_pp0_iter3_reg => icmp_ln1159_reg_723_pp0_iter3_reg,
      \icmp_ln1159_reg_723_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_8,
      \icmp_ln1159_reg_723_reg[0]_0\ => \icmp_ln1159_reg_723_reg_n_5_[0]\,
      imgRgb_empty_n => imgRgb_empty_n,
      imgUnzip_full_n => imgUnzip_full_n,
      \p_0_0_0481_1656_fu_122_reg[7]\(4 downto 0) => \p_0_0_0481_1656_fu_122_reg[7]_0\(4 downto 0),
      \p_0_0_0483_1652_fu_114_reg[4]\(4 downto 0) => \p_0_0_0483_1652_fu_114_reg[4]_1\(4 downto 0),
      \p_0_0_0483_1652_fu_114_reg[4]_0\(4 downto 0) => trunc_ln1_reg_761(4 downto 0),
      \x_fu_110_reg[16]\(16 downto 0) => x_2_fu_223_p2(16 downto 0)
    );
\g_s_reg_768_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(0),
      Q => g_s_reg_768(0),
      R => '0'
    );
\g_s_reg_768_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(1),
      Q => g_s_reg_768(1),
      R => '0'
    );
\g_s_reg_768_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(2),
      Q => g_s_reg_768(2),
      R => '0'
    );
\g_s_reg_768_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(3),
      Q => g_s_reg_768(3),
      R => '0'
    );
\g_s_reg_768_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(4),
      Q => g_s_reg_768(4),
      R => '0'
    );
\g_s_reg_768_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(5),
      Q => g_s_reg_768(5),
      R => '0'
    );
\g_s_reg_768_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(6),
      Q => g_s_reg_768(6),
      R => '0'
    );
\g_s_reg_768_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in(7),
      Q => g_s_reg_768(7),
      R => '0'
    );
icmp_ln1101_fu_217_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_icmp_ln1101_fu_217_p2_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => icmp_ln1101_fu_217_p2,
      CO(4) => icmp_ln1101_fu_217_p2_carry_n_8,
      CO(3) => icmp_ln1101_fu_217_p2_carry_n_9,
      CO(2) => icmp_ln1101_fu_217_p2_carry_n_10,
      CO(1) => icmp_ln1101_fu_217_p2_carry_n_11,
      CO(0) => icmp_ln1101_fu_217_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_icmp_ln1101_fu_217_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => flow_control_loop_pipe_sequential_init_U_n_25,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_26,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_27,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_28,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_29,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_30
    );
\icmp_ln1101_reg_715[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      O => ap_block_pp0_stage0_subdone
    );
\icmp_ln1101_reg_715_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1101_reg_715,
      Q => icmp_ln1101_reg_715_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln1101_reg_715_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1101_reg_715_pp0_iter1_reg,
      Q => icmp_ln1101_reg_715_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln1101_reg_715_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1101_fu_217_p2,
      Q => icmp_ln1101_reg_715,
      R => '0'
    );
icmp_ln1107_fu_229_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln1107_fu_229_p2_carry_n_5,
      CO(6) => icmp_ln1107_fu_229_p2_carry_n_6,
      CO(5) => icmp_ln1107_fu_229_p2_carry_n_7,
      CO(4) => icmp_ln1107_fu_229_p2_carry_n_8,
      CO(3) => icmp_ln1107_fu_229_p2_carry_n_9,
      CO(2) => icmp_ln1107_fu_229_p2_carry_n_10,
      CO(1) => icmp_ln1107_fu_229_p2_carry_n_11,
      CO(0) => icmp_ln1107_fu_229_p2_carry_n_12,
      DI(7) => flow_control_loop_pipe_sequential_init_U_n_32,
      DI(6) => flow_control_loop_pipe_sequential_init_U_n_33,
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_34,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_35,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_36,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_37,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_38,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_39,
      O(7 downto 0) => NLW_icmp_ln1107_fu_229_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => flow_control_loop_pipe_sequential_init_U_n_40,
      S(6) => flow_control_loop_pipe_sequential_init_U_n_41,
      S(5) => flow_control_loop_pipe_sequential_init_U_n_42,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_43,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_44,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_45,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_46,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_47
    );
\icmp_ln1107_fu_229_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => icmp_ln1107_fu_229_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_icmp_ln1107_fu_229_p2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => icmp_ln1107_fu_229_p2,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_icmp_ln1107_fu_229_p2_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => flow_control_loop_pipe_sequential_init_U_n_31
    );
\icmp_ln1107_reg_719_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => icmp_ln1107_fu_229_p2,
      Q => icmp_ln1107_reg_719,
      R => '0'
    );
icmp_ln1144_2_fu_496_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7 downto 3) => NLW_icmp_ln1144_2_fu_496_p2_carry_CO_UNCONNECTED(7 downto 3),
      CO(2) => icmp_ln1144_2_fu_496_p2,
      CO(1) => icmp_ln1144_2_fu_496_p2_carry_n_11,
      CO(0) => icmp_ln1144_2_fu_496_p2_carry_n_12,
      DI(7 downto 3) => B"00000",
      DI(2) => icmp_ln1144_2_fu_496_p2_carry_i_1_n_5,
      DI(1) => icmp_ln1144_2_fu_496_p2_carry_i_2_n_5,
      DI(0) => icmp_ln1144_2_fu_496_p2_carry_i_3_n_5,
      O(7 downto 0) => NLW_icmp_ln1144_2_fu_496_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 3) => B"00000",
      S(2) => icmp_ln1144_2_fu_496_p2_carry_i_4_n_5,
      S(1) => icmp_ln1144_2_fu_496_p2_carry_i_5_n_5,
      S(0) => icmp_ln1144_2_fu_496_p2_carry_i_6_n_5
    );
icmp_ln1144_2_fu_496_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(4),
      I1 => icmp_ln1144_2_fu_496_p2_carry_0(4),
      O => icmp_ln1144_2_fu_496_p2_carry_i_1_n_5
    );
icmp_ln1144_2_fu_496_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(2),
      I1 => icmp_ln1144_2_fu_496_p2_carry_0(2),
      I2 => icmp_ln1144_2_fu_496_p2_carry_0(3),
      I3 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(3),
      O => icmp_ln1144_2_fu_496_p2_carry_i_2_n_5
    );
icmp_ln1144_2_fu_496_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F02"
    )
        port map (
      I0 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(0),
      I1 => icmp_ln1144_2_fu_496_p2_carry_0(0),
      I2 => icmp_ln1144_2_fu_496_p2_carry_0(1),
      I3 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(1),
      O => icmp_ln1144_2_fu_496_p2_carry_i_3_n_5
    );
icmp_ln1144_2_fu_496_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => icmp_ln1144_2_fu_496_p2_carry_0(4),
      I1 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(4),
      O => icmp_ln1144_2_fu_496_p2_carry_i_4_n_5
    );
icmp_ln1144_2_fu_496_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln1144_2_fu_496_p2_carry_0(3),
      I1 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(3),
      I2 => icmp_ln1144_2_fu_496_p2_carry_0(2),
      I3 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(2),
      O => icmp_ln1144_2_fu_496_p2_carry_i_5_n_5
    );
icmp_ln1144_2_fu_496_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => icmp_ln1144_2_fu_496_p2_carry_0(1),
      I1 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(1),
      I2 => icmp_ln1144_2_fu_496_p2_carry_0(0),
      I3 => \^p_0_0_0483_1652_fu_114_reg[4]_0\(0),
      O => icmp_ln1144_2_fu_496_p2_carry_i_6_n_5
    );
\icmp_ln1159_reg_723_pp0_iter2_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => ap_block_pp0_stage0_subdone,
      CLK => ap_clk,
      D => \icmp_ln1159_reg_723_reg_n_5_[0]\,
      Q => \icmp_ln1159_reg_723_pp0_iter2_reg_reg[0]_srl2_n_5\
    );
\icmp_ln1159_reg_723_pp0_iter3_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \icmp_ln1159_reg_723_pp0_iter2_reg_reg[0]_srl2_n_5\,
      Q => icmp_ln1159_reg_723_pp0_iter3_reg,
      R => '0'
    );
\icmp_ln1159_reg_723_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => \icmp_ln1159_reg_723_reg_n_5_[0]\,
      R => '0'
    );
\mOutPtr[2]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A6AAAAAAAAAAAAAA"
    )
        port map (
      I0 => push_2,
      I1 => icmp_ln1107_reg_719,
      I2 => icmp_ln1101_reg_715,
      I3 => imgRgb_empty_n,
      I4 => ap_enable_reg_pp0_iter1,
      I5 => \mOutPtr[2]_i_3__4_n_5\,
      O => E(0)
    );
\mOutPtr[2]_i_3__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_1\(2),
      I1 => \ap_block_pp0_stage0_11001__0\,
      O => \mOutPtr[2]_i_3__4_n_5\
    );
\mOutPtr[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAA2AAAAAAAAAAA"
    )
        port map (
      I0 => push_2,
      I1 => \mOutPtr[2]_i_3__4_n_5\,
      I2 => ap_enable_reg_pp0_iter1,
      I3 => imgRgb_empty_n,
      I4 => icmp_ln1101_reg_715,
      I5 => icmp_ln1107_reg_719,
      O => p_9_in
    );
\p_0_0_0479647_lcssa654681_fu_80[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => icmp_ln1101_reg_715_pp0_iter2_reg,
      I1 => \ap_CS_fsm_reg[3]_1\(2),
      I2 => \ap_block_pp0_stage0_11001__0\,
      I3 => ap_loop_exit_ready_pp0_iter3_reg,
      O => \icmp_ln1101_reg_715_pp0_iter2_reg_reg[0]_0\(0)
    );
\p_0_0_0480_1659_fu_126_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0480_1659_fu_126_reg[7]_0\(0),
      Q => \p_0_0_0480_1659_fu_126_reg_n_5_[0]\,
      R => '0'
    );
\p_0_0_0480_1659_fu_126_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0480_1659_fu_126_reg[7]_0\(1),
      Q => \p_0_0_0480_1659_fu_126_reg_n_5_[1]\,
      R => '0'
    );
\p_0_0_0480_1659_fu_126_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0480_1659_fu_126_reg[7]_0\(2),
      Q => \p_0_0_0480_1659_fu_126_reg_n_5_[2]\,
      R => '0'
    );
\p_0_0_0480_1659_fu_126_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0480_1659_fu_126_reg[7]_0\(3),
      Q => zext_ln1129_4_fu_359_p1(0),
      R => '0'
    );
\p_0_0_0480_1659_fu_126_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0480_1659_fu_126_reg[7]_0\(4),
      Q => zext_ln1129_4_fu_359_p1(1),
      R => '0'
    );
\p_0_0_0480_1659_fu_126_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0480_1659_fu_126_reg[7]_0\(5),
      Q => zext_ln1129_4_fu_359_p1(2),
      R => '0'
    );
\p_0_0_0480_1659_fu_126_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0480_1659_fu_126_reg[7]_0\(6),
      Q => zext_ln1129_4_fu_359_p1(3),
      R => '0'
    );
\p_0_0_0480_1659_fu_126_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0480_1659_fu_126_reg[7]_0\(7),
      Q => zext_ln1129_4_fu_359_p1(4),
      R => '0'
    );
\p_0_0_0480_1659_load_1_reg_756_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_0_0_0480_1659_fu_126_reg_n_5_[0]\,
      Q => p_0_0_0480_1659_load_1_reg_756(0),
      R => '0'
    );
\p_0_0_0480_1659_load_1_reg_756_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_0_0_0480_1659_fu_126_reg_n_5_[1]\,
      Q => p_0_0_0480_1659_load_1_reg_756(1),
      R => '0'
    );
\p_0_0_0480_1659_load_1_reg_756_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_0_0_0480_1659_fu_126_reg_n_5_[2]\,
      Q => p_0_0_0480_1659_load_1_reg_756(2),
      R => '0'
    );
\p_0_0_0480_1659_load_1_reg_756_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1129_4_fu_359_p1(0),
      Q => p_0_0_0480_1659_load_1_reg_756(3),
      R => '0'
    );
\p_0_0_0480_1659_load_1_reg_756_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1129_4_fu_359_p1(1),
      Q => p_0_0_0480_1659_load_1_reg_756(4),
      R => '0'
    );
\p_0_0_0480_1659_load_1_reg_756_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1129_4_fu_359_p1(2),
      Q => p_0_0_0480_1659_load_1_reg_756(5),
      R => '0'
    );
\p_0_0_0480_1659_load_1_reg_756_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1129_4_fu_359_p1(3),
      Q => p_0_0_0480_1659_load_1_reg_756(6),
      R => '0'
    );
\p_0_0_0480_1659_load_1_reg_756_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1129_4_fu_359_p1(4),
      Q => p_0_0_0480_1659_load_1_reg_756(7),
      R => '0'
    );
\p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0480_1659_load_reg_743(0),
      Q => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0480_1659_load_reg_743(1),
      Q => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0480_1659_load_reg_743(2),
      Q => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0480_1659_load_reg_743(3),
      Q => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0480_1659_load_reg_743(4),
      Q => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0480_1659_load_reg_743(5),
      Q => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0480_1659_load_reg_743(6),
      Q => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0480_1659_load_reg_743(7),
      Q => \^p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0480_1659_load_reg_743_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7430,
      D => \p_0_0_0480_1659_fu_126_reg_n_5_[0]\,
      Q => p_0_0_0480_1659_load_reg_743(0),
      R => '0'
    );
\p_0_0_0480_1659_load_reg_743_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7430,
      D => \p_0_0_0480_1659_fu_126_reg_n_5_[1]\,
      Q => p_0_0_0480_1659_load_reg_743(1),
      R => '0'
    );
\p_0_0_0480_1659_load_reg_743_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7430,
      D => \p_0_0_0480_1659_fu_126_reg_n_5_[2]\,
      Q => p_0_0_0480_1659_load_reg_743(2),
      R => '0'
    );
\p_0_0_0480_1659_load_reg_743_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7430,
      D => zext_ln1129_4_fu_359_p1(0),
      Q => p_0_0_0480_1659_load_reg_743(3),
      R => '0'
    );
\p_0_0_0480_1659_load_reg_743_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7430,
      D => zext_ln1129_4_fu_359_p1(1),
      Q => p_0_0_0480_1659_load_reg_743(4),
      R => '0'
    );
\p_0_0_0480_1659_load_reg_743_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7430,
      D => zext_ln1129_4_fu_359_p1(2),
      Q => p_0_0_0480_1659_load_reg_743(5),
      R => '0'
    );
\p_0_0_0480_1659_load_reg_743_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7430,
      D => zext_ln1129_4_fu_359_p1(3),
      Q => p_0_0_0480_1659_load_reg_743(6),
      R => '0'
    );
\p_0_0_0480_1659_load_reg_743_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7430,
      D => zext_ln1129_4_fu_359_p1(4),
      Q => p_0_0_0480_1659_load_reg_743(7),
      R => '0'
    );
\p_0_0_0481_1656_fu_122_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0481_1656_fu_122_reg[7]_1\(0),
      Q => \p_0_0_0481_1656_fu_122_reg_n_5_[0]\,
      R => '0'
    );
\p_0_0_0481_1656_fu_122_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0481_1656_fu_122_reg[7]_1\(1),
      Q => zext_ln1129_2_fu_331_p1(0),
      R => '0'
    );
\p_0_0_0481_1656_fu_122_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0481_1656_fu_122_reg[7]_1\(2),
      Q => zext_ln1129_2_fu_331_p1(1),
      R => '0'
    );
\p_0_0_0481_1656_fu_122_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0481_1656_fu_122_reg[7]_1\(3),
      Q => zext_ln1129_2_fu_331_p1(2),
      R => '0'
    );
\p_0_0_0481_1656_fu_122_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0481_1656_fu_122_reg[7]_1\(4),
      Q => zext_ln1129_2_fu_331_p1(3),
      R => '0'
    );
\p_0_0_0481_1656_fu_122_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0481_1656_fu_122_reg[7]_1\(5),
      Q => zext_ln1129_2_fu_331_p1(4),
      R => '0'
    );
\p_0_0_0481_1656_fu_122_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0481_1656_fu_122_reg[7]_1\(6),
      Q => zext_ln1129_2_fu_331_p1(5),
      R => '0'
    );
\p_0_0_0481_1656_fu_122_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0481_1656_fu_122_reg[7]_1\(7),
      Q => zext_ln1129_2_fu_331_p1(6),
      R => '0'
    );
\p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q\(0),
      Q => \^p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q\(1),
      Q => \^p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q\(2),
      Q => \^p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q\(3),
      Q => \^p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q\(4),
      Q => \^p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q\(5),
      Q => \^p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q\(6),
      Q => \^p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \^q\(7),
      Q => \^p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0481_1656_load_reg_735_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7430,
      D => \p_0_0_0481_1656_fu_122_reg_n_5_[0]\,
      Q => \^q\(0),
      R => '0'
    );
\p_0_0_0481_1656_load_reg_735_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7430,
      D => zext_ln1129_2_fu_331_p1(0),
      Q => \^q\(1),
      R => '0'
    );
\p_0_0_0481_1656_load_reg_735_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7430,
      D => zext_ln1129_2_fu_331_p1(1),
      Q => \^q\(2),
      R => '0'
    );
\p_0_0_0481_1656_load_reg_735_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7430,
      D => zext_ln1129_2_fu_331_p1(2),
      Q => \^q\(3),
      R => '0'
    );
\p_0_0_0481_1656_load_reg_735_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7430,
      D => zext_ln1129_2_fu_331_p1(3),
      Q => \^q\(4),
      R => '0'
    );
\p_0_0_0481_1656_load_reg_735_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7430,
      D => zext_ln1129_2_fu_331_p1(4),
      Q => \^q\(5),
      R => '0'
    );
\p_0_0_0481_1656_load_reg_735_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7430,
      D => zext_ln1129_2_fu_331_p1(5),
      Q => \^q\(6),
      R => '0'
    );
\p_0_0_0481_1656_load_reg_735_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7430,
      D => zext_ln1129_2_fu_331_p1(6),
      Q => \^q\(7),
      R => '0'
    );
\p_0_0_0481_1_lcssa675_fu_68[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => \ap_CS_fsm_reg[3]_1\(2),
      I2 => ap_enable_reg_pp0_iter2,
      O => \ap_CS_fsm_reg[3]_0\(0)
    );
\p_0_0_0482_1653_fu_118_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0482_1653_fu_118_reg[7]_0\(0),
      Q => \p_0_0_0482_1653_fu_118_reg_n_5_[0]\,
      R => '0'
    );
\p_0_0_0482_1653_fu_118_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0482_1653_fu_118_reg[7]_0\(1),
      Q => \p_0_0_0482_1653_fu_118_reg_n_5_[1]\,
      R => '0'
    );
\p_0_0_0482_1653_fu_118_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0482_1653_fu_118_reg[7]_0\(2),
      Q => zext_ln1129_1_fu_317_p1(0),
      R => '0'
    );
\p_0_0_0482_1653_fu_118_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0482_1653_fu_118_reg[7]_0\(3),
      Q => zext_ln1129_1_fu_317_p1(1),
      R => '0'
    );
\p_0_0_0482_1653_fu_118_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0482_1653_fu_118_reg[7]_0\(4),
      Q => zext_ln1129_1_fu_317_p1(2),
      R => '0'
    );
\p_0_0_0482_1653_fu_118_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0482_1653_fu_118_reg[7]_0\(5),
      Q => zext_ln1129_1_fu_317_p1(3),
      R => '0'
    );
\p_0_0_0482_1653_fu_118_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0482_1653_fu_118_reg[7]_0\(6),
      Q => zext_ln1129_1_fu_317_p1(4),
      R => '0'
    );
\p_0_0_0482_1653_fu_118_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_fu_126,
      D => \p_0_0_0482_1653_fu_118_reg[7]_0\(7),
      Q => zext_ln1129_1_fu_317_p1(5),
      R => '0'
    );
\p_0_0_0482_1653_load_1_reg_751_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_0_0_0482_1653_fu_118_reg_n_5_[0]\,
      Q => p_0_0_0482_1653_load_1_reg_751(0),
      R => '0'
    );
\p_0_0_0482_1653_load_1_reg_751_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => \p_0_0_0482_1653_fu_118_reg_n_5_[1]\,
      Q => p_0_0_0482_1653_load_1_reg_751(1),
      R => '0'
    );
\p_0_0_0482_1653_load_1_reg_751_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1129_1_fu_317_p1(0),
      Q => p_0_0_0482_1653_load_1_reg_751(2),
      R => '0'
    );
\p_0_0_0482_1653_load_1_reg_751_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1129_1_fu_317_p1(1),
      Q => p_0_0_0482_1653_load_1_reg_751(3),
      R => '0'
    );
\p_0_0_0482_1653_load_1_reg_751_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1129_1_fu_317_p1(2),
      Q => p_0_0_0482_1653_load_1_reg_751(4),
      R => '0'
    );
\p_0_0_0482_1653_load_1_reg_751_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1129_1_fu_317_p1(3),
      Q => p_0_0_0482_1653_load_1_reg_751(5),
      R => '0'
    );
\p_0_0_0482_1653_load_1_reg_751_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1129_1_fu_317_p1(4),
      Q => p_0_0_0482_1653_load_1_reg_751(6),
      R => '0'
    );
\p_0_0_0482_1653_load_1_reg_751_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => zext_ln1129_1_fu_317_p1(5),
      Q => p_0_0_0482_1653_load_1_reg_751(7),
      R => '0'
    );
\p_0_0_0482_1653_load_reg_727[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_enable_reg_pp0_iter1,
      I1 => \ap_block_pp0_stage0_11001__0\,
      O => p_0_0_0480_1659_load_reg_7430
    );
\p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0482_1653_load_reg_727(0),
      Q => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0482_1653_load_reg_727(1),
      Q => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0482_1653_load_reg_727(2),
      Q => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0482_1653_load_reg_727(3),
      Q => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0482_1653_load_reg_727(4),
      Q => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0482_1653_load_reg_727(5),
      Q => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0482_1653_load_reg_727(6),
      Q => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_0_0_0482_1653_load_reg_727(7),
      Q => \^p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0482_1653_load_reg_727_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7430,
      D => \p_0_0_0482_1653_fu_118_reg_n_5_[0]\,
      Q => p_0_0_0482_1653_load_reg_727(0),
      R => '0'
    );
\p_0_0_0482_1653_load_reg_727_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7430,
      D => \p_0_0_0482_1653_fu_118_reg_n_5_[1]\,
      Q => p_0_0_0482_1653_load_reg_727(1),
      R => '0'
    );
\p_0_0_0482_1653_load_reg_727_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7430,
      D => zext_ln1129_1_fu_317_p1(0),
      Q => p_0_0_0482_1653_load_reg_727(2),
      R => '0'
    );
\p_0_0_0482_1653_load_reg_727_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7430,
      D => zext_ln1129_1_fu_317_p1(1),
      Q => p_0_0_0482_1653_load_reg_727(3),
      R => '0'
    );
\p_0_0_0482_1653_load_reg_727_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7430,
      D => zext_ln1129_1_fu_317_p1(2),
      Q => p_0_0_0482_1653_load_reg_727(4),
      R => '0'
    );
\p_0_0_0482_1653_load_reg_727_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7430,
      D => zext_ln1129_1_fu_317_p1(3),
      Q => p_0_0_0482_1653_load_reg_727(5),
      R => '0'
    );
\p_0_0_0482_1653_load_reg_727_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7430,
      D => zext_ln1129_1_fu_317_p1(4),
      Q => p_0_0_0482_1653_load_reg_727(6),
      R => '0'
    );
\p_0_0_0482_1653_load_reg_727_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0480_1659_load_reg_7430,
      D => zext_ln1129_1_fu_317_p1(5),
      Q => p_0_0_0482_1653_load_reg_727(7),
      R => '0'
    );
\p_0_0_0483_1652_fu_114_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1652_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => \^p_0_0_0483_1652_fu_114_reg[4]_0\(0),
      R => '0'
    );
\p_0_0_0483_1652_fu_114_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1652_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => \^p_0_0_0483_1652_fu_114_reg[4]_0\(1),
      R => '0'
    );
\p_0_0_0483_1652_fu_114_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1652_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => \^p_0_0_0483_1652_fu_114_reg[4]_0\(2),
      R => '0'
    );
\p_0_0_0483_1652_fu_114_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1652_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => \^p_0_0_0483_1652_fu_114_reg[4]_0\(3),
      R => '0'
    );
\p_0_0_0483_1652_fu_114_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1652_fu_114,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => \^p_0_0_0483_1652_fu_114_reg[4]_0\(4),
      R => '0'
    );
\p_0_0_0483_1_lcssa671_fu_60[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \ap_block_pp0_stage0_11001__0\,
      I1 => \ap_CS_fsm_reg[3]_1\(2),
      I2 => ap_enable_reg_pp0_iter3,
      O => \ap_CS_fsm_reg[3]\(0)
    );
\trunc_ln1_reg_761[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \trunc_ln1_reg_761[0]_i_2_n_5\,
      I1 => \trunc_ln1_reg_761[0]_i_3_n_5\,
      I2 => \trunc_ln1_reg_761[0]_i_4_n_5\,
      O => p_1_in_1(0)
    );
\trunc_ln1_reg_761[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF960096000000"
    )
        port map (
      I0 => zext_ln1129_2_fu_331_p1(1),
      I1 => zext_ln1129_1_fu_317_p1(1),
      I2 => zext_ln1129_2_fu_331_p1(3),
      I3 => zext_ln1129_4_fu_359_p1(1),
      I4 => \trunc_ln1_reg_761[0]_i_5_n_5\,
      I5 => \trunc_ln1_reg_761[0]_i_6_n_5\,
      O => \trunc_ln1_reg_761[0]_i_2_n_5\
    );
\trunc_ln1_reg_761[0]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => zext_ln1129_2_fu_331_p1(2),
      I1 => zext_ln1129_1_fu_317_p1(2),
      I2 => zext_ln1129_2_fu_331_p1(4),
      I3 => zext_ln1129_4_fu_359_p1(3),
      I4 => \trunc_ln1_reg_761[1]_i_5_n_5\,
      O => \trunc_ln1_reg_761[0]_i_3_n_5\
    );
\trunc_ln1_reg_761[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => zext_ln1129_2_fu_331_p1(1),
      I1 => zext_ln1129_1_fu_317_p1(1),
      I2 => zext_ln1129_2_fu_331_p1(3),
      I3 => zext_ln1129_4_fu_359_p1(2),
      I4 => \trunc_ln1_reg_761[0]_i_7_n_5\,
      O => \trunc_ln1_reg_761[0]_i_4_n_5\
    );
\trunc_ln1_reg_761[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEE88000"
    )
        port map (
      I0 => zext_ln1129_4_fu_359_p1(0),
      I1 => zext_ln1129_2_fu_331_p1(2),
      I2 => zext_ln1129_1_fu_317_p1(0),
      I3 => zext_ln1129_2_fu_331_p1(0),
      I4 => \trunc_ln1_reg_761[0]_i_8_n_5\,
      O => \trunc_ln1_reg_761[0]_i_5_n_5\
    );
\trunc_ln1_reg_761[0]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => zext_ln1129_2_fu_331_p1(1),
      I1 => zext_ln1129_1_fu_317_p1(1),
      I2 => zext_ln1129_2_fu_331_p1(3),
      I3 => zext_ln1129_4_fu_359_p1(2),
      I4 => \trunc_ln1_reg_761[0]_i_7_n_5\,
      O => \trunc_ln1_reg_761[0]_i_6_n_5\
    );
\trunc_ln1_reg_761[0]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln1129_2_fu_331_p1(4),
      I1 => zext_ln1129_1_fu_317_p1(2),
      I2 => zext_ln1129_2_fu_331_p1(2),
      O => \trunc_ln1_reg_761[0]_i_7_n_5\
    );
\trunc_ln1_reg_761[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => zext_ln1129_2_fu_331_p1(1),
      I1 => zext_ln1129_1_fu_317_p1(1),
      I2 => zext_ln1129_2_fu_331_p1(3),
      I3 => zext_ln1129_4_fu_359_p1(1),
      O => \trunc_ln1_reg_761[0]_i_8_n_5\
    );
\trunc_ln1_reg_761[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \trunc_ln1_reg_761[1]_i_2_n_5\,
      I1 => \trunc_ln1_reg_761[1]_i_3_n_5\,
      I2 => \trunc_ln1_reg_761[1]_i_4_n_5\,
      O => p_1_in_1(1)
    );
\trunc_ln1_reg_761[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \trunc_ln1_reg_761[0]_i_2_n_5\,
      I1 => \trunc_ln1_reg_761[0]_i_3_n_5\,
      I2 => \trunc_ln1_reg_761[0]_i_4_n_5\,
      O => \trunc_ln1_reg_761[1]_i_2_n_5\
    );
\trunc_ln1_reg_761[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => zext_ln1129_2_fu_331_p1(3),
      I1 => zext_ln1129_1_fu_317_p1(3),
      I2 => zext_ln1129_2_fu_331_p1(5),
      I3 => zext_ln1129_4_fu_359_p1(4),
      I4 => \trunc_ln1_reg_761[4]_i_5_n_5\,
      O => \trunc_ln1_reg_761[1]_i_3_n_5\
    );
\trunc_ln1_reg_761[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => zext_ln1129_2_fu_331_p1(2),
      I1 => zext_ln1129_1_fu_317_p1(2),
      I2 => zext_ln1129_2_fu_331_p1(4),
      I3 => zext_ln1129_4_fu_359_p1(3),
      I4 => \trunc_ln1_reg_761[1]_i_5_n_5\,
      O => \trunc_ln1_reg_761[1]_i_4_n_5\
    );
\trunc_ln1_reg_761[1]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln1129_2_fu_331_p1(5),
      I1 => zext_ln1129_1_fu_317_p1(3),
      I2 => zext_ln1129_2_fu_331_p1(3),
      O => \trunc_ln1_reg_761[1]_i_5_n_5\
    );
\trunc_ln1_reg_761[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \trunc_ln1_reg_761[4]_i_3_n_5\,
      I1 => \trunc_ln1_reg_761[2]_i_2_n_5\,
      I2 => \trunc_ln1_reg_761[4]_i_2_n_5\,
      O => p_1_in_1(2)
    );
\trunc_ln1_reg_761[2]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => zext_ln1129_2_fu_331_p1(4),
      I1 => zext_ln1129_1_fu_317_p1(4),
      I2 => zext_ln1129_2_fu_331_p1(6),
      I3 => zext_ln1129_1_fu_317_p1(5),
      I4 => zext_ln1129_2_fu_331_p1(5),
      O => \trunc_ln1_reg_761[2]_i_2_n_5\
    );
\trunc_ln1_reg_761[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E187871E871E1E78"
    )
        port map (
      I0 => \trunc_ln1_reg_761[4]_i_2_n_5\,
      I1 => \trunc_ln1_reg_761[4]_i_3_n_5\,
      I2 => zext_ln1129_2_fu_331_p1(6),
      I3 => \trunc_ln1_reg_761[4]_i_4_n_5\,
      I4 => zext_ln1129_1_fu_317_p1(5),
      I5 => zext_ln1129_2_fu_331_p1(5),
      O => p_1_in_1(3)
    );
\trunc_ln1_reg_761[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEF8F8E0F8E0E080"
    )
        port map (
      I0 => \trunc_ln1_reg_761[4]_i_2_n_5\,
      I1 => \trunc_ln1_reg_761[4]_i_3_n_5\,
      I2 => zext_ln1129_2_fu_331_p1(6),
      I3 => \trunc_ln1_reg_761[4]_i_4_n_5\,
      I4 => zext_ln1129_1_fu_317_p1(5),
      I5 => zext_ln1129_2_fu_331_p1(5),
      O => p_1_in_1(4)
    );
\trunc_ln1_reg_761[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE8E800"
    )
        port map (
      I0 => zext_ln1129_2_fu_331_p1(3),
      I1 => zext_ln1129_1_fu_317_p1(3),
      I2 => zext_ln1129_2_fu_331_p1(5),
      I3 => zext_ln1129_4_fu_359_p1(4),
      I4 => \trunc_ln1_reg_761[4]_i_5_n_5\,
      O => \trunc_ln1_reg_761[4]_i_2_n_5\
    );
\trunc_ln1_reg_761[4]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => \trunc_ln1_reg_761[1]_i_2_n_5\,
      I1 => \trunc_ln1_reg_761[1]_i_3_n_5\,
      I2 => \trunc_ln1_reg_761[1]_i_4_n_5\,
      O => \trunc_ln1_reg_761[4]_i_3_n_5\
    );
\trunc_ln1_reg_761[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => zext_ln1129_2_fu_331_p1(6),
      I1 => zext_ln1129_1_fu_317_p1(4),
      I2 => zext_ln1129_2_fu_331_p1(4),
      O => \trunc_ln1_reg_761[4]_i_4_n_5\
    );
\trunc_ln1_reg_761[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => zext_ln1129_2_fu_331_p1(6),
      I1 => zext_ln1129_1_fu_317_p1(4),
      I2 => zext_ln1129_2_fu_331_p1(4),
      O => \trunc_ln1_reg_761[4]_i_5_n_5\
    );
\trunc_ln1_reg_761_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in_1(0),
      Q => trunc_ln1_reg_761(0),
      R => '0'
    );
\trunc_ln1_reg_761_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in_1(1),
      Q => trunc_ln1_reg_761(1),
      R => '0'
    );
\trunc_ln1_reg_761_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in_1(2),
      Q => trunc_ln1_reg_761(2),
      R => '0'
    );
\trunc_ln1_reg_761_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in_1(3),
      Q => trunc_ln1_reg_761(3),
      R => '0'
    );
\trunc_ln1_reg_761_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_block_pp0_stage0_subdone,
      D => p_1_in_1(4),
      Q => trunc_ln1_reg_761(4),
      R => '0'
    );
\x_fu_110_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(0),
      Q => \x_fu_110_reg_n_5_[0]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_110_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(10),
      Q => \x_fu_110_reg_n_5_[10]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_110_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(11),
      Q => \x_fu_110_reg_n_5_[11]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_110_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(12),
      Q => \x_fu_110_reg_n_5_[12]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_110_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(13),
      Q => \x_fu_110_reg_n_5_[13]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_110_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(14),
      Q => \x_fu_110_reg_n_5_[14]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_110_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(15),
      Q => \x_fu_110_reg_n_5_[15]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_110_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(16),
      Q => \x_fu_110_reg_n_5_[16]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_110_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(1),
      Q => \x_fu_110_reg_n_5_[1]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_110_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(2),
      Q => \x_fu_110_reg_n_5_[2]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_110_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(3),
      Q => \x_fu_110_reg_n_5_[3]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_110_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(4),
      Q => \x_fu_110_reg_n_5_[4]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_110_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(5),
      Q => \x_fu_110_reg_n_5_[5]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_110_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(6),
      Q => \x_fu_110_reg_n_5_[6]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_110_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(7),
      Q => \x_fu_110_reg_n_5_[7]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_110_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(8),
      Q => \x_fu_110_reg_n_5_[8]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
\x_fu_110_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => x_fu_110,
      D => x_2_fu_223_p2(9),
      Q => \x_fu_110_reg_n_5_[9]\,
      R => flow_control_loop_pipe_sequential_init_U_n_10
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S is
  port (
    bayerPhase_c1_full_n : out STD_LOGIC;
    bayerPhase_c1_empty_n : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    DebayerG_U0_bayerPhase_c1_write : in STD_LOGIC;
    DebayerRatBorBatR_U0_bayerPhase_c_write : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S is
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \addr_reg_n_5_[0]\ : STD_LOGIC;
  signal \^bayerphase_c1_empty_n\ : STD_LOGIC;
  signal \^bayerphase_c1_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__0_n_5\ : STD_LOGIC;
  signal \full_n_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__0_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__0_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal push : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2__0\ : label is "soft_lutpair382";
  attribute SOFT_HLUTNM of full_n_i_2 : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of full_n_i_3 : label is "soft_lutpair381";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__0\ : label is "soft_lutpair382";
begin
  bayerPhase_c1_empty_n <= \^bayerphase_c1_empty_n\;
  bayerPhase_c1_full_n <= \^bayerphase_c1_full_n\;
U_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg_7
     port map (
      D(15 downto 0) => D(15 downto 0),
      DebayerG_U0_bayerPhase_c1_write => DebayerG_U0_bayerPhase_c1_write,
      E(0) => push,
      \SRL_SIG_reg[0][0]_0\ => \addr_reg_n_5_[0]\,
      \SRL_SIG_reg[0][15]_0\ => \^bayerphase_c1_full_n\,
      ap_clk => ap_clk,
      if_din(15 downto 0) => if_din(15 downto 0)
    );
\addr[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F7FFF7F70800080"
    )
        port map (
      I0 => \^bayerphase_c1_full_n\,
      I1 => DebayerG_U0_bayerPhase_c1_write,
      I2 => \^bayerphase_c1_empty_n\,
      I3 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      I4 => addr15_in,
      I5 => \addr_reg_n_5_[0]\,
      O => \addr[0]_i_1__0_n_5\
    );
\addr[0]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__0_n_5\,
      Q => \addr_reg_n_5_[0]\,
      R => SR(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      I4 => \^bayerphase_c1_empty_n\,
      I5 => push,
      O => \empty_n_i_1__0_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_5\,
      Q => \^bayerphase_c1_empty_n\,
      R => SR(0)
    );
\full_n_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^bayerphase_c1_full_n\,
      O => \full_n_i_1__0_n_5\
    );
full_n_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => DebayerG_U0_bayerPhase_c1_write,
      I1 => \^bayerphase_c1_full_n\,
      I2 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      I3 => \^bayerphase_c1_empty_n\,
      O => p_9_in
    );
full_n_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0888"
    )
        port map (
      I0 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      I1 => \^bayerphase_c1_empty_n\,
      I2 => DebayerG_U0_bayerPhase_c1_write,
      I3 => \^bayerphase_c1_full_n\,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_5\,
      Q => \^bayerphase_c1_full_n\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__0_n_5\
    );
\mOutPtr[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9999699969996999"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => DebayerG_U0_bayerPhase_c1_write,
      I3 => \^bayerphase_c1_full_n\,
      I4 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      I5 => \^bayerphase_c1_empty_n\,
      O => \mOutPtr[1]_i_1__0_n_5\
    );
\mOutPtr[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7888"
    )
        port map (
      I0 => \^bayerphase_c1_full_n\,
      I1 => DebayerG_U0_bayerPhase_c1_write,
      I2 => \^bayerphase_c1_empty_n\,
      I3 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      O => \mOutPtr[2]_i_1__0_n_5\
    );
\mOutPtr[2]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1E178E178E178E1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => push,
      I4 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      I5 => \^bayerphase_c1_empty_n\,
      O => \mOutPtr[2]_i_2__0_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__0_n_5\,
      D => \mOutPtr[0]_i_1__0_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__0_n_5\,
      D => \mOutPtr[1]_i_1__0_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__0_n_5\,
      D => \mOutPtr[2]_i_2__0_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_4 is
  port (
    bayerPhase_c_empty_n : out STD_LOGIC;
    bayerPhase_c_full_n : out STD_LOGIC;
    bayerPhase_c_dout : out STD_LOGIC_VECTOR ( 15 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    push : in STD_LOGIC;
    DebayerRandBatG_U0_bayerPhase_c_read : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    DebayerRandBatG_U0_ap_start : in STD_LOGIC;
    DebayerRatBorBatR_U0_bayerPhase_c_write : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_4 : entity is "kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S";
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_4;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_4 is
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \addr_reg_n_5_[0]\ : STD_LOGIC;
  signal \^bayerphase_c_empty_n\ : STD_LOGIC;
  signal \^bayerphase_c_full_n\ : STD_LOGIC;
  signal \empty_n_i_1__2_n_5\ : STD_LOGIC;
  signal \full_n_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__2_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__2_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2__2\ : label is "soft_lutpair392";
  attribute SOFT_HLUTNM of \full_n_i_2__0\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \full_n_i_3__0\ : label is "soft_lutpair391";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__2\ : label is "soft_lutpair392";
begin
  bayerPhase_c_empty_n <= \^bayerphase_c_empty_n\;
  bayerPhase_c_full_n <= \^bayerphase_c_full_n\;
U_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_ShiftReg
     port map (
      D(15 downto 0) => D(15 downto 0),
      ap_clk => ap_clk,
      bayerPhase_c_dout(15 downto 0) => bayerPhase_c_dout(15 downto 0),
      push => push,
      \x_phase_reg_387_reg[0]\ => \addr_reg_n_5_[0]\
    );
\addr[0]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F5FDF5F60A020A0"
    )
        port map (
      I0 => push,
      I1 => DebayerRandBatG_U0_ap_start,
      I2 => \^bayerphase_c_empty_n\,
      I3 => Q(0),
      I4 => addr15_in,
      I5 => \addr_reg_n_5_[0]\,
      O => \addr[0]_i_1__2_n_5\
    );
\addr[0]_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__2_n_5\,
      Q => \addr_reg_n_5_[0]\,
      R => SR(0)
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => DebayerRandBatG_U0_bayerPhase_c_read,
      I4 => \^bayerphase_c_empty_n\,
      I5 => push,
      O => \empty_n_i_1__2_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__2_n_5\,
      Q => \^bayerphase_c_empty_n\,
      R => SR(0)
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^bayerphase_c_full_n\,
      O => \full_n_i_1__2_n_5\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08888888"
    )
        port map (
      I0 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      I1 => \^bayerphase_c_full_n\,
      I2 => Q(0),
      I3 => \^bayerphase_c_empty_n\,
      I4 => DebayerRandBatG_U0_ap_start,
      O => p_9_in
    );
\full_n_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00808080"
    )
        port map (
      I0 => Q(0),
      I1 => \^bayerphase_c_empty_n\,
      I2 => DebayerRandBatG_U0_ap_start,
      I3 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      I4 => \^bayerphase_c_full_n\,
      O => p_6_in
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_5\,
      Q => \^bayerphase_c_full_n\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__2_n_5\
    );
\mOutPtr[1]_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9969696969696969"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => push,
      I3 => Q(0),
      I4 => \^bayerphase_c_empty_n\,
      I5 => DebayerRandBatG_U0_ap_start,
      O => \mOutPtr[1]_i_1__2_n_5\
    );
\mOutPtr[2]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78888888"
    )
        port map (
      I0 => \^bayerphase_c_full_n\,
      I1 => DebayerRatBorBatR_U0_bayerPhase_c_write,
      I2 => DebayerRandBatG_U0_ap_start,
      I3 => \^bayerphase_c_empty_n\,
      I4 => Q(0),
      O => \mOutPtr[2]_i_1__2_n_5\
    );
\mOutPtr[2]_i_2__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E1E178E178E178E1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => push,
      I4 => DebayerRandBatG_U0_bayerPhase_c_read,
      I5 => \^bayerphase_c_empty_n\,
      O => \mOutPtr[2]_i_2__2_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__2_n_5\,
      D => \mOutPtr[0]_i_1__2_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__2_n_5\,
      D => \mOutPtr[1]_i_1__2_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__2_n_5\,
      D => \mOutPtr[2]_i_2__2_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_x is
  port (
    Debayer_U0_ap_start : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_idle : out STD_LOGIC;
    full_n_reg_0 : out STD_LOGIC;
    if_din : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg : in STD_LOGIC;
    int_ap_idle_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    int_ap_idle_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    Debayer_U0_ap_idle : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    int_ap_idle_reg_2 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : in STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready : in STD_LOGIC;
    ap_done_reg : in STD_LOGIC;
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    Debayer_U0_ap_ready : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 )
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_x;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_x is
  signal Block_entry_split_proc_U0_ap_continue : STD_LOGIC;
  signal \^debayer_u0_ap_start\ : STD_LOGIC;
  signal addr : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \addr[0]_i_1__3_n_5\ : STD_LOGIC;
  signal \empty_n_i_1__6_n_5\ : STD_LOGIC;
  signal \full_n2__1\ : STD_LOGIC;
  signal \full_n_i_1__6_n_5\ : STD_LOGIC;
  signal int_ap_idle_i_2_n_5 : STD_LOGIC;
  signal \mOutPtr[0]_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__5_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_1__4_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__4_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal \^push\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2__4\ : label is "soft_lutpair480";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__4\ : label is "soft_lutpair480";
begin
  Debayer_U0_ap_start <= \^debayer_u0_ap_start\;
  push <= \^push\;
U_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_x_ShiftReg
     port map (
      Block_entry_split_proc_U0_ap_continue => Block_entry_split_proc_U0_ap_continue,
      D(15 downto 0) => D(15 downto 0),
      E(0) => \^push\,
      \SRL_SIG_reg[1][0]_0\ => \SRL_SIG_reg[1][0]\,
      addr(0) => addr(0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_start => ap_start,
      if_din(15 downto 0) => if_din(15 downto 0)
    );
\addr[0]_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF87FF70007800"
    )
        port map (
      I0 => Q(0),
      I1 => \addr_reg[0]_0\(0),
      I2 => \^push\,
      I3 => \^debayer_u0_ap_start\,
      I4 => \full_n2__1\,
      I5 => addr(0),
      O => \addr[0]_i_1__3_n_5\
    );
\addr[0]_i_2__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[0]\,
      O => \full_n2__1\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__3_n_5\,
      Q => addr(0),
      R => ap_rst_n_inv
    );
ap_done_reg_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40404440"
    )
        port map (
      I0 => Block_entry_split_proc_U0_ap_continue,
      I1 => ap_rst_n,
      I2 => ap_done_reg,
      I3 => ap_start,
      I4 => \SRL_SIG_reg[1][0]\,
      O => full_n_reg_0
    );
\empty_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFEF00FF00"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[0]\,
      I3 => \^debayer_u0_ap_start\,
      I4 => Debayer_U0_ap_ready,
      I5 => \^push\,
      O => \empty_n_i_1__6_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__6_n_5\,
      Q => \^debayer_u0_ap_start\,
      R => ap_rst_n_inv
    );
\full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[0]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => Block_entry_split_proc_U0_ap_continue,
      O => \full_n_i_1__6_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_5\,
      Q => Block_entry_split_proc_U0_ap_continue,
      S => ap_rst_n_inv
    );
int_ap_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000020000000"
    )
        port map (
      I0 => int_ap_idle_i_2_n_5,
      I1 => int_ap_idle_reg,
      I2 => int_ap_idle_reg_0(0),
      I3 => int_ap_idle_reg_1(0),
      I4 => Debayer_U0_ap_idle,
      I5 => MultiPixStream2AXIvideo_U0_ap_start,
      O => ap_idle
    );
int_ap_idle_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => \^debayer_u0_ap_start\,
      I1 => int_ap_idle_reg_2(0),
      I2 => ap_start,
      I3 => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      O => int_ap_idle_i_2_n_5
    );
\mOutPtr[0]_i_1__5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__5_n_5\
    );
\mOutPtr[1]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A666666659999999"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \^push\,
      I2 => \addr_reg[0]_0\(0),
      I3 => Q(0),
      I4 => \^debayer_u0_ap_start\,
      I5 => \mOutPtr_reg_n_5_[1]\,
      O => \mOutPtr[1]_i_1__5_n_5\
    );
\mOutPtr[2]_i_1__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \^push\,
      I1 => \^debayer_u0_ap_start\,
      I2 => Q(0),
      I3 => \addr_reg[0]_0\(0),
      O => \mOutPtr[2]_i_1__4_n_5\
    );
\mOutPtr[2]_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[1]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => p_9_in,
      O => \mOutPtr[2]_i_2__4_n_5\
    );
\mOutPtr[2]_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => \^push\,
      I1 => \addr_reg[0]_0\(0),
      I2 => Q(0),
      I3 => \^debayer_u0_ap_start\,
      O => p_9_in
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__4_n_5\,
      D => \mOutPtr[0]_i_1__5_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__4_n_5\,
      D => \mOutPtr[1]_i_1__5_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \mOutPtr[2]_i_1__4_n_5\,
      D => \mOutPtr[2]_i_2__4_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S is
  port (
    imgG_empty_n : out STD_LOGIC;
    data_out_read : out STD_LOGIC;
    ram_reg_bram_1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][23]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    \addr_reg[0]_0\ : out STD_LOGIC;
    d0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    q1 : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0949_21469_ph_i_reg_474_reg[0]\ : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \addr_reg[0]_1\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    we0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S is
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1_n_5\ : STD_LOGIC;
  signal \^addr_reg[0]_0\ : STD_LOGIC;
  signal \^data_out_read\ : STD_LOGIC;
  signal empty_n_i_1_n_5 : STD_LOGIC;
  signal full_n_i_1_n_5 : STD_LOGIC;
  signal \^imgg_empty_n\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2\ : label is "soft_lutpair409";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1\ : label is "soft_lutpair409";
begin
  \addr_reg[0]_0\ <= \^addr_reg[0]_0\;
  data_out_read <= \^data_out_read\;
  imgG_empty_n <= \^imgg_empty_n\;
U_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg_6
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(15 downto 0) => Q(15 downto 0),
      \SRL_SIG_reg[0][23]_0\(15 downto 0) => \SRL_SIG_reg[0][23]\(15 downto 0),
      \SRL_SIG_reg[1][0]_0\(0) => \SRL_SIG_reg[1][0]\(0),
      ap_clk => ap_clk,
      d0(23 downto 0) => d0(23 downto 0),
      \p_0_0_0949_21469_ph_i_reg_474_reg[0]\ => \p_0_0_0949_21469_ph_i_reg_474_reg[0]\,
      q1(7 downto 0) => q1(7 downto 0),
      ram_reg_bram_1(7 downto 0) => ram_reg_bram_1(7 downto 0),
      ram_reg_bram_2 => \^addr_reg[0]_0\
    );
\addr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B777F77748880888"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]\(0),
      I1 => \^imgg_empty_n\,
      I2 => \addr_reg[0]_1\(0),
      I3 => we0,
      I4 => addr15_in,
      I5 => \^addr_reg[0]_0\,
      O => \addr[0]_i_1_n_5\
    );
\addr[0]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1_n_5\,
      Q => \^addr_reg[0]_0\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[0]\,
      I3 => \mOutPtr_reg_n_5_[1]\,
      I4 => p_6_in,
      I5 => \^imgg_empty_n\,
      O => empty_n_i_1_n_5
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_5,
      Q => \^imgg_empty_n\,
      R => SR(0)
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^data_out_read\,
      O => full_n_i_1_n_5
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_5,
      Q => \^data_out_read\,
      S => SR(0)
    );
\mOutPtr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1_n_5\
    );
\mOutPtr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => p_9_in,
      O => \mOutPtr[1]_i_1_n_5\
    );
\mOutPtr[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => p_9_in,
      O => \mOutPtr[2]_i_2_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_5 is
  port (
    imgRB_empty_n : out STD_LOGIC;
    imgRB_full_n : out STD_LOGIC;
    \addr_reg[0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \SRL_SIG_reg[1][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    d0 : out STD_LOGIC_VECTOR ( 23 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \SRL_SIG_reg[1][0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    we0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_5 : entity is "kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S";
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_5;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_5 is
  signal addr15_in : STD_LOGIC;
  signal \addr[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \^addr_reg[0]_0\ : STD_LOGIC;
  signal \empty_n_i_1__1_n_5\ : STD_LOGIC;
  signal \full_n_i_1__1_n_5\ : STD_LOGIC;
  signal \^imgrb_empty_n\ : STD_LOGIC;
  signal \^imgrb_full_n\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__1_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__1_n_5\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[0]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[1]\ : STD_LOGIC;
  signal \mOutPtr_reg_n_5_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2__1\ : label is "soft_lutpair422";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__1\ : label is "soft_lutpair423";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__1\ : label is "soft_lutpair422";
begin
  \addr_reg[0]_0\ <= \^addr_reg[0]_0\;
  imgRB_empty_n <= \^imgrb_empty_n\;
  imgRB_full_n <= \^imgrb_full_n\;
U_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_ShiftReg
     port map (
      D(23 downto 0) => D(23 downto 0),
      \SRL_SIG_reg[0][23]_0\(23 downto 0) => \SRL_SIG_reg[0][23]\(23 downto 0),
      \SRL_SIG_reg[1][0]_0\(0) => \SRL_SIG_reg[1][0]\(0),
      \SRL_SIG_reg[1][23]_0\(23 downto 0) => \SRL_SIG_reg[1][23]\(23 downto 0),
      ap_clk => ap_clk,
      d0(23 downto 0) => d0(23 downto 0),
      ram_reg_bram_2 => \^addr_reg[0]_0\
    );
\addr[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B777F77748880888"
    )
        port map (
      I0 => \SRL_SIG_reg[1][0]\(0),
      I1 => \^imgrb_empty_n\,
      I2 => Q(0),
      I3 => we0,
      I4 => addr15_in,
      I5 => \^addr_reg[0]_0\,
      O => \addr[0]_i_1__1_n_5\
    );
\addr[0]_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FD"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      O => addr15_in
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__1_n_5\,
      Q => \^addr_reg[0]_0\,
      R => SR(0)
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEFFFFFAAAAAAAA"
    )
        port map (
      I0 => p_9_in,
      I1 => \mOutPtr_reg_n_5_[2]\,
      I2 => \mOutPtr_reg_n_5_[0]\,
      I3 => \mOutPtr_reg_n_5_[1]\,
      I4 => p_6_in,
      I5 => \^imgrb_empty_n\,
      O => \empty_n_i_1__1_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_5\,
      Q => \^imgrb_empty_n\,
      R => SR(0)
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFBFFFBFF0000"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[2]\,
      I1 => \mOutPtr_reg_n_5_[0]\,
      I2 => \mOutPtr_reg_n_5_[1]\,
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^imgrb_full_n\,
      O => \full_n_i_1__1_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_5\,
      Q => \^imgrb_full_n\,
      S => SR(0)
    );
\mOutPtr[0]_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      O => \mOutPtr[0]_i_1__1_n_5\
    );
\mOutPtr[1]_i_1__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => p_9_in,
      O => \mOutPtr[1]_i_1__1_n_5\
    );
\mOutPtr[2]_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \mOutPtr_reg_n_5_[0]\,
      I1 => \mOutPtr_reg_n_5_[1]\,
      I2 => \mOutPtr_reg_n_5_[2]\,
      I3 => p_9_in,
      O => \mOutPtr[2]_i_2__1_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__1_n_5\,
      Q => \mOutPtr_reg_n_5_[0]\,
      R => SR(0)
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__1_n_5\,
      Q => \mOutPtr_reg_n_5_[1]\,
      R => SR(0)
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2__1_n_5\,
      Q => \mOutPtr_reg_n_5_[2]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x is
  port (
    imgRgb_empty_n : out STD_LOGIC;
    imgRgb_full_n : out STD_LOGIC;
    \addr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \addr_reg[0]_2\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    ap_loop_init_int : in STD_LOGIC;
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg : in STD_LOGIC;
    \p_0_0_0480_1659_fu_126_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0481_1656_fu_122_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0482_1653_fu_118_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    p_6_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    push : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \SRL_SIG_reg[0][15]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][14]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][13]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][12]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][11]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][10]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][9]\ : in STD_LOGIC;
    \SRL_SIG_reg[0][8]\ : in STD_LOGIC
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x is
  signal \addr[0]_i_1__4_n_5\ : STD_LOGIC;
  signal \addr_reg_n_5_[0]\ : STD_LOGIC;
  signal \empty_n_i_1__7_n_5\ : STD_LOGIC;
  signal \full_n2__1\ : STD_LOGIC;
  signal \full_n_i_1__7_n_5\ : STD_LOGIC;
  signal \^imgrgb_empty_n\ : STD_LOGIC;
  signal \^imgrgb_full_n\ : STD_LOGIC;
  signal imgRgb_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__6_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__5_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_3\ : label is "soft_lutpair481";
  attribute SOFT_HLUTNM of \mOutPtr[0]_i_1__6\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \mOutPtr[1]_i_1__6\ : label is "soft_lutpair482";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__5\ : label is "soft_lutpair481";
begin
  imgRgb_empty_n <= \^imgrgb_empty_n\;
  imgRgb_full_n <= \^imgrgb_full_n\;
U_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg_1
     port map (
      D(15 downto 0) => D(15 downto 0),
      \SRL_SIG_reg[0][10]_0\ => \SRL_SIG_reg[0][10]\,
      \SRL_SIG_reg[0][11]_0\ => \SRL_SIG_reg[0][11]\,
      \SRL_SIG_reg[0][12]_0\ => \SRL_SIG_reg[0][12]\,
      \SRL_SIG_reg[0][13]_0\ => \SRL_SIG_reg[0][13]\,
      \SRL_SIG_reg[0][14]_0\ => \SRL_SIG_reg[0][14]\,
      \SRL_SIG_reg[0][15]_0\ => \SRL_SIG_reg[0][15]\,
      \SRL_SIG_reg[0][8]_0\ => \SRL_SIG_reg[0][8]\,
      \SRL_SIG_reg[0][9]_0\ => \SRL_SIG_reg[0][9]\,
      \addr_reg[0]\(7 downto 0) => \addr_reg[0]_0\(7 downto 0),
      \addr_reg[0]_0\(7 downto 0) => \addr_reg[0]_1\(7 downto 0),
      \addr_reg[0]_1\(7 downto 0) => \addr_reg[0]_2\(7 downto 0),
      ap_clk => ap_clk,
      ap_loop_init_int => ap_loop_init_int,
      grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      \p_0_0_0480_1659_fu_126_reg[0]\ => \addr_reg_n_5_[0]\,
      \p_0_0_0480_1659_fu_126_reg[7]\(7 downto 0) => \p_0_0_0480_1659_fu_126_reg[7]\(7 downto 0),
      \p_0_0_0481_1656_fu_122_reg[7]\(7 downto 0) => \p_0_0_0481_1656_fu_122_reg[7]\(7 downto 0),
      \p_0_0_0482_1653_fu_118_reg[7]\(7 downto 0) => \p_0_0_0482_1653_fu_118_reg[7]\(7 downto 0),
      push => push
    );
\addr[0]_i_1__4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"770788F8"
    )
        port map (
      I0 => p_9_in,
      I1 => \^imgrgb_empty_n\,
      I2 => p_6_in,
      I3 => \full_n2__1\,
      I4 => \addr_reg_n_5_[0]\,
      O => \addr[0]_i_1__4_n_5\
    );
\addr[0]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => imgRgb_num_data_valid(2),
      I1 => imgRgb_num_data_valid(1),
      I2 => imgRgb_num_data_valid(0),
      O => \full_n2__1\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__4_n_5\,
      Q => \addr_reg_n_5_[0]\,
      R => ap_rst_n_inv
    );
\empty_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFF0000"
    )
        port map (
      I0 => imgRgb_num_data_valid(2),
      I1 => imgRgb_num_data_valid(1),
      I2 => imgRgb_num_data_valid(0),
      I3 => p_6_in,
      I4 => p_9_in,
      I5 => \^imgrgb_empty_n\,
      O => \empty_n_i_1__7_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__7_n_5\,
      Q => \^imgrgb_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => imgRgb_num_data_valid(2),
      I1 => imgRgb_num_data_valid(1),
      I2 => imgRgb_num_data_valid(0),
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^imgrgb_full_n\,
      O => \full_n_i_1__7_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_5\,
      Q => \^imgrgb_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgRgb_num_data_valid(0),
      O => \mOutPtr[0]_i_1__6_n_5\
    );
\mOutPtr[1]_i_1__6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => imgRgb_num_data_valid(0),
      I1 => p_9_in,
      I2 => imgRgb_num_data_valid(1),
      O => \mOutPtr[1]_i_1__6_n_5\
    );
\mOutPtr[2]_i_2__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => imgRgb_num_data_valid(1),
      I1 => imgRgb_num_data_valid(0),
      I2 => imgRgb_num_data_valid(2),
      I3 => p_9_in,
      O => \mOutPtr[2]_i_2__5_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__6_n_5\,
      Q => imgRgb_num_data_valid(0),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__6_n_5\,
      Q => imgRgb_num_data_valid(1),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2__5_n_5\,
      Q => imgRgb_num_data_valid(2),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_0 is
  port (
    imgUnzip_empty_n : out STD_LOGIC;
    imgUnzip_full_n : out STD_LOGIC;
    \SRL_SIG_reg[1][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \addr_reg[0]_0\ : out STD_LOGIC;
    \SRL_SIG_reg[0][23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    push : in STD_LOGIC;
    \addr_reg[0]_1\ : in STD_LOGIC;
    \addr_reg[0]_2\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_in : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_0 : entity is "kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x";
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_0;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_0 is
  signal \addr[0]_i_1__5_n_5\ : STD_LOGIC;
  signal \^addr_reg[0]_0\ : STD_LOGIC;
  signal \empty_n_i_1__9_n_5\ : STD_LOGIC;
  signal \full_n2__1\ : STD_LOGIC;
  signal \full_n_i_1__9_n_5\ : STD_LOGIC;
  signal \^imgunzip_empty_n\ : STD_LOGIC;
  signal \^imgunzip_full_n\ : STD_LOGIC;
  signal imgUnzip_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \mOutPtr[0]_i_1__7_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__9_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__6_n_5\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \addr[0]_i_2__5\ : label is "soft_lutpair495";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_2__6\ : label is "soft_lutpair495";
begin
  \addr_reg[0]_0\ <= \^addr_reg[0]_0\;
  imgUnzip_empty_n <= \^imgunzip_empty_n\;
  imgUnzip_full_n <= \^imgunzip_full_n\;
U_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_ShiftReg
     port map (
      D(23 downto 0) => D(23 downto 0),
      Q(23 downto 0) => Q(23 downto 0),
      \SRL_SIG_reg[0][23]_0\(23 downto 0) => \SRL_SIG_reg[0][23]\(23 downto 0),
      \SRL_SIG_reg[1][23]_0\(23 downto 0) => \SRL_SIG_reg[1][23]\(23 downto 0),
      ap_clk => ap_clk,
      \data_p2_reg[0]\ => \^addr_reg[0]_0\,
      push => push
    );
\addr[0]_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8FFF87FF70007800"
    )
        port map (
      I0 => \addr_reg[0]_2\(0),
      I1 => \addr_reg[0]_1\,
      I2 => push,
      I3 => \^imgunzip_empty_n\,
      I4 => \full_n2__1\,
      I5 => \^addr_reg[0]_0\,
      O => \addr[0]_i_1__5_n_5\
    );
\addr[0]_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"10"
    )
        port map (
      I0 => imgUnzip_num_data_valid(2),
      I1 => imgUnzip_num_data_valid(1),
      I2 => imgUnzip_num_data_valid(0),
      O => \full_n2__1\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \addr[0]_i_1__5_n_5\,
      Q => \^addr_reg[0]_0\,
      R => ap_rst_n_inv
    );
\empty_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFF0000"
    )
        port map (
      I0 => imgUnzip_num_data_valid(2),
      I1 => imgUnzip_num_data_valid(1),
      I2 => imgUnzip_num_data_valid(0),
      I3 => p_6_in,
      I4 => p_9_in,
      I5 => \^imgunzip_empty_n\,
      O => \empty_n_i_1__9_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__9_n_5\,
      Q => \^imgunzip_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"EFFFEFFFEFFF0000"
    )
        port map (
      I0 => imgUnzip_num_data_valid(2),
      I1 => imgUnzip_num_data_valid(1),
      I2 => imgUnzip_num_data_valid(0),
      I3 => p_9_in,
      I4 => p_6_in,
      I5 => \^imgunzip_full_n\,
      O => \full_n_i_1__9_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__9_n_5\,
      Q => \^imgunzip_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => imgUnzip_num_data_valid(0),
      O => \mOutPtr[0]_i_1__7_n_5\
    );
\mOutPtr[1]_i_1__9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"A666666659999999"
    )
        port map (
      I0 => imgUnzip_num_data_valid(0),
      I1 => push,
      I2 => \addr_reg[0]_1\,
      I3 => \^imgunzip_empty_n\,
      I4 => \addr_reg[0]_2\(0),
      I5 => imgUnzip_num_data_valid(1),
      O => \mOutPtr[1]_i_1__9_n_5\
    );
\mOutPtr[2]_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => imgUnzip_num_data_valid(1),
      I1 => imgUnzip_num_data_valid(0),
      I2 => imgUnzip_num_data_valid(2),
      I3 => p_9_in,
      O => \mOutPtr[2]_i_2__6_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__7_n_5\,
      Q => imgUnzip_num_data_valid(0),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__9_n_5\,
      Q => imgUnzip_num_data_valid(1),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2__6_n_5\,
      Q => imgUnzip_num_data_valid(2),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w8_d3_S is
  port (
    imgBayer_empty_n : out STD_LOGIC;
    imgBayer_full_n : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \out\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    p_6_in : in STD_LOGIC;
    p_9_in : in STD_LOGIC;
    push : in STD_LOGIC;
    \mOutPtr_reg[1]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \mOutPtr_reg[1]_1\ : in STD_LOGIC;
    \in\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w8_d3_S;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w8_d3_S is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal addr : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \addr[0]_i_1__6_n_5\ : STD_LOGIC;
  signal \addr[1]_i_1_n_5\ : STD_LOGIC;
  signal \addr[1]_i_2_n_5\ : STD_LOGIC;
  signal \empty_n_i_1__5_n_5\ : STD_LOGIC;
  signal \full_n_i_1__5_n_5\ : STD_LOGIC;
  signal \^imgbayer_empty_n\ : STD_LOGIC;
  signal \^imgbayer_full_n\ : STD_LOGIC;
  signal \mOutPtr[0]_i_1__8_n_5\ : STD_LOGIC;
  signal \mOutPtr[1]_i_1__10_n_5\ : STD_LOGIC;
  signal \mOutPtr[2]_i_2__3_n_5\ : STD_LOGIC;
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  imgBayer_empty_n <= \^imgbayer_empty_n\;
  imgBayer_full_n <= \^imgbayer_full_n\;
U_kria_starter_kit_v_demosaic_0_0_fifo_w8_d3_S_ShiftReg: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w8_d3_S_ShiftReg
     port map (
      Q(1 downto 0) => addr(1 downto 0),
      ap_clk => ap_clk,
      \in\(7 downto 0) => \in\(7 downto 0),
      \out\(7 downto 0) => \out\(7 downto 0),
      push => push
    );
\addr[0]_i_1__6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => addr(0),
      O => \addr[0]_i_1__6_n_5\
    );
\addr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEF00EF00EF00"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => p_6_in,
      I4 => \^imgbayer_empty_n\,
      I5 => p_9_in,
      O => \addr[1]_i_1_n_5\
    );
\addr[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFFA200A2005DFF"
    )
        port map (
      I0 => push,
      I1 => \mOutPtr_reg[1]_0\(0),
      I2 => \mOutPtr_reg[1]_1\,
      I3 => \^imgbayer_empty_n\,
      I4 => addr(0),
      I5 => addr(1),
      O => \addr[1]_i_2_n_5\
    );
\addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1]_i_1_n_5\,
      D => \addr[0]_i_1__6_n_5\,
      Q => addr(0),
      R => ap_rst_n_inv
    );
\addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \addr[1]_i_1_n_5\,
      D => \addr[1]_i_2_n_5\,
      Q => addr(1),
      R => ap_rst_n_inv
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFFFFFF0000"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(1),
      I2 => \^q\(0),
      I3 => p_6_in,
      I4 => p_9_in,
      I5 => \^imgbayer_empty_n\,
      O => \empty_n_i_1__5_n_5\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__5_n_5\,
      Q => \^imgbayer_empty_n\,
      R => ap_rst_n_inv
    );
\full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFBFFFBF0000"
    )
        port map (
      I0 => \^q\(0),
      I1 => p_9_in,
      I2 => \^q\(1),
      I3 => \^q\(2),
      I4 => p_6_in,
      I5 => \^imgbayer_full_n\,
      O => \full_n_i_1__5_n_5\
    );
full_n_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_5\,
      Q => \^imgbayer_full_n\,
      S => ap_rst_n_inv
    );
\mOutPtr[0]_i_1__8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \mOutPtr[0]_i_1__8_n_5\
    );
\mOutPtr[1]_i_1__10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D55A2AAA2AA5D55"
    )
        port map (
      I0 => push,
      I1 => \mOutPtr_reg[1]_0\(0),
      I2 => \mOutPtr_reg[1]_1\,
      I3 => \^imgbayer_empty_n\,
      I4 => \^q\(0),
      I5 => \^q\(1),
      O => \mOutPtr[1]_i_1__10_n_5\
    );
\mOutPtr[2]_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^q\(1),
      I2 => \^q\(2),
      I3 => p_9_in,
      O => \mOutPtr[2]_i_2__3_n_5\
    );
\mOutPtr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[0]_i_1__8_n_5\,
      Q => \^q\(0),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[1]_i_1__10_n_5\,
      Q => \^q\(1),
      R => ap_rst_n_inv
    );
\mOutPtr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mOutPtr[2]_i_2__3_n_5\,
      Q => \^q\(2),
      R => ap_rst_n_inv
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1 is
  port (
    P : out STD_LOGIC_VECTOR ( 22 downto 0 );
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 21 downto 0 );
    \add_ln504_2_reg_4421_reg[23]\ : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1 is
begin
kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0_17
     port map (
      B(11 downto 0) => B(11 downto 0),
      DSP_ALU_INST(9 downto 0) => DSP_ALU_INST(9 downto 0),
      DSP_ALU_INST_0(21 downto 0) => DSP_ALU_INST_0(21 downto 0),
      P(22 downto 0) => P(22 downto 0),
      S(0) => S(0),
      \add_ln504_2_reg_4421_reg[23]\(0) => \add_ln504_2_reg_4421_reg[23]\(0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_16 is
  port (
    P : out STD_LOGIC_VECTOR ( 22 downto 0 );
    ap_clk : in STD_LOGIC;
    B : in STD_LOGIC_VECTOR ( 11 downto 0 );
    DSP_ALU_INST : in STD_LOGIC_VECTOR ( 9 downto 0 );
    DSP_ALU_INST_0 : in STD_LOGIC_VECTOR ( 21 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_16 : entity is "kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1";
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_16;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_16 is
begin
kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_DSP48_0
     port map (
      B(11 downto 0) => B(11 downto 0),
      DSP_ALU_INST(9 downto 0) => DSP_ALU_INST(9 downto 0),
      DSP_ALU_INST_0(21 downto 0) => DSP_ALU_INST_0(21 downto 0),
      P(22 downto 0) => P(22 downto 0),
      ap_clk => ap_clk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer is
  port (
    ack_in_t_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    ap_sync_AXIvideo2MultiBayer_U0_ap_ready : out STD_LOGIC;
    ap_sync_ready : out STD_LOGIC;
    \axi_data_fu_84_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    imgBayer_full_n : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_done_reg : in STD_LOGIC;
    int_ap_start_reg : in STD_LOGIC;
    \trunc_ln146_reg_335_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \trunc_ln145_reg_330_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal and_ln188_reg_369 : STD_LOGIC;
  signal \and_ln188_reg_369[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[5]_i_7_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_5_[6]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state5 : STD_LOGIC;
  signal ap_CS_fsm_state6 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 2 to 2 );
  signal ap_NS_fsm14_out : STD_LOGIC;
  signal \ap_NS_fsm__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal axi_data_2_fu_78 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \axi_data_2_fu_781__0\ : STD_LOGIC;
  signal axi_last_2_reg_126 : STD_LOGIC;
  signal axi_last_4_loc_fu_86 : STD_LOGIC;
  signal cmp10241_fu_233_p2 : STD_LOGIC;
  signal cmp10241_reg_353 : STD_LOGIC;
  signal cols_reg_345 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal d_read_reg_22 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\ : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_10 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_11 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_10 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_9 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_11 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_12 : STD_LOGIC;
  signal grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_7 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_220_ap_ce : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_10 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_11 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_12 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_13 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_14 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_15 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_16 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_17 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_6 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_7 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_8 : STD_LOGIC;
  signal grp_reg_unsigned_short_s_fu_225_n_9 : STD_LOGIC;
  signal i_4_fu_253_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_4_fu_253_p2_carry__0_n_11\ : STD_LOGIC;
  signal \i_4_fu_253_p2_carry__0_n_12\ : STD_LOGIC;
  signal i_4_fu_253_p2_carry_n_10 : STD_LOGIC;
  signal i_4_fu_253_p2_carry_n_11 : STD_LOGIC;
  signal i_4_fu_253_p2_carry_n_12 : STD_LOGIC;
  signal i_4_fu_253_p2_carry_n_5 : STD_LOGIC;
  signal i_4_fu_253_p2_carry_n_6 : STD_LOGIC;
  signal i_4_fu_253_p2_carry_n_7 : STD_LOGIC;
  signal i_4_fu_253_p2_carry_n_8 : STD_LOGIC;
  signal i_4_fu_253_p2_carry_n_9 : STD_LOGIC;
  signal i_fu_82_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \icmp_ln163_fu_248_p2__22\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_1_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal regslice_both_s_axis_video_V_data_V_U_n_15 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_16 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_17 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_18 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_19 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_20 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_21 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_data_V_U_n_22 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_last_V_U_n_6 : STD_LOGIC;
  signal regslice_both_s_axis_video_V_user_V_U_n_5 : STD_LOGIC;
  signal rows_reg_340 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal s_axis_video_TLAST_int_regslice : STD_LOGIC;
  signal \s_axis_video_TREADY_int_regslice__1\ : STD_LOGIC;
  signal s_axis_video_TVALID_int_regslice : STD_LOGIC;
  signal select_ln188_reg_380 : STD_LOGIC;
  signal \sof_reg_114[0]_i_1_n_5\ : STD_LOGIC;
  signal \sof_reg_114_reg_n_5_[0]\ : STD_LOGIC;
  signal trunc_ln145_reg_330 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal trunc_ln146_reg_335 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal xor_ln188_fu_239_p2 : STD_LOGIC;
  signal xor_ln188_reg_358 : STD_LOGIC;
  signal \NLW_i_4_fu_253_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_i_4_fu_253_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1__3\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \ap_CS_fsm[5]_i_3\ : label is "soft_lutpair13";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute SOFT_HLUTNM of ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_i_2 : label is "soft_lutpair14";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of i_4_fu_253_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \i_4_fu_253_p2_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \i_fu_82[0]_i_1\ : label is "soft_lutpair13";
begin
  Q(0) <= \^q\(0);
\and_ln188_reg_369[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => xor_ln188_reg_358,
      I1 => \sof_reg_114_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state5,
      I3 => and_ln188_reg_369,
      O => \and_ln188_reg_369[0]_i_1_n_5\
    );
\and_ln188_reg_369_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \and_ln188_reg_369[0]_i_1_n_5\,
      Q => and_ln188_reg_369,
      R => '0'
    );
\ap_CS_fsm[0]_i_1__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F8F888F8"
    )
        port map (
      I0 => \icmp_ln163_fu_248_p2__22\,
      I1 => ap_CS_fsm_state5,
      I2 => \^q\(0),
      I3 => ap_start,
      I4 => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      O => \ap_NS_fsm__0\(0)
    );
\ap_CS_fsm[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => ap_CS_fsm_state10,
      O => \ap_NS_fsm__0\(4)
    );
\ap_CS_fsm[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => i_fu_82_reg(5),
      I1 => rows_reg_340(5),
      I2 => i_fu_82_reg(2),
      I3 => rows_reg_340(2),
      I4 => \ap_CS_fsm[5]_i_3_n_5\,
      I5 => \ap_CS_fsm[5]_i_4_n_5\,
      O => \icmp_ln163_fu_248_p2__22\
    );
\ap_CS_fsm[5]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => rows_reg_340(0),
      I1 => i_fu_82_reg(0),
      I2 => rows_reg_340(1),
      I3 => i_fu_82_reg(1),
      I4 => \ap_CS_fsm[5]_i_5_n_5\,
      O => \ap_CS_fsm[5]_i_3_n_5\
    );
\ap_CS_fsm[5]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \ap_CS_fsm[5]_i_6_n_5\,
      I1 => i_fu_82_reg(7),
      I2 => rows_reg_340(7),
      I3 => i_fu_82_reg(6),
      I4 => rows_reg_340(6),
      I5 => \ap_CS_fsm[5]_i_7_n_5\,
      O => \ap_CS_fsm[5]_i_4_n_5\
    );
\ap_CS_fsm[5]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => i_fu_82_reg(4),
      I1 => rows_reg_340(4),
      I2 => i_fu_82_reg(3),
      I3 => rows_reg_340(3),
      O => \ap_CS_fsm[5]_i_5_n_5\
    );
\ap_CS_fsm[5]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => i_fu_82_reg(10),
      I1 => rows_reg_340(10),
      I2 => i_fu_82_reg(9),
      I3 => rows_reg_340(9),
      O => \ap_CS_fsm[5]_i_6_n_5\
    );
\ap_CS_fsm[5]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => i_fu_82_reg(11),
      I1 => rows_reg_340(11),
      I2 => i_fu_82_reg(8),
      I3 => rows_reg_340(8),
      O => \ap_CS_fsm[5]_i_7_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(0),
      Q => \^q\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => D(0),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(4),
      Q => ap_CS_fsm_state5,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(5),
      Q => ap_CS_fsm_state6,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(6),
      Q => \ap_CS_fsm_reg_n_5_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_5_[6]\,
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_NS_fsm__0\(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => \icmp_ln163_fu_248_p2__22\,
      I1 => ap_CS_fsm_state5,
      I2 => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      O => ap_sync_AXIvideo2MultiBayer_U0_ap_ready
    );
\axi_data_2_fu_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6,
      D => p_1_in(0),
      Q => axi_data_2_fu_78(0),
      R => '0'
    );
\axi_data_2_fu_78_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6,
      D => p_1_in(1),
      Q => axi_data_2_fu_78(1),
      R => '0'
    );
\axi_data_2_fu_78_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6,
      D => p_1_in(2),
      Q => axi_data_2_fu_78(2),
      R => '0'
    );
\axi_data_2_fu_78_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6,
      D => p_1_in(3),
      Q => axi_data_2_fu_78(3),
      R => '0'
    );
\axi_data_2_fu_78_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6,
      D => p_1_in(4),
      Q => axi_data_2_fu_78(4),
      R => '0'
    );
\axi_data_2_fu_78_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6,
      D => p_1_in(5),
      Q => axi_data_2_fu_78(5),
      R => '0'
    );
\axi_data_2_fu_78_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6,
      D => p_1_in(6),
      Q => axi_data_2_fu_78(6),
      R => '0'
    );
\axi_data_2_fu_78_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6,
      D => p_1_in(7),
      Q => axi_data_2_fu_78(7),
      R => '0'
    );
\axi_last_2_reg_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_9,
      Q => axi_last_2_reg_126,
      R => '0'
    );
\axi_last_4_loc_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_10,
      Q => axi_last_4_loc_fu_86,
      R => '0'
    );
\cmp10241_reg_353_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => cmp10241_fu_233_p2,
      Q => cmp10241_reg_353,
      R => '0'
    );
\cols_reg_345_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_17,
      Q => cols_reg_345(0),
      R => '0'
    );
\cols_reg_345_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_7,
      Q => cols_reg_345(10),
      R => '0'
    );
\cols_reg_345_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_6,
      Q => cols_reg_345(11),
      R => '0'
    );
\cols_reg_345_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_16,
      Q => cols_reg_345(1),
      R => '0'
    );
\cols_reg_345_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_15,
      Q => cols_reg_345(2),
      R => '0'
    );
\cols_reg_345_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_14,
      Q => cols_reg_345(3),
      R => '0'
    );
\cols_reg_345_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_13,
      Q => cols_reg_345(4),
      R => '0'
    );
\cols_reg_345_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_12,
      Q => cols_reg_345(5),
      R => '0'
    );
\cols_reg_345_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_11,
      Q => cols_reg_345(6),
      R => '0'
    );
\cols_reg_345_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_10,
      Q => cols_reg_345(7),
      R => '0'
    );
\cols_reg_345_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_9,
      Q => cols_reg_345(8),
      R => '0'
    );
\cols_reg_345_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => grp_reg_unsigned_short_s_fu_225_n_8,
      Q => cols_reg_345(9),
      R => '0'
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol
     port map (
      D(1 downto 0) => \ap_NS_fsm__0\(9 downto 8),
      Q(3) => ap_CS_fsm_state9,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[5]\ => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6,
      ap_clk => ap_clk,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_loop_init_int_reg(0) => s_axis_video_TVALID_int_regslice,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_2_fu_781__0\ => \axi_data_2_fu_781__0\,
      axi_last_4_loc_fu_86 => axi_last_4_loc_fu_86,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_11,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY,
      grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      select_ln188_reg_380 => select_ln188_reg_380,
      \select_ln188_reg_380_reg[0]\ => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_10
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_11,
      Q => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start
     port map (
      D(1) => \ap_NS_fsm__0\(3),
      D(0) => ap_NS_fsm(2),
      E(0) => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_6,
      Q(0) => s_axis_video_TVALID_int_regslice,
      \ap_CS_fsm_reg[1]\ => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_10,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_2_fu_781__0\ => \axi_data_2_fu_781__0\,
      axi_last_2_reg_126 => axi_last_2_reg_126,
      \axi_last_2_reg_126_reg[0]\(3) => ap_CS_fsm_state10,
      \axi_last_2_reg_126_reg[0]\(2) => ap_CS_fsm_state4,
      \axi_last_2_reg_126_reg[0]\(1) => ap_CS_fsm_state3,
      \axi_last_2_reg_126_reg[0]\(0) => ap_CS_fsm_state2,
      axi_last_4_loc_fu_86 => axi_last_4_loc_fu_86,
      \axi_last_4_loc_fu_86_reg[0]\ => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_9,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg(0) => grp_reg_unsigned_short_s_fu_220_ap_ce,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_s_axis_video_TREADY,
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      \sof_reg_79_reg[0]_0\ => regslice_both_s_axis_video_V_user_V_U_n_5
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_n_10,
      Q => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_start_fu_136_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer_Pipeline_loop_width
     port map (
      D(1 downto 0) => \ap_NS_fsm__0\(6 downto 5),
      Q(3) => ap_CS_fsm_state9,
      Q(2) => ap_CS_fsm_state8,
      Q(1) => ap_CS_fsm_state6,
      Q(0) => ap_CS_fsm_state5,
      \ap_CS_fsm_reg[8]\(7 downto 0) => p_1_in(7 downto 0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0(0) => s_axis_video_TVALID_int_regslice,
      ap_loop_init_int => \flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_2_fu_78_reg[7]\(7) => regslice_both_s_axis_video_V_data_V_U_n_15,
      \axi_data_2_fu_78_reg[7]\(6) => regslice_both_s_axis_video_V_data_V_U_n_16,
      \axi_data_2_fu_78_reg[7]\(5) => regslice_both_s_axis_video_V_data_V_U_n_17,
      \axi_data_2_fu_78_reg[7]\(4) => regslice_both_s_axis_video_V_data_V_U_n_18,
      \axi_data_2_fu_78_reg[7]\(3) => regslice_both_s_axis_video_V_data_V_U_n_19,
      \axi_data_2_fu_78_reg[7]\(2) => regslice_both_s_axis_video_V_data_V_U_n_20,
      \axi_data_2_fu_78_reg[7]\(1) => regslice_both_s_axis_video_V_data_V_U_n_21,
      \axi_data_2_fu_78_reg[7]\(0) => regslice_both_s_axis_video_V_data_V_U_n_22,
      \axi_data_fu_84_reg[7]_0\(7 downto 0) => \axi_data_fu_84_reg[7]\(7 downto 0),
      \axi_data_fu_84_reg[7]_1\(7 downto 0) => p_0_in(7 downto 0),
      axi_last_2_reg_126 => axi_last_2_reg_126,
      \axi_last_fu_88_reg[0]_0\ => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_7,
      \axi_last_fu_88_reg[0]_1\ => regslice_both_s_axis_video_V_last_V_U_n_6,
      \axi_last_fu_88_reg[0]_2\ => \sof_reg_114_reg_n_5_[0]\,
      cmp10241_reg_353 => cmp10241_reg_353,
      \data_p1_reg[0]\ => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_n_6,
      \eol_reg_155_reg[0]_0\ => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_11,
      grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_wait_for_eol_fu_184_ap_start_reg,
      grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_12,
      grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_eol_out,
      \icmp_ln163_fu_248_p2__22\ => \icmp_ln163_fu_248_p2__22\,
      \icmp_ln166_reg_269[0]_i_2\(11 downto 0) => cols_reg_345(11 downto 0),
      imgBayer_full_n => imgBayer_full_n,
      push => push,
      \s_axis_video_TREADY_int_regslice__1\ => \s_axis_video_TREADY_int_regslice__1\,
      select_ln188_reg_380 => select_ln188_reg_380
    );
grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_12,
      Q => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg,
      R => ap_rst_n_inv
    );
grp_reg_unsigned_short_s_fu_220: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_reg_unsigned_short_s
     port map (
      E(0) => grp_reg_unsigned_short_s_fu_220_ap_ce,
      Q(11 downto 0) => d_read_reg_22(11 downto 0),
      ap_clk => ap_clk,
      \d_read_reg_22_reg[11]_0\(11 downto 0) => trunc_ln145_reg_330(11 downto 0)
    );
grp_reg_unsigned_short_s_fu_225: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_reg_unsigned_short_s_18
     port map (
      E(0) => grp_reg_unsigned_short_s_fu_220_ap_ce,
      Q(11) => grp_reg_unsigned_short_s_fu_225_n_6,
      Q(10) => grp_reg_unsigned_short_s_fu_225_n_7,
      Q(9) => grp_reg_unsigned_short_s_fu_225_n_8,
      Q(8) => grp_reg_unsigned_short_s_fu_225_n_9,
      Q(7) => grp_reg_unsigned_short_s_fu_225_n_10,
      Q(6) => grp_reg_unsigned_short_s_fu_225_n_11,
      Q(5) => grp_reg_unsigned_short_s_fu_225_n_12,
      Q(4) => grp_reg_unsigned_short_s_fu_225_n_13,
      Q(3) => grp_reg_unsigned_short_s_fu_225_n_14,
      Q(2) => grp_reg_unsigned_short_s_fu_225_n_15,
      Q(1) => grp_reg_unsigned_short_s_fu_225_n_16,
      Q(0) => grp_reg_unsigned_short_s_fu_225_n_17,
      ap_clk => ap_clk,
      cmp10241_fu_233_p2 => cmp10241_fu_233_p2,
      \d_read_reg_22_reg[11]_0\(11 downto 0) => trunc_ln146_reg_335(11 downto 0),
      xor_ln188_fu_239_p2 => xor_ln188_fu_239_p2
    );
i_4_fu_253_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => i_fu_82_reg(0),
      CI_TOP => '0',
      CO(7) => i_4_fu_253_p2_carry_n_5,
      CO(6) => i_4_fu_253_p2_carry_n_6,
      CO(5) => i_4_fu_253_p2_carry_n_7,
      CO(4) => i_4_fu_253_p2_carry_n_8,
      CO(3) => i_4_fu_253_p2_carry_n_9,
      CO(2) => i_4_fu_253_p2_carry_n_10,
      CO(1) => i_4_fu_253_p2_carry_n_11,
      CO(0) => i_4_fu_253_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => i_4_fu_253_p2(8 downto 1),
      S(7 downto 0) => i_fu_82_reg(8 downto 1)
    );
\i_4_fu_253_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => i_4_fu_253_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_i_4_fu_253_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \i_4_fu_253_p2_carry__0_n_11\,
      CO(0) => \i_4_fu_253_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_i_4_fu_253_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => i_4_fu_253_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => i_fu_82_reg(11 downto 9)
    );
\i_fu_82[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_82_reg(0),
      O => i_4_fu_253_p2(0)
    );
\i_fu_82[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state5,
      I1 => \icmp_ln163_fu_248_p2__22\,
      O => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0
    );
\i_fu_82_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(0),
      Q => i_fu_82_reg(0),
      R => ap_NS_fsm14_out
    );
\i_fu_82_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(10),
      Q => i_fu_82_reg(10),
      R => ap_NS_fsm14_out
    );
\i_fu_82_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(11),
      Q => i_fu_82_reg(11),
      R => ap_NS_fsm14_out
    );
\i_fu_82_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(1),
      Q => i_fu_82_reg(1),
      R => ap_NS_fsm14_out
    );
\i_fu_82_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(2),
      Q => i_fu_82_reg(2),
      R => ap_NS_fsm14_out
    );
\i_fu_82_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(3),
      Q => i_fu_82_reg(3),
      R => ap_NS_fsm14_out
    );
\i_fu_82_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(4),
      Q => i_fu_82_reg(4),
      R => ap_NS_fsm14_out
    );
\i_fu_82_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(5),
      Q => i_fu_82_reg(5),
      R => ap_NS_fsm14_out
    );
\i_fu_82_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(6),
      Q => i_fu_82_reg(6),
      R => ap_NS_fsm14_out
    );
\i_fu_82_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(7),
      Q => i_fu_82_reg(7),
      R => ap_NS_fsm14_out
    );
\i_fu_82_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(8),
      Q => i_fu_82_reg(8),
      R => ap_NS_fsm14_out
    );
\i_fu_82_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_ap_start_reg0,
      D => i_4_fu_253_p2(9),
      Q => i_fu_82_reg(9),
      R => ap_NS_fsm14_out
    );
int_ap_start_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF0F0088880800"
    )
        port map (
      I0 => \icmp_ln163_fu_248_p2__22\,
      I1 => ap_CS_fsm_state5,
      I2 => ap_done_reg,
      I3 => ap_start,
      I4 => int_ap_start_reg,
      I5 => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      O => ap_sync_ready
    );
regslice_both_s_axis_video_V_data_V_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both
     port map (
      Q(0) => s_axis_video_TVALID_int_regslice,
      ack_in_t_reg_0 => ack_in_t_reg,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_data_fu_84_reg[0]\ => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_7,
      \axi_data_fu_84_reg[7]\(7 downto 0) => axi_data_2_fu_78(7 downto 0),
      \data_p1_reg[7]_0\(7 downto 0) => p_0_in(7 downto 0),
      \data_p1_reg[7]_1\(7) => regslice_both_s_axis_video_V_data_V_U_n_15,
      \data_p1_reg[7]_1\(6) => regslice_both_s_axis_video_V_data_V_U_n_16,
      \data_p1_reg[7]_1\(5) => regslice_both_s_axis_video_V_data_V_U_n_17,
      \data_p1_reg[7]_1\(4) => regslice_both_s_axis_video_V_data_V_U_n_18,
      \data_p1_reg[7]_1\(3) => regslice_both_s_axis_video_V_data_V_U_n_19,
      \data_p1_reg[7]_1\(2) => regslice_both_s_axis_video_V_data_V_U_n_20,
      \data_p1_reg[7]_1\(1) => regslice_both_s_axis_video_V_data_V_U_n_21,
      \data_p1_reg[7]_1\(0) => regslice_both_s_axis_video_V_data_V_U_n_22,
      s_axis_video_TDATA(7 downto 0) => s_axis_video_TDATA(7 downto 0),
      \s_axis_video_TREADY_int_regslice__1\ => \s_axis_video_TREADY_int_regslice__1\,
      s_axis_video_TVALID => s_axis_video_TVALID
    );
regslice_both_s_axis_video_V_last_V_U: entity work.\kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_19\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      axi_last_2_reg_126 => axi_last_2_reg_126,
      \axi_last_fu_88_reg[0]\ => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_7,
      \data_p1_reg[0]_0\ => regslice_both_s_axis_video_V_last_V_U_n_6,
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TLAST_int_regslice => s_axis_video_TLAST_int_regslice,
      \s_axis_video_TREADY_int_regslice__1\ => \s_axis_video_TREADY_int_regslice__1\,
      s_axis_video_TVALID => s_axis_video_TVALID
    );
regslice_both_s_axis_video_V_user_V_U: entity work.\kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_20\
     port map (
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[0]_0\ => regslice_both_s_axis_video_V_user_V_U_n_5,
      \s_axis_video_TREADY_int_regslice__1\ => \s_axis_video_TREADY_int_regslice__1\,
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID
    );
\rows_reg_340_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(0),
      Q => rows_reg_340(0),
      R => '0'
    );
\rows_reg_340_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(10),
      Q => rows_reg_340(10),
      R => '0'
    );
\rows_reg_340_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(11),
      Q => rows_reg_340(11),
      R => '0'
    );
\rows_reg_340_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(1),
      Q => rows_reg_340(1),
      R => '0'
    );
\rows_reg_340_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(2),
      Q => rows_reg_340(2),
      R => '0'
    );
\rows_reg_340_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(3),
      Q => rows_reg_340(3),
      R => '0'
    );
\rows_reg_340_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(4),
      Q => rows_reg_340(4),
      R => '0'
    );
\rows_reg_340_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(5),
      Q => rows_reg_340(5),
      R => '0'
    );
\rows_reg_340_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(6),
      Q => rows_reg_340(6),
      R => '0'
    );
\rows_reg_340_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(7),
      Q => rows_reg_340(7),
      R => '0'
    );
\rows_reg_340_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(8),
      Q => rows_reg_340(8),
      R => '0'
    );
\rows_reg_340_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => d_read_reg_22(9),
      Q => rows_reg_340(9),
      R => '0'
    );
\select_ln188_reg_380_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_AXIvideo2MultiBayer_Pipeline_loop_width_fu_156_n_11,
      Q => select_ln188_reg_380,
      R => '0'
    );
\sof_reg_114[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FE0E"
    )
        port map (
      I0 => ap_CS_fsm_state4,
      I1 => \sof_reg_114_reg_n_5_[0]\,
      I2 => ap_CS_fsm_state10,
      I3 => and_ln188_reg_369,
      O => \sof_reg_114[0]_i_1_n_5\
    );
\sof_reg_114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sof_reg_114[0]_i_1_n_5\,
      Q => \sof_reg_114_reg_n_5_[0]\,
      R => '0'
    );
\trunc_ln145_reg_330_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln145_reg_330_reg[11]_0\(0),
      Q => trunc_ln145_reg_330(0),
      R => '0'
    );
\trunc_ln145_reg_330_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln145_reg_330_reg[11]_0\(10),
      Q => trunc_ln145_reg_330(10),
      R => '0'
    );
\trunc_ln145_reg_330_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln145_reg_330_reg[11]_0\(11),
      Q => trunc_ln145_reg_330(11),
      R => '0'
    );
\trunc_ln145_reg_330_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln145_reg_330_reg[11]_0\(1),
      Q => trunc_ln145_reg_330(1),
      R => '0'
    );
\trunc_ln145_reg_330_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln145_reg_330_reg[11]_0\(2),
      Q => trunc_ln145_reg_330(2),
      R => '0'
    );
\trunc_ln145_reg_330_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln145_reg_330_reg[11]_0\(3),
      Q => trunc_ln145_reg_330(3),
      R => '0'
    );
\trunc_ln145_reg_330_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln145_reg_330_reg[11]_0\(4),
      Q => trunc_ln145_reg_330(4),
      R => '0'
    );
\trunc_ln145_reg_330_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln145_reg_330_reg[11]_0\(5),
      Q => trunc_ln145_reg_330(5),
      R => '0'
    );
\trunc_ln145_reg_330_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln145_reg_330_reg[11]_0\(6),
      Q => trunc_ln145_reg_330(6),
      R => '0'
    );
\trunc_ln145_reg_330_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln145_reg_330_reg[11]_0\(7),
      Q => trunc_ln145_reg_330(7),
      R => '0'
    );
\trunc_ln145_reg_330_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln145_reg_330_reg[11]_0\(8),
      Q => trunc_ln145_reg_330(8),
      R => '0'
    );
\trunc_ln145_reg_330_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln145_reg_330_reg[11]_0\(9),
      Q => trunc_ln145_reg_330(9),
      R => '0'
    );
\trunc_ln146_reg_335[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \^q\(0),
      I1 => ap_start,
      I2 => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      O => ap_NS_fsm14_out
    );
\trunc_ln146_reg_335_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln146_reg_335_reg[11]_0\(0),
      Q => trunc_ln146_reg_335(0),
      R => '0'
    );
\trunc_ln146_reg_335_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln146_reg_335_reg[11]_0\(10),
      Q => trunc_ln146_reg_335(10),
      R => '0'
    );
\trunc_ln146_reg_335_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln146_reg_335_reg[11]_0\(11),
      Q => trunc_ln146_reg_335(11),
      R => '0'
    );
\trunc_ln146_reg_335_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln146_reg_335_reg[11]_0\(1),
      Q => trunc_ln146_reg_335(1),
      R => '0'
    );
\trunc_ln146_reg_335_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln146_reg_335_reg[11]_0\(2),
      Q => trunc_ln146_reg_335(2),
      R => '0'
    );
\trunc_ln146_reg_335_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln146_reg_335_reg[11]_0\(3),
      Q => trunc_ln146_reg_335(3),
      R => '0'
    );
\trunc_ln146_reg_335_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln146_reg_335_reg[11]_0\(4),
      Q => trunc_ln146_reg_335(4),
      R => '0'
    );
\trunc_ln146_reg_335_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln146_reg_335_reg[11]_0\(5),
      Q => trunc_ln146_reg_335(5),
      R => '0'
    );
\trunc_ln146_reg_335_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln146_reg_335_reg[11]_0\(6),
      Q => trunc_ln146_reg_335(6),
      R => '0'
    );
\trunc_ln146_reg_335_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln146_reg_335_reg[11]_0\(7),
      Q => trunc_ln146_reg_335(7),
      R => '0'
    );
\trunc_ln146_reg_335_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln146_reg_335_reg[11]_0\(8),
      Q => trunc_ln146_reg_335(8),
      R => '0'
    );
\trunc_ln146_reg_335_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm14_out,
      D => \trunc_ln146_reg_335_reg[11]_0\(9),
      Q => trunc_ln146_reg_335(9),
      R => '0'
    );
\xor_ln188_reg_358_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state4,
      D => xor_ln188_fu_239_p2,
      Q => xor_ln188_reg_358,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4 is
  port (
    ap_rst_n_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    \p_load65_reg_3788_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load67_reg_3837_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load69_reg_3781_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load71_reg_3832_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load73_reg_3774_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load_reg_3912_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load51_reg_3907_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load52_reg_3902_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load53_reg_3897_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load54_reg_3892_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load55_reg_3887_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load56_reg_3882_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load57_reg_3877_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load58_reg_3872_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load59_reg_3867_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load60_reg_3862_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load61_reg_3857_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load62_reg_3852_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load63_reg_3847_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_load64_reg_3842_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \cmp84_reg_669_reg[0]\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \ap_CS_fsm_reg[3]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_in : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    data_out_read : in STD_LOGIC;
    cmp84_reg_669 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_132_fu_256_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_133_fu_260_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_134_fu_264_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_135_fu_268_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_136_fu_272_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_137_fu_276_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_138_fu_280_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_139_fu_284_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_140_fu_288_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_141_fu_292_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_142_fu_296_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_143_fu_300_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_144_fu_304_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_145_fu_308_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_126_fu_232_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_127_fu_236_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_128_fu_240_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_129_fu_244_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \empty_130_fu_248_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \icmp_ln318_reg_3698_reg[0]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 );
    x_phase_reg_545 : in STD_LOGIC;
    \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_2_0\ : in STD_LOGIC_VECTOR ( 14 downto 0 );
    grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg : in STD_LOGIC;
    out_y_reg_659 : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[3]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \genblk1[0].v2_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cmp170_reg_674 : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    imgBayer_empty_n : in STD_LOGIC;
    icmp_ln328_fu_958_p2_carry_0 : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cmp689_reg_684 : in STD_LOGIC
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4 is
  signal K_10_fu_1736_p2 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal K_10_fu_1736_p2_carry_i_1_n_5 : STD_LOGIC;
  signal K_10_fu_1736_p2_carry_i_2_n_5 : STD_LOGIC;
  signal K_10_fu_1736_p2_carry_i_3_n_5 : STD_LOGIC;
  signal K_10_fu_1736_p2_carry_i_4_n_5 : STD_LOGIC;
  signal K_10_fu_1736_p2_carry_i_5_n_5 : STD_LOGIC;
  signal K_10_fu_1736_p2_carry_i_6_n_5 : STD_LOGIC;
  signal K_10_fu_1736_p2_carry_i_7_n_5 : STD_LOGIC;
  signal K_10_fu_1736_p2_carry_i_8_n_5 : STD_LOGIC;
  signal K_10_fu_1736_p2_carry_i_9_n_5 : STD_LOGIC;
  signal K_10_fu_1736_p2_carry_n_10 : STD_LOGIC;
  signal K_10_fu_1736_p2_carry_n_11 : STD_LOGIC;
  signal K_10_fu_1736_p2_carry_n_12 : STD_LOGIC;
  signal K_10_fu_1736_p2_carry_n_5 : STD_LOGIC;
  signal K_10_fu_1736_p2_carry_n_6 : STD_LOGIC;
  signal K_10_fu_1736_p2_carry_n_7 : STD_LOGIC;
  signal K_10_fu_1736_p2_carry_n_8 : STD_LOGIC;
  signal K_10_fu_1736_p2_carry_n_9 : STD_LOGIC;
  signal K_11_fu_1613_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \K_11_fu_1613_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \K_11_fu_1613_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \K_11_fu_1613_p2_carry__0_n_12\ : STD_LOGIC;
  signal K_11_fu_1613_p2_carry_i_10_n_5 : STD_LOGIC;
  signal K_11_fu_1613_p2_carry_i_11_n_5 : STD_LOGIC;
  signal K_11_fu_1613_p2_carry_i_12_n_5 : STD_LOGIC;
  signal K_11_fu_1613_p2_carry_i_13_n_5 : STD_LOGIC;
  signal K_11_fu_1613_p2_carry_i_14_n_5 : STD_LOGIC;
  signal K_11_fu_1613_p2_carry_i_15_n_5 : STD_LOGIC;
  signal K_11_fu_1613_p2_carry_i_16_n_5 : STD_LOGIC;
  signal K_11_fu_1613_p2_carry_i_1_n_5 : STD_LOGIC;
  signal K_11_fu_1613_p2_carry_i_2_n_5 : STD_LOGIC;
  signal K_11_fu_1613_p2_carry_i_3_n_5 : STD_LOGIC;
  signal K_11_fu_1613_p2_carry_i_4_n_5 : STD_LOGIC;
  signal K_11_fu_1613_p2_carry_i_5_n_5 : STD_LOGIC;
  signal K_11_fu_1613_p2_carry_i_6_n_5 : STD_LOGIC;
  signal K_11_fu_1613_p2_carry_i_8_n_5 : STD_LOGIC;
  signal K_11_fu_1613_p2_carry_i_9_n_5 : STD_LOGIC;
  signal K_11_fu_1613_p2_carry_n_10 : STD_LOGIC;
  signal K_11_fu_1613_p2_carry_n_11 : STD_LOGIC;
  signal K_11_fu_1613_p2_carry_n_12 : STD_LOGIC;
  signal K_11_fu_1613_p2_carry_n_5 : STD_LOGIC;
  signal K_11_fu_1613_p2_carry_n_6 : STD_LOGIC;
  signal K_11_fu_1613_p2_carry_n_7 : STD_LOGIC;
  signal K_11_fu_1613_p2_carry_n_8 : STD_LOGIC;
  signal K_11_fu_1613_p2_carry_n_9 : STD_LOGIC;
  signal K_11_reg_4000 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_1_fu_1353_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \K_1_fu_1353_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \K_1_fu_1353_p2_carry__0_n_12\ : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_i_10_n_5 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_i_11_n_5 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_i_12_n_5 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_i_13_n_5 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_i_14_n_5 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_i_15_n_5 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_i_16_n_5 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_i_17_n_5 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_i_18_n_5 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_i_19_n_5 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_i_1_n_5 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_i_20_n_5 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_i_21_n_5 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_i_22_n_5 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_i_2_n_5 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_i_3_n_5 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_i_4_n_5 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_i_5_n_5 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_i_6_n_5 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_i_8_n_5 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_i_9_n_5 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_n_10 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_n_11 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_n_12 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_n_5 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_n_6 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_n_7 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_n_8 : STD_LOGIC;
  signal K_1_fu_1353_p2_carry_n_9 : STD_LOGIC;
  signal K_1_reg_3935 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_2_fu_1385_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \K_2_fu_1385_p2_carry__0_n_12\ : STD_LOGIC;
  signal K_2_fu_1385_p2_carry_i_16_n_5 : STD_LOGIC;
  signal K_2_fu_1385_p2_carry_i_6_n_5 : STD_LOGIC;
  signal K_2_fu_1385_p2_carry_i_7_n_5 : STD_LOGIC;
  signal K_2_fu_1385_p2_carry_i_8_n_5 : STD_LOGIC;
  signal K_2_fu_1385_p2_carry_n_10 : STD_LOGIC;
  signal K_2_fu_1385_p2_carry_n_11 : STD_LOGIC;
  signal K_2_fu_1385_p2_carry_n_12 : STD_LOGIC;
  signal K_2_fu_1385_p2_carry_n_5 : STD_LOGIC;
  signal K_2_fu_1385_p2_carry_n_6 : STD_LOGIC;
  signal K_2_fu_1385_p2_carry_n_7 : STD_LOGIC;
  signal K_2_fu_1385_p2_carry_n_8 : STD_LOGIC;
  signal K_2_fu_1385_p2_carry_n_9 : STD_LOGIC;
  signal K_2_reg_3945 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_3_fu_1413_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \K_3_fu_1413_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \K_3_fu_1413_p2_carry__0_n_12\ : STD_LOGIC;
  signal K_3_fu_1413_p2_carry_i_10_n_5 : STD_LOGIC;
  signal K_3_fu_1413_p2_carry_i_11_n_5 : STD_LOGIC;
  signal K_3_fu_1413_p2_carry_i_12_n_5 : STD_LOGIC;
  signal K_3_fu_1413_p2_carry_i_13_n_5 : STD_LOGIC;
  signal K_3_fu_1413_p2_carry_i_14_n_5 : STD_LOGIC;
  signal K_3_fu_1413_p2_carry_i_15_n_5 : STD_LOGIC;
  signal K_3_fu_1413_p2_carry_i_16_n_5 : STD_LOGIC;
  signal K_3_fu_1413_p2_carry_i_1_n_5 : STD_LOGIC;
  signal K_3_fu_1413_p2_carry_i_2_n_5 : STD_LOGIC;
  signal K_3_fu_1413_p2_carry_i_3_n_5 : STD_LOGIC;
  signal K_3_fu_1413_p2_carry_i_4_n_5 : STD_LOGIC;
  signal K_3_fu_1413_p2_carry_i_5_n_5 : STD_LOGIC;
  signal K_3_fu_1413_p2_carry_i_6_n_5 : STD_LOGIC;
  signal K_3_fu_1413_p2_carry_i_8_n_5 : STD_LOGIC;
  signal K_3_fu_1413_p2_carry_i_9_n_5 : STD_LOGIC;
  signal K_3_fu_1413_p2_carry_n_10 : STD_LOGIC;
  signal K_3_fu_1413_p2_carry_n_11 : STD_LOGIC;
  signal K_3_fu_1413_p2_carry_n_12 : STD_LOGIC;
  signal K_3_fu_1413_p2_carry_n_5 : STD_LOGIC;
  signal K_3_fu_1413_p2_carry_n_6 : STD_LOGIC;
  signal K_3_fu_1413_p2_carry_n_7 : STD_LOGIC;
  signal K_3_fu_1413_p2_carry_n_8 : STD_LOGIC;
  signal K_3_fu_1413_p2_carry_n_9 : STD_LOGIC;
  signal K_3_reg_3950 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_4_fu_1445_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \K_4_fu_1445_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \K_4_fu_1445_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \K_4_fu_1445_p2_carry__0_n_12\ : STD_LOGIC;
  signal K_4_fu_1445_p2_carry_i_10_n_5 : STD_LOGIC;
  signal K_4_fu_1445_p2_carry_i_11_n_5 : STD_LOGIC;
  signal K_4_fu_1445_p2_carry_i_12_n_5 : STD_LOGIC;
  signal K_4_fu_1445_p2_carry_i_13_n_5 : STD_LOGIC;
  signal K_4_fu_1445_p2_carry_i_14_n_5 : STD_LOGIC;
  signal K_4_fu_1445_p2_carry_i_15_n_5 : STD_LOGIC;
  signal K_4_fu_1445_p2_carry_i_16_n_5 : STD_LOGIC;
  signal K_4_fu_1445_p2_carry_i_1_n_5 : STD_LOGIC;
  signal K_4_fu_1445_p2_carry_i_2_n_5 : STD_LOGIC;
  signal K_4_fu_1445_p2_carry_i_3_n_5 : STD_LOGIC;
  signal K_4_fu_1445_p2_carry_i_4_n_5 : STD_LOGIC;
  signal K_4_fu_1445_p2_carry_i_5_n_5 : STD_LOGIC;
  signal K_4_fu_1445_p2_carry_i_6_n_5 : STD_LOGIC;
  signal K_4_fu_1445_p2_carry_i_7_n_5 : STD_LOGIC;
  signal K_4_fu_1445_p2_carry_i_8_n_5 : STD_LOGIC;
  signal K_4_fu_1445_p2_carry_i_9_n_5 : STD_LOGIC;
  signal K_4_fu_1445_p2_carry_n_10 : STD_LOGIC;
  signal K_4_fu_1445_p2_carry_n_11 : STD_LOGIC;
  signal K_4_fu_1445_p2_carry_n_12 : STD_LOGIC;
  signal K_4_fu_1445_p2_carry_n_5 : STD_LOGIC;
  signal K_4_fu_1445_p2_carry_n_6 : STD_LOGIC;
  signal K_4_fu_1445_p2_carry_n_7 : STD_LOGIC;
  signal K_4_fu_1445_p2_carry_n_8 : STD_LOGIC;
  signal K_4_fu_1445_p2_carry_n_9 : STD_LOGIC;
  signal K_4_reg_3955 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_5_fu_1481_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \K_5_fu_1481_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \K_5_fu_1481_p2_carry__0_n_12\ : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_i_10_n_5 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_i_11_n_5 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_i_12_n_5 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_i_13_n_5 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_i_14_n_5 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_i_15_n_5 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_i_16_n_5 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_i_17_n_5 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_i_18_n_5 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_i_19_n_5 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_i_1_n_5 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_i_20_n_5 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_i_21_n_5 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_i_22_n_5 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_i_2_n_5 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_i_3_n_5 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_i_4_n_5 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_i_5_n_5 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_i_6_n_5 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_i_9_n_5 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_n_10 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_n_11 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_n_12 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_n_5 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_n_6 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_n_7 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_n_8 : STD_LOGIC;
  signal K_5_fu_1481_p2_carry_n_9 : STD_LOGIC;
  signal K_5_reg_3965 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_6_fu_1505_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \K_6_fu_1505_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \K_6_fu_1505_p2_carry__0_n_12\ : STD_LOGIC;
  signal K_6_fu_1505_p2_carry_i_10_n_5 : STD_LOGIC;
  signal K_6_fu_1505_p2_carry_i_11_n_5 : STD_LOGIC;
  signal K_6_fu_1505_p2_carry_i_12_n_5 : STD_LOGIC;
  signal K_6_fu_1505_p2_carry_i_13_n_5 : STD_LOGIC;
  signal K_6_fu_1505_p2_carry_i_14_n_5 : STD_LOGIC;
  signal K_6_fu_1505_p2_carry_i_15_n_5 : STD_LOGIC;
  signal K_6_fu_1505_p2_carry_i_16_n_5 : STD_LOGIC;
  signal K_6_fu_1505_p2_carry_i_1_n_5 : STD_LOGIC;
  signal K_6_fu_1505_p2_carry_i_2_n_5 : STD_LOGIC;
  signal K_6_fu_1505_p2_carry_i_3_n_5 : STD_LOGIC;
  signal K_6_fu_1505_p2_carry_i_4_n_5 : STD_LOGIC;
  signal K_6_fu_1505_p2_carry_i_5_n_5 : STD_LOGIC;
  signal K_6_fu_1505_p2_carry_i_6_n_5 : STD_LOGIC;
  signal K_6_fu_1505_p2_carry_i_8_n_5 : STD_LOGIC;
  signal K_6_fu_1505_p2_carry_i_9_n_5 : STD_LOGIC;
  signal K_6_fu_1505_p2_carry_n_10 : STD_LOGIC;
  signal K_6_fu_1505_p2_carry_n_11 : STD_LOGIC;
  signal K_6_fu_1505_p2_carry_n_12 : STD_LOGIC;
  signal K_6_fu_1505_p2_carry_n_5 : STD_LOGIC;
  signal K_6_fu_1505_p2_carry_n_6 : STD_LOGIC;
  signal K_6_fu_1505_p2_carry_n_7 : STD_LOGIC;
  signal K_6_fu_1505_p2_carry_n_8 : STD_LOGIC;
  signal K_6_fu_1505_p2_carry_n_9 : STD_LOGIC;
  signal K_6_reg_3970 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_7_fu_1537_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \K_7_fu_1537_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \K_7_fu_1537_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \K_7_fu_1537_p2_carry__0_n_12\ : STD_LOGIC;
  signal K_7_fu_1537_p2_carry_i_10_n_5 : STD_LOGIC;
  signal K_7_fu_1537_p2_carry_i_11_n_5 : STD_LOGIC;
  signal K_7_fu_1537_p2_carry_i_12_n_5 : STD_LOGIC;
  signal K_7_fu_1537_p2_carry_i_13_n_5 : STD_LOGIC;
  signal K_7_fu_1537_p2_carry_i_14_n_5 : STD_LOGIC;
  signal K_7_fu_1537_p2_carry_i_15_n_5 : STD_LOGIC;
  signal K_7_fu_1537_p2_carry_i_16_n_5 : STD_LOGIC;
  signal K_7_fu_1537_p2_carry_i_1_n_5 : STD_LOGIC;
  signal K_7_fu_1537_p2_carry_i_2_n_5 : STD_LOGIC;
  signal K_7_fu_1537_p2_carry_i_3_n_5 : STD_LOGIC;
  signal K_7_fu_1537_p2_carry_i_4_n_5 : STD_LOGIC;
  signal K_7_fu_1537_p2_carry_i_5_n_5 : STD_LOGIC;
  signal K_7_fu_1537_p2_carry_i_6_n_5 : STD_LOGIC;
  signal K_7_fu_1537_p2_carry_i_9_n_5 : STD_LOGIC;
  signal K_7_fu_1537_p2_carry_n_10 : STD_LOGIC;
  signal K_7_fu_1537_p2_carry_n_11 : STD_LOGIC;
  signal K_7_fu_1537_p2_carry_n_12 : STD_LOGIC;
  signal K_7_fu_1537_p2_carry_n_5 : STD_LOGIC;
  signal K_7_fu_1537_p2_carry_n_6 : STD_LOGIC;
  signal K_7_fu_1537_p2_carry_n_7 : STD_LOGIC;
  signal K_7_fu_1537_p2_carry_n_8 : STD_LOGIC;
  signal K_7_fu_1537_p2_carry_n_9 : STD_LOGIC;
  signal K_7_reg_3975 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_8_fu_1715_p2 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal K_8_fu_1715_p2_carry_i_1_n_5 : STD_LOGIC;
  signal K_8_fu_1715_p2_carry_i_2_n_5 : STD_LOGIC;
  signal K_8_fu_1715_p2_carry_i_3_n_5 : STD_LOGIC;
  signal K_8_fu_1715_p2_carry_i_4_n_5 : STD_LOGIC;
  signal K_8_fu_1715_p2_carry_i_5_n_5 : STD_LOGIC;
  signal K_8_fu_1715_p2_carry_i_6_n_5 : STD_LOGIC;
  signal K_8_fu_1715_p2_carry_i_7_n_5 : STD_LOGIC;
  signal K_8_fu_1715_p2_carry_i_8_n_5 : STD_LOGIC;
  signal K_8_fu_1715_p2_carry_i_9_n_5 : STD_LOGIC;
  signal K_8_fu_1715_p2_carry_n_10 : STD_LOGIC;
  signal K_8_fu_1715_p2_carry_n_11 : STD_LOGIC;
  signal K_8_fu_1715_p2_carry_n_12 : STD_LOGIC;
  signal K_8_fu_1715_p2_carry_n_5 : STD_LOGIC;
  signal K_8_fu_1715_p2_carry_n_6 : STD_LOGIC;
  signal K_8_fu_1715_p2_carry_n_7 : STD_LOGIC;
  signal K_8_fu_1715_p2_carry_n_8 : STD_LOGIC;
  signal K_8_fu_1715_p2_carry_n_9 : STD_LOGIC;
  signal K_9_fu_1575_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \K_9_fu_1575_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \K_9_fu_1575_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \K_9_fu_1575_p2_carry__0_n_12\ : STD_LOGIC;
  signal K_9_fu_1575_p2_carry_i_10_n_5 : STD_LOGIC;
  signal K_9_fu_1575_p2_carry_i_11_n_5 : STD_LOGIC;
  signal K_9_fu_1575_p2_carry_i_12_n_5 : STD_LOGIC;
  signal K_9_fu_1575_p2_carry_i_13_n_5 : STD_LOGIC;
  signal K_9_fu_1575_p2_carry_i_14_n_5 : STD_LOGIC;
  signal K_9_fu_1575_p2_carry_i_15_n_5 : STD_LOGIC;
  signal K_9_fu_1575_p2_carry_i_16_n_5 : STD_LOGIC;
  signal K_9_fu_1575_p2_carry_i_1_n_5 : STD_LOGIC;
  signal K_9_fu_1575_p2_carry_i_2_n_5 : STD_LOGIC;
  signal K_9_fu_1575_p2_carry_i_3_n_5 : STD_LOGIC;
  signal K_9_fu_1575_p2_carry_i_4_n_5 : STD_LOGIC;
  signal K_9_fu_1575_p2_carry_i_5_n_5 : STD_LOGIC;
  signal K_9_fu_1575_p2_carry_i_6_n_5 : STD_LOGIC;
  signal K_9_fu_1575_p2_carry_i_8_n_5 : STD_LOGIC;
  signal K_9_fu_1575_p2_carry_i_9_n_5 : STD_LOGIC;
  signal K_9_fu_1575_p2_carry_n_10 : STD_LOGIC;
  signal K_9_fu_1575_p2_carry_n_11 : STD_LOGIC;
  signal K_9_fu_1575_p2_carry_n_12 : STD_LOGIC;
  signal K_9_fu_1575_p2_carry_n_5 : STD_LOGIC;
  signal K_9_fu_1575_p2_carry_n_6 : STD_LOGIC;
  signal K_9_fu_1575_p2_carry_n_7 : STD_LOGIC;
  signal K_9_fu_1575_p2_carry_n_8 : STD_LOGIC;
  signal K_9_fu_1575_p2_carry_n_9 : STD_LOGIC;
  signal K_9_reg_3990 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal K_fu_1317_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \K_fu_1317_p2_carry__0_n_12\ : STD_LOGIC;
  signal K_fu_1317_p2_carry_i_16_n_5 : STD_LOGIC;
  signal K_fu_1317_p2_carry_i_6_n_5 : STD_LOGIC;
  signal K_fu_1317_p2_carry_i_8_n_5 : STD_LOGIC;
  signal K_fu_1317_p2_carry_n_10 : STD_LOGIC;
  signal K_fu_1317_p2_carry_n_11 : STD_LOGIC;
  signal K_fu_1317_p2_carry_n_12 : STD_LOGIC;
  signal K_fu_1317_p2_carry_n_5 : STD_LOGIC;
  signal K_fu_1317_p2_carry_n_6 : STD_LOGIC;
  signal K_fu_1317_p2_carry_n_7 : STD_LOGIC;
  signal K_fu_1317_p2_carry_n_8 : STD_LOGIC;
  signal K_fu_1317_p2_carry_n_9 : STD_LOGIC;
  signal K_reg_3930 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal LineBufVal_5_reg_3805 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal LineBufVal_6_reg_3814 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal LineBufVal_7_reg_3824 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal LineBufVal_reg_3795 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal SD_1_reg_4146 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SD_1_reg_4146[1]_i_2_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4146[2]_i_2_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4146[4]_i_4_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4146[4]_i_8_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4146[4]_i_9_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4146[7]_i_4_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4146[7]_i_7_n_5\ : STD_LOGIC;
  signal \SD_1_reg_4146[7]_i_8_n_5\ : STD_LOGIC;
  signal SD_1_reg_4146_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \SD_reg_4141_pp0_iter5_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal \SD_reg_4141_pp0_iter5_reg_reg[1]_srl2_i_2_n_5\ : STD_LOGIC;
  signal \SD_reg_4141_pp0_iter5_reg_reg[1]_srl2_n_5\ : STD_LOGIC;
  signal \SD_reg_4141_pp0_iter5_reg_reg[2]_srl2_i_2_n_5\ : STD_LOGIC;
  signal \SD_reg_4141_pp0_iter5_reg_reg[2]_srl2_n_5\ : STD_LOGIC;
  signal \SD_reg_4141_pp0_iter5_reg_reg[3]_srl2_n_5\ : STD_LOGIC;
  signal \SD_reg_4141_pp0_iter5_reg_reg[4]_srl2_i_4_n_5\ : STD_LOGIC;
  signal \SD_reg_4141_pp0_iter5_reg_reg[4]_srl2_i_8_n_5\ : STD_LOGIC;
  signal \SD_reg_4141_pp0_iter5_reg_reg[4]_srl2_i_9_n_5\ : STD_LOGIC;
  signal \SD_reg_4141_pp0_iter5_reg_reg[4]_srl2_n_5\ : STD_LOGIC;
  signal \SD_reg_4141_pp0_iter5_reg_reg[5]_srl2_n_5\ : STD_LOGIC;
  signal \SD_reg_4141_pp0_iter5_reg_reg[6]_srl2_n_5\ : STD_LOGIC;
  signal \SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_4_n_5\ : STD_LOGIC;
  signal \SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_7_n_5\ : STD_LOGIC;
  signal \SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_8_n_5\ : STD_LOGIC;
  signal \SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_n_5\ : STD_LOGIC;
  signal SD_reg_4141_pp0_iter6_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal add_ln458_fu_1547_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln458_reg_3985 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln458_reg_3985[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln458_reg_3985[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln458_reg_3985[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln458_reg_3985[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln458_reg_3985[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln458_reg_3985[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln458_reg_3985[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln458_reg_3985[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln458_reg_3985_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln458_reg_3985_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln458_reg_3985_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln458_reg_3985_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln458_reg_3985_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln458_reg_3985_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln458_reg_3985_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln458_reg_3985_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal add_ln460_fu_1585_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln460_reg_3995 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln460_reg_3995[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln460_reg_3995[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln460_reg_3995[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln460_reg_3995[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln460_reg_3995[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln460_reg_3995[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln460_reg_3995[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln460_reg_3995[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln460_reg_3995_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln460_reg_3995_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln460_reg_3995_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln460_reg_3995_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln460_reg_3995_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln460_reg_3995_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln460_reg_3995_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln460_reg_3995_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln466_fu_1792_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln466_fu_1792_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln466_fu_1792_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln466_fu_1792_p2_carry__0_n_10\ : STD_LOGIC;
  signal \add_ln466_fu_1792_p2_carry__0_n_12\ : STD_LOGIC;
  signal add_ln466_fu_1792_p2_carry_i_1_n_5 : STD_LOGIC;
  signal add_ln466_fu_1792_p2_carry_i_2_n_5 : STD_LOGIC;
  signal add_ln466_fu_1792_p2_carry_i_3_n_5 : STD_LOGIC;
  signal add_ln466_fu_1792_p2_carry_i_4_n_5 : STD_LOGIC;
  signal add_ln466_fu_1792_p2_carry_i_5_n_5 : STD_LOGIC;
  signal add_ln466_fu_1792_p2_carry_i_6_n_5 : STD_LOGIC;
  signal add_ln466_fu_1792_p2_carry_i_7_n_5 : STD_LOGIC;
  signal add_ln466_fu_1792_p2_carry_i_8_n_5 : STD_LOGIC;
  signal add_ln466_fu_1792_p2_carry_n_10 : STD_LOGIC;
  signal add_ln466_fu_1792_p2_carry_n_11 : STD_LOGIC;
  signal add_ln466_fu_1792_p2_carry_n_12 : STD_LOGIC;
  signal add_ln466_fu_1792_p2_carry_n_5 : STD_LOGIC;
  signal add_ln466_fu_1792_p2_carry_n_6 : STD_LOGIC;
  signal add_ln466_fu_1792_p2_carry_n_7 : STD_LOGIC;
  signal add_ln466_fu_1792_p2_carry_n_8 : STD_LOGIC;
  signal add_ln466_fu_1792_p2_carry_n_9 : STD_LOGIC;
  signal add_ln476_1_fu_2468_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln476_1_reg_4260 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln476_1_reg_4260[10]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260[10]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260[10]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260[10]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260[10]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260[10]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260[10]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260[10]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260[7]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260[7]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260[7]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260[7]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260[7]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260[7]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260[7]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260[7]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260[7]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260[7]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260[7]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260[7]_i_22_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260[7]_i_23_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260[7]_i_24_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260[7]_i_25_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260[7]_i_26_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260[7]_i_27_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260[7]_i_28_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260_reg[10]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260_reg[10]_i_6_n_11\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260_reg[10]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260_reg[7]_i_9_n_10\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260_reg[7]_i_9_n_11\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260_reg[7]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260_reg[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260_reg[7]_i_9_n_6\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260_reg[7]_i_9_n_7\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260_reg[7]_i_9_n_8\ : STD_LOGIC;
  signal \add_ln476_1_reg_4260_reg[7]_i_9_n_9\ : STD_LOGIC;
  signal add_ln476_fu_2462_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln476_reg_4255 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln476_reg_4255[10]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255[10]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255[10]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255[10]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255[10]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255[10]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255[10]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255[10]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255[7]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255[7]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255[7]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255[7]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255[7]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255[7]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255[7]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255[7]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255[7]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255[7]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255[7]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255[7]_i_22_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255[7]_i_23_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255[7]_i_24_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255[7]_i_25_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255[7]_i_26_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255[7]_i_27_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255[7]_i_28_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255_reg[10]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln476_reg_4255_reg[10]_i_6_n_11\ : STD_LOGIC;
  signal \add_ln476_reg_4255_reg[10]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln476_reg_4255_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln476_reg_4255_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln476_reg_4255_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln476_reg_4255_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln476_reg_4255_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln476_reg_4255_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln476_reg_4255_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln476_reg_4255_reg[7]_i_9_n_10\ : STD_LOGIC;
  signal \add_ln476_reg_4255_reg[7]_i_9_n_11\ : STD_LOGIC;
  signal \add_ln476_reg_4255_reg[7]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln476_reg_4255_reg[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln476_reg_4255_reg[7]_i_9_n_6\ : STD_LOGIC;
  signal \add_ln476_reg_4255_reg[7]_i_9_n_7\ : STD_LOGIC;
  signal \add_ln476_reg_4255_reg[7]_i_9_n_8\ : STD_LOGIC;
  signal \add_ln476_reg_4255_reg[7]_i_9_n_9\ : STD_LOGIC;
  signal add_ln477_2_fu_2586_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \add_ln477_2_fu_2586_p2__2_carry__0_i_10_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry__0_i_11_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry__0_i_12_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry__0_i_13_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry__0_i_14_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry__0_i_15_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry__0_i_16_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry__0_i_17_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry__0_i_18_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry__0_i_19_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry__0_i_20_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry__0_i_21_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry__0_i_7_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry__0_i_8_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry__0_i_9_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_10_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_11_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_12_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_13_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_14_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_15_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_16_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_17_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_18_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_19_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_1_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_20_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_21_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_22_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_23_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_24_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_25_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_26_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_27_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_28_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_29_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_2_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_30_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_31_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_32_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_33_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_34_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_35_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_36_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_37_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_38_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_39_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_3_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_40_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_41_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_42_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_43_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_44_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_45_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_46_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_47_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_48_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_49_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_4_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_50_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_5_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_6_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_7_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_8_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_i_9_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_n_10\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_n_11\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_n_12\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_n_5\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_n_6\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_n_7\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_n_8\ : STD_LOGIC;
  signal \add_ln477_2_fu_2586_p2__2_carry_n_9\ : STD_LOGIC;
  signal add_ln478_2_fu_2714_p2 : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \add_ln478_2_fu_2714_p2__2_carry__0_i_10_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry__0_i_11_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry__0_i_12_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry__0_i_13_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry__0_i_14_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry__0_i_15_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry__0_i_16_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry__0_i_17_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry__0_i_18_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry__0_i_19_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry__0_i_20_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry__0_i_21_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry__0_i_7_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry__0_i_8_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry__0_i_9_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry__0_n_11\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry__0_n_12\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_10_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_11_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_12_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_13_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_14_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_15_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_16_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_17_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_18_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_19_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_1_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_20_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_21_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_22_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_23_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_24_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_25_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_26_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_27_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_28_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_29_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_2_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_30_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_31_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_32_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_33_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_34_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_35_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_36_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_37_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_38_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_39_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_3_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_40_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_41_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_42_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_43_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_44_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_45_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_46_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_47_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_48_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_49_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_4_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_50_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_5_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_6_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_7_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_8_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_i_9_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_n_10\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_n_11\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_n_12\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_n_5\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_n_6\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_n_7\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_n_8\ : STD_LOGIC;
  signal \add_ln478_2_fu_2714_p2__2_carry_n_9\ : STD_LOGIC;
  signal add_ln479_1_fu_2872_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln479_1_reg_4280 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln479_1_reg_4280[10]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280[10]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280[10]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280[10]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280[10]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280[10]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280[10]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280[10]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280[7]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280[7]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280[7]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280[7]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280[7]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280[7]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280[7]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280[7]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280[7]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280[7]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280[7]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280[7]_i_22_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280[7]_i_23_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280[7]_i_24_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280[7]_i_25_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280[7]_i_26_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280[7]_i_27_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280[7]_i_28_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280_reg[10]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280_reg[10]_i_6_n_11\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280_reg[10]_i_6_n_12\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280_reg[7]_i_9_n_10\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280_reg[7]_i_9_n_11\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280_reg[7]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280_reg[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280_reg[7]_i_9_n_6\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280_reg[7]_i_9_n_7\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280_reg[7]_i_9_n_8\ : STD_LOGIC;
  signal \add_ln479_1_reg_4280_reg[7]_i_9_n_9\ : STD_LOGIC;
  signal add_ln479_fu_2866_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal add_ln479_reg_4275 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \add_ln479_reg_4275[10]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275[10]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275[10]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275[10]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275[10]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275[10]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275[10]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275[10]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275[10]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275[10]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275[10]_i_20_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275[10]_i_21_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275[10]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275[10]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275[10]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275[10]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275[7]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275[7]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275[7]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275[7]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275[7]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275[7]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275[7]_i_17_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275[7]_i_18_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275[7]_i_19_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275_reg[10]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln479_reg_4275_reg[10]_i_7_n_11\ : STD_LOGIC;
  signal \add_ln479_reg_4275_reg[10]_i_7_n_12\ : STD_LOGIC;
  signal \add_ln479_reg_4275_reg[10]_i_9_n_10\ : STD_LOGIC;
  signal \add_ln479_reg_4275_reg[10]_i_9_n_11\ : STD_LOGIC;
  signal \add_ln479_reg_4275_reg[10]_i_9_n_12\ : STD_LOGIC;
  signal \add_ln479_reg_4275_reg[10]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275_reg[10]_i_9_n_6\ : STD_LOGIC;
  signal \add_ln479_reg_4275_reg[10]_i_9_n_7\ : STD_LOGIC;
  signal \add_ln479_reg_4275_reg[10]_i_9_n_8\ : STD_LOGIC;
  signal \add_ln479_reg_4275_reg[10]_i_9_n_9\ : STD_LOGIC;
  signal \add_ln479_reg_4275_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln479_reg_4275_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln479_reg_4275_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln479_reg_4275_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln479_reg_4275_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln479_reg_4275_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln479_reg_4275_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln479_reg_4275_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal add_ln483_fu_2046_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal add_ln484_fu_2130_p2 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal add_ln492_1_fu_2944_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal add_ln492_2_fu_2881_p2 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal add_ln492_2_reg_4285 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \add_ln492_2_reg_4285[8]_i_2_n_5\ : STD_LOGIC;
  signal add_ln492_3_fu_2963_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal add_ln492_5_fu_3003_p2 : STD_LOGIC_VECTOR ( 10 downto 1 );
  signal add_ln495_1_fu_3087_p2 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal add_ln495_1_reg_4343 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \add_ln495_1_reg_4343[7]_i_10_n_5\ : STD_LOGIC;
  signal \add_ln495_1_reg_4343[7]_i_11_n_5\ : STD_LOGIC;
  signal \add_ln495_1_reg_4343[7]_i_12_n_5\ : STD_LOGIC;
  signal \add_ln495_1_reg_4343[7]_i_13_n_5\ : STD_LOGIC;
  signal \add_ln495_1_reg_4343[7]_i_14_n_5\ : STD_LOGIC;
  signal \add_ln495_1_reg_4343[7]_i_15_n_5\ : STD_LOGIC;
  signal \add_ln495_1_reg_4343[7]_i_16_n_5\ : STD_LOGIC;
  signal \add_ln495_1_reg_4343[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln495_1_reg_4343[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln495_1_reg_4343[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln495_1_reg_4343[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln495_1_reg_4343[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln495_1_reg_4343[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln495_1_reg_4343[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln495_1_reg_4343[7]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln495_1_reg_4343[9]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln495_1_reg_4343_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln495_1_reg_4343_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln495_1_reg_4343_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln495_1_reg_4343_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln495_1_reg_4343_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln495_1_reg_4343_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln495_1_reg_4343_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln495_1_reg_4343_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal add_ln504_2_fu_3230_p2 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal add_ln504_2_reg_4421 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \add_ln504_2_reg_4421[15]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421[15]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421[15]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421[15]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421[15]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421[15]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421[15]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421[15]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421[23]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421[23]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421[23]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421[23]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421[23]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421[23]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421[23]_i_9_n_5\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421[7]_i_2_n_5\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421[7]_i_3_n_5\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421[7]_i_4_n_5\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421[7]_i_5_n_5\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421[7]_i_6_n_5\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421[7]_i_7_n_5\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421[7]_i_8_n_5\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421[7]_i_9_n_5\ : STD_LOGIC;
  signal add_ln504_2_reg_4421_pp0_iter17_reg : STD_LOGIC_VECTOR ( 23 downto 13 );
  signal \add_ln504_2_reg_4421_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421_reg[23]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421_reg[23]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421_reg[23]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421_reg[23]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421_reg[23]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421_reg[23]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421_reg[23]_i_1_n_9\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \add_ln504_2_reg_4421_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal ap_condition_3270 : STD_LOGIC;
  signal ap_frp_data_req_imgBayer : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal ap_frp_vld_in : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter17_reg_reg_srl17_n_5 : STD_LOGIC;
  signal ap_loop_exit_ready_pp0_iter18_reg : STD_LOGIC;
  signal ap_phi_mux_empty_146_phi_fu_646_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_empty_149_phi_fu_673_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_empty_151_phi_fu_691_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_empty_154_phi_fu_718_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_empty_156_phi_fu_746_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_empty_158_phi_fu_764_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_empty_161_phi_fu_791_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_mux_empty_164_phi_fu_818_p4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632[7]_i_1_n_5\ : STD_LOGIC;
  signal \^ap_rst_n_0\ : STD_LOGIC;
  signal ave_1_fu_1812_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ave_1_fu_1812_p2__29_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \ave_1_fu_1812_p2__29_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \ave_1_fu_1812_p2__29_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \ave_1_fu_1812_p2__29_carry__0_n_10\ : STD_LOGIC;
  signal \ave_1_fu_1812_p2__29_carry__0_n_11\ : STD_LOGIC;
  signal \ave_1_fu_1812_p2__29_carry__0_n_12\ : STD_LOGIC;
  signal \ave_1_fu_1812_p2__29_carry_i_1_n_5\ : STD_LOGIC;
  signal \ave_1_fu_1812_p2__29_carry_i_2_n_5\ : STD_LOGIC;
  signal \ave_1_fu_1812_p2__29_carry_i_3_n_5\ : STD_LOGIC;
  signal \ave_1_fu_1812_p2__29_carry_i_4_n_5\ : STD_LOGIC;
  signal \ave_1_fu_1812_p2__29_carry_i_5_n_5\ : STD_LOGIC;
  signal \ave_1_fu_1812_p2__29_carry_i_6_n_5\ : STD_LOGIC;
  signal \ave_1_fu_1812_p2__29_carry_i_7_n_5\ : STD_LOGIC;
  signal \ave_1_fu_1812_p2__29_carry_i_8_n_5\ : STD_LOGIC;
  signal \ave_1_fu_1812_p2__29_carry_n_10\ : STD_LOGIC;
  signal \ave_1_fu_1812_p2__29_carry_n_11\ : STD_LOGIC;
  signal \ave_1_fu_1812_p2__29_carry_n_12\ : STD_LOGIC;
  signal \ave_1_fu_1812_p2__29_carry_n_5\ : STD_LOGIC;
  signal \ave_1_fu_1812_p2__29_carry_n_6\ : STD_LOGIC;
  signal \ave_1_fu_1812_p2__29_carry_n_7\ : STD_LOGIC;
  signal \ave_1_fu_1812_p2__29_carry_n_8\ : STD_LOGIC;
  signal \ave_1_fu_1812_p2__29_carry_n_9\ : STD_LOGIC;
  signal \ave_1_fu_1812_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \ave_1_fu_1812_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \ave_1_fu_1812_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \ave_1_fu_1812_p2_carry__0_n_10\ : STD_LOGIC;
  signal \ave_1_fu_1812_p2_carry__0_n_12\ : STD_LOGIC;
  signal ave_1_fu_1812_p2_carry_i_1_n_5 : STD_LOGIC;
  signal ave_1_fu_1812_p2_carry_i_2_n_5 : STD_LOGIC;
  signal ave_1_fu_1812_p2_carry_i_3_n_5 : STD_LOGIC;
  signal ave_1_fu_1812_p2_carry_i_4_n_5 : STD_LOGIC;
  signal ave_1_fu_1812_p2_carry_i_5_n_5 : STD_LOGIC;
  signal ave_1_fu_1812_p2_carry_i_6_n_5 : STD_LOGIC;
  signal ave_1_fu_1812_p2_carry_i_7_n_5 : STD_LOGIC;
  signal ave_1_fu_1812_p2_carry_i_8_n_5 : STD_LOGIC;
  signal ave_1_fu_1812_p2_carry_n_10 : STD_LOGIC;
  signal ave_1_fu_1812_p2_carry_n_11 : STD_LOGIC;
  signal ave_1_fu_1812_p2_carry_n_12 : STD_LOGIC;
  signal ave_1_fu_1812_p2_carry_n_5 : STD_LOGIC;
  signal ave_1_fu_1812_p2_carry_n_6 : STD_LOGIC;
  signal ave_1_fu_1812_p2_carry_n_7 : STD_LOGIC;
  signal ave_1_fu_1812_p2_carry_n_8 : STD_LOGIC;
  signal ave_1_fu_1812_p2_carry_n_9 : STD_LOGIC;
  signal \ave_1_reg_4055_pp0_iter10_reg_reg[0]_srl7_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4055_pp0_iter10_reg_reg[10]_srl6_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4055_pp0_iter10_reg_reg[11]_srl6_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4055_pp0_iter10_reg_reg[1]_srl7_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4055_pp0_iter10_reg_reg[2]_srl6_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4055_pp0_iter10_reg_reg[3]_srl6_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4055_pp0_iter10_reg_reg[4]_srl6_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4055_pp0_iter10_reg_reg[5]_srl6_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4055_pp0_iter10_reg_reg[6]_srl6_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4055_pp0_iter10_reg_reg[7]_srl6_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4055_pp0_iter10_reg_reg[8]_srl6_n_5\ : STD_LOGIC;
  signal \ave_1_reg_4055_pp0_iter10_reg_reg[9]_srl6_n_5\ : STD_LOGIC;
  signal ave_1_reg_4055_pp0_iter11_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ave_2_fu_1834_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ave_2_fu_1834_p2__29_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \ave_2_fu_1834_p2__29_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \ave_2_fu_1834_p2__29_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \ave_2_fu_1834_p2__29_carry__0_n_10\ : STD_LOGIC;
  signal \ave_2_fu_1834_p2__29_carry__0_n_11\ : STD_LOGIC;
  signal \ave_2_fu_1834_p2__29_carry__0_n_12\ : STD_LOGIC;
  signal \ave_2_fu_1834_p2__29_carry_i_1_n_5\ : STD_LOGIC;
  signal \ave_2_fu_1834_p2__29_carry_i_2_n_5\ : STD_LOGIC;
  signal \ave_2_fu_1834_p2__29_carry_i_3_n_5\ : STD_LOGIC;
  signal \ave_2_fu_1834_p2__29_carry_i_4_n_5\ : STD_LOGIC;
  signal \ave_2_fu_1834_p2__29_carry_i_5_n_5\ : STD_LOGIC;
  signal \ave_2_fu_1834_p2__29_carry_i_6_n_5\ : STD_LOGIC;
  signal \ave_2_fu_1834_p2__29_carry_i_7_n_5\ : STD_LOGIC;
  signal \ave_2_fu_1834_p2__29_carry_i_8_n_5\ : STD_LOGIC;
  signal \ave_2_fu_1834_p2__29_carry_n_10\ : STD_LOGIC;
  signal \ave_2_fu_1834_p2__29_carry_n_11\ : STD_LOGIC;
  signal \ave_2_fu_1834_p2__29_carry_n_12\ : STD_LOGIC;
  signal \ave_2_fu_1834_p2__29_carry_n_5\ : STD_LOGIC;
  signal \ave_2_fu_1834_p2__29_carry_n_6\ : STD_LOGIC;
  signal \ave_2_fu_1834_p2__29_carry_n_7\ : STD_LOGIC;
  signal \ave_2_fu_1834_p2__29_carry_n_8\ : STD_LOGIC;
  signal \ave_2_fu_1834_p2__29_carry_n_9\ : STD_LOGIC;
  signal \ave_2_fu_1834_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \ave_2_fu_1834_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \ave_2_fu_1834_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \ave_2_fu_1834_p2_carry__0_n_10\ : STD_LOGIC;
  signal \ave_2_fu_1834_p2_carry__0_n_12\ : STD_LOGIC;
  signal ave_2_fu_1834_p2_carry_i_1_n_5 : STD_LOGIC;
  signal ave_2_fu_1834_p2_carry_i_2_n_5 : STD_LOGIC;
  signal ave_2_fu_1834_p2_carry_i_3_n_5 : STD_LOGIC;
  signal ave_2_fu_1834_p2_carry_i_4_n_5 : STD_LOGIC;
  signal ave_2_fu_1834_p2_carry_i_5_n_5 : STD_LOGIC;
  signal ave_2_fu_1834_p2_carry_i_6_n_5 : STD_LOGIC;
  signal ave_2_fu_1834_p2_carry_i_7_n_5 : STD_LOGIC;
  signal ave_2_fu_1834_p2_carry_i_8_n_5 : STD_LOGIC;
  signal ave_2_fu_1834_p2_carry_n_10 : STD_LOGIC;
  signal ave_2_fu_1834_p2_carry_n_11 : STD_LOGIC;
  signal ave_2_fu_1834_p2_carry_n_12 : STD_LOGIC;
  signal ave_2_fu_1834_p2_carry_n_5 : STD_LOGIC;
  signal ave_2_fu_1834_p2_carry_n_6 : STD_LOGIC;
  signal ave_2_fu_1834_p2_carry_n_7 : STD_LOGIC;
  signal ave_2_fu_1834_p2_carry_n_8 : STD_LOGIC;
  signal ave_2_fu_1834_p2_carry_n_9 : STD_LOGIC;
  signal \ave_2_reg_4070_pp0_iter10_reg_reg[0]_srl7_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4070_pp0_iter10_reg_reg[10]_srl6_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4070_pp0_iter10_reg_reg[11]_srl6_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4070_pp0_iter10_reg_reg[1]_srl7_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4070_pp0_iter10_reg_reg[2]_srl6_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4070_pp0_iter10_reg_reg[3]_srl6_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4070_pp0_iter10_reg_reg[4]_srl6_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4070_pp0_iter10_reg_reg[5]_srl6_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4070_pp0_iter10_reg_reg[6]_srl6_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4070_pp0_iter10_reg_reg[7]_srl6_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4070_pp0_iter10_reg_reg[8]_srl6_n_5\ : STD_LOGIC;
  signal \ave_2_reg_4070_pp0_iter10_reg_reg[9]_srl6_n_5\ : STD_LOGIC;
  signal ave_2_reg_4070_pp0_iter11_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ave_3_fu_1868_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ave_3_fu_1868_p2__29_carry__0_i_1_n_12\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__29_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__29_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__29_carry__0_n_10\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__29_carry__0_n_12\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__29_carry_i_1_n_5\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__29_carry_i_2_n_5\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__29_carry_i_3_n_5\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__29_carry_i_4_n_5\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__29_carry_i_5_n_5\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__29_carry_i_6_n_5\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__29_carry_i_7_n_5\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__29_carry_i_8_n_5\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__29_carry_n_10\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__29_carry_n_11\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__29_carry_n_12\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__29_carry_n_5\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__29_carry_n_6\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__29_carry_n_7\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__29_carry_n_8\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__29_carry_n_9\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__59_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__59_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__59_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__59_carry__0_n_10\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__59_carry__0_n_11\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__59_carry__0_n_12\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__59_carry_i_1_n_5\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__59_carry_i_2_n_5\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__59_carry_i_3_n_5\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__59_carry_i_4_n_5\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__59_carry_i_5_n_5\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__59_carry_i_6_n_5\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__59_carry_i_7_n_5\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__59_carry_i_8_n_5\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__59_carry_n_10\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__59_carry_n_11\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__59_carry_n_12\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__59_carry_n_5\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__59_carry_n_6\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__59_carry_n_7\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__59_carry_n_8\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2__59_carry_n_9\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2_carry__0_n_10\ : STD_LOGIC;
  signal \ave_3_fu_1868_p2_carry__0_n_12\ : STD_LOGIC;
  signal ave_3_fu_1868_p2_carry_i_1_n_5 : STD_LOGIC;
  signal ave_3_fu_1868_p2_carry_i_2_n_5 : STD_LOGIC;
  signal ave_3_fu_1868_p2_carry_i_3_n_5 : STD_LOGIC;
  signal ave_3_fu_1868_p2_carry_i_4_n_5 : STD_LOGIC;
  signal ave_3_fu_1868_p2_carry_i_5_n_5 : STD_LOGIC;
  signal ave_3_fu_1868_p2_carry_i_6_n_5 : STD_LOGIC;
  signal ave_3_fu_1868_p2_carry_i_7_n_5 : STD_LOGIC;
  signal ave_3_fu_1868_p2_carry_i_8_n_5 : STD_LOGIC;
  signal ave_3_fu_1868_p2_carry_n_10 : STD_LOGIC;
  signal ave_3_fu_1868_p2_carry_n_11 : STD_LOGIC;
  signal ave_3_fu_1868_p2_carry_n_12 : STD_LOGIC;
  signal ave_3_fu_1868_p2_carry_n_5 : STD_LOGIC;
  signal ave_3_fu_1868_p2_carry_n_6 : STD_LOGIC;
  signal ave_3_fu_1868_p2_carry_n_7 : STD_LOGIC;
  signal ave_3_fu_1868_p2_carry_n_8 : STD_LOGIC;
  signal ave_3_fu_1868_p2_carry_n_9 : STD_LOGIC;
  signal ave_3_reg_4085 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \ave_3_reg_4085_pp0_iter10_reg_reg[0]_srl6_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085_pp0_iter10_reg_reg[10]_srl6_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085_pp0_iter10_reg_reg[11]_srl6_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085_pp0_iter10_reg_reg[1]_srl6_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085_pp0_iter10_reg_reg[2]_srl6_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085_pp0_iter10_reg_reg[3]_srl6_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085_pp0_iter10_reg_reg[4]_srl6_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085_pp0_iter10_reg_reg[5]_srl6_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085_pp0_iter10_reg_reg[6]_srl6_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085_pp0_iter10_reg_reg[7]_srl6_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085_pp0_iter10_reg_reg[8]_srl6_n_5\ : STD_LOGIC;
  signal \ave_3_reg_4085_pp0_iter10_reg_reg[9]_srl6_n_5\ : STD_LOGIC;
  signal ave_3_reg_4085_pp0_iter11_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal ave_fu_1774_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ave_fu_1774_p2__29_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2__29_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2__29_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2__29_carry__0_n_10\ : STD_LOGIC;
  signal \ave_fu_1774_p2__29_carry__0_n_12\ : STD_LOGIC;
  signal \ave_fu_1774_p2__29_carry_i_1_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2__29_carry_i_2_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2__29_carry_i_3_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2__29_carry_i_4_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2__29_carry_i_5_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2__29_carry_i_6_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2__29_carry_i_7_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2__29_carry_i_8_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2__29_carry_n_10\ : STD_LOGIC;
  signal \ave_fu_1774_p2__29_carry_n_11\ : STD_LOGIC;
  signal \ave_fu_1774_p2__29_carry_n_12\ : STD_LOGIC;
  signal \ave_fu_1774_p2__29_carry_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2__29_carry_n_6\ : STD_LOGIC;
  signal \ave_fu_1774_p2__29_carry_n_7\ : STD_LOGIC;
  signal \ave_fu_1774_p2__29_carry_n_8\ : STD_LOGIC;
  signal \ave_fu_1774_p2__29_carry_n_9\ : STD_LOGIC;
  signal \ave_fu_1774_p2__59_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2__59_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2__59_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2__59_carry__0_n_10\ : STD_LOGIC;
  signal \ave_fu_1774_p2__59_carry__0_n_11\ : STD_LOGIC;
  signal \ave_fu_1774_p2__59_carry__0_n_12\ : STD_LOGIC;
  signal \ave_fu_1774_p2__59_carry_i_1_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2__59_carry_i_2_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2__59_carry_i_3_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2__59_carry_i_4_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2__59_carry_i_5_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2__59_carry_i_6_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2__59_carry_i_7_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2__59_carry_i_8_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2__59_carry_n_10\ : STD_LOGIC;
  signal \ave_fu_1774_p2__59_carry_n_11\ : STD_LOGIC;
  signal \ave_fu_1774_p2__59_carry_n_12\ : STD_LOGIC;
  signal \ave_fu_1774_p2__59_carry_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2__59_carry_n_6\ : STD_LOGIC;
  signal \ave_fu_1774_p2__59_carry_n_7\ : STD_LOGIC;
  signal \ave_fu_1774_p2__59_carry_n_8\ : STD_LOGIC;
  signal \ave_fu_1774_p2__59_carry_n_9\ : STD_LOGIC;
  signal \ave_fu_1774_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \ave_fu_1774_p2_carry__0_n_10\ : STD_LOGIC;
  signal \ave_fu_1774_p2_carry__0_n_12\ : STD_LOGIC;
  signal ave_fu_1774_p2_carry_i_1_n_5 : STD_LOGIC;
  signal ave_fu_1774_p2_carry_i_2_n_5 : STD_LOGIC;
  signal ave_fu_1774_p2_carry_i_3_n_5 : STD_LOGIC;
  signal ave_fu_1774_p2_carry_i_4_n_5 : STD_LOGIC;
  signal ave_fu_1774_p2_carry_i_5_n_5 : STD_LOGIC;
  signal ave_fu_1774_p2_carry_i_6_n_5 : STD_LOGIC;
  signal ave_fu_1774_p2_carry_i_7_n_5 : STD_LOGIC;
  signal ave_fu_1774_p2_carry_i_8_n_5 : STD_LOGIC;
  signal ave_fu_1774_p2_carry_n_10 : STD_LOGIC;
  signal ave_fu_1774_p2_carry_n_11 : STD_LOGIC;
  signal ave_fu_1774_p2_carry_n_12 : STD_LOGIC;
  signal ave_fu_1774_p2_carry_n_5 : STD_LOGIC;
  signal ave_fu_1774_p2_carry_n_6 : STD_LOGIC;
  signal ave_fu_1774_p2_carry_n_7 : STD_LOGIC;
  signal ave_fu_1774_p2_carry_n_8 : STD_LOGIC;
  signal ave_fu_1774_p2_carry_n_9 : STD_LOGIC;
  signal ave_reg_4027 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \ave_reg_4027_pp0_iter10_reg_reg[0]_srl6_n_5\ : STD_LOGIC;
  signal \ave_reg_4027_pp0_iter10_reg_reg[10]_srl6_n_5\ : STD_LOGIC;
  signal \ave_reg_4027_pp0_iter10_reg_reg[11]_srl6_n_5\ : STD_LOGIC;
  signal \ave_reg_4027_pp0_iter10_reg_reg[1]_srl6_n_5\ : STD_LOGIC;
  signal \ave_reg_4027_pp0_iter10_reg_reg[2]_srl6_n_5\ : STD_LOGIC;
  signal \ave_reg_4027_pp0_iter10_reg_reg[3]_srl6_n_5\ : STD_LOGIC;
  signal \ave_reg_4027_pp0_iter10_reg_reg[4]_srl6_n_5\ : STD_LOGIC;
  signal \ave_reg_4027_pp0_iter10_reg_reg[5]_srl6_n_5\ : STD_LOGIC;
  signal \ave_reg_4027_pp0_iter10_reg_reg[6]_srl6_n_5\ : STD_LOGIC;
  signal \ave_reg_4027_pp0_iter10_reg_reg[7]_srl6_n_5\ : STD_LOGIC;
  signal \ave_reg_4027_pp0_iter10_reg_reg[8]_srl6_n_5\ : STD_LOGIC;
  signal \ave_reg_4027_pp0_iter10_reg_reg[9]_srl6_n_5\ : STD_LOGIC;
  signal ave_reg_4027_pp0_iter11_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \cmp147_reg_3711_pp0_iter1_reg_reg[0]_srl2_n_5\ : STD_LOGIC;
  signal cmp147_reg_3711_pp0_iter2_reg : STD_LOGIC;
  signal \^cmp84_reg_669_reg[0]\ : STD_LOGIC;
  signal empty_126_fu_232 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_128_fu_240 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_129_fu_244 : STD_LOGIC;
  signal empty_130_fu_248 : STD_LOGIC;
  signal \empty_130_fu_248[7]_i_4_n_5\ : STD_LOGIC;
  signal \empty_130_fu_248_reg_n_5_[0]\ : STD_LOGIC;
  signal \empty_130_fu_248_reg_n_5_[1]\ : STD_LOGIC;
  signal \empty_130_fu_248_reg_n_5_[2]\ : STD_LOGIC;
  signal \empty_130_fu_248_reg_n_5_[3]\ : STD_LOGIC;
  signal \empty_130_fu_248_reg_n_5_[4]\ : STD_LOGIC;
  signal \empty_130_fu_248_reg_n_5_[5]\ : STD_LOGIC;
  signal \empty_130_fu_248_reg_n_5_[6]\ : STD_LOGIC;
  signal \empty_130_fu_248_reg_n_5_[7]\ : STD_LOGIC;
  signal empty_131_fu_252 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_132_fu_256 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_133_fu_260 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_134_fu_264 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_135_fu_268 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_136_fu_272 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_137_fu_276 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_138_fu_280 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_139_fu_284 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_140_fu_288 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \empty_140_fu_288[7]_i_2_n_5\ : STD_LOGIC;
  signal empty_141_fu_292 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_142_fu_296 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_143_fu_300 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal empty_144_fu_304 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \empty_144_fu_304[7]_i_2_n_5\ : STD_LOGIC;
  signal empty_145_fu_308 : STD_LOGIC;
  signal \empty_145_fu_308[7]_i_3_n_5\ : STD_LOGIC;
  signal \empty_145_fu_308_reg_n_5_[0]\ : STD_LOGIC;
  signal \empty_145_fu_308_reg_n_5_[1]\ : STD_LOGIC;
  signal \empty_145_fu_308_reg_n_5_[2]\ : STD_LOGIC;
  signal \empty_145_fu_308_reg_n_5_[3]\ : STD_LOGIC;
  signal \empty_145_fu_308_reg_n_5_[4]\ : STD_LOGIC;
  signal \empty_145_fu_308_reg_n_5_[5]\ : STD_LOGIC;
  signal \empty_145_fu_308_reg_n_5_[6]\ : STD_LOGIC;
  signal \empty_145_fu_308_reg_n_5_[7]\ : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_10 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_100 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_101 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_102 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_103 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_104 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_105 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_106 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_107 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_108 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_109 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_11 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_110 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_111 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_112 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_113 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_114 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_115 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_116 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_117 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_118 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_119 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_12 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_120 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_121 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_122 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_123 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_124 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_125 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_126 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_127 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_128 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_129 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_13 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_130 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_131 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_132 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_133 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_134 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_135 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_136 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_137 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_138 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_139 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_14 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_140 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_141 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_142 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_143 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_144 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_145 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_146 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_147 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_148 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_149 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_15 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_150 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_151 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_152 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_153 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_154 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_155 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_156 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_157 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_158 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_159 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_16 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_160 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_161 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_162 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_163 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_164 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_165 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_166 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_167 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_168 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_169 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_17 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_170 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_171 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_172 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_173 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_174 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_175 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_176 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_177 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_179 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_18 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_188 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_189 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_19 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_190 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_191 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_192 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_193 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_194 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_195 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_196 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_197 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_198 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_20 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_200 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_201 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_202 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_203 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_204 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_205 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_206 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_207 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_208 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_209 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_21 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_210 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_211 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_212 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_213 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_214 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_215 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_216 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_217 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_218 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_219 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_22 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_220 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_221 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_222 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_223 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_224 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_225 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_226 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_227 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_228 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_229 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_23 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_230 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_231 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_232 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_233 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_24 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_25 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_26 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_27 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_28 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_29 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_30 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_31 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_32 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_33 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_34 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_35 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_36 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_37 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_38 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_39 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_40 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_41 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_42 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_43 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_44 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_45 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_46 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_47 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_48 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_49 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_50 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_51 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_52 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_53 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_54 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_55 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_56 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_57 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_58 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_59 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_6 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_60 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_61 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_62 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_63 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_64 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_65 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_66 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_67 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_68 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_69 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_7 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_70 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_71 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_72 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_73 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_74 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_75 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_76 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_77 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_78 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_79 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_8 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_80 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_81 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_82 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_83 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_84 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_85 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_86 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_87 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_88 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_89 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_9 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_90 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_91 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_92 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_93 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_94 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_95 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_96 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_97 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_98 : STD_LOGIC;
  signal flow_control_loop_pipe_sequential_init_U_n_99 : STD_LOGIC;
  signal frp_pipeline_valid_U_exitcond : STD_LOGIC;
  signal frp_pipeline_valid_U_i_4_n_5 : STD_LOGIC;
  signal frp_pipeline_valid_U_i_6_n_5 : STD_LOGIC;
  signal frp_pipeline_valid_U_num_valid_datasets : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal frp_pipeline_valid_U_valid_out : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal g_2_reg_724 : STD_LOGIC;
  signal \g_2_reg_724[0]_i_1_n_5\ : STD_LOGIC;
  signal \g_2_reg_724[1]_i_1_n_5\ : STD_LOGIC;
  signal \g_2_reg_724[2]_i_1_n_5\ : STD_LOGIC;
  signal \g_2_reg_724[3]_i_1_n_5\ : STD_LOGIC;
  signal \g_2_reg_724[4]_i_1_n_5\ : STD_LOGIC;
  signal \g_2_reg_724[5]_i_1_n_5\ : STD_LOGIC;
  signal \g_2_reg_724[6]_i_1_n_5\ : STD_LOGIC;
  signal \g_2_reg_724[7]_i_2_n_5\ : STD_LOGIC;
  signal \g_2_reg_724_pp0_iter16_reg_reg[0]_srl13_n_5\ : STD_LOGIC;
  signal \g_2_reg_724_pp0_iter16_reg_reg[1]_srl13_n_5\ : STD_LOGIC;
  signal \g_2_reg_724_pp0_iter16_reg_reg[2]_srl13_n_5\ : STD_LOGIC;
  signal \g_2_reg_724_pp0_iter16_reg_reg[3]_srl13_n_5\ : STD_LOGIC;
  signal \g_2_reg_724_pp0_iter16_reg_reg[4]_srl13_n_5\ : STD_LOGIC;
  signal \g_2_reg_724_pp0_iter16_reg_reg[5]_srl13_n_5\ : STD_LOGIC;
  signal \g_2_reg_724_pp0_iter16_reg_reg[6]_srl13_n_5\ : STD_LOGIC;
  signal \g_2_reg_724_pp0_iter16_reg_reg[7]_srl13_n_5\ : STD_LOGIC;
  signal g_2_reg_724_pp0_iter17_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal g_2_reg_724_pp0_iter18_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \g_2_reg_724_reg_n_5_[0]\ : STD_LOGIC;
  signal \g_2_reg_724_reg_n_5_[1]\ : STD_LOGIC;
  signal \g_2_reg_724_reg_n_5_[2]\ : STD_LOGIC;
  signal \g_2_reg_724_reg_n_5_[3]\ : STD_LOGIC;
  signal \g_2_reg_724_reg_n_5_[4]\ : STD_LOGIC;
  signal \g_2_reg_724_reg_n_5_[5]\ : STD_LOGIC;
  signal \g_2_reg_724_reg_n_5_[6]\ : STD_LOGIC;
  signal \g_2_reg_724_reg_n_5_[7]\ : STD_LOGIC;
  signal g_fu_3304_p2 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready : STD_LOGIC;
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgG_write : STD_LOGIC;
  signal icmp_ln318_fu_936_p2 : STD_LOGIC;
  signal icmp_ln318_fu_936_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln318_fu_936_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln318_fu_936_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln318_fu_936_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln318_fu_936_p2_carry_n_9 : STD_LOGIC;
  signal \icmp_ln318_reg_3698_pp0_iter16_reg_reg[0]_srl14_n_5\ : STD_LOGIC;
  signal icmp_ln318_reg_3698_pp0_iter17_reg : STD_LOGIC;
  signal icmp_ln318_reg_3698_pp0_iter1_reg : STD_LOGIC;
  signal \icmp_ln318_reg_3698_pp0_iter2_reg_reg_n_5_[0]\ : STD_LOGIC;
  signal \icmp_ln318_reg_3698_reg_n_5_[0]\ : STD_LOGIC;
  signal icmp_ln328_fu_958_p2 : STD_LOGIC;
  signal icmp_ln328_fu_958_p2_carry_n_10 : STD_LOGIC;
  signal icmp_ln328_fu_958_p2_carry_n_11 : STD_LOGIC;
  signal icmp_ln328_fu_958_p2_carry_n_12 : STD_LOGIC;
  signal icmp_ln328_fu_958_p2_carry_n_5 : STD_LOGIC;
  signal icmp_ln328_fu_958_p2_carry_n_6 : STD_LOGIC;
  signal icmp_ln328_fu_958_p2_carry_n_7 : STD_LOGIC;
  signal icmp_ln328_fu_958_p2_carry_n_8 : STD_LOGIC;
  signal icmp_ln328_fu_958_p2_carry_n_9 : STD_LOGIC;
  signal icmp_ln328_reg_3707 : STD_LOGIC;
  signal icmp_ln328_reg_3707_pp0_iter1_reg : STD_LOGIC;
  signal icmp_ln328_reg_3707_pp0_iter2_reg : STD_LOGIC;
  signal icmp_ln439_fu_980_p2 : STD_LOGIC;
  signal \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_2_n_5\ : STD_LOGIC;
  signal \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_3_n_5\ : STD_LOGIC;
  signal \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_4_n_5\ : STD_LOGIC;
  signal \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_n_5\ : STD_LOGIC;
  signal icmp_ln439_reg_3735_pp0_iter17_reg : STD_LOGIC;
  signal icmp_ln439_reg_3735_pp0_iter18_reg : STD_LOGIC;
  signal imgG_write_local : STD_LOGIC;
  signal linebuf_yuv_1_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_yuv_2_U_n_14 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_15 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_16 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_17 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_18 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_21 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_22 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_23 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_24 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_25 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_26 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_35 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_36 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_37 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_38 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_39 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_40 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_41 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_42 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_43 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_44 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_45 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_46 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_47 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_48 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_49 : STD_LOGIC;
  signal linebuf_yuv_2_U_n_50 : STD_LOGIC;
  signal linebuf_yuv_3_addr_reg_3763 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal linebuf_yuv_3_addr_reg_3763_pp0_iter2_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal linebuf_yuv_3_q1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal linebuf_yuv_q0 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \lshr_ln501_1_reg_4366_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal lshr_ln501_1_reg_4366_reg_n_103 : STD_LOGIC;
  signal lshr_ln501_1_reg_4366_reg_n_104 : STD_LOGIC;
  signal lshr_ln501_1_reg_4366_reg_n_105 : STD_LOGIC;
  signal lshr_ln501_1_reg_4366_reg_n_106 : STD_LOGIC;
  signal lshr_ln501_1_reg_4366_reg_n_107 : STD_LOGIC;
  signal lshr_ln501_1_reg_4366_reg_n_108 : STD_LOGIC;
  signal lshr_ln501_1_reg_4366_reg_n_109 : STD_LOGIC;
  signal lshr_ln501_1_reg_4366_reg_n_110 : STD_LOGIC;
  signal \lshr_ln501_2_reg_4371_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal lshr_ln501_2_reg_4371_reg_n_103 : STD_LOGIC;
  signal lshr_ln501_2_reg_4371_reg_n_104 : STD_LOGIC;
  signal lshr_ln501_2_reg_4371_reg_n_105 : STD_LOGIC;
  signal lshr_ln501_2_reg_4371_reg_n_106 : STD_LOGIC;
  signal lshr_ln501_2_reg_4371_reg_n_107 : STD_LOGIC;
  signal lshr_ln501_2_reg_4371_reg_n_108 : STD_LOGIC;
  signal lshr_ln501_2_reg_4371_reg_n_109 : STD_LOGIC;
  signal lshr_ln501_2_reg_4371_reg_n_110 : STD_LOGIC;
  signal \lshr_ln501_3_reg_4376_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal lshr_ln501_3_reg_4376_reg_n_103 : STD_LOGIC;
  signal lshr_ln501_3_reg_4376_reg_n_104 : STD_LOGIC;
  signal lshr_ln501_3_reg_4376_reg_n_105 : STD_LOGIC;
  signal lshr_ln501_3_reg_4376_reg_n_106 : STD_LOGIC;
  signal lshr_ln501_3_reg_4376_reg_n_107 : STD_LOGIC;
  signal lshr_ln501_3_reg_4376_reg_n_108 : STD_LOGIC;
  signal lshr_ln501_3_reg_4376_reg_n_109 : STD_LOGIC;
  signal lshr_ln501_3_reg_4376_reg_n_110 : STD_LOGIC;
  signal \lshr_ln_reg_4361_reg__0\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal lshr_ln_reg_4361_reg_n_103 : STD_LOGIC;
  signal lshr_ln_reg_4361_reg_n_104 : STD_LOGIC;
  signal lshr_ln_reg_4361_reg_n_105 : STD_LOGIC;
  signal lshr_ln_reg_4361_reg_n_106 : STD_LOGIC;
  signal lshr_ln_reg_4361_reg_n_107 : STD_LOGIC;
  signal lshr_ln_reg_4361_reg_n_108 : STD_LOGIC;
  signal lshr_ln_reg_4361_reg_n_109 : STD_LOGIC;
  signal lshr_ln_reg_4361_reg_n_110 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U61_n_10 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U61_n_11 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U61_n_12 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U61_n_13 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U61_n_14 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U61_n_15 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U61_n_16 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U61_n_17 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U61_n_18 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U61_n_19 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U61_n_20 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U61_n_21 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U61_n_22 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U61_n_23 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U61_n_24 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U61_n_25 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U61_n_26 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U61_n_27 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U61_n_28 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U61_n_5 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U61_n_6 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U61_n_7 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U61_n_8 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U61_n_9 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_10 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_11 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_12 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_13 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_14 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_15 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_16 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_17 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_18 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_19 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_20 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_21 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_22 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_23 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_24 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_25 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_26 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_27 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_5 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_6 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_7 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_8 : STD_LOGIC;
  signal mac_muladd_12s_10ns_22s_23_4_1_U62_n_9 : STD_LOGIC;
  signal mean_3_fu_2247_p3 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal mean_3_reg_4159 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \mean_3_reg_4159[10]_i_2_n_5\ : STD_LOGIC;
  signal \mean_3_reg_4159[10]_i_3_n_5\ : STD_LOGIC;
  signal \mean_3_reg_4159[10]_i_4_n_5\ : STD_LOGIC;
  signal \mean_3_reg_4159[5]_i_2_n_5\ : STD_LOGIC;
  signal \mean_3_reg_4159[8]_i_2_n_5\ : STD_LOGIC;
  signal \mean_3_reg_4159[9]_i_2_n_5\ : STD_LOGIC;
  signal mean_fu_2174_p3 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal mean_reg_4151 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \mean_reg_4151[10]_i_2_n_5\ : STD_LOGIC;
  signal \mean_reg_4151[10]_i_3_n_5\ : STD_LOGIC;
  signal \mean_reg_4151[10]_i_4_n_5\ : STD_LOGIC;
  signal \mean_reg_4151[5]_i_2_n_5\ : STD_LOGIC;
  signal \mean_reg_4151[8]_i_2_n_5\ : STD_LOGIC;
  signal \mean_reg_4151[9]_i_2_n_5\ : STD_LOGIC;
  signal mul_ln504_1_reg_4401_reg_n_100 : STD_LOGIC;
  signal mul_ln504_1_reg_4401_reg_n_101 : STD_LOGIC;
  signal mul_ln504_1_reg_4401_reg_n_102 : STD_LOGIC;
  signal mul_ln504_1_reg_4401_reg_n_103 : STD_LOGIC;
  signal mul_ln504_1_reg_4401_reg_n_104 : STD_LOGIC;
  signal mul_ln504_1_reg_4401_reg_n_105 : STD_LOGIC;
  signal mul_ln504_1_reg_4401_reg_n_106 : STD_LOGIC;
  signal mul_ln504_1_reg_4401_reg_n_107 : STD_LOGIC;
  signal mul_ln504_1_reg_4401_reg_n_108 : STD_LOGIC;
  signal mul_ln504_1_reg_4401_reg_n_109 : STD_LOGIC;
  signal mul_ln504_1_reg_4401_reg_n_110 : STD_LOGIC;
  signal mul_ln504_1_reg_4401_reg_n_89 : STD_LOGIC;
  signal mul_ln504_1_reg_4401_reg_n_90 : STD_LOGIC;
  signal mul_ln504_1_reg_4401_reg_n_91 : STD_LOGIC;
  signal mul_ln504_1_reg_4401_reg_n_92 : STD_LOGIC;
  signal mul_ln504_1_reg_4401_reg_n_93 : STD_LOGIC;
  signal mul_ln504_1_reg_4401_reg_n_94 : STD_LOGIC;
  signal mul_ln504_1_reg_4401_reg_n_95 : STD_LOGIC;
  signal mul_ln504_1_reg_4401_reg_n_96 : STD_LOGIC;
  signal mul_ln504_1_reg_4401_reg_n_97 : STD_LOGIC;
  signal mul_ln504_1_reg_4401_reg_n_98 : STD_LOGIC;
  signal mul_ln504_1_reg_4401_reg_n_99 : STD_LOGIC;
  signal mul_ln504_2_reg_4406_reg_n_100 : STD_LOGIC;
  signal mul_ln504_2_reg_4406_reg_n_101 : STD_LOGIC;
  signal mul_ln504_2_reg_4406_reg_n_102 : STD_LOGIC;
  signal mul_ln504_2_reg_4406_reg_n_103 : STD_LOGIC;
  signal mul_ln504_2_reg_4406_reg_n_104 : STD_LOGIC;
  signal mul_ln504_2_reg_4406_reg_n_105 : STD_LOGIC;
  signal mul_ln504_2_reg_4406_reg_n_106 : STD_LOGIC;
  signal mul_ln504_2_reg_4406_reg_n_107 : STD_LOGIC;
  signal mul_ln504_2_reg_4406_reg_n_108 : STD_LOGIC;
  signal mul_ln504_2_reg_4406_reg_n_109 : STD_LOGIC;
  signal mul_ln504_2_reg_4406_reg_n_110 : STD_LOGIC;
  signal mul_ln504_2_reg_4406_reg_n_89 : STD_LOGIC;
  signal mul_ln504_2_reg_4406_reg_n_90 : STD_LOGIC;
  signal mul_ln504_2_reg_4406_reg_n_91 : STD_LOGIC;
  signal mul_ln504_2_reg_4406_reg_n_92 : STD_LOGIC;
  signal mul_ln504_2_reg_4406_reg_n_93 : STD_LOGIC;
  signal mul_ln504_2_reg_4406_reg_n_94 : STD_LOGIC;
  signal mul_ln504_2_reg_4406_reg_n_95 : STD_LOGIC;
  signal mul_ln504_2_reg_4406_reg_n_96 : STD_LOGIC;
  signal mul_ln504_2_reg_4406_reg_n_97 : STD_LOGIC;
  signal mul_ln504_2_reg_4406_reg_n_98 : STD_LOGIC;
  signal mul_ln504_2_reg_4406_reg_n_99 : STD_LOGIC;
  signal or_ln585_fu_986_p2 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal or_ln587_3_fu_3401_p4 : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal p_0_0_03845_44964_ph_reg_632 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_0_03845_44964_ph_reg_632_reg_n_5_[0]\ : STD_LOGIC;
  signal \p_0_0_03845_44964_ph_reg_632_reg_n_5_[1]\ : STD_LOGIC;
  signal \p_0_0_03845_44964_ph_reg_632_reg_n_5_[2]\ : STD_LOGIC;
  signal \p_0_0_03845_44964_ph_reg_632_reg_n_5_[3]\ : STD_LOGIC;
  signal \p_0_0_03845_44964_ph_reg_632_reg_n_5_[4]\ : STD_LOGIC;
  signal \p_0_0_03845_44964_ph_reg_632_reg_n_5_[5]\ : STD_LOGIC;
  signal \p_0_0_03845_44964_ph_reg_632_reg_n_5_[6]\ : STD_LOGIC;
  signal \p_0_0_03845_44964_ph_reg_632_reg_n_5_[7]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_0_in1_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC_VECTOR ( 0 to 0 );
  signal p_load51_reg_3907 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load52_reg_3902 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load53_reg_3897 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load54_reg_3892 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load55_reg_3887 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load56_reg_3882 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load57_reg_3877 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load58_reg_3872 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load59_reg_3867 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load60_reg_3862 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load61_reg_3857 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load62_reg_3852 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load63_reg_3847 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load64_reg_3842 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load65_reg_3788 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load67_reg_3837 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load69_reg_3781 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load71_reg_3832 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load73_reg_3774 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_load_reg_3912 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal pf_all_done : STD_LOGIC;
  signal pf_imgG_U_pf_done : STD_LOGIC;
  signal pf_imgG_U_pf_ready : STD_LOGIC;
  signal q0_reg : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal q0_reg_0_i_10_n_5 : STD_LOGIC;
  signal q0_reg_0_i_11_n_5 : STD_LOGIC;
  signal q0_reg_0_i_1_n_10 : STD_LOGIC;
  signal q0_reg_0_i_1_n_12 : STD_LOGIC;
  signal q0_reg_0_i_1_n_19 : STD_LOGIC;
  signal q0_reg_0_i_1_n_20 : STD_LOGIC;
  signal q0_reg_0_i_2_n_10 : STD_LOGIC;
  signal q0_reg_0_i_2_n_11 : STD_LOGIC;
  signal q0_reg_0_i_2_n_12 : STD_LOGIC;
  signal q0_reg_0_i_2_n_13 : STD_LOGIC;
  signal q0_reg_0_i_2_n_14 : STD_LOGIC;
  signal q0_reg_0_i_2_n_15 : STD_LOGIC;
  signal q0_reg_0_i_2_n_16 : STD_LOGIC;
  signal q0_reg_0_i_2_n_17 : STD_LOGIC;
  signal q0_reg_0_i_2_n_18 : STD_LOGIC;
  signal q0_reg_0_i_2_n_19 : STD_LOGIC;
  signal q0_reg_0_i_2_n_20 : STD_LOGIC;
  signal q0_reg_0_i_2_n_5 : STD_LOGIC;
  signal q0_reg_0_i_2_n_6 : STD_LOGIC;
  signal q0_reg_0_i_2_n_7 : STD_LOGIC;
  signal q0_reg_0_i_2_n_8 : STD_LOGIC;
  signal q0_reg_0_i_2_n_9 : STD_LOGIC;
  signal q0_reg_0_i_3_n_5 : STD_LOGIC;
  signal q0_reg_0_i_4_n_5 : STD_LOGIC;
  signal q0_reg_0_i_5_n_5 : STD_LOGIC;
  signal q0_reg_0_i_6_n_5 : STD_LOGIC;
  signal q0_reg_0_i_7_n_5 : STD_LOGIC;
  signal q0_reg_0_i_8_n_5 : STD_LOGIC;
  signal q0_reg_0_i_9_n_5 : STD_LOGIC;
  signal sel : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal select_ln403_2_fu_1259_p3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal select_ln510_reg_4433 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \select_ln510_reg_4433[0]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4433[1]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4433[2]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4433[3]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4433[4]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4433[5]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4433[6]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4433[7]_i_11_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4433[7]_i_12_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4433[7]_i_13_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4433[7]_i_14_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4433[7]_i_15_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4433[7]_i_16_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4433[7]_i_17_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4433[7]_i_18_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4433[7]_i_1_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4433[7]_i_2_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4433[7]_i_4_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4433_reg[7]_i_3_n_10\ : STD_LOGIC;
  signal \select_ln510_reg_4433_reg[7]_i_3_n_11\ : STD_LOGIC;
  signal \select_ln510_reg_4433_reg[7]_i_3_n_12\ : STD_LOGIC;
  signal \select_ln510_reg_4433_reg[7]_i_3_n_7\ : STD_LOGIC;
  signal \select_ln510_reg_4433_reg[7]_i_3_n_9\ : STD_LOGIC;
  signal \select_ln510_reg_4433_reg[7]_i_5_n_10\ : STD_LOGIC;
  signal \select_ln510_reg_4433_reg[7]_i_5_n_11\ : STD_LOGIC;
  signal \select_ln510_reg_4433_reg[7]_i_5_n_12\ : STD_LOGIC;
  signal \select_ln510_reg_4433_reg[7]_i_5_n_5\ : STD_LOGIC;
  signal \select_ln510_reg_4433_reg[7]_i_5_n_6\ : STD_LOGIC;
  signal \select_ln510_reg_4433_reg[7]_i_5_n_7\ : STD_LOGIC;
  signal \select_ln510_reg_4433_reg[7]_i_5_n_8\ : STD_LOGIC;
  signal \select_ln510_reg_4433_reg[7]_i_5_n_9\ : STD_LOGIC;
  signal sext_ln465_1_reg_4011 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln465_1_reg_4011_pp0_iter5_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln465_2_reg_4016 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln465_2_reg_4016_pp0_iter5_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln465_3_reg_4021 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln465_3_reg_4021_pp0_iter5_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln465_4_fu_1760_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln465_5_fu_1770_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln465_reg_4005 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln465_reg_4005_pp0_iter5_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln466_1_reg_4038 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln466_2_reg_4044 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln466_3_reg_4050 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln466_4_fu_1798_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln466_5_fu_1808_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln466_reg_4033 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln467_1_reg_4065 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln467_2_fu_1830_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln467_reg_4060 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln468_1_reg_4080 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln468_1_reg_4080_pp0_iter5_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \sext_ln468_1_reg_4080_reg[9]_i_2_n_12\ : STD_LOGIC;
  signal sext_ln468_2_fu_1854_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln468_3_fu_1864_p1 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln468_reg_4075 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln468_reg_4075_pp0_iter5_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sext_ln504_7_fu_3300_p1 : STD_LOGIC_VECTOR ( 12 downto 8 );
  signal sub_ln476_1_fu_2360_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sub_ln476_1_fu_2360_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln476_1_fu_2360_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln476_1_fu_2360_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln476_1_fu_2360_p2_carry__0_n_11\ : STD_LOGIC;
  signal \sub_ln476_1_fu_2360_p2_carry__0_n_12\ : STD_LOGIC;
  signal sub_ln476_1_fu_2360_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln476_1_fu_2360_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln476_1_fu_2360_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln476_1_fu_2360_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln476_1_fu_2360_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln476_1_fu_2360_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln476_1_fu_2360_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln476_1_fu_2360_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln476_1_fu_2360_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln476_1_fu_2360_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln476_1_fu_2360_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln476_1_fu_2360_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln476_1_fu_2360_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln476_1_fu_2360_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln476_1_fu_2360_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln476_1_fu_2360_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln476_2_fu_2394_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sub_ln476_2_fu_2394_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln476_2_fu_2394_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln476_2_fu_2394_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln476_2_fu_2394_p2_carry__0_n_11\ : STD_LOGIC;
  signal \sub_ln476_2_fu_2394_p2_carry__0_n_12\ : STD_LOGIC;
  signal sub_ln476_2_fu_2394_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln476_2_fu_2394_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln476_2_fu_2394_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln476_2_fu_2394_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln476_2_fu_2394_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln476_2_fu_2394_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln476_2_fu_2394_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln476_2_fu_2394_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln476_2_fu_2394_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln476_2_fu_2394_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln476_2_fu_2394_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln476_2_fu_2394_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln476_2_fu_2394_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln476_2_fu_2394_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln476_2_fu_2394_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln476_2_fu_2394_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln476_3_fu_2428_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sub_ln476_fu_2326_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sub_ln477_1_fu_2263_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sub_ln477_1_fu_2263_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln477_1_fu_2263_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln477_1_fu_2263_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln477_1_fu_2263_p2_carry__0_n_11\ : STD_LOGIC;
  signal \sub_ln477_1_fu_2263_p2_carry__0_n_12\ : STD_LOGIC;
  signal sub_ln477_1_fu_2263_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln477_1_fu_2263_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln477_1_fu_2263_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln477_1_fu_2263_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln477_1_fu_2263_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln477_1_fu_2263_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln477_1_fu_2263_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln477_1_fu_2263_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln477_1_fu_2263_p2_carry_i_9_n_5 : STD_LOGIC;
  signal sub_ln477_1_fu_2263_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln477_1_fu_2263_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln477_1_fu_2263_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln477_1_fu_2263_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln477_1_fu_2263_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln477_1_fu_2263_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln477_1_fu_2263_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln477_1_fu_2263_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln477_1_reg_4178 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal sub_ln477_2_fu_2272_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sub_ln477_2_fu_2272_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln477_2_fu_2272_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln477_2_fu_2272_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln477_2_fu_2272_p2_carry__0_n_11\ : STD_LOGIC;
  signal \sub_ln477_2_fu_2272_p2_carry__0_n_12\ : STD_LOGIC;
  signal sub_ln477_2_fu_2272_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln477_2_fu_2272_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln477_2_fu_2272_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln477_2_fu_2272_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln477_2_fu_2272_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln477_2_fu_2272_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln477_2_fu_2272_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln477_2_fu_2272_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln477_2_fu_2272_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln477_2_fu_2272_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln477_2_fu_2272_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln477_2_fu_2272_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln477_2_fu_2272_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln477_2_fu_2272_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln477_2_fu_2272_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln477_2_fu_2272_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln477_2_reg_4189 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal sub_ln477_3_fu_2281_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sub_ln477_3_fu_2281_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln477_3_fu_2281_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln477_3_fu_2281_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln477_3_fu_2281_p2_carry__0_n_11\ : STD_LOGIC;
  signal \sub_ln477_3_fu_2281_p2_carry__0_n_12\ : STD_LOGIC;
  signal sub_ln477_3_fu_2281_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln477_3_fu_2281_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln477_3_fu_2281_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln477_3_fu_2281_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln477_3_fu_2281_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln477_3_fu_2281_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln477_3_fu_2281_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln477_3_fu_2281_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln477_3_fu_2281_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln477_3_fu_2281_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln477_3_fu_2281_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln477_3_fu_2281_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln477_3_fu_2281_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln477_3_fu_2281_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln477_3_fu_2281_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln477_3_fu_2281_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln477_3_reg_4200 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal sub_ln477_fu_2254_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sub_ln477_fu_2254_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln477_fu_2254_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln477_fu_2254_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln477_fu_2254_p2_carry__0_n_11\ : STD_LOGIC;
  signal \sub_ln477_fu_2254_p2_carry__0_n_12\ : STD_LOGIC;
  signal sub_ln477_fu_2254_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln477_fu_2254_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln477_fu_2254_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln477_fu_2254_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln477_fu_2254_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln477_fu_2254_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln477_fu_2254_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln477_fu_2254_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln477_fu_2254_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln477_fu_2254_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln477_fu_2254_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln477_fu_2254_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln477_fu_2254_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln477_fu_2254_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln477_fu_2254_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln477_fu_2254_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln477_reg_4167 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal sub_ln478_1_fu_2299_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sub_ln478_1_fu_2299_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln478_1_fu_2299_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln478_1_fu_2299_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln478_1_fu_2299_p2_carry__0_n_11\ : STD_LOGIC;
  signal \sub_ln478_1_fu_2299_p2_carry__0_n_12\ : STD_LOGIC;
  signal sub_ln478_1_fu_2299_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln478_1_fu_2299_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln478_1_fu_2299_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln478_1_fu_2299_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln478_1_fu_2299_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln478_1_fu_2299_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln478_1_fu_2299_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln478_1_fu_2299_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln478_1_fu_2299_p2_carry_i_9_n_5 : STD_LOGIC;
  signal sub_ln478_1_fu_2299_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln478_1_fu_2299_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln478_1_fu_2299_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln478_1_fu_2299_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln478_1_fu_2299_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln478_1_fu_2299_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln478_1_fu_2299_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln478_1_fu_2299_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln478_2_fu_2308_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sub_ln478_2_fu_2308_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln478_2_fu_2308_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln478_2_fu_2308_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln478_2_fu_2308_p2_carry__0_n_11\ : STD_LOGIC;
  signal \sub_ln478_2_fu_2308_p2_carry__0_n_12\ : STD_LOGIC;
  signal sub_ln478_2_fu_2308_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln478_2_fu_2308_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln478_2_fu_2308_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln478_2_fu_2308_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln478_2_fu_2308_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln478_2_fu_2308_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln478_2_fu_2308_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln478_2_fu_2308_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln478_2_fu_2308_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln478_2_fu_2308_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln478_2_fu_2308_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln478_2_fu_2308_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln478_2_fu_2308_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln478_2_fu_2308_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln478_2_fu_2308_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln478_2_fu_2308_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln478_2_reg_4233 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal sub_ln478_3_fu_2317_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sub_ln478_3_fu_2317_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln478_3_fu_2317_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln478_3_fu_2317_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln478_3_fu_2317_p2_carry__0_n_11\ : STD_LOGIC;
  signal \sub_ln478_3_fu_2317_p2_carry__0_n_12\ : STD_LOGIC;
  signal sub_ln478_3_fu_2317_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln478_3_fu_2317_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln478_3_fu_2317_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln478_3_fu_2317_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln478_3_fu_2317_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln478_3_fu_2317_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln478_3_fu_2317_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln478_3_fu_2317_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln478_3_fu_2317_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln478_3_fu_2317_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln478_3_fu_2317_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln478_3_fu_2317_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln478_3_fu_2317_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln478_3_fu_2317_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln478_3_fu_2317_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln478_3_fu_2317_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln478_3_reg_4244 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal sub_ln478_fu_2290_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sub_ln478_fu_2290_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln478_fu_2290_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln478_fu_2290_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln478_fu_2290_p2_carry__0_n_11\ : STD_LOGIC;
  signal \sub_ln478_fu_2290_p2_carry__0_n_12\ : STD_LOGIC;
  signal sub_ln478_fu_2290_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln478_fu_2290_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln478_fu_2290_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln478_fu_2290_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln478_fu_2290_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln478_fu_2290_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln478_fu_2290_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln478_fu_2290_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln478_fu_2290_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln478_fu_2290_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln478_fu_2290_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln478_fu_2290_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln478_fu_2290_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln478_fu_2290_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln478_fu_2290_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln478_fu_2290_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln478_reg_4211 : STD_LOGIC_VECTOR ( 10 to 10 );
  signal sub_ln479_1_fu_2764_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sub_ln479_2_fu_2798_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sub_ln479_2_fu_2798_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln479_2_fu_2798_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln479_2_fu_2798_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln479_2_fu_2798_p2_carry__0_n_11\ : STD_LOGIC;
  signal \sub_ln479_2_fu_2798_p2_carry__0_n_12\ : STD_LOGIC;
  signal sub_ln479_2_fu_2798_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln479_2_fu_2798_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln479_2_fu_2798_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln479_2_fu_2798_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln479_2_fu_2798_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln479_2_fu_2798_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln479_2_fu_2798_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln479_2_fu_2798_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln479_2_fu_2798_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln479_2_fu_2798_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln479_2_fu_2798_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln479_2_fu_2798_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln479_2_fu_2798_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln479_2_fu_2798_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln479_2_fu_2798_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln479_2_fu_2798_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln479_3_fu_2832_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal \sub_ln479_3_fu_2832_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln479_3_fu_2832_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln479_3_fu_2832_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln479_3_fu_2832_p2_carry__0_n_11\ : STD_LOGIC;
  signal \sub_ln479_3_fu_2832_p2_carry__0_n_12\ : STD_LOGIC;
  signal sub_ln479_3_fu_2832_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln479_3_fu_2832_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln479_3_fu_2832_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln479_3_fu_2832_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln479_3_fu_2832_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln479_3_fu_2832_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln479_3_fu_2832_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln479_3_fu_2832_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln479_3_fu_2832_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln479_3_fu_2832_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln479_3_fu_2832_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln479_3_fu_2832_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln479_3_fu_2832_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln479_3_fu_2832_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln479_3_fu_2832_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln479_3_fu_2832_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln479_fu_2730_p2 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal sub_ln483_1_fu_2012_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sub_ln483_1_fu_2012_p2__0\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal sub_ln483_1_fu_2012_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln483_1_fu_2012_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln483_1_fu_2012_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln483_1_fu_2012_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln483_1_fu_2012_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln483_1_fu_2012_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln483_1_fu_2012_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln483_1_fu_2012_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln483_1_fu_2012_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln483_1_fu_2012_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln483_1_fu_2012_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln483_1_fu_2012_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln483_1_fu_2012_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln483_1_fu_2012_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln483_1_fu_2012_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln483_1_fu_2012_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln483_fu_1978_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sub_ln483_fu_1978_p2__0\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal sub_ln483_fu_1978_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln483_fu_1978_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln483_fu_1978_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln483_fu_1978_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln483_fu_1978_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln483_fu_1978_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln483_fu_1978_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln483_fu_1978_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln483_fu_1978_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln483_fu_1978_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln483_fu_1978_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln483_fu_1978_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln483_fu_1978_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln483_fu_1978_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln483_fu_1978_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln483_fu_1978_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln484_1_fu_2096_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sub_ln484_1_fu_2096_p2__0\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal sub_ln484_1_fu_2096_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln484_1_fu_2096_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln484_1_fu_2096_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln484_1_fu_2096_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln484_1_fu_2096_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln484_1_fu_2096_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln484_1_fu_2096_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln484_1_fu_2096_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln484_1_fu_2096_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln484_1_fu_2096_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln484_1_fu_2096_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln484_1_fu_2096_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln484_1_fu_2096_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln484_1_fu_2096_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln484_1_fu_2096_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln484_1_fu_2096_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln484_fu_2062_p2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \sub_ln484_fu_2062_p2__0\ : STD_LOGIC_VECTOR ( 8 to 8 );
  signal sub_ln484_fu_2062_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln484_fu_2062_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln484_fu_2062_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln484_fu_2062_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln484_fu_2062_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln484_fu_2062_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln484_fu_2062_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln484_fu_2062_p2_carry_i_8_n_5 : STD_LOGIC;
  signal sub_ln484_fu_2062_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln484_fu_2062_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln484_fu_2062_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln484_fu_2062_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln484_fu_2062_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln484_fu_2062_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln484_fu_2062_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln484_fu_2062_p2_carry_n_9 : STD_LOGIC;
  signal sub_ln504_1_reg_4428 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal \sub_ln504_1_reg_4428[10]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln504_1_reg_4428[11]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln504_1_reg_4428[12]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln504_1_reg_4428[12]_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln504_1_reg_4428[1]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln504_1_reg_4428[2]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln504_1_reg_4428[3]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln504_1_reg_4428[4]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln504_1_reg_4428[5]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln504_1_reg_4428[6]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln504_1_reg_4428[7]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln504_1_reg_4428[8]_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln504_1_reg_4428[9]_i_1_n_5\ : STD_LOGIC;
  signal sub_ln504_fu_3236_p2 : STD_LOGIC_VECTOR ( 23 downto 14 );
  signal \sub_ln504_fu_3236_p2__0\ : STD_LOGIC_VECTOR ( 13 to 13 );
  signal \sub_ln504_fu_3236_p2_carry__0_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__0_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__0_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__0_i_4_n_5\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__0_i_5_n_5\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__0_i_6_n_5\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__0_i_7_n_5\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__0_i_8_n_5\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__0_n_10\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__0_n_11\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__0_n_12\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__0_n_5\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__0_n_6\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__0_n_7\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__0_n_8\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__0_n_9\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__1_i_1_n_5\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__1_i_2_n_5\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__1_i_3_n_5\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__1_i_4_n_5\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__1_i_5_n_5\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__1_i_6_n_5\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__1_i_7_n_5\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__1_i_8_n_5\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__1_n_10\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__1_n_11\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__1_n_12\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__1_n_6\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__1_n_7\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__1_n_8\ : STD_LOGIC;
  signal \sub_ln504_fu_3236_p2_carry__1_n_9\ : STD_LOGIC;
  signal sub_ln504_fu_3236_p2_carry_i_1_n_5 : STD_LOGIC;
  signal sub_ln504_fu_3236_p2_carry_i_2_n_5 : STD_LOGIC;
  signal sub_ln504_fu_3236_p2_carry_i_3_n_5 : STD_LOGIC;
  signal sub_ln504_fu_3236_p2_carry_i_4_n_5 : STD_LOGIC;
  signal sub_ln504_fu_3236_p2_carry_i_5_n_5 : STD_LOGIC;
  signal sub_ln504_fu_3236_p2_carry_i_6_n_5 : STD_LOGIC;
  signal sub_ln504_fu_3236_p2_carry_i_7_n_5 : STD_LOGIC;
  signal sub_ln504_fu_3236_p2_carry_n_10 : STD_LOGIC;
  signal sub_ln504_fu_3236_p2_carry_n_11 : STD_LOGIC;
  signal sub_ln504_fu_3236_p2_carry_n_12 : STD_LOGIC;
  signal sub_ln504_fu_3236_p2_carry_n_5 : STD_LOGIC;
  signal sub_ln504_fu_3236_p2_carry_n_6 : STD_LOGIC;
  signal sub_ln504_fu_3236_p2_carry_n_7 : STD_LOGIC;
  signal sub_ln504_fu_3236_p2_carry_n_8 : STD_LOGIC;
  signal sub_ln504_fu_3236_p2_carry_n_9 : STD_LOGIC;
  signal tmp_26_reg_4091 : STD_LOGIC;
  signal tmp_27_reg_4101 : STD_LOGIC;
  signal tmp_28_reg_4116 : STD_LOGIC;
  signal tmp_29_reg_4131 : STD_LOGIC;
  signal \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_n_5\ : STD_LOGIC;
  signal tmp_53_reg_3742_pp0_iter18_reg : STD_LOGIC;
  signal trunc_ln472_4_reg_4106 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \trunc_ln472_4_reg_4106[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln472_4_reg_4106[1]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln472_4_reg_4106[2]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln472_4_reg_4106[3]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln472_4_reg_4106[4]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln472_4_reg_4106[5]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln472_4_reg_4106[6]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln472_4_reg_4106[7]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln472_4_reg_4106[8]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln472_4_reg_4106[8]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln472_4_reg_4106[9]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln472_4_reg_4106[9]_i_2_n_5\ : STD_LOGIC;
  signal trunc_ln472_5_reg_4111 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal trunc_ln472_7_reg_4121 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \trunc_ln472_7_reg_4121[0]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln472_7_reg_4121[1]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln472_7_reg_4121[2]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln472_7_reg_4121[3]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln472_7_reg_4121[4]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln472_7_reg_4121[5]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln472_7_reg_4121[6]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln472_7_reg_4121[7]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln472_7_reg_4121[8]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln472_7_reg_4121[8]_i_2_n_5\ : STD_LOGIC;
  signal \trunc_ln472_7_reg_4121[9]_i_1_n_5\ : STD_LOGIC;
  signal \trunc_ln472_7_reg_4121[9]_i_2_n_5\ : STD_LOGIC;
  signal trunc_ln472_8_reg_4126 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal trunc_ln61_12_reg_4172 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal trunc_ln61_13_reg_4183 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal trunc_ln61_14_reg_4194 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal trunc_ln61_15_reg_4205 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal trunc_ln61_16_reg_4216 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal trunc_ln61_17_reg_4227 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal trunc_ln61_18_reg_4238 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal trunc_ln61_19_reg_4249 : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal var_1_reg_4265 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal var_2_reg_4270 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal var_3_fu_2921_p4 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal var_fu_2899_p4 : STD_LOGIC_VECTOR ( 10 downto 0 );
  signal var_quant_3_reg_4305_reg_i_10_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_11_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_12_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_13_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_14_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_15_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_16_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_17_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_18_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_19_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_1_n_11 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_1_n_12 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_20_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_21_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_22_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_23_n_10 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_23_n_11 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_23_n_12 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_23_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_23_n_6 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_23_n_7 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_23_n_8 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_23_n_9 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_24_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_25_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_26_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_27_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_28_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_29_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_2_n_10 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_2_n_11 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_2_n_12 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_2_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_2_n_6 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_2_n_7 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_2_n_8 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_2_n_9 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_30_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_31_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_32_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_33_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_34_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_3_n_11 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_3_n_12 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_4_n_10 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_4_n_11 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_4_n_12 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_4_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_4_n_6 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_4_n_7 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_4_n_8 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_4_n_9 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_5_n_11 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_5_n_12 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_6_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_7_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_8_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_i_9_n_5 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_n_43 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_n_44 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_n_45 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_n_46 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_n_47 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_n_48 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_n_49 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_n_50 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_n_51 : STD_LOGIC;
  signal var_quant_3_reg_4305_reg_n_52 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_10_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_11_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_12_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_13_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_14_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_15_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_16_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_17_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_18_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_19_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_1_n_11 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_1_n_12 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_20_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_21_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_22_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_23_n_10 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_23_n_11 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_23_n_12 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_23_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_23_n_6 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_23_n_7 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_23_n_8 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_23_n_9 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_24_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_25_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_26_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_27_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_28_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_29_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_2_n_10 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_2_n_11 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_2_n_12 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_2_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_2_n_6 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_2_n_7 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_2_n_8 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_2_n_9 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_30_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_31_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_32_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_33_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_34_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_3_n_11 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_3_n_12 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_4_n_10 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_4_n_11 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_4_n_12 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_4_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_4_n_6 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_4_n_7 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_4_n_8 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_4_n_9 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_5_n_11 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_5_n_12 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_6_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_7_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_8_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_i_9_n_5 : STD_LOGIC;
  signal var_quant_reg_4290_reg_n_52 : STD_LOGIC;
  signal w_3_reg_4315 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_3_reg_4315_pp0_iter9_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_5_reg_4321 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_5_reg_4321_pp0_iter9_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal w_7_reg_4337 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal w_8_reg_4332 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal x_11_reg_3702 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \x_fu_228_reg_n_5_[0]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[10]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[11]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[12]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[13]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[14]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[15]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[16]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[1]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[2]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[3]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[4]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[5]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[6]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[7]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[8]\ : STD_LOGIC;
  signal \x_fu_228_reg_n_5_[9]\ : STD_LOGIC;
  signal zext_ln450_1_reg_3917 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \zext_ln450_1_reg_3917[0]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln450_1_reg_3917[1]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln450_1_reg_3917[2]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln450_1_reg_3917[3]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln450_1_reg_3917[4]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln450_1_reg_3917[5]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln450_1_reg_3917[6]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln450_1_reg_3917[7]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln450_3_reg_3922[0]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln450_3_reg_3922[1]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln450_3_reg_3922[2]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln450_3_reg_3922[3]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln450_3_reg_3922[4]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln450_3_reg_3922[5]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln450_3_reg_3922[6]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln450_3_reg_3922[7]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln450_3_reg_3922[7]_i_2_n_5\ : STD_LOGIC;
  signal zext_ln450_3_reg_3922_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \zext_ln452_1_reg_3940[0]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln452_1_reg_3940[1]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln452_1_reg_3940[2]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln452_1_reg_3940[3]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln452_1_reg_3940[4]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln452_1_reg_3940[5]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln452_1_reg_3940[6]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln452_1_reg_3940[7]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln452_1_reg_3940_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \zext_ln455_2_reg_3960[0]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln455_2_reg_3960[1]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln455_2_reg_3960[2]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln455_2_reg_3960[3]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln455_2_reg_3960[4]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln455_2_reg_3960[5]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln455_2_reg_3960[6]_i_1_n_5\ : STD_LOGIC;
  signal \zext_ln455_2_reg_3960[7]_i_1_n_5\ : STD_LOGIC;
  signal zext_ln455_2_reg_3960_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln458_1_reg_3980_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal zext_ln458_fu_1708_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln460_fu_1729_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln476_3_fu_2458_p1 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal zext_ln476_fu_2356_p1 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal zext_ln479_3_fu_2862_p1 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal zext_ln479_fu_2760_p1 : STD_LOGIC_VECTOR ( 9 downto 1 );
  signal zext_ln483_1_fu_2042_p1 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal zext_ln483_fu_2008_p1 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal zext_ln484_1_fu_2126_p1 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal zext_ln484_fu_2092_p1 : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal zext_ln494_fu_3057_p1 : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal \NLW_K_11_fu_1613_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_K_11_fu_1613_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_K_1_fu_1353_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_K_1_fu_1353_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_K_2_fu_1385_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_K_2_fu_1385_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_K_3_fu_1413_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_K_3_fu_1413_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_K_4_fu_1445_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_K_4_fu_1445_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_K_5_fu_1481_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_K_5_fu_1481_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_K_6_fu_1505_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_K_6_fu_1505_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_K_7_fu_1537_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_K_7_fu_1537_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_K_9_fu_1575_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_K_9_fu_1575_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_K_fu_1317_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_K_fu_1317_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln458_reg_3985_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln458_reg_3985_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln460_reg_3995_reg[8]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln460_reg_3995_reg[8]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln466_fu_1792_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln466_fu_1792_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln476_1_reg_4260_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln476_1_reg_4260_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln476_1_reg_4260_reg[10]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln476_1_reg_4260_reg[10]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_add_ln476_reg_4255_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln476_reg_4255_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln476_reg_4255_reg[10]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln476_reg_4255_reg[10]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_add_ln477_2_fu_2586_p2__2_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln477_2_fu_2586_p2__2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln477_2_fu_2586_p2__2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_add_ln478_2_fu_2714_p2__2_carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_add_ln478_2_fu_2714_p2__2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln478_2_fu_2714_p2__2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_add_ln479_1_reg_4280_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln479_1_reg_4280_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln479_1_reg_4280_reg[10]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln479_1_reg_4280_reg[10]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_add_ln479_reg_4275_reg[10]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln479_reg_4275_reg[10]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln479_reg_4275_reg[10]_i_7_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_add_ln479_reg_4275_reg[10]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_add_ln495_1_reg_4343_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_add_ln495_1_reg_4343_reg[9]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_add_ln504_2_reg_4421_reg[23]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal NLW_ap_loop_exit_ready_pp0_iter17_reg_reg_srl17_Q31_UNCONNECTED : STD_LOGIC;
  signal \NLW_ave_1_fu_1812_p2__29_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_ave_1_fu_1812_p2__29_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ave_1_fu_1812_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ave_1_fu_1812_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_ave_2_fu_1834_p2__29_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_ave_2_fu_1834_p2__29_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ave_2_fu_1834_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ave_2_fu_1834_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_ave_3_fu_1868_p2__29_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ave_3_fu_1868_p2__29_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_ave_3_fu_1868_p2__29_carry__0_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ave_3_fu_1868_p2__29_carry__0_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_ave_3_fu_1868_p2__59_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_ave_3_fu_1868_p2__59_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ave_3_fu_1868_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ave_3_fu_1868_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_ave_fu_1774_p2__29_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ave_fu_1774_p2__29_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_ave_fu_1774_p2__59_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_ave_fu_1774_p2__59_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_ave_fu_1774_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_ave_fu_1774_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_icmp_ln318_fu_936_p2_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_icmp_ln318_fu_936_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_icmp_ln328_fu_958_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln328_fu_958_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_icmp_ln328_fu_958_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_Q31_UNCONNECTED\ : STD_LOGIC;
  signal NLW_lshr_ln501_1_reg_4366_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_1_reg_4366_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_1_reg_4366_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_1_reg_4366_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_1_reg_4366_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_1_reg_4366_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_1_reg_4366_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_lshr_ln501_1_reg_4366_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_lshr_ln501_1_reg_4366_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_lshr_ln501_1_reg_4366_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_lshr_ln501_1_reg_4366_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_lshr_ln501_1_reg_4366_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_lshr_ln501_2_reg_4371_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_2_reg_4371_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_2_reg_4371_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_2_reg_4371_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_2_reg_4371_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_2_reg_4371_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_2_reg_4371_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_lshr_ln501_2_reg_4371_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_lshr_ln501_2_reg_4371_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_lshr_ln501_2_reg_4371_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_lshr_ln501_2_reg_4371_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_lshr_ln501_2_reg_4371_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_lshr_ln501_3_reg_4376_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_3_reg_4376_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_3_reg_4376_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_3_reg_4376_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_3_reg_4376_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_3_reg_4376_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln501_3_reg_4376_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_lshr_ln501_3_reg_4376_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_lshr_ln501_3_reg_4376_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_lshr_ln501_3_reg_4376_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_lshr_ln501_3_reg_4376_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_lshr_ln501_3_reg_4376_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_lshr_ln_reg_4361_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln_reg_4361_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln_reg_4361_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln_reg_4361_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln_reg_4361_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln_reg_4361_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_lshr_ln_reg_4361_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_lshr_ln_reg_4361_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_lshr_ln_reg_4361_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_lshr_ln_reg_4361_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 18 );
  signal NLW_lshr_ln_reg_4361_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_lshr_ln_reg_4361_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mul_ln504_1_reg_4401_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln504_1_reg_4401_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln504_1_reg_4401_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln504_1_reg_4401_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln504_1_reg_4401_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln504_1_reg_4401_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln504_1_reg_4401_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln504_1_reg_4401_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln504_1_reg_4401_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln504_1_reg_4401_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_mul_ln504_1_reg_4401_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln504_1_reg_4401_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_mul_ln504_2_reg_4406_reg_CARRYCASCOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln504_2_reg_4406_reg_MULTSIGNOUT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln504_2_reg_4406_reg_OVERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln504_2_reg_4406_reg_PATTERNBDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln504_2_reg_4406_reg_PATTERNDETECT_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln504_2_reg_4406_reg_UNDERFLOW_UNCONNECTED : STD_LOGIC;
  signal NLW_mul_ln504_2_reg_4406_reg_ACOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal NLW_mul_ln504_2_reg_4406_reg_BCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 17 downto 0 );
  signal NLW_mul_ln504_2_reg_4406_reg_CARRYOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_mul_ln504_2_reg_4406_reg_P_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 22 );
  signal NLW_mul_ln504_2_reg_4406_reg_PCOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_mul_ln504_2_reg_4406_reg_XOROUT_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_q0_reg_0_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_q0_reg_0_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_select_ln510_reg_4433_reg[7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  signal \NLW_select_ln510_reg_4433_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal \NLW_sext_ln468_1_reg_4080_reg[9]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sext_ln468_1_reg_4080_reg[9]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sub_ln476_1_fu_2360_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sub_ln476_1_fu_2360_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sub_ln476_2_fu_2394_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sub_ln476_2_fu_2394_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sub_ln477_1_fu_2263_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sub_ln477_1_fu_2263_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sub_ln477_2_fu_2272_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sub_ln477_2_fu_2272_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sub_ln477_3_fu_2281_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sub_ln477_3_fu_2281_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sub_ln477_fu_2254_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sub_ln477_fu_2254_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sub_ln478_1_fu_2299_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sub_ln478_1_fu_2299_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sub_ln478_2_fu_2308_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sub_ln478_2_fu_2308_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sub_ln478_3_fu_2317_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sub_ln478_3_fu_2317_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sub_ln478_fu_2290_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sub_ln478_fu_2290_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sub_ln479_2_fu_2798_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sub_ln479_2_fu_2798_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sub_ln479_3_fu_2832_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_sub_ln479_3_fu_2832_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sub_ln483_1_fu_2012_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sub_ln483_1_fu_2012_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sub_ln483_fu_1978_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sub_ln483_fu_1978_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sub_ln484_1_fu_2096_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sub_ln484_1_fu_2096_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sub_ln484_fu_2062_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sub_ln484_fu_2062_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal NLW_sub_ln504_fu_3236_p2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_sub_ln504_fu_3236_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \NLW_sub_ln504_fu_3236_p2_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  signal \NLW_tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_Q31_UNCONNECTED\ : STD_LOGIC;
  signal NLW_var_quant_3_reg_4305_reg_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_var_quant_3_reg_4305_reg_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_var_quant_3_reg_4305_reg_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_var_quant_3_reg_4305_reg_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_var_quant_3_reg_4305_reg_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal NLW_var_quant_3_reg_4305_reg_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_var_quant_3_reg_4305_reg_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_var_quant_3_reg_4305_reg_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_var_quant_3_reg_4305_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_var_quant_3_reg_4305_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_var_quant_3_reg_4305_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_var_quant_3_reg_4305_reg_i_23_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_var_quant_3_reg_4305_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_var_quant_3_reg_4305_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_var_quant_3_reg_4305_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_var_quant_3_reg_4305_reg_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_var_quant_3_reg_4305_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_var_quant_reg_4290_reg_CASDOUTA_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_var_quant_reg_4290_reg_CASDOUTB_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_var_quant_reg_4290_reg_CASDOUTPA_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_var_quant_reg_4290_reg_CASDOUTPB_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_var_quant_reg_4290_reg_DOUTADOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 10 );
  signal NLW_var_quant_reg_4290_reg_DOUTBDOUT_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_var_quant_reg_4290_reg_DOUTPADOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_var_quant_reg_4290_reg_DOUTPBDOUTP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_var_quant_reg_4290_reg_i_1_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_var_quant_reg_4290_reg_i_1_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_var_quant_reg_4290_reg_i_2_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_var_quant_reg_4290_reg_i_23_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_var_quant_reg_4290_reg_i_3_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_var_quant_reg_4290_reg_i_3_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal NLW_var_quant_reg_4290_reg_i_4_O_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_var_quant_reg_4290_reg_i_5_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_var_quant_reg_4290_reg_i_5_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \K_11_fu_1613_p2_carry__0_i_3\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of K_1_fu_1353_p2_carry_i_17 : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of K_1_fu_1353_p2_carry_i_18 : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of K_1_fu_1353_p2_carry_i_19 : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of K_1_fu_1353_p2_carry_i_20 : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of K_1_fu_1353_p2_carry_i_21 : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of K_1_fu_1353_p2_carry_i_22 : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of K_5_fu_1481_p2_carry_i_17 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of K_5_fu_1481_p2_carry_i_19 : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of K_5_fu_1481_p2_carry_i_20 : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of K_5_fu_1481_p2_carry_i_21 : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of K_5_fu_1481_p2_carry_i_22 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \K_7_fu_1537_p2_carry__0_i_3\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \K_9_fu_1575_p2_carry__0_i_3\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \SD_1_reg_4146[1]_i_3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \SD_1_reg_4146[2]_i_3\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \SD_1_reg_4146[2]_i_4\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \SD_1_reg_4146[4]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \SD_1_reg_4146[4]_i_7\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \SD_1_reg_4146[7]_i_2\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \SD_1_reg_4146[7]_i_3\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \SD_1_reg_4146[7]_i_4\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \SD_1_reg_4146[7]_i_5\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \SD_1_reg_4146[7]_i_6\ : label is "soft_lutpair142";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \SD_reg_4141_pp0_iter5_reg_reg[0]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/SD_reg_4141_pp0_iter5_reg_reg ";
  attribute srl_name : string;
  attribute srl_name of \SD_reg_4141_pp0_iter5_reg_reg[0]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/SD_reg_4141_pp0_iter5_reg_reg[0]_srl2 ";
  attribute srl_bus_name of \SD_reg_4141_pp0_iter5_reg_reg[1]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/SD_reg_4141_pp0_iter5_reg_reg ";
  attribute srl_name of \SD_reg_4141_pp0_iter5_reg_reg[1]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/SD_reg_4141_pp0_iter5_reg_reg[1]_srl2 ";
  attribute SOFT_HLUTNM of \SD_reg_4141_pp0_iter5_reg_reg[1]_srl2_i_3\ : label is "soft_lutpair96";
  attribute srl_bus_name of \SD_reg_4141_pp0_iter5_reg_reg[2]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/SD_reg_4141_pp0_iter5_reg_reg ";
  attribute srl_name of \SD_reg_4141_pp0_iter5_reg_reg[2]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/SD_reg_4141_pp0_iter5_reg_reg[2]_srl2 ";
  attribute SOFT_HLUTNM of \SD_reg_4141_pp0_iter5_reg_reg[2]_srl2_i_3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \SD_reg_4141_pp0_iter5_reg_reg[2]_srl2_i_4\ : label is "soft_lutpair97";
  attribute srl_bus_name of \SD_reg_4141_pp0_iter5_reg_reg[3]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/SD_reg_4141_pp0_iter5_reg_reg ";
  attribute srl_name of \SD_reg_4141_pp0_iter5_reg_reg[3]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/SD_reg_4141_pp0_iter5_reg_reg[3]_srl2 ";
  attribute srl_bus_name of \SD_reg_4141_pp0_iter5_reg_reg[4]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/SD_reg_4141_pp0_iter5_reg_reg ";
  attribute srl_name of \SD_reg_4141_pp0_iter5_reg_reg[4]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/SD_reg_4141_pp0_iter5_reg_reg[4]_srl2 ";
  attribute SOFT_HLUTNM of \SD_reg_4141_pp0_iter5_reg_reg[4]_srl2_i_1\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \SD_reg_4141_pp0_iter5_reg_reg[4]_srl2_i_7\ : label is "soft_lutpair97";
  attribute srl_bus_name of \SD_reg_4141_pp0_iter5_reg_reg[5]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/SD_reg_4141_pp0_iter5_reg_reg ";
  attribute srl_name of \SD_reg_4141_pp0_iter5_reg_reg[5]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/SD_reg_4141_pp0_iter5_reg_reg[5]_srl2 ";
  attribute srl_bus_name of \SD_reg_4141_pp0_iter5_reg_reg[6]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/SD_reg_4141_pp0_iter5_reg_reg ";
  attribute srl_name of \SD_reg_4141_pp0_iter5_reg_reg[6]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/SD_reg_4141_pp0_iter5_reg_reg[6]_srl2 ";
  attribute SOFT_HLUTNM of \SD_reg_4141_pp0_iter5_reg_reg[6]_srl2_i_1\ : label is "soft_lutpair94";
  attribute srl_bus_name of \SD_reg_4141_pp0_iter5_reg_reg[7]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/SD_reg_4141_pp0_iter5_reg_reg ";
  attribute srl_name of \SD_reg_4141_pp0_iter5_reg_reg[7]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/SD_reg_4141_pp0_iter5_reg_reg[7]_srl2 ";
  attribute SOFT_HLUTNM of \SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_2\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_3\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_4\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_5\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_6\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \add_ln476_1_reg_4260[7]_i_27\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \add_ln476_1_reg_4260[7]_i_28\ : label is "soft_lutpair125";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \add_ln476_1_reg_4260_reg[10]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln476_1_reg_4260_reg[7]_i_9\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln476_reg_4255[7]_i_27\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \add_ln476_reg_4255[7]_i_28\ : label is "soft_lutpair124";
  attribute ADDER_THRESHOLD of \add_ln476_reg_4255_reg[10]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln476_reg_4255_reg[7]_i_9\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln477_2_fu_2586_p2__2_carry__0_i_18\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \add_ln477_2_fu_2586_p2__2_carry__0_i_19\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \add_ln477_2_fu_2586_p2__2_carry__0_i_20\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \add_ln477_2_fu_2586_p2__2_carry__0_i_21\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \add_ln477_2_fu_2586_p2__2_carry_i_17\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \add_ln477_2_fu_2586_p2__2_carry_i_19\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \add_ln477_2_fu_2586_p2__2_carry_i_20\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \add_ln477_2_fu_2586_p2__2_carry_i_21\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \add_ln477_2_fu_2586_p2__2_carry_i_22\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \add_ln477_2_fu_2586_p2__2_carry_i_23\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \add_ln477_2_fu_2586_p2__2_carry_i_25\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \add_ln477_2_fu_2586_p2__2_carry_i_29\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \add_ln477_2_fu_2586_p2__2_carry_i_30\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \add_ln477_2_fu_2586_p2__2_carry_i_32\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \add_ln477_2_fu_2586_p2__2_carry_i_33\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \add_ln477_2_fu_2586_p2__2_carry_i_34\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \add_ln477_2_fu_2586_p2__2_carry_i_37\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \add_ln477_2_fu_2586_p2__2_carry_i_40\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \add_ln477_2_fu_2586_p2__2_carry_i_41\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \add_ln477_2_fu_2586_p2__2_carry_i_45\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \add_ln477_2_fu_2586_p2__2_carry_i_48\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \add_ln477_2_fu_2586_p2__2_carry_i_49\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \add_ln478_2_fu_2714_p2__2_carry__0_i_18\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \add_ln478_2_fu_2714_p2__2_carry__0_i_19\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \add_ln478_2_fu_2714_p2__2_carry__0_i_20\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \add_ln478_2_fu_2714_p2__2_carry__0_i_21\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \add_ln478_2_fu_2714_p2__2_carry_i_17\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \add_ln478_2_fu_2714_p2__2_carry_i_19\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \add_ln478_2_fu_2714_p2__2_carry_i_20\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \add_ln478_2_fu_2714_p2__2_carry_i_21\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \add_ln478_2_fu_2714_p2__2_carry_i_22\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \add_ln478_2_fu_2714_p2__2_carry_i_23\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \add_ln478_2_fu_2714_p2__2_carry_i_25\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \add_ln478_2_fu_2714_p2__2_carry_i_29\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \add_ln478_2_fu_2714_p2__2_carry_i_30\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \add_ln478_2_fu_2714_p2__2_carry_i_32\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \add_ln478_2_fu_2714_p2__2_carry_i_33\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \add_ln478_2_fu_2714_p2__2_carry_i_34\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \add_ln478_2_fu_2714_p2__2_carry_i_37\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \add_ln478_2_fu_2714_p2__2_carry_i_40\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \add_ln478_2_fu_2714_p2__2_carry_i_41\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \add_ln478_2_fu_2714_p2__2_carry_i_45\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \add_ln478_2_fu_2714_p2__2_carry_i_48\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \add_ln478_2_fu_2714_p2__2_carry_i_49\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \add_ln479_1_reg_4280[7]_i_27\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \add_ln479_1_reg_4280[7]_i_28\ : label is "soft_lutpair123";
  attribute ADDER_THRESHOLD of \add_ln479_1_reg_4280_reg[10]_i_6\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln479_1_reg_4280_reg[7]_i_9\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln479_reg_4275[7]_i_18\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \add_ln479_reg_4275[7]_i_19\ : label is "soft_lutpair122";
  attribute ADDER_THRESHOLD of \add_ln479_reg_4275_reg[10]_i_7\ : label is 35;
  attribute ADDER_THRESHOLD of \add_ln479_reg_4275_reg[10]_i_9\ : label is 35;
  attribute SOFT_HLUTNM of \add_ln492_2_reg_4285[1]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \add_ln492_2_reg_4285[2]_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \add_ln492_2_reg_4285[3]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \add_ln492_2_reg_4285[4]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \add_ln492_2_reg_4285[7]_i_1\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \add_ln492_2_reg_4285[8]_i_1\ : label is "soft_lutpair170";
  attribute HLUTNM : string;
  attribute HLUTNM of \add_ln495_1_reg_4343[7]_i_10\ : label is "lutpair6";
  attribute HLUTNM of \add_ln495_1_reg_4343[7]_i_11\ : label is "lutpair5";
  attribute HLUTNM of \add_ln495_1_reg_4343[7]_i_12\ : label is "lutpair4";
  attribute HLUTNM of \add_ln495_1_reg_4343[7]_i_13\ : label is "lutpair3";
  attribute HLUTNM of \add_ln495_1_reg_4343[7]_i_14\ : label is "lutpair2";
  attribute HLUTNM of \add_ln495_1_reg_4343[7]_i_15\ : label is "lutpair1";
  attribute HLUTNM of \add_ln495_1_reg_4343[7]_i_16\ : label is "lutpair0";
  attribute HLUTNM of \add_ln495_1_reg_4343[7]_i_2\ : label is "lutpair6";
  attribute HLUTNM of \add_ln495_1_reg_4343[7]_i_3\ : label is "lutpair5";
  attribute HLUTNM of \add_ln495_1_reg_4343[7]_i_4\ : label is "lutpair4";
  attribute HLUTNM of \add_ln495_1_reg_4343[7]_i_5\ : label is "lutpair3";
  attribute HLUTNM of \add_ln495_1_reg_4343[7]_i_6\ : label is "lutpair2";
  attribute HLUTNM of \add_ln495_1_reg_4343[7]_i_7\ : label is "lutpair1";
  attribute HLUTNM of \add_ln495_1_reg_4343[7]_i_8\ : label is "lutpair0";
  attribute SOFT_HLUTNM of \addr[1]_i_3\ : label is "soft_lutpair136";
  attribute srl_name of ap_loop_exit_ready_pp0_iter17_reg_reg_srl17 : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ap_loop_exit_ready_pp0_iter17_reg_reg_srl17 ";
  attribute srl_bus_name of \ave_1_reg_4055_pp0_iter10_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_1_reg_4055_pp0_iter10_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter10_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \ave_1_reg_4055_pp0_iter10_reg_reg[10]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_1_reg_4055_pp0_iter10_reg_reg[10]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter10_reg_reg[10]_srl6 ";
  attribute srl_bus_name of \ave_1_reg_4055_pp0_iter10_reg_reg[11]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_1_reg_4055_pp0_iter10_reg_reg[11]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter10_reg_reg[11]_srl6 ";
  attribute srl_bus_name of \ave_1_reg_4055_pp0_iter10_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_1_reg_4055_pp0_iter10_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter10_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \ave_1_reg_4055_pp0_iter10_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_1_reg_4055_pp0_iter10_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter10_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \ave_1_reg_4055_pp0_iter10_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_1_reg_4055_pp0_iter10_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter10_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \ave_1_reg_4055_pp0_iter10_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_1_reg_4055_pp0_iter10_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter10_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \ave_1_reg_4055_pp0_iter10_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_1_reg_4055_pp0_iter10_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter10_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \ave_1_reg_4055_pp0_iter10_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_1_reg_4055_pp0_iter10_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter10_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \ave_1_reg_4055_pp0_iter10_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_1_reg_4055_pp0_iter10_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter10_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \ave_1_reg_4055_pp0_iter10_reg_reg[8]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_1_reg_4055_pp0_iter10_reg_reg[8]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter10_reg_reg[8]_srl6 ";
  attribute srl_bus_name of \ave_1_reg_4055_pp0_iter10_reg_reg[9]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_1_reg_4055_pp0_iter10_reg_reg[9]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_1_reg_4055_pp0_iter10_reg_reg[9]_srl6 ";
  attribute srl_bus_name of \ave_2_reg_4070_pp0_iter10_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_2_reg_4070_pp0_iter10_reg_reg[0]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter10_reg_reg[0]_srl7 ";
  attribute srl_bus_name of \ave_2_reg_4070_pp0_iter10_reg_reg[10]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_2_reg_4070_pp0_iter10_reg_reg[10]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter10_reg_reg[10]_srl6 ";
  attribute srl_bus_name of \ave_2_reg_4070_pp0_iter10_reg_reg[11]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_2_reg_4070_pp0_iter10_reg_reg[11]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter10_reg_reg[11]_srl6 ";
  attribute srl_bus_name of \ave_2_reg_4070_pp0_iter10_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_2_reg_4070_pp0_iter10_reg_reg[1]_srl7\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter10_reg_reg[1]_srl7 ";
  attribute srl_bus_name of \ave_2_reg_4070_pp0_iter10_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_2_reg_4070_pp0_iter10_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter10_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \ave_2_reg_4070_pp0_iter10_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_2_reg_4070_pp0_iter10_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter10_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \ave_2_reg_4070_pp0_iter10_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_2_reg_4070_pp0_iter10_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter10_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \ave_2_reg_4070_pp0_iter10_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_2_reg_4070_pp0_iter10_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter10_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \ave_2_reg_4070_pp0_iter10_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_2_reg_4070_pp0_iter10_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter10_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \ave_2_reg_4070_pp0_iter10_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_2_reg_4070_pp0_iter10_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter10_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \ave_2_reg_4070_pp0_iter10_reg_reg[8]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_2_reg_4070_pp0_iter10_reg_reg[8]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter10_reg_reg[8]_srl6 ";
  attribute srl_bus_name of \ave_2_reg_4070_pp0_iter10_reg_reg[9]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_2_reg_4070_pp0_iter10_reg_reg[9]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_2_reg_4070_pp0_iter10_reg_reg[9]_srl6 ";
  attribute srl_bus_name of \ave_3_reg_4085_pp0_iter10_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_3_reg_4085_pp0_iter10_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter10_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \ave_3_reg_4085_pp0_iter10_reg_reg[10]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_3_reg_4085_pp0_iter10_reg_reg[10]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter10_reg_reg[10]_srl6 ";
  attribute srl_bus_name of \ave_3_reg_4085_pp0_iter10_reg_reg[11]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_3_reg_4085_pp0_iter10_reg_reg[11]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter10_reg_reg[11]_srl6 ";
  attribute srl_bus_name of \ave_3_reg_4085_pp0_iter10_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_3_reg_4085_pp0_iter10_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter10_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \ave_3_reg_4085_pp0_iter10_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_3_reg_4085_pp0_iter10_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter10_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \ave_3_reg_4085_pp0_iter10_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_3_reg_4085_pp0_iter10_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter10_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \ave_3_reg_4085_pp0_iter10_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_3_reg_4085_pp0_iter10_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter10_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \ave_3_reg_4085_pp0_iter10_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_3_reg_4085_pp0_iter10_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter10_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \ave_3_reg_4085_pp0_iter10_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_3_reg_4085_pp0_iter10_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter10_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \ave_3_reg_4085_pp0_iter10_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_3_reg_4085_pp0_iter10_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter10_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \ave_3_reg_4085_pp0_iter10_reg_reg[8]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_3_reg_4085_pp0_iter10_reg_reg[8]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter10_reg_reg[8]_srl6 ";
  attribute srl_bus_name of \ave_3_reg_4085_pp0_iter10_reg_reg[9]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_3_reg_4085_pp0_iter10_reg_reg[9]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_3_reg_4085_pp0_iter10_reg_reg[9]_srl6 ";
  attribute srl_bus_name of \ave_reg_4027_pp0_iter10_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4027_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_reg_4027_pp0_iter10_reg_reg[0]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4027_pp0_iter10_reg_reg[0]_srl6 ";
  attribute srl_bus_name of \ave_reg_4027_pp0_iter10_reg_reg[10]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4027_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_reg_4027_pp0_iter10_reg_reg[10]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4027_pp0_iter10_reg_reg[10]_srl6 ";
  attribute srl_bus_name of \ave_reg_4027_pp0_iter10_reg_reg[11]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4027_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_reg_4027_pp0_iter10_reg_reg[11]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4027_pp0_iter10_reg_reg[11]_srl6 ";
  attribute srl_bus_name of \ave_reg_4027_pp0_iter10_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4027_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_reg_4027_pp0_iter10_reg_reg[1]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4027_pp0_iter10_reg_reg[1]_srl6 ";
  attribute srl_bus_name of \ave_reg_4027_pp0_iter10_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4027_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_reg_4027_pp0_iter10_reg_reg[2]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4027_pp0_iter10_reg_reg[2]_srl6 ";
  attribute srl_bus_name of \ave_reg_4027_pp0_iter10_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4027_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_reg_4027_pp0_iter10_reg_reg[3]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4027_pp0_iter10_reg_reg[3]_srl6 ";
  attribute srl_bus_name of \ave_reg_4027_pp0_iter10_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4027_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_reg_4027_pp0_iter10_reg_reg[4]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4027_pp0_iter10_reg_reg[4]_srl6 ";
  attribute srl_bus_name of \ave_reg_4027_pp0_iter10_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4027_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_reg_4027_pp0_iter10_reg_reg[5]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4027_pp0_iter10_reg_reg[5]_srl6 ";
  attribute srl_bus_name of \ave_reg_4027_pp0_iter10_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4027_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_reg_4027_pp0_iter10_reg_reg[6]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4027_pp0_iter10_reg_reg[6]_srl6 ";
  attribute srl_bus_name of \ave_reg_4027_pp0_iter10_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4027_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_reg_4027_pp0_iter10_reg_reg[7]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4027_pp0_iter10_reg_reg[7]_srl6 ";
  attribute srl_bus_name of \ave_reg_4027_pp0_iter10_reg_reg[8]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4027_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_reg_4027_pp0_iter10_reg_reg[8]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4027_pp0_iter10_reg_reg[8]_srl6 ";
  attribute srl_bus_name of \ave_reg_4027_pp0_iter10_reg_reg[9]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4027_pp0_iter10_reg_reg ";
  attribute srl_name of \ave_reg_4027_pp0_iter10_reg_reg[9]_srl6\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/ave_reg_4027_pp0_iter10_reg_reg[9]_srl6 ";
  attribute srl_bus_name of \cmp147_reg_3711_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/cmp147_reg_3711_pp0_iter1_reg_reg ";
  attribute srl_name of \cmp147_reg_3711_pp0_iter1_reg_reg[0]_srl2\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/cmp147_reg_3711_pp0_iter1_reg_reg[0]_srl2 ";
  attribute CeilLog2Stages : integer;
  attribute CeilLog2Stages of frp_pipeline_valid_U : label is 5;
  attribute ExitLatency : integer;
  attribute ExitLatency of frp_pipeline_valid_U : label is 3;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of frp_pipeline_valid_U : label is "yes";
  attribute NUM_STAGES : integer;
  attribute NUM_STAGES of frp_pipeline_valid_U : label is 20;
  attribute PipelineII : integer;
  attribute PipelineII of frp_pipeline_valid_U : label is 1;
  attribute PipelineLatency : integer;
  attribute PipelineLatency of frp_pipeline_valid_U : label is 20;
  attribute SOFT_HLUTNM of \g_2_reg_724[0]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \g_2_reg_724[1]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \g_2_reg_724[3]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \g_2_reg_724[4]_i_1\ : label is "soft_lutpair182";
  attribute SOFT_HLUTNM of \g_2_reg_724[5]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \g_2_reg_724[6]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \g_2_reg_724[7]_i_2\ : label is "soft_lutpair181";
  attribute srl_bus_name of \g_2_reg_724_pp0_iter16_reg_reg[0]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_724_pp0_iter16_reg_reg ";
  attribute srl_name of \g_2_reg_724_pp0_iter16_reg_reg[0]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_724_pp0_iter16_reg_reg[0]_srl13 ";
  attribute srl_bus_name of \g_2_reg_724_pp0_iter16_reg_reg[1]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_724_pp0_iter16_reg_reg ";
  attribute srl_name of \g_2_reg_724_pp0_iter16_reg_reg[1]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_724_pp0_iter16_reg_reg[1]_srl13 ";
  attribute srl_bus_name of \g_2_reg_724_pp0_iter16_reg_reg[2]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_724_pp0_iter16_reg_reg ";
  attribute srl_name of \g_2_reg_724_pp0_iter16_reg_reg[2]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_724_pp0_iter16_reg_reg[2]_srl13 ";
  attribute srl_bus_name of \g_2_reg_724_pp0_iter16_reg_reg[3]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_724_pp0_iter16_reg_reg ";
  attribute srl_name of \g_2_reg_724_pp0_iter16_reg_reg[3]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_724_pp0_iter16_reg_reg[3]_srl13 ";
  attribute srl_bus_name of \g_2_reg_724_pp0_iter16_reg_reg[4]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_724_pp0_iter16_reg_reg ";
  attribute srl_name of \g_2_reg_724_pp0_iter16_reg_reg[4]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_724_pp0_iter16_reg_reg[4]_srl13 ";
  attribute srl_bus_name of \g_2_reg_724_pp0_iter16_reg_reg[5]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_724_pp0_iter16_reg_reg ";
  attribute srl_name of \g_2_reg_724_pp0_iter16_reg_reg[5]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_724_pp0_iter16_reg_reg[5]_srl13 ";
  attribute srl_bus_name of \g_2_reg_724_pp0_iter16_reg_reg[6]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_724_pp0_iter16_reg_reg ";
  attribute srl_name of \g_2_reg_724_pp0_iter16_reg_reg[6]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_724_pp0_iter16_reg_reg[6]_srl13 ";
  attribute srl_bus_name of \g_2_reg_724_pp0_iter16_reg_reg[7]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_724_pp0_iter16_reg_reg ";
  attribute srl_name of \g_2_reg_724_pp0_iter16_reg_reg[7]_srl13\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/g_2_reg_724_pp0_iter16_reg_reg[7]_srl13 ";
  attribute srl_bus_name of \icmp_ln318_reg_3698_pp0_iter16_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/icmp_ln318_reg_3698_pp0_iter16_reg_reg ";
  attribute srl_name of \icmp_ln318_reg_3698_pp0_iter16_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/icmp_ln318_reg_3698_pp0_iter16_reg_reg[0]_srl14 ";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of icmp_ln328_fu_958_p2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \icmp_ln328_fu_958_p2_carry__0\ : label is 11;
  attribute srl_bus_name of \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/icmp_ln439_reg_3735_pp0_iter16_reg_reg ";
  attribute srl_name of \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17 ";
  attribute KEEP_HIERARCHY of lshr_ln501_1_reg_4366_reg : label is "yes";
  attribute KEEP_HIERARCHY of lshr_ln501_2_reg_4371_reg : label is "yes";
  attribute KEEP_HIERARCHY of lshr_ln501_3_reg_4376_reg : label is "yes";
  attribute KEEP_HIERARCHY of lshr_ln_reg_4361_reg : label is "yes";
  attribute SOFT_HLUTNM of \mOutPtr[2]_i_3__1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \mean_3_reg_4159[0]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \mean_3_reg_4159[10]_i_4\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mean_3_reg_4159[1]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \mean_3_reg_4159[5]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \mean_3_reg_4159[6]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mean_3_reg_4159[8]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \mean_reg_4151[0]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \mean_reg_4151[10]_i_4\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \mean_reg_4151[1]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \mean_reg_4151[5]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \mean_reg_4151[6]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \mean_reg_4151[8]_i_2\ : label is "soft_lutpair130";
  attribute KEEP_HIERARCHY of mul_ln504_1_reg_4401_reg : label is "yes";
  attribute KEEP_HIERARCHY of mul_ln504_2_reg_4406_reg : label is "yes";
  attribute srl_bus_name of \p_load51_reg_3907_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3907_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load51_reg_3907_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3907_pp0_iter17_reg_reg[0]_srl14 ";
  attribute srl_bus_name of \p_load51_reg_3907_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3907_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load51_reg_3907_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3907_pp0_iter17_reg_reg[1]_srl14 ";
  attribute srl_bus_name of \p_load51_reg_3907_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3907_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load51_reg_3907_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3907_pp0_iter17_reg_reg[2]_srl14 ";
  attribute srl_bus_name of \p_load51_reg_3907_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3907_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load51_reg_3907_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3907_pp0_iter17_reg_reg[3]_srl14 ";
  attribute srl_bus_name of \p_load51_reg_3907_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3907_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load51_reg_3907_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3907_pp0_iter17_reg_reg[4]_srl14 ";
  attribute srl_bus_name of \p_load51_reg_3907_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3907_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load51_reg_3907_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3907_pp0_iter17_reg_reg[5]_srl14 ";
  attribute srl_bus_name of \p_load51_reg_3907_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3907_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load51_reg_3907_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3907_pp0_iter17_reg_reg[6]_srl14 ";
  attribute srl_bus_name of \p_load51_reg_3907_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3907_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load51_reg_3907_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load51_reg_3907_pp0_iter17_reg_reg[7]_srl14 ";
  attribute srl_bus_name of \p_load52_reg_3902_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3902_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load52_reg_3902_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3902_pp0_iter17_reg_reg[0]_srl14 ";
  attribute srl_bus_name of \p_load52_reg_3902_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3902_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load52_reg_3902_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3902_pp0_iter17_reg_reg[1]_srl14 ";
  attribute srl_bus_name of \p_load52_reg_3902_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3902_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load52_reg_3902_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3902_pp0_iter17_reg_reg[2]_srl14 ";
  attribute srl_bus_name of \p_load52_reg_3902_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3902_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load52_reg_3902_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3902_pp0_iter17_reg_reg[3]_srl14 ";
  attribute srl_bus_name of \p_load52_reg_3902_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3902_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load52_reg_3902_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3902_pp0_iter17_reg_reg[4]_srl14 ";
  attribute srl_bus_name of \p_load52_reg_3902_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3902_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load52_reg_3902_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3902_pp0_iter17_reg_reg[5]_srl14 ";
  attribute srl_bus_name of \p_load52_reg_3902_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3902_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load52_reg_3902_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3902_pp0_iter17_reg_reg[6]_srl14 ";
  attribute srl_bus_name of \p_load52_reg_3902_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3902_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load52_reg_3902_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load52_reg_3902_pp0_iter17_reg_reg[7]_srl14 ";
  attribute srl_bus_name of \p_load53_reg_3897_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3897_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load53_reg_3897_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3897_pp0_iter17_reg_reg[0]_srl14 ";
  attribute srl_bus_name of \p_load53_reg_3897_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3897_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load53_reg_3897_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3897_pp0_iter17_reg_reg[1]_srl14 ";
  attribute srl_bus_name of \p_load53_reg_3897_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3897_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load53_reg_3897_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3897_pp0_iter17_reg_reg[2]_srl14 ";
  attribute srl_bus_name of \p_load53_reg_3897_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3897_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load53_reg_3897_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3897_pp0_iter17_reg_reg[3]_srl14 ";
  attribute srl_bus_name of \p_load53_reg_3897_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3897_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load53_reg_3897_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3897_pp0_iter17_reg_reg[4]_srl14 ";
  attribute srl_bus_name of \p_load53_reg_3897_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3897_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load53_reg_3897_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3897_pp0_iter17_reg_reg[5]_srl14 ";
  attribute srl_bus_name of \p_load53_reg_3897_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3897_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load53_reg_3897_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3897_pp0_iter17_reg_reg[6]_srl14 ";
  attribute srl_bus_name of \p_load53_reg_3897_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3897_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load53_reg_3897_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load53_reg_3897_pp0_iter17_reg_reg[7]_srl14 ";
  attribute srl_bus_name of \p_load54_reg_3892_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3892_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load54_reg_3892_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3892_pp0_iter17_reg_reg[0]_srl14 ";
  attribute srl_bus_name of \p_load54_reg_3892_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3892_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load54_reg_3892_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3892_pp0_iter17_reg_reg[1]_srl14 ";
  attribute srl_bus_name of \p_load54_reg_3892_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3892_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load54_reg_3892_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3892_pp0_iter17_reg_reg[2]_srl14 ";
  attribute srl_bus_name of \p_load54_reg_3892_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3892_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load54_reg_3892_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3892_pp0_iter17_reg_reg[3]_srl14 ";
  attribute srl_bus_name of \p_load54_reg_3892_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3892_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load54_reg_3892_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3892_pp0_iter17_reg_reg[4]_srl14 ";
  attribute srl_bus_name of \p_load54_reg_3892_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3892_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load54_reg_3892_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3892_pp0_iter17_reg_reg[5]_srl14 ";
  attribute srl_bus_name of \p_load54_reg_3892_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3892_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load54_reg_3892_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3892_pp0_iter17_reg_reg[6]_srl14 ";
  attribute srl_bus_name of \p_load54_reg_3892_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3892_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load54_reg_3892_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load54_reg_3892_pp0_iter17_reg_reg[7]_srl14 ";
  attribute srl_bus_name of \p_load55_reg_3887_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3887_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load55_reg_3887_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3887_pp0_iter17_reg_reg[0]_srl14 ";
  attribute srl_bus_name of \p_load55_reg_3887_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3887_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load55_reg_3887_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3887_pp0_iter17_reg_reg[1]_srl14 ";
  attribute srl_bus_name of \p_load55_reg_3887_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3887_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load55_reg_3887_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3887_pp0_iter17_reg_reg[2]_srl14 ";
  attribute srl_bus_name of \p_load55_reg_3887_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3887_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load55_reg_3887_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3887_pp0_iter17_reg_reg[3]_srl14 ";
  attribute srl_bus_name of \p_load55_reg_3887_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3887_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load55_reg_3887_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3887_pp0_iter17_reg_reg[4]_srl14 ";
  attribute srl_bus_name of \p_load55_reg_3887_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3887_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load55_reg_3887_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3887_pp0_iter17_reg_reg[5]_srl14 ";
  attribute srl_bus_name of \p_load55_reg_3887_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3887_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load55_reg_3887_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3887_pp0_iter17_reg_reg[6]_srl14 ";
  attribute srl_bus_name of \p_load55_reg_3887_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3887_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load55_reg_3887_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load55_reg_3887_pp0_iter17_reg_reg[7]_srl14 ";
  attribute srl_bus_name of \p_load56_reg_3882_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3882_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load56_reg_3882_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3882_pp0_iter17_reg_reg[0]_srl14 ";
  attribute srl_bus_name of \p_load56_reg_3882_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3882_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load56_reg_3882_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3882_pp0_iter17_reg_reg[1]_srl14 ";
  attribute srl_bus_name of \p_load56_reg_3882_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3882_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load56_reg_3882_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3882_pp0_iter17_reg_reg[2]_srl14 ";
  attribute srl_bus_name of \p_load56_reg_3882_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3882_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load56_reg_3882_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3882_pp0_iter17_reg_reg[3]_srl14 ";
  attribute srl_bus_name of \p_load56_reg_3882_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3882_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load56_reg_3882_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3882_pp0_iter17_reg_reg[4]_srl14 ";
  attribute srl_bus_name of \p_load56_reg_3882_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3882_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load56_reg_3882_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3882_pp0_iter17_reg_reg[5]_srl14 ";
  attribute srl_bus_name of \p_load56_reg_3882_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3882_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load56_reg_3882_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3882_pp0_iter17_reg_reg[6]_srl14 ";
  attribute srl_bus_name of \p_load56_reg_3882_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3882_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load56_reg_3882_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load56_reg_3882_pp0_iter17_reg_reg[7]_srl14 ";
  attribute srl_bus_name of \p_load57_reg_3877_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3877_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load57_reg_3877_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3877_pp0_iter17_reg_reg[0]_srl14 ";
  attribute srl_bus_name of \p_load57_reg_3877_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3877_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load57_reg_3877_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3877_pp0_iter17_reg_reg[1]_srl14 ";
  attribute srl_bus_name of \p_load57_reg_3877_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3877_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load57_reg_3877_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3877_pp0_iter17_reg_reg[2]_srl14 ";
  attribute srl_bus_name of \p_load57_reg_3877_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3877_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load57_reg_3877_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3877_pp0_iter17_reg_reg[3]_srl14 ";
  attribute srl_bus_name of \p_load57_reg_3877_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3877_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load57_reg_3877_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3877_pp0_iter17_reg_reg[4]_srl14 ";
  attribute srl_bus_name of \p_load57_reg_3877_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3877_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load57_reg_3877_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3877_pp0_iter17_reg_reg[5]_srl14 ";
  attribute srl_bus_name of \p_load57_reg_3877_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3877_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load57_reg_3877_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3877_pp0_iter17_reg_reg[6]_srl14 ";
  attribute srl_bus_name of \p_load57_reg_3877_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3877_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load57_reg_3877_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load57_reg_3877_pp0_iter17_reg_reg[7]_srl14 ";
  attribute srl_bus_name of \p_load58_reg_3872_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3872_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load58_reg_3872_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3872_pp0_iter17_reg_reg[0]_srl14 ";
  attribute srl_bus_name of \p_load58_reg_3872_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3872_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load58_reg_3872_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3872_pp0_iter17_reg_reg[1]_srl14 ";
  attribute srl_bus_name of \p_load58_reg_3872_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3872_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load58_reg_3872_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3872_pp0_iter17_reg_reg[2]_srl14 ";
  attribute srl_bus_name of \p_load58_reg_3872_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3872_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load58_reg_3872_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3872_pp0_iter17_reg_reg[3]_srl14 ";
  attribute srl_bus_name of \p_load58_reg_3872_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3872_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load58_reg_3872_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3872_pp0_iter17_reg_reg[4]_srl14 ";
  attribute srl_bus_name of \p_load58_reg_3872_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3872_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load58_reg_3872_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3872_pp0_iter17_reg_reg[5]_srl14 ";
  attribute srl_bus_name of \p_load58_reg_3872_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3872_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load58_reg_3872_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3872_pp0_iter17_reg_reg[6]_srl14 ";
  attribute srl_bus_name of \p_load58_reg_3872_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3872_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load58_reg_3872_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load58_reg_3872_pp0_iter17_reg_reg[7]_srl14 ";
  attribute srl_bus_name of \p_load59_reg_3867_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3867_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load59_reg_3867_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3867_pp0_iter17_reg_reg[0]_srl14 ";
  attribute srl_bus_name of \p_load59_reg_3867_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3867_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load59_reg_3867_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3867_pp0_iter17_reg_reg[1]_srl14 ";
  attribute srl_bus_name of \p_load59_reg_3867_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3867_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load59_reg_3867_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3867_pp0_iter17_reg_reg[2]_srl14 ";
  attribute srl_bus_name of \p_load59_reg_3867_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3867_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load59_reg_3867_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3867_pp0_iter17_reg_reg[3]_srl14 ";
  attribute srl_bus_name of \p_load59_reg_3867_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3867_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load59_reg_3867_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3867_pp0_iter17_reg_reg[4]_srl14 ";
  attribute srl_bus_name of \p_load59_reg_3867_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3867_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load59_reg_3867_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3867_pp0_iter17_reg_reg[5]_srl14 ";
  attribute srl_bus_name of \p_load59_reg_3867_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3867_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load59_reg_3867_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3867_pp0_iter17_reg_reg[6]_srl14 ";
  attribute srl_bus_name of \p_load59_reg_3867_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3867_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load59_reg_3867_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load59_reg_3867_pp0_iter17_reg_reg[7]_srl14 ";
  attribute srl_bus_name of \p_load60_reg_3862_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3862_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load60_reg_3862_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3862_pp0_iter17_reg_reg[0]_srl14 ";
  attribute srl_bus_name of \p_load60_reg_3862_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3862_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load60_reg_3862_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3862_pp0_iter17_reg_reg[1]_srl14 ";
  attribute srl_bus_name of \p_load60_reg_3862_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3862_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load60_reg_3862_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3862_pp0_iter17_reg_reg[2]_srl14 ";
  attribute srl_bus_name of \p_load60_reg_3862_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3862_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load60_reg_3862_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3862_pp0_iter17_reg_reg[3]_srl14 ";
  attribute srl_bus_name of \p_load60_reg_3862_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3862_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load60_reg_3862_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3862_pp0_iter17_reg_reg[4]_srl14 ";
  attribute srl_bus_name of \p_load60_reg_3862_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3862_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load60_reg_3862_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3862_pp0_iter17_reg_reg[5]_srl14 ";
  attribute srl_bus_name of \p_load60_reg_3862_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3862_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load60_reg_3862_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3862_pp0_iter17_reg_reg[6]_srl14 ";
  attribute srl_bus_name of \p_load60_reg_3862_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3862_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load60_reg_3862_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load60_reg_3862_pp0_iter17_reg_reg[7]_srl14 ";
  attribute srl_bus_name of \p_load61_reg_3857_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3857_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load61_reg_3857_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3857_pp0_iter17_reg_reg[0]_srl14 ";
  attribute srl_bus_name of \p_load61_reg_3857_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3857_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load61_reg_3857_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3857_pp0_iter17_reg_reg[1]_srl14 ";
  attribute srl_bus_name of \p_load61_reg_3857_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3857_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load61_reg_3857_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3857_pp0_iter17_reg_reg[2]_srl14 ";
  attribute srl_bus_name of \p_load61_reg_3857_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3857_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load61_reg_3857_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3857_pp0_iter17_reg_reg[3]_srl14 ";
  attribute srl_bus_name of \p_load61_reg_3857_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3857_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load61_reg_3857_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3857_pp0_iter17_reg_reg[4]_srl14 ";
  attribute srl_bus_name of \p_load61_reg_3857_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3857_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load61_reg_3857_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3857_pp0_iter17_reg_reg[5]_srl14 ";
  attribute srl_bus_name of \p_load61_reg_3857_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3857_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load61_reg_3857_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3857_pp0_iter17_reg_reg[6]_srl14 ";
  attribute srl_bus_name of \p_load61_reg_3857_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3857_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load61_reg_3857_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load61_reg_3857_pp0_iter17_reg_reg[7]_srl14 ";
  attribute srl_bus_name of \p_load62_reg_3852_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3852_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load62_reg_3852_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3852_pp0_iter17_reg_reg[0]_srl14 ";
  attribute srl_bus_name of \p_load62_reg_3852_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3852_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load62_reg_3852_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3852_pp0_iter17_reg_reg[1]_srl14 ";
  attribute srl_bus_name of \p_load62_reg_3852_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3852_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load62_reg_3852_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3852_pp0_iter17_reg_reg[2]_srl14 ";
  attribute srl_bus_name of \p_load62_reg_3852_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3852_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load62_reg_3852_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3852_pp0_iter17_reg_reg[3]_srl14 ";
  attribute srl_bus_name of \p_load62_reg_3852_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3852_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load62_reg_3852_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3852_pp0_iter17_reg_reg[4]_srl14 ";
  attribute srl_bus_name of \p_load62_reg_3852_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3852_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load62_reg_3852_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3852_pp0_iter17_reg_reg[5]_srl14 ";
  attribute srl_bus_name of \p_load62_reg_3852_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3852_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load62_reg_3852_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3852_pp0_iter17_reg_reg[6]_srl14 ";
  attribute srl_bus_name of \p_load62_reg_3852_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3852_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load62_reg_3852_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load62_reg_3852_pp0_iter17_reg_reg[7]_srl14 ";
  attribute srl_bus_name of \p_load63_reg_3847_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3847_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load63_reg_3847_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3847_pp0_iter17_reg_reg[0]_srl14 ";
  attribute srl_bus_name of \p_load63_reg_3847_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3847_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load63_reg_3847_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3847_pp0_iter17_reg_reg[1]_srl14 ";
  attribute srl_bus_name of \p_load63_reg_3847_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3847_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load63_reg_3847_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3847_pp0_iter17_reg_reg[2]_srl14 ";
  attribute srl_bus_name of \p_load63_reg_3847_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3847_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load63_reg_3847_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3847_pp0_iter17_reg_reg[3]_srl14 ";
  attribute srl_bus_name of \p_load63_reg_3847_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3847_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load63_reg_3847_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3847_pp0_iter17_reg_reg[4]_srl14 ";
  attribute srl_bus_name of \p_load63_reg_3847_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3847_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load63_reg_3847_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3847_pp0_iter17_reg_reg[5]_srl14 ";
  attribute srl_bus_name of \p_load63_reg_3847_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3847_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load63_reg_3847_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3847_pp0_iter17_reg_reg[6]_srl14 ";
  attribute srl_bus_name of \p_load63_reg_3847_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3847_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load63_reg_3847_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load63_reg_3847_pp0_iter17_reg_reg[7]_srl14 ";
  attribute srl_bus_name of \p_load64_reg_3842_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3842_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load64_reg_3842_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3842_pp0_iter17_reg_reg[0]_srl14 ";
  attribute srl_bus_name of \p_load64_reg_3842_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3842_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load64_reg_3842_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3842_pp0_iter17_reg_reg[1]_srl14 ";
  attribute srl_bus_name of \p_load64_reg_3842_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3842_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load64_reg_3842_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3842_pp0_iter17_reg_reg[2]_srl14 ";
  attribute srl_bus_name of \p_load64_reg_3842_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3842_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load64_reg_3842_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3842_pp0_iter17_reg_reg[3]_srl14 ";
  attribute srl_bus_name of \p_load64_reg_3842_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3842_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load64_reg_3842_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3842_pp0_iter17_reg_reg[4]_srl14 ";
  attribute srl_bus_name of \p_load64_reg_3842_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3842_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load64_reg_3842_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3842_pp0_iter17_reg_reg[5]_srl14 ";
  attribute srl_bus_name of \p_load64_reg_3842_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3842_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load64_reg_3842_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3842_pp0_iter17_reg_reg[6]_srl14 ";
  attribute srl_bus_name of \p_load64_reg_3842_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3842_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load64_reg_3842_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load64_reg_3842_pp0_iter17_reg_reg[7]_srl14 ";
  attribute srl_bus_name of \p_load65_reg_3788_pp0_iter17_reg_reg[0]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3788_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load65_reg_3788_pp0_iter17_reg_reg[0]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3788_pp0_iter17_reg_reg[0]_srl15 ";
  attribute srl_bus_name of \p_load65_reg_3788_pp0_iter17_reg_reg[1]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3788_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load65_reg_3788_pp0_iter17_reg_reg[1]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3788_pp0_iter17_reg_reg[1]_srl15 ";
  attribute srl_bus_name of \p_load65_reg_3788_pp0_iter17_reg_reg[2]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3788_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load65_reg_3788_pp0_iter17_reg_reg[2]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3788_pp0_iter17_reg_reg[2]_srl15 ";
  attribute srl_bus_name of \p_load65_reg_3788_pp0_iter17_reg_reg[3]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3788_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load65_reg_3788_pp0_iter17_reg_reg[3]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3788_pp0_iter17_reg_reg[3]_srl15 ";
  attribute srl_bus_name of \p_load65_reg_3788_pp0_iter17_reg_reg[4]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3788_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load65_reg_3788_pp0_iter17_reg_reg[4]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3788_pp0_iter17_reg_reg[4]_srl15 ";
  attribute srl_bus_name of \p_load65_reg_3788_pp0_iter17_reg_reg[5]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3788_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load65_reg_3788_pp0_iter17_reg_reg[5]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3788_pp0_iter17_reg_reg[5]_srl15 ";
  attribute srl_bus_name of \p_load65_reg_3788_pp0_iter17_reg_reg[6]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3788_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load65_reg_3788_pp0_iter17_reg_reg[6]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3788_pp0_iter17_reg_reg[6]_srl15 ";
  attribute srl_bus_name of \p_load65_reg_3788_pp0_iter17_reg_reg[7]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3788_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load65_reg_3788_pp0_iter17_reg_reg[7]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load65_reg_3788_pp0_iter17_reg_reg[7]_srl15 ";
  attribute srl_bus_name of \p_load67_reg_3837_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3837_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load67_reg_3837_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3837_pp0_iter17_reg_reg[0]_srl14 ";
  attribute srl_bus_name of \p_load67_reg_3837_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3837_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load67_reg_3837_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3837_pp0_iter17_reg_reg[1]_srl14 ";
  attribute srl_bus_name of \p_load67_reg_3837_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3837_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load67_reg_3837_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3837_pp0_iter17_reg_reg[2]_srl14 ";
  attribute srl_bus_name of \p_load67_reg_3837_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3837_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load67_reg_3837_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3837_pp0_iter17_reg_reg[3]_srl14 ";
  attribute srl_bus_name of \p_load67_reg_3837_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3837_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load67_reg_3837_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3837_pp0_iter17_reg_reg[4]_srl14 ";
  attribute srl_bus_name of \p_load67_reg_3837_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3837_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load67_reg_3837_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3837_pp0_iter17_reg_reg[5]_srl14 ";
  attribute srl_bus_name of \p_load67_reg_3837_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3837_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load67_reg_3837_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3837_pp0_iter17_reg_reg[6]_srl14 ";
  attribute srl_bus_name of \p_load67_reg_3837_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3837_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load67_reg_3837_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load67_reg_3837_pp0_iter17_reg_reg[7]_srl14 ";
  attribute srl_bus_name of \p_load69_reg_3781_pp0_iter17_reg_reg[0]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3781_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load69_reg_3781_pp0_iter17_reg_reg[0]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3781_pp0_iter17_reg_reg[0]_srl15 ";
  attribute srl_bus_name of \p_load69_reg_3781_pp0_iter17_reg_reg[1]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3781_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load69_reg_3781_pp0_iter17_reg_reg[1]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3781_pp0_iter17_reg_reg[1]_srl15 ";
  attribute srl_bus_name of \p_load69_reg_3781_pp0_iter17_reg_reg[2]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3781_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load69_reg_3781_pp0_iter17_reg_reg[2]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3781_pp0_iter17_reg_reg[2]_srl15 ";
  attribute srl_bus_name of \p_load69_reg_3781_pp0_iter17_reg_reg[3]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3781_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load69_reg_3781_pp0_iter17_reg_reg[3]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3781_pp0_iter17_reg_reg[3]_srl15 ";
  attribute srl_bus_name of \p_load69_reg_3781_pp0_iter17_reg_reg[4]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3781_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load69_reg_3781_pp0_iter17_reg_reg[4]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3781_pp0_iter17_reg_reg[4]_srl15 ";
  attribute srl_bus_name of \p_load69_reg_3781_pp0_iter17_reg_reg[5]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3781_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load69_reg_3781_pp0_iter17_reg_reg[5]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3781_pp0_iter17_reg_reg[5]_srl15 ";
  attribute srl_bus_name of \p_load69_reg_3781_pp0_iter17_reg_reg[6]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3781_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load69_reg_3781_pp0_iter17_reg_reg[6]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3781_pp0_iter17_reg_reg[6]_srl15 ";
  attribute srl_bus_name of \p_load69_reg_3781_pp0_iter17_reg_reg[7]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3781_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load69_reg_3781_pp0_iter17_reg_reg[7]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load69_reg_3781_pp0_iter17_reg_reg[7]_srl15 ";
  attribute srl_bus_name of \p_load71_reg_3832_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3832_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load71_reg_3832_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3832_pp0_iter17_reg_reg[0]_srl14 ";
  attribute srl_bus_name of \p_load71_reg_3832_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3832_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load71_reg_3832_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3832_pp0_iter17_reg_reg[1]_srl14 ";
  attribute srl_bus_name of \p_load71_reg_3832_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3832_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load71_reg_3832_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3832_pp0_iter17_reg_reg[2]_srl14 ";
  attribute srl_bus_name of \p_load71_reg_3832_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3832_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load71_reg_3832_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3832_pp0_iter17_reg_reg[3]_srl14 ";
  attribute srl_bus_name of \p_load71_reg_3832_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3832_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load71_reg_3832_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3832_pp0_iter17_reg_reg[4]_srl14 ";
  attribute srl_bus_name of \p_load71_reg_3832_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3832_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load71_reg_3832_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3832_pp0_iter17_reg_reg[5]_srl14 ";
  attribute srl_bus_name of \p_load71_reg_3832_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3832_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load71_reg_3832_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3832_pp0_iter17_reg_reg[6]_srl14 ";
  attribute srl_bus_name of \p_load71_reg_3832_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3832_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load71_reg_3832_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load71_reg_3832_pp0_iter17_reg_reg[7]_srl14 ";
  attribute srl_bus_name of \p_load73_reg_3774_pp0_iter17_reg_reg[0]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3774_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load73_reg_3774_pp0_iter17_reg_reg[0]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3774_pp0_iter17_reg_reg[0]_srl15 ";
  attribute srl_bus_name of \p_load73_reg_3774_pp0_iter17_reg_reg[1]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3774_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load73_reg_3774_pp0_iter17_reg_reg[1]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3774_pp0_iter17_reg_reg[1]_srl15 ";
  attribute srl_bus_name of \p_load73_reg_3774_pp0_iter17_reg_reg[2]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3774_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load73_reg_3774_pp0_iter17_reg_reg[2]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3774_pp0_iter17_reg_reg[2]_srl15 ";
  attribute srl_bus_name of \p_load73_reg_3774_pp0_iter17_reg_reg[3]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3774_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load73_reg_3774_pp0_iter17_reg_reg[3]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3774_pp0_iter17_reg_reg[3]_srl15 ";
  attribute srl_bus_name of \p_load73_reg_3774_pp0_iter17_reg_reg[4]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3774_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load73_reg_3774_pp0_iter17_reg_reg[4]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3774_pp0_iter17_reg_reg[4]_srl15 ";
  attribute srl_bus_name of \p_load73_reg_3774_pp0_iter17_reg_reg[5]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3774_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load73_reg_3774_pp0_iter17_reg_reg[5]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3774_pp0_iter17_reg_reg[5]_srl15 ";
  attribute srl_bus_name of \p_load73_reg_3774_pp0_iter17_reg_reg[6]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3774_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load73_reg_3774_pp0_iter17_reg_reg[6]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3774_pp0_iter17_reg_reg[6]_srl15 ";
  attribute srl_bus_name of \p_load73_reg_3774_pp0_iter17_reg_reg[7]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3774_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load73_reg_3774_pp0_iter17_reg_reg[7]_srl15\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load73_reg_3774_pp0_iter17_reg_reg[7]_srl15 ";
  attribute srl_bus_name of \p_load_reg_3912_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3912_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load_reg_3912_pp0_iter17_reg_reg[0]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3912_pp0_iter17_reg_reg[0]_srl14 ";
  attribute srl_bus_name of \p_load_reg_3912_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3912_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load_reg_3912_pp0_iter17_reg_reg[1]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3912_pp0_iter17_reg_reg[1]_srl14 ";
  attribute srl_bus_name of \p_load_reg_3912_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3912_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load_reg_3912_pp0_iter17_reg_reg[2]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3912_pp0_iter17_reg_reg[2]_srl14 ";
  attribute srl_bus_name of \p_load_reg_3912_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3912_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load_reg_3912_pp0_iter17_reg_reg[3]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3912_pp0_iter17_reg_reg[3]_srl14 ";
  attribute srl_bus_name of \p_load_reg_3912_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3912_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load_reg_3912_pp0_iter17_reg_reg[4]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3912_pp0_iter17_reg_reg[4]_srl14 ";
  attribute srl_bus_name of \p_load_reg_3912_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3912_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load_reg_3912_pp0_iter17_reg_reg[5]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3912_pp0_iter17_reg_reg[5]_srl14 ";
  attribute srl_bus_name of \p_load_reg_3912_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3912_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load_reg_3912_pp0_iter17_reg_reg[6]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3912_pp0_iter17_reg_reg[6]_srl14 ";
  attribute srl_bus_name of \p_load_reg_3912_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3912_pp0_iter17_reg_reg ";
  attribute srl_name of \p_load_reg_3912_pp0_iter17_reg_reg[7]_srl14\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/p_load_reg_3912_pp0_iter17_reg_reg[7]_srl14 ";
  attribute BlockingType : integer;
  attribute BlockingType of pf_imgG_U : label is 1;
  attribute CeilLog2FDepth : integer;
  attribute CeilLog2FDepth of pf_imgG_U : label is 5;
  attribute CeilLog2Stages of pf_imgG_U : label is 5;
  attribute DataWidth : integer;
  attribute DataWidth of pf_imgG_U : label is 24;
  attribute FDEPTH : integer;
  attribute FDEPTH of pf_imgG_U : label is 21;
  attribute KEEP_HIERARCHY of pf_imgG_U : label is "yes";
  attribute NUM_STAGES of pf_imgG_U : label is 20;
  attribute NumWrites : integer;
  attribute NumWrites of pf_imgG_U : label is 1;
  attribute PfAllDoneEnable : integer;
  attribute PfAllDoneEnable of pf_imgG_U : label is 2;
  attribute PipeLatency : integer;
  attribute PipeLatency of pf_imgG_U : label is 20;
  attribute PipelineII of pf_imgG_U : label is 1;
  attribute SOFT_HLUTNM of pf_imgG_U_i_1 : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of pf_imgG_U_i_10 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of pf_imgG_U_i_11 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of pf_imgG_U_i_12 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of pf_imgG_U_i_13 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of pf_imgG_U_i_14 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of pf_imgG_U_i_15 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of pf_imgG_U_i_16 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of pf_imgG_U_i_2 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of pf_imgG_U_i_3 : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of pf_imgG_U_i_4 : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of pf_imgG_U_i_5 : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of pf_imgG_U_i_6 : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of pf_imgG_U_i_7 : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of pf_imgG_U_i_8 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of pf_imgG_U_i_9 : label is "soft_lutpair178";
  attribute ADDER_THRESHOLD of sub_ln476_1_fu_2360_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln476_1_fu_2360_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of sub_ln476_2_fu_2394_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln476_2_fu_2394_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of sub_ln479_2_fu_2798_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln479_2_fu_2798_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of sub_ln479_3_fu_2832_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln479_3_fu_2832_p2_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \sub_ln504_1_reg_4428[1]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sub_ln504_1_reg_4428[2]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \sub_ln504_1_reg_4428[3]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sub_ln504_1_reg_4428[4]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \sub_ln504_1_reg_4428[6]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sub_ln504_1_reg_4428[7]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \sub_ln504_1_reg_4428[8]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sub_ln504_1_reg_4428[9]_i_1\ : label is "soft_lutpair121";
  attribute ADDER_THRESHOLD of sub_ln504_fu_3236_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln504_fu_3236_p2_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \sub_ln504_fu_3236_p2_carry__1\ : label is 35;
  attribute srl_bus_name of \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/tmp_53_reg_3742_pp0_iter17_reg_reg ";
  attribute srl_name of \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18\ : label is "inst/\Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18 ";
  attribute SOFT_HLUTNM of \trunc_ln472_4_reg_4106[1]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \trunc_ln472_4_reg_4106[2]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \trunc_ln472_4_reg_4106[5]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \trunc_ln472_4_reg_4106[6]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \trunc_ln472_4_reg_4106[7]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \trunc_ln472_4_reg_4106[9]_i_2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \trunc_ln472_7_reg_4121[1]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \trunc_ln472_7_reg_4121[2]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \trunc_ln472_7_reg_4121[5]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \trunc_ln472_7_reg_4121[6]_i_1\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \trunc_ln472_7_reg_4121[7]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \trunc_ln472_7_reg_4121[9]_i_2\ : label is "soft_lutpair111";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of var_quant_3_reg_4305_reg : label is "p0_d10";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of var_quant_3_reg_4305_reg : label is "";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of var_quant_3_reg_4305_reg : label is "MLO";
  attribute RDADDR_COLLISION_HWCONFIG : string;
  attribute RDADDR_COLLISION_HWCONFIG of var_quant_3_reg_4305_reg : label is "PERFORMANCE";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of var_quant_3_reg_4305_reg : label is 10240;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of var_quant_3_reg_4305_reg : label is "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/var_quant_3_reg_4305_reg";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of var_quant_3_reg_4305_reg : label is "RAM_SP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of var_quant_3_reg_4305_reg : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of var_quant_3_reg_4305_reg : label is 1023;
  attribute ram_offset : integer;
  attribute ram_offset of var_quant_3_reg_4305_reg : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of var_quant_3_reg_4305_reg : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of var_quant_3_reg_4305_reg : label is 9;
  attribute ADDER_THRESHOLD of var_quant_3_reg_4305_reg_i_1 : label is 35;
  attribute ADDER_THRESHOLD of var_quant_3_reg_4305_reg_i_2 : label is 35;
  attribute ADDER_THRESHOLD of var_quant_3_reg_4305_reg_i_3 : label is 35;
  attribute ADDER_THRESHOLD of var_quant_3_reg_4305_reg_i_4 : label is 35;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of var_quant_reg_4290_reg : label is "p0_d10";
  attribute METHODOLOGY_DRC_VIOS of var_quant_reg_4290_reg : label is "";
  attribute OPT_MODIFIED of var_quant_reg_4290_reg : label is "MLO";
  attribute RDADDR_COLLISION_HWCONFIG of var_quant_reg_4290_reg : label is "PERFORMANCE";
  attribute RTL_RAM_BITS of var_quant_reg_4290_reg : label is 10240;
  attribute RTL_RAM_NAME of var_quant_reg_4290_reg : label is "inst/Debayer_U0/DebayerG_U0/grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184/var_quant_reg_4290_reg";
  attribute RTL_RAM_TYPE of var_quant_reg_4290_reg : label is "RAM_SP";
  attribute ram_addr_begin of var_quant_reg_4290_reg : label is 0;
  attribute ram_addr_end of var_quant_reg_4290_reg : label is 1023;
  attribute ram_offset of var_quant_reg_4290_reg : label is 0;
  attribute ram_slice_begin of var_quant_reg_4290_reg : label is 0;
  attribute ram_slice_end of var_quant_reg_4290_reg : label is 9;
  attribute ADDER_THRESHOLD of var_quant_reg_4290_reg_i_1 : label is 35;
  attribute ADDER_THRESHOLD of var_quant_reg_4290_reg_i_2 : label is 35;
  attribute ADDER_THRESHOLD of var_quant_reg_4290_reg_i_3 : label is 35;
  attribute ADDER_THRESHOLD of var_quant_reg_4290_reg_i_4 : label is 35;
  attribute SOFT_HLUTNM of \zext_ln450_1_reg_3917[0]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \zext_ln450_1_reg_3917[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \zext_ln450_1_reg_3917[2]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \zext_ln450_1_reg_3917[3]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \zext_ln450_1_reg_3917[4]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \zext_ln450_1_reg_3917[5]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \zext_ln450_1_reg_3917[6]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \zext_ln450_1_reg_3917[7]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \zext_ln450_3_reg_3922[0]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \zext_ln450_3_reg_3922[1]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \zext_ln450_3_reg_3922[2]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \zext_ln450_3_reg_3922[3]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \zext_ln450_3_reg_3922[4]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \zext_ln450_3_reg_3922[5]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \zext_ln450_3_reg_3922[6]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \zext_ln450_3_reg_3922[7]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \zext_ln452_1_reg_3940[0]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \zext_ln452_1_reg_3940[1]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \zext_ln452_1_reg_3940[2]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \zext_ln452_1_reg_3940[3]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \zext_ln452_1_reg_3940[4]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \zext_ln452_1_reg_3940[5]_i_1\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \zext_ln452_1_reg_3940[6]_i_1\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \zext_ln452_1_reg_3940[7]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \zext_ln455_2_reg_3960[0]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \zext_ln455_2_reg_3960[2]_i_1\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \zext_ln455_2_reg_3960[3]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \zext_ln455_2_reg_3960[4]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \zext_ln455_2_reg_3960[5]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \zext_ln455_2_reg_3960[6]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \zext_ln455_2_reg_3960[7]_i_1\ : label is "soft_lutpair163";
begin
  ap_rst_n_0 <= \^ap_rst_n_0\;
  \cmp84_reg_669_reg[0]\ <= \^cmp84_reg_669_reg[0]\;
DIV2_TABLE_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_DIV2_TABLE_ROM_AUTO_1R
     port map (
      RDEN => frp_pipeline_valid_U_valid_out(10),
      ap_clk => ap_clk,
      \out\(17 downto 0) => q0_reg(17 downto 0),
      p_0_out1(10) => q0_reg_0_i_1_n_10,
      p_0_out1(9) => q0_reg_0_i_1_n_19,
      p_0_out1(8) => q0_reg_0_i_1_n_20,
      p_0_out1(7) => q0_reg_0_i_2_n_13,
      p_0_out1(6) => q0_reg_0_i_2_n_14,
      p_0_out1(5) => q0_reg_0_i_2_n_15,
      p_0_out1(4) => q0_reg_0_i_2_n_16,
      p_0_out1(3) => q0_reg_0_i_2_n_17,
      p_0_out1(2) => q0_reg_0_i_2_n_18,
      p_0_out1(1) => q0_reg_0_i_2_n_19,
      p_0_out1(0) => q0_reg_0_i_2_n_20
    );
K_10_fu_1736_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => K_10_fu_1736_p2_carry_i_1_n_5,
      CI_TOP => '0',
      CO(7) => K_10_fu_1736_p2_carry_n_5,
      CO(6) => K_10_fu_1736_p2_carry_n_6,
      CO(5) => K_10_fu_1736_p2_carry_n_7,
      CO(4) => K_10_fu_1736_p2_carry_n_8,
      CO(3) => K_10_fu_1736_p2_carry_n_9,
      CO(2) => K_10_fu_1736_p2_carry_n_10,
      CO(1) => K_10_fu_1736_p2_carry_n_11,
      CO(0) => K_10_fu_1736_p2_carry_n_12,
      DI(7 downto 0) => zext_ln460_fu_1729_p1(8 downto 1),
      O(7 downto 0) => K_10_fu_1736_p2(8 downto 1),
      S(7) => K_10_fu_1736_p2_carry_i_2_n_5,
      S(6) => K_10_fu_1736_p2_carry_i_3_n_5,
      S(5) => K_10_fu_1736_p2_carry_i_4_n_5,
      S(4) => K_10_fu_1736_p2_carry_i_5_n_5,
      S(3) => K_10_fu_1736_p2_carry_i_6_n_5,
      S(2) => K_10_fu_1736_p2_carry_i_7_n_5,
      S(1) => K_10_fu_1736_p2_carry_i_8_n_5,
      S(0) => K_10_fu_1736_p2_carry_i_9_n_5
    );
K_10_fu_1736_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln460_reg_3995(0),
      O => K_10_fu_1736_p2_carry_i_1_n_5
    );
K_10_fu_1736_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln460_fu_1729_p1(8),
      I1 => add_ln460_reg_3995(8),
      O => K_10_fu_1736_p2_carry_i_2_n_5
    );
K_10_fu_1736_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln460_fu_1729_p1(7),
      I1 => add_ln460_reg_3995(7),
      O => K_10_fu_1736_p2_carry_i_3_n_5
    );
K_10_fu_1736_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln460_fu_1729_p1(6),
      I1 => add_ln460_reg_3995(6),
      O => K_10_fu_1736_p2_carry_i_4_n_5
    );
K_10_fu_1736_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln460_fu_1729_p1(5),
      I1 => add_ln460_reg_3995(5),
      O => K_10_fu_1736_p2_carry_i_5_n_5
    );
K_10_fu_1736_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln460_fu_1729_p1(4),
      I1 => add_ln460_reg_3995(4),
      O => K_10_fu_1736_p2_carry_i_6_n_5
    );
K_10_fu_1736_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln460_fu_1729_p1(3),
      I1 => add_ln460_reg_3995(3),
      O => K_10_fu_1736_p2_carry_i_7_n_5
    );
K_10_fu_1736_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln460_fu_1729_p1(2),
      I1 => add_ln460_reg_3995(2),
      O => K_10_fu_1736_p2_carry_i_8_n_5
    );
K_10_fu_1736_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln460_fu_1729_p1(1),
      I1 => add_ln460_reg_3995(1),
      O => K_10_fu_1736_p2_carry_i_9_n_5
    );
K_11_fu_1613_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => K_11_fu_1613_p2_carry_n_5,
      CO(6) => K_11_fu_1613_p2_carry_n_6,
      CO(5) => K_11_fu_1613_p2_carry_n_7,
      CO(4) => K_11_fu_1613_p2_carry_n_8,
      CO(3) => K_11_fu_1613_p2_carry_n_9,
      CO(2) => K_11_fu_1613_p2_carry_n_10,
      CO(1) => K_11_fu_1613_p2_carry_n_11,
      CO(0) => K_11_fu_1613_p2_carry_n_12,
      DI(7) => K_11_fu_1613_p2_carry_i_1_n_5,
      DI(6) => K_11_fu_1613_p2_carry_i_2_n_5,
      DI(5) => K_11_fu_1613_p2_carry_i_3_n_5,
      DI(4) => K_11_fu_1613_p2_carry_i_4_n_5,
      DI(3) => K_11_fu_1613_p2_carry_i_5_n_5,
      DI(2) => K_11_fu_1613_p2_carry_i_6_n_5,
      DI(1) => ap_phi_mux_empty_161_phi_fu_791_p4(0),
      DI(0) => K_11_fu_1613_p2_carry_i_8_n_5,
      O(7 downto 0) => K_11_fu_1613_p2(7 downto 0),
      S(7) => K_11_fu_1613_p2_carry_i_9_n_5,
      S(6) => K_11_fu_1613_p2_carry_i_10_n_5,
      S(5) => K_11_fu_1613_p2_carry_i_11_n_5,
      S(4) => K_11_fu_1613_p2_carry_i_12_n_5,
      S(3) => K_11_fu_1613_p2_carry_i_13_n_5,
      S(2) => K_11_fu_1613_p2_carry_i_14_n_5,
      S(1) => K_11_fu_1613_p2_carry_i_15_n_5,
      S(0) => K_11_fu_1613_p2_carry_i_16_n_5
    );
\K_11_fu_1613_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => K_11_fu_1613_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_K_11_fu_1613_p2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \K_11_fu_1613_p2_carry__0_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => ap_phi_mux_empty_161_phi_fu_791_p4(7),
      O(7 downto 2) => \NLW_K_11_fu_1613_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => K_11_fu_1613_p2(9 downto 8),
      S(7 downto 1) => B"0000001",
      S(0) => \K_11_fu_1613_p2_carry__0_i_2_n_5\
    );
\K_11_fu_1613_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(7),
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => p_load73_reg_3774(7),
      O => ap_phi_mux_empty_161_phi_fu_791_p4(7)
    );
\K_11_fu_1613_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCF8E71F3F38E71"
    )
        port map (
      I0 => empty_133_fu_260(7),
      I1 => empty_126_fu_232(7),
      I2 => \K_11_fu_1613_p2_carry__0_i_3_n_5\,
      I3 => p_load73_reg_3774(7),
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => LineBufVal_7_reg_3824(7),
      O => \K_11_fu_1613_p2_carry__0_i_2_n_5\
    );
\K_11_fu_1613_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(6),
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => p_load73_reg_3774(6),
      O => \K_11_fu_1613_p2_carry__0_i_3_n_5\
    );
K_11_fu_1613_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B830BB88FCB8FF"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(5),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => p_load73_reg_3774(5),
      I3 => empty_126_fu_232(6),
      I4 => empty_133_fu_260(6),
      I5 => LineBufVal_7_reg_3824(6),
      O => K_11_fu_1613_p2_carry_i_1_n_5
    );
K_11_fu_1613_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_11_fu_1613_p2_carry_i_2_n_5,
      I1 => empty_126_fu_232(6),
      I2 => \zext_ln450_1_reg_3917[6]_i_1_n_5\,
      I3 => LineBufVal_7_reg_3824(5),
      I4 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I5 => p_load73_reg_3774(5),
      O => K_11_fu_1613_p2_carry_i_10_n_5
    );
K_11_fu_1613_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_11_fu_1613_p2_carry_i_3_n_5,
      I1 => empty_126_fu_232(5),
      I2 => \zext_ln450_1_reg_3917[5]_i_1_n_5\,
      I3 => LineBufVal_7_reg_3824(4),
      I4 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I5 => p_load73_reg_3774(4),
      O => K_11_fu_1613_p2_carry_i_11_n_5
    );
K_11_fu_1613_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_11_fu_1613_p2_carry_i_4_n_5,
      I1 => empty_126_fu_232(4),
      I2 => \zext_ln450_1_reg_3917[4]_i_1_n_5\,
      I3 => LineBufVal_7_reg_3824(3),
      I4 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I5 => p_load73_reg_3774(3),
      O => K_11_fu_1613_p2_carry_i_12_n_5
    );
K_11_fu_1613_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_11_fu_1613_p2_carry_i_5_n_5,
      I1 => empty_126_fu_232(3),
      I2 => \zext_ln450_1_reg_3917[3]_i_1_n_5\,
      I3 => LineBufVal_7_reg_3824(2),
      I4 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I5 => p_load73_reg_3774(2),
      O => K_11_fu_1613_p2_carry_i_13_n_5
    );
K_11_fu_1613_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_11_fu_1613_p2_carry_i_6_n_5,
      I1 => empty_126_fu_232(2),
      I2 => \zext_ln450_1_reg_3917[2]_i_1_n_5\,
      I3 => LineBufVal_7_reg_3824(1),
      I4 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I5 => p_load73_reg_3774(1),
      O => K_11_fu_1613_p2_carry_i_14_n_5
    );
K_11_fu_1613_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A3CC3A5A53CC3"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(1),
      I1 => empty_133_fu_260(1),
      I2 => empty_126_fu_232(1),
      I3 => p_load73_reg_3774(0),
      I4 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I5 => LineBufVal_7_reg_3824(0),
      O => K_11_fu_1613_p2_carry_i_15_n_5
    );
K_11_fu_1613_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => empty_133_fu_260(0),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => LineBufVal_7_reg_3824(0),
      I3 => empty_126_fu_232(0),
      O => K_11_fu_1613_p2_carry_i_16_n_5
    );
K_11_fu_1613_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B830BB88FCB8FF"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(4),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => p_load73_reg_3774(4),
      I3 => empty_126_fu_232(5),
      I4 => empty_133_fu_260(5),
      I5 => LineBufVal_7_reg_3824(5),
      O => K_11_fu_1613_p2_carry_i_2_n_5
    );
K_11_fu_1613_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B830BB88FCB8FF"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(3),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => p_load73_reg_3774(3),
      I3 => empty_126_fu_232(4),
      I4 => empty_133_fu_260(4),
      I5 => LineBufVal_7_reg_3824(4),
      O => K_11_fu_1613_p2_carry_i_3_n_5
    );
K_11_fu_1613_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B830BB88FCB8FF"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(2),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => p_load73_reg_3774(2),
      I3 => empty_126_fu_232(3),
      I4 => empty_133_fu_260(3),
      I5 => LineBufVal_7_reg_3824(3),
      O => K_11_fu_1613_p2_carry_i_4_n_5
    );
K_11_fu_1613_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B830BB88FCB8FF"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(1),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => p_load73_reg_3774(1),
      I3 => empty_126_fu_232(2),
      I4 => empty_133_fu_260(2),
      I5 => LineBufVal_7_reg_3824(2),
      O => K_11_fu_1613_p2_carry_i_5_n_5
    );
K_11_fu_1613_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7F8FFF"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => empty_126_fu_232(1),
      I3 => empty_133_fu_260(1),
      I4 => LineBufVal_7_reg_3824(1),
      O => K_11_fu_1613_p2_carry_i_6_n_5
    );
K_11_fu_1613_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(0),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => p_load73_reg_3774(0),
      O => ap_phi_mux_empty_161_phi_fu_791_p4(0)
    );
K_11_fu_1613_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => empty_133_fu_260(0),
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => LineBufVal_7_reg_3824(0),
      O => K_11_fu_1613_p2_carry_i_8_n_5
    );
K_11_fu_1613_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_11_fu_1613_p2_carry_i_1_n_5,
      I1 => empty_126_fu_232(7),
      I2 => \zext_ln450_1_reg_3917[7]_i_1_n_5\,
      I3 => LineBufVal_7_reg_3824(6),
      I4 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I5 => p_load73_reg_3774(6),
      O => K_11_fu_1613_p2_carry_i_9_n_5
    );
\K_11_reg_4000_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_11_fu_1613_p2(0),
      Q => K_11_reg_4000(0),
      R => '0'
    );
\K_11_reg_4000_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_11_fu_1613_p2(1),
      Q => K_11_reg_4000(1),
      R => '0'
    );
\K_11_reg_4000_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_11_fu_1613_p2(2),
      Q => K_11_reg_4000(2),
      R => '0'
    );
\K_11_reg_4000_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_11_fu_1613_p2(3),
      Q => K_11_reg_4000(3),
      R => '0'
    );
\K_11_reg_4000_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_11_fu_1613_p2(4),
      Q => K_11_reg_4000(4),
      R => '0'
    );
\K_11_reg_4000_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_11_fu_1613_p2(5),
      Q => K_11_reg_4000(5),
      R => '0'
    );
\K_11_reg_4000_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_11_fu_1613_p2(6),
      Q => K_11_reg_4000(6),
      R => '0'
    );
\K_11_reg_4000_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_11_fu_1613_p2(7),
      Q => K_11_reg_4000(7),
      R => '0'
    );
\K_11_reg_4000_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_11_fu_1613_p2(8),
      Q => K_11_reg_4000(8),
      R => '0'
    );
\K_11_reg_4000_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_11_fu_1613_p2(9),
      Q => K_11_reg_4000(9),
      R => '0'
    );
K_1_fu_1353_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => K_1_fu_1353_p2_carry_n_5,
      CO(6) => K_1_fu_1353_p2_carry_n_6,
      CO(5) => K_1_fu_1353_p2_carry_n_7,
      CO(4) => K_1_fu_1353_p2_carry_n_8,
      CO(3) => K_1_fu_1353_p2_carry_n_9,
      CO(2) => K_1_fu_1353_p2_carry_n_10,
      CO(1) => K_1_fu_1353_p2_carry_n_11,
      CO(0) => K_1_fu_1353_p2_carry_n_12,
      DI(7) => K_1_fu_1353_p2_carry_i_1_n_5,
      DI(6) => K_1_fu_1353_p2_carry_i_2_n_5,
      DI(5) => K_1_fu_1353_p2_carry_i_3_n_5,
      DI(4) => K_1_fu_1353_p2_carry_i_4_n_5,
      DI(3) => K_1_fu_1353_p2_carry_i_5_n_5,
      DI(2) => K_1_fu_1353_p2_carry_i_6_n_5,
      DI(1) => ap_phi_mux_empty_164_phi_fu_818_p4(0),
      DI(0) => K_1_fu_1353_p2_carry_i_8_n_5,
      O(7 downto 0) => K_1_fu_1353_p2(7 downto 0),
      S(7) => K_1_fu_1353_p2_carry_i_9_n_5,
      S(6) => K_1_fu_1353_p2_carry_i_10_n_5,
      S(5) => K_1_fu_1353_p2_carry_i_11_n_5,
      S(4) => K_1_fu_1353_p2_carry_i_12_n_5,
      S(3) => K_1_fu_1353_p2_carry_i_13_n_5,
      S(2) => K_1_fu_1353_p2_carry_i_14_n_5,
      S(1) => K_1_fu_1353_p2_carry_i_15_n_5,
      S(0) => K_1_fu_1353_p2_carry_i_16_n_5
    );
\K_1_fu_1353_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => K_1_fu_1353_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_K_1_fu_1353_p2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \K_1_fu_1353_p2_carry__0_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => ap_phi_mux_empty_164_phi_fu_818_p4(7),
      O(7 downto 2) => \NLW_K_1_fu_1353_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => K_1_fu_1353_p2(9 downto 8),
      S(7 downto 1) => B"0000001",
      S(0) => \K_1_fu_1353_p2_carry__0_i_2_n_5\
    );
\K_1_fu_1353_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(7),
      I1 => \empty_145_fu_308[7]_i_3_n_5\,
      I2 => empty_132_fu_256(7),
      O => ap_phi_mux_empty_164_phi_fu_818_p4(7)
    );
\K_1_fu_1353_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBAAEEF"
    )
        port map (
      I0 => \empty_145_fu_308[7]_i_3_n_5\,
      I1 => empty_132_fu_256(6),
      I2 => empty_131_fu_252(7),
      I3 => empty_133_fu_260(7),
      I4 => empty_132_fu_256(7),
      O => \K_1_fu_1353_p2_carry__0_i_2_n_5\
    );
K_1_fu_1353_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070707788F8F8FF"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => empty_132_fu_256(5),
      I3 => empty_133_fu_260(6),
      I4 => empty_131_fu_252(6),
      I5 => LineBufVal_7_reg_3824(6),
      O => K_1_fu_1353_p2_carry_i_1_n_5
    );
K_1_fu_1353_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_1_fu_1353_p2_carry_i_2_n_5,
      I1 => \zext_ln450_1_reg_3917[6]_i_1_n_5\,
      I2 => K_1_fu_1353_p2_carry_i_18_n_5,
      I3 => LineBufVal_7_reg_3824(5),
      I4 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I5 => empty_132_fu_256(5),
      O => K_1_fu_1353_p2_carry_i_10_n_5
    );
K_1_fu_1353_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_1_fu_1353_p2_carry_i_3_n_5,
      I1 => \zext_ln450_1_reg_3917[5]_i_1_n_5\,
      I2 => K_1_fu_1353_p2_carry_i_19_n_5,
      I3 => LineBufVal_7_reg_3824(4),
      I4 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I5 => empty_132_fu_256(4),
      O => K_1_fu_1353_p2_carry_i_11_n_5
    );
K_1_fu_1353_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_1_fu_1353_p2_carry_i_4_n_5,
      I1 => \zext_ln450_1_reg_3917[4]_i_1_n_5\,
      I2 => K_1_fu_1353_p2_carry_i_20_n_5,
      I3 => LineBufVal_7_reg_3824(3),
      I4 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I5 => empty_132_fu_256(3),
      O => K_1_fu_1353_p2_carry_i_12_n_5
    );
K_1_fu_1353_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_1_fu_1353_p2_carry_i_5_n_5,
      I1 => \zext_ln450_1_reg_3917[3]_i_1_n_5\,
      I2 => K_1_fu_1353_p2_carry_i_21_n_5,
      I3 => LineBufVal_7_reg_3824(2),
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => empty_132_fu_256(2),
      O => K_1_fu_1353_p2_carry_i_13_n_5
    );
K_1_fu_1353_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_1_fu_1353_p2_carry_i_6_n_5,
      I1 => \zext_ln450_1_reg_3917[2]_i_1_n_5\,
      I2 => K_1_fu_1353_p2_carry_i_22_n_5,
      I3 => LineBufVal_7_reg_3824(1),
      I4 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I5 => empty_132_fu_256(1),
      O => K_1_fu_1353_p2_carry_i_14_n_5
    );
K_1_fu_1353_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0069FF69"
    )
        port map (
      I0 => empty_131_fu_252(1),
      I1 => empty_133_fu_260(1),
      I2 => empty_132_fu_256(0),
      I3 => \empty_144_fu_304[7]_i_2_n_5\,
      I4 => LineBufVal_7_reg_3824(0),
      O => K_1_fu_1353_p2_carry_i_15_n_5
    );
K_1_fu_1353_p2_carry_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => empty_131_fu_252(0),
      I1 => empty_133_fu_260(0),
      I2 => \empty_144_fu_304[7]_i_2_n_5\,
      O => K_1_fu_1353_p2_carry_i_16_n_5
    );
K_1_fu_1353_p2_carry_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(7),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => empty_131_fu_252(7),
      O => K_1_fu_1353_p2_carry_i_17_n_5
    );
K_1_fu_1353_p2_carry_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(6),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => empty_131_fu_252(6),
      O => K_1_fu_1353_p2_carry_i_18_n_5
    );
K_1_fu_1353_p2_carry_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(5),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => empty_131_fu_252(5),
      O => K_1_fu_1353_p2_carry_i_19_n_5
    );
K_1_fu_1353_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070707788F8F8FF"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => empty_132_fu_256(4),
      I3 => empty_133_fu_260(5),
      I4 => empty_131_fu_252(5),
      I5 => LineBufVal_7_reg_3824(5),
      O => K_1_fu_1353_p2_carry_i_2_n_5
    );
K_1_fu_1353_p2_carry_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(4),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => empty_131_fu_252(4),
      O => K_1_fu_1353_p2_carry_i_20_n_5
    );
K_1_fu_1353_p2_carry_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(3),
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => empty_131_fu_252(3),
      O => K_1_fu_1353_p2_carry_i_21_n_5
    );
K_1_fu_1353_p2_carry_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(2),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => empty_131_fu_252(2),
      O => K_1_fu_1353_p2_carry_i_22_n_5
    );
K_1_fu_1353_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070707788F8F8FF"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => empty_132_fu_256(3),
      I3 => empty_133_fu_260(4),
      I4 => empty_131_fu_252(4),
      I5 => LineBufVal_7_reg_3824(4),
      O => K_1_fu_1353_p2_carry_i_3_n_5
    );
K_1_fu_1353_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070707788F8F8FF"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => empty_132_fu_256(2),
      I3 => empty_133_fu_260(3),
      I4 => empty_131_fu_252(3),
      I5 => LineBufVal_7_reg_3824(3),
      O => K_1_fu_1353_p2_carry_i_4_n_5
    );
K_1_fu_1353_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0070707788F8F8FF"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => empty_132_fu_256(1),
      I3 => empty_133_fu_260(2),
      I4 => empty_131_fu_252(2),
      I5 => LineBufVal_7_reg_3824(2),
      O => K_1_fu_1353_p2_carry_i_5_n_5
    );
K_1_fu_1353_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07778FFF"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => empty_133_fu_260(1),
      I3 => empty_131_fu_252(1),
      I4 => LineBufVal_7_reg_3824(1),
      O => K_1_fu_1353_p2_carry_i_6_n_5
    );
K_1_fu_1353_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(0),
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => empty_132_fu_256(0),
      O => ap_phi_mux_empty_164_phi_fu_818_p4(0)
    );
K_1_fu_1353_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(0),
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => empty_131_fu_252(0),
      O => K_1_fu_1353_p2_carry_i_8_n_5
    );
K_1_fu_1353_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_1_fu_1353_p2_carry_i_1_n_5,
      I1 => \zext_ln450_1_reg_3917[7]_i_1_n_5\,
      I2 => K_1_fu_1353_p2_carry_i_17_n_5,
      I3 => LineBufVal_7_reg_3824(6),
      I4 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I5 => empty_132_fu_256(6),
      O => K_1_fu_1353_p2_carry_i_9_n_5
    );
\K_1_reg_3935_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_1_fu_1353_p2(0),
      Q => K_1_reg_3935(0),
      R => '0'
    );
\K_1_reg_3935_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_1_fu_1353_p2(1),
      Q => K_1_reg_3935(1),
      R => '0'
    );
\K_1_reg_3935_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_1_fu_1353_p2(2),
      Q => K_1_reg_3935(2),
      R => '0'
    );
\K_1_reg_3935_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_1_fu_1353_p2(3),
      Q => K_1_reg_3935(3),
      R => '0'
    );
\K_1_reg_3935_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_1_fu_1353_p2(4),
      Q => K_1_reg_3935(4),
      R => '0'
    );
\K_1_reg_3935_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_1_fu_1353_p2(5),
      Q => K_1_reg_3935(5),
      R => '0'
    );
\K_1_reg_3935_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_1_fu_1353_p2(6),
      Q => K_1_reg_3935(6),
      R => '0'
    );
\K_1_reg_3935_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_1_fu_1353_p2(7),
      Q => K_1_reg_3935(7),
      R => '0'
    );
\K_1_reg_3935_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_1_fu_1353_p2(8),
      Q => K_1_reg_3935(8),
      R => '0'
    );
\K_1_reg_3935_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_1_fu_1353_p2(9),
      Q => K_1_reg_3935(9),
      R => '0'
    );
K_2_fu_1385_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => K_2_fu_1385_p2_carry_n_5,
      CO(6) => K_2_fu_1385_p2_carry_n_6,
      CO(5) => K_2_fu_1385_p2_carry_n_7,
      CO(4) => K_2_fu_1385_p2_carry_n_8,
      CO(3) => K_2_fu_1385_p2_carry_n_9,
      CO(2) => K_2_fu_1385_p2_carry_n_10,
      CO(1) => K_2_fu_1385_p2_carry_n_11,
      CO(0) => K_2_fu_1385_p2_carry_n_12,
      DI(7) => linebuf_yuv_2_U_n_22,
      DI(6) => linebuf_yuv_2_U_n_23,
      DI(5) => linebuf_yuv_2_U_n_24,
      DI(4) => linebuf_yuv_2_U_n_25,
      DI(3) => linebuf_yuv_2_U_n_26,
      DI(2) => K_2_fu_1385_p2_carry_i_6_n_5,
      DI(1) => K_2_fu_1385_p2_carry_i_7_n_5,
      DI(0) => K_2_fu_1385_p2_carry_i_8_n_5,
      O(7 downto 0) => K_2_fu_1385_p2(7 downto 0),
      S(7) => linebuf_yuv_2_U_n_43,
      S(6) => linebuf_yuv_2_U_n_44,
      S(5) => linebuf_yuv_2_U_n_45,
      S(4) => linebuf_yuv_2_U_n_46,
      S(3) => linebuf_yuv_2_U_n_47,
      S(2) => linebuf_yuv_2_U_n_48,
      S(1) => linebuf_yuv_2_U_n_49,
      S(0) => K_2_fu_1385_p2_carry_i_16_n_5
    );
\K_2_fu_1385_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => K_2_fu_1385_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_K_2_fu_1385_p2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \K_2_fu_1385_p2_carry__0_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => linebuf_yuv_2_U_n_21,
      O(7 downto 2) => \NLW_K_2_fu_1385_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => K_2_fu_1385_p2(9 downto 8),
      S(7 downto 1) => B"0000001",
      S(0) => linebuf_yuv_2_U_n_50
    );
K_2_fu_1385_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => empty_131_fu_252(0),
      I1 => LineBufVal_7_reg_3824(0),
      I2 => empty_137_fu_276(0),
      I3 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I4 => LineBufVal_5_reg_3805(0),
      O => K_2_fu_1385_p2_carry_i_16_n_5
    );
K_2_fu_1385_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"078F77FF8F8FFFFF"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => empty_131_fu_252(1),
      I3 => LineBufVal_7_reg_3824(1),
      I4 => empty_137_fu_276(1),
      I5 => LineBufVal_5_reg_3805(1),
      O => K_2_fu_1385_p2_carry_i_6_n_5
    );
K_2_fu_1385_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => empty_131_fu_252(1),
      I1 => LineBufVal_7_reg_3824(1),
      I2 => empty_137_fu_276(1),
      I3 => \empty_144_fu_304[7]_i_2_n_5\,
      I4 => LineBufVal_5_reg_3805(1),
      O => K_2_fu_1385_p2_carry_i_7_n_5
    );
K_2_fu_1385_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(0),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => empty_131_fu_252(0),
      O => K_2_fu_1385_p2_carry_i_8_n_5
    );
\K_2_reg_3945_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_2_fu_1385_p2(0),
      Q => K_2_reg_3945(0),
      R => '0'
    );
\K_2_reg_3945_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_2_fu_1385_p2(1),
      Q => K_2_reg_3945(1),
      R => '0'
    );
\K_2_reg_3945_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_2_fu_1385_p2(2),
      Q => K_2_reg_3945(2),
      R => '0'
    );
\K_2_reg_3945_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_2_fu_1385_p2(3),
      Q => K_2_reg_3945(3),
      R => '0'
    );
\K_2_reg_3945_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_2_fu_1385_p2(4),
      Q => K_2_reg_3945(4),
      R => '0'
    );
\K_2_reg_3945_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_2_fu_1385_p2(5),
      Q => K_2_reg_3945(5),
      R => '0'
    );
\K_2_reg_3945_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_2_fu_1385_p2(6),
      Q => K_2_reg_3945(6),
      R => '0'
    );
\K_2_reg_3945_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_2_fu_1385_p2(7),
      Q => K_2_reg_3945(7),
      R => '0'
    );
\K_2_reg_3945_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_2_fu_1385_p2(8),
      Q => K_2_reg_3945(8),
      R => '0'
    );
\K_2_reg_3945_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_2_fu_1385_p2(9),
      Q => K_2_reg_3945(9),
      R => '0'
    );
K_3_fu_1413_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => K_3_fu_1413_p2_carry_n_5,
      CO(6) => K_3_fu_1413_p2_carry_n_6,
      CO(5) => K_3_fu_1413_p2_carry_n_7,
      CO(4) => K_3_fu_1413_p2_carry_n_8,
      CO(3) => K_3_fu_1413_p2_carry_n_9,
      CO(2) => K_3_fu_1413_p2_carry_n_10,
      CO(1) => K_3_fu_1413_p2_carry_n_11,
      CO(0) => K_3_fu_1413_p2_carry_n_12,
      DI(7) => K_3_fu_1413_p2_carry_i_1_n_5,
      DI(6) => K_3_fu_1413_p2_carry_i_2_n_5,
      DI(5) => K_3_fu_1413_p2_carry_i_3_n_5,
      DI(4) => K_3_fu_1413_p2_carry_i_4_n_5,
      DI(3) => K_3_fu_1413_p2_carry_i_5_n_5,
      DI(2) => K_3_fu_1413_p2_carry_i_6_n_5,
      DI(1) => ap_phi_mux_empty_156_phi_fu_746_p4(0),
      DI(0) => K_3_fu_1413_p2_carry_i_8_n_5,
      O(7 downto 0) => K_3_fu_1413_p2(7 downto 0),
      S(7) => K_3_fu_1413_p2_carry_i_9_n_5,
      S(6) => K_3_fu_1413_p2_carry_i_10_n_5,
      S(5) => K_3_fu_1413_p2_carry_i_11_n_5,
      S(4) => K_3_fu_1413_p2_carry_i_12_n_5,
      S(3) => K_3_fu_1413_p2_carry_i_13_n_5,
      S(2) => K_3_fu_1413_p2_carry_i_14_n_5,
      S(1) => K_3_fu_1413_p2_carry_i_15_n_5,
      S(0) => K_3_fu_1413_p2_carry_i_16_n_5
    );
\K_3_fu_1413_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => K_3_fu_1413_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_K_3_fu_1413_p2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \K_3_fu_1413_p2_carry__0_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => ap_phi_mux_empty_156_phi_fu_746_p4(7),
      O(7 downto 2) => \NLW_K_3_fu_1413_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => K_3_fu_1413_p2(9 downto 8),
      S(7 downto 1) => B"0000001",
      S(0) => \K_3_fu_1413_p2_carry__0_i_2_n_5\
    );
\K_3_fu_1413_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_5_reg_3805(7),
      I1 => \empty_145_fu_308[7]_i_3_n_5\,
      I2 => empty_138_fu_280(7),
      O => ap_phi_mux_empty_156_phi_fu_746_p4(7)
    );
\K_3_fu_1413_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBAAEEF"
    )
        port map (
      I0 => \empty_145_fu_308[7]_i_3_n_5\,
      I1 => empty_138_fu_280(6),
      I2 => empty_137_fu_276(7),
      I3 => empty_139_fu_284(7),
      I4 => empty_138_fu_280(7),
      O => \K_3_fu_1413_p2_carry__0_i_2_n_5\
    );
K_3_fu_1413_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07778FFF0007888F"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => empty_139_fu_284(6),
      I3 => empty_137_fu_276(6),
      I4 => LineBufVal_5_reg_3805(6),
      I5 => empty_138_fu_280(5),
      O => K_3_fu_1413_p2_carry_i_1_n_5
    );
K_3_fu_1413_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_3_fu_1413_p2_carry_i_2_n_5,
      I1 => \zext_ln450_3_reg_3922[6]_i_1_n_5\,
      I2 => \zext_ln452_1_reg_3940[6]_i_1_n_5\,
      I3 => LineBufVal_5_reg_3805(5),
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => empty_138_fu_280(5),
      O => K_3_fu_1413_p2_carry_i_10_n_5
    );
K_3_fu_1413_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_3_fu_1413_p2_carry_i_3_n_5,
      I1 => \zext_ln450_3_reg_3922[5]_i_1_n_5\,
      I2 => \zext_ln452_1_reg_3940[5]_i_1_n_5\,
      I3 => LineBufVal_5_reg_3805(4),
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => empty_138_fu_280(4),
      O => K_3_fu_1413_p2_carry_i_11_n_5
    );
K_3_fu_1413_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_3_fu_1413_p2_carry_i_4_n_5,
      I1 => \zext_ln450_3_reg_3922[4]_i_1_n_5\,
      I2 => \zext_ln452_1_reg_3940[4]_i_1_n_5\,
      I3 => LineBufVal_5_reg_3805(3),
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => empty_138_fu_280(3),
      O => K_3_fu_1413_p2_carry_i_12_n_5
    );
K_3_fu_1413_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_3_fu_1413_p2_carry_i_5_n_5,
      I1 => \zext_ln450_3_reg_3922[3]_i_1_n_5\,
      I2 => \zext_ln452_1_reg_3940[3]_i_1_n_5\,
      I3 => LineBufVal_5_reg_3805(2),
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => empty_138_fu_280(2),
      O => K_3_fu_1413_p2_carry_i_13_n_5
    );
K_3_fu_1413_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_3_fu_1413_p2_carry_i_6_n_5,
      I1 => \zext_ln450_3_reg_3922[2]_i_1_n_5\,
      I2 => \zext_ln452_1_reg_3940[2]_i_1_n_5\,
      I3 => LineBufVal_5_reg_3805(1),
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => empty_138_fu_280(1),
      O => K_3_fu_1413_p2_carry_i_14_n_5
    );
K_3_fu_1413_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0069FF69"
    )
        port map (
      I0 => empty_137_fu_276(1),
      I1 => empty_139_fu_284(1),
      I2 => empty_138_fu_280(0),
      I3 => \empty_144_fu_304[7]_i_2_n_5\,
      I4 => LineBufVal_5_reg_3805(0),
      O => K_3_fu_1413_p2_carry_i_15_n_5
    );
K_3_fu_1413_p2_carry_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => empty_137_fu_276(0),
      I1 => empty_139_fu_284(0),
      I2 => \empty_144_fu_304[7]_i_2_n_5\,
      O => K_3_fu_1413_p2_carry_i_16_n_5
    );
K_3_fu_1413_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07778FFF0007888F"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => empty_139_fu_284(5),
      I3 => empty_137_fu_276(5),
      I4 => LineBufVal_5_reg_3805(5),
      I5 => empty_138_fu_280(4),
      O => K_3_fu_1413_p2_carry_i_2_n_5
    );
K_3_fu_1413_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07778FFF0007888F"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => empty_139_fu_284(4),
      I3 => empty_137_fu_276(4),
      I4 => LineBufVal_5_reg_3805(4),
      I5 => empty_138_fu_280(3),
      O => K_3_fu_1413_p2_carry_i_3_n_5
    );
K_3_fu_1413_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07778FFF0007888F"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => empty_139_fu_284(3),
      I3 => empty_137_fu_276(3),
      I4 => LineBufVal_5_reg_3805(3),
      I5 => empty_138_fu_280(2),
      O => K_3_fu_1413_p2_carry_i_4_n_5
    );
K_3_fu_1413_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07778FFF0007888F"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => empty_139_fu_284(2),
      I3 => empty_137_fu_276(2),
      I4 => LineBufVal_5_reg_3805(2),
      I5 => empty_138_fu_280(1),
      O => K_3_fu_1413_p2_carry_i_5_n_5
    );
K_3_fu_1413_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07778FFF"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => empty_139_fu_284(1),
      I3 => empty_137_fu_276(1),
      I4 => LineBufVal_5_reg_3805(1),
      O => K_3_fu_1413_p2_carry_i_6_n_5
    );
K_3_fu_1413_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_5_reg_3805(0),
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => empty_138_fu_280(0),
      O => ap_phi_mux_empty_156_phi_fu_746_p4(0)
    );
K_3_fu_1413_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => empty_137_fu_276(0),
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => LineBufVal_5_reg_3805(0),
      O => K_3_fu_1413_p2_carry_i_8_n_5
    );
K_3_fu_1413_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_3_fu_1413_p2_carry_i_1_n_5,
      I1 => \zext_ln450_3_reg_3922[7]_i_1_n_5\,
      I2 => \zext_ln452_1_reg_3940[7]_i_1_n_5\,
      I3 => LineBufVal_5_reg_3805(6),
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => empty_138_fu_280(6),
      O => K_3_fu_1413_p2_carry_i_9_n_5
    );
\K_3_reg_3950_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_3_fu_1413_p2(0),
      Q => K_3_reg_3950(0),
      R => '0'
    );
\K_3_reg_3950_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_3_fu_1413_p2(1),
      Q => K_3_reg_3950(1),
      R => '0'
    );
\K_3_reg_3950_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_3_fu_1413_p2(2),
      Q => K_3_reg_3950(2),
      R => '0'
    );
\K_3_reg_3950_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_3_fu_1413_p2(3),
      Q => K_3_reg_3950(3),
      R => '0'
    );
\K_3_reg_3950_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_3_fu_1413_p2(4),
      Q => K_3_reg_3950(4),
      R => '0'
    );
\K_3_reg_3950_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_3_fu_1413_p2(5),
      Q => K_3_reg_3950(5),
      R => '0'
    );
\K_3_reg_3950_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_3_fu_1413_p2(6),
      Q => K_3_reg_3950(6),
      R => '0'
    );
\K_3_reg_3950_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_3_fu_1413_p2(7),
      Q => K_3_reg_3950(7),
      R => '0'
    );
\K_3_reg_3950_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_3_fu_1413_p2(8),
      Q => K_3_reg_3950(8),
      R => '0'
    );
\K_3_reg_3950_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_3_fu_1413_p2(9),
      Q => K_3_reg_3950(9),
      R => '0'
    );
K_4_fu_1445_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => K_4_fu_1445_p2_carry_n_5,
      CO(6) => K_4_fu_1445_p2_carry_n_6,
      CO(5) => K_4_fu_1445_p2_carry_n_7,
      CO(4) => K_4_fu_1445_p2_carry_n_8,
      CO(3) => K_4_fu_1445_p2_carry_n_9,
      CO(2) => K_4_fu_1445_p2_carry_n_10,
      CO(1) => K_4_fu_1445_p2_carry_n_11,
      CO(0) => K_4_fu_1445_p2_carry_n_12,
      DI(7) => K_4_fu_1445_p2_carry_i_1_n_5,
      DI(6) => K_4_fu_1445_p2_carry_i_2_n_5,
      DI(5) => K_4_fu_1445_p2_carry_i_3_n_5,
      DI(4) => K_4_fu_1445_p2_carry_i_4_n_5,
      DI(3) => K_4_fu_1445_p2_carry_i_5_n_5,
      DI(2) => K_4_fu_1445_p2_carry_i_6_n_5,
      DI(1) => K_4_fu_1445_p2_carry_i_7_n_5,
      DI(0) => K_4_fu_1445_p2_carry_i_8_n_5,
      O(7 downto 0) => K_4_fu_1445_p2(7 downto 0),
      S(7) => K_4_fu_1445_p2_carry_i_9_n_5,
      S(6) => K_4_fu_1445_p2_carry_i_10_n_5,
      S(5) => K_4_fu_1445_p2_carry_i_11_n_5,
      S(4) => K_4_fu_1445_p2_carry_i_12_n_5,
      S(3) => K_4_fu_1445_p2_carry_i_13_n_5,
      S(2) => K_4_fu_1445_p2_carry_i_14_n_5,
      S(1) => K_4_fu_1445_p2_carry_i_15_n_5,
      S(0) => K_4_fu_1445_p2_carry_i_16_n_5
    );
\K_4_fu_1445_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => K_4_fu_1445_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_K_4_fu_1445_p2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \K_4_fu_1445_p2_carry__0_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => \K_4_fu_1445_p2_carry__0_i_1_n_5\,
      O(7 downto 2) => \NLW_K_4_fu_1445_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => K_4_fu_1445_p2(9 downto 8),
      S(7 downto 1) => B"0000001",
      S(0) => \K_4_fu_1445_p2_carry__0_i_2_n_5\
    );
\K_4_fu_1445_p2_carry__0_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7075751F10151"
    )
        port map (
      I0 => \zext_ln452_1_reg_3940[7]_i_1_n_5\,
      I1 => empty_143_fu_300(7),
      I2 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I3 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[7]\,
      I4 => LineBufVal_reg_3795(6),
      I5 => empty_140_fu_288(6),
      O => \K_4_fu_1445_p2_carry__0_i_1_n_5\
    );
\K_4_fu_1445_p2_carry__0_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"56A6"
    )
        port map (
      I0 => \K_4_fu_1445_p2_carry__0_i_1_n_5\,
      I1 => empty_140_fu_288(7),
      I2 => \empty_140_fu_288[7]_i_2_n_5\,
      I3 => LineBufVal_reg_3795(7),
      O => \K_4_fu_1445_p2_carry__0_i_2_n_5\
    );
K_4_fu_1445_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7075751F10151"
    )
        port map (
      I0 => \zext_ln452_1_reg_3940[6]_i_1_n_5\,
      I1 => empty_143_fu_300(6),
      I2 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I3 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[6]\,
      I4 => LineBufVal_reg_3795(5),
      I5 => empty_140_fu_288(5),
      O => K_4_fu_1445_p2_carry_i_1_n_5
    );
K_4_fu_1445_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_4_fu_1445_p2_carry_i_2_n_5,
      I1 => \zext_ln452_1_reg_3940[6]_i_1_n_5\,
      I2 => K_5_fu_1481_p2_carry_i_18_n_5,
      I3 => LineBufVal_reg_3795(5),
      I4 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I5 => empty_140_fu_288(5),
      O => K_4_fu_1445_p2_carry_i_10_n_5
    );
K_4_fu_1445_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_4_fu_1445_p2_carry_i_3_n_5,
      I1 => \zext_ln452_1_reg_3940[5]_i_1_n_5\,
      I2 => K_5_fu_1481_p2_carry_i_19_n_5,
      I3 => LineBufVal_reg_3795(4),
      I4 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I5 => empty_140_fu_288(4),
      O => K_4_fu_1445_p2_carry_i_11_n_5
    );
K_4_fu_1445_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_4_fu_1445_p2_carry_i_4_n_5,
      I1 => \zext_ln452_1_reg_3940[4]_i_1_n_5\,
      I2 => K_5_fu_1481_p2_carry_i_20_n_5,
      I3 => LineBufVal_reg_3795(3),
      I4 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I5 => empty_140_fu_288(3),
      O => K_4_fu_1445_p2_carry_i_12_n_5
    );
K_4_fu_1445_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_4_fu_1445_p2_carry_i_5_n_5,
      I1 => \zext_ln452_1_reg_3940[3]_i_1_n_5\,
      I2 => K_5_fu_1481_p2_carry_i_21_n_5,
      I3 => LineBufVal_reg_3795(2),
      I4 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I5 => empty_140_fu_288(2),
      O => K_4_fu_1445_p2_carry_i_13_n_5
    );
K_4_fu_1445_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_4_fu_1445_p2_carry_i_6_n_5,
      I1 => \zext_ln452_1_reg_3940[2]_i_1_n_5\,
      I2 => K_5_fu_1481_p2_carry_i_22_n_5,
      I3 => LineBufVal_reg_3795(1),
      I4 => \empty_145_fu_308[7]_i_3_n_5\,
      I5 => empty_140_fu_288(1),
      O => K_4_fu_1445_p2_carry_i_14_n_5
    );
K_4_fu_1445_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A3CC3A5A53CC3"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[1]\,
      I1 => empty_143_fu_300(1),
      I2 => \zext_ln452_1_reg_3940[1]_i_1_n_5\,
      I3 => empty_140_fu_288(0),
      I4 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I5 => LineBufVal_reg_3795(0),
      O => K_4_fu_1445_p2_carry_i_15_n_5
    );
K_4_fu_1445_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => empty_137_fu_276(0),
      I1 => LineBufVal_5_reg_3805(0),
      I2 => empty_143_fu_300(0),
      I3 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I4 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[0]\,
      O => K_4_fu_1445_p2_carry_i_16_n_5
    );
K_4_fu_1445_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7075751F10151"
    )
        port map (
      I0 => \zext_ln452_1_reg_3940[5]_i_1_n_5\,
      I1 => empty_143_fu_300(5),
      I2 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I3 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[5]\,
      I4 => LineBufVal_reg_3795(4),
      I5 => empty_140_fu_288(4),
      O => K_4_fu_1445_p2_carry_i_2_n_5
    );
K_4_fu_1445_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7075751F10151"
    )
        port map (
      I0 => \zext_ln452_1_reg_3940[4]_i_1_n_5\,
      I1 => empty_143_fu_300(4),
      I2 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I3 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[4]\,
      I4 => LineBufVal_reg_3795(3),
      I5 => empty_140_fu_288(3),
      O => K_4_fu_1445_p2_carry_i_3_n_5
    );
K_4_fu_1445_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7075751F10151"
    )
        port map (
      I0 => \zext_ln452_1_reg_3940[3]_i_1_n_5\,
      I1 => empty_143_fu_300(3),
      I2 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I3 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[3]\,
      I4 => LineBufVal_reg_3795(2),
      I5 => empty_140_fu_288(2),
      O => K_4_fu_1445_p2_carry_i_4_n_5
    );
K_4_fu_1445_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7075751F10151"
    )
        port map (
      I0 => \zext_ln452_1_reg_3940[2]_i_1_n_5\,
      I1 => empty_143_fu_300(2),
      I2 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I3 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[2]\,
      I4 => LineBufVal_reg_3795(1),
      I5 => empty_140_fu_288(1),
      O => K_4_fu_1445_p2_carry_i_5_n_5
    );
K_4_fu_1445_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"078F77FF8F8FFFFF"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => empty_143_fu_300(1),
      I3 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[1]\,
      I4 => empty_137_fu_276(1),
      I5 => LineBufVal_5_reg_3805(1),
      O => K_4_fu_1445_p2_carry_i_6_n_5
    );
K_4_fu_1445_p2_carry_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CCA533A5"
    )
        port map (
      I0 => empty_137_fu_276(1),
      I1 => LineBufVal_5_reg_3805(1),
      I2 => empty_143_fu_300(1),
      I3 => \empty_144_fu_304[7]_i_2_n_5\,
      I4 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[1]\,
      O => K_4_fu_1445_p2_carry_i_7_n_5
    );
K_4_fu_1445_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => empty_137_fu_276(0),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => LineBufVal_5_reg_3805(0),
      O => K_4_fu_1445_p2_carry_i_8_n_5
    );
K_4_fu_1445_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_4_fu_1445_p2_carry_i_1_n_5,
      I1 => \zext_ln452_1_reg_3940[7]_i_1_n_5\,
      I2 => K_5_fu_1481_p2_carry_i_17_n_5,
      I3 => LineBufVal_reg_3795(6),
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => empty_140_fu_288(6),
      O => K_4_fu_1445_p2_carry_i_9_n_5
    );
\K_4_reg_3955_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_4_fu_1445_p2(0),
      Q => K_4_reg_3955(0),
      R => '0'
    );
\K_4_reg_3955_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_4_fu_1445_p2(1),
      Q => K_4_reg_3955(1),
      R => '0'
    );
\K_4_reg_3955_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_4_fu_1445_p2(2),
      Q => K_4_reg_3955(2),
      R => '0'
    );
\K_4_reg_3955_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_4_fu_1445_p2(3),
      Q => K_4_reg_3955(3),
      R => '0'
    );
\K_4_reg_3955_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_4_fu_1445_p2(4),
      Q => K_4_reg_3955(4),
      R => '0'
    );
\K_4_reg_3955_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_4_fu_1445_p2(5),
      Q => K_4_reg_3955(5),
      R => '0'
    );
\K_4_reg_3955_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_4_fu_1445_p2(6),
      Q => K_4_reg_3955(6),
      R => '0'
    );
\K_4_reg_3955_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_4_fu_1445_p2(7),
      Q => K_4_reg_3955(7),
      R => '0'
    );
\K_4_reg_3955_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_4_fu_1445_p2(8),
      Q => K_4_reg_3955(8),
      R => '0'
    );
\K_4_reg_3955_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_4_fu_1445_p2(9),
      Q => K_4_reg_3955(9),
      R => '0'
    );
K_5_fu_1481_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => K_5_fu_1481_p2_carry_n_5,
      CO(6) => K_5_fu_1481_p2_carry_n_6,
      CO(5) => K_5_fu_1481_p2_carry_n_7,
      CO(4) => K_5_fu_1481_p2_carry_n_8,
      CO(3) => K_5_fu_1481_p2_carry_n_9,
      CO(2) => K_5_fu_1481_p2_carry_n_10,
      CO(1) => K_5_fu_1481_p2_carry_n_11,
      CO(0) => K_5_fu_1481_p2_carry_n_12,
      DI(7) => K_5_fu_1481_p2_carry_i_1_n_5,
      DI(6) => K_5_fu_1481_p2_carry_i_2_n_5,
      DI(5) => K_5_fu_1481_p2_carry_i_3_n_5,
      DI(4) => K_5_fu_1481_p2_carry_i_4_n_5,
      DI(3) => K_5_fu_1481_p2_carry_i_5_n_5,
      DI(2) => K_5_fu_1481_p2_carry_i_6_n_5,
      DI(1) => ap_phi_mux_empty_149_phi_fu_673_p4(0),
      DI(0) => p_1_in(0),
      O(7 downto 0) => K_5_fu_1481_p2(7 downto 0),
      S(7) => K_5_fu_1481_p2_carry_i_9_n_5,
      S(6) => K_5_fu_1481_p2_carry_i_10_n_5,
      S(5) => K_5_fu_1481_p2_carry_i_11_n_5,
      S(4) => K_5_fu_1481_p2_carry_i_12_n_5,
      S(3) => K_5_fu_1481_p2_carry_i_13_n_5,
      S(2) => K_5_fu_1481_p2_carry_i_14_n_5,
      S(1) => K_5_fu_1481_p2_carry_i_15_n_5,
      S(0) => K_5_fu_1481_p2_carry_i_16_n_5
    );
\K_5_fu_1481_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => K_5_fu_1481_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_K_5_fu_1481_p2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \K_5_fu_1481_p2_carry__0_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => ap_phi_mux_empty_149_phi_fu_673_p4(7),
      O(7 downto 2) => \NLW_K_5_fu_1481_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => K_5_fu_1481_p2(9 downto 8),
      S(7 downto 1) => B"0000001",
      S(0) => \K_5_fu_1481_p2_carry__0_i_2_n_5\
    );
\K_5_fu_1481_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[7]\,
      I1 => \empty_145_fu_308[7]_i_3_n_5\,
      I2 => empty_144_fu_304(7),
      O => ap_phi_mux_empty_149_phi_fu_673_p4(7)
    );
\K_5_fu_1481_p2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBBAAEEF"
    )
        port map (
      I0 => \empty_145_fu_308[7]_i_3_n_5\,
      I1 => empty_144_fu_304(6),
      I2 => empty_143_fu_300(7),
      I3 => \empty_145_fu_308_reg_n_5_[7]\,
      I4 => empty_144_fu_304(7),
      O => \K_5_fu_1481_p2_carry__0_i_2_n_5\
    );
K_5_fu_1481_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07778FFF0007888F"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => \empty_145_fu_308_reg_n_5_[6]\,
      I3 => empty_143_fu_300(6),
      I4 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[6]\,
      I5 => empty_144_fu_304(5),
      O => K_5_fu_1481_p2_carry_i_1_n_5
    );
K_5_fu_1481_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_5_fu_1481_p2_carry_i_2_n_5,
      I1 => \zext_ln455_2_reg_3960[6]_i_1_n_5\,
      I2 => K_5_fu_1481_p2_carry_i_18_n_5,
      I3 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[5]\,
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => empty_144_fu_304(5),
      O => K_5_fu_1481_p2_carry_i_10_n_5
    );
K_5_fu_1481_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_5_fu_1481_p2_carry_i_3_n_5,
      I1 => \zext_ln455_2_reg_3960[5]_i_1_n_5\,
      I2 => K_5_fu_1481_p2_carry_i_19_n_5,
      I3 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[4]\,
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => empty_144_fu_304(4),
      O => K_5_fu_1481_p2_carry_i_11_n_5
    );
K_5_fu_1481_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_5_fu_1481_p2_carry_i_4_n_5,
      I1 => \zext_ln455_2_reg_3960[4]_i_1_n_5\,
      I2 => K_5_fu_1481_p2_carry_i_20_n_5,
      I3 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[3]\,
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => empty_144_fu_304(3),
      O => K_5_fu_1481_p2_carry_i_12_n_5
    );
K_5_fu_1481_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_5_fu_1481_p2_carry_i_5_n_5,
      I1 => \zext_ln455_2_reg_3960[3]_i_1_n_5\,
      I2 => K_5_fu_1481_p2_carry_i_21_n_5,
      I3 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[2]\,
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => empty_144_fu_304(2),
      O => K_5_fu_1481_p2_carry_i_13_n_5
    );
K_5_fu_1481_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_5_fu_1481_p2_carry_i_6_n_5,
      I1 => \zext_ln455_2_reg_3960[2]_i_1_n_5\,
      I2 => K_5_fu_1481_p2_carry_i_22_n_5,
      I3 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[1]\,
      I4 => \empty_145_fu_308[7]_i_3_n_5\,
      I5 => empty_144_fu_304(1),
      O => K_5_fu_1481_p2_carry_i_14_n_5
    );
K_5_fu_1481_p2_carry_i_15: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0069FF69"
    )
        port map (
      I0 => empty_143_fu_300(1),
      I1 => \empty_145_fu_308_reg_n_5_[1]\,
      I2 => empty_144_fu_304(0),
      I3 => \empty_144_fu_304[7]_i_2_n_5\,
      I4 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[0]\,
      O => K_5_fu_1481_p2_carry_i_15_n_5
    );
K_5_fu_1481_p2_carry_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"06"
    )
        port map (
      I0 => empty_143_fu_300(0),
      I1 => \empty_145_fu_308_reg_n_5_[0]\,
      I2 => \empty_144_fu_304[7]_i_2_n_5\,
      O => K_5_fu_1481_p2_carry_i_16_n_5
    );
K_5_fu_1481_p2_carry_i_17: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[7]\,
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => empty_143_fu_300(7),
      O => K_5_fu_1481_p2_carry_i_17_n_5
    );
K_5_fu_1481_p2_carry_i_18: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[6]\,
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => empty_143_fu_300(6),
      O => K_5_fu_1481_p2_carry_i_18_n_5
    );
K_5_fu_1481_p2_carry_i_19: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[5]\,
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => empty_143_fu_300(5),
      O => K_5_fu_1481_p2_carry_i_19_n_5
    );
K_5_fu_1481_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07778FFF0007888F"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => \empty_145_fu_308_reg_n_5_[5]\,
      I3 => empty_143_fu_300(5),
      I4 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[5]\,
      I5 => empty_144_fu_304(4),
      O => K_5_fu_1481_p2_carry_i_2_n_5
    );
K_5_fu_1481_p2_carry_i_20: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[4]\,
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => empty_143_fu_300(4),
      O => K_5_fu_1481_p2_carry_i_20_n_5
    );
K_5_fu_1481_p2_carry_i_21: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[3]\,
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => empty_143_fu_300(3),
      O => K_5_fu_1481_p2_carry_i_21_n_5
    );
K_5_fu_1481_p2_carry_i_22: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[2]\,
      I1 => \empty_145_fu_308[7]_i_3_n_5\,
      I2 => empty_143_fu_300(2),
      O => K_5_fu_1481_p2_carry_i_22_n_5
    );
K_5_fu_1481_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07778FFF0007888F"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => \empty_145_fu_308_reg_n_5_[4]\,
      I3 => empty_143_fu_300(4),
      I4 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[4]\,
      I5 => empty_144_fu_304(3),
      O => K_5_fu_1481_p2_carry_i_3_n_5
    );
K_5_fu_1481_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07778FFF0007888F"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => \empty_145_fu_308_reg_n_5_[3]\,
      I3 => empty_143_fu_300(3),
      I4 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[3]\,
      I5 => empty_144_fu_304(2),
      O => K_5_fu_1481_p2_carry_i_4_n_5
    );
K_5_fu_1481_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"07778FFF0007888F"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => \empty_145_fu_308_reg_n_5_[2]\,
      I3 => empty_143_fu_300(2),
      I4 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[2]\,
      I5 => empty_144_fu_304(1),
      O => K_5_fu_1481_p2_carry_i_5_n_5
    );
K_5_fu_1481_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"07778FFF"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => empty_143_fu_300(1),
      I3 => \empty_145_fu_308_reg_n_5_[1]\,
      I4 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[1]\,
      O => K_5_fu_1481_p2_carry_i_6_n_5
    );
K_5_fu_1481_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[0]\,
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => empty_144_fu_304(0),
      O => ap_phi_mux_empty_149_phi_fu_673_p4(0)
    );
K_5_fu_1481_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"47"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[0]\,
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => empty_143_fu_300(0),
      O => p_1_in(0)
    );
K_5_fu_1481_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_5_fu_1481_p2_carry_i_1_n_5,
      I1 => \zext_ln455_2_reg_3960[7]_i_1_n_5\,
      I2 => K_5_fu_1481_p2_carry_i_17_n_5,
      I3 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[6]\,
      I4 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I5 => empty_144_fu_304(6),
      O => K_5_fu_1481_p2_carry_i_9_n_5
    );
\K_5_reg_3965_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_5_fu_1481_p2(0),
      Q => K_5_reg_3965(0),
      R => '0'
    );
\K_5_reg_3965_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_5_fu_1481_p2(1),
      Q => K_5_reg_3965(1),
      R => '0'
    );
\K_5_reg_3965_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_5_fu_1481_p2(2),
      Q => K_5_reg_3965(2),
      R => '0'
    );
\K_5_reg_3965_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_5_fu_1481_p2(3),
      Q => K_5_reg_3965(3),
      R => '0'
    );
\K_5_reg_3965_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_5_fu_1481_p2(4),
      Q => K_5_reg_3965(4),
      R => '0'
    );
\K_5_reg_3965_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_5_fu_1481_p2(5),
      Q => K_5_reg_3965(5),
      R => '0'
    );
\K_5_reg_3965_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_5_fu_1481_p2(6),
      Q => K_5_reg_3965(6),
      R => '0'
    );
\K_5_reg_3965_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_5_fu_1481_p2(7),
      Q => K_5_reg_3965(7),
      R => '0'
    );
\K_5_reg_3965_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_5_fu_1481_p2(8),
      Q => K_5_reg_3965(8),
      R => '0'
    );
\K_5_reg_3965_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_5_fu_1481_p2(9),
      Q => K_5_reg_3965(9),
      R => '0'
    );
K_6_fu_1505_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => K_6_fu_1505_p2_carry_n_5,
      CO(6) => K_6_fu_1505_p2_carry_n_6,
      CO(5) => K_6_fu_1505_p2_carry_n_7,
      CO(4) => K_6_fu_1505_p2_carry_n_8,
      CO(3) => K_6_fu_1505_p2_carry_n_9,
      CO(2) => K_6_fu_1505_p2_carry_n_10,
      CO(1) => K_6_fu_1505_p2_carry_n_11,
      CO(0) => K_6_fu_1505_p2_carry_n_12,
      DI(7) => K_6_fu_1505_p2_carry_i_1_n_5,
      DI(6) => K_6_fu_1505_p2_carry_i_2_n_5,
      DI(5) => K_6_fu_1505_p2_carry_i_3_n_5,
      DI(4) => K_6_fu_1505_p2_carry_i_4_n_5,
      DI(3) => K_6_fu_1505_p2_carry_i_5_n_5,
      DI(2) => K_6_fu_1505_p2_carry_i_6_n_5,
      DI(1) => ap_phi_mux_empty_151_phi_fu_691_p4(0),
      DI(0) => K_6_fu_1505_p2_carry_i_8_n_5,
      O(7 downto 0) => K_6_fu_1505_p2(7 downto 0),
      S(7) => K_6_fu_1505_p2_carry_i_9_n_5,
      S(6) => K_6_fu_1505_p2_carry_i_10_n_5,
      S(5) => K_6_fu_1505_p2_carry_i_11_n_5,
      S(4) => K_6_fu_1505_p2_carry_i_12_n_5,
      S(3) => K_6_fu_1505_p2_carry_i_13_n_5,
      S(2) => K_6_fu_1505_p2_carry_i_14_n_5,
      S(1) => K_6_fu_1505_p2_carry_i_15_n_5,
      S(0) => K_6_fu_1505_p2_carry_i_16_n_5
    );
\K_6_fu_1505_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => K_6_fu_1505_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_K_6_fu_1505_p2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \K_6_fu_1505_p2_carry__0_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => ap_phi_mux_empty_151_phi_fu_691_p4(7),
      O(7 downto 2) => \NLW_K_6_fu_1505_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => K_6_fu_1505_p2(9 downto 8),
      S(7 downto 1) => B"0000001",
      S(0) => \K_6_fu_1505_p2_carry__0_i_2_n_5\
    );
\K_6_fu_1505_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_reg_3795(7),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => empty_142_fu_296(7),
      O => ap_phi_mux_empty_151_phi_fu_691_p4(7)
    );
\K_6_fu_1505_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1D1D0000E2E2FF"
    )
        port map (
      I0 => empty_142_fu_296(6),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => LineBufVal_reg_3795(6),
      I3 => \zext_ln455_2_reg_3960[7]_i_1_n_5\,
      I4 => \zext_ln450_3_reg_3922[7]_i_1_n_5\,
      I5 => ap_phi_mux_empty_151_phi_fu_691_p4(7),
      O => \K_6_fu_1505_p2_carry__0_i_2_n_5\
    );
K_6_fu_1505_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7075751F10151"
    )
        port map (
      I0 => \zext_ln450_3_reg_3922[6]_i_1_n_5\,
      I1 => \empty_145_fu_308_reg_n_5_[6]\,
      I2 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I3 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[6]\,
      I4 => LineBufVal_reg_3795(5),
      I5 => empty_142_fu_296(5),
      O => K_6_fu_1505_p2_carry_i_1_n_5
    );
K_6_fu_1505_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_6_fu_1505_p2_carry_i_2_n_5,
      I1 => \zext_ln450_3_reg_3922[6]_i_1_n_5\,
      I2 => \zext_ln455_2_reg_3960[6]_i_1_n_5\,
      I3 => LineBufVal_reg_3795(5),
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => empty_142_fu_296(5),
      O => K_6_fu_1505_p2_carry_i_10_n_5
    );
K_6_fu_1505_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_6_fu_1505_p2_carry_i_3_n_5,
      I1 => \zext_ln450_3_reg_3922[5]_i_1_n_5\,
      I2 => \zext_ln455_2_reg_3960[5]_i_1_n_5\,
      I3 => LineBufVal_reg_3795(4),
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => empty_142_fu_296(4),
      O => K_6_fu_1505_p2_carry_i_11_n_5
    );
K_6_fu_1505_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_6_fu_1505_p2_carry_i_4_n_5,
      I1 => \zext_ln450_3_reg_3922[4]_i_1_n_5\,
      I2 => \zext_ln455_2_reg_3960[4]_i_1_n_5\,
      I3 => LineBufVal_reg_3795(3),
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => empty_142_fu_296(3),
      O => K_6_fu_1505_p2_carry_i_12_n_5
    );
K_6_fu_1505_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_6_fu_1505_p2_carry_i_5_n_5,
      I1 => \zext_ln450_3_reg_3922[3]_i_1_n_5\,
      I2 => \zext_ln455_2_reg_3960[3]_i_1_n_5\,
      I3 => LineBufVal_reg_3795(2),
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => empty_142_fu_296(2),
      O => K_6_fu_1505_p2_carry_i_13_n_5
    );
K_6_fu_1505_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_6_fu_1505_p2_carry_i_6_n_5,
      I1 => \zext_ln450_3_reg_3922[2]_i_1_n_5\,
      I2 => \zext_ln455_2_reg_3960[2]_i_1_n_5\,
      I3 => LineBufVal_reg_3795(1),
      I4 => \empty_145_fu_308[7]_i_3_n_5\,
      I5 => empty_142_fu_296(1),
      O => K_6_fu_1505_p2_carry_i_14_n_5
    );
K_6_fu_1505_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A3CC3A5A53CC3"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[1]\,
      I1 => \empty_145_fu_308_reg_n_5_[1]\,
      I2 => \zext_ln450_3_reg_3922[1]_i_1_n_5\,
      I3 => empty_142_fu_296(0),
      I4 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I5 => LineBufVal_reg_3795(0),
      O => K_6_fu_1505_p2_carry_i_15_n_5
    );
K_6_fu_1505_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => empty_139_fu_284(0),
      I1 => LineBufVal_5_reg_3805(0),
      I2 => \empty_145_fu_308_reg_n_5_[0]\,
      I3 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I4 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[0]\,
      O => K_6_fu_1505_p2_carry_i_16_n_5
    );
K_6_fu_1505_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7075751F10151"
    )
        port map (
      I0 => \zext_ln450_3_reg_3922[5]_i_1_n_5\,
      I1 => \empty_145_fu_308_reg_n_5_[5]\,
      I2 => \empty_144_fu_304[7]_i_2_n_5\,
      I3 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[5]\,
      I4 => LineBufVal_reg_3795(4),
      I5 => empty_142_fu_296(4),
      O => K_6_fu_1505_p2_carry_i_2_n_5
    );
K_6_fu_1505_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7075751F10151"
    )
        port map (
      I0 => \zext_ln450_3_reg_3922[4]_i_1_n_5\,
      I1 => \empty_145_fu_308_reg_n_5_[4]\,
      I2 => \empty_144_fu_304[7]_i_2_n_5\,
      I3 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[4]\,
      I4 => LineBufVal_reg_3795(3),
      I5 => empty_142_fu_296(3),
      O => K_6_fu_1505_p2_carry_i_3_n_5
    );
K_6_fu_1505_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7075751F10151"
    )
        port map (
      I0 => \zext_ln450_3_reg_3922[3]_i_1_n_5\,
      I1 => \empty_145_fu_308_reg_n_5_[3]\,
      I2 => \empty_144_fu_304[7]_i_2_n_5\,
      I3 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[3]\,
      I4 => LineBufVal_reg_3795(2),
      I5 => empty_142_fu_296(2),
      O => K_6_fu_1505_p2_carry_i_4_n_5
    );
K_6_fu_1505_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"57F7075751F10151"
    )
        port map (
      I0 => \zext_ln450_3_reg_3922[2]_i_1_n_5\,
      I1 => \empty_145_fu_308_reg_n_5_[2]\,
      I2 => \empty_144_fu_304[7]_i_2_n_5\,
      I3 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[2]\,
      I4 => LineBufVal_reg_3795(1),
      I5 => empty_142_fu_296(1),
      O => K_6_fu_1505_p2_carry_i_5_n_5
    );
K_6_fu_1505_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"078F77FF8F8FFFFF"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => empty_139_fu_284(1),
      I3 => LineBufVal_5_reg_3805(1),
      I4 => \empty_145_fu_308_reg_n_5_[1]\,
      I5 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[1]\,
      O => K_6_fu_1505_p2_carry_i_6_n_5
    );
K_6_fu_1505_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_reg_3795(0),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => empty_142_fu_296(0),
      O => ap_phi_mux_empty_151_phi_fu_691_p4(0)
    );
K_6_fu_1505_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => empty_139_fu_284(0),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => LineBufVal_5_reg_3805(0),
      O => K_6_fu_1505_p2_carry_i_8_n_5
    );
K_6_fu_1505_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_6_fu_1505_p2_carry_i_1_n_5,
      I1 => \zext_ln450_3_reg_3922[7]_i_1_n_5\,
      I2 => \zext_ln455_2_reg_3960[7]_i_1_n_5\,
      I3 => LineBufVal_reg_3795(6),
      I4 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I5 => empty_142_fu_296(6),
      O => K_6_fu_1505_p2_carry_i_9_n_5
    );
\K_6_reg_3970_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_6_fu_1505_p2(0),
      Q => K_6_reg_3970(0),
      R => '0'
    );
\K_6_reg_3970_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_6_fu_1505_p2(1),
      Q => K_6_reg_3970(1),
      R => '0'
    );
\K_6_reg_3970_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_6_fu_1505_p2(2),
      Q => K_6_reg_3970(2),
      R => '0'
    );
\K_6_reg_3970_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_6_fu_1505_p2(3),
      Q => K_6_reg_3970(3),
      R => '0'
    );
\K_6_reg_3970_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_6_fu_1505_p2(4),
      Q => K_6_reg_3970(4),
      R => '0'
    );
\K_6_reg_3970_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_6_fu_1505_p2(5),
      Q => K_6_reg_3970(5),
      R => '0'
    );
\K_6_reg_3970_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_6_fu_1505_p2(6),
      Q => K_6_reg_3970(6),
      R => '0'
    );
\K_6_reg_3970_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_6_fu_1505_p2(7),
      Q => K_6_reg_3970(7),
      R => '0'
    );
\K_6_reg_3970_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_6_fu_1505_p2(8),
      Q => K_6_reg_3970(8),
      R => '0'
    );
\K_6_reg_3970_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_6_fu_1505_p2(9),
      Q => K_6_reg_3970(9),
      R => '0'
    );
K_7_fu_1537_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => K_7_fu_1537_p2_carry_n_5,
      CO(6) => K_7_fu_1537_p2_carry_n_6,
      CO(5) => K_7_fu_1537_p2_carry_n_7,
      CO(4) => K_7_fu_1537_p2_carry_n_8,
      CO(3) => K_7_fu_1537_p2_carry_n_9,
      CO(2) => K_7_fu_1537_p2_carry_n_10,
      CO(1) => K_7_fu_1537_p2_carry_n_11,
      CO(0) => K_7_fu_1537_p2_carry_n_12,
      DI(7) => K_7_fu_1537_p2_carry_i_1_n_5,
      DI(6) => K_7_fu_1537_p2_carry_i_2_n_5,
      DI(5) => K_7_fu_1537_p2_carry_i_3_n_5,
      DI(4) => K_7_fu_1537_p2_carry_i_4_n_5,
      DI(3) => K_7_fu_1537_p2_carry_i_5_n_5,
      DI(2) => K_7_fu_1537_p2_carry_i_6_n_5,
      DI(1) => ap_phi_mux_empty_146_phi_fu_646_p4(0),
      DI(0) => p_0_in(0),
      O(7 downto 0) => K_7_fu_1537_p2(7 downto 0),
      S(7) => K_7_fu_1537_p2_carry_i_9_n_5,
      S(6) => K_7_fu_1537_p2_carry_i_10_n_5,
      S(5) => K_7_fu_1537_p2_carry_i_11_n_5,
      S(4) => K_7_fu_1537_p2_carry_i_12_n_5,
      S(3) => K_7_fu_1537_p2_carry_i_13_n_5,
      S(2) => K_7_fu_1537_p2_carry_i_14_n_5,
      S(1) => K_7_fu_1537_p2_carry_i_15_n_5,
      S(0) => K_7_fu_1537_p2_carry_i_16_n_5
    );
\K_7_fu_1537_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => K_7_fu_1537_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_K_7_fu_1537_p2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \K_7_fu_1537_p2_carry__0_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => ap_phi_mux_empty_146_phi_fu_646_p4(7),
      O(7 downto 2) => \NLW_K_7_fu_1537_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => K_7_fu_1537_p2(9 downto 8),
      S(7 downto 1) => B"0000001",
      S(0) => \K_7_fu_1537_p2_carry__0_i_2_n_5\
    );
\K_7_fu_1537_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[7]\,
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => p_load65_reg_3788(7),
      O => ap_phi_mux_empty_146_phi_fu_646_p4(7)
    );
\K_7_fu_1537_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCF8E71F3F38E71"
    )
        port map (
      I0 => \empty_145_fu_308_reg_n_5_[7]\,
      I1 => \empty_130_fu_248_reg_n_5_[7]\,
      I2 => \K_7_fu_1537_p2_carry__0_i_3_n_5\,
      I3 => p_load65_reg_3788(7),
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[7]\,
      O => \K_7_fu_1537_p2_carry__0_i_2_n_5\
    );
\K_7_fu_1537_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[6]\,
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => p_load65_reg_3788(6),
      O => \K_7_fu_1537_p2_carry__0_i_3_n_5\
    );
K_7_fu_1537_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B830BB88FCB8FF"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[5]\,
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => p_load65_reg_3788(5),
      I3 => \empty_130_fu_248_reg_n_5_[6]\,
      I4 => \empty_145_fu_308_reg_n_5_[6]\,
      I5 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[6]\,
      O => K_7_fu_1537_p2_carry_i_1_n_5
    );
K_7_fu_1537_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_7_fu_1537_p2_carry_i_2_n_5,
      I1 => \empty_130_fu_248_reg_n_5_[6]\,
      I2 => \zext_ln455_2_reg_3960[6]_i_1_n_5\,
      I3 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[5]\,
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => p_load65_reg_3788(5),
      O => K_7_fu_1537_p2_carry_i_10_n_5
    );
K_7_fu_1537_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_7_fu_1537_p2_carry_i_3_n_5,
      I1 => \empty_130_fu_248_reg_n_5_[5]\,
      I2 => \zext_ln455_2_reg_3960[5]_i_1_n_5\,
      I3 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[4]\,
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => p_load65_reg_3788(4),
      O => K_7_fu_1537_p2_carry_i_11_n_5
    );
K_7_fu_1537_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_7_fu_1537_p2_carry_i_4_n_5,
      I1 => \empty_130_fu_248_reg_n_5_[4]\,
      I2 => \zext_ln455_2_reg_3960[4]_i_1_n_5\,
      I3 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[3]\,
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => p_load65_reg_3788(3),
      O => K_7_fu_1537_p2_carry_i_12_n_5
    );
K_7_fu_1537_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_7_fu_1537_p2_carry_i_5_n_5,
      I1 => \empty_130_fu_248_reg_n_5_[3]\,
      I2 => \zext_ln455_2_reg_3960[3]_i_1_n_5\,
      I3 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[2]\,
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => p_load65_reg_3788(2),
      O => K_7_fu_1537_p2_carry_i_13_n_5
    );
K_7_fu_1537_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_7_fu_1537_p2_carry_i_6_n_5,
      I1 => \empty_130_fu_248_reg_n_5_[2]\,
      I2 => \zext_ln455_2_reg_3960[2]_i_1_n_5\,
      I3 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[1]\,
      I4 => \empty_145_fu_308[7]_i_3_n_5\,
      I5 => p_load65_reg_3788(1),
      O => K_7_fu_1537_p2_carry_i_14_n_5
    );
K_7_fu_1537_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A3CC3A5A53CC3"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[1]\,
      I1 => \empty_145_fu_308_reg_n_5_[1]\,
      I2 => \empty_130_fu_248_reg_n_5_[1]\,
      I3 => p_load65_reg_3788(0),
      I4 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I5 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[0]\,
      O => K_7_fu_1537_p2_carry_i_15_n_5
    );
K_7_fu_1537_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => \empty_145_fu_308_reg_n_5_[0]\,
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[0]\,
      I3 => \empty_130_fu_248_reg_n_5_[0]\,
      O => K_7_fu_1537_p2_carry_i_16_n_5
    );
K_7_fu_1537_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B830BB88FCB8FF"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[4]\,
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => p_load65_reg_3788(4),
      I3 => \empty_130_fu_248_reg_n_5_[5]\,
      I4 => \empty_145_fu_308_reg_n_5_[5]\,
      I5 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[5]\,
      O => K_7_fu_1537_p2_carry_i_2_n_5
    );
K_7_fu_1537_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B830BB88FCB8FF"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[3]\,
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => p_load65_reg_3788(3),
      I3 => \empty_130_fu_248_reg_n_5_[4]\,
      I4 => \empty_145_fu_308_reg_n_5_[4]\,
      I5 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[4]\,
      O => K_7_fu_1537_p2_carry_i_3_n_5
    );
K_7_fu_1537_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B830BB88FCB8FF"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[2]\,
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => p_load65_reg_3788(2),
      I3 => \empty_130_fu_248_reg_n_5_[3]\,
      I4 => \empty_145_fu_308_reg_n_5_[3]\,
      I5 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[3]\,
      O => K_7_fu_1537_p2_carry_i_4_n_5
    );
K_7_fu_1537_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B830BB88FCB8FF"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[1]\,
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => p_load65_reg_3788(1),
      I3 => \empty_130_fu_248_reg_n_5_[2]\,
      I4 => \empty_145_fu_308_reg_n_5_[2]\,
      I5 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[2]\,
      O => K_7_fu_1537_p2_carry_i_5_n_5
    );
K_7_fu_1537_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7F8FFF"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => \empty_130_fu_248_reg_n_5_[1]\,
      I3 => \empty_145_fu_308_reg_n_5_[1]\,
      I4 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[1]\,
      O => K_7_fu_1537_p2_carry_i_6_n_5
    );
K_7_fu_1537_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[0]\,
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => p_load65_reg_3788(0),
      O => ap_phi_mux_empty_146_phi_fu_646_p4(0)
    );
K_7_fu_1537_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => \empty_145_fu_308_reg_n_5_[0]\,
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[0]\,
      O => p_0_in(0)
    );
K_7_fu_1537_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_7_fu_1537_p2_carry_i_1_n_5,
      I1 => \empty_130_fu_248_reg_n_5_[7]\,
      I2 => \zext_ln455_2_reg_3960[7]_i_1_n_5\,
      I3 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[6]\,
      I4 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I5 => p_load65_reg_3788(6),
      O => K_7_fu_1537_p2_carry_i_9_n_5
    );
\K_7_reg_3975_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_7_fu_1537_p2(0),
      Q => K_7_reg_3975(0),
      R => '0'
    );
\K_7_reg_3975_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_7_fu_1537_p2(1),
      Q => K_7_reg_3975(1),
      R => '0'
    );
\K_7_reg_3975_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_7_fu_1537_p2(2),
      Q => K_7_reg_3975(2),
      R => '0'
    );
\K_7_reg_3975_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_7_fu_1537_p2(3),
      Q => K_7_reg_3975(3),
      R => '0'
    );
\K_7_reg_3975_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_7_fu_1537_p2(4),
      Q => K_7_reg_3975(4),
      R => '0'
    );
\K_7_reg_3975_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_7_fu_1537_p2(5),
      Q => K_7_reg_3975(5),
      R => '0'
    );
\K_7_reg_3975_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_7_fu_1537_p2(6),
      Q => K_7_reg_3975(6),
      R => '0'
    );
\K_7_reg_3975_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_7_fu_1537_p2(7),
      Q => K_7_reg_3975(7),
      R => '0'
    );
\K_7_reg_3975_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_7_fu_1537_p2(8),
      Q => K_7_reg_3975(8),
      R => '0'
    );
\K_7_reg_3975_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_7_fu_1537_p2(9),
      Q => K_7_reg_3975(9),
      R => '0'
    );
K_8_fu_1715_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => K_8_fu_1715_p2_carry_i_1_n_5,
      CI_TOP => '0',
      CO(7) => K_8_fu_1715_p2_carry_n_5,
      CO(6) => K_8_fu_1715_p2_carry_n_6,
      CO(5) => K_8_fu_1715_p2_carry_n_7,
      CO(4) => K_8_fu_1715_p2_carry_n_8,
      CO(3) => K_8_fu_1715_p2_carry_n_9,
      CO(2) => K_8_fu_1715_p2_carry_n_10,
      CO(1) => K_8_fu_1715_p2_carry_n_11,
      CO(0) => K_8_fu_1715_p2_carry_n_12,
      DI(7 downto 0) => zext_ln458_fu_1708_p1(8 downto 1),
      O(7 downto 0) => K_8_fu_1715_p2(8 downto 1),
      S(7) => K_8_fu_1715_p2_carry_i_2_n_5,
      S(6) => K_8_fu_1715_p2_carry_i_3_n_5,
      S(5) => K_8_fu_1715_p2_carry_i_4_n_5,
      S(4) => K_8_fu_1715_p2_carry_i_5_n_5,
      S(3) => K_8_fu_1715_p2_carry_i_6_n_5,
      S(2) => K_8_fu_1715_p2_carry_i_7_n_5,
      S(1) => K_8_fu_1715_p2_carry_i_8_n_5,
      S(0) => K_8_fu_1715_p2_carry_i_9_n_5
    );
K_8_fu_1715_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln458_reg_3985(0),
      O => K_8_fu_1715_p2_carry_i_1_n_5
    );
K_8_fu_1715_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln458_fu_1708_p1(8),
      I1 => add_ln458_reg_3985(8),
      O => K_8_fu_1715_p2_carry_i_2_n_5
    );
K_8_fu_1715_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln458_fu_1708_p1(7),
      I1 => add_ln458_reg_3985(7),
      O => K_8_fu_1715_p2_carry_i_3_n_5
    );
K_8_fu_1715_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln458_fu_1708_p1(6),
      I1 => add_ln458_reg_3985(6),
      O => K_8_fu_1715_p2_carry_i_4_n_5
    );
K_8_fu_1715_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln458_fu_1708_p1(5),
      I1 => add_ln458_reg_3985(5),
      O => K_8_fu_1715_p2_carry_i_5_n_5
    );
K_8_fu_1715_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln458_fu_1708_p1(4),
      I1 => add_ln458_reg_3985(4),
      O => K_8_fu_1715_p2_carry_i_6_n_5
    );
K_8_fu_1715_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln458_fu_1708_p1(3),
      I1 => add_ln458_reg_3985(3),
      O => K_8_fu_1715_p2_carry_i_7_n_5
    );
K_8_fu_1715_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln458_fu_1708_p1(2),
      I1 => add_ln458_reg_3985(2),
      O => K_8_fu_1715_p2_carry_i_8_n_5
    );
K_8_fu_1715_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln458_fu_1708_p1(1),
      I1 => add_ln458_reg_3985(1),
      O => K_8_fu_1715_p2_carry_i_9_n_5
    );
K_9_fu_1575_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => K_9_fu_1575_p2_carry_n_5,
      CO(6) => K_9_fu_1575_p2_carry_n_6,
      CO(5) => K_9_fu_1575_p2_carry_n_7,
      CO(4) => K_9_fu_1575_p2_carry_n_8,
      CO(3) => K_9_fu_1575_p2_carry_n_9,
      CO(2) => K_9_fu_1575_p2_carry_n_10,
      CO(1) => K_9_fu_1575_p2_carry_n_11,
      CO(0) => K_9_fu_1575_p2_carry_n_12,
      DI(7) => K_9_fu_1575_p2_carry_i_1_n_5,
      DI(6) => K_9_fu_1575_p2_carry_i_2_n_5,
      DI(5) => K_9_fu_1575_p2_carry_i_3_n_5,
      DI(4) => K_9_fu_1575_p2_carry_i_4_n_5,
      DI(3) => K_9_fu_1575_p2_carry_i_5_n_5,
      DI(2) => K_9_fu_1575_p2_carry_i_6_n_5,
      DI(1) => ap_phi_mux_empty_154_phi_fu_718_p4(0),
      DI(0) => K_9_fu_1575_p2_carry_i_8_n_5,
      O(7 downto 0) => K_9_fu_1575_p2(7 downto 0),
      S(7) => K_9_fu_1575_p2_carry_i_9_n_5,
      S(6) => K_9_fu_1575_p2_carry_i_10_n_5,
      S(5) => K_9_fu_1575_p2_carry_i_11_n_5,
      S(4) => K_9_fu_1575_p2_carry_i_12_n_5,
      S(3) => K_9_fu_1575_p2_carry_i_13_n_5,
      S(2) => K_9_fu_1575_p2_carry_i_14_n_5,
      S(1) => K_9_fu_1575_p2_carry_i_15_n_5,
      S(0) => K_9_fu_1575_p2_carry_i_16_n_5
    );
\K_9_fu_1575_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => K_9_fu_1575_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_K_9_fu_1575_p2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \K_9_fu_1575_p2_carry__0_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => ap_phi_mux_empty_154_phi_fu_718_p4(7),
      O(7 downto 2) => \NLW_K_9_fu_1575_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => K_9_fu_1575_p2(9 downto 8),
      S(7 downto 1) => B"0000001",
      S(0) => \K_9_fu_1575_p2_carry__0_i_2_n_5\
    );
\K_9_fu_1575_p2_carry__0_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_5_reg_3805(7),
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => p_load69_reg_3781(7),
      O => ap_phi_mux_empty_154_phi_fu_718_p4(7)
    );
\K_9_fu_1575_p2_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFCF8E71F3F38E71"
    )
        port map (
      I0 => empty_139_fu_284(7),
      I1 => empty_128_fu_240(7),
      I2 => \K_9_fu_1575_p2_carry__0_i_3_n_5\,
      I3 => p_load69_reg_3781(7),
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => LineBufVal_5_reg_3805(7),
      O => \K_9_fu_1575_p2_carry__0_i_2_n_5\
    );
\K_9_fu_1575_p2_carry__0_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_5_reg_3805(6),
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => p_load69_reg_3781(6),
      O => \K_9_fu_1575_p2_carry__0_i_3_n_5\
    );
K_9_fu_1575_p2_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B830BB88FCB8FF"
    )
        port map (
      I0 => LineBufVal_5_reg_3805(5),
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => p_load69_reg_3781(5),
      I3 => empty_128_fu_240(6),
      I4 => empty_139_fu_284(6),
      I5 => LineBufVal_5_reg_3805(6),
      O => K_9_fu_1575_p2_carry_i_1_n_5
    );
K_9_fu_1575_p2_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_9_fu_1575_p2_carry_i_2_n_5,
      I1 => empty_128_fu_240(6),
      I2 => \zext_ln450_3_reg_3922[6]_i_1_n_5\,
      I3 => LineBufVal_5_reg_3805(5),
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => p_load69_reg_3781(5),
      O => K_9_fu_1575_p2_carry_i_10_n_5
    );
K_9_fu_1575_p2_carry_i_11: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_9_fu_1575_p2_carry_i_3_n_5,
      I1 => empty_128_fu_240(5),
      I2 => \zext_ln450_3_reg_3922[5]_i_1_n_5\,
      I3 => LineBufVal_5_reg_3805(4),
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => p_load69_reg_3781(4),
      O => K_9_fu_1575_p2_carry_i_11_n_5
    );
K_9_fu_1575_p2_carry_i_12: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_9_fu_1575_p2_carry_i_4_n_5,
      I1 => empty_128_fu_240(4),
      I2 => \zext_ln450_3_reg_3922[4]_i_1_n_5\,
      I3 => LineBufVal_5_reg_3805(3),
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => p_load69_reg_3781(3),
      O => K_9_fu_1575_p2_carry_i_12_n_5
    );
K_9_fu_1575_p2_carry_i_13: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_9_fu_1575_p2_carry_i_5_n_5,
      I1 => empty_128_fu_240(3),
      I2 => \zext_ln450_3_reg_3922[3]_i_1_n_5\,
      I3 => LineBufVal_5_reg_3805(2),
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => p_load69_reg_3781(2),
      O => K_9_fu_1575_p2_carry_i_13_n_5
    );
K_9_fu_1575_p2_carry_i_14: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_9_fu_1575_p2_carry_i_6_n_5,
      I1 => empty_128_fu_240(2),
      I2 => \zext_ln450_3_reg_3922[2]_i_1_n_5\,
      I3 => LineBufVal_5_reg_3805(1),
      I4 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I5 => p_load69_reg_3781(1),
      O => K_9_fu_1575_p2_carry_i_14_n_5
    );
K_9_fu_1575_p2_carry_i_15: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5A5A3CC3A5A53CC3"
    )
        port map (
      I0 => LineBufVal_5_reg_3805(1),
      I1 => empty_139_fu_284(1),
      I2 => empty_128_fu_240(1),
      I3 => p_load69_reg_3781(0),
      I4 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I5 => LineBufVal_5_reg_3805(0),
      O => K_9_fu_1575_p2_carry_i_15_n_5
    );
K_9_fu_1575_p2_carry_i_16: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => empty_139_fu_284(0),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => LineBufVal_5_reg_3805(0),
      I3 => empty_128_fu_240(0),
      O => K_9_fu_1575_p2_carry_i_16_n_5
    );
K_9_fu_1575_p2_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B830BB88FCB8FF"
    )
        port map (
      I0 => LineBufVal_5_reg_3805(4),
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => p_load69_reg_3781(4),
      I3 => empty_128_fu_240(5),
      I4 => empty_139_fu_284(5),
      I5 => LineBufVal_5_reg_3805(5),
      O => K_9_fu_1575_p2_carry_i_2_n_5
    );
K_9_fu_1575_p2_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B830BB88FCB8FF"
    )
        port map (
      I0 => LineBufVal_5_reg_3805(3),
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => p_load69_reg_3781(3),
      I3 => empty_128_fu_240(4),
      I4 => empty_139_fu_284(4),
      I5 => LineBufVal_5_reg_3805(4),
      O => K_9_fu_1575_p2_carry_i_3_n_5
    );
K_9_fu_1575_p2_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B830BB88FCB8FF"
    )
        port map (
      I0 => LineBufVal_5_reg_3805(2),
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => p_load69_reg_3781(2),
      I3 => empty_128_fu_240(3),
      I4 => empty_139_fu_284(3),
      I5 => LineBufVal_5_reg_3805(3),
      O => K_9_fu_1575_p2_carry_i_4_n_5
    );
K_9_fu_1575_p2_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B830BB88FCB8FF"
    )
        port map (
      I0 => LineBufVal_5_reg_3805(1),
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => p_load69_reg_3781(1),
      I3 => empty_128_fu_240(2),
      I4 => empty_139_fu_284(2),
      I5 => LineBufVal_5_reg_3805(2),
      O => K_9_fu_1575_p2_carry_i_5_n_5
    );
K_9_fu_1575_p2_carry_i_6: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0F7F8FFF"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => empty_128_fu_240(1),
      I3 => empty_139_fu_284(1),
      I4 => LineBufVal_5_reg_3805(1),
      O => K_9_fu_1575_p2_carry_i_6_n_5
    );
K_9_fu_1575_p2_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_5_reg_3805(0),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => p_load69_reg_3781(0),
      O => ap_phi_mux_empty_154_phi_fu_718_p4(0)
    );
K_9_fu_1575_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => empty_139_fu_284(0),
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => LineBufVal_5_reg_3805(0),
      O => K_9_fu_1575_p2_carry_i_8_n_5
    );
K_9_fu_1575_p2_carry_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996696969969696"
    )
        port map (
      I0 => K_9_fu_1575_p2_carry_i_1_n_5,
      I1 => empty_128_fu_240(7),
      I2 => \zext_ln450_3_reg_3922[7]_i_1_n_5\,
      I3 => LineBufVal_5_reg_3805(6),
      I4 => \empty_144_fu_304[7]_i_2_n_5\,
      I5 => p_load69_reg_3781(6),
      O => K_9_fu_1575_p2_carry_i_9_n_5
    );
\K_9_reg_3990_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_9_fu_1575_p2(0),
      Q => K_9_reg_3990(0),
      R => '0'
    );
\K_9_reg_3990_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_9_fu_1575_p2(1),
      Q => K_9_reg_3990(1),
      R => '0'
    );
\K_9_reg_3990_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_9_fu_1575_p2(2),
      Q => K_9_reg_3990(2),
      R => '0'
    );
\K_9_reg_3990_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_9_fu_1575_p2(3),
      Q => K_9_reg_3990(3),
      R => '0'
    );
\K_9_reg_3990_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_9_fu_1575_p2(4),
      Q => K_9_reg_3990(4),
      R => '0'
    );
\K_9_reg_3990_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_9_fu_1575_p2(5),
      Q => K_9_reg_3990(5),
      R => '0'
    );
\K_9_reg_3990_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_9_fu_1575_p2(6),
      Q => K_9_reg_3990(6),
      R => '0'
    );
\K_9_reg_3990_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_9_fu_1575_p2(7),
      Q => K_9_reg_3990(7),
      R => '0'
    );
\K_9_reg_3990_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_9_fu_1575_p2(8),
      Q => K_9_reg_3990(8),
      R => '0'
    );
\K_9_reg_3990_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_9_fu_1575_p2(9),
      Q => K_9_reg_3990(9),
      R => '0'
    );
K_fu_1317_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => K_fu_1317_p2_carry_n_5,
      CO(6) => K_fu_1317_p2_carry_n_6,
      CO(5) => K_fu_1317_p2_carry_n_7,
      CO(4) => K_fu_1317_p2_carry_n_8,
      CO(3) => K_fu_1317_p2_carry_n_9,
      CO(2) => K_fu_1317_p2_carry_n_10,
      CO(1) => K_fu_1317_p2_carry_n_11,
      CO(0) => K_fu_1317_p2_carry_n_12,
      DI(7) => linebuf_yuv_2_U_n_14,
      DI(6) => linebuf_yuv_2_U_n_15,
      DI(5) => linebuf_yuv_2_U_n_16,
      DI(4) => linebuf_yuv_2_U_n_17,
      DI(3) => linebuf_yuv_2_U_n_18,
      DI(2) => K_fu_1317_p2_carry_i_6_n_5,
      DI(1) => ap_phi_mux_empty_158_phi_fu_764_p4(0),
      DI(0) => K_fu_1317_p2_carry_i_8_n_5,
      O(7 downto 0) => K_fu_1317_p2(7 downto 0),
      S(7) => linebuf_yuv_2_U_n_35,
      S(6) => linebuf_yuv_2_U_n_36,
      S(5) => linebuf_yuv_2_U_n_37,
      S(4) => linebuf_yuv_2_U_n_38,
      S(3) => linebuf_yuv_2_U_n_39,
      S(2) => linebuf_yuv_2_U_n_40,
      S(1) => linebuf_yuv_2_U_n_41,
      S(0) => K_fu_1317_p2_carry_i_16_n_5
    );
\K_fu_1317_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => K_fu_1317_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_K_fu_1317_p2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \K_fu_1317_p2_carry__0_n_12\,
      DI(7 downto 1) => B"0000000",
      DI(0) => ap_phi_mux_empty_158_phi_fu_764_p4(7),
      O(7 downto 2) => \NLW_K_fu_1317_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => K_fu_1317_p2(9 downto 8),
      S(7 downto 1) => B"0000001",
      S(0) => linebuf_yuv_2_U_n_42
    );
K_fu_1317_p2_carry_i_16: unisim.vcomponents.LUT5
    generic map(
      INIT => X"335ACC5A"
    )
        port map (
      I0 => empty_133_fu_260(0),
      I1 => LineBufVal_7_reg_3824(0),
      I2 => empty_139_fu_284(0),
      I3 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I4 => LineBufVal_5_reg_3805(0),
      O => K_fu_1317_p2_carry_i_16_n_5
    );
K_fu_1317_p2_carry_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"078F77FF8F8FFFFF"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => empty_133_fu_260(1),
      I3 => LineBufVal_7_reg_3824(1),
      I4 => empty_139_fu_284(1),
      I5 => LineBufVal_5_reg_3805(1),
      O => K_fu_1317_p2_carry_i_6_n_5
    );
K_fu_1317_p2_carry_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1D"
    )
        port map (
      I0 => empty_133_fu_260(0),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => LineBufVal_7_reg_3824(0),
      O => K_fu_1317_p2_carry_i_8_n_5
    );
\K_reg_3930_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_fu_1317_p2(0),
      Q => K_reg_3930(0),
      R => '0'
    );
\K_reg_3930_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_fu_1317_p2(1),
      Q => K_reg_3930(1),
      R => '0'
    );
\K_reg_3930_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_fu_1317_p2(2),
      Q => K_reg_3930(2),
      R => '0'
    );
\K_reg_3930_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_fu_1317_p2(3),
      Q => K_reg_3930(3),
      R => '0'
    );
\K_reg_3930_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_fu_1317_p2(4),
      Q => K_reg_3930(4),
      R => '0'
    );
\K_reg_3930_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_fu_1317_p2(5),
      Q => K_reg_3930(5),
      R => '0'
    );
\K_reg_3930_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_fu_1317_p2(6),
      Q => K_reg_3930(6),
      R => '0'
    );
\K_reg_3930_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_fu_1317_p2(7),
      Q => K_reg_3930(7),
      R => '0'
    );
\K_reg_3930_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_fu_1317_p2(8),
      Q => K_reg_3930(8),
      R => '0'
    );
\K_reg_3930_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_fu_1317_p2(9),
      Q => K_reg_3930(9),
      R => '0'
    );
\LineBufVal_5_reg_3805_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => linebuf_yuv_1_q1(0),
      Q => LineBufVal_5_reg_3805(0),
      R => '0'
    );
\LineBufVal_5_reg_3805_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => linebuf_yuv_1_q1(1),
      Q => LineBufVal_5_reg_3805(1),
      R => '0'
    );
\LineBufVal_5_reg_3805_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => linebuf_yuv_1_q1(2),
      Q => LineBufVal_5_reg_3805(2),
      R => '0'
    );
\LineBufVal_5_reg_3805_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => linebuf_yuv_1_q1(3),
      Q => LineBufVal_5_reg_3805(3),
      R => '0'
    );
\LineBufVal_5_reg_3805_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => linebuf_yuv_1_q1(4),
      Q => LineBufVal_5_reg_3805(4),
      R => '0'
    );
\LineBufVal_5_reg_3805_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => linebuf_yuv_1_q1(5),
      Q => LineBufVal_5_reg_3805(5),
      R => '0'
    );
\LineBufVal_5_reg_3805_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => linebuf_yuv_1_q1(6),
      Q => LineBufVal_5_reg_3805(6),
      R => '0'
    );
\LineBufVal_5_reg_3805_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => linebuf_yuv_1_q1(7),
      Q => LineBufVal_5_reg_3805(7),
      R => '0'
    );
\LineBufVal_7_reg_3824_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => linebuf_yuv_3_q1(0),
      Q => LineBufVal_7_reg_3824(0),
      R => '0'
    );
\LineBufVal_7_reg_3824_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => linebuf_yuv_3_q1(1),
      Q => LineBufVal_7_reg_3824(1),
      R => '0'
    );
\LineBufVal_7_reg_3824_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => linebuf_yuv_3_q1(2),
      Q => LineBufVal_7_reg_3824(2),
      R => '0'
    );
\LineBufVal_7_reg_3824_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => linebuf_yuv_3_q1(3),
      Q => LineBufVal_7_reg_3824(3),
      R => '0'
    );
\LineBufVal_7_reg_3824_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => linebuf_yuv_3_q1(4),
      Q => LineBufVal_7_reg_3824(4),
      R => '0'
    );
\LineBufVal_7_reg_3824_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => linebuf_yuv_3_q1(5),
      Q => LineBufVal_7_reg_3824(5),
      R => '0'
    );
\LineBufVal_7_reg_3824_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => linebuf_yuv_3_q1(6),
      Q => LineBufVal_7_reg_3824(6),
      R => '0'
    );
\LineBufVal_7_reg_3824_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => linebuf_yuv_3_q1(7),
      Q => LineBufVal_7_reg_3824(7),
      R => '0'
    );
\LineBufVal_reg_3795_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => linebuf_yuv_q0(0),
      Q => LineBufVal_reg_3795(0),
      R => '0'
    );
\LineBufVal_reg_3795_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => linebuf_yuv_q0(1),
      Q => LineBufVal_reg_3795(1),
      R => '0'
    );
\LineBufVal_reg_3795_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => linebuf_yuv_q0(2),
      Q => LineBufVal_reg_3795(2),
      R => '0'
    );
\LineBufVal_reg_3795_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => linebuf_yuv_q0(3),
      Q => LineBufVal_reg_3795(3),
      R => '0'
    );
\LineBufVal_reg_3795_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => linebuf_yuv_q0(4),
      Q => LineBufVal_reg_3795(4),
      R => '0'
    );
\LineBufVal_reg_3795_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => linebuf_yuv_q0(5),
      Q => LineBufVal_reg_3795(5),
      R => '0'
    );
\LineBufVal_reg_3795_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => linebuf_yuv_q0(6),
      Q => LineBufVal_reg_3795(6),
      R => '0'
    );
\LineBufVal_reg_3795_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => linebuf_yuv_q0(7),
      Q => LineBufVal_reg_3795(7),
      R => '0'
    );
\SD_1_reg_4146[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2872D872D78D278"
    )
        port map (
      I0 => sub_ln484_1_fu_2096_p2(0),
      I1 => \sub_ln484_1_fu_2096_p2__0\(8),
      I2 => sub_ln484_1_fu_2096_p2(1),
      I3 => sub_ln484_fu_2062_p2(0),
      I4 => \sub_ln484_fu_2062_p2__0\(8),
      I5 => sub_ln484_fu_2062_p2(1),
      O => add_ln484_fu_2130_p2(1)
    );
\SD_1_reg_4146[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669999999966666"
    )
        port map (
      I0 => \SD_1_reg_4146[1]_i_2_n_5\,
      I1 => zext_ln484_1_fu_2126_p1(2),
      I2 => sub_ln484_fu_2062_p2(0),
      I3 => sub_ln484_fu_2062_p2(1),
      I4 => \sub_ln484_fu_2062_p2__0\(8),
      I5 => sub_ln484_fu_2062_p2(2),
      O => add_ln484_fu_2130_p2(2)
    );
\SD_1_reg_4146[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60FAFA606A006A00"
    )
        port map (
      I0 => sub_ln484_1_fu_2096_p2(1),
      I1 => \sub_ln484_1_fu_2096_p2__0\(8),
      I2 => sub_ln484_1_fu_2096_p2(0),
      I3 => sub_ln484_fu_2062_p2(1),
      I4 => \sub_ln484_fu_2062_p2__0\(8),
      I5 => sub_ln484_fu_2062_p2(0),
      O => \SD_1_reg_4146[1]_i_2_n_5\
    );
\SD_1_reg_4146[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => sub_ln484_1_fu_2096_p2(0),
      I1 => sub_ln484_1_fu_2096_p2(1),
      I2 => \sub_ln484_1_fu_2096_p2__0\(8),
      I3 => sub_ln484_1_fu_2096_p2(2),
      O => zext_ln484_1_fu_2126_p1(2)
    );
\SD_1_reg_4146[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \SD_1_reg_4146[2]_i_2_n_5\,
      I1 => zext_ln484_1_fu_2126_p1(3),
      I2 => zext_ln484_fu_2092_p1(3),
      O => add_ln484_fu_2130_p2(3)
    );
\SD_1_reg_4146[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF666A666A0000"
    )
        port map (
      I0 => sub_ln484_1_fu_2096_p2(2),
      I1 => \sub_ln484_1_fu_2096_p2__0\(8),
      I2 => sub_ln484_1_fu_2096_p2(1),
      I3 => sub_ln484_1_fu_2096_p2(0),
      I4 => zext_ln484_fu_2092_p1(2),
      I5 => \SD_1_reg_4146[1]_i_2_n_5\,
      O => \SD_1_reg_4146[2]_i_2_n_5\
    );
\SD_1_reg_4146[2]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => sub_ln484_1_fu_2096_p2(2),
      I1 => sub_ln484_1_fu_2096_p2(1),
      I2 => sub_ln484_1_fu_2096_p2(0),
      I3 => \sub_ln484_1_fu_2096_p2__0\(8),
      I4 => sub_ln484_1_fu_2096_p2(3),
      O => zext_ln484_1_fu_2126_p1(3)
    );
\SD_1_reg_4146[2]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => sub_ln484_fu_2062_p2(2),
      I1 => sub_ln484_fu_2062_p2(1),
      I2 => sub_ln484_fu_2062_p2(0),
      I3 => \sub_ln484_fu_2062_p2__0\(8),
      I4 => sub_ln484_fu_2062_p2(3),
      O => zext_ln484_fu_2092_p1(3)
    );
\SD_1_reg_4146[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \SD_1_reg_4146[4]_i_4_n_5\,
      I1 => zext_ln484_1_fu_2126_p1(4),
      I2 => zext_ln484_fu_2092_p1(4),
      O => add_ln484_fu_2130_p2(4)
    );
\SD_1_reg_4146[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => zext_ln484_1_fu_2126_p1(4),
      I1 => zext_ln484_fu_2092_p1(4),
      I2 => \SD_1_reg_4146[4]_i_4_n_5\,
      I3 => zext_ln484_1_fu_2126_p1(5),
      I4 => zext_ln484_fu_2092_p1(5),
      O => add_ln484_fu_2130_p2(5)
    );
\SD_1_reg_4146[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => sub_ln484_1_fu_2096_p2(3),
      I1 => sub_ln484_1_fu_2096_p2(0),
      I2 => sub_ln484_1_fu_2096_p2(1),
      I3 => sub_ln484_1_fu_2096_p2(2),
      I4 => \sub_ln484_1_fu_2096_p2__0\(8),
      I5 => sub_ln484_1_fu_2096_p2(4),
      O => zext_ln484_1_fu_2126_p1(4)
    );
\SD_1_reg_4146[4]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => sub_ln484_fu_2062_p2(3),
      I1 => sub_ln484_fu_2062_p2(0),
      I2 => sub_ln484_fu_2062_p2(1),
      I3 => sub_ln484_fu_2062_p2(2),
      I4 => \sub_ln484_fu_2062_p2__0\(8),
      I5 => sub_ln484_fu_2062_p2(4),
      O => zext_ln484_fu_2092_p1(4)
    );
\SD_1_reg_4146[4]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => zext_ln484_1_fu_2126_p1(3),
      I1 => zext_ln484_fu_2092_p1(3),
      I2 => \SD_1_reg_4146[1]_i_2_n_5\,
      I3 => zext_ln484_fu_2092_p1(2),
      I4 => zext_ln484_1_fu_2126_p1(2),
      O => \SD_1_reg_4146[4]_i_4_n_5\
    );
\SD_1_reg_4146[4]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \SD_1_reg_4146[4]_i_8_n_5\,
      I1 => \sub_ln484_1_fu_2096_p2__0\(8),
      I2 => sub_ln484_1_fu_2096_p2(5),
      O => zext_ln484_1_fu_2126_p1(5)
    );
\SD_1_reg_4146[4]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \SD_1_reg_4146[4]_i_9_n_5\,
      I1 => \sub_ln484_fu_2062_p2__0\(8),
      I2 => sub_ln484_fu_2062_p2(5),
      O => zext_ln484_fu_2092_p1(5)
    );
\SD_1_reg_4146[4]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => sub_ln484_fu_2062_p2(0),
      I1 => sub_ln484_fu_2062_p2(1),
      I2 => \sub_ln484_fu_2062_p2__0\(8),
      I3 => sub_ln484_fu_2062_p2(2),
      O => zext_ln484_fu_2092_p1(2)
    );
\SD_1_reg_4146[4]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sub_ln484_1_fu_2096_p2(3),
      I1 => sub_ln484_1_fu_2096_p2(0),
      I2 => sub_ln484_1_fu_2096_p2(1),
      I3 => sub_ln484_1_fu_2096_p2(2),
      I4 => sub_ln484_1_fu_2096_p2(4),
      O => \SD_1_reg_4146[4]_i_8_n_5\
    );
\SD_1_reg_4146[4]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sub_ln484_fu_2062_p2(3),
      I1 => sub_ln484_fu_2062_p2(0),
      I2 => sub_ln484_fu_2062_p2(1),
      I3 => sub_ln484_fu_2062_p2(2),
      I4 => sub_ln484_fu_2062_p2(4),
      O => \SD_1_reg_4146[4]_i_9_n_5\
    );
\SD_1_reg_4146[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \SD_1_reg_4146[7]_i_4_n_5\,
      I1 => zext_ln484_1_fu_2126_p1(6),
      I2 => zext_ln484_fu_2092_p1(6),
      O => add_ln484_fu_2130_p2(6)
    );
\SD_1_reg_4146[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \SD_1_reg_4146[7]_i_4_n_5\,
      I1 => zext_ln484_fu_2092_p1(6),
      I2 => zext_ln484_1_fu_2126_p1(6),
      I3 => zext_ln484_1_fu_2126_p1(7),
      I4 => zext_ln484_fu_2092_p1(7),
      O => add_ln484_fu_2130_p2(7)
    );
\SD_1_reg_4146[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => zext_ln484_1_fu_2126_p1(7),
      I1 => zext_ln484_fu_2092_p1(7),
      I2 => \SD_1_reg_4146[7]_i_4_n_5\,
      I3 => zext_ln484_fu_2092_p1(6),
      I4 => zext_ln484_1_fu_2126_p1(6),
      O => add_ln484_fu_2130_p2(8)
    );
\SD_1_reg_4146[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => sub_ln484_1_fu_2096_p2(6),
      I1 => \SD_1_reg_4146[7]_i_7_n_5\,
      I2 => \sub_ln484_1_fu_2096_p2__0\(8),
      I3 => sub_ln484_1_fu_2096_p2(7),
      O => zext_ln484_1_fu_2126_p1(7)
    );
\SD_1_reg_4146[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => sub_ln484_fu_2062_p2(6),
      I1 => \SD_1_reg_4146[7]_i_8_n_5\,
      I2 => \sub_ln484_fu_2062_p2__0\(8),
      I3 => sub_ln484_fu_2062_p2(7),
      O => zext_ln484_fu_2092_p1(7)
    );
\SD_1_reg_4146[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => zext_ln484_1_fu_2126_p1(5),
      I1 => zext_ln484_fu_2092_p1(5),
      I2 => \SD_1_reg_4146[4]_i_4_n_5\,
      I3 => zext_ln484_fu_2092_p1(4),
      I4 => zext_ln484_1_fu_2126_p1(4),
      O => \SD_1_reg_4146[7]_i_4_n_5\
    );
\SD_1_reg_4146[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \SD_1_reg_4146[7]_i_8_n_5\,
      I1 => \sub_ln484_fu_2062_p2__0\(8),
      I2 => sub_ln484_fu_2062_p2(6),
      O => zext_ln484_fu_2092_p1(6)
    );
\SD_1_reg_4146[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \SD_1_reg_4146[7]_i_7_n_5\,
      I1 => \sub_ln484_1_fu_2096_p2__0\(8),
      I2 => sub_ln484_1_fu_2096_p2(6),
      O => zext_ln484_1_fu_2126_p1(6)
    );
\SD_1_reg_4146[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sub_ln484_1_fu_2096_p2(4),
      I1 => sub_ln484_1_fu_2096_p2(2),
      I2 => sub_ln484_1_fu_2096_p2(1),
      I3 => sub_ln484_1_fu_2096_p2(0),
      I4 => sub_ln484_1_fu_2096_p2(3),
      I5 => sub_ln484_1_fu_2096_p2(5),
      O => \SD_1_reg_4146[7]_i_7_n_5\
    );
\SD_1_reg_4146[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sub_ln484_fu_2062_p2(4),
      I1 => sub_ln484_fu_2062_p2(2),
      I2 => sub_ln484_fu_2062_p2(1),
      I3 => sub_ln484_fu_2062_p2(0),
      I4 => sub_ln484_fu_2062_p2(3),
      I5 => sub_ln484_fu_2062_p2(5),
      O => \SD_1_reg_4146[7]_i_8_n_5\
    );
\SD_1_reg_4146_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => SD_1_reg_4146(0),
      Q => SD_1_reg_4146_pp0_iter5_reg(0),
      R => '0'
    );
\SD_1_reg_4146_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => SD_1_reg_4146(1),
      Q => SD_1_reg_4146_pp0_iter5_reg(1),
      R => '0'
    );
\SD_1_reg_4146_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => SD_1_reg_4146(2),
      Q => SD_1_reg_4146_pp0_iter5_reg(2),
      R => '0'
    );
\SD_1_reg_4146_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => SD_1_reg_4146(3),
      Q => SD_1_reg_4146_pp0_iter5_reg(3),
      R => '0'
    );
\SD_1_reg_4146_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => SD_1_reg_4146(4),
      Q => SD_1_reg_4146_pp0_iter5_reg(4),
      R => '0'
    );
\SD_1_reg_4146_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => SD_1_reg_4146(5),
      Q => SD_1_reg_4146_pp0_iter5_reg(5),
      R => '0'
    );
\SD_1_reg_4146_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => SD_1_reg_4146(6),
      Q => SD_1_reg_4146_pp0_iter5_reg(6),
      R => '0'
    );
\SD_1_reg_4146_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => SD_1_reg_4146(7),
      Q => SD_1_reg_4146_pp0_iter5_reg(7),
      R => '0'
    );
\SD_1_reg_4146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln484_fu_2130_p2(1),
      Q => SD_1_reg_4146(0),
      R => '0'
    );
\SD_1_reg_4146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln484_fu_2130_p2(2),
      Q => SD_1_reg_4146(1),
      R => '0'
    );
\SD_1_reg_4146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln484_fu_2130_p2(3),
      Q => SD_1_reg_4146(2),
      R => '0'
    );
\SD_1_reg_4146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln484_fu_2130_p2(4),
      Q => SD_1_reg_4146(3),
      R => '0'
    );
\SD_1_reg_4146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln484_fu_2130_p2(5),
      Q => SD_1_reg_4146(4),
      R => '0'
    );
\SD_1_reg_4146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln484_fu_2130_p2(6),
      Q => SD_1_reg_4146(5),
      R => '0'
    );
\SD_1_reg_4146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln484_fu_2130_p2(7),
      Q => SD_1_reg_4146(6),
      R => '0'
    );
\SD_1_reg_4146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln484_fu_2130_p2(8),
      Q => SD_1_reg_4146(7),
      R => '0'
    );
\SD_reg_4141_pp0_iter5_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => add_ln483_fu_2046_p2(1),
      Q => \SD_reg_4141_pp0_iter5_reg_reg[0]_srl2_n_5\
    );
\SD_reg_4141_pp0_iter5_reg_reg[0]_srl2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D2872D872D78D278"
    )
        port map (
      I0 => sub_ln483_1_fu_2012_p2(0),
      I1 => \sub_ln483_1_fu_2012_p2__0\(8),
      I2 => sub_ln483_1_fu_2012_p2(1),
      I3 => sub_ln483_fu_1978_p2(0),
      I4 => \sub_ln483_fu_1978_p2__0\(8),
      I5 => sub_ln483_fu_1978_p2(1),
      O => add_ln483_fu_2046_p2(1)
    );
\SD_reg_4141_pp0_iter5_reg_reg[1]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => add_ln483_fu_2046_p2(2),
      Q => \SD_reg_4141_pp0_iter5_reg_reg[1]_srl2_n_5\
    );
\SD_reg_4141_pp0_iter5_reg_reg[1]_srl2_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6669999999966666"
    )
        port map (
      I0 => \SD_reg_4141_pp0_iter5_reg_reg[1]_srl2_i_2_n_5\,
      I1 => zext_ln483_1_fu_2042_p1(2),
      I2 => sub_ln483_fu_1978_p2(0),
      I3 => sub_ln483_fu_1978_p2(1),
      I4 => \sub_ln483_fu_1978_p2__0\(8),
      I5 => sub_ln483_fu_1978_p2(2),
      O => add_ln483_fu_2046_p2(2)
    );
\SD_reg_4141_pp0_iter5_reg_reg[1]_srl2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"60FAFA606A006A00"
    )
        port map (
      I0 => sub_ln483_1_fu_2012_p2(1),
      I1 => \sub_ln483_1_fu_2012_p2__0\(8),
      I2 => sub_ln483_1_fu_2012_p2(0),
      I3 => sub_ln483_fu_1978_p2(1),
      I4 => \sub_ln483_fu_1978_p2__0\(8),
      I5 => sub_ln483_fu_1978_p2(0),
      O => \SD_reg_4141_pp0_iter5_reg_reg[1]_srl2_i_2_n_5\
    );
\SD_reg_4141_pp0_iter5_reg_reg[1]_srl2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => sub_ln483_1_fu_2012_p2(0),
      I1 => sub_ln483_1_fu_2012_p2(1),
      I2 => \sub_ln483_1_fu_2012_p2__0\(8),
      I3 => sub_ln483_1_fu_2012_p2(2),
      O => zext_ln483_1_fu_2042_p1(2)
    );
\SD_reg_4141_pp0_iter5_reg_reg[2]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => add_ln483_fu_2046_p2(3),
      Q => \SD_reg_4141_pp0_iter5_reg_reg[2]_srl2_n_5\
    );
\SD_reg_4141_pp0_iter5_reg_reg[2]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \SD_reg_4141_pp0_iter5_reg_reg[2]_srl2_i_2_n_5\,
      I1 => zext_ln483_1_fu_2042_p1(3),
      I2 => zext_ln483_fu_2008_p1(3),
      O => add_ln483_fu_2046_p2(3)
    );
\SD_reg_4141_pp0_iter5_reg_reg[2]_srl2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF666A666A0000"
    )
        port map (
      I0 => sub_ln483_1_fu_2012_p2(2),
      I1 => \sub_ln483_1_fu_2012_p2__0\(8),
      I2 => sub_ln483_1_fu_2012_p2(1),
      I3 => sub_ln483_1_fu_2012_p2(0),
      I4 => zext_ln483_fu_2008_p1(2),
      I5 => \SD_reg_4141_pp0_iter5_reg_reg[1]_srl2_i_2_n_5\,
      O => \SD_reg_4141_pp0_iter5_reg_reg[2]_srl2_i_2_n_5\
    );
\SD_reg_4141_pp0_iter5_reg_reg[2]_srl2_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => sub_ln483_1_fu_2012_p2(2),
      I1 => sub_ln483_1_fu_2012_p2(1),
      I2 => sub_ln483_1_fu_2012_p2(0),
      I3 => \sub_ln483_1_fu_2012_p2__0\(8),
      I4 => sub_ln483_1_fu_2012_p2(3),
      O => zext_ln483_1_fu_2042_p1(3)
    );
\SD_reg_4141_pp0_iter5_reg_reg[2]_srl2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => sub_ln483_fu_1978_p2(2),
      I1 => sub_ln483_fu_1978_p2(1),
      I2 => sub_ln483_fu_1978_p2(0),
      I3 => \sub_ln483_fu_1978_p2__0\(8),
      I4 => sub_ln483_fu_1978_p2(3),
      O => zext_ln483_fu_2008_p1(3)
    );
\SD_reg_4141_pp0_iter5_reg_reg[3]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => add_ln483_fu_2046_p2(4),
      Q => \SD_reg_4141_pp0_iter5_reg_reg[3]_srl2_n_5\
    );
\SD_reg_4141_pp0_iter5_reg_reg[3]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \SD_reg_4141_pp0_iter5_reg_reg[4]_srl2_i_4_n_5\,
      I1 => zext_ln483_1_fu_2042_p1(4),
      I2 => zext_ln483_fu_2008_p1(4),
      O => add_ln483_fu_2046_p2(4)
    );
\SD_reg_4141_pp0_iter5_reg_reg[4]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => add_ln483_fu_2046_p2(5),
      Q => \SD_reg_4141_pp0_iter5_reg_reg[4]_srl2_n_5\
    );
\SD_reg_4141_pp0_iter5_reg_reg[4]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => zext_ln483_1_fu_2042_p1(4),
      I1 => zext_ln483_fu_2008_p1(4),
      I2 => \SD_reg_4141_pp0_iter5_reg_reg[4]_srl2_i_4_n_5\,
      I3 => zext_ln483_1_fu_2042_p1(5),
      I4 => zext_ln483_fu_2008_p1(5),
      O => add_ln483_fu_2046_p2(5)
    );
\SD_reg_4141_pp0_iter5_reg_reg[4]_srl2_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => sub_ln483_1_fu_2012_p2(3),
      I1 => sub_ln483_1_fu_2012_p2(0),
      I2 => sub_ln483_1_fu_2012_p2(1),
      I3 => sub_ln483_1_fu_2012_p2(2),
      I4 => \sub_ln483_1_fu_2012_p2__0\(8),
      I5 => sub_ln483_1_fu_2012_p2(4),
      O => zext_ln483_1_fu_2042_p1(4)
    );
\SD_reg_4141_pp0_iter5_reg_reg[4]_srl2_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => sub_ln483_fu_1978_p2(3),
      I1 => sub_ln483_fu_1978_p2(0),
      I2 => sub_ln483_fu_1978_p2(1),
      I3 => sub_ln483_fu_1978_p2(2),
      I4 => \sub_ln483_fu_1978_p2__0\(8),
      I5 => sub_ln483_fu_1978_p2(4),
      O => zext_ln483_fu_2008_p1(4)
    );
\SD_reg_4141_pp0_iter5_reg_reg[4]_srl2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => zext_ln483_1_fu_2042_p1(3),
      I1 => zext_ln483_fu_2008_p1(3),
      I2 => \SD_reg_4141_pp0_iter5_reg_reg[1]_srl2_i_2_n_5\,
      I3 => zext_ln483_fu_2008_p1(2),
      I4 => zext_ln483_1_fu_2042_p1(2),
      O => \SD_reg_4141_pp0_iter5_reg_reg[4]_srl2_i_4_n_5\
    );
\SD_reg_4141_pp0_iter5_reg_reg[4]_srl2_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \SD_reg_4141_pp0_iter5_reg_reg[4]_srl2_i_8_n_5\,
      I1 => \sub_ln483_1_fu_2012_p2__0\(8),
      I2 => sub_ln483_1_fu_2012_p2(5),
      O => zext_ln483_1_fu_2042_p1(5)
    );
\SD_reg_4141_pp0_iter5_reg_reg[4]_srl2_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \SD_reg_4141_pp0_iter5_reg_reg[4]_srl2_i_9_n_5\,
      I1 => \sub_ln483_fu_1978_p2__0\(8),
      I2 => sub_ln483_fu_1978_p2(5),
      O => zext_ln483_fu_2008_p1(5)
    );
\SD_reg_4141_pp0_iter5_reg_reg[4]_srl2_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => sub_ln483_fu_1978_p2(0),
      I1 => sub_ln483_fu_1978_p2(1),
      I2 => \sub_ln483_fu_1978_p2__0\(8),
      I3 => sub_ln483_fu_1978_p2(2),
      O => zext_ln483_fu_2008_p1(2)
    );
\SD_reg_4141_pp0_iter5_reg_reg[4]_srl2_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sub_ln483_1_fu_2012_p2(3),
      I1 => sub_ln483_1_fu_2012_p2(0),
      I2 => sub_ln483_1_fu_2012_p2(1),
      I3 => sub_ln483_1_fu_2012_p2(2),
      I4 => sub_ln483_1_fu_2012_p2(4),
      O => \SD_reg_4141_pp0_iter5_reg_reg[4]_srl2_i_8_n_5\
    );
\SD_reg_4141_pp0_iter5_reg_reg[4]_srl2_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sub_ln483_fu_1978_p2(3),
      I1 => sub_ln483_fu_1978_p2(0),
      I2 => sub_ln483_fu_1978_p2(1),
      I3 => sub_ln483_fu_1978_p2(2),
      I4 => sub_ln483_fu_1978_p2(4),
      O => \SD_reg_4141_pp0_iter5_reg_reg[4]_srl2_i_9_n_5\
    );
\SD_reg_4141_pp0_iter5_reg_reg[5]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => add_ln483_fu_2046_p2(6),
      Q => \SD_reg_4141_pp0_iter5_reg_reg[5]_srl2_n_5\
    );
\SD_reg_4141_pp0_iter5_reg_reg[5]_srl2_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_4_n_5\,
      I1 => zext_ln483_1_fu_2042_p1(6),
      I2 => zext_ln483_fu_2008_p1(6),
      O => add_ln483_fu_2046_p2(6)
    );
\SD_reg_4141_pp0_iter5_reg_reg[6]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => add_ln483_fu_2046_p2(7),
      Q => \SD_reg_4141_pp0_iter5_reg_reg[6]_srl2_n_5\
    );
\SD_reg_4141_pp0_iter5_reg_reg[6]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E81717E8"
    )
        port map (
      I0 => \SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_4_n_5\,
      I1 => zext_ln483_fu_2008_p1(6),
      I2 => zext_ln483_1_fu_2042_p1(6),
      I3 => zext_ln483_1_fu_2042_p1(7),
      I4 => zext_ln483_fu_2008_p1(7),
      O => add_ln483_fu_2046_p2(7)
    );
\SD_reg_4141_pp0_iter5_reg_reg[7]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => add_ln483_fu_2046_p2(8),
      Q => \SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_n_5\
    );
\SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => zext_ln483_1_fu_2042_p1(7),
      I1 => zext_ln483_fu_2008_p1(7),
      I2 => \SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_4_n_5\,
      I3 => zext_ln483_fu_2008_p1(6),
      I4 => zext_ln483_1_fu_2042_p1(6),
      O => add_ln483_fu_2046_p2(8)
    );
\SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => sub_ln483_1_fu_2012_p2(6),
      I1 => \SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_7_n_5\,
      I2 => \sub_ln483_1_fu_2012_p2__0\(8),
      I3 => sub_ln483_1_fu_2012_p2(7),
      O => zext_ln483_1_fu_2042_p1(7)
    );
\SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => sub_ln483_fu_1978_p2(6),
      I1 => \SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_8_n_5\,
      I2 => \sub_ln483_fu_1978_p2__0\(8),
      I3 => sub_ln483_fu_1978_p2(7),
      O => zext_ln483_fu_2008_p1(7)
    );
\SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE8E888"
    )
        port map (
      I0 => zext_ln483_1_fu_2042_p1(5),
      I1 => zext_ln483_fu_2008_p1(5),
      I2 => \SD_reg_4141_pp0_iter5_reg_reg[4]_srl2_i_4_n_5\,
      I3 => zext_ln483_fu_2008_p1(4),
      I4 => zext_ln483_1_fu_2042_p1(4),
      O => \SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_4_n_5\
    );
\SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_8_n_5\,
      I1 => \sub_ln483_fu_1978_p2__0\(8),
      I2 => sub_ln483_fu_1978_p2(6),
      O => zext_ln483_fu_2008_p1(6)
    );
\SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_7_n_5\,
      I1 => \sub_ln483_1_fu_2012_p2__0\(8),
      I2 => sub_ln483_1_fu_2012_p2(6),
      O => zext_ln483_1_fu_2042_p1(6)
    );
\SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sub_ln483_1_fu_2012_p2(4),
      I1 => sub_ln483_1_fu_2012_p2(2),
      I2 => sub_ln483_1_fu_2012_p2(1),
      I3 => sub_ln483_1_fu_2012_p2(0),
      I4 => sub_ln483_1_fu_2012_p2(3),
      I5 => sub_ln483_1_fu_2012_p2(5),
      O => \SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_7_n_5\
    );
\SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sub_ln483_fu_1978_p2(4),
      I1 => sub_ln483_fu_1978_p2(2),
      I2 => sub_ln483_fu_1978_p2(1),
      I3 => sub_ln483_fu_1978_p2(0),
      I4 => sub_ln483_fu_1978_p2(3),
      I5 => sub_ln483_fu_1978_p2(5),
      O => \SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_i_8_n_5\
    );
\SD_reg_4141_pp0_iter6_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SD_reg_4141_pp0_iter5_reg_reg[0]_srl2_n_5\,
      Q => SD_reg_4141_pp0_iter6_reg(0),
      R => '0'
    );
\SD_reg_4141_pp0_iter6_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SD_reg_4141_pp0_iter5_reg_reg[1]_srl2_n_5\,
      Q => SD_reg_4141_pp0_iter6_reg(1),
      R => '0'
    );
\SD_reg_4141_pp0_iter6_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SD_reg_4141_pp0_iter5_reg_reg[2]_srl2_n_5\,
      Q => SD_reg_4141_pp0_iter6_reg(2),
      R => '0'
    );
\SD_reg_4141_pp0_iter6_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SD_reg_4141_pp0_iter5_reg_reg[3]_srl2_n_5\,
      Q => SD_reg_4141_pp0_iter6_reg(3),
      R => '0'
    );
\SD_reg_4141_pp0_iter6_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SD_reg_4141_pp0_iter5_reg_reg[4]_srl2_n_5\,
      Q => SD_reg_4141_pp0_iter6_reg(4),
      R => '0'
    );
\SD_reg_4141_pp0_iter6_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SD_reg_4141_pp0_iter5_reg_reg[5]_srl2_n_5\,
      Q => SD_reg_4141_pp0_iter6_reg(5),
      R => '0'
    );
\SD_reg_4141_pp0_iter6_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SD_reg_4141_pp0_iter5_reg_reg[6]_srl2_n_5\,
      Q => SD_reg_4141_pp0_iter6_reg(6),
      R => '0'
    );
\SD_reg_4141_pp0_iter6_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \SD_reg_4141_pp0_iter5_reg_reg[7]_srl2_n_5\,
      Q => SD_reg_4141_pp0_iter6_reg(7),
      R => '0'
    );
\SRL_SIG[0][23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => data_out_read,
      I1 => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgG_write,
      I2 => \ap_CS_fsm_reg[3]_0\(1),
      O => push
    );
\add_ln458_reg_3985[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_128_fu_240(7),
      I1 => \empty_130_fu_248_reg_n_5_[7]\,
      O => \add_ln458_reg_3985[7]_i_2_n_5\
    );
\add_ln458_reg_3985[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_128_fu_240(6),
      I1 => \empty_130_fu_248_reg_n_5_[6]\,
      O => \add_ln458_reg_3985[7]_i_3_n_5\
    );
\add_ln458_reg_3985[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_128_fu_240(5),
      I1 => \empty_130_fu_248_reg_n_5_[5]\,
      O => \add_ln458_reg_3985[7]_i_4_n_5\
    );
\add_ln458_reg_3985[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_128_fu_240(4),
      I1 => \empty_130_fu_248_reg_n_5_[4]\,
      O => \add_ln458_reg_3985[7]_i_5_n_5\
    );
\add_ln458_reg_3985[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_128_fu_240(3),
      I1 => \empty_130_fu_248_reg_n_5_[3]\,
      O => \add_ln458_reg_3985[7]_i_6_n_5\
    );
\add_ln458_reg_3985[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_128_fu_240(2),
      I1 => \empty_130_fu_248_reg_n_5_[2]\,
      O => \add_ln458_reg_3985[7]_i_7_n_5\
    );
\add_ln458_reg_3985[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_128_fu_240(1),
      I1 => \empty_130_fu_248_reg_n_5_[1]\,
      O => \add_ln458_reg_3985[7]_i_8_n_5\
    );
\add_ln458_reg_3985[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_128_fu_240(0),
      I1 => \empty_130_fu_248_reg_n_5_[0]\,
      O => \add_ln458_reg_3985[7]_i_9_n_5\
    );
\add_ln458_reg_3985_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln458_fu_1547_p2(0),
      Q => add_ln458_reg_3985(0),
      R => '0'
    );
\add_ln458_reg_3985_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln458_fu_1547_p2(1),
      Q => add_ln458_reg_3985(1),
      R => '0'
    );
\add_ln458_reg_3985_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln458_fu_1547_p2(2),
      Q => add_ln458_reg_3985(2),
      R => '0'
    );
\add_ln458_reg_3985_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln458_fu_1547_p2(3),
      Q => add_ln458_reg_3985(3),
      R => '0'
    );
\add_ln458_reg_3985_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln458_fu_1547_p2(4),
      Q => add_ln458_reg_3985(4),
      R => '0'
    );
\add_ln458_reg_3985_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln458_fu_1547_p2(5),
      Q => add_ln458_reg_3985(5),
      R => '0'
    );
\add_ln458_reg_3985_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln458_fu_1547_p2(6),
      Q => add_ln458_reg_3985(6),
      R => '0'
    );
\add_ln458_reg_3985_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln458_fu_1547_p2(7),
      Q => add_ln458_reg_3985(7),
      R => '0'
    );
\add_ln458_reg_3985_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln458_reg_3985_reg[7]_i_1_n_5\,
      CO(6) => \add_ln458_reg_3985_reg[7]_i_1_n_6\,
      CO(5) => \add_ln458_reg_3985_reg[7]_i_1_n_7\,
      CO(4) => \add_ln458_reg_3985_reg[7]_i_1_n_8\,
      CO(3) => \add_ln458_reg_3985_reg[7]_i_1_n_9\,
      CO(2) => \add_ln458_reg_3985_reg[7]_i_1_n_10\,
      CO(1) => \add_ln458_reg_3985_reg[7]_i_1_n_11\,
      CO(0) => \add_ln458_reg_3985_reg[7]_i_1_n_12\,
      DI(7 downto 0) => empty_128_fu_240(7 downto 0),
      O(7 downto 0) => add_ln458_fu_1547_p2(7 downto 0),
      S(7) => \add_ln458_reg_3985[7]_i_2_n_5\,
      S(6) => \add_ln458_reg_3985[7]_i_3_n_5\,
      S(5) => \add_ln458_reg_3985[7]_i_4_n_5\,
      S(4) => \add_ln458_reg_3985[7]_i_5_n_5\,
      S(3) => \add_ln458_reg_3985[7]_i_6_n_5\,
      S(2) => \add_ln458_reg_3985[7]_i_7_n_5\,
      S(1) => \add_ln458_reg_3985[7]_i_8_n_5\,
      S(0) => \add_ln458_reg_3985[7]_i_9_n_5\
    );
\add_ln458_reg_3985_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln458_fu_1547_p2(8),
      Q => add_ln458_reg_3985(8),
      R => '0'
    );
\add_ln458_reg_3985_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln458_reg_3985_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_add_ln458_reg_3985_reg[8]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => add_ln458_fu_1547_p2(8),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_add_ln458_reg_3985_reg[8]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\add_ln460_reg_3995[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_128_fu_240(7),
      I1 => empty_126_fu_232(7),
      O => \add_ln460_reg_3995[7]_i_2_n_5\
    );
\add_ln460_reg_3995[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_128_fu_240(6),
      I1 => empty_126_fu_232(6),
      O => \add_ln460_reg_3995[7]_i_3_n_5\
    );
\add_ln460_reg_3995[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_128_fu_240(5),
      I1 => empty_126_fu_232(5),
      O => \add_ln460_reg_3995[7]_i_4_n_5\
    );
\add_ln460_reg_3995[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_128_fu_240(4),
      I1 => empty_126_fu_232(4),
      O => \add_ln460_reg_3995[7]_i_5_n_5\
    );
\add_ln460_reg_3995[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_128_fu_240(3),
      I1 => empty_126_fu_232(3),
      O => \add_ln460_reg_3995[7]_i_6_n_5\
    );
\add_ln460_reg_3995[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_128_fu_240(2),
      I1 => empty_126_fu_232(2),
      O => \add_ln460_reg_3995[7]_i_7_n_5\
    );
\add_ln460_reg_3995[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_128_fu_240(1),
      I1 => empty_126_fu_232(1),
      O => \add_ln460_reg_3995[7]_i_8_n_5\
    );
\add_ln460_reg_3995[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_128_fu_240(0),
      I1 => empty_126_fu_232(0),
      O => \add_ln460_reg_3995[7]_i_9_n_5\
    );
\add_ln460_reg_3995_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln460_fu_1585_p2(0),
      Q => add_ln460_reg_3995(0),
      R => '0'
    );
\add_ln460_reg_3995_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln460_fu_1585_p2(1),
      Q => add_ln460_reg_3995(1),
      R => '0'
    );
\add_ln460_reg_3995_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln460_fu_1585_p2(2),
      Q => add_ln460_reg_3995(2),
      R => '0'
    );
\add_ln460_reg_3995_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln460_fu_1585_p2(3),
      Q => add_ln460_reg_3995(3),
      R => '0'
    );
\add_ln460_reg_3995_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln460_fu_1585_p2(4),
      Q => add_ln460_reg_3995(4),
      R => '0'
    );
\add_ln460_reg_3995_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln460_fu_1585_p2(5),
      Q => add_ln460_reg_3995(5),
      R => '0'
    );
\add_ln460_reg_3995_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln460_fu_1585_p2(6),
      Q => add_ln460_reg_3995(6),
      R => '0'
    );
\add_ln460_reg_3995_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln460_fu_1585_p2(7),
      Q => add_ln460_reg_3995(7),
      R => '0'
    );
\add_ln460_reg_3995_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln460_reg_3995_reg[7]_i_1_n_5\,
      CO(6) => \add_ln460_reg_3995_reg[7]_i_1_n_6\,
      CO(5) => \add_ln460_reg_3995_reg[7]_i_1_n_7\,
      CO(4) => \add_ln460_reg_3995_reg[7]_i_1_n_8\,
      CO(3) => \add_ln460_reg_3995_reg[7]_i_1_n_9\,
      CO(2) => \add_ln460_reg_3995_reg[7]_i_1_n_10\,
      CO(1) => \add_ln460_reg_3995_reg[7]_i_1_n_11\,
      CO(0) => \add_ln460_reg_3995_reg[7]_i_1_n_12\,
      DI(7 downto 0) => empty_128_fu_240(7 downto 0),
      O(7 downto 0) => add_ln460_fu_1585_p2(7 downto 0),
      S(7) => \add_ln460_reg_3995[7]_i_2_n_5\,
      S(6) => \add_ln460_reg_3995[7]_i_3_n_5\,
      S(5) => \add_ln460_reg_3995[7]_i_4_n_5\,
      S(4) => \add_ln460_reg_3995[7]_i_5_n_5\,
      S(3) => \add_ln460_reg_3995[7]_i_6_n_5\,
      S(2) => \add_ln460_reg_3995[7]_i_7_n_5\,
      S(1) => \add_ln460_reg_3995[7]_i_8_n_5\,
      S(0) => \add_ln460_reg_3995[7]_i_9_n_5\
    );
\add_ln460_reg_3995_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln460_fu_1585_p2(8),
      Q => add_ln460_reg_3995(8),
      R => '0'
    );
\add_ln460_reg_3995_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln460_reg_3995_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_add_ln460_reg_3995_reg[8]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => add_ln460_fu_1585_p2(8),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_add_ln460_reg_3995_reg[8]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
add_ln466_fu_1792_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => add_ln466_fu_1792_p2_carry_n_5,
      CO(6) => add_ln466_fu_1792_p2_carry_n_6,
      CO(5) => add_ln466_fu_1792_p2_carry_n_7,
      CO(4) => add_ln466_fu_1792_p2_carry_n_8,
      CO(3) => add_ln466_fu_1792_p2_carry_n_9,
      CO(2) => add_ln466_fu_1792_p2_carry_n_10,
      CO(1) => add_ln466_fu_1792_p2_carry_n_11,
      CO(0) => add_ln466_fu_1792_p2_carry_n_12,
      DI(7 downto 0) => K_3_reg_3950(7 downto 0),
      O(7 downto 0) => sext_ln466_4_fu_1798_p1(7 downto 0),
      S(7) => add_ln466_fu_1792_p2_carry_i_1_n_5,
      S(6) => add_ln466_fu_1792_p2_carry_i_2_n_5,
      S(5) => add_ln466_fu_1792_p2_carry_i_3_n_5,
      S(4) => add_ln466_fu_1792_p2_carry_i_4_n_5,
      S(3) => add_ln466_fu_1792_p2_carry_i_5_n_5,
      S(2) => add_ln466_fu_1792_p2_carry_i_6_n_5,
      S(1) => add_ln466_fu_1792_p2_carry_i_7_n_5,
      S(0) => add_ln466_fu_1792_p2_carry_i_8_n_5
    );
\add_ln466_fu_1792_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => add_ln466_fu_1792_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_add_ln466_fu_1792_p2_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \add_ln466_fu_1792_p2_carry__0_n_10\,
      CO(1) => \NLW_add_ln466_fu_1792_p2_carry__0_CO_UNCONNECTED\(1),
      CO(0) => \add_ln466_fu_1792_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \add_ln466_fu_1792_p2_carry__0_i_1_n_5\,
      DI(0) => K_3_reg_3950(8),
      O(7 downto 2) => \NLW_add_ln466_fu_1792_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sext_ln466_4_fu_1798_p1(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \add_ln466_fu_1792_p2_carry__0_i_2_n_5\,
      S(0) => \add_ln466_fu_1792_p2_carry__0_i_3_n_5\
    );
\add_ln466_fu_1792_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => K_3_reg_3950(9),
      O => \add_ln466_fu_1792_p2_carry__0_i_1_n_5\
    );
\add_ln466_fu_1792_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_reg_3950(9),
      I1 => K_9_reg_3990(9),
      O => \add_ln466_fu_1792_p2_carry__0_i_2_n_5\
    );
\add_ln466_fu_1792_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_reg_3950(8),
      I1 => K_9_reg_3990(8),
      O => \add_ln466_fu_1792_p2_carry__0_i_3_n_5\
    );
add_ln466_fu_1792_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_reg_3950(7),
      I1 => K_9_reg_3990(7),
      O => add_ln466_fu_1792_p2_carry_i_1_n_5
    );
add_ln466_fu_1792_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_reg_3950(6),
      I1 => K_9_reg_3990(6),
      O => add_ln466_fu_1792_p2_carry_i_2_n_5
    );
add_ln466_fu_1792_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_reg_3950(5),
      I1 => K_9_reg_3990(5),
      O => add_ln466_fu_1792_p2_carry_i_3_n_5
    );
add_ln466_fu_1792_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_reg_3950(4),
      I1 => K_9_reg_3990(4),
      O => add_ln466_fu_1792_p2_carry_i_4_n_5
    );
add_ln466_fu_1792_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_reg_3950(3),
      I1 => K_9_reg_3990(3),
      O => add_ln466_fu_1792_p2_carry_i_5_n_5
    );
add_ln466_fu_1792_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_reg_3950(2),
      I1 => K_9_reg_3990(2),
      O => add_ln466_fu_1792_p2_carry_i_6_n_5
    );
add_ln466_fu_1792_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_reg_3950(1),
      I1 => K_9_reg_3990(1),
      O => add_ln466_fu_1792_p2_carry_i_7_n_5
    );
add_ln466_fu_1792_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_3_reg_3950(0),
      I1 => K_9_reg_3990(0),
      O => add_ln466_fu_1792_p2_carry_i_8_n_5
    );
\add_ln476_1_reg_4260[10]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mean_reg_4151(9),
      I1 => mean_reg_4151(10),
      O => \add_ln476_1_reg_4260[10]_i_10_n_5\
    );
\add_ln476_1_reg_4260[10]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mean_reg_4151(9),
      I1 => sext_ln465_reg_4005_pp0_iter5_reg(9),
      O => \add_ln476_1_reg_4260[10]_i_11_n_5\
    );
\add_ln476_1_reg_4260[10]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4005_pp0_iter5_reg(8),
      I1 => mean_reg_4151(8),
      O => \add_ln476_1_reg_4260[10]_i_12_n_5\
    );
\add_ln476_1_reg_4260[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => sub_ln476_fu_2326_p2(8),
      I1 => sub_ln476_fu_2326_p2(6),
      I2 => \add_ln476_1_reg_4260[10]_i_7_n_5\,
      I3 => sub_ln476_fu_2326_p2(7),
      I4 => sub_ln476_fu_2326_p2(10),
      I5 => sub_ln476_fu_2326_p2(9),
      O => zext_ln476_fu_2356_p1(9)
    );
\add_ln476_1_reg_4260[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => sub_ln476_fu_2326_p2(7),
      I1 => \add_ln476_1_reg_4260[10]_i_7_n_5\,
      I2 => sub_ln476_fu_2326_p2(6),
      I3 => sub_ln476_fu_2326_p2(10),
      I4 => sub_ln476_fu_2326_p2(8),
      O => zext_ln476_fu_2356_p1(8)
    );
\add_ln476_1_reg_4260[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966696"
    )
        port map (
      I0 => zext_ln476_fu_2356_p1(9),
      I1 => sub_ln476_2_fu_2394_p2(9),
      I2 => sub_ln476_2_fu_2394_p2(10),
      I3 => \add_ln476_1_reg_4260[10]_i_8_n_5\,
      I4 => sub_ln476_2_fu_2394_p2(8),
      O => \add_ln476_1_reg_4260[10]_i_4_n_5\
    );
\add_ln476_1_reg_4260[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696669696"
    )
        port map (
      I0 => zext_ln476_fu_2356_p1(8),
      I1 => sub_ln476_2_fu_2394_p2(8),
      I2 => sub_ln476_2_fu_2394_p2(10),
      I3 => sub_ln476_2_fu_2394_p2(6),
      I4 => \add_ln476_1_reg_4260[10]_i_9_n_5\,
      I5 => sub_ln476_2_fu_2394_p2(7),
      O => \add_ln476_1_reg_4260[10]_i_5_n_5\
    );
\add_ln476_1_reg_4260[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sub_ln476_fu_2326_p2(4),
      I1 => sub_ln476_fu_2326_p2(2),
      I2 => sub_ln476_fu_2326_p2(1),
      I3 => sub_ln476_fu_2326_p2(0),
      I4 => sub_ln476_fu_2326_p2(3),
      I5 => sub_ln476_fu_2326_p2(5),
      O => \add_ln476_1_reg_4260[10]_i_7_n_5\
    );
\add_ln476_1_reg_4260[10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sub_ln476_2_fu_2394_p2(6),
      I1 => \add_ln476_1_reg_4260[10]_i_9_n_5\,
      I2 => sub_ln476_2_fu_2394_p2(7),
      O => \add_ln476_1_reg_4260[10]_i_8_n_5\
    );
\add_ln476_1_reg_4260[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sub_ln476_2_fu_2394_p2(4),
      I1 => sub_ln476_2_fu_2394_p2(2),
      I2 => sub_ln476_2_fu_2394_p2(1),
      I3 => sub_ln476_2_fu_2394_p2(0),
      I4 => sub_ln476_2_fu_2394_p2(3),
      I5 => sub_ln476_2_fu_2394_p2(5),
      O => \add_ln476_1_reg_4260[10]_i_9_n_5\
    );
\add_ln476_1_reg_4260[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966696"
    )
        port map (
      I0 => zext_ln476_fu_2356_p1(7),
      I1 => sub_ln476_2_fu_2394_p2(7),
      I2 => sub_ln476_2_fu_2394_p2(10),
      I3 => \add_ln476_1_reg_4260[10]_i_9_n_5\,
      I4 => sub_ln476_2_fu_2394_p2(6),
      O => \add_ln476_1_reg_4260[7]_i_10_n_5\
    );
\add_ln476_1_reg_4260[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => sub_ln476_fu_2326_p2(6),
      I1 => sub_ln476_fu_2326_p2(10),
      I2 => \add_ln476_1_reg_4260[10]_i_7_n_5\,
      I3 => sub_ln476_2_fu_2394_p2(6),
      I4 => sub_ln476_2_fu_2394_p2(10),
      I5 => \add_ln476_1_reg_4260[10]_i_9_n_5\,
      O => \add_ln476_1_reg_4260[7]_i_11_n_5\
    );
\add_ln476_1_reg_4260[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => sub_ln476_fu_2326_p2(5),
      I1 => sub_ln476_fu_2326_p2(10),
      I2 => \add_ln476_1_reg_4260[7]_i_18_n_5\,
      I3 => sub_ln476_2_fu_2394_p2(5),
      I4 => sub_ln476_2_fu_2394_p2(10),
      I5 => \add_ln476_1_reg_4260[7]_i_27_n_5\,
      O => \add_ln476_1_reg_4260[7]_i_12_n_5\
    );
\add_ln476_1_reg_4260[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => zext_ln476_fu_2356_p1(4),
      I1 => sub_ln476_2_fu_2394_p2(4),
      I2 => sub_ln476_2_fu_2394_p2(10),
      I3 => \add_ln476_1_reg_4260[7]_i_28_n_5\,
      O => \add_ln476_1_reg_4260[7]_i_13_n_5\
    );
\add_ln476_1_reg_4260[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696969666"
    )
        port map (
      I0 => zext_ln476_fu_2356_p1(3),
      I1 => sub_ln476_2_fu_2394_p2(3),
      I2 => sub_ln476_2_fu_2394_p2(10),
      I3 => sub_ln476_2_fu_2394_p2(0),
      I4 => sub_ln476_2_fu_2394_p2(1),
      I5 => sub_ln476_2_fu_2394_p2(2),
      O => \add_ln476_1_reg_4260[7]_i_14_n_5\
    );
\add_ln476_1_reg_4260[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969666"
    )
        port map (
      I0 => zext_ln476_fu_2356_p1(2),
      I1 => sub_ln476_2_fu_2394_p2(2),
      I2 => sub_ln476_2_fu_2394_p2(10),
      I3 => sub_ln476_2_fu_2394_p2(1),
      I4 => sub_ln476_2_fu_2394_p2(0),
      O => \add_ln476_1_reg_4260[7]_i_15_n_5\
    );
\add_ln476_1_reg_4260[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => sub_ln476_fu_2326_p2(1),
      I1 => sub_ln476_fu_2326_p2(10),
      I2 => sub_ln476_fu_2326_p2(0),
      I3 => sub_ln476_2_fu_2394_p2(1),
      I4 => sub_ln476_2_fu_2394_p2(10),
      I5 => sub_ln476_2_fu_2394_p2(0),
      O => \add_ln476_1_reg_4260[7]_i_16_n_5\
    );
\add_ln476_1_reg_4260[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln476_fu_2326_p2(0),
      I1 => sub_ln476_2_fu_2394_p2(0),
      O => \add_ln476_1_reg_4260[7]_i_17_n_5\
    );
\add_ln476_1_reg_4260[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sub_ln476_fu_2326_p2(3),
      I1 => sub_ln476_fu_2326_p2(0),
      I2 => sub_ln476_fu_2326_p2(1),
      I3 => sub_ln476_fu_2326_p2(2),
      I4 => sub_ln476_fu_2326_p2(4),
      O => \add_ln476_1_reg_4260[7]_i_18_n_5\
    );
\add_ln476_1_reg_4260[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4005_pp0_iter5_reg(7),
      I1 => mean_reg_4151(7),
      O => \add_ln476_1_reg_4260[7]_i_19_n_5\
    );
\add_ln476_1_reg_4260[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => sub_ln476_fu_2326_p2(6),
      I1 => \add_ln476_1_reg_4260[10]_i_7_n_5\,
      I2 => sub_ln476_fu_2326_p2(10),
      I3 => sub_ln476_fu_2326_p2(7),
      O => zext_ln476_fu_2356_p1(7)
    );
\add_ln476_1_reg_4260[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4005_pp0_iter5_reg(6),
      I1 => mean_reg_4151(6),
      O => \add_ln476_1_reg_4260[7]_i_20_n_5\
    );
\add_ln476_1_reg_4260[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4005_pp0_iter5_reg(5),
      I1 => mean_reg_4151(5),
      O => \add_ln476_1_reg_4260[7]_i_21_n_5\
    );
\add_ln476_1_reg_4260[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4005_pp0_iter5_reg(4),
      I1 => mean_reg_4151(4),
      O => \add_ln476_1_reg_4260[7]_i_22_n_5\
    );
\add_ln476_1_reg_4260[7]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4005_pp0_iter5_reg(3),
      I1 => mean_reg_4151(3),
      O => \add_ln476_1_reg_4260[7]_i_23_n_5\
    );
\add_ln476_1_reg_4260[7]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4005_pp0_iter5_reg(2),
      I1 => mean_reg_4151(2),
      O => \add_ln476_1_reg_4260[7]_i_24_n_5\
    );
\add_ln476_1_reg_4260[7]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4005_pp0_iter5_reg(1),
      I1 => mean_reg_4151(1),
      O => \add_ln476_1_reg_4260[7]_i_25_n_5\
    );
\add_ln476_1_reg_4260[7]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4005_pp0_iter5_reg(0),
      I1 => mean_reg_4151(0),
      O => \add_ln476_1_reg_4260[7]_i_26_n_5\
    );
\add_ln476_1_reg_4260[7]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sub_ln476_2_fu_2394_p2(3),
      I1 => sub_ln476_2_fu_2394_p2(0),
      I2 => sub_ln476_2_fu_2394_p2(1),
      I3 => sub_ln476_2_fu_2394_p2(2),
      I4 => sub_ln476_2_fu_2394_p2(4),
      O => \add_ln476_1_reg_4260[7]_i_27_n_5\
    );
\add_ln476_1_reg_4260[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sub_ln476_2_fu_2394_p2(2),
      I1 => sub_ln476_2_fu_2394_p2(1),
      I2 => sub_ln476_2_fu_2394_p2(0),
      I3 => sub_ln476_2_fu_2394_p2(3),
      O => \add_ln476_1_reg_4260[7]_i_28_n_5\
    );
\add_ln476_1_reg_4260[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln476_1_reg_4260[10]_i_7_n_5\,
      I1 => sub_ln476_fu_2326_p2(10),
      I2 => sub_ln476_fu_2326_p2(6),
      O => zext_ln476_fu_2356_p1(6)
    );
\add_ln476_1_reg_4260[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln476_1_reg_4260[7]_i_18_n_5\,
      I1 => sub_ln476_fu_2326_p2(10),
      I2 => sub_ln476_fu_2326_p2(5),
      O => zext_ln476_fu_2356_p1(5)
    );
\add_ln476_1_reg_4260[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => sub_ln476_fu_2326_p2(3),
      I1 => sub_ln476_fu_2326_p2(0),
      I2 => sub_ln476_fu_2326_p2(1),
      I3 => sub_ln476_fu_2326_p2(2),
      I4 => sub_ln476_fu_2326_p2(10),
      I5 => sub_ln476_fu_2326_p2(4),
      O => zext_ln476_fu_2356_p1(4)
    );
\add_ln476_1_reg_4260[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => sub_ln476_fu_2326_p2(2),
      I1 => sub_ln476_fu_2326_p2(1),
      I2 => sub_ln476_fu_2326_p2(0),
      I3 => sub_ln476_fu_2326_p2(10),
      I4 => sub_ln476_fu_2326_p2(3),
      O => zext_ln476_fu_2356_p1(3)
    );
\add_ln476_1_reg_4260[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => sub_ln476_fu_2326_p2(0),
      I1 => sub_ln476_fu_2326_p2(1),
      I2 => sub_ln476_fu_2326_p2(10),
      I3 => sub_ln476_fu_2326_p2(2),
      O => zext_ln476_fu_2356_p1(2)
    );
\add_ln476_1_reg_4260[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sub_ln476_fu_2326_p2(0),
      I1 => sub_ln476_fu_2326_p2(10),
      I2 => sub_ln476_fu_2326_p2(1),
      O => zext_ln476_fu_2356_p1(1)
    );
\add_ln476_1_reg_4260_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln476_1_fu_2468_p2(0),
      Q => add_ln476_1_reg_4260(0),
      R => '0'
    );
\add_ln476_1_reg_4260_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln476_1_fu_2468_p2(10),
      Q => add_ln476_1_reg_4260(10),
      R => '0'
    );
\add_ln476_1_reg_4260_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln476_1_reg_4260_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_add_ln476_1_reg_4260_reg[10]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => add_ln476_1_fu_2468_p2(10),
      CO(1) => \NLW_add_ln476_1_reg_4260_reg[10]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \add_ln476_1_reg_4260_reg[10]_i_1_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => zext_ln476_fu_2356_p1(9 downto 8),
      O(7 downto 2) => \NLW_add_ln476_1_reg_4260_reg[10]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => add_ln476_1_fu_2468_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \add_ln476_1_reg_4260[10]_i_4_n_5\,
      S(0) => \add_ln476_1_reg_4260[10]_i_5_n_5\
    );
\add_ln476_1_reg_4260_reg[10]_i_6\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln476_1_reg_4260_reg[7]_i_9_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln476_1_reg_4260_reg[10]_i_6_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln476_1_reg_4260_reg[10]_i_6_n_11\,
      CO(0) => \add_ln476_1_reg_4260_reg[10]_i_6_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => mean_reg_4151(9),
      DI(0) => sext_ln465_reg_4005_pp0_iter5_reg(8),
      O(7 downto 3) => \NLW_add_ln476_1_reg_4260_reg[10]_i_6_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln476_fu_2326_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => \add_ln476_1_reg_4260[10]_i_10_n_5\,
      S(1) => \add_ln476_1_reg_4260[10]_i_11_n_5\,
      S(0) => \add_ln476_1_reg_4260[10]_i_12_n_5\
    );
\add_ln476_1_reg_4260_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln476_1_fu_2468_p2(1),
      Q => add_ln476_1_reg_4260(1),
      R => '0'
    );
\add_ln476_1_reg_4260_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln476_1_fu_2468_p2(2),
      Q => add_ln476_1_reg_4260(2),
      R => '0'
    );
\add_ln476_1_reg_4260_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln476_1_fu_2468_p2(3),
      Q => add_ln476_1_reg_4260(3),
      R => '0'
    );
\add_ln476_1_reg_4260_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln476_1_fu_2468_p2(4),
      Q => add_ln476_1_reg_4260(4),
      R => '0'
    );
\add_ln476_1_reg_4260_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln476_1_fu_2468_p2(5),
      Q => add_ln476_1_reg_4260(5),
      R => '0'
    );
\add_ln476_1_reg_4260_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln476_1_fu_2468_p2(6),
      Q => add_ln476_1_reg_4260(6),
      R => '0'
    );
\add_ln476_1_reg_4260_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln476_1_fu_2468_p2(7),
      Q => add_ln476_1_reg_4260(7),
      R => '0'
    );
\add_ln476_1_reg_4260_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln476_1_reg_4260_reg[7]_i_1_n_5\,
      CO(6) => \add_ln476_1_reg_4260_reg[7]_i_1_n_6\,
      CO(5) => \add_ln476_1_reg_4260_reg[7]_i_1_n_7\,
      CO(4) => \add_ln476_1_reg_4260_reg[7]_i_1_n_8\,
      CO(3) => \add_ln476_1_reg_4260_reg[7]_i_1_n_9\,
      CO(2) => \add_ln476_1_reg_4260_reg[7]_i_1_n_10\,
      CO(1) => \add_ln476_1_reg_4260_reg[7]_i_1_n_11\,
      CO(0) => \add_ln476_1_reg_4260_reg[7]_i_1_n_12\,
      DI(7 downto 1) => zext_ln476_fu_2356_p1(7 downto 1),
      DI(0) => sub_ln476_fu_2326_p2(0),
      O(7 downto 0) => add_ln476_1_fu_2468_p2(7 downto 0),
      S(7) => \add_ln476_1_reg_4260[7]_i_10_n_5\,
      S(6) => \add_ln476_1_reg_4260[7]_i_11_n_5\,
      S(5) => \add_ln476_1_reg_4260[7]_i_12_n_5\,
      S(4) => \add_ln476_1_reg_4260[7]_i_13_n_5\,
      S(3) => \add_ln476_1_reg_4260[7]_i_14_n_5\,
      S(2) => \add_ln476_1_reg_4260[7]_i_15_n_5\,
      S(1) => \add_ln476_1_reg_4260[7]_i_16_n_5\,
      S(0) => \add_ln476_1_reg_4260[7]_i_17_n_5\
    );
\add_ln476_1_reg_4260_reg[7]_i_9\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \add_ln476_1_reg_4260_reg[7]_i_9_n_5\,
      CO(6) => \add_ln476_1_reg_4260_reg[7]_i_9_n_6\,
      CO(5) => \add_ln476_1_reg_4260_reg[7]_i_9_n_7\,
      CO(4) => \add_ln476_1_reg_4260_reg[7]_i_9_n_8\,
      CO(3) => \add_ln476_1_reg_4260_reg[7]_i_9_n_9\,
      CO(2) => \add_ln476_1_reg_4260_reg[7]_i_9_n_10\,
      CO(1) => \add_ln476_1_reg_4260_reg[7]_i_9_n_11\,
      CO(0) => \add_ln476_1_reg_4260_reg[7]_i_9_n_12\,
      DI(7 downto 0) => sext_ln465_reg_4005_pp0_iter5_reg(7 downto 0),
      O(7 downto 0) => sub_ln476_fu_2326_p2(7 downto 0),
      S(7) => \add_ln476_1_reg_4260[7]_i_19_n_5\,
      S(6) => \add_ln476_1_reg_4260[7]_i_20_n_5\,
      S(5) => \add_ln476_1_reg_4260[7]_i_21_n_5\,
      S(4) => \add_ln476_1_reg_4260[7]_i_22_n_5\,
      S(3) => \add_ln476_1_reg_4260[7]_i_23_n_5\,
      S(2) => \add_ln476_1_reg_4260[7]_i_24_n_5\,
      S(1) => \add_ln476_1_reg_4260[7]_i_25_n_5\,
      S(0) => \add_ln476_1_reg_4260[7]_i_26_n_5\
    );
\add_ln476_1_reg_4260_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln476_1_fu_2468_p2(8),
      Q => add_ln476_1_reg_4260(8),
      R => '0'
    );
\add_ln476_1_reg_4260_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln476_1_fu_2468_p2(9),
      Q => add_ln476_1_reg_4260(9),
      R => '0'
    );
\add_ln476_reg_4255[10]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mean_reg_4151(9),
      I1 => mean_reg_4151(10),
      O => \add_ln476_reg_4255[10]_i_10_n_5\
    );
\add_ln476_reg_4255[10]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mean_reg_4151(9),
      I1 => sext_ln465_3_reg_4021_pp0_iter5_reg(9),
      O => \add_ln476_reg_4255[10]_i_11_n_5\
    );
\add_ln476_reg_4255[10]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4021_pp0_iter5_reg(8),
      I1 => mean_reg_4151(8),
      O => \add_ln476_reg_4255[10]_i_12_n_5\
    );
\add_ln476_reg_4255[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => sub_ln476_3_fu_2428_p2(8),
      I1 => sub_ln476_3_fu_2428_p2(6),
      I2 => \add_ln476_reg_4255[10]_i_7_n_5\,
      I3 => sub_ln476_3_fu_2428_p2(7),
      I4 => sub_ln476_3_fu_2428_p2(10),
      I5 => sub_ln476_3_fu_2428_p2(9),
      O => zext_ln476_3_fu_2458_p1(9)
    );
\add_ln476_reg_4255[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => sub_ln476_3_fu_2428_p2(7),
      I1 => \add_ln476_reg_4255[10]_i_7_n_5\,
      I2 => sub_ln476_3_fu_2428_p2(6),
      I3 => sub_ln476_3_fu_2428_p2(10),
      I4 => sub_ln476_3_fu_2428_p2(8),
      O => zext_ln476_3_fu_2458_p1(8)
    );
\add_ln476_reg_4255[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966696"
    )
        port map (
      I0 => zext_ln476_3_fu_2458_p1(9),
      I1 => sub_ln476_1_fu_2360_p2(9),
      I2 => sub_ln476_1_fu_2360_p2(10),
      I3 => \add_ln476_reg_4255[10]_i_8_n_5\,
      I4 => sub_ln476_1_fu_2360_p2(8),
      O => \add_ln476_reg_4255[10]_i_4_n_5\
    );
\add_ln476_reg_4255[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696669696"
    )
        port map (
      I0 => zext_ln476_3_fu_2458_p1(8),
      I1 => sub_ln476_1_fu_2360_p2(8),
      I2 => sub_ln476_1_fu_2360_p2(10),
      I3 => sub_ln476_1_fu_2360_p2(6),
      I4 => \add_ln476_reg_4255[10]_i_9_n_5\,
      I5 => sub_ln476_1_fu_2360_p2(7),
      O => \add_ln476_reg_4255[10]_i_5_n_5\
    );
\add_ln476_reg_4255[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sub_ln476_3_fu_2428_p2(4),
      I1 => sub_ln476_3_fu_2428_p2(2),
      I2 => sub_ln476_3_fu_2428_p2(1),
      I3 => sub_ln476_3_fu_2428_p2(0),
      I4 => sub_ln476_3_fu_2428_p2(3),
      I5 => sub_ln476_3_fu_2428_p2(5),
      O => \add_ln476_reg_4255[10]_i_7_n_5\
    );
\add_ln476_reg_4255[10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sub_ln476_1_fu_2360_p2(6),
      I1 => \add_ln476_reg_4255[10]_i_9_n_5\,
      I2 => sub_ln476_1_fu_2360_p2(7),
      O => \add_ln476_reg_4255[10]_i_8_n_5\
    );
\add_ln476_reg_4255[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sub_ln476_1_fu_2360_p2(4),
      I1 => sub_ln476_1_fu_2360_p2(2),
      I2 => sub_ln476_1_fu_2360_p2(1),
      I3 => sub_ln476_1_fu_2360_p2(0),
      I4 => sub_ln476_1_fu_2360_p2(3),
      I5 => sub_ln476_1_fu_2360_p2(5),
      O => \add_ln476_reg_4255[10]_i_9_n_5\
    );
\add_ln476_reg_4255[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966696"
    )
        port map (
      I0 => zext_ln476_3_fu_2458_p1(7),
      I1 => sub_ln476_1_fu_2360_p2(7),
      I2 => sub_ln476_1_fu_2360_p2(10),
      I3 => \add_ln476_reg_4255[10]_i_9_n_5\,
      I4 => sub_ln476_1_fu_2360_p2(6),
      O => \add_ln476_reg_4255[7]_i_10_n_5\
    );
\add_ln476_reg_4255[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => sub_ln476_3_fu_2428_p2(6),
      I1 => sub_ln476_3_fu_2428_p2(10),
      I2 => \add_ln476_reg_4255[10]_i_7_n_5\,
      I3 => sub_ln476_1_fu_2360_p2(6),
      I4 => sub_ln476_1_fu_2360_p2(10),
      I5 => \add_ln476_reg_4255[10]_i_9_n_5\,
      O => \add_ln476_reg_4255[7]_i_11_n_5\
    );
\add_ln476_reg_4255[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => sub_ln476_3_fu_2428_p2(5),
      I1 => sub_ln476_3_fu_2428_p2(10),
      I2 => \add_ln476_reg_4255[7]_i_18_n_5\,
      I3 => sub_ln476_1_fu_2360_p2(5),
      I4 => sub_ln476_1_fu_2360_p2(10),
      I5 => \add_ln476_reg_4255[7]_i_27_n_5\,
      O => \add_ln476_reg_4255[7]_i_12_n_5\
    );
\add_ln476_reg_4255[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => zext_ln476_3_fu_2458_p1(4),
      I1 => sub_ln476_1_fu_2360_p2(4),
      I2 => sub_ln476_1_fu_2360_p2(10),
      I3 => \add_ln476_reg_4255[7]_i_28_n_5\,
      O => \add_ln476_reg_4255[7]_i_13_n_5\
    );
\add_ln476_reg_4255[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696969666"
    )
        port map (
      I0 => zext_ln476_3_fu_2458_p1(3),
      I1 => sub_ln476_1_fu_2360_p2(3),
      I2 => sub_ln476_1_fu_2360_p2(10),
      I3 => sub_ln476_1_fu_2360_p2(0),
      I4 => sub_ln476_1_fu_2360_p2(1),
      I5 => sub_ln476_1_fu_2360_p2(2),
      O => \add_ln476_reg_4255[7]_i_14_n_5\
    );
\add_ln476_reg_4255[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969666"
    )
        port map (
      I0 => zext_ln476_3_fu_2458_p1(2),
      I1 => sub_ln476_1_fu_2360_p2(2),
      I2 => sub_ln476_1_fu_2360_p2(10),
      I3 => sub_ln476_1_fu_2360_p2(1),
      I4 => sub_ln476_1_fu_2360_p2(0),
      O => \add_ln476_reg_4255[7]_i_15_n_5\
    );
\add_ln476_reg_4255[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => sub_ln476_3_fu_2428_p2(1),
      I1 => sub_ln476_3_fu_2428_p2(10),
      I2 => sub_ln476_3_fu_2428_p2(0),
      I3 => sub_ln476_1_fu_2360_p2(1),
      I4 => sub_ln476_1_fu_2360_p2(10),
      I5 => sub_ln476_1_fu_2360_p2(0),
      O => \add_ln476_reg_4255[7]_i_16_n_5\
    );
\add_ln476_reg_4255[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln476_3_fu_2428_p2(0),
      I1 => sub_ln476_1_fu_2360_p2(0),
      O => \add_ln476_reg_4255[7]_i_17_n_5\
    );
\add_ln476_reg_4255[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sub_ln476_3_fu_2428_p2(3),
      I1 => sub_ln476_3_fu_2428_p2(0),
      I2 => sub_ln476_3_fu_2428_p2(1),
      I3 => sub_ln476_3_fu_2428_p2(2),
      I4 => sub_ln476_3_fu_2428_p2(4),
      O => \add_ln476_reg_4255[7]_i_18_n_5\
    );
\add_ln476_reg_4255[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4021_pp0_iter5_reg(7),
      I1 => mean_reg_4151(7),
      O => \add_ln476_reg_4255[7]_i_19_n_5\
    );
\add_ln476_reg_4255[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => sub_ln476_3_fu_2428_p2(6),
      I1 => \add_ln476_reg_4255[10]_i_7_n_5\,
      I2 => sub_ln476_3_fu_2428_p2(10),
      I3 => sub_ln476_3_fu_2428_p2(7),
      O => zext_ln476_3_fu_2458_p1(7)
    );
\add_ln476_reg_4255[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4021_pp0_iter5_reg(6),
      I1 => mean_reg_4151(6),
      O => \add_ln476_reg_4255[7]_i_20_n_5\
    );
\add_ln476_reg_4255[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4021_pp0_iter5_reg(5),
      I1 => mean_reg_4151(5),
      O => \add_ln476_reg_4255[7]_i_21_n_5\
    );
\add_ln476_reg_4255[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4021_pp0_iter5_reg(4),
      I1 => mean_reg_4151(4),
      O => \add_ln476_reg_4255[7]_i_22_n_5\
    );
\add_ln476_reg_4255[7]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4021_pp0_iter5_reg(3),
      I1 => mean_reg_4151(3),
      O => \add_ln476_reg_4255[7]_i_23_n_5\
    );
\add_ln476_reg_4255[7]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4021_pp0_iter5_reg(2),
      I1 => mean_reg_4151(2),
      O => \add_ln476_reg_4255[7]_i_24_n_5\
    );
\add_ln476_reg_4255[7]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4021_pp0_iter5_reg(1),
      I1 => mean_reg_4151(1),
      O => \add_ln476_reg_4255[7]_i_25_n_5\
    );
\add_ln476_reg_4255[7]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4021_pp0_iter5_reg(0),
      I1 => mean_reg_4151(0),
      O => \add_ln476_reg_4255[7]_i_26_n_5\
    );
\add_ln476_reg_4255[7]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sub_ln476_1_fu_2360_p2(3),
      I1 => sub_ln476_1_fu_2360_p2(0),
      I2 => sub_ln476_1_fu_2360_p2(1),
      I3 => sub_ln476_1_fu_2360_p2(2),
      I4 => sub_ln476_1_fu_2360_p2(4),
      O => \add_ln476_reg_4255[7]_i_27_n_5\
    );
\add_ln476_reg_4255[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sub_ln476_1_fu_2360_p2(2),
      I1 => sub_ln476_1_fu_2360_p2(1),
      I2 => sub_ln476_1_fu_2360_p2(0),
      I3 => sub_ln476_1_fu_2360_p2(3),
      O => \add_ln476_reg_4255[7]_i_28_n_5\
    );
\add_ln476_reg_4255[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln476_reg_4255[10]_i_7_n_5\,
      I1 => sub_ln476_3_fu_2428_p2(10),
      I2 => sub_ln476_3_fu_2428_p2(6),
      O => zext_ln476_3_fu_2458_p1(6)
    );
\add_ln476_reg_4255[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln476_reg_4255[7]_i_18_n_5\,
      I1 => sub_ln476_3_fu_2428_p2(10),
      I2 => sub_ln476_3_fu_2428_p2(5),
      O => zext_ln476_3_fu_2458_p1(5)
    );
\add_ln476_reg_4255[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => sub_ln476_3_fu_2428_p2(3),
      I1 => sub_ln476_3_fu_2428_p2(0),
      I2 => sub_ln476_3_fu_2428_p2(1),
      I3 => sub_ln476_3_fu_2428_p2(2),
      I4 => sub_ln476_3_fu_2428_p2(10),
      I5 => sub_ln476_3_fu_2428_p2(4),
      O => zext_ln476_3_fu_2458_p1(4)
    );
\add_ln476_reg_4255[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => sub_ln476_3_fu_2428_p2(2),
      I1 => sub_ln476_3_fu_2428_p2(1),
      I2 => sub_ln476_3_fu_2428_p2(0),
      I3 => sub_ln476_3_fu_2428_p2(10),
      I4 => sub_ln476_3_fu_2428_p2(3),
      O => zext_ln476_3_fu_2458_p1(3)
    );
\add_ln476_reg_4255[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => sub_ln476_3_fu_2428_p2(0),
      I1 => sub_ln476_3_fu_2428_p2(1),
      I2 => sub_ln476_3_fu_2428_p2(10),
      I3 => sub_ln476_3_fu_2428_p2(2),
      O => zext_ln476_3_fu_2458_p1(2)
    );
\add_ln476_reg_4255[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sub_ln476_3_fu_2428_p2(0),
      I1 => sub_ln476_3_fu_2428_p2(10),
      I2 => sub_ln476_3_fu_2428_p2(1),
      O => zext_ln476_3_fu_2458_p1(1)
    );
\add_ln476_reg_4255_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln476_fu_2462_p2(0),
      Q => add_ln476_reg_4255(0),
      R => '0'
    );
\add_ln476_reg_4255_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln476_fu_2462_p2(10),
      Q => add_ln476_reg_4255(10),
      R => '0'
    );
\add_ln476_reg_4255_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln476_reg_4255_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_add_ln476_reg_4255_reg[10]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => add_ln476_fu_2462_p2(10),
      CO(1) => \NLW_add_ln476_reg_4255_reg[10]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \add_ln476_reg_4255_reg[10]_i_1_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => zext_ln476_3_fu_2458_p1(9 downto 8),
      O(7 downto 2) => \NLW_add_ln476_reg_4255_reg[10]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => add_ln476_fu_2462_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \add_ln476_reg_4255[10]_i_4_n_5\,
      S(0) => \add_ln476_reg_4255[10]_i_5_n_5\
    );
\add_ln476_reg_4255_reg[10]_i_6\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln476_reg_4255_reg[7]_i_9_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln476_reg_4255_reg[10]_i_6_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln476_reg_4255_reg[10]_i_6_n_11\,
      CO(0) => \add_ln476_reg_4255_reg[10]_i_6_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => mean_reg_4151(9),
      DI(0) => sext_ln465_3_reg_4021_pp0_iter5_reg(8),
      O(7 downto 3) => \NLW_add_ln476_reg_4255_reg[10]_i_6_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln476_3_fu_2428_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => \add_ln476_reg_4255[10]_i_10_n_5\,
      S(1) => \add_ln476_reg_4255[10]_i_11_n_5\,
      S(0) => \add_ln476_reg_4255[10]_i_12_n_5\
    );
\add_ln476_reg_4255_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln476_fu_2462_p2(1),
      Q => add_ln476_reg_4255(1),
      R => '0'
    );
\add_ln476_reg_4255_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln476_fu_2462_p2(2),
      Q => add_ln476_reg_4255(2),
      R => '0'
    );
\add_ln476_reg_4255_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln476_fu_2462_p2(3),
      Q => add_ln476_reg_4255(3),
      R => '0'
    );
\add_ln476_reg_4255_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln476_fu_2462_p2(4),
      Q => add_ln476_reg_4255(4),
      R => '0'
    );
\add_ln476_reg_4255_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln476_fu_2462_p2(5),
      Q => add_ln476_reg_4255(5),
      R => '0'
    );
\add_ln476_reg_4255_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln476_fu_2462_p2(6),
      Q => add_ln476_reg_4255(6),
      R => '0'
    );
\add_ln476_reg_4255_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln476_fu_2462_p2(7),
      Q => add_ln476_reg_4255(7),
      R => '0'
    );
\add_ln476_reg_4255_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln476_reg_4255_reg[7]_i_1_n_5\,
      CO(6) => \add_ln476_reg_4255_reg[7]_i_1_n_6\,
      CO(5) => \add_ln476_reg_4255_reg[7]_i_1_n_7\,
      CO(4) => \add_ln476_reg_4255_reg[7]_i_1_n_8\,
      CO(3) => \add_ln476_reg_4255_reg[7]_i_1_n_9\,
      CO(2) => \add_ln476_reg_4255_reg[7]_i_1_n_10\,
      CO(1) => \add_ln476_reg_4255_reg[7]_i_1_n_11\,
      CO(0) => \add_ln476_reg_4255_reg[7]_i_1_n_12\,
      DI(7 downto 1) => zext_ln476_3_fu_2458_p1(7 downto 1),
      DI(0) => sub_ln476_3_fu_2428_p2(0),
      O(7 downto 0) => add_ln476_fu_2462_p2(7 downto 0),
      S(7) => \add_ln476_reg_4255[7]_i_10_n_5\,
      S(6) => \add_ln476_reg_4255[7]_i_11_n_5\,
      S(5) => \add_ln476_reg_4255[7]_i_12_n_5\,
      S(4) => \add_ln476_reg_4255[7]_i_13_n_5\,
      S(3) => \add_ln476_reg_4255[7]_i_14_n_5\,
      S(2) => \add_ln476_reg_4255[7]_i_15_n_5\,
      S(1) => \add_ln476_reg_4255[7]_i_16_n_5\,
      S(0) => \add_ln476_reg_4255[7]_i_17_n_5\
    );
\add_ln476_reg_4255_reg[7]_i_9\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \add_ln476_reg_4255_reg[7]_i_9_n_5\,
      CO(6) => \add_ln476_reg_4255_reg[7]_i_9_n_6\,
      CO(5) => \add_ln476_reg_4255_reg[7]_i_9_n_7\,
      CO(4) => \add_ln476_reg_4255_reg[7]_i_9_n_8\,
      CO(3) => \add_ln476_reg_4255_reg[7]_i_9_n_9\,
      CO(2) => \add_ln476_reg_4255_reg[7]_i_9_n_10\,
      CO(1) => \add_ln476_reg_4255_reg[7]_i_9_n_11\,
      CO(0) => \add_ln476_reg_4255_reg[7]_i_9_n_12\,
      DI(7 downto 0) => sext_ln465_3_reg_4021_pp0_iter5_reg(7 downto 0),
      O(7 downto 0) => sub_ln476_3_fu_2428_p2(7 downto 0),
      S(7) => \add_ln476_reg_4255[7]_i_19_n_5\,
      S(6) => \add_ln476_reg_4255[7]_i_20_n_5\,
      S(5) => \add_ln476_reg_4255[7]_i_21_n_5\,
      S(4) => \add_ln476_reg_4255[7]_i_22_n_5\,
      S(3) => \add_ln476_reg_4255[7]_i_23_n_5\,
      S(2) => \add_ln476_reg_4255[7]_i_24_n_5\,
      S(1) => \add_ln476_reg_4255[7]_i_25_n_5\,
      S(0) => \add_ln476_reg_4255[7]_i_26_n_5\
    );
\add_ln476_reg_4255_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln476_fu_2462_p2(8),
      Q => add_ln476_reg_4255(8),
      R => '0'
    );
\add_ln476_reg_4255_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln476_fu_2462_p2(9),
      Q => add_ln476_reg_4255(9),
      R => '0'
    );
\add_ln477_2_fu_2586_p2__2_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln477_2_fu_2586_p2__2_carry_n_5\,
      CO(6) => \add_ln477_2_fu_2586_p2__2_carry_n_6\,
      CO(5) => \add_ln477_2_fu_2586_p2__2_carry_n_7\,
      CO(4) => \add_ln477_2_fu_2586_p2__2_carry_n_8\,
      CO(3) => \add_ln477_2_fu_2586_p2__2_carry_n_9\,
      CO(2) => \add_ln477_2_fu_2586_p2__2_carry_n_10\,
      CO(1) => \add_ln477_2_fu_2586_p2__2_carry_n_11\,
      CO(0) => \add_ln477_2_fu_2586_p2__2_carry_n_12\,
      DI(7) => \add_ln477_2_fu_2586_p2__2_carry_i_1_n_5\,
      DI(6) => \add_ln477_2_fu_2586_p2__2_carry_i_2_n_5\,
      DI(5) => \add_ln477_2_fu_2586_p2__2_carry_i_3_n_5\,
      DI(4) => \add_ln477_2_fu_2586_p2__2_carry_i_4_n_5\,
      DI(3) => \add_ln477_2_fu_2586_p2__2_carry_i_5_n_5\,
      DI(2) => \add_ln477_2_fu_2586_p2__2_carry_i_6_n_5\,
      DI(1) => \add_ln477_2_fu_2586_p2__2_carry_i_7_n_5\,
      DI(0) => trunc_ln61_12_reg_4172(0),
      O(7 downto 1) => add_ln477_2_fu_2586_p2(7 downto 1),
      O(0) => \NLW_add_ln477_2_fu_2586_p2__2_carry_O_UNCONNECTED\(0),
      S(7) => \add_ln477_2_fu_2586_p2__2_carry_i_8_n_5\,
      S(6) => \add_ln477_2_fu_2586_p2__2_carry_i_9_n_5\,
      S(5) => \add_ln477_2_fu_2586_p2__2_carry_i_10_n_5\,
      S(4) => \add_ln477_2_fu_2586_p2__2_carry_i_11_n_5\,
      S(3) => \add_ln477_2_fu_2586_p2__2_carry_i_12_n_5\,
      S(2) => \add_ln477_2_fu_2586_p2__2_carry_i_13_n_5\,
      S(1) => \add_ln477_2_fu_2586_p2__2_carry_i_14_n_5\,
      S(0) => \add_ln477_2_fu_2586_p2__2_carry_i_15_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln477_2_fu_2586_p2__2_carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln477_2_fu_2586_p2__2_carry__0_CO_UNCONNECTED\(7 downto 4),
      CO(3) => add_ln477_2_fu_2586_p2(11),
      CO(2) => \NLW_add_ln477_2_fu_2586_p2__2_carry__0_CO_UNCONNECTED\(2),
      CO(1) => \add_ln477_2_fu_2586_p2__2_carry__0_n_11\,
      CO(0) => \add_ln477_2_fu_2586_p2__2_carry__0_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => \add_ln477_2_fu_2586_p2__2_carry__0_i_1_n_5\,
      DI(1) => \add_ln477_2_fu_2586_p2__2_carry__0_i_2_n_5\,
      DI(0) => \add_ln477_2_fu_2586_p2__2_carry__0_i_3_n_5\,
      O(7 downto 3) => \NLW_add_ln477_2_fu_2586_p2__2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => add_ln477_2_fu_2586_p2(10 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \add_ln477_2_fu_2586_p2__2_carry__0_i_4_n_5\,
      S(1) => \add_ln477_2_fu_2586_p2__2_carry__0_i_5_n_5\,
      S(0) => \add_ln477_2_fu_2586_p2__2_carry__0_i_6_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008E8EFF"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry__0_i_7_n_5\,
      I1 => \add_ln477_2_fu_2586_p2__2_carry__0_i_8_n_5\,
      I2 => \add_ln477_2_fu_2586_p2__2_carry__0_i_9_n_5\,
      I3 => \add_ln477_2_fu_2586_p2__2_carry__0_i_10_n_5\,
      I4 => \add_ln477_2_fu_2586_p2__2_carry__0_i_11_n_5\,
      O => \add_ln477_2_fu_2586_p2__2_carry__0_i_1_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry__0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B487"
    )
        port map (
      I0 => trunc_ln61_12_reg_4172(8),
      I1 => \add_ln477_2_fu_2586_p2__2_carry__0_i_19_n_5\,
      I2 => trunc_ln61_12_reg_4172(9),
      I3 => sub_ln477_reg_4167(10),
      O => \add_ln477_2_fu_2586_p2__2_carry__0_i_10_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C93636C636C9C93"
    )
        port map (
      I0 => sub_ln477_1_reg_4178(10),
      I1 => trunc_ln61_13_reg_4183(9),
      I2 => \add_ln477_2_fu_2586_p2__2_carry__0_i_20_n_5\,
      I3 => trunc_ln61_13_reg_4183(8),
      I4 => \add_ln477_2_fu_2586_p2__2_carry__0_i_16_n_5\,
      I5 => \add_ln477_2_fu_2586_p2__2_carry__0_i_17_n_5\,
      O => \add_ln477_2_fu_2586_p2__2_carry__0_i_11_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00107FFFFFEF8000"
    )
        port map (
      I0 => trunc_ln61_12_reg_4172(7),
      I1 => trunc_ln61_12_reg_4172(5),
      I2 => \add_ln477_2_fu_2586_p2__2_carry_i_16_n_5\,
      I3 => trunc_ln61_12_reg_4172(6),
      I4 => sub_ln477_reg_4167(10),
      I5 => trunc_ln61_12_reg_4172(8),
      O => \add_ln477_2_fu_2586_p2__2_carry__0_i_12_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry__0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry_i_32_n_5\,
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_31_n_5\,
      I2 => \add_ln477_2_fu_2586_p2__2_carry_i_33_n_5\,
      O => \add_ln477_2_fu_2586_p2__2_carry__0_i_13_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry__0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry__0_i_7_n_5\,
      I1 => \add_ln477_2_fu_2586_p2__2_carry__0_i_8_n_5\,
      I2 => \add_ln477_2_fu_2586_p2__2_carry__0_i_9_n_5\,
      O => \add_ln477_2_fu_2586_p2__2_carry__0_i_14_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry__0_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E12D"
    )
        port map (
      I0 => trunc_ln61_13_reg_4183(8),
      I1 => \add_ln477_2_fu_2586_p2__2_carry__0_i_20_n_5\,
      I2 => trunc_ln61_13_reg_4183(9),
      I3 => sub_ln477_1_reg_4178(10),
      O => \add_ln477_2_fu_2586_p2__2_carry__0_i_15_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry__0_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B78"
    )
        port map (
      I0 => trunc_ln61_15_reg_4205(8),
      I1 => \add_ln477_2_fu_2586_p2__2_carry__0_i_21_n_5\,
      I2 => trunc_ln61_15_reg_4205(9),
      I3 => sub_ln477_3_reg_4200(10),
      O => \add_ln477_2_fu_2586_p2__2_carry__0_i_16_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry__0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFEF7FFF8000"
    )
        port map (
      I0 => trunc_ln61_14_reg_4194(8),
      I1 => trunc_ln61_14_reg_4194(6),
      I2 => \add_ln477_2_fu_2586_p2__2_carry__0_i_18_n_5\,
      I3 => trunc_ln61_14_reg_4194(7),
      I4 => trunc_ln61_14_reg_4194(9),
      I5 => sub_ln477_2_reg_4189(10),
      O => \add_ln477_2_fu_2586_p2__2_carry__0_i_17_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry__0_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0480"
    )
        port map (
      I0 => trunc_ln61_14_reg_4194(4),
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_49_n_5\,
      I2 => trunc_ln61_14_reg_4194(5),
      I3 => sub_ln477_2_reg_4189(10),
      O => \add_ln477_2_fu_2586_p2__2_carry__0_i_18_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry__0_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048000"
    )
        port map (
      I0 => trunc_ln61_12_reg_4172(6),
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_16_n_5\,
      I2 => trunc_ln61_12_reg_4172(5),
      I3 => trunc_ln61_12_reg_4172(7),
      I4 => sub_ln477_reg_4167(10),
      O => \add_ln477_2_fu_2586_p2__2_carry__0_i_19_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF696900"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry__0_i_8_n_5\,
      I1 => \add_ln477_2_fu_2586_p2__2_carry__0_i_9_n_5\,
      I2 => \add_ln477_2_fu_2586_p2__2_carry__0_i_7_n_5\,
      I3 => \add_ln477_2_fu_2586_p2__2_carry__0_i_12_n_5\,
      I4 => \add_ln477_2_fu_2586_p2__2_carry__0_i_13_n_5\,
      O => \add_ln477_2_fu_2586_p2__2_carry__0_i_2_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry__0_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEDFFF"
    )
        port map (
      I0 => trunc_ln61_13_reg_4183(6),
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_50_n_5\,
      I2 => trunc_ln61_13_reg_4183(5),
      I3 => trunc_ln61_13_reg_4183(7),
      I4 => sub_ln477_1_reg_4178(10),
      O => \add_ln477_2_fu_2586_p2__2_carry__0_i_20_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry__0_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048000"
    )
        port map (
      I0 => trunc_ln61_15_reg_4205(6),
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_39_n_5\,
      I2 => trunc_ln61_15_reg_4205(5),
      I3 => trunc_ln61_15_reg_4205(7),
      I4 => sub_ln477_3_reg_4200(10),
      O => \add_ln477_2_fu_2586_p2__2_carry__0_i_21_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF0069"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry_i_31_n_5\,
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_32_n_5\,
      I2 => \add_ln477_2_fu_2586_p2__2_carry_i_33_n_5\,
      I3 => \add_ln477_2_fu_2586_p2__2_carry_i_34_n_5\,
      I4 => \add_ln477_2_fu_2586_p2__2_carry_i_35_n_5\,
      O => \add_ln477_2_fu_2586_p2__2_carry__0_i_3_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4D42BD42BD42B2B"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry__0_i_14_n_5\,
      I1 => \add_ln477_2_fu_2586_p2__2_carry__0_i_10_n_5\,
      I2 => \add_ln477_2_fu_2586_p2__2_carry__0_i_11_n_5\,
      I3 => \add_ln477_2_fu_2586_p2__2_carry__0_i_15_n_5\,
      I4 => \add_ln477_2_fu_2586_p2__2_carry__0_i_16_n_5\,
      I5 => \add_ln477_2_fu_2586_p2__2_carry__0_i_17_n_5\,
      O => \add_ln477_2_fu_2586_p2__2_carry__0_i_4_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"718E8E718E71718E"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry__0_i_7_n_5\,
      I1 => \add_ln477_2_fu_2586_p2__2_carry__0_i_8_n_5\,
      I2 => \add_ln477_2_fu_2586_p2__2_carry__0_i_9_n_5\,
      I3 => \add_ln477_2_fu_2586_p2__2_carry__0_i_2_n_5\,
      I4 => \add_ln477_2_fu_2586_p2__2_carry__0_i_10_n_5\,
      I5 => \add_ln477_2_fu_2586_p2__2_carry__0_i_11_n_5\,
      O => \add_ln477_2_fu_2586_p2__2_carry__0_i_5_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry__0_i_8_n_5\,
      I1 => \add_ln477_2_fu_2586_p2__2_carry__0_i_9_n_5\,
      I2 => \add_ln477_2_fu_2586_p2__2_carry__0_i_7_n_5\,
      I3 => \add_ln477_2_fu_2586_p2__2_carry__0_i_3_n_5\,
      I4 => \add_ln477_2_fu_2586_p2__2_carry__0_i_12_n_5\,
      I5 => \add_ln477_2_fu_2586_p2__2_carry__0_i_13_n_5\,
      O => \add_ln477_2_fu_2586_p2__2_carry__0_i_6_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00107FFFFFEF8000"
    )
        port map (
      I0 => trunc_ln61_15_reg_4205(7),
      I1 => trunc_ln61_15_reg_4205(5),
      I2 => \add_ln477_2_fu_2586_p2__2_carry_i_39_n_5\,
      I3 => trunc_ln61_15_reg_4205(6),
      I4 => sub_ln477_3_reg_4200(10),
      I5 => trunc_ln61_15_reg_4205(8),
      O => \add_ln477_2_fu_2586_p2__2_carry__0_i_7_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"047FFB80"
    )
        port map (
      I0 => trunc_ln61_14_reg_4194(7),
      I1 => \add_ln477_2_fu_2586_p2__2_carry__0_i_18_n_5\,
      I2 => trunc_ln61_14_reg_4194(6),
      I3 => sub_ln477_2_reg_4189(10),
      I4 => trunc_ln61_14_reg_4194(8),
      O => \add_ln477_2_fu_2586_p2__2_carry__0_i_8_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE08000001F7FF"
    )
        port map (
      I0 => trunc_ln61_13_reg_4183(7),
      I1 => trunc_ln61_13_reg_4183(5),
      I2 => \add_ln477_2_fu_2586_p2__2_carry_i_50_n_5\,
      I3 => trunc_ln61_13_reg_4183(6),
      I4 => sub_ln477_1_reg_4178(10),
      I5 => trunc_ln61_13_reg_4183(8),
      O => \add_ln477_2_fu_2586_p2__2_carry__0_i_9_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004B784B78FFFF"
    )
        port map (
      I0 => trunc_ln61_12_reg_4172(5),
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_16_n_5\,
      I2 => trunc_ln61_12_reg_4172(6),
      I3 => sub_ln477_reg_4167(10),
      I4 => \add_ln477_2_fu_2586_p2__2_carry_i_17_n_5\,
      I5 => \add_ln477_2_fu_2586_p2__2_carry_i_18_n_5\,
      O => \add_ln477_2_fu_2586_p2__2_carry_i_1_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry_i_3_n_5\,
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_19_n_5\,
      I2 => \add_ln477_2_fu_2586_p2__2_carry_i_20_n_5\,
      I3 => \add_ln477_2_fu_2586_p2__2_carry_i_16_n_5\,
      I4 => trunc_ln61_12_reg_4172(5),
      I5 => sub_ln477_reg_4167(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_10_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81717E817E8E817"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry_i_21_n_5\,
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_22_n_5\,
      I2 => \add_ln477_2_fu_2586_p2__2_carry_i_23_n_5\,
      I3 => \add_ln477_2_fu_2586_p2__2_carry_i_4_n_5\,
      I4 => \add_ln477_2_fu_2586_p2__2_carry_i_24_n_5\,
      I5 => \add_ln477_2_fu_2586_p2__2_carry_i_25_n_5\,
      O => \add_ln477_2_fu_2586_p2__2_carry_i_11_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry_i_23_n_5\,
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_22_n_5\,
      I2 => \add_ln477_2_fu_2586_p2__2_carry_i_21_n_5\,
      I3 => \add_ln477_2_fu_2586_p2__2_carry_i_5_n_5\,
      I4 => \add_ln477_2_fu_2586_p2__2_carry_i_27_n_5\,
      I5 => \add_ln477_2_fu_2586_p2__2_carry_i_26_n_5\,
      O => \add_ln477_2_fu_2586_p2__2_carry_i_12_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9666AAAA"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry_i_6_n_5\,
      I1 => trunc_ln61_12_reg_4172(1),
      I2 => trunc_ln61_12_reg_4172(0),
      I3 => sub_ln477_reg_4167(10),
      I4 => \add_ln477_2_fu_2586_p2__2_carry_i_30_n_5\,
      O => \add_ln477_2_fu_2586_p2__2_carry_i_13_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry_i_7_n_5\,
      I1 => trunc_ln61_14_reg_4194(0),
      I2 => trunc_ln61_13_reg_4183(0),
      I3 => trunc_ln61_15_reg_4205(0),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_14_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln61_13_reg_4183(0),
      I1 => trunc_ln61_14_reg_4194(0),
      I2 => trunc_ln61_15_reg_4205(0),
      I3 => trunc_ln61_12_reg_4172(0),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_15_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => trunc_ln61_12_reg_4172(3),
      I1 => trunc_ln61_12_reg_4172(2),
      I2 => trunc_ln61_12_reg_4172(0),
      I3 => trunc_ln61_12_reg_4172(1),
      I4 => trunc_ln61_12_reg_4172(4),
      I5 => sub_ln477_reg_4167(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_16_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17717117"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry_i_37_n_5\,
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_38_n_5\,
      I2 => \add_ln477_2_fu_2586_p2__2_carry_i_39_n_5\,
      I3 => trunc_ln61_15_reg_4205(5),
      I4 => sub_ln477_3_reg_4200(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_17_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6699699699666996"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry_i_40_n_5\,
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_41_n_5\,
      I2 => sub_ln477_3_reg_4200(10),
      I3 => trunc_ln61_15_reg_4205(6),
      I4 => \add_ln477_2_fu_2586_p2__2_carry_i_39_n_5\,
      I5 => trunc_ln61_15_reg_4205(5),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_18_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry_i_42_n_5\,
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_43_n_5\,
      I2 => \add_ln477_2_fu_2586_p2__2_carry_i_44_n_5\,
      O => \add_ln477_2_fu_2586_p2__2_carry_i_19_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D77D4114"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry_i_19_n_5\,
      I1 => sub_ln477_reg_4167(10),
      I2 => trunc_ln61_12_reg_4172(5),
      I3 => \add_ln477_2_fu_2586_p2__2_carry_i_16_n_5\,
      I4 => \add_ln477_2_fu_2586_p2__2_carry_i_20_n_5\,
      O => \add_ln477_2_fu_2586_p2__2_carry_i_2_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry_i_38_n_5\,
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_37_n_5\,
      I2 => sub_ln477_3_reg_4200(10),
      I3 => trunc_ln61_15_reg_4205(5),
      I4 => \add_ln477_2_fu_2586_p2__2_carry_i_39_n_5\,
      O => \add_ln477_2_fu_2586_p2__2_carry_i_20_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => trunc_ln61_15_reg_4205(0),
      I1 => trunc_ln61_15_reg_4205(1),
      I2 => trunc_ln61_15_reg_4205(2),
      I3 => trunc_ln61_15_reg_4205(3),
      I4 => sub_ln477_3_reg_4200(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_21_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => trunc_ln61_13_reg_4183(0),
      I1 => trunc_ln61_13_reg_4183(1),
      I2 => trunc_ln61_13_reg_4183(2),
      I3 => trunc_ln61_13_reg_4183(3),
      I4 => sub_ln477_1_reg_4178(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_22_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3337CCC8"
    )
        port map (
      I0 => trunc_ln61_14_reg_4194(2),
      I1 => sub_ln477_2_reg_4189(10),
      I2 => trunc_ln61_14_reg_4194(1),
      I3 => trunc_ln61_14_reg_4194(0),
      I4 => trunc_ln61_14_reg_4194(3),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_23_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFEFFFF0000"
    )
        port map (
      I0 => trunc_ln61_12_reg_4172(3),
      I1 => trunc_ln61_12_reg_4172(2),
      I2 => trunc_ln61_12_reg_4172(0),
      I3 => trunc_ln61_12_reg_4172(1),
      I4 => trunc_ln61_12_reg_4172(4),
      I5 => sub_ln477_reg_4167(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_24_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry_i_44_n_5\,
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_43_n_5\,
      I2 => \add_ln477_2_fu_2586_p2__2_carry_i_42_n_5\,
      O => \add_ln477_2_fu_2586_p2__2_carry_i_25_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => trunc_ln61_12_reg_4172(1),
      I1 => trunc_ln61_12_reg_4172(0),
      I2 => trunc_ln61_12_reg_4172(2),
      I3 => trunc_ln61_12_reg_4172(3),
      I4 => sub_ln477_reg_4167(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_26_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E10FE10FFFFF"
    )
        port map (
      I0 => trunc_ln61_15_reg_4205(1),
      I1 => trunc_ln61_15_reg_4205(0),
      I2 => trunc_ln61_15_reg_4205(2),
      I3 => sub_ln477_3_reg_4200(10),
      I4 => \add_ln477_2_fu_2586_p2__2_carry_i_45_n_5\,
      I5 => \add_ln477_2_fu_2586_p2__2_carry_i_46_n_5\,
      O => \add_ln477_2_fu_2586_p2__2_carry_i_27_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696699"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry_i_46_n_5\,
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_45_n_5\,
      I2 => sub_ln477_3_reg_4200(10),
      I3 => trunc_ln61_15_reg_4205(2),
      I4 => trunc_ln61_15_reg_4205(0),
      I5 => trunc_ln61_15_reg_4205(1),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_28_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8EE8EE88"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry_i_47_n_5\,
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_48_n_5\,
      I2 => trunc_ln61_14_reg_4194(0),
      I3 => trunc_ln61_14_reg_4194(1),
      I4 => sub_ln477_2_reg_4189(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_29_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E800FFE8"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry_i_21_n_5\,
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_22_n_5\,
      I2 => \add_ln477_2_fu_2586_p2__2_carry_i_23_n_5\,
      I3 => \add_ln477_2_fu_2586_p2__2_carry_i_24_n_5\,
      I4 => \add_ln477_2_fu_2586_p2__2_carry_i_25_n_5\,
      O => \add_ln477_2_fu_2586_p2__2_carry_i_3_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6C93936C"
    )
        port map (
      I0 => sub_ln477_2_reg_4189(10),
      I1 => trunc_ln61_14_reg_4194(1),
      I2 => trunc_ln61_14_reg_4194(0),
      I3 => \add_ln477_2_fu_2586_p2__2_carry_i_48_n_5\,
      I4 => \add_ln477_2_fu_2586_p2__2_carry_i_47_n_5\,
      O => \add_ln477_2_fu_2586_p2__2_carry_i_30_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFEF7FFF8000"
    )
        port map (
      I0 => trunc_ln61_14_reg_4194(6),
      I1 => trunc_ln61_14_reg_4194(4),
      I2 => \add_ln477_2_fu_2586_p2__2_carry_i_49_n_5\,
      I3 => trunc_ln61_14_reg_4194(5),
      I4 => trunc_ln61_14_reg_4194(7),
      I5 => sub_ln477_2_reg_4189(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_31_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0120DF"
    )
        port map (
      I0 => trunc_ln61_13_reg_4183(6),
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_50_n_5\,
      I2 => trunc_ln61_13_reg_4183(5),
      I3 => trunc_ln61_13_reg_4183(7),
      I4 => sub_ln477_1_reg_4178(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_32_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FB7F80"
    )
        port map (
      I0 => trunc_ln61_15_reg_4205(6),
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_39_n_5\,
      I2 => trunc_ln61_15_reg_4205(5),
      I3 => trunc_ln61_15_reg_4205(7),
      I4 => sub_ln477_3_reg_4200(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_33_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB04807F"
    )
        port map (
      I0 => trunc_ln61_12_reg_4172(6),
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_16_n_5\,
      I2 => trunc_ln61_12_reg_4172(5),
      I3 => trunc_ln61_12_reg_4172(7),
      I4 => sub_ln477_reg_4167(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_34_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D44D4DD4DDDD444"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry_i_41_n_5\,
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_40_n_5\,
      I2 => trunc_ln61_15_reg_4205(5),
      I3 => \add_ln477_2_fu_2586_p2__2_carry_i_39_n_5\,
      I4 => trunc_ln61_15_reg_4205(6),
      I5 => sub_ln477_3_reg_4200(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_35_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B78"
    )
        port map (
      I0 => trunc_ln61_12_reg_4172(5),
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_16_n_5\,
      I2 => trunc_ln61_12_reg_4172(6),
      I3 => sub_ln477_reg_4167(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_36_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry_i_50_n_5\,
      I1 => trunc_ln61_13_reg_4183(5),
      I2 => sub_ln477_1_reg_4178(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_37_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"27D8"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry_i_49_n_5\,
      I1 => trunc_ln61_14_reg_4194(4),
      I2 => sub_ln477_2_reg_4189(10),
      I3 => trunc_ln61_14_reg_4194(5),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_38_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => trunc_ln61_15_reg_4205(3),
      I1 => trunc_ln61_15_reg_4205(2),
      I2 => trunc_ln61_15_reg_4205(1),
      I3 => trunc_ln61_15_reg_4205(0),
      I4 => trunc_ln61_15_reg_4205(4),
      I5 => sub_ln477_3_reg_4200(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_39_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9600FF96"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry_i_23_n_5\,
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_22_n_5\,
      I2 => \add_ln477_2_fu_2586_p2__2_carry_i_21_n_5\,
      I3 => \add_ln477_2_fu_2586_p2__2_carry_i_26_n_5\,
      I4 => \add_ln477_2_fu_2586_p2__2_carry_i_27_n_5\,
      O => \add_ln477_2_fu_2586_p2__2_carry_i_4_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FB7F80"
    )
        port map (
      I0 => trunc_ln61_14_reg_4194(5),
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_49_n_5\,
      I2 => trunc_ln61_14_reg_4194(4),
      I3 => trunc_ln61_14_reg_4194(6),
      I4 => sub_ln477_2_reg_4189(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_40_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E12D"
    )
        port map (
      I0 => trunc_ln61_13_reg_4183(5),
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_50_n_5\,
      I2 => trunc_ln61_13_reg_4183(6),
      I3 => sub_ln477_1_reg_4178(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_41_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFEFFFF0000"
    )
        port map (
      I0 => trunc_ln61_15_reg_4205(3),
      I1 => trunc_ln61_15_reg_4205(2),
      I2 => trunc_ln61_15_reg_4205(1),
      I3 => trunc_ln61_15_reg_4205(0),
      I4 => trunc_ln61_15_reg_4205(4),
      I5 => sub_ln477_3_reg_4200(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_42_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFEFFFF0000"
    )
        port map (
      I0 => trunc_ln61_13_reg_4183(3),
      I1 => trunc_ln61_13_reg_4183(2),
      I2 => trunc_ln61_13_reg_4183(1),
      I3 => trunc_ln61_13_reg_4183(0),
      I4 => trunc_ln61_13_reg_4183(4),
      I5 => sub_ln477_1_reg_4178(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_43_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFEFFFF0000"
    )
        port map (
      I0 => trunc_ln61_14_reg_4194(3),
      I1 => trunc_ln61_14_reg_4194(2),
      I2 => trunc_ln61_14_reg_4194(1),
      I3 => trunc_ln61_14_reg_4194(0),
      I4 => trunc_ln61_14_reg_4194(4),
      I5 => sub_ln477_2_reg_4189(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_44_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EF0"
    )
        port map (
      I0 => trunc_ln61_13_reg_4183(1),
      I1 => trunc_ln61_13_reg_4183(0),
      I2 => trunc_ln61_13_reg_4183(2),
      I3 => sub_ln477_1_reg_4178(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_45_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EF0"
    )
        port map (
      I0 => trunc_ln61_14_reg_4194(1),
      I1 => trunc_ln61_14_reg_4194(0),
      I2 => trunc_ln61_14_reg_4194(2),
      I3 => sub_ln477_2_reg_4189(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_46_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6C"
    )
        port map (
      I0 => trunc_ln61_13_reg_4183(0),
      I1 => trunc_ln61_13_reg_4183(1),
      I2 => sub_ln477_1_reg_4178(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_47_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6C"
    )
        port map (
      I0 => trunc_ln61_15_reg_4205(0),
      I1 => trunc_ln61_15_reg_4205(1),
      I2 => sub_ln477_3_reg_4200(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_48_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => trunc_ln61_14_reg_4194(0),
      I1 => trunc_ln61_14_reg_4194(1),
      I2 => trunc_ln61_14_reg_4194(2),
      I3 => trunc_ln61_14_reg_4194(3),
      I4 => sub_ln477_2_reg_4189(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_49_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D7D7DF514141450"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry_i_28_n_5\,
      I1 => sub_ln477_reg_4167(10),
      I2 => trunc_ln61_12_reg_4172(2),
      I3 => trunc_ln61_12_reg_4172(1),
      I4 => trunc_ln61_12_reg_4172(0),
      I5 => \add_ln477_2_fu_2586_p2__2_carry_i_29_n_5\,
      O => \add_ln477_2_fu_2586_p2__2_carry_i_5_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => trunc_ln61_13_reg_4183(3),
      I1 => trunc_ln61_13_reg_4183(2),
      I2 => trunc_ln61_13_reg_4183(1),
      I3 => trunc_ln61_13_reg_4183(0),
      I4 => trunc_ln61_13_reg_4183(4),
      I5 => sub_ln477_1_reg_4178(10),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_50_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696699"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry_i_29_n_5\,
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_28_n_5\,
      I2 => sub_ln477_reg_4167(10),
      I3 => trunc_ln61_12_reg_4172(2),
      I4 => trunc_ln61_12_reg_4172(1),
      I5 => trunc_ln61_12_reg_4172(0),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_6_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry_i_30_n_5\,
      I1 => sub_ln477_reg_4167(10),
      I2 => trunc_ln61_12_reg_4172(0),
      I3 => trunc_ln61_12_reg_4172(1),
      O => \add_ln477_2_fu_2586_p2__2_carry_i_7_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry_i_31_n_5\,
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_32_n_5\,
      I2 => \add_ln477_2_fu_2586_p2__2_carry_i_33_n_5\,
      I3 => \add_ln477_2_fu_2586_p2__2_carry_i_1_n_5\,
      I4 => \add_ln477_2_fu_2586_p2__2_carry_i_34_n_5\,
      I5 => \add_ln477_2_fu_2586_p2__2_carry_i_35_n_5\,
      O => \add_ln477_2_fu_2586_p2__2_carry_i_8_n_5\
    );
\add_ln477_2_fu_2586_p2__2_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln477_2_fu_2586_p2__2_carry_i_2_n_5\,
      I1 => \add_ln477_2_fu_2586_p2__2_carry_i_17_n_5\,
      I2 => \add_ln477_2_fu_2586_p2__2_carry_i_36_n_5\,
      I3 => \add_ln477_2_fu_2586_p2__2_carry_i_18_n_5\,
      O => \add_ln477_2_fu_2586_p2__2_carry_i_9_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln478_2_fu_2714_p2__2_carry_n_5\,
      CO(6) => \add_ln478_2_fu_2714_p2__2_carry_n_6\,
      CO(5) => \add_ln478_2_fu_2714_p2__2_carry_n_7\,
      CO(4) => \add_ln478_2_fu_2714_p2__2_carry_n_8\,
      CO(3) => \add_ln478_2_fu_2714_p2__2_carry_n_9\,
      CO(2) => \add_ln478_2_fu_2714_p2__2_carry_n_10\,
      CO(1) => \add_ln478_2_fu_2714_p2__2_carry_n_11\,
      CO(0) => \add_ln478_2_fu_2714_p2__2_carry_n_12\,
      DI(7) => \add_ln478_2_fu_2714_p2__2_carry_i_1_n_5\,
      DI(6) => \add_ln478_2_fu_2714_p2__2_carry_i_2_n_5\,
      DI(5) => \add_ln478_2_fu_2714_p2__2_carry_i_3_n_5\,
      DI(4) => \add_ln478_2_fu_2714_p2__2_carry_i_4_n_5\,
      DI(3) => \add_ln478_2_fu_2714_p2__2_carry_i_5_n_5\,
      DI(2) => \add_ln478_2_fu_2714_p2__2_carry_i_6_n_5\,
      DI(1) => \add_ln478_2_fu_2714_p2__2_carry_i_7_n_5\,
      DI(0) => trunc_ln61_16_reg_4216(0),
      O(7 downto 1) => add_ln478_2_fu_2714_p2(7 downto 1),
      O(0) => \NLW_add_ln478_2_fu_2714_p2__2_carry_O_UNCONNECTED\(0),
      S(7) => \add_ln478_2_fu_2714_p2__2_carry_i_8_n_5\,
      S(6) => \add_ln478_2_fu_2714_p2__2_carry_i_9_n_5\,
      S(5) => \add_ln478_2_fu_2714_p2__2_carry_i_10_n_5\,
      S(4) => \add_ln478_2_fu_2714_p2__2_carry_i_11_n_5\,
      S(3) => \add_ln478_2_fu_2714_p2__2_carry_i_12_n_5\,
      S(2) => \add_ln478_2_fu_2714_p2__2_carry_i_13_n_5\,
      S(1) => \add_ln478_2_fu_2714_p2__2_carry_i_14_n_5\,
      S(0) => \add_ln478_2_fu_2714_p2__2_carry_i_15_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln478_2_fu_2714_p2__2_carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 4) => \NLW_add_ln478_2_fu_2714_p2__2_carry__0_CO_UNCONNECTED\(7 downto 4),
      CO(3) => add_ln478_2_fu_2714_p2(11),
      CO(2) => \NLW_add_ln478_2_fu_2714_p2__2_carry__0_CO_UNCONNECTED\(2),
      CO(1) => \add_ln478_2_fu_2714_p2__2_carry__0_n_11\,
      CO(0) => \add_ln478_2_fu_2714_p2__2_carry__0_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => \add_ln478_2_fu_2714_p2__2_carry__0_i_1_n_5\,
      DI(1) => \add_ln478_2_fu_2714_p2__2_carry__0_i_2_n_5\,
      DI(0) => \add_ln478_2_fu_2714_p2__2_carry__0_i_3_n_5\,
      O(7 downto 3) => \NLW_add_ln478_2_fu_2714_p2__2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => add_ln478_2_fu_2714_p2(10 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \add_ln478_2_fu_2714_p2__2_carry__0_i_4_n_5\,
      S(1) => \add_ln478_2_fu_2714_p2__2_carry__0_i_5_n_5\,
      S(0) => \add_ln478_2_fu_2714_p2__2_carry__0_i_6_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry__0_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"008E8EFF"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry__0_i_7_n_5\,
      I1 => \add_ln478_2_fu_2714_p2__2_carry__0_i_8_n_5\,
      I2 => \add_ln478_2_fu_2714_p2__2_carry__0_i_9_n_5\,
      I3 => \add_ln478_2_fu_2714_p2__2_carry__0_i_10_n_5\,
      I4 => \add_ln478_2_fu_2714_p2__2_carry__0_i_11_n_5\,
      O => \add_ln478_2_fu_2714_p2__2_carry__0_i_1_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry__0_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B487"
    )
        port map (
      I0 => trunc_ln61_16_reg_4216(8),
      I1 => \add_ln478_2_fu_2714_p2__2_carry__0_i_19_n_5\,
      I2 => trunc_ln61_16_reg_4216(9),
      I3 => sub_ln478_reg_4211(10),
      O => \add_ln478_2_fu_2714_p2__2_carry__0_i_10_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry__0_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9C93636C636C9C93"
    )
        port map (
      I0 => p_0_in1_in,
      I1 => trunc_ln61_17_reg_4227(9),
      I2 => \add_ln478_2_fu_2714_p2__2_carry__0_i_20_n_5\,
      I3 => trunc_ln61_17_reg_4227(8),
      I4 => \add_ln478_2_fu_2714_p2__2_carry__0_i_16_n_5\,
      I5 => \add_ln478_2_fu_2714_p2__2_carry__0_i_17_n_5\,
      O => \add_ln478_2_fu_2714_p2__2_carry__0_i_11_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry__0_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00107FFFFFEF8000"
    )
        port map (
      I0 => trunc_ln61_16_reg_4216(7),
      I1 => trunc_ln61_16_reg_4216(5),
      I2 => \add_ln478_2_fu_2714_p2__2_carry_i_16_n_5\,
      I3 => trunc_ln61_16_reg_4216(6),
      I4 => sub_ln478_reg_4211(10),
      I5 => trunc_ln61_16_reg_4216(8),
      O => \add_ln478_2_fu_2714_p2__2_carry__0_i_12_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry__0_i_13\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D4"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry_i_32_n_5\,
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_31_n_5\,
      I2 => \add_ln478_2_fu_2714_p2__2_carry_i_33_n_5\,
      O => \add_ln478_2_fu_2714_p2__2_carry__0_i_13_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry__0_i_14\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8E"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry__0_i_7_n_5\,
      I1 => \add_ln478_2_fu_2714_p2__2_carry__0_i_8_n_5\,
      I2 => \add_ln478_2_fu_2714_p2__2_carry__0_i_9_n_5\,
      O => \add_ln478_2_fu_2714_p2__2_carry__0_i_14_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry__0_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E12D"
    )
        port map (
      I0 => trunc_ln61_17_reg_4227(8),
      I1 => \add_ln478_2_fu_2714_p2__2_carry__0_i_20_n_5\,
      I2 => trunc_ln61_17_reg_4227(9),
      I3 => p_0_in1_in,
      O => \add_ln478_2_fu_2714_p2__2_carry__0_i_15_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry__0_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B78"
    )
        port map (
      I0 => trunc_ln61_19_reg_4249(8),
      I1 => \add_ln478_2_fu_2714_p2__2_carry__0_i_21_n_5\,
      I2 => trunc_ln61_19_reg_4249(9),
      I3 => sub_ln478_3_reg_4244(10),
      O => \add_ln478_2_fu_2714_p2__2_carry__0_i_16_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry__0_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFEF7FFF8000"
    )
        port map (
      I0 => trunc_ln61_18_reg_4238(8),
      I1 => trunc_ln61_18_reg_4238(6),
      I2 => \add_ln478_2_fu_2714_p2__2_carry__0_i_18_n_5\,
      I3 => trunc_ln61_18_reg_4238(7),
      I4 => trunc_ln61_18_reg_4238(9),
      I5 => sub_ln478_2_reg_4233(10),
      O => \add_ln478_2_fu_2714_p2__2_carry__0_i_17_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry__0_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0480"
    )
        port map (
      I0 => trunc_ln61_18_reg_4238(4),
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_49_n_5\,
      I2 => trunc_ln61_18_reg_4238(5),
      I3 => sub_ln478_2_reg_4233(10),
      O => \add_ln478_2_fu_2714_p2__2_carry__0_i_18_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry__0_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048000"
    )
        port map (
      I0 => trunc_ln61_16_reg_4216(6),
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_16_n_5\,
      I2 => trunc_ln61_16_reg_4216(5),
      I3 => trunc_ln61_16_reg_4216(7),
      I4 => sub_ln478_reg_4211(10),
      O => \add_ln478_2_fu_2714_p2__2_carry__0_i_19_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry__0_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF696900"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry__0_i_8_n_5\,
      I1 => \add_ln478_2_fu_2714_p2__2_carry__0_i_9_n_5\,
      I2 => \add_ln478_2_fu_2714_p2__2_carry__0_i_7_n_5\,
      I3 => \add_ln478_2_fu_2714_p2__2_carry__0_i_12_n_5\,
      I4 => \add_ln478_2_fu_2714_p2__2_carry__0_i_13_n_5\,
      O => \add_ln478_2_fu_2714_p2__2_carry__0_i_2_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry__0_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEDFFF"
    )
        port map (
      I0 => trunc_ln61_17_reg_4227(6),
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_50_n_5\,
      I2 => trunc_ln61_17_reg_4227(5),
      I3 => trunc_ln61_17_reg_4227(7),
      I4 => p_0_in1_in,
      O => \add_ln478_2_fu_2714_p2__2_carry__0_i_20_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry__0_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00048000"
    )
        port map (
      I0 => trunc_ln61_19_reg_4249(6),
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_39_n_5\,
      I2 => trunc_ln61_19_reg_4249(5),
      I3 => trunc_ln61_19_reg_4249(7),
      I4 => sub_ln478_3_reg_4244(10),
      O => \add_ln478_2_fu_2714_p2__2_carry__0_i_21_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry__0_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69FF0069"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry_i_31_n_5\,
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_32_n_5\,
      I2 => \add_ln478_2_fu_2714_p2__2_carry_i_33_n_5\,
      I3 => \add_ln478_2_fu_2714_p2__2_carry_i_34_n_5\,
      I4 => \add_ln478_2_fu_2714_p2__2_carry_i_35_n_5\,
      O => \add_ln478_2_fu_2714_p2__2_carry__0_i_3_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry__0_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D4D42BD42BD42B2B"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry__0_i_14_n_5\,
      I1 => \add_ln478_2_fu_2714_p2__2_carry__0_i_10_n_5\,
      I2 => \add_ln478_2_fu_2714_p2__2_carry__0_i_11_n_5\,
      I3 => \add_ln478_2_fu_2714_p2__2_carry__0_i_15_n_5\,
      I4 => \add_ln478_2_fu_2714_p2__2_carry__0_i_16_n_5\,
      I5 => \add_ln478_2_fu_2714_p2__2_carry__0_i_17_n_5\,
      O => \add_ln478_2_fu_2714_p2__2_carry__0_i_4_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry__0_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"718E8E718E71718E"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry__0_i_7_n_5\,
      I1 => \add_ln478_2_fu_2714_p2__2_carry__0_i_8_n_5\,
      I2 => \add_ln478_2_fu_2714_p2__2_carry__0_i_9_n_5\,
      I3 => \add_ln478_2_fu_2714_p2__2_carry__0_i_2_n_5\,
      I4 => \add_ln478_2_fu_2714_p2__2_carry__0_i_10_n_5\,
      I5 => \add_ln478_2_fu_2714_p2__2_carry__0_i_11_n_5\,
      O => \add_ln478_2_fu_2714_p2__2_carry__0_i_5_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry__0_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry__0_i_8_n_5\,
      I1 => \add_ln478_2_fu_2714_p2__2_carry__0_i_9_n_5\,
      I2 => \add_ln478_2_fu_2714_p2__2_carry__0_i_7_n_5\,
      I3 => \add_ln478_2_fu_2714_p2__2_carry__0_i_3_n_5\,
      I4 => \add_ln478_2_fu_2714_p2__2_carry__0_i_12_n_5\,
      I5 => \add_ln478_2_fu_2714_p2__2_carry__0_i_13_n_5\,
      O => \add_ln478_2_fu_2714_p2__2_carry__0_i_6_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry__0_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00107FFFFFEF8000"
    )
        port map (
      I0 => trunc_ln61_19_reg_4249(7),
      I1 => trunc_ln61_19_reg_4249(5),
      I2 => \add_ln478_2_fu_2714_p2__2_carry_i_39_n_5\,
      I3 => trunc_ln61_19_reg_4249(6),
      I4 => sub_ln478_3_reg_4244(10),
      I5 => trunc_ln61_19_reg_4249(8),
      O => \add_ln478_2_fu_2714_p2__2_carry__0_i_7_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry__0_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"047FFB80"
    )
        port map (
      I0 => trunc_ln61_18_reg_4238(7),
      I1 => \add_ln478_2_fu_2714_p2__2_carry__0_i_18_n_5\,
      I2 => trunc_ln61_18_reg_4238(6),
      I3 => sub_ln478_2_reg_4233(10),
      I4 => trunc_ln61_18_reg_4238(8),
      O => \add_ln478_2_fu_2714_p2__2_carry__0_i_8_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry__0_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE08000001F7FF"
    )
        port map (
      I0 => trunc_ln61_17_reg_4227(7),
      I1 => trunc_ln61_17_reg_4227(5),
      I2 => \add_ln478_2_fu_2714_p2__2_carry_i_50_n_5\,
      I3 => trunc_ln61_17_reg_4227(6),
      I4 => p_0_in1_in,
      I5 => trunc_ln61_17_reg_4227(8),
      O => \add_ln478_2_fu_2714_p2__2_carry__0_i_9_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00004B784B78FFFF"
    )
        port map (
      I0 => trunc_ln61_16_reg_4216(5),
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_16_n_5\,
      I2 => trunc_ln61_16_reg_4216(6),
      I3 => sub_ln478_reg_4211(10),
      I4 => \add_ln478_2_fu_2714_p2__2_carry_i_17_n_5\,
      I5 => \add_ln478_2_fu_2714_p2__2_carry_i_18_n_5\,
      O => \add_ln478_2_fu_2714_p2__2_carry_i_1_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry_i_3_n_5\,
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_19_n_5\,
      I2 => \add_ln478_2_fu_2714_p2__2_carry_i_20_n_5\,
      I3 => \add_ln478_2_fu_2714_p2__2_carry_i_16_n_5\,
      I4 => trunc_ln61_16_reg_4216(5),
      I5 => sub_ln478_reg_4211(10),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_10_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E81717E817E8E817"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry_i_21_n_5\,
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_22_n_5\,
      I2 => \add_ln478_2_fu_2714_p2__2_carry_i_23_n_5\,
      I3 => \add_ln478_2_fu_2714_p2__2_carry_i_4_n_5\,
      I4 => \add_ln478_2_fu_2714_p2__2_carry_i_24_n_5\,
      I5 => \add_ln478_2_fu_2714_p2__2_carry_i_25_n_5\,
      O => \add_ln478_2_fu_2714_p2__2_carry_i_11_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry_i_23_n_5\,
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_22_n_5\,
      I2 => \add_ln478_2_fu_2714_p2__2_carry_i_21_n_5\,
      I3 => \add_ln478_2_fu_2714_p2__2_carry_i_5_n_5\,
      I4 => \add_ln478_2_fu_2714_p2__2_carry_i_27_n_5\,
      I5 => \add_ln478_2_fu_2714_p2__2_carry_i_26_n_5\,
      O => \add_ln478_2_fu_2714_p2__2_carry_i_12_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_13\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9666AAAA"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry_i_6_n_5\,
      I1 => trunc_ln61_16_reg_4216(1),
      I2 => trunc_ln61_16_reg_4216(0),
      I3 => sub_ln478_reg_4211(10),
      I4 => \add_ln478_2_fu_2714_p2__2_carry_i_30_n_5\,
      O => \add_ln478_2_fu_2714_p2__2_carry_i_13_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"566A"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry_i_7_n_5\,
      I1 => trunc_ln61_18_reg_4238(0),
      I2 => trunc_ln61_17_reg_4227(0),
      I3 => trunc_ln61_19_reg_4249(0),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_14_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => trunc_ln61_17_reg_4227(0),
      I1 => trunc_ln61_18_reg_4238(0),
      I2 => trunc_ln61_19_reg_4249(0),
      I3 => trunc_ln61_16_reg_4216(0),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_15_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => trunc_ln61_16_reg_4216(3),
      I1 => trunc_ln61_16_reg_4216(2),
      I2 => trunc_ln61_16_reg_4216(0),
      I3 => trunc_ln61_16_reg_4216(1),
      I4 => trunc_ln61_16_reg_4216(4),
      I5 => sub_ln478_reg_4211(10),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_16_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"17717117"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry_i_37_n_5\,
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_38_n_5\,
      I2 => \add_ln478_2_fu_2714_p2__2_carry_i_39_n_5\,
      I3 => trunc_ln61_19_reg_4249(5),
      I4 => sub_ln478_3_reg_4244(10),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_17_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6699699699666996"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry_i_40_n_5\,
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_41_n_5\,
      I2 => sub_ln478_3_reg_4244(10),
      I3 => trunc_ln61_19_reg_4249(6),
      I4 => \add_ln478_2_fu_2714_p2__2_carry_i_39_n_5\,
      I5 => trunc_ln61_19_reg_4249(5),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_18_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_19\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"17"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry_i_42_n_5\,
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_43_n_5\,
      I2 => \add_ln478_2_fu_2714_p2__2_carry_i_44_n_5\,
      O => \add_ln478_2_fu_2714_p2__2_carry_i_19_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D77D4114"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry_i_19_n_5\,
      I1 => sub_ln478_reg_4211(10),
      I2 => trunc_ln61_16_reg_4216(5),
      I3 => \add_ln478_2_fu_2714_p2__2_carry_i_16_n_5\,
      I4 => \add_ln478_2_fu_2714_p2__2_carry_i_20_n_5\,
      O => \add_ln478_2_fu_2714_p2__2_carry_i_2_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_20\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry_i_38_n_5\,
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_37_n_5\,
      I2 => sub_ln478_3_reg_4244(10),
      I3 => trunc_ln61_19_reg_4249(5),
      I4 => \add_ln478_2_fu_2714_p2__2_carry_i_39_n_5\,
      O => \add_ln478_2_fu_2714_p2__2_carry_i_20_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_21\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => trunc_ln61_19_reg_4249(0),
      I1 => trunc_ln61_19_reg_4249(1),
      I2 => trunc_ln61_19_reg_4249(2),
      I3 => trunc_ln61_19_reg_4249(3),
      I4 => sub_ln478_3_reg_4244(10),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_21_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_22\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => trunc_ln61_17_reg_4227(0),
      I1 => trunc_ln61_17_reg_4227(1),
      I2 => trunc_ln61_17_reg_4227(2),
      I3 => trunc_ln61_17_reg_4227(3),
      I4 => p_0_in1_in,
      O => \add_ln478_2_fu_2714_p2__2_carry_i_22_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_23\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3337CCC8"
    )
        port map (
      I0 => trunc_ln61_18_reg_4238(2),
      I1 => sub_ln478_2_reg_4233(10),
      I2 => trunc_ln61_18_reg_4238(1),
      I3 => trunc_ln61_18_reg_4238(0),
      I4 => trunc_ln61_18_reg_4238(3),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_23_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFEFFFF0000"
    )
        port map (
      I0 => trunc_ln61_16_reg_4216(3),
      I1 => trunc_ln61_16_reg_4216(2),
      I2 => trunc_ln61_16_reg_4216(0),
      I3 => trunc_ln61_16_reg_4216(1),
      I4 => trunc_ln61_16_reg_4216(4),
      I5 => sub_ln478_reg_4211(10),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_24_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_25\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry_i_44_n_5\,
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_43_n_5\,
      I2 => \add_ln478_2_fu_2714_p2__2_carry_i_42_n_5\,
      O => \add_ln478_2_fu_2714_p2__2_carry_i_25_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_26\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FEFF00"
    )
        port map (
      I0 => trunc_ln61_16_reg_4216(1),
      I1 => trunc_ln61_16_reg_4216(0),
      I2 => trunc_ln61_16_reg_4216(2),
      I3 => trunc_ln61_16_reg_4216(3),
      I4 => sub_ln478_reg_4211(10),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_26_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E10FE10FFFFF"
    )
        port map (
      I0 => trunc_ln61_19_reg_4249(1),
      I1 => trunc_ln61_19_reg_4249(0),
      I2 => trunc_ln61_19_reg_4249(2),
      I3 => sub_ln478_3_reg_4244(10),
      I4 => \add_ln478_2_fu_2714_p2__2_carry_i_45_n_5\,
      I5 => \add_ln478_2_fu_2714_p2__2_carry_i_46_n_5\,
      O => \add_ln478_2_fu_2714_p2__2_carry_i_27_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696699"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry_i_46_n_5\,
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_45_n_5\,
      I2 => sub_ln478_3_reg_4244(10),
      I3 => trunc_ln61_19_reg_4249(2),
      I4 => trunc_ln61_19_reg_4249(0),
      I5 => trunc_ln61_19_reg_4249(1),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_28_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_29\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8EE8EE88"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry_i_47_n_5\,
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_48_n_5\,
      I2 => trunc_ln61_18_reg_4238(0),
      I3 => trunc_ln61_18_reg_4238(1),
      I4 => sub_ln478_2_reg_4233(10),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_29_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E800FFE8"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry_i_21_n_5\,
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_22_n_5\,
      I2 => \add_ln478_2_fu_2714_p2__2_carry_i_23_n_5\,
      I3 => \add_ln478_2_fu_2714_p2__2_carry_i_24_n_5\,
      I4 => \add_ln478_2_fu_2714_p2__2_carry_i_25_n_5\,
      O => \add_ln478_2_fu_2714_p2__2_carry_i_3_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_30\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6C93936C"
    )
        port map (
      I0 => sub_ln478_2_reg_4233(10),
      I1 => trunc_ln61_18_reg_4238(1),
      I2 => trunc_ln61_18_reg_4238(0),
      I3 => \add_ln478_2_fu_2714_p2__2_carry_i_48_n_5\,
      I4 => \add_ln478_2_fu_2714_p2__2_carry_i_47_n_5\,
      O => \add_ln478_2_fu_2714_p2__2_carry_i_30_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_31\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFEF7FFF8000"
    )
        port map (
      I0 => trunc_ln61_18_reg_4238(6),
      I1 => trunc_ln61_18_reg_4238(4),
      I2 => \add_ln478_2_fu_2714_p2__2_carry_i_49_n_5\,
      I3 => trunc_ln61_18_reg_4238(5),
      I4 => trunc_ln61_18_reg_4238(7),
      I5 => sub_ln478_2_reg_4233(10),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_31_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_32\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE0120DF"
    )
        port map (
      I0 => trunc_ln61_17_reg_4227(6),
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_50_n_5\,
      I2 => trunc_ln61_17_reg_4227(5),
      I3 => trunc_ln61_17_reg_4227(7),
      I4 => p_0_in1_in,
      O => \add_ln478_2_fu_2714_p2__2_carry_i_32_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_33\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FB7F80"
    )
        port map (
      I0 => trunc_ln61_19_reg_4249(6),
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_39_n_5\,
      I2 => trunc_ln61_19_reg_4249(5),
      I3 => trunc_ln61_19_reg_4249(7),
      I4 => sub_ln478_3_reg_4244(10),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_33_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_34\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FB04807F"
    )
        port map (
      I0 => trunc_ln61_16_reg_4216(6),
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_16_n_5\,
      I2 => trunc_ln61_16_reg_4216(5),
      I3 => trunc_ln61_16_reg_4216(7),
      I4 => sub_ln478_reg_4211(10),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_34_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_35\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4D44D4DD4DDDD444"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry_i_41_n_5\,
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_40_n_5\,
      I2 => trunc_ln61_19_reg_4249(5),
      I3 => \add_ln478_2_fu_2714_p2__2_carry_i_39_n_5\,
      I4 => trunc_ln61_19_reg_4249(6),
      I5 => sub_ln478_3_reg_4244(10),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_35_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_36\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4B78"
    )
        port map (
      I0 => trunc_ln61_16_reg_4216(5),
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_16_n_5\,
      I2 => trunc_ln61_16_reg_4216(6),
      I3 => sub_ln478_reg_4211(10),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_36_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_37\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry_i_50_n_5\,
      I1 => trunc_ln61_17_reg_4227(5),
      I2 => p_0_in1_in,
      O => \add_ln478_2_fu_2714_p2__2_carry_i_37_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_38\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"27D8"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry_i_49_n_5\,
      I1 => trunc_ln61_18_reg_4238(4),
      I2 => sub_ln478_2_reg_4233(10),
      I3 => trunc_ln61_18_reg_4238(5),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_38_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_39\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100000000"
    )
        port map (
      I0 => trunc_ln61_19_reg_4249(3),
      I1 => trunc_ln61_19_reg_4249(2),
      I2 => trunc_ln61_19_reg_4249(1),
      I3 => trunc_ln61_19_reg_4249(0),
      I4 => trunc_ln61_19_reg_4249(4),
      I5 => sub_ln478_3_reg_4244(10),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_39_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"9600FF96"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry_i_23_n_5\,
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_22_n_5\,
      I2 => \add_ln478_2_fu_2714_p2__2_carry_i_21_n_5\,
      I3 => \add_ln478_2_fu_2714_p2__2_carry_i_26_n_5\,
      I4 => \add_ln478_2_fu_2714_p2__2_carry_i_27_n_5\,
      O => \add_ln478_2_fu_2714_p2__2_carry_i_4_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_40\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FB7F80"
    )
        port map (
      I0 => trunc_ln61_18_reg_4238(5),
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_49_n_5\,
      I2 => trunc_ln61_18_reg_4238(4),
      I3 => trunc_ln61_18_reg_4238(6),
      I4 => sub_ln478_2_reg_4233(10),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_40_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_41\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E12D"
    )
        port map (
      I0 => trunc_ln61_17_reg_4227(5),
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_50_n_5\,
      I2 => trunc_ln61_17_reg_4227(6),
      I3 => p_0_in1_in,
      O => \add_ln478_2_fu_2714_p2__2_carry_i_41_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_42\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFEFFFF0000"
    )
        port map (
      I0 => trunc_ln61_19_reg_4249(3),
      I1 => trunc_ln61_19_reg_4249(2),
      I2 => trunc_ln61_19_reg_4249(1),
      I3 => trunc_ln61_19_reg_4249(0),
      I4 => trunc_ln61_19_reg_4249(4),
      I5 => sub_ln478_3_reg_4244(10),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_42_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_43\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFEFFFF0000"
    )
        port map (
      I0 => trunc_ln61_17_reg_4227(3),
      I1 => trunc_ln61_17_reg_4227(2),
      I2 => trunc_ln61_17_reg_4227(1),
      I3 => trunc_ln61_17_reg_4227(0),
      I4 => trunc_ln61_17_reg_4227(4),
      I5 => p_0_in1_in,
      O => \add_ln478_2_fu_2714_p2__2_carry_i_43_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_44\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFEFFFF0000"
    )
        port map (
      I0 => trunc_ln61_18_reg_4238(3),
      I1 => trunc_ln61_18_reg_4238(2),
      I2 => trunc_ln61_18_reg_4238(1),
      I3 => trunc_ln61_18_reg_4238(0),
      I4 => trunc_ln61_18_reg_4238(4),
      I5 => sub_ln478_2_reg_4233(10),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_44_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_45\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EF0"
    )
        port map (
      I0 => trunc_ln61_17_reg_4227(1),
      I1 => trunc_ln61_17_reg_4227(0),
      I2 => trunc_ln61_17_reg_4227(2),
      I3 => p_0_in1_in,
      O => \add_ln478_2_fu_2714_p2__2_carry_i_45_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_46\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1EF0"
    )
        port map (
      I0 => trunc_ln61_18_reg_4238(1),
      I1 => trunc_ln61_18_reg_4238(0),
      I2 => trunc_ln61_18_reg_4238(2),
      I3 => sub_ln478_2_reg_4233(10),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_46_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_47\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6C"
    )
        port map (
      I0 => trunc_ln61_17_reg_4227(0),
      I1 => trunc_ln61_17_reg_4227(1),
      I2 => p_0_in1_in,
      O => \add_ln478_2_fu_2714_p2__2_carry_i_47_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_48\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6C"
    )
        port map (
      I0 => trunc_ln61_19_reg_4249(0),
      I1 => trunc_ln61_19_reg_4249(1),
      I2 => sub_ln478_3_reg_4244(10),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_48_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_49\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00010000"
    )
        port map (
      I0 => trunc_ln61_18_reg_4238(0),
      I1 => trunc_ln61_18_reg_4238(1),
      I2 => trunc_ln61_18_reg_4238(2),
      I3 => trunc_ln61_18_reg_4238(3),
      I4 => sub_ln478_2_reg_4233(10),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_49_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7D7D7DF514141450"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry_i_28_n_5\,
      I1 => sub_ln478_reg_4211(10),
      I2 => trunc_ln61_16_reg_4216(2),
      I3 => trunc_ln61_16_reg_4216(1),
      I4 => trunc_ln61_16_reg_4216(0),
      I5 => \add_ln478_2_fu_2714_p2__2_carry_i_29_n_5\,
      O => \add_ln478_2_fu_2714_p2__2_carry_i_5_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_50\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEFFFFFFFF"
    )
        port map (
      I0 => trunc_ln61_17_reg_4227(3),
      I1 => trunc_ln61_17_reg_4227(2),
      I2 => trunc_ln61_17_reg_4227(1),
      I3 => trunc_ln61_17_reg_4227(0),
      I4 => trunc_ln61_17_reg_4227(4),
      I5 => p_0_in1_in,
      O => \add_ln478_2_fu_2714_p2__2_carry_i_50_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669966996696699"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry_i_29_n_5\,
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_28_n_5\,
      I2 => sub_ln478_reg_4211(10),
      I3 => trunc_ln61_16_reg_4216(2),
      I4 => trunc_ln61_16_reg_4216(1),
      I5 => trunc_ln61_16_reg_4216(0),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_6_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry_i_30_n_5\,
      I1 => sub_ln478_reg_4211(10),
      I2 => trunc_ln61_16_reg_4216(0),
      I3 => trunc_ln61_16_reg_4216(1),
      O => \add_ln478_2_fu_2714_p2__2_carry_i_7_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry_i_31_n_5\,
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_32_n_5\,
      I2 => \add_ln478_2_fu_2714_p2__2_carry_i_33_n_5\,
      I3 => \add_ln478_2_fu_2714_p2__2_carry_i_1_n_5\,
      I4 => \add_ln478_2_fu_2714_p2__2_carry_i_34_n_5\,
      I5 => \add_ln478_2_fu_2714_p2__2_carry_i_35_n_5\,
      O => \add_ln478_2_fu_2714_p2__2_carry_i_8_n_5\
    );
\add_ln478_2_fu_2714_p2__2_carry_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln478_2_fu_2714_p2__2_carry_i_2_n_5\,
      I1 => \add_ln478_2_fu_2714_p2__2_carry_i_17_n_5\,
      I2 => \add_ln478_2_fu_2714_p2__2_carry_i_36_n_5\,
      I3 => \add_ln478_2_fu_2714_p2__2_carry_i_18_n_5\,
      O => \add_ln478_2_fu_2714_p2__2_carry_i_9_n_5\
    );
\add_ln479_1_reg_4280[10]_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mean_3_reg_4159(9),
      I1 => mean_3_reg_4159(10),
      O => \add_ln479_1_reg_4280[10]_i_10_n_5\
    );
\add_ln479_1_reg_4280[10]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mean_3_reg_4159(9),
      I1 => sext_ln465_reg_4005_pp0_iter5_reg(9),
      O => \add_ln479_1_reg_4280[10]_i_11_n_5\
    );
\add_ln479_1_reg_4280[10]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4005_pp0_iter5_reg(8),
      I1 => mean_3_reg_4159(8),
      O => \add_ln479_1_reg_4280[10]_i_12_n_5\
    );
\add_ln479_1_reg_4280[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => sub_ln479_fu_2730_p2(8),
      I1 => sub_ln479_fu_2730_p2(6),
      I2 => \add_ln479_1_reg_4280[10]_i_7_n_5\,
      I3 => sub_ln479_fu_2730_p2(7),
      I4 => sub_ln479_fu_2730_p2(10),
      I5 => sub_ln479_fu_2730_p2(9),
      O => zext_ln479_fu_2760_p1(9)
    );
\add_ln479_1_reg_4280[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => sub_ln479_fu_2730_p2(7),
      I1 => \add_ln479_1_reg_4280[10]_i_7_n_5\,
      I2 => sub_ln479_fu_2730_p2(6),
      I3 => sub_ln479_fu_2730_p2(10),
      I4 => sub_ln479_fu_2730_p2(8),
      O => zext_ln479_fu_2760_p1(8)
    );
\add_ln479_1_reg_4280[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966696"
    )
        port map (
      I0 => zext_ln479_fu_2760_p1(9),
      I1 => sub_ln479_2_fu_2798_p2(9),
      I2 => sub_ln479_2_fu_2798_p2(10),
      I3 => \add_ln479_1_reg_4280[10]_i_8_n_5\,
      I4 => sub_ln479_2_fu_2798_p2(8),
      O => \add_ln479_1_reg_4280[10]_i_4_n_5\
    );
\add_ln479_1_reg_4280[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696669696"
    )
        port map (
      I0 => zext_ln479_fu_2760_p1(8),
      I1 => sub_ln479_2_fu_2798_p2(8),
      I2 => sub_ln479_2_fu_2798_p2(10),
      I3 => sub_ln479_2_fu_2798_p2(6),
      I4 => \add_ln479_1_reg_4280[10]_i_9_n_5\,
      I5 => sub_ln479_2_fu_2798_p2(7),
      O => \add_ln479_1_reg_4280[10]_i_5_n_5\
    );
\add_ln479_1_reg_4280[10]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sub_ln479_fu_2730_p2(4),
      I1 => sub_ln479_fu_2730_p2(2),
      I2 => sub_ln479_fu_2730_p2(1),
      I3 => sub_ln479_fu_2730_p2(0),
      I4 => sub_ln479_fu_2730_p2(3),
      I5 => sub_ln479_fu_2730_p2(5),
      O => \add_ln479_1_reg_4280[10]_i_7_n_5\
    );
\add_ln479_1_reg_4280[10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sub_ln479_2_fu_2798_p2(6),
      I1 => \add_ln479_1_reg_4280[10]_i_9_n_5\,
      I2 => sub_ln479_2_fu_2798_p2(7),
      O => \add_ln479_1_reg_4280[10]_i_8_n_5\
    );
\add_ln479_1_reg_4280[10]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sub_ln479_2_fu_2798_p2(4),
      I1 => sub_ln479_2_fu_2798_p2(2),
      I2 => sub_ln479_2_fu_2798_p2(1),
      I3 => sub_ln479_2_fu_2798_p2(0),
      I4 => sub_ln479_2_fu_2798_p2(3),
      I5 => sub_ln479_2_fu_2798_p2(5),
      O => \add_ln479_1_reg_4280[10]_i_9_n_5\
    );
\add_ln479_1_reg_4280[7]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966696"
    )
        port map (
      I0 => zext_ln479_fu_2760_p1(7),
      I1 => sub_ln479_2_fu_2798_p2(7),
      I2 => sub_ln479_2_fu_2798_p2(10),
      I3 => \add_ln479_1_reg_4280[10]_i_9_n_5\,
      I4 => sub_ln479_2_fu_2798_p2(6),
      O => \add_ln479_1_reg_4280[7]_i_10_n_5\
    );
\add_ln479_1_reg_4280[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => sub_ln479_fu_2730_p2(6),
      I1 => sub_ln479_fu_2730_p2(10),
      I2 => \add_ln479_1_reg_4280[10]_i_7_n_5\,
      I3 => sub_ln479_2_fu_2798_p2(6),
      I4 => sub_ln479_2_fu_2798_p2(10),
      I5 => \add_ln479_1_reg_4280[10]_i_9_n_5\,
      O => \add_ln479_1_reg_4280[7]_i_11_n_5\
    );
\add_ln479_1_reg_4280[7]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => sub_ln479_fu_2730_p2(5),
      I1 => sub_ln479_fu_2730_p2(10),
      I2 => \add_ln479_1_reg_4280[7]_i_18_n_5\,
      I3 => sub_ln479_2_fu_2798_p2(5),
      I4 => sub_ln479_2_fu_2798_p2(10),
      I5 => \add_ln479_1_reg_4280[7]_i_27_n_5\,
      O => \add_ln479_1_reg_4280[7]_i_12_n_5\
    );
\add_ln479_1_reg_4280[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => zext_ln479_fu_2760_p1(4),
      I1 => sub_ln479_2_fu_2798_p2(4),
      I2 => sub_ln479_2_fu_2798_p2(10),
      I3 => \add_ln479_1_reg_4280[7]_i_28_n_5\,
      O => \add_ln479_1_reg_4280[7]_i_13_n_5\
    );
\add_ln479_1_reg_4280[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696969666"
    )
        port map (
      I0 => zext_ln479_fu_2760_p1(3),
      I1 => sub_ln479_2_fu_2798_p2(3),
      I2 => sub_ln479_2_fu_2798_p2(10),
      I3 => sub_ln479_2_fu_2798_p2(0),
      I4 => sub_ln479_2_fu_2798_p2(1),
      I5 => sub_ln479_2_fu_2798_p2(2),
      O => \add_ln479_1_reg_4280[7]_i_14_n_5\
    );
\add_ln479_1_reg_4280[7]_i_15\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969666"
    )
        port map (
      I0 => zext_ln479_fu_2760_p1(2),
      I1 => sub_ln479_2_fu_2798_p2(2),
      I2 => sub_ln479_2_fu_2798_p2(10),
      I3 => sub_ln479_2_fu_2798_p2(1),
      I4 => sub_ln479_2_fu_2798_p2(0),
      O => \add_ln479_1_reg_4280[7]_i_15_n_5\
    );
\add_ln479_1_reg_4280[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => sub_ln479_fu_2730_p2(1),
      I1 => sub_ln479_fu_2730_p2(10),
      I2 => sub_ln479_fu_2730_p2(0),
      I3 => sub_ln479_2_fu_2798_p2(1),
      I4 => sub_ln479_2_fu_2798_p2(10),
      I5 => sub_ln479_2_fu_2798_p2(0),
      O => \add_ln479_1_reg_4280[7]_i_16_n_5\
    );
\add_ln479_1_reg_4280[7]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln479_fu_2730_p2(0),
      I1 => sub_ln479_2_fu_2798_p2(0),
      O => \add_ln479_1_reg_4280[7]_i_17_n_5\
    );
\add_ln479_1_reg_4280[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sub_ln479_fu_2730_p2(3),
      I1 => sub_ln479_fu_2730_p2(0),
      I2 => sub_ln479_fu_2730_p2(1),
      I3 => sub_ln479_fu_2730_p2(2),
      I4 => sub_ln479_fu_2730_p2(4),
      O => \add_ln479_1_reg_4280[7]_i_18_n_5\
    );
\add_ln479_1_reg_4280[7]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4005_pp0_iter5_reg(7),
      I1 => mean_3_reg_4159(7),
      O => \add_ln479_1_reg_4280[7]_i_19_n_5\
    );
\add_ln479_1_reg_4280[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => sub_ln479_fu_2730_p2(6),
      I1 => \add_ln479_1_reg_4280[10]_i_7_n_5\,
      I2 => sub_ln479_fu_2730_p2(10),
      I3 => sub_ln479_fu_2730_p2(7),
      O => zext_ln479_fu_2760_p1(7)
    );
\add_ln479_1_reg_4280[7]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4005_pp0_iter5_reg(6),
      I1 => mean_3_reg_4159(6),
      O => \add_ln479_1_reg_4280[7]_i_20_n_5\
    );
\add_ln479_1_reg_4280[7]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4005_pp0_iter5_reg(5),
      I1 => mean_3_reg_4159(5),
      O => \add_ln479_1_reg_4280[7]_i_21_n_5\
    );
\add_ln479_1_reg_4280[7]_i_22\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4005_pp0_iter5_reg(4),
      I1 => mean_3_reg_4159(4),
      O => \add_ln479_1_reg_4280[7]_i_22_n_5\
    );
\add_ln479_1_reg_4280[7]_i_23\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4005_pp0_iter5_reg(3),
      I1 => mean_3_reg_4159(3),
      O => \add_ln479_1_reg_4280[7]_i_23_n_5\
    );
\add_ln479_1_reg_4280[7]_i_24\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4005_pp0_iter5_reg(2),
      I1 => mean_3_reg_4159(2),
      O => \add_ln479_1_reg_4280[7]_i_24_n_5\
    );
\add_ln479_1_reg_4280[7]_i_25\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4005_pp0_iter5_reg(1),
      I1 => mean_3_reg_4159(1),
      O => \add_ln479_1_reg_4280[7]_i_25_n_5\
    );
\add_ln479_1_reg_4280[7]_i_26\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_reg_4005_pp0_iter5_reg(0),
      I1 => mean_3_reg_4159(0),
      O => \add_ln479_1_reg_4280[7]_i_26_n_5\
    );
\add_ln479_1_reg_4280[7]_i_27\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sub_ln479_2_fu_2798_p2(3),
      I1 => sub_ln479_2_fu_2798_p2(0),
      I2 => sub_ln479_2_fu_2798_p2(1),
      I3 => sub_ln479_2_fu_2798_p2(2),
      I4 => sub_ln479_2_fu_2798_p2(4),
      O => \add_ln479_1_reg_4280[7]_i_27_n_5\
    );
\add_ln479_1_reg_4280[7]_i_28\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sub_ln479_2_fu_2798_p2(2),
      I1 => sub_ln479_2_fu_2798_p2(1),
      I2 => sub_ln479_2_fu_2798_p2(0),
      I3 => sub_ln479_2_fu_2798_p2(3),
      O => \add_ln479_1_reg_4280[7]_i_28_n_5\
    );
\add_ln479_1_reg_4280[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln479_1_reg_4280[10]_i_7_n_5\,
      I1 => sub_ln479_fu_2730_p2(10),
      I2 => sub_ln479_fu_2730_p2(6),
      O => zext_ln479_fu_2760_p1(6)
    );
\add_ln479_1_reg_4280[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln479_1_reg_4280[7]_i_18_n_5\,
      I1 => sub_ln479_fu_2730_p2(10),
      I2 => sub_ln479_fu_2730_p2(5),
      O => zext_ln479_fu_2760_p1(5)
    );
\add_ln479_1_reg_4280[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => sub_ln479_fu_2730_p2(3),
      I1 => sub_ln479_fu_2730_p2(0),
      I2 => sub_ln479_fu_2730_p2(1),
      I3 => sub_ln479_fu_2730_p2(2),
      I4 => sub_ln479_fu_2730_p2(10),
      I5 => sub_ln479_fu_2730_p2(4),
      O => zext_ln479_fu_2760_p1(4)
    );
\add_ln479_1_reg_4280[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => sub_ln479_fu_2730_p2(2),
      I1 => sub_ln479_fu_2730_p2(1),
      I2 => sub_ln479_fu_2730_p2(0),
      I3 => sub_ln479_fu_2730_p2(10),
      I4 => sub_ln479_fu_2730_p2(3),
      O => zext_ln479_fu_2760_p1(3)
    );
\add_ln479_1_reg_4280[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => sub_ln479_fu_2730_p2(0),
      I1 => sub_ln479_fu_2730_p2(1),
      I2 => sub_ln479_fu_2730_p2(10),
      I3 => sub_ln479_fu_2730_p2(2),
      O => zext_ln479_fu_2760_p1(2)
    );
\add_ln479_1_reg_4280[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sub_ln479_fu_2730_p2(0),
      I1 => sub_ln479_fu_2730_p2(10),
      I2 => sub_ln479_fu_2730_p2(1),
      O => zext_ln479_fu_2760_p1(1)
    );
\add_ln479_1_reg_4280_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln479_1_fu_2872_p2(0),
      Q => add_ln479_1_reg_4280(0),
      R => '0'
    );
\add_ln479_1_reg_4280_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln479_1_fu_2872_p2(10),
      Q => add_ln479_1_reg_4280(10),
      R => '0'
    );
\add_ln479_1_reg_4280_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln479_1_reg_4280_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_add_ln479_1_reg_4280_reg[10]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => add_ln479_1_fu_2872_p2(10),
      CO(1) => \NLW_add_ln479_1_reg_4280_reg[10]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \add_ln479_1_reg_4280_reg[10]_i_1_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => zext_ln479_fu_2760_p1(9 downto 8),
      O(7 downto 2) => \NLW_add_ln479_1_reg_4280_reg[10]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => add_ln479_1_fu_2872_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \add_ln479_1_reg_4280[10]_i_4_n_5\,
      S(0) => \add_ln479_1_reg_4280[10]_i_5_n_5\
    );
\add_ln479_1_reg_4280_reg[10]_i_6\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln479_1_reg_4280_reg[7]_i_9_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln479_1_reg_4280_reg[10]_i_6_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln479_1_reg_4280_reg[10]_i_6_n_11\,
      CO(0) => \add_ln479_1_reg_4280_reg[10]_i_6_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => mean_3_reg_4159(9),
      DI(0) => sext_ln465_reg_4005_pp0_iter5_reg(8),
      O(7 downto 3) => \NLW_add_ln479_1_reg_4280_reg[10]_i_6_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln479_fu_2730_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => \add_ln479_1_reg_4280[10]_i_10_n_5\,
      S(1) => \add_ln479_1_reg_4280[10]_i_11_n_5\,
      S(0) => \add_ln479_1_reg_4280[10]_i_12_n_5\
    );
\add_ln479_1_reg_4280_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln479_1_fu_2872_p2(1),
      Q => add_ln479_1_reg_4280(1),
      R => '0'
    );
\add_ln479_1_reg_4280_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln479_1_fu_2872_p2(2),
      Q => add_ln479_1_reg_4280(2),
      R => '0'
    );
\add_ln479_1_reg_4280_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln479_1_fu_2872_p2(3),
      Q => add_ln479_1_reg_4280(3),
      R => '0'
    );
\add_ln479_1_reg_4280_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln479_1_fu_2872_p2(4),
      Q => add_ln479_1_reg_4280(4),
      R => '0'
    );
\add_ln479_1_reg_4280_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln479_1_fu_2872_p2(5),
      Q => add_ln479_1_reg_4280(5),
      R => '0'
    );
\add_ln479_1_reg_4280_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln479_1_fu_2872_p2(6),
      Q => add_ln479_1_reg_4280(6),
      R => '0'
    );
\add_ln479_1_reg_4280_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln479_1_fu_2872_p2(7),
      Q => add_ln479_1_reg_4280(7),
      R => '0'
    );
\add_ln479_1_reg_4280_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln479_1_reg_4280_reg[7]_i_1_n_5\,
      CO(6) => \add_ln479_1_reg_4280_reg[7]_i_1_n_6\,
      CO(5) => \add_ln479_1_reg_4280_reg[7]_i_1_n_7\,
      CO(4) => \add_ln479_1_reg_4280_reg[7]_i_1_n_8\,
      CO(3) => \add_ln479_1_reg_4280_reg[7]_i_1_n_9\,
      CO(2) => \add_ln479_1_reg_4280_reg[7]_i_1_n_10\,
      CO(1) => \add_ln479_1_reg_4280_reg[7]_i_1_n_11\,
      CO(0) => \add_ln479_1_reg_4280_reg[7]_i_1_n_12\,
      DI(7 downto 1) => zext_ln479_fu_2760_p1(7 downto 1),
      DI(0) => sub_ln479_fu_2730_p2(0),
      O(7 downto 0) => add_ln479_1_fu_2872_p2(7 downto 0),
      S(7) => \add_ln479_1_reg_4280[7]_i_10_n_5\,
      S(6) => \add_ln479_1_reg_4280[7]_i_11_n_5\,
      S(5) => \add_ln479_1_reg_4280[7]_i_12_n_5\,
      S(4) => \add_ln479_1_reg_4280[7]_i_13_n_5\,
      S(3) => \add_ln479_1_reg_4280[7]_i_14_n_5\,
      S(2) => \add_ln479_1_reg_4280[7]_i_15_n_5\,
      S(1) => \add_ln479_1_reg_4280[7]_i_16_n_5\,
      S(0) => \add_ln479_1_reg_4280[7]_i_17_n_5\
    );
\add_ln479_1_reg_4280_reg[7]_i_9\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \add_ln479_1_reg_4280_reg[7]_i_9_n_5\,
      CO(6) => \add_ln479_1_reg_4280_reg[7]_i_9_n_6\,
      CO(5) => \add_ln479_1_reg_4280_reg[7]_i_9_n_7\,
      CO(4) => \add_ln479_1_reg_4280_reg[7]_i_9_n_8\,
      CO(3) => \add_ln479_1_reg_4280_reg[7]_i_9_n_9\,
      CO(2) => \add_ln479_1_reg_4280_reg[7]_i_9_n_10\,
      CO(1) => \add_ln479_1_reg_4280_reg[7]_i_9_n_11\,
      CO(0) => \add_ln479_1_reg_4280_reg[7]_i_9_n_12\,
      DI(7 downto 0) => sext_ln465_reg_4005_pp0_iter5_reg(7 downto 0),
      O(7 downto 0) => sub_ln479_fu_2730_p2(7 downto 0),
      S(7) => \add_ln479_1_reg_4280[7]_i_19_n_5\,
      S(6) => \add_ln479_1_reg_4280[7]_i_20_n_5\,
      S(5) => \add_ln479_1_reg_4280[7]_i_21_n_5\,
      S(4) => \add_ln479_1_reg_4280[7]_i_22_n_5\,
      S(3) => \add_ln479_1_reg_4280[7]_i_23_n_5\,
      S(2) => \add_ln479_1_reg_4280[7]_i_24_n_5\,
      S(1) => \add_ln479_1_reg_4280[7]_i_25_n_5\,
      S(0) => \add_ln479_1_reg_4280[7]_i_26_n_5\
    );
\add_ln479_1_reg_4280_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln479_1_fu_2872_p2(8),
      Q => add_ln479_1_reg_4280(8),
      R => '0'
    );
\add_ln479_1_reg_4280_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln479_1_fu_2872_p2(9),
      Q => add_ln479_1_reg_4280(9),
      R => '0'
    );
\add_ln479_reg_4275[10]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sub_ln479_1_fu_2764_p2(4),
      I1 => sub_ln479_1_fu_2764_p2(2),
      I2 => sub_ln479_1_fu_2764_p2(1),
      I3 => sub_ln479_1_fu_2764_p2(0),
      I4 => sub_ln479_1_fu_2764_p2(3),
      I5 => sub_ln479_1_fu_2764_p2(5),
      O => \add_ln479_reg_4275[10]_i_10_n_5\
    );
\add_ln479_reg_4275[10]_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mean_3_reg_4159(9),
      I1 => mean_3_reg_4159(10),
      O => \add_ln479_reg_4275[10]_i_11_n_5\
    );
\add_ln479_reg_4275[10]_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mean_3_reg_4159(9),
      I1 => sext_ln465_3_reg_4021_pp0_iter5_reg(9),
      O => \add_ln479_reg_4275[10]_i_12_n_5\
    );
\add_ln479_reg_4275[10]_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4021_pp0_iter5_reg(8),
      I1 => mean_3_reg_4159(8),
      O => \add_ln479_reg_4275[10]_i_13_n_5\
    );
\add_ln479_reg_4275[10]_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4021_pp0_iter5_reg(7),
      I1 => mean_3_reg_4159(7),
      O => \add_ln479_reg_4275[10]_i_14_n_5\
    );
\add_ln479_reg_4275[10]_i_15\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4021_pp0_iter5_reg(6),
      I1 => mean_3_reg_4159(6),
      O => \add_ln479_reg_4275[10]_i_15_n_5\
    );
\add_ln479_reg_4275[10]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4021_pp0_iter5_reg(5),
      I1 => mean_3_reg_4159(5),
      O => \add_ln479_reg_4275[10]_i_16_n_5\
    );
\add_ln479_reg_4275[10]_i_17\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4021_pp0_iter5_reg(4),
      I1 => mean_3_reg_4159(4),
      O => \add_ln479_reg_4275[10]_i_17_n_5\
    );
\add_ln479_reg_4275[10]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4021_pp0_iter5_reg(3),
      I1 => mean_3_reg_4159(3),
      O => \add_ln479_reg_4275[10]_i_18_n_5\
    );
\add_ln479_reg_4275[10]_i_19\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4021_pp0_iter5_reg(2),
      I1 => mean_3_reg_4159(2),
      O => \add_ln479_reg_4275[10]_i_19_n_5\
    );
\add_ln479_reg_4275[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010FFFFFFEF0000"
    )
        port map (
      I0 => sub_ln479_3_fu_2832_p2(8),
      I1 => sub_ln479_3_fu_2832_p2(6),
      I2 => \add_ln479_reg_4275[10]_i_6_n_5\,
      I3 => sub_ln479_3_fu_2832_p2(7),
      I4 => sub_ln479_3_fu_2832_p2(10),
      I5 => sub_ln479_3_fu_2832_p2(9),
      O => zext_ln479_3_fu_2862_p1(9)
    );
\add_ln479_reg_4275[10]_i_20\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4021_pp0_iter5_reg(1),
      I1 => mean_3_reg_4159(1),
      O => \add_ln479_reg_4275[10]_i_20_n_5\
    );
\add_ln479_reg_4275[10]_i_21\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_3_reg_4021_pp0_iter5_reg(0),
      I1 => mean_3_reg_4159(0),
      O => \add_ln479_reg_4275[10]_i_21_n_5\
    );
\add_ln479_reg_4275[10]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04FFFB00"
    )
        port map (
      I0 => sub_ln479_3_fu_2832_p2(7),
      I1 => \add_ln479_reg_4275[10]_i_6_n_5\,
      I2 => sub_ln479_3_fu_2832_p2(6),
      I3 => sub_ln479_3_fu_2832_p2(10),
      I4 => sub_ln479_3_fu_2832_p2(8),
      O => zext_ln479_3_fu_2862_p1(8)
    );
\add_ln479_reg_4275[10]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966696"
    )
        port map (
      I0 => zext_ln479_3_fu_2862_p1(9),
      I1 => sub_ln479_1_fu_2764_p2(9),
      I2 => sub_ln479_1_fu_2764_p2(10),
      I3 => \add_ln479_reg_4275[10]_i_8_n_5\,
      I4 => sub_ln479_1_fu_2764_p2(8),
      O => \add_ln479_reg_4275[10]_i_4_n_5\
    );
\add_ln479_reg_4275[10]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696669696"
    )
        port map (
      I0 => zext_ln479_3_fu_2862_p1(8),
      I1 => sub_ln479_1_fu_2764_p2(8),
      I2 => sub_ln479_1_fu_2764_p2(10),
      I3 => sub_ln479_1_fu_2764_p2(6),
      I4 => \add_ln479_reg_4275[10]_i_10_n_5\,
      I5 => sub_ln479_1_fu_2764_p2(7),
      O => \add_ln479_reg_4275[10]_i_5_n_5\
    );
\add_ln479_reg_4275[10]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sub_ln479_3_fu_2832_p2(4),
      I1 => sub_ln479_3_fu_2832_p2(2),
      I2 => sub_ln479_3_fu_2832_p2(1),
      I3 => sub_ln479_3_fu_2832_p2(0),
      I4 => sub_ln479_3_fu_2832_p2(3),
      I5 => sub_ln479_3_fu_2832_p2(5),
      O => \add_ln479_reg_4275[10]_i_6_n_5\
    );
\add_ln479_reg_4275[10]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => sub_ln479_1_fu_2764_p2(6),
      I1 => \add_ln479_reg_4275[10]_i_10_n_5\,
      I2 => sub_ln479_1_fu_2764_p2(7),
      O => \add_ln479_reg_4275[10]_i_8_n_5\
    );
\add_ln479_reg_4275[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => sub_ln479_3_fu_2832_p2(6),
      I1 => sub_ln479_3_fu_2832_p2(10),
      I2 => \add_ln479_reg_4275[10]_i_6_n_5\,
      I3 => sub_ln479_1_fu_2764_p2(6),
      I4 => sub_ln479_1_fu_2764_p2(10),
      I5 => \add_ln479_reg_4275[10]_i_10_n_5\,
      O => \add_ln479_reg_4275[7]_i_10_n_5\
    );
\add_ln479_reg_4275[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"59A659A6A65959A6"
    )
        port map (
      I0 => sub_ln479_3_fu_2832_p2(5),
      I1 => sub_ln479_3_fu_2832_p2(10),
      I2 => \add_ln479_reg_4275[7]_i_17_n_5\,
      I3 => sub_ln479_1_fu_2764_p2(5),
      I4 => sub_ln479_1_fu_2764_p2(10),
      I5 => \add_ln479_reg_4275[7]_i_18_n_5\,
      O => \add_ln479_reg_4275[7]_i_11_n_5\
    );
\add_ln479_reg_4275[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6696"
    )
        port map (
      I0 => zext_ln479_3_fu_2862_p1(4),
      I1 => sub_ln479_1_fu_2764_p2(4),
      I2 => sub_ln479_1_fu_2764_p2(10),
      I3 => \add_ln479_reg_4275[7]_i_19_n_5\,
      O => \add_ln479_reg_4275[7]_i_12_n_5\
    );
\add_ln479_reg_4275[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9696969696969666"
    )
        port map (
      I0 => zext_ln479_3_fu_2862_p1(3),
      I1 => sub_ln479_1_fu_2764_p2(3),
      I2 => sub_ln479_1_fu_2764_p2(10),
      I3 => sub_ln479_1_fu_2764_p2(0),
      I4 => sub_ln479_1_fu_2764_p2(1),
      I5 => sub_ln479_1_fu_2764_p2(2),
      O => \add_ln479_reg_4275[7]_i_13_n_5\
    );
\add_ln479_reg_4275[7]_i_14\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96969666"
    )
        port map (
      I0 => zext_ln479_3_fu_2862_p1(2),
      I1 => sub_ln479_1_fu_2764_p2(2),
      I2 => sub_ln479_1_fu_2764_p2(10),
      I3 => sub_ln479_1_fu_2764_p2(1),
      I4 => sub_ln479_1_fu_2764_p2(0),
      O => \add_ln479_reg_4275[7]_i_14_n_5\
    );
\add_ln479_reg_4275[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6A95956A956A956A"
    )
        port map (
      I0 => sub_ln479_3_fu_2832_p2(1),
      I1 => sub_ln479_3_fu_2832_p2(10),
      I2 => sub_ln479_3_fu_2832_p2(0),
      I3 => sub_ln479_1_fu_2764_p2(1),
      I4 => sub_ln479_1_fu_2764_p2(10),
      I5 => sub_ln479_1_fu_2764_p2(0),
      O => \add_ln479_reg_4275[7]_i_15_n_5\
    );
\add_ln479_reg_4275[7]_i_16\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sub_ln479_3_fu_2832_p2(0),
      I1 => sub_ln479_1_fu_2764_p2(0),
      O => \add_ln479_reg_4275[7]_i_16_n_5\
    );
\add_ln479_reg_4275[7]_i_17\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sub_ln479_3_fu_2832_p2(3),
      I1 => sub_ln479_3_fu_2832_p2(0),
      I2 => sub_ln479_3_fu_2832_p2(1),
      I3 => sub_ln479_3_fu_2832_p2(2),
      I4 => sub_ln479_3_fu_2832_p2(4),
      O => \add_ln479_reg_4275[7]_i_17_n_5\
    );
\add_ln479_reg_4275[7]_i_18\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sub_ln479_1_fu_2764_p2(3),
      I1 => sub_ln479_1_fu_2764_p2(0),
      I2 => sub_ln479_1_fu_2764_p2(1),
      I3 => sub_ln479_1_fu_2764_p2(2),
      I4 => sub_ln479_1_fu_2764_p2(4),
      O => \add_ln479_reg_4275[7]_i_18_n_5\
    );
\add_ln479_reg_4275[7]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sub_ln479_1_fu_2764_p2(2),
      I1 => sub_ln479_1_fu_2764_p2(1),
      I2 => sub_ln479_1_fu_2764_p2(0),
      I3 => sub_ln479_1_fu_2764_p2(3),
      O => \add_ln479_reg_4275[7]_i_19_n_5\
    );
\add_ln479_reg_4275[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FB0"
    )
        port map (
      I0 => sub_ln479_3_fu_2832_p2(6),
      I1 => \add_ln479_reg_4275[10]_i_6_n_5\,
      I2 => sub_ln479_3_fu_2832_p2(10),
      I3 => sub_ln479_3_fu_2832_p2(7),
      O => zext_ln479_3_fu_2862_p1(7)
    );
\add_ln479_reg_4275[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln479_reg_4275[10]_i_6_n_5\,
      I1 => sub_ln479_3_fu_2832_p2(10),
      I2 => sub_ln479_3_fu_2832_p2(6),
      O => zext_ln479_3_fu_2862_p1(6)
    );
\add_ln479_reg_4275[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B4"
    )
        port map (
      I0 => \add_ln479_reg_4275[7]_i_17_n_5\,
      I1 => sub_ln479_3_fu_2832_p2(10),
      I2 => sub_ln479_3_fu_2832_p2(5),
      O => zext_ln479_3_fu_2862_p1(5)
    );
\add_ln479_reg_4275[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001FFFFFFFE0000"
    )
        port map (
      I0 => sub_ln479_3_fu_2832_p2(3),
      I1 => sub_ln479_3_fu_2832_p2(0),
      I2 => sub_ln479_3_fu_2832_p2(1),
      I3 => sub_ln479_3_fu_2832_p2(2),
      I4 => sub_ln479_3_fu_2832_p2(10),
      I5 => sub_ln479_3_fu_2832_p2(4),
      O => zext_ln479_3_fu_2862_p1(4)
    );
\add_ln479_reg_4275[7]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"01FFFE00"
    )
        port map (
      I0 => sub_ln479_3_fu_2832_p2(2),
      I1 => sub_ln479_3_fu_2832_p2(1),
      I2 => sub_ln479_3_fu_2832_p2(0),
      I3 => sub_ln479_3_fu_2832_p2(10),
      I4 => sub_ln479_3_fu_2832_p2(3),
      O => zext_ln479_3_fu_2862_p1(3)
    );
\add_ln479_reg_4275[7]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1FE0"
    )
        port map (
      I0 => sub_ln479_3_fu_2832_p2(0),
      I1 => sub_ln479_3_fu_2832_p2(1),
      I2 => sub_ln479_3_fu_2832_p2(10),
      I3 => sub_ln479_3_fu_2832_p2(2),
      O => zext_ln479_3_fu_2862_p1(2)
    );
\add_ln479_reg_4275[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sub_ln479_3_fu_2832_p2(0),
      I1 => sub_ln479_3_fu_2832_p2(10),
      I2 => sub_ln479_3_fu_2832_p2(1),
      O => zext_ln479_3_fu_2862_p1(1)
    );
\add_ln479_reg_4275[7]_i_9\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96966696"
    )
        port map (
      I0 => zext_ln479_3_fu_2862_p1(7),
      I1 => sub_ln479_1_fu_2764_p2(7),
      I2 => sub_ln479_1_fu_2764_p2(10),
      I3 => \add_ln479_reg_4275[10]_i_10_n_5\,
      I4 => sub_ln479_1_fu_2764_p2(6),
      O => \add_ln479_reg_4275[7]_i_9_n_5\
    );
\add_ln479_reg_4275_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln479_fu_2866_p2(0),
      Q => add_ln479_reg_4275(0),
      R => '0'
    );
\add_ln479_reg_4275_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln479_fu_2866_p2(10),
      Q => add_ln479_reg_4275(10),
      R => '0'
    );
\add_ln479_reg_4275_reg[10]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln479_reg_4275_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_add_ln479_reg_4275_reg[10]_i_1_CO_UNCONNECTED\(7 downto 3),
      CO(2) => add_ln479_fu_2866_p2(10),
      CO(1) => \NLW_add_ln479_reg_4275_reg[10]_i_1_CO_UNCONNECTED\(1),
      CO(0) => \add_ln479_reg_4275_reg[10]_i_1_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1 downto 0) => zext_ln479_3_fu_2862_p1(9 downto 8),
      O(7 downto 2) => \NLW_add_ln479_reg_4275_reg[10]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => add_ln479_fu_2866_p2(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \add_ln479_reg_4275[10]_i_4_n_5\,
      S(0) => \add_ln479_reg_4275[10]_i_5_n_5\
    );
\add_ln479_reg_4275_reg[10]_i_7\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln479_reg_4275_reg[10]_i_9_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln479_reg_4275_reg[10]_i_7_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \add_ln479_reg_4275_reg[10]_i_7_n_11\,
      CO(0) => \add_ln479_reg_4275_reg[10]_i_7_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => mean_3_reg_4159(9),
      DI(0) => sext_ln465_3_reg_4021_pp0_iter5_reg(8),
      O(7 downto 3) => \NLW_add_ln479_reg_4275_reg[10]_i_7_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln479_1_fu_2764_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => \add_ln479_reg_4275[10]_i_11_n_5\,
      S(1) => \add_ln479_reg_4275[10]_i_12_n_5\,
      S(0) => \add_ln479_reg_4275[10]_i_13_n_5\
    );
\add_ln479_reg_4275_reg[10]_i_9\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \add_ln479_reg_4275_reg[10]_i_9_n_5\,
      CO(6) => \add_ln479_reg_4275_reg[10]_i_9_n_6\,
      CO(5) => \add_ln479_reg_4275_reg[10]_i_9_n_7\,
      CO(4) => \add_ln479_reg_4275_reg[10]_i_9_n_8\,
      CO(3) => \add_ln479_reg_4275_reg[10]_i_9_n_9\,
      CO(2) => \add_ln479_reg_4275_reg[10]_i_9_n_10\,
      CO(1) => \add_ln479_reg_4275_reg[10]_i_9_n_11\,
      CO(0) => \add_ln479_reg_4275_reg[10]_i_9_n_12\,
      DI(7 downto 0) => sext_ln465_3_reg_4021_pp0_iter5_reg(7 downto 0),
      O(7 downto 0) => sub_ln479_1_fu_2764_p2(7 downto 0),
      S(7) => \add_ln479_reg_4275[10]_i_14_n_5\,
      S(6) => \add_ln479_reg_4275[10]_i_15_n_5\,
      S(5) => \add_ln479_reg_4275[10]_i_16_n_5\,
      S(4) => \add_ln479_reg_4275[10]_i_17_n_5\,
      S(3) => \add_ln479_reg_4275[10]_i_18_n_5\,
      S(2) => \add_ln479_reg_4275[10]_i_19_n_5\,
      S(1) => \add_ln479_reg_4275[10]_i_20_n_5\,
      S(0) => \add_ln479_reg_4275[10]_i_21_n_5\
    );
\add_ln479_reg_4275_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln479_fu_2866_p2(1),
      Q => add_ln479_reg_4275(1),
      R => '0'
    );
\add_ln479_reg_4275_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln479_fu_2866_p2(2),
      Q => add_ln479_reg_4275(2),
      R => '0'
    );
\add_ln479_reg_4275_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln479_fu_2866_p2(3),
      Q => add_ln479_reg_4275(3),
      R => '0'
    );
\add_ln479_reg_4275_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln479_fu_2866_p2(4),
      Q => add_ln479_reg_4275(4),
      R => '0'
    );
\add_ln479_reg_4275_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln479_fu_2866_p2(5),
      Q => add_ln479_reg_4275(5),
      R => '0'
    );
\add_ln479_reg_4275_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln479_fu_2866_p2(6),
      Q => add_ln479_reg_4275(6),
      R => '0'
    );
\add_ln479_reg_4275_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln479_fu_2866_p2(7),
      Q => add_ln479_reg_4275(7),
      R => '0'
    );
\add_ln479_reg_4275_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln479_reg_4275_reg[7]_i_1_n_5\,
      CO(6) => \add_ln479_reg_4275_reg[7]_i_1_n_6\,
      CO(5) => \add_ln479_reg_4275_reg[7]_i_1_n_7\,
      CO(4) => \add_ln479_reg_4275_reg[7]_i_1_n_8\,
      CO(3) => \add_ln479_reg_4275_reg[7]_i_1_n_9\,
      CO(2) => \add_ln479_reg_4275_reg[7]_i_1_n_10\,
      CO(1) => \add_ln479_reg_4275_reg[7]_i_1_n_11\,
      CO(0) => \add_ln479_reg_4275_reg[7]_i_1_n_12\,
      DI(7 downto 1) => zext_ln479_3_fu_2862_p1(7 downto 1),
      DI(0) => sub_ln479_3_fu_2832_p2(0),
      O(7 downto 0) => add_ln479_fu_2866_p2(7 downto 0),
      S(7) => \add_ln479_reg_4275[7]_i_9_n_5\,
      S(6) => \add_ln479_reg_4275[7]_i_10_n_5\,
      S(5) => \add_ln479_reg_4275[7]_i_11_n_5\,
      S(4) => \add_ln479_reg_4275[7]_i_12_n_5\,
      S(3) => \add_ln479_reg_4275[7]_i_13_n_5\,
      S(2) => \add_ln479_reg_4275[7]_i_14_n_5\,
      S(1) => \add_ln479_reg_4275[7]_i_15_n_5\,
      S(0) => \add_ln479_reg_4275[7]_i_16_n_5\
    );
\add_ln479_reg_4275_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln479_fu_2866_p2(8),
      Q => add_ln479_reg_4275(8),
      R => '0'
    );
\add_ln479_reg_4275_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln479_fu_2866_p2(9),
      Q => add_ln479_reg_4275(9),
      R => '0'
    );
\add_ln492_2_reg_4285[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => SD_1_reg_4146_pp0_iter5_reg(0),
      O => add_ln492_2_fu_2881_p2(0)
    );
\add_ln492_2_reg_4285[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_1_reg_4146_pp0_iter5_reg(0),
      I1 => SD_1_reg_4146_pp0_iter5_reg(1),
      O => add_ln492_2_fu_2881_p2(1)
    );
\add_ln492_2_reg_4285[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => SD_1_reg_4146_pp0_iter5_reg(0),
      I1 => SD_1_reg_4146_pp0_iter5_reg(1),
      I2 => SD_1_reg_4146_pp0_iter5_reg(2),
      O => add_ln492_2_fu_2881_p2(2)
    );
\add_ln492_2_reg_4285[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => SD_1_reg_4146_pp0_iter5_reg(1),
      I1 => SD_1_reg_4146_pp0_iter5_reg(0),
      I2 => SD_1_reg_4146_pp0_iter5_reg(2),
      I3 => SD_1_reg_4146_pp0_iter5_reg(3),
      O => add_ln492_2_fu_2881_p2(3)
    );
\add_ln492_2_reg_4285[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => SD_1_reg_4146_pp0_iter5_reg(2),
      I1 => SD_1_reg_4146_pp0_iter5_reg(0),
      I2 => SD_1_reg_4146_pp0_iter5_reg(1),
      I3 => SD_1_reg_4146_pp0_iter5_reg(3),
      I4 => SD_1_reg_4146_pp0_iter5_reg(4),
      O => add_ln492_2_fu_2881_p2(4)
    );
\add_ln492_2_reg_4285[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => SD_1_reg_4146_pp0_iter5_reg(3),
      I1 => SD_1_reg_4146_pp0_iter5_reg(1),
      I2 => SD_1_reg_4146_pp0_iter5_reg(0),
      I3 => SD_1_reg_4146_pp0_iter5_reg(2),
      I4 => SD_1_reg_4146_pp0_iter5_reg(4),
      I5 => SD_1_reg_4146_pp0_iter5_reg(5),
      O => add_ln492_2_fu_2881_p2(5)
    );
\add_ln492_2_reg_4285[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln492_2_reg_4285[8]_i_2_n_5\,
      I1 => SD_1_reg_4146_pp0_iter5_reg(6),
      O => add_ln492_2_fu_2881_p2(6)
    );
\add_ln492_2_reg_4285[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \add_ln492_2_reg_4285[8]_i_2_n_5\,
      I1 => SD_1_reg_4146_pp0_iter5_reg(6),
      I2 => SD_1_reg_4146_pp0_iter5_reg(7),
      O => add_ln492_2_fu_2881_p2(7)
    );
\add_ln492_2_reg_4285[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => SD_1_reg_4146_pp0_iter5_reg(7),
      I1 => \add_ln492_2_reg_4285[8]_i_2_n_5\,
      I2 => SD_1_reg_4146_pp0_iter5_reg(6),
      O => add_ln492_2_fu_2881_p2(8)
    );
\add_ln492_2_reg_4285[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => SD_1_reg_4146_pp0_iter5_reg(5),
      I1 => SD_1_reg_4146_pp0_iter5_reg(3),
      I2 => SD_1_reg_4146_pp0_iter5_reg(1),
      I3 => SD_1_reg_4146_pp0_iter5_reg(0),
      I4 => SD_1_reg_4146_pp0_iter5_reg(2),
      I5 => SD_1_reg_4146_pp0_iter5_reg(4),
      O => \add_ln492_2_reg_4285[8]_i_2_n_5\
    );
\add_ln492_2_reg_4285_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln492_2_fu_2881_p2(0),
      Q => add_ln492_2_reg_4285(0),
      R => '0'
    );
\add_ln492_2_reg_4285_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln492_2_fu_2881_p2(1),
      Q => add_ln492_2_reg_4285(1),
      R => '0'
    );
\add_ln492_2_reg_4285_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln492_2_fu_2881_p2(2),
      Q => add_ln492_2_reg_4285(2),
      R => '0'
    );
\add_ln492_2_reg_4285_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln492_2_fu_2881_p2(3),
      Q => add_ln492_2_reg_4285(3),
      R => '0'
    );
\add_ln492_2_reg_4285_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln492_2_fu_2881_p2(4),
      Q => add_ln492_2_reg_4285(4),
      R => '0'
    );
\add_ln492_2_reg_4285_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln492_2_fu_2881_p2(5),
      Q => add_ln492_2_reg_4285(5),
      R => '0'
    );
\add_ln492_2_reg_4285_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln492_2_fu_2881_p2(6),
      Q => add_ln492_2_reg_4285(6),
      R => '0'
    );
\add_ln492_2_reg_4285_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln492_2_fu_2881_p2(7),
      Q => add_ln492_2_reg_4285(7),
      R => '0'
    );
\add_ln492_2_reg_4285_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln492_2_fu_2881_p2(8),
      Q => add_ln492_2_reg_4285(8),
      R => '0'
    );
\add_ln495_1_reg_4343[7]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => w_5_reg_4321(6),
      I1 => zext_ln494_fu_3057_p1(6),
      I2 => w_3_reg_4315(6),
      I3 => \add_ln495_1_reg_4343[7]_i_3_n_5\,
      O => \add_ln495_1_reg_4343[7]_i_10_n_5\
    );
\add_ln495_1_reg_4343[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => w_5_reg_4321(5),
      I1 => zext_ln494_fu_3057_p1(5),
      I2 => w_3_reg_4315(5),
      I3 => \add_ln495_1_reg_4343[7]_i_4_n_5\,
      O => \add_ln495_1_reg_4343[7]_i_11_n_5\
    );
\add_ln495_1_reg_4343[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => w_5_reg_4321(4),
      I1 => zext_ln494_fu_3057_p1(4),
      I2 => w_3_reg_4315(4),
      I3 => \add_ln495_1_reg_4343[7]_i_5_n_5\,
      O => \add_ln495_1_reg_4343[7]_i_12_n_5\
    );
\add_ln495_1_reg_4343[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => w_5_reg_4321(3),
      I1 => zext_ln494_fu_3057_p1(3),
      I2 => w_3_reg_4315(3),
      I3 => \add_ln495_1_reg_4343[7]_i_6_n_5\,
      O => \add_ln495_1_reg_4343[7]_i_13_n_5\
    );
\add_ln495_1_reg_4343[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => w_5_reg_4321(2),
      I1 => zext_ln494_fu_3057_p1(2),
      I2 => w_3_reg_4315(2),
      I3 => \add_ln495_1_reg_4343[7]_i_7_n_5\,
      O => \add_ln495_1_reg_4343[7]_i_14_n_5\
    );
\add_ln495_1_reg_4343[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => w_5_reg_4321(1),
      I1 => zext_ln494_fu_3057_p1(1),
      I2 => w_3_reg_4315(1),
      I3 => \add_ln495_1_reg_4343[7]_i_8_n_5\,
      O => \add_ln495_1_reg_4343[7]_i_15_n_5\
    );
\add_ln495_1_reg_4343[7]_i_16\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => w_5_reg_4321(0),
      I1 => zext_ln494_fu_3057_p1(0),
      I2 => w_3_reg_4315(0),
      O => \add_ln495_1_reg_4343[7]_i_16_n_5\
    );
\add_ln495_1_reg_4343[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => w_5_reg_4321(6),
      I1 => zext_ln494_fu_3057_p1(6),
      I2 => w_3_reg_4315(6),
      O => \add_ln495_1_reg_4343[7]_i_2_n_5\
    );
\add_ln495_1_reg_4343[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => w_5_reg_4321(5),
      I1 => zext_ln494_fu_3057_p1(5),
      I2 => w_3_reg_4315(5),
      O => \add_ln495_1_reg_4343[7]_i_3_n_5\
    );
\add_ln495_1_reg_4343[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => w_5_reg_4321(4),
      I1 => zext_ln494_fu_3057_p1(4),
      I2 => w_3_reg_4315(4),
      O => \add_ln495_1_reg_4343[7]_i_4_n_5\
    );
\add_ln495_1_reg_4343[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => w_5_reg_4321(3),
      I1 => zext_ln494_fu_3057_p1(3),
      I2 => w_3_reg_4315(3),
      O => \add_ln495_1_reg_4343[7]_i_5_n_5\
    );
\add_ln495_1_reg_4343[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => w_5_reg_4321(2),
      I1 => zext_ln494_fu_3057_p1(2),
      I2 => w_3_reg_4315(2),
      O => \add_ln495_1_reg_4343[7]_i_6_n_5\
    );
\add_ln495_1_reg_4343[7]_i_7\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => w_5_reg_4321(1),
      I1 => zext_ln494_fu_3057_p1(1),
      I2 => w_3_reg_4315(1),
      O => \add_ln495_1_reg_4343[7]_i_7_n_5\
    );
\add_ln495_1_reg_4343[7]_i_8\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E8"
    )
        port map (
      I0 => w_5_reg_4321(0),
      I1 => zext_ln494_fu_3057_p1(0),
      I2 => w_3_reg_4315(0),
      O => \add_ln495_1_reg_4343[7]_i_8_n_5\
    );
\add_ln495_1_reg_4343[7]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => \add_ln495_1_reg_4343[7]_i_2_n_5\,
      I1 => zext_ln494_fu_3057_p1(7),
      I2 => w_5_reg_4321(7),
      I3 => w_3_reg_4315(7),
      O => \add_ln495_1_reg_4343[7]_i_9_n_5\
    );
\add_ln495_1_reg_4343[9]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"17E8"
    )
        port map (
      I0 => w_3_reg_4315(7),
      I1 => zext_ln494_fu_3057_p1(7),
      I2 => w_5_reg_4321(7),
      I3 => zext_ln494_fu_3057_p1(8),
      O => \add_ln495_1_reg_4343[9]_i_2_n_5\
    );
\add_ln495_1_reg_4343_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln495_1_fu_3087_p2(0),
      Q => add_ln495_1_reg_4343(0),
      R => '0'
    );
\add_ln495_1_reg_4343_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln495_1_fu_3087_p2(1),
      Q => add_ln495_1_reg_4343(1),
      R => '0'
    );
\add_ln495_1_reg_4343_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln495_1_fu_3087_p2(2),
      Q => add_ln495_1_reg_4343(2),
      R => '0'
    );
\add_ln495_1_reg_4343_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln495_1_fu_3087_p2(3),
      Q => add_ln495_1_reg_4343(3),
      R => '0'
    );
\add_ln495_1_reg_4343_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln495_1_fu_3087_p2(4),
      Q => add_ln495_1_reg_4343(4),
      R => '0'
    );
\add_ln495_1_reg_4343_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln495_1_fu_3087_p2(5),
      Q => add_ln495_1_reg_4343(5),
      R => '0'
    );
\add_ln495_1_reg_4343_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln495_1_fu_3087_p2(6),
      Q => add_ln495_1_reg_4343(6),
      R => '0'
    );
\add_ln495_1_reg_4343_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln495_1_fu_3087_p2(7),
      Q => add_ln495_1_reg_4343(7),
      R => '0'
    );
\add_ln495_1_reg_4343_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln495_1_reg_4343_reg[7]_i_1_n_5\,
      CO(6) => \add_ln495_1_reg_4343_reg[7]_i_1_n_6\,
      CO(5) => \add_ln495_1_reg_4343_reg[7]_i_1_n_7\,
      CO(4) => \add_ln495_1_reg_4343_reg[7]_i_1_n_8\,
      CO(3) => \add_ln495_1_reg_4343_reg[7]_i_1_n_9\,
      CO(2) => \add_ln495_1_reg_4343_reg[7]_i_1_n_10\,
      CO(1) => \add_ln495_1_reg_4343_reg[7]_i_1_n_11\,
      CO(0) => \add_ln495_1_reg_4343_reg[7]_i_1_n_12\,
      DI(7) => \add_ln495_1_reg_4343[7]_i_2_n_5\,
      DI(6) => \add_ln495_1_reg_4343[7]_i_3_n_5\,
      DI(5) => \add_ln495_1_reg_4343[7]_i_4_n_5\,
      DI(4) => \add_ln495_1_reg_4343[7]_i_5_n_5\,
      DI(3) => \add_ln495_1_reg_4343[7]_i_6_n_5\,
      DI(2) => \add_ln495_1_reg_4343[7]_i_7_n_5\,
      DI(1) => \add_ln495_1_reg_4343[7]_i_8_n_5\,
      DI(0) => '0',
      O(7 downto 0) => add_ln495_1_fu_3087_p2(7 downto 0),
      S(7) => \add_ln495_1_reg_4343[7]_i_9_n_5\,
      S(6) => \add_ln495_1_reg_4343[7]_i_10_n_5\,
      S(5) => \add_ln495_1_reg_4343[7]_i_11_n_5\,
      S(4) => \add_ln495_1_reg_4343[7]_i_12_n_5\,
      S(3) => \add_ln495_1_reg_4343[7]_i_13_n_5\,
      S(2) => \add_ln495_1_reg_4343[7]_i_14_n_5\,
      S(1) => \add_ln495_1_reg_4343[7]_i_15_n_5\,
      S(0) => \add_ln495_1_reg_4343[7]_i_16_n_5\
    );
\add_ln495_1_reg_4343_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln495_1_fu_3087_p2(8),
      Q => add_ln495_1_reg_4343(8),
      R => '0'
    );
\add_ln495_1_reg_4343_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln495_1_fu_3087_p2(9),
      Q => add_ln495_1_reg_4343(9),
      R => '0'
    );
\add_ln495_1_reg_4343_reg[9]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln495_1_reg_4343_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_add_ln495_1_reg_4343_reg[9]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => add_ln495_1_fu_3087_p2(9),
      CO(0) => \NLW_add_ln495_1_reg_4343_reg[9]_i_1_CO_UNCONNECTED\(0),
      DI(7 downto 1) => B"0000000",
      DI(0) => zext_ln494_fu_3057_p1(8),
      O(7 downto 1) => \NLW_add_ln495_1_reg_4343_reg[9]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => add_ln495_1_fu_3087_p2(8),
      S(7 downto 1) => B"0000001",
      S(0) => \add_ln495_1_reg_4343[9]_i_2_n_5\
    );
\add_ln504_2_reg_4421[15]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_12s_10ns_22s_23_4_1_U61_n_12,
      I1 => mac_muladd_12s_10ns_22s_23_4_1_U62_n_12,
      O => \add_ln504_2_reg_4421[15]_i_2_n_5\
    );
\add_ln504_2_reg_4421[15]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_12s_10ns_22s_23_4_1_U61_n_13,
      I1 => mac_muladd_12s_10ns_22s_23_4_1_U62_n_13,
      O => \add_ln504_2_reg_4421[15]_i_3_n_5\
    );
\add_ln504_2_reg_4421[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_12s_10ns_22s_23_4_1_U61_n_14,
      I1 => mac_muladd_12s_10ns_22s_23_4_1_U62_n_14,
      O => \add_ln504_2_reg_4421[15]_i_4_n_5\
    );
\add_ln504_2_reg_4421[15]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_12s_10ns_22s_23_4_1_U61_n_15,
      I1 => mac_muladd_12s_10ns_22s_23_4_1_U62_n_15,
      O => \add_ln504_2_reg_4421[15]_i_5_n_5\
    );
\add_ln504_2_reg_4421[15]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_12s_10ns_22s_23_4_1_U61_n_16,
      I1 => mac_muladd_12s_10ns_22s_23_4_1_U62_n_16,
      O => \add_ln504_2_reg_4421[15]_i_6_n_5\
    );
\add_ln504_2_reg_4421[15]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_12s_10ns_22s_23_4_1_U61_n_17,
      I1 => mac_muladd_12s_10ns_22s_23_4_1_U62_n_17,
      O => \add_ln504_2_reg_4421[15]_i_7_n_5\
    );
\add_ln504_2_reg_4421[15]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_12s_10ns_22s_23_4_1_U61_n_18,
      I1 => mac_muladd_12s_10ns_22s_23_4_1_U62_n_18,
      O => \add_ln504_2_reg_4421[15]_i_8_n_5\
    );
\add_ln504_2_reg_4421[15]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_12s_10ns_22s_23_4_1_U61_n_19,
      I1 => mac_muladd_12s_10ns_22s_23_4_1_U62_n_19,
      O => \add_ln504_2_reg_4421[15]_i_9_n_5\
    );
\add_ln504_2_reg_4421[23]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => mac_muladd_12s_10ns_22s_23_4_1_U61_n_5,
      O => \add_ln504_2_reg_4421[23]_i_2_n_5\
    );
\add_ln504_2_reg_4421[23]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_12s_10ns_22s_23_4_1_U61_n_6,
      I1 => mac_muladd_12s_10ns_22s_23_4_1_U62_n_6,
      O => \add_ln504_2_reg_4421[23]_i_4_n_5\
    );
\add_ln504_2_reg_4421[23]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_12s_10ns_22s_23_4_1_U61_n_7,
      I1 => mac_muladd_12s_10ns_22s_23_4_1_U62_n_7,
      O => \add_ln504_2_reg_4421[23]_i_5_n_5\
    );
\add_ln504_2_reg_4421[23]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_12s_10ns_22s_23_4_1_U61_n_8,
      I1 => mac_muladd_12s_10ns_22s_23_4_1_U62_n_8,
      O => \add_ln504_2_reg_4421[23]_i_6_n_5\
    );
\add_ln504_2_reg_4421[23]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_12s_10ns_22s_23_4_1_U61_n_9,
      I1 => mac_muladd_12s_10ns_22s_23_4_1_U62_n_9,
      O => \add_ln504_2_reg_4421[23]_i_7_n_5\
    );
\add_ln504_2_reg_4421[23]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_12s_10ns_22s_23_4_1_U61_n_10,
      I1 => mac_muladd_12s_10ns_22s_23_4_1_U62_n_10,
      O => \add_ln504_2_reg_4421[23]_i_8_n_5\
    );
\add_ln504_2_reg_4421[23]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_12s_10ns_22s_23_4_1_U61_n_11,
      I1 => mac_muladd_12s_10ns_22s_23_4_1_U62_n_11,
      O => \add_ln504_2_reg_4421[23]_i_9_n_5\
    );
\add_ln504_2_reg_4421[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_12s_10ns_22s_23_4_1_U61_n_20,
      I1 => mac_muladd_12s_10ns_22s_23_4_1_U62_n_20,
      O => \add_ln504_2_reg_4421[7]_i_2_n_5\
    );
\add_ln504_2_reg_4421[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_12s_10ns_22s_23_4_1_U61_n_21,
      I1 => mac_muladd_12s_10ns_22s_23_4_1_U62_n_21,
      O => \add_ln504_2_reg_4421[7]_i_3_n_5\
    );
\add_ln504_2_reg_4421[7]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_12s_10ns_22s_23_4_1_U61_n_22,
      I1 => mac_muladd_12s_10ns_22s_23_4_1_U62_n_22,
      O => \add_ln504_2_reg_4421[7]_i_4_n_5\
    );
\add_ln504_2_reg_4421[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_12s_10ns_22s_23_4_1_U61_n_23,
      I1 => mac_muladd_12s_10ns_22s_23_4_1_U62_n_23,
      O => \add_ln504_2_reg_4421[7]_i_5_n_5\
    );
\add_ln504_2_reg_4421[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_12s_10ns_22s_23_4_1_U61_n_24,
      I1 => mac_muladd_12s_10ns_22s_23_4_1_U62_n_24,
      O => \add_ln504_2_reg_4421[7]_i_6_n_5\
    );
\add_ln504_2_reg_4421[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_12s_10ns_22s_23_4_1_U61_n_25,
      I1 => mac_muladd_12s_10ns_22s_23_4_1_U62_n_25,
      O => \add_ln504_2_reg_4421[7]_i_7_n_5\
    );
\add_ln504_2_reg_4421[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_12s_10ns_22s_23_4_1_U61_n_26,
      I1 => mac_muladd_12s_10ns_22s_23_4_1_U62_n_26,
      O => \add_ln504_2_reg_4421[7]_i_8_n_5\
    );
\add_ln504_2_reg_4421[7]_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => mac_muladd_12s_10ns_22s_23_4_1_U61_n_27,
      I1 => mac_muladd_12s_10ns_22s_23_4_1_U62_n_27,
      O => \add_ln504_2_reg_4421[7]_i_9_n_5\
    );
\add_ln504_2_reg_4421_pp0_iter17_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_reg_4421(13),
      Q => add_ln504_2_reg_4421_pp0_iter17_reg(13),
      R => '0'
    );
\add_ln504_2_reg_4421_pp0_iter17_reg_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_reg_4421(14),
      Q => add_ln504_2_reg_4421_pp0_iter17_reg(14),
      R => '0'
    );
\add_ln504_2_reg_4421_pp0_iter17_reg_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_reg_4421(15),
      Q => add_ln504_2_reg_4421_pp0_iter17_reg(15),
      R => '0'
    );
\add_ln504_2_reg_4421_pp0_iter17_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_reg_4421(16),
      Q => add_ln504_2_reg_4421_pp0_iter17_reg(16),
      R => '0'
    );
\add_ln504_2_reg_4421_pp0_iter17_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_reg_4421(17),
      Q => add_ln504_2_reg_4421_pp0_iter17_reg(17),
      R => '0'
    );
\add_ln504_2_reg_4421_pp0_iter17_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_reg_4421(18),
      Q => add_ln504_2_reg_4421_pp0_iter17_reg(18),
      R => '0'
    );
\add_ln504_2_reg_4421_pp0_iter17_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_reg_4421(19),
      Q => add_ln504_2_reg_4421_pp0_iter17_reg(19),
      R => '0'
    );
\add_ln504_2_reg_4421_pp0_iter17_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_reg_4421(20),
      Q => add_ln504_2_reg_4421_pp0_iter17_reg(20),
      R => '0'
    );
\add_ln504_2_reg_4421_pp0_iter17_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_reg_4421(21),
      Q => add_ln504_2_reg_4421_pp0_iter17_reg(21),
      R => '0'
    );
\add_ln504_2_reg_4421_pp0_iter17_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_reg_4421(22),
      Q => add_ln504_2_reg_4421_pp0_iter17_reg(22),
      R => '0'
    );
\add_ln504_2_reg_4421_pp0_iter17_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_reg_4421(23),
      Q => add_ln504_2_reg_4421_pp0_iter17_reg(23),
      R => '0'
    );
\add_ln504_2_reg_4421_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_fu_3230_p2(0),
      Q => add_ln504_2_reg_4421(0),
      R => '0'
    );
\add_ln504_2_reg_4421_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_fu_3230_p2(10),
      Q => add_ln504_2_reg_4421(10),
      R => '0'
    );
\add_ln504_2_reg_4421_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_fu_3230_p2(11),
      Q => add_ln504_2_reg_4421(11),
      R => '0'
    );
\add_ln504_2_reg_4421_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_fu_3230_p2(12),
      Q => add_ln504_2_reg_4421(12),
      R => '0'
    );
\add_ln504_2_reg_4421_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_fu_3230_p2(13),
      Q => add_ln504_2_reg_4421(13),
      R => '0'
    );
\add_ln504_2_reg_4421_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_fu_3230_p2(14),
      Q => add_ln504_2_reg_4421(14),
      R => '0'
    );
\add_ln504_2_reg_4421_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_fu_3230_p2(15),
      Q => add_ln504_2_reg_4421(15),
      R => '0'
    );
\add_ln504_2_reg_4421_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln504_2_reg_4421_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \add_ln504_2_reg_4421_reg[15]_i_1_n_5\,
      CO(6) => \add_ln504_2_reg_4421_reg[15]_i_1_n_6\,
      CO(5) => \add_ln504_2_reg_4421_reg[15]_i_1_n_7\,
      CO(4) => \add_ln504_2_reg_4421_reg[15]_i_1_n_8\,
      CO(3) => \add_ln504_2_reg_4421_reg[15]_i_1_n_9\,
      CO(2) => \add_ln504_2_reg_4421_reg[15]_i_1_n_10\,
      CO(1) => \add_ln504_2_reg_4421_reg[15]_i_1_n_11\,
      CO(0) => \add_ln504_2_reg_4421_reg[15]_i_1_n_12\,
      DI(7) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_12,
      DI(6) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_13,
      DI(5) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_14,
      DI(4) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_15,
      DI(3) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_16,
      DI(2) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_17,
      DI(1) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_18,
      DI(0) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_19,
      O(7 downto 0) => add_ln504_2_fu_3230_p2(15 downto 8),
      S(7) => \add_ln504_2_reg_4421[15]_i_2_n_5\,
      S(6) => \add_ln504_2_reg_4421[15]_i_3_n_5\,
      S(5) => \add_ln504_2_reg_4421[15]_i_4_n_5\,
      S(4) => \add_ln504_2_reg_4421[15]_i_5_n_5\,
      S(3) => \add_ln504_2_reg_4421[15]_i_6_n_5\,
      S(2) => \add_ln504_2_reg_4421[15]_i_7_n_5\,
      S(1) => \add_ln504_2_reg_4421[15]_i_8_n_5\,
      S(0) => \add_ln504_2_reg_4421[15]_i_9_n_5\
    );
\add_ln504_2_reg_4421_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_fu_3230_p2(16),
      Q => add_ln504_2_reg_4421(16),
      R => '0'
    );
\add_ln504_2_reg_4421_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_fu_3230_p2(17),
      Q => add_ln504_2_reg_4421(17),
      R => '0'
    );
\add_ln504_2_reg_4421_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_fu_3230_p2(18),
      Q => add_ln504_2_reg_4421(18),
      R => '0'
    );
\add_ln504_2_reg_4421_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_fu_3230_p2(19),
      Q => add_ln504_2_reg_4421(19),
      R => '0'
    );
\add_ln504_2_reg_4421_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_fu_3230_p2(1),
      Q => add_ln504_2_reg_4421(1),
      R => '0'
    );
\add_ln504_2_reg_4421_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_fu_3230_p2(20),
      Q => add_ln504_2_reg_4421(20),
      R => '0'
    );
\add_ln504_2_reg_4421_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_fu_3230_p2(21),
      Q => add_ln504_2_reg_4421(21),
      R => '0'
    );
\add_ln504_2_reg_4421_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_fu_3230_p2(22),
      Q => add_ln504_2_reg_4421(22),
      R => '0'
    );
\add_ln504_2_reg_4421_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_fu_3230_p2(23),
      Q => add_ln504_2_reg_4421(23),
      R => '0'
    );
\add_ln504_2_reg_4421_reg[23]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \add_ln504_2_reg_4421_reg[15]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \NLW_add_ln504_2_reg_4421_reg[23]_i_1_CO_UNCONNECTED\(7),
      CO(6) => \add_ln504_2_reg_4421_reg[23]_i_1_n_6\,
      CO(5) => \add_ln504_2_reg_4421_reg[23]_i_1_n_7\,
      CO(4) => \add_ln504_2_reg_4421_reg[23]_i_1_n_8\,
      CO(3) => \add_ln504_2_reg_4421_reg[23]_i_1_n_9\,
      CO(2) => \add_ln504_2_reg_4421_reg[23]_i_1_n_10\,
      CO(1) => \add_ln504_2_reg_4421_reg[23]_i_1_n_11\,
      CO(0) => \add_ln504_2_reg_4421_reg[23]_i_1_n_12\,
      DI(7) => '0',
      DI(6) => \add_ln504_2_reg_4421[23]_i_2_n_5\,
      DI(5) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_6,
      DI(4) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_7,
      DI(3) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_8,
      DI(2) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_9,
      DI(1) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_10,
      DI(0) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_11,
      O(7 downto 0) => add_ln504_2_fu_3230_p2(23 downto 16),
      S(7) => '1',
      S(6) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_28,
      S(5) => \add_ln504_2_reg_4421[23]_i_4_n_5\,
      S(4) => \add_ln504_2_reg_4421[23]_i_5_n_5\,
      S(3) => \add_ln504_2_reg_4421[23]_i_6_n_5\,
      S(2) => \add_ln504_2_reg_4421[23]_i_7_n_5\,
      S(1) => \add_ln504_2_reg_4421[23]_i_8_n_5\,
      S(0) => \add_ln504_2_reg_4421[23]_i_9_n_5\
    );
\add_ln504_2_reg_4421_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_fu_3230_p2(2),
      Q => add_ln504_2_reg_4421(2),
      R => '0'
    );
\add_ln504_2_reg_4421_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_fu_3230_p2(3),
      Q => add_ln504_2_reg_4421(3),
      R => '0'
    );
\add_ln504_2_reg_4421_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_fu_3230_p2(4),
      Q => add_ln504_2_reg_4421(4),
      R => '0'
    );
\add_ln504_2_reg_4421_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_fu_3230_p2(5),
      Q => add_ln504_2_reg_4421(5),
      R => '0'
    );
\add_ln504_2_reg_4421_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_fu_3230_p2(6),
      Q => add_ln504_2_reg_4421(6),
      R => '0'
    );
\add_ln504_2_reg_4421_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_fu_3230_p2(7),
      Q => add_ln504_2_reg_4421(7),
      R => '0'
    );
\add_ln504_2_reg_4421_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \add_ln504_2_reg_4421_reg[7]_i_1_n_5\,
      CO(6) => \add_ln504_2_reg_4421_reg[7]_i_1_n_6\,
      CO(5) => \add_ln504_2_reg_4421_reg[7]_i_1_n_7\,
      CO(4) => \add_ln504_2_reg_4421_reg[7]_i_1_n_8\,
      CO(3) => \add_ln504_2_reg_4421_reg[7]_i_1_n_9\,
      CO(2) => \add_ln504_2_reg_4421_reg[7]_i_1_n_10\,
      CO(1) => \add_ln504_2_reg_4421_reg[7]_i_1_n_11\,
      CO(0) => \add_ln504_2_reg_4421_reg[7]_i_1_n_12\,
      DI(7) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_20,
      DI(6) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_21,
      DI(5) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_22,
      DI(4) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_23,
      DI(3) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_24,
      DI(2) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_25,
      DI(1) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_26,
      DI(0) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_27,
      O(7 downto 0) => add_ln504_2_fu_3230_p2(7 downto 0),
      S(7) => \add_ln504_2_reg_4421[7]_i_2_n_5\,
      S(6) => \add_ln504_2_reg_4421[7]_i_3_n_5\,
      S(5) => \add_ln504_2_reg_4421[7]_i_4_n_5\,
      S(4) => \add_ln504_2_reg_4421[7]_i_5_n_5\,
      S(3) => \add_ln504_2_reg_4421[7]_i_6_n_5\,
      S(2) => \add_ln504_2_reg_4421[7]_i_7_n_5\,
      S(1) => \add_ln504_2_reg_4421[7]_i_8_n_5\,
      S(0) => \add_ln504_2_reg_4421[7]_i_9_n_5\
    );
\add_ln504_2_reg_4421_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_fu_3230_p2(8),
      Q => add_ln504_2_reg_4421(8),
      R => '0'
    );
\add_ln504_2_reg_4421_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln504_2_fu_3230_p2(9),
      Q => add_ln504_2_reg_4421(9),
      R => '0'
    );
\addr[1]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_0\(1),
      I1 => \^cmp84_reg_669_reg[0]\,
      I2 => imgBayer_empty_n,
      I3 => push_1,
      O => p_6_in
    );
\ap_frp_data_req_imgBayer[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => cmp84_reg_669,
      I1 => \icmp_ln318_reg_3698_reg_n_5_[0]\,
      I2 => icmp_ln328_reg_3707,
      I3 => frp_pipeline_valid_U_valid_out(1),
      O => \^cmp84_reg_669_reg[0]\
    );
\ap_frp_data_req_imgBayer_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_10,
      Q => ap_frp_data_req_imgBayer(0),
      R => \^ap_rst_n_0\
    );
\ap_frp_data_req_imgBayer_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_9,
      Q => ap_frp_data_req_imgBayer(1),
      R => \^ap_rst_n_0\
    );
\ap_frp_data_req_imgBayer_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_8,
      Q => ap_frp_data_req_imgBayer(2),
      R => \^ap_rst_n_0\
    );
\ap_frp_data_req_imgBayer_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_7,
      Q => ap_frp_data_req_imgBayer(3),
      R => \^ap_rst_n_0\
    );
\ap_frp_data_req_imgBayer_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_6,
      Q => ap_frp_data_req_imgBayer(4),
      R => \^ap_rst_n_0\
    );
ap_loop_exit_ready_pp0_iter17_reg_reg_srl17: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10000",
      CE => '1',
      CLK => ap_clk,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready,
      Q => ap_loop_exit_ready_pp0_iter17_reg_reg_srl17_n_5,
      Q31 => NLW_ap_loop_exit_ready_pp0_iter17_reg_reg_srl17_Q31_UNCONNECTED
    );
\ap_loop_exit_ready_pp0_iter18_reg_reg__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_loop_exit_ready_pp0_iter17_reg_reg_srl17_n_5,
      Q => ap_loop_exit_ready_pp0_iter18_reg,
      R => '0'
    );
\ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => cmp84_reg_669,
      I1 => \icmp_ln318_reg_3698_reg_n_5_[0]\,
      I2 => icmp_ln328_reg_3707,
      I3 => frp_pipeline_valid_U_valid_out(1),
      O => \ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(1),
      D => \out\(0),
      Q => ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(0),
      R => \ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(1),
      D => \out\(1),
      Q => ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(1),
      R => \ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(1),
      D => \out\(2),
      Q => ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(2),
      R => \ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(1),
      D => \out\(3),
      Q => ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(3),
      R => \ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(1),
      D => \out\(4),
      Q => ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(4),
      R => \ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(1),
      D => \out\(5),
      Q => ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(5),
      R => \ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(1),
      D => \out\(6),
      Q => ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(6),
      R => \ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632[7]_i_1_n_5\
    );
\ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(1),
      D => \out\(7),
      Q => ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(7),
      R => \ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632[7]_i_1_n_5\
    );
\ave_1_fu_1812_p2__29_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_1_fu_1812_p2__29_carry_n_5\,
      CO(6) => \ave_1_fu_1812_p2__29_carry_n_6\,
      CO(5) => \ave_1_fu_1812_p2__29_carry_n_7\,
      CO(4) => \ave_1_fu_1812_p2__29_carry_n_8\,
      CO(3) => \ave_1_fu_1812_p2__29_carry_n_9\,
      CO(2) => \ave_1_fu_1812_p2__29_carry_n_10\,
      CO(1) => \ave_1_fu_1812_p2__29_carry_n_11\,
      CO(0) => \ave_1_fu_1812_p2__29_carry_n_12\,
      DI(7 downto 0) => sext_ln466_5_fu_1808_p1(7 downto 0),
      O(7 downto 0) => ave_1_fu_1812_p2(7 downto 0),
      S(7) => \ave_1_fu_1812_p2__29_carry_i_1_n_5\,
      S(6) => \ave_1_fu_1812_p2__29_carry_i_2_n_5\,
      S(5) => \ave_1_fu_1812_p2__29_carry_i_3_n_5\,
      S(4) => \ave_1_fu_1812_p2__29_carry_i_4_n_5\,
      S(3) => \ave_1_fu_1812_p2__29_carry_i_5_n_5\,
      S(2) => \ave_1_fu_1812_p2__29_carry_i_6_n_5\,
      S(1) => \ave_1_fu_1812_p2__29_carry_i_7_n_5\,
      S(0) => \ave_1_fu_1812_p2__29_carry_i_8_n_5\
    );
\ave_1_fu_1812_p2__29_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_1_fu_1812_p2__29_carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_ave_1_fu_1812_p2__29_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \ave_1_fu_1812_p2__29_carry__0_n_10\,
      CO(1) => \ave_1_fu_1812_p2__29_carry__0_n_11\,
      CO(0) => \ave_1_fu_1812_p2__29_carry__0_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => \ave_1_fu_1812_p2_carry__0_n_10\,
      DI(1 downto 0) => sext_ln466_5_fu_1808_p1(9 downto 8),
      O(7 downto 4) => \NLW_ave_1_fu_1812_p2__29_carry__0_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => ave_1_fu_1812_p2(11 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \ave_1_fu_1812_p2__29_carry__0_i_1_n_5\,
      S(1) => \ave_1_fu_1812_p2__29_carry__0_i_2_n_5\,
      S(0) => \ave_1_fu_1812_p2__29_carry__0_i_3_n_5\
    );
\ave_1_fu_1812_p2__29_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ave_1_fu_1812_p2_carry__0_n_10\,
      I1 => \add_ln466_fu_1792_p2_carry__0_n_10\,
      O => \ave_1_fu_1812_p2__29_carry__0_i_1_n_5\
    );
\ave_1_fu_1812_p2__29_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1808_p1(9),
      I1 => sext_ln466_4_fu_1798_p1(9),
      O => \ave_1_fu_1812_p2__29_carry__0_i_2_n_5\
    );
\ave_1_fu_1812_p2__29_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1808_p1(8),
      I1 => sext_ln466_4_fu_1798_p1(8),
      O => \ave_1_fu_1812_p2__29_carry__0_i_3_n_5\
    );
\ave_1_fu_1812_p2__29_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1808_p1(7),
      I1 => sext_ln466_4_fu_1798_p1(7),
      O => \ave_1_fu_1812_p2__29_carry_i_1_n_5\
    );
\ave_1_fu_1812_p2__29_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1808_p1(6),
      I1 => sext_ln466_4_fu_1798_p1(6),
      O => \ave_1_fu_1812_p2__29_carry_i_2_n_5\
    );
\ave_1_fu_1812_p2__29_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1808_p1(5),
      I1 => sext_ln466_4_fu_1798_p1(5),
      O => \ave_1_fu_1812_p2__29_carry_i_3_n_5\
    );
\ave_1_fu_1812_p2__29_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1808_p1(4),
      I1 => sext_ln466_4_fu_1798_p1(4),
      O => \ave_1_fu_1812_p2__29_carry_i_4_n_5\
    );
\ave_1_fu_1812_p2__29_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1808_p1(3),
      I1 => sext_ln466_4_fu_1798_p1(3),
      O => \ave_1_fu_1812_p2__29_carry_i_5_n_5\
    );
\ave_1_fu_1812_p2__29_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1808_p1(2),
      I1 => sext_ln466_4_fu_1798_p1(2),
      O => \ave_1_fu_1812_p2__29_carry_i_6_n_5\
    );
\ave_1_fu_1812_p2__29_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1808_p1(1),
      I1 => sext_ln466_4_fu_1798_p1(1),
      O => \ave_1_fu_1812_p2__29_carry_i_7_n_5\
    );
\ave_1_fu_1812_p2__29_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_5_fu_1808_p1(0),
      I1 => sext_ln466_4_fu_1798_p1(0),
      O => \ave_1_fu_1812_p2__29_carry_i_8_n_5\
    );
ave_1_fu_1812_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => ave_1_fu_1812_p2_carry_n_5,
      CO(6) => ave_1_fu_1812_p2_carry_n_6,
      CO(5) => ave_1_fu_1812_p2_carry_n_7,
      CO(4) => ave_1_fu_1812_p2_carry_n_8,
      CO(3) => ave_1_fu_1812_p2_carry_n_9,
      CO(2) => ave_1_fu_1812_p2_carry_n_10,
      CO(1) => ave_1_fu_1812_p2_carry_n_11,
      CO(0) => ave_1_fu_1812_p2_carry_n_12,
      DI(7 downto 0) => K_11_reg_4000(7 downto 0),
      O(7 downto 0) => sext_ln466_5_fu_1808_p1(7 downto 0),
      S(7) => ave_1_fu_1812_p2_carry_i_1_n_5,
      S(6) => ave_1_fu_1812_p2_carry_i_2_n_5,
      S(5) => ave_1_fu_1812_p2_carry_i_3_n_5,
      S(4) => ave_1_fu_1812_p2_carry_i_4_n_5,
      S(3) => ave_1_fu_1812_p2_carry_i_5_n_5,
      S(2) => ave_1_fu_1812_p2_carry_i_6_n_5,
      S(1) => ave_1_fu_1812_p2_carry_i_7_n_5,
      S(0) => ave_1_fu_1812_p2_carry_i_8_n_5
    );
\ave_1_fu_1812_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => ave_1_fu_1812_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_ave_1_fu_1812_p2_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \ave_1_fu_1812_p2_carry__0_n_10\,
      CO(1) => \NLW_ave_1_fu_1812_p2_carry__0_CO_UNCONNECTED\(1),
      CO(0) => \ave_1_fu_1812_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \ave_1_fu_1812_p2_carry__0_i_1_n_5\,
      DI(0) => K_11_reg_4000(8),
      O(7 downto 2) => \NLW_ave_1_fu_1812_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sext_ln466_5_fu_1808_p1(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \ave_1_fu_1812_p2_carry__0_i_2_n_5\,
      S(0) => \ave_1_fu_1812_p2_carry__0_i_3_n_5\
    );
\ave_1_fu_1812_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => K_11_reg_4000(9),
      O => \ave_1_fu_1812_p2_carry__0_i_1_n_5\
    );
\ave_1_fu_1812_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_reg_4000(9),
      I1 => K_1_reg_3935(9),
      O => \ave_1_fu_1812_p2_carry__0_i_2_n_5\
    );
\ave_1_fu_1812_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_reg_4000(8),
      I1 => K_1_reg_3935(8),
      O => \ave_1_fu_1812_p2_carry__0_i_3_n_5\
    );
ave_1_fu_1812_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_reg_4000(7),
      I1 => K_1_reg_3935(7),
      O => ave_1_fu_1812_p2_carry_i_1_n_5
    );
ave_1_fu_1812_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_reg_4000(6),
      I1 => K_1_reg_3935(6),
      O => ave_1_fu_1812_p2_carry_i_2_n_5
    );
ave_1_fu_1812_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_reg_4000(5),
      I1 => K_1_reg_3935(5),
      O => ave_1_fu_1812_p2_carry_i_3_n_5
    );
ave_1_fu_1812_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_reg_4000(4),
      I1 => K_1_reg_3935(4),
      O => ave_1_fu_1812_p2_carry_i_4_n_5
    );
ave_1_fu_1812_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_reg_4000(3),
      I1 => K_1_reg_3935(3),
      O => ave_1_fu_1812_p2_carry_i_5_n_5
    );
ave_1_fu_1812_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_reg_4000(2),
      I1 => K_1_reg_3935(2),
      O => ave_1_fu_1812_p2_carry_i_6_n_5
    );
ave_1_fu_1812_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_reg_4000(1),
      I1 => K_1_reg_3935(1),
      O => ave_1_fu_1812_p2_carry_i_7_n_5
    );
ave_1_fu_1812_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_11_reg_4000(0),
      I1 => K_1_reg_3935(0),
      O => ave_1_fu_1812_p2_carry_i_8_n_5
    );
\ave_1_reg_4055_pp0_iter10_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ave_1_fu_1812_p2(0),
      Q => \ave_1_reg_4055_pp0_iter10_reg_reg[0]_srl7_n_5\
    );
\ave_1_reg_4055_pp0_iter10_reg_reg[10]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => trunc_ln472_5_reg_4111(8),
      Q => \ave_1_reg_4055_pp0_iter10_reg_reg[10]_srl6_n_5\
    );
\ave_1_reg_4055_pp0_iter10_reg_reg[11]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp_27_reg_4101,
      Q => \ave_1_reg_4055_pp0_iter10_reg_reg[11]_srl6_n_5\
    );
\ave_1_reg_4055_pp0_iter10_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ave_1_fu_1812_p2(1),
      Q => \ave_1_reg_4055_pp0_iter10_reg_reg[1]_srl7_n_5\
    );
\ave_1_reg_4055_pp0_iter10_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => trunc_ln472_5_reg_4111(0),
      Q => \ave_1_reg_4055_pp0_iter10_reg_reg[2]_srl6_n_5\
    );
\ave_1_reg_4055_pp0_iter10_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => trunc_ln472_5_reg_4111(1),
      Q => \ave_1_reg_4055_pp0_iter10_reg_reg[3]_srl6_n_5\
    );
\ave_1_reg_4055_pp0_iter10_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => trunc_ln472_5_reg_4111(2),
      Q => \ave_1_reg_4055_pp0_iter10_reg_reg[4]_srl6_n_5\
    );
\ave_1_reg_4055_pp0_iter10_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => trunc_ln472_5_reg_4111(3),
      Q => \ave_1_reg_4055_pp0_iter10_reg_reg[5]_srl6_n_5\
    );
\ave_1_reg_4055_pp0_iter10_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => trunc_ln472_5_reg_4111(4),
      Q => \ave_1_reg_4055_pp0_iter10_reg_reg[6]_srl6_n_5\
    );
\ave_1_reg_4055_pp0_iter10_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => trunc_ln472_5_reg_4111(5),
      Q => \ave_1_reg_4055_pp0_iter10_reg_reg[7]_srl6_n_5\
    );
\ave_1_reg_4055_pp0_iter10_reg_reg[8]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => trunc_ln472_5_reg_4111(6),
      Q => \ave_1_reg_4055_pp0_iter10_reg_reg[8]_srl6_n_5\
    );
\ave_1_reg_4055_pp0_iter10_reg_reg[9]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => trunc_ln472_5_reg_4111(7),
      Q => \ave_1_reg_4055_pp0_iter10_reg_reg[9]_srl6_n_5\
    );
\ave_1_reg_4055_pp0_iter11_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_1_reg_4055_pp0_iter10_reg_reg[0]_srl7_n_5\,
      Q => ave_1_reg_4055_pp0_iter11_reg(0),
      R => '0'
    );
\ave_1_reg_4055_pp0_iter11_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_1_reg_4055_pp0_iter10_reg_reg[10]_srl6_n_5\,
      Q => ave_1_reg_4055_pp0_iter11_reg(10),
      R => '0'
    );
\ave_1_reg_4055_pp0_iter11_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_1_reg_4055_pp0_iter10_reg_reg[11]_srl6_n_5\,
      Q => ave_1_reg_4055_pp0_iter11_reg(11),
      R => '0'
    );
\ave_1_reg_4055_pp0_iter11_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_1_reg_4055_pp0_iter10_reg_reg[1]_srl7_n_5\,
      Q => ave_1_reg_4055_pp0_iter11_reg(1),
      R => '0'
    );
\ave_1_reg_4055_pp0_iter11_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_1_reg_4055_pp0_iter10_reg_reg[2]_srl6_n_5\,
      Q => ave_1_reg_4055_pp0_iter11_reg(2),
      R => '0'
    );
\ave_1_reg_4055_pp0_iter11_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_1_reg_4055_pp0_iter10_reg_reg[3]_srl6_n_5\,
      Q => ave_1_reg_4055_pp0_iter11_reg(3),
      R => '0'
    );
\ave_1_reg_4055_pp0_iter11_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_1_reg_4055_pp0_iter10_reg_reg[4]_srl6_n_5\,
      Q => ave_1_reg_4055_pp0_iter11_reg(4),
      R => '0'
    );
\ave_1_reg_4055_pp0_iter11_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_1_reg_4055_pp0_iter10_reg_reg[5]_srl6_n_5\,
      Q => ave_1_reg_4055_pp0_iter11_reg(5),
      R => '0'
    );
\ave_1_reg_4055_pp0_iter11_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_1_reg_4055_pp0_iter10_reg_reg[6]_srl6_n_5\,
      Q => ave_1_reg_4055_pp0_iter11_reg(6),
      R => '0'
    );
\ave_1_reg_4055_pp0_iter11_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_1_reg_4055_pp0_iter10_reg_reg[7]_srl6_n_5\,
      Q => ave_1_reg_4055_pp0_iter11_reg(7),
      R => '0'
    );
\ave_1_reg_4055_pp0_iter11_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_1_reg_4055_pp0_iter10_reg_reg[8]_srl6_n_5\,
      Q => ave_1_reg_4055_pp0_iter11_reg(8),
      R => '0'
    );
\ave_1_reg_4055_pp0_iter11_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_1_reg_4055_pp0_iter10_reg_reg[9]_srl6_n_5\,
      Q => ave_1_reg_4055_pp0_iter11_reg(9),
      R => '0'
    );
\ave_2_fu_1834_p2__29_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_2_fu_1834_p2__29_carry_n_5\,
      CO(6) => \ave_2_fu_1834_p2__29_carry_n_6\,
      CO(5) => \ave_2_fu_1834_p2__29_carry_n_7\,
      CO(4) => \ave_2_fu_1834_p2__29_carry_n_8\,
      CO(3) => \ave_2_fu_1834_p2__29_carry_n_9\,
      CO(2) => \ave_2_fu_1834_p2__29_carry_n_10\,
      CO(1) => \ave_2_fu_1834_p2__29_carry_n_11\,
      CO(0) => \ave_2_fu_1834_p2__29_carry_n_12\,
      DI(7 downto 0) => sext_ln466_4_fu_1798_p1(7 downto 0),
      O(7 downto 0) => ave_2_fu_1834_p2(7 downto 0),
      S(7) => \ave_2_fu_1834_p2__29_carry_i_1_n_5\,
      S(6) => \ave_2_fu_1834_p2__29_carry_i_2_n_5\,
      S(5) => \ave_2_fu_1834_p2__29_carry_i_3_n_5\,
      S(4) => \ave_2_fu_1834_p2__29_carry_i_4_n_5\,
      S(3) => \ave_2_fu_1834_p2__29_carry_i_5_n_5\,
      S(2) => \ave_2_fu_1834_p2__29_carry_i_6_n_5\,
      S(1) => \ave_2_fu_1834_p2__29_carry_i_7_n_5\,
      S(0) => \ave_2_fu_1834_p2__29_carry_i_8_n_5\
    );
\ave_2_fu_1834_p2__29_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_2_fu_1834_p2__29_carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_ave_2_fu_1834_p2__29_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \ave_2_fu_1834_p2__29_carry__0_n_10\,
      CO(1) => \ave_2_fu_1834_p2__29_carry__0_n_11\,
      CO(0) => \ave_2_fu_1834_p2__29_carry__0_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => \add_ln466_fu_1792_p2_carry__0_n_10\,
      DI(1 downto 0) => sext_ln466_4_fu_1798_p1(9 downto 8),
      O(7 downto 4) => \NLW_ave_2_fu_1834_p2__29_carry__0_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => ave_2_fu_1834_p2(11 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \ave_2_fu_1834_p2__29_carry__0_i_1_n_5\,
      S(1) => \ave_2_fu_1834_p2__29_carry__0_i_2_n_5\,
      S(0) => \ave_2_fu_1834_p2__29_carry__0_i_3_n_5\
    );
\ave_2_fu_1834_p2__29_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \add_ln466_fu_1792_p2_carry__0_n_10\,
      I1 => \ave_2_fu_1834_p2_carry__0_n_10\,
      O => \ave_2_fu_1834_p2__29_carry__0_i_1_n_5\
    );
\ave_2_fu_1834_p2__29_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1798_p1(9),
      I1 => sext_ln467_2_fu_1830_p1(9),
      O => \ave_2_fu_1834_p2__29_carry__0_i_2_n_5\
    );
\ave_2_fu_1834_p2__29_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1798_p1(8),
      I1 => sext_ln467_2_fu_1830_p1(8),
      O => \ave_2_fu_1834_p2__29_carry__0_i_3_n_5\
    );
\ave_2_fu_1834_p2__29_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1798_p1(7),
      I1 => sext_ln467_2_fu_1830_p1(7),
      O => \ave_2_fu_1834_p2__29_carry_i_1_n_5\
    );
\ave_2_fu_1834_p2__29_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1798_p1(6),
      I1 => sext_ln467_2_fu_1830_p1(6),
      O => \ave_2_fu_1834_p2__29_carry_i_2_n_5\
    );
\ave_2_fu_1834_p2__29_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1798_p1(5),
      I1 => sext_ln467_2_fu_1830_p1(5),
      O => \ave_2_fu_1834_p2__29_carry_i_3_n_5\
    );
\ave_2_fu_1834_p2__29_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1798_p1(4),
      I1 => sext_ln467_2_fu_1830_p1(4),
      O => \ave_2_fu_1834_p2__29_carry_i_4_n_5\
    );
\ave_2_fu_1834_p2__29_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1798_p1(3),
      I1 => sext_ln467_2_fu_1830_p1(3),
      O => \ave_2_fu_1834_p2__29_carry_i_5_n_5\
    );
\ave_2_fu_1834_p2__29_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1798_p1(2),
      I1 => sext_ln467_2_fu_1830_p1(2),
      O => \ave_2_fu_1834_p2__29_carry_i_6_n_5\
    );
\ave_2_fu_1834_p2__29_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1798_p1(1),
      I1 => sext_ln467_2_fu_1830_p1(1),
      O => \ave_2_fu_1834_p2__29_carry_i_7_n_5\
    );
\ave_2_fu_1834_p2__29_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln466_4_fu_1798_p1(0),
      I1 => sext_ln467_2_fu_1830_p1(0),
      O => \ave_2_fu_1834_p2__29_carry_i_8_n_5\
    );
ave_2_fu_1834_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => ave_2_fu_1834_p2_carry_n_5,
      CO(6) => ave_2_fu_1834_p2_carry_n_6,
      CO(5) => ave_2_fu_1834_p2_carry_n_7,
      CO(4) => ave_2_fu_1834_p2_carry_n_8,
      CO(3) => ave_2_fu_1834_p2_carry_n_9,
      CO(2) => ave_2_fu_1834_p2_carry_n_10,
      CO(1) => ave_2_fu_1834_p2_carry_n_11,
      CO(0) => ave_2_fu_1834_p2_carry_n_12,
      DI(7 downto 0) => K_5_reg_3965(7 downto 0),
      O(7 downto 0) => sext_ln467_2_fu_1830_p1(7 downto 0),
      S(7) => ave_2_fu_1834_p2_carry_i_1_n_5,
      S(6) => ave_2_fu_1834_p2_carry_i_2_n_5,
      S(5) => ave_2_fu_1834_p2_carry_i_3_n_5,
      S(4) => ave_2_fu_1834_p2_carry_i_4_n_5,
      S(3) => ave_2_fu_1834_p2_carry_i_5_n_5,
      S(2) => ave_2_fu_1834_p2_carry_i_6_n_5,
      S(1) => ave_2_fu_1834_p2_carry_i_7_n_5,
      S(0) => ave_2_fu_1834_p2_carry_i_8_n_5
    );
\ave_2_fu_1834_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => ave_2_fu_1834_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_ave_2_fu_1834_p2_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \ave_2_fu_1834_p2_carry__0_n_10\,
      CO(1) => \NLW_ave_2_fu_1834_p2_carry__0_CO_UNCONNECTED\(1),
      CO(0) => \ave_2_fu_1834_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \ave_2_fu_1834_p2_carry__0_i_1_n_5\,
      DI(0) => K_5_reg_3965(8),
      O(7 downto 2) => \NLW_ave_2_fu_1834_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sext_ln467_2_fu_1830_p1(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \ave_2_fu_1834_p2_carry__0_i_2_n_5\,
      S(0) => \ave_2_fu_1834_p2_carry__0_i_3_n_5\
    );
\ave_2_fu_1834_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => K_5_reg_3965(9),
      O => \ave_2_fu_1834_p2_carry__0_i_1_n_5\
    );
\ave_2_fu_1834_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_reg_3965(9),
      I1 => K_7_reg_3975(9),
      O => \ave_2_fu_1834_p2_carry__0_i_2_n_5\
    );
\ave_2_fu_1834_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_reg_3965(8),
      I1 => K_7_reg_3975(8),
      O => \ave_2_fu_1834_p2_carry__0_i_3_n_5\
    );
ave_2_fu_1834_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_reg_3965(7),
      I1 => K_7_reg_3975(7),
      O => ave_2_fu_1834_p2_carry_i_1_n_5
    );
ave_2_fu_1834_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_reg_3965(6),
      I1 => K_7_reg_3975(6),
      O => ave_2_fu_1834_p2_carry_i_2_n_5
    );
ave_2_fu_1834_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_reg_3965(5),
      I1 => K_7_reg_3975(5),
      O => ave_2_fu_1834_p2_carry_i_3_n_5
    );
ave_2_fu_1834_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_reg_3965(4),
      I1 => K_7_reg_3975(4),
      O => ave_2_fu_1834_p2_carry_i_4_n_5
    );
ave_2_fu_1834_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_reg_3965(3),
      I1 => K_7_reg_3975(3),
      O => ave_2_fu_1834_p2_carry_i_5_n_5
    );
ave_2_fu_1834_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_reg_3965(2),
      I1 => K_7_reg_3975(2),
      O => ave_2_fu_1834_p2_carry_i_6_n_5
    );
ave_2_fu_1834_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_reg_3965(1),
      I1 => K_7_reg_3975(1),
      O => ave_2_fu_1834_p2_carry_i_7_n_5
    );
ave_2_fu_1834_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_5_reg_3965(0),
      I1 => K_7_reg_3975(0),
      O => ave_2_fu_1834_p2_carry_i_8_n_5
    );
\ave_2_reg_4070_pp0_iter10_reg_reg[0]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ave_2_fu_1834_p2(0),
      Q => \ave_2_reg_4070_pp0_iter10_reg_reg[0]_srl7_n_5\
    );
\ave_2_reg_4070_pp0_iter10_reg_reg[10]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => trunc_ln472_8_reg_4126(8),
      Q => \ave_2_reg_4070_pp0_iter10_reg_reg[10]_srl6_n_5\
    );
\ave_2_reg_4070_pp0_iter10_reg_reg[11]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp_28_reg_4116,
      Q => \ave_2_reg_4070_pp0_iter10_reg_reg[11]_srl6_n_5\
    );
\ave_2_reg_4070_pp0_iter10_reg_reg[1]_srl7\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ave_2_fu_1834_p2(1),
      Q => \ave_2_reg_4070_pp0_iter10_reg_reg[1]_srl7_n_5\
    );
\ave_2_reg_4070_pp0_iter10_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => trunc_ln472_8_reg_4126(0),
      Q => \ave_2_reg_4070_pp0_iter10_reg_reg[2]_srl6_n_5\
    );
\ave_2_reg_4070_pp0_iter10_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => trunc_ln472_8_reg_4126(1),
      Q => \ave_2_reg_4070_pp0_iter10_reg_reg[3]_srl6_n_5\
    );
\ave_2_reg_4070_pp0_iter10_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => trunc_ln472_8_reg_4126(2),
      Q => \ave_2_reg_4070_pp0_iter10_reg_reg[4]_srl6_n_5\
    );
\ave_2_reg_4070_pp0_iter10_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => trunc_ln472_8_reg_4126(3),
      Q => \ave_2_reg_4070_pp0_iter10_reg_reg[5]_srl6_n_5\
    );
\ave_2_reg_4070_pp0_iter10_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => trunc_ln472_8_reg_4126(4),
      Q => \ave_2_reg_4070_pp0_iter10_reg_reg[6]_srl6_n_5\
    );
\ave_2_reg_4070_pp0_iter10_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => trunc_ln472_8_reg_4126(5),
      Q => \ave_2_reg_4070_pp0_iter10_reg_reg[7]_srl6_n_5\
    );
\ave_2_reg_4070_pp0_iter10_reg_reg[8]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => trunc_ln472_8_reg_4126(6),
      Q => \ave_2_reg_4070_pp0_iter10_reg_reg[8]_srl6_n_5\
    );
\ave_2_reg_4070_pp0_iter10_reg_reg[9]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => trunc_ln472_8_reg_4126(7),
      Q => \ave_2_reg_4070_pp0_iter10_reg_reg[9]_srl6_n_5\
    );
\ave_2_reg_4070_pp0_iter11_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_2_reg_4070_pp0_iter10_reg_reg[0]_srl7_n_5\,
      Q => ave_2_reg_4070_pp0_iter11_reg(0),
      R => '0'
    );
\ave_2_reg_4070_pp0_iter11_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_2_reg_4070_pp0_iter10_reg_reg[10]_srl6_n_5\,
      Q => ave_2_reg_4070_pp0_iter11_reg(10),
      R => '0'
    );
\ave_2_reg_4070_pp0_iter11_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_2_reg_4070_pp0_iter10_reg_reg[11]_srl6_n_5\,
      Q => ave_2_reg_4070_pp0_iter11_reg(11),
      R => '0'
    );
\ave_2_reg_4070_pp0_iter11_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_2_reg_4070_pp0_iter10_reg_reg[1]_srl7_n_5\,
      Q => ave_2_reg_4070_pp0_iter11_reg(1),
      R => '0'
    );
\ave_2_reg_4070_pp0_iter11_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_2_reg_4070_pp0_iter10_reg_reg[2]_srl6_n_5\,
      Q => ave_2_reg_4070_pp0_iter11_reg(2),
      R => '0'
    );
\ave_2_reg_4070_pp0_iter11_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_2_reg_4070_pp0_iter10_reg_reg[3]_srl6_n_5\,
      Q => ave_2_reg_4070_pp0_iter11_reg(3),
      R => '0'
    );
\ave_2_reg_4070_pp0_iter11_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_2_reg_4070_pp0_iter10_reg_reg[4]_srl6_n_5\,
      Q => ave_2_reg_4070_pp0_iter11_reg(4),
      R => '0'
    );
\ave_2_reg_4070_pp0_iter11_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_2_reg_4070_pp0_iter10_reg_reg[5]_srl6_n_5\,
      Q => ave_2_reg_4070_pp0_iter11_reg(5),
      R => '0'
    );
\ave_2_reg_4070_pp0_iter11_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_2_reg_4070_pp0_iter10_reg_reg[6]_srl6_n_5\,
      Q => ave_2_reg_4070_pp0_iter11_reg(6),
      R => '0'
    );
\ave_2_reg_4070_pp0_iter11_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_2_reg_4070_pp0_iter10_reg_reg[7]_srl6_n_5\,
      Q => ave_2_reg_4070_pp0_iter11_reg(7),
      R => '0'
    );
\ave_2_reg_4070_pp0_iter11_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_2_reg_4070_pp0_iter10_reg_reg[8]_srl6_n_5\,
      Q => ave_2_reg_4070_pp0_iter11_reg(8),
      R => '0'
    );
\ave_2_reg_4070_pp0_iter11_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_2_reg_4070_pp0_iter10_reg_reg[9]_srl6_n_5\,
      Q => ave_2_reg_4070_pp0_iter11_reg(9),
      R => '0'
    );
\ave_3_fu_1868_p2__29_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_3_fu_1868_p2__29_carry_n_5\,
      CO(6) => \ave_3_fu_1868_p2__29_carry_n_6\,
      CO(5) => \ave_3_fu_1868_p2__29_carry_n_7\,
      CO(4) => \ave_3_fu_1868_p2__29_carry_n_8\,
      CO(3) => \ave_3_fu_1868_p2__29_carry_n_9\,
      CO(2) => \ave_3_fu_1868_p2__29_carry_n_10\,
      CO(1) => \ave_3_fu_1868_p2__29_carry_n_11\,
      CO(0) => \ave_3_fu_1868_p2__29_carry_n_12\,
      DI(7 downto 1) => K_8_fu_1715_p2(7 downto 1),
      DI(0) => add_ln458_reg_3985(0),
      O(7 downto 0) => sext_ln468_2_fu_1854_p1(7 downto 0),
      S(7) => \ave_3_fu_1868_p2__29_carry_i_1_n_5\,
      S(6) => \ave_3_fu_1868_p2__29_carry_i_2_n_5\,
      S(5) => \ave_3_fu_1868_p2__29_carry_i_3_n_5\,
      S(4) => \ave_3_fu_1868_p2__29_carry_i_4_n_5\,
      S(3) => \ave_3_fu_1868_p2__29_carry_i_5_n_5\,
      S(2) => \ave_3_fu_1868_p2__29_carry_i_6_n_5\,
      S(1) => \ave_3_fu_1868_p2__29_carry_i_7_n_5\,
      S(0) => \ave_3_fu_1868_p2__29_carry_i_8_n_5\
    );
\ave_3_fu_1868_p2__29_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_3_fu_1868_p2__29_carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_ave_3_fu_1868_p2__29_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \ave_3_fu_1868_p2__29_carry__0_n_10\,
      CO(1) => \NLW_ave_3_fu_1868_p2__29_carry__0_CO_UNCONNECTED\(1),
      CO(0) => \ave_3_fu_1868_p2__29_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \ave_3_fu_1868_p2__29_carry__0_i_1_n_12\,
      DI(0) => K_8_fu_1715_p2(8),
      O(7 downto 2) => \NLW_ave_3_fu_1868_p2__29_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sext_ln468_2_fu_1854_p1(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \ave_3_fu_1868_p2__29_carry__0_i_2_n_5\,
      S(0) => \ave_3_fu_1868_p2__29_carry__0_i_3_n_5\
    );
\ave_3_fu_1868_p2__29_carry__0_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => K_8_fu_1715_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_ave_3_fu_1868_p2__29_carry__0_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \ave_3_fu_1868_p2__29_carry__0_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_ave_3_fu_1868_p2__29_carry__0_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\ave_3_fu_1868_p2__29_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ave_3_fu_1868_p2__29_carry__0_i_1_n_12\,
      I1 => \sext_ln468_1_reg_4080_reg[9]_i_2_n_12\,
      O => \ave_3_fu_1868_p2__29_carry__0_i_2_n_5\
    );
\ave_3_fu_1868_p2__29_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1715_p2(8),
      I1 => K_10_fu_1736_p2(8),
      O => \ave_3_fu_1868_p2__29_carry__0_i_3_n_5\
    );
\ave_3_fu_1868_p2__29_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1715_p2(7),
      I1 => K_10_fu_1736_p2(7),
      O => \ave_3_fu_1868_p2__29_carry_i_1_n_5\
    );
\ave_3_fu_1868_p2__29_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1715_p2(6),
      I1 => K_10_fu_1736_p2(6),
      O => \ave_3_fu_1868_p2__29_carry_i_2_n_5\
    );
\ave_3_fu_1868_p2__29_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1715_p2(5),
      I1 => K_10_fu_1736_p2(5),
      O => \ave_3_fu_1868_p2__29_carry_i_3_n_5\
    );
\ave_3_fu_1868_p2__29_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1715_p2(4),
      I1 => K_10_fu_1736_p2(4),
      O => \ave_3_fu_1868_p2__29_carry_i_4_n_5\
    );
\ave_3_fu_1868_p2__29_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1715_p2(3),
      I1 => K_10_fu_1736_p2(3),
      O => \ave_3_fu_1868_p2__29_carry_i_5_n_5\
    );
\ave_3_fu_1868_p2__29_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1715_p2(2),
      I1 => K_10_fu_1736_p2(2),
      O => \ave_3_fu_1868_p2__29_carry_i_6_n_5\
    );
\ave_3_fu_1868_p2__29_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_8_fu_1715_p2(1),
      I1 => K_10_fu_1736_p2(1),
      O => \ave_3_fu_1868_p2__29_carry_i_7_n_5\
    );
\ave_3_fu_1868_p2__29_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln458_reg_3985(0),
      I1 => add_ln460_reg_3995(0),
      O => \ave_3_fu_1868_p2__29_carry_i_8_n_5\
    );
\ave_3_fu_1868_p2__59_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_3_fu_1868_p2__59_carry_n_5\,
      CO(6) => \ave_3_fu_1868_p2__59_carry_n_6\,
      CO(5) => \ave_3_fu_1868_p2__59_carry_n_7\,
      CO(4) => \ave_3_fu_1868_p2__59_carry_n_8\,
      CO(3) => \ave_3_fu_1868_p2__59_carry_n_9\,
      CO(2) => \ave_3_fu_1868_p2__59_carry_n_10\,
      CO(1) => \ave_3_fu_1868_p2__59_carry_n_11\,
      CO(0) => \ave_3_fu_1868_p2__59_carry_n_12\,
      DI(7 downto 0) => sext_ln468_3_fu_1864_p1(7 downto 0),
      O(7 downto 0) => ave_3_fu_1868_p2(7 downto 0),
      S(7) => \ave_3_fu_1868_p2__59_carry_i_1_n_5\,
      S(6) => \ave_3_fu_1868_p2__59_carry_i_2_n_5\,
      S(5) => \ave_3_fu_1868_p2__59_carry_i_3_n_5\,
      S(4) => \ave_3_fu_1868_p2__59_carry_i_4_n_5\,
      S(3) => \ave_3_fu_1868_p2__59_carry_i_5_n_5\,
      S(2) => \ave_3_fu_1868_p2__59_carry_i_6_n_5\,
      S(1) => \ave_3_fu_1868_p2__59_carry_i_7_n_5\,
      S(0) => \ave_3_fu_1868_p2__59_carry_i_8_n_5\
    );
\ave_3_fu_1868_p2__59_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_3_fu_1868_p2__59_carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_ave_3_fu_1868_p2__59_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \ave_3_fu_1868_p2__59_carry__0_n_10\,
      CO(1) => \ave_3_fu_1868_p2__59_carry__0_n_11\,
      CO(0) => \ave_3_fu_1868_p2__59_carry__0_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => \ave_3_fu_1868_p2_carry__0_n_10\,
      DI(1 downto 0) => sext_ln468_3_fu_1864_p1(9 downto 8),
      O(7 downto 4) => \NLW_ave_3_fu_1868_p2__59_carry__0_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => ave_3_fu_1868_p2(11 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \ave_3_fu_1868_p2__59_carry__0_i_1_n_5\,
      S(1) => \ave_3_fu_1868_p2__59_carry__0_i_2_n_5\,
      S(0) => \ave_3_fu_1868_p2__59_carry__0_i_3_n_5\
    );
\ave_3_fu_1868_p2__59_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ave_3_fu_1868_p2_carry__0_n_10\,
      I1 => \ave_3_fu_1868_p2__29_carry__0_n_10\,
      O => \ave_3_fu_1868_p2__59_carry__0_i_1_n_5\
    );
\ave_3_fu_1868_p2__59_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1864_p1(9),
      I1 => sext_ln468_2_fu_1854_p1(9),
      O => \ave_3_fu_1868_p2__59_carry__0_i_2_n_5\
    );
\ave_3_fu_1868_p2__59_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1864_p1(8),
      I1 => sext_ln468_2_fu_1854_p1(8),
      O => \ave_3_fu_1868_p2__59_carry__0_i_3_n_5\
    );
\ave_3_fu_1868_p2__59_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1864_p1(7),
      I1 => sext_ln468_2_fu_1854_p1(7),
      O => \ave_3_fu_1868_p2__59_carry_i_1_n_5\
    );
\ave_3_fu_1868_p2__59_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1864_p1(6),
      I1 => sext_ln468_2_fu_1854_p1(6),
      O => \ave_3_fu_1868_p2__59_carry_i_2_n_5\
    );
\ave_3_fu_1868_p2__59_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1864_p1(5),
      I1 => sext_ln468_2_fu_1854_p1(5),
      O => \ave_3_fu_1868_p2__59_carry_i_3_n_5\
    );
\ave_3_fu_1868_p2__59_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1864_p1(4),
      I1 => sext_ln468_2_fu_1854_p1(4),
      O => \ave_3_fu_1868_p2__59_carry_i_4_n_5\
    );
\ave_3_fu_1868_p2__59_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1864_p1(3),
      I1 => sext_ln468_2_fu_1854_p1(3),
      O => \ave_3_fu_1868_p2__59_carry_i_5_n_5\
    );
\ave_3_fu_1868_p2__59_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1864_p1(2),
      I1 => sext_ln468_2_fu_1854_p1(2),
      O => \ave_3_fu_1868_p2__59_carry_i_6_n_5\
    );
\ave_3_fu_1868_p2__59_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1864_p1(1),
      I1 => sext_ln468_2_fu_1854_p1(1),
      O => \ave_3_fu_1868_p2__59_carry_i_7_n_5\
    );
\ave_3_fu_1868_p2__59_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln468_3_fu_1864_p1(0),
      I1 => sext_ln468_2_fu_1854_p1(0),
      O => \ave_3_fu_1868_p2__59_carry_i_8_n_5\
    );
ave_3_fu_1868_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => ave_3_fu_1868_p2_carry_n_5,
      CO(6) => ave_3_fu_1868_p2_carry_n_6,
      CO(5) => ave_3_fu_1868_p2_carry_n_7,
      CO(4) => ave_3_fu_1868_p2_carry_n_8,
      CO(3) => ave_3_fu_1868_p2_carry_n_9,
      CO(2) => ave_3_fu_1868_p2_carry_n_10,
      CO(1) => ave_3_fu_1868_p2_carry_n_11,
      CO(0) => ave_3_fu_1868_p2_carry_n_12,
      DI(7 downto 0) => K_6_reg_3970(7 downto 0),
      O(7 downto 0) => sext_ln468_3_fu_1864_p1(7 downto 0),
      S(7) => ave_3_fu_1868_p2_carry_i_1_n_5,
      S(6) => ave_3_fu_1868_p2_carry_i_2_n_5,
      S(5) => ave_3_fu_1868_p2_carry_i_3_n_5,
      S(4) => ave_3_fu_1868_p2_carry_i_4_n_5,
      S(3) => ave_3_fu_1868_p2_carry_i_5_n_5,
      S(2) => ave_3_fu_1868_p2_carry_i_6_n_5,
      S(1) => ave_3_fu_1868_p2_carry_i_7_n_5,
      S(0) => ave_3_fu_1868_p2_carry_i_8_n_5
    );
\ave_3_fu_1868_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => ave_3_fu_1868_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_ave_3_fu_1868_p2_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \ave_3_fu_1868_p2_carry__0_n_10\,
      CO(1) => \NLW_ave_3_fu_1868_p2_carry__0_CO_UNCONNECTED\(1),
      CO(0) => \ave_3_fu_1868_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \ave_3_fu_1868_p2_carry__0_i_1_n_5\,
      DI(0) => K_6_reg_3970(8),
      O(7 downto 2) => \NLW_ave_3_fu_1868_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sext_ln468_3_fu_1864_p1(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \ave_3_fu_1868_p2_carry__0_i_2_n_5\,
      S(0) => \ave_3_fu_1868_p2_carry__0_i_3_n_5\
    );
\ave_3_fu_1868_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => K_6_reg_3970(9),
      O => \ave_3_fu_1868_p2_carry__0_i_1_n_5\
    );
\ave_3_fu_1868_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_reg_3970(9),
      I1 => K_reg_3930(9),
      O => \ave_3_fu_1868_p2_carry__0_i_2_n_5\
    );
\ave_3_fu_1868_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_reg_3970(8),
      I1 => K_reg_3930(8),
      O => \ave_3_fu_1868_p2_carry__0_i_3_n_5\
    );
ave_3_fu_1868_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_reg_3970(7),
      I1 => K_reg_3930(7),
      O => ave_3_fu_1868_p2_carry_i_1_n_5
    );
ave_3_fu_1868_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_reg_3970(6),
      I1 => K_reg_3930(6),
      O => ave_3_fu_1868_p2_carry_i_2_n_5
    );
ave_3_fu_1868_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_reg_3970(5),
      I1 => K_reg_3930(5),
      O => ave_3_fu_1868_p2_carry_i_3_n_5
    );
ave_3_fu_1868_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_reg_3970(4),
      I1 => K_reg_3930(4),
      O => ave_3_fu_1868_p2_carry_i_4_n_5
    );
ave_3_fu_1868_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_reg_3970(3),
      I1 => K_reg_3930(3),
      O => ave_3_fu_1868_p2_carry_i_5_n_5
    );
ave_3_fu_1868_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_reg_3970(2),
      I1 => K_reg_3930(2),
      O => ave_3_fu_1868_p2_carry_i_6_n_5
    );
ave_3_fu_1868_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_reg_3970(1),
      I1 => K_reg_3930(1),
      O => ave_3_fu_1868_p2_carry_i_7_n_5
    );
ave_3_fu_1868_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_6_reg_3970(0),
      I1 => K_reg_3930(0),
      O => ave_3_fu_1868_p2_carry_i_8_n_5
    );
\ave_3_reg_4085_pp0_iter10_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ave_3_reg_4085(0),
      Q => \ave_3_reg_4085_pp0_iter10_reg_reg[0]_srl6_n_5\
    );
\ave_3_reg_4085_pp0_iter10_reg_reg[10]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ave_3_reg_4085(10),
      Q => \ave_3_reg_4085_pp0_iter10_reg_reg[10]_srl6_n_5\
    );
\ave_3_reg_4085_pp0_iter10_reg_reg[11]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp_29_reg_4131,
      Q => \ave_3_reg_4085_pp0_iter10_reg_reg[11]_srl6_n_5\
    );
\ave_3_reg_4085_pp0_iter10_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ave_3_reg_4085(1),
      Q => \ave_3_reg_4085_pp0_iter10_reg_reg[1]_srl6_n_5\
    );
\ave_3_reg_4085_pp0_iter10_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ave_3_reg_4085(2),
      Q => \ave_3_reg_4085_pp0_iter10_reg_reg[2]_srl6_n_5\
    );
\ave_3_reg_4085_pp0_iter10_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ave_3_reg_4085(3),
      Q => \ave_3_reg_4085_pp0_iter10_reg_reg[3]_srl6_n_5\
    );
\ave_3_reg_4085_pp0_iter10_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ave_3_reg_4085(4),
      Q => \ave_3_reg_4085_pp0_iter10_reg_reg[4]_srl6_n_5\
    );
\ave_3_reg_4085_pp0_iter10_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ave_3_reg_4085(5),
      Q => \ave_3_reg_4085_pp0_iter10_reg_reg[5]_srl6_n_5\
    );
\ave_3_reg_4085_pp0_iter10_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ave_3_reg_4085(6),
      Q => \ave_3_reg_4085_pp0_iter10_reg_reg[6]_srl6_n_5\
    );
\ave_3_reg_4085_pp0_iter10_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ave_3_reg_4085(7),
      Q => \ave_3_reg_4085_pp0_iter10_reg_reg[7]_srl6_n_5\
    );
\ave_3_reg_4085_pp0_iter10_reg_reg[8]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ave_3_reg_4085(8),
      Q => \ave_3_reg_4085_pp0_iter10_reg_reg[8]_srl6_n_5\
    );
\ave_3_reg_4085_pp0_iter10_reg_reg[9]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ave_3_reg_4085(9),
      Q => \ave_3_reg_4085_pp0_iter10_reg_reg[9]_srl6_n_5\
    );
\ave_3_reg_4085_pp0_iter11_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_3_reg_4085_pp0_iter10_reg_reg[0]_srl6_n_5\,
      Q => ave_3_reg_4085_pp0_iter11_reg(0),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter11_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_3_reg_4085_pp0_iter10_reg_reg[10]_srl6_n_5\,
      Q => ave_3_reg_4085_pp0_iter11_reg(10),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter11_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_3_reg_4085_pp0_iter10_reg_reg[11]_srl6_n_5\,
      Q => ave_3_reg_4085_pp0_iter11_reg(11),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter11_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_3_reg_4085_pp0_iter10_reg_reg[1]_srl6_n_5\,
      Q => ave_3_reg_4085_pp0_iter11_reg(1),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter11_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_3_reg_4085_pp0_iter10_reg_reg[2]_srl6_n_5\,
      Q => ave_3_reg_4085_pp0_iter11_reg(2),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter11_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_3_reg_4085_pp0_iter10_reg_reg[3]_srl6_n_5\,
      Q => ave_3_reg_4085_pp0_iter11_reg(3),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter11_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_3_reg_4085_pp0_iter10_reg_reg[4]_srl6_n_5\,
      Q => ave_3_reg_4085_pp0_iter11_reg(4),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter11_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_3_reg_4085_pp0_iter10_reg_reg[5]_srl6_n_5\,
      Q => ave_3_reg_4085_pp0_iter11_reg(5),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter11_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_3_reg_4085_pp0_iter10_reg_reg[6]_srl6_n_5\,
      Q => ave_3_reg_4085_pp0_iter11_reg(6),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter11_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_3_reg_4085_pp0_iter10_reg_reg[7]_srl6_n_5\,
      Q => ave_3_reg_4085_pp0_iter11_reg(7),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter11_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_3_reg_4085_pp0_iter10_reg_reg[8]_srl6_n_5\,
      Q => ave_3_reg_4085_pp0_iter11_reg(8),
      R => '0'
    );
\ave_3_reg_4085_pp0_iter11_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_3_reg_4085_pp0_iter10_reg_reg[9]_srl6_n_5\,
      Q => ave_3_reg_4085_pp0_iter11_reg(9),
      R => '0'
    );
\ave_3_reg_4085_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_3_fu_1868_p2(0),
      Q => ave_3_reg_4085(0),
      R => '0'
    );
\ave_3_reg_4085_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_3_fu_1868_p2(10),
      Q => ave_3_reg_4085(10),
      R => '0'
    );
\ave_3_reg_4085_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_3_fu_1868_p2(1),
      Q => ave_3_reg_4085(1),
      R => '0'
    );
\ave_3_reg_4085_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_3_fu_1868_p2(2),
      Q => ave_3_reg_4085(2),
      R => '0'
    );
\ave_3_reg_4085_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_3_fu_1868_p2(3),
      Q => ave_3_reg_4085(3),
      R => '0'
    );
\ave_3_reg_4085_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_3_fu_1868_p2(4),
      Q => ave_3_reg_4085(4),
      R => '0'
    );
\ave_3_reg_4085_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_3_fu_1868_p2(5),
      Q => ave_3_reg_4085(5),
      R => '0'
    );
\ave_3_reg_4085_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_3_fu_1868_p2(6),
      Q => ave_3_reg_4085(6),
      R => '0'
    );
\ave_3_reg_4085_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_3_fu_1868_p2(7),
      Q => ave_3_reg_4085(7),
      R => '0'
    );
\ave_3_reg_4085_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_3_fu_1868_p2(8),
      Q => ave_3_reg_4085(8),
      R => '0'
    );
\ave_3_reg_4085_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_3_fu_1868_p2(9),
      Q => ave_3_reg_4085(9),
      R => '0'
    );
\ave_fu_1774_p2__29_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_fu_1774_p2__29_carry_n_5\,
      CO(6) => \ave_fu_1774_p2__29_carry_n_6\,
      CO(5) => \ave_fu_1774_p2__29_carry_n_7\,
      CO(4) => \ave_fu_1774_p2__29_carry_n_8\,
      CO(3) => \ave_fu_1774_p2__29_carry_n_9\,
      CO(2) => \ave_fu_1774_p2__29_carry_n_10\,
      CO(1) => \ave_fu_1774_p2__29_carry_n_11\,
      CO(0) => \ave_fu_1774_p2__29_carry_n_12\,
      DI(7 downto 0) => K_4_reg_3955(7 downto 0),
      O(7 downto 0) => sext_ln465_4_fu_1760_p1(7 downto 0),
      S(7) => \ave_fu_1774_p2__29_carry_i_1_n_5\,
      S(6) => \ave_fu_1774_p2__29_carry_i_2_n_5\,
      S(5) => \ave_fu_1774_p2__29_carry_i_3_n_5\,
      S(4) => \ave_fu_1774_p2__29_carry_i_4_n_5\,
      S(3) => \ave_fu_1774_p2__29_carry_i_5_n_5\,
      S(2) => \ave_fu_1774_p2__29_carry_i_6_n_5\,
      S(1) => \ave_fu_1774_p2__29_carry_i_7_n_5\,
      S(0) => \ave_fu_1774_p2__29_carry_i_8_n_5\
    );
\ave_fu_1774_p2__29_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_fu_1774_p2__29_carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_ave_fu_1774_p2__29_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \ave_fu_1774_p2__29_carry__0_n_10\,
      CO(1) => \NLW_ave_fu_1774_p2__29_carry__0_CO_UNCONNECTED\(1),
      CO(0) => \ave_fu_1774_p2__29_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \ave_fu_1774_p2__29_carry__0_i_1_n_5\,
      DI(0) => K_4_reg_3955(8),
      O(7 downto 2) => \NLW_ave_fu_1774_p2__29_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sext_ln465_4_fu_1760_p1(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \ave_fu_1774_p2__29_carry__0_i_2_n_5\,
      S(0) => \ave_fu_1774_p2__29_carry__0_i_3_n_5\
    );
\ave_fu_1774_p2__29_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => K_4_reg_3955(9),
      O => \ave_fu_1774_p2__29_carry__0_i_1_n_5\
    );
\ave_fu_1774_p2__29_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_reg_3955(9),
      I1 => K_6_reg_3970(9),
      O => \ave_fu_1774_p2__29_carry__0_i_2_n_5\
    );
\ave_fu_1774_p2__29_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_reg_3955(8),
      I1 => K_6_reg_3970(8),
      O => \ave_fu_1774_p2__29_carry__0_i_3_n_5\
    );
\ave_fu_1774_p2__29_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_reg_3955(7),
      I1 => K_6_reg_3970(7),
      O => \ave_fu_1774_p2__29_carry_i_1_n_5\
    );
\ave_fu_1774_p2__29_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_reg_3955(6),
      I1 => K_6_reg_3970(6),
      O => \ave_fu_1774_p2__29_carry_i_2_n_5\
    );
\ave_fu_1774_p2__29_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_reg_3955(5),
      I1 => K_6_reg_3970(5),
      O => \ave_fu_1774_p2__29_carry_i_3_n_5\
    );
\ave_fu_1774_p2__29_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_reg_3955(4),
      I1 => K_6_reg_3970(4),
      O => \ave_fu_1774_p2__29_carry_i_4_n_5\
    );
\ave_fu_1774_p2__29_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_reg_3955(3),
      I1 => K_6_reg_3970(3),
      O => \ave_fu_1774_p2__29_carry_i_5_n_5\
    );
\ave_fu_1774_p2__29_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_reg_3955(2),
      I1 => K_6_reg_3970(2),
      O => \ave_fu_1774_p2__29_carry_i_6_n_5\
    );
\ave_fu_1774_p2__29_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_reg_3955(1),
      I1 => K_6_reg_3970(1),
      O => \ave_fu_1774_p2__29_carry_i_7_n_5\
    );
\ave_fu_1774_p2__29_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_4_reg_3955(0),
      I1 => K_6_reg_3970(0),
      O => \ave_fu_1774_p2__29_carry_i_8_n_5\
    );
\ave_fu_1774_p2__59_carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \ave_fu_1774_p2__59_carry_n_5\,
      CO(6) => \ave_fu_1774_p2__59_carry_n_6\,
      CO(5) => \ave_fu_1774_p2__59_carry_n_7\,
      CO(4) => \ave_fu_1774_p2__59_carry_n_8\,
      CO(3) => \ave_fu_1774_p2__59_carry_n_9\,
      CO(2) => \ave_fu_1774_p2__59_carry_n_10\,
      CO(1) => \ave_fu_1774_p2__59_carry_n_11\,
      CO(0) => \ave_fu_1774_p2__59_carry_n_12\,
      DI(7 downto 0) => sext_ln465_5_fu_1770_p1(7 downto 0),
      O(7 downto 0) => ave_fu_1774_p2(7 downto 0),
      S(7) => \ave_fu_1774_p2__59_carry_i_1_n_5\,
      S(6) => \ave_fu_1774_p2__59_carry_i_2_n_5\,
      S(5) => \ave_fu_1774_p2__59_carry_i_3_n_5\,
      S(4) => \ave_fu_1774_p2__59_carry_i_4_n_5\,
      S(3) => \ave_fu_1774_p2__59_carry_i_5_n_5\,
      S(2) => \ave_fu_1774_p2__59_carry_i_6_n_5\,
      S(1) => \ave_fu_1774_p2__59_carry_i_7_n_5\,
      S(0) => \ave_fu_1774_p2__59_carry_i_8_n_5\
    );
\ave_fu_1774_p2__59_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \ave_fu_1774_p2__59_carry_n_5\,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_ave_fu_1774_p2__59_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \ave_fu_1774_p2__59_carry__0_n_10\,
      CO(1) => \ave_fu_1774_p2__59_carry__0_n_11\,
      CO(0) => \ave_fu_1774_p2__59_carry__0_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2) => \ave_fu_1774_p2_carry__0_n_10\,
      DI(1 downto 0) => sext_ln465_5_fu_1770_p1(9 downto 8),
      O(7 downto 4) => \NLW_ave_fu_1774_p2__59_carry__0_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => ave_fu_1774_p2(11 downto 8),
      S(7 downto 3) => B"00001",
      S(2) => \ave_fu_1774_p2__59_carry__0_i_1_n_5\,
      S(1) => \ave_fu_1774_p2__59_carry__0_i_2_n_5\,
      S(0) => \ave_fu_1774_p2__59_carry__0_i_3_n_5\
    );
\ave_fu_1774_p2__59_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \ave_fu_1774_p2_carry__0_n_10\,
      I1 => \ave_fu_1774_p2__29_carry__0_n_10\,
      O => \ave_fu_1774_p2__59_carry__0_i_1_n_5\
    );
\ave_fu_1774_p2__59_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1770_p1(9),
      I1 => sext_ln465_4_fu_1760_p1(9),
      O => \ave_fu_1774_p2__59_carry__0_i_2_n_5\
    );
\ave_fu_1774_p2__59_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1770_p1(8),
      I1 => sext_ln465_4_fu_1760_p1(8),
      O => \ave_fu_1774_p2__59_carry__0_i_3_n_5\
    );
\ave_fu_1774_p2__59_carry_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1770_p1(7),
      I1 => sext_ln465_4_fu_1760_p1(7),
      O => \ave_fu_1774_p2__59_carry_i_1_n_5\
    );
\ave_fu_1774_p2__59_carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1770_p1(6),
      I1 => sext_ln465_4_fu_1760_p1(6),
      O => \ave_fu_1774_p2__59_carry_i_2_n_5\
    );
\ave_fu_1774_p2__59_carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1770_p1(5),
      I1 => sext_ln465_4_fu_1760_p1(5),
      O => \ave_fu_1774_p2__59_carry_i_3_n_5\
    );
\ave_fu_1774_p2__59_carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1770_p1(4),
      I1 => sext_ln465_4_fu_1760_p1(4),
      O => \ave_fu_1774_p2__59_carry_i_4_n_5\
    );
\ave_fu_1774_p2__59_carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1770_p1(3),
      I1 => sext_ln465_4_fu_1760_p1(3),
      O => \ave_fu_1774_p2__59_carry_i_5_n_5\
    );
\ave_fu_1774_p2__59_carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1770_p1(2),
      I1 => sext_ln465_4_fu_1760_p1(2),
      O => \ave_fu_1774_p2__59_carry_i_6_n_5\
    );
\ave_fu_1774_p2__59_carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1770_p1(1),
      I1 => sext_ln465_4_fu_1760_p1(1),
      O => \ave_fu_1774_p2__59_carry_i_7_n_5\
    );
\ave_fu_1774_p2__59_carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sext_ln465_5_fu_1770_p1(0),
      I1 => sext_ln465_4_fu_1760_p1(0),
      O => \ave_fu_1774_p2__59_carry_i_8_n_5\
    );
ave_fu_1774_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => ave_fu_1774_p2_carry_n_5,
      CO(6) => ave_fu_1774_p2_carry_n_6,
      CO(5) => ave_fu_1774_p2_carry_n_7,
      CO(4) => ave_fu_1774_p2_carry_n_8,
      CO(3) => ave_fu_1774_p2_carry_n_9,
      CO(2) => ave_fu_1774_p2_carry_n_10,
      CO(1) => ave_fu_1774_p2_carry_n_11,
      CO(0) => ave_fu_1774_p2_carry_n_12,
      DI(7 downto 0) => K_reg_3930(7 downto 0),
      O(7 downto 0) => sext_ln465_5_fu_1770_p1(7 downto 0),
      S(7) => ave_fu_1774_p2_carry_i_1_n_5,
      S(6) => ave_fu_1774_p2_carry_i_2_n_5,
      S(5) => ave_fu_1774_p2_carry_i_3_n_5,
      S(4) => ave_fu_1774_p2_carry_i_4_n_5,
      S(3) => ave_fu_1774_p2_carry_i_5_n_5,
      S(2) => ave_fu_1774_p2_carry_i_6_n_5,
      S(1) => ave_fu_1774_p2_carry_i_7_n_5,
      S(0) => ave_fu_1774_p2_carry_i_8_n_5
    );
\ave_fu_1774_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => ave_fu_1774_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_ave_fu_1774_p2_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \ave_fu_1774_p2_carry__0_n_10\,
      CO(1) => \NLW_ave_fu_1774_p2_carry__0_CO_UNCONNECTED\(1),
      CO(0) => \ave_fu_1774_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \ave_fu_1774_p2_carry__0_i_1_n_5\,
      DI(0) => K_reg_3930(8),
      O(7 downto 2) => \NLW_ave_fu_1774_p2_carry__0_O_UNCONNECTED\(7 downto 2),
      O(1 downto 0) => sext_ln465_5_fu_1770_p1(9 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \ave_fu_1774_p2_carry__0_i_2_n_5\,
      S(0) => \ave_fu_1774_p2_carry__0_i_3_n_5\
    );
\ave_fu_1774_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => K_reg_3930(9),
      O => \ave_fu_1774_p2_carry__0_i_1_n_5\
    );
\ave_fu_1774_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_reg_3930(9),
      I1 => K_2_reg_3945(9),
      O => \ave_fu_1774_p2_carry__0_i_2_n_5\
    );
\ave_fu_1774_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_reg_3930(8),
      I1 => K_2_reg_3945(8),
      O => \ave_fu_1774_p2_carry__0_i_3_n_5\
    );
ave_fu_1774_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_reg_3930(7),
      I1 => K_2_reg_3945(7),
      O => ave_fu_1774_p2_carry_i_1_n_5
    );
ave_fu_1774_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_reg_3930(6),
      I1 => K_2_reg_3945(6),
      O => ave_fu_1774_p2_carry_i_2_n_5
    );
ave_fu_1774_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_reg_3930(5),
      I1 => K_2_reg_3945(5),
      O => ave_fu_1774_p2_carry_i_3_n_5
    );
ave_fu_1774_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_reg_3930(4),
      I1 => K_2_reg_3945(4),
      O => ave_fu_1774_p2_carry_i_4_n_5
    );
ave_fu_1774_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_reg_3930(3),
      I1 => K_2_reg_3945(3),
      O => ave_fu_1774_p2_carry_i_5_n_5
    );
ave_fu_1774_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_reg_3930(2),
      I1 => K_2_reg_3945(2),
      O => ave_fu_1774_p2_carry_i_6_n_5
    );
ave_fu_1774_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_reg_3930(1),
      I1 => K_2_reg_3945(1),
      O => ave_fu_1774_p2_carry_i_7_n_5
    );
ave_fu_1774_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => K_reg_3930(0),
      I1 => K_2_reg_3945(0),
      O => ave_fu_1774_p2_carry_i_8_n_5
    );
\ave_reg_4027_pp0_iter10_reg_reg[0]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ave_reg_4027(0),
      Q => \ave_reg_4027_pp0_iter10_reg_reg[0]_srl6_n_5\
    );
\ave_reg_4027_pp0_iter10_reg_reg[10]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ave_reg_4027(10),
      Q => \ave_reg_4027_pp0_iter10_reg_reg[10]_srl6_n_5\
    );
\ave_reg_4027_pp0_iter10_reg_reg[11]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => tmp_26_reg_4091,
      Q => \ave_reg_4027_pp0_iter10_reg_reg[11]_srl6_n_5\
    );
\ave_reg_4027_pp0_iter10_reg_reg[1]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ave_reg_4027(1),
      Q => \ave_reg_4027_pp0_iter10_reg_reg[1]_srl6_n_5\
    );
\ave_reg_4027_pp0_iter10_reg_reg[2]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ave_reg_4027(2),
      Q => \ave_reg_4027_pp0_iter10_reg_reg[2]_srl6_n_5\
    );
\ave_reg_4027_pp0_iter10_reg_reg[3]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ave_reg_4027(3),
      Q => \ave_reg_4027_pp0_iter10_reg_reg[3]_srl6_n_5\
    );
\ave_reg_4027_pp0_iter10_reg_reg[4]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ave_reg_4027(4),
      Q => \ave_reg_4027_pp0_iter10_reg_reg[4]_srl6_n_5\
    );
\ave_reg_4027_pp0_iter10_reg_reg[5]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ave_reg_4027(5),
      Q => \ave_reg_4027_pp0_iter10_reg_reg[5]_srl6_n_5\
    );
\ave_reg_4027_pp0_iter10_reg_reg[6]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ave_reg_4027(6),
      Q => \ave_reg_4027_pp0_iter10_reg_reg[6]_srl6_n_5\
    );
\ave_reg_4027_pp0_iter10_reg_reg[7]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ave_reg_4027(7),
      Q => \ave_reg_4027_pp0_iter10_reg_reg[7]_srl6_n_5\
    );
\ave_reg_4027_pp0_iter10_reg_reg[8]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ave_reg_4027(8),
      Q => \ave_reg_4027_pp0_iter10_reg_reg[8]_srl6_n_5\
    );
\ave_reg_4027_pp0_iter10_reg_reg[9]_srl6\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => ave_reg_4027(9),
      Q => \ave_reg_4027_pp0_iter10_reg_reg[9]_srl6_n_5\
    );
\ave_reg_4027_pp0_iter11_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_reg_4027_pp0_iter10_reg_reg[0]_srl6_n_5\,
      Q => ave_reg_4027_pp0_iter11_reg(0),
      R => '0'
    );
\ave_reg_4027_pp0_iter11_reg_reg[10]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_reg_4027_pp0_iter10_reg_reg[10]_srl6_n_5\,
      Q => ave_reg_4027_pp0_iter11_reg(10),
      R => '0'
    );
\ave_reg_4027_pp0_iter11_reg_reg[11]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_reg_4027_pp0_iter10_reg_reg[11]_srl6_n_5\,
      Q => ave_reg_4027_pp0_iter11_reg(11),
      R => '0'
    );
\ave_reg_4027_pp0_iter11_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_reg_4027_pp0_iter10_reg_reg[1]_srl6_n_5\,
      Q => ave_reg_4027_pp0_iter11_reg(1),
      R => '0'
    );
\ave_reg_4027_pp0_iter11_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_reg_4027_pp0_iter10_reg_reg[2]_srl6_n_5\,
      Q => ave_reg_4027_pp0_iter11_reg(2),
      R => '0'
    );
\ave_reg_4027_pp0_iter11_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_reg_4027_pp0_iter10_reg_reg[3]_srl6_n_5\,
      Q => ave_reg_4027_pp0_iter11_reg(3),
      R => '0'
    );
\ave_reg_4027_pp0_iter11_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_reg_4027_pp0_iter10_reg_reg[4]_srl6_n_5\,
      Q => ave_reg_4027_pp0_iter11_reg(4),
      R => '0'
    );
\ave_reg_4027_pp0_iter11_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_reg_4027_pp0_iter10_reg_reg[5]_srl6_n_5\,
      Q => ave_reg_4027_pp0_iter11_reg(5),
      R => '0'
    );
\ave_reg_4027_pp0_iter11_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_reg_4027_pp0_iter10_reg_reg[6]_srl6_n_5\,
      Q => ave_reg_4027_pp0_iter11_reg(6),
      R => '0'
    );
\ave_reg_4027_pp0_iter11_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_reg_4027_pp0_iter10_reg_reg[7]_srl6_n_5\,
      Q => ave_reg_4027_pp0_iter11_reg(7),
      R => '0'
    );
\ave_reg_4027_pp0_iter11_reg_reg[8]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_reg_4027_pp0_iter10_reg_reg[8]_srl6_n_5\,
      Q => ave_reg_4027_pp0_iter11_reg(8),
      R => '0'
    );
\ave_reg_4027_pp0_iter11_reg_reg[9]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \ave_reg_4027_pp0_iter10_reg_reg[9]_srl6_n_5\,
      Q => ave_reg_4027_pp0_iter11_reg(9),
      R => '0'
    );
\ave_reg_4027_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_fu_1774_p2(0),
      Q => ave_reg_4027(0),
      R => '0'
    );
\ave_reg_4027_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_fu_1774_p2(10),
      Q => ave_reg_4027(10),
      R => '0'
    );
\ave_reg_4027_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_fu_1774_p2(1),
      Q => ave_reg_4027(1),
      R => '0'
    );
\ave_reg_4027_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_fu_1774_p2(2),
      Q => ave_reg_4027(2),
      R => '0'
    );
\ave_reg_4027_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_fu_1774_p2(3),
      Q => ave_reg_4027(3),
      R => '0'
    );
\ave_reg_4027_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_fu_1774_p2(4),
      Q => ave_reg_4027(4),
      R => '0'
    );
\ave_reg_4027_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_fu_1774_p2(5),
      Q => ave_reg_4027(5),
      R => '0'
    );
\ave_reg_4027_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_fu_1774_p2(6),
      Q => ave_reg_4027(6),
      R => '0'
    );
\ave_reg_4027_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_fu_1774_p2(7),
      Q => ave_reg_4027(7),
      R => '0'
    );
\ave_reg_4027_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_fu_1774_p2(8),
      Q => ave_reg_4027(8),
      R => '0'
    );
\ave_reg_4027_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_fu_1774_p2(9),
      Q => ave_reg_4027(9),
      R => '0'
    );
\cmp147_reg_3711_pp0_iter1_reg_reg[0]_srl2\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '0',
      A3 => '0',
      CE => '1',
      CLK => ap_clk,
      D => flow_control_loop_pipe_sequential_init_U_n_171,
      Q => \cmp147_reg_3711_pp0_iter1_reg_reg[0]_srl2_n_5\
    );
\cmp147_reg_3711_pp0_iter2_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \cmp147_reg_3711_pp0_iter1_reg_reg[0]_srl2_n_5\,
      Q => cmp147_reg_3711_pp0_iter2_reg,
      R => '0'
    );
\empty_126_fu_232_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_130_fu_248,
      D => flow_control_loop_pipe_sequential_init_U_n_138,
      Q => empty_126_fu_232(0),
      R => '0'
    );
\empty_126_fu_232_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_130_fu_248,
      D => flow_control_loop_pipe_sequential_init_U_n_137,
      Q => empty_126_fu_232(1),
      R => '0'
    );
\empty_126_fu_232_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_130_fu_248,
      D => flow_control_loop_pipe_sequential_init_U_n_136,
      Q => empty_126_fu_232(2),
      R => '0'
    );
\empty_126_fu_232_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_130_fu_248,
      D => flow_control_loop_pipe_sequential_init_U_n_135,
      Q => empty_126_fu_232(3),
      R => '0'
    );
\empty_126_fu_232_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_130_fu_248,
      D => flow_control_loop_pipe_sequential_init_U_n_134,
      Q => empty_126_fu_232(4),
      R => '0'
    );
\empty_126_fu_232_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_130_fu_248,
      D => flow_control_loop_pipe_sequential_init_U_n_133,
      Q => empty_126_fu_232(5),
      R => '0'
    );
\empty_126_fu_232_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_130_fu_248,
      D => flow_control_loop_pipe_sequential_init_U_n_132,
      Q => empty_126_fu_232(6),
      R => '0'
    );
\empty_126_fu_232_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_130_fu_248,
      D => flow_control_loop_pipe_sequential_init_U_n_131,
      Q => empty_126_fu_232(7),
      R => '0'
    );
\empty_127_fu_236_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_129_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_146,
      Q => zext_ln460_fu_1729_p1(1),
      R => '0'
    );
\empty_127_fu_236_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_129_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_145,
      Q => zext_ln460_fu_1729_p1(2),
      R => '0'
    );
\empty_127_fu_236_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_129_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_144,
      Q => zext_ln460_fu_1729_p1(3),
      R => '0'
    );
\empty_127_fu_236_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_129_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_143,
      Q => zext_ln460_fu_1729_p1(4),
      R => '0'
    );
\empty_127_fu_236_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_129_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_142,
      Q => zext_ln460_fu_1729_p1(5),
      R => '0'
    );
\empty_127_fu_236_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_129_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_141,
      Q => zext_ln460_fu_1729_p1(6),
      R => '0'
    );
\empty_127_fu_236_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_129_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_140,
      Q => zext_ln460_fu_1729_p1(7),
      R => '0'
    );
\empty_127_fu_236_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_129_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_139,
      Q => zext_ln460_fu_1729_p1(8),
      R => '0'
    );
\empty_128_fu_240_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_130_fu_248,
      D => flow_control_loop_pipe_sequential_init_U_n_154,
      Q => empty_128_fu_240(0),
      R => '0'
    );
\empty_128_fu_240_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_130_fu_248,
      D => flow_control_loop_pipe_sequential_init_U_n_153,
      Q => empty_128_fu_240(1),
      R => '0'
    );
\empty_128_fu_240_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_130_fu_248,
      D => flow_control_loop_pipe_sequential_init_U_n_152,
      Q => empty_128_fu_240(2),
      R => '0'
    );
\empty_128_fu_240_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_130_fu_248,
      D => flow_control_loop_pipe_sequential_init_U_n_151,
      Q => empty_128_fu_240(3),
      R => '0'
    );
\empty_128_fu_240_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_130_fu_248,
      D => flow_control_loop_pipe_sequential_init_U_n_150,
      Q => empty_128_fu_240(4),
      R => '0'
    );
\empty_128_fu_240_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_130_fu_248,
      D => flow_control_loop_pipe_sequential_init_U_n_149,
      Q => empty_128_fu_240(5),
      R => '0'
    );
\empty_128_fu_240_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_130_fu_248,
      D => flow_control_loop_pipe_sequential_init_U_n_148,
      Q => empty_128_fu_240(6),
      R => '0'
    );
\empty_128_fu_240_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_130_fu_248,
      D => flow_control_loop_pipe_sequential_init_U_n_147,
      Q => empty_128_fu_240(7),
      R => '0'
    );
\empty_129_fu_244_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_129_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_162,
      Q => zext_ln458_fu_1708_p1(1),
      R => '0'
    );
\empty_129_fu_244_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_129_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_161,
      Q => zext_ln458_fu_1708_p1(2),
      R => '0'
    );
\empty_129_fu_244_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_129_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_160,
      Q => zext_ln458_fu_1708_p1(3),
      R => '0'
    );
\empty_129_fu_244_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_129_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_159,
      Q => zext_ln458_fu_1708_p1(4),
      R => '0'
    );
\empty_129_fu_244_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_129_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_158,
      Q => zext_ln458_fu_1708_p1(5),
      R => '0'
    );
\empty_129_fu_244_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_129_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_157,
      Q => zext_ln458_fu_1708_p1(6),
      R => '0'
    );
\empty_129_fu_244_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_129_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_156,
      Q => zext_ln458_fu_1708_p1(7),
      R => '0'
    );
\empty_129_fu_244_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_129_fu_244,
      D => flow_control_loop_pipe_sequential_init_U_n_155,
      Q => zext_ln458_fu_1708_p1(8),
      R => '0'
    );
\empty_130_fu_248[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FB"
    )
        port map (
      I0 => cmp84_reg_669,
      I1 => icmp_ln328_reg_3707_pp0_iter1_reg,
      I2 => icmp_ln318_reg_3698_pp0_iter1_reg,
      O => \empty_130_fu_248[7]_i_4_n_5\
    );
\empty_130_fu_248_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_130_fu_248,
      D => flow_control_loop_pipe_sequential_init_U_n_170,
      Q => \empty_130_fu_248_reg_n_5_[0]\,
      R => '0'
    );
\empty_130_fu_248_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_130_fu_248,
      D => flow_control_loop_pipe_sequential_init_U_n_169,
      Q => \empty_130_fu_248_reg_n_5_[1]\,
      R => '0'
    );
\empty_130_fu_248_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_130_fu_248,
      D => flow_control_loop_pipe_sequential_init_U_n_168,
      Q => \empty_130_fu_248_reg_n_5_[2]\,
      R => '0'
    );
\empty_130_fu_248_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_130_fu_248,
      D => flow_control_loop_pipe_sequential_init_U_n_167,
      Q => \empty_130_fu_248_reg_n_5_[3]\,
      R => '0'
    );
\empty_130_fu_248_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_130_fu_248,
      D => flow_control_loop_pipe_sequential_init_U_n_166,
      Q => \empty_130_fu_248_reg_n_5_[4]\,
      R => '0'
    );
\empty_130_fu_248_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_130_fu_248,
      D => flow_control_loop_pipe_sequential_init_U_n_165,
      Q => \empty_130_fu_248_reg_n_5_[5]\,
      R => '0'
    );
\empty_130_fu_248_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_130_fu_248,
      D => flow_control_loop_pipe_sequential_init_U_n_164,
      Q => \empty_130_fu_248_reg_n_5_[6]\,
      R => '0'
    );
\empty_130_fu_248_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_130_fu_248,
      D => flow_control_loop_pipe_sequential_init_U_n_163,
      Q => \empty_130_fu_248_reg_n_5_[7]\,
      R => '0'
    );
\empty_131_fu_252_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_18,
      Q => empty_131_fu_252(0),
      R => '0'
    );
\empty_131_fu_252_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_17,
      Q => empty_131_fu_252(1),
      R => '0'
    );
\empty_131_fu_252_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_16,
      Q => empty_131_fu_252(2),
      R => '0'
    );
\empty_131_fu_252_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_15,
      Q => empty_131_fu_252(3),
      R => '0'
    );
\empty_131_fu_252_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_14,
      Q => empty_131_fu_252(4),
      R => '0'
    );
\empty_131_fu_252_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_13,
      Q => empty_131_fu_252(5),
      R => '0'
    );
\empty_131_fu_252_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_12,
      Q => empty_131_fu_252(6),
      R => '0'
    );
\empty_131_fu_252_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_11,
      Q => empty_131_fu_252(7),
      R => '0'
    );
\empty_132_fu_256_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_26,
      Q => empty_132_fu_256(0),
      R => '0'
    );
\empty_132_fu_256_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_25,
      Q => empty_132_fu_256(1),
      R => '0'
    );
\empty_132_fu_256_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_24,
      Q => empty_132_fu_256(2),
      R => '0'
    );
\empty_132_fu_256_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_23,
      Q => empty_132_fu_256(3),
      R => '0'
    );
\empty_132_fu_256_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_22,
      Q => empty_132_fu_256(4),
      R => '0'
    );
\empty_132_fu_256_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_21,
      Q => empty_132_fu_256(5),
      R => '0'
    );
\empty_132_fu_256_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_20,
      Q => empty_132_fu_256(6),
      R => '0'
    );
\empty_132_fu_256_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_19,
      Q => empty_132_fu_256(7),
      R => '0'
    );
\empty_133_fu_260_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_34,
      Q => empty_133_fu_260(0),
      R => '0'
    );
\empty_133_fu_260_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_33,
      Q => empty_133_fu_260(1),
      R => '0'
    );
\empty_133_fu_260_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_32,
      Q => empty_133_fu_260(2),
      R => '0'
    );
\empty_133_fu_260_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_31,
      Q => empty_133_fu_260(3),
      R => '0'
    );
\empty_133_fu_260_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_30,
      Q => empty_133_fu_260(4),
      R => '0'
    );
\empty_133_fu_260_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_29,
      Q => empty_133_fu_260(5),
      R => '0'
    );
\empty_133_fu_260_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_28,
      Q => empty_133_fu_260(6),
      R => '0'
    );
\empty_133_fu_260_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_27,
      Q => empty_133_fu_260(7),
      R => '0'
    );
\empty_134_fu_264_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_42,
      Q => empty_134_fu_264(0),
      R => '0'
    );
\empty_134_fu_264_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_41,
      Q => empty_134_fu_264(1),
      R => '0'
    );
\empty_134_fu_264_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_40,
      Q => empty_134_fu_264(2),
      R => '0'
    );
\empty_134_fu_264_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_39,
      Q => empty_134_fu_264(3),
      R => '0'
    );
\empty_134_fu_264_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_38,
      Q => empty_134_fu_264(4),
      R => '0'
    );
\empty_134_fu_264_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_37,
      Q => empty_134_fu_264(5),
      R => '0'
    );
\empty_134_fu_264_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_36,
      Q => empty_134_fu_264(6),
      R => '0'
    );
\empty_134_fu_264_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_35,
      Q => empty_134_fu_264(7),
      R => '0'
    );
\empty_135_fu_268_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_50,
      Q => empty_135_fu_268(0),
      R => '0'
    );
\empty_135_fu_268_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_49,
      Q => empty_135_fu_268(1),
      R => '0'
    );
\empty_135_fu_268_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_48,
      Q => empty_135_fu_268(2),
      R => '0'
    );
\empty_135_fu_268_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_47,
      Q => empty_135_fu_268(3),
      R => '0'
    );
\empty_135_fu_268_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_46,
      Q => empty_135_fu_268(4),
      R => '0'
    );
\empty_135_fu_268_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_45,
      Q => empty_135_fu_268(5),
      R => '0'
    );
\empty_135_fu_268_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_44,
      Q => empty_135_fu_268(6),
      R => '0'
    );
\empty_135_fu_268_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_43,
      Q => empty_135_fu_268(7),
      R => '0'
    );
\empty_136_fu_272_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_58,
      Q => empty_136_fu_272(0),
      R => '0'
    );
\empty_136_fu_272_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_57,
      Q => empty_136_fu_272(1),
      R => '0'
    );
\empty_136_fu_272_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_56,
      Q => empty_136_fu_272(2),
      R => '0'
    );
\empty_136_fu_272_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_55,
      Q => empty_136_fu_272(3),
      R => '0'
    );
\empty_136_fu_272_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_54,
      Q => empty_136_fu_272(4),
      R => '0'
    );
\empty_136_fu_272_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_53,
      Q => empty_136_fu_272(5),
      R => '0'
    );
\empty_136_fu_272_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_52,
      Q => empty_136_fu_272(6),
      R => '0'
    );
\empty_136_fu_272_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_51,
      Q => empty_136_fu_272(7),
      R => '0'
    );
\empty_137_fu_276_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_66,
      Q => empty_137_fu_276(0),
      R => '0'
    );
\empty_137_fu_276_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_65,
      Q => empty_137_fu_276(1),
      R => '0'
    );
\empty_137_fu_276_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_64,
      Q => empty_137_fu_276(2),
      R => '0'
    );
\empty_137_fu_276_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_63,
      Q => empty_137_fu_276(3),
      R => '0'
    );
\empty_137_fu_276_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_62,
      Q => empty_137_fu_276(4),
      R => '0'
    );
\empty_137_fu_276_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_61,
      Q => empty_137_fu_276(5),
      R => '0'
    );
\empty_137_fu_276_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_60,
      Q => empty_137_fu_276(6),
      R => '0'
    );
\empty_137_fu_276_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_59,
      Q => empty_137_fu_276(7),
      R => '0'
    );
\empty_138_fu_280_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_74,
      Q => empty_138_fu_280(0),
      R => '0'
    );
\empty_138_fu_280_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_73,
      Q => empty_138_fu_280(1),
      R => '0'
    );
\empty_138_fu_280_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_72,
      Q => empty_138_fu_280(2),
      R => '0'
    );
\empty_138_fu_280_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_71,
      Q => empty_138_fu_280(3),
      R => '0'
    );
\empty_138_fu_280_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_70,
      Q => empty_138_fu_280(4),
      R => '0'
    );
\empty_138_fu_280_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_69,
      Q => empty_138_fu_280(5),
      R => '0'
    );
\empty_138_fu_280_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_68,
      Q => empty_138_fu_280(6),
      R => '0'
    );
\empty_138_fu_280_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_67,
      Q => empty_138_fu_280(7),
      R => '0'
    );
\empty_139_fu_284_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_82,
      Q => empty_139_fu_284(0),
      R => '0'
    );
\empty_139_fu_284_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_81,
      Q => empty_139_fu_284(1),
      R => '0'
    );
\empty_139_fu_284_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_80,
      Q => empty_139_fu_284(2),
      R => '0'
    );
\empty_139_fu_284_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_79,
      Q => empty_139_fu_284(3),
      R => '0'
    );
\empty_139_fu_284_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_78,
      Q => empty_139_fu_284(4),
      R => '0'
    );
\empty_139_fu_284_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_77,
      Q => empty_139_fu_284(5),
      R => '0'
    );
\empty_139_fu_284_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_76,
      Q => empty_139_fu_284(6),
      R => '0'
    );
\empty_139_fu_284_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_75,
      Q => empty_139_fu_284(7),
      R => '0'
    );
\empty_140_fu_288[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      O => \empty_140_fu_288[7]_i_2_n_5\
    );
\empty_140_fu_288_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_90,
      Q => empty_140_fu_288(0),
      R => '0'
    );
\empty_140_fu_288_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_89,
      Q => empty_140_fu_288(1),
      R => '0'
    );
\empty_140_fu_288_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_88,
      Q => empty_140_fu_288(2),
      R => '0'
    );
\empty_140_fu_288_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_87,
      Q => empty_140_fu_288(3),
      R => '0'
    );
\empty_140_fu_288_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_86,
      Q => empty_140_fu_288(4),
      R => '0'
    );
\empty_140_fu_288_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_85,
      Q => empty_140_fu_288(5),
      R => '0'
    );
\empty_140_fu_288_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_84,
      Q => empty_140_fu_288(6),
      R => '0'
    );
\empty_140_fu_288_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_83,
      Q => empty_140_fu_288(7),
      R => '0'
    );
\empty_141_fu_292_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_98,
      Q => empty_141_fu_292(0),
      R => '0'
    );
\empty_141_fu_292_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_97,
      Q => empty_141_fu_292(1),
      R => '0'
    );
\empty_141_fu_292_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_96,
      Q => empty_141_fu_292(2),
      R => '0'
    );
\empty_141_fu_292_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_95,
      Q => empty_141_fu_292(3),
      R => '0'
    );
\empty_141_fu_292_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_94,
      Q => empty_141_fu_292(4),
      R => '0'
    );
\empty_141_fu_292_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_93,
      Q => empty_141_fu_292(5),
      R => '0'
    );
\empty_141_fu_292_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_92,
      Q => empty_141_fu_292(6),
      R => '0'
    );
\empty_141_fu_292_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_91,
      Q => empty_141_fu_292(7),
      R => '0'
    );
\empty_142_fu_296_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_106,
      Q => empty_142_fu_296(0),
      R => '0'
    );
\empty_142_fu_296_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_105,
      Q => empty_142_fu_296(1),
      R => '0'
    );
\empty_142_fu_296_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_104,
      Q => empty_142_fu_296(2),
      R => '0'
    );
\empty_142_fu_296_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_103,
      Q => empty_142_fu_296(3),
      R => '0'
    );
\empty_142_fu_296_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_102,
      Q => empty_142_fu_296(4),
      R => '0'
    );
\empty_142_fu_296_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_101,
      Q => empty_142_fu_296(5),
      R => '0'
    );
\empty_142_fu_296_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_100,
      Q => empty_142_fu_296(6),
      R => '0'
    );
\empty_142_fu_296_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_99,
      Q => empty_142_fu_296(7),
      R => '0'
    );
\empty_143_fu_300_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_114,
      Q => empty_143_fu_300(0),
      R => '0'
    );
\empty_143_fu_300_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_113,
      Q => empty_143_fu_300(1),
      R => '0'
    );
\empty_143_fu_300_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_112,
      Q => empty_143_fu_300(2),
      R => '0'
    );
\empty_143_fu_300_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_111,
      Q => empty_143_fu_300(3),
      R => '0'
    );
\empty_143_fu_300_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_110,
      Q => empty_143_fu_300(4),
      R => '0'
    );
\empty_143_fu_300_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_109,
      Q => empty_143_fu_300(5),
      R => '0'
    );
\empty_143_fu_300_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_108,
      Q => empty_143_fu_300(6),
      R => '0'
    );
\empty_143_fu_300_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_107,
      Q => empty_143_fu_300(7),
      R => '0'
    );
\empty_144_fu_304[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      O => \empty_144_fu_304[7]_i_2_n_5\
    );
\empty_144_fu_304_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_122,
      Q => empty_144_fu_304(0),
      R => '0'
    );
\empty_144_fu_304_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_121,
      Q => empty_144_fu_304(1),
      R => '0'
    );
\empty_144_fu_304_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_120,
      Q => empty_144_fu_304(2),
      R => '0'
    );
\empty_144_fu_304_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_119,
      Q => empty_144_fu_304(3),
      R => '0'
    );
\empty_144_fu_304_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_118,
      Q => empty_144_fu_304(4),
      R => '0'
    );
\empty_144_fu_304_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_117,
      Q => empty_144_fu_304(5),
      R => '0'
    );
\empty_144_fu_304_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_116,
      Q => empty_144_fu_304(6),
      R => '0'
    );
\empty_144_fu_304_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_115,
      Q => empty_144_fu_304(7),
      R => '0'
    );
\empty_145_fu_308[7]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      O => \empty_145_fu_308[7]_i_3_n_5\
    );
\empty_145_fu_308_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_130,
      Q => \empty_145_fu_308_reg_n_5_[0]\,
      R => '0'
    );
\empty_145_fu_308_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_129,
      Q => \empty_145_fu_308_reg_n_5_[1]\,
      R => '0'
    );
\empty_145_fu_308_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_128,
      Q => \empty_145_fu_308_reg_n_5_[2]\,
      R => '0'
    );
\empty_145_fu_308_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_127,
      Q => \empty_145_fu_308_reg_n_5_[3]\,
      R => '0'
    );
\empty_145_fu_308_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_126,
      Q => \empty_145_fu_308_reg_n_5_[4]\,
      R => '0'
    );
\empty_145_fu_308_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_125,
      Q => \empty_145_fu_308_reg_n_5_[5]\,
      R => '0'
    );
\empty_145_fu_308_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_124,
      Q => \empty_145_fu_308_reg_n_5_[6]\,
      R => '0'
    );
\empty_145_fu_308_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => empty_145_fu_308,
      D => flow_control_loop_pipe_sequential_init_U_n_123,
      Q => \empty_145_fu_308_reg_n_5_[7]\,
      R => '0'
    );
flow_control_loop_pipe_sequential_init_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_flow_control_loop_pipe_sequential_init_13
     port map (
      CO(0) => icmp_ln318_fu_936_p2,
      D(4) => flow_control_loop_pipe_sequential_init_U_n_6,
      D(3) => flow_control_loop_pipe_sequential_init_U_n_7,
      D(2) => flow_control_loop_pipe_sequential_init_U_n_8,
      D(1) => flow_control_loop_pipe_sequential_init_U_n_9,
      D(0) => flow_control_loop_pipe_sequential_init_U_n_10,
      DI(7) => flow_control_loop_pipe_sequential_init_U_n_226,
      DI(6) => flow_control_loop_pipe_sequential_init_U_n_227,
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_228,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_229,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_230,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_231,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_232,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_233,
      DOUTBDOUT(7 downto 0) => LineBufVal_6_reg_3814(7 downto 0),
      E(0) => empty_145_fu_308,
      O(7) => flow_control_loop_pipe_sequential_init_U_n_188,
      O(6) => flow_control_loop_pipe_sequential_init_U_n_189,
      O(5) => flow_control_loop_pipe_sequential_init_U_n_190,
      O(4) => flow_control_loop_pipe_sequential_init_U_n_191,
      O(3) => flow_control_loop_pipe_sequential_init_U_n_192,
      O(2) => flow_control_loop_pipe_sequential_init_U_n_193,
      O(1) => flow_control_loop_pipe_sequential_init_U_n_194,
      O(0) => flow_control_loop_pipe_sequential_init_U_n_195,
      Q(4 downto 0) => ap_frp_data_req_imgBayer(4 downto 0),
      S(5) => flow_control_loop_pipe_sequential_init_U_n_172,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_173,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_174,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_175,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_176,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_177,
      SR(0) => \^ap_rst_n_0\,
      \ap_CS_fsm_reg[1]\(0) => E(0),
      \ap_CS_fsm_reg[2]\(1 downto 0) => \ap_CS_fsm_reg[2]\(1 downto 0),
      \ap_CS_fsm_reg[2]_0\ => \ap_CS_fsm_reg[2]_0\,
      \ap_CS_fsm_reg[3]\(1 downto 0) => \ap_CS_fsm_reg[3]_0\(1 downto 0),
      ap_clk => ap_clk,
      \ap_frp_data_req_imgBayer_reg[0]\(0) => icmp_ln328_fu_958_p2,
      \ap_frp_data_req_imgBayer_reg[2]\ => \^cmp84_reg_669_reg[0]\,
      ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(7 downto 0) => ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(7 downto 0),
      ap_rst_n => ap_rst_n,
      cmp84_reg_669 => cmp84_reg_669,
      \empty_126_fu_232_reg[7]\(7 downto 0) => \empty_126_fu_232_reg[7]_0\(7 downto 0),
      \empty_126_fu_232_reg[7]_0\(7 downto 0) => linebuf_yuv_3_q1(7 downto 0),
      \empty_127_fu_236_reg[7]\(7 downto 0) => \empty_127_fu_236_reg[7]_0\(7 downto 0),
      \empty_128_fu_240_reg[7]\(7 downto 0) => \empty_128_fu_240_reg[7]_0\(7 downto 0),
      \empty_128_fu_240_reg[7]_0\(7 downto 0) => linebuf_yuv_1_q1(7 downto 0),
      \empty_129_fu_244_reg[7]\(7 downto 0) => \empty_129_fu_244_reg[7]_0\(7 downto 0),
      \empty_130_fu_248_reg[0]\ => \empty_130_fu_248[7]_i_4_n_5\,
      \empty_130_fu_248_reg[7]\(7 downto 0) => \empty_130_fu_248_reg[7]_0\(7 downto 0),
      \empty_130_fu_248_reg[7]_0\(7 downto 0) => linebuf_yuv_q0(7 downto 0),
      \empty_131_fu_252_reg[0]\ => \empty_145_fu_308[7]_i_3_n_5\,
      \empty_131_fu_252_reg[0]_0\ => \icmp_ln318_reg_3698_pp0_iter2_reg_reg_n_5_[0]\,
      \empty_131_fu_252_reg[7]\(7 downto 0) => Q(7 downto 0),
      \empty_131_fu_252_reg[7]_0\(7 downto 0) => LineBufVal_7_reg_3824(7 downto 0),
      \empty_131_fu_252_reg[7]_1\(7 downto 0) => empty_132_fu_256(7 downto 0),
      \empty_132_fu_256_reg[0]\ => \empty_140_fu_288[7]_i_2_n_5\,
      \empty_132_fu_256_reg[7]\(7 downto 0) => \empty_132_fu_256_reg[7]_0\(7 downto 0),
      \empty_132_fu_256_reg[7]_0\(7 downto 0) => empty_133_fu_260(7 downto 0),
      \empty_133_fu_260_reg[7]\(7 downto 0) => \empty_133_fu_260_reg[7]_0\(7 downto 0),
      \empty_133_fu_260_reg[7]_0\(7 downto 0) => p_load73_reg_3774(7 downto 0),
      \empty_134_fu_264_reg[7]\(7 downto 0) => \empty_134_fu_264_reg[7]_0\(7 downto 0),
      \empty_134_fu_264_reg[7]_0\(7 downto 0) => empty_135_fu_268(7 downto 0),
      \empty_135_fu_268_reg[7]\(7 downto 0) => \empty_135_fu_268_reg[7]_0\(7 downto 0),
      \empty_135_fu_268_reg[7]_0\(7 downto 0) => empty_136_fu_272(7 downto 0),
      \empty_136_fu_272_reg[7]\(7 downto 0) => \empty_136_fu_272_reg[7]_0\(7 downto 0),
      \empty_136_fu_272_reg[7]_0\(7 downto 0) => zext_ln460_fu_1729_p1(8 downto 1),
      \empty_137_fu_276_reg[7]\(7 downto 0) => \empty_137_fu_276_reg[7]_0\(7 downto 0),
      \empty_137_fu_276_reg[7]_0\(7 downto 0) => LineBufVal_5_reg_3805(7 downto 0),
      \empty_137_fu_276_reg[7]_1\(7 downto 0) => empty_138_fu_280(7 downto 0),
      \empty_138_fu_280_reg[7]\(7 downto 0) => \empty_138_fu_280_reg[7]_0\(7 downto 0),
      \empty_138_fu_280_reg[7]_0\(7 downto 0) => empty_139_fu_284(7 downto 0),
      \empty_139_fu_284_reg[7]\(7 downto 0) => \empty_139_fu_284_reg[7]_0\(7 downto 0),
      \empty_139_fu_284_reg[7]_0\(7 downto 0) => p_load69_reg_3781(7 downto 0),
      \empty_140_fu_288_reg[7]\(7 downto 0) => \empty_140_fu_288_reg[7]_0\(7 downto 0),
      \empty_140_fu_288_reg[7]_0\(7 downto 0) => LineBufVal_reg_3795(7 downto 0),
      \empty_140_fu_288_reg[7]_1\(7 downto 0) => empty_141_fu_292(7 downto 0),
      \empty_141_fu_292_reg[7]\(7 downto 0) => \empty_141_fu_292_reg[7]_0\(7 downto 0),
      \empty_141_fu_292_reg[7]_0\(7 downto 0) => empty_142_fu_296(7 downto 0),
      \empty_142_fu_296_reg[7]\(7 downto 0) => \empty_142_fu_296_reg[7]_0\(7 downto 0),
      \empty_142_fu_296_reg[7]_0\(7 downto 0) => zext_ln458_fu_1708_p1(8 downto 1),
      \empty_143_fu_300_reg[7]\(7 downto 0) => \empty_143_fu_300_reg[7]_0\(7 downto 0),
      \empty_143_fu_300_reg[7]_0\(7) => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[7]\,
      \empty_143_fu_300_reg[7]_0\(6) => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[6]\,
      \empty_143_fu_300_reg[7]_0\(5) => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[5]\,
      \empty_143_fu_300_reg[7]_0\(4) => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[4]\,
      \empty_143_fu_300_reg[7]_0\(3) => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[3]\,
      \empty_143_fu_300_reg[7]_0\(2) => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[2]\,
      \empty_143_fu_300_reg[7]_0\(1) => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[1]\,
      \empty_143_fu_300_reg[7]_0\(0) => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[0]\,
      \empty_143_fu_300_reg[7]_1\(7 downto 0) => empty_144_fu_304(7 downto 0),
      \empty_144_fu_304_reg[7]\ => \empty_144_fu_304[7]_i_2_n_5\,
      \empty_144_fu_304_reg[7]_0\(7 downto 0) => \empty_144_fu_304_reg[7]_0\(7 downto 0),
      \empty_144_fu_304_reg[7]_1\(7) => \empty_145_fu_308_reg_n_5_[7]\,
      \empty_144_fu_304_reg[7]_1\(6) => \empty_145_fu_308_reg_n_5_[6]\,
      \empty_144_fu_304_reg[7]_1\(5) => \empty_145_fu_308_reg_n_5_[5]\,
      \empty_144_fu_304_reg[7]_1\(4) => \empty_145_fu_308_reg_n_5_[4]\,
      \empty_144_fu_304_reg[7]_1\(3) => \empty_145_fu_308_reg_n_5_[3]\,
      \empty_144_fu_304_reg[7]_1\(2) => \empty_145_fu_308_reg_n_5_[2]\,
      \empty_144_fu_304_reg[7]_1\(1) => \empty_145_fu_308_reg_n_5_[1]\,
      \empty_144_fu_304_reg[7]_1\(0) => \empty_145_fu_308_reg_n_5_[0]\,
      \empty_145_fu_308_reg[7]\(7 downto 0) => \empty_145_fu_308_reg[7]_0\(7 downto 0),
      \empty_145_fu_308_reg[7]_0\(7 downto 0) => p_load65_reg_3788(7 downto 0),
      \genblk1[0].v2_reg[0]\ => frp_pipeline_valid_U_i_4_n_5,
      \genblk1[0].v2_reg[0]_0\(1 downto 0) => \genblk1[0].v2_reg[0]\(1 downto 0),
      \genblk1[0].v2_reg[0]_1\ => frp_pipeline_valid_U_i_6_n_5,
      \genblk1[2].v2_reg[2]\(0) => empty_129_fu_244,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_ready,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg(0) => flow_control_loop_pipe_sequential_init_U_n_200,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(16) => flow_control_loop_pipe_sequential_init_U_n_201,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(15) => flow_control_loop_pipe_sequential_init_U_n_202,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(14) => flow_control_loop_pipe_sequential_init_U_n_203,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(13) => flow_control_loop_pipe_sequential_init_U_n_204,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(12) => flow_control_loop_pipe_sequential_init_U_n_205,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(11) => flow_control_loop_pipe_sequential_init_U_n_206,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(10) => flow_control_loop_pipe_sequential_init_U_n_207,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(9) => flow_control_loop_pipe_sequential_init_U_n_208,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(8) => flow_control_loop_pipe_sequential_init_U_n_209,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(7) => flow_control_loop_pipe_sequential_init_U_n_210,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(6) => flow_control_loop_pipe_sequential_init_U_n_211,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(5) => flow_control_loop_pipe_sequential_init_U_n_212,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(4) => flow_control_loop_pipe_sequential_init_U_n_213,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(3) => flow_control_loop_pipe_sequential_init_U_n_214,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(2) => flow_control_loop_pipe_sequential_init_U_n_215,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(1) => flow_control_loop_pipe_sequential_init_U_n_216,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_0(0) => flow_control_loop_pipe_sequential_init_U_n_217,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_1(7) => flow_control_loop_pipe_sequential_init_U_n_218,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_1(6) => flow_control_loop_pipe_sequential_init_U_n_219,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_1(5) => flow_control_loop_pipe_sequential_init_U_n_220,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_1(4) => flow_control_loop_pipe_sequential_init_U_n_221,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_1(3) => flow_control_loop_pipe_sequential_init_U_n_222,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_1(2) => flow_control_loop_pipe_sequential_init_U_n_223,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_1(1) => flow_control_loop_pipe_sequential_init_U_n_224,
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg_1(0) => flow_control_loop_pipe_sequential_init_U_n_225,
      icmp_ln318_reg_3698_pp0_iter1_reg => icmp_ln318_reg_3698_pp0_iter1_reg,
      \icmp_ln318_reg_3698_pp0_iter1_reg_reg[0]\(0) => empty_130_fu_248,
      \icmp_ln318_reg_3698_reg[0]\(16 downto 0) => \icmp_ln318_reg_3698_reg[0]_0\(16 downto 0),
      icmp_ln328_fu_958_p2_carry(15 downto 0) => icmp_ln328_fu_958_p2_carry_0(15 downto 0),
      icmp_ln328_reg_3707_pp0_iter1_reg => icmp_ln328_reg_3707_pp0_iter1_reg,
      icmp_ln328_reg_3707_pp0_iter2_reg => icmp_ln328_reg_3707_pp0_iter2_reg,
      icmp_ln439_fu_980_p2 => icmp_ln439_fu_980_p2,
      \icmp_ln439_reg_3735_pp0_iter17_reg_reg[0]__0\(0) => \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_2_0\(0),
      \icmp_ln439_reg_3735_pp0_iter17_reg_reg[0]__0_0\ => \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_2_n_5\,
      or_ln585_fu_986_p2(0) => or_ln585_fu_986_p2(16),
      out_y_reg_659(0) => out_y_reg_659(0),
      \p_lcssa49705003_load_reg_559_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_11,
      \p_lcssa49705003_load_reg_559_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_12,
      \p_lcssa49705003_load_reg_559_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_13,
      \p_lcssa49705003_load_reg_559_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_14,
      \p_lcssa49705003_load_reg_559_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_15,
      \p_lcssa49705003_load_reg_559_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_16,
      \p_lcssa49705003_load_reg_559_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_17,
      \p_lcssa49705003_load_reg_559_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_18,
      \p_lcssa49725005_load_reg_564_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_19,
      \p_lcssa49725005_load_reg_564_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_20,
      \p_lcssa49725005_load_reg_564_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_21,
      \p_lcssa49725005_load_reg_564_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_22,
      \p_lcssa49725005_load_reg_564_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_23,
      \p_lcssa49725005_load_reg_564_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_24,
      \p_lcssa49725005_load_reg_564_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_25,
      \p_lcssa49725005_load_reg_564_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_26,
      \p_lcssa49735007_load_reg_569_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_27,
      \p_lcssa49735007_load_reg_569_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_28,
      \p_lcssa49735007_load_reg_569_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_29,
      \p_lcssa49735007_load_reg_569_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_30,
      \p_lcssa49735007_load_reg_569_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_31,
      \p_lcssa49735007_load_reg_569_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_32,
      \p_lcssa49735007_load_reg_569_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_33,
      \p_lcssa49735007_load_reg_569_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_34,
      \p_lcssa49745009_load_reg_574_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_35,
      \p_lcssa49745009_load_reg_574_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_36,
      \p_lcssa49745009_load_reg_574_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_37,
      \p_lcssa49745009_load_reg_574_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_38,
      \p_lcssa49745009_load_reg_574_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_39,
      \p_lcssa49745009_load_reg_574_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_40,
      \p_lcssa49745009_load_reg_574_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_41,
      \p_lcssa49745009_load_reg_574_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_42,
      \p_lcssa49765011_load_reg_579_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_43,
      \p_lcssa49765011_load_reg_579_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_44,
      \p_lcssa49765011_load_reg_579_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_45,
      \p_lcssa49765011_load_reg_579_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_46,
      \p_lcssa49765011_load_reg_579_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_47,
      \p_lcssa49765011_load_reg_579_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_48,
      \p_lcssa49765011_load_reg_579_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_49,
      \p_lcssa49765011_load_reg_579_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_50,
      \p_lcssa49775013_load_reg_584_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_51,
      \p_lcssa49775013_load_reg_584_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_52,
      \p_lcssa49775013_load_reg_584_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_53,
      \p_lcssa49775013_load_reg_584_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_54,
      \p_lcssa49775013_load_reg_584_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_55,
      \p_lcssa49775013_load_reg_584_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_56,
      \p_lcssa49775013_load_reg_584_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_57,
      \p_lcssa49775013_load_reg_584_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_58,
      \p_lcssa49785015_load_reg_589_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_59,
      \p_lcssa49785015_load_reg_589_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_60,
      \p_lcssa49785015_load_reg_589_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_61,
      \p_lcssa49785015_load_reg_589_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_62,
      \p_lcssa49785015_load_reg_589_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_63,
      \p_lcssa49785015_load_reg_589_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_64,
      \p_lcssa49785015_load_reg_589_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_65,
      \p_lcssa49785015_load_reg_589_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_66,
      \p_lcssa49805017_load_reg_594_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_67,
      \p_lcssa49805017_load_reg_594_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_68,
      \p_lcssa49805017_load_reg_594_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_69,
      \p_lcssa49805017_load_reg_594_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_70,
      \p_lcssa49805017_load_reg_594_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_71,
      \p_lcssa49805017_load_reg_594_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_72,
      \p_lcssa49805017_load_reg_594_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_73,
      \p_lcssa49805017_load_reg_594_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_74,
      \p_lcssa49815019_load_reg_599_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_75,
      \p_lcssa49815019_load_reg_599_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_76,
      \p_lcssa49815019_load_reg_599_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_77,
      \p_lcssa49815019_load_reg_599_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_78,
      \p_lcssa49815019_load_reg_599_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_79,
      \p_lcssa49815019_load_reg_599_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_80,
      \p_lcssa49815019_load_reg_599_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_81,
      \p_lcssa49815019_load_reg_599_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_82,
      \p_lcssa49825021_load_reg_604_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_83,
      \p_lcssa49825021_load_reg_604_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_84,
      \p_lcssa49825021_load_reg_604_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_85,
      \p_lcssa49825021_load_reg_604_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_86,
      \p_lcssa49825021_load_reg_604_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_87,
      \p_lcssa49825021_load_reg_604_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_88,
      \p_lcssa49825021_load_reg_604_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_89,
      \p_lcssa49825021_load_reg_604_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_90,
      \p_lcssa49845023_load_reg_609_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_91,
      \p_lcssa49845023_load_reg_609_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_92,
      \p_lcssa49845023_load_reg_609_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_93,
      \p_lcssa49845023_load_reg_609_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_94,
      \p_lcssa49845023_load_reg_609_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_95,
      \p_lcssa49845023_load_reg_609_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_96,
      \p_lcssa49845023_load_reg_609_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_97,
      \p_lcssa49845023_load_reg_609_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_98,
      \p_lcssa49855025_load_reg_614_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_99,
      \p_lcssa49855025_load_reg_614_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_100,
      \p_lcssa49855025_load_reg_614_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_101,
      \p_lcssa49855025_load_reg_614_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_102,
      \p_lcssa49855025_load_reg_614_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_103,
      \p_lcssa49855025_load_reg_614_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_104,
      \p_lcssa49855025_load_reg_614_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_105,
      \p_lcssa49855025_load_reg_614_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_106,
      \p_lcssa49865027_load_reg_619_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_107,
      \p_lcssa49865027_load_reg_619_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_108,
      \p_lcssa49865027_load_reg_619_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_109,
      \p_lcssa49865027_load_reg_619_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_110,
      \p_lcssa49865027_load_reg_619_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_111,
      \p_lcssa49865027_load_reg_619_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_112,
      \p_lcssa49865027_load_reg_619_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_113,
      \p_lcssa49865027_load_reg_619_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_114,
      \p_lcssa49885029_load_reg_624_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_115,
      \p_lcssa49885029_load_reg_624_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_116,
      \p_lcssa49885029_load_reg_624_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_117,
      \p_lcssa49885029_load_reg_624_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_118,
      \p_lcssa49885029_load_reg_624_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_119,
      \p_lcssa49885029_load_reg_624_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_120,
      \p_lcssa49885029_load_reg_624_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_121,
      \p_lcssa49885029_load_reg_624_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_122,
      \p_lcssa49895031_load_reg_629_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_123,
      \p_lcssa49895031_load_reg_629_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_124,
      \p_lcssa49895031_load_reg_629_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_125,
      \p_lcssa49895031_load_reg_629_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_126,
      \p_lcssa49895031_load_reg_629_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_127,
      \p_lcssa49895031_load_reg_629_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_128,
      \p_lcssa49895031_load_reg_629_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_129,
      \p_lcssa49895031_load_reg_629_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_130,
      \p_lcssa51455151_load_reg_634_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_131,
      \p_lcssa51455151_load_reg_634_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_132,
      \p_lcssa51455151_load_reg_634_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_133,
      \p_lcssa51455151_load_reg_634_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_134,
      \p_lcssa51455151_load_reg_634_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_135,
      \p_lcssa51455151_load_reg_634_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_136,
      \p_lcssa51455151_load_reg_634_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_137,
      \p_lcssa51455151_load_reg_634_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_138,
      \p_lcssa51465153_load_reg_639_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_139,
      \p_lcssa51465153_load_reg_639_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_140,
      \p_lcssa51465153_load_reg_639_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_141,
      \p_lcssa51465153_load_reg_639_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_142,
      \p_lcssa51465153_load_reg_639_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_143,
      \p_lcssa51465153_load_reg_639_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_144,
      \p_lcssa51465153_load_reg_639_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_145,
      \p_lcssa51465153_load_reg_639_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_146,
      \p_lcssa51475155_load_reg_644_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_147,
      \p_lcssa51475155_load_reg_644_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_148,
      \p_lcssa51475155_load_reg_644_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_149,
      \p_lcssa51475155_load_reg_644_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_150,
      \p_lcssa51475155_load_reg_644_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_151,
      \p_lcssa51475155_load_reg_644_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_152,
      \p_lcssa51475155_load_reg_644_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_153,
      \p_lcssa51475155_load_reg_644_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_154,
      \p_lcssa51485157_load_reg_649_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_155,
      \p_lcssa51485157_load_reg_649_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_156,
      \p_lcssa51485157_load_reg_649_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_157,
      \p_lcssa51485157_load_reg_649_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_158,
      \p_lcssa51485157_load_reg_649_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_159,
      \p_lcssa51485157_load_reg_649_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_160,
      \p_lcssa51485157_load_reg_649_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_161,
      \p_lcssa51485157_load_reg_649_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_162,
      \p_lcssa51495159_load_reg_654_reg[7]\(7) => flow_control_loop_pipe_sequential_init_U_n_163,
      \p_lcssa51495159_load_reg_654_reg[7]\(6) => flow_control_loop_pipe_sequential_init_U_n_164,
      \p_lcssa51495159_load_reg_654_reg[7]\(5) => flow_control_loop_pipe_sequential_init_U_n_165,
      \p_lcssa51495159_load_reg_654_reg[7]\(4) => flow_control_loop_pipe_sequential_init_U_n_166,
      \p_lcssa51495159_load_reg_654_reg[7]\(3) => flow_control_loop_pipe_sequential_init_U_n_167,
      \p_lcssa51495159_load_reg_654_reg[7]\(2) => flow_control_loop_pipe_sequential_init_U_n_168,
      \p_lcssa51495159_load_reg_654_reg[7]\(1) => flow_control_loop_pipe_sequential_init_U_n_169,
      \p_lcssa51495159_load_reg_654_reg[7]\(0) => flow_control_loop_pipe_sequential_init_U_n_170,
      pf_all_done => pf_all_done,
      pf_ready => pf_imgG_U_pf_ready,
      valid_in => ap_frp_vld_in,
      valid_out(2 downto 1) => frp_pipeline_valid_U_valid_out(3 downto 2),
      valid_out(0) => frp_pipeline_valid_U_valid_out(0),
      \x_fu_228_reg[0]\ => flow_control_loop_pipe_sequential_init_U_n_179,
      \x_fu_228_reg[16]\(2) => flow_control_loop_pipe_sequential_init_U_n_196,
      \x_fu_228_reg[16]\(1) => flow_control_loop_pipe_sequential_init_U_n_197,
      \x_fu_228_reg[16]\(0) => flow_control_loop_pipe_sequential_init_U_n_198,
      \x_fu_228_reg[16]_0\(16) => \x_fu_228_reg_n_5_[16]\,
      \x_fu_228_reg[16]_0\(15) => \x_fu_228_reg_n_5_[15]\,
      \x_fu_228_reg[16]_0\(14) => \x_fu_228_reg_n_5_[14]\,
      \x_fu_228_reg[16]_0\(13) => \x_fu_228_reg_n_5_[13]\,
      \x_fu_228_reg[16]_0\(12) => \x_fu_228_reg_n_5_[12]\,
      \x_fu_228_reg[16]_0\(11) => \x_fu_228_reg_n_5_[11]\,
      \x_fu_228_reg[16]_0\(10) => \x_fu_228_reg_n_5_[10]\,
      \x_fu_228_reg[16]_0\(9) => \x_fu_228_reg_n_5_[9]\,
      \x_fu_228_reg[16]_0\(8) => \x_fu_228_reg_n_5_[8]\,
      \x_fu_228_reg[16]_0\(7) => \x_fu_228_reg_n_5_[7]\,
      \x_fu_228_reg[16]_0\(6) => \x_fu_228_reg_n_5_[6]\,
      \x_fu_228_reg[16]_0\(5) => \x_fu_228_reg_n_5_[5]\,
      \x_fu_228_reg[16]_0\(4) => \x_fu_228_reg_n_5_[4]\,
      \x_fu_228_reg[16]_0\(3) => \x_fu_228_reg_n_5_[3]\,
      \x_fu_228_reg[16]_0\(2) => \x_fu_228_reg_n_5_[2]\,
      \x_fu_228_reg[16]_0\(1) => \x_fu_228_reg_n_5_[1]\,
      \x_fu_228_reg[16]_0\(0) => \x_fu_228_reg_n_5_[0]\,
      \x_fu_228_reg[8]\ => flow_control_loop_pipe_sequential_init_U_n_171,
      x_phase_reg_545 => x_phase_reg_545
    );
frp_pipeline_valid_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_pipeline_valid
     port map (
      ap_clk => ap_clk,
      ap_rst => \^ap_rst_n_0\,
      exitcond => frp_pipeline_valid_U_exitcond,
      num_valid_datasets(5 downto 0) => frp_pipeline_valid_U_num_valid_datasets(5 downto 0),
      valid_in => ap_frp_vld_in,
      valid_out(19 downto 0) => frp_pipeline_valid_U_valid_out(19 downto 0)
    );
frp_pipeline_valid_U_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \icmp_ln318_reg_3698_pp0_iter2_reg_reg_n_5_[0]\,
      I1 => frp_pipeline_valid_U_valid_out(3),
      O => frp_pipeline_valid_U_exitcond
    );
frp_pipeline_valid_U_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFEE"
    )
        port map (
      I0 => ap_frp_data_req_imgBayer(4),
      I1 => ap_frp_data_req_imgBayer(3),
      I2 => \genblk1[0].v2_reg[0]\(2),
      I3 => ap_frp_data_req_imgBayer(2),
      O => frp_pipeline_valid_U_i_4_n_5
    );
frp_pipeline_valid_U_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => ap_frp_data_req_imgBayer(2),
      I1 => \genblk1[0].v2_reg[0]\(2),
      I2 => ap_frp_data_req_imgBayer(1),
      I3 => \genblk1[0].v2_reg[0]\(1),
      O => frp_pipeline_valid_U_i_6_n_5
    );
\g_2_reg_724[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_5_reg_3805(0),
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => empty_139_fu_284(0),
      O => \g_2_reg_724[0]_i_1_n_5\
    );
\g_2_reg_724[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_5_reg_3805(1),
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => empty_139_fu_284(1),
      O => \g_2_reg_724[1]_i_1_n_5\
    );
\g_2_reg_724[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_5_reg_3805(2),
      I1 => \empty_145_fu_308[7]_i_3_n_5\,
      I2 => empty_139_fu_284(2),
      O => \g_2_reg_724[2]_i_1_n_5\
    );
\g_2_reg_724[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_5_reg_3805(3),
      I1 => \empty_145_fu_308[7]_i_3_n_5\,
      I2 => empty_139_fu_284(3),
      O => \g_2_reg_724[3]_i_1_n_5\
    );
\g_2_reg_724[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_5_reg_3805(4),
      I1 => \empty_145_fu_308[7]_i_3_n_5\,
      I2 => empty_139_fu_284(4),
      O => \g_2_reg_724[4]_i_1_n_5\
    );
\g_2_reg_724[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_5_reg_3805(5),
      I1 => \empty_145_fu_308[7]_i_3_n_5\,
      I2 => empty_139_fu_284(5),
      O => \g_2_reg_724[5]_i_1_n_5\
    );
\g_2_reg_724[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_5_reg_3805(6),
      I1 => \empty_145_fu_308[7]_i_3_n_5\,
      I2 => empty_139_fu_284(6),
      O => \g_2_reg_724[6]_i_1_n_5\
    );
\g_2_reg_724[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => frp_pipeline_valid_U_valid_out(3),
      I1 => \icmp_ln318_reg_3698_pp0_iter2_reg_reg_n_5_[0]\,
      O => g_2_reg_724
    );
\g_2_reg_724[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_5_reg_3805(7),
      I1 => \empty_145_fu_308[7]_i_3_n_5\,
      I2 => empty_139_fu_284(7),
      O => \g_2_reg_724[7]_i_2_n_5\
    );
\g_2_reg_724_pp0_iter16_reg_reg[0]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => \g_2_reg_724_reg_n_5_[0]\,
      Q => \g_2_reg_724_pp0_iter16_reg_reg[0]_srl13_n_5\
    );
\g_2_reg_724_pp0_iter16_reg_reg[1]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => \g_2_reg_724_reg_n_5_[1]\,
      Q => \g_2_reg_724_pp0_iter16_reg_reg[1]_srl13_n_5\
    );
\g_2_reg_724_pp0_iter16_reg_reg[2]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => \g_2_reg_724_reg_n_5_[2]\,
      Q => \g_2_reg_724_pp0_iter16_reg_reg[2]_srl13_n_5\
    );
\g_2_reg_724_pp0_iter16_reg_reg[3]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => \g_2_reg_724_reg_n_5_[3]\,
      Q => \g_2_reg_724_pp0_iter16_reg_reg[3]_srl13_n_5\
    );
\g_2_reg_724_pp0_iter16_reg_reg[4]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => \g_2_reg_724_reg_n_5_[4]\,
      Q => \g_2_reg_724_pp0_iter16_reg_reg[4]_srl13_n_5\
    );
\g_2_reg_724_pp0_iter16_reg_reg[5]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => \g_2_reg_724_reg_n_5_[5]\,
      Q => \g_2_reg_724_pp0_iter16_reg_reg[5]_srl13_n_5\
    );
\g_2_reg_724_pp0_iter16_reg_reg[6]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => \g_2_reg_724_reg_n_5_[6]\,
      Q => \g_2_reg_724_pp0_iter16_reg_reg[6]_srl13_n_5\
    );
\g_2_reg_724_pp0_iter16_reg_reg[7]_srl13\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => \g_2_reg_724_reg_n_5_[7]\,
      Q => \g_2_reg_724_pp0_iter16_reg_reg[7]_srl13_n_5\
    );
\g_2_reg_724_pp0_iter17_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \g_2_reg_724_pp0_iter16_reg_reg[0]_srl13_n_5\,
      Q => g_2_reg_724_pp0_iter17_reg(0),
      R => '0'
    );
\g_2_reg_724_pp0_iter17_reg_reg[1]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \g_2_reg_724_pp0_iter16_reg_reg[1]_srl13_n_5\,
      Q => g_2_reg_724_pp0_iter17_reg(1),
      R => '0'
    );
\g_2_reg_724_pp0_iter17_reg_reg[2]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \g_2_reg_724_pp0_iter16_reg_reg[2]_srl13_n_5\,
      Q => g_2_reg_724_pp0_iter17_reg(2),
      R => '0'
    );
\g_2_reg_724_pp0_iter17_reg_reg[3]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \g_2_reg_724_pp0_iter16_reg_reg[3]_srl13_n_5\,
      Q => g_2_reg_724_pp0_iter17_reg(3),
      R => '0'
    );
\g_2_reg_724_pp0_iter17_reg_reg[4]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \g_2_reg_724_pp0_iter16_reg_reg[4]_srl13_n_5\,
      Q => g_2_reg_724_pp0_iter17_reg(4),
      R => '0'
    );
\g_2_reg_724_pp0_iter17_reg_reg[5]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \g_2_reg_724_pp0_iter16_reg_reg[5]_srl13_n_5\,
      Q => g_2_reg_724_pp0_iter17_reg(5),
      R => '0'
    );
\g_2_reg_724_pp0_iter17_reg_reg[6]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \g_2_reg_724_pp0_iter16_reg_reg[6]_srl13_n_5\,
      Q => g_2_reg_724_pp0_iter17_reg(6),
      R => '0'
    );
\g_2_reg_724_pp0_iter17_reg_reg[7]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \g_2_reg_724_pp0_iter16_reg_reg[7]_srl13_n_5\,
      Q => g_2_reg_724_pp0_iter17_reg(7),
      R => '0'
    );
\g_2_reg_724_pp0_iter18_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => g_2_reg_724_pp0_iter17_reg(0),
      Q => g_2_reg_724_pp0_iter18_reg(0),
      R => '0'
    );
\g_2_reg_724_pp0_iter18_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => g_2_reg_724_pp0_iter17_reg(1),
      Q => g_2_reg_724_pp0_iter18_reg(1),
      R => '0'
    );
\g_2_reg_724_pp0_iter18_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => g_2_reg_724_pp0_iter17_reg(2),
      Q => g_2_reg_724_pp0_iter18_reg(2),
      R => '0'
    );
\g_2_reg_724_pp0_iter18_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => g_2_reg_724_pp0_iter17_reg(3),
      Q => g_2_reg_724_pp0_iter18_reg(3),
      R => '0'
    );
\g_2_reg_724_pp0_iter18_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => g_2_reg_724_pp0_iter17_reg(4),
      Q => g_2_reg_724_pp0_iter18_reg(4),
      R => '0'
    );
\g_2_reg_724_pp0_iter18_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => g_2_reg_724_pp0_iter17_reg(5),
      Q => g_2_reg_724_pp0_iter18_reg(5),
      R => '0'
    );
\g_2_reg_724_pp0_iter18_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => g_2_reg_724_pp0_iter17_reg(6),
      Q => g_2_reg_724_pp0_iter18_reg(6),
      R => '0'
    );
\g_2_reg_724_pp0_iter18_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => g_2_reg_724_pp0_iter17_reg(7),
      Q => g_2_reg_724_pp0_iter18_reg(7),
      R => '0'
    );
\g_2_reg_724_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_2_reg_724,
      D => \g_2_reg_724[0]_i_1_n_5\,
      Q => \g_2_reg_724_reg_n_5_[0]\,
      R => '0'
    );
\g_2_reg_724_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_2_reg_724,
      D => \g_2_reg_724[1]_i_1_n_5\,
      Q => \g_2_reg_724_reg_n_5_[1]\,
      R => '0'
    );
\g_2_reg_724_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_2_reg_724,
      D => \g_2_reg_724[2]_i_1_n_5\,
      Q => \g_2_reg_724_reg_n_5_[2]\,
      R => '0'
    );
\g_2_reg_724_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_2_reg_724,
      D => \g_2_reg_724[3]_i_1_n_5\,
      Q => \g_2_reg_724_reg_n_5_[3]\,
      R => '0'
    );
\g_2_reg_724_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_2_reg_724,
      D => \g_2_reg_724[4]_i_1_n_5\,
      Q => \g_2_reg_724_reg_n_5_[4]\,
      R => '0'
    );
\g_2_reg_724_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_2_reg_724,
      D => \g_2_reg_724[5]_i_1_n_5\,
      Q => \g_2_reg_724_reg_n_5_[5]\,
      R => '0'
    );
\g_2_reg_724_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_2_reg_724,
      D => \g_2_reg_724[6]_i_1_n_5\,
      Q => \g_2_reg_724_reg_n_5_[6]\,
      R => '0'
    );
\g_2_reg_724_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => g_2_reg_724,
      D => \g_2_reg_724[7]_i_2_n_5\,
      Q => \g_2_reg_724_reg_n_5_[7]\,
      R => '0'
    );
icmp_ln318_fu_936_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => NLW_icmp_ln318_fu_936_p2_carry_CO_UNCONNECTED(7 downto 6),
      CO(5) => icmp_ln318_fu_936_p2,
      CO(4) => icmp_ln318_fu_936_p2_carry_n_8,
      CO(3) => icmp_ln318_fu_936_p2_carry_n_9,
      CO(2) => icmp_ln318_fu_936_p2_carry_n_10,
      CO(1) => icmp_ln318_fu_936_p2_carry_n_11,
      CO(0) => icmp_ln318_fu_936_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => NLW_icmp_ln318_fu_936_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => flow_control_loop_pipe_sequential_init_U_n_172,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_173,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_174,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_175,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_176,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_177
    );
\icmp_ln318_reg_3698_pp0_iter16_reg_reg[0]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => \icmp_ln318_reg_3698_pp0_iter2_reg_reg_n_5_[0]\,
      Q => \icmp_ln318_reg_3698_pp0_iter16_reg_reg[0]_srl14_n_5\
    );
\icmp_ln318_reg_3698_pp0_iter17_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln318_reg_3698_pp0_iter16_reg_reg[0]_srl14_n_5\,
      Q => icmp_ln318_reg_3698_pp0_iter17_reg,
      R => '0'
    );
\icmp_ln318_reg_3698_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln318_reg_3698_reg_n_5_[0]\,
      Q => icmp_ln318_reg_3698_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln318_reg_3698_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln318_reg_3698_pp0_iter1_reg,
      Q => \icmp_ln318_reg_3698_pp0_iter2_reg_reg_n_5_[0]\,
      R => '0'
    );
\icmp_ln318_reg_3698_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln318_fu_936_p2,
      Q => \icmp_ln318_reg_3698_reg_n_5_[0]\,
      R => '0'
    );
icmp_ln328_fu_958_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => icmp_ln328_fu_958_p2_carry_n_5,
      CO(6) => icmp_ln328_fu_958_p2_carry_n_6,
      CO(5) => icmp_ln328_fu_958_p2_carry_n_7,
      CO(4) => icmp_ln328_fu_958_p2_carry_n_8,
      CO(3) => icmp_ln328_fu_958_p2_carry_n_9,
      CO(2) => icmp_ln328_fu_958_p2_carry_n_10,
      CO(1) => icmp_ln328_fu_958_p2_carry_n_11,
      CO(0) => icmp_ln328_fu_958_p2_carry_n_12,
      DI(7) => flow_control_loop_pipe_sequential_init_U_n_226,
      DI(6) => flow_control_loop_pipe_sequential_init_U_n_227,
      DI(5) => flow_control_loop_pipe_sequential_init_U_n_228,
      DI(4) => flow_control_loop_pipe_sequential_init_U_n_229,
      DI(3) => flow_control_loop_pipe_sequential_init_U_n_230,
      DI(2) => flow_control_loop_pipe_sequential_init_U_n_231,
      DI(1) => flow_control_loop_pipe_sequential_init_U_n_232,
      DI(0) => flow_control_loop_pipe_sequential_init_U_n_233,
      O(7 downto 0) => NLW_icmp_ln328_fu_958_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => flow_control_loop_pipe_sequential_init_U_n_218,
      S(6) => flow_control_loop_pipe_sequential_init_U_n_219,
      S(5) => flow_control_loop_pipe_sequential_init_U_n_220,
      S(4) => flow_control_loop_pipe_sequential_init_U_n_221,
      S(3) => flow_control_loop_pipe_sequential_init_U_n_222,
      S(2) => flow_control_loop_pipe_sequential_init_U_n_223,
      S(1) => flow_control_loop_pipe_sequential_init_U_n_224,
      S(0) => flow_control_loop_pipe_sequential_init_U_n_225
    );
\icmp_ln328_fu_958_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => icmp_ln328_fu_958_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_icmp_ln328_fu_958_p2_carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => icmp_ln328_fu_958_p2,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_icmp_ln328_fu_958_p2_carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => flow_control_loop_pipe_sequential_init_U_n_200
    );
\icmp_ln328_reg_3707_pp0_iter1_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln328_reg_3707,
      Q => icmp_ln328_reg_3707_pp0_iter1_reg,
      R => '0'
    );
\icmp_ln328_reg_3707_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln328_reg_3707_pp0_iter1_reg,
      Q => icmp_ln328_reg_3707_pp0_iter2_reg,
      R => '0'
    );
\icmp_ln328_reg_3707_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln328_fu_958_p2,
      Q => icmp_ln328_reg_3707,
      R => '0'
    );
\icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10000",
      CE => '1',
      CLK => ap_clk,
      D => icmp_ln439_fu_980_p2,
      Q => \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_n_5\,
      Q31 => \NLW_icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_Q31_UNCONNECTED\
    );
\icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_3_n_5\,
      I1 => \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_2_0\(4),
      I2 => \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_2_0\(5),
      I3 => \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_2_0\(1),
      I4 => \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_2_0\(12),
      I5 => \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_4_n_5\,
      O => \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_2_n_5\
    );
\icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_2_0\(9),
      I1 => \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_2_0\(14),
      I2 => \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_2_0\(6),
      I3 => \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_2_0\(7),
      O => \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_3_n_5\
    );
\icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_2_0\(2),
      I1 => \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_2_0\(3),
      I2 => \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_2_0\(10),
      I3 => \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_2_0\(8),
      I4 => \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_2_0\(13),
      I5 => \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_2_0\(11),
      O => \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_4_n_5\
    );
\icmp_ln439_reg_3735_pp0_iter17_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_n_5\,
      Q => icmp_ln439_reg_3735_pp0_iter17_reg,
      R => '0'
    );
\icmp_ln439_reg_3735_pp0_iter18_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => icmp_ln439_reg_3735_pp0_iter17_reg,
      Q => icmp_ln439_reg_3735_pp0_iter18_reg,
      R => '0'
    );
linebuf_yuv_1_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W
     port map (
      ADDRBWRADDR(11 downto 0) => x_11_reg_3702(11 downto 0),
      D(7 downto 0) => linebuf_yuv_1_q1(7 downto 0),
      Q(11 downto 0) => linebuf_yuv_3_addr_reg_3763_pp0_iter2_reg(11 downto 0),
      ap_clk => ap_clk,
      ap_condition_3270 => ap_condition_3270,
      cmp170_reg_674 => cmp170_reg_674,
      ram_reg_bram_0_0(7 downto 0) => LineBufVal_reg_3795(7 downto 0),
      ram_reg_bram_0_1(7) => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[7]\,
      ram_reg_bram_0_1(6) => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[6]\,
      ram_reg_bram_0_1(5) => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[5]\,
      ram_reg_bram_0_1(4) => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[4]\,
      ram_reg_bram_0_1(3) => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[3]\,
      ram_reg_bram_0_1(2) => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[2]\,
      ram_reg_bram_0_1(1) => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[1]\,
      ram_reg_bram_0_1(0) => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[0]\,
      valid_out(1) => frp_pipeline_valid_U_valid_out(3),
      valid_out(0) => frp_pipeline_valid_U_valid_out(1)
    );
\linebuf_yuv_1_addr_reg_3751_pp0_iter2_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => linebuf_yuv_3_addr_reg_3763(0),
      Q => linebuf_yuv_3_addr_reg_3763_pp0_iter2_reg(0),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3751_pp0_iter2_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => linebuf_yuv_3_addr_reg_3763(10),
      Q => linebuf_yuv_3_addr_reg_3763_pp0_iter2_reg(10),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3751_pp0_iter2_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => linebuf_yuv_3_addr_reg_3763(11),
      Q => linebuf_yuv_3_addr_reg_3763_pp0_iter2_reg(11),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3751_pp0_iter2_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => linebuf_yuv_3_addr_reg_3763(1),
      Q => linebuf_yuv_3_addr_reg_3763_pp0_iter2_reg(1),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3751_pp0_iter2_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => linebuf_yuv_3_addr_reg_3763(2),
      Q => linebuf_yuv_3_addr_reg_3763_pp0_iter2_reg(2),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3751_pp0_iter2_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => linebuf_yuv_3_addr_reg_3763(3),
      Q => linebuf_yuv_3_addr_reg_3763_pp0_iter2_reg(3),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3751_pp0_iter2_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => linebuf_yuv_3_addr_reg_3763(4),
      Q => linebuf_yuv_3_addr_reg_3763_pp0_iter2_reg(4),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3751_pp0_iter2_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => linebuf_yuv_3_addr_reg_3763(5),
      Q => linebuf_yuv_3_addr_reg_3763_pp0_iter2_reg(5),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3751_pp0_iter2_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => linebuf_yuv_3_addr_reg_3763(6),
      Q => linebuf_yuv_3_addr_reg_3763_pp0_iter2_reg(6),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3751_pp0_iter2_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => linebuf_yuv_3_addr_reg_3763(7),
      Q => linebuf_yuv_3_addr_reg_3763_pp0_iter2_reg(7),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3751_pp0_iter2_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => linebuf_yuv_3_addr_reg_3763(8),
      Q => linebuf_yuv_3_addr_reg_3763_pp0_iter2_reg(8),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3751_pp0_iter2_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => linebuf_yuv_3_addr_reg_3763(9),
      Q => linebuf_yuv_3_addr_reg_3763_pp0_iter2_reg(9),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3751_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_11_reg_3702(0),
      Q => linebuf_yuv_3_addr_reg_3763(0),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3751_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_11_reg_3702(10),
      Q => linebuf_yuv_3_addr_reg_3763(10),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3751_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_11_reg_3702(11),
      Q => linebuf_yuv_3_addr_reg_3763(11),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3751_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_11_reg_3702(1),
      Q => linebuf_yuv_3_addr_reg_3763(1),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3751_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_11_reg_3702(2),
      Q => linebuf_yuv_3_addr_reg_3763(2),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3751_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_11_reg_3702(3),
      Q => linebuf_yuv_3_addr_reg_3763(3),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3751_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_11_reg_3702(4),
      Q => linebuf_yuv_3_addr_reg_3763(4),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3751_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_11_reg_3702(5),
      Q => linebuf_yuv_3_addr_reg_3763(5),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3751_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_11_reg_3702(6),
      Q => linebuf_yuv_3_addr_reg_3763(6),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3751_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_11_reg_3702(7),
      Q => linebuf_yuv_3_addr_reg_3763(7),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3751_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_11_reg_3702(8),
      Q => linebuf_yuv_3_addr_reg_3763(8),
      R => '0'
    );
\linebuf_yuv_1_addr_reg_3751_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => x_11_reg_3702(9),
      Q => linebuf_yuv_3_addr_reg_3763(9),
      R => '0'
    );
linebuf_yuv_2_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_14
     port map (
      ADDRBWRADDR(11 downto 0) => x_11_reg_3702(11 downto 0),
      D(1) => \zext_ln450_3_reg_3922[7]_i_1_n_5\,
      D(0) => \zext_ln450_3_reg_3922[1]_i_1_n_5\,
      DI(5) => linebuf_yuv_2_U_n_14,
      DI(4) => linebuf_yuv_2_U_n_15,
      DI(3) => linebuf_yuv_2_U_n_16,
      DI(2) => linebuf_yuv_2_U_n_17,
      DI(1) => linebuf_yuv_2_U_n_18,
      DI(0) => ap_phi_mux_empty_158_phi_fu_764_p4(0),
      DINADIN(7 downto 0) => select_ln403_2_fu_1259_p3(7 downto 0),
      DOUTBDOUT(7 downto 0) => LineBufVal_6_reg_3814(7 downto 0),
      \K_2_reg_3945_reg[7]\ => \zext_ln452_1_reg_3940[7]_i_1_n_5\,
      \K_2_reg_3945_reg[7]_0\ => \zext_ln452_1_reg_3940[6]_i_1_n_5\,
      \K_2_reg_3945_reg[7]_1\ => \zext_ln452_1_reg_3940[5]_i_1_n_5\,
      \K_2_reg_3945_reg[7]_10\ => \empty_144_fu_304[7]_i_2_n_5\,
      \K_2_reg_3945_reg[7]_11\ => K_1_fu_1353_p2_carry_i_20_n_5,
      \K_2_reg_3945_reg[7]_12\ => K_1_fu_1353_p2_carry_i_19_n_5,
      \K_2_reg_3945_reg[7]_13\ => K_1_fu_1353_p2_carry_i_18_n_5,
      \K_2_reg_3945_reg[7]_14\ => K_1_fu_1353_p2_carry_i_17_n_5,
      \K_2_reg_3945_reg[7]_2\ => \zext_ln452_1_reg_3940[4]_i_1_n_5\,
      \K_2_reg_3945_reg[7]_3\ => \zext_ln452_1_reg_3940[3]_i_1_n_5\,
      \K_2_reg_3945_reg[7]_4\ => \zext_ln452_1_reg_3940[2]_i_1_n_5\,
      \K_2_reg_3945_reg[7]_5\(0) => \zext_ln452_1_reg_3940[1]_i_1_n_5\,
      \K_2_reg_3945_reg[7]_6\ => \empty_145_fu_308[7]_i_3_n_5\,
      \K_2_reg_3945_reg[7]_7\(0) => K_2_fu_1385_p2_carry_i_6_n_5,
      \K_2_reg_3945_reg[7]_8\ => K_1_fu_1353_p2_carry_i_22_n_5,
      \K_2_reg_3945_reg[7]_9\ => K_1_fu_1353_p2_carry_i_21_n_5,
      \K_2_reg_3945_reg[9]\(6 downto 0) => empty_131_fu_252(7 downto 1),
      \K_2_reg_3945_reg[9]_0\(6 downto 0) => LineBufVal_7_reg_3824(7 downto 1),
      \K_2_reg_3945_reg[9]_1\(7 downto 0) => empty_134_fu_264(7 downto 0),
      \K_2_reg_3945_reg[9]_2\ => \empty_140_fu_288[7]_i_2_n_5\,
      \K_reg_3930_reg[7]\ => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      \K_reg_3930_reg[7]_0\(5 downto 0) => empty_133_fu_260(6 downto 1),
      \K_reg_3930_reg[7]_1\ => \zext_ln450_3_reg_3922[6]_i_1_n_5\,
      \K_reg_3930_reg[7]_10\ => \zext_ln450_1_reg_3917[5]_i_1_n_5\,
      \K_reg_3930_reg[7]_11\ => \zext_ln450_1_reg_3917[6]_i_1_n_5\,
      \K_reg_3930_reg[7]_12\ => \zext_ln450_1_reg_3917[7]_i_1_n_5\,
      \K_reg_3930_reg[7]_2\ => \zext_ln450_3_reg_3922[5]_i_1_n_5\,
      \K_reg_3930_reg[7]_3\ => \zext_ln450_3_reg_3922[4]_i_1_n_5\,
      \K_reg_3930_reg[7]_4\ => \zext_ln450_3_reg_3922[3]_i_1_n_5\,
      \K_reg_3930_reg[7]_5\ => \zext_ln450_3_reg_3922[2]_i_1_n_5\,
      \K_reg_3930_reg[7]_6\(0) => K_fu_1317_p2_carry_i_6_n_5,
      \K_reg_3930_reg[7]_7\ => \zext_ln450_1_reg_3917[2]_i_1_n_5\,
      \K_reg_3930_reg[7]_8\ => \zext_ln450_1_reg_3917[3]_i_1_n_5\,
      \K_reg_3930_reg[7]_9\ => \zext_ln450_1_reg_3917[4]_i_1_n_5\,
      \K_reg_3930_reg[9]\(7 downto 0) => empty_136_fu_272(7 downto 0),
      Q(11 downto 0) => linebuf_yuv_3_addr_reg_3763_pp0_iter2_reg(11 downto 0),
      S(6) => linebuf_yuv_2_U_n_35,
      S(5) => linebuf_yuv_2_U_n_36,
      S(4) => linebuf_yuv_2_U_n_37,
      S(3) => linebuf_yuv_2_U_n_38,
      S(2) => linebuf_yuv_2_U_n_39,
      S(1) => linebuf_yuv_2_U_n_40,
      S(0) => linebuf_yuv_2_U_n_41,
      ap_clk => ap_clk,
      ap_condition_3270 => ap_condition_3270,
      cmp170_reg_674 => cmp170_reg_674,
      \empty_131_fu_252_reg[6]\(4) => linebuf_yuv_2_U_n_22,
      \empty_131_fu_252_reg[6]\(3) => linebuf_yuv_2_U_n_23,
      \empty_131_fu_252_reg[6]\(2) => linebuf_yuv_2_U_n_24,
      \empty_131_fu_252_reg[6]\(1) => linebuf_yuv_2_U_n_25,
      \empty_131_fu_252_reg[6]\(0) => linebuf_yuv_2_U_n_26,
      \empty_131_fu_252_reg[7]\(0) => linebuf_yuv_2_U_n_21,
      \empty_134_fu_264_reg[7]\(0) => linebuf_yuv_2_U_n_50,
      \empty_136_fu_272_reg[6]\(0) => linebuf_yuv_2_U_n_42,
      icmp_ln328_reg_3707_pp0_iter2_reg => icmp_ln328_reg_3707_pp0_iter2_reg,
      ram_reg_bram_0_0(0) => ap_phi_mux_empty_158_phi_fu_764_p4(7),
      ram_reg_bram_0_1(6) => linebuf_yuv_2_U_n_43,
      ram_reg_bram_0_1(5) => linebuf_yuv_2_U_n_44,
      ram_reg_bram_0_1(4) => linebuf_yuv_2_U_n_45,
      ram_reg_bram_0_1(3) => linebuf_yuv_2_U_n_46,
      ram_reg_bram_0_1(2) => linebuf_yuv_2_U_n_47,
      ram_reg_bram_0_1(1) => linebuf_yuv_2_U_n_48,
      ram_reg_bram_0_1(0) => linebuf_yuv_2_U_n_49,
      ram_reg_bram_0_2 => \icmp_ln318_reg_3698_pp0_iter2_reg_reg_n_5_[0]\,
      ram_reg_bram_0_3(7 downto 0) => LineBufVal_5_reg_3805(7 downto 0),
      ram_reg_bram_0_4(7) => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[7]\,
      ram_reg_bram_0_4(6) => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[6]\,
      ram_reg_bram_0_4(5) => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[5]\,
      ram_reg_bram_0_4(4) => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[4]\,
      ram_reg_bram_0_4(3) => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[3]\,
      ram_reg_bram_0_4(2) => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[2]\,
      ram_reg_bram_0_4(1) => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[1]\,
      ram_reg_bram_0_4(0) => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[0]\,
      valid_out(2 downto 0) => frp_pipeline_valid_U_valid_out(3 downto 1)
    );
linebuf_yuv_3_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_3_RAM_AUTO_1R1W_15
     port map (
      ADDRBWRADDR(11 downto 0) => x_11_reg_3702(11 downto 0),
      D(7 downto 0) => linebuf_yuv_3_q1(7 downto 0),
      DINADIN(7 downto 0) => select_ln403_2_fu_1259_p3(7 downto 0),
      Q(11 downto 0) => linebuf_yuv_3_addr_reg_3763_pp0_iter2_reg(11 downto 0),
      ap_clk => ap_clk,
      ap_condition_3270 => ap_condition_3270,
      valid_out(1) => frp_pipeline_valid_U_valid_out(3),
      valid_out(0) => frp_pipeline_valid_U_valid_out(1)
    );
linebuf_yuv_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4_linebuf_yuv_RAM_AUTO_1R1W
     port map (
      ADDRBWRADDR(11 downto 0) => x_11_reg_3702(11 downto 0),
      D(7 downto 0) => linebuf_yuv_q0(7 downto 0),
      ap_clk => ap_clk,
      ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(7 downto 0) => ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632(7 downto 0),
      \ap_phi_reg_pp0_iter2_p_0_0_03845_44964_ph_reg_632_reg[7]\(7 downto 0) => p_0_0_03845_44964_ph_reg_632(7 downto 0),
      cmp84_reg_669 => cmp84_reg_669,
      icmp_ln318_reg_3698_pp0_iter1_reg => icmp_ln318_reg_3698_pp0_iter1_reg,
      icmp_ln328_reg_3707 => icmp_ln328_reg_3707,
      icmp_ln328_reg_3707_pp0_iter1_reg => icmp_ln328_reg_3707_pp0_iter1_reg,
      \out\(7 downto 0) => \out\(7 downto 0),
      ram_reg_bram_0_0 => \icmp_ln318_reg_3698_reg_n_5_[0]\,
      valid_out(0) => frp_pipeline_valid_U_valid_out(1)
    );
lshr_ln501_1_reg_4366_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => q0_reg(17),
      A(28) => q0_reg(17),
      A(27) => q0_reg(17),
      A(26) => q0_reg(17),
      A(25) => q0_reg(17),
      A(24) => q0_reg(17),
      A(23) => q0_reg(17),
      A(22) => q0_reg(17),
      A(21) => q0_reg(17),
      A(20) => q0_reg(17),
      A(19) => q0_reg(17),
      A(18) => q0_reg(17),
      A(17 downto 0) => q0_reg(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_lshr_ln501_1_reg_4366_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => w_3_reg_4315_pp0_iter9_reg(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_lshr_ln501_1_reg_4366_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_lshr_ln501_1_reg_4366_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_lshr_ln501_1_reg_4366_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_lshr_ln501_1_reg_4366_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_lshr_ln501_1_reg_4366_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_lshr_ln501_1_reg_4366_reg_P_UNCONNECTED(47 downto 18),
      P(17 downto 8) => \lshr_ln501_1_reg_4366_reg__0\(9 downto 0),
      P(7) => lshr_ln501_1_reg_4366_reg_n_103,
      P(6) => lshr_ln501_1_reg_4366_reg_n_104,
      P(5) => lshr_ln501_1_reg_4366_reg_n_105,
      P(4) => lshr_ln501_1_reg_4366_reg_n_106,
      P(3) => lshr_ln501_1_reg_4366_reg_n_107,
      P(2) => lshr_ln501_1_reg_4366_reg_n_108,
      P(1) => lshr_ln501_1_reg_4366_reg_n_109,
      P(0) => lshr_ln501_1_reg_4366_reg_n_110,
      PATTERNBDETECT => NLW_lshr_ln501_1_reg_4366_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_lshr_ln501_1_reg_4366_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_lshr_ln501_1_reg_4366_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_lshr_ln501_1_reg_4366_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_lshr_ln501_1_reg_4366_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
lshr_ln501_2_reg_4371_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => q0_reg(17),
      A(28) => q0_reg(17),
      A(27) => q0_reg(17),
      A(26) => q0_reg(17),
      A(25) => q0_reg(17),
      A(24) => q0_reg(17),
      A(23) => q0_reg(17),
      A(22) => q0_reg(17),
      A(21) => q0_reg(17),
      A(20) => q0_reg(17),
      A(19) => q0_reg(17),
      A(18) => q0_reg(17),
      A(17 downto 0) => q0_reg(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_lshr_ln501_2_reg_4371_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 8) => B"0000000000",
      B(7 downto 0) => w_5_reg_4321_pp0_iter9_reg(7 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_lshr_ln501_2_reg_4371_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_lshr_ln501_2_reg_4371_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_lshr_ln501_2_reg_4371_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_lshr_ln501_2_reg_4371_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_lshr_ln501_2_reg_4371_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_lshr_ln501_2_reg_4371_reg_P_UNCONNECTED(47 downto 18),
      P(17 downto 8) => \lshr_ln501_2_reg_4371_reg__0\(9 downto 0),
      P(7) => lshr_ln501_2_reg_4371_reg_n_103,
      P(6) => lshr_ln501_2_reg_4371_reg_n_104,
      P(5) => lshr_ln501_2_reg_4371_reg_n_105,
      P(4) => lshr_ln501_2_reg_4371_reg_n_106,
      P(3) => lshr_ln501_2_reg_4371_reg_n_107,
      P(2) => lshr_ln501_2_reg_4371_reg_n_108,
      P(1) => lshr_ln501_2_reg_4371_reg_n_109,
      P(0) => lshr_ln501_2_reg_4371_reg_n_110,
      PATTERNBDETECT => NLW_lshr_ln501_2_reg_4371_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_lshr_ln501_2_reg_4371_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_lshr_ln501_2_reg_4371_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_lshr_ln501_2_reg_4371_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_lshr_ln501_2_reg_4371_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
lshr_ln501_3_reg_4376_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => q0_reg(17),
      A(28) => q0_reg(17),
      A(27) => q0_reg(17),
      A(26) => q0_reg(17),
      A(25) => q0_reg(17),
      A(24) => q0_reg(17),
      A(23) => q0_reg(17),
      A(22) => q0_reg(17),
      A(21) => q0_reg(17),
      A(20) => q0_reg(17),
      A(19) => q0_reg(17),
      A(18) => q0_reg(17),
      A(17 downto 0) => q0_reg(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_lshr_ln501_3_reg_4376_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => w_7_reg_4337(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_lshr_ln501_3_reg_4376_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_lshr_ln501_3_reg_4376_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_lshr_ln501_3_reg_4376_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_lshr_ln501_3_reg_4376_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_lshr_ln501_3_reg_4376_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_lshr_ln501_3_reg_4376_reg_P_UNCONNECTED(47 downto 18),
      P(17 downto 8) => \lshr_ln501_3_reg_4376_reg__0\(9 downto 0),
      P(7) => lshr_ln501_3_reg_4376_reg_n_103,
      P(6) => lshr_ln501_3_reg_4376_reg_n_104,
      P(5) => lshr_ln501_3_reg_4376_reg_n_105,
      P(4) => lshr_ln501_3_reg_4376_reg_n_106,
      P(3) => lshr_ln501_3_reg_4376_reg_n_107,
      P(2) => lshr_ln501_3_reg_4376_reg_n_108,
      P(1) => lshr_ln501_3_reg_4376_reg_n_109,
      P(0) => lshr_ln501_3_reg_4376_reg_n_110,
      PATTERNBDETECT => NLW_lshr_ln501_3_reg_4376_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_lshr_ln501_3_reg_4376_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_lshr_ln501_3_reg_4376_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_lshr_ln501_3_reg_4376_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_lshr_ln501_3_reg_4376_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
lshr_ln_reg_4361_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 1,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 1,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 2,
      BMULTSEL => "B",
      BREG => 2,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => q0_reg(17),
      A(28) => q0_reg(17),
      A(27) => q0_reg(17),
      A(26) => q0_reg(17),
      A(25) => q0_reg(17),
      A(24) => q0_reg(17),
      A(23) => q0_reg(17),
      A(22) => q0_reg(17),
      A(21) => q0_reg(17),
      A(20) => q0_reg(17),
      A(19) => q0_reg(17),
      A(18) => q0_reg(17),
      A(17 downto 0) => q0_reg(17 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_lshr_ln_reg_4361_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 9) => B"000000000",
      B(8 downto 0) => w_8_reg_4332(8 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_lshr_ln_reg_4361_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_lshr_ln_reg_4361_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_lshr_ln_reg_4361_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '0',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '1',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_lshr_ln_reg_4361_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_lshr_ln_reg_4361_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 18) => NLW_lshr_ln_reg_4361_reg_P_UNCONNECTED(47 downto 18),
      P(17 downto 8) => \lshr_ln_reg_4361_reg__0\(9 downto 0),
      P(7) => lshr_ln_reg_4361_reg_n_103,
      P(6) => lshr_ln_reg_4361_reg_n_104,
      P(5) => lshr_ln_reg_4361_reg_n_105,
      P(4) => lshr_ln_reg_4361_reg_n_106,
      P(3) => lshr_ln_reg_4361_reg_n_107,
      P(2) => lshr_ln_reg_4361_reg_n_108,
      P(1) => lshr_ln_reg_4361_reg_n_109,
      P(0) => lshr_ln_reg_4361_reg_n_110,
      PATTERNBDETECT => NLW_lshr_ln_reg_4361_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_lshr_ln_reg_4361_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_lshr_ln_reg_4361_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_lshr_ln_reg_4361_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_lshr_ln_reg_4361_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\mOutPtr[2]_i_1__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A6AA"
    )
        port map (
      I0 => push_1,
      I1 => imgBayer_empty_n,
      I2 => \^cmp84_reg_669_reg[0]\,
      I3 => \ap_CS_fsm_reg[3]_0\(1),
      O => empty_n_reg(0)
    );
\mOutPtr[2]_i_3__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A2AA"
    )
        port map (
      I0 => push_1,
      I1 => \ap_CS_fsm_reg[3]_0\(1),
      I2 => \^cmp84_reg_669_reg[0]\,
      I3 => imgBayer_empty_n,
      O => p_9_in
    );
mac_muladd_12s_10ns_22s_23_4_1_U61: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1
     port map (
      B(11 downto 0) => ave_3_reg_4085_pp0_iter11_reg(11 downto 0),
      DSP_ALU_INST(9 downto 0) => \lshr_ln501_3_reg_4376_reg__0\(9 downto 0),
      DSP_ALU_INST_0(21) => mul_ln504_2_reg_4406_reg_n_89,
      DSP_ALU_INST_0(20) => mul_ln504_2_reg_4406_reg_n_90,
      DSP_ALU_INST_0(19) => mul_ln504_2_reg_4406_reg_n_91,
      DSP_ALU_INST_0(18) => mul_ln504_2_reg_4406_reg_n_92,
      DSP_ALU_INST_0(17) => mul_ln504_2_reg_4406_reg_n_93,
      DSP_ALU_INST_0(16) => mul_ln504_2_reg_4406_reg_n_94,
      DSP_ALU_INST_0(15) => mul_ln504_2_reg_4406_reg_n_95,
      DSP_ALU_INST_0(14) => mul_ln504_2_reg_4406_reg_n_96,
      DSP_ALU_INST_0(13) => mul_ln504_2_reg_4406_reg_n_97,
      DSP_ALU_INST_0(12) => mul_ln504_2_reg_4406_reg_n_98,
      DSP_ALU_INST_0(11) => mul_ln504_2_reg_4406_reg_n_99,
      DSP_ALU_INST_0(10) => mul_ln504_2_reg_4406_reg_n_100,
      DSP_ALU_INST_0(9) => mul_ln504_2_reg_4406_reg_n_101,
      DSP_ALU_INST_0(8) => mul_ln504_2_reg_4406_reg_n_102,
      DSP_ALU_INST_0(7) => mul_ln504_2_reg_4406_reg_n_103,
      DSP_ALU_INST_0(6) => mul_ln504_2_reg_4406_reg_n_104,
      DSP_ALU_INST_0(5) => mul_ln504_2_reg_4406_reg_n_105,
      DSP_ALU_INST_0(4) => mul_ln504_2_reg_4406_reg_n_106,
      DSP_ALU_INST_0(3) => mul_ln504_2_reg_4406_reg_n_107,
      DSP_ALU_INST_0(2) => mul_ln504_2_reg_4406_reg_n_108,
      DSP_ALU_INST_0(1) => mul_ln504_2_reg_4406_reg_n_109,
      DSP_ALU_INST_0(0) => mul_ln504_2_reg_4406_reg_n_110,
      P(22) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_5,
      P(21) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_6,
      P(20) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_7,
      P(19) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_8,
      P(18) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_9,
      P(17) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_10,
      P(16) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_11,
      P(15) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_12,
      P(14) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_13,
      P(13) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_14,
      P(12) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_15,
      P(11) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_16,
      P(10) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_17,
      P(9) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_18,
      P(8) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_19,
      P(7) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_20,
      P(6) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_21,
      P(5) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_22,
      P(4) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_23,
      P(3) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_24,
      P(2) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_25,
      P(1) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_26,
      P(0) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_27,
      S(0) => mac_muladd_12s_10ns_22s_23_4_1_U61_n_28,
      \add_ln504_2_reg_4421_reg[23]\(0) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_5,
      ap_clk => ap_clk
    );
mac_muladd_12s_10ns_22s_23_4_1_U62: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_mac_muladd_12s_10ns_22s_23_4_1_16
     port map (
      B(11 downto 0) => ave_reg_4027_pp0_iter11_reg(11 downto 0),
      DSP_ALU_INST(9 downto 0) => \lshr_ln_reg_4361_reg__0\(9 downto 0),
      DSP_ALU_INST_0(21) => mul_ln504_1_reg_4401_reg_n_89,
      DSP_ALU_INST_0(20) => mul_ln504_1_reg_4401_reg_n_90,
      DSP_ALU_INST_0(19) => mul_ln504_1_reg_4401_reg_n_91,
      DSP_ALU_INST_0(18) => mul_ln504_1_reg_4401_reg_n_92,
      DSP_ALU_INST_0(17) => mul_ln504_1_reg_4401_reg_n_93,
      DSP_ALU_INST_0(16) => mul_ln504_1_reg_4401_reg_n_94,
      DSP_ALU_INST_0(15) => mul_ln504_1_reg_4401_reg_n_95,
      DSP_ALU_INST_0(14) => mul_ln504_1_reg_4401_reg_n_96,
      DSP_ALU_INST_0(13) => mul_ln504_1_reg_4401_reg_n_97,
      DSP_ALU_INST_0(12) => mul_ln504_1_reg_4401_reg_n_98,
      DSP_ALU_INST_0(11) => mul_ln504_1_reg_4401_reg_n_99,
      DSP_ALU_INST_0(10) => mul_ln504_1_reg_4401_reg_n_100,
      DSP_ALU_INST_0(9) => mul_ln504_1_reg_4401_reg_n_101,
      DSP_ALU_INST_0(8) => mul_ln504_1_reg_4401_reg_n_102,
      DSP_ALU_INST_0(7) => mul_ln504_1_reg_4401_reg_n_103,
      DSP_ALU_INST_0(6) => mul_ln504_1_reg_4401_reg_n_104,
      DSP_ALU_INST_0(5) => mul_ln504_1_reg_4401_reg_n_105,
      DSP_ALU_INST_0(4) => mul_ln504_1_reg_4401_reg_n_106,
      DSP_ALU_INST_0(3) => mul_ln504_1_reg_4401_reg_n_107,
      DSP_ALU_INST_0(2) => mul_ln504_1_reg_4401_reg_n_108,
      DSP_ALU_INST_0(1) => mul_ln504_1_reg_4401_reg_n_109,
      DSP_ALU_INST_0(0) => mul_ln504_1_reg_4401_reg_n_110,
      P(22) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_5,
      P(21) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_6,
      P(20) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_7,
      P(19) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_8,
      P(18) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_9,
      P(17) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_10,
      P(16) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_11,
      P(15) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_12,
      P(14) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_13,
      P(13) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_14,
      P(12) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_15,
      P(11) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_16,
      P(10) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_17,
      P(9) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_18,
      P(8) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_19,
      P(7) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_20,
      P(6) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_21,
      P(5) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_22,
      P(4) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_23,
      P(3) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_24,
      P(2) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_25,
      P(1) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_26,
      P(0) => mac_muladd_12s_10ns_22s_23_4_1_U62_n_27,
      ap_clk => ap_clk
    );
\mean_3_reg_4159[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57A8"
    )
        port map (
      I0 => tmp_29_reg_4131,
      I1 => ave_3_reg_4085(0),
      I2 => ave_3_reg_4085(1),
      I3 => ave_3_reg_4085(2),
      O => mean_3_fu_2247_p3(0)
    );
\mean_3_reg_4159[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEEEEEEEEE"
    )
        port map (
      I0 => \mean_3_reg_4159[10]_i_2_n_5\,
      I1 => \mean_3_reg_4159[10]_i_3_n_5\,
      I2 => ave_3_reg_4085(5),
      I3 => ave_3_reg_4085(4),
      I4 => ave_3_reg_4085(2),
      I5 => \mean_3_reg_4159[10]_i_4_n_5\,
      O => mean_3_fu_2247_p3(10)
    );
\mean_3_reg_4159[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFFF0000F7FF"
    )
        port map (
      I0 => ave_3_reg_4085(10),
      I1 => ave_3_reg_4085(8),
      I2 => \mean_3_reg_4159[9]_i_2_n_5\,
      I3 => ave_3_reg_4085(9),
      I4 => \mean_3_reg_4159[8]_i_2_n_5\,
      I5 => \mean_3_reg_4159[10]_i_4_n_5\,
      O => \mean_3_reg_4159[10]_i_2_n_5\
    );
\mean_3_reg_4159[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F0000000E0"
    )
        port map (
      I0 => ave_3_reg_4085(7),
      I1 => ave_3_reg_4085(6),
      I2 => tmp_29_reg_4131,
      I3 => ave_3_reg_4085(1),
      I4 => ave_3_reg_4085(0),
      I5 => ave_3_reg_4085(3),
      O => \mean_3_reg_4159[10]_i_3_n_5\
    );
\mean_3_reg_4159[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => tmp_29_reg_4131,
      I1 => ave_3_reg_4085(1),
      I2 => ave_3_reg_4085(0),
      O => \mean_3_reg_4159[10]_i_4_n_5\
    );
\mean_3_reg_4159[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FFA800"
    )
        port map (
      I0 => ave_3_reg_4085(2),
      I1 => ave_3_reg_4085(1),
      I2 => ave_3_reg_4085(0),
      I3 => tmp_29_reg_4131,
      I4 => ave_3_reg_4085(3),
      O => mean_3_fu_2247_p3(1)
    );
\mean_3_reg_4159[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFFE0000000"
    )
        port map (
      I0 => ave_3_reg_4085(1),
      I1 => ave_3_reg_4085(0),
      I2 => tmp_29_reg_4131,
      I3 => ave_3_reg_4085(2),
      I4 => ave_3_reg_4085(3),
      I5 => ave_3_reg_4085(4),
      O => mean_3_fu_2247_p3(2)
    );
\mean_3_reg_4159[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => \mean_3_reg_4159[8]_i_2_n_5\,
      I1 => ave_3_reg_4085(3),
      I2 => ave_3_reg_4085(2),
      I3 => ave_3_reg_4085(4),
      I4 => ave_3_reg_4085(5),
      O => mean_3_fu_2247_p3(3)
    );
\mean_3_reg_4159[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
        port map (
      I0 => \mean_3_reg_4159[8]_i_2_n_5\,
      I1 => ave_3_reg_4085(4),
      I2 => ave_3_reg_4085(2),
      I3 => ave_3_reg_4085(3),
      I4 => ave_3_reg_4085(5),
      I5 => ave_3_reg_4085(6),
      O => mean_3_fu_2247_p3(4)
    );
\mean_3_reg_4159[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1F00E0"
    )
        port map (
      I0 => ave_3_reg_4085(1),
      I1 => ave_3_reg_4085(0),
      I2 => tmp_29_reg_4131,
      I3 => \mean_3_reg_4159[5]_i_2_n_5\,
      I4 => ave_3_reg_4085(7),
      O => mean_3_fu_2247_p3(5)
    );
\mean_3_reg_4159[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ave_3_reg_4085(5),
      I1 => ave_3_reg_4085(3),
      I2 => ave_3_reg_4085(2),
      I3 => ave_3_reg_4085(4),
      I4 => ave_3_reg_4085(6),
      O => \mean_3_reg_4159[5]_i_2_n_5\
    );
\mean_3_reg_4159[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1F00E0"
    )
        port map (
      I0 => ave_3_reg_4085(1),
      I1 => ave_3_reg_4085(0),
      I2 => tmp_29_reg_4131,
      I3 => \mean_3_reg_4159[9]_i_2_n_5\,
      I4 => ave_3_reg_4085(8),
      O => mean_3_fu_2247_p3(6)
    );
\mean_3_reg_4159[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1FFFFF00E00000"
    )
        port map (
      I0 => ave_3_reg_4085(1),
      I1 => ave_3_reg_4085(0),
      I2 => tmp_29_reg_4131,
      I3 => \mean_3_reg_4159[9]_i_2_n_5\,
      I4 => ave_3_reg_4085(8),
      I5 => ave_3_reg_4085(9),
      O => mean_3_fu_2247_p3(7)
    );
\mean_3_reg_4159[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0400"
    )
        port map (
      I0 => \mean_3_reg_4159[8]_i_2_n_5\,
      I1 => ave_3_reg_4085(8),
      I2 => \mean_3_reg_4159[9]_i_2_n_5\,
      I3 => ave_3_reg_4085(9),
      I4 => ave_3_reg_4085(10),
      O => mean_3_fu_2247_p3(8)
    );
\mean_3_reg_4159[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => ave_3_reg_4085(1),
      I1 => ave_3_reg_4085(0),
      I2 => tmp_29_reg_4131,
      O => \mean_3_reg_4159[8]_i_2_n_5\
    );
\mean_3_reg_4159[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA2AAAAAA"
    )
        port map (
      I0 => tmp_29_reg_4131,
      I1 => ave_3_reg_4085(9),
      I2 => \mean_3_reg_4159[9]_i_2_n_5\,
      I3 => ave_3_reg_4085(8),
      I4 => ave_3_reg_4085(10),
      I5 => \mean_3_reg_4159[10]_i_4_n_5\,
      O => mean_3_fu_2247_p3(9)
    );
\mean_3_reg_4159[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ave_3_reg_4085(6),
      I1 => ave_3_reg_4085(4),
      I2 => ave_3_reg_4085(2),
      I3 => ave_3_reg_4085(3),
      I4 => ave_3_reg_4085(5),
      I5 => ave_3_reg_4085(7),
      O => \mean_3_reg_4159[9]_i_2_n_5\
    );
\mean_3_reg_4159_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mean_3_fu_2247_p3(0),
      Q => mean_3_reg_4159(0),
      R => '0'
    );
\mean_3_reg_4159_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mean_3_fu_2247_p3(10),
      Q => mean_3_reg_4159(10),
      R => '0'
    );
\mean_3_reg_4159_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mean_3_fu_2247_p3(1),
      Q => mean_3_reg_4159(1),
      R => '0'
    );
\mean_3_reg_4159_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mean_3_fu_2247_p3(2),
      Q => mean_3_reg_4159(2),
      R => '0'
    );
\mean_3_reg_4159_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mean_3_fu_2247_p3(3),
      Q => mean_3_reg_4159(3),
      R => '0'
    );
\mean_3_reg_4159_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mean_3_fu_2247_p3(4),
      Q => mean_3_reg_4159(4),
      R => '0'
    );
\mean_3_reg_4159_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mean_3_fu_2247_p3(5),
      Q => mean_3_reg_4159(5),
      R => '0'
    );
\mean_3_reg_4159_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mean_3_fu_2247_p3(6),
      Q => mean_3_reg_4159(6),
      R => '0'
    );
\mean_3_reg_4159_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mean_3_fu_2247_p3(7),
      Q => mean_3_reg_4159(7),
      R => '0'
    );
\mean_3_reg_4159_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mean_3_fu_2247_p3(8),
      Q => mean_3_reg_4159(8),
      R => '0'
    );
\mean_3_reg_4159_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mean_3_fu_2247_p3(9),
      Q => mean_3_reg_4159(9),
      R => '0'
    );
\mean_reg_4151[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"57A8"
    )
        port map (
      I0 => tmp_26_reg_4091,
      I1 => ave_reg_4027(0),
      I2 => ave_reg_4027(1),
      I3 => ave_reg_4027(2),
      O => mean_fu_2174_p3(0)
    );
\mean_reg_4151[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFEEEEEEEEE"
    )
        port map (
      I0 => \mean_reg_4151[10]_i_2_n_5\,
      I1 => \mean_reg_4151[10]_i_3_n_5\,
      I2 => ave_reg_4027(5),
      I3 => ave_reg_4027(4),
      I4 => ave_reg_4027(2),
      I5 => \mean_reg_4151[10]_i_4_n_5\,
      O => mean_fu_2174_p3(10)
    );
\mean_reg_4151[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFEEFFFF0000F7FF"
    )
        port map (
      I0 => ave_reg_4027(10),
      I1 => ave_reg_4027(8),
      I2 => \mean_reg_4151[9]_i_2_n_5\,
      I3 => ave_reg_4027(9),
      I4 => \mean_reg_4151[8]_i_2_n_5\,
      I5 => \mean_reg_4151[10]_i_4_n_5\,
      O => \mean_reg_4151[10]_i_2_n_5\
    );
\mean_reg_4151[10]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000F0000000E0"
    )
        port map (
      I0 => ave_reg_4027(7),
      I1 => ave_reg_4027(6),
      I2 => tmp_26_reg_4091,
      I3 => ave_reg_4027(1),
      I4 => ave_reg_4027(0),
      I5 => ave_reg_4027(3),
      O => \mean_reg_4151[10]_i_3_n_5\
    );
\mean_reg_4151[10]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"02"
    )
        port map (
      I0 => tmp_26_reg_4091,
      I1 => ave_reg_4027(1),
      I2 => ave_reg_4027(0),
      O => \mean_reg_4151[10]_i_4_n_5\
    );
\mean_reg_4151[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"57FFA800"
    )
        port map (
      I0 => ave_reg_4027(2),
      I1 => ave_reg_4027(1),
      I2 => ave_reg_4027(0),
      I3 => tmp_26_reg_4091,
      I4 => ave_reg_4027(3),
      O => mean_fu_2174_p3(1)
    );
\mean_reg_4151[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"1FFFFFFFE0000000"
    )
        port map (
      I0 => ave_reg_4027(1),
      I1 => ave_reg_4027(0),
      I2 => tmp_26_reg_4091,
      I3 => ave_reg_4027(2),
      I4 => ave_reg_4027(3),
      I5 => ave_reg_4027(4),
      O => mean_fu_2174_p3(2)
    );
\mean_reg_4151[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"BFFF4000"
    )
        port map (
      I0 => \mean_reg_4151[8]_i_2_n_5\,
      I1 => ave_reg_4027(3),
      I2 => ave_reg_4027(2),
      I3 => ave_reg_4027(4),
      I4 => ave_reg_4027(5),
      O => mean_fu_2174_p3(3)
    );
\mean_reg_4151[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BFFFFFFF40000000"
    )
        port map (
      I0 => \mean_reg_4151[8]_i_2_n_5\,
      I1 => ave_reg_4027(4),
      I2 => ave_reg_4027(2),
      I3 => ave_reg_4027(3),
      I4 => ave_reg_4027(5),
      I5 => ave_reg_4027(6),
      O => mean_fu_2174_p3(4)
    );
\mean_reg_4151[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1F00E0"
    )
        port map (
      I0 => ave_reg_4027(1),
      I1 => ave_reg_4027(0),
      I2 => tmp_26_reg_4091,
      I3 => \mean_reg_4151[5]_i_2_n_5\,
      I4 => ave_reg_4027(7),
      O => mean_fu_2174_p3(5)
    );
\mean_reg_4151[5]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => ave_reg_4027(5),
      I1 => ave_reg_4027(3),
      I2 => ave_reg_4027(2),
      I3 => ave_reg_4027(4),
      I4 => ave_reg_4027(6),
      O => \mean_reg_4151[5]_i_2_n_5\
    );
\mean_reg_4151[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF1F00E0"
    )
        port map (
      I0 => ave_reg_4027(1),
      I1 => ave_reg_4027(0),
      I2 => tmp_26_reg_4091,
      I3 => \mean_reg_4151[9]_i_2_n_5\,
      I4 => ave_reg_4027(8),
      O => mean_fu_2174_p3(6)
    );
\mean_reg_4151[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF1FFFFF00E00000"
    )
        port map (
      I0 => ave_reg_4027(1),
      I1 => ave_reg_4027(0),
      I2 => tmp_26_reg_4091,
      I3 => \mean_reg_4151[9]_i_2_n_5\,
      I4 => ave_reg_4027(8),
      I5 => ave_reg_4027(9),
      O => mean_fu_2174_p3(7)
    );
\mean_reg_4151[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFF0400"
    )
        port map (
      I0 => \mean_reg_4151[8]_i_2_n_5\,
      I1 => ave_reg_4027(8),
      I2 => \mean_reg_4151[9]_i_2_n_5\,
      I3 => ave_reg_4027(9),
      I4 => ave_reg_4027(10),
      O => mean_fu_2174_p3(8)
    );
\mean_reg_4151[8]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => ave_reg_4027(1),
      I1 => ave_reg_4027(0),
      I2 => tmp_26_reg_4091,
      O => \mean_reg_4151[8]_i_2_n_5\
    );
\mean_reg_4151[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFA2AAAAAA"
    )
        port map (
      I0 => tmp_26_reg_4091,
      I1 => ave_reg_4027(9),
      I2 => \mean_reg_4151[9]_i_2_n_5\,
      I3 => ave_reg_4027(8),
      I4 => ave_reg_4027(10),
      I5 => \mean_reg_4151[10]_i_4_n_5\,
      O => mean_fu_2174_p3(9)
    );
\mean_reg_4151[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => ave_reg_4027(6),
      I1 => ave_reg_4027(4),
      I2 => ave_reg_4027(2),
      I3 => ave_reg_4027(3),
      I4 => ave_reg_4027(5),
      I5 => ave_reg_4027(7),
      O => \mean_reg_4151[9]_i_2_n_5\
    );
\mean_reg_4151_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mean_fu_2174_p3(0),
      Q => mean_reg_4151(0),
      R => '0'
    );
\mean_reg_4151_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mean_fu_2174_p3(10),
      Q => mean_reg_4151(10),
      R => '0'
    );
\mean_reg_4151_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mean_fu_2174_p3(1),
      Q => mean_reg_4151(1),
      R => '0'
    );
\mean_reg_4151_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mean_fu_2174_p3(2),
      Q => mean_reg_4151(2),
      R => '0'
    );
\mean_reg_4151_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mean_fu_2174_p3(3),
      Q => mean_reg_4151(3),
      R => '0'
    );
\mean_reg_4151_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mean_fu_2174_p3(4),
      Q => mean_reg_4151(4),
      R => '0'
    );
\mean_reg_4151_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mean_fu_2174_p3(5),
      Q => mean_reg_4151(5),
      R => '0'
    );
\mean_reg_4151_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mean_fu_2174_p3(6),
      Q => mean_reg_4151(6),
      R => '0'
    );
\mean_reg_4151_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mean_fu_2174_p3(7),
      Q => mean_reg_4151(7),
      R => '0'
    );
\mean_reg_4151_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mean_fu_2174_p3(8),
      Q => mean_reg_4151(8),
      R => '0'
    );
\mean_reg_4151_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => mean_fu_2174_p3(9),
      Q => mean_reg_4151(9),
      R => '0'
    );
mul_ln504_1_reg_4401_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => ave_1_reg_4055_pp0_iter11_reg(11),
      A(28) => ave_1_reg_4055_pp0_iter11_reg(11),
      A(27) => ave_1_reg_4055_pp0_iter11_reg(11),
      A(26) => ave_1_reg_4055_pp0_iter11_reg(11),
      A(25) => ave_1_reg_4055_pp0_iter11_reg(11),
      A(24) => ave_1_reg_4055_pp0_iter11_reg(11),
      A(23) => ave_1_reg_4055_pp0_iter11_reg(11),
      A(22) => ave_1_reg_4055_pp0_iter11_reg(11),
      A(21) => ave_1_reg_4055_pp0_iter11_reg(11),
      A(20) => ave_1_reg_4055_pp0_iter11_reg(11),
      A(19) => ave_1_reg_4055_pp0_iter11_reg(11),
      A(18) => ave_1_reg_4055_pp0_iter11_reg(11),
      A(17) => ave_1_reg_4055_pp0_iter11_reg(11),
      A(16) => ave_1_reg_4055_pp0_iter11_reg(11),
      A(15) => ave_1_reg_4055_pp0_iter11_reg(11),
      A(14) => ave_1_reg_4055_pp0_iter11_reg(11),
      A(13) => ave_1_reg_4055_pp0_iter11_reg(11),
      A(12) => ave_1_reg_4055_pp0_iter11_reg(11),
      A(11 downto 0) => ave_1_reg_4055_pp0_iter11_reg(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln504_1_reg_4401_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => B"00000000",
      B(9 downto 0) => \lshr_ln501_1_reg_4366_reg__0\(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln504_1_reg_4401_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln504_1_reg_4401_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln504_1_reg_4401_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln504_1_reg_4401_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_mul_ln504_1_reg_4401_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_mul_ln504_1_reg_4401_reg_P_UNCONNECTED(47 downto 22),
      P(21) => mul_ln504_1_reg_4401_reg_n_89,
      P(20) => mul_ln504_1_reg_4401_reg_n_90,
      P(19) => mul_ln504_1_reg_4401_reg_n_91,
      P(18) => mul_ln504_1_reg_4401_reg_n_92,
      P(17) => mul_ln504_1_reg_4401_reg_n_93,
      P(16) => mul_ln504_1_reg_4401_reg_n_94,
      P(15) => mul_ln504_1_reg_4401_reg_n_95,
      P(14) => mul_ln504_1_reg_4401_reg_n_96,
      P(13) => mul_ln504_1_reg_4401_reg_n_97,
      P(12) => mul_ln504_1_reg_4401_reg_n_98,
      P(11) => mul_ln504_1_reg_4401_reg_n_99,
      P(10) => mul_ln504_1_reg_4401_reg_n_100,
      P(9) => mul_ln504_1_reg_4401_reg_n_101,
      P(8) => mul_ln504_1_reg_4401_reg_n_102,
      P(7) => mul_ln504_1_reg_4401_reg_n_103,
      P(6) => mul_ln504_1_reg_4401_reg_n_104,
      P(5) => mul_ln504_1_reg_4401_reg_n_105,
      P(4) => mul_ln504_1_reg_4401_reg_n_106,
      P(3) => mul_ln504_1_reg_4401_reg_n_107,
      P(2) => mul_ln504_1_reg_4401_reg_n_108,
      P(1) => mul_ln504_1_reg_4401_reg_n_109,
      P(0) => mul_ln504_1_reg_4401_reg_n_110,
      PATTERNBDETECT => NLW_mul_ln504_1_reg_4401_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln504_1_reg_4401_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln504_1_reg_4401_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln504_1_reg_4401_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_mul_ln504_1_reg_4401_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
mul_ln504_2_reg_4406_reg: unisim.vcomponents.DSP48E2
    generic map(
      ACASCREG => 2,
      ADREG => 1,
      ALUMODEREG => 0,
      AMULTSEL => "A",
      AREG => 2,
      AUTORESET_PATDET => "NO_RESET",
      AUTORESET_PRIORITY => "RESET",
      A_INPUT => "DIRECT",
      BCASCREG => 1,
      BMULTSEL => "B",
      BREG => 1,
      B_INPUT => "DIRECT",
      CARRYINREG => 0,
      CARRYINSELREG => 0,
      CREG => 0,
      DREG => 1,
      INMODEREG => 0,
      MASK => X"3FFFFFFFFFFF",
      MREG => 0,
      OPMODEREG => 0,
      PATTERN => X"000000000000",
      PREADDINSEL => "A",
      PREG => 1,
      RND => X"000000000000",
      SEL_MASK => "MASK",
      SEL_PATTERN => "PATTERN",
      USE_MULT => "MULTIPLY",
      USE_PATTERN_DETECT => "NO_PATDET",
      USE_SIMD => "ONE48",
      USE_WIDEXOR => "FALSE",
      XORSIMD => "XOR24_48_96"
    )
        port map (
      A(29) => ave_2_reg_4070_pp0_iter11_reg(11),
      A(28) => ave_2_reg_4070_pp0_iter11_reg(11),
      A(27) => ave_2_reg_4070_pp0_iter11_reg(11),
      A(26) => ave_2_reg_4070_pp0_iter11_reg(11),
      A(25) => ave_2_reg_4070_pp0_iter11_reg(11),
      A(24) => ave_2_reg_4070_pp0_iter11_reg(11),
      A(23) => ave_2_reg_4070_pp0_iter11_reg(11),
      A(22) => ave_2_reg_4070_pp0_iter11_reg(11),
      A(21) => ave_2_reg_4070_pp0_iter11_reg(11),
      A(20) => ave_2_reg_4070_pp0_iter11_reg(11),
      A(19) => ave_2_reg_4070_pp0_iter11_reg(11),
      A(18) => ave_2_reg_4070_pp0_iter11_reg(11),
      A(17) => ave_2_reg_4070_pp0_iter11_reg(11),
      A(16) => ave_2_reg_4070_pp0_iter11_reg(11),
      A(15) => ave_2_reg_4070_pp0_iter11_reg(11),
      A(14) => ave_2_reg_4070_pp0_iter11_reg(11),
      A(13) => ave_2_reg_4070_pp0_iter11_reg(11),
      A(12) => ave_2_reg_4070_pp0_iter11_reg(11),
      A(11 downto 0) => ave_2_reg_4070_pp0_iter11_reg(11 downto 0),
      ACIN(29 downto 0) => B"000000000000000000000000000000",
      ACOUT(29 downto 0) => NLW_mul_ln504_2_reg_4406_reg_ACOUT_UNCONNECTED(29 downto 0),
      ALUMODE(3 downto 0) => B"0000",
      B(17 downto 10) => B"00000000",
      B(9 downto 0) => \lshr_ln501_2_reg_4371_reg__0\(9 downto 0),
      BCIN(17 downto 0) => B"000000000000000000",
      BCOUT(17 downto 0) => NLW_mul_ln504_2_reg_4406_reg_BCOUT_UNCONNECTED(17 downto 0),
      C(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      CARRYCASCIN => '0',
      CARRYCASCOUT => NLW_mul_ln504_2_reg_4406_reg_CARRYCASCOUT_UNCONNECTED,
      CARRYIN => '0',
      CARRYINSEL(2 downto 0) => B"000",
      CARRYOUT(3 downto 0) => NLW_mul_ln504_2_reg_4406_reg_CARRYOUT_UNCONNECTED(3 downto 0),
      CEA1 => '1',
      CEA2 => '1',
      CEAD => '0',
      CEALUMODE => '0',
      CEB1 => '0',
      CEB2 => '1',
      CEC => '0',
      CECARRYIN => '0',
      CECTRL => '0',
      CED => '0',
      CEINMODE => '0',
      CEM => '0',
      CEP => '1',
      CLK => ap_clk,
      D(26 downto 0) => B"000000000000000000000000000",
      INMODE(4 downto 0) => B"00000",
      MULTSIGNIN => '0',
      MULTSIGNOUT => NLW_mul_ln504_2_reg_4406_reg_MULTSIGNOUT_UNCONNECTED,
      OPMODE(8 downto 0) => B"000000101",
      OVERFLOW => NLW_mul_ln504_2_reg_4406_reg_OVERFLOW_UNCONNECTED,
      P(47 downto 22) => NLW_mul_ln504_2_reg_4406_reg_P_UNCONNECTED(47 downto 22),
      P(21) => mul_ln504_2_reg_4406_reg_n_89,
      P(20) => mul_ln504_2_reg_4406_reg_n_90,
      P(19) => mul_ln504_2_reg_4406_reg_n_91,
      P(18) => mul_ln504_2_reg_4406_reg_n_92,
      P(17) => mul_ln504_2_reg_4406_reg_n_93,
      P(16) => mul_ln504_2_reg_4406_reg_n_94,
      P(15) => mul_ln504_2_reg_4406_reg_n_95,
      P(14) => mul_ln504_2_reg_4406_reg_n_96,
      P(13) => mul_ln504_2_reg_4406_reg_n_97,
      P(12) => mul_ln504_2_reg_4406_reg_n_98,
      P(11) => mul_ln504_2_reg_4406_reg_n_99,
      P(10) => mul_ln504_2_reg_4406_reg_n_100,
      P(9) => mul_ln504_2_reg_4406_reg_n_101,
      P(8) => mul_ln504_2_reg_4406_reg_n_102,
      P(7) => mul_ln504_2_reg_4406_reg_n_103,
      P(6) => mul_ln504_2_reg_4406_reg_n_104,
      P(5) => mul_ln504_2_reg_4406_reg_n_105,
      P(4) => mul_ln504_2_reg_4406_reg_n_106,
      P(3) => mul_ln504_2_reg_4406_reg_n_107,
      P(2) => mul_ln504_2_reg_4406_reg_n_108,
      P(1) => mul_ln504_2_reg_4406_reg_n_109,
      P(0) => mul_ln504_2_reg_4406_reg_n_110,
      PATTERNBDETECT => NLW_mul_ln504_2_reg_4406_reg_PATTERNBDETECT_UNCONNECTED,
      PATTERNDETECT => NLW_mul_ln504_2_reg_4406_reg_PATTERNDETECT_UNCONNECTED,
      PCIN(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      PCOUT(47 downto 0) => NLW_mul_ln504_2_reg_4406_reg_PCOUT_UNCONNECTED(47 downto 0),
      RSTA => '0',
      RSTALLCARRYIN => '0',
      RSTALUMODE => '0',
      RSTB => '0',
      RSTC => '0',
      RSTCTRL => '0',
      RSTD => '0',
      RSTINMODE => '0',
      RSTM => '0',
      RSTP => '0',
      UNDERFLOW => NLW_mul_ln504_2_reg_4406_reg_UNDERFLOW_UNCONNECTED,
      XOROUT(7 downto 0) => NLW_mul_ln504_2_reg_4406_reg_XOROUT_UNCONNECTED(7 downto 0)
    );
\p_0_0_03845_44964_ph_reg_632_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => p_0_0_03845_44964_ph_reg_632(0),
      Q => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[0]\,
      R => '0'
    );
\p_0_0_03845_44964_ph_reg_632_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => p_0_0_03845_44964_ph_reg_632(1),
      Q => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[1]\,
      R => '0'
    );
\p_0_0_03845_44964_ph_reg_632_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => p_0_0_03845_44964_ph_reg_632(2),
      Q => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[2]\,
      R => '0'
    );
\p_0_0_03845_44964_ph_reg_632_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => p_0_0_03845_44964_ph_reg_632(3),
      Q => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[3]\,
      R => '0'
    );
\p_0_0_03845_44964_ph_reg_632_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => p_0_0_03845_44964_ph_reg_632(4),
      Q => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[4]\,
      R => '0'
    );
\p_0_0_03845_44964_ph_reg_632_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => p_0_0_03845_44964_ph_reg_632(5),
      Q => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[5]\,
      R => '0'
    );
\p_0_0_03845_44964_ph_reg_632_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => p_0_0_03845_44964_ph_reg_632(6),
      Q => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[6]\,
      R => '0'
    );
\p_0_0_03845_44964_ph_reg_632_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => p_0_0_03845_44964_ph_reg_632(7),
      Q => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[7]\,
      R => '0'
    );
\p_lcssa51495159_fu_154[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \ap_CS_fsm_reg[3]_0\(1),
      I1 => ap_loop_exit_ready_pp0_iter18_reg,
      I2 => icmp_ln318_reg_3698_pp0_iter17_reg,
      O => \ap_CS_fsm_reg[3]\(0)
    );
\p_load51_reg_3907_pp0_iter17_reg_reg[0]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load51_reg_3907(0),
      Q => \p_load51_reg_3907_reg[7]_0\(0)
    );
\p_load51_reg_3907_pp0_iter17_reg_reg[1]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load51_reg_3907(1),
      Q => \p_load51_reg_3907_reg[7]_0\(1)
    );
\p_load51_reg_3907_pp0_iter17_reg_reg[2]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load51_reg_3907(2),
      Q => \p_load51_reg_3907_reg[7]_0\(2)
    );
\p_load51_reg_3907_pp0_iter17_reg_reg[3]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load51_reg_3907(3),
      Q => \p_load51_reg_3907_reg[7]_0\(3)
    );
\p_load51_reg_3907_pp0_iter17_reg_reg[4]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load51_reg_3907(4),
      Q => \p_load51_reg_3907_reg[7]_0\(4)
    );
\p_load51_reg_3907_pp0_iter17_reg_reg[5]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load51_reg_3907(5),
      Q => \p_load51_reg_3907_reg[7]_0\(5)
    );
\p_load51_reg_3907_pp0_iter17_reg_reg[6]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load51_reg_3907(6),
      Q => \p_load51_reg_3907_reg[7]_0\(6)
    );
\p_load51_reg_3907_pp0_iter17_reg_reg[7]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load51_reg_3907(7),
      Q => \p_load51_reg_3907_reg[7]_0\(7)
    );
\p_load51_reg_3907_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_144_fu_304(0),
      Q => p_load51_reg_3907(0),
      R => '0'
    );
\p_load51_reg_3907_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_144_fu_304(1),
      Q => p_load51_reg_3907(1),
      R => '0'
    );
\p_load51_reg_3907_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_144_fu_304(2),
      Q => p_load51_reg_3907(2),
      R => '0'
    );
\p_load51_reg_3907_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_144_fu_304(3),
      Q => p_load51_reg_3907(3),
      R => '0'
    );
\p_load51_reg_3907_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_144_fu_304(4),
      Q => p_load51_reg_3907(4),
      R => '0'
    );
\p_load51_reg_3907_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_144_fu_304(5),
      Q => p_load51_reg_3907(5),
      R => '0'
    );
\p_load51_reg_3907_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_144_fu_304(6),
      Q => p_load51_reg_3907(6),
      R => '0'
    );
\p_load51_reg_3907_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_144_fu_304(7),
      Q => p_load51_reg_3907(7),
      R => '0'
    );
\p_load52_reg_3902_pp0_iter17_reg_reg[0]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load52_reg_3902(0),
      Q => \p_load52_reg_3902_reg[7]_0\(0)
    );
\p_load52_reg_3902_pp0_iter17_reg_reg[1]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load52_reg_3902(1),
      Q => \p_load52_reg_3902_reg[7]_0\(1)
    );
\p_load52_reg_3902_pp0_iter17_reg_reg[2]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load52_reg_3902(2),
      Q => \p_load52_reg_3902_reg[7]_0\(2)
    );
\p_load52_reg_3902_pp0_iter17_reg_reg[3]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load52_reg_3902(3),
      Q => \p_load52_reg_3902_reg[7]_0\(3)
    );
\p_load52_reg_3902_pp0_iter17_reg_reg[4]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load52_reg_3902(4),
      Q => \p_load52_reg_3902_reg[7]_0\(4)
    );
\p_load52_reg_3902_pp0_iter17_reg_reg[5]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load52_reg_3902(5),
      Q => \p_load52_reg_3902_reg[7]_0\(5)
    );
\p_load52_reg_3902_pp0_iter17_reg_reg[6]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load52_reg_3902(6),
      Q => \p_load52_reg_3902_reg[7]_0\(6)
    );
\p_load52_reg_3902_pp0_iter17_reg_reg[7]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load52_reg_3902(7),
      Q => \p_load52_reg_3902_reg[7]_0\(7)
    );
\p_load52_reg_3902_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_143_fu_300(0),
      Q => p_load52_reg_3902(0),
      R => '0'
    );
\p_load52_reg_3902_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_143_fu_300(1),
      Q => p_load52_reg_3902(1),
      R => '0'
    );
\p_load52_reg_3902_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_143_fu_300(2),
      Q => p_load52_reg_3902(2),
      R => '0'
    );
\p_load52_reg_3902_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_143_fu_300(3),
      Q => p_load52_reg_3902(3),
      R => '0'
    );
\p_load52_reg_3902_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_143_fu_300(4),
      Q => p_load52_reg_3902(4),
      R => '0'
    );
\p_load52_reg_3902_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_143_fu_300(5),
      Q => p_load52_reg_3902(5),
      R => '0'
    );
\p_load52_reg_3902_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_143_fu_300(6),
      Q => p_load52_reg_3902(6),
      R => '0'
    );
\p_load52_reg_3902_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_143_fu_300(7),
      Q => p_load52_reg_3902(7),
      R => '0'
    );
\p_load53_reg_3897_pp0_iter17_reg_reg[0]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load53_reg_3897(0),
      Q => \p_load53_reg_3897_reg[7]_0\(0)
    );
\p_load53_reg_3897_pp0_iter17_reg_reg[1]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load53_reg_3897(1),
      Q => \p_load53_reg_3897_reg[7]_0\(1)
    );
\p_load53_reg_3897_pp0_iter17_reg_reg[2]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load53_reg_3897(2),
      Q => \p_load53_reg_3897_reg[7]_0\(2)
    );
\p_load53_reg_3897_pp0_iter17_reg_reg[3]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load53_reg_3897(3),
      Q => \p_load53_reg_3897_reg[7]_0\(3)
    );
\p_load53_reg_3897_pp0_iter17_reg_reg[4]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load53_reg_3897(4),
      Q => \p_load53_reg_3897_reg[7]_0\(4)
    );
\p_load53_reg_3897_pp0_iter17_reg_reg[5]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load53_reg_3897(5),
      Q => \p_load53_reg_3897_reg[7]_0\(5)
    );
\p_load53_reg_3897_pp0_iter17_reg_reg[6]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load53_reg_3897(6),
      Q => \p_load53_reg_3897_reg[7]_0\(6)
    );
\p_load53_reg_3897_pp0_iter17_reg_reg[7]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load53_reg_3897(7),
      Q => \p_load53_reg_3897_reg[7]_0\(7)
    );
\p_load53_reg_3897_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_142_fu_296(0),
      Q => p_load53_reg_3897(0),
      R => '0'
    );
\p_load53_reg_3897_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_142_fu_296(1),
      Q => p_load53_reg_3897(1),
      R => '0'
    );
\p_load53_reg_3897_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_142_fu_296(2),
      Q => p_load53_reg_3897(2),
      R => '0'
    );
\p_load53_reg_3897_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_142_fu_296(3),
      Q => p_load53_reg_3897(3),
      R => '0'
    );
\p_load53_reg_3897_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_142_fu_296(4),
      Q => p_load53_reg_3897(4),
      R => '0'
    );
\p_load53_reg_3897_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_142_fu_296(5),
      Q => p_load53_reg_3897(5),
      R => '0'
    );
\p_load53_reg_3897_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_142_fu_296(6),
      Q => p_load53_reg_3897(6),
      R => '0'
    );
\p_load53_reg_3897_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_142_fu_296(7),
      Q => p_load53_reg_3897(7),
      R => '0'
    );
\p_load54_reg_3892_pp0_iter17_reg_reg[0]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load54_reg_3892(0),
      Q => \p_load54_reg_3892_reg[7]_0\(0)
    );
\p_load54_reg_3892_pp0_iter17_reg_reg[1]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load54_reg_3892(1),
      Q => \p_load54_reg_3892_reg[7]_0\(1)
    );
\p_load54_reg_3892_pp0_iter17_reg_reg[2]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load54_reg_3892(2),
      Q => \p_load54_reg_3892_reg[7]_0\(2)
    );
\p_load54_reg_3892_pp0_iter17_reg_reg[3]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load54_reg_3892(3),
      Q => \p_load54_reg_3892_reg[7]_0\(3)
    );
\p_load54_reg_3892_pp0_iter17_reg_reg[4]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load54_reg_3892(4),
      Q => \p_load54_reg_3892_reg[7]_0\(4)
    );
\p_load54_reg_3892_pp0_iter17_reg_reg[5]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load54_reg_3892(5),
      Q => \p_load54_reg_3892_reg[7]_0\(5)
    );
\p_load54_reg_3892_pp0_iter17_reg_reg[6]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load54_reg_3892(6),
      Q => \p_load54_reg_3892_reg[7]_0\(6)
    );
\p_load54_reg_3892_pp0_iter17_reg_reg[7]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load54_reg_3892(7),
      Q => \p_load54_reg_3892_reg[7]_0\(7)
    );
\p_load54_reg_3892_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_141_fu_292(0),
      Q => p_load54_reg_3892(0),
      R => '0'
    );
\p_load54_reg_3892_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_141_fu_292(1),
      Q => p_load54_reg_3892(1),
      R => '0'
    );
\p_load54_reg_3892_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_141_fu_292(2),
      Q => p_load54_reg_3892(2),
      R => '0'
    );
\p_load54_reg_3892_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_141_fu_292(3),
      Q => p_load54_reg_3892(3),
      R => '0'
    );
\p_load54_reg_3892_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_141_fu_292(4),
      Q => p_load54_reg_3892(4),
      R => '0'
    );
\p_load54_reg_3892_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_141_fu_292(5),
      Q => p_load54_reg_3892(5),
      R => '0'
    );
\p_load54_reg_3892_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_141_fu_292(6),
      Q => p_load54_reg_3892(6),
      R => '0'
    );
\p_load54_reg_3892_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_141_fu_292(7),
      Q => p_load54_reg_3892(7),
      R => '0'
    );
\p_load55_reg_3887_pp0_iter17_reg_reg[0]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load55_reg_3887(0),
      Q => \p_load55_reg_3887_reg[7]_0\(0)
    );
\p_load55_reg_3887_pp0_iter17_reg_reg[1]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load55_reg_3887(1),
      Q => \p_load55_reg_3887_reg[7]_0\(1)
    );
\p_load55_reg_3887_pp0_iter17_reg_reg[2]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load55_reg_3887(2),
      Q => \p_load55_reg_3887_reg[7]_0\(2)
    );
\p_load55_reg_3887_pp0_iter17_reg_reg[3]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load55_reg_3887(3),
      Q => \p_load55_reg_3887_reg[7]_0\(3)
    );
\p_load55_reg_3887_pp0_iter17_reg_reg[4]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load55_reg_3887(4),
      Q => \p_load55_reg_3887_reg[7]_0\(4)
    );
\p_load55_reg_3887_pp0_iter17_reg_reg[5]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load55_reg_3887(5),
      Q => \p_load55_reg_3887_reg[7]_0\(5)
    );
\p_load55_reg_3887_pp0_iter17_reg_reg[6]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load55_reg_3887(6),
      Q => \p_load55_reg_3887_reg[7]_0\(6)
    );
\p_load55_reg_3887_pp0_iter17_reg_reg[7]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load55_reg_3887(7),
      Q => \p_load55_reg_3887_reg[7]_0\(7)
    );
\p_load55_reg_3887_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_140_fu_288(0),
      Q => p_load55_reg_3887(0),
      R => '0'
    );
\p_load55_reg_3887_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_140_fu_288(1),
      Q => p_load55_reg_3887(1),
      R => '0'
    );
\p_load55_reg_3887_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_140_fu_288(2),
      Q => p_load55_reg_3887(2),
      R => '0'
    );
\p_load55_reg_3887_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_140_fu_288(3),
      Q => p_load55_reg_3887(3),
      R => '0'
    );
\p_load55_reg_3887_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_140_fu_288(4),
      Q => p_load55_reg_3887(4),
      R => '0'
    );
\p_load55_reg_3887_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_140_fu_288(5),
      Q => p_load55_reg_3887(5),
      R => '0'
    );
\p_load55_reg_3887_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_140_fu_288(6),
      Q => p_load55_reg_3887(6),
      R => '0'
    );
\p_load55_reg_3887_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_140_fu_288(7),
      Q => p_load55_reg_3887(7),
      R => '0'
    );
\p_load56_reg_3882_pp0_iter17_reg_reg[0]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load56_reg_3882(0),
      Q => \p_load56_reg_3882_reg[7]_0\(0)
    );
\p_load56_reg_3882_pp0_iter17_reg_reg[1]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load56_reg_3882(1),
      Q => \p_load56_reg_3882_reg[7]_0\(1)
    );
\p_load56_reg_3882_pp0_iter17_reg_reg[2]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load56_reg_3882(2),
      Q => \p_load56_reg_3882_reg[7]_0\(2)
    );
\p_load56_reg_3882_pp0_iter17_reg_reg[3]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load56_reg_3882(3),
      Q => \p_load56_reg_3882_reg[7]_0\(3)
    );
\p_load56_reg_3882_pp0_iter17_reg_reg[4]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load56_reg_3882(4),
      Q => \p_load56_reg_3882_reg[7]_0\(4)
    );
\p_load56_reg_3882_pp0_iter17_reg_reg[5]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load56_reg_3882(5),
      Q => \p_load56_reg_3882_reg[7]_0\(5)
    );
\p_load56_reg_3882_pp0_iter17_reg_reg[6]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load56_reg_3882(6),
      Q => \p_load56_reg_3882_reg[7]_0\(6)
    );
\p_load56_reg_3882_pp0_iter17_reg_reg[7]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load56_reg_3882(7),
      Q => \p_load56_reg_3882_reg[7]_0\(7)
    );
\p_load56_reg_3882_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_139_fu_284(0),
      Q => p_load56_reg_3882(0),
      R => '0'
    );
\p_load56_reg_3882_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_139_fu_284(1),
      Q => p_load56_reg_3882(1),
      R => '0'
    );
\p_load56_reg_3882_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_139_fu_284(2),
      Q => p_load56_reg_3882(2),
      R => '0'
    );
\p_load56_reg_3882_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_139_fu_284(3),
      Q => p_load56_reg_3882(3),
      R => '0'
    );
\p_load56_reg_3882_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_139_fu_284(4),
      Q => p_load56_reg_3882(4),
      R => '0'
    );
\p_load56_reg_3882_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_139_fu_284(5),
      Q => p_load56_reg_3882(5),
      R => '0'
    );
\p_load56_reg_3882_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_139_fu_284(6),
      Q => p_load56_reg_3882(6),
      R => '0'
    );
\p_load56_reg_3882_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_139_fu_284(7),
      Q => p_load56_reg_3882(7),
      R => '0'
    );
\p_load57_reg_3877_pp0_iter17_reg_reg[0]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load57_reg_3877(0),
      Q => \p_load57_reg_3877_reg[7]_0\(0)
    );
\p_load57_reg_3877_pp0_iter17_reg_reg[1]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load57_reg_3877(1),
      Q => \p_load57_reg_3877_reg[7]_0\(1)
    );
\p_load57_reg_3877_pp0_iter17_reg_reg[2]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load57_reg_3877(2),
      Q => \p_load57_reg_3877_reg[7]_0\(2)
    );
\p_load57_reg_3877_pp0_iter17_reg_reg[3]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load57_reg_3877(3),
      Q => \p_load57_reg_3877_reg[7]_0\(3)
    );
\p_load57_reg_3877_pp0_iter17_reg_reg[4]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load57_reg_3877(4),
      Q => \p_load57_reg_3877_reg[7]_0\(4)
    );
\p_load57_reg_3877_pp0_iter17_reg_reg[5]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load57_reg_3877(5),
      Q => \p_load57_reg_3877_reg[7]_0\(5)
    );
\p_load57_reg_3877_pp0_iter17_reg_reg[6]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load57_reg_3877(6),
      Q => \p_load57_reg_3877_reg[7]_0\(6)
    );
\p_load57_reg_3877_pp0_iter17_reg_reg[7]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load57_reg_3877(7),
      Q => \p_load57_reg_3877_reg[7]_0\(7)
    );
\p_load57_reg_3877_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_138_fu_280(0),
      Q => p_load57_reg_3877(0),
      R => '0'
    );
\p_load57_reg_3877_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_138_fu_280(1),
      Q => p_load57_reg_3877(1),
      R => '0'
    );
\p_load57_reg_3877_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_138_fu_280(2),
      Q => p_load57_reg_3877(2),
      R => '0'
    );
\p_load57_reg_3877_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_138_fu_280(3),
      Q => p_load57_reg_3877(3),
      R => '0'
    );
\p_load57_reg_3877_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_138_fu_280(4),
      Q => p_load57_reg_3877(4),
      R => '0'
    );
\p_load57_reg_3877_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_138_fu_280(5),
      Q => p_load57_reg_3877(5),
      R => '0'
    );
\p_load57_reg_3877_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_138_fu_280(6),
      Q => p_load57_reg_3877(6),
      R => '0'
    );
\p_load57_reg_3877_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_138_fu_280(7),
      Q => p_load57_reg_3877(7),
      R => '0'
    );
\p_load58_reg_3872_pp0_iter17_reg_reg[0]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load58_reg_3872(0),
      Q => \p_load58_reg_3872_reg[7]_0\(0)
    );
\p_load58_reg_3872_pp0_iter17_reg_reg[1]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load58_reg_3872(1),
      Q => \p_load58_reg_3872_reg[7]_0\(1)
    );
\p_load58_reg_3872_pp0_iter17_reg_reg[2]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load58_reg_3872(2),
      Q => \p_load58_reg_3872_reg[7]_0\(2)
    );
\p_load58_reg_3872_pp0_iter17_reg_reg[3]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load58_reg_3872(3),
      Q => \p_load58_reg_3872_reg[7]_0\(3)
    );
\p_load58_reg_3872_pp0_iter17_reg_reg[4]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load58_reg_3872(4),
      Q => \p_load58_reg_3872_reg[7]_0\(4)
    );
\p_load58_reg_3872_pp0_iter17_reg_reg[5]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load58_reg_3872(5),
      Q => \p_load58_reg_3872_reg[7]_0\(5)
    );
\p_load58_reg_3872_pp0_iter17_reg_reg[6]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load58_reg_3872(6),
      Q => \p_load58_reg_3872_reg[7]_0\(6)
    );
\p_load58_reg_3872_pp0_iter17_reg_reg[7]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load58_reg_3872(7),
      Q => \p_load58_reg_3872_reg[7]_0\(7)
    );
\p_load58_reg_3872_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_137_fu_276(0),
      Q => p_load58_reg_3872(0),
      R => '0'
    );
\p_load58_reg_3872_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_137_fu_276(1),
      Q => p_load58_reg_3872(1),
      R => '0'
    );
\p_load58_reg_3872_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_137_fu_276(2),
      Q => p_load58_reg_3872(2),
      R => '0'
    );
\p_load58_reg_3872_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_137_fu_276(3),
      Q => p_load58_reg_3872(3),
      R => '0'
    );
\p_load58_reg_3872_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_137_fu_276(4),
      Q => p_load58_reg_3872(4),
      R => '0'
    );
\p_load58_reg_3872_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_137_fu_276(5),
      Q => p_load58_reg_3872(5),
      R => '0'
    );
\p_load58_reg_3872_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_137_fu_276(6),
      Q => p_load58_reg_3872(6),
      R => '0'
    );
\p_load58_reg_3872_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_137_fu_276(7),
      Q => p_load58_reg_3872(7),
      R => '0'
    );
\p_load59_reg_3867_pp0_iter17_reg_reg[0]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load59_reg_3867(0),
      Q => \p_load59_reg_3867_reg[7]_0\(0)
    );
\p_load59_reg_3867_pp0_iter17_reg_reg[1]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load59_reg_3867(1),
      Q => \p_load59_reg_3867_reg[7]_0\(1)
    );
\p_load59_reg_3867_pp0_iter17_reg_reg[2]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load59_reg_3867(2),
      Q => \p_load59_reg_3867_reg[7]_0\(2)
    );
\p_load59_reg_3867_pp0_iter17_reg_reg[3]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load59_reg_3867(3),
      Q => \p_load59_reg_3867_reg[7]_0\(3)
    );
\p_load59_reg_3867_pp0_iter17_reg_reg[4]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load59_reg_3867(4),
      Q => \p_load59_reg_3867_reg[7]_0\(4)
    );
\p_load59_reg_3867_pp0_iter17_reg_reg[5]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load59_reg_3867(5),
      Q => \p_load59_reg_3867_reg[7]_0\(5)
    );
\p_load59_reg_3867_pp0_iter17_reg_reg[6]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load59_reg_3867(6),
      Q => \p_load59_reg_3867_reg[7]_0\(6)
    );
\p_load59_reg_3867_pp0_iter17_reg_reg[7]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load59_reg_3867(7),
      Q => \p_load59_reg_3867_reg[7]_0\(7)
    );
\p_load59_reg_3867_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_136_fu_272(0),
      Q => p_load59_reg_3867(0),
      R => '0'
    );
\p_load59_reg_3867_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_136_fu_272(1),
      Q => p_load59_reg_3867(1),
      R => '0'
    );
\p_load59_reg_3867_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_136_fu_272(2),
      Q => p_load59_reg_3867(2),
      R => '0'
    );
\p_load59_reg_3867_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_136_fu_272(3),
      Q => p_load59_reg_3867(3),
      R => '0'
    );
\p_load59_reg_3867_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_136_fu_272(4),
      Q => p_load59_reg_3867(4),
      R => '0'
    );
\p_load59_reg_3867_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_136_fu_272(5),
      Q => p_load59_reg_3867(5),
      R => '0'
    );
\p_load59_reg_3867_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_136_fu_272(6),
      Q => p_load59_reg_3867(6),
      R => '0'
    );
\p_load59_reg_3867_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_136_fu_272(7),
      Q => p_load59_reg_3867(7),
      R => '0'
    );
\p_load60_reg_3862_pp0_iter17_reg_reg[0]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load60_reg_3862(0),
      Q => \p_load60_reg_3862_reg[7]_0\(0)
    );
\p_load60_reg_3862_pp0_iter17_reg_reg[1]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load60_reg_3862(1),
      Q => \p_load60_reg_3862_reg[7]_0\(1)
    );
\p_load60_reg_3862_pp0_iter17_reg_reg[2]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load60_reg_3862(2),
      Q => \p_load60_reg_3862_reg[7]_0\(2)
    );
\p_load60_reg_3862_pp0_iter17_reg_reg[3]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load60_reg_3862(3),
      Q => \p_load60_reg_3862_reg[7]_0\(3)
    );
\p_load60_reg_3862_pp0_iter17_reg_reg[4]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load60_reg_3862(4),
      Q => \p_load60_reg_3862_reg[7]_0\(4)
    );
\p_load60_reg_3862_pp0_iter17_reg_reg[5]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load60_reg_3862(5),
      Q => \p_load60_reg_3862_reg[7]_0\(5)
    );
\p_load60_reg_3862_pp0_iter17_reg_reg[6]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load60_reg_3862(6),
      Q => \p_load60_reg_3862_reg[7]_0\(6)
    );
\p_load60_reg_3862_pp0_iter17_reg_reg[7]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load60_reg_3862(7),
      Q => \p_load60_reg_3862_reg[7]_0\(7)
    );
\p_load60_reg_3862_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_135_fu_268(0),
      Q => p_load60_reg_3862(0),
      R => '0'
    );
\p_load60_reg_3862_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_135_fu_268(1),
      Q => p_load60_reg_3862(1),
      R => '0'
    );
\p_load60_reg_3862_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_135_fu_268(2),
      Q => p_load60_reg_3862(2),
      R => '0'
    );
\p_load60_reg_3862_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_135_fu_268(3),
      Q => p_load60_reg_3862(3),
      R => '0'
    );
\p_load60_reg_3862_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_135_fu_268(4),
      Q => p_load60_reg_3862(4),
      R => '0'
    );
\p_load60_reg_3862_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_135_fu_268(5),
      Q => p_load60_reg_3862(5),
      R => '0'
    );
\p_load60_reg_3862_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_135_fu_268(6),
      Q => p_load60_reg_3862(6),
      R => '0'
    );
\p_load60_reg_3862_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_135_fu_268(7),
      Q => p_load60_reg_3862(7),
      R => '0'
    );
\p_load61_reg_3857_pp0_iter17_reg_reg[0]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load61_reg_3857(0),
      Q => \p_load61_reg_3857_reg[7]_0\(0)
    );
\p_load61_reg_3857_pp0_iter17_reg_reg[1]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load61_reg_3857(1),
      Q => \p_load61_reg_3857_reg[7]_0\(1)
    );
\p_load61_reg_3857_pp0_iter17_reg_reg[2]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load61_reg_3857(2),
      Q => \p_load61_reg_3857_reg[7]_0\(2)
    );
\p_load61_reg_3857_pp0_iter17_reg_reg[3]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load61_reg_3857(3),
      Q => \p_load61_reg_3857_reg[7]_0\(3)
    );
\p_load61_reg_3857_pp0_iter17_reg_reg[4]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load61_reg_3857(4),
      Q => \p_load61_reg_3857_reg[7]_0\(4)
    );
\p_load61_reg_3857_pp0_iter17_reg_reg[5]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load61_reg_3857(5),
      Q => \p_load61_reg_3857_reg[7]_0\(5)
    );
\p_load61_reg_3857_pp0_iter17_reg_reg[6]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load61_reg_3857(6),
      Q => \p_load61_reg_3857_reg[7]_0\(6)
    );
\p_load61_reg_3857_pp0_iter17_reg_reg[7]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load61_reg_3857(7),
      Q => \p_load61_reg_3857_reg[7]_0\(7)
    );
\p_load61_reg_3857_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_134_fu_264(0),
      Q => p_load61_reg_3857(0),
      R => '0'
    );
\p_load61_reg_3857_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_134_fu_264(1),
      Q => p_load61_reg_3857(1),
      R => '0'
    );
\p_load61_reg_3857_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_134_fu_264(2),
      Q => p_load61_reg_3857(2),
      R => '0'
    );
\p_load61_reg_3857_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_134_fu_264(3),
      Q => p_load61_reg_3857(3),
      R => '0'
    );
\p_load61_reg_3857_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_134_fu_264(4),
      Q => p_load61_reg_3857(4),
      R => '0'
    );
\p_load61_reg_3857_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_134_fu_264(5),
      Q => p_load61_reg_3857(5),
      R => '0'
    );
\p_load61_reg_3857_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_134_fu_264(6),
      Q => p_load61_reg_3857(6),
      R => '0'
    );
\p_load61_reg_3857_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_134_fu_264(7),
      Q => p_load61_reg_3857(7),
      R => '0'
    );
\p_load62_reg_3852_pp0_iter17_reg_reg[0]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load62_reg_3852(0),
      Q => \p_load62_reg_3852_reg[7]_0\(0)
    );
\p_load62_reg_3852_pp0_iter17_reg_reg[1]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load62_reg_3852(1),
      Q => \p_load62_reg_3852_reg[7]_0\(1)
    );
\p_load62_reg_3852_pp0_iter17_reg_reg[2]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load62_reg_3852(2),
      Q => \p_load62_reg_3852_reg[7]_0\(2)
    );
\p_load62_reg_3852_pp0_iter17_reg_reg[3]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load62_reg_3852(3),
      Q => \p_load62_reg_3852_reg[7]_0\(3)
    );
\p_load62_reg_3852_pp0_iter17_reg_reg[4]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load62_reg_3852(4),
      Q => \p_load62_reg_3852_reg[7]_0\(4)
    );
\p_load62_reg_3852_pp0_iter17_reg_reg[5]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load62_reg_3852(5),
      Q => \p_load62_reg_3852_reg[7]_0\(5)
    );
\p_load62_reg_3852_pp0_iter17_reg_reg[6]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load62_reg_3852(6),
      Q => \p_load62_reg_3852_reg[7]_0\(6)
    );
\p_load62_reg_3852_pp0_iter17_reg_reg[7]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load62_reg_3852(7),
      Q => \p_load62_reg_3852_reg[7]_0\(7)
    );
\p_load62_reg_3852_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_133_fu_260(0),
      Q => p_load62_reg_3852(0),
      R => '0'
    );
\p_load62_reg_3852_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_133_fu_260(1),
      Q => p_load62_reg_3852(1),
      R => '0'
    );
\p_load62_reg_3852_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_133_fu_260(2),
      Q => p_load62_reg_3852(2),
      R => '0'
    );
\p_load62_reg_3852_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_133_fu_260(3),
      Q => p_load62_reg_3852(3),
      R => '0'
    );
\p_load62_reg_3852_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_133_fu_260(4),
      Q => p_load62_reg_3852(4),
      R => '0'
    );
\p_load62_reg_3852_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_133_fu_260(5),
      Q => p_load62_reg_3852(5),
      R => '0'
    );
\p_load62_reg_3852_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_133_fu_260(6),
      Q => p_load62_reg_3852(6),
      R => '0'
    );
\p_load62_reg_3852_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_133_fu_260(7),
      Q => p_load62_reg_3852(7),
      R => '0'
    );
\p_load63_reg_3847_pp0_iter17_reg_reg[0]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load63_reg_3847(0),
      Q => \p_load63_reg_3847_reg[7]_0\(0)
    );
\p_load63_reg_3847_pp0_iter17_reg_reg[1]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load63_reg_3847(1),
      Q => \p_load63_reg_3847_reg[7]_0\(1)
    );
\p_load63_reg_3847_pp0_iter17_reg_reg[2]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load63_reg_3847(2),
      Q => \p_load63_reg_3847_reg[7]_0\(2)
    );
\p_load63_reg_3847_pp0_iter17_reg_reg[3]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load63_reg_3847(3),
      Q => \p_load63_reg_3847_reg[7]_0\(3)
    );
\p_load63_reg_3847_pp0_iter17_reg_reg[4]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load63_reg_3847(4),
      Q => \p_load63_reg_3847_reg[7]_0\(4)
    );
\p_load63_reg_3847_pp0_iter17_reg_reg[5]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load63_reg_3847(5),
      Q => \p_load63_reg_3847_reg[7]_0\(5)
    );
\p_load63_reg_3847_pp0_iter17_reg_reg[6]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load63_reg_3847(6),
      Q => \p_load63_reg_3847_reg[7]_0\(6)
    );
\p_load63_reg_3847_pp0_iter17_reg_reg[7]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load63_reg_3847(7),
      Q => \p_load63_reg_3847_reg[7]_0\(7)
    );
\p_load63_reg_3847_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_132_fu_256(0),
      Q => p_load63_reg_3847(0),
      R => '0'
    );
\p_load63_reg_3847_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_132_fu_256(1),
      Q => p_load63_reg_3847(1),
      R => '0'
    );
\p_load63_reg_3847_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_132_fu_256(2),
      Q => p_load63_reg_3847(2),
      R => '0'
    );
\p_load63_reg_3847_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_132_fu_256(3),
      Q => p_load63_reg_3847(3),
      R => '0'
    );
\p_load63_reg_3847_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_132_fu_256(4),
      Q => p_load63_reg_3847(4),
      R => '0'
    );
\p_load63_reg_3847_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_132_fu_256(5),
      Q => p_load63_reg_3847(5),
      R => '0'
    );
\p_load63_reg_3847_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_132_fu_256(6),
      Q => p_load63_reg_3847(6),
      R => '0'
    );
\p_load63_reg_3847_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_132_fu_256(7),
      Q => p_load63_reg_3847(7),
      R => '0'
    );
\p_load64_reg_3842_pp0_iter17_reg_reg[0]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load64_reg_3842(0),
      Q => \p_load64_reg_3842_reg[7]_0\(0)
    );
\p_load64_reg_3842_pp0_iter17_reg_reg[1]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load64_reg_3842(1),
      Q => \p_load64_reg_3842_reg[7]_0\(1)
    );
\p_load64_reg_3842_pp0_iter17_reg_reg[2]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load64_reg_3842(2),
      Q => \p_load64_reg_3842_reg[7]_0\(2)
    );
\p_load64_reg_3842_pp0_iter17_reg_reg[3]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load64_reg_3842(3),
      Q => \p_load64_reg_3842_reg[7]_0\(3)
    );
\p_load64_reg_3842_pp0_iter17_reg_reg[4]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load64_reg_3842(4),
      Q => \p_load64_reg_3842_reg[7]_0\(4)
    );
\p_load64_reg_3842_pp0_iter17_reg_reg[5]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load64_reg_3842(5),
      Q => \p_load64_reg_3842_reg[7]_0\(5)
    );
\p_load64_reg_3842_pp0_iter17_reg_reg[6]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load64_reg_3842(6),
      Q => \p_load64_reg_3842_reg[7]_0\(6)
    );
\p_load64_reg_3842_pp0_iter17_reg_reg[7]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load64_reg_3842(7),
      Q => \p_load64_reg_3842_reg[7]_0\(7)
    );
\p_load64_reg_3842_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_131_fu_252(0),
      Q => p_load64_reg_3842(0),
      R => '0'
    );
\p_load64_reg_3842_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_131_fu_252(1),
      Q => p_load64_reg_3842(1),
      R => '0'
    );
\p_load64_reg_3842_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_131_fu_252(2),
      Q => p_load64_reg_3842(2),
      R => '0'
    );
\p_load64_reg_3842_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_131_fu_252(3),
      Q => p_load64_reg_3842(3),
      R => '0'
    );
\p_load64_reg_3842_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_131_fu_252(4),
      Q => p_load64_reg_3842(4),
      R => '0'
    );
\p_load64_reg_3842_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_131_fu_252(5),
      Q => p_load64_reg_3842(5),
      R => '0'
    );
\p_load64_reg_3842_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_131_fu_252(6),
      Q => p_load64_reg_3842(6),
      R => '0'
    );
\p_load64_reg_3842_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => empty_131_fu_252(7),
      Q => p_load64_reg_3842(7),
      R => '0'
    );
\p_load65_reg_3788_pp0_iter17_reg_reg[0]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load65_reg_3788(0),
      Q => \p_load65_reg_3788_reg[7]_0\(0)
    );
\p_load65_reg_3788_pp0_iter17_reg_reg[1]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load65_reg_3788(1),
      Q => \p_load65_reg_3788_reg[7]_0\(1)
    );
\p_load65_reg_3788_pp0_iter17_reg_reg[2]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load65_reg_3788(2),
      Q => \p_load65_reg_3788_reg[7]_0\(2)
    );
\p_load65_reg_3788_pp0_iter17_reg_reg[3]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load65_reg_3788(3),
      Q => \p_load65_reg_3788_reg[7]_0\(3)
    );
\p_load65_reg_3788_pp0_iter17_reg_reg[4]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load65_reg_3788(4),
      Q => \p_load65_reg_3788_reg[7]_0\(4)
    );
\p_load65_reg_3788_pp0_iter17_reg_reg[5]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load65_reg_3788(5),
      Q => \p_load65_reg_3788_reg[7]_0\(5)
    );
\p_load65_reg_3788_pp0_iter17_reg_reg[6]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load65_reg_3788(6),
      Q => \p_load65_reg_3788_reg[7]_0\(6)
    );
\p_load65_reg_3788_pp0_iter17_reg_reg[7]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load65_reg_3788(7),
      Q => \p_load65_reg_3788_reg[7]_0\(7)
    );
\p_load65_reg_3788_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => \empty_130_fu_248_reg_n_5_[0]\,
      Q => p_load65_reg_3788(0),
      R => '0'
    );
\p_load65_reg_3788_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => \empty_130_fu_248_reg_n_5_[1]\,
      Q => p_load65_reg_3788(1),
      R => '0'
    );
\p_load65_reg_3788_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => \empty_130_fu_248_reg_n_5_[2]\,
      Q => p_load65_reg_3788(2),
      R => '0'
    );
\p_load65_reg_3788_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => \empty_130_fu_248_reg_n_5_[3]\,
      Q => p_load65_reg_3788(3),
      R => '0'
    );
\p_load65_reg_3788_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => \empty_130_fu_248_reg_n_5_[4]\,
      Q => p_load65_reg_3788(4),
      R => '0'
    );
\p_load65_reg_3788_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => \empty_130_fu_248_reg_n_5_[5]\,
      Q => p_load65_reg_3788(5),
      R => '0'
    );
\p_load65_reg_3788_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => \empty_130_fu_248_reg_n_5_[6]\,
      Q => p_load65_reg_3788(6),
      R => '0'
    );
\p_load65_reg_3788_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => \empty_130_fu_248_reg_n_5_[7]\,
      Q => p_load65_reg_3788(7),
      R => '0'
    );
\p_load67_reg_3837_pp0_iter17_reg_reg[0]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load67_reg_3837(0),
      Q => \p_load67_reg_3837_reg[7]_0\(0)
    );
\p_load67_reg_3837_pp0_iter17_reg_reg[1]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load67_reg_3837(1),
      Q => \p_load67_reg_3837_reg[7]_0\(1)
    );
\p_load67_reg_3837_pp0_iter17_reg_reg[2]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load67_reg_3837(2),
      Q => \p_load67_reg_3837_reg[7]_0\(2)
    );
\p_load67_reg_3837_pp0_iter17_reg_reg[3]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load67_reg_3837(3),
      Q => \p_load67_reg_3837_reg[7]_0\(3)
    );
\p_load67_reg_3837_pp0_iter17_reg_reg[4]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load67_reg_3837(4),
      Q => \p_load67_reg_3837_reg[7]_0\(4)
    );
\p_load67_reg_3837_pp0_iter17_reg_reg[5]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load67_reg_3837(5),
      Q => \p_load67_reg_3837_reg[7]_0\(5)
    );
\p_load67_reg_3837_pp0_iter17_reg_reg[6]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load67_reg_3837(6),
      Q => \p_load67_reg_3837_reg[7]_0\(6)
    );
\p_load67_reg_3837_pp0_iter17_reg_reg[7]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load67_reg_3837(7),
      Q => \p_load67_reg_3837_reg[7]_0\(7)
    );
\p_load67_reg_3837_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => zext_ln458_fu_1708_p1(1),
      Q => p_load67_reg_3837(0),
      R => '0'
    );
\p_load67_reg_3837_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => zext_ln458_fu_1708_p1(2),
      Q => p_load67_reg_3837(1),
      R => '0'
    );
\p_load67_reg_3837_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => zext_ln458_fu_1708_p1(3),
      Q => p_load67_reg_3837(2),
      R => '0'
    );
\p_load67_reg_3837_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => zext_ln458_fu_1708_p1(4),
      Q => p_load67_reg_3837(3),
      R => '0'
    );
\p_load67_reg_3837_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => zext_ln458_fu_1708_p1(5),
      Q => p_load67_reg_3837(4),
      R => '0'
    );
\p_load67_reg_3837_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => zext_ln458_fu_1708_p1(6),
      Q => p_load67_reg_3837(5),
      R => '0'
    );
\p_load67_reg_3837_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => zext_ln458_fu_1708_p1(7),
      Q => p_load67_reg_3837(6),
      R => '0'
    );
\p_load67_reg_3837_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => zext_ln458_fu_1708_p1(8),
      Q => p_load67_reg_3837(7),
      R => '0'
    );
\p_load69_reg_3781_pp0_iter17_reg_reg[0]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load69_reg_3781(0),
      Q => \p_load69_reg_3781_reg[7]_0\(0)
    );
\p_load69_reg_3781_pp0_iter17_reg_reg[1]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load69_reg_3781(1),
      Q => \p_load69_reg_3781_reg[7]_0\(1)
    );
\p_load69_reg_3781_pp0_iter17_reg_reg[2]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load69_reg_3781(2),
      Q => \p_load69_reg_3781_reg[7]_0\(2)
    );
\p_load69_reg_3781_pp0_iter17_reg_reg[3]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load69_reg_3781(3),
      Q => \p_load69_reg_3781_reg[7]_0\(3)
    );
\p_load69_reg_3781_pp0_iter17_reg_reg[4]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load69_reg_3781(4),
      Q => \p_load69_reg_3781_reg[7]_0\(4)
    );
\p_load69_reg_3781_pp0_iter17_reg_reg[5]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load69_reg_3781(5),
      Q => \p_load69_reg_3781_reg[7]_0\(5)
    );
\p_load69_reg_3781_pp0_iter17_reg_reg[6]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load69_reg_3781(6),
      Q => \p_load69_reg_3781_reg[7]_0\(6)
    );
\p_load69_reg_3781_pp0_iter17_reg_reg[7]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load69_reg_3781(7),
      Q => \p_load69_reg_3781_reg[7]_0\(7)
    );
\p_load69_reg_3781_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => empty_128_fu_240(0),
      Q => p_load69_reg_3781(0),
      R => '0'
    );
\p_load69_reg_3781_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => empty_128_fu_240(1),
      Q => p_load69_reg_3781(1),
      R => '0'
    );
\p_load69_reg_3781_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => empty_128_fu_240(2),
      Q => p_load69_reg_3781(2),
      R => '0'
    );
\p_load69_reg_3781_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => empty_128_fu_240(3),
      Q => p_load69_reg_3781(3),
      R => '0'
    );
\p_load69_reg_3781_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => empty_128_fu_240(4),
      Q => p_load69_reg_3781(4),
      R => '0'
    );
\p_load69_reg_3781_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => empty_128_fu_240(5),
      Q => p_load69_reg_3781(5),
      R => '0'
    );
\p_load69_reg_3781_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => empty_128_fu_240(6),
      Q => p_load69_reg_3781(6),
      R => '0'
    );
\p_load69_reg_3781_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => empty_128_fu_240(7),
      Q => p_load69_reg_3781(7),
      R => '0'
    );
\p_load71_reg_3832_pp0_iter17_reg_reg[0]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load71_reg_3832(0),
      Q => \p_load71_reg_3832_reg[7]_0\(0)
    );
\p_load71_reg_3832_pp0_iter17_reg_reg[1]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load71_reg_3832(1),
      Q => \p_load71_reg_3832_reg[7]_0\(1)
    );
\p_load71_reg_3832_pp0_iter17_reg_reg[2]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load71_reg_3832(2),
      Q => \p_load71_reg_3832_reg[7]_0\(2)
    );
\p_load71_reg_3832_pp0_iter17_reg_reg[3]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load71_reg_3832(3),
      Q => \p_load71_reg_3832_reg[7]_0\(3)
    );
\p_load71_reg_3832_pp0_iter17_reg_reg[4]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load71_reg_3832(4),
      Q => \p_load71_reg_3832_reg[7]_0\(4)
    );
\p_load71_reg_3832_pp0_iter17_reg_reg[5]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load71_reg_3832(5),
      Q => \p_load71_reg_3832_reg[7]_0\(5)
    );
\p_load71_reg_3832_pp0_iter17_reg_reg[6]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load71_reg_3832(6),
      Q => \p_load71_reg_3832_reg[7]_0\(6)
    );
\p_load71_reg_3832_pp0_iter17_reg_reg[7]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load71_reg_3832(7),
      Q => \p_load71_reg_3832_reg[7]_0\(7)
    );
\p_load71_reg_3832_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => zext_ln460_fu_1729_p1(1),
      Q => p_load71_reg_3832(0),
      R => '0'
    );
\p_load71_reg_3832_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => zext_ln460_fu_1729_p1(2),
      Q => p_load71_reg_3832(1),
      R => '0'
    );
\p_load71_reg_3832_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => zext_ln460_fu_1729_p1(3),
      Q => p_load71_reg_3832(2),
      R => '0'
    );
\p_load71_reg_3832_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => zext_ln460_fu_1729_p1(4),
      Q => p_load71_reg_3832(3),
      R => '0'
    );
\p_load71_reg_3832_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => zext_ln460_fu_1729_p1(5),
      Q => p_load71_reg_3832(4),
      R => '0'
    );
\p_load71_reg_3832_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => zext_ln460_fu_1729_p1(6),
      Q => p_load71_reg_3832(5),
      R => '0'
    );
\p_load71_reg_3832_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => zext_ln460_fu_1729_p1(7),
      Q => p_load71_reg_3832(6),
      R => '0'
    );
\p_load71_reg_3832_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => zext_ln460_fu_1729_p1(8),
      Q => p_load71_reg_3832(7),
      R => '0'
    );
\p_load73_reg_3774_pp0_iter17_reg_reg[0]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load73_reg_3774(0),
      Q => \p_load73_reg_3774_reg[7]_0\(0)
    );
\p_load73_reg_3774_pp0_iter17_reg_reg[1]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load73_reg_3774(1),
      Q => \p_load73_reg_3774_reg[7]_0\(1)
    );
\p_load73_reg_3774_pp0_iter17_reg_reg[2]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load73_reg_3774(2),
      Q => \p_load73_reg_3774_reg[7]_0\(2)
    );
\p_load73_reg_3774_pp0_iter17_reg_reg[3]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load73_reg_3774(3),
      Q => \p_load73_reg_3774_reg[7]_0\(3)
    );
\p_load73_reg_3774_pp0_iter17_reg_reg[4]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load73_reg_3774(4),
      Q => \p_load73_reg_3774_reg[7]_0\(4)
    );
\p_load73_reg_3774_pp0_iter17_reg_reg[5]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load73_reg_3774(5),
      Q => \p_load73_reg_3774_reg[7]_0\(5)
    );
\p_load73_reg_3774_pp0_iter17_reg_reg[6]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load73_reg_3774(6),
      Q => \p_load73_reg_3774_reg[7]_0\(6)
    );
\p_load73_reg_3774_pp0_iter17_reg_reg[7]_srl15\: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '1',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load73_reg_3774(7),
      Q => \p_load73_reg_3774_reg[7]_0\(7)
    );
\p_load73_reg_3774_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => empty_126_fu_232(0),
      Q => p_load73_reg_3774(0),
      R => '0'
    );
\p_load73_reg_3774_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => empty_126_fu_232(1),
      Q => p_load73_reg_3774(1),
      R => '0'
    );
\p_load73_reg_3774_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => empty_126_fu_232(2),
      Q => p_load73_reg_3774(2),
      R => '0'
    );
\p_load73_reg_3774_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => empty_126_fu_232(3),
      Q => p_load73_reg_3774(3),
      R => '0'
    );
\p_load73_reg_3774_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => empty_126_fu_232(4),
      Q => p_load73_reg_3774(4),
      R => '0'
    );
\p_load73_reg_3774_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => empty_126_fu_232(5),
      Q => p_load73_reg_3774(5),
      R => '0'
    );
\p_load73_reg_3774_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => empty_126_fu_232(6),
      Q => p_load73_reg_3774(6),
      R => '0'
    );
\p_load73_reg_3774_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(2),
      D => empty_126_fu_232(7),
      Q => p_load73_reg_3774(7),
      R => '0'
    );
\p_load_reg_3912_pp0_iter17_reg_reg[0]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load_reg_3912(0),
      Q => \p_load_reg_3912_reg[7]_0\(0)
    );
\p_load_reg_3912_pp0_iter17_reg_reg[1]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load_reg_3912(1),
      Q => \p_load_reg_3912_reg[7]_0\(1)
    );
\p_load_reg_3912_pp0_iter17_reg_reg[2]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load_reg_3912(2),
      Q => \p_load_reg_3912_reg[7]_0\(2)
    );
\p_load_reg_3912_pp0_iter17_reg_reg[3]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load_reg_3912(3),
      Q => \p_load_reg_3912_reg[7]_0\(3)
    );
\p_load_reg_3912_pp0_iter17_reg_reg[4]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load_reg_3912(4),
      Q => \p_load_reg_3912_reg[7]_0\(4)
    );
\p_load_reg_3912_pp0_iter17_reg_reg[5]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load_reg_3912(5),
      Q => \p_load_reg_3912_reg[7]_0\(5)
    );
\p_load_reg_3912_pp0_iter17_reg_reg[6]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load_reg_3912(6),
      Q => \p_load_reg_3912_reg[7]_0\(6)
    );
\p_load_reg_3912_pp0_iter17_reg_reg[7]_srl14\: unisim.vcomponents.SRL16E
     port map (
      A0 => '1',
      A1 => '0',
      A2 => '1',
      A3 => '1',
      CE => '1',
      CLK => ap_clk,
      D => p_load_reg_3912(7),
      Q => \p_load_reg_3912_reg[7]_0\(7)
    );
\p_load_reg_3912_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => \empty_145_fu_308_reg_n_5_[0]\,
      Q => p_load_reg_3912(0),
      R => '0'
    );
\p_load_reg_3912_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => \empty_145_fu_308_reg_n_5_[1]\,
      Q => p_load_reg_3912(1),
      R => '0'
    );
\p_load_reg_3912_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => \empty_145_fu_308_reg_n_5_[2]\,
      Q => p_load_reg_3912(2),
      R => '0'
    );
\p_load_reg_3912_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => \empty_145_fu_308_reg_n_5_[3]\,
      Q => p_load_reg_3912(3),
      R => '0'
    );
\p_load_reg_3912_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => \empty_145_fu_308_reg_n_5_[4]\,
      Q => p_load_reg_3912(4),
      R => '0'
    );
\p_load_reg_3912_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => \empty_145_fu_308_reg_n_5_[5]\,
      Q => p_load_reg_3912(5),
      R => '0'
    );
\p_load_reg_3912_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => \empty_145_fu_308_reg_n_5_[6]\,
      Q => p_load_reg_3912(6),
      R => '0'
    );
\p_load_reg_3912_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => frp_pipeline_valid_U_valid_out(3),
      D => \empty_145_fu_308_reg_n_5_[7]\,
      Q => p_load_reg_3912(7),
      R => '0'
    );
pf_all_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => pf_imgG_U_pf_done,
      Q => pf_all_done,
      R => \^ap_rst_n_0\
    );
pf_imgG_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_frp_fifoout
     port map (
      ap_clk => ap_clk,
      ap_rst => \^ap_rst_n_0\,
      ap_start => '0',
      data_in(23 downto 16) => or_ln587_3_fu_3401_p4(23 downto 16),
      data_in(15 downto 8) => select_ln510_reg_4433(7 downto 0),
      data_in(7 downto 0) => or_ln587_3_fu_3401_p4(7 downto 0),
      data_in_last => ap_loop_exit_ready_pp0_iter18_reg,
      data_in_vld => imgG_write_local,
      data_out(23 downto 0) => D(23 downto 0),
      data_out_read => data_out_read,
      data_out_vld => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_imgG_write,
      num_valid_datasets(5 downto 0) => frp_pipeline_valid_U_num_valid_datasets(5 downto 0),
      pf_all_done => pf_all_done,
      pf_continue => '1',
      pf_done => pf_imgG_U_pf_done,
      pf_ready => pf_imgG_U_pf_ready,
      valid(19 downto 0) => frp_pipeline_valid_U_valid_out(19 downto 0)
    );
pf_imgG_U_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => icmp_ln439_reg_3735_pp0_iter18_reg,
      I1 => cmp689_reg_684,
      I2 => g_2_reg_724_pp0_iter18_reg(7),
      O => or_ln587_3_fu_3401_p4(23)
    );
pf_imgG_U_i_10: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln439_reg_3735_pp0_iter18_reg,
      I1 => g_2_reg_724_pp0_iter18_reg(6),
      I2 => cmp689_reg_684,
      O => or_ln587_3_fu_3401_p4(6)
    );
pf_imgG_U_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln439_reg_3735_pp0_iter18_reg,
      I1 => g_2_reg_724_pp0_iter18_reg(5),
      I2 => cmp689_reg_684,
      O => or_ln587_3_fu_3401_p4(5)
    );
pf_imgG_U_i_12: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln439_reg_3735_pp0_iter18_reg,
      I1 => g_2_reg_724_pp0_iter18_reg(4),
      I2 => cmp689_reg_684,
      O => or_ln587_3_fu_3401_p4(4)
    );
pf_imgG_U_i_13: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln439_reg_3735_pp0_iter18_reg,
      I1 => g_2_reg_724_pp0_iter18_reg(3),
      I2 => cmp689_reg_684,
      O => or_ln587_3_fu_3401_p4(3)
    );
pf_imgG_U_i_14: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln439_reg_3735_pp0_iter18_reg,
      I1 => g_2_reg_724_pp0_iter18_reg(2),
      I2 => cmp689_reg_684,
      O => or_ln587_3_fu_3401_p4(2)
    );
pf_imgG_U_i_15: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln439_reg_3735_pp0_iter18_reg,
      I1 => g_2_reg_724_pp0_iter18_reg(1),
      I2 => cmp689_reg_684,
      O => or_ln587_3_fu_3401_p4(1)
    );
pf_imgG_U_i_16: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln439_reg_3735_pp0_iter18_reg,
      I1 => g_2_reg_724_pp0_iter18_reg(0),
      I2 => cmp689_reg_684,
      O => or_ln587_3_fu_3401_p4(0)
    );
pf_imgG_U_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => frp_pipeline_valid_U_valid_out(19),
      I1 => tmp_53_reg_3742_pp0_iter18_reg,
      O => imgG_write_local
    );
pf_imgG_U_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => icmp_ln439_reg_3735_pp0_iter18_reg,
      I1 => cmp689_reg_684,
      I2 => g_2_reg_724_pp0_iter18_reg(6),
      O => or_ln587_3_fu_3401_p4(22)
    );
pf_imgG_U_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => icmp_ln439_reg_3735_pp0_iter18_reg,
      I1 => cmp689_reg_684,
      I2 => g_2_reg_724_pp0_iter18_reg(5),
      O => or_ln587_3_fu_3401_p4(21)
    );
pf_imgG_U_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => icmp_ln439_reg_3735_pp0_iter18_reg,
      I1 => cmp689_reg_684,
      I2 => g_2_reg_724_pp0_iter18_reg(4),
      O => or_ln587_3_fu_3401_p4(20)
    );
pf_imgG_U_i_5: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => icmp_ln439_reg_3735_pp0_iter18_reg,
      I1 => cmp689_reg_684,
      I2 => g_2_reg_724_pp0_iter18_reg(3),
      O => or_ln587_3_fu_3401_p4(19)
    );
pf_imgG_U_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => icmp_ln439_reg_3735_pp0_iter18_reg,
      I1 => cmp689_reg_684,
      I2 => g_2_reg_724_pp0_iter18_reg(2),
      O => or_ln587_3_fu_3401_p4(18)
    );
pf_imgG_U_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => icmp_ln439_reg_3735_pp0_iter18_reg,
      I1 => cmp689_reg_684,
      I2 => g_2_reg_724_pp0_iter18_reg(1),
      O => or_ln587_3_fu_3401_p4(17)
    );
pf_imgG_U_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"20"
    )
        port map (
      I0 => icmp_ln439_reg_3735_pp0_iter18_reg,
      I1 => cmp689_reg_684,
      I2 => g_2_reg_724_pp0_iter18_reg(0),
      O => or_ln587_3_fu_3401_p4(16)
    );
pf_imgG_U_i_9: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => icmp_ln439_reg_3735_pp0_iter18_reg,
      I1 => g_2_reg_724_pp0_iter18_reg(7),
      I2 => cmp689_reg_684,
      O => or_ln587_3_fu_3401_p4(7)
    );
q0_reg_0_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => q0_reg_0_i_2_n_5,
      CI_TOP => '0',
      CO(7 downto 3) => NLW_q0_reg_0_i_1_CO_UNCONNECTED(7 downto 3),
      CO(2) => q0_reg_0_i_1_n_10,
      CO(1) => NLW_q0_reg_0_i_1_CO_UNCONNECTED(1),
      CO(0) => q0_reg_0_i_1_n_12,
      DI(7 downto 1) => B"0000000",
      DI(0) => add_ln495_1_reg_4343(8),
      O(7 downto 2) => NLW_q0_reg_0_i_1_O_UNCONNECTED(7 downto 2),
      O(1) => q0_reg_0_i_1_n_19,
      O(0) => q0_reg_0_i_1_n_20,
      S(7 downto 2) => B"000001",
      S(1) => add_ln495_1_reg_4343(9),
      S(0) => q0_reg_0_i_3_n_5
    );
q0_reg_0_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln495_1_reg_4343(1),
      I1 => w_7_reg_4337(1),
      O => q0_reg_0_i_10_n_5
    );
q0_reg_0_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln495_1_reg_4343(0),
      I1 => w_7_reg_4337(0),
      O => q0_reg_0_i_11_n_5
    );
q0_reg_0_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => q0_reg_0_i_2_n_5,
      CO(6) => q0_reg_0_i_2_n_6,
      CO(5) => q0_reg_0_i_2_n_7,
      CO(4) => q0_reg_0_i_2_n_8,
      CO(3) => q0_reg_0_i_2_n_9,
      CO(2) => q0_reg_0_i_2_n_10,
      CO(1) => q0_reg_0_i_2_n_11,
      CO(0) => q0_reg_0_i_2_n_12,
      DI(7 downto 0) => add_ln495_1_reg_4343(7 downto 0),
      O(7) => q0_reg_0_i_2_n_13,
      O(6) => q0_reg_0_i_2_n_14,
      O(5) => q0_reg_0_i_2_n_15,
      O(4) => q0_reg_0_i_2_n_16,
      O(3) => q0_reg_0_i_2_n_17,
      O(2) => q0_reg_0_i_2_n_18,
      O(1) => q0_reg_0_i_2_n_19,
      O(0) => q0_reg_0_i_2_n_20,
      S(7) => q0_reg_0_i_4_n_5,
      S(6) => q0_reg_0_i_5_n_5,
      S(5) => q0_reg_0_i_6_n_5,
      S(4) => q0_reg_0_i_7_n_5,
      S(3) => q0_reg_0_i_8_n_5,
      S(2) => q0_reg_0_i_9_n_5,
      S(1) => q0_reg_0_i_10_n_5,
      S(0) => q0_reg_0_i_11_n_5
    );
q0_reg_0_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln495_1_reg_4343(8),
      I1 => w_7_reg_4337(8),
      O => q0_reg_0_i_3_n_5
    );
q0_reg_0_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln495_1_reg_4343(7),
      I1 => w_7_reg_4337(7),
      O => q0_reg_0_i_4_n_5
    );
q0_reg_0_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln495_1_reg_4343(6),
      I1 => w_7_reg_4337(6),
      O => q0_reg_0_i_5_n_5
    );
q0_reg_0_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln495_1_reg_4343(5),
      I1 => w_7_reg_4337(5),
      O => q0_reg_0_i_6_n_5
    );
q0_reg_0_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln495_1_reg_4343(4),
      I1 => w_7_reg_4337(4),
      O => q0_reg_0_i_7_n_5
    );
q0_reg_0_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln495_1_reg_4343(3),
      I1 => w_7_reg_4337(3),
      O => q0_reg_0_i_8_n_5
    );
q0_reg_0_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln495_1_reg_4343(2),
      I1 => w_7_reg_4337(2),
      O => q0_reg_0_i_9_n_5
    );
\select_ln510_reg_4433[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D080500"
    )
        port map (
      I0 => icmp_ln439_reg_3735_pp0_iter17_reg,
      I1 => \select_ln510_reg_4433_reg[7]_i_3_n_7\,
      I2 => \select_ln510_reg_4433[7]_i_4_n_5\,
      I3 => g_2_reg_724_pp0_iter17_reg(0),
      I4 => g_fu_3304_p2(0),
      O => \select_ln510_reg_4433[0]_i_1_n_5\
    );
\select_ln510_reg_4433[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D080500"
    )
        port map (
      I0 => icmp_ln439_reg_3735_pp0_iter17_reg,
      I1 => \select_ln510_reg_4433_reg[7]_i_3_n_7\,
      I2 => \select_ln510_reg_4433[7]_i_4_n_5\,
      I3 => g_2_reg_724_pp0_iter17_reg(1),
      I4 => g_fu_3304_p2(1),
      O => \select_ln510_reg_4433[1]_i_1_n_5\
    );
\select_ln510_reg_4433[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D080500"
    )
        port map (
      I0 => icmp_ln439_reg_3735_pp0_iter17_reg,
      I1 => \select_ln510_reg_4433_reg[7]_i_3_n_7\,
      I2 => \select_ln510_reg_4433[7]_i_4_n_5\,
      I3 => g_2_reg_724_pp0_iter17_reg(2),
      I4 => g_fu_3304_p2(2),
      O => \select_ln510_reg_4433[2]_i_1_n_5\
    );
\select_ln510_reg_4433[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D080500"
    )
        port map (
      I0 => icmp_ln439_reg_3735_pp0_iter17_reg,
      I1 => \select_ln510_reg_4433_reg[7]_i_3_n_7\,
      I2 => \select_ln510_reg_4433[7]_i_4_n_5\,
      I3 => g_2_reg_724_pp0_iter17_reg(3),
      I4 => g_fu_3304_p2(3),
      O => \select_ln510_reg_4433[3]_i_1_n_5\
    );
\select_ln510_reg_4433[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D080500"
    )
        port map (
      I0 => icmp_ln439_reg_3735_pp0_iter17_reg,
      I1 => \select_ln510_reg_4433_reg[7]_i_3_n_7\,
      I2 => \select_ln510_reg_4433[7]_i_4_n_5\,
      I3 => g_2_reg_724_pp0_iter17_reg(4),
      I4 => g_fu_3304_p2(4),
      O => \select_ln510_reg_4433[4]_i_1_n_5\
    );
\select_ln510_reg_4433[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D080500"
    )
        port map (
      I0 => icmp_ln439_reg_3735_pp0_iter17_reg,
      I1 => \select_ln510_reg_4433_reg[7]_i_3_n_7\,
      I2 => \select_ln510_reg_4433[7]_i_4_n_5\,
      I3 => g_2_reg_724_pp0_iter17_reg(5),
      I4 => g_fu_3304_p2(5),
      O => \select_ln510_reg_4433[5]_i_1_n_5\
    );
\select_ln510_reg_4433[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D080500"
    )
        port map (
      I0 => icmp_ln439_reg_3735_pp0_iter17_reg,
      I1 => \select_ln510_reg_4433_reg[7]_i_3_n_7\,
      I2 => \select_ln510_reg_4433[7]_i_4_n_5\,
      I3 => g_2_reg_724_pp0_iter17_reg(6),
      I4 => g_fu_3304_p2(6),
      O => \select_ln510_reg_4433[6]_i_1_n_5\
    );
\select_ln510_reg_4433[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D0"
    )
        port map (
      I0 => icmp_ln439_reg_3735_pp0_iter17_reg,
      I1 => \select_ln510_reg_4433_reg[7]_i_3_n_7\,
      I2 => \select_ln510_reg_4433[7]_i_4_n_5\,
      O => \select_ln510_reg_4433[7]_i_1_n_5\
    );
\select_ln510_reg_4433[7]_i_10\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln504_1_reg_4428(8),
      I1 => add_ln504_2_reg_4421_pp0_iter17_reg(23),
      I2 => add_ln504_2_reg_4421_pp0_iter17_reg(21),
      O => sext_ln504_7_fu_3300_p1(8)
    );
\select_ln510_reg_4433[7]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => add_ln504_2_reg_4421_pp0_iter17_reg(20),
      I1 => add_ln504_2_reg_4421_pp0_iter17_reg(23),
      I2 => sub_ln504_1_reg_4428(7),
      I3 => g_2_reg_724_pp0_iter17_reg(7),
      O => \select_ln510_reg_4433[7]_i_11_n_5\
    );
\select_ln510_reg_4433[7]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => add_ln504_2_reg_4421_pp0_iter17_reg(19),
      I1 => add_ln504_2_reg_4421_pp0_iter17_reg(23),
      I2 => sub_ln504_1_reg_4428(6),
      I3 => g_2_reg_724_pp0_iter17_reg(6),
      O => \select_ln510_reg_4433[7]_i_12_n_5\
    );
\select_ln510_reg_4433[7]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => add_ln504_2_reg_4421_pp0_iter17_reg(18),
      I1 => add_ln504_2_reg_4421_pp0_iter17_reg(23),
      I2 => sub_ln504_1_reg_4428(5),
      I3 => g_2_reg_724_pp0_iter17_reg(5),
      O => \select_ln510_reg_4433[7]_i_13_n_5\
    );
\select_ln510_reg_4433[7]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => add_ln504_2_reg_4421_pp0_iter17_reg(17),
      I1 => add_ln504_2_reg_4421_pp0_iter17_reg(23),
      I2 => sub_ln504_1_reg_4428(4),
      I3 => g_2_reg_724_pp0_iter17_reg(4),
      O => \select_ln510_reg_4433[7]_i_14_n_5\
    );
\select_ln510_reg_4433[7]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => add_ln504_2_reg_4421_pp0_iter17_reg(16),
      I1 => add_ln504_2_reg_4421_pp0_iter17_reg(23),
      I2 => sub_ln504_1_reg_4428(3),
      I3 => g_2_reg_724_pp0_iter17_reg(3),
      O => \select_ln510_reg_4433[7]_i_15_n_5\
    );
\select_ln510_reg_4433[7]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => add_ln504_2_reg_4421_pp0_iter17_reg(15),
      I1 => add_ln504_2_reg_4421_pp0_iter17_reg(23),
      I2 => sub_ln504_1_reg_4428(2),
      I3 => g_2_reg_724_pp0_iter17_reg(2),
      O => \select_ln510_reg_4433[7]_i_16_n_5\
    );
\select_ln510_reg_4433[7]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => add_ln504_2_reg_4421_pp0_iter17_reg(14),
      I1 => add_ln504_2_reg_4421_pp0_iter17_reg(23),
      I2 => sub_ln504_1_reg_4428(1),
      I3 => g_2_reg_724_pp0_iter17_reg(1),
      O => \select_ln510_reg_4433[7]_i_17_n_5\
    );
\select_ln510_reg_4433[7]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1DE2"
    )
        port map (
      I0 => add_ln504_2_reg_4421_pp0_iter17_reg(13),
      I1 => add_ln504_2_reg_4421_pp0_iter17_reg(23),
      I2 => sub_ln504_1_reg_4428(0),
      I3 => g_2_reg_724_pp0_iter17_reg(0),
      O => \select_ln510_reg_4433[7]_i_18_n_5\
    );
\select_ln510_reg_4433[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0D080500"
    )
        port map (
      I0 => icmp_ln439_reg_3735_pp0_iter17_reg,
      I1 => \select_ln510_reg_4433_reg[7]_i_3_n_7\,
      I2 => \select_ln510_reg_4433[7]_i_4_n_5\,
      I3 => g_2_reg_724_pp0_iter17_reg(7),
      I4 => g_fu_3304_p2(7),
      O => \select_ln510_reg_4433[7]_i_2_n_5\
    );
\select_ln510_reg_4433[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFE00000000"
    )
        port map (
      I0 => g_fu_3304_p2(8),
      I1 => g_fu_3304_p2(9),
      I2 => g_fu_3304_p2(10),
      I3 => g_fu_3304_p2(11),
      I4 => g_fu_3304_p2(12),
      I5 => icmp_ln439_reg_3735_pp0_iter17_reg,
      O => \select_ln510_reg_4433[7]_i_4_n_5\
    );
\select_ln510_reg_4433[7]_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln504_2_reg_4421_pp0_iter17_reg(23),
      I1 => sub_ln504_1_reg_4428(12),
      O => sext_ln504_7_fu_3300_p1(12)
    );
\select_ln510_reg_4433[7]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln504_2_reg_4421_pp0_iter17_reg(23),
      I1 => sub_ln504_1_reg_4428(11),
      O => sext_ln504_7_fu_3300_p1(11)
    );
\select_ln510_reg_4433[7]_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => add_ln504_2_reg_4421_pp0_iter17_reg(23),
      I1 => sub_ln504_1_reg_4428(10),
      O => sext_ln504_7_fu_3300_p1(10)
    );
\select_ln510_reg_4433[7]_i_9\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sub_ln504_1_reg_4428(9),
      I1 => add_ln504_2_reg_4421_pp0_iter17_reg(23),
      I2 => add_ln504_2_reg_4421_pp0_iter17_reg(22),
      O => sext_ln504_7_fu_3300_p1(9)
    );
\select_ln510_reg_4433_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln510_reg_4433[0]_i_1_n_5\,
      Q => select_ln510_reg_4433(0),
      S => \select_ln510_reg_4433[7]_i_1_n_5\
    );
\select_ln510_reg_4433_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln510_reg_4433[1]_i_1_n_5\,
      Q => select_ln510_reg_4433(1),
      S => \select_ln510_reg_4433[7]_i_1_n_5\
    );
\select_ln510_reg_4433_reg[2]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln510_reg_4433[2]_i_1_n_5\,
      Q => select_ln510_reg_4433(2),
      S => \select_ln510_reg_4433[7]_i_1_n_5\
    );
\select_ln510_reg_4433_reg[3]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln510_reg_4433[3]_i_1_n_5\,
      Q => select_ln510_reg_4433(3),
      S => \select_ln510_reg_4433[7]_i_1_n_5\
    );
\select_ln510_reg_4433_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln510_reg_4433[4]_i_1_n_5\,
      Q => select_ln510_reg_4433(4),
      S => \select_ln510_reg_4433[7]_i_1_n_5\
    );
\select_ln510_reg_4433_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln510_reg_4433[5]_i_1_n_5\,
      Q => select_ln510_reg_4433(5),
      S => \select_ln510_reg_4433[7]_i_1_n_5\
    );
\select_ln510_reg_4433_reg[6]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln510_reg_4433[6]_i_1_n_5\,
      Q => select_ln510_reg_4433(6),
      S => \select_ln510_reg_4433[7]_i_1_n_5\
    );
\select_ln510_reg_4433_reg[7]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \select_ln510_reg_4433[7]_i_2_n_5\,
      Q => select_ln510_reg_4433(7),
      S => \select_ln510_reg_4433[7]_i_1_n_5\
    );
\select_ln510_reg_4433_reg[7]_i_3\: unisim.vcomponents.CARRY8
     port map (
      CI => \select_ln510_reg_4433_reg[7]_i_5_n_5\,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_select_ln510_reg_4433_reg[7]_i_3_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \select_ln510_reg_4433_reg[7]_i_3_n_7\,
      CO(4) => \NLW_select_ln510_reg_4433_reg[7]_i_3_CO_UNCONNECTED\(4),
      CO(3) => \select_ln510_reg_4433_reg[7]_i_3_n_9\,
      CO(2) => \select_ln510_reg_4433_reg[7]_i_3_n_10\,
      CO(1) => \select_ln510_reg_4433_reg[7]_i_3_n_11\,
      CO(0) => \select_ln510_reg_4433_reg[7]_i_3_n_12\,
      DI(7 downto 0) => B"00010000",
      O(7 downto 5) => \NLW_select_ln510_reg_4433_reg[7]_i_3_O_UNCONNECTED\(7 downto 5),
      O(4 downto 0) => g_fu_3304_p2(12 downto 8),
      S(7 downto 5) => B"001",
      S(4 downto 0) => sext_ln504_7_fu_3300_p1(12 downto 8)
    );
\select_ln510_reg_4433_reg[7]_i_5\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \select_ln510_reg_4433_reg[7]_i_5_n_5\,
      CO(6) => \select_ln510_reg_4433_reg[7]_i_5_n_6\,
      CO(5) => \select_ln510_reg_4433_reg[7]_i_5_n_7\,
      CO(4) => \select_ln510_reg_4433_reg[7]_i_5_n_8\,
      CO(3) => \select_ln510_reg_4433_reg[7]_i_5_n_9\,
      CO(2) => \select_ln510_reg_4433_reg[7]_i_5_n_10\,
      CO(1) => \select_ln510_reg_4433_reg[7]_i_5_n_11\,
      CO(0) => \select_ln510_reg_4433_reg[7]_i_5_n_12\,
      DI(7 downto 0) => g_2_reg_724_pp0_iter17_reg(7 downto 0),
      O(7 downto 0) => g_fu_3304_p2(7 downto 0),
      S(7) => \select_ln510_reg_4433[7]_i_11_n_5\,
      S(6) => \select_ln510_reg_4433[7]_i_12_n_5\,
      S(5) => \select_ln510_reg_4433[7]_i_13_n_5\,
      S(4) => \select_ln510_reg_4433[7]_i_14_n_5\,
      S(3) => \select_ln510_reg_4433[7]_i_15_n_5\,
      S(2) => \select_ln510_reg_4433[7]_i_16_n_5\,
      S(1) => \select_ln510_reg_4433[7]_i_17_n_5\,
      S(0) => \select_ln510_reg_4433[7]_i_18_n_5\
    );
\sext_ln465_1_reg_4011_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_1_reg_4011(0),
      Q => sext_ln465_1_reg_4011_pp0_iter5_reg(0),
      R => '0'
    );
\sext_ln465_1_reg_4011_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_1_reg_4011(1),
      Q => sext_ln465_1_reg_4011_pp0_iter5_reg(1),
      R => '0'
    );
\sext_ln465_1_reg_4011_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_1_reg_4011(2),
      Q => sext_ln465_1_reg_4011_pp0_iter5_reg(2),
      R => '0'
    );
\sext_ln465_1_reg_4011_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_1_reg_4011(3),
      Q => sext_ln465_1_reg_4011_pp0_iter5_reg(3),
      R => '0'
    );
\sext_ln465_1_reg_4011_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_1_reg_4011(4),
      Q => sext_ln465_1_reg_4011_pp0_iter5_reg(4),
      R => '0'
    );
\sext_ln465_1_reg_4011_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_1_reg_4011(5),
      Q => sext_ln465_1_reg_4011_pp0_iter5_reg(5),
      R => '0'
    );
\sext_ln465_1_reg_4011_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_1_reg_4011(6),
      Q => sext_ln465_1_reg_4011_pp0_iter5_reg(6),
      R => '0'
    );
\sext_ln465_1_reg_4011_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_1_reg_4011(7),
      Q => sext_ln465_1_reg_4011_pp0_iter5_reg(7),
      R => '0'
    );
\sext_ln465_1_reg_4011_pp0_iter5_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_1_reg_4011(8),
      Q => sext_ln465_1_reg_4011_pp0_iter5_reg(8),
      R => '0'
    );
\sext_ln465_1_reg_4011_pp0_iter5_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_1_reg_4011(9),
      Q => sext_ln465_1_reg_4011_pp0_iter5_reg(9),
      R => '0'
    );
\sext_ln465_1_reg_4011_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_2_reg_3945(0),
      Q => sext_ln465_1_reg_4011(0),
      R => '0'
    );
\sext_ln465_1_reg_4011_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_2_reg_3945(1),
      Q => sext_ln465_1_reg_4011(1),
      R => '0'
    );
\sext_ln465_1_reg_4011_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_2_reg_3945(2),
      Q => sext_ln465_1_reg_4011(2),
      R => '0'
    );
\sext_ln465_1_reg_4011_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_2_reg_3945(3),
      Q => sext_ln465_1_reg_4011(3),
      R => '0'
    );
\sext_ln465_1_reg_4011_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_2_reg_3945(4),
      Q => sext_ln465_1_reg_4011(4),
      R => '0'
    );
\sext_ln465_1_reg_4011_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_2_reg_3945(5),
      Q => sext_ln465_1_reg_4011(5),
      R => '0'
    );
\sext_ln465_1_reg_4011_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_2_reg_3945(6),
      Q => sext_ln465_1_reg_4011(6),
      R => '0'
    );
\sext_ln465_1_reg_4011_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_2_reg_3945(7),
      Q => sext_ln465_1_reg_4011(7),
      R => '0'
    );
\sext_ln465_1_reg_4011_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_2_reg_3945(8),
      Q => sext_ln465_1_reg_4011(8),
      R => '0'
    );
\sext_ln465_1_reg_4011_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_2_reg_3945(9),
      Q => sext_ln465_1_reg_4011(9),
      R => '0'
    );
\sext_ln465_2_reg_4016_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_2_reg_4016(0),
      Q => sext_ln465_2_reg_4016_pp0_iter5_reg(0),
      R => '0'
    );
\sext_ln465_2_reg_4016_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_2_reg_4016(1),
      Q => sext_ln465_2_reg_4016_pp0_iter5_reg(1),
      R => '0'
    );
\sext_ln465_2_reg_4016_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_2_reg_4016(2),
      Q => sext_ln465_2_reg_4016_pp0_iter5_reg(2),
      R => '0'
    );
\sext_ln465_2_reg_4016_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_2_reg_4016(3),
      Q => sext_ln465_2_reg_4016_pp0_iter5_reg(3),
      R => '0'
    );
\sext_ln465_2_reg_4016_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_2_reg_4016(4),
      Q => sext_ln465_2_reg_4016_pp0_iter5_reg(4),
      R => '0'
    );
\sext_ln465_2_reg_4016_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_2_reg_4016(5),
      Q => sext_ln465_2_reg_4016_pp0_iter5_reg(5),
      R => '0'
    );
\sext_ln465_2_reg_4016_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_2_reg_4016(6),
      Q => sext_ln465_2_reg_4016_pp0_iter5_reg(6),
      R => '0'
    );
\sext_ln465_2_reg_4016_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_2_reg_4016(7),
      Q => sext_ln465_2_reg_4016_pp0_iter5_reg(7),
      R => '0'
    );
\sext_ln465_2_reg_4016_pp0_iter5_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_2_reg_4016(8),
      Q => sext_ln465_2_reg_4016_pp0_iter5_reg(8),
      R => '0'
    );
\sext_ln465_2_reg_4016_pp0_iter5_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_2_reg_4016(9),
      Q => sext_ln465_2_reg_4016_pp0_iter5_reg(9),
      R => '0'
    );
\sext_ln465_2_reg_4016_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_4_reg_3955(0),
      Q => sext_ln465_2_reg_4016(0),
      R => '0'
    );
\sext_ln465_2_reg_4016_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_4_reg_3955(1),
      Q => sext_ln465_2_reg_4016(1),
      R => '0'
    );
\sext_ln465_2_reg_4016_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_4_reg_3955(2),
      Q => sext_ln465_2_reg_4016(2),
      R => '0'
    );
\sext_ln465_2_reg_4016_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_4_reg_3955(3),
      Q => sext_ln465_2_reg_4016(3),
      R => '0'
    );
\sext_ln465_2_reg_4016_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_4_reg_3955(4),
      Q => sext_ln465_2_reg_4016(4),
      R => '0'
    );
\sext_ln465_2_reg_4016_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_4_reg_3955(5),
      Q => sext_ln465_2_reg_4016(5),
      R => '0'
    );
\sext_ln465_2_reg_4016_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_4_reg_3955(6),
      Q => sext_ln465_2_reg_4016(6),
      R => '0'
    );
\sext_ln465_2_reg_4016_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_4_reg_3955(7),
      Q => sext_ln465_2_reg_4016(7),
      R => '0'
    );
\sext_ln465_2_reg_4016_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_4_reg_3955(8),
      Q => sext_ln465_2_reg_4016(8),
      R => '0'
    );
\sext_ln465_2_reg_4016_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_4_reg_3955(9),
      Q => sext_ln465_2_reg_4016(9),
      R => '0'
    );
\sext_ln465_3_reg_4021_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_3_reg_4021(0),
      Q => sext_ln465_3_reg_4021_pp0_iter5_reg(0),
      R => '0'
    );
\sext_ln465_3_reg_4021_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_3_reg_4021(1),
      Q => sext_ln465_3_reg_4021_pp0_iter5_reg(1),
      R => '0'
    );
\sext_ln465_3_reg_4021_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_3_reg_4021(2),
      Q => sext_ln465_3_reg_4021_pp0_iter5_reg(2),
      R => '0'
    );
\sext_ln465_3_reg_4021_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_3_reg_4021(3),
      Q => sext_ln465_3_reg_4021_pp0_iter5_reg(3),
      R => '0'
    );
\sext_ln465_3_reg_4021_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_3_reg_4021(4),
      Q => sext_ln465_3_reg_4021_pp0_iter5_reg(4),
      R => '0'
    );
\sext_ln465_3_reg_4021_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_3_reg_4021(5),
      Q => sext_ln465_3_reg_4021_pp0_iter5_reg(5),
      R => '0'
    );
\sext_ln465_3_reg_4021_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_3_reg_4021(6),
      Q => sext_ln465_3_reg_4021_pp0_iter5_reg(6),
      R => '0'
    );
\sext_ln465_3_reg_4021_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_3_reg_4021(7),
      Q => sext_ln465_3_reg_4021_pp0_iter5_reg(7),
      R => '0'
    );
\sext_ln465_3_reg_4021_pp0_iter5_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_3_reg_4021(8),
      Q => sext_ln465_3_reg_4021_pp0_iter5_reg(8),
      R => '0'
    );
\sext_ln465_3_reg_4021_pp0_iter5_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_3_reg_4021(9),
      Q => sext_ln465_3_reg_4021_pp0_iter5_reg(9),
      R => '0'
    );
\sext_ln465_3_reg_4021_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_6_reg_3970(0),
      Q => sext_ln465_3_reg_4021(0),
      R => '0'
    );
\sext_ln465_3_reg_4021_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_6_reg_3970(1),
      Q => sext_ln465_3_reg_4021(1),
      R => '0'
    );
\sext_ln465_3_reg_4021_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_6_reg_3970(2),
      Q => sext_ln465_3_reg_4021(2),
      R => '0'
    );
\sext_ln465_3_reg_4021_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_6_reg_3970(3),
      Q => sext_ln465_3_reg_4021(3),
      R => '0'
    );
\sext_ln465_3_reg_4021_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_6_reg_3970(4),
      Q => sext_ln465_3_reg_4021(4),
      R => '0'
    );
\sext_ln465_3_reg_4021_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_6_reg_3970(5),
      Q => sext_ln465_3_reg_4021(5),
      R => '0'
    );
\sext_ln465_3_reg_4021_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_6_reg_3970(6),
      Q => sext_ln465_3_reg_4021(6),
      R => '0'
    );
\sext_ln465_3_reg_4021_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_6_reg_3970(7),
      Q => sext_ln465_3_reg_4021(7),
      R => '0'
    );
\sext_ln465_3_reg_4021_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_6_reg_3970(8),
      Q => sext_ln465_3_reg_4021(8),
      R => '0'
    );
\sext_ln465_3_reg_4021_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_6_reg_3970(9),
      Q => sext_ln465_3_reg_4021(9),
      R => '0'
    );
\sext_ln465_reg_4005_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_reg_4005(0),
      Q => sext_ln465_reg_4005_pp0_iter5_reg(0),
      R => '0'
    );
\sext_ln465_reg_4005_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_reg_4005(1),
      Q => sext_ln465_reg_4005_pp0_iter5_reg(1),
      R => '0'
    );
\sext_ln465_reg_4005_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_reg_4005(2),
      Q => sext_ln465_reg_4005_pp0_iter5_reg(2),
      R => '0'
    );
\sext_ln465_reg_4005_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_reg_4005(3),
      Q => sext_ln465_reg_4005_pp0_iter5_reg(3),
      R => '0'
    );
\sext_ln465_reg_4005_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_reg_4005(4),
      Q => sext_ln465_reg_4005_pp0_iter5_reg(4),
      R => '0'
    );
\sext_ln465_reg_4005_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_reg_4005(5),
      Q => sext_ln465_reg_4005_pp0_iter5_reg(5),
      R => '0'
    );
\sext_ln465_reg_4005_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_reg_4005(6),
      Q => sext_ln465_reg_4005_pp0_iter5_reg(6),
      R => '0'
    );
\sext_ln465_reg_4005_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_reg_4005(7),
      Q => sext_ln465_reg_4005_pp0_iter5_reg(7),
      R => '0'
    );
\sext_ln465_reg_4005_pp0_iter5_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_reg_4005(8),
      Q => sext_ln465_reg_4005_pp0_iter5_reg(8),
      R => '0'
    );
\sext_ln465_reg_4005_pp0_iter5_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln465_reg_4005(9),
      Q => sext_ln465_reg_4005_pp0_iter5_reg(9),
      R => '0'
    );
\sext_ln465_reg_4005_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_reg_3930(0),
      Q => sext_ln465_reg_4005(0),
      R => '0'
    );
\sext_ln465_reg_4005_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_reg_3930(1),
      Q => sext_ln465_reg_4005(1),
      R => '0'
    );
\sext_ln465_reg_4005_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_reg_3930(2),
      Q => sext_ln465_reg_4005(2),
      R => '0'
    );
\sext_ln465_reg_4005_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_reg_3930(3),
      Q => sext_ln465_reg_4005(3),
      R => '0'
    );
\sext_ln465_reg_4005_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_reg_3930(4),
      Q => sext_ln465_reg_4005(4),
      R => '0'
    );
\sext_ln465_reg_4005_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_reg_3930(5),
      Q => sext_ln465_reg_4005(5),
      R => '0'
    );
\sext_ln465_reg_4005_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_reg_3930(6),
      Q => sext_ln465_reg_4005(6),
      R => '0'
    );
\sext_ln465_reg_4005_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_reg_3930(7),
      Q => sext_ln465_reg_4005(7),
      R => '0'
    );
\sext_ln465_reg_4005_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_reg_3930(8),
      Q => sext_ln465_reg_4005(8),
      R => '0'
    );
\sext_ln465_reg_4005_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_reg_3930(9),
      Q => sext_ln465_reg_4005(9),
      R => '0'
    );
\sext_ln466_1_reg_4038_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_3_reg_3950(0),
      Q => sext_ln466_1_reg_4038(0),
      R => '0'
    );
\sext_ln466_1_reg_4038_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_3_reg_3950(1),
      Q => sext_ln466_1_reg_4038(1),
      R => '0'
    );
\sext_ln466_1_reg_4038_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_3_reg_3950(2),
      Q => sext_ln466_1_reg_4038(2),
      R => '0'
    );
\sext_ln466_1_reg_4038_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_3_reg_3950(3),
      Q => sext_ln466_1_reg_4038(3),
      R => '0'
    );
\sext_ln466_1_reg_4038_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_3_reg_3950(4),
      Q => sext_ln466_1_reg_4038(4),
      R => '0'
    );
\sext_ln466_1_reg_4038_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_3_reg_3950(5),
      Q => sext_ln466_1_reg_4038(5),
      R => '0'
    );
\sext_ln466_1_reg_4038_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_3_reg_3950(6),
      Q => sext_ln466_1_reg_4038(6),
      R => '0'
    );
\sext_ln466_1_reg_4038_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_3_reg_3950(7),
      Q => sext_ln466_1_reg_4038(7),
      R => '0'
    );
\sext_ln466_1_reg_4038_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_3_reg_3950(8),
      Q => sext_ln466_1_reg_4038(8),
      R => '0'
    );
\sext_ln466_1_reg_4038_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_3_reg_3950(9),
      Q => sext_ln466_1_reg_4038(9),
      R => '0'
    );
\sext_ln466_2_reg_4044_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_9_reg_3990(0),
      Q => sext_ln466_2_reg_4044(0),
      R => '0'
    );
\sext_ln466_2_reg_4044_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_9_reg_3990(1),
      Q => sext_ln466_2_reg_4044(1),
      R => '0'
    );
\sext_ln466_2_reg_4044_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_9_reg_3990(2),
      Q => sext_ln466_2_reg_4044(2),
      R => '0'
    );
\sext_ln466_2_reg_4044_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_9_reg_3990(3),
      Q => sext_ln466_2_reg_4044(3),
      R => '0'
    );
\sext_ln466_2_reg_4044_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_9_reg_3990(4),
      Q => sext_ln466_2_reg_4044(4),
      R => '0'
    );
\sext_ln466_2_reg_4044_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_9_reg_3990(5),
      Q => sext_ln466_2_reg_4044(5),
      R => '0'
    );
\sext_ln466_2_reg_4044_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_9_reg_3990(6),
      Q => sext_ln466_2_reg_4044(6),
      R => '0'
    );
\sext_ln466_2_reg_4044_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_9_reg_3990(7),
      Q => sext_ln466_2_reg_4044(7),
      R => '0'
    );
\sext_ln466_2_reg_4044_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_9_reg_3990(8),
      Q => sext_ln466_2_reg_4044(8),
      R => '0'
    );
\sext_ln466_2_reg_4044_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_9_reg_3990(9),
      Q => sext_ln466_2_reg_4044(9),
      R => '0'
    );
\sext_ln466_3_reg_4050_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_11_reg_4000(0),
      Q => sext_ln466_3_reg_4050(0),
      R => '0'
    );
\sext_ln466_3_reg_4050_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_11_reg_4000(1),
      Q => sext_ln466_3_reg_4050(1),
      R => '0'
    );
\sext_ln466_3_reg_4050_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_11_reg_4000(2),
      Q => sext_ln466_3_reg_4050(2),
      R => '0'
    );
\sext_ln466_3_reg_4050_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_11_reg_4000(3),
      Q => sext_ln466_3_reg_4050(3),
      R => '0'
    );
\sext_ln466_3_reg_4050_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_11_reg_4000(4),
      Q => sext_ln466_3_reg_4050(4),
      R => '0'
    );
\sext_ln466_3_reg_4050_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_11_reg_4000(5),
      Q => sext_ln466_3_reg_4050(5),
      R => '0'
    );
\sext_ln466_3_reg_4050_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_11_reg_4000(6),
      Q => sext_ln466_3_reg_4050(6),
      R => '0'
    );
\sext_ln466_3_reg_4050_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_11_reg_4000(7),
      Q => sext_ln466_3_reg_4050(7),
      R => '0'
    );
\sext_ln466_3_reg_4050_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_11_reg_4000(8),
      Q => sext_ln466_3_reg_4050(8),
      R => '0'
    );
\sext_ln466_3_reg_4050_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_11_reg_4000(9),
      Q => sext_ln466_3_reg_4050(9),
      R => '0'
    );
\sext_ln466_reg_4033_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_1_reg_3935(0),
      Q => sext_ln466_reg_4033(0),
      R => '0'
    );
\sext_ln466_reg_4033_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_1_reg_3935(1),
      Q => sext_ln466_reg_4033(1),
      R => '0'
    );
\sext_ln466_reg_4033_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_1_reg_3935(2),
      Q => sext_ln466_reg_4033(2),
      R => '0'
    );
\sext_ln466_reg_4033_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_1_reg_3935(3),
      Q => sext_ln466_reg_4033(3),
      R => '0'
    );
\sext_ln466_reg_4033_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_1_reg_3935(4),
      Q => sext_ln466_reg_4033(4),
      R => '0'
    );
\sext_ln466_reg_4033_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_1_reg_3935(5),
      Q => sext_ln466_reg_4033(5),
      R => '0'
    );
\sext_ln466_reg_4033_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_1_reg_3935(6),
      Q => sext_ln466_reg_4033(6),
      R => '0'
    );
\sext_ln466_reg_4033_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_1_reg_3935(7),
      Q => sext_ln466_reg_4033(7),
      R => '0'
    );
\sext_ln466_reg_4033_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_1_reg_3935(8),
      Q => sext_ln466_reg_4033(8),
      R => '0'
    );
\sext_ln466_reg_4033_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_1_reg_3935(9),
      Q => sext_ln466_reg_4033(9),
      R => '0'
    );
\sext_ln467_1_reg_4065_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_7_reg_3975(0),
      Q => sext_ln467_1_reg_4065(0),
      R => '0'
    );
\sext_ln467_1_reg_4065_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_7_reg_3975(1),
      Q => sext_ln467_1_reg_4065(1),
      R => '0'
    );
\sext_ln467_1_reg_4065_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_7_reg_3975(2),
      Q => sext_ln467_1_reg_4065(2),
      R => '0'
    );
\sext_ln467_1_reg_4065_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_7_reg_3975(3),
      Q => sext_ln467_1_reg_4065(3),
      R => '0'
    );
\sext_ln467_1_reg_4065_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_7_reg_3975(4),
      Q => sext_ln467_1_reg_4065(4),
      R => '0'
    );
\sext_ln467_1_reg_4065_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_7_reg_3975(5),
      Q => sext_ln467_1_reg_4065(5),
      R => '0'
    );
\sext_ln467_1_reg_4065_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_7_reg_3975(6),
      Q => sext_ln467_1_reg_4065(6),
      R => '0'
    );
\sext_ln467_1_reg_4065_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_7_reg_3975(7),
      Q => sext_ln467_1_reg_4065(7),
      R => '0'
    );
\sext_ln467_1_reg_4065_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_7_reg_3975(8),
      Q => sext_ln467_1_reg_4065(8),
      R => '0'
    );
\sext_ln467_1_reg_4065_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_7_reg_3975(9),
      Q => sext_ln467_1_reg_4065(9),
      R => '0'
    );
\sext_ln467_reg_4060_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_5_reg_3965(0),
      Q => sext_ln467_reg_4060(0),
      R => '0'
    );
\sext_ln467_reg_4060_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_5_reg_3965(1),
      Q => sext_ln467_reg_4060(1),
      R => '0'
    );
\sext_ln467_reg_4060_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_5_reg_3965(2),
      Q => sext_ln467_reg_4060(2),
      R => '0'
    );
\sext_ln467_reg_4060_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_5_reg_3965(3),
      Q => sext_ln467_reg_4060(3),
      R => '0'
    );
\sext_ln467_reg_4060_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_5_reg_3965(4),
      Q => sext_ln467_reg_4060(4),
      R => '0'
    );
\sext_ln467_reg_4060_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_5_reg_3965(5),
      Q => sext_ln467_reg_4060(5),
      R => '0'
    );
\sext_ln467_reg_4060_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_5_reg_3965(6),
      Q => sext_ln467_reg_4060(6),
      R => '0'
    );
\sext_ln467_reg_4060_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_5_reg_3965(7),
      Q => sext_ln467_reg_4060(7),
      R => '0'
    );
\sext_ln467_reg_4060_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_5_reg_3965(8),
      Q => sext_ln467_reg_4060(8),
      R => '0'
    );
\sext_ln467_reg_4060_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_5_reg_3965(9),
      Q => sext_ln467_reg_4060(9),
      R => '0'
    );
\sext_ln468_1_reg_4080[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \sext_ln468_1_reg_4080_reg[9]_i_2_n_12\,
      O => K_10_fu_1736_p2(9)
    );
\sext_ln468_1_reg_4080_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln468_1_reg_4080(0),
      Q => sext_ln468_1_reg_4080_pp0_iter5_reg(0),
      R => '0'
    );
\sext_ln468_1_reg_4080_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln468_1_reg_4080(1),
      Q => sext_ln468_1_reg_4080_pp0_iter5_reg(1),
      R => '0'
    );
\sext_ln468_1_reg_4080_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln468_1_reg_4080(2),
      Q => sext_ln468_1_reg_4080_pp0_iter5_reg(2),
      R => '0'
    );
\sext_ln468_1_reg_4080_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln468_1_reg_4080(3),
      Q => sext_ln468_1_reg_4080_pp0_iter5_reg(3),
      R => '0'
    );
\sext_ln468_1_reg_4080_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln468_1_reg_4080(4),
      Q => sext_ln468_1_reg_4080_pp0_iter5_reg(4),
      R => '0'
    );
\sext_ln468_1_reg_4080_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln468_1_reg_4080(5),
      Q => sext_ln468_1_reg_4080_pp0_iter5_reg(5),
      R => '0'
    );
\sext_ln468_1_reg_4080_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln468_1_reg_4080(6),
      Q => sext_ln468_1_reg_4080_pp0_iter5_reg(6),
      R => '0'
    );
\sext_ln468_1_reg_4080_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln468_1_reg_4080(7),
      Q => sext_ln468_1_reg_4080_pp0_iter5_reg(7),
      R => '0'
    );
\sext_ln468_1_reg_4080_pp0_iter5_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln468_1_reg_4080(8),
      Q => sext_ln468_1_reg_4080_pp0_iter5_reg(8),
      R => '0'
    );
\sext_ln468_1_reg_4080_pp0_iter5_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln468_1_reg_4080(9),
      Q => sext_ln468_1_reg_4080_pp0_iter5_reg(9),
      R => '0'
    );
\sext_ln468_1_reg_4080_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln460_reg_3995(0),
      Q => sext_ln468_1_reg_4080(0),
      R => '0'
    );
\sext_ln468_1_reg_4080_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_10_fu_1736_p2(1),
      Q => sext_ln468_1_reg_4080(1),
      R => '0'
    );
\sext_ln468_1_reg_4080_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_10_fu_1736_p2(2),
      Q => sext_ln468_1_reg_4080(2),
      R => '0'
    );
\sext_ln468_1_reg_4080_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_10_fu_1736_p2(3),
      Q => sext_ln468_1_reg_4080(3),
      R => '0'
    );
\sext_ln468_1_reg_4080_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_10_fu_1736_p2(4),
      Q => sext_ln468_1_reg_4080(4),
      R => '0'
    );
\sext_ln468_1_reg_4080_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_10_fu_1736_p2(5),
      Q => sext_ln468_1_reg_4080(5),
      R => '0'
    );
\sext_ln468_1_reg_4080_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_10_fu_1736_p2(6),
      Q => sext_ln468_1_reg_4080(6),
      R => '0'
    );
\sext_ln468_1_reg_4080_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_10_fu_1736_p2(7),
      Q => sext_ln468_1_reg_4080(7),
      R => '0'
    );
\sext_ln468_1_reg_4080_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_10_fu_1736_p2(8),
      Q => sext_ln468_1_reg_4080(8),
      R => '0'
    );
\sext_ln468_1_reg_4080_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_10_fu_1736_p2(9),
      Q => sext_ln468_1_reg_4080(9),
      R => '0'
    );
\sext_ln468_1_reg_4080_reg[9]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => K_10_fu_1736_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sext_ln468_1_reg_4080_reg[9]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sext_ln468_1_reg_4080_reg[9]_i_2_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_sext_ln468_1_reg_4080_reg[9]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\sext_ln468_reg_4075[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \ave_3_fu_1868_p2__29_carry__0_i_1_n_12\,
      O => K_8_fu_1715_p2(9)
    );
\sext_ln468_reg_4075_pp0_iter5_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln468_reg_4075(0),
      Q => sext_ln468_reg_4075_pp0_iter5_reg(0),
      R => '0'
    );
\sext_ln468_reg_4075_pp0_iter5_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln468_reg_4075(1),
      Q => sext_ln468_reg_4075_pp0_iter5_reg(1),
      R => '0'
    );
\sext_ln468_reg_4075_pp0_iter5_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln468_reg_4075(2),
      Q => sext_ln468_reg_4075_pp0_iter5_reg(2),
      R => '0'
    );
\sext_ln468_reg_4075_pp0_iter5_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln468_reg_4075(3),
      Q => sext_ln468_reg_4075_pp0_iter5_reg(3),
      R => '0'
    );
\sext_ln468_reg_4075_pp0_iter5_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln468_reg_4075(4),
      Q => sext_ln468_reg_4075_pp0_iter5_reg(4),
      R => '0'
    );
\sext_ln468_reg_4075_pp0_iter5_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln468_reg_4075(5),
      Q => sext_ln468_reg_4075_pp0_iter5_reg(5),
      R => '0'
    );
\sext_ln468_reg_4075_pp0_iter5_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln468_reg_4075(6),
      Q => sext_ln468_reg_4075_pp0_iter5_reg(6),
      R => '0'
    );
\sext_ln468_reg_4075_pp0_iter5_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln468_reg_4075(7),
      Q => sext_ln468_reg_4075_pp0_iter5_reg(7),
      R => '0'
    );
\sext_ln468_reg_4075_pp0_iter5_reg_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln468_reg_4075(8),
      Q => sext_ln468_reg_4075_pp0_iter5_reg(8),
      R => '0'
    );
\sext_ln468_reg_4075_pp0_iter5_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sext_ln468_reg_4075(9),
      Q => sext_ln468_reg_4075_pp0_iter5_reg(9),
      R => '0'
    );
\sext_ln468_reg_4075_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln458_reg_3985(0),
      Q => sext_ln468_reg_4075(0),
      R => '0'
    );
\sext_ln468_reg_4075_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_8_fu_1715_p2(1),
      Q => sext_ln468_reg_4075(1),
      R => '0'
    );
\sext_ln468_reg_4075_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_8_fu_1715_p2(2),
      Q => sext_ln468_reg_4075(2),
      R => '0'
    );
\sext_ln468_reg_4075_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_8_fu_1715_p2(3),
      Q => sext_ln468_reg_4075(3),
      R => '0'
    );
\sext_ln468_reg_4075_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_8_fu_1715_p2(4),
      Q => sext_ln468_reg_4075(4),
      R => '0'
    );
\sext_ln468_reg_4075_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_8_fu_1715_p2(5),
      Q => sext_ln468_reg_4075(5),
      R => '0'
    );
\sext_ln468_reg_4075_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_8_fu_1715_p2(6),
      Q => sext_ln468_reg_4075(6),
      R => '0'
    );
\sext_ln468_reg_4075_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_8_fu_1715_p2(7),
      Q => sext_ln468_reg_4075(7),
      R => '0'
    );
\sext_ln468_reg_4075_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_8_fu_1715_p2(8),
      Q => sext_ln468_reg_4075(8),
      R => '0'
    );
\sext_ln468_reg_4075_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => K_8_fu_1715_p2(9),
      Q => sext_ln468_reg_4075(9),
      R => '0'
    );
sub_ln476_1_fu_2360_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sub_ln476_1_fu_2360_p2_carry_n_5,
      CO(6) => sub_ln476_1_fu_2360_p2_carry_n_6,
      CO(5) => sub_ln476_1_fu_2360_p2_carry_n_7,
      CO(4) => sub_ln476_1_fu_2360_p2_carry_n_8,
      CO(3) => sub_ln476_1_fu_2360_p2_carry_n_9,
      CO(2) => sub_ln476_1_fu_2360_p2_carry_n_10,
      CO(1) => sub_ln476_1_fu_2360_p2_carry_n_11,
      CO(0) => sub_ln476_1_fu_2360_p2_carry_n_12,
      DI(7 downto 0) => sext_ln465_1_reg_4011_pp0_iter5_reg(7 downto 0),
      O(7 downto 0) => sub_ln476_1_fu_2360_p2(7 downto 0),
      S(7) => sub_ln476_1_fu_2360_p2_carry_i_1_n_5,
      S(6) => sub_ln476_1_fu_2360_p2_carry_i_2_n_5,
      S(5) => sub_ln476_1_fu_2360_p2_carry_i_3_n_5,
      S(4) => sub_ln476_1_fu_2360_p2_carry_i_4_n_5,
      S(3) => sub_ln476_1_fu_2360_p2_carry_i_5_n_5,
      S(2) => sub_ln476_1_fu_2360_p2_carry_i_6_n_5,
      S(1) => sub_ln476_1_fu_2360_p2_carry_i_7_n_5,
      S(0) => sub_ln476_1_fu_2360_p2_carry_i_8_n_5
    );
\sub_ln476_1_fu_2360_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln476_1_fu_2360_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sub_ln476_1_fu_2360_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sub_ln476_1_fu_2360_p2_carry__0_n_11\,
      CO(0) => \sub_ln476_1_fu_2360_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => mean_reg_4151(9),
      DI(0) => sext_ln465_1_reg_4011_pp0_iter5_reg(8),
      O(7 downto 3) => \NLW_sub_ln476_1_fu_2360_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln476_1_fu_2360_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => \sub_ln476_1_fu_2360_p2_carry__0_i_1_n_5\,
      S(1) => \sub_ln476_1_fu_2360_p2_carry__0_i_2_n_5\,
      S(0) => \sub_ln476_1_fu_2360_p2_carry__0_i_3_n_5\
    );
\sub_ln476_1_fu_2360_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mean_reg_4151(9),
      I1 => mean_reg_4151(10),
      O => \sub_ln476_1_fu_2360_p2_carry__0_i_1_n_5\
    );
\sub_ln476_1_fu_2360_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mean_reg_4151(9),
      I1 => sext_ln465_1_reg_4011_pp0_iter5_reg(9),
      O => \sub_ln476_1_fu_2360_p2_carry__0_i_2_n_5\
    );
\sub_ln476_1_fu_2360_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_1_reg_4011_pp0_iter5_reg(8),
      I1 => mean_reg_4151(8),
      O => \sub_ln476_1_fu_2360_p2_carry__0_i_3_n_5\
    );
sub_ln476_1_fu_2360_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_1_reg_4011_pp0_iter5_reg(7),
      I1 => mean_reg_4151(7),
      O => sub_ln476_1_fu_2360_p2_carry_i_1_n_5
    );
sub_ln476_1_fu_2360_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_1_reg_4011_pp0_iter5_reg(6),
      I1 => mean_reg_4151(6),
      O => sub_ln476_1_fu_2360_p2_carry_i_2_n_5
    );
sub_ln476_1_fu_2360_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_1_reg_4011_pp0_iter5_reg(5),
      I1 => mean_reg_4151(5),
      O => sub_ln476_1_fu_2360_p2_carry_i_3_n_5
    );
sub_ln476_1_fu_2360_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_1_reg_4011_pp0_iter5_reg(4),
      I1 => mean_reg_4151(4),
      O => sub_ln476_1_fu_2360_p2_carry_i_4_n_5
    );
sub_ln476_1_fu_2360_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_1_reg_4011_pp0_iter5_reg(3),
      I1 => mean_reg_4151(3),
      O => sub_ln476_1_fu_2360_p2_carry_i_5_n_5
    );
sub_ln476_1_fu_2360_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_1_reg_4011_pp0_iter5_reg(2),
      I1 => mean_reg_4151(2),
      O => sub_ln476_1_fu_2360_p2_carry_i_6_n_5
    );
sub_ln476_1_fu_2360_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_1_reg_4011_pp0_iter5_reg(1),
      I1 => mean_reg_4151(1),
      O => sub_ln476_1_fu_2360_p2_carry_i_7_n_5
    );
sub_ln476_1_fu_2360_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_1_reg_4011_pp0_iter5_reg(0),
      I1 => mean_reg_4151(0),
      O => sub_ln476_1_fu_2360_p2_carry_i_8_n_5
    );
sub_ln476_2_fu_2394_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sub_ln476_2_fu_2394_p2_carry_n_5,
      CO(6) => sub_ln476_2_fu_2394_p2_carry_n_6,
      CO(5) => sub_ln476_2_fu_2394_p2_carry_n_7,
      CO(4) => sub_ln476_2_fu_2394_p2_carry_n_8,
      CO(3) => sub_ln476_2_fu_2394_p2_carry_n_9,
      CO(2) => sub_ln476_2_fu_2394_p2_carry_n_10,
      CO(1) => sub_ln476_2_fu_2394_p2_carry_n_11,
      CO(0) => sub_ln476_2_fu_2394_p2_carry_n_12,
      DI(7 downto 0) => sext_ln465_2_reg_4016_pp0_iter5_reg(7 downto 0),
      O(7 downto 0) => sub_ln476_2_fu_2394_p2(7 downto 0),
      S(7) => sub_ln476_2_fu_2394_p2_carry_i_1_n_5,
      S(6) => sub_ln476_2_fu_2394_p2_carry_i_2_n_5,
      S(5) => sub_ln476_2_fu_2394_p2_carry_i_3_n_5,
      S(4) => sub_ln476_2_fu_2394_p2_carry_i_4_n_5,
      S(3) => sub_ln476_2_fu_2394_p2_carry_i_5_n_5,
      S(2) => sub_ln476_2_fu_2394_p2_carry_i_6_n_5,
      S(1) => sub_ln476_2_fu_2394_p2_carry_i_7_n_5,
      S(0) => sub_ln476_2_fu_2394_p2_carry_i_8_n_5
    );
\sub_ln476_2_fu_2394_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln476_2_fu_2394_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sub_ln476_2_fu_2394_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sub_ln476_2_fu_2394_p2_carry__0_n_11\,
      CO(0) => \sub_ln476_2_fu_2394_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => mean_reg_4151(9),
      DI(0) => sext_ln465_2_reg_4016_pp0_iter5_reg(8),
      O(7 downto 3) => \NLW_sub_ln476_2_fu_2394_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln476_2_fu_2394_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => \sub_ln476_2_fu_2394_p2_carry__0_i_1_n_5\,
      S(1) => \sub_ln476_2_fu_2394_p2_carry__0_i_2_n_5\,
      S(0) => \sub_ln476_2_fu_2394_p2_carry__0_i_3_n_5\
    );
\sub_ln476_2_fu_2394_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mean_reg_4151(9),
      I1 => mean_reg_4151(10),
      O => \sub_ln476_2_fu_2394_p2_carry__0_i_1_n_5\
    );
\sub_ln476_2_fu_2394_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mean_reg_4151(9),
      I1 => sext_ln465_2_reg_4016_pp0_iter5_reg(9),
      O => \sub_ln476_2_fu_2394_p2_carry__0_i_2_n_5\
    );
\sub_ln476_2_fu_2394_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_2_reg_4016_pp0_iter5_reg(8),
      I1 => mean_reg_4151(8),
      O => \sub_ln476_2_fu_2394_p2_carry__0_i_3_n_5\
    );
sub_ln476_2_fu_2394_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_2_reg_4016_pp0_iter5_reg(7),
      I1 => mean_reg_4151(7),
      O => sub_ln476_2_fu_2394_p2_carry_i_1_n_5
    );
sub_ln476_2_fu_2394_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_2_reg_4016_pp0_iter5_reg(6),
      I1 => mean_reg_4151(6),
      O => sub_ln476_2_fu_2394_p2_carry_i_2_n_5
    );
sub_ln476_2_fu_2394_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_2_reg_4016_pp0_iter5_reg(5),
      I1 => mean_reg_4151(5),
      O => sub_ln476_2_fu_2394_p2_carry_i_3_n_5
    );
sub_ln476_2_fu_2394_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_2_reg_4016_pp0_iter5_reg(4),
      I1 => mean_reg_4151(4),
      O => sub_ln476_2_fu_2394_p2_carry_i_4_n_5
    );
sub_ln476_2_fu_2394_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_2_reg_4016_pp0_iter5_reg(3),
      I1 => mean_reg_4151(3),
      O => sub_ln476_2_fu_2394_p2_carry_i_5_n_5
    );
sub_ln476_2_fu_2394_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_2_reg_4016_pp0_iter5_reg(2),
      I1 => mean_reg_4151(2),
      O => sub_ln476_2_fu_2394_p2_carry_i_6_n_5
    );
sub_ln476_2_fu_2394_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_2_reg_4016_pp0_iter5_reg(1),
      I1 => mean_reg_4151(1),
      O => sub_ln476_2_fu_2394_p2_carry_i_7_n_5
    );
sub_ln476_2_fu_2394_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln465_2_reg_4016_pp0_iter5_reg(0),
      I1 => mean_reg_4151(0),
      O => sub_ln476_2_fu_2394_p2_carry_i_8_n_5
    );
sub_ln477_1_fu_2263_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln477_1_fu_2263_p2_carry_i_1_n_5,
      CI_TOP => '0',
      CO(7) => sub_ln477_1_fu_2263_p2_carry_n_5,
      CO(6) => sub_ln477_1_fu_2263_p2_carry_n_6,
      CO(5) => sub_ln477_1_fu_2263_p2_carry_n_7,
      CO(4) => sub_ln477_1_fu_2263_p2_carry_n_8,
      CO(3) => sub_ln477_1_fu_2263_p2_carry_n_9,
      CO(2) => sub_ln477_1_fu_2263_p2_carry_n_10,
      CO(1) => sub_ln477_1_fu_2263_p2_carry_n_11,
      CO(0) => sub_ln477_1_fu_2263_p2_carry_n_12,
      DI(7 downto 0) => sext_ln466_1_reg_4038(7 downto 0),
      O(7 downto 0) => sub_ln477_1_fu_2263_p2(7 downto 0),
      S(7) => sub_ln477_1_fu_2263_p2_carry_i_2_n_5,
      S(6) => sub_ln477_1_fu_2263_p2_carry_i_3_n_5,
      S(5) => sub_ln477_1_fu_2263_p2_carry_i_4_n_5,
      S(4) => sub_ln477_1_fu_2263_p2_carry_i_5_n_5,
      S(3) => sub_ln477_1_fu_2263_p2_carry_i_6_n_5,
      S(2) => sub_ln477_1_fu_2263_p2_carry_i_7_n_5,
      S(1) => sub_ln477_1_fu_2263_p2_carry_i_8_n_5,
      S(0) => sub_ln477_1_fu_2263_p2_carry_i_9_n_5
    );
\sub_ln477_1_fu_2263_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln477_1_fu_2263_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sub_ln477_1_fu_2263_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sub_ln477_1_fu_2263_p2_carry__0_n_11\,
      CO(0) => \sub_ln477_1_fu_2263_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \sub_ln477_1_fu_2263_p2_carry__0_i_1_n_5\,
      DI(0) => sext_ln466_1_reg_4038(8),
      O(7 downto 3) => \NLW_sub_ln477_1_fu_2263_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln477_1_fu_2263_p2(10 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \sub_ln477_1_fu_2263_p2_carry__0_i_2_n_5\,
      S(0) => \sub_ln477_1_fu_2263_p2_carry__0_i_3_n_5\
    );
\sub_ln477_1_fu_2263_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_reg_4101,
      I1 => trunc_ln472_4_reg_4106(9),
      O => \sub_ln477_1_fu_2263_p2_carry__0_i_1_n_5\
    );
\sub_ln477_1_fu_2263_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => trunc_ln472_4_reg_4106(9),
      I1 => tmp_27_reg_4101,
      I2 => sext_ln466_1_reg_4038(9),
      O => \sub_ln477_1_fu_2263_p2_carry__0_i_2_n_5\
    );
\sub_ln477_1_fu_2263_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(8),
      I1 => trunc_ln472_5_reg_4111(8),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(8),
      O => \sub_ln477_1_fu_2263_p2_carry__0_i_3_n_5\
    );
sub_ln477_1_fu_2263_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => trunc_ln472_5_reg_4111(0),
      I1 => tmp_27_reg_4101,
      I2 => trunc_ln472_4_reg_4106(0),
      O => sub_ln477_1_fu_2263_p2_carry_i_1_n_5
    );
sub_ln477_1_fu_2263_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(7),
      I1 => trunc_ln472_5_reg_4111(7),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(7),
      O => sub_ln477_1_fu_2263_p2_carry_i_2_n_5
    );
sub_ln477_1_fu_2263_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(6),
      I1 => trunc_ln472_5_reg_4111(6),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(6),
      O => sub_ln477_1_fu_2263_p2_carry_i_3_n_5
    );
sub_ln477_1_fu_2263_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(5),
      I1 => trunc_ln472_5_reg_4111(5),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(5),
      O => sub_ln477_1_fu_2263_p2_carry_i_4_n_5
    );
sub_ln477_1_fu_2263_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(4),
      I1 => trunc_ln472_5_reg_4111(4),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(4),
      O => sub_ln477_1_fu_2263_p2_carry_i_5_n_5
    );
sub_ln477_1_fu_2263_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(3),
      I1 => trunc_ln472_5_reg_4111(3),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(3),
      O => sub_ln477_1_fu_2263_p2_carry_i_6_n_5
    );
sub_ln477_1_fu_2263_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(2),
      I1 => trunc_ln472_5_reg_4111(2),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(2),
      O => sub_ln477_1_fu_2263_p2_carry_i_7_n_5
    );
sub_ln477_1_fu_2263_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(1),
      I1 => trunc_ln472_5_reg_4111(1),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(1),
      O => sub_ln477_1_fu_2263_p2_carry_i_8_n_5
    );
sub_ln477_1_fu_2263_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(0),
      I1 => tmp_27_reg_4101,
      O => sub_ln477_1_fu_2263_p2_carry_i_9_n_5
    );
\sub_ln477_1_reg_4178_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_1_fu_2263_p2(10),
      Q => sub_ln477_1_reg_4178(10),
      R => '0'
    );
sub_ln477_2_fu_2272_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln477_1_fu_2263_p2_carry_i_1_n_5,
      CI_TOP => '0',
      CO(7) => sub_ln477_2_fu_2272_p2_carry_n_5,
      CO(6) => sub_ln477_2_fu_2272_p2_carry_n_6,
      CO(5) => sub_ln477_2_fu_2272_p2_carry_n_7,
      CO(4) => sub_ln477_2_fu_2272_p2_carry_n_8,
      CO(3) => sub_ln477_2_fu_2272_p2_carry_n_9,
      CO(2) => sub_ln477_2_fu_2272_p2_carry_n_10,
      CO(1) => sub_ln477_2_fu_2272_p2_carry_n_11,
      CO(0) => sub_ln477_2_fu_2272_p2_carry_n_12,
      DI(7 downto 0) => sext_ln466_2_reg_4044(7 downto 0),
      O(7 downto 0) => sub_ln477_2_fu_2272_p2(7 downto 0),
      S(7) => sub_ln477_2_fu_2272_p2_carry_i_1_n_5,
      S(6) => sub_ln477_2_fu_2272_p2_carry_i_2_n_5,
      S(5) => sub_ln477_2_fu_2272_p2_carry_i_3_n_5,
      S(4) => sub_ln477_2_fu_2272_p2_carry_i_4_n_5,
      S(3) => sub_ln477_2_fu_2272_p2_carry_i_5_n_5,
      S(2) => sub_ln477_2_fu_2272_p2_carry_i_6_n_5,
      S(1) => sub_ln477_2_fu_2272_p2_carry_i_7_n_5,
      S(0) => sub_ln477_2_fu_2272_p2_carry_i_8_n_5
    );
\sub_ln477_2_fu_2272_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln477_2_fu_2272_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sub_ln477_2_fu_2272_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sub_ln477_2_fu_2272_p2_carry__0_n_11\,
      CO(0) => \sub_ln477_2_fu_2272_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \sub_ln477_2_fu_2272_p2_carry__0_i_1_n_5\,
      DI(0) => sext_ln466_2_reg_4044(8),
      O(7 downto 3) => \NLW_sub_ln477_2_fu_2272_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln477_2_fu_2272_p2(10 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \sub_ln477_2_fu_2272_p2_carry__0_i_2_n_5\,
      S(0) => \sub_ln477_2_fu_2272_p2_carry__0_i_3_n_5\
    );
\sub_ln477_2_fu_2272_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_reg_4101,
      I1 => trunc_ln472_4_reg_4106(9),
      O => \sub_ln477_2_fu_2272_p2_carry__0_i_1_n_5\
    );
\sub_ln477_2_fu_2272_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => trunc_ln472_4_reg_4106(9),
      I1 => tmp_27_reg_4101,
      I2 => sext_ln466_2_reg_4044(9),
      O => \sub_ln477_2_fu_2272_p2_carry__0_i_2_n_5\
    );
\sub_ln477_2_fu_2272_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(8),
      I1 => trunc_ln472_5_reg_4111(8),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(8),
      O => \sub_ln477_2_fu_2272_p2_carry__0_i_3_n_5\
    );
sub_ln477_2_fu_2272_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(7),
      I1 => trunc_ln472_5_reg_4111(7),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(7),
      O => sub_ln477_2_fu_2272_p2_carry_i_1_n_5
    );
sub_ln477_2_fu_2272_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(6),
      I1 => trunc_ln472_5_reg_4111(6),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(6),
      O => sub_ln477_2_fu_2272_p2_carry_i_2_n_5
    );
sub_ln477_2_fu_2272_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(5),
      I1 => trunc_ln472_5_reg_4111(5),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(5),
      O => sub_ln477_2_fu_2272_p2_carry_i_3_n_5
    );
sub_ln477_2_fu_2272_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(4),
      I1 => trunc_ln472_5_reg_4111(4),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(4),
      O => sub_ln477_2_fu_2272_p2_carry_i_4_n_5
    );
sub_ln477_2_fu_2272_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(3),
      I1 => trunc_ln472_5_reg_4111(3),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(3),
      O => sub_ln477_2_fu_2272_p2_carry_i_5_n_5
    );
sub_ln477_2_fu_2272_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(2),
      I1 => trunc_ln472_5_reg_4111(2),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(2),
      O => sub_ln477_2_fu_2272_p2_carry_i_6_n_5
    );
sub_ln477_2_fu_2272_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(1),
      I1 => trunc_ln472_5_reg_4111(1),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(1),
      O => sub_ln477_2_fu_2272_p2_carry_i_7_n_5
    );
sub_ln477_2_fu_2272_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(0),
      I1 => tmp_27_reg_4101,
      O => sub_ln477_2_fu_2272_p2_carry_i_8_n_5
    );
\sub_ln477_2_reg_4189_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_2_fu_2272_p2(10),
      Q => sub_ln477_2_reg_4189(10),
      R => '0'
    );
sub_ln477_3_fu_2281_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln477_1_fu_2263_p2_carry_i_1_n_5,
      CI_TOP => '0',
      CO(7) => sub_ln477_3_fu_2281_p2_carry_n_5,
      CO(6) => sub_ln477_3_fu_2281_p2_carry_n_6,
      CO(5) => sub_ln477_3_fu_2281_p2_carry_n_7,
      CO(4) => sub_ln477_3_fu_2281_p2_carry_n_8,
      CO(3) => sub_ln477_3_fu_2281_p2_carry_n_9,
      CO(2) => sub_ln477_3_fu_2281_p2_carry_n_10,
      CO(1) => sub_ln477_3_fu_2281_p2_carry_n_11,
      CO(0) => sub_ln477_3_fu_2281_p2_carry_n_12,
      DI(7 downto 0) => sext_ln466_3_reg_4050(7 downto 0),
      O(7 downto 0) => sub_ln477_3_fu_2281_p2(7 downto 0),
      S(7) => sub_ln477_3_fu_2281_p2_carry_i_1_n_5,
      S(6) => sub_ln477_3_fu_2281_p2_carry_i_2_n_5,
      S(5) => sub_ln477_3_fu_2281_p2_carry_i_3_n_5,
      S(4) => sub_ln477_3_fu_2281_p2_carry_i_4_n_5,
      S(3) => sub_ln477_3_fu_2281_p2_carry_i_5_n_5,
      S(2) => sub_ln477_3_fu_2281_p2_carry_i_6_n_5,
      S(1) => sub_ln477_3_fu_2281_p2_carry_i_7_n_5,
      S(0) => sub_ln477_3_fu_2281_p2_carry_i_8_n_5
    );
\sub_ln477_3_fu_2281_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln477_3_fu_2281_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sub_ln477_3_fu_2281_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sub_ln477_3_fu_2281_p2_carry__0_n_11\,
      CO(0) => \sub_ln477_3_fu_2281_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \sub_ln477_3_fu_2281_p2_carry__0_i_1_n_5\,
      DI(0) => sext_ln466_3_reg_4050(8),
      O(7 downto 3) => \NLW_sub_ln477_3_fu_2281_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln477_3_fu_2281_p2(10 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \sub_ln477_3_fu_2281_p2_carry__0_i_2_n_5\,
      S(0) => \sub_ln477_3_fu_2281_p2_carry__0_i_3_n_5\
    );
\sub_ln477_3_fu_2281_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_reg_4101,
      I1 => trunc_ln472_4_reg_4106(9),
      O => \sub_ln477_3_fu_2281_p2_carry__0_i_1_n_5\
    );
\sub_ln477_3_fu_2281_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => trunc_ln472_4_reg_4106(9),
      I1 => tmp_27_reg_4101,
      I2 => sext_ln466_3_reg_4050(9),
      O => \sub_ln477_3_fu_2281_p2_carry__0_i_2_n_5\
    );
\sub_ln477_3_fu_2281_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_3_reg_4050(8),
      I1 => trunc_ln472_5_reg_4111(8),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(8),
      O => \sub_ln477_3_fu_2281_p2_carry__0_i_3_n_5\
    );
sub_ln477_3_fu_2281_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_3_reg_4050(7),
      I1 => trunc_ln472_5_reg_4111(7),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(7),
      O => sub_ln477_3_fu_2281_p2_carry_i_1_n_5
    );
sub_ln477_3_fu_2281_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_3_reg_4050(6),
      I1 => trunc_ln472_5_reg_4111(6),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(6),
      O => sub_ln477_3_fu_2281_p2_carry_i_2_n_5
    );
sub_ln477_3_fu_2281_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_3_reg_4050(5),
      I1 => trunc_ln472_5_reg_4111(5),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(5),
      O => sub_ln477_3_fu_2281_p2_carry_i_3_n_5
    );
sub_ln477_3_fu_2281_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_3_reg_4050(4),
      I1 => trunc_ln472_5_reg_4111(4),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(4),
      O => sub_ln477_3_fu_2281_p2_carry_i_4_n_5
    );
sub_ln477_3_fu_2281_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_3_reg_4050(3),
      I1 => trunc_ln472_5_reg_4111(3),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(3),
      O => sub_ln477_3_fu_2281_p2_carry_i_5_n_5
    );
sub_ln477_3_fu_2281_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_3_reg_4050(2),
      I1 => trunc_ln472_5_reg_4111(2),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(2),
      O => sub_ln477_3_fu_2281_p2_carry_i_6_n_5
    );
sub_ln477_3_fu_2281_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_3_reg_4050(1),
      I1 => trunc_ln472_5_reg_4111(1),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(1),
      O => sub_ln477_3_fu_2281_p2_carry_i_7_n_5
    );
sub_ln477_3_fu_2281_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln466_3_reg_4050(0),
      I1 => tmp_27_reg_4101,
      O => sub_ln477_3_fu_2281_p2_carry_i_8_n_5
    );
\sub_ln477_3_reg_4200_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_3_fu_2281_p2(10),
      Q => sub_ln477_3_reg_4200(10),
      R => '0'
    );
sub_ln477_fu_2254_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln477_1_fu_2263_p2_carry_i_1_n_5,
      CI_TOP => '0',
      CO(7) => sub_ln477_fu_2254_p2_carry_n_5,
      CO(6) => sub_ln477_fu_2254_p2_carry_n_6,
      CO(5) => sub_ln477_fu_2254_p2_carry_n_7,
      CO(4) => sub_ln477_fu_2254_p2_carry_n_8,
      CO(3) => sub_ln477_fu_2254_p2_carry_n_9,
      CO(2) => sub_ln477_fu_2254_p2_carry_n_10,
      CO(1) => sub_ln477_fu_2254_p2_carry_n_11,
      CO(0) => sub_ln477_fu_2254_p2_carry_n_12,
      DI(7 downto 0) => sext_ln466_reg_4033(7 downto 0),
      O(7 downto 0) => sub_ln477_fu_2254_p2(7 downto 0),
      S(7) => sub_ln477_fu_2254_p2_carry_i_1_n_5,
      S(6) => sub_ln477_fu_2254_p2_carry_i_2_n_5,
      S(5) => sub_ln477_fu_2254_p2_carry_i_3_n_5,
      S(4) => sub_ln477_fu_2254_p2_carry_i_4_n_5,
      S(3) => sub_ln477_fu_2254_p2_carry_i_5_n_5,
      S(2) => sub_ln477_fu_2254_p2_carry_i_6_n_5,
      S(1) => sub_ln477_fu_2254_p2_carry_i_7_n_5,
      S(0) => sub_ln477_fu_2254_p2_carry_i_8_n_5
    );
\sub_ln477_fu_2254_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln477_fu_2254_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sub_ln477_fu_2254_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sub_ln477_fu_2254_p2_carry__0_n_11\,
      CO(0) => \sub_ln477_fu_2254_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \sub_ln477_fu_2254_p2_carry__0_i_1_n_5\,
      DI(0) => sext_ln466_reg_4033(8),
      O(7 downto 3) => \NLW_sub_ln477_fu_2254_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln477_fu_2254_p2(10 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \sub_ln477_fu_2254_p2_carry__0_i_2_n_5\,
      S(0) => \sub_ln477_fu_2254_p2_carry__0_i_3_n_5\
    );
\sub_ln477_fu_2254_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_27_reg_4101,
      I1 => trunc_ln472_4_reg_4106(9),
      O => \sub_ln477_fu_2254_p2_carry__0_i_1_n_5\
    );
\sub_ln477_fu_2254_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => trunc_ln472_4_reg_4106(9),
      I1 => tmp_27_reg_4101,
      I2 => sext_ln466_reg_4033(9),
      O => \sub_ln477_fu_2254_p2_carry__0_i_2_n_5\
    );
\sub_ln477_fu_2254_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_reg_4033(8),
      I1 => trunc_ln472_5_reg_4111(8),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(8),
      O => \sub_ln477_fu_2254_p2_carry__0_i_3_n_5\
    );
sub_ln477_fu_2254_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_reg_4033(7),
      I1 => trunc_ln472_5_reg_4111(7),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(7),
      O => sub_ln477_fu_2254_p2_carry_i_1_n_5
    );
sub_ln477_fu_2254_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_reg_4033(6),
      I1 => trunc_ln472_5_reg_4111(6),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(6),
      O => sub_ln477_fu_2254_p2_carry_i_2_n_5
    );
sub_ln477_fu_2254_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_reg_4033(5),
      I1 => trunc_ln472_5_reg_4111(5),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(5),
      O => sub_ln477_fu_2254_p2_carry_i_3_n_5
    );
sub_ln477_fu_2254_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_reg_4033(4),
      I1 => trunc_ln472_5_reg_4111(4),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(4),
      O => sub_ln477_fu_2254_p2_carry_i_4_n_5
    );
sub_ln477_fu_2254_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_reg_4033(3),
      I1 => trunc_ln472_5_reg_4111(3),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(3),
      O => sub_ln477_fu_2254_p2_carry_i_5_n_5
    );
sub_ln477_fu_2254_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_reg_4033(2),
      I1 => trunc_ln472_5_reg_4111(2),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(2),
      O => sub_ln477_fu_2254_p2_carry_i_6_n_5
    );
sub_ln477_fu_2254_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_reg_4033(1),
      I1 => trunc_ln472_5_reg_4111(1),
      I2 => tmp_27_reg_4101,
      I3 => trunc_ln472_4_reg_4106(1),
      O => sub_ln477_fu_2254_p2_carry_i_7_n_5
    );
sub_ln477_fu_2254_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln466_reg_4033(0),
      I1 => tmp_27_reg_4101,
      O => sub_ln477_fu_2254_p2_carry_i_8_n_5
    );
\sub_ln477_reg_4167_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_fu_2254_p2(10),
      Q => sub_ln477_reg_4167(10),
      R => '0'
    );
sub_ln478_1_fu_2299_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln478_1_fu_2299_p2_carry_i_1_n_5,
      CI_TOP => '0',
      CO(7) => sub_ln478_1_fu_2299_p2_carry_n_5,
      CO(6) => sub_ln478_1_fu_2299_p2_carry_n_6,
      CO(5) => sub_ln478_1_fu_2299_p2_carry_n_7,
      CO(4) => sub_ln478_1_fu_2299_p2_carry_n_8,
      CO(3) => sub_ln478_1_fu_2299_p2_carry_n_9,
      CO(2) => sub_ln478_1_fu_2299_p2_carry_n_10,
      CO(1) => sub_ln478_1_fu_2299_p2_carry_n_11,
      CO(0) => sub_ln478_1_fu_2299_p2_carry_n_12,
      DI(7 downto 0) => sext_ln467_reg_4060(7 downto 0),
      O(7 downto 0) => sub_ln478_1_fu_2299_p2(7 downto 0),
      S(7) => sub_ln478_1_fu_2299_p2_carry_i_2_n_5,
      S(6) => sub_ln478_1_fu_2299_p2_carry_i_3_n_5,
      S(5) => sub_ln478_1_fu_2299_p2_carry_i_4_n_5,
      S(4) => sub_ln478_1_fu_2299_p2_carry_i_5_n_5,
      S(3) => sub_ln478_1_fu_2299_p2_carry_i_6_n_5,
      S(2) => sub_ln478_1_fu_2299_p2_carry_i_7_n_5,
      S(1) => sub_ln478_1_fu_2299_p2_carry_i_8_n_5,
      S(0) => sub_ln478_1_fu_2299_p2_carry_i_9_n_5
    );
\sub_ln478_1_fu_2299_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln478_1_fu_2299_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sub_ln478_1_fu_2299_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sub_ln478_1_fu_2299_p2_carry__0_n_11\,
      CO(0) => \sub_ln478_1_fu_2299_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \sub_ln478_1_fu_2299_p2_carry__0_i_1_n_5\,
      DI(0) => sext_ln467_reg_4060(8),
      O(7 downto 3) => \NLW_sub_ln478_1_fu_2299_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln478_1_fu_2299_p2(10 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \sub_ln478_1_fu_2299_p2_carry__0_i_2_n_5\,
      S(0) => \sub_ln478_1_fu_2299_p2_carry__0_i_3_n_5\
    );
\sub_ln478_1_fu_2299_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_28_reg_4116,
      I1 => trunc_ln472_7_reg_4121(9),
      O => \sub_ln478_1_fu_2299_p2_carry__0_i_1_n_5\
    );
\sub_ln478_1_fu_2299_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => trunc_ln472_7_reg_4121(9),
      I1 => tmp_28_reg_4116,
      I2 => sext_ln467_reg_4060(9),
      O => \sub_ln478_1_fu_2299_p2_carry__0_i_2_n_5\
    );
\sub_ln478_1_fu_2299_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln467_reg_4060(8),
      I1 => trunc_ln472_8_reg_4126(8),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(8),
      O => \sub_ln478_1_fu_2299_p2_carry__0_i_3_n_5\
    );
sub_ln478_1_fu_2299_p2_carry_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"D1"
    )
        port map (
      I0 => trunc_ln472_8_reg_4126(0),
      I1 => tmp_28_reg_4116,
      I2 => trunc_ln472_7_reg_4121(0),
      O => sub_ln478_1_fu_2299_p2_carry_i_1_n_5
    );
sub_ln478_1_fu_2299_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln467_reg_4060(7),
      I1 => trunc_ln472_8_reg_4126(7),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(7),
      O => sub_ln478_1_fu_2299_p2_carry_i_2_n_5
    );
sub_ln478_1_fu_2299_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln467_reg_4060(6),
      I1 => trunc_ln472_8_reg_4126(6),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(6),
      O => sub_ln478_1_fu_2299_p2_carry_i_3_n_5
    );
sub_ln478_1_fu_2299_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln467_reg_4060(5),
      I1 => trunc_ln472_8_reg_4126(5),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(5),
      O => sub_ln478_1_fu_2299_p2_carry_i_4_n_5
    );
sub_ln478_1_fu_2299_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln467_reg_4060(4),
      I1 => trunc_ln472_8_reg_4126(4),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(4),
      O => sub_ln478_1_fu_2299_p2_carry_i_5_n_5
    );
sub_ln478_1_fu_2299_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln467_reg_4060(3),
      I1 => trunc_ln472_8_reg_4126(3),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(3),
      O => sub_ln478_1_fu_2299_p2_carry_i_6_n_5
    );
sub_ln478_1_fu_2299_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln467_reg_4060(2),
      I1 => trunc_ln472_8_reg_4126(2),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(2),
      O => sub_ln478_1_fu_2299_p2_carry_i_7_n_5
    );
sub_ln478_1_fu_2299_p2_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln467_reg_4060(1),
      I1 => trunc_ln472_8_reg_4126(1),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(1),
      O => sub_ln478_1_fu_2299_p2_carry_i_8_n_5
    );
sub_ln478_1_fu_2299_p2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln467_reg_4060(0),
      I1 => tmp_28_reg_4116,
      O => sub_ln478_1_fu_2299_p2_carry_i_9_n_5
    );
\sub_ln478_1_reg_4222_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_1_fu_2299_p2(10),
      Q => p_0_in1_in,
      R => '0'
    );
sub_ln478_2_fu_2308_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln478_1_fu_2299_p2_carry_i_1_n_5,
      CI_TOP => '0',
      CO(7) => sub_ln478_2_fu_2308_p2_carry_n_5,
      CO(6) => sub_ln478_2_fu_2308_p2_carry_n_6,
      CO(5) => sub_ln478_2_fu_2308_p2_carry_n_7,
      CO(4) => sub_ln478_2_fu_2308_p2_carry_n_8,
      CO(3) => sub_ln478_2_fu_2308_p2_carry_n_9,
      CO(2) => sub_ln478_2_fu_2308_p2_carry_n_10,
      CO(1) => sub_ln478_2_fu_2308_p2_carry_n_11,
      CO(0) => sub_ln478_2_fu_2308_p2_carry_n_12,
      DI(7 downto 0) => sext_ln467_1_reg_4065(7 downto 0),
      O(7 downto 0) => sub_ln478_2_fu_2308_p2(7 downto 0),
      S(7) => sub_ln478_2_fu_2308_p2_carry_i_1_n_5,
      S(6) => sub_ln478_2_fu_2308_p2_carry_i_2_n_5,
      S(5) => sub_ln478_2_fu_2308_p2_carry_i_3_n_5,
      S(4) => sub_ln478_2_fu_2308_p2_carry_i_4_n_5,
      S(3) => sub_ln478_2_fu_2308_p2_carry_i_5_n_5,
      S(2) => sub_ln478_2_fu_2308_p2_carry_i_6_n_5,
      S(1) => sub_ln478_2_fu_2308_p2_carry_i_7_n_5,
      S(0) => sub_ln478_2_fu_2308_p2_carry_i_8_n_5
    );
\sub_ln478_2_fu_2308_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln478_2_fu_2308_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sub_ln478_2_fu_2308_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sub_ln478_2_fu_2308_p2_carry__0_n_11\,
      CO(0) => \sub_ln478_2_fu_2308_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \sub_ln478_2_fu_2308_p2_carry__0_i_1_n_5\,
      DI(0) => sext_ln467_1_reg_4065(8),
      O(7 downto 3) => \NLW_sub_ln478_2_fu_2308_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln478_2_fu_2308_p2(10 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \sub_ln478_2_fu_2308_p2_carry__0_i_2_n_5\,
      S(0) => \sub_ln478_2_fu_2308_p2_carry__0_i_3_n_5\
    );
\sub_ln478_2_fu_2308_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_28_reg_4116,
      I1 => trunc_ln472_7_reg_4121(9),
      O => \sub_ln478_2_fu_2308_p2_carry__0_i_1_n_5\
    );
\sub_ln478_2_fu_2308_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => trunc_ln472_7_reg_4121(9),
      I1 => tmp_28_reg_4116,
      I2 => sext_ln467_1_reg_4065(9),
      O => \sub_ln478_2_fu_2308_p2_carry__0_i_2_n_5\
    );
\sub_ln478_2_fu_2308_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln467_1_reg_4065(8),
      I1 => trunc_ln472_8_reg_4126(8),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(8),
      O => \sub_ln478_2_fu_2308_p2_carry__0_i_3_n_5\
    );
sub_ln478_2_fu_2308_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln467_1_reg_4065(7),
      I1 => trunc_ln472_8_reg_4126(7),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(7),
      O => sub_ln478_2_fu_2308_p2_carry_i_1_n_5
    );
sub_ln478_2_fu_2308_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln467_1_reg_4065(6),
      I1 => trunc_ln472_8_reg_4126(6),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(6),
      O => sub_ln478_2_fu_2308_p2_carry_i_2_n_5
    );
sub_ln478_2_fu_2308_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln467_1_reg_4065(5),
      I1 => trunc_ln472_8_reg_4126(5),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(5),
      O => sub_ln478_2_fu_2308_p2_carry_i_3_n_5
    );
sub_ln478_2_fu_2308_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln467_1_reg_4065(4),
      I1 => trunc_ln472_8_reg_4126(4),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(4),
      O => sub_ln478_2_fu_2308_p2_carry_i_4_n_5
    );
sub_ln478_2_fu_2308_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln467_1_reg_4065(3),
      I1 => trunc_ln472_8_reg_4126(3),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(3),
      O => sub_ln478_2_fu_2308_p2_carry_i_5_n_5
    );
sub_ln478_2_fu_2308_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln467_1_reg_4065(2),
      I1 => trunc_ln472_8_reg_4126(2),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(2),
      O => sub_ln478_2_fu_2308_p2_carry_i_6_n_5
    );
sub_ln478_2_fu_2308_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln467_1_reg_4065(1),
      I1 => trunc_ln472_8_reg_4126(1),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(1),
      O => sub_ln478_2_fu_2308_p2_carry_i_7_n_5
    );
sub_ln478_2_fu_2308_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln467_1_reg_4065(0),
      I1 => tmp_28_reg_4116,
      O => sub_ln478_2_fu_2308_p2_carry_i_8_n_5
    );
\sub_ln478_2_reg_4233_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_2_fu_2308_p2(10),
      Q => sub_ln478_2_reg_4233(10),
      R => '0'
    );
sub_ln478_3_fu_2317_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln478_1_fu_2299_p2_carry_i_1_n_5,
      CI_TOP => '0',
      CO(7) => sub_ln478_3_fu_2317_p2_carry_n_5,
      CO(6) => sub_ln478_3_fu_2317_p2_carry_n_6,
      CO(5) => sub_ln478_3_fu_2317_p2_carry_n_7,
      CO(4) => sub_ln478_3_fu_2317_p2_carry_n_8,
      CO(3) => sub_ln478_3_fu_2317_p2_carry_n_9,
      CO(2) => sub_ln478_3_fu_2317_p2_carry_n_10,
      CO(1) => sub_ln478_3_fu_2317_p2_carry_n_11,
      CO(0) => sub_ln478_3_fu_2317_p2_carry_n_12,
      DI(7 downto 0) => sext_ln466_2_reg_4044(7 downto 0),
      O(7 downto 0) => sub_ln478_3_fu_2317_p2(7 downto 0),
      S(7) => sub_ln478_3_fu_2317_p2_carry_i_1_n_5,
      S(6) => sub_ln478_3_fu_2317_p2_carry_i_2_n_5,
      S(5) => sub_ln478_3_fu_2317_p2_carry_i_3_n_5,
      S(4) => sub_ln478_3_fu_2317_p2_carry_i_4_n_5,
      S(3) => sub_ln478_3_fu_2317_p2_carry_i_5_n_5,
      S(2) => sub_ln478_3_fu_2317_p2_carry_i_6_n_5,
      S(1) => sub_ln478_3_fu_2317_p2_carry_i_7_n_5,
      S(0) => sub_ln478_3_fu_2317_p2_carry_i_8_n_5
    );
\sub_ln478_3_fu_2317_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln478_3_fu_2317_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sub_ln478_3_fu_2317_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sub_ln478_3_fu_2317_p2_carry__0_n_11\,
      CO(0) => \sub_ln478_3_fu_2317_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \sub_ln478_3_fu_2317_p2_carry__0_i_1_n_5\,
      DI(0) => sext_ln466_2_reg_4044(8),
      O(7 downto 3) => \NLW_sub_ln478_3_fu_2317_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln478_3_fu_2317_p2(10 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \sub_ln478_3_fu_2317_p2_carry__0_i_2_n_5\,
      S(0) => \sub_ln478_3_fu_2317_p2_carry__0_i_3_n_5\
    );
\sub_ln478_3_fu_2317_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_28_reg_4116,
      I1 => trunc_ln472_7_reg_4121(9),
      O => \sub_ln478_3_fu_2317_p2_carry__0_i_1_n_5\
    );
\sub_ln478_3_fu_2317_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => trunc_ln472_7_reg_4121(9),
      I1 => tmp_28_reg_4116,
      I2 => sext_ln466_2_reg_4044(9),
      O => \sub_ln478_3_fu_2317_p2_carry__0_i_2_n_5\
    );
\sub_ln478_3_fu_2317_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(8),
      I1 => trunc_ln472_8_reg_4126(8),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(8),
      O => \sub_ln478_3_fu_2317_p2_carry__0_i_3_n_5\
    );
sub_ln478_3_fu_2317_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(7),
      I1 => trunc_ln472_8_reg_4126(7),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(7),
      O => sub_ln478_3_fu_2317_p2_carry_i_1_n_5
    );
sub_ln478_3_fu_2317_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(6),
      I1 => trunc_ln472_8_reg_4126(6),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(6),
      O => sub_ln478_3_fu_2317_p2_carry_i_2_n_5
    );
sub_ln478_3_fu_2317_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(5),
      I1 => trunc_ln472_8_reg_4126(5),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(5),
      O => sub_ln478_3_fu_2317_p2_carry_i_3_n_5
    );
sub_ln478_3_fu_2317_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(4),
      I1 => trunc_ln472_8_reg_4126(4),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(4),
      O => sub_ln478_3_fu_2317_p2_carry_i_4_n_5
    );
sub_ln478_3_fu_2317_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(3),
      I1 => trunc_ln472_8_reg_4126(3),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(3),
      O => sub_ln478_3_fu_2317_p2_carry_i_5_n_5
    );
sub_ln478_3_fu_2317_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(2),
      I1 => trunc_ln472_8_reg_4126(2),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(2),
      O => sub_ln478_3_fu_2317_p2_carry_i_6_n_5
    );
sub_ln478_3_fu_2317_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(1),
      I1 => trunc_ln472_8_reg_4126(1),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(1),
      O => sub_ln478_3_fu_2317_p2_carry_i_7_n_5
    );
sub_ln478_3_fu_2317_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln466_2_reg_4044(0),
      I1 => tmp_28_reg_4116,
      O => sub_ln478_3_fu_2317_p2_carry_i_8_n_5
    );
\sub_ln478_3_reg_4244_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_3_fu_2317_p2(10),
      Q => sub_ln478_3_reg_4244(10),
      R => '0'
    );
sub_ln478_fu_2290_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln478_1_fu_2299_p2_carry_i_1_n_5,
      CI_TOP => '0',
      CO(7) => sub_ln478_fu_2290_p2_carry_n_5,
      CO(6) => sub_ln478_fu_2290_p2_carry_n_6,
      CO(5) => sub_ln478_fu_2290_p2_carry_n_7,
      CO(4) => sub_ln478_fu_2290_p2_carry_n_8,
      CO(3) => sub_ln478_fu_2290_p2_carry_n_9,
      CO(2) => sub_ln478_fu_2290_p2_carry_n_10,
      CO(1) => sub_ln478_fu_2290_p2_carry_n_11,
      CO(0) => sub_ln478_fu_2290_p2_carry_n_12,
      DI(7 downto 0) => sext_ln466_1_reg_4038(7 downto 0),
      O(7 downto 0) => sub_ln478_fu_2290_p2(7 downto 0),
      S(7) => sub_ln478_fu_2290_p2_carry_i_1_n_5,
      S(6) => sub_ln478_fu_2290_p2_carry_i_2_n_5,
      S(5) => sub_ln478_fu_2290_p2_carry_i_3_n_5,
      S(4) => sub_ln478_fu_2290_p2_carry_i_4_n_5,
      S(3) => sub_ln478_fu_2290_p2_carry_i_5_n_5,
      S(2) => sub_ln478_fu_2290_p2_carry_i_6_n_5,
      S(1) => sub_ln478_fu_2290_p2_carry_i_7_n_5,
      S(0) => sub_ln478_fu_2290_p2_carry_i_8_n_5
    );
\sub_ln478_fu_2290_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln478_fu_2290_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sub_ln478_fu_2290_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sub_ln478_fu_2290_p2_carry__0_n_11\,
      CO(0) => \sub_ln478_fu_2290_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \sub_ln478_fu_2290_p2_carry__0_i_1_n_5\,
      DI(0) => sext_ln466_1_reg_4038(8),
      O(7 downto 3) => \NLW_sub_ln478_fu_2290_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln478_fu_2290_p2(10 downto 8),
      S(7 downto 2) => B"000001",
      S(1) => \sub_ln478_fu_2290_p2_carry__0_i_2_n_5\,
      S(0) => \sub_ln478_fu_2290_p2_carry__0_i_3_n_5\
    );
\sub_ln478_fu_2290_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => tmp_28_reg_4116,
      I1 => trunc_ln472_7_reg_4121(9),
      O => \sub_ln478_fu_2290_p2_carry__0_i_1_n_5\
    );
\sub_ln478_fu_2290_p2_carry__0_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => trunc_ln472_7_reg_4121(9),
      I1 => tmp_28_reg_4116,
      I2 => sext_ln466_1_reg_4038(9),
      O => \sub_ln478_fu_2290_p2_carry__0_i_2_n_5\
    );
\sub_ln478_fu_2290_p2_carry__0_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(8),
      I1 => trunc_ln472_8_reg_4126(8),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(8),
      O => \sub_ln478_fu_2290_p2_carry__0_i_3_n_5\
    );
sub_ln478_fu_2290_p2_carry_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(7),
      I1 => trunc_ln472_8_reg_4126(7),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(7),
      O => sub_ln478_fu_2290_p2_carry_i_1_n_5
    );
sub_ln478_fu_2290_p2_carry_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(6),
      I1 => trunc_ln472_8_reg_4126(6),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(6),
      O => sub_ln478_fu_2290_p2_carry_i_2_n_5
    );
sub_ln478_fu_2290_p2_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(5),
      I1 => trunc_ln472_8_reg_4126(5),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(5),
      O => sub_ln478_fu_2290_p2_carry_i_3_n_5
    );
sub_ln478_fu_2290_p2_carry_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(4),
      I1 => trunc_ln472_8_reg_4126(4),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(4),
      O => sub_ln478_fu_2290_p2_carry_i_4_n_5
    );
sub_ln478_fu_2290_p2_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(3),
      I1 => trunc_ln472_8_reg_4126(3),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(3),
      O => sub_ln478_fu_2290_p2_carry_i_5_n_5
    );
sub_ln478_fu_2290_p2_carry_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(2),
      I1 => trunc_ln472_8_reg_4126(2),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(2),
      O => sub_ln478_fu_2290_p2_carry_i_6_n_5
    );
sub_ln478_fu_2290_p2_carry_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"59A9"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(1),
      I1 => trunc_ln472_8_reg_4126(1),
      I2 => tmp_28_reg_4116,
      I3 => trunc_ln472_7_reg_4121(1),
      O => sub_ln478_fu_2290_p2_carry_i_7_n_5
    );
sub_ln478_fu_2290_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln466_1_reg_4038(0),
      I1 => tmp_28_reg_4116,
      O => sub_ln478_fu_2290_p2_carry_i_8_n_5
    );
\sub_ln478_reg_4211_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_fu_2290_p2(10),
      Q => sub_ln478_reg_4211(10),
      R => '0'
    );
sub_ln479_2_fu_2798_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sub_ln479_2_fu_2798_p2_carry_n_5,
      CO(6) => sub_ln479_2_fu_2798_p2_carry_n_6,
      CO(5) => sub_ln479_2_fu_2798_p2_carry_n_7,
      CO(4) => sub_ln479_2_fu_2798_p2_carry_n_8,
      CO(3) => sub_ln479_2_fu_2798_p2_carry_n_9,
      CO(2) => sub_ln479_2_fu_2798_p2_carry_n_10,
      CO(1) => sub_ln479_2_fu_2798_p2_carry_n_11,
      CO(0) => sub_ln479_2_fu_2798_p2_carry_n_12,
      DI(7 downto 0) => sext_ln468_reg_4075_pp0_iter5_reg(7 downto 0),
      O(7 downto 0) => sub_ln479_2_fu_2798_p2(7 downto 0),
      S(7) => sub_ln479_2_fu_2798_p2_carry_i_1_n_5,
      S(6) => sub_ln479_2_fu_2798_p2_carry_i_2_n_5,
      S(5) => sub_ln479_2_fu_2798_p2_carry_i_3_n_5,
      S(4) => sub_ln479_2_fu_2798_p2_carry_i_4_n_5,
      S(3) => sub_ln479_2_fu_2798_p2_carry_i_5_n_5,
      S(2) => sub_ln479_2_fu_2798_p2_carry_i_6_n_5,
      S(1) => sub_ln479_2_fu_2798_p2_carry_i_7_n_5,
      S(0) => sub_ln479_2_fu_2798_p2_carry_i_8_n_5
    );
\sub_ln479_2_fu_2798_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln479_2_fu_2798_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sub_ln479_2_fu_2798_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sub_ln479_2_fu_2798_p2_carry__0_n_11\,
      CO(0) => \sub_ln479_2_fu_2798_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => mean_3_reg_4159(9),
      DI(0) => sext_ln468_reg_4075_pp0_iter5_reg(8),
      O(7 downto 3) => \NLW_sub_ln479_2_fu_2798_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln479_2_fu_2798_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => \sub_ln479_2_fu_2798_p2_carry__0_i_1_n_5\,
      S(1) => \sub_ln479_2_fu_2798_p2_carry__0_i_2_n_5\,
      S(0) => \sub_ln479_2_fu_2798_p2_carry__0_i_3_n_5\
    );
\sub_ln479_2_fu_2798_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mean_3_reg_4159(9),
      I1 => mean_3_reg_4159(10),
      O => \sub_ln479_2_fu_2798_p2_carry__0_i_1_n_5\
    );
\sub_ln479_2_fu_2798_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mean_3_reg_4159(9),
      I1 => sext_ln468_reg_4075_pp0_iter5_reg(9),
      O => \sub_ln479_2_fu_2798_p2_carry__0_i_2_n_5\
    );
\sub_ln479_2_fu_2798_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln468_reg_4075_pp0_iter5_reg(8),
      I1 => mean_3_reg_4159(8),
      O => \sub_ln479_2_fu_2798_p2_carry__0_i_3_n_5\
    );
sub_ln479_2_fu_2798_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln468_reg_4075_pp0_iter5_reg(7),
      I1 => mean_3_reg_4159(7),
      O => sub_ln479_2_fu_2798_p2_carry_i_1_n_5
    );
sub_ln479_2_fu_2798_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln468_reg_4075_pp0_iter5_reg(6),
      I1 => mean_3_reg_4159(6),
      O => sub_ln479_2_fu_2798_p2_carry_i_2_n_5
    );
sub_ln479_2_fu_2798_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln468_reg_4075_pp0_iter5_reg(5),
      I1 => mean_3_reg_4159(5),
      O => sub_ln479_2_fu_2798_p2_carry_i_3_n_5
    );
sub_ln479_2_fu_2798_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln468_reg_4075_pp0_iter5_reg(4),
      I1 => mean_3_reg_4159(4),
      O => sub_ln479_2_fu_2798_p2_carry_i_4_n_5
    );
sub_ln479_2_fu_2798_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln468_reg_4075_pp0_iter5_reg(3),
      I1 => mean_3_reg_4159(3),
      O => sub_ln479_2_fu_2798_p2_carry_i_5_n_5
    );
sub_ln479_2_fu_2798_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln468_reg_4075_pp0_iter5_reg(2),
      I1 => mean_3_reg_4159(2),
      O => sub_ln479_2_fu_2798_p2_carry_i_6_n_5
    );
sub_ln479_2_fu_2798_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln468_reg_4075_pp0_iter5_reg(1),
      I1 => mean_3_reg_4159(1),
      O => sub_ln479_2_fu_2798_p2_carry_i_7_n_5
    );
sub_ln479_2_fu_2798_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln468_reg_4075_pp0_iter5_reg(0),
      I1 => mean_3_reg_4159(0),
      O => sub_ln479_2_fu_2798_p2_carry_i_8_n_5
    );
sub_ln479_3_fu_2832_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sub_ln479_3_fu_2832_p2_carry_n_5,
      CO(6) => sub_ln479_3_fu_2832_p2_carry_n_6,
      CO(5) => sub_ln479_3_fu_2832_p2_carry_n_7,
      CO(4) => sub_ln479_3_fu_2832_p2_carry_n_8,
      CO(3) => sub_ln479_3_fu_2832_p2_carry_n_9,
      CO(2) => sub_ln479_3_fu_2832_p2_carry_n_10,
      CO(1) => sub_ln479_3_fu_2832_p2_carry_n_11,
      CO(0) => sub_ln479_3_fu_2832_p2_carry_n_12,
      DI(7 downto 0) => sext_ln468_1_reg_4080_pp0_iter5_reg(7 downto 0),
      O(7 downto 0) => sub_ln479_3_fu_2832_p2(7 downto 0),
      S(7) => sub_ln479_3_fu_2832_p2_carry_i_1_n_5,
      S(6) => sub_ln479_3_fu_2832_p2_carry_i_2_n_5,
      S(5) => sub_ln479_3_fu_2832_p2_carry_i_3_n_5,
      S(4) => sub_ln479_3_fu_2832_p2_carry_i_4_n_5,
      S(3) => sub_ln479_3_fu_2832_p2_carry_i_5_n_5,
      S(2) => sub_ln479_3_fu_2832_p2_carry_i_6_n_5,
      S(1) => sub_ln479_3_fu_2832_p2_carry_i_7_n_5,
      S(0) => sub_ln479_3_fu_2832_p2_carry_i_8_n_5
    );
\sub_ln479_3_fu_2832_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln479_3_fu_2832_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_sub_ln479_3_fu_2832_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \sub_ln479_3_fu_2832_p2_carry__0_n_11\,
      CO(0) => \sub_ln479_3_fu_2832_p2_carry__0_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => mean_3_reg_4159(9),
      DI(0) => sext_ln468_1_reg_4080_pp0_iter5_reg(8),
      O(7 downto 3) => \NLW_sub_ln479_3_fu_2832_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => sub_ln479_3_fu_2832_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2) => \sub_ln479_3_fu_2832_p2_carry__0_i_1_n_5\,
      S(1) => \sub_ln479_3_fu_2832_p2_carry__0_i_2_n_5\,
      S(0) => \sub_ln479_3_fu_2832_p2_carry__0_i_3_n_5\
    );
\sub_ln479_3_fu_2832_p2_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mean_3_reg_4159(9),
      I1 => mean_3_reg_4159(10),
      O => \sub_ln479_3_fu_2832_p2_carry__0_i_1_n_5\
    );
\sub_ln479_3_fu_2832_p2_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => mean_3_reg_4159(9),
      I1 => sext_ln468_1_reg_4080_pp0_iter5_reg(9),
      O => \sub_ln479_3_fu_2832_p2_carry__0_i_2_n_5\
    );
\sub_ln479_3_fu_2832_p2_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln468_1_reg_4080_pp0_iter5_reg(8),
      I1 => mean_3_reg_4159(8),
      O => \sub_ln479_3_fu_2832_p2_carry__0_i_3_n_5\
    );
sub_ln479_3_fu_2832_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln468_1_reg_4080_pp0_iter5_reg(7),
      I1 => mean_3_reg_4159(7),
      O => sub_ln479_3_fu_2832_p2_carry_i_1_n_5
    );
sub_ln479_3_fu_2832_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln468_1_reg_4080_pp0_iter5_reg(6),
      I1 => mean_3_reg_4159(6),
      O => sub_ln479_3_fu_2832_p2_carry_i_2_n_5
    );
sub_ln479_3_fu_2832_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln468_1_reg_4080_pp0_iter5_reg(5),
      I1 => mean_3_reg_4159(5),
      O => sub_ln479_3_fu_2832_p2_carry_i_3_n_5
    );
sub_ln479_3_fu_2832_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln468_1_reg_4080_pp0_iter5_reg(4),
      I1 => mean_3_reg_4159(4),
      O => sub_ln479_3_fu_2832_p2_carry_i_4_n_5
    );
sub_ln479_3_fu_2832_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln468_1_reg_4080_pp0_iter5_reg(3),
      I1 => mean_3_reg_4159(3),
      O => sub_ln479_3_fu_2832_p2_carry_i_5_n_5
    );
sub_ln479_3_fu_2832_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln468_1_reg_4080_pp0_iter5_reg(2),
      I1 => mean_3_reg_4159(2),
      O => sub_ln479_3_fu_2832_p2_carry_i_6_n_5
    );
sub_ln479_3_fu_2832_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln468_1_reg_4080_pp0_iter5_reg(1),
      I1 => mean_3_reg_4159(1),
      O => sub_ln479_3_fu_2832_p2_carry_i_7_n_5
    );
sub_ln479_3_fu_2832_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => sext_ln468_1_reg_4080_pp0_iter5_reg(0),
      I1 => mean_3_reg_4159(0),
      O => sub_ln479_3_fu_2832_p2_carry_i_8_n_5
    );
sub_ln483_1_fu_2012_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sub_ln483_1_fu_2012_p2_carry_n_5,
      CO(6) => sub_ln483_1_fu_2012_p2_carry_n_6,
      CO(5) => sub_ln483_1_fu_2012_p2_carry_n_7,
      CO(4) => sub_ln483_1_fu_2012_p2_carry_n_8,
      CO(3) => sub_ln483_1_fu_2012_p2_carry_n_9,
      CO(2) => sub_ln483_1_fu_2012_p2_carry_n_10,
      CO(1) => sub_ln483_1_fu_2012_p2_carry_n_11,
      CO(0) => sub_ln483_1_fu_2012_p2_carry_n_12,
      DI(7 downto 0) => zext_ln455_2_reg_3960_reg(7 downto 0),
      O(7 downto 0) => sub_ln483_1_fu_2012_p2(7 downto 0),
      S(7) => sub_ln483_1_fu_2012_p2_carry_i_1_n_5,
      S(6) => sub_ln483_1_fu_2012_p2_carry_i_2_n_5,
      S(5) => sub_ln483_1_fu_2012_p2_carry_i_3_n_5,
      S(4) => sub_ln483_1_fu_2012_p2_carry_i_4_n_5,
      S(3) => sub_ln483_1_fu_2012_p2_carry_i_5_n_5,
      S(2) => sub_ln483_1_fu_2012_p2_carry_i_6_n_5,
      S(1) => sub_ln483_1_fu_2012_p2_carry_i_7_n_5,
      S(0) => sub_ln483_1_fu_2012_p2_carry_i_8_n_5
    );
\sub_ln483_1_fu_2012_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln483_1_fu_2012_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_sub_ln483_1_fu_2012_p2_carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_sub_ln483_1_fu_2012_p2_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \sub_ln483_1_fu_2012_p2__0\(8),
      S(7 downto 0) => B"00000001"
    );
sub_ln483_1_fu_2012_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln455_2_reg_3960_reg(7),
      I1 => zext_ln450_3_reg_3922_reg(7),
      O => sub_ln483_1_fu_2012_p2_carry_i_1_n_5
    );
sub_ln483_1_fu_2012_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln455_2_reg_3960_reg(6),
      I1 => zext_ln450_3_reg_3922_reg(6),
      O => sub_ln483_1_fu_2012_p2_carry_i_2_n_5
    );
sub_ln483_1_fu_2012_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln455_2_reg_3960_reg(5),
      I1 => zext_ln450_3_reg_3922_reg(5),
      O => sub_ln483_1_fu_2012_p2_carry_i_3_n_5
    );
sub_ln483_1_fu_2012_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln455_2_reg_3960_reg(4),
      I1 => zext_ln450_3_reg_3922_reg(4),
      O => sub_ln483_1_fu_2012_p2_carry_i_4_n_5
    );
sub_ln483_1_fu_2012_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln455_2_reg_3960_reg(3),
      I1 => zext_ln450_3_reg_3922_reg(3),
      O => sub_ln483_1_fu_2012_p2_carry_i_5_n_5
    );
sub_ln483_1_fu_2012_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln455_2_reg_3960_reg(2),
      I1 => zext_ln450_3_reg_3922_reg(2),
      O => sub_ln483_1_fu_2012_p2_carry_i_6_n_5
    );
sub_ln483_1_fu_2012_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln455_2_reg_3960_reg(1),
      I1 => zext_ln450_3_reg_3922_reg(1),
      O => sub_ln483_1_fu_2012_p2_carry_i_7_n_5
    );
sub_ln483_1_fu_2012_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln455_2_reg_3960_reg(0),
      I1 => zext_ln450_3_reg_3922_reg(0),
      O => sub_ln483_1_fu_2012_p2_carry_i_8_n_5
    );
sub_ln483_fu_1978_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sub_ln483_fu_1978_p2_carry_n_5,
      CO(6) => sub_ln483_fu_1978_p2_carry_n_6,
      CO(5) => sub_ln483_fu_1978_p2_carry_n_7,
      CO(4) => sub_ln483_fu_1978_p2_carry_n_8,
      CO(3) => sub_ln483_fu_1978_p2_carry_n_9,
      CO(2) => sub_ln483_fu_1978_p2_carry_n_10,
      CO(1) => sub_ln483_fu_1978_p2_carry_n_11,
      CO(0) => sub_ln483_fu_1978_p2_carry_n_12,
      DI(7 downto 0) => zext_ln450_1_reg_3917(7 downto 0),
      O(7 downto 0) => sub_ln483_fu_1978_p2(7 downto 0),
      S(7) => sub_ln483_fu_1978_p2_carry_i_1_n_5,
      S(6) => sub_ln483_fu_1978_p2_carry_i_2_n_5,
      S(5) => sub_ln483_fu_1978_p2_carry_i_3_n_5,
      S(4) => sub_ln483_fu_1978_p2_carry_i_4_n_5,
      S(3) => sub_ln483_fu_1978_p2_carry_i_5_n_5,
      S(2) => sub_ln483_fu_1978_p2_carry_i_6_n_5,
      S(1) => sub_ln483_fu_1978_p2_carry_i_7_n_5,
      S(0) => sub_ln483_fu_1978_p2_carry_i_8_n_5
    );
\sub_ln483_fu_1978_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln483_fu_1978_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_sub_ln483_fu_1978_p2_carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_sub_ln483_fu_1978_p2_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \sub_ln483_fu_1978_p2__0\(8),
      S(7 downto 0) => B"00000001"
    );
sub_ln483_fu_1978_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln450_1_reg_3917(7),
      I1 => zext_ln450_3_reg_3922_reg(7),
      O => sub_ln483_fu_1978_p2_carry_i_1_n_5
    );
sub_ln483_fu_1978_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln450_1_reg_3917(6),
      I1 => zext_ln450_3_reg_3922_reg(6),
      O => sub_ln483_fu_1978_p2_carry_i_2_n_5
    );
sub_ln483_fu_1978_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln450_1_reg_3917(5),
      I1 => zext_ln450_3_reg_3922_reg(5),
      O => sub_ln483_fu_1978_p2_carry_i_3_n_5
    );
sub_ln483_fu_1978_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln450_1_reg_3917(4),
      I1 => zext_ln450_3_reg_3922_reg(4),
      O => sub_ln483_fu_1978_p2_carry_i_4_n_5
    );
sub_ln483_fu_1978_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln450_1_reg_3917(3),
      I1 => zext_ln450_3_reg_3922_reg(3),
      O => sub_ln483_fu_1978_p2_carry_i_5_n_5
    );
sub_ln483_fu_1978_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln450_1_reg_3917(2),
      I1 => zext_ln450_3_reg_3922_reg(2),
      O => sub_ln483_fu_1978_p2_carry_i_6_n_5
    );
sub_ln483_fu_1978_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln450_1_reg_3917(1),
      I1 => zext_ln450_3_reg_3922_reg(1),
      O => sub_ln483_fu_1978_p2_carry_i_7_n_5
    );
sub_ln483_fu_1978_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln450_1_reg_3917(0),
      I1 => zext_ln450_3_reg_3922_reg(0),
      O => sub_ln483_fu_1978_p2_carry_i_8_n_5
    );
sub_ln484_1_fu_2096_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sub_ln484_1_fu_2096_p2_carry_n_5,
      CO(6) => sub_ln484_1_fu_2096_p2_carry_n_6,
      CO(5) => sub_ln484_1_fu_2096_p2_carry_n_7,
      CO(4) => sub_ln484_1_fu_2096_p2_carry_n_8,
      CO(3) => sub_ln484_1_fu_2096_p2_carry_n_9,
      CO(2) => sub_ln484_1_fu_2096_p2_carry_n_10,
      CO(1) => sub_ln484_1_fu_2096_p2_carry_n_11,
      CO(0) => sub_ln484_1_fu_2096_p2_carry_n_12,
      DI(7 downto 0) => zext_ln458_1_reg_3980_reg(7 downto 0),
      O(7 downto 0) => sub_ln484_1_fu_2096_p2(7 downto 0),
      S(7) => sub_ln484_1_fu_2096_p2_carry_i_1_n_5,
      S(6) => sub_ln484_1_fu_2096_p2_carry_i_2_n_5,
      S(5) => sub_ln484_1_fu_2096_p2_carry_i_3_n_5,
      S(4) => sub_ln484_1_fu_2096_p2_carry_i_4_n_5,
      S(3) => sub_ln484_1_fu_2096_p2_carry_i_5_n_5,
      S(2) => sub_ln484_1_fu_2096_p2_carry_i_6_n_5,
      S(1) => sub_ln484_1_fu_2096_p2_carry_i_7_n_5,
      S(0) => sub_ln484_1_fu_2096_p2_carry_i_8_n_5
    );
\sub_ln484_1_fu_2096_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln484_1_fu_2096_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_sub_ln484_1_fu_2096_p2_carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_sub_ln484_1_fu_2096_p2_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \sub_ln484_1_fu_2096_p2__0\(8),
      S(7 downto 0) => B"00000001"
    );
sub_ln484_1_fu_2096_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln458_1_reg_3980_reg(7),
      I1 => zext_ln450_3_reg_3922_reg(7),
      O => sub_ln484_1_fu_2096_p2_carry_i_1_n_5
    );
sub_ln484_1_fu_2096_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln458_1_reg_3980_reg(6),
      I1 => zext_ln450_3_reg_3922_reg(6),
      O => sub_ln484_1_fu_2096_p2_carry_i_2_n_5
    );
sub_ln484_1_fu_2096_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln458_1_reg_3980_reg(5),
      I1 => zext_ln450_3_reg_3922_reg(5),
      O => sub_ln484_1_fu_2096_p2_carry_i_3_n_5
    );
sub_ln484_1_fu_2096_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln458_1_reg_3980_reg(4),
      I1 => zext_ln450_3_reg_3922_reg(4),
      O => sub_ln484_1_fu_2096_p2_carry_i_4_n_5
    );
sub_ln484_1_fu_2096_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln458_1_reg_3980_reg(3),
      I1 => zext_ln450_3_reg_3922_reg(3),
      O => sub_ln484_1_fu_2096_p2_carry_i_5_n_5
    );
sub_ln484_1_fu_2096_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln458_1_reg_3980_reg(2),
      I1 => zext_ln450_3_reg_3922_reg(2),
      O => sub_ln484_1_fu_2096_p2_carry_i_6_n_5
    );
sub_ln484_1_fu_2096_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln458_1_reg_3980_reg(1),
      I1 => zext_ln450_3_reg_3922_reg(1),
      O => sub_ln484_1_fu_2096_p2_carry_i_7_n_5
    );
sub_ln484_1_fu_2096_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln458_1_reg_3980_reg(0),
      I1 => zext_ln450_3_reg_3922_reg(0),
      O => sub_ln484_1_fu_2096_p2_carry_i_8_n_5
    );
sub_ln484_fu_2062_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => sub_ln484_fu_2062_p2_carry_n_5,
      CO(6) => sub_ln484_fu_2062_p2_carry_n_6,
      CO(5) => sub_ln484_fu_2062_p2_carry_n_7,
      CO(4) => sub_ln484_fu_2062_p2_carry_n_8,
      CO(3) => sub_ln484_fu_2062_p2_carry_n_9,
      CO(2) => sub_ln484_fu_2062_p2_carry_n_10,
      CO(1) => sub_ln484_fu_2062_p2_carry_n_11,
      CO(0) => sub_ln484_fu_2062_p2_carry_n_12,
      DI(7 downto 0) => zext_ln452_1_reg_3940_reg(7 downto 0),
      O(7 downto 0) => sub_ln484_fu_2062_p2(7 downto 0),
      S(7) => sub_ln484_fu_2062_p2_carry_i_1_n_5,
      S(6) => sub_ln484_fu_2062_p2_carry_i_2_n_5,
      S(5) => sub_ln484_fu_2062_p2_carry_i_3_n_5,
      S(4) => sub_ln484_fu_2062_p2_carry_i_4_n_5,
      S(3) => sub_ln484_fu_2062_p2_carry_i_5_n_5,
      S(2) => sub_ln484_fu_2062_p2_carry_i_6_n_5,
      S(1) => sub_ln484_fu_2062_p2_carry_i_7_n_5,
      S(0) => sub_ln484_fu_2062_p2_carry_i_8_n_5
    );
\sub_ln484_fu_2062_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln484_fu_2062_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_sub_ln484_fu_2062_p2_carry__0_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_sub_ln484_fu_2062_p2_carry__0_O_UNCONNECTED\(7 downto 1),
      O(0) => \sub_ln484_fu_2062_p2__0\(8),
      S(7 downto 0) => B"00000001"
    );
sub_ln484_fu_2062_p2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln452_1_reg_3940_reg(7),
      I1 => zext_ln450_3_reg_3922_reg(7),
      O => sub_ln484_fu_2062_p2_carry_i_1_n_5
    );
sub_ln484_fu_2062_p2_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln452_1_reg_3940_reg(6),
      I1 => zext_ln450_3_reg_3922_reg(6),
      O => sub_ln484_fu_2062_p2_carry_i_2_n_5
    );
sub_ln484_fu_2062_p2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln452_1_reg_3940_reg(5),
      I1 => zext_ln450_3_reg_3922_reg(5),
      O => sub_ln484_fu_2062_p2_carry_i_3_n_5
    );
sub_ln484_fu_2062_p2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln452_1_reg_3940_reg(4),
      I1 => zext_ln450_3_reg_3922_reg(4),
      O => sub_ln484_fu_2062_p2_carry_i_4_n_5
    );
sub_ln484_fu_2062_p2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln452_1_reg_3940_reg(3),
      I1 => zext_ln450_3_reg_3922_reg(3),
      O => sub_ln484_fu_2062_p2_carry_i_5_n_5
    );
sub_ln484_fu_2062_p2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln452_1_reg_3940_reg(2),
      I1 => zext_ln450_3_reg_3922_reg(2),
      O => sub_ln484_fu_2062_p2_carry_i_6_n_5
    );
sub_ln484_fu_2062_p2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln452_1_reg_3940_reg(1),
      I1 => zext_ln450_3_reg_3922_reg(1),
      O => sub_ln484_fu_2062_p2_carry_i_7_n_5
    );
sub_ln484_fu_2062_p2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => zext_ln452_1_reg_3940_reg(0),
      I1 => zext_ln450_3_reg_3922_reg(0),
      O => sub_ln484_fu_2062_p2_carry_i_8_n_5
    );
\sub_ln504_1_reg_4428[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFEF"
    )
        port map (
      I0 => sub_ln504_fu_3236_p2(22),
      I1 => sub_ln504_fu_3236_p2(20),
      I2 => \sub_ln504_1_reg_4428[12]_i_2_n_5\,
      I3 => sub_ln504_fu_3236_p2(19),
      I4 => sub_ln504_fu_3236_p2(21),
      I5 => sub_ln504_fu_3236_p2(23),
      O => \sub_ln504_1_reg_4428[10]_i_1_n_5\
    );
\sub_ln504_1_reg_4428[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555455"
    )
        port map (
      I0 => sub_ln504_fu_3236_p2(23),
      I1 => sub_ln504_fu_3236_p2(21),
      I2 => sub_ln504_fu_3236_p2(19),
      I3 => \sub_ln504_1_reg_4428[12]_i_2_n_5\,
      I4 => sub_ln504_fu_3236_p2(20),
      I5 => sub_ln504_fu_3236_p2(22),
      O => \sub_ln504_1_reg_4428[11]_i_1_n_5\
    );
\sub_ln504_1_reg_4428[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFEF"
    )
        port map (
      I0 => sub_ln504_fu_3236_p2(21),
      I1 => sub_ln504_fu_3236_p2(19),
      I2 => \sub_ln504_1_reg_4428[12]_i_2_n_5\,
      I3 => sub_ln504_fu_3236_p2(20),
      I4 => sub_ln504_fu_3236_p2(22),
      I5 => sub_ln504_fu_3236_p2(23),
      O => \sub_ln504_1_reg_4428[12]_i_1_n_5\
    );
\sub_ln504_1_reg_4428[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sub_ln504_fu_3236_p2(17),
      I1 => sub_ln504_fu_3236_p2(15),
      I2 => \sub_ln504_fu_3236_p2__0\(13),
      I3 => sub_ln504_fu_3236_p2(14),
      I4 => sub_ln504_fu_3236_p2(16),
      I5 => sub_ln504_fu_3236_p2(18),
      O => \sub_ln504_1_reg_4428[12]_i_2_n_5\
    );
\sub_ln504_1_reg_4428[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sub_ln504_fu_3236_p2__0\(13),
      I1 => sub_ln504_fu_3236_p2(14),
      O => \sub_ln504_1_reg_4428[1]_i_1_n_5\
    );
\sub_ln504_1_reg_4428[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => sub_ln504_fu_3236_p2(14),
      I1 => \sub_ln504_fu_3236_p2__0\(13),
      I2 => sub_ln504_fu_3236_p2(15),
      O => \sub_ln504_1_reg_4428[2]_i_1_n_5\
    );
\sub_ln504_1_reg_4428[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => sub_ln504_fu_3236_p2(15),
      I1 => \sub_ln504_fu_3236_p2__0\(13),
      I2 => sub_ln504_fu_3236_p2(14),
      I3 => sub_ln504_fu_3236_p2(16),
      O => \sub_ln504_1_reg_4428[3]_i_1_n_5\
    );
\sub_ln504_1_reg_4428[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => sub_ln504_fu_3236_p2(16),
      I1 => sub_ln504_fu_3236_p2(14),
      I2 => \sub_ln504_fu_3236_p2__0\(13),
      I3 => sub_ln504_fu_3236_p2(15),
      I4 => sub_ln504_fu_3236_p2(17),
      O => \sub_ln504_1_reg_4428[4]_i_1_n_5\
    );
\sub_ln504_1_reg_4428[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => sub_ln504_fu_3236_p2(17),
      I1 => sub_ln504_fu_3236_p2(15),
      I2 => \sub_ln504_fu_3236_p2__0\(13),
      I3 => sub_ln504_fu_3236_p2(14),
      I4 => sub_ln504_fu_3236_p2(16),
      I5 => sub_ln504_fu_3236_p2(18),
      O => \sub_ln504_1_reg_4428[5]_i_1_n_5\
    );
\sub_ln504_1_reg_4428[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \sub_ln504_1_reg_4428[12]_i_2_n_5\,
      I1 => sub_ln504_fu_3236_p2(19),
      O => \sub_ln504_1_reg_4428[6]_i_1_n_5\
    );
\sub_ln504_1_reg_4428[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => sub_ln504_fu_3236_p2(19),
      I1 => \sub_ln504_1_reg_4428[12]_i_2_n_5\,
      I2 => sub_ln504_fu_3236_p2(20),
      O => \sub_ln504_1_reg_4428[7]_i_1_n_5\
    );
\sub_ln504_1_reg_4428[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => sub_ln504_fu_3236_p2(20),
      I1 => \sub_ln504_1_reg_4428[12]_i_2_n_5\,
      I2 => sub_ln504_fu_3236_p2(19),
      I3 => sub_ln504_fu_3236_p2(21),
      O => \sub_ln504_1_reg_4428[8]_i_1_n_5\
    );
\sub_ln504_1_reg_4428[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FFEF"
    )
        port map (
      I0 => sub_ln504_fu_3236_p2(21),
      I1 => sub_ln504_fu_3236_p2(19),
      I2 => \sub_ln504_1_reg_4428[12]_i_2_n_5\,
      I3 => sub_ln504_fu_3236_p2(20),
      I4 => sub_ln504_fu_3236_p2(22),
      O => \sub_ln504_1_reg_4428[9]_i_1_n_5\
    );
\sub_ln504_1_reg_4428_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln504_fu_3236_p2__0\(13),
      Q => sub_ln504_1_reg_4428(0),
      R => '0'
    );
\sub_ln504_1_reg_4428_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln504_1_reg_4428[10]_i_1_n_5\,
      Q => sub_ln504_1_reg_4428(10),
      R => '0'
    );
\sub_ln504_1_reg_4428_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln504_1_reg_4428[11]_i_1_n_5\,
      Q => sub_ln504_1_reg_4428(11),
      R => '0'
    );
\sub_ln504_1_reg_4428_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln504_1_reg_4428[12]_i_1_n_5\,
      Q => sub_ln504_1_reg_4428(12),
      R => '0'
    );
\sub_ln504_1_reg_4428_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln504_1_reg_4428[1]_i_1_n_5\,
      Q => sub_ln504_1_reg_4428(1),
      R => '0'
    );
\sub_ln504_1_reg_4428_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln504_1_reg_4428[2]_i_1_n_5\,
      Q => sub_ln504_1_reg_4428(2),
      R => '0'
    );
\sub_ln504_1_reg_4428_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln504_1_reg_4428[3]_i_1_n_5\,
      Q => sub_ln504_1_reg_4428(3),
      R => '0'
    );
\sub_ln504_1_reg_4428_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln504_1_reg_4428[4]_i_1_n_5\,
      Q => sub_ln504_1_reg_4428(4),
      R => '0'
    );
\sub_ln504_1_reg_4428_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln504_1_reg_4428[5]_i_1_n_5\,
      Q => sub_ln504_1_reg_4428(5),
      R => '0'
    );
\sub_ln504_1_reg_4428_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln504_1_reg_4428[6]_i_1_n_5\,
      Q => sub_ln504_1_reg_4428(6),
      R => '0'
    );
\sub_ln504_1_reg_4428_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln504_1_reg_4428[7]_i_1_n_5\,
      Q => sub_ln504_1_reg_4428(7),
      R => '0'
    );
\sub_ln504_1_reg_4428_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln504_1_reg_4428[8]_i_1_n_5\,
      Q => sub_ln504_1_reg_4428(8),
      R => '0'
    );
\sub_ln504_1_reg_4428_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \sub_ln504_1_reg_4428[9]_i_1_n_5\,
      Q => sub_ln504_1_reg_4428(9),
      R => '0'
    );
sub_ln504_fu_3236_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => sub_ln504_fu_3236_p2_carry_n_5,
      CO(6) => sub_ln504_fu_3236_p2_carry_n_6,
      CO(5) => sub_ln504_fu_3236_p2_carry_n_7,
      CO(4) => sub_ln504_fu_3236_p2_carry_n_8,
      CO(3) => sub_ln504_fu_3236_p2_carry_n_9,
      CO(2) => sub_ln504_fu_3236_p2_carry_n_10,
      CO(1) => sub_ln504_fu_3236_p2_carry_n_11,
      CO(0) => sub_ln504_fu_3236_p2_carry_n_12,
      DI(7 downto 0) => B"00000001",
      O(7 downto 0) => NLW_sub_ln504_fu_3236_p2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => sub_ln504_fu_3236_p2_carry_i_1_n_5,
      S(6) => sub_ln504_fu_3236_p2_carry_i_2_n_5,
      S(5) => sub_ln504_fu_3236_p2_carry_i_3_n_5,
      S(4) => sub_ln504_fu_3236_p2_carry_i_4_n_5,
      S(3) => sub_ln504_fu_3236_p2_carry_i_5_n_5,
      S(2) => sub_ln504_fu_3236_p2_carry_i_6_n_5,
      S(1) => sub_ln504_fu_3236_p2_carry_i_7_n_5,
      S(0) => add_ln504_2_reg_4421(0)
    );
\sub_ln504_fu_3236_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_ln504_fu_3236_p2_carry_n_5,
      CI_TOP => '0',
      CO(7) => \sub_ln504_fu_3236_p2_carry__0_n_5\,
      CO(6) => \sub_ln504_fu_3236_p2_carry__0_n_6\,
      CO(5) => \sub_ln504_fu_3236_p2_carry__0_n_7\,
      CO(4) => \sub_ln504_fu_3236_p2_carry__0_n_8\,
      CO(3) => \sub_ln504_fu_3236_p2_carry__0_n_9\,
      CO(2) => \sub_ln504_fu_3236_p2_carry__0_n_10\,
      CO(1) => \sub_ln504_fu_3236_p2_carry__0_n_11\,
      CO(0) => \sub_ln504_fu_3236_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 6) => sub_ln504_fu_3236_p2(15 downto 14),
      O(5) => \sub_ln504_fu_3236_p2__0\(13),
      O(4 downto 0) => \NLW_sub_ln504_fu_3236_p2_carry__0_O_UNCONNECTED\(4 downto 0),
      S(7) => \sub_ln504_fu_3236_p2_carry__0_i_1_n_5\,
      S(6) => \sub_ln504_fu_3236_p2_carry__0_i_2_n_5\,
      S(5) => \sub_ln504_fu_3236_p2_carry__0_i_3_n_5\,
      S(4) => \sub_ln504_fu_3236_p2_carry__0_i_4_n_5\,
      S(3) => \sub_ln504_fu_3236_p2_carry__0_i_5_n_5\,
      S(2) => \sub_ln504_fu_3236_p2_carry__0_i_6_n_5\,
      S(1) => \sub_ln504_fu_3236_p2_carry__0_i_7_n_5\,
      S(0) => \sub_ln504_fu_3236_p2_carry__0_i_8_n_5\
    );
\sub_ln504_fu_3236_p2_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_reg_4421(15),
      O => \sub_ln504_fu_3236_p2_carry__0_i_1_n_5\
    );
\sub_ln504_fu_3236_p2_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_reg_4421(14),
      O => \sub_ln504_fu_3236_p2_carry__0_i_2_n_5\
    );
\sub_ln504_fu_3236_p2_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_reg_4421(13),
      O => \sub_ln504_fu_3236_p2_carry__0_i_3_n_5\
    );
\sub_ln504_fu_3236_p2_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_reg_4421(12),
      O => \sub_ln504_fu_3236_p2_carry__0_i_4_n_5\
    );
\sub_ln504_fu_3236_p2_carry__0_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_reg_4421(11),
      O => \sub_ln504_fu_3236_p2_carry__0_i_5_n_5\
    );
\sub_ln504_fu_3236_p2_carry__0_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_reg_4421(10),
      O => \sub_ln504_fu_3236_p2_carry__0_i_6_n_5\
    );
\sub_ln504_fu_3236_p2_carry__0_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_reg_4421(9),
      O => \sub_ln504_fu_3236_p2_carry__0_i_7_n_5\
    );
\sub_ln504_fu_3236_p2_carry__0_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_reg_4421(8),
      O => \sub_ln504_fu_3236_p2_carry__0_i_8_n_5\
    );
\sub_ln504_fu_3236_p2_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sub_ln504_fu_3236_p2_carry__0_n_5\,
      CI_TOP => '0',
      CO(7) => \NLW_sub_ln504_fu_3236_p2_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \sub_ln504_fu_3236_p2_carry__1_n_6\,
      CO(5) => \sub_ln504_fu_3236_p2_carry__1_n_7\,
      CO(4) => \sub_ln504_fu_3236_p2_carry__1_n_8\,
      CO(3) => \sub_ln504_fu_3236_p2_carry__1_n_9\,
      CO(2) => \sub_ln504_fu_3236_p2_carry__1_n_10\,
      CO(1) => \sub_ln504_fu_3236_p2_carry__1_n_11\,
      CO(0) => \sub_ln504_fu_3236_p2_carry__1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => sub_ln504_fu_3236_p2(23 downto 16),
      S(7) => \sub_ln504_fu_3236_p2_carry__1_i_1_n_5\,
      S(6) => \sub_ln504_fu_3236_p2_carry__1_i_2_n_5\,
      S(5) => \sub_ln504_fu_3236_p2_carry__1_i_3_n_5\,
      S(4) => \sub_ln504_fu_3236_p2_carry__1_i_4_n_5\,
      S(3) => \sub_ln504_fu_3236_p2_carry__1_i_5_n_5\,
      S(2) => \sub_ln504_fu_3236_p2_carry__1_i_6_n_5\,
      S(1) => \sub_ln504_fu_3236_p2_carry__1_i_7_n_5\,
      S(0) => \sub_ln504_fu_3236_p2_carry__1_i_8_n_5\
    );
\sub_ln504_fu_3236_p2_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_reg_4421(23),
      O => \sub_ln504_fu_3236_p2_carry__1_i_1_n_5\
    );
\sub_ln504_fu_3236_p2_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_reg_4421(22),
      O => \sub_ln504_fu_3236_p2_carry__1_i_2_n_5\
    );
\sub_ln504_fu_3236_p2_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_reg_4421(21),
      O => \sub_ln504_fu_3236_p2_carry__1_i_3_n_5\
    );
\sub_ln504_fu_3236_p2_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_reg_4421(20),
      O => \sub_ln504_fu_3236_p2_carry__1_i_4_n_5\
    );
\sub_ln504_fu_3236_p2_carry__1_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_reg_4421(19),
      O => \sub_ln504_fu_3236_p2_carry__1_i_5_n_5\
    );
\sub_ln504_fu_3236_p2_carry__1_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_reg_4421(18),
      O => \sub_ln504_fu_3236_p2_carry__1_i_6_n_5\
    );
\sub_ln504_fu_3236_p2_carry__1_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_reg_4421(17),
      O => \sub_ln504_fu_3236_p2_carry__1_i_7_n_5\
    );
\sub_ln504_fu_3236_p2_carry__1_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_reg_4421(16),
      O => \sub_ln504_fu_3236_p2_carry__1_i_8_n_5\
    );
sub_ln504_fu_3236_p2_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_reg_4421(7),
      O => sub_ln504_fu_3236_p2_carry_i_1_n_5
    );
sub_ln504_fu_3236_p2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_reg_4421(6),
      O => sub_ln504_fu_3236_p2_carry_i_2_n_5
    );
sub_ln504_fu_3236_p2_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_reg_4421(5),
      O => sub_ln504_fu_3236_p2_carry_i_3_n_5
    );
sub_ln504_fu_3236_p2_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_reg_4421(4),
      O => sub_ln504_fu_3236_p2_carry_i_4_n_5
    );
sub_ln504_fu_3236_p2_carry_i_5: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_reg_4421(3),
      O => sub_ln504_fu_3236_p2_carry_i_5_n_5
    );
sub_ln504_fu_3236_p2_carry_i_6: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_reg_4421(2),
      O => sub_ln504_fu_3236_p2_carry_i_6_n_5
    );
sub_ln504_fu_3236_p2_carry_i_7: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => add_ln504_2_reg_4421(1),
      O => sub_ln504_fu_3236_p2_carry_i_7_n_5
    );
\tmp_26_reg_4091_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_fu_1774_p2(11),
      Q => tmp_26_reg_4091,
      R => '0'
    );
\tmp_27_reg_4101_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_1_fu_1812_p2(11),
      Q => tmp_27_reg_4101,
      R => '0'
    );
\tmp_28_reg_4116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_2_fu_1834_p2(11),
      Q => tmp_28_reg_4116,
      R => '0'
    );
\tmp_29_reg_4131_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_3_fu_1868_p2(11),
      Q => tmp_29_reg_4131,
      R => '0'
    );
\tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18\: unisim.vcomponents.SRLC32E
     port map (
      A(4 downto 0) => B"10001",
      CE => '1',
      CLK => ap_clk,
      D => or_ln585_fu_986_p2(16),
      Q => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_n_5\,
      Q31 => \NLW_tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_Q31_UNCONNECTED\
    );
\tmp_53_reg_3742_pp0_iter18_reg_reg[0]__0\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \tmp_53_reg_3742_pp0_iter17_reg_reg[0]_srl18_n_5\,
      Q => tmp_53_reg_3742_pp0_iter18_reg,
      R => '0'
    );
\trunc_ln472_4_reg_4106[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => ave_1_fu_1812_p2(1),
      I1 => ave_1_fu_1812_p2(0),
      I2 => ave_1_fu_1812_p2(2),
      O => \trunc_ln472_4_reg_4106[0]_i_1_n_5\
    );
\trunc_ln472_4_reg_4106[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => ave_1_fu_1812_p2(2),
      I1 => ave_1_fu_1812_p2(0),
      I2 => ave_1_fu_1812_p2(1),
      I3 => ave_1_fu_1812_p2(3),
      O => \trunc_ln472_4_reg_4106[1]_i_1_n_5\
    );
\trunc_ln472_4_reg_4106[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => ave_1_fu_1812_p2(3),
      I1 => ave_1_fu_1812_p2(1),
      I2 => ave_1_fu_1812_p2(0),
      I3 => ave_1_fu_1812_p2(2),
      I4 => ave_1_fu_1812_p2(4),
      O => \trunc_ln472_4_reg_4106[2]_i_1_n_5\
    );
\trunc_ln472_4_reg_4106[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => ave_1_fu_1812_p2(4),
      I1 => ave_1_fu_1812_p2(2),
      I2 => ave_1_fu_1812_p2(0),
      I3 => ave_1_fu_1812_p2(1),
      I4 => ave_1_fu_1812_p2(3),
      I5 => ave_1_fu_1812_p2(5),
      O => \trunc_ln472_4_reg_4106[3]_i_1_n_5\
    );
\trunc_ln472_4_reg_4106[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \trunc_ln472_4_reg_4106[8]_i_2_n_5\,
      I1 => ave_1_fu_1812_p2(6),
      O => \trunc_ln472_4_reg_4106[4]_i_1_n_5\
    );
\trunc_ln472_4_reg_4106[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => ave_1_fu_1812_p2(6),
      I1 => \trunc_ln472_4_reg_4106[8]_i_2_n_5\,
      I2 => ave_1_fu_1812_p2(7),
      O => \trunc_ln472_4_reg_4106[5]_i_1_n_5\
    );
\trunc_ln472_4_reg_4106[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => ave_1_fu_1812_p2(7),
      I1 => \trunc_ln472_4_reg_4106[8]_i_2_n_5\,
      I2 => ave_1_fu_1812_p2(6),
      I3 => ave_1_fu_1812_p2(8),
      O => \trunc_ln472_4_reg_4106[6]_i_1_n_5\
    );
\trunc_ln472_4_reg_4106[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FFEF"
    )
        port map (
      I0 => ave_1_fu_1812_p2(8),
      I1 => ave_1_fu_1812_p2(6),
      I2 => \trunc_ln472_4_reg_4106[8]_i_2_n_5\,
      I3 => ave_1_fu_1812_p2(7),
      I4 => ave_1_fu_1812_p2(9),
      O => \trunc_ln472_4_reg_4106[7]_i_1_n_5\
    );
\trunc_ln472_4_reg_4106[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFEF"
    )
        port map (
      I0 => ave_1_fu_1812_p2(9),
      I1 => ave_1_fu_1812_p2(7),
      I2 => \trunc_ln472_4_reg_4106[8]_i_2_n_5\,
      I3 => ave_1_fu_1812_p2(6),
      I4 => ave_1_fu_1812_p2(8),
      I5 => ave_1_fu_1812_p2(10),
      O => \trunc_ln472_4_reg_4106[8]_i_1_n_5\
    );
\trunc_ln472_4_reg_4106[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ave_1_fu_1812_p2(4),
      I1 => ave_1_fu_1812_p2(2),
      I2 => ave_1_fu_1812_p2(0),
      I3 => ave_1_fu_1812_p2(1),
      I4 => ave_1_fu_1812_p2(3),
      I5 => ave_1_fu_1812_p2(5),
      O => \trunc_ln472_4_reg_4106[8]_i_2_n_5\
    );
\trunc_ln472_4_reg_4106[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => ave_1_fu_1812_p2(10),
      I1 => \trunc_ln472_4_reg_4106[9]_i_2_n_5\,
      I2 => ave_1_fu_1812_p2(11),
      O => \trunc_ln472_4_reg_4106[9]_i_1_n_5\
    );
\trunc_ln472_4_reg_4106[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => ave_1_fu_1812_p2(8),
      I1 => ave_1_fu_1812_p2(6),
      I2 => \trunc_ln472_4_reg_4106[8]_i_2_n_5\,
      I3 => ave_1_fu_1812_p2(7),
      I4 => ave_1_fu_1812_p2(9),
      O => \trunc_ln472_4_reg_4106[9]_i_2_n_5\
    );
\trunc_ln472_4_reg_4106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln472_4_reg_4106[0]_i_1_n_5\,
      Q => trunc_ln472_4_reg_4106(0),
      R => '0'
    );
\trunc_ln472_4_reg_4106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln472_4_reg_4106[1]_i_1_n_5\,
      Q => trunc_ln472_4_reg_4106(1),
      R => '0'
    );
\trunc_ln472_4_reg_4106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln472_4_reg_4106[2]_i_1_n_5\,
      Q => trunc_ln472_4_reg_4106(2),
      R => '0'
    );
\trunc_ln472_4_reg_4106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln472_4_reg_4106[3]_i_1_n_5\,
      Q => trunc_ln472_4_reg_4106(3),
      R => '0'
    );
\trunc_ln472_4_reg_4106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln472_4_reg_4106[4]_i_1_n_5\,
      Q => trunc_ln472_4_reg_4106(4),
      R => '0'
    );
\trunc_ln472_4_reg_4106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln472_4_reg_4106[5]_i_1_n_5\,
      Q => trunc_ln472_4_reg_4106(5),
      R => '0'
    );
\trunc_ln472_4_reg_4106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln472_4_reg_4106[6]_i_1_n_5\,
      Q => trunc_ln472_4_reg_4106(6),
      R => '0'
    );
\trunc_ln472_4_reg_4106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln472_4_reg_4106[7]_i_1_n_5\,
      Q => trunc_ln472_4_reg_4106(7),
      R => '0'
    );
\trunc_ln472_4_reg_4106_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln472_4_reg_4106[8]_i_1_n_5\,
      Q => trunc_ln472_4_reg_4106(8),
      R => '0'
    );
\trunc_ln472_4_reg_4106_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln472_4_reg_4106[9]_i_1_n_5\,
      Q => trunc_ln472_4_reg_4106(9),
      R => '0'
    );
\trunc_ln472_5_reg_4111_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_1_fu_1812_p2(2),
      Q => trunc_ln472_5_reg_4111(0),
      R => '0'
    );
\trunc_ln472_5_reg_4111_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_1_fu_1812_p2(3),
      Q => trunc_ln472_5_reg_4111(1),
      R => '0'
    );
\trunc_ln472_5_reg_4111_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_1_fu_1812_p2(4),
      Q => trunc_ln472_5_reg_4111(2),
      R => '0'
    );
\trunc_ln472_5_reg_4111_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_1_fu_1812_p2(5),
      Q => trunc_ln472_5_reg_4111(3),
      R => '0'
    );
\trunc_ln472_5_reg_4111_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_1_fu_1812_p2(6),
      Q => trunc_ln472_5_reg_4111(4),
      R => '0'
    );
\trunc_ln472_5_reg_4111_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_1_fu_1812_p2(7),
      Q => trunc_ln472_5_reg_4111(5),
      R => '0'
    );
\trunc_ln472_5_reg_4111_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_1_fu_1812_p2(8),
      Q => trunc_ln472_5_reg_4111(6),
      R => '0'
    );
\trunc_ln472_5_reg_4111_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_1_fu_1812_p2(9),
      Q => trunc_ln472_5_reg_4111(7),
      R => '0'
    );
\trunc_ln472_5_reg_4111_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_1_fu_1812_p2(10),
      Q => trunc_ln472_5_reg_4111(8),
      R => '0'
    );
\trunc_ln472_7_reg_4121[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1E"
    )
        port map (
      I0 => ave_2_fu_1834_p2(1),
      I1 => ave_2_fu_1834_p2(0),
      I2 => ave_2_fu_1834_p2(2),
      O => \trunc_ln472_7_reg_4121[0]_i_1_n_5\
    );
\trunc_ln472_7_reg_4121[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"01FE"
    )
        port map (
      I0 => ave_2_fu_1834_p2(2),
      I1 => ave_2_fu_1834_p2(0),
      I2 => ave_2_fu_1834_p2(1),
      I3 => ave_2_fu_1834_p2(3),
      O => \trunc_ln472_7_reg_4121[1]_i_1_n_5\
    );
\trunc_ln472_7_reg_4121[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0001FFFE"
    )
        port map (
      I0 => ave_2_fu_1834_p2(3),
      I1 => ave_2_fu_1834_p2(1),
      I2 => ave_2_fu_1834_p2(0),
      I3 => ave_2_fu_1834_p2(2),
      I4 => ave_2_fu_1834_p2(4),
      O => \trunc_ln472_7_reg_4121[2]_i_1_n_5\
    );
\trunc_ln472_7_reg_4121[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000001FFFFFFFE"
    )
        port map (
      I0 => ave_2_fu_1834_p2(4),
      I1 => ave_2_fu_1834_p2(2),
      I2 => ave_2_fu_1834_p2(0),
      I3 => ave_2_fu_1834_p2(1),
      I4 => ave_2_fu_1834_p2(3),
      I5 => ave_2_fu_1834_p2(5),
      O => \trunc_ln472_7_reg_4121[3]_i_1_n_5\
    );
\trunc_ln472_7_reg_4121[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \trunc_ln472_7_reg_4121[8]_i_2_n_5\,
      I1 => ave_2_fu_1834_p2(6),
      O => \trunc_ln472_7_reg_4121[4]_i_1_n_5\
    );
\trunc_ln472_7_reg_4121[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => ave_2_fu_1834_p2(6),
      I1 => \trunc_ln472_7_reg_4121[8]_i_2_n_5\,
      I2 => ave_2_fu_1834_p2(7),
      O => \trunc_ln472_7_reg_4121[5]_i_1_n_5\
    );
\trunc_ln472_7_reg_4121[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"04FB"
    )
        port map (
      I0 => ave_2_fu_1834_p2(7),
      I1 => \trunc_ln472_7_reg_4121[8]_i_2_n_5\,
      I2 => ave_2_fu_1834_p2(6),
      I3 => ave_2_fu_1834_p2(8),
      O => \trunc_ln472_7_reg_4121[6]_i_1_n_5\
    );
\trunc_ln472_7_reg_4121[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0010FFEF"
    )
        port map (
      I0 => ave_2_fu_1834_p2(8),
      I1 => ave_2_fu_1834_p2(6),
      I2 => \trunc_ln472_7_reg_4121[8]_i_2_n_5\,
      I3 => ave_2_fu_1834_p2(7),
      I4 => ave_2_fu_1834_p2(9),
      O => \trunc_ln472_7_reg_4121[7]_i_1_n_5\
    );
\trunc_ln472_7_reg_4121[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000010FFFFFFEF"
    )
        port map (
      I0 => ave_2_fu_1834_p2(9),
      I1 => ave_2_fu_1834_p2(7),
      I2 => \trunc_ln472_7_reg_4121[8]_i_2_n_5\,
      I3 => ave_2_fu_1834_p2(6),
      I4 => ave_2_fu_1834_p2(8),
      I5 => ave_2_fu_1834_p2(10),
      O => \trunc_ln472_7_reg_4121[8]_i_1_n_5\
    );
\trunc_ln472_7_reg_4121[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => ave_2_fu_1834_p2(4),
      I1 => ave_2_fu_1834_p2(2),
      I2 => ave_2_fu_1834_p2(0),
      I3 => ave_2_fu_1834_p2(1),
      I4 => ave_2_fu_1834_p2(3),
      I5 => ave_2_fu_1834_p2(5),
      O => \trunc_ln472_7_reg_4121[8]_i_2_n_5\
    );
\trunc_ln472_7_reg_4121[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4B"
    )
        port map (
      I0 => ave_2_fu_1834_p2(10),
      I1 => \trunc_ln472_7_reg_4121[9]_i_2_n_5\,
      I2 => ave_2_fu_1834_p2(11),
      O => \trunc_ln472_7_reg_4121[9]_i_1_n_5\
    );
\trunc_ln472_7_reg_4121[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000010"
    )
        port map (
      I0 => ave_2_fu_1834_p2(8),
      I1 => ave_2_fu_1834_p2(6),
      I2 => \trunc_ln472_7_reg_4121[8]_i_2_n_5\,
      I3 => ave_2_fu_1834_p2(7),
      I4 => ave_2_fu_1834_p2(9),
      O => \trunc_ln472_7_reg_4121[9]_i_2_n_5\
    );
\trunc_ln472_7_reg_4121_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln472_7_reg_4121[0]_i_1_n_5\,
      Q => trunc_ln472_7_reg_4121(0),
      R => '0'
    );
\trunc_ln472_7_reg_4121_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln472_7_reg_4121[1]_i_1_n_5\,
      Q => trunc_ln472_7_reg_4121(1),
      R => '0'
    );
\trunc_ln472_7_reg_4121_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln472_7_reg_4121[2]_i_1_n_5\,
      Q => trunc_ln472_7_reg_4121(2),
      R => '0'
    );
\trunc_ln472_7_reg_4121_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln472_7_reg_4121[3]_i_1_n_5\,
      Q => trunc_ln472_7_reg_4121(3),
      R => '0'
    );
\trunc_ln472_7_reg_4121_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln472_7_reg_4121[4]_i_1_n_5\,
      Q => trunc_ln472_7_reg_4121(4),
      R => '0'
    );
\trunc_ln472_7_reg_4121_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln472_7_reg_4121[5]_i_1_n_5\,
      Q => trunc_ln472_7_reg_4121(5),
      R => '0'
    );
\trunc_ln472_7_reg_4121_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln472_7_reg_4121[6]_i_1_n_5\,
      Q => trunc_ln472_7_reg_4121(6),
      R => '0'
    );
\trunc_ln472_7_reg_4121_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln472_7_reg_4121[7]_i_1_n_5\,
      Q => trunc_ln472_7_reg_4121(7),
      R => '0'
    );
\trunc_ln472_7_reg_4121_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln472_7_reg_4121[8]_i_1_n_5\,
      Q => trunc_ln472_7_reg_4121(8),
      R => '0'
    );
\trunc_ln472_7_reg_4121_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \trunc_ln472_7_reg_4121[9]_i_1_n_5\,
      Q => trunc_ln472_7_reg_4121(9),
      R => '0'
    );
\trunc_ln472_8_reg_4126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_2_fu_1834_p2(2),
      Q => trunc_ln472_8_reg_4126(0),
      R => '0'
    );
\trunc_ln472_8_reg_4126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_2_fu_1834_p2(3),
      Q => trunc_ln472_8_reg_4126(1),
      R => '0'
    );
\trunc_ln472_8_reg_4126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_2_fu_1834_p2(4),
      Q => trunc_ln472_8_reg_4126(2),
      R => '0'
    );
\trunc_ln472_8_reg_4126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_2_fu_1834_p2(5),
      Q => trunc_ln472_8_reg_4126(3),
      R => '0'
    );
\trunc_ln472_8_reg_4126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_2_fu_1834_p2(6),
      Q => trunc_ln472_8_reg_4126(4),
      R => '0'
    );
\trunc_ln472_8_reg_4126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_2_fu_1834_p2(7),
      Q => trunc_ln472_8_reg_4126(5),
      R => '0'
    );
\trunc_ln472_8_reg_4126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_2_fu_1834_p2(8),
      Q => trunc_ln472_8_reg_4126(6),
      R => '0'
    );
\trunc_ln472_8_reg_4126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_2_fu_1834_p2(9),
      Q => trunc_ln472_8_reg_4126(7),
      R => '0'
    );
\trunc_ln472_8_reg_4126_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ave_2_fu_1834_p2(10),
      Q => trunc_ln472_8_reg_4126(8),
      R => '0'
    );
\trunc_ln61_12_reg_4172_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_fu_2254_p2(0),
      Q => trunc_ln61_12_reg_4172(0),
      R => '0'
    );
\trunc_ln61_12_reg_4172_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_fu_2254_p2(1),
      Q => trunc_ln61_12_reg_4172(1),
      R => '0'
    );
\trunc_ln61_12_reg_4172_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_fu_2254_p2(2),
      Q => trunc_ln61_12_reg_4172(2),
      R => '0'
    );
\trunc_ln61_12_reg_4172_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_fu_2254_p2(3),
      Q => trunc_ln61_12_reg_4172(3),
      R => '0'
    );
\trunc_ln61_12_reg_4172_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_fu_2254_p2(4),
      Q => trunc_ln61_12_reg_4172(4),
      R => '0'
    );
\trunc_ln61_12_reg_4172_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_fu_2254_p2(5),
      Q => trunc_ln61_12_reg_4172(5),
      R => '0'
    );
\trunc_ln61_12_reg_4172_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_fu_2254_p2(6),
      Q => trunc_ln61_12_reg_4172(6),
      R => '0'
    );
\trunc_ln61_12_reg_4172_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_fu_2254_p2(7),
      Q => trunc_ln61_12_reg_4172(7),
      R => '0'
    );
\trunc_ln61_12_reg_4172_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_fu_2254_p2(8),
      Q => trunc_ln61_12_reg_4172(8),
      R => '0'
    );
\trunc_ln61_12_reg_4172_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_fu_2254_p2(9),
      Q => trunc_ln61_12_reg_4172(9),
      R => '0'
    );
\trunc_ln61_13_reg_4183_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_1_fu_2263_p2(0),
      Q => trunc_ln61_13_reg_4183(0),
      R => '0'
    );
\trunc_ln61_13_reg_4183_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_1_fu_2263_p2(1),
      Q => trunc_ln61_13_reg_4183(1),
      R => '0'
    );
\trunc_ln61_13_reg_4183_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_1_fu_2263_p2(2),
      Q => trunc_ln61_13_reg_4183(2),
      R => '0'
    );
\trunc_ln61_13_reg_4183_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_1_fu_2263_p2(3),
      Q => trunc_ln61_13_reg_4183(3),
      R => '0'
    );
\trunc_ln61_13_reg_4183_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_1_fu_2263_p2(4),
      Q => trunc_ln61_13_reg_4183(4),
      R => '0'
    );
\trunc_ln61_13_reg_4183_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_1_fu_2263_p2(5),
      Q => trunc_ln61_13_reg_4183(5),
      R => '0'
    );
\trunc_ln61_13_reg_4183_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_1_fu_2263_p2(6),
      Q => trunc_ln61_13_reg_4183(6),
      R => '0'
    );
\trunc_ln61_13_reg_4183_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_1_fu_2263_p2(7),
      Q => trunc_ln61_13_reg_4183(7),
      R => '0'
    );
\trunc_ln61_13_reg_4183_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_1_fu_2263_p2(8),
      Q => trunc_ln61_13_reg_4183(8),
      R => '0'
    );
\trunc_ln61_13_reg_4183_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_1_fu_2263_p2(9),
      Q => trunc_ln61_13_reg_4183(9),
      R => '0'
    );
\trunc_ln61_14_reg_4194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_2_fu_2272_p2(0),
      Q => trunc_ln61_14_reg_4194(0),
      R => '0'
    );
\trunc_ln61_14_reg_4194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_2_fu_2272_p2(1),
      Q => trunc_ln61_14_reg_4194(1),
      R => '0'
    );
\trunc_ln61_14_reg_4194_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_2_fu_2272_p2(2),
      Q => trunc_ln61_14_reg_4194(2),
      R => '0'
    );
\trunc_ln61_14_reg_4194_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_2_fu_2272_p2(3),
      Q => trunc_ln61_14_reg_4194(3),
      R => '0'
    );
\trunc_ln61_14_reg_4194_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_2_fu_2272_p2(4),
      Q => trunc_ln61_14_reg_4194(4),
      R => '0'
    );
\trunc_ln61_14_reg_4194_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_2_fu_2272_p2(5),
      Q => trunc_ln61_14_reg_4194(5),
      R => '0'
    );
\trunc_ln61_14_reg_4194_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_2_fu_2272_p2(6),
      Q => trunc_ln61_14_reg_4194(6),
      R => '0'
    );
\trunc_ln61_14_reg_4194_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_2_fu_2272_p2(7),
      Q => trunc_ln61_14_reg_4194(7),
      R => '0'
    );
\trunc_ln61_14_reg_4194_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_2_fu_2272_p2(8),
      Q => trunc_ln61_14_reg_4194(8),
      R => '0'
    );
\trunc_ln61_14_reg_4194_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_2_fu_2272_p2(9),
      Q => trunc_ln61_14_reg_4194(9),
      R => '0'
    );
\trunc_ln61_15_reg_4205_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_3_fu_2281_p2(0),
      Q => trunc_ln61_15_reg_4205(0),
      R => '0'
    );
\trunc_ln61_15_reg_4205_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_3_fu_2281_p2(1),
      Q => trunc_ln61_15_reg_4205(1),
      R => '0'
    );
\trunc_ln61_15_reg_4205_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_3_fu_2281_p2(2),
      Q => trunc_ln61_15_reg_4205(2),
      R => '0'
    );
\trunc_ln61_15_reg_4205_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_3_fu_2281_p2(3),
      Q => trunc_ln61_15_reg_4205(3),
      R => '0'
    );
\trunc_ln61_15_reg_4205_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_3_fu_2281_p2(4),
      Q => trunc_ln61_15_reg_4205(4),
      R => '0'
    );
\trunc_ln61_15_reg_4205_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_3_fu_2281_p2(5),
      Q => trunc_ln61_15_reg_4205(5),
      R => '0'
    );
\trunc_ln61_15_reg_4205_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_3_fu_2281_p2(6),
      Q => trunc_ln61_15_reg_4205(6),
      R => '0'
    );
\trunc_ln61_15_reg_4205_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_3_fu_2281_p2(7),
      Q => trunc_ln61_15_reg_4205(7),
      R => '0'
    );
\trunc_ln61_15_reg_4205_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_3_fu_2281_p2(8),
      Q => trunc_ln61_15_reg_4205(8),
      R => '0'
    );
\trunc_ln61_15_reg_4205_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln477_3_fu_2281_p2(9),
      Q => trunc_ln61_15_reg_4205(9),
      R => '0'
    );
\trunc_ln61_16_reg_4216_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_fu_2290_p2(0),
      Q => trunc_ln61_16_reg_4216(0),
      R => '0'
    );
\trunc_ln61_16_reg_4216_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_fu_2290_p2(1),
      Q => trunc_ln61_16_reg_4216(1),
      R => '0'
    );
\trunc_ln61_16_reg_4216_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_fu_2290_p2(2),
      Q => trunc_ln61_16_reg_4216(2),
      R => '0'
    );
\trunc_ln61_16_reg_4216_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_fu_2290_p2(3),
      Q => trunc_ln61_16_reg_4216(3),
      R => '0'
    );
\trunc_ln61_16_reg_4216_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_fu_2290_p2(4),
      Q => trunc_ln61_16_reg_4216(4),
      R => '0'
    );
\trunc_ln61_16_reg_4216_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_fu_2290_p2(5),
      Q => trunc_ln61_16_reg_4216(5),
      R => '0'
    );
\trunc_ln61_16_reg_4216_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_fu_2290_p2(6),
      Q => trunc_ln61_16_reg_4216(6),
      R => '0'
    );
\trunc_ln61_16_reg_4216_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_fu_2290_p2(7),
      Q => trunc_ln61_16_reg_4216(7),
      R => '0'
    );
\trunc_ln61_16_reg_4216_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_fu_2290_p2(8),
      Q => trunc_ln61_16_reg_4216(8),
      R => '0'
    );
\trunc_ln61_16_reg_4216_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_fu_2290_p2(9),
      Q => trunc_ln61_16_reg_4216(9),
      R => '0'
    );
\trunc_ln61_17_reg_4227_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_1_fu_2299_p2(0),
      Q => trunc_ln61_17_reg_4227(0),
      R => '0'
    );
\trunc_ln61_17_reg_4227_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_1_fu_2299_p2(1),
      Q => trunc_ln61_17_reg_4227(1),
      R => '0'
    );
\trunc_ln61_17_reg_4227_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_1_fu_2299_p2(2),
      Q => trunc_ln61_17_reg_4227(2),
      R => '0'
    );
\trunc_ln61_17_reg_4227_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_1_fu_2299_p2(3),
      Q => trunc_ln61_17_reg_4227(3),
      R => '0'
    );
\trunc_ln61_17_reg_4227_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_1_fu_2299_p2(4),
      Q => trunc_ln61_17_reg_4227(4),
      R => '0'
    );
\trunc_ln61_17_reg_4227_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_1_fu_2299_p2(5),
      Q => trunc_ln61_17_reg_4227(5),
      R => '0'
    );
\trunc_ln61_17_reg_4227_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_1_fu_2299_p2(6),
      Q => trunc_ln61_17_reg_4227(6),
      R => '0'
    );
\trunc_ln61_17_reg_4227_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_1_fu_2299_p2(7),
      Q => trunc_ln61_17_reg_4227(7),
      R => '0'
    );
\trunc_ln61_17_reg_4227_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_1_fu_2299_p2(8),
      Q => trunc_ln61_17_reg_4227(8),
      R => '0'
    );
\trunc_ln61_17_reg_4227_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_1_fu_2299_p2(9),
      Q => trunc_ln61_17_reg_4227(9),
      R => '0'
    );
\trunc_ln61_18_reg_4238_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_2_fu_2308_p2(0),
      Q => trunc_ln61_18_reg_4238(0),
      R => '0'
    );
\trunc_ln61_18_reg_4238_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_2_fu_2308_p2(1),
      Q => trunc_ln61_18_reg_4238(1),
      R => '0'
    );
\trunc_ln61_18_reg_4238_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_2_fu_2308_p2(2),
      Q => trunc_ln61_18_reg_4238(2),
      R => '0'
    );
\trunc_ln61_18_reg_4238_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_2_fu_2308_p2(3),
      Q => trunc_ln61_18_reg_4238(3),
      R => '0'
    );
\trunc_ln61_18_reg_4238_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_2_fu_2308_p2(4),
      Q => trunc_ln61_18_reg_4238(4),
      R => '0'
    );
\trunc_ln61_18_reg_4238_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_2_fu_2308_p2(5),
      Q => trunc_ln61_18_reg_4238(5),
      R => '0'
    );
\trunc_ln61_18_reg_4238_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_2_fu_2308_p2(6),
      Q => trunc_ln61_18_reg_4238(6),
      R => '0'
    );
\trunc_ln61_18_reg_4238_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_2_fu_2308_p2(7),
      Q => trunc_ln61_18_reg_4238(7),
      R => '0'
    );
\trunc_ln61_18_reg_4238_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_2_fu_2308_p2(8),
      Q => trunc_ln61_18_reg_4238(8),
      R => '0'
    );
\trunc_ln61_18_reg_4238_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_2_fu_2308_p2(9),
      Q => trunc_ln61_18_reg_4238(9),
      R => '0'
    );
\trunc_ln61_19_reg_4249_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_3_fu_2317_p2(0),
      Q => trunc_ln61_19_reg_4249(0),
      R => '0'
    );
\trunc_ln61_19_reg_4249_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_3_fu_2317_p2(1),
      Q => trunc_ln61_19_reg_4249(1),
      R => '0'
    );
\trunc_ln61_19_reg_4249_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_3_fu_2317_p2(2),
      Q => trunc_ln61_19_reg_4249(2),
      R => '0'
    );
\trunc_ln61_19_reg_4249_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_3_fu_2317_p2(3),
      Q => trunc_ln61_19_reg_4249(3),
      R => '0'
    );
\trunc_ln61_19_reg_4249_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_3_fu_2317_p2(4),
      Q => trunc_ln61_19_reg_4249(4),
      R => '0'
    );
\trunc_ln61_19_reg_4249_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_3_fu_2317_p2(5),
      Q => trunc_ln61_19_reg_4249(5),
      R => '0'
    );
\trunc_ln61_19_reg_4249_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_3_fu_2317_p2(6),
      Q => trunc_ln61_19_reg_4249(6),
      R => '0'
    );
\trunc_ln61_19_reg_4249_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_3_fu_2317_p2(7),
      Q => trunc_ln61_19_reg_4249(7),
      R => '0'
    );
\trunc_ln61_19_reg_4249_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_3_fu_2317_p2(8),
      Q => trunc_ln61_19_reg_4249(8),
      R => '0'
    );
\trunc_ln61_19_reg_4249_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => sub_ln478_3_fu_2317_p2(9),
      Q => trunc_ln61_19_reg_4249(9),
      R => '0'
    );
\var_1_reg_4265_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln477_2_fu_2586_p2(1),
      Q => var_1_reg_4265(0),
      R => '0'
    );
\var_1_reg_4265_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln477_2_fu_2586_p2(11),
      Q => var_1_reg_4265(10),
      R => '0'
    );
\var_1_reg_4265_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln477_2_fu_2586_p2(2),
      Q => var_1_reg_4265(1),
      R => '0'
    );
\var_1_reg_4265_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln477_2_fu_2586_p2(3),
      Q => var_1_reg_4265(2),
      R => '0'
    );
\var_1_reg_4265_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln477_2_fu_2586_p2(4),
      Q => var_1_reg_4265(3),
      R => '0'
    );
\var_1_reg_4265_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln477_2_fu_2586_p2(5),
      Q => var_1_reg_4265(4),
      R => '0'
    );
\var_1_reg_4265_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln477_2_fu_2586_p2(6),
      Q => var_1_reg_4265(5),
      R => '0'
    );
\var_1_reg_4265_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln477_2_fu_2586_p2(7),
      Q => var_1_reg_4265(6),
      R => '0'
    );
\var_1_reg_4265_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln477_2_fu_2586_p2(8),
      Q => var_1_reg_4265(7),
      R => '0'
    );
\var_1_reg_4265_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln477_2_fu_2586_p2(9),
      Q => var_1_reg_4265(8),
      R => '0'
    );
\var_1_reg_4265_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln477_2_fu_2586_p2(10),
      Q => var_1_reg_4265(9),
      R => '0'
    );
\var_2_reg_4270_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln478_2_fu_2714_p2(1),
      Q => var_2_reg_4270(0),
      R => '0'
    );
\var_2_reg_4270_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln478_2_fu_2714_p2(11),
      Q => var_2_reg_4270(10),
      R => '0'
    );
\var_2_reg_4270_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln478_2_fu_2714_p2(2),
      Q => var_2_reg_4270(1),
      R => '0'
    );
\var_2_reg_4270_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln478_2_fu_2714_p2(3),
      Q => var_2_reg_4270(2),
      R => '0'
    );
\var_2_reg_4270_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln478_2_fu_2714_p2(4),
      Q => var_2_reg_4270(3),
      R => '0'
    );
\var_2_reg_4270_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln478_2_fu_2714_p2(5),
      Q => var_2_reg_4270(4),
      R => '0'
    );
\var_2_reg_4270_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln478_2_fu_2714_p2(6),
      Q => var_2_reg_4270(5),
      R => '0'
    );
\var_2_reg_4270_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln478_2_fu_2714_p2(7),
      Q => var_2_reg_4270(6),
      R => '0'
    );
\var_2_reg_4270_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln478_2_fu_2714_p2(8),
      Q => var_2_reg_4270(7),
      R => '0'
    );
\var_2_reg_4270_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln478_2_fu_2714_p2(9),
      Q => var_2_reg_4270(8),
      R => '0'
    );
\var_2_reg_4270_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => add_ln478_2_fu_2714_p2(10),
      Q => var_2_reg_4270(9),
      R => '0'
    );
var_quant_3_reg_4305_reg: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00440049004E0055005D00660071007F009200AA00CC00FF015501FF03FF03FF",
      INIT_01 => X"0021002200230024002500270028002A002C002E0030003300350038003C003F",
      INIT_02 => X"00150016001600170017001800180019001A001A001B001C001D001E001F001F",
      INIT_03 => X"0010001000100011001100110011001200120012001300130014001400140015",
      INIT_04 => X"000C000D000D000D000D000D000E000E000E000E000E000F000F000F000F000F",
      INIT_05 => X"000A000A000B000B000B000B000B000B000B000B000C000C000C000C000C000C",
      INIT_06 => X"000900090009000900090009000900090009000A000A000A000A000A000A000A",
      INIT_07 => X"0008000800080008000800080008000800080008000800080008000800090009",
      INIT_08 => X"0007000700070007000700070007000700070007000700070007000700070007",
      INIT_09 => X"0006000600060006000600060006000600060006000600060006000700070007",
      INIT_0A => X"0005000500050005000500060006000600060006000600060006000600060006",
      INIT_0B => X"0005000500050005000500050005000500050005000500050005000500050005",
      INIT_0C => X"0004000400040005000500050005000500050005000500050005000500050005",
      INIT_0D => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_0E => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_0F => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_10 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_11 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_12 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_13 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_14 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_15 => X"0002000200020002000200020002000200020002000300030003000300030003",
      INIT_16 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_17 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_18 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_19 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1A => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1B => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1C => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1D => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1E => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1F => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_20 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_21 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_22 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_23 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_24 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_25 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_26 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_27 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_28 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_29 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2A => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2B => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2C => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2D => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2E => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2F => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_30 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_31 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_32 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_33 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_34 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_35 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_36 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_37 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_38 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_39 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3A => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3B => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3C => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3D => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3E => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3F => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => add_ln492_5_fu_3003_p2(10 downto 1),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => sel(9 downto 0),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_var_quant_3_reg_4305_reg_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_var_quant_3_reg_4305_reg_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_var_quant_3_reg_4305_reg_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_var_quant_3_reg_4305_reg_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => B"0000001111111111",
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 10) => NLW_var_quant_3_reg_4305_reg_DOUTADOUT_UNCONNECTED(15 downto 10),
      DOUTADOUT(9) => var_quant_3_reg_4305_reg_n_43,
      DOUTADOUT(8) => var_quant_3_reg_4305_reg_n_44,
      DOUTADOUT(7) => var_quant_3_reg_4305_reg_n_45,
      DOUTADOUT(6) => var_quant_3_reg_4305_reg_n_46,
      DOUTADOUT(5) => var_quant_3_reg_4305_reg_n_47,
      DOUTADOUT(4) => var_quant_3_reg_4305_reg_n_48,
      DOUTADOUT(3) => var_quant_3_reg_4305_reg_n_49,
      DOUTADOUT(2) => var_quant_3_reg_4305_reg_n_50,
      DOUTADOUT(1) => var_quant_3_reg_4305_reg_n_51,
      DOUTADOUT(0) => var_quant_3_reg_4305_reg_n_52,
      DOUTBDOUT(15 downto 10) => NLW_var_quant_3_reg_4305_reg_DOUTBDOUT_UNCONNECTED(15 downto 10),
      DOUTBDOUT(9 downto 2) => w_5_reg_4321(7 downto 0),
      DOUTBDOUT(1 downto 0) => NLW_var_quant_3_reg_4305_reg_DOUTBDOUT_UNCONNECTED(1 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_var_quant_3_reg_4305_reg_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_var_quant_3_reg_4305_reg_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => frp_pipeline_valid_U_valid_out(7),
      REGCEAREGCE => frp_pipeline_valid_U_valid_out(8),
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
var_quant_3_reg_4305_reg_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => var_quant_3_reg_4305_reg_i_2_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => NLW_var_quant_3_reg_4305_reg_i_1_CO_UNCONNECTED(7 downto 2),
      CO(1) => var_quant_3_reg_4305_reg_i_1_n_11,
      CO(0) => var_quant_3_reg_4305_reg_i_1_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => NLW_var_quant_3_reg_4305_reg_i_1_O_UNCONNECTED(7 downto 3),
      O(2 downto 0) => add_ln492_5_fu_3003_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => var_3_fu_2921_p4(10 downto 8)
    );
var_quant_3_reg_4305_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4141_pp0_iter6_reg(3),
      I1 => var_3_fu_2921_p4(3),
      O => var_quant_3_reg_4305_reg_i_10_n_5
    );
var_quant_3_reg_4305_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4141_pp0_iter6_reg(2),
      I1 => var_3_fu_2921_p4(2),
      O => var_quant_3_reg_4305_reg_i_11_n_5
    );
var_quant_3_reg_4305_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4141_pp0_iter6_reg(1),
      I1 => var_3_fu_2921_p4(1),
      O => var_quant_3_reg_4305_reg_i_12_n_5
    );
var_quant_3_reg_4305_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4141_pp0_iter6_reg(0),
      I1 => var_3_fu_2921_p4(0),
      O => var_quant_3_reg_4305_reg_i_13_n_5
    );
var_quant_3_reg_4305_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln492_2_reg_4285(8),
      I1 => var_2_reg_4270(8),
      O => var_quant_3_reg_4305_reg_i_14_n_5
    );
var_quant_3_reg_4305_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln492_2_reg_4285(7),
      I1 => var_2_reg_4270(7),
      O => var_quant_3_reg_4305_reg_i_15_n_5
    );
var_quant_3_reg_4305_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln492_2_reg_4285(6),
      I1 => var_2_reg_4270(6),
      O => var_quant_3_reg_4305_reg_i_16_n_5
    );
var_quant_3_reg_4305_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln492_2_reg_4285(5),
      I1 => var_2_reg_4270(5),
      O => var_quant_3_reg_4305_reg_i_17_n_5
    );
var_quant_3_reg_4305_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln492_2_reg_4285(4),
      I1 => var_2_reg_4270(4),
      O => var_quant_3_reg_4305_reg_i_18_n_5
    );
var_quant_3_reg_4305_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln492_2_reg_4285(3),
      I1 => var_2_reg_4270(3),
      O => var_quant_3_reg_4305_reg_i_19_n_5
    );
var_quant_3_reg_4305_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => var_quant_3_reg_4305_reg_i_2_n_5,
      CO(6) => var_quant_3_reg_4305_reg_i_2_n_6,
      CO(5) => var_quant_3_reg_4305_reg_i_2_n_7,
      CO(4) => var_quant_3_reg_4305_reg_i_2_n_8,
      CO(3) => var_quant_3_reg_4305_reg_i_2_n_9,
      CO(2) => var_quant_3_reg_4305_reg_i_2_n_10,
      CO(1) => var_quant_3_reg_4305_reg_i_2_n_11,
      CO(0) => var_quant_3_reg_4305_reg_i_2_n_12,
      DI(7 downto 0) => SD_reg_4141_pp0_iter6_reg(7 downto 0),
      O(7 downto 1) => add_ln492_5_fu_3003_p2(7 downto 1),
      O(0) => NLW_var_quant_3_reg_4305_reg_i_2_O_UNCONNECTED(0),
      S(7) => var_quant_3_reg_4305_reg_i_6_n_5,
      S(6) => var_quant_3_reg_4305_reg_i_7_n_5,
      S(5) => var_quant_3_reg_4305_reg_i_8_n_5,
      S(4) => var_quant_3_reg_4305_reg_i_9_n_5,
      S(3) => var_quant_3_reg_4305_reg_i_10_n_5,
      S(2) => var_quant_3_reg_4305_reg_i_11_n_5,
      S(1) => var_quant_3_reg_4305_reg_i_12_n_5,
      S(0) => var_quant_3_reg_4305_reg_i_13_n_5
    );
var_quant_3_reg_4305_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln492_2_reg_4285(2),
      I1 => var_2_reg_4270(2),
      O => var_quant_3_reg_4305_reg_i_20_n_5
    );
var_quant_3_reg_4305_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln492_2_reg_4285(1),
      I1 => var_2_reg_4270(1),
      O => var_quant_3_reg_4305_reg_i_21_n_5
    );
var_quant_3_reg_4305_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln492_2_reg_4285(0),
      I1 => var_2_reg_4270(0),
      O => var_quant_3_reg_4305_reg_i_22_n_5
    );
var_quant_3_reg_4305_reg_i_23: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => var_quant_3_reg_4305_reg_i_23_n_5,
      CO(6) => var_quant_3_reg_4305_reg_i_23_n_6,
      CO(5) => var_quant_3_reg_4305_reg_i_23_n_7,
      CO(4) => var_quant_3_reg_4305_reg_i_23_n_8,
      CO(3) => var_quant_3_reg_4305_reg_i_23_n_9,
      CO(2) => var_quant_3_reg_4305_reg_i_23_n_10,
      CO(1) => var_quant_3_reg_4305_reg_i_23_n_11,
      CO(0) => var_quant_3_reg_4305_reg_i_23_n_12,
      DI(7 downto 0) => add_ln479_1_reg_4280(7 downto 0),
      O(7 downto 1) => var_3_fu_2921_p4(6 downto 0),
      O(0) => NLW_var_quant_3_reg_4305_reg_i_23_O_UNCONNECTED(0),
      S(7) => var_quant_3_reg_4305_reg_i_27_n_5,
      S(6) => var_quant_3_reg_4305_reg_i_28_n_5,
      S(5) => var_quant_3_reg_4305_reg_i_29_n_5,
      S(4) => var_quant_3_reg_4305_reg_i_30_n_5,
      S(3) => var_quant_3_reg_4305_reg_i_31_n_5,
      S(2) => var_quant_3_reg_4305_reg_i_32_n_5,
      S(1) => var_quant_3_reg_4305_reg_i_33_n_5,
      S(0) => var_quant_3_reg_4305_reg_i_34_n_5
    );
var_quant_3_reg_4305_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln479_1_reg_4280(10),
      I1 => add_ln479_reg_4275(10),
      O => var_quant_3_reg_4305_reg_i_24_n_5
    );
var_quant_3_reg_4305_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln479_1_reg_4280(9),
      I1 => add_ln479_reg_4275(9),
      O => var_quant_3_reg_4305_reg_i_25_n_5
    );
var_quant_3_reg_4305_reg_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln479_1_reg_4280(8),
      I1 => add_ln479_reg_4275(8),
      O => var_quant_3_reg_4305_reg_i_26_n_5
    );
var_quant_3_reg_4305_reg_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln479_1_reg_4280(7),
      I1 => add_ln479_reg_4275(7),
      O => var_quant_3_reg_4305_reg_i_27_n_5
    );
var_quant_3_reg_4305_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln479_1_reg_4280(6),
      I1 => add_ln479_reg_4275(6),
      O => var_quant_3_reg_4305_reg_i_28_n_5
    );
var_quant_3_reg_4305_reg_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln479_1_reg_4280(5),
      I1 => add_ln479_reg_4275(5),
      O => var_quant_3_reg_4305_reg_i_29_n_5
    );
var_quant_3_reg_4305_reg_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => var_quant_3_reg_4305_reg_i_4_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => NLW_var_quant_3_reg_4305_reg_i_3_CO_UNCONNECTED(7 downto 2),
      CO(1) => var_quant_3_reg_4305_reg_i_3_n_11,
      CO(0) => var_quant_3_reg_4305_reg_i_3_n_12,
      DI(7 downto 1) => B"0000000",
      DI(0) => add_ln492_2_reg_4285(8),
      O(7 downto 3) => NLW_var_quant_3_reg_4305_reg_i_3_O_UNCONNECTED(7 downto 3),
      O(2 downto 0) => sel(9 downto 7),
      S(7 downto 3) => B"00000",
      S(2 downto 1) => var_2_reg_4270(10 downto 9),
      S(0) => var_quant_3_reg_4305_reg_i_14_n_5
    );
var_quant_3_reg_4305_reg_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln479_1_reg_4280(4),
      I1 => add_ln479_reg_4275(4),
      O => var_quant_3_reg_4305_reg_i_30_n_5
    );
var_quant_3_reg_4305_reg_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln479_1_reg_4280(3),
      I1 => add_ln479_reg_4275(3),
      O => var_quant_3_reg_4305_reg_i_31_n_5
    );
var_quant_3_reg_4305_reg_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln479_1_reg_4280(2),
      I1 => add_ln479_reg_4275(2),
      O => var_quant_3_reg_4305_reg_i_32_n_5
    );
var_quant_3_reg_4305_reg_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln479_1_reg_4280(1),
      I1 => add_ln479_reg_4275(1),
      O => var_quant_3_reg_4305_reg_i_33_n_5
    );
var_quant_3_reg_4305_reg_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln479_1_reg_4280(0),
      I1 => add_ln479_reg_4275(0),
      O => var_quant_3_reg_4305_reg_i_34_n_5
    );
var_quant_3_reg_4305_reg_i_4: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => var_quant_3_reg_4305_reg_i_4_n_5,
      CO(6) => var_quant_3_reg_4305_reg_i_4_n_6,
      CO(5) => var_quant_3_reg_4305_reg_i_4_n_7,
      CO(4) => var_quant_3_reg_4305_reg_i_4_n_8,
      CO(3) => var_quant_3_reg_4305_reg_i_4_n_9,
      CO(2) => var_quant_3_reg_4305_reg_i_4_n_10,
      CO(1) => var_quant_3_reg_4305_reg_i_4_n_11,
      CO(0) => var_quant_3_reg_4305_reg_i_4_n_12,
      DI(7 downto 0) => add_ln492_2_reg_4285(7 downto 0),
      O(7 downto 1) => sel(6 downto 0),
      O(0) => NLW_var_quant_3_reg_4305_reg_i_4_O_UNCONNECTED(0),
      S(7) => var_quant_3_reg_4305_reg_i_15_n_5,
      S(6) => var_quant_3_reg_4305_reg_i_16_n_5,
      S(5) => var_quant_3_reg_4305_reg_i_17_n_5,
      S(4) => var_quant_3_reg_4305_reg_i_18_n_5,
      S(3) => var_quant_3_reg_4305_reg_i_19_n_5,
      S(2) => var_quant_3_reg_4305_reg_i_20_n_5,
      S(1) => var_quant_3_reg_4305_reg_i_21_n_5,
      S(0) => var_quant_3_reg_4305_reg_i_22_n_5
    );
var_quant_3_reg_4305_reg_i_5: unisim.vcomponents.CARRY8
     port map (
      CI => var_quant_3_reg_4305_reg_i_23_n_5,
      CI_TOP => '0',
      CO(7 downto 4) => NLW_var_quant_3_reg_4305_reg_i_5_CO_UNCONNECTED(7 downto 4),
      CO(3) => var_3_fu_2921_p4(10),
      CO(2) => NLW_var_quant_3_reg_4305_reg_i_5_CO_UNCONNECTED(2),
      CO(1) => var_quant_3_reg_4305_reg_i_5_n_11,
      CO(0) => var_quant_3_reg_4305_reg_i_5_n_12,
      DI(7 downto 3) => B"00000",
      DI(2 downto 0) => add_ln479_1_reg_4280(10 downto 8),
      O(7 downto 3) => NLW_var_quant_3_reg_4305_reg_i_5_O_UNCONNECTED(7 downto 3),
      O(2 downto 0) => var_3_fu_2921_p4(9 downto 7),
      S(7 downto 3) => B"00001",
      S(2) => var_quant_3_reg_4305_reg_i_24_n_5,
      S(1) => var_quant_3_reg_4305_reg_i_25_n_5,
      S(0) => var_quant_3_reg_4305_reg_i_26_n_5
    );
var_quant_3_reg_4305_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4141_pp0_iter6_reg(7),
      I1 => var_3_fu_2921_p4(7),
      O => var_quant_3_reg_4305_reg_i_6_n_5
    );
var_quant_3_reg_4305_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4141_pp0_iter6_reg(6),
      I1 => var_3_fu_2921_p4(6),
      O => var_quant_3_reg_4305_reg_i_7_n_5
    );
var_quant_3_reg_4305_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4141_pp0_iter6_reg(5),
      I1 => var_3_fu_2921_p4(5),
      O => var_quant_3_reg_4305_reg_i_8_n_5
    );
var_quant_3_reg_4305_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4141_pp0_iter6_reg(4),
      I1 => var_3_fu_2921_p4(4),
      O => var_quant_3_reg_4305_reg_i_9_n_5
    );
var_quant_reg_4290_reg: unisim.vcomponents.RAMB18E2
    generic map(
      CASCADE_ORDER_A => "NONE",
      CASCADE_ORDER_B => "NONE",
      CLOCK_DOMAINS => "COMMON",
      DOA_REG => 1,
      DOB_REG => 1,
      ENADDRENA => "FALSE",
      ENADDRENB => "FALSE",
      INITP_00 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_01 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_02 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_03 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_04 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_05 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_06 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INITP_07 => X"0000000000000000000000000000000000000000000000000000000000000000",
      INIT_00 => X"00440049004E0055005D00660071007F009200AA00CC00FF015501FF03FF03FF",
      INIT_01 => X"0021002200230024002500270028002A002C002E0030003300350038003C003F",
      INIT_02 => X"00150016001600170017001800180019001A001A001B001C001D001E001F001F",
      INIT_03 => X"0010001000100011001100110011001200120012001300130014001400140015",
      INIT_04 => X"000C000D000D000D000D000D000E000E000E000E000E000F000F000F000F000F",
      INIT_05 => X"000A000A000B000B000B000B000B000B000B000B000C000C000C000C000C000C",
      INIT_06 => X"000900090009000900090009000900090009000A000A000A000A000A000A000A",
      INIT_07 => X"0008000800080008000800080008000800080008000800080008000800090009",
      INIT_08 => X"0007000700070007000700070007000700070007000700070007000700070007",
      INIT_09 => X"0006000600060006000600060006000600060006000600060006000700070007",
      INIT_0A => X"0005000500050005000500060006000600060006000600060006000600060006",
      INIT_0B => X"0005000500050005000500050005000500050005000500050005000500050005",
      INIT_0C => X"0004000400040005000500050005000500050005000500050005000500050005",
      INIT_0D => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_0E => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_0F => X"0004000400040004000400040004000400040004000400040004000400040004",
      INIT_10 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_11 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_12 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_13 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_14 => X"0003000300030003000300030003000300030003000300030003000300030003",
      INIT_15 => X"0002000200020002000200020002000200020002000300030003000300030003",
      INIT_16 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_17 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_18 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_19 => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1A => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1B => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1C => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1D => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1E => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_1F => X"0002000200020002000200020002000200020002000200020002000200020002",
      INIT_20 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_21 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_22 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_23 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_24 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_25 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_26 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_27 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_28 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_29 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2A => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2B => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2C => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2D => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2E => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_2F => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_30 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_31 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_32 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_33 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_34 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_35 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_36 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_37 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_38 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_39 => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3A => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3B => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3C => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3D => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3E => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_3F => X"0001000100010001000100010001000100010001000100010001000100010001",
      INIT_A => B"00" & X"0000",
      INIT_B => B"00" & X"0000",
      INIT_FILE => "NONE",
      RDADDRCHANGEA => "FALSE",
      RDADDRCHANGEB => "FALSE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SLEEP_ASYNC => "FALSE",
      SRVAL_A => B"00" & X"0000",
      SRVAL_B => B"00" & X"0000",
      WRITE_MODE_A => "WRITE_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 0
    )
        port map (
      ADDRARDADDR(13 downto 4) => add_ln492_1_fu_2944_p2(10 downto 1),
      ADDRARDADDR(3 downto 0) => B"0000",
      ADDRBWRADDR(13 downto 4) => add_ln492_3_fu_2963_p2(10 downto 1),
      ADDRBWRADDR(3 downto 0) => B"0000",
      ADDRENA => '1',
      ADDRENB => '1',
      CASDIMUXA => '0',
      CASDIMUXB => '0',
      CASDINA(15 downto 0) => B"0000000000000000",
      CASDINB(15 downto 0) => B"0000000000000000",
      CASDINPA(1 downto 0) => B"00",
      CASDINPB(1 downto 0) => B"00",
      CASDOMUXA => '0',
      CASDOMUXB => '0',
      CASDOMUXEN_A => '1',
      CASDOMUXEN_B => '1',
      CASDOUTA(15 downto 0) => NLW_var_quant_reg_4290_reg_CASDOUTA_UNCONNECTED(15 downto 0),
      CASDOUTB(15 downto 0) => NLW_var_quant_reg_4290_reg_CASDOUTB_UNCONNECTED(15 downto 0),
      CASDOUTPA(1 downto 0) => NLW_var_quant_reg_4290_reg_CASDOUTPA_UNCONNECTED(1 downto 0),
      CASDOUTPB(1 downto 0) => NLW_var_quant_reg_4290_reg_CASDOUTPB_UNCONNECTED(1 downto 0),
      CASOREGIMUXA => '0',
      CASOREGIMUXB => '0',
      CASOREGIMUXEN_A => '1',
      CASOREGIMUXEN_B => '1',
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DINADIN(15 downto 0) => B"0000001111111111",
      DINBDIN(15 downto 0) => B"1111111111111111",
      DINPADINP(1 downto 0) => B"00",
      DINPBDINP(1 downto 0) => B"11",
      DOUTADOUT(15 downto 10) => NLW_var_quant_reg_4290_reg_DOUTADOUT_UNCONNECTED(15 downto 10),
      DOUTADOUT(9 downto 1) => zext_ln494_fu_3057_p1(8 downto 0),
      DOUTADOUT(0) => var_quant_reg_4290_reg_n_52,
      DOUTBDOUT(15 downto 10) => NLW_var_quant_reg_4290_reg_DOUTBDOUT_UNCONNECTED(15 downto 10),
      DOUTBDOUT(9 downto 2) => w_3_reg_4315(7 downto 0),
      DOUTBDOUT(1 downto 0) => NLW_var_quant_reg_4290_reg_DOUTBDOUT_UNCONNECTED(1 downto 0),
      DOUTPADOUTP(1 downto 0) => NLW_var_quant_reg_4290_reg_DOUTPADOUTP_UNCONNECTED(1 downto 0),
      DOUTPBDOUTP(1 downto 0) => NLW_var_quant_reg_4290_reg_DOUTPBDOUTP_UNCONNECTED(1 downto 0),
      ENARDEN => '1',
      ENBWREN => frp_pipeline_valid_U_valid_out(7),
      REGCEAREGCE => frp_pipeline_valid_U_valid_out(8),
      REGCEB => '1',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      SLEEP => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3 downto 0) => B"0000"
    );
var_quant_reg_4290_reg_i_1: unisim.vcomponents.CARRY8
     port map (
      CI => var_quant_reg_4290_reg_i_2_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => NLW_var_quant_reg_4290_reg_i_1_CO_UNCONNECTED(7 downto 2),
      CO(1) => var_quant_reg_4290_reg_i_1_n_11,
      CO(0) => var_quant_reg_4290_reg_i_1_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => NLW_var_quant_reg_4290_reg_i_1_O_UNCONNECTED(7 downto 3),
      O(2 downto 0) => add_ln492_1_fu_2944_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => var_fu_2899_p4(10 downto 8)
    );
var_quant_reg_4290_reg_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4141_pp0_iter6_reg(3),
      I1 => var_fu_2899_p4(3),
      O => var_quant_reg_4290_reg_i_10_n_5
    );
var_quant_reg_4290_reg_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4141_pp0_iter6_reg(2),
      I1 => var_fu_2899_p4(2),
      O => var_quant_reg_4290_reg_i_11_n_5
    );
var_quant_reg_4290_reg_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4141_pp0_iter6_reg(1),
      I1 => var_fu_2899_p4(1),
      O => var_quant_reg_4290_reg_i_12_n_5
    );
var_quant_reg_4290_reg_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4141_pp0_iter6_reg(0),
      I1 => var_fu_2899_p4(0),
      O => var_quant_reg_4290_reg_i_13_n_5
    );
var_quant_reg_4290_reg_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln492_2_reg_4285(8),
      I1 => var_1_reg_4265(8),
      O => var_quant_reg_4290_reg_i_14_n_5
    );
var_quant_reg_4290_reg_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln492_2_reg_4285(7),
      I1 => var_1_reg_4265(7),
      O => var_quant_reg_4290_reg_i_15_n_5
    );
var_quant_reg_4290_reg_i_16: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln492_2_reg_4285(6),
      I1 => var_1_reg_4265(6),
      O => var_quant_reg_4290_reg_i_16_n_5
    );
var_quant_reg_4290_reg_i_17: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln492_2_reg_4285(5),
      I1 => var_1_reg_4265(5),
      O => var_quant_reg_4290_reg_i_17_n_5
    );
var_quant_reg_4290_reg_i_18: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln492_2_reg_4285(4),
      I1 => var_1_reg_4265(4),
      O => var_quant_reg_4290_reg_i_18_n_5
    );
var_quant_reg_4290_reg_i_19: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln492_2_reg_4285(3),
      I1 => var_1_reg_4265(3),
      O => var_quant_reg_4290_reg_i_19_n_5
    );
var_quant_reg_4290_reg_i_2: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => var_quant_reg_4290_reg_i_2_n_5,
      CO(6) => var_quant_reg_4290_reg_i_2_n_6,
      CO(5) => var_quant_reg_4290_reg_i_2_n_7,
      CO(4) => var_quant_reg_4290_reg_i_2_n_8,
      CO(3) => var_quant_reg_4290_reg_i_2_n_9,
      CO(2) => var_quant_reg_4290_reg_i_2_n_10,
      CO(1) => var_quant_reg_4290_reg_i_2_n_11,
      CO(0) => var_quant_reg_4290_reg_i_2_n_12,
      DI(7 downto 0) => SD_reg_4141_pp0_iter6_reg(7 downto 0),
      O(7 downto 1) => add_ln492_1_fu_2944_p2(7 downto 1),
      O(0) => NLW_var_quant_reg_4290_reg_i_2_O_UNCONNECTED(0),
      S(7) => var_quant_reg_4290_reg_i_6_n_5,
      S(6) => var_quant_reg_4290_reg_i_7_n_5,
      S(5) => var_quant_reg_4290_reg_i_8_n_5,
      S(4) => var_quant_reg_4290_reg_i_9_n_5,
      S(3) => var_quant_reg_4290_reg_i_10_n_5,
      S(2) => var_quant_reg_4290_reg_i_11_n_5,
      S(1) => var_quant_reg_4290_reg_i_12_n_5,
      S(0) => var_quant_reg_4290_reg_i_13_n_5
    );
var_quant_reg_4290_reg_i_20: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln492_2_reg_4285(2),
      I1 => var_1_reg_4265(2),
      O => var_quant_reg_4290_reg_i_20_n_5
    );
var_quant_reg_4290_reg_i_21: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln492_2_reg_4285(1),
      I1 => var_1_reg_4265(1),
      O => var_quant_reg_4290_reg_i_21_n_5
    );
var_quant_reg_4290_reg_i_22: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln492_2_reg_4285(0),
      I1 => var_1_reg_4265(0),
      O => var_quant_reg_4290_reg_i_22_n_5
    );
var_quant_reg_4290_reg_i_23: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => var_quant_reg_4290_reg_i_23_n_5,
      CO(6) => var_quant_reg_4290_reg_i_23_n_6,
      CO(5) => var_quant_reg_4290_reg_i_23_n_7,
      CO(4) => var_quant_reg_4290_reg_i_23_n_8,
      CO(3) => var_quant_reg_4290_reg_i_23_n_9,
      CO(2) => var_quant_reg_4290_reg_i_23_n_10,
      CO(1) => var_quant_reg_4290_reg_i_23_n_11,
      CO(0) => var_quant_reg_4290_reg_i_23_n_12,
      DI(7 downto 0) => add_ln476_1_reg_4260(7 downto 0),
      O(7 downto 1) => var_fu_2899_p4(6 downto 0),
      O(0) => NLW_var_quant_reg_4290_reg_i_23_O_UNCONNECTED(0),
      S(7) => var_quant_reg_4290_reg_i_27_n_5,
      S(6) => var_quant_reg_4290_reg_i_28_n_5,
      S(5) => var_quant_reg_4290_reg_i_29_n_5,
      S(4) => var_quant_reg_4290_reg_i_30_n_5,
      S(3) => var_quant_reg_4290_reg_i_31_n_5,
      S(2) => var_quant_reg_4290_reg_i_32_n_5,
      S(1) => var_quant_reg_4290_reg_i_33_n_5,
      S(0) => var_quant_reg_4290_reg_i_34_n_5
    );
var_quant_reg_4290_reg_i_24: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln476_1_reg_4260(10),
      I1 => add_ln476_reg_4255(10),
      O => var_quant_reg_4290_reg_i_24_n_5
    );
var_quant_reg_4290_reg_i_25: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln476_1_reg_4260(9),
      I1 => add_ln476_reg_4255(9),
      O => var_quant_reg_4290_reg_i_25_n_5
    );
var_quant_reg_4290_reg_i_26: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln476_1_reg_4260(8),
      I1 => add_ln476_reg_4255(8),
      O => var_quant_reg_4290_reg_i_26_n_5
    );
var_quant_reg_4290_reg_i_27: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln476_1_reg_4260(7),
      I1 => add_ln476_reg_4255(7),
      O => var_quant_reg_4290_reg_i_27_n_5
    );
var_quant_reg_4290_reg_i_28: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln476_1_reg_4260(6),
      I1 => add_ln476_reg_4255(6),
      O => var_quant_reg_4290_reg_i_28_n_5
    );
var_quant_reg_4290_reg_i_29: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln476_1_reg_4260(5),
      I1 => add_ln476_reg_4255(5),
      O => var_quant_reg_4290_reg_i_29_n_5
    );
var_quant_reg_4290_reg_i_3: unisim.vcomponents.CARRY8
     port map (
      CI => var_quant_reg_4290_reg_i_4_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => NLW_var_quant_reg_4290_reg_i_3_CO_UNCONNECTED(7 downto 2),
      CO(1) => var_quant_reg_4290_reg_i_3_n_11,
      CO(0) => var_quant_reg_4290_reg_i_3_n_12,
      DI(7 downto 1) => B"0000000",
      DI(0) => add_ln492_2_reg_4285(8),
      O(7 downto 3) => NLW_var_quant_reg_4290_reg_i_3_O_UNCONNECTED(7 downto 3),
      O(2 downto 0) => add_ln492_3_fu_2963_p2(10 downto 8),
      S(7 downto 3) => B"00000",
      S(2 downto 1) => var_1_reg_4265(10 downto 9),
      S(0) => var_quant_reg_4290_reg_i_14_n_5
    );
var_quant_reg_4290_reg_i_30: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln476_1_reg_4260(4),
      I1 => add_ln476_reg_4255(4),
      O => var_quant_reg_4290_reg_i_30_n_5
    );
var_quant_reg_4290_reg_i_31: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln476_1_reg_4260(3),
      I1 => add_ln476_reg_4255(3),
      O => var_quant_reg_4290_reg_i_31_n_5
    );
var_quant_reg_4290_reg_i_32: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln476_1_reg_4260(2),
      I1 => add_ln476_reg_4255(2),
      O => var_quant_reg_4290_reg_i_32_n_5
    );
var_quant_reg_4290_reg_i_33: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln476_1_reg_4260(1),
      I1 => add_ln476_reg_4255(1),
      O => var_quant_reg_4290_reg_i_33_n_5
    );
var_quant_reg_4290_reg_i_34: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => add_ln476_1_reg_4260(0),
      I1 => add_ln476_reg_4255(0),
      O => var_quant_reg_4290_reg_i_34_n_5
    );
var_quant_reg_4290_reg_i_4: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => var_quant_reg_4290_reg_i_4_n_5,
      CO(6) => var_quant_reg_4290_reg_i_4_n_6,
      CO(5) => var_quant_reg_4290_reg_i_4_n_7,
      CO(4) => var_quant_reg_4290_reg_i_4_n_8,
      CO(3) => var_quant_reg_4290_reg_i_4_n_9,
      CO(2) => var_quant_reg_4290_reg_i_4_n_10,
      CO(1) => var_quant_reg_4290_reg_i_4_n_11,
      CO(0) => var_quant_reg_4290_reg_i_4_n_12,
      DI(7 downto 0) => add_ln492_2_reg_4285(7 downto 0),
      O(7 downto 1) => add_ln492_3_fu_2963_p2(7 downto 1),
      O(0) => NLW_var_quant_reg_4290_reg_i_4_O_UNCONNECTED(0),
      S(7) => var_quant_reg_4290_reg_i_15_n_5,
      S(6) => var_quant_reg_4290_reg_i_16_n_5,
      S(5) => var_quant_reg_4290_reg_i_17_n_5,
      S(4) => var_quant_reg_4290_reg_i_18_n_5,
      S(3) => var_quant_reg_4290_reg_i_19_n_5,
      S(2) => var_quant_reg_4290_reg_i_20_n_5,
      S(1) => var_quant_reg_4290_reg_i_21_n_5,
      S(0) => var_quant_reg_4290_reg_i_22_n_5
    );
var_quant_reg_4290_reg_i_5: unisim.vcomponents.CARRY8
     port map (
      CI => var_quant_reg_4290_reg_i_23_n_5,
      CI_TOP => '0',
      CO(7 downto 4) => NLW_var_quant_reg_4290_reg_i_5_CO_UNCONNECTED(7 downto 4),
      CO(3) => var_fu_2899_p4(10),
      CO(2) => NLW_var_quant_reg_4290_reg_i_5_CO_UNCONNECTED(2),
      CO(1) => var_quant_reg_4290_reg_i_5_n_11,
      CO(0) => var_quant_reg_4290_reg_i_5_n_12,
      DI(7 downto 3) => B"00000",
      DI(2 downto 0) => add_ln476_1_reg_4260(10 downto 8),
      O(7 downto 3) => NLW_var_quant_reg_4290_reg_i_5_O_UNCONNECTED(7 downto 3),
      O(2 downto 0) => var_fu_2899_p4(9 downto 7),
      S(7 downto 3) => B"00001",
      S(2) => var_quant_reg_4290_reg_i_24_n_5,
      S(1) => var_quant_reg_4290_reg_i_25_n_5,
      S(0) => var_quant_reg_4290_reg_i_26_n_5
    );
var_quant_reg_4290_reg_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4141_pp0_iter6_reg(7),
      I1 => var_fu_2899_p4(7),
      O => var_quant_reg_4290_reg_i_6_n_5
    );
var_quant_reg_4290_reg_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4141_pp0_iter6_reg(6),
      I1 => var_fu_2899_p4(6),
      O => var_quant_reg_4290_reg_i_7_n_5
    );
var_quant_reg_4290_reg_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4141_pp0_iter6_reg(5),
      I1 => var_fu_2899_p4(5),
      O => var_quant_reg_4290_reg_i_8_n_5
    );
var_quant_reg_4290_reg_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => SD_reg_4141_pp0_iter6_reg(4),
      I1 => var_fu_2899_p4(4),
      O => var_quant_reg_4290_reg_i_9_n_5
    );
\w_3_reg_4315_pp0_iter9_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => w_3_reg_4315(0),
      Q => w_3_reg_4315_pp0_iter9_reg(0),
      R => '0'
    );
\w_3_reg_4315_pp0_iter9_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => w_3_reg_4315(1),
      Q => w_3_reg_4315_pp0_iter9_reg(1),
      R => '0'
    );
\w_3_reg_4315_pp0_iter9_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => w_3_reg_4315(2),
      Q => w_3_reg_4315_pp0_iter9_reg(2),
      R => '0'
    );
\w_3_reg_4315_pp0_iter9_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => w_3_reg_4315(3),
      Q => w_3_reg_4315_pp0_iter9_reg(3),
      R => '0'
    );
\w_3_reg_4315_pp0_iter9_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => w_3_reg_4315(4),
      Q => w_3_reg_4315_pp0_iter9_reg(4),
      R => '0'
    );
\w_3_reg_4315_pp0_iter9_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => w_3_reg_4315(5),
      Q => w_3_reg_4315_pp0_iter9_reg(5),
      R => '0'
    );
\w_3_reg_4315_pp0_iter9_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => w_3_reg_4315(6),
      Q => w_3_reg_4315_pp0_iter9_reg(6),
      R => '0'
    );
\w_3_reg_4315_pp0_iter9_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => w_3_reg_4315(7),
      Q => w_3_reg_4315_pp0_iter9_reg(7),
      R => '0'
    );
\w_5_reg_4321_pp0_iter9_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => w_5_reg_4321(0),
      Q => w_5_reg_4321_pp0_iter9_reg(0),
      R => '0'
    );
\w_5_reg_4321_pp0_iter9_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => w_5_reg_4321(1),
      Q => w_5_reg_4321_pp0_iter9_reg(1),
      R => '0'
    );
\w_5_reg_4321_pp0_iter9_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => w_5_reg_4321(2),
      Q => w_5_reg_4321_pp0_iter9_reg(2),
      R => '0'
    );
\w_5_reg_4321_pp0_iter9_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => w_5_reg_4321(3),
      Q => w_5_reg_4321_pp0_iter9_reg(3),
      R => '0'
    );
\w_5_reg_4321_pp0_iter9_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => w_5_reg_4321(4),
      Q => w_5_reg_4321_pp0_iter9_reg(4),
      R => '0'
    );
\w_5_reg_4321_pp0_iter9_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => w_5_reg_4321(5),
      Q => w_5_reg_4321_pp0_iter9_reg(5),
      R => '0'
    );
\w_5_reg_4321_pp0_iter9_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => w_5_reg_4321(6),
      Q => w_5_reg_4321_pp0_iter9_reg(6),
      R => '0'
    );
\w_5_reg_4321_pp0_iter9_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => w_5_reg_4321(7),
      Q => w_5_reg_4321_pp0_iter9_reg(7),
      R => '0'
    );
\w_7_reg_4337_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => var_quant_3_reg_4305_reg_n_51,
      Q => w_7_reg_4337(0),
      R => '0'
    );
\w_7_reg_4337_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => var_quant_3_reg_4305_reg_n_50,
      Q => w_7_reg_4337(1),
      R => '0'
    );
\w_7_reg_4337_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => var_quant_3_reg_4305_reg_n_49,
      Q => w_7_reg_4337(2),
      R => '0'
    );
\w_7_reg_4337_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => var_quant_3_reg_4305_reg_n_48,
      Q => w_7_reg_4337(3),
      R => '0'
    );
\w_7_reg_4337_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => var_quant_3_reg_4305_reg_n_47,
      Q => w_7_reg_4337(4),
      R => '0'
    );
\w_7_reg_4337_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => var_quant_3_reg_4305_reg_n_46,
      Q => w_7_reg_4337(5),
      R => '0'
    );
\w_7_reg_4337_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => var_quant_3_reg_4305_reg_n_45,
      Q => w_7_reg_4337(6),
      R => '0'
    );
\w_7_reg_4337_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => var_quant_3_reg_4305_reg_n_44,
      Q => w_7_reg_4337(7),
      R => '0'
    );
\w_7_reg_4337_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => var_quant_3_reg_4305_reg_n_43,
      Q => w_7_reg_4337(8),
      R => '0'
    );
\w_8_reg_4332_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln494_fu_3057_p1(0),
      Q => w_8_reg_4332(0),
      R => '0'
    );
\w_8_reg_4332_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln494_fu_3057_p1(1),
      Q => w_8_reg_4332(1),
      R => '0'
    );
\w_8_reg_4332_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln494_fu_3057_p1(2),
      Q => w_8_reg_4332(2),
      R => '0'
    );
\w_8_reg_4332_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln494_fu_3057_p1(3),
      Q => w_8_reg_4332(3),
      R => '0'
    );
\w_8_reg_4332_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln494_fu_3057_p1(4),
      Q => w_8_reg_4332(4),
      R => '0'
    );
\w_8_reg_4332_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln494_fu_3057_p1(5),
      Q => w_8_reg_4332(5),
      R => '0'
    );
\w_8_reg_4332_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln494_fu_3057_p1(6),
      Q => w_8_reg_4332(6),
      R => '0'
    );
\w_8_reg_4332_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln494_fu_3057_p1(7),
      Q => w_8_reg_4332(7),
      R => '0'
    );
\w_8_reg_4332_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => zext_ln494_fu_3057_p1(8),
      Q => w_8_reg_4332(8),
      R => '0'
    );
\x_11_reg_3702_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_179,
      Q => x_11_reg_3702(0),
      R => '0'
    );
\x_11_reg_3702_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_197,
      Q => x_11_reg_3702(10),
      R => '0'
    );
\x_11_reg_3702_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_196,
      Q => x_11_reg_3702(11),
      R => '0'
    );
\x_11_reg_3702_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_195,
      Q => x_11_reg_3702(1),
      R => '0'
    );
\x_11_reg_3702_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_194,
      Q => x_11_reg_3702(2),
      R => '0'
    );
\x_11_reg_3702_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_193,
      Q => x_11_reg_3702(3),
      R => '0'
    );
\x_11_reg_3702_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_192,
      Q => x_11_reg_3702(4),
      R => '0'
    );
\x_11_reg_3702_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_191,
      Q => x_11_reg_3702(5),
      R => '0'
    );
\x_11_reg_3702_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_190,
      Q => x_11_reg_3702(6),
      R => '0'
    );
\x_11_reg_3702_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_189,
      Q => x_11_reg_3702(7),
      R => '0'
    );
\x_11_reg_3702_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_188,
      Q => x_11_reg_3702(8),
      R => '0'
    );
\x_11_reg_3702_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_198,
      Q => x_11_reg_3702(9),
      R => '0'
    );
\x_fu_228_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_217,
      Q => \x_fu_228_reg_n_5_[0]\,
      R => '0'
    );
\x_fu_228_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_207,
      Q => \x_fu_228_reg_n_5_[10]\,
      R => '0'
    );
\x_fu_228_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_206,
      Q => \x_fu_228_reg_n_5_[11]\,
      R => '0'
    );
\x_fu_228_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_205,
      Q => \x_fu_228_reg_n_5_[12]\,
      R => '0'
    );
\x_fu_228_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_204,
      Q => \x_fu_228_reg_n_5_[13]\,
      R => '0'
    );
\x_fu_228_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_203,
      Q => \x_fu_228_reg_n_5_[14]\,
      R => '0'
    );
\x_fu_228_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_202,
      Q => \x_fu_228_reg_n_5_[15]\,
      R => '0'
    );
\x_fu_228_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_201,
      Q => \x_fu_228_reg_n_5_[16]\,
      R => '0'
    );
\x_fu_228_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_216,
      Q => \x_fu_228_reg_n_5_[1]\,
      R => '0'
    );
\x_fu_228_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_215,
      Q => \x_fu_228_reg_n_5_[2]\,
      R => '0'
    );
\x_fu_228_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_214,
      Q => \x_fu_228_reg_n_5_[3]\,
      R => '0'
    );
\x_fu_228_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_213,
      Q => \x_fu_228_reg_n_5_[4]\,
      R => '0'
    );
\x_fu_228_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_212,
      Q => \x_fu_228_reg_n_5_[5]\,
      R => '0'
    );
\x_fu_228_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_211,
      Q => \x_fu_228_reg_n_5_[6]\,
      R => '0'
    );
\x_fu_228_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_210,
      Q => \x_fu_228_reg_n_5_[7]\,
      R => '0'
    );
\x_fu_228_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_209,
      Q => \x_fu_228_reg_n_5_[8]\,
      R => '0'
    );
\x_fu_228_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => flow_control_loop_pipe_sequential_init_U_n_208,
      Q => \x_fu_228_reg_n_5_[9]\,
      R => '0'
    );
\zext_ln450_1_reg_3917[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(0),
      I1 => \empty_145_fu_308[7]_i_3_n_5\,
      I2 => empty_133_fu_260(0),
      O => \zext_ln450_1_reg_3917[0]_i_1_n_5\
    );
\zext_ln450_1_reg_3917[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(1),
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => empty_133_fu_260(1),
      O => \zext_ln450_1_reg_3917[1]_i_1_n_5\
    );
\zext_ln450_1_reg_3917[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(2),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => empty_133_fu_260(2),
      O => \zext_ln450_1_reg_3917[2]_i_1_n_5\
    );
\zext_ln450_1_reg_3917[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(3),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => empty_133_fu_260(3),
      O => \zext_ln450_1_reg_3917[3]_i_1_n_5\
    );
\zext_ln450_1_reg_3917[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(4),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => empty_133_fu_260(4),
      O => \zext_ln450_1_reg_3917[4]_i_1_n_5\
    );
\zext_ln450_1_reg_3917[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(5),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => empty_133_fu_260(5),
      O => \zext_ln450_1_reg_3917[5]_i_1_n_5\
    );
\zext_ln450_1_reg_3917[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(6),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => empty_133_fu_260(6),
      O => \zext_ln450_1_reg_3917[6]_i_1_n_5\
    );
\zext_ln450_1_reg_3917[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_7_reg_3824(7),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => empty_133_fu_260(7),
      O => \zext_ln450_1_reg_3917[7]_i_1_n_5\
    );
\zext_ln450_1_reg_3917_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln450_1_reg_3917[0]_i_1_n_5\,
      Q => zext_ln450_1_reg_3917(0),
      R => '0'
    );
\zext_ln450_1_reg_3917_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln450_1_reg_3917[1]_i_1_n_5\,
      Q => zext_ln450_1_reg_3917(1),
      R => '0'
    );
\zext_ln450_1_reg_3917_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln450_1_reg_3917[2]_i_1_n_5\,
      Q => zext_ln450_1_reg_3917(2),
      R => '0'
    );
\zext_ln450_1_reg_3917_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln450_1_reg_3917[3]_i_1_n_5\,
      Q => zext_ln450_1_reg_3917(3),
      R => '0'
    );
\zext_ln450_1_reg_3917_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln450_1_reg_3917[4]_i_1_n_5\,
      Q => zext_ln450_1_reg_3917(4),
      R => '0'
    );
\zext_ln450_1_reg_3917_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln450_1_reg_3917[5]_i_1_n_5\,
      Q => zext_ln450_1_reg_3917(5),
      R => '0'
    );
\zext_ln450_1_reg_3917_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln450_1_reg_3917[6]_i_1_n_5\,
      Q => zext_ln450_1_reg_3917(6),
      R => '0'
    );
\zext_ln450_1_reg_3917_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln450_1_reg_3917[7]_i_1_n_5\,
      Q => zext_ln450_1_reg_3917(7),
      R => '0'
    );
\zext_ln450_3_reg_3922[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_5_reg_3805(0),
      I1 => \empty_145_fu_308[7]_i_3_n_5\,
      I2 => empty_139_fu_284(0),
      O => \zext_ln450_3_reg_3922[0]_i_1_n_5\
    );
\zext_ln450_3_reg_3922[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_5_reg_3805(1),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => empty_139_fu_284(1),
      O => \zext_ln450_3_reg_3922[1]_i_1_n_5\
    );
\zext_ln450_3_reg_3922[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => LineBufVal_5_reg_3805(2),
      I3 => empty_139_fu_284(2),
      O => \zext_ln450_3_reg_3922[2]_i_1_n_5\
    );
\zext_ln450_3_reg_3922[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => LineBufVal_5_reg_3805(3),
      I3 => empty_139_fu_284(3),
      O => \zext_ln450_3_reg_3922[3]_i_1_n_5\
    );
\zext_ln450_3_reg_3922[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => LineBufVal_5_reg_3805(4),
      I3 => empty_139_fu_284(4),
      O => \zext_ln450_3_reg_3922[4]_i_1_n_5\
    );
\zext_ln450_3_reg_3922[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => LineBufVal_5_reg_3805(5),
      I3 => empty_139_fu_284(5),
      O => \zext_ln450_3_reg_3922[5]_i_1_n_5\
    );
\zext_ln450_3_reg_3922[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => LineBufVal_5_reg_3805(6),
      I3 => empty_139_fu_284(6),
      O => \zext_ln450_3_reg_3922[6]_i_1_n_5\
    );
\zext_ln450_3_reg_3922[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_5_reg_3805(7),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => empty_139_fu_284(7),
      O => \zext_ln450_3_reg_3922[7]_i_1_n_5\
    );
\zext_ln450_3_reg_3922[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      O => \zext_ln450_3_reg_3922[7]_i_2_n_5\
    );
\zext_ln450_3_reg_3922_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln450_3_reg_3922[0]_i_1_n_5\,
      Q => zext_ln450_3_reg_3922_reg(0),
      R => '0'
    );
\zext_ln450_3_reg_3922_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln450_3_reg_3922[1]_i_1_n_5\,
      Q => zext_ln450_3_reg_3922_reg(1),
      R => '0'
    );
\zext_ln450_3_reg_3922_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln450_3_reg_3922[2]_i_1_n_5\,
      Q => zext_ln450_3_reg_3922_reg(2),
      R => '0'
    );
\zext_ln450_3_reg_3922_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln450_3_reg_3922[3]_i_1_n_5\,
      Q => zext_ln450_3_reg_3922_reg(3),
      R => '0'
    );
\zext_ln450_3_reg_3922_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln450_3_reg_3922[4]_i_1_n_5\,
      Q => zext_ln450_3_reg_3922_reg(4),
      R => '0'
    );
\zext_ln450_3_reg_3922_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln450_3_reg_3922[5]_i_1_n_5\,
      Q => zext_ln450_3_reg_3922_reg(5),
      R => '0'
    );
\zext_ln450_3_reg_3922_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln450_3_reg_3922[6]_i_1_n_5\,
      Q => zext_ln450_3_reg_3922_reg(6),
      R => '0'
    );
\zext_ln450_3_reg_3922_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln450_3_reg_3922[7]_i_1_n_5\,
      Q => zext_ln450_3_reg_3922_reg(7),
      R => '0'
    );
\zext_ln452_1_reg_3940[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_5_reg_3805(0),
      I1 => \empty_145_fu_308[7]_i_3_n_5\,
      I2 => empty_137_fu_276(0),
      O => \zext_ln452_1_reg_3940[0]_i_1_n_5\
    );
\zext_ln452_1_reg_3940[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_5_reg_3805(1),
      I1 => \empty_145_fu_308[7]_i_3_n_5\,
      I2 => empty_137_fu_276(1),
      O => \zext_ln452_1_reg_3940[1]_i_1_n_5\
    );
\zext_ln452_1_reg_3940[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => LineBufVal_5_reg_3805(2),
      I3 => empty_137_fu_276(2),
      O => \zext_ln452_1_reg_3940[2]_i_1_n_5\
    );
\zext_ln452_1_reg_3940[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => LineBufVal_5_reg_3805(3),
      I3 => empty_137_fu_276(3),
      O => \zext_ln452_1_reg_3940[3]_i_1_n_5\
    );
\zext_ln452_1_reg_3940[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => LineBufVal_5_reg_3805(4),
      I3 => empty_137_fu_276(4),
      O => \zext_ln452_1_reg_3940[4]_i_1_n_5\
    );
\zext_ln452_1_reg_3940[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => LineBufVal_5_reg_3805(5),
      I3 => empty_137_fu_276(5),
      O => \zext_ln452_1_reg_3940[5]_i_1_n_5\
    );
\zext_ln452_1_reg_3940[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F780"
    )
        port map (
      I0 => icmp_ln328_reg_3707_pp0_iter2_reg,
      I1 => cmp147_reg_3711_pp0_iter2_reg,
      I2 => LineBufVal_5_reg_3805(6),
      I3 => empty_137_fu_276(6),
      O => \zext_ln452_1_reg_3940[6]_i_1_n_5\
    );
\zext_ln452_1_reg_3940[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => LineBufVal_5_reg_3805(7),
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => empty_137_fu_276(7),
      O => \zext_ln452_1_reg_3940[7]_i_1_n_5\
    );
\zext_ln452_1_reg_3940_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln452_1_reg_3940[0]_i_1_n_5\,
      Q => zext_ln452_1_reg_3940_reg(0),
      R => '0'
    );
\zext_ln452_1_reg_3940_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln452_1_reg_3940[1]_i_1_n_5\,
      Q => zext_ln452_1_reg_3940_reg(1),
      R => '0'
    );
\zext_ln452_1_reg_3940_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln452_1_reg_3940[2]_i_1_n_5\,
      Q => zext_ln452_1_reg_3940_reg(2),
      R => '0'
    );
\zext_ln452_1_reg_3940_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln452_1_reg_3940[3]_i_1_n_5\,
      Q => zext_ln452_1_reg_3940_reg(3),
      R => '0'
    );
\zext_ln452_1_reg_3940_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln452_1_reg_3940[4]_i_1_n_5\,
      Q => zext_ln452_1_reg_3940_reg(4),
      R => '0'
    );
\zext_ln452_1_reg_3940_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln452_1_reg_3940[5]_i_1_n_5\,
      Q => zext_ln452_1_reg_3940_reg(5),
      R => '0'
    );
\zext_ln452_1_reg_3940_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln452_1_reg_3940[6]_i_1_n_5\,
      Q => zext_ln452_1_reg_3940_reg(6),
      R => '0'
    );
\zext_ln452_1_reg_3940_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln452_1_reg_3940[7]_i_1_n_5\,
      Q => zext_ln452_1_reg_3940_reg(7),
      R => '0'
    );
\zext_ln455_2_reg_3960[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[0]\,
      I1 => \empty_145_fu_308[7]_i_3_n_5\,
      I2 => \empty_145_fu_308_reg_n_5_[0]\,
      O => \zext_ln455_2_reg_3960[0]_i_1_n_5\
    );
\zext_ln455_2_reg_3960[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[1]\,
      I1 => \empty_145_fu_308[7]_i_3_n_5\,
      I2 => \empty_145_fu_308_reg_n_5_[1]\,
      O => \zext_ln455_2_reg_3960[1]_i_1_n_5\
    );
\zext_ln455_2_reg_3960[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[2]\,
      I1 => \empty_145_fu_308[7]_i_3_n_5\,
      I2 => \empty_145_fu_308_reg_n_5_[2]\,
      O => \zext_ln455_2_reg_3960[2]_i_1_n_5\
    );
\zext_ln455_2_reg_3960[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[3]\,
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => \empty_145_fu_308_reg_n_5_[3]\,
      O => \zext_ln455_2_reg_3960[3]_i_1_n_5\
    );
\zext_ln455_2_reg_3960[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[4]\,
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => \empty_145_fu_308_reg_n_5_[4]\,
      O => \zext_ln455_2_reg_3960[4]_i_1_n_5\
    );
\zext_ln455_2_reg_3960[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[5]\,
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => \empty_145_fu_308_reg_n_5_[5]\,
      O => \zext_ln455_2_reg_3960[5]_i_1_n_5\
    );
\zext_ln455_2_reg_3960[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[6]\,
      I1 => \empty_144_fu_304[7]_i_2_n_5\,
      I2 => \empty_145_fu_308_reg_n_5_[6]\,
      O => \zext_ln455_2_reg_3960[6]_i_1_n_5\
    );
\zext_ln455_2_reg_3960[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \p_0_0_03845_44964_ph_reg_632_reg_n_5_[7]\,
      I1 => \zext_ln450_3_reg_3922[7]_i_2_n_5\,
      I2 => \empty_145_fu_308_reg_n_5_[7]\,
      O => \zext_ln455_2_reg_3960[7]_i_1_n_5\
    );
\zext_ln455_2_reg_3960_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln455_2_reg_3960[0]_i_1_n_5\,
      Q => zext_ln455_2_reg_3960_reg(0),
      R => '0'
    );
\zext_ln455_2_reg_3960_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln455_2_reg_3960[1]_i_1_n_5\,
      Q => zext_ln455_2_reg_3960_reg(1),
      R => '0'
    );
\zext_ln455_2_reg_3960_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln455_2_reg_3960[2]_i_1_n_5\,
      Q => zext_ln455_2_reg_3960_reg(2),
      R => '0'
    );
\zext_ln455_2_reg_3960_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln455_2_reg_3960[3]_i_1_n_5\,
      Q => zext_ln455_2_reg_3960_reg(3),
      R => '0'
    );
\zext_ln455_2_reg_3960_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln455_2_reg_3960[4]_i_1_n_5\,
      Q => zext_ln455_2_reg_3960_reg(4),
      R => '0'
    );
\zext_ln455_2_reg_3960_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln455_2_reg_3960[5]_i_1_n_5\,
      Q => zext_ln455_2_reg_3960_reg(5),
      R => '0'
    );
\zext_ln455_2_reg_3960_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln455_2_reg_3960[6]_i_1_n_5\,
      Q => zext_ln455_2_reg_3960_reg(6),
      R => '0'
    );
\zext_ln455_2_reg_3960_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \zext_ln455_2_reg_3960[7]_i_1_n_5\,
      Q => zext_ln455_2_reg_3960_reg(7),
      R => '0'
    );
\zext_ln458_1_reg_3980_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => empty_128_fu_240(0),
      Q => zext_ln458_1_reg_3980_reg(0),
      R => '0'
    );
\zext_ln458_1_reg_3980_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => empty_128_fu_240(1),
      Q => zext_ln458_1_reg_3980_reg(1),
      R => '0'
    );
\zext_ln458_1_reg_3980_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => empty_128_fu_240(2),
      Q => zext_ln458_1_reg_3980_reg(2),
      R => '0'
    );
\zext_ln458_1_reg_3980_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => empty_128_fu_240(3),
      Q => zext_ln458_1_reg_3980_reg(3),
      R => '0'
    );
\zext_ln458_1_reg_3980_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => empty_128_fu_240(4),
      Q => zext_ln458_1_reg_3980_reg(4),
      R => '0'
    );
\zext_ln458_1_reg_3980_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => empty_128_fu_240(5),
      Q => zext_ln458_1_reg_3980_reg(5),
      R => '0'
    );
\zext_ln458_1_reg_3980_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => empty_128_fu_240(6),
      Q => zext_ln458_1_reg_3980_reg(6),
      R => '0'
    );
\zext_ln458_1_reg_3980_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => empty_128_fu_240(7),
      Q => zext_ln458_1_reg_3980_reg(7),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRandBatG is
  port (
    DebayerRandBatG_U0_bayerPhase_c_read : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    we0 : out STD_LOGIC;
    \y_fu_64_reg[11]_0\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \y_fu_64_reg[11]_1\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    push : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0\ : out STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_0\ : out STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_1\ : out STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_2\ : out STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_3\ : out STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_4\ : out STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_5\ : out STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_6\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    empty_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in_0 : out STD_LOGIC;
    p_6_in_1 : out STD_LOGIC;
    \pix_reg_418_pp0_iter4_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    bayerPhase_c_dout : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \cmp59_i_reg_465_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    imgRgb_full_n : in STD_LOGIC;
    imgRB_empty_n : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\ : in STD_LOGIC;
    \icmp_ln891_reg_1929_reg[0]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    bayerPhase_c_empty_n : in STD_LOGIC;
    DebayerRandBatG_U0_ap_start : in STD_LOGIC;
    \cmp59_i_reg_465_reg[0]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    start_for_DebayerRandBatG_U0_full_n : in STD_LOGIC;
    DebayerRatBorBatR_U0_ap_start : in STD_LOGIC;
    start_once_reg : in STD_LOGIC;
    push_2 : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    D : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \loopWidth_reg_382_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRandBatG;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRandBatG is
  signal \^debayerrandbatg_u0_bayerphase_c_read\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \ap_CS_fsm[2]_i_2__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__1_n_5\ : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cmp203_i_fu_277_p2 : STD_LOGIC;
  signal cmp203_i_reg_470 : STD_LOGIC;
  signal \cmp203_i_reg_470[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp203_i_reg_470[0]_i_3_n_5\ : STD_LOGIC;
  signal cmp59_i_reg_465 : STD_LOGIC;
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg : STD_LOGIC;
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_n_10 : STD_LOGIC;
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal loopHeight_reg_377 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal loopWidth_reg_382 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_0_0_0116117581770_lcssa1806_i_fu_88 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0116117581770_lcssa1806_i_load_reg_425 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0116217561768_lcssa1804_i_fu_84 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0116217561768_lcssa1804_i_load_reg_420 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0116317541766_lcssa1802_i_fu_80 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0116317541766_lcssa1802_i_load_reg_415 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_01183_217521782_lcssa1818_i_fu_112 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_01183_217521782_lcssa1818_i_load_reg_455 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_01184_217501780_lcssa1816_i_fu_108 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_01184_217501780_lcssa1816_i_load_reg_450 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_01185_217481778_lcssa1814_i_fu_104 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_01185_217481778_lcssa1814_i_load_reg_445 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_011491771_lcssa1808_i_fu_92 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_011491771_lcssa1808_i_load_reg_430 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_011551676_lcssa1720_i_fu_68 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_011551676_lcssa1720_i_load_reg_400 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_011501773_lcssa1810_i_fu_96 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_011501773_lcssa1810_i_fu_960 : STD_LOGIC;
  signal p_0_1_0_0_011501773_lcssa1810_i_load_reg_435 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_011561679_lcssa1722_i_fu_72 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_011561679_lcssa1722_i_load_reg_405 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_011511775_lcssa1812_i_fu_100 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_011511775_lcssa1812_i_load_reg_440 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_011571682_lcssa1724_i_fu_76 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_011571682_lcssa1724_i_load_reg_410 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^p_6_in\ : STD_LOGIC;
  signal \^p_9_in\ : STD_LOGIC;
  signal trunc_ln870_1_i_reg_392 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal x_phase_reg_387 : STD_LOGIC;
  signal xor_i_reg_460 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \xor_i_reg_460[0]_i_1_n_5\ : STD_LOGIC;
  signal y_6_fu_211_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \^y_fu_64_reg[11]_0\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_fu_64_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_64_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \y_fu_64_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_y_fu_64_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_y_fu_64_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmp203_i_reg_470[0]_i_2\ : label is "soft_lutpair275";
  attribute SOFT_HLUTNM of \y_fu_64[0]_i_1\ : label is "soft_lutpair275";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_fu_64_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_fu_64_reg[8]_i_1\ : label is 35;
begin
  DebayerRandBatG_U0_bayerPhase_c_read <= \^debayerrandbatg_u0_bayerphase_c_read\;
  Q(1 downto 0) <= \^q\(1 downto 0);
  p_6_in <= \^p_6_in\;
  p_9_in <= \^p_9_in\;
  \y_fu_64_reg[11]_0\(11 downto 0) <= \^y_fu_64_reg[11]_0\(11 downto 0);
\ap_CS_fsm[0]_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2FFF2222"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2__0_n_5\,
      I2 => DebayerRandBatG_U0_ap_start,
      I3 => bayerPhase_c_empty_n,
      I4 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[2]_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2__0_n_5\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_3__1_n_5\,
      I1 => \ap_CS_fsm[2]_i_4__1_n_5\,
      I2 => \ap_CS_fsm[2]_i_5__1_n_5\,
      I3 => \ap_CS_fsm[2]_i_6__1_n_5\,
      O => \ap_CS_fsm[2]_i_2__0_n_5\
    );
\ap_CS_fsm[2]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => loopHeight_reg_377(6),
      I1 => \^y_fu_64_reg[11]_0\(6),
      I2 => \^y_fu_64_reg[11]_0\(8),
      I3 => loopHeight_reg_377(8),
      I4 => \^y_fu_64_reg[11]_0\(7),
      I5 => loopHeight_reg_377(7),
      O => \ap_CS_fsm[2]_i_3__1_n_5\
    );
\ap_CS_fsm[2]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => loopHeight_reg_377(9),
      I1 => \^y_fu_64_reg[11]_0\(9),
      I2 => \^y_fu_64_reg[11]_0\(10),
      I3 => loopHeight_reg_377(10),
      I4 => \^y_fu_64_reg[11]_0\(11),
      I5 => loopHeight_reg_377(11),
      O => \ap_CS_fsm[2]_i_4__1_n_5\
    );
\ap_CS_fsm[2]_i_5__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => loopHeight_reg_377(0),
      I1 => \^y_fu_64_reg[11]_0\(0),
      I2 => \^y_fu_64_reg[11]_0\(1),
      I3 => loopHeight_reg_377(1),
      I4 => \^y_fu_64_reg[11]_0\(2),
      I5 => loopHeight_reg_377(2),
      O => \ap_CS_fsm[2]_i_5__1_n_5\
    );
\ap_CS_fsm[2]_i_6__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => loopHeight_reg_377(3),
      I1 => \^y_fu_64_reg[11]_0\(3),
      I2 => \^y_fu_64_reg[11]_0\(4),
      I3 => loopHeight_reg_377(4),
      I4 => \^y_fu_64_reg[11]_0\(5),
      I5 => loopHeight_reg_377(5),
      O => \ap_CS_fsm[2]_i_6__1_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(1),
      R => SR(0)
    );
\cmp203_i_reg_470[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^y_fu_64_reg[11]_0\(3),
      I1 => \^y_fu_64_reg[11]_0\(10),
      I2 => \^y_fu_64_reg[11]_0\(6),
      I3 => \^y_fu_64_reg[11]_0\(7),
      I4 => \cmp203_i_reg_470[0]_i_2_n_5\,
      I5 => \cmp203_i_reg_470[0]_i_3_n_5\,
      O => cmp203_i_fu_277_p2
    );
\cmp203_i_reg_470[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^y_fu_64_reg[11]_0\(11),
      I1 => \^y_fu_64_reg[11]_0\(0),
      I2 => \^y_fu_64_reg[11]_0\(8),
      I3 => \^y_fu_64_reg[11]_0\(2),
      O => \cmp203_i_reg_470[0]_i_2_n_5\
    );
\cmp203_i_reg_470[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^y_fu_64_reg[11]_0\(9),
      I1 => \^y_fu_64_reg[11]_0\(5),
      I2 => \^y_fu_64_reg[11]_0\(4),
      I3 => \^y_fu_64_reg[11]_0\(1),
      O => \cmp203_i_reg_470[0]_i_3_n_5\
    );
\cmp203_i_reg_470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => cmp203_i_fu_277_p2,
      Q => cmp203_i_reg_470,
      R => '0'
    );
\cmp59_i_reg_465[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_64_reg[11]_0\(7),
      I1 => \cmp59_i_reg_465_reg[0]_1\(7),
      I2 => \^y_fu_64_reg[11]_0\(6),
      I3 => \cmp59_i_reg_465_reg[0]_1\(6),
      O => \y_fu_64_reg[11]_1\(3)
    );
\cmp59_i_reg_465[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_64_reg[11]_0\(5),
      I1 => \cmp59_i_reg_465_reg[0]_1\(5),
      I2 => \^y_fu_64_reg[11]_0\(4),
      I3 => \cmp59_i_reg_465_reg[0]_1\(4),
      O => \y_fu_64_reg[11]_1\(2)
    );
\cmp59_i_reg_465[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_64_reg[11]_0\(3),
      I1 => \cmp59_i_reg_465_reg[0]_1\(3),
      I2 => \^y_fu_64_reg[11]_0\(2),
      I3 => \cmp59_i_reg_465_reg[0]_1\(2),
      O => \y_fu_64_reg[11]_1\(1)
    );
\cmp59_i_reg_465[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_64_reg[11]_0\(1),
      I1 => \cmp59_i_reg_465_reg[0]_1\(1),
      I2 => \cmp59_i_reg_465_reg[0]_1\(0),
      I3 => \^y_fu_64_reg[11]_0\(0),
      O => \y_fu_64_reg[11]_1\(0)
    );
\cmp59_i_reg_465[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_64_reg[11]_0\(11),
      I1 => \cmp59_i_reg_465_reg[0]_1\(11),
      I2 => \^y_fu_64_reg[11]_0\(10),
      I3 => \cmp59_i_reg_465_reg[0]_1\(10),
      O => \y_fu_64_reg[11]_1\(5)
    );
\cmp59_i_reg_465[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^y_fu_64_reg[11]_0\(9),
      I1 => \cmp59_i_reg_465_reg[0]_1\(9),
      I2 => \^y_fu_64_reg[11]_0\(8),
      I3 => \cmp59_i_reg_465_reg[0]_1\(8),
      O => \y_fu_64_reg[11]_1\(4)
    );
\cmp59_i_reg_465_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \cmp59_i_reg_465_reg[0]_0\(0),
      Q => cmp59_i_reg_465,
      R => '0'
    );
grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2
     port map (
      D(1) => ap_NS_fsm(3),
      D(0) => ap_NS_fsm(1),
      E(0) => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      Q(1) => \^q\(1),
      Q(0) => ap_CS_fsm_state3,
      SR(0) => SR(0),
      \ap_CS_fsm_reg[1]\(0) => \^debayerrandbatg_u0_bayerphase_c_read\,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(23 downto 0) => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(23 downto 0),
      \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_1\(23 downto 0) => \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(23 downto 0),
      \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\,
      ap_rst_n => ap_rst_n,
      cmp203_i_reg_470 => cmp203_i_reg_470,
      cmp59_i_reg_465 => cmp59_i_reg_465,
      d0(23 downto 0) => d0(23 downto 0),
      empty_n_reg(0) => empty_n_reg(0),
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_n_10,
      \icmp_ln1014_reg_1961_pp0_iter3_reg_reg[0]_srl4_i_2_0\(14 downto 0) => xor_i_reg_460(14 downto 0),
      \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_0\ => \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0\,
      \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_1\ => \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_0\,
      \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_2\ => \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_1\,
      \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_3\ => \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_2\,
      \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_4\ => \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_3\,
      \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_5\ => \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_4\,
      \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_6\ => \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_5\,
      \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_7\ => \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_6\,
      \icmp_ln881_reg_1925_reg[0]_0\(11 downto 0) => loopWidth_reg_382(11 downto 0),
      \icmp_ln891_reg_1929_reg[0]_0\(11 downto 0) => \icmp_ln891_reg_1929_reg[0]\(11 downto 0),
      imgRB_empty_n => imgRB_empty_n,
      imgRgb_full_n => imgRgb_full_n,
      \p_0_0_0116117581769_i_fu_168_reg[7]_0\(7 downto 0) => p_0_0_0116117581770_lcssa1806_i_load_reg_425(7 downto 0),
      \p_0_0_0116117581769_i_load_reg_2026_pp0_iter3_reg_reg[7]_0\(7 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out(7 downto 0),
      \p_0_0_0116217561767_i_fu_164_reg[7]_0\(7 downto 0) => p_0_0_0116217561768_lcssa1804_i_load_reg_420(7 downto 0),
      \p_0_0_0116217561767_i_load_reg_2020_pp0_iter3_reg_reg[7]_0\(7 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out(7 downto 0),
      \p_0_0_0116317541765_i_fu_160_reg[7]_0\(7 downto 0) => p_0_0_0116317541766_lcssa1802_i_load_reg_415(7 downto 0),
      \p_0_0_0116317541765_i_load_reg_2014_pp0_iter3_reg_reg[7]_0\(7 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out(7 downto 0),
      \p_0_0_01183_217521781_i_fu_192_reg[7]_0\(7 downto 0) => p_0_0_01183_217521782_lcssa1818_i_load_reg_455(7 downto 0),
      \p_0_0_01183_217521781_i_load_reg_2059_pp0_iter3_reg_reg[7]_0\(7 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out(7 downto 0),
      \p_0_0_01184_217501779_i_fu_188_reg[7]_0\(7 downto 0) => p_0_0_01184_217501780_lcssa1816_i_load_reg_450(7 downto 0),
      \p_0_0_01184_217501779_i_load_reg_2053_pp0_iter3_reg_reg[7]_0\(7 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out(7 downto 0),
      \p_0_0_01185_217481777_i_fu_184_reg[7]_0\(7 downto 0) => p_0_0_01185_217481778_lcssa1814_i_load_reg_445(7 downto 0),
      \p_0_0_01185_217481777_i_load_reg_2047_pp0_iter3_reg_reg[7]_0\(7 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out(7 downto 0),
      \p_0_0_0_0_011551678_i_fu_196_reg[7]_0\(7 downto 0) => p_0_0_0_0_011551676_lcssa1720_i_load_reg_400(7 downto 0),
      \p_0_0_0_0_011551678_i_load_reg_2065_pp0_iter3_reg_reg[7]_0\(7 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out(7 downto 0),
      \p_0_1_0_0_011561681_i_fu_200_reg[7]_0\(7 downto 0) => p_0_1_0_0_011561679_lcssa1722_i_load_reg_405(7 downto 0),
      \p_0_1_0_0_011561681_i_load_reg_2071_pp0_iter3_reg_reg[7]_0\(7 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out(7 downto 0),
      \p_0_2_0_0_011571684_i_fu_204_reg[7]_0\(7 downto 0) => p_0_2_0_0_011571682_lcssa1724_i_load_reg_410(7 downto 0),
      \p_0_2_0_0_011571684_i_load_reg_2077_pp0_iter3_reg_reg[7]_0\(7 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out(7 downto 0),
      p_6_in_1 => p_6_in_1,
      p_9_in_0 => p_9_in_0,
      \pix_reg_418_pp0_iter4_reg_reg[7]_0\(15 downto 0) => \pix_reg_418_pp0_iter4_reg_reg[7]\(15 downto 0),
      push => push,
      push_2 => push_2,
      \right_1_fu_176_reg[7]_0\(7 downto 0) => p_0_1_0_0_011501773_lcssa1810_i_load_reg_435(7 downto 0),
      \right_2_fu_180_reg[7]_0\(7 downto 0) => p_0_2_0_0_011511775_lcssa1812_i_load_reg_440(7 downto 0),
      \right_3_reg_2032_pp0_iter3_reg_reg[7]_0\(7 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(7 downto 0),
      \right_4_reg_2037_pp0_iter3_reg_reg[7]_0\(7 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(7 downto 0),
      \right_5_reg_2042_pp0_iter3_reg_reg[7]_0\(7 downto 0) => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(7 downto 0),
      \right_fu_172_reg[7]_0\(7 downto 0) => p_0_0_0_0_011491771_lcssa1808_i_load_reg_430(7 downto 0),
      we0 => we0,
      x_phase_reg_387 => x_phase_reg_387
    );
grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_n_10,
      Q => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_ap_start_reg,
      R => SR(0)
    );
\loopHeight_reg_377[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(0),
      I1 => bayerPhase_c_empty_n,
      I2 => DebayerRandBatG_U0_ap_start,
      O => \^debayerrandbatg_u0_bayerphase_c_read\
    );
\loopHeight_reg_377_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => D(0),
      Q => loopHeight_reg_377(0),
      R => '0'
    );
\loopHeight_reg_377_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => D(10),
      Q => loopHeight_reg_377(10),
      R => '0'
    );
\loopHeight_reg_377_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => D(11),
      Q => loopHeight_reg_377(11),
      R => '0'
    );
\loopHeight_reg_377_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => D(1),
      Q => loopHeight_reg_377(1),
      R => '0'
    );
\loopHeight_reg_377_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => D(2),
      Q => loopHeight_reg_377(2),
      R => '0'
    );
\loopHeight_reg_377_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => D(3),
      Q => loopHeight_reg_377(3),
      R => '0'
    );
\loopHeight_reg_377_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => D(4),
      Q => loopHeight_reg_377(4),
      R => '0'
    );
\loopHeight_reg_377_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => D(5),
      Q => loopHeight_reg_377(5),
      R => '0'
    );
\loopHeight_reg_377_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => D(6),
      Q => loopHeight_reg_377(6),
      R => '0'
    );
\loopHeight_reg_377_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => D(7),
      Q => loopHeight_reg_377(7),
      R => '0'
    );
\loopHeight_reg_377_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => D(8),
      Q => loopHeight_reg_377(8),
      R => '0'
    );
\loopHeight_reg_377_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => D(9),
      Q => loopHeight_reg_377(9),
      R => '0'
    );
\loopWidth_reg_382_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopWidth_reg_382_reg[11]_0\(0),
      Q => loopWidth_reg_382(0),
      R => '0'
    );
\loopWidth_reg_382_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopWidth_reg_382_reg[11]_0\(10),
      Q => loopWidth_reg_382(10),
      R => '0'
    );
\loopWidth_reg_382_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopWidth_reg_382_reg[11]_0\(11),
      Q => loopWidth_reg_382(11),
      R => '0'
    );
\loopWidth_reg_382_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopWidth_reg_382_reg[11]_0\(1),
      Q => loopWidth_reg_382(1),
      R => '0'
    );
\loopWidth_reg_382_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopWidth_reg_382_reg[11]_0\(2),
      Q => loopWidth_reg_382(2),
      R => '0'
    );
\loopWidth_reg_382_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopWidth_reg_382_reg[11]_0\(3),
      Q => loopWidth_reg_382(3),
      R => '0'
    );
\loopWidth_reg_382_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopWidth_reg_382_reg[11]_0\(4),
      Q => loopWidth_reg_382(4),
      R => '0'
    );
\loopWidth_reg_382_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopWidth_reg_382_reg[11]_0\(5),
      Q => loopWidth_reg_382(5),
      R => '0'
    );
\loopWidth_reg_382_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopWidth_reg_382_reg[11]_0\(6),
      Q => loopWidth_reg_382(6),
      R => '0'
    );
\loopWidth_reg_382_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopWidth_reg_382_reg[11]_0\(7),
      Q => loopWidth_reg_382(7),
      R => '0'
    );
\loopWidth_reg_382_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopWidth_reg_382_reg[11]_0\(8),
      Q => loopWidth_reg_382(8),
      R => '0'
    );
\loopWidth_reg_382_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => \loopWidth_reg_382_reg[11]_0\(9),
      Q => loopWidth_reg_382(9),
      R => '0'
    );
\mOutPtr[1]_i_1__4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_9_in\,
      I1 => \^p_6_in\,
      O => E(0)
    );
\mOutPtr[1]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000DF000000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2__0_n_5\,
      I2 => DebayerRandBatG_U0_ap_start,
      I3 => start_for_DebayerRandBatG_U0_full_n,
      I4 => DebayerRatBorBatR_U0_ap_start,
      I5 => start_once_reg,
      O => \^p_9_in\
    );
\mOutPtr[1]_i_4__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2020202000202020"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2__0_n_5\,
      I2 => DebayerRandBatG_U0_ap_start,
      I3 => start_for_DebayerRandBatG_U0_full_n,
      I4 => DebayerRatBorBatR_U0_ap_start,
      I5 => start_once_reg,
      O => \^p_6_in\
    );
\p_0_0_0116117581770_lcssa1806_i_fu_88_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out(0),
      Q => p_0_0_0116117581770_lcssa1806_i_fu_88(0),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_fu_88_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out(1),
      Q => p_0_0_0116117581770_lcssa1806_i_fu_88(1),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_fu_88_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out(2),
      Q => p_0_0_0116117581770_lcssa1806_i_fu_88(2),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_fu_88_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out(3),
      Q => p_0_0_0116117581770_lcssa1806_i_fu_88(3),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_fu_88_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out(4),
      Q => p_0_0_0116117581770_lcssa1806_i_fu_88(4),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_fu_88_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out(5),
      Q => p_0_0_0116117581770_lcssa1806_i_fu_88(5),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_fu_88_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out(6),
      Q => p_0_0_0116117581770_lcssa1806_i_fu_88(6),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_fu_88_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116117581769_i_out(7),
      Q => p_0_0_0116117581770_lcssa1806_i_fu_88(7),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116117581770_lcssa1806_i_fu_88(0),
      Q => p_0_0_0116117581770_lcssa1806_i_load_reg_425(0),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116117581770_lcssa1806_i_fu_88(1),
      Q => p_0_0_0116117581770_lcssa1806_i_load_reg_425(1),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116117581770_lcssa1806_i_fu_88(2),
      Q => p_0_0_0116117581770_lcssa1806_i_load_reg_425(2),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116117581770_lcssa1806_i_fu_88(3),
      Q => p_0_0_0116117581770_lcssa1806_i_load_reg_425(3),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116117581770_lcssa1806_i_fu_88(4),
      Q => p_0_0_0116117581770_lcssa1806_i_load_reg_425(4),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116117581770_lcssa1806_i_fu_88(5),
      Q => p_0_0_0116117581770_lcssa1806_i_load_reg_425(5),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116117581770_lcssa1806_i_fu_88(6),
      Q => p_0_0_0116117581770_lcssa1806_i_load_reg_425(6),
      R => '0'
    );
\p_0_0_0116117581770_lcssa1806_i_load_reg_425_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116117581770_lcssa1806_i_fu_88(7),
      Q => p_0_0_0116117581770_lcssa1806_i_load_reg_425(7),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_fu_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out(0),
      Q => p_0_0_0116217561768_lcssa1804_i_fu_84(0),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_fu_84_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out(1),
      Q => p_0_0_0116217561768_lcssa1804_i_fu_84(1),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_fu_84_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out(2),
      Q => p_0_0_0116217561768_lcssa1804_i_fu_84(2),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_fu_84_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out(3),
      Q => p_0_0_0116217561768_lcssa1804_i_fu_84(3),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_fu_84_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out(4),
      Q => p_0_0_0116217561768_lcssa1804_i_fu_84(4),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_fu_84_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out(5),
      Q => p_0_0_0116217561768_lcssa1804_i_fu_84(5),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_fu_84_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out(6),
      Q => p_0_0_0116217561768_lcssa1804_i_fu_84(6),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_fu_84_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116217561767_i_out(7),
      Q => p_0_0_0116217561768_lcssa1804_i_fu_84(7),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116217561768_lcssa1804_i_fu_84(0),
      Q => p_0_0_0116217561768_lcssa1804_i_load_reg_420(0),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116217561768_lcssa1804_i_fu_84(1),
      Q => p_0_0_0116217561768_lcssa1804_i_load_reg_420(1),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116217561768_lcssa1804_i_fu_84(2),
      Q => p_0_0_0116217561768_lcssa1804_i_load_reg_420(2),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116217561768_lcssa1804_i_fu_84(3),
      Q => p_0_0_0116217561768_lcssa1804_i_load_reg_420(3),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116217561768_lcssa1804_i_fu_84(4),
      Q => p_0_0_0116217561768_lcssa1804_i_load_reg_420(4),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116217561768_lcssa1804_i_fu_84(5),
      Q => p_0_0_0116217561768_lcssa1804_i_load_reg_420(5),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116217561768_lcssa1804_i_fu_84(6),
      Q => p_0_0_0116217561768_lcssa1804_i_load_reg_420(6),
      R => '0'
    );
\p_0_0_0116217561768_lcssa1804_i_load_reg_420_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116217561768_lcssa1804_i_fu_84(7),
      Q => p_0_0_0116217561768_lcssa1804_i_load_reg_420(7),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_fu_80_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out(0),
      Q => p_0_0_0116317541766_lcssa1802_i_fu_80(0),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_fu_80_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out(1),
      Q => p_0_0_0116317541766_lcssa1802_i_fu_80(1),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_fu_80_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out(2),
      Q => p_0_0_0116317541766_lcssa1802_i_fu_80(2),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_fu_80_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out(3),
      Q => p_0_0_0116317541766_lcssa1802_i_fu_80(3),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_fu_80_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out(4),
      Q => p_0_0_0116317541766_lcssa1802_i_fu_80(4),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_fu_80_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out(5),
      Q => p_0_0_0116317541766_lcssa1802_i_fu_80(5),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_fu_80_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out(6),
      Q => p_0_0_0116317541766_lcssa1802_i_fu_80(6),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_fu_80_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0116317541765_i_out(7),
      Q => p_0_0_0116317541766_lcssa1802_i_fu_80(7),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116317541766_lcssa1802_i_fu_80(0),
      Q => p_0_0_0116317541766_lcssa1802_i_load_reg_415(0),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116317541766_lcssa1802_i_fu_80(1),
      Q => p_0_0_0116317541766_lcssa1802_i_load_reg_415(1),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116317541766_lcssa1802_i_fu_80(2),
      Q => p_0_0_0116317541766_lcssa1802_i_load_reg_415(2),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116317541766_lcssa1802_i_fu_80(3),
      Q => p_0_0_0116317541766_lcssa1802_i_load_reg_415(3),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116317541766_lcssa1802_i_fu_80(4),
      Q => p_0_0_0116317541766_lcssa1802_i_load_reg_415(4),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116317541766_lcssa1802_i_fu_80(5),
      Q => p_0_0_0116317541766_lcssa1802_i_load_reg_415(5),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116317541766_lcssa1802_i_fu_80(6),
      Q => p_0_0_0116317541766_lcssa1802_i_load_reg_415(6),
      R => '0'
    );
\p_0_0_0116317541766_lcssa1802_i_load_reg_415_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0116317541766_lcssa1802_i_fu_80(7),
      Q => p_0_0_0116317541766_lcssa1802_i_load_reg_415(7),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_fu_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out(0),
      Q => p_0_0_01183_217521782_lcssa1818_i_fu_112(0),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_fu_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out(1),
      Q => p_0_0_01183_217521782_lcssa1818_i_fu_112(1),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_fu_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out(2),
      Q => p_0_0_01183_217521782_lcssa1818_i_fu_112(2),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_fu_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out(3),
      Q => p_0_0_01183_217521782_lcssa1818_i_fu_112(3),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_fu_112_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out(4),
      Q => p_0_0_01183_217521782_lcssa1818_i_fu_112(4),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_fu_112_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out(5),
      Q => p_0_0_01183_217521782_lcssa1818_i_fu_112(5),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_fu_112_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out(6),
      Q => p_0_0_01183_217521782_lcssa1818_i_fu_112(6),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_fu_112_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01183_217521781_i_out(7),
      Q => p_0_0_01183_217521782_lcssa1818_i_fu_112(7),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01183_217521782_lcssa1818_i_fu_112(0),
      Q => p_0_0_01183_217521782_lcssa1818_i_load_reg_455(0),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01183_217521782_lcssa1818_i_fu_112(1),
      Q => p_0_0_01183_217521782_lcssa1818_i_load_reg_455(1),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01183_217521782_lcssa1818_i_fu_112(2),
      Q => p_0_0_01183_217521782_lcssa1818_i_load_reg_455(2),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01183_217521782_lcssa1818_i_fu_112(3),
      Q => p_0_0_01183_217521782_lcssa1818_i_load_reg_455(3),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01183_217521782_lcssa1818_i_fu_112(4),
      Q => p_0_0_01183_217521782_lcssa1818_i_load_reg_455(4),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01183_217521782_lcssa1818_i_fu_112(5),
      Q => p_0_0_01183_217521782_lcssa1818_i_load_reg_455(5),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01183_217521782_lcssa1818_i_fu_112(6),
      Q => p_0_0_01183_217521782_lcssa1818_i_load_reg_455(6),
      R => '0'
    );
\p_0_0_01183_217521782_lcssa1818_i_load_reg_455_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01183_217521782_lcssa1818_i_fu_112(7),
      Q => p_0_0_01183_217521782_lcssa1818_i_load_reg_455(7),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_fu_108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out(0),
      Q => p_0_0_01184_217501780_lcssa1816_i_fu_108(0),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_fu_108_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out(1),
      Q => p_0_0_01184_217501780_lcssa1816_i_fu_108(1),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_fu_108_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out(2),
      Q => p_0_0_01184_217501780_lcssa1816_i_fu_108(2),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_fu_108_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out(3),
      Q => p_0_0_01184_217501780_lcssa1816_i_fu_108(3),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_fu_108_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out(4),
      Q => p_0_0_01184_217501780_lcssa1816_i_fu_108(4),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_fu_108_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out(5),
      Q => p_0_0_01184_217501780_lcssa1816_i_fu_108(5),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_fu_108_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out(6),
      Q => p_0_0_01184_217501780_lcssa1816_i_fu_108(6),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_fu_108_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01184_217501779_i_out(7),
      Q => p_0_0_01184_217501780_lcssa1816_i_fu_108(7),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01184_217501780_lcssa1816_i_fu_108(0),
      Q => p_0_0_01184_217501780_lcssa1816_i_load_reg_450(0),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01184_217501780_lcssa1816_i_fu_108(1),
      Q => p_0_0_01184_217501780_lcssa1816_i_load_reg_450(1),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01184_217501780_lcssa1816_i_fu_108(2),
      Q => p_0_0_01184_217501780_lcssa1816_i_load_reg_450(2),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01184_217501780_lcssa1816_i_fu_108(3),
      Q => p_0_0_01184_217501780_lcssa1816_i_load_reg_450(3),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01184_217501780_lcssa1816_i_fu_108(4),
      Q => p_0_0_01184_217501780_lcssa1816_i_load_reg_450(4),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01184_217501780_lcssa1816_i_fu_108(5),
      Q => p_0_0_01184_217501780_lcssa1816_i_load_reg_450(5),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01184_217501780_lcssa1816_i_fu_108(6),
      Q => p_0_0_01184_217501780_lcssa1816_i_load_reg_450(6),
      R => '0'
    );
\p_0_0_01184_217501780_lcssa1816_i_load_reg_450_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01184_217501780_lcssa1816_i_fu_108(7),
      Q => p_0_0_01184_217501780_lcssa1816_i_load_reg_450(7),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_fu_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out(0),
      Q => p_0_0_01185_217481778_lcssa1814_i_fu_104(0),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_fu_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out(1),
      Q => p_0_0_01185_217481778_lcssa1814_i_fu_104(1),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_fu_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out(2),
      Q => p_0_0_01185_217481778_lcssa1814_i_fu_104(2),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_fu_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out(3),
      Q => p_0_0_01185_217481778_lcssa1814_i_fu_104(3),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_fu_104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out(4),
      Q => p_0_0_01185_217481778_lcssa1814_i_fu_104(4),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_fu_104_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out(5),
      Q => p_0_0_01185_217481778_lcssa1814_i_fu_104(5),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_fu_104_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out(6),
      Q => p_0_0_01185_217481778_lcssa1814_i_fu_104(6),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_fu_104_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_01185_217481777_i_out(7),
      Q => p_0_0_01185_217481778_lcssa1814_i_fu_104(7),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01185_217481778_lcssa1814_i_fu_104(0),
      Q => p_0_0_01185_217481778_lcssa1814_i_load_reg_445(0),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01185_217481778_lcssa1814_i_fu_104(1),
      Q => p_0_0_01185_217481778_lcssa1814_i_load_reg_445(1),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01185_217481778_lcssa1814_i_fu_104(2),
      Q => p_0_0_01185_217481778_lcssa1814_i_load_reg_445(2),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01185_217481778_lcssa1814_i_fu_104(3),
      Q => p_0_0_01185_217481778_lcssa1814_i_load_reg_445(3),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01185_217481778_lcssa1814_i_fu_104(4),
      Q => p_0_0_01185_217481778_lcssa1814_i_load_reg_445(4),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01185_217481778_lcssa1814_i_fu_104(5),
      Q => p_0_0_01185_217481778_lcssa1814_i_load_reg_445(5),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01185_217481778_lcssa1814_i_fu_104(6),
      Q => p_0_0_01185_217481778_lcssa1814_i_load_reg_445(6),
      R => '0'
    );
\p_0_0_01185_217481778_lcssa1814_i_load_reg_445_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_01185_217481778_lcssa1814_i_fu_104(7),
      Q => p_0_0_01185_217481778_lcssa1814_i_load_reg_445(7),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_fu_92_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(0),
      Q => p_0_0_0_0_011491771_lcssa1808_i_fu_92(0),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_fu_92_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(1),
      Q => p_0_0_0_0_011491771_lcssa1808_i_fu_92(1),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_fu_92_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(2),
      Q => p_0_0_0_0_011491771_lcssa1808_i_fu_92(2),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_fu_92_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(3),
      Q => p_0_0_0_0_011491771_lcssa1808_i_fu_92(3),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_fu_92_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(4),
      Q => p_0_0_0_0_011491771_lcssa1808_i_fu_92(4),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_fu_92_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(5),
      Q => p_0_0_0_0_011491771_lcssa1808_i_fu_92(5),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_fu_92_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(6),
      Q => p_0_0_0_0_011491771_lcssa1808_i_fu_92(6),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_fu_92_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_i_out(7),
      Q => p_0_0_0_0_011491771_lcssa1808_i_fu_92(7),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011491771_lcssa1808_i_fu_92(0),
      Q => p_0_0_0_0_011491771_lcssa1808_i_load_reg_430(0),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011491771_lcssa1808_i_fu_92(1),
      Q => p_0_0_0_0_011491771_lcssa1808_i_load_reg_430(1),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011491771_lcssa1808_i_fu_92(2),
      Q => p_0_0_0_0_011491771_lcssa1808_i_load_reg_430(2),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011491771_lcssa1808_i_fu_92(3),
      Q => p_0_0_0_0_011491771_lcssa1808_i_load_reg_430(3),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011491771_lcssa1808_i_fu_92(4),
      Q => p_0_0_0_0_011491771_lcssa1808_i_load_reg_430(4),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011491771_lcssa1808_i_fu_92(5),
      Q => p_0_0_0_0_011491771_lcssa1808_i_load_reg_430(5),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011491771_lcssa1808_i_fu_92(6),
      Q => p_0_0_0_0_011491771_lcssa1808_i_load_reg_430(6),
      R => '0'
    );
\p_0_0_0_0_011491771_lcssa1808_i_load_reg_430_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011491771_lcssa1808_i_fu_92(7),
      Q => p_0_0_0_0_011491771_lcssa1808_i_load_reg_430(7),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_fu_68_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out(0),
      Q => p_0_0_0_0_011551676_lcssa1720_i_fu_68(0),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_fu_68_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out(1),
      Q => p_0_0_0_0_011551676_lcssa1720_i_fu_68(1),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_fu_68_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out(2),
      Q => p_0_0_0_0_011551676_lcssa1720_i_fu_68(2),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_fu_68_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out(3),
      Q => p_0_0_0_0_011551676_lcssa1720_i_fu_68(3),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_fu_68_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out(4),
      Q => p_0_0_0_0_011551676_lcssa1720_i_fu_68(4),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_fu_68_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out(5),
      Q => p_0_0_0_0_011551676_lcssa1720_i_fu_68(5),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_fu_68_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out(6),
      Q => p_0_0_0_0_011551676_lcssa1720_i_fu_68(6),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_fu_68_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_0_0_0_011551678_i_out(7),
      Q => p_0_0_0_0_011551676_lcssa1720_i_fu_68(7),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011551676_lcssa1720_i_fu_68(0),
      Q => p_0_0_0_0_011551676_lcssa1720_i_load_reg_400(0),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011551676_lcssa1720_i_fu_68(1),
      Q => p_0_0_0_0_011551676_lcssa1720_i_load_reg_400(1),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011551676_lcssa1720_i_fu_68(2),
      Q => p_0_0_0_0_011551676_lcssa1720_i_load_reg_400(2),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011551676_lcssa1720_i_fu_68(3),
      Q => p_0_0_0_0_011551676_lcssa1720_i_load_reg_400(3),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011551676_lcssa1720_i_fu_68(4),
      Q => p_0_0_0_0_011551676_lcssa1720_i_load_reg_400(4),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011551676_lcssa1720_i_fu_68(5),
      Q => p_0_0_0_0_011551676_lcssa1720_i_load_reg_400(5),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011551676_lcssa1720_i_fu_68(6),
      Q => p_0_0_0_0_011551676_lcssa1720_i_load_reg_400(6),
      R => '0'
    );
\p_0_0_0_0_011551676_lcssa1720_i_load_reg_400_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_011551676_lcssa1720_i_fu_68(7),
      Q => p_0_0_0_0_011551676_lcssa1720_i_load_reg_400(7),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_fu_96_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(0),
      Q => p_0_1_0_0_011501773_lcssa1810_i_fu_96(0),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_fu_96_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(1),
      Q => p_0_1_0_0_011501773_lcssa1810_i_fu_96(1),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_fu_96_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(2),
      Q => p_0_1_0_0_011501773_lcssa1810_i_fu_96(2),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_fu_96_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(3),
      Q => p_0_1_0_0_011501773_lcssa1810_i_fu_96(3),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_fu_96_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(4),
      Q => p_0_1_0_0_011501773_lcssa1810_i_fu_96(4),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_fu_96_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(5),
      Q => p_0_1_0_0_011501773_lcssa1810_i_fu_96(5),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_fu_96_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(6),
      Q => p_0_1_0_0_011501773_lcssa1810_i_fu_96(6),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_fu_96_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_1_i_out(7),
      Q => p_0_1_0_0_011501773_lcssa1810_i_fu_96(7),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011501773_lcssa1810_i_fu_96(0),
      Q => p_0_1_0_0_011501773_lcssa1810_i_load_reg_435(0),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011501773_lcssa1810_i_fu_96(1),
      Q => p_0_1_0_0_011501773_lcssa1810_i_load_reg_435(1),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011501773_lcssa1810_i_fu_96(2),
      Q => p_0_1_0_0_011501773_lcssa1810_i_load_reg_435(2),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011501773_lcssa1810_i_fu_96(3),
      Q => p_0_1_0_0_011501773_lcssa1810_i_load_reg_435(3),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011501773_lcssa1810_i_fu_96(4),
      Q => p_0_1_0_0_011501773_lcssa1810_i_load_reg_435(4),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011501773_lcssa1810_i_fu_96(5),
      Q => p_0_1_0_0_011501773_lcssa1810_i_load_reg_435(5),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011501773_lcssa1810_i_fu_96(6),
      Q => p_0_1_0_0_011501773_lcssa1810_i_load_reg_435(6),
      R => '0'
    );
\p_0_1_0_0_011501773_lcssa1810_i_load_reg_435_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011501773_lcssa1810_i_fu_96(7),
      Q => p_0_1_0_0_011501773_lcssa1810_i_load_reg_435(7),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_fu_72_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out(0),
      Q => p_0_1_0_0_011561679_lcssa1722_i_fu_72(0),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_fu_72_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out(1),
      Q => p_0_1_0_0_011561679_lcssa1722_i_fu_72(1),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_fu_72_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out(2),
      Q => p_0_1_0_0_011561679_lcssa1722_i_fu_72(2),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_fu_72_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out(3),
      Q => p_0_1_0_0_011561679_lcssa1722_i_fu_72(3),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_fu_72_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out(4),
      Q => p_0_1_0_0_011561679_lcssa1722_i_fu_72(4),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_fu_72_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out(5),
      Q => p_0_1_0_0_011561679_lcssa1722_i_fu_72(5),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_fu_72_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out(6),
      Q => p_0_1_0_0_011561679_lcssa1722_i_fu_72(6),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_fu_72_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_1_0_0_011561681_i_out(7),
      Q => p_0_1_0_0_011561679_lcssa1722_i_fu_72(7),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011561679_lcssa1722_i_fu_72(0),
      Q => p_0_1_0_0_011561679_lcssa1722_i_load_reg_405(0),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011561679_lcssa1722_i_fu_72(1),
      Q => p_0_1_0_0_011561679_lcssa1722_i_load_reg_405(1),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011561679_lcssa1722_i_fu_72(2),
      Q => p_0_1_0_0_011561679_lcssa1722_i_load_reg_405(2),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011561679_lcssa1722_i_fu_72(3),
      Q => p_0_1_0_0_011561679_lcssa1722_i_load_reg_405(3),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011561679_lcssa1722_i_fu_72(4),
      Q => p_0_1_0_0_011561679_lcssa1722_i_load_reg_405(4),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011561679_lcssa1722_i_fu_72(5),
      Q => p_0_1_0_0_011561679_lcssa1722_i_load_reg_405(5),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011561679_lcssa1722_i_fu_72(6),
      Q => p_0_1_0_0_011561679_lcssa1722_i_load_reg_405(6),
      R => '0'
    );
\p_0_1_0_0_011561679_lcssa1722_i_load_reg_405_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_011561679_lcssa1722_i_fu_72(7),
      Q => p_0_1_0_0_011561679_lcssa1722_i_load_reg_405(7),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_fu_100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(0),
      Q => p_0_2_0_0_011511775_lcssa1812_i_fu_100(0),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_fu_100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(1),
      Q => p_0_2_0_0_011511775_lcssa1812_i_fu_100(1),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_fu_100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(2),
      Q => p_0_2_0_0_011511775_lcssa1812_i_fu_100(2),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_fu_100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(3),
      Q => p_0_2_0_0_011511775_lcssa1812_i_fu_100(3),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_fu_100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(4),
      Q => p_0_2_0_0_011511775_lcssa1812_i_fu_100(4),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_fu_100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(5),
      Q => p_0_2_0_0_011511775_lcssa1812_i_fu_100(5),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_fu_100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(6),
      Q => p_0_2_0_0_011511775_lcssa1812_i_fu_100(6),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_fu_100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_right_2_i_out(7),
      Q => p_0_2_0_0_011511775_lcssa1812_i_fu_100(7),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011511775_lcssa1812_i_fu_100(0),
      Q => p_0_2_0_0_011511775_lcssa1812_i_load_reg_440(0),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011511775_lcssa1812_i_fu_100(1),
      Q => p_0_2_0_0_011511775_lcssa1812_i_load_reg_440(1),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011511775_lcssa1812_i_fu_100(2),
      Q => p_0_2_0_0_011511775_lcssa1812_i_load_reg_440(2),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011511775_lcssa1812_i_fu_100(3),
      Q => p_0_2_0_0_011511775_lcssa1812_i_load_reg_440(3),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011511775_lcssa1812_i_fu_100(4),
      Q => p_0_2_0_0_011511775_lcssa1812_i_load_reg_440(4),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011511775_lcssa1812_i_fu_100(5),
      Q => p_0_2_0_0_011511775_lcssa1812_i_load_reg_440(5),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011511775_lcssa1812_i_fu_100(6),
      Q => p_0_2_0_0_011511775_lcssa1812_i_load_reg_440(6),
      R => '0'
    );
\p_0_2_0_0_011511775_lcssa1812_i_load_reg_440_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011511775_lcssa1812_i_fu_100(7),
      Q => p_0_2_0_0_011511775_lcssa1812_i_load_reg_440(7),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_fu_76_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out(0),
      Q => p_0_2_0_0_011571682_lcssa1724_i_fu_76(0),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_fu_76_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out(1),
      Q => p_0_2_0_0_011571682_lcssa1724_i_fu_76(1),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_fu_76_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out(2),
      Q => p_0_2_0_0_011571682_lcssa1724_i_fu_76(2),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_fu_76_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out(3),
      Q => p_0_2_0_0_011571682_lcssa1724_i_fu_76(3),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_fu_76_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out(4),
      Q => p_0_2_0_0_011571682_lcssa1724_i_fu_76(4),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_fu_76_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out(5),
      Q => p_0_2_0_0_011571682_lcssa1724_i_fu_76(5),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_fu_76_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out(6),
      Q => p_0_2_0_0_011571682_lcssa1724_i_fu_76(6),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_fu_76_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_1_0_0_011501773_lcssa1810_i_fu_960,
      D => grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134_p_0_2_0_0_011571684_i_out(7),
      Q => p_0_2_0_0_011571682_lcssa1724_i_fu_76(7),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011571682_lcssa1724_i_fu_76(0),
      Q => p_0_2_0_0_011571682_lcssa1724_i_load_reg_410(0),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011571682_lcssa1724_i_fu_76(1),
      Q => p_0_2_0_0_011571682_lcssa1724_i_load_reg_410(1),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011571682_lcssa1724_i_fu_76(2),
      Q => p_0_2_0_0_011571682_lcssa1724_i_load_reg_410(2),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011571682_lcssa1724_i_fu_76(3),
      Q => p_0_2_0_0_011571682_lcssa1724_i_load_reg_410(3),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011571682_lcssa1724_i_fu_76(4),
      Q => p_0_2_0_0_011571682_lcssa1724_i_load_reg_410(4),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011571682_lcssa1724_i_fu_76(5),
      Q => p_0_2_0_0_011571682_lcssa1724_i_load_reg_410(5),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011571682_lcssa1724_i_fu_76(6),
      Q => p_0_2_0_0_011571682_lcssa1724_i_load_reg_410(6),
      R => '0'
    );
\p_0_2_0_0_011571682_lcssa1724_i_load_reg_410_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_011571682_lcssa1724_i_fu_76(7),
      Q => p_0_2_0_0_011571682_lcssa1724_i_load_reg_410(7),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(1),
      Q => trunc_ln870_1_i_reg_392(0),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(11),
      Q => trunc_ln870_1_i_reg_392(10),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(12),
      Q => trunc_ln870_1_i_reg_392(11),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(13),
      Q => trunc_ln870_1_i_reg_392(12),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(14),
      Q => trunc_ln870_1_i_reg_392(13),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(15),
      Q => trunc_ln870_1_i_reg_392(14),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(2),
      Q => trunc_ln870_1_i_reg_392(1),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(3),
      Q => trunc_ln870_1_i_reg_392(2),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(4),
      Q => trunc_ln870_1_i_reg_392(3),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(5),
      Q => trunc_ln870_1_i_reg_392(4),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(6),
      Q => trunc_ln870_1_i_reg_392(5),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(7),
      Q => trunc_ln870_1_i_reg_392(6),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(8),
      Q => trunc_ln870_1_i_reg_392(7),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(9),
      Q => trunc_ln870_1_i_reg_392(8),
      R => '0'
    );
\trunc_ln870_1_i_reg_392_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(10),
      Q => trunc_ln870_1_i_reg_392(9),
      R => '0'
    );
\x_phase_reg_387_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerrandbatg_u0_bayerphase_c_read\,
      D => bayerPhase_c_dout(0),
      Q => x_phase_reg_387,
      R => '0'
    );
\xor_i_reg_460[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln870_1_i_reg_392(0),
      I1 => \^y_fu_64_reg[11]_0\(0),
      O => \xor_i_reg_460[0]_i_1_n_5\
    );
\xor_i_reg_460_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \xor_i_reg_460[0]_i_1_n_5\,
      Q => xor_i_reg_460(0),
      R => '0'
    );
\xor_i_reg_460_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(10),
      Q => xor_i_reg_460(10),
      R => '0'
    );
\xor_i_reg_460_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(11),
      Q => xor_i_reg_460(11),
      R => '0'
    );
\xor_i_reg_460_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(12),
      Q => xor_i_reg_460(12),
      R => '0'
    );
\xor_i_reg_460_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(13),
      Q => xor_i_reg_460(13),
      R => '0'
    );
\xor_i_reg_460_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(14),
      Q => xor_i_reg_460(14),
      R => '0'
    );
\xor_i_reg_460_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(1),
      Q => xor_i_reg_460(1),
      R => '0'
    );
\xor_i_reg_460_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(2),
      Q => xor_i_reg_460(2),
      R => '0'
    );
\xor_i_reg_460_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(3),
      Q => xor_i_reg_460(3),
      R => '0'
    );
\xor_i_reg_460_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(4),
      Q => xor_i_reg_460(4),
      R => '0'
    );
\xor_i_reg_460_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(5),
      Q => xor_i_reg_460(5),
      R => '0'
    );
\xor_i_reg_460_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(6),
      Q => xor_i_reg_460(6),
      R => '0'
    );
\xor_i_reg_460_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(7),
      Q => xor_i_reg_460(7),
      R => '0'
    );
\xor_i_reg_460_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(8),
      Q => xor_i_reg_460(8),
      R => '0'
    );
\xor_i_reg_460_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => trunc_ln870_1_i_reg_392(9),
      Q => xor_i_reg_460(9),
      R => '0'
    );
\y_fu_64[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^y_fu_64_reg[11]_0\(0),
      O => y_6_fu_211_p2(0)
    );
\y_fu_64_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_6_fu_211_p2(0),
      Q => \^y_fu_64_reg[11]_0\(0),
      R => \^debayerrandbatg_u0_bayerphase_c_read\
    );
\y_fu_64_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_6_fu_211_p2(10),
      Q => \^y_fu_64_reg[11]_0\(10),
      R => \^debayerrandbatg_u0_bayerphase_c_read\
    );
\y_fu_64_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_6_fu_211_p2(11),
      Q => \^y_fu_64_reg[11]_0\(11),
      R => \^debayerrandbatg_u0_bayerphase_c_read\
    );
\y_fu_64_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \y_fu_64_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_y_fu_64_reg[11]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \y_fu_64_reg[11]_i_1_n_11\,
      CO(0) => \y_fu_64_reg[11]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_y_fu_64_reg[11]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => y_6_fu_211_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => \^y_fu_64_reg[11]_0\(11 downto 9)
    );
\y_fu_64_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_6_fu_211_p2(1),
      Q => \^y_fu_64_reg[11]_0\(1),
      R => \^debayerrandbatg_u0_bayerphase_c_read\
    );
\y_fu_64_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_6_fu_211_p2(2),
      Q => \^y_fu_64_reg[11]_0\(2),
      R => \^debayerrandbatg_u0_bayerphase_c_read\
    );
\y_fu_64_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_6_fu_211_p2(3),
      Q => \^y_fu_64_reg[11]_0\(3),
      R => \^debayerrandbatg_u0_bayerphase_c_read\
    );
\y_fu_64_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_6_fu_211_p2(4),
      Q => \^y_fu_64_reg[11]_0\(4),
      R => \^debayerrandbatg_u0_bayerphase_c_read\
    );
\y_fu_64_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_6_fu_211_p2(5),
      Q => \^y_fu_64_reg[11]_0\(5),
      R => \^debayerrandbatg_u0_bayerphase_c_read\
    );
\y_fu_64_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_6_fu_211_p2(6),
      Q => \^y_fu_64_reg[11]_0\(6),
      R => \^debayerrandbatg_u0_bayerphase_c_read\
    );
\y_fu_64_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_6_fu_211_p2(7),
      Q => \^y_fu_64_reg[11]_0\(7),
      R => \^debayerrandbatg_u0_bayerphase_c_read\
    );
\y_fu_64_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_6_fu_211_p2(8),
      Q => \^y_fu_64_reg[11]_0\(8),
      R => \^debayerrandbatg_u0_bayerphase_c_read\
    );
\y_fu_64_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^y_fu_64_reg[11]_0\(0),
      CI_TOP => '0',
      CO(7) => \y_fu_64_reg[8]_i_1_n_5\,
      CO(6) => \y_fu_64_reg[8]_i_1_n_6\,
      CO(5) => \y_fu_64_reg[8]_i_1_n_7\,
      CO(4) => \y_fu_64_reg[8]_i_1_n_8\,
      CO(3) => \y_fu_64_reg[8]_i_1_n_9\,
      CO(2) => \y_fu_64_reg[8]_i_1_n_10\,
      CO(1) => \y_fu_64_reg[8]_i_1_n_11\,
      CO(0) => \y_fu_64_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => y_6_fu_211_p2(8 downto 1),
      S(7 downto 0) => \^y_fu_64_reg[11]_0\(8 downto 1)
    );
\y_fu_64_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_6_fu_211_p2(9),
      Q => \^y_fu_64_reg[11]_0\(9),
      R => \^debayerrandbatg_u0_bayerphase_c_read\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR is
  port (
    Q : out STD_LOGIC_VECTOR ( 11 downto 0 );
    DebayerRatBorBatR_U0_bayerPhase_c_write : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    we0 : out STD_LOGIC;
    \ap_CS_fsm_reg[3]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \cmp59_i_reg_545_reg[0]_0\ : out STD_LOGIC;
    q1 : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \y_fu_68_reg[11]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    pop : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : out STD_LOGIC;
    p_6_in_0 : out STD_LOGIC;
    full_n_reg : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    imgRB_full_n : in STD_LOGIC;
    imgG_empty_n : in STD_LOGIC;
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]\ : in STD_LOGIC;
    d0 : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \icmp_ln643_reg_2127_reg[0]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    start_for_DebayerRandBatG_U0_full_n : in STD_LOGIC;
    DebayerRatBorBatR_U0_ap_start : in STD_LOGIC;
    bayerPhase_c_full_n : in STD_LOGIC;
    bayerPhase_c1_empty_n : in STD_LOGIC;
    \cmp59_i_reg_545_reg[0]_1\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    start_for_DebayerRatBorBatR_U0_full_n : in STD_LOGIC;
    Debayer_U0_ap_start : in STD_LOGIC;
    start_for_ZipperRemoval_U0_full_n : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    start_once_reg_1 : in STD_LOGIC;
    push_2 : in STD_LOGIC;
    \loopWidth_reg_446_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \p_0_0_0949_21469_ph_i_reg_474_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \loopHeight_reg_441_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR is
  signal \^debayerratborbatr_u0_bayerphase_c_write\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \ap_CS_fsm[2]_i_2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_3__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__0_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[3]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cmp203_i_fu_302_p2 : STD_LOGIC;
  signal cmp203_i_reg_550 : STD_LOGIC;
  signal \cmp203_i_reg_550[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp203_i_reg_550[0]_i_3_n_5\ : STD_LOGIC;
  signal cmp59_i_reg_545 : STD_LOGIC;
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg : STD_LOGIC;
  signal grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_n_138 : STD_LOGIC;
  signal loopHeight_reg_441 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal loopWidth_reg_446 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_09481393_lcssa1443_i_fu_80 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_09481393_lcssa1443_i_load_reg_475 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0948_114831495_lcssa1531_i_fu_116 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0948_114831495_lcssa1531_i_load_reg_520 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0948_21423_lcssa1455_i_fu_92 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0948_21423_lcssa1455_i_load_reg_490 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_09491390_lcssa1441_i_fu_76 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_09491390_lcssa1441_i_load_reg_470 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0949_114811493_lcssa1529_i_fu_112 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0949_114811493_lcssa1529_i_load_reg_515 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0949_21420_lcssa1453_i_fu_88 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0949_21420_lcssa1453_i_load_reg_485 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_09501387_lcssa1439_i_fu_72 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_09501387_lcssa1439_i_load_reg_465 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0950_114791491_lcssa1527_i_fu_108 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0950_114791491_lcssa1527_i_load_reg_510 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0950_21417_lcssa1451_i_fu_84 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0950_21417_lcssa1451_i_load_reg_480 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_09081496_lcssa1533_i_fu_120 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_09081496_lcssa1533_i_fu_1200 : STD_LOGIC;
  signal p_0_0_0_0_09081496_lcssa1533_i_load_reg_525 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_09141484_lcssa1521_i_fu_96 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_09141484_lcssa1521_i_load_reg_495 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_09091498_lcssa1535_i_fu_124 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_09091498_lcssa1535_i_load_reg_530 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_09151486_lcssa1523_i_fu_100 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_09151486_lcssa1523_i_load_reg_500 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_09101500_lcssa1537_i_fu_128 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_09101500_lcssa1537_i_load_reg_535 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_09161488_lcssa1525_i_fu_104 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_09161488_lcssa1525_i_load_reg_505 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^pop\ : STD_LOGIC;
  signal red_i_fu_328_p2 : STD_LOGIC;
  signal red_i_reg_560 : STD_LOGIC;
  signal \red_i_reg_560[0]_i_2_n_5\ : STD_LOGIC;
  signal \red_i_reg_560[0]_i_3_n_5\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__1_n_5\ : STD_LOGIC;
  signal trunc_ln622_1_i_reg_456 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal trunc_ln630_reg_540 : STD_LOGIC;
  signal x_phase_reg_451 : STD_LOGIC;
  signal xor_i_fu_322_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xor_i_reg_555 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal y_4_fu_242_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \y_fu_68_reg[11]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_68_reg[11]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_68_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_68_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_68_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_68_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \y_fu_68_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_fu_68_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \y_fu_68_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \y_fu_68_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \NLW_y_fu_68_reg[11]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_y_fu_68_reg[11]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cmp203_i_reg_550[0]_i_2\ : label is "soft_lutpair372";
  attribute SOFT_HLUTNM of \y_fu_68[0]_i_1\ : label is "soft_lutpair372";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \y_fu_68_reg[11]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \y_fu_68_reg[8]_i_1\ : label is 35;
begin
  DebayerRatBorBatR_U0_bayerPhase_c_write <= \^debayerratborbatr_u0_bayerphase_c_write\;
  Q(11 downto 0) <= \^q\(11 downto 0);
  \ap_CS_fsm_reg[3]_0\(1 downto 0) <= \^ap_cs_fsm_reg[3]_0\(1 downto 0);
  pop <= \^pop\;
  start_once_reg <= \^start_once_reg\;
\SRL_SIG[0][15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000800080000000"
    )
        port map (
      I0 => bayerPhase_c1_empty_n,
      I1 => bayerPhase_c_full_n,
      I2 => \^ap_cs_fsm_reg[3]_0\(0),
      I3 => DebayerRatBorBatR_U0_ap_start,
      I4 => start_for_DebayerRandBatG_U0_full_n,
      I5 => \^start_once_reg\,
      O => push
    );
\ap_CS_fsm[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2F22"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2_n_5\,
      I2 => \^debayerratborbatr_u0_bayerphase_c_write\,
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2_n_5\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_3__0_n_5\,
      I1 => \ap_CS_fsm[2]_i_4__0_n_5\,
      I2 => \ap_CS_fsm[2]_i_5__0_n_5\,
      I3 => \ap_CS_fsm[2]_i_6__0_n_5\,
      O => \ap_CS_fsm[2]_i_2_n_5\
    );
\ap_CS_fsm[2]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => loopHeight_reg_441(6),
      I1 => \^q\(6),
      I2 => \^q\(7),
      I3 => loopHeight_reg_441(7),
      I4 => \^q\(8),
      I5 => loopHeight_reg_441(8),
      O => \ap_CS_fsm[2]_i_3__0_n_5\
    );
\ap_CS_fsm[2]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => loopHeight_reg_441(9),
      I1 => \^q\(9),
      I2 => \^q\(10),
      I3 => loopHeight_reg_441(10),
      I4 => \^q\(11),
      I5 => loopHeight_reg_441(11),
      O => \ap_CS_fsm[2]_i_4__0_n_5\
    );
\ap_CS_fsm[2]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => loopHeight_reg_441(0),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => loopHeight_reg_441(1),
      I4 => \^q\(2),
      I5 => loopHeight_reg_441(2),
      O => \ap_CS_fsm[2]_i_5__0_n_5\
    );
\ap_CS_fsm[2]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \^q\(4),
      I1 => loopHeight_reg_441(4),
      I2 => \^q\(5),
      I3 => loopHeight_reg_441(5),
      I4 => loopHeight_reg_441(3),
      I5 => \^q\(3),
      O => \ap_CS_fsm[2]_i_6__0_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[3]_0\(0),
      S => SR(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => SR(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => SR(0)
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^ap_cs_fsm_reg[3]_0\(1),
      R => SR(0)
    );
\cmp203_i_reg_550[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \^q\(9),
      I1 => \^q\(11),
      I2 => \^q\(1),
      I3 => \^q\(3),
      I4 => \cmp203_i_reg_550[0]_i_2_n_5\,
      I5 => \cmp203_i_reg_550[0]_i_3_n_5\,
      O => cmp203_i_fu_302_p2
    );
\cmp203_i_reg_550[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(0),
      I2 => \^q\(5),
      I3 => \^q\(2),
      O => \cmp203_i_reg_550[0]_i_2_n_5\
    );
\cmp203_i_reg_550[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(10),
      I1 => \^q\(8),
      I2 => \^q\(7),
      I3 => \^q\(6),
      O => \cmp203_i_reg_550[0]_i_3_n_5\
    );
\cmp203_i_reg_550_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => cmp203_i_fu_302_p2,
      Q => cmp203_i_reg_550,
      R => '0'
    );
\cmp59_i_reg_545[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(7),
      I1 => \cmp59_i_reg_545_reg[0]_1\(7),
      I2 => \^q\(6),
      I3 => \cmp59_i_reg_545_reg[0]_1\(6),
      O => \y_fu_68_reg[11]_0\(3)
    );
\cmp59_i_reg_545[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(5),
      I1 => \cmp59_i_reg_545_reg[0]_1\(5),
      I2 => \^q\(4),
      I3 => \cmp59_i_reg_545_reg[0]_1\(4),
      O => \y_fu_68_reg[11]_0\(2)
    );
\cmp59_i_reg_545[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(3),
      I1 => \cmp59_i_reg_545_reg[0]_1\(3),
      I2 => \^q\(2),
      I3 => \cmp59_i_reg_545_reg[0]_1\(2),
      O => \y_fu_68_reg[11]_0\(1)
    );
\cmp59_i_reg_545[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(1),
      I1 => \cmp59_i_reg_545_reg[0]_1\(1),
      I2 => \^q\(0),
      I3 => \cmp59_i_reg_545_reg[0]_1\(0),
      O => \y_fu_68_reg[11]_0\(0)
    );
\cmp59_i_reg_545[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(11),
      I1 => \cmp59_i_reg_545_reg[0]_1\(11),
      I2 => \^q\(10),
      I3 => \cmp59_i_reg_545_reg[0]_1\(10),
      O => \y_fu_68_reg[11]_0\(5)
    );
\cmp59_i_reg_545[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \^q\(9),
      I1 => \cmp59_i_reg_545_reg[0]_1\(9),
      I2 => \^q\(8),
      I3 => \cmp59_i_reg_545_reg[0]_1\(8),
      O => \y_fu_68_reg[11]_0\(4)
    );
\cmp59_i_reg_545_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => CO(0),
      Q => cmp59_i_reg_545,
      R => '0'
    );
grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2
     port map (
      D(7 downto 0) => p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg(7 downto 0),
      E(0) => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      Q(1) => \^ap_cs_fsm_reg[3]_0\(1),
      Q(0) => ap_CS_fsm_state3,
      SR(0) => SR(0),
      \ap_CS_fsm_reg[1]\(0) => \^debayerratborbatr_u0_bayerphase_c_write\,
      \ap_CS_fsm_reg[2]\(1) => ap_NS_fsm(3),
      \ap_CS_fsm_reg[2]\(0) => ap_NS_fsm(1),
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_0\(15 downto 0) => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]\(15 downto 0),
      \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_1\(15 downto 0) => \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_0\(15 downto 0),
      \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]_0\ => \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]\,
      \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]_0\(23 downto 0) => \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]\(23 downto 0),
      ap_rst_n => ap_rst_n,
      cmp203_i_reg_550 => cmp203_i_reg_550,
      cmp59_i_reg_545 => cmp59_i_reg_545,
      \cmp59_i_reg_545_reg[0]\ => \cmp59_i_reg_545_reg[0]_0\,
      d0(23 downto 0) => d0(23 downto 0),
      empty_n_reg(0) => E(0),
      full_n_reg(0) => full_n_reg(0),
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_n_138,
      \icmp_ln633_reg_2123_reg[0]_0\(11 downto 0) => loopWidth_reg_446(11 downto 0),
      \icmp_ln643_reg_2127_reg[0]_0\(11 downto 0) => \icmp_ln643_reg_2127_reg[0]\(11 downto 0),
      \icmp_ln772_reg_2162_pp0_iter2_reg_reg[0]_srl3_i_2_0\(14 downto 0) => xor_i_reg_555(14 downto 0),
      imgG_empty_n => imgG_empty_n,
      imgRB_full_n => imgRB_full_n,
      \p_0_0_09481392_i_fu_270_reg[7]_0\(7 downto 0) => p_0_0_09481393_lcssa1443_i_load_reg_475(7 downto 0),
      \p_0_0_09481392_i_load_reg_2285_reg[7]_0\(7 downto 0) => p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg(7 downto 0),
      \p_0_0_0948_114831494_i_fu_246_reg[7]_0\(7 downto 0) => p_0_0_0948_114831495_lcssa1531_i_load_reg_520(7 downto 0),
      \p_0_0_0948_114831494_i_load_reg_2258_reg[7]_0\(7 downto 0) => p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg(7 downto 0),
      \p_0_0_0948_21422_i_fu_282_reg[7]_0\(7 downto 0) => p_0_0_0948_21423_lcssa1455_i_load_reg_490(7 downto 0),
      \p_0_0_0948_21422_i_load_reg_2302_reg[7]_0\(7 downto 0) => p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg(7 downto 0),
      \p_0_0_09491389_i_fu_266_reg[7]_0\(7 downto 0) => p_0_0_09491390_lcssa1441_i_load_reg_470(7 downto 0),
      \p_0_0_09491389_i_load_reg_2280_reg[7]_0\(7 downto 0) => p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg(7 downto 0),
      \p_0_0_0949_114811492_i_fu_242_reg[7]_0\(7 downto 0) => p_0_0_0949_114811493_lcssa1529_i_load_reg_515(7 downto 0),
      \p_0_0_0949_114811492_i_load_reg_2253_reg[7]_0\(7 downto 0) => p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg(7 downto 0),
      \p_0_0_0949_21419_i_fu_278_reg[7]_0\(7 downto 0) => p_0_0_0949_21420_lcssa1453_i_load_reg_485(7 downto 0),
      \p_0_0_0949_21419_i_load_reg_2297_reg[7]_0\(7 downto 0) => p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg(7 downto 0),
      \p_0_0_0949_21469_ph_i_reg_474_reg[7]_0\(7 downto 0) => \p_0_0_0949_21469_ph_i_reg_474_reg[7]\(7 downto 0),
      \p_0_0_09501386_i_fu_262_reg[7]_0\(7 downto 0) => p_0_0_09501387_lcssa1439_i_load_reg_465(7 downto 0),
      \p_0_0_09501386_i_load_reg_2274_reg[7]_0\(7 downto 0) => p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg(7 downto 0),
      \p_0_0_0950_114791490_i_fu_238_reg[7]_0\(7 downto 0) => p_0_0_0950_114791491_lcssa1527_i_load_reg_510(7 downto 0),
      \p_0_0_0950_114791490_i_load_reg_2247_reg[7]_0\(7 downto 0) => p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg(7 downto 0),
      \p_0_0_0950_21416_i_fu_274_reg[7]_0\(7 downto 0) => p_0_0_0950_21417_lcssa1451_i_load_reg_480(7 downto 0),
      \p_0_0_0950_21416_i_load_reg_2291_reg[7]_0\(7 downto 0) => p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg(7 downto 0),
      \p_0_0_0_0_09081497_i_fu_250_reg[7]_0\(7 downto 0) => p_0_0_0_0_09081496_lcssa1533_i_load_reg_525(7 downto 0),
      \p_0_0_0_0_09081497_i_load_reg_2264_reg[7]_0\(7 downto 0) => p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg(7 downto 0),
      \p_0_0_0_0_09141485_i_fu_226_reg[7]_0\(7 downto 0) => p_0_0_0_0_09141484_lcssa1521_i_load_reg_495(7 downto 0),
      \p_0_0_0_0_09141485_i_load_reg_2237_reg[7]_0\(7 downto 0) => p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg(7 downto 0),
      \p_0_1_0_0_09091499_i_fu_254_reg[7]_0\(7 downto 0) => p_0_1_0_0_09091498_lcssa1535_i_load_reg_530(7 downto 0),
      \p_0_1_0_0_09151487_i_fu_230_reg[7]_0\(7 downto 0) => p_0_1_0_0_09151486_lcssa1523_i_load_reg_500(7 downto 0),
      \p_0_1_0_0_09151487_i_load_reg_2170_reg[7]_0\(7 downto 0) => p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg(7 downto 0),
      \p_0_2_0_0_09101501_i_fu_258_reg[7]_0\(7 downto 0) => p_0_2_0_0_09101500_lcssa1537_i_load_reg_535(7 downto 0),
      \p_0_2_0_0_09101501_i_load_reg_2269_reg[7]_0\(7 downto 0) => p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg(7 downto 0),
      \p_0_2_0_0_09161489_i_fu_234_reg[7]_0\(7 downto 0) => p_0_2_0_0_09161488_lcssa1525_i_load_reg_505(7 downto 0),
      \p_0_2_0_0_09161489_i_load_reg_2242_reg[7]_0\(7 downto 0) => p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg(7 downto 0),
      p_6_in_0 => p_6_in_0,
      p_9_in => p_9_in,
      push_2 => push_2,
      q1(7 downto 0) => q1(7 downto 0),
      red_i_reg_560 => red_i_reg_560,
      we0 => we0,
      x_phase_reg_451 => x_phase_reg_451
    );
grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_n_138,
      Q => grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158_ap_start_reg,
      R => SR(0)
    );
\loopHeight_reg_441_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[11]_0\(0),
      Q => loopHeight_reg_441(0),
      R => '0'
    );
\loopHeight_reg_441_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[11]_0\(10),
      Q => loopHeight_reg_441(10),
      R => '0'
    );
\loopHeight_reg_441_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[11]_0\(11),
      Q => loopHeight_reg_441(11),
      R => '0'
    );
\loopHeight_reg_441_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[11]_0\(1),
      Q => loopHeight_reg_441(1),
      R => '0'
    );
\loopHeight_reg_441_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[11]_0\(2),
      Q => loopHeight_reg_441(2),
      R => '0'
    );
\loopHeight_reg_441_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[11]_0\(3),
      Q => loopHeight_reg_441(3),
      R => '0'
    );
\loopHeight_reg_441_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[11]_0\(4),
      Q => loopHeight_reg_441(4),
      R => '0'
    );
\loopHeight_reg_441_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[11]_0\(5),
      Q => loopHeight_reg_441(5),
      R => '0'
    );
\loopHeight_reg_441_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[11]_0\(6),
      Q => loopHeight_reg_441(6),
      R => '0'
    );
\loopHeight_reg_441_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[11]_0\(7),
      Q => loopHeight_reg_441(7),
      R => '0'
    );
\loopHeight_reg_441_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[11]_0\(8),
      Q => loopHeight_reg_441(8),
      R => '0'
    );
\loopHeight_reg_441_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopHeight_reg_441_reg[11]_0\(9),
      Q => loopHeight_reg_441(9),
      R => '0'
    );
\loopWidth_reg_446[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000000"
    )
        port map (
      I0 => \^start_once_reg\,
      I1 => start_for_DebayerRandBatG_U0_full_n,
      I2 => DebayerRatBorBatR_U0_ap_start,
      I3 => \^ap_cs_fsm_reg[3]_0\(0),
      I4 => bayerPhase_c_full_n,
      I5 => bayerPhase_c1_empty_n,
      O => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\loopWidth_reg_446_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[11]_0\(0),
      Q => loopWidth_reg_446(0),
      R => '0'
    );
\loopWidth_reg_446_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[11]_0\(10),
      Q => loopWidth_reg_446(10),
      R => '0'
    );
\loopWidth_reg_446_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[11]_0\(11),
      Q => loopWidth_reg_446(11),
      R => '0'
    );
\loopWidth_reg_446_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[11]_0\(1),
      Q => loopWidth_reg_446(1),
      R => '0'
    );
\loopWidth_reg_446_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[11]_0\(2),
      Q => loopWidth_reg_446(2),
      R => '0'
    );
\loopWidth_reg_446_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[11]_0\(3),
      Q => loopWidth_reg_446(3),
      R => '0'
    );
\loopWidth_reg_446_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[11]_0\(4),
      Q => loopWidth_reg_446(4),
      R => '0'
    );
\loopWidth_reg_446_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[11]_0\(5),
      Q => loopWidth_reg_446(5),
      R => '0'
    );
\loopWidth_reg_446_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[11]_0\(6),
      Q => loopWidth_reg_446(6),
      R => '0'
    );
\loopWidth_reg_446_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[11]_0\(7),
      Q => loopWidth_reg_446(7),
      R => '0'
    );
\loopWidth_reg_446_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[11]_0\(8),
      Q => loopWidth_reg_446(8),
      R => '0'
    );
\loopWidth_reg_446_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => \loopWidth_reg_446_reg[11]_0\(9),
      Q => loopWidth_reg_446(9),
      R => '0'
    );
\mOutPtr[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAAAAA2A2A2AAA"
    )
        port map (
      I0 => \^pop\,
      I1 => start_for_DebayerRatBorBatR_U0_full_n,
      I2 => Debayer_U0_ap_start,
      I3 => start_for_ZipperRemoval_U0_full_n,
      I4 => full_n_reg_0,
      I5 => start_once_reg_1,
      O => p_6_in
    );
\mOutPtr[1]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_3__0_n_5\,
      I1 => \ap_CS_fsm[2]_i_4__0_n_5\,
      I2 => \ap_CS_fsm[2]_i_5__0_n_5\,
      I3 => \ap_CS_fsm[2]_i_6__0_n_5\,
      I4 => ap_CS_fsm_state2,
      I5 => DebayerRatBorBatR_U0_ap_start,
      O => \^pop\
    );
\p_0_0_09481393_lcssa1443_i_fu_80_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg(0),
      Q => p_0_0_09481393_lcssa1443_i_fu_80(0),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_fu_80_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg(1),
      Q => p_0_0_09481393_lcssa1443_i_fu_80(1),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_fu_80_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg(2),
      Q => p_0_0_09481393_lcssa1443_i_fu_80(2),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_fu_80_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg(3),
      Q => p_0_0_09481393_lcssa1443_i_fu_80(3),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_fu_80_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg(4),
      Q => p_0_0_09481393_lcssa1443_i_fu_80(4),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_fu_80_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg(5),
      Q => p_0_0_09481393_lcssa1443_i_fu_80(5),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_fu_80_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg(6),
      Q => p_0_0_09481393_lcssa1443_i_fu_80(6),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_fu_80_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_09481392_i_load_reg_2285_pp0_iter5_reg(7),
      Q => p_0_0_09481393_lcssa1443_i_fu_80(7),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_load_reg_475_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09481393_lcssa1443_i_fu_80(0),
      Q => p_0_0_09481393_lcssa1443_i_load_reg_475(0),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_load_reg_475_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09481393_lcssa1443_i_fu_80(1),
      Q => p_0_0_09481393_lcssa1443_i_load_reg_475(1),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_load_reg_475_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09481393_lcssa1443_i_fu_80(2),
      Q => p_0_0_09481393_lcssa1443_i_load_reg_475(2),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_load_reg_475_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09481393_lcssa1443_i_fu_80(3),
      Q => p_0_0_09481393_lcssa1443_i_load_reg_475(3),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_load_reg_475_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09481393_lcssa1443_i_fu_80(4),
      Q => p_0_0_09481393_lcssa1443_i_load_reg_475(4),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_load_reg_475_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09481393_lcssa1443_i_fu_80(5),
      Q => p_0_0_09481393_lcssa1443_i_load_reg_475(5),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_load_reg_475_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09481393_lcssa1443_i_fu_80(6),
      Q => p_0_0_09481393_lcssa1443_i_load_reg_475(6),
      R => '0'
    );
\p_0_0_09481393_lcssa1443_i_load_reg_475_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09481393_lcssa1443_i_fu_80(7),
      Q => p_0_0_09481393_lcssa1443_i_load_reg_475(7),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_fu_116_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg(0),
      Q => p_0_0_0948_114831495_lcssa1531_i_fu_116(0),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_fu_116_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg(1),
      Q => p_0_0_0948_114831495_lcssa1531_i_fu_116(1),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_fu_116_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg(2),
      Q => p_0_0_0948_114831495_lcssa1531_i_fu_116(2),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_fu_116_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg(3),
      Q => p_0_0_0948_114831495_lcssa1531_i_fu_116(3),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_fu_116_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg(4),
      Q => p_0_0_0948_114831495_lcssa1531_i_fu_116(4),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_fu_116_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg(5),
      Q => p_0_0_0948_114831495_lcssa1531_i_fu_116(5),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_fu_116_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg(6),
      Q => p_0_0_0948_114831495_lcssa1531_i_fu_116(6),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_fu_116_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0948_114831494_i_load_reg_2258_pp0_iter5_reg(7),
      Q => p_0_0_0948_114831495_lcssa1531_i_fu_116(7),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_114831495_lcssa1531_i_fu_116(0),
      Q => p_0_0_0948_114831495_lcssa1531_i_load_reg_520(0),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_114831495_lcssa1531_i_fu_116(1),
      Q => p_0_0_0948_114831495_lcssa1531_i_load_reg_520(1),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_114831495_lcssa1531_i_fu_116(2),
      Q => p_0_0_0948_114831495_lcssa1531_i_load_reg_520(2),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_114831495_lcssa1531_i_fu_116(3),
      Q => p_0_0_0948_114831495_lcssa1531_i_load_reg_520(3),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_114831495_lcssa1531_i_fu_116(4),
      Q => p_0_0_0948_114831495_lcssa1531_i_load_reg_520(4),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_114831495_lcssa1531_i_fu_116(5),
      Q => p_0_0_0948_114831495_lcssa1531_i_load_reg_520(5),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_114831495_lcssa1531_i_fu_116(6),
      Q => p_0_0_0948_114831495_lcssa1531_i_load_reg_520(6),
      R => '0'
    );
\p_0_0_0948_114831495_lcssa1531_i_load_reg_520_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_114831495_lcssa1531_i_fu_116(7),
      Q => p_0_0_0948_114831495_lcssa1531_i_load_reg_520(7),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_fu_92_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg(0),
      Q => p_0_0_0948_21423_lcssa1455_i_fu_92(0),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_fu_92_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg(1),
      Q => p_0_0_0948_21423_lcssa1455_i_fu_92(1),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_fu_92_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg(2),
      Q => p_0_0_0948_21423_lcssa1455_i_fu_92(2),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_fu_92_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg(3),
      Q => p_0_0_0948_21423_lcssa1455_i_fu_92(3),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_fu_92_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg(4),
      Q => p_0_0_0948_21423_lcssa1455_i_fu_92(4),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_fu_92_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg(5),
      Q => p_0_0_0948_21423_lcssa1455_i_fu_92(5),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_fu_92_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg(6),
      Q => p_0_0_0948_21423_lcssa1455_i_fu_92(6),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_fu_92_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0948_21422_i_load_reg_2302_pp0_iter5_reg(7),
      Q => p_0_0_0948_21423_lcssa1455_i_fu_92(7),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_21423_lcssa1455_i_fu_92(0),
      Q => p_0_0_0948_21423_lcssa1455_i_load_reg_490(0),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_21423_lcssa1455_i_fu_92(1),
      Q => p_0_0_0948_21423_lcssa1455_i_load_reg_490(1),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_21423_lcssa1455_i_fu_92(2),
      Q => p_0_0_0948_21423_lcssa1455_i_load_reg_490(2),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_21423_lcssa1455_i_fu_92(3),
      Q => p_0_0_0948_21423_lcssa1455_i_load_reg_490(3),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_21423_lcssa1455_i_fu_92(4),
      Q => p_0_0_0948_21423_lcssa1455_i_load_reg_490(4),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_21423_lcssa1455_i_fu_92(5),
      Q => p_0_0_0948_21423_lcssa1455_i_load_reg_490(5),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_21423_lcssa1455_i_fu_92(6),
      Q => p_0_0_0948_21423_lcssa1455_i_load_reg_490(6),
      R => '0'
    );
\p_0_0_0948_21423_lcssa1455_i_load_reg_490_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0948_21423_lcssa1455_i_fu_92(7),
      Q => p_0_0_0948_21423_lcssa1455_i_load_reg_490(7),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_fu_76_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg(0),
      Q => p_0_0_09491390_lcssa1441_i_fu_76(0),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_fu_76_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg(1),
      Q => p_0_0_09491390_lcssa1441_i_fu_76(1),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_fu_76_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg(2),
      Q => p_0_0_09491390_lcssa1441_i_fu_76(2),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_fu_76_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg(3),
      Q => p_0_0_09491390_lcssa1441_i_fu_76(3),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_fu_76_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg(4),
      Q => p_0_0_09491390_lcssa1441_i_fu_76(4),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_fu_76_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg(5),
      Q => p_0_0_09491390_lcssa1441_i_fu_76(5),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_fu_76_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg(6),
      Q => p_0_0_09491390_lcssa1441_i_fu_76(6),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_fu_76_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_09491389_i_load_reg_2280_pp0_iter5_reg(7),
      Q => p_0_0_09491390_lcssa1441_i_fu_76(7),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_load_reg_470_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09491390_lcssa1441_i_fu_76(0),
      Q => p_0_0_09491390_lcssa1441_i_load_reg_470(0),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_load_reg_470_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09491390_lcssa1441_i_fu_76(1),
      Q => p_0_0_09491390_lcssa1441_i_load_reg_470(1),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_load_reg_470_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09491390_lcssa1441_i_fu_76(2),
      Q => p_0_0_09491390_lcssa1441_i_load_reg_470(2),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_load_reg_470_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09491390_lcssa1441_i_fu_76(3),
      Q => p_0_0_09491390_lcssa1441_i_load_reg_470(3),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_load_reg_470_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09491390_lcssa1441_i_fu_76(4),
      Q => p_0_0_09491390_lcssa1441_i_load_reg_470(4),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_load_reg_470_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09491390_lcssa1441_i_fu_76(5),
      Q => p_0_0_09491390_lcssa1441_i_load_reg_470(5),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_load_reg_470_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09491390_lcssa1441_i_fu_76(6),
      Q => p_0_0_09491390_lcssa1441_i_load_reg_470(6),
      R => '0'
    );
\p_0_0_09491390_lcssa1441_i_load_reg_470_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09491390_lcssa1441_i_fu_76(7),
      Q => p_0_0_09491390_lcssa1441_i_load_reg_470(7),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_fu_112_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg(0),
      Q => p_0_0_0949_114811493_lcssa1529_i_fu_112(0),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_fu_112_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg(1),
      Q => p_0_0_0949_114811493_lcssa1529_i_fu_112(1),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_fu_112_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg(2),
      Q => p_0_0_0949_114811493_lcssa1529_i_fu_112(2),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_fu_112_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg(3),
      Q => p_0_0_0949_114811493_lcssa1529_i_fu_112(3),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_fu_112_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg(4),
      Q => p_0_0_0949_114811493_lcssa1529_i_fu_112(4),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_fu_112_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg(5),
      Q => p_0_0_0949_114811493_lcssa1529_i_fu_112(5),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_fu_112_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg(6),
      Q => p_0_0_0949_114811493_lcssa1529_i_fu_112(6),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_fu_112_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0949_114811492_i_load_reg_2253_pp0_iter5_reg(7),
      Q => p_0_0_0949_114811493_lcssa1529_i_fu_112(7),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_114811493_lcssa1529_i_fu_112(0),
      Q => p_0_0_0949_114811493_lcssa1529_i_load_reg_515(0),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_114811493_lcssa1529_i_fu_112(1),
      Q => p_0_0_0949_114811493_lcssa1529_i_load_reg_515(1),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_114811493_lcssa1529_i_fu_112(2),
      Q => p_0_0_0949_114811493_lcssa1529_i_load_reg_515(2),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_114811493_lcssa1529_i_fu_112(3),
      Q => p_0_0_0949_114811493_lcssa1529_i_load_reg_515(3),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_114811493_lcssa1529_i_fu_112(4),
      Q => p_0_0_0949_114811493_lcssa1529_i_load_reg_515(4),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_114811493_lcssa1529_i_fu_112(5),
      Q => p_0_0_0949_114811493_lcssa1529_i_load_reg_515(5),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_114811493_lcssa1529_i_fu_112(6),
      Q => p_0_0_0949_114811493_lcssa1529_i_load_reg_515(6),
      R => '0'
    );
\p_0_0_0949_114811493_lcssa1529_i_load_reg_515_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_114811493_lcssa1529_i_fu_112(7),
      Q => p_0_0_0949_114811493_lcssa1529_i_load_reg_515(7),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_fu_88_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg(0),
      Q => p_0_0_0949_21420_lcssa1453_i_fu_88(0),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_fu_88_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg(1),
      Q => p_0_0_0949_21420_lcssa1453_i_fu_88(1),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_fu_88_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg(2),
      Q => p_0_0_0949_21420_lcssa1453_i_fu_88(2),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_fu_88_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg(3),
      Q => p_0_0_0949_21420_lcssa1453_i_fu_88(3),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_fu_88_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg(4),
      Q => p_0_0_0949_21420_lcssa1453_i_fu_88(4),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_fu_88_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg(5),
      Q => p_0_0_0949_21420_lcssa1453_i_fu_88(5),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_fu_88_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg(6),
      Q => p_0_0_0949_21420_lcssa1453_i_fu_88(6),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_fu_88_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0949_21419_i_load_reg_2297_pp0_iter5_reg(7),
      Q => p_0_0_0949_21420_lcssa1453_i_fu_88(7),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_21420_lcssa1453_i_fu_88(0),
      Q => p_0_0_0949_21420_lcssa1453_i_load_reg_485(0),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_21420_lcssa1453_i_fu_88(1),
      Q => p_0_0_0949_21420_lcssa1453_i_load_reg_485(1),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_21420_lcssa1453_i_fu_88(2),
      Q => p_0_0_0949_21420_lcssa1453_i_load_reg_485(2),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_21420_lcssa1453_i_fu_88(3),
      Q => p_0_0_0949_21420_lcssa1453_i_load_reg_485(3),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_21420_lcssa1453_i_fu_88(4),
      Q => p_0_0_0949_21420_lcssa1453_i_load_reg_485(4),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_21420_lcssa1453_i_fu_88(5),
      Q => p_0_0_0949_21420_lcssa1453_i_load_reg_485(5),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_21420_lcssa1453_i_fu_88(6),
      Q => p_0_0_0949_21420_lcssa1453_i_load_reg_485(6),
      R => '0'
    );
\p_0_0_0949_21420_lcssa1453_i_load_reg_485_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0949_21420_lcssa1453_i_fu_88(7),
      Q => p_0_0_0949_21420_lcssa1453_i_load_reg_485(7),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_fu_72_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg(0),
      Q => p_0_0_09501387_lcssa1439_i_fu_72(0),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_fu_72_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg(1),
      Q => p_0_0_09501387_lcssa1439_i_fu_72(1),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_fu_72_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg(2),
      Q => p_0_0_09501387_lcssa1439_i_fu_72(2),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_fu_72_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg(3),
      Q => p_0_0_09501387_lcssa1439_i_fu_72(3),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_fu_72_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg(4),
      Q => p_0_0_09501387_lcssa1439_i_fu_72(4),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_fu_72_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg(5),
      Q => p_0_0_09501387_lcssa1439_i_fu_72(5),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_fu_72_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg(6),
      Q => p_0_0_09501387_lcssa1439_i_fu_72(6),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_fu_72_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_09501386_i_load_reg_2274_pp0_iter5_reg(7),
      Q => p_0_0_09501387_lcssa1439_i_fu_72(7),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_load_reg_465_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09501387_lcssa1439_i_fu_72(0),
      Q => p_0_0_09501387_lcssa1439_i_load_reg_465(0),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_load_reg_465_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09501387_lcssa1439_i_fu_72(1),
      Q => p_0_0_09501387_lcssa1439_i_load_reg_465(1),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_load_reg_465_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09501387_lcssa1439_i_fu_72(2),
      Q => p_0_0_09501387_lcssa1439_i_load_reg_465(2),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_load_reg_465_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09501387_lcssa1439_i_fu_72(3),
      Q => p_0_0_09501387_lcssa1439_i_load_reg_465(3),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_load_reg_465_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09501387_lcssa1439_i_fu_72(4),
      Q => p_0_0_09501387_lcssa1439_i_load_reg_465(4),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_load_reg_465_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09501387_lcssa1439_i_fu_72(5),
      Q => p_0_0_09501387_lcssa1439_i_load_reg_465(5),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_load_reg_465_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09501387_lcssa1439_i_fu_72(6),
      Q => p_0_0_09501387_lcssa1439_i_load_reg_465(6),
      R => '0'
    );
\p_0_0_09501387_lcssa1439_i_load_reg_465_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_09501387_lcssa1439_i_fu_72(7),
      Q => p_0_0_09501387_lcssa1439_i_load_reg_465(7),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_fu_108_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg(0),
      Q => p_0_0_0950_114791491_lcssa1527_i_fu_108(0),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_fu_108_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg(1),
      Q => p_0_0_0950_114791491_lcssa1527_i_fu_108(1),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_fu_108_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg(2),
      Q => p_0_0_0950_114791491_lcssa1527_i_fu_108(2),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_fu_108_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg(3),
      Q => p_0_0_0950_114791491_lcssa1527_i_fu_108(3),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_fu_108_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg(4),
      Q => p_0_0_0950_114791491_lcssa1527_i_fu_108(4),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_fu_108_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg(5),
      Q => p_0_0_0950_114791491_lcssa1527_i_fu_108(5),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_fu_108_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg(6),
      Q => p_0_0_0950_114791491_lcssa1527_i_fu_108(6),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_fu_108_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0950_114791490_i_load_reg_2247_pp0_iter5_reg(7),
      Q => p_0_0_0950_114791491_lcssa1527_i_fu_108(7),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_114791491_lcssa1527_i_fu_108(0),
      Q => p_0_0_0950_114791491_lcssa1527_i_load_reg_510(0),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_114791491_lcssa1527_i_fu_108(1),
      Q => p_0_0_0950_114791491_lcssa1527_i_load_reg_510(1),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_114791491_lcssa1527_i_fu_108(2),
      Q => p_0_0_0950_114791491_lcssa1527_i_load_reg_510(2),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_114791491_lcssa1527_i_fu_108(3),
      Q => p_0_0_0950_114791491_lcssa1527_i_load_reg_510(3),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_114791491_lcssa1527_i_fu_108(4),
      Q => p_0_0_0950_114791491_lcssa1527_i_load_reg_510(4),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_114791491_lcssa1527_i_fu_108(5),
      Q => p_0_0_0950_114791491_lcssa1527_i_load_reg_510(5),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_114791491_lcssa1527_i_fu_108(6),
      Q => p_0_0_0950_114791491_lcssa1527_i_load_reg_510(6),
      R => '0'
    );
\p_0_0_0950_114791491_lcssa1527_i_load_reg_510_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_114791491_lcssa1527_i_fu_108(7),
      Q => p_0_0_0950_114791491_lcssa1527_i_load_reg_510(7),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_fu_84_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg(0),
      Q => p_0_0_0950_21417_lcssa1451_i_fu_84(0),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_fu_84_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg(1),
      Q => p_0_0_0950_21417_lcssa1451_i_fu_84(1),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_fu_84_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg(2),
      Q => p_0_0_0950_21417_lcssa1451_i_fu_84(2),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_fu_84_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg(3),
      Q => p_0_0_0950_21417_lcssa1451_i_fu_84(3),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_fu_84_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg(4),
      Q => p_0_0_0950_21417_lcssa1451_i_fu_84(4),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_fu_84_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg(5),
      Q => p_0_0_0950_21417_lcssa1451_i_fu_84(5),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_fu_84_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg(6),
      Q => p_0_0_0950_21417_lcssa1451_i_fu_84(6),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_fu_84_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0950_21416_i_load_reg_2291_pp0_iter5_reg(7),
      Q => p_0_0_0950_21417_lcssa1451_i_fu_84(7),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_21417_lcssa1451_i_fu_84(0),
      Q => p_0_0_0950_21417_lcssa1451_i_load_reg_480(0),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_21417_lcssa1451_i_fu_84(1),
      Q => p_0_0_0950_21417_lcssa1451_i_load_reg_480(1),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_21417_lcssa1451_i_fu_84(2),
      Q => p_0_0_0950_21417_lcssa1451_i_load_reg_480(2),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_21417_lcssa1451_i_fu_84(3),
      Q => p_0_0_0950_21417_lcssa1451_i_load_reg_480(3),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_21417_lcssa1451_i_fu_84(4),
      Q => p_0_0_0950_21417_lcssa1451_i_load_reg_480(4),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_21417_lcssa1451_i_fu_84(5),
      Q => p_0_0_0950_21417_lcssa1451_i_load_reg_480(5),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_21417_lcssa1451_i_fu_84(6),
      Q => p_0_0_0950_21417_lcssa1451_i_load_reg_480(6),
      R => '0'
    );
\p_0_0_0950_21417_lcssa1451_i_load_reg_480_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0950_21417_lcssa1451_i_fu_84(7),
      Q => p_0_0_0950_21417_lcssa1451_i_load_reg_480(7),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_fu_120_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg(0),
      Q => p_0_0_0_0_09081496_lcssa1533_i_fu_120(0),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_fu_120_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg(1),
      Q => p_0_0_0_0_09081496_lcssa1533_i_fu_120(1),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_fu_120_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg(2),
      Q => p_0_0_0_0_09081496_lcssa1533_i_fu_120(2),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_fu_120_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg(3),
      Q => p_0_0_0_0_09081496_lcssa1533_i_fu_120(3),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_fu_120_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg(4),
      Q => p_0_0_0_0_09081496_lcssa1533_i_fu_120(4),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_fu_120_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg(5),
      Q => p_0_0_0_0_09081496_lcssa1533_i_fu_120(5),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_fu_120_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg(6),
      Q => p_0_0_0_0_09081496_lcssa1533_i_fu_120(6),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_fu_120_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0_0_09081497_i_load_reg_2264_pp0_iter5_reg(7),
      Q => p_0_0_0_0_09081496_lcssa1533_i_fu_120(7),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09081496_lcssa1533_i_fu_120(0),
      Q => p_0_0_0_0_09081496_lcssa1533_i_load_reg_525(0),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09081496_lcssa1533_i_fu_120(1),
      Q => p_0_0_0_0_09081496_lcssa1533_i_load_reg_525(1),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09081496_lcssa1533_i_fu_120(2),
      Q => p_0_0_0_0_09081496_lcssa1533_i_load_reg_525(2),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09081496_lcssa1533_i_fu_120(3),
      Q => p_0_0_0_0_09081496_lcssa1533_i_load_reg_525(3),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09081496_lcssa1533_i_fu_120(4),
      Q => p_0_0_0_0_09081496_lcssa1533_i_load_reg_525(4),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09081496_lcssa1533_i_fu_120(5),
      Q => p_0_0_0_0_09081496_lcssa1533_i_load_reg_525(5),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09081496_lcssa1533_i_fu_120(6),
      Q => p_0_0_0_0_09081496_lcssa1533_i_load_reg_525(6),
      R => '0'
    );
\p_0_0_0_0_09081496_lcssa1533_i_load_reg_525_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09081496_lcssa1533_i_fu_120(7),
      Q => p_0_0_0_0_09081496_lcssa1533_i_load_reg_525(7),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_fu_96_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg(0),
      Q => p_0_0_0_0_09141484_lcssa1521_i_fu_96(0),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_fu_96_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg(1),
      Q => p_0_0_0_0_09141484_lcssa1521_i_fu_96(1),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_fu_96_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg(2),
      Q => p_0_0_0_0_09141484_lcssa1521_i_fu_96(2),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_fu_96_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg(3),
      Q => p_0_0_0_0_09141484_lcssa1521_i_fu_96(3),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_fu_96_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg(4),
      Q => p_0_0_0_0_09141484_lcssa1521_i_fu_96(4),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_fu_96_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg(5),
      Q => p_0_0_0_0_09141484_lcssa1521_i_fu_96(5),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_fu_96_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg(6),
      Q => p_0_0_0_0_09141484_lcssa1521_i_fu_96(6),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_fu_96_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_0_0_0_09141485_i_load_reg_2237_pp0_iter5_reg(7),
      Q => p_0_0_0_0_09141484_lcssa1521_i_fu_96(7),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09141484_lcssa1521_i_fu_96(0),
      Q => p_0_0_0_0_09141484_lcssa1521_i_load_reg_495(0),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09141484_lcssa1521_i_fu_96(1),
      Q => p_0_0_0_0_09141484_lcssa1521_i_load_reg_495(1),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09141484_lcssa1521_i_fu_96(2),
      Q => p_0_0_0_0_09141484_lcssa1521_i_load_reg_495(2),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09141484_lcssa1521_i_fu_96(3),
      Q => p_0_0_0_0_09141484_lcssa1521_i_load_reg_495(3),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09141484_lcssa1521_i_fu_96(4),
      Q => p_0_0_0_0_09141484_lcssa1521_i_load_reg_495(4),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09141484_lcssa1521_i_fu_96(5),
      Q => p_0_0_0_0_09141484_lcssa1521_i_load_reg_495(5),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09141484_lcssa1521_i_fu_96(6),
      Q => p_0_0_0_0_09141484_lcssa1521_i_load_reg_495(6),
      R => '0'
    );
\p_0_0_0_0_09141484_lcssa1521_i_load_reg_495_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0_0_09141484_lcssa1521_i_fu_96(7),
      Q => p_0_0_0_0_09141484_lcssa1521_i_load_reg_495(7),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_fu_124_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg(0),
      Q => p_0_1_0_0_09091498_lcssa1535_i_fu_124(0),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_fu_124_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg(1),
      Q => p_0_1_0_0_09091498_lcssa1535_i_fu_124(1),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_fu_124_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg(2),
      Q => p_0_1_0_0_09091498_lcssa1535_i_fu_124(2),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_fu_124_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg(3),
      Q => p_0_1_0_0_09091498_lcssa1535_i_fu_124(3),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_fu_124_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg(4),
      Q => p_0_1_0_0_09091498_lcssa1535_i_fu_124(4),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_fu_124_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg(5),
      Q => p_0_1_0_0_09091498_lcssa1535_i_fu_124(5),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_fu_124_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg(6),
      Q => p_0_1_0_0_09091498_lcssa1535_i_fu_124(6),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_fu_124_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_1_0_0_09091499_i_load_reg_2177_pp0_iter5_reg(7),
      Q => p_0_1_0_0_09091498_lcssa1535_i_fu_124(7),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09091498_lcssa1535_i_fu_124(0),
      Q => p_0_1_0_0_09091498_lcssa1535_i_load_reg_530(0),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09091498_lcssa1535_i_fu_124(1),
      Q => p_0_1_0_0_09091498_lcssa1535_i_load_reg_530(1),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09091498_lcssa1535_i_fu_124(2),
      Q => p_0_1_0_0_09091498_lcssa1535_i_load_reg_530(2),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09091498_lcssa1535_i_fu_124(3),
      Q => p_0_1_0_0_09091498_lcssa1535_i_load_reg_530(3),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09091498_lcssa1535_i_fu_124(4),
      Q => p_0_1_0_0_09091498_lcssa1535_i_load_reg_530(4),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09091498_lcssa1535_i_fu_124(5),
      Q => p_0_1_0_0_09091498_lcssa1535_i_load_reg_530(5),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09091498_lcssa1535_i_fu_124(6),
      Q => p_0_1_0_0_09091498_lcssa1535_i_load_reg_530(6),
      R => '0'
    );
\p_0_1_0_0_09091498_lcssa1535_i_load_reg_530_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09091498_lcssa1535_i_fu_124(7),
      Q => p_0_1_0_0_09091498_lcssa1535_i_load_reg_530(7),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_fu_100_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg(0),
      Q => p_0_1_0_0_09151486_lcssa1523_i_fu_100(0),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_fu_100_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg(1),
      Q => p_0_1_0_0_09151486_lcssa1523_i_fu_100(1),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_fu_100_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg(2),
      Q => p_0_1_0_0_09151486_lcssa1523_i_fu_100(2),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_fu_100_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg(3),
      Q => p_0_1_0_0_09151486_lcssa1523_i_fu_100(3),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_fu_100_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg(4),
      Q => p_0_1_0_0_09151486_lcssa1523_i_fu_100(4),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_fu_100_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg(5),
      Q => p_0_1_0_0_09151486_lcssa1523_i_fu_100(5),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_fu_100_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg(6),
      Q => p_0_1_0_0_09151486_lcssa1523_i_fu_100(6),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_fu_100_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_1_0_0_09151487_i_load_reg_2170_pp0_iter5_reg(7),
      Q => p_0_1_0_0_09151486_lcssa1523_i_fu_100(7),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09151486_lcssa1523_i_fu_100(0),
      Q => p_0_1_0_0_09151486_lcssa1523_i_load_reg_500(0),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09151486_lcssa1523_i_fu_100(1),
      Q => p_0_1_0_0_09151486_lcssa1523_i_load_reg_500(1),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09151486_lcssa1523_i_fu_100(2),
      Q => p_0_1_0_0_09151486_lcssa1523_i_load_reg_500(2),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09151486_lcssa1523_i_fu_100(3),
      Q => p_0_1_0_0_09151486_lcssa1523_i_load_reg_500(3),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09151486_lcssa1523_i_fu_100(4),
      Q => p_0_1_0_0_09151486_lcssa1523_i_load_reg_500(4),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09151486_lcssa1523_i_fu_100(5),
      Q => p_0_1_0_0_09151486_lcssa1523_i_load_reg_500(5),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09151486_lcssa1523_i_fu_100(6),
      Q => p_0_1_0_0_09151486_lcssa1523_i_load_reg_500(6),
      R => '0'
    );
\p_0_1_0_0_09151486_lcssa1523_i_load_reg_500_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_1_0_0_09151486_lcssa1523_i_fu_100(7),
      Q => p_0_1_0_0_09151486_lcssa1523_i_load_reg_500(7),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_fu_128_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg(0),
      Q => p_0_2_0_0_09101500_lcssa1537_i_fu_128(0),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_fu_128_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg(1),
      Q => p_0_2_0_0_09101500_lcssa1537_i_fu_128(1),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_fu_128_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg(2),
      Q => p_0_2_0_0_09101500_lcssa1537_i_fu_128(2),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_fu_128_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg(3),
      Q => p_0_2_0_0_09101500_lcssa1537_i_fu_128(3),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_fu_128_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg(4),
      Q => p_0_2_0_0_09101500_lcssa1537_i_fu_128(4),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_fu_128_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg(5),
      Q => p_0_2_0_0_09101500_lcssa1537_i_fu_128(5),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_fu_128_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg(6),
      Q => p_0_2_0_0_09101500_lcssa1537_i_fu_128(6),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_fu_128_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_2_0_0_09101501_i_load_reg_2269_pp0_iter5_reg(7),
      Q => p_0_2_0_0_09101500_lcssa1537_i_fu_128(7),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09101500_lcssa1537_i_fu_128(0),
      Q => p_0_2_0_0_09101500_lcssa1537_i_load_reg_535(0),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09101500_lcssa1537_i_fu_128(1),
      Q => p_0_2_0_0_09101500_lcssa1537_i_load_reg_535(1),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09101500_lcssa1537_i_fu_128(2),
      Q => p_0_2_0_0_09101500_lcssa1537_i_load_reg_535(2),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09101500_lcssa1537_i_fu_128(3),
      Q => p_0_2_0_0_09101500_lcssa1537_i_load_reg_535(3),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09101500_lcssa1537_i_fu_128(4),
      Q => p_0_2_0_0_09101500_lcssa1537_i_load_reg_535(4),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09101500_lcssa1537_i_fu_128(5),
      Q => p_0_2_0_0_09101500_lcssa1537_i_load_reg_535(5),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09101500_lcssa1537_i_fu_128(6),
      Q => p_0_2_0_0_09101500_lcssa1537_i_load_reg_535(6),
      R => '0'
    );
\p_0_2_0_0_09101500_lcssa1537_i_load_reg_535_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09101500_lcssa1537_i_fu_128(7),
      Q => p_0_2_0_0_09101500_lcssa1537_i_load_reg_535(7),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_fu_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg(0),
      Q => p_0_2_0_0_09161488_lcssa1525_i_fu_104(0),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_fu_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg(1),
      Q => p_0_2_0_0_09161488_lcssa1525_i_fu_104(1),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_fu_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg(2),
      Q => p_0_2_0_0_09161488_lcssa1525_i_fu_104(2),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_fu_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg(3),
      Q => p_0_2_0_0_09161488_lcssa1525_i_fu_104(3),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_fu_104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg(4),
      Q => p_0_2_0_0_09161488_lcssa1525_i_fu_104(4),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_fu_104_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg(5),
      Q => p_0_2_0_0_09161488_lcssa1525_i_fu_104(5),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_fu_104_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg(6),
      Q => p_0_2_0_0_09161488_lcssa1525_i_fu_104(6),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_fu_104_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_0_0_0_0_09081496_lcssa1533_i_fu_1200,
      D => p_0_2_0_0_09161489_i_load_reg_2242_pp0_iter5_reg(7),
      Q => p_0_2_0_0_09161488_lcssa1525_i_fu_104(7),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09161488_lcssa1525_i_fu_104(0),
      Q => p_0_2_0_0_09161488_lcssa1525_i_load_reg_505(0),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09161488_lcssa1525_i_fu_104(1),
      Q => p_0_2_0_0_09161488_lcssa1525_i_load_reg_505(1),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09161488_lcssa1525_i_fu_104(2),
      Q => p_0_2_0_0_09161488_lcssa1525_i_load_reg_505(2),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09161488_lcssa1525_i_fu_104(3),
      Q => p_0_2_0_0_09161488_lcssa1525_i_load_reg_505(3),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09161488_lcssa1525_i_fu_104(4),
      Q => p_0_2_0_0_09161488_lcssa1525_i_load_reg_505(4),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09161488_lcssa1525_i_fu_104(5),
      Q => p_0_2_0_0_09161488_lcssa1525_i_load_reg_505(5),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09161488_lcssa1525_i_fu_104(6),
      Q => p_0_2_0_0_09161488_lcssa1525_i_load_reg_505(6),
      R => '0'
    );
\p_0_2_0_0_09161488_lcssa1525_i_load_reg_505_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_2_0_0_09161488_lcssa1525_i_fu_104(7),
      Q => p_0_2_0_0_09161488_lcssa1525_i_load_reg_505(7),
      R => '0'
    );
\red_i_reg_560[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000110"
    )
        port map (
      I0 => trunc_ln622_1_i_reg_456(1),
      I1 => trunc_ln622_1_i_reg_456(2),
      I2 => trunc_ln622_1_i_reg_456(0),
      I3 => trunc_ln630_reg_540,
      I4 => \red_i_reg_560[0]_i_2_n_5\,
      I5 => \red_i_reg_560[0]_i_3_n_5\,
      O => red_i_fu_328_p2
    );
\red_i_reg_560[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => trunc_ln622_1_i_reg_456(9),
      I1 => trunc_ln622_1_i_reg_456(10),
      I2 => trunc_ln622_1_i_reg_456(11),
      I3 => trunc_ln622_1_i_reg_456(12),
      I4 => trunc_ln622_1_i_reg_456(13),
      I5 => trunc_ln622_1_i_reg_456(14),
      O => \red_i_reg_560[0]_i_2_n_5\
    );
\red_i_reg_560[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => trunc_ln622_1_i_reg_456(3),
      I1 => trunc_ln622_1_i_reg_456(4),
      I2 => trunc_ln622_1_i_reg_456(5),
      I3 => trunc_ln622_1_i_reg_456(6),
      I4 => trunc_ln622_1_i_reg_456(7),
      I5 => trunc_ln622_1_i_reg_456(8),
      O => \red_i_reg_560[0]_i_3_n_5\
    );
\red_i_reg_560_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => red_i_fu_328_p2,
      Q => red_i_reg_560,
      R => '0'
    );
\start_once_reg_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD0D0D0"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \ap_CS_fsm[2]_i_2_n_5\,
      I2 => \^start_once_reg\,
      I3 => start_for_DebayerRandBatG_U0_full_n,
      I4 => DebayerRatBorBatR_U0_ap_start,
      O => \start_once_reg_i_1__1_n_5\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__1_n_5\,
      Q => \^start_once_reg\,
      R => SR(0)
    );
\trunc_ln622_1_i_reg_456_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(1),
      Q => trunc_ln622_1_i_reg_456(0),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(11),
      Q => trunc_ln622_1_i_reg_456(10),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(12),
      Q => trunc_ln622_1_i_reg_456(11),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(13),
      Q => trunc_ln622_1_i_reg_456(12),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(14),
      Q => trunc_ln622_1_i_reg_456(13),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(15),
      Q => trunc_ln622_1_i_reg_456(14),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(2),
      Q => trunc_ln622_1_i_reg_456(1),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(3),
      Q => trunc_ln622_1_i_reg_456(2),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(4),
      Q => trunc_ln622_1_i_reg_456(3),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(5),
      Q => trunc_ln622_1_i_reg_456(4),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(6),
      Q => trunc_ln622_1_i_reg_456(5),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(7),
      Q => trunc_ln622_1_i_reg_456(6),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(8),
      Q => trunc_ln622_1_i_reg_456(7),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(9),
      Q => trunc_ln622_1_i_reg_456(8),
      R => '0'
    );
\trunc_ln622_1_i_reg_456_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(10),
      Q => trunc_ln622_1_i_reg_456(9),
      R => '0'
    );
\trunc_ln630_reg_540_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => \^q\(0),
      Q => trunc_ln630_reg_540,
      R => '0'
    );
\x_phase_reg_451_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerratborbatr_u0_bayerphase_c_write\,
      D => D(0),
      Q => x_phase_reg_451,
      R => '0'
    );
\xor_i_reg_555[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => trunc_ln630_reg_540,
      I1 => trunc_ln622_1_i_reg_456(0),
      O => xor_i_fu_322_p2(0)
    );
\xor_i_reg_555_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_i_fu_322_p2(0),
      Q => xor_i_reg_555(0),
      R => '0'
    );
\xor_i_reg_555_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(10),
      Q => xor_i_reg_555(10),
      R => '0'
    );
\xor_i_reg_555_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(11),
      Q => xor_i_reg_555(11),
      R => '0'
    );
\xor_i_reg_555_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(12),
      Q => xor_i_reg_555(12),
      R => '0'
    );
\xor_i_reg_555_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(13),
      Q => xor_i_reg_555(13),
      R => '0'
    );
\xor_i_reg_555_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(14),
      Q => xor_i_reg_555(14),
      R => '0'
    );
\xor_i_reg_555_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(1),
      Q => xor_i_reg_555(1),
      R => '0'
    );
\xor_i_reg_555_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(2),
      Q => xor_i_reg_555(2),
      R => '0'
    );
\xor_i_reg_555_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(3),
      Q => xor_i_reg_555(3),
      R => '0'
    );
\xor_i_reg_555_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(4),
      Q => xor_i_reg_555(4),
      R => '0'
    );
\xor_i_reg_555_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(5),
      Q => xor_i_reg_555(5),
      R => '0'
    );
\xor_i_reg_555_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(6),
      Q => xor_i_reg_555(6),
      R => '0'
    );
\xor_i_reg_555_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(7),
      Q => xor_i_reg_555(7),
      R => '0'
    );
\xor_i_reg_555_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(8),
      Q => xor_i_reg_555(8),
      R => '0'
    );
\xor_i_reg_555_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln622_1_i_reg_456(9),
      Q => xor_i_reg_555(9),
      R => '0'
    );
\y_fu_68[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => y_4_fu_242_p2(0)
    );
\y_fu_68_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(0),
      Q => \^q\(0),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(10),
      Q => \^q\(10),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(11),
      Q => \^q\(11),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[11]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \y_fu_68_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_y_fu_68_reg[11]_i_1_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \y_fu_68_reg[11]_i_1_n_11\,
      CO(0) => \y_fu_68_reg[11]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_y_fu_68_reg[11]_i_1_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => y_4_fu_242_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => \^q\(11 downto 9)
    );
\y_fu_68_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(1),
      Q => \^q\(1),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(2),
      Q => \^q\(2),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(3),
      Q => \^q\(3),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(4),
      Q => \^q\(4),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(5),
      Q => \^q\(5),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(6),
      Q => \^q\(6),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(7),
      Q => \^q\(7),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(8),
      Q => \^q\(8),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
\y_fu_68_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \^q\(0),
      CI_TOP => '0',
      CO(7) => \y_fu_68_reg[8]_i_1_n_5\,
      CO(6) => \y_fu_68_reg[8]_i_1_n_6\,
      CO(5) => \y_fu_68_reg[8]_i_1_n_7\,
      CO(4) => \y_fu_68_reg[8]_i_1_n_8\,
      CO(3) => \y_fu_68_reg[8]_i_1_n_9\,
      CO(2) => \y_fu_68_reg[8]_i_1_n_10\,
      CO(1) => \y_fu_68_reg[8]_i_1_n_11\,
      CO(0) => \y_fu_68_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => y_4_fu_242_p2(8 downto 1),
      S(7 downto 0) => \^q\(8 downto 1)
    );
\y_fu_68_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => y_4_fu_242_p2(9),
      Q => \^q\(9),
      R => \^debayerratborbatr_u0_bayerphase_c_write\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_MultiPixStream2AXIvideo is
  port (
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    \icmp_ln228_reg_199_reg[0]_0\ : out STD_LOGIC;
    \ap_CS_fsm_reg[2]_0\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ack_in_t_reg : out STD_LOGIC;
    \pop__0\ : out STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_ready : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 11 downto 0 );
    S : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \sub_i_i_reg_194_reg[12]_0\ : in STD_LOGIC_VECTOR ( 3 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    \icmp_ln228_reg_199_reg[0]_1\ : in STD_LOGIC;
    MultiPixStream2AXIvideo_U0_ap_start : in STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    \data_p1_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \data_p1_reg[23]_0\ : in STD_LOGIC;
    \data_p1_reg[23]_1\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    push : in STD_LOGIC;
    imgUnzip_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p2_reg[23]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \trunc_ln221_reg_184_reg[11]_0\ : in STD_LOGIC_VECTOR ( 11 downto 0 )
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_MultiPixStream2AXIvideo;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_MultiPixStream2AXIvideo is
  signal \^ack_in_t_reg\ : STD_LOGIC;
  signal and_ln228_reg_207 : STD_LOGIC;
  signal \and_ln228_reg_207[0]_i_1_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[3]_i_7_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[2]_0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal data_p2 : STD_LOGIC;
  signal data_p2_6 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_16 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_21 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_22 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_24 : STD_LOGIC;
  signal grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_7 : STD_LOGIC;
  signal i_2_fu_161_p2 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \i_2_fu_161_p2_carry__0_n_11\ : STD_LOGIC;
  signal \i_2_fu_161_p2_carry__0_n_12\ : STD_LOGIC;
  signal i_2_fu_161_p2_carry_n_10 : STD_LOGIC;
  signal i_2_fu_161_p2_carry_n_11 : STD_LOGIC;
  signal i_2_fu_161_p2_carry_n_12 : STD_LOGIC;
  signal i_2_fu_161_p2_carry_n_5 : STD_LOGIC;
  signal i_2_fu_161_p2_carry_n_6 : STD_LOGIC;
  signal i_2_fu_161_p2_carry_n_7 : STD_LOGIC;
  signal i_2_fu_161_p2_carry_n_8 : STD_LOGIC;
  signal i_2_fu_161_p2_carry_n_9 : STD_LOGIC;
  signal i_fu_72_reg : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \icmp_ln228_1_fu_156_p2__22\ : STD_LOGIC;
  signal \^icmp_ln228_reg_199_reg[0]_0\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p1_0 : STD_LOGIC;
  signal load_p1_2 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal m_axis_video_TREADY_int_regslice : STD_LOGIC;
  signal \^m_axis_video_tvalid\ : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0_1\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \next__0_3\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal regslice_both_m_axis_video_V_last_V_U_n_5 : STD_LOGIC;
  signal regslice_both_m_axis_video_V_user_V_U_n_5 : STD_LOGIC;
  signal \sof_reg_88_reg_n_5_[0]\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0_4\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \state__0_5\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sub_i_i_fu_136_p2 : STD_LOGIC_VECTOR ( 12 downto 1 );
  signal \sub_i_i_fu_136_p2_carry__0_n_10\ : STD_LOGIC;
  signal \sub_i_i_fu_136_p2_carry__0_n_11\ : STD_LOGIC;
  signal \sub_i_i_fu_136_p2_carry__0_n_12\ : STD_LOGIC;
  signal sub_i_i_fu_136_p2_carry_n_10 : STD_LOGIC;
  signal sub_i_i_fu_136_p2_carry_n_11 : STD_LOGIC;
  signal sub_i_i_fu_136_p2_carry_n_12 : STD_LOGIC;
  signal sub_i_i_fu_136_p2_carry_n_5 : STD_LOGIC;
  signal sub_i_i_fu_136_p2_carry_n_6 : STD_LOGIC;
  signal sub_i_i_fu_136_p2_carry_n_7 : STD_LOGIC;
  signal sub_i_i_fu_136_p2_carry_n_8 : STD_LOGIC;
  signal sub_i_i_fu_136_p2_carry_n_9 : STD_LOGIC;
  signal sub_i_i_reg_194 : STD_LOGIC_VECTOR ( 12 downto 0 );
  signal trunc_ln221_reg_184 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal trunc_ln222_reg_189 : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \NLW_i_2_fu_161_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal \NLW_i_2_fu_161_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sub_i_i_fu_136_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 3 );
  signal \NLW_sub_i_i_fu_136_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 4 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[3]_i_3\ : label is "soft_lutpair434";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of i_2_fu_161_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \i_2_fu_161_p2_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \i_fu_72[0]_i_1\ : label is "soft_lutpair434";
  attribute ADDER_THRESHOLD of sub_i_i_fu_136_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \sub_i_i_fu_136_p2_carry__0\ : label is 35;
begin
  ack_in_t_reg <= \^ack_in_t_reg\;
  \ap_CS_fsm_reg[2]_0\(1 downto 0) <= \^ap_cs_fsm_reg[2]_0\(1 downto 0);
  \icmp_ln228_reg_199_reg[0]_0\ <= \^icmp_ln228_reg_199_reg[0]_0\;
  m_axis_video_TVALID <= \^m_axis_video_tvalid\;
\and_ln228_reg_207[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F80"
    )
        port map (
      I0 => \sof_reg_88_reg_n_5_[0]\,
      I1 => \^icmp_ln228_reg_199_reg[0]_0\,
      I2 => ap_CS_fsm_state2,
      I3 => and_ln228_reg_207,
      O => \and_ln228_reg_207[0]_i_1_n_5\
    );
\and_ln228_reg_207_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \and_ln228_reg_207[0]_i_1_n_5\,
      Q => and_ln228_reg_207,
      R => '0'
    );
\ap_CS_fsm[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000009009"
    )
        port map (
      I0 => i_fu_72_reg(5),
      I1 => trunc_ln221_reg_184(5),
      I2 => i_fu_72_reg(2),
      I3 => trunc_ln221_reg_184(2),
      I4 => \ap_CS_fsm[3]_i_3_n_5\,
      I5 => \ap_CS_fsm[3]_i_4_n_5\,
      O => \icmp_ln228_1_fu_156_p2__22\
    );
\ap_CS_fsm[3]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF6FF6"
    )
        port map (
      I0 => trunc_ln221_reg_184(0),
      I1 => i_fu_72_reg(0),
      I2 => trunc_ln221_reg_184(1),
      I3 => i_fu_72_reg(1),
      I4 => \ap_CS_fsm[3]_i_5_n_5\,
      O => \ap_CS_fsm[3]_i_3_n_5\
    );
\ap_CS_fsm[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \ap_CS_fsm[3]_i_6_n_5\,
      I1 => i_fu_72_reg(7),
      I2 => trunc_ln221_reg_184(7),
      I3 => i_fu_72_reg(6),
      I4 => trunc_ln221_reg_184(6),
      I5 => \ap_CS_fsm[3]_i_7_n_5\,
      O => \ap_CS_fsm[3]_i_4_n_5\
    );
\ap_CS_fsm[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => i_fu_72_reg(4),
      I1 => trunc_ln221_reg_184(4),
      I2 => i_fu_72_reg(3),
      I3 => trunc_ln221_reg_184(3),
      O => \ap_CS_fsm[3]_i_5_n_5\
    );
\ap_CS_fsm[3]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => i_fu_72_reg(10),
      I1 => trunc_ln221_reg_184(10),
      I2 => i_fu_72_reg(9),
      I3 => trunc_ln221_reg_184(9),
      O => \ap_CS_fsm[3]_i_6_n_5\
    );
\ap_CS_fsm[3]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => i_fu_72_reg(11),
      I1 => trunc_ln221_reg_184(11),
      I2 => i_fu_72_reg(8),
      I3 => trunc_ln221_reg_184(8),
      O => \ap_CS_fsm[3]_i_7_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[2]_0\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \^ap_cs_fsm_reg[2]_0\(1),
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2
     port map (
      D(0) => \next__0_3\(0),
      E(0) => load_p1_2,
      \FSM_sequential_state_reg[0]\(1 downto 0) => \state__0\(1 downto 0),
      \FSM_sequential_state_reg[0]_0\(1 downto 0) => \state__0_5\(1 downto 0),
      \FSM_sequential_state_reg[0]_1\(1 downto 0) => \state__0_4\(1 downto 0),
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(1 downto 0) => \^ap_cs_fsm_reg[2]_0\(1 downto 0),
      ack_in_t_reg => \^ack_in_t_reg\,
      and_ln228_reg_207 => and_ln228_reg_207,
      ap_clk => ap_clk,
      ap_done_cache_reg(1 downto 0) => ap_NS_fsm(2 downto 1),
      ap_enable_reg_pp0_iter1_reg_0(0) => \next__0_1\(0),
      ap_enable_reg_pp0_iter1_reg_1(0) => \next__0\(0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \axi_last_reg_197_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_22,
      \axi_last_reg_197_reg[0]_1\(12 downto 0) => sub_i_i_reg_194(12 downto 0),
      data_p2 => data_p2_6,
      data_p2_1 => data_p2,
      \data_p2_reg[0]\ => regslice_both_m_axis_video_V_user_V_U_n_5,
      \data_p2_reg[0]_0\ => regslice_both_m_axis_video_V_last_V_U_n_5,
      empty_n_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_7,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_24,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg_0(0) => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER,
      \icmp_ln230_reg_193_reg[0]_0\(0) => E(0),
      \icmp_ln230_reg_193_reg[0]_1\(0) => load_p2,
      \icmp_ln230_reg_193_reg[0]_2\(11 downto 0) => trunc_ln222_reg_189(11 downto 0),
      imgUnzip_empty_n => imgUnzip_empty_n,
      load_p1 => load_p1_0,
      load_p1_0 => load_p1,
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      p_6_in => p_6_in,
      p_9_in => p_9_in,
      push => push,
      \sof_2_reg_134_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_21,
      \sof_2_reg_134_reg[0]_1\ => \sof_reg_88_reg_n_5_[0]\,
      \state_reg[0]\(0) => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_16,
      \state_reg[1]\(1) => state(1),
      \state_reg[1]\(0) => \^m_axis_video_tvalid\
    );
grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_24,
      Q => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg,
      R => ap_rst_n_inv
    );
i_2_fu_161_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => i_fu_72_reg(0),
      CI_TOP => '0',
      CO(7) => i_2_fu_161_p2_carry_n_5,
      CO(6) => i_2_fu_161_p2_carry_n_6,
      CO(5) => i_2_fu_161_p2_carry_n_7,
      CO(4) => i_2_fu_161_p2_carry_n_8,
      CO(3) => i_2_fu_161_p2_carry_n_9,
      CO(2) => i_2_fu_161_p2_carry_n_10,
      CO(1) => i_2_fu_161_p2_carry_n_11,
      CO(0) => i_2_fu_161_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => i_2_fu_161_p2(8 downto 1),
      S(7 downto 0) => i_fu_72_reg(8 downto 1)
    );
\i_2_fu_161_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => i_2_fu_161_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 2) => \NLW_i_2_fu_161_p2_carry__0_CO_UNCONNECTED\(7 downto 2),
      CO(1) => \i_2_fu_161_p2_carry__0_n_11\,
      CO(0) => \i_2_fu_161_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 3) => \NLW_i_2_fu_161_p2_carry__0_O_UNCONNECTED\(7 downto 3),
      O(2 downto 0) => i_2_fu_161_p2(11 downto 9),
      S(7 downto 3) => B"00000",
      S(2 downto 0) => i_fu_72_reg(11 downto 9)
    );
\i_fu_72[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_fu_72_reg(0),
      O => i_2_fu_161_p2(0)
    );
\i_fu_72[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \icmp_ln228_1_fu_156_p2__22\,
      O => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0
    );
\i_fu_72_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(0),
      Q => i_fu_72_reg(0),
      R => SR(0)
    );
\i_fu_72_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(10),
      Q => i_fu_72_reg(10),
      R => SR(0)
    );
\i_fu_72_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(11),
      Q => i_fu_72_reg(11),
      R => SR(0)
    );
\i_fu_72_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(1),
      Q => i_fu_72_reg(1),
      R => SR(0)
    );
\i_fu_72_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(2),
      Q => i_fu_72_reg(2),
      R => SR(0)
    );
\i_fu_72_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(3),
      Q => i_fu_72_reg(3),
      R => SR(0)
    );
\i_fu_72_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(4),
      Q => i_fu_72_reg(4),
      R => SR(0)
    );
\i_fu_72_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(5),
      Q => i_fu_72_reg(5),
      R => SR(0)
    );
\i_fu_72_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(6),
      Q => i_fu_72_reg(6),
      R => SR(0)
    );
\i_fu_72_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(7),
      Q => i_fu_72_reg(7),
      R => SR(0)
    );
\i_fu_72_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(8),
      Q => i_fu_72_reg(8),
      R => SR(0)
    );
\i_fu_72_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_ap_start_reg0,
      D => i_2_fu_161_p2(9),
      Q => i_fu_72_reg(9),
      R => SR(0)
    );
\icmp_ln228_reg_199_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \icmp_ln228_reg_199_reg[0]_1\,
      Q => \^icmp_ln228_reg_199_reg[0]_0\,
      R => '0'
    );
regslice_both_m_axis_video_V_data_V_U: entity work.\kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized1\
     port map (
      D(0) => \next__0_3\(0),
      E(0) => load_p2,
      MultiPixStream2AXIvideo_U0_ap_ready => MultiPixStream2AXIvideo_U0_ap_ready,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(1 downto 0) => \state__0\(1 downto 0),
      \ap_CS_fsm_reg[0]\(2) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[0]\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[0]\(0) => \^ap_cs_fsm_reg[2]_0\(0),
      \ap_CS_fsm_reg[3]\(1) => ap_NS_fsm(3),
      \ap_CS_fsm_reg[3]\(0) => ap_NS_fsm(0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[23]_0\(23 downto 0) => \data_p1_reg[23]\(23 downto 0),
      \data_p1_reg[23]_1\ => \data_p1_reg[23]_0\,
      \data_p1_reg[23]_2\(23 downto 0) => \data_p1_reg[23]_1\(23 downto 0),
      \data_p1_reg[23]_3\(0) => load_p1_2,
      \data_p2_reg[23]_0\(23 downto 0) => \data_p2_reg[23]\(23 downto 0),
      \icmp_ln228_1_fu_156_p2__22\ => \icmp_ln228_1_fu_156_p2__22\,
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TREADY_int_regslice => m_axis_video_TREADY_int_regslice,
      \pop__0\ => \pop__0\,
      \state_reg[0]_0\ => \^ack_in_t_reg\,
      \state_reg[1]_0\(1) => state(1),
      \state_reg[1]_0\(0) => \^m_axis_video_tvalid\,
      \state_reg[1]_1\(0) => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_16
    );
regslice_both_m_axis_video_V_last_V_U: entity work.\kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0\
     port map (
      D(0) => \next__0\(0),
      \FSM_sequential_state_reg[1]_0\ => \^ack_in_t_reg\,
      Q(1 downto 0) => \state__0_4\(1 downto 0),
      ack_in_t_reg_0 => regslice_both_m_axis_video_V_last_V_U_n_5,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      data_p2 => data_p2,
      \data_p2_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_22,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TLAST,
      load_p1 => load_p1_0,
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY
    );
regslice_both_m_axis_video_V_user_V_U: entity work.\kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_regslice_both__parameterized0_2\
     port map (
      D(0) => \next__0_1\(0),
      \FSM_sequential_state_reg[1]_0\ => \^ack_in_t_reg\,
      Q(1 downto 0) => \state__0_5\(1 downto 0),
      ack_in_t_reg_0 => regslice_both_m_axis_video_V_user_V_U_n_5,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      data_p2 => data_p2_6,
      \data_p2_reg[0]_0\ => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_21,
      grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_m_axis_video_TUSER,
      load_p1 => load_p1,
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0)
    );
\sof_reg_88_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => grp_MultiPixStream2AXIvideo_Pipeline_VITIS_LOOP_230_2_fu_100_n_7,
      Q => \sof_reg_88_reg_n_5_[0]\,
      R => '0'
    );
sub_i_i_fu_136_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => Q(0),
      CI_TOP => '0',
      CO(7) => sub_i_i_fu_136_p2_carry_n_5,
      CO(6) => sub_i_i_fu_136_p2_carry_n_6,
      CO(5) => sub_i_i_fu_136_p2_carry_n_7,
      CO(4) => sub_i_i_fu_136_p2_carry_n_8,
      CO(3) => sub_i_i_fu_136_p2_carry_n_9,
      CO(2) => sub_i_i_fu_136_p2_carry_n_10,
      CO(1) => sub_i_i_fu_136_p2_carry_n_11,
      CO(0) => sub_i_i_fu_136_p2_carry_n_12,
      DI(7 downto 0) => Q(8 downto 1),
      O(7 downto 0) => sub_i_i_fu_136_p2(8 downto 1),
      S(7 downto 0) => S(7 downto 0)
    );
\sub_i_i_fu_136_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => sub_i_i_fu_136_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 3) => \NLW_sub_i_i_fu_136_p2_carry__0_CO_UNCONNECTED\(7 downto 3),
      CO(2) => \sub_i_i_fu_136_p2_carry__0_n_10\,
      CO(1) => \sub_i_i_fu_136_p2_carry__0_n_11\,
      CO(0) => \sub_i_i_fu_136_p2_carry__0_n_12\,
      DI(7 downto 3) => B"00000",
      DI(2 downto 0) => Q(11 downto 9),
      O(7 downto 4) => \NLW_sub_i_i_fu_136_p2_carry__0_O_UNCONNECTED\(7 downto 4),
      O(3 downto 0) => sub_i_i_fu_136_p2(12 downto 9),
      S(7 downto 4) => B"0000",
      S(3 downto 0) => \sub_i_i_reg_194_reg[12]_0\(3 downto 0)
    );
\sub_i_i_reg_194_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => D(0),
      Q => sub_i_i_reg_194(0),
      R => '0'
    );
\sub_i_i_reg_194_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => sub_i_i_fu_136_p2(10),
      Q => sub_i_i_reg_194(10),
      R => '0'
    );
\sub_i_i_reg_194_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => sub_i_i_fu_136_p2(11),
      Q => sub_i_i_reg_194(11),
      R => '0'
    );
\sub_i_i_reg_194_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => sub_i_i_fu_136_p2(12),
      Q => sub_i_i_reg_194(12),
      R => '0'
    );
\sub_i_i_reg_194_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => sub_i_i_fu_136_p2(1),
      Q => sub_i_i_reg_194(1),
      R => '0'
    );
\sub_i_i_reg_194_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => sub_i_i_fu_136_p2(2),
      Q => sub_i_i_reg_194(2),
      R => '0'
    );
\sub_i_i_reg_194_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => sub_i_i_fu_136_p2(3),
      Q => sub_i_i_reg_194(3),
      R => '0'
    );
\sub_i_i_reg_194_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => sub_i_i_fu_136_p2(4),
      Q => sub_i_i_reg_194(4),
      R => '0'
    );
\sub_i_i_reg_194_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => sub_i_i_fu_136_p2(5),
      Q => sub_i_i_reg_194(5),
      R => '0'
    );
\sub_i_i_reg_194_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => sub_i_i_fu_136_p2(6),
      Q => sub_i_i_reg_194(6),
      R => '0'
    );
\sub_i_i_reg_194_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => sub_i_i_fu_136_p2(7),
      Q => sub_i_i_reg_194(7),
      R => '0'
    );
\sub_i_i_reg_194_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => sub_i_i_fu_136_p2(8),
      Q => sub_i_i_reg_194(8),
      R => '0'
    );
\sub_i_i_reg_194_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => sub_i_i_fu_136_p2(9),
      Q => sub_i_i_reg_194(9),
      R => '0'
    );
\trunc_ln221_reg_184_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln221_reg_184_reg[11]_0\(0),
      Q => trunc_ln221_reg_184(0),
      R => '0'
    );
\trunc_ln221_reg_184_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln221_reg_184_reg[11]_0\(10),
      Q => trunc_ln221_reg_184(10),
      R => '0'
    );
\trunc_ln221_reg_184_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln221_reg_184_reg[11]_0\(11),
      Q => trunc_ln221_reg_184(11),
      R => '0'
    );
\trunc_ln221_reg_184_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln221_reg_184_reg[11]_0\(1),
      Q => trunc_ln221_reg_184(1),
      R => '0'
    );
\trunc_ln221_reg_184_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln221_reg_184_reg[11]_0\(2),
      Q => trunc_ln221_reg_184(2),
      R => '0'
    );
\trunc_ln221_reg_184_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln221_reg_184_reg[11]_0\(3),
      Q => trunc_ln221_reg_184(3),
      R => '0'
    );
\trunc_ln221_reg_184_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln221_reg_184_reg[11]_0\(4),
      Q => trunc_ln221_reg_184(4),
      R => '0'
    );
\trunc_ln221_reg_184_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln221_reg_184_reg[11]_0\(5),
      Q => trunc_ln221_reg_184(5),
      R => '0'
    );
\trunc_ln221_reg_184_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln221_reg_184_reg[11]_0\(6),
      Q => trunc_ln221_reg_184(6),
      R => '0'
    );
\trunc_ln221_reg_184_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln221_reg_184_reg[11]_0\(7),
      Q => trunc_ln221_reg_184(7),
      R => '0'
    );
\trunc_ln221_reg_184_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln221_reg_184_reg[11]_0\(8),
      Q => trunc_ln221_reg_184(8),
      R => '0'
    );
\trunc_ln221_reg_184_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => \trunc_ln221_reg_184_reg[11]_0\(9),
      Q => trunc_ln221_reg_184(9),
      R => '0'
    );
\trunc_ln222_reg_189_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => Q(0),
      Q => trunc_ln222_reg_189(0),
      R => '0'
    );
\trunc_ln222_reg_189_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => Q(10),
      Q => trunc_ln222_reg_189(10),
      R => '0'
    );
\trunc_ln222_reg_189_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => Q(11),
      Q => trunc_ln222_reg_189(11),
      R => '0'
    );
\trunc_ln222_reg_189_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => Q(1),
      Q => trunc_ln222_reg_189(1),
      R => '0'
    );
\trunc_ln222_reg_189_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => Q(2),
      Q => trunc_ln222_reg_189(2),
      R => '0'
    );
\trunc_ln222_reg_189_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => Q(3),
      Q => trunc_ln222_reg_189(3),
      R => '0'
    );
\trunc_ln222_reg_189_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => Q(4),
      Q => trunc_ln222_reg_189(4),
      R => '0'
    );
\trunc_ln222_reg_189_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => Q(5),
      Q => trunc_ln222_reg_189(5),
      R => '0'
    );
\trunc_ln222_reg_189_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => Q(6),
      Q => trunc_ln222_reg_189(6),
      R => '0'
    );
\trunc_ln222_reg_189_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => Q(7),
      Q => trunc_ln222_reg_189(7),
      R => '0'
    );
\trunc_ln222_reg_189_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => Q(8),
      Q => trunc_ln222_reg_189(8),
      R => '0'
    );
\trunc_ln222_reg_189_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => SR(0),
      D => Q(9),
      Q => trunc_ln222_reg_189(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_ZipperRemoval is
  port (
    grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_loop_init_int : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in : out STD_LOGIC;
    p_6_in : out STD_LOGIC;
    \ap_CS_fsm_reg[1]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_9_in_0 : out STD_LOGIC;
    p_6_in_1 : out STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    push : out STD_LOGIC;
    \p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \conv3_i_i188661_reg_783_reg[7]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n_inv : in STD_LOGIC;
    push_2 : in STD_LOGIC;
    imgRgb_empty_n : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    ZipperRemoval_U0_ap_start : in STD_LOGIC;
    start_for_MultiPixStream2AXIvideo_U0_full_n : in STD_LOGIC;
    imgUnzip_full_n : in STD_LOGIC;
    icmp_ln1107_fu_229_p2_carry : in STD_LOGIC_VECTOR ( 15 downto 0 );
    start_once_reg_reg_0 : in STD_LOGIC;
    start_once_reg_reg_1 : in STD_LOGIC_VECTOR ( 12 downto 0 );
    start_for_ZipperRemoval_U0_full_n : in STD_LOGIC;
    Debayer_U0_ap_start : in STD_LOGIC;
    start_once_reg_3 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \p_0_0_0482_1653_fu_118_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0481_1656_fu_122_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \p_0_0_0480_1659_fu_126_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_ZipperRemoval;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_ZipperRemoval is
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \ap_CS_fsm[2]_i_3__2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5__2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6__2_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_8__0_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_9_n_5\ : STD_LOGIC;
  signal \^ap_cs_fsm_reg[0]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal conv2_i_i_lcssa679_fu_76 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal conv2_i_i_lcssa679_fu_760 : STD_LOGIC;
  signal conv2_i_i_lcssa679_load_reg_289 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \^grp_zipperremoval_pipeline_vitis_loop_1101_2_fu_104_ap_start_reg\ : STD_LOGIC;
  signal grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_58 : STD_LOGIC;
  signal grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1648_out_o : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \icmp_ln1099_fu_184_p2__30\ : STD_LOGIC;
  signal loopWidth_reg_281 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \loopWidth_reg_281[16]_i_1_n_5\ : STD_LOGIC;
  signal p_0_0_0477645_lcssa660684_fu_88 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0478643_lcssa657682_fu_84 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0478643_lcssa657682_fu_840 : STD_LOGIC;
  signal p_0_0_0479647_lcssa654681_fu_80 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0480_1_lcssa677_fu_72 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0481_1656_load_reg_735_pp0_iter2_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0481_1_lcssa675_fu_68 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0481_1_lcssa675_fu_680 : STD_LOGIC;
  signal p_0_0_0482_1_lcssa673_fu_64 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0483_1_lcssa671_fu_60 : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal p_0_0_0483_1_lcssa671_fu_600 : STD_LOGIC;
  signal \^p_6_in_1\ : STD_LOGIC;
  signal \^p_9_in_0\ : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal \start_once_reg_i_1__2_n_5\ : STD_LOGIC;
  signal y_2_fu_189_p2 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \y_2_fu_189_p2_carry__0_n_10\ : STD_LOGIC;
  signal \y_2_fu_189_p2_carry__0_n_11\ : STD_LOGIC;
  signal \y_2_fu_189_p2_carry__0_n_12\ : STD_LOGIC;
  signal \y_2_fu_189_p2_carry__0_n_7\ : STD_LOGIC;
  signal \y_2_fu_189_p2_carry__0_n_8\ : STD_LOGIC;
  signal \y_2_fu_189_p2_carry__0_n_9\ : STD_LOGIC;
  signal y_2_fu_189_p2_carry_n_10 : STD_LOGIC;
  signal y_2_fu_189_p2_carry_n_11 : STD_LOGIC;
  signal y_2_fu_189_p2_carry_n_12 : STD_LOGIC;
  signal y_2_fu_189_p2_carry_n_5 : STD_LOGIC;
  signal y_2_fu_189_p2_carry_n_6 : STD_LOGIC;
  signal y_2_fu_189_p2_carry_n_7 : STD_LOGIC;
  signal y_2_fu_189_p2_carry_n_8 : STD_LOGIC;
  signal y_2_fu_189_p2_carry_n_9 : STD_LOGIC;
  signal y_fu_560 : STD_LOGIC;
  signal y_fu_56_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal zext_ln1147_1_fu_529_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln1148_1_fu_406_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal zext_ln1149_1_fu_573_p1 : STD_LOGIC_VECTOR ( 8 downto 1 );
  signal \NLW_y_2_fu_189_p2_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_y_2_fu_189_p2_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[2]_i_1__3\ : label is "soft_lutpair471";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute SOFT_HLUTNM of \start_once_reg_i_1__2\ : label is "soft_lutpair471";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of y_2_fu_189_p2_carry : label is 35;
  attribute ADDER_THRESHOLD of \y_2_fu_189_p2_carry__0\ : label is 35;
begin
  Q(2 downto 0) <= \^q\(2 downto 0);
  \ap_CS_fsm_reg[0]_0\(0) <= \^ap_cs_fsm_reg[0]_0\(0);
  grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg <= \^grp_zipperremoval_pipeline_vitis_loop_1101_2_fu_104_ap_start_reg\;
  p_6_in_1 <= \^p_6_in_1\;
  p_9_in_0 <= \^p_9_in_0\;
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8F8F8FFF88888888"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \icmp_ln1099_fu_184_p2__30\,
      I2 => ZipperRemoval_U0_ap_start,
      I3 => \^start_once_reg\,
      I4 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I5 => \^ap_cs_fsm_reg[0]_0\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[2]_i_1__3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \icmp_ln1099_fu_184_p2__30\,
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_2__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00004004"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_3__2_n_5\,
      I1 => start_once_reg_reg_0,
      I2 => y_fu_56_reg(15),
      I3 => start_once_reg_reg_1(12),
      I4 => \ap_CS_fsm[2]_i_5__2_n_5\,
      O => \icmp_ln1099_fu_184_p2__30\
    );
\ap_CS_fsm[2]_i_3__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_6__2_n_5\,
      I1 => y_fu_56_reg(7),
      I2 => start_once_reg_reg_1(7),
      I3 => y_fu_56_reg(6),
      I4 => start_once_reg_reg_1(6),
      I5 => \ap_CS_fsm[2]_i_7__0_n_5\,
      O => \ap_CS_fsm[2]_i_3__2_n_5\
    );
\ap_CS_fsm[2]_i_5__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBEFFFFBE"
    )
        port map (
      I0 => \ap_CS_fsm[2]_i_8__0_n_5\,
      I1 => y_fu_56_reg(1),
      I2 => start_once_reg_reg_1(1),
      I3 => y_fu_56_reg(0),
      I4 => start_once_reg_reg_1(0),
      I5 => \ap_CS_fsm[2]_i_9_n_5\,
      O => \ap_CS_fsm[2]_i_5__2_n_5\
    );
\ap_CS_fsm[2]_i_6__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => y_fu_56_reg(10),
      I1 => start_once_reg_reg_1(10),
      I2 => y_fu_56_reg(9),
      I3 => start_once_reg_reg_1(9),
      O => \ap_CS_fsm[2]_i_6__2_n_5\
    );
\ap_CS_fsm[2]_i_7__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => y_fu_56_reg(11),
      I1 => start_once_reg_reg_1(11),
      I2 => y_fu_56_reg(8),
      I3 => start_once_reg_reg_1(8),
      O => \ap_CS_fsm[2]_i_7__0_n_5\
    );
\ap_CS_fsm[2]_i_8__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => y_fu_56_reg(4),
      I1 => start_once_reg_reg_1(4),
      I2 => y_fu_56_reg(3),
      I3 => start_once_reg_reg_1(3),
      O => \ap_CS_fsm[2]_i_8__0_n_5\
    );
\ap_CS_fsm[2]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => y_fu_56_reg(5),
      I1 => start_once_reg_reg_1(5),
      I2 => y_fu_56_reg(2),
      I3 => start_once_reg_reg_1(2),
      O => \ap_CS_fsm[2]_i_9_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^ap_cs_fsm_reg[0]_0\(0),
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => ap_CS_fsm_state4,
      R => ap_rst_n_inv
    );
\conv2_i_i_lcssa679_fu_76_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => conv2_i_i_lcssa679_fu_760,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out(0),
      Q => conv2_i_i_lcssa679_fu_76(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\conv2_i_i_lcssa679_fu_76_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => conv2_i_i_lcssa679_fu_760,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out(1),
      Q => conv2_i_i_lcssa679_fu_76(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\conv2_i_i_lcssa679_fu_76_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => conv2_i_i_lcssa679_fu_760,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out(2),
      Q => conv2_i_i_lcssa679_fu_76(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\conv2_i_i_lcssa679_fu_76_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => conv2_i_i_lcssa679_fu_760,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out(3),
      Q => conv2_i_i_lcssa679_fu_76(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\conv2_i_i_lcssa679_fu_76_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => conv2_i_i_lcssa679_fu_760,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out(4),
      Q => conv2_i_i_lcssa679_fu_76(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\conv2_i_i_lcssa679_load_reg_289_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => conv2_i_i_lcssa679_fu_76(0),
      Q => conv2_i_i_lcssa679_load_reg_289(0),
      R => '0'
    );
\conv2_i_i_lcssa679_load_reg_289_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => conv2_i_i_lcssa679_fu_76(1),
      Q => conv2_i_i_lcssa679_load_reg_289(1),
      R => '0'
    );
\conv2_i_i_lcssa679_load_reg_289_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => conv2_i_i_lcssa679_fu_76(2),
      Q => conv2_i_i_lcssa679_load_reg_289(2),
      R => '0'
    );
\conv2_i_i_lcssa679_load_reg_289_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => conv2_i_i_lcssa679_fu_76(3),
      Q => conv2_i_i_lcssa679_load_reg_289(3),
      R => '0'
    );
\conv2_i_i_lcssa679_load_reg_289_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => conv2_i_i_lcssa679_fu_76(4),
      Q => conv2_i_i_lcssa679_load_reg_289(4),
      R => '0'
    );
grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2
     port map (
      D(1) => ap_NS_fsm(3),
      D(0) => ap_NS_fsm(1),
      E(0) => E(0),
      Q(7 downto 0) => zext_ln1148_1_fu_406_p1(8 downto 1),
      SR(0) => \loopWidth_reg_281[16]_i_1_n_5\,
      \add_ln1147_1_fu_547_p2__1_carry__0_0\(7 downto 0) => p_0_0_0482_1_lcssa673_fu_64(7 downto 0),
      \add_ln1149_1_fu_591_p2__1_carry__0_0\(7 downto 0) => p_0_0_0480_1_lcssa677_fu_72(7 downto 0),
      \ap_CS_fsm_reg[2]\ => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_58,
      \ap_CS_fsm_reg[3]\(0) => p_0_0_0483_1_lcssa671_fu_600,
      \ap_CS_fsm_reg[3]_0\(0) => p_0_0_0481_1_lcssa675_fu_680,
      \ap_CS_fsm_reg[3]_1\(2) => ap_CS_fsm_state4,
      \ap_CS_fsm_reg[3]_1\(1) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[3]_1\(0) => \^ap_cs_fsm_reg[0]_0\(0),
      ap_clk => ap_clk,
      ap_enable_reg_pp0_iter1_reg_0 => \^grp_zipperremoval_pipeline_vitis_loop_1101_2_fu_104_ap_start_reg\,
      ap_enable_reg_pp0_iter2_reg_0(0) => conv2_i_i_lcssa679_fu_760,
      ap_loop_init_int_reg => ap_loop_init_int,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \conv3_i_i188661_reg_783_reg[7]_0\(23 downto 0) => \conv3_i_i188661_reg_783_reg[7]\(23 downto 0),
      \g_s_reg_768_reg[5]_0\(7 downto 0) => p_0_0_0481_1_lcssa675_fu_68(7 downto 0),
      \icmp_ln1101_reg_715_pp0_iter2_reg_reg[0]_0\(0) => p_0_0_0478643_lcssa657682_fu_840,
      \icmp_ln1101_reg_715_reg[0]_0\(16 downto 0) => loopWidth_reg_281(16 downto 0),
      icmp_ln1107_fu_229_p2_carry_0(15 downto 0) => icmp_ln1107_fu_229_p2_carry(15 downto 0),
      icmp_ln1144_2_fu_496_p2_carry_0(4 downto 0) => p_0_0_0483_1_lcssa671_fu_60(4 downto 0),
      imgRgb_empty_n => imgRgb_empty_n,
      imgUnzip_full_n => imgUnzip_full_n,
      \p_0_0_0480_1659_fu_126_reg[7]_0\(7 downto 0) => \p_0_0_0480_1659_fu_126_reg[7]\(7 downto 0),
      \p_0_0_0480_1659_load_reg_743_pp0_iter2_reg_reg[7]_0\(7 downto 0) => zext_ln1149_1_fu_573_p1(8 downto 1),
      \p_0_0_0481_1656_fu_122_reg[7]_0\(4 downto 0) => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_phi_ln1132_out(4 downto 0),
      \p_0_0_0481_1656_fu_122_reg[7]_1\(7 downto 0) => \p_0_0_0481_1656_fu_122_reg[7]\(7 downto 0),
      \p_0_0_0481_1656_load_reg_735_pp0_iter2_reg_reg[7]_0\(7 downto 0) => p_0_0_0481_1656_load_reg_735_pp0_iter2_reg(7 downto 0),
      \p_0_0_0482_1653_fu_118_reg[7]_0\(7 downto 0) => \p_0_0_0482_1653_fu_118_reg[7]\(7 downto 0),
      \p_0_0_0482_1653_load_reg_727_pp0_iter2_reg_reg[7]_0\(7 downto 0) => zext_ln1147_1_fu_529_p1(8 downto 1),
      \p_0_0_0483_1652_fu_114_reg[4]_0\(4 downto 0) => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1648_out_o(4 downto 0),
      \p_0_0_0483_1652_fu_114_reg[4]_1\(4 downto 0) => conv2_i_i_lcssa679_load_reg_289(4 downto 0),
      p_6_in => p_6_in,
      p_9_in => p_9_in,
      push => push,
      push_2 => push_2
    );
grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_n_58,
      Q => \^grp_zipperremoval_pipeline_vitis_loop_1101_2_fu_104_ap_start_reg\,
      R => ap_rst_n_inv
    );
\loopWidth_reg_281[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A800"
    )
        port map (
      I0 => ZipperRemoval_U0_ap_start,
      I1 => \^start_once_reg\,
      I2 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      I3 => \^ap_cs_fsm_reg[0]_0\(0),
      O => \loopWidth_reg_281[16]_i_1_n_5\
    );
\loopWidth_reg_281_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => D(0),
      Q => loopWidth_reg_281(0),
      R => '0'
    );
\loopWidth_reg_281_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => D(10),
      Q => loopWidth_reg_281(10),
      R => '0'
    );
\loopWidth_reg_281_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => D(11),
      Q => loopWidth_reg_281(11),
      R => '0'
    );
\loopWidth_reg_281_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => D(12),
      Q => loopWidth_reg_281(12),
      R => '0'
    );
\loopWidth_reg_281_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => D(13),
      Q => loopWidth_reg_281(13),
      R => '0'
    );
\loopWidth_reg_281_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => D(14),
      Q => loopWidth_reg_281(14),
      R => '0'
    );
\loopWidth_reg_281_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => D(15),
      Q => loopWidth_reg_281(15),
      R => '0'
    );
\loopWidth_reg_281_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => D(16),
      Q => loopWidth_reg_281(16),
      R => '0'
    );
\loopWidth_reg_281_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => D(1),
      Q => loopWidth_reg_281(1),
      R => '0'
    );
\loopWidth_reg_281_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => D(2),
      Q => loopWidth_reg_281(2),
      R => '0'
    );
\loopWidth_reg_281_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => D(3),
      Q => loopWidth_reg_281(3),
      R => '0'
    );
\loopWidth_reg_281_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => D(4),
      Q => loopWidth_reg_281(4),
      R => '0'
    );
\loopWidth_reg_281_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => D(5),
      Q => loopWidth_reg_281(5),
      R => '0'
    );
\loopWidth_reg_281_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => D(6),
      Q => loopWidth_reg_281(6),
      R => '0'
    );
\loopWidth_reg_281_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => D(7),
      Q => loopWidth_reg_281(7),
      R => '0'
    );
\loopWidth_reg_281_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => D(8),
      Q => loopWidth_reg_281(8),
      R => '0'
    );
\loopWidth_reg_281_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \loopWidth_reg_281[16]_i_1_n_5\,
      D => D(9),
      Q => loopWidth_reg_281(9),
      R => '0'
    );
\mOutPtr[1]_i_1__7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^p_9_in_0\,
      I1 => \^p_6_in_1\,
      O => \ap_CS_fsm_reg[1]_0\(0)
    );
\mOutPtr[1]_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000070000000F000"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \icmp_ln1099_fu_184_p2__30\,
      I2 => start_for_ZipperRemoval_U0_full_n,
      I3 => Debayer_U0_ap_start,
      I4 => start_once_reg_3,
      I5 => ZipperRemoval_U0_ap_start,
      O => \^p_9_in_0\
    );
\mOutPtr[1]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8080808000808080"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \icmp_ln1099_fu_184_p2__30\,
      I2 => ZipperRemoval_U0_ap_start,
      I3 => start_for_ZipperRemoval_U0_full_n,
      I4 => Debayer_U0_ap_start,
      I5 => start_once_reg_3,
      O => \^p_6_in_1\
    );
\p_0_0_0477645_lcssa660684_fu_88_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1149_1_fu_573_p1(1),
      Q => p_0_0_0477645_lcssa660684_fu_88(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0477645_lcssa660684_fu_88_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1149_1_fu_573_p1(2),
      Q => p_0_0_0477645_lcssa660684_fu_88(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0477645_lcssa660684_fu_88_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1149_1_fu_573_p1(3),
      Q => p_0_0_0477645_lcssa660684_fu_88(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0477645_lcssa660684_fu_88_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1149_1_fu_573_p1(4),
      Q => p_0_0_0477645_lcssa660684_fu_88(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0477645_lcssa660684_fu_88_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1149_1_fu_573_p1(5),
      Q => p_0_0_0477645_lcssa660684_fu_88(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0477645_lcssa660684_fu_88_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1149_1_fu_573_p1(6),
      Q => p_0_0_0477645_lcssa660684_fu_88(5),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0477645_lcssa660684_fu_88_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1149_1_fu_573_p1(7),
      Q => p_0_0_0477645_lcssa660684_fu_88(6),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0477645_lcssa660684_fu_88_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1149_1_fu_573_p1(8),
      Q => p_0_0_0477645_lcssa660684_fu_88(7),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0477645_lcssa660684_load_reg_304_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0477645_lcssa660684_fu_88(0),
      Q => \p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0477645_lcssa660684_load_reg_304_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0477645_lcssa660684_fu_88(1),
      Q => \p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0477645_lcssa660684_load_reg_304_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0477645_lcssa660684_fu_88(2),
      Q => \p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0477645_lcssa660684_load_reg_304_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0477645_lcssa660684_fu_88(3),
      Q => \p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0477645_lcssa660684_load_reg_304_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0477645_lcssa660684_fu_88(4),
      Q => \p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0477645_lcssa660684_load_reg_304_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0477645_lcssa660684_fu_88(5),
      Q => \p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0477645_lcssa660684_load_reg_304_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0477645_lcssa660684_fu_88(6),
      Q => \p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0477645_lcssa660684_load_reg_304_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0477645_lcssa660684_fu_88(7),
      Q => \p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0478643_lcssa657682_fu_84_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => p_0_0_0481_1656_load_reg_735_pp0_iter2_reg(0),
      Q => p_0_0_0478643_lcssa657682_fu_84(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0478643_lcssa657682_fu_84_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => p_0_0_0481_1656_load_reg_735_pp0_iter2_reg(1),
      Q => p_0_0_0478643_lcssa657682_fu_84(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0478643_lcssa657682_fu_84_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => p_0_0_0481_1656_load_reg_735_pp0_iter2_reg(2),
      Q => p_0_0_0478643_lcssa657682_fu_84(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0478643_lcssa657682_fu_84_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => p_0_0_0481_1656_load_reg_735_pp0_iter2_reg(3),
      Q => p_0_0_0478643_lcssa657682_fu_84(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0478643_lcssa657682_fu_84_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => p_0_0_0481_1656_load_reg_735_pp0_iter2_reg(4),
      Q => p_0_0_0478643_lcssa657682_fu_84(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0478643_lcssa657682_fu_84_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => p_0_0_0481_1656_load_reg_735_pp0_iter2_reg(5),
      Q => p_0_0_0478643_lcssa657682_fu_84(5),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0478643_lcssa657682_fu_84_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => p_0_0_0481_1656_load_reg_735_pp0_iter2_reg(6),
      Q => p_0_0_0478643_lcssa657682_fu_84(6),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0478643_lcssa657682_fu_84_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => p_0_0_0481_1656_load_reg_735_pp0_iter2_reg(7),
      Q => p_0_0_0478643_lcssa657682_fu_84(7),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0478643_lcssa657682_load_reg_299_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0478643_lcssa657682_fu_84(0),
      Q => \p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0478643_lcssa657682_load_reg_299_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0478643_lcssa657682_fu_84(1),
      Q => \p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0478643_lcssa657682_load_reg_299_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0478643_lcssa657682_fu_84(2),
      Q => \p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0478643_lcssa657682_load_reg_299_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0478643_lcssa657682_fu_84(3),
      Q => \p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0478643_lcssa657682_load_reg_299_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0478643_lcssa657682_fu_84(4),
      Q => \p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0478643_lcssa657682_load_reg_299_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0478643_lcssa657682_fu_84(5),
      Q => \p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0478643_lcssa657682_load_reg_299_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0478643_lcssa657682_fu_84(6),
      Q => \p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0478643_lcssa657682_load_reg_299_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0478643_lcssa657682_fu_84(7),
      Q => \p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0479647_lcssa654681_fu_80_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1147_1_fu_529_p1(1),
      Q => p_0_0_0479647_lcssa654681_fu_80(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0479647_lcssa654681_fu_80_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1147_1_fu_529_p1(2),
      Q => p_0_0_0479647_lcssa654681_fu_80(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0479647_lcssa654681_fu_80_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1147_1_fu_529_p1(3),
      Q => p_0_0_0479647_lcssa654681_fu_80(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0479647_lcssa654681_fu_80_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1147_1_fu_529_p1(4),
      Q => p_0_0_0479647_lcssa654681_fu_80(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0479647_lcssa654681_fu_80_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1147_1_fu_529_p1(5),
      Q => p_0_0_0479647_lcssa654681_fu_80(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0479647_lcssa654681_fu_80_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1147_1_fu_529_p1(6),
      Q => p_0_0_0479647_lcssa654681_fu_80(5),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0479647_lcssa654681_fu_80_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1147_1_fu_529_p1(7),
      Q => p_0_0_0479647_lcssa654681_fu_80(6),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0479647_lcssa654681_fu_80_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0478643_lcssa657682_fu_840,
      D => zext_ln1147_1_fu_529_p1(8),
      Q => p_0_0_0479647_lcssa654681_fu_80(7),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0479647_lcssa654681_load_reg_294_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0479647_lcssa654681_fu_80(0),
      Q => \p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0\(0),
      R => '0'
    );
\p_0_0_0479647_lcssa654681_load_reg_294_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0479647_lcssa654681_fu_80(1),
      Q => \p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0\(1),
      R => '0'
    );
\p_0_0_0479647_lcssa654681_load_reg_294_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0479647_lcssa654681_fu_80(2),
      Q => \p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0\(2),
      R => '0'
    );
\p_0_0_0479647_lcssa654681_load_reg_294_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0479647_lcssa654681_fu_80(3),
      Q => \p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0\(3),
      R => '0'
    );
\p_0_0_0479647_lcssa654681_load_reg_294_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0479647_lcssa654681_fu_80(4),
      Q => \p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0\(4),
      R => '0'
    );
\p_0_0_0479647_lcssa654681_load_reg_294_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0479647_lcssa654681_fu_80(5),
      Q => \p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0\(5),
      R => '0'
    );
\p_0_0_0479647_lcssa654681_load_reg_294_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0479647_lcssa654681_fu_80(6),
      Q => \p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0\(6),
      R => '0'
    );
\p_0_0_0479647_lcssa654681_load_reg_294_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state2,
      D => p_0_0_0479647_lcssa654681_fu_80(7),
      Q => \p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0\(7),
      R => '0'
    );
\p_0_0_0480_1_lcssa677_fu_72_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1149_1_fu_573_p1(1),
      Q => p_0_0_0480_1_lcssa677_fu_72(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0480_1_lcssa677_fu_72_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1149_1_fu_573_p1(2),
      Q => p_0_0_0480_1_lcssa677_fu_72(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0480_1_lcssa677_fu_72_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1149_1_fu_573_p1(3),
      Q => p_0_0_0480_1_lcssa677_fu_72(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0480_1_lcssa677_fu_72_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1149_1_fu_573_p1(4),
      Q => p_0_0_0480_1_lcssa677_fu_72(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0480_1_lcssa677_fu_72_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1149_1_fu_573_p1(5),
      Q => p_0_0_0480_1_lcssa677_fu_72(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0480_1_lcssa677_fu_72_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1149_1_fu_573_p1(6),
      Q => p_0_0_0480_1_lcssa677_fu_72(5),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0480_1_lcssa677_fu_72_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1149_1_fu_573_p1(7),
      Q => p_0_0_0480_1_lcssa677_fu_72(6),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0480_1_lcssa677_fu_72_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1149_1_fu_573_p1(8),
      Q => p_0_0_0480_1_lcssa677_fu_72(7),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0481_1_lcssa675_fu_68_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0481_1_lcssa675_fu_680,
      D => zext_ln1148_1_fu_406_p1(1),
      Q => p_0_0_0481_1_lcssa675_fu_68(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0481_1_lcssa675_fu_68_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0481_1_lcssa675_fu_680,
      D => zext_ln1148_1_fu_406_p1(2),
      Q => p_0_0_0481_1_lcssa675_fu_68(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0481_1_lcssa675_fu_68_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0481_1_lcssa675_fu_680,
      D => zext_ln1148_1_fu_406_p1(3),
      Q => p_0_0_0481_1_lcssa675_fu_68(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0481_1_lcssa675_fu_68_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0481_1_lcssa675_fu_680,
      D => zext_ln1148_1_fu_406_p1(4),
      Q => p_0_0_0481_1_lcssa675_fu_68(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0481_1_lcssa675_fu_68_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0481_1_lcssa675_fu_680,
      D => zext_ln1148_1_fu_406_p1(5),
      Q => p_0_0_0481_1_lcssa675_fu_68(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0481_1_lcssa675_fu_68_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0481_1_lcssa675_fu_680,
      D => zext_ln1148_1_fu_406_p1(6),
      Q => p_0_0_0481_1_lcssa675_fu_68(5),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0481_1_lcssa675_fu_68_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0481_1_lcssa675_fu_680,
      D => zext_ln1148_1_fu_406_p1(7),
      Q => p_0_0_0481_1_lcssa675_fu_68(6),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0481_1_lcssa675_fu_68_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0481_1_lcssa675_fu_680,
      D => zext_ln1148_1_fu_406_p1(8),
      Q => p_0_0_0481_1_lcssa675_fu_68(7),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0482_1_lcssa673_fu_64_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1147_1_fu_529_p1(1),
      Q => p_0_0_0482_1_lcssa673_fu_64(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0482_1_lcssa673_fu_64_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1147_1_fu_529_p1(2),
      Q => p_0_0_0482_1_lcssa673_fu_64(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0482_1_lcssa673_fu_64_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1147_1_fu_529_p1(3),
      Q => p_0_0_0482_1_lcssa673_fu_64(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0482_1_lcssa673_fu_64_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1147_1_fu_529_p1(4),
      Q => p_0_0_0482_1_lcssa673_fu_64(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0482_1_lcssa673_fu_64_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1147_1_fu_529_p1(5),
      Q => p_0_0_0482_1_lcssa673_fu_64(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0482_1_lcssa673_fu_64_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1147_1_fu_529_p1(6),
      Q => p_0_0_0482_1_lcssa673_fu_64(5),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0482_1_lcssa673_fu_64_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1147_1_fu_529_p1(7),
      Q => p_0_0_0482_1_lcssa673_fu_64(6),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0482_1_lcssa673_fu_64_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => zext_ln1147_1_fu_529_p1(8),
      Q => p_0_0_0482_1_lcssa673_fu_64(7),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0483_1_lcssa671_fu_60_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1648_out_o(0),
      Q => p_0_0_0483_1_lcssa671_fu_60(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0483_1_lcssa671_fu_60_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1648_out_o(1),
      Q => p_0_0_0483_1_lcssa671_fu_60(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0483_1_lcssa671_fu_60_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1648_out_o(2),
      Q => p_0_0_0483_1_lcssa671_fu_60(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0483_1_lcssa671_fu_60_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1648_out_o(3),
      Q => p_0_0_0483_1_lcssa671_fu_60(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\p_0_0_0483_1_lcssa671_fu_60_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_0_0483_1_lcssa671_fu_600,
      D => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_p_0_0_0483_1648_out_o(4),
      Q => p_0_0_0483_1_lcssa671_fu_60(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\start_once_reg_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77707700"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \icmp_ln1099_fu_184_p2__30\,
      I2 => ZipperRemoval_U0_ap_start,
      I3 => \^start_once_reg\,
      I4 => start_for_MultiPixStream2AXIvideo_U0_full_n,
      O => \start_once_reg_i_1__2_n_5\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \start_once_reg_i_1__2_n_5\,
      Q => \^start_once_reg\,
      R => ap_rst_n_inv
    );
y_2_fu_189_p2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => y_fu_56_reg(0),
      CI_TOP => '0',
      CO(7) => y_2_fu_189_p2_carry_n_5,
      CO(6) => y_2_fu_189_p2_carry_n_6,
      CO(5) => y_2_fu_189_p2_carry_n_7,
      CO(4) => y_2_fu_189_p2_carry_n_8,
      CO(3) => y_2_fu_189_p2_carry_n_9,
      CO(2) => y_2_fu_189_p2_carry_n_10,
      CO(1) => y_2_fu_189_p2_carry_n_11,
      CO(0) => y_2_fu_189_p2_carry_n_12,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => y_2_fu_189_p2(8 downto 1),
      S(7 downto 0) => y_fu_56_reg(8 downto 1)
    );
\y_2_fu_189_p2_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => y_2_fu_189_p2_carry_n_5,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_y_2_fu_189_p2_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \y_2_fu_189_p2_carry__0_n_7\,
      CO(4) => \y_2_fu_189_p2_carry__0_n_8\,
      CO(3) => \y_2_fu_189_p2_carry__0_n_9\,
      CO(2) => \y_2_fu_189_p2_carry__0_n_10\,
      CO(1) => \y_2_fu_189_p2_carry__0_n_11\,
      CO(0) => \y_2_fu_189_p2_carry__0_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_y_2_fu_189_p2_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => y_2_fu_189_p2(15 downto 9),
      S(7) => '0',
      S(6) => y_fu_56_reg(15),
      S(5 downto 3) => \^q\(2 downto 0),
      S(2 downto 0) => y_fu_56_reg(11 downto 9)
    );
\y_fu_56[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_56_reg(0),
      O => y_2_fu_189_p2(0)
    );
\y_fu_56[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => ap_CS_fsm_state2,
      I1 => \icmp_ln1099_fu_184_p2__30\,
      O => y_fu_560
    );
\y_fu_56_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(0),
      Q => y_fu_56_reg(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(10),
      Q => y_fu_56_reg(10),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(11),
      Q => y_fu_56_reg(11),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(12),
      Q => \^q\(0),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(13),
      Q => \^q\(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(14),
      Q => \^q\(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(15),
      Q => y_fu_56_reg(15),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(1),
      Q => y_fu_56_reg(1),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(2),
      Q => y_fu_56_reg(2),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(3),
      Q => y_fu_56_reg(3),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(4),
      Q => y_fu_56_reg(4),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(5),
      Q => y_fu_56_reg(5),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(6),
      Q => y_fu_56_reg(6),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(7),
      Q => y_fu_56_reg(7),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(8),
      Q => y_fu_56_reg(8),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
\y_fu_56_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => y_fu_560,
      D => y_2_fu_189_p2(9),
      Q => y_fu_56_reg(9),
      R => \loopWidth_reg_281[16]_i_1_n_5\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    D : out STD_LOGIC_VECTOR ( 23 downto 0 );
    DebayerG_U0_bayerPhase_c1_write : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    start_once_reg : out STD_LOGIC;
    \cmp84_reg_669_reg[0]_0\ : out STD_LOGIC;
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    Debayer_U0_ap_ready : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_in : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in_0 : out STD_LOGIC;
    push : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    data_out_read : in STD_LOGIC;
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_rst_n : in STD_LOGIC;
    bayerPhase_c1_full_n : in STD_LOGIC;
    \ap_CS_fsm_reg[0]_0\ : in STD_LOGIC;
    \genblk1[0].v2_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    start_for_DebayerRatBorBatR_U0_full_n : in STD_LOGIC;
    Debayer_U0_ap_start : in STD_LOGIC;
    start_for_ZipperRemoval_U0_full_n : in STD_LOGIC;
    start_once_reg_reg_0 : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    imgBayer_empty_n : in STD_LOGIC;
    push_2 : in STD_LOGIC;
    icmp_ln328_fu_958_p2_carry : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \zext_ln274_reg_530_reg[15]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \loopWidth_reg_540_reg[16]_0\ : in STD_LOGIC_VECTOR ( 16 downto 0 )
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^debayerg_u0_bayerphase_c1_write\ : STD_LOGIC;
  signal \^debayer_u0_ap_ready\ : STD_LOGIC;
  signal \^q\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \ap_CS_fsm[2]_i_3_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_4_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_5_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_6_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_7_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm[2]_i_8_n_5\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_10\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_11\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_12\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_8\ : STD_LOGIC;
  signal \ap_CS_fsm_reg[2]_i_2_n_9\ : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal cmp170_fu_372_p2 : STD_LOGIC;
  signal cmp170_reg_674 : STD_LOGIC;
  signal \cmp170_reg_674[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp170_reg_674[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp170_reg_674[0]_i_4_n_5\ : STD_LOGIC;
  signal cmp689_fu_392_p2 : STD_LOGIC;
  signal cmp689_reg_684 : STD_LOGIC;
  signal \cmp689_reg_684[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp689_reg_684[0]_i_3_n_5\ : STD_LOGIC;
  signal cmp84_fu_367_p2 : STD_LOGIC;
  signal cmp84_reg_669 : STD_LOGIC;
  signal \cmp84_reg_669[0]_i_10_n_5\ : STD_LOGIC;
  signal \cmp84_reg_669[0]_i_11_n_5\ : STD_LOGIC;
  signal \cmp84_reg_669[0]_i_12_n_5\ : STD_LOGIC;
  signal \cmp84_reg_669[0]_i_13_n_5\ : STD_LOGIC;
  signal \cmp84_reg_669[0]_i_14_n_5\ : STD_LOGIC;
  signal \cmp84_reg_669[0]_i_15_n_5\ : STD_LOGIC;
  signal \cmp84_reg_669[0]_i_16_n_5\ : STD_LOGIC;
  signal \cmp84_reg_669[0]_i_17_n_5\ : STD_LOGIC;
  signal \cmp84_reg_669[0]_i_18_n_5\ : STD_LOGIC;
  signal \cmp84_reg_669[0]_i_19_n_5\ : STD_LOGIC;
  signal \cmp84_reg_669[0]_i_3_n_5\ : STD_LOGIC;
  signal \cmp84_reg_669[0]_i_4_n_5\ : STD_LOGIC;
  signal \cmp84_reg_669[0]_i_5_n_5\ : STD_LOGIC;
  signal \cmp84_reg_669[0]_i_6_n_5\ : STD_LOGIC;
  signal \cmp84_reg_669[0]_i_7_n_5\ : STD_LOGIC;
  signal \cmp84_reg_669[0]_i_8_n_5\ : STD_LOGIC;
  signal \cmp84_reg_669[0]_i_9_n_5\ : STD_LOGIC;
  signal \cmp84_reg_669_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \cmp84_reg_669_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \cmp84_reg_669_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \cmp84_reg_669_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \cmp84_reg_669_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \cmp84_reg_669_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \cmp84_reg_669_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \cmp84_reg_669_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal empty_fu_363_p1 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal empty_reg_664 : STD_LOGIC;
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg : STD_LOGIC;
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_194 : STD_LOGIC;
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal loopHeight_fu_248_p2 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal loopHeight_reg_535 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \loopHeight_reg_535[7]_i_2_n_5\ : STD_LOGIC;
  signal \loopHeight_reg_535_reg[15]_i_1_n_10\ : STD_LOGIC;
  signal \loopHeight_reg_535_reg[15]_i_1_n_11\ : STD_LOGIC;
  signal \loopHeight_reg_535_reg[15]_i_1_n_12\ : STD_LOGIC;
  signal \loopHeight_reg_535_reg[15]_i_1_n_5\ : STD_LOGIC;
  signal \loopHeight_reg_535_reg[15]_i_1_n_6\ : STD_LOGIC;
  signal \loopHeight_reg_535_reg[15]_i_1_n_7\ : STD_LOGIC;
  signal \loopHeight_reg_535_reg[15]_i_1_n_8\ : STD_LOGIC;
  signal \loopHeight_reg_535_reg[15]_i_1_n_9\ : STD_LOGIC;
  signal \loopHeight_reg_535_reg[7]_i_1_n_10\ : STD_LOGIC;
  signal \loopHeight_reg_535_reg[7]_i_1_n_11\ : STD_LOGIC;
  signal \loopHeight_reg_535_reg[7]_i_1_n_12\ : STD_LOGIC;
  signal \loopHeight_reg_535_reg[7]_i_1_n_5\ : STD_LOGIC;
  signal \loopHeight_reg_535_reg[7]_i_1_n_6\ : STD_LOGIC;
  signal \loopHeight_reg_535_reg[7]_i_1_n_7\ : STD_LOGIC;
  signal \loopHeight_reg_535_reg[7]_i_1_n_8\ : STD_LOGIC;
  signal \loopHeight_reg_535_reg[7]_i_1_n_9\ : STD_LOGIC;
  signal loopWidth_reg_540 : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal out_y_reg_659 : STD_LOGIC_VECTOR ( 16 to 16 );
  signal \out_y_reg_659[16]_i_10_n_5\ : STD_LOGIC;
  signal \out_y_reg_659[16]_i_11_n_5\ : STD_LOGIC;
  signal \out_y_reg_659[16]_i_12_n_5\ : STD_LOGIC;
  signal \out_y_reg_659[16]_i_13_n_5\ : STD_LOGIC;
  signal \out_y_reg_659[16]_i_14_n_5\ : STD_LOGIC;
  signal \out_y_reg_659[16]_i_15_n_5\ : STD_LOGIC;
  signal \out_y_reg_659[16]_i_16_n_5\ : STD_LOGIC;
  signal \out_y_reg_659[16]_i_17_n_5\ : STD_LOGIC;
  signal \out_y_reg_659[16]_i_18_n_5\ : STD_LOGIC;
  signal \out_y_reg_659[16]_i_19_n_5\ : STD_LOGIC;
  signal \out_y_reg_659[16]_i_3_n_5\ : STD_LOGIC;
  signal \out_y_reg_659[16]_i_5_n_5\ : STD_LOGIC;
  signal \out_y_reg_659[16]_i_6_n_5\ : STD_LOGIC;
  signal \out_y_reg_659[16]_i_7_n_5\ : STD_LOGIC;
  signal \out_y_reg_659[16]_i_8_n_5\ : STD_LOGIC;
  signal \out_y_reg_659[16]_i_9_n_5\ : STD_LOGIC;
  signal \out_y_reg_659_reg[16]_i_2_n_10\ : STD_LOGIC;
  signal \out_y_reg_659_reg[16]_i_2_n_11\ : STD_LOGIC;
  signal \out_y_reg_659_reg[16]_i_2_n_12\ : STD_LOGIC;
  signal \out_y_reg_659_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \out_y_reg_659_reg[16]_i_2_n_6\ : STD_LOGIC;
  signal \out_y_reg_659_reg[16]_i_2_n_7\ : STD_LOGIC;
  signal \out_y_reg_659_reg[16]_i_2_n_8\ : STD_LOGIC;
  signal \out_y_reg_659_reg[16]_i_2_n_9\ : STD_LOGIC;
  signal \out_y_reg_659_reg[16]_i_4_n_10\ : STD_LOGIC;
  signal \out_y_reg_659_reg[16]_i_4_n_11\ : STD_LOGIC;
  signal \out_y_reg_659_reg[16]_i_4_n_12\ : STD_LOGIC;
  signal \out_y_reg_659_reg[16]_i_4_n_5\ : STD_LOGIC;
  signal \out_y_reg_659_reg[16]_i_4_n_6\ : STD_LOGIC;
  signal \out_y_reg_659_reg[16]_i_4_n_7\ : STD_LOGIC;
  signal \out_y_reg_659_reg[16]_i_4_n_8\ : STD_LOGIC;
  signal \out_y_reg_659_reg[16]_i_4_n_9\ : STD_LOGIC;
  signal p_lcssa49705003_fu_78 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49705003_load_reg_559 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49725005_fu_82 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49725005_load_reg_564 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49735007_fu_86 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49735007_load_reg_569 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49745009_fu_90 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49745009_load_reg_574 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49765011_fu_94 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49765011_load_reg_579 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49775013_fu_98 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49775013_load_reg_584 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49785015_fu_102 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49785015_load_reg_589 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49805017_fu_106 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49805017_load_reg_594 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49815019_fu_110 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49815019_load_reg_599 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49825021_fu_114 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49825021_load_reg_604 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49845023_fu_118 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49845023_load_reg_609 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49855025_fu_122 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49855025_load_reg_614 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49865027_fu_126 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49865027_load_reg_619 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49885029_fu_130 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49885029_load_reg_624 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49895031_fu_134 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa49895031_load_reg_629 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa51455151_fu_138 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa51455151_load_reg_634 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa51465153_fu_142 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa51465153_fu_1420 : STD_LOGIC;
  signal p_lcssa51465153_load_reg_639 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa51475155_fu_146 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa51475155_load_reg_644 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa51485157_fu_150 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa51485157_load_reg_649 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa51495159_fu_154 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_lcssa51495159_load_reg_654 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_i_1_n_5 : STD_LOGIC;
  signal trunc_ln293_1_reg_550 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal x_phase_reg_545 : STD_LOGIC;
  signal xor_fu_386_p2 : STD_LOGIC_VECTOR ( 0 to 0 );
  signal xor_reg_679 : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal \y_fu_74[0]_i_2_n_5\ : STD_LOGIC;
  signal y_fu_74_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \y_fu_74_reg[0]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_13\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_14\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_15\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_16\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_17\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_18\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_19\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_20\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_5\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_6\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_7\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_8\ : STD_LOGIC;
  signal \y_fu_74_reg[0]_i_1_n_9\ : STD_LOGIC;
  signal \y_fu_74_reg[16]_i_1_n_20\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_16\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_17\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_18\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_19\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_20\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \y_fu_74_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal \y_fu_74_reg__0\ : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal zext_ln274_reg_530 : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cmp84_reg_669_reg[0]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cmp84_reg_669_reg[0]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cmp84_reg_669_reg[0]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_loopHeight_reg_535_reg[16]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_loopHeight_reg_535_reg[16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_out_y_reg_659_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_out_y_reg_659_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_out_y_reg_659_reg[16]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_out_y_reg_659_reg[16]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_y_fu_74_reg[16]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_y_fu_74_reg[16]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair185";
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of \cmp84_reg_669_reg[0]_i_1\ : label is 14;
  attribute COMPARATOR_THRESHOLD of \cmp84_reg_669_reg[0]_i_2\ : label is 14;
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \out_y_reg_659_reg[16]_i_1\ : label is 35;
  attribute ADDER_THRESHOLD of \out_y_reg_659_reg[16]_i_2\ : label is 35;
  attribute ADDER_THRESHOLD of \out_y_reg_659_reg[16]_i_4\ : label is 35;
  attribute SOFT_HLUTNM of start_once_reg_i_2 : label is "soft_lutpair185";
  attribute ADDER_THRESHOLD of \y_fu_74_reg[0]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \y_fu_74_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \y_fu_74_reg[8]_i_1\ : label is 16;
begin
  CO(0) <= \^co\(0);
  DebayerG_U0_bayerPhase_c1_write <= \^debayerg_u0_bayerphase_c1_write\;
  Debayer_U0_ap_ready <= \^debayer_u0_ap_ready\;
  Q(2 downto 0) <= \^q\(2 downto 0);
  SR(0) <= \^sr\(0);
  start_once_reg <= \^start_once_reg\;
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8FFF8888"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      I2 => bayerPhase_c1_full_n,
      I3 => \ap_CS_fsm_reg[0]_0\,
      I4 => \^q\(0),
      O => ap_NS_fsm(0)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^co\(0),
      O => ap_NS_fsm(2)
    );
\ap_CS_fsm[2]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => loopHeight_reg_535(16),
      I1 => \y_fu_74_reg__0\(16),
      I2 => loopHeight_reg_535(15),
      I3 => \y_fu_74_reg__0\(15),
      O => \ap_CS_fsm[2]_i_3_n_5\
    );
\ap_CS_fsm[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => loopHeight_reg_535(14),
      I1 => \y_fu_74_reg__0\(14),
      I2 => \y_fu_74_reg__0\(13),
      I3 => loopHeight_reg_535(13),
      I4 => \y_fu_74_reg__0\(12),
      I5 => loopHeight_reg_535(12),
      O => \ap_CS_fsm[2]_i_4_n_5\
    );
\ap_CS_fsm[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => loopHeight_reg_535(11),
      I1 => \y_fu_74_reg__0\(11),
      I2 => \y_fu_74_reg__0\(10),
      I3 => loopHeight_reg_535(10),
      I4 => \y_fu_74_reg__0\(9),
      I5 => loopHeight_reg_535(9),
      O => \ap_CS_fsm[2]_i_5_n_5\
    );
\ap_CS_fsm[2]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => loopHeight_reg_535(7),
      I1 => \y_fu_74_reg__0\(7),
      I2 => \y_fu_74_reg__0\(8),
      I3 => loopHeight_reg_535(8),
      I4 => \y_fu_74_reg__0\(6),
      I5 => loopHeight_reg_535(6),
      O => \ap_CS_fsm[2]_i_6_n_5\
    );
\ap_CS_fsm[2]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => loopHeight_reg_535(4),
      I1 => \y_fu_74_reg__0\(4),
      I2 => \y_fu_74_reg__0\(5),
      I3 => loopHeight_reg_535(5),
      I4 => \y_fu_74_reg__0\(3),
      I5 => loopHeight_reg_535(3),
      O => \ap_CS_fsm[2]_i_7_n_5\
    );
\ap_CS_fsm[2]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => loopHeight_reg_535(2),
      I1 => \y_fu_74_reg__0\(2),
      I2 => y_fu_74_reg(0),
      I3 => loopHeight_reg_535(0),
      I4 => \y_fu_74_reg__0\(1),
      I5 => loopHeight_reg_535(1),
      O => \ap_CS_fsm[2]_i_8_n_5\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \^q\(0),
      S => \^sr\(0)
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => ap_CS_fsm_state3,
      R => \^sr\(0)
    );
\ap_CS_fsm_reg[2]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_ap_CS_fsm_reg[2]_i_2_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \^co\(0),
      CO(4) => \ap_CS_fsm_reg[2]_i_2_n_8\,
      CO(3) => \ap_CS_fsm_reg[2]_i_2_n_9\,
      CO(2) => \ap_CS_fsm_reg[2]_i_2_n_10\,
      CO(1) => \ap_CS_fsm_reg[2]_i_2_n_11\,
      CO(0) => \ap_CS_fsm_reg[2]_i_2_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_ap_CS_fsm_reg[2]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \ap_CS_fsm[2]_i_3_n_5\,
      S(4) => \ap_CS_fsm[2]_i_4_n_5\,
      S(3) => \ap_CS_fsm[2]_i_5_n_5\,
      S(2) => \ap_CS_fsm[2]_i_6_n_5\,
      S(1) => \ap_CS_fsm[2]_i_7_n_5\,
      S(0) => \ap_CS_fsm[2]_i_8_n_5\
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(3),
      Q => \^q\(2),
      R => \^sr\(0)
    );
\cmp170_reg_674[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cmp170_reg_674[0]_i_2_n_5\,
      I1 => \cmp170_reg_674[0]_i_3_n_5\,
      I2 => \cmp170_reg_674[0]_i_4_n_5\,
      I3 => \y_fu_74_reg__0\(3),
      I4 => \y_fu_74_reg__0\(11),
      I5 => \y_fu_74_reg__0\(8),
      O => cmp170_fu_372_p2
    );
\cmp170_reg_674[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \y_fu_74_reg__0\(6),
      I1 => y_fu_74_reg(0),
      I2 => \y_fu_74_reg__0\(4),
      I3 => \y_fu_74_reg__0\(15),
      I4 => \y_fu_74_reg__0\(2),
      I5 => \y_fu_74_reg__0\(16),
      O => \cmp170_reg_674[0]_i_2_n_5\
    );
\cmp170_reg_674[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \y_fu_74_reg__0\(10),
      I1 => \y_fu_74_reg__0\(5),
      I2 => \y_fu_74_reg__0\(13),
      I3 => \y_fu_74_reg__0\(7),
      O => \cmp170_reg_674[0]_i_3_n_5\
    );
\cmp170_reg_674[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \y_fu_74_reg__0\(12),
      I1 => \y_fu_74_reg__0\(1),
      I2 => \y_fu_74_reg__0\(14),
      I3 => \y_fu_74_reg__0\(9),
      O => \cmp170_reg_674[0]_i_4_n_5\
    );
\cmp170_reg_674_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => cmp170_fu_372_p2,
      Q => cmp170_reg_674,
      R => '0'
    );
\cmp689_reg_684[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000001001"
    )
        port map (
      I0 => trunc_ln293_1_reg_550(1),
      I1 => trunc_ln293_1_reg_550(2),
      I2 => trunc_ln293_1_reg_550(0),
      I3 => empty_reg_664,
      I4 => \cmp689_reg_684[0]_i_2_n_5\,
      I5 => \cmp689_reg_684[0]_i_3_n_5\,
      O => cmp689_fu_392_p2
    );
\cmp689_reg_684[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => trunc_ln293_1_reg_550(9),
      I1 => trunc_ln293_1_reg_550(10),
      I2 => trunc_ln293_1_reg_550(11),
      I3 => trunc_ln293_1_reg_550(12),
      I4 => trunc_ln293_1_reg_550(13),
      I5 => trunc_ln293_1_reg_550(14),
      O => \cmp689_reg_684[0]_i_2_n_5\
    );
\cmp689_reg_684[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => trunc_ln293_1_reg_550(3),
      I1 => trunc_ln293_1_reg_550(4),
      I2 => trunc_ln293_1_reg_550(5),
      I3 => trunc_ln293_1_reg_550(6),
      I4 => trunc_ln293_1_reg_550(7),
      I5 => trunc_ln293_1_reg_550(8),
      O => \cmp689_reg_684[0]_i_3_n_5\
    );
\cmp689_reg_684_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => cmp689_fu_392_p2,
      Q => cmp689_reg_684,
      R => '0'
    );
\cmp84_reg_669[0]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \y_fu_74_reg__0\(3),
      I1 => zext_ln274_reg_530(3),
      I2 => zext_ln274_reg_530(2),
      I3 => \y_fu_74_reg__0\(2),
      O => \cmp84_reg_669[0]_i_10_n_5\
    );
\cmp84_reg_669[0]_i_11\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \y_fu_74_reg__0\(1),
      I1 => zext_ln274_reg_530(1),
      I2 => zext_ln274_reg_530(0),
      I3 => y_fu_74_reg(0),
      O => \cmp84_reg_669[0]_i_11_n_5\
    );
\cmp84_reg_669[0]_i_12\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln274_reg_530(15),
      I1 => \y_fu_74_reg__0\(15),
      I2 => zext_ln274_reg_530(14),
      I3 => \y_fu_74_reg__0\(14),
      O => \cmp84_reg_669[0]_i_12_n_5\
    );
\cmp84_reg_669[0]_i_13\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln274_reg_530(13),
      I1 => \y_fu_74_reg__0\(13),
      I2 => zext_ln274_reg_530(12),
      I3 => \y_fu_74_reg__0\(12),
      O => \cmp84_reg_669[0]_i_13_n_5\
    );
\cmp84_reg_669[0]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln274_reg_530(11),
      I1 => \y_fu_74_reg__0\(11),
      I2 => zext_ln274_reg_530(10),
      I3 => \y_fu_74_reg__0\(10),
      O => \cmp84_reg_669[0]_i_14_n_5\
    );
\cmp84_reg_669[0]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln274_reg_530(9),
      I1 => \y_fu_74_reg__0\(9),
      I2 => zext_ln274_reg_530(8),
      I3 => \y_fu_74_reg__0\(8),
      O => \cmp84_reg_669[0]_i_15_n_5\
    );
\cmp84_reg_669[0]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln274_reg_530(7),
      I1 => \y_fu_74_reg__0\(7),
      I2 => zext_ln274_reg_530(6),
      I3 => \y_fu_74_reg__0\(6),
      O => \cmp84_reg_669[0]_i_16_n_5\
    );
\cmp84_reg_669[0]_i_17\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln274_reg_530(5),
      I1 => \y_fu_74_reg__0\(5),
      I2 => zext_ln274_reg_530(4),
      I3 => \y_fu_74_reg__0\(4),
      O => \cmp84_reg_669[0]_i_17_n_5\
    );
\cmp84_reg_669[0]_i_18\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln274_reg_530(3),
      I1 => \y_fu_74_reg__0\(3),
      I2 => zext_ln274_reg_530(2),
      I3 => \y_fu_74_reg__0\(2),
      O => \cmp84_reg_669[0]_i_18_n_5\
    );
\cmp84_reg_669[0]_i_19\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => zext_ln274_reg_530(1),
      I1 => \y_fu_74_reg__0\(1),
      I2 => zext_ln274_reg_530(0),
      I3 => y_fu_74_reg(0),
      O => \cmp84_reg_669[0]_i_19_n_5\
    );
\cmp84_reg_669[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_74_reg__0\(16),
      O => \cmp84_reg_669[0]_i_3_n_5\
    );
\cmp84_reg_669[0]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \y_fu_74_reg__0\(15),
      I1 => zext_ln274_reg_530(15),
      I2 => zext_ln274_reg_530(14),
      I3 => \y_fu_74_reg__0\(14),
      O => \cmp84_reg_669[0]_i_4_n_5\
    );
\cmp84_reg_669[0]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \y_fu_74_reg__0\(13),
      I1 => zext_ln274_reg_530(13),
      I2 => zext_ln274_reg_530(12),
      I3 => \y_fu_74_reg__0\(12),
      O => \cmp84_reg_669[0]_i_5_n_5\
    );
\cmp84_reg_669[0]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \y_fu_74_reg__0\(11),
      I1 => zext_ln274_reg_530(11),
      I2 => zext_ln274_reg_530(10),
      I3 => \y_fu_74_reg__0\(10),
      O => \cmp84_reg_669[0]_i_6_n_5\
    );
\cmp84_reg_669[0]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \y_fu_74_reg__0\(9),
      I1 => zext_ln274_reg_530(9),
      I2 => zext_ln274_reg_530(8),
      I3 => \y_fu_74_reg__0\(8),
      O => \cmp84_reg_669[0]_i_7_n_5\
    );
\cmp84_reg_669[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \y_fu_74_reg__0\(7),
      I1 => zext_ln274_reg_530(7),
      I2 => zext_ln274_reg_530(6),
      I3 => \y_fu_74_reg__0\(6),
      O => \cmp84_reg_669[0]_i_8_n_5\
    );
\cmp84_reg_669[0]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"44D4"
    )
        port map (
      I0 => \y_fu_74_reg__0\(5),
      I1 => zext_ln274_reg_530(5),
      I2 => zext_ln274_reg_530(4),
      I3 => \y_fu_74_reg__0\(4),
      O => \cmp84_reg_669[0]_i_9_n_5\
    );
\cmp84_reg_669_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => cmp84_fu_367_p2,
      Q => cmp84_reg_669,
      R => '0'
    );
\cmp84_reg_669_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \cmp84_reg_669_reg[0]_i_2_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cmp84_reg_669_reg[0]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => cmp84_fu_367_p2,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_cmp84_reg_669_reg[0]_i_1_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => \cmp84_reg_669[0]_i_3_n_5\
    );
\cmp84_reg_669_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \cmp84_reg_669_reg[0]_i_2_n_5\,
      CO(6) => \cmp84_reg_669_reg[0]_i_2_n_6\,
      CO(5) => \cmp84_reg_669_reg[0]_i_2_n_7\,
      CO(4) => \cmp84_reg_669_reg[0]_i_2_n_8\,
      CO(3) => \cmp84_reg_669_reg[0]_i_2_n_9\,
      CO(2) => \cmp84_reg_669_reg[0]_i_2_n_10\,
      CO(1) => \cmp84_reg_669_reg[0]_i_2_n_11\,
      CO(0) => \cmp84_reg_669_reg[0]_i_2_n_12\,
      DI(7) => \cmp84_reg_669[0]_i_4_n_5\,
      DI(6) => \cmp84_reg_669[0]_i_5_n_5\,
      DI(5) => \cmp84_reg_669[0]_i_6_n_5\,
      DI(4) => \cmp84_reg_669[0]_i_7_n_5\,
      DI(3) => \cmp84_reg_669[0]_i_8_n_5\,
      DI(2) => \cmp84_reg_669[0]_i_9_n_5\,
      DI(1) => \cmp84_reg_669[0]_i_10_n_5\,
      DI(0) => \cmp84_reg_669[0]_i_11_n_5\,
      O(7 downto 0) => \NLW_cmp84_reg_669_reg[0]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \cmp84_reg_669[0]_i_12_n_5\,
      S(6) => \cmp84_reg_669[0]_i_13_n_5\,
      S(5) => \cmp84_reg_669[0]_i_14_n_5\,
      S(4) => \cmp84_reg_669[0]_i_15_n_5\,
      S(3) => \cmp84_reg_669[0]_i_16_n_5\,
      S(2) => \cmp84_reg_669[0]_i_17_n_5\,
      S(1) => \cmp84_reg_669[0]_i_18_n_5\,
      S(0) => \cmp84_reg_669[0]_i_19_n_5\
    );
\empty_reg_664_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => y_fu_74_reg(0),
      Q => empty_reg_664,
      R => '0'
    );
\full_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      I2 => Debayer_U0_ap_start,
      I3 => push_2,
      O => p_6_in_0
    );
grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG_Pipeline_VITIS_LOOP_318_4
     port map (
      D(23 downto 0) => D(23 downto 0),
      E(0) => \^debayerg_u0_bayerphase_c1_write\,
      Q(7 downto 0) => p_lcssa49705003_load_reg_559(7 downto 0),
      \ap_CS_fsm_reg[2]\(1) => ap_NS_fsm(3),
      \ap_CS_fsm_reg[2]\(0) => ap_NS_fsm(1),
      \ap_CS_fsm_reg[2]_0\ => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_194,
      \ap_CS_fsm_reg[3]\(0) => p_lcssa51465153_fu_1420,
      \ap_CS_fsm_reg[3]_0\(1) => \^q\(2),
      \ap_CS_fsm_reg[3]_0\(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_0 => \^sr\(0),
      cmp170_reg_674 => cmp170_reg_674,
      cmp689_reg_684 => cmp689_reg_684,
      cmp84_reg_669 => cmp84_reg_669,
      \cmp84_reg_669_reg[0]\ => \cmp84_reg_669_reg[0]_0\,
      data_out_read => data_out_read,
      \empty_126_fu_232_reg[7]_0\(7 downto 0) => p_lcssa51455151_load_reg_634(7 downto 0),
      \empty_127_fu_236_reg[7]_0\(7 downto 0) => p_lcssa51465153_load_reg_639(7 downto 0),
      \empty_128_fu_240_reg[7]_0\(7 downto 0) => p_lcssa51475155_load_reg_644(7 downto 0),
      \empty_129_fu_244_reg[7]_0\(7 downto 0) => p_lcssa51485157_load_reg_649(7 downto 0),
      \empty_130_fu_248_reg[7]_0\(7 downto 0) => p_lcssa51495159_load_reg_654(7 downto 0),
      \empty_132_fu_256_reg[7]_0\(7 downto 0) => p_lcssa49725005_load_reg_564(7 downto 0),
      \empty_133_fu_260_reg[7]_0\(7 downto 0) => p_lcssa49735007_load_reg_569(7 downto 0),
      \empty_134_fu_264_reg[7]_0\(7 downto 0) => p_lcssa49745009_load_reg_574(7 downto 0),
      \empty_135_fu_268_reg[7]_0\(7 downto 0) => p_lcssa49765011_load_reg_579(7 downto 0),
      \empty_136_fu_272_reg[7]_0\(7 downto 0) => p_lcssa49775013_load_reg_584(7 downto 0),
      \empty_137_fu_276_reg[7]_0\(7 downto 0) => p_lcssa49785015_load_reg_589(7 downto 0),
      \empty_138_fu_280_reg[7]_0\(7 downto 0) => p_lcssa49805017_load_reg_594(7 downto 0),
      \empty_139_fu_284_reg[7]_0\(7 downto 0) => p_lcssa49815019_load_reg_599(7 downto 0),
      \empty_140_fu_288_reg[7]_0\(7 downto 0) => p_lcssa49825021_load_reg_604(7 downto 0),
      \empty_141_fu_292_reg[7]_0\(7 downto 0) => p_lcssa49845023_load_reg_609(7 downto 0),
      \empty_142_fu_296_reg[7]_0\(7 downto 0) => p_lcssa49855025_load_reg_614(7 downto 0),
      \empty_143_fu_300_reg[7]_0\(7 downto 0) => p_lcssa49865027_load_reg_619(7 downto 0),
      \empty_144_fu_304_reg[7]_0\(7 downto 0) => p_lcssa49885029_load_reg_624(7 downto 0),
      \empty_145_fu_308_reg[7]_0\(7 downto 0) => p_lcssa49895031_load_reg_629(7 downto 0),
      empty_n_reg(0) => E(0),
      \genblk1[0].v2_reg[0]\(2 downto 0) => \genblk1[0].v2_reg[0]\(2 downto 0),
      grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      \icmp_ln318_reg_3698_reg[0]_0\(16 downto 0) => loopWidth_reg_540(16 downto 0),
      icmp_ln328_fu_958_p2_carry_0(15 downto 0) => icmp_ln328_fu_958_p2_carry(15 downto 0),
      \icmp_ln439_reg_3735_pp0_iter16_reg_reg[0]_srl17_i_2_0\(14 downto 0) => xor_reg_679(14 downto 0),
      imgBayer_empty_n => imgBayer_empty_n,
      \out\(7 downto 0) => \out\(7 downto 0),
      out_y_reg_659(0) => out_y_reg_659(16),
      p_6_in => p_6_in,
      p_9_in => p_9_in,
      \p_load51_reg_3907_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(7 downto 0),
      \p_load52_reg_3902_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(7 downto 0),
      \p_load53_reg_3897_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(7 downto 0),
      \p_load54_reg_3892_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(7 downto 0),
      \p_load55_reg_3887_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(7 downto 0),
      \p_load56_reg_3882_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(7 downto 0),
      \p_load57_reg_3877_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(7 downto 0),
      \p_load58_reg_3872_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(7 downto 0),
      \p_load59_reg_3867_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(7 downto 0),
      \p_load60_reg_3862_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(7 downto 0),
      \p_load61_reg_3857_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(7 downto 0),
      \p_load62_reg_3852_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(7 downto 0),
      \p_load63_reg_3847_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(7 downto 0),
      \p_load64_reg_3842_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(7 downto 0),
      \p_load65_reg_3788_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(7 downto 0),
      \p_load67_reg_3837_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(7 downto 0),
      \p_load69_reg_3781_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(7 downto 0),
      \p_load71_reg_3832_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(7 downto 0),
      \p_load73_reg_3774_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(7 downto 0),
      \p_load_reg_3912_reg[7]_0\(7 downto 0) => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(7 downto 0),
      push => push,
      push_1 => push_1,
      x_phase_reg_545 => x_phase_reg_545
    );
grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_n_194,
      Q => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_ap_start_reg,
      R => \^sr\(0)
    );
\loopHeight_reg_535[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \^q\(0),
      I1 => \ap_CS_fsm_reg[0]_0\,
      I2 => bayerPhase_c1_full_n,
      O => \^debayerg_u0_bayerphase_c1_write\
    );
\loopHeight_reg_535[7]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \zext_ln274_reg_530_reg[15]_0\(1),
      O => \loopHeight_reg_535[7]_i_2_n_5\
    );
\loopHeight_reg_535_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => loopHeight_fu_248_p2(0),
      Q => loopHeight_reg_535(0),
      R => '0'
    );
\loopHeight_reg_535_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => loopHeight_fu_248_p2(10),
      Q => loopHeight_reg_535(10),
      R => '0'
    );
\loopHeight_reg_535_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => loopHeight_fu_248_p2(11),
      Q => loopHeight_reg_535(11),
      R => '0'
    );
\loopHeight_reg_535_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => loopHeight_fu_248_p2(12),
      Q => loopHeight_reg_535(12),
      R => '0'
    );
\loopHeight_reg_535_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => loopHeight_fu_248_p2(13),
      Q => loopHeight_reg_535(13),
      R => '0'
    );
\loopHeight_reg_535_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => loopHeight_fu_248_p2(14),
      Q => loopHeight_reg_535(14),
      R => '0'
    );
\loopHeight_reg_535_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => loopHeight_fu_248_p2(15),
      Q => loopHeight_reg_535(15),
      R => '0'
    );
\loopHeight_reg_535_reg[15]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \loopHeight_reg_535_reg[7]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \loopHeight_reg_535_reg[15]_i_1_n_5\,
      CO(6) => \loopHeight_reg_535_reg[15]_i_1_n_6\,
      CO(5) => \loopHeight_reg_535_reg[15]_i_1_n_7\,
      CO(4) => \loopHeight_reg_535_reg[15]_i_1_n_8\,
      CO(3) => \loopHeight_reg_535_reg[15]_i_1_n_9\,
      CO(2) => \loopHeight_reg_535_reg[15]_i_1_n_10\,
      CO(1) => \loopHeight_reg_535_reg[15]_i_1_n_11\,
      CO(0) => \loopHeight_reg_535_reg[15]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => loopHeight_fu_248_p2(15 downto 8),
      S(7 downto 0) => \zext_ln274_reg_530_reg[15]_0\(15 downto 8)
    );
\loopHeight_reg_535_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => loopHeight_fu_248_p2(16),
      Q => loopHeight_reg_535(16),
      R => '0'
    );
\loopHeight_reg_535_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \loopHeight_reg_535_reg[15]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_loopHeight_reg_535_reg[16]_i_2_CO_UNCONNECTED\(7 downto 1),
      CO(0) => loopHeight_fu_248_p2(16),
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \NLW_loopHeight_reg_535_reg[16]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7 downto 0) => B"00000001"
    );
\loopHeight_reg_535_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => loopHeight_fu_248_p2(1),
      Q => loopHeight_reg_535(1),
      R => '0'
    );
\loopHeight_reg_535_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => loopHeight_fu_248_p2(2),
      Q => loopHeight_reg_535(2),
      R => '0'
    );
\loopHeight_reg_535_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => loopHeight_fu_248_p2(3),
      Q => loopHeight_reg_535(3),
      R => '0'
    );
\loopHeight_reg_535_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => loopHeight_fu_248_p2(4),
      Q => loopHeight_reg_535(4),
      R => '0'
    );
\loopHeight_reg_535_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => loopHeight_fu_248_p2(5),
      Q => loopHeight_reg_535(5),
      R => '0'
    );
\loopHeight_reg_535_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => loopHeight_fu_248_p2(6),
      Q => loopHeight_reg_535(6),
      R => '0'
    );
\loopHeight_reg_535_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => loopHeight_fu_248_p2(7),
      Q => loopHeight_reg_535(7),
      R => '0'
    );
\loopHeight_reg_535_reg[7]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \loopHeight_reg_535_reg[7]_i_1_n_5\,
      CO(6) => \loopHeight_reg_535_reg[7]_i_1_n_6\,
      CO(5) => \loopHeight_reg_535_reg[7]_i_1_n_7\,
      CO(4) => \loopHeight_reg_535_reg[7]_i_1_n_8\,
      CO(3) => \loopHeight_reg_535_reg[7]_i_1_n_9\,
      CO(2) => \loopHeight_reg_535_reg[7]_i_1_n_10\,
      CO(1) => \loopHeight_reg_535_reg[7]_i_1_n_11\,
      CO(0) => \loopHeight_reg_535_reg[7]_i_1_n_12\,
      DI(7 downto 2) => B"000000",
      DI(1) => \zext_ln274_reg_530_reg[15]_0\(1),
      DI(0) => '0',
      O(7 downto 0) => loopHeight_fu_248_p2(7 downto 0),
      S(7 downto 2) => \zext_ln274_reg_530_reg[15]_0\(7 downto 2),
      S(1) => \loopHeight_reg_535[7]_i_2_n_5\,
      S(0) => \zext_ln274_reg_530_reg[15]_0\(0)
    );
\loopHeight_reg_535_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => loopHeight_fu_248_p2(8),
      Q => loopHeight_reg_535(8),
      R => '0'
    );
\loopHeight_reg_535_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => loopHeight_fu_248_p2(9),
      Q => loopHeight_reg_535(9),
      R => '0'
    );
\loopWidth_reg_540_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \loopWidth_reg_540_reg[16]_0\(0),
      Q => loopWidth_reg_540(0),
      R => '0'
    );
\loopWidth_reg_540_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \loopWidth_reg_540_reg[16]_0\(10),
      Q => loopWidth_reg_540(10),
      R => '0'
    );
\loopWidth_reg_540_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \loopWidth_reg_540_reg[16]_0\(11),
      Q => loopWidth_reg_540(11),
      R => '0'
    );
\loopWidth_reg_540_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \loopWidth_reg_540_reg[16]_0\(12),
      Q => loopWidth_reg_540(12),
      R => '0'
    );
\loopWidth_reg_540_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \loopWidth_reg_540_reg[16]_0\(13),
      Q => loopWidth_reg_540(13),
      R => '0'
    );
\loopWidth_reg_540_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \loopWidth_reg_540_reg[16]_0\(14),
      Q => loopWidth_reg_540(14),
      R => '0'
    );
\loopWidth_reg_540_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \loopWidth_reg_540_reg[16]_0\(15),
      Q => loopWidth_reg_540(15),
      R => '0'
    );
\loopWidth_reg_540_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \loopWidth_reg_540_reg[16]_0\(16),
      Q => loopWidth_reg_540(16),
      R => '0'
    );
\loopWidth_reg_540_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \loopWidth_reg_540_reg[16]_0\(1),
      Q => loopWidth_reg_540(1),
      R => '0'
    );
\loopWidth_reg_540_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \loopWidth_reg_540_reg[16]_0\(2),
      Q => loopWidth_reg_540(2),
      R => '0'
    );
\loopWidth_reg_540_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \loopWidth_reg_540_reg[16]_0\(3),
      Q => loopWidth_reg_540(3),
      R => '0'
    );
\loopWidth_reg_540_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \loopWidth_reg_540_reg[16]_0\(4),
      Q => loopWidth_reg_540(4),
      R => '0'
    );
\loopWidth_reg_540_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \loopWidth_reg_540_reg[16]_0\(5),
      Q => loopWidth_reg_540(5),
      R => '0'
    );
\loopWidth_reg_540_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \loopWidth_reg_540_reg[16]_0\(6),
      Q => loopWidth_reg_540(6),
      R => '0'
    );
\loopWidth_reg_540_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \loopWidth_reg_540_reg[16]_0\(7),
      Q => loopWidth_reg_540(7),
      R => '0'
    );
\loopWidth_reg_540_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \loopWidth_reg_540_reg[16]_0\(8),
      Q => loopWidth_reg_540(8),
      R => '0'
    );
\loopWidth_reg_540_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \loopWidth_reg_540_reg[16]_0\(9),
      Q => loopWidth_reg_540(9),
      R => '0'
    );
\out_y_reg_659[16]_i_10\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_74_reg__0\(10),
      O => \out_y_reg_659[16]_i_10_n_5\
    );
\out_y_reg_659[16]_i_11\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_74_reg__0\(9),
      O => \out_y_reg_659[16]_i_11_n_5\
    );
\out_y_reg_659[16]_i_12\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_74_reg__0\(8),
      O => \out_y_reg_659[16]_i_12_n_5\
    );
\out_y_reg_659[16]_i_13\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_74_reg__0\(7),
      O => \out_y_reg_659[16]_i_13_n_5\
    );
\out_y_reg_659[16]_i_14\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_74_reg__0\(6),
      O => \out_y_reg_659[16]_i_14_n_5\
    );
\out_y_reg_659[16]_i_15\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_74_reg__0\(5),
      O => \out_y_reg_659[16]_i_15_n_5\
    );
\out_y_reg_659[16]_i_16\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_74_reg__0\(4),
      O => \out_y_reg_659[16]_i_16_n_5\
    );
\out_y_reg_659[16]_i_17\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_74_reg__0\(3),
      O => \out_y_reg_659[16]_i_17_n_5\
    );
\out_y_reg_659[16]_i_18\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_74_reg__0\(2),
      O => \out_y_reg_659[16]_i_18_n_5\
    );
\out_y_reg_659[16]_i_19\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_74_reg__0\(1),
      O => \out_y_reg_659[16]_i_19_n_5\
    );
\out_y_reg_659[16]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_74_reg__0\(16),
      O => \out_y_reg_659[16]_i_3_n_5\
    );
\out_y_reg_659[16]_i_5\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_74_reg__0\(15),
      O => \out_y_reg_659[16]_i_5_n_5\
    );
\out_y_reg_659[16]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_74_reg__0\(14),
      O => \out_y_reg_659[16]_i_6_n_5\
    );
\out_y_reg_659[16]_i_7\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_74_reg__0\(13),
      O => \out_y_reg_659[16]_i_7_n_5\
    );
\out_y_reg_659[16]_i_8\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_74_reg__0\(12),
      O => \out_y_reg_659[16]_i_8_n_5\
    );
\out_y_reg_659[16]_i_9\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \y_fu_74_reg__0\(11),
      O => \out_y_reg_659[16]_i_9_n_5\
    );
\out_y_reg_659_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => empty_fu_363_p1(16),
      Q => out_y_reg_659(16),
      R => '0'
    );
\out_y_reg_659_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \out_y_reg_659_reg[16]_i_2_n_5\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_out_y_reg_659_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_out_y_reg_659_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => empty_fu_363_p1(16),
      S(7 downto 1) => B"0000000",
      S(0) => \out_y_reg_659[16]_i_3_n_5\
    );
\out_y_reg_659_reg[16]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => \out_y_reg_659_reg[16]_i_4_n_5\,
      CI_TOP => '0',
      CO(7) => \out_y_reg_659_reg[16]_i_2_n_5\,
      CO(6) => \out_y_reg_659_reg[16]_i_2_n_6\,
      CO(5) => \out_y_reg_659_reg[16]_i_2_n_7\,
      CO(4) => \out_y_reg_659_reg[16]_i_2_n_8\,
      CO(3) => \out_y_reg_659_reg[16]_i_2_n_9\,
      CO(2) => \out_y_reg_659_reg[16]_i_2_n_10\,
      CO(1) => \out_y_reg_659_reg[16]_i_2_n_11\,
      CO(0) => \out_y_reg_659_reg[16]_i_2_n_12\,
      DI(7 downto 0) => \y_fu_74_reg__0\(15 downto 8),
      O(7 downto 0) => \NLW_out_y_reg_659_reg[16]_i_2_O_UNCONNECTED\(7 downto 0),
      S(7) => \out_y_reg_659[16]_i_5_n_5\,
      S(6) => \out_y_reg_659[16]_i_6_n_5\,
      S(5) => \out_y_reg_659[16]_i_7_n_5\,
      S(4) => \out_y_reg_659[16]_i_8_n_5\,
      S(3) => \out_y_reg_659[16]_i_9_n_5\,
      S(2) => \out_y_reg_659[16]_i_10_n_5\,
      S(1) => \out_y_reg_659[16]_i_11_n_5\,
      S(0) => \out_y_reg_659[16]_i_12_n_5\
    );
\out_y_reg_659_reg[16]_i_4\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \out_y_reg_659_reg[16]_i_4_n_5\,
      CO(6) => \out_y_reg_659_reg[16]_i_4_n_6\,
      CO(5) => \out_y_reg_659_reg[16]_i_4_n_7\,
      CO(4) => \out_y_reg_659_reg[16]_i_4_n_8\,
      CO(3) => \out_y_reg_659_reg[16]_i_4_n_9\,
      CO(2) => \out_y_reg_659_reg[16]_i_4_n_10\,
      CO(1) => \out_y_reg_659_reg[16]_i_4_n_11\,
      CO(0) => \out_y_reg_659_reg[16]_i_4_n_12\,
      DI(7 downto 1) => \y_fu_74_reg__0\(7 downto 1),
      DI(0) => '0',
      O(7 downto 0) => \NLW_out_y_reg_659_reg[16]_i_4_O_UNCONNECTED\(7 downto 0),
      S(7) => \out_y_reg_659[16]_i_13_n_5\,
      S(6) => \out_y_reg_659[16]_i_14_n_5\,
      S(5) => \out_y_reg_659[16]_i_15_n_5\,
      S(4) => \out_y_reg_659[16]_i_16_n_5\,
      S(3) => \out_y_reg_659[16]_i_17_n_5\,
      S(2) => \out_y_reg_659[16]_i_18_n_5\,
      S(1) => \out_y_reg_659[16]_i_19_n_5\,
      S(0) => y_fu_74_reg(0)
    );
\p_lcssa49705003_fu_78_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(0),
      Q => p_lcssa49705003_fu_78(0),
      R => '0'
    );
\p_lcssa49705003_fu_78_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(1),
      Q => p_lcssa49705003_fu_78(1),
      R => '0'
    );
\p_lcssa49705003_fu_78_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(2),
      Q => p_lcssa49705003_fu_78(2),
      R => '0'
    );
\p_lcssa49705003_fu_78_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(3),
      Q => p_lcssa49705003_fu_78(3),
      R => '0'
    );
\p_lcssa49705003_fu_78_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(4),
      Q => p_lcssa49705003_fu_78(4),
      R => '0'
    );
\p_lcssa49705003_fu_78_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(5),
      Q => p_lcssa49705003_fu_78(5),
      R => '0'
    );
\p_lcssa49705003_fu_78_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(6),
      Q => p_lcssa49705003_fu_78(6),
      R => '0'
    );
\p_lcssa49705003_fu_78_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out19(7),
      Q => p_lcssa49705003_fu_78(7),
      R => '0'
    );
\p_lcssa49705003_load_reg_559_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49705003_fu_78(0),
      Q => p_lcssa49705003_load_reg_559(0),
      R => '0'
    );
\p_lcssa49705003_load_reg_559_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49705003_fu_78(1),
      Q => p_lcssa49705003_load_reg_559(1),
      R => '0'
    );
\p_lcssa49705003_load_reg_559_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49705003_fu_78(2),
      Q => p_lcssa49705003_load_reg_559(2),
      R => '0'
    );
\p_lcssa49705003_load_reg_559_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49705003_fu_78(3),
      Q => p_lcssa49705003_load_reg_559(3),
      R => '0'
    );
\p_lcssa49705003_load_reg_559_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49705003_fu_78(4),
      Q => p_lcssa49705003_load_reg_559(4),
      R => '0'
    );
\p_lcssa49705003_load_reg_559_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49705003_fu_78(5),
      Q => p_lcssa49705003_load_reg_559(5),
      R => '0'
    );
\p_lcssa49705003_load_reg_559_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49705003_fu_78(6),
      Q => p_lcssa49705003_load_reg_559(6),
      R => '0'
    );
\p_lcssa49705003_load_reg_559_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49705003_fu_78(7),
      Q => p_lcssa49705003_load_reg_559(7),
      R => '0'
    );
\p_lcssa49725005_fu_82_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(0),
      Q => p_lcssa49725005_fu_82(0),
      R => '0'
    );
\p_lcssa49725005_fu_82_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(1),
      Q => p_lcssa49725005_fu_82(1),
      R => '0'
    );
\p_lcssa49725005_fu_82_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(2),
      Q => p_lcssa49725005_fu_82(2),
      R => '0'
    );
\p_lcssa49725005_fu_82_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(3),
      Q => p_lcssa49725005_fu_82(3),
      R => '0'
    );
\p_lcssa49725005_fu_82_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(4),
      Q => p_lcssa49725005_fu_82(4),
      R => '0'
    );
\p_lcssa49725005_fu_82_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(5),
      Q => p_lcssa49725005_fu_82(5),
      R => '0'
    );
\p_lcssa49725005_fu_82_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(6),
      Q => p_lcssa49725005_fu_82(6),
      R => '0'
    );
\p_lcssa49725005_fu_82_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out18(7),
      Q => p_lcssa49725005_fu_82(7),
      R => '0'
    );
\p_lcssa49725005_load_reg_564_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49725005_fu_82(0),
      Q => p_lcssa49725005_load_reg_564(0),
      R => '0'
    );
\p_lcssa49725005_load_reg_564_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49725005_fu_82(1),
      Q => p_lcssa49725005_load_reg_564(1),
      R => '0'
    );
\p_lcssa49725005_load_reg_564_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49725005_fu_82(2),
      Q => p_lcssa49725005_load_reg_564(2),
      R => '0'
    );
\p_lcssa49725005_load_reg_564_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49725005_fu_82(3),
      Q => p_lcssa49725005_load_reg_564(3),
      R => '0'
    );
\p_lcssa49725005_load_reg_564_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49725005_fu_82(4),
      Q => p_lcssa49725005_load_reg_564(4),
      R => '0'
    );
\p_lcssa49725005_load_reg_564_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49725005_fu_82(5),
      Q => p_lcssa49725005_load_reg_564(5),
      R => '0'
    );
\p_lcssa49725005_load_reg_564_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49725005_fu_82(6),
      Q => p_lcssa49725005_load_reg_564(6),
      R => '0'
    );
\p_lcssa49725005_load_reg_564_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49725005_fu_82(7),
      Q => p_lcssa49725005_load_reg_564(7),
      R => '0'
    );
\p_lcssa49735007_fu_86_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(0),
      Q => p_lcssa49735007_fu_86(0),
      R => '0'
    );
\p_lcssa49735007_fu_86_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(1),
      Q => p_lcssa49735007_fu_86(1),
      R => '0'
    );
\p_lcssa49735007_fu_86_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(2),
      Q => p_lcssa49735007_fu_86(2),
      R => '0'
    );
\p_lcssa49735007_fu_86_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(3),
      Q => p_lcssa49735007_fu_86(3),
      R => '0'
    );
\p_lcssa49735007_fu_86_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(4),
      Q => p_lcssa49735007_fu_86(4),
      R => '0'
    );
\p_lcssa49735007_fu_86_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(5),
      Q => p_lcssa49735007_fu_86(5),
      R => '0'
    );
\p_lcssa49735007_fu_86_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(6),
      Q => p_lcssa49735007_fu_86(6),
      R => '0'
    );
\p_lcssa49735007_fu_86_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out17(7),
      Q => p_lcssa49735007_fu_86(7),
      R => '0'
    );
\p_lcssa49735007_load_reg_569_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49735007_fu_86(0),
      Q => p_lcssa49735007_load_reg_569(0),
      R => '0'
    );
\p_lcssa49735007_load_reg_569_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49735007_fu_86(1),
      Q => p_lcssa49735007_load_reg_569(1),
      R => '0'
    );
\p_lcssa49735007_load_reg_569_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49735007_fu_86(2),
      Q => p_lcssa49735007_load_reg_569(2),
      R => '0'
    );
\p_lcssa49735007_load_reg_569_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49735007_fu_86(3),
      Q => p_lcssa49735007_load_reg_569(3),
      R => '0'
    );
\p_lcssa49735007_load_reg_569_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49735007_fu_86(4),
      Q => p_lcssa49735007_load_reg_569(4),
      R => '0'
    );
\p_lcssa49735007_load_reg_569_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49735007_fu_86(5),
      Q => p_lcssa49735007_load_reg_569(5),
      R => '0'
    );
\p_lcssa49735007_load_reg_569_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49735007_fu_86(6),
      Q => p_lcssa49735007_load_reg_569(6),
      R => '0'
    );
\p_lcssa49735007_load_reg_569_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49735007_fu_86(7),
      Q => p_lcssa49735007_load_reg_569(7),
      R => '0'
    );
\p_lcssa49745009_fu_90_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(0),
      Q => p_lcssa49745009_fu_90(0),
      R => '0'
    );
\p_lcssa49745009_fu_90_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(1),
      Q => p_lcssa49745009_fu_90(1),
      R => '0'
    );
\p_lcssa49745009_fu_90_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(2),
      Q => p_lcssa49745009_fu_90(2),
      R => '0'
    );
\p_lcssa49745009_fu_90_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(3),
      Q => p_lcssa49745009_fu_90(3),
      R => '0'
    );
\p_lcssa49745009_fu_90_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(4),
      Q => p_lcssa49745009_fu_90(4),
      R => '0'
    );
\p_lcssa49745009_fu_90_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(5),
      Q => p_lcssa49745009_fu_90(5),
      R => '0'
    );
\p_lcssa49745009_fu_90_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(6),
      Q => p_lcssa49745009_fu_90(6),
      R => '0'
    );
\p_lcssa49745009_fu_90_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out16(7),
      Q => p_lcssa49745009_fu_90(7),
      R => '0'
    );
\p_lcssa49745009_load_reg_574_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49745009_fu_90(0),
      Q => p_lcssa49745009_load_reg_574(0),
      R => '0'
    );
\p_lcssa49745009_load_reg_574_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49745009_fu_90(1),
      Q => p_lcssa49745009_load_reg_574(1),
      R => '0'
    );
\p_lcssa49745009_load_reg_574_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49745009_fu_90(2),
      Q => p_lcssa49745009_load_reg_574(2),
      R => '0'
    );
\p_lcssa49745009_load_reg_574_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49745009_fu_90(3),
      Q => p_lcssa49745009_load_reg_574(3),
      R => '0'
    );
\p_lcssa49745009_load_reg_574_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49745009_fu_90(4),
      Q => p_lcssa49745009_load_reg_574(4),
      R => '0'
    );
\p_lcssa49745009_load_reg_574_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49745009_fu_90(5),
      Q => p_lcssa49745009_load_reg_574(5),
      R => '0'
    );
\p_lcssa49745009_load_reg_574_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49745009_fu_90(6),
      Q => p_lcssa49745009_load_reg_574(6),
      R => '0'
    );
\p_lcssa49745009_load_reg_574_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49745009_fu_90(7),
      Q => p_lcssa49745009_load_reg_574(7),
      R => '0'
    );
\p_lcssa49765011_fu_94_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(0),
      Q => p_lcssa49765011_fu_94(0),
      R => '0'
    );
\p_lcssa49765011_fu_94_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(1),
      Q => p_lcssa49765011_fu_94(1),
      R => '0'
    );
\p_lcssa49765011_fu_94_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(2),
      Q => p_lcssa49765011_fu_94(2),
      R => '0'
    );
\p_lcssa49765011_fu_94_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(3),
      Q => p_lcssa49765011_fu_94(3),
      R => '0'
    );
\p_lcssa49765011_fu_94_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(4),
      Q => p_lcssa49765011_fu_94(4),
      R => '0'
    );
\p_lcssa49765011_fu_94_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(5),
      Q => p_lcssa49765011_fu_94(5),
      R => '0'
    );
\p_lcssa49765011_fu_94_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(6),
      Q => p_lcssa49765011_fu_94(6),
      R => '0'
    );
\p_lcssa49765011_fu_94_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out15(7),
      Q => p_lcssa49765011_fu_94(7),
      R => '0'
    );
\p_lcssa49765011_load_reg_579_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49765011_fu_94(0),
      Q => p_lcssa49765011_load_reg_579(0),
      R => '0'
    );
\p_lcssa49765011_load_reg_579_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49765011_fu_94(1),
      Q => p_lcssa49765011_load_reg_579(1),
      R => '0'
    );
\p_lcssa49765011_load_reg_579_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49765011_fu_94(2),
      Q => p_lcssa49765011_load_reg_579(2),
      R => '0'
    );
\p_lcssa49765011_load_reg_579_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49765011_fu_94(3),
      Q => p_lcssa49765011_load_reg_579(3),
      R => '0'
    );
\p_lcssa49765011_load_reg_579_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49765011_fu_94(4),
      Q => p_lcssa49765011_load_reg_579(4),
      R => '0'
    );
\p_lcssa49765011_load_reg_579_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49765011_fu_94(5),
      Q => p_lcssa49765011_load_reg_579(5),
      R => '0'
    );
\p_lcssa49765011_load_reg_579_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49765011_fu_94(6),
      Q => p_lcssa49765011_load_reg_579(6),
      R => '0'
    );
\p_lcssa49765011_load_reg_579_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49765011_fu_94(7),
      Q => p_lcssa49765011_load_reg_579(7),
      R => '0'
    );
\p_lcssa49775013_fu_98_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(0),
      Q => p_lcssa49775013_fu_98(0),
      R => '0'
    );
\p_lcssa49775013_fu_98_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(1),
      Q => p_lcssa49775013_fu_98(1),
      R => '0'
    );
\p_lcssa49775013_fu_98_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(2),
      Q => p_lcssa49775013_fu_98(2),
      R => '0'
    );
\p_lcssa49775013_fu_98_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(3),
      Q => p_lcssa49775013_fu_98(3),
      R => '0'
    );
\p_lcssa49775013_fu_98_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(4),
      Q => p_lcssa49775013_fu_98(4),
      R => '0'
    );
\p_lcssa49775013_fu_98_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(5),
      Q => p_lcssa49775013_fu_98(5),
      R => '0'
    );
\p_lcssa49775013_fu_98_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(6),
      Q => p_lcssa49775013_fu_98(6),
      R => '0'
    );
\p_lcssa49775013_fu_98_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out14(7),
      Q => p_lcssa49775013_fu_98(7),
      R => '0'
    );
\p_lcssa49775013_load_reg_584_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49775013_fu_98(0),
      Q => p_lcssa49775013_load_reg_584(0),
      R => '0'
    );
\p_lcssa49775013_load_reg_584_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49775013_fu_98(1),
      Q => p_lcssa49775013_load_reg_584(1),
      R => '0'
    );
\p_lcssa49775013_load_reg_584_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49775013_fu_98(2),
      Q => p_lcssa49775013_load_reg_584(2),
      R => '0'
    );
\p_lcssa49775013_load_reg_584_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49775013_fu_98(3),
      Q => p_lcssa49775013_load_reg_584(3),
      R => '0'
    );
\p_lcssa49775013_load_reg_584_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49775013_fu_98(4),
      Q => p_lcssa49775013_load_reg_584(4),
      R => '0'
    );
\p_lcssa49775013_load_reg_584_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49775013_fu_98(5),
      Q => p_lcssa49775013_load_reg_584(5),
      R => '0'
    );
\p_lcssa49775013_load_reg_584_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49775013_fu_98(6),
      Q => p_lcssa49775013_load_reg_584(6),
      R => '0'
    );
\p_lcssa49775013_load_reg_584_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49775013_fu_98(7),
      Q => p_lcssa49775013_load_reg_584(7),
      R => '0'
    );
\p_lcssa49785015_fu_102_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(0),
      Q => p_lcssa49785015_fu_102(0),
      R => '0'
    );
\p_lcssa49785015_fu_102_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(1),
      Q => p_lcssa49785015_fu_102(1),
      R => '0'
    );
\p_lcssa49785015_fu_102_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(2),
      Q => p_lcssa49785015_fu_102(2),
      R => '0'
    );
\p_lcssa49785015_fu_102_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(3),
      Q => p_lcssa49785015_fu_102(3),
      R => '0'
    );
\p_lcssa49785015_fu_102_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(4),
      Q => p_lcssa49785015_fu_102(4),
      R => '0'
    );
\p_lcssa49785015_fu_102_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(5),
      Q => p_lcssa49785015_fu_102(5),
      R => '0'
    );
\p_lcssa49785015_fu_102_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(6),
      Q => p_lcssa49785015_fu_102(6),
      R => '0'
    );
\p_lcssa49785015_fu_102_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out13(7),
      Q => p_lcssa49785015_fu_102(7),
      R => '0'
    );
\p_lcssa49785015_load_reg_589_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49785015_fu_102(0),
      Q => p_lcssa49785015_load_reg_589(0),
      R => '0'
    );
\p_lcssa49785015_load_reg_589_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49785015_fu_102(1),
      Q => p_lcssa49785015_load_reg_589(1),
      R => '0'
    );
\p_lcssa49785015_load_reg_589_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49785015_fu_102(2),
      Q => p_lcssa49785015_load_reg_589(2),
      R => '0'
    );
\p_lcssa49785015_load_reg_589_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49785015_fu_102(3),
      Q => p_lcssa49785015_load_reg_589(3),
      R => '0'
    );
\p_lcssa49785015_load_reg_589_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49785015_fu_102(4),
      Q => p_lcssa49785015_load_reg_589(4),
      R => '0'
    );
\p_lcssa49785015_load_reg_589_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49785015_fu_102(5),
      Q => p_lcssa49785015_load_reg_589(5),
      R => '0'
    );
\p_lcssa49785015_load_reg_589_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49785015_fu_102(6),
      Q => p_lcssa49785015_load_reg_589(6),
      R => '0'
    );
\p_lcssa49785015_load_reg_589_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49785015_fu_102(7),
      Q => p_lcssa49785015_load_reg_589(7),
      R => '0'
    );
\p_lcssa49805017_fu_106_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(0),
      Q => p_lcssa49805017_fu_106(0),
      R => '0'
    );
\p_lcssa49805017_fu_106_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(1),
      Q => p_lcssa49805017_fu_106(1),
      R => '0'
    );
\p_lcssa49805017_fu_106_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(2),
      Q => p_lcssa49805017_fu_106(2),
      R => '0'
    );
\p_lcssa49805017_fu_106_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(3),
      Q => p_lcssa49805017_fu_106(3),
      R => '0'
    );
\p_lcssa49805017_fu_106_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(4),
      Q => p_lcssa49805017_fu_106(4),
      R => '0'
    );
\p_lcssa49805017_fu_106_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(5),
      Q => p_lcssa49805017_fu_106(5),
      R => '0'
    );
\p_lcssa49805017_fu_106_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(6),
      Q => p_lcssa49805017_fu_106(6),
      R => '0'
    );
\p_lcssa49805017_fu_106_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out12(7),
      Q => p_lcssa49805017_fu_106(7),
      R => '0'
    );
\p_lcssa49805017_load_reg_594_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49805017_fu_106(0),
      Q => p_lcssa49805017_load_reg_594(0),
      R => '0'
    );
\p_lcssa49805017_load_reg_594_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49805017_fu_106(1),
      Q => p_lcssa49805017_load_reg_594(1),
      R => '0'
    );
\p_lcssa49805017_load_reg_594_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49805017_fu_106(2),
      Q => p_lcssa49805017_load_reg_594(2),
      R => '0'
    );
\p_lcssa49805017_load_reg_594_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49805017_fu_106(3),
      Q => p_lcssa49805017_load_reg_594(3),
      R => '0'
    );
\p_lcssa49805017_load_reg_594_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49805017_fu_106(4),
      Q => p_lcssa49805017_load_reg_594(4),
      R => '0'
    );
\p_lcssa49805017_load_reg_594_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49805017_fu_106(5),
      Q => p_lcssa49805017_load_reg_594(5),
      R => '0'
    );
\p_lcssa49805017_load_reg_594_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49805017_fu_106(6),
      Q => p_lcssa49805017_load_reg_594(6),
      R => '0'
    );
\p_lcssa49805017_load_reg_594_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49805017_fu_106(7),
      Q => p_lcssa49805017_load_reg_594(7),
      R => '0'
    );
\p_lcssa49815019_fu_110_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(0),
      Q => p_lcssa49815019_fu_110(0),
      R => '0'
    );
\p_lcssa49815019_fu_110_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(1),
      Q => p_lcssa49815019_fu_110(1),
      R => '0'
    );
\p_lcssa49815019_fu_110_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(2),
      Q => p_lcssa49815019_fu_110(2),
      R => '0'
    );
\p_lcssa49815019_fu_110_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(3),
      Q => p_lcssa49815019_fu_110(3),
      R => '0'
    );
\p_lcssa49815019_fu_110_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(4),
      Q => p_lcssa49815019_fu_110(4),
      R => '0'
    );
\p_lcssa49815019_fu_110_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(5),
      Q => p_lcssa49815019_fu_110(5),
      R => '0'
    );
\p_lcssa49815019_fu_110_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(6),
      Q => p_lcssa49815019_fu_110(6),
      R => '0'
    );
\p_lcssa49815019_fu_110_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out11(7),
      Q => p_lcssa49815019_fu_110(7),
      R => '0'
    );
\p_lcssa49815019_load_reg_599_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49815019_fu_110(0),
      Q => p_lcssa49815019_load_reg_599(0),
      R => '0'
    );
\p_lcssa49815019_load_reg_599_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49815019_fu_110(1),
      Q => p_lcssa49815019_load_reg_599(1),
      R => '0'
    );
\p_lcssa49815019_load_reg_599_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49815019_fu_110(2),
      Q => p_lcssa49815019_load_reg_599(2),
      R => '0'
    );
\p_lcssa49815019_load_reg_599_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49815019_fu_110(3),
      Q => p_lcssa49815019_load_reg_599(3),
      R => '0'
    );
\p_lcssa49815019_load_reg_599_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49815019_fu_110(4),
      Q => p_lcssa49815019_load_reg_599(4),
      R => '0'
    );
\p_lcssa49815019_load_reg_599_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49815019_fu_110(5),
      Q => p_lcssa49815019_load_reg_599(5),
      R => '0'
    );
\p_lcssa49815019_load_reg_599_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49815019_fu_110(6),
      Q => p_lcssa49815019_load_reg_599(6),
      R => '0'
    );
\p_lcssa49815019_load_reg_599_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49815019_fu_110(7),
      Q => p_lcssa49815019_load_reg_599(7),
      R => '0'
    );
\p_lcssa49825021_fu_114_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(0),
      Q => p_lcssa49825021_fu_114(0),
      R => '0'
    );
\p_lcssa49825021_fu_114_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(1),
      Q => p_lcssa49825021_fu_114(1),
      R => '0'
    );
\p_lcssa49825021_fu_114_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(2),
      Q => p_lcssa49825021_fu_114(2),
      R => '0'
    );
\p_lcssa49825021_fu_114_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(3),
      Q => p_lcssa49825021_fu_114(3),
      R => '0'
    );
\p_lcssa49825021_fu_114_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(4),
      Q => p_lcssa49825021_fu_114(4),
      R => '0'
    );
\p_lcssa49825021_fu_114_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(5),
      Q => p_lcssa49825021_fu_114(5),
      R => '0'
    );
\p_lcssa49825021_fu_114_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(6),
      Q => p_lcssa49825021_fu_114(6),
      R => '0'
    );
\p_lcssa49825021_fu_114_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out10(7),
      Q => p_lcssa49825021_fu_114(7),
      R => '0'
    );
\p_lcssa49825021_load_reg_604_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49825021_fu_114(0),
      Q => p_lcssa49825021_load_reg_604(0),
      R => '0'
    );
\p_lcssa49825021_load_reg_604_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49825021_fu_114(1),
      Q => p_lcssa49825021_load_reg_604(1),
      R => '0'
    );
\p_lcssa49825021_load_reg_604_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49825021_fu_114(2),
      Q => p_lcssa49825021_load_reg_604(2),
      R => '0'
    );
\p_lcssa49825021_load_reg_604_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49825021_fu_114(3),
      Q => p_lcssa49825021_load_reg_604(3),
      R => '0'
    );
\p_lcssa49825021_load_reg_604_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49825021_fu_114(4),
      Q => p_lcssa49825021_load_reg_604(4),
      R => '0'
    );
\p_lcssa49825021_load_reg_604_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49825021_fu_114(5),
      Q => p_lcssa49825021_load_reg_604(5),
      R => '0'
    );
\p_lcssa49825021_load_reg_604_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49825021_fu_114(6),
      Q => p_lcssa49825021_load_reg_604(6),
      R => '0'
    );
\p_lcssa49825021_load_reg_604_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49825021_fu_114(7),
      Q => p_lcssa49825021_load_reg_604(7),
      R => '0'
    );
\p_lcssa49845023_fu_118_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(0),
      Q => p_lcssa49845023_fu_118(0),
      R => '0'
    );
\p_lcssa49845023_fu_118_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(1),
      Q => p_lcssa49845023_fu_118(1),
      R => '0'
    );
\p_lcssa49845023_fu_118_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(2),
      Q => p_lcssa49845023_fu_118(2),
      R => '0'
    );
\p_lcssa49845023_fu_118_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(3),
      Q => p_lcssa49845023_fu_118(3),
      R => '0'
    );
\p_lcssa49845023_fu_118_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(4),
      Q => p_lcssa49845023_fu_118(4),
      R => '0'
    );
\p_lcssa49845023_fu_118_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(5),
      Q => p_lcssa49845023_fu_118(5),
      R => '0'
    );
\p_lcssa49845023_fu_118_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(6),
      Q => p_lcssa49845023_fu_118(6),
      R => '0'
    );
\p_lcssa49845023_fu_118_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out9(7),
      Q => p_lcssa49845023_fu_118(7),
      R => '0'
    );
\p_lcssa49845023_load_reg_609_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49845023_fu_118(0),
      Q => p_lcssa49845023_load_reg_609(0),
      R => '0'
    );
\p_lcssa49845023_load_reg_609_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49845023_fu_118(1),
      Q => p_lcssa49845023_load_reg_609(1),
      R => '0'
    );
\p_lcssa49845023_load_reg_609_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49845023_fu_118(2),
      Q => p_lcssa49845023_load_reg_609(2),
      R => '0'
    );
\p_lcssa49845023_load_reg_609_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49845023_fu_118(3),
      Q => p_lcssa49845023_load_reg_609(3),
      R => '0'
    );
\p_lcssa49845023_load_reg_609_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49845023_fu_118(4),
      Q => p_lcssa49845023_load_reg_609(4),
      R => '0'
    );
\p_lcssa49845023_load_reg_609_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49845023_fu_118(5),
      Q => p_lcssa49845023_load_reg_609(5),
      R => '0'
    );
\p_lcssa49845023_load_reg_609_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49845023_fu_118(6),
      Q => p_lcssa49845023_load_reg_609(6),
      R => '0'
    );
\p_lcssa49845023_load_reg_609_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49845023_fu_118(7),
      Q => p_lcssa49845023_load_reg_609(7),
      R => '0'
    );
\p_lcssa49855025_fu_122_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(0),
      Q => p_lcssa49855025_fu_122(0),
      R => '0'
    );
\p_lcssa49855025_fu_122_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(1),
      Q => p_lcssa49855025_fu_122(1),
      R => '0'
    );
\p_lcssa49855025_fu_122_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(2),
      Q => p_lcssa49855025_fu_122(2),
      R => '0'
    );
\p_lcssa49855025_fu_122_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(3),
      Q => p_lcssa49855025_fu_122(3),
      R => '0'
    );
\p_lcssa49855025_fu_122_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(4),
      Q => p_lcssa49855025_fu_122(4),
      R => '0'
    );
\p_lcssa49855025_fu_122_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(5),
      Q => p_lcssa49855025_fu_122(5),
      R => '0'
    );
\p_lcssa49855025_fu_122_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(6),
      Q => p_lcssa49855025_fu_122(6),
      R => '0'
    );
\p_lcssa49855025_fu_122_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out8(7),
      Q => p_lcssa49855025_fu_122(7),
      R => '0'
    );
\p_lcssa49855025_load_reg_614_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49855025_fu_122(0),
      Q => p_lcssa49855025_load_reg_614(0),
      R => '0'
    );
\p_lcssa49855025_load_reg_614_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49855025_fu_122(1),
      Q => p_lcssa49855025_load_reg_614(1),
      R => '0'
    );
\p_lcssa49855025_load_reg_614_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49855025_fu_122(2),
      Q => p_lcssa49855025_load_reg_614(2),
      R => '0'
    );
\p_lcssa49855025_load_reg_614_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49855025_fu_122(3),
      Q => p_lcssa49855025_load_reg_614(3),
      R => '0'
    );
\p_lcssa49855025_load_reg_614_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49855025_fu_122(4),
      Q => p_lcssa49855025_load_reg_614(4),
      R => '0'
    );
\p_lcssa49855025_load_reg_614_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49855025_fu_122(5),
      Q => p_lcssa49855025_load_reg_614(5),
      R => '0'
    );
\p_lcssa49855025_load_reg_614_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49855025_fu_122(6),
      Q => p_lcssa49855025_load_reg_614(6),
      R => '0'
    );
\p_lcssa49855025_load_reg_614_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49855025_fu_122(7),
      Q => p_lcssa49855025_load_reg_614(7),
      R => '0'
    );
\p_lcssa49865027_fu_126_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(0),
      Q => p_lcssa49865027_fu_126(0),
      R => '0'
    );
\p_lcssa49865027_fu_126_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(1),
      Q => p_lcssa49865027_fu_126(1),
      R => '0'
    );
\p_lcssa49865027_fu_126_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(2),
      Q => p_lcssa49865027_fu_126(2),
      R => '0'
    );
\p_lcssa49865027_fu_126_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(3),
      Q => p_lcssa49865027_fu_126(3),
      R => '0'
    );
\p_lcssa49865027_fu_126_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(4),
      Q => p_lcssa49865027_fu_126(4),
      R => '0'
    );
\p_lcssa49865027_fu_126_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(5),
      Q => p_lcssa49865027_fu_126(5),
      R => '0'
    );
\p_lcssa49865027_fu_126_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(6),
      Q => p_lcssa49865027_fu_126(6),
      R => '0'
    );
\p_lcssa49865027_fu_126_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out7(7),
      Q => p_lcssa49865027_fu_126(7),
      R => '0'
    );
\p_lcssa49865027_load_reg_619_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49865027_fu_126(0),
      Q => p_lcssa49865027_load_reg_619(0),
      R => '0'
    );
\p_lcssa49865027_load_reg_619_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49865027_fu_126(1),
      Q => p_lcssa49865027_load_reg_619(1),
      R => '0'
    );
\p_lcssa49865027_load_reg_619_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49865027_fu_126(2),
      Q => p_lcssa49865027_load_reg_619(2),
      R => '0'
    );
\p_lcssa49865027_load_reg_619_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49865027_fu_126(3),
      Q => p_lcssa49865027_load_reg_619(3),
      R => '0'
    );
\p_lcssa49865027_load_reg_619_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49865027_fu_126(4),
      Q => p_lcssa49865027_load_reg_619(4),
      R => '0'
    );
\p_lcssa49865027_load_reg_619_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49865027_fu_126(5),
      Q => p_lcssa49865027_load_reg_619(5),
      R => '0'
    );
\p_lcssa49865027_load_reg_619_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49865027_fu_126(6),
      Q => p_lcssa49865027_load_reg_619(6),
      R => '0'
    );
\p_lcssa49865027_load_reg_619_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49865027_fu_126(7),
      Q => p_lcssa49865027_load_reg_619(7),
      R => '0'
    );
\p_lcssa49885029_fu_130_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(0),
      Q => p_lcssa49885029_fu_130(0),
      R => '0'
    );
\p_lcssa49885029_fu_130_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(1),
      Q => p_lcssa49885029_fu_130(1),
      R => '0'
    );
\p_lcssa49885029_fu_130_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(2),
      Q => p_lcssa49885029_fu_130(2),
      R => '0'
    );
\p_lcssa49885029_fu_130_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(3),
      Q => p_lcssa49885029_fu_130(3),
      R => '0'
    );
\p_lcssa49885029_fu_130_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(4),
      Q => p_lcssa49885029_fu_130(4),
      R => '0'
    );
\p_lcssa49885029_fu_130_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(5),
      Q => p_lcssa49885029_fu_130(5),
      R => '0'
    );
\p_lcssa49885029_fu_130_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(6),
      Q => p_lcssa49885029_fu_130(6),
      R => '0'
    );
\p_lcssa49885029_fu_130_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out6(7),
      Q => p_lcssa49885029_fu_130(7),
      R => '0'
    );
\p_lcssa49885029_load_reg_624_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49885029_fu_130(0),
      Q => p_lcssa49885029_load_reg_624(0),
      R => '0'
    );
\p_lcssa49885029_load_reg_624_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49885029_fu_130(1),
      Q => p_lcssa49885029_load_reg_624(1),
      R => '0'
    );
\p_lcssa49885029_load_reg_624_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49885029_fu_130(2),
      Q => p_lcssa49885029_load_reg_624(2),
      R => '0'
    );
\p_lcssa49885029_load_reg_624_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49885029_fu_130(3),
      Q => p_lcssa49885029_load_reg_624(3),
      R => '0'
    );
\p_lcssa49885029_load_reg_624_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49885029_fu_130(4),
      Q => p_lcssa49885029_load_reg_624(4),
      R => '0'
    );
\p_lcssa49885029_load_reg_624_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49885029_fu_130(5),
      Q => p_lcssa49885029_load_reg_624(5),
      R => '0'
    );
\p_lcssa49885029_load_reg_624_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49885029_fu_130(6),
      Q => p_lcssa49885029_load_reg_624(6),
      R => '0'
    );
\p_lcssa49885029_load_reg_624_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49885029_fu_130(7),
      Q => p_lcssa49885029_load_reg_624(7),
      R => '0'
    );
\p_lcssa49895031_fu_134_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(0),
      Q => p_lcssa49895031_fu_134(0),
      R => '0'
    );
\p_lcssa49895031_fu_134_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(1),
      Q => p_lcssa49895031_fu_134(1),
      R => '0'
    );
\p_lcssa49895031_fu_134_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(2),
      Q => p_lcssa49895031_fu_134(2),
      R => '0'
    );
\p_lcssa49895031_fu_134_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(3),
      Q => p_lcssa49895031_fu_134(3),
      R => '0'
    );
\p_lcssa49895031_fu_134_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(4),
      Q => p_lcssa49895031_fu_134(4),
      R => '0'
    );
\p_lcssa49895031_fu_134_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(5),
      Q => p_lcssa49895031_fu_134(5),
      R => '0'
    );
\p_lcssa49895031_fu_134_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(6),
      Q => p_lcssa49895031_fu_134(6),
      R => '0'
    );
\p_lcssa49895031_fu_134_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out5(7),
      Q => p_lcssa49895031_fu_134(7),
      R => '0'
    );
\p_lcssa49895031_load_reg_629_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49895031_fu_134(0),
      Q => p_lcssa49895031_load_reg_629(0),
      R => '0'
    );
\p_lcssa49895031_load_reg_629_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49895031_fu_134(1),
      Q => p_lcssa49895031_load_reg_629(1),
      R => '0'
    );
\p_lcssa49895031_load_reg_629_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49895031_fu_134(2),
      Q => p_lcssa49895031_load_reg_629(2),
      R => '0'
    );
\p_lcssa49895031_load_reg_629_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49895031_fu_134(3),
      Q => p_lcssa49895031_load_reg_629(3),
      R => '0'
    );
\p_lcssa49895031_load_reg_629_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49895031_fu_134(4),
      Q => p_lcssa49895031_load_reg_629(4),
      R => '0'
    );
\p_lcssa49895031_load_reg_629_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49895031_fu_134(5),
      Q => p_lcssa49895031_load_reg_629(5),
      R => '0'
    );
\p_lcssa49895031_load_reg_629_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49895031_fu_134(6),
      Q => p_lcssa49895031_load_reg_629(6),
      R => '0'
    );
\p_lcssa49895031_load_reg_629_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa49895031_fu_134(7),
      Q => p_lcssa49895031_load_reg_629(7),
      R => '0'
    );
\p_lcssa51455151_fu_138_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(0),
      Q => p_lcssa51455151_fu_138(0),
      R => '0'
    );
\p_lcssa51455151_fu_138_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(1),
      Q => p_lcssa51455151_fu_138(1),
      R => '0'
    );
\p_lcssa51455151_fu_138_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(2),
      Q => p_lcssa51455151_fu_138(2),
      R => '0'
    );
\p_lcssa51455151_fu_138_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(3),
      Q => p_lcssa51455151_fu_138(3),
      R => '0'
    );
\p_lcssa51455151_fu_138_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(4),
      Q => p_lcssa51455151_fu_138(4),
      R => '0'
    );
\p_lcssa51455151_fu_138_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(5),
      Q => p_lcssa51455151_fu_138(5),
      R => '0'
    );
\p_lcssa51455151_fu_138_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(6),
      Q => p_lcssa51455151_fu_138(6),
      R => '0'
    );
\p_lcssa51455151_fu_138_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out4(7),
      Q => p_lcssa51455151_fu_138(7),
      R => '0'
    );
\p_lcssa51455151_load_reg_634_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51455151_fu_138(0),
      Q => p_lcssa51455151_load_reg_634(0),
      R => '0'
    );
\p_lcssa51455151_load_reg_634_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51455151_fu_138(1),
      Q => p_lcssa51455151_load_reg_634(1),
      R => '0'
    );
\p_lcssa51455151_load_reg_634_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51455151_fu_138(2),
      Q => p_lcssa51455151_load_reg_634(2),
      R => '0'
    );
\p_lcssa51455151_load_reg_634_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51455151_fu_138(3),
      Q => p_lcssa51455151_load_reg_634(3),
      R => '0'
    );
\p_lcssa51455151_load_reg_634_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51455151_fu_138(4),
      Q => p_lcssa51455151_load_reg_634(4),
      R => '0'
    );
\p_lcssa51455151_load_reg_634_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51455151_fu_138(5),
      Q => p_lcssa51455151_load_reg_634(5),
      R => '0'
    );
\p_lcssa51455151_load_reg_634_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51455151_fu_138(6),
      Q => p_lcssa51455151_load_reg_634(6),
      R => '0'
    );
\p_lcssa51455151_load_reg_634_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51455151_fu_138(7),
      Q => p_lcssa51455151_load_reg_634(7),
      R => '0'
    );
\p_lcssa51465153_fu_142_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(0),
      Q => p_lcssa51465153_fu_142(0),
      R => '0'
    );
\p_lcssa51465153_fu_142_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(1),
      Q => p_lcssa51465153_fu_142(1),
      R => '0'
    );
\p_lcssa51465153_fu_142_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(2),
      Q => p_lcssa51465153_fu_142(2),
      R => '0'
    );
\p_lcssa51465153_fu_142_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(3),
      Q => p_lcssa51465153_fu_142(3),
      R => '0'
    );
\p_lcssa51465153_fu_142_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(4),
      Q => p_lcssa51465153_fu_142(4),
      R => '0'
    );
\p_lcssa51465153_fu_142_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(5),
      Q => p_lcssa51465153_fu_142(5),
      R => '0'
    );
\p_lcssa51465153_fu_142_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(6),
      Q => p_lcssa51465153_fu_142(6),
      R => '0'
    );
\p_lcssa51465153_fu_142_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out3(7),
      Q => p_lcssa51465153_fu_142(7),
      R => '0'
    );
\p_lcssa51465153_load_reg_639_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51465153_fu_142(0),
      Q => p_lcssa51465153_load_reg_639(0),
      R => '0'
    );
\p_lcssa51465153_load_reg_639_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51465153_fu_142(1),
      Q => p_lcssa51465153_load_reg_639(1),
      R => '0'
    );
\p_lcssa51465153_load_reg_639_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51465153_fu_142(2),
      Q => p_lcssa51465153_load_reg_639(2),
      R => '0'
    );
\p_lcssa51465153_load_reg_639_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51465153_fu_142(3),
      Q => p_lcssa51465153_load_reg_639(3),
      R => '0'
    );
\p_lcssa51465153_load_reg_639_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51465153_fu_142(4),
      Q => p_lcssa51465153_load_reg_639(4),
      R => '0'
    );
\p_lcssa51465153_load_reg_639_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51465153_fu_142(5),
      Q => p_lcssa51465153_load_reg_639(5),
      R => '0'
    );
\p_lcssa51465153_load_reg_639_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51465153_fu_142(6),
      Q => p_lcssa51465153_load_reg_639(6),
      R => '0'
    );
\p_lcssa51465153_load_reg_639_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51465153_fu_142(7),
      Q => p_lcssa51465153_load_reg_639(7),
      R => '0'
    );
\p_lcssa51475155_fu_146_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(0),
      Q => p_lcssa51475155_fu_146(0),
      R => '0'
    );
\p_lcssa51475155_fu_146_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(1),
      Q => p_lcssa51475155_fu_146(1),
      R => '0'
    );
\p_lcssa51475155_fu_146_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(2),
      Q => p_lcssa51475155_fu_146(2),
      R => '0'
    );
\p_lcssa51475155_fu_146_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(3),
      Q => p_lcssa51475155_fu_146(3),
      R => '0'
    );
\p_lcssa51475155_fu_146_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(4),
      Q => p_lcssa51475155_fu_146(4),
      R => '0'
    );
\p_lcssa51475155_fu_146_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(5),
      Q => p_lcssa51475155_fu_146(5),
      R => '0'
    );
\p_lcssa51475155_fu_146_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(6),
      Q => p_lcssa51475155_fu_146(6),
      R => '0'
    );
\p_lcssa51475155_fu_146_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out2(7),
      Q => p_lcssa51475155_fu_146(7),
      R => '0'
    );
\p_lcssa51475155_load_reg_644_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51475155_fu_146(0),
      Q => p_lcssa51475155_load_reg_644(0),
      R => '0'
    );
\p_lcssa51475155_load_reg_644_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51475155_fu_146(1),
      Q => p_lcssa51475155_load_reg_644(1),
      R => '0'
    );
\p_lcssa51475155_load_reg_644_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51475155_fu_146(2),
      Q => p_lcssa51475155_load_reg_644(2),
      R => '0'
    );
\p_lcssa51475155_load_reg_644_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51475155_fu_146(3),
      Q => p_lcssa51475155_load_reg_644(3),
      R => '0'
    );
\p_lcssa51475155_load_reg_644_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51475155_fu_146(4),
      Q => p_lcssa51475155_load_reg_644(4),
      R => '0'
    );
\p_lcssa51475155_load_reg_644_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51475155_fu_146(5),
      Q => p_lcssa51475155_load_reg_644(5),
      R => '0'
    );
\p_lcssa51475155_load_reg_644_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51475155_fu_146(6),
      Q => p_lcssa51475155_load_reg_644(6),
      R => '0'
    );
\p_lcssa51475155_load_reg_644_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51475155_fu_146(7),
      Q => p_lcssa51475155_load_reg_644(7),
      R => '0'
    );
\p_lcssa51485157_fu_150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(0),
      Q => p_lcssa51485157_fu_150(0),
      R => '0'
    );
\p_lcssa51485157_fu_150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(1),
      Q => p_lcssa51485157_fu_150(1),
      R => '0'
    );
\p_lcssa51485157_fu_150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(2),
      Q => p_lcssa51485157_fu_150(2),
      R => '0'
    );
\p_lcssa51485157_fu_150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(3),
      Q => p_lcssa51485157_fu_150(3),
      R => '0'
    );
\p_lcssa51485157_fu_150_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(4),
      Q => p_lcssa51485157_fu_150(4),
      R => '0'
    );
\p_lcssa51485157_fu_150_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(5),
      Q => p_lcssa51485157_fu_150(5),
      R => '0'
    );
\p_lcssa51485157_fu_150_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(6),
      Q => p_lcssa51485157_fu_150(6),
      R => '0'
    );
\p_lcssa51485157_fu_150_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out1(7),
      Q => p_lcssa51485157_fu_150(7),
      R => '0'
    );
\p_lcssa51485157_load_reg_649_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51485157_fu_150(0),
      Q => p_lcssa51485157_load_reg_649(0),
      R => '0'
    );
\p_lcssa51485157_load_reg_649_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51485157_fu_150(1),
      Q => p_lcssa51485157_load_reg_649(1),
      R => '0'
    );
\p_lcssa51485157_load_reg_649_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51485157_fu_150(2),
      Q => p_lcssa51485157_load_reg_649(2),
      R => '0'
    );
\p_lcssa51485157_load_reg_649_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51485157_fu_150(3),
      Q => p_lcssa51485157_load_reg_649(3),
      R => '0'
    );
\p_lcssa51485157_load_reg_649_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51485157_fu_150(4),
      Q => p_lcssa51485157_load_reg_649(4),
      R => '0'
    );
\p_lcssa51485157_load_reg_649_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51485157_fu_150(5),
      Q => p_lcssa51485157_load_reg_649(5),
      R => '0'
    );
\p_lcssa51485157_load_reg_649_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51485157_fu_150(6),
      Q => p_lcssa51485157_load_reg_649(6),
      R => '0'
    );
\p_lcssa51485157_load_reg_649_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51485157_fu_150(7),
      Q => p_lcssa51485157_load_reg_649(7),
      R => '0'
    );
\p_lcssa51495159_fu_154_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(0),
      Q => p_lcssa51495159_fu_154(0),
      R => '0'
    );
\p_lcssa51495159_fu_154_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(1),
      Q => p_lcssa51495159_fu_154(1),
      R => '0'
    );
\p_lcssa51495159_fu_154_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(2),
      Q => p_lcssa51495159_fu_154(2),
      R => '0'
    );
\p_lcssa51495159_fu_154_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(3),
      Q => p_lcssa51495159_fu_154(3),
      R => '0'
    );
\p_lcssa51495159_fu_154_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(4),
      Q => p_lcssa51495159_fu_154(4),
      R => '0'
    );
\p_lcssa51495159_fu_154_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(5),
      Q => p_lcssa51495159_fu_154(5),
      R => '0'
    );
\p_lcssa51495159_fu_154_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(6),
      Q => p_lcssa51495159_fu_154(6),
      R => '0'
    );
\p_lcssa51495159_fu_154_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_lcssa51465153_fu_1420,
      D => grp_DebayerG_Pipeline_VITIS_LOOP_318_4_fu_184_p_out(7),
      Q => p_lcssa51495159_fu_154(7),
      R => '0'
    );
\p_lcssa51495159_load_reg_654_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51495159_fu_154(0),
      Q => p_lcssa51495159_load_reg_654(0),
      R => '0'
    );
\p_lcssa51495159_load_reg_654_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51495159_fu_154(1),
      Q => p_lcssa51495159_load_reg_654(1),
      R => '0'
    );
\p_lcssa51495159_load_reg_654_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51495159_fu_154(2),
      Q => p_lcssa51495159_load_reg_654(2),
      R => '0'
    );
\p_lcssa51495159_load_reg_654_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51495159_fu_154(3),
      Q => p_lcssa51495159_load_reg_654(3),
      R => '0'
    );
\p_lcssa51495159_load_reg_654_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51495159_fu_154(4),
      Q => p_lcssa51495159_load_reg_654(4),
      R => '0'
    );
\p_lcssa51495159_load_reg_654_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51495159_fu_154(5),
      Q => p_lcssa51495159_load_reg_654(5),
      R => '0'
    );
\p_lcssa51495159_load_reg_654_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51495159_fu_154(6),
      Q => p_lcssa51495159_load_reg_654(6),
      R => '0'
    );
\p_lcssa51495159_load_reg_654_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^q\(1),
      D => p_lcssa51495159_fu_154(7),
      Q => p_lcssa51495159_load_reg_654(7),
      R => '0'
    );
start_once_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5444544454444444"
    )
        port map (
      I0 => \^debayer_u0_ap_ready\,
      I1 => \^start_once_reg\,
      I2 => start_for_DebayerRatBorBatR_U0_full_n,
      I3 => Debayer_U0_ap_start,
      I4 => start_for_ZipperRemoval_U0_full_n,
      I5 => start_once_reg_reg_0,
      O => start_once_reg_i_1_n_5
    );
\start_once_reg_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00F8F8F8"
    )
        port map (
      I0 => Debayer_U0_ap_start,
      I1 => start_for_ZipperRemoval_U0_full_n,
      I2 => start_once_reg_reg_0,
      I3 => \^q\(1),
      I4 => \^co\(0),
      O => empty_n_reg
    );
start_once_reg_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^co\(0),
      I1 => \^q\(1),
      O => \^debayer_u0_ap_ready\
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => start_once_reg_i_1_n_5,
      Q => \^start_once_reg\,
      R => \^sr\(0)
    );
\trunc_ln293_1_reg_550_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => if_din(1),
      Q => trunc_ln293_1_reg_550(0),
      R => '0'
    );
\trunc_ln293_1_reg_550_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => if_din(11),
      Q => trunc_ln293_1_reg_550(10),
      R => '0'
    );
\trunc_ln293_1_reg_550_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => if_din(12),
      Q => trunc_ln293_1_reg_550(11),
      R => '0'
    );
\trunc_ln293_1_reg_550_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => if_din(13),
      Q => trunc_ln293_1_reg_550(12),
      R => '0'
    );
\trunc_ln293_1_reg_550_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => if_din(14),
      Q => trunc_ln293_1_reg_550(13),
      R => '0'
    );
\trunc_ln293_1_reg_550_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => if_din(15),
      Q => trunc_ln293_1_reg_550(14),
      R => '0'
    );
\trunc_ln293_1_reg_550_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => if_din(2),
      Q => trunc_ln293_1_reg_550(1),
      R => '0'
    );
\trunc_ln293_1_reg_550_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => if_din(3),
      Q => trunc_ln293_1_reg_550(2),
      R => '0'
    );
\trunc_ln293_1_reg_550_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => if_din(4),
      Q => trunc_ln293_1_reg_550(3),
      R => '0'
    );
\trunc_ln293_1_reg_550_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => if_din(5),
      Q => trunc_ln293_1_reg_550(4),
      R => '0'
    );
\trunc_ln293_1_reg_550_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => if_din(6),
      Q => trunc_ln293_1_reg_550(5),
      R => '0'
    );
\trunc_ln293_1_reg_550_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => if_din(7),
      Q => trunc_ln293_1_reg_550(6),
      R => '0'
    );
\trunc_ln293_1_reg_550_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => if_din(8),
      Q => trunc_ln293_1_reg_550(7),
      R => '0'
    );
\trunc_ln293_1_reg_550_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => if_din(9),
      Q => trunc_ln293_1_reg_550(8),
      R => '0'
    );
\trunc_ln293_1_reg_550_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => if_din(10),
      Q => trunc_ln293_1_reg_550(9),
      R => '0'
    );
\x_phase_reg_545_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => if_din(0),
      Q => x_phase_reg_545,
      R => '0'
    );
\xor_reg_679[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => empty_reg_664,
      I1 => trunc_ln293_1_reg_550(0),
      O => xor_fu_386_p2(0)
    );
\xor_reg_679_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => xor_fu_386_p2(0),
      Q => xor_reg_679(0),
      R => '0'
    );
\xor_reg_679_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_550(10),
      Q => xor_reg_679(10),
      R => '0'
    );
\xor_reg_679_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_550(11),
      Q => xor_reg_679(11),
      R => '0'
    );
\xor_reg_679_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_550(12),
      Q => xor_reg_679(12),
      R => '0'
    );
\xor_reg_679_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_550(13),
      Q => xor_reg_679(13),
      R => '0'
    );
\xor_reg_679_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_550(14),
      Q => xor_reg_679(14),
      R => '0'
    );
\xor_reg_679_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_550(1),
      Q => xor_reg_679(1),
      R => '0'
    );
\xor_reg_679_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_550(2),
      Q => xor_reg_679(2),
      R => '0'
    );
\xor_reg_679_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_550(3),
      Q => xor_reg_679(3),
      R => '0'
    );
\xor_reg_679_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_550(4),
      Q => xor_reg_679(4),
      R => '0'
    );
\xor_reg_679_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_550(5),
      Q => xor_reg_679(5),
      R => '0'
    );
\xor_reg_679_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_550(6),
      Q => xor_reg_679(6),
      R => '0'
    );
\xor_reg_679_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_550(7),
      Q => xor_reg_679(7),
      R => '0'
    );
\xor_reg_679_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_550(8),
      Q => xor_reg_679(8),
      R => '0'
    );
\xor_reg_679_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_CS_fsm_state3,
      D => trunc_ln293_1_reg_550(9),
      Q => xor_reg_679(9),
      R => '0'
    );
\y_fu_74[0]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => y_fu_74_reg(0),
      O => \y_fu_74[0]_i_2_n_5\
    );
\y_fu_74_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[0]_i_1_n_20\,
      Q => y_fu_74_reg(0),
      R => \^debayerg_u0_bayerphase_c1_write\
    );
\y_fu_74_reg[0]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \y_fu_74_reg[0]_i_1_n_5\,
      CO(6) => \y_fu_74_reg[0]_i_1_n_6\,
      CO(5) => \y_fu_74_reg[0]_i_1_n_7\,
      CO(4) => \y_fu_74_reg[0]_i_1_n_8\,
      CO(3) => \y_fu_74_reg[0]_i_1_n_9\,
      CO(2) => \y_fu_74_reg[0]_i_1_n_10\,
      CO(1) => \y_fu_74_reg[0]_i_1_n_11\,
      CO(0) => \y_fu_74_reg[0]_i_1_n_12\,
      DI(7 downto 0) => B"00000001",
      O(7) => \y_fu_74_reg[0]_i_1_n_13\,
      O(6) => \y_fu_74_reg[0]_i_1_n_14\,
      O(5) => \y_fu_74_reg[0]_i_1_n_15\,
      O(4) => \y_fu_74_reg[0]_i_1_n_16\,
      O(3) => \y_fu_74_reg[0]_i_1_n_17\,
      O(2) => \y_fu_74_reg[0]_i_1_n_18\,
      O(1) => \y_fu_74_reg[0]_i_1_n_19\,
      O(0) => \y_fu_74_reg[0]_i_1_n_20\,
      S(7 downto 1) => \y_fu_74_reg__0\(7 downto 1),
      S(0) => \y_fu_74[0]_i_2_n_5\
    );
\y_fu_74_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[8]_i_1_n_18\,
      Q => \y_fu_74_reg__0\(10),
      R => \^debayerg_u0_bayerphase_c1_write\
    );
\y_fu_74_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[8]_i_1_n_17\,
      Q => \y_fu_74_reg__0\(11),
      R => \^debayerg_u0_bayerphase_c1_write\
    );
\y_fu_74_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[8]_i_1_n_16\,
      Q => \y_fu_74_reg__0\(12),
      R => \^debayerg_u0_bayerphase_c1_write\
    );
\y_fu_74_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[8]_i_1_n_15\,
      Q => \y_fu_74_reg__0\(13),
      R => \^debayerg_u0_bayerphase_c1_write\
    );
\y_fu_74_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[8]_i_1_n_14\,
      Q => \y_fu_74_reg__0\(14),
      R => \^debayerg_u0_bayerphase_c1_write\
    );
\y_fu_74_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[8]_i_1_n_13\,
      Q => \y_fu_74_reg__0\(15),
      R => \^debayerg_u0_bayerphase_c1_write\
    );
\y_fu_74_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[16]_i_1_n_20\,
      Q => \y_fu_74_reg__0\(16),
      R => \^debayerg_u0_bayerphase_c1_write\
    );
\y_fu_74_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \y_fu_74_reg[8]_i_1_n_5\,
      CI_TOP => '0',
      CO(7 downto 0) => \NLW_y_fu_74_reg[16]_i_1_CO_UNCONNECTED\(7 downto 0),
      DI(7 downto 0) => B"00000000",
      O(7 downto 1) => \NLW_y_fu_74_reg[16]_i_1_O_UNCONNECTED\(7 downto 1),
      O(0) => \y_fu_74_reg[16]_i_1_n_20\,
      S(7 downto 1) => B"0000000",
      S(0) => \y_fu_74_reg__0\(16)
    );
\y_fu_74_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[0]_i_1_n_19\,
      Q => \y_fu_74_reg__0\(1),
      R => \^debayerg_u0_bayerphase_c1_write\
    );
\y_fu_74_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[0]_i_1_n_18\,
      Q => \y_fu_74_reg__0\(2),
      R => \^debayerg_u0_bayerphase_c1_write\
    );
\y_fu_74_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[0]_i_1_n_17\,
      Q => \y_fu_74_reg__0\(3),
      R => \^debayerg_u0_bayerphase_c1_write\
    );
\y_fu_74_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[0]_i_1_n_16\,
      Q => \y_fu_74_reg__0\(4),
      R => \^debayerg_u0_bayerphase_c1_write\
    );
\y_fu_74_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[0]_i_1_n_15\,
      Q => \y_fu_74_reg__0\(5),
      R => \^debayerg_u0_bayerphase_c1_write\
    );
\y_fu_74_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[0]_i_1_n_14\,
      Q => \y_fu_74_reg__0\(6),
      R => \^debayerg_u0_bayerphase_c1_write\
    );
\y_fu_74_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[0]_i_1_n_13\,
      Q => \y_fu_74_reg__0\(7),
      R => \^debayerg_u0_bayerphase_c1_write\
    );
\y_fu_74_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[8]_i_1_n_20\,
      Q => \y_fu_74_reg__0\(8),
      R => \^debayerg_u0_bayerphase_c1_write\
    );
\y_fu_74_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \y_fu_74_reg[0]_i_1_n_5\,
      CI_TOP => '0',
      CO(7) => \y_fu_74_reg[8]_i_1_n_5\,
      CO(6) => \y_fu_74_reg[8]_i_1_n_6\,
      CO(5) => \y_fu_74_reg[8]_i_1_n_7\,
      CO(4) => \y_fu_74_reg[8]_i_1_n_8\,
      CO(3) => \y_fu_74_reg[8]_i_1_n_9\,
      CO(2) => \y_fu_74_reg[8]_i_1_n_10\,
      CO(1) => \y_fu_74_reg[8]_i_1_n_11\,
      CO(0) => \y_fu_74_reg[8]_i_1_n_12\,
      DI(7 downto 0) => B"00000000",
      O(7) => \y_fu_74_reg[8]_i_1_n_13\,
      O(6) => \y_fu_74_reg[8]_i_1_n_14\,
      O(5) => \y_fu_74_reg[8]_i_1_n_15\,
      O(4) => \y_fu_74_reg[8]_i_1_n_16\,
      O(3) => \y_fu_74_reg[8]_i_1_n_17\,
      O(2) => \y_fu_74_reg[8]_i_1_n_18\,
      O(1) => \y_fu_74_reg[8]_i_1_n_19\,
      O(0) => \y_fu_74_reg[8]_i_1_n_20\,
      S(7 downto 0) => \y_fu_74_reg__0\(15 downto 8)
    );
\y_fu_74_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => ap_NS_fsm(2),
      D => \y_fu_74_reg[8]_i_1_n_19\,
      Q => \y_fu_74_reg__0\(9),
      R => \^debayerg_u0_bayerphase_c1_write\
    );
\zext_ln274_reg_530_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \zext_ln274_reg_530_reg[15]_0\(0),
      Q => zext_ln274_reg_530(0),
      R => '0'
    );
\zext_ln274_reg_530_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \zext_ln274_reg_530_reg[15]_0\(10),
      Q => zext_ln274_reg_530(10),
      R => '0'
    );
\zext_ln274_reg_530_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \zext_ln274_reg_530_reg[15]_0\(11),
      Q => zext_ln274_reg_530(11),
      R => '0'
    );
\zext_ln274_reg_530_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \zext_ln274_reg_530_reg[15]_0\(12),
      Q => zext_ln274_reg_530(12),
      R => '0'
    );
\zext_ln274_reg_530_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \zext_ln274_reg_530_reg[15]_0\(13),
      Q => zext_ln274_reg_530(13),
      R => '0'
    );
\zext_ln274_reg_530_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \zext_ln274_reg_530_reg[15]_0\(14),
      Q => zext_ln274_reg_530(14),
      R => '0'
    );
\zext_ln274_reg_530_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \zext_ln274_reg_530_reg[15]_0\(15),
      Q => zext_ln274_reg_530(15),
      R => '0'
    );
\zext_ln274_reg_530_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \zext_ln274_reg_530_reg[15]_0\(1),
      Q => zext_ln274_reg_530(1),
      R => '0'
    );
\zext_ln274_reg_530_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \zext_ln274_reg_530_reg[15]_0\(2),
      Q => zext_ln274_reg_530(2),
      R => '0'
    );
\zext_ln274_reg_530_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \zext_ln274_reg_530_reg[15]_0\(3),
      Q => zext_ln274_reg_530(3),
      R => '0'
    );
\zext_ln274_reg_530_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \zext_ln274_reg_530_reg[15]_0\(4),
      Q => zext_ln274_reg_530(4),
      R => '0'
    );
\zext_ln274_reg_530_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \zext_ln274_reg_530_reg[15]_0\(5),
      Q => zext_ln274_reg_530(5),
      R => '0'
    );
\zext_ln274_reg_530_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \zext_ln274_reg_530_reg[15]_0\(6),
      Q => zext_ln274_reg_530(6),
      R => '0'
    );
\zext_ln274_reg_530_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \zext_ln274_reg_530_reg[15]_0\(7),
      Q => zext_ln274_reg_530(7),
      R => '0'
    );
\zext_ln274_reg_530_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \zext_ln274_reg_530_reg[15]_0\(8),
      Q => zext_ln274_reg_530(8),
      R => '0'
    );
\zext_ln274_reg_530_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \^debayerg_u0_bayerphase_c1_write\,
      D => \zext_ln274_reg_530_reg[15]_0\(9),
      Q => zext_ln274_reg_530(9),
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_Debayer is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \y_fu_68_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    Debayer_U0_ap_idle : out STD_LOGIC;
    start_once_reg : out STD_LOGIC;
    \cmp84_reg_669_reg[0]\ : out STD_LOGIC;
    \loopHeight_reg_535_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Debayer_U0_ap_ready : out STD_LOGIC;
    \y_fu_68_reg[11]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \y_fu_64_reg[11]\ : out STD_LOGIC_VECTOR ( 11 downto 0 );
    \y_fu_64_reg[11]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    p_6_in : out STD_LOGIC;
    p_9_in : out STD_LOGIC;
    p_6_in_0 : out STD_LOGIC;
    push : out STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0\ : out STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_0\ : out STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_1\ : out STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_2\ : out STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_3\ : out STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_4\ : out STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_5\ : out STD_LOGIC;
    \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_6\ : out STD_LOGIC;
    \pix_reg_418_pp0_iter4_reg_reg[7]\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    ap_clk : in STD_LOGIC;
    \out\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    if_din : in STD_LOGIC_VECTOR ( 15 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \cmp59_i_reg_465_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    start_for_ZipperRemoval_U0_full_n : in STD_LOGIC;
    Debayer_U0_ap_start : in STD_LOGIC;
    \genblk1[0].v2_reg[0]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    icmp_ln328_fu_958_p2_carry : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \zext_ln274_reg_530_reg[15]\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    imgRgb_full_n : in STD_LOGIC;
    push_1 : in STD_LOGIC;
    imgBayer_empty_n : in STD_LOGIC;
    push_2 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 16 downto 0 );
    \loopWidth_reg_446_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \loopHeight_reg_441_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \loopHeight_reg_377_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 );
    \loopWidth_reg_382_reg[11]\ : in STD_LOGIC_VECTOR ( 10 downto 0 )
  );
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_Debayer;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_Debayer is
  signal DebayerG_U0_bayerPhase_c1_write : STD_LOGIC;
  signal DebayerG_U0_imgG_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal DebayerG_U0_n_33 : STD_LOGIC;
  signal DebayerG_U0_n_38 : STD_LOGIC;
  signal DebayerRandBatG_U0_ap_start : STD_LOGIC;
  signal DebayerRandBatG_U0_bayerPhase_c_read : STD_LOGIC;
  signal DebayerRandBatG_U0_n_38 : STD_LOGIC;
  signal DebayerRandBatG_U0_n_39 : STD_LOGIC;
  signal DebayerRandBatG_U0_n_7 : STD_LOGIC;
  signal DebayerRatBorBatR_U0_ap_start : STD_LOGIC;
  signal DebayerRatBorBatR_U0_bayerPhase_c_write : STD_LOGIC;
  signal DebayerRatBorBatR_U0_imgRB_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal DebayerRatBorBatR_U0_n_21 : STD_LOGIC;
  signal DebayerRatBorBatR_U0_n_22 : STD_LOGIC;
  signal DebayerRatBorBatR_U0_n_39 : STD_LOGIC;
  signal \SRL_SIG_reg[0]_0\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[0]_4\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_1\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_5\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal ap_CS_fsm_state4 : STD_LOGIC;
  signal ap_CS_fsm_state4_11 : STD_LOGIC;
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal bayerPhase_c1_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bayerPhase_c1_empty_n : STD_LOGIC;
  signal bayerPhase_c1_full_n : STD_LOGIC;
  signal bayerPhase_c_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bayerPhase_c_empty_n : STD_LOGIC;
  signal bayerPhase_c_full_n : STD_LOGIC;
  signal \grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_we0_local\ : STD_LOGIC;
  signal \grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_q1\ : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal \grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_we0_local\ : STD_LOGIC;
  signal imgG_U_n_10 : STD_LOGIC;
  signal imgG_U_n_11 : STD_LOGIC;
  signal imgG_U_n_12 : STD_LOGIC;
  signal imgG_U_n_13 : STD_LOGIC;
  signal imgG_U_n_14 : STD_LOGIC;
  signal imgG_U_n_47 : STD_LOGIC;
  signal imgG_U_n_7 : STD_LOGIC;
  signal imgG_U_n_8 : STD_LOGIC;
  signal imgG_U_n_9 : STD_LOGIC;
  signal imgG_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal imgG_empty_n : STD_LOGIC;
  signal imgG_full_n : STD_LOGIC;
  signal imgRB_U_n_7 : STD_LOGIC;
  signal imgRB_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal imgRB_empty_n : STD_LOGIC;
  signal imgRB_full_n : STD_LOGIC;
  signal p_6_in_10 : STD_LOGIC;
  signal p_6_in_2 : STD_LOGIC;
  signal p_6_in_5 : STD_LOGIC;
  signal p_6_in_8 : STD_LOGIC;
  signal p_9_in_3 : STD_LOGIC;
  signal p_9_in_4 : STD_LOGIC;
  signal p_9_in_9 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal push_6 : STD_LOGIC;
  signal push_7 : STD_LOGIC;
  signal start_for_DebayerRandBatG_U0_full_n : STD_LOGIC;
  signal start_for_DebayerRatBorBatR_U0_U_n_7 : STD_LOGIC;
  signal start_for_DebayerRatBorBatR_U0_U_n_8 : STD_LOGIC;
  signal start_for_DebayerRatBorBatR_U0_full_n : STD_LOGIC;
  signal \^start_once_reg\ : STD_LOGIC;
  signal start_once_reg_1 : STD_LOGIC;
  signal start_once_reg_12 : STD_LOGIC;
begin
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  start_once_reg <= \^start_once_reg\;
DebayerG_U0: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerG
     port map (
      CO(0) => \loopHeight_reg_535_reg[16]\(0),
      D(23 downto 0) => DebayerG_U0_imgG_din(23 downto 0),
      DebayerG_U0_bayerPhase_c1_write => DebayerG_U0_bayerPhase_c1_write,
      Debayer_U0_ap_ready => Debayer_U0_ap_ready,
      Debayer_U0_ap_start => Debayer_U0_ap_start,
      E(0) => E(0),
      Q(2 downto 1) => Q(1 downto 0),
      Q(0) => DebayerG_U0_n_33,
      SR(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[0]_0\ => start_for_DebayerRatBorBatR_U0_U_n_7,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      bayerPhase_c1_full_n => bayerPhase_c1_full_n,
      \cmp84_reg_669_reg[0]_0\ => \cmp84_reg_669_reg[0]\,
      data_out_read => imgG_full_n,
      empty_n_reg => DebayerG_U0_n_38,
      \genblk1[0].v2_reg[0]\(2 downto 0) => \genblk1[0].v2_reg[0]\(2 downto 0),
      icmp_ln328_fu_958_p2_carry(15 downto 0) => icmp_ln328_fu_958_p2_carry(15 downto 0),
      if_din(15 downto 0) => if_din(15 downto 0),
      imgBayer_empty_n => imgBayer_empty_n,
      \loopWidth_reg_540_reg[16]_0\(16 downto 0) => D(16 downto 0),
      \out\(7 downto 0) => \out\(7 downto 0),
      p_6_in => p_6_in,
      p_6_in_0 => p_6_in_0,
      p_9_in => p_9_in,
      push => push_0,
      push_1 => push_1,
      push_2 => push_2,
      start_for_DebayerRatBorBatR_U0_full_n => start_for_DebayerRatBorBatR_U0_full_n,
      start_for_ZipperRemoval_U0_full_n => start_for_ZipperRemoval_U0_full_n,
      start_once_reg => start_once_reg_1,
      start_once_reg_reg_0 => \^start_once_reg\,
      \zext_ln274_reg_530_reg[15]_0\(15 downto 0) => \zext_ln274_reg_530_reg[15]\(15 downto 0)
    );
DebayerRandBatG_U0: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRandBatG
     port map (
      D(11 downto 1) => \loopHeight_reg_377_reg[11]\(10 downto 0),
      D(0) => \loopHeight_reg_441_reg[11]\(0),
      DebayerRandBatG_U0_ap_start => DebayerRandBatG_U0_ap_start,
      DebayerRandBatG_U0_bayerPhase_c_read => DebayerRandBatG_U0_bayerPhase_c_read,
      DebayerRatBorBatR_U0_ap_start => DebayerRatBorBatR_U0_ap_start,
      E(0) => DebayerRandBatG_U0_n_38,
      Q(1) => ap_CS_fsm_state4,
      Q(0) => DebayerRandBatG_U0_n_7,
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]\(23 downto 0) => \SRL_SIG_reg[1]_5\(23 downto 0),
      \ap_phi_reg_pp0_iter2_p_0_0_01183_21752_ph_i_reg_371_reg[7]_0\(23 downto 0) => \SRL_SIG_reg[0]_4\(23 downto 0),
      \ap_phi_reg_pp0_iter2_p_0_0_01185_21748_ph_i_reg_389_reg[0]\ => imgRB_U_n_7,
      ap_rst_n => ap_rst_n,
      bayerPhase_c_dout(15 downto 0) => bayerPhase_c_dout(15 downto 0),
      bayerPhase_c_empty_n => bayerPhase_c_empty_n,
      \cmp59_i_reg_465_reg[0]_0\(0) => \cmp59_i_reg_465_reg[0]\(0),
      \cmp59_i_reg_465_reg[0]_1\(11 downto 0) => \zext_ln274_reg_530_reg[15]\(11 downto 0),
      d0(23 downto 0) => imgRB_dout(23 downto 0),
      empty_n_reg(0) => DebayerRandBatG_U0_n_39,
      \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0\ => \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0\,
      \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_0\ => \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_0\,
      \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_1\ => \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_1\,
      \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_2\ => \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_2\,
      \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_3\ => \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_3\,
      \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_4\ => \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_4\,
      \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_5\ => \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_5\,
      \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_6\ => \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_6\,
      \icmp_ln891_reg_1929_reg[0]\(11 downto 0) => icmp_ln328_fu_958_p2_carry(11 downto 0),
      imgRB_empty_n => imgRB_empty_n,
      imgRgb_full_n => imgRgb_full_n,
      \loopWidth_reg_382_reg[11]_0\(11 downto 1) => \loopWidth_reg_382_reg[11]\(10 downto 0),
      \loopWidth_reg_382_reg[11]_0\(0) => \loopWidth_reg_446_reg[11]\(0),
      p_6_in => p_6_in_5,
      p_6_in_1 => p_6_in_2,
      p_9_in => p_9_in_4,
      p_9_in_0 => p_9_in_3,
      \pix_reg_418_pp0_iter4_reg_reg[7]\(15 downto 0) => \pix_reg_418_pp0_iter4_reg_reg[7]\(15 downto 0),
      push => push,
      push_2 => push_7,
      start_for_DebayerRandBatG_U0_full_n => start_for_DebayerRandBatG_U0_full_n,
      start_once_reg => start_once_reg_12,
      we0 => \grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_we0_local\,
      \y_fu_64_reg[11]_0\(11 downto 0) => \y_fu_64_reg[11]\(11 downto 0),
      \y_fu_64_reg[11]_1\(5 downto 0) => \y_fu_64_reg[11]_0\(5 downto 0)
    );
DebayerRatBorBatR_U0: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_DebayerRatBorBatR
     port map (
      CO(0) => CO(0),
      D(15 downto 0) => bayerPhase_c1_dout(15 downto 0),
      DebayerRatBorBatR_U0_ap_start => DebayerRatBorBatR_U0_ap_start,
      DebayerRatBorBatR_U0_bayerPhase_c_write => DebayerRatBorBatR_U0_bayerPhase_c_write,
      Debayer_U0_ap_start => Debayer_U0_ap_start,
      E(0) => DebayerRatBorBatR_U0_n_39,
      Q(11 downto 0) => \y_fu_68_reg[11]\(11 downto 0),
      SR(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[3]_0\(1) => ap_CS_fsm_state4_11,
      \ap_CS_fsm_reg[3]_0\(0) => DebayerRatBorBatR_U0_n_21,
      ap_clk => ap_clk,
      \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]\(15 downto 8) => \SRL_SIG_reg[1]_1\(23 downto 16),
      \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]\(7 downto 0) => \SRL_SIG_reg[1]_1\(7 downto 0),
      \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_0\(15 downto 8) => \SRL_SIG_reg[0]_0\(23 downto 16),
      \ap_phi_reg_pp0_iter2_p_0_0_0948_21471_ph_i_reg_484_reg[7]_0\(7 downto 0) => \SRL_SIG_reg[0]_0\(7 downto 0),
      \ap_phi_reg_pp0_iter2_p_0_0_0950_21467_ph_i_reg_493_reg[7]\ => imgG_U_n_47,
      \ap_phi_reg_pp0_iter7_b_1_reg_761_reg[9]\(23 downto 0) => DebayerRatBorBatR_U0_imgRB_din(23 downto 0),
      ap_rst_n => ap_rst_n,
      bayerPhase_c1_empty_n => bayerPhase_c1_empty_n,
      bayerPhase_c_full_n => bayerPhase_c_full_n,
      \cmp59_i_reg_545_reg[0]_0\ => DebayerRatBorBatR_U0_n_22,
      \cmp59_i_reg_545_reg[0]_1\(11 downto 0) => \zext_ln274_reg_530_reg[15]\(11 downto 0),
      d0(23 downto 0) => imgG_dout(23 downto 0),
      full_n_reg(0) => push_7,
      full_n_reg_0 => \^start_once_reg\,
      \icmp_ln643_reg_2127_reg[0]\(11 downto 0) => icmp_ln328_fu_958_p2_carry(11 downto 0),
      imgG_empty_n => imgG_empty_n,
      imgRB_full_n => imgRB_full_n,
      \loopHeight_reg_441_reg[11]_0\(11 downto 0) => \loopHeight_reg_441_reg[11]\(11 downto 0),
      \loopWidth_reg_446_reg[11]_0\(11 downto 0) => \loopWidth_reg_446_reg[11]\(11 downto 0),
      \p_0_0_0949_21469_ph_i_reg_474_reg[7]\(7) => imgG_U_n_7,
      \p_0_0_0949_21469_ph_i_reg_474_reg[7]\(6) => imgG_U_n_8,
      \p_0_0_0949_21469_ph_i_reg_474_reg[7]\(5) => imgG_U_n_9,
      \p_0_0_0949_21469_ph_i_reg_474_reg[7]\(4) => imgG_U_n_10,
      \p_0_0_0949_21469_ph_i_reg_474_reg[7]\(3) => imgG_U_n_11,
      \p_0_0_0949_21469_ph_i_reg_474_reg[7]\(2) => imgG_U_n_12,
      \p_0_0_0949_21469_ph_i_reg_474_reg[7]\(1) => imgG_U_n_13,
      \p_0_0_0949_21469_ph_i_reg_474_reg[7]\(0) => imgG_U_n_14,
      p_6_in => p_6_in_10,
      p_6_in_0 => p_6_in_8,
      p_9_in => p_9_in_9,
      pop => pop,
      push => push_6,
      push_2 => push_0,
      q1(7 downto 0) => \grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_q1\(15 downto 8),
      start_for_DebayerRandBatG_U0_full_n => start_for_DebayerRandBatG_U0_full_n,
      start_for_DebayerRatBorBatR_U0_full_n => start_for_DebayerRatBorBatR_U0_full_n,
      start_for_ZipperRemoval_U0_full_n => start_for_ZipperRemoval_U0_full_n,
      start_once_reg => start_once_reg_12,
      start_once_reg_1 => start_once_reg_1,
      we0 => \grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_we0_local\,
      \y_fu_68_reg[11]_0\(5 downto 0) => \y_fu_68_reg[11]_0\(5 downto 0)
    );
ap_idle: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000400000"
    )
        port map (
      I0 => start_for_DebayerRatBorBatR_U0_U_n_8,
      I1 => DebayerRatBorBatR_U0_n_21,
      I2 => DebayerRandBatG_U0_n_7,
      I3 => DebayerRandBatG_U0_ap_start,
      I4 => DebayerG_U0_n_33,
      I5 => start_for_DebayerRatBorBatR_U0_U_n_7,
      O => Debayer_U0_ap_idle
    );
bayerPhase_c1_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S
     port map (
      D(15 downto 0) => bayerPhase_c1_dout(15 downto 0),
      DebayerG_U0_bayerPhase_c1_write => DebayerG_U0_bayerPhase_c1_write,
      DebayerRatBorBatR_U0_bayerPhase_c_write => DebayerRatBorBatR_U0_bayerPhase_c_write,
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      bayerPhase_c1_empty_n => bayerPhase_c1_empty_n,
      bayerPhase_c1_full_n => bayerPhase_c1_full_n,
      if_din(15 downto 0) => if_din(15 downto 0)
    );
bayerPhase_c_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_4
     port map (
      D(15 downto 0) => bayerPhase_c1_dout(15 downto 0),
      DebayerRandBatG_U0_ap_start => DebayerRandBatG_U0_ap_start,
      DebayerRandBatG_U0_bayerPhase_c_read => DebayerRandBatG_U0_bayerPhase_c_read,
      DebayerRatBorBatR_U0_bayerPhase_c_write => DebayerRatBorBatR_U0_bayerPhase_c_write,
      Q(0) => DebayerRandBatG_U0_n_7,
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      bayerPhase_c_dout(15 downto 0) => bayerPhase_c_dout(15 downto 0),
      bayerPhase_c_empty_n => bayerPhase_c_empty_n,
      bayerPhase_c_full_n => bayerPhase_c_full_n,
      push => push_6
    );
imgG_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S
     port map (
      D(23 downto 0) => DebayerG_U0_imgG_din(23 downto 0),
      E(0) => DebayerRatBorBatR_U0_n_39,
      Q(15 downto 8) => \SRL_SIG_reg[1]_1\(23 downto 16),
      Q(7 downto 0) => \SRL_SIG_reg[1]_1\(7 downto 0),
      SR(0) => \^ap_rst_n_inv\,
      \SRL_SIG_reg[0][23]\(15 downto 8) => \SRL_SIG_reg[0]_0\(23 downto 16),
      \SRL_SIG_reg[0][23]\(7 downto 0) => \SRL_SIG_reg[0]_0\(7 downto 0),
      \SRL_SIG_reg[1][0]\(0) => push_0,
      \addr_reg[0]_0\ => imgG_U_n_47,
      \addr_reg[0]_1\(0) => ap_CS_fsm_state4_11,
      ap_clk => ap_clk,
      d0(23 downto 0) => imgG_dout(23 downto 0),
      data_out_read => imgG_full_n,
      imgG_empty_n => imgG_empty_n,
      \p_0_0_0949_21469_ph_i_reg_474_reg[0]\ => DebayerRatBorBatR_U0_n_22,
      p_6_in => p_6_in_8,
      p_9_in => p_9_in_9,
      q1(7 downto 0) => \grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_q1\(15 downto 8),
      ram_reg_bram_1(7) => imgG_U_n_7,
      ram_reg_bram_1(6) => imgG_U_n_8,
      ram_reg_bram_1(5) => imgG_U_n_9,
      ram_reg_bram_1(4) => imgG_U_n_10,
      ram_reg_bram_1(3) => imgG_U_n_11,
      ram_reg_bram_1(2) => imgG_U_n_12,
      ram_reg_bram_1(1) => imgG_U_n_13,
      ram_reg_bram_1(0) => imgG_U_n_14,
      we0 => \grp_DebayerRatBorBatR_Pipeline_VITIS_LOOP_633_2_fu_158/lineBuffer_we0_local\
    );
imgRB_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_5
     port map (
      D(23 downto 0) => DebayerRatBorBatR_U0_imgRB_din(23 downto 0),
      E(0) => DebayerRandBatG_U0_n_39,
      Q(0) => ap_CS_fsm_state4,
      SR(0) => \^ap_rst_n_inv\,
      \SRL_SIG_reg[0][23]\(23 downto 0) => \SRL_SIG_reg[0]_4\(23 downto 0),
      \SRL_SIG_reg[1][0]\(0) => push_7,
      \SRL_SIG_reg[1][23]\(23 downto 0) => \SRL_SIG_reg[1]_5\(23 downto 0),
      \addr_reg[0]_0\ => imgRB_U_n_7,
      ap_clk => ap_clk,
      d0(23 downto 0) => imgRB_dout(23 downto 0),
      imgRB_empty_n => imgRB_empty_n,
      imgRB_full_n => imgRB_full_n,
      p_6_in => p_6_in_2,
      p_9_in => p_9_in_3,
      we0 => \grp_DebayerRandBatG_Pipeline_VITIS_LOOP_881_2_fu_134/lineBuffer_we0_local\
    );
start_for_DebayerRandBatG_U0_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_start_for_DebayerRandBatG_U0
     port map (
      DebayerRandBatG_U0_ap_start => DebayerRandBatG_U0_ap_start,
      E(0) => DebayerRandBatG_U0_n_38,
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      p_6_in => p_6_in_5,
      p_9_in => p_9_in_4,
      start_for_DebayerRandBatG_U0_full_n => start_for_DebayerRandBatG_U0_full_n
    );
start_for_DebayerRatBorBatR_U0_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_start_for_DebayerRatBorBatR_U0
     port map (
      DebayerRatBorBatR_U0_ap_start => DebayerRatBorBatR_U0_ap_start,
      Debayer_U0_ap_start => Debayer_U0_ap_start,
      SR(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[0]\ => \^start_once_reg\,
      ap_clk => ap_clk,
      empty_n_reg_0 => start_for_DebayerRatBorBatR_U0_U_n_8,
      p_6_in => p_6_in_10,
      pop => pop,
      start_for_DebayerRandBatG_U0_full_n => start_for_DebayerRandBatG_U0_full_n,
      start_for_DebayerRatBorBatR_U0_full_n => start_for_DebayerRatBorBatR_U0_full_n,
      start_for_ZipperRemoval_U0_full_n => start_for_ZipperRemoval_U0_full_n,
      start_once_reg => start_once_reg_1,
      start_once_reg_0 => start_once_reg_12,
      start_once_reg_reg => start_for_DebayerRatBorBatR_U0_U_n_7
    );
start_once_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => DebayerG_U0_n_38,
      Q => \^start_once_reg\,
      R => \^ap_rst_n_inv\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_v_demosaic is
  port (
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC
  );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_v_demosaic : entity is 6;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_v_demosaic : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_v_demosaic : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_v_demosaic : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_v_demosaic : entity is 4;
  attribute hls_module : string;
  attribute hls_module of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_v_demosaic : entity is "yes";
end kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_v_demosaic;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_v_demosaic is
  signal \<const0>\ : STD_LOGIC;
  signal AXIvideo2MultiBayer_U0_imgBayer_din : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal AXIvideo2MultiBayer_U0_n_6 : STD_LOGIC;
  signal Block_entry_split_proc_U0_ap_return : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal CTRL_s_axi_U_n_10 : STD_LOGIC;
  signal CTRL_s_axi_U_n_11 : STD_LOGIC;
  signal CTRL_s_axi_U_n_12 : STD_LOGIC;
  signal CTRL_s_axi_U_n_13 : STD_LOGIC;
  signal CTRL_s_axi_U_n_133 : STD_LOGIC;
  signal CTRL_s_axi_U_n_170 : STD_LOGIC;
  signal CTRL_s_axi_U_n_171 : STD_LOGIC;
  signal CTRL_s_axi_U_n_6 : STD_LOGIC;
  signal CTRL_s_axi_U_n_64 : STD_LOGIC;
  signal CTRL_s_axi_U_n_65 : STD_LOGIC;
  signal CTRL_s_axi_U_n_66 : STD_LOGIC;
  signal CTRL_s_axi_U_n_67 : STD_LOGIC;
  signal CTRL_s_axi_U_n_7 : STD_LOGIC;
  signal CTRL_s_axi_U_n_8 : STD_LOGIC;
  signal CTRL_s_axi_U_n_9 : STD_LOGIC;
  signal \DebayerG_U0/ap_CS_fsm_state2\ : STD_LOGIC;
  signal \DebayerG_U0/ap_CS_fsm_state4\ : STD_LOGIC;
  signal \DebayerG_U0/icmp_ln315_fu_286_p2\ : STD_LOGIC;
  signal \DebayerG_U0/loopWidth_fu_258_p2\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal \DebayerRandBatG_U0/cmp59_i_fu_272_p2\ : STD_LOGIC;
  signal \DebayerRandBatG_U0/loopHeight_fu_172_p2\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \DebayerRandBatG_U0/loopWidth_fu_178_p2\ : STD_LOGIC_VECTOR ( 11 downto 0 );
  signal \DebayerRandBatG_U0/y_fu_64_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \DebayerRandBatG_U0/y_fu_64_reg__0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \DebayerRatBorBatR_U0/cmp59_i_fu_297_p2\ : STD_LOGIC;
  signal \DebayerRatBorBatR_U0/loopHeight_fu_203_p2\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \DebayerRatBorBatR_U0/loopWidth_fu_209_p2\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal \DebayerRatBorBatR_U0/y_fu_68_reg\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \DebayerRatBorBatR_U0/y_fu_68_reg__0\ : STD_LOGIC_VECTOR ( 11 downto 1 );
  signal Debayer_U0_ap_idle : STD_LOGIC;
  signal Debayer_U0_ap_ready : STD_LOGIC;
  signal Debayer_U0_ap_start : STD_LOGIC;
  signal Debayer_U0_imgRgb_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal Debayer_U0_n_22 : STD_LOGIC;
  signal Debayer_U0_n_25 : STD_LOGIC;
  signal Debayer_U0_n_26 : STD_LOGIC;
  signal Debayer_U0_n_27 : STD_LOGIC;
  signal Debayer_U0_n_28 : STD_LOGIC;
  signal Debayer_U0_n_29 : STD_LOGIC;
  signal Debayer_U0_n_30 : STD_LOGIC;
  signal Debayer_U0_n_43 : STD_LOGIC;
  signal Debayer_U0_n_44 : STD_LOGIC;
  signal Debayer_U0_n_45 : STD_LOGIC;
  signal Debayer_U0_n_46 : STD_LOGIC;
  signal Debayer_U0_n_47 : STD_LOGIC;
  signal Debayer_U0_n_48 : STD_LOGIC;
  signal Debayer_U0_n_49 : STD_LOGIC;
  signal Debayer_U0_n_54 : STD_LOGIC;
  signal Debayer_U0_n_55 : STD_LOGIC;
  signal Debayer_U0_n_56 : STD_LOGIC;
  signal Debayer_U0_n_57 : STD_LOGIC;
  signal Debayer_U0_n_58 : STD_LOGIC;
  signal Debayer_U0_n_59 : STD_LOGIC;
  signal Debayer_U0_n_60 : STD_LOGIC;
  signal Debayer_U0_n_61 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_ap_ready : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_ap_start : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_10 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_13 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_7 : STD_LOGIC;
  signal MultiPixStream2AXIvideo_U0_n_9 : STD_LOGIC;
  signal \SRL_SIG_reg[0]_11\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal \SRL_SIG_reg[1]_12\ : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal ZipperRemoval_U0_ap_start : STD_LOGIC;
  signal ZipperRemoval_U0_imgUnzip_din : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal ZipperRemoval_U0_n_11 : STD_LOGIC;
  signal ZipperRemoval_U0_n_14 : STD_LOGIC;
  signal ZipperRemoval_U0_n_17 : STD_LOGIC;
  signal ap_CS_fsm_state3 : STD_LOGIC;
  signal \ap_NS_fsm__0\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal ap_done_reg : STD_LOGIC;
  signal ap_idle : STD_LOGIC;
  signal ap_return_preg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal ap_sync_AXIvideo2MultiBayer_U0_ap_ready : STD_LOGIC;
  signal ap_sync_Block_entry_split_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_ready : STD_LOGIC;
  signal ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_Block_entry_split_proc_U0_ap_ready : STD_LOGIC;
  signal ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5 : STD_LOGIC;
  signal bayer_phase : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal bayer_phase_assign_channel_U_n_8 : STD_LOGIC;
  signal bayer_phase_assign_channel_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\ : STD_LOGIC;
  signal grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg : STD_LOGIC;
  signal height : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal imgBayer_dout : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal imgBayer_empty_n : STD_LOGIC;
  signal imgBayer_full_n : STD_LOGIC;
  signal imgBayer_num_data_valid : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal imgRgb_U_n_10 : STD_LOGIC;
  signal imgRgb_U_n_11 : STD_LOGIC;
  signal imgRgb_U_n_12 : STD_LOGIC;
  signal imgRgb_U_n_13 : STD_LOGIC;
  signal imgRgb_U_n_14 : STD_LOGIC;
  signal imgRgb_U_n_15 : STD_LOGIC;
  signal imgRgb_U_n_16 : STD_LOGIC;
  signal imgRgb_U_n_17 : STD_LOGIC;
  signal imgRgb_U_n_18 : STD_LOGIC;
  signal imgRgb_U_n_19 : STD_LOGIC;
  signal imgRgb_U_n_20 : STD_LOGIC;
  signal imgRgb_U_n_21 : STD_LOGIC;
  signal imgRgb_U_n_22 : STD_LOGIC;
  signal imgRgb_U_n_7 : STD_LOGIC;
  signal imgRgb_U_n_8 : STD_LOGIC;
  signal imgRgb_U_n_9 : STD_LOGIC;
  signal imgRgb_empty_n : STD_LOGIC;
  signal imgRgb_full_n : STD_LOGIC;
  signal imgUnzip_U_n_55 : STD_LOGIC;
  signal imgUnzip_dout : STD_LOGIC_VECTOR ( 23 downto 0 );
  signal imgUnzip_empty_n : STD_LOGIC;
  signal imgUnzip_full_n : STD_LOGIC;
  signal loopWidth_fu_130_p2 : STD_LOGIC_VECTOR ( 16 downto 1 );
  signal p_0_0_0477645_lcssa660684_load_reg_304 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0478643_lcssa657682_load_reg_299 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_0_0479647_lcssa654681_load_reg_294 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal p_0_in_13 : STD_LOGIC;
  signal p_6_in : STD_LOGIC;
  signal p_6_in_1 : STD_LOGIC;
  signal p_6_in_2 : STD_LOGIC;
  signal p_6_in_5 : STD_LOGIC;
  signal p_6_in_7 : STD_LOGIC;
  signal p_9_in : STD_LOGIC;
  signal p_9_in_3 : STD_LOGIC;
  signal p_9_in_6 : STD_LOGIC;
  signal p_9_in_8 : STD_LOGIC;
  signal \pop__0\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal push_10 : STD_LOGIC;
  signal push_4 : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal start_for_MultiPixStream2AXIvideo_U0_full_n : STD_LOGIC;
  signal start_for_ZipperRemoval_U0_full_n : STD_LOGIC;
  signal start_once_reg : STD_LOGIC;
  signal start_once_reg_9 : STD_LOGIC;
  signal width : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal y_fu_56_reg : STD_LOGIC_VECTOR ( 14 downto 12 );
begin
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const0>\;
  m_axis_video_TKEEP(1) <= \<const0>\;
  m_axis_video_TKEEP(0) <= \<const0>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RDATA(31) <= \<const0>\;
  s_axi_CTRL_RDATA(30) <= \<const0>\;
  s_axi_CTRL_RDATA(29) <= \<const0>\;
  s_axi_CTRL_RDATA(28) <= \<const0>\;
  s_axi_CTRL_RDATA(27) <= \<const0>\;
  s_axi_CTRL_RDATA(26) <= \<const0>\;
  s_axi_CTRL_RDATA(25) <= \<const0>\;
  s_axi_CTRL_RDATA(24) <= \<const0>\;
  s_axi_CTRL_RDATA(23) <= \<const0>\;
  s_axi_CTRL_RDATA(22) <= \<const0>\;
  s_axi_CTRL_RDATA(21) <= \<const0>\;
  s_axi_CTRL_RDATA(20) <= \<const0>\;
  s_axi_CTRL_RDATA(19) <= \<const0>\;
  s_axi_CTRL_RDATA(18) <= \<const0>\;
  s_axi_CTRL_RDATA(17) <= \<const0>\;
  s_axi_CTRL_RDATA(16) <= \<const0>\;
  s_axi_CTRL_RDATA(15 downto 0) <= \^s_axi_ctrl_rdata\(15 downto 0);
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
AXIvideo2MultiBayer_U0: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_AXIvideo2MultiBayer
     port map (
      D(0) => \ap_NS_fsm__0\(1),
      Q(0) => AXIvideo2MultiBayer_U0_n_6,
      ack_in_t_reg => s_axis_video_TREADY,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_AXIvideo2MultiBayer_U0_ap_ready => ap_sync_AXIvideo2MultiBayer_U0_ap_ready,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      \axi_data_fu_84_reg[7]\(7 downto 0) => AXIvideo2MultiBayer_U0_imgBayer_din(7 downto 0),
      imgBayer_full_n => imgBayer_full_n,
      int_ap_start_reg => ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5,
      push => push,
      s_axis_video_TDATA(7 downto 0) => s_axis_video_TDATA(7 downto 0),
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID,
      \trunc_ln145_reg_330_reg[11]_0\(11 downto 0) => height(11 downto 0),
      \trunc_ln146_reg_335_reg[11]_0\(11 downto 0) => width(11 downto 0)
    );
Block_entry_split_proc_U0: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_Block_entry_split_proc
     port map (
      Q(15 downto 0) => bayer_phase(15 downto 0),
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_done_reg_reg_0 => bayer_phase_assign_channel_U_n_8,
      ap_return_preg(15 downto 0) => ap_return_preg(15 downto 0),
      \ap_return_preg_reg[0]_0\ => ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start
    );
CTRL_s_axi_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_CTRL_s_axi
     port map (
      CO(0) => \DebayerRatBorBatR_U0/cmp59_i_fu_297_p2\,
      D(16 downto 0) => \DebayerG_U0/loopWidth_fu_258_p2\(16 downto 0),
      \FSM_onehot_rstate_reg[1]_0\ => s_axi_CTRL_ARREADY,
      \FSM_onehot_wstate_reg[1]_0\ => s_axi_CTRL_AWREADY,
      \FSM_onehot_wstate_reg[2]_0\ => s_axi_CTRL_WREADY,
      MultiPixStream2AXIvideo_U0_ap_ready => MultiPixStream2AXIvideo_U0_ap_ready,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(15 downto 0) => width(15 downto 0),
      S(7) => CTRL_s_axi_U_n_6,
      S(6) => CTRL_s_axi_U_n_7,
      S(5) => CTRL_s_axi_U_n_8,
      S(4) => CTRL_s_axi_U_n_9,
      S(3) => CTRL_s_axi_U_n_10,
      S(2) => CTRL_s_axi_U_n_11,
      S(1) => CTRL_s_axi_U_n_12,
      S(0) => CTRL_s_axi_U_n_13,
      \SRL_SIG_reg[0][0]\ => ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5,
      ZipperRemoval_U0_ap_start => ZipperRemoval_U0_ap_start,
      \ap_CS_fsm[2]_i_2__1\(2 downto 0) => y_fu_56_reg(14 downto 12),
      \ap_CS_fsm_reg[1]\(0) => AXIvideo2MultiBayer_U0_n_6,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_idle => ap_idle,
      ap_return_preg(15 downto 0) => ap_return_preg(15 downto 0),
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_Block_entry_split_proc_U0_ap_ready => ap_sync_Block_entry_split_proc_U0_ap_ready,
      ap_sync_ready => ap_sync_ready,
      ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg(0) => \ap_NS_fsm__0\(1),
      ap_sync_reg_Block_entry_split_proc_U0_ap_ready => ap_sync_reg_Block_entry_split_proc_U0_ap_ready,
      ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg => CTRL_s_axi_U_n_133,
      \cmp59_i_reg_465_reg[0]\(11 downto 1) => \DebayerRandBatG_U0/y_fu_64_reg__0\(11 downto 1),
      \cmp59_i_reg_465_reg[0]\(0) => \DebayerRandBatG_U0/y_fu_64_reg\(0),
      \cmp59_i_reg_465_reg[0]_0\(5) => Debayer_U0_n_43,
      \cmp59_i_reg_465_reg[0]_0\(4) => Debayer_U0_n_44,
      \cmp59_i_reg_465_reg[0]_0\(3) => Debayer_U0_n_45,
      \cmp59_i_reg_465_reg[0]_0\(2) => Debayer_U0_n_46,
      \cmp59_i_reg_465_reg[0]_0\(1) => Debayer_U0_n_47,
      \cmp59_i_reg_465_reg[0]_0\(0) => Debayer_U0_n_48,
      \cmp59_i_reg_545_reg[0]\(11 downto 1) => \DebayerRatBorBatR_U0/y_fu_68_reg__0\(11 downto 1),
      \cmp59_i_reg_545_reg[0]\(0) => \DebayerRatBorBatR_U0/y_fu_68_reg\(0),
      \cmp59_i_reg_545_reg[0]_0\(5) => Debayer_U0_n_25,
      \cmp59_i_reg_545_reg[0]_0\(4) => Debayer_U0_n_26,
      \cmp59_i_reg_545_reg[0]_0\(3) => Debayer_U0_n_27,
      \cmp59_i_reg_545_reg[0]_0\(2) => Debayer_U0_n_28,
      \cmp59_i_reg_545_reg[0]_0\(1) => Debayer_U0_n_29,
      \cmp59_i_reg_545_reg[0]_0\(0) => Debayer_U0_n_30,
      empty_n_reg => CTRL_s_axi_U_n_171,
      \icmp_ln228_reg_199_reg[0]\(0) => MultiPixStream2AXIvideo_U0_n_9,
      \icmp_ln228_reg_199_reg[0]_0\ => MultiPixStream2AXIvideo_U0_n_7,
      \int_bayer_phase_reg[15]_0\(15 downto 0) => bayer_phase(15 downto 0),
      \int_bayer_phase_reg[15]_1\(15 downto 0) => Block_entry_split_proc_U0_ap_return(15 downto 0),
      \int_height_reg[11]_0\(11 downto 1) => \DebayerRatBorBatR_U0/loopHeight_fu_203_p2\(11 downto 1),
      \int_height_reg[11]_0\(0) => \DebayerRandBatG_U0/loopHeight_fu_172_p2\(0),
      \int_height_reg[11]_1\(10 downto 0) => \DebayerRandBatG_U0/loopHeight_fu_172_p2\(11 downto 1),
      \int_height_reg[11]_2\(0) => \DebayerRandBatG_U0/cmp59_i_fu_272_p2\,
      \int_height_reg[13]_0\ => CTRL_s_axi_U_n_170,
      \int_height_reg[15]_0\(15 downto 0) => height(15 downto 0),
      \int_width_reg[11]_0\(10 downto 0) => \DebayerRatBorBatR_U0/loopWidth_fu_209_p2\(11 downto 1),
      \int_width_reg[11]_1\(10 downto 0) => \DebayerRandBatG_U0/loopWidth_fu_178_p2\(11 downto 1),
      \int_width_reg[12]_0\(3) => CTRL_s_axi_U_n_64,
      \int_width_reg[12]_0\(2) => CTRL_s_axi_U_n_65,
      \int_width_reg[12]_0\(1) => CTRL_s_axi_U_n_66,
      \int_width_reg[12]_0\(0) => CTRL_s_axi_U_n_67,
      \int_width_reg[15]_0\(16 downto 1) => loopWidth_fu_130_p2(16 downto 1),
      \int_width_reg[15]_0\(0) => \DebayerRandBatG_U0/loopWidth_fu_178_p2\(0),
      interrupt => interrupt,
      s_axi_CTRL_ARADDR(5 downto 0) => s_axi_CTRL_ARADDR(5 downto 0),
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(3 downto 0) => s_axi_CTRL_AWADDR(5 downto 2),
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(15 downto 0) => \^s_axi_ctrl_rdata\(15 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(15 downto 0) => s_axi_CTRL_WDATA(15 downto 0),
      s_axi_CTRL_WSTRB(1 downto 0) => s_axi_CTRL_WSTRB(1 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg_9
    );
Debayer_U0: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_Debayer
     port map (
      CO(0) => \DebayerRatBorBatR_U0/cmp59_i_fu_297_p2\,
      D(16 downto 0) => \DebayerG_U0/loopWidth_fu_258_p2\(16 downto 0),
      Debayer_U0_ap_idle => Debayer_U0_ap_idle,
      Debayer_U0_ap_ready => Debayer_U0_ap_ready,
      Debayer_U0_ap_start => Debayer_U0_ap_start,
      E(0) => Debayer_U0_n_49,
      Q(1) => \DebayerG_U0/ap_CS_fsm_state4\,
      Q(0) => \DebayerG_U0/ap_CS_fsm_state2\,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \cmp59_i_reg_465_reg[0]\(0) => \DebayerRandBatG_U0/cmp59_i_fu_272_p2\,
      \cmp84_reg_669_reg[0]\ => Debayer_U0_n_22,
      \genblk1[0].v2_reg[0]\(2 downto 0) => imgBayer_num_data_valid(2 downto 0),
      \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0\ => Debayer_U0_n_54,
      \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_0\ => Debayer_U0_n_55,
      \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_1\ => Debayer_U0_n_56,
      \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_2\ => Debayer_U0_n_57,
      \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_3\ => Debayer_U0_n_58,
      \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_4\ => Debayer_U0_n_59,
      \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_5\ => Debayer_U0_n_60,
      \icmp_ln1014_reg_1961_pp0_iter4_reg_reg[0]__0_6\ => Debayer_U0_n_61,
      icmp_ln328_fu_958_p2_carry(15 downto 0) => width(15 downto 0),
      if_din(15 downto 0) => bayer_phase_assign_channel_dout(15 downto 0),
      imgBayer_empty_n => imgBayer_empty_n,
      imgRgb_full_n => imgRgb_full_n,
      \loopHeight_reg_377_reg[11]\(10 downto 0) => \DebayerRandBatG_U0/loopHeight_fu_172_p2\(11 downto 1),
      \loopHeight_reg_441_reg[11]\(11 downto 1) => \DebayerRatBorBatR_U0/loopHeight_fu_203_p2\(11 downto 1),
      \loopHeight_reg_441_reg[11]\(0) => \DebayerRandBatG_U0/loopHeight_fu_172_p2\(0),
      \loopHeight_reg_535_reg[16]\(0) => \DebayerG_U0/icmp_ln315_fu_286_p2\,
      \loopWidth_reg_382_reg[11]\(10 downto 0) => \DebayerRandBatG_U0/loopWidth_fu_178_p2\(11 downto 1),
      \loopWidth_reg_446_reg[11]\(11 downto 1) => \DebayerRatBorBatR_U0/loopWidth_fu_209_p2\(11 downto 1),
      \loopWidth_reg_446_reg[11]\(0) => \DebayerRandBatG_U0/loopWidth_fu_178_p2\(0),
      \out\(7 downto 0) => imgBayer_dout(7 downto 0),
      p_6_in => p_6_in_1,
      p_6_in_0 => p_6_in,
      p_9_in => p_9_in,
      \pix_reg_418_pp0_iter4_reg_reg[7]\(15 downto 8) => Debayer_U0_imgRgb_din(23 downto 16),
      \pix_reg_418_pp0_iter4_reg_reg[7]\(7 downto 0) => Debayer_U0_imgRgb_din(7 downto 0),
      push => push_0,
      push_1 => push,
      push_2 => push_10,
      start_for_ZipperRemoval_U0_full_n => start_for_ZipperRemoval_U0_full_n,
      start_once_reg => start_once_reg,
      \y_fu_64_reg[11]\(11 downto 1) => \DebayerRandBatG_U0/y_fu_64_reg__0\(11 downto 1),
      \y_fu_64_reg[11]\(0) => \DebayerRandBatG_U0/y_fu_64_reg\(0),
      \y_fu_64_reg[11]_0\(5) => Debayer_U0_n_43,
      \y_fu_64_reg[11]_0\(4) => Debayer_U0_n_44,
      \y_fu_64_reg[11]_0\(3) => Debayer_U0_n_45,
      \y_fu_64_reg[11]_0\(2) => Debayer_U0_n_46,
      \y_fu_64_reg[11]_0\(1) => Debayer_U0_n_47,
      \y_fu_64_reg[11]_0\(0) => Debayer_U0_n_48,
      \y_fu_68_reg[11]\(11 downto 1) => \DebayerRatBorBatR_U0/y_fu_68_reg__0\(11 downto 1),
      \y_fu_68_reg[11]\(0) => \DebayerRatBorBatR_U0/y_fu_68_reg\(0),
      \y_fu_68_reg[11]_0\(5) => Debayer_U0_n_25,
      \y_fu_68_reg[11]_0\(4) => Debayer_U0_n_26,
      \y_fu_68_reg[11]_0\(3) => Debayer_U0_n_27,
      \y_fu_68_reg[11]_0\(2) => Debayer_U0_n_28,
      \y_fu_68_reg[11]_0\(1) => Debayer_U0_n_29,
      \y_fu_68_reg[11]_0\(0) => Debayer_U0_n_30,
      \zext_ln274_reg_530_reg[15]\(15 downto 0) => height(15 downto 0)
    );
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
MultiPixStream2AXIvideo_U0: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_MultiPixStream2AXIvideo
     port map (
      D(0) => \DebayerRandBatG_U0/loopWidth_fu_178_p2\(0),
      E(0) => MultiPixStream2AXIvideo_U0_n_13,
      MultiPixStream2AXIvideo_U0_ap_ready => MultiPixStream2AXIvideo_U0_ap_ready,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(11 downto 0) => width(11 downto 0),
      S(7) => CTRL_s_axi_U_n_6,
      S(6) => CTRL_s_axi_U_n_7,
      S(5) => CTRL_s_axi_U_n_8,
      S(4) => CTRL_s_axi_U_n_9,
      S(3) => CTRL_s_axi_U_n_10,
      S(2) => CTRL_s_axi_U_n_11,
      S(1) => CTRL_s_axi_U_n_12,
      S(0) => CTRL_s_axi_U_n_13,
      SR(0) => p_0_in_13,
      ack_in_t_reg => MultiPixStream2AXIvideo_U0_n_10,
      \ap_CS_fsm_reg[2]_0\(1) => ap_CS_fsm_state3,
      \ap_CS_fsm_reg[2]_0\(0) => MultiPixStream2AXIvideo_U0_n_9,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \data_p1_reg[23]\(23 downto 0) => \SRL_SIG_reg[1]_12\(23 downto 0),
      \data_p1_reg[23]_0\ => imgUnzip_U_n_55,
      \data_p1_reg[23]_1\(23 downto 0) => \SRL_SIG_reg[0]_11\(23 downto 0),
      \data_p2_reg[23]\(23 downto 0) => imgUnzip_dout(23 downto 0),
      \icmp_ln228_reg_199_reg[0]_0\ => MultiPixStream2AXIvideo_U0_n_7,
      \icmp_ln228_reg_199_reg[0]_1\ => CTRL_s_axi_U_n_171,
      imgUnzip_empty_n => imgUnzip_empty_n,
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      m_axis_video_TVALID => m_axis_video_TVALID,
      p_6_in => p_6_in_2,
      p_9_in => p_9_in_3,
      \pop__0\ => \pop__0\,
      push => push_4,
      \sub_i_i_reg_194_reg[12]_0\(3) => CTRL_s_axi_U_n_64,
      \sub_i_i_reg_194_reg[12]_0\(2) => CTRL_s_axi_U_n_65,
      \sub_i_i_reg_194_reg[12]_0\(1) => CTRL_s_axi_U_n_66,
      \sub_i_i_reg_194_reg[12]_0\(0) => CTRL_s_axi_U_n_67,
      \trunc_ln221_reg_184_reg[11]_0\(11 downto 0) => height(11 downto 0)
    );
ZipperRemoval_U0: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_ZipperRemoval
     port map (
      D(16 downto 1) => loopWidth_fu_130_p2(16 downto 1),
      D(0) => \DebayerRandBatG_U0/loopWidth_fu_178_p2\(0),
      Debayer_U0_ap_start => Debayer_U0_ap_start,
      E(0) => ZipperRemoval_U0_n_11,
      Q(2 downto 0) => y_fu_56_reg(14 downto 12),
      ZipperRemoval_U0_ap_start => ZipperRemoval_U0_ap_start,
      \ap_CS_fsm_reg[0]_0\(0) => ZipperRemoval_U0_n_17,
      \ap_CS_fsm_reg[1]_0\(0) => ZipperRemoval_U0_n_14,
      ap_clk => ap_clk,
      ap_loop_init_int => \grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      \conv3_i_i188661_reg_783_reg[7]\(23 downto 0) => ZipperRemoval_U0_imgUnzip_din(23 downto 0),
      grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      icmp_ln1107_fu_229_p2_carry(15 downto 0) => width(15 downto 0),
      imgRgb_empty_n => imgRgb_empty_n,
      imgUnzip_full_n => imgUnzip_full_n,
      \p_0_0_0477645_lcssa660684_load_reg_304_reg[7]_0\(7 downto 0) => p_0_0_0477645_lcssa660684_load_reg_304(7 downto 0),
      \p_0_0_0478643_lcssa657682_load_reg_299_reg[7]_0\(7 downto 0) => p_0_0_0478643_lcssa657682_load_reg_299(7 downto 0),
      \p_0_0_0479647_lcssa654681_load_reg_294_reg[7]_0\(7 downto 0) => p_0_0_0479647_lcssa654681_load_reg_294(7 downto 0),
      \p_0_0_0480_1659_fu_126_reg[7]\(7) => imgRgb_U_n_7,
      \p_0_0_0480_1659_fu_126_reg[7]\(6) => imgRgb_U_n_8,
      \p_0_0_0480_1659_fu_126_reg[7]\(5) => imgRgb_U_n_9,
      \p_0_0_0480_1659_fu_126_reg[7]\(4) => imgRgb_U_n_10,
      \p_0_0_0480_1659_fu_126_reg[7]\(3) => imgRgb_U_n_11,
      \p_0_0_0480_1659_fu_126_reg[7]\(2) => imgRgb_U_n_12,
      \p_0_0_0480_1659_fu_126_reg[7]\(1) => imgRgb_U_n_13,
      \p_0_0_0480_1659_fu_126_reg[7]\(0) => imgRgb_U_n_14,
      \p_0_0_0481_1656_fu_122_reg[7]\(7) => imgRgb_U_n_15,
      \p_0_0_0481_1656_fu_122_reg[7]\(6) => imgRgb_U_n_16,
      \p_0_0_0481_1656_fu_122_reg[7]\(5) => imgRgb_U_n_17,
      \p_0_0_0481_1656_fu_122_reg[7]\(4) => imgRgb_U_n_18,
      \p_0_0_0481_1656_fu_122_reg[7]\(3) => imgRgb_U_n_19,
      \p_0_0_0481_1656_fu_122_reg[7]\(2) => imgRgb_U_n_20,
      \p_0_0_0481_1656_fu_122_reg[7]\(1) => imgRgb_U_n_21,
      \p_0_0_0481_1656_fu_122_reg[7]\(0) => imgRgb_U_n_22,
      \p_0_0_0482_1653_fu_118_reg[7]\(7 downto 0) => p_0_in(7 downto 0),
      p_6_in => p_6_in_7,
      p_6_in_1 => p_6_in_5,
      p_9_in => p_9_in_8,
      p_9_in_0 => p_9_in_6,
      push => push_4,
      push_2 => push_0,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_for_ZipperRemoval_U0_full_n => start_for_ZipperRemoval_U0_full_n,
      start_once_reg => start_once_reg_9,
      start_once_reg_3 => start_once_reg,
      start_once_reg_reg_0 => CTRL_s_axi_U_n_170,
      start_once_reg_reg_1(12) => height(15),
      start_once_reg_reg_1(11 downto 0) => height(11 downto 0)
    );
ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_AXIvideo2MultiBayer_U0_ap_ready,
      Q => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      R => ap_sync_reg_Block_entry_split_proc_U0_ap_ready
    );
ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_sync_Block_entry_split_proc_U0_ap_ready,
      Q => ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5,
      R => ap_sync_reg_Block_entry_split_proc_U0_ap_ready
    );
bayer_phase_assign_channel_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w16_d2_S_x
     port map (
      D(15 downto 0) => Block_entry_split_proc_U0_ap_return(15 downto 0),
      Debayer_U0_ap_idle => Debayer_U0_ap_idle,
      Debayer_U0_ap_ready => Debayer_U0_ap_ready,
      Debayer_U0_ap_start => Debayer_U0_ap_start,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      Q(0) => \DebayerG_U0/ap_CS_fsm_state2\,
      \SRL_SIG_reg[1][0]\ => ap_sync_reg_Block_entry_split_proc_U0_ap_ready_reg_n_5,
      \addr_reg[0]_0\(0) => \DebayerG_U0/icmp_ln315_fu_286_p2\,
      ap_clk => ap_clk,
      ap_done_reg => ap_done_reg,
      ap_idle => ap_idle,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready => ap_sync_reg_AXIvideo2MultiBayer_U0_ap_ready,
      full_n_reg_0 => bayer_phase_assign_channel_U_n_8,
      if_din(15 downto 0) => bayer_phase_assign_channel_dout(15 downto 0),
      int_ap_idle_reg => CTRL_s_axi_U_n_133,
      int_ap_idle_reg_0(0) => MultiPixStream2AXIvideo_U0_n_9,
      int_ap_idle_reg_1(0) => ZipperRemoval_U0_n_17,
      int_ap_idle_reg_2(0) => AXIvideo2MultiBayer_U0_n_6,
      p_6_in => p_6_in,
      push => push_10
    );
imgBayer_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w8_d3_S
     port map (
      E(0) => Debayer_U0_n_49,
      Q(2 downto 0) => imgBayer_num_data_valid(2 downto 0),
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      imgBayer_empty_n => imgBayer_empty_n,
      imgBayer_full_n => imgBayer_full_n,
      \in\(7 downto 0) => AXIvideo2MultiBayer_U0_imgBayer_din(7 downto 0),
      \mOutPtr_reg[1]_0\(0) => \DebayerG_U0/ap_CS_fsm_state4\,
      \mOutPtr_reg[1]_1\ => Debayer_U0_n_22,
      \out\(7 downto 0) => imgBayer_dout(7 downto 0),
      p_6_in => p_6_in_1,
      p_9_in => p_9_in,
      push => push
    );
imgRgb_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x
     port map (
      D(15 downto 8) => Debayer_U0_imgRgb_din(23 downto 16),
      D(7 downto 0) => Debayer_U0_imgRgb_din(7 downto 0),
      E(0) => ZipperRemoval_U0_n_11,
      \SRL_SIG_reg[0][10]\ => Debayer_U0_n_59,
      \SRL_SIG_reg[0][11]\ => Debayer_U0_n_58,
      \SRL_SIG_reg[0][12]\ => Debayer_U0_n_57,
      \SRL_SIG_reg[0][13]\ => Debayer_U0_n_56,
      \SRL_SIG_reg[0][14]\ => Debayer_U0_n_55,
      \SRL_SIG_reg[0][15]\ => Debayer_U0_n_54,
      \SRL_SIG_reg[0][8]\ => Debayer_U0_n_61,
      \SRL_SIG_reg[0][9]\ => Debayer_U0_n_60,
      \addr_reg[0]_0\(7) => imgRgb_U_n_7,
      \addr_reg[0]_0\(6) => imgRgb_U_n_8,
      \addr_reg[0]_0\(5) => imgRgb_U_n_9,
      \addr_reg[0]_0\(4) => imgRgb_U_n_10,
      \addr_reg[0]_0\(3) => imgRgb_U_n_11,
      \addr_reg[0]_0\(2) => imgRgb_U_n_12,
      \addr_reg[0]_0\(1) => imgRgb_U_n_13,
      \addr_reg[0]_0\(0) => imgRgb_U_n_14,
      \addr_reg[0]_1\(7) => imgRgb_U_n_15,
      \addr_reg[0]_1\(6) => imgRgb_U_n_16,
      \addr_reg[0]_1\(5) => imgRgb_U_n_17,
      \addr_reg[0]_1\(4) => imgRgb_U_n_18,
      \addr_reg[0]_1\(3) => imgRgb_U_n_19,
      \addr_reg[0]_1\(2) => imgRgb_U_n_20,
      \addr_reg[0]_1\(1) => imgRgb_U_n_21,
      \addr_reg[0]_1\(0) => imgRgb_U_n_22,
      \addr_reg[0]_2\(7 downto 0) => p_0_in(7 downto 0),
      ap_clk => ap_clk,
      ap_loop_init_int => \grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104/flow_control_loop_pipe_sequential_init_U/ap_loop_init_int\,
      ap_rst_n_inv => ap_rst_n_inv,
      grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg => grp_ZipperRemoval_Pipeline_VITIS_LOOP_1101_2_fu_104_ap_start_reg,
      imgRgb_empty_n => imgRgb_empty_n,
      imgRgb_full_n => imgRgb_full_n,
      \p_0_0_0480_1659_fu_126_reg[7]\(7 downto 0) => p_0_0_0477645_lcssa660684_load_reg_304(7 downto 0),
      \p_0_0_0481_1656_fu_122_reg[7]\(7 downto 0) => p_0_0_0478643_lcssa657682_load_reg_299(7 downto 0),
      \p_0_0_0482_1653_fu_118_reg[7]\(7 downto 0) => p_0_0_0479647_lcssa654681_load_reg_294(7 downto 0),
      p_6_in => p_6_in_7,
      p_9_in => p_9_in_8,
      push => push_0
    );
imgUnzip_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_fifo_w24_d2_S_x_0
     port map (
      D(23 downto 0) => ZipperRemoval_U0_imgUnzip_din(23 downto 0),
      E(0) => MultiPixStream2AXIvideo_U0_n_13,
      Q(23 downto 0) => \SRL_SIG_reg[1]_12\(23 downto 0),
      \SRL_SIG_reg[0][23]\(23 downto 0) => \SRL_SIG_reg[0]_11\(23 downto 0),
      \SRL_SIG_reg[1][23]\(23 downto 0) => imgUnzip_dout(23 downto 0),
      \addr_reg[0]_0\ => imgUnzip_U_n_55,
      \addr_reg[0]_1\ => MultiPixStream2AXIvideo_U0_n_10,
      \addr_reg[0]_2\(0) => ap_CS_fsm_state3,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      imgUnzip_empty_n => imgUnzip_empty_n,
      imgUnzip_full_n => imgUnzip_full_n,
      p_6_in => p_6_in_2,
      p_9_in => p_9_in_3,
      push => push_4
    );
start_for_MultiPixStream2AXIvideo_U0_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_start_for_MultiPixStream2AXIvideo_U0
     port map (
      MultiPixStream2AXIvideo_U0_ap_ready => MultiPixStream2AXIvideo_U0_ap_ready,
      MultiPixStream2AXIvideo_U0_ap_start => MultiPixStream2AXIvideo_U0_ap_start,
      SR(0) => p_0_in_13,
      ZipperRemoval_U0_ap_start => ZipperRemoval_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      \pop__0\ => \pop__0\,
      start_for_MultiPixStream2AXIvideo_U0_full_n => start_for_MultiPixStream2AXIvideo_U0_full_n,
      start_once_reg => start_once_reg_9,
      \trunc_ln222_reg_189_reg[11]\(0) => MultiPixStream2AXIvideo_U0_n_9
    );
start_for_ZipperRemoval_U0_U: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_start_for_ZipperRemoval_U0
     port map (
      E(0) => ZipperRemoval_U0_n_14,
      ZipperRemoval_U0_ap_start => ZipperRemoval_U0_ap_start,
      ap_clk => ap_clk,
      ap_rst_n_inv => ap_rst_n_inv,
      p_6_in => p_6_in_5,
      p_9_in => p_9_in_6,
      start_for_ZipperRemoval_U0_full_n => start_for_ZipperRemoval_U0_full_n
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity kria_starter_kit_v_demosaic_0_0 is
  port (
    s_axi_CTRL_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_AWVALID : in STD_LOGIC;
    s_axi_CTRL_AWREADY : out STD_LOGIC;
    s_axi_CTRL_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_CTRL_WVALID : in STD_LOGIC;
    s_axi_CTRL_WREADY : out STD_LOGIC;
    s_axi_CTRL_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_BVALID : out STD_LOGIC;
    s_axi_CTRL_BREADY : in STD_LOGIC;
    s_axi_CTRL_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_CTRL_ARVALID : in STD_LOGIC;
    s_axi_CTRL_ARREADY : out STD_LOGIC;
    s_axi_CTRL_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_CTRL_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_CTRL_RVALID : out STD_LOGIC;
    s_axi_CTRL_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    s_axis_video_TVALID : in STD_LOGIC;
    s_axis_video_TREADY : out STD_LOGIC;
    s_axis_video_TDATA : in STD_LOGIC_VECTOR ( 7 downto 0 );
    s_axis_video_TKEEP : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TSTRB : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TLAST : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TID : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axis_video_TDEST : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TVALID : out STD_LOGIC;
    m_axis_video_TREADY : in STD_LOGIC;
    m_axis_video_TDATA : out STD_LOGIC_VECTOR ( 23 downto 0 );
    m_axis_video_TKEEP : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TSTRB : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axis_video_TUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TLAST : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axis_video_TDEST : out STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of kria_starter_kit_v_demosaic_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of kria_starter_kit_v_demosaic_0_0 : entity is "kria_starter_kit_v_demosaic_0_0,kria_starter_kit_v_demosaic_0_0_v_demosaic,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of kria_starter_kit_v_demosaic_0_0 : entity is "yes";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of kria_starter_kit_v_demosaic_0_0 : entity is "kria_starter_kit_v_demosaic_0_0_v_demosaic,Vivado 2024.1";
  attribute hls_module : string;
  attribute hls_module of kria_starter_kit_v_demosaic_0_0 : entity is "yes";
end kria_starter_kit_v_demosaic_0_0;

architecture STRUCTURE of kria_starter_kit_v_demosaic_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^s_axi_ctrl_rdata\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_m_axis_video_TDEST_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axis_video_TKEEP_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_m_axis_video_TSTRB_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 16 );
  signal NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_CTRL:s_axis_video:m_axis_video, ASSOCIATED_RESET ap_rst_n, FREQ_HZ 294997050, FREQ_TOLERANCE_HZ 0, PHASE 0.0, CLK_DOMAIN kria_starter_kit_clk_wiz_0_0_clk_out1, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 m_axis_video TREADY";
  attribute X_INTERFACE_INFO of m_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_CTRL_RREADY : signal is "XIL_INTERFACENAME s_axi_CTRL, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, FREQ_HZ 294997050, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 8, NUM_WRITE_OUTSTANDING 8, MAX_BURST_LENGTH 1, PHASE 0.0, CLK_DOMAIN kria_starter_kit_clk_wiz_0_0_clk_out1, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RVALID";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WREADY";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WVALID";
  attribute X_INTERFACE_INFO of s_axis_video_TREADY : signal is "xilinx.com:interface:axis:1.0 s_axis_video TREADY";
  attribute X_INTERFACE_INFO of s_axis_video_TVALID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TVALID";
  attribute X_INTERFACE_INFO of m_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDATA";
  attribute X_INTERFACE_INFO of m_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of m_axis_video_TDEST : signal is "XIL_INTERFACENAME m_axis_video, TDATA_NUM_BYTES 3, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 294997050, PHASE 0.0, CLK_DOMAIN kria_starter_kit_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of m_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 m_axis_video TID";
  attribute X_INTERFACE_INFO of m_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 m_axis_video TKEEP";
  attribute X_INTERFACE_INFO of m_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 m_axis_video TLAST";
  attribute X_INTERFACE_INFO of m_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 m_axis_video TSTRB";
  attribute X_INTERFACE_INFO of m_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 m_axis_video TUSER";
  attribute X_INTERFACE_INFO of s_axi_CTRL_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL ARADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL AWADDR";
  attribute X_INTERFACE_INFO of s_axi_CTRL_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL BRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL RRESP";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WDATA";
  attribute X_INTERFACE_INFO of s_axi_CTRL_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_CTRL WSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TDATA : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDATA";
  attribute X_INTERFACE_INFO of s_axis_video_TDEST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TDEST";
  attribute X_INTERFACE_PARAMETER of s_axis_video_TDEST : signal is "XIL_INTERFACENAME s_axis_video, TDATA_NUM_BYTES 1, TDEST_WIDTH 1, TID_WIDTH 1, TUSER_WIDTH 1, HAS_TREADY 1, HAS_TSTRB 1, HAS_TKEEP 1, HAS_TLAST 1, FREQ_HZ 294997050, PHASE 0.0, CLK_DOMAIN kria_starter_kit_clk_wiz_0_0_clk_out1, LAYERED_METADATA undef, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of s_axis_video_TID : signal is "xilinx.com:interface:axis:1.0 s_axis_video TID";
  attribute X_INTERFACE_INFO of s_axis_video_TKEEP : signal is "xilinx.com:interface:axis:1.0 s_axis_video TKEEP";
  attribute X_INTERFACE_INFO of s_axis_video_TLAST : signal is "xilinx.com:interface:axis:1.0 s_axis_video TLAST";
  attribute X_INTERFACE_INFO of s_axis_video_TSTRB : signal is "xilinx.com:interface:axis:1.0 s_axis_video TSTRB";
  attribute X_INTERFACE_INFO of s_axis_video_TUSER : signal is "xilinx.com:interface:axis:1.0 s_axis_video TUSER";
begin
  m_axis_video_TDEST(0) <= \<const0>\;
  m_axis_video_TID(0) <= \<const0>\;
  m_axis_video_TKEEP(2) <= \<const1>\;
  m_axis_video_TKEEP(1) <= \<const1>\;
  m_axis_video_TKEEP(0) <= \<const1>\;
  m_axis_video_TSTRB(2) <= \<const0>\;
  m_axis_video_TSTRB(1) <= \<const0>\;
  m_axis_video_TSTRB(0) <= \<const0>\;
  s_axi_CTRL_BRESP(1) <= \<const0>\;
  s_axi_CTRL_BRESP(0) <= \<const0>\;
  s_axi_CTRL_RDATA(31) <= \<const0>\;
  s_axi_CTRL_RDATA(30) <= \<const0>\;
  s_axi_CTRL_RDATA(29) <= \<const0>\;
  s_axi_CTRL_RDATA(28) <= \<const0>\;
  s_axi_CTRL_RDATA(27) <= \<const0>\;
  s_axi_CTRL_RDATA(26) <= \<const0>\;
  s_axi_CTRL_RDATA(25) <= \<const0>\;
  s_axi_CTRL_RDATA(24) <= \<const0>\;
  s_axi_CTRL_RDATA(23) <= \<const0>\;
  s_axi_CTRL_RDATA(22) <= \<const0>\;
  s_axi_CTRL_RDATA(21) <= \<const0>\;
  s_axi_CTRL_RDATA(20) <= \<const0>\;
  s_axi_CTRL_RDATA(19) <= \<const0>\;
  s_axi_CTRL_RDATA(18) <= \<const0>\;
  s_axi_CTRL_RDATA(17) <= \<const0>\;
  s_axi_CTRL_RDATA(16) <= \<const0>\;
  s_axi_CTRL_RDATA(15 downto 0) <= \^s_axi_ctrl_rdata\(15 downto 0);
  s_axi_CTRL_RRESP(1) <= \<const0>\;
  s_axi_CTRL_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
inst: entity work.kria_starter_kit_v_demosaic_0_0_kria_starter_kit_v_demosaic_0_0_v_demosaic
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axis_video_TDATA(23 downto 0) => m_axis_video_TDATA(23 downto 0),
      m_axis_video_TDEST(0) => NLW_inst_m_axis_video_TDEST_UNCONNECTED(0),
      m_axis_video_TID(0) => NLW_inst_m_axis_video_TID_UNCONNECTED(0),
      m_axis_video_TKEEP(2 downto 0) => NLW_inst_m_axis_video_TKEEP_UNCONNECTED(2 downto 0),
      m_axis_video_TLAST(0) => m_axis_video_TLAST(0),
      m_axis_video_TREADY => m_axis_video_TREADY,
      m_axis_video_TSTRB(2 downto 0) => NLW_inst_m_axis_video_TSTRB_UNCONNECTED(2 downto 0),
      m_axis_video_TUSER(0) => m_axis_video_TUSER(0),
      m_axis_video_TVALID => m_axis_video_TVALID,
      s_axi_CTRL_ARADDR(5 downto 0) => s_axi_CTRL_ARADDR(5 downto 0),
      s_axi_CTRL_ARREADY => s_axi_CTRL_ARREADY,
      s_axi_CTRL_ARVALID => s_axi_CTRL_ARVALID,
      s_axi_CTRL_AWADDR(5 downto 2) => s_axi_CTRL_AWADDR(5 downto 2),
      s_axi_CTRL_AWADDR(1 downto 0) => B"00",
      s_axi_CTRL_AWREADY => s_axi_CTRL_AWREADY,
      s_axi_CTRL_AWVALID => s_axi_CTRL_AWVALID,
      s_axi_CTRL_BREADY => s_axi_CTRL_BREADY,
      s_axi_CTRL_BRESP(1 downto 0) => NLW_inst_s_axi_CTRL_BRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_BVALID => s_axi_CTRL_BVALID,
      s_axi_CTRL_RDATA(31 downto 16) => NLW_inst_s_axi_CTRL_RDATA_UNCONNECTED(31 downto 16),
      s_axi_CTRL_RDATA(15 downto 0) => \^s_axi_ctrl_rdata\(15 downto 0),
      s_axi_CTRL_RREADY => s_axi_CTRL_RREADY,
      s_axi_CTRL_RRESP(1 downto 0) => NLW_inst_s_axi_CTRL_RRESP_UNCONNECTED(1 downto 0),
      s_axi_CTRL_RVALID => s_axi_CTRL_RVALID,
      s_axi_CTRL_WDATA(31 downto 16) => B"0000000000000000",
      s_axi_CTRL_WDATA(15 downto 0) => s_axi_CTRL_WDATA(15 downto 0),
      s_axi_CTRL_WREADY => s_axi_CTRL_WREADY,
      s_axi_CTRL_WSTRB(3 downto 2) => B"00",
      s_axi_CTRL_WSTRB(1 downto 0) => s_axi_CTRL_WSTRB(1 downto 0),
      s_axi_CTRL_WVALID => s_axi_CTRL_WVALID,
      s_axis_video_TDATA(7 downto 0) => s_axis_video_TDATA(7 downto 0),
      s_axis_video_TDEST(0) => '0',
      s_axis_video_TID(0) => '0',
      s_axis_video_TKEEP(0) => '0',
      s_axis_video_TLAST(0) => s_axis_video_TLAST(0),
      s_axis_video_TREADY => s_axis_video_TREADY,
      s_axis_video_TSTRB(0) => '0',
      s_axis_video_TUSER(0) => s_axis_video_TUSER(0),
      s_axis_video_TVALID => s_axis_video_TVALID
    );
end STRUCTURE;
