{
  "name": "mem_ap",
  "address": 0,
  "path": "arm_debug.mem_ap",
  "blocks": [

  ],
  "registers": [
    {
      "name": "csw",
      "full_name": null,
      "address": 0,
      "offset": 0,
      "size": 32,
      "path": "arm_debug.mem_ap.csw",
      "reset_value": 0,
      "description": [
        "ARM Debug Interface v5.1"
      ],
      "bits": [
        {
          "name": "dbg_sw_enable",
          "full_name": null,
          "position": 31,
          "size": 1,
          "reset_value": 0,
          "access": "rw",
          "description": [

          ],
          "bit_values": [

          ]
        },
        {
          "name": "prot",
          "full_name": null,
          "position": 24,
          "size": 7,
          "reset_value": 0,
          "access": "rw",
          "description": [

          ],
          "bit_values": [

          ]
        },
        {
          "name": "spiden",
          "full_name": null,
          "position": 23,
          "size": 1,
          "reset_value": 0,
          "access": "rw",
          "description": [

          ],
          "bit_values": [

          ]
        },
        {
          "name": "mode",
          "full_name": null,
          "position": 8,
          "size": 4,
          "reset_value": 0,
          "access": "rw",
          "description": [

          ],
          "bit_values": [

          ]
        },
        {
          "name": "tr_in_prog",
          "full_name": null,
          "position": 7,
          "size": 1,
          "reset_value": 0,
          "access": "rw",
          "description": [

          ],
          "bit_values": [

          ]
        },
        {
          "name": "device_en",
          "full_name": null,
          "position": 6,
          "size": 1,
          "reset_value": 0,
          "access": "rw",
          "description": [

          ],
          "bit_values": [

          ]
        },
        {
          "name": "addr_inc",
          "full_name": null,
          "position": 4,
          "size": 2,
          "reset_value": 0,
          "access": "rw",
          "description": [

          ],
          "bit_values": [

          ]
        },
        {
          "name": "size",
          "full_name": null,
          "position": 0,
          "size": 3,
          "reset_value": 0,
          "access": "rw",
          "description": [

          ],
          "bit_values": [

          ]
        }
      ]
    },
    {
      "name": "tar",
      "full_name": null,
      "address": 4,
      "offset": 4,
      "size": 32,
      "path": "arm_debug.mem_ap.tar",
      "reset_value": 4294967295,
      "description": [

      ],
      "bits": [
        {
          "name": "data",
          "full_name": null,
          "position": 0,
          "size": 32,
          "reset_value": 4294967295,
          "access": "rw",
          "description": [

          ],
          "bit_values": [

          ]
        }
      ]
    },
    {
      "name": "drw",
      "full_name": null,
      "address": 12,
      "offset": 12,
      "size": 32,
      "path": "arm_debug.mem_ap.drw",
      "reset_value": 0,
      "description": [

      ],
      "bits": [
        {
          "name": "data",
          "full_name": null,
          "position": 0,
          "size": 32,
          "reset_value": 0,
          "access": "rw",
          "description": [

          ],
          "bit_values": [

          ]
        }
      ]
    }
  ]
}
