// Seed: 80526789
module module_0 (
    output uwire id_0,
    output tri0  id_1
);
  wire id_4, id_5;
  tri1 id_6, id_7, id_8, id_9, id_10, id_11 = 1, id_12 = 1'h0 && id_3;
  assign id_0 = id_10;
  always id_4 = 1;
  wire id_13;
  assign id_6 = id_7;
endmodule
module module_1 (
    output wand id_0,
    output tri1 id_1,
    output tri1 id_2,
    input uwire id_3,
    input tri1 id_4
    , id_23,
    output wor id_5,
    output tri0 id_6,
    input supply1 id_7,
    output wor id_8,
    input wor id_9,
    input tri id_10,
    input wire id_11,
    output wor id_12,
    output wor id_13,
    input supply1 id_14,
    input wor id_15,
    output uwire id_16,
    input wor id_17,
    input tri id_18,
    input tri id_19,
    input supply1 id_20,
    input supply0 id_21
);
  wire id_24;
  generate
    wire id_25;
  endgenerate
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign modCall_1.id_1 = 0;
  wire id_26;
endmodule
