// Seed: 3593307795
module module_0 (
    input tri id_0,
    input supply0 id_1,
    output tri0 id_2,
    input tri1 id_3,
    input supply1 id_4,
    input uwire void id_5,
    input tri1 id_6,
    input supply1 id_7,
    input tri1 id_8,
    input supply1 id_9,
    input tri1 id_10,
    input supply0 id_11
);
  logic id_13, id_14, id_15;
  wire id_16, id_17, id_18;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output uwire id_0,
    input tri id_1,
    output wand id_2,
    input wor id_3,
    output wor id_4,
    output uwire id_5,
    output uwire id_6,
    input uwire id_7,
    output uwire id_8,
    output wire id_9,
    output wor id_10,
    input supply0 id_11,
    input supply1 id_12,
    input wand id_13,
    input supply1 id_14,
    output supply0 id_15,
    input supply1 id_16
);
  module_0 modCall_1 (
      id_3,
      id_11,
      id_2,
      id_16,
      id_1,
      id_14,
      id_13,
      id_12,
      id_16,
      id_7,
      id_16,
      id_14
  );
endmodule
