###############################################################
#  Generated by:      Cadence Encounter 14.28-s033_1
#  OS:                Linux x86_64(Host ID Cadence_SERVER)
#  Generated on:      Mon Dec 20 12:51:31 2021
#  Design:            Subsystem
#  Command:           timeDesign -preCTS -hold -idealClock -pathReports -slackReports -numPaths 50 -prefix Subsystem_preCTS -outDir timingReports
###############################################################
Path 1: VIOLATED Hold Check with Pin Sum10_out3_reg[13]/C 
Endpoint:   Sum10_out3_reg[13]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[13]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 4.967
  Arrival Time                  0.223
  Slack Time                   -4.744
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                       |       |                |           |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk            |           |       |   0.000 |    4.744 | 
     | Sum10_out3_reg[13]/C  |   ^   | clk            | SDFRQHDX1 | 0.000 |   0.000 |    4.744 | 
     | Sum10_out3_reg[13]/Q  |   ^   | Sum10_out3[13] | SDFRQHDX1 | 0.223 |   0.223 |    4.967 | 
     | Sum10_out3_reg[13]/SD |   ^   | Sum10_out3[13] | SDFRQHDX1 | 0.000 |   0.223 |    4.967 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                      |       |       |           |       |  Time   |   Time   | 
     |----------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk   |           |       |   0.000 |   -4.744 | 
     | Sum10_out3_reg[13]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -4.744 | 
     +-------------------------------------------------------------------------------+ 
Path 2: VIOLATED Hold Check with Pin Sum10_out3_reg[14]/C 
Endpoint:   Sum10_out3_reg[14]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[14]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 4.967
  Arrival Time                  0.224
  Slack Time                   -4.743
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                       |       |                |           |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk            |           |       |   0.000 |    4.743 | 
     | Sum10_out3_reg[14]/C  |   ^   | clk            | SDFRQHDX1 | 0.000 |   0.000 |    4.743 | 
     | Sum10_out3_reg[14]/Q  |   ^   | Sum10_out3[14] | SDFRQHDX1 | 0.224 |   0.224 |    4.967 | 
     | Sum10_out3_reg[14]/SD |   ^   | Sum10_out3[14] | SDFRQHDX1 | 0.000 |   0.224 |    4.967 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                      |       |       |           |       |  Time   |   Time   | 
     |----------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk   |           |       |   0.000 |   -4.743 | 
     | Sum10_out3_reg[14]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -4.743 | 
     +-------------------------------------------------------------------------------+ 
Path 3: VIOLATED Hold Check with Pin Sum10_out3_reg[11]/C 
Endpoint:   Sum10_out3_reg[11]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[11]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 4.967
  Arrival Time                  0.224
  Slack Time                   -4.743
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                       |       |                |           |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk            |           |       |   0.000 |    4.743 | 
     | Sum10_out3_reg[11]/C  |   ^   | clk            | SDFRQHDX1 | 0.000 |   0.000 |    4.743 | 
     | Sum10_out3_reg[11]/Q  |   ^   | Sum10_out3[11] | SDFRQHDX1 | 0.224 |   0.224 |    4.967 | 
     | Sum10_out3_reg[11]/SD |   ^   | Sum10_out3[11] | SDFRQHDX1 | 0.000 |   0.224 |    4.967 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                      |       |       |           |       |  Time   |   Time   | 
     |----------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk   |           |       |   0.000 |   -4.743 | 
     | Sum10_out3_reg[11]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -4.743 | 
     +-------------------------------------------------------------------------------+ 
Path 4: VIOLATED Hold Check with Pin Sum10_out3_reg[3]/C 
Endpoint:   Sum10_out3_reg[3]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[3]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 4.967
  Arrival Time                  0.224
  Slack Time                   -4.743
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                      |       |               |           |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk           |           |       |   0.000 |    4.743 | 
     | Sum10_out3_reg[3]/C  |   ^   | clk           | SDFRQHDX1 | 0.000 |   0.000 |    4.743 | 
     | Sum10_out3_reg[3]/Q  |   ^   | Sum10_out3[3] | SDFRQHDX1 | 0.224 |   0.224 |    4.967 | 
     | Sum10_out3_reg[3]/SD |   ^   | Sum10_out3[3] | SDFRQHDX1 | 0.000 |   0.224 |    4.967 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                     |       |       |           |       |  Time   |   Time   | 
     |---------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |           |       |   0.000 |   -4.743 | 
     | Sum10_out3_reg[3]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -4.743 | 
     +------------------------------------------------------------------------------+ 
Path 5: VIOLATED Hold Check with Pin Sum10_out3_reg[7]/C 
Endpoint:   Sum10_out3_reg[7]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[7]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 4.967
  Arrival Time                  0.224
  Slack Time                   -4.743
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                      |       |               |           |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk           |           |       |   0.000 |    4.743 | 
     | Sum10_out3_reg[7]/C  |   ^   | clk           | SDFRQHDX1 | 0.000 |   0.000 |    4.743 | 
     | Sum10_out3_reg[7]/Q  |   ^   | Sum10_out3[7] | SDFRQHDX1 | 0.224 |   0.224 |    4.967 | 
     | Sum10_out3_reg[7]/SD |   ^   | Sum10_out3[7] | SDFRQHDX1 | 0.000 |   0.224 |    4.967 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                     |       |       |           |       |  Time   |   Time   | 
     |---------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |           |       |   0.000 |   -4.743 | 
     | Sum10_out3_reg[7]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -4.743 | 
     +------------------------------------------------------------------------------+ 
Path 6: VIOLATED Hold Check with Pin Sum10_out3_reg[9]/C 
Endpoint:   Sum10_out3_reg[9]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[9]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 4.967
  Arrival Time                  0.224
  Slack Time                   -4.743
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                      |       |               |           |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk           |           |       |   0.000 |    4.743 | 
     | Sum10_out3_reg[9]/C  |   ^   | clk           | SDFRQHDX1 | 0.000 |   0.000 |    4.743 | 
     | Sum10_out3_reg[9]/Q  |   ^   | Sum10_out3[9] | SDFRQHDX1 | 0.224 |   0.224 |    4.967 | 
     | Sum10_out3_reg[9]/SD |   ^   | Sum10_out3[9] | SDFRQHDX1 | 0.000 |   0.224 |    4.967 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                     |       |       |           |       |  Time   |   Time   | 
     |---------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |           |       |   0.000 |   -4.743 | 
     | Sum10_out3_reg[9]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -4.743 | 
     +------------------------------------------------------------------------------+ 
Path 7: VIOLATED Hold Check with Pin Sum10_out3_reg[6]/C 
Endpoint:   Sum10_out3_reg[6]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[6]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 4.967
  Arrival Time                  0.224
  Slack Time                   -4.743
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                      |       |               |           |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk           |           |       |   0.000 |    4.743 | 
     | Sum10_out3_reg[6]/C  |   ^   | clk           | SDFRQHDX1 | 0.000 |   0.000 |    4.743 | 
     | Sum10_out3_reg[6]/Q  |   ^   | Sum10_out3[6] | SDFRQHDX1 | 0.224 |   0.224 |    4.967 | 
     | Sum10_out3_reg[6]/SD |   ^   | Sum10_out3[6] | SDFRQHDX1 | 0.000 |   0.224 |    4.967 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                     |       |       |           |       |  Time   |   Time   | 
     |---------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |           |       |   0.000 |   -4.743 | 
     | Sum10_out3_reg[6]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -4.743 | 
     +------------------------------------------------------------------------------+ 
Path 8: VIOLATED Hold Check with Pin Sum10_out3_reg[2]/C 
Endpoint:   Sum10_out3_reg[2]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[2]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 4.967
  Arrival Time                  0.224
  Slack Time                   -4.743
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                      |       |               |           |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk           |           |       |   0.000 |    4.743 | 
     | Sum10_out3_reg[2]/C  |   ^   | clk           | SDFRQHDX1 | 0.000 |   0.000 |    4.743 | 
     | Sum10_out3_reg[2]/Q  |   ^   | Sum10_out3[2] | SDFRQHDX1 | 0.224 |   0.224 |    4.967 | 
     | Sum10_out3_reg[2]/SD |   ^   | Sum10_out3[2] | SDFRQHDX1 | 0.000 |   0.224 |    4.967 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                     |       |       |           |       |  Time   |   Time   | 
     |---------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |           |       |   0.000 |   -4.743 | 
     | Sum10_out3_reg[2]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -4.743 | 
     +------------------------------------------------------------------------------+ 
Path 9: VIOLATED Hold Check with Pin Sum10_out3_reg[15]/C 
Endpoint:   Sum10_out3_reg[15]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[15]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 4.967
  Arrival Time                  0.224
  Slack Time                   -4.743
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                       |       |                |           |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk            |           |       |   0.000 |    4.743 | 
     | Sum10_out3_reg[15]/C  |   ^   | clk            | SDFRQHDX1 | 0.000 |   0.000 |    4.743 | 
     | Sum10_out3_reg[15]/Q  |   ^   | Sum10_out3[15] | SDFRQHDX1 | 0.224 |   0.224 |    4.967 | 
     | Sum10_out3_reg[15]/SD |   ^   | Sum10_out3[15] | SDFRQHDX1 | 0.000 |   0.224 |    4.967 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                      |       |       |           |       |  Time   |   Time   | 
     |----------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk   |           |       |   0.000 |   -4.743 | 
     | Sum10_out3_reg[15]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -4.743 | 
     +-------------------------------------------------------------------------------+ 
Path 10: VIOLATED Hold Check with Pin Sum10_out3_reg[10]/C 
Endpoint:   Sum10_out3_reg[10]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[10]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 4.967
  Arrival Time                  0.224
  Slack Time                   -4.743
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                       |       |                |           |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk            |           |       |   0.000 |    4.743 | 
     | Sum10_out3_reg[10]/C  |   ^   | clk            | SDFRQHDX1 | 0.000 |   0.000 |    4.743 | 
     | Sum10_out3_reg[10]/Q  |   ^   | Sum10_out3[10] | SDFRQHDX1 | 0.224 |   0.224 |    4.967 | 
     | Sum10_out3_reg[10]/SD |   ^   | Sum10_out3[10] | SDFRQHDX1 | 0.000 |   0.224 |    4.967 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                      |       |       |           |       |  Time   |   Time   | 
     |----------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk   |           |       |   0.000 |   -4.743 | 
     | Sum10_out3_reg[10]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -4.743 | 
     +-------------------------------------------------------------------------------+ 
Path 11: VIOLATED Hold Check with Pin Sum10_out3_reg[5]/C 
Endpoint:   Sum10_out3_reg[5]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[5]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 4.967
  Arrival Time                  0.225
  Slack Time                   -4.742
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                      |       |               |           |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk           |           |       |   0.000 |    4.742 | 
     | Sum10_out3_reg[5]/C  |   ^   | clk           | SDFRQHDX1 | 0.000 |   0.000 |    4.742 | 
     | Sum10_out3_reg[5]/Q  |   ^   | Sum10_out3[5] | SDFRQHDX1 | 0.225 |   0.225 |    4.967 | 
     | Sum10_out3_reg[5]/SD |   ^   | Sum10_out3[5] | SDFRQHDX1 | 0.000 |   0.225 |    4.967 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                     |       |       |           |       |  Time   |   Time   | 
     |---------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |           |       |   0.000 |   -4.742 | 
     | Sum10_out3_reg[5]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -4.742 | 
     +------------------------------------------------------------------------------+ 
Path 12: VIOLATED Hold Check with Pin Sum10_out3_reg[4]/C 
Endpoint:   Sum10_out3_reg[4]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[4]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 4.967
  Arrival Time                  0.225
  Slack Time                   -4.742
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                      |       |               |           |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk           |           |       |   0.000 |    4.742 | 
     | Sum10_out3_reg[4]/C  |   ^   | clk           | SDFRQHDX1 | 0.000 |   0.000 |    4.742 | 
     | Sum10_out3_reg[4]/Q  |   ^   | Sum10_out3[4] | SDFRQHDX1 | 0.225 |   0.225 |    4.967 | 
     | Sum10_out3_reg[4]/SD |   ^   | Sum10_out3[4] | SDFRQHDX1 | 0.000 |   0.225 |    4.967 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                     |       |       |           |       |  Time   |   Time   | 
     |---------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |           |       |   0.000 |   -4.742 | 
     | Sum10_out3_reg[4]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -4.742 | 
     +------------------------------------------------------------------------------+ 
Path 13: VIOLATED Hold Check with Pin Sum10_out3_reg[8]/C 
Endpoint:   Sum10_out3_reg[8]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[8]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 4.967
  Arrival Time                  0.225
  Slack Time                   -4.742
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                      |       |               |           |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk           |           |       |   0.000 |    4.742 | 
     | Sum10_out3_reg[8]/C  |   ^   | clk           | SDFRQHDX1 | 0.000 |   0.000 |    4.742 | 
     | Sum10_out3_reg[8]/Q  |   ^   | Sum10_out3[8] | SDFRQHDX1 | 0.225 |   0.225 |    4.967 | 
     | Sum10_out3_reg[8]/SD |   ^   | Sum10_out3[8] | SDFRQHDX1 | 0.000 |   0.225 |    4.967 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                     |       |       |           |       |  Time   |   Time   | 
     |---------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |           |       |   0.000 |   -4.742 | 
     | Sum10_out3_reg[8]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -4.742 | 
     +------------------------------------------------------------------------------+ 
Path 14: VIOLATED Hold Check with Pin Sum10_out3_reg[12]/C 
Endpoint:   Sum10_out3_reg[12]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[12]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.033
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 4.967
  Arrival Time                  0.226
  Slack Time                   -4.741
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                       |       |                |           |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk            |           |       |   0.000 |    4.741 | 
     | Sum10_out3_reg[12]/C  |   ^   | clk            | SDFRQHDX1 | 0.000 |   0.000 |    4.741 | 
     | Sum10_out3_reg[12]/Q  |   ^   | Sum10_out3[12] | SDFRQHDX1 | 0.226 |   0.226 |    4.967 | 
     | Sum10_out3_reg[12]/SD |   ^   | Sum10_out3[12] | SDFRQHDX1 | 0.000 |   0.226 |    4.967 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                      |       |       |           |       |  Time   |   Time   | 
     |----------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk   |           |       |   0.000 |   -4.741 | 
     | Sum10_out3_reg[12]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -4.741 | 
     +-------------------------------------------------------------------------------+ 
Path 15: VIOLATED Hold Check with Pin Sum10_out3_reg[16]/C 
Endpoint:   Sum10_out3_reg[16]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[16]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.034
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 4.966
  Arrival Time                  0.232
  Slack Time                   -4.734
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |          Pin          |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                       |       |                |           |       |  Time   |   Time   | 
     |-----------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk                   |   ^   | clk            |           |       |   0.000 |    4.734 | 
     | Sum10_out3_reg[16]/C  |   ^   | clk            | SDFRQHDX1 | 0.000 |   0.000 |    4.734 | 
     | Sum10_out3_reg[16]/Q  |   ^   | Sum10_out3[16] | SDFRQHDX1 | 0.232 |   0.232 |    4.966 | 
     | Sum10_out3_reg[16]/SD |   ^   | Sum10_out3[16] | SDFRQHDX1 | 0.000 |   0.232 |    4.966 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                      |       |       |           |       |  Time   |   Time   | 
     |----------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk   |           |       |   0.000 |   -4.734 | 
     | Sum10_out3_reg[16]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -4.734 | 
     +-------------------------------------------------------------------------------+ 
Path 16: VIOLATED Hold Check with Pin Sum10_out3_reg[1]/C 
Endpoint:   Sum10_out3_reg[1]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[1]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.035
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 4.965
  Arrival Time                  0.243
  Slack Time                   -4.722
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                      |       |               |           |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk           |           |       |   0.000 |    4.722 | 
     | Sum10_out3_reg[1]/C  |   ^   | clk           | SDFRQHDX1 | 0.000 |   0.000 |    4.722 | 
     | Sum10_out3_reg[1]/Q  |   ^   | Sum10_out3[1] | SDFRQHDX1 | 0.243 |   0.243 |    4.965 | 
     | Sum10_out3_reg[1]/SD |   ^   | Sum10_out3[1] | SDFRQHDX1 | 0.000 |   0.243 |    4.965 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                     |       |       |           |       |  Time   |   Time   | 
     |---------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |           |       |   0.000 |   -4.722 | 
     | Sum10_out3_reg[1]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -4.722 | 
     +------------------------------------------------------------------------------+ 
Path 17: VIOLATED Hold Check with Pin Sum10_out3_reg[0]/C 
Endpoint:   Sum10_out3_reg[0]/SD (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[0]/Q  (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.036
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 4.964
  Arrival Time                  0.255
  Slack Time                   -4.709
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                      |       |               |           |       |  Time   |   Time   | 
     |----------------------+-------+---------------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk           |           |       |   0.000 |    4.709 | 
     | Sum10_out3_reg[0]/C  |   ^   | clk           | SDFRQHDX1 | 0.000 |   0.000 |    4.709 | 
     | Sum10_out3_reg[0]/Q  |   ^   | Sum10_out3[0] | SDFRQHDX1 | 0.255 |   0.255 |    4.964 | 
     | Sum10_out3_reg[0]/SD |   ^   | Sum10_out3[0] | SDFRQHDX1 | 0.000 |   0.255 |    4.964 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell    | Delay | Arrival | Required | 
     |                     |       |       |           |       |  Time   |   Time   | 
     |---------------------+-------+-------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |           |       |   0.000 |   -4.709 | 
     | Sum10_out3_reg[0]/C |   ^   | clk   | SDFRQHDX1 | 0.000 |   0.000 |   -4.709 | 
     +------------------------------------------------------------------------------+ 
Path 18: VIOLATED Hold Check with Pin Sum5_out1_reg[0]/C 
Endpoint:   Sum5_out1_reg[0]/D       (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product5_out1_2_reg[0]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.307
  Slack Time                   -4.697
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                          |       |                    |           |       |  Time   |   Time   | 
     |--------------------------+-------+--------------------+-----------+-------+---------+----------| 
     | clk                      |   ^   | clk                |           |       |   0.000 |    4.698 | 
     | Product5_out1_2_reg[0]/C |   ^   | clk                | DFRQHDX1  | 0.000 |   0.000 |    4.698 | 
     | Product5_out1_2_reg[0]/Q |   ^   | Product5_out1_2[0] | DFRQHDX1  | 0.200 |   0.200 |    4.898 | 
     | g2131/AN                 |   ^   | Product5_out1_2[0] | NO2I1HDX0 | 0.000 |   0.200 |    4.898 | 
     | g2131/Q                  |   ^   | n_344              | NO2I1HDX0 | 0.107 |   0.307 |    5.004 | 
     | Sum5_out1_reg[0]/D       |   ^   | n_344              | DFRQHDX1  | 0.000 |   0.307 |    5.004 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | clk                |   ^   | clk   |          |       |   0.000 |   -4.697 | 
     | Sum5_out1_reg[0]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.697 | 
     +----------------------------------------------------------------------------+ 
Path 19: VIOLATED Hold Check with Pin Sum3_out1_reg[0]/C 
Endpoint:   Sum3_out1_reg[0]/D       (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product3_out1_2_reg[0]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.312
  Slack Time                   -4.692
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                          |       |                    |           |       |  Time   |   Time   | 
     |--------------------------+-------+--------------------+-----------+-------+---------+----------| 
     | clk                      |   ^   | clk                |           |       |   0.000 |    4.692 | 
     | Product3_out1_2_reg[0]/C |   ^   | clk                | DFRQHDX1  | 0.000 |   0.000 |    4.692 | 
     | Product3_out1_2_reg[0]/Q |   ^   | Product3_out1_2[0] | DFRQHDX1  | 0.198 |   0.198 |    4.890 | 
     | g2130/AN                 |   ^   | Product3_out1_2[0] | NO2I1HDX0 | 0.000 |   0.198 |    4.890 | 
     | g2130/Q                  |   ^   | n_345              | NO2I1HDX0 | 0.114 |   0.312 |    5.004 | 
     | Sum3_out1_reg[0]/D       |   ^   | n_345              | DFRQHDX1  | 0.000 |   0.312 |    5.004 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | clk                |   ^   | clk   |          |       |   0.000 |   -4.692 | 
     | Sum3_out1_reg[0]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.692 | 
     +----------------------------------------------------------------------------+ 
Path 20: VIOLATED Hold Check with Pin Sum9_out1_reg[1]/C 
Endpoint:   Sum9_out1_reg[1]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum8_out1_reg[1]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.317
  Slack Time                   -4.687
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |              |           |       |  Time   |   Time   | 
     |--------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk          |           |       |   0.000 |    4.687 | 
     | Sum8_out1_reg[1]/C |   ^   | clk          | DFRQHDX1  | 0.000 |   0.000 |    4.687 | 
     | Sum8_out1_reg[1]/Q |   ^   | Sum8_out1[1] | DFRQHDX1  | 0.201 |   0.201 |    4.888 | 
     | g2134/AN           |   ^   | Sum8_out1[1] | NO2I1HDX0 | 0.000 |   0.201 |    4.888 | 
     | g2134/Q            |   ^   | n_341        | NO2I1HDX0 | 0.116 |   0.317 |    5.004 | 
     | Sum9_out1_reg[1]/D |   ^   | n_341        | DFRQHDX1  | 0.000 |   0.317 |    5.004 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | clk                |   ^   | clk   |          |       |   0.000 |   -4.687 | 
     | Sum9_out1_reg[1]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.687 | 
     +----------------------------------------------------------------------------+ 
Path 21: VIOLATED Hold Check with Pin Sum7_out1_reg[0]/C 
Endpoint:   Sum7_out1_reg[0]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum6_out1_reg[0]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.320
  Slack Time                   -4.684
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |              |           |       |  Time   |   Time   | 
     |--------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk          |           |       |   0.000 |    4.684 | 
     | Sum6_out1_reg[0]/C |   ^   | clk          | DFRQHDX1  | 0.000 |   0.000 |    4.684 | 
     | Sum6_out1_reg[0]/Q |   ^   | Sum6_out1[0] | DFRQHDX1  | 0.200 |   0.200 |    4.884 | 
     | g2132/AN           |   ^   | Sum6_out1[0] | NO2I1HDX0 | 0.000 |   0.200 |    4.884 | 
     | g2132/Q            |   ^   | n_343        | NO2I1HDX0 | 0.120 |   0.320 |    5.004 | 
     | Sum7_out1_reg[0]/D |   ^   | n_343        | DFRQHDX1  | 0.000 |   0.320 |    5.004 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | clk                |   ^   | clk   |          |       |   0.000 |   -4.684 | 
     | Sum7_out1_reg[0]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.684 | 
     +----------------------------------------------------------------------------+ 
Path 22: VIOLATED Hold Check with Pin Sum9_out1_reg[0]/C 
Endpoint:   Sum9_out1_reg[0]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum8_out1_reg[0]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.324
  Slack Time                   -4.680
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |              |           |       |  Time   |   Time   | 
     |--------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk          |           |       |   0.000 |    4.680 | 
     | Sum8_out1_reg[0]/C |   ^   | clk          | DFRQHDX1  | 0.000 |   0.000 |    4.680 | 
     | Sum8_out1_reg[0]/Q |   ^   | Sum8_out1[0] | DFRQHDX1  | 0.199 |   0.199 |    4.879 | 
     | g2133/AN           |   ^   | Sum8_out1[0] | NO2I1HDX0 | 0.000 |   0.199 |    4.879 | 
     | g2133/Q            |   ^   | n_342        | NO2I1HDX0 | 0.125 |   0.324 |    5.004 | 
     | Sum9_out1_reg[0]/D |   ^   | n_342        | DFRQHDX1  | 0.000 |   0.324 |    5.004 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | clk                |   ^   | clk   |          |       |   0.000 |   -4.680 | 
     | Sum9_out1_reg[0]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.680 | 
     +----------------------------------------------------------------------------+ 
Path 23: VIOLATED Hold Check with Pin Out1_reg[0]/C 
Endpoint:   Out1_reg[0]/D       (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[0]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.385
  Slack Time                   -4.619
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk           |           |       |   0.000 |    4.619 | 
     | Sum10_out3_reg[0]/C |   ^   | clk           | SDFRQHDX1 | 0.000 |   0.000 |    4.619 | 
     | Sum10_out3_reg[0]/Q |   ^   | Sum10_out3[0] | SDFRQHDX1 | 0.255 |   0.255 |    4.874 | 
     | g2664/AN            |   ^   | Sum10_out3[0] | NO2I1HDX1 | 0.000 |   0.255 |    4.874 | 
     | g2664/Q             |   ^   | n_128         | NO2I1HDX1 | 0.130 |   0.385 |    5.004 | 
     | Out1_reg[0]/D       |   ^   | n_128         | DFRQHDX1  | 0.000 |   0.385 |    5.004 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | clk           |   ^   | clk   |          |       |   0.000 |   -4.619 | 
     | Out1_reg[0]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.619 | 
     +-----------------------------------------------------------------------+ 
Path 24: VIOLATED Hold Check with Pin Out1_reg[16]/C 
Endpoint:   Out1_reg[16]/D       (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[16]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.395
  Slack Time                   -4.609
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Pin          |  Edge |      Net       |   Cell    | Delay | Arrival | Required | 
     |                      |       |                |           |       |  Time   |   Time   | 
     |----------------------+-------+----------------+-----------+-------+---------+----------| 
     | clk                  |   ^   | clk            |           |       |   0.000 |    4.609 | 
     | Sum10_out3_reg[16]/C |   ^   | clk            | SDFRQHDX1 | 0.000 |   0.000 |    4.609 | 
     | Sum10_out3_reg[16]/Q |   ^   | Sum10_out3[16] | SDFRQHDX1 | 0.232 |   0.232 |    4.841 | 
     | g1925/B              |   ^   | Sum10_out3[16] | EO2HDX1   | 0.000 |   0.232 |    4.841 | 
     | g1925/Q              |   v   | n_543          | EO2HDX1   | 0.083 |   0.315 |    4.924 | 
     | g1921/A              |   v   | n_543          | NO2HDX1   | 0.000 |   0.315 |    4.924 | 
     | g1921/Q              |   ^   | n_546          | NO2HDX1   | 0.080 |   0.395 |    5.004 | 
     | Out1_reg[16]/D       |   ^   | n_546          | DFRQHDX1  | 0.000 |   0.395 |    5.004 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +------------------------------------------------------------------------+ 
     |      Pin       |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                |       |       |          |       |  Time   |   Time   | 
     |----------------+-------+-------+----------+-------+---------+----------| 
     | clk            |   ^   | clk   |          |       |   0.000 |   -4.609 | 
     | Out1_reg[16]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.609 | 
     +------------------------------------------------------------------------+ 
Path 25: VIOLATED Hold Check with Pin Product1_out1_2_reg[11]/C 
Endpoint:   Product1_out1_2_reg[11]/D (v) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[23]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.023
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 4.977
  Arrival Time                  0.375
  Slack Time                   -4.602
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                     |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                 |           |       |   0.000 |    4.602 | 
     | Product1_out1_1_reg[23]/C |   ^   | clk                 | DFRQHDX1  | 0.000 |   0.000 |    4.602 | 
     | Product1_out1_1_reg[23]/Q |   ^   | Product1_out1_1[23] | DFRQHDX1  | 0.204 |   0.204 |    4.805 | 
     | g1957/B                   |   ^   | Product1_out1_1[23] | HAHDX0    | 0.000 |   0.204 |    4.805 | 
     | g1957/CO                  |   ^   | n_516               | HAHDX0    | 0.118 |   0.322 |    4.923 | 
     | g1948/B                   |   ^   | n_516               | NO3I1HDX0 | 0.000 |   0.322 |    4.923 | 
     | g1948/Q                   |   v   | n_523               | NO3I1HDX0 | 0.053 |   0.375 |    4.977 | 
     | Product1_out1_2_reg[11]/D |   v   | n_523               | DFRQHDX1  | 0.000 |   0.375 |    4.977 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   0.000 |   -4.602 | 
     | Product1_out1_2_reg[11]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.602 | 
     +-----------------------------------------------------------------------------------+ 
Path 26: VIOLATED Hold Check with Pin Product1_out1_2_reg[5]/C 
Endpoint:   Product1_out1_2_reg[5]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[18]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.413
  Slack Time                   -4.591
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                     |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                 |           |       |   0.000 |    4.591 | 
     | Product1_out1_1_reg[18]/C |   ^   | clk                 | DFRQHDX1  | 0.000 |   0.000 |    4.591 | 
     | Product1_out1_1_reg[18]/Q |   ^   | Product1_out1_1[18] | DFRQHDX1  | 0.205 |   0.205 |    4.796 | 
     | g2032/B                   |   ^   | Product1_out1_1[18] | HAHDX0    | 0.000 |   0.205 |    4.796 | 
     | g2032/S                   |   ^   | n_442               | HAHDX0    | 0.111 |   0.315 |    4.907 | 
     | g2027/AN                  |   ^   | n_442               | NO2I1HDX1 | 0.000 |   0.315 |    4.907 | 
     | g2027/Q                   |   ^   | n_447               | NO2I1HDX1 | 0.098 |   0.413 |    5.004 | 
     | Product1_out1_2_reg[5]/D  |   ^   | n_447               | DFRQHDX1  | 0.000 |   0.413 |    5.004 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   0.000 |   -4.591 | 
     | Product1_out1_2_reg[5]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.591 | 
     +----------------------------------------------------------------------------------+ 
Path 27: VIOLATED Hold Check with Pin Out1_reg[1]/C 
Endpoint:   Out1_reg[1]/D       (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum10_out3_reg[1]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.414
  Slack Time                   -4.590
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk           |           |       |   0.000 |    4.590 | 
     | Sum10_out3_reg[1]/C |   ^   | clk           | SDFRQHDX1 | 0.000 |   0.000 |    4.590 | 
     | Sum10_out3_reg[1]/Q |   ^   | Sum10_out3[1] | SDFRQHDX1 | 0.243 |   0.243 |    4.834 | 
     | g2459/A             |   ^   | Sum10_out3[1] | EN2HDX0   | 0.000 |   0.243 |    4.834 | 
     | g2459/Q             |   v   | n_333         | EN2HDX0   | 0.086 |   0.330 |    4.920 | 
     | g2126/A             |   v   | n_333         | NO2HDX1   | 0.000 |   0.330 |    4.920 | 
     | g2126/Q             |   ^   | n_349         | NO2HDX1   | 0.084 |   0.414 |    5.004 | 
     | Out1_reg[1]/D       |   ^   | n_349         | DFRQHDX1  | 0.000 |   0.414 |    5.004 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------+ 
     |      Pin      |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |               |       |       |          |       |  Time   |   Time   | 
     |---------------+-------+-------+----------+-------+---------+----------| 
     | clk           |   ^   | clk   |          |       |   0.000 |   -4.590 | 
     | Out1_reg[1]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.590 | 
     +-----------------------------------------------------------------------+ 
Path 28: VIOLATED Hold Check with Pin Product1_out1_2_reg[9]/C 
Endpoint:   Product1_out1_2_reg[9]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[22]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.418
  Slack Time                   -4.587
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                     |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                 |           |       |   0.000 |    4.587 | 
     | Product1_out1_1_reg[22]/C |   ^   | clk                 | DFRQHDX1  | 0.000 |   0.000 |    4.587 | 
     | Product1_out1_1_reg[22]/Q |   ^   | Product1_out1_1[22] | DFRQHDX1  | 0.204 |   0.204 |    4.790 | 
     | g1972/B                   |   ^   | Product1_out1_1[22] | HAHDX0    | 0.000 |   0.204 |    4.790 | 
     | g1972/S                   |   ^   | n_502               | HAHDX0    | 0.111 |   0.314 |    4.901 | 
     | g1967/AN                  |   ^   | n_502               | NO2I1HDX1 | 0.000 |   0.314 |    4.901 | 
     | g1967/Q                   |   ^   | n_507               | NO2I1HDX1 | 0.104 |   0.418 |    5.004 | 
     | Product1_out1_2_reg[9]/D  |   ^   | n_507               | DFRQHDX1  | 0.000 |   0.418 |    5.004 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   0.000 |   -4.587 | 
     | Product1_out1_2_reg[9]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.587 | 
     +----------------------------------------------------------------------------------+ 
Path 29: VIOLATED Hold Check with Pin Product1_out1_2_reg[10]/C 
Endpoint:   Product1_out1_2_reg[10]/D (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[23]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.419
  Slack Time                   -4.585
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                     |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                 |           |       |   0.000 |    4.585 | 
     | Product1_out1_1_reg[23]/C |   ^   | clk                 | DFRQHDX1  | 0.000 |   0.000 |    4.585 | 
     | Product1_out1_1_reg[23]/Q |   ^   | Product1_out1_1[23] | DFRQHDX1  | 0.204 |   0.204 |    4.789 | 
     | g1957/B                   |   ^   | Product1_out1_1[23] | HAHDX0    | 0.000 |   0.204 |    4.789 | 
     | g1957/S                   |   ^   | n_517               | HAHDX0    | 0.118 |   0.321 |    4.907 | 
     | g1952/AN                  |   ^   | n_517               | NO2I1HDX1 | 0.000 |   0.321 |    4.907 | 
     | g1952/Q                   |   ^   | n_522               | NO2I1HDX1 | 0.098 |   0.419 |    5.004 | 
     | Product1_out1_2_reg[10]/D |   ^   | n_522               | DFRQHDX1  | 0.000 |   0.419 |    5.004 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                           |       |       |          |       |  Time   |   Time   | 
     |---------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                       |   ^   | clk   |          |       |   0.000 |   -4.585 | 
     | Product1_out1_2_reg[10]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.585 | 
     +-----------------------------------------------------------------------------------+ 
Path 30: VIOLATED Hold Check with Pin Product1_out1_2_reg[6]/C 
Endpoint:   Product1_out1_2_reg[6]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[19]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.420
  Slack Time                   -4.584
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                     |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                 |           |       |   0.000 |    4.584 | 
     | Product1_out1_1_reg[19]/C |   ^   | clk                 | DFRQHDX1  | 0.000 |   0.000 |    4.584 | 
     | Product1_out1_1_reg[19]/Q |   ^   | Product1_out1_1[19] | DFRQHDX1  | 0.205 |   0.204 |    4.788 | 
     | g2017/B                   |   ^   | Product1_out1_1[19] | HAHDX0    | 0.000 |   0.204 |    4.788 | 
     | g2017/S                   |   ^   | n_457               | HAHDX0    | 0.112 |   0.316 |    4.900 | 
     | g2012/AN                  |   ^   | n_457               | NO2I1HDX1 | 0.000 |   0.316 |    4.900 | 
     | g2012/Q                   |   ^   | n_462               | NO2I1HDX1 | 0.104 |   0.420 |    5.004 | 
     | Product1_out1_2_reg[6]/D  |   ^   | n_462               | DFRQHDX1  | 0.000 |   0.420 |    5.004 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   0.000 |   -4.584 | 
     | Product1_out1_2_reg[6]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.584 | 
     +----------------------------------------------------------------------------------+ 
Path 31: VIOLATED Hold Check with Pin Product1_out1_2_reg[4]/C 
Endpoint:   Product1_out1_2_reg[4]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[17]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.423
  Slack Time                   -4.582
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                     |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                 |           |       |   0.000 |    4.582 | 
     | Product1_out1_1_reg[17]/C |   ^   | clk                 | DFRQHDX1  | 0.000 |   0.000 |    4.582 | 
     | Product1_out1_1_reg[17]/Q |   ^   | Product1_out1_1[17] | DFRQHDX1  | 0.205 |   0.205 |    4.787 | 
     | g2047/B                   |   ^   | Product1_out1_1[17] | HAHDX0    | 0.000 |   0.205 |    4.787 | 
     | g2047/S                   |   ^   | n_427               | HAHDX0    | 0.117 |   0.322 |    4.904 | 
     | g2042/AN                  |   ^   | n_427               | NO2I1HDX1 | 0.000 |   0.322 |    4.904 | 
     | g2042/Q                   |   ^   | n_432               | NO2I1HDX1 | 0.100 |   0.423 |    5.004 | 
     | Product1_out1_2_reg[4]/D  |   ^   | n_432               | DFRQHDX1  | 0.000 |   0.423 |    5.004 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   0.000 |   -4.582 | 
     | Product1_out1_2_reg[4]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.582 | 
     +----------------------------------------------------------------------------------+ 
Path 32: VIOLATED Hold Check with Pin Product1_out1_2_reg[7]/C 
Endpoint:   Product1_out1_2_reg[7]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[20]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.423
  Slack Time                   -4.581
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                     |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                 |           |       |   0.000 |    4.581 | 
     | Product1_out1_1_reg[20]/C |   ^   | clk                 | DFRQHDX1  | 0.000 |   0.000 |    4.581 | 
     | Product1_out1_1_reg[20]/Q |   ^   | Product1_out1_1[20] | DFRQHDX1  | 0.208 |   0.208 |    4.790 | 
     | g2002/B                   |   ^   | Product1_out1_1[20] | HAHDX0    | 0.000 |   0.208 |    4.790 | 
     | g2002/S                   |   ^   | n_472               | HAHDX0    | 0.113 |   0.322 |    4.903 | 
     | g1997/AN                  |   ^   | n_472               | NO2I1HDX1 | 0.000 |   0.322 |    4.903 | 
     | g1997/Q                   |   ^   | n_477               | NO2I1HDX1 | 0.101 |   0.423 |    5.004 | 
     | Product1_out1_2_reg[7]/D  |   ^   | n_477               | DFRQHDX1  | 0.000 |   0.423 |    5.004 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   0.000 |   -4.581 | 
     | Product1_out1_2_reg[7]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.581 | 
     +----------------------------------------------------------------------------------+ 
Path 33: VIOLATED Hold Check with Pin Product1_out1_2_reg[1]/C 
Endpoint:   Product1_out1_2_reg[1]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[14]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.423
  Slack Time                   -4.581
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                     |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                 |           |       |   0.000 |    4.581 | 
     | Product1_out1_1_reg[14]/C |   ^   | clk                 | DFRQHDX1  | 0.000 |   0.000 |    4.581 | 
     | Product1_out1_1_reg[14]/Q |   ^   | Product1_out1_1[14] | DFRQHDX1  | 0.212 |   0.212 |    4.793 | 
     | g2092/B                   |   ^   | Product1_out1_1[14] | HAHDX0    | 0.000 |   0.212 |    4.793 | 
     | g2092/S                   |   ^   | n_382               | HAHDX0    | 0.113 |   0.325 |    4.906 | 
     | g2087/AN                  |   ^   | n_382               | NO2I1HDX1 | 0.000 |   0.325 |    4.906 | 
     | g2087/Q                   |   ^   | n_387               | NO2I1HDX1 | 0.099 |   0.423 |    5.004 | 
     | Product1_out1_2_reg[1]/D  |   ^   | n_387               | DFRQHDX1  | 0.000 |   0.423 |    5.004 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   0.000 |   -4.581 | 
     | Product1_out1_2_reg[1]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.581 | 
     +----------------------------------------------------------------------------------+ 
Path 34: VIOLATED Hold Check with Pin Sum5_out1_reg[1]/C 
Endpoint:   Sum5_out1_reg[1]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum4_out1_reg[0]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.425
  Slack Time                   -4.579
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |              |           |       |  Time   |   Time   | 
     |--------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk          |           |       |   0.000 |    4.579 | 
     | Sum4_out1_reg[0]/C |   ^   | clk          | DFRQHDX1  | 0.000 |   0.000 |    4.579 | 
     | Sum4_out1_reg[0]/Q |   ^   | Sum4_out1[0] | DFRQHDX1  | 0.206 |   0.206 |    4.785 | 
     | add_128_36/g513/B  |   ^   | Sum4_out1[0] | HAHDX0    | 0.000 |   0.206 |    4.785 | 
     | add_128_36/g513/S  |   ^   | n_1007       | HAHDX0    | 0.118 |   0.323 |    4.903 | 
     | g2750/AN           |   ^   | n_1007       | NO2I1HDX1 | 0.000 |   0.323 |    4.903 | 
     | g2750/Q            |   ^   | n_42         | NO2I1HDX1 | 0.102 |   0.425 |    5.004 | 
     | Sum5_out1_reg[1]/D |   ^   | n_42         | DFRQHDX1  | 0.000 |   0.425 |    5.004 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | clk                |   ^   | clk   |          |       |   0.000 |   -4.579 | 
     | Sum5_out1_reg[1]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.579 | 
     +----------------------------------------------------------------------------+ 
Path 35: VIOLATED Hold Check with Pin Product1_out1_2_reg[8]/C 
Endpoint:   Product1_out1_2_reg[8]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[21]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.425
  Slack Time                   -4.579
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                     |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                 |           |       |   0.000 |    4.579 | 
     | Product1_out1_1_reg[21]/C |   ^   | clk                 | DFRQHDX1  | 0.000 |   0.000 |    4.579 | 
     | Product1_out1_1_reg[21]/Q |   ^   | Product1_out1_1[21] | DFRQHDX1  | 0.208 |   0.208 |    4.787 | 
     | g1987/B                   |   ^   | Product1_out1_1[21] | HAHDX0    | 0.000 |   0.208 |    4.787 | 
     | g1987/S                   |   ^   | n_487               | HAHDX0    | 0.115 |   0.323 |    4.902 | 
     | g1982/AN                  |   ^   | n_487               | NO2I1HDX1 | 0.000 |   0.323 |    4.902 | 
     | g1982/Q                   |   ^   | n_492               | NO2I1HDX1 | 0.102 |   0.425 |    5.004 | 
     | Product1_out1_2_reg[8]/D  |   ^   | n_492               | DFRQHDX1  | 0.000 |   0.425 |    5.004 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   0.000 |   -4.579 | 
     | Product1_out1_2_reg[8]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.579 | 
     +----------------------------------------------------------------------------------+ 
Path 36: VIOLATED Hold Check with Pin Sum6_out1_reg[21]/C 
Endpoint:   Sum6_out1_reg[21]/D (v) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum5_out1_reg[21]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                         -0.022
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 4.978
  Arrival Time                  0.401
  Slack Time                   -4.577
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk           |           |       |   0.000 |    4.577 | 
     | Sum5_out1_reg[21]/C |   ^   | clk           | DFRQHDX1  | 0.000 |   0.000 |    4.577 | 
     | Sum5_out1_reg[21]/Q |   ^   | Sum5_out1[21] | DFRQHDX1  | 0.226 |   0.226 |    4.803 | 
     | add_129_32/g2/A     |   ^   | Sum5_out1[21] | EO3HDX1   | 0.000 |   0.226 |    4.803 | 
     | add_129_32/g2/Q     |   v   | n_965         | EO3HDX1   | 0.074 |   0.300 |    4.877 | 
     | g2753/AN            |   v   | n_965         | NO2I1HDX1 | 0.000 |   0.300 |    4.877 | 
     | g2753/Q             |   v   | n_39          | NO2I1HDX1 | 0.101 |   0.401 |    4.978 | 
     | Sum6_out1_reg[21]/D |   v   | n_39          | DFRQHDX1  | 0.000 |   0.401 |    4.978 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |   -4.577 | 
     | Sum6_out1_reg[21]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.577 | 
     +-----------------------------------------------------------------------------+ 
Path 37: VIOLATED Hold Check with Pin Product1_out1_2_reg[0]/C 
Endpoint:   Product1_out1_2_reg[0]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[13]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.428
  Slack Time                   -4.576
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                     |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                 |           |       |   0.000 |    4.577 | 
     | Product1_out1_1_reg[13]/C |   ^   | clk                 | DFRQHDX1  | 0.000 |   0.000 |    4.577 | 
     | Product1_out1_1_reg[13]/Q |   ^   | Product1_out1_1[13] | DFRQHDX1  | 0.205 |   0.205 |    4.782 | 
     | g2108/B                   |   ^   | Product1_out1_1[13] | HAHDX0    | 0.000 |   0.205 |    4.782 | 
     | g2108/S                   |   ^   | n_365               | HAHDX0    | 0.115 |   0.321 |    4.897 | 
     | g2102/AN                  |   ^   | n_365               | NO2I1HDX1 | 0.000 |   0.321 |    4.897 | 
     | g2102/Q                   |   ^   | n_372               | NO2I1HDX1 | 0.107 |   0.428 |    5.004 | 
     | Product1_out1_2_reg[0]/D  |   ^   | n_372               | DFRQHDX1  | 0.000 |   0.428 |    5.004 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   0.000 |   -4.576 | 
     | Product1_out1_2_reg[0]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.576 | 
     +----------------------------------------------------------------------------------+ 
Path 38: VIOLATED Hold Check with Pin Product1_out1_2_reg[2]/C 
Endpoint:   Product1_out1_2_reg[2]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[15]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.431
  Slack Time                   -4.573
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                     |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                 |           |       |   0.000 |    4.573 | 
     | Product1_out1_1_reg[15]/C |   ^   | clk                 | DFRQHDX1  | 0.000 |   0.000 |    4.573 | 
     | Product1_out1_1_reg[15]/Q |   ^   | Product1_out1_1[15] | DFRQHDX1  | 0.209 |   0.209 |    4.782 | 
     | g2077/B                   |   ^   | Product1_out1_1[15] | HAHDX0    | 0.000 |   0.209 |    4.782 | 
     | g2077/S                   |   ^   | n_397               | HAHDX0    | 0.119 |   0.328 |    4.901 | 
     | g2072/AN                  |   ^   | n_397               | NO2I1HDX1 | 0.000 |   0.328 |    4.901 | 
     | g2072/Q                   |   ^   | n_402               | NO2I1HDX1 | 0.103 |   0.431 |    5.004 | 
     | Product1_out1_2_reg[2]/D  |   ^   | n_402               | DFRQHDX1  | 0.000 |   0.431 |    5.004 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   0.000 |   -4.573 | 
     | Product1_out1_2_reg[2]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.573 | 
     +----------------------------------------------------------------------------------+ 
Path 39: VIOLATED Hold Check with Pin Sum6_out1_reg[22]/C 
Endpoint:   Sum6_out1_reg[22]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum5_out1_reg[21]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.432
  Slack Time                   -4.573
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk           |           |       |   0.000 |    4.573 | 
     | Sum5_out1_reg[21]/C |   ^   | clk           | DFRQHDX1  | 0.000 |   0.000 |    4.573 | 
     | Sum5_out1_reg[21]/Q |   ^   | Sum5_out1[21] | DFRQHDX1  | 0.226 |   0.226 |    4.799 | 
     | add_129_32/g526/B   |   ^   | Sum5_out1[21] | CAGHDX1   | 0.000 |   0.226 |    4.799 | 
     | add_129_32/g526/CO  |   ^   | n_964         | CAGHDX1   | 0.112 |   0.337 |    4.910 | 
     | g2701/AN            |   ^   | n_964         | NO2I1HDX1 | 0.000 |   0.337 |    4.910 | 
     | g2701/Q             |   ^   | n_91          | NO2I1HDX1 | 0.094 |   0.432 |    5.004 | 
     | Sum6_out1_reg[22]/D |   ^   | n_91          | DFRQHDX1  | 0.000 |   0.432 |    5.004 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |   -4.573 | 
     | Sum6_out1_reg[22]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.573 | 
     +-----------------------------------------------------------------------------+ 
Path 40: VIOLATED Hold Check with Pin Sum3_out1_reg[1]/C 
Endpoint:   Sum3_out1_reg[1]/D       (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product3_out1_2_reg[1]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.434
  Slack Time                   -4.571
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                          |       |                    |           |       |  Time   |   Time   | 
     |--------------------------+-------+--------------------+-----------+-------+---------+----------| 
     | clk                      |   ^   | clk                |           |       |   0.000 |    4.571 | 
     | Product3_out1_2_reg[1]/C |   ^   | clk                | DFRQHDX1  | 0.000 |   0.000 |    4.571 | 
     | Product3_out1_2_reg[1]/Q |   ^   | Product3_out1_2[1] | DFRQHDX1  | 0.208 |   0.209 |    4.779 | 
     | add_126_35/g388/A        |   ^   | Product3_out1_2[1] | HAHDX0    | 0.000 |   0.209 |    4.779 | 
     | add_126_35/g388/S        |   ^   | n_703              | HAHDX0    | 0.127 |   0.335 |    4.906 | 
     | g2496/AN                 |   ^   | n_703              | NO2I1HDX1 | 0.000 |   0.335 |    4.906 | 
     | g2496/Q                  |   ^   | n_296              | NO2I1HDX1 | 0.099 |   0.434 |    5.004 | 
     | Sum3_out1_reg[1]/D       |   ^   | n_296              | DFRQHDX1  | 0.000 |   0.434 |    5.004 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | clk                |   ^   | clk   |          |       |   0.000 |   -4.571 | 
     | Sum3_out1_reg[1]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.571 | 
     +----------------------------------------------------------------------------+ 
Path 41: VIOLATED Hold Check with Pin Product1_out1_2_reg[3]/C 
Endpoint:   Product1_out1_2_reg[3]/D  (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_1_reg[16]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.439
  Slack Time                   -4.565
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------------+ 
     |            Pin            |  Edge |         Net         |   Cell    | Delay | Arrival | Required | 
     |                           |       |                     |           |       |  Time   |   Time   | 
     |---------------------------+-------+---------------------+-----------+-------+---------+----------| 
     | clk                       |   ^   | clk                 |           |       |   0.000 |    4.565 | 
     | Product1_out1_1_reg[16]/C |   ^   | clk                 | DFRQHDX1  | 0.000 |   0.000 |    4.565 | 
     | Product1_out1_1_reg[16]/Q |   ^   | Product1_out1_1[16] | DFRQHDX1  | 0.209 |   0.209 |    4.774 | 
     | g2063/B                   |   ^   | Product1_out1_1[16] | HAHDX0    | 0.000 |   0.209 |    4.774 | 
     | g2063/S                   |   ^   | n_410               | HAHDX0    | 0.120 |   0.329 |    4.894 | 
     | g2057/AN                  |   ^   | n_410               | NO2I1HDX1 | 0.000 |   0.329 |    4.894 | 
     | g2057/Q                   |   ^   | n_417               | NO2I1HDX1 | 0.110 |   0.439 |    5.004 | 
     | Product1_out1_2_reg[3]/D  |   ^   | n_417               | DFRQHDX1  | 0.000 |   0.439 |    5.004 | 
     +--------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                          |       |       |          |       |  Time   |   Time   | 
     |--------------------------+-------+-------+----------+-------+---------+----------| 
     | clk                      |   ^   | clk   |          |       |   0.000 |   -4.565 | 
     | Product1_out1_2_reg[3]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.565 | 
     +----------------------------------------------------------------------------------+ 
Path 42: VIOLATED Hold Check with Pin Sum9_out1_reg[11]/C 
Endpoint:   Sum9_out1_reg[11]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum8_out1_reg[11]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.448
  Slack Time                   -4.556
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk           |           |       |   0.000 |    4.556 | 
     | Sum8_out1_reg[11]/C |   ^   | clk           | DFRQHDX1  | 0.000 |   0.000 |    4.556 | 
     | Sum8_out1_reg[11]/Q |   ^   | Sum8_out1[11] | DFRQHDX1  | 0.218 |   0.218 |    4.774 | 
     | add_132_33/g510/B   |   ^   | Sum8_out1[11] | FAHDX0    | 0.000 |   0.218 |    4.774 | 
     | add_132_33/g510/S   |   ^   | n_909         | FAHDX0    | 0.133 |   0.351 |    4.907 | 
     | g2489/AN            |   ^   | n_909         | NO2I1HDX1 | 0.000 |   0.351 |    4.907 | 
     | g2489/Q             |   ^   | n_303         | NO2I1HDX1 | 0.097 |   0.448 |    5.004 | 
     | Sum9_out1_reg[11]/D |   ^   | n_303         | DFRQHDX1  | 0.000 |   0.448 |    5.004 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |   -4.556 | 
     | Sum9_out1_reg[11]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.556 | 
     +-----------------------------------------------------------------------------+ 
Path 43: VIOLATED Hold Check with Pin Sum9_out1_reg[17]/C 
Endpoint:   Sum9_out1_reg[17]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum8_out1_reg[17]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.449
  Slack Time                   -4.555
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk           |           |       |   0.000 |    4.555 | 
     | Sum8_out1_reg[17]/C |   ^   | clk           | DFRQHDX1  | 0.000 |   0.000 |    4.555 | 
     | Sum8_out1_reg[17]/Q |   ^   | Sum8_out1[17] | DFRQHDX1  | 0.217 |   0.217 |    4.772 | 
     | add_132_33/g504/B   |   ^   | Sum8_out1[17] | FAHDX0    | 0.000 |   0.217 |    4.772 | 
     | add_132_33/g504/S   |   ^   | n_903         | FAHDX0    | 0.133 |   0.350 |    4.905 | 
     | g2694/AN            |   ^   | n_903         | NO2I1HDX1 | 0.000 |   0.350 |    4.905 | 
     | g2694/Q             |   ^   | n_98          | NO2I1HDX1 | 0.099 |   0.449 |    5.004 | 
     | Sum9_out1_reg[17]/D |   ^   | n_98          | DFRQHDX1  | 0.000 |   0.449 |    5.004 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |   -4.555 | 
     | Sum9_out1_reg[17]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.555 | 
     +-----------------------------------------------------------------------------+ 
Path 44: VIOLATED Hold Check with Pin Sum2_out1_reg[6]/C 
Endpoint:   Sum2_out1_reg[6]/D       (^) checked with  leading edge of 'clk_
20MHz'
Beginpoint: Product1_out1_2_reg[6]/Q (^) triggered by  leading edge of 'clk_
20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.450
  Slack Time                   -4.554
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------------+ 
     |           Pin            |  Edge |        Net         |   Cell    | Delay | Arrival | Required | 
     |                          |       |                    |           |       |  Time   |   Time   | 
     |--------------------------+-------+--------------------+-----------+-------+---------+----------| 
     | clk                      |   ^   | clk                |           |       |   0.000 |    4.554 | 
     | Product1_out1_2_reg[6]/C |   ^   | clk                | DFRQHDX1  | 0.000 |   0.000 |    4.554 | 
     | Product1_out1_2_reg[6]/Q |   ^   | Product1_out1_2[6] | DFRQHDX1  | 0.217 |   0.217 |    4.771 | 
     | add_125_38/g343/B        |   ^   | Product1_out1_2[6] | FAHDX0    | 0.000 |   0.217 |    4.771 | 
     | add_125_38/g343/S        |   ^   | n_712              | FAHDX0    | 0.134 |   0.351 |    4.905 | 
     | g2627/AN                 |   ^   | n_712              | NO2I1HDX1 | 0.000 |   0.351 |    4.905 | 
     | g2627/Q                  |   ^   | n_165              | NO2I1HDX1 | 0.099 |   0.450 |    5.004 | 
     | Sum2_out1_reg[6]/D       |   ^   | n_165              | DFRQHDX1  | 0.000 |   0.450 |    5.004 | 
     +------------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | clk                |   ^   | clk   |          |       |   0.000 |   -4.554 | 
     | Sum2_out1_reg[6]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.554 | 
     +----------------------------------------------------------------------------+ 
Path 45: VIOLATED Hold Check with Pin Sum9_out1_reg[16]/C 
Endpoint:   Sum9_out1_reg[16]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum8_out1_reg[16]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.451
  Slack Time                   -4.554
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk           |           |       |   0.000 |    4.554 | 
     | Sum8_out1_reg[16]/C |   ^   | clk           | DFRQHDX1  | 0.000 |   0.000 |    4.554 | 
     | Sum8_out1_reg[16]/Q |   ^   | Sum8_out1[16] | DFRQHDX1  | 0.217 |   0.217 |    4.771 | 
     | add_132_33/g505/B   |   ^   | Sum8_out1[16] | FAHDX0    | 0.000 |   0.217 |    4.771 | 
     | add_132_33/g505/S   |   ^   | n_904         | FAHDX0    | 0.135 |   0.353 |    4.907 | 
     | g2737/AN            |   ^   | n_904         | NO2I1HDX1 | 0.000 |   0.353 |    4.907 | 
     | g2737/Q             |   ^   | n_55          | NO2I1HDX1 | 0.098 |   0.451 |    5.004 | 
     | Sum9_out1_reg[16]/D |   ^   | n_55          | DFRQHDX1  | 0.000 |   0.451 |    5.004 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |   -4.554 | 
     | Sum9_out1_reg[16]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.554 | 
     +-----------------------------------------------------------------------------+ 
Path 46: VIOLATED Hold Check with Pin Sum9_out1_reg[20]/C 
Endpoint:   Sum9_out1_reg[20]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum8_out1_reg[20]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.451
  Slack Time                   -4.554
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk           |           |       |   0.000 |    4.554 | 
     | Sum8_out1_reg[20]/C |   ^   | clk           | DFRQHDX1  | 0.000 |   0.000 |    4.554 | 
     | Sum8_out1_reg[20]/Q |   ^   | Sum8_out1[20] | DFRQHDX1  | 0.217 |   0.217 |    4.770 | 
     | add_132_33/g501/B   |   ^   | Sum8_out1[20] | FAHDX0    | 0.000 |   0.217 |    4.770 | 
     | add_132_33/g501/S   |   ^   | n_900         | FAHDX0    | 0.137 |   0.353 |    4.907 | 
     | g2708/AN            |   ^   | n_900         | NO2I1HDX1 | 0.000 |   0.353 |    4.907 | 
     | g2708/Q             |   ^   | n_84          | NO2I1HDX1 | 0.098 |   0.451 |    5.004 | 
     | Sum9_out1_reg[20]/D |   ^   | n_84          | DFRQHDX1  | 0.000 |   0.451 |    5.004 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |   -4.554 | 
     | Sum9_out1_reg[20]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.554 | 
     +-----------------------------------------------------------------------------+ 
Path 47: VIOLATED Hold Check with Pin Sum7_out1_reg[1]/C 
Endpoint:   Sum7_out1_reg[1]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum6_out1_reg[1]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.451
  Slack Time                   -4.553
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |              |           |       |  Time   |   Time   | 
     |--------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk          |           |       |   0.000 |    4.553 | 
     | Sum6_out1_reg[1]/C |   ^   | clk          | DFRQHDX1  | 0.000 |   0.000 |    4.553 | 
     | Sum6_out1_reg[1]/Q |   ^   | Sum6_out1[1] | DFRQHDX1  | 0.213 |   0.213 |    4.766 | 
     | add_130_32/g538/B  |   ^   | Sum6_out1[1] | HAHDX0    | 0.000 |   0.213 |    4.766 | 
     | add_130_32/g538/S  |   ^   | n_963        | HAHDX0    | 0.127 |   0.339 |    4.893 | 
     | g2709/AN           |   ^   | n_963        | NO2I1HDX1 | 0.000 |   0.339 |    4.893 | 
     | g2709/Q            |   ^   | n_83         | NO2I1HDX1 | 0.111 |   0.451 |    5.004 | 
     | Sum7_out1_reg[1]/D |   ^   | n_83         | DFRQHDX1  | 0.000 |   0.451 |    5.004 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | clk                |   ^   | clk   |          |       |   0.000 |   -4.553 | 
     | Sum7_out1_reg[1]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.553 | 
     +----------------------------------------------------------------------------+ 
Path 48: VIOLATED Hold Check with Pin Sum6_out1_reg[9]/C 
Endpoint:   Sum6_out1_reg[9]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum5_out1_reg[9]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.454
  Slack Time                   -4.551
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------+ 
     |        Pin         |  Edge |     Net      |   Cell    | Delay | Arrival | Required | 
     |                    |       |              |           |       |  Time   |   Time   | 
     |--------------------+-------+--------------+-----------+-------+---------+----------| 
     | clk                |   ^   | clk          |           |       |   0.000 |    4.551 | 
     | Sum5_out1_reg[9]/C |   ^   | clk          | DFRQHDX1  | 0.000 |   0.000 |    4.551 | 
     | Sum5_out1_reg[9]/Q |   ^   | Sum5_out1[9] | DFRQHDX1  | 0.219 |   0.219 |    4.770 | 
     | add_129_32/g540/B  |   ^   | Sum5_out1[9] | FAHDX0    | 0.000 |   0.219 |    4.770 | 
     | add_129_32/g540/S  |   ^   | n_977        | FAHDX0    | 0.134 |   0.353 |    4.904 | 
     | g2476/AN           |   ^   | n_977        | NO2I1HDX1 | 0.000 |   0.353 |    4.904 | 
     | g2476/Q            |   ^   | n_316        | NO2I1HDX1 | 0.100 |   0.454 |    5.004 | 
     | Sum6_out1_reg[9]/D |   ^   | n_316        | DFRQHDX1  | 0.000 |   0.454 |    5.004 | 
     +------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------+ 
     |        Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                    |       |       |          |       |  Time   |   Time   | 
     |--------------------+-------+-------+----------+-------+---------+----------| 
     | clk                |   ^   | clk   |          |       |   0.000 |   -4.551 | 
     | Sum6_out1_reg[9]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.551 | 
     +----------------------------------------------------------------------------+ 
Path 49: VIOLATED Hold Check with Pin Sum9_out1_reg[12]/C 
Endpoint:   Sum9_out1_reg[12]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum8_out1_reg[12]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.454
  Slack Time                   -4.550
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk           |           |       |   0.000 |    4.550 | 
     | Sum8_out1_reg[12]/C |   ^   | clk           | DFRQHDX1  | 0.000 |   0.000 |    4.550 | 
     | Sum8_out1_reg[12]/Q |   ^   | Sum8_out1[12] | DFRQHDX1  | 0.219 |   0.219 |    4.769 | 
     | add_132_33/g509/B   |   ^   | Sum8_out1[12] | FAHDX0    | 0.000 |   0.219 |    4.769 | 
     | add_132_33/g509/S   |   ^   | n_908         | FAHDX0    | 0.136 |   0.355 |    4.905 | 
     | g2738/AN            |   ^   | n_908         | NO2I1HDX1 | 0.000 |   0.355 |    4.905 | 
     | g2738/Q             |   ^   | n_54          | NO2I1HDX1 | 0.099 |   0.454 |    5.004 | 
     | Sum9_out1_reg[12]/D |   ^   | n_54          | DFRQHDX1  | 0.000 |   0.454 |    5.004 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |   -4.550 | 
     | Sum9_out1_reg[12]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.550 | 
     +-----------------------------------------------------------------------------+ 
Path 50: VIOLATED Hold Check with Pin Sum9_out1_reg[19]/C 
Endpoint:   Sum9_out1_reg[19]/D (^) checked with  leading edge of 'clk_20MHz'
Beginpoint: Sum8_out1_reg[19]/Q (^) triggered by  leading edge of 'clk_20MHz'
Path Groups: {reg2reg}
Analysis View: MINview
Other End Arrival Time          0.000
+ Hold                          0.004
+ Phase Shift                   0.000
+ Uncertainty                   5.000
= Required Time                 5.004
  Arrival Time                  0.456
  Slack Time                   -4.549
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------+ 
     |         Pin         |  Edge |      Net      |   Cell    | Delay | Arrival | Required | 
     |                     |       |               |           |       |  Time   |   Time   | 
     |---------------------+-------+---------------+-----------+-------+---------+----------| 
     | clk                 |   ^   | clk           |           |       |   0.000 |    4.549 | 
     | Sum8_out1_reg[19]/C |   ^   | clk           | DFRQHDX1  | 0.000 |   0.000 |    4.549 | 
     | Sum8_out1_reg[19]/Q |   ^   | Sum8_out1[19] | DFRQHDX1  | 0.216 |   0.216 |    4.765 | 
     | add_132_33/g502/B   |   ^   | Sum8_out1[19] | FAHDX0    | 0.000 |   0.216 |    4.765 | 
     | add_132_33/g502/S   |   ^   | n_901         | FAHDX0    | 0.140 |   0.356 |    4.905 | 
     | g2626/AN            |   ^   | n_901         | NO2I1HDX1 | 0.000 |   0.356 |    4.905 | 
     | g2626/Q             |   ^   | n_166         | NO2I1HDX1 | 0.099 |   0.456 |    5.004 | 
     | Sum9_out1_reg[19]/D |   ^   | n_166         | DFRQHDX1  | 0.000 |   0.456 |    5.004 | 
     +--------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------+ 
     |         Pin         |  Edge |  Net  |   Cell   | Delay | Arrival | Required | 
     |                     |       |       |          |       |  Time   |   Time   | 
     |---------------------+-------+-------+----------+-------+---------+----------| 
     | clk                 |   ^   | clk   |          |       |   0.000 |   -4.549 | 
     | Sum9_out1_reg[19]/C |   ^   | clk   | DFRQHDX1 | 0.000 |   0.000 |   -4.549 | 
     +-----------------------------------------------------------------------------+ 

