(edif horizon
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2018 1 6 11 1 26)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure horizon.ngc horizon.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAMB18E1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLKARDCLK
              (direction INPUT)
            )
            (port CLKBWRCLK
              (direction INPUT)
            )
            (port ENARDEN
              (direction INPUT)
            )
            (port ENBWREN
              (direction INPUT)
            )
            (port REGCEAREGCE
              (direction INPUT)
            )
            (port REGCEB
              (direction INPUT)
            )
            (port RSTRAMARSTRAM
              (direction INPUT)
            )
            (port RSTRAMB
              (direction INPUT)
            )
            (port RSTREGARSTREG
              (direction INPUT)
            )
            (port RSTREGB
              (direction INPUT)
            )
            (port (array (rename ADDRARDADDR "ADDRARDADDR<13:0>") 14)
              (direction INPUT))
            (port (array (rename ADDRBWRADDR "ADDRBWRADDR<13:0>") 14)
              (direction INPUT))
            (port (array (rename DIADI "DIADI<15:0>") 16)
              (direction INPUT))
            (port (array (rename DIBDI "DIBDI<15:0>") 16)
              (direction INPUT))
            (port (array (rename DIPADIP "DIPADIP<1:0>") 2)
              (direction INPUT))
            (port (array (rename DIPBDIP "DIPBDIP<1:0>") 2)
              (direction INPUT))
            (port (array (rename DOADO "DOADO<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename DOBDO "DOBDO<15:0>") 16)
              (direction OUTPUT))
            (port (array (rename DOPADOP "DOPADOP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename DOPBDOP "DOPBDOP<1:0>") 2)
              (direction OUTPUT))
            (port (array (rename WEA "WEA<1:0>") 2)
              (direction INPUT))
            (port (array (rename WEBWE "WEBWE<3:0>") 4)
              (direction INPUT))
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library horizon_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell horizon
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clka
              (direction INPUT)
            )
            (port (array (rename addra "addra<11:0>") 12)
              (direction INPUT))
            (port (array (rename douta "douta<23:0>") 24)
              (direction OUTPUT))
            (designator "7k160tffg676-2l")
            (property TYPE (string "horizon") (owner "Xilinx"))
            (property BUS_INFO (string "12:INPUT:addra<11:0>") (owner "Xilinx"))
            (property BUS_INFO (string "24:OUTPUT:douta<23:0>") (owner "Xilinx"))
            (property X_CORE_INFO (string "blk_mem_gen_v7_3, Xilinx CORE Generator 14.7") (owner "Xilinx"))
            (property CHECK_LICENSE_TYPE (string "horizon,blk_mem_gen_v7_3,{}") (owner "Xilinx"))
            (property CORE_GENERATION_INFO (string "horizon,blk_mem_gen_v7_3,{c_addra_width=12,c_addrb_width=12,c_algorithm=1,c_axi_id_width=4,c_axi_slave_type=0,c_axi_type=1,c_byte_size=9,c_common_clk=0,c_default_data=0,c_disable_warn_bhv_coll=0,c_disable_warn_bhv_range=0,c_elaboration_dir=C_/Users/common/Desktop/New folder - Copy - Copy - Copy5/New folder - Copy - Copy - Copy/New folder - Copy - Copy - Copy/ipcore_dir/tmp/_cg/,c_enable_32bit_address=0,c_family=kintex7,c_has_axi_id=0,c_has_ena=0,c_has_enb=0,c_has_injecterr=0,c_has_mem_output_regs_a=0,c_has_mem_output_regs_b=0,c_has_mux_output_regs_a=0,c_has_mux_output_regs_b=0,c_has_regcea=0,c_has_regceb=0,c_has_rsta=0,c_has_rstb=0,c_has_softecc_input_regs_a=0,c_has_softecc_output_regs_b=0,c_init_file=BlankString,c_init_file_name=horizon.mif,c_inita_val=0,c_initb_val=0,c_interface_type=0,c_load_init_file=1,c_mem_type=3,c_mux_pipeline_stages=0,c_prim_type=1,c_read_depth_a=2500,c_read_depth_b=2500,c_read_width_a=24,c_read_width_b=24,c_rst_priority_a=CE,c_rst_priority_b=CE,c_rst_type=SYNC,c_rstram_a=0,c_rstram_b=0,c_sim_collision_check=ALL,c_use_bram_block=0,c_use_byte_wea=0,c_use_byte_web=0,c_use_default_data=0,c_use_ecc=0,c_use_softecc=0,c_wea_width=1,c_web_width=1,c_write_depth_a=2500,c_write_depth_b=2500,c_write_mode_a=WRITE_FIRST,c_write_mode_b=WRITE_FIRST,c_write_width_a=24,c_write_width_b=24,c_xdevicefamily=kintex7}") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "-1") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "Yes") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "horizon_horizon") (owner "Xilinx"))
          )
          (contents
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__PWR_16_o_equal_5_o_2_1 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ADDR[2]_PWR_16_o_equal_5_o<2>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "10") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux111")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux25 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux25")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux31")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux41")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux51")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux61")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux71")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux81")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux91 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux91")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux101")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux112 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux112")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux121")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux131")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux141")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux151 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux151")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux161 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux161")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux171 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux171")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux181 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux181")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux191 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux191")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux201 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux201")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux211 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux211")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux221 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux221")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux231 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux231")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux241 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/Mmux_dout_mux241")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "444444E4") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB18E1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:ADDRATIEHIGH<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:ADDRBTIEHIGH<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRARDADDR<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRBWRADDR<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:WEBWE<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property INITP_00 (string "5FA737ECF7FE5F0FEFFA7D7C5FE7ED71FC00F7F2FD8EFFFFFFFFFF625847F584") (owner "Xilinx"))
              (property INITP_01 (string "9F443F01CB98310600A6BF101F7B7F17B7FBF9B17E9FA7D1FB7EFC5FE7D1F4F5") (owner "Xilinx"))
              (property INITP_02 (string "FCFFFFCFFFFCFFFFCFFFFCFFFFCFFFFCFFFFCBFFFCFFFFF000003A60C0000F1F") (owner "Xilinx"))
              (property INITP_03 (string "CFFFFCFFFFCFFFFCFFFFCFFFFCFFFFCFFFFCFFFFCFFFFCFFFFCFFFFCFFFFCFFF") (owner "Xilinx"))
              (property INITP_04 (string "FFFFCFFFFCFFFFCFFFFCFFFFCFFFFCFFFFCBFFFCFFFFFFFFFEFFFFDFFFFCFFFF") (owner "Xilinx"))
              (property INITP_05 (string "FFFCFFFFCFFFFCFFFFCFFFFCFFFFCFFFFCFFFFCFFFFCFFFFCFFFFCFFFFCFFFFC") (owner "Xilinx"))
              (property INITP_06 (string "FFCFFFFCFFFFCBFFFCFFFFFFFFFCFFFFDFFFFEFFFFFFFFFEFFFFDFFFFCFFFFCF") (owner "Xilinx"))
              (property INITP_07 (string "FCFFFFCFFFFCFFFFCFFFFCFFFFCFFFFCBFFFCFFFFFFFFFCFFFFCFFFFCFFFFCFF") (owner "Xilinx"))
              (property INIT_00 (string "494A4B4A494949494949484D4143444343434342434343434342434243434246") (owner "Xilinx"))
              (property INIT_01 (string "8F8F8E98A29FA0A0A0A0A0A19FA1A19FA1A0A0A0A0A0A1A64947494B4B4B4A49") (owner "Xilinx"))
              (property INIT_02 (string "3D3E3C3A486860615F606060606060699895979495959695928F908B8F8F8F8F") (owner "Xilinx"))
              (property INIT_03 (string "5959595959595763522B3030303232302F525658545555555657555F3F3E3C3C") (owner "Xilinx"))
              (property INIT_04 (string "5C592D3233333333332E44605759595959595763633432333332323331306357") (owner "Xilinx"))
              (property INIT_05 (string "333230375F58595959595662585B482F3233333332342B575958595959595762") (owner "Xilinx"))
              (property INIT_06 (string "595956625D5658592E3233333333332E455D5759595956625A57653531333333") (owner "Xilinx"))
              (property INIT_07 (string "633132333333333233376055595956625E56545F40303333333333322F5B5957") (owner "Xilinx"))
              (property INIT_08 (string "33312F5C585754625D58585259532D3333333333322F4C5D585956625D585955") (owner "Xilinx"))
              (property INIT_09 (string "5D58595957575D2F343233333332323C615654635D58595757623D2F33333333") (owner "Xilinx"))
              (property INIT_0A (string "3730333333333232305F55635D5859595854594D2F3333333333322D535D5363") (owner "Xilinx"))
              (property INIT_0B (string "332D55615D585959595957585C2D3133333333332F3F5C5F5D58595959585860") (owner "Xilinx"))
              (property INIT_0C (string "575759595561323033323231313238685D585959595958565D482D3332333333") (owner "Xilinx"))
              (property INIT_0D (string "2A2828282829273068616262626263626162633638393837373731545E575857") (owner "Xilinx"))
              (property INIT_0E (string "262424222222232525242222222323232323242B312E2F2D2D2F2D2E2D30342D") (owner "Xilinx"))
              (property INIT_0F (string "4F4E4D4B4D4D4D4D4D4D4F583B3E3C39393939393A3D3D3D3C3C3C3C3C3C3841") (owner "Xilinx"))
              (property INIT_10 (string "7F7F7D824A4948454545454547484748484848484848454E514B4D5150505050") (owner "Xilinx"))
              (property INIT_11 (string "91919191919191919191919193939499807C7E7E7E7F7E7F7E7E7E7E7E7E7E7E") (owner "Xilinx"))
              (property INIT_12 (string "9494949494949198939393939393939393939393939393939495939997919391") (owner "Xilinx"))
              (property INIT_13 (string "9693949494949494949494949494949494949298969394949494949494949494") (owner "Xilinx"))
              (property INIT_14 (string "9494949494949494949492989693949494949494949494949494949494949298") (owner "Xilinx"))
              (property INIT_15 (string "9494929896939494949494949494949494949494949492989693949494949494") (owner "Xilinx"))
              (property INIT_16 (string "9494949494949494949494949494929896939494949494949494949494949494") (owner "Xilinx"))
              (property INIT_17 (string "9494949494949298969394949494949494949494949494949494929896939494") (owner "Xilinx"))
              (property INIT_18 (string "9693949494949494949494949494949494949298969394949494949494949494") (owner "Xilinx"))
              (property INIT_19 (string "9494949494949494949492989693949494949494949494949494949494949298") (owner "Xilinx"))
              (property INIT_1A (string "9494929896939494949494949494949494949494949492989693949494949494") (owner "Xilinx"))
              (property INIT_1B (string "9494949494949494949494949494929896939494949494949494949494949494") (owner "Xilinx"))
              (property INIT_1C (string "9494949494949298969394949494949494949494949494949494929896939494") (owner "Xilinx"))
              (property INIT_1D (string "9693949494949494949494949494949494949298969394949494949494949494") (owner "Xilinx"))
              (property INIT_1E (string "9494949494949494949492989693949494949494949494949494949494949298") (owner "Xilinx"))
              (property INIT_1F (string "9494929896939494949494949494949494949494949492989693949494949494") (owner "Xilinx"))
              (property INIT_20 (string "9494949494949494949494949494929896939494949494949494949494949494") (owner "Xilinx"))
              (property INIT_21 (string "9494949494949298969394949494949494949494949494949494929896939494") (owner "Xilinx"))
              (property INIT_22 (string "9393939393939393939393939393939394959399969394949494949494949494") (owner "Xilinx"))
              (property INIT_23 (string "9494949494949494949492989693949494949494949494949494949494949198") (owner "Xilinx"))
              (property INIT_24 (string "9494929896939494949494949494949494949494949492989693949494949494") (owner "Xilinx"))
              (property INIT_25 (string "9494949494949494949494949494929896939494949494949494949494949494") (owner "Xilinx"))
              (property INIT_26 (string "9494949494949298969394949494949494949494949494949494929896939494") (owner "Xilinx"))
              (property INIT_27 (string "9693949494949494949494949494949494949298969394949494949494949494") (owner "Xilinx"))
              (property INIT_28 (string "9494949494949494949492989693949494949494949494949494949494949298") (owner "Xilinx"))
              (property INIT_29 (string "9494929896939494949494949494949494949494949492989693949494949494") (owner "Xilinx"))
              (property INIT_2A (string "9494949494949494949494949494929896939494949494949494949494949494") (owner "Xilinx"))
              (property INIT_2B (string "9494949494949298969394949494949494949494949494949494929896939494") (owner "Xilinx"))
              (property INIT_2C (string "9693949494949494949494949494949494949298969394949494949494949494") (owner "Xilinx"))
              (property INIT_2D (string "9494949494949494949492989693949494949494949494949494949494949298") (owner "Xilinx"))
              (property INIT_2E (string "9494929896939494949494949494949494949494949492989693949494949494") (owner "Xilinx"))
              (property INIT_2F (string "9494949494949494949494949494929896939494949494949494949494949494") (owner "Xilinx"))
              (property INIT_30 (string "9494949494949298969394949494949494949494949494949494929896939494") (owner "Xilinx"))
              (property INIT_31 (string "9693949494949494949494949494949494949298969394949494949494949494") (owner "Xilinx"))
              (property INIT_32 (string "9494949494949494949492989693949494949494949494949494949494949298") (owner "Xilinx"))
              (property INIT_33 (string "9494919796939494949494949494949494949494949491989693949494949494") (owner "Xilinx"))
              (property INIT_34 (string "9393939393939393939393939394909795939494949494949494949494949494") (owner "Xilinx"))
              (property INIT_35 (string "9494949494949198939393939393939393939393939393939495939993939393") (owner "Xilinx"))
              (property INIT_36 (string "9693949494949494949494949494949494949298969394949494949494949494") (owner "Xilinx"))
              (property INIT_37 (string "9494949494949494949492989693949494949494949494949494949494949298") (owner "Xilinx"))
              (property INIT_38 (string "9494929896939494949494949494949494949494949492989693949494949494") (owner "Xilinx"))
              (property INIT_39 (string "9494949494949494949494949494929896939494949494949494949494949494") (owner "Xilinx"))
              (property INIT_3A (string "9393939394959399969394949494949494949494949494949494929896939494") (owner "Xilinx"))
              (property INIT_3B (string "9693949494949494949494949494949494949198939393939393939393939393") (owner "Xilinx"))
              (property INIT_3C (string "9494949494949494949492989693949494949494949494949494949494949298") (owner "Xilinx"))
              (property INIT_3D (string "9494929896939494949494949494949494949494949492989693949494949494") (owner "Xilinx"))
              (property INIT_3E (string "9494949494949494949494949494929896939494949494949494949494949494") (owner "Xilinx"))
              (property INIT_3F (string "9494949494949298969394949494949494949494949494949494929896939494") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RDADDR_COLLISION_HWCONFIG (string "DELAYED_WRITE") (owner "Xilinx"))
              (property READ_WIDTH_A (integer 9) (owner "Xilinx"))
              (property READ_WIDTH_B (integer 9) (owner "Xilinx"))
              (property RSTREG_PRIORITY_A (string "REGCE") (owner "Xilinx"))
              (property RSTREG_PRIORITY_B (string "REGCE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "7SERIES") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_WIDTH_A (integer 9) (owner "Xilinx"))
              (property WRITE_WIDTH_B (integer 9) (owner "Xilinx"))
              (property EN_PWRGATE (string "NONE") (owner "Xilinx"))
              (property EN_SDBITERR_INIT_V6 (string "FALSE") (owner "Xilinx"))
              (property SAVEDATA (string "FALSE") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB18E1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:ADDRATIEHIGH<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:ADDRBTIEHIGH<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRARDADDR<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRBWRADDR<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:WEBWE<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property INITP_00 (string "60DCE01FCE813C383FCF80FEE02FEEF9FE59448911FFEF47FBF1FABFF7EC1FFF") (owner "Xilinx"))
              (property INITP_01 (string "602FFE98681FFE9CEDC7FFB3B1FEBF2073F006FE418FD830FD004F800CF00D4F") (owner "Xilinx"))
              (property INITP_02 (string "FD7FFFD7FFFD7FFFD7FFFD7FFFD7FFFD7FFFD3FFFD40002DFFF6BFFFC60006B8") (owner "Xilinx"))
              (property INITP_03 (string "D7FFFD7FFFD7FFFD7FFFD7FFFD7FFFD7FFFD7FFFD7FFFD7FFFD7FFFD7FFFD7FF") (owner "Xilinx"))
              (property INITP_04 (string "7FFFD7FFFD7FFFD7FFFD7FFFD7FFFD7FFFD3FFFD400027FFFC7FFFD7FFFD7FFF") (owner "Xilinx"))
              (property INITP_05 (string "FFFD7FFFD7FFFD7FFFD7FFFD7FFFD7FFFD7FFFD7FFFD7FFFD7FFFD7FFFD7FFFD") (owner "Xilinx"))
              (property INITP_06 (string "FFD7FFFD7FFFD3FFFD400027FFFF7FFFF7FFFD7FFFC7FFFC7FFFD7FFFD7FFFD7") (owner "Xilinx"))
              (property INITP_07 (string "FD7FFFD7FFFD7FFFD7FFFD7FFFD7FFFD3FFFD400027FFFD7FFFD7FFFD7FFFD7F") (owner "Xilinx"))
              (property INIT_00 (string "2D2C2DACACADADADADAC2D2E1B1A99999999999A9A9A9A9A9A9A9A9A9A9A9A9D") (owner "Xilinx"))
              (property INIT_01 (string "FFFF7FFFFF7FFFFFFFFFFFFF7F7F7FFFFFFFFFFFFF7FFFFFACAC2C2D2D2D2CAD") (owner "Xilinx"))
              (property INIT_02 (string "5E5E5E5D627471F0F1F1F1F1F1F1F1F17F7F7FFF7F7F7F7FFFFF7FFF7FFFFFFF") (owner "Xilinx"))
              (property INIT_03 (string "F2F2F2F2F2F272716BDBDE5EDE5E5EDEDAEC73F1F271F1F171F1F170DE5F5FDE") (owner "Xilinx"))
              (property INIT_04 (string "F2715B5E5E5E5E5E5E5C657472F2F2F2F2F27171735FDE5EDEDEDEDE5EDD7572") (owner "Xilinx"))
              (property INIT_05 (string "5E5E5DDEF4F2F2F2F2F2F270717467DCDE5E5E5E5E5EDBEEF3F2F2F2F2F2F271") (owner "Xilinx"))
              (property INIT_06 (string "F2F2F270F1F2F2EE5B5E5E5E5E5E5EDCE7F372F2F2F2F27072F275DE5D5E5E5E") (owner "Xilinx"))
              (property INIT_07 (string "75DBDE5E5E5E5E5E5DE07472F2F2F27071F3717464DC5E5E5E5E5EDE5B71F372") (owner "Xilinx"))
              (property INIT_08 (string "5E5EDAF3F2F27270F1F272F273EDDB5E5E5E5E5EDE5BE974F1F2F270F27272F2") (owner "Xilinx"))
              (property INIT_09 (string "F1F2F272F272725B5E5E5E5E5E5EDD62F572F270F1F2F2727274E35C5E5E5E5E") (owner "Xilinx"))
              (property INIT_0A (string "DF5D5E5E5E5E5EDE5BF3F27071F2F2F2F272F36A5C5E5E5E5E5EDE5BEDF37270") (owner "Xilinx"))
              (property INIT_0B (string "5E5BEE72717172F2F2F2F2F270DB5E5E5E5E5E5E5CE4F5F1F172F2F27272F374") (owner "Xilinx"))
              (property INIT_0C (string "72F27271F274DC5DDFDEDEDEDE5EDEF3F17172F2F2F2727275E7DC5E5E5E5E5E") (owner "Xilinx"))
              (property INIT_0D (string "474747C747474747F6F777F7F7F6767776F7745E60E0E0E061615FEA71727272") (owner "Xilinx"))
              (property INIT_0E (string "BB3A3CBC3BBCBBBBBBBBBB3B3BBC3C3CBC3B3BBD4BCB4CCA4BCBCB4B4BCBCC48") (owner "Xilinx"))
              (property INIT_0F (string "D35454D3D3D3D3D3D4D4D45547C848C8C8484747474747C748C8C84848C8C8C8") (owner "Xilinx"))
              (property INIT_10 (string "E4E464E4505050CFCFCFCFCFCFCFCFCFCFCFCFCFCFCF4FD1D4D454D3D3D3D3D3") (owner "Xilinx"))
              (property INIT_11 (string "ECECECECECECECECECECECEC6CECEC6D64E464E4E4E5E4E5E5E4E4E5E5E5E5E5") (owner "Xilinx"))
              (property INIT_12 (string "6B6B6B6B6B6B6BECEB6BEAEBEBEBEBEBEBEBEBEBEBEBEBEBEBEB6BEB6C6D6EEC") (owner "Xilinx"))
              (property INIT_13 (string "6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6BEB6B6B6B6B6B6B6B6B6B6B") (owner "Xilinx"))
              (property INIT_14 (string "6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC") (owner "Xilinx"))
              (property INIT_15 (string "6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B") (owner "Xilinx"))
              (property INIT_16 (string "6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B") (owner "Xilinx"))
              (property INIT_17 (string "6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B") (owner "Xilinx"))
              (property INIT_18 (string "6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B") (owner "Xilinx"))
              (property INIT_19 (string "6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC") (owner "Xilinx"))
              (property INIT_1A (string "6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B") (owner "Xilinx"))
              (property INIT_1B (string "6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B") (owner "Xilinx"))
              (property INIT_1C (string "6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B") (owner "Xilinx"))
              (property INIT_1D (string "6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B") (owner "Xilinx"))
              (property INIT_1E (string "6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC") (owner "Xilinx"))
              (property INIT_1F (string "6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B") (owner "Xilinx"))
              (property INIT_20 (string "6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B") (owner "Xilinx"))
              (property INIT_21 (string "6B6B6B6B6B6BEB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEBEB6B6B6B6B") (owner "Xilinx"))
              (property INIT_22 (string "EB6BEAEBEBEBEBEBEBEBEBEBEBEBEBEBEBEB6BEB6B6B6B6B6B6B6B6B6B6B6B6B") (owner "Xilinx"))
              (property INIT_23 (string "6B6B6B6B6B6B6B6B6B6B6BEC6BEB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC") (owner "Xilinx"))
              (property INIT_24 (string "6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B") (owner "Xilinx"))
              (property INIT_25 (string "6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B") (owner "Xilinx"))
              (property INIT_26 (string "6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B") (owner "Xilinx"))
              (property INIT_27 (string "6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B") (owner "Xilinx"))
              (property INIT_28 (string "6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC") (owner "Xilinx"))
              (property INIT_29 (string "6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B") (owner "Xilinx"))
              (property INIT_2A (string "6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B") (owner "Xilinx"))
              (property INIT_2B (string "6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B") (owner "Xilinx"))
              (property INIT_2C (string "6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B") (owner "Xilinx"))
              (property INIT_2D (string "6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC") (owner "Xilinx"))
              (property INIT_2E (string "6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B") (owner "Xilinx"))
              (property INIT_2F (string "6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B") (owner "Xilinx"))
              (property INIT_30 (string "6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B") (owner "Xilinx"))
              (property INIT_31 (string "6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEBEB6B6B6B6B6B6B6B6B6B6B6B6B") (owner "Xilinx"))
              (property INIT_32 (string "6B6B6B6B6B6B6B6B6B6BEB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEB6B") (owner "Xilinx"))
              (property INIT_33 (string "6B6B6BEB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEBEB6B6B6B6B6B6B6B6B") (owner "Xilinx"))
              (property INIT_34 (string "6B6B6B6B6B6B6B6B6B6B6B6B6B6BEB6C6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B") (owner "Xilinx"))
              (property INIT_35 (string "6B6B6B6B6B6B6BECEB6BEAEBEBEBEBEBEBEBEBEBEBEBEBEBEBEB6BEB6B6B6B6B") (owner "Xilinx"))
              (property INIT_36 (string "6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6BEB6B6B6B6B6B6B6B6B6B6B") (owner "Xilinx"))
              (property INIT_37 (string "6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC") (owner "Xilinx"))
              (property INIT_38 (string "6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B") (owner "Xilinx"))
              (property INIT_39 (string "6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B") (owner "Xilinx"))
              (property INIT_3A (string "EBEBEBEBEBEB6BEB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B") (owner "Xilinx"))
              (property INIT_3B (string "6BEB6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BECEB6BEAEBEBEBEBEBEBEBEBEB") (owner "Xilinx"))
              (property INIT_3C (string "6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC") (owner "Xilinx"))
              (property INIT_3D (string "6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B") (owner "Xilinx"))
              (property INIT_3E (string "6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B") (owner "Xilinx"))
              (property INIT_3F (string "6B6B6B6B6B6B6BEC6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6B6BEC6B6B6B6B") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RDADDR_COLLISION_HWCONFIG (string "DELAYED_WRITE") (owner "Xilinx"))
              (property READ_WIDTH_A (integer 9) (owner "Xilinx"))
              (property READ_WIDTH_B (integer 9) (owner "Xilinx"))
              (property RSTREG_PRIORITY_A (string "REGCE") (owner "Xilinx"))
              (property RSTREG_PRIORITY_B (string "REGCE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "7SERIES") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_WIDTH_A (integer 9) (owner "Xilinx"))
              (property WRITE_WIDTH_B (integer 9) (owner "Xilinx"))
              (property EN_PWRGATE (string "NONE") (owner "Xilinx"))
              (property EN_SDBITERR_INIT_V6 (string "FALSE") (owner "Xilinx"))
              (property SAVEDATA (string "FALSE") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/v6_init.ram/NO_BMM_INFO.SP.SIMPLE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB18E1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:ADDRATIEHIGH<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:ADDRBTIEHIGH<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRARDADDR<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRBWRADDR<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:WEBWE<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "1818181818181818181818191111111111111110101010101010101010101011") (owner "Xilinx"))
              (property INIT_01 (string "3B3B3B3B3E3F3E3E3E3E3E3E3F3F3F3E3E3E3E3E3E3F3E3F1818181818181818") (owner "Xilinx"))
              (property INIT_02 (string "2626262528302F2E2E2E2E2E2E2E2E2F3D3D3D3D3D3D3D3D3D3B3C3C3C3B3B3B") (owner "Xilinx"))
              (property INIT_03 (string "2D2D2D2D2D2D2D2E2B21232323242423222A2E2D2D2D2D2D2D2D2D2E25262625") (owner "Xilinx"))
              (property INIT_04 (string "2D2D2224242424242423272F2D2D2D2D2D2D2D2E2F2423242323232323232F2D") (owner "Xilinx"))
              (property INIT_05 (string "242423232E2D2D2D2D2D2D2E2D2E2822232424242424222C2D2D2D2D2D2D2D2E") (owner "Xilinx"))
              (property INIT_06 (string "2D2D2D2E2D2D2D2C2224242424242422282E2D2D2D2D2D2E2E2D2F2323242424") (owner "Xilinx"))
              (property INIT_07 (string "2F2223242424242423242F2D2D2D2D2E2D2D2D2F2723242424242423222D2D2D") (owner "Xilinx"))
              (property INIT_08 (string "2424222E2D2D2D2E2D2D2D2D2E2B2224242424242322292E2D2D2D2E2D2D2D2D") (owner "Xilinx"))
              (property INIT_09 (string "2D2D2D2D2D2D2E2224242424242423262F2D2D2E2D2D2D2D2D2F262324242424") (owner "Xilinx"))
              (property INIT_0A (string "2423242424242423222E2D2E2D2D2D2D2D2D2E2922242424242423222B2E2D2E") (owner "Xilinx"))
              (property INIT_0B (string "24222B2E2E2E2D2D2D2D2D2D2D2224242424242423262E2E2D2D2D2D2D2D2D2F") (owner "Xilinx"))
              (property INIT_0C (string "2D2D2D2D2D2F2323232323232323232F2D2E2D2D2D2D2D2D2F28222424242424") (owner "Xilinx"))
              (property INIT_0D (string "1B1B1B1B1B1B1C1C2F3030303030303030302F24252525252525242A2E2E2D2D") (owner "Xilinx"))
              (property INIT_0E (string "17171717171717171717171717171717171717171D1D1D1D1D1D1D1D1D1D1E1C") (owner "Xilinx"))
              (property INIT_0F (string "3232323232323232323232332222222222222222222222222222222222222223") (owner "Xilinx"))
              (property INIT_10 (string "3535353530303030303030303030303030303030302F30303132323232323232") (owner "Xilinx"))
              (property INIT_11 (string "3636363636363636363636363736363735353535353535353535353535353535") (owner "Xilinx"))
              (property INIT_12 (string "3636363636363636363636363636363636363636363636363636363636363736") (owner "Xilinx"))
              (property INIT_13 (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_14 (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_15 (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_16 (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_17 (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_18 (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_19 (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_1A (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_1B (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_1C (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_1D (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_1E (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_1F (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_20 (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_21 (string "3636363636363637363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_22 (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_23 (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_24 (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_25 (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_26 (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_27 (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_28 (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_29 (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_2A (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_2B (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_2C (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_2D (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_2E (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_2F (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_30 (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_31 (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_32 (string "3636363636363636363636373636363636363636363636363636363636363637") (owner "Xilinx"))
              (property INIT_33 (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_34 (string "3636363636363636363636363636353636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_35 (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_36 (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_37 (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_38 (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_39 (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_3A (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_3B (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_3C (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_3D (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_3E (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_3F (string "3636363636363636363636363636363636363636363636363636363636363636") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RDADDR_COLLISION_HWCONFIG (string "DELAYED_WRITE") (owner "Xilinx"))
              (property READ_WIDTH_A (integer 9) (owner "Xilinx"))
              (property READ_WIDTH_B (integer 9) (owner "Xilinx"))
              (property RSTREG_PRIORITY_A (string "REGCE") (owner "Xilinx"))
              (property RSTREG_PRIORITY_B (string "REGCE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "7SERIES") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_WIDTH_A (integer 9) (owner "Xilinx"))
              (property WRITE_WIDTH_B (integer 9) (owner "Xilinx"))
              (property EN_PWRGATE (string "NONE") (owner "Xilinx"))
              (property EN_SDBITERR_INIT_V6 (string "FALSE") (owner "Xilinx"))
              (property SAVEDATA (string "FALSE") (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out21_INV_0 "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/out21_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram")
              (viewRef view_1 (cellRef RAMB18E1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:ADDRATIEHIGH<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:ADDRBTIEHIGH<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRARDADDR<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRBWRADDR<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPADIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIPBDIP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPADOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOPBDOP<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIADI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:INPUT:DIBDI<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOADO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "16:OUTPUT:DOBDO<15:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:INPUT:WEBWE<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property INITP_00 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_01 (string "362D1E14362D1E14360D1A12363D2218360D1E16362D1E13362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_02 (string "362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_03 (string "360D1E16362D1E13362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_04 (string "362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14360D1A12363D2218") (owner "Xilinx"))
              (property INIT_05 (string "362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_06 (string "362D1E14362D1E14360D1A12363D2218360D1E16362D1E13362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_07 (string "362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_08 (string "360D1E16362D1E13362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_09 (string "362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14360D1A12363D2218") (owner "Xilinx"))
              (property INIT_0A (string "362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_0B (string "362D1E14362D1E14360D1A12363D2218360D1E16362D1E13362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_0C (string "362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_0D (string "360D1E16362D1E13362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_0E (string "362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14360D1A12363D2218") (owner "Xilinx"))
              (property INIT_0F (string "362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_10 (string "362D1E14362D1E14360D1A12363D2218360D1E16362D1E13362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_11 (string "362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_12 (string "360D1E16362D1E13362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_13 (string "362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14360D1A12363D2218") (owner "Xilinx"))
              (property INIT_14 (string "362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_15 (string "362D1E14362D1E14360D1A12363D2218360D1E16362D1E13362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_16 (string "362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_17 (string "360D1E16362D1E13362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_18 (string "362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14360D1A12363D2218") (owner "Xilinx"))
              (property INIT_19 (string "362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_1A (string "362D1E14362D1E14360D1A12363D2218360D1E16362D1E13362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_1B (string "362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_1C (string "360D1E16362D1E13362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_1D (string "362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14360D1A12363D2218") (owner "Xilinx"))
              (property INIT_1E (string "362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_1F (string "362D1E14362D1E14360D1A12363D2218360D1E16362D1E13362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_20 (string "362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_21 (string "360D1E16362D1E13362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_22 (string "362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14360D1A12363D2218") (owner "Xilinx"))
              (property INIT_23 (string "362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_24 (string "362D1E14362D1E14360D1A12363D2218360D1E16362D1E13362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_25 (string "362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_26 (string "360D1E16362D1E13362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_27 (string "362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14361D1A12363D1E18") (owner "Xilinx"))
              (property INIT_28 (string "362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_29 (string "362D1E14362D1E14361D1E12370D1A18360D1E16362D1E13362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_2A (string "362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_2B (string "360D1E16362D1E13362D1E14362D1E14362D1E14362D1E14362D1E14362D1E14") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "00000") (owner "Xilinx"))
              (property INIT_B (string "00000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RAM_MODE (string "TDP") (owner "Xilinx"))
              (property RDADDR_COLLISION_HWCONFIG (string "DELAYED_WRITE") (owner "Xilinx"))
              (property READ_WIDTH_A (integer 18) (owner "Xilinx"))
              (property READ_WIDTH_B (integer 18) (owner "Xilinx"))
              (property RSTREG_PRIORITY_A (string "REGCE") (owner "Xilinx"))
              (property RSTREG_PRIORITY_B (string "REGCE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "7SERIES") (owner "Xilinx"))
              (property SRVAL_A (string "00000") (owner "Xilinx"))
              (property SRVAL_B (string "00000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_WIDTH_A (integer 18) (owner "Xilinx"))
              (property WRITE_WIDTH_B (integer 18) (owner "Xilinx"))
              (property EN_PWRGATE (string "NONE") (owner "Xilinx"))
              (property EN_SDBITERR_INIT_V6 (string "FALSE") (owner "Xilinx"))
              (property SAVEDATA (string "FALSE") (owner "Xilinx"))
            )
            (net N0
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef CE (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0))
                (portRef CE (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1))
                (portRef CE (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2))
                (portRef (member ADDRBWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net N1
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef (member ADDRARDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEBWE 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEBWE 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEBWE 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEBWE 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef ENBWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEAREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef RSTRAMARSTRAM
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef RSTRAMB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef RSTREGARSTREG
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef RSTREGB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEBWE 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEBWE 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEBWE 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEBWE 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef ENBWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEAREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef RSTRAMARSTRAM
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef RSTRAMB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef RSTREGARSTREG
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef RSTREGB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEBWE 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEBWE 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEBWE 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member WEBWE 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef ENBWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEAREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef RSTRAMARSTRAM
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef RSTRAMB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef RSTREGARSTREG
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef RSTREGB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRARDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRARDADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRARDADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRARDADDR 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIADI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIBDI 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIPADIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIPADIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIPBDIP 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member DIPBDIP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member WEA 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member WEA 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member WEBWE 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member WEBWE 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member WEBWE 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member WEBWE 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef REGCEAREGCE
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef REGCEB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef RSTRAMARSTRAM
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef RSTRAMB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef RSTREGARSTREG
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef RSTREGB
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename douta_0_ "douta<0>")
              (joined
                (portRef (member douta 23))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111))
              )
            )
            (net (rename douta_1_ "douta<1>")
              (joined
                (portRef (member douta 22))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121))
              )
            )
            (net (rename douta_2_ "douta<2>")
              (joined
                (portRef (member douta 21))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux171))
              )
            )
            (net (rename douta_3_ "douta<3>")
              (joined
                (portRef (member douta 20))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux181))
              )
            )
            (net (rename douta_4_ "douta<4>")
              (joined
                (portRef (member douta 19))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux191))
              )
            )
            (net (rename douta_5_ "douta<5>")
              (joined
                (portRef (member douta 18))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux201))
              )
            )
            (net (rename douta_6_ "douta<6>")
              (joined
                (portRef (member douta 17))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux211))
              )
            )
            (net (rename douta_7_ "douta<7>")
              (joined
                (portRef (member douta 16))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux221))
              )
            )
            (net (rename douta_8_ "douta<8>")
              (joined
                (portRef (member douta 15))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux231))
              )
            )
            (net (rename douta_9_ "douta<9>")
              (joined
                (portRef (member douta 14))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux241))
              )
            )
            (net (rename douta_10_ "douta<10>")
              (joined
                (portRef (member douta 13))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux25))
              )
            )
            (net (rename douta_11_ "douta<11>")
              (joined
                (portRef (member douta 12))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31))
              )
            )
            (net (rename douta_12_ "douta<12>")
              (joined
                (portRef (member douta 11))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41))
              )
            )
            (net (rename douta_13_ "douta<13>")
              (joined
                (portRef (member douta 10))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51))
              )
            )
            (net (rename douta_14_ "douta<14>")
              (joined
                (portRef (member douta 9))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
              )
            )
            (net (rename douta_15_ "douta<15>")
              (joined
                (portRef (member douta 8))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
              )
            )
            (net (rename douta_16_ "douta<16>")
              (joined
                (portRef (member douta 7))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
              )
            )
            (net (rename douta_17_ "douta<17>")
              (joined
                (portRef (member douta 6))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux91))
              )
            )
            (net (rename douta_18_ "douta<18>")
              (joined
                (portRef (member douta 5))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101))
              )
            )
            (net (rename douta_19_ "douta<19>")
              (joined
                (portRef (member douta 4))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux112))
              )
            )
            (net (rename douta_20_ "douta<20>")
              (joined
                (portRef (member douta 3))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131))
              )
            )
            (net (rename douta_21_ "douta<21>")
              (joined
                (portRef (member douta 2))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141))
              )
            )
            (net (rename douta_22_ "douta<22>")
              (joined
                (portRef (member douta 1))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux151))
              )
            )
            (net (rename douta_23_ "douta<23>")
              (joined
                (portRef (member douta 0))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux161))
              )
            )
            (net clka
              (joined
                (portRef clka)
                (portRef C (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0))
                (portRef C (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1))
                (portRef C (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2))
                (portRef CLKARDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef CLKBWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef CLKARDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef CLKBWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef CLKARDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef CLKBWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef CLKARDCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef CLKBWRCLK
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename addra_0_ "addra<0>")
              (joined
                (portRef (member addra 11))
                (portRef (member ADDRARDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename addra_1_ "addra<1>")
              (joined
                (portRef (member addra 10))
                (portRef (member ADDRARDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename addra_2_ "addra<2>")
              (joined
                (portRef (member addra 9))
                (portRef (member ADDRARDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename addra_3_ "addra<3>")
              (joined
                (portRef (member addra 8))
                (portRef (member ADDRARDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename addra_4_ "addra<4>")
              (joined
                (portRef (member addra 7))
                (portRef (member ADDRARDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename addra_5_ "addra<5>")
              (joined
                (portRef (member addra 6))
                (portRef (member ADDRARDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename addra_6_ "addra<6>")
              (joined
                (portRef (member addra 5))
                (portRef (member ADDRARDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename addra_7_ "addra<7>")
              (joined
                (portRef (member addra 4))
                (portRef (member ADDRARDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename addra_8_ "addra<8>")
              (joined
                (portRef (member addra 3))
                (portRef (member ADDRARDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef (member ADDRBWRADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename addra_9_ "addra<9>")
              (joined
                (portRef (member addra 2))
                (portRef D (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0))
                (portRef I1
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__PWR_16_o_equal_5_o_2_1))
                (portRef (member ADDRARDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_10_ "addra<10>")
              (joined
                (portRef (member addra 1))
                (portRef D (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1))
                (portRef I0
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__PWR_16_o_equal_5_o_2_1))
                (portRef (member ADDRARDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef (member ADDRARDADDR 0) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename addra_11_ "addra<11>")
              (joined
                (portRef (member addra 0))
                (portRef D (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2))
                (portRef I2
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__PWR_16_o_equal_5_o_2_1))
                (portRef I (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out21_INV_0))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<2>")
              (joined
                (portRef Q (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_2))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux25))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux91))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux112))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux151))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux161))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux171))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux181))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux191))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux201))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux211))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux221))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux231))
                (portRef I0 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux241))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<1>")
              (joined
                (portRef Q (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_1))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux25))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux91))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux112))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux151))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux161))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux171))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux181))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux191))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux201))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux211))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux221))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux231))
                (portRef I4 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux241))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe<0>")
              (joined
                (portRef Q (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_sel_pipe_0))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux25))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux91))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux112))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux151))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux161))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux171))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux181))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux191))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux201))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux211))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux221))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux231))
                (portRef I3 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux241))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_ram_ena "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_ena")
              (joined
                (portRef ENARDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef ENARDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef ENARDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
                (portRef O (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_out21_INV_0))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ena_array_4_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ena_array<4>")
              (joined
                (portRef O
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_bindec_a_bindec_inst_a_ADDR_2__PWR_16_o_equal_5_o_2_1))
                (portRef ENARDEN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
                (portRef ENBWREN
 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<0>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<1>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux112))
                (portRef (member DOADO 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_ram_douta_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<2>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131))
                (portRef (member DOADO 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_ram_douta_3_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<3>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141))
                (portRef (member DOADO 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_ram_douta_4_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<4>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux151))
                (portRef (member DOADO 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_ram_douta_5_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.ram_douta<5>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux161))
                (portRef (member DOADO 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_3__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<0>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux241))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<1>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux25))
                (portRef (member DOADO 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<2>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31))
                (portRef (member DOADO 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_3_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<3>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41))
                (portRef (member DOADO 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_4_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<4>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51))
                (portRef (member DOADO 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_5_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<5>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef (member DOADO 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_6_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<6>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef (member DOADO 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_7_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<7>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef (member DOADO 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_ram_douta_8_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.ram_douta<8>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux91))
                (portRef (member DOPADOP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_2__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<0>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<1>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121))
                (portRef (member DOADO 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<2>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux171))
                (portRef (member DOADO 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_3_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<3>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux181))
                (portRef (member DOADO 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_4_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<4>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux191))
                (portRef (member DOADO 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_5_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<5>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux201))
                (portRef (member DOADO 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_6_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<6>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux211))
                (portRef (member DOADO 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_7_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<7>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux221))
                (portRef (member DOADO 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_8_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<8>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux231))
                (portRef (member DOADO 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_9_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<9>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux241))
                (portRef (member DOADO 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_10_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<10>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux25))
                (portRef (member DOADO 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_11_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<11>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux31))
                (portRef (member DOADO 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_12_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<12>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux41))
                (portRef (member DOBDO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_13_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<13>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux51))
                (portRef (member DOBDO 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_14_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<14>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux61))
                (portRef (member DOBDO 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_15_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<15>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux71))
                (portRef (member DOBDO 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_16_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<16>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux81))
                (portRef (member DOBDO 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_17_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<17>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux91))
                (portRef (member DOBDO 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_18_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<18>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux101))
                (portRef (member DOBDO 7) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_19_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<19>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux112))
                (portRef (member DOBDO 6) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_20_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<20>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux131))
                (portRef (member DOBDO 5) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_21_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<21>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux141))
                (portRef (member DOBDO 4) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_22_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<22>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux151))
                (portRef (member DOBDO 3) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_ram_douta_23_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.ram_douta<23>")
              (joined
                (portRef I2 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux161))
                (portRef (member DOBDO 2) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_1__ram_r_v6_init_ram_NO_BMM_INFO_SP_WIDE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_ram_douta_0_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<0>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux111))
                (portRef (member DOADO 15) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_ram_douta_1_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<1>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux121))
                (portRef (member DOADO 14) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_ram_douta_2_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<2>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux171))
                (portRef (member DOADO 13) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_ram_douta_3_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<3>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux181))
                (portRef (member DOADO 12) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_ram_douta_4_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<4>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux191))
                (portRef (member DOADO 11) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_ram_douta_5_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<5>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux201))
                (portRef (member DOADO 10) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_ram_douta_6_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<6>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux211))
                (portRef (member DOADO 9) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_ram_douta_7_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<7>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux221))
                (portRef (member DOADO 8) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
            (net (rename U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_ram_douta_8_ "U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.ram_douta<8>")
              (joined
                (portRef I1 (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_has_mux_a_A_Mmux_dout_mux231))
                (portRef (member DOPADOP 1) (instanceRef U0_xst_blk_mem_generator_gnativebmg_native_blk_mem_gen_valid_cstr_ramloop_0__ram_r_v6_init_ram_NO_BMM_INFO_SP_SIMPLE_PRIM18_ram))
              )
            )
          )
      )
    )
  )

  (design horizon
    (cellRef horizon
      (libraryRef horizon_lib)
    )
    (property PART (string "7k160tffg676-2l") (owner "Xilinx"))
  )
)

