#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Sun Sep 10 12:09:52 2017
# Process ID: 11248
# Current directory: C:/Users/tim/fpgaprojects/factorise2/factorise2.runs/synth_1
# Command line: vivado.exe -log factorise.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source factorise.tcl
# Log file: C:/Users/tim/fpgaprojects/factorise2/factorise2.runs/synth_1/factorise.vds
# Journal file: C:/Users/tim/fpgaprojects/factorise2/factorise2.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source factorise.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/tim/fpgaprojects/useful-components/UART'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
Command: synth_design -top factorise -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t-cpg236'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 9232 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 325.660 ; gain = 75.055
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'factorise' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:57]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter DIVIDER_WIDTH bound to: 35 - type: integer 
	Parameter DIVIDER_COUNT bound to: 62 - type: integer 
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 0 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 0 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized1' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 2 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized1' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized3' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 4 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized3' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 6 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized5' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 6 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized5' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized7' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 8 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized7' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized9' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 10 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized9' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized11' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 12 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized11' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 14 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized13' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 14 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized13' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 16 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized15' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 16 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized15' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 18 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized17' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 18 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized17' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 20 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized19' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 20 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized19' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 22 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized21' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 22 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized21' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 24 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized23' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 24 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized23' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 26 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized25' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 26 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized25' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 28 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized27' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 28 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized27' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 30 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized29' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 30 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized29' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized31' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized31' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 34 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized33' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 34 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized33' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 36 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized35' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 36 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized35' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 38 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized37' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 38 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized37' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 40 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized39' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 40 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized39' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 42 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized41' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 42 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized41' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 44 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized43' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 44 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized43' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 46 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized45' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 46 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized45' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 48 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized47' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 48 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized47' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 50 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized49' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 50 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized49' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 52 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized51' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 52 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized51' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 54 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized53' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 54 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized53' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 56 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized55' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 56 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized55' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 58 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized57' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 58 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized57' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 60 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized59' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 60 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized59' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 62 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized61' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 62 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized61' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 64 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized63' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 64 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized63' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 66 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized65' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 66 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized65' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 68 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized67' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 68 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized67' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 70 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized69' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 70 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized69' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 72 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized71' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 72 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized71' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 74 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized73' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 74 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized73' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 76 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized75' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 76 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized75' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 78 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized77' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 78 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized77' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 80 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized79' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 80 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized79' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 82 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized81' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 82 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized81' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 84 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized83' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 84 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized83' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 86 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized85' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 86 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized85' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 88 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized87' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 88 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized87' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 90 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized89' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 90 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized89' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 92 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized91' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 92 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized91' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 94 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized93' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 94 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized93' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 96 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized95' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 96 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized95' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 98 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized97' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 98 - type: integer 
WARNING: [Synth 8-614] signal 's_perfect' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
WARNING: [Synth 8-614] signal 's_ready' is read in the process but is not in the sensitivity list [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:62]
INFO: [Common 17-14] Message 'Synth 8-614' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized97' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 100 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized99' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 100 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized99' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 102 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized101' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 102 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized101' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 104 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized103' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 104 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized103' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 106 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized105' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 106 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized105' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 108 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized107' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 108 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized107' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 110 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized109' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 110 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized109' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 112 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized111' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 112 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized111' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 114 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized113' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 114 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized113' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 116 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized115' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 116 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized115' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 118 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized117' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 118 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized117' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 120 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized119' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 120 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized119' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 122 - type: integer 
INFO: [Synth 8-3491] module 'divtest' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:34' bound to instance 'DivTestX' of component 'divtest' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:217]
INFO: [Synth 8-638] synthesizing module 'divtest__parameterized121' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
	Parameter OPERAND_WIDTH bound to: 70 - type: integer 
	Parameter OFFSET bound to: 122 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'divtest__parameterized121' (1#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:48]
INFO: [Synth 8-3491] module 'stringsrom' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/bd/stringsrom/hdl/stringsrom.vhd:14' bound to instance 'stringsrom_i' of component 'stringsrom' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:232]
INFO: [Synth 8-638] synthesizing module 'stringsrom' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/bd/stringsrom/hdl/stringsrom.vhd:27]
INFO: [Synth 8-3491] module 'stringsrom_blk_mem_gen_0_0' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.runs/synth_1/.Xil/Vivado-11248-timbox/realtime/stringsrom_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'stringsrom_blk_mem_gen_0_0' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/bd/stringsrom/hdl/stringsrom.vhd:45]
INFO: [Synth 8-638] synthesizing module 'stringsrom_blk_mem_gen_0_0' [C:/Users/tim/fpgaprojects/factorise2/factorise2.runs/synth_1/.Xil/Vivado-11248-timbox/realtime/stringsrom_blk_mem_gen_0_0_stub.vhdl:15]
INFO: [Synth 8-256] done synthesizing module 'stringsrom' (2#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/bd/stringsrom/hdl/stringsrom.vhd:27]
INFO: [Synth 8-3491] module 'sendMessage' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/sendMessage.vhd:35' bound to instance 'sendmessage_i' of component 'sendMessage' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:240]
INFO: [Synth 8-638] synthesizing module 'sendMessage' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/sendMessage.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'sendMessage' (3#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/sendMessage.vhd:47]
INFO: [Synth 8-3491] module 'dataentry_ram' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/bd/dataentry_ram/hdl/dataentry_ram.vhd:14' bound to instance 'dataentry_ram_i' of component 'dataentry_ram' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:253]
INFO: [Synth 8-638] synthesizing module 'dataentry_ram' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/bd/dataentry_ram/hdl/dataentry_ram.vhd:32]
INFO: [Synth 8-3491] module 'dataentry_ram_blk_mem_gen_0_0' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.runs/synth_1/.Xil/Vivado-11248-timbox/realtime/dataentry_ram_blk_mem_gen_0_0_stub.vhdl:5' bound to instance 'blk_mem_gen_0' of component 'dataentry_ram_blk_mem_gen_0_0' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/bd/dataentry_ram/hdl/dataentry_ram.vhd:65]
INFO: [Synth 8-638] synthesizing module 'dataentry_ram_blk_mem_gen_0_0' [C:/Users/tim/fpgaprojects/factorise2/factorise2.runs/synth_1/.Xil/Vivado-11248-timbox/realtime/dataentry_ram_blk_mem_gen_0_0_stub.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'dataentry_ram' (4#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/bd/dataentry_ram/hdl/dataentry_ram.vhd:32]
INFO: [Synth 8-3491] module 'readinput' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/readinput.vhd:34' bound to instance 'readinput_i' of component 'readinput' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:266]
INFO: [Synth 8-638] synthesizing module 'readinput' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/readinput.vhd:58]
WARNING: [Synth 8-3848] Net debug in module/entity readinput does not have driver. [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/readinput.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'readinput' (5#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/readinput.vhd:58]
	Parameter OUTPUT_WIDTH bound to: 70 - type: integer 
INFO: [Synth 8-3491] module 'ascii2vector' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/ascii2vector.vhd:34' bound to instance 'ascii2vector_i' of component 'ascii2vector' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:289]
INFO: [Synth 8-638] synthesizing module 'ascii2vector' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/ascii2vector.vhd:46]
	Parameter OUTPUT_WIDTH bound to: 70 - type: integer 
WARNING: [Synth 8-6014] Unused sequential element v_result_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/ascii2vector.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element v_digit_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/ascii2vector.vhd:60]
INFO: [Synth 8-256] done synthesizing module 'ascii2vector' (6#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/ascii2vector.vhd:46]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-3491] module 'mux_generic_AB' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/mux_generic_AB.vhd:34' bound to instance 'UART_din_mux' of component 'mux_generic_AB' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:301]
INFO: [Synth 8-638] synthesizing module 'mux_generic_AB' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/mux_generic_AB.vhd:43]
	Parameter N bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_generic_AB' (7#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/mux_generic_AB.vhd:43]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'mux_generic_AB' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/mux_generic_AB.vhd:34' bound to instance 'UART_send_now_mux' of component 'mux_generic_AB' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:311]
INFO: [Synth 8-638] synthesizing module 'mux_generic_AB__parameterized1' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/mux_generic_AB.vhd:43]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_generic_AB__parameterized1' (7#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/mux_generic_AB.vhd:43]
INFO: [Synth 8-3491] module 'uart' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/bd/uart/hdl/uart.vhd:14' bound to instance 'uart_i' of component 'uart' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:321]
INFO: [Synth 8-638] synthesizing module 'uart' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/bd/uart/hdl/uart.vhd:32]
INFO: [Synth 8-3491] module 'uart_UART_0_0' declared at 'C:/Users/tim/fpgaprojects/factorise2/factorise2.runs/synth_1/.Xil/Vivado-11248-timbox/realtime/uart_UART_0_0_stub.vhdl:5' bound to instance 'UART_0' of component 'uart_UART_0_0' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/bd/uart/hdl/uart.vhd:65]
INFO: [Synth 8-638] synthesizing module 'uart_UART_0_0' [C:/Users/tim/fpgaprojects/factorise2/factorise2.runs/synth_1/.Xil/Vivado-11248-timbox/realtime/uart_UART_0_0_stub.vhdl:20]
INFO: [Synth 8-256] done synthesizing module 'uart' (8#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/bd/uart/hdl/uart.vhd:32]
WARNING: [Synth 8-6014] Unused sequential element c_message_welcome_addr_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:369]
WARNING: [Synth 8-6014] Unused sequential element c_message_confirm_addr_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:380]
WARNING: [Synth 8-6014] Unused sequential element c_message_vector_addr_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:431]
WARNING: [Synth 8-6014] Unused sequential element c_message_factorising_addr_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:460]
WARNING: [Synth 8-6014] Unused sequential element c_message_wasprime_addr_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:557]
WARNING: [Synth 8-6014] Unused sequential element c_message_foundfactor_addr_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:559]
WARNING: [Synth 8-6014] Unused sequential element c_v_division_count_start_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:474]
WARNING: [Synth 8-6014] Unused sequential element c_divider_count_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element c_divider_count_double_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:504]
INFO: [Synth 8-256] done synthesizing module 'factorise' (9#1) [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/factorise.vhd:57]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[15]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[14]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[13]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[12]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[11]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[10]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[9]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[8]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[7]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[6]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[5]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[4]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[3]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[2]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[1]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[0]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 484.969 ; gain = 234.363
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 484.969 ; gain = 234.363
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/tim/fpgaprojects/factorise2/factorise2.runs/synth_1/.Xil/Vivado-11248-timbox/dcp7/uart_UART_0_0_in_context.xdc] for cell 'uart_i/UART_0'
Finished Parsing XDC File [C:/Users/tim/fpgaprojects/factorise2/factorise2.runs/synth_1/.Xil/Vivado-11248-timbox/dcp7/uart_UART_0_0_in_context.xdc] for cell 'uart_i/UART_0'
Parsing XDC File [C:/Users/tim/fpgaprojects/factorise2/factorise2.runs/synth_1/.Xil/Vivado-11248-timbox/dcp9/dataentry_ram_blk_mem_gen_0_0_in_context.xdc] for cell 'dataentry_ram_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/tim/fpgaprojects/factorise2/factorise2.runs/synth_1/.Xil/Vivado-11248-timbox/dcp9/dataentry_ram_blk_mem_gen_0_0_in_context.xdc] for cell 'dataentry_ram_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/tim/fpgaprojects/factorise2/factorise2.runs/synth_1/.Xil/Vivado-11248-timbox/dcp11/stringsrom_blk_mem_gen_0_0_in_context.xdc] for cell 'stringsrom_i/blk_mem_gen_0'
Finished Parsing XDC File [C:/Users/tim/fpgaprojects/factorise2/factorise2.runs/synth_1/.Xil/Vivado-11248-timbox/dcp11/stringsrom_blk_mem_gen_0_0_in_context.xdc] for cell 'stringsrom_i/blk_mem_gen_0'
Parsing XDC File [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/constrs_1/imports/fpgaprojects/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/constrs_1/imports/fpgaprojects/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/constrs_1/imports/fpgaprojects/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/factorise_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/factorise_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/tim/fpgaprojects/factorise2/factorise2.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/tim/fpgaprojects/factorise2/factorise2.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 814.359 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'dataentry_ram_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'stringsrom_i/blk_mem_gen_0' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 816.305 ; gain = 565.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 816.305 ; gain = 565.699
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for dataentry_ram_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for dataentry_ram_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for stringsrom_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for stringsrom_i/blk_mem_gen_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for uart_i/UART_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 816.305 ; gain = 565.699
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 's_sending_reg' into 's_busy_reg' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/sendMessage.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element s_sending_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/sendMessage.vhd:70]
WARNING: [Synth 8-6014] Unused sequential element s_req_addr_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/sendMessage.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element v_count_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/sendMessage.vhd:66]
INFO: [Synth 8-5544] ROM "s_wr_we" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "p_0_in" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element s_wr_ramaddr_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/readinput.vhd:85]
WARNING: [Synth 8-6014] Unused sequential element v_count_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/readinput.vhd:89]
WARNING: [Synth 8-6014] Unused sequential element s_rd_ramaddr_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/readinput.vhd:126]
INFO: [Synth 8-5546] ROM "v_digit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest'
WARNING: [Synth 8-6014] Unused sequential element v_state_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:78]
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element s_top_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element s_bottom_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element s_iterations_needed_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized1'
WARNING: [Synth 8-6014] Unused sequential element v_state_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:78]
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element s_top_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element s_bottom_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element s_iterations_needed_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized3'
WARNING: [Synth 8-6014] Unused sequential element v_state_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:78]
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element s_top_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element s_bottom_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element s_iterations_needed_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized5'
WARNING: [Synth 8-6014] Unused sequential element v_state_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:78]
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element s_top_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element s_bottom_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element s_iterations_needed_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized7'
WARNING: [Synth 8-6014] Unused sequential element v_state_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:78]
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element s_top_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element s_bottom_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element s_iterations_needed_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized9'
WARNING: [Synth 8-6014] Unused sequential element v_state_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:78]
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element s_top_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element s_bottom_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element s_iterations_needed_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized11'
WARNING: [Synth 8-6014] Unused sequential element v_state_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:78]
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element s_top_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element s_bottom_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element s_iterations_needed_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized13'
WARNING: [Synth 8-6014] Unused sequential element v_state_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:78]
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element s_top_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element s_bottom_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element s_iterations_needed_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized15'
WARNING: [Synth 8-6014] Unused sequential element v_state_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:78]
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element s_top_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element s_bottom_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element s_iterations_needed_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized17'
WARNING: [Synth 8-6014] Unused sequential element v_state_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:78]
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element s_top_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element s_bottom_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element s_iterations_needed_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized19'
WARNING: [Synth 8-6014] Unused sequential element v_state_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:78]
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element s_top_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element s_bottom_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element s_iterations_needed_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized21'
WARNING: [Synth 8-6014] Unused sequential element v_state_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:78]
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element s_top_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element s_bottom_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element s_iterations_needed_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized23'
WARNING: [Synth 8-6014] Unused sequential element v_state_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:78]
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element s_top_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element s_bottom_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element s_iterations_needed_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized25'
WARNING: [Synth 8-6014] Unused sequential element v_state_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:78]
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element s_top_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element s_bottom_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element s_iterations_needed_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized27'
WARNING: [Synth 8-6014] Unused sequential element v_state_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:78]
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element s_top_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element s_bottom_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element s_iterations_needed_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized29'
WARNING: [Synth 8-6014] Unused sequential element v_state_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:78]
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element s_top_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element s_bottom_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element s_iterations_needed_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized31'
WARNING: [Synth 8-6014] Unused sequential element v_state_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:78]
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element s_top_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element s_bottom_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element s_iterations_needed_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized33'
WARNING: [Synth 8-6014] Unused sequential element v_state_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:78]
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element s_top_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element s_bottom_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element s_iterations_needed_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized35'
WARNING: [Synth 8-6014] Unused sequential element v_state_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:78]
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element s_top_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element s_bottom_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element s_iterations_needed_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized37'
WARNING: [Synth 8-6014] Unused sequential element v_state_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:78]
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element s_top_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element s_bottom_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:84]
WARNING: [Synth 8-6014] Unused sequential element s_iterations_needed_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:85]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized39'
WARNING: [Synth 8-6014] Unused sequential element v_state_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:78]
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element s_top_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:83]
WARNING: [Synth 8-6014] Unused sequential element s_bottom_shift_reg was removed.  [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:84]
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized41'
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized43'
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized45'
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized47'
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized49'
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized51'
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized53'
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized55'
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized57'
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized59'
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized61'
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized63'
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_bottom" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s_iterations_needed" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized65'
INFO: [Synth 8-5546] ROM "s_ready" won't be mapped to RAM because it is too sparse
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized67'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized69'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized71'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized73'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized75'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized77'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized79'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized81'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized83'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized85'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized87'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized89'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized91'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized93'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized95'
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/divtest.vhd:73]
INFO: [Common 17-14] Message 'Synth 8-5818' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized97'
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized99'
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized101'
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized103'
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized105'
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized107'
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized109'
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized111'
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized113'
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized115'
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized117'
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized119'
INFO: [Synth 8-802] inferred FSM for state register 'v_state_reg' in module 'divtest__parameterized121'
WARNING: [Synth 8-327] inferring latch for variable 'v_state_reg' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/mux_generic_AB.vhd:51]
WARNING: [Synth 8-327] inferring latch for variable 'v_state_reg' [C:/Users/tim/fpgaprojects/factorise2/factorise2.srcs/sources_1/new/mux_generic_AB.vhd:51]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized3'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized5'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized7'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized9'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized11'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized13'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized15'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized17'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized19'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized21'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized23'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized25'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized27'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized29'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized31'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized33'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized35'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized37'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized39'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized41'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized43'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized45'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized47'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized49'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized51'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized53'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized55'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized57'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized59'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized61'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized63'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized65'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized67'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized69'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized71'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized73'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized75'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized77'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized79'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized81'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized83'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized85'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized87'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized89'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized91'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized93'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized95'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized97'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized99'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized101'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized103'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized105'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized107'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized109'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized111'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized113'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized115'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized117'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized119'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               01
                 iSTATE0 |                             0010 |                               10
                 iSTATE2 |                             0100 |                               11
*
                 iSTATE1 |                             1000 |                               00
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'v_state_reg' using encoding 'one-hot' in module 'divtest__parameterized121'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:43 ; elapsed = 00:00:44 . Memory (MB): peak = 816.305 ; gain = 565.699
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |factorise__GB0 |           1|     25197|
|2     |factorise__GB1 |           1|     25136|
|3     |factorise__GB2 |           1|     25136|
|4     |factorise__GB3 |           1|     24485|
|5     |factorise__GB4 |           1|     25136|
|6     |factorise__GB5 |           1|     25136|
|7     |factorise__GB6 |           1|      9426|
|8     |factorise__GB7 |           1|     31420|
|9     |factorise__GB8 |           1|      8444|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 61    
	   3 Input     70 Bit       Adders := 63    
	   2 Input     35 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 5     
	   2 Input     20 Bit       Adders := 1     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 186   
+---Registers : 
	               70 Bit    Registers := 128   
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
	                8 Bit    Registers := 6     
	                7 Bit    Registers := 186   
	                5 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 143   
+---Muxes : 
	   2 Input     70 Bit        Muxes := 248   
	   3 Input     70 Bit        Muxes := 61    
	   4 Input     70 Bit        Muxes := 61    
	  12 Input     70 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 2     
	   3 Input     35 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	  14 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 63    
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 4     
	   6 Input      3 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 63    
	  18 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 694   
	   3 Input      1 Bit        Muxes := 65    
	   4 Input      1 Bit        Muxes := 254   
	  18 Input      1 Bit        Muxes := 2     
	   5 Input      1 Bit        Muxes := 6     
	  15 Input      1 Bit        Muxes := 3     
	   6 Input      1 Bit        Muxes := 2     
	  16 Input      1 Bit        Muxes := 3     
	  19 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module factorise 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     35 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 4     
	   2 Input     16 Bit       Adders := 1     
+---Registers : 
	               70 Bit    Registers := 2     
	               35 Bit    Registers := 1     
	               32 Bit    Registers := 1     
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                1 Bit    Registers := 11    
+---Muxes : 
	   2 Input     70 Bit        Muxes := 1     
	  12 Input     70 Bit        Muxes := 1     
	   2 Input     35 Bit        Muxes := 2     
	   3 Input     35 Bit        Muxes := 1     
	   4 Input     35 Bit        Muxes := 1     
	   5 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 6     
	  14 Input     16 Bit        Muxes := 1     
	   5 Input     16 Bit        Muxes := 1     
	   6 Input     10 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	   3 Input      8 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   3 Input      4 Bit        Muxes := 1     
	  14 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   7 Input      3 Bit        Muxes := 1     
	  18 Input      2 Bit        Muxes := 1     
	  18 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 45    
	   5 Input      1 Bit        Muxes := 4     
	  15 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 5     
	   6 Input      1 Bit        Muxes := 1     
	  16 Input      1 Bit        Muxes := 3     
	  19 Input      1 Bit        Muxes := 2     
	  12 Input      1 Bit        Muxes := 4     
	  13 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 2     
Module divtest__parameterized121 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized53 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized55 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized57 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized59 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized77 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized79 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized81 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized83 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized85 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized109 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized111 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized113 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized115 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized117 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized119 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized51 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized49 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized47 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized45 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized43 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized41 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized39 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized37 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized33 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized35 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized31 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized29 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module mux_generic_AB__parameterized1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module mux_generic_AB 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
Module ascii2vector 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     70 Bit       Adders := 1     
+---Registers : 
	               70 Bit    Registers := 2     
+---Muxes : 
	  12 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module readinput 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 3     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 23    
	   5 Input      1 Bit        Muxes := 2     
	   3 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 1     
Module sendMessage 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     20 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               10 Bit    Registers := 1     
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module divtest__parameterized75 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized73 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized71 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized69 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized67 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized65 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized63 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized61 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized107 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized105 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized103 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized101 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized99 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized97 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized95 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized93 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized91 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized89 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized87 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest__parameterized1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     70 Bit       Adders := 1     
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 4     
	   3 Input     70 Bit        Muxes := 1     
	   4 Input     70 Bit        Muxes := 1     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 4     
Module divtest 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     70 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 3     
+---Registers : 
	               70 Bit    Registers := 2     
	                7 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     70 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
INFO: [Synth 8-5580] Multithreading enabled for synth_design using a maximum of 2 processes.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-115] binding instance 'i_32' in module 'partition' to reference 'logic__183' which has no pins
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5587] ROM size for "v_digit" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3331] design readinput has unconnected port debug[15]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[14]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[13]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[12]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[11]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[10]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[9]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[8]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[7]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[6]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[5]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[4]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[3]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[2]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[1]
WARNING: [Synth 8-3331] design readinput has unconnected port debug[0]
INFO: [Synth 8-3886] merging instance 's_send_message_start_addr_reg[0]' (FDE) to 's_send_message_start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 's_send_message_start_addr_reg[1]' (FDE) to 's_send_message_start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 's_send_message_start_addr_reg[2]' (FDE) to 's_send_message_start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 's_send_message_start_addr_reg[3]' (FDE) to 's_send_message_start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 's_send_message_start_addr_reg[4]' (FDE) to 's_send_message_start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 's_send_message_start_addr_reg[5]' (FDE) to 's_send_message_start_addr_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_send_message_start_addr_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[64] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[65] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[66] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[67] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[68] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\s_divtest_bottom_reg[69] )
INFO: [Common 17-14] Message 'Synth 8-5546' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:01:46 . Memory (MB): peak = 886.645 ; gain = 636.039
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |factorise__GB0 |           1|     11926|
|2     |factorise__GB1 |           1|     11864|
|3     |factorise__GB2 |           1|     11864|
|4     |factorise__GB3 |           1|     11448|
|5     |factorise__GB4 |           1|     11864|
|6     |factorise__GB5 |           1|     11864|
|7     |factorise__GB6 |           1|      4987|
|8     |factorise__GB7 |           1|     14697|
|9     |factorise__GB8 |           1|      4960|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:42 ; elapsed = 00:01:59 . Memory (MB): peak = 1019.809 ; gain = 769.203
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:00 ; elapsed = 00:02:18 . Memory (MB): peak = 1174.422 ; gain = 923.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |factorise__GB0 |           1|     11475|
|2     |factorise__GB1 |           1|     11413|
|3     |factorise__GB2 |           1|     11413|
|4     |factorise__GB3 |           1|     11448|
|5     |factorise__GB4 |           1|     11413|
|6     |factorise__GB5 |           1|     11413|
|7     |factorise__GB6 |           1|      4588|
|8     |factorise__GB7 |           1|     14174|
|9     |factorise__GB8 |           1|      4562|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_3/v_division_count_reg[0]' (FDRE) to 'i_3/s_divtest_bottom_reg[0]'
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:21 ; elapsed = 00:02:48 . Memory (MB): peak = 1174.422 ; gain = 923.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+---------------+------------+----------+
|      |RTL Partition  |Replication |Instances |
+------+---------------+------------+----------+
|1     |factorise__GB0 |           1|      5299|
|2     |factorise__GB1 |           1|      5285|
|3     |factorise__GB2 |           1|      5285|
|4     |factorise__GB3 |           1|      5652|
|5     |factorise__GB4 |           1|      5283|
|6     |factorise__GB5 |           1|      5284|
|7     |factorise__GB7 |           1|      6581|
+------+---------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:27 ; elapsed = 00:02:54 . Memory (MB): peak = 1174.422 ; gain = 923.816
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:27 ; elapsed = 00:02:55 . Memory (MB): peak = 1174.422 ; gain = 923.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:33 ; elapsed = 00:03:00 . Memory (MB): peak = 1174.422 ; gain = 923.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:33 ; elapsed = 00:03:00 . Memory (MB): peak = 1174.422 ; gain = 923.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:02:33 ; elapsed = 00:03:01 . Memory (MB): peak = 1174.422 ; gain = 923.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:02:34 ; elapsed = 00:03:01 . Memory (MB): peak = 1174.422 ; gain = 923.816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+------------------------------+----------+
|      |BlackBox name                 |Instances |
+------+------------------------------+----------+
|1     |uart_UART_0_0                 |         1|
|2     |dataentry_ram_blk_mem_gen_0_0 |         1|
|3     |stringsrom_blk_mem_gen_0_0    |         1|
+------+------------------------------+----------+

Report Cell Usage: 
+------+-----------------------------------+------+
|      |Cell                               |Count |
+------+-----------------------------------+------+
|1     |dataentry_ram_blk_mem_gen_0_0_bbox |     1|
|2     |stringsrom_blk_mem_gen_0_0_bbox    |     1|
|3     |uart_UART_0_0_bbox                 |     1|
|4     |BUFG                               |     1|
|5     |CARRY4                             |  3164|
|6     |LUT1                               |  2768|
|7     |LUT2                               |  5685|
|8     |LUT3                               |  6844|
|9     |LUT4                               |  6865|
|10    |LUT5                               |  2779|
|11    |LUT6                               |  2619|
|12    |MUXF7                              |   650|
|13    |MUXF8                              |   300|
|14    |FDRE                               | 10420|
|15    |FDSE                               |   500|
|16    |LD                                 |     2|
|17    |IBUF                               |     2|
|18    |OBUF                               |    17|
+------+-----------------------------------+------+

Report Instance Areas: 
+------+-----------------------------+-------------------------------+------+
|      |Instance                     |Module                         |Cells |
+------+-----------------------------+-------------------------------+------+
|1     |top                          |                               | 42642|
|2     |  uart_i                     |uart                           |    10|
|3     |  dataentry_ram_i            |dataentry_ram                  |     8|
|4     |  stringsrom_i               |stringsrom                     |     8|
|5     |  \GEN_DivTest[0].DivTestX   |divtest                        |   663|
|6     |  \GEN_DivTest[10].DivTestX  |divtest__parameterized19       |   646|
|7     |  \GEN_DivTest[11].DivTestX  |divtest__parameterized21       |   648|
|8     |  \GEN_DivTest[12].DivTestX  |divtest__parameterized23       |   743|
|9     |  \GEN_DivTest[13].DivTestX  |divtest__parameterized25       |   632|
|10    |  \GEN_DivTest[14].DivTestX  |divtest__parameterized27       |   587|
|11    |  \GEN_DivTest[15].DivTestX  |divtest__parameterized29       |   631|
|12    |  \GEN_DivTest[16].DivTestX  |divtest__parameterized31       |   626|
|13    |  \GEN_DivTest[17].DivTestX  |divtest__parameterized33       |   674|
|14    |  \GEN_DivTest[18].DivTestX  |divtest__parameterized35       |   666|
|15    |  \GEN_DivTest[19].DivTestX  |divtest__parameterized37       |   724|
|16    |  \GEN_DivTest[1].DivTestX   |divtest__parameterized1        |   632|
|17    |  \GEN_DivTest[20].DivTestX  |divtest__parameterized39       |   645|
|18    |  \GEN_DivTest[21].DivTestX  |divtest__parameterized41       |   654|
|19    |  \GEN_DivTest[22].DivTestX  |divtest__parameterized43       |   646|
|20    |  \GEN_DivTest[23].DivTestX  |divtest__parameterized45       |   648|
|21    |  \GEN_DivTest[24].DivTestX  |divtest__parameterized47       |   644|
|22    |  \GEN_DivTest[25].DivTestX  |divtest__parameterized49       |   648|
|23    |  \GEN_DivTest[26].DivTestX  |divtest__parameterized51       |   686|
|24    |  \GEN_DivTest[27].DivTestX  |divtest__parameterized53       |   648|
|25    |  \GEN_DivTest[28].DivTestX  |divtest__parameterized55       |   646|
|26    |  \GEN_DivTest[29].DivTestX  |divtest__parameterized57       |   648|
|27    |  \GEN_DivTest[2].DivTestX   |divtest__parameterized3        |   664|
|28    |  \GEN_DivTest[30].DivTestX  |divtest__parameterized59       |   646|
|29    |  \GEN_DivTest[31].DivTestX  |divtest__parameterized61       |   724|
|30    |  \GEN_DivTest[32].DivTestX  |divtest__parameterized63       |   641|
|31    |  \GEN_DivTest[33].DivTestX  |divtest__parameterized65       |   649|
|32    |  \GEN_DivTest[34].DivTestX  |divtest__parameterized67       |   646|
|33    |  \GEN_DivTest[35].DivTestX  |divtest__parameterized69       |   647|
|34    |  \GEN_DivTest[36].DivTestX  |divtest__parameterized71       |   645|
|35    |  \GEN_DivTest[37].DivTestX  |divtest__parameterized73       |   649|
|36    |  \GEN_DivTest[38].DivTestX  |divtest__parameterized75       |   696|
|37    |  \GEN_DivTest[39].DivTestX  |divtest__parameterized77       |   662|
|38    |  \GEN_DivTest[3].DivTestX   |divtest__parameterized5        |   671|
|39    |  \GEN_DivTest[40].DivTestX  |divtest__parameterized79       |   643|
|40    |  \GEN_DivTest[41].DivTestX  |divtest__parameterized81       |   725|
|41    |  \GEN_DivTest[42].DivTestX  |divtest__parameterized83       |   687|
|42    |  \GEN_DivTest[43].DivTestX  |divtest__parameterized85       |   647|
|43    |  \GEN_DivTest[44].DivTestX  |divtest__parameterized87       |   706|
|44    |  \GEN_DivTest[45].DivTestX  |divtest__parameterized89       |   633|
|45    |  \GEN_DivTest[46].DivTestX  |divtest__parameterized91       |   662|
|46    |  \GEN_DivTest[47].DivTestX  |divtest__parameterized93       |   724|
|47    |  \GEN_DivTest[48].DivTestX  |divtest__parameterized95       |   642|
|48    |  \GEN_DivTest[49].DivTestX  |divtest__parameterized97       |   649|
|49    |  \GEN_DivTest[4].DivTestX   |divtest__parameterized7        |   646|
|50    |  \GEN_DivTest[50].DivTestX  |divtest__parameterized99       |   646|
|51    |  \GEN_DivTest[51].DivTestX  |divtest__parameterized101      |   648|
|52    |  \GEN_DivTest[52].DivTestX  |divtest__parameterized103      |   645|
|53    |  \GEN_DivTest[53].DivTestX  |divtest__parameterized105      |   650|
|54    |  \GEN_DivTest[54].DivTestX  |divtest__parameterized107      |   686|
|55    |  \GEN_DivTest[55].DivTestX  |divtest__parameterized109      |   647|
|56    |  \GEN_DivTest[56].DivTestX  |divtest__parameterized111      |   643|
|57    |  \GEN_DivTest[57].DivTestX  |divtest__parameterized113      |   651|
|58    |  \GEN_DivTest[58].DivTestX  |divtest__parameterized115      |   646|
|59    |  \GEN_DivTest[59].DivTestX  |divtest__parameterized117      |   647|
|60    |  \GEN_DivTest[5].DivTestX   |divtest__parameterized9        |   649|
|61    |  \GEN_DivTest[60].DivTestX  |divtest__parameterized119      |   722|
|62    |  \GEN_DivTest[61].DivTestX  |divtest__parameterized121      |   688|
|63    |  \GEN_DivTest[6].DivTestX   |divtest__parameterized11       |   646|
|64    |  \GEN_DivTest[7].DivTestX   |divtest__parameterized13       |   648|
|65    |  \GEN_DivTest[8].DivTestX   |divtest__parameterized15       |   644|
|66    |  \GEN_DivTest[9].DivTestX   |divtest__parameterized17       |   648|
|67    |  UART_din_mux               |mux_generic_AB                 |     2|
|68    |  UART_send_now_mux          |mux_generic_AB__parameterized1 |     3|
|69    |  ascii2vector_i             |ascii2vector                   |   320|
|70    |  readinput_i                |readinput                      |   261|
|71    |  sendmessage_i              |sendMessage                    |   195|
+------+-----------------------------+-------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:02:34 ; elapsed = 00:03:01 . Memory (MB): peak = 1174.422 ; gain = 923.816
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 698 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:11 ; elapsed = 00:02:48 . Memory (MB): peak = 1174.422 ; gain = 592.480
Synthesis Optimization Complete : Time (s): cpu = 00:02:34 ; elapsed = 00:03:02 . Memory (MB): peak = 1174.422 ; gain = 923.816
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 3168 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  LD => LDCE: 2 instances

611 Infos, 238 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:02:44 ; elapsed = 00:03:15 . Memory (MB): peak = 1174.422 ; gain = 935.734
INFO: [Common 17-1381] The checkpoint 'C:/Users/tim/fpgaprojects/factorise2/factorise2.runs/synth_1/factorise.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1174.422 ; gain = 0.000
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.254 . Memory (MB): peak = 1174.422 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Sun Sep 10 12:13:19 2017...
