<stg><name>A_IO_L2_in_0_x1</name>


<trans_list>

<trans id="406" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="407" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln14222" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="2" to="14">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln14222" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="2" to="24">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="408" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="0"/>
<literal name="icmp_ln870_5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="412" from="3" to="7">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="0"/>
<literal name="icmp_ln870_5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="3" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="1"/>
<literal name="or_ln14222" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="3" to="9">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="1"/>
<literal name="or_ln14222" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="458" from="4" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1556" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="459" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1556" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="457" from="5" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="6" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="462" from="7" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1555" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="463" from="7" to="8">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1555" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="461" from="8" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="9" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="12" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="13" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="14" to="15">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1549" val="0"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="14" to="18">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1549" val="0"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="14" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14222" val="0"/>
<literal name="icmp_ln890_1549" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="14" to="20">
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14222" val="1"/>
<literal name="icmp_ln890_1549" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="15" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1553" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="15" to="16">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1553" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="16" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="17" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="18" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="18" to="19">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="19" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="20" to="13">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="20" to="21">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="23" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="24" to="25">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="27" to="29">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="27" to="28">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="28" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="455" from="29" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:0 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i256 %fifo_A_PE_0_0_x125, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_1_x16, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:2 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i512 %fifo_A_A_IO_L2_in_0_x15, i64 666, i64 10, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %fifo_A_PE_0_0_x125, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_1_x16, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
:5 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i512 %fifo_A_A_IO_L2_in_0_x15, void @empty_1310, i32 0, i32 0, void @empty_536, i32 0, i32 0, void @empty_536, void @empty_536, void @empty_536, i32 0, i32 0, i32 0, i32 0, void @empty_536, void @empty_536

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="512" op_0_bw="64">
<![CDATA[
:6 %local_A_ping_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_ping_V"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="512" op_0_bw="64">
<![CDATA[
:7 %local_A_pong_V = alloca i64 1

]]></Node>
<StgValue><ssdm name="local_A_pong_V"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:8 %specmemcore_ln14211 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_ping_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln14211"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
:9 %specmemcore_ln14212 = specmemcore void @_ssdm_op_SpecMemCore, i512 %local_A_pong_V, i64 666, i64 22, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specmemcore_ln14212"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0">
<![CDATA[
:10 %br_ln14221 = br void

]]></Node>
<StgValue><ssdm name="br_ln14221"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="12" op_0_bw="12" op_1_bw="0" op_2_bw="12" op_3_bw="0">
<![CDATA[
:0 %indvar_flatten193 = phi i12 0, void, i12 %add_ln890_395, void %.loopexit1242

]]></Node>
<StgValue><ssdm name="indvar_flatten193"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="11" op_0_bw="11" op_1_bw="0" op_2_bw="11" op_3_bw="0">
<![CDATA[
:1 %indvar_flatten179 = phi i11 0, void, i11 %select_ln890_518, void %.loopexit1242

]]></Node>
<StgValue><ssdm name="indvar_flatten179"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:2 %intra_trans_en = phi i1 0, void, i1 1, void %.loopexit1242

]]></Node>
<StgValue><ssdm name="intra_trans_en"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
:3 %arb_39 = phi i1 0, void, i1 %arb, void %.loopexit1242

]]></Node>
<StgValue><ssdm name="arb_39"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
:4 %c2_V = phi i8 0, void, i8 %c2_V_89, void %.loopexit1242

]]></Node>
<StgValue><ssdm name="c2_V"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
:5 %add_ln890_395 = add i12 %indvar_flatten193, i12 1

]]></Node>
<StgValue><ssdm name="add_ln890_395"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="1" op_0_bw="12" op_1_bw="12">
<![CDATA[
:6 %icmp_ln890 = icmp_eq  i12 %indvar_flatten193, i12 3072

]]></Node>
<StgValue><ssdm name="icmp_ln890"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:7 %br_ln890 = br i1 %icmp_ln890, void %.split80, void %.preheader67.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split80:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_1_A_IO_L2_in_0_x1_loop_2_A_IO_L2_in_0_x1_loop_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.split80:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 3072, i64 3072, i64 3072

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="11" op_1_bw="11">
<![CDATA[
.split80:2 %icmp_ln890334 = icmp_eq  i11 %indvar_flatten179, i11 768

]]></Node>
<StgValue><ssdm name="icmp_ln890334"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:3 %or_ln14221 = or i1 %icmp_ln890334, i1 %intra_trans_en

]]></Node>
<StgValue><ssdm name="or_ln14221"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:4 %xor_ln14221 = xor i1 %icmp_ln890334, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln14221"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:5 %and_ln14221 = and i1 %arb_39, i1 %xor_ln14221

]]></Node>
<StgValue><ssdm name="and_ln14221"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.split80:6 %icmp_ln14223 = icmp_eq  i8 %c2_V, i8 128

]]></Node>
<StgValue><ssdm name="icmp_ln14223"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:7 %and_ln14221_1 = and i1 %icmp_ln14223, i1 %xor_ln14221

]]></Node>
<StgValue><ssdm name="and_ln14221_1"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split80:8 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_2_A_IO_L2_in_0_x1_loop_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:9 %or_ln14222 = or i1 %and_ln14221_1, i1 %or_ln14221

]]></Node>
<StgValue><ssdm name="or_ln14222"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:10 %xor_ln14222 = xor i1 %icmp_ln14223, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln14222"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:11 %or_ln14222_1 = or i1 %icmp_ln890334, i1 %xor_ln14222

]]></Node>
<StgValue><ssdm name="or_ln14222_1"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.split80:12 %and_ln14222 = and i1 %and_ln14221, i1 %or_ln14222_1

]]></Node>
<StgValue><ssdm name="and_ln14222"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split80:13 %specloopname_ln14223 = specloopname void @_ssdm_op_SpecLoopName, void @empty_254

]]></Node>
<StgValue><ssdm name="specloopname_ln14223"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split80:14 %br_ln14227 = br i1 %and_ln14222, void %.preheader14.preheader, void %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="br_ln14227"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln14222" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:0 %br_ln890 = br void %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="0"/>
<literal name="and_ln14222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
.preheader8.preheader:0 %br_ln890 = br void %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="333" bw="256" op_0_bw="32">
<![CDATA[
.preheader67.preheader.preheader:0 %data_split_V_1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_1"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="334" bw="256" op_0_bw="32">
<![CDATA[
.preheader67.preheader.preheader:1 %data_split_V_1_210 = alloca i32 1

]]></Node>
<StgValue><ssdm name="data_split_V_1_210"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="335" bw="0" op_0_bw="0">
<![CDATA[
.preheader67.preheader.preheader:2 %br_ln14375 = br void %.preheader67.preheader

]]></Node>
<StgValue><ssdm name="br_ln14375"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="69" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader14:0 %c3_V_5 = phi i3 %add_ln691_1517, void %.loopexit1238, i3 0, void %.preheader14.preheader

]]></Node>
<StgValue><ssdm name="c3_V_5"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader14:1 %add_ln691_1517 = add i3 %c3_V_5, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_1517"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader14:2 %icmp_ln890_1550 = icmp_eq  i3 %c3_V_5, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln890_1550"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:4 %br_ln14229 = br i1 %icmp_ln890_1550, void %.split63, void

]]></Node>
<StgValue><ssdm name="br_ln14229"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split63:0 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1227

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split63:1 %icmp_ln870_5 = icmp_eq  i3 %c3_V_5, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln870_5"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split63:2 %br_ln14232 = br i1 %icmp_ln870_5, void %.preheader11.preheader.preheader, void %.preheader12.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln14232"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="0"/>
<literal name="icmp_ln870_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0">
<![CDATA[
.preheader11.preheader.preheader:0 %br_ln890 = br void %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="0"/>
<literal name="icmp_ln870_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="0">
<![CDATA[
.preheader12.preheader.preheader:0 %br_ln14233 = br void %.preheader12.preheader

]]></Node>
<StgValue><ssdm name="br_ln14233"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln14269 = br i1 %or_ln14222, void %.loopexit1242, void %.preheader9.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln14269"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1550" val="1"/>
<literal name="or_ln14222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
.preheader9.preheader.preheader:0 %br_ln14270 = br void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln14270"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="81" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader11.preheader:0 %indvar_flatten33 = phi i10 %add_ln890_393, void %.preheader11, i10 0, void %.preheader11.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten33"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader11.preheader:1 %add_ln890_393 = add i10 %indvar_flatten33, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_393"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader11.preheader:2 %icmp_ln890_1556 = icmp_eq  i10 %indvar_flatten33, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1556"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader11.preheader:3 %br_ln890 = br i1 %icmp_ln890_1556, void %.preheader11, void %.loopexit1238.loopexit

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="85" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader11:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_8_A_IO_L2_in_0_x1_loop_9_A_IO_L2_in_0_x1_loop_10_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="86" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader11:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="87" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader11:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_9_A_IO_L2_in_0_x1_loop_10_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="88" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader11:3 %specpipeline_ln14251 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536

]]></Node>
<StgValue><ssdm name="specpipeline_ln14251"/></StgValue>
</operation>

<operation id="89" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader11:4 %specloopname_ln14251 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1229

]]></Node>
<StgValue><ssdm name="specloopname_ln14251"/></StgValue>
</operation>

<operation id="90" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader11:5 %tmp_868 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x15

]]></Node>
<StgValue><ssdm name="tmp_868"/></StgValue>
</operation>

<operation id="91" st_id="5" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.preheader11:6 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x16, i512 %tmp_868

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="0" op_0_bw="0">
<![CDATA[
.preheader11:7 %br_ln0 = br void %.preheader11.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="93" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_5" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1238.loopexit:0 %br_ln0 = br void %.loopexit1238

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="94" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870_5" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1238.loopexit391:0 %br_ln0 = br void %.loopexit1238

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="95" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1238:0 %br_ln0 = br void %.preheader14

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="96" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader12.preheader:0 %indvar_flatten13 = phi i10 %add_ln890_392, void %.preheader12, i10 0, void %.preheader12.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten13"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader12.preheader:1 %c4_V_95 = phi i5 %select_ln890_514, void %.preheader12, i5 0, void %.preheader12.preheader.preheader

]]></Node>
<StgValue><ssdm name="c4_V_95"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader12.preheader:2 %indvar_flatten = phi i7 %select_ln890_517, void %.preheader12, i7 0, void %.preheader12.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader12.preheader:3 %c5_V_152 = phi i2 %select_ln890_516, void %.preheader12, i2 0, void %.preheader12.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_152"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader12.preheader:4 %c6_V_139 = phi i5 %add_ln691_1514, void %.preheader12, i5 0, void %.preheader12.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_139"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader12.preheader:5 %add_ln890_392 = add i10 %indvar_flatten13, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_392"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader12.preheader:6 %icmp_ln890_1555 = icmp_eq  i10 %indvar_flatten13, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1555"/></StgValue>
</operation>

<operation id="103" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader12.preheader:7 %br_ln890 = br i1 %icmp_ln890_1555, void %.preheader12, void %.loopexit1238.loopexit391

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="104" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader12:0 %add_ln691_1512 = add i5 %c4_V_95, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1512"/></StgValue>
</operation>

<operation id="105" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader12:3 %icmp_ln890_1565 = icmp_eq  i7 %indvar_flatten, i7 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1565"/></StgValue>
</operation>

<operation id="106" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader12:4 %select_ln890_513 = select i1 %icmp_ln890_1565, i2 0, i2 %c5_V_152

]]></Node>
<StgValue><ssdm name="select_ln890_513"/></StgValue>
</operation>

<operation id="107" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader12:5 %select_ln890_514 = select i1 %icmp_ln890_1565, i5 %add_ln691_1512, i5 %c4_V_95

]]></Node>
<StgValue><ssdm name="select_ln890_514"/></StgValue>
</operation>

<operation id="108" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader12:6 %shl_ln14243 = shl i5 %select_ln890_514, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln14243"/></StgValue>
</operation>

<operation id="109" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader12:7 %xor_ln890_26 = xor i1 %icmp_ln890_1565, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_26"/></StgValue>
</operation>

<operation id="110" st_id="7" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader12:8 %icmp_ln890_1566 = icmp_eq  i5 %c6_V_139, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1566"/></StgValue>
</operation>

<operation id="111" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader12:9 %and_ln890_66 = and i1 %icmp_ln890_1566, i1 %xor_ln890_26

]]></Node>
<StgValue><ssdm name="and_ln890_66"/></StgValue>
</operation>

<operation id="112" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader12:10 %add_ln691_1513 = add i2 %select_ln890_513, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1513"/></StgValue>
</operation>

<operation id="113" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader12:12 %or_ln890_24 = or i1 %and_ln890_66, i1 %icmp_ln890_1565

]]></Node>
<StgValue><ssdm name="or_ln890_24"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader12:13 %select_ln890_515 = select i1 %or_ln890_24, i5 0, i5 %c6_V_139

]]></Node>
<StgValue><ssdm name="select_ln890_515"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader12:14 %select_ln890_516 = select i1 %and_ln890_66, i2 %add_ln691_1513, i2 %select_ln890_513

]]></Node>
<StgValue><ssdm name="select_ln890_516"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="2">
<![CDATA[
.preheader12:15 %zext_ln14243 = zext i2 %select_ln890_516

]]></Node>
<StgValue><ssdm name="zext_ln14243"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader12:16 %add_ln14243 = add i5 %shl_ln14243, i5 %zext_ln14243

]]></Node>
<StgValue><ssdm name="add_ln14243"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader12:27 %add_ln890_391 = add i7 %indvar_flatten, i7 1

]]></Node>
<StgValue><ssdm name="add_ln890_391"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1555" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader12:28 %select_ln890_517 = select i1 %icmp_ln890_1565, i7 1, i7 %add_ln890_391

]]></Node>
<StgValue><ssdm name="select_ln890_517"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="120" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader12:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_5_A_IO_L2_in_0_x1_loop_6_A_IO_L2_in_0_x1_loop_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="121" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader12:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="122" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader12:11 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_6_A_IO_L2_in_0_x1_loop_7_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="123" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader12:17 %tmp_1007_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14243, i4 0

]]></Node>
<StgValue><ssdm name="tmp_1007_cast"/></StgValue>
</operation>

<operation id="124" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="9" op_0_bw="5">
<![CDATA[
.preheader12:18 %zext_ln14243_1 = zext i5 %select_ln890_515

]]></Node>
<StgValue><ssdm name="zext_ln14243_1"/></StgValue>
</operation>

<operation id="125" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader12:19 %add_ln14243_1 = add i9 %tmp_1007_cast, i9 %zext_ln14243_1

]]></Node>
<StgValue><ssdm name="add_ln14243_1"/></StgValue>
</operation>

<operation id="126" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="64" op_0_bw="9">
<![CDATA[
.preheader12:20 %zext_ln14243_2 = zext i9 %add_ln14243_1

]]></Node>
<StgValue><ssdm name="zext_ln14243_2"/></StgValue>
</operation>

<operation id="127" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader12:21 %local_A_pong_V_addr = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln14243_2

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr"/></StgValue>
</operation>

<operation id="128" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader12:22 %specpipeline_ln14236 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536

]]></Node>
<StgValue><ssdm name="specpipeline_ln14236"/></StgValue>
</operation>

<operation id="129" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader12:23 %specloopname_ln14236 = specloopname void @_ssdm_op_SpecLoopName, void @empty_820

]]></Node>
<StgValue><ssdm name="specloopname_ln14236"/></StgValue>
</operation>

<operation id="130" st_id="8" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader12:24 %tmp = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x15

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="131" st_id="8" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader12:25 %store_ln14243 = store i512 %tmp, i9 %local_A_pong_V_addr

]]></Node>
<StgValue><ssdm name="store_ln14243"/></StgValue>
</operation>

<operation id="132" st_id="8" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader12:26 %add_ln691_1514 = add i5 %select_ln890_515, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1514"/></StgValue>
</operation>

<operation id="133" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="0">
<![CDATA[
.preheader12:29 %br_ln0 = br void %.preheader12.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="134" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="121" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader9.preheader:0 %indvar_flatten81 = phi i14 %add_ln890_390, void %.preheader9, i14 0, void %.preheader9.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten81"/></StgValue>
</operation>

<operation id="135" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader9.preheader:1 %c5_V_151 = phi i2 %select_ln890_508, void %.preheader9, i2 0, void %.preheader9.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_151"/></StgValue>
</operation>

<operation id="136" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader9.preheader:2 %indvar_flatten53 = phi i14 %select_ln890_512, void %.preheader9, i14 0, void %.preheader9.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten53"/></StgValue>
</operation>

<operation id="137" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader9.preheader:3 %c6_V_137 = phi i6 %select_ln890_510, void %.preheader9, i6 0, void %.preheader9.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_137"/></StgValue>
</operation>

<operation id="138" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="125" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader9.preheader:4 %indvar_flatten41 = phi i9 %select_ln890_511, void %.preheader9, i9 0, void %.preheader9.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten41"/></StgValue>
</operation>

<operation id="139" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="126" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader9.preheader:5 %c8_V_28 = phi i5 %add_ln691_1511, void %.preheader9, i5 0, void %.preheader9.preheader.preheader

]]></Node>
<StgValue><ssdm name="c8_V_28"/></StgValue>
</operation>

<operation id="140" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="127" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader9.preheader:6 %add_ln890_390 = add i14 %indvar_flatten81, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_390"/></StgValue>
</operation>

<operation id="141" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="128" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader9.preheader:7 %div_i_i25 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_137, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i25"/></StgValue>
</operation>

<operation id="142" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="129" bw="1" op_0_bw="6">
<![CDATA[
.preheader9.preheader:8 %empty = trunc i6 %c6_V_137

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="143" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader9.preheader:9 %icmp_ln890_1554 = icmp_eq  i14 %indvar_flatten81, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln890_1554"/></StgValue>
</operation>

<operation id="144" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader9.preheader:10 %br_ln890 = br i1 %icmp_ln890_1554, void %.preheader9, void %.loopexit1242.loopexit390

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="145" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader9:0 %add_ln691_1509 = add i2 %c5_V_151, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1509"/></StgValue>
</operation>

<operation id="146" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader9:3 %icmp_ln890_1562 = icmp_eq  i14 %indvar_flatten53, i14 4096

]]></Node>
<StgValue><ssdm name="icmp_ln890_1562"/></StgValue>
</operation>

<operation id="147" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader9:4 %select_ln890_507 = select i1 %icmp_ln890_1562, i6 0, i6 %c6_V_137

]]></Node>
<StgValue><ssdm name="select_ln890_507"/></StgValue>
</operation>

<operation id="148" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="138" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader9:5 %select_ln890_508 = select i1 %icmp_ln890_1562, i2 %add_ln691_1509, i2 %c5_V_151

]]></Node>
<StgValue><ssdm name="select_ln890_508"/></StgValue>
</operation>

<operation id="149" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader9:8 %xor_ln890_25 = xor i1 %icmp_ln890_1562, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_25"/></StgValue>
</operation>

<operation id="150" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader9:10 %icmp_ln890_1563 = icmp_eq  i5 %c8_V_28, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1563"/></StgValue>
</operation>

<operation id="151" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader9:11 %and_ln890_64 = and i1 %icmp_ln890_1563, i1 %xor_ln890_25

]]></Node>
<StgValue><ssdm name="and_ln890_64"/></StgValue>
</operation>

<operation id="152" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader9:12 %icmp_ln890_1564 = icmp_eq  i9 %indvar_flatten41, i9 128

]]></Node>
<StgValue><ssdm name="icmp_ln890_1564"/></StgValue>
</operation>

<operation id="153" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader9:13 %and_ln890_65 = and i1 %icmp_ln890_1564, i1 %xor_ln890_25

]]></Node>
<StgValue><ssdm name="and_ln890_65"/></StgValue>
</operation>

<operation id="154" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader9:20 %xor_ln14271 = xor i1 %icmp_ln890_1564, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln14271"/></StgValue>
</operation>

<operation id="155" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="154" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader9:21 %or_ln14271 = or i1 %icmp_ln890_1562, i1 %xor_ln14271

]]></Node>
<StgValue><ssdm name="or_ln14271"/></StgValue>
</operation>

<operation id="156" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader9:22 %and_ln14271 = and i1 %and_ln890_64, i1 %or_ln14271

]]></Node>
<StgValue><ssdm name="and_ln14271"/></StgValue>
</operation>

<operation id="157" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader9:25 %or_ln14273 = or i1 %and_ln14271, i1 %and_ln890_65

]]></Node>
<StgValue><ssdm name="or_ln14273"/></StgValue>
</operation>

<operation id="158" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader9:26 %or_ln14273_1 = or i1 %or_ln14273, i1 %icmp_ln890_1562

]]></Node>
<StgValue><ssdm name="or_ln14273_1"/></StgValue>
</operation>

<operation id="159" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader9:27 %select_ln14273 = select i1 %or_ln14273_1, i5 0, i5 %c8_V_28

]]></Node>
<StgValue><ssdm name="select_ln14273"/></StgValue>
</operation>

<operation id="160" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader9:41 %add_ln890_388 = add i9 %indvar_flatten41, i9 1

]]></Node>
<StgValue><ssdm name="add_ln890_388"/></StgValue>
</operation>

<operation id="161" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader9:42 %or_ln890_23 = or i1 %and_ln890_65, i1 %icmp_ln890_1562

]]></Node>
<StgValue><ssdm name="or_ln890_23"/></StgValue>
</operation>

<operation id="162" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader9:43 %select_ln890_511 = select i1 %or_ln890_23, i9 1, i9 %add_ln890_388

]]></Node>
<StgValue><ssdm name="select_ln890_511"/></StgValue>
</operation>

<operation id="163" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader9:44 %add_ln890_389 = add i14 %indvar_flatten53, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_389"/></StgValue>
</operation>

<operation id="164" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="178" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.preheader9:45 %select_ln890_512 = select i1 %icmp_ln890_1562, i14 1, i14 %add_ln890_389

]]></Node>
<StgValue><ssdm name="select_ln890_512"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="165" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="5" op_0_bw="2">
<![CDATA[
.preheader9:6 %zext_ln14281 = zext i2 %select_ln890_508

]]></Node>
<StgValue><ssdm name="zext_ln14281"/></StgValue>
</operation>

<operation id="166" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
<literal name="and_ln890_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader9:7 %select_ln890_509 = select i1 %icmp_ln890_1562, i4 0, i4 %div_i_i25

]]></Node>
<StgValue><ssdm name="select_ln890_509"/></StgValue>
</operation>

<operation id="167" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader9:14 %add_ln691_1510 = add i6 %select_ln890_507, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1510"/></StgValue>
</operation>

<operation id="168" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
<literal name="and_ln890_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader9:16 %div_i_i623_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1510, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i623_mid1"/></StgValue>
</operation>

<operation id="169" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader9:17 %select_ln14271 = select i1 %and_ln890_65, i4 %div_i_i623_mid1, i4 %select_ln890_509

]]></Node>
<StgValue><ssdm name="select_ln14271"/></StgValue>
</operation>

<operation id="170" st_id="10" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader9:23 %select_ln890_510 = select i1 %and_ln890_65, i6 %add_ln691_1510, i6 %select_ln890_507

]]></Node>
<StgValue><ssdm name="select_ln890_510"/></StgValue>
</operation>

<operation id="171" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader9:28 %shl_ln14281 = shl i5 %select_ln14273, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln14281"/></StgValue>
</operation>

<operation id="172" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="162" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader9:29 %add_ln14281 = add i5 %shl_ln14281, i5 %zext_ln14281

]]></Node>
<StgValue><ssdm name="add_ln14281"/></StgValue>
</operation>

<operation id="173" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader9:30 %or_ln12 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14281, i4 %select_ln14271

]]></Node>
<StgValue><ssdm name="or_ln12"/></StgValue>
</operation>

<operation id="174" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="64" op_0_bw="9">
<![CDATA[
.preheader9:31 %zext_ln14281_1 = zext i9 %or_ln12

]]></Node>
<StgValue><ssdm name="zext_ln14281_1"/></StgValue>
</operation>

<operation id="175" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="165" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader9:32 %local_A_ping_V_addr_14 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln14281_1

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_14"/></StgValue>
</operation>

<operation id="176" st_id="10" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="512" op_0_bw="9">
<![CDATA[
.preheader9:35 %in_data_V_48 = load i9 %local_A_ping_V_addr_14

]]></Node>
<StgValue><ssdm name="in_data_V_48"/></StgValue>
</operation>

<operation id="177" st_id="10" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="173" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader9:40 %add_ln691_1511 = add i5 %select_ln14273, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1511"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="178" st_id="11" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
<literal name="and_ln890_65" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader9:9 %and_ln890_63 = and i1 %empty, i1 %xor_ln890_25

]]></Node>
<StgValue><ssdm name="and_ln890_63"/></StgValue>
</operation>

<operation id="179" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
<literal name="and_ln890_65" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="1" op_0_bw="6">
<![CDATA[
.preheader9:18 %empty_2545 = trunc i6 %add_ln691_1510

]]></Node>
<StgValue><ssdm name="empty_2545"/></StgValue>
</operation>

<operation id="180" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader9:19 %select_ln14271_1 = select i1 %and_ln890_65, i1 %empty_2545, i1 %and_ln890_63

]]></Node>
<StgValue><ssdm name="select_ln14271_1"/></StgValue>
</operation>

<operation id="181" st_id="11" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="168" bw="512" op_0_bw="9">
<![CDATA[
.preheader9:35 %in_data_V_48 = load i9 %local_A_ping_V_addr_14

]]></Node>
<StgValue><ssdm name="in_data_V_48"/></StgValue>
</operation>

<operation id="182" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="256" op_0_bw="512">
<![CDATA[
.preheader9:36 %data_split_V_0_163 = trunc i512 %in_data_V_48

]]></Node>
<StgValue><ssdm name="data_split_V_0_163"/></StgValue>
</operation>

<operation id="183" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader9:37 %data_split_V_1_215 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_48, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_215"/></StgValue>
</operation>

<operation id="184" st_id="11" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="171" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader9:38 %select_ln14287 = select i1 %select_ln14271_1, i256 %data_split_V_1_215, i256 %data_split_V_0_163

]]></Node>
<StgValue><ssdm name="select_ln14287"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="185" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader9:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_11_A_IO_L2_in_0_x1_loop_13_A_IO_L2_in_0_x1_loop_14_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="186" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader9:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="187" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader9:15 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_12_A_IO_L2_in_0_x1_loop_13_A_IO_L2_in_0_x1_loop_14_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="188" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader9:24 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_13_A_IO_L2_in_0_x1_loop_14_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="189" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader9:33 %specpipeline_ln14275 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536

]]></Node>
<StgValue><ssdm name="specpipeline_ln14275"/></StgValue>
</operation>

<operation id="190" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader9:34 %specloopname_ln14275 = specloopname void @_ssdm_op_SpecLoopName, void @empty_734

]]></Node>
<StgValue><ssdm name="specloopname_ln14275"/></StgValue>
</operation>

<operation id="191" st_id="12" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader9:39 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_0_0_x125, i256 %select_ln14287

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="192" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1554" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="0">
<![CDATA[
.preheader9:46 %br_ln0 = br void %.preheader9.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="193" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln14222" val="0"/>
<literal name="or_ln14222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="181" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1242.loopexit390:0 %br_ln0 = br void %.loopexit1242

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="194" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="and_ln14222" val="1"/>
<literal name="or_ln14222" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="323" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1242.loopexit:0 %br_ln0 = br void %.loopexit1242

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="195" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="325" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1242:0 %arb = xor i1 %and_ln14222, i1 1

]]></Node>
<StgValue><ssdm name="arb"/></StgValue>
</operation>

<operation id="196" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="326" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.loopexit1242:1 %add_ln691_1515 = add i8 %c2_V, i8 1

]]></Node>
<StgValue><ssdm name="add_ln691_1515"/></StgValue>
</operation>

<operation id="197" st_id="13" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="327" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.loopexit1242:2 %or_ln691 = or i1 %and_ln14221_1, i1 %icmp_ln890334

]]></Node>
<StgValue><ssdm name="or_ln691"/></StgValue>
</operation>

<operation id="198" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="328" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
.loopexit1242:3 %c2_V_89 = select i1 %or_ln691, i8 1, i8 %add_ln691_1515

]]></Node>
<StgValue><ssdm name="c2_V_89"/></StgValue>
</operation>

<operation id="199" st_id="13" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890334" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="329" bw="11" op_0_bw="11" op_1_bw="11">
<![CDATA[
.loopexit1242:4 %add_ln890_394 = add i11 %indvar_flatten179, i11 1

]]></Node>
<StgValue><ssdm name="add_ln890_394"/></StgValue>
</operation>

<operation id="200" st_id="13" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="330" bw="11" op_0_bw="1" op_1_bw="11" op_2_bw="11">
<![CDATA[
.loopexit1242:5 %select_ln890_518 = select i1 %icmp_ln890334, i11 1, i11 %add_ln890_394

]]></Node>
<StgValue><ssdm name="select_ln890_518"/></StgValue>
</operation>

<operation id="201" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="331" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1242:6 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="202" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="185" bw="3" op_0_bw="3" op_1_bw="0" op_2_bw="3" op_3_bw="0">
<![CDATA[
.preheader8:0 %c3_V = phi i3 %add_ln691_1516, void %.loopexit1240, i3 0, void %.preheader8.preheader

]]></Node>
<StgValue><ssdm name="c3_V"/></StgValue>
</operation>

<operation id="203" st_id="14" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="186" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8:1 %add_ln691_1516 = add i3 %c3_V, i3 1

]]></Node>
<StgValue><ssdm name="add_ln691_1516"/></StgValue>
</operation>

<operation id="204" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="187" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader8:2 %icmp_ln890_1549 = icmp_eq  i3 %c3_V, i3 4

]]></Node>
<StgValue><ssdm name="icmp_ln890_1549"/></StgValue>
</operation>

<operation id="205" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="188" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader8:3 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="206" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader8:4 %br_ln14296 = br i1 %icmp_ln890_1549, void %.split39, void

]]></Node>
<StgValue><ssdm name="br_ln14296"/></StgValue>
</operation>

<operation id="207" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1549" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="191" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split39:0 %specloopname_ln1616 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1231

]]></Node>
<StgValue><ssdm name="specloopname_ln1616"/></StgValue>
</operation>

<operation id="208" st_id="14" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1549" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.split39:1 %icmp_ln870 = icmp_eq  i3 %c3_V, i3 0

]]></Node>
<StgValue><ssdm name="icmp_ln870"/></StgValue>
</operation>

<operation id="209" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1549" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split39:2 %br_ln14299 = br i1 %icmp_ln870, void %.preheader5.preheader.preheader, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln14299"/></StgValue>
</operation>

<operation id="210" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1549" val="0"/>
<literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="0">
<![CDATA[
.preheader5.preheader.preheader:0 %br_ln890 = br void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="211" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1549" val="0"/>
<literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="213" bw="0" op_0_bw="0">
<![CDATA[
.preheader6.preheader.preheader:0 %br_ln14300 = br void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln14300"/></StgValue>
</operation>

<operation id="212" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1549" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="259" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:0 %br_ln14336 = br i1 %or_ln14222, void %.loopexit1242, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln14336"/></StgValue>
</operation>

<operation id="213" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="or_ln14222" val="1"/>
<literal name="icmp_ln890_1549" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="261" bw="0" op_0_bw="0">
<![CDATA[
.preheader.preheader.preheader:0 %br_ln14337 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln14337"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="214" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="197" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader5.preheader:0 %indvar_flatten123 = phi i10 %add_ln890_387, void %.preheader5, i10 0, void %.preheader5.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten123"/></StgValue>
</operation>

<operation id="215" st_id="15" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="198" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader5.preheader:1 %add_ln890_387 = add i10 %indvar_flatten123, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_387"/></StgValue>
</operation>

<operation id="216" st_id="15" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="199" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader5.preheader:2 %icmp_ln890_1553 = icmp_eq  i10 %indvar_flatten123, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1553"/></StgValue>
</operation>

<operation id="217" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader5.preheader:3 %br_ln890 = br i1 %icmp_ln890_1553, void %.preheader5, void %.loopexit1240.loopexit

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="218" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="202" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader5:0 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_20_A_IO_L2_in_0_x1_loop_21_A_IO_L2_in_0_x1_loop_22_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="219" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="203" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader5:1 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="220" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="204" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader5:2 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_21_A_IO_L2_in_0_x1_loop_22_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="221" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader5:3 %specpipeline_ln14318 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536

]]></Node>
<StgValue><ssdm name="specpipeline_ln14318"/></StgValue>
</operation>

<operation id="222" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader5:4 %specloopname_ln14318 = specloopname void @_ssdm_op_SpecLoopName, void @empty_847

]]></Node>
<StgValue><ssdm name="specloopname_ln14318"/></StgValue>
</operation>

<operation id="223" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="207" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader5:5 %tmp_870 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x15

]]></Node>
<StgValue><ssdm name="tmp_870"/></StgValue>
</operation>

<operation id="224" st_id="16" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="512">
<![CDATA[
.preheader5:6 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_1_x16, i512 %tmp_870

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="225" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="0">
<![CDATA[
.preheader5:7 %br_ln0 = br void %.preheader5.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="226" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="211" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1240.loopexit:0 %br_ln0 = br void %.loopexit1240

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="227" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln870" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="255" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1240.loopexit389:0 %br_ln0 = br void %.loopexit1240

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="228" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="257" bw="0" op_0_bw="0">
<![CDATA[
.loopexit1240:0 %br_ln0 = br void %.preheader8

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="229" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="215" bw="10" op_0_bw="10" op_1_bw="0" op_2_bw="10" op_3_bw="0">
<![CDATA[
.preheader6.preheader:0 %indvar_flatten103 = phi i10 %add_ln890_386, void %.preheader6, i10 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten103"/></StgValue>
</operation>

<operation id="230" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="216" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader6.preheader:1 %c4_V = phi i5 %select_ln890_503, void %.preheader6, i5 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="c4_V"/></StgValue>
</operation>

<operation id="231" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="217" bw="7" op_0_bw="7" op_1_bw="0" op_2_bw="7" op_3_bw="0">
<![CDATA[
.preheader6.preheader:2 %indvar_flatten89 = phi i7 %select_ln890_506, void %.preheader6, i7 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten89"/></StgValue>
</operation>

<operation id="232" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="218" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader6.preheader:3 %c5_V_150 = phi i2 %select_ln890_505, void %.preheader6, i2 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_150"/></StgValue>
</operation>

<operation id="233" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="219" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader6.preheader:4 %c6_V_138 = phi i5 %add_ln691_1508, void %.preheader6, i5 0, void %.preheader6.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_138"/></StgValue>
</operation>

<operation id="234" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="220" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6.preheader:5 %add_ln890_386 = add i10 %indvar_flatten103, i10 1

]]></Node>
<StgValue><ssdm name="add_ln890_386"/></StgValue>
</operation>

<operation id="235" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="221" bw="1" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader6.preheader:6 %icmp_ln890_1552 = icmp_eq  i10 %indvar_flatten103, i10 512

]]></Node>
<StgValue><ssdm name="icmp_ln890_1552"/></StgValue>
</operation>

<operation id="236" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="222" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader6.preheader:7 %br_ln890 = br i1 %icmp_ln890_1552, void %.preheader6, void %.loopexit1240.loopexit389

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="237" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="224" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:0 %add_ln691_1506 = add i5 %c4_V, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1506"/></StgValue>
</operation>

<operation id="238" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="227" bw="1" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:3 %icmp_ln890_1560 = icmp_eq  i7 %indvar_flatten89, i7 32

]]></Node>
<StgValue><ssdm name="icmp_ln890_1560"/></StgValue>
</operation>

<operation id="239" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="228" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader6:4 %select_ln890_502 = select i1 %icmp_ln890_1560, i2 0, i2 %c5_V_150

]]></Node>
<StgValue><ssdm name="select_ln890_502"/></StgValue>
</operation>

<operation id="240" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="229" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6:5 %select_ln890_503 = select i1 %icmp_ln890_1560, i5 %add_ln691_1506, i5 %c4_V

]]></Node>
<StgValue><ssdm name="select_ln890_503"/></StgValue>
</operation>

<operation id="241" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="230" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:6 %shl_ln14310 = shl i5 %select_ln890_503, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln14310"/></StgValue>
</operation>

<operation id="242" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="231" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:7 %xor_ln890_24 = xor i1 %icmp_ln890_1560, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_24"/></StgValue>
</operation>

<operation id="243" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="232" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:8 %icmp_ln890_1561 = icmp_eq  i5 %c6_V_138, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1561"/></StgValue>
</operation>

<operation id="244" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="233" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:9 %and_ln890_62 = and i1 %icmp_ln890_1561, i1 %xor_ln890_24

]]></Node>
<StgValue><ssdm name="and_ln890_62"/></StgValue>
</operation>

<operation id="245" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="234" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader6:10 %add_ln691_1507 = add i2 %select_ln890_502, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1507"/></StgValue>
</operation>

<operation id="246" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="236" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader6:12 %or_ln890_22 = or i1 %and_ln890_62, i1 %icmp_ln890_1560

]]></Node>
<StgValue><ssdm name="or_ln890_22"/></StgValue>
</operation>

<operation id="247" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="237" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader6:13 %select_ln890_504 = select i1 %or_ln890_22, i5 0, i5 %c6_V_138

]]></Node>
<StgValue><ssdm name="select_ln890_504"/></StgValue>
</operation>

<operation id="248" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="238" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader6:14 %select_ln890_505 = select i1 %and_ln890_62, i2 %add_ln691_1507, i2 %select_ln890_502

]]></Node>
<StgValue><ssdm name="select_ln890_505"/></StgValue>
</operation>

<operation id="249" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="239" bw="5" op_0_bw="2">
<![CDATA[
.preheader6:15 %zext_ln14310 = zext i2 %select_ln890_505

]]></Node>
<StgValue><ssdm name="zext_ln14310"/></StgValue>
</operation>

<operation id="250" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="240" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:16 %add_ln14310 = add i5 %shl_ln14310, i5 %zext_ln14310

]]></Node>
<StgValue><ssdm name="add_ln14310"/></StgValue>
</operation>

<operation id="251" st_id="18" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="251" bw="7" op_0_bw="7" op_1_bw="7">
<![CDATA[
.preheader6:27 %add_ln890_385 = add i7 %indvar_flatten89, i7 1

]]></Node>
<StgValue><ssdm name="add_ln890_385"/></StgValue>
</operation>

<operation id="252" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1552" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="252" bw="7" op_0_bw="1" op_1_bw="7" op_2_bw="7">
<![CDATA[
.preheader6:28 %select_ln890_506 = select i1 %icmp_ln890_1560, i7 1, i7 %add_ln890_385

]]></Node>
<StgValue><ssdm name="select_ln890_506"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="253" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="225" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_17_A_IO_L2_in_0_x1_loop_18_A_IO_L2_in_0_x1_loop_19_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="254" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="226" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader6:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 512, i64 512, i64 512

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="255" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="235" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:11 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_18_A_IO_L2_in_0_x1_loop_19_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="256" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="241" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader6:17 %tmp_1001_cast = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14310, i4 0

]]></Node>
<StgValue><ssdm name="tmp_1001_cast"/></StgValue>
</operation>

<operation id="257" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="242" bw="9" op_0_bw="5">
<![CDATA[
.preheader6:18 %zext_ln14310_1 = zext i5 %select_ln890_504

]]></Node>
<StgValue><ssdm name="zext_ln14310_1"/></StgValue>
</operation>

<operation id="258" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="243" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader6:19 %add_ln14310_1 = add i9 %tmp_1001_cast, i9 %zext_ln14310_1

]]></Node>
<StgValue><ssdm name="add_ln14310_1"/></StgValue>
</operation>

<operation id="259" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="244" bw="64" op_0_bw="9">
<![CDATA[
.preheader6:20 %zext_ln14310_2 = zext i9 %add_ln14310_1

]]></Node>
<StgValue><ssdm name="zext_ln14310_2"/></StgValue>
</operation>

<operation id="260" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="245" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader6:21 %local_A_ping_V_addr_13 = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln14310_2

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr_13"/></StgValue>
</operation>

<operation id="261" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="246" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader6:22 %specpipeline_ln14303 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536

]]></Node>
<StgValue><ssdm name="specpipeline_ln14303"/></StgValue>
</operation>

<operation id="262" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="247" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader6:23 %specloopname_ln14303 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1200

]]></Node>
<StgValue><ssdm name="specloopname_ln14303"/></StgValue>
</operation>

<operation id="263" st_id="19" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="248" bw="512" op_0_bw="512" op_1_bw="512">
<![CDATA[
.preheader6:24 %tmp_869 = read i512 @_ssdm_op_Read.ap_fifo.volatile.i512P0A, i512 %fifo_A_A_IO_L2_in_0_x15

]]></Node>
<StgValue><ssdm name="tmp_869"/></StgValue>
</operation>

<operation id="264" st_id="19" stage="1" lat="1">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="249" bw="0" op_0_bw="512" op_1_bw="9">
<![CDATA[
.preheader6:25 %store_ln14310 = store i512 %tmp_869, i9 %local_A_ping_V_addr_13

]]></Node>
<StgValue><ssdm name="store_ln14310"/></StgValue>
</operation>

<operation id="265" st_id="19" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="250" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader6:26 %add_ln691_1508 = add i5 %select_ln890_504, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1508"/></StgValue>
</operation>

<operation id="266" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="253" bw="0" op_0_bw="0">
<![CDATA[
.preheader6:29 %br_ln0 = br void %.preheader6.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="267" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="263" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader.preheader:0 %indvar_flatten171 = phi i14 %add_ln890_384, void %.preheader, i14 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten171"/></StgValue>
</operation>

<operation id="268" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="264" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader.preheader:1 %c5_V_149 = phi i2 %select_ln890_497, void %.preheader, i2 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V_149"/></StgValue>
</operation>

<operation id="269" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="265" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader.preheader:2 %indvar_flatten143 = phi i14 %select_ln890_501, void %.preheader, i14 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten143"/></StgValue>
</operation>

<operation id="270" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="266" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader.preheader:3 %c6_V_136 = phi i6 %select_ln890_499, void %.preheader, i6 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V_136"/></StgValue>
</operation>

<operation id="271" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="267" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader.preheader:4 %indvar_flatten131 = phi i9 %select_ln890_500, void %.preheader, i9 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten131"/></StgValue>
</operation>

<operation id="272" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="268" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader.preheader:5 %c8_V_27 = phi i5 %add_ln691_1505, void %.preheader, i5 0, void %.preheader.preheader.preheader

]]></Node>
<StgValue><ssdm name="c8_V_27"/></StgValue>
</operation>

<operation id="273" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="269" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:6 %add_ln890_384 = add i14 %indvar_flatten171, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_384"/></StgValue>
</operation>

<operation id="274" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="270" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader.preheader:7 %div_i_i24 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V_136, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i24"/></StgValue>
</operation>

<operation id="275" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="271" bw="1" op_0_bw="6">
<![CDATA[
.preheader.preheader:8 %empty_2546 = trunc i6 %c6_V_136

]]></Node>
<StgValue><ssdm name="empty_2546"/></StgValue>
</operation>

<operation id="276" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="272" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader.preheader:9 %icmp_ln890_1551 = icmp_eq  i14 %indvar_flatten171, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln890_1551"/></StgValue>
</operation>

<operation id="277" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="273" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.preheader:10 %br_ln890 = br i1 %icmp_ln890_1551, void %.preheader, void %.loopexit1242.loopexit

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="278" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="275" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader:0 %add_ln691_1503 = add i2 %c5_V_149, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1503"/></StgValue>
</operation>

<operation id="279" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="278" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:3 %icmp_ln890_1557 = icmp_eq  i14 %indvar_flatten143, i14 4096

]]></Node>
<StgValue><ssdm name="icmp_ln890_1557"/></StgValue>
</operation>

<operation id="280" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="279" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:4 %select_ln890_496 = select i1 %icmp_ln890_1557, i6 0, i6 %c6_V_136

]]></Node>
<StgValue><ssdm name="select_ln890_496"/></StgValue>
</operation>

<operation id="281" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="280" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader:5 %select_ln890_497 = select i1 %icmp_ln890_1557, i2 %add_ln691_1503, i2 %c5_V_149

]]></Node>
<StgValue><ssdm name="select_ln890_497"/></StgValue>
</operation>

<operation id="282" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="283" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:8 %xor_ln890_23 = xor i1 %icmp_ln890_1557, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890_23"/></StgValue>
</operation>

<operation id="283" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="285" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:10 %icmp_ln890_1558 = icmp_eq  i5 %c8_V_27, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1558"/></StgValue>
</operation>

<operation id="284" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="286" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:11 %and_ln890_60 = and i1 %icmp_ln890_1558, i1 %xor_ln890_23

]]></Node>
<StgValue><ssdm name="and_ln890_60"/></StgValue>
</operation>

<operation id="285" st_id="20" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="287" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:12 %icmp_ln890_1559 = icmp_eq  i9 %indvar_flatten131, i9 128

]]></Node>
<StgValue><ssdm name="icmp_ln890_1559"/></StgValue>
</operation>

<operation id="286" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="288" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:13 %and_ln890_61 = and i1 %icmp_ln890_1559, i1 %xor_ln890_23

]]></Node>
<StgValue><ssdm name="and_ln890_61"/></StgValue>
</operation>

<operation id="287" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="295" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:20 %xor_ln14338 = xor i1 %icmp_ln890_1559, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln14338"/></StgValue>
</operation>

<operation id="288" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="296" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:21 %or_ln14338 = or i1 %icmp_ln890_1557, i1 %xor_ln14338

]]></Node>
<StgValue><ssdm name="or_ln14338"/></StgValue>
</operation>

<operation id="289" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="297" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:22 %and_ln14338 = and i1 %and_ln890_60, i1 %or_ln14338

]]></Node>
<StgValue><ssdm name="and_ln14338"/></StgValue>
</operation>

<operation id="290" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="300" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:25 %or_ln14340 = or i1 %and_ln14338, i1 %and_ln890_61

]]></Node>
<StgValue><ssdm name="or_ln14340"/></StgValue>
</operation>

<operation id="291" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="301" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:26 %or_ln14340_1 = or i1 %or_ln14340, i1 %icmp_ln890_1557

]]></Node>
<StgValue><ssdm name="or_ln14340_1"/></StgValue>
</operation>

<operation id="292" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="302" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader:27 %select_ln14340 = select i1 %or_ln14340_1, i5 0, i5 %c8_V_27

]]></Node>
<StgValue><ssdm name="select_ln14340"/></StgValue>
</operation>

<operation id="293" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="316" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader:41 %add_ln890_382 = add i9 %indvar_flatten131, i9 1

]]></Node>
<StgValue><ssdm name="add_ln890_382"/></StgValue>
</operation>

<operation id="294" st_id="20" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="317" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:42 %or_ln890_21 = or i1 %and_ln890_61, i1 %icmp_ln890_1557

]]></Node>
<StgValue><ssdm name="or_ln890_21"/></StgValue>
</operation>

<operation id="295" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="318" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
.preheader:43 %select_ln890_500 = select i1 %or_ln890_21, i9 1, i9 %add_ln890_382

]]></Node>
<StgValue><ssdm name="select_ln890_500"/></StgValue>
</operation>

<operation id="296" st_id="20" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="319" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader:44 %add_ln890_383 = add i14 %indvar_flatten143, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_383"/></StgValue>
</operation>

<operation id="297" st_id="20" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="320" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
.preheader:45 %select_ln890_501 = select i1 %icmp_ln890_1557, i14 1, i14 %add_ln890_383

]]></Node>
<StgValue><ssdm name="select_ln890_501"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="298" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="281" bw="5" op_0_bw="2">
<![CDATA[
.preheader:6 %zext_ln14348 = zext i2 %select_ln890_497

]]></Node>
<StgValue><ssdm name="zext_ln14348"/></StgValue>
</operation>

<operation id="299" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
<literal name="and_ln890_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="282" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:7 %select_ln890_498 = select i1 %icmp_ln890_1557, i4 0, i4 %div_i_i24

]]></Node>
<StgValue><ssdm name="select_ln890_498"/></StgValue>
</operation>

<operation id="300" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="289" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader:14 %add_ln691_1504 = add i6 %select_ln890_496, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1504"/></StgValue>
</operation>

<operation id="301" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
<literal name="and_ln890_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="291" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:16 %div_i_i367_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1504, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i367_mid1"/></StgValue>
</operation>

<operation id="302" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="292" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader:17 %select_ln14338 = select i1 %and_ln890_61, i4 %div_i_i367_mid1, i4 %select_ln890_498

]]></Node>
<StgValue><ssdm name="select_ln14338"/></StgValue>
</operation>

<operation id="303" st_id="21" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="298" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader:23 %select_ln890_499 = select i1 %and_ln890_61, i6 %add_ln691_1504, i6 %select_ln890_496

]]></Node>
<StgValue><ssdm name="select_ln890_499"/></StgValue>
</operation>

<operation id="304" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="303" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:28 %shl_ln14348 = shl i5 %select_ln14340, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln14348"/></StgValue>
</operation>

<operation id="305" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="304" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:29 %add_ln14348 = add i5 %shl_ln14348, i5 %zext_ln14348

]]></Node>
<StgValue><ssdm name="add_ln14348"/></StgValue>
</operation>

<operation id="306" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="305" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader:30 %or_ln11 = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14348, i4 %select_ln14338

]]></Node>
<StgValue><ssdm name="or_ln11"/></StgValue>
</operation>

<operation id="307" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="306" bw="64" op_0_bw="9">
<![CDATA[
.preheader:31 %zext_ln14348_1 = zext i9 %or_ln11

]]></Node>
<StgValue><ssdm name="zext_ln14348_1"/></StgValue>
</operation>

<operation id="308" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="307" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader:32 %local_A_pong_V_addr_7 = getelementptr i512 %local_A_pong_V, i64 0, i64 %zext_ln14348_1

]]></Node>
<StgValue><ssdm name="local_A_pong_V_addr_7"/></StgValue>
</operation>

<operation id="309" st_id="21" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="512" op_0_bw="9">
<![CDATA[
.preheader:35 %in_data_V_47 = load i9 %local_A_pong_V_addr_7

]]></Node>
<StgValue><ssdm name="in_data_V_47"/></StgValue>
</operation>

<operation id="310" st_id="21" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="315" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader:40 %add_ln691_1505 = add i5 %select_ln14340, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1505"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="311" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
<literal name="and_ln890_61" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="284" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader:9 %and_ln890_59 = and i1 %empty_2546, i1 %xor_ln890_23

]]></Node>
<StgValue><ssdm name="and_ln890_59"/></StgValue>
</operation>

<operation id="312" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
<literal name="and_ln890_61" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="293" bw="1" op_0_bw="6">
<![CDATA[
.preheader:18 %empty_2547 = trunc i6 %add_ln691_1504

]]></Node>
<StgValue><ssdm name="empty_2547"/></StgValue>
</operation>

<operation id="313" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="294" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader:19 %select_ln14338_1 = select i1 %and_ln890_61, i1 %empty_2547, i1 %and_ln890_59

]]></Node>
<StgValue><ssdm name="select_ln14338_1"/></StgValue>
</operation>

<operation id="314" st_id="22" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="310" bw="512" op_0_bw="9">
<![CDATA[
.preheader:35 %in_data_V_47 = load i9 %local_A_pong_V_addr_7

]]></Node>
<StgValue><ssdm name="in_data_V_47"/></StgValue>
</operation>

<operation id="315" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="311" bw="256" op_0_bw="512">
<![CDATA[
.preheader:36 %data_split_V_0 = trunc i512 %in_data_V_47

]]></Node>
<StgValue><ssdm name="data_split_V_0"/></StgValue>
</operation>

<operation id="316" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="312" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader:37 %data_split_V_1_214 = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %in_data_V_47, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="data_split_V_1_214"/></StgValue>
</operation>

<operation id="317" st_id="22" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="313" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:38 %select_ln14354 = select i1 %select_ln14338_1, i256 %data_split_V_1_214, i256 %data_split_V_0

]]></Node>
<StgValue><ssdm name="select_ln14354"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="318" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="276" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_23_A_IO_L2_in_0_x1_loop_25_A_IO_L2_in_0_x1_loop_26_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="319" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="277" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="320" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="290" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:15 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_24_A_IO_L2_in_0_x1_loop_25_A_IO_L2_in_0_x1_loop_26_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="321" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="299" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:24 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_25_A_IO_L2_in_0_x1_loop_26_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="322" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="308" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader:33 %specpipeline_ln14342 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536

]]></Node>
<StgValue><ssdm name="specpipeline_ln14342"/></StgValue>
</operation>

<operation id="323" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="309" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader:34 %specloopname_ln14342 = specloopname void @_ssdm_op_SpecLoopName, void @empty_946

]]></Node>
<StgValue><ssdm name="specloopname_ln14342"/></StgValue>
</operation>

<operation id="324" st_id="23" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="314" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
.preheader:39 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_0_0_x125, i256 %select_ln14354

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="325" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1551" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="321" bw="0" op_0_bw="0">
<![CDATA[
.preheader:46 %br_ln0 = br void %.preheader.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="326" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="337" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader67.preheader:0 %indvar_flatten251 = phi i14 %add_ln890_381, void, i14 0, void %.preheader67.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten251"/></StgValue>
</operation>

<operation id="327" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="338" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader67.preheader:1 %c5_V = phi i2 %select_ln890_491, void, i2 0, void %.preheader67.preheader.preheader

]]></Node>
<StgValue><ssdm name="c5_V"/></StgValue>
</operation>

<operation id="328" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="339" bw="14" op_0_bw="14" op_1_bw="0" op_2_bw="14" op_3_bw="0">
<![CDATA[
.preheader67.preheader:2 %indvar_flatten217 = phi i14 %select_ln890_495, void, i14 0, void %.preheader67.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten217"/></StgValue>
</operation>

<operation id="329" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="340" bw="6" op_0_bw="6" op_1_bw="0" op_2_bw="6" op_3_bw="0">
<![CDATA[
.preheader67.preheader:3 %c6_V = phi i6 %select_ln890_493, void, i6 0, void %.preheader67.preheader.preheader

]]></Node>
<StgValue><ssdm name="c6_V"/></StgValue>
</operation>

<operation id="330" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="341" bw="9" op_0_bw="9" op_1_bw="0" op_2_bw="9" op_3_bw="0">
<![CDATA[
.preheader67.preheader:4 %indvar_flatten201 = phi i9 %select_ln890_494, void, i9 0, void %.preheader67.preheader.preheader

]]></Node>
<StgValue><ssdm name="indvar_flatten201"/></StgValue>
</operation>

<operation id="331" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="342" bw="5" op_0_bw="5" op_1_bw="0" op_2_bw="5" op_3_bw="0">
<![CDATA[
.preheader67.preheader:5 %c8_V = phi i5 %add_ln691_1501, void, i5 0, void %.preheader67.preheader.preheader

]]></Node>
<StgValue><ssdm name="c8_V"/></StgValue>
</operation>

<operation id="332" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="343" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader67.preheader:6 %add_ln890_381 = add i14 %indvar_flatten251, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_381"/></StgValue>
</operation>

<operation id="333" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="344" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader67.preheader:7 %div_i_i = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %c6_V, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i"/></StgValue>
</operation>

<operation id="334" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="345" bw="1" op_0_bw="6">
<![CDATA[
.preheader67.preheader:8 %empty_2548 = trunc i6 %c6_V

]]></Node>
<StgValue><ssdm name="empty_2548"/></StgValue>
</operation>

<operation id="335" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="346" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader67.preheader:9 %icmp_ln890_1545 = icmp_eq  i14 %indvar_flatten251, i14 8192

]]></Node>
<StgValue><ssdm name="icmp_ln890_1545"/></StgValue>
</operation>

<operation id="336" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="347" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader67.preheader:10 %br_ln890 = br i1 %icmp_ln890_1545, void %.preheader67, void %.loopexit

]]></Node>
<StgValue><ssdm name="br_ln890"/></StgValue>
</operation>

<operation id="337" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="349" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader67:0 %add_ln691 = add i2 %c5_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691"/></StgValue>
</operation>

<operation id="338" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="352" bw="1" op_0_bw="14" op_1_bw="14">
<![CDATA[
.preheader67:3 %icmp_ln890_1546 = icmp_eq  i14 %indvar_flatten217, i14 4096

]]></Node>
<StgValue><ssdm name="icmp_ln890_1546"/></StgValue>
</operation>

<operation id="339" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="353" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader67:4 %select_ln890 = select i1 %icmp_ln890_1546, i6 0, i6 %c6_V

]]></Node>
<StgValue><ssdm name="select_ln890"/></StgValue>
</operation>

<operation id="340" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="354" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
.preheader67:5 %select_ln890_491 = select i1 %icmp_ln890_1546, i2 %add_ln691, i2 %c5_V

]]></Node>
<StgValue><ssdm name="select_ln890_491"/></StgValue>
</operation>

<operation id="341" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="356" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader67:7 %select_ln890_492 = select i1 %icmp_ln890_1546, i4 0, i4 %div_i_i

]]></Node>
<StgValue><ssdm name="select_ln890_492"/></StgValue>
</operation>

<operation id="342" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="357" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader67:8 %xor_ln890 = xor i1 %icmp_ln890_1546, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln890"/></StgValue>
</operation>

<operation id="343" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="358" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader67:9 %and_ln890 = and i1 %empty_2548, i1 %xor_ln890

]]></Node>
<StgValue><ssdm name="and_ln890"/></StgValue>
</operation>

<operation id="344" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="359" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader67:10 %icmp_ln890_1547 = icmp_eq  i5 %c8_V, i5 16

]]></Node>
<StgValue><ssdm name="icmp_ln890_1547"/></StgValue>
</operation>

<operation id="345" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="360" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader67:11 %and_ln890_57 = and i1 %icmp_ln890_1547, i1 %xor_ln890

]]></Node>
<StgValue><ssdm name="and_ln890_57"/></StgValue>
</operation>

<operation id="346" st_id="24" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="361" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader67:12 %icmp_ln890_1548 = icmp_eq  i9 %indvar_flatten201, i9 128

]]></Node>
<StgValue><ssdm name="icmp_ln890_1548"/></StgValue>
</operation>

<operation id="347" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="362" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader67:13 %and_ln890_58 = and i1 %icmp_ln890_1548, i1 %xor_ln890

]]></Node>
<StgValue><ssdm name="and_ln890_58"/></StgValue>
</operation>

<operation id="348" st_id="24" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="363" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader67:14 %add_ln691_1500 = add i6 %select_ln890, i6 1

]]></Node>
<StgValue><ssdm name="add_ln691_1500"/></StgValue>
</operation>

<operation id="349" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="365" bw="4" op_0_bw="4" op_1_bw="6" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader67:16 %div_i_i203_mid1 = partselect i4 @_ssdm_op_PartSelect.i4.i6.i32.i32, i6 %add_ln691_1500, i32 1, i32 4

]]></Node>
<StgValue><ssdm name="div_i_i203_mid1"/></StgValue>
</operation>

<operation id="350" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="366" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
.preheader67:17 %select_ln14376 = select i1 %and_ln890_58, i4 %div_i_i203_mid1, i4 %select_ln890_492

]]></Node>
<StgValue><ssdm name="select_ln14376"/></StgValue>
</operation>

<operation id="351" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="367" bw="1" op_0_bw="6">
<![CDATA[
.preheader67:18 %empty_2549 = trunc i6 %add_ln691_1500

]]></Node>
<StgValue><ssdm name="empty_2549"/></StgValue>
</operation>

<operation id="352" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="368" bw="1" op_0_bw="1" op_1_bw="1" op_2_bw="1">
<![CDATA[
.preheader67:19 %select_ln14376_1 = select i1 %and_ln890_58, i1 %empty_2549, i1 %and_ln890

]]></Node>
<StgValue><ssdm name="select_ln14376_1"/></StgValue>
</operation>

<operation id="353" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="369" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader67:20 %xor_ln14376 = xor i1 %icmp_ln890_1548, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln14376"/></StgValue>
</operation>

<operation id="354" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="370" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader67:21 %or_ln14376 = or i1 %icmp_ln890_1546, i1 %xor_ln14376

]]></Node>
<StgValue><ssdm name="or_ln14376"/></StgValue>
</operation>

<operation id="355" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="371" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader67:22 %and_ln14376 = and i1 %and_ln890_57, i1 %or_ln14376

]]></Node>
<StgValue><ssdm name="and_ln14376"/></StgValue>
</operation>

<operation id="356" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="372" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader67:23 %select_ln890_493 = select i1 %and_ln890_58, i6 %add_ln691_1500, i6 %select_ln890

]]></Node>
<StgValue><ssdm name="select_ln890_493"/></StgValue>
</operation>

<operation id="357" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="374" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader67:25 %or_ln14378 = or i1 %and_ln14376, i1 %and_ln890_58

]]></Node>
<StgValue><ssdm name="or_ln14378"/></StgValue>
</operation>

<operation id="358" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="375" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader67:26 %or_ln14378_1 = or i1 %or_ln14378, i1 %icmp_ln890_1546

]]></Node>
<StgValue><ssdm name="or_ln14378_1"/></StgValue>
</operation>

<operation id="359" st_id="24" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="376" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
.preheader67:27 %select_ln14378 = select i1 %or_ln14378_1, i5 0, i5 %c8_V

]]></Node>
<StgValue><ssdm name="select_ln14378"/></StgValue>
</operation>

<operation id="360" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1545" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="422" bw="0">
<![CDATA[
.loopexit:0 %ret_ln14430 = ret

]]></Node>
<StgValue><ssdm name="ret_ln14430"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="361" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="355" bw="5" op_0_bw="2">
<![CDATA[
.preheader67:6 %zext_ln14386 = zext i2 %select_ln890_491

]]></Node>
<StgValue><ssdm name="zext_ln14386"/></StgValue>
</operation>

<operation id="362" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="377" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader67:28 %shl_ln14386 = shl i5 %select_ln14378, i5 1

]]></Node>
<StgValue><ssdm name="shl_ln14386"/></StgValue>
</operation>

<operation id="363" st_id="25" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="378" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader67:29 %add_ln14386 = add i5 %shl_ln14386, i5 %zext_ln14386

]]></Node>
<StgValue><ssdm name="add_ln14386"/></StgValue>
</operation>

<operation id="364" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="379" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader67:30 %or_ln = bitconcatenate i9 @_ssdm_op_BitConcatenate.i9.i5.i4, i5 %add_ln14386, i4 %select_ln14376

]]></Node>
<StgValue><ssdm name="or_ln"/></StgValue>
</operation>

<operation id="365" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="380" bw="64" op_0_bw="9">
<![CDATA[
.preheader67:31 %zext_ln14386_1 = zext i9 %or_ln

]]></Node>
<StgValue><ssdm name="zext_ln14386_1"/></StgValue>
</operation>

<operation id="366" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="381" bw="9" op_0_bw="512" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader67:32 %local_A_ping_V_addr = getelementptr i512 %local_A_ping_V, i64 0, i64 %zext_ln14386_1

]]></Node>
<StgValue><ssdm name="local_A_ping_V_addr"/></StgValue>
</operation>

<operation id="367" st_id="25" stage="2" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="512" op_0_bw="9">
<![CDATA[
.preheader67:34 %in_data_V = load i9 %local_A_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="368" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="350" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader67:1 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_28_A_IO_L2_in_0_x1_loop_30_A_IO_L2_in_0_x1_loop_31_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="369" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="351" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader67:2 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 8192, i64 8192, i64 8192

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="370" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="364" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader67:15 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_29_A_IO_L2_in_0_x1_loop_30_A_IO_L2_in_0_x1_loop_31_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="371" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="373" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader67:24 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @A_IO_L2_in_0_x1_loop_30_A_IO_L2_in_0_x1_loop_31_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="372" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="382" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.preheader67:33 %specloopname_ln14380 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1233

]]></Node>
<StgValue><ssdm name="specloopname_ln14380"/></StgValue>
</operation>

<operation id="373" st_id="26" stage="1" lat="2">
<core>RAM_2P_BRAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="383" bw="512" op_0_bw="9">
<![CDATA[
.preheader67:34 %in_data_V = load i9 %local_A_ping_V_addr

]]></Node>
<StgValue><ssdm name="in_data_V"/></StgValue>
</operation>

<operation id="374" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="384" bw="0" op_0_bw="0">
<![CDATA[
.preheader67:35 %br_ln14387 = br void

]]></Node>
<StgValue><ssdm name="br_ln14387"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="375" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="386" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
:0 %n_V = phi i2 0, void %.preheader67, i2 %add_ln691_1502, void %ifFalse

]]></Node>
<StgValue><ssdm name="n_V"/></StgValue>
</operation>

<operation id="376" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="387" bw="512" op_0_bw="512" op_1_bw="0" op_2_bw="512" op_3_bw="0">
<![CDATA[
:1 %p_Val2_s = phi i512 %in_data_V, void %.preheader67, i512 %zext_ln1497, void %ifFalse

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="377" st_id="27" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="388" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:2 %add_ln691_1502 = add i2 %n_V, i2 1

]]></Node>
<StgValue><ssdm name="add_ln691_1502"/></StgValue>
</operation>

<operation id="378" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="389" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
:3 %icmp_ln878 = icmp_eq  i2 %n_V, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="379" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="390" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:4 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2, i64 2, i64 2

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="380" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="391" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:5 %br_ln14387 = br i1 %icmp_ln878, void %.split, void

]]></Node>
<StgValue><ssdm name="br_ln14387"/></StgValue>
</operation>

<operation id="381" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="397" bw="256" op_0_bw="512">
<![CDATA[
.split:4 %data_split_V_0_164 = trunc i512 %p_Val2_s

]]></Node>
<StgValue><ssdm name="data_split_V_0_164"/></StgValue>
</operation>

<operation id="382" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="398" bw="1" op_0_bw="2">
<![CDATA[
.split:5 %trunc_ln14388 = trunc i2 %n_V

]]></Node>
<StgValue><ssdm name="trunc_ln14388"/></StgValue>
</operation>

<operation id="383" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="401" bw="256" op_0_bw="256" op_1_bw="512" op_2_bw="32" op_3_bw="32">
<![CDATA[
.split:8 %r = partselect i256 @_ssdm_op_PartSelect.i256.i512.i32.i32, i512 %p_Val2_s, i32 256, i32 511

]]></Node>
<StgValue><ssdm name="r"/></StgValue>
</operation>

<operation id="384" st_id="27" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="403" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.split:10 %icmp_ln878_74 = icmp_eq  i2 %add_ln691_1502, i2 2

]]></Node>
<StgValue><ssdm name="icmp_ln878_74"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="385" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln14388" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="393" bw="256" op_0_bw="256">
<![CDATA[
.split:0 %data_split_V_1_load = load i256 %data_split_V_1

]]></Node>
<StgValue><ssdm name="data_split_V_1_load"/></StgValue>
</operation>

<operation id="386" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln14388" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="394" bw="256" op_0_bw="256">
<![CDATA[
.split:1 %data_split_V_1_210_load = load i256 %data_split_V_1_210

]]></Node>
<StgValue><ssdm name="data_split_V_1_210_load"/></StgValue>
</operation>

<operation id="387" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="395" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.split:2 %specpipeline_ln674 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_536

]]></Node>
<StgValue><ssdm name="specpipeline_ln674"/></StgValue>
</operation>

<operation id="388" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="396" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:3 %specloopname_ln674 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1219

]]></Node>
<StgValue><ssdm name="specloopname_ln674"/></StgValue>
</operation>

<operation id="389" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="399" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split:6 %data_split_V_1_212 = select i1 %trunc_ln14388, i256 %data_split_V_1_210_load, i256 %data_split_V_0_164

]]></Node>
<StgValue><ssdm name="data_split_V_1_212"/></StgValue>
</operation>

<operation id="390" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="400" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
.split:7 %data_split_V_1_213 = select i1 %trunc_ln14388, i256 %data_split_V_0_164, i256 %data_split_V_1_load

]]></Node>
<StgValue><ssdm name="data_split_V_1_213"/></StgValue>
</operation>

<operation id="391" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="402" bw="512" op_0_bw="256">
<![CDATA[
.split:9 %zext_ln1497 = zext i256 %r

]]></Node>
<StgValue><ssdm name="zext_ln1497"/></StgValue>
</operation>

<operation id="392" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="404" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.split:11 %br_ln878 = br i1 %icmp_ln878_74, void %ifFalse, void %ifTrue

]]></Node>
<StgValue><ssdm name="br_ln878"/></StgValue>
</operation>

<operation id="393" st_id="28" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="406" bw="256" op_0_bw="1" op_1_bw="256" op_2_bw="256">
<![CDATA[
ifTrue:0 %select_ln14392 = select i1 %select_ln14376_1, i256 %data_split_V_1_213, i256 %data_split_V_1_212

]]></Node>
<StgValue><ssdm name="select_ln14392"/></StgValue>
</operation>

<operation id="394" st_id="28" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="407" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
ifTrue:1 %write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %fifo_A_PE_0_0_x125, i256 %select_ln14392

]]></Node>
<StgValue><ssdm name="write_ln174"/></StgValue>
</operation>

<operation id="395" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_74" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="408" bw="0" op_0_bw="0">
<![CDATA[
ifTrue:2 %br_ln0 = br void %ifFalse

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="396" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
ifFalse:0 %store_ln14388 = store i256 %data_split_V_1_212, i256 %data_split_V_1_210

]]></Node>
<StgValue><ssdm name="store_ln14388"/></StgValue>
</operation>

<operation id="397" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="0" op_0_bw="256" op_1_bw="256" op_2_bw="0">
<![CDATA[
ifFalse:1 %store_ln14388 = store i256 %data_split_V_1_213, i256 %data_split_V_1

]]></Node>
<StgValue><ssdm name="store_ln14388"/></StgValue>
</operation>

<operation id="398" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0">
<![CDATA[
ifFalse:2 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="399" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
:0 %add_ln691_1501 = add i5 %select_ln14378, i5 1

]]></Node>
<StgValue><ssdm name="add_ln691_1501"/></StgValue>
</operation>

<operation id="400" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:1 %add_ln890 = add i9 %indvar_flatten201, i9 1

]]></Node>
<StgValue><ssdm name="add_ln890"/></StgValue>
</operation>

<operation id="401" st_id="29" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:2 %or_ln890 = or i1 %and_ln890_58, i1 %icmp_ln890_1546

]]></Node>
<StgValue><ssdm name="or_ln890"/></StgValue>
</operation>

<operation id="402" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="9" op_0_bw="1" op_1_bw="9" op_2_bw="9">
<![CDATA[
:3 %select_ln890_494 = select i1 %or_ln890, i9 1, i9 %add_ln890

]]></Node>
<StgValue><ssdm name="select_ln890_494"/></StgValue>
</operation>

<operation id="403" st_id="29" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln890_1546" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="418" bw="14" op_0_bw="14" op_1_bw="14">
<![CDATA[
:4 %add_ln890_380 = add i14 %indvar_flatten217, i14 1

]]></Node>
<StgValue><ssdm name="add_ln890_380"/></StgValue>
</operation>

<operation id="404" st_id="29" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="14" op_0_bw="1" op_1_bw="14" op_2_bw="14">
<![CDATA[
:5 %select_ln890_495 = select i1 %icmp_ln890_1546, i14 1, i14 %add_ln890_380

]]></Node>
<StgValue><ssdm name="select_ln890_495"/></StgValue>
</operation>

<operation id="405" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0">
<![CDATA[
:6 %br_ln0 = br void %.preheader67.preheader

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
