-- generated by newgenasym Tue Aug 31 18:04:01 2004

library ieee;
use     ieee.std_logic_1164.all;
use     work.all;
entity microgigacn12x is
    port (    
	CHASSIS:   INOUT  STD_LOGIC_VECTOR (2 DOWNTO 1);    
	G:         INOUT  STD_LOGIC_VECTOR (25 DOWNTO 1);    
	S1:        INOUT  STD_LOGIC;    
	S10:       INOUT  STD_LOGIC;    
	S11:       INOUT  STD_LOGIC;    
	S12:       INOUT  STD_LOGIC;    
	S13:       INOUT  STD_LOGIC;    
	S14:       INOUT  STD_LOGIC;    
	S15:       INOUT  STD_LOGIC;    
	S16:       INOUT  STD_LOGIC;    
	S17:       INOUT  STD_LOGIC;    
	S18:       INOUT  STD_LOGIC;    
	S19:       INOUT  STD_LOGIC;    
	S2:        INOUT  STD_LOGIC;    
	S20:       INOUT  STD_LOGIC;    
	S21:       INOUT  STD_LOGIC;    
	S22:       INOUT  STD_LOGIC;    
	S23:       INOUT  STD_LOGIC;    
	S24:       INOUT  STD_LOGIC;    
	S25:       INOUT  STD_LOGIC;    
	S26:       INOUT  STD_LOGIC;    
	S27:       INOUT  STD_LOGIC;    
	S28:       INOUT  STD_LOGIC;    
	S29:       INOUT  STD_LOGIC;    
	S3:        INOUT  STD_LOGIC;    
	S30:       INOUT  STD_LOGIC;    
	S31:       INOUT  STD_LOGIC;    
	S32:       INOUT  STD_LOGIC;    
	S33:       INOUT  STD_LOGIC;    
	S34:       INOUT  STD_LOGIC;    
	S35:       INOUT  STD_LOGIC;    
	S36:       INOUT  STD_LOGIC;    
	S37:       INOUT  STD_LOGIC;    
	S38:       INOUT  STD_LOGIC;    
	S39:       INOUT  STD_LOGIC;    
	S4:        INOUT  STD_LOGIC;    
	S40:       INOUT  STD_LOGIC;    
	S41:       INOUT  STD_LOGIC;    
	S42:       INOUT  STD_LOGIC;    
	S43:       INOUT  STD_LOGIC;    
	S44:       INOUT  STD_LOGIC;    
	S45:       INOUT  STD_LOGIC;    
	S46:       INOUT  STD_LOGIC;    
	S47:       INOUT  STD_LOGIC;    
	S48:       INOUT  STD_LOGIC;    
	S5:        INOUT  STD_LOGIC;    
	S6:        INOUT  STD_LOGIC;    
	S7:        INOUT  STD_LOGIC;    
	S8:        INOUT  STD_LOGIC;    
	S9:        INOUT  STD_LOGIC);
end microgigacn12x;
