

================================================================
== Vitis HLS Report for 'hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2'
================================================================
* Date:           Thu Feb 27 14:43:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        prj
* Solution:       hevc_loop_filter_chroma_8bit_hls_sol (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.30 ns|  2.063 ns|     0.89 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       30|       30|  99.000 ns|  99.000 ns|   29|   29|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_87_2  |       28|       28|         8|          7|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 7, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 7, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.70>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%idx = alloca i32 1"   --->   Operation 11 'alloca' 'idx' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%d = alloca i32 1" [../tutorial_example/source/hls.cpp:70]   --->   Operation 12 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%select_ln85_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln85"   --->   Operation 13 'read' 'select_ln85_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%select_ln84_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %select_ln84"   --->   Operation 14 'read' 'select_ln84_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%tc_read = read i15 @_ssdm_op_Read.ap_auto.i15, i15 %tc"   --->   Operation 15 'read' 'tc_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%sub38_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %sub38"   --->   Operation 16 'read' 'sub38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%tmp = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %empty"   --->   Operation 17 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mul13_cast_read = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %mul13_cast"   --->   Operation 18 'read' 'mul13_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%tmp_1 = read i21 @_ssdm_op_Read.ap_auto.i21, i21 %empty_12"   --->   Operation 19 'read' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%sext_ln76_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sext_ln76"   --->   Operation 20 'read' 'sext_ln76_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%tc_cast = zext i15 %tc_read"   --->   Operation 21 'zext' 'tc_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln76_cast = sext i32 %sext_ln76_read"   --->   Operation 22 'sext' 'sext_ln76_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %pix_base, void @empty_1, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.70ns)   --->   "%no_p = icmp_eq  i8 %select_ln84_read, i8 0" [../tutorial_example/source/hls.cpp:84]   --->   Operation 24 'icmp' 'no_p' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.70ns)   --->   "%no_q = icmp_eq  i8 %select_ln85_read, i8 0" [../tutorial_example/source/hls.cpp:85]   --->   Operation 25 'icmp' 'no_q' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.38ns)   --->   "%store_ln70 = store i3 0, i3 %d" [../tutorial_example/source/hls.cpp:70]   --->   Operation 26 'store' 'store_ln70' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln0 = store i34 0, i34 %idx"   --->   Operation 27 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln87 = br void %for.body12" [../tutorial_example/source/hls.cpp:87]   --->   Operation 28 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.95>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%d_1 = load i3 %d" [../tutorial_example/source/hls.cpp:87]   --->   Operation 29 'load' 'd_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.57ns)   --->   "%icmp_ln87 = icmp_eq  i3 %d_1, i3 4" [../tutorial_example/source/hls.cpp:87]   --->   Operation 30 'icmp' 'icmp_ln87' <Predicate = true> <Delay = 0.57> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (0.57ns)   --->   "%d_2 = add i3 %d_1, i3 1" [../tutorial_example/source/hls.cpp:87]   --->   Operation 31 'add' 'd_2' <Predicate = true> <Delay = 0.57> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.57> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln87 = br i1 %icmp_ln87, void %for.body12.split, void %cleanup.loopexit.exitStub" [../tutorial_example/source/hls.cpp:87]   --->   Operation 32 'br' 'br_ln87' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%idx_load = load i34 %idx" [../tutorial_example/source/hls.cpp:87]   --->   Operation 33 'load' 'idx_load' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%trunc_ln87 = trunc i34 %idx_load" [../tutorial_example/source/hls.cpp:87]   --->   Operation 34 'trunc' 'trunc_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.81ns)   --->   "%pix = add i21 %trunc_ln87, i21 %tmp_1" [../tutorial_example/source/hls.cpp:70]   --->   Operation 35 'add' 'pix' <Predicate = (!icmp_ln87)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln97 = br i1 %no_p, void %if.end75, void %if.then51_ifconv" [../tutorial_example/source/hls.cpp:97]   --->   Operation 36 'br' 'br_ln97' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln100 = br i1 %no_q, void %for.inc, void %if.then76_ifconv" [../tutorial_example/source/hls.cpp:100]   --->   Operation 37 'br' 'br_ln100' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.38ns)   --->   "%store_ln70 = store i3 %d_2, i3 %d" [../tutorial_example/source/hls.cpp:70]   --->   Operation 38 'store' 'store_ln70' <Predicate = (!icmp_ln87)> <Delay = 0.38>
ST_2 : Operation 110 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 110 'ret' 'ret_ln0' <Predicate = (icmp_ln87)> <Delay = 0.38>

State 3 <SV = 2> <Delay = 2.06>
ST_3 : Operation 39 [1/1] (0.81ns)   --->   "%add_ln89 = add i21 %pix, i21 %mul13_cast_read" [../tutorial_example/source/hls.cpp:89]   --->   Operation 39 'add' 'add_ln89' <Predicate = (!icmp_ln87)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln89 = zext i21 %add_ln89" [../tutorial_example/source/hls.cpp:89]   --->   Operation 40 'zext' 'zext_ln89' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%pix_base_addr = getelementptr i8 %pix_base, i64 0, i64 %zext_ln89" [../tutorial_example/source/hls.cpp:89]   --->   Operation 41 'getelementptr' 'pix_base_addr' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 42 [2/2] (1.24ns)   --->   "%pix_base_load = load i21 %pix_base_addr" [../tutorial_example/source/hls.cpp:89]   --->   Operation 42 'load' 'pix_base_load' <Predicate = (!icmp_ln87)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2073600> <RAM>
ST_3 : Operation 43 [1/1] (0.81ns)   --->   "%sub_ln90 = sub i21 %pix, i21 %tmp" [../tutorial_example/source/hls.cpp:90]   --->   Operation 43 'sub' 'sub_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%zext_ln90 = zext i21 %sub_ln90" [../tutorial_example/source/hls.cpp:90]   --->   Operation 44 'zext' 'zext_ln90' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%pix_base_addr_1 = getelementptr i8 %pix_base, i64 0, i64 %zext_ln90" [../tutorial_example/source/hls.cpp:90]   --->   Operation 45 'getelementptr' 'pix_base_addr_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_3 : Operation 46 [2/2] (1.24ns)   --->   "%pix_base_load_1 = load i21 %pix_base_addr_1" [../tutorial_example/source/hls.cpp:90]   --->   Operation 46 'load' 'pix_base_load_1' <Predicate = (!icmp_ln87)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2073600> <RAM>

State 4 <SV = 3> <Delay = 2.06>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln70 = zext i21 %pix" [../tutorial_example/source/hls.cpp:70]   --->   Operation 47 'zext' 'zext_ln70' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 48 [1/2] ( I:1.24ns O:1.24ns )   --->   "%pix_base_load = load i21 %pix_base_addr" [../tutorial_example/source/hls.cpp:89]   --->   Operation 48 'load' 'pix_base_load' <Predicate = (!icmp_ln87)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2073600> <RAM>
ST_4 : Operation 49 [1/2] ( I:1.24ns O:1.24ns )   --->   "%pix_base_load_1 = load i21 %pix_base_addr_1" [../tutorial_example/source/hls.cpp:90]   --->   Operation 49 'load' 'pix_base_load_1' <Predicate = (!icmp_ln87)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2073600> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%pix_base_addr_2 = getelementptr i8 %pix_base, i64 0, i64 %zext_ln70" [../tutorial_example/source/hls.cpp:91]   --->   Operation 50 'getelementptr' 'pix_base_addr_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 51 [2/2] (1.24ns)   --->   "%pix_base_load_2 = load i21 %pix_base_addr_2" [../tutorial_example/source/hls.cpp:91]   --->   Operation 51 'load' 'pix_base_load_2' <Predicate = (!icmp_ln87)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2073600> <RAM>
ST_4 : Operation 52 [1/1] (0.81ns)   --->   "%add_ln92 = add i21 %pix, i21 %tmp" [../tutorial_example/source/hls.cpp:92]   --->   Operation 52 'add' 'add_ln92' <Predicate = (!icmp_ln87)> <Delay = 0.81> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln92 = zext i21 %add_ln92" [../tutorial_example/source/hls.cpp:92]   --->   Operation 53 'zext' 'zext_ln92' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%pix_base_addr_3 = getelementptr i8 %pix_base, i64 0, i64 %zext_ln92" [../tutorial_example/source/hls.cpp:92]   --->   Operation 54 'getelementptr' 'pix_base_addr_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_4 : Operation 55 [2/2] (1.24ns)   --->   "%pix_base_load_3 = load i21 %pix_base_addr_3" [../tutorial_example/source/hls.cpp:92]   --->   Operation 55 'load' 'pix_base_load_3' <Predicate = (!icmp_ln87)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2073600> <RAM>

State 5 <SV = 4> <Delay = 1.95>
ST_5 : Operation 56 [1/2] ( I:1.24ns O:1.24ns )   --->   "%pix_base_load_2 = load i21 %pix_base_addr_2" [../tutorial_example/source/hls.cpp:91]   --->   Operation 56 'load' 'pix_base_load_2' <Predicate = (!icmp_ln87)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2073600> <RAM>
ST_5 : Operation 57 [1/2] ( I:1.24ns O:1.24ns )   --->   "%pix_base_load_3 = load i21 %pix_base_addr_3" [../tutorial_example/source/hls.cpp:92]   --->   Operation 57 'load' 'pix_base_load_3' <Predicate = (!icmp_ln87)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2073600> <RAM>
ST_5 : Operation 58 [1/1] (0.00ns)   --->   "%zext_ln95_2 = zext i8 %pix_base_load_2" [../tutorial_example/source/hls.cpp:95]   --->   Operation 58 'zext' 'zext_ln95_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_5 : Operation 59 [1/1] (0.00ns)   --->   "%zext_ln95_3 = zext i8 %pix_base_load_1" [../tutorial_example/source/hls.cpp:95]   --->   Operation 59 'zext' 'zext_ln95_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_5 : Operation 60 [1/1] (0.70ns)   --->   "%sub_ln95 = sub i9 %zext_ln95_2, i9 %zext_ln95_3" [../tutorial_example/source/hls.cpp:95]   --->   Operation 60 'sub' 'sub_ln95' <Predicate = (!icmp_ln87)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln95_4 = zext i8 %pix_base_load" [../tutorial_example/source/hls.cpp:95]   --->   Operation 61 'zext' 'zext_ln95_4' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_5 : Operation 62 [1/1] (0.70ns)   --->   "%add_ln95 = add i9 %zext_ln95_4, i9 4" [../tutorial_example/source/hls.cpp:95]   --->   Operation 62 'add' 'add_ln95' <Predicate = (!icmp_ln87)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 1.83>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i9.i2, i9 %sub_ln95, i2 0" [../tutorial_example/source/hls.cpp:95]   --->   Operation 63 'bitconcatenate' 'tmp_3' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%sext_ln95 = sext i11 %tmp_3" [../tutorial_example/source/hls.cpp:95]   --->   Operation 64 'sext' 'sext_ln95' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln95_5 = zext i8 %pix_base_load_3" [../tutorial_example/source/hls.cpp:95]   --->   Operation 65 'zext' 'zext_ln95_5' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln95_6 = zext i9 %add_ln95" [../tutorial_example/source/hls.cpp:95]   --->   Operation 66 'zext' 'zext_ln95_6' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln95_1 = add i12 %zext_ln95_6, i12 %sext_ln95" [../tutorial_example/source/hls.cpp:95]   --->   Operation 67 'add' 'add_ln95_1' <Predicate = (!icmp_ln87)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 68 [1/1] (0.75ns) (root node of TernaryAdder)   --->   "%sub_ln95_1 = sub i12 %add_ln95_1, i12 %zext_ln95_5" [../tutorial_example/source/hls.cpp:95]   --->   Operation 68 'sub' 'sub_ln95_1' <Predicate = (!icmp_ln87)> <Delay = 0.75> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.37> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i9 @_ssdm_op_PartSelect.i9.i12.i32.i32, i12 %sub_ln95_1, i32 3, i32 11" [../tutorial_example/source/hls.cpp:95]   --->   Operation 69 'partselect' 'tmp_2' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 70 [1/1] (0.00ns)   --->   "%temp = sext i9 %tmp_2" [../tutorial_example/source/hls.cpp:95]   --->   Operation 70 'sext' 'temp' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_6 : Operation 71 [1/1] (0.78ns)   --->   "%icmp_ln96 = icmp_slt  i16 %temp, i16 %sub38_read" [../tutorial_example/source/hls.cpp:96]   --->   Operation 71 'icmp' 'icmp_ln96' <Predicate = (!icmp_ln87)> <Delay = 0.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.77ns)   --->   "%icmp_ln96_1 = icmp_sgt  i16 %temp, i16 %tc_cast" [../tutorial_example/source/hls.cpp:96]   --->   Operation 72 'icmp' 'icmp_ln96_1' <Predicate = (!icmp_ln87)> <Delay = 0.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node delta)   --->   "%select_ln96 = select i1 %icmp_ln96_1, i16 %tc_cast, i16 %temp" [../tutorial_example/source/hls.cpp:96]   --->   Operation 73 'select' 'select_ln96' <Predicate = (!icmp_ln87)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.29ns) (out node of the LUT)   --->   "%delta = select i1 %icmp_ln96, i16 %sub38_read, i16 %select_ln96" [../tutorial_example/source/hls.cpp:96]   --->   Operation 74 'select' 'delta' <Predicate = (!icmp_ln87)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 1.80>
ST_7 : Operation 75 [1/1] (0.00ns)   --->   "%specpipeline_ln88 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [../tutorial_example/source/hls.cpp:88]   --->   Operation 75 'specpipeline' 'specpipeline_ln88' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 76 [1/1] (0.00ns)   --->   "%speclooptripcount_ln70 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 4, i64 4, i64 4" [../tutorial_example/source/hls.cpp:70]   --->   Operation 76 'speclooptripcount' 'speclooptripcount_ln70' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 77 [1/1] (0.00ns)   --->   "%specloopname_ln87 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [../tutorial_example/source/hls.cpp:87]   --->   Operation 77 'specloopname' 'specloopname_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 78 [1/1] (0.00ns)   --->   "%zext_ln95 = zext i8 %pix_base_load_2" [../tutorial_example/source/hls.cpp:95]   --->   Operation 78 'zext' 'zext_ln95' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln95_1 = zext i8 %pix_base_load_1" [../tutorial_example/source/hls.cpp:95]   --->   Operation 79 'zext' 'zext_ln95_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_7 : Operation 80 [1/1] (0.00ns)   --->   "%sext_ln98 = sext i16 %delta" [../tutorial_example/source/hls.cpp:98]   --->   Operation 80 'sext' 'sext_ln98' <Predicate = (!icmp_ln87 & no_p)> <Delay = 0.00>
ST_7 : Operation 81 [1/1] (0.78ns)   --->   "%add_ln98 = add i17 %sext_ln98, i17 %zext_ln95_1" [../tutorial_example/source/hls.cpp:98]   --->   Operation 81 'add' 'add_ln98' <Predicate = (!icmp_ln87 & no_p)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %add_ln98, i32 16" [../tutorial_example/source/hls.cpp:98]   --->   Operation 82 'bitselect' 'tmp_4' <Predicate = (!icmp_ln87 & no_p)> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i9 @_ssdm_op_PartSelect.i9.i17.i32.i32, i17 %add_ln98, i32 8, i32 16" [../tutorial_example/source/hls.cpp:98]   --->   Operation 83 'partselect' 'tmp_5' <Predicate = (!icmp_ln87 & no_p)> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.71ns)   --->   "%icmp_ln98 = icmp_sgt  i9 %tmp_5, i9 0" [../tutorial_example/source/hls.cpp:98]   --->   Operation 84 'icmp' 'icmp_ln98' <Predicate = (!icmp_ln87 & no_p)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%trunc_ln98 = trunc i16 %delta" [../tutorial_example/source/hls.cpp:98]   --->   Operation 85 'trunc' 'trunc_ln98' <Predicate = (!icmp_ln87 & no_p)> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (0.70ns)   --->   "%add_ln98_1 = add i8 %pix_base_load_1, i8 %trunc_ln98" [../tutorial_example/source/hls.cpp:98]   --->   Operation 86 'add' 'add_ln98_1' <Predicate = (!icmp_ln87 & no_p)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node cond70)   --->   "%not_23 = xor i1 %tmp_4, i1 1" [../tutorial_example/source/hls.cpp:98]   --->   Operation 87 'xor' 'not_23' <Predicate = (!icmp_ln87 & no_p)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node cond70)   --->   "%select_ln98_cast = select i1 %not_23, i8 255, i8 0" [../tutorial_example/source/hls.cpp:98]   --->   Operation 88 'select' 'select_ln98_cast' <Predicate = (!icmp_ln87 & no_p)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node cond70)   --->   "%empty_13 = or i1 %tmp_4, i1 %icmp_ln98" [../tutorial_example/source/hls.cpp:98]   --->   Operation 89 'or' 'empty_13' <Predicate = (!icmp_ln87 & no_p)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (0.30ns) (out node of the LUT)   --->   "%cond70 = select i1 %empty_13, i8 %select_ln98_cast, i8 %add_ln98_1" [../tutorial_example/source/hls.cpp:98]   --->   Operation 90 'select' 'cond70' <Predicate = (!icmp_ln87 & no_p)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "%sext_ln101 = sext i16 %delta" [../tutorial_example/source/hls.cpp:101]   --->   Operation 91 'sext' 'sext_ln101' <Predicate = (!icmp_ln87 & no_q)> <Delay = 0.00>
ST_7 : Operation 92 [1/1] (0.78ns)   --->   "%sub_ln101 = sub i17 %zext_ln95, i17 %sext_ln101" [../tutorial_example/source/hls.cpp:101]   --->   Operation 92 'sub' 'sub_ln101' <Predicate = (!icmp_ln87 & no_q)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_6 = bitselect i1 @_ssdm_op_BitSelect.i1.i17.i32, i17 %sub_ln101, i32 16" [../tutorial_example/source/hls.cpp:101]   --->   Operation 93 'bitselect' 'tmp_6' <Predicate = (!icmp_ln87 & no_q)> <Delay = 0.00>
ST_7 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i9 @_ssdm_op_PartSelect.i9.i17.i32.i32, i17 %sub_ln101, i32 8, i32 16" [../tutorial_example/source/hls.cpp:101]   --->   Operation 94 'partselect' 'tmp_7' <Predicate = (!icmp_ln87 & no_q)> <Delay = 0.00>
ST_7 : Operation 95 [1/1] (0.71ns)   --->   "%icmp_ln101 = icmp_sgt  i9 %tmp_7, i9 0" [../tutorial_example/source/hls.cpp:101]   --->   Operation 95 'icmp' 'icmp_ln101' <Predicate = (!icmp_ln87 & no_q)> <Delay = 0.71> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 96 [1/1] (0.00ns)   --->   "%trunc_ln101 = trunc i16 %delta" [../tutorial_example/source/hls.cpp:101]   --->   Operation 96 'trunc' 'trunc_ln101' <Predicate = (!icmp_ln87 & no_q)> <Delay = 0.00>
ST_7 : Operation 97 [1/1] (0.70ns)   --->   "%sub_ln101_1 = sub i8 %pix_base_load_2, i8 %trunc_ln101" [../tutorial_example/source/hls.cpp:101]   --->   Operation 97 'sub' 'sub_ln101_1' <Predicate = (!icmp_ln87 & no_q)> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node cond95)   --->   "%not_s = xor i1 %tmp_6, i1 1" [../tutorial_example/source/hls.cpp:101]   --->   Operation 98 'xor' 'not_s' <Predicate = (!icmp_ln87 & no_q)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node cond95)   --->   "%select_ln101_cast = select i1 %not_s, i8 255, i8 0" [../tutorial_example/source/hls.cpp:101]   --->   Operation 99 'select' 'select_ln101_cast' <Predicate = (!icmp_ln87 & no_q)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node cond95)   --->   "%empty_14 = or i1 %tmp_6, i1 %icmp_ln101" [../tutorial_example/source/hls.cpp:101]   --->   Operation 100 'or' 'empty_14' <Predicate = (!icmp_ln87 & no_q)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (0.30ns) (out node of the LUT)   --->   "%cond95 = select i1 %empty_14, i8 %select_ln101_cast, i8 %sub_ln101_1" [../tutorial_example/source/hls.cpp:101]   --->   Operation 101 'select' 'cond95' <Predicate = (!icmp_ln87 & no_q)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.30> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 1.28>
ST_8 : Operation 102 [1/1] ( I:1.24ns O:1.24ns )   --->   "%store_ln98 = store i8 %cond70, i21 %pix_base_addr_1" [../tutorial_example/source/hls.cpp:98]   --->   Operation 102 'store' 'store_ln98' <Predicate = (!icmp_ln87 & no_p)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2073600> <RAM>
ST_8 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln99 = br void %if.end75" [../tutorial_example/source/hls.cpp:99]   --->   Operation 103 'br' 'br_ln99' <Predicate = (!icmp_ln87 & no_p)> <Delay = 0.00>
ST_8 : Operation 104 [1/1] (0.00ns)   --->   "%idx_load_1 = load i34 %idx" [../tutorial_example/source/hls.cpp:103]   --->   Operation 104 'load' 'idx_load_1' <Predicate = (!icmp_ln87)> <Delay = 0.00>
ST_8 : Operation 105 [1/1] (0.90ns)   --->   "%add_ln103 = add i34 %sext_ln76_cast, i34 %idx_load_1" [../tutorial_example/source/hls.cpp:103]   --->   Operation 105 'add' 'add_ln103' <Predicate = (!icmp_ln87)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 106 [1/1] (0.38ns)   --->   "%store_ln103 = store i34 %add_ln103, i34 %idx" [../tutorial_example/source/hls.cpp:103]   --->   Operation 106 'store' 'store_ln103' <Predicate = (!icmp_ln87)> <Delay = 0.38>
ST_8 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln87 = br void %for.body12" [../tutorial_example/source/hls.cpp:87]   --->   Operation 107 'br' 'br_ln87' <Predicate = (!icmp_ln87)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.24>
ST_9 : Operation 108 [1/1] ( I:1.24ns O:1.24ns )   --->   "%store_ln101 = store i8 %cond95, i21 %pix_base_addr_2" [../tutorial_example/source/hls.cpp:101]   --->   Operation 108 'store' 'store_ln101' <Predicate = (no_q)> <Delay = 1.24> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 1.24> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 2073600> <RAM>
ST_9 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln102 = br void %for.inc" [../tutorial_example/source/hls.cpp:102]   --->   Operation 109 'br' 'br_ln102' <Predicate = (no_q)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs_ce:ce=1
Port [ sext_ln76]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul13_cast]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ pix_base]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[21]; IO mode=ap_memory:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sub38]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ tc]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln84]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ select_ln85]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
idx                    (alloca           ) [ 0111111110]
d                      (alloca           ) [ 0110000000]
select_ln85_read       (read             ) [ 0000000000]
select_ln84_read       (read             ) [ 0000000000]
tc_read                (read             ) [ 0000000000]
sub38_read             (read             ) [ 0011111000]
tmp                    (read             ) [ 0011100000]
mul13_cast_read        (read             ) [ 0011000000]
tmp_1                  (read             ) [ 0010000000]
sext_ln76_read         (read             ) [ 0000000000]
tc_cast                (zext             ) [ 0011111000]
sext_ln76_cast         (sext             ) [ 0111111110]
specinterface_ln0      (specinterface    ) [ 0000000000]
no_p                   (icmp             ) [ 0111111110]
no_q                   (icmp             ) [ 0111111111]
store_ln70             (store            ) [ 0000000000]
store_ln0              (store            ) [ 0000000000]
br_ln87                (br               ) [ 0000000000]
d_1                    (load             ) [ 0000000000]
icmp_ln87              (icmp             ) [ 0111111110]
d_2                    (add              ) [ 0000000000]
br_ln87                (br               ) [ 0000000000]
idx_load               (load             ) [ 0000000000]
trunc_ln87             (trunc            ) [ 0000000000]
pix                    (add              ) [ 0001100000]
br_ln97                (br               ) [ 0000000000]
br_ln100               (br               ) [ 0000000000]
store_ln70             (store            ) [ 0000000000]
add_ln89               (add              ) [ 0000000000]
zext_ln89              (zext             ) [ 0000000000]
pix_base_addr          (getelementptr    ) [ 0000100000]
sub_ln90               (sub              ) [ 0000000000]
zext_ln90              (zext             ) [ 0000000000]
pix_base_addr_1        (getelementptr    ) [ 0100111110]
zext_ln70              (zext             ) [ 0000000000]
pix_base_load          (load             ) [ 0000010000]
pix_base_load_1        (load             ) [ 0000011100]
pix_base_addr_2        (getelementptr    ) [ 0110011111]
add_ln92               (add              ) [ 0000000000]
zext_ln92              (zext             ) [ 0000000000]
pix_base_addr_3        (getelementptr    ) [ 0000010000]
pix_base_load_2        (load             ) [ 0000001100]
pix_base_load_3        (load             ) [ 0000001000]
zext_ln95_2            (zext             ) [ 0000000000]
zext_ln95_3            (zext             ) [ 0000000000]
sub_ln95               (sub              ) [ 0000001000]
zext_ln95_4            (zext             ) [ 0000000000]
add_ln95               (add              ) [ 0000001000]
tmp_3                  (bitconcatenate   ) [ 0000000000]
sext_ln95              (sext             ) [ 0000000000]
zext_ln95_5            (zext             ) [ 0000000000]
zext_ln95_6            (zext             ) [ 0000000000]
add_ln95_1             (add              ) [ 0000000000]
sub_ln95_1             (sub              ) [ 0000000000]
tmp_2                  (partselect       ) [ 0000000000]
temp                   (sext             ) [ 0000000000]
icmp_ln96              (icmp             ) [ 0000000000]
icmp_ln96_1            (icmp             ) [ 0000000000]
select_ln96            (select           ) [ 0000000000]
delta                  (select           ) [ 0000000100]
specpipeline_ln88      (specpipeline     ) [ 0000000000]
speclooptripcount_ln70 (speclooptripcount) [ 0000000000]
specloopname_ln87      (specloopname     ) [ 0000000000]
zext_ln95              (zext             ) [ 0000000000]
zext_ln95_1            (zext             ) [ 0000000000]
sext_ln98              (sext             ) [ 0000000000]
add_ln98               (add              ) [ 0000000000]
tmp_4                  (bitselect        ) [ 0000000000]
tmp_5                  (partselect       ) [ 0000000000]
icmp_ln98              (icmp             ) [ 0000000000]
trunc_ln98             (trunc            ) [ 0000000000]
add_ln98_1             (add              ) [ 0000000000]
not_23                 (xor              ) [ 0000000000]
select_ln98_cast       (select           ) [ 0000000000]
empty_13               (or               ) [ 0000000000]
cond70                 (select           ) [ 0100000010]
sext_ln101             (sext             ) [ 0000000000]
sub_ln101              (sub              ) [ 0000000000]
tmp_6                  (bitselect        ) [ 0000000000]
tmp_7                  (partselect       ) [ 0000000000]
icmp_ln101             (icmp             ) [ 0000000000]
trunc_ln101            (trunc            ) [ 0000000000]
sub_ln101_1            (sub              ) [ 0000000000]
not_s                  (xor              ) [ 0000000000]
select_ln101_cast      (select           ) [ 0000000000]
empty_14               (or               ) [ 0000000000]
cond95                 (select           ) [ 0110000011]
store_ln98             (store            ) [ 0000000000]
br_ln99                (br               ) [ 0000000000]
idx_load_1             (load             ) [ 0000000000]
add_ln103              (add              ) [ 0000000000]
store_ln103            (store            ) [ 0000000000]
br_ln87                (br               ) [ 0000000000]
store_ln101            (store            ) [ 0000000000]
br_ln102               (br               ) [ 0000000000]
ret_ln0                (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sext_ln76">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sext_ln76"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="empty_12">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="mul13_cast">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul13_cast"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="pix_base">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pix_base"/><MemPortTyVec>2 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sub38">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub38"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tc">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tc"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="select_ln84">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln84"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="select_ln85">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="select_ln85"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i15"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i21"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i9.i2"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i17.i32"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i9.i17.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1004" name="idx_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="idx/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="d_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="select_ln85_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="8" slack="0"/>
<pin id="98" dir="0" index="1" bw="8" slack="0"/>
<pin id="99" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln85_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="select_ln84_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="8" slack="0"/>
<pin id="104" dir="0" index="1" bw="8" slack="0"/>
<pin id="105" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="select_ln84_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="tc_read_read_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="15" slack="0"/>
<pin id="110" dir="0" index="1" bw="15" slack="0"/>
<pin id="111" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tc_read/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="sub38_read_read_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="16" slack="0"/>
<pin id="116" dir="0" index="1" bw="16" slack="0"/>
<pin id="117" dir="1" index="2" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub38_read/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="tmp_read_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="21" slack="0"/>
<pin id="122" dir="0" index="1" bw="21" slack="0"/>
<pin id="123" dir="1" index="2" bw="21" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="mul13_cast_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="21" slack="0"/>
<pin id="128" dir="0" index="1" bw="21" slack="0"/>
<pin id="129" dir="1" index="2" bw="21" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul13_cast_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_1_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="21" slack="0"/>
<pin id="134" dir="0" index="1" bw="21" slack="0"/>
<pin id="135" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="sext_ln76_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="32" slack="0"/>
<pin id="140" dir="0" index="1" bw="32" slack="0"/>
<pin id="141" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sext_ln76_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="pix_base_addr_gep_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="8" slack="0"/>
<pin id="146" dir="0" index="1" bw="1" slack="0"/>
<pin id="147" dir="0" index="2" bw="21" slack="0"/>
<pin id="148" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pix_base_addr/3 "/>
</bind>
</comp>

<comp id="151" class="1004" name="grp_access_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="21" slack="0"/>
<pin id="153" dir="0" index="1" bw="8" slack="1"/>
<pin id="154" dir="0" index="2" bw="0" slack="0"/>
<pin id="156" dir="0" index="4" bw="21" slack="2147483647"/>
<pin id="157" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="158" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="155" dir="1" index="3" bw="8" slack="0"/>
<pin id="159" dir="1" index="7" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="pix_base_load/3 pix_base_load_1/3 pix_base_load_2/4 pix_base_load_3/4 store_ln98/8 store_ln101/9 "/>
</bind>
</comp>

<comp id="161" class="1004" name="pix_base_addr_1_gep_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="8" slack="0"/>
<pin id="163" dir="0" index="1" bw="1" slack="0"/>
<pin id="164" dir="0" index="2" bw="21" slack="0"/>
<pin id="165" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pix_base_addr_1/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="pix_base_addr_2_gep_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="8" slack="0"/>
<pin id="171" dir="0" index="1" bw="1" slack="0"/>
<pin id="172" dir="0" index="2" bw="21" slack="0"/>
<pin id="173" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pix_base_addr_2/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="pix_base_addr_3_gep_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="8" slack="0"/>
<pin id="179" dir="0" index="1" bw="1" slack="0"/>
<pin id="180" dir="0" index="2" bw="21" slack="0"/>
<pin id="181" dir="1" index="3" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="pix_base_addr_3/4 "/>
</bind>
</comp>

<comp id="185" class="1005" name="reg_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="8" slack="1"/>
<pin id="187" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_base_load pix_base_load_2 "/>
</bind>
</comp>

<comp id="190" class="1004" name="tc_cast_fu_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="15" slack="0"/>
<pin id="192" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tc_cast/1 "/>
</bind>
</comp>

<comp id="194" class="1004" name="sext_ln76_cast_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="32" slack="0"/>
<pin id="196" dir="1" index="1" bw="34" slack="7"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln76_cast/1 "/>
</bind>
</comp>

<comp id="198" class="1004" name="no_p_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="8" slack="0"/>
<pin id="200" dir="0" index="1" bw="1" slack="0"/>
<pin id="201" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="no_p/1 "/>
</bind>
</comp>

<comp id="204" class="1004" name="no_q_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="1" slack="0"/>
<pin id="207" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="no_q/1 "/>
</bind>
</comp>

<comp id="210" class="1004" name="store_ln70_store_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="1" slack="0"/>
<pin id="212" dir="0" index="1" bw="3" slack="0"/>
<pin id="213" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln0_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="1" slack="0"/>
<pin id="217" dir="0" index="1" bw="34" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="d_1_load_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="3" slack="1"/>
<pin id="222" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_1/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="icmp_ln87_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="3" slack="0"/>
<pin id="225" dir="0" index="1" bw="3" slack="0"/>
<pin id="226" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln87/2 "/>
</bind>
</comp>

<comp id="229" class="1004" name="d_2_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="3" slack="0"/>
<pin id="231" dir="0" index="1" bw="1" slack="0"/>
<pin id="232" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d_2/2 "/>
</bind>
</comp>

<comp id="235" class="1004" name="idx_load_load_fu_235">
<pin_list>
<pin id="236" dir="0" index="0" bw="34" slack="1"/>
<pin id="237" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load/2 "/>
</bind>
</comp>

<comp id="238" class="1004" name="trunc_ln87_fu_238">
<pin_list>
<pin id="239" dir="0" index="0" bw="34" slack="0"/>
<pin id="240" dir="1" index="1" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln87/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="pix_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="21" slack="0"/>
<pin id="244" dir="0" index="1" bw="21" slack="1"/>
<pin id="245" dir="1" index="2" bw="21" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="pix/2 "/>
</bind>
</comp>

<comp id="247" class="1004" name="store_ln70_store_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="3" slack="0"/>
<pin id="249" dir="0" index="1" bw="3" slack="1"/>
<pin id="250" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln70/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="add_ln89_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="21" slack="1"/>
<pin id="254" dir="0" index="1" bw="21" slack="2"/>
<pin id="255" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln89/3 "/>
</bind>
</comp>

<comp id="256" class="1004" name="zext_ln89_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="21" slack="0"/>
<pin id="258" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln89/3 "/>
</bind>
</comp>

<comp id="261" class="1004" name="sub_ln90_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="21" slack="1"/>
<pin id="263" dir="0" index="1" bw="21" slack="2"/>
<pin id="264" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln90/3 "/>
</bind>
</comp>

<comp id="265" class="1004" name="zext_ln90_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="21" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln90/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="zext_ln70_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="21" slack="2"/>
<pin id="272" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln70/4 "/>
</bind>
</comp>

<comp id="274" class="1004" name="add_ln92_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="21" slack="2"/>
<pin id="276" dir="0" index="1" bw="21" slack="3"/>
<pin id="277" dir="1" index="2" bw="21" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln92/4 "/>
</bind>
</comp>

<comp id="278" class="1004" name="zext_ln92_fu_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="21" slack="0"/>
<pin id="280" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln92/4 "/>
</bind>
</comp>

<comp id="283" class="1004" name="zext_ln95_2_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="8" slack="0"/>
<pin id="285" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_2/5 "/>
</bind>
</comp>

<comp id="287" class="1004" name="zext_ln95_3_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="1"/>
<pin id="289" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_3/5 "/>
</bind>
</comp>

<comp id="290" class="1004" name="sub_ln95_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="8" slack="0"/>
<pin id="292" dir="0" index="1" bw="8" slack="0"/>
<pin id="293" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln95/5 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln95_4_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="8" slack="1"/>
<pin id="298" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_4/5 "/>
</bind>
</comp>

<comp id="300" class="1004" name="add_ln95_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="8" slack="0"/>
<pin id="302" dir="0" index="1" bw="4" slack="0"/>
<pin id="303" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95/5 "/>
</bind>
</comp>

<comp id="306" class="1004" name="tmp_3_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="11" slack="0"/>
<pin id="308" dir="0" index="1" bw="9" slack="1"/>
<pin id="309" dir="0" index="2" bw="1" slack="0"/>
<pin id="310" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/6 "/>
</bind>
</comp>

<comp id="313" class="1004" name="sext_ln95_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="11" slack="0"/>
<pin id="315" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln95/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="zext_ln95_5_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="8" slack="1"/>
<pin id="319" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_5/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="zext_ln95_6_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="9" slack="1"/>
<pin id="322" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_6/6 "/>
</bind>
</comp>

<comp id="323" class="1004" name="add_ln95_1_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="9" slack="0"/>
<pin id="325" dir="0" index="1" bw="11" slack="0"/>
<pin id="326" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln95_1/6 "/>
</bind>
</comp>

<comp id="329" class="1004" name="sub_ln95_1_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="12" slack="0"/>
<pin id="331" dir="0" index="1" bw="8" slack="0"/>
<pin id="332" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln95_1/6 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_2_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="9" slack="0"/>
<pin id="337" dir="0" index="1" bw="12" slack="0"/>
<pin id="338" dir="0" index="2" bw="3" slack="0"/>
<pin id="339" dir="0" index="3" bw="5" slack="0"/>
<pin id="340" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_2/6 "/>
</bind>
</comp>

<comp id="345" class="1004" name="temp_fu_345">
<pin_list>
<pin id="346" dir="0" index="0" bw="9" slack="0"/>
<pin id="347" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="temp/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="icmp_ln96_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="9" slack="0"/>
<pin id="351" dir="0" index="1" bw="16" slack="5"/>
<pin id="352" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="icmp_ln96_1_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="9" slack="0"/>
<pin id="356" dir="0" index="1" bw="15" slack="5"/>
<pin id="357" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln96_1/6 "/>
</bind>
</comp>

<comp id="359" class="1004" name="select_ln96_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="1" slack="0"/>
<pin id="361" dir="0" index="1" bw="15" slack="5"/>
<pin id="362" dir="0" index="2" bw="9" slack="0"/>
<pin id="363" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln96/6 "/>
</bind>
</comp>

<comp id="366" class="1004" name="delta_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="1" slack="0"/>
<pin id="368" dir="0" index="1" bw="16" slack="5"/>
<pin id="369" dir="0" index="2" bw="16" slack="0"/>
<pin id="370" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="delta/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="zext_ln95_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="2"/>
<pin id="375" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95/7 "/>
</bind>
</comp>

<comp id="377" class="1004" name="zext_ln95_1_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="8" slack="3"/>
<pin id="379" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln95_1/7 "/>
</bind>
</comp>

<comp id="380" class="1004" name="sext_ln98_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="16" slack="1"/>
<pin id="382" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln98/7 "/>
</bind>
</comp>

<comp id="383" class="1004" name="add_ln98_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="16" slack="0"/>
<pin id="385" dir="0" index="1" bw="8" slack="0"/>
<pin id="386" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98/7 "/>
</bind>
</comp>

<comp id="389" class="1004" name="tmp_4_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="1" slack="0"/>
<pin id="391" dir="0" index="1" bw="17" slack="0"/>
<pin id="392" dir="0" index="2" bw="6" slack="0"/>
<pin id="393" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/7 "/>
</bind>
</comp>

<comp id="397" class="1004" name="tmp_5_fu_397">
<pin_list>
<pin id="398" dir="0" index="0" bw="9" slack="0"/>
<pin id="399" dir="0" index="1" bw="17" slack="0"/>
<pin id="400" dir="0" index="2" bw="5" slack="0"/>
<pin id="401" dir="0" index="3" bw="6" slack="0"/>
<pin id="402" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_5/7 "/>
</bind>
</comp>

<comp id="407" class="1004" name="icmp_ln98_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="9" slack="0"/>
<pin id="409" dir="0" index="1" bw="1" slack="0"/>
<pin id="410" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln98/7 "/>
</bind>
</comp>

<comp id="413" class="1004" name="trunc_ln98_fu_413">
<pin_list>
<pin id="414" dir="0" index="0" bw="16" slack="1"/>
<pin id="415" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln98/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="add_ln98_1_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="8" slack="3"/>
<pin id="418" dir="0" index="1" bw="8" slack="0"/>
<pin id="419" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln98_1/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="not_23_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="1" slack="0"/>
<pin id="423" dir="0" index="1" bw="1" slack="0"/>
<pin id="424" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_23/7 "/>
</bind>
</comp>

<comp id="427" class="1004" name="select_ln98_cast_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="0" index="2" bw="1" slack="0"/>
<pin id="431" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln98_cast/7 "/>
</bind>
</comp>

<comp id="435" class="1004" name="empty_13_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="1" slack="0"/>
<pin id="437" dir="0" index="1" bw="1" slack="0"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_13/7 "/>
</bind>
</comp>

<comp id="441" class="1004" name="cond70_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="0"/>
<pin id="443" dir="0" index="1" bw="8" slack="0"/>
<pin id="444" dir="0" index="2" bw="8" slack="0"/>
<pin id="445" dir="1" index="3" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond70/7 "/>
</bind>
</comp>

<comp id="449" class="1004" name="sext_ln101_fu_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="1"/>
<pin id="451" dir="1" index="1" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln101/7 "/>
</bind>
</comp>

<comp id="452" class="1004" name="sub_ln101_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="8" slack="0"/>
<pin id="454" dir="0" index="1" bw="16" slack="0"/>
<pin id="455" dir="1" index="2" bw="17" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln101/7 "/>
</bind>
</comp>

<comp id="458" class="1004" name="tmp_6_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="0"/>
<pin id="460" dir="0" index="1" bw="17" slack="0"/>
<pin id="461" dir="0" index="2" bw="6" slack="0"/>
<pin id="462" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/7 "/>
</bind>
</comp>

<comp id="466" class="1004" name="tmp_7_fu_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="9" slack="0"/>
<pin id="468" dir="0" index="1" bw="17" slack="0"/>
<pin id="469" dir="0" index="2" bw="5" slack="0"/>
<pin id="470" dir="0" index="3" bw="6" slack="0"/>
<pin id="471" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_7/7 "/>
</bind>
</comp>

<comp id="476" class="1004" name="icmp_ln101_fu_476">
<pin_list>
<pin id="477" dir="0" index="0" bw="9" slack="0"/>
<pin id="478" dir="0" index="1" bw="1" slack="0"/>
<pin id="479" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln101/7 "/>
</bind>
</comp>

<comp id="482" class="1004" name="trunc_ln101_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="16" slack="1"/>
<pin id="484" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln101/7 "/>
</bind>
</comp>

<comp id="485" class="1004" name="sub_ln101_1_fu_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="8" slack="2"/>
<pin id="487" dir="0" index="1" bw="8" slack="0"/>
<pin id="488" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln101_1/7 "/>
</bind>
</comp>

<comp id="491" class="1004" name="not_s_fu_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="1" slack="0"/>
<pin id="493" dir="0" index="1" bw="1" slack="0"/>
<pin id="494" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="not_s/7 "/>
</bind>
</comp>

<comp id="497" class="1004" name="select_ln101_cast_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="1" slack="0"/>
<pin id="499" dir="0" index="1" bw="1" slack="0"/>
<pin id="500" dir="0" index="2" bw="1" slack="0"/>
<pin id="501" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln101_cast/7 "/>
</bind>
</comp>

<comp id="505" class="1004" name="empty_14_fu_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="0"/>
<pin id="507" dir="0" index="1" bw="1" slack="0"/>
<pin id="508" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="empty_14/7 "/>
</bind>
</comp>

<comp id="511" class="1004" name="cond95_fu_511">
<pin_list>
<pin id="512" dir="0" index="0" bw="1" slack="0"/>
<pin id="513" dir="0" index="1" bw="8" slack="0"/>
<pin id="514" dir="0" index="2" bw="8" slack="0"/>
<pin id="515" dir="1" index="3" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="cond95/7 "/>
</bind>
</comp>

<comp id="519" class="1004" name="idx_load_1_load_fu_519">
<pin_list>
<pin id="520" dir="0" index="0" bw="34" slack="7"/>
<pin id="521" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="idx_load_1/8 "/>
</bind>
</comp>

<comp id="522" class="1004" name="add_ln103_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="32" slack="7"/>
<pin id="524" dir="0" index="1" bw="34" slack="0"/>
<pin id="525" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln103/8 "/>
</bind>
</comp>

<comp id="527" class="1004" name="store_ln103_store_fu_527">
<pin_list>
<pin id="528" dir="0" index="0" bw="34" slack="0"/>
<pin id="529" dir="0" index="1" bw="34" slack="7"/>
<pin id="530" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln103/8 "/>
</bind>
</comp>

<comp id="532" class="1005" name="idx_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="34" slack="0"/>
<pin id="534" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opset="idx "/>
</bind>
</comp>

<comp id="540" class="1005" name="d_reg_540">
<pin_list>
<pin id="541" dir="0" index="0" bw="3" slack="0"/>
<pin id="542" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

<comp id="547" class="1005" name="sub38_read_reg_547">
<pin_list>
<pin id="548" dir="0" index="0" bw="16" slack="5"/>
<pin id="549" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="sub38_read "/>
</bind>
</comp>

<comp id="553" class="1005" name="tmp_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="21" slack="2"/>
<pin id="555" dir="1" index="1" bw="21" slack="2"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="559" class="1005" name="mul13_cast_read_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="21" slack="2"/>
<pin id="561" dir="1" index="1" bw="21" slack="2"/>
</pin_list>
<bind>
<opset="mul13_cast_read "/>
</bind>
</comp>

<comp id="564" class="1005" name="tmp_1_reg_564">
<pin_list>
<pin id="565" dir="0" index="0" bw="21" slack="1"/>
<pin id="566" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="tmp_1 "/>
</bind>
</comp>

<comp id="569" class="1005" name="tc_cast_reg_569">
<pin_list>
<pin id="570" dir="0" index="0" bw="16" slack="5"/>
<pin id="571" dir="1" index="1" bw="16" slack="5"/>
</pin_list>
<bind>
<opset="tc_cast "/>
</bind>
</comp>

<comp id="575" class="1005" name="sext_ln76_cast_reg_575">
<pin_list>
<pin id="576" dir="0" index="0" bw="34" slack="7"/>
<pin id="577" dir="1" index="1" bw="34" slack="7"/>
</pin_list>
<bind>
<opset="sext_ln76_cast "/>
</bind>
</comp>

<comp id="580" class="1005" name="no_p_reg_580">
<pin_list>
<pin id="581" dir="0" index="0" bw="1" slack="1"/>
<pin id="582" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="no_p "/>
</bind>
</comp>

<comp id="584" class="1005" name="no_q_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="1" slack="1"/>
<pin id="586" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="no_q "/>
</bind>
</comp>

<comp id="588" class="1005" name="icmp_ln87_reg_588">
<pin_list>
<pin id="589" dir="0" index="0" bw="1" slack="1"/>
<pin id="590" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln87 "/>
</bind>
</comp>

<comp id="592" class="1005" name="pix_reg_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="21" slack="1"/>
<pin id="594" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="pix "/>
</bind>
</comp>

<comp id="600" class="1005" name="pix_base_addr_reg_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="21" slack="1"/>
<pin id="602" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="pix_base_addr "/>
</bind>
</comp>

<comp id="605" class="1005" name="pix_base_addr_1_reg_605">
<pin_list>
<pin id="606" dir="0" index="0" bw="21" slack="1"/>
<pin id="607" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="pix_base_addr_1 "/>
</bind>
</comp>

<comp id="610" class="1005" name="pix_base_load_1_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="8" slack="1"/>
<pin id="612" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_base_load_1 "/>
</bind>
</comp>

<comp id="617" class="1005" name="pix_base_addr_2_reg_617">
<pin_list>
<pin id="618" dir="0" index="0" bw="21" slack="1"/>
<pin id="619" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="pix_base_addr_2 "/>
</bind>
</comp>

<comp id="622" class="1005" name="pix_base_addr_3_reg_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="21" slack="1"/>
<pin id="624" dir="1" index="1" bw="21" slack="1"/>
</pin_list>
<bind>
<opset="pix_base_addr_3 "/>
</bind>
</comp>

<comp id="627" class="1005" name="pix_base_load_3_reg_627">
<pin_list>
<pin id="628" dir="0" index="0" bw="8" slack="1"/>
<pin id="629" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pix_base_load_3 "/>
</bind>
</comp>

<comp id="632" class="1005" name="sub_ln95_reg_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="9" slack="1"/>
<pin id="634" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="sub_ln95 "/>
</bind>
</comp>

<comp id="637" class="1005" name="add_ln95_reg_637">
<pin_list>
<pin id="638" dir="0" index="0" bw="9" slack="1"/>
<pin id="639" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="add_ln95 "/>
</bind>
</comp>

<comp id="642" class="1005" name="delta_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="16" slack="1"/>
<pin id="644" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="delta "/>
</bind>
</comp>

<comp id="650" class="1005" name="cond70_reg_650">
<pin_list>
<pin id="651" dir="0" index="0" bw="8" slack="1"/>
<pin id="652" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="cond70 "/>
</bind>
</comp>

<comp id="655" class="1005" name="cond95_reg_655">
<pin_list>
<pin id="656" dir="0" index="0" bw="8" slack="2"/>
<pin id="657" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="cond95 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="91"><net_src comp="18" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="20" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="16" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="112"><net_src comp="22" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="113"><net_src comp="12" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="118"><net_src comp="24" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="10" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="26" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="26" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="4" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="26" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="2" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="28" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="0" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="149"><net_src comp="6" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="150"><net_src comp="50" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="160"><net_src comp="144" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="166"><net_src comp="6" pin="0"/><net_sink comp="161" pin=0"/></net>

<net id="167"><net_src comp="50" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="168"><net_src comp="161" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="174"><net_src comp="6" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="50" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="169" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="182"><net_src comp="6" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="50" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="177" pin="3"/><net_sink comp="151" pin=2"/></net>

<net id="188"><net_src comp="151" pin="7"/><net_sink comp="185" pin=0"/></net>

<net id="189"><net_src comp="151" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="193"><net_src comp="108" pin="2"/><net_sink comp="190" pin=0"/></net>

<net id="197"><net_src comp="138" pin="2"/><net_sink comp="194" pin=0"/></net>

<net id="202"><net_src comp="102" pin="2"/><net_sink comp="198" pin=0"/></net>

<net id="203"><net_src comp="40" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="208"><net_src comp="96" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="209"><net_src comp="40" pin="0"/><net_sink comp="204" pin=1"/></net>

<net id="214"><net_src comp="42" pin="0"/><net_sink comp="210" pin=0"/></net>

<net id="219"><net_src comp="44" pin="0"/><net_sink comp="215" pin=0"/></net>

<net id="227"><net_src comp="220" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="228"><net_src comp="46" pin="0"/><net_sink comp="223" pin=1"/></net>

<net id="233"><net_src comp="220" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="234"><net_src comp="48" pin="0"/><net_sink comp="229" pin=1"/></net>

<net id="241"><net_src comp="235" pin="1"/><net_sink comp="238" pin=0"/></net>

<net id="246"><net_src comp="238" pin="1"/><net_sink comp="242" pin=0"/></net>

<net id="251"><net_src comp="229" pin="2"/><net_sink comp="247" pin=0"/></net>

<net id="259"><net_src comp="252" pin="2"/><net_sink comp="256" pin=0"/></net>

<net id="260"><net_src comp="256" pin="1"/><net_sink comp="144" pin=2"/></net>

<net id="268"><net_src comp="261" pin="2"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="161" pin=2"/></net>

<net id="273"><net_src comp="270" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="281"><net_src comp="274" pin="2"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="286"><net_src comp="151" pin="3"/><net_sink comp="283" pin=0"/></net>

<net id="294"><net_src comp="283" pin="1"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="287" pin="1"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="185" pin="1"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="296" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="52" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="311"><net_src comp="54" pin="0"/><net_sink comp="306" pin=0"/></net>

<net id="312"><net_src comp="56" pin="0"/><net_sink comp="306" pin=2"/></net>

<net id="316"><net_src comp="306" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="327"><net_src comp="320" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="328"><net_src comp="313" pin="1"/><net_sink comp="323" pin=1"/></net>

<net id="333"><net_src comp="323" pin="2"/><net_sink comp="329" pin=0"/></net>

<net id="334"><net_src comp="317" pin="1"/><net_sink comp="329" pin=1"/></net>

<net id="341"><net_src comp="58" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="342"><net_src comp="329" pin="2"/><net_sink comp="335" pin=1"/></net>

<net id="343"><net_src comp="60" pin="0"/><net_sink comp="335" pin=2"/></net>

<net id="344"><net_src comp="62" pin="0"/><net_sink comp="335" pin=3"/></net>

<net id="348"><net_src comp="335" pin="4"/><net_sink comp="345" pin=0"/></net>

<net id="353"><net_src comp="345" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="358"><net_src comp="345" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="364"><net_src comp="354" pin="2"/><net_sink comp="359" pin=0"/></net>

<net id="365"><net_src comp="345" pin="1"/><net_sink comp="359" pin=2"/></net>

<net id="371"><net_src comp="349" pin="2"/><net_sink comp="366" pin=0"/></net>

<net id="372"><net_src comp="359" pin="3"/><net_sink comp="366" pin=2"/></net>

<net id="376"><net_src comp="185" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="387"><net_src comp="380" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="388"><net_src comp="377" pin="1"/><net_sink comp="383" pin=1"/></net>

<net id="394"><net_src comp="74" pin="0"/><net_sink comp="389" pin=0"/></net>

<net id="395"><net_src comp="383" pin="2"/><net_sink comp="389" pin=1"/></net>

<net id="396"><net_src comp="76" pin="0"/><net_sink comp="389" pin=2"/></net>

<net id="403"><net_src comp="78" pin="0"/><net_sink comp="397" pin=0"/></net>

<net id="404"><net_src comp="383" pin="2"/><net_sink comp="397" pin=1"/></net>

<net id="405"><net_src comp="80" pin="0"/><net_sink comp="397" pin=2"/></net>

<net id="406"><net_src comp="76" pin="0"/><net_sink comp="397" pin=3"/></net>

<net id="411"><net_src comp="397" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="412"><net_src comp="82" pin="0"/><net_sink comp="407" pin=1"/></net>

<net id="420"><net_src comp="413" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="425"><net_src comp="389" pin="3"/><net_sink comp="421" pin=0"/></net>

<net id="426"><net_src comp="84" pin="0"/><net_sink comp="421" pin=1"/></net>

<net id="432"><net_src comp="421" pin="2"/><net_sink comp="427" pin=0"/></net>

<net id="433"><net_src comp="86" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="434"><net_src comp="40" pin="0"/><net_sink comp="427" pin=2"/></net>

<net id="439"><net_src comp="389" pin="3"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="407" pin="2"/><net_sink comp="435" pin=1"/></net>

<net id="446"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="447"><net_src comp="427" pin="3"/><net_sink comp="441" pin=1"/></net>

<net id="448"><net_src comp="416" pin="2"/><net_sink comp="441" pin=2"/></net>

<net id="456"><net_src comp="373" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="457"><net_src comp="449" pin="1"/><net_sink comp="452" pin=1"/></net>

<net id="463"><net_src comp="74" pin="0"/><net_sink comp="458" pin=0"/></net>

<net id="464"><net_src comp="452" pin="2"/><net_sink comp="458" pin=1"/></net>

<net id="465"><net_src comp="76" pin="0"/><net_sink comp="458" pin=2"/></net>

<net id="472"><net_src comp="78" pin="0"/><net_sink comp="466" pin=0"/></net>

<net id="473"><net_src comp="452" pin="2"/><net_sink comp="466" pin=1"/></net>

<net id="474"><net_src comp="80" pin="0"/><net_sink comp="466" pin=2"/></net>

<net id="475"><net_src comp="76" pin="0"/><net_sink comp="466" pin=3"/></net>

<net id="480"><net_src comp="466" pin="4"/><net_sink comp="476" pin=0"/></net>

<net id="481"><net_src comp="82" pin="0"/><net_sink comp="476" pin=1"/></net>

<net id="489"><net_src comp="185" pin="1"/><net_sink comp="485" pin=0"/></net>

<net id="490"><net_src comp="482" pin="1"/><net_sink comp="485" pin=1"/></net>

<net id="495"><net_src comp="458" pin="3"/><net_sink comp="491" pin=0"/></net>

<net id="496"><net_src comp="84" pin="0"/><net_sink comp="491" pin=1"/></net>

<net id="502"><net_src comp="491" pin="2"/><net_sink comp="497" pin=0"/></net>

<net id="503"><net_src comp="86" pin="0"/><net_sink comp="497" pin=1"/></net>

<net id="504"><net_src comp="40" pin="0"/><net_sink comp="497" pin=2"/></net>

<net id="509"><net_src comp="458" pin="3"/><net_sink comp="505" pin=0"/></net>

<net id="510"><net_src comp="476" pin="2"/><net_sink comp="505" pin=1"/></net>

<net id="516"><net_src comp="505" pin="2"/><net_sink comp="511" pin=0"/></net>

<net id="517"><net_src comp="497" pin="3"/><net_sink comp="511" pin=1"/></net>

<net id="518"><net_src comp="485" pin="2"/><net_sink comp="511" pin=2"/></net>

<net id="526"><net_src comp="519" pin="1"/><net_sink comp="522" pin=1"/></net>

<net id="531"><net_src comp="522" pin="2"/><net_sink comp="527" pin=0"/></net>

<net id="535"><net_src comp="88" pin="1"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="537"><net_src comp="532" pin="1"/><net_sink comp="235" pin=0"/></net>

<net id="538"><net_src comp="532" pin="1"/><net_sink comp="519" pin=0"/></net>

<net id="539"><net_src comp="532" pin="1"/><net_sink comp="527" pin=1"/></net>

<net id="543"><net_src comp="92" pin="1"/><net_sink comp="540" pin=0"/></net>

<net id="544"><net_src comp="540" pin="1"/><net_sink comp="210" pin=1"/></net>

<net id="545"><net_src comp="540" pin="1"/><net_sink comp="220" pin=0"/></net>

<net id="546"><net_src comp="540" pin="1"/><net_sink comp="247" pin=1"/></net>

<net id="550"><net_src comp="114" pin="2"/><net_sink comp="547" pin=0"/></net>

<net id="551"><net_src comp="547" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="552"><net_src comp="547" pin="1"/><net_sink comp="366" pin=1"/></net>

<net id="556"><net_src comp="120" pin="2"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="261" pin=1"/></net>

<net id="558"><net_src comp="553" pin="1"/><net_sink comp="274" pin=1"/></net>

<net id="562"><net_src comp="126" pin="2"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="252" pin=1"/></net>

<net id="567"><net_src comp="132" pin="2"/><net_sink comp="564" pin=0"/></net>

<net id="568"><net_src comp="564" pin="1"/><net_sink comp="242" pin=1"/></net>

<net id="572"><net_src comp="190" pin="1"/><net_sink comp="569" pin=0"/></net>

<net id="573"><net_src comp="569" pin="1"/><net_sink comp="354" pin=1"/></net>

<net id="574"><net_src comp="569" pin="1"/><net_sink comp="359" pin=1"/></net>

<net id="578"><net_src comp="194" pin="1"/><net_sink comp="575" pin=0"/></net>

<net id="579"><net_src comp="575" pin="1"/><net_sink comp="522" pin=0"/></net>

<net id="583"><net_src comp="198" pin="2"/><net_sink comp="580" pin=0"/></net>

<net id="587"><net_src comp="204" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="591"><net_src comp="223" pin="2"/><net_sink comp="588" pin=0"/></net>

<net id="595"><net_src comp="242" pin="2"/><net_sink comp="592" pin=0"/></net>

<net id="596"><net_src comp="592" pin="1"/><net_sink comp="252" pin=0"/></net>

<net id="597"><net_src comp="592" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="598"><net_src comp="592" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="599"><net_src comp="592" pin="1"/><net_sink comp="274" pin=0"/></net>

<net id="603"><net_src comp="144" pin="3"/><net_sink comp="600" pin=0"/></net>

<net id="604"><net_src comp="600" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="608"><net_src comp="161" pin="3"/><net_sink comp="605" pin=0"/></net>

<net id="609"><net_src comp="605" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="613"><net_src comp="151" pin="3"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="616"><net_src comp="610" pin="1"/><net_sink comp="416" pin=0"/></net>

<net id="620"><net_src comp="169" pin="3"/><net_sink comp="617" pin=0"/></net>

<net id="621"><net_src comp="617" pin="1"/><net_sink comp="151" pin=0"/></net>

<net id="625"><net_src comp="177" pin="3"/><net_sink comp="622" pin=0"/></net>

<net id="626"><net_src comp="622" pin="1"/><net_sink comp="151" pin=2"/></net>

<net id="630"><net_src comp="151" pin="7"/><net_sink comp="627" pin=0"/></net>

<net id="631"><net_src comp="627" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="635"><net_src comp="290" pin="2"/><net_sink comp="632" pin=0"/></net>

<net id="636"><net_src comp="632" pin="1"/><net_sink comp="306" pin=1"/></net>

<net id="640"><net_src comp="300" pin="2"/><net_sink comp="637" pin=0"/></net>

<net id="641"><net_src comp="637" pin="1"/><net_sink comp="320" pin=0"/></net>

<net id="645"><net_src comp="366" pin="3"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="647"><net_src comp="642" pin="1"/><net_sink comp="413" pin=0"/></net>

<net id="648"><net_src comp="642" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="649"><net_src comp="642" pin="1"/><net_sink comp="482" pin=0"/></net>

<net id="653"><net_src comp="441" pin="3"/><net_sink comp="650" pin=0"/></net>

<net id="654"><net_src comp="650" pin="1"/><net_sink comp="151" pin=1"/></net>

<net id="658"><net_src comp="511" pin="3"/><net_sink comp="655" pin=0"/></net>

<net id="659"><net_src comp="655" pin="1"/><net_sink comp="151" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: pix_base | {8 9 }
 - Input state : 
	Port: hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2 : sext_ln76 | {1 }
	Port: hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2 : empty_12 | {1 }
	Port: hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2 : mul13_cast | {1 }
	Port: hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2 : pix_base | {3 4 5 }
	Port: hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2 : empty | {1 }
	Port: hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2 : sub38 | {1 }
	Port: hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2 : tc | {1 }
	Port: hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2 : select_ln84 | {1 }
	Port: hevc_loop_filter_chroma_8bit_hls_Pipeline_VITIS_LOOP_87_2 : select_ln85 | {1 }
  - Chain level:
	State 1
		store_ln70 : 1
		store_ln0 : 1
	State 2
		icmp_ln87 : 1
		d_2 : 1
		br_ln87 : 2
		trunc_ln87 : 1
		pix : 2
		store_ln70 : 2
	State 3
		zext_ln89 : 1
		pix_base_addr : 2
		pix_base_load : 3
		zext_ln90 : 1
		pix_base_addr_1 : 2
		pix_base_load_1 : 3
	State 4
		pix_base_addr_2 : 1
		pix_base_load_2 : 2
		zext_ln92 : 1
		pix_base_addr_3 : 2
		pix_base_load_3 : 3
	State 5
		zext_ln95_2 : 1
		sub_ln95 : 2
		add_ln95 : 1
	State 6
		sext_ln95 : 1
		add_ln95_1 : 2
		sub_ln95_1 : 3
		tmp_2 : 4
		temp : 5
		icmp_ln96 : 6
		icmp_ln96_1 : 6
		select_ln96 : 7
		delta : 8
	State 7
		add_ln98 : 1
		tmp_4 : 2
		tmp_5 : 2
		icmp_ln98 : 3
		add_ln98_1 : 1
		not_23 : 3
		select_ln98_cast : 3
		empty_13 : 4
		cond70 : 4
		sub_ln101 : 1
		tmp_6 : 2
		tmp_7 : 2
		icmp_ln101 : 3
		sub_ln101_1 : 1
		not_s : 3
		select_ln101_cast : 3
		empty_14 : 4
		cond95 : 4
	State 8
		add_ln103 : 1
		store_ln103 : 2
	State 9


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |          d_2_fu_229          |    0    |    10   |
|          |          pix_fu_242          |    0    |    28   |
|          |        add_ln89_fu_252       |    0    |    28   |
|          |        add_ln92_fu_274       |    0    |    28   |
|    add   |        add_ln95_fu_300       |    0    |    15   |
|          |       add_ln95_1_fu_323      |    0    |    17   |
|          |        add_ln98_fu_383       |    0    |    23   |
|          |       add_ln98_1_fu_416      |    0    |    15   |
|          |       add_ln103_fu_522       |    0    |    41   |
|----------|------------------------------|---------|---------|
|          |          no_p_fu_198         |    0    |    15   |
|          |          no_q_fu_204         |    0    |    15   |
|          |       icmp_ln87_fu_223       |    0    |    10   |
|   icmp   |       icmp_ln96_fu_349       |    0    |    23   |
|          |      icmp_ln96_1_fu_354      |    0    |    22   |
|          |       icmp_ln98_fu_407       |    0    |    16   |
|          |       icmp_ln101_fu_476      |    0    |    16   |
|----------|------------------------------|---------|---------|
|          |        sub_ln90_fu_261       |    0    |    28   |
|          |        sub_ln95_fu_290       |    0    |    15   |
|    sub   |       sub_ln95_1_fu_329      |    0    |    17   |
|          |       sub_ln101_fu_452       |    0    |    23   |
|          |      sub_ln101_1_fu_485      |    0    |    15   |
|----------|------------------------------|---------|---------|
|          |      select_ln96_fu_359      |    0    |    15   |
|          |         delta_fu_366         |    0    |    16   |
|  select  |    select_ln98_cast_fu_427   |    0    |    2    |
|          |         cond70_fu_441        |    0    |    8    |
|          |   select_ln101_cast_fu_497   |    0    |    2    |
|          |         cond95_fu_511        |    0    |    8    |
|----------|------------------------------|---------|---------|
|    xor   |         not_23_fu_421        |    0    |    2    |
|          |         not_s_fu_491         |    0    |    2    |
|----------|------------------------------|---------|---------|
|    or    |        empty_13_fu_435       |    0    |    2    |
|          |        empty_14_fu_505       |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |  select_ln85_read_read_fu_96 |    0    |    0    |
|          | select_ln84_read_read_fu_102 |    0    |    0    |
|          |      tc_read_read_fu_108     |    0    |    0    |
|   read   |    sub38_read_read_fu_114    |    0    |    0    |
|          |        tmp_read_fu_120       |    0    |    0    |
|          |  mul13_cast_read_read_fu_126 |    0    |    0    |
|          |       tmp_1_read_fu_132      |    0    |    0    |
|          |  sext_ln76_read_read_fu_138  |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |        tc_cast_fu_190        |    0    |    0    |
|          |       zext_ln89_fu_256       |    0    |    0    |
|          |       zext_ln90_fu_265       |    0    |    0    |
|          |       zext_ln70_fu_270       |    0    |    0    |
|          |       zext_ln92_fu_278       |    0    |    0    |
|   zext   |      zext_ln95_2_fu_283      |    0    |    0    |
|          |      zext_ln95_3_fu_287      |    0    |    0    |
|          |      zext_ln95_4_fu_296      |    0    |    0    |
|          |      zext_ln95_5_fu_317      |    0    |    0    |
|          |      zext_ln95_6_fu_320      |    0    |    0    |
|          |       zext_ln95_fu_373       |    0    |    0    |
|          |      zext_ln95_1_fu_377      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |     sext_ln76_cast_fu_194    |    0    |    0    |
|          |       sext_ln95_fu_313       |    0    |    0    |
|   sext   |          temp_fu_345         |    0    |    0    |
|          |       sext_ln98_fu_380       |    0    |    0    |
|          |       sext_ln101_fu_449      |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       trunc_ln87_fu_238      |    0    |    0    |
|   trunc  |       trunc_ln98_fu_413      |    0    |    0    |
|          |      trunc_ln101_fu_482      |    0    |    0    |
|----------|------------------------------|---------|---------|
|bitconcatenate|         tmp_3_fu_306         |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |         tmp_2_fu_335         |    0    |    0    |
|partselect|         tmp_5_fu_397         |    0    |    0    |
|          |         tmp_7_fu_466         |    0    |    0    |
|----------|------------------------------|---------|---------|
| bitselect|         tmp_4_fu_389         |    0    |    0    |
|          |         tmp_6_fu_458         |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   479   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|    add_ln95_reg_637   |    9   |
|     cond70_reg_650    |    8   |
|     cond95_reg_655    |    8   |
|       d_reg_540       |    3   |
|     delta_reg_642     |   16   |
|   icmp_ln87_reg_588   |    1   |
|      idx_reg_532      |   34   |
|mul13_cast_read_reg_559|   21   |
|      no_p_reg_580     |    1   |
|      no_q_reg_584     |    1   |
|pix_base_addr_1_reg_605|   21   |
|pix_base_addr_2_reg_617|   21   |
|pix_base_addr_3_reg_622|   21   |
| pix_base_addr_reg_600 |   21   |
|pix_base_load_1_reg_610|    8   |
|pix_base_load_3_reg_627|    8   |
|      pix_reg_592      |   21   |
|        reg_185        |    8   |
| sext_ln76_cast_reg_575|   34   |
|   sub38_read_reg_547  |   16   |
|    sub_ln95_reg_632   |    9   |
|    tc_cast_reg_569    |   16   |
|     tmp_1_reg_564     |   21   |
|      tmp_reg_553      |   21   |
+-----------------------+--------+
|         Total         |   348  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-------------------|------|------|------|--------||---------||---------||---------|
| grp_access_fu_151 |  p0  |   4  |  21  |   84   ||    0    ||    20   |
| grp_access_fu_151 |  p1  |   2  |   8  |   16   ||    0    ||    9    |
| grp_access_fu_151 |  p2  |   4  |   0  |    0   ||    0    ||    20   |
|      reg_185      |  p0  |   2  |   8  |   16   ||    0    ||    9    |
|-------------------|------|------|------|--------||---------||---------||---------|
|       Total       |      |      |      |   116  || 1.67943 ||    0    ||    58   |
|-------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   479  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    0   |   58   |
|  Register |    -   |   348  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   348  |   537  |
+-----------+--------+--------+--------+
