{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1509682658377 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509682658384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 12:17:38 2017 " "Processing started: Fri Nov 03 12:17:38 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509682658384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682658384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off logical_RTL -c logical_RTL " "Command: quartus_map --read_settings_files=on --write_settings_files=off logical_RTL -c logical_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682658384 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1509682658772 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1509682658773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rec_spi_process.v 1 1 " "Found 1 design units, including 1 entities, in source file rec_spi_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 rec_spi_process " "Found entity 1: rec_spi_process" {  } { { "rec_spi_process.v" "" { Text "G:/verlog/logical_RTL/rec_spi_process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682668251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682668251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv_spi_process.v 1 1 " "Found 1 design units, including 1 entities, in source file inv_spi_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 inv_spi_process " "Found entity 1: inv_spi_process" {  } { { "inv_spi_process.v" "" { Text "G:/verlog/logical_RTL/inv_spi_process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682668252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682668252 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "imc_bus.v 1 1 " "Found 1 design units, including 1 entities, in source file imc_bus.v" { { "Info" "ISGN_ENTITY_NAME" "1 IMC_Bus " "Found entity 1: IMC_Bus" {  } { { "IMC_Bus.v" "" { Text "G:/verlog/logical_RTL/IMC_Bus.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682668253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682668253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "series_module/tx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file series_module/tx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_module " "Found entity 1: tx_module" {  } { { "series_module/tx_module.v" "" { Text "G:/verlog/logical_RTL/series_module/tx_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682668254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682668254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "series_module/tx_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file series_module/tx_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_control_module " "Found entity 1: tx_control_module" {  } { { "series_module/tx_control_module.v" "" { Text "G:/verlog/logical_RTL/series_module/tx_control_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682668256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682668256 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "series_module/tx_bps_module.v 1 1 " "Found 1 design units, including 1 entities, in source file series_module/tx_bps_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 tx_bps_module " "Found entity 1: tx_bps_module" {  } { { "series_module/tx_bps_module.v" "" { Text "G:/verlog/logical_RTL/series_module/tx_bps_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682668257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682668257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "series_module/rx_module.v 1 1 " "Found 1 design units, including 1 entities, in source file series_module/rx_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_module " "Found entity 1: rx_module" {  } { { "series_module/rx_module.v" "" { Text "G:/verlog/logical_RTL/series_module/rx_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682668258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682668258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "series_module/rx_detect_module.v 1 1 " "Found 1 design units, including 1 entities, in source file series_module/rx_detect_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 detect_module " "Found entity 1: detect_module" {  } { { "series_module/rx_detect_module.v" "" { Text "G:/verlog/logical_RTL/series_module/rx_detect_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682668259 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682668259 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "series_module/rx_control_module.v 1 1 " "Found 1 design units, including 1 entities, in source file series_module/rx_control_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_control_module " "Found entity 1: rx_control_module" {  } { { "series_module/rx_control_module.v" "" { Text "G:/verlog/logical_RTL/series_module/rx_control_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682668260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682668260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "series_module/rx_bps_module.v 1 1 " "Found 1 design units, including 1 entities, in source file series_module/rx_bps_module.v" { { "Info" "ISGN_ENTITY_NAME" "1 rx_bps_module " "Found entity 1: rx_bps_module" {  } { { "series_module/rx_bps_module.v" "" { Text "G:/verlog/logical_RTL/series_module/rx_bps_module.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682668261 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682668261 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock_process.v 1 1 " "Found 1 design units, including 1 entities, in source file clock_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Process " "Found entity 1: Clock_Process" {  } { { "Clock_Process.v" "" { Text "G:/verlog/logical_RTL/Clock_Process.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682668262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682668262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slaver.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slaver.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi " "Found entity 1: spi" {  } { { "SPI_Slaver.v" "" { Text "G:/verlog/logical_RTL/SPI_Slaver.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682668263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682668263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logical_rtl.v 1 1 " "Found 1 design units, including 1 entities, in source file logical_rtl.v" { { "Info" "ISGN_ENTITY_NAME" "1 logical_RTL " "Found entity 1: logical_RTL" {  } { { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682668265 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682668265 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pwm_deadtime_produce.v 1 1 " "Found 1 design units, including 1 entities, in source file pwm_deadtime_produce.v" { { "Info" "ISGN_ENTITY_NAME" "1 PWM_DeadTimeProduce " "Found entity 1: PWM_DeadTimeProduce" {  } { { "PWM_DeadTime_Produce.v" "" { Text "G:/verlog/logical_RTL/PWM_DeadTime_Produce.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682668266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682668266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inv_pwm_process.v 1 1 " "Found 1 design units, including 1 entities, in source file inv_pwm_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 pwm_deal_frominvdsp " "Found entity 1: pwm_deal_frominvdsp" {  } { { "INV_PWM_Process.v" "" { Text "G:/verlog/logical_RTL/INV_PWM_Process.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682668267 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682668267 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rec_pwm_process.v 1 1 " "Found 1 design units, including 1 entities, in source file rec_pwm_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 Pwm_Process_From_RECDSP " "Found entity 1: Pwm_Process_From_RECDSP" {  } { { "REC_PWM_Process.v" "" { Text "G:/verlog/logical_RTL/REC_PWM_Process.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682668269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682668269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fan_pwm_process.v 1 1 " "Found 1 design units, including 1 entities, in source file fan_pwm_process.v" { { "Info" "ISGN_ENTITY_NAME" "1 fan_pwm_process " "Found entity 1: fan_pwm_process" {  } { { "fan_pwm_process.v" "" { Text "G:/verlog/logical_RTL/fan_pwm_process.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682668270 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682668270 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1509682668299 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1509682668300 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1509682668300 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "logical_RTL " "Elaborating entity \"logical_RTL\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1509682668303 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "lbs_status logical_RTL.v(322) " "Verilog HDL or VHDL warning at logical_RTL.v(322): object \"lbs_status\" assigned a value but never read" {  } { { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 322 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509682668304 "|logical_RTL"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "rec_runstatus logical_RTL.v(457) " "Verilog HDL or VHDL warning at logical_RTL.v(457): object \"rec_runstatus\" assigned a value but never read" {  } { { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 457 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1509682668304 "|logical_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LBS_SYNC logical_RTL.v(92) " "Output port \"LBS_SYNC\" at logical_RTL.v(92) has no driver" {  } { { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 92 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509682668307 "|logical_RTL"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "Rec_SCITX logical_RTL.v(152) " "Output port \"Rec_SCITX\" at logical_RTL.v(152) has no driver" {  } { { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 152 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1509682668307 "|logical_RTL"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Process Clock_Process:generate_100M_clock " "Elaborating entity \"Clock_Process\" for hierarchy \"Clock_Process:generate_100M_clock\"" {  } { { "logical_RTL.v" "generate_100M_clock" { Text "G:/verlog/logical_RTL/logical_RTL.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509682668327 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll Clock_Process:generate_100M_clock\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"Clock_Process:generate_100M_clock\|altpll:altpll_component\"" {  } { { "Clock_Process.v" "altpll_component" { Text "G:/verlog/logical_RTL/Clock_Process.v" 112 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509682668355 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Clock_Process:generate_100M_clock\|altpll:altpll_component " "Elaborated megafunction instantiation \"Clock_Process:generate_100M_clock\|altpll:altpll_component\"" {  } { { "Clock_Process.v" "" { Text "G:/verlog/logical_RTL/Clock_Process.v" 112 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509682668367 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Clock_Process:generate_100M_clock\|altpll:altpll_component " "Instantiated megafunction \"Clock_Process:generate_100M_clock\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 5 " "Parameter \"clk0_multiply_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 25 " "Parameter \"clk1_multiply_by\" = \"25\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 20 " "Parameter \"clk2_divide_by\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 1 " "Parameter \"clk2_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 50000 " "Parameter \"inclk0_input_frequency\" = \"50000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family MAX 10 " "Parameter \"intended_device_family\" = \"MAX 10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=Clock_Process " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=Clock_Process\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1509682668368 ""}  } { { "Clock_Process.v" "" { Text "G:/verlog/logical_RTL/Clock_Process.v" 112 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1509682668368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/clock_process_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/clock_process_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_Process_altpll " "Found entity 1: Clock_Process_altpll" {  } { { "db/clock_process_altpll.v" "" { Text "G:/verlog/logical_RTL/db/clock_process_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682668414 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682668414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_Process_altpll Clock_Process:generate_100M_clock\|altpll:altpll_component\|Clock_Process_altpll:auto_generated " "Elaborating entity \"Clock_Process_altpll\" for hierarchy \"Clock_Process:generate_100M_clock\|altpll:altpll_component\|Clock_Process_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509682668414 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pwm_deal_frominvdsp pwm_deal_frominvdsp:INV_U " "Elaborating entity \"pwm_deal_frominvdsp\" for hierarchy \"pwm_deal_frominvdsp:INV_U\"" {  } { { "logical_RTL.v" "INV_U" { Text "G:/verlog/logical_RTL/logical_RTL.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509682668424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PWM_DeadTimeProduce pwm_deal_frominvdsp:INV_U\|PWM_DeadTimeProduce:PosedgeDeadTimeProduce " "Elaborating entity \"PWM_DeadTimeProduce\" for hierarchy \"pwm_deal_frominvdsp:INV_U\|PWM_DeadTimeProduce:PosedgeDeadTimeProduce\"" {  } { { "INV_PWM_Process.v" "PosedgeDeadTimeProduce" { Text "G:/verlog/logical_RTL/INV_PWM_Process.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509682668444 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pwm_Process_From_RECDSP Pwm_Process_From_RECDSP:REC_A " "Elaborating entity \"Pwm_Process_From_RECDSP\" for hierarchy \"Pwm_Process_From_RECDSP:REC_A\"" {  } { { "logical_RTL.v" "REC_A" { Text "G:/verlog/logical_RTL/logical_RTL.v" 251 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509682668457 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inv_spi_process inv_spi_process:inv_spi_signal " "Elaborating entity \"inv_spi_process\" for hierarchy \"inv_spi_process:inv_spi_signal\"" {  } { { "logical_RTL.v" "inv_spi_signal" { Text "G:/verlog/logical_RTL/logical_RTL.v" 432 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509682668469 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi inv_spi_process:inv_spi_signal\|spi:Inv_SPI_Process " "Elaborating entity \"spi\" for hierarchy \"inv_spi_process:inv_spi_signal\|spi:Inv_SPI_Process\"" {  } { { "inv_spi_process.v" "Inv_SPI_Process" { Text "G:/verlog/logical_RTL/inv_spi_process.v" 90 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509682668483 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rec_spi_process rec_spi_process:rec_spi_signal " "Elaborating entity \"rec_spi_process\" for hierarchy \"rec_spi_process:rec_spi_signal\"" {  } { { "logical_RTL.v" "rec_spi_signal" { Text "G:/verlog/logical_RTL/logical_RTL.v" 527 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509682668497 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fan_pwm_process fan_pwm_process:fan_pwmdo " "Elaborating entity \"fan_pwm_process\" for hierarchy \"fan_pwm_process:fan_pwmdo\"" {  } { { "logical_RTL.v" "fan_pwmdo" { Text "G:/verlog/logical_RTL/logical_RTL.v" 542 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509682668512 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IMC_Bus IMC_Bus:IMC_Signal_Process " "Elaborating entity \"IMC_Bus\" for hierarchy \"IMC_Bus:IMC_Signal_Process\"" {  } { { "logical_RTL.v" "IMC_Signal_Process" { Text "G:/verlog/logical_RTL/logical_RTL.v" 599 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509682668522 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "IMC_Bus.v(155) " "Verilog HDL Case Statement information at IMC_Bus.v(155): all case item expressions in this case statement are onehot" {  } { { "IMC_Bus.v" "" { Text "G:/verlog/logical_RTL/IMC_Bus.v" 155 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1509682668525 "|logical_RTL|IMC_Bus:IMC_Signal_Process"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_module IMC_Bus:IMC_Signal_Process\|rx_module:rx_process " "Elaborating entity \"rx_module\" for hierarchy \"IMC_Bus:IMC_Signal_Process\|rx_module:rx_process\"" {  } { { "IMC_Bus.v" "rx_process" { Text "G:/verlog/logical_RTL/IMC_Bus.v" 55 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509682668583 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "detect_module IMC_Bus:IMC_Signal_Process\|rx_module:rx_process\|detect_module:U1 " "Elaborating entity \"detect_module\" for hierarchy \"IMC_Bus:IMC_Signal_Process\|rx_module:rx_process\|detect_module:U1\"" {  } { { "series_module/rx_module.v" "U1" { Text "G:/verlog/logical_RTL/series_module/rx_module.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509682668592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_bps_module IMC_Bus:IMC_Signal_Process\|rx_module:rx_process\|rx_bps_module:U2 " "Elaborating entity \"rx_bps_module\" for hierarchy \"IMC_Bus:IMC_Signal_Process\|rx_module:rx_process\|rx_bps_module:U2\"" {  } { { "series_module/rx_module.v" "U2" { Text "G:/verlog/logical_RTL/series_module/rx_module.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509682668600 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rx_control_module IMC_Bus:IMC_Signal_Process\|rx_module:rx_process\|rx_control_module:U3 " "Elaborating entity \"rx_control_module\" for hierarchy \"IMC_Bus:IMC_Signal_Process\|rx_module:rx_process\|rx_control_module:U3\"" {  } { { "series_module/rx_module.v" "U3" { Text "G:/verlog/logical_RTL/series_module/rx_module.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509682668684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_module IMC_Bus:IMC_Signal_Process\|tx_module:tx_process " "Elaborating entity \"tx_module\" for hierarchy \"IMC_Bus:IMC_Signal_Process\|tx_module:tx_process\"" {  } { { "IMC_Bus.v" "tx_process" { Text "G:/verlog/logical_RTL/IMC_Bus.v" 102 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509682668708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_bps_module IMC_Bus:IMC_Signal_Process\|tx_module:tx_process\|tx_bps_module:U1 " "Elaborating entity \"tx_bps_module\" for hierarchy \"IMC_Bus:IMC_Signal_Process\|tx_module:tx_process\|tx_bps_module:U1\"" {  } { { "series_module/tx_module.v" "U1" { Text "G:/verlog/logical_RTL/series_module/tx_module.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509682668716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tx_control_module IMC_Bus:IMC_Signal_Process\|tx_module:tx_process\|tx_control_module:U2 " "Elaborating entity \"tx_control_module\" for hierarchy \"IMC_Bus:IMC_Signal_Process\|tx_module:tx_process\|tx_control_module:U2\"" {  } { { "series_module/tx_module.v" "U2" { Text "G:/verlog/logical_RTL/series_module/tx_module.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509682668727 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_0p14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_0p14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_0p14 " "Found entity 1: altsyncram_0p14" {  } { { "db/altsyncram_0p14.tdf" "" { Text "G:/verlog/logical_RTL/db/altsyncram_0p14.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682670595 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682670595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_97a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_97a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_97a " "Found entity 1: decode_97a" {  } { { "db/decode_97a.tdf" "" { Text "G:/verlog/logical_RTL/db/decode_97a.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682670647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682670647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_23b.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_23b.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_23b " "Found entity 1: mux_23b" {  } { { "db/mux_23b.tdf" "" { Text "G:/verlog/logical_RTL/db/mux_23b.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682670692 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682670692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_n7c.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_n7c.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_n7c " "Found entity 1: mux_n7c" {  } { { "db/mux_n7c.tdf" "" { Text "G:/verlog/logical_RTL/db/mux_n7c.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682670827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682670827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3af.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3af.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3af " "Found entity 1: decode_3af" {  } { { "db/decode_3af.tdf" "" { Text "G:/verlog/logical_RTL/db/decode_3af.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682670894 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682670894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vqh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vqh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vqh " "Found entity 1: cntr_vqh" {  } { { "db/cntr_vqh.tdf" "" { Text "G:/verlog/logical_RTL/db/cntr_vqh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682670981 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682670981 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_grb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_grb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_grb " "Found entity 1: cmpr_grb" {  } { { "db/cmpr_grb.tdf" "" { Text "G:/verlog/logical_RTL/db/cmpr_grb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682671023 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682671023 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1mi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1mi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1mi " "Found entity 1: cntr_1mi" {  } { { "db/cntr_1mi.tdf" "" { Text "G:/verlog/logical_RTL/db/cntr_1mi.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682671087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682671087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_arh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_arh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_arh " "Found entity 1: cntr_arh" {  } { { "db/cntr_arh.tdf" "" { Text "G:/verlog/logical_RTL/db/cntr_arh.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682671165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682671165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_hrb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_hrb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_hrb " "Found entity 1: cmpr_hrb" {  } { { "db/cmpr_hrb.tdf" "" { Text "G:/verlog/logical_RTL/db/cmpr_hrb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682671210 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682671210 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_odi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_odi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_odi " "Found entity 1: cntr_odi" {  } { { "db/cntr_odi.tdf" "" { Text "G:/verlog/logical_RTL/db/cntr_odi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682671269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682671269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_drb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_drb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_drb " "Found entity 1: cmpr_drb" {  } { { "db/cmpr_drb.tdf" "" { Text "G:/verlog/logical_RTL/db/cmpr_drb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682671313 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682671313 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509682671827 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1509682671967 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2017.11.03.12:17:55 Progress: Loading sldc55d48de/alt_sld_fab_wrapper_hw.tcl " "2017.11.03.12:17:55 Progress: Loading sldc55d48de/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682675876 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682678256 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682678426 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682679820 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682679958 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682680095 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682680250 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682680259 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682680260 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1509682680949 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc55d48de/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc55d48de/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldc55d48de/alt_sld_fab.v" "" { Text "G:/verlog/logical_RTL/db/ip/sldc55d48de/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682681202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682681202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682681296 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682681296 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682681297 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682681297 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682681378 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682681378 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 102 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682681479 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682681479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682681479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "G:/verlog/logical_RTL/db/ip/sldc55d48de/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1509682681563 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682681563 ""}
{ "Warning" "WSGN_EDA_NO_LMF" "Custom " "EDA synthesis tool is specified as \"Custom\", but Library Mapping File is not specified" {  } {  } 0 12162 "EDA synthesis tool is specified as \"%1!s!\", but Library Mapping File is not specified" 0 0 "Analysis & Synthesis" 0 -1 1509682684179 ""}
{ "Warning" "WSGN_EDA_NO_VCC" "Custom " "EDA synthesis tool is specified as \"Custom\", but VCC is not specified" {  } {  } 0 12163 "EDA synthesis tool is specified as \"%1!s!\", but VCC is not specified" 0 0 "Analysis & Synthesis" 0 -1 1509682684179 ""}
{ "Warning" "WSGN_EDA_NO_GND" "Custom " "EDA synthesis tool is specified as \"Custom\", but GND is not specified" {  } {  } 0 12164 "EDA synthesis tool is specified as \"%1!s!\", but GND is not specified" 0 0 "Analysis & Synthesis" 0 -1 1509682684179 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "series_module/tx_control_module.v" "" { Text "G:/verlog/logical_RTL/series_module/tx_control_module.v" 49 -1 0 } } { "SPI_Slaver.v" "" { Text "G:/verlog/logical_RTL/SPI_Slaver.v" 22 -1 0 } } { "SPI_Slaver.v" "" { Text "G:/verlog/logical_RTL/SPI_Slaver.v" 23 -1 0 } } { "series_module/tx_control_module.v" "" { Text "G:/verlog/logical_RTL/series_module/tx_control_module.v" 29 -1 0 } } { "series_module/rx_detect_module.v" "" { Text "G:/verlog/logical_RTL/series_module/rx_detect_module.v" 15 -1 0 } } { "series_module/rx_detect_module.v" "" { Text "G:/verlog/logical_RTL/series_module/rx_detect_module.v" 14 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1509682684293 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1509682684294 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LBS_SYNC GND " "Pin \"LBS_SYNC\" is stuck at GND" {  } { { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 92 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1509682684762 "|logical_RTL|LBS_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "Rec_SCITX GND " "Pin \"Rec_SCITX\" is stuck at GND" {  } { { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 152 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1509682684762 "|logical_RTL|Rec_SCITX"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1509682684762 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509682684870 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1509682685901 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 53 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 53 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1509682687226 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1509682687261 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1509682687261 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Clock_Process:generate_100M_clock\|altpll:altpll_component\|Clock_Process_altpll:auto_generated\|pll1 CLK\[1\] clk1_multiply_by clk1_divide_by " "PLL \"Clock_Process:generate_100M_clock\|altpll:altpll_component\|Clock_Process_altpll:auto_generated\|pll1\" has parameters clk1_multiply_by and clk1_divide_by specified but port CLK\[1\] is not connected" {  } { { "db/clock_process_altpll.v" "" { Text "G:/verlog/logical_RTL/db/clock_process_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "Clock_Process.v" "" { Text "G:/verlog/logical_RTL/Clock_Process.v" 112 0 0 } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 183 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Analysis & Synthesis" 0 -1 1509682687405 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Inv_Pwm_LMTU " "No output dependent on input pin \"Inv_Pwm_LMTU\"" {  } { { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 61 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509682687636 "|logical_RTL|Inv_Pwm_LMTU"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Vout_CrossZero " "No output dependent on input pin \"Vout_CrossZero\"" {  } { { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 65 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509682687636 "|logical_RTL|Vout_CrossZero"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Rec_SCIRX " "No output dependent on input pin \"Rec_SCIRX\"" {  } { { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 153 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1509682687636 "|logical_RTL|Rec_SCIRX"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1509682687636 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2565 " "Implemented 2565 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "51 " "Implemented 51 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1509682687636 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1509682687636 ""} { "Info" "ICUT_CUT_TM_LCELLS" "2452 " "Implemented 2452 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1509682687636 ""} { "Info" "ICUT_CUT_TM_RAMS" "20 " "Implemented 20 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1509682687636 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1509682687636 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1509682687636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "735 " "Peak virtual memory: 735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509682687687 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 12:18:07 2017 " "Processing ended: Fri Nov 03 12:18:07 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509682687687 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:29 " "Elapsed time: 00:00:29" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509682687687 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:57 " "Total CPU time (on all processors): 00:00:57" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509682687687 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1509682687687 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1509682688851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509682688858 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 12:18:08 2017 " "Processing started: Fri Nov 03 12:18:08 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509682688858 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1509682688858 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off logical_RTL -c logical_RTL " "Command: quartus_fit --read_settings_files=off --write_settings_files=off logical_RTL -c logical_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1509682688858 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1509682688934 ""}
{ "Info" "0" "" "Project  = logical_RTL" {  } {  } 0 0 "Project  = logical_RTL" 0 0 "Fitter" 0 0 1509682688934 ""}
{ "Info" "0" "" "Revision = logical_RTL" {  } {  } 0 0 "Revision = logical_RTL" 0 0 "Fitter" 0 0 1509682688935 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1509682689060 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1509682689060 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "logical_RTL 10M04SCE144I7G " "Selected device 10M04SCE144I7G for design \"logical_RTL\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1509682689083 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1509682689124 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1509682689124 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "Clock_Process:generate_100M_clock\|altpll:altpll_component\|Clock_Process_altpll:auto_generated\|pll1 MAX 10 PLL " "Implemented PLL \"Clock_Process:generate_100M_clock\|altpll:altpll_component\|Clock_Process_altpll:auto_generated\|pll1\" as MAX 10 PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "Clock_Process:generate_100M_clock\|altpll:altpll_component\|Clock_Process_altpll:auto_generated\|wire_pll1_clk\[0\] 5 1 0 0 " "Implementing clock multiplication of 5, clock division of 1, and phase shift of 0 degrees (0 ps) for Clock_Process:generate_100M_clock\|altpll:altpll_component\|Clock_Process_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/clock_process_altpll.v" "" { Text "G:/verlog/logical_RTL/db/clock_process_altpll.v" 51 -1 0 } } { "" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1509682689186 ""}  } { { "db/clock_process_altpll.v" "" { Text "G:/verlog/logical_RTL/db/clock_process_altpll.v" 51 -1 0 } } { "" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1509682689186 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1509682689263 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1509682689268 ""}
{ "Critical Warning" "WFCUDA_FCUDA_SPS_DEVICE_POWER_LIMITATION" "" "Review the PowerPlay Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." {  } {  } 1 16562 "Review the PowerPlay Power Analyzer report file (<design>.pow.rpt) to ensure your design is within the maximum power utilization limit of the single power-supply target device and to avoid functional failures." 0 0 "Fitter" 0 -1 1509682689359 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SCE144A7G " "Device 10M08SCE144A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509682689366 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M08SCE144I7G " "Device 10M08SCE144I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509682689366 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M04SCE144A7G " "Device 10M04SCE144A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509682689366 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SCE144A7G " "Device 10M16SCE144A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509682689366 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M16SCE144I7G " "Device 10M16SCE144I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509682689366 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SCE144A7G " "Device 10M25SCE144A7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509682689366 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "10M25SCE144I7G " "Device 10M25SCE144I7G is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1509682689366 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1509682689366 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONFIG_SEL~ 126 " "Pin ~ALTERA_CONFIG_SEL~ is reserved at location 126" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONFIG_SEL~ } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_CONFIG_SEL~" } } } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 217 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509682689373 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCONFIG~ 129 " "Pin ~ALTERA_nCONFIG~ is reserved at location 129" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCONFIG~ } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_nCONFIG~" } } } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 219 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509682689373 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nSTATUS~ 136 " "Pin ~ALTERA_nSTATUS~ is reserved at location 136" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_nSTATUS~ } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_nSTATUS~" } } } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 220 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509682689373 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_CONF_DONE~ 138 " "Pin ~ALTERA_CONF_DONE~ is reserved at location 138" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_CONF_DONE~ } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "~ALTERA_CONF_DONE~" } } } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 218 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1509682689373 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1509682689373 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1509682689374 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1509682689374 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1509682689374 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "DCLK " "DCLK dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1509682689374 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1509682689376 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1509682689414 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509682690238 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509682690238 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509682690238 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "Fitter" 0 -1 1509682690238 ""}
{ "Info" "ISTA_SDC_FOUND" "logical_RTL.out.sdc " "Reading SDC File: 'logical_RTL.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1509682690250 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1509682690267 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1509682690267 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: generate_100M_clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Node: generate_100M_clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509682690284 ""}  } {  } 0 332056 "%1!s!" 0 0 "Fitter" 0 -1 1509682690284 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509682690284 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509682690284 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "Fitter" 0 -1 1509682690284 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1509682690284 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509682690284 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509682690284 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 altera_reserved_tck " " 100.000 altera_reserved_tck" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509682690284 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000      CLK_20M " "  10.000      CLK_20M" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1509682690284 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1509682690284 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed)) " "Automatically promoted node CLK~input (placed in PIN 27 (CLK0p, DIFFIO_RX_L18p, DIFFOUT_L18p, High_Speed))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509682690496 ""}  } { { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 5456 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509682690496 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "Clock_Process:generate_100M_clock\|altpll:altpll_component\|Clock_Process_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node Clock_Process:generate_100M_clock\|altpll:altpll_component\|Clock_Process_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509682690496 ""}  } { { "db/clock_process_altpll.v" "" { Text "G:/verlog/logical_RTL/db/clock_process_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 799 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509682690496 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "altera_internal_jtag~TCKUTAP  " "Automatically promoted node altera_internal_jtag~TCKUTAP " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509682690496 ""}  } { { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 2750 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509682690496 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all  " "Automatically promoted node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|reset_all " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1509682690496 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_buffer_manager:sld_buffer_manager_inst\|last_buffer_write_address_sig\[0\]~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 356 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 4599 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509682690496 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0 " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset~0" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 4625 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509682690496 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset " "Destination node sld_signaltap:auto_signaltap_0\|sld_signaltap_impl:sld_signaltap_body\|sld_signaltap_implb:sld_signaltap_body\|sld_offload_buffer_mgr:\\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst\|acq_buf_read_reset" {  } { { "sld_buffer_manager.vhd" "" { Text "d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd" 638 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 3328 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Design Software" 0 -1 1509682690496 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Design Software" 0 -1 1509682690496 ""}  } { { "sld_signaltap_impl.vhd" "" { Text "d:/ratiosoft/intelfpga_lite/17.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd" 882 -1 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 4068 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1509682690496 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1509682691069 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1509682691073 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1509682691074 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1509682691079 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1509682691088 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1509682691095 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1509682691095 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1509682691099 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1509682691193 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1509682691198 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1509682691198 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:02 " "Fitter preparation operations ending: elapsed time is 00:00:02" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509682691313 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1509682691321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1509682692015 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509682692468 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1509682692499 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1509682693030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509682693030 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1509682693815 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "5 " "Router estimated average interconnect usage is 5% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "8 X10_Y0 X20_Y12 " "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12" {  } { { "loc" "" { Generic "G:/verlog/logical_RTL/" { { 1 { 0 "Router estimated peak interconnect usage is 8% of the available device resources in the region that extends from location X10_Y0 to location X20_Y12"} { { 12 { 0 ""} 10 0 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1509682694938 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1509682694938 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1509682695095 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1509682695095 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1509682695095 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509682695098 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.51 " "Total time spent on timing analysis during the Fitter is 0.51 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1509682695344 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1509682695371 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1509682696363 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1509682696364 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1509682697464 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:03 " "Fitter post-fit operations ending: elapsed time is 00:00:03" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1509682698379 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "48 MAX 10 " "48 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing MAX 10 Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_Pwm_LMTU 3.3 V Schmitt Trigger 10 " "Pin Inv_Pwm_LMTU uses I/O standard 3.3 V Schmitt Trigger at 10" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_Pwm_LMTU } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_Pwm_LMTU" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 61 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Vout_CrossZero 3.3 V Schmitt Trigger 6 " "Pin Vout_CrossZero uses I/O standard 3.3 V Schmitt Trigger at 6" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Vout_CrossZero } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Vout_CrossZero" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 65 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rec_SCIRX 3.3 V Schmitt Trigger 130 " "Pin Rec_SCIRX uses I/O standard 3.3 V Schmitt Trigger at 130" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rec_SCIRX } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rec_SCIRX" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 153 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 113 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_Pwm_U 3.3 V Schmitt Trigger 135 " "Pin Inv_Pwm_U uses I/O standard 3.3 V Schmitt Trigger at 135" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_Pwm_U } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_Pwm_U" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 48 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_CrossZero_U 3.3 V Schmitt Trigger 132 " "Pin Inv_CrossZero_U uses I/O standard 3.3 V Schmitt Trigger at 132" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_CrossZero_U } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_CrossZero_U" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 52 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RSTn 3.3 V Schmitt Trigger 111 " "Pin RSTn uses I/O standard 3.3 V Schmitt Trigger at 111" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { RSTn } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RSTn" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 46 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_Pwm_V 3.3 V Schmitt Trigger 141 " "Pin Inv_Pwm_V uses I/O standard 3.3 V Schmitt Trigger at 141" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_Pwm_V } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_Pwm_V" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 49 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_Pwm_LMTV 3.3 V Schmitt Trigger 8 " "Pin Inv_Pwm_LMTV uses I/O standard 3.3 V Schmitt Trigger at 8" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_Pwm_LMTV } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_Pwm_LMTV" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 62 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_CrossZero_V 3.3 V Schmitt Trigger 131 " "Pin Inv_CrossZero_V uses I/O standard 3.3 V Schmitt Trigger at 131" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_CrossZero_V } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_CrossZero_V" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 53 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_Pwm_W 3.3 V Schmitt Trigger 140 " "Pin Inv_Pwm_W uses I/O standard 3.3 V Schmitt Trigger at 140" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_Pwm_W } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_Pwm_W" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 50 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_Pwm_LMTW 3.3 V Schmitt Trigger 7 " "Pin Inv_Pwm_LMTW uses I/O standard 3.3 V Schmitt Trigger at 7" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_Pwm_LMTW } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_Pwm_LMTW" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 63 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_CrossZero_W 3.3 V Schmitt Trigger 127 " "Pin Inv_CrossZero_W uses I/O standard 3.3 V Schmitt Trigger at 127" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_CrossZero_W } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_CrossZero_W" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 54 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_SPISTE 3.3 V Schmitt Trigger 124 " "Pin Inv_SPISTE uses I/O standard 3.3 V Schmitt Trigger at 124" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_SPISTE } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_SPISTE" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 57 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rec_SPISTE 3.3 V Schmitt Trigger 33 " "Pin Rec_SPISTE uses I/O standard 3.3 V Schmitt Trigger at 33" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rec_SPISTE } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rec_SPISTE" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 114 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CHG_Pwm1 3.3 V Schmitt Trigger 66 " "Pin CHG_Pwm1 uses I/O standard 3.3 V Schmitt Trigger at 66" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CHG_Pwm1 } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CHG_Pwm1" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 118 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 108 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CHG_Pwm2 3.3 V Schmitt Trigger 65 " "Pin CHG_Pwm2 uses I/O standard 3.3 V Schmitt Trigger at 65" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CHG_Pwm2 } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CHG_Pwm2" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 119 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 109 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLK 3.3 V Schmitt Trigger 27 " "Pin CLK uses I/O standard 3.3 V Schmitt Trigger at 27" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { CLK } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLK" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 45 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rec_Pwm1 3.3 V Schmitt Trigger 60 " "Pin Rec_Pwm1 uses I/O standard 3.3 V Schmitt Trigger at 60" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rec_Pwm1 } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rec_Pwm1" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 121 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 115 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rec_Pwm2 3.3 V Schmitt Trigger 58 " "Pin Rec_Pwm2 uses I/O standard 3.3 V Schmitt Trigger at 58" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rec_Pwm2 } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rec_Pwm2" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 122 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rec_Pwm3 3.3 V Schmitt Trigger 59 " "Pin Rec_Pwm3 uses I/O standard 3.3 V Schmitt Trigger at 59" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rec_Pwm3 } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rec_Pwm3" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 123 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 117 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rec_Pwm4 3.3 V Schmitt Trigger 61 " "Pin Rec_Pwm4 uses I/O standard 3.3 V Schmitt Trigger at 61" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rec_Pwm4 } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rec_Pwm4" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 124 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rec_Pwm5 3.3 V Schmitt Trigger 62 " "Pin Rec_Pwm5 uses I/O standard 3.3 V Schmitt Trigger at 62" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rec_Pwm5 } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rec_Pwm5" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 125 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 119 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rec_Pwm6 3.3 V Schmitt Trigger 64 " "Pin Rec_Pwm6 uses I/O standard 3.3 V Schmitt Trigger at 64" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rec_Pwm6 } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rec_Pwm6" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 126 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUX_Fault 3.3 V Schmitt Trigger 110 " "Pin AUX_Fault uses I/O standard 3.3 V Schmitt Trigger at 110" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { AUX_Fault } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUX_Fault" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 74 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IGBT_Temp_OV 3.3 V Schmitt Trigger 30 " "Pin IGBT_Temp_OV uses I/O standard 3.3 V Schmitt Trigger at 30" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { IGBT_Temp_OV } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IGBT_Temp_OV" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 67 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "DCBUS_OV 3.3 V Schmitt Trigger 25 " "Pin DCBUS_OV uses I/O standard 3.3 V Schmitt Trigger at 25" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { DCBUS_OV } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DCBUS_OV" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 135 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 133 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "EPO 3.3 V Schmitt Trigger 114 " "Pin EPO uses I/O standard 3.3 V Schmitt Trigger at 114" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { EPO } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "EPO" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 71 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_FuseFault 3.3 V Schmitt Trigger 54 " "Pin Inv_FuseFault uses I/O standard 3.3 V Schmitt Trigger at 54" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_FuseFault } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_FuseFault" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 73 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Module_Ready 3.3 V Schmitt Trigger 80 " "Pin Module_Ready uses I/O standard 3.3 V Schmitt Trigger at 80" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Module_Ready } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Module_Ready" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 69 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_HeatSink_OVTemp 3.3 V Schmitt Trigger 57 " "Pin Inv_HeatSink_OVTemp uses I/O standard 3.3 V Schmitt Trigger at 57" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_HeatSink_OVTemp } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_HeatSink_OVTemp" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 68 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_SPICLK 3.3 V Schmitt Trigger 123 " "Pin Inv_SPICLK uses I/O standard 3.3 V Schmitt Trigger at 123" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_SPICLK } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_SPICLK" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 56 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Inv_SPISIMO 3.3 V Schmitt Trigger 120 " "Pin Inv_SPISIMO uses I/O standard 3.3 V Schmitt Trigger at 120" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Inv_SPISIMO } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Inv_SPISIMO" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 58 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SER_BUS_RX 3.3 V Schmitt Trigger 119 " "Pin SER_BUS_RX uses I/O standard 3.3 V Schmitt Trigger at 119" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { SER_BUS_RX } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SER_BUS_RX" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 95 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rec_Charger_OVTemp 3.3 V Schmitt Trigger 22 " "Pin Rec_Charger_OVTemp uses I/O standard 3.3 V Schmitt Trigger at 22" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rec_Charger_OVTemp } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rec_Charger_OVTemp" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 109 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RecCharger_OV 3.3 V Schmitt Trigger 48 " "Pin RecCharger_OV uses I/O standard 3.3 V Schmitt Trigger at 48" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { RecCharger_OV } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "RecCharger_OV" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 110 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 104 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rec_HeatSink_OVTemp 3.3 V Schmitt Trigger 56 " "Pin Rec_HeatSink_OVTemp uses I/O standard 3.3 V Schmitt Trigger at 56" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rec_HeatSink_OVTemp } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rec_HeatSink_OVTemp" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 107 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "FAN_Fault 3.3 V Schmitt Trigger 79 " "Pin FAN_Fault uses I/O standard 3.3 V Schmitt Trigger at 79" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { FAN_Fault } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "FAN_Fault" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 111 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 105 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rec_BoostSCR_OVTemp 3.3 V Schmitt Trigger 55 " "Pin Rec_BoostSCR_OVTemp uses I/O standard 3.3 V Schmitt Trigger at 55" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rec_BoostSCR_OVTemp } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rec_BoostSCR_OVTemp" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 108 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rec_SPICLK 3.3 V Schmitt Trigger 32 " "Pin Rec_SPICLK uses I/O standard 3.3 V Schmitt Trigger at 32" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rec_SPICLK } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rec_SPICLK" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 113 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "Rec_SPISIMO 3.3 V Schmitt Trigger 45 " "Pin Rec_SPISIMO uses I/O standard 3.3 V Schmitt Trigger at 45" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { Rec_SPISIMO } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Rec_SPISIMO" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 115 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IchgP_LMT 3.3 V Schmitt Trigger 38 " "Pin IchgP_LMT uses I/O standard 3.3 V Schmitt Trigger at 38" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { IchgP_LMT } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IchgP_LMT" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 104 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IchgN_LMT 3.3 V Schmitt Trigger 29 " "Pin IchgN_LMT uses I/O standard 3.3 V Schmitt Trigger at 29" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { IchgN_LMT } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IchgN_LMT" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 105 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IAP_LMT 3.3 V Schmitt Trigger 52 " "Pin IAP_LMT uses I/O standard 3.3 V Schmitt Trigger at 52" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { IAP_LMT } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IAP_LMT" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 128 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 127 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IAN_LMT 3.3 V Schmitt Trigger 44 " "Pin IAN_LMT uses I/O standard 3.3 V Schmitt Trigger at 44" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { IAN_LMT } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IAN_LMT" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 129 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 128 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IBP_LMT 3.3 V Schmitt Trigger 50 " "Pin IBP_LMT uses I/O standard 3.3 V Schmitt Trigger at 50" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { IBP_LMT } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IBP_LMT" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 130 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 129 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "IBN_LMT 3.3 V Schmitt Trigger 41 " "Pin IBN_LMT uses I/O standard 3.3 V Schmitt Trigger at 41" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { IBN_LMT } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IBN_LMT" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 131 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 130 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ICP_LMT 3.3 V Schmitt Trigger 43 " "Pin ICP_LMT uses I/O standard 3.3 V Schmitt Trigger at 43" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ICP_LMT } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ICP_LMT" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 132 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 131 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ICN_LMT 3.3 V Schmitt Trigger 39 " "Pin ICN_LMT uses I/O standard 3.3 V Schmitt Trigger at 39" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/pin_planner.ppl" { ICN_LMT } } } { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ICN_LMT" } } } } { "logical_RTL.v" "" { Text "G:/verlog/logical_RTL/logical_RTL.v" 133 0 0 } } { "temporary_test_loc" "" { Generic "G:/verlog/logical_RTL/" { { 0 { 0 ""} 0 132 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1509682698667 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1509682698667 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "G:/verlog/logical_RTL/output_files/logical_RTL.fit.smsg " "Generated suppressed messages file G:/verlog/logical_RTL/output_files/logical_RTL.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1509682698872 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 10 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 10 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1466 " "Peak virtual memory: 1466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509682699777 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 12:18:19 2017 " "Processing ended: Fri Nov 03 12:18:19 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509682699777 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509682699777 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509682699777 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1509682699777 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1509682700839 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509682700847 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 12:18:20 2017 " "Processing started: Fri Nov 03 12:18:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509682700847 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1509682700847 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off logical_RTL -c logical_RTL " "Command: quartus_asm --read_settings_files=off --write_settings_files=off logical_RTL -c logical_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1509682700847 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1509682701158 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1509682702302 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1509682702344 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "568 " "Peak virtual memory: 568 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509682702685 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 12:18:22 2017 " "Processing ended: Fri Nov 03 12:18:22 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509682702685 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509682702685 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509682702685 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1509682702685 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1509682703691 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "PowerPlay Power Analyzer Quartus Prime " "Running Quartus Prime PowerPlay Power Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509682703699 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 12:18:23 2017 " "Processing started: Fri Nov 03 12:18:23 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509682703699 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1509682703699 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_pow --read_settings_files=off --write_settings_files=off logical_RTL -c logical_RTL " "Command: quartus_pow --read_settings_files=off --write_settings_files=off logical_RTL -c logical_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1509682703699 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "PowerPlay Power Analyzer" 0 -1 1509682703989 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1509682703994 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1509682703994 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509682704469 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509682704469 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509682704469 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "PowerPlay Power Analyzer" 0 -1 1509682704469 ""}
{ "Info" "ISTA_SDC_FOUND" "logical_RTL.out.sdc " "Reading SDC File: 'logical_RTL.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "PowerPlay Power Analyzer" 0 -1 1509682704482 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1509682704500 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "PowerPlay Power Analyzer" 0 -1 1509682704500 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: generate_100M_clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Node: generate_100M_clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509682704518 ""}  } {  } 0 332056 "%1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1509682704518 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509682704518 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509682704518 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "PowerPlay Power Analyzer" 0 -1 1509682704518 ""}
{ "Info" "IPVA_PVA_START_CALCULATION" "" "Starting Vectorless Power Activity Estimation" {  } {  } 0 223000 "Starting Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1509682704556 ""}
{ "Warning" "WPUTIL_PUTIL_NO_CLK_DOMAINS_FOUND" "" "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" {  } {  } 0 222013 "Relative toggle rates could not be calculated because no clock domain could be identified for some nodes" 0 0 "PowerPlay Power Analyzer" 0 -1 1509682704562 ""}
{ "Info" "IPVA_PVA_END_CALCULATION" "" "Completed Vectorless Power Activity Estimation" {  } {  } 0 223001 "Completed Vectorless Power Activity Estimation" 0 0 "PowerPlay Power Analyzer" 0 -1 1509682704609 ""}
{ "Info" "IPATFAM_USING_ADVANCED_IO_POWER" "" "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" {  } {  } 0 218000 "Using Advanced I/O Power to simulate I/O buffers with the specified board trace model" 0 0 "PowerPlay Power Analyzer" 0 -1 1509682704826 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "PowerPlay Power Analyzer" 0 -1 1509682704924 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "PowerPlay Power Analyzer" 0 -1 1509682705991 ""}
{ "Info" "IPAN_AVG_TOGGLE_RATE_PER_DESIGN" "8.908 millions of transitions / sec " "Average toggle rate for this design is 8.908 millions of transitions / sec" {  } {  } 0 215049 "Average toggle rate for this design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1509682706932 ""}
{ "Info" "IPAN_PAN_TOTAL_POWER_ESTIMATION" "275.12 mW " "Total thermal power estimate for the design is 275.12 mW" {  } { { "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Report_Window_01.qrpt" "" { Report "d:/ratiosoft/intelfpga_lite/17.0/quartus/bin64/Report_Window_01.qrpt" "Compiler" "" "" "" "" { } "PowerPlay Power Analyzer Summary" } }  } 0 215031 "Total thermal power estimate for the design is %1!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1509682707002 ""}
{ "Info" "IQEXE_ERROR_COUNT" "PowerPlay Power Analyzer 0 s 7 s Quartus Prime " "Quartus Prime PowerPlay Power Analyzer was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "714 " "Peak virtual memory: 714 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509682707173 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 12:18:27 2017 " "Processing ended: Fri Nov 03 12:18:27 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509682707173 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509682707173 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509682707173 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "PowerPlay Power Analyzer" 0 -1 1509682707173 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "PowerPlay Power Analyzer" 0 -1 1509682708321 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509682708329 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 12:18:28 2017 " "Processing started: Fri Nov 03 12:18:28 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509682708329 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682708329 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta logical_RTL -c logical_RTL " "Command: quartus_sta logical_RTL -c logical_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682708329 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1509682708409 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682708598 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682708598 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682708636 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 100 degrees C " "High junction temperature is 100 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682708636 ""}
{ "Info" "ISTA_SDC_STATEMENT_PARENT" "" "Evaluating HDL-embedded SDC commands" { { "Info" "ISTA_SDC_STATEMENT_ENTITY" "sld_hub " "Entity sld_hub" { { "Info" "ISTA_SDC_STATEMENT_EVAL" "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz    " "create_clock -name altera_reserved_tck \[get_ports \{altera_reserved_tck\}\] -period 10MHz   " {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509682708897 ""} { "Info" "ISTA_SDC_STATEMENT_EVAL" "set_clock_groups -asynchronous -group \{altera_reserved_tck\} " "set_clock_groups -asynchronous -group \{altera_reserved_tck\}" {  } {  } 0 332166 "%1!s!" 0 0 "Design Software" 0 -1 1509682708897 ""}  } {  } 0 332165 "Entity %1!s!" 0 0 "Design Software" 0 -1 1509682708897 ""}  } {  } 0 332164 "Evaluating HDL-embedded SDC commands" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682708897 ""}
{ "Info" "ISTA_SDC_FOUND" "logical_RTL.out.sdc " "Reading SDC File: 'logical_RTL.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682708910 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1509682708928 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682708928 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: generate_100M_clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Node: generate_100M_clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509682708936 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682708936 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509682708936 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509682708936 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682708936 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1509682708936 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 100C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 100C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1509682708949 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1509682708960 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.157 " "Worst-case setup slack is 44.157" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682708969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682708969 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.157               0.000 altera_reserved_tck  " "   44.157               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682708969 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682708969 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.346 " "Worst-case hold slack is 0.346" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682708978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682708978 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.346               0.000 altera_reserved_tck  " "    0.346               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682708978 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682708978 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.203 " "Worst-case recovery slack is 96.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682708988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682708988 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.203               0.000 altera_reserved_tck  " "   96.203               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682708988 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682708988 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.126 " "Worst-case removal slack is 1.126" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682708997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682708997 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.126               0.000 altera_reserved_tck  " "    1.126               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682708997 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682708997 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.492 " "Worst-case minimum pulse width slack is 4.492" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682709003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682709003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.492               0.000 CLK_20M  " "    4.492               0.000 CLK_20M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682709003 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.462               0.000 altera_reserved_tck  " "   49.462               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682709003 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682709003 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509682709025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509682709025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509682709025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509682709025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 342.403 ns " "Worst Case Available Settling Time: 342.403 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509682709025 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509682709025 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682709025 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1509682709072 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682709105 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682710215 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1509682710355 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682710355 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: generate_100M_clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Node: generate_100M_clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509682710356 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682710356 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509682710356 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509682710356 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682710356 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 44.730 " "Worst-case setup slack is 44.730" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710373 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   44.730               0.000 altera_reserved_tck  " "   44.730               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710373 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682710373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.297 " "Worst-case hold slack is 0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710382 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.297               0.000 altera_reserved_tck  " "    0.297               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710382 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682710382 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 96.670 " "Worst-case recovery slack is 96.670" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   96.670               0.000 altera_reserved_tck  " "   96.670               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682710387 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.014 " "Worst-case removal slack is 1.014" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710393 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.014               0.000 altera_reserved_tck  " "    1.014               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710393 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682710393 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.505 " "Worst-case minimum pulse width slack is 4.505" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.505               0.000 CLK_20M  " "    4.505               0.000 CLK_20M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710401 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.471               0.000 altera_reserved_tck  " "   49.471               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710401 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682710401 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509682710428 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509682710428 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509682710428 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509682710428 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 343.309 ns " "Worst Case Available Settling Time: 343.309 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509682710428 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509682710428 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682710428 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "TimeQuest Timing Analyzer" 0 0 1509682710459 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: altera_internal_jtag  from: tck  to: tckutap " "Cell: altera_internal_jtag  from: tck  to: tckutap" {  } {  } 0 332098 "%1!s!" 0 0 "Design Software" 0 -1 1509682710619 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682710619 ""}
{ "Warning" "WSTA_GENERIC_WARNING" "PLL cross checking found inconsistent PLL clock settings: " "PLL cross checking found inconsistent PLL clock settings:" { { "Warning" "WSTA_GENERIC_WARNING" "Node: generate_100M_clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000 " "Node: generate_100M_clock\|altpll_component\|auto_generated\|pll1\|clk\[0\] was found missing 1 generated clock that corresponds to a base clock with a period of: 50.000" {  } {  } 0 332056 "%1!s!" 0 0 "Design Software" 0 -1 1509682710620 ""}  } {  } 0 332056 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682710620 ""}
{ "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_PARENT" "" "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." { { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Rise) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Rise) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509682710620 ""} { "Critical Warning" "WSTA_NO_UNCERTAINTY_WAS_SET_CHILD" "altera_reserved_tck (Rise) altera_reserved_tck (Fall) setup and hold " "From altera_reserved_tck (Rise) to altera_reserved_tck (Fall) (setup and hold)" {  } {  } 1 332169 "From %1!s! to %2!s! (%3!s!)" 0 0 "Design Software" 0 -1 1509682710620 ""}  } {  } 1 332168 "The following clock transfers have no clock uncertainty assignment. For more accurate results, apply clock uncertainty assignments or use the derive_clock_uncertainty command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682710620 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 47.975 " "Worst-case setup slack is 47.975" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   47.975               0.000 altera_reserved_tck  " "   47.975               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682710629 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.144 " "Worst-case hold slack is 0.144" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710636 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.144               0.000 altera_reserved_tck  " "    0.144               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710636 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682710636 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 98.251 " "Worst-case recovery slack is 98.251" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710642 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   98.251               0.000 altera_reserved_tck  " "   98.251               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710642 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682710642 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 0.466 " "Worst-case removal slack is 0.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710647 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.466               0.000 altera_reserved_tck  " "    0.466               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710647 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682710647 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 4.265 " "Worst-case minimum pulse width slack is 4.265" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.265               0.000 CLK_20M  " "    4.265               0.000 CLK_20M " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710653 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.249               0.000 altera_reserved_tck  " "   49.249               0.000 altera_reserved_tck " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1509682710653 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682710653 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 3 synchronizer chains. " "Report Metastability: Found 3 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509682710673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 3 " "Number of Synchronizer Chains Found: 3" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509682710673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 4 Registers " "Shortest Synchronizer Chain: 4 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509682710673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509682710673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 347.346 ns " "Worst Case Available Settling Time: 347.346 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509682710673 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1509682710673 ""}  } {  } 0 332114 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682710673 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682711563 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682711566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 16 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "685 " "Peak virtual memory: 685 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509682711658 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 12:18:31 2017 " "Processing ended: Fri Nov 03 12:18:31 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509682711658 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509682711658 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509682711658 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682711658 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1509682712705 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509682712712 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 12:18:32 2017 " "Processing started: Fri Nov 03 12:18:32 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509682712712 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1509682712712 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off logical_RTL -c logical_RTL " "Command: quartus_eda --read_settings_files=off --write_settings_files=off logical_RTL -c logical_RTL" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1509682712712 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1509682713106 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1509682714306 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509682714309 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 12:18:34 2017 " "Processing started: Fri Nov 03 12:18:34 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509682714309 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1509682714309 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t d:/ratiosoft/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl logical_RTL logical_RTL --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory G:/verlog/logical_RTL/simulation " "Command: quartus_eda -t d:/ratiosoft/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl logical_RTL logical_RTL --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory G:/verlog/logical_RTL/simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1509682714310 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "logical_RTL logical_RTL --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory G:/verlog/logical_RTL/simulation " "Quartus(args): logical_RTL logical_RTL --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} --rtl_sim --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory G:/verlog/logical_RTL/simulation" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1509682714310 ""}
{ "Info" "0" "" "Using the specified user compiled library directory G:/verlog/logical_RTL/simulation" {  } {  } 0 0 "Using the specified user compiled library directory G:/verlog/logical_RTL/simulation" 0 0 "EDA Netlist Writer" 0 0 1509682714462 ""}
{ "Info" "0" "" "Info: Quartus Prime has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: Quartus Prime has detected Verilog design -- Verilog simulation models will be used" 0 0 "EDA Netlist Writer" 0 0 1509682714512 ""}
{ "Warning" "0" "" "Warning: File logical_RTL_run_msim_rtl_verilog.do already exists - backing up current file as logical_RTL_run_msim_rtl_verilog.do.bak11" {  } {  } 0 0 "Warning: File logical_RTL_run_msim_rtl_verilog.do already exists - backing up current file as logical_RTL_run_msim_rtl_verilog.do.bak11" 0 0 "EDA Netlist Writer" 0 0 1509682714519 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file G:/verlog/logical_RTL/simulation/modelsim/logical_RTL_run_msim_rtl_verilog.do" {  } { { "G:/verlog/logical_RTL/simulation/modelsim/logical_RTL_run_msim_rtl_verilog.do" "0" { Text "G:/verlog/logical_RTL/simulation/modelsim/logical_RTL_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file G:/verlog/logical_RTL/simulation/modelsim/logical_RTL_run_msim_rtl_verilog.do" 0 0 "EDA Netlist Writer" 0 0 1509682714565 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "EDA Netlist Writer" 0 0 1509682714565 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/ratiosoft/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/ratiosoft/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "EDA Netlist Writer" 0 -1 1509682714565 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "477 " "Peak virtual memory: 477 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509682714566 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 12:18:34 2017 " "Processing ended: Fri Nov 03 12:18:34 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509682714566 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509682714566 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 1 -1 1509682714566 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1509682714566 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "EDA Netlist Writer" 0 -1 1509682715779 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1509682715783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 03 12:18:35 2017 " "Processing started: Fri Nov 03 12:18:35 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1509682715783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1509682715783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda -t d:/ratiosoft/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl logical_RTL logical_RTL --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory G:/verlog/logical_RTL/simulation " "Command: quartus_eda -t d:/ratiosoft/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl logical_RTL logical_RTL --gen_script --called_from_qeda --qsf_sim_tool \"ModelSim-Altera (Verilog)\" --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory G:/verlog/logical_RTL/simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1509682715783 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "logical_RTL logical_RTL --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory G:/verlog/logical_RTL/simulation " "Quartus(args): logical_RTL logical_RTL --gen_script --called_from_qeda --qsf_sim_tool \{ModelSim-Altera (Verilog)\} --qsf_is_functional ON --qsf_netlist_output_directory simulation/modelsim --qsf_user_compiled_directory G:/verlog/logical_RTL/simulation" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1509682715783 ""}
{ "Info" "0" "" "Using the specified user compiled library directory G:/verlog/logical_RTL/simulation" {  } {  } 0 0 "Using the specified user compiled library directory G:/verlog/logical_RTL/simulation" 0 0 "EDA Netlist Writer" 0 0 1509682715937 ""}
{ "Warning" "0" "" "Warning: File logical_RTL_run_msim_gate_verilog.do already exists - backing up current file as logical_RTL_run_msim_gate_verilog.do.bak11" {  } {  } 0 0 "Warning: File logical_RTL_run_msim_gate_verilog.do already exists - backing up current file as logical_RTL_run_msim_gate_verilog.do.bak11" 0 0 "EDA Netlist Writer" 0 0 1509682715941 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file G:/verlog/logical_RTL/simulation/modelsim/logical_RTL_run_msim_gate_verilog.do" {  } { { "G:/verlog/logical_RTL/simulation/modelsim/logical_RTL_run_msim_gate_verilog.do" "0" { Text "G:/verlog/logical_RTL/simulation/modelsim/logical_RTL_run_msim_gate_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file G:/verlog/logical_RTL/simulation/modelsim/logical_RTL_run_msim_gate_verilog.do" 0 0 "EDA Netlist Writer" 0 0 1509682715945 ""}
{ "Info" "0" "" "Info: tool command file generation was successful" {  } {  } 0 0 "Info: tool command file generation was successful" 0 0 "EDA Netlist Writer" 0 0 1509682715946 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/ratiosoft/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/ratiosoft/intelfpga_lite/17.0/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "EDA Netlist Writer" 0 -1 1509682715946 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "466 " "Peak virtual memory: 466 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509682715946 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 12:18:35 2017 " "Processing ended: Fri Nov 03 12:18:35 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509682715946 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509682715946 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 1 -1 1509682715946 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1509682715946 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "logical_RTL.vo G:/verlog/logical_RTL/simulation/modelsim/ simulation " "Generated file logical_RTL.vo in folder \"G:/verlog/logical_RTL/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1509682716503 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "G:/verlog/logical_RTL/timing/stamp//logical_RTL_7_1200mv_100c_board_slow.mod G:/verlog/logical_RTL/timing/stamp//logical_RTL_7_1200mv_100c_board_slow.data " "Generated files \"G:/verlog/logical_RTL/timing/stamp//logical_RTL_7_1200mv_100c_board_slow.mod\" and \"G:/verlog/logical_RTL/timing/stamp//logical_RTL_7_1200mv_100c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1509682717861 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "G:/verlog/logical_RTL/timing/stamp//logical_RTL_7_1200mv_-40c_board_slow.mod G:/verlog/logical_RTL/timing/stamp//logical_RTL_7_1200mv_-40c_board_slow.data " "Generated files \"G:/verlog/logical_RTL/timing/stamp//logical_RTL_7_1200mv_-40c_board_slow.mod\" and \"G:/verlog/logical_RTL/timing/stamp//logical_RTL_7_1200mv_-40c_board_slow.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1509682717870 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "G:/verlog/logical_RTL/timing/stamp//logical_RTL_min_1200mv_-40c_board_fast.mod G:/verlog/logical_RTL/timing/stamp//logical_RTL_min_1200mv_-40c_board_fast.data " "Generated files \"G:/verlog/logical_RTL/timing/stamp//logical_RTL_min_1200mv_-40c_board_fast.mod\" and \"G:/verlog/logical_RTL/timing/stamp//logical_RTL_min_1200mv_-40c_board_fast.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1509682717879 ""}
{ "Info" "IQNETO_DONE_BOARD_STA_STAMP_GENERATION" "G:/verlog/logical_RTL/timing/stamp//logical_RTL_board.mod G:/verlog/logical_RTL/timing/stamp//logical_RTL_board.data " "Generated files \"G:/verlog/logical_RTL/timing/stamp//logical_RTL_board.mod\" and \"G:/verlog/logical_RTL/timing/stamp//logical_RTL_board.data\"" {  } {  } 0 199047 "Generated files \"%1!s!\" and \"%2!s!\"" 0 0 "EDA Netlist Writer" 0 -1 1509682717888 ""}
{ "Warning" "WQNETO_VIEWDRAW_SYM_GENERATION_FAMILY_NOT_SUPPORTED" "" "Can't generate files for ViewDraw EDA tool -- device family not supported in ViewDraw Flow" {  } {  } 0 199059 "Can't generate files for ViewDraw EDA tool -- device family not supported in ViewDraw Flow" 0 0 "EDA Netlist Writer" 0 -1 1509682717889 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718523 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718523 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718524 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718524 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718524 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718525 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718525 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718525 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718525 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718525 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718525 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718525 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718525 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718525 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718525 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718526 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718526 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718526 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718526 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718526 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718526 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718526 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718526 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718526 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718526 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718526 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718527 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718527 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718527 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718527 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718527 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718527 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718527 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718527 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718527 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718527 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718527 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718528 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718528 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718528 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718528 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718528 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718528 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718528 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718528 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718528 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718528 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718529 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718529 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718529 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718529 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718530 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718530 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718531 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718531 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718531 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718531 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718532 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718532 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718532 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718532 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718532 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718532 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718532 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718532 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718532 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718532 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718532 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718533 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718533 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718533 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718533 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718533 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718533 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718533 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718533 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718533 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718533 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718533 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718533 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718534 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718534 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718534 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718534 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718534 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718534 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718534 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718534 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718534 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718535 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718535 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718535 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718535 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718535 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718535 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718535 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718535 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718535 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718535 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718536 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718536 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682718536 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719000 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719001 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719006 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719006 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719007 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719007 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719012 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719012 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719012 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719012 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719012 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719012 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719012 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719012 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719012 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719012 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719013 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719013 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719013 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719013 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719013 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719013 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719013 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719013 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719013 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719013 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719013 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719013 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719013 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719013 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719013 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719014 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719014 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719014 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719014 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719014 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719014 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719014 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719014 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719014 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719014 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719014 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719014 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719014 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719014 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719014 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719015 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719015 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719015 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719015 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719015 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719015 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719015 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719015 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719015 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719015 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719015 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719015 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719015 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719015 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719016 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719016 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719016 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719016 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719016 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719016 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719016 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719016 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719016 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719016 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719016 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719016 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719016 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719016 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719016 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719016 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719017 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719017 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719017 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719017 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719017 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719017 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719017 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719017 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719017 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719017 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719017 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719017 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719017 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719017 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719017 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719018 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719018 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719018 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719018 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719018 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719018 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719018 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719023 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719023 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719023 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719023 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719061 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719064 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719064 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719066 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719066 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719067 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719068 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719068 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719069 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719070 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719070 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719070 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719071 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719072 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719072 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719073 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719074 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719074 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719075 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719076 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719076 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719077 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719077 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719078 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719078 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719079 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719079 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719080 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719080 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719081 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719081 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719083 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719083 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719084 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719084 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719084 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719085 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719085 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719086 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719086 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719087 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719087 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719087 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719088 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719088 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719089 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719089 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719090 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719093 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719093 ""}
{ "Warning" "WXIBISO2_TRUNCATED_NAME" "3_3_SCHMITT_TRIGGER_STANDALONE_INPUT 3_3_SCHMITT_TRIG 4.2 " "Truncated pin name \"3_3_SCHMITT_TRIGGER_STANDALONE_INPUT\" in IBIS Output File to \"3_3_SCHMITT_TRIG\" to comply with IBIS 4.2 standard" {  } {  } 0 16097 "Truncated pin name \"%1!s!\" in IBIS Output File to \"%2!s!\" to comply with IBIS %3!s! standard" 0 0 "EDA Netlist Writer" 0 -1 1509682719094 ""}
{ "Info" "IQNETO_DONE_IBIS_GENERATION" "G:/verlog/logical_RTL/board/ibis/logical_RTL.ibs " "Generated IBIS Output File G:/verlog/logical_RTL/board/ibis/logical_RTL.ibs for board level analysis" {  } {  } 0 199050 "Generated IBIS Output File %1!s! for board level analysis" 0 0 "EDA Netlist Writer" 0 -1 1509682719307 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 259 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 259 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "583 " "Peak virtual memory: 583 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1509682719416 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 03 12:18:39 2017 " "Processing ended: Fri Nov 03 12:18:39 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1509682719416 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1509682719416 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1509682719416 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1509682719416 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 312 s " "Quartus Prime Full Compilation was successful. 0 errors, 312 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1509682720103 ""}
