<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ddr_T_main_Probe_Filters_2_Status</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ddr_T_main_Probe_Filters_2_Status</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html">Component : ALT_NOC_MPU_DDR_T_PRB</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Register Status is 2-bit register that selects candidate packets based on packet status.</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN</a> </td></tr>
<tr>
<td align="left">[31:2] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : REQEN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpdba1e325523f3c631ae8bae8438f7531"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN"></a></p>
<p>Selects REQ status packets.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga94f7e43441e3bbcf3dcf120b3d93aa95"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ga94f7e43441e3bbcf3dcf120b3d93aa95">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga94f7e43441e3bbcf3dcf120b3d93aa95"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gacd4ac21ff66543257fb765c9dcb85573"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#gacd4ac21ff66543257fb765c9dcb85573">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:gacd4ac21ff66543257fb765c9dcb85573"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac51b3e42cccfa2cc9513de1b80cab3cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#gac51b3e42cccfa2cc9513de1b80cab3cc">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac51b3e42cccfa2cc9513de1b80cab3cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad5cbf84172800e21f539cf70dd47bc33"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#gad5cbf84172800e21f539cf70dd47bc33">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:gad5cbf84172800e21f539cf70dd47bc33"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1e2dfb9ea65ea6acef89ac53695719b1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ga1e2dfb9ea65ea6acef89ac53695719b1">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga1e2dfb9ea65ea6acef89ac53695719b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9a0a02259dd83951f59727c9725c03ec"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ga9a0a02259dd83951f59727c9725c03ec">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga9a0a02259dd83951f59727c9725c03ec"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga39449f6cb53934a3175674813633f080"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ga39449f6cb53934a3175674813633f080">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga39449f6cb53934a3175674813633f080"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga897012da7d5ca8193f89e52d33087eb9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ga897012da7d5ca8193f89e52d33087eb9">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga897012da7d5ca8193f89e52d33087eb9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : RSPEN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5aae1d35ad2cbae018b9a90c6c37c92f"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN"></a></p>
<p>Selects RSP and FAIL-CONT status packets.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga7b1657e1724a1a2829ae4f2ef11d1d36"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ga7b1657e1724a1a2829ae4f2ef11d1d36">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga7b1657e1724a1a2829ae4f2ef11d1d36"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga89bc81c1b41ecec121c0746e396f279f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ga89bc81c1b41ecec121c0746e396f279f">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga89bc81c1b41ecec121c0746e396f279f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga334ecee670779dd4a679f996cc44b393"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ga334ecee670779dd4a679f996cc44b393">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga334ecee670779dd4a679f996cc44b393"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa7f15f14361733c805f1c498ea8b6cc7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#gaa7f15f14361733c805f1c498ea8b6cc7">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:gaa7f15f14361733c805f1c498ea8b6cc7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabf447fe8841ed48fb470901a02859f11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#gabf447fe8841ed48fb470901a02859f11">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:gabf447fe8841ed48fb470901a02859f11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3ef85eb606e03c52a4244cfff4e1641"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#gae3ef85eb606e03c52a4244cfff4e1641">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gae3ef85eb606e03c52a4244cfff4e1641"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7d1a7668926cc3a41a3ffa49a5b997e1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ga7d1a7668926cc3a41a3ffa49a5b997e1">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:ga7d1a7668926cc3a41a3ffa49a5b997e1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga95d8a9e64e783c7fdac8e261a010a17e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ga95d8a9e64e783c7fdac8e261a010a17e">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:ga95d8a9e64e783c7fdac8e261a010a17e"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaefc937345187d9b34a361155e8f0ad47"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#gaefc937345187d9b34a361155e8f0ad47">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaefc937345187d9b34a361155e8f0ad47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3e274db63cf03f9ba264239900d28992"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ga3e274db63cf03f9ba264239900d28992">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_OFST</a>&#160;&#160;&#160;0xdc</td></tr>
<tr class="separator:ga3e274db63cf03f9ba264239900d28992"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gac77fb534896cd001444d435c137b1bc8"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#gac77fb534896cd001444d435c137b1bc8">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_t</a></td></tr>
<tr class="separator:gac77fb534896cd001444d435c137b1bc8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t__s" id="struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="add27ac0955c7bfe7328f034e4753a5ad"></a>uint32_t</td>
<td class="fieldname">
REQEN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a83580e9acfda5e7c4d55940101446046"></a>uint32_t</td>
<td class="fieldname">
RSPEN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a858800e1c8fdc52b87eff84ed47f44ea"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 30</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga94f7e43441e3bbcf3dcf120b3d93aa95"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gacd4ac21ff66543257fb765c9dcb85573"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac51b3e42cccfa2cc9513de1b80cab3cc"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad5cbf84172800e21f539cf70dd47bc33"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1e2dfb9ea65ea6acef89ac53695719b1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga9a0a02259dd83951f59727c9725c03ec"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga39449f6cb53934a3175674813633f080"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga897012da7d5ca8193f89e52d33087eb9"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_REQEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga7b1657e1724a1a2829ae4f2ef11d1d36"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga89bc81c1b41ecec121c0746e396f279f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga334ecee670779dd4a679f996cc44b393"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa7f15f14361733c805f1c498ea8b6cc7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gabf447fe8841ed48fb470901a02859f11"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gae3ef85eb606e03c52a4244cfff4e1641"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga7d1a7668926cc3a41a3ffa49a5b997e1"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga95d8a9e64e783c7fdac8e261a010a17e"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RSPEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaefc937345187d9b34a361155e8f0ad47"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT</a> register. </p>

</div>
</div>
<a class="anchor" id="ga3e274db63cf03f9ba264239900d28992"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_OFST&#160;&#160;&#160;0xdc</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gac77fb534896cd001444d435c137b1bc8"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_s</a> <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html#gac77fb534896cd001444d435c137b1bc8">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__2___s_t_a_t.html">ALT_NOC_MPU_DDR_T_PRB_FLTS_2_STAT</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:45 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
