// Seed: 1861009855
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  output wor id_3;
  inout wire id_2;
  input wire id_1;
  assign id_4 = id_2 + 1;
  wire id_5;
  wire id_6;
  parameter id_7 = 1;
  assign id_3 = -1'b0;
  wire id_8;
  assign id_3 = 1;
  wire id_9;
  wire id_10;
  wire id_11;
  logic [1 'b0 : 1 'b0] id_12;
  ;
  logic [1 'b0 : -1  <  -1] id_13;
endmodule
module module_1 (
    output supply1 id_0
    , id_14,
    input tri id_1,
    output tri0 id_2,
    input wor id_3,
    output tri1 id_4,
    output supply0 id_5,
    input tri0 id_6,
    input tri0 id_7,
    input wor id_8,
    input supply0 id_9,
    input tri0 id_10,
    output logic id_11,
    input tri0 id_12
);
  parameter id_15 = 1 == 1;
  wire id_16;
  task id_17;
    id_11 = id_10;
  endtask
  assign id_5 = id_17;
  assign id_2 = 1;
  module_0 modCall_1 (
      id_14,
      id_17,
      id_14,
      id_17
  );
endmodule
