#pragma once

#include <Common.hpp>


namespace PS4::GCN::Reg {

static constexpr u32 cfgADAPTER_ID                                    = 0x000B;
static constexpr u32 cfgADAPTER_ID_W                                  = 0x0013;
static constexpr u32 cfgBASE_ADDR_1                                   = 0x0004;
static constexpr u32 cfgBASE_ADDR_2                                   = 0x0005;
static constexpr u32 cfgBASE_ADDR_3                                   = 0x0006;
static constexpr u32 cfgBASE_ADDR_4                                   = 0x0007;
static constexpr u32 cfgBASE_ADDR_5                                   = 0x0008;
static constexpr u32 cfgBASE_ADDR_6                                   = 0x0009;
static constexpr u32 cfgBASE_CLASS                                    = 0x0002;
static constexpr u32 cfgBIST                                          = 0x0003;
static constexpr u32 cfgCACHE_LINE                                    = 0x0003;
static constexpr u32 cfgCAP_PTR                                       = 0x000D;
static constexpr u32 cfgCOMMAND                                       = 0x0001;
static constexpr u32 cfgDEVICE_CAP                                    = 0x0017;
static constexpr u32 cfgDEVICE_CAP2                                   = 0x001F;
static constexpr u32 cfgDEVICE_CNTL                                   = 0x0018;
static constexpr u32 cfgDEVICE_CNTL2                                  = 0x0020;
static constexpr u32 cfgDEVICE_ID                                     = 0x0000;
static constexpr u32 cfgDEVICE_STATUS                                 = 0x0018;
static constexpr u32 cfgDEVICE_STATUS2                                = 0x0020;
static constexpr u32 cfgHEADER                                        = 0x0003;
static constexpr u32 cfgINTERRUPT_LINE                                = 0x000F;
static constexpr u32 cfgINTERRUPT_PIN                                 = 0x000F;
static constexpr u32 cfgLATENCY                                       = 0x0003;
static constexpr u32 cfgLINK_CAP                                      = 0x0019;
static constexpr u32 cfgLINK_CAP2                                     = 0x0021;
static constexpr u32 cfgLINK_CNTL                                     = 0x001A;
static constexpr u32 cfgLINK_CNTL2                                    = 0x0022;
static constexpr u32 cfgLINK_STATUS                                   = 0x001A;
static constexpr u32 cfgLINK_STATUS2                                  = 0x0022;
static constexpr u32 cfgMAX_LATENCY                                   = 0x000F;
static constexpr u32 cfgMIN_GRANT                                     = 0x000F;
static constexpr u32 cfgMSI_CAP_LIST                                  = 0x0028;
static constexpr u32 cfgMSI_MSG_ADDR_HI                               = 0x002A;
static constexpr u32 cfgMSI_MSG_ADDR_LO                               = 0x0029;
static constexpr u32 cfgMSI_MSG_CNTL                                  = 0x0028;
static constexpr u32 cfgMSI_MSG_DATA                                  = 0x002A;
static constexpr u32 cfgMSI_MSG_DATA_64                               = 0x002B;
static constexpr u32 cfgPCIE_ACS_CAP__CI__VI                          = 0x00A9;
static constexpr u32 cfgPCIE_ACS_CNTL__CI__VI                         = 0x00A9;
static constexpr u32 cfgPCIE_ACS_ENH_CAP_LIST__CI__VI                 = 0x00A8;
static constexpr u32 cfgPCIE_ADV_ERR_CAP_CNTL                         = 0x005A;
static constexpr u32 cfgPCIE_ADV_ERR_RPT_ENH_CAP_LIST                 = 0x0054;
static constexpr u32 cfgPCIE_ATS_CAP__CI__VI                          = 0x00AD;
static constexpr u32 cfgPCIE_ATS_CNTL__CI__VI                         = 0x00AD;
static constexpr u32 cfgPCIE_ATS_ENH_CAP_LIST__CI__VI                 = 0x00AC;
static constexpr u32 cfgPCIE_BAR1_CAP__CI__VI                         = 0x0081;
static constexpr u32 cfgPCIE_BAR1_CNTL__CI__VI                        = 0x0082;
static constexpr u32 cfgPCIE_BAR2_CAP__CI__VI                         = 0x0083;
static constexpr u32 cfgPCIE_BAR2_CNTL__CI__VI                        = 0x0084;
static constexpr u32 cfgPCIE_BAR3_CAP__CI__VI                         = 0x0085;
static constexpr u32 cfgPCIE_BAR3_CNTL__CI__VI                        = 0x0086;
static constexpr u32 cfgPCIE_BAR4_CAP__CI__VI                         = 0x0087;
static constexpr u32 cfgPCIE_BAR4_CNTL__CI__VI                        = 0x0088;
static constexpr u32 cfgPCIE_BAR5_CAP__CI__VI                         = 0x0089;
static constexpr u32 cfgPCIE_BAR5_CNTL__CI__VI                        = 0x008A;
static constexpr u32 cfgPCIE_BAR6_CAP__CI__VI                         = 0x008B;
static constexpr u32 cfgPCIE_BAR6_CNTL__CI__VI                        = 0x008C;
static constexpr u32 cfgPCIE_BAR_ENH_CAP_LIST__CI__VI                 = 0x0080;
static constexpr u32 cfgPCIE_CAP                                      = 0x0016;
static constexpr u32 cfgPCIE_CAP_LIST                                 = 0x0016;
static constexpr u32 cfgPCIE_CORR_ERR_MASK                            = 0x0059;
static constexpr u32 cfgPCIE_CORR_ERR_STATUS                          = 0x0058;
static constexpr u32 cfgPCIE_DEV_SERIAL_NUM_DW1                       = 0x0051;
static constexpr u32 cfgPCIE_DEV_SERIAL_NUM_DW2                       = 0x0052;
static constexpr u32 cfgPCIE_DEV_SERIAL_NUM_ENH_CAP_LIST              = 0x0050;
static constexpr u32 cfgPCIE_DPA_CAP__CI__VI                          = 0x0095;
static constexpr u32 cfgPCIE_DPA_CNTL__CI__VI                         = 0x0097;
static constexpr u32 cfgPCIE_DPA_ENH_CAP_LIST__CI__VI                 = 0x0094;
static constexpr u32 cfgPCIE_DPA_LATENCY_INDICATOR__CI__VI            = 0x0096;
static constexpr u32 cfgPCIE_DPA_STATUS__CI__VI                       = 0x0097;
static constexpr u32 cfgPCIE_DPA_SUBSTATE_PWR_ALLOC_0__CI__VI         = 0x0098;
static constexpr u32 cfgPCIE_DPA_SUBSTATE_PWR_ALLOC_1__CI__VI         = 0x0098;
static constexpr u32 cfgPCIE_DPA_SUBSTATE_PWR_ALLOC_2__CI__VI         = 0x0098;
static constexpr u32 cfgPCIE_DPA_SUBSTATE_PWR_ALLOC_3__CI__VI         = 0x0098;
static constexpr u32 cfgPCIE_DPA_SUBSTATE_PWR_ALLOC_4__CI__VI         = 0x0099;
static constexpr u32 cfgPCIE_DPA_SUBSTATE_PWR_ALLOC_5__CI__VI         = 0x0099;
static constexpr u32 cfgPCIE_DPA_SUBSTATE_PWR_ALLOC_6__CI__VI         = 0x0099;
static constexpr u32 cfgPCIE_DPA_SUBSTATE_PWR_ALLOC_7__CI__VI         = 0x0099;
static constexpr u32 cfgPCIE_HDR_LOG0                                 = 0x005B;
static constexpr u32 cfgPCIE_HDR_LOG1                                 = 0x005C;
static constexpr u32 cfgPCIE_HDR_LOG2                                 = 0x005D;
static constexpr u32 cfgPCIE_HDR_LOG3                                 = 0x005E;
static constexpr u32 cfgPCIE_LANE_0_EQUALIZATION_CNTL__CI__VI         = 0x009F;
static constexpr u32 cfgPCIE_LANE_10_EQUALIZATION_CNTL__CI__VI        = 0x00A4;
static constexpr u32 cfgPCIE_LANE_11_EQUALIZATION_CNTL__CI__VI        = 0x00A4;
static constexpr u32 cfgPCIE_LANE_12_EQUALIZATION_CNTL__CI__VI        = 0x00A5;
static constexpr u32 cfgPCIE_LANE_13_EQUALIZATION_CNTL__CI__VI        = 0x00A5;
static constexpr u32 cfgPCIE_LANE_14_EQUALIZATION_CNTL__CI__VI        = 0x00A6;
static constexpr u32 cfgPCIE_LANE_15_EQUALIZATION_CNTL__CI__VI        = 0x00A6;
static constexpr u32 cfgPCIE_LANE_1_EQUALIZATION_CNTL__CI__VI         = 0x009F;
static constexpr u32 cfgPCIE_LANE_2_EQUALIZATION_CNTL__CI__VI         = 0x00A0;
static constexpr u32 cfgPCIE_LANE_3_EQUALIZATION_CNTL__CI__VI         = 0x00A0;
static constexpr u32 cfgPCIE_LANE_4_EQUALIZATION_CNTL__CI__VI         = 0x00A1;
static constexpr u32 cfgPCIE_LANE_5_EQUALIZATION_CNTL__CI__VI         = 0x00A1;
static constexpr u32 cfgPCIE_LANE_6_EQUALIZATION_CNTL__CI__VI         = 0x00A2;
static constexpr u32 cfgPCIE_LANE_7_EQUALIZATION_CNTL__CI__VI         = 0x00A2;
static constexpr u32 cfgPCIE_LANE_8_EQUALIZATION_CNTL__CI__VI         = 0x00A3;
static constexpr u32 cfgPCIE_LANE_9_EQUALIZATION_CNTL__CI__VI         = 0x00A3;
static constexpr u32 cfgPCIE_LANE_ERROR_STATUS__CI__VI                = 0x009E;
static constexpr u32 cfgPCIE_LINK_CNTL3__CI__VI                       = 0x009D;
static constexpr u32 cfgPCIE_OUTSTAND_PAGE_REQ_ALLOC__CI__VI          = 0x00B3;
static constexpr u32 cfgPCIE_OUTSTAND_PAGE_REQ_CAPACITY__CI__VI       = 0x00B2;
static constexpr u32 cfgPCIE_PAGE_REQ_CNTL__CI__VI                    = 0x00B1;
static constexpr u32 cfgPCIE_PAGE_REQ_ENH_CAP_LIST__CI__VI            = 0x00B0;
static constexpr u32 cfgPCIE_PAGE_REQ_STATUS__CI__VI                  = 0x00B1;
static constexpr u32 cfgPCIE_PASID_CAP__CI__VI                        = 0x00B5;
static constexpr u32 cfgPCIE_PASID_CNTL__CI__VI                       = 0x00B5;
static constexpr u32 cfgPCIE_PASID_ENH_CAP_LIST__CI__VI               = 0x00B4;
static constexpr u32 cfgPCIE_PORT_VC_CAP_REG1                         = 0x0045;
static constexpr u32 cfgPCIE_PORT_VC_CAP_REG2                         = 0x0046;
static constexpr u32 cfgPCIE_PORT_VC_CNTL                             = 0x0047;
static constexpr u32 cfgPCIE_PORT_VC_STATUS                           = 0x0047;
static constexpr u32 cfgPCIE_PWR_BUDGET_CAP__CI__VI                   = 0x0093;
static constexpr u32 cfgPCIE_PWR_BUDGET_DATA_SELECT__CI__VI           = 0x0091;
static constexpr u32 cfgPCIE_PWR_BUDGET_DATA__CI__VI                  = 0x0092;
static constexpr u32 cfgPCIE_PWR_BUDGET_ENH_CAP_LIST__CI__VI          = 0x0090;
static constexpr u32 cfgPCIE_SECONDARY_ENH_CAP_LIST__CI__VI           = 0x009C;
static constexpr u32 cfgPCIE_TLP_PREFIX_LOG0__CI__VI                  = 0x0062;
static constexpr u32 cfgPCIE_TLP_PREFIX_LOG1__CI__VI                  = 0x0063;
static constexpr u32 cfgPCIE_TLP_PREFIX_LOG2__CI__VI                  = 0x0064;
static constexpr u32 cfgPCIE_TLP_PREFIX_LOG3__CI__VI                  = 0x0065;
static constexpr u32 cfgPCIE_UNCORR_ERR_MASK                          = 0x0056;
static constexpr u32 cfgPCIE_UNCORR_ERR_SEVERITY                      = 0x0057;
static constexpr u32 cfgPCIE_UNCORR_ERR_STATUS                        = 0x0055;
static constexpr u32 cfgPCIE_VC0_RESOURCE_CAP                         = 0x0048;
static constexpr u32 cfgPCIE_VC0_RESOURCE_CNTL                        = 0x0049;
static constexpr u32 cfgPCIE_VC0_RESOURCE_STATUS                      = 0x004A;
static constexpr u32 cfgPCIE_VC1_RESOURCE_CAP                         = 0x004B;
static constexpr u32 cfgPCIE_VC1_RESOURCE_CNTL                        = 0x004C;
static constexpr u32 cfgPCIE_VC1_RESOURCE_STATUS                      = 0x004D;
static constexpr u32 cfgPCIE_VC_ENH_CAP_LIST                          = 0x0044;
static constexpr u32 cfgPCIE_VENDOR_SPECIFIC1                         = 0x0042;
static constexpr u32 cfgPCIE_VENDOR_SPECIFIC2                         = 0x0043;
static constexpr u32 cfgPCIE_VENDOR_SPECIFIC_ENH_CAP_LIST             = 0x0040;
static constexpr u32 cfgPCIE_VENDOR_SPECIFIC_HDR                      = 0x0041;
static constexpr u32 cfgPMI_CAP                                       = 0x0014;
static constexpr u32 cfgPMI_CAP_LIST                                  = 0x0014;
static constexpr u32 cfgPMI_STATUS_CNTL                               = 0x0015;
static constexpr u32 cfgPROG_INTERFACE                                = 0x0002;
static constexpr u32 cfgREVISION_ID                                   = 0x0002;
static constexpr u32 cfgROM_BASE_ADDR                                 = 0x000C;
static constexpr u32 cfgSTATUS                                        = 0x0001;
static constexpr u32 cfgSUB_CLASS                                     = 0x0002;
static constexpr u32 cfgVENDOR_CAP_LIST__CI__VI                       = 0x0012;
static constexpr u32 cfgVENDOR_ID                                     = 0x0000;
static constexpr u32 ioATTRDR__SI__VI                                 = 0x00F0;
static constexpr u32 ioATTRDW__SI__VI                                 = 0x00F0;
static constexpr u32 ioATTRX__SI__VI                                  = 0x00F0;
static constexpr u32 ioBIF_RFE_SNOOP_REG__CI__VI                      = 0x0027;
static constexpr u32 ioCRTC8_DATA__SI__VI                             = 0x00ED;
static constexpr u32 ioCRTC8_IDX__SI__VI                              = 0x00ED;
static constexpr u32 ioDAC_DATA__SI__VI                               = 0x00F2;
static constexpr u32 ioDAC_MASK__SI__VI                               = 0x00F1;
static constexpr u32 ioDAC_R_INDEX__SI__VI                            = 0x00F1;
static constexpr u32 ioDAC_W_INDEX__SI__VI                            = 0x00F2;
static constexpr u32 ioGENENB__SI__VI                                 = 0x00F0;
static constexpr u32 ioGENFC_RD__SI__VI                               = 0x00F2;
static constexpr u32 ioGENFC_WT__SI__VI                               = 0x00EE;
static constexpr u32 ioGENMO_RD__SI__VI                               = 0x00F3;
static constexpr u32 ioGENMO_WT__SI__VI                               = 0x00F0;
static constexpr u32 ioGENS0__SI__VI                                  = 0x00F0;
static constexpr u32 ioGENS1__SI__VI                                  = 0x00EE;
static constexpr u32 ioGRPH8_DATA__SI__VI                             = 0x00F3;
static constexpr u32 ioGRPH8_IDX__SI__VI                              = 0x00F3;
static constexpr u32 ioMM_DATA                                        = 0x0001;
static constexpr u32 ioMM_INDEX                                       = 0x0000;
static constexpr u32 ioMM_INDEX_HI__CI__VI                            = 0x0006;
static constexpr u32 ioPCIE_DATA_2__CI__VI                            = 0x000D;
static constexpr u32 ioPCIE_DATA__CI__VI                              = 0x000F;
static constexpr u32 ioPCIE_DATA__SI                                  = 0x000D;
static constexpr u32 ioPCIE_INDEX_2__CI__VI                           = 0x000C;
static constexpr u32 ioPCIE_INDEX__CI__VI                             = 0x000E;
static constexpr u32 ioPCIE_INDEX__SI                                 = 0x000C;
static constexpr u32 ioROM_DATA__SI                                   = 0x002B;
static constexpr u32 ioROM_INDEX__SI                                  = 0x002A;
static constexpr u32 ioSEQ8_DATA__SI__VI                              = 0x00F1;
static constexpr u32 ioSEQ8_IDX__SI__VI                               = 0x00F1;
static constexpr u32 ioVGA_MEM_READ_PAGE_ADDR__SI__VI                 = 0x0013;
static constexpr u32 ioVGA_MEM_WRITE_PAGE_ADDR__SI__VI                = 0x0012;
static constexpr u32 mmABM_TEST_DEBUG_DATA__SI__VI                    = 0x169F;
static constexpr u32 mmABM_TEST_DEBUG_INDEX__SI__VI                   = 0x169E;
static constexpr u32 mmACP_CONFIG__CI                                 = 0x0F95;
static constexpr u32 mmAFMT_60958_0__SI                               = 0x1C41;
static constexpr u32 mmAFMT_60958_1__SI                               = 0x1C42;
static constexpr u32 mmAFMT_60958_2__SI                               = 0x1C48;
static constexpr u32 mmAFMT_AUDIO_CRC_CONTROL__SI                     = 0x1C43;
static constexpr u32 mmAFMT_AUDIO_CRC_RESULT__SI                      = 0x1C49;
static constexpr u32 mmAFMT_AUDIO_INFO0__SI                           = 0x1C3F;
static constexpr u32 mmAFMT_AUDIO_INFO1__SI                           = 0x1C40;
static constexpr u32 mmAFMT_AUDIO_PACKET_CONTROL2__SI                 = 0x1C17;
static constexpr u32 mmAFMT_AUDIO_PACKET_CONTROL__SI                  = 0x1C4B;
static constexpr u32 mmAFMT_AVI_INFO0__SI                             = 0x1C21;
static constexpr u32 mmAFMT_AVI_INFO1__SI                             = 0x1C22;
static constexpr u32 mmAFMT_AVI_INFO2__SI                             = 0x1C23;
static constexpr u32 mmAFMT_AVI_INFO3__SI                             = 0x1C24;
static constexpr u32 mmAFMT_INFOFRAME_CONTROL0__SI                    = 0x1C4D;
static constexpr u32 mmAFMT_ISRC1_0__SI                               = 0x1C18;
static constexpr u32 mmAFMT_ISRC1_1__SI                               = 0x1C19;
static constexpr u32 mmAFMT_ISRC1_2__SI                               = 0x1C1A;
static constexpr u32 mmAFMT_ISRC1_3__SI                               = 0x1C1B;
static constexpr u32 mmAFMT_ISRC1_4__SI                               = 0x1C1C;
static constexpr u32 mmAFMT_ISRC2_0__SI                               = 0x1C1D;
static constexpr u32 mmAFMT_ISRC2_1__SI                               = 0x1C1E;
static constexpr u32 mmAFMT_ISRC2_2__SI                               = 0x1C1F;
static constexpr u32 mmAFMT_ISRC2_3__SI                               = 0x1C20;
static constexpr u32 mmAFMT_MPEG_INFO0__SI                            = 0x1C25;
static constexpr u32 mmAFMT_MPEG_INFO1__SI                            = 0x1C26;
static constexpr u32 mmAFMT_RAMP_CONTROL0__SI                         = 0x1C44;
static constexpr u32 mmAFMT_RAMP_CONTROL1__SI                         = 0x1C45;
static constexpr u32 mmAFMT_RAMP_CONTROL2__SI                         = 0x1C46;
static constexpr u32 mmAFMT_RAMP_CONTROL3__SI                         = 0x1C47;
static constexpr u32 mmAFMT_STATUS__SI                                = 0x1C4A;
static constexpr u32 mmAFMT_VBI_PACKET_CONTROL__SI                    = 0x1C4C;
static constexpr u32 mmATC_ATS_CNTL__CI__VI                           = 0x0CC9;
static constexpr u32 mmATC_ATS_DEBUG__CI__VI                          = 0x0CCA;
static constexpr u32 mmATC_ATS_DEFAULT_PAGE_CNTL__CI__VI              = 0x0CD1;
static constexpr u32 mmATC_ATS_DEFAULT_PAGE_LOW__CI__VI               = 0x0CD0;
static constexpr u32 mmATC_ATS_FAULT_CNTL__CI__VI                     = 0x0CCD;
static constexpr u32 mmATC_ATS_FAULT_DEBUG__CI__VI                    = 0x0CCB;
static constexpr u32 mmATC_ATS_FAULT_STATUS_ADDR__CI__VI              = 0x0CCF;
static constexpr u32 mmATC_ATS_FAULT_STATUS_INFO__CI__VI              = 0x0CCE;
static constexpr u32 mmATC_ATS_STATUS__CI__VI                         = 0x0CCC;
static constexpr u32 mmATC_L1RD_DEBUG_TLB__CI__VI                     = 0x0CDE;
static constexpr u32 mmATC_L1RD_STATUS__CI__VI                        = 0x0CE0;
static constexpr u32 mmATC_L1WR_DEBUG_TLB__CI__VI                     = 0x0CDF;
static constexpr u32 mmATC_L1WR_STATUS__CI__VI                        = 0x0CE1;
static constexpr u32 mmATC_L1_ADDRESS_OFFSET__CI__VI                  = 0x0CDD;
static constexpr u32 mmATC_L1_CNTL__CI__VI                            = 0x0CDC;
static constexpr u32 mmATC_L2_CNTL2__CI__VI                           = 0x0CD6;
static constexpr u32 mmATC_L2_CNTL__CI__VI                            = 0x0CD5;
static constexpr u32 mmATC_L2_DEBUG2__CI__VI                          = 0x0CD8;
static constexpr u32 mmATC_L2_DEBUG__CI__VI                           = 0x0CD7;
static constexpr u32 mmATC_MISC_CG__CI__VI                            = 0x0CD4;
static constexpr u32 mmATC_PERFCOUNTER0_CFG__CI__VI                   = 0x07C8;
static constexpr u32 mmATC_PERFCOUNTER1_CFG__CI__VI                   = 0x07C9;
static constexpr u32 mmATC_PERFCOUNTER2_CFG__CI__VI                   = 0x07CA;
static constexpr u32 mmATC_PERFCOUNTER3_CFG__CI__VI                   = 0x07CB;
static constexpr u32 mmATC_PERFCOUNTER_HI__CI__VI                     = 0x07AF;
static constexpr u32 mmATC_PERFCOUNTER_LO__CI__VI                     = 0x07A7;
static constexpr u32 mmATC_PERFCOUNTER_RSLT_CNTL__CI__VI              = 0x07D5;
static constexpr u32 mmATC_VMID0_PASID_MAPPING__CI__VI                = 0x0CE7;
static constexpr u32 mmATC_VMID10_PASID_MAPPING__CI__VI               = 0x0CF1;
static constexpr u32 mmATC_VMID11_PASID_MAPPING__CI__VI               = 0x0CF2;
static constexpr u32 mmATC_VMID12_PASID_MAPPING__CI__VI               = 0x0CF3;
static constexpr u32 mmATC_VMID13_PASID_MAPPING__CI__VI               = 0x0CF4;
static constexpr u32 mmATC_VMID14_PASID_MAPPING__CI__VI               = 0x0CF5;
static constexpr u32 mmATC_VMID15_PASID_MAPPING__CI__VI               = 0x0CF6;
static constexpr u32 mmATC_VMID1_PASID_MAPPING__CI__VI                = 0x0CE8;
static constexpr u32 mmATC_VMID2_PASID_MAPPING__CI__VI                = 0x0CE9;
static constexpr u32 mmATC_VMID3_PASID_MAPPING__CI__VI                = 0x0CEA;
static constexpr u32 mmATC_VMID4_PASID_MAPPING__CI__VI                = 0x0CEB;
static constexpr u32 mmATC_VMID5_PASID_MAPPING__CI__VI                = 0x0CEC;
static constexpr u32 mmATC_VMID6_PASID_MAPPING__CI__VI                = 0x0CED;
static constexpr u32 mmATC_VMID7_PASID_MAPPING__CI__VI                = 0x0CEE;
static constexpr u32 mmATC_VMID8_PASID_MAPPING__CI__VI                = 0x0CEF;
static constexpr u32 mmATC_VMID9_PASID_MAPPING__CI__VI                = 0x0CF0;
static constexpr u32 mmATC_VMID_PASID_MAPPING_UPDATE_STATUS__CI__VI   = 0x0CE6;
static constexpr u32 mmATC_VM_APERTURE0_CNTL2__CI__VI                 = 0x0CC6;
static constexpr u32 mmATC_VM_APERTURE0_CNTL__CI__VI                  = 0x0CC4;
static constexpr u32 mmATC_VM_APERTURE0_HIGH_ADDR__CI__VI             = 0x0CC2;
static constexpr u32 mmATC_VM_APERTURE0_LOW_ADDR__CI__VI              = 0x0CC0;
static constexpr u32 mmATC_VM_APERTURE1_CNTL2__CI__VI                 = 0x0CC7;
static constexpr u32 mmATC_VM_APERTURE1_CNTL__CI__VI                  = 0x0CC5;
static constexpr u32 mmATC_VM_APERTURE1_HIGH_ADDR__CI__VI             = 0x0CC3;
static constexpr u32 mmATC_VM_APERTURE1_LOW_ADDR__CI__VI              = 0x0CC1;
static constexpr u32 mmATTRDR__SI__VI                                 = 0x00F0;
static constexpr u32 mmATTRDW__SI__VI                                 = 0x00F0;
static constexpr u32 mmATTRX__SI__VI                                  = 0x00F0;
static constexpr u32 mmAUXN_IMPCAL__SI                                = 0x194B;
static constexpr u32 mmAUXP_IMPCAL__SI                                = 0x194A;
static constexpr u32 mmAUX_ARB_CONTROL__SI                            = 0x1882;
static constexpr u32 mmAUX_CONTROL__SI                                = 0x1880;
static constexpr u32 mmAUX_DPHY_RX_CONTROL0__SI                       = 0x188A;
static constexpr u32 mmAUX_DPHY_RX_CONTROL1__SI                       = 0x188B;
static constexpr u32 mmAUX_DPHY_RX_STATUS__SI                         = 0x188D;
static constexpr u32 mmAUX_DPHY_TX_CONTROL__SI                        = 0x1889;
static constexpr u32 mmAUX_DPHY_TX_REF_CONTROL__SI                    = 0x1888;
static constexpr u32 mmAUX_DPHY_TX_STATUS__SI                         = 0x188C;
static constexpr u32 mmAUX_INTERRUPT_CONTROL__SI                      = 0x1883;
static constexpr u32 mmAUX_LS_DATA__SI                                = 0x1887;
static constexpr u32 mmAUX_LS_STATUS__SI                              = 0x1885;
static constexpr u32 mmAUX_SW_CONTROL__SI                             = 0x1881;
static constexpr u32 mmAUX_SW_DATA__SI                                = 0x1886;
static constexpr u32 mmAUX_SW_STATUS__SI                              = 0x1884;
static constexpr u32 mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER__SI  = 0x17F6;
static constexpr u32 mmAZALIA_AUDIO_DTO_CONTROL__SI                   = 0x173D;
static constexpr u32 mmAZALIA_AUDIO_DTO__SI                           = 0x173C;
static constexpr u32 mmAZALIA_BDL_DMA_CONTROL__SI                     = 0x1730;
static constexpr u32 mmAZALIA_CORB_DMA_CONTROL__SI                    = 0x172F;
static constexpr u32 mmAZALIA_CUMULATIVE_LATENCY_COUNT__SI            = 0x1737;
static constexpr u32 mmAZALIA_CUMULATIVE_REQUEST_COUNT__SI            = 0x1738;
static constexpr u32 mmAZALIA_CYCLIC_BUFFER_SYNC__SI                  = 0x17F7;
static constexpr u32 mmAZALIA_DATA_DMA_CONTROL__SI                    = 0x1731;
static constexpr u32 mmAZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID__SI  = 0x174F;
static constexpr u32 mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE__SI  = 0x174C;
static constexpr u32 mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET__SI     = 0x174D;
static constexpr u32 mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__SI  = 0x1750;
static constexpr u32 mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE__SI  = 0x1742;
static constexpr u32 mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES__SI  = 0x1745;
static constexpr u32 mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS__SI  = 0x1744;
static constexpr u32 mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES__SI  = 0x1743;
static constexpr u32 mmAZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE__SI  = 0x174B;
static constexpr u32 mmAZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL__SI  = 0x1753;
static constexpr u32 mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID__SI  = 0x173F;
static constexpr u32 mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID__SI  = 0x173E;
static constexpr u32 mmAZALIA_LATENCY_COUNTER_CONTROL__SI             = 0x1735;
static constexpr u32 mmAZALIA_RIRB_AND_DP_CONTROL__SI                 = 0x172D;
static constexpr u32 mmAZALIA_UNDERFLOW_FILLER_SAMPLE__SI             = 0x1732;
static constexpr u32 mmAZALIA_WORSTCASE_LATENCY_COUNT__SI             = 0x1736;
static constexpr u32 mmAZ_TEST_DEBUG_DATA__SI                         = 0x1756;
static constexpr u32 mmAZ_TEST_DEBUG_INDEX__SI                        = 0x1755;
static constexpr u32 mmBACO_CNTL_MISC__CI__VI                         = 0x14DB;
static constexpr u32 mmBACO_CNTL__CI__VI                              = 0x14E5;
static constexpr u32 mmBCI_DEBUG_READ__CI__VI                         = 0x24EB;
static constexpr u32 mmBCI_DEBUG_READ__SI                             = 0x24E3;
static constexpr u32 mmBIF_BACO_DEBUG_LATCH__CI__VI                   = 0x14DC;
static constexpr u32 mmBIF_BACO_DEBUG__CI__VI                         = 0x14DF;
static constexpr u32 mmBIF_BACO_MSIC__CI                              = 0x1480;
static constexpr u32 mmBIF_BUSNUM_CNTL1                               = 0x1525;
static constexpr u32 mmBIF_BUSNUM_CNTL2                               = 0x152B;
static constexpr u32 mmBIF_BUSNUM_LIST0                               = 0x1526;
static constexpr u32 mmBIF_BUSNUM_LIST1                               = 0x1527;
static constexpr u32 mmBIF_BUSY_DELAY_CNTR                            = 0x1529;
static constexpr u32 mmBIF_CC_RFE_IMP_OVERRIDECNTL__CI__VI            = 0x1455;
static constexpr u32 mmBIF_CLK_PDWN_DELAY_TIMER__CI                   = 0x1483;
static constexpr u32 mmBIF_CLK_PDWN_DELAY_TIMER__SI                   = 0x151F;
static constexpr u32 mmBIF_DEBUG_CNTL                                 = 0x151C;
static constexpr u32 mmBIF_DEBUG_MUX                                  = 0x151D;
static constexpr u32 mmBIF_DEBUG_OUT                                  = 0x151E;
static constexpr u32 mmBIF_DEVFUNCNUM_LIST0__CI__VI                   = 0x14E8;
static constexpr u32 mmBIF_DEVFUNCNUM_LIST1__CI__VI                   = 0x14E7;
static constexpr u32 mmBIF_DOORBELL_CNTL__CI__VI                      = 0x14C3;
static constexpr u32 mmBIF_FB_EN                                      = 0x1524;
static constexpr u32 mmBIF_FEATURES_CONTROL_MISC__CI__VI              = 0x14C2;
static constexpr u32 mmBIF_IMPCTL_CONTINUOUS_CALIBRATION_PERIOD__CI__VI  = 0x1454;
static constexpr u32 mmBIF_IMPCTL_RXCNTL__CI__VI                      = 0x1451;
static constexpr u32 mmBIF_IMPCTL_SMPLCNTL__CI__VI                    = 0x1450;
static constexpr u32 mmBIF_IMPCTL_TXCNTL_pd__CI__VI                   = 0x1452;
static constexpr u32 mmBIF_IMPCTL_TXCNTL_pu__CI__VI                   = 0x1453;
static constexpr u32 mmBIF_LNCNT_RESET__CI                            = 0x1488;
static constexpr u32 mmBIF_PERFCOUNTER0_RESULT__CI__VI                = 0x152D;
static constexpr u32 mmBIF_PERFCOUNTER1_RESULT__CI__VI                = 0x152E;
static constexpr u32 mmBIF_PERFMON_CNTL__CI__VI                       = 0x152C;
static constexpr u32 mmBIF_PIF_TXCLK_SWITCH_TIMER__CI                 = 0x1481;
static constexpr u32 mmBIF_PWDN_COMMAND__CI__VI                       = 0x1444;
static constexpr u32 mmBIF_PWDN_STATUS__CI__VI                        = 0x1445;
static constexpr u32 mmBIF_RESET_CNTL__CI                             = 0x1486;
static constexpr u32 mmBIF_RESET_EN__CI                               = 0x1482;
static constexpr u32 mmBIF_RESET_EN__SI                               = 0x1511;
static constexpr u32 mmBIF_RFE_CLIENT_SOFTRST_TRIGGER__CI__VI         = 0x1442;
static constexpr u32 mmBIF_RFE_IMPRST_CNTL__CI__VI                    = 0x1458;
static constexpr u32 mmBIF_RFE_MASTER_SOFTRST_TRIGGER__CI__VI         = 0x1443;
static constexpr u32 mmBIF_RFE_MMCFG_CNTL__CI__VI                     = 0x144C;
static constexpr u32 mmBIF_RFE_MST_BU_CMDSTATUS__CI__VI               = 0x1446;
static constexpr u32 mmBIF_RFE_MST_BX_CMDSTATUS__CI                   = 0x1448;
static constexpr u32 mmBIF_RFE_MST_RWREG_RFEWDBIF_CMDSTATUS__CI__VI   = 0x1447;
static constexpr u32 mmBIF_RFE_MST_TMOUT_STATUS__CI__VI               = 0x144B;
static constexpr u32 mmBIF_RFE_SNOOP_REG__CI__VI                      = 0x0027;
static constexpr u32 mmBIF_RFE_SOFTRST_CNTL__CI__VI                   = 0x1441;
static constexpr u32 mmBIF_SCRATCH0                                   = 0x150E;
static constexpr u32 mmBIF_SCRATCH1                                   = 0x150F;
static constexpr u32 mmBIF_SLVARB_MODE__CI__VI                        = 0x14C4;
static constexpr u32 mmBIF_SSA_DISP_LOWER__CI                         = 0x14D2;
static constexpr u32 mmBIF_SSA_DISP_UPPER__CI                         = 0x14D3;
static constexpr u32 mmBIF_SSA_GFX0_LOWER__CI                         = 0x14CA;
static constexpr u32 mmBIF_SSA_GFX0_UPPER__CI                         = 0x14CB;
static constexpr u32 mmBIF_SSA_GFX1_LOWER__CI                         = 0x14CC;
static constexpr u32 mmBIF_SSA_GFX1_UPPER__CI                         = 0x14CD;
static constexpr u32 mmBIF_SSA_GFX2_LOWER__CI                         = 0x14CE;
static constexpr u32 mmBIF_SSA_GFX2_UPPER__CI                         = 0x14CF;
static constexpr u32 mmBIF_SSA_GFX3_LOWER__CI                         = 0x14D0;
static constexpr u32 mmBIF_SSA_GFX3_UPPER__CI                         = 0x14D1;
static constexpr u32 mmBIF_SSA_MC_LOWER__CI                           = 0x14D4;
static constexpr u32 mmBIF_SSA_MC_UPPER__CI                           = 0x14D5;
static constexpr u32 mmBIF_SSA_PWR_STATUS__CI                         = 0x14C8;
static constexpr u32 mmBIF_XDMA_HI__CI__VI                            = 0x14C1;
static constexpr u32 mmBIF_XDMA_LO__CI__VI                            = 0x14C0;
static constexpr u32 mmBIOS_SCRATCH_0                                 = 0x05C9;
static constexpr u32 mmBIOS_SCRATCH_1                                 = 0x05CA;
static constexpr u32 mmBIOS_SCRATCH_10                                = 0x05D3;
static constexpr u32 mmBIOS_SCRATCH_11                                = 0x05D4;
static constexpr u32 mmBIOS_SCRATCH_12                                = 0x05D5;
static constexpr u32 mmBIOS_SCRATCH_13                                = 0x05D6;
static constexpr u32 mmBIOS_SCRATCH_14                                = 0x05D7;
static constexpr u32 mmBIOS_SCRATCH_15                                = 0x05D8;
static constexpr u32 mmBIOS_SCRATCH_2                                 = 0x05CB;
static constexpr u32 mmBIOS_SCRATCH_3                                 = 0x05CC;
static constexpr u32 mmBIOS_SCRATCH_4                                 = 0x05CD;
static constexpr u32 mmBIOS_SCRATCH_5                                 = 0x05CE;
static constexpr u32 mmBIOS_SCRATCH_6                                 = 0x05CF;
static constexpr u32 mmBIOS_SCRATCH_7                                 = 0x05D0;
static constexpr u32 mmBIOS_SCRATCH_8                                 = 0x05D1;
static constexpr u32 mmBIOS_SCRATCH_9                                 = 0x05D2;
static constexpr u32 mmBL1_PWM_ABM_CNTL__SI__VI                       = 0x162E;
static constexpr u32 mmBL1_PWM_AMBIENT_LIGHT_LEVEL__SI__VI            = 0x1628;
static constexpr u32 mmBL1_PWM_BL_UPDATE_SAMPLE_RATE__SI__VI          = 0x162F;
static constexpr u32 mmBL1_PWM_CURRENT_ABM_LEVEL__SI__VI              = 0x162B;
static constexpr u32 mmBL1_PWM_FINAL_DUTY_CYCLE__SI__VI               = 0x162C;
static constexpr u32 mmBL1_PWM_GRP2_REG_LOCK__SI__VI                  = 0x1630;
static constexpr u32 mmBL1_PWM_MINIMUM_DUTY_CYCLE__SI__VI             = 0x162D;
static constexpr u32 mmBL1_PWM_TARGET_ABM_LEVEL__SI__VI               = 0x162A;
static constexpr u32 mmBL1_PWM_USER_LEVEL__SI__VI                     = 0x1629;
static constexpr u32 mmBL_PWM_CNTL2__SI                               = 0x1968;
static constexpr u32 mmBL_PWM_CNTL__SI                                = 0x1967;
static constexpr u32 mmBL_PWM_GRP1_REG_LOCK__SI                       = 0x196A;
static constexpr u32 mmBL_PWM_PERIOD_CNTL__SI                         = 0x1969;
static constexpr u32 mmBUS_CNTL                                       = 0x1508;
static constexpr u32 mmBX_RESET_EN__CI__VI                            = 0x1514;
static constexpr u32 mmCAPTURE_HOST_BUSNUM                            = 0x153C;
static constexpr u32 mmCB_BLEND0_CONTROL                              = 0xA1E0;
static constexpr u32 mmCB_BLEND1_CONTROL                              = 0xA1E1;
static constexpr u32 mmCB_BLEND2_CONTROL                              = 0xA1E2;
static constexpr u32 mmCB_BLEND3_CONTROL                              = 0xA1E3;
static constexpr u32 mmCB_BLEND4_CONTROL                              = 0xA1E4;
static constexpr u32 mmCB_BLEND5_CONTROL                              = 0xA1E5;
static constexpr u32 mmCB_BLEND6_CONTROL                              = 0xA1E6;
static constexpr u32 mmCB_BLEND7_CONTROL                              = 0xA1E7;
static constexpr u32 mmCB_BLEND_ALPHA                                 = 0xA108;
static constexpr u32 mmCB_BLEND_BLUE                                  = 0xA107;
static constexpr u32 mmCB_BLEND_GREEN                                 = 0xA106;
static constexpr u32 mmCB_BLEND_RED                                   = 0xA105;
static constexpr u32 mmCB_CGTT_SCLK_CTRL__CI__VI                      = 0xF0A8;
static constexpr u32 mmCB_CGTT_SCLK_CTRL__SI                          = 0x2698;
static constexpr u32 mmCB_COLOR0_ATTRIB                               = 0xA31D;
static constexpr u32 mmCB_COLOR0_BASE                                 = 0xA318;
static constexpr u32 mmCB_COLOR0_CLEAR_WORD0                          = 0xA323;
static constexpr u32 mmCB_COLOR0_CLEAR_WORD1                          = 0xA324;
static constexpr u32 mmCB_COLOR0_CMASK                                = 0xA31F;
static constexpr u32 mmCB_COLOR0_CMASK_SLICE                          = 0xA320;
static constexpr u32 mmCB_COLOR0_FMASK                                = 0xA321;
static constexpr u32 mmCB_COLOR0_FMASK_SLICE                          = 0xA322;
static constexpr u32 mmCB_COLOR0_INFO                                 = 0xA31C;
static constexpr u32 mmCB_COLOR0_PITCH                                = 0xA319;
static constexpr u32 mmCB_COLOR0_SLICE                                = 0xA31A;
static constexpr u32 mmCB_COLOR0_VIEW                                 = 0xA31B;
static constexpr u32 mmCB_COLOR1_ATTRIB                               = 0xA32C;
static constexpr u32 mmCB_COLOR1_BASE                                 = 0xA327;
static constexpr u32 mmCB_COLOR1_CLEAR_WORD0                          = 0xA332;
static constexpr u32 mmCB_COLOR1_CLEAR_WORD1                          = 0xA333;
static constexpr u32 mmCB_COLOR1_CMASK                                = 0xA32E;
static constexpr u32 mmCB_COLOR1_CMASK_SLICE                          = 0xA32F;
static constexpr u32 mmCB_COLOR1_FMASK                                = 0xA330;
static constexpr u32 mmCB_COLOR1_FMASK_SLICE                          = 0xA331;
static constexpr u32 mmCB_COLOR1_INFO                                 = 0xA32B;
static constexpr u32 mmCB_COLOR1_PITCH                                = 0xA328;
static constexpr u32 mmCB_COLOR1_SLICE                                = 0xA329;
static constexpr u32 mmCB_COLOR1_VIEW                                 = 0xA32A;
static constexpr u32 mmCB_COLOR2_ATTRIB                               = 0xA33B;
static constexpr u32 mmCB_COLOR2_BASE                                 = 0xA336;
static constexpr u32 mmCB_COLOR2_CLEAR_WORD0                          = 0xA341;
static constexpr u32 mmCB_COLOR2_CLEAR_WORD1                          = 0xA342;
static constexpr u32 mmCB_COLOR2_CMASK                                = 0xA33D;
static constexpr u32 mmCB_COLOR2_CMASK_SLICE                          = 0xA33E;
static constexpr u32 mmCB_COLOR2_FMASK                                = 0xA33F;
static constexpr u32 mmCB_COLOR2_FMASK_SLICE                          = 0xA340;
static constexpr u32 mmCB_COLOR2_INFO                                 = 0xA33A;
static constexpr u32 mmCB_COLOR2_PITCH                                = 0xA337;
static constexpr u32 mmCB_COLOR2_SLICE                                = 0xA338;
static constexpr u32 mmCB_COLOR2_VIEW                                 = 0xA339;
static constexpr u32 mmCB_COLOR3_ATTRIB                               = 0xA34A;
static constexpr u32 mmCB_COLOR3_BASE                                 = 0xA345;
static constexpr u32 mmCB_COLOR3_CLEAR_WORD0                          = 0xA350;
static constexpr u32 mmCB_COLOR3_CLEAR_WORD1                          = 0xA351;
static constexpr u32 mmCB_COLOR3_CMASK                                = 0xA34C;
static constexpr u32 mmCB_COLOR3_CMASK_SLICE                          = 0xA34D;
static constexpr u32 mmCB_COLOR3_FMASK                                = 0xA34E;
static constexpr u32 mmCB_COLOR3_FMASK_SLICE                          = 0xA34F;
static constexpr u32 mmCB_COLOR3_INFO                                 = 0xA349;
static constexpr u32 mmCB_COLOR3_PITCH                                = 0xA346;
static constexpr u32 mmCB_COLOR3_SLICE                                = 0xA347;
static constexpr u32 mmCB_COLOR3_VIEW                                 = 0xA348;
static constexpr u32 mmCB_COLOR4_ATTRIB                               = 0xA359;
static constexpr u32 mmCB_COLOR4_BASE                                 = 0xA354;
static constexpr u32 mmCB_COLOR4_CLEAR_WORD0                          = 0xA35F;
static constexpr u32 mmCB_COLOR4_CLEAR_WORD1                          = 0xA360;
static constexpr u32 mmCB_COLOR4_CMASK                                = 0xA35B;
static constexpr u32 mmCB_COLOR4_CMASK_SLICE                          = 0xA35C;
static constexpr u32 mmCB_COLOR4_FMASK                                = 0xA35D;
static constexpr u32 mmCB_COLOR4_FMASK_SLICE                          = 0xA35E;
static constexpr u32 mmCB_COLOR4_INFO                                 = 0xA358;
static constexpr u32 mmCB_COLOR4_PITCH                                = 0xA355;
static constexpr u32 mmCB_COLOR4_SLICE                                = 0xA356;
static constexpr u32 mmCB_COLOR4_VIEW                                 = 0xA357;
static constexpr u32 mmCB_COLOR5_ATTRIB                               = 0xA368;
static constexpr u32 mmCB_COLOR5_BASE                                 = 0xA363;
static constexpr u32 mmCB_COLOR5_CLEAR_WORD0                          = 0xA36E;
static constexpr u32 mmCB_COLOR5_CLEAR_WORD1                          = 0xA36F;
static constexpr u32 mmCB_COLOR5_CMASK                                = 0xA36A;
static constexpr u32 mmCB_COLOR5_CMASK_SLICE                          = 0xA36B;
static constexpr u32 mmCB_COLOR5_FMASK                                = 0xA36C;
static constexpr u32 mmCB_COLOR5_FMASK_SLICE                          = 0xA36D;
static constexpr u32 mmCB_COLOR5_INFO                                 = 0xA367;
static constexpr u32 mmCB_COLOR5_PITCH                                = 0xA364;
static constexpr u32 mmCB_COLOR5_SLICE                                = 0xA365;
static constexpr u32 mmCB_COLOR5_VIEW                                 = 0xA366;
static constexpr u32 mmCB_COLOR6_ATTRIB                               = 0xA377;
static constexpr u32 mmCB_COLOR6_BASE                                 = 0xA372;
static constexpr u32 mmCB_COLOR6_CLEAR_WORD0                          = 0xA37D;
static constexpr u32 mmCB_COLOR6_CLEAR_WORD1                          = 0xA37E;
static constexpr u32 mmCB_COLOR6_CMASK                                = 0xA379;
static constexpr u32 mmCB_COLOR6_CMASK_SLICE                          = 0xA37A;
static constexpr u32 mmCB_COLOR6_FMASK                                = 0xA37B;
static constexpr u32 mmCB_COLOR6_FMASK_SLICE                          = 0xA37C;
static constexpr u32 mmCB_COLOR6_INFO                                 = 0xA376;
static constexpr u32 mmCB_COLOR6_PITCH                                = 0xA373;
static constexpr u32 mmCB_COLOR6_SLICE                                = 0xA374;
static constexpr u32 mmCB_COLOR6_VIEW                                 = 0xA375;
static constexpr u32 mmCB_COLOR7_ATTRIB                               = 0xA386;
static constexpr u32 mmCB_COLOR7_BASE                                 = 0xA381;
static constexpr u32 mmCB_COLOR7_CLEAR_WORD0                          = 0xA38C;
static constexpr u32 mmCB_COLOR7_CLEAR_WORD1                          = 0xA38D;
static constexpr u32 mmCB_COLOR7_CMASK                                = 0xA388;
static constexpr u32 mmCB_COLOR7_CMASK_SLICE                          = 0xA389;
static constexpr u32 mmCB_COLOR7_FMASK                                = 0xA38A;
static constexpr u32 mmCB_COLOR7_FMASK_SLICE                          = 0xA38B;
static constexpr u32 mmCB_COLOR7_INFO                                 = 0xA385;
static constexpr u32 mmCB_COLOR7_PITCH                                = 0xA382;
static constexpr u32 mmCB_COLOR7_SLICE                                = 0xA383;
static constexpr u32 mmCB_COLOR7_VIEW                                 = 0xA384;
static constexpr u32 mmCB_COLOR_CONTROL                               = 0xA202;
static constexpr u32 mmCB_DEBUG_BUS_1                                 = 0x2699;
static constexpr u32 mmCB_DEBUG_BUS_13                                = 0x26A5;
static constexpr u32 mmCB_DEBUG_BUS_14                                = 0x26A6;
static constexpr u32 mmCB_DEBUG_BUS_15                                = 0x26A7;
static constexpr u32 mmCB_DEBUG_BUS_16                                = 0x26A8;
static constexpr u32 mmCB_DEBUG_BUS_17                                = 0x26A9;
static constexpr u32 mmCB_DEBUG_BUS_18                                = 0x26AA;
static constexpr u32 mmCB_DEBUG_BUS_2                                 = 0x269A;
static constexpr u32 mmCB_HW_CONTROL                                  = 0x2684;
static constexpr u32 mmCB_HW_CONTROL_1                                = 0x2685;
static constexpr u32 mmCB_HW_CONTROL_2                                = 0x2686;
static constexpr u32 mmCB_HW_CONTROL_3__CI__VI                        = 0x2683;
static constexpr u32 mmCB_PERFCOUNTER0_HI__CI__VI                     = 0xD407;
static constexpr u32 mmCB_PERFCOUNTER0_HI__SI                         = 0x2691;
static constexpr u32 mmCB_PERFCOUNTER0_LO__CI__VI                     = 0xD406;
static constexpr u32 mmCB_PERFCOUNTER0_LO__SI                         = 0x2690;
static constexpr u32 mmCB_PERFCOUNTER0_SELECT0__SI                    = 0x2688;
static constexpr u32 mmCB_PERFCOUNTER0_SELECT1__CI__VI                = 0xDC02;
static constexpr u32 mmCB_PERFCOUNTER0_SELECT1__SI                    = 0x2689;
static constexpr u32 mmCB_PERFCOUNTER0_SELECT__CI__VI                 = 0xDC01;
static constexpr u32 mmCB_PERFCOUNTER1_HI__CI__VI                     = 0xD409;
static constexpr u32 mmCB_PERFCOUNTER1_HI__SI                         = 0x2693;
static constexpr u32 mmCB_PERFCOUNTER1_LO__CI__VI                     = 0xD408;
static constexpr u32 mmCB_PERFCOUNTER1_LO__SI                         = 0x2692;
static constexpr u32 mmCB_PERFCOUNTER1_SELECT0__SI                    = 0x268A;
static constexpr u32 mmCB_PERFCOUNTER1_SELECT1__SI                    = 0x268B;
static constexpr u32 mmCB_PERFCOUNTER1_SELECT__CI__VI                 = 0xDC03;
static constexpr u32 mmCB_PERFCOUNTER2_HI__CI__VI                     = 0xD40B;
static constexpr u32 mmCB_PERFCOUNTER2_HI__SI                         = 0x2695;
static constexpr u32 mmCB_PERFCOUNTER2_LO__CI__VI                     = 0xD40A;
static constexpr u32 mmCB_PERFCOUNTER2_LO__SI                         = 0x2694;
static constexpr u32 mmCB_PERFCOUNTER2_SELECT0__SI                    = 0x268C;
static constexpr u32 mmCB_PERFCOUNTER2_SELECT1__SI                    = 0x268D;
static constexpr u32 mmCB_PERFCOUNTER2_SELECT__CI__VI                 = 0xDC04;
static constexpr u32 mmCB_PERFCOUNTER3_HI__CI__VI                     = 0xD40D;
static constexpr u32 mmCB_PERFCOUNTER3_HI__SI                         = 0x2697;
static constexpr u32 mmCB_PERFCOUNTER3_LO__CI__VI                     = 0xD40C;
static constexpr u32 mmCB_PERFCOUNTER3_LO__SI                         = 0x2696;
static constexpr u32 mmCB_PERFCOUNTER3_SELECT0__SI                    = 0x268E;
static constexpr u32 mmCB_PERFCOUNTER3_SELECT1__SI                    = 0x268F;
static constexpr u32 mmCB_PERFCOUNTER3_SELECT__CI__VI                 = 0xDC05;
static constexpr u32 mmCB_PERFCOUNTER_FILTER__CI__VI                  = 0xDC00;
static constexpr u32 mmCB_SHADER_MASK                                 = 0xA08F;
static constexpr u32 mmCB_TARGET_MASK                                 = 0xA08E;
static constexpr u32 mmCC_DRM_ID_STRAPS                               = 0x1559;
static constexpr u32 mmCC_GC_EDC_CONFIG__CI__VI                       = 0x3098;
static constexpr u32 mmCC_GC_PRIM_CONFIG__CI__VI                      = 0x2240;
static constexpr u32 mmCC_GC_SHADER_ARRAY_CONFIG                      = 0x226F;
static constexpr u32 mmCC_MC_MAX_CHANNEL                              = 0x096E;
static constexpr u32 mmCC_RB_BACKEND_DISABLE                          = 0x263D;
static constexpr u32 mmCC_RB_DAISY_CHAIN                              = 0x2641;
static constexpr u32 mmCC_RB_REDUNDANCY                               = 0x263C;
static constexpr u32 mmCC_SQC_BANK_DISABLE                            = 0x2307;
static constexpr u32 mmCC_SYS_RB_BACKEND_DISABLE                      = 0x03A0;
static constexpr u32 mmCC_SYS_RB_REDUNDANCY                           = 0x039F;
static constexpr u32 mmCGTS_CU0_LDS_SQ_CTRL_REG__CI__VI               = 0xF009;
static constexpr u32 mmCGTS_CU0_SP0_CTRL_REG__CI__VI                  = 0xF008;
static constexpr u32 mmCGTS_CU0_SP1_CTRL_REG__CI__VI                  = 0xF00B;
static constexpr u32 mmCGTS_CU0_TA_SQC_CTRL_REG__CI__VI               = 0xF00A;
static constexpr u32 mmCGTS_CU0_TD_TCP_CTRL_REG__CI__VI               = 0xF00C;
static constexpr u32 mmCGTS_CU10_LDS_SQ_CTRL_REG__CI__VI              = 0xF03B;
static constexpr u32 mmCGTS_CU10_SP0_CTRL_REG__CI__VI                 = 0xF03A;
static constexpr u32 mmCGTS_CU10_SP1_CTRL_REG__CI__VI                 = 0xF03D;
static constexpr u32 mmCGTS_CU10_TA_CTRL_REG__CI__VI                  = 0xF03C;
static constexpr u32 mmCGTS_CU10_TD_TCP_CTRL_REG__CI__VI              = 0xF03E;
static constexpr u32 mmCGTS_CU11_LDS_SQ_CTRL_REG__CI__VI              = 0xF040;
static constexpr u32 mmCGTS_CU11_SP0_CTRL_REG__CI__VI                 = 0xF03F;
static constexpr u32 mmCGTS_CU11_SP1_CTRL_REG__CI__VI                 = 0xF042;
static constexpr u32 mmCGTS_CU11_TA_CTRL_REG__CI__VI                  = 0xF041;
static constexpr u32 mmCGTS_CU11_TD_TCP_CTRL_REG__CI__VI              = 0xF043;
static constexpr u32 mmCGTS_CU12_LDS_SQ_CTRL_REG__CI__VI              = 0xF045;
static constexpr u32 mmCGTS_CU12_SP0_CTRL_REG__CI__VI                 = 0xF044;
static constexpr u32 mmCGTS_CU12_SP1_CTRL_REG__CI__VI                 = 0xF047;
static constexpr u32 mmCGTS_CU12_TA_SQC_CTRL_REG__CI__VI              = 0xF046;
static constexpr u32 mmCGTS_CU12_TD_TCP_CTRL_REG__CI__VI              = 0xF048;
static constexpr u32 mmCGTS_CU13_LDS_SQ_CTRL_REG__CI__VI              = 0xF04A;
static constexpr u32 mmCGTS_CU13_SP0_CTRL_REG__CI__VI                 = 0xF049;
static constexpr u32 mmCGTS_CU13_SP1_CTRL_REG__CI__VI                 = 0xF04C;
static constexpr u32 mmCGTS_CU13_TA_CTRL_REG__CI__VI                  = 0xF04B;
static constexpr u32 mmCGTS_CU13_TD_TCP_CTRL_REG__CI__VI              = 0xF04D;
static constexpr u32 mmCGTS_CU14_LDS_SQ_CTRL_REG__CI__VI              = 0xF04F;
static constexpr u32 mmCGTS_CU14_SP0_CTRL_REG__CI__VI                 = 0xF04E;
static constexpr u32 mmCGTS_CU14_SP1_CTRL_REG__CI__VI                 = 0xF051;
static constexpr u32 mmCGTS_CU14_TA_CTRL_REG__CI__VI                  = 0xF050;
static constexpr u32 mmCGTS_CU14_TD_TCP_CTRL_REG__CI__VI              = 0xF052;
static constexpr u32 mmCGTS_CU15_LDS_SQ_CTRL_REG__CI__VI              = 0xF054;
static constexpr u32 mmCGTS_CU15_SP0_CTRL_REG__CI__VI                 = 0xF053;
static constexpr u32 mmCGTS_CU15_SP1_CTRL_REG__CI__VI                 = 0xF056;
static constexpr u32 mmCGTS_CU15_TA_CTRL_REG__CI__VI                  = 0xF055;
static constexpr u32 mmCGTS_CU15_TD_TCP_CTRL_REG__CI__VI              = 0xF057;
static constexpr u32 mmCGTS_CU1_LDS_SQ_CTRL_REG__CI__VI               = 0xF00E;
static constexpr u32 mmCGTS_CU1_SP0_CTRL_REG__CI__VI                  = 0xF00D;
static constexpr u32 mmCGTS_CU1_SP1_CTRL_REG__CI__VI                  = 0xF010;
static constexpr u32 mmCGTS_CU1_TA_CTRL_REG__CI__VI                   = 0xF00F;
static constexpr u32 mmCGTS_CU1_TD_TCP_CTRL_REG__CI__VI               = 0xF011;
static constexpr u32 mmCGTS_CU2_LDS_SQ_CTRL_REG__CI__VI               = 0xF013;
static constexpr u32 mmCGTS_CU2_SP0_CTRL_REG__CI__VI                  = 0xF012;
static constexpr u32 mmCGTS_CU2_SP1_CTRL_REG__CI__VI                  = 0xF015;
static constexpr u32 mmCGTS_CU2_TA_CTRL_REG__CI__VI                   = 0xF014;
static constexpr u32 mmCGTS_CU2_TD_TCP_CTRL_REG__CI__VI               = 0xF016;
static constexpr u32 mmCGTS_CU3_LDS_SQ_CTRL_REG__CI__VI               = 0xF018;
static constexpr u32 mmCGTS_CU3_SP0_CTRL_REG__CI__VI                  = 0xF017;
static constexpr u32 mmCGTS_CU3_SP1_CTRL_REG__CI__VI                  = 0xF01A;
static constexpr u32 mmCGTS_CU3_TA_CTRL_REG__CI__VI                   = 0xF019;
static constexpr u32 mmCGTS_CU3_TD_TCP_CTRL_REG__CI__VI               = 0xF01B;
static constexpr u32 mmCGTS_CU4_LDS_SQ_CTRL_REG__CI__VI               = 0xF01D;
static constexpr u32 mmCGTS_CU4_SP0_CTRL_REG__CI__VI                  = 0xF01C;
static constexpr u32 mmCGTS_CU4_SP1_CTRL_REG__CI__VI                  = 0xF01F;
static constexpr u32 mmCGTS_CU4_TA_SQC_CTRL_REG__CI__VI               = 0xF01E;
static constexpr u32 mmCGTS_CU4_TD_TCP_CTRL_REG__CI__VI               = 0xF020;
static constexpr u32 mmCGTS_CU5_LDS_SQ_CTRL_REG__CI__VI               = 0xF022;
static constexpr u32 mmCGTS_CU5_SP0_CTRL_REG__CI__VI                  = 0xF021;
static constexpr u32 mmCGTS_CU5_SP1_CTRL_REG__CI__VI                  = 0xF024;
static constexpr u32 mmCGTS_CU5_TA_CTRL_REG__CI__VI                   = 0xF023;
static constexpr u32 mmCGTS_CU5_TD_TCP_CTRL_REG__CI__VI               = 0xF025;
static constexpr u32 mmCGTS_CU6_LDS_SQ_CTRL_REG__CI__VI               = 0xF027;
static constexpr u32 mmCGTS_CU6_SP0_CTRL_REG__CI__VI                  = 0xF026;
static constexpr u32 mmCGTS_CU6_SP1_CTRL_REG__CI__VI                  = 0xF029;
static constexpr u32 mmCGTS_CU6_TA_CTRL_REG__CI__VI                   = 0xF028;
static constexpr u32 mmCGTS_CU6_TD_TCP_CTRL_REG__CI__VI               = 0xF02A;
static constexpr u32 mmCGTS_CU7_LDS_SQ_CTRL_REG__CI__VI               = 0xF02C;
static constexpr u32 mmCGTS_CU7_SP0_CTRL_REG__CI__VI                  = 0xF02B;
static constexpr u32 mmCGTS_CU7_SP1_CTRL_REG__CI__VI                  = 0xF02E;
static constexpr u32 mmCGTS_CU7_TA_CTRL_REG__CI__VI                   = 0xF02D;
static constexpr u32 mmCGTS_CU7_TD_TCP_CTRL_REG__CI__VI               = 0xF02F;
static constexpr u32 mmCGTS_CU8_LDS_SQ_CTRL_REG__CI__VI               = 0xF031;
static constexpr u32 mmCGTS_CU8_SP0_CTRL_REG__CI__VI                  = 0xF030;
static constexpr u32 mmCGTS_CU8_SP1_CTRL_REG__CI__VI                  = 0xF033;
static constexpr u32 mmCGTS_CU8_TA_SQC_CTRL_REG__CI__VI               = 0xF032;
static constexpr u32 mmCGTS_CU8_TD_TCP_CTRL_REG__CI__VI               = 0xF034;
static constexpr u32 mmCGTS_CU9_LDS_SQ_CTRL_REG__CI__VI               = 0xF036;
static constexpr u32 mmCGTS_CU9_SP0_CTRL_REG__CI__VI                  = 0xF035;
static constexpr u32 mmCGTS_CU9_SP1_CTRL_REG__CI__VI                  = 0xF038;
static constexpr u32 mmCGTS_CU9_TA_CTRL_REG__CI__VI                   = 0xF037;
static constexpr u32 mmCGTS_CU9_TD_TCP_CTRL_REG__CI__VI               = 0xF039;
static constexpr u32 mmCGTS_RD_CTRL_REG__CI__VI                       = 0xF001;
static constexpr u32 mmCGTS_RD_CTRL_REG__SI                           = 0x2455;
static constexpr u32 mmCGTS_RD_REG__CI__VI                            = 0xF002;
static constexpr u32 mmCGTS_RD_REG__SI                                = 0x2456;
static constexpr u32 mmCGTS_SM_CTRL_REG__CI__VI                       = 0xF000;
static constexpr u32 mmCGTS_SM_CTRL_REG__SI                           = 0x2454;
static constexpr u32 mmCGTS_TCC_DISABLE__CI__VI                       = 0xF003;
static constexpr u32 mmCGTS_TCC_DISABLE__SI                           = 0x2452;
static constexpr u32 mmCGTS_USER_TCC_DISABLE__CI__VI                  = 0xF004;
static constexpr u32 mmCGTS_USER_TCC_DISABLE__SI                      = 0x2453;
static constexpr u32 mmCGTT_BCI_CLK_CTRL__CI__VI                      = 0xF082;
static constexpr u32 mmCGTT_BCI_CLK_CTRL__SI                          = 0x24A9;
static constexpr u32 mmCGTT_CPC_CLK_CTRL__CI__VI                      = 0xF0B2;
static constexpr u32 mmCGTT_CPF_CLK_CTRL__CI__VI                      = 0xF0B1;
static constexpr u32 mmCGTT_CP_CLK_CTRL__CI__VI                       = 0xF0B0;
static constexpr u32 mmCGTT_CP_CLK_CTRL__SI                           = 0x3059;
static constexpr u32 mmCGTT_GDS_CLK_CTRL__CI__VI                      = 0xF0A0;
static constexpr u32 mmCGTT_GDS_CLK_CTRL__SI                          = 0x25DD;
static constexpr u32 mmCGTT_IA_CLK_CTRL__CI__VI                       = 0xF085;
static constexpr u32 mmCGTT_IA_CLK_CTRL__SI                           = 0x2261;
static constexpr u32 mmCGTT_PA_CLK_CTRL__CI__VI                       = 0xF088;
static constexpr u32 mmCGTT_PA_CLK_CTRL__SI                           = 0x2286;
static constexpr u32 mmCGTT_PC_CLK_CTRL__CI__VI                       = 0xF081;
static constexpr u32 mmCGTT_PC_CLK_CTRL__SI                           = 0x24A8;
static constexpr u32 mmCGTT_RLC_CLK_CTRL__CI__VI                      = 0xF0B8;
static constexpr u32 mmCGTT_RLC_CLK_CTRL__SI                          = 0x30E0;
static constexpr u32 mmCGTT_ROM_CLK_CTRL0__SI                         = 0x0583;
static constexpr u32 mmCGTT_SC_CLK_CTRL__CI__VI                       = 0xF089;
static constexpr u32 mmCGTT_SC_CLK_CTRL__SI                           = 0x22CA;
static constexpr u32 mmCGTT_SPI_CLK_CTRL__CI__VI                      = 0xF080;
static constexpr u32 mmCGTT_SPI_CLK_CTRL__SI                          = 0x2451;
static constexpr u32 mmCGTT_SQG_CLK_CTRL__CI__VI                      = 0xF08D;
static constexpr u32 mmCGTT_SQG_CLK_CTRL__SI                          = 0x2363;
static constexpr u32 mmCGTT_SQ_CLK_CTRL__CI__VI                       = 0xF08C;
static constexpr u32 mmCGTT_SQ_CLK_CTRL__SI                           = 0x2362;
static constexpr u32 mmCGTT_SX_CLK_CTRL0__CI__VI                      = 0xF094;
static constexpr u32 mmCGTT_SX_CLK_CTRL0__SI                          = 0x240C;
static constexpr u32 mmCGTT_SX_CLK_CTRL1__CI__VI                      = 0xF095;
static constexpr u32 mmCGTT_SX_CLK_CTRL1__SI                          = 0x240D;
static constexpr u32 mmCGTT_SX_CLK_CTRL2__CI__VI                      = 0xF096;
static constexpr u32 mmCGTT_SX_CLK_CTRL2__SI                          = 0x240E;
static constexpr u32 mmCGTT_SX_CLK_CTRL3__CI__VI                      = 0xF097;
static constexpr u32 mmCGTT_SX_CLK_CTRL3__SI                          = 0x240F;
static constexpr u32 mmCGTT_SX_CLK_CTRL4__CI__VI                      = 0xF098;
static constexpr u32 mmCGTT_SX_CLK_CTRL4__SI                          = 0x2410;
static constexpr u32 mmCGTT_TCI_CLK_CTRL__CI__VI                      = 0xF09F;
static constexpr u32 mmCGTT_TCI_CLK_CTRL__SI                          = 0x2B60;
static constexpr u32 mmCGTT_TCP_CLK_CTRL__CI__VI                      = 0xF09E;
static constexpr u32 mmCGTT_TCP_CLK_CTRL__SI                          = 0x2B15;
static constexpr u32 mmCGTT_VGT_CLK_CTRL__CI__VI                      = 0xF084;
static constexpr u32 mmCGTT_VGT_CLK_CTRL__SI                          = 0x225F;
static constexpr u32 mmCGTT_WD_CLK_CTRL__CI__VI                       = 0xF086;
static constexpr u32 mmCG_CLKPIN_CNTL__SI                             = 0x0198;
static constexpr u32 mmCG_DISPLAY_GAP_CNTL__SI                        = 0x020A;
static constexpr u32 mmCG_FDO_CTRL0__SI                               = 0x01D5;
static constexpr u32 mmCG_FDO_CTRL1__SI                               = 0x01D6;
static constexpr u32 mmCG_FDO_CTRL2__SI                               = 0x01D7;
static constexpr u32 mmCG_FPS_CNT__CI                                 = 0x0194;
static constexpr u32 mmCG_FREQ_TRAN_VOTING__SI                        = 0x01EF;
static constexpr u32 mmCG_MULT_THERMAL_CTRL__SI                       = 0x01C4;
static constexpr u32 mmCG_MULT_THERMAL_STATUS__SI                     = 0x01C5;
static constexpr u32 mmCG_SPLL_FUNC_CNTL_2__SI                        = 0x0181;
static constexpr u32 mmCG_SPLL_FUNC_CNTL_3__SI                        = 0x0182;
static constexpr u32 mmCG_SPLL_FUNC_CNTL_4__SI                        = 0x0183;
static constexpr u32 mmCG_SPLL_FUNC_CNTL_5__SI                        = 0x0184;
static constexpr u32 mmCG_SPLL_FUNC_CNTL__SI                          = 0x0180;
static constexpr u32 mmCG_SPLL_SPREAD_SPECTRUM_2__SI                  = 0x0189;
static constexpr u32 mmCG_SPLL_SPREAD_SPECTRUM__SI                    = 0x0188;
static constexpr u32 mmCG_STATIC_SCREEN_PARAMETER__SI                 = 0x0203;
static constexpr u32 mmCG_TACH_CTRL__SI                               = 0x01DC;
static constexpr u32 mmCG_TACH_STATUS__SI                             = 0x01DD;
static constexpr u32 mmCG_THERMAL_CTRL__SI                            = 0x01C0;
static constexpr u32 mmCG_THERMAL_INT__SI                             = 0x01C2;
static constexpr u32 mmCG_THERMAL_STATUS__SI                          = 0x01C1;
static constexpr u32 mmCG_ULV_PARAMETER__SI                           = 0x021F;
static constexpr u32 mmCHUB_ATC_PERFCOUNTER0_CFG__CI__VI              = 0x07D8;
static constexpr u32 mmCHUB_ATC_PERFCOUNTER1_CFG__CI__VI              = 0x07D9;
static constexpr u32 mmCHUB_ATC_PERFCOUNTER_HI__CI__VI                = 0x07D7;
static constexpr u32 mmCHUB_ATC_PERFCOUNTER_LO__CI__VI                = 0x07D6;
static constexpr u32 mmCHUB_ATC_PERFCOUNTER_RSLT_CNTL__CI__VI         = 0x07DA;
static constexpr u32 mmCLKREQB_PAD_CNTL__CI__VI                       = 0x1521;
static constexpr u32 mmCOHER_DEST_BASE_0                              = 0xA092;
static constexpr u32 mmCOHER_DEST_BASE_1                              = 0xA093;
static constexpr u32 mmCOHER_DEST_BASE_2                              = 0xA07E;
static constexpr u32 mmCOHER_DEST_BASE_3                              = 0xA07F;
static constexpr u32 mmCOHER_DEST_BASE_HI_0__CI__VI                   = 0xA07A;
static constexpr u32 mmCOHER_DEST_BASE_HI_1__CI__VI                   = 0xA07B;
static constexpr u32 mmCOHER_DEST_BASE_HI_2__CI__VI                   = 0xA07C;
static constexpr u32 mmCOHER_DEST_BASE_HI_3__CI__VI                   = 0xA07D;
static constexpr u32 mmCOMPUTE_DIM_X                                  = 0x2E01;
static constexpr u32 mmCOMPUTE_DIM_Y                                  = 0x2E02;
static constexpr u32 mmCOMPUTE_DIM_Z                                  = 0x2E03;
static constexpr u32 mmCOMPUTE_DISPATCH_INITIATOR                     = 0x2E00;
static constexpr u32 mmCOMPUTE_MISC_RESERVED__CI__VI                  = 0x2E1F;
static constexpr u32 mmCOMPUTE_NUM_THREAD_X                           = 0x2E07;
static constexpr u32 mmCOMPUTE_NUM_THREAD_Y                           = 0x2E08;
static constexpr u32 mmCOMPUTE_NUM_THREAD_Z                           = 0x2E09;
static constexpr u32 mmCOMPUTE_PERFCOUNT_ENABLE__CI__VI               = 0x2E0B;
static constexpr u32 mmCOMPUTE_PGM_HI                                 = 0x2E0D;
static constexpr u32 mmCOMPUTE_PGM_LO                                 = 0x2E0C;
static constexpr u32 mmCOMPUTE_PGM_RSRC1                              = 0x2E12;
static constexpr u32 mmCOMPUTE_PGM_RSRC2                              = 0x2E13;
static constexpr u32 mmCOMPUTE_PIPELINESTAT_ENABLE__CI__VI            = 0x2E0A;
static constexpr u32 mmCOMPUTE_RESOURCE_LIMITS                        = 0x2E15;
static constexpr u32 mmCOMPUTE_RESTART_X__CI__VI                      = 0x2E1B;
static constexpr u32 mmCOMPUTE_RESTART_Y__CI__VI                      = 0x2E1C;
static constexpr u32 mmCOMPUTE_RESTART_Z__CI__VI                      = 0x2E1D;
static constexpr u32 mmCOMPUTE_START_X                                = 0x2E04;
static constexpr u32 mmCOMPUTE_START_Y                                = 0x2E05;
static constexpr u32 mmCOMPUTE_START_Z                                = 0x2E06;
static constexpr u32 mmCOMPUTE_STATIC_THREAD_MGMT_SE0                 = 0x2E16;
static constexpr u32 mmCOMPUTE_STATIC_THREAD_MGMT_SE1                 = 0x2E17;
static constexpr u32 mmCOMPUTE_STATIC_THREAD_MGMT_SE2__CI__VI         = 0x2E19;
static constexpr u32 mmCOMPUTE_STATIC_THREAD_MGMT_SE3__CI__VI         = 0x2E1A;
static constexpr u32 mmCOMPUTE_TBA_HI                                 = 0x2E0F;
static constexpr u32 mmCOMPUTE_TBA_LO                                 = 0x2E0E;
static constexpr u32 mmCOMPUTE_THREAD_TRACE_ENABLE__CI__VI            = 0x2E1E;
static constexpr u32 mmCOMPUTE_TMA_HI                                 = 0x2E11;
static constexpr u32 mmCOMPUTE_TMA_LO                                 = 0x2E10;
static constexpr u32 mmCOMPUTE_TMPRING_SIZE                           = 0x2E18;
static constexpr u32 mmCOMPUTE_USER_DATA_0                            = 0x2E40;
static constexpr u32 mmCOMPUTE_USER_DATA_1                            = 0x2E41;
static constexpr u32 mmCOMPUTE_USER_DATA_10                           = 0x2E4A;
static constexpr u32 mmCOMPUTE_USER_DATA_11                           = 0x2E4B;
static constexpr u32 mmCOMPUTE_USER_DATA_12                           = 0x2E4C;
static constexpr u32 mmCOMPUTE_USER_DATA_13                           = 0x2E4D;
static constexpr u32 mmCOMPUTE_USER_DATA_14                           = 0x2E4E;
static constexpr u32 mmCOMPUTE_USER_DATA_15                           = 0x2E4F;
static constexpr u32 mmCOMPUTE_USER_DATA_2                            = 0x2E42;
static constexpr u32 mmCOMPUTE_USER_DATA_3                            = 0x2E43;
static constexpr u32 mmCOMPUTE_USER_DATA_4                            = 0x2E44;
static constexpr u32 mmCOMPUTE_USER_DATA_5                            = 0x2E45;
static constexpr u32 mmCOMPUTE_USER_DATA_6                            = 0x2E46;
static constexpr u32 mmCOMPUTE_USER_DATA_7                            = 0x2E47;
static constexpr u32 mmCOMPUTE_USER_DATA_8                            = 0x2E48;
static constexpr u32 mmCOMPUTE_USER_DATA_9                            = 0x2E49;
static constexpr u32 mmCOMPUTE_VMID                                   = 0x2E14;
static constexpr u32 mmCONFIG_APER_SIZE                               = 0x150C;
static constexpr u32 mmCONFIG_CNTL                                    = 0x1509;
static constexpr u32 mmCONFIG_F0_BASE                                 = 0x150B;
static constexpr u32 mmCONFIG_MEMSIZE                                 = 0x150A;
static constexpr u32 mmCONFIG_REG_APER_SIZE                           = 0x150D;
static constexpr u32 mmCPC1_CONFIG__CI                                = 0x0F97;
static constexpr u32 mmCPC2_CONFIG__CI                                = 0x0F98;
static constexpr u32 mmCPC_INT_CNTL__CI__VI                           = 0x30B4;
static constexpr u32 mmCPC_INT_CNTX_ID__CI__VI                        = 0x30B7;
static constexpr u32 mmCPC_INT_STATUS__CI__VI                         = 0x30B5;
static constexpr u32 mmCPC_PERFCOUNTER0_HI__CI__VI                    = 0xD007;
static constexpr u32 mmCPC_PERFCOUNTER0_LO__CI__VI                    = 0xD006;
static constexpr u32 mmCPC_PERFCOUNTER0_SELECT1__CI__VI               = 0xD804;
static constexpr u32 mmCPC_PERFCOUNTER0_SELECT__CI__VI                = 0xD809;
static constexpr u32 mmCPC_PERFCOUNTER1_HI__CI__VI                    = 0xD005;
static constexpr u32 mmCPC_PERFCOUNTER1_LO__CI__VI                    = 0xD004;
static constexpr u32 mmCPC_PERFCOUNTER1_SELECT__CI__VI                = 0xD803;
static constexpr u32 mmCPF_PERFCOUNTER0_HI__CI__VI                    = 0xD00B;
static constexpr u32 mmCPF_PERFCOUNTER0_LO__CI__VI                    = 0xD00A;
static constexpr u32 mmCPF_PERFCOUNTER0_SELECT1__CI__VI               = 0xD806;
static constexpr u32 mmCPF_PERFCOUNTER0_SELECT__CI__VI                = 0xD807;
static constexpr u32 mmCPF_PERFCOUNTER1_HI__CI__VI                    = 0xD009;
static constexpr u32 mmCPF_PERFCOUNTER1_LO__CI__VI                    = 0xD008;
static constexpr u32 mmCPF_PERFCOUNTER1_SELECT__CI__VI                = 0xD805;
static constexpr u32 mmCPG_CONFIG__CI                                 = 0x0F96;
static constexpr u32 mmCPG_PERFCOUNTER0_HI__CI__VI                    = 0xD003;
static constexpr u32 mmCPG_PERFCOUNTER0_LO__CI__VI                    = 0xD002;
static constexpr u32 mmCPG_PERFCOUNTER0_SELECT1__CI__VI               = 0xD801;
static constexpr u32 mmCPG_PERFCOUNTER0_SELECT__CI__VI                = 0xD802;
static constexpr u32 mmCPG_PERFCOUNTER1_HI__CI__VI                    = 0xD001;
static constexpr u32 mmCPG_PERFCOUNTER1_LO__CI__VI                    = 0xD000;
static constexpr u32 mmCPG_PERFCOUNTER1_SELECT__CI__VI                = 0xD800;
static constexpr u32 mmCP_APPEND_ADDR_HI__CI__VI                      = 0xC059;
static constexpr u32 mmCP_APPEND_ADDR_HI__SI                          = 0x2159;
static constexpr u32 mmCP_APPEND_ADDR_LO__CI__VI                      = 0xC058;
static constexpr u32 mmCP_APPEND_ADDR_LO__SI                          = 0x2158;
static constexpr u32 mmCP_APPEND_DATA__CI__VI                         = 0xC05A;
static constexpr u32 mmCP_APPEND_DATA__SI                             = 0x215A;
static constexpr u32 mmCP_APPEND_LAST_CS_FENCE__CI__VI                = 0xC05B;
static constexpr u32 mmCP_APPEND_LAST_CS_FENCE__SI                    = 0x215B;
static constexpr u32 mmCP_APPEND_LAST_PS_FENCE__CI__VI                = 0xC05C;
static constexpr u32 mmCP_APPEND_LAST_PS_FENCE__SI                    = 0x215C;
static constexpr u32 mmCP_ATOMIC_PREOP_HI__CI__VI                     = 0xC05E;
static constexpr u32 mmCP_ATOMIC_PREOP_HI__SI                         = 0x215E;
static constexpr u32 mmCP_ATOMIC_PREOP_LO__CI__VI                     = 0xC05D;
static constexpr u32 mmCP_ATOMIC_PREOP_LO__SI                         = 0x215D;
static constexpr u32 mmCP_BUSY_STAT                                   = 0x219F;
static constexpr u32 mmCP_CEQ1_AVAIL                                  = 0x21E6;
static constexpr u32 mmCP_CEQ2_AVAIL                                  = 0x21E7;
static constexpr u32 mmCP_CE_COMPARE_COUNT__CI__VI                    = 0x20C0;
static constexpr u32 mmCP_CE_COUNTER__CI__VI                          = 0xC09A;
static constexpr u32 mmCP_CE_DE_COUNT__CI__VI                         = 0x20C1;
static constexpr u32 mmCP_CE_HEADER_DUMP                              = 0x21A4;
static constexpr u32 mmCP_CE_IB1_BASE_HI__CI__VI                      = 0xC0C7;
static constexpr u32 mmCP_CE_IB1_BASE_HI__SI                          = 0x21C7;
static constexpr u32 mmCP_CE_IB1_BASE_LO__CI__VI                      = 0xC0C6;
static constexpr u32 mmCP_CE_IB1_BASE_LO__SI                          = 0x21C6;
static constexpr u32 mmCP_CE_IB1_BUFSZ__CI__VI                        = 0xC0C8;
static constexpr u32 mmCP_CE_IB1_BUFSZ__SI                            = 0x21C8;
static constexpr u32 mmCP_CE_IB1_OFFSET__CI__VI                       = 0xC098;
static constexpr u32 mmCP_CE_IB2_BASE_HI__CI__VI                      = 0xC0CA;
static constexpr u32 mmCP_CE_IB2_BASE_HI__SI                          = 0x21CA;
static constexpr u32 mmCP_CE_IB2_BASE_LO__CI__VI                      = 0xC0C9;
static constexpr u32 mmCP_CE_IB2_BASE_LO__SI                          = 0x21C9;
static constexpr u32 mmCP_CE_IB2_BUFSZ__CI__VI                        = 0xC0CB;
static constexpr u32 mmCP_CE_IB2_BUFSZ__SI                            = 0x21CB;
static constexpr u32 mmCP_CE_IB2_OFFSET__CI__VI                       = 0xC099;
static constexpr u32 mmCP_CE_INIT_BASE_HI__CI__VI                     = 0xC0C4;
static constexpr u32 mmCP_CE_INIT_BASE_HI__SI                         = 0x21C4;
static constexpr u32 mmCP_CE_INIT_BASE_LO__CI__VI                     = 0xC0C3;
static constexpr u32 mmCP_CE_INIT_BASE_LO__SI                         = 0x21C3;
static constexpr u32 mmCP_CE_INIT_BUFSZ__CI__VI                       = 0xC0C5;
static constexpr u32 mmCP_CE_INIT_BUFSZ__SI                           = 0x21C5;
static constexpr u32 mmCP_CE_INTR_ROUTINE_START__CI__VI               = 0x30A8;
static constexpr u32 mmCP_CE_PRGRM_CNTR_START__CI__VI                 = 0x30A3;
static constexpr u32 mmCP_CE_ROQ_IB1_STAT                             = 0x21E9;
static constexpr u32 mmCP_CE_ROQ_IB2_STAT                             = 0x21EA;
static constexpr u32 mmCP_CE_ROQ_RB_STAT                              = 0x21E8;
static constexpr u32 mmCP_CMD_DATA                                    = 0x21DF;
static constexpr u32 mmCP_CMD_INDEX                                   = 0x21DE;
static constexpr u32 mmCP_CNTX_STAT                                   = 0x21B8;
static constexpr u32 mmCP_COHER_BASE_HI__CI__VI                       = 0xC079;
static constexpr u32 mmCP_COHER_BASE__CI__VI                          = 0xC07E;
static constexpr u32 mmCP_COHER_BASE__SI                              = 0x217E;
static constexpr u32 mmCP_COHER_CNTL__CI__VI                          = 0xC07C;
static constexpr u32 mmCP_COHER_CNTL__SI                              = 0x217C;
static constexpr u32 mmCP_COHER_SIZE_HI__CI__VI                       = 0xC08C;
static constexpr u32 mmCP_COHER_SIZE__CI__VI                          = 0xC07D;
static constexpr u32 mmCP_COHER_SIZE__SI                              = 0x217D;
static constexpr u32 mmCP_COHER_START_DELAY__CI__VI                   = 0xC07B;
static constexpr u32 mmCP_COHER_START_DELAY__SI                       = 0x217B;
static constexpr u32 mmCP_COHER_STATUS__CI__VI                        = 0xC07F;
static constexpr u32 mmCP_COHER_STATUS__SI                            = 0x217F;
static constexpr u32 mmCP_CONFIG__SI                                  = 0x0F92;
static constexpr u32 mmCP_CONTEXT_CNTL__CI__VI                        = 0x30AD;
static constexpr u32 mmCP_CPC_BUSY_STAT__CI__VI                       = 0x2085;
static constexpr u32 mmCP_CPC_GRBM_FREE_COUNT__CI__VI                 = 0x208B;
static constexpr u32 mmCP_CPC_HALT_HYST_COUNT__CI__VI                 = 0x20A7;
static constexpr u32 mmCP_CPC_MC_CNTL__CI                             = 0x208A;
static constexpr u32 mmCP_CPC_SCRATCH_DATA__CI__VI                    = 0x2091;
static constexpr u32 mmCP_CPC_SCRATCH_INDEX__CI__VI                   = 0x2090;
static constexpr u32 mmCP_CPC_STALLED_STAT1__CI__VI                   = 0x2086;
static constexpr u32 mmCP_CPC_STATUS__CI__VI                          = 0x2084;
static constexpr u32 mmCP_CPF_BUSY_STAT__CI__VI                       = 0x2088;
static constexpr u32 mmCP_CPF_STALLED_STAT1__CI__VI                   = 0x2089;
static constexpr u32 mmCP_CPF_STATUS__CI__VI                          = 0x2087;
static constexpr u32 mmCP_CSF_CNTL                                    = 0x21B5;
static constexpr u32 mmCP_CSF_STAT                                    = 0x21B4;
static constexpr u32 mmCP_DEBUG                                       = 0x307F;
static constexpr u32 mmCP_DEVICE_ID__CI__VI                           = 0x304B;
static constexpr u32 mmCP_DE_CE_COUNT__CI__VI                         = 0x20C2;
static constexpr u32 mmCP_DE_DE_COUNT__CI__VI                         = 0x20C4;
static constexpr u32 mmCP_DE_LAST_INVAL_COUNT__CI__VI                 = 0x20C3;
static constexpr u32 mmCP_DFY_ADDR_HI__CI__VI                         = 0x3022;
static constexpr u32 mmCP_DFY_ADDR_LO__CI__VI                         = 0x3023;
static constexpr u32 mmCP_DFY_CNTL__CI__VI                            = 0x3020;
static constexpr u32 mmCP_DFY_DATA_0__CI__VI                          = 0x3024;
static constexpr u32 mmCP_DFY_DATA_10__CI__VI                         = 0x302E;
static constexpr u32 mmCP_DFY_DATA_11__CI__VI                         = 0x302F;
static constexpr u32 mmCP_DFY_DATA_12__CI__VI                         = 0x3030;
static constexpr u32 mmCP_DFY_DATA_13__CI__VI                         = 0x3031;
static constexpr u32 mmCP_DFY_DATA_14__CI__VI                         = 0x3032;
static constexpr u32 mmCP_DFY_DATA_15__CI__VI                         = 0x3033;
static constexpr u32 mmCP_DFY_DATA_1__CI__VI                          = 0x3025;
static constexpr u32 mmCP_DFY_DATA_2__CI__VI                          = 0x3026;
static constexpr u32 mmCP_DFY_DATA_3__CI__VI                          = 0x3027;
static constexpr u32 mmCP_DFY_DATA_4__CI__VI                          = 0x3028;
static constexpr u32 mmCP_DFY_DATA_5__CI__VI                          = 0x3029;
static constexpr u32 mmCP_DFY_DATA_6__CI__VI                          = 0x302A;
static constexpr u32 mmCP_DFY_DATA_7__CI__VI                          = 0x302B;
static constexpr u32 mmCP_DFY_DATA_8__CI__VI                          = 0x302C;
static constexpr u32 mmCP_DFY_DATA_9__CI__VI                          = 0x302D;
static constexpr u32 mmCP_DFY_STAT__CI__VI                            = 0x3021;
static constexpr u32 mmCP_DMA_CNTL__CI__VI                            = 0xC08A;
static constexpr u32 mmCP_DMA_CNTL__SI                                = 0x218A;
static constexpr u32 mmCP_DMA_ME_COMMAND__CI__VI                      = 0xC084;
static constexpr u32 mmCP_DMA_ME_COMMAND__SI                          = 0x2184;
static constexpr u32 mmCP_DMA_ME_CONTROL__CI__VI                      = 0xC078;
static constexpr u32 mmCP_DMA_ME_DST_ADDR_HI__CI__VI                  = 0xC083;
static constexpr u32 mmCP_DMA_ME_DST_ADDR_HI__SI                      = 0x2183;
static constexpr u32 mmCP_DMA_ME_DST_ADDR__CI__VI                     = 0xC082;
static constexpr u32 mmCP_DMA_ME_DST_ADDR__SI                         = 0x2182;
static constexpr u32 mmCP_DMA_ME_SRC_ADDR_HI__CI__VI                  = 0xC081;
static constexpr u32 mmCP_DMA_ME_SRC_ADDR_HI__SI                      = 0x2181;
static constexpr u32 mmCP_DMA_ME_SRC_ADDR__CI__VI                     = 0xC080;
static constexpr u32 mmCP_DMA_ME_SRC_ADDR__SI                         = 0x2180;
static constexpr u32 mmCP_DMA_PFP_COMMAND__CI__VI                     = 0xC089;
static constexpr u32 mmCP_DMA_PFP_COMMAND__SI                         = 0x2189;
static constexpr u32 mmCP_DMA_PFP_CONTROL__CI__VI                     = 0xC077;
static constexpr u32 mmCP_DMA_PFP_DST_ADDR_HI__CI__VI                 = 0xC088;
static constexpr u32 mmCP_DMA_PFP_DST_ADDR_HI__SI                     = 0x2188;
static constexpr u32 mmCP_DMA_PFP_DST_ADDR__CI__VI                    = 0xC087;
static constexpr u32 mmCP_DMA_PFP_DST_ADDR__SI                        = 0x2187;
static constexpr u32 mmCP_DMA_PFP_SRC_ADDR_HI__CI__VI                 = 0xC086;
static constexpr u32 mmCP_DMA_PFP_SRC_ADDR_HI__SI                     = 0x2186;
static constexpr u32 mmCP_DMA_PFP_SRC_ADDR__CI__VI                    = 0xC085;
static constexpr u32 mmCP_DMA_PFP_SRC_ADDR__SI                        = 0x2185;
static constexpr u32 mmCP_DMA_READ_TAGS__CI__VI                       = 0xC08B;
static constexpr u32 mmCP_DMA_READ_TAGS__SI                           = 0x218B;
static constexpr u32 mmCP_ECC_FIRSTOCCURRENCE                         = 0x307A;
static constexpr u32 mmCP_ECC_FIRSTOCCURRENCE_RING0                   = 0x307B;
static constexpr u32 mmCP_ECC_FIRSTOCCURRENCE_RING1                   = 0x307C;
static constexpr u32 mmCP_ECC_FIRSTOCCURRENCE_RING2                   = 0x307D;
static constexpr u32 mmCP_ENDIAN_SWAP__CI__VI                         = 0x3050;
static constexpr u32 mmCP_EOP_DONE_ADDR_HI__CI__VI                    = 0xC001;
static constexpr u32 mmCP_EOP_DONE_ADDR_HI__SI                        = 0x2101;
static constexpr u32 mmCP_EOP_DONE_ADDR_LO__CI__VI                    = 0xC000;
static constexpr u32 mmCP_EOP_DONE_ADDR_LO__SI                        = 0x2100;
static constexpr u32 mmCP_EOP_DONE_DATA_CNTL__CI__VI                  = 0xC0D6;
static constexpr u32 mmCP_EOP_DONE_DATA_HI__CI__VI                    = 0xC003;
static constexpr u32 mmCP_EOP_DONE_DATA_HI__SI                        = 0x2103;
static constexpr u32 mmCP_EOP_DONE_DATA_LO__CI__VI                    = 0xC002;
static constexpr u32 mmCP_EOP_DONE_DATA_LO__SI                        = 0x2102;
static constexpr u32 mmCP_EOP_DONE_EVENT_CNTL__CI__VI                 = 0xC0D5;
static constexpr u32 mmCP_EOP_LAST_FENCE_HI__CI__VI                   = 0xC005;
static constexpr u32 mmCP_EOP_LAST_FENCE_HI__SI                       = 0x2105;
static constexpr u32 mmCP_EOP_LAST_FENCE_LO__CI__VI                   = 0xC004;
static constexpr u32 mmCP_EOP_LAST_FENCE_LO__SI                       = 0x2104;
static constexpr u32 mmCP_FETCHER_SOURCE__CI                          = 0x3082;
static constexpr u32 mmCP_GDS_ATOMIC0_PREOP_HI__CI__VI                = 0xC060;
static constexpr u32 mmCP_GDS_ATOMIC0_PREOP_HI__SI                    = 0x2160;
static constexpr u32 mmCP_GDS_ATOMIC0_PREOP_LO__CI__VI                = 0xC05F;
static constexpr u32 mmCP_GDS_ATOMIC0_PREOP_LO__SI                    = 0x215F;
static constexpr u32 mmCP_GDS_ATOMIC1_PREOP_HI__CI__VI                = 0xC062;
static constexpr u32 mmCP_GDS_ATOMIC1_PREOP_HI__SI                    = 0x2162;
static constexpr u32 mmCP_GDS_ATOMIC1_PREOP_LO__CI__VI                = 0xC061;
static constexpr u32 mmCP_GDS_ATOMIC1_PREOP_LO__SI                    = 0x2161;
static constexpr u32 mmCP_GRBM_FREE_COUNT                             = 0x21A3;
static constexpr u32 mmCP_HPD_EOP_BASE_ADDR_HI__CI                    = 0x3242;
static constexpr u32 mmCP_HPD_EOP_BASE_ADDR__CI                       = 0x3241;
static constexpr u32 mmCP_HPD_EOP_CONTROL__CI                         = 0x3244;
static constexpr u32 mmCP_HPD_EOP_VMID__CI                            = 0x3243;
static constexpr u32 mmCP_HPD_ROQ_OFFSETS__CI__VI                     = 0x3240;
static constexpr u32 mmCP_HQD_ACTIVE__CI__VI                          = 0x3247;
static constexpr u32 mmCP_HQD_ATOMIC0_PREOP_HI__CI__VI                = 0x3262;
static constexpr u32 mmCP_HQD_ATOMIC0_PREOP_LO__CI__VI                = 0x3261;
static constexpr u32 mmCP_HQD_ATOMIC1_PREOP_HI__CI__VI                = 0x3264;
static constexpr u32 mmCP_HQD_ATOMIC1_PREOP_LO__CI__VI                = 0x3263;
static constexpr u32 mmCP_HQD_DEQUEUE_REQUEST__CI__VI                 = 0x325D;
static constexpr u32 mmCP_HQD_DMA_OFFLOAD__CI__VI                     = 0x325E;
static constexpr u32 mmCP_HQD_HQ_SCHEDULER0__CI__VI                   = 0x3265;
static constexpr u32 mmCP_HQD_HQ_SCHEDULER1__CI__VI                   = 0x3266;
static constexpr u32 mmCP_HQD_IB_BASE_ADDR_HI__CI__VI                 = 0x3258;
static constexpr u32 mmCP_HQD_IB_BASE_ADDR__CI__VI                    = 0x3257;
static constexpr u32 mmCP_HQD_IB_CONTROL__CI__VI                      = 0x325A;
static constexpr u32 mmCP_HQD_IB_RPTR__CI__VI                         = 0x3259;
static constexpr u32 mmCP_HQD_IQ_RPTR__CI__VI                         = 0x325C;
static constexpr u32 mmCP_HQD_IQ_TIMER__CI__VI                        = 0x325B;
static constexpr u32 mmCP_HQD_MSG_TYPE__CI__VI                        = 0x3260;
static constexpr u32 mmCP_HQD_PERSISTENT_STATE__CI__VI                = 0x3249;
static constexpr u32 mmCP_HQD_PIPE_PRIORITY__CI__VI                   = 0x324A;
static constexpr u32 mmCP_HQD_PQ_BASE_HI__CI__VI                      = 0x324E;
static constexpr u32 mmCP_HQD_PQ_BASE__CI__VI                         = 0x324D;
static constexpr u32 mmCP_HQD_PQ_CONTROL__CI__VI                      = 0x3256;
static constexpr u32 mmCP_HQD_PQ_DOORBELL_CONTROL__CI__VI             = 0x3254;
static constexpr u32 mmCP_HQD_PQ_RPTR_REPORT_ADDR_HI__CI__VI          = 0x3251;
static constexpr u32 mmCP_HQD_PQ_RPTR_REPORT_ADDR__CI__VI             = 0x3250;
static constexpr u32 mmCP_HQD_PQ_RPTR__CI__VI                         = 0x324F;
static constexpr u32 mmCP_HQD_PQ_WPTR_POLL_ADDR_HI__CI__VI            = 0x3253;
static constexpr u32 mmCP_HQD_PQ_WPTR_POLL_ADDR__CI__VI               = 0x3252;
static constexpr u32 mmCP_HQD_PQ_WPTR__CI__VI                         = 0x3255;
static constexpr u32 mmCP_HQD_QUANTUM__CI__VI                         = 0x324C;
static constexpr u32 mmCP_HQD_QUEUE_PRIORITY__CI__VI                  = 0x324B;
static constexpr u32 mmCP_HQD_SEMA_CMD__CI__VI                        = 0x325F;
static constexpr u32 mmCP_HQD_VMID__CI__VI                            = 0x3248;
static constexpr u32 mmCP_IB1_BASE_HI__CI__VI                         = 0xC0CD;
static constexpr u32 mmCP_IB1_BASE_HI__SI                             = 0x21CD;
static constexpr u32 mmCP_IB1_BASE_LO__CI__VI                         = 0xC0CC;
static constexpr u32 mmCP_IB1_BASE_LO__SI                             = 0x21CC;
static constexpr u32 mmCP_IB1_BUFSZ__CI__VI                           = 0xC0CE;
static constexpr u32 mmCP_IB1_BUFSZ__SI                               = 0x21CE;
static constexpr u32 mmCP_IB1_OFFSET__CI__VI                          = 0xC092;
static constexpr u32 mmCP_IB1_OFFSET__SI                              = 0x2192;
static constexpr u32 mmCP_IB1_PREAMBLE_BEGIN__CI__VI                  = 0xC094;
static constexpr u32 mmCP_IB1_PREAMBLE_BEGIN__SI                      = 0x2194;
static constexpr u32 mmCP_IB1_PREAMBLE_END__CI__VI                    = 0xC095;
static constexpr u32 mmCP_IB1_PREAMBLE_END__SI                        = 0x2195;
static constexpr u32 mmCP_IB2_BASE_HI__CI__VI                         = 0xC0D0;
static constexpr u32 mmCP_IB2_BASE_HI__SI                             = 0x21D0;
static constexpr u32 mmCP_IB2_BASE_LO__CI__VI                         = 0xC0CF;
static constexpr u32 mmCP_IB2_BASE_LO__SI                             = 0x21CF;
static constexpr u32 mmCP_IB2_BUFSZ__CI__VI                           = 0xC0D1;
static constexpr u32 mmCP_IB2_BUFSZ__SI                               = 0x21D1;
static constexpr u32 mmCP_IB2_OFFSET__CI__VI                          = 0xC093;
static constexpr u32 mmCP_IB2_OFFSET__SI                              = 0x2193;
static constexpr u32 mmCP_IB2_PREAMBLE_BEGIN__CI__VI                  = 0xC096;
static constexpr u32 mmCP_IB2_PREAMBLE_BEGIN__SI                      = 0x2196;
static constexpr u32 mmCP_IB2_PREAMBLE_END__CI__VI                    = 0xC097;
static constexpr u32 mmCP_IB2_PREAMBLE_END__SI                        = 0x2197;
static constexpr u32 mmCP_INT_CNTL                                    = 0x3049;
static constexpr u32 mmCP_INT_CNTL_RING0                              = 0x306A;
static constexpr u32 mmCP_INT_CNTL_RING1                              = 0x306B;
static constexpr u32 mmCP_INT_CNTL_RING2                              = 0x306C;
static constexpr u32 mmCP_INT_STATUS                                  = 0x304A;
static constexpr u32 mmCP_INT_STATUS_RING0                            = 0x306D;
static constexpr u32 mmCP_INT_STATUS_RING1                            = 0x306E;
static constexpr u32 mmCP_INT_STATUS_RING2                            = 0x306F;
static constexpr u32 mmCP_INT_STAT_DEBUG                              = 0x21F7;
static constexpr u32 mmCP_IQ_WAIT_TIME1__CI__VI                       = 0x30AF;
static constexpr u32 mmCP_IQ_WAIT_TIME2__CI__VI                       = 0x30B0;
static constexpr u32 mmCP_MAX_CONTEXT__CI__VI                         = 0x30AE;
static constexpr u32 mmCP_MC_PACK_DELAY_CNT__SI__CI                   = 0x21A7;
static constexpr u32 mmCP_MC_TAG_CNTL__CI                             = 0x21A8;
static constexpr u32 mmCP_MC_TAG_DATA__CI                             = 0x21A9;
static constexpr u32 mmCP_ME0_PIPE0_PRIORITY__CI__VI                  = 0x304D;
static constexpr u32 mmCP_ME0_PIPE0_VMID__CI__VI                      = 0x3052;
static constexpr u32 mmCP_ME0_PIPE1_PRIORITY__CI__VI                  = 0x304E;
static constexpr u32 mmCP_ME0_PIPE1_VMID__CI__VI                      = 0x3053;
static constexpr u32 mmCP_ME0_PIPE2_PRIORITY__CI__VI                  = 0x304F;
static constexpr u32 mmCP_ME0_PIPE_PRIORITY_CNTS__CI__VI              = 0x304C;
static constexpr u32 mmCP_ME1_INT_STAT_DEBUG__CI__VI                  = 0x3095;
static constexpr u32 mmCP_ME1_PIPE0_INT_CNTL__CI__VI                  = 0x3085;
static constexpr u32 mmCP_ME1_PIPE0_INT_STATUS__CI__VI                = 0x308D;
static constexpr u32 mmCP_ME1_PIPE0_PRIORITY__CI__VI                  = 0x309A;
static constexpr u32 mmCP_ME1_PIPE1_INT_CNTL__CI__VI                  = 0x3086;
static constexpr u32 mmCP_ME1_PIPE1_INT_STATUS__CI__VI                = 0x308E;
static constexpr u32 mmCP_ME1_PIPE1_PRIORITY__CI__VI                  = 0x309B;
static constexpr u32 mmCP_ME1_PIPE2_INT_CNTL__CI__VI                  = 0x3087;
static constexpr u32 mmCP_ME1_PIPE2_INT_STATUS__CI__VI                = 0x308F;
static constexpr u32 mmCP_ME1_PIPE2_PRIORITY__CI__VI                  = 0x309C;
static constexpr u32 mmCP_ME1_PIPE3_INT_CNTL__CI__VI                  = 0x3088;
static constexpr u32 mmCP_ME1_PIPE3_INT_STATUS__CI__VI                = 0x3090;
static constexpr u32 mmCP_ME1_PIPE3_PRIORITY__CI__VI                  = 0x309D;
static constexpr u32 mmCP_ME1_PIPE_PRIORITY_CNTS__CI__VI              = 0x3099;
static constexpr u32 mmCP_ME2_INT_STAT_DEBUG__CI__VI                  = 0x3096;
static constexpr u32 mmCP_ME2_PIPE0_INT_CNTL__CI__VI                  = 0x3089;
static constexpr u32 mmCP_ME2_PIPE0_INT_STATUS__CI__VI                = 0x3091;
static constexpr u32 mmCP_ME2_PIPE0_PRIORITY__CI__VI                  = 0x309F;
static constexpr u32 mmCP_ME2_PIPE1_INT_CNTL__CI__VI                  = 0x308A;
static constexpr u32 mmCP_ME2_PIPE1_INT_STATUS__CI__VI                = 0x3092;
static constexpr u32 mmCP_ME2_PIPE1_PRIORITY__CI__VI                  = 0x30A0;
static constexpr u32 mmCP_ME2_PIPE2_INT_CNTL__CI__VI                  = 0x308B;
static constexpr u32 mmCP_ME2_PIPE2_INT_STATUS__CI__VI                = 0x3093;
static constexpr u32 mmCP_ME2_PIPE2_PRIORITY__CI__VI                  = 0x30A1;
static constexpr u32 mmCP_ME2_PIPE3_INT_CNTL__CI__VI                  = 0x308C;
static constexpr u32 mmCP_ME2_PIPE3_INT_STATUS__CI__VI                = 0x3094;
static constexpr u32 mmCP_ME2_PIPE3_PRIORITY__CI__VI                  = 0x30A2;
static constexpr u32 mmCP_ME2_PIPE_PRIORITY_CNTS__CI__VI              = 0x309E;
static constexpr u32 mmCP_MEC1_INTR_ROUTINE_START__CI__VI             = 0x30AB;
static constexpr u32 mmCP_MEC1_PRGRM_CNTR_START__CI__VI               = 0x30A6;
static constexpr u32 mmCP_MEC2_INTR_ROUTINE_START__CI__VI             = 0x30AC;
static constexpr u32 mmCP_MEC2_PRGRM_CNTR_START__CI__VI               = 0x30A7;
static constexpr u32 mmCP_MEC_CNTL__CI__VI                            = 0x208D;
static constexpr u32 mmCP_MEC_ME1_HEADER_DUMP__CI__VI                 = 0x208E;
static constexpr u32 mmCP_MEC_ME1_UCODE_ADDR__CI                      = 0x305C;
static constexpr u32 mmCP_MEC_ME1_UCODE_DATA__CI                      = 0x305D;
static constexpr u32 mmCP_MEC_ME2_HEADER_DUMP__CI__VI                 = 0x208F;
static constexpr u32 mmCP_MEC_ME2_UCODE_ADDR__CI                      = 0x305E;
static constexpr u32 mmCP_MEC_ME2_UCODE_DATA__CI                      = 0x305F;
static constexpr u32 mmCP_MEM_SLP_CNTL                                = 0x3079;
static constexpr u32 mmCP_MEQ_AVAIL                                   = 0x21DD;
static constexpr u32 mmCP_MEQ_STAT                                    = 0x21E5;
static constexpr u32 mmCP_MEQ_STQ_THRESHOLD__CI__VI                   = 0x21BD;
static constexpr u32 mmCP_MEQ_THRESHOLDS                              = 0x21D9;
static constexpr u32 mmCP_ME_ATOMIC_PREOP_HI__CI__VI                  = 0xC05E;
static constexpr u32 mmCP_ME_ATOMIC_PREOP_LO__CI__VI                  = 0xC05D;
static constexpr u32 mmCP_ME_CNTL                                     = 0x21B6;
static constexpr u32 mmCP_ME_GDS_ATOMIC0_PREOP_HI__CI__VI             = 0xC060;
static constexpr u32 mmCP_ME_GDS_ATOMIC0_PREOP_LO__CI__VI             = 0xC05F;
static constexpr u32 mmCP_ME_GDS_ATOMIC1_PREOP_HI__CI__VI             = 0xC062;
static constexpr u32 mmCP_ME_GDS_ATOMIC1_PREOP_LO__CI__VI             = 0xC061;
static constexpr u32 mmCP_ME_HEADER_DUMP                              = 0x21A1;
static constexpr u32 mmCP_ME_INTR_ROUTINE_START__CI__VI               = 0x30AA;
static constexpr u32 mmCP_ME_MC_RADDR_HI__CI__VI                      = 0xC06E;
static constexpr u32 mmCP_ME_MC_RADDR_HI__SI                          = 0x216E;
static constexpr u32 mmCP_ME_MC_RADDR_LO__CI__VI                      = 0xC06D;
static constexpr u32 mmCP_ME_MC_RADDR_LO__SI                          = 0x216D;
static constexpr u32 mmCP_ME_MC_WADDR_HI__CI__VI                      = 0xC06A;
static constexpr u32 mmCP_ME_MC_WADDR_HI__SI                          = 0x216A;
static constexpr u32 mmCP_ME_MC_WADDR_LO__CI__VI                      = 0xC069;
static constexpr u32 mmCP_ME_MC_WADDR_LO__SI                          = 0x2169;
static constexpr u32 mmCP_ME_MC_WDATA_HI__CI__VI                      = 0xC06C;
static constexpr u32 mmCP_ME_MC_WDATA_HI__SI                          = 0x216C;
static constexpr u32 mmCP_ME_MC_WDATA_LO__CI__VI                      = 0xC06B;
static constexpr u32 mmCP_ME_MC_WDATA_LO__SI                          = 0x216B;
static constexpr u32 mmCP_ME_PREEMPTION                               = 0x21B9;
static constexpr u32 mmCP_ME_PRGRM_CNTR_START__CI__VI                 = 0x30A5;
static constexpr u32 mmCP_MQD_BASE_ADDR_HI__CI__VI                    = 0x3246;
static constexpr u32 mmCP_MQD_BASE_ADDR__CI__VI                       = 0x3245;
static constexpr u32 mmCP_MQD_CONTROL__CI__VI                         = 0x3267;
static constexpr u32 mmCP_NUM_PRIM_NEEDED_COUNT0_HI__CI__VI           = 0xC00B;
static constexpr u32 mmCP_NUM_PRIM_NEEDED_COUNT0_HI__SI               = 0x210B;
static constexpr u32 mmCP_NUM_PRIM_NEEDED_COUNT0_LO__CI__VI           = 0xC00A;
static constexpr u32 mmCP_NUM_PRIM_NEEDED_COUNT0_LO__SI               = 0x210A;
static constexpr u32 mmCP_NUM_PRIM_NEEDED_COUNT1_HI__CI__VI           = 0xC00F;
static constexpr u32 mmCP_NUM_PRIM_NEEDED_COUNT1_HI__SI               = 0x210F;
static constexpr u32 mmCP_NUM_PRIM_NEEDED_COUNT1_LO__CI__VI           = 0xC00E;
static constexpr u32 mmCP_NUM_PRIM_NEEDED_COUNT1_LO__SI               = 0x210E;
static constexpr u32 mmCP_NUM_PRIM_NEEDED_COUNT2_HI__CI__VI           = 0xC013;
static constexpr u32 mmCP_NUM_PRIM_NEEDED_COUNT2_HI__SI               = 0x2113;
static constexpr u32 mmCP_NUM_PRIM_NEEDED_COUNT2_LO__CI__VI           = 0xC012;
static constexpr u32 mmCP_NUM_PRIM_NEEDED_COUNT2_LO__SI               = 0x2112;
static constexpr u32 mmCP_NUM_PRIM_NEEDED_COUNT3_HI__CI__VI           = 0xC017;
static constexpr u32 mmCP_NUM_PRIM_NEEDED_COUNT3_HI__SI               = 0x2117;
static constexpr u32 mmCP_NUM_PRIM_NEEDED_COUNT3_LO__CI__VI           = 0xC016;
static constexpr u32 mmCP_NUM_PRIM_NEEDED_COUNT3_LO__SI               = 0x2116;
static constexpr u32 mmCP_NUM_PRIM_WRITTEN_COUNT0_HI__CI__VI          = 0xC009;
static constexpr u32 mmCP_NUM_PRIM_WRITTEN_COUNT0_HI__SI              = 0x2109;
static constexpr u32 mmCP_NUM_PRIM_WRITTEN_COUNT0_LO__CI__VI          = 0xC008;
static constexpr u32 mmCP_NUM_PRIM_WRITTEN_COUNT0_LO__SI              = 0x2108;
static constexpr u32 mmCP_NUM_PRIM_WRITTEN_COUNT1_HI__CI__VI          = 0xC00D;
static constexpr u32 mmCP_NUM_PRIM_WRITTEN_COUNT1_HI__SI              = 0x210D;
static constexpr u32 mmCP_NUM_PRIM_WRITTEN_COUNT1_LO__CI__VI          = 0xC00C;
static constexpr u32 mmCP_NUM_PRIM_WRITTEN_COUNT1_LO__SI              = 0x210C;
static constexpr u32 mmCP_NUM_PRIM_WRITTEN_COUNT2_HI__CI__VI          = 0xC011;
static constexpr u32 mmCP_NUM_PRIM_WRITTEN_COUNT2_HI__SI              = 0x2111;
static constexpr u32 mmCP_NUM_PRIM_WRITTEN_COUNT2_LO__CI__VI          = 0xC010;
static constexpr u32 mmCP_NUM_PRIM_WRITTEN_COUNT2_LO__SI              = 0x2110;
static constexpr u32 mmCP_NUM_PRIM_WRITTEN_COUNT3_HI__CI__VI          = 0xC015;
static constexpr u32 mmCP_NUM_PRIM_WRITTEN_COUNT3_HI__SI              = 0x2115;
static constexpr u32 mmCP_NUM_PRIM_WRITTEN_COUNT3_LO__CI__VI          = 0xC014;
static constexpr u32 mmCP_NUM_PRIM_WRITTEN_COUNT3_LO__SI              = 0x2114;
static constexpr u32 mmCP_PA_CINVOC_COUNT_HI__CI__VI                  = 0xC029;
static constexpr u32 mmCP_PA_CINVOC_COUNT_HI__SI                      = 0x2129;
static constexpr u32 mmCP_PA_CINVOC_COUNT_LO__CI__VI                  = 0xC028;
static constexpr u32 mmCP_PA_CINVOC_COUNT_LO__SI                      = 0x2128;
static constexpr u32 mmCP_PA_CPRIM_COUNT_HI__CI__VI                   = 0xC02B;
static constexpr u32 mmCP_PA_CPRIM_COUNT_HI__SI                       = 0x212B;
static constexpr u32 mmCP_PA_CPRIM_COUNT_LO__CI__VI                   = 0xC02A;
static constexpr u32 mmCP_PA_CPRIM_COUNT_LO__SI                       = 0x212A;
static constexpr u32 mmCP_PERFCOUNTER_HI__SI                          = 0x21FE;
static constexpr u32 mmCP_PERFCOUNTER_LO__SI                          = 0x21FD;
static constexpr u32 mmCP_PERFCOUNTER_SELECT__SI                      = 0x21FC;
static constexpr u32 mmCP_PERFMON_CNTL__CI__VI                        = 0xD808;
static constexpr u32 mmCP_PERFMON_CNTL__SI                            = 0x21FF;
static constexpr u32 mmCP_PERFMON_CNTX_CNTL                           = 0xA0D8;
static constexpr u32 mmCP_PFP_ATOMIC_PREOP_HI__CI__VI                 = 0xC053;
static constexpr u32 mmCP_PFP_ATOMIC_PREOP_LO__CI__VI                 = 0xC052;
static constexpr u32 mmCP_PFP_GDS_ATOMIC0_PREOP_HI__CI__VI            = 0xC055;
static constexpr u32 mmCP_PFP_GDS_ATOMIC0_PREOP_LO__CI__VI            = 0xC054;
static constexpr u32 mmCP_PFP_GDS_ATOMIC1_PREOP_HI__CI__VI            = 0xC057;
static constexpr u32 mmCP_PFP_GDS_ATOMIC1_PREOP_LO__CI__VI            = 0xC056;
static constexpr u32 mmCP_PFP_HEADER_DUMP                             = 0x21A2;
static constexpr u32 mmCP_PFP_IB_CONTROL__CI__VI                      = 0xC08D;
static constexpr u32 mmCP_PFP_IB_CONTROL__SI                          = 0x218D;
static constexpr u32 mmCP_PFP_INTR_ROUTINE_START__CI__VI              = 0x30A9;
static constexpr u32 mmCP_PFP_LOAD_CONTROL__CI__VI                    = 0xC08E;
static constexpr u32 mmCP_PFP_LOAD_CONTROL__SI                        = 0x218E;
static constexpr u32 mmCP_PFP_PRGRM_CNTR_START__CI__VI                = 0x30A4;
static constexpr u32 mmCP_PIPEID__CI__VI                              = 0xA0D9;
static constexpr u32 mmCP_PIPE_STATS_ADDR_HI__CI__VI                  = 0xC019;
static constexpr u32 mmCP_PIPE_STATS_ADDR_HI__SI                      = 0x2119;
static constexpr u32 mmCP_PIPE_STATS_ADDR_LO__CI__VI                  = 0xC018;
static constexpr u32 mmCP_PIPE_STATS_ADDR_LO__SI                      = 0x2118;
static constexpr u32 mmCP_PQ_WPTR_POLL_CNTL1__CI__VI                  = 0x3084;
static constexpr u32 mmCP_PQ_WPTR_POLL_CNTL__CI__VI                   = 0x3083;
static constexpr u32 mmCP_PRT_LOD_STATS_CNTL0__CI__VI                 = 0x20AD;
static constexpr u32 mmCP_PRT_LOD_STATS_CNTL1__CI__VI                 = 0x20AE;
static constexpr u32 mmCP_PRT_LOD_STATS_CNTL2__CI__VI                 = 0x20AF;
static constexpr u32 mmCP_PWR_CNTL                                    = 0x3078;
static constexpr u32 mmCP_QUEUE_THRESHOLDS                            = 0x21D8;
static constexpr u32 mmCP_RB0_BASE                                    = 0x3040;
static constexpr u32 mmCP_RB0_BASE_HI__CI__VI                         = 0x30B1;
static constexpr u32 mmCP_RB0_CNTL                                    = 0x3041;
static constexpr u32 mmCP_RB0_RPTR                                    = 0x21C0;
static constexpr u32 mmCP_RB0_RPTR_ADDR                               = 0x3043;
static constexpr u32 mmCP_RB0_RPTR_ADDR_HI                            = 0x3044;
static constexpr u32 mmCP_RB0_WPTR                                    = 0x3045;
static constexpr u32 mmCP_RB1_BASE                                    = 0x3060;
static constexpr u32 mmCP_RB1_BASE_HI__CI__VI                         = 0x30B2;
static constexpr u32 mmCP_RB1_CNTL                                    = 0x3061;
static constexpr u32 mmCP_RB1_RPTR                                    = 0x21BF;
static constexpr u32 mmCP_RB1_RPTR_ADDR                               = 0x3062;
static constexpr u32 mmCP_RB1_RPTR_ADDR_HI                            = 0x3063;
static constexpr u32 mmCP_RB1_WPTR                                    = 0x3064;
static constexpr u32 mmCP_RB2_BASE                                    = 0x3065;
static constexpr u32 mmCP_RB2_CNTL                                    = 0x3066;
static constexpr u32 mmCP_RB2_RPTR                                    = 0x21BE;
static constexpr u32 mmCP_RB2_RPTR_ADDR                               = 0x3067;
static constexpr u32 mmCP_RB2_RPTR_ADDR_HI                            = 0x3068;
static constexpr u32 mmCP_RB2_WPTR                                    = 0x3069;
static constexpr u32 mmCP_RB_BASE                                     = 0x3040;
static constexpr u32 mmCP_RB_CNTL                                     = 0x3041;
static constexpr u32 mmCP_RB_OFFSET__CI__VI                           = 0xC091;
static constexpr u32 mmCP_RB_OFFSET__SI                               = 0x2191;
static constexpr u32 mmCP_RB_RPTR                                     = 0x21C0;
static constexpr u32 mmCP_RB_RPTR_ADDR                                = 0x3043;
static constexpr u32 mmCP_RB_RPTR_ADDR_HI                             = 0x3044;
static constexpr u32 mmCP_RB_RPTR_WR                                  = 0x3042;
static constexpr u32 mmCP_RB_VMID                                     = 0x3051;
static constexpr u32 mmCP_RB_WPTR                                     = 0x3045;
static constexpr u32 mmCP_RB_WPTR_DELAY                               = 0x21C1;
static constexpr u32 mmCP_RB_WPTR_POLL_ADDR_HI                        = 0x3047;
static constexpr u32 mmCP_RB_WPTR_POLL_ADDR_LO                        = 0x3046;
static constexpr u32 mmCP_RB_WPTR_POLL_CNTL                           = 0x21C2;
static constexpr u32 mmCP_RING0_PRIORITY                              = 0x304D;
static constexpr u32 mmCP_RING1_PRIORITY                              = 0x304E;
static constexpr u32 mmCP_RING2_PRIORITY                              = 0x304F;
static constexpr u32 mmCP_RINGID                                      = 0xA0D9;
static constexpr u32 mmCP_RING_PRIORITY_CNTS                          = 0x304C;
static constexpr u32 mmCP_ROQ1_THRESHOLDS                             = 0x21D5;
static constexpr u32 mmCP_ROQ2_AVAIL                                  = 0x21DC;
static constexpr u32 mmCP_ROQ2_THRESHOLDS                             = 0x21D6;
static constexpr u32 mmCP_ROQ_AVAIL                                   = 0x21DA;
static constexpr u32 mmCP_ROQ_IB1_STAT                                = 0x21E1;
static constexpr u32 mmCP_ROQ_IB2_STAT                                = 0x21E2;
static constexpr u32 mmCP_ROQ_RB_STAT                                 = 0x21E0;
static constexpr u32 mmCP_ROQ_THRESHOLDS__CI__VI                      = 0x21BC;
static constexpr u32 mmCP_SCRATCH_DATA__CI__VI                        = 0xC090;
static constexpr u32 mmCP_SCRATCH_DATA__SI                            = 0x2190;
static constexpr u32 mmCP_SCRATCH_INDEX__CI__VI                       = 0xC08F;
static constexpr u32 mmCP_SCRATCH_INDEX__SI                           = 0x218F;
static constexpr u32 mmCP_SC_PSINVOC_COUNT0_HI__CI__VI                = 0xC02D;
static constexpr u32 mmCP_SC_PSINVOC_COUNT0_HI__SI                    = 0x212D;
static constexpr u32 mmCP_SC_PSINVOC_COUNT0_LO__CI__VI                = 0xC02C;
static constexpr u32 mmCP_SC_PSINVOC_COUNT0_LO__SI                    = 0x212C;
static constexpr u32 mmCP_SC_PSINVOC_COUNT1_HI__CI__VI                = 0xC02F;
static constexpr u32 mmCP_SC_PSINVOC_COUNT1_HI__SI                    = 0x212F;
static constexpr u32 mmCP_SC_PSINVOC_COUNT1_LO__CI__VI                = 0xC02E;
static constexpr u32 mmCP_SC_PSINVOC_COUNT1_LO__SI                    = 0x212E;
static constexpr u32 mmCP_SEM_WAIT_TIMER__CI__VI                      = 0xC06F;
static constexpr u32 mmCP_SEM_WAIT_TIMER__SI                          = 0x216F;
static constexpr u32 mmCP_SIG_SEM_ADDR_HI__CI__VI                     = 0xC071;
static constexpr u32 mmCP_SIG_SEM_ADDR_HI__SI                         = 0x2171;
static constexpr u32 mmCP_SIG_SEM_ADDR_LO__CI__VI                     = 0xC070;
static constexpr u32 mmCP_SIG_SEM_ADDR_LO__SI                         = 0x2170;
static constexpr u32 mmCP_STALLED_STAT1                               = 0x219D;
static constexpr u32 mmCP_STALLED_STAT2                               = 0x219E;
static constexpr u32 mmCP_STALLED_STAT3                               = 0x219C;
static constexpr u32 mmCP_STAT                                        = 0x21A0;
static constexpr u32 mmCP_STQ_AVAIL                                   = 0x21DB;
static constexpr u32 mmCP_STQ_STAT                                    = 0x21E3;
static constexpr u32 mmCP_STQ_THRESHOLDS                              = 0x21D7;
static constexpr u32 mmCP_STQ_WR_STAT__CI__VI                         = 0x21E4;
static constexpr u32 mmCP_STREAM_OUT_ADDR_HI__CI__VI                  = 0xC007;
static constexpr u32 mmCP_STREAM_OUT_ADDR_HI__SI                      = 0x2107;
static constexpr u32 mmCP_STREAM_OUT_ADDR_LO__CI__VI                  = 0xC006;
static constexpr u32 mmCP_STREAM_OUT_ADDR_LO__SI                      = 0x2106;
static constexpr u32 mmCP_STRMOUT_CNTL__CI__VI                        = 0xC03F;
static constexpr u32 mmCP_STRMOUT_CNTL__SI                            = 0x213F;
static constexpr u32 mmCP_ST_BASE_HI__CI__VI                          = 0xC0D3;
static constexpr u32 mmCP_ST_BASE_HI__SI                              = 0x21D3;
static constexpr u32 mmCP_ST_BASE_LO__CI__VI                          = 0xC0D2;
static constexpr u32 mmCP_ST_BASE_LO__SI                              = 0x21D2;
static constexpr u32 mmCP_ST_BUFSZ__CI__VI                            = 0xC0D4;
static constexpr u32 mmCP_ST_BUFSZ__SI                                = 0x21D4;
static constexpr u32 mmCP_VGT_CSINVOC_COUNT_HI__CI__VI                = 0xC031;
static constexpr u32 mmCP_VGT_CSINVOC_COUNT_HI__SI                    = 0x2131;
static constexpr u32 mmCP_VGT_CSINVOC_COUNT_LO__CI__VI                = 0xC030;
static constexpr u32 mmCP_VGT_CSINVOC_COUNT_LO__SI                    = 0x2130;
static constexpr u32 mmCP_VGT_DSINVOC_COUNT_HI__CI__VI                = 0xC027;
static constexpr u32 mmCP_VGT_DSINVOC_COUNT_HI__SI                    = 0x2127;
static constexpr u32 mmCP_VGT_DSINVOC_COUNT_LO__CI__VI                = 0xC026;
static constexpr u32 mmCP_VGT_DSINVOC_COUNT_LO__SI                    = 0x2126;
static constexpr u32 mmCP_VGT_GSINVOC_COUNT_HI__CI__VI                = 0xC023;
static constexpr u32 mmCP_VGT_GSINVOC_COUNT_HI__SI                    = 0x2123;
static constexpr u32 mmCP_VGT_GSINVOC_COUNT_LO__CI__VI                = 0xC022;
static constexpr u32 mmCP_VGT_GSINVOC_COUNT_LO__SI                    = 0x2122;
static constexpr u32 mmCP_VGT_GSPRIM_COUNT_HI__CI__VI                 = 0xC01F;
static constexpr u32 mmCP_VGT_GSPRIM_COUNT_HI__SI                     = 0x211F;
static constexpr u32 mmCP_VGT_GSPRIM_COUNT_LO__CI__VI                 = 0xC01E;
static constexpr u32 mmCP_VGT_GSPRIM_COUNT_LO__SI                     = 0x211E;
static constexpr u32 mmCP_VGT_HSINVOC_COUNT_HI__CI__VI                = 0xC025;
static constexpr u32 mmCP_VGT_HSINVOC_COUNT_HI__SI                    = 0x2125;
static constexpr u32 mmCP_VGT_HSINVOC_COUNT_LO__CI__VI                = 0xC024;
static constexpr u32 mmCP_VGT_HSINVOC_COUNT_LO__SI                    = 0x2124;
static constexpr u32 mmCP_VGT_IAPRIM_COUNT_HI__CI__VI                 = 0xC01D;
static constexpr u32 mmCP_VGT_IAPRIM_COUNT_HI__SI                     = 0x211D;
static constexpr u32 mmCP_VGT_IAPRIM_COUNT_LO__CI__VI                 = 0xC01C;
static constexpr u32 mmCP_VGT_IAPRIM_COUNT_LO__SI                     = 0x211C;
static constexpr u32 mmCP_VGT_IAVERT_COUNT_HI__CI__VI                 = 0xC01B;
static constexpr u32 mmCP_VGT_IAVERT_COUNT_HI__SI                     = 0x211B;
static constexpr u32 mmCP_VGT_IAVERT_COUNT_LO__CI__VI                 = 0xC01A;
static constexpr u32 mmCP_VGT_IAVERT_COUNT_LO__SI                     = 0x211A;
static constexpr u32 mmCP_VGT_VSINVOC_COUNT_HI__CI__VI                = 0xC021;
static constexpr u32 mmCP_VGT_VSINVOC_COUNT_HI__SI                    = 0x2121;
static constexpr u32 mmCP_VGT_VSINVOC_COUNT_LO__CI__VI                = 0xC020;
static constexpr u32 mmCP_VGT_VSINVOC_COUNT_LO__SI                    = 0x2120;
static constexpr u32 mmCP_VMID                                        = 0xA0DA;
static constexpr u32 mmCP_VMID_PREEMPT__CI__VI                        = 0x30B6;
static constexpr u32 mmCP_VMID_RESET__CI__VI                          = 0x30B3;
static constexpr u32 mmCP_WAIT_REG_MEM_TIMEOUT__CI__VI                = 0xC074;
static constexpr u32 mmCP_WAIT_REG_MEM_TIMEOUT__SI                    = 0x2174;
static constexpr u32 mmCP_WAIT_SEM_ADDR_HI__CI__VI                    = 0xC076;
static constexpr u32 mmCP_WAIT_SEM_ADDR_HI__SI                        = 0x2176;
static constexpr u32 mmCP_WAIT_SEM_ADDR_LO__CI__VI                    = 0xC075;
static constexpr u32 mmCP_WAIT_SEM_ADDR_LO__SI                        = 0x2175;
static constexpr u32 mmCRTC0_CRTC_ALLOW_STOP_OFF_V_CNT__SI__VI        = 0x1BC3;
static constexpr u32 mmCRTC0_CRTC_BLACK_COLOR__SI                     = 0x1BA2;
static constexpr u32 mmCRTC0_CRTC_BLANK_CONTROL                       = 0x1B9D;
static constexpr u32 mmCRTC0_CRTC_BLANK_DATA_COLOR__SI                = 0x1BA1;
static constexpr u32 mmCRTC0_CRTC_CONTROL__SI__VI                     = 0x1B9C;
static constexpr u32 mmCRTC0_CRTC_COUNT_CONTROL__SI__VI               = 0x1BA9;
static constexpr u32 mmCRTC0_CRTC_COUNT_RESET__SI__VI                 = 0x1BAA;
static constexpr u32 mmCRTC0_CRTC_DOUBLE_BUFFER_CONTROL__SI__VI       = 0x1BB6;
static constexpr u32 mmCRTC0_CRTC_DTMTEST_CNTL__SI__VI                = 0x1B92;
static constexpr u32 mmCRTC0_CRTC_DTMTEST_STATUS_POSITION__SI__VI     = 0x1B93;
static constexpr u32 mmCRTC0_CRTC_FLOW_CONTROL__SI__VI                = 0x1B99;
static constexpr u32 mmCRTC0_CRTC_FORCE_COUNT_NOW_CNTL__SI__VI        = 0x1B98;
static constexpr u32 mmCRTC0_CRTC_H_BLANK_START_END__SI__VI           = 0x1B81;
static constexpr u32 mmCRTC0_CRTC_H_SYNC_A_CNTL__SI__VI               = 0x1B83;
static constexpr u32 mmCRTC0_CRTC_H_SYNC_A__SI__VI                    = 0x1B82;
static constexpr u32 mmCRTC0_CRTC_H_SYNC_B_CNTL__SI__VI               = 0x1B85;
static constexpr u32 mmCRTC0_CRTC_H_SYNC_B__SI__VI                    = 0x1B84;
static constexpr u32 mmCRTC0_CRTC_H_TOTAL__SI__VI                     = 0x1B80;
static constexpr u32 mmCRTC0_CRTC_INTERLACE_CONTROL__SI__VI           = 0x1B9E;
static constexpr u32 mmCRTC0_CRTC_INTERLACE_STATUS__SI__VI            = 0x1B9F;
static constexpr u32 mmCRTC0_CRTC_INTERRUPT_CONTROL__SI__VI           = 0x1BB4;
static constexpr u32 mmCRTC0_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE__SI__VI  = 0x1BAB;
static constexpr u32 mmCRTC0_CRTC_MASTER_EN__SI__VI                   = 0x1BC2;
static constexpr u32 mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT_TIMER__SI__VI  = 0x1BC0;
static constexpr u32 mmCRTC0_CRTC_MVP_INBAND_CNTL_INSERT__SI__VI      = 0x1BBF;
static constexpr u32 mmCRTC0_CRTC_MVP_STATUS__SI__VI                  = 0x1BC1;
static constexpr u32 mmCRTC0_CRTC_NOM_VERT_POSITION__SI__VI           = 0x1BA5;
static constexpr u32 mmCRTC0_CRTC_OVERSCAN_COLOR__SI                  = 0x1BA0;
static constexpr u32 mmCRTC0_CRTC_PIXEL_DATA_READBACK__SI             = 0x1B9A;
static constexpr u32 mmCRTC0_CRTC_SNAPSHOT_CONTROL__SI__VI            = 0x1BB0;
static constexpr u32 mmCRTC0_CRTC_SNAPSHOT_FRAME__SI__VI              = 0x1BB2;
static constexpr u32 mmCRTC0_CRTC_SNAPSHOT_POSITION__SI__VI           = 0x1BB1;
static constexpr u32 mmCRTC0_CRTC_SNAPSHOT_STATUS__SI__VI             = 0x1BAF;
static constexpr u32 mmCRTC0_CRTC_START_LINE_CONTROL__SI__VI          = 0x1BB3;
static constexpr u32 mmCRTC0_CRTC_STATUS                              = 0x1BA3;
static constexpr u32 mmCRTC0_CRTC_STATUS_FRAME_COUNT__SI__VI          = 0x1BA6;
static constexpr u32 mmCRTC0_CRTC_STATUS_HV_COUNT__SI__VI             = 0x1BA8;
static constexpr u32 mmCRTC0_CRTC_STATUS_POSITION                     = 0x1BA4;
static constexpr u32 mmCRTC0_CRTC_STATUS_VF_COUNT__SI__VI             = 0x1BA7;
static constexpr u32 mmCRTC0_CRTC_STEREO_CONTROL__SI__VI              = 0x1BAE;
static constexpr u32 mmCRTC0_CRTC_STEREO_FORCE_NEXT_EYE__SI           = 0x1B9B;
static constexpr u32 mmCRTC0_CRTC_STEREO_STATUS__SI__VI               = 0x1BAD;
static constexpr u32 mmCRTC0_CRTC_TEST_DEBUG_DATA__SI__VI             = 0x1BC7;
static constexpr u32 mmCRTC0_CRTC_TEST_DEBUG_INDEX__SI__VI            = 0x1BC6;
static constexpr u32 mmCRTC0_CRTC_TEST_PATTERN_COLOR__SI__VI          = 0x1BBC;
static constexpr u32 mmCRTC0_CRTC_TEST_PATTERN_CONTROL__SI__VI        = 0x1BBA;
static constexpr u32 mmCRTC0_CRTC_TEST_PATTERN_PARAMETERS__SI__VI     = 0x1BBB;
static constexpr u32 mmCRTC0_CRTC_TRIGA_CNTL__SI__VI                  = 0x1B94;
static constexpr u32 mmCRTC0_CRTC_TRIGA_MANUAL_TRIG__SI__VI           = 0x1B95;
static constexpr u32 mmCRTC0_CRTC_TRIGB_CNTL__SI__VI                  = 0x1B96;
static constexpr u32 mmCRTC0_CRTC_TRIGB_MANUAL_TRIG__SI__VI           = 0x1B97;
static constexpr u32 mmCRTC0_CRTC_UPDATE_LOCK__SI__VI                 = 0x1BB5;
static constexpr u32 mmCRTC0_CRTC_VBI_END__SI__VI                     = 0x1B86;
static constexpr u32 mmCRTC0_CRTC_VERT_SYNC_CONTROL__SI__VI           = 0x1BAC;
static constexpr u32 mmCRTC0_CRTC_VGA_PARAMETER_CAPTURE_MODE__SI__VI  = 0x1BB7;
static constexpr u32 mmCRTC0_CRTC_VSYNC_NOM_INT_STATUS__SI__VI        = 0x1B8C;
static constexpr u32 mmCRTC0_CRTC_V_BLANK_START_END__SI__VI           = 0x1B8D;
static constexpr u32 mmCRTC0_CRTC_V_SYNC_A_CNTL__SI__VI               = 0x1B8F;
static constexpr u32 mmCRTC0_CRTC_V_SYNC_A__SI__VI                    = 0x1B8E;
static constexpr u32 mmCRTC0_CRTC_V_SYNC_B_CNTL__SI__VI               = 0x1B91;
static constexpr u32 mmCRTC0_CRTC_V_SYNC_B__SI__VI                    = 0x1B90;
static constexpr u32 mmCRTC0_CRTC_V_TOTAL_CONTROL__SI__VI             = 0x1B8A;
static constexpr u32 mmCRTC0_CRTC_V_TOTAL_INT_STATUS__SI__VI          = 0x1B8B;
static constexpr u32 mmCRTC0_CRTC_V_TOTAL_MAX__SI__VI                 = 0x1B89;
static constexpr u32 mmCRTC0_CRTC_V_TOTAL_MIN__SI__VI                 = 0x1B88;
static constexpr u32 mmCRTC0_CRTC_V_TOTAL__SI__VI                     = 0x1B87;
static constexpr u32 mmCRTC0_CRTC_V_UPDATE_INT_STATUS__SI__VI         = 0x1BC4;
static constexpr u32 mmCRTC0_MASTER_UPDATE_LOCK__SI__VI               = 0x1BBD;
static constexpr u32 mmCRTC0_MASTER_UPDATE_MODE                       = 0x1BBE;
static constexpr u32 mmCRTC0_PIXEL_RATE_CNTL__SI                      = 0x0120;
static constexpr u32 mmCRTC1_CRTC_ALLOW_STOP_OFF_V_CNT__SI            = 0x1EC3;
static constexpr u32 mmCRTC1_CRTC_BLACK_COLOR__SI                     = 0x1EA2;
static constexpr u32 mmCRTC1_CRTC_BLANK_DATA_COLOR__SI                = 0x1EA1;
static constexpr u32 mmCRTC1_CRTC_CONTROL__SI                         = 0x1E9C;
static constexpr u32 mmCRTC1_CRTC_COUNT_CONTROL__SI                   = 0x1EA9;
static constexpr u32 mmCRTC1_CRTC_COUNT_RESET__SI                     = 0x1EAA;
static constexpr u32 mmCRTC1_CRTC_DOUBLE_BUFFER_CONTROL__SI           = 0x1EB6;
static constexpr u32 mmCRTC1_CRTC_DTMTEST_CNTL__SI                    = 0x1E92;
static constexpr u32 mmCRTC1_CRTC_DTMTEST_STATUS_POSITION__SI         = 0x1E93;
static constexpr u32 mmCRTC1_CRTC_FLOW_CONTROL__SI                    = 0x1E99;
static constexpr u32 mmCRTC1_CRTC_FORCE_COUNT_NOW_CNTL__SI            = 0x1E98;
static constexpr u32 mmCRTC1_CRTC_H_BLANK_START_END__SI               = 0x1E81;
static constexpr u32 mmCRTC1_CRTC_H_SYNC_A_CNTL__SI                   = 0x1E83;
static constexpr u32 mmCRTC1_CRTC_H_SYNC_A__SI                        = 0x1E82;
static constexpr u32 mmCRTC1_CRTC_H_SYNC_B_CNTL__SI                   = 0x1E85;
static constexpr u32 mmCRTC1_CRTC_H_SYNC_B__SI                        = 0x1E84;
static constexpr u32 mmCRTC1_CRTC_H_TOTAL__SI                         = 0x1E80;
static constexpr u32 mmCRTC1_CRTC_INTERLACE_CONTROL__SI               = 0x1E9E;
static constexpr u32 mmCRTC1_CRTC_INTERLACE_STATUS__SI                = 0x1E9F;
static constexpr u32 mmCRTC1_CRTC_INTERRUPT_CONTROL__SI               = 0x1EB4;
static constexpr u32 mmCRTC1_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE__SI    = 0x1EAB;
static constexpr u32 mmCRTC1_CRTC_MASTER_EN__SI                       = 0x1EC2;
static constexpr u32 mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT_TIMER__SI    = 0x1EC0;
static constexpr u32 mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT__SI          = 0x1EBF;
static constexpr u32 mmCRTC1_CRTC_MVP_STATUS__SI                      = 0x1EC1;
static constexpr u32 mmCRTC1_CRTC_NOM_VERT_POSITION__SI               = 0x1EA5;
static constexpr u32 mmCRTC1_CRTC_OVERSCAN_COLOR__SI                  = 0x1EA0;
static constexpr u32 mmCRTC1_CRTC_PIXEL_DATA_READBACK__SI             = 0x1E9A;
static constexpr u32 mmCRTC1_CRTC_SNAPSHOT_CONTROL__SI                = 0x1EB0;
static constexpr u32 mmCRTC1_CRTC_SNAPSHOT_FRAME__SI                  = 0x1EB2;
static constexpr u32 mmCRTC1_CRTC_SNAPSHOT_POSITION__SI               = 0x1EB1;
static constexpr u32 mmCRTC1_CRTC_SNAPSHOT_STATUS__SI                 = 0x1EAF;
static constexpr u32 mmCRTC1_CRTC_START_LINE_CONTROL__SI              = 0x1EB3;
static constexpr u32 mmCRTC1_CRTC_STATUS_FRAME_COUNT__SI              = 0x1EA6;
static constexpr u32 mmCRTC1_CRTC_STATUS_HV_COUNT__SI                 = 0x1EA8;
static constexpr u32 mmCRTC1_CRTC_STATUS_VF_COUNT__SI                 = 0x1EA7;
static constexpr u32 mmCRTC1_CRTC_STEREO_CONTROL__SI                  = 0x1EAE;
static constexpr u32 mmCRTC1_CRTC_STEREO_FORCE_NEXT_EYE__SI           = 0x1E9B;
static constexpr u32 mmCRTC1_CRTC_STEREO_STATUS__SI                   = 0x1EAD;
static constexpr u32 mmCRTC1_CRTC_TEST_DEBUG_DATA__SI                 = 0x1EC7;
static constexpr u32 mmCRTC1_CRTC_TEST_DEBUG_INDEX__SI                = 0x1EC6;
static constexpr u32 mmCRTC1_CRTC_TEST_PATTERN_COLOR__SI              = 0x1EBC;
static constexpr u32 mmCRTC1_CRTC_TEST_PATTERN_CONTROL__SI            = 0x1EBA;
static constexpr u32 mmCRTC1_CRTC_TEST_PATTERN_PARAMETERS__SI         = 0x1EBB;
static constexpr u32 mmCRTC1_CRTC_TRIGA_CNTL__SI                      = 0x1E94;
static constexpr u32 mmCRTC1_CRTC_TRIGA_MANUAL_TRIG__SI               = 0x1E95;
static constexpr u32 mmCRTC1_CRTC_TRIGB_CNTL__SI                      = 0x1E96;
static constexpr u32 mmCRTC1_CRTC_TRIGB_MANUAL_TRIG__SI               = 0x1E97;
static constexpr u32 mmCRTC1_CRTC_UPDATE_LOCK__SI                     = 0x1EB5;
static constexpr u32 mmCRTC1_CRTC_VBI_END__SI                         = 0x1E86;
static constexpr u32 mmCRTC1_CRTC_VERT_SYNC_CONTROL__SI               = 0x1EAC;
static constexpr u32 mmCRTC1_CRTC_VGA_PARAMETER_CAPTURE_MODE__SI      = 0x1EB7;
static constexpr u32 mmCRTC1_CRTC_VSYNC_NOM_INT_STATUS__SI            = 0x1E8C;
static constexpr u32 mmCRTC1_CRTC_V_BLANK_START_END__SI               = 0x1E8D;
static constexpr u32 mmCRTC1_CRTC_V_SYNC_A_CNTL__SI                   = 0x1E8F;
static constexpr u32 mmCRTC1_CRTC_V_SYNC_A__SI                        = 0x1E8E;
static constexpr u32 mmCRTC1_CRTC_V_SYNC_B_CNTL__SI                   = 0x1E91;
static constexpr u32 mmCRTC1_CRTC_V_SYNC_B__SI                        = 0x1E90;
static constexpr u32 mmCRTC1_CRTC_V_TOTAL_CONTROL__SI                 = 0x1E8A;
static constexpr u32 mmCRTC1_CRTC_V_TOTAL_INT_STATUS__SI              = 0x1E8B;
static constexpr u32 mmCRTC1_CRTC_V_TOTAL_MAX__SI                     = 0x1E89;
static constexpr u32 mmCRTC1_CRTC_V_TOTAL_MIN__SI                     = 0x1E88;
static constexpr u32 mmCRTC1_CRTC_V_TOTAL__SI                         = 0x1E87;
static constexpr u32 mmCRTC1_CRTC_V_UPDATE_INT_STATUS__SI             = 0x1EC4;
static constexpr u32 mmCRTC1_MASTER_UPDATE_LOCK__SI                   = 0x1EBD;
static constexpr u32 mmCRTC1_PIXEL_RATE_CNTL__SI                      = 0x0121;
static constexpr u32 mmCRTC2_CRTC_ALLOW_STOP_OFF_V_CNT__SI            = 0x41C3;
static constexpr u32 mmCRTC2_CRTC_BLACK_COLOR__SI                     = 0x41A2;
static constexpr u32 mmCRTC2_CRTC_BLANK_DATA_COLOR__SI                = 0x41A1;
static constexpr u32 mmCRTC2_CRTC_CONTROL__SI                         = 0x419C;
static constexpr u32 mmCRTC2_CRTC_COUNT_CONTROL__SI                   = 0x41A9;
static constexpr u32 mmCRTC2_CRTC_COUNT_RESET__SI                     = 0x41AA;
static constexpr u32 mmCRTC2_CRTC_DOUBLE_BUFFER_CONTROL__SI           = 0x41B6;
static constexpr u32 mmCRTC2_CRTC_DTMTEST_CNTL__SI                    = 0x4192;
static constexpr u32 mmCRTC2_CRTC_DTMTEST_STATUS_POSITION__SI         = 0x4193;
static constexpr u32 mmCRTC2_CRTC_FLOW_CONTROL__SI                    = 0x4199;
static constexpr u32 mmCRTC2_CRTC_FORCE_COUNT_NOW_CNTL__SI            = 0x4198;
static constexpr u32 mmCRTC2_CRTC_H_BLANK_START_END__SI               = 0x4181;
static constexpr u32 mmCRTC2_CRTC_H_SYNC_A_CNTL__SI                   = 0x4183;
static constexpr u32 mmCRTC2_CRTC_H_SYNC_A__SI                        = 0x4182;
static constexpr u32 mmCRTC2_CRTC_H_SYNC_B_CNTL__SI                   = 0x4185;
static constexpr u32 mmCRTC2_CRTC_H_SYNC_B__SI                        = 0x4184;
static constexpr u32 mmCRTC2_CRTC_H_TOTAL__SI                         = 0x4180;
static constexpr u32 mmCRTC2_CRTC_INTERLACE_CONTROL__SI               = 0x419E;
static constexpr u32 mmCRTC2_CRTC_INTERLACE_STATUS__SI                = 0x419F;
static constexpr u32 mmCRTC2_CRTC_INTERRUPT_CONTROL__SI               = 0x41B4;
static constexpr u32 mmCRTC2_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE__SI    = 0x41AB;
static constexpr u32 mmCRTC2_CRTC_MASTER_EN__SI                       = 0x41C2;
static constexpr u32 mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT_TIMER__SI    = 0x41C0;
static constexpr u32 mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT__SI          = 0x41BF;
static constexpr u32 mmCRTC2_CRTC_MVP_STATUS__SI                      = 0x41C1;
static constexpr u32 mmCRTC2_CRTC_NOM_VERT_POSITION__SI               = 0x41A5;
static constexpr u32 mmCRTC2_CRTC_OVERSCAN_COLOR__SI                  = 0x41A0;
static constexpr u32 mmCRTC2_CRTC_PIXEL_DATA_READBACK__SI             = 0x419A;
static constexpr u32 mmCRTC2_CRTC_SNAPSHOT_CONTROL__SI                = 0x41B0;
static constexpr u32 mmCRTC2_CRTC_SNAPSHOT_FRAME__SI                  = 0x41B2;
static constexpr u32 mmCRTC2_CRTC_SNAPSHOT_POSITION__SI               = 0x41B1;
static constexpr u32 mmCRTC2_CRTC_SNAPSHOT_STATUS__SI                 = 0x41AF;
static constexpr u32 mmCRTC2_CRTC_START_LINE_CONTROL__SI              = 0x41B3;
static constexpr u32 mmCRTC2_CRTC_STATUS_FRAME_COUNT__SI              = 0x41A6;
static constexpr u32 mmCRTC2_CRTC_STATUS_HV_COUNT__SI                 = 0x41A8;
static constexpr u32 mmCRTC2_CRTC_STATUS_VF_COUNT__SI                 = 0x41A7;
static constexpr u32 mmCRTC2_CRTC_STEREO_CONTROL__SI                  = 0x41AE;
static constexpr u32 mmCRTC2_CRTC_STEREO_FORCE_NEXT_EYE__SI           = 0x419B;
static constexpr u32 mmCRTC2_CRTC_STEREO_STATUS__SI                   = 0x41AD;
static constexpr u32 mmCRTC2_CRTC_TEST_DEBUG_DATA__SI                 = 0x41C7;
static constexpr u32 mmCRTC2_CRTC_TEST_DEBUG_INDEX__SI                = 0x41C6;
static constexpr u32 mmCRTC2_CRTC_TEST_PATTERN_COLOR__SI              = 0x41BC;
static constexpr u32 mmCRTC2_CRTC_TEST_PATTERN_CONTROL__SI            = 0x41BA;
static constexpr u32 mmCRTC2_CRTC_TEST_PATTERN_PARAMETERS__SI         = 0x41BB;
static constexpr u32 mmCRTC2_CRTC_TRIGA_CNTL__SI                      = 0x4194;
static constexpr u32 mmCRTC2_CRTC_TRIGA_MANUAL_TRIG__SI               = 0x4195;
static constexpr u32 mmCRTC2_CRTC_TRIGB_CNTL__SI                      = 0x4196;
static constexpr u32 mmCRTC2_CRTC_TRIGB_MANUAL_TRIG__SI               = 0x4197;
static constexpr u32 mmCRTC2_CRTC_UPDATE_LOCK__SI                     = 0x41B5;
static constexpr u32 mmCRTC2_CRTC_VBI_END__SI                         = 0x4186;
static constexpr u32 mmCRTC2_CRTC_VERT_SYNC_CONTROL__SI               = 0x41AC;
static constexpr u32 mmCRTC2_CRTC_VGA_PARAMETER_CAPTURE_MODE__SI      = 0x41B7;
static constexpr u32 mmCRTC2_CRTC_VSYNC_NOM_INT_STATUS__SI            = 0x418C;
static constexpr u32 mmCRTC2_CRTC_V_BLANK_START_END__SI               = 0x418D;
static constexpr u32 mmCRTC2_CRTC_V_SYNC_A_CNTL__SI                   = 0x418F;
static constexpr u32 mmCRTC2_CRTC_V_SYNC_A__SI                        = 0x418E;
static constexpr u32 mmCRTC2_CRTC_V_SYNC_B_CNTL__SI                   = 0x4191;
static constexpr u32 mmCRTC2_CRTC_V_SYNC_B__SI                        = 0x4190;
static constexpr u32 mmCRTC2_CRTC_V_TOTAL_CONTROL__SI                 = 0x418A;
static constexpr u32 mmCRTC2_CRTC_V_TOTAL_INT_STATUS__SI              = 0x418B;
static constexpr u32 mmCRTC2_CRTC_V_TOTAL_MAX__SI                     = 0x4189;
static constexpr u32 mmCRTC2_CRTC_V_TOTAL_MIN__SI                     = 0x4188;
static constexpr u32 mmCRTC2_CRTC_V_TOTAL__SI                         = 0x4187;
static constexpr u32 mmCRTC2_CRTC_V_UPDATE_INT_STATUS__SI             = 0x41C4;
static constexpr u32 mmCRTC2_MASTER_UPDATE_LOCK__SI                   = 0x41BD;
static constexpr u32 mmCRTC2_PIXEL_RATE_CNTL__SI                      = 0x0122;
static constexpr u32 mmCRTC3_CRTC_ALLOW_STOP_OFF_V_CNT__SI            = 0x44C3;
static constexpr u32 mmCRTC3_CRTC_BLACK_COLOR__SI                     = 0x44A2;
static constexpr u32 mmCRTC3_CRTC_BLANK_DATA_COLOR__SI                = 0x44A1;
static constexpr u32 mmCRTC3_CRTC_CONTROL__SI                         = 0x449C;
static constexpr u32 mmCRTC3_CRTC_COUNT_CONTROL__SI                   = 0x44A9;
static constexpr u32 mmCRTC3_CRTC_COUNT_RESET__SI                     = 0x44AA;
static constexpr u32 mmCRTC3_CRTC_DOUBLE_BUFFER_CONTROL__SI           = 0x44B6;
static constexpr u32 mmCRTC3_CRTC_DTMTEST_CNTL__SI                    = 0x4492;
static constexpr u32 mmCRTC3_CRTC_DTMTEST_STATUS_POSITION__SI         = 0x4493;
static constexpr u32 mmCRTC3_CRTC_FLOW_CONTROL__SI                    = 0x4499;
static constexpr u32 mmCRTC3_CRTC_FORCE_COUNT_NOW_CNTL__SI            = 0x4498;
static constexpr u32 mmCRTC3_CRTC_H_BLANK_START_END__SI               = 0x4481;
static constexpr u32 mmCRTC3_CRTC_H_SYNC_A_CNTL__SI                   = 0x4483;
static constexpr u32 mmCRTC3_CRTC_H_SYNC_A__SI                        = 0x4482;
static constexpr u32 mmCRTC3_CRTC_H_SYNC_B_CNTL__SI                   = 0x4485;
static constexpr u32 mmCRTC3_CRTC_H_SYNC_B__SI                        = 0x4484;
static constexpr u32 mmCRTC3_CRTC_H_TOTAL__SI                         = 0x4480;
static constexpr u32 mmCRTC3_CRTC_INTERLACE_CONTROL__SI               = 0x449E;
static constexpr u32 mmCRTC3_CRTC_INTERLACE_STATUS__SI                = 0x449F;
static constexpr u32 mmCRTC3_CRTC_INTERRUPT_CONTROL__SI               = 0x44B4;
static constexpr u32 mmCRTC3_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE__SI    = 0x44AB;
static constexpr u32 mmCRTC3_CRTC_MASTER_EN__SI                       = 0x44C2;
static constexpr u32 mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT_TIMER__SI    = 0x44C0;
static constexpr u32 mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT__SI          = 0x44BF;
static constexpr u32 mmCRTC3_CRTC_MVP_STATUS__SI                      = 0x44C1;
static constexpr u32 mmCRTC3_CRTC_NOM_VERT_POSITION__SI               = 0x44A5;
static constexpr u32 mmCRTC3_CRTC_OVERSCAN_COLOR__SI                  = 0x44A0;
static constexpr u32 mmCRTC3_CRTC_PIXEL_DATA_READBACK__SI             = 0x449A;
static constexpr u32 mmCRTC3_CRTC_SNAPSHOT_CONTROL__SI                = 0x44B0;
static constexpr u32 mmCRTC3_CRTC_SNAPSHOT_FRAME__SI                  = 0x44B2;
static constexpr u32 mmCRTC3_CRTC_SNAPSHOT_POSITION__SI               = 0x44B1;
static constexpr u32 mmCRTC3_CRTC_SNAPSHOT_STATUS__SI                 = 0x44AF;
static constexpr u32 mmCRTC3_CRTC_START_LINE_CONTROL__SI              = 0x44B3;
static constexpr u32 mmCRTC3_CRTC_STATUS_FRAME_COUNT__SI              = 0x44A6;
static constexpr u32 mmCRTC3_CRTC_STATUS_HV_COUNT__SI                 = 0x44A8;
static constexpr u32 mmCRTC3_CRTC_STATUS_VF_COUNT__SI                 = 0x44A7;
static constexpr u32 mmCRTC3_CRTC_STEREO_CONTROL__SI                  = 0x44AE;
static constexpr u32 mmCRTC3_CRTC_STEREO_FORCE_NEXT_EYE__SI           = 0x449B;
static constexpr u32 mmCRTC3_CRTC_STEREO_STATUS__SI                   = 0x44AD;
static constexpr u32 mmCRTC3_CRTC_TEST_DEBUG_DATA__SI                 = 0x44C7;
static constexpr u32 mmCRTC3_CRTC_TEST_DEBUG_INDEX__SI                = 0x44C6;
static constexpr u32 mmCRTC3_CRTC_TEST_PATTERN_COLOR__SI              = 0x44BC;
static constexpr u32 mmCRTC3_CRTC_TEST_PATTERN_CONTROL__SI            = 0x44BA;
static constexpr u32 mmCRTC3_CRTC_TEST_PATTERN_PARAMETERS__SI         = 0x44BB;
static constexpr u32 mmCRTC3_CRTC_TRIGA_CNTL__SI                      = 0x4494;
static constexpr u32 mmCRTC3_CRTC_TRIGA_MANUAL_TRIG__SI               = 0x4495;
static constexpr u32 mmCRTC3_CRTC_TRIGB_CNTL__SI                      = 0x4496;
static constexpr u32 mmCRTC3_CRTC_TRIGB_MANUAL_TRIG__SI               = 0x4497;
static constexpr u32 mmCRTC3_CRTC_UPDATE_LOCK__SI                     = 0x44B5;
static constexpr u32 mmCRTC3_CRTC_VBI_END__SI                         = 0x4486;
static constexpr u32 mmCRTC3_CRTC_VERT_SYNC_CONTROL__SI               = 0x44AC;
static constexpr u32 mmCRTC3_CRTC_VGA_PARAMETER_CAPTURE_MODE__SI      = 0x44B7;
static constexpr u32 mmCRTC3_CRTC_VSYNC_NOM_INT_STATUS__SI            = 0x448C;
static constexpr u32 mmCRTC3_CRTC_V_BLANK_START_END__SI               = 0x448D;
static constexpr u32 mmCRTC3_CRTC_V_SYNC_A_CNTL__SI                   = 0x448F;
static constexpr u32 mmCRTC3_CRTC_V_SYNC_A__SI                        = 0x448E;
static constexpr u32 mmCRTC3_CRTC_V_SYNC_B_CNTL__SI                   = 0x4491;
static constexpr u32 mmCRTC3_CRTC_V_SYNC_B__SI                        = 0x4490;
static constexpr u32 mmCRTC3_CRTC_V_TOTAL_CONTROL__SI                 = 0x448A;
static constexpr u32 mmCRTC3_CRTC_V_TOTAL_INT_STATUS__SI              = 0x448B;
static constexpr u32 mmCRTC3_CRTC_V_TOTAL_MAX__SI                     = 0x4489;
static constexpr u32 mmCRTC3_CRTC_V_TOTAL_MIN__SI                     = 0x4488;
static constexpr u32 mmCRTC3_CRTC_V_TOTAL__SI                         = 0x4487;
static constexpr u32 mmCRTC3_CRTC_V_UPDATE_INT_STATUS__SI             = 0x44C4;
static constexpr u32 mmCRTC3_MASTER_UPDATE_LOCK__SI                   = 0x44BD;
static constexpr u32 mmCRTC3_PIXEL_RATE_CNTL__SI                      = 0x0123;
static constexpr u32 mmCRTC4_CRTC_ALLOW_STOP_OFF_V_CNT__SI            = 0x47C3;
static constexpr u32 mmCRTC4_CRTC_BLACK_COLOR__SI                     = 0x47A2;
static constexpr u32 mmCRTC4_CRTC_BLANK_DATA_COLOR__SI                = 0x47A1;
static constexpr u32 mmCRTC4_CRTC_CONTROL__SI                         = 0x479C;
static constexpr u32 mmCRTC4_CRTC_COUNT_CONTROL__SI                   = 0x47A9;
static constexpr u32 mmCRTC4_CRTC_COUNT_RESET__SI                     = 0x47AA;
static constexpr u32 mmCRTC4_CRTC_DOUBLE_BUFFER_CONTROL__SI           = 0x47B6;
static constexpr u32 mmCRTC4_CRTC_DTMTEST_CNTL__SI                    = 0x4792;
static constexpr u32 mmCRTC4_CRTC_DTMTEST_STATUS_POSITION__SI         = 0x4793;
static constexpr u32 mmCRTC4_CRTC_FLOW_CONTROL__SI                    = 0x4799;
static constexpr u32 mmCRTC4_CRTC_FORCE_COUNT_NOW_CNTL__SI            = 0x4798;
static constexpr u32 mmCRTC4_CRTC_H_BLANK_START_END__SI               = 0x4781;
static constexpr u32 mmCRTC4_CRTC_H_SYNC_A_CNTL__SI                   = 0x4783;
static constexpr u32 mmCRTC4_CRTC_H_SYNC_A__SI                        = 0x4782;
static constexpr u32 mmCRTC4_CRTC_H_SYNC_B_CNTL__SI                   = 0x4785;
static constexpr u32 mmCRTC4_CRTC_H_SYNC_B__SI                        = 0x4784;
static constexpr u32 mmCRTC4_CRTC_H_TOTAL__SI                         = 0x4780;
static constexpr u32 mmCRTC4_CRTC_INTERLACE_CONTROL__SI               = 0x479E;
static constexpr u32 mmCRTC4_CRTC_INTERLACE_STATUS__SI                = 0x479F;
static constexpr u32 mmCRTC4_CRTC_INTERRUPT_CONTROL__SI               = 0x47B4;
static constexpr u32 mmCRTC4_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE__SI    = 0x47AB;
static constexpr u32 mmCRTC4_CRTC_MASTER_EN__SI                       = 0x47C2;
static constexpr u32 mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT_TIMER__SI    = 0x47C0;
static constexpr u32 mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT__SI          = 0x47BF;
static constexpr u32 mmCRTC4_CRTC_MVP_STATUS__SI                      = 0x47C1;
static constexpr u32 mmCRTC4_CRTC_NOM_VERT_POSITION__SI               = 0x47A5;
static constexpr u32 mmCRTC4_CRTC_OVERSCAN_COLOR__SI                  = 0x47A0;
static constexpr u32 mmCRTC4_CRTC_PIXEL_DATA_READBACK__SI             = 0x479A;
static constexpr u32 mmCRTC4_CRTC_SNAPSHOT_CONTROL__SI                = 0x47B0;
static constexpr u32 mmCRTC4_CRTC_SNAPSHOT_FRAME__SI                  = 0x47B2;
static constexpr u32 mmCRTC4_CRTC_SNAPSHOT_POSITION__SI               = 0x47B1;
static constexpr u32 mmCRTC4_CRTC_SNAPSHOT_STATUS__SI                 = 0x47AF;
static constexpr u32 mmCRTC4_CRTC_START_LINE_CONTROL__SI              = 0x47B3;
static constexpr u32 mmCRTC4_CRTC_STATUS_FRAME_COUNT__SI              = 0x47A6;
static constexpr u32 mmCRTC4_CRTC_STATUS_HV_COUNT__SI                 = 0x47A8;
static constexpr u32 mmCRTC4_CRTC_STATUS_VF_COUNT__SI                 = 0x47A7;
static constexpr u32 mmCRTC4_CRTC_STEREO_CONTROL__SI                  = 0x47AE;
static constexpr u32 mmCRTC4_CRTC_STEREO_FORCE_NEXT_EYE__SI           = 0x479B;
static constexpr u32 mmCRTC4_CRTC_STEREO_STATUS__SI                   = 0x47AD;
static constexpr u32 mmCRTC4_CRTC_TEST_DEBUG_DATA__SI                 = 0x47C7;
static constexpr u32 mmCRTC4_CRTC_TEST_DEBUG_INDEX__SI                = 0x47C6;
static constexpr u32 mmCRTC4_CRTC_TEST_PATTERN_COLOR__SI              = 0x47BC;
static constexpr u32 mmCRTC4_CRTC_TEST_PATTERN_CONTROL__SI            = 0x47BA;
static constexpr u32 mmCRTC4_CRTC_TEST_PATTERN_PARAMETERS__SI         = 0x47BB;
static constexpr u32 mmCRTC4_CRTC_TRIGA_CNTL__SI                      = 0x4794;
static constexpr u32 mmCRTC4_CRTC_TRIGA_MANUAL_TRIG__SI               = 0x4795;
static constexpr u32 mmCRTC4_CRTC_TRIGB_CNTL__SI                      = 0x4796;
static constexpr u32 mmCRTC4_CRTC_TRIGB_MANUAL_TRIG__SI               = 0x4797;
static constexpr u32 mmCRTC4_CRTC_UPDATE_LOCK__SI                     = 0x47B5;
static constexpr u32 mmCRTC4_CRTC_VBI_END__SI                         = 0x4786;
static constexpr u32 mmCRTC4_CRTC_VERT_SYNC_CONTROL__SI               = 0x47AC;
static constexpr u32 mmCRTC4_CRTC_VGA_PARAMETER_CAPTURE_MODE__SI      = 0x47B7;
static constexpr u32 mmCRTC4_CRTC_VSYNC_NOM_INT_STATUS__SI            = 0x478C;
static constexpr u32 mmCRTC4_CRTC_V_BLANK_START_END__SI               = 0x478D;
static constexpr u32 mmCRTC4_CRTC_V_SYNC_A_CNTL__SI                   = 0x478F;
static constexpr u32 mmCRTC4_CRTC_V_SYNC_A__SI                        = 0x478E;
static constexpr u32 mmCRTC4_CRTC_V_SYNC_B_CNTL__SI                   = 0x4791;
static constexpr u32 mmCRTC4_CRTC_V_SYNC_B__SI                        = 0x4790;
static constexpr u32 mmCRTC4_CRTC_V_TOTAL_CONTROL__SI                 = 0x478A;
static constexpr u32 mmCRTC4_CRTC_V_TOTAL_INT_STATUS__SI              = 0x478B;
static constexpr u32 mmCRTC4_CRTC_V_TOTAL_MAX__SI                     = 0x4789;
static constexpr u32 mmCRTC4_CRTC_V_TOTAL_MIN__SI                     = 0x4788;
static constexpr u32 mmCRTC4_CRTC_V_TOTAL__SI                         = 0x4787;
static constexpr u32 mmCRTC4_CRTC_V_UPDATE_INT_STATUS__SI             = 0x47C4;
static constexpr u32 mmCRTC4_MASTER_UPDATE_LOCK__SI                   = 0x47BD;
static constexpr u32 mmCRTC4_PIXEL_RATE_CNTL__SI                      = 0x0124;
static constexpr u32 mmCRTC5_CRTC_ALLOW_STOP_OFF_V_CNT__SI            = 0x4AC3;
static constexpr u32 mmCRTC5_CRTC_BLACK_COLOR__SI                     = 0x4AA2;
static constexpr u32 mmCRTC5_CRTC_BLANK_DATA_COLOR__SI                = 0x4AA1;
static constexpr u32 mmCRTC5_CRTC_CONTROL__SI                         = 0x4A9C;
static constexpr u32 mmCRTC5_CRTC_COUNT_CONTROL__SI                   = 0x4AA9;
static constexpr u32 mmCRTC5_CRTC_COUNT_RESET__SI                     = 0x4AAA;
static constexpr u32 mmCRTC5_CRTC_DOUBLE_BUFFER_CONTROL__SI           = 0x4AB6;
static constexpr u32 mmCRTC5_CRTC_DTMTEST_CNTL__SI                    = 0x4A92;
static constexpr u32 mmCRTC5_CRTC_DTMTEST_STATUS_POSITION__SI         = 0x4A93;
static constexpr u32 mmCRTC5_CRTC_FLOW_CONTROL__SI                    = 0x4A99;
static constexpr u32 mmCRTC5_CRTC_FORCE_COUNT_NOW_CNTL__SI            = 0x4A98;
static constexpr u32 mmCRTC5_CRTC_H_BLANK_START_END__SI               = 0x4A81;
static constexpr u32 mmCRTC5_CRTC_H_SYNC_A_CNTL__SI                   = 0x4A83;
static constexpr u32 mmCRTC5_CRTC_H_SYNC_A__SI                        = 0x4A82;
static constexpr u32 mmCRTC5_CRTC_H_SYNC_B_CNTL__SI                   = 0x4A85;
static constexpr u32 mmCRTC5_CRTC_H_SYNC_B__SI                        = 0x4A84;
static constexpr u32 mmCRTC5_CRTC_H_TOTAL__SI                         = 0x4A80;
static constexpr u32 mmCRTC5_CRTC_INTERLACE_CONTROL__SI               = 0x4A9E;
static constexpr u32 mmCRTC5_CRTC_INTERLACE_STATUS__SI                = 0x4A9F;
static constexpr u32 mmCRTC5_CRTC_INTERRUPT_CONTROL__SI               = 0x4AB4;
static constexpr u32 mmCRTC5_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE__SI    = 0x4AAB;
static constexpr u32 mmCRTC5_CRTC_MASTER_EN__SI                       = 0x4AC2;
static constexpr u32 mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT_TIMER__SI    = 0x4AC0;
static constexpr u32 mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT__SI          = 0x4ABF;
static constexpr u32 mmCRTC5_CRTC_MVP_STATUS__SI                      = 0x4AC1;
static constexpr u32 mmCRTC5_CRTC_NOM_VERT_POSITION__SI               = 0x4AA5;
static constexpr u32 mmCRTC5_CRTC_OVERSCAN_COLOR__SI                  = 0x4AA0;
static constexpr u32 mmCRTC5_CRTC_PIXEL_DATA_READBACK__SI             = 0x4A9A;
static constexpr u32 mmCRTC5_CRTC_SNAPSHOT_CONTROL__SI                = 0x4AB0;
static constexpr u32 mmCRTC5_CRTC_SNAPSHOT_FRAME__SI                  = 0x4AB2;
static constexpr u32 mmCRTC5_CRTC_SNAPSHOT_POSITION__SI               = 0x4AB1;
static constexpr u32 mmCRTC5_CRTC_SNAPSHOT_STATUS__SI                 = 0x4AAF;
static constexpr u32 mmCRTC5_CRTC_START_LINE_CONTROL__SI              = 0x4AB3;
static constexpr u32 mmCRTC5_CRTC_STATUS_FRAME_COUNT__SI              = 0x4AA6;
static constexpr u32 mmCRTC5_CRTC_STATUS_HV_COUNT__SI                 = 0x4AA8;
static constexpr u32 mmCRTC5_CRTC_STATUS_VF_COUNT__SI                 = 0x4AA7;
static constexpr u32 mmCRTC5_CRTC_STEREO_CONTROL__SI                  = 0x4AAE;
static constexpr u32 mmCRTC5_CRTC_STEREO_FORCE_NEXT_EYE__SI           = 0x4A9B;
static constexpr u32 mmCRTC5_CRTC_STEREO_STATUS__SI                   = 0x4AAD;
static constexpr u32 mmCRTC5_CRTC_TEST_DEBUG_DATA__SI                 = 0x4AC7;
static constexpr u32 mmCRTC5_CRTC_TEST_DEBUG_INDEX__SI                = 0x4AC6;
static constexpr u32 mmCRTC5_CRTC_TEST_PATTERN_COLOR__SI              = 0x4ABC;
static constexpr u32 mmCRTC5_CRTC_TEST_PATTERN_CONTROL__SI            = 0x4ABA;
static constexpr u32 mmCRTC5_CRTC_TEST_PATTERN_PARAMETERS__SI         = 0x4ABB;
static constexpr u32 mmCRTC5_CRTC_TRIGA_CNTL__SI                      = 0x4A94;
static constexpr u32 mmCRTC5_CRTC_TRIGA_MANUAL_TRIG__SI               = 0x4A95;
static constexpr u32 mmCRTC5_CRTC_TRIGB_CNTL__SI                      = 0x4A96;
static constexpr u32 mmCRTC5_CRTC_TRIGB_MANUAL_TRIG__SI               = 0x4A97;
static constexpr u32 mmCRTC5_CRTC_UPDATE_LOCK__SI                     = 0x4AB5;
static constexpr u32 mmCRTC5_CRTC_VBI_END__SI                         = 0x4A86;
static constexpr u32 mmCRTC5_CRTC_VERT_SYNC_CONTROL__SI               = 0x4AAC;
static constexpr u32 mmCRTC5_CRTC_VGA_PARAMETER_CAPTURE_MODE__SI      = 0x4AB7;
static constexpr u32 mmCRTC5_CRTC_VSYNC_NOM_INT_STATUS__SI            = 0x4A8C;
static constexpr u32 mmCRTC5_CRTC_V_BLANK_START_END__SI               = 0x4A8D;
static constexpr u32 mmCRTC5_CRTC_V_SYNC_A_CNTL__SI                   = 0x4A8F;
static constexpr u32 mmCRTC5_CRTC_V_SYNC_A__SI                        = 0x4A8E;
static constexpr u32 mmCRTC5_CRTC_V_SYNC_B_CNTL__SI                   = 0x4A91;
static constexpr u32 mmCRTC5_CRTC_V_SYNC_B__SI                        = 0x4A90;
static constexpr u32 mmCRTC5_CRTC_V_TOTAL_CONTROL__SI                 = 0x4A8A;
static constexpr u32 mmCRTC5_CRTC_V_TOTAL_INT_STATUS__SI              = 0x4A8B;
static constexpr u32 mmCRTC5_CRTC_V_TOTAL_MAX__SI                     = 0x4A89;
static constexpr u32 mmCRTC5_CRTC_V_TOTAL_MIN__SI                     = 0x4A88;
static constexpr u32 mmCRTC5_CRTC_V_TOTAL__SI                         = 0x4A87;
static constexpr u32 mmCRTC5_CRTC_V_UPDATE_INT_STATUS__SI             = 0x4AC4;
static constexpr u32 mmCRTC5_MASTER_UPDATE_LOCK__SI                   = 0x4ABD;
static constexpr u32 mmCRTC5_PIXEL_RATE_CNTL__SI                      = 0x0125;
static constexpr u32 mmCRTC8_DATA__SI__VI                             = 0x00ED;
static constexpr u32 mmCRTC8_IDX__SI__VI                              = 0x00ED;
static constexpr u32 mmCRTC_ALLOW_STOP_OFF_V_CNT__SI__VI              = 0x1BC3;
static constexpr u32 mmCRTC_BLACK_COLOR__SI                           = 0x1BA2;
static constexpr u32 mmCRTC_BLANK_CONTROL                             = 0x1B9D;
static constexpr u32 mmCRTC_BLANK_DATA_COLOR__SI                      = 0x1BA1;
static constexpr u32 mmCRTC_CONTROL__SI__VI                           = 0x1B9C;
static constexpr u32 mmCRTC_COUNT_CONTROL__SI__VI                     = 0x1BA9;
static constexpr u32 mmCRTC_COUNT_RESET__SI__VI                       = 0x1BAA;
static constexpr u32 mmCRTC_DOUBLE_BUFFER_CONTROL__SI__VI             = 0x1BB6;
static constexpr u32 mmCRTC_DTMTEST_CNTL__SI__VI                      = 0x1B92;
static constexpr u32 mmCRTC_DTMTEST_STATUS_POSITION__SI__VI           = 0x1B93;
static constexpr u32 mmCRTC_FLOW_CONTROL__SI__VI                      = 0x1B99;
static constexpr u32 mmCRTC_FORCE_COUNT_NOW_CNTL__SI__VI              = 0x1B98;
static constexpr u32 mmCRTC_H_BLANK_START_END__SI__VI                 = 0x1B81;
static constexpr u32 mmCRTC_H_SYNC_A_CNTL__SI__VI                     = 0x1B83;
static constexpr u32 mmCRTC_H_SYNC_A__SI__VI                          = 0x1B82;
static constexpr u32 mmCRTC_H_SYNC_B_CNTL__SI__VI                     = 0x1B85;
static constexpr u32 mmCRTC_H_SYNC_B__SI__VI                          = 0x1B84;
static constexpr u32 mmCRTC_H_TOTAL__SI__VI                           = 0x1B80;
static constexpr u32 mmCRTC_INTERLACE_CONTROL__SI__VI                 = 0x1B9E;
static constexpr u32 mmCRTC_INTERLACE_STATUS__SI__VI                  = 0x1B9F;
static constexpr u32 mmCRTC_INTERRUPT_CONTROL__SI__VI                 = 0x1BB4;
static constexpr u32 mmCRTC_MANUAL_FORCE_VSYNC_NEXT_LINE__SI__VI      = 0x1BAB;
static constexpr u32 mmCRTC_MASTER_EN__SI__VI                         = 0x1BC2;
static constexpr u32 mmCRTC_MVP_INBAND_CNTL_INSERT_TIMER__SI__VI      = 0x1BC0;
static constexpr u32 mmCRTC_MVP_INBAND_CNTL_INSERT__SI__VI            = 0x1BBF;
static constexpr u32 mmCRTC_MVP_STATUS__SI__VI                        = 0x1BC1;
static constexpr u32 mmCRTC_NOM_VERT_POSITION__SI__VI                 = 0x1BA5;
static constexpr u32 mmCRTC_OVERSCAN_COLOR__SI                        = 0x1BA0;
static constexpr u32 mmCRTC_PIXEL_DATA_READBACK__SI                   = 0x1B9A;
static constexpr u32 mmCRTC_SNAPSHOT_CONTROL__SI__VI                  = 0x1BB0;
static constexpr u32 mmCRTC_SNAPSHOT_FRAME__SI__VI                    = 0x1BB2;
static constexpr u32 mmCRTC_SNAPSHOT_POSITION__SI__VI                 = 0x1BB1;
static constexpr u32 mmCRTC_SNAPSHOT_STATUS__SI__VI                   = 0x1BAF;
static constexpr u32 mmCRTC_START_LINE_CONTROL__SI__VI                = 0x1BB3;
static constexpr u32 mmCRTC_STATUS                                    = 0x1BA3;
static constexpr u32 mmCRTC_STATUS_FRAME_COUNT__SI__VI                = 0x1BA6;
static constexpr u32 mmCRTC_STATUS_HV_COUNT__SI__VI                   = 0x1BA8;
static constexpr u32 mmCRTC_STATUS_POSITION__SI__VI                   = 0x1BA4;
static constexpr u32 mmCRTC_STATUS_VF_COUNT__SI__VI                   = 0x1BA7;
static constexpr u32 mmCRTC_STEREO_CONTROL__SI__VI                    = 0x1BAE;
static constexpr u32 mmCRTC_STEREO_FORCE_NEXT_EYE__SI                 = 0x1B9B;
static constexpr u32 mmCRTC_STEREO_STATUS__SI__VI                     = 0x1BAD;
static constexpr u32 mmCRTC_TEST_DEBUG_DATA__SI__VI                   = 0x1BC7;
static constexpr u32 mmCRTC_TEST_DEBUG_INDEX__SI__VI                  = 0x1BC6;
static constexpr u32 mmCRTC_TEST_PATTERN_COLOR__SI__VI                = 0x1BBC;
static constexpr u32 mmCRTC_TEST_PATTERN_CONTROL__SI__VI              = 0x1BBA;
static constexpr u32 mmCRTC_TEST_PATTERN_PARAMETERS__SI__VI           = 0x1BBB;
static constexpr u32 mmCRTC_TRIGA_CNTL__SI__VI                        = 0x1B94;
static constexpr u32 mmCRTC_TRIGA_MANUAL_TRIG__SI__VI                 = 0x1B95;
static constexpr u32 mmCRTC_TRIGB_CNTL__SI__VI                        = 0x1B96;
static constexpr u32 mmCRTC_TRIGB_MANUAL_TRIG__SI__VI                 = 0x1B97;
static constexpr u32 mmCRTC_UPDATE_LOCK__SI__VI                       = 0x1BB5;
static constexpr u32 mmCRTC_VBI_END__SI__VI                           = 0x1B86;
static constexpr u32 mmCRTC_VERT_SYNC_CONTROL__SI__VI                 = 0x1BAC;
static constexpr u32 mmCRTC_VGA_PARAMETER_CAPTURE_MODE__SI__VI        = 0x1BB7;
static constexpr u32 mmCRTC_VSYNC_NOM_INT_STATUS__SI__VI              = 0x1B8C;
static constexpr u32 mmCRTC_V_BLANK_START_END__SI__VI                 = 0x1B8D;
static constexpr u32 mmCRTC_V_SYNC_A_CNTL__SI__VI                     = 0x1B8F;
static constexpr u32 mmCRTC_V_SYNC_A__SI__VI                          = 0x1B8E;
static constexpr u32 mmCRTC_V_SYNC_B_CNTL__SI__VI                     = 0x1B91;
static constexpr u32 mmCRTC_V_SYNC_B__SI__VI                          = 0x1B90;
static constexpr u32 mmCRTC_V_TOTAL_CONTROL__SI__VI                   = 0x1B8A;
static constexpr u32 mmCRTC_V_TOTAL_INT_STATUS__SI__VI                = 0x1B8B;
static constexpr u32 mmCRTC_V_TOTAL_MAX__SI__VI                       = 0x1B89;
static constexpr u32 mmCRTC_V_TOTAL_MIN__SI__VI                       = 0x1B88;
static constexpr u32 mmCRTC_V_TOTAL__SI__VI                           = 0x1B87;
static constexpr u32 mmCRTC_V_UPDATE_INT_STATUS__SI__VI               = 0x1BC4;
static constexpr u32 mmCS_COPY_STATE                                  = 0xA1F3;
static constexpr u32 mmCUR_COLOR1__SI__VI                             = 0x1A6C;
static constexpr u32 mmCUR_COLOR2__SI__VI                             = 0x1A6D;
static constexpr u32 mmCUR_CONTROL__SI__VI                            = 0x1A66;
static constexpr u32 mmCUR_HOT_SPOT__SI__VI                           = 0x1A6B;
static constexpr u32 mmCUR_POSITION__SI__VI                           = 0x1A6A;
static constexpr u32 mmCUR_SIZE__SI__VI                               = 0x1A68;
static constexpr u32 mmCUR_SURFACE_ADDRESS_HIGH__SI__VI               = 0x1A69;
static constexpr u32 mmCUR_SURFACE_ADDRESS__SI__VI                    = 0x1A67;
static constexpr u32 mmCUR_UPDATE__SI__VI                             = 0x1A6E;
static constexpr u32 mmD1VGA_CONTROL__SI__VI                          = 0x00CC;
static constexpr u32 mmD2VGA_CONTROL__SI__VI                          = 0x00CE;
static constexpr u32 mmD3VGA_CONTROL__SI__VI                          = 0x00F8;
static constexpr u32 mmD4VGA_CONTROL__SI__VI                          = 0x00F9;
static constexpr u32 mmD5VGA_CONTROL__SI__VI                          = 0x00FA;
static constexpr u32 mmD6VGA_CONTROL__SI__VI                          = 0x00FB;
static constexpr u32 mmDAC_AUTODETECT_CONTROL2__SI                    = 0x19AF;
static constexpr u32 mmDAC_AUTODETECT_CONTROL3__SI                    = 0x19B0;
static constexpr u32 mmDAC_AUTODETECT_CONTROL__SI                     = 0x19AE;
static constexpr u32 mmDAC_AUTODETECT_INT_CONTROL__SI                 = 0x19B2;
static constexpr u32 mmDAC_AUTODETECT_STATUS__SI                      = 0x19B1;
static constexpr u32 mmDAC_COMPARATOR_ENABLE__SI                      = 0x19B7;
static constexpr u32 mmDAC_COMPARATOR_OUTPUT__SI                      = 0x19B8;
static constexpr u32 mmDAC_CONTROL__SI                                = 0x19B6;
static constexpr u32 mmDAC_CRC_CONTROL__SI                            = 0x19A7;
static constexpr u32 mmDAC_CRC_EN__SI                                 = 0x19A6;
static constexpr u32 mmDAC_CRC_SIG_CONTROL_MASK__SI                   = 0x19A9;
static constexpr u32 mmDAC_CRC_SIG_CONTROL__SI                        = 0x19AB;
static constexpr u32 mmDAC_CRC_SIG_RGB_MASK__SI                       = 0x19A8;
static constexpr u32 mmDAC_CRC_SIG_RGB__SI                            = 0x19AA;
static constexpr u32 mmDAC_DATA__SI__VI                               = 0x00F2;
static constexpr u32 mmDAC_DFT_CONFIG__SI                             = 0x19BA;
static constexpr u32 mmDAC_ENABLE__SI                                 = 0x19A4;
static constexpr u32 mmDAC_FORCE_DATA__SI                             = 0x19B4;
static constexpr u32 mmDAC_FORCE_OUTPUT_CNTL__SI                      = 0x19B3;
static constexpr u32 mmDAC_MACRO_CNTL__SI                             = 0x1939;
static constexpr u32 mmDAC_MASK__SI__VI                               = 0x00F1;
static constexpr u32 mmDAC_POWERDOWN__SI                              = 0x19B5;
static constexpr u32 mmDAC_PWR_CNTL__SI                               = 0x19B9;
static constexpr u32 mmDAC_R_INDEX__SI__VI                            = 0x00F1;
static constexpr u32 mmDAC_SOURCE_SELECT__SI                          = 0x19A5;
static constexpr u32 mmDAC_STEREOSYNC_SELECT__SI                      = 0x19AD;
static constexpr u32 mmDAC_SYNC_TRISTATE_CONTROL__SI                  = 0x19AC;
static constexpr u32 mmDAC_W_INDEX__SI__VI                            = 0x00F2;
static constexpr u32 mmDATA_FORMAT__SI                                = 0x1AC0;
static constexpr u32 mmDBG_BYPASS_SRBM_ACCESS__CI                     = 0x14EB;
static constexpr u32 mmDB_ALPHA_TO_MASK                               = 0xA2DC;
static constexpr u32 mmDB_CGTT_CLK_CTRL_0__CI__VI                     = 0xF0A4;
static constexpr u32 mmDB_CGTT_CLK_CTRL_0__SI                         = 0x261A;
static constexpr u32 mmDB_COUNT_CONTROL                               = 0xA001;
static constexpr u32 mmDB_CREDIT_LIMIT                                = 0x2614;
static constexpr u32 mmDB_DEBUG                                       = 0x260C;
static constexpr u32 mmDB_DEBUG2                                      = 0x260D;
static constexpr u32 mmDB_DEBUG3                                      = 0x260E;
static constexpr u32 mmDB_DEBUG4                                      = 0x260F;
static constexpr u32 mmDB_DEPTH_BOUNDS_MAX                            = 0xA009;
static constexpr u32 mmDB_DEPTH_BOUNDS_MIN                            = 0xA008;
static constexpr u32 mmDB_DEPTH_CLEAR                                 = 0xA00B;
static constexpr u32 mmDB_DEPTH_CONTROL                               = 0xA200;
static constexpr u32 mmDB_DEPTH_INFO                                  = 0xA00F;
static constexpr u32 mmDB_DEPTH_SIZE                                  = 0xA016;
static constexpr u32 mmDB_DEPTH_SLICE                                 = 0xA017;
static constexpr u32 mmDB_DEPTH_VIEW                                  = 0xA002;
static constexpr u32 mmDB_EQAA                                        = 0xA201;
static constexpr u32 mmDB_FIFO_DEPTH1                                 = 0x2618;
static constexpr u32 mmDB_FIFO_DEPTH2                                 = 0x2619;
static constexpr u32 mmDB_FREE_CACHELINES                             = 0x2617;
static constexpr u32 mmDB_HTILE_DATA_BASE                             = 0xA005;
static constexpr u32 mmDB_HTILE_SURFACE                               = 0xA2AF;
static constexpr u32 mmDB_OCCLUSION_COUNT0_HI__CI__VI                 = 0xC3C1;
static constexpr u32 mmDB_OCCLUSION_COUNT0_LOW__CI__VI                = 0xC3C0;
static constexpr u32 mmDB_OCCLUSION_COUNT1_HI__CI__VI                 = 0xC3C3;
static constexpr u32 mmDB_OCCLUSION_COUNT1_LOW__CI__VI                = 0xC3C2;
static constexpr u32 mmDB_OCCLUSION_COUNT2_HI__CI__VI                 = 0xC3C5;
static constexpr u32 mmDB_OCCLUSION_COUNT2_LOW__CI__VI                = 0xC3C4;
static constexpr u32 mmDB_OCCLUSION_COUNT3_HI__CI__VI                 = 0xC3C7;
static constexpr u32 mmDB_OCCLUSION_COUNT3_LOW__CI__VI                = 0xC3C6;
static constexpr u32 mmDB_PERFCOUNTER0_HI__CI__VI                     = 0xD441;
static constexpr u32 mmDB_PERFCOUNTER0_HI__SI                         = 0x2602;
static constexpr u32 mmDB_PERFCOUNTER0_LO__CI__VI                     = 0xD440;
static constexpr u32 mmDB_PERFCOUNTER0_LO__SI                         = 0x2601;
static constexpr u32 mmDB_PERFCOUNTER0_SELECT1__CI__VI                = 0xDC41;
static constexpr u32 mmDB_PERFCOUNTER0_SELECT__CI__VI                 = 0xDC40;
static constexpr u32 mmDB_PERFCOUNTER0_SELECT__SI                     = 0x2600;
static constexpr u32 mmDB_PERFCOUNTER1_HI__CI__VI                     = 0xD443;
static constexpr u32 mmDB_PERFCOUNTER1_HI__SI                         = 0x2605;
static constexpr u32 mmDB_PERFCOUNTER1_LO__CI__VI                     = 0xD442;
static constexpr u32 mmDB_PERFCOUNTER1_LO__SI                         = 0x2604;
static constexpr u32 mmDB_PERFCOUNTER1_SELECT1__CI__VI                = 0xDC43;
static constexpr u32 mmDB_PERFCOUNTER1_SELECT__CI__VI                 = 0xDC42;
static constexpr u32 mmDB_PERFCOUNTER1_SELECT__SI                     = 0x2603;
static constexpr u32 mmDB_PERFCOUNTER2_HI__CI__VI                     = 0xD445;
static constexpr u32 mmDB_PERFCOUNTER2_HI__SI                         = 0x2608;
static constexpr u32 mmDB_PERFCOUNTER2_LO__CI__VI                     = 0xD444;
static constexpr u32 mmDB_PERFCOUNTER2_LO__SI                         = 0x2607;
static constexpr u32 mmDB_PERFCOUNTER2_SELECT__CI__VI                 = 0xDC44;
static constexpr u32 mmDB_PERFCOUNTER2_SELECT__SI                     = 0x2606;
static constexpr u32 mmDB_PERFCOUNTER3_HI__CI__VI                     = 0xD447;
static constexpr u32 mmDB_PERFCOUNTER3_HI__SI                         = 0x260B;
static constexpr u32 mmDB_PERFCOUNTER3_LO__CI__VI                     = 0xD446;
static constexpr u32 mmDB_PERFCOUNTER3_LO__SI                         = 0x260A;
static constexpr u32 mmDB_PERFCOUNTER3_SELECT__CI__VI                 = 0xDC46;
static constexpr u32 mmDB_PERFCOUNTER3_SELECT__SI                     = 0x2609;
static constexpr u32 mmDB_PRELOAD_CONTROL                             = 0xA2B2;
static constexpr u32 mmDB_READ_DEBUG_0                                = 0x2620;
static constexpr u32 mmDB_READ_DEBUG_1                                = 0x2621;
static constexpr u32 mmDB_READ_DEBUG_2                                = 0x2622;
static constexpr u32 mmDB_READ_DEBUG_3                                = 0x2623;
static constexpr u32 mmDB_READ_DEBUG_4                                = 0x2624;
static constexpr u32 mmDB_READ_DEBUG_5                                = 0x2625;
static constexpr u32 mmDB_READ_DEBUG_6                                = 0x2626;
static constexpr u32 mmDB_READ_DEBUG_7                                = 0x2627;
static constexpr u32 mmDB_READ_DEBUG_8                                = 0x2628;
static constexpr u32 mmDB_READ_DEBUG_9                                = 0x2629;
static constexpr u32 mmDB_READ_DEBUG_A                                = 0x262A;
static constexpr u32 mmDB_READ_DEBUG_B                                = 0x262B;
static constexpr u32 mmDB_READ_DEBUG_C                                = 0x262C;
static constexpr u32 mmDB_READ_DEBUG_D                                = 0x262D;
static constexpr u32 mmDB_READ_DEBUG_E                                = 0x262E;
static constexpr u32 mmDB_READ_DEBUG_F                                = 0x262F;
static constexpr u32 mmDB_RENDER_CONTROL                              = 0xA000;
static constexpr u32 mmDB_RENDER_OVERRIDE                             = 0xA003;
static constexpr u32 mmDB_RENDER_OVERRIDE2                            = 0xA004;
static constexpr u32 mmDB_RING_CONTROL__CI__VI                        = 0x261B;
static constexpr u32 mmDB_SHADER_CONTROL                              = 0xA203;
static constexpr u32 mmDB_SRESULTS_COMPARE_STATE0                     = 0xA2B0;
static constexpr u32 mmDB_SRESULTS_COMPARE_STATE1                     = 0xA2B1;
static constexpr u32 mmDB_STENCILREFMASK                              = 0xA10C;
static constexpr u32 mmDB_STENCILREFMASK_BF                           = 0xA10D;
static constexpr u32 mmDB_STENCIL_CLEAR                               = 0xA00A;
static constexpr u32 mmDB_STENCIL_CONTROL                             = 0xA10B;
static constexpr u32 mmDB_STENCIL_INFO                                = 0xA011;
static constexpr u32 mmDB_STENCIL_READ_BASE                           = 0xA013;
static constexpr u32 mmDB_STENCIL_WRITE_BASE                          = 0xA015;
static constexpr u32 mmDB_SUBTILE_CONTROL                             = 0x2616;
static constexpr u32 mmDB_WATERMARKS                                  = 0x2615;
static constexpr u32 mmDB_ZPASS_COUNT_HI__CI__VI                      = 0xC3FF;
static constexpr u32 mmDB_ZPASS_COUNT_HI__SI                          = 0x261D;
static constexpr u32 mmDB_ZPASS_COUNT_LOW__CI__VI                     = 0xC3FE;
static constexpr u32 mmDB_ZPASS_COUNT_LOW__SI                         = 0x261C;
static constexpr u32 mmDB_Z_INFO                                      = 0xA010;
static constexpr u32 mmDB_Z_READ_BASE                                 = 0xA012;
static constexpr u32 mmDB_Z_WRITE_BASE                                = 0xA014;
static constexpr u32 mmDCCG_AUDIO_DTO0_MODULE__SI                     = 0x0154;
static constexpr u32 mmDCCG_AUDIO_DTO0_PHASE__SI                      = 0x0153;
static constexpr u32 mmDCCG_GATE_DISABLE_CNTL__SI                     = 0x011F;
static constexpr u32 mmDCCG_TEST_CLK_SEL__SI                          = 0x0147;
static constexpr u32 mmDCCG_TEST_DEBUG_DATA__SI                       = 0x0159;
static constexpr u32 mmDCCG_TEST_DEBUG_INDEX__SI                      = 0x0158;
static constexpr u32 mmDCCG_VPCLK_CNTL__SI                            = 0x015E;
static constexpr u32 mmDCDEBUG_BUS_CLK1_SEL__SI                       = 0x1860;
static constexpr u32 mmDCDEBUG_BUS_CLK2_SEL__SI                       = 0x1861;
static constexpr u32 mmDCDEBUG_BUS_CLK3_SEL__SI                       = 0x1862;
static constexpr u32 mmDCDEBUG_BUS_CLK4_SEL__SI                       = 0x1863;
static constexpr u32 mmDCDEBUG_OUT_CNTL__SI                           = 0x186B;
static constexpr u32 mmDCDEBUG_OUT_PIN_OVERRIDE__SI                   = 0x186A;
static constexpr u32 mmDCIO_DEBUG__SI                                 = 0x196F;
static constexpr u32 mmDCIO_IMPCAL_CNTL_AB__SI                        = 0x194C;
static constexpr u32 mmDCIO_IMPCAL_CNTL_CD__SI                        = 0x194F;
static constexpr u32 mmDCIO_IMPCAL_CNTL_EF__SI                        = 0x1952;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_DATA_SYNCHRONIZATION__SI   = 0x1984;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_REG_TEST_OUTPUT__SI        = 0x1986;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_DATA_SYNCHRONIZATION__SI   = 0x1990;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_REG_TEST_OUTPUT__SI        = 0x1992;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_DATA_SYNCHRONIZATION__SI   = 0x199C;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_REG_TEST_OUTPUT__SI        = 0x199E;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_DATA_SYNCHRONIZATION__SI   = 0x19C4;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_REG_TEST_OUTPUT__SI        = 0x19C6;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_DATA_SYNCHRONIZATION__SI   = 0x19D0;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_REG_TEST_OUTPUT__SI        = 0x19D2;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_DATA_SYNCHRONIZATION__SI   = 0x19DC;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_REG_TEST_OUTPUT__SI        = 0x19DE;
static constexpr u32 mmDCI_TEST_DEBUG_DATA__SI                        = 0x0321;
static constexpr u32 mmDCI_TEST_DEBUG_INDEX__SI                       = 0x0320;
static constexpr u32 mmDCP0_CUR_COLOR1__SI__VI                        = 0x1A6C;
static constexpr u32 mmDCP0_CUR_COLOR2__SI__VI                        = 0x1A6D;
static constexpr u32 mmDCP0_CUR_CONTROL__SI__VI                       = 0x1A66;
static constexpr u32 mmDCP0_CUR_HOT_SPOT__SI__VI                      = 0x1A6B;
static constexpr u32 mmDCP0_CUR_POSITION__SI__VI                      = 0x1A6A;
static constexpr u32 mmDCP0_CUR_SIZE__SI__VI                          = 0x1A68;
static constexpr u32 mmDCP0_CUR_SURFACE_ADDRESS_HIGH__SI__VI          = 0x1A69;
static constexpr u32 mmDCP0_CUR_SURFACE_ADDRESS__SI__VI               = 0x1A67;
static constexpr u32 mmDCP0_CUR_UPDATE__SI__VI                        = 0x1A6E;
static constexpr u32 mmDCP0_DCP_CRC_CONTROL__SI__VI                   = 0x1A87;
static constexpr u32 mmDCP0_DCP_CRC_CURRENT__SI__VI                   = 0x1A89;
static constexpr u32 mmDCP0_DCP_CRC_LAST__SI__VI                      = 0x1A8B;
static constexpr u32 mmDCP0_DCP_CRC_MASK__SI__VI                      = 0x1A88;
static constexpr u32 mmDCP0_DCP_DEBUG__SI__VI                         = 0x1A8D;
static constexpr u32 mmDCP0_DCP_LB_DATA_GAP_BETWEEN_CHUNK__SI__VI     = 0x1A91;
static constexpr u32 mmDCP0_DCP_TEST_DEBUG_DATA__SI__VI               = 0x1A96;
static constexpr u32 mmDCP0_DCP_TEST_DEBUG_INDEX__SI__VI              = 0x1A95;
static constexpr u32 mmDCP0_DC_LUT_30_COLOR__SI__VI                   = 0x1A7C;
static constexpr u32 mmDCP0_DC_LUT_AUTOFILL__SI__VI                   = 0x1A7F;
static constexpr u32 mmDCP0_DC_LUT_BLACK_OFFSET_BLUE__SI__VI          = 0x1A81;
static constexpr u32 mmDCP0_DC_LUT_BLACK_OFFSET_GREEN__SI__VI         = 0x1A82;
static constexpr u32 mmDCP0_DC_LUT_BLACK_OFFSET_RED__SI__VI           = 0x1A83;
static constexpr u32 mmDCP0_DC_LUT_CONTROL__SI__VI                    = 0x1A80;
static constexpr u32 mmDCP0_DC_LUT_PWL_DATA__SI__VI                   = 0x1A7B;
static constexpr u32 mmDCP0_DC_LUT_RW_INDEX__SI__VI                   = 0x1A79;
static constexpr u32 mmDCP0_DC_LUT_RW_MODE__SI__VI                    = 0x1A78;
static constexpr u32 mmDCP0_DC_LUT_SEQ_COLOR__SI__VI                  = 0x1A7A;
static constexpr u32 mmDCP0_DC_LUT_WHITE_OFFSET_BLUE__SI__VI          = 0x1A84;
static constexpr u32 mmDCP0_DC_LUT_WHITE_OFFSET_GREEN__SI__VI         = 0x1A85;
static constexpr u32 mmDCP0_DC_LUT_WHITE_OFFSET_RED__SI__VI           = 0x1A86;
static constexpr u32 mmDCP0_DC_LUT_WRITE_EN_MASK__SI__VI              = 0x1A7E;
static constexpr u32 mmDCP0_GRPH_COMPRESS_PITCH__SI__VI               = 0x1A1A;
static constexpr u32 mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH__SI__VI  = 0x1A1B;
static constexpr u32 mmDCP0_GRPH_COMPRESS_SURFACE_ADDRESS__SI__VI     = 0x1A19;
static constexpr u32 mmDCP0_GRPH_CONTROL                              = 0x1A01;
static constexpr u32 mmDCP0_GRPH_DFQ_CONTROL__SI__VI                  = 0x1A14;
static constexpr u32 mmDCP0_GRPH_DFQ_STATUS__SI__VI                   = 0x1A15;
static constexpr u32 mmDCP0_GRPH_ENABLE__SI__VI                       = 0x1A00;
static constexpr u32 mmDCP0_GRPH_FLIP_CONTROL                         = 0x1A12;
static constexpr u32 mmDCP0_GRPH_INTERRUPT_CONTROL__SI__VI            = 0x1A17;
static constexpr u32 mmDCP0_GRPH_INTERRUPT_STATUS__SI__VI             = 0x1A16;
static constexpr u32 mmDCP0_GRPH_LUT_10BIT_BYPASS__SI__VI             = 0x1A02;
static constexpr u32 mmDCP0_GRPH_PITCH                                = 0x1A06;
static constexpr u32 mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS              = 0x1A04;
static constexpr u32 mmDCP0_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH         = 0x1A07;
static constexpr u32 mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH__SI__VI  = 0x1A08;
static constexpr u32 mmDCP0_GRPH_SECONDARY_SURFACE_ADDRESS__SI__VI    = 0x1A05;
static constexpr u32 mmDCP0_GRPH_SURFACE_ADDRESS_HIGH_INUSE__SI__VI   = 0x1A18;
static constexpr u32 mmDCP0_GRPH_SURFACE_ADDRESS_INUSE__SI__VI        = 0x1A13;
static constexpr u32 mmDCP0_GRPH_SURFACE_OFFSET_X__SI__VI             = 0x1A09;
static constexpr u32 mmDCP0_GRPH_SURFACE_OFFSET_Y__SI__VI             = 0x1A0A;
static constexpr u32 mmDCP0_GRPH_SWAP_CNTL__SI__VI                    = 0x1A03;
static constexpr u32 mmDCP0_GRPH_UPDATE                               = 0x1A11;
static constexpr u32 mmDCP0_GRPH_X_END__SI__VI                        = 0x1A0D;
static constexpr u32 mmDCP0_GRPH_X_START__SI__VI                      = 0x1A0B;
static constexpr u32 mmDCP0_GRPH_Y_END__SI__VI                        = 0x1A0E;
static constexpr u32 mmDCP0_GRPH_Y_START__SI__VI                      = 0x1A0C;
static constexpr u32 mmDCP0_OVLSCL_EDGE_PIXEL_CNTL__SI__VI            = 0x1A2C;
static constexpr u32 mmDCP0_OVL_CONTROL1__SI__VI                      = 0x1A1D;
static constexpr u32 mmDCP0_OVL_CONTROL2__SI__VI                      = 0x1A1E;
static constexpr u32 mmDCP0_OVL_DFQ_CONTROL__SI__VI                   = 0x1A29;
static constexpr u32 mmDCP0_OVL_DFQ_STATUS__SI__VI                    = 0x1A2A;
static constexpr u32 mmDCP0_OVL_ENABLE__SI__VI                        = 0x1A1C;
static constexpr u32 mmDCP0_OVL_END__SI__VI                           = 0x1A26;
static constexpr u32 mmDCP0_OVL_PITCH__SI__VI                         = 0x1A21;
static constexpr u32 mmDCP0_OVL_START__SI__VI                         = 0x1A25;
static constexpr u32 mmDCP0_OVL_SURFACE_ADDRESS                       = 0x1A20;
static constexpr u32 mmDCP0_OVL_SURFACE_ADDRESS_HIGH                  = 0x1A22;
static constexpr u32 mmDCP0_OVL_SURFACE_ADDRESS_HIGH_INUSE__SI__VI    = 0x1A2B;
static constexpr u32 mmDCP0_OVL_SURFACE_ADDRESS_INUSE__SI__VI         = 0x1A28;
static constexpr u32 mmDCP0_OVL_SURFACE_OFFSET_X__SI__VI              = 0x1A23;
static constexpr u32 mmDCP0_OVL_SURFACE_OFFSET_Y__SI__VI              = 0x1A24;
static constexpr u32 mmDCP0_OVL_SWAP_CNTL__SI__VI                     = 0x1A1F;
static constexpr u32 mmDCP0_OVL_UPDATE__SI__VI                        = 0x1A27;
static constexpr u32 mmDCP1_CUR_COLOR1__SI                            = 0x1D6C;
static constexpr u32 mmDCP1_CUR_COLOR2__SI                            = 0x1D6D;
static constexpr u32 mmDCP1_CUR_CONTROL__SI                           = 0x1D66;
static constexpr u32 mmDCP1_CUR_HOT_SPOT__SI                          = 0x1D6B;
static constexpr u32 mmDCP1_CUR_POSITION__SI                          = 0x1D6A;
static constexpr u32 mmDCP1_CUR_SIZE__SI                              = 0x1D68;
static constexpr u32 mmDCP1_CUR_SURFACE_ADDRESS_HIGH__SI              = 0x1D69;
static constexpr u32 mmDCP1_CUR_SURFACE_ADDRESS__SI                   = 0x1D67;
static constexpr u32 mmDCP1_CUR_UPDATE__SI                            = 0x1D6E;
static constexpr u32 mmDCP1_DCP_CRC_CONTROL__SI                       = 0x1D87;
static constexpr u32 mmDCP1_DCP_CRC_CURRENT__SI                       = 0x1D89;
static constexpr u32 mmDCP1_DCP_CRC_LAST__SI                          = 0x1D8B;
static constexpr u32 mmDCP1_DCP_CRC_MASK__SI                          = 0x1D88;
static constexpr u32 mmDCP1_DCP_DEBUG__SI                             = 0x1D8D;
static constexpr u32 mmDCP1_DCP_LB_DATA_GAP_BETWEEN_CHUNK__SI         = 0x1D91;
static constexpr u32 mmDCP1_DCP_TEST_DEBUG_DATA__SI                   = 0x1D96;
static constexpr u32 mmDCP1_DCP_TEST_DEBUG_INDEX__SI                  = 0x1D95;
static constexpr u32 mmDCP1_DC_LUT_30_COLOR__SI                       = 0x1D7C;
static constexpr u32 mmDCP1_DC_LUT_AUTOFILL__SI                       = 0x1D7F;
static constexpr u32 mmDCP1_DC_LUT_BLACK_OFFSET_BLUE__SI              = 0x1D81;
static constexpr u32 mmDCP1_DC_LUT_BLACK_OFFSET_GREEN__SI             = 0x1D82;
static constexpr u32 mmDCP1_DC_LUT_BLACK_OFFSET_RED__SI               = 0x1D83;
static constexpr u32 mmDCP1_DC_LUT_CONTROL__SI                        = 0x1D80;
static constexpr u32 mmDCP1_DC_LUT_PWL_DATA__SI                       = 0x1D7B;
static constexpr u32 mmDCP1_DC_LUT_RW_INDEX__SI                       = 0x1D79;
static constexpr u32 mmDCP1_DC_LUT_RW_MODE__SI                        = 0x1D78;
static constexpr u32 mmDCP1_DC_LUT_SEQ_COLOR__SI                      = 0x1D7A;
static constexpr u32 mmDCP1_DC_LUT_WHITE_OFFSET_BLUE__SI              = 0x1D84;
static constexpr u32 mmDCP1_DC_LUT_WHITE_OFFSET_GREEN__SI             = 0x1D85;
static constexpr u32 mmDCP1_DC_LUT_WHITE_OFFSET_RED__SI               = 0x1D86;
static constexpr u32 mmDCP1_DC_LUT_WRITE_EN_MASK__SI                  = 0x1D7E;
static constexpr u32 mmDCP1_GRPH_COMPRESS_PITCH__SI                   = 0x1D1A;
static constexpr u32 mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH__SI    = 0x1D1B;
static constexpr u32 mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS__SI         = 0x1D19;
static constexpr u32 mmDCP1_GRPH_DFQ_CONTROL__SI                      = 0x1D14;
static constexpr u32 mmDCP1_GRPH_DFQ_STATUS__SI                       = 0x1D15;
static constexpr u32 mmDCP1_GRPH_ENABLE__SI                           = 0x1D00;
static constexpr u32 mmDCP1_GRPH_INTERRUPT_CONTROL__SI                = 0x1D17;
static constexpr u32 mmDCP1_GRPH_INTERRUPT_STATUS__SI                 = 0x1D16;
static constexpr u32 mmDCP1_GRPH_LUT_10BIT_BYPASS__SI                 = 0x1D02;
static constexpr u32 mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH__SI     = 0x1D07;
static constexpr u32 mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH__SI   = 0x1D08;
static constexpr u32 mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS__SI        = 0x1D05;
static constexpr u32 mmDCP1_GRPH_SURFACE_ADDRESS_HIGH_INUSE__SI       = 0x1D18;
static constexpr u32 mmDCP1_GRPH_SURFACE_ADDRESS_INUSE__SI            = 0x1D13;
static constexpr u32 mmDCP1_GRPH_SURFACE_OFFSET_X__SI                 = 0x1D09;
static constexpr u32 mmDCP1_GRPH_SURFACE_OFFSET_Y__SI                 = 0x1D0A;
static constexpr u32 mmDCP1_GRPH_SWAP_CNTL__SI                        = 0x1D03;
static constexpr u32 mmDCP1_GRPH_X_END__SI                            = 0x1D0D;
static constexpr u32 mmDCP1_GRPH_X_START__SI                          = 0x1D0B;
static constexpr u32 mmDCP1_GRPH_Y_END__SI                            = 0x1D0E;
static constexpr u32 mmDCP1_GRPH_Y_START__SI                          = 0x1D0C;
static constexpr u32 mmDCP1_OVLSCL_EDGE_PIXEL_CNTL__SI                = 0x1D2C;
static constexpr u32 mmDCP1_OVL_CONTROL1__SI                          = 0x1D1D;
static constexpr u32 mmDCP1_OVL_CONTROL2__SI                          = 0x1D1E;
static constexpr u32 mmDCP1_OVL_DFQ_CONTROL__SI                       = 0x1D29;
static constexpr u32 mmDCP1_OVL_DFQ_STATUS__SI                        = 0x1D2A;
static constexpr u32 mmDCP1_OVL_ENABLE__SI                            = 0x1D1C;
static constexpr u32 mmDCP1_OVL_END__SI                               = 0x1D26;
static constexpr u32 mmDCP1_OVL_PITCH__SI                             = 0x1D21;
static constexpr u32 mmDCP1_OVL_START__SI                             = 0x1D25;
static constexpr u32 mmDCP1_OVL_SURFACE_ADDRESS_HIGH_INUSE__SI        = 0x1D2B;
static constexpr u32 mmDCP1_OVL_SURFACE_ADDRESS_HIGH__SI              = 0x1D22;
static constexpr u32 mmDCP1_OVL_SURFACE_ADDRESS_INUSE__SI             = 0x1D28;
static constexpr u32 mmDCP1_OVL_SURFACE_OFFSET_X__SI                  = 0x1D23;
static constexpr u32 mmDCP1_OVL_SURFACE_OFFSET_Y__SI                  = 0x1D24;
static constexpr u32 mmDCP1_OVL_SWAP_CNTL__SI                         = 0x1D1F;
static constexpr u32 mmDCP1_OVL_UPDATE__SI                            = 0x1D27;
static constexpr u32 mmDCP2_CUR_COLOR1__SI                            = 0x406C;
static constexpr u32 mmDCP2_CUR_COLOR2__SI                            = 0x406D;
static constexpr u32 mmDCP2_CUR_CONTROL__SI                           = 0x4066;
static constexpr u32 mmDCP2_CUR_HOT_SPOT__SI                          = 0x406B;
static constexpr u32 mmDCP2_CUR_POSITION__SI                          = 0x406A;
static constexpr u32 mmDCP2_CUR_SIZE__SI                              = 0x4068;
static constexpr u32 mmDCP2_CUR_SURFACE_ADDRESS_HIGH__SI              = 0x4069;
static constexpr u32 mmDCP2_CUR_SURFACE_ADDRESS__SI                   = 0x4067;
static constexpr u32 mmDCP2_CUR_UPDATE__SI                            = 0x406E;
static constexpr u32 mmDCP2_DCP_CRC_CONTROL__SI                       = 0x4087;
static constexpr u32 mmDCP2_DCP_CRC_CURRENT__SI                       = 0x4089;
static constexpr u32 mmDCP2_DCP_CRC_LAST__SI                          = 0x408B;
static constexpr u32 mmDCP2_DCP_CRC_MASK__SI                          = 0x4088;
static constexpr u32 mmDCP2_DCP_DEBUG__SI                             = 0x408D;
static constexpr u32 mmDCP2_DCP_LB_DATA_GAP_BETWEEN_CHUNK__SI         = 0x4091;
static constexpr u32 mmDCP2_DCP_TEST_DEBUG_DATA__SI                   = 0x4096;
static constexpr u32 mmDCP2_DCP_TEST_DEBUG_INDEX__SI                  = 0x4095;
static constexpr u32 mmDCP2_DC_LUT_30_COLOR__SI                       = 0x407C;
static constexpr u32 mmDCP2_DC_LUT_AUTOFILL__SI                       = 0x407F;
static constexpr u32 mmDCP2_DC_LUT_BLACK_OFFSET_BLUE__SI              = 0x4081;
static constexpr u32 mmDCP2_DC_LUT_BLACK_OFFSET_GREEN__SI             = 0x4082;
static constexpr u32 mmDCP2_DC_LUT_BLACK_OFFSET_RED__SI               = 0x4083;
static constexpr u32 mmDCP2_DC_LUT_CONTROL__SI                        = 0x4080;
static constexpr u32 mmDCP2_DC_LUT_PWL_DATA__SI                       = 0x407B;
static constexpr u32 mmDCP2_DC_LUT_RW_INDEX__SI                       = 0x4079;
static constexpr u32 mmDCP2_DC_LUT_RW_MODE__SI                        = 0x4078;
static constexpr u32 mmDCP2_DC_LUT_SEQ_COLOR__SI                      = 0x407A;
static constexpr u32 mmDCP2_DC_LUT_WHITE_OFFSET_BLUE__SI              = 0x4084;
static constexpr u32 mmDCP2_DC_LUT_WHITE_OFFSET_GREEN__SI             = 0x4085;
static constexpr u32 mmDCP2_DC_LUT_WHITE_OFFSET_RED__SI               = 0x4086;
static constexpr u32 mmDCP2_DC_LUT_WRITE_EN_MASK__SI                  = 0x407E;
static constexpr u32 mmDCP2_GRPH_COMPRESS_PITCH__SI                   = 0x401A;
static constexpr u32 mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH__SI    = 0x401B;
static constexpr u32 mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS__SI         = 0x4019;
static constexpr u32 mmDCP2_GRPH_DFQ_CONTROL__SI                      = 0x4014;
static constexpr u32 mmDCP2_GRPH_DFQ_STATUS__SI                       = 0x4015;
static constexpr u32 mmDCP2_GRPH_ENABLE__SI                           = 0x4000;
static constexpr u32 mmDCP2_GRPH_INTERRUPT_CONTROL__SI                = 0x4017;
static constexpr u32 mmDCP2_GRPH_INTERRUPT_STATUS__SI                 = 0x4016;
static constexpr u32 mmDCP2_GRPH_LUT_10BIT_BYPASS__SI                 = 0x4002;
static constexpr u32 mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH__SI     = 0x4007;
static constexpr u32 mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH__SI   = 0x4008;
static constexpr u32 mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS__SI        = 0x4005;
static constexpr u32 mmDCP2_GRPH_SURFACE_ADDRESS_HIGH_INUSE__SI       = 0x4018;
static constexpr u32 mmDCP2_GRPH_SURFACE_ADDRESS_INUSE__SI            = 0x4013;
static constexpr u32 mmDCP2_GRPH_SURFACE_OFFSET_X__SI                 = 0x4009;
static constexpr u32 mmDCP2_GRPH_SURFACE_OFFSET_Y__SI                 = 0x400A;
static constexpr u32 mmDCP2_GRPH_SWAP_CNTL__SI                        = 0x4003;
static constexpr u32 mmDCP2_GRPH_X_END__SI                            = 0x400D;
static constexpr u32 mmDCP2_GRPH_X_START__SI                          = 0x400B;
static constexpr u32 mmDCP2_GRPH_Y_END__SI                            = 0x400E;
static constexpr u32 mmDCP2_GRPH_Y_START__SI                          = 0x400C;
static constexpr u32 mmDCP2_OVLSCL_EDGE_PIXEL_CNTL__SI                = 0x402C;
static constexpr u32 mmDCP2_OVL_CONTROL1__SI                          = 0x401D;
static constexpr u32 mmDCP2_OVL_CONTROL2__SI                          = 0x401E;
static constexpr u32 mmDCP2_OVL_DFQ_CONTROL__SI                       = 0x4029;
static constexpr u32 mmDCP2_OVL_DFQ_STATUS__SI                        = 0x402A;
static constexpr u32 mmDCP2_OVL_ENABLE__SI                            = 0x401C;
static constexpr u32 mmDCP2_OVL_END__SI                               = 0x4026;
static constexpr u32 mmDCP2_OVL_PITCH__SI                             = 0x4021;
static constexpr u32 mmDCP2_OVL_START__SI                             = 0x4025;
static constexpr u32 mmDCP2_OVL_SURFACE_ADDRESS_HIGH_INUSE__SI        = 0x402B;
static constexpr u32 mmDCP2_OVL_SURFACE_ADDRESS_HIGH__SI              = 0x4022;
static constexpr u32 mmDCP2_OVL_SURFACE_ADDRESS_INUSE__SI             = 0x4028;
static constexpr u32 mmDCP2_OVL_SURFACE_OFFSET_X__SI                  = 0x4023;
static constexpr u32 mmDCP2_OVL_SURFACE_OFFSET_Y__SI                  = 0x4024;
static constexpr u32 mmDCP2_OVL_SWAP_CNTL__SI                         = 0x401F;
static constexpr u32 mmDCP2_OVL_UPDATE__SI                            = 0x4027;
static constexpr u32 mmDCP3_CUR_COLOR1__SI                            = 0x436C;
static constexpr u32 mmDCP3_CUR_COLOR2__SI                            = 0x436D;
static constexpr u32 mmDCP3_CUR_CONTROL__SI                           = 0x4366;
static constexpr u32 mmDCP3_CUR_HOT_SPOT__SI                          = 0x436B;
static constexpr u32 mmDCP3_CUR_POSITION__SI                          = 0x436A;
static constexpr u32 mmDCP3_CUR_SIZE__SI                              = 0x4368;
static constexpr u32 mmDCP3_CUR_SURFACE_ADDRESS_HIGH__SI              = 0x4369;
static constexpr u32 mmDCP3_CUR_SURFACE_ADDRESS__SI                   = 0x4367;
static constexpr u32 mmDCP3_CUR_UPDATE__SI                            = 0x436E;
static constexpr u32 mmDCP3_DCP_CRC_CONTROL__SI                       = 0x4387;
static constexpr u32 mmDCP3_DCP_CRC_CURRENT__SI                       = 0x4389;
static constexpr u32 mmDCP3_DCP_CRC_LAST__SI                          = 0x438B;
static constexpr u32 mmDCP3_DCP_CRC_MASK__SI                          = 0x4388;
static constexpr u32 mmDCP3_DCP_DEBUG__SI                             = 0x438D;
static constexpr u32 mmDCP3_DCP_LB_DATA_GAP_BETWEEN_CHUNK__SI         = 0x4391;
static constexpr u32 mmDCP3_DCP_TEST_DEBUG_DATA__SI                   = 0x4396;
static constexpr u32 mmDCP3_DCP_TEST_DEBUG_INDEX__SI                  = 0x4395;
static constexpr u32 mmDCP3_DC_LUT_30_COLOR__SI                       = 0x437C;
static constexpr u32 mmDCP3_DC_LUT_AUTOFILL__SI                       = 0x437F;
static constexpr u32 mmDCP3_DC_LUT_BLACK_OFFSET_BLUE__SI              = 0x4381;
static constexpr u32 mmDCP3_DC_LUT_BLACK_OFFSET_GREEN__SI             = 0x4382;
static constexpr u32 mmDCP3_DC_LUT_BLACK_OFFSET_RED__SI               = 0x4383;
static constexpr u32 mmDCP3_DC_LUT_CONTROL__SI                        = 0x4380;
static constexpr u32 mmDCP3_DC_LUT_PWL_DATA__SI                       = 0x437B;
static constexpr u32 mmDCP3_DC_LUT_RW_INDEX__SI                       = 0x4379;
static constexpr u32 mmDCP3_DC_LUT_RW_MODE__SI                        = 0x4378;
static constexpr u32 mmDCP3_DC_LUT_SEQ_COLOR__SI                      = 0x437A;
static constexpr u32 mmDCP3_DC_LUT_WHITE_OFFSET_BLUE__SI              = 0x4384;
static constexpr u32 mmDCP3_DC_LUT_WHITE_OFFSET_GREEN__SI             = 0x4385;
static constexpr u32 mmDCP3_DC_LUT_WHITE_OFFSET_RED__SI               = 0x4386;
static constexpr u32 mmDCP3_DC_LUT_WRITE_EN_MASK__SI                  = 0x437E;
static constexpr u32 mmDCP3_GRPH_COMPRESS_PITCH__SI                   = 0x431A;
static constexpr u32 mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH__SI    = 0x431B;
static constexpr u32 mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS__SI         = 0x4319;
static constexpr u32 mmDCP3_GRPH_DFQ_CONTROL__SI                      = 0x4314;
static constexpr u32 mmDCP3_GRPH_DFQ_STATUS__SI                       = 0x4315;
static constexpr u32 mmDCP3_GRPH_ENABLE__SI                           = 0x4300;
static constexpr u32 mmDCP3_GRPH_INTERRUPT_CONTROL__SI                = 0x4317;
static constexpr u32 mmDCP3_GRPH_INTERRUPT_STATUS__SI                 = 0x4316;
static constexpr u32 mmDCP3_GRPH_LUT_10BIT_BYPASS__SI                 = 0x4302;
static constexpr u32 mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH__SI     = 0x4307;
static constexpr u32 mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH__SI   = 0x4308;
static constexpr u32 mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS__SI        = 0x4305;
static constexpr u32 mmDCP3_GRPH_SURFACE_ADDRESS_HIGH_INUSE__SI       = 0x4318;
static constexpr u32 mmDCP3_GRPH_SURFACE_ADDRESS_INUSE__SI            = 0x4313;
static constexpr u32 mmDCP3_GRPH_SURFACE_OFFSET_X__SI                 = 0x4309;
static constexpr u32 mmDCP3_GRPH_SURFACE_OFFSET_Y__SI                 = 0x430A;
static constexpr u32 mmDCP3_GRPH_SWAP_CNTL__SI                        = 0x4303;
static constexpr u32 mmDCP3_GRPH_X_END__SI                            = 0x430D;
static constexpr u32 mmDCP3_GRPH_X_START__SI                          = 0x430B;
static constexpr u32 mmDCP3_GRPH_Y_END__SI                            = 0x430E;
static constexpr u32 mmDCP3_GRPH_Y_START__SI                          = 0x430C;
static constexpr u32 mmDCP3_OVLSCL_EDGE_PIXEL_CNTL__SI                = 0x432C;
static constexpr u32 mmDCP3_OVL_CONTROL1__SI                          = 0x431D;
static constexpr u32 mmDCP3_OVL_CONTROL2__SI                          = 0x431E;
static constexpr u32 mmDCP3_OVL_DFQ_CONTROL__SI                       = 0x4329;
static constexpr u32 mmDCP3_OVL_DFQ_STATUS__SI                        = 0x432A;
static constexpr u32 mmDCP3_OVL_ENABLE__SI                            = 0x431C;
static constexpr u32 mmDCP3_OVL_END__SI                               = 0x4326;
static constexpr u32 mmDCP3_OVL_PITCH__SI                             = 0x4321;
static constexpr u32 mmDCP3_OVL_START__SI                             = 0x4325;
static constexpr u32 mmDCP3_OVL_SURFACE_ADDRESS_HIGH_INUSE__SI        = 0x432B;
static constexpr u32 mmDCP3_OVL_SURFACE_ADDRESS_HIGH__SI              = 0x4322;
static constexpr u32 mmDCP3_OVL_SURFACE_ADDRESS_INUSE__SI             = 0x4328;
static constexpr u32 mmDCP3_OVL_SURFACE_OFFSET_X__SI                  = 0x4323;
static constexpr u32 mmDCP3_OVL_SURFACE_OFFSET_Y__SI                  = 0x4324;
static constexpr u32 mmDCP3_OVL_SWAP_CNTL__SI                         = 0x431F;
static constexpr u32 mmDCP3_OVL_UPDATE__SI                            = 0x4327;
static constexpr u32 mmDCP4_CUR_COLOR1__SI                            = 0x466C;
static constexpr u32 mmDCP4_CUR_COLOR2__SI                            = 0x466D;
static constexpr u32 mmDCP4_CUR_CONTROL__SI                           = 0x4666;
static constexpr u32 mmDCP4_CUR_HOT_SPOT__SI                          = 0x466B;
static constexpr u32 mmDCP4_CUR_POSITION__SI                          = 0x466A;
static constexpr u32 mmDCP4_CUR_SIZE__SI                              = 0x4668;
static constexpr u32 mmDCP4_CUR_SURFACE_ADDRESS_HIGH__SI              = 0x4669;
static constexpr u32 mmDCP4_CUR_SURFACE_ADDRESS__SI                   = 0x4667;
static constexpr u32 mmDCP4_CUR_UPDATE__SI                            = 0x466E;
static constexpr u32 mmDCP4_DCP_CRC_CONTROL__SI                       = 0x4687;
static constexpr u32 mmDCP4_DCP_CRC_CURRENT__SI                       = 0x4689;
static constexpr u32 mmDCP4_DCP_CRC_LAST__SI                          = 0x468B;
static constexpr u32 mmDCP4_DCP_CRC_MASK__SI                          = 0x4688;
static constexpr u32 mmDCP4_DCP_DEBUG__SI                             = 0x468D;
static constexpr u32 mmDCP4_DCP_LB_DATA_GAP_BETWEEN_CHUNK__SI         = 0x4691;
static constexpr u32 mmDCP4_DCP_TEST_DEBUG_DATA__SI                   = 0x4696;
static constexpr u32 mmDCP4_DCP_TEST_DEBUG_INDEX__SI                  = 0x4695;
static constexpr u32 mmDCP4_DC_LUT_30_COLOR__SI                       = 0x467C;
static constexpr u32 mmDCP4_DC_LUT_AUTOFILL__SI                       = 0x467F;
static constexpr u32 mmDCP4_DC_LUT_BLACK_OFFSET_BLUE__SI              = 0x4681;
static constexpr u32 mmDCP4_DC_LUT_BLACK_OFFSET_GREEN__SI             = 0x4682;
static constexpr u32 mmDCP4_DC_LUT_BLACK_OFFSET_RED__SI               = 0x4683;
static constexpr u32 mmDCP4_DC_LUT_CONTROL__SI                        = 0x4680;
static constexpr u32 mmDCP4_DC_LUT_PWL_DATA__SI                       = 0x467B;
static constexpr u32 mmDCP4_DC_LUT_RW_INDEX__SI                       = 0x4679;
static constexpr u32 mmDCP4_DC_LUT_RW_MODE__SI                        = 0x4678;
static constexpr u32 mmDCP4_DC_LUT_SEQ_COLOR__SI                      = 0x467A;
static constexpr u32 mmDCP4_DC_LUT_WHITE_OFFSET_BLUE__SI              = 0x4684;
static constexpr u32 mmDCP4_DC_LUT_WHITE_OFFSET_GREEN__SI             = 0x4685;
static constexpr u32 mmDCP4_DC_LUT_WHITE_OFFSET_RED__SI               = 0x4686;
static constexpr u32 mmDCP4_DC_LUT_WRITE_EN_MASK__SI                  = 0x467E;
static constexpr u32 mmDCP4_GRPH_COMPRESS_PITCH__SI                   = 0x461A;
static constexpr u32 mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH__SI    = 0x461B;
static constexpr u32 mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS__SI         = 0x4619;
static constexpr u32 mmDCP4_GRPH_DFQ_CONTROL__SI                      = 0x4614;
static constexpr u32 mmDCP4_GRPH_DFQ_STATUS__SI                       = 0x4615;
static constexpr u32 mmDCP4_GRPH_ENABLE__SI                           = 0x4600;
static constexpr u32 mmDCP4_GRPH_INTERRUPT_CONTROL__SI                = 0x4617;
static constexpr u32 mmDCP4_GRPH_INTERRUPT_STATUS__SI                 = 0x4616;
static constexpr u32 mmDCP4_GRPH_LUT_10BIT_BYPASS__SI                 = 0x4602;
static constexpr u32 mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH__SI     = 0x4607;
static constexpr u32 mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH__SI   = 0x4608;
static constexpr u32 mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS__SI        = 0x4605;
static constexpr u32 mmDCP4_GRPH_SURFACE_ADDRESS_HIGH_INUSE__SI       = 0x4618;
static constexpr u32 mmDCP4_GRPH_SURFACE_ADDRESS_INUSE__SI            = 0x4613;
static constexpr u32 mmDCP4_GRPH_SURFACE_OFFSET_X__SI                 = 0x4609;
static constexpr u32 mmDCP4_GRPH_SURFACE_OFFSET_Y__SI                 = 0x460A;
static constexpr u32 mmDCP4_GRPH_SWAP_CNTL__SI                        = 0x4603;
static constexpr u32 mmDCP4_GRPH_X_END__SI                            = 0x460D;
static constexpr u32 mmDCP4_GRPH_X_START__SI                          = 0x460B;
static constexpr u32 mmDCP4_GRPH_Y_END__SI                            = 0x460E;
static constexpr u32 mmDCP4_GRPH_Y_START__SI                          = 0x460C;
static constexpr u32 mmDCP4_OVLSCL_EDGE_PIXEL_CNTL__SI                = 0x462C;
static constexpr u32 mmDCP4_OVL_CONTROL1__SI                          = 0x461D;
static constexpr u32 mmDCP4_OVL_CONTROL2__SI                          = 0x461E;
static constexpr u32 mmDCP4_OVL_DFQ_CONTROL__SI                       = 0x4629;
static constexpr u32 mmDCP4_OVL_DFQ_STATUS__SI                        = 0x462A;
static constexpr u32 mmDCP4_OVL_ENABLE__SI                            = 0x461C;
static constexpr u32 mmDCP4_OVL_END__SI                               = 0x4626;
static constexpr u32 mmDCP4_OVL_PITCH__SI                             = 0x4621;
static constexpr u32 mmDCP4_OVL_START__SI                             = 0x4625;
static constexpr u32 mmDCP4_OVL_SURFACE_ADDRESS_HIGH_INUSE__SI        = 0x462B;
static constexpr u32 mmDCP4_OVL_SURFACE_ADDRESS_HIGH__SI              = 0x4622;
static constexpr u32 mmDCP4_OVL_SURFACE_ADDRESS_INUSE__SI             = 0x4628;
static constexpr u32 mmDCP4_OVL_SURFACE_OFFSET_X__SI                  = 0x4623;
static constexpr u32 mmDCP4_OVL_SURFACE_OFFSET_Y__SI                  = 0x4624;
static constexpr u32 mmDCP4_OVL_SWAP_CNTL__SI                         = 0x461F;
static constexpr u32 mmDCP4_OVL_UPDATE__SI                            = 0x4627;
static constexpr u32 mmDCP5_CUR_COLOR1__SI                            = 0x496C;
static constexpr u32 mmDCP5_CUR_COLOR2__SI                            = 0x496D;
static constexpr u32 mmDCP5_CUR_CONTROL__SI                           = 0x4966;
static constexpr u32 mmDCP5_CUR_HOT_SPOT__SI                          = 0x496B;
static constexpr u32 mmDCP5_CUR_POSITION__SI                          = 0x496A;
static constexpr u32 mmDCP5_CUR_SIZE__SI                              = 0x4968;
static constexpr u32 mmDCP5_CUR_SURFACE_ADDRESS_HIGH__SI              = 0x4969;
static constexpr u32 mmDCP5_CUR_SURFACE_ADDRESS__SI                   = 0x4967;
static constexpr u32 mmDCP5_CUR_UPDATE__SI                            = 0x496E;
static constexpr u32 mmDCP5_DCP_CRC_CONTROL__SI                       = 0x4987;
static constexpr u32 mmDCP5_DCP_CRC_CURRENT__SI                       = 0x4989;
static constexpr u32 mmDCP5_DCP_CRC_LAST__SI                          = 0x498B;
static constexpr u32 mmDCP5_DCP_CRC_MASK__SI                          = 0x4988;
static constexpr u32 mmDCP5_DCP_DEBUG__SI                             = 0x498D;
static constexpr u32 mmDCP5_DCP_LB_DATA_GAP_BETWEEN_CHUNK__SI         = 0x4991;
static constexpr u32 mmDCP5_DCP_TEST_DEBUG_DATA__SI                   = 0x4996;
static constexpr u32 mmDCP5_DCP_TEST_DEBUG_INDEX__SI                  = 0x4995;
static constexpr u32 mmDCP5_DC_LUT_30_COLOR__SI                       = 0x497C;
static constexpr u32 mmDCP5_DC_LUT_AUTOFILL__SI                       = 0x497F;
static constexpr u32 mmDCP5_DC_LUT_BLACK_OFFSET_BLUE__SI              = 0x4981;
static constexpr u32 mmDCP5_DC_LUT_BLACK_OFFSET_GREEN__SI             = 0x4982;
static constexpr u32 mmDCP5_DC_LUT_BLACK_OFFSET_RED__SI               = 0x4983;
static constexpr u32 mmDCP5_DC_LUT_CONTROL__SI                        = 0x4980;
static constexpr u32 mmDCP5_DC_LUT_PWL_DATA__SI                       = 0x497B;
static constexpr u32 mmDCP5_DC_LUT_RW_INDEX__SI                       = 0x4979;
static constexpr u32 mmDCP5_DC_LUT_RW_MODE__SI                        = 0x4978;
static constexpr u32 mmDCP5_DC_LUT_SEQ_COLOR__SI                      = 0x497A;
static constexpr u32 mmDCP5_DC_LUT_WHITE_OFFSET_BLUE__SI              = 0x4984;
static constexpr u32 mmDCP5_DC_LUT_WHITE_OFFSET_GREEN__SI             = 0x4985;
static constexpr u32 mmDCP5_DC_LUT_WHITE_OFFSET_RED__SI               = 0x4986;
static constexpr u32 mmDCP5_DC_LUT_WRITE_EN_MASK__SI                  = 0x497E;
static constexpr u32 mmDCP5_GRPH_COMPRESS_PITCH__SI                   = 0x491A;
static constexpr u32 mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH__SI    = 0x491B;
static constexpr u32 mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS__SI         = 0x4919;
static constexpr u32 mmDCP5_GRPH_DFQ_CONTROL__SI                      = 0x4914;
static constexpr u32 mmDCP5_GRPH_DFQ_STATUS__SI                       = 0x4915;
static constexpr u32 mmDCP5_GRPH_ENABLE__SI                           = 0x4900;
static constexpr u32 mmDCP5_GRPH_INTERRUPT_CONTROL__SI                = 0x4917;
static constexpr u32 mmDCP5_GRPH_INTERRUPT_STATUS__SI                 = 0x4916;
static constexpr u32 mmDCP5_GRPH_LUT_10BIT_BYPASS__SI                 = 0x4902;
static constexpr u32 mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH__SI     = 0x4907;
static constexpr u32 mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH__SI   = 0x4908;
static constexpr u32 mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS__SI        = 0x4905;
static constexpr u32 mmDCP5_GRPH_SURFACE_ADDRESS_HIGH_INUSE__SI       = 0x4918;
static constexpr u32 mmDCP5_GRPH_SURFACE_ADDRESS_INUSE__SI            = 0x4913;
static constexpr u32 mmDCP5_GRPH_SURFACE_OFFSET_X__SI                 = 0x4909;
static constexpr u32 mmDCP5_GRPH_SURFACE_OFFSET_Y__SI                 = 0x490A;
static constexpr u32 mmDCP5_GRPH_SWAP_CNTL__SI                        = 0x4903;
static constexpr u32 mmDCP5_GRPH_X_END__SI                            = 0x490D;
static constexpr u32 mmDCP5_GRPH_X_START__SI                          = 0x490B;
static constexpr u32 mmDCP5_GRPH_Y_END__SI                            = 0x490E;
static constexpr u32 mmDCP5_GRPH_Y_START__SI                          = 0x490C;
static constexpr u32 mmDCP5_OVLSCL_EDGE_PIXEL_CNTL__SI                = 0x492C;
static constexpr u32 mmDCP5_OVL_CONTROL1__SI                          = 0x491D;
static constexpr u32 mmDCP5_OVL_CONTROL2__SI                          = 0x491E;
static constexpr u32 mmDCP5_OVL_DFQ_CONTROL__SI                       = 0x4929;
static constexpr u32 mmDCP5_OVL_DFQ_STATUS__SI                        = 0x492A;
static constexpr u32 mmDCP5_OVL_ENABLE__SI                            = 0x491C;
static constexpr u32 mmDCP5_OVL_END__SI                               = 0x4926;
static constexpr u32 mmDCP5_OVL_PITCH__SI                             = 0x4921;
static constexpr u32 mmDCP5_OVL_START__SI                             = 0x4925;
static constexpr u32 mmDCP5_OVL_SURFACE_ADDRESS_HIGH_INUSE__SI        = 0x492B;
static constexpr u32 mmDCP5_OVL_SURFACE_ADDRESS_HIGH__SI              = 0x4922;
static constexpr u32 mmDCP5_OVL_SURFACE_ADDRESS_INUSE__SI             = 0x4928;
static constexpr u32 mmDCP5_OVL_SURFACE_OFFSET_X__SI                  = 0x4923;
static constexpr u32 mmDCP5_OVL_SURFACE_OFFSET_Y__SI                  = 0x4924;
static constexpr u32 mmDCP5_OVL_SWAP_CNTL__SI                         = 0x491F;
static constexpr u32 mmDCP5_OVL_UPDATE__SI                            = 0x4927;
static constexpr u32 mmDCP_CRC_CONTROL__SI__VI                        = 0x1A87;
static constexpr u32 mmDCP_CRC_CURRENT__SI__VI                        = 0x1A89;
static constexpr u32 mmDCP_CRC_LAST__SI__VI                           = 0x1A8B;
static constexpr u32 mmDCP_CRC_MASK__SI__VI                           = 0x1A88;
static constexpr u32 mmDCP_DEBUG__SI__VI                              = 0x1A8D;
static constexpr u32 mmDCP_LB_DATA_GAP_BETWEEN_CHUNK__SI__VI          = 0x1A91;
static constexpr u32 mmDCP_TEST_DEBUG_DATA__SI__VI                    = 0x1A96;
static constexpr u32 mmDCP_TEST_DEBUG_INDEX__SI__VI                   = 0x1A95;
static constexpr u32 mmDC_ABM1_ACE_CNTL_MISC__SI__VI                  = 0x1641;
static constexpr u32 mmDC_ABM1_ACE_OFFSET_SLOPE_0__SI__VI             = 0x163A;
static constexpr u32 mmDC_ABM1_ACE_OFFSET_SLOPE_1__SI__VI             = 0x163B;
static constexpr u32 mmDC_ABM1_ACE_OFFSET_SLOPE_2__SI__VI             = 0x163C;
static constexpr u32 mmDC_ABM1_ACE_OFFSET_SLOPE_3__SI__VI             = 0x163D;
static constexpr u32 mmDC_ABM1_ACE_OFFSET_SLOPE_4__SI__VI             = 0x163E;
static constexpr u32 mmDC_ABM1_ACE_THRES_12__SI__VI                   = 0x163F;
static constexpr u32 mmDC_ABM1_ACE_THRES_34__SI__VI                   = 0x1640;
static constexpr u32 mmDC_ABM1_BL_MASTER_LOCK__SI__VI                 = 0x169C;
static constexpr u32 mmDC_ABM1_CNTL__SI__VI                           = 0x1638;
static constexpr u32 mmDC_ABM1_DEBUG_MISC__SI__VI                     = 0x1649;
static constexpr u32 mmDC_ABM1_HGLS_REG_READ_PROGRESS__SI__VI         = 0x164A;
static constexpr u32 mmDC_ABM1_HG_BIN_17_24_SHIFT_INDEX__SI__VI       = 0x1659;
static constexpr u32 mmDC_ABM1_HG_BIN_1_32_SHIFT_FLAG__SI__VI         = 0x1656;
static constexpr u32 mmDC_ABM1_HG_BIN_1_8_SHIFT_INDEX__SI__VI         = 0x1657;
static constexpr u32 mmDC_ABM1_HG_BIN_25_32_SHIFT_INDEX__SI__VI       = 0x165A;
static constexpr u32 mmDC_ABM1_HG_BIN_9_16_SHIFT_INDEX__SI__VI        = 0x1658;
static constexpr u32 mmDC_ABM1_HG_MISC_CTRL__SI__VI                   = 0x164B;
static constexpr u32 mmDC_ABM1_HG_RESULT_10__SI__VI                   = 0x1664;
static constexpr u32 mmDC_ABM1_HG_RESULT_11__SI__VI                   = 0x1665;
static constexpr u32 mmDC_ABM1_HG_RESULT_12__SI__VI                   = 0x1666;
static constexpr u32 mmDC_ABM1_HG_RESULT_13__SI__VI                   = 0x1667;
static constexpr u32 mmDC_ABM1_HG_RESULT_14__SI__VI                   = 0x1668;
static constexpr u32 mmDC_ABM1_HG_RESULT_15__SI__VI                   = 0x1669;
static constexpr u32 mmDC_ABM1_HG_RESULT_16__SI__VI                   = 0x166A;
static constexpr u32 mmDC_ABM1_HG_RESULT_17__SI__VI                   = 0x166B;
static constexpr u32 mmDC_ABM1_HG_RESULT_18__SI__VI                   = 0x166C;
static constexpr u32 mmDC_ABM1_HG_RESULT_19__SI__VI                   = 0x166D;
static constexpr u32 mmDC_ABM1_HG_RESULT_1__SI__VI                    = 0x165B;
static constexpr u32 mmDC_ABM1_HG_RESULT_20__SI__VI                   = 0x166E;
static constexpr u32 mmDC_ABM1_HG_RESULT_21__SI__VI                   = 0x166F;
static constexpr u32 mmDC_ABM1_HG_RESULT_22__SI__VI                   = 0x1670;
static constexpr u32 mmDC_ABM1_HG_RESULT_23__SI__VI                   = 0x1671;
static constexpr u32 mmDC_ABM1_HG_RESULT_24__SI__VI                   = 0x1672;
static constexpr u32 mmDC_ABM1_HG_RESULT_2__SI__VI                    = 0x165C;
static constexpr u32 mmDC_ABM1_HG_RESULT_3__SI__VI                    = 0x165D;
static constexpr u32 mmDC_ABM1_HG_RESULT_4__SI__VI                    = 0x165E;
static constexpr u32 mmDC_ABM1_HG_RESULT_5__SI__VI                    = 0x165F;
static constexpr u32 mmDC_ABM1_HG_RESULT_6__SI__VI                    = 0x1660;
static constexpr u32 mmDC_ABM1_HG_RESULT_7__SI__VI                    = 0x1661;
static constexpr u32 mmDC_ABM1_HG_RESULT_8__SI__VI                    = 0x1662;
static constexpr u32 mmDC_ABM1_HG_RESULT_9__SI__VI                    = 0x1663;
static constexpr u32 mmDC_ABM1_HG_SAMPLE_RATE__SI__VI                 = 0x1654;
static constexpr u32 mmDC_ABM1_IPCSC_COEFF_SEL__SI__VI                = 0x1639;
static constexpr u32 mmDC_ABM1_LS_FILTERED_MIN_MAX_LUMA__SI__VI       = 0x164E;
static constexpr u32 mmDC_ABM1_LS_MAX_PIXEL_VALUE_COUNT__SI__VI       = 0x1653;
static constexpr u32 mmDC_ABM1_LS_MIN_MAX_LUMA__SI__VI                = 0x164D;
static constexpr u32 mmDC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES__SI__VI   = 0x1651;
static constexpr u32 mmDC_ABM1_LS_MIN_PIXEL_VALUE_COUNT__SI__VI       = 0x1652;
static constexpr u32 mmDC_ABM1_LS_OVR_SCAN_BIN__SI__VI                = 0x1650;
static constexpr u32 mmDC_ABM1_LS_PIXEL_COUNT__SI__VI                 = 0x164F;
static constexpr u32 mmDC_ABM1_LS_SAMPLE_RATE__SI__VI                 = 0x1655;
static constexpr u32 mmDC_ABM1_LS_SUM_OF_LUMA__SI__VI                 = 0x164C;
static constexpr u32 mmDC_DMCU_SCRATCH__SI__VI                        = 0x1618;
static constexpr u32 mmDC_GENERICA__SI                                = 0x1900;
static constexpr u32 mmDC_GENERICB__SI                                = 0x1901;
static constexpr u32 mmDC_GPIO_DDC1_A__SI                             = 0x190D;
static constexpr u32 mmDC_GPIO_DDC1_EN__SI                            = 0x190E;
static constexpr u32 mmDC_GPIO_DDC1_MASK__SI                          = 0x190C;
static constexpr u32 mmDC_GPIO_DDC1_Y__SI                             = 0x190F;
static constexpr u32 mmDC_GPIO_DDC2_A__SI                             = 0x1911;
static constexpr u32 mmDC_GPIO_DDC2_EN__SI                            = 0x1912;
static constexpr u32 mmDC_GPIO_DDC2_MASK__SI                          = 0x1910;
static constexpr u32 mmDC_GPIO_DDC2_Y__SI                             = 0x1913;
static constexpr u32 mmDC_GPIO_DDC3_A__SI                             = 0x1915;
static constexpr u32 mmDC_GPIO_DDC3_EN__SI                            = 0x1916;
static constexpr u32 mmDC_GPIO_DDC3_MASK__SI                          = 0x1914;
static constexpr u32 mmDC_GPIO_DDC3_Y__SI                             = 0x1917;
static constexpr u32 mmDC_GPIO_DDC4_A__SI                             = 0x1919;
static constexpr u32 mmDC_GPIO_DDC4_EN__SI                            = 0x191A;
static constexpr u32 mmDC_GPIO_DDC4_MASK__SI                          = 0x1918;
static constexpr u32 mmDC_GPIO_DDC4_Y__SI                             = 0x191B;
static constexpr u32 mmDC_GPIO_DDC5_A__SI                             = 0x191D;
static constexpr u32 mmDC_GPIO_DDC5_EN__SI                            = 0x191E;
static constexpr u32 mmDC_GPIO_DDC5_MASK__SI                          = 0x191C;
static constexpr u32 mmDC_GPIO_DDC5_Y__SI                             = 0x191F;
static constexpr u32 mmDC_GPIO_DDC6_A__SI                             = 0x1921;
static constexpr u32 mmDC_GPIO_DDC6_EN__SI                            = 0x1922;
static constexpr u32 mmDC_GPIO_DDC6_MASK__SI                          = 0x1920;
static constexpr u32 mmDC_GPIO_DDC6_Y__SI                             = 0x1923;
static constexpr u32 mmDC_GPIO_DEBUG__SI                              = 0x1946;
static constexpr u32 mmDC_GPIO_DVODATA_A__SI                          = 0x1909;
static constexpr u32 mmDC_GPIO_DVODATA_EN__SI                         = 0x190A;
static constexpr u32 mmDC_GPIO_DVODATA_MASK__SI                       = 0x1908;
static constexpr u32 mmDC_GPIO_DVODATA_Y__SI                          = 0x190B;
static constexpr u32 mmDC_GPIO_GENERIC_A__SI                          = 0x1905;
static constexpr u32 mmDC_GPIO_GENERIC_EN__SI                         = 0x1906;
static constexpr u32 mmDC_GPIO_GENERIC_MASK__SI                       = 0x1904;
static constexpr u32 mmDC_GPIO_GENERIC_Y__SI                          = 0x1907;
static constexpr u32 mmDC_GPIO_HPD_A__SI                              = 0x192D;
static constexpr u32 mmDC_GPIO_HPD_EN__SI                             = 0x192E;
static constexpr u32 mmDC_GPIO_HPD_MASK__SI                           = 0x192C;
static constexpr u32 mmDC_GPIO_HPD_Y__SI                              = 0x192F;
static constexpr u32 mmDC_GPIO_PAD_STRENGTH_1__SI                     = 0x1944;
static constexpr u32 mmDC_GPIO_PAD_STRENGTH_2__SI                     = 0x1945;
static constexpr u32 mmDC_GPIO_PWRSEQ_A__SI                           = 0x1941;
static constexpr u32 mmDC_GPIO_PWRSEQ_EN__SI                          = 0x1942;
static constexpr u32 mmDC_GPIO_PWRSEQ_MASK__SI                        = 0x1940;
static constexpr u32 mmDC_GPIO_PWRSEQ_Y__SI                           = 0x1943;
static constexpr u32 mmDC_GPIO_SYNCA_A__SI                            = 0x1925;
static constexpr u32 mmDC_GPIO_SYNCA_EN__SI                           = 0x1926;
static constexpr u32 mmDC_GPIO_SYNCA_MASK__SI                         = 0x1924;
static constexpr u32 mmDC_GPIO_SYNCA_Y__SI                            = 0x1927;
static constexpr u32 mmDC_GPU_TIMER_READ_CNTL__SI                     = 0x1972;
static constexpr u32 mmDC_GPU_TIMER_READ__SI                          = 0x1971;
static constexpr u32 mmDC_GPU_TIMER_START_POSITION__SI                = 0x1970;
static constexpr u32 mmDC_HPD1_CONTROL__SI                            = 0x1809;
static constexpr u32 mmDC_HPD1_INT_CONTROL__SI                        = 0x1808;
static constexpr u32 mmDC_HPD1_INT_STATUS__SI                         = 0x1807;
static constexpr u32 mmDC_HPD2_CONTROL__SI                            = 0x180C;
static constexpr u32 mmDC_HPD2_INT_CONTROL__SI                        = 0x180B;
static constexpr u32 mmDC_HPD2_INT_STATUS__SI                         = 0x180A;
static constexpr u32 mmDC_HPD3_CONTROL__SI                            = 0x180F;
static constexpr u32 mmDC_HPD3_INT_CONTROL__SI                        = 0x180E;
static constexpr u32 mmDC_HPD3_INT_STATUS__SI                         = 0x180D;
static constexpr u32 mmDC_HPD4_CONTROL__SI                            = 0x1812;
static constexpr u32 mmDC_HPD4_INT_CONTROL__SI                        = 0x1811;
static constexpr u32 mmDC_HPD4_INT_STATUS__SI                         = 0x1810;
static constexpr u32 mmDC_HPD5_CONTROL__SI                            = 0x1815;
static constexpr u32 mmDC_HPD5_INT_CONTROL__SI                        = 0x1814;
static constexpr u32 mmDC_HPD5_INT_STATUS__SI                         = 0x1813;
static constexpr u32 mmDC_HPD6_CONTROL__SI                            = 0x1818;
static constexpr u32 mmDC_HPD6_INT_CONTROL__SI                        = 0x1817;
static constexpr u32 mmDC_HPD6_INT_STATUS__SI                         = 0x1816;
static constexpr u32 mmDC_I2C_ARBITRATION__SI                         = 0x181A;
static constexpr u32 mmDC_I2C_CONTROL__SI                             = 0x1819;
static constexpr u32 mmDC_I2C_DATA__SI                                = 0x1833;
static constexpr u32 mmDC_I2C_DDC1_HW_STATUS__SI                      = 0x181D;
static constexpr u32 mmDC_I2C_DDC1_SETUP__SI                          = 0x1824;
static constexpr u32 mmDC_I2C_DDC1_SPEED__SI                          = 0x1823;
static constexpr u32 mmDC_I2C_DDC2_HW_STATUS__SI                      = 0x181E;
static constexpr u32 mmDC_I2C_DDC2_SETUP__SI                          = 0x1826;
static constexpr u32 mmDC_I2C_DDC2_SPEED__SI                          = 0x1825;
static constexpr u32 mmDC_I2C_DDC3_HW_STATUS__SI                      = 0x181F;
static constexpr u32 mmDC_I2C_DDC3_SETUP__SI                          = 0x1828;
static constexpr u32 mmDC_I2C_DDC3_SPEED__SI                          = 0x1827;
static constexpr u32 mmDC_I2C_DDC4_HW_STATUS__SI                      = 0x1820;
static constexpr u32 mmDC_I2C_DDC4_SETUP__SI                          = 0x182A;
static constexpr u32 mmDC_I2C_DDC4_SPEED__SI                          = 0x1829;
static constexpr u32 mmDC_I2C_DDC5_HW_STATUS__SI                      = 0x1821;
static constexpr u32 mmDC_I2C_DDC5_SETUP__SI                          = 0x182C;
static constexpr u32 mmDC_I2C_DDC5_SPEED__SI                          = 0x182B;
static constexpr u32 mmDC_I2C_DDC6_HW_STATUS__SI                      = 0x1822;
static constexpr u32 mmDC_I2C_DDC6_SETUP__SI                          = 0x182E;
static constexpr u32 mmDC_I2C_DDC6_SPEED__SI                          = 0x182D;
static constexpr u32 mmDC_I2C_INTERRUPT_CONTROL__SI                   = 0x181B;
static constexpr u32 mmDC_I2C_SW_STATUS__SI                           = 0x181C;
static constexpr u32 mmDC_I2C_TRANSACTION0__SI                        = 0x182F;
static constexpr u32 mmDC_I2C_TRANSACTION1__SI                        = 0x1830;
static constexpr u32 mmDC_I2C_TRANSACTION2__SI                        = 0x1831;
static constexpr u32 mmDC_I2C_TRANSACTION3__SI                        = 0x1832;
static constexpr u32 mmDC_LUT_30_COLOR__SI__VI                        = 0x1A7C;
static constexpr u32 mmDC_LUT_AUTOFILL__SI__VI                        = 0x1A7F;
static constexpr u32 mmDC_LUT_BLACK_OFFSET_BLUE__SI__VI               = 0x1A81;
static constexpr u32 mmDC_LUT_BLACK_OFFSET_GREEN__SI__VI              = 0x1A82;
static constexpr u32 mmDC_LUT_BLACK_OFFSET_RED__SI__VI                = 0x1A83;
static constexpr u32 mmDC_LUT_CONTROL__SI__VI                         = 0x1A80;
static constexpr u32 mmDC_LUT_PWL_DATA__SI__VI                        = 0x1A7B;
static constexpr u32 mmDC_LUT_RW_INDEX__SI__VI                        = 0x1A79;
static constexpr u32 mmDC_LUT_RW_MODE__SI__VI                         = 0x1A78;
static constexpr u32 mmDC_LUT_SEQ_COLOR__SI__VI                       = 0x1A7A;
static constexpr u32 mmDC_LUT_WHITE_OFFSET_BLUE__SI__VI               = 0x1A84;
static constexpr u32 mmDC_LUT_WHITE_OFFSET_GREEN__SI__VI              = 0x1A85;
static constexpr u32 mmDC_LUT_WHITE_OFFSET_RED__SI__VI                = 0x1A86;
static constexpr u32 mmDC_LUT_WRITE_EN_MASK__SI__VI                   = 0x1A7E;
static constexpr u32 mmDC_MVP_LB_CONTROL__SI                          = 0x1ADB;
static constexpr u32 mmDC_PAD_EXTERN_SIG__SI                          = 0x1902;
static constexpr u32 mmDC_PINSTRAPS__SI                               = 0x1954;
static constexpr u32 mmDC_REF_CLK_CNTL__SI                            = 0x1903;
static constexpr u32 mmDC_TEST_DEBUG_DATA__SI                         = 0x186D;
static constexpr u32 mmDC_TEST_DEBUG_INDEX__SI                        = 0x186C;
static constexpr u32 mmDEBUG_DATA                                     = 0x203D;
static constexpr u32 mmDEBUG_INDEX                                    = 0x203C;
static constexpr u32 mmDENTIST_DISPCLK_CNTL__SI                       = 0x015F;
static constexpr u32 mmDESKTOP_HEIGHT__SI                             = 0x1AC1;
static constexpr u32 mmDIDT_IND_DATA__CI__VI                          = 0x3281;
static constexpr u32 mmDIDT_IND_INDEX__CI__VI                         = 0x3280;
static constexpr u32 mmDIG0_AFMT_60958_0__SI                          = 0x1C41;
static constexpr u32 mmDIG0_AFMT_60958_1__SI                          = 0x1C42;
static constexpr u32 mmDIG0_AFMT_60958_2__SI                          = 0x1C48;
static constexpr u32 mmDIG0_AFMT_AUDIO_CRC_CONTROL__SI                = 0x1C43;
static constexpr u32 mmDIG0_AFMT_AUDIO_CRC_RESULT__SI                 = 0x1C49;
static constexpr u32 mmDIG0_AFMT_AUDIO_INFO0__SI                      = 0x1C3F;
static constexpr u32 mmDIG0_AFMT_AUDIO_INFO1__SI                      = 0x1C40;
static constexpr u32 mmDIG0_AFMT_AUDIO_PACKET_CONTROL2__SI            = 0x1C17;
static constexpr u32 mmDIG0_AFMT_AUDIO_PACKET_CONTROL__SI             = 0x1C4B;
static constexpr u32 mmDIG0_AFMT_AVI_INFO0__SI                        = 0x1C21;
static constexpr u32 mmDIG0_AFMT_AVI_INFO1__SI                        = 0x1C22;
static constexpr u32 mmDIG0_AFMT_AVI_INFO2__SI                        = 0x1C23;
static constexpr u32 mmDIG0_AFMT_AVI_INFO3__SI                        = 0x1C24;
static constexpr u32 mmDIG0_AFMT_INFOFRAME_CONTROL0__SI               = 0x1C4D;
static constexpr u32 mmDIG0_AFMT_ISRC1_0__SI                          = 0x1C18;
static constexpr u32 mmDIG0_AFMT_ISRC1_1__SI                          = 0x1C19;
static constexpr u32 mmDIG0_AFMT_ISRC1_2__SI                          = 0x1C1A;
static constexpr u32 mmDIG0_AFMT_ISRC1_3__SI                          = 0x1C1B;
static constexpr u32 mmDIG0_AFMT_ISRC1_4__SI                          = 0x1C1C;
static constexpr u32 mmDIG0_AFMT_ISRC2_0__SI                          = 0x1C1D;
static constexpr u32 mmDIG0_AFMT_ISRC2_1__SI                          = 0x1C1E;
static constexpr u32 mmDIG0_AFMT_ISRC2_2__SI                          = 0x1C1F;
static constexpr u32 mmDIG0_AFMT_ISRC2_3__SI                          = 0x1C20;
static constexpr u32 mmDIG0_AFMT_MPEG_INFO0__SI                       = 0x1C25;
static constexpr u32 mmDIG0_AFMT_MPEG_INFO1__SI                       = 0x1C26;
static constexpr u32 mmDIG0_AFMT_RAMP_CONTROL0__SI                    = 0x1C44;
static constexpr u32 mmDIG0_AFMT_RAMP_CONTROL1__SI                    = 0x1C45;
static constexpr u32 mmDIG0_AFMT_RAMP_CONTROL2__SI                    = 0x1C46;
static constexpr u32 mmDIG0_AFMT_RAMP_CONTROL3__SI                    = 0x1C47;
static constexpr u32 mmDIG0_AFMT_STATUS__SI                           = 0x1C4A;
static constexpr u32 mmDIG0_AFMT_VBI_PACKET_CONTROL__SI               = 0x1C4C;
static constexpr u32 mmDIG0_DIG_CLOCK_PATTERN__SI                     = 0x1C03;
static constexpr u32 mmDIG0_DIG_OUTPUT_CRC_CNTL__SI                   = 0x1C01;
static constexpr u32 mmDIG0_DIG_OUTPUT_CRC_RESULT__SI                 = 0x1C02;
static constexpr u32 mmDIG0_DIG_RANDOM_PATTERN_SEED__SI               = 0x1C05;
static constexpr u32 mmDIG0_DIG_TEST_PATTERN__SI                      = 0x1C04;
static constexpr u32 mmDIG0_HDMI_ACR_32_0__SI                         = 0x1C37;
static constexpr u32 mmDIG0_HDMI_ACR_32_1__SI                         = 0x1C38;
static constexpr u32 mmDIG0_HDMI_ACR_44_0__SI                         = 0x1C39;
static constexpr u32 mmDIG0_HDMI_ACR_44_1__SI                         = 0x1C3A;
static constexpr u32 mmDIG0_HDMI_ACR_48_0__SI                         = 0x1C3B;
static constexpr u32 mmDIG0_HDMI_ACR_48_1__SI                         = 0x1C3C;
static constexpr u32 mmDIG0_HDMI_ACR_PACKET_CONTROL__SI               = 0x1C0F;
static constexpr u32 mmDIG0_HDMI_ACR_STATUS_0__SI                     = 0x1C3D;
static constexpr u32 mmDIG0_HDMI_ACR_STATUS_1__SI                     = 0x1C3E;
static constexpr u32 mmDIG0_HDMI_AUDIO_PACKET_CONTROL__SI             = 0x1C0E;
static constexpr u32 mmDIG0_HDMI_CONTROL__SI                          = 0x1C0C;
static constexpr u32 mmDIG0_HDMI_GC__SI                               = 0x1C16;
static constexpr u32 mmDIG0_HDMI_GENERIC_PACKET_CONTROL__SI           = 0x1C13;
static constexpr u32 mmDIG0_HDMI_INFOFRAME_CONTROL0__SI               = 0x1C11;
static constexpr u32 mmDIG0_HDMI_INFOFRAME_CONTROL1__SI               = 0x1C12;
static constexpr u32 mmDIG0_HDMI_STATUS__SI                           = 0x1C0D;
static constexpr u32 mmDIG0_HDMI_VBI_PACKET_CONTROL__SI               = 0x1C10;
static constexpr u32 mmDIG0_LVDS_DATA_CNTL__SI                        = 0x1C8C;
static constexpr u32 mmDIG0_TMDS_CNTL__SI                             = 0x1C7C;
static constexpr u32 mmDIG0_TMDS_CONTROL0_FEEDBACK__SI                = 0x1C7E;
static constexpr u32 mmDIG0_TMDS_CONTROL_CHAR__SI                     = 0x1C7D;
static constexpr u32 mmDIG0_TMDS_CTL0_1_GEN_CNTL__SI                  = 0x1C86;
static constexpr u32 mmDIG0_TMDS_CTL2_3_GEN_CNTL__SI                  = 0x1C87;
static constexpr u32 mmDIG0_TMDS_CTL_BITS__SI                         = 0x1C83;
static constexpr u32 mmDIG0_TMDS_DCBALANCER_CONTROL__SI               = 0x1C84;
static constexpr u32 mmDIG0_TMDS_DEBUG__SI                            = 0x1C82;
static constexpr u32 mmDIG0_TMDS_STEREOSYNC_CTL_SEL__SI               = 0x1C7F;
static constexpr u32 mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1__SI            = 0x1C80;
static constexpr u32 mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3__SI            = 0x1C81;
static constexpr u32 mmDIG1_AFMT_60958_0__SI                          = 0x1F41;
static constexpr u32 mmDIG1_AFMT_60958_1__SI                          = 0x1F42;
static constexpr u32 mmDIG1_AFMT_60958_2__SI                          = 0x1F48;
static constexpr u32 mmDIG1_AFMT_AUDIO_CRC_CONTROL__SI                = 0x1F43;
static constexpr u32 mmDIG1_AFMT_AUDIO_CRC_RESULT__SI                 = 0x1F49;
static constexpr u32 mmDIG1_AFMT_AUDIO_INFO0__SI                      = 0x1F3F;
static constexpr u32 mmDIG1_AFMT_AUDIO_INFO1__SI                      = 0x1F40;
static constexpr u32 mmDIG1_AFMT_AUDIO_PACKET_CONTROL2__SI            = 0x1F17;
static constexpr u32 mmDIG1_AFMT_AUDIO_PACKET_CONTROL__SI             = 0x1F4B;
static constexpr u32 mmDIG1_AFMT_AVI_INFO0__SI                        = 0x1F21;
static constexpr u32 mmDIG1_AFMT_AVI_INFO1__SI                        = 0x1F22;
static constexpr u32 mmDIG1_AFMT_AVI_INFO2__SI                        = 0x1F23;
static constexpr u32 mmDIG1_AFMT_AVI_INFO3__SI                        = 0x1F24;
static constexpr u32 mmDIG1_AFMT_INFOFRAME_CONTROL0__SI               = 0x1F4D;
static constexpr u32 mmDIG1_AFMT_ISRC1_0__SI                          = 0x1F18;
static constexpr u32 mmDIG1_AFMT_ISRC1_1__SI                          = 0x1F19;
static constexpr u32 mmDIG1_AFMT_ISRC1_2__SI                          = 0x1F1A;
static constexpr u32 mmDIG1_AFMT_ISRC1_3__SI                          = 0x1F1B;
static constexpr u32 mmDIG1_AFMT_ISRC1_4__SI                          = 0x1F1C;
static constexpr u32 mmDIG1_AFMT_ISRC2_0__SI                          = 0x1F1D;
static constexpr u32 mmDIG1_AFMT_ISRC2_1__SI                          = 0x1F1E;
static constexpr u32 mmDIG1_AFMT_ISRC2_2__SI                          = 0x1F1F;
static constexpr u32 mmDIG1_AFMT_ISRC2_3__SI                          = 0x1F20;
static constexpr u32 mmDIG1_AFMT_MPEG_INFO0__SI                       = 0x1F25;
static constexpr u32 mmDIG1_AFMT_MPEG_INFO1__SI                       = 0x1F26;
static constexpr u32 mmDIG1_AFMT_RAMP_CONTROL0__SI                    = 0x1F44;
static constexpr u32 mmDIG1_AFMT_RAMP_CONTROL1__SI                    = 0x1F45;
static constexpr u32 mmDIG1_AFMT_RAMP_CONTROL2__SI                    = 0x1F46;
static constexpr u32 mmDIG1_AFMT_RAMP_CONTROL3__SI                    = 0x1F47;
static constexpr u32 mmDIG1_AFMT_STATUS__SI                           = 0x1F4A;
static constexpr u32 mmDIG1_AFMT_VBI_PACKET_CONTROL__SI               = 0x1F4C;
static constexpr u32 mmDIG1_DIG_CLOCK_PATTERN__SI                     = 0x1F03;
static constexpr u32 mmDIG1_DIG_OUTPUT_CRC_CNTL__SI                   = 0x1F01;
static constexpr u32 mmDIG1_DIG_OUTPUT_CRC_RESULT__SI                 = 0x1F02;
static constexpr u32 mmDIG1_DIG_RANDOM_PATTERN_SEED__SI               = 0x1F05;
static constexpr u32 mmDIG1_DIG_TEST_PATTERN__SI                      = 0x1F04;
static constexpr u32 mmDIG1_HDMI_ACR_32_0__SI                         = 0x1F37;
static constexpr u32 mmDIG1_HDMI_ACR_32_1__SI                         = 0x1F38;
static constexpr u32 mmDIG1_HDMI_ACR_44_0__SI                         = 0x1F39;
static constexpr u32 mmDIG1_HDMI_ACR_44_1__SI                         = 0x1F3A;
static constexpr u32 mmDIG1_HDMI_ACR_48_0__SI                         = 0x1F3B;
static constexpr u32 mmDIG1_HDMI_ACR_48_1__SI                         = 0x1F3C;
static constexpr u32 mmDIG1_HDMI_ACR_PACKET_CONTROL__SI               = 0x1F0F;
static constexpr u32 mmDIG1_HDMI_ACR_STATUS_0__SI                     = 0x1F3D;
static constexpr u32 mmDIG1_HDMI_ACR_STATUS_1__SI                     = 0x1F3E;
static constexpr u32 mmDIG1_HDMI_AUDIO_PACKET_CONTROL__SI             = 0x1F0E;
static constexpr u32 mmDIG1_HDMI_CONTROL__SI                          = 0x1F0C;
static constexpr u32 mmDIG1_HDMI_GC__SI                               = 0x1F16;
static constexpr u32 mmDIG1_HDMI_GENERIC_PACKET_CONTROL__SI           = 0x1F13;
static constexpr u32 mmDIG1_HDMI_INFOFRAME_CONTROL0__SI               = 0x1F11;
static constexpr u32 mmDIG1_HDMI_INFOFRAME_CONTROL1__SI               = 0x1F12;
static constexpr u32 mmDIG1_HDMI_STATUS__SI                           = 0x1F0D;
static constexpr u32 mmDIG1_HDMI_VBI_PACKET_CONTROL__SI               = 0x1F10;
static constexpr u32 mmDIG1_LVDS_DATA_CNTL__SI                        = 0x1F8C;
static constexpr u32 mmDIG1_TMDS_CNTL__SI                             = 0x1F7C;
static constexpr u32 mmDIG1_TMDS_CONTROL0_FEEDBACK__SI                = 0x1F7E;
static constexpr u32 mmDIG1_TMDS_CONTROL_CHAR__SI                     = 0x1F7D;
static constexpr u32 mmDIG1_TMDS_CTL0_1_GEN_CNTL__SI                  = 0x1F86;
static constexpr u32 mmDIG1_TMDS_CTL2_3_GEN_CNTL__SI                  = 0x1F87;
static constexpr u32 mmDIG1_TMDS_CTL_BITS__SI                         = 0x1F83;
static constexpr u32 mmDIG1_TMDS_DCBALANCER_CONTROL__SI               = 0x1F84;
static constexpr u32 mmDIG1_TMDS_DEBUG__SI                            = 0x1F82;
static constexpr u32 mmDIG1_TMDS_STEREOSYNC_CTL_SEL__SI               = 0x1F7F;
static constexpr u32 mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1__SI            = 0x1F80;
static constexpr u32 mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3__SI            = 0x1F81;
static constexpr u32 mmDIG2_AFMT_60958_0__SI                          = 0x4241;
static constexpr u32 mmDIG2_AFMT_60958_1__SI                          = 0x4242;
static constexpr u32 mmDIG2_AFMT_60958_2__SI                          = 0x4248;
static constexpr u32 mmDIG2_AFMT_AUDIO_CRC_CONTROL__SI                = 0x4243;
static constexpr u32 mmDIG2_AFMT_AUDIO_CRC_RESULT__SI                 = 0x4249;
static constexpr u32 mmDIG2_AFMT_AUDIO_INFO0__SI                      = 0x423F;
static constexpr u32 mmDIG2_AFMT_AUDIO_INFO1__SI                      = 0x4240;
static constexpr u32 mmDIG2_AFMT_AUDIO_PACKET_CONTROL2__SI            = 0x4217;
static constexpr u32 mmDIG2_AFMT_AUDIO_PACKET_CONTROL__SI             = 0x424B;
static constexpr u32 mmDIG2_AFMT_AVI_INFO0__SI                        = 0x4221;
static constexpr u32 mmDIG2_AFMT_AVI_INFO1__SI                        = 0x4222;
static constexpr u32 mmDIG2_AFMT_AVI_INFO2__SI                        = 0x4223;
static constexpr u32 mmDIG2_AFMT_AVI_INFO3__SI                        = 0x4224;
static constexpr u32 mmDIG2_AFMT_INFOFRAME_CONTROL0__SI               = 0x424D;
static constexpr u32 mmDIG2_AFMT_ISRC1_0__SI                          = 0x4218;
static constexpr u32 mmDIG2_AFMT_ISRC1_1__SI                          = 0x4219;
static constexpr u32 mmDIG2_AFMT_ISRC1_2__SI                          = 0x421A;
static constexpr u32 mmDIG2_AFMT_ISRC1_3__SI                          = 0x421B;
static constexpr u32 mmDIG2_AFMT_ISRC1_4__SI                          = 0x421C;
static constexpr u32 mmDIG2_AFMT_ISRC2_0__SI                          = 0x421D;
static constexpr u32 mmDIG2_AFMT_ISRC2_1__SI                          = 0x421E;
static constexpr u32 mmDIG2_AFMT_ISRC2_2__SI                          = 0x421F;
static constexpr u32 mmDIG2_AFMT_ISRC2_3__SI                          = 0x4220;
static constexpr u32 mmDIG2_AFMT_MPEG_INFO0__SI                       = 0x4225;
static constexpr u32 mmDIG2_AFMT_MPEG_INFO1__SI                       = 0x4226;
static constexpr u32 mmDIG2_AFMT_RAMP_CONTROL0__SI                    = 0x4244;
static constexpr u32 mmDIG2_AFMT_RAMP_CONTROL1__SI                    = 0x4245;
static constexpr u32 mmDIG2_AFMT_RAMP_CONTROL2__SI                    = 0x4246;
static constexpr u32 mmDIG2_AFMT_RAMP_CONTROL3__SI                    = 0x4247;
static constexpr u32 mmDIG2_AFMT_STATUS__SI                           = 0x424A;
static constexpr u32 mmDIG2_AFMT_VBI_PACKET_CONTROL__SI               = 0x424C;
static constexpr u32 mmDIG2_DIG_CLOCK_PATTERN__SI                     = 0x4203;
static constexpr u32 mmDIG2_DIG_OUTPUT_CRC_CNTL__SI                   = 0x4201;
static constexpr u32 mmDIG2_DIG_OUTPUT_CRC_RESULT__SI                 = 0x4202;
static constexpr u32 mmDIG2_DIG_RANDOM_PATTERN_SEED__SI               = 0x4205;
static constexpr u32 mmDIG2_DIG_TEST_PATTERN__SI                      = 0x4204;
static constexpr u32 mmDIG2_HDMI_ACR_32_0__SI                         = 0x4237;
static constexpr u32 mmDIG2_HDMI_ACR_32_1__SI                         = 0x4238;
static constexpr u32 mmDIG2_HDMI_ACR_44_0__SI                         = 0x4239;
static constexpr u32 mmDIG2_HDMI_ACR_44_1__SI                         = 0x423A;
static constexpr u32 mmDIG2_HDMI_ACR_48_0__SI                         = 0x423B;
static constexpr u32 mmDIG2_HDMI_ACR_48_1__SI                         = 0x423C;
static constexpr u32 mmDIG2_HDMI_ACR_PACKET_CONTROL__SI               = 0x420F;
static constexpr u32 mmDIG2_HDMI_ACR_STATUS_0__SI                     = 0x423D;
static constexpr u32 mmDIG2_HDMI_ACR_STATUS_1__SI                     = 0x423E;
static constexpr u32 mmDIG2_HDMI_AUDIO_PACKET_CONTROL__SI             = 0x420E;
static constexpr u32 mmDIG2_HDMI_CONTROL__SI                          = 0x420C;
static constexpr u32 mmDIG2_HDMI_GC__SI                               = 0x4216;
static constexpr u32 mmDIG2_HDMI_GENERIC_PACKET_CONTROL__SI           = 0x4213;
static constexpr u32 mmDIG2_HDMI_INFOFRAME_CONTROL0__SI               = 0x4211;
static constexpr u32 mmDIG2_HDMI_INFOFRAME_CONTROL1__SI               = 0x4212;
static constexpr u32 mmDIG2_HDMI_STATUS__SI                           = 0x420D;
static constexpr u32 mmDIG2_HDMI_VBI_PACKET_CONTROL__SI               = 0x4210;
static constexpr u32 mmDIG2_LVDS_DATA_CNTL__SI                        = 0x428C;
static constexpr u32 mmDIG2_TMDS_CNTL__SI                             = 0x427C;
static constexpr u32 mmDIG2_TMDS_CONTROL0_FEEDBACK__SI                = 0x427E;
static constexpr u32 mmDIG2_TMDS_CONTROL_CHAR__SI                     = 0x427D;
static constexpr u32 mmDIG2_TMDS_CTL0_1_GEN_CNTL__SI                  = 0x4286;
static constexpr u32 mmDIG2_TMDS_CTL2_3_GEN_CNTL__SI                  = 0x4287;
static constexpr u32 mmDIG2_TMDS_CTL_BITS__SI                         = 0x4283;
static constexpr u32 mmDIG2_TMDS_DCBALANCER_CONTROL__SI               = 0x4284;
static constexpr u32 mmDIG2_TMDS_DEBUG__SI                            = 0x4282;
static constexpr u32 mmDIG2_TMDS_STEREOSYNC_CTL_SEL__SI               = 0x427F;
static constexpr u32 mmDIG2_TMDS_SYNC_CHAR_PATTERN_0_1__SI            = 0x4280;
static constexpr u32 mmDIG2_TMDS_SYNC_CHAR_PATTERN_2_3__SI            = 0x4281;
static constexpr u32 mmDIG3_AFMT_60958_0__SI                          = 0x4541;
static constexpr u32 mmDIG3_AFMT_60958_1__SI                          = 0x4542;
static constexpr u32 mmDIG3_AFMT_60958_2__SI                          = 0x4548;
static constexpr u32 mmDIG3_AFMT_AUDIO_CRC_CONTROL__SI                = 0x4543;
static constexpr u32 mmDIG3_AFMT_AUDIO_CRC_RESULT__SI                 = 0x4549;
static constexpr u32 mmDIG3_AFMT_AUDIO_INFO0__SI                      = 0x453F;
static constexpr u32 mmDIG3_AFMT_AUDIO_INFO1__SI                      = 0x4540;
static constexpr u32 mmDIG3_AFMT_AUDIO_PACKET_CONTROL2__SI            = 0x4517;
static constexpr u32 mmDIG3_AFMT_AUDIO_PACKET_CONTROL__SI             = 0x454B;
static constexpr u32 mmDIG3_AFMT_AVI_INFO0__SI                        = 0x4521;
static constexpr u32 mmDIG3_AFMT_AVI_INFO1__SI                        = 0x4522;
static constexpr u32 mmDIG3_AFMT_AVI_INFO2__SI                        = 0x4523;
static constexpr u32 mmDIG3_AFMT_AVI_INFO3__SI                        = 0x4524;
static constexpr u32 mmDIG3_AFMT_INFOFRAME_CONTROL0__SI               = 0x454D;
static constexpr u32 mmDIG3_AFMT_ISRC1_0__SI                          = 0x4518;
static constexpr u32 mmDIG3_AFMT_ISRC1_1__SI                          = 0x4519;
static constexpr u32 mmDIG3_AFMT_ISRC1_2__SI                          = 0x451A;
static constexpr u32 mmDIG3_AFMT_ISRC1_3__SI                          = 0x451B;
static constexpr u32 mmDIG3_AFMT_ISRC1_4__SI                          = 0x451C;
static constexpr u32 mmDIG3_AFMT_ISRC2_0__SI                          = 0x451D;
static constexpr u32 mmDIG3_AFMT_ISRC2_1__SI                          = 0x451E;
static constexpr u32 mmDIG3_AFMT_ISRC2_2__SI                          = 0x451F;
static constexpr u32 mmDIG3_AFMT_ISRC2_3__SI                          = 0x4520;
static constexpr u32 mmDIG3_AFMT_MPEG_INFO0__SI                       = 0x4525;
static constexpr u32 mmDIG3_AFMT_MPEG_INFO1__SI                       = 0x4526;
static constexpr u32 mmDIG3_AFMT_RAMP_CONTROL0__SI                    = 0x4544;
static constexpr u32 mmDIG3_AFMT_RAMP_CONTROL1__SI                    = 0x4545;
static constexpr u32 mmDIG3_AFMT_RAMP_CONTROL2__SI                    = 0x4546;
static constexpr u32 mmDIG3_AFMT_RAMP_CONTROL3__SI                    = 0x4547;
static constexpr u32 mmDIG3_AFMT_STATUS__SI                           = 0x454A;
static constexpr u32 mmDIG3_AFMT_VBI_PACKET_CONTROL__SI               = 0x454C;
static constexpr u32 mmDIG3_DIG_CLOCK_PATTERN__SI                     = 0x4503;
static constexpr u32 mmDIG3_DIG_OUTPUT_CRC_CNTL__SI                   = 0x4501;
static constexpr u32 mmDIG3_DIG_OUTPUT_CRC_RESULT__SI                 = 0x4502;
static constexpr u32 mmDIG3_DIG_RANDOM_PATTERN_SEED__SI               = 0x4505;
static constexpr u32 mmDIG3_DIG_TEST_PATTERN__SI                      = 0x4504;
static constexpr u32 mmDIG3_HDMI_ACR_32_0__SI                         = 0x4537;
static constexpr u32 mmDIG3_HDMI_ACR_32_1__SI                         = 0x4538;
static constexpr u32 mmDIG3_HDMI_ACR_44_0__SI                         = 0x4539;
static constexpr u32 mmDIG3_HDMI_ACR_44_1__SI                         = 0x453A;
static constexpr u32 mmDIG3_HDMI_ACR_48_0__SI                         = 0x453B;
static constexpr u32 mmDIG3_HDMI_ACR_48_1__SI                         = 0x453C;
static constexpr u32 mmDIG3_HDMI_ACR_PACKET_CONTROL__SI               = 0x450F;
static constexpr u32 mmDIG3_HDMI_ACR_STATUS_0__SI                     = 0x453D;
static constexpr u32 mmDIG3_HDMI_ACR_STATUS_1__SI                     = 0x453E;
static constexpr u32 mmDIG3_HDMI_AUDIO_PACKET_CONTROL__SI             = 0x450E;
static constexpr u32 mmDIG3_HDMI_CONTROL__SI                          = 0x450C;
static constexpr u32 mmDIG3_HDMI_GC__SI                               = 0x4516;
static constexpr u32 mmDIG3_HDMI_GENERIC_PACKET_CONTROL__SI           = 0x4513;
static constexpr u32 mmDIG3_HDMI_INFOFRAME_CONTROL0__SI               = 0x4511;
static constexpr u32 mmDIG3_HDMI_INFOFRAME_CONTROL1__SI               = 0x4512;
static constexpr u32 mmDIG3_HDMI_STATUS__SI                           = 0x450D;
static constexpr u32 mmDIG3_HDMI_VBI_PACKET_CONTROL__SI               = 0x4510;
static constexpr u32 mmDIG3_LVDS_DATA_CNTL__SI                        = 0x458C;
static constexpr u32 mmDIG3_TMDS_CNTL__SI                             = 0x457C;
static constexpr u32 mmDIG3_TMDS_CONTROL0_FEEDBACK__SI                = 0x457E;
static constexpr u32 mmDIG3_TMDS_CONTROL_CHAR__SI                     = 0x457D;
static constexpr u32 mmDIG3_TMDS_CTL0_1_GEN_CNTL__SI                  = 0x4586;
static constexpr u32 mmDIG3_TMDS_CTL2_3_GEN_CNTL__SI                  = 0x4587;
static constexpr u32 mmDIG3_TMDS_CTL_BITS__SI                         = 0x4583;
static constexpr u32 mmDIG3_TMDS_DCBALANCER_CONTROL__SI               = 0x4584;
static constexpr u32 mmDIG3_TMDS_DEBUG__SI                            = 0x4582;
static constexpr u32 mmDIG3_TMDS_STEREOSYNC_CTL_SEL__SI               = 0x457F;
static constexpr u32 mmDIG3_TMDS_SYNC_CHAR_PATTERN_0_1__SI            = 0x4580;
static constexpr u32 mmDIG3_TMDS_SYNC_CHAR_PATTERN_2_3__SI            = 0x4581;
static constexpr u32 mmDIG4_AFMT_60958_0__SI                          = 0x4841;
static constexpr u32 mmDIG4_AFMT_60958_1__SI                          = 0x4842;
static constexpr u32 mmDIG4_AFMT_60958_2__SI                          = 0x4848;
static constexpr u32 mmDIG4_AFMT_AUDIO_CRC_CONTROL__SI                = 0x4843;
static constexpr u32 mmDIG4_AFMT_AUDIO_CRC_RESULT__SI                 = 0x4849;
static constexpr u32 mmDIG4_AFMT_AUDIO_INFO0__SI                      = 0x483F;
static constexpr u32 mmDIG4_AFMT_AUDIO_INFO1__SI                      = 0x4840;
static constexpr u32 mmDIG4_AFMT_AUDIO_PACKET_CONTROL2__SI            = 0x4817;
static constexpr u32 mmDIG4_AFMT_AUDIO_PACKET_CONTROL__SI             = 0x484B;
static constexpr u32 mmDIG4_AFMT_AVI_INFO0__SI                        = 0x4821;
static constexpr u32 mmDIG4_AFMT_AVI_INFO1__SI                        = 0x4822;
static constexpr u32 mmDIG4_AFMT_AVI_INFO2__SI                        = 0x4823;
static constexpr u32 mmDIG4_AFMT_AVI_INFO3__SI                        = 0x4824;
static constexpr u32 mmDIG4_AFMT_INFOFRAME_CONTROL0__SI               = 0x484D;
static constexpr u32 mmDIG4_AFMT_ISRC1_0__SI                          = 0x4818;
static constexpr u32 mmDIG4_AFMT_ISRC1_1__SI                          = 0x4819;
static constexpr u32 mmDIG4_AFMT_ISRC1_2__SI                          = 0x481A;
static constexpr u32 mmDIG4_AFMT_ISRC1_3__SI                          = 0x481B;
static constexpr u32 mmDIG4_AFMT_ISRC1_4__SI                          = 0x481C;
static constexpr u32 mmDIG4_AFMT_ISRC2_0__SI                          = 0x481D;
static constexpr u32 mmDIG4_AFMT_ISRC2_1__SI                          = 0x481E;
static constexpr u32 mmDIG4_AFMT_ISRC2_2__SI                          = 0x481F;
static constexpr u32 mmDIG4_AFMT_ISRC2_3__SI                          = 0x4820;
static constexpr u32 mmDIG4_AFMT_MPEG_INFO0__SI                       = 0x4825;
static constexpr u32 mmDIG4_AFMT_MPEG_INFO1__SI                       = 0x4826;
static constexpr u32 mmDIG4_AFMT_RAMP_CONTROL0__SI                    = 0x4844;
static constexpr u32 mmDIG4_AFMT_RAMP_CONTROL1__SI                    = 0x4845;
static constexpr u32 mmDIG4_AFMT_RAMP_CONTROL2__SI                    = 0x4846;
static constexpr u32 mmDIG4_AFMT_RAMP_CONTROL3__SI                    = 0x4847;
static constexpr u32 mmDIG4_AFMT_STATUS__SI                           = 0x484A;
static constexpr u32 mmDIG4_AFMT_VBI_PACKET_CONTROL__SI               = 0x484C;
static constexpr u32 mmDIG4_DIG_CLOCK_PATTERN__SI                     = 0x4803;
static constexpr u32 mmDIG4_DIG_OUTPUT_CRC_CNTL__SI                   = 0x4801;
static constexpr u32 mmDIG4_DIG_OUTPUT_CRC_RESULT__SI                 = 0x4802;
static constexpr u32 mmDIG4_DIG_RANDOM_PATTERN_SEED__SI               = 0x4805;
static constexpr u32 mmDIG4_DIG_TEST_PATTERN__SI                      = 0x4804;
static constexpr u32 mmDIG4_HDMI_ACR_32_0__SI                         = 0x4837;
static constexpr u32 mmDIG4_HDMI_ACR_32_1__SI                         = 0x4838;
static constexpr u32 mmDIG4_HDMI_ACR_44_0__SI                         = 0x4839;
static constexpr u32 mmDIG4_HDMI_ACR_44_1__SI                         = 0x483A;
static constexpr u32 mmDIG4_HDMI_ACR_48_0__SI                         = 0x483B;
static constexpr u32 mmDIG4_HDMI_ACR_48_1__SI                         = 0x483C;
static constexpr u32 mmDIG4_HDMI_ACR_PACKET_CONTROL__SI               = 0x480F;
static constexpr u32 mmDIG4_HDMI_ACR_STATUS_0__SI                     = 0x483D;
static constexpr u32 mmDIG4_HDMI_ACR_STATUS_1__SI                     = 0x483E;
static constexpr u32 mmDIG4_HDMI_AUDIO_PACKET_CONTROL__SI             = 0x480E;
static constexpr u32 mmDIG4_HDMI_CONTROL__SI                          = 0x480C;
static constexpr u32 mmDIG4_HDMI_GC__SI                               = 0x4816;
static constexpr u32 mmDIG4_HDMI_GENERIC_PACKET_CONTROL__SI           = 0x4813;
static constexpr u32 mmDIG4_HDMI_INFOFRAME_CONTROL0__SI               = 0x4811;
static constexpr u32 mmDIG4_HDMI_INFOFRAME_CONTROL1__SI               = 0x4812;
static constexpr u32 mmDIG4_HDMI_STATUS__SI                           = 0x480D;
static constexpr u32 mmDIG4_HDMI_VBI_PACKET_CONTROL__SI               = 0x4810;
static constexpr u32 mmDIG4_LVDS_DATA_CNTL__SI                        = 0x488C;
static constexpr u32 mmDIG4_TMDS_CNTL__SI                             = 0x487C;
static constexpr u32 mmDIG4_TMDS_CONTROL0_FEEDBACK__SI                = 0x487E;
static constexpr u32 mmDIG4_TMDS_CONTROL_CHAR__SI                     = 0x487D;
static constexpr u32 mmDIG4_TMDS_CTL0_1_GEN_CNTL__SI                  = 0x4886;
static constexpr u32 mmDIG4_TMDS_CTL2_3_GEN_CNTL__SI                  = 0x4887;
static constexpr u32 mmDIG4_TMDS_CTL_BITS__SI                         = 0x4883;
static constexpr u32 mmDIG4_TMDS_DCBALANCER_CONTROL__SI               = 0x4884;
static constexpr u32 mmDIG4_TMDS_DEBUG__SI                            = 0x4882;
static constexpr u32 mmDIG4_TMDS_STEREOSYNC_CTL_SEL__SI               = 0x487F;
static constexpr u32 mmDIG4_TMDS_SYNC_CHAR_PATTERN_0_1__SI            = 0x4880;
static constexpr u32 mmDIG4_TMDS_SYNC_CHAR_PATTERN_2_3__SI            = 0x4881;
static constexpr u32 mmDIG5_AFMT_60958_0__SI                          = 0x4B41;
static constexpr u32 mmDIG5_AFMT_60958_1__SI                          = 0x4B42;
static constexpr u32 mmDIG5_AFMT_60958_2__SI                          = 0x4B48;
static constexpr u32 mmDIG5_AFMT_AUDIO_CRC_CONTROL__SI                = 0x4B43;
static constexpr u32 mmDIG5_AFMT_AUDIO_CRC_RESULT__SI                 = 0x4B49;
static constexpr u32 mmDIG5_AFMT_AUDIO_INFO0__SI                      = 0x4B3F;
static constexpr u32 mmDIG5_AFMT_AUDIO_INFO1__SI                      = 0x4B40;
static constexpr u32 mmDIG5_AFMT_AUDIO_PACKET_CONTROL2__SI            = 0x4B17;
static constexpr u32 mmDIG5_AFMT_AUDIO_PACKET_CONTROL__SI             = 0x4B4B;
static constexpr u32 mmDIG5_AFMT_AVI_INFO0__SI                        = 0x4B21;
static constexpr u32 mmDIG5_AFMT_AVI_INFO1__SI                        = 0x4B22;
static constexpr u32 mmDIG5_AFMT_AVI_INFO2__SI                        = 0x4B23;
static constexpr u32 mmDIG5_AFMT_AVI_INFO3__SI                        = 0x4B24;
static constexpr u32 mmDIG5_AFMT_INFOFRAME_CONTROL0__SI               = 0x4B4D;
static constexpr u32 mmDIG5_AFMT_ISRC1_0__SI                          = 0x4B18;
static constexpr u32 mmDIG5_AFMT_ISRC1_1__SI                          = 0x4B19;
static constexpr u32 mmDIG5_AFMT_ISRC1_2__SI                          = 0x4B1A;
static constexpr u32 mmDIG5_AFMT_ISRC1_3__SI                          = 0x4B1B;
static constexpr u32 mmDIG5_AFMT_ISRC1_4__SI                          = 0x4B1C;
static constexpr u32 mmDIG5_AFMT_ISRC2_0__SI                          = 0x4B1D;
static constexpr u32 mmDIG5_AFMT_ISRC2_1__SI                          = 0x4B1E;
static constexpr u32 mmDIG5_AFMT_ISRC2_2__SI                          = 0x4B1F;
static constexpr u32 mmDIG5_AFMT_ISRC2_3__SI                          = 0x4B20;
static constexpr u32 mmDIG5_AFMT_MPEG_INFO0__SI                       = 0x4B25;
static constexpr u32 mmDIG5_AFMT_MPEG_INFO1__SI                       = 0x4B26;
static constexpr u32 mmDIG5_AFMT_RAMP_CONTROL0__SI                    = 0x4B44;
static constexpr u32 mmDIG5_AFMT_RAMP_CONTROL1__SI                    = 0x4B45;
static constexpr u32 mmDIG5_AFMT_RAMP_CONTROL2__SI                    = 0x4B46;
static constexpr u32 mmDIG5_AFMT_RAMP_CONTROL3__SI                    = 0x4B47;
static constexpr u32 mmDIG5_AFMT_STATUS__SI                           = 0x4B4A;
static constexpr u32 mmDIG5_AFMT_VBI_PACKET_CONTROL__SI               = 0x4B4C;
static constexpr u32 mmDIG5_DIG_CLOCK_PATTERN__SI                     = 0x4B03;
static constexpr u32 mmDIG5_DIG_OUTPUT_CRC_CNTL__SI                   = 0x4B01;
static constexpr u32 mmDIG5_DIG_OUTPUT_CRC_RESULT__SI                 = 0x4B02;
static constexpr u32 mmDIG5_DIG_RANDOM_PATTERN_SEED__SI               = 0x4B05;
static constexpr u32 mmDIG5_DIG_TEST_PATTERN__SI                      = 0x4B04;
static constexpr u32 mmDIG5_HDMI_ACR_32_0__SI                         = 0x4B37;
static constexpr u32 mmDIG5_HDMI_ACR_32_1__SI                         = 0x4B38;
static constexpr u32 mmDIG5_HDMI_ACR_44_0__SI                         = 0x4B39;
static constexpr u32 mmDIG5_HDMI_ACR_44_1__SI                         = 0x4B3A;
static constexpr u32 mmDIG5_HDMI_ACR_48_0__SI                         = 0x4B3B;
static constexpr u32 mmDIG5_HDMI_ACR_48_1__SI                         = 0x4B3C;
static constexpr u32 mmDIG5_HDMI_ACR_PACKET_CONTROL__SI               = 0x4B0F;
static constexpr u32 mmDIG5_HDMI_ACR_STATUS_0__SI                     = 0x4B3D;
static constexpr u32 mmDIG5_HDMI_ACR_STATUS_1__SI                     = 0x4B3E;
static constexpr u32 mmDIG5_HDMI_AUDIO_PACKET_CONTROL__SI             = 0x4B0E;
static constexpr u32 mmDIG5_HDMI_CONTROL__SI                          = 0x4B0C;
static constexpr u32 mmDIG5_HDMI_GC__SI                               = 0x4B16;
static constexpr u32 mmDIG5_HDMI_GENERIC_PACKET_CONTROL__SI           = 0x4B13;
static constexpr u32 mmDIG5_HDMI_INFOFRAME_CONTROL0__SI               = 0x4B11;
static constexpr u32 mmDIG5_HDMI_INFOFRAME_CONTROL1__SI               = 0x4B12;
static constexpr u32 mmDIG5_HDMI_STATUS__SI                           = 0x4B0D;
static constexpr u32 mmDIG5_HDMI_VBI_PACKET_CONTROL__SI               = 0x4B10;
static constexpr u32 mmDIG5_LVDS_DATA_CNTL__SI                        = 0x4B8C;
static constexpr u32 mmDIG5_TMDS_CNTL__SI                             = 0x4B7C;
static constexpr u32 mmDIG5_TMDS_CONTROL0_FEEDBACK__SI                = 0x4B7E;
static constexpr u32 mmDIG5_TMDS_CONTROL_CHAR__SI                     = 0x4B7D;
static constexpr u32 mmDIG5_TMDS_CTL0_1_GEN_CNTL__SI                  = 0x4B86;
static constexpr u32 mmDIG5_TMDS_CTL2_3_GEN_CNTL__SI                  = 0x4B87;
static constexpr u32 mmDIG5_TMDS_CTL_BITS__SI                         = 0x4B83;
static constexpr u32 mmDIG5_TMDS_DCBALANCER_CONTROL__SI               = 0x4B84;
static constexpr u32 mmDIG5_TMDS_DEBUG__SI                            = 0x4B82;
static constexpr u32 mmDIG5_TMDS_STEREOSYNC_CTL_SEL__SI               = 0x4B7F;
static constexpr u32 mmDIG5_TMDS_SYNC_CHAR_PATTERN_0_1__SI            = 0x4B80;
static constexpr u32 mmDIG5_TMDS_SYNC_CHAR_PATTERN_2_3__SI            = 0x4B81;
static constexpr u32 mmDIG_CLOCK_PATTERN__SI                          = 0x1C03;
static constexpr u32 mmDIG_OUTPUT_CRC_CNTL__SI                        = 0x1C01;
static constexpr u32 mmDIG_OUTPUT_CRC_RESULT__SI                      = 0x1C02;
static constexpr u32 mmDIG_RANDOM_PATTERN_SEED__SI                    = 0x1C05;
static constexpr u32 mmDIG_TEST_PATTERN__SI                           = 0x1C04;
static constexpr u32 mmDISPCLK_CGTT_BLK_CTRL_REG__SI                  = 0x0128;
static constexpr u32 mmDISP_INTERRUPT_STATUS_CONTINUE2__SI            = 0x183F;
static constexpr u32 mmDISP_INTERRUPT_STATUS_CONTINUE__SI             = 0x183E;
static constexpr u32 mmDISP_INTERRUPT_STATUS__SI                      = 0x183D;
static constexpr u32 mmDISP_TIMER_CONTROL__SI                         = 0x1842;
static constexpr u32 mmDLL_CNTL__SI__CI                               = 0x0AE9;
static constexpr u32 mmDMCU_CTRL__SI__VI                              = 0x1600;
static constexpr u32 mmDMCU_ERAM_RD_CTRL__SI__VI                      = 0x160B;
static constexpr u32 mmDMCU_ERAM_RD_DATA__SI__VI                      = 0x160C;
static constexpr u32 mmDMCU_ERAM_WR_CTRL__SI__VI                      = 0x1609;
static constexpr u32 mmDMCU_ERAM_WR_DATA__SI__VI                      = 0x160A;
static constexpr u32 mmDMCU_EVENT_TRIGGER__SI__VI                     = 0x1611;
static constexpr u32 mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS__SI__VI         = 0x161A;
static constexpr u32 mmDMCU_FW_CS_HI__SI__VI                          = 0x1606;
static constexpr u32 mmDMCU_FW_CS_LO__SI__VI                          = 0x1607;
static constexpr u32 mmDMCU_FW_END_ADDR__SI__VI                       = 0x1604;
static constexpr u32 mmDMCU_FW_ISR_START_ADDR__SI__VI                 = 0x1605;
static constexpr u32 mmDMCU_FW_START_ADDR__SI__VI                     = 0x1603;
static constexpr u32 mmDMCU_INTERRUPT_STATUS__SI__VI                  = 0x1614;
static constexpr u32 mmDMCU_INTERRUPT_TO_HOST_EN_MASK__SI__VI         = 0x1615;
static constexpr u32 mmDMCU_INTERRUPT_TO_UC_EN_MASK__SI__VI           = 0x1616;
static constexpr u32 mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL__SI__VI      = 0x1617;
static constexpr u32 mmDMCU_INT_CNT__SI__VI                           = 0x1619;
static constexpr u32 mmDMCU_IRAM_RD_CTRL__SI__VI                      = 0x160F;
static constexpr u32 mmDMCU_IRAM_RD_DATA__SI__VI                      = 0x1610;
static constexpr u32 mmDMCU_IRAM_WR_CTRL__SI__VI                      = 0x160D;
static constexpr u32 mmDMCU_IRAM_WR_DATA__SI__VI                      = 0x160E;
static constexpr u32 mmDMCU_PC_START_ADDR__SI__VI                     = 0x1602;
static constexpr u32 mmDMCU_RAM_ACCESS_CTRL__SI__VI                   = 0x1608;
static constexpr u32 mmDMCU_STATUS__SI__VI                            = 0x1601;
static constexpr u32 mmDMCU_TEST_DEBUG_DATA__SI__VI                   = 0x1627;
static constexpr u32 mmDMCU_TEST_DEBUG_INDEX__SI__VI                  = 0x1626;
static constexpr u32 mmDMCU_UC_INTERNAL_INT_STATUS__SI__VI            = 0x1612;
static constexpr u32 mmDMIF_ARBITRATION_CONTROL__SI__VI               = 0x02F9;
static constexpr u32 mmDMIF_CONTROL__SI__VI                           = 0x02F6;
static constexpr u32 mmDMIF_HW_DEBUG__SI__VI                          = 0x02F8;
static constexpr u32 mmDMIF_STATUS__SI__VI                            = 0x02F7;
static constexpr u32 mmDMIF_TEST_DEBUG_DATA__SI                       = 0x0313;
static constexpr u32 mmDMIF_TEST_DEBUG_INDEX__SI                      = 0x0312;
static constexpr u32 mmDOUT_POWER_MANAGEMENT_CNTL__SI                 = 0x1841;
static constexpr u32 mmDOUT_SCRATCH0__SI                              = 0x1844;
static constexpr u32 mmDOUT_SCRATCH1__SI                              = 0x1845;
static constexpr u32 mmDOUT_SCRATCH2__SI                              = 0x1846;
static constexpr u32 mmDOUT_SCRATCH3__SI                              = 0x1847;
static constexpr u32 mmDOUT_SCRATCH4__SI                              = 0x1848;
static constexpr u32 mmDOUT_SCRATCH5__SI                              = 0x1849;
static constexpr u32 mmDOUT_SCRATCH6__SI                              = 0x184A;
static constexpr u32 mmDOUT_SCRATCH7__SI                              = 0x184B;
static constexpr u32 mmDOUT_TEST_DEBUG_DATA__SI                       = 0x184E;
static constexpr u32 mmDOUT_TEST_DEBUG_INDEX__SI                      = 0x184D;
static constexpr u32 mmDP0_DP_CONFIG__SI                              = 0x1CC2;
static constexpr u32 mmDP0_DP_DPHY_8B10B_CNTL__SI                     = 0x1CD3;
static constexpr u32 mmDP0_DP_DPHY_CNTL__SI                           = 0x1CD0;
static constexpr u32 mmDP0_DP_DPHY_CRC_CNTL__SI                       = 0x1CD7;
static constexpr u32 mmDP0_DP_DPHY_CRC_EN__SI                         = 0x1CD6;
static constexpr u32 mmDP0_DP_DPHY_CRC_RESULT__SI                     = 0x1CD8;
static constexpr u32 mmDP0_DP_DPHY_FAST_TRAINING__SI                  = 0x1CCE;
static constexpr u32 mmDP0_DP_DPHY_PRBS_CNTL__SI                      = 0x1CD4;
static constexpr u32 mmDP0_DP_DPHY_SYM__SI                            = 0x1CD2;
static constexpr u32 mmDP0_DP_DPHY_TRAINING_PATTERN_SEL__SI           = 0x1CD1;
static constexpr u32 mmDP0_DP_LINK_CNTL__SI                           = 0x1CC0;
static constexpr u32 mmDP0_DP_PIXEL_FORMAT__SI                        = 0x1CC1;
static constexpr u32 mmDP0_DP_SEC_AUD_M_READBACK__SI                  = 0x1CA8;
static constexpr u32 mmDP0_DP_SEC_AUD_M__SI                           = 0x1CA7;
static constexpr u32 mmDP0_DP_SEC_AUD_N_READBACK__SI                  = 0x1CA6;
static constexpr u32 mmDP0_DP_SEC_AUD_N__SI                           = 0x1CA5;
static constexpr u32 mmDP0_DP_SEC_CNTL__SI                            = 0x1CA0;
static constexpr u32 mmDP0_DP_SEC_FRAMING1__SI                        = 0x1CA1;
static constexpr u32 mmDP0_DP_SEC_FRAMING2__SI                        = 0x1CA2;
static constexpr u32 mmDP0_DP_SEC_FRAMING3__SI                        = 0x1CA3;
static constexpr u32 mmDP0_DP_SEC_FRAMING4__SI                        = 0x1CA4;
static constexpr u32 mmDP0_DP_SEC_PACKET_CNTL__SI                     = 0x1CAA;
static constexpr u32 mmDP0_DP_SEC_TIMESTAMP__SI                       = 0x1CA9;
static constexpr u32 mmDP0_DP_STEER_FIFO__SI                          = 0x1CC4;
static constexpr u32 mmDP0_DP_TEST_DEBUG_DATA__SI                     = 0x1CFD;
static constexpr u32 mmDP0_DP_TEST_DEBUG_INDEX__SI                    = 0x1CFC;
static constexpr u32 mmDP0_DP_VID_INTERRUPT_CNTL__SI                  = 0x1CCF;
static constexpr u32 mmDP0_DP_VID_MSA_VBID__SI                        = 0x1CCD;
static constexpr u32 mmDP0_DP_VID_M__SI                               = 0x1CCB;
static constexpr u32 mmDP0_DP_VID_N__SI                               = 0x1CCA;
static constexpr u32 mmDP0_DP_VID_STREAM_CNTL__SI                     = 0x1CC3;
static constexpr u32 mmDP0_DP_VID_TIMING__SI                          = 0x1CC9;
static constexpr u32 mmDP1_DP_CONFIG__SI                              = 0x1FC2;
static constexpr u32 mmDP1_DP_DPHY_8B10B_CNTL__SI                     = 0x1FD3;
static constexpr u32 mmDP1_DP_DPHY_CNTL__SI                           = 0x1FD0;
static constexpr u32 mmDP1_DP_DPHY_CRC_CNTL__SI                       = 0x1FD7;
static constexpr u32 mmDP1_DP_DPHY_CRC_EN__SI                         = 0x1FD6;
static constexpr u32 mmDP1_DP_DPHY_CRC_RESULT__SI                     = 0x1FD8;
static constexpr u32 mmDP1_DP_DPHY_FAST_TRAINING__SI                  = 0x1FCE;
static constexpr u32 mmDP1_DP_DPHY_PRBS_CNTL__SI                      = 0x1FD4;
static constexpr u32 mmDP1_DP_DPHY_SYM__SI                            = 0x1FD2;
static constexpr u32 mmDP1_DP_DPHY_TRAINING_PATTERN_SEL__SI           = 0x1FD1;
static constexpr u32 mmDP1_DP_LINK_CNTL__SI                           = 0x1FC0;
static constexpr u32 mmDP1_DP_PIXEL_FORMAT__SI                        = 0x1FC1;
static constexpr u32 mmDP1_DP_SEC_AUD_M_READBACK__SI                  = 0x1FA8;
static constexpr u32 mmDP1_DP_SEC_AUD_M__SI                           = 0x1FA7;
static constexpr u32 mmDP1_DP_SEC_AUD_N_READBACK__SI                  = 0x1FA6;
static constexpr u32 mmDP1_DP_SEC_AUD_N__SI                           = 0x1FA5;
static constexpr u32 mmDP1_DP_SEC_CNTL__SI                            = 0x1FA0;
static constexpr u32 mmDP1_DP_SEC_FRAMING1__SI                        = 0x1FA1;
static constexpr u32 mmDP1_DP_SEC_FRAMING2__SI                        = 0x1FA2;
static constexpr u32 mmDP1_DP_SEC_FRAMING3__SI                        = 0x1FA3;
static constexpr u32 mmDP1_DP_SEC_FRAMING4__SI                        = 0x1FA4;
static constexpr u32 mmDP1_DP_SEC_PACKET_CNTL__SI                     = 0x1FAA;
static constexpr u32 mmDP1_DP_SEC_TIMESTAMP__SI                       = 0x1FA9;
static constexpr u32 mmDP1_DP_STEER_FIFO__SI                          = 0x1FC4;
static constexpr u32 mmDP1_DP_TEST_DEBUG_DATA__SI                     = 0x1FFD;
static constexpr u32 mmDP1_DP_TEST_DEBUG_INDEX__SI                    = 0x1FFC;
static constexpr u32 mmDP1_DP_VID_INTERRUPT_CNTL__SI                  = 0x1FCF;
static constexpr u32 mmDP1_DP_VID_MSA_VBID__SI                        = 0x1FCD;
static constexpr u32 mmDP1_DP_VID_M__SI                               = 0x1FCB;
static constexpr u32 mmDP1_DP_VID_N__SI                               = 0x1FCA;
static constexpr u32 mmDP1_DP_VID_STREAM_CNTL__SI                     = 0x1FC3;
static constexpr u32 mmDP1_DP_VID_TIMING__SI                          = 0x1FC9;
static constexpr u32 mmDP2_DP_CONFIG__SI                              = 0x42C2;
static constexpr u32 mmDP2_DP_DPHY_8B10B_CNTL__SI                     = 0x42D3;
static constexpr u32 mmDP2_DP_DPHY_CNTL__SI                           = 0x42D0;
static constexpr u32 mmDP2_DP_DPHY_CRC_CNTL__SI                       = 0x42D7;
static constexpr u32 mmDP2_DP_DPHY_CRC_EN__SI                         = 0x42D6;
static constexpr u32 mmDP2_DP_DPHY_CRC_RESULT__SI                     = 0x42D8;
static constexpr u32 mmDP2_DP_DPHY_FAST_TRAINING__SI                  = 0x42CE;
static constexpr u32 mmDP2_DP_DPHY_PRBS_CNTL__SI                      = 0x42D4;
static constexpr u32 mmDP2_DP_DPHY_SYM__SI                            = 0x42D2;
static constexpr u32 mmDP2_DP_DPHY_TRAINING_PATTERN_SEL__SI           = 0x42D1;
static constexpr u32 mmDP2_DP_LINK_CNTL__SI                           = 0x42C0;
static constexpr u32 mmDP2_DP_PIXEL_FORMAT__SI                        = 0x42C1;
static constexpr u32 mmDP2_DP_SEC_AUD_M_READBACK__SI                  = 0x42A8;
static constexpr u32 mmDP2_DP_SEC_AUD_M__SI                           = 0x42A7;
static constexpr u32 mmDP2_DP_SEC_AUD_N_READBACK__SI                  = 0x42A6;
static constexpr u32 mmDP2_DP_SEC_AUD_N__SI                           = 0x42A5;
static constexpr u32 mmDP2_DP_SEC_CNTL__SI                            = 0x42A0;
static constexpr u32 mmDP2_DP_SEC_FRAMING1__SI                        = 0x42A1;
static constexpr u32 mmDP2_DP_SEC_FRAMING2__SI                        = 0x42A2;
static constexpr u32 mmDP2_DP_SEC_FRAMING3__SI                        = 0x42A3;
static constexpr u32 mmDP2_DP_SEC_FRAMING4__SI                        = 0x42A4;
static constexpr u32 mmDP2_DP_SEC_PACKET_CNTL__SI                     = 0x42AA;
static constexpr u32 mmDP2_DP_SEC_TIMESTAMP__SI                       = 0x42A9;
static constexpr u32 mmDP2_DP_STEER_FIFO__SI                          = 0x42C4;
static constexpr u32 mmDP2_DP_TEST_DEBUG_DATA__SI                     = 0x42FD;
static constexpr u32 mmDP2_DP_TEST_DEBUG_INDEX__SI                    = 0x42FC;
static constexpr u32 mmDP2_DP_VID_INTERRUPT_CNTL__SI                  = 0x42CF;
static constexpr u32 mmDP2_DP_VID_MSA_VBID__SI                        = 0x42CD;
static constexpr u32 mmDP2_DP_VID_M__SI                               = 0x42CB;
static constexpr u32 mmDP2_DP_VID_N__SI                               = 0x42CA;
static constexpr u32 mmDP2_DP_VID_STREAM_CNTL__SI                     = 0x42C3;
static constexpr u32 mmDP2_DP_VID_TIMING__SI                          = 0x42C9;
static constexpr u32 mmDP3_DP_CONFIG__SI                              = 0x45C2;
static constexpr u32 mmDP3_DP_DPHY_8B10B_CNTL__SI                     = 0x45D3;
static constexpr u32 mmDP3_DP_DPHY_CNTL__SI                           = 0x45D0;
static constexpr u32 mmDP3_DP_DPHY_CRC_CNTL__SI                       = 0x45D7;
static constexpr u32 mmDP3_DP_DPHY_CRC_EN__SI                         = 0x45D6;
static constexpr u32 mmDP3_DP_DPHY_CRC_RESULT__SI                     = 0x45D8;
static constexpr u32 mmDP3_DP_DPHY_FAST_TRAINING__SI                  = 0x45CE;
static constexpr u32 mmDP3_DP_DPHY_PRBS_CNTL__SI                      = 0x45D4;
static constexpr u32 mmDP3_DP_DPHY_SYM__SI                            = 0x45D2;
static constexpr u32 mmDP3_DP_DPHY_TRAINING_PATTERN_SEL__SI           = 0x45D1;
static constexpr u32 mmDP3_DP_LINK_CNTL__SI                           = 0x45C0;
static constexpr u32 mmDP3_DP_PIXEL_FORMAT__SI                        = 0x45C1;
static constexpr u32 mmDP3_DP_SEC_AUD_M_READBACK__SI                  = 0x45A8;
static constexpr u32 mmDP3_DP_SEC_AUD_M__SI                           = 0x45A7;
static constexpr u32 mmDP3_DP_SEC_AUD_N_READBACK__SI                  = 0x45A6;
static constexpr u32 mmDP3_DP_SEC_AUD_N__SI                           = 0x45A5;
static constexpr u32 mmDP3_DP_SEC_CNTL__SI                            = 0x45A0;
static constexpr u32 mmDP3_DP_SEC_FRAMING1__SI                        = 0x45A1;
static constexpr u32 mmDP3_DP_SEC_FRAMING2__SI                        = 0x45A2;
static constexpr u32 mmDP3_DP_SEC_FRAMING3__SI                        = 0x45A3;
static constexpr u32 mmDP3_DP_SEC_FRAMING4__SI                        = 0x45A4;
static constexpr u32 mmDP3_DP_SEC_PACKET_CNTL__SI                     = 0x45AA;
static constexpr u32 mmDP3_DP_SEC_TIMESTAMP__SI                       = 0x45A9;
static constexpr u32 mmDP3_DP_STEER_FIFO__SI                          = 0x45C4;
static constexpr u32 mmDP3_DP_TEST_DEBUG_DATA__SI                     = 0x45FD;
static constexpr u32 mmDP3_DP_TEST_DEBUG_INDEX__SI                    = 0x45FC;
static constexpr u32 mmDP3_DP_VID_INTERRUPT_CNTL__SI                  = 0x45CF;
static constexpr u32 mmDP3_DP_VID_MSA_VBID__SI                        = 0x45CD;
static constexpr u32 mmDP3_DP_VID_M__SI                               = 0x45CB;
static constexpr u32 mmDP3_DP_VID_N__SI                               = 0x45CA;
static constexpr u32 mmDP3_DP_VID_STREAM_CNTL__SI                     = 0x45C3;
static constexpr u32 mmDP3_DP_VID_TIMING__SI                          = 0x45C9;
static constexpr u32 mmDP4_DP_CONFIG__SI                              = 0x48C2;
static constexpr u32 mmDP4_DP_DPHY_8B10B_CNTL__SI                     = 0x48D3;
static constexpr u32 mmDP4_DP_DPHY_CNTL__SI                           = 0x48D0;
static constexpr u32 mmDP4_DP_DPHY_CRC_CNTL__SI                       = 0x48D7;
static constexpr u32 mmDP4_DP_DPHY_CRC_EN__SI                         = 0x48D6;
static constexpr u32 mmDP4_DP_DPHY_CRC_RESULT__SI                     = 0x48D8;
static constexpr u32 mmDP4_DP_DPHY_FAST_TRAINING__SI                  = 0x48CE;
static constexpr u32 mmDP4_DP_DPHY_PRBS_CNTL__SI                      = 0x48D4;
static constexpr u32 mmDP4_DP_DPHY_SYM__SI                            = 0x48D2;
static constexpr u32 mmDP4_DP_DPHY_TRAINING_PATTERN_SEL__SI           = 0x48D1;
static constexpr u32 mmDP4_DP_LINK_CNTL__SI                           = 0x48C0;
static constexpr u32 mmDP4_DP_PIXEL_FORMAT__SI                        = 0x48C1;
static constexpr u32 mmDP4_DP_SEC_AUD_M_READBACK__SI                  = 0x48A8;
static constexpr u32 mmDP4_DP_SEC_AUD_M__SI                           = 0x48A7;
static constexpr u32 mmDP4_DP_SEC_AUD_N_READBACK__SI                  = 0x48A6;
static constexpr u32 mmDP4_DP_SEC_AUD_N__SI                           = 0x48A5;
static constexpr u32 mmDP4_DP_SEC_CNTL__SI                            = 0x48A0;
static constexpr u32 mmDP4_DP_SEC_FRAMING1__SI                        = 0x48A1;
static constexpr u32 mmDP4_DP_SEC_FRAMING2__SI                        = 0x48A2;
static constexpr u32 mmDP4_DP_SEC_FRAMING3__SI                        = 0x48A3;
static constexpr u32 mmDP4_DP_SEC_FRAMING4__SI                        = 0x48A4;
static constexpr u32 mmDP4_DP_SEC_PACKET_CNTL__SI                     = 0x48AA;
static constexpr u32 mmDP4_DP_SEC_TIMESTAMP__SI                       = 0x48A9;
static constexpr u32 mmDP4_DP_STEER_FIFO__SI                          = 0x48C4;
static constexpr u32 mmDP4_DP_TEST_DEBUG_DATA__SI                     = 0x48FD;
static constexpr u32 mmDP4_DP_TEST_DEBUG_INDEX__SI                    = 0x48FC;
static constexpr u32 mmDP4_DP_VID_INTERRUPT_CNTL__SI                  = 0x48CF;
static constexpr u32 mmDP4_DP_VID_MSA_VBID__SI                        = 0x48CD;
static constexpr u32 mmDP4_DP_VID_M__SI                               = 0x48CB;
static constexpr u32 mmDP4_DP_VID_N__SI                               = 0x48CA;
static constexpr u32 mmDP4_DP_VID_STREAM_CNTL__SI                     = 0x48C3;
static constexpr u32 mmDP4_DP_VID_TIMING__SI                          = 0x48C9;
static constexpr u32 mmDP5_DP_CONFIG__SI                              = 0x4BC2;
static constexpr u32 mmDP5_DP_DPHY_8B10B_CNTL__SI                     = 0x4BD3;
static constexpr u32 mmDP5_DP_DPHY_CNTL__SI                           = 0x4BD0;
static constexpr u32 mmDP5_DP_DPHY_CRC_CNTL__SI                       = 0x4BD7;
static constexpr u32 mmDP5_DP_DPHY_CRC_EN__SI                         = 0x4BD6;
static constexpr u32 mmDP5_DP_DPHY_CRC_RESULT__SI                     = 0x4BD8;
static constexpr u32 mmDP5_DP_DPHY_FAST_TRAINING__SI                  = 0x4BCE;
static constexpr u32 mmDP5_DP_DPHY_PRBS_CNTL__SI                      = 0x4BD4;
static constexpr u32 mmDP5_DP_DPHY_SYM__SI                            = 0x4BD2;
static constexpr u32 mmDP5_DP_DPHY_TRAINING_PATTERN_SEL__SI           = 0x4BD1;
static constexpr u32 mmDP5_DP_LINK_CNTL__SI                           = 0x4BC0;
static constexpr u32 mmDP5_DP_PIXEL_FORMAT__SI                        = 0x4BC1;
static constexpr u32 mmDP5_DP_SEC_AUD_M_READBACK__SI                  = 0x4BA8;
static constexpr u32 mmDP5_DP_SEC_AUD_M__SI                           = 0x4BA7;
static constexpr u32 mmDP5_DP_SEC_AUD_N_READBACK__SI                  = 0x4BA6;
static constexpr u32 mmDP5_DP_SEC_AUD_N__SI                           = 0x4BA5;
static constexpr u32 mmDP5_DP_SEC_CNTL__SI                            = 0x4BA0;
static constexpr u32 mmDP5_DP_SEC_FRAMING1__SI                        = 0x4BA1;
static constexpr u32 mmDP5_DP_SEC_FRAMING2__SI                        = 0x4BA2;
static constexpr u32 mmDP5_DP_SEC_FRAMING3__SI                        = 0x4BA3;
static constexpr u32 mmDP5_DP_SEC_FRAMING4__SI                        = 0x4BA4;
static constexpr u32 mmDP5_DP_SEC_PACKET_CNTL__SI                     = 0x4BAA;
static constexpr u32 mmDP5_DP_SEC_TIMESTAMP__SI                       = 0x4BA9;
static constexpr u32 mmDP5_DP_STEER_FIFO__SI                          = 0x4BC4;
static constexpr u32 mmDP5_DP_TEST_DEBUG_DATA__SI                     = 0x4BFD;
static constexpr u32 mmDP5_DP_TEST_DEBUG_INDEX__SI                    = 0x4BFC;
static constexpr u32 mmDP5_DP_VID_INTERRUPT_CNTL__SI                  = 0x4BCF;
static constexpr u32 mmDP5_DP_VID_MSA_VBID__SI                        = 0x4BCD;
static constexpr u32 mmDP5_DP_VID_M__SI                               = 0x4BCB;
static constexpr u32 mmDP5_DP_VID_N__SI                               = 0x4BCA;
static constexpr u32 mmDP5_DP_VID_STREAM_CNTL__SI                     = 0x4BC3;
static constexpr u32 mmDP5_DP_VID_TIMING__SI                          = 0x4BC9;
static constexpr u32 mmDP_AUX0_AUX_ARB_CONTROL__SI                    = 0x1882;
static constexpr u32 mmDP_AUX0_AUX_CONTROL__SI                        = 0x1880;
static constexpr u32 mmDP_AUX0_AUX_DPHY_RX_CONTROL0__SI               = 0x188A;
static constexpr u32 mmDP_AUX0_AUX_DPHY_RX_CONTROL1__SI               = 0x188B;
static constexpr u32 mmDP_AUX0_AUX_DPHY_RX_STATUS__SI                 = 0x188D;
static constexpr u32 mmDP_AUX0_AUX_DPHY_TX_CONTROL__SI                = 0x1889;
static constexpr u32 mmDP_AUX0_AUX_DPHY_TX_REF_CONTROL__SI            = 0x1888;
static constexpr u32 mmDP_AUX0_AUX_DPHY_TX_STATUS__SI                 = 0x188C;
static constexpr u32 mmDP_AUX0_AUX_INTERRUPT_CONTROL__SI              = 0x1883;
static constexpr u32 mmDP_AUX0_AUX_LS_DATA__SI                        = 0x1887;
static constexpr u32 mmDP_AUX0_AUX_LS_STATUS__SI                      = 0x1885;
static constexpr u32 mmDP_AUX0_AUX_SW_CONTROL__SI                     = 0x1881;
static constexpr u32 mmDP_AUX0_AUX_SW_DATA__SI                        = 0x1886;
static constexpr u32 mmDP_AUX0_AUX_SW_STATUS__SI                      = 0x1884;
static constexpr u32 mmDP_AUX1_AUX_ARB_CONTROL__SI                    = 0x1896;
static constexpr u32 mmDP_AUX1_AUX_CONTROL__SI                        = 0x1894;
static constexpr u32 mmDP_AUX1_AUX_DPHY_RX_CONTROL0__SI               = 0x189E;
static constexpr u32 mmDP_AUX1_AUX_DPHY_RX_CONTROL1__SI               = 0x189F;
static constexpr u32 mmDP_AUX1_AUX_DPHY_RX_STATUS__SI                 = 0x18A1;
static constexpr u32 mmDP_AUX1_AUX_DPHY_TX_CONTROL__SI                = 0x189D;
static constexpr u32 mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL__SI            = 0x189C;
static constexpr u32 mmDP_AUX1_AUX_DPHY_TX_STATUS__SI                 = 0x18A0;
static constexpr u32 mmDP_AUX1_AUX_INTERRUPT_CONTROL__SI              = 0x1897;
static constexpr u32 mmDP_AUX1_AUX_LS_DATA__SI                        = 0x189B;
static constexpr u32 mmDP_AUX1_AUX_LS_STATUS__SI                      = 0x1899;
static constexpr u32 mmDP_AUX1_AUX_SW_CONTROL__SI                     = 0x1895;
static constexpr u32 mmDP_AUX1_AUX_SW_DATA__SI                        = 0x189A;
static constexpr u32 mmDP_AUX1_AUX_SW_STATUS__SI                      = 0x1898;
static constexpr u32 mmDP_AUX2_AUX_ARB_CONTROL__SI                    = 0x18AA;
static constexpr u32 mmDP_AUX2_AUX_CONTROL__SI                        = 0x18A8;
static constexpr u32 mmDP_AUX2_AUX_DPHY_RX_CONTROL0__SI               = 0x18B2;
static constexpr u32 mmDP_AUX2_AUX_DPHY_RX_CONTROL1__SI               = 0x18B3;
static constexpr u32 mmDP_AUX2_AUX_DPHY_RX_STATUS__SI                 = 0x18B5;
static constexpr u32 mmDP_AUX2_AUX_DPHY_TX_CONTROL__SI                = 0x18B1;
static constexpr u32 mmDP_AUX2_AUX_DPHY_TX_REF_CONTROL__SI            = 0x18B0;
static constexpr u32 mmDP_AUX2_AUX_DPHY_TX_STATUS__SI                 = 0x18B4;
static constexpr u32 mmDP_AUX2_AUX_INTERRUPT_CONTROL__SI              = 0x18AB;
static constexpr u32 mmDP_AUX2_AUX_LS_DATA__SI                        = 0x18AF;
static constexpr u32 mmDP_AUX2_AUX_LS_STATUS__SI                      = 0x18AD;
static constexpr u32 mmDP_AUX2_AUX_SW_CONTROL__SI                     = 0x18A9;
static constexpr u32 mmDP_AUX2_AUX_SW_DATA__SI                        = 0x18AE;
static constexpr u32 mmDP_AUX2_AUX_SW_STATUS__SI                      = 0x18AC;
static constexpr u32 mmDP_AUX3_AUX_ARB_CONTROL__SI                    = 0x18C2;
static constexpr u32 mmDP_AUX3_AUX_CONTROL__SI                        = 0x18C0;
static constexpr u32 mmDP_AUX3_AUX_DPHY_RX_CONTROL0__SI               = 0x18CA;
static constexpr u32 mmDP_AUX3_AUX_DPHY_RX_CONTROL1__SI               = 0x18CB;
static constexpr u32 mmDP_AUX3_AUX_DPHY_RX_STATUS__SI                 = 0x18CD;
static constexpr u32 mmDP_AUX3_AUX_DPHY_TX_CONTROL__SI                = 0x18C9;
static constexpr u32 mmDP_AUX3_AUX_DPHY_TX_REF_CONTROL__SI            = 0x18C8;
static constexpr u32 mmDP_AUX3_AUX_DPHY_TX_STATUS__SI                 = 0x18CC;
static constexpr u32 mmDP_AUX3_AUX_INTERRUPT_CONTROL__SI              = 0x18C3;
static constexpr u32 mmDP_AUX3_AUX_LS_DATA__SI                        = 0x18C7;
static constexpr u32 mmDP_AUX3_AUX_LS_STATUS__SI                      = 0x18C5;
static constexpr u32 mmDP_AUX3_AUX_SW_CONTROL__SI                     = 0x18C1;
static constexpr u32 mmDP_AUX3_AUX_SW_DATA__SI                        = 0x18C6;
static constexpr u32 mmDP_AUX3_AUX_SW_STATUS__SI                      = 0x18C4;
static constexpr u32 mmDP_AUX4_AUX_ARB_CONTROL__SI                    = 0x18D6;
static constexpr u32 mmDP_AUX4_AUX_CONTROL__SI                        = 0x18D4;
static constexpr u32 mmDP_AUX4_AUX_DPHY_RX_CONTROL0__SI               = 0x18DE;
static constexpr u32 mmDP_AUX4_AUX_DPHY_RX_CONTROL1__SI               = 0x18DF;
static constexpr u32 mmDP_AUX4_AUX_DPHY_RX_STATUS__SI                 = 0x18E1;
static constexpr u32 mmDP_AUX4_AUX_DPHY_TX_CONTROL__SI                = 0x18DD;
static constexpr u32 mmDP_AUX4_AUX_DPHY_TX_REF_CONTROL__SI            = 0x18DC;
static constexpr u32 mmDP_AUX4_AUX_DPHY_TX_STATUS__SI                 = 0x18E0;
static constexpr u32 mmDP_AUX4_AUX_INTERRUPT_CONTROL__SI              = 0x18D7;
static constexpr u32 mmDP_AUX4_AUX_LS_DATA__SI                        = 0x18DB;
static constexpr u32 mmDP_AUX4_AUX_LS_STATUS__SI                      = 0x18D9;
static constexpr u32 mmDP_AUX4_AUX_SW_CONTROL__SI                     = 0x18D5;
static constexpr u32 mmDP_AUX4_AUX_SW_DATA__SI                        = 0x18DA;
static constexpr u32 mmDP_AUX4_AUX_SW_STATUS__SI                      = 0x18D8;
static constexpr u32 mmDP_AUX5_AUX_ARB_CONTROL__SI                    = 0x18EA;
static constexpr u32 mmDP_AUX5_AUX_CONTROL__SI                        = 0x18E8;
static constexpr u32 mmDP_AUX5_AUX_DPHY_RX_CONTROL0__SI               = 0x18F2;
static constexpr u32 mmDP_AUX5_AUX_DPHY_RX_CONTROL1__SI               = 0x18F3;
static constexpr u32 mmDP_AUX5_AUX_DPHY_RX_STATUS__SI                 = 0x18F5;
static constexpr u32 mmDP_AUX5_AUX_DPHY_TX_CONTROL__SI                = 0x18F1;
static constexpr u32 mmDP_AUX5_AUX_DPHY_TX_REF_CONTROL__SI            = 0x18F0;
static constexpr u32 mmDP_AUX5_AUX_DPHY_TX_STATUS__SI                 = 0x18F4;
static constexpr u32 mmDP_AUX5_AUX_INTERRUPT_CONTROL__SI              = 0x18EB;
static constexpr u32 mmDP_AUX5_AUX_LS_DATA__SI                        = 0x18EF;
static constexpr u32 mmDP_AUX5_AUX_LS_STATUS__SI                      = 0x18ED;
static constexpr u32 mmDP_AUX5_AUX_SW_CONTROL__SI                     = 0x18E9;
static constexpr u32 mmDP_AUX5_AUX_SW_DATA__SI                        = 0x18EE;
static constexpr u32 mmDP_AUX5_AUX_SW_STATUS__SI                      = 0x18EC;
static constexpr u32 mmDP_CONFIG__SI                                  = 0x1CC2;
static constexpr u32 mmDP_DPHY_8B10B_CNTL__SI                         = 0x1CD3;
static constexpr u32 mmDP_DPHY_CNTL__SI                               = 0x1CD0;
static constexpr u32 mmDP_DPHY_CRC_CNTL__SI                           = 0x1CD7;
static constexpr u32 mmDP_DPHY_CRC_EN__SI                             = 0x1CD6;
static constexpr u32 mmDP_DPHY_CRC_RESULT__SI                         = 0x1CD8;
static constexpr u32 mmDP_DPHY_FAST_TRAINING__SI                      = 0x1CCE;
static constexpr u32 mmDP_DPHY_PRBS_CNTL__SI                          = 0x1CD4;
static constexpr u32 mmDP_DPHY_SYM__SI                                = 0x1CD2;
static constexpr u32 mmDP_DPHY_TRAINING_PATTERN_SEL__SI               = 0x1CD1;
static constexpr u32 mmDP_DTO0_MODULO__SI                             = 0x0171;
static constexpr u32 mmDP_DTO0_PHASE__SI                              = 0x0170;
static constexpr u32 mmDP_DTO1_MODULO__SI                             = 0x0173;
static constexpr u32 mmDP_DTO1_PHASE__SI                              = 0x0172;
static constexpr u32 mmDP_DTO2_MODULO__SI                             = 0x0175;
static constexpr u32 mmDP_DTO2_PHASE__SI                              = 0x0174;
static constexpr u32 mmDP_DTO3_MODULO__SI                             = 0x0177;
static constexpr u32 mmDP_DTO3_PHASE__SI                              = 0x0176;
static constexpr u32 mmDP_DTO4_MODULO__SI                             = 0x0179;
static constexpr u32 mmDP_DTO4_PHASE__SI                              = 0x0178;
static constexpr u32 mmDP_DTO5_MODULO__SI                             = 0x017B;
static constexpr u32 mmDP_DTO5_PHASE__SI                              = 0x017A;
static constexpr u32 mmDP_LINK_CNTL__SI                               = 0x1CC0;
static constexpr u32 mmDP_PIXEL_FORMAT__SI                            = 0x1CC1;
static constexpr u32 mmDP_SEC_AUD_M_READBACK__SI                      = 0x1CA8;
static constexpr u32 mmDP_SEC_AUD_M__SI                               = 0x1CA7;
static constexpr u32 mmDP_SEC_AUD_N_READBACK__SI                      = 0x1CA6;
static constexpr u32 mmDP_SEC_AUD_N__SI                               = 0x1CA5;
static constexpr u32 mmDP_SEC_CNTL__SI                                = 0x1CA0;
static constexpr u32 mmDP_SEC_FRAMING1__SI                            = 0x1CA1;
static constexpr u32 mmDP_SEC_FRAMING2__SI                            = 0x1CA2;
static constexpr u32 mmDP_SEC_FRAMING3__SI                            = 0x1CA3;
static constexpr u32 mmDP_SEC_FRAMING4__SI                            = 0x1CA4;
static constexpr u32 mmDP_SEC_PACKET_CNTL__SI                         = 0x1CAA;
static constexpr u32 mmDP_SEC_TIMESTAMP__SI                           = 0x1CA9;
static constexpr u32 mmDP_STEER_FIFO__SI                              = 0x1CC4;
static constexpr u32 mmDP_TEST_DEBUG_DATA__SI                         = 0x1CFD;
static constexpr u32 mmDP_TEST_DEBUG_INDEX__SI                        = 0x1CFC;
static constexpr u32 mmDP_VID_INTERRUPT_CNTL__SI                      = 0x1CCF;
static constexpr u32 mmDP_VID_MSA_VBID__SI                            = 0x1CCD;
static constexpr u32 mmDP_VID_M__SI                                   = 0x1CCB;
static constexpr u32 mmDP_VID_N__SI                                   = 0x1CCA;
static constexpr u32 mmDP_VID_STREAM_CNTL__SI                         = 0x1CC3;
static constexpr u32 mmDP_VID_TIMING__SI                              = 0x1CC9;
static constexpr u32 mmDVOACLKC_CNTL__SI                              = 0x014E;
static constexpr u32 mmDVOACLKC_MVP_CNTL__SI                          = 0x014D;
static constexpr u32 mmDVOACLKD_CNTL__SI                              = 0x014C;
static constexpr u32 mmDVO_CONTROL__SI                                = 0x185B;
static constexpr u32 mmDVO_CRC2_SIG_MASK__SI                          = 0x185D;
static constexpr u32 mmDVO_CRC2_SIG_RESULT__SI                        = 0x185E;
static constexpr u32 mmDVO_CRC_EN__SI                                 = 0x185C;
static constexpr u32 mmDVO_ENABLE__SI                                 = 0x1858;
static constexpr u32 mmDVO_OUTPUT__SI                                 = 0x185A;
static constexpr u32 mmDVO_SOURCE_SELECT__SI                          = 0x1859;
static constexpr u32 mmDVO_STRENGTH_CONTROL__SI                       = 0x195D;
static constexpr u32 mmEXT_OVERSCAN_LEFT_RIGHT__SI__VI                = 0x1B5E;
static constexpr u32 mmEXT_OVERSCAN_TOP_BOTTOM__SI__VI                = 0x1B5F;
static constexpr u32 mmFBC_CLIENT_REGION_MASK__SI                     = 0x16EB;
static constexpr u32 mmFBC_CNTL__SI                                   = 0x16D0;
static constexpr u32 mmFBC_COMP_CNTL__SI                              = 0x16D4;
static constexpr u32 mmFBC_COMP_MODE__SI                              = 0x16D5;
static constexpr u32 mmFBC_CSM_REGION_OFFSET_01__SI                   = 0x16E9;
static constexpr u32 mmFBC_CSM_REGION_OFFSET_23__SI                   = 0x16EA;
static constexpr u32 mmFBC_DEBUG0__SI                                 = 0x16D6;
static constexpr u32 mmFBC_DEBUG1__SI                                 = 0x16D7;
static constexpr u32 mmFBC_DEBUG2__SI                                 = 0x16D8;
static constexpr u32 mmFBC_DEBUG_COMP__SI                             = 0x16EC;
static constexpr u32 mmFBC_DEBUG_CSR_RDATA__SI                        = 0x16EE;
static constexpr u32 mmFBC_DEBUG_CSR_WDATA__SI                        = 0x16EF;
static constexpr u32 mmFBC_DEBUG_CSR__SI                              = 0x16ED;
static constexpr u32 mmFBC_IDLE_FORCE_CLEAR_MASK__SI                  = 0x16D2;
static constexpr u32 mmFBC_IDLE_MASK__SI                              = 0x16D1;
static constexpr u32 mmFBC_IND_LUT0__SI                               = 0x16D9;
static constexpr u32 mmFBC_IND_LUT10__SI                              = 0x16E3;
static constexpr u32 mmFBC_IND_LUT11__SI                              = 0x16E4;
static constexpr u32 mmFBC_IND_LUT12__SI                              = 0x16E5;
static constexpr u32 mmFBC_IND_LUT13__SI                              = 0x16E6;
static constexpr u32 mmFBC_IND_LUT14__SI                              = 0x16E7;
static constexpr u32 mmFBC_IND_LUT15__SI                              = 0x16E8;
static constexpr u32 mmFBC_IND_LUT1__SI                               = 0x16DA;
static constexpr u32 mmFBC_IND_LUT2__SI                               = 0x16DB;
static constexpr u32 mmFBC_IND_LUT3__SI                               = 0x16DC;
static constexpr u32 mmFBC_IND_LUT4__SI                               = 0x16DD;
static constexpr u32 mmFBC_IND_LUT5__SI                               = 0x16DE;
static constexpr u32 mmFBC_IND_LUT6__SI                               = 0x16DF;
static constexpr u32 mmFBC_IND_LUT7__SI                               = 0x16E0;
static constexpr u32 mmFBC_IND_LUT8__SI                               = 0x16E1;
static constexpr u32 mmFBC_IND_LUT9__SI                               = 0x16E2;
static constexpr u32 mmFBC_MISC__SI                                   = 0x16F0;
static constexpr u32 mmFBC_START_STOP_DELAY__SI                       = 0x16D3;
static constexpr u32 mmFBC_TEST_DEBUG_DATA__SI                        = 0x16F5;
static constexpr u32 mmFBC_TEST_DEBUG_INDEX__SI                       = 0x16F4;
static constexpr u32 mmFMT0_FMT_BIT_DEPTH_CONTROL__SI__VI             = 0x1BF2;
static constexpr u32 mmFMT0_FMT_CLAMP_CNTL__SI__VI                    = 0x1BF9;
static constexpr u32 mmFMT0_FMT_CONTROL__SI__VI                       = 0x1BEE;
static constexpr u32 mmFMT0_FMT_CRC_CNTL__SI__VI                      = 0x1BFA;
static constexpr u32 mmFMT0_FMT_CRC_SIG_BLUE_CONTROL_MASK__SI__VI     = 0x1BFC;
static constexpr u32 mmFMT0_FMT_CRC_SIG_BLUE_CONTROL__SI__VI          = 0x1BFE;
static constexpr u32 mmFMT0_FMT_CRC_SIG_RED_GREEN_MASK__SI__VI        = 0x1BFB;
static constexpr u32 mmFMT0_FMT_CRC_SIG_RED_GREEN__SI__VI             = 0x1BFD;
static constexpr u32 mmFMT0_FMT_DEBUG_CNTL__SI__VI                    = 0x1BFF;
static constexpr u32 mmFMT0_FMT_DITHER_RAND_B_SEED__SI__VI            = 0x1BF5;
static constexpr u32 mmFMT0_FMT_DITHER_RAND_G_SEED__SI__VI            = 0x1BF4;
static constexpr u32 mmFMT0_FMT_DITHER_RAND_R_SEED__SI__VI            = 0x1BF3;
static constexpr u32 mmFMT0_FMT_DYNAMIC_EXP_CNTL__SI__VI              = 0x1BED;
static constexpr u32 mmFMT0_FMT_FORCE_DATA_0_1__SI__VI                = 0x1BF0;
static constexpr u32 mmFMT0_FMT_FORCE_DATA_2_3__SI__VI                = 0x1BF1;
static constexpr u32 mmFMT0_FMT_FORCE_OUTPUT_CNTL__SI__VI             = 0x1BEF;
static constexpr u32 mmFMT0_FMT_TEMPORAL_DITHER_PATTERN_CONTROL__SI__VI  = 0x1BF6;
static constexpr u32 mmFMT0_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX__SI__VI  = 0x1BF7;
static constexpr u32 mmFMT0_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX__SI__VI  = 0x1BF8;
static constexpr u32 mmFMT1_FMT_BIT_DEPTH_CONTROL__SI                 = 0x1EF2;
static constexpr u32 mmFMT1_FMT_CLAMP_CNTL__SI                        = 0x1EF9;
static constexpr u32 mmFMT1_FMT_CONTROL__SI                           = 0x1EEE;
static constexpr u32 mmFMT1_FMT_CRC_CNTL__SI                          = 0x1EFA;
static constexpr u32 mmFMT1_FMT_CRC_SIG_BLUE_CONTROL_MASK__SI         = 0x1EFC;
static constexpr u32 mmFMT1_FMT_CRC_SIG_BLUE_CONTROL__SI              = 0x1EFE;
static constexpr u32 mmFMT1_FMT_CRC_SIG_RED_GREEN_MASK__SI            = 0x1EFB;
static constexpr u32 mmFMT1_FMT_CRC_SIG_RED_GREEN__SI                 = 0x1EFD;
static constexpr u32 mmFMT1_FMT_DEBUG_CNTL__SI                        = 0x1EFF;
static constexpr u32 mmFMT1_FMT_DITHER_RAND_B_SEED__SI                = 0x1EF5;
static constexpr u32 mmFMT1_FMT_DITHER_RAND_G_SEED__SI                = 0x1EF4;
static constexpr u32 mmFMT1_FMT_DITHER_RAND_R_SEED__SI                = 0x1EF3;
static constexpr u32 mmFMT1_FMT_DYNAMIC_EXP_CNTL__SI                  = 0x1EED;
static constexpr u32 mmFMT1_FMT_FORCE_DATA_0_1__SI                    = 0x1EF0;
static constexpr u32 mmFMT1_FMT_FORCE_DATA_2_3__SI                    = 0x1EF1;
static constexpr u32 mmFMT1_FMT_FORCE_OUTPUT_CNTL__SI                 = 0x1EEF;
static constexpr u32 mmFMT1_FMT_TEMPORAL_DITHER_PATTERN_CONTROL__SI   = 0x1EF6;
static constexpr u32 mmFMT1_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX__SI  = 0x1EF7;
static constexpr u32 mmFMT1_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX__SI  = 0x1EF8;
static constexpr u32 mmFMT2_FMT_BIT_DEPTH_CONTROL__SI                 = 0x41F2;
static constexpr u32 mmFMT2_FMT_CLAMP_CNTL__SI                        = 0x41F9;
static constexpr u32 mmFMT2_FMT_CONTROL__SI                           = 0x41EE;
static constexpr u32 mmFMT2_FMT_CRC_CNTL__SI                          = 0x41FA;
static constexpr u32 mmFMT2_FMT_CRC_SIG_BLUE_CONTROL_MASK__SI         = 0x41FC;
static constexpr u32 mmFMT2_FMT_CRC_SIG_BLUE_CONTROL__SI              = 0x41FE;
static constexpr u32 mmFMT2_FMT_CRC_SIG_RED_GREEN_MASK__SI            = 0x41FB;
static constexpr u32 mmFMT2_FMT_CRC_SIG_RED_GREEN__SI                 = 0x41FD;
static constexpr u32 mmFMT2_FMT_DEBUG_CNTL__SI                        = 0x41FF;
static constexpr u32 mmFMT2_FMT_DITHER_RAND_B_SEED__SI                = 0x41F5;
static constexpr u32 mmFMT2_FMT_DITHER_RAND_G_SEED__SI                = 0x41F4;
static constexpr u32 mmFMT2_FMT_DITHER_RAND_R_SEED__SI                = 0x41F3;
static constexpr u32 mmFMT2_FMT_DYNAMIC_EXP_CNTL__SI                  = 0x41ED;
static constexpr u32 mmFMT2_FMT_FORCE_DATA_0_1__SI                    = 0x41F0;
static constexpr u32 mmFMT2_FMT_FORCE_DATA_2_3__SI                    = 0x41F1;
static constexpr u32 mmFMT2_FMT_FORCE_OUTPUT_CNTL__SI                 = 0x41EF;
static constexpr u32 mmFMT2_FMT_TEMPORAL_DITHER_PATTERN_CONTROL__SI   = 0x41F6;
static constexpr u32 mmFMT2_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX__SI  = 0x41F7;
static constexpr u32 mmFMT2_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX__SI  = 0x41F8;
static constexpr u32 mmFMT3_FMT_BIT_DEPTH_CONTROL__SI                 = 0x44F2;
static constexpr u32 mmFMT3_FMT_CLAMP_CNTL__SI                        = 0x44F9;
static constexpr u32 mmFMT3_FMT_CONTROL__SI                           = 0x44EE;
static constexpr u32 mmFMT3_FMT_CRC_CNTL__SI                          = 0x44FA;
static constexpr u32 mmFMT3_FMT_CRC_SIG_BLUE_CONTROL_MASK__SI         = 0x44FC;
static constexpr u32 mmFMT3_FMT_CRC_SIG_BLUE_CONTROL__SI              = 0x44FE;
static constexpr u32 mmFMT3_FMT_CRC_SIG_RED_GREEN_MASK__SI            = 0x44FB;
static constexpr u32 mmFMT3_FMT_CRC_SIG_RED_GREEN__SI                 = 0x44FD;
static constexpr u32 mmFMT3_FMT_DEBUG_CNTL__SI                        = 0x44FF;
static constexpr u32 mmFMT3_FMT_DITHER_RAND_B_SEED__SI                = 0x44F5;
static constexpr u32 mmFMT3_FMT_DITHER_RAND_G_SEED__SI                = 0x44F4;
static constexpr u32 mmFMT3_FMT_DITHER_RAND_R_SEED__SI                = 0x44F3;
static constexpr u32 mmFMT3_FMT_DYNAMIC_EXP_CNTL__SI                  = 0x44ED;
static constexpr u32 mmFMT3_FMT_FORCE_DATA_0_1__SI                    = 0x44F0;
static constexpr u32 mmFMT3_FMT_FORCE_DATA_2_3__SI                    = 0x44F1;
static constexpr u32 mmFMT3_FMT_FORCE_OUTPUT_CNTL__SI                 = 0x44EF;
static constexpr u32 mmFMT3_FMT_TEMPORAL_DITHER_PATTERN_CONTROL__SI   = 0x44F6;
static constexpr u32 mmFMT3_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX__SI  = 0x44F7;
static constexpr u32 mmFMT3_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX__SI  = 0x44F8;
static constexpr u32 mmFMT4_FMT_BIT_DEPTH_CONTROL__SI                 = 0x47F2;
static constexpr u32 mmFMT4_FMT_CLAMP_CNTL__SI                        = 0x47F9;
static constexpr u32 mmFMT4_FMT_CONTROL__SI                           = 0x47EE;
static constexpr u32 mmFMT4_FMT_CRC_CNTL__SI                          = 0x47FA;
static constexpr u32 mmFMT4_FMT_CRC_SIG_BLUE_CONTROL_MASK__SI         = 0x47FC;
static constexpr u32 mmFMT4_FMT_CRC_SIG_BLUE_CONTROL__SI              = 0x47FE;
static constexpr u32 mmFMT4_FMT_CRC_SIG_RED_GREEN_MASK__SI            = 0x47FB;
static constexpr u32 mmFMT4_FMT_CRC_SIG_RED_GREEN__SI                 = 0x47FD;
static constexpr u32 mmFMT4_FMT_DEBUG_CNTL__SI                        = 0x47FF;
static constexpr u32 mmFMT4_FMT_DITHER_RAND_B_SEED__SI                = 0x47F5;
static constexpr u32 mmFMT4_FMT_DITHER_RAND_G_SEED__SI                = 0x47F4;
static constexpr u32 mmFMT4_FMT_DITHER_RAND_R_SEED__SI                = 0x47F3;
static constexpr u32 mmFMT4_FMT_DYNAMIC_EXP_CNTL__SI                  = 0x47ED;
static constexpr u32 mmFMT4_FMT_FORCE_DATA_0_1__SI                    = 0x47F0;
static constexpr u32 mmFMT4_FMT_FORCE_DATA_2_3__SI                    = 0x47F1;
static constexpr u32 mmFMT4_FMT_FORCE_OUTPUT_CNTL__SI                 = 0x47EF;
static constexpr u32 mmFMT4_FMT_TEMPORAL_DITHER_PATTERN_CONTROL__SI   = 0x47F6;
static constexpr u32 mmFMT4_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX__SI  = 0x47F7;
static constexpr u32 mmFMT4_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX__SI  = 0x47F8;
static constexpr u32 mmFMT5_FMT_BIT_DEPTH_CONTROL__SI                 = 0x4AF2;
static constexpr u32 mmFMT5_FMT_CLAMP_CNTL__SI                        = 0x4AF9;
static constexpr u32 mmFMT5_FMT_CONTROL__SI                           = 0x4AEE;
static constexpr u32 mmFMT5_FMT_CRC_CNTL__SI                          = 0x4AFA;
static constexpr u32 mmFMT5_FMT_CRC_SIG_BLUE_CONTROL_MASK__SI         = 0x4AFC;
static constexpr u32 mmFMT5_FMT_CRC_SIG_BLUE_CONTROL__SI              = 0x4AFE;
static constexpr u32 mmFMT5_FMT_CRC_SIG_RED_GREEN_MASK__SI            = 0x4AFB;
static constexpr u32 mmFMT5_FMT_CRC_SIG_RED_GREEN__SI                 = 0x4AFD;
static constexpr u32 mmFMT5_FMT_DEBUG_CNTL__SI                        = 0x4AFF;
static constexpr u32 mmFMT5_FMT_DITHER_RAND_B_SEED__SI                = 0x4AF5;
static constexpr u32 mmFMT5_FMT_DITHER_RAND_G_SEED__SI                = 0x4AF4;
static constexpr u32 mmFMT5_FMT_DITHER_RAND_R_SEED__SI                = 0x4AF3;
static constexpr u32 mmFMT5_FMT_DYNAMIC_EXP_CNTL__SI                  = 0x4AED;
static constexpr u32 mmFMT5_FMT_FORCE_DATA_0_1__SI                    = 0x4AF0;
static constexpr u32 mmFMT5_FMT_FORCE_DATA_2_3__SI                    = 0x4AF1;
static constexpr u32 mmFMT5_FMT_FORCE_OUTPUT_CNTL__SI                 = 0x4AEF;
static constexpr u32 mmFMT5_FMT_TEMPORAL_DITHER_PATTERN_CONTROL__SI   = 0x4AF6;
static constexpr u32 mmFMT5_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX__SI  = 0x4AF7;
static constexpr u32 mmFMT5_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX__SI  = 0x4AF8;
static constexpr u32 mmFMT_BIT_DEPTH_CONTROL__SI__VI                  = 0x1BF2;
static constexpr u32 mmFMT_CLAMP_CNTL__SI__VI                         = 0x1BF9;
static constexpr u32 mmFMT_CONTROL__SI__VI                            = 0x1BEE;
static constexpr u32 mmFMT_CRC_CNTL__SI__VI                           = 0x1BFA;
static constexpr u32 mmFMT_CRC_SIG_BLUE_CONTROL_MASK__SI__VI          = 0x1BFC;
static constexpr u32 mmFMT_CRC_SIG_BLUE_CONTROL__SI__VI               = 0x1BFE;
static constexpr u32 mmFMT_CRC_SIG_RED_GREEN_MASK__SI__VI             = 0x1BFB;
static constexpr u32 mmFMT_CRC_SIG_RED_GREEN__SI__VI                  = 0x1BFD;
static constexpr u32 mmFMT_DEBUG_CNTL__SI__VI                         = 0x1BFF;
static constexpr u32 mmFMT_DITHER_RAND_B_SEED__SI__VI                 = 0x1BF5;
static constexpr u32 mmFMT_DITHER_RAND_G_SEED__SI__VI                 = 0x1BF4;
static constexpr u32 mmFMT_DITHER_RAND_R_SEED__SI__VI                 = 0x1BF3;
static constexpr u32 mmFMT_DYNAMIC_EXP_CNTL__SI__VI                   = 0x1BED;
static constexpr u32 mmFMT_FORCE_DATA_0_1__SI__VI                     = 0x1BF0;
static constexpr u32 mmFMT_FORCE_DATA_2_3__SI__VI                     = 0x1BF1;
static constexpr u32 mmFMT_FORCE_OUTPUT_CNTL__SI__VI                  = 0x1BEF;
static constexpr u32 mmFMT_TEMPORAL_DITHER_PATTERN_CONTROL__SI__VI    = 0x1BF6;
static constexpr u32 mmFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX__SI__VI  = 0x1BF7;
static constexpr u32 mmFMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX__SI__VI  = 0x1BF8;
static constexpr u32 mmGARLIC_FLUSH_ADDR_END_0__CI__VI                = 0x1403;
static constexpr u32 mmGARLIC_FLUSH_ADDR_END_1__CI__VI                = 0x1405;
static constexpr u32 mmGARLIC_FLUSH_ADDR_END_2__CI__VI                = 0x1407;
static constexpr u32 mmGARLIC_FLUSH_ADDR_END_3__CI__VI                = 0x1409;
static constexpr u32 mmGARLIC_FLUSH_ADDR_END_4__CI__VI                = 0x140B;
static constexpr u32 mmGARLIC_FLUSH_ADDR_END_5__CI__VI                = 0x140D;
static constexpr u32 mmGARLIC_FLUSH_ADDR_END_6__CI__VI                = 0x140F;
static constexpr u32 mmGARLIC_FLUSH_ADDR_END_7__CI__VI                = 0x1411;
static constexpr u32 mmGARLIC_FLUSH_ADDR_START_0__CI__VI              = 0x1402;
static constexpr u32 mmGARLIC_FLUSH_ADDR_START_1__CI__VI              = 0x1404;
static constexpr u32 mmGARLIC_FLUSH_ADDR_START_2__CI__VI              = 0x1406;
static constexpr u32 mmGARLIC_FLUSH_ADDR_START_3__CI__VI              = 0x1408;
static constexpr u32 mmGARLIC_FLUSH_ADDR_START_4__CI__VI              = 0x140A;
static constexpr u32 mmGARLIC_FLUSH_ADDR_START_5__CI__VI              = 0x140C;
static constexpr u32 mmGARLIC_FLUSH_ADDR_START_6__CI__VI              = 0x140E;
static constexpr u32 mmGARLIC_FLUSH_ADDR_START_7__CI__VI              = 0x1410;
static constexpr u32 mmGARLIC_FLUSH_CNTL__CI__VI                      = 0x1401;
static constexpr u32 mmGARLIC_FLUSH_REQ__CI__VI                       = 0x1412;
static constexpr u32 mmGB_ADDR_CONFIG                                 = 0x263E;
static constexpr u32 mmGB_BACKEND_MAP                                 = 0x263F;
static constexpr u32 mmGB_EDC_MODE                                    = 0x307E;
static constexpr u32 mmGB_GPU_ID                                      = 0x2640;
static constexpr u32 mmGB_MACROTILE_MODE0__CI__VI                     = 0x2664;
static constexpr u32 mmGB_MACROTILE_MODE10__CI__VI                    = 0x266E;
static constexpr u32 mmGB_MACROTILE_MODE11__CI__VI                    = 0x266F;
static constexpr u32 mmGB_MACROTILE_MODE12__CI__VI                    = 0x2670;
static constexpr u32 mmGB_MACROTILE_MODE13__CI__VI                    = 0x2671;
static constexpr u32 mmGB_MACROTILE_MODE14__CI__VI                    = 0x2672;
static constexpr u32 mmGB_MACROTILE_MODE15__CI__VI                    = 0x2673;
static constexpr u32 mmGB_MACROTILE_MODE1__CI__VI                     = 0x2665;
static constexpr u32 mmGB_MACROTILE_MODE2__CI__VI                     = 0x2666;
static constexpr u32 mmGB_MACROTILE_MODE3__CI__VI                     = 0x2667;
static constexpr u32 mmGB_MACROTILE_MODE4__CI__VI                     = 0x2668;
static constexpr u32 mmGB_MACROTILE_MODE5__CI__VI                     = 0x2669;
static constexpr u32 mmGB_MACROTILE_MODE6__CI__VI                     = 0x266A;
static constexpr u32 mmGB_MACROTILE_MODE7__CI__VI                     = 0x266B;
static constexpr u32 mmGB_MACROTILE_MODE8__CI__VI                     = 0x266C;
static constexpr u32 mmGB_MACROTILE_MODE9__CI__VI                     = 0x266D;
static constexpr u32 mmGB_TILE_MODE0                                  = 0x2644;
static constexpr u32 mmGB_TILE_MODE1                                  = 0x2645;
static constexpr u32 mmGB_TILE_MODE10                                 = 0x264E;
static constexpr u32 mmGB_TILE_MODE11                                 = 0x264F;
static constexpr u32 mmGB_TILE_MODE12                                 = 0x2650;
static constexpr u32 mmGB_TILE_MODE13                                 = 0x2651;
static constexpr u32 mmGB_TILE_MODE14                                 = 0x2652;
static constexpr u32 mmGB_TILE_MODE15                                 = 0x2653;
static constexpr u32 mmGB_TILE_MODE16                                 = 0x2654;
static constexpr u32 mmGB_TILE_MODE17                                 = 0x2655;
static constexpr u32 mmGB_TILE_MODE18                                 = 0x2656;
static constexpr u32 mmGB_TILE_MODE19                                 = 0x2657;
static constexpr u32 mmGB_TILE_MODE2                                  = 0x2646;
static constexpr u32 mmGB_TILE_MODE20                                 = 0x2658;
static constexpr u32 mmGB_TILE_MODE21                                 = 0x2659;
static constexpr u32 mmGB_TILE_MODE22                                 = 0x265A;
static constexpr u32 mmGB_TILE_MODE23                                 = 0x265B;
static constexpr u32 mmGB_TILE_MODE24                                 = 0x265C;
static constexpr u32 mmGB_TILE_MODE25                                 = 0x265D;
static constexpr u32 mmGB_TILE_MODE26                                 = 0x265E;
static constexpr u32 mmGB_TILE_MODE27                                 = 0x265F;
static constexpr u32 mmGB_TILE_MODE28                                 = 0x2660;
static constexpr u32 mmGB_TILE_MODE29                                 = 0x2661;
static constexpr u32 mmGB_TILE_MODE3                                  = 0x2647;
static constexpr u32 mmGB_TILE_MODE30                                 = 0x2662;
static constexpr u32 mmGB_TILE_MODE31                                 = 0x2663;
static constexpr u32 mmGB_TILE_MODE4                                  = 0x2648;
static constexpr u32 mmGB_TILE_MODE5                                  = 0x2649;
static constexpr u32 mmGB_TILE_MODE6                                  = 0x264A;
static constexpr u32 mmGB_TILE_MODE7                                  = 0x264B;
static constexpr u32 mmGB_TILE_MODE8                                  = 0x264C;
static constexpr u32 mmGB_TILE_MODE9                                  = 0x264D;
static constexpr u32 mmGCK_SMC_IND_DATA__CI__VI                       = 0x0081;
static constexpr u32 mmGCK_SMC_IND_INDEX__CI__VI                      = 0x0080;
static constexpr u32 mmGC_USER_PRIM_CONFIG__CI__VI                    = 0x2241;
static constexpr u32 mmGC_USER_RB_BACKEND_DISABLE                     = 0x26DF;
static constexpr u32 mmGC_USER_RB_REDUNDANCY__CI__VI                  = 0x26DE;
static constexpr u32 mmGC_USER_SHADER_ARRAY_CONFIG                    = 0x2270;
static constexpr u32 mmGC_USER_SYS_RB_BACKEND_DISABLE                 = 0x03A1;
static constexpr u32 mmGDS_ATOM_BASE__CI__VI                          = 0xC40C;
static constexpr u32 mmGDS_ATOM_BASE__SI                              = 0x25CE;
static constexpr u32 mmGDS_ATOM_CNTL__CI__VI                          = 0xC40A;
static constexpr u32 mmGDS_ATOM_CNTL__SI                              = 0x25CC;
static constexpr u32 mmGDS_ATOM_COMPLETE__CI__VI                      = 0xC40B;
static constexpr u32 mmGDS_ATOM_COMPLETE__SI                          = 0x25CD;
static constexpr u32 mmGDS_ATOM_DST__CI__VI                           = 0xC410;
static constexpr u32 mmGDS_ATOM_DST__SI                               = 0x25D2;
static constexpr u32 mmGDS_ATOM_OFFSET0__CI__VI                       = 0xC40E;
static constexpr u32 mmGDS_ATOM_OFFSET0__SI                           = 0x25D0;
static constexpr u32 mmGDS_ATOM_OFFSET1__CI__VI                       = 0xC40F;
static constexpr u32 mmGDS_ATOM_OFFSET1__SI                           = 0x25D1;
static constexpr u32 mmGDS_ATOM_OP__CI__VI                            = 0xC411;
static constexpr u32 mmGDS_ATOM_OP__SI                                = 0x25D3;
static constexpr u32 mmGDS_ATOM_READ0_U__CI__VI                       = 0xC417;
static constexpr u32 mmGDS_ATOM_READ0_U__SI                           = 0x25D9;
static constexpr u32 mmGDS_ATOM_READ0__CI__VI                         = 0xC416;
static constexpr u32 mmGDS_ATOM_READ0__SI                             = 0x25D8;
static constexpr u32 mmGDS_ATOM_READ1_U__CI__VI                       = 0xC419;
static constexpr u32 mmGDS_ATOM_READ1_U__SI                           = 0x25DB;
static constexpr u32 mmGDS_ATOM_READ1__CI__VI                         = 0xC418;
static constexpr u32 mmGDS_ATOM_READ1__SI                             = 0x25DA;
static constexpr u32 mmGDS_ATOM_SIZE__CI__VI                          = 0xC40D;
static constexpr u32 mmGDS_ATOM_SIZE__SI                              = 0x25CF;
static constexpr u32 mmGDS_ATOM_SRC0_U__CI__VI                        = 0xC413;
static constexpr u32 mmGDS_ATOM_SRC0_U__SI                            = 0x25D5;
static constexpr u32 mmGDS_ATOM_SRC0__CI__VI                          = 0xC412;
static constexpr u32 mmGDS_ATOM_SRC0__SI                              = 0x25D4;
static constexpr u32 mmGDS_ATOM_SRC1_U__CI__VI                        = 0xC415;
static constexpr u32 mmGDS_ATOM_SRC1_U__SI                            = 0x25D7;
static constexpr u32 mmGDS_ATOM_SRC1__CI__VI                          = 0xC414;
static constexpr u32 mmGDS_ATOM_SRC1__SI                              = 0x25D6;
static constexpr u32 mmGDS_CNTL_STATUS                                = 0x25C1;
static constexpr u32 mmGDS_COMPUTE_MAX_WAVE_ID__CI__VI                = 0x3348;
static constexpr u32 mmGDS_CONFIG                                     = 0x25C0;
static constexpr u32 mmGDS_DEBUG_CNTL__CI__VI                         = 0x25C8;
static constexpr u32 mmGDS_DEBUG_CNTL__SI                             = 0x25DE;
static constexpr u32 mmGDS_DEBUG_DATA__CI__VI                         = 0x25C9;
static constexpr u32 mmGDS_DEBUG_DATA__SI                             = 0x25DF;
static constexpr u32 mmGDS_ENHANCE2__CI__VI                           = 0x25C2;
static constexpr u32 mmGDS_ENHANCE__CI__VI                            = 0x334B;
static constexpr u32 mmGDS_ENHANCE__SI                                = 0x25DC;
static constexpr u32 mmGDS_GRBM_SECDED_CNT__CI                        = 0x25C6;
static constexpr u32 mmGDS_GRBM_SECDED_CNT__SI                        = 0x25E3;
static constexpr u32 mmGDS_GWS_RESET0__CI__VI                         = 0x3344;
static constexpr u32 mmGDS_GWS_RESET1__CI__VI                         = 0x3345;
static constexpr u32 mmGDS_GWS_RESOURCE_CNTL__CI__VI                  = 0xC41A;
static constexpr u32 mmGDS_GWS_RESOURCE_CNTL__SI                      = 0x25E0;
static constexpr u32 mmGDS_GWS_RESOURCE_CNT__CI__VI                   = 0xC41C;
static constexpr u32 mmGDS_GWS_RESOURCE_RESET__CI__VI                 = 0x3346;
static constexpr u32 mmGDS_GWS_RESOURCE__CI__VI                       = 0xC41B;
static constexpr u32 mmGDS_GWS_RESOURCE__SI                           = 0x25E1;
static constexpr u32 mmGDS_GWS_VMID0__CI__VI                          = 0x3320;
static constexpr u32 mmGDS_GWS_VMID10__CI__VI                         = 0x332A;
static constexpr u32 mmGDS_GWS_VMID11__CI__VI                         = 0x332B;
static constexpr u32 mmGDS_GWS_VMID12__CI__VI                         = 0x332C;
static constexpr u32 mmGDS_GWS_VMID13__CI__VI                         = 0x332D;
static constexpr u32 mmGDS_GWS_VMID14__CI__VI                         = 0x332E;
static constexpr u32 mmGDS_GWS_VMID15__CI__VI                         = 0x332F;
static constexpr u32 mmGDS_GWS_VMID1__CI__VI                          = 0x3321;
static constexpr u32 mmGDS_GWS_VMID2__CI__VI                          = 0x3322;
static constexpr u32 mmGDS_GWS_VMID3__CI__VI                          = 0x3323;
static constexpr u32 mmGDS_GWS_VMID4__CI__VI                          = 0x3324;
static constexpr u32 mmGDS_GWS_VMID5__CI__VI                          = 0x3325;
static constexpr u32 mmGDS_GWS_VMID6__CI__VI                          = 0x3326;
static constexpr u32 mmGDS_GWS_VMID7__CI__VI                          = 0x3327;
static constexpr u32 mmGDS_GWS_VMID8__CI__VI                          = 0x3328;
static constexpr u32 mmGDS_GWS_VMID9__CI__VI                          = 0x3329;
static constexpr u32 mmGDS_OA_ADDRESS__CI__VI                         = 0xC41F;
static constexpr u32 mmGDS_OA_CGPG_RESTORE__CI__VI                    = 0x334C;
static constexpr u32 mmGDS_OA_CNTL__CI__VI                            = 0xC41D;
static constexpr u32 mmGDS_OA_COUNTER__CI__VI                         = 0xC41E;
static constexpr u32 mmGDS_OA_DED__CI                                 = 0x25C7;
static constexpr u32 mmGDS_OA_DED__SI                                 = 0x25E4;
static constexpr u32 mmGDS_OA_INCDEC__CI__VI                          = 0xC420;
static constexpr u32 mmGDS_OA_RESET_MASK__CI__VI                      = 0x3349;
static constexpr u32 mmGDS_OA_RESET__CI__VI                           = 0x334A;
static constexpr u32 mmGDS_OA_RING_SIZE__CI__VI                       = 0xC421;
static constexpr u32 mmGDS_OA_VMID0__CI__VI                           = 0x3330;
static constexpr u32 mmGDS_OA_VMID10__CI__VI                          = 0x333A;
static constexpr u32 mmGDS_OA_VMID11__CI__VI                          = 0x333B;
static constexpr u32 mmGDS_OA_VMID12__CI__VI                          = 0x333C;
static constexpr u32 mmGDS_OA_VMID13__CI__VI                          = 0x333D;
static constexpr u32 mmGDS_OA_VMID14__CI__VI                          = 0x333E;
static constexpr u32 mmGDS_OA_VMID15__CI__VI                          = 0x333F;
static constexpr u32 mmGDS_OA_VMID1__CI__VI                           = 0x3331;
static constexpr u32 mmGDS_OA_VMID2__CI__VI                           = 0x3332;
static constexpr u32 mmGDS_OA_VMID3__CI__VI                           = 0x3333;
static constexpr u32 mmGDS_OA_VMID4__CI__VI                           = 0x3334;
static constexpr u32 mmGDS_OA_VMID5__CI__VI                           = 0x3335;
static constexpr u32 mmGDS_OA_VMID6__CI__VI                           = 0x3336;
static constexpr u32 mmGDS_OA_VMID7__CI__VI                           = 0x3337;
static constexpr u32 mmGDS_OA_VMID8__CI__VI                           = 0x3338;
static constexpr u32 mmGDS_OA_VMID9__CI__VI                           = 0x3339;
static constexpr u32 mmGDS_PERFCOUNTER0_HI__CI__VI                    = 0xD281;
static constexpr u32 mmGDS_PERFCOUNTER0_HI__SI                        = 0x25E7;
static constexpr u32 mmGDS_PERFCOUNTER0_LO__CI__VI                    = 0xD280;
static constexpr u32 mmGDS_PERFCOUNTER0_LO__SI                        = 0x25E6;
static constexpr u32 mmGDS_PERFCOUNTER0_SELECT1__CI__VI               = 0xDA84;
static constexpr u32 mmGDS_PERFCOUNTER0_SELECT__CI__VI                = 0xDA80;
static constexpr u32 mmGDS_PERFCOUNTER0_SELECT__SI                    = 0x25E5;
static constexpr u32 mmGDS_PERFCOUNTER1_HI__CI__VI                    = 0xD283;
static constexpr u32 mmGDS_PERFCOUNTER1_HI__SI                        = 0x25EA;
static constexpr u32 mmGDS_PERFCOUNTER1_LO__CI__VI                    = 0xD282;
static constexpr u32 mmGDS_PERFCOUNTER1_LO__SI                        = 0x25E9;
static constexpr u32 mmGDS_PERFCOUNTER1_SELECT__CI__VI                = 0xDA81;
static constexpr u32 mmGDS_PERFCOUNTER1_SELECT__SI                    = 0x25E8;
static constexpr u32 mmGDS_PERFCOUNTER2_HI__CI__VI                    = 0xD285;
static constexpr u32 mmGDS_PERFCOUNTER2_HI__SI                        = 0x25ED;
static constexpr u32 mmGDS_PERFCOUNTER2_LO__CI__VI                    = 0xD284;
static constexpr u32 mmGDS_PERFCOUNTER2_LO__SI                        = 0x25EC;
static constexpr u32 mmGDS_PERFCOUNTER2_SELECT__CI__VI                = 0xDA82;
static constexpr u32 mmGDS_PERFCOUNTER2_SELECT__SI                    = 0x25EB;
static constexpr u32 mmGDS_PERFCOUNTER3_HI__CI__VI                    = 0xD287;
static constexpr u32 mmGDS_PERFCOUNTER3_HI__SI                        = 0x25F0;
static constexpr u32 mmGDS_PERFCOUNTER3_LO__CI__VI                    = 0xD286;
static constexpr u32 mmGDS_PERFCOUNTER3_LO__SI                        = 0x25EF;
static constexpr u32 mmGDS_PERFCOUNTER3_SELECT__CI__VI                = 0xDA83;
static constexpr u32 mmGDS_PERFCOUNTER3_SELECT__SI                    = 0x25EE;
static constexpr u32 mmGDS_PROTECTION_FAULT__CI__VI                   = 0x25C3;
static constexpr u32 mmGDS_RD_ADDR__CI__VI                            = 0xC400;
static constexpr u32 mmGDS_RD_ADDR__SI                                = 0x25C2;
static constexpr u32 mmGDS_RD_BURST_ADDR__CI__VI                      = 0xC402;
static constexpr u32 mmGDS_RD_BURST_ADDR__SI                          = 0x25C4;
static constexpr u32 mmGDS_RD_BURST_COUNT__CI__VI                     = 0xC403;
static constexpr u32 mmGDS_RD_BURST_COUNT__SI                         = 0x25C5;
static constexpr u32 mmGDS_RD_BURST_DATA__CI__VI                      = 0xC404;
static constexpr u32 mmGDS_RD_BURST_DATA__SI                          = 0x25C6;
static constexpr u32 mmGDS_RD_DATA__CI__VI                            = 0xC401;
static constexpr u32 mmGDS_RD_DATA__SI                                = 0x25C3;
static constexpr u32 mmGDS_SECDED_CNT__CI                             = 0x25C5;
static constexpr u32 mmGDS_SECDED_CNT__SI                             = 0x25E2;
static constexpr u32 mmGDS_VMID0_BASE__CI__VI                         = 0x3300;
static constexpr u32 mmGDS_VMID0_SIZE__CI__VI                         = 0x3301;
static constexpr u32 mmGDS_VMID10_BASE__CI__VI                        = 0x3314;
static constexpr u32 mmGDS_VMID10_SIZE__CI__VI                        = 0x3315;
static constexpr u32 mmGDS_VMID11_BASE__CI__VI                        = 0x3316;
static constexpr u32 mmGDS_VMID11_SIZE__CI__VI                        = 0x3317;
static constexpr u32 mmGDS_VMID12_BASE__CI__VI                        = 0x3318;
static constexpr u32 mmGDS_VMID12_SIZE__CI__VI                        = 0x3319;
static constexpr u32 mmGDS_VMID13_BASE__CI__VI                        = 0x331A;
static constexpr u32 mmGDS_VMID13_SIZE__CI__VI                        = 0x331B;
static constexpr u32 mmGDS_VMID14_BASE__CI__VI                        = 0x331C;
static constexpr u32 mmGDS_VMID14_SIZE__CI__VI                        = 0x331D;
static constexpr u32 mmGDS_VMID15_BASE__CI__VI                        = 0x331E;
static constexpr u32 mmGDS_VMID15_SIZE__CI__VI                        = 0x331F;
static constexpr u32 mmGDS_VMID1_BASE__CI__VI                         = 0x3302;
static constexpr u32 mmGDS_VMID1_SIZE__CI__VI                         = 0x3303;
static constexpr u32 mmGDS_VMID2_BASE__CI__VI                         = 0x3304;
static constexpr u32 mmGDS_VMID2_SIZE__CI__VI                         = 0x3305;
static constexpr u32 mmGDS_VMID3_BASE__CI__VI                         = 0x3306;
static constexpr u32 mmGDS_VMID3_SIZE__CI__VI                         = 0x3307;
static constexpr u32 mmGDS_VMID4_BASE__CI__VI                         = 0x3308;
static constexpr u32 mmGDS_VMID4_SIZE__CI__VI                         = 0x3309;
static constexpr u32 mmGDS_VMID5_BASE__CI__VI                         = 0x330A;
static constexpr u32 mmGDS_VMID5_SIZE__CI__VI                         = 0x330B;
static constexpr u32 mmGDS_VMID6_BASE__CI__VI                         = 0x330C;
static constexpr u32 mmGDS_VMID6_SIZE__CI__VI                         = 0x330D;
static constexpr u32 mmGDS_VMID7_BASE__CI__VI                         = 0x330E;
static constexpr u32 mmGDS_VMID7_SIZE__CI__VI                         = 0x330F;
static constexpr u32 mmGDS_VMID8_BASE__CI__VI                         = 0x3310;
static constexpr u32 mmGDS_VMID8_SIZE__CI__VI                         = 0x3311;
static constexpr u32 mmGDS_VMID9_BASE__CI__VI                         = 0x3312;
static constexpr u32 mmGDS_VMID9_SIZE__CI__VI                         = 0x3313;
static constexpr u32 mmGDS_VM_PROTECTION_FAULT__CI__VI                = 0x25C4;
static constexpr u32 mmGDS_WRITE_COMPLETE__CI__VI                     = 0xC409;
static constexpr u32 mmGDS_WRITE_COMPLETE__SI                         = 0x25CB;
static constexpr u32 mmGDS_WR_ADDR__CI__VI                            = 0xC405;
static constexpr u32 mmGDS_WR_ADDR__SI                                = 0x25C7;
static constexpr u32 mmGDS_WR_BURST_ADDR__CI__VI                      = 0xC407;
static constexpr u32 mmGDS_WR_BURST_ADDR__SI                          = 0x25C9;
static constexpr u32 mmGDS_WR_BURST_DATA__CI__VI                      = 0xC408;
static constexpr u32 mmGDS_WR_BURST_DATA__SI                          = 0x25CA;
static constexpr u32 mmGDS_WR_DATA__CI__VI                            = 0xC406;
static constexpr u32 mmGDS_WR_DATA__SI                                = 0x25C8;
static constexpr u32 mmGENENB__SI__VI                                 = 0x00F0;
static constexpr u32 mmGENERAL_PWRMGT__SI                             = 0x01E0;
static constexpr u32 mmGENERIC_I2C_CONTROL__SI                        = 0x1834;
static constexpr u32 mmGENERIC_I2C_DATA__SI                           = 0x183A;
static constexpr u32 mmGENERIC_I2C_INTERRUPT_CONTROL__SI              = 0x1835;
static constexpr u32 mmGENERIC_I2C_PIN_DEBUG__SI                      = 0x183C;
static constexpr u32 mmGENERIC_I2C_PIN_SELECTION__SI                  = 0x183B;
static constexpr u32 mmGENERIC_I2C_SETUP__SI                          = 0x1838;
static constexpr u32 mmGENERIC_I2C_SPEED__SI                          = 0x1837;
static constexpr u32 mmGENERIC_I2C_STATUS__SI                         = 0x1836;
static constexpr u32 mmGENERIC_I2C_TRANSACTION__SI                    = 0x1839;
static constexpr u32 mmGENFC_RD__SI__VI                               = 0x00F2;
static constexpr u32 mmGENFC_WT__SI__VI                               = 0x00EE;
static constexpr u32 mmGENMO_RD__SI__VI                               = 0x00F3;
static constexpr u32 mmGENMO_WT__SI__VI                               = 0x00F0;
static constexpr u32 mmGENS0__SI__VI                                  = 0x00F0;
static constexpr u32 mmGENS1__SI__VI                                  = 0x00EE;
static constexpr u32 mmGFX_COPY_STATE                                 = 0xA1F4;
static constexpr u32 mmGFX_PIPE_CONTROL__CI__VI                       = 0x226D;
static constexpr u32 mmGFX_PIPE_PRIORITY__CI__VI                      = 0xF87F;
static constexpr u32 mmGMCON_DEBUG__CI__VI                            = 0x0D5F;
static constexpr u32 mmGMCON_MASK__CI__VI                             = 0x0D52;
static constexpr u32 mmGMCON_MISC2__CI__VI                            = 0x0D44;
static constexpr u32 mmGMCON_MISC3__CI__VI                            = 0x0D51;
static constexpr u32 mmGMCON_MISC__CI__VI                             = 0x0D43;
static constexpr u32 mmGMCON_PERF_MON_CNTL0__CI__VI                   = 0x0D4A;
static constexpr u32 mmGMCON_PERF_MON_CNTL1__CI__VI                   = 0x0D4B;
static constexpr u32 mmGMCON_PERF_MON_RSLT0__CI__VI                   = 0x0D4C;
static constexpr u32 mmGMCON_PERF_MON_RSLT1__CI__VI                   = 0x0D4D;
static constexpr u32 mmGMCON_PGFSM_CONFIG__CI__VI                     = 0x0D4E;
static constexpr u32 mmGMCON_PGFSM_READ__CI__VI                       = 0x0D50;
static constexpr u32 mmGMCON_PGFSM_WRITE__CI__VI                      = 0x0D4F;
static constexpr u32 mmGMCON_RENG_EXECUTE__CI__VI                     = 0x0D42;
static constexpr u32 mmGMCON_RENG_RAM_DATA__CI__VI                    = 0x0D41;
static constexpr u32 mmGMCON_RENG_RAM_INDEX__CI__VI                   = 0x0D40;
static constexpr u32 mmGMCON_STCTRL_REGISTER_SAVE_EXCL_SET0__CI__VI   = 0x0D48;
static constexpr u32 mmGMCON_STCTRL_REGISTER_SAVE_EXCL_SET1__CI__VI   = 0x0D49;
static constexpr u32 mmGMCON_STCTRL_REGISTER_SAVE_RANGE0__CI__VI      = 0x0D45;
static constexpr u32 mmGMCON_STCTRL_REGISTER_SAVE_RANGE1__CI__VI      = 0x0D46;
static constexpr u32 mmGMCON_STCTRL_REGISTER_SAVE_RANGE2__CI__VI      = 0x0D47;
static constexpr u32 mmGPIOPAD_A__CI__VI                              = 0x0183;
static constexpr u32 mmGPIOPAD_A__SI                                  = 0x05E7;
static constexpr u32 mmGPIOPAD_EN__CI__VI                             = 0x0184;
static constexpr u32 mmGPIOPAD_EN__SI                                 = 0x05E8;
static constexpr u32 mmGPIOPAD_EXTERN_TRIG_CNTL__CI__VI               = 0x018D;
static constexpr u32 mmGPIOPAD_EXTERN_TRIG_CNTL__SI                   = 0x05F1;
static constexpr u32 mmGPIOPAD_INT_EN__CI__VI                         = 0x018A;
static constexpr u32 mmGPIOPAD_INT_EN__SI                             = 0x05EE;
static constexpr u32 mmGPIOPAD_INT_POLARITY__CI__VI                   = 0x018C;
static constexpr u32 mmGPIOPAD_INT_POLARITY__SI                       = 0x05F0;
static constexpr u32 mmGPIOPAD_INT_STAT_AK__CI__VI                    = 0x0189;
static constexpr u32 mmGPIOPAD_INT_STAT_AK__SI                        = 0x05ED;
static constexpr u32 mmGPIOPAD_INT_STAT_EN__CI__VI                    = 0x0187;
static constexpr u32 mmGPIOPAD_INT_STAT_EN__SI                        = 0x05EB;
static constexpr u32 mmGPIOPAD_INT_STAT__CI__VI                       = 0x0188;
static constexpr u32 mmGPIOPAD_INT_STAT__SI                           = 0x05EC;
static constexpr u32 mmGPIOPAD_INT_TYPE__CI__VI                       = 0x018B;
static constexpr u32 mmGPIOPAD_INT_TYPE__SI                           = 0x05EF;
static constexpr u32 mmGPIOPAD_MASK__CI__VI                           = 0x0182;
static constexpr u32 mmGPIOPAD_MASK__SI                               = 0x05E6;
static constexpr u32 mmGPIOPAD_PD_EN__CI__VI                          = 0x0193;
static constexpr u32 mmGPIOPAD_PD_EN__SI                              = 0x05F4;
static constexpr u32 mmGPIOPAD_PINSTRAPS__CI__VI                      = 0x0186;
static constexpr u32 mmGPIOPAD_PINSTRAPS__SI                          = 0x05EA;
static constexpr u32 mmGPIOPAD_PU_EN__CI__VI                          = 0x0192;
static constexpr u32 mmGPIOPAD_PU_EN__SI                              = 0x05F3;
static constexpr u32 mmGPIOPAD_RCVR_SEL__CI__VI                       = 0x0191;
static constexpr u32 mmGPIOPAD_RCVR_SEL__SI                           = 0x05F2;
static constexpr u32 mmGPIOPAD_STRENGTH__CI__VI                       = 0x0181;
static constexpr u32 mmGPIOPAD_STRENGTH__SI                           = 0x05E5;
static constexpr u32 mmGPIOPAD_SW_INT_STAT__CI__VI                    = 0x0180;
static constexpr u32 mmGPIOPAD_SW_INT_STAT__SI                        = 0x05E4;
static constexpr u32 mmGPIOPAD_Y__CI__VI                              = 0x0185;
static constexpr u32 mmGPIOPAD_Y__SI                                  = 0x05E9;
static constexpr u32 mmGPU_GARLIC_FLUSH_DONE__CI__VI                  = 0x1414;
static constexpr u32 mmGPU_GARLIC_FLUSH_REQ__CI__VI                   = 0x1413;
static constexpr u32 mmGPU_HDP_FLUSH_DONE__CI__VI                     = 0x1538;
static constexpr u32 mmGPU_HDP_FLUSH_REQ__CI__VI                      = 0x1537;
static constexpr u32 mmGRBM_CNTL                                      = 0x2000;
static constexpr u32 mmGRBM_DEBUG                                     = 0x2014;
static constexpr u32 mmGRBM_DEBUG_CNTL                                = 0x2009;
static constexpr u32 mmGRBM_DEBUG_DATA                                = 0x200A;
static constexpr u32 mmGRBM_DEBUG_SNAPSHOT                            = 0x2015;
static constexpr u32 mmGRBM_GFX_CLKEN_CNTL                            = 0x200C;
static constexpr u32 mmGRBM_GFX_INDEX__CI__VI                         = 0xC200;
static constexpr u32 mmGRBM_GFX_INDEX__SI                             = 0x200B;
static constexpr u32 mmGRBM_INT_CNTL                                  = 0x2018;
static constexpr u32 mmGRBM_NOWHERE                                   = 0x203F;
static constexpr u32 mmGRBM_PERFCOUNTER0_HI__CI__VI                   = 0xD041;
static constexpr u32 mmGRBM_PERFCOUNTER0_HI__SI                       = 0x201F;
static constexpr u32 mmGRBM_PERFCOUNTER0_LO__CI__VI                   = 0xD040;
static constexpr u32 mmGRBM_PERFCOUNTER0_LO__SI                       = 0x201E;
static constexpr u32 mmGRBM_PERFCOUNTER0_SELECT__CI__VI               = 0xD840;
static constexpr u32 mmGRBM_PERFCOUNTER0_SELECT__SI                   = 0x201C;
static constexpr u32 mmGRBM_PERFCOUNTER1_HI__CI__VI                   = 0xD044;
static constexpr u32 mmGRBM_PERFCOUNTER1_HI__SI                       = 0x2021;
static constexpr u32 mmGRBM_PERFCOUNTER1_LO__CI__VI                   = 0xD043;
static constexpr u32 mmGRBM_PERFCOUNTER1_LO__SI                       = 0x2020;
static constexpr u32 mmGRBM_PERFCOUNTER1_SELECT__CI__VI               = 0xD841;
static constexpr u32 mmGRBM_PERFCOUNTER1_SELECT__SI                   = 0x201D;
static constexpr u32 mmGRBM_PWR_CNTL                                  = 0x2003;
static constexpr u32 mmGRBM_READ_ERROR                                = 0x2016;
static constexpr u32 mmGRBM_READ_ERROR2__CI__VI                       = 0x2017;
static constexpr u32 mmGRBM_SCRATCH_REG0                              = 0x2040;
static constexpr u32 mmGRBM_SCRATCH_REG1                              = 0x2041;
static constexpr u32 mmGRBM_SCRATCH_REG2                              = 0x2042;
static constexpr u32 mmGRBM_SCRATCH_REG3                              = 0x2043;
static constexpr u32 mmGRBM_SCRATCH_REG4                              = 0x2044;
static constexpr u32 mmGRBM_SCRATCH_REG5                              = 0x2045;
static constexpr u32 mmGRBM_SCRATCH_REG6                              = 0x2046;
static constexpr u32 mmGRBM_SCRATCH_REG7                              = 0x2047;
static constexpr u32 mmGRBM_SE0_PERFCOUNTER_HI__CI__VI                = 0xD046;
static constexpr u32 mmGRBM_SE0_PERFCOUNTER_HI__SI                    = 0x202B;
static constexpr u32 mmGRBM_SE0_PERFCOUNTER_LO__CI__VI                = 0xD045;
static constexpr u32 mmGRBM_SE0_PERFCOUNTER_LO__SI                    = 0x202A;
static constexpr u32 mmGRBM_SE0_PERFCOUNTER_SELECT__CI__VI            = 0xD842;
static constexpr u32 mmGRBM_SE0_PERFCOUNTER_SELECT__SI                = 0x2026;
static constexpr u32 mmGRBM_SE1_PERFCOUNTER_HI__CI__VI                = 0xD048;
static constexpr u32 mmGRBM_SE1_PERFCOUNTER_HI__SI                    = 0x202D;
static constexpr u32 mmGRBM_SE1_PERFCOUNTER_LO__CI__VI                = 0xD047;
static constexpr u32 mmGRBM_SE1_PERFCOUNTER_LO__SI                    = 0x202C;
static constexpr u32 mmGRBM_SE1_PERFCOUNTER_SELECT__CI__VI            = 0xD843;
static constexpr u32 mmGRBM_SE1_PERFCOUNTER_SELECT__SI                = 0x2027;
static constexpr u32 mmGRBM_SE2_PERFCOUNTER_HI__CI__VI                = 0xD04A;
static constexpr u32 mmGRBM_SE2_PERFCOUNTER_LO__CI__VI                = 0xD049;
static constexpr u32 mmGRBM_SE2_PERFCOUNTER_SELECT__CI__VI            = 0xD844;
static constexpr u32 mmGRBM_SE3_PERFCOUNTER_HI__CI__VI                = 0xD04C;
static constexpr u32 mmGRBM_SE3_PERFCOUNTER_LO__CI__VI                = 0xD04B;
static constexpr u32 mmGRBM_SE3_PERFCOUNTER_SELECT__CI__VI            = 0xD845;
static constexpr u32 mmGRBM_SKEW_CNTL                                 = 0x2001;
static constexpr u32 mmGRBM_SOFT_RESET                                = 0x2008;
static constexpr u32 mmGRBM_STATUS                                    = 0x2004;
static constexpr u32 mmGRBM_STATUS2                                   = 0x2002;
static constexpr u32 mmGRBM_STATUS_SE0                                = 0x2005;
static constexpr u32 mmGRBM_STATUS_SE1                                = 0x2006;
static constexpr u32 mmGRBM_STATUS_SE2__CI__VI                        = 0x200E;
static constexpr u32 mmGRBM_STATUS_SE3__CI__VI                        = 0x200F;
static constexpr u32 mmGRBM_WAIT_IDLE_CLOCKS                          = 0x200D;
static constexpr u32 mmGRPH8_DATA__SI__VI                             = 0x00F3;
static constexpr u32 mmGRPH8_IDX__SI__VI                              = 0x00F3;
static constexpr u32 mmGRPH_COMPRESS_PITCH__SI__VI                    = 0x1A1A;
static constexpr u32 mmGRPH_COMPRESS_SURFACE_ADDRESS_HIGH__SI__VI     = 0x1A1B;
static constexpr u32 mmGRPH_COMPRESS_SURFACE_ADDRESS__SI__VI          = 0x1A19;
static constexpr u32 mmGRPH_CONTROL                                   = 0x1A01;
static constexpr u32 mmGRPH_DFQ_CONTROL__SI__VI                       = 0x1A14;
static constexpr u32 mmGRPH_DFQ_STATUS__SI__VI                        = 0x1A15;
static constexpr u32 mmGRPH_ENABLE__SI__VI                            = 0x1A00;
static constexpr u32 mmGRPH_FLIP_CONTROL__SI__VI                      = 0x1A12;
static constexpr u32 mmGRPH_INTERRUPT_CONTROL__SI__VI                 = 0x1A17;
static constexpr u32 mmGRPH_INTERRUPT_STATUS__SI__VI                  = 0x1A16;
static constexpr u32 mmGRPH_LUT_10BIT_BYPASS__SI__VI                  = 0x1A02;
static constexpr u32 mmGRPH_PITCH__SI__VI                             = 0x1A06;
static constexpr u32 mmGRPH_PRIMARY_SURFACE_ADDRESS_HIGH__SI__VI      = 0x1A07;
static constexpr u32 mmGRPH_PRIMARY_SURFACE_ADDRESS__SI__VI           = 0x1A04;
static constexpr u32 mmGRPH_SECONDARY_SURFACE_ADDRESS_HIGH__SI__VI    = 0x1A08;
static constexpr u32 mmGRPH_SECONDARY_SURFACE_ADDRESS__SI__VI         = 0x1A05;
static constexpr u32 mmGRPH_SURFACE_ADDRESS_HIGH_INUSE__SI__VI        = 0x1A18;
static constexpr u32 mmGRPH_SURFACE_ADDRESS_INUSE__SI__VI             = 0x1A13;
static constexpr u32 mmGRPH_SURFACE_OFFSET_X__SI__VI                  = 0x1A09;
static constexpr u32 mmGRPH_SURFACE_OFFSET_Y__SI__VI                  = 0x1A0A;
static constexpr u32 mmGRPH_SWAP_CNTL__SI__VI                         = 0x1A03;
static constexpr u32 mmGRPH_UPDATE__SI__VI                            = 0x1A11;
static constexpr u32 mmGRPH_X_END__SI__VI                             = 0x1A0D;
static constexpr u32 mmGRPH_X_START__SI__VI                           = 0x1A0B;
static constexpr u32 mmGRPH_Y_END__SI__VI                             = 0x1A0E;
static constexpr u32 mmGRPH_Y_START__SI__VI                           = 0x1A0C;
static constexpr u32 mmHDMI_ACR_32_0__SI                              = 0x1C37;
static constexpr u32 mmHDMI_ACR_32_1__SI                              = 0x1C38;
static constexpr u32 mmHDMI_ACR_44_0__SI                              = 0x1C39;
static constexpr u32 mmHDMI_ACR_44_1__SI                              = 0x1C3A;
static constexpr u32 mmHDMI_ACR_48_0__SI                              = 0x1C3B;
static constexpr u32 mmHDMI_ACR_48_1__SI                              = 0x1C3C;
static constexpr u32 mmHDMI_ACR_PACKET_CONTROL__SI                    = 0x1C0F;
static constexpr u32 mmHDMI_ACR_STATUS_0__SI                          = 0x1C3D;
static constexpr u32 mmHDMI_ACR_STATUS_1__SI                          = 0x1C3E;
static constexpr u32 mmHDMI_AUDIO_PACKET_CONTROL__SI                  = 0x1C0E;
static constexpr u32 mmHDMI_CONTROL__SI                               = 0x1C0C;
static constexpr u32 mmHDMI_GC__SI                                    = 0x1C16;
static constexpr u32 mmHDMI_GENERIC_PACKET_CONTROL__SI                = 0x1C13;
static constexpr u32 mmHDMI_INFOFRAME_CONTROL0__SI                    = 0x1C11;
static constexpr u32 mmHDMI_INFOFRAME_CONTROL1__SI                    = 0x1C12;
static constexpr u32 mmHDMI_STATUS__SI                                = 0x1C0D;
static constexpr u32 mmHDMI_VBI_PACKET_CONTROL__SI                    = 0x1C10;
static constexpr u32 mmHDP_DEBUG0                                     = 0x0BCC;
static constexpr u32 mmHDP_DEBUG1                                     = 0x0BCD;
static constexpr u32 mmHDP_HOST_PATH_CNTL                             = 0x0B00;
static constexpr u32 mmHDP_LAST_SURFACE_HIT                           = 0x0BCE;
static constexpr u32 mmHDP_MEM_COHERENCY_FLUSH_CNTL                   = 0x1520;
static constexpr u32 mmHDP_NONSURFACE_BASE                            = 0x0B01;
static constexpr u32 mmHDP_NONSURFACE_INFO                            = 0x0B02;
static constexpr u32 mmHDP_NONSURFACE_SIZE                            = 0x0B03;
static constexpr u32 mmHDP_NONSURF_FLAGS                              = 0x0BC9;
static constexpr u32 mmHDP_NONSURF_FLAGS_CLR                          = 0x0BCA;
static constexpr u32 mmHDP_OUTSTANDING_REQ                            = 0x0BD1;
static constexpr u32 mmHDP_REG_COHERENCY_FLUSH_CNTL                   = 0x1528;
static constexpr u32 mmHDP_SC_MULTI_CHIP_CNTL                         = 0x0BD0;
static constexpr u32 mmHDP_SW_SEMAPHORE                               = 0x0BCB;
static constexpr u32 mmHDP_TILING_CONFIG                              = 0x0BCF;
static constexpr u32 mmHDP_XDP_BUSY_STS                               = 0x0C3E;
static constexpr u32 mmHDP_XDP_CGTT_BLK_CTRL                          = 0x0C33;
static constexpr u32 mmHDP_XDP_CHKN                                   = 0x0C40;
static constexpr u32 mmHDP_XDP_D2H_BAR_UPDATE                         = 0x0C02;
static constexpr u32 mmHDP_XDP_D2H_FLUSH                              = 0x0C01;
static constexpr u32 mmHDP_XDP_D2H_RSVD_10                            = 0x0C0A;
static constexpr u32 mmHDP_XDP_D2H_RSVD_11                            = 0x0C0B;
static constexpr u32 mmHDP_XDP_D2H_RSVD_12                            = 0x0C0C;
static constexpr u32 mmHDP_XDP_D2H_RSVD_13                            = 0x0C0D;
static constexpr u32 mmHDP_XDP_D2H_RSVD_14                            = 0x0C0E;
static constexpr u32 mmHDP_XDP_D2H_RSVD_15                            = 0x0C0F;
static constexpr u32 mmHDP_XDP_D2H_RSVD_16                            = 0x0C10;
static constexpr u32 mmHDP_XDP_D2H_RSVD_17                            = 0x0C11;
static constexpr u32 mmHDP_XDP_D2H_RSVD_18                            = 0x0C12;
static constexpr u32 mmHDP_XDP_D2H_RSVD_19                            = 0x0C13;
static constexpr u32 mmHDP_XDP_D2H_RSVD_20                            = 0x0C14;
static constexpr u32 mmHDP_XDP_D2H_RSVD_21                            = 0x0C15;
static constexpr u32 mmHDP_XDP_D2H_RSVD_22                            = 0x0C16;
static constexpr u32 mmHDP_XDP_D2H_RSVD_23                            = 0x0C17;
static constexpr u32 mmHDP_XDP_D2H_RSVD_24                            = 0x0C18;
static constexpr u32 mmHDP_XDP_D2H_RSVD_25                            = 0x0C19;
static constexpr u32 mmHDP_XDP_D2H_RSVD_26                            = 0x0C1A;
static constexpr u32 mmHDP_XDP_D2H_RSVD_27                            = 0x0C1B;
static constexpr u32 mmHDP_XDP_D2H_RSVD_28                            = 0x0C1C;
static constexpr u32 mmHDP_XDP_D2H_RSVD_29                            = 0x0C1D;
static constexpr u32 mmHDP_XDP_D2H_RSVD_3                             = 0x0C03;
static constexpr u32 mmHDP_XDP_D2H_RSVD_30                            = 0x0C1E;
static constexpr u32 mmHDP_XDP_D2H_RSVD_31                            = 0x0C1F;
static constexpr u32 mmHDP_XDP_D2H_RSVD_32                            = 0x0C20;
static constexpr u32 mmHDP_XDP_D2H_RSVD_33                            = 0x0C21;
static constexpr u32 mmHDP_XDP_D2H_RSVD_34                            = 0x0C22;
static constexpr u32 mmHDP_XDP_D2H_RSVD_4                             = 0x0C04;
static constexpr u32 mmHDP_XDP_D2H_RSVD_5                             = 0x0C05;
static constexpr u32 mmHDP_XDP_D2H_RSVD_6                             = 0x0C06;
static constexpr u32 mmHDP_XDP_D2H_RSVD_7                             = 0x0C07;
static constexpr u32 mmHDP_XDP_D2H_RSVD_8                             = 0x0C08;
static constexpr u32 mmHDP_XDP_D2H_RSVD_9                             = 0x0C09;
static constexpr u32 mmHDP_XDP_DBG_ADDR                               = 0x0C41;
static constexpr u32 mmHDP_XDP_DBG_DATA                               = 0x0C42;
static constexpr u32 mmHDP_XDP_DBG_MASK                               = 0x0C43;
static constexpr u32 mmHDP_XDP_DIRECT2HDP_FIRST                       = 0x0C00;
static constexpr u32 mmHDP_XDP_DIRECT2HDP_LAST                        = 0x0C23;
static constexpr u32 mmHDP_XDP_FLUSH_ARMED_STS                        = 0x0C3C;
static constexpr u32 mmHDP_XDP_FLUSH_CNTR0_STS                        = 0x0C3D;
static constexpr u32 mmHDP_XDP_HDP_IPH_CFG                            = 0x0C31;
static constexpr u32 mmHDP_XDP_HDP_MBX_MC_CFG                         = 0x0C2D;
static constexpr u32 mmHDP_XDP_HDP_MC_CFG                             = 0x0C2E;
static constexpr u32 mmHDP_XDP_HST_CFG                                = 0x0C2F;
static constexpr u32 mmHDP_XDP_P2P_BAR0                               = 0x0C34;
static constexpr u32 mmHDP_XDP_P2P_BAR1                               = 0x0C35;
static constexpr u32 mmHDP_XDP_P2P_BAR2                               = 0x0C36;
static constexpr u32 mmHDP_XDP_P2P_BAR3                               = 0x0C37;
static constexpr u32 mmHDP_XDP_P2P_BAR4                               = 0x0C38;
static constexpr u32 mmHDP_XDP_P2P_BAR5                               = 0x0C39;
static constexpr u32 mmHDP_XDP_P2P_BAR6                               = 0x0C3A;
static constexpr u32 mmHDP_XDP_P2P_BAR7                               = 0x0C3B;
static constexpr u32 mmHDP_XDP_P2P_BAR_CFG                            = 0x0C24;
static constexpr u32 mmHDP_XDP_P2P_MBX_ADDR0                          = 0x0C26;
static constexpr u32 mmHDP_XDP_P2P_MBX_ADDR1                          = 0x0C27;
static constexpr u32 mmHDP_XDP_P2P_MBX_ADDR2                          = 0x0C28;
static constexpr u32 mmHDP_XDP_P2P_MBX_ADDR3                          = 0x0C29;
static constexpr u32 mmHDP_XDP_P2P_MBX_ADDR4                          = 0x0C2A;
static constexpr u32 mmHDP_XDP_P2P_MBX_ADDR5                          = 0x0C2B;
static constexpr u32 mmHDP_XDP_P2P_MBX_ADDR6                          = 0x0C2C;
static constexpr u32 mmHDP_XDP_P2P_MBX_OFFSET                         = 0x0C25;
static constexpr u32 mmHDP_XDP_SID_CFG                                = 0x0C30;
static constexpr u32 mmHDP_XDP_SRBM_CFG                               = 0x0C32;
static constexpr u32 mmHDP_XDP_STICKY                                 = 0x0C3F;
static constexpr u32 mmHOST_BUSNUM                                    = 0x153D;
static constexpr u32 mmHW_DEBUG                                       = 0x1515;
static constexpr u32 mmIA_CNTL_STATUS                                 = 0x2237;
static constexpr u32 mmIA_DEBUG_CNTL                                  = 0x223A;
static constexpr u32 mmIA_DEBUG_DATA                                  = 0x223B;
static constexpr u32 mmIA_ENHANCE                                     = 0xA29C;
static constexpr u32 mmIA_MULTI_VGT_PARAM                             = 0xA2AA;
static constexpr u32 mmIA_PERFCOUNTER0_HI__CI__VI                     = 0xD089;
static constexpr u32 mmIA_PERFCOUNTER0_HI__SI                         = 0x2225;
static constexpr u32 mmIA_PERFCOUNTER0_LO__CI__VI                     = 0xD088;
static constexpr u32 mmIA_PERFCOUNTER0_LO__SI                         = 0x2224;
static constexpr u32 mmIA_PERFCOUNTER0_SELECT1__CI__VI                = 0xD888;
static constexpr u32 mmIA_PERFCOUNTER0_SELECT__CI__VI                 = 0xD884;
static constexpr u32 mmIA_PERFCOUNTER0_SELECT__SI                     = 0x2220;
static constexpr u32 mmIA_PERFCOUNTER1_HI__CI__VI                     = 0xD08B;
static constexpr u32 mmIA_PERFCOUNTER1_HI__SI                         = 0x2227;
static constexpr u32 mmIA_PERFCOUNTER1_LO__CI__VI                     = 0xD08A;
static constexpr u32 mmIA_PERFCOUNTER1_LO__SI                         = 0x2226;
static constexpr u32 mmIA_PERFCOUNTER1_SELECT__CI__VI                 = 0xD885;
static constexpr u32 mmIA_PERFCOUNTER1_SELECT__SI                     = 0x2221;
static constexpr u32 mmIA_PERFCOUNTER2_HI__CI__VI                     = 0xD08D;
static constexpr u32 mmIA_PERFCOUNTER2_HI__SI                         = 0x2229;
static constexpr u32 mmIA_PERFCOUNTER2_LO__CI__VI                     = 0xD08C;
static constexpr u32 mmIA_PERFCOUNTER2_LO__SI                         = 0x2228;
static constexpr u32 mmIA_PERFCOUNTER2_SELECT__CI__VI                 = 0xD886;
static constexpr u32 mmIA_PERFCOUNTER2_SELECT__SI                     = 0x2222;
static constexpr u32 mmIA_PERFCOUNTER3_HI__CI__VI                     = 0xD08F;
static constexpr u32 mmIA_PERFCOUNTER3_HI__SI                         = 0x222B;
static constexpr u32 mmIA_PERFCOUNTER3_LO__CI__VI                     = 0xD08E;
static constexpr u32 mmIA_PERFCOUNTER3_LO__SI                         = 0x222A;
static constexpr u32 mmIA_PERFCOUNTER3_SELECT__CI__VI                 = 0xD887;
static constexpr u32 mmIA_PERFCOUNTER3_SELECT__SI                     = 0x2223;
static constexpr u32 mmIA_VMID_OVERRIDE__SI__CI                       = 0x2260;
static constexpr u32 mmIH_ADVFAULT_CNTL__SI__CI                       = 0x0F8C;
static constexpr u32 mmIH_PERFCOUNTER0_RESULT__CI                     = 0x0F8A;
static constexpr u32 mmIH_PERFCOUNTER1_RESULT__CI                     = 0x0F8B;
static constexpr u32 mmIH_PERFMON_CNTL__CI                            = 0x0F89;
static constexpr u32 mmIH_VMID_0_LUT__CI                              = 0x0F50;
static constexpr u32 mmIH_VMID_10_LUT__CI                             = 0x0F5A;
static constexpr u32 mmIH_VMID_11_LUT__CI                             = 0x0F5B;
static constexpr u32 mmIH_VMID_12_LUT__CI                             = 0x0F5C;
static constexpr u32 mmIH_VMID_13_LUT__CI                             = 0x0F5D;
static constexpr u32 mmIH_VMID_14_LUT__CI                             = 0x0F5E;
static constexpr u32 mmIH_VMID_15_LUT__CI                             = 0x0F5F;
static constexpr u32 mmIH_VMID_1_LUT__CI                              = 0x0F51;
static constexpr u32 mmIH_VMID_2_LUT__CI                              = 0x0F52;
static constexpr u32 mmIH_VMID_3_LUT__CI                              = 0x0F53;
static constexpr u32 mmIH_VMID_4_LUT__CI                              = 0x0F54;
static constexpr u32 mmIH_VMID_5_LUT__CI                              = 0x0F55;
static constexpr u32 mmIH_VMID_6_LUT__CI                              = 0x0F56;
static constexpr u32 mmIH_VMID_7_LUT__CI                              = 0x0F57;
static constexpr u32 mmIH_VMID_8_LUT__CI                              = 0x0F58;
static constexpr u32 mmIH_VMID_9_LUT__CI                              = 0x0F59;
static constexpr u32 mmIMPCTL_RESET__CI__VI                           = 0x14F5;
static constexpr u32 mmINTERRUPT_CNTL                                 = 0x151A;
static constexpr u32 mmINTERRUPT_CNTL2                                = 0x151B;
static constexpr u32 mmINT_MASK__SI                                   = 0x1AD0;
static constexpr u32 mmLB0_DC_MVP_LB_CONTROL__SI                      = 0x1ADB;
static constexpr u32 mmLB0_LB_DEBUG__SI                               = 0x1AFC;
static constexpr u32 mmLB0_LB_SYNC_RESET_SEL__SI                      = 0x1ACA;
static constexpr u32 mmLB0_LB_TEST_DEBUG_DATA__SI__VI                 = 0x1AFF;
static constexpr u32 mmLB0_LB_TEST_DEBUG_INDEX__SI__VI                = 0x1AFE;
static constexpr u32 mmLB0_MVP_AFR_FLIP_FIFO_CNTL__SI                 = 0x1AD9;
static constexpr u32 mmLB0_MVP_AFR_FLIP_MODE__SI                      = 0x1AD8;
static constexpr u32 mmLB0_MVP_FLIP_LINE_NUM_INSERT__SI               = 0x1ADA;
static constexpr u32 mmLB1_DC_MVP_LB_CONTROL__SI                      = 0x1DDB;
static constexpr u32 mmLB1_LB_DEBUG__SI                               = 0x1DFC;
static constexpr u32 mmLB1_LB_SYNC_RESET_SEL__SI                      = 0x1DCA;
static constexpr u32 mmLB1_LB_TEST_DEBUG_DATA__SI                     = 0x1DFF;
static constexpr u32 mmLB1_LB_TEST_DEBUG_INDEX__SI                    = 0x1DFE;
static constexpr u32 mmLB1_MVP_AFR_FLIP_FIFO_CNTL__SI                 = 0x1DD9;
static constexpr u32 mmLB1_MVP_AFR_FLIP_MODE__SI                      = 0x1DD8;
static constexpr u32 mmLB1_MVP_FLIP_LINE_NUM_INSERT__SI               = 0x1DDA;
static constexpr u32 mmLB2_DC_MVP_LB_CONTROL__SI                      = 0x40DB;
static constexpr u32 mmLB2_LB_DEBUG__SI                               = 0x40FC;
static constexpr u32 mmLB2_LB_SYNC_RESET_SEL__SI                      = 0x40CA;
static constexpr u32 mmLB2_LB_TEST_DEBUG_DATA__SI                     = 0x40FF;
static constexpr u32 mmLB2_LB_TEST_DEBUG_INDEX__SI                    = 0x40FE;
static constexpr u32 mmLB2_MVP_AFR_FLIP_FIFO_CNTL__SI                 = 0x40D9;
static constexpr u32 mmLB2_MVP_AFR_FLIP_MODE__SI                      = 0x40D8;
static constexpr u32 mmLB2_MVP_FLIP_LINE_NUM_INSERT__SI               = 0x40DA;
static constexpr u32 mmLB3_DC_MVP_LB_CONTROL__SI                      = 0x43DB;
static constexpr u32 mmLB3_LB_DEBUG__SI                               = 0x43FC;
static constexpr u32 mmLB3_LB_SYNC_RESET_SEL__SI                      = 0x43CA;
static constexpr u32 mmLB3_LB_TEST_DEBUG_DATA__SI                     = 0x43FF;
static constexpr u32 mmLB3_LB_TEST_DEBUG_INDEX__SI                    = 0x43FE;
static constexpr u32 mmLB3_MVP_AFR_FLIP_FIFO_CNTL__SI                 = 0x43D9;
static constexpr u32 mmLB3_MVP_AFR_FLIP_MODE__SI                      = 0x43D8;
static constexpr u32 mmLB3_MVP_FLIP_LINE_NUM_INSERT__SI               = 0x43DA;
static constexpr u32 mmLB4_DC_MVP_LB_CONTROL__SI                      = 0x46DB;
static constexpr u32 mmLB4_LB_DEBUG__SI                               = 0x46FC;
static constexpr u32 mmLB4_LB_SYNC_RESET_SEL__SI                      = 0x46CA;
static constexpr u32 mmLB4_LB_TEST_DEBUG_DATA__SI                     = 0x46FF;
static constexpr u32 mmLB4_LB_TEST_DEBUG_INDEX__SI                    = 0x46FE;
static constexpr u32 mmLB4_MVP_AFR_FLIP_FIFO_CNTL__SI                 = 0x46D9;
static constexpr u32 mmLB4_MVP_AFR_FLIP_MODE__SI                      = 0x46D8;
static constexpr u32 mmLB4_MVP_FLIP_LINE_NUM_INSERT__SI               = 0x46DA;
static constexpr u32 mmLB5_DC_MVP_LB_CONTROL__SI                      = 0x49DB;
static constexpr u32 mmLB5_LB_DEBUG__SI                               = 0x49FC;
static constexpr u32 mmLB5_LB_SYNC_RESET_SEL__SI                      = 0x49CA;
static constexpr u32 mmLB5_LB_TEST_DEBUG_DATA__SI                     = 0x49FF;
static constexpr u32 mmLB5_LB_TEST_DEBUG_INDEX__SI                    = 0x49FE;
static constexpr u32 mmLB5_MVP_AFR_FLIP_FIFO_CNTL__SI                 = 0x49D9;
static constexpr u32 mmLB5_MVP_AFR_FLIP_MODE__SI                      = 0x49D8;
static constexpr u32 mmLB5_MVP_FLIP_LINE_NUM_INSERT__SI               = 0x49DA;
static constexpr u32 mmLB_DEBUG__SI                                   = 0x1AFC;
static constexpr u32 mmLB_SYNC_RESET_SEL__SI                          = 0x1ACA;
static constexpr u32 mmLB_TEST_DEBUG_DATA__SI__VI                     = 0x1AFF;
static constexpr u32 mmLB_TEST_DEBUG_INDEX__SI__VI                    = 0x1AFE;
static constexpr u32 mmLNCNT_CONTROL__CI                              = 0x1487;
static constexpr u32 mmLVDS_DATA_CNTL__SI                             = 0x1C8C;
static constexpr u32 mmLVTMA_PWRSEQ_CNTL__SI                          = 0x1962;
static constexpr u32 mmLVTMA_PWRSEQ_DELAY1__SI                        = 0x1965;
static constexpr u32 mmLVTMA_PWRSEQ_DELAY2__SI                        = 0x1966;
static constexpr u32 mmLVTMA_PWRSEQ_REF_DIV__SI                       = 0x1964;
static constexpr u32 mmLVTMA_PWRSEQ_STATE__SI                         = 0x1963;
static constexpr u32 mmMASTER_COMM_CMD_REG__SI__VI                    = 0x161F;
static constexpr u32 mmMASTER_COMM_CNTL_REG__SI__VI                   = 0x1620;
static constexpr u32 mmMASTER_COMM_DATA_REG1__SI__VI                  = 0x161C;
static constexpr u32 mmMASTER_COMM_DATA_REG2__SI__VI                  = 0x161D;
static constexpr u32 mmMASTER_COMM_DATA_REG3__SI__VI                  = 0x161E;
static constexpr u32 mmMASTER_CREDIT_CNTL                             = 0x1516;
static constexpr u32 mmMASTER_UPDATE_LOCK__SI__VI                     = 0x1BBD;
static constexpr u32 mmMASTER_UPDATE_MODE__SI__VI                     = 0x1BBE;
static constexpr u32 mmMCIF_CONTROL__SI                               = 0x0314;
static constexpr u32 mmMCIF_TEST_DEBUG_DATA__SI                       = 0x0317;
static constexpr u32 mmMCIF_TEST_DEBUG_INDEX__SI                      = 0x0316;
static constexpr u32 mmMCIF_WRITE_COMBINE_CONTROL__SI                 = 0x0315;
static constexpr u32 mmMCLK_PWRMGT_CNTL__SI__CI                       = 0x0AE8;
static constexpr u32 mmMC_ARB_ADDR_HASH                               = 0x09DC;
static constexpr u32 mmMC_ARB_ADDR_SWIZ0__CI__VI                      = 0x09CB;
static constexpr u32 mmMC_ARB_ADDR_SWIZ1__CI__VI                      = 0x09CC;
static constexpr u32 mmMC_ARB_AGE_CNTL__CI__VI                        = 0x09BF;
static constexpr u32 mmMC_ARB_AGE_RD                                  = 0x09E9;
static constexpr u32 mmMC_ARB_AGE_WR                                  = 0x09EA;
static constexpr u32 mmMC_ARB_BANKMAP                                 = 0x09D7;
static constexpr u32 mmMC_ARB_BURST_TIME                              = 0x0A02;
static constexpr u32 mmMC_ARB_BUSY_STATUS__CI__VI                     = 0x09FD;
static constexpr u32 mmMC_ARB_CAC_CNTL                                = 0x09D4;
static constexpr u32 mmMC_ARB_CG                                      = 0x09FA;
static constexpr u32 mmMC_ARB_DRAM_TIMING                             = 0x09DD;
static constexpr u32 mmMC_ARB_DRAM_TIMING2                            = 0x09DE;
static constexpr u32 mmMC_ARB_DRAM_TIMING2_1                          = 0x09FF;
static constexpr u32 mmMC_ARB_DRAM_TIMING_1                           = 0x09FC;
static constexpr u32 mmMC_ARB_FED_CNTL                                = 0x09C1;
static constexpr u32 mmMC_ARB_GDEC_RD_CNTL                            = 0x09EE;
static constexpr u32 mmMC_ARB_GDEC_WR_CNTL                            = 0x09EF;
static constexpr u32 mmMC_ARB_GECC2                                   = 0x09C9;
static constexpr u32 mmMC_ARB_GECC2_CLI                               = 0x09CA;
static constexpr u32 mmMC_ARB_GECC2_DEBUG                             = 0x09C4;
static constexpr u32 mmMC_ARB_GECC2_DEBUG2                            = 0x09C5;
static constexpr u32 mmMC_ARB_GECC2_MISC                              = 0x09C3;
static constexpr u32 mmMC_ARB_GECC2_STATUS                            = 0x09C2;
static constexpr u32 mmMC_ARB_HARSH_BWCNT0_RD__CI__VI                 = 0x0DCE;
static constexpr u32 mmMC_ARB_HARSH_BWCNT0_WR__CI__VI                 = 0x0DCF;
static constexpr u32 mmMC_ARB_HARSH_BWCNT1_RD__CI__VI                 = 0x0DD0;
static constexpr u32 mmMC_ARB_HARSH_BWCNT1_WR__CI__VI                 = 0x0DD1;
static constexpr u32 mmMC_ARB_HARSH_BWPERIOD0_RD__CI__VI              = 0x0DCA;
static constexpr u32 mmMC_ARB_HARSH_BWPERIOD0_WR__CI__VI              = 0x0DCB;
static constexpr u32 mmMC_ARB_HARSH_BWPERIOD1_RD__CI__VI              = 0x0DCC;
static constexpr u32 mmMC_ARB_HARSH_BWPERIOD1_WR__CI__VI              = 0x0DCD;
static constexpr u32 mmMC_ARB_HARSH_CTL_RD__CI__VI                    = 0x0DD6;
static constexpr u32 mmMC_ARB_HARSH_CTL_WR__CI__VI                    = 0x0DD7;
static constexpr u32 mmMC_ARB_HARSH_EN_RD__CI__VI                     = 0x0DC0;
static constexpr u32 mmMC_ARB_HARSH_EN_WR__CI__VI                     = 0x0DC1;
static constexpr u32 mmMC_ARB_HARSH_SAT0_RD__CI__VI                   = 0x0DD2;
static constexpr u32 mmMC_ARB_HARSH_SAT0_WR__CI__VI                   = 0x0DD3;
static constexpr u32 mmMC_ARB_HARSH_SAT1_RD__CI__VI                   = 0x0DD4;
static constexpr u32 mmMC_ARB_HARSH_SAT1_WR__CI__VI                   = 0x0DD5;
static constexpr u32 mmMC_ARB_HARSH_TX_HI0_RD__CI__VI                 = 0x0DC2;
static constexpr u32 mmMC_ARB_HARSH_TX_HI0_WR__CI__VI                 = 0x0DC3;
static constexpr u32 mmMC_ARB_HARSH_TX_HI1_RD__CI__VI                 = 0x0DC4;
static constexpr u32 mmMC_ARB_HARSH_TX_HI1_WR__CI__VI                 = 0x0DC5;
static constexpr u32 mmMC_ARB_HARSH_TX_LO0_RD__CI__VI                 = 0x0DC6;
static constexpr u32 mmMC_ARB_HARSH_TX_LO0_WR__CI__VI                 = 0x0DC7;
static constexpr u32 mmMC_ARB_HARSH_TX_LO1_RD__CI__VI                 = 0x0DC8;
static constexpr u32 mmMC_ARB_HARSH_TX_LO1_WR__CI__VI                 = 0x0DC9;
static constexpr u32 mmMC_ARB_LAZY0_RD                                = 0x09E5;
static constexpr u32 mmMC_ARB_LAZY0_WR                                = 0x09E6;
static constexpr u32 mmMC_ARB_LAZY1_RD                                = 0x09E7;
static constexpr u32 mmMC_ARB_LAZY1_WR                                = 0x09E8;
static constexpr u32 mmMC_ARB_LM_RD                                   = 0x09F0;
static constexpr u32 mmMC_ARB_LM_WR                                   = 0x09F1;
static constexpr u32 mmMC_ARB_MAX_LAT_CID__CI__VI                     = 0x09F6;
static constexpr u32 mmMC_ARB_MAX_LAT_RSLT0__CI__VI                   = 0x09F7;
static constexpr u32 mmMC_ARB_MAX_LAT_RSLT1__CI__VI                   = 0x09F8;
static constexpr u32 mmMC_ARB_MINCLKS                                 = 0x09DA;
static constexpr u32 mmMC_ARB_MISC                                    = 0x09D6;
static constexpr u32 mmMC_ARB_MISC2                                   = 0x09D5;
static constexpr u32 mmMC_ARB_MISC3__CI__VI                           = 0x09CD;
static constexpr u32 mmMC_ARB_PERFCOUNTER0_CFG__CI__VI                = 0x07BC;
static constexpr u32 mmMC_ARB_PERFCOUNTER1_CFG__CI__VI                = 0x07BD;
static constexpr u32 mmMC_ARB_PERFCOUNTER2_CFG__CI__VI                = 0x07BE;
static constexpr u32 mmMC_ARB_PERFCOUNTER3_CFG__CI__VI                = 0x07BF;
static constexpr u32 mmMC_ARB_PERFCOUNTER_HI__CI__VI                  = 0x07AE;
static constexpr u32 mmMC_ARB_PERFCOUNTER_LO__CI__VI                  = 0x07A6;
static constexpr u32 mmMC_ARB_PERFCOUNTER_RSLT_CNTL__CI__VI           = 0x07D4;
static constexpr u32 mmMC_ARB_PERF_MON_CNTL0_ECC__CI                  = 0x07DB;
static constexpr u32 mmMC_ARB_PERF_MON_CNTL0__SI                      = 0x09F6;
static constexpr u32 mmMC_ARB_PM_CNTL                                 = 0x09ED;
static constexpr u32 mmMC_ARB_POP                                     = 0x09D9;
static constexpr u32 mmMC_ARB_RAMCFG                                  = 0x09D8;
static constexpr u32 mmMC_ARB_REMREQ                                  = 0x09F2;
static constexpr u32 mmMC_ARB_REPLAY                                  = 0x09F3;
static constexpr u32 mmMC_ARB_RET_CREDITS2__CI__VI                    = 0x09C0;
static constexpr u32 mmMC_ARB_RET_CREDITS_RD                          = 0x09F4;
static constexpr u32 mmMC_ARB_RET_CREDITS_WR                          = 0x09F5;
static constexpr u32 mmMC_ARB_RFSH_CNTL                               = 0x09EB;
static constexpr u32 mmMC_ARB_RFSH_RATE                               = 0x09EC;
static constexpr u32 mmMC_ARB_RTT_CNTL0                               = 0x09D0;
static constexpr u32 mmMC_ARB_RTT_CNTL1                               = 0x09D1;
static constexpr u32 mmMC_ARB_RTT_CNTL2                               = 0x09D2;
static constexpr u32 mmMC_ARB_RTT_DATA                                = 0x09CF;
static constexpr u32 mmMC_ARB_RTT_DEBUG                               = 0x09D3;
static constexpr u32 mmMC_ARB_SQM_CNTL                                = 0x09DB;
static constexpr u32 mmMC_ARB_SSM__CI                                 = 0x09F9;
static constexpr u32 mmMC_ARB_TM_CNTL_RD                              = 0x09E3;
static constexpr u32 mmMC_ARB_TM_CNTL_WR                              = 0x09E4;
static constexpr u32 mmMC_ARB_WCDR__SI__CI                            = 0x09FB;
static constexpr u32 mmMC_ARB_WCDR_2__SI__CI                          = 0x09CE;
static constexpr u32 mmMC_ARB_WTM_CNTL_RD                             = 0x09DF;
static constexpr u32 mmMC_ARB_WTM_CNTL_WR                             = 0x09E0;
static constexpr u32 mmMC_ARB_WTM_GRPWT_RD                            = 0x09E1;
static constexpr u32 mmMC_ARB_WTM_GRPWT_WR                            = 0x09E2;
static constexpr u32 mmMC_BIST_AUTO_CNTL__SI__CI                      = 0x0A06;
static constexpr u32 mmMC_BIST_CMD_CNTL__SI__CI                       = 0x0A8E;
static constexpr u32 mmMC_BIST_CMP_CNTL__SI__CI                       = 0x0A8D;
static constexpr u32 mmMC_BIST_CMP_CNTL_2__SI__CI                     = 0x0AB6;
static constexpr u32 mmMC_BIST_DATA_MASK__SI__CI                      = 0x0A12;
static constexpr u32 mmMC_BIST_DIR_CNTL__SI__CI                       = 0x0A07;
static constexpr u32 mmMC_BIST_EADDR__SI__CI                          = 0x0A09;
static constexpr u32 mmMC_BIST_RDATA_EDC__SI__CI                      = 0x0A1D;
static constexpr u32 mmMC_BIST_RDATA_MASK__SI__CI                     = 0x0A1C;
static constexpr u32 mmMC_BIST_SADDR__SI__CI                          = 0x0A08;
static constexpr u32 mmMC_CG_CONFIG                                   = 0x096F;
static constexpr u32 mmMC_CG_CONFIG_MCD                               = 0x0829;
static constexpr u32 mmMC_CITF_CNTL                                   = 0x0970;
static constexpr u32 mmMC_CITF_CREDITS_ARB_RD                         = 0x0972;
static constexpr u32 mmMC_CITF_CREDITS_ARB_WR                         = 0x0973;
static constexpr u32 mmMC_CITF_CREDITS_VM                             = 0x0971;
static constexpr u32 mmMC_CITF_CREDITS_XBAR                           = 0x0989;
static constexpr u32 mmMC_CITF_DAGB_CNTL                              = 0x0974;
static constexpr u32 mmMC_CITF_DAGB_DLY                               = 0x0977;
static constexpr u32 mmMC_CITF_INT_CREDITS                            = 0x0975;
static constexpr u32 mmMC_CITF_INT_CREDITS_WR__CI__VI                 = 0x097D;
static constexpr u32 mmMC_CITF_MISC_RD_CG                             = 0x0992;
static constexpr u32 mmMC_CITF_MISC_VM_CG                             = 0x0994;
static constexpr u32 mmMC_CITF_MISC_WR_CG                             = 0x0993;
static constexpr u32 mmMC_CITF_PERFCOUNTER0_CFG__CI__VI               = 0x07B0;
static constexpr u32 mmMC_CITF_PERFCOUNTER1_CFG__CI__VI               = 0x07B1;
static constexpr u32 mmMC_CITF_PERFCOUNTER2_CFG__CI__VI               = 0x07B2;
static constexpr u32 mmMC_CITF_PERFCOUNTER3_CFG__CI__VI               = 0x07B3;
static constexpr u32 mmMC_CITF_PERFCOUNTER_HI__CI__VI                 = 0x07A8;
static constexpr u32 mmMC_CITF_PERFCOUNTER_LO__CI__VI                 = 0x07A0;
static constexpr u32 mmMC_CITF_PERFCOUNTER_RSLT_CNTL__CI__VI          = 0x07CE;
static constexpr u32 mmMC_CITF_PERF_MON_CNTL2                         = 0x098E;
static constexpr u32 mmMC_CITF_PERF_MON_RSLT2                         = 0x0991;
static constexpr u32 mmMC_CITF_REMREQ                                 = 0x097A;
static constexpr u32 mmMC_CITF_RET_MODE                               = 0x0976;
static constexpr u32 mmMC_CITF_WTM_RD_CNTL                            = 0x097F;
static constexpr u32 mmMC_CITF_WTM_WR_CNTL                            = 0x0980;
static constexpr u32 mmMC_CITF_XTRA_ENABLE                            = 0x096D;
static constexpr u32 mmMC_CONFIG                                      = 0x0800;
static constexpr u32 mmMC_CONFIG_MCD                                  = 0x0828;
static constexpr u32 mmMC_DC_INTERFACE_NACK_STATUS__SI                = 0x031C;
static constexpr u32 mmMC_DLB_CONFIG0__CI                             = 0x0D93;
static constexpr u32 mmMC_DLB_CONFIG1__CI                             = 0x0D94;
static constexpr u32 mmMC_DLB_MISCCTRL0__CI                           = 0x0D90;
static constexpr u32 mmMC_DLB_MISCCTRL1__CI                           = 0x0D91;
static constexpr u32 mmMC_DLB_MISCCTRL2__CI                           = 0x0D92;
static constexpr u32 mmMC_DLB_SETUPFIFO__CI                           = 0x0D97;
static constexpr u32 mmMC_DLB_SETUPSWEEP__CI                          = 0x0D96;
static constexpr u32 mmMC_DLB_SETUP__CI                               = 0x0D95;
static constexpr u32 mmMC_DLB_STATUS_MISC0__CI                        = 0x0D9A;
static constexpr u32 mmMC_DLB_STATUS_MISC1__CI                        = 0x0D9B;
static constexpr u32 mmMC_DLB_STATUS_MISC2__CI                        = 0x0D9C;
static constexpr u32 mmMC_DLB_STATUS_MISC3__CI                        = 0x0D9D;
static constexpr u32 mmMC_DLB_STATUS_MISC4__CI                        = 0x0D9E;
static constexpr u32 mmMC_DLB_STATUS_MISC5__CI                        = 0x0D9F;
static constexpr u32 mmMC_DLB_STATUS_MISC6__CI                        = 0x0DA0;
static constexpr u32 mmMC_DLB_STATUS_MISC7__CI                        = 0x0DA1;
static constexpr u32 mmMC_DLB_STATUS__CI                              = 0x0D99;
static constexpr u32 mmMC_DLB_WRITE_MASK__CI                          = 0x0D98;
static constexpr u32 mmMC_HUB_MISC_DBG__SI__CI                        = 0x0831;
static constexpr u32 mmMC_HUB_MISC_FRAMING                            = 0x0834;
static constexpr u32 mmMC_HUB_MISC_HUB_CG                             = 0x082E;
static constexpr u32 mmMC_HUB_MISC_IDLE_STATUS                        = 0x0847;
static constexpr u32 mmMC_HUB_MISC_OVERRIDE                           = 0x0833;
static constexpr u32 mmMC_HUB_MISC_POWER                              = 0x082D;
static constexpr u32 mmMC_HUB_MISC_SIP_CG                             = 0x0830;
static constexpr u32 mmMC_HUB_MISC_STATUS                             = 0x0832;
static constexpr u32 mmMC_HUB_MISC_VM_CG                              = 0x082F;
static constexpr u32 mmMC_HUB_PERFCOUNTER0_CFG__CI__VI                = 0x07B4;
static constexpr u32 mmMC_HUB_PERFCOUNTER1_CFG__CI__VI                = 0x07B5;
static constexpr u32 mmMC_HUB_PERFCOUNTER2_CFG__CI__VI                = 0x07B6;
static constexpr u32 mmMC_HUB_PERFCOUNTER3_CFG__CI__VI                = 0x07B7;
static constexpr u32 mmMC_HUB_PERFCOUNTER_HI__CI__VI                  = 0x07A9;
static constexpr u32 mmMC_HUB_PERFCOUNTER_LO__CI__VI                  = 0x07A1;
static constexpr u32 mmMC_HUB_PERFCOUNTER_RSLT_CNTL__CI__VI           = 0x07CF;
static constexpr u32 mmMC_HUB_RDREQ_ACPG_LIMIT__CI__VI                = 0x0849;
static constexpr u32 mmMC_HUB_RDREQ_ACPG__CI                          = 0x0887;
static constexpr u32 mmMC_HUB_RDREQ_ACPO__CI                          = 0x0888;
static constexpr u32 mmMC_HUB_RDREQ_CNTL                              = 0x083B;
static constexpr u32 mmMC_HUB_RDREQ_CPC__CI                           = 0x085A;
static constexpr u32 mmMC_HUB_RDREQ_CPF__CI                           = 0x085B;
static constexpr u32 mmMC_HUB_RDREQ_CPG__CI                           = 0x0859;
static constexpr u32 mmMC_HUB_RDREQ_CP__SI                            = 0x0859;
static constexpr u32 mmMC_HUB_RDREQ_CREDITS                           = 0x0844;
static constexpr u32 mmMC_HUB_RDREQ_CREDITS2                          = 0x0845;
static constexpr u32 mmMC_HUB_RDREQ_DMIF_LIMIT                        = 0x0848;
static constexpr u32 mmMC_HUB_RDREQ_DMIF__CI                          = 0x0865;
static constexpr u32 mmMC_HUB_RDREQ_DMIF__SI                          = 0x0863;
static constexpr u32 mmMC_HUB_RDREQ_GBL0                              = 0x0856;
static constexpr u32 mmMC_HUB_RDREQ_GBL1                              = 0x0857;
static constexpr u32 mmMC_HUB_RDREQ_HDP__CI                           = 0x085E;
static constexpr u32 mmMC_HUB_RDREQ_HDP__SI                           = 0x085B;
static constexpr u32 mmMC_HUB_RDREQ_IA0__CI                           = 0x084F;
static constexpr u32 mmMC_HUB_RDREQ_IA1__CI                           = 0x0850;
static constexpr u32 mmMC_HUB_RDREQ_IA__CI                            = 0x0864;
static constexpr u32 mmMC_HUB_RDREQ_MCDW                              = 0x0851;
static constexpr u32 mmMC_HUB_RDREQ_MCDX                              = 0x0852;
static constexpr u32 mmMC_HUB_RDREQ_MCDY                              = 0x0853;
static constexpr u32 mmMC_HUB_RDREQ_MCDZ                              = 0x0854;
static constexpr u32 mmMC_HUB_RDREQ_MCIF__CI                          = 0x0866;
static constexpr u32 mmMC_HUB_RDREQ_MCIF__SI                          = 0x0864;
static constexpr u32 mmMC_HUB_RDREQ_RLC__CI                           = 0x085F;
static constexpr u32 mmMC_HUB_RDREQ_RLC__SI                           = 0x085D;
static constexpr u32 mmMC_HUB_RDREQ_SAM__CI                           = 0x0889;
static constexpr u32 mmMC_HUB_RDREQ_SDMA0__CI                         = 0x085C;
static constexpr u32 mmMC_HUB_RDREQ_SDMA1__CI                         = 0x085D;
static constexpr u32 mmMC_HUB_RDREQ_SEM__CI                           = 0x0860;
static constexpr u32 mmMC_HUB_RDREQ_SEM__SI                           = 0x085E;
static constexpr u32 mmMC_HUB_RDREQ_SIP                               = 0x0855;
static constexpr u32 mmMC_HUB_RDREQ_SMU                               = 0x0858;
static constexpr u32 mmMC_HUB_RDREQ_STATUS                            = 0x0839;
static constexpr u32 mmMC_HUB_RDREQ_UMC__CI                           = 0x0862;
static constexpr u32 mmMC_HUB_RDREQ_UMC__SI                           = 0x0860;
static constexpr u32 mmMC_HUB_RDREQ_UVD__CI                           = 0x0863;
static constexpr u32 mmMC_HUB_RDREQ_UVD__SI                           = 0x0861;
static constexpr u32 mmMC_HUB_RDREQ_VCEU__CI                          = 0x0868;
static constexpr u32 mmMC_HUB_RDREQ_VCEU__SI                          = 0x0866;
static constexpr u32 mmMC_HUB_RDREQ_VCE__CI                           = 0x0861;
static constexpr u32 mmMC_HUB_RDREQ_VCE__SI                           = 0x085F;
static constexpr u32 mmMC_HUB_RDREQ_VMC__CI                           = 0x0867;
static constexpr u32 mmMC_HUB_RDREQ_VMC__SI                           = 0x0865;
static constexpr u32 mmMC_HUB_RDREQ_WTM_CNTL                          = 0x083D;
static constexpr u32 mmMC_HUB_RDREQ_XDMAM__CI                         = 0x0886;
static constexpr u32 mmMC_HUB_RDREQ_XDMAM__SI                         = 0x0882;
static constexpr u32 mmMC_HUB_SHARED_DAGB_DLY                         = 0x0846;
static constexpr u32 mmMC_HUB_WDP_ACPG__CI                            = 0x088A;
static constexpr u32 mmMC_HUB_WDP_ACPO__CI                            = 0x088B;
static constexpr u32 mmMC_HUB_WDP_BP                                  = 0x0837;
static constexpr u32 mmMC_HUB_WDP_CNTL                                = 0x0835;
static constexpr u32 mmMC_HUB_WDP_CPC__CI                             = 0x086F;
static constexpr u32 mmMC_HUB_WDP_CPF__CI                             = 0x0870;
static constexpr u32 mmMC_HUB_WDP_CPG__CI                             = 0x086E;
static constexpr u32 mmMC_HUB_WDP_CP__SI                              = 0x086C;
static constexpr u32 mmMC_HUB_WDP_CREDITS                             = 0x083F;
static constexpr u32 mmMC_HUB_WDP_ERR                                 = 0x0836;
static constexpr u32 mmMC_HUB_WDP_GBL0                                = 0x0841;
static constexpr u32 mmMC_HUB_WDP_GBL1                                = 0x0842;
static constexpr u32 mmMC_HUB_WDP_HDP__CI                             = 0x087C;
static constexpr u32 mmMC_HUB_WDP_HDP__SI                             = 0x0879;
static constexpr u32 mmMC_HUB_WDP_IH__CI                              = 0x0875;
static constexpr u32 mmMC_HUB_WDP_IH__SI                              = 0x0872;
static constexpr u32 mmMC_HUB_WDP_MCDW__CI                            = 0x0869;
static constexpr u32 mmMC_HUB_WDP_MCDW__SI                            = 0x0867;
static constexpr u32 mmMC_HUB_WDP_MCDX__CI                            = 0x086A;
static constexpr u32 mmMC_HUB_WDP_MCDX__SI                            = 0x0868;
static constexpr u32 mmMC_HUB_WDP_MCDY__CI                            = 0x086B;
static constexpr u32 mmMC_HUB_WDP_MCDY__SI                            = 0x0869;
static constexpr u32 mmMC_HUB_WDP_MCDZ__CI                            = 0x086C;
static constexpr u32 mmMC_HUB_WDP_MCDZ__SI                            = 0x086A;
static constexpr u32 mmMC_HUB_WDP_MCIF__CI                            = 0x0872;
static constexpr u32 mmMC_HUB_WDP_MCIF__SI                            = 0x086F;
static constexpr u32 mmMC_HUB_WDP_MGPU__SI__CI                        = 0x0843;
static constexpr u32 mmMC_HUB_WDP_MGPU2__SI__CI                       = 0x0840;
static constexpr u32 mmMC_HUB_WDP_RLC__CI                             = 0x0876;
static constexpr u32 mmMC_HUB_WDP_RLC__SI                             = 0x0873;
static constexpr u32 mmMC_HUB_WDP_SAM__CI                             = 0x088C;
static constexpr u32 mmMC_HUB_WDP_SDMA0__CI                           = 0x087D;
static constexpr u32 mmMC_HUB_WDP_SDMA1__CI                           = 0x087E;
static constexpr u32 mmMC_HUB_WDP_SEM__CI                             = 0x0877;
static constexpr u32 mmMC_HUB_WDP_SEM__SI                             = 0x0874;
static constexpr u32 mmMC_HUB_WDP_SH0__CI                             = 0x0871;
static constexpr u32 mmMC_HUB_WDP_SH0__SI                             = 0x086E;
static constexpr u32 mmMC_HUB_WDP_SH1__CI                             = 0x0879;
static constexpr u32 mmMC_HUB_WDP_SH1__SI                             = 0x0876;
static constexpr u32 mmMC_HUB_WDP_SH2__CI__VI                         = 0x084D;
static constexpr u32 mmMC_HUB_WDP_SH3__CI__VI                         = 0x084E;
static constexpr u32 mmMC_HUB_WDP_SIP__CI                             = 0x086D;
static constexpr u32 mmMC_HUB_WDP_SIP__SI                             = 0x086B;
static constexpr u32 mmMC_HUB_WDP_SMU__CI                             = 0x0878;
static constexpr u32 mmMC_HUB_WDP_SMU__SI                             = 0x0875;
static constexpr u32 mmMC_HUB_WDP_STATUS                              = 0x0838;
static constexpr u32 mmMC_HUB_WDP_UMC__CI                             = 0x087A;
static constexpr u32 mmMC_HUB_WDP_UMC__SI                             = 0x0877;
static constexpr u32 mmMC_HUB_WDP_UVD__CI                             = 0x087B;
static constexpr u32 mmMC_HUB_WDP_UVD__SI                             = 0x0878;
static constexpr u32 mmMC_HUB_WDP_VCEU__CI                            = 0x0883;
static constexpr u32 mmMC_HUB_WDP_VCEU__SI                            = 0x087F;
static constexpr u32 mmMC_HUB_WDP_VCE__CI                             = 0x0873;
static constexpr u32 mmMC_HUB_WDP_VCE__SI                             = 0x0870;
static constexpr u32 mmMC_HUB_WDP_WTM_CNTL                            = 0x083E;
static constexpr u32 mmMC_HUB_WDP_XDMAM__CI                           = 0x0884;
static constexpr u32 mmMC_HUB_WDP_XDMAM__SI                           = 0x0880;
static constexpr u32 mmMC_HUB_WDP_XDMA__CI                            = 0x0885;
static constexpr u32 mmMC_HUB_WDP_XDMA__SI                            = 0x0881;
static constexpr u32 mmMC_HUB_WDP_XDP__CI                             = 0x0874;
static constexpr u32 mmMC_HUB_WDP_XDP__SI                             = 0x0871;
static constexpr u32 mmMC_HUB_WRRET_CNTL                              = 0x083C;
static constexpr u32 mmMC_HUB_WRRET_MCDW__CI                          = 0x087F;
static constexpr u32 mmMC_HUB_WRRET_MCDW__SI                          = 0x087B;
static constexpr u32 mmMC_HUB_WRRET_MCDX__CI                          = 0x0880;
static constexpr u32 mmMC_HUB_WRRET_MCDX__SI                          = 0x087C;
static constexpr u32 mmMC_HUB_WRRET_MCDY__CI                          = 0x0881;
static constexpr u32 mmMC_HUB_WRRET_MCDY__SI                          = 0x087D;
static constexpr u32 mmMC_HUB_WRRET_MCDZ__CI                          = 0x0882;
static constexpr u32 mmMC_HUB_WRRET_MCDZ__SI                          = 0x087E;
static constexpr u32 mmMC_HUB_WRRET_STATUS                            = 0x083A;
static constexpr u32 mmMC_IMP_CNTL__SI__CI                            = 0x0A36;
static constexpr u32 mmMC_IMP_DEBUG__SI__CI                           = 0x0A37;
static constexpr u32 mmMC_IMP_DQ_STATUS__SI__CI                       = 0x0ABC;
static constexpr u32 mmMC_IMP_STATUS__SI__CI                          = 0x0A38;
static constexpr u32 mmMC_IO_APHY_STR_CNTL_D0__SI__CI                 = 0x0A97;
static constexpr u32 mmMC_IO_APHY_STR_CNTL_D1__SI__CI                 = 0x0A98;
static constexpr u32 mmMC_IO_CDRCNTL1_D0__SI__CI                      = 0x0ADD;
static constexpr u32 mmMC_IO_CDRCNTL1_D1__SI__CI                      = 0x0ADE;
static constexpr u32 mmMC_IO_CDRCNTL2_D0__SI__CI                      = 0x0AE4;
static constexpr u32 mmMC_IO_CDRCNTL2_D1__SI__CI                      = 0x0AE5;
static constexpr u32 mmMC_IO_CDRCNTL_D0__SI__CI                       = 0x0A55;
static constexpr u32 mmMC_IO_CDRCNTL_D1__SI__CI                       = 0x0A56;
static constexpr u32 mmMC_IO_DPHY_STR_CNTL_D0__SI__CI                 = 0x0A4E;
static constexpr u32 mmMC_IO_DPHY_STR_CNTL_D1__SI__CI                 = 0x0A54;
static constexpr u32 mmMC_IO_PAD_CNTL__SI__CI                         = 0x0A73;
static constexpr u32 mmMC_IO_PAD_CNTL_D0__SI__CI                      = 0x0A74;
static constexpr u32 mmMC_IO_PAD_CNTL_D1__SI__CI                      = 0x0A75;
static constexpr u32 mmMC_IO_RXCNTL1_DPHY0_D0__SI__CI                 = 0x0ADF;
static constexpr u32 mmMC_IO_RXCNTL1_DPHY0_D1__SI__CI                 = 0x0AE1;
static constexpr u32 mmMC_IO_RXCNTL1_DPHY1_D0__SI__CI                 = 0x0AE0;
static constexpr u32 mmMC_IO_RXCNTL1_DPHY1_D1__SI__CI                 = 0x0AE2;
static constexpr u32 mmMC_IO_RXCNTL_DPHY0_D0__SI__CI                  = 0x0A4C;
static constexpr u32 mmMC_IO_RXCNTL_DPHY0_D1__SI__CI                  = 0x0A52;
static constexpr u32 mmMC_IO_RXCNTL_DPHY1_D0__SI__CI                  = 0x0A4D;
static constexpr u32 mmMC_IO_RXCNTL_DPHY1_D1__SI__CI                  = 0x0A53;
static constexpr u32 mmMC_IO_TXCNTL_APHY_D0__SI__CI                   = 0x0A4B;
static constexpr u32 mmMC_IO_TXCNTL_APHY_D1__SI__CI                   = 0x0A51;
static constexpr u32 mmMC_IO_TXCNTL_DPHY0_D0__SI__CI                  = 0x0A49;
static constexpr u32 mmMC_IO_TXCNTL_DPHY0_D1__SI__CI                  = 0x0A4F;
static constexpr u32 mmMC_IO_TXCNTL_DPHY1_D0__SI__CI                  = 0x0A4A;
static constexpr u32 mmMC_IO_TXCNTL_DPHY1_D1__SI__CI                  = 0x0A50;
static constexpr u32 mmMC_MCBVM_PERFCOUNTER0_CFG__CI__VI              = 0x07C0;
static constexpr u32 mmMC_MCBVM_PERFCOUNTER1_CFG__CI__VI              = 0x07C1;
static constexpr u32 mmMC_MCBVM_PERFCOUNTER2_CFG__CI__VI              = 0x07C2;
static constexpr u32 mmMC_MCBVM_PERFCOUNTER3_CFG__CI__VI              = 0x07C3;
static constexpr u32 mmMC_MCBVM_PERFCOUNTER_HI__CI__VI                = 0x07AA;
static constexpr u32 mmMC_MCBVM_PERFCOUNTER_LO__CI__VI                = 0x07A3;
static constexpr u32 mmMC_MCBVM_PERFCOUNTER_RSLT_CNTL__CI__VI         = 0x07D1;
static constexpr u32 mmMC_MCDVM_PERFCOUNTER0_CFG__CI__VI              = 0x07C4;
static constexpr u32 mmMC_MCDVM_PERFCOUNTER1_CFG__CI__VI              = 0x07C5;
static constexpr u32 mmMC_MCDVM_PERFCOUNTER2_CFG__CI__VI              = 0x07C6;
static constexpr u32 mmMC_MCDVM_PERFCOUNTER3_CFG__CI__VI              = 0x07C7;
static constexpr u32 mmMC_MCDVM_PERFCOUNTER_HI__CI__VI                = 0x07AB;
static constexpr u32 mmMC_MCDVM_PERFCOUNTER_LO__CI__VI                = 0x07A4;
static constexpr u32 mmMC_MCDVM_PERFCOUNTER_RSLT_CNTL__CI__VI         = 0x07D2;
static constexpr u32 mmMC_MEM_POWER_LS                                = 0x082A;
static constexpr u32 mmMC_NPL_STATUS__SI__CI                          = 0x0A76;
static constexpr u32 mmMC_PHY_TIMING_2__SI__CI                        = 0x0ACE;
static constexpr u32 mmMC_PHY_TIMING_D0__SI__CI                       = 0x0ACC;
static constexpr u32 mmMC_PHY_TIMING_D1__SI__CI                       = 0x0ACD;
static constexpr u32 mmMC_PMG_AUTO_CFG__SI__CI                        = 0x0A35;
static constexpr u32 mmMC_PMG_AUTO_CMD__SI__CI                        = 0x0A34;
static constexpr u32 mmMC_RD_CB                                       = 0x0981;
static constexpr u32 mmMC_RD_DB                                       = 0x0982;
static constexpr u32 mmMC_RD_GRP_EXT                                  = 0x0978;
static constexpr u32 mmMC_RD_GRP_GFX                                  = 0x0803;
static constexpr u32 mmMC_RD_GRP_LCL                                  = 0x098A;
static constexpr u32 mmMC_RD_GRP_OTH                                  = 0x0807;
static constexpr u32 mmMC_RD_GRP_SYS                                  = 0x0805;
static constexpr u32 mmMC_RD_HUB                                      = 0x0985;
static constexpr u32 mmMC_RD_TC0                                      = 0x0983;
static constexpr u32 mmMC_RD_TC1                                      = 0x0984;
static constexpr u32 mmMC_RPB_ARB_CNTL                                = 0x0951;
static constexpr u32 mmMC_RPB_BIF_CNTL                                = 0x0952;
static constexpr u32 mmMC_RPB_CID_QUEUE_EX                            = 0x095A;
static constexpr u32 mmMC_RPB_CID_QUEUE_EX_DATA                       = 0x095B;
static constexpr u32 mmMC_RPB_CID_QUEUE_RD                            = 0x0957;
static constexpr u32 mmMC_RPB_CID_QUEUE_WR                            = 0x0956;
static constexpr u32 mmMC_RPB_CONF                                    = 0x094D;
static constexpr u32 mmMC_RPB_DBG1                                    = 0x094F;
static constexpr u32 mmMC_RPB_EFF_CNTL                                = 0x0950;
static constexpr u32 mmMC_RPB_IF_CONF                                 = 0x094E;
static constexpr u32 mmMC_RPB_PERFCOUNTER0_CFG__CI__VI                = 0x07B8;
static constexpr u32 mmMC_RPB_PERFCOUNTER1_CFG__CI__VI                = 0x07B9;
static constexpr u32 mmMC_RPB_PERFCOUNTER2_CFG__CI__VI                = 0x07BA;
static constexpr u32 mmMC_RPB_PERFCOUNTER3_CFG__CI__VI                = 0x07BB;
static constexpr u32 mmMC_RPB_PERFCOUNTER_HI__CI__VI                  = 0x07AC;
static constexpr u32 mmMC_RPB_PERFCOUNTER_LO__CI__VI                  = 0x07A2;
static constexpr u32 mmMC_RPB_PERFCOUNTER_RSLT_CNTL__CI__VI           = 0x07D0;
static constexpr u32 mmMC_RPB_PERF_COUNTER_CNTL                       = 0x0958;
static constexpr u32 mmMC_RPB_PERF_COUNTER_STATUS                     = 0x0959;
static constexpr u32 mmMC_RPB_RD_SWITCH_CNTL                          = 0x0955;
static constexpr u32 mmMC_RPB_WR_COMBINE_CNTL                         = 0x0954;
static constexpr u32 mmMC_RPB_WR_SWITCH_CNTL                          = 0x0953;
static constexpr u32 mmMC_SEQ_BIT_REMAP_B0_D0__SI__CI                 = 0x0AA3;
static constexpr u32 mmMC_SEQ_BIT_REMAP_B0_D1__SI__CI                 = 0x0AA7;
static constexpr u32 mmMC_SEQ_BIT_REMAP_B1_D0__SI__CI                 = 0x0AA4;
static constexpr u32 mmMC_SEQ_BIT_REMAP_B1_D1__SI__CI                 = 0x0AA8;
static constexpr u32 mmMC_SEQ_BIT_REMAP_B2_D0__SI__CI                 = 0x0AA5;
static constexpr u32 mmMC_SEQ_BIT_REMAP_B2_D1__SI__CI                 = 0x0AA9;
static constexpr u32 mmMC_SEQ_BIT_REMAP_B3_D0__SI__CI                 = 0x0AA6;
static constexpr u32 mmMC_SEQ_BIT_REMAP_B3_D1__SI__CI                 = 0x0AAA;
static constexpr u32 mmMC_SEQ_BYTE_REMAP_D0__SI__CI                   = 0x0A93;
static constexpr u32 mmMC_SEQ_BYTE_REMAP_D1__SI__CI                   = 0x0A94;
static constexpr u32 mmMC_SEQ_CNTL_3__CI                              = 0x0D80;
static constexpr u32 mmMC_SEQ_DLL_STBY_LP__CI                         = 0x0D8F;
static constexpr u32 mmMC_SEQ_DLL_STBY__CI                            = 0x0D8E;
static constexpr u32 mmMC_SEQ_DRAM_ERROR_INSERTION__SI__CI            = 0x0ACB;
static constexpr u32 mmMC_SEQ_G5PDX_CMD0_LP__CI                       = 0x0D84;
static constexpr u32 mmMC_SEQ_G5PDX_CMD0__CI                          = 0x0D83;
static constexpr u32 mmMC_SEQ_G5PDX_CMD1_LP__CI                       = 0x0D86;
static constexpr u32 mmMC_SEQ_G5PDX_CMD1__CI                          = 0x0D85;
static constexpr u32 mmMC_SEQ_G5PDX_CTRL_LP__CI                       = 0x0D82;
static constexpr u32 mmMC_SEQ_G5PDX_CTRL__CI                          = 0x0D81;
static constexpr u32 mmMC_SEQ_IO_RDBI__SI__CI                         = 0x0AB4;
static constexpr u32 mmMC_SEQ_IO_REDC__SI__CI                         = 0x0AB5;
static constexpr u32 mmMC_SEQ_IO_RESERVE_D0__SI__CI                   = 0x0AB7;
static constexpr u32 mmMC_SEQ_IO_RESERVE_D1__SI__CI                   = 0x0AB8;
static constexpr u32 mmMC_SEQ_IO_RWORD0__SI__CI                       = 0x0AAC;
static constexpr u32 mmMC_SEQ_IO_RWORD1__SI__CI                       = 0x0AAD;
static constexpr u32 mmMC_SEQ_IO_RWORD2__SI__CI                       = 0x0AAE;
static constexpr u32 mmMC_SEQ_IO_RWORD3__SI__CI                       = 0x0AAF;
static constexpr u32 mmMC_SEQ_IO_RWORD4__SI__CI                       = 0x0AB0;
static constexpr u32 mmMC_SEQ_IO_RWORD5__SI__CI                       = 0x0AB1;
static constexpr u32 mmMC_SEQ_IO_RWORD6__SI__CI                       = 0x0AB2;
static constexpr u32 mmMC_SEQ_IO_RWORD7__SI__CI                       = 0x0AB3;
static constexpr u32 mmMC_SEQ_MPLL_OVERRIDE__SI__CI                   = 0x0A22;
static constexpr u32 mmMC_SEQ_PERF_CNTL__SI__CI                       = 0x0A77;
static constexpr u32 mmMC_SEQ_PERF_CNTL_1__SI__CI                     = 0x0AFD;
static constexpr u32 mmMC_SEQ_PERF_SEQ_CNT_A_I0__SI__CI               = 0x0A79;
static constexpr u32 mmMC_SEQ_PERF_SEQ_CNT_A_I1__SI__CI               = 0x0A7A;
static constexpr u32 mmMC_SEQ_PERF_SEQ_CNT_B_I0__SI__CI               = 0x0A7B;
static constexpr u32 mmMC_SEQ_PERF_SEQ_CNT_B_I1__SI__CI               = 0x0A7C;
static constexpr u32 mmMC_SEQ_PERF_SEQ_CNT_C_I0__SI__CI               = 0x0AD9;
static constexpr u32 mmMC_SEQ_PERF_SEQ_CNT_C_I1__SI__CI               = 0x0ADA;
static constexpr u32 mmMC_SEQ_PERF_SEQ_CNT_D_I0__SI__CI               = 0x0ADB;
static constexpr u32 mmMC_SEQ_PERF_SEQ_CNT_D_I1__SI__CI               = 0x0ADC;
static constexpr u32 mmMC_SEQ_PERF_SEQ_CTL__SI__CI                    = 0x0A78;
static constexpr u32 mmMC_SEQ_PHYREG_BCAST__CI                        = 0x0D89;
static constexpr u32 mmMC_SEQ_PMG_CMD_EMRS_LP__SI__CI                 = 0x0AA1;
static constexpr u32 mmMC_SEQ_PMG_CMD_MRS1_LP__SI__CI                 = 0x0AD2;
static constexpr u32 mmMC_SEQ_PMG_CMD_MRS2_LP__SI__CI                 = 0x0AD8;
static constexpr u32 mmMC_SEQ_PMG_CMD_MRS_LP__SI__CI                  = 0x0AA2;
static constexpr u32 mmMC_SEQ_PMG_DVS_CMD_LP__CI                      = 0x0D8D;
static constexpr u32 mmMC_SEQ_PMG_DVS_CMD__CI                         = 0x0D8C;
static constexpr u32 mmMC_SEQ_PMG_DVS_CTL_LP__CI                      = 0x0D8B;
static constexpr u32 mmMC_SEQ_PMG_DVS_CTL__CI                         = 0x0D8A;
static constexpr u32 mmMC_SEQ_PMG_PG_HWCNTL__SI__CI                   = 0x0AB9;
static constexpr u32 mmMC_SEQ_PMG_PG_SWCNTL_0__SI__CI                 = 0x0ABA;
static constexpr u32 mmMC_SEQ_PMG_PG_SWCNTL_1__SI__CI                 = 0x0ABB;
static constexpr u32 mmMC_SEQ_RXFRAMING_BYTE0_D0__SI__CI              = 0x0A67;
static constexpr u32 mmMC_SEQ_RXFRAMING_BYTE0_D1__SI__CI              = 0x0A6D;
static constexpr u32 mmMC_SEQ_RXFRAMING_BYTE1_D0__SI__CI              = 0x0A68;
static constexpr u32 mmMC_SEQ_RXFRAMING_BYTE1_D1__SI__CI              = 0x0A6E;
static constexpr u32 mmMC_SEQ_RXFRAMING_BYTE2_D0__SI__CI              = 0x0A69;
static constexpr u32 mmMC_SEQ_RXFRAMING_BYTE2_D1__SI__CI              = 0x0A6F;
static constexpr u32 mmMC_SEQ_RXFRAMING_BYTE3_D0__SI__CI              = 0x0A6A;
static constexpr u32 mmMC_SEQ_RXFRAMING_BYTE3_D1__SI__CI              = 0x0A70;
static constexpr u32 mmMC_SEQ_RXFRAMING_DBI_D0__SI__CI                = 0x0A6B;
static constexpr u32 mmMC_SEQ_RXFRAMING_DBI_D1__SI__CI                = 0x0A71;
static constexpr u32 mmMC_SEQ_RXFRAMING_EDC_D0__SI__CI                = 0x0A6C;
static constexpr u32 mmMC_SEQ_RXFRAMING_EDC_D1__SI__CI                = 0x0A72;
static constexpr u32 mmMC_SEQ_SREG_READ__CI                           = 0x0D87;
static constexpr u32 mmMC_SEQ_SREG_STATUS__CI                         = 0x0D88;
static constexpr u32 mmMC_SEQ_TCG_CNTL__SI__CI                        = 0x0ABD;
static constexpr u32 mmMC_SEQ_TRAIN_EDC_THRESHOLD__SI__CI             = 0x0A3B;
static constexpr u32 mmMC_SEQ_TRAIN_EDC_THRESHOLD2__SI__CI            = 0x0AFE;
static constexpr u32 mmMC_SEQ_TRAIN_EDC_THRESHOLD3__SI__CI            = 0x0AFF;
static constexpr u32 mmMC_SEQ_TRAIN_TIMING__SI__CI                    = 0x0A40;
static constexpr u32 mmMC_SEQ_TSM_BCNT__SI__CI                        = 0x0AC2;
static constexpr u32 mmMC_SEQ_TSM_CTRL__SI__CI                        = 0x0ABE;
static constexpr u32 mmMC_SEQ_TSM_DBI__SI__CI                         = 0x0AC6;
static constexpr u32 mmMC_SEQ_TSM_DEBUG_DATA__SI__CI                  = 0x0AD0;
static constexpr u32 mmMC_SEQ_TSM_DEBUG_INDEX__SI__CI                 = 0x0ACF;
static constexpr u32 mmMC_SEQ_TSM_EDC__SI__CI                         = 0x0AC5;
static constexpr u32 mmMC_SEQ_TSM_FLAG__SI__CI                        = 0x0AC3;
static constexpr u32 mmMC_SEQ_TSM_GCNT__SI__CI                        = 0x0ABF;
static constexpr u32 mmMC_SEQ_TSM_MISC__SI__CI                        = 0x0AE6;
static constexpr u32 mmMC_SEQ_TSM_NCNT__SI__CI                        = 0x0AC1;
static constexpr u32 mmMC_SEQ_TSM_OCNT__SI__CI                        = 0x0AC0;
static constexpr u32 mmMC_SEQ_TSM_UPDATE__SI__CI                      = 0x0AC4;
static constexpr u32 mmMC_SEQ_TSM_WCDR__SI__CI                        = 0x0AE3;
static constexpr u32 mmMC_SEQ_TXFRAMING_BYTE0_D0__SI__CI              = 0x0A58;
static constexpr u32 mmMC_SEQ_TXFRAMING_BYTE0_D1__SI__CI              = 0x0A60;
static constexpr u32 mmMC_SEQ_TXFRAMING_BYTE1_D0__SI__CI              = 0x0A59;
static constexpr u32 mmMC_SEQ_TXFRAMING_BYTE1_D1__SI__CI              = 0x0A61;
static constexpr u32 mmMC_SEQ_TXFRAMING_BYTE2_D0__SI__CI              = 0x0A5A;
static constexpr u32 mmMC_SEQ_TXFRAMING_BYTE2_D1__SI__CI              = 0x0A62;
static constexpr u32 mmMC_SEQ_TXFRAMING_BYTE3_D0__SI__CI              = 0x0A5B;
static constexpr u32 mmMC_SEQ_TXFRAMING_BYTE3_D1__SI__CI              = 0x0A63;
static constexpr u32 mmMC_SEQ_TXFRAMING_DBI_D0__SI__CI                = 0x0A5C;
static constexpr u32 mmMC_SEQ_TXFRAMING_DBI_D1__SI__CI                = 0x0A64;
static constexpr u32 mmMC_SEQ_TXFRAMING_EDC_D0__SI__CI                = 0x0A5D;
static constexpr u32 mmMC_SEQ_TXFRAMING_EDC_D1__SI__CI                = 0x0A65;
static constexpr u32 mmMC_SEQ_TXFRAMING_FCK_D0__SI__CI                = 0x0A5E;
static constexpr u32 mmMC_SEQ_TXFRAMING_FCK_D1__SI__CI                = 0x0A66;
static constexpr u32 mmMC_SEQ_VENDOR_ID_I0__SI__CI                    = 0x0A7E;
static constexpr u32 mmMC_SEQ_VENDOR_ID_I1__SI__CI                    = 0x0A7F;
static constexpr u32 mmMC_SEQ_WCDR_CTRL__SI__CI                       = 0x0A39;
static constexpr u32 mmMC_SEQ_WR_CTL_2__SI__CI                        = 0x0AD5;
static constexpr u32 mmMC_SEQ_WR_CTL_2_LP__SI__CI                     = 0x0AD6;
static constexpr u32 mmMC_SHARED_BLACKOUT_CNTL                        = 0x082B;
static constexpr u32 mmMC_SHARED_CHMAP                                = 0x0801;
static constexpr u32 mmMC_SHARED_CHREMAP                              = 0x0802;
static constexpr u32 mmMC_TRAIN_EDCCDR_R_D0__SI__CI                   = 0x0A41;
static constexpr u32 mmMC_TRAIN_EDCCDR_R_D1__SI__CI                   = 0x0A42;
static constexpr u32 mmMC_TRAIN_EDC_STATUS_D0__SI__CI                 = 0x0A45;
static constexpr u32 mmMC_TRAIN_EDC_STATUS_D1__SI__CI                 = 0x0A48;
static constexpr u32 mmMC_TRAIN_PRBSERR_0_D0__SI__CI                  = 0x0A43;
static constexpr u32 mmMC_TRAIN_PRBSERR_0_D1__SI__CI                  = 0x0A46;
static constexpr u32 mmMC_TRAIN_PRBSERR_1_D0__SI__CI                  = 0x0A44;
static constexpr u32 mmMC_TRAIN_PRBSERR_1_D1__SI__CI                  = 0x0A47;
static constexpr u32 mmMC_TRAIN_PRBSERR_2_D0__SI__CI                  = 0x0AFB;
static constexpr u32 mmMC_TRAIN_PRBSERR_2_D1__SI__CI                  = 0x0AFC;
static constexpr u32 mmMC_VM_AGP_BASE                                 = 0x080C;
static constexpr u32 mmMC_VM_AGP_BOT                                  = 0x080B;
static constexpr u32 mmMC_VM_AGP_TOP                                  = 0x080A;
static constexpr u32 mmMC_VM_DC_WRITE_CNTL                            = 0x0810;
static constexpr u32 mmMC_VM_DC_WRITE_HIT_REGION_0_HIGH_ADDR          = 0x0815;
static constexpr u32 mmMC_VM_DC_WRITE_HIT_REGION_0_LOW_ADDR           = 0x0811;
static constexpr u32 mmMC_VM_DC_WRITE_HIT_REGION_1_HIGH_ADDR          = 0x0816;
static constexpr u32 mmMC_VM_DC_WRITE_HIT_REGION_1_LOW_ADDR           = 0x0812;
static constexpr u32 mmMC_VM_DC_WRITE_HIT_REGION_2_HIGH_ADDR          = 0x0817;
static constexpr u32 mmMC_VM_DC_WRITE_HIT_REGION_2_LOW_ADDR           = 0x0813;
static constexpr u32 mmMC_VM_DC_WRITE_HIT_REGION_3_HIGH_ADDR          = 0x0818;
static constexpr u32 mmMC_VM_DC_WRITE_HIT_REGION_3_LOW_ADDR           = 0x0814;
static constexpr u32 mmMC_VM_FB_LOCATION                              = 0x0809;
static constexpr u32 mmMC_VM_FB_OFFSET                                = 0x081A;
static constexpr u32 mmMC_VM_L2_PERFCOUNTER0_CFG__CI__VI              = 0x07CC;
static constexpr u32 mmMC_VM_L2_PERFCOUNTER1_CFG__CI__VI              = 0x07CD;
static constexpr u32 mmMC_VM_L2_PERFCOUNTER_HI__CI__VI                = 0x07AD;
static constexpr u32 mmMC_VM_L2_PERFCOUNTER_LO__CI__VI                = 0x07A5;
static constexpr u32 mmMC_VM_L2_PERFCOUNTER_RSLT_CNTL__CI__VI         = 0x07D3;
static constexpr u32 mmMC_VM_MB_L1_TLB0_DEBUG                         = 0x0891;
static constexpr u32 mmMC_VM_MB_L1_TLB0_STATUS                        = 0x0895;
static constexpr u32 mmMC_VM_MB_L1_TLB1_STATUS                        = 0x0896;
static constexpr u32 mmMC_VM_MB_L1_TLB2_DEBUG                         = 0x0893;
static constexpr u32 mmMC_VM_MB_L1_TLB2_STATUS                        = 0x0897;
static constexpr u32 mmMC_VM_MB_L1_TLB3_DEBUG                         = 0x08A5;
static constexpr u32 mmMC_VM_MB_L1_TLB3_STATUS                        = 0x08A6;
static constexpr u32 mmMC_VM_MB_L2ARBITER_L2_CREDITS                  = 0x08A1;
static constexpr u32 mmMC_VM_MD_L1_TLB0_DEBUG                         = 0x0998;
static constexpr u32 mmMC_VM_MD_L1_TLB0_STATUS                        = 0x099B;
static constexpr u32 mmMC_VM_MD_L1_TLB1_DEBUG                         = 0x0999;
static constexpr u32 mmMC_VM_MD_L1_TLB1_STATUS                        = 0x099C;
static constexpr u32 mmMC_VM_MD_L1_TLB2_DEBUG                         = 0x099A;
static constexpr u32 mmMC_VM_MD_L1_TLB2_STATUS                        = 0x099D;
static constexpr u32 mmMC_VM_MD_L1_TLB3_DEBUG                         = 0x09A7;
static constexpr u32 mmMC_VM_MD_L1_TLB3_STATUS                        = 0x09A8;
static constexpr u32 mmMC_VM_MD_L2ARBITER_L2_CREDITS                  = 0x09A4;
static constexpr u32 mmMC_VM_MX_L1_TLB_CNTL                           = 0x0819;
static constexpr u32 mmMC_VM_STEERING__CI__VI                         = 0x081B;
static constexpr u32 mmMC_VM_SYSTEM_APERTURE_DEFAULT_ADDR             = 0x080F;
static constexpr u32 mmMC_VM_SYSTEM_APERTURE_HIGH_ADDR                = 0x080E;
static constexpr u32 mmMC_VM_SYSTEM_APERTURE_LOW_ADDR                 = 0x080D;
static constexpr u32 mmMC_WR_CB                                       = 0x0986;
static constexpr u32 mmMC_WR_DB                                       = 0x0987;
static constexpr u32 mmMC_WR_GRP_EXT                                  = 0x0979;
static constexpr u32 mmMC_WR_GRP_GFX                                  = 0x0804;
static constexpr u32 mmMC_WR_GRP_LCL                                  = 0x098B;
static constexpr u32 mmMC_WR_GRP_OTH                                  = 0x0808;
static constexpr u32 mmMC_WR_GRP_SYS                                  = 0x0806;
static constexpr u32 mmMC_WR_HUB                                      = 0x0988;
static constexpr u32 mmMC_WR_TC0                                      = 0x097B;
static constexpr u32 mmMC_WR_TC1                                      = 0x097C;
static constexpr u32 mmMC_XBAR_ADDR_DEC                               = 0x0C80;
static constexpr u32 mmMC_XBAR_ARB                                    = 0x0C8D;
static constexpr u32 mmMC_XBAR_ARB_MAX_BURST                          = 0x0C8E;
static constexpr u32 mmMC_XBAR_CHTRIREMAP                             = 0x0C8B;
static constexpr u32 mmMC_XBAR_PERF_MON_CNTL0__SI__CI                 = 0x0C8F;
static constexpr u32 mmMC_XBAR_PERF_MON_CNTL1__SI__CI                 = 0x0C90;
static constexpr u32 mmMC_XBAR_PERF_MON_CNTL2__SI__CI                 = 0x0C91;
static constexpr u32 mmMC_XBAR_PERF_MON_MAX_THSH__SI__CI              = 0x0C96;
static constexpr u32 mmMC_XBAR_PERF_MON_RSLT0__SI__CI                 = 0x0C92;
static constexpr u32 mmMC_XBAR_PERF_MON_RSLT1__SI__CI                 = 0x0C93;
static constexpr u32 mmMC_XBAR_PERF_MON_RSLT2__SI__CI                 = 0x0C94;
static constexpr u32 mmMC_XBAR_PERF_MON_RSLT3__SI__CI                 = 0x0C95;
static constexpr u32 mmMC_XBAR_RDREQ_CREDIT                           = 0x0C83;
static constexpr u32 mmMC_XBAR_RDREQ_PRI_CREDIT                       = 0x0C84;
static constexpr u32 mmMC_XBAR_RDRET_CREDIT1                          = 0x0C87;
static constexpr u32 mmMC_XBAR_RDRET_CREDIT2                          = 0x0C88;
static constexpr u32 mmMC_XBAR_RDRET_PRI_CREDIT1                      = 0x0C89;
static constexpr u32 mmMC_XBAR_RDRET_PRI_CREDIT2                      = 0x0C8A;
static constexpr u32 mmMC_XBAR_REMOTE                                 = 0x0C81;
static constexpr u32 mmMC_XBAR_SPARE0                                 = 0x0C97;
static constexpr u32 mmMC_XBAR_SPARE1                                 = 0x0C98;
static constexpr u32 mmMC_XBAR_TWOCHAN                                = 0x0C8C;
static constexpr u32 mmMC_XBAR_WRREQ_CREDIT                           = 0x0C82;
static constexpr u32 mmMC_XBAR_WRRET_CREDIT1                          = 0x0C85;
static constexpr u32 mmMC_XBAR_WRRET_CREDIT2                          = 0x0C86;
static constexpr u32 mmMC_XPB_CLG_CFG0                                = 0x08E9;
static constexpr u32 mmMC_XPB_CLG_CFG1                                = 0x08EA;
static constexpr u32 mmMC_XPB_CLG_CFG10                               = 0x08F3;
static constexpr u32 mmMC_XPB_CLG_CFG11                               = 0x08F4;
static constexpr u32 mmMC_XPB_CLG_CFG12                               = 0x08F5;
static constexpr u32 mmMC_XPB_CLG_CFG13                               = 0x08F6;
static constexpr u32 mmMC_XPB_CLG_CFG14                               = 0x08F7;
static constexpr u32 mmMC_XPB_CLG_CFG15                               = 0x08F8;
static constexpr u32 mmMC_XPB_CLG_CFG16                               = 0x08F9;
static constexpr u32 mmMC_XPB_CLG_CFG17                               = 0x08FA;
static constexpr u32 mmMC_XPB_CLG_CFG18                               = 0x08FB;
static constexpr u32 mmMC_XPB_CLG_CFG19                               = 0x08FC;
static constexpr u32 mmMC_XPB_CLG_CFG2                                = 0x08EB;
static constexpr u32 mmMC_XPB_CLG_CFG20                               = 0x0928;
static constexpr u32 mmMC_XPB_CLG_CFG21                               = 0x0929;
static constexpr u32 mmMC_XPB_CLG_CFG22                               = 0x092A;
static constexpr u32 mmMC_XPB_CLG_CFG23                               = 0x092B;
static constexpr u32 mmMC_XPB_CLG_CFG24                               = 0x092C;
static constexpr u32 mmMC_XPB_CLG_CFG25                               = 0x092D;
static constexpr u32 mmMC_XPB_CLG_CFG26                               = 0x092E;
static constexpr u32 mmMC_XPB_CLG_CFG27                               = 0x092F;
static constexpr u32 mmMC_XPB_CLG_CFG28                               = 0x0930;
static constexpr u32 mmMC_XPB_CLG_CFG29                               = 0x0931;
static constexpr u32 mmMC_XPB_CLG_CFG3                                = 0x08EC;
static constexpr u32 mmMC_XPB_CLG_CFG30                               = 0x0932;
static constexpr u32 mmMC_XPB_CLG_CFG31                               = 0x0933;
static constexpr u32 mmMC_XPB_CLG_CFG32                               = 0x0936;
static constexpr u32 mmMC_XPB_CLG_CFG33                               = 0x0937;
static constexpr u32 mmMC_XPB_CLG_CFG34                               = 0x0938;
static constexpr u32 mmMC_XPB_CLG_CFG35                               = 0x0939;
static constexpr u32 mmMC_XPB_CLG_CFG36                               = 0x093A;
static constexpr u32 mmMC_XPB_CLG_CFG4                                = 0x08ED;
static constexpr u32 mmMC_XPB_CLG_CFG5                                = 0x08EE;
static constexpr u32 mmMC_XPB_CLG_CFG6                                = 0x08EF;
static constexpr u32 mmMC_XPB_CLG_CFG7                                = 0x08F0;
static constexpr u32 mmMC_XPB_CLG_CFG8                                = 0x08F1;
static constexpr u32 mmMC_XPB_CLG_CFG9                                = 0x08F2;
static constexpr u32 mmMC_XPB_CLG_EXTRA                               = 0x08FD;
static constexpr u32 mmMC_XPB_CLG_EXTRA_RD                            = 0x0935;
static constexpr u32 mmMC_XPB_CLK_GAT                                 = 0x091E;
static constexpr u32 mmMC_XPB_INTF_CFG                                = 0x091F;
static constexpr u32 mmMC_XPB_INTF_CFG2                               = 0x0934;
static constexpr u32 mmMC_XPB_INTF_STS                                = 0x0920;
static constexpr u32 mmMC_XPB_LB_ADDR                                 = 0x08FE;
static constexpr u32 mmMC_XPB_MAP_INVERT_FLUSH_NUM_LSB                = 0x0923;
static constexpr u32 mmMC_XPB_MISC_CFG                                = 0x0927;
static constexpr u32 mmMC_XPB_P2P_BAR0                                = 0x0904;
static constexpr u32 mmMC_XPB_P2P_BAR1                                = 0x0905;
static constexpr u32 mmMC_XPB_P2P_BAR2                                = 0x0906;
static constexpr u32 mmMC_XPB_P2P_BAR3                                = 0x0907;
static constexpr u32 mmMC_XPB_P2P_BAR4                                = 0x0908;
static constexpr u32 mmMC_XPB_P2P_BAR5                                = 0x0909;
static constexpr u32 mmMC_XPB_P2P_BAR6                                = 0x090A;
static constexpr u32 mmMC_XPB_P2P_BAR7                                = 0x090B;
static constexpr u32 mmMC_XPB_P2P_BAR_CFG                             = 0x0903;
static constexpr u32 mmMC_XPB_P2P_BAR_DEBUG                           = 0x090D;
static constexpr u32 mmMC_XPB_P2P_BAR_DELTA_ABOVE                     = 0x090E;
static constexpr u32 mmMC_XPB_P2P_BAR_DELTA_BELOW                     = 0x090F;
static constexpr u32 mmMC_XPB_P2P_BAR_SETUP                           = 0x090C;
static constexpr u32 mmMC_XPB_PEER_SYS_BAR0                           = 0x0910;
static constexpr u32 mmMC_XPB_PEER_SYS_BAR1                           = 0x0911;
static constexpr u32 mmMC_XPB_PEER_SYS_BAR2                           = 0x0912;
static constexpr u32 mmMC_XPB_PEER_SYS_BAR3                           = 0x0913;
static constexpr u32 mmMC_XPB_PEER_SYS_BAR4                           = 0x0914;
static constexpr u32 mmMC_XPB_PEER_SYS_BAR5                           = 0x0915;
static constexpr u32 mmMC_XPB_PEER_SYS_BAR6                           = 0x0916;
static constexpr u32 mmMC_XPB_PEER_SYS_BAR7                           = 0x0917;
static constexpr u32 mmMC_XPB_PEER_SYS_BAR8                           = 0x0918;
static constexpr u32 mmMC_XPB_PEER_SYS_BAR9                           = 0x0919;
static constexpr u32 mmMC_XPB_PERF_KNOBS                              = 0x0924;
static constexpr u32 mmMC_XPB_PIPE_STS                                = 0x0921;
static constexpr u32 mmMC_XPB_RTR_DEST_MAP0                           = 0x08DB;
static constexpr u32 mmMC_XPB_RTR_DEST_MAP1                           = 0x08DC;
static constexpr u32 mmMC_XPB_RTR_DEST_MAP2                           = 0x08DD;
static constexpr u32 mmMC_XPB_RTR_DEST_MAP3                           = 0x08DE;
static constexpr u32 mmMC_XPB_RTR_DEST_MAP4                           = 0x08DF;
static constexpr u32 mmMC_XPB_RTR_DEST_MAP5                           = 0x08E0;
static constexpr u32 mmMC_XPB_RTR_DEST_MAP6                           = 0x08E1;
static constexpr u32 mmMC_XPB_RTR_DEST_MAP7                           = 0x08E2;
static constexpr u32 mmMC_XPB_RTR_DEST_MAP8                           = 0x08E3;
static constexpr u32 mmMC_XPB_RTR_DEST_MAP9                           = 0x08E4;
static constexpr u32 mmMC_XPB_RTR_SRC_APRTR0                          = 0x08CD;
static constexpr u32 mmMC_XPB_RTR_SRC_APRTR1                          = 0x08CE;
static constexpr u32 mmMC_XPB_RTR_SRC_APRTR2                          = 0x08CF;
static constexpr u32 mmMC_XPB_RTR_SRC_APRTR3                          = 0x08D0;
static constexpr u32 mmMC_XPB_RTR_SRC_APRTR4                          = 0x08D1;
static constexpr u32 mmMC_XPB_RTR_SRC_APRTR5                          = 0x08D2;
static constexpr u32 mmMC_XPB_RTR_SRC_APRTR6                          = 0x08D3;
static constexpr u32 mmMC_XPB_RTR_SRC_APRTR7                          = 0x08D4;
static constexpr u32 mmMC_XPB_RTR_SRC_APRTR8                          = 0x08D5;
static constexpr u32 mmMC_XPB_RTR_SRC_APRTR9                          = 0x08D6;
static constexpr u32 mmMC_XPB_STICKY                                  = 0x0925;
static constexpr u32 mmMC_XPB_STICKY_W1C                              = 0x0926;
static constexpr u32 mmMC_XPB_SUB_CTRL                                = 0x0922;
static constexpr u32 mmMC_XPB_UNC_THRESH_HST                          = 0x08FF;
static constexpr u32 mmMC_XPB_UNC_THRESH_SID                          = 0x0900;
static constexpr u32 mmMC_XPB_WCB_CFG                                 = 0x0902;
static constexpr u32 mmMC_XPB_WCB_STS                                 = 0x0901;
static constexpr u32 mmMC_XPB_XDMA_PEER_SYS_BAR0                      = 0x091A;
static constexpr u32 mmMC_XPB_XDMA_PEER_SYS_BAR1                      = 0x091B;
static constexpr u32 mmMC_XPB_XDMA_PEER_SYS_BAR2                      = 0x091C;
static constexpr u32 mmMC_XPB_XDMA_PEER_SYS_BAR3                      = 0x091D;
static constexpr u32 mmMC_XPB_XDMA_RTR_DEST_MAP0                      = 0x08E5;
static constexpr u32 mmMC_XPB_XDMA_RTR_DEST_MAP1                      = 0x08E6;
static constexpr u32 mmMC_XPB_XDMA_RTR_DEST_MAP2                      = 0x08E7;
static constexpr u32 mmMC_XPB_XDMA_RTR_DEST_MAP3                      = 0x08E8;
static constexpr u32 mmMC_XPB_XDMA_RTR_SRC_APRTR0                     = 0x08D7;
static constexpr u32 mmMC_XPB_XDMA_RTR_SRC_APRTR1                     = 0x08D8;
static constexpr u32 mmMC_XPB_XDMA_RTR_SRC_APRTR2                     = 0x08D9;
static constexpr u32 mmMC_XPB_XDMA_RTR_SRC_APRTR3                     = 0x08DA;
static constexpr u32 mmMEM_TYPE_CNTL__CI__VI                          = 0x14E4;
static constexpr u32 mmMICROSECOND_TIME_BASE_DIV__SI                  = 0x0148;
static constexpr u32 mmMM_CFGREGS_CNTL                                = 0x1513;
static constexpr u32 mmMM_DATA                                        = 0x0001;
static constexpr u32 mmMM_INDEX                                       = 0x0000;
static constexpr u32 mmMM_INDEX_HI__CI__VI                            = 0x0006;
static constexpr u32 mmMPLL_AD_FUNC_CNTL__SI__CI                      = 0x0AF0;
static constexpr u32 mmMPLL_AD_STATUS__SI__CI                         = 0x0AF6;
static constexpr u32 mmMPLL_BYPASSCLK_SEL__SI                         = 0x0197;
static constexpr u32 mmMPLL_CNTL_MODE__SI__CI                         = 0x0AEC;
static constexpr u32 mmMPLL_CONTROL__SI__CI                           = 0x0AF5;
static constexpr u32 mmMPLL_DQ_0_0_STATUS__SI__CI                     = 0x0AF7;
static constexpr u32 mmMPLL_DQ_0_1_STATUS__SI__CI                     = 0x0AF8;
static constexpr u32 mmMPLL_DQ_1_0_STATUS__SI__CI                     = 0x0AF9;
static constexpr u32 mmMPLL_DQ_1_1_STATUS__SI__CI                     = 0x0AFA;
static constexpr u32 mmMPLL_DQ_FUNC_CNTL__SI__CI                      = 0x0AF1;
static constexpr u32 mmMPLL_FUNC_CNTL__SI__CI                         = 0x0AED;
static constexpr u32 mmMPLL_FUNC_CNTL_1__SI__CI                       = 0x0AEE;
static constexpr u32 mmMPLL_FUNC_CNTL_2__SI__CI                       = 0x0AEF;
static constexpr u32 mmMPLL_SEQ_UCODE_1__SI__CI                       = 0x0AEA;
static constexpr u32 mmMPLL_SEQ_UCODE_2__SI__CI                       = 0x0AEB;
static constexpr u32 mmMPLL_SS1__SI__CI                               = 0x0AF3;
static constexpr u32 mmMPLL_SS2__SI__CI                               = 0x0AF4;
static constexpr u32 mmMPLL_TIME__SI__CI                              = 0x0AF2;
static constexpr u32 mmMVP_AFR_FLIP_FIFO_CNTL__SI                     = 0x1AD9;
static constexpr u32 mmMVP_AFR_FLIP_MODE__SI                          = 0x1AD8;
static constexpr u32 mmMVP_BLACK_KEYER__SI                            = 0x1686;
static constexpr u32 mmMVP_CONTROL1__SI                               = 0x1680;
static constexpr u32 mmMVP_CONTROL2__SI                               = 0x1681;
static constexpr u32 mmMVP_CONTROL3__SI                               = 0x168A;
static constexpr u32 mmMVP_CRC_CNTL__SI                               = 0x1687;
static constexpr u32 mmMVP_CRC_RESULT_BLUE_GREEN__SI                  = 0x1688;
static constexpr u32 mmMVP_CRC_RESULT_RED__SI                         = 0x1689;
static constexpr u32 mmMVP_FIFO_CONTROL__SI                           = 0x1682;
static constexpr u32 mmMVP_FIFO_STATUS__SI                            = 0x1683;
static constexpr u32 mmMVP_FLIP_LINE_NUM_INSERT__SI                   = 0x1ADA;
static constexpr u32 mmMVP_INBAND_CNTL_CAP__SI                        = 0x1685;
static constexpr u32 mmMVP_RECEIVE_CNT_CNTL1__SI                      = 0x168B;
static constexpr u32 mmMVP_RECEIVE_CNT_CNTL2__SI                      = 0x168C;
static constexpr u32 mmMVP_SLAVE_STATUS__SI                           = 0x1684;
static constexpr u32 mmMVP_TEST_DEBUG_DATA__SI                        = 0x168E;
static constexpr u32 mmMVP_TEST_DEBUG_INDEX__SI                       = 0x168D;
static constexpr u32 mmNEW_REFCLKB_TIMER_1__CI                        = 0x1484;
static constexpr u32 mmNEW_REFCLKB_TIMER__CI                          = 0x1485;
static constexpr u32 mmOVLSCL_EDGE_PIXEL_CNTL__SI__VI                 = 0x1A2C;
static constexpr u32 mmOVL_CONTROL1__SI__VI                           = 0x1A1D;
static constexpr u32 mmOVL_CONTROL2__SI__VI                           = 0x1A1E;
static constexpr u32 mmOVL_DFQ_CONTROL__SI__VI                        = 0x1A29;
static constexpr u32 mmOVL_DFQ_STATUS__SI__VI                         = 0x1A2A;
static constexpr u32 mmOVL_ENABLE__SI__VI                             = 0x1A1C;
static constexpr u32 mmOVL_END__SI__VI                                = 0x1A26;
static constexpr u32 mmOVL_PITCH__SI__VI                              = 0x1A21;
static constexpr u32 mmOVL_START__SI__VI                              = 0x1A25;
static constexpr u32 mmOVL_SURFACE_ADDRESS                            = 0x1A20;
static constexpr u32 mmOVL_SURFACE_ADDRESS_HIGH                       = 0x1A22;
static constexpr u32 mmOVL_SURFACE_ADDRESS_HIGH_INUSE__SI__VI         = 0x1A2B;
static constexpr u32 mmOVL_SURFACE_ADDRESS_INUSE__SI__VI              = 0x1A28;
static constexpr u32 mmOVL_SURFACE_OFFSET_X__SI__VI                   = 0x1A23;
static constexpr u32 mmOVL_SURFACE_OFFSET_Y__SI__VI                   = 0x1A24;
static constexpr u32 mmOVL_SWAP_CNTL__SI__VI                          = 0x1A1F;
static constexpr u32 mmOVL_UPDATE__SI__VI                             = 0x1A27;
static constexpr u32 mmPAGE_MIRROR_CNTL__SI                           = 0x0581;
static constexpr u32 mmPA_CL_CLIP_CNTL                                = 0xA204;
static constexpr u32 mmPA_CL_CNTL_STATUS                              = 0x2284;
static constexpr u32 mmPA_CL_ENHANCE                                  = 0x2285;
static constexpr u32 mmPA_CL_GB_HORZ_CLIP_ADJ                         = 0xA2FC;
static constexpr u32 mmPA_CL_GB_HORZ_DISC_ADJ                         = 0xA2FD;
static constexpr u32 mmPA_CL_GB_VERT_CLIP_ADJ                         = 0xA2FA;
static constexpr u32 mmPA_CL_GB_VERT_DISC_ADJ                         = 0xA2FB;
static constexpr u32 mmPA_CL_NANINF_CNTL                              = 0xA208;
static constexpr u32 mmPA_CL_POINT_CULL_RAD                           = 0xA1F8;
static constexpr u32 mmPA_CL_POINT_SIZE                               = 0xA1F7;
static constexpr u32 mmPA_CL_POINT_X_RAD                              = 0xA1F5;
static constexpr u32 mmPA_CL_POINT_Y_RAD                              = 0xA1F6;
static constexpr u32 mmPA_CL_RESET_DEBUG__CI__VI                      = 0x2286;
static constexpr u32 mmPA_CL_UCP_0_W                                  = 0xA172;
static constexpr u32 mmPA_CL_UCP_0_X                                  = 0xA16F;
static constexpr u32 mmPA_CL_UCP_0_Y                                  = 0xA170;
static constexpr u32 mmPA_CL_UCP_0_Z                                  = 0xA171;
static constexpr u32 mmPA_CL_UCP_1_W                                  = 0xA176;
static constexpr u32 mmPA_CL_UCP_1_X                                  = 0xA173;
static constexpr u32 mmPA_CL_UCP_1_Y                                  = 0xA174;
static constexpr u32 mmPA_CL_UCP_1_Z                                  = 0xA175;
static constexpr u32 mmPA_CL_UCP_2_W                                  = 0xA17A;
static constexpr u32 mmPA_CL_UCP_2_X                                  = 0xA177;
static constexpr u32 mmPA_CL_UCP_2_Y                                  = 0xA178;
static constexpr u32 mmPA_CL_UCP_2_Z                                  = 0xA179;
static constexpr u32 mmPA_CL_UCP_3_W                                  = 0xA17E;
static constexpr u32 mmPA_CL_UCP_3_X                                  = 0xA17B;
static constexpr u32 mmPA_CL_UCP_3_Y                                  = 0xA17C;
static constexpr u32 mmPA_CL_UCP_3_Z                                  = 0xA17D;
static constexpr u32 mmPA_CL_UCP_4_W                                  = 0xA182;
static constexpr u32 mmPA_CL_UCP_4_X                                  = 0xA17F;
static constexpr u32 mmPA_CL_UCP_4_Y                                  = 0xA180;
static constexpr u32 mmPA_CL_UCP_4_Z                                  = 0xA181;
static constexpr u32 mmPA_CL_UCP_5_W                                  = 0xA186;
static constexpr u32 mmPA_CL_UCP_5_X                                  = 0xA183;
static constexpr u32 mmPA_CL_UCP_5_Y                                  = 0xA184;
static constexpr u32 mmPA_CL_UCP_5_Z                                  = 0xA185;
static constexpr u32 mmPA_CL_VPORT_XOFFSET                            = 0xA110;
static constexpr u32 mmPA_CL_VPORT_XOFFSET_1                          = 0xA116;
static constexpr u32 mmPA_CL_VPORT_XOFFSET_10                         = 0xA14C;
static constexpr u32 mmPA_CL_VPORT_XOFFSET_11                         = 0xA152;
static constexpr u32 mmPA_CL_VPORT_XOFFSET_12                         = 0xA158;
static constexpr u32 mmPA_CL_VPORT_XOFFSET_13                         = 0xA15E;
static constexpr u32 mmPA_CL_VPORT_XOFFSET_14                         = 0xA164;
static constexpr u32 mmPA_CL_VPORT_XOFFSET_15                         = 0xA16A;
static constexpr u32 mmPA_CL_VPORT_XOFFSET_2                          = 0xA11C;
static constexpr u32 mmPA_CL_VPORT_XOFFSET_3                          = 0xA122;
static constexpr u32 mmPA_CL_VPORT_XOFFSET_4                          = 0xA128;
static constexpr u32 mmPA_CL_VPORT_XOFFSET_5                          = 0xA12E;
static constexpr u32 mmPA_CL_VPORT_XOFFSET_6                          = 0xA134;
static constexpr u32 mmPA_CL_VPORT_XOFFSET_7                          = 0xA13A;
static constexpr u32 mmPA_CL_VPORT_XOFFSET_8                          = 0xA140;
static constexpr u32 mmPA_CL_VPORT_XOFFSET_9                          = 0xA146;
static constexpr u32 mmPA_CL_VPORT_XSCALE                             = 0xA10F;
static constexpr u32 mmPA_CL_VPORT_XSCALE_1                           = 0xA115;
static constexpr u32 mmPA_CL_VPORT_XSCALE_10                          = 0xA14B;
static constexpr u32 mmPA_CL_VPORT_XSCALE_11                          = 0xA151;
static constexpr u32 mmPA_CL_VPORT_XSCALE_12                          = 0xA157;
static constexpr u32 mmPA_CL_VPORT_XSCALE_13                          = 0xA15D;
static constexpr u32 mmPA_CL_VPORT_XSCALE_14                          = 0xA163;
static constexpr u32 mmPA_CL_VPORT_XSCALE_15                          = 0xA169;
static constexpr u32 mmPA_CL_VPORT_XSCALE_2                           = 0xA11B;
static constexpr u32 mmPA_CL_VPORT_XSCALE_3                           = 0xA121;
static constexpr u32 mmPA_CL_VPORT_XSCALE_4                           = 0xA127;
static constexpr u32 mmPA_CL_VPORT_XSCALE_5                           = 0xA12D;
static constexpr u32 mmPA_CL_VPORT_XSCALE_6                           = 0xA133;
static constexpr u32 mmPA_CL_VPORT_XSCALE_7                           = 0xA139;
static constexpr u32 mmPA_CL_VPORT_XSCALE_8                           = 0xA13F;
static constexpr u32 mmPA_CL_VPORT_XSCALE_9                           = 0xA145;
static constexpr u32 mmPA_CL_VPORT_YOFFSET                            = 0xA112;
static constexpr u32 mmPA_CL_VPORT_YOFFSET_1                          = 0xA118;
static constexpr u32 mmPA_CL_VPORT_YOFFSET_10                         = 0xA14E;
static constexpr u32 mmPA_CL_VPORT_YOFFSET_11                         = 0xA154;
static constexpr u32 mmPA_CL_VPORT_YOFFSET_12                         = 0xA15A;
static constexpr u32 mmPA_CL_VPORT_YOFFSET_13                         = 0xA160;
static constexpr u32 mmPA_CL_VPORT_YOFFSET_14                         = 0xA166;
static constexpr u32 mmPA_CL_VPORT_YOFFSET_15                         = 0xA16C;
static constexpr u32 mmPA_CL_VPORT_YOFFSET_2                          = 0xA11E;
static constexpr u32 mmPA_CL_VPORT_YOFFSET_3                          = 0xA124;
static constexpr u32 mmPA_CL_VPORT_YOFFSET_4                          = 0xA12A;
static constexpr u32 mmPA_CL_VPORT_YOFFSET_5                          = 0xA130;
static constexpr u32 mmPA_CL_VPORT_YOFFSET_6                          = 0xA136;
static constexpr u32 mmPA_CL_VPORT_YOFFSET_7                          = 0xA13C;
static constexpr u32 mmPA_CL_VPORT_YOFFSET_8                          = 0xA142;
static constexpr u32 mmPA_CL_VPORT_YOFFSET_9                          = 0xA148;
static constexpr u32 mmPA_CL_VPORT_YSCALE                             = 0xA111;
static constexpr u32 mmPA_CL_VPORT_YSCALE_1                           = 0xA117;
static constexpr u32 mmPA_CL_VPORT_YSCALE_10                          = 0xA14D;
static constexpr u32 mmPA_CL_VPORT_YSCALE_11                          = 0xA153;
static constexpr u32 mmPA_CL_VPORT_YSCALE_12                          = 0xA159;
static constexpr u32 mmPA_CL_VPORT_YSCALE_13                          = 0xA15F;
static constexpr u32 mmPA_CL_VPORT_YSCALE_14                          = 0xA165;
static constexpr u32 mmPA_CL_VPORT_YSCALE_15                          = 0xA16B;
static constexpr u32 mmPA_CL_VPORT_YSCALE_2                           = 0xA11D;
static constexpr u32 mmPA_CL_VPORT_YSCALE_3                           = 0xA123;
static constexpr u32 mmPA_CL_VPORT_YSCALE_4                           = 0xA129;
static constexpr u32 mmPA_CL_VPORT_YSCALE_5                           = 0xA12F;
static constexpr u32 mmPA_CL_VPORT_YSCALE_6                           = 0xA135;
static constexpr u32 mmPA_CL_VPORT_YSCALE_7                           = 0xA13B;
static constexpr u32 mmPA_CL_VPORT_YSCALE_8                           = 0xA141;
static constexpr u32 mmPA_CL_VPORT_YSCALE_9                           = 0xA147;
static constexpr u32 mmPA_CL_VPORT_ZOFFSET                            = 0xA114;
static constexpr u32 mmPA_CL_VPORT_ZOFFSET_1                          = 0xA11A;
static constexpr u32 mmPA_CL_VPORT_ZOFFSET_10                         = 0xA150;
static constexpr u32 mmPA_CL_VPORT_ZOFFSET_11                         = 0xA156;
static constexpr u32 mmPA_CL_VPORT_ZOFFSET_12                         = 0xA15C;
static constexpr u32 mmPA_CL_VPORT_ZOFFSET_13                         = 0xA162;
static constexpr u32 mmPA_CL_VPORT_ZOFFSET_14                         = 0xA168;
static constexpr u32 mmPA_CL_VPORT_ZOFFSET_15                         = 0xA16E;
static constexpr u32 mmPA_CL_VPORT_ZOFFSET_2                          = 0xA120;
static constexpr u32 mmPA_CL_VPORT_ZOFFSET_3                          = 0xA126;
static constexpr u32 mmPA_CL_VPORT_ZOFFSET_4                          = 0xA12C;
static constexpr u32 mmPA_CL_VPORT_ZOFFSET_5                          = 0xA132;
static constexpr u32 mmPA_CL_VPORT_ZOFFSET_6                          = 0xA138;
static constexpr u32 mmPA_CL_VPORT_ZOFFSET_7                          = 0xA13E;
static constexpr u32 mmPA_CL_VPORT_ZOFFSET_8                          = 0xA144;
static constexpr u32 mmPA_CL_VPORT_ZOFFSET_9                          = 0xA14A;
static constexpr u32 mmPA_CL_VPORT_ZSCALE                             = 0xA113;
static constexpr u32 mmPA_CL_VPORT_ZSCALE_1                           = 0xA119;
static constexpr u32 mmPA_CL_VPORT_ZSCALE_10                          = 0xA14F;
static constexpr u32 mmPA_CL_VPORT_ZSCALE_11                          = 0xA155;
static constexpr u32 mmPA_CL_VPORT_ZSCALE_12                          = 0xA15B;
static constexpr u32 mmPA_CL_VPORT_ZSCALE_13                          = 0xA161;
static constexpr u32 mmPA_CL_VPORT_ZSCALE_14                          = 0xA167;
static constexpr u32 mmPA_CL_VPORT_ZSCALE_15                          = 0xA16D;
static constexpr u32 mmPA_CL_VPORT_ZSCALE_2                           = 0xA11F;
static constexpr u32 mmPA_CL_VPORT_ZSCALE_3                           = 0xA125;
static constexpr u32 mmPA_CL_VPORT_ZSCALE_4                           = 0xA12B;
static constexpr u32 mmPA_CL_VPORT_ZSCALE_5                           = 0xA131;
static constexpr u32 mmPA_CL_VPORT_ZSCALE_6                           = 0xA137;
static constexpr u32 mmPA_CL_VPORT_ZSCALE_7                           = 0xA13D;
static constexpr u32 mmPA_CL_VPORT_ZSCALE_8                           = 0xA143;
static constexpr u32 mmPA_CL_VPORT_ZSCALE_9                           = 0xA149;
static constexpr u32 mmPA_CL_VS_OUT_CNTL                              = 0xA207;
static constexpr u32 mmPA_CL_VTE_CNTL                                 = 0xA206;
static constexpr u32 mmPA_SC_AA_CONFIG                                = 0xA2F8;
static constexpr u32 mmPA_SC_AA_MASK_X0Y0_X1Y0                        = 0xA30E;
static constexpr u32 mmPA_SC_AA_MASK_X0Y1_X1Y1                        = 0xA30F;
static constexpr u32 mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_0              = 0xA2FE;
static constexpr u32 mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_1              = 0xA2FF;
static constexpr u32 mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_2              = 0xA300;
static constexpr u32 mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y0_3              = 0xA301;
static constexpr u32 mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_0              = 0xA306;
static constexpr u32 mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_1              = 0xA307;
static constexpr u32 mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_2              = 0xA308;
static constexpr u32 mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X0Y1_3              = 0xA309;
static constexpr u32 mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_0              = 0xA302;
static constexpr u32 mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_1              = 0xA303;
static constexpr u32 mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_2              = 0xA304;
static constexpr u32 mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y0_3              = 0xA305;
static constexpr u32 mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_0              = 0xA30A;
static constexpr u32 mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_1              = 0xA30B;
static constexpr u32 mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_2              = 0xA30C;
static constexpr u32 mmPA_SC_AA_SAMPLE_LOCS_PIXEL_X1Y1_3              = 0xA30D;
static constexpr u32 mmPA_SC_CENTROID_PRIORITY_0                      = 0xA2F5;
static constexpr u32 mmPA_SC_CENTROID_PRIORITY_1                      = 0xA2F6;
static constexpr u32 mmPA_SC_CLIPRECT_0_BR                            = 0xA085;
static constexpr u32 mmPA_SC_CLIPRECT_0_TL                            = 0xA084;
static constexpr u32 mmPA_SC_CLIPRECT_1_BR                            = 0xA087;
static constexpr u32 mmPA_SC_CLIPRECT_1_TL                            = 0xA086;
static constexpr u32 mmPA_SC_CLIPRECT_2_BR                            = 0xA089;
static constexpr u32 mmPA_SC_CLIPRECT_2_TL                            = 0xA088;
static constexpr u32 mmPA_SC_CLIPRECT_3_BR                            = 0xA08B;
static constexpr u32 mmPA_SC_CLIPRECT_3_TL                            = 0xA08A;
static constexpr u32 mmPA_SC_CLIPRECT_RULE                            = 0xA083;
static constexpr u32 mmPA_SC_DEBUG_CNTL                               = 0x22F6;
static constexpr u32 mmPA_SC_DEBUG_DATA                               = 0x22F7;
static constexpr u32 mmPA_SC_EDGERULE                                 = 0xA08C;
static constexpr u32 mmPA_SC_ENHANCE                                  = 0x22FC;
static constexpr u32 mmPA_SC_FIFO_DEPTH_CNTL                          = 0x2295;
static constexpr u32 mmPA_SC_FIFO_SIZE                                = 0x22F3;
static constexpr u32 mmPA_SC_FORCE_EOV_MAX_CNTS                       = 0x22C9;
static constexpr u32 mmPA_SC_GENERIC_SCISSOR_BR                       = 0xA091;
static constexpr u32 mmPA_SC_GENERIC_SCISSOR_TL                       = 0xA090;
static constexpr u32 mmPA_SC_HP3D_TRAP_SCREEN_COUNT__CI__VI           = 0xC2AC;
static constexpr u32 mmPA_SC_HP3D_TRAP_SCREEN_HV_EN__CI__VI           = 0xC2A8;
static constexpr u32 mmPA_SC_HP3D_TRAP_SCREEN_HV_LOCK__CI__VI         = 0x22C1;
static constexpr u32 mmPA_SC_HP3D_TRAP_SCREEN_H__CI__VI               = 0xC2A9;
static constexpr u32 mmPA_SC_HP3D_TRAP_SCREEN_OCCURRENCE__CI__VI      = 0xC2AB;
static constexpr u32 mmPA_SC_HP3D_TRAP_SCREEN_V__CI__VI               = 0xC2AA;
static constexpr u32 mmPA_SC_IF_FIFO_SIZE                             = 0x22F5;
static constexpr u32 mmPA_SC_LINE_CNTL                                = 0xA2F7;
static constexpr u32 mmPA_SC_LINE_STIPPLE                             = 0xA283;
static constexpr u32 mmPA_SC_LINE_STIPPLE_STATE__CI__VI               = 0xC281;
static constexpr u32 mmPA_SC_LINE_STIPPLE_STATE__SI                   = 0x22C4;
static constexpr u32 mmPA_SC_MODE_CNTL_0                              = 0xA292;
static constexpr u32 mmPA_SC_MODE_CNTL_1                              = 0xA293;
static constexpr u32 mmPA_SC_P3D_TRAP_SCREEN_COUNT__CI__VI            = 0xC2A4;
static constexpr u32 mmPA_SC_P3D_TRAP_SCREEN_HV_EN__CI__VI            = 0xC2A0;
static constexpr u32 mmPA_SC_P3D_TRAP_SCREEN_HV_LOCK__CI__VI          = 0x22C0;
static constexpr u32 mmPA_SC_P3D_TRAP_SCREEN_H__CI__VI                = 0xC2A1;
static constexpr u32 mmPA_SC_P3D_TRAP_SCREEN_OCCURRENCE__CI__VI       = 0xC2A3;
static constexpr u32 mmPA_SC_P3D_TRAP_SCREEN_V__CI__VI                = 0xC2A2;
static constexpr u32 mmPA_SC_PERFCOUNTER0_HI__CI__VI                  = 0xD141;
static constexpr u32 mmPA_SC_PERFCOUNTER0_HI__SI                      = 0x22A9;
static constexpr u32 mmPA_SC_PERFCOUNTER0_LO__CI__VI                  = 0xD140;
static constexpr u32 mmPA_SC_PERFCOUNTER0_LO__SI                      = 0x22A8;
static constexpr u32 mmPA_SC_PERFCOUNTER0_SELECT1__CI__VI             = 0xD941;
static constexpr u32 mmPA_SC_PERFCOUNTER0_SELECT__CI__VI              = 0xD940;
static constexpr u32 mmPA_SC_PERFCOUNTER0_SELECT__SI                  = 0x22A0;
static constexpr u32 mmPA_SC_PERFCOUNTER1_HI__CI__VI                  = 0xD143;
static constexpr u32 mmPA_SC_PERFCOUNTER1_HI__SI                      = 0x22AB;
static constexpr u32 mmPA_SC_PERFCOUNTER1_LO__CI__VI                  = 0xD142;
static constexpr u32 mmPA_SC_PERFCOUNTER1_LO__SI                      = 0x22AA;
static constexpr u32 mmPA_SC_PERFCOUNTER1_SELECT__CI__VI              = 0xD942;
static constexpr u32 mmPA_SC_PERFCOUNTER1_SELECT__SI                  = 0x22A1;
static constexpr u32 mmPA_SC_PERFCOUNTER2_HI__CI__VI                  = 0xD145;
static constexpr u32 mmPA_SC_PERFCOUNTER2_HI__SI                      = 0x22AD;
static constexpr u32 mmPA_SC_PERFCOUNTER2_LO__CI__VI                  = 0xD144;
static constexpr u32 mmPA_SC_PERFCOUNTER2_LO__SI                      = 0x22AC;
static constexpr u32 mmPA_SC_PERFCOUNTER2_SELECT__CI__VI              = 0xD943;
static constexpr u32 mmPA_SC_PERFCOUNTER2_SELECT__SI                  = 0x22A2;
static constexpr u32 mmPA_SC_PERFCOUNTER3_HI__CI__VI                  = 0xD147;
static constexpr u32 mmPA_SC_PERFCOUNTER3_HI__SI                      = 0x22AF;
static constexpr u32 mmPA_SC_PERFCOUNTER3_LO__CI__VI                  = 0xD146;
static constexpr u32 mmPA_SC_PERFCOUNTER3_LO__SI                      = 0x22AE;
static constexpr u32 mmPA_SC_PERFCOUNTER3_SELECT__CI__VI              = 0xD944;
static constexpr u32 mmPA_SC_PERFCOUNTER3_SELECT__SI                  = 0x22A3;
static constexpr u32 mmPA_SC_PERFCOUNTER4_HI__CI__VI                  = 0xD149;
static constexpr u32 mmPA_SC_PERFCOUNTER4_HI__SI                      = 0x22B1;
static constexpr u32 mmPA_SC_PERFCOUNTER4_LO__CI__VI                  = 0xD148;
static constexpr u32 mmPA_SC_PERFCOUNTER4_LO__SI                      = 0x22B0;
static constexpr u32 mmPA_SC_PERFCOUNTER4_SELECT__CI__VI              = 0xD945;
static constexpr u32 mmPA_SC_PERFCOUNTER4_SELECT__SI                  = 0x22A4;
static constexpr u32 mmPA_SC_PERFCOUNTER5_HI__CI__VI                  = 0xD14B;
static constexpr u32 mmPA_SC_PERFCOUNTER5_HI__SI                      = 0x22B3;
static constexpr u32 mmPA_SC_PERFCOUNTER5_LO__CI__VI                  = 0xD14A;
static constexpr u32 mmPA_SC_PERFCOUNTER5_LO__SI                      = 0x22B2;
static constexpr u32 mmPA_SC_PERFCOUNTER5_SELECT__CI__VI              = 0xD946;
static constexpr u32 mmPA_SC_PERFCOUNTER5_SELECT__SI                  = 0x22A5;
static constexpr u32 mmPA_SC_PERFCOUNTER6_HI__CI__VI                  = 0xD14D;
static constexpr u32 mmPA_SC_PERFCOUNTER6_HI__SI                      = 0x22B5;
static constexpr u32 mmPA_SC_PERFCOUNTER6_LO__CI__VI                  = 0xD14C;
static constexpr u32 mmPA_SC_PERFCOUNTER6_LO__SI                      = 0x22B4;
static constexpr u32 mmPA_SC_PERFCOUNTER6_SELECT__CI__VI              = 0xD947;
static constexpr u32 mmPA_SC_PERFCOUNTER6_SELECT__SI                  = 0x22A6;
static constexpr u32 mmPA_SC_PERFCOUNTER7_HI__CI__VI                  = 0xD14F;
static constexpr u32 mmPA_SC_PERFCOUNTER7_HI__SI                      = 0x22B7;
static constexpr u32 mmPA_SC_PERFCOUNTER7_LO__CI__VI                  = 0xD14E;
static constexpr u32 mmPA_SC_PERFCOUNTER7_LO__SI                      = 0x22B6;
static constexpr u32 mmPA_SC_PERFCOUNTER7_SELECT__CI__VI              = 0xD948;
static constexpr u32 mmPA_SC_PERFCOUNTER7_SELECT__SI                  = 0x22A7;
static constexpr u32 mmPA_SC_RASTER_CONFIG                            = 0xA0D4;
static constexpr u32 mmPA_SC_RASTER_CONFIG_1__CI__VI                  = 0xA0D5;
static constexpr u32 mmPA_SC_SCREEN_SCISSOR_BR                        = 0xA00D;
static constexpr u32 mmPA_SC_SCREEN_SCISSOR_TL                        = 0xA00C;
static constexpr u32 mmPA_SC_TRAP_SCREEN_COUNT__CI__VI                = 0xC2B4;
static constexpr u32 mmPA_SC_TRAP_SCREEN_HV_EN__CI__VI                = 0xC2B0;
static constexpr u32 mmPA_SC_TRAP_SCREEN_HV_LOCK__CI__VI              = 0x22C2;
static constexpr u32 mmPA_SC_TRAP_SCREEN_H__CI__VI                    = 0xC2B1;
static constexpr u32 mmPA_SC_TRAP_SCREEN_OCCURRENCE__CI__VI           = 0xC2B3;
static constexpr u32 mmPA_SC_TRAP_SCREEN_V__CI__VI                    = 0xC2B2;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_0_BR                       = 0xA095;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_0_TL                       = 0xA094;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_10_BR                      = 0xA0A9;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_10_TL                      = 0xA0A8;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_11_BR                      = 0xA0AB;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_11_TL                      = 0xA0AA;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_12_BR                      = 0xA0AD;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_12_TL                      = 0xA0AC;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_13_BR                      = 0xA0AF;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_13_TL                      = 0xA0AE;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_14_BR                      = 0xA0B1;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_14_TL                      = 0xA0B0;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_15_BR                      = 0xA0B3;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_15_TL                      = 0xA0B2;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_1_BR                       = 0xA097;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_1_TL                       = 0xA096;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_2_BR                       = 0xA099;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_2_TL                       = 0xA098;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_3_BR                       = 0xA09B;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_3_TL                       = 0xA09A;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_4_BR                       = 0xA09D;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_4_TL                       = 0xA09C;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_5_BR                       = 0xA09F;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_5_TL                       = 0xA09E;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_6_BR                       = 0xA0A1;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_6_TL                       = 0xA0A0;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_7_BR                       = 0xA0A3;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_7_TL                       = 0xA0A2;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_8_BR                       = 0xA0A5;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_8_TL                       = 0xA0A4;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_9_BR                       = 0xA0A7;
static constexpr u32 mmPA_SC_VPORT_SCISSOR_9_TL                       = 0xA0A6;
static constexpr u32 mmPA_SC_VPORT_ZMAX_0                             = 0xA0B5;
static constexpr u32 mmPA_SC_VPORT_ZMAX_1                             = 0xA0B7;
static constexpr u32 mmPA_SC_VPORT_ZMAX_10                            = 0xA0C9;
static constexpr u32 mmPA_SC_VPORT_ZMAX_11                            = 0xA0CB;
static constexpr u32 mmPA_SC_VPORT_ZMAX_12                            = 0xA0CD;
static constexpr u32 mmPA_SC_VPORT_ZMAX_13                            = 0xA0CF;
static constexpr u32 mmPA_SC_VPORT_ZMAX_14                            = 0xA0D1;
static constexpr u32 mmPA_SC_VPORT_ZMAX_15                            = 0xA0D3;
static constexpr u32 mmPA_SC_VPORT_ZMAX_2                             = 0xA0B9;
static constexpr u32 mmPA_SC_VPORT_ZMAX_3                             = 0xA0BB;
static constexpr u32 mmPA_SC_VPORT_ZMAX_4                             = 0xA0BD;
static constexpr u32 mmPA_SC_VPORT_ZMAX_5                             = 0xA0BF;
static constexpr u32 mmPA_SC_VPORT_ZMAX_6                             = 0xA0C1;
static constexpr u32 mmPA_SC_VPORT_ZMAX_7                             = 0xA0C3;
static constexpr u32 mmPA_SC_VPORT_ZMAX_8                             = 0xA0C5;
static constexpr u32 mmPA_SC_VPORT_ZMAX_9                             = 0xA0C7;
static constexpr u32 mmPA_SC_VPORT_ZMIN_0                             = 0xA0B4;
static constexpr u32 mmPA_SC_VPORT_ZMIN_1                             = 0xA0B6;
static constexpr u32 mmPA_SC_VPORT_ZMIN_10                            = 0xA0C8;
static constexpr u32 mmPA_SC_VPORT_ZMIN_11                            = 0xA0CA;
static constexpr u32 mmPA_SC_VPORT_ZMIN_12                            = 0xA0CC;
static constexpr u32 mmPA_SC_VPORT_ZMIN_13                            = 0xA0CE;
static constexpr u32 mmPA_SC_VPORT_ZMIN_14                            = 0xA0D0;
static constexpr u32 mmPA_SC_VPORT_ZMIN_15                            = 0xA0D2;
static constexpr u32 mmPA_SC_VPORT_ZMIN_2                             = 0xA0B8;
static constexpr u32 mmPA_SC_VPORT_ZMIN_3                             = 0xA0BA;
static constexpr u32 mmPA_SC_VPORT_ZMIN_4                             = 0xA0BC;
static constexpr u32 mmPA_SC_VPORT_ZMIN_5                             = 0xA0BE;
static constexpr u32 mmPA_SC_VPORT_ZMIN_6                             = 0xA0C0;
static constexpr u32 mmPA_SC_VPORT_ZMIN_7                             = 0xA0C2;
static constexpr u32 mmPA_SC_VPORT_ZMIN_8                             = 0xA0C4;
static constexpr u32 mmPA_SC_VPORT_ZMIN_9                             = 0xA0C6;
static constexpr u32 mmPA_SC_WINDOW_OFFSET                            = 0xA080;
static constexpr u32 mmPA_SC_WINDOW_SCISSOR_BR                        = 0xA082;
static constexpr u32 mmPA_SC_WINDOW_SCISSOR_TL                        = 0xA081;
static constexpr u32 mmPA_SU_CNTL_STATUS                              = 0x2294;
static constexpr u32 mmPA_SU_DEBUG_CNTL                               = 0x2280;
static constexpr u32 mmPA_SU_DEBUG_DATA                               = 0x2281;
static constexpr u32 mmPA_SU_HARDWARE_SCREEN_OFFSET                   = 0xA08D;
static constexpr u32 mmPA_SU_LINE_CNTL                                = 0xA282;
static constexpr u32 mmPA_SU_LINE_STIPPLE_CNTL                        = 0xA209;
static constexpr u32 mmPA_SU_LINE_STIPPLE_SCALE                       = 0xA20A;
static constexpr u32 mmPA_SU_LINE_STIPPLE_VALUE__CI__VI               = 0xC280;
static constexpr u32 mmPA_SU_LINE_STIPPLE_VALUE__SI                   = 0x2298;
static constexpr u32 mmPA_SU_PERFCOUNTER0_HI__CI__VI                  = 0xD101;
static constexpr u32 mmPA_SU_PERFCOUNTER0_HI__SI                      = 0x228D;
static constexpr u32 mmPA_SU_PERFCOUNTER0_LO__CI__VI                  = 0xD100;
static constexpr u32 mmPA_SU_PERFCOUNTER0_LO__SI                      = 0x228C;
static constexpr u32 mmPA_SU_PERFCOUNTER0_SELECT1__CI__VI             = 0xD901;
static constexpr u32 mmPA_SU_PERFCOUNTER0_SELECT__CI__VI              = 0xD900;
static constexpr u32 mmPA_SU_PERFCOUNTER0_SELECT__SI                  = 0x2288;
static constexpr u32 mmPA_SU_PERFCOUNTER1_HI__CI__VI                  = 0xD103;
static constexpr u32 mmPA_SU_PERFCOUNTER1_HI__SI                      = 0x228F;
static constexpr u32 mmPA_SU_PERFCOUNTER1_LO__CI__VI                  = 0xD102;
static constexpr u32 mmPA_SU_PERFCOUNTER1_LO__SI                      = 0x228E;
static constexpr u32 mmPA_SU_PERFCOUNTER1_SELECT1__CI__VI             = 0xD903;
static constexpr u32 mmPA_SU_PERFCOUNTER1_SELECT__CI__VI              = 0xD902;
static constexpr u32 mmPA_SU_PERFCOUNTER1_SELECT__SI                  = 0x2289;
static constexpr u32 mmPA_SU_PERFCOUNTER2_HI__CI__VI                  = 0xD105;
static constexpr u32 mmPA_SU_PERFCOUNTER2_HI__SI                      = 0x2291;
static constexpr u32 mmPA_SU_PERFCOUNTER2_LO__CI__VI                  = 0xD104;
static constexpr u32 mmPA_SU_PERFCOUNTER2_LO__SI                      = 0x2290;
static constexpr u32 mmPA_SU_PERFCOUNTER2_SELECT__CI__VI              = 0xD904;
static constexpr u32 mmPA_SU_PERFCOUNTER2_SELECT__SI                  = 0x228A;
static constexpr u32 mmPA_SU_PERFCOUNTER3_HI__CI__VI                  = 0xD107;
static constexpr u32 mmPA_SU_PERFCOUNTER3_HI__SI                      = 0x2293;
static constexpr u32 mmPA_SU_PERFCOUNTER3_LO__CI__VI                  = 0xD106;
static constexpr u32 mmPA_SU_PERFCOUNTER3_LO__SI                      = 0x2292;
static constexpr u32 mmPA_SU_PERFCOUNTER3_SELECT__CI__VI              = 0xD905;
static constexpr u32 mmPA_SU_PERFCOUNTER3_SELECT__SI                  = 0x228B;
static constexpr u32 mmPA_SU_POINT_MINMAX                             = 0xA281;
static constexpr u32 mmPA_SU_POINT_SIZE                               = 0xA280;
static constexpr u32 mmPA_SU_POLY_OFFSET_BACK_OFFSET                  = 0xA2E3;
static constexpr u32 mmPA_SU_POLY_OFFSET_BACK_SCALE                   = 0xA2E2;
static constexpr u32 mmPA_SU_POLY_OFFSET_CLAMP                        = 0xA2DF;
static constexpr u32 mmPA_SU_POLY_OFFSET_DB_FMT_CNTL                  = 0xA2DE;
static constexpr u32 mmPA_SU_POLY_OFFSET_FRONT_OFFSET                 = 0xA2E1;
static constexpr u32 mmPA_SU_POLY_OFFSET_FRONT_SCALE                  = 0xA2E0;
static constexpr u32 mmPA_SU_PRIM_FILTER_CNTL                         = 0xA20B;
static constexpr u32 mmPA_SU_SC_MODE_CNTL                             = 0xA205;
static constexpr u32 mmPA_SU_VTX_CNTL                                 = 0xA2F9;
static constexpr u32 mmPCIE_DATA_2__CI__VI                            = 0x000D;
static constexpr u32 mmPCIE_DATA__CI__VI                              = 0x000F;
static constexpr u32 mmPCIE_DATA__SI                                  = 0x000D;
static constexpr u32 mmPCIE_INDEX_2__CI__VI                           = 0x000C;
static constexpr u32 mmPCIE_INDEX__CI__VI                             = 0x000E;
static constexpr u32 mmPCIE_INDEX__SI                                 = 0x000C;
static constexpr u32 mmPEER0_FB_OFFSET_HI__CI__VI                     = 0x14F3;
static constexpr u32 mmPEER0_FB_OFFSET_LO__CI__VI                     = 0x14F2;
static constexpr u32 mmPEER1_FB_OFFSET_HI__CI__VI                     = 0x14F1;
static constexpr u32 mmPEER1_FB_OFFSET_LO__CI__VI                     = 0x14F0;
static constexpr u32 mmPEER2_FB_OFFSET_HI__CI__VI                     = 0x14EF;
static constexpr u32 mmPEER2_FB_OFFSET_LO__CI__VI                     = 0x14EE;
static constexpr u32 mmPEER3_FB_OFFSET_HI__CI__VI                     = 0x14ED;
static constexpr u32 mmPEER3_FB_OFFSET_LO__CI__VI                     = 0x14EC;
static constexpr u32 mmPEER_REG_RANGE0                                = 0x153E;
static constexpr u32 mmPEER_REG_RANGE1                                = 0x153F;
static constexpr u32 mmPHY_AUX_CNTL__SI                               = 0x1953;
static constexpr u32 mmPIPE0_ARBITRATION_CONTROL3__SI                 = 0x02FC;
static constexpr u32 mmPIPE1_ARBITRATION_CONTROL3__SI                 = 0x0300;
static constexpr u32 mmPIPE2_ARBITRATION_CONTROL3__SI                 = 0x0304;
static constexpr u32 mmPIPE3_ARBITRATION_CONTROL3__SI                 = 0x0308;
static constexpr u32 mmPIPE4_ARBITRATION_CONTROL3__SI                 = 0x030C;
static constexpr u32 mmPIPE5_ARBITRATION_CONTROL3__SI                 = 0x0310;
static constexpr u32 mmPIXCLK1_RESYNC_CNTL__SI                        = 0x0126;
static constexpr u32 mmPIXCLK2_RESYNC_CNTL__SI                        = 0x0127;
static constexpr u32 mmPLL_TEST_CNTL__SI                              = 0x0199;
static constexpr u32 mmRAS_BCI_SIGNATURE0                             = 0x339E;
static constexpr u32 mmRAS_BCI_SIGNATURE1                             = 0x339F;
static constexpr u32 mmRAS_CB_SIGNATURE0                              = 0x339D;
static constexpr u32 mmRAS_DB_SIGNATURE0                              = 0x338B;
static constexpr u32 mmRAS_IA_SIGNATURE0                              = 0x3397;
static constexpr u32 mmRAS_IA_SIGNATURE1                              = 0x3398;
static constexpr u32 mmRAS_PA_SIGNATURE0                              = 0x338C;
static constexpr u32 mmRAS_SC_SIGNATURE0                              = 0x338F;
static constexpr u32 mmRAS_SC_SIGNATURE1                              = 0x3390;
static constexpr u32 mmRAS_SC_SIGNATURE2                              = 0x3391;
static constexpr u32 mmRAS_SC_SIGNATURE3                              = 0x3392;
static constexpr u32 mmRAS_SC_SIGNATURE4                              = 0x3393;
static constexpr u32 mmRAS_SC_SIGNATURE5                              = 0x3394;
static constexpr u32 mmRAS_SC_SIGNATURE6                              = 0x3395;
static constexpr u32 mmRAS_SC_SIGNATURE7                              = 0x3396;
static constexpr u32 mmRAS_SIGNATURE_CONTROL                          = 0x3380;
static constexpr u32 mmRAS_SIGNATURE_MASK                             = 0x3381;
static constexpr u32 mmRAS_SPI_SIGNATURE0                             = 0x3399;
static constexpr u32 mmRAS_SPI_SIGNATURE1                             = 0x339A;
static constexpr u32 mmRAS_SQ_SIGNATURE0                              = 0x338E;
static constexpr u32 mmRAS_SX_SIGNATURE0                              = 0x3382;
static constexpr u32 mmRAS_SX_SIGNATURE1                              = 0x3383;
static constexpr u32 mmRAS_SX_SIGNATURE2                              = 0x3384;
static constexpr u32 mmRAS_SX_SIGNATURE3                              = 0x3385;
static constexpr u32 mmRAS_TA_SIGNATURE0                              = 0x339B;
static constexpr u32 mmRAS_TD_SIGNATURE0                              = 0x339C;
static constexpr u32 mmRAS_VGT_SIGNATURE0                             = 0x338D;
static constexpr u32 mmRCU_MISC_CTRL__SI                              = 0x0043;
static constexpr u32 mmRCU_UC_EVENTS__SI                              = 0x0045;
static constexpr u32 mmRLC_AUTO_PG_CTRL__CI                           = 0x3115;
static constexpr u32 mmRLC_AUTO_PG_CTRL__SI                           = 0x310D;
static constexpr u32 mmRLC_CAPTURE_GPU_CLOCK_COUNT__CI                = 0x30E6;
static constexpr u32 mmRLC_CAPTURE_GPU_CLOCK_COUNT__SI                = 0x30D0;
static constexpr u32 mmRLC_CGCG_CGLS_CTRL__CI                         = 0x3109;
static constexpr u32 mmRLC_CGCG_CGLS_CTRL__SI                         = 0x3101;
static constexpr u32 mmRLC_CGCG_RAMP_CTRL__CI                         = 0x310A;
static constexpr u32 mmRLC_CGCG_RAMP_CTRL__SI                         = 0x3102;
static constexpr u32 mmRLC_CGTT_MGCG_OVERRIDE__CI                     = 0x3108;
static constexpr u32 mmRLC_CGTT_MGCG_OVERRIDE__SI                     = 0x3100;
static constexpr u32 mmRLC_CU_STATUS__CI                              = 0x310E;
static constexpr u32 mmRLC_CU_STATUS__SI                              = 0x3106;
static constexpr u32 mmRLC_DEBUG_SELECT__CI                           = 0x30C1;
static constexpr u32 mmRLC_DEBUG_SELECT__SI                           = 0x30C9;
static constexpr u32 mmRLC_DEBUG__CI                                  = 0x30C2;
static constexpr u32 mmRLC_DEBUG__SI                                  = 0x30CA;
static constexpr u32 mmRLC_DRIVER_CPDMA_STATUS__CI                    = 0x30DE;
static constexpr u32 mmRLC_DRIVER_CPDMA_STATUS__SI                    = 0x30C7;
static constexpr u32 mmRLC_DYN_PG_REQUEST__CI                         = 0x310C;
static constexpr u32 mmRLC_DYN_PG_REQUEST__SI                         = 0x3104;
static constexpr u32 mmRLC_DYN_PG_STATUS__CI                          = 0x310B;
static constexpr u32 mmRLC_DYN_PG_STATUS__SI                          = 0x3103;
static constexpr u32 mmRLC_GPM_CU_PD_TIMEOUT__CI                      = 0x312B;
static constexpr u32 mmRLC_GPM_DEBUG_SELECT__CI                       = 0x30E0;
static constexpr u32 mmRLC_GPM_DEBUG__CI                              = 0x30E1;
static constexpr u32 mmRLC_GPM_GENERAL_0__CI                          = 0x3123;
static constexpr u32 mmRLC_GPM_GENERAL_1__CI                          = 0x3124;
static constexpr u32 mmRLC_GPM_GENERAL_2__CI                          = 0x3125;
static constexpr u32 mmRLC_GPM_GENERAL_3__CI                          = 0x3126;
static constexpr u32 mmRLC_GPM_GENERAL_4__CI                          = 0x3127;
static constexpr u32 mmRLC_GPM_GENERAL_5__CI                          = 0x3128;
static constexpr u32 mmRLC_GPM_GENERAL_6__CI                          = 0x3129;
static constexpr u32 mmRLC_GPM_GENERAL_7__CI                          = 0x312A;
static constexpr u32 mmRLC_GPM_LOG_ADDR__CI                           = 0x3136;
static constexpr u32 mmRLC_GPM_LOG_CONT__CI                           = 0x3138;
static constexpr u32 mmRLC_GPM_LOG_SIZE__CI                           = 0x3137;
static constexpr u32 mmRLC_GPM_PERF_COUNT_0__CI                       = 0x312F;
static constexpr u32 mmRLC_GPM_PERF_COUNT_1__CI                       = 0x3130;
static constexpr u32 mmRLC_GPM_SCRATCH_ADDR__CI                       = 0x312C;
static constexpr u32 mmRLC_GPM_SCRATCH_DATA__CI                       = 0x312D;
static constexpr u32 mmRLC_GPM_STAT__CI                               = 0x3100;
static constexpr u32 mmRLC_GPM_THREAD_ENABLE__CI                      = 0x3105;
static constexpr u32 mmRLC_GPM_THREAD_PRIORITY__CI                    = 0x3104;
static constexpr u32 mmRLC_GPM_UCODE_ADDR__CI                         = 0x30E2;
static constexpr u32 mmRLC_GPM_UCODE_DATA__CI                         = 0x30E3;
static constexpr u32 mmRLC_GPM_VMID_THREAD0__CI                       = 0x3106;
static constexpr u32 mmRLC_GPM_VMID_THREAD1__CI                       = 0x3107;
static constexpr u32 mmRLC_GPR_REG1__CI                               = 0x3139;
static constexpr u32 mmRLC_GPR_REG2__CI                               = 0x313A;
static constexpr u32 mmRLC_GPU_CLOCK_32_RES_SEL__CI                   = 0x3101;
static constexpr u32 mmRLC_GPU_CLOCK_32_RES_SEL__SI                   = 0x30D4;
static constexpr u32 mmRLC_GPU_CLOCK_32__CI                           = 0x3102;
static constexpr u32 mmRLC_GPU_CLOCK_32__SI                           = 0x30D5;
static constexpr u32 mmRLC_GPU_CLOCK_COUNT_LSB__CI                    = 0x30E4;
static constexpr u32 mmRLC_GPU_CLOCK_COUNT_LSB__SI                    = 0x30CE;
static constexpr u32 mmRLC_GPU_CLOCK_COUNT_MSB__CI                    = 0x30E5;
static constexpr u32 mmRLC_GPU_CLOCK_COUNT_MSB__SI                    = 0x30CF;
static constexpr u32 mmRLC_JUMP_TABLE_RESTORE__CI                     = 0x30DE;
static constexpr u32 mmRLC_LB_ALWAYS_ACTIVE_CU_MASK__CI               = 0x3110;
static constexpr u32 mmRLC_LB_ALWAYS_ACTIVE_CU_MASK__SI               = 0x3108;
static constexpr u32 mmRLC_LB_CNTL__CI                                = 0x30D9;
static constexpr u32 mmRLC_LB_CNTL__SI                                = 0x30C3;
static constexpr u32 mmRLC_LB_CNTR_INIT__CI                           = 0x30DB;
static constexpr u32 mmRLC_LB_CNTR_INIT__SI                           = 0x30C6;
static constexpr u32 mmRLC_LB_CNTR_MAX__CI                            = 0x30D2;
static constexpr u32 mmRLC_LB_CNTR_MAX__SI                            = 0x30C5;
static constexpr u32 mmRLC_LB_INIT_CU_MASK__CI                        = 0x310F;
static constexpr u32 mmRLC_LB_INIT_CU_MASK__SI                        = 0x3107;
static constexpr u32 mmRLC_LB_PARAMS__CI                              = 0x3111;
static constexpr u32 mmRLC_LB_PARAMS__SI                              = 0x3109;
static constexpr u32 mmRLC_LOAD_BALANCE_CNTR__CI                      = 0x30DC;
static constexpr u32 mmRLC_LOAD_BALANCE_CNTR__SI                      = 0x30F6;
static constexpr u32 mmRLC_MAX_PG_CU__CI                              = 0x3114;
static constexpr u32 mmRLC_MAX_PG_CU__SI                              = 0x310C;
static constexpr u32 mmRLC_MC_CNTL__CI                                = 0x30C3;
static constexpr u32 mmRLC_MC_CNTL__SI                                = 0x30D1;
static constexpr u32 mmRLC_MEM_SLP_CNTL__CI                           = 0x30C6;
static constexpr u32 mmRLC_MEM_SLP_CNTL__SI                           = 0x30D8;
static constexpr u32 mmRLC_PERFCOUNTER0_HI__CI__VI                    = 0xD481;
static constexpr u32 mmRLC_PERFCOUNTER0_HI__SI                        = 0x30DC;
static constexpr u32 mmRLC_PERFCOUNTER0_LO__CI__VI                    = 0xD480;
static constexpr u32 mmRLC_PERFCOUNTER0_LO__SI                        = 0x30DB;
static constexpr u32 mmRLC_PERFCOUNTER0_SELECT__CI__VI                = 0xDCC1;
static constexpr u32 mmRLC_PERFCOUNTER0_SELECT__SI                    = 0x30DA;
static constexpr u32 mmRLC_PERFCOUNTER1_HI__CI__VI                    = 0xD483;
static constexpr u32 mmRLC_PERFCOUNTER1_HI__SI                        = 0x30DF;
static constexpr u32 mmRLC_PERFCOUNTER1_LO__CI__VI                    = 0xD482;
static constexpr u32 mmRLC_PERFCOUNTER1_LO__SI                        = 0x30DE;
static constexpr u32 mmRLC_PERFCOUNTER1_SELECT__CI__VI                = 0xDCC2;
static constexpr u32 mmRLC_PERFCOUNTER1_SELECT__SI                    = 0x30DD;
static constexpr u32 mmRLC_PERFMON_CNTL__CI__VI                       = 0xDCC0;
static constexpr u32 mmRLC_PERFMON_CNTL__SI                           = 0x30D9;
static constexpr u32 mmRLC_PG_ALWAYS_ON_CU_MASK__CI                   = 0x3113;
static constexpr u32 mmRLC_PG_ALWAYS_ON_CU_MASK__SI                   = 0x310B;
static constexpr u32 mmRLC_PG_CNTL__CI                                = 0x3103;
static constexpr u32 mmRLC_PG_CNTL__SI                                = 0x30D7;
static constexpr u32 mmRLC_PG_DELAY_2__CI                             = 0x30DF;
static constexpr u32 mmRLC_PG_DELAY__CI                               = 0x310D;
static constexpr u32 mmRLC_SAFE_MODE__CI                              = 0x313A;
static constexpr u32 mmRLC_SAVE_AND_RESTORE_BASE__CI                  = 0x30DD;
static constexpr u32 mmRLC_SAVE_AND_RESTORE_BASE__SI                  = 0x30C4;
static constexpr u32 mmRLC_SERDES_CU_MASTER_BUSY__CI                  = 0x3121;
static constexpr u32 mmRLC_SERDES_NONCU_MASTER_BUSY__CI               = 0x3122;
static constexpr u32 mmRLC_SERDES_RD_DATA_0__CI                       = 0x311A;
static constexpr u32 mmRLC_SERDES_RD_DATA_0__SI                       = 0x3112;
static constexpr u32 mmRLC_SERDES_RD_DATA_1__CI                       = 0x311B;
static constexpr u32 mmRLC_SERDES_RD_DATA_1__SI                       = 0x3113;
static constexpr u32 mmRLC_SERDES_RD_DATA_2__CI                       = 0x311C;
static constexpr u32 mmRLC_SERDES_RD_DATA_2__SI                       = 0x3114;
static constexpr u32 mmRLC_SERDES_RD_MASTER_INDEX__CI                 = 0x3119;
static constexpr u32 mmRLC_SERDES_RD_MASTER_INDEX__SI                 = 0x3111;
static constexpr u32 mmRLC_SERDES_WR_CTRL__CI                         = 0x311F;
static constexpr u32 mmRLC_SERDES_WR_CTRL__SI                         = 0x3117;
static constexpr u32 mmRLC_SERDES_WR_CU_MASTER_MASK__CI               = 0x311D;
static constexpr u32 mmRLC_SERDES_WR_DATA__CI                         = 0x3120;
static constexpr u32 mmRLC_SERDES_WR_DATA__SI                         = 0x3118;
static constexpr u32 mmRLC_SERDES_WR_NONCU_MASTER_MASK__CI            = 0x311E;
static constexpr u32 mmRLC_SMU_GRBM_REG_SAVE_CTRL__CI                 = 0x3116;
static constexpr u32 mmRLC_SMU_GRBM_REG_SAVE_CTRL__SI                 = 0x310E;
static constexpr u32 mmRLC_SMU_PG_CTRL__CI                            = 0x3117;
static constexpr u32 mmRLC_SMU_PG_CTRL__SI                            = 0x310F;
static constexpr u32 mmRLC_SMU_PG_WAKE_UP_CTRL__CI                    = 0x3118;
static constexpr u32 mmRLC_SMU_PG_WAKE_UP_CTRL__SI                    = 0x3110;
static constexpr u32 mmRLC_SOFT_RESET_GPU__CI                         = 0x30C5;
static constexpr u32 mmRLC_SOFT_RESET_GPU__SI                         = 0x30D6;
static constexpr u32 mmRLC_SPM_CB_PERFMON_SAMPLE_DELAY__CI__VI        = 0xDC8A;
static constexpr u32 mmRLC_SPM_CPC_PERFMON_SAMPLE_DELAY__CI__VI       = 0xDC88;
static constexpr u32 mmRLC_SPM_CPF_PERFMON_SAMPLE_DELAY__CI__VI       = 0xDC89;
static constexpr u32 mmRLC_SPM_CPG_PERFMON_SAMPLE_DELAY__CI__VI       = 0xDC87;
static constexpr u32 mmRLC_SPM_DB_PERFMON_SAMPLE_DELAY__CI__VI        = 0xDC8B;
static constexpr u32 mmRLC_SPM_DEBUG_SELECT__CI                       = 0x3134;
static constexpr u32 mmRLC_SPM_DEBUG__CI                              = 0x3135;
static constexpr u32 mmRLC_SPM_GDS_PERFMON_SAMPLE_DELAY__CI__VI       = 0xDC8D;
static constexpr u32 mmRLC_SPM_GLOBAL_MUXSEL_ADDR__CI__VI             = 0xDC9B;
static constexpr u32 mmRLC_SPM_GLOBAL_MUXSEL_DATA__CI__VI             = 0xDC9C;
static constexpr u32 mmRLC_SPM_IA_PERFMON_SAMPLE_DELAY__CI__VI        = 0xDC8E;
static constexpr u32 mmRLC_SPM_INT_CNTL__CI                           = 0x3132;
static constexpr u32 mmRLC_SPM_INT_STATUS__CI                         = 0x3133;
static constexpr u32 mmRLC_SPM_PA_PERFMON_SAMPLE_DELAY__CI__VI        = 0xDC8C;
static constexpr u32 mmRLC_SPM_PERFMON_CNTL__CI__VI                   = 0xDC80;
static constexpr u32 mmRLC_SPM_PERFMON_RING_BASE_HI__CI__VI           = 0xDC82;
static constexpr u32 mmRLC_SPM_PERFMON_RING_BASE_LO__CI__VI           = 0xDC81;
static constexpr u32 mmRLC_SPM_PERFMON_RING_SIZE__CI__VI              = 0xDC83;
static constexpr u32 mmRLC_SPM_PERFMON_SEGMENT_SIZE__CI__VI           = 0xDC84;
static constexpr u32 mmRLC_SPM_RING_RDPTR__CI__VI                     = 0xDC9D;
static constexpr u32 mmRLC_SPM_SC_PERFMON_SAMPLE_DELAY__CI__VI        = 0xDC90;
static constexpr u32 mmRLC_SPM_SEGMENT_THRESHOLD__CI__VI              = 0xDC9E;
static constexpr u32 mmRLC_SPM_SE_MUXSEL_ADDR__CI__VI                 = 0xDC85;
static constexpr u32 mmRLC_SPM_SE_MUXSEL_DATA__CI__VI                 = 0xDC86;
static constexpr u32 mmRLC_SPM_SPI_PERFMON_SAMPLE_DELAY__CI__VI       = 0xDC97;
static constexpr u32 mmRLC_SPM_SQG_PERFMON_SAMPLE_DELAY__CI__VI       = 0xDC98;
static constexpr u32 mmRLC_SPM_SX_PERFMON_SAMPLE_DELAY__CI__VI        = 0xDC9A;
static constexpr u32 mmRLC_SPM_TA_PERFMON_SAMPLE_DELAY__CI__VI        = 0xDC94;
static constexpr u32 mmRLC_SPM_TCA_PERFMON_SAMPLE_DELAY__CI__VI       = 0xDC92;
static constexpr u32 mmRLC_SPM_TCC_PERFMON_SAMPLE_DELAY__CI__VI       = 0xDC91;
static constexpr u32 mmRLC_SPM_TCP_PERFMON_SAMPLE_DELAY__CI__VI       = 0xDC93;
static constexpr u32 mmRLC_SPM_TCS_PERFMON_SAMPLE_DELAY__CI           = 0xDC99;
static constexpr u32 mmRLC_SPM_TD_PERFMON_SAMPLE_DELAY__CI__VI        = 0xDC95;
static constexpr u32 mmRLC_SPM_VGT_PERFMON_SAMPLE_DELAY__CI__VI       = 0xDC96;
static constexpr u32 mmRLC_SPM_VMID__CI                               = 0x3131;
static constexpr u32 mmRLC_STATIC_PG_STATUS__CI                       = 0x312E;
static constexpr u32 mmRLC_STAT__CI                                   = 0x30C4;
static constexpr u32 mmRLC_STAT__SI                                   = 0x30D3;
static constexpr u32 mmRLC_THREAD1_DELAY__CI                          = 0x3112;
static constexpr u32 mmRLC_THREAD1_DELAY__SI                          = 0x310A;
static constexpr u32 mmRLC_UCODE_CNTL__CI                             = 0x30E7;
static constexpr u32 mmRLC_UCODE_CNTL__SI                             = 0x30D2;
static constexpr u32 mmROM_CNTL__SI                                   = 0x0580;
static constexpr u32 mmROM_DATA__SI                                   = 0x002B;
static constexpr u32 mmROM_INDEX__SI                                  = 0x002A;
static constexpr u32 mmROM_SMC_IND_DATA__CI__VI                       = 0x0081;
static constexpr u32 mmROM_SMC_IND_INDEX__CI__VI                      = 0x0080;
static constexpr u32 mmROM_START__SI                                  = 0x0585;
static constexpr u32 mmROM_STATUS__SI                                 = 0x0582;
static constexpr u32 mmROM_SW_CNTL__SI                                = 0x0586;
static constexpr u32 mmROM_SW_COMMAND__SI                             = 0x0588;
static constexpr u32 mmROM_SW_DATA_10__SI                             = 0x0592;
static constexpr u32 mmROM_SW_DATA_11__SI                             = 0x0593;
static constexpr u32 mmROM_SW_DATA_12__SI                             = 0x0594;
static constexpr u32 mmROM_SW_DATA_13__SI                             = 0x0595;
static constexpr u32 mmROM_SW_DATA_14__SI                             = 0x0596;
static constexpr u32 mmROM_SW_DATA_15__SI                             = 0x0597;
static constexpr u32 mmROM_SW_DATA_16__SI                             = 0x0598;
static constexpr u32 mmROM_SW_DATA_17__SI                             = 0x0599;
static constexpr u32 mmROM_SW_DATA_18__SI                             = 0x059A;
static constexpr u32 mmROM_SW_DATA_19__SI                             = 0x059B;
static constexpr u32 mmROM_SW_DATA_1__SI                              = 0x0589;
static constexpr u32 mmROM_SW_DATA_20__SI                             = 0x059C;
static constexpr u32 mmROM_SW_DATA_21__SI                             = 0x059D;
static constexpr u32 mmROM_SW_DATA_22__SI                             = 0x059E;
static constexpr u32 mmROM_SW_DATA_23__SI                             = 0x059F;
static constexpr u32 mmROM_SW_DATA_24__SI                             = 0x05A0;
static constexpr u32 mmROM_SW_DATA_25__SI                             = 0x05A1;
static constexpr u32 mmROM_SW_DATA_26__SI                             = 0x05A2;
static constexpr u32 mmROM_SW_DATA_27__SI                             = 0x05A3;
static constexpr u32 mmROM_SW_DATA_28__SI                             = 0x05A4;
static constexpr u32 mmROM_SW_DATA_29__SI                             = 0x05A5;
static constexpr u32 mmROM_SW_DATA_2__SI                              = 0x058A;
static constexpr u32 mmROM_SW_DATA_30__SI                             = 0x05A6;
static constexpr u32 mmROM_SW_DATA_31__SI                             = 0x05A7;
static constexpr u32 mmROM_SW_DATA_32__SI                             = 0x05A8;
static constexpr u32 mmROM_SW_DATA_33__SI                             = 0x05A9;
static constexpr u32 mmROM_SW_DATA_34__SI                             = 0x05AA;
static constexpr u32 mmROM_SW_DATA_35__SI                             = 0x05AB;
static constexpr u32 mmROM_SW_DATA_36__SI                             = 0x05AC;
static constexpr u32 mmROM_SW_DATA_37__SI                             = 0x05AD;
static constexpr u32 mmROM_SW_DATA_38__SI                             = 0x05AE;
static constexpr u32 mmROM_SW_DATA_39__SI                             = 0x05AF;
static constexpr u32 mmROM_SW_DATA_3__SI                              = 0x058B;
static constexpr u32 mmROM_SW_DATA_40__SI                             = 0x05B0;
static constexpr u32 mmROM_SW_DATA_41__SI                             = 0x05B1;
static constexpr u32 mmROM_SW_DATA_42__SI                             = 0x05B2;
static constexpr u32 mmROM_SW_DATA_43__SI                             = 0x05B3;
static constexpr u32 mmROM_SW_DATA_44__SI                             = 0x05B4;
static constexpr u32 mmROM_SW_DATA_45__SI                             = 0x05B5;
static constexpr u32 mmROM_SW_DATA_46__SI                             = 0x05B6;
static constexpr u32 mmROM_SW_DATA_47__SI                             = 0x05B7;
static constexpr u32 mmROM_SW_DATA_48__SI                             = 0x05B8;
static constexpr u32 mmROM_SW_DATA_49__SI                             = 0x05B9;
static constexpr u32 mmROM_SW_DATA_4__SI                              = 0x058C;
static constexpr u32 mmROM_SW_DATA_50__SI                             = 0x05BA;
static constexpr u32 mmROM_SW_DATA_51__SI                             = 0x05BB;
static constexpr u32 mmROM_SW_DATA_52__SI                             = 0x05BC;
static constexpr u32 mmROM_SW_DATA_53__SI                             = 0x05BD;
static constexpr u32 mmROM_SW_DATA_54__SI                             = 0x05BE;
static constexpr u32 mmROM_SW_DATA_55__SI                             = 0x05BF;
static constexpr u32 mmROM_SW_DATA_56__SI                             = 0x05C0;
static constexpr u32 mmROM_SW_DATA_57__SI                             = 0x05C1;
static constexpr u32 mmROM_SW_DATA_58__SI                             = 0x05C2;
static constexpr u32 mmROM_SW_DATA_59__SI                             = 0x05C3;
static constexpr u32 mmROM_SW_DATA_5__SI                              = 0x058D;
static constexpr u32 mmROM_SW_DATA_60__SI                             = 0x05C4;
static constexpr u32 mmROM_SW_DATA_61__SI                             = 0x05C5;
static constexpr u32 mmROM_SW_DATA_62__SI                             = 0x05C6;
static constexpr u32 mmROM_SW_DATA_63__SI                             = 0x05C7;
static constexpr u32 mmROM_SW_DATA_64__SI                             = 0x05C8;
static constexpr u32 mmROM_SW_DATA_6__SI                              = 0x058E;
static constexpr u32 mmROM_SW_DATA_7__SI                              = 0x058F;
static constexpr u32 mmROM_SW_DATA_8__SI                              = 0x0590;
static constexpr u32 mmROM_SW_DATA_9__SI                              = 0x0591;
static constexpr u32 mmROM_SW_STATUS__SI                              = 0x0587;
static constexpr u32 mmSCL0_EXT_OVERSCAN_LEFT_RIGHT__SI__VI           = 0x1B5E;
static constexpr u32 mmSCL0_EXT_OVERSCAN_TOP_BOTTOM__SI__VI           = 0x1B5F;
static constexpr u32 mmSCL0_SCL_ALU_CONTROL__SI__VI                   = 0x1B54;
static constexpr u32 mmSCL0_SCL_AUTOMATIC_MODE_CONTROL__SI__VI        = 0x1B47;
static constexpr u32 mmSCL0_SCL_BYPASS_CONTROL__SI__VI                = 0x1B45;
static constexpr u32 mmSCL0_SCL_COEF_RAM_CONFLICT_STATUS__SI__VI      = 0x1B55;
static constexpr u32 mmSCL0_SCL_COEF_RAM_SELECT__SI__VI               = 0x1B40;
static constexpr u32 mmSCL0_SCL_COEF_RAM_TAP_DATA__SI__VI             = 0x1B41;
static constexpr u32 mmSCL0_SCL_CONTROL__SI__VI                       = 0x1B44;
static constexpr u32 mmSCL0_SCL_DEBUG__SI__VI                         = 0x1B6A;
static constexpr u32 mmSCL0_SCL_F_SHARP_CONTROL__SI__VI               = 0x1B53;
static constexpr u32 mmSCL0_SCL_HORZ_FILTER_CONTROL__SI               = 0x1B4A;
static constexpr u32 mmSCL0_SCL_HORZ_FILTER_SCALE_RATIO__SI           = 0x1B4B;
static constexpr u32 mmSCL0_SCL_MANUAL_REPLICATE_CONTROL__SI__VI      = 0x1B46;
static constexpr u32 mmSCL0_SCL_MODE_CHANGE_DET1__SI__VI              = 0x1B60;
static constexpr u32 mmSCL0_SCL_MODE_CHANGE_DET2__SI__VI              = 0x1B61;
static constexpr u32 mmSCL0_SCL_MODE_CHANGE_DET3__SI__VI              = 0x1B62;
static constexpr u32 mmSCL0_SCL_MODE_CHANGE_MASK__SI__VI              = 0x1B63;
static constexpr u32 mmSCL0_SCL_TAP_CONTROL__SI__VI                   = 0x1B43;
static constexpr u32 mmSCL0_SCL_TEST_DEBUG_DATA__SI__VI               = 0x1B6C;
static constexpr u32 mmSCL0_SCL_TEST_DEBUG_INDEX__SI__VI              = 0x1B6B;
static constexpr u32 mmSCL0_SCL_UPDATE__SI__VI                        = 0x1B51;
static constexpr u32 mmSCL0_SCL_VERT_FILTER_CONTROL__SI               = 0x1B4E;
static constexpr u32 mmSCL0_SCL_VERT_FILTER_INIT_BOT__SI              = 0x1B57;
static constexpr u32 mmSCL0_SCL_VERT_FILTER_INIT__SI                  = 0x1B50;
static constexpr u32 mmSCL0_SCL_VERT_FILTER_SCALE_RATIO__SI           = 0x1B4F;
static constexpr u32 mmSCL0_VIEWPORT_SIZE__SI__VI                     = 0x1B5D;
static constexpr u32 mmSCL0_VIEWPORT_START__SI__VI                    = 0x1B5C;
static constexpr u32 mmSCL1_EXT_OVERSCAN_LEFT_RIGHT__SI               = 0x1E5E;
static constexpr u32 mmSCL1_EXT_OVERSCAN_TOP_BOTTOM__SI               = 0x1E5F;
static constexpr u32 mmSCL1_SCL_ALU_CONTROL__SI                       = 0x1E54;
static constexpr u32 mmSCL1_SCL_AUTOMATIC_MODE_CONTROL__SI            = 0x1E47;
static constexpr u32 mmSCL1_SCL_BYPASS_CONTROL__SI                    = 0x1E45;
static constexpr u32 mmSCL1_SCL_COEF_RAM_CONFLICT_STATUS__SI          = 0x1E55;
static constexpr u32 mmSCL1_SCL_COEF_RAM_SELECT__SI                   = 0x1E40;
static constexpr u32 mmSCL1_SCL_COEF_RAM_TAP_DATA__SI                 = 0x1E41;
static constexpr u32 mmSCL1_SCL_CONTROL__SI                           = 0x1E44;
static constexpr u32 mmSCL1_SCL_DEBUG__SI                             = 0x1E6A;
static constexpr u32 mmSCL1_SCL_F_SHARP_CONTROL__SI                   = 0x1E53;
static constexpr u32 mmSCL1_SCL_HORZ_FILTER_CONTROL__SI               = 0x1E4A;
static constexpr u32 mmSCL1_SCL_HORZ_FILTER_SCALE_RATIO__SI           = 0x1E4B;
static constexpr u32 mmSCL1_SCL_MANUAL_REPLICATE_CONTROL__SI          = 0x1E46;
static constexpr u32 mmSCL1_SCL_MODE_CHANGE_DET1__SI                  = 0x1E60;
static constexpr u32 mmSCL1_SCL_MODE_CHANGE_DET2__SI                  = 0x1E61;
static constexpr u32 mmSCL1_SCL_MODE_CHANGE_DET3__SI                  = 0x1E62;
static constexpr u32 mmSCL1_SCL_MODE_CHANGE_MASK__SI                  = 0x1E63;
static constexpr u32 mmSCL1_SCL_TAP_CONTROL__SI                       = 0x1E43;
static constexpr u32 mmSCL1_SCL_TEST_DEBUG_DATA__SI                   = 0x1E6C;
static constexpr u32 mmSCL1_SCL_TEST_DEBUG_INDEX__SI                  = 0x1E6B;
static constexpr u32 mmSCL1_SCL_UPDATE__SI                            = 0x1E51;
static constexpr u32 mmSCL1_SCL_VERT_FILTER_CONTROL__SI               = 0x1E4E;
static constexpr u32 mmSCL1_SCL_VERT_FILTER_INIT_BOT__SI              = 0x1E57;
static constexpr u32 mmSCL1_SCL_VERT_FILTER_INIT__SI                  = 0x1E50;
static constexpr u32 mmSCL1_SCL_VERT_FILTER_SCALE_RATIO__SI           = 0x1E4F;
static constexpr u32 mmSCL1_VIEWPORT_SIZE__SI                         = 0x1E5D;
static constexpr u32 mmSCL1_VIEWPORT_START__SI                        = 0x1E5C;
static constexpr u32 mmSCL2_EXT_OVERSCAN_LEFT_RIGHT__SI               = 0x415E;
static constexpr u32 mmSCL2_EXT_OVERSCAN_TOP_BOTTOM__SI               = 0x415F;
static constexpr u32 mmSCL2_SCL_ALU_CONTROL__SI                       = 0x4154;
static constexpr u32 mmSCL2_SCL_AUTOMATIC_MODE_CONTROL__SI            = 0x4147;
static constexpr u32 mmSCL2_SCL_BYPASS_CONTROL__SI                    = 0x4145;
static constexpr u32 mmSCL2_SCL_COEF_RAM_CONFLICT_STATUS__SI          = 0x4155;
static constexpr u32 mmSCL2_SCL_COEF_RAM_SELECT__SI                   = 0x4140;
static constexpr u32 mmSCL2_SCL_COEF_RAM_TAP_DATA__SI                 = 0x4141;
static constexpr u32 mmSCL2_SCL_CONTROL__SI                           = 0x4144;
static constexpr u32 mmSCL2_SCL_DEBUG__SI                             = 0x416A;
static constexpr u32 mmSCL2_SCL_F_SHARP_CONTROL__SI                   = 0x4153;
static constexpr u32 mmSCL2_SCL_HORZ_FILTER_CONTROL__SI               = 0x414A;
static constexpr u32 mmSCL2_SCL_HORZ_FILTER_SCALE_RATIO__SI           = 0x414B;
static constexpr u32 mmSCL2_SCL_MANUAL_REPLICATE_CONTROL__SI          = 0x4146;
static constexpr u32 mmSCL2_SCL_MODE_CHANGE_DET1__SI                  = 0x4160;
static constexpr u32 mmSCL2_SCL_MODE_CHANGE_DET2__SI                  = 0x4161;
static constexpr u32 mmSCL2_SCL_MODE_CHANGE_DET3__SI                  = 0x4162;
static constexpr u32 mmSCL2_SCL_MODE_CHANGE_MASK__SI                  = 0x4163;
static constexpr u32 mmSCL2_SCL_TAP_CONTROL__SI                       = 0x4143;
static constexpr u32 mmSCL2_SCL_TEST_DEBUG_DATA__SI                   = 0x416C;
static constexpr u32 mmSCL2_SCL_TEST_DEBUG_INDEX__SI                  = 0x416B;
static constexpr u32 mmSCL2_SCL_UPDATE__SI                            = 0x4151;
static constexpr u32 mmSCL2_SCL_VERT_FILTER_CONTROL__SI               = 0x414E;
static constexpr u32 mmSCL2_SCL_VERT_FILTER_INIT_BOT__SI              = 0x4157;
static constexpr u32 mmSCL2_SCL_VERT_FILTER_INIT__SI                  = 0x4150;
static constexpr u32 mmSCL2_SCL_VERT_FILTER_SCALE_RATIO__SI           = 0x414F;
static constexpr u32 mmSCL2_VIEWPORT_SIZE__SI                         = 0x415D;
static constexpr u32 mmSCL2_VIEWPORT_START__SI                        = 0x415C;
static constexpr u32 mmSCL3_EXT_OVERSCAN_LEFT_RIGHT__SI               = 0x445E;
static constexpr u32 mmSCL3_EXT_OVERSCAN_TOP_BOTTOM__SI               = 0x445F;
static constexpr u32 mmSCL3_SCL_ALU_CONTROL__SI                       = 0x4454;
static constexpr u32 mmSCL3_SCL_AUTOMATIC_MODE_CONTROL__SI            = 0x4447;
static constexpr u32 mmSCL3_SCL_BYPASS_CONTROL__SI                    = 0x4445;
static constexpr u32 mmSCL3_SCL_COEF_RAM_CONFLICT_STATUS__SI          = 0x4455;
static constexpr u32 mmSCL3_SCL_COEF_RAM_SELECT__SI                   = 0x4440;
static constexpr u32 mmSCL3_SCL_COEF_RAM_TAP_DATA__SI                 = 0x4441;
static constexpr u32 mmSCL3_SCL_CONTROL__SI                           = 0x4444;
static constexpr u32 mmSCL3_SCL_DEBUG__SI                             = 0x446A;
static constexpr u32 mmSCL3_SCL_F_SHARP_CONTROL__SI                   = 0x4453;
static constexpr u32 mmSCL3_SCL_HORZ_FILTER_CONTROL__SI               = 0x444A;
static constexpr u32 mmSCL3_SCL_HORZ_FILTER_SCALE_RATIO__SI           = 0x444B;
static constexpr u32 mmSCL3_SCL_MANUAL_REPLICATE_CONTROL__SI          = 0x4446;
static constexpr u32 mmSCL3_SCL_MODE_CHANGE_DET1__SI                  = 0x4460;
static constexpr u32 mmSCL3_SCL_MODE_CHANGE_DET2__SI                  = 0x4461;
static constexpr u32 mmSCL3_SCL_MODE_CHANGE_DET3__SI                  = 0x4462;
static constexpr u32 mmSCL3_SCL_MODE_CHANGE_MASK__SI                  = 0x4463;
static constexpr u32 mmSCL3_SCL_TAP_CONTROL__SI                       = 0x4443;
static constexpr u32 mmSCL3_SCL_TEST_DEBUG_DATA__SI                   = 0x446C;
static constexpr u32 mmSCL3_SCL_TEST_DEBUG_INDEX__SI                  = 0x446B;
static constexpr u32 mmSCL3_SCL_UPDATE__SI                            = 0x4451;
static constexpr u32 mmSCL3_SCL_VERT_FILTER_CONTROL__SI               = 0x444E;
static constexpr u32 mmSCL3_SCL_VERT_FILTER_INIT_BOT__SI              = 0x4457;
static constexpr u32 mmSCL3_SCL_VERT_FILTER_INIT__SI                  = 0x4450;
static constexpr u32 mmSCL3_SCL_VERT_FILTER_SCALE_RATIO__SI           = 0x444F;
static constexpr u32 mmSCL3_VIEWPORT_SIZE__SI                         = 0x445D;
static constexpr u32 mmSCL3_VIEWPORT_START__SI                        = 0x445C;
static constexpr u32 mmSCL4_EXT_OVERSCAN_LEFT_RIGHT__SI               = 0x475E;
static constexpr u32 mmSCL4_EXT_OVERSCAN_TOP_BOTTOM__SI               = 0x475F;
static constexpr u32 mmSCL4_SCL_ALU_CONTROL__SI                       = 0x4754;
static constexpr u32 mmSCL4_SCL_AUTOMATIC_MODE_CONTROL__SI            = 0x4747;
static constexpr u32 mmSCL4_SCL_BYPASS_CONTROL__SI                    = 0x4745;
static constexpr u32 mmSCL4_SCL_COEF_RAM_CONFLICT_STATUS__SI          = 0x4755;
static constexpr u32 mmSCL4_SCL_COEF_RAM_SELECT__SI                   = 0x4740;
static constexpr u32 mmSCL4_SCL_COEF_RAM_TAP_DATA__SI                 = 0x4741;
static constexpr u32 mmSCL4_SCL_CONTROL__SI                           = 0x4744;
static constexpr u32 mmSCL4_SCL_DEBUG__SI                             = 0x476A;
static constexpr u32 mmSCL4_SCL_F_SHARP_CONTROL__SI                   = 0x4753;
static constexpr u32 mmSCL4_SCL_HORZ_FILTER_CONTROL__SI               = 0x474A;
static constexpr u32 mmSCL4_SCL_HORZ_FILTER_SCALE_RATIO__SI           = 0x474B;
static constexpr u32 mmSCL4_SCL_MANUAL_REPLICATE_CONTROL__SI          = 0x4746;
static constexpr u32 mmSCL4_SCL_MODE_CHANGE_DET1__SI                  = 0x4760;
static constexpr u32 mmSCL4_SCL_MODE_CHANGE_DET2__SI                  = 0x4761;
static constexpr u32 mmSCL4_SCL_MODE_CHANGE_DET3__SI                  = 0x4762;
static constexpr u32 mmSCL4_SCL_MODE_CHANGE_MASK__SI                  = 0x4763;
static constexpr u32 mmSCL4_SCL_TAP_CONTROL__SI                       = 0x4743;
static constexpr u32 mmSCL4_SCL_TEST_DEBUG_DATA__SI                   = 0x476C;
static constexpr u32 mmSCL4_SCL_TEST_DEBUG_INDEX__SI                  = 0x476B;
static constexpr u32 mmSCL4_SCL_UPDATE__SI                            = 0x4751;
static constexpr u32 mmSCL4_SCL_VERT_FILTER_CONTROL__SI               = 0x474E;
static constexpr u32 mmSCL4_SCL_VERT_FILTER_INIT_BOT__SI              = 0x4757;
static constexpr u32 mmSCL4_SCL_VERT_FILTER_INIT__SI                  = 0x4750;
static constexpr u32 mmSCL4_SCL_VERT_FILTER_SCALE_RATIO__SI           = 0x474F;
static constexpr u32 mmSCL4_VIEWPORT_SIZE__SI                         = 0x475D;
static constexpr u32 mmSCL4_VIEWPORT_START__SI                        = 0x475C;
static constexpr u32 mmSCL5_EXT_OVERSCAN_LEFT_RIGHT__SI               = 0x4A5E;
static constexpr u32 mmSCL5_EXT_OVERSCAN_TOP_BOTTOM__SI               = 0x4A5F;
static constexpr u32 mmSCL5_SCL_ALU_CONTROL__SI                       = 0x4A54;
static constexpr u32 mmSCL5_SCL_AUTOMATIC_MODE_CONTROL__SI            = 0x4A47;
static constexpr u32 mmSCL5_SCL_BYPASS_CONTROL__SI                    = 0x4A45;
static constexpr u32 mmSCL5_SCL_COEF_RAM_CONFLICT_STATUS__SI          = 0x4A55;
static constexpr u32 mmSCL5_SCL_COEF_RAM_SELECT__SI                   = 0x4A40;
static constexpr u32 mmSCL5_SCL_COEF_RAM_TAP_DATA__SI                 = 0x4A41;
static constexpr u32 mmSCL5_SCL_CONTROL__SI                           = 0x4A44;
static constexpr u32 mmSCL5_SCL_DEBUG__SI                             = 0x4A6A;
static constexpr u32 mmSCL5_SCL_F_SHARP_CONTROL__SI                   = 0x4A53;
static constexpr u32 mmSCL5_SCL_HORZ_FILTER_CONTROL__SI               = 0x4A4A;
static constexpr u32 mmSCL5_SCL_HORZ_FILTER_SCALE_RATIO__SI           = 0x4A4B;
static constexpr u32 mmSCL5_SCL_MANUAL_REPLICATE_CONTROL__SI          = 0x4A46;
static constexpr u32 mmSCL5_SCL_MODE_CHANGE_DET1__SI                  = 0x4A60;
static constexpr u32 mmSCL5_SCL_MODE_CHANGE_DET2__SI                  = 0x4A61;
static constexpr u32 mmSCL5_SCL_MODE_CHANGE_DET3__SI                  = 0x4A62;
static constexpr u32 mmSCL5_SCL_MODE_CHANGE_MASK__SI                  = 0x4A63;
static constexpr u32 mmSCL5_SCL_TAP_CONTROL__SI                       = 0x4A43;
static constexpr u32 mmSCL5_SCL_TEST_DEBUG_DATA__SI                   = 0x4A6C;
static constexpr u32 mmSCL5_SCL_TEST_DEBUG_INDEX__SI                  = 0x4A6B;
static constexpr u32 mmSCL5_SCL_UPDATE__SI                            = 0x4A51;
static constexpr u32 mmSCL5_SCL_VERT_FILTER_CONTROL__SI               = 0x4A4E;
static constexpr u32 mmSCL5_SCL_VERT_FILTER_INIT_BOT__SI              = 0x4A57;
static constexpr u32 mmSCL5_SCL_VERT_FILTER_INIT__SI                  = 0x4A50;
static constexpr u32 mmSCL5_SCL_VERT_FILTER_SCALE_RATIO__SI           = 0x4A4F;
static constexpr u32 mmSCL5_VIEWPORT_SIZE__SI                         = 0x4A5D;
static constexpr u32 mmSCL5_VIEWPORT_START__SI                        = 0x4A5C;
static constexpr u32 mmSCLK_CGTT_BLK_CTRL_REG__SI                     = 0x0129;
static constexpr u32 mmSCLK_PWRMGT_CNTL__SI                           = 0x01E2;
static constexpr u32 mmSCL_ALU_CONTROL__SI__VI                        = 0x1B54;
static constexpr u32 mmSCL_AUTOMATIC_MODE_CONTROL__SI__VI             = 0x1B47;
static constexpr u32 mmSCL_BYPASS_CONTROL__SI__VI                     = 0x1B45;
static constexpr u32 mmSCL_COEF_RAM_CONFLICT_STATUS__SI__VI           = 0x1B55;
static constexpr u32 mmSCL_COEF_RAM_SELECT__SI__VI                    = 0x1B40;
static constexpr u32 mmSCL_COEF_RAM_TAP_DATA__SI__VI                  = 0x1B41;
static constexpr u32 mmSCL_CONTROL__SI__VI                            = 0x1B44;
static constexpr u32 mmSCL_DEBUG__SI__VI                              = 0x1B6A;
static constexpr u32 mmSCL_F_SHARP_CONTROL__SI__VI                    = 0x1B53;
static constexpr u32 mmSCL_HORZ_FILTER_CONTROL__SI                    = 0x1B4A;
static constexpr u32 mmSCL_HORZ_FILTER_SCALE_RATIO__SI                = 0x1B4B;
static constexpr u32 mmSCL_MANUAL_REPLICATE_CONTROL__SI__VI           = 0x1B46;
static constexpr u32 mmSCL_MODE_CHANGE_DET1__SI__VI                   = 0x1B60;
static constexpr u32 mmSCL_MODE_CHANGE_DET2__SI__VI                   = 0x1B61;
static constexpr u32 mmSCL_MODE_CHANGE_DET3__SI__VI                   = 0x1B62;
static constexpr u32 mmSCL_MODE_CHANGE_MASK__SI__VI                   = 0x1B63;
static constexpr u32 mmSCL_TAP_CONTROL__SI__VI                        = 0x1B43;
static constexpr u32 mmSCL_TEST_DEBUG_DATA__SI__VI                    = 0x1B6C;
static constexpr u32 mmSCL_TEST_DEBUG_INDEX__SI__VI                   = 0x1B6B;
static constexpr u32 mmSCL_UPDATE__SI__VI                             = 0x1B51;
static constexpr u32 mmSCL_VERT_FILTER_CONTROL__SI                    = 0x1B4E;
static constexpr u32 mmSCL_VERT_FILTER_INIT_BOT__SI                   = 0x1B57;
static constexpr u32 mmSCL_VERT_FILTER_INIT__SI                       = 0x1B50;
static constexpr u32 mmSCL_VERT_FILTER_SCALE_RATIO__SI                = 0x1B4F;
static constexpr u32 mmSCRATCH_ADDR__CI__VI                           = 0xC051;
static constexpr u32 mmSCRATCH_ADDR__SI                               = 0x2151;
static constexpr u32 mmSCRATCH_REG0__CI__VI                           = 0xC040;
static constexpr u32 mmSCRATCH_REG0__SI                               = 0x2140;
static constexpr u32 mmSCRATCH_REG1__CI__VI                           = 0xC041;
static constexpr u32 mmSCRATCH_REG1__SI                               = 0x2141;
static constexpr u32 mmSCRATCH_REG2__CI__VI                           = 0xC042;
static constexpr u32 mmSCRATCH_REG2__SI                               = 0x2142;
static constexpr u32 mmSCRATCH_REG3__CI__VI                           = 0xC043;
static constexpr u32 mmSCRATCH_REG3__SI                               = 0x2143;
static constexpr u32 mmSCRATCH_REG4__CI__VI                           = 0xC044;
static constexpr u32 mmSCRATCH_REG4__SI                               = 0x2144;
static constexpr u32 mmSCRATCH_REG5__CI__VI                           = 0xC045;
static constexpr u32 mmSCRATCH_REG5__SI                               = 0x2145;
static constexpr u32 mmSCRATCH_REG6__CI__VI                           = 0xC046;
static constexpr u32 mmSCRATCH_REG6__SI                               = 0x2146;
static constexpr u32 mmSCRATCH_REG7__CI__VI                           = 0xC047;
static constexpr u32 mmSCRATCH_REG7__SI                               = 0x2147;
static constexpr u32 mmSCRATCH_UMSK__CI__VI                           = 0xC050;
static constexpr u32 mmSCRATCH_UMSK__SI                               = 0x2150;
static constexpr u32 mmSDMA0_CHICKEN_BITS__CI__VI                     = 0x3405;
static constexpr u32 mmSDMA0_CLK_CTRL__CI__VI                         = 0x3403;
static constexpr u32 mmSDMA0_CNTL__CI__VI                             = 0x3404;
static constexpr u32 mmSDMA0_F32_CNTL__CI__VI                         = 0x3412;
static constexpr u32 mmSDMA0_FREEZE__CI__VI                           = 0x3413;
static constexpr u32 mmSDMA0_GFX_APE1_CNTL__CI__VI                    = 0x34A8;
static constexpr u32 mmSDMA0_GFX_CONTEXT_CNTL__CI__VI                 = 0x3493;
static constexpr u32 mmSDMA0_GFX_CONTEXT_STATUS__CI__VI               = 0x3491;
static constexpr u32 mmSDMA0_GFX_IB_BASE_HI__CI__VI                   = 0x348E;
static constexpr u32 mmSDMA0_GFX_IB_BASE_LO__CI__VI                   = 0x348D;
static constexpr u32 mmSDMA0_GFX_IB_CNTL__CI__VI                      = 0x348A;
static constexpr u32 mmSDMA0_GFX_IB_OFFSET__CI__VI                    = 0x348C;
static constexpr u32 mmSDMA0_GFX_IB_RPTR__CI__VI                      = 0x348B;
static constexpr u32 mmSDMA0_GFX_IB_SIZE__CI__VI                      = 0x348F;
static constexpr u32 mmSDMA0_GFX_RB_BASE_HI__CI__VI                   = 0x3482;
static constexpr u32 mmSDMA0_GFX_RB_BASE__CI__VI                      = 0x3481;
static constexpr u32 mmSDMA0_GFX_RB_CNTL__CI__VI                      = 0x3480;
static constexpr u32 mmSDMA0_GFX_RB_RPTR_ADDR_HI__CI__VI              = 0x3488;
static constexpr u32 mmSDMA0_GFX_RB_RPTR_ADDR_LO__CI__VI              = 0x3489;
static constexpr u32 mmSDMA0_GFX_RB_RPTR__CI__VI                      = 0x3483;
static constexpr u32 mmSDMA0_GFX_RB_WPTR_POLL_ADDR_HI__CI__VI         = 0x3486;
static constexpr u32 mmSDMA0_GFX_RB_WPTR_POLL_ADDR_LO__CI__VI         = 0x3487;
static constexpr u32 mmSDMA0_GFX_RB_WPTR_POLL_CNTL__CI__VI            = 0x3485;
static constexpr u32 mmSDMA0_GFX_RB_WPTR__CI__VI                      = 0x3484;
static constexpr u32 mmSDMA0_GFX_SKIP_CNTL__CI__VI                    = 0x3490;
static constexpr u32 mmSDMA0_GFX_VIRTUAL_ADDR__CI__VI                 = 0x34A7;
static constexpr u32 mmSDMA0_HASH__CI__VI                             = 0x3407;
static constexpr u32 mmSDMA0_IB_OFFSET_FETCH__CI__VI                  = 0x340B;
static constexpr u32 mmSDMA0_PERFCOUNTER0_RESULT__CI                  = 0x3410;
static constexpr u32 mmSDMA0_PERFCOUNTER1_RESULT__CI                  = 0x3411;
static constexpr u32 mmSDMA0_PERFMON_CNTL__CI                         = 0x340F;
static constexpr u32 mmSDMA0_PHASE0_QUANTUM__CI__VI                   = 0x3414;
static constexpr u32 mmSDMA0_PHASE1_QUANTUM__CI__VI                   = 0x3415;
static constexpr u32 mmSDMA0_POWER_CNTL__CI__VI                       = 0x3402;
static constexpr u32 mmSDMA0_PROGRAM__CI__VI                          = 0x340C;
static constexpr u32 mmSDMA0_RB_RPTR_FETCH__CI__VI                    = 0x340A;
static constexpr u32 mmSDMA0_RLC0_APE1_CNTL__CI__VI                   = 0x3528;
static constexpr u32 mmSDMA0_RLC0_CONTEXT_STATUS__CI__VI              = 0x3511;
static constexpr u32 mmSDMA0_RLC0_DOORBELL_LOG__CI__VI                = 0x3529;
static constexpr u32 mmSDMA0_RLC0_DOORBELL__CI__VI                    = 0x3512;
static constexpr u32 mmSDMA0_RLC0_IB_BASE_HI__CI__VI                  = 0x350E;
static constexpr u32 mmSDMA0_RLC0_IB_BASE_LO__CI__VI                  = 0x350D;
static constexpr u32 mmSDMA0_RLC0_IB_CNTL__CI__VI                     = 0x350A;
static constexpr u32 mmSDMA0_RLC0_IB_OFFSET__CI__VI                   = 0x350C;
static constexpr u32 mmSDMA0_RLC0_IB_RPTR__CI__VI                     = 0x350B;
static constexpr u32 mmSDMA0_RLC0_IB_SIZE__CI__VI                     = 0x350F;
static constexpr u32 mmSDMA0_RLC0_RB_BASE_HI__CI__VI                  = 0x3502;
static constexpr u32 mmSDMA0_RLC0_RB_BASE__CI__VI                     = 0x3501;
static constexpr u32 mmSDMA0_RLC0_RB_CNTL__CI__VI                     = 0x3500;
static constexpr u32 mmSDMA0_RLC0_RB_RPTR_ADDR_HI__CI__VI             = 0x3508;
static constexpr u32 mmSDMA0_RLC0_RB_RPTR_ADDR_LO__CI__VI             = 0x3509;
static constexpr u32 mmSDMA0_RLC0_RB_RPTR__CI__VI                     = 0x3503;
static constexpr u32 mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_HI__CI__VI        = 0x3506;
static constexpr u32 mmSDMA0_RLC0_RB_WPTR_POLL_ADDR_LO__CI__VI        = 0x3507;
static constexpr u32 mmSDMA0_RLC0_RB_WPTR_POLL_CNTL__CI__VI           = 0x3505;
static constexpr u32 mmSDMA0_RLC0_RB_WPTR__CI__VI                     = 0x3504;
static constexpr u32 mmSDMA0_RLC0_SKIP_CNTL__CI__VI                   = 0x3510;
static constexpr u32 mmSDMA0_RLC0_VIRTUAL_ADDR__CI__VI                = 0x3527;
static constexpr u32 mmSDMA0_RLC1_APE1_CNTL__CI__VI                   = 0x35A8;
static constexpr u32 mmSDMA0_RLC1_CONTEXT_STATUS__CI__VI              = 0x3591;
static constexpr u32 mmSDMA0_RLC1_DOORBELL_LOG__CI__VI                = 0x35A9;
static constexpr u32 mmSDMA0_RLC1_DOORBELL__CI__VI                    = 0x3592;
static constexpr u32 mmSDMA0_RLC1_IB_BASE_HI__CI__VI                  = 0x358E;
static constexpr u32 mmSDMA0_RLC1_IB_BASE_LO__CI__VI                  = 0x358D;
static constexpr u32 mmSDMA0_RLC1_IB_CNTL__CI__VI                     = 0x358A;
static constexpr u32 mmSDMA0_RLC1_IB_OFFSET__CI__VI                   = 0x358C;
static constexpr u32 mmSDMA0_RLC1_IB_RPTR__CI__VI                     = 0x358B;
static constexpr u32 mmSDMA0_RLC1_IB_SIZE__CI__VI                     = 0x358F;
static constexpr u32 mmSDMA0_RLC1_RB_BASE_HI__CI__VI                  = 0x3582;
static constexpr u32 mmSDMA0_RLC1_RB_BASE__CI__VI                     = 0x3581;
static constexpr u32 mmSDMA0_RLC1_RB_CNTL__CI__VI                     = 0x3580;
static constexpr u32 mmSDMA0_RLC1_RB_RPTR_ADDR_HI__CI__VI             = 0x3588;
static constexpr u32 mmSDMA0_RLC1_RB_RPTR_ADDR_LO__CI__VI             = 0x3589;
static constexpr u32 mmSDMA0_RLC1_RB_RPTR__CI__VI                     = 0x3583;
static constexpr u32 mmSDMA0_RLC1_RB_WPTR_POLL_ADDR_HI__CI__VI        = 0x3586;
static constexpr u32 mmSDMA0_RLC1_RB_WPTR_POLL_ADDR_LO__CI__VI        = 0x3587;
static constexpr u32 mmSDMA0_RLC1_RB_WPTR_POLL_CNTL__CI__VI           = 0x3585;
static constexpr u32 mmSDMA0_RLC1_RB_WPTR__CI__VI                     = 0x3584;
static constexpr u32 mmSDMA0_RLC1_SKIP_CNTL__CI__VI                   = 0x3590;
static constexpr u32 mmSDMA0_RLC1_VIRTUAL_ADDR__CI__VI                = 0x35A7;
static constexpr u32 mmSDMA0_SEM_INCOMPLETE_TIMER_CNTL__CI            = 0x3408;
static constexpr u32 mmSDMA0_SEM_WAIT_FAIL_TIMER_CNTL__CI__VI         = 0x3409;
static constexpr u32 mmSDMA0_STATUS1_REG__CI__VI                      = 0x340E;
static constexpr u32 mmSDMA0_STATUS_REG__CI__VI                       = 0x340D;
static constexpr u32 mmSDMA0_TILING_CONFIG__CI__VI                    = 0x3406;
static constexpr u32 mmSDMA0_UCODE_ADDR__CI__VI                       = 0x3400;
static constexpr u32 mmSDMA0_UCODE_DATA__CI__VI                       = 0x3401;
static constexpr u32 mmSDMA1_CHICKEN_BITS__CI__VI                     = 0x3605;
static constexpr u32 mmSDMA1_CLK_CTRL__CI__VI                         = 0x3603;
static constexpr u32 mmSDMA1_CNTL__CI__VI                             = 0x3604;
static constexpr u32 mmSDMA1_CONFIG__CI__VI                           = 0x0F92;
static constexpr u32 mmSDMA1_F32_CNTL__CI__VI                         = 0x3612;
static constexpr u32 mmSDMA1_FREEZE__CI__VI                           = 0x3613;
static constexpr u32 mmSDMA1_GFX_APE1_CNTL__CI__VI                    = 0x36A8;
static constexpr u32 mmSDMA1_GFX_CONTEXT_CNTL__CI__VI                 = 0x3693;
static constexpr u32 mmSDMA1_GFX_CONTEXT_STATUS__CI__VI               = 0x3691;
static constexpr u32 mmSDMA1_GFX_IB_BASE_HI__CI__VI                   = 0x368E;
static constexpr u32 mmSDMA1_GFX_IB_BASE_LO__CI__VI                   = 0x368D;
static constexpr u32 mmSDMA1_GFX_IB_CNTL__CI__VI                      = 0x368A;
static constexpr u32 mmSDMA1_GFX_IB_OFFSET__CI__VI                    = 0x368C;
static constexpr u32 mmSDMA1_GFX_IB_RPTR__CI__VI                      = 0x368B;
static constexpr u32 mmSDMA1_GFX_IB_SIZE__CI__VI                      = 0x368F;
static constexpr u32 mmSDMA1_GFX_RB_BASE_HI__CI__VI                   = 0x3682;
static constexpr u32 mmSDMA1_GFX_RB_BASE__CI__VI                      = 0x3681;
static constexpr u32 mmSDMA1_GFX_RB_CNTL__CI__VI                      = 0x3680;
static constexpr u32 mmSDMA1_GFX_RB_RPTR_ADDR_HI__CI__VI              = 0x3688;
static constexpr u32 mmSDMA1_GFX_RB_RPTR_ADDR_LO__CI__VI              = 0x3689;
static constexpr u32 mmSDMA1_GFX_RB_RPTR__CI__VI                      = 0x3683;
static constexpr u32 mmSDMA1_GFX_RB_WPTR_POLL_ADDR_HI__CI__VI         = 0x3686;
static constexpr u32 mmSDMA1_GFX_RB_WPTR_POLL_ADDR_LO__CI__VI         = 0x3687;
static constexpr u32 mmSDMA1_GFX_RB_WPTR_POLL_CNTL__CI__VI            = 0x3685;
static constexpr u32 mmSDMA1_GFX_RB_WPTR__CI__VI                      = 0x3684;
static constexpr u32 mmSDMA1_GFX_SKIP_CNTL__CI__VI                    = 0x3690;
static constexpr u32 mmSDMA1_GFX_VIRTUAL_ADDR__CI__VI                 = 0x36A7;
static constexpr u32 mmSDMA1_HASH__CI__VI                             = 0x3607;
static constexpr u32 mmSDMA1_IB_OFFSET_FETCH__CI__VI                  = 0x360B;
static constexpr u32 mmSDMA1_PERFCOUNTER0_RESULT__CI                  = 0x3610;
static constexpr u32 mmSDMA1_PERFCOUNTER1_RESULT__CI                  = 0x3611;
static constexpr u32 mmSDMA1_PERFMON_CNTL__CI                         = 0x360F;
static constexpr u32 mmSDMA1_PHASE0_QUANTUM__CI__VI                   = 0x3614;
static constexpr u32 mmSDMA1_PHASE1_QUANTUM__CI__VI                   = 0x3615;
static constexpr u32 mmSDMA1_POWER_CNTL__CI__VI                       = 0x3602;
static constexpr u32 mmSDMA1_PROGRAM__CI__VI                          = 0x360C;
static constexpr u32 mmSDMA1_RB_RPTR_FETCH__CI__VI                    = 0x360A;
static constexpr u32 mmSDMA1_RLC0_APE1_CNTL__CI__VI                   = 0x3728;
static constexpr u32 mmSDMA1_RLC0_CONTEXT_STATUS__CI__VI              = 0x3711;
static constexpr u32 mmSDMA1_RLC0_DOORBELL_LOG__CI__VI                = 0x3729;
static constexpr u32 mmSDMA1_RLC0_DOORBELL__CI__VI                    = 0x3712;
static constexpr u32 mmSDMA1_RLC0_IB_BASE_HI__CI__VI                  = 0x370E;
static constexpr u32 mmSDMA1_RLC0_IB_BASE_LO__CI__VI                  = 0x370D;
static constexpr u32 mmSDMA1_RLC0_IB_CNTL__CI__VI                     = 0x370A;
static constexpr u32 mmSDMA1_RLC0_IB_OFFSET__CI__VI                   = 0x370C;
static constexpr u32 mmSDMA1_RLC0_IB_RPTR__CI__VI                     = 0x370B;
static constexpr u32 mmSDMA1_RLC0_IB_SIZE__CI__VI                     = 0x370F;
static constexpr u32 mmSDMA1_RLC0_RB_BASE_HI__CI__VI                  = 0x3702;
static constexpr u32 mmSDMA1_RLC0_RB_BASE__CI__VI                     = 0x3701;
static constexpr u32 mmSDMA1_RLC0_RB_CNTL__CI__VI                     = 0x3700;
static constexpr u32 mmSDMA1_RLC0_RB_RPTR_ADDR_HI__CI__VI             = 0x3708;
static constexpr u32 mmSDMA1_RLC0_RB_RPTR_ADDR_LO__CI__VI             = 0x3709;
static constexpr u32 mmSDMA1_RLC0_RB_RPTR__CI__VI                     = 0x3703;
static constexpr u32 mmSDMA1_RLC0_RB_WPTR_POLL_ADDR_HI__CI__VI        = 0x3706;
static constexpr u32 mmSDMA1_RLC0_RB_WPTR_POLL_ADDR_LO__CI__VI        = 0x3707;
static constexpr u32 mmSDMA1_RLC0_RB_WPTR_POLL_CNTL__CI__VI           = 0x3705;
static constexpr u32 mmSDMA1_RLC0_RB_WPTR__CI__VI                     = 0x3704;
static constexpr u32 mmSDMA1_RLC0_SKIP_CNTL__CI__VI                   = 0x3710;
static constexpr u32 mmSDMA1_RLC0_VIRTUAL_ADDR__CI__VI                = 0x3727;
static constexpr u32 mmSDMA1_RLC1_APE1_CNTL__CI__VI                   = 0x37A8;
static constexpr u32 mmSDMA1_RLC1_CONTEXT_STATUS__CI__VI              = 0x3791;
static constexpr u32 mmSDMA1_RLC1_DOORBELL_LOG__CI__VI                = 0x37A9;
static constexpr u32 mmSDMA1_RLC1_DOORBELL__CI__VI                    = 0x3792;
static constexpr u32 mmSDMA1_RLC1_IB_BASE_HI__CI__VI                  = 0x378E;
static constexpr u32 mmSDMA1_RLC1_IB_BASE_LO__CI__VI                  = 0x378D;
static constexpr u32 mmSDMA1_RLC1_IB_CNTL__CI__VI                     = 0x378A;
static constexpr u32 mmSDMA1_RLC1_IB_OFFSET__CI__VI                   = 0x378C;
static constexpr u32 mmSDMA1_RLC1_IB_RPTR__CI__VI                     = 0x378B;
static constexpr u32 mmSDMA1_RLC1_IB_SIZE__CI__VI                     = 0x378F;
static constexpr u32 mmSDMA1_RLC1_RB_BASE_HI__CI__VI                  = 0x3782;
static constexpr u32 mmSDMA1_RLC1_RB_BASE__CI__VI                     = 0x3781;
static constexpr u32 mmSDMA1_RLC1_RB_CNTL__CI__VI                     = 0x3780;
static constexpr u32 mmSDMA1_RLC1_RB_RPTR_ADDR_HI__CI__VI             = 0x3788;
static constexpr u32 mmSDMA1_RLC1_RB_RPTR_ADDR_LO__CI__VI             = 0x3789;
static constexpr u32 mmSDMA1_RLC1_RB_RPTR__CI__VI                     = 0x3783;
static constexpr u32 mmSDMA1_RLC1_RB_WPTR_POLL_ADDR_HI__CI__VI        = 0x3786;
static constexpr u32 mmSDMA1_RLC1_RB_WPTR_POLL_ADDR_LO__CI__VI        = 0x3787;
static constexpr u32 mmSDMA1_RLC1_RB_WPTR_POLL_CNTL__CI__VI           = 0x3785;
static constexpr u32 mmSDMA1_RLC1_RB_WPTR__CI__VI                     = 0x3784;
static constexpr u32 mmSDMA1_RLC1_SKIP_CNTL__CI__VI                   = 0x3790;
static constexpr u32 mmSDMA1_RLC1_VIRTUAL_ADDR__CI__VI                = 0x37A7;
static constexpr u32 mmSDMA1_SEM_INCOMPLETE_TIMER_CNTL__CI            = 0x3608;
static constexpr u32 mmSDMA1_SEM_WAIT_FAIL_TIMER_CNTL__CI__VI         = 0x3609;
static constexpr u32 mmSDMA1_STATUS1_REG__CI__VI                      = 0x360E;
static constexpr u32 mmSDMA1_STATUS_REG__CI__VI                       = 0x360D;
static constexpr u32 mmSDMA1_TILING_CONFIG__CI__VI                    = 0x3606;
static constexpr u32 mmSDMA1_UCODE_ADDR__CI__VI                       = 0x3600;
static constexpr u32 mmSDMA1_UCODE_DATA__CI__VI                       = 0x3601;
static constexpr u32 mmSDMA_CONFIG__CI__VI                            = 0x0F91;
static constexpr u32 mmSDMA_PGFSM_CONFIG__CI__VI                      = 0x3417;
static constexpr u32 mmSDMA_PGFSM_READ__CI__VI                        = 0x3419;
static constexpr u32 mmSDMA_PGFSM_WRITE__CI__VI                       = 0x3418;
static constexpr u32 mmSDMA_POWER_GATING__CI__VI                      = 0x3416;
static constexpr u32 mmSEM_CHICKEN_BITS__CI__VI                       = 0x0F9E;
static constexpr u32 mmSEM_EDC_CONFIG__CI__VI                         = 0x0F9A;
static constexpr u32 mmSEM_MAILBOX_CLIENTCONFIG__CI__VI               = 0x0F9B;
static constexpr u32 mmSEM_MAILBOX_CLIENTCONFIG__SI                   = 0x0F9A;
static constexpr u32 mmSEM_MAILBOX_CONTROL__CI__VI                    = 0x0F9D;
static constexpr u32 mmSEM_MAILBOX_CONTROL__SI                        = 0x0F9C;
static constexpr u32 mmSEM_MAILBOX__CI__VI                            = 0x0F9C;
static constexpr u32 mmSEM_MAILBOX__SI                                = 0x0F9B;
static constexpr u32 mmSEM_MCIF_CONFIG                                = 0x0F90;
static constexpr u32 mmSEM_STATUS__CI__VI                             = 0x0F99;
static constexpr u32 mmSEQ8_DATA__SI__VI                              = 0x00F1;
static constexpr u32 mmSEQ8_IDX__SI__VI                               = 0x00F1;
static constexpr u32 mmSH_HIDDEN_PRIVATE_BASE_VMID__CI__VI            = 0x2580;
static constexpr u32 mmSH_MEM_APE1_BASE__CI__VI                       = 0x230B;
static constexpr u32 mmSH_MEM_APE1_LIMIT__CI__VI                      = 0x230C;
static constexpr u32 mmSH_MEM_BASES__CI__VI                           = 0x230A;
static constexpr u32 mmSH_MEM_CONFIG__CI__VI                          = 0x230D;
static constexpr u32 mmSH_STATIC_MEM_CONFIG__CI__VI                   = 0x2581;
static constexpr u32 mmSLAVE_COMM_CMD_REG__SI__VI                     = 0x1624;
static constexpr u32 mmSLAVE_COMM_CNTL_REG__SI__VI                    = 0x1625;
static constexpr u32 mmSLAVE_COMM_DATA_REG1__SI__VI                   = 0x1621;
static constexpr u32 mmSLAVE_COMM_DATA_REG2__SI__VI                   = 0x1622;
static constexpr u32 mmSLAVE_COMM_DATA_REG3__SI__VI                   = 0x1623;
static constexpr u32 mmSLAVE_HANG_ERROR                               = 0x153B;
static constexpr u32 mmSLAVE_HANG_PROTECTION_CNTL                     = 0x1536;
static constexpr u32 mmSLAVE_REQ_CREDIT_CNTL                          = 0x1517;
static constexpr u32 mmSMBCLK_PAD_CNTL__CI                            = 0x1523;
static constexpr u32 mmSMBDAT_PAD_CNTL__CI                            = 0x1522;
static constexpr u32 mmSMBUS_SLV_CNTL__CI                             = 0x14FD;
static constexpr u32 mmSMC_IND_ACCESS_CNTL__CI__VI                    = 0x0090;
static constexpr u32 mmSMC_IND_ACCESS_CNTL__SI                        = 0x008A;
static constexpr u32 mmSMC_IND_DATA                                   = 0x0081;
static constexpr u32 mmSMC_IND_DATA_0__CI__VI                         = 0x0081;
static constexpr u32 mmSMC_IND_DATA_1__CI__VI                         = 0x0083;
static constexpr u32 mmSMC_IND_DATA_2__CI__VI                         = 0x0085;
static constexpr u32 mmSMC_IND_DATA_3__CI__VI                         = 0x0087;
static constexpr u32 mmSMC_IND_DATA_4__CI__VI                         = 0x0089;
static constexpr u32 mmSMC_IND_DATA_5__CI__VI                         = 0x008B;
static constexpr u32 mmSMC_IND_DATA_6__CI__VI                         = 0x008D;
static constexpr u32 mmSMC_IND_DATA_7__CI__VI                         = 0x008F;
static constexpr u32 mmSMC_IND_INDEX                                  = 0x0080;
static constexpr u32 mmSMC_IND_INDEX_0__CI__VI                        = 0x0080;
static constexpr u32 mmSMC_IND_INDEX_1__CI__VI                        = 0x0082;
static constexpr u32 mmSMC_IND_INDEX_2__CI__VI                        = 0x0084;
static constexpr u32 mmSMC_IND_INDEX_3__CI__VI                        = 0x0086;
static constexpr u32 mmSMC_IND_INDEX_4__CI__VI                        = 0x0088;
static constexpr u32 mmSMC_IND_INDEX_5__CI__VI                        = 0x008A;
static constexpr u32 mmSMC_IND_INDEX_6__CI__VI                        = 0x008C;
static constexpr u32 mmSMC_IND_INDEX_7__CI__VI                        = 0x008E;
static constexpr u32 mmSMC_MESSAGE_0__CI__VI                          = 0x0094;
static constexpr u32 mmSMC_MESSAGE_0__SI                              = 0x008B;
static constexpr u32 mmSMC_MESSAGE_10__CI__VI                         = 0x00B9;
static constexpr u32 mmSMC_MESSAGE_11__CI__VI                         = 0x00BB;
static constexpr u32 mmSMC_MESSAGE_1__CI__VI                          = 0x0096;
static constexpr u32 mmSMC_MESSAGE_1__SI                              = 0x008D;
static constexpr u32 mmSMC_MESSAGE_2__CI__VI                          = 0x0098;
static constexpr u32 mmSMC_MESSAGE_3__CI__VI                          = 0x009A;
static constexpr u32 mmSMC_MESSAGE_4__CI__VI                          = 0x009C;
static constexpr u32 mmSMC_MESSAGE_5__CI__VI                          = 0x009E;
static constexpr u32 mmSMC_MESSAGE_6__CI__VI                          = 0x00A0;
static constexpr u32 mmSMC_MESSAGE_7__CI__VI                          = 0x00A2;
static constexpr u32 mmSMC_MESSAGE_8__CI__VI                          = 0x00B5;
static constexpr u32 mmSMC_MESSAGE_9__CI__VI                          = 0x00B7;
static constexpr u32 mmSMC_MSG_ARG_0__CI__VI                          = 0x00A4;
static constexpr u32 mmSMC_MSG_ARG_10__CI__VI                         = 0x00BF;
static constexpr u32 mmSMC_MSG_ARG_11__CI                             = 0x0091;
static constexpr u32 mmSMC_MSG_ARG_1__CI__VI                          = 0x00A5;
static constexpr u32 mmSMC_MSG_ARG_2__CI__VI                          = 0x00A6;
static constexpr u32 mmSMC_MSG_ARG_3__CI__VI                          = 0x00A7;
static constexpr u32 mmSMC_MSG_ARG_4__CI__VI                          = 0x00A8;
static constexpr u32 mmSMC_MSG_ARG_5__CI__VI                          = 0x00A9;
static constexpr u32 mmSMC_MSG_ARG_6__CI__VI                          = 0x00AA;
static constexpr u32 mmSMC_MSG_ARG_7__CI__VI                          = 0x00AB;
static constexpr u32 mmSMC_MSG_ARG_8__CI__VI                          = 0x00BD;
static constexpr u32 mmSMC_MSG_ARG_9__CI__VI                          = 0x00BE;
static constexpr u32 mmSMC_RESP_0__CI__VI                             = 0x0095;
static constexpr u32 mmSMC_RESP_0__SI                                 = 0x008C;
static constexpr u32 mmSMC_RESP_10__CI__VI                            = 0x00BA;
static constexpr u32 mmSMC_RESP_11__CI__VI                            = 0x00BC;
static constexpr u32 mmSMC_RESP_1__CI__VI                             = 0x0097;
static constexpr u32 mmSMC_RESP_1__SI                                 = 0x008E;
static constexpr u32 mmSMC_RESP_2__CI__VI                             = 0x0099;
static constexpr u32 mmSMC_RESP_3__CI__VI                             = 0x009B;
static constexpr u32 mmSMC_RESP_4__CI__VI                             = 0x009D;
static constexpr u32 mmSMC_RESP_5__CI__VI                             = 0x009F;
static constexpr u32 mmSMC_RESP_6__CI__VI                             = 0x00A1;
static constexpr u32 mmSMC_RESP_7__CI__VI                             = 0x00A3;
static constexpr u32 mmSMC_RESP_8__CI__VI                             = 0x00B6;
static constexpr u32 mmSMC_RESP_9__CI__VI                             = 0x00B8;
static constexpr u32 mmSMC_SCRATCH9__SI                               = 0x022A;
static constexpr u32 mmSMU_SMC_IND_DATA__CI__VI                       = 0x0081;
static constexpr u32 mmSMU_SMC_IND_INDEX__CI__VI                      = 0x0080;
static constexpr u32 mmSPI_ARB_CYCLES_0__CI__VI                       = 0x31C1;
static constexpr u32 mmSPI_ARB_CYCLES_0__SI                           = 0x243D;
static constexpr u32 mmSPI_ARB_CYCLES_1__CI__VI                       = 0x31C2;
static constexpr u32 mmSPI_ARB_CYCLES_1__SI                           = 0x243E;
static constexpr u32 mmSPI_ARB_PRIORITY__CI__VI                       = 0x31C0;
static constexpr u32 mmSPI_ARB_PRIORITY__SI                           = 0x243C;
static constexpr u32 mmSPI_BARYC_CNTL                                 = 0xA1B8;
static constexpr u32 mmSPI_CDBG_SYS_CS0__CI__VI                       = 0x31C5;
static constexpr u32 mmSPI_CDBG_SYS_CS1__CI__VI                       = 0x31C6;
static constexpr u32 mmSPI_CDBG_SYS_GFX__CI__VI                       = 0x31C3;
static constexpr u32 mmSPI_CDBG_SYS_HP3D__CI__VI                      = 0x31C4;
static constexpr u32 mmSPI_COMPUTE_QUEUE_RESET__CI__VI                = 0x31DB;
static constexpr u32 mmSPI_CONFIG_CNTL                                = 0x2440;
static constexpr u32 mmSPI_CONFIG_CNTL_1                              = 0x244F;
static constexpr u32 mmSPI_CSQ_WF_ACTIVE_COUNT_0__CI__VI              = 0x24DC;
static constexpr u32 mmSPI_CSQ_WF_ACTIVE_COUNT_1__CI__VI              = 0x24DD;
static constexpr u32 mmSPI_CSQ_WF_ACTIVE_COUNT_2__CI__VI              = 0x24DE;
static constexpr u32 mmSPI_CSQ_WF_ACTIVE_COUNT_3__CI__VI              = 0x24DF;
static constexpr u32 mmSPI_CSQ_WF_ACTIVE_COUNT_4__CI__VI              = 0x24E0;
static constexpr u32 mmSPI_CSQ_WF_ACTIVE_COUNT_5__CI__VI              = 0x24E1;
static constexpr u32 mmSPI_CSQ_WF_ACTIVE_COUNT_6__CI__VI              = 0x24E2;
static constexpr u32 mmSPI_CSQ_WF_ACTIVE_COUNT_7__CI__VI              = 0x24E3;
static constexpr u32 mmSPI_CSQ_WF_ACTIVE_STATUS__CI__VI               = 0x24DB;
static constexpr u32 mmSPI_DEBUG_BUSY                                 = 0x2450;
static constexpr u32 mmSPI_DEBUG_CNTL                                 = 0x2441;
static constexpr u32 mmSPI_DEBUG_READ                                 = 0x2442;
static constexpr u32 mmSPI_GDBG_TBA_HI__CI__VI                        = 0x31D5;
static constexpr u32 mmSPI_GDBG_TBA_LO__CI__VI                        = 0x31D4;
static constexpr u32 mmSPI_GDBG_TMA_HI__CI__VI                        = 0x31D7;
static constexpr u32 mmSPI_GDBG_TMA_LO__CI__VI                        = 0x31D6;
static constexpr u32 mmSPI_GDBG_TRAP_CONFIG__CI__VI                   = 0x31D2;
static constexpr u32 mmSPI_GDBG_TRAP_DATA0__CI__VI                    = 0x31D8;
static constexpr u32 mmSPI_GDBG_TRAP_DATA1__CI__VI                    = 0x31D9;
static constexpr u32 mmSPI_GDBG_TRAP_MASK__CI__VI                     = 0x31D3;
static constexpr u32 mmSPI_GDBG_WAVE_CNTL__CI__VI                     = 0x31D1;
static constexpr u32 mmSPI_GDS_CREDITS                                = 0x24D8;
static constexpr u32 mmSPI_INTERP_CONTROL_0                           = 0xA1B5;
static constexpr u32 mmSPI_LB_CTR_CTRL                                = 0x24D4;
static constexpr u32 mmSPI_LB_CU_MASK                                 = 0x24D5;
static constexpr u32 mmSPI_LB_DATA_REG                                = 0x24D6;
static constexpr u32 mmSPI_P0_TRAP_SCREEN_GPR_MIN__CI__VI             = 0x24F0;
static constexpr u32 mmSPI_P0_TRAP_SCREEN_PSBA_HI__CI__VI             = 0x24ED;
static constexpr u32 mmSPI_P0_TRAP_SCREEN_PSBA_LO__CI__VI             = 0x24EC;
static constexpr u32 mmSPI_P0_TRAP_SCREEN_PSMA_HI__CI__VI             = 0x24EF;
static constexpr u32 mmSPI_P0_TRAP_SCREEN_PSMA_LO__CI__VI             = 0x24EE;
static constexpr u32 mmSPI_P1_TRAP_SCREEN_GPR_MIN__CI__VI             = 0x24F5;
static constexpr u32 mmSPI_P1_TRAP_SCREEN_PSBA_HI__CI__VI             = 0x24F2;
static constexpr u32 mmSPI_P1_TRAP_SCREEN_PSBA_LO__CI__VI             = 0x24F1;
static constexpr u32 mmSPI_P1_TRAP_SCREEN_PSMA_HI__CI__VI             = 0x24F4;
static constexpr u32 mmSPI_P1_TRAP_SCREEN_PSMA_LO__CI__VI             = 0x24F3;
static constexpr u32 mmSPI_PERFCOUNTER0_HI__CI__VI                    = 0xD180;
static constexpr u32 mmSPI_PERFCOUNTER0_HI__SI                        = 0x2447;
static constexpr u32 mmSPI_PERFCOUNTER0_LO__CI__VI                    = 0xD181;
static constexpr u32 mmSPI_PERFCOUNTER0_LO__SI                        = 0x2448;
static constexpr u32 mmSPI_PERFCOUNTER0_SELECT1__CI__VI               = 0xD984;
static constexpr u32 mmSPI_PERFCOUNTER0_SELECT__CI__VI                = 0xD980;
static constexpr u32 mmSPI_PERFCOUNTER0_SELECT__SI                    = 0x2443;
static constexpr u32 mmSPI_PERFCOUNTER1_HI__CI__VI                    = 0xD182;
static constexpr u32 mmSPI_PERFCOUNTER1_HI__SI                        = 0x2449;
static constexpr u32 mmSPI_PERFCOUNTER1_LO__CI__VI                    = 0xD183;
static constexpr u32 mmSPI_PERFCOUNTER1_LO__SI                        = 0x244A;
static constexpr u32 mmSPI_PERFCOUNTER1_SELECT1__CI__VI               = 0xD985;
static constexpr u32 mmSPI_PERFCOUNTER1_SELECT__CI__VI                = 0xD981;
static constexpr u32 mmSPI_PERFCOUNTER1_SELECT__SI                    = 0x2444;
static constexpr u32 mmSPI_PERFCOUNTER2_HI__CI__VI                    = 0xD184;
static constexpr u32 mmSPI_PERFCOUNTER2_HI__SI                        = 0x244B;
static constexpr u32 mmSPI_PERFCOUNTER2_LO__CI__VI                    = 0xD185;
static constexpr u32 mmSPI_PERFCOUNTER2_LO__SI                        = 0x244C;
static constexpr u32 mmSPI_PERFCOUNTER2_SELECT1__CI__VI               = 0xD986;
static constexpr u32 mmSPI_PERFCOUNTER2_SELECT__CI__VI                = 0xD982;
static constexpr u32 mmSPI_PERFCOUNTER2_SELECT__SI                    = 0x2445;
static constexpr u32 mmSPI_PERFCOUNTER3_HI__CI__VI                    = 0xD186;
static constexpr u32 mmSPI_PERFCOUNTER3_HI__SI                        = 0x244D;
static constexpr u32 mmSPI_PERFCOUNTER3_LO__CI__VI                    = 0xD187;
static constexpr u32 mmSPI_PERFCOUNTER3_LO__SI                        = 0x244E;
static constexpr u32 mmSPI_PERFCOUNTER3_SELECT1__CI__VI               = 0xD987;
static constexpr u32 mmSPI_PERFCOUNTER3_SELECT__CI__VI                = 0xD983;
static constexpr u32 mmSPI_PERFCOUNTER3_SELECT__SI                    = 0x2446;
static constexpr u32 mmSPI_PERFCOUNTER4_HI__CI__VI                    = 0xD188;
static constexpr u32 mmSPI_PERFCOUNTER4_LO__CI__VI                    = 0xD189;
static constexpr u32 mmSPI_PERFCOUNTER4_SELECT__CI__VI                = 0xD988;
static constexpr u32 mmSPI_PERFCOUNTER5_HI__CI__VI                    = 0xD18A;
static constexpr u32 mmSPI_PERFCOUNTER5_LO__CI__VI                    = 0xD18B;
static constexpr u32 mmSPI_PERFCOUNTER5_SELECT__CI__VI                = 0xD989;
static constexpr u32 mmSPI_PERFCOUNTER_BINS__CI__VI                   = 0xD98A;
static constexpr u32 mmSPI_PERFCOUNTER_BINS__SI                       = 0x243F;
static constexpr u32 mmSPI_PG_ENABLE_STATIC_CU_MASK                   = 0x24D7;
static constexpr u32 mmSPI_PS_INPUT_ADDR                              = 0xA1B4;
static constexpr u32 mmSPI_PS_INPUT_CNTL_0                            = 0xA191;
static constexpr u32 mmSPI_PS_INPUT_CNTL_1                            = 0xA192;
static constexpr u32 mmSPI_PS_INPUT_CNTL_10                           = 0xA19B;
static constexpr u32 mmSPI_PS_INPUT_CNTL_11                           = 0xA19C;
static constexpr u32 mmSPI_PS_INPUT_CNTL_12                           = 0xA19D;
static constexpr u32 mmSPI_PS_INPUT_CNTL_13                           = 0xA19E;
static constexpr u32 mmSPI_PS_INPUT_CNTL_14                           = 0xA19F;
static constexpr u32 mmSPI_PS_INPUT_CNTL_15                           = 0xA1A0;
static constexpr u32 mmSPI_PS_INPUT_CNTL_16                           = 0xA1A1;
static constexpr u32 mmSPI_PS_INPUT_CNTL_17                           = 0xA1A2;
static constexpr u32 mmSPI_PS_INPUT_CNTL_18                           = 0xA1A3;
static constexpr u32 mmSPI_PS_INPUT_CNTL_19                           = 0xA1A4;
static constexpr u32 mmSPI_PS_INPUT_CNTL_2                            = 0xA193;
static constexpr u32 mmSPI_PS_INPUT_CNTL_20                           = 0xA1A5;
static constexpr u32 mmSPI_PS_INPUT_CNTL_21                           = 0xA1A6;
static constexpr u32 mmSPI_PS_INPUT_CNTL_22                           = 0xA1A7;
static constexpr u32 mmSPI_PS_INPUT_CNTL_23                           = 0xA1A8;
static constexpr u32 mmSPI_PS_INPUT_CNTL_24                           = 0xA1A9;
static constexpr u32 mmSPI_PS_INPUT_CNTL_25                           = 0xA1AA;
static constexpr u32 mmSPI_PS_INPUT_CNTL_26                           = 0xA1AB;
static constexpr u32 mmSPI_PS_INPUT_CNTL_27                           = 0xA1AC;
static constexpr u32 mmSPI_PS_INPUT_CNTL_28                           = 0xA1AD;
static constexpr u32 mmSPI_PS_INPUT_CNTL_29                           = 0xA1AE;
static constexpr u32 mmSPI_PS_INPUT_CNTL_3                            = 0xA194;
static constexpr u32 mmSPI_PS_INPUT_CNTL_30                           = 0xA1AF;
static constexpr u32 mmSPI_PS_INPUT_CNTL_31                           = 0xA1B0;
static constexpr u32 mmSPI_PS_INPUT_CNTL_4                            = 0xA195;
static constexpr u32 mmSPI_PS_INPUT_CNTL_5                            = 0xA196;
static constexpr u32 mmSPI_PS_INPUT_CNTL_6                            = 0xA197;
static constexpr u32 mmSPI_PS_INPUT_CNTL_7                            = 0xA198;
static constexpr u32 mmSPI_PS_INPUT_CNTL_8                            = 0xA199;
static constexpr u32 mmSPI_PS_INPUT_CNTL_9                            = 0xA19A;
static constexpr u32 mmSPI_PS_INPUT_ENA                               = 0xA1B3;
static constexpr u32 mmSPI_PS_IN_CONTROL                              = 0xA1B6;
static constexpr u32 mmSPI_PS_MAX_WAVE_ID__CI__VI                     = 0x243A;
static constexpr u32 mmSPI_PS_MAX_WAVE_ID__SI                         = 0x243B;
static constexpr u32 mmSPI_RESET_DEBUG__CI__VI                        = 0x31DA;
static constexpr u32 mmSPI_RESOURCE_RESERVE_CU_0__CI__VI              = 0x31DC;
static constexpr u32 mmSPI_RESOURCE_RESERVE_CU_10__CI__VI             = 0x31F0;
static constexpr u32 mmSPI_RESOURCE_RESERVE_CU_11__CI__VI             = 0x31F1;
static constexpr u32 mmSPI_RESOURCE_RESERVE_CU_1__CI__VI              = 0x31DD;
static constexpr u32 mmSPI_RESOURCE_RESERVE_CU_2__CI__VI              = 0x31DE;
static constexpr u32 mmSPI_RESOURCE_RESERVE_CU_3__CI__VI              = 0x31DF;
static constexpr u32 mmSPI_RESOURCE_RESERVE_CU_4__CI__VI              = 0x31E0;
static constexpr u32 mmSPI_RESOURCE_RESERVE_CU_5__CI__VI              = 0x31E1;
static constexpr u32 mmSPI_RESOURCE_RESERVE_CU_6__CI__VI              = 0x31E2;
static constexpr u32 mmSPI_RESOURCE_RESERVE_CU_7__CI__VI              = 0x31E3;
static constexpr u32 mmSPI_RESOURCE_RESERVE_CU_8__CI__VI              = 0x31E4;
static constexpr u32 mmSPI_RESOURCE_RESERVE_CU_9__CI__VI              = 0x31E5;
static constexpr u32 mmSPI_RESOURCE_RESERVE_EN_CU_0__CI__VI           = 0x31E6;
static constexpr u32 mmSPI_RESOURCE_RESERVE_EN_CU_10__CI__VI          = 0x31F2;
static constexpr u32 mmSPI_RESOURCE_RESERVE_EN_CU_11__CI__VI          = 0x31F3;
static constexpr u32 mmSPI_RESOURCE_RESERVE_EN_CU_1__CI__VI           = 0x31E7;
static constexpr u32 mmSPI_RESOURCE_RESERVE_EN_CU_2__CI__VI           = 0x31E8;
static constexpr u32 mmSPI_RESOURCE_RESERVE_EN_CU_3__CI__VI           = 0x31E9;
static constexpr u32 mmSPI_RESOURCE_RESERVE_EN_CU_4__CI__VI           = 0x31EA;
static constexpr u32 mmSPI_RESOURCE_RESERVE_EN_CU_5__CI__VI           = 0x31EB;
static constexpr u32 mmSPI_RESOURCE_RESERVE_EN_CU_6__CI__VI           = 0x31EC;
static constexpr u32 mmSPI_RESOURCE_RESERVE_EN_CU_7__CI__VI           = 0x31ED;
static constexpr u32 mmSPI_RESOURCE_RESERVE_EN_CU_8__CI__VI           = 0x31EE;
static constexpr u32 mmSPI_RESOURCE_RESERVE_EN_CU_9__CI__VI           = 0x31EF;
static constexpr u32 mmSPI_SHADER_COL_FORMAT                          = 0xA1C5;
static constexpr u32 mmSPI_SHADER_LATE_ALLOC_VS__CI__VI               = 0x2C47;
static constexpr u32 mmSPI_SHADER_PGM_HI_ES                           = 0x2CC9;
static constexpr u32 mmSPI_SHADER_PGM_HI_GS                           = 0x2C89;
static constexpr u32 mmSPI_SHADER_PGM_HI_HS                           = 0x2D09;
static constexpr u32 mmSPI_SHADER_PGM_HI_LS                           = 0x2D49;
static constexpr u32 mmSPI_SHADER_PGM_HI_PS                           = 0x2C09;
static constexpr u32 mmSPI_SHADER_PGM_HI_VS                           = 0x2C49;
static constexpr u32 mmSPI_SHADER_PGM_LO_ES                           = 0x2CC8;
static constexpr u32 mmSPI_SHADER_PGM_LO_GS                           = 0x2C88;
static constexpr u32 mmSPI_SHADER_PGM_LO_HS                           = 0x2D08;
static constexpr u32 mmSPI_SHADER_PGM_LO_LS                           = 0x2D48;
static constexpr u32 mmSPI_SHADER_PGM_LO_PS                           = 0x2C08;
static constexpr u32 mmSPI_SHADER_PGM_LO_VS                           = 0x2C48;
static constexpr u32 mmSPI_SHADER_PGM_RSRC1_ES                        = 0x2CCA;
static constexpr u32 mmSPI_SHADER_PGM_RSRC1_GS                        = 0x2C8A;
static constexpr u32 mmSPI_SHADER_PGM_RSRC1_HS                        = 0x2D0A;
static constexpr u32 mmSPI_SHADER_PGM_RSRC1_LS                        = 0x2D4A;
static constexpr u32 mmSPI_SHADER_PGM_RSRC1_PS                        = 0x2C0A;
static constexpr u32 mmSPI_SHADER_PGM_RSRC1_VS                        = 0x2C4A;
static constexpr u32 mmSPI_SHADER_PGM_RSRC2_ES                        = 0x2CCB;
static constexpr u32 mmSPI_SHADER_PGM_RSRC2_ES_GS__CI__VI             = 0x2CBC;
static constexpr u32 mmSPI_SHADER_PGM_RSRC2_ES_VS__CI__VI             = 0x2C7C;
static constexpr u32 mmSPI_SHADER_PGM_RSRC2_GS                        = 0x2C8B;
static constexpr u32 mmSPI_SHADER_PGM_RSRC2_HS                        = 0x2D0B;
static constexpr u32 mmSPI_SHADER_PGM_RSRC2_LS                        = 0x2D4B;
static constexpr u32 mmSPI_SHADER_PGM_RSRC2_LS_ES__CI__VI             = 0x2CFD;
static constexpr u32 mmSPI_SHADER_PGM_RSRC2_LS_HS__CI__VI             = 0x2D3D;
static constexpr u32 mmSPI_SHADER_PGM_RSRC2_LS_VS__CI__VI             = 0x2C7D;
static constexpr u32 mmSPI_SHADER_PGM_RSRC2_PS                        = 0x2C0B;
static constexpr u32 mmSPI_SHADER_PGM_RSRC2_VS                        = 0x2C4B;
static constexpr u32 mmSPI_SHADER_PGM_RSRC3_ES__CI__VI                = 0x2CC7;
static constexpr u32 mmSPI_SHADER_PGM_RSRC3_GS__CI__VI                = 0x2C87;
static constexpr u32 mmSPI_SHADER_PGM_RSRC3_HS__CI__VI                = 0x2D07;
static constexpr u32 mmSPI_SHADER_PGM_RSRC3_LS__CI__VI                = 0x2D47;
static constexpr u32 mmSPI_SHADER_PGM_RSRC3_PS__CI__VI                = 0x2C07;
static constexpr u32 mmSPI_SHADER_PGM_RSRC3_VS__CI__VI                = 0x2C46;
static constexpr u32 mmSPI_SHADER_POS_FORMAT                          = 0xA1C3;
static constexpr u32 mmSPI_SHADER_TBA_HI_ES                           = 0x2CC1;
static constexpr u32 mmSPI_SHADER_TBA_HI_GS                           = 0x2C81;
static constexpr u32 mmSPI_SHADER_TBA_HI_HS                           = 0x2D01;
static constexpr u32 mmSPI_SHADER_TBA_HI_LS                           = 0x2D41;
static constexpr u32 mmSPI_SHADER_TBA_HI_PS                           = 0x2C01;
static constexpr u32 mmSPI_SHADER_TBA_HI_VS                           = 0x2C41;
static constexpr u32 mmSPI_SHADER_TBA_LO_ES                           = 0x2CC0;
static constexpr u32 mmSPI_SHADER_TBA_LO_GS                           = 0x2C80;
static constexpr u32 mmSPI_SHADER_TBA_LO_HS                           = 0x2D00;
static constexpr u32 mmSPI_SHADER_TBA_LO_LS                           = 0x2D40;
static constexpr u32 mmSPI_SHADER_TBA_LO_PS                           = 0x2C00;
static constexpr u32 mmSPI_SHADER_TBA_LO_VS                           = 0x2C40;
static constexpr u32 mmSPI_SHADER_TMA_HI_ES                           = 0x2CC3;
static constexpr u32 mmSPI_SHADER_TMA_HI_GS                           = 0x2C83;
static constexpr u32 mmSPI_SHADER_TMA_HI_HS                           = 0x2D03;
static constexpr u32 mmSPI_SHADER_TMA_HI_LS                           = 0x2D43;
static constexpr u32 mmSPI_SHADER_TMA_HI_PS                           = 0x2C03;
static constexpr u32 mmSPI_SHADER_TMA_HI_VS                           = 0x2C43;
static constexpr u32 mmSPI_SHADER_TMA_LO_ES                           = 0x2CC2;
static constexpr u32 mmSPI_SHADER_TMA_LO_GS                           = 0x2C82;
static constexpr u32 mmSPI_SHADER_TMA_LO_HS                           = 0x2D02;
static constexpr u32 mmSPI_SHADER_TMA_LO_LS                           = 0x2D42;
static constexpr u32 mmSPI_SHADER_TMA_LO_PS                           = 0x2C02;
static constexpr u32 mmSPI_SHADER_TMA_LO_VS                           = 0x2C42;
static constexpr u32 mmSPI_SHADER_USER_DATA_ES_0                      = 0x2CCC;
static constexpr u32 mmSPI_SHADER_USER_DATA_ES_1                      = 0x2CCD;
static constexpr u32 mmSPI_SHADER_USER_DATA_ES_10                     = 0x2CD6;
static constexpr u32 mmSPI_SHADER_USER_DATA_ES_11                     = 0x2CD7;
static constexpr u32 mmSPI_SHADER_USER_DATA_ES_12                     = 0x2CD8;
static constexpr u32 mmSPI_SHADER_USER_DATA_ES_13                     = 0x2CD9;
static constexpr u32 mmSPI_SHADER_USER_DATA_ES_14                     = 0x2CDA;
static constexpr u32 mmSPI_SHADER_USER_DATA_ES_15                     = 0x2CDB;
static constexpr u32 mmSPI_SHADER_USER_DATA_ES_2                      = 0x2CCE;
static constexpr u32 mmSPI_SHADER_USER_DATA_ES_3                      = 0x2CCF;
static constexpr u32 mmSPI_SHADER_USER_DATA_ES_4                      = 0x2CD0;
static constexpr u32 mmSPI_SHADER_USER_DATA_ES_5                      = 0x2CD1;
static constexpr u32 mmSPI_SHADER_USER_DATA_ES_6                      = 0x2CD2;
static constexpr u32 mmSPI_SHADER_USER_DATA_ES_7                      = 0x2CD3;
static constexpr u32 mmSPI_SHADER_USER_DATA_ES_8                      = 0x2CD4;
static constexpr u32 mmSPI_SHADER_USER_DATA_ES_9                      = 0x2CD5;
static constexpr u32 mmSPI_SHADER_USER_DATA_GS_0                      = 0x2C8C;
static constexpr u32 mmSPI_SHADER_USER_DATA_GS_1                      = 0x2C8D;
static constexpr u32 mmSPI_SHADER_USER_DATA_GS_10                     = 0x2C96;
static constexpr u32 mmSPI_SHADER_USER_DATA_GS_11                     = 0x2C97;
static constexpr u32 mmSPI_SHADER_USER_DATA_GS_12                     = 0x2C98;
static constexpr u32 mmSPI_SHADER_USER_DATA_GS_13                     = 0x2C99;
static constexpr u32 mmSPI_SHADER_USER_DATA_GS_14                     = 0x2C9A;
static constexpr u32 mmSPI_SHADER_USER_DATA_GS_15                     = 0x2C9B;
static constexpr u32 mmSPI_SHADER_USER_DATA_GS_2                      = 0x2C8E;
static constexpr u32 mmSPI_SHADER_USER_DATA_GS_3                      = 0x2C8F;
static constexpr u32 mmSPI_SHADER_USER_DATA_GS_4                      = 0x2C90;
static constexpr u32 mmSPI_SHADER_USER_DATA_GS_5                      = 0x2C91;
static constexpr u32 mmSPI_SHADER_USER_DATA_GS_6                      = 0x2C92;
static constexpr u32 mmSPI_SHADER_USER_DATA_GS_7                      = 0x2C93;
static constexpr u32 mmSPI_SHADER_USER_DATA_GS_8                      = 0x2C94;
static constexpr u32 mmSPI_SHADER_USER_DATA_GS_9                      = 0x2C95;
static constexpr u32 mmSPI_SHADER_USER_DATA_HS_0                      = 0x2D0C;
static constexpr u32 mmSPI_SHADER_USER_DATA_HS_1                      = 0x2D0D;
static constexpr u32 mmSPI_SHADER_USER_DATA_HS_10                     = 0x2D16;
static constexpr u32 mmSPI_SHADER_USER_DATA_HS_11                     = 0x2D17;
static constexpr u32 mmSPI_SHADER_USER_DATA_HS_12                     = 0x2D18;
static constexpr u32 mmSPI_SHADER_USER_DATA_HS_13                     = 0x2D19;
static constexpr u32 mmSPI_SHADER_USER_DATA_HS_14                     = 0x2D1A;
static constexpr u32 mmSPI_SHADER_USER_DATA_HS_15                     = 0x2D1B;
static constexpr u32 mmSPI_SHADER_USER_DATA_HS_2                      = 0x2D0E;
static constexpr u32 mmSPI_SHADER_USER_DATA_HS_3                      = 0x2D0F;
static constexpr u32 mmSPI_SHADER_USER_DATA_HS_4                      = 0x2D10;
static constexpr u32 mmSPI_SHADER_USER_DATA_HS_5                      = 0x2D11;
static constexpr u32 mmSPI_SHADER_USER_DATA_HS_6                      = 0x2D12;
static constexpr u32 mmSPI_SHADER_USER_DATA_HS_7                      = 0x2D13;
static constexpr u32 mmSPI_SHADER_USER_DATA_HS_8                      = 0x2D14;
static constexpr u32 mmSPI_SHADER_USER_DATA_HS_9                      = 0x2D15;
static constexpr u32 mmSPI_SHADER_USER_DATA_LS_0                      = 0x2D4C;
static constexpr u32 mmSPI_SHADER_USER_DATA_LS_1                      = 0x2D4D;
static constexpr u32 mmSPI_SHADER_USER_DATA_LS_10                     = 0x2D56;
static constexpr u32 mmSPI_SHADER_USER_DATA_LS_11                     = 0x2D57;
static constexpr u32 mmSPI_SHADER_USER_DATA_LS_12                     = 0x2D58;
static constexpr u32 mmSPI_SHADER_USER_DATA_LS_13                     = 0x2D59;
static constexpr u32 mmSPI_SHADER_USER_DATA_LS_14                     = 0x2D5A;
static constexpr u32 mmSPI_SHADER_USER_DATA_LS_15                     = 0x2D5B;
static constexpr u32 mmSPI_SHADER_USER_DATA_LS_2                      = 0x2D4E;
static constexpr u32 mmSPI_SHADER_USER_DATA_LS_3                      = 0x2D4F;
static constexpr u32 mmSPI_SHADER_USER_DATA_LS_4                      = 0x2D50;
static constexpr u32 mmSPI_SHADER_USER_DATA_LS_5                      = 0x2D51;
static constexpr u32 mmSPI_SHADER_USER_DATA_LS_6                      = 0x2D52;
static constexpr u32 mmSPI_SHADER_USER_DATA_LS_7                      = 0x2D53;
static constexpr u32 mmSPI_SHADER_USER_DATA_LS_8                      = 0x2D54;
static constexpr u32 mmSPI_SHADER_USER_DATA_LS_9                      = 0x2D55;
static constexpr u32 mmSPI_SHADER_USER_DATA_PS_0                      = 0x2C0C;
static constexpr u32 mmSPI_SHADER_USER_DATA_PS_1                      = 0x2C0D;
static constexpr u32 mmSPI_SHADER_USER_DATA_PS_10                     = 0x2C16;
static constexpr u32 mmSPI_SHADER_USER_DATA_PS_11                     = 0x2C17;
static constexpr u32 mmSPI_SHADER_USER_DATA_PS_12                     = 0x2C18;
static constexpr u32 mmSPI_SHADER_USER_DATA_PS_13                     = 0x2C19;
static constexpr u32 mmSPI_SHADER_USER_DATA_PS_14                     = 0x2C1A;
static constexpr u32 mmSPI_SHADER_USER_DATA_PS_15                     = 0x2C1B;
static constexpr u32 mmSPI_SHADER_USER_DATA_PS_2                      = 0x2C0E;
static constexpr u32 mmSPI_SHADER_USER_DATA_PS_3                      = 0x2C0F;
static constexpr u32 mmSPI_SHADER_USER_DATA_PS_4                      = 0x2C10;
static constexpr u32 mmSPI_SHADER_USER_DATA_PS_5                      = 0x2C11;
static constexpr u32 mmSPI_SHADER_USER_DATA_PS_6                      = 0x2C12;
static constexpr u32 mmSPI_SHADER_USER_DATA_PS_7                      = 0x2C13;
static constexpr u32 mmSPI_SHADER_USER_DATA_PS_8                      = 0x2C14;
static constexpr u32 mmSPI_SHADER_USER_DATA_PS_9                      = 0x2C15;
static constexpr u32 mmSPI_SHADER_USER_DATA_VS_0                      = 0x2C4C;
static constexpr u32 mmSPI_SHADER_USER_DATA_VS_1                      = 0x2C4D;
static constexpr u32 mmSPI_SHADER_USER_DATA_VS_10                     = 0x2C56;
static constexpr u32 mmSPI_SHADER_USER_DATA_VS_11                     = 0x2C57;
static constexpr u32 mmSPI_SHADER_USER_DATA_VS_12                     = 0x2C58;
static constexpr u32 mmSPI_SHADER_USER_DATA_VS_13                     = 0x2C59;
static constexpr u32 mmSPI_SHADER_USER_DATA_VS_14                     = 0x2C5A;
static constexpr u32 mmSPI_SHADER_USER_DATA_VS_15                     = 0x2C5B;
static constexpr u32 mmSPI_SHADER_USER_DATA_VS_2                      = 0x2C4E;
static constexpr u32 mmSPI_SHADER_USER_DATA_VS_3                      = 0x2C4F;
static constexpr u32 mmSPI_SHADER_USER_DATA_VS_4                      = 0x2C50;
static constexpr u32 mmSPI_SHADER_USER_DATA_VS_5                      = 0x2C51;
static constexpr u32 mmSPI_SHADER_USER_DATA_VS_6                      = 0x2C52;
static constexpr u32 mmSPI_SHADER_USER_DATA_VS_7                      = 0x2C53;
static constexpr u32 mmSPI_SHADER_USER_DATA_VS_8                      = 0x2C54;
static constexpr u32 mmSPI_SHADER_USER_DATA_VS_9                      = 0x2C55;
static constexpr u32 mmSPI_SHADER_Z_FORMAT                            = 0xA1C4;
static constexpr u32 mmSPI_SLAVE_DEBUG_BUSY                           = 0x24D3;
static constexpr u32 mmSPI_STATIC_THREAD_MGMT_3__SI                   = 0x243A;
static constexpr u32 mmSPI_SX_EXPORT_BUFFER_SIZES                     = 0x24D9;
static constexpr u32 mmSPI_SX_SCOREBOARD_BUFFER_SIZES                 = 0x24DA;
static constexpr u32 mmSPI_TMPRING_SIZE                               = 0xA1BA;
static constexpr u32 mmSPI_VS_OUT_CONFIG                              = 0xA1B1;
static constexpr u32 mmSPI_WCL_PIPE_PERCENT_CS0__CI__VI               = 0x31C9;
static constexpr u32 mmSPI_WCL_PIPE_PERCENT_CS1__CI__VI               = 0x31CA;
static constexpr u32 mmSPI_WCL_PIPE_PERCENT_CS2__CI__VI               = 0x31CB;
static constexpr u32 mmSPI_WCL_PIPE_PERCENT_CS3__CI__VI               = 0x31CC;
static constexpr u32 mmSPI_WCL_PIPE_PERCENT_CS4__CI__VI               = 0x31CD;
static constexpr u32 mmSPI_WCL_PIPE_PERCENT_CS5__CI__VI               = 0x31CE;
static constexpr u32 mmSPI_WCL_PIPE_PERCENT_CS6__CI__VI               = 0x31CF;
static constexpr u32 mmSPI_WCL_PIPE_PERCENT_CS7__CI__VI               = 0x31D0;
static constexpr u32 mmSPI_WCL_PIPE_PERCENT_GFX__CI__VI               = 0x31C7;
static constexpr u32 mmSPI_WCL_PIPE_PERCENT_HP3D__CI__VI              = 0x31C8;
static constexpr u32 mmSPI_WF_LIFETIME_CNTL__CI__VI                   = 0x24AA;
static constexpr u32 mmSPI_WF_LIFETIME_DEBUG__CI__VI                  = 0x24CA;
static constexpr u32 mmSPI_WF_LIFETIME_LIMIT_0__CI__VI                = 0x24AB;
static constexpr u32 mmSPI_WF_LIFETIME_LIMIT_1__CI__VI                = 0x24AC;
static constexpr u32 mmSPI_WF_LIFETIME_LIMIT_2__CI__VI                = 0x24AD;
static constexpr u32 mmSPI_WF_LIFETIME_LIMIT_3__CI__VI                = 0x24AE;
static constexpr u32 mmSPI_WF_LIFETIME_LIMIT_4__CI__VI                = 0x24AF;
static constexpr u32 mmSPI_WF_LIFETIME_LIMIT_5__CI__VI                = 0x24B0;
static constexpr u32 mmSPI_WF_LIFETIME_LIMIT_6__CI__VI                = 0x24B1;
static constexpr u32 mmSPI_WF_LIFETIME_LIMIT_7__CI__VI                = 0x24B2;
static constexpr u32 mmSPI_WF_LIFETIME_LIMIT_8__CI__VI                = 0x24B3;
static constexpr u32 mmSPI_WF_LIFETIME_LIMIT_9__CI__VI                = 0x24B4;
static constexpr u32 mmSPI_WF_LIFETIME_STATUS_0__CI__VI               = 0x24B5;
static constexpr u32 mmSPI_WF_LIFETIME_STATUS_10__CI__VI              = 0x24BF;
static constexpr u32 mmSPI_WF_LIFETIME_STATUS_11__CI__VI              = 0x24C0;
static constexpr u32 mmSPI_WF_LIFETIME_STATUS_12__CI__VI              = 0x24C1;
static constexpr u32 mmSPI_WF_LIFETIME_STATUS_13__CI__VI              = 0x24C2;
static constexpr u32 mmSPI_WF_LIFETIME_STATUS_14__CI__VI              = 0x24C3;
static constexpr u32 mmSPI_WF_LIFETIME_STATUS_15__CI__VI              = 0x24C4;
static constexpr u32 mmSPI_WF_LIFETIME_STATUS_16__CI__VI              = 0x24C5;
static constexpr u32 mmSPI_WF_LIFETIME_STATUS_17__CI__VI              = 0x24C6;
static constexpr u32 mmSPI_WF_LIFETIME_STATUS_18__CI__VI              = 0x24C7;
static constexpr u32 mmSPI_WF_LIFETIME_STATUS_19__CI__VI              = 0x24C8;
static constexpr u32 mmSPI_WF_LIFETIME_STATUS_1__CI__VI               = 0x24B6;
static constexpr u32 mmSPI_WF_LIFETIME_STATUS_20__CI__VI              = 0x24C9;
static constexpr u32 mmSPI_WF_LIFETIME_STATUS_2__CI__VI               = 0x24B7;
static constexpr u32 mmSPI_WF_LIFETIME_STATUS_3__CI__VI               = 0x24B8;
static constexpr u32 mmSPI_WF_LIFETIME_STATUS_4__CI__VI               = 0x24B9;
static constexpr u32 mmSPI_WF_LIFETIME_STATUS_5__CI__VI               = 0x24BA;
static constexpr u32 mmSPI_WF_LIFETIME_STATUS_6__CI__VI               = 0x24BB;
static constexpr u32 mmSPI_WF_LIFETIME_STATUS_7__CI__VI               = 0x24BC;
static constexpr u32 mmSPI_WF_LIFETIME_STATUS_8__CI__VI               = 0x24BD;
static constexpr u32 mmSPI_WF_LIFETIME_STATUS_9__CI__VI               = 0x24BE;
static constexpr u32 mmSPLL_CNTL_MODE__SI                             = 0x0186;
static constexpr u32 mmSQC_CACHES__CI__VI                             = 0xC348;
static constexpr u32 mmSQC_CACHES__SI                                 = 0x2302;
static constexpr u32 mmSQC_CONFIG                                     = 0x2301;
static constexpr u32 mmSQC_POLICY__CI                                 = 0x230E;
static constexpr u32 mmSQC_SECDED_CNT__SI__CI                         = 0x23A0;
static constexpr u32 mmSQC_VOLATILE__CI                               = 0x230F;
static constexpr u32 mmSQ_ALU_CLK_CTRL__CI__VI                        = 0xF08E;
static constexpr u32 mmSQ_ALU_CLK_CTRL__SI                            = 0x2360;
static constexpr u32 mmSQ_BUF_RSRC_WORD0                              = 0x23C0;
static constexpr u32 mmSQ_BUF_RSRC_WORD1                              = 0x23C1;
static constexpr u32 mmSQ_BUF_RSRC_WORD2                              = 0x23C2;
static constexpr u32 mmSQ_BUF_RSRC_WORD3                              = 0x23C3;
static constexpr u32 mmSQ_CMD_TIMESTAMP__CI__VI                       = 0x2375;
static constexpr u32 mmSQ_CMD__CI__VI                                 = 0x237B;
static constexpr u32 mmSQ_CONFIG                                      = 0x2300;
static constexpr u32 mmSQ_DEBUG_STS_GLOBAL                            = 0x2309;
static constexpr u32 mmSQ_DEBUG_STS_GLOBAL2__CI__VI                   = 0x2310;
static constexpr u32 mmSQ_DEBUG_STS_GLOBAL3__CI__VI                   = 0x2311;
static constexpr u32 mmSQ_DED_CNT__SI__CI                             = 0x23A2;
static constexpr u32 mmSQ_DED_INFO__SI__CI                            = 0x23A3;
static constexpr u32 mmSQ_DS_0                                        = 0x237F;
static constexpr u32 mmSQ_DS_1                                        = 0x237F;
static constexpr u32 mmSQ_EXP_0                                       = 0x237F;
static constexpr u32 mmSQ_EXP_1                                       = 0x237F;
static constexpr u32 mmSQ_FIFO_SIZES                                  = 0x2305;
static constexpr u32 mmSQ_FLAT_0__CI__VI                              = 0x237F;
static constexpr u32 mmSQ_FLAT_1__CI__VI                              = 0x237F;
static constexpr u32 mmSQ_FLAT_SCRATCH_WORD0__CI__VI                  = 0x23D0;
static constexpr u32 mmSQ_FLAT_SCRATCH_WORD1__CI__VI                  = 0x23D1;
static constexpr u32 mmSQ_HV_VMID_CTRL__CI__VI                        = 0xF840;
static constexpr u32 mmSQ_IMG_RSRC_WORD0                              = 0x23C4;
static constexpr u32 mmSQ_IMG_RSRC_WORD1                              = 0x23C5;
static constexpr u32 mmSQ_IMG_RSRC_WORD2                              = 0x23C6;
static constexpr u32 mmSQ_IMG_RSRC_WORD3                              = 0x23C7;
static constexpr u32 mmSQ_IMG_RSRC_WORD4                              = 0x23C8;
static constexpr u32 mmSQ_IMG_RSRC_WORD5                              = 0x23C9;
static constexpr u32 mmSQ_IMG_RSRC_WORD6                              = 0x23CA;
static constexpr u32 mmSQ_IMG_RSRC_WORD7                              = 0x23CB;
static constexpr u32 mmSQ_IMG_SAMP_WORD0                              = 0x23CC;
static constexpr u32 mmSQ_IMG_SAMP_WORD1                              = 0x23CD;
static constexpr u32 mmSQ_IMG_SAMP_WORD2                              = 0x23CE;
static constexpr u32 mmSQ_IMG_SAMP_WORD3                              = 0x23CF;
static constexpr u32 mmSQ_IND_DATA                                    = 0x2379;
static constexpr u32 mmSQ_IND_INDEX                                   = 0x2378;
static constexpr u32 mmSQ_INST                                        = 0x237F;
static constexpr u32 mmSQ_INTERRUPT_AUTO_MASK__CI__VI                 = 0x2314;
static constexpr u32 mmSQ_INTERRUPT_MSG_CTRL__CI__VI                  = 0x2315;
static constexpr u32 mmSQ_LB_CTR_CTRL                                 = 0x2398;
static constexpr u32 mmSQ_LB_DATA_ALU_CYCLES                          = 0x2399;
static constexpr u32 mmSQ_LB_DATA_ALU_STALLS                          = 0x239B;
static constexpr u32 mmSQ_LB_DATA_TEX_CYCLES                          = 0x239A;
static constexpr u32 mmSQ_LB_DATA_TEX_STALLS                          = 0x239C;
static constexpr u32 mmSQ_LDS_CLK_CTRL__CI__VI                        = 0xF090;
static constexpr u32 mmSQ_MIMG_0                                      = 0x237F;
static constexpr u32 mmSQ_MIMG_1                                      = 0x237F;
static constexpr u32 mmSQ_MTBUF_0                                     = 0x237F;
static constexpr u32 mmSQ_MTBUF_1                                     = 0x237F;
static constexpr u32 mmSQ_MUBUF_0                                     = 0x237F;
static constexpr u32 mmSQ_MUBUF_1                                     = 0x237F;
static constexpr u32 mmSQ_PERFCOUNTER0_HI__CI__VI                     = 0xD1C1;
static constexpr u32 mmSQ_PERFCOUNTER0_HI__SI                         = 0x2321;
static constexpr u32 mmSQ_PERFCOUNTER0_LO__CI__VI                     = 0xD1C0;
static constexpr u32 mmSQ_PERFCOUNTER0_LO__SI                         = 0x2320;
static constexpr u32 mmSQ_PERFCOUNTER0_SELECT__CI__VI                 = 0xD9C0;
static constexpr u32 mmSQ_PERFCOUNTER0_SELECT__SI                     = 0x2340;
static constexpr u32 mmSQ_PERFCOUNTER10_HI__CI__VI                    = 0xD1D5;
static constexpr u32 mmSQ_PERFCOUNTER10_HI__SI                        = 0x2335;
static constexpr u32 mmSQ_PERFCOUNTER10_LO__CI__VI                    = 0xD1D4;
static constexpr u32 mmSQ_PERFCOUNTER10_LO__SI                        = 0x2334;
static constexpr u32 mmSQ_PERFCOUNTER10_SELECT__CI__VI                = 0xD9CA;
static constexpr u32 mmSQ_PERFCOUNTER10_SELECT__SI                    = 0x234A;
static constexpr u32 mmSQ_PERFCOUNTER11_HI__CI__VI                    = 0xD1D7;
static constexpr u32 mmSQ_PERFCOUNTER11_HI__SI                        = 0x2337;
static constexpr u32 mmSQ_PERFCOUNTER11_LO__CI__VI                    = 0xD1D6;
static constexpr u32 mmSQ_PERFCOUNTER11_LO__SI                        = 0x2336;
static constexpr u32 mmSQ_PERFCOUNTER11_SELECT__CI__VI                = 0xD9CB;
static constexpr u32 mmSQ_PERFCOUNTER11_SELECT__SI                    = 0x234B;
static constexpr u32 mmSQ_PERFCOUNTER12_HI__CI__VI                    = 0xD1D9;
static constexpr u32 mmSQ_PERFCOUNTER12_HI__SI                        = 0x2339;
static constexpr u32 mmSQ_PERFCOUNTER12_LO__CI__VI                    = 0xD1D8;
static constexpr u32 mmSQ_PERFCOUNTER12_LO__SI                        = 0x2338;
static constexpr u32 mmSQ_PERFCOUNTER12_SELECT__CI__VI                = 0xD9CC;
static constexpr u32 mmSQ_PERFCOUNTER12_SELECT__SI                    = 0x234C;
static constexpr u32 mmSQ_PERFCOUNTER13_HI__CI__VI                    = 0xD1DB;
static constexpr u32 mmSQ_PERFCOUNTER13_HI__SI                        = 0x233B;
static constexpr u32 mmSQ_PERFCOUNTER13_LO__CI__VI                    = 0xD1DA;
static constexpr u32 mmSQ_PERFCOUNTER13_LO__SI                        = 0x233A;
static constexpr u32 mmSQ_PERFCOUNTER13_SELECT__CI__VI                = 0xD9CD;
static constexpr u32 mmSQ_PERFCOUNTER13_SELECT__SI                    = 0x234D;
static constexpr u32 mmSQ_PERFCOUNTER14_HI__CI__VI                    = 0xD1DD;
static constexpr u32 mmSQ_PERFCOUNTER14_HI__SI                        = 0x233D;
static constexpr u32 mmSQ_PERFCOUNTER14_LO__CI__VI                    = 0xD1DC;
static constexpr u32 mmSQ_PERFCOUNTER14_LO__SI                        = 0x233C;
static constexpr u32 mmSQ_PERFCOUNTER14_SELECT__CI__VI                = 0xD9CE;
static constexpr u32 mmSQ_PERFCOUNTER14_SELECT__SI                    = 0x234E;
static constexpr u32 mmSQ_PERFCOUNTER15_HI__CI__VI                    = 0xD1DF;
static constexpr u32 mmSQ_PERFCOUNTER15_HI__SI                        = 0x233F;
static constexpr u32 mmSQ_PERFCOUNTER15_LO__CI__VI                    = 0xD1DE;
static constexpr u32 mmSQ_PERFCOUNTER15_LO__SI                        = 0x233E;
static constexpr u32 mmSQ_PERFCOUNTER15_SELECT__CI__VI                = 0xD9CF;
static constexpr u32 mmSQ_PERFCOUNTER15_SELECT__SI                    = 0x234F;
static constexpr u32 mmSQ_PERFCOUNTER1_HI__CI__VI                     = 0xD1C3;
static constexpr u32 mmSQ_PERFCOUNTER1_HI__SI                         = 0x2323;
static constexpr u32 mmSQ_PERFCOUNTER1_LO__CI__VI                     = 0xD1C2;
static constexpr u32 mmSQ_PERFCOUNTER1_LO__SI                         = 0x2322;
static constexpr u32 mmSQ_PERFCOUNTER1_SELECT__CI__VI                 = 0xD9C1;
static constexpr u32 mmSQ_PERFCOUNTER1_SELECT__SI                     = 0x2341;
static constexpr u32 mmSQ_PERFCOUNTER2_HI__CI__VI                     = 0xD1C5;
static constexpr u32 mmSQ_PERFCOUNTER2_HI__SI                         = 0x2325;
static constexpr u32 mmSQ_PERFCOUNTER2_LO__CI__VI                     = 0xD1C4;
static constexpr u32 mmSQ_PERFCOUNTER2_LO__SI                         = 0x2324;
static constexpr u32 mmSQ_PERFCOUNTER2_SELECT__CI__VI                 = 0xD9C2;
static constexpr u32 mmSQ_PERFCOUNTER2_SELECT__SI                     = 0x2342;
static constexpr u32 mmSQ_PERFCOUNTER3_HI__CI__VI                     = 0xD1C7;
static constexpr u32 mmSQ_PERFCOUNTER3_HI__SI                         = 0x2327;
static constexpr u32 mmSQ_PERFCOUNTER3_LO__CI__VI                     = 0xD1C6;
static constexpr u32 mmSQ_PERFCOUNTER3_LO__SI                         = 0x2326;
static constexpr u32 mmSQ_PERFCOUNTER3_SELECT__CI__VI                 = 0xD9C3;
static constexpr u32 mmSQ_PERFCOUNTER3_SELECT__SI                     = 0x2343;
static constexpr u32 mmSQ_PERFCOUNTER4_HI__CI__VI                     = 0xD1C9;
static constexpr u32 mmSQ_PERFCOUNTER4_HI__SI                         = 0x2329;
static constexpr u32 mmSQ_PERFCOUNTER4_LO__CI__VI                     = 0xD1C8;
static constexpr u32 mmSQ_PERFCOUNTER4_LO__SI                         = 0x2328;
static constexpr u32 mmSQ_PERFCOUNTER4_SELECT__CI__VI                 = 0xD9C4;
static constexpr u32 mmSQ_PERFCOUNTER4_SELECT__SI                     = 0x2344;
static constexpr u32 mmSQ_PERFCOUNTER5_HI__CI__VI                     = 0xD1CB;
static constexpr u32 mmSQ_PERFCOUNTER5_HI__SI                         = 0x232B;
static constexpr u32 mmSQ_PERFCOUNTER5_LO__CI__VI                     = 0xD1CA;
static constexpr u32 mmSQ_PERFCOUNTER5_LO__SI                         = 0x232A;
static constexpr u32 mmSQ_PERFCOUNTER5_SELECT__CI__VI                 = 0xD9C5;
static constexpr u32 mmSQ_PERFCOUNTER5_SELECT__SI                     = 0x2345;
static constexpr u32 mmSQ_PERFCOUNTER6_HI__CI__VI                     = 0xD1CD;
static constexpr u32 mmSQ_PERFCOUNTER6_HI__SI                         = 0x232D;
static constexpr u32 mmSQ_PERFCOUNTER6_LO__CI__VI                     = 0xD1CC;
static constexpr u32 mmSQ_PERFCOUNTER6_LO__SI                         = 0x232C;
static constexpr u32 mmSQ_PERFCOUNTER6_SELECT__CI__VI                 = 0xD9C6;
static constexpr u32 mmSQ_PERFCOUNTER6_SELECT__SI                     = 0x2346;
static constexpr u32 mmSQ_PERFCOUNTER7_HI__CI__VI                     = 0xD1CF;
static constexpr u32 mmSQ_PERFCOUNTER7_HI__SI                         = 0x232F;
static constexpr u32 mmSQ_PERFCOUNTER7_LO__CI__VI                     = 0xD1CE;
static constexpr u32 mmSQ_PERFCOUNTER7_LO__SI                         = 0x232E;
static constexpr u32 mmSQ_PERFCOUNTER7_SELECT__CI__VI                 = 0xD9C7;
static constexpr u32 mmSQ_PERFCOUNTER7_SELECT__SI                     = 0x2347;
static constexpr u32 mmSQ_PERFCOUNTER8_HI__CI__VI                     = 0xD1D1;
static constexpr u32 mmSQ_PERFCOUNTER8_HI__SI                         = 0x2331;
static constexpr u32 mmSQ_PERFCOUNTER8_LO__CI__VI                     = 0xD1D0;
static constexpr u32 mmSQ_PERFCOUNTER8_LO__SI                         = 0x2330;
static constexpr u32 mmSQ_PERFCOUNTER8_SELECT__CI__VI                 = 0xD9C8;
static constexpr u32 mmSQ_PERFCOUNTER8_SELECT__SI                     = 0x2348;
static constexpr u32 mmSQ_PERFCOUNTER9_HI__CI__VI                     = 0xD1D3;
static constexpr u32 mmSQ_PERFCOUNTER9_HI__SI                         = 0x2333;
static constexpr u32 mmSQ_PERFCOUNTER9_LO__CI__VI                     = 0xD1D2;
static constexpr u32 mmSQ_PERFCOUNTER9_LO__SI                         = 0x2332;
static constexpr u32 mmSQ_PERFCOUNTER9_SELECT__CI__VI                 = 0xD9C9;
static constexpr u32 mmSQ_PERFCOUNTER9_SELECT__SI                     = 0x2349;
static constexpr u32 mmSQ_PERFCOUNTER_CTRL2__CI__VI                   = 0xD9E2;
static constexpr u32 mmSQ_PERFCOUNTER_CTRL__CI__VI                    = 0xD9E0;
static constexpr u32 mmSQ_PERFCOUNTER_CTRL__SI                        = 0x2306;
static constexpr u32 mmSQ_PERFCOUNTER_MASK__CI__VI                    = 0xD9E1;
static constexpr u32 mmSQ_POWER_THROTTLE2__CI__VI                     = 0xF092;
static constexpr u32 mmSQ_POWER_THROTTLE2__SI                         = 0x2397;
static constexpr u32 mmSQ_POWER_THROTTLE__CI__VI                      = 0xF091;
static constexpr u32 mmSQ_POWER_THROTTLE__SI                          = 0x2396;
static constexpr u32 mmSQ_RANDOM_WAVE_PRI                             = 0x2303;
static constexpr u32 mmSQ_REG_CREDITS                                 = 0x2304;
static constexpr u32 mmSQ_REG_TIMESTAMP__CI__VI                       = 0x2374;
static constexpr u32 mmSQ_SEC_CNT__SI__CI                             = 0x23A1;
static constexpr u32 mmSQ_SMRD__SI__CI                                = 0x237F;
static constexpr u32 mmSQ_SOP1                                        = 0x237F;
static constexpr u32 mmSQ_SOP2                                        = 0x237F;
static constexpr u32 mmSQ_SOPC                                        = 0x237F;
static constexpr u32 mmSQ_SOPK                                        = 0x237F;
static constexpr u32 mmSQ_SOPP                                        = 0x237F;
static constexpr u32 mmSQ_TEX_CLK_CTRL__CI__VI                        = 0xF08F;
static constexpr u32 mmSQ_TEX_CLK_CTRL__SI                            = 0x2361;
static constexpr u32 mmSQ_THREAD_TRACE_BASE2__CI                      = 0x2385;
static constexpr u32 mmSQ_THREAD_TRACE_CNTR                           = 0x2390;
static constexpr u32 mmSQ_THREAD_TRACE_TOKEN_MASK2__CI                = 0x2386;
static constexpr u32 mmSQ_THREAD_TRACE_USERDATA_0__CI__VI             = 0xC340;
static constexpr u32 mmSQ_THREAD_TRACE_USERDATA_0__SI                 = 0x2388;
static constexpr u32 mmSQ_THREAD_TRACE_USERDATA_1__CI__VI             = 0xC341;
static constexpr u32 mmSQ_THREAD_TRACE_USERDATA_1__SI                 = 0x2389;
static constexpr u32 mmSQ_THREAD_TRACE_USERDATA_2__CI__VI             = 0xC342;
static constexpr u32 mmSQ_THREAD_TRACE_USERDATA_2__SI                 = 0x238A;
static constexpr u32 mmSQ_THREAD_TRACE_USERDATA_3__CI__VI             = 0xC343;
static constexpr u32 mmSQ_THREAD_TRACE_USERDATA_3__SI                 = 0x238B;
static constexpr u32 mmSQ_THREAD_TRACE_WORD_CMN                       = 0x23B0;
static constexpr u32 mmSQ_THREAD_TRACE_WORD_EVENT                     = 0x23B0;
static constexpr u32 mmSQ_THREAD_TRACE_WORD_INST                      = 0x23B0;
static constexpr u32 mmSQ_THREAD_TRACE_WORD_INST_PC_1_OF_2            = 0x23B0;
static constexpr u32 mmSQ_THREAD_TRACE_WORD_INST_PC_2_OF_2            = 0x23B1;
static constexpr u32 mmSQ_THREAD_TRACE_WORD_INST_USERDATA_1_OF_2      = 0x23B0;
static constexpr u32 mmSQ_THREAD_TRACE_WORD_INST_USERDATA_2_OF_2      = 0x23B1;
static constexpr u32 mmSQ_THREAD_TRACE_WORD_ISSUE                     = 0x23B0;
static constexpr u32 mmSQ_THREAD_TRACE_WORD_MISC                      = 0x23B0;
static constexpr u32 mmSQ_THREAD_TRACE_WORD_PERF_1_OF_2               = 0x23B0;
static constexpr u32 mmSQ_THREAD_TRACE_WORD_PERF_2_OF_2               = 0x23B1;
static constexpr u32 mmSQ_THREAD_TRACE_WORD_REG_1_OF_2                = 0x23B0;
static constexpr u32 mmSQ_THREAD_TRACE_WORD_REG_2_OF_2                = 0x23B0;
static constexpr u32 mmSQ_THREAD_TRACE_WORD_REG_CS_1_OF_2__CI__VI     = 0x23B0;
static constexpr u32 mmSQ_THREAD_TRACE_WORD_REG_CS_2_OF_2__CI__VI     = 0x23B0;
static constexpr u32 mmSQ_THREAD_TRACE_WORD_TIMESTAMP_1_OF_2          = 0x23B0;
static constexpr u32 mmSQ_THREAD_TRACE_WORD_TIMESTAMP_2_OF_2          = 0x23B1;
static constexpr u32 mmSQ_THREAD_TRACE_WORD_TIME__SI                  = 0x23B0;
static constexpr u32 mmSQ_THREAD_TRACE_WORD_WAVE                      = 0x23B0;
static constexpr u32 mmSQ_THREAD_TRACE_WORD_WAVE_START                = 0x23B0;
static constexpr u32 mmSQ_TIME_HI                                     = 0x237C;
static constexpr u32 mmSQ_TIME_LO                                     = 0x237D;
static constexpr u32 mmSQ_VINTRP                                      = 0x237F;
static constexpr u32 mmSQ_VOP1                                        = 0x237F;
static constexpr u32 mmSQ_VOP2                                        = 0x237F;
static constexpr u32 mmSQ_VOP3_0                                      = 0x237F;
static constexpr u32 mmSQ_VOP3_0_SDST_ENC                             = 0x237F;
static constexpr u32 mmSQ_VOP3_1                                      = 0x237F;
static constexpr u32 mmSQ_VOPC                                        = 0x237F;
static constexpr u32 mmSRBM_CHIP_REVISION                             = 0x039B;
static constexpr u32 mmSRBM_CNTL                                      = 0x0390;
static constexpr u32 mmSRBM_DEBUG                                     = 0x03A4;
static constexpr u32 mmSRBM_DEBUG_CNTL                                = 0x0399;
static constexpr u32 mmSRBM_DEBUG_DATA                                = 0x039A;
static constexpr u32 mmSRBM_DEBUG_SNAPSHOT                            = 0x03A5;
static constexpr u32 mmSRBM_GFX_CNTL                                  = 0x0391;
static constexpr u32 mmSRBM_INT_ACK                                   = 0x03AA;
static constexpr u32 mmSRBM_INT_CNTL                                  = 0x03A8;
static constexpr u32 mmSRBM_INT_STATUS                                = 0x03A9;
static constexpr u32 mmSRBM_MC_CLKEN_CNTL__CI__VI                     = 0x03B3;
static constexpr u32 mmSRBM_READ_ERROR                                = 0x03A6;
static constexpr u32 mmSRBM_SAM_CLKEN_CNTL__CI__VI                    = 0x03B8;
static constexpr u32 mmSRBM_SDMA_CLKEN_CNTL__CI__VI                   = 0x03B7;
static constexpr u32 mmSRBM_SOFT_RESET                                = 0x0398;
static constexpr u32 mmSRBM_STATUS                                    = 0x0394;
static constexpr u32 mmSRBM_STATUS2                                   = 0x0393;
static constexpr u32 mmSRBM_SYS_CLKEN_CNTL                            = 0x03B4;
static constexpr u32 mmSRBM_UVD_CLKEN_CNTL                            = 0x03B6;
static constexpr u32 mmSRBM_VCE_CLKEN_CNTL                            = 0x03B5;
static constexpr u32 mmSX_DEBUG_1                                     = 0x2418;
static constexpr u32 mmSX_DEBUG_BUSY                                  = 0x2414;
static constexpr u32 mmSX_DEBUG_BUSY_2                                = 0x2415;
static constexpr u32 mmSX_DEBUG_BUSY_3                                = 0x2416;
static constexpr u32 mmSX_DEBUG_BUSY_4                                = 0x2417;
static constexpr u32 mmSX_PERFCOUNTER0_HI__CI__VI                     = 0xD241;
static constexpr u32 mmSX_PERFCOUNTER0_HI__SI                         = 0x2421;
static constexpr u32 mmSX_PERFCOUNTER0_LO__CI__VI                     = 0xD240;
static constexpr u32 mmSX_PERFCOUNTER0_LO__SI                         = 0x2420;
static constexpr u32 mmSX_PERFCOUNTER0_SELECT1__CI__VI                = 0xDA44;
static constexpr u32 mmSX_PERFCOUNTER0_SELECT__CI__VI                 = 0xDA40;
static constexpr u32 mmSX_PERFCOUNTER0_SELECT__SI                     = 0x241C;
static constexpr u32 mmSX_PERFCOUNTER1_HI__CI__VI                     = 0xD243;
static constexpr u32 mmSX_PERFCOUNTER1_HI__SI                         = 0x2423;
static constexpr u32 mmSX_PERFCOUNTER1_LO__CI__VI                     = 0xD242;
static constexpr u32 mmSX_PERFCOUNTER1_LO__SI                         = 0x2422;
static constexpr u32 mmSX_PERFCOUNTER1_SELECT1__CI__VI                = 0xDA45;
static constexpr u32 mmSX_PERFCOUNTER1_SELECT__CI__VI                 = 0xDA41;
static constexpr u32 mmSX_PERFCOUNTER1_SELECT__SI                     = 0x241D;
static constexpr u32 mmSX_PERFCOUNTER2_HI__CI__VI                     = 0xD245;
static constexpr u32 mmSX_PERFCOUNTER2_HI__SI                         = 0x2425;
static constexpr u32 mmSX_PERFCOUNTER2_LO__CI__VI                     = 0xD244;
static constexpr u32 mmSX_PERFCOUNTER2_LO__SI                         = 0x2424;
static constexpr u32 mmSX_PERFCOUNTER2_SELECT__CI__VI                 = 0xDA42;
static constexpr u32 mmSX_PERFCOUNTER2_SELECT__SI                     = 0x241E;
static constexpr u32 mmSX_PERFCOUNTER3_HI__CI__VI                     = 0xD247;
static constexpr u32 mmSX_PERFCOUNTER3_HI__SI                         = 0x2427;
static constexpr u32 mmSX_PERFCOUNTER3_LO__CI__VI                     = 0xD246;
static constexpr u32 mmSX_PERFCOUNTER3_LO__SI                         = 0x2426;
static constexpr u32 mmSX_PERFCOUNTER3_SELECT__CI__VI                 = 0xDA43;
static constexpr u32 mmSX_PERFCOUNTER3_SELECT__SI                     = 0x241F;
static constexpr u32 mmTARGET_AND_CURRENT_PROFILE_INDEX_1__SI         = 0x021D;
static constexpr u32 mmTARGET_AND_CURRENT_PROFILE_INDEX__SI           = 0x01E6;
static constexpr u32 mmTA_BC_BASE_ADDR                                = 0xA020;
static constexpr u32 mmTA_BC_BASE_ADDR_HI__CI__VI                     = 0xA021;
static constexpr u32 mmTA_CGTT_CTRL__CI__VI                           = 0xF09D;
static constexpr u32 mmTA_CGTT_CTRL__SI                               = 0x2544;
static constexpr u32 mmTA_CNTL                                        = 0x2541;
static constexpr u32 mmTA_CNTL_AUX                                    = 0x2542;
static constexpr u32 mmTA_CS_BC_BASE_ADDR_HI__CI__VI                  = 0xC381;
static constexpr u32 mmTA_CS_BC_BASE_ADDR__CI__VI                     = 0xC380;
static constexpr u32 mmTA_CS_BC_BASE_ADDR__SI                         = 0x2543;
static constexpr u32 mmTA_DEBUG_DATA                                  = 0x254D;
static constexpr u32 mmTA_DEBUG_INDEX                                 = 0x254C;
static constexpr u32 mmTA_PERFCOUNTER0_HI__CI__VI                     = 0xD2C1;
static constexpr u32 mmTA_PERFCOUNTER0_HI__SI                         = 0x2556;
static constexpr u32 mmTA_PERFCOUNTER0_LO__CI__VI                     = 0xD2C0;
static constexpr u32 mmTA_PERFCOUNTER0_LO__SI                         = 0x2555;
static constexpr u32 mmTA_PERFCOUNTER0_SELECT1__CI__VI                = 0xDAC1;
static constexpr u32 mmTA_PERFCOUNTER0_SELECT__CI__VI                 = 0xDAC0;
static constexpr u32 mmTA_PERFCOUNTER0_SELECT__SI                     = 0x2554;
static constexpr u32 mmTA_PERFCOUNTER1_HI__CI__VI                     = 0xD2C3;
static constexpr u32 mmTA_PERFCOUNTER1_HI__SI                         = 0x2562;
static constexpr u32 mmTA_PERFCOUNTER1_LO__CI__VI                     = 0xD2C2;
static constexpr u32 mmTA_PERFCOUNTER1_LO__SI                         = 0x2561;
static constexpr u32 mmTA_PERFCOUNTER1_SELECT__CI__VI                 = 0xDAC2;
static constexpr u32 mmTA_PERFCOUNTER1_SELECT__SI                     = 0x2560;
static constexpr u32 mmTA_RESERVED_010C__CI__VI                       = 0x2543;
static constexpr u32 mmTA_SCRATCH                                     = 0x2564;
static constexpr u32 mmTA_STATUS                                      = 0x2548;
static constexpr u32 mmTCA_CGTT_SCLK_CTRL__CI__VI                     = 0xF0AD;
static constexpr u32 mmTCA_CGTT_SCLK_CTRL__SI                         = 0x2BC1;
static constexpr u32 mmTCA_CTRL                                       = 0x2BC0;
static constexpr u32 mmTCA_PERFCOUNTER0_HI__CI__VI                    = 0xD391;
static constexpr u32 mmTCA_PERFCOUNTER0_HI__SI                        = 0x2BD2;
static constexpr u32 mmTCA_PERFCOUNTER0_LO__CI__VI                    = 0xD390;
static constexpr u32 mmTCA_PERFCOUNTER0_LO__SI                        = 0x2BD1;
static constexpr u32 mmTCA_PERFCOUNTER0_SELECT1__CI__VI               = 0xDB91;
static constexpr u32 mmTCA_PERFCOUNTER0_SELECT__CI__VI                = 0xDB90;
static constexpr u32 mmTCA_PERFCOUNTER0_SELECT__SI                    = 0x2BD0;
static constexpr u32 mmTCA_PERFCOUNTER1_HI__CI__VI                    = 0xD393;
static constexpr u32 mmTCA_PERFCOUNTER1_HI__SI                        = 0x2BD5;
static constexpr u32 mmTCA_PERFCOUNTER1_LO__CI__VI                    = 0xD392;
static constexpr u32 mmTCA_PERFCOUNTER1_LO__SI                        = 0x2BD4;
static constexpr u32 mmTCA_PERFCOUNTER1_SELECT1__CI__VI               = 0xDB93;
static constexpr u32 mmTCA_PERFCOUNTER1_SELECT__CI__VI                = 0xDB92;
static constexpr u32 mmTCA_PERFCOUNTER1_SELECT__SI                    = 0x2BD3;
static constexpr u32 mmTCA_PERFCOUNTER2_HI__CI__VI                    = 0xD395;
static constexpr u32 mmTCA_PERFCOUNTER2_HI__SI                        = 0x2BD8;
static constexpr u32 mmTCA_PERFCOUNTER2_LO__CI__VI                    = 0xD394;
static constexpr u32 mmTCA_PERFCOUNTER2_LO__SI                        = 0x2BD7;
static constexpr u32 mmTCA_PERFCOUNTER2_SELECT__CI__VI                = 0xDB94;
static constexpr u32 mmTCA_PERFCOUNTER2_SELECT__SI                    = 0x2BD6;
static constexpr u32 mmTCA_PERFCOUNTER3_HI__CI__VI                    = 0xD397;
static constexpr u32 mmTCA_PERFCOUNTER3_HI__SI                        = 0x2BDB;
static constexpr u32 mmTCA_PERFCOUNTER3_LO__CI__VI                    = 0xD396;
static constexpr u32 mmTCA_PERFCOUNTER3_LO__SI                        = 0x2BDA;
static constexpr u32 mmTCA_PERFCOUNTER3_SELECT__CI__VI                = 0xDB95;
static constexpr u32 mmTCA_PERFCOUNTER3_SELECT__SI                    = 0x2BD9;
static constexpr u32 mmTCC_CGTT_SCLK_CTRL__CI__VI                     = 0xF0AC;
static constexpr u32 mmTCC_CGTT_SCLK_CTRL__SI                         = 0x2B81;
static constexpr u32 mmTCC_CTRL                                       = 0x2B80;
static constexpr u32 mmTCC_EDC_COUNTER__SI__CI                        = 0x2B82;
static constexpr u32 mmTCC_PERFCOUNTER0_HI__CI__VI                    = 0xD381;
static constexpr u32 mmTCC_PERFCOUNTER0_HI__SI                        = 0x2B92;
static constexpr u32 mmTCC_PERFCOUNTER0_LO__CI__VI                    = 0xD380;
static constexpr u32 mmTCC_PERFCOUNTER0_LO__SI                        = 0x2B91;
static constexpr u32 mmTCC_PERFCOUNTER0_SELECT1__CI__VI               = 0xDB81;
static constexpr u32 mmTCC_PERFCOUNTER0_SELECT__CI__VI                = 0xDB80;
static constexpr u32 mmTCC_PERFCOUNTER0_SELECT__SI                    = 0x2B90;
static constexpr u32 mmTCC_PERFCOUNTER1_HI__CI__VI                    = 0xD383;
static constexpr u32 mmTCC_PERFCOUNTER1_HI__SI                        = 0x2B95;
static constexpr u32 mmTCC_PERFCOUNTER1_LO__CI__VI                    = 0xD382;
static constexpr u32 mmTCC_PERFCOUNTER1_LO__SI                        = 0x2B94;
static constexpr u32 mmTCC_PERFCOUNTER1_SELECT1__CI__VI               = 0xDB83;
static constexpr u32 mmTCC_PERFCOUNTER1_SELECT__CI__VI                = 0xDB82;
static constexpr u32 mmTCC_PERFCOUNTER1_SELECT__SI                    = 0x2B93;
static constexpr u32 mmTCC_PERFCOUNTER2_HI__CI__VI                    = 0xD385;
static constexpr u32 mmTCC_PERFCOUNTER2_HI__SI                        = 0x2B98;
static constexpr u32 mmTCC_PERFCOUNTER2_LO__CI__VI                    = 0xD384;
static constexpr u32 mmTCC_PERFCOUNTER2_LO__SI                        = 0x2B97;
static constexpr u32 mmTCC_PERFCOUNTER2_SELECT__CI__VI                = 0xDB84;
static constexpr u32 mmTCC_PERFCOUNTER2_SELECT__SI                    = 0x2B96;
static constexpr u32 mmTCC_PERFCOUNTER3_HI__CI__VI                    = 0xD387;
static constexpr u32 mmTCC_PERFCOUNTER3_HI__SI                        = 0x2B9B;
static constexpr u32 mmTCC_PERFCOUNTER3_LO__CI__VI                    = 0xD386;
static constexpr u32 mmTCC_PERFCOUNTER3_LO__SI                        = 0x2B9A;
static constexpr u32 mmTCC_PERFCOUNTER3_SELECT__CI__VI                = 0xDB85;
static constexpr u32 mmTCC_PERFCOUNTER3_SELECT__SI                    = 0x2B99;
static constexpr u32 mmTCC_REDUNDANCY__CI__VI                         = 0x2B83;
static constexpr u32 mmTCI_CNTL_1                                     = 0x2B62;
static constexpr u32 mmTCI_CNTL_2                                     = 0x2B63;
static constexpr u32 mmTCI_STATUS                                     = 0x2B61;
static constexpr u32 mmTCP_ADDR_CONFIG                                = 0x2B05;
static constexpr u32 mmTCP_BUFFER_ADDR_HASH_CNTL                      = 0x2B16;
static constexpr u32 mmTCP_CHAN_STEER_HI                              = 0x2B04;
static constexpr u32 mmTCP_CHAN_STEER_LO                              = 0x2B03;
static constexpr u32 mmTCP_CNTL                                       = 0x2B02;
static constexpr u32 mmTCP_CREDIT                                     = 0x2B06;
static constexpr u32 mmTCP_EDC_COUNTER__SI__CI                        = 0x2B17;
static constexpr u32 mmTCP_INVALIDATE                                 = 0x2B00;
static constexpr u32 mmTCP_PERFCOUNTER0_HI__CI__VI                    = 0xD341;
static constexpr u32 mmTCP_PERFCOUNTER0_HI__SI                        = 0x2B0A;
static constexpr u32 mmTCP_PERFCOUNTER0_LO__CI__VI                    = 0xD340;
static constexpr u32 mmTCP_PERFCOUNTER0_LO__SI                        = 0x2B0B;
static constexpr u32 mmTCP_PERFCOUNTER0_SELECT1__CI__VI               = 0xDB41;
static constexpr u32 mmTCP_PERFCOUNTER0_SELECT__CI__VI                = 0xDB40;
static constexpr u32 mmTCP_PERFCOUNTER0_SELECT__SI                    = 0x2B09;
static constexpr u32 mmTCP_PERFCOUNTER1_HI__CI__VI                    = 0xD343;
static constexpr u32 mmTCP_PERFCOUNTER1_HI__SI                        = 0x2B0D;
static constexpr u32 mmTCP_PERFCOUNTER1_LO__CI__VI                    = 0xD342;
static constexpr u32 mmTCP_PERFCOUNTER1_LO__SI                        = 0x2B0E;
static constexpr u32 mmTCP_PERFCOUNTER1_SELECT1__CI__VI               = 0xDB43;
static constexpr u32 mmTCP_PERFCOUNTER1_SELECT__CI__VI                = 0xDB42;
static constexpr u32 mmTCP_PERFCOUNTER1_SELECT__SI                    = 0x2B0C;
static constexpr u32 mmTCP_PERFCOUNTER2_HI__CI__VI                    = 0xD345;
static constexpr u32 mmTCP_PERFCOUNTER2_HI__SI                        = 0x2B10;
static constexpr u32 mmTCP_PERFCOUNTER2_LO__CI__VI                    = 0xD344;
static constexpr u32 mmTCP_PERFCOUNTER2_LO__SI                        = 0x2B11;
static constexpr u32 mmTCP_PERFCOUNTER2_SELECT__CI__VI                = 0xDB44;
static constexpr u32 mmTCP_PERFCOUNTER2_SELECT__SI                    = 0x2B0F;
static constexpr u32 mmTCP_PERFCOUNTER3_HI__CI__VI                    = 0xD347;
static constexpr u32 mmTCP_PERFCOUNTER3_HI__SI                        = 0x2B13;
static constexpr u32 mmTCP_PERFCOUNTER3_LO__CI__VI                    = 0xD346;
static constexpr u32 mmTCP_PERFCOUNTER3_LO__SI                        = 0x2B14;
static constexpr u32 mmTCP_PERFCOUNTER3_SELECT__CI__VI                = 0xDB45;
static constexpr u32 mmTCP_PERFCOUNTER3_SELECT__SI                    = 0x2B12;
static constexpr u32 mmTCP_STATUS                                     = 0x2B01;
static constexpr u32 mmTCP_WATCH0_ADDR_H__CI__VI                      = 0x32A0;
static constexpr u32 mmTCP_WATCH0_ADDR_L__CI__VI                      = 0x32A1;
static constexpr u32 mmTCP_WATCH0_CNTL__CI__VI                        = 0x32A2;
static constexpr u32 mmTCP_WATCH1_ADDR_H__CI__VI                      = 0x32A3;
static constexpr u32 mmTCP_WATCH1_ADDR_L__CI__VI                      = 0x32A4;
static constexpr u32 mmTCP_WATCH1_CNTL__CI__VI                        = 0x32A5;
static constexpr u32 mmTCP_WATCH2_ADDR_H__CI__VI                      = 0x32A6;
static constexpr u32 mmTCP_WATCH2_ADDR_L__CI__VI                      = 0x32A7;
static constexpr u32 mmTCP_WATCH2_CNTL__CI__VI                        = 0x32A8;
static constexpr u32 mmTCP_WATCH3_ADDR_H__CI__VI                      = 0x32A9;
static constexpr u32 mmTCP_WATCH3_ADDR_L__CI__VI                      = 0x32AA;
static constexpr u32 mmTCP_WATCH3_CNTL__CI__VI                        = 0x32AB;
static constexpr u32 mmTCS_CGTT_SCLK_CTRL__CI                         = 0xF0AE;
static constexpr u32 mmTCS_CTRL__CI                                   = 0x2BE0;
static constexpr u32 mmTCS_PERFCOUNTER0_HI__CI                        = 0xD3A1;
static constexpr u32 mmTCS_PERFCOUNTER0_LO__CI                        = 0xD3A0;
static constexpr u32 mmTCS_PERFCOUNTER0_SELECT1__CI                   = 0xDBA1;
static constexpr u32 mmTCS_PERFCOUNTER0_SELECT__CI                    = 0xDBA0;
static constexpr u32 mmTCS_PERFCOUNTER1_HI__CI                        = 0xD3A3;
static constexpr u32 mmTCS_PERFCOUNTER1_LO__CI                        = 0xD3A2;
static constexpr u32 mmTCS_PERFCOUNTER1_SELECT__CI                    = 0xDBA2;
static constexpr u32 mmTCS_PERFCOUNTER2_HI__CI                        = 0xD3A5;
static constexpr u32 mmTCS_PERFCOUNTER2_LO__CI                        = 0xD3A4;
static constexpr u32 mmTCS_PERFCOUNTER2_SELECT__CI                    = 0xDBA3;
static constexpr u32 mmTCS_PERFCOUNTER3_HI__CI                        = 0xD3A7;
static constexpr u32 mmTCS_PERFCOUNTER3_LO__CI                        = 0xD3A6;
static constexpr u32 mmTCS_PERFCOUNTER3_SELECT__CI                    = 0xDBA4;
static constexpr u32 mmTC_CFG_L1_LOAD_POLICY0__CI__VI                 = 0x2B1A;
static constexpr u32 mmTC_CFG_L1_LOAD_POLICY1__CI__VI                 = 0x2B1B;
static constexpr u32 mmTC_CFG_L1_STORE_POLICY__CI__VI                 = 0x2B1C;
static constexpr u32 mmTC_CFG_L1_VOLATILE__CI__VI                     = 0x2B22;
static constexpr u32 mmTC_CFG_L2_ATOMIC_POLICY__CI__VI                = 0x2B21;
static constexpr u32 mmTC_CFG_L2_LOAD_POLICY0__CI__VI                 = 0x2B1D;
static constexpr u32 mmTC_CFG_L2_LOAD_POLICY1__CI__VI                 = 0x2B1E;
static constexpr u32 mmTC_CFG_L2_STORE_POLICY0__CI__VI                = 0x2B1F;
static constexpr u32 mmTC_CFG_L2_STORE_POLICY1__CI__VI                = 0x2B20;
static constexpr u32 mmTC_CFG_L2_VOLATILE__CI__VI                     = 0x2B23;
static constexpr u32 mmTD_CGTT_CTRL__CI__VI                           = 0xF09C;
static constexpr u32 mmTD_CGTT_CTRL__SI                               = 0x2527;
static constexpr u32 mmTD_CNTL                                        = 0x2525;
static constexpr u32 mmTD_DEBUG_DATA                                  = 0x2529;
static constexpr u32 mmTD_DEBUG_INDEX                                 = 0x2528;
static constexpr u32 mmTD_PERFCOUNTER0_HI__CI__VI                     = 0xD301;
static constexpr u32 mmTD_PERFCOUNTER0_HI__SI                         = 0x252E;
static constexpr u32 mmTD_PERFCOUNTER0_LO__CI__VI                     = 0xD300;
static constexpr u32 mmTD_PERFCOUNTER0_LO__SI                         = 0x252D;
static constexpr u32 mmTD_PERFCOUNTER0_SELECT1__CI__VI                = 0xDB01;
static constexpr u32 mmTD_PERFCOUNTER0_SELECT__CI__VI                 = 0xDB00;
static constexpr u32 mmTD_PERFCOUNTER0_SELECT__SI                     = 0x252C;
static constexpr u32 mmTD_PERFCOUNTER1_HI__CI__VI                     = 0xD303;
static constexpr u32 mmTD_PERFCOUNTER1_LO__CI__VI                     = 0xD302;
static constexpr u32 mmTD_PERFCOUNTER1_SELECT__CI__VI                 = 0xDB02;
static constexpr u32 mmTD_SCRATCH__CI__VI                             = 0x2533;
static constexpr u32 mmTD_SCRATCH__SI                                 = 0x2530;
static constexpr u32 mmTD_STATUS                                      = 0x2526;
static constexpr u32 mmTHM_CLK_CNTL__SI                               = 0x019A;
static constexpr u32 mmTMDS_CNTL__SI                                  = 0x1C7C;
static constexpr u32 mmTMDS_CONTROL0_FEEDBACK__SI                     = 0x1C7E;
static constexpr u32 mmTMDS_CONTROL_CHAR__SI                          = 0x1C7D;
static constexpr u32 mmTMDS_CTL0_1_GEN_CNTL__SI                       = 0x1C86;
static constexpr u32 mmTMDS_CTL2_3_GEN_CNTL__SI                       = 0x1C87;
static constexpr u32 mmTMDS_CTL_BITS__SI                              = 0x1C83;
static constexpr u32 mmTMDS_DCBALANCER_CONTROL__SI                    = 0x1C84;
static constexpr u32 mmTMDS_DEBUG__SI                                 = 0x1C82;
static constexpr u32 mmTMDS_STEREOSYNC_CTL_SEL__SI                    = 0x1C7F;
static constexpr u32 mmTMDS_SYNC_CHAR_PATTERN_0_1__SI                 = 0x1C80;
static constexpr u32 mmTMDS_SYNC_CHAR_PATTERN_2_3__SI                 = 0x1C81;
static constexpr u32 mmUNIPHY_DATA_SYNCHRONIZATION__SI                = 0x1984;
static constexpr u32 mmUNIPHY_IMPCAL_LINKA__SI                        = 0x1947;
static constexpr u32 mmUNIPHY_IMPCAL_LINKB__SI                        = 0x1948;
static constexpr u32 mmUNIPHY_IMPCAL_LINKC__SI                        = 0x194D;
static constexpr u32 mmUNIPHY_IMPCAL_LINKD__SI                        = 0x194E;
static constexpr u32 mmUNIPHY_IMPCAL_LINKE__SI                        = 0x1950;
static constexpr u32 mmUNIPHY_IMPCAL_LINKF__SI                        = 0x1951;
static constexpr u32 mmUNIPHY_IMPCAL_PERIOD__SI                       = 0x1949;
static constexpr u32 mmUNIPHY_REG_TEST_OUTPUT__SI                     = 0x1986;
static constexpr u32 mmUSER_SQC_BANK_DISABLE                          = 0x2308;
static constexpr u32 mmUVD_CGC_CTRL__SI__VI                           = 0x3D2C;
static constexpr u32 mmUVD_CGC_GATE__SI__VI                           = 0x3D2A;
static constexpr u32 mmUVD_CGC_STATUS__SI__VI                         = 0x3D2B;
static constexpr u32 mmUVD_CONFIG__CI__VI                             = 0x0F93;
static constexpr u32 mmUVD_CONFIG__SI                                 = 0x0F98;
static constexpr u32 mmUVD_CONTEXT_ID__SI__VI                         = 0x3DBD;
static constexpr u32 mmUVD_CTX_DATA__SI__VI                           = 0x3D29;
static constexpr u32 mmUVD_CTX_INDEX__SI__VI                          = 0x3D28;
static constexpr u32 mmUVD_ENGINE_CNTL__SI__VI                        = 0x3BC6;
static constexpr u32 mmUVD_GPCOM_VCPU_CMD__SI__VI                     = 0x3BC3;
static constexpr u32 mmUVD_GPCOM_VCPU_DATA0__SI__VI                   = 0x3BC4;
static constexpr u32 mmUVD_GPCOM_VCPU_DATA1__SI__VI                   = 0x3BC5;
static constexpr u32 mmUVD_LMI_ADDR_EXT__SI__VI                       = 0x3D65;
static constexpr u32 mmUVD_LMI_CTRL2__SI__VI                          = 0x3D3D;
static constexpr u32 mmUVD_LMI_CTRL__SI__VI                           = 0x3D66;
static constexpr u32 mmUVD_LMI_EXT40_ADDR__SI__VI                     = 0x3D26;
static constexpr u32 mmUVD_LMI_STATUS__SI__VI                         = 0x3D67;
static constexpr u32 mmUVD_LMI_SWAP_CNTL__SI__VI                      = 0x3D6D;
static constexpr u32 mmUVD_MASTINT_EN__SI__VI                         = 0x3D40;
static constexpr u32 mmUVD_MPC_CNTL__SI__VI                           = 0x3D77;
static constexpr u32 mmUVD_MPC_SET_ALU__SI__VI                        = 0x3D7E;
static constexpr u32 mmUVD_MPC_SET_MUXA0__SI__VI                      = 0x3D79;
static constexpr u32 mmUVD_MPC_SET_MUXA1__SI__VI                      = 0x3D7A;
static constexpr u32 mmUVD_MPC_SET_MUXB0__SI__VI                      = 0x3D7B;
static constexpr u32 mmUVD_MPC_SET_MUXB1__SI__VI                      = 0x3D7C;
static constexpr u32 mmUVD_MPC_SET_MUX__SI__VI                        = 0x3D7D;
static constexpr u32 mmUVD_MP_SWAP_CNTL__SI__VI                       = 0x3D6F;
static constexpr u32 mmUVD_RBC_IB_BASE__SI                            = 0x3DA1;
static constexpr u32 mmUVD_RBC_IB_SIZE__SI__VI                        = 0x3DA2;
static constexpr u32 mmUVD_RBC_RB_BASE__SI                            = 0x3DA3;
static constexpr u32 mmUVD_RBC_RB_CNTL__SI__VI                        = 0x3DA9;
static constexpr u32 mmUVD_RBC_RB_RPTR_ADDR__SI__VI                   = 0x3DAA;
static constexpr u32 mmUVD_RBC_RB_RPTR__SI__VI                        = 0x3DA4;
static constexpr u32 mmUVD_RBC_RB_WPTR__SI__VI                        = 0x3DA5;
static constexpr u32 mmUVD_SEMA_ADDR_HIGH__SI__VI                     = 0x3BC1;
static constexpr u32 mmUVD_SEMA_ADDR_LOW__SI__VI                      = 0x3BC0;
static constexpr u32 mmUVD_SEMA_CMD__SI__VI                           = 0x3BC2;
static constexpr u32 mmUVD_SEMA_CNTL__SI__VI                          = 0x3D00;
static constexpr u32 mmUVD_SEMA_SIGNAL_INCOMPLETE_TIMEOUT_CNTL__SI__VI  = 0x3DB3;
static constexpr u32 mmUVD_SEMA_TIMEOUT_STATUS__SI__VI                = 0x3DB0;
static constexpr u32 mmUVD_SEMA_WAIT_FAULT_TIMEOUT_CNTL__SI__VI       = 0x3DB2;
static constexpr u32 mmUVD_SEMA_WAIT_INCOMPLETE_TIMEOUT_CNTL__SI__VI  = 0x3DB1;
static constexpr u32 mmUVD_SOFT_RESET__SI__VI                         = 0x3DA0;
static constexpr u32 mmUVD_STATUS__SI__VI                             = 0x3DAF;
static constexpr u32 mmUVD_VCPU_CACHE_OFFSET0__SI__VI                 = 0x3D82;
static constexpr u32 mmUVD_VCPU_CACHE_OFFSET1__SI__VI                 = 0x3D84;
static constexpr u32 mmUVD_VCPU_CACHE_OFFSET2__SI__VI                 = 0x3D86;
static constexpr u32 mmUVD_VCPU_CACHE_SIZE0__SI__VI                   = 0x3D83;
static constexpr u32 mmUVD_VCPU_CACHE_SIZE1__SI__VI                   = 0x3D85;
static constexpr u32 mmUVD_VCPU_CACHE_SIZE2__SI__VI                   = 0x3D87;
static constexpr u32 mmUVD_VCPU_CNTL__SI__VI                          = 0x3D98;
static constexpr u32 mmVBLANK_STATUS__SI                              = 0x1AEF;
static constexpr u32 mmVCE_CONFIG__CI__VI                             = 0x0F94;
static constexpr u32 mmVGA25_PPLL_FB_DIV__SI                          = 0x00DE;
static constexpr u32 mmVGA25_PPLL_POST_DIV__SI                        = 0x00E2;
static constexpr u32 mmVGA25_PPLL_REF_DIV__SI                         = 0x00D9;
static constexpr u32 mmVGA28_PPLL_FB_DIV__SI                          = 0x00DF;
static constexpr u32 mmVGA28_PPLL_POST_DIV__SI                        = 0x00E4;
static constexpr u32 mmVGA28_PPLL_REF_DIV__SI                         = 0x00DB;
static constexpr u32 mmVGA41_PPLL_FB_DIV__SI                          = 0x00E0;
static constexpr u32 mmVGA41_PPLL_POST_DIV__SI                        = 0x00E6;
static constexpr u32 mmVGA41_PPLL_REF_DIV__SI                         = 0x00DD;
static constexpr u32 mmVGA_CACHE_CONTROL__SI__VI                      = 0x00CB;
static constexpr u32 mmVGA_DEBUG_READBACK_DATA__SI__VI                = 0x00D7;
static constexpr u32 mmVGA_DEBUG_READBACK_INDEX__SI__VI               = 0x00D6;
static constexpr u32 mmVGA_DISPBUF1_SURFACE_ADDR__SI__VI              = 0x00C6;
static constexpr u32 mmVGA_DISPBUF2_SURFACE_ADDR__SI__VI              = 0x00C8;
static constexpr u32 mmVGA_HDP_CONTROL__SI__VI                        = 0x00CA;
static constexpr u32 mmVGA_HW_DEBUG__SI__VI                           = 0x00CF;
static constexpr u32 mmVGA_INTERRUPT_CONTROL__SI__VI                  = 0x00D1;
static constexpr u32 mmVGA_INTERRUPT_STATUS__SI__VI                   = 0x00D3;
static constexpr u32 mmVGA_MAIN_CONTROL__SI__VI                       = 0x00D4;
static constexpr u32 mmVGA_MEMORY_BASE_ADDRESS_HIGH__SI__VI           = 0x00C9;
static constexpr u32 mmVGA_MEMORY_BASE_ADDRESS__SI__VI                = 0x00C4;
static constexpr u32 mmVGA_MEM_READ_PAGE_ADDR__SI__VI                 = 0x0013;
static constexpr u32 mmVGA_MEM_WRITE_PAGE_ADDR__SI__VI                = 0x0012;
static constexpr u32 mmVGA_MODE_CONTROL__SI__VI                       = 0x00C2;
static constexpr u32 mmVGA_RENDER_CONTROL__SI__VI                     = 0x00C0;
static constexpr u32 mmVGA_SEQUENCER_RESET_CONTROL__SI__VI            = 0x00C1;
static constexpr u32 mmVGA_SOURCE_SELECT__SI__VI                      = 0x00FC;
static constexpr u32 mmVGA_STATUS_CLEAR__SI__VI                       = 0x00D2;
static constexpr u32 mmVGA_STATUS__SI__VI                             = 0x00D0;
static constexpr u32 mmVGA_SURFACE_PITCH_SELECT__SI__VI               = 0x00C3;
static constexpr u32 mmVGA_TEST_CONTROL__SI__VI                       = 0x00D5;
static constexpr u32 mmVGA_TEST_DEBUG_DATA__SI__VI                    = 0x00C7;
static constexpr u32 mmVGA_TEST_DEBUG_INDEX__SI__VI                   = 0x00C5;
static constexpr u32 mmVGT_CACHE_INVALIDATION                         = 0x2231;
static constexpr u32 mmVGT_CNTL_STATUS                                = 0x223C;
static constexpr u32 mmVGT_DEBUG_CNTL                                 = 0x2238;
static constexpr u32 mmVGT_DEBUG_DATA                                 = 0x2239;
static constexpr u32 mmVGT_DMA_BASE                                   = 0xA1FA;
static constexpr u32 mmVGT_DMA_BASE_HI                                = 0xA1F9;
static constexpr u32 mmVGT_DMA_CONTROL__CI__VI                        = 0x2272;
static constexpr u32 mmVGT_DMA_DATA_FIFO_DEPTH                        = 0x222D;
static constexpr u32 mmVGT_DMA_INDEX_TYPE                             = 0xA29F;
static constexpr u32 mmVGT_DMA_LS_HS_CONFIG__CI__VI                   = 0x2273;
static constexpr u32 mmVGT_DMA_MAX_SIZE                               = 0xA29E;
static constexpr u32 mmVGT_DMA_NUM_INSTANCES                          = 0xA2A2;
static constexpr u32 mmVGT_DMA_PRIMITIVE_TYPE__CI__VI                 = 0x2271;
static constexpr u32 mmVGT_DMA_REQ_FIFO_DEPTH                         = 0x222E;
static constexpr u32 mmVGT_DMA_SIZE                                   = 0xA29D;
static constexpr u32 mmVGT_DRAW_INITIATOR                             = 0xA1FC;
static constexpr u32 mmVGT_DRAW_INIT_FIFO_DEPTH                       = 0x222F;
static constexpr u32 mmVGT_ENHANCE                                    = 0xA294;
static constexpr u32 mmVGT_ESGS_RING_ITEMSIZE                         = 0xA2AB;
static constexpr u32 mmVGT_ESGS_RING_SIZE__CI__VI                     = 0xC240;
static constexpr u32 mmVGT_ESGS_RING_SIZE__SI                         = 0x2232;
static constexpr u32 mmVGT_ES_PER_GS                                  = 0xA296;
static constexpr u32 mmVGT_EVENT_ADDRESS_REG                          = 0xA1FE;
static constexpr u32 mmVGT_EVENT_INITIATOR                            = 0xA2A4;
static constexpr u32 mmVGT_FIFO_DEPTHS                                = 0x2234;
static constexpr u32 mmVGT_GROUP_DECR                                 = 0xA28B;
static constexpr u32 mmVGT_GROUP_FIRST_DECR                           = 0xA28A;
static constexpr u32 mmVGT_GROUP_PRIM_TYPE                            = 0xA289;
static constexpr u32 mmVGT_GROUP_VECT_0_CNTL                          = 0xA28C;
static constexpr u32 mmVGT_GROUP_VECT_0_FMT_CNTL                      = 0xA28E;
static constexpr u32 mmVGT_GROUP_VECT_1_CNTL                          = 0xA28D;
static constexpr u32 mmVGT_GROUP_VECT_1_FMT_CNTL                      = 0xA28F;
static constexpr u32 mmVGT_GSVS_RING_ITEMSIZE                         = 0xA2AC;
static constexpr u32 mmVGT_GSVS_RING_OFFSET_1                         = 0xA298;
static constexpr u32 mmVGT_GSVS_RING_OFFSET_2                         = 0xA299;
static constexpr u32 mmVGT_GSVS_RING_OFFSET_3                         = 0xA29A;
static constexpr u32 mmVGT_GSVS_RING_SIZE__CI__VI                     = 0xC241;
static constexpr u32 mmVGT_GSVS_RING_SIZE__SI                         = 0x2233;
static constexpr u32 mmVGT_GS_INSTANCE_CNT                            = 0xA2E4;
static constexpr u32 mmVGT_GS_MAX_VERT_OUT                            = 0xA2CE;
static constexpr u32 mmVGT_GS_MODE                                    = 0xA290;
static constexpr u32 mmVGT_GS_ONCHIP_CNTL__CI__VI                     = 0xA291;
static constexpr u32 mmVGT_GS_OUT_PRIM_TYPE                           = 0xA29B;
static constexpr u32 mmVGT_GS_PER_ES                                  = 0xA295;
static constexpr u32 mmVGT_GS_PER_VS                                  = 0xA297;
static constexpr u32 mmVGT_GS_VERTEX_REUSE                            = 0x2235;
static constexpr u32 mmVGT_GS_VERT_ITEMSIZE                           = 0xA2D7;
static constexpr u32 mmVGT_GS_VERT_ITEMSIZE_1                         = 0xA2D8;
static constexpr u32 mmVGT_GS_VERT_ITEMSIZE_2                         = 0xA2D9;
static constexpr u32 mmVGT_GS_VERT_ITEMSIZE_3                         = 0xA2DA;
static constexpr u32 mmVGT_HOS_CNTL                                   = 0xA285;
static constexpr u32 mmVGT_HOS_MAX_TESS_LEVEL                         = 0xA286;
static constexpr u32 mmVGT_HOS_MIN_TESS_LEVEL                         = 0xA287;
static constexpr u32 mmVGT_HOS_REUSE_DEPTH                            = 0xA288;
static constexpr u32 mmVGT_HS_OFFCHIP_PARAM__CI__VI                   = 0xC24F;
static constexpr u32 mmVGT_HS_OFFCHIP_PARAM__SI                       = 0x226C;
static constexpr u32 mmVGT_IMMED_DATA                                 = 0xA1FD;
static constexpr u32 mmVGT_INDEX_TYPE__CI__VI                         = 0xC243;
static constexpr u32 mmVGT_INDEX_TYPE__SI                             = 0x2257;
static constexpr u32 mmVGT_INDX_OFFSET                                = 0xA102;
static constexpr u32 mmVGT_INSTANCE_STEP_RATE_0                       = 0xA2A8;
static constexpr u32 mmVGT_INSTANCE_STEP_RATE_1                       = 0xA2A9;
static constexpr u32 mmVGT_LAST_COPY_STATE                            = 0x2230;
static constexpr u32 mmVGT_LS_HS_CONFIG                               = 0xA2D6;
static constexpr u32 mmVGT_MAX_VTX_INDX                               = 0xA100;
static constexpr u32 mmVGT_MC_LAT_CNTL                                = 0x2236;
static constexpr u32 mmVGT_MIN_VTX_INDX                               = 0xA101;
static constexpr u32 mmVGT_MULTI_PRIM_IB_RESET_EN                     = 0xA2A5;
static constexpr u32 mmVGT_MULTI_PRIM_IB_RESET_INDX                   = 0xA103;
static constexpr u32 mmVGT_NUM_INDICES__CI__VI                        = 0xC24C;
static constexpr u32 mmVGT_NUM_INDICES__SI                            = 0x225C;
static constexpr u32 mmVGT_NUM_INSTANCES__CI__VI                      = 0xC24D;
static constexpr u32 mmVGT_NUM_INSTANCES__SI                          = 0x225D;
static constexpr u32 mmVGT_OUTPUT_PATH_CNTL                           = 0xA284;
static constexpr u32 mmVGT_OUT_DEALLOC_CNTL                           = 0xA317;
static constexpr u32 mmVGT_PERFCOUNTER0_HI__CI__VI                    = 0xD091;
static constexpr u32 mmVGT_PERFCOUNTER0_HI__SI                        = 0x224D;
static constexpr u32 mmVGT_PERFCOUNTER0_LO__CI__VI                    = 0xD090;
static constexpr u32 mmVGT_PERFCOUNTER0_LO__SI                        = 0x224C;
static constexpr u32 mmVGT_PERFCOUNTER0_SELECT1__CI__VI               = 0xD890;
static constexpr u32 mmVGT_PERFCOUNTER0_SELECT__CI__VI                = 0xD88C;
static constexpr u32 mmVGT_PERFCOUNTER0_SELECT__SI                    = 0x2248;
static constexpr u32 mmVGT_PERFCOUNTER1_HI__CI__VI                    = 0xD093;
static constexpr u32 mmVGT_PERFCOUNTER1_HI__SI                        = 0x224F;
static constexpr u32 mmVGT_PERFCOUNTER1_LO__CI__VI                    = 0xD092;
static constexpr u32 mmVGT_PERFCOUNTER1_LO__SI                        = 0x224E;
static constexpr u32 mmVGT_PERFCOUNTER1_SELECT1__CI__VI               = 0xD891;
static constexpr u32 mmVGT_PERFCOUNTER1_SELECT__CI__VI                = 0xD88D;
static constexpr u32 mmVGT_PERFCOUNTER1_SELECT__SI                    = 0x2249;
static constexpr u32 mmVGT_PERFCOUNTER2_HI__CI__VI                    = 0xD095;
static constexpr u32 mmVGT_PERFCOUNTER2_HI__SI                        = 0x2251;
static constexpr u32 mmVGT_PERFCOUNTER2_LO__CI__VI                    = 0xD094;
static constexpr u32 mmVGT_PERFCOUNTER2_LO__SI                        = 0x2250;
static constexpr u32 mmVGT_PERFCOUNTER2_SELECT__CI__VI                = 0xD88E;
static constexpr u32 mmVGT_PERFCOUNTER2_SELECT__SI                    = 0x224A;
static constexpr u32 mmVGT_PERFCOUNTER3_HI__CI__VI                    = 0xD097;
static constexpr u32 mmVGT_PERFCOUNTER3_HI__SI                        = 0x2253;
static constexpr u32 mmVGT_PERFCOUNTER3_LO__CI__VI                    = 0xD096;
static constexpr u32 mmVGT_PERFCOUNTER3_LO__SI                        = 0x2252;
static constexpr u32 mmVGT_PERFCOUNTER3_SELECT__CI__VI                = 0xD88F;
static constexpr u32 mmVGT_PERFCOUNTER3_SELECT__SI                    = 0x224B;
static constexpr u32 mmVGT_PERFCOUNTER_SEID_MASK__CI__VI              = 0xD894;
static constexpr u32 mmVGT_PERFCOUNTER_SEID_MASK__SI                  = 0x2247;
static constexpr u32 mmVGT_PRIMITIVEID_EN                             = 0xA2A1;
static constexpr u32 mmVGT_PRIMITIVEID_RESET                          = 0xA2A3;
static constexpr u32 mmVGT_PRIMITIVE_TYPE__CI__VI                     = 0xC242;
static constexpr u32 mmVGT_PRIMITIVE_TYPE__SI                         = 0x2256;
static constexpr u32 mmVGT_RESET_DEBUG__CI__VI                        = 0x2232;
static constexpr u32 mmVGT_REUSE_OFF                                  = 0xA2AD;
static constexpr u32 mmVGT_SHADER_STAGES_EN                           = 0xA2D5;
static constexpr u32 mmVGT_STRMOUT_BUFFER_CONFIG                      = 0xA2E6;
static constexpr u32 mmVGT_STRMOUT_BUFFER_FILLED_SIZE_0__CI__VI       = 0xC244;
static constexpr u32 mmVGT_STRMOUT_BUFFER_FILLED_SIZE_0__SI           = 0x2258;
static constexpr u32 mmVGT_STRMOUT_BUFFER_FILLED_SIZE_1__CI__VI       = 0xC245;
static constexpr u32 mmVGT_STRMOUT_BUFFER_FILLED_SIZE_1__SI           = 0x2259;
static constexpr u32 mmVGT_STRMOUT_BUFFER_FILLED_SIZE_2__CI__VI       = 0xC246;
static constexpr u32 mmVGT_STRMOUT_BUFFER_FILLED_SIZE_2__SI           = 0x225A;
static constexpr u32 mmVGT_STRMOUT_BUFFER_FILLED_SIZE_3__CI__VI       = 0xC247;
static constexpr u32 mmVGT_STRMOUT_BUFFER_FILLED_SIZE_3__SI           = 0x225B;
static constexpr u32 mmVGT_STRMOUT_BUFFER_OFFSET_0                    = 0xA2B7;
static constexpr u32 mmVGT_STRMOUT_BUFFER_OFFSET_1                    = 0xA2BB;
static constexpr u32 mmVGT_STRMOUT_BUFFER_OFFSET_2                    = 0xA2BF;
static constexpr u32 mmVGT_STRMOUT_BUFFER_OFFSET_3                    = 0xA2C3;
static constexpr u32 mmVGT_STRMOUT_BUFFER_SIZE_0                      = 0xA2B4;
static constexpr u32 mmVGT_STRMOUT_BUFFER_SIZE_1                      = 0xA2B8;
static constexpr u32 mmVGT_STRMOUT_BUFFER_SIZE_2                      = 0xA2BC;
static constexpr u32 mmVGT_STRMOUT_BUFFER_SIZE_3                      = 0xA2C0;
static constexpr u32 mmVGT_STRMOUT_CONFIG                             = 0xA2E5;
static constexpr u32 mmVGT_STRMOUT_DELAY__CI__VI                      = 0x2233;
static constexpr u32 mmVGT_STRMOUT_DRAW_OPAQUE_BUFFER_FILLED_SIZE     = 0xA2CB;
static constexpr u32 mmVGT_STRMOUT_DRAW_OPAQUE_OFFSET                 = 0xA2CA;
static constexpr u32 mmVGT_STRMOUT_DRAW_OPAQUE_VERTEX_STRIDE          = 0xA2CC;
static constexpr u32 mmVGT_STRMOUT_VTX_STRIDE_0                       = 0xA2B5;
static constexpr u32 mmVGT_STRMOUT_VTX_STRIDE_1                       = 0xA2B9;
static constexpr u32 mmVGT_STRMOUT_VTX_STRIDE_2                       = 0xA2BD;
static constexpr u32 mmVGT_STRMOUT_VTX_STRIDE_3                       = 0xA2C1;
static constexpr u32 mmVGT_SYS_CONFIG                                 = 0x2263;
static constexpr u32 mmVGT_TF_MEMORY_BASE__CI__VI                     = 0xC250;
static constexpr u32 mmVGT_TF_MEMORY_BASE__SI                         = 0x226E;
static constexpr u32 mmVGT_TF_PARAM                                   = 0xA2DB;
static constexpr u32 mmVGT_TF_RING_SIZE__CI__VI                       = 0xC24E;
static constexpr u32 mmVGT_TF_RING_SIZE__SI                           = 0x2262;
static constexpr u32 mmVGT_VERTEX_REUSE_BLOCK_CNTL                    = 0xA316;
static constexpr u32 mmVGT_VS_MAX_WAVE_ID__CI__VI                     = 0x2268;
static constexpr u32 mmVGT_VTX_CNT_EN                                 = 0xA2AE;
static constexpr u32 mmVGT_VTX_VECT_EJECT_REG                         = 0x222C;
static constexpr u32 mmVIEWPORT_SIZE__SI__VI                          = 0x1B5D;
static constexpr u32 mmVIEWPORT_START__SI__VI                         = 0x1B5C;
static constexpr u32 mmVLINE_STATUS__SI                               = 0x1AEE;
static constexpr u32 mmVM_CONTEXT0_CNTL                               = 0x0504;
static constexpr u32 mmVM_CONTEXT0_CNTL2                              = 0x050C;
static constexpr u32 mmVM_CONTEXT0_PAGE_TABLE_BASE_ADDR               = 0x054F;
static constexpr u32 mmVM_CONTEXT0_PAGE_TABLE_END_ADDR                = 0x055F;
static constexpr u32 mmVM_CONTEXT0_PAGE_TABLE_START_ADDR              = 0x0557;
static constexpr u32 mmVM_CONTEXT0_PROTECTION_FAULT_ADDR              = 0x053E;
static constexpr u32 mmVM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR      = 0x0546;
static constexpr u32 mmVM_CONTEXT0_PROTECTION_FAULT_MCCLIENT__CI__VI  = 0x0538;
static constexpr u32 mmVM_CONTEXT0_PROTECTION_FAULT_STATUS            = 0x0536;
static constexpr u32 mmVM_CONTEXT10_PAGE_TABLE_BASE_ADDR              = 0x0510;
static constexpr u32 mmVM_CONTEXT11_PAGE_TABLE_BASE_ADDR              = 0x0511;
static constexpr u32 mmVM_CONTEXT12_PAGE_TABLE_BASE_ADDR              = 0x0512;
static constexpr u32 mmVM_CONTEXT13_PAGE_TABLE_BASE_ADDR              = 0x0513;
static constexpr u32 mmVM_CONTEXT14_PAGE_TABLE_BASE_ADDR              = 0x0514;
static constexpr u32 mmVM_CONTEXT15_PAGE_TABLE_BASE_ADDR              = 0x0515;
static constexpr u32 mmVM_CONTEXT1_CNTL                               = 0x0505;
static constexpr u32 mmVM_CONTEXT1_CNTL2                              = 0x050D;
static constexpr u32 mmVM_CONTEXT1_PAGE_TABLE_BASE_ADDR               = 0x0550;
static constexpr u32 mmVM_CONTEXT1_PAGE_TABLE_END_ADDR                = 0x0560;
static constexpr u32 mmVM_CONTEXT1_PAGE_TABLE_START_ADDR              = 0x0558;
static constexpr u32 mmVM_CONTEXT1_PROTECTION_FAULT_ADDR              = 0x053F;
static constexpr u32 mmVM_CONTEXT1_PROTECTION_FAULT_DEFAULT_ADDR      = 0x0547;
static constexpr u32 mmVM_CONTEXT1_PROTECTION_FAULT_MCCLIENT__CI__VI  = 0x0539;
static constexpr u32 mmVM_CONTEXT1_PROTECTION_FAULT_STATUS            = 0x0537;
static constexpr u32 mmVM_CONTEXT2_PAGE_TABLE_BASE_ADDR               = 0x0551;
static constexpr u32 mmVM_CONTEXT3_PAGE_TABLE_BASE_ADDR               = 0x0552;
static constexpr u32 mmVM_CONTEXT4_PAGE_TABLE_BASE_ADDR               = 0x0553;
static constexpr u32 mmVM_CONTEXT5_PAGE_TABLE_BASE_ADDR               = 0x0554;
static constexpr u32 mmVM_CONTEXT6_PAGE_TABLE_BASE_ADDR               = 0x0555;
static constexpr u32 mmVM_CONTEXT7_PAGE_TABLE_BASE_ADDR               = 0x0556;
static constexpr u32 mmVM_CONTEXT8_PAGE_TABLE_BASE_ADDR               = 0x050E;
static constexpr u32 mmVM_CONTEXT9_PAGE_TABLE_BASE_ADDR               = 0x050F;
static constexpr u32 mmVM_CONTEXTS_DISABLE                            = 0x0535;
static constexpr u32 mmVM_DEBUG                                       = 0x056F;
static constexpr u32 mmVM_DUMMY_PAGE_FAULT_ADDR                       = 0x0507;
static constexpr u32 mmVM_DUMMY_PAGE_FAULT_CNTL                       = 0x0506;
static constexpr u32 mmVM_FAULT_CLIENT_ID                             = 0x054E;
static constexpr u32 mmVM_INVALIDATE_REQUEST                          = 0x051E;
static constexpr u32 mmVM_INVALIDATE_RESPONSE                         = 0x051F;
static constexpr u32 mmVM_L2_BANK_SELECT_MASKA                        = 0x0572;
static constexpr u32 mmVM_L2_BANK_SELECT_MASKB                        = 0x0573;
static constexpr u32 mmVM_L2_CG                                       = 0x0570;
static constexpr u32 mmVM_L2_CNTL                                     = 0x0500;
static constexpr u32 mmVM_L2_CNTL2                                    = 0x0501;
static constexpr u32 mmVM_L2_CNTL3                                    = 0x0502;
static constexpr u32 mmVM_L2_CONTEXT1_IDENTITY_APERTURE_HIGH_ADDR     = 0x0576;
static constexpr u32 mmVM_L2_CONTEXT1_IDENTITY_APERTURE_LOW_ADDR      = 0x0575;
static constexpr u32 mmVM_L2_CONTEXT_IDENTITY_PHYSICAL_OFFSET         = 0x0577;
static constexpr u32 mmVM_L2_STATUS                                   = 0x0503;
static constexpr u32 mmVM_PRT_APERTURE0_HIGH_ADDR                     = 0x0530;
static constexpr u32 mmVM_PRT_APERTURE0_LOW_ADDR                      = 0x052C;
static constexpr u32 mmVM_PRT_APERTURE1_HIGH_ADDR                     = 0x0531;
static constexpr u32 mmVM_PRT_APERTURE1_LOW_ADDR                      = 0x052D;
static constexpr u32 mmVM_PRT_APERTURE2_HIGH_ADDR                     = 0x0532;
static constexpr u32 mmVM_PRT_APERTURE2_LOW_ADDR                      = 0x052E;
static constexpr u32 mmVM_PRT_APERTURE3_HIGH_ADDR                     = 0x0533;
static constexpr u32 mmVM_PRT_APERTURE3_LOW_ADDR                      = 0x052F;
static constexpr u32 mmVM_PRT_CNTL                                    = 0x0534;
static constexpr u32 mmWD_CNTL_STATUS__CI__VI                         = 0x223F;
static constexpr u32 mmWD_DEBUG_CNTL__CI__VI                          = 0x223D;
static constexpr u32 mmWD_DEBUG_DATA__CI__VI                          = 0x223E;
static constexpr u32 mmWD_ENHANCE__CI__VI                             = 0xA2A0;
static constexpr u32 mmWD_PERFCOUNTER0_HI__CI__VI                     = 0xD081;
static constexpr u32 mmWD_PERFCOUNTER0_LO__CI__VI                     = 0xD080;
static constexpr u32 mmWD_PERFCOUNTER0_SELECT__CI__VI                 = 0xD880;
static constexpr u32 mmWD_PERFCOUNTER1_HI__CI__VI                     = 0xD083;
static constexpr u32 mmWD_PERFCOUNTER1_LO__CI__VI                     = 0xD082;
static constexpr u32 mmWD_PERFCOUNTER1_SELECT__CI__VI                 = 0xD881;
static constexpr u32 mmWD_PERFCOUNTER2_HI__CI__VI                     = 0xD085;
static constexpr u32 mmWD_PERFCOUNTER2_LO__CI__VI                     = 0xD084;
static constexpr u32 mmWD_PERFCOUNTER2_SELECT__CI__VI                 = 0xD882;
static constexpr u32 mmWD_PERFCOUNTER3_HI__CI__VI                     = 0xD087;
static constexpr u32 mmWD_PERFCOUNTER3_LO__CI__VI                     = 0xD086;
static constexpr u32 mmWD_PERFCOUNTER3_SELECT__CI__VI                 = 0xD883;
static constexpr u32 mmXDMA_SLV_FLIP_PENDING__CI__VI                  = 0x046C;
static constexpr u32 mmXDMA_SLV_FLIP_PENDING__SI                      = 0x0407;
static constexpr u32 pciADAPTER_ID                                    = 0x000B;
static constexpr u32 pciADAPTER_ID_W                                  = 0x0013;
static constexpr u32 pciBASE_ADDR_1                                   = 0x0004;
static constexpr u32 pciBASE_ADDR_2                                   = 0x0005;
static constexpr u32 pciBASE_ADDR_3                                   = 0x0006;
static constexpr u32 pciBASE_ADDR_4                                   = 0x0007;
static constexpr u32 pciBASE_ADDR_5                                   = 0x0008;
static constexpr u32 pciBASE_ADDR_6                                   = 0x0009;
static constexpr u32 pciBASE_CLASS                                    = 0x0002;
static constexpr u32 pciBIST                                          = 0x0003;
static constexpr u32 pciCACHE_LINE                                    = 0x0003;
static constexpr u32 pciCAP_PTR                                       = 0x000D;
static constexpr u32 pciCOMMAND                                       = 0x0001;
static constexpr u32 pciDEVICE_CAP                                    = 0x0017;
static constexpr u32 pciDEVICE_CAP2                                   = 0x001F;
static constexpr u32 pciDEVICE_CNTL                                   = 0x0018;
static constexpr u32 pciDEVICE_CNTL2                                  = 0x0020;
static constexpr u32 pciDEVICE_ID                                     = 0x0000;
static constexpr u32 pciDEVICE_STATUS                                 = 0x0018;
static constexpr u32 pciDEVICE_STATUS2                                = 0x0020;
static constexpr u32 pciHEADER                                        = 0x0003;
static constexpr u32 pciINTERRUPT_LINE                                = 0x000F;
static constexpr u32 pciINTERRUPT_PIN                                 = 0x000F;
static constexpr u32 pciLATENCY                                       = 0x0003;
static constexpr u32 pciLINK_CAP                                      = 0x0019;
static constexpr u32 pciLINK_CAP2                                     = 0x0021;
static constexpr u32 pciLINK_CNTL                                     = 0x001A;
static constexpr u32 pciLINK_CNTL2                                    = 0x0022;
static constexpr u32 pciLINK_STATUS                                   = 0x001A;
static constexpr u32 pciLINK_STATUS2                                  = 0x0022;
static constexpr u32 pciMAX_LATENCY                                   = 0x000F;
static constexpr u32 pciMIN_GRANT                                     = 0x000F;
static constexpr u32 pciMSI_CAP_LIST                                  = 0x0028;
static constexpr u32 pciMSI_MSG_ADDR_HI                               = 0x002A;
static constexpr u32 pciMSI_MSG_ADDR_LO                               = 0x0029;
static constexpr u32 pciMSI_MSG_CNTL                                  = 0x0028;
static constexpr u32 pciMSI_MSG_DATA                                  = 0x002A;
static constexpr u32 pciMSI_MSG_DATA_64                               = 0x002B;
static constexpr u32 pciPCIE_ACS_CAP__CI__VI                          = 0x00A9;
static constexpr u32 pciPCIE_ACS_CNTL__CI__VI                         = 0x00A9;
static constexpr u32 pciPCIE_ACS_ENH_CAP_LIST__CI__VI                 = 0x00A8;
static constexpr u32 pciPCIE_ADV_ERR_CAP_CNTL                         = 0x005A;
static constexpr u32 pciPCIE_ADV_ERR_RPT_ENH_CAP_LIST                 = 0x0054;
static constexpr u32 pciPCIE_ATS_CAP__CI__VI                          = 0x00AD;
static constexpr u32 pciPCIE_ATS_CNTL__CI__VI                         = 0x00AD;
static constexpr u32 pciPCIE_ATS_ENH_CAP_LIST__CI__VI                 = 0x00AC;
static constexpr u32 pciPCIE_BAR1_CAP__CI__VI                         = 0x0081;
static constexpr u32 pciPCIE_BAR1_CNTL__CI__VI                        = 0x0082;
static constexpr u32 pciPCIE_BAR2_CAP__CI__VI                         = 0x0083;
static constexpr u32 pciPCIE_BAR2_CNTL__CI__VI                        = 0x0084;
static constexpr u32 pciPCIE_BAR3_CAP__CI__VI                         = 0x0085;
static constexpr u32 pciPCIE_BAR3_CNTL__CI__VI                        = 0x0086;
static constexpr u32 pciPCIE_BAR4_CAP__CI__VI                         = 0x0087;
static constexpr u32 pciPCIE_BAR4_CNTL__CI__VI                        = 0x0088;
static constexpr u32 pciPCIE_BAR5_CAP__CI__VI                         = 0x0089;
static constexpr u32 pciPCIE_BAR5_CNTL__CI__VI                        = 0x008A;
static constexpr u32 pciPCIE_BAR6_CAP__CI__VI                         = 0x008B;
static constexpr u32 pciPCIE_BAR6_CNTL__CI__VI                        = 0x008C;
static constexpr u32 pciPCIE_BAR_ENH_CAP_LIST__CI__VI                 = 0x0080;
static constexpr u32 pciPCIE_CAP                                      = 0x0016;
static constexpr u32 pciPCIE_CAP_LIST                                 = 0x0016;
static constexpr u32 pciPCIE_CORR_ERR_MASK                            = 0x0059;
static constexpr u32 pciPCIE_CORR_ERR_STATUS                          = 0x0058;
static constexpr u32 pciPCIE_DEV_SERIAL_NUM_DW1                       = 0x0051;
static constexpr u32 pciPCIE_DEV_SERIAL_NUM_DW2                       = 0x0052;
static constexpr u32 pciPCIE_DEV_SERIAL_NUM_ENH_CAP_LIST              = 0x0050;
static constexpr u32 pciPCIE_DPA_CAP__CI__VI                          = 0x0095;
static constexpr u32 pciPCIE_DPA_CNTL__CI__VI                         = 0x0097;
static constexpr u32 pciPCIE_DPA_ENH_CAP_LIST__CI__VI                 = 0x0094;
static constexpr u32 pciPCIE_DPA_LATENCY_INDICATOR__CI__VI            = 0x0096;
static constexpr u32 pciPCIE_DPA_STATUS__CI__VI                       = 0x0097;
static constexpr u32 pciPCIE_DPA_SUBSTATE_PWR_ALLOC_0__CI__VI         = 0x0098;
static constexpr u32 pciPCIE_DPA_SUBSTATE_PWR_ALLOC_1__CI__VI         = 0x0098;
static constexpr u32 pciPCIE_DPA_SUBSTATE_PWR_ALLOC_2__CI__VI         = 0x0098;
static constexpr u32 pciPCIE_DPA_SUBSTATE_PWR_ALLOC_3__CI__VI         = 0x0098;
static constexpr u32 pciPCIE_DPA_SUBSTATE_PWR_ALLOC_4__CI__VI         = 0x0099;
static constexpr u32 pciPCIE_DPA_SUBSTATE_PWR_ALLOC_5__CI__VI         = 0x0099;
static constexpr u32 pciPCIE_DPA_SUBSTATE_PWR_ALLOC_6__CI__VI         = 0x0099;
static constexpr u32 pciPCIE_DPA_SUBSTATE_PWR_ALLOC_7__CI__VI         = 0x0099;
static constexpr u32 pciPCIE_HDR_LOG0                                 = 0x005B;
static constexpr u32 pciPCIE_HDR_LOG1                                 = 0x005C;
static constexpr u32 pciPCIE_HDR_LOG2                                 = 0x005D;
static constexpr u32 pciPCIE_HDR_LOG3                                 = 0x005E;
static constexpr u32 pciPCIE_LANE_0_EQUALIZATION_CNTL__CI__VI         = 0x009F;
static constexpr u32 pciPCIE_LANE_10_EQUALIZATION_CNTL__CI__VI        = 0x00A4;
static constexpr u32 pciPCIE_LANE_11_EQUALIZATION_CNTL__CI__VI        = 0x00A4;
static constexpr u32 pciPCIE_LANE_12_EQUALIZATION_CNTL__CI__VI        = 0x00A5;
static constexpr u32 pciPCIE_LANE_13_EQUALIZATION_CNTL__CI__VI        = 0x00A5;
static constexpr u32 pciPCIE_LANE_14_EQUALIZATION_CNTL__CI__VI        = 0x00A6;
static constexpr u32 pciPCIE_LANE_15_EQUALIZATION_CNTL__CI__VI        = 0x00A6;
static constexpr u32 pciPCIE_LANE_1_EQUALIZATION_CNTL__CI__VI         = 0x009F;
static constexpr u32 pciPCIE_LANE_2_EQUALIZATION_CNTL__CI__VI         = 0x00A0;
static constexpr u32 pciPCIE_LANE_3_EQUALIZATION_CNTL__CI__VI         = 0x00A0;
static constexpr u32 pciPCIE_LANE_4_EQUALIZATION_CNTL__CI__VI         = 0x00A1;
static constexpr u32 pciPCIE_LANE_5_EQUALIZATION_CNTL__CI__VI         = 0x00A1;
static constexpr u32 pciPCIE_LANE_6_EQUALIZATION_CNTL__CI__VI         = 0x00A2;
static constexpr u32 pciPCIE_LANE_7_EQUALIZATION_CNTL__CI__VI         = 0x00A2;
static constexpr u32 pciPCIE_LANE_8_EQUALIZATION_CNTL__CI__VI         = 0x00A3;
static constexpr u32 pciPCIE_LANE_9_EQUALIZATION_CNTL__CI__VI         = 0x00A3;
static constexpr u32 pciPCIE_LANE_ERROR_STATUS__CI__VI                = 0x009E;
static constexpr u32 pciPCIE_LINK_CNTL3__CI__VI                       = 0x009D;
static constexpr u32 pciPCIE_OUTSTAND_PAGE_REQ_ALLOC__CI__VI          = 0x00B3;
static constexpr u32 pciPCIE_OUTSTAND_PAGE_REQ_CAPACITY__CI__VI       = 0x00B2;
static constexpr u32 pciPCIE_PAGE_REQ_CNTL__CI__VI                    = 0x00B1;
static constexpr u32 pciPCIE_PAGE_REQ_ENH_CAP_LIST__CI__VI            = 0x00B0;
static constexpr u32 pciPCIE_PAGE_REQ_STATUS__CI__VI                  = 0x00B1;
static constexpr u32 pciPCIE_PASID_CAP__CI__VI                        = 0x00B5;
static constexpr u32 pciPCIE_PASID_CNTL__CI__VI                       = 0x00B5;
static constexpr u32 pciPCIE_PASID_ENH_CAP_LIST__CI__VI               = 0x00B4;
static constexpr u32 pciPCIE_PORT_VC_CAP_REG1                         = 0x0045;
static constexpr u32 pciPCIE_PORT_VC_CAP_REG2                         = 0x0046;
static constexpr u32 pciPCIE_PORT_VC_CNTL                             = 0x0047;
static constexpr u32 pciPCIE_PORT_VC_STATUS                           = 0x0047;
static constexpr u32 pciPCIE_PWR_BUDGET_CAP__CI__VI                   = 0x0093;
static constexpr u32 pciPCIE_PWR_BUDGET_DATA_SELECT__CI__VI           = 0x0091;
static constexpr u32 pciPCIE_PWR_BUDGET_DATA__CI__VI                  = 0x0092;
static constexpr u32 pciPCIE_PWR_BUDGET_ENH_CAP_LIST__CI__VI          = 0x0090;
static constexpr u32 pciPCIE_SECONDARY_ENH_CAP_LIST__CI__VI           = 0x009C;
static constexpr u32 pciPCIE_TLP_PREFIX_LOG0__CI__VI                  = 0x0062;
static constexpr u32 pciPCIE_TLP_PREFIX_LOG1__CI__VI                  = 0x0063;
static constexpr u32 pciPCIE_TLP_PREFIX_LOG2__CI__VI                  = 0x0064;
static constexpr u32 pciPCIE_TLP_PREFIX_LOG3__CI__VI                  = 0x0065;
static constexpr u32 pciPCIE_UNCORR_ERR_MASK                          = 0x0056;
static constexpr u32 pciPCIE_UNCORR_ERR_SEVERITY                      = 0x0057;
static constexpr u32 pciPCIE_UNCORR_ERR_STATUS                        = 0x0055;
static constexpr u32 pciPCIE_VC0_RESOURCE_CAP                         = 0x0048;
static constexpr u32 pciPCIE_VC0_RESOURCE_CNTL                        = 0x0049;
static constexpr u32 pciPCIE_VC0_RESOURCE_STATUS                      = 0x004A;
static constexpr u32 pciPCIE_VC1_RESOURCE_CAP                         = 0x004B;
static constexpr u32 pciPCIE_VC1_RESOURCE_CNTL                        = 0x004C;
static constexpr u32 pciPCIE_VC1_RESOURCE_STATUS                      = 0x004D;
static constexpr u32 pciPCIE_VC_ENH_CAP_LIST                          = 0x0044;
static constexpr u32 pciPCIE_VENDOR_SPECIFIC1                         = 0x0042;
static constexpr u32 pciPCIE_VENDOR_SPECIFIC2                         = 0x0043;
static constexpr u32 pciPCIE_VENDOR_SPECIFIC_ENH_CAP_LIST             = 0x0040;
static constexpr u32 pciPCIE_VENDOR_SPECIFIC_HDR                      = 0x0041;
static constexpr u32 pciPMI_CAP                                       = 0x0014;
static constexpr u32 pciPMI_CAP_LIST                                  = 0x0014;
static constexpr u32 pciPMI_STATUS_CNTL                               = 0x0015;
static constexpr u32 pciPROG_INTERFACE                                = 0x0002;
static constexpr u32 pciREVISION_ID                                   = 0x0002;
static constexpr u32 pciROM_BASE_ADDR                                 = 0x000C;
static constexpr u32 pciSTATUS                                        = 0x0001;
static constexpr u32 pciSUB_CLASS                                     = 0x0002;
static constexpr u32 pciVENDOR_CAP_LIST__CI__VI                       = 0x0012;
static constexpr u32 pciVENDOR_ID                                     = 0x0000;

//Merged Defines

static constexpr u32 cfgMSI_MASK__VI                                  = 0x002B;
static constexpr u32 cfgMSI_MASK_64__VI                               = 0x002C;
static constexpr u32 cfgMSI_PENDING__VI                               = 0x002C;
static constexpr u32 cfgMSI_PENDING_64__VI                            = 0x002D;
static constexpr u32 cfgPCIE_ARI_CAP__VI                              = 0x00CB;
static constexpr u32 cfgPCIE_ARI_CNTL__VI                             = 0x00CB;
static constexpr u32 cfgPCIE_ARI_ENH_CAP_LIST__VI                     = 0x00CA;
static constexpr u32 cfgPCIE_LTR_CAP__VI                              = 0x00C9;
static constexpr u32 cfgPCIE_LTR_ENH_CAP_LIST__VI                     = 0x00C8;
static constexpr u32 cfgPCIE_MC_ADDR0__VI                             = 0x00BE;
static constexpr u32 cfgPCIE_MC_ADDR1__VI                             = 0x00BF;
static constexpr u32 cfgPCIE_MC_BLOCK_ALL0__VI                        = 0x00C2;
static constexpr u32 cfgPCIE_MC_BLOCK_ALL1__VI                        = 0x00C3;
static constexpr u32 cfgPCIE_MC_BLOCK_UNTRANSLATED_0__VI              = 0x00C4;
static constexpr u32 cfgPCIE_MC_BLOCK_UNTRANSLATED_1__VI              = 0x00C5;
static constexpr u32 cfgPCIE_MC_CAP__VI                               = 0x00BD;
static constexpr u32 cfgPCIE_MC_CNTL__VI                              = 0x00BD;
static constexpr u32 cfgPCIE_MC_ENH_CAP_LIST__VI                      = 0x00BC;
static constexpr u32 cfgPCIE_MC_RCV0__VI                              = 0x00C0;
static constexpr u32 cfgPCIE_MC_RCV1__VI                              = 0x00C1;
static constexpr u32 cfgPCIE_SRIOV_CAP__VI                            = 0x00CD;
static constexpr u32 cfgPCIE_SRIOV_CONTROL__VI                        = 0x00CE;
static constexpr u32 cfgPCIE_SRIOV_ENH_CAP_LIST__VI                   = 0x00CC;
static constexpr u32 cfgPCIE_SRIOV_FIRST_VF_OFFSET__VI                = 0x00D1;
static constexpr u32 cfgPCIE_SRIOV_FUNC_DEP_LINK__VI                  = 0x00D0;
static constexpr u32 cfgPCIE_SRIOV_INITIAL_VFS__VI                    = 0x00CF;
static constexpr u32 cfgPCIE_SRIOV_NUM_VFS__VI                        = 0x00D0;
static constexpr u32 cfgPCIE_SRIOV_STATUS__VI                         = 0x00CE;
static constexpr u32 cfgPCIE_SRIOV_SUPPORTED_PAGE_SIZE__VI            = 0x00D3;
static constexpr u32 cfgPCIE_SRIOV_SYSTEM_PAGE_SIZE__VI               = 0x00D4;
static constexpr u32 cfgPCIE_SRIOV_TOTAL_VFS__VI                      = 0x00CF;
static constexpr u32 cfgPCIE_SRIOV_VF_BASE_ADDR_0__VI                 = 0x00D5;
static constexpr u32 cfgPCIE_SRIOV_VF_BASE_ADDR_1__VI                 = 0x00D6;
static constexpr u32 cfgPCIE_SRIOV_VF_BASE_ADDR_2__VI                 = 0x00D7;
static constexpr u32 cfgPCIE_SRIOV_VF_BASE_ADDR_3__VI                 = 0x00D8;
static constexpr u32 cfgPCIE_SRIOV_VF_BASE_ADDR_4__VI                 = 0x00D9;
static constexpr u32 cfgPCIE_SRIOV_VF_BASE_ADDR_5__VI                 = 0x00DA;
static constexpr u32 cfgPCIE_SRIOV_VF_DEVICE_ID__VI                   = 0x00D2;
static constexpr u32 cfgPCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET__VI  = 0x00DB;
static constexpr u32 cfgPCIE_SRIOV_VF_STRIDE__VI                      = 0x00D1;
static constexpr u32 cfgPCIE_TPH_REQR_CAP__VI                         = 0x00B9;
static constexpr u32 cfgPCIE_TPH_REQR_CNTL__VI                        = 0x00BA;
static constexpr u32 cfgPCIE_TPH_REQR_ENH_CAP_LIST__VI                = 0x00B8;
static constexpr u32 cfgPCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV__VI  = 0x0100;
static constexpr u32 cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV__VI           = 0x0101;
static constexpr u32 cfgPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL__VI  = 0x0105;
static constexpr u32 mmAFMT_60958_0__VI                               = 0x4A38;
static constexpr u32 mmAFMT_60958_1__VI                               = 0x4A39;
static constexpr u32 mmAFMT_60958_2__VI                               = 0x4A3F;
static constexpr u32 mmAFMT_AUDIO_CRC_CONTROL__VI                     = 0x4A3A;
static constexpr u32 mmAFMT_AUDIO_CRC_RESULT__VI                      = 0x4A40;
static constexpr u32 mmAFMT_AUDIO_DBG_DTO_CNTL__VI                    = 0x4A46;
static constexpr u32 mmAFMT_AUDIO_INFO0__VI                           = 0x4A36;
static constexpr u32 mmAFMT_AUDIO_INFO1__VI                           = 0x4A37;
static constexpr u32 mmAFMT_AUDIO_PACKET_CONTROL__VI                  = 0x4A42;
static constexpr u32 mmAFMT_AUDIO_PACKET_CONTROL2__VI                 = 0x4A14;
static constexpr u32 mmAFMT_AUDIO_SRC_CONTROL__VI                     = 0x4A45;
static constexpr u32 mmAFMT_AVI_INFO0__VI                             = 0x4A1E;
static constexpr u32 mmAFMT_AVI_INFO1__VI                             = 0x4A1F;
static constexpr u32 mmAFMT_AVI_INFO2__VI                             = 0x4A20;
static constexpr u32 mmAFMT_AVI_INFO3__VI                             = 0x4A21;
static constexpr u32 mmAFMT_GENERIC_0__VI                             = 0x4A25;
static constexpr u32 mmAFMT_GENERIC_1__VI                             = 0x4A26;
static constexpr u32 mmAFMT_GENERIC_2__VI                             = 0x4A27;
static constexpr u32 mmAFMT_GENERIC_3__VI                             = 0x4A28;
static constexpr u32 mmAFMT_GENERIC_4__VI                             = 0x4A29;
static constexpr u32 mmAFMT_GENERIC_5__VI                             = 0x4A2A;
static constexpr u32 mmAFMT_GENERIC_6__VI                             = 0x4A2B;
static constexpr u32 mmAFMT_GENERIC_7__VI                             = 0x4A2C;
static constexpr u32 mmAFMT_GENERIC_HDR__VI                           = 0x4A24;
static constexpr u32 mmAFMT_INFOFRAME_CONTROL0__VI                    = 0x4A44;
static constexpr u32 mmAFMT_ISRC1_0__VI                               = 0x4A15;
static constexpr u32 mmAFMT_ISRC1_1__VI                               = 0x4A16;
static constexpr u32 mmAFMT_ISRC1_2__VI                               = 0x4A17;
static constexpr u32 mmAFMT_ISRC1_3__VI                               = 0x4A18;
static constexpr u32 mmAFMT_ISRC1_4__VI                               = 0x4A19;
static constexpr u32 mmAFMT_ISRC2_0__VI                               = 0x4A1A;
static constexpr u32 mmAFMT_ISRC2_1__VI                               = 0x4A1B;
static constexpr u32 mmAFMT_ISRC2_2__VI                               = 0x4A1C;
static constexpr u32 mmAFMT_ISRC2_3__VI                               = 0x4A1D;
static constexpr u32 mmAFMT_MPEG_INFO0__VI                            = 0x4A22;
static constexpr u32 mmAFMT_MPEG_INFO1__VI                            = 0x4A23;
static constexpr u32 mmAFMT_RAMP_CONTROL0__VI                         = 0x4A3B;
static constexpr u32 mmAFMT_RAMP_CONTROL1__VI                         = 0x4A3C;
static constexpr u32 mmAFMT_RAMP_CONTROL2__VI                         = 0x4A3D;
static constexpr u32 mmAFMT_RAMP_CONTROL3__VI                         = 0x4A3E;
static constexpr u32 mmAFMT_STATUS__VI                                = 0x4A41;
static constexpr u32 mmAFMT_VBI_PACKET_CONTROL__VI                    = 0x4A43;
static constexpr u32 mmALPHA_CONTROL__VI                              = 0x1ABC;
static constexpr u32 mmATC_ATS_FAULT_STATUS_INFO2__VI                 = 0x0CD2;
static constexpr u32 mmATC_ATS_SMU_STATUS__VI                         = 0x0D08;
static constexpr u32 mmATC_ATS_VMID_STATUS__VI                        = 0x0D07;
static constexpr u32 mmATC_L1RD_DEBUG2_TLB__VI                        = 0x0CE2;
static constexpr u32 mmATC_L1WR_DEBUG2_TLB__VI                        = 0x0CE3;
static constexpr u32 mmATC_L2_CACHE_DATA0__VI                         = 0x0CD9;
static constexpr u32 mmATC_L2_CACHE_DATA1__VI                         = 0x0CDA;
static constexpr u32 mmATC_L2_CACHE_DATA2__VI                         = 0x0CDB;
static constexpr u32 mmATC_L2_CNTL3__VI                               = 0x0D08;
static constexpr u32 mmATC_L2_STATUS__VI                              = 0x0D09;
static constexpr u32 mmATC_L2_STATUS2__VI                             = 0x0D0A;
static constexpr u32 mmAUXN_IMPCAL__VI                                = 0x483C;
static constexpr u32 mmAUXP_IMPCAL__VI                                = 0x483B;
static constexpr u32 mmAUX_ARB_CONTROL__VI                            = 0x5C02;
static constexpr u32 mmAUX_CONTROL__VI                                = 0x5C00;
static constexpr u32 mmAUX_DPHY_RX_CONTROL0__VI                       = 0x5C0A;
static constexpr u32 mmAUX_DPHY_RX_CONTROL1__VI                       = 0x5C0B;
static constexpr u32 mmAUX_DPHY_RX_STATUS__VI                         = 0x5C0D;
static constexpr u32 mmAUX_DPHY_TX_CONTROL__VI                        = 0x5C09;
static constexpr u32 mmAUX_DPHY_TX_REF_CONTROL__VI                    = 0x5C08;
static constexpr u32 mmAUX_DPHY_TX_STATUS__VI                         = 0x5C0C;
static constexpr u32 mmAUX_GTC_SYNC_CONTROL__VI                       = 0x5C0E;
static constexpr u32 mmAUX_GTC_SYNC_CONTROLLER_STATUS__VI             = 0x5C10;
static constexpr u32 mmAUX_GTC_SYNC_DATA__VI                          = 0x5C12;
static constexpr u32 mmAUX_GTC_SYNC_ERROR_CONTROL__VI                 = 0x5C0F;
static constexpr u32 mmAUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE__VI         = 0x5C13;
static constexpr u32 mmAUX_GTC_SYNC_STATUS__VI                        = 0x5C11;
static constexpr u32 mmAUX_INTERRUPT_CONTROL__VI                      = 0x5C03;
static constexpr u32 mmAUX_LS_DATA__VI                                = 0x5C07;
static constexpr u32 mmAUX_LS_STATUS__VI                              = 0x5C05;
static constexpr u32 mmAUX_SW_CONTROL__VI                             = 0x5C01;
static constexpr u32 mmAUX_SW_DATA__VI                                = 0x5C06;
static constexpr u32 mmAUX_SW_STATUS__VI                              = 0x5C04;
static constexpr u32 mmAUX_TEST_DEBUG_DATA__VI                        = 0x5C15;
static constexpr u32 mmAUX_TEST_DEBUG_INDEX__VI                       = 0x5C14;
static constexpr u32 mmAVSYNC_COUNTER_CONTROL__VI                     = 0x012B;
static constexpr u32 mmAVSYNC_COUNTER_READ__VI                        = 0x012F;
static constexpr u32 mmAVSYNC_COUNTER_WRITE__VI                       = 0x012A;
static constexpr u32 mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER__VI  = 0x17F3;
static constexpr u32 mmAZALIA_AUDIO_DTO__VI                           = 0x17E5;
static constexpr u32 mmAZALIA_AUDIO_DTO_CONTROL__VI                   = 0x17E6;
static constexpr u32 mmAZALIA_BDL_DMA_CONTROL__VI                     = 0x17EA;
static constexpr u32 mmAZALIA_CONTROLLER_CLOCK_GATING__VI             = 0x17E4;
static constexpr u32 mmAZALIA_CONTROLLER_DEBUG__VI                    = 0x17F9;
static constexpr u32 mmAZALIA_CORB_DMA_CONTROL__VI                    = 0x17EC;
static constexpr u32 mmAZALIA_CRC0_CONTROL0__VI                       = 0x1805;
static constexpr u32 mmAZALIA_CRC0_CONTROL1__VI                       = 0x1806;
static constexpr u32 mmAZALIA_CRC0_CONTROL2__VI                       = 0x1807;
static constexpr u32 mmAZALIA_CRC0_CONTROL3__VI                       = 0x1808;
static constexpr u32 mmAZALIA_CRC0_RESULT__VI                         = 0x1809;
static constexpr u32 mmAZALIA_CRC1_CONTROL0__VI                       = 0x180A;
static constexpr u32 mmAZALIA_CRC1_CONTROL1__VI                       = 0x180B;
static constexpr u32 mmAZALIA_CRC1_CONTROL2__VI                       = 0x180C;
static constexpr u32 mmAZALIA_CRC1_CONTROL3__VI                       = 0x180D;
static constexpr u32 mmAZALIA_CRC1_RESULT__VI                         = 0x180E;
static constexpr u32 mmAZALIA_CYCLIC_BUFFER_SYNC__VI                  = 0x17F4;
static constexpr u32 mmAZALIA_DATA_DMA_CONTROL__VI                    = 0x17E9;
static constexpr u32 mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL__VI      = 0x182A;
static constexpr u32 mmAZALIA_F0_CODEC_DEBUG__VI                      = 0x1836;
static constexpr u32 mmAZALIA_F0_CODEC_ENDPOINT_DATA__VI              = 0x17A9;
static constexpr u32 mmAZALIA_F0_CODEC_ENDPOINT_INDEX__VI             = 0x17A8;
static constexpr u32 mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION__VI  = 0x1833;
static constexpr u32 mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE__VI  = 0x1830;
static constexpr u32 mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET__VI     = 0x1831;
static constexpr u32 mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID__VI  = 0x1832;
static constexpr u32 mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE__VI  = 0x182C;
static constexpr u32 mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES__VI  = 0x182F;
static constexpr u32 mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS__VI  = 0x182E;
static constexpr u32 mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES__VI  = 0x182D;
static constexpr u32 mmAZALIA_F0_CODEC_INPUT_ENDPOINT_DATA__VI        = 0x59D5;
static constexpr u32 mmAZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX__VI       = 0x59D4;
static constexpr u32 mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL__VI        = 0x182B;
static constexpr u32 mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID__VI  = 0x1829;
static constexpr u32 mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID__VI  = 0x1828;
static constexpr u32 mmAZALIA_F0_GTC_GROUP_OFFSET0__VI                = 0x1837;
static constexpr u32 mmAZALIA_F0_GTC_GROUP_OFFSET1__VI                = 0x1838;
static constexpr u32 mmAZALIA_F0_GTC_GROUP_OFFSET2__VI                = 0x1839;
static constexpr u32 mmAZALIA_F0_GTC_GROUP_OFFSET3__VI                = 0x183A;
static constexpr u32 mmAZALIA_F0_GTC_GROUP_OFFSET4__VI                = 0x183B;
static constexpr u32 mmAZALIA_F0_GTC_GROUP_OFFSET5__VI                = 0x183C;
static constexpr u32 mmAZALIA_F0_GTC_GROUP_OFFSET6__VI                = 0x183D;
static constexpr u32 mmAZALIA_GLOBAL_CAPABILITIES__VI                 = 0x17F5;
static constexpr u32 mmAZALIA_INPUT_CRC0_CONTROL0__VI                 = 0x17FB;
static constexpr u32 mmAZALIA_INPUT_CRC0_CONTROL1__VI                 = 0x17FC;
static constexpr u32 mmAZALIA_INPUT_CRC0_CONTROL2__VI                 = 0x17FD;
static constexpr u32 mmAZALIA_INPUT_CRC0_CONTROL3__VI                 = 0x17FE;
static constexpr u32 mmAZALIA_INPUT_CRC0_RESULT__VI                   = 0x17FF;
static constexpr u32 mmAZALIA_INPUT_CRC1_CONTROL0__VI                 = 0x1800;
static constexpr u32 mmAZALIA_INPUT_CRC1_CONTROL1__VI                 = 0x1801;
static constexpr u32 mmAZALIA_INPUT_CRC1_CONTROL2__VI                 = 0x1802;
static constexpr u32 mmAZALIA_INPUT_CRC1_CONTROL3__VI                 = 0x1803;
static constexpr u32 mmAZALIA_INPUT_CRC1_RESULT__VI                   = 0x1804;
static constexpr u32 mmAZALIA_INPUT_PAYLOAD_CAPABILITY__VI            = 0x17F8;
static constexpr u32 mmAZALIA_MEM_PWR_CTRL__VI                        = 0x1810;
static constexpr u32 mmAZALIA_MEM_PWR_STATUS__VI                      = 0x1811;
static constexpr u32 mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY__VI           = 0x17F6;
static constexpr u32 mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL__VI       = 0x17F7;
static constexpr u32 mmAZALIA_RIRB_AND_DP_CONTROL__VI                 = 0x17EB;
static constexpr u32 mmAZALIA_SCLK_CONTROL__VI                        = 0x17E7;
static constexpr u32 mmAZALIA_STREAM_DATA__VI                         = 0x1781;
static constexpr u32 mmAZALIA_STREAM_INDEX__VI                        = 0x1780;
static constexpr u32 mmAZALIA_UNDERFLOW_FILLER_SAMPLE__VI             = 0x17E8;
static constexpr u32 mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA__VI  = 0x17A9;
static constexpr u32 mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX__VI  = 0x17A8;
static constexpr u32 mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA__VI  = 0x17AD;
static constexpr u32 mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX__VI  = 0x17AC;
static constexpr u32 mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA__VI  = 0x17B1;
static constexpr u32 mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX__VI  = 0x17B0;
static constexpr u32 mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA__VI  = 0x17B5;
static constexpr u32 mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX__VI  = 0x17B4;
static constexpr u32 mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA__VI  = 0x17B9;
static constexpr u32 mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX__VI  = 0x17B8;
static constexpr u32 mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA__VI  = 0x17BD;
static constexpr u32 mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX__VI  = 0x17BC;
static constexpr u32 mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA__VI  = 0x17C1;
static constexpr u32 mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX__VI  = 0x17C0;
static constexpr u32 mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_DATA__VI  = 0x17C5;
static constexpr u32 mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_INDEX__VI  = 0x17C4;
static constexpr u32 mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA__VI  = 0x59D5;
static constexpr u32 mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX__VI  = 0x59D4;
static constexpr u32 mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA__VI  = 0x59D9;
static constexpr u32 mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX__VI  = 0x59D8;
static constexpr u32 mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA__VI  = 0x59DD;
static constexpr u32 mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX__VI  = 0x59DC;
static constexpr u32 mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA__VI  = 0x59E1;
static constexpr u32 mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX__VI  = 0x59E0;
static constexpr u32 mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA__VI  = 0x59E5;
static constexpr u32 mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX__VI  = 0x59E4;
static constexpr u32 mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA__VI  = 0x59E9;
static constexpr u32 mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX__VI  = 0x59E8;
static constexpr u32 mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA__VI  = 0x59ED;
static constexpr u32 mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX__VI  = 0x59EC;
static constexpr u32 mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA__VI  = 0x59F1;
static constexpr u32 mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX__VI  = 0x59F0;
static constexpr u32 mmAZF0STREAM0_AZALIA_STREAM_DATA__VI             = 0x1781;
static constexpr u32 mmAZF0STREAM0_AZALIA_STREAM_INDEX__VI            = 0x1780;
static constexpr u32 mmAZF0STREAM10_AZALIA_STREAM_DATA__VI            = 0x59C5;
static constexpr u32 mmAZF0STREAM10_AZALIA_STREAM_INDEX__VI           = 0x59C4;
static constexpr u32 mmAZF0STREAM11_AZALIA_STREAM_DATA__VI            = 0x59C7;
static constexpr u32 mmAZF0STREAM11_AZALIA_STREAM_INDEX__VI           = 0x59C6;
static constexpr u32 mmAZF0STREAM12_AZALIA_STREAM_DATA__VI            = 0x59C9;
static constexpr u32 mmAZF0STREAM12_AZALIA_STREAM_INDEX__VI           = 0x59C8;
static constexpr u32 mmAZF0STREAM13_AZALIA_STREAM_DATA__VI            = 0x59CB;
static constexpr u32 mmAZF0STREAM13_AZALIA_STREAM_INDEX__VI           = 0x59CA;
static constexpr u32 mmAZF0STREAM14_AZALIA_STREAM_DATA__VI            = 0x59CD;
static constexpr u32 mmAZF0STREAM14_AZALIA_STREAM_INDEX__VI           = 0x59CC;
static constexpr u32 mmAZF0STREAM15_AZALIA_STREAM_DATA__VI            = 0x59CF;
static constexpr u32 mmAZF0STREAM15_AZALIA_STREAM_INDEX__VI           = 0x59CE;
static constexpr u32 mmAZF0STREAM1_AZALIA_STREAM_DATA__VI             = 0x1783;
static constexpr u32 mmAZF0STREAM1_AZALIA_STREAM_INDEX__VI            = 0x1782;
static constexpr u32 mmAZF0STREAM2_AZALIA_STREAM_DATA__VI             = 0x1785;
static constexpr u32 mmAZF0STREAM2_AZALIA_STREAM_INDEX__VI            = 0x1784;
static constexpr u32 mmAZF0STREAM3_AZALIA_STREAM_DATA__VI             = 0x1787;
static constexpr u32 mmAZF0STREAM3_AZALIA_STREAM_INDEX__VI            = 0x1786;
static constexpr u32 mmAZF0STREAM4_AZALIA_STREAM_DATA__VI             = 0x1789;
static constexpr u32 mmAZF0STREAM4_AZALIA_STREAM_INDEX__VI            = 0x1788;
static constexpr u32 mmAZF0STREAM5_AZALIA_STREAM_DATA__VI             = 0x178B;
static constexpr u32 mmAZF0STREAM5_AZALIA_STREAM_INDEX__VI            = 0x178A;
static constexpr u32 mmAZF0STREAM6_AZALIA_STREAM_DATA__VI             = 0x178D;
static constexpr u32 mmAZF0STREAM6_AZALIA_STREAM_INDEX__VI            = 0x178C;
static constexpr u32 mmAZF0STREAM7_AZALIA_STREAM_DATA__VI             = 0x178F;
static constexpr u32 mmAZF0STREAM7_AZALIA_STREAM_INDEX__VI            = 0x178E;
static constexpr u32 mmAZF0STREAM8_AZALIA_STREAM_DATA__VI             = 0x59C1;
static constexpr u32 mmAZF0STREAM8_AZALIA_STREAM_INDEX__VI            = 0x59C0;
static constexpr u32 mmAZF0STREAM9_AZALIA_STREAM_DATA__VI             = 0x59C3;
static constexpr u32 mmAZF0STREAM9_AZALIA_STREAM_INDEX__VI            = 0x59C2;
static constexpr u32 mmAZ_TEST_DEBUG_DATA__VI                         = 0x1820;
static constexpr u32 mmAZ_TEST_DEBUG_INDEX__VI                        = 0x181F;
static constexpr u32 mmBF_ANA_ISO_CNTL__VI                            = 0x14C7;
static constexpr u32 mmBIF_ATOMIC_ERR_LOG__VI                         = 0x1512;
static constexpr u32 mmBIF_BME_STATUS__VI                             = 0x1511;
static constexpr u32 mmBIF_CLK_CTRL__VI                               = 0x14C5;
static constexpr u32 mmBIF_DOORBELL_APER_EN__VI                       = 0x1501;
static constexpr u32 mmBIF_DOORBELL_GBLAPER1_LOWER__VI                = 0x14FC;
static constexpr u32 mmBIF_DOORBELL_GBLAPER1_UPPER__VI                = 0x14FD;
static constexpr u32 mmBIF_DOORBELL_GBLAPER2_LOWER__VI                = 0x14FE;
static constexpr u32 mmBIF_DOORBELL_GBLAPER2_UPPER__VI                = 0x14FF;
static constexpr u32 mmBIF_GPUIOV_FB_TOTAL_FB_INFO__VI                = 0x14D8;
static constexpr u32 mmBIF_GPUIOV_RESET_NOTIFICATION__VI              = 0x14D5;
static constexpr u32 mmBIF_GPUIOV_VM_INIT_STATUS__VI                  = 0x14D6;
static constexpr u32 mmBIF_IOV_FUNC_IDENTIFIER__VI                    = 0x1503;
static constexpr u32 mmBIF_MM_INDACCESS_CNTL__VI                      = 0x1500;
static constexpr u32 mmBIF_MST_TRANS_PENDING__VI                      = 0x14EA;
static constexpr u32 mmBIF_RB_BASE__VI                                = 0x1531;
static constexpr u32 mmBIF_RB_CNTL__VI                                = 0x1530;
static constexpr u32 mmBIF_RB_RPTR__VI                                = 0x1532;
static constexpr u32 mmBIF_RB_WPTR__VI                                = 0x1533;
static constexpr u32 mmBIF_RB_WPTR_ADDR_HI__VI                        = 0x1534;
static constexpr u32 mmBIF_RB_WPTR_ADDR_LO__VI                        = 0x1535;
static constexpr u32 mmBIF_RFE_MST_BX_CMDSTATUS__VI                   = 0x1449;
static constexpr u32 mmBIF_RFE_MST_SMBUS_CMDSTATUS__VI                = 0x1448;
static constexpr u32 mmBIF_RFE_WARMRST_CNTL__VI                       = 0x1459;
static constexpr u32 mmBIF_RLC_INTR_CNTL__VI                          = 0x1510;
static constexpr u32 mmBIF_SLV_TRANS_PENDING__VI                      = 0x14E9;
static constexpr u32 mmBIF_SMU_DATA__VI                               = 0x143E;
static constexpr u32 mmBIF_SMU_INDEX__VI                              = 0x143D;
static constexpr u32 mmBIF_VDDGFX_FB_CMP__VI                          = 0x143C;
static constexpr u32 mmBIF_VDDGFX_GFX0_LOWER__VI                      = 0x1428;
static constexpr u32 mmBIF_VDDGFX_GFX0_UPPER__VI                      = 0x1429;
static constexpr u32 mmBIF_VDDGFX_GFX1_LOWER__VI                      = 0x142A;
static constexpr u32 mmBIF_VDDGFX_GFX1_UPPER__VI                      = 0x142B;
static constexpr u32 mmBIF_VDDGFX_GFX2_LOWER__VI                      = 0x142C;
static constexpr u32 mmBIF_VDDGFX_GFX2_UPPER__VI                      = 0x142D;
static constexpr u32 mmBIF_VDDGFX_GFX3_LOWER__VI                      = 0x142E;
static constexpr u32 mmBIF_VDDGFX_GFX3_UPPER__VI                      = 0x142F;
static constexpr u32 mmBIF_VDDGFX_GFX4_LOWER__VI                      = 0x1430;
static constexpr u32 mmBIF_VDDGFX_GFX4_UPPER__VI                      = 0x1431;
static constexpr u32 mmBIF_VDDGFX_GFX5_LOWER__VI                      = 0x1432;
static constexpr u32 mmBIF_VDDGFX_GFX5_UPPER__VI                      = 0x1433;
static constexpr u32 mmBIF_VDDGFX_RSV1_LOWER__VI                      = 0x1434;
static constexpr u32 mmBIF_VDDGFX_RSV1_UPPER__VI                      = 0x1435;
static constexpr u32 mmBIF_VDDGFX_RSV2_LOWER__VI                      = 0x1436;
static constexpr u32 mmBIF_VDDGFX_RSV2_UPPER__VI                      = 0x1437;
static constexpr u32 mmBIF_VDDGFX_RSV3_LOWER__VI                      = 0x1438;
static constexpr u32 mmBIF_VDDGFX_RSV3_UPPER__VI                      = 0x1439;
static constexpr u32 mmBIF_VDDGFX_RSV4_LOWER__VI                      = 0x143A;
static constexpr u32 mmBIF_VDDGFX_RSV4_UPPER__VI                      = 0x143B;
static constexpr u32 mmBIF_VIRT_RESET_REQ__VI                         = 0x14D2;
static constexpr u32 mmBLND0_BLND_CONTROL__VI                         = 0x1B6D;
static constexpr u32 mmBLND0_BLND_CONTROL2__VI                        = 0x1B6F;
static constexpr u32 mmBLND0_BLND_DEBUG__VI                           = 0x1B74;
static constexpr u32 mmBLND0_BLND_REG_UPDATE_STATUS__VI               = 0x1B77;
static constexpr u32 mmBLND0_BLND_TEST_DEBUG_DATA__VI                 = 0x1B76;
static constexpr u32 mmBLND0_BLND_TEST_DEBUG_INDEX__VI                = 0x1B75;
static constexpr u32 mmBLND0_BLND_UNDERFLOW_INTERRUPT__VI             = 0x1B71;
static constexpr u32 mmBLND0_BLND_UPDATE__VI                          = 0x1B70;
static constexpr u32 mmBLND0_BLND_V_UPDATE_LOCK__VI                   = 0x1B73;
static constexpr u32 mmBLND0_SM_CONTROL2__VI                          = 0x1B6E;
static constexpr u32 mmBLND1_BLND_CONTROL__VI                         = 0x1D6D;
static constexpr u32 mmBLND1_BLND_CONTROL2__VI                        = 0x1D6F;
static constexpr u32 mmBLND1_BLND_DEBUG__VI                           = 0x1D74;
static constexpr u32 mmBLND1_BLND_REG_UPDATE_STATUS__VI               = 0x1D77;
static constexpr u32 mmBLND1_BLND_TEST_DEBUG_DATA__VI                 = 0x1D76;
static constexpr u32 mmBLND1_BLND_TEST_DEBUG_INDEX__VI                = 0x1D75;
static constexpr u32 mmBLND1_BLND_UNDERFLOW_INTERRUPT__VI             = 0x1D71;
static constexpr u32 mmBLND1_BLND_UPDATE__VI                          = 0x1D70;
static constexpr u32 mmBLND1_BLND_V_UPDATE_LOCK__VI                   = 0x1D73;
static constexpr u32 mmBLND1_SM_CONTROL2__VI                          = 0x1D6E;
static constexpr u32 mmBLND2_BLND_CONTROL__VI                         = 0x1F6D;
static constexpr u32 mmBLND2_BLND_CONTROL2__VI                        = 0x1F6F;
static constexpr u32 mmBLND2_BLND_DEBUG__VI                           = 0x1F74;
static constexpr u32 mmBLND2_BLND_REG_UPDATE_STATUS__VI               = 0x1F77;
static constexpr u32 mmBLND2_BLND_TEST_DEBUG_DATA__VI                 = 0x1F76;
static constexpr u32 mmBLND2_BLND_TEST_DEBUG_INDEX__VI                = 0x1F75;
static constexpr u32 mmBLND2_BLND_UNDERFLOW_INTERRUPT__VI             = 0x1F71;
static constexpr u32 mmBLND2_BLND_UPDATE__VI                          = 0x1F70;
static constexpr u32 mmBLND2_BLND_V_UPDATE_LOCK__VI                   = 0x1F73;
static constexpr u32 mmBLND2_SM_CONTROL2__VI                          = 0x1F6E;
static constexpr u32 mmBLND3_BLND_CONTROL__VI                         = 0x416D;
static constexpr u32 mmBLND3_BLND_CONTROL2__VI                        = 0x416F;
static constexpr u32 mmBLND3_BLND_DEBUG__VI                           = 0x4174;
static constexpr u32 mmBLND3_BLND_REG_UPDATE_STATUS__VI               = 0x4177;
static constexpr u32 mmBLND3_BLND_TEST_DEBUG_DATA__VI                 = 0x4176;
static constexpr u32 mmBLND3_BLND_TEST_DEBUG_INDEX__VI                = 0x4175;
static constexpr u32 mmBLND3_BLND_UNDERFLOW_INTERRUPT__VI             = 0x4171;
static constexpr u32 mmBLND3_BLND_UPDATE__VI                          = 0x4170;
static constexpr u32 mmBLND3_BLND_V_UPDATE_LOCK__VI                   = 0x4173;
static constexpr u32 mmBLND3_SM_CONTROL2__VI                          = 0x416E;
static constexpr u32 mmBLND4_BLND_CONTROL__VI                         = 0x436D;
static constexpr u32 mmBLND4_BLND_CONTROL2__VI                        = 0x436F;
static constexpr u32 mmBLND4_BLND_DEBUG__VI                           = 0x4374;
static constexpr u32 mmBLND4_BLND_REG_UPDATE_STATUS__VI               = 0x4377;
static constexpr u32 mmBLND4_BLND_TEST_DEBUG_DATA__VI                 = 0x4376;
static constexpr u32 mmBLND4_BLND_TEST_DEBUG_INDEX__VI                = 0x4375;
static constexpr u32 mmBLND4_BLND_UNDERFLOW_INTERRUPT__VI             = 0x4371;
static constexpr u32 mmBLND4_BLND_UPDATE__VI                          = 0x4370;
static constexpr u32 mmBLND4_BLND_V_UPDATE_LOCK__VI                   = 0x4373;
static constexpr u32 mmBLND4_SM_CONTROL2__VI                          = 0x436E;
static constexpr u32 mmBLND5_BLND_CONTROL__VI                         = 0x456D;
static constexpr u32 mmBLND5_BLND_CONTROL2__VI                        = 0x456F;
static constexpr u32 mmBLND5_BLND_DEBUG__VI                           = 0x4574;
static constexpr u32 mmBLND5_BLND_REG_UPDATE_STATUS__VI               = 0x4577;
static constexpr u32 mmBLND5_BLND_TEST_DEBUG_DATA__VI                 = 0x4576;
static constexpr u32 mmBLND5_BLND_TEST_DEBUG_INDEX__VI                = 0x4575;
static constexpr u32 mmBLND5_BLND_UNDERFLOW_INTERRUPT__VI             = 0x4571;
static constexpr u32 mmBLND5_BLND_UPDATE__VI                          = 0x4570;
static constexpr u32 mmBLND5_BLND_V_UPDATE_LOCK__VI                   = 0x4573;
static constexpr u32 mmBLND5_SM_CONTROL2__VI                          = 0x456E;
static constexpr u32 mmBLND6_BLND_CONTROL__VI                         = 0x476D;
static constexpr u32 mmBLND6_BLND_CONTROL2__VI                        = 0x476F;
static constexpr u32 mmBLND6_BLND_DEBUG__VI                           = 0x4774;
static constexpr u32 mmBLND6_BLND_REG_UPDATE_STATUS__VI               = 0x4777;
static constexpr u32 mmBLND6_BLND_TEST_DEBUG_DATA__VI                 = 0x4776;
static constexpr u32 mmBLND6_BLND_TEST_DEBUG_INDEX__VI                = 0x4775;
static constexpr u32 mmBLND6_BLND_UNDERFLOW_INTERRUPT__VI             = 0x4771;
static constexpr u32 mmBLND6_BLND_UPDATE__VI                          = 0x4770;
static constexpr u32 mmBLND6_BLND_V_UPDATE_LOCK__VI                   = 0x4773;
static constexpr u32 mmBLND6_SM_CONTROL2__VI                          = 0x476E;
static constexpr u32 mmBLND_CONTROL__VI                               = 0x1B6D;
static constexpr u32 mmBLND_CONTROL2__VI                              = 0x1B6F;
static constexpr u32 mmBLND_DEBUG__VI                                 = 0x1B74;
static constexpr u32 mmBLND_REG_UPDATE_STATUS__VI                     = 0x1B77;
static constexpr u32 mmBLND_TEST_DEBUG_DATA__VI                       = 0x1B76;
static constexpr u32 mmBLND_TEST_DEBUG_INDEX__VI                      = 0x1B75;
static constexpr u32 mmBLND_UNDERFLOW_INTERRUPT__VI                   = 0x1B71;
static constexpr u32 mmBLND_UPDATE__VI                                = 0x1B70;
static constexpr u32 mmBLND_V_UPDATE_LOCK__VI                         = 0x1B73;
static constexpr u32 mmBL_PWM_CNTL__VI                                = 0x4820;
static constexpr u32 mmBL_PWM_CNTL2__VI                               = 0x4821;
static constexpr u32 mmBL_PWM_GRP1_REG_LOCK__VI                       = 0x4823;
static constexpr u32 mmBL_PWM_PERIOD_CNTL__VI                         = 0x4822;
static constexpr u32 mmBPHYC_DAC_AUTO_CALIB_CONTROL__VI               = 0x48BA;
static constexpr u32 mmBPHYC_DAC_MACRO_CNTL__VI                       = 0x48B9;
static constexpr u32 mmBPHYC_PLL0_DISPPLL_BG_CNTL__VI                 = 0x171E;
static constexpr u32 mmBPHYC_PLL0_PLL_ANALOG__VI                      = 0x1708;
static constexpr u32 mmBPHYC_PLL0_PLL_ANALOG_CNTL__VI                 = 0x1711;
static constexpr u32 mmBPHYC_PLL0_PLL_CNTL__VI                        = 0x1707;
static constexpr u32 mmBPHYC_PLL0_PLL_DEBUG_CNTL__VI                  = 0x170B;
static constexpr u32 mmBPHYC_PLL0_PLL_DS_CNTL__VI                     = 0x1705;
static constexpr u32 mmBPHYC_PLL0_PLL_FB_DIV__VI                      = 0x1701;
static constexpr u32 mmBPHYC_PLL0_PLL_IDCLK_CNTL__VI                  = 0x1706;
static constexpr u32 mmBPHYC_PLL0_PLL_POST_DIV__VI                    = 0x1702;
static constexpr u32 mmBPHYC_PLL0_PLL_REF_DIV__VI                     = 0x1700;
static constexpr u32 mmBPHYC_PLL0_PLL_SS_AMOUNT_DSFRAC__VI            = 0x1703;
static constexpr u32 mmBPHYC_PLL0_PLL_SS_CNTL__VI                     = 0x1704;
static constexpr u32 mmBPHYC_PLL0_PLL_UNLOCK_DETECT_CNTL__VI          = 0x170A;
static constexpr u32 mmBPHYC_PLL0_PLL_UPDATE_CNTL__VI                 = 0x170D;
static constexpr u32 mmBPHYC_PLL0_PLL_UPDATE_LOCK__VI                 = 0x170C;
static constexpr u32 mmBPHYC_PLL0_PLL_VREG_CNTL__VI                   = 0x1709;
static constexpr u32 mmBPHYC_PLL0_PLL_XOR_LOCK__VI                    = 0x1710;
static constexpr u32 mmBPHYC_PLL0_PPLL_DEBUG_MUX_CNTL__VI             = 0x1721;
static constexpr u32 mmBPHYC_PLL0_PPLL_DIV_UPDATE_DEBUG__VI           = 0x171F;
static constexpr u32 mmBPHYC_PLL0_PPLL_SPARE0__VI                     = 0x1722;
static constexpr u32 mmBPHYC_PLL0_PPLL_SPARE1__VI                     = 0x1723;
static constexpr u32 mmBPHYC_PLL0_PPLL_STATUS_DEBUG__VI               = 0x1720;
static constexpr u32 mmBPHYC_PLL0_VGA25_PPLL_ANALOG__VI               = 0x171B;
static constexpr u32 mmBPHYC_PLL0_VGA25_PPLL_FB_DIV__VI               = 0x1715;
static constexpr u32 mmBPHYC_PLL0_VGA25_PPLL_POST_DIV__VI             = 0x1718;
static constexpr u32 mmBPHYC_PLL0_VGA25_PPLL_REF_DIV__VI              = 0x1712;
static constexpr u32 mmBPHYC_PLL0_VGA28_PPLL_ANALOG__VI               = 0x171C;
static constexpr u32 mmBPHYC_PLL0_VGA28_PPLL_FB_DIV__VI               = 0x1716;
static constexpr u32 mmBPHYC_PLL0_VGA28_PPLL_POST_DIV__VI             = 0x1719;
static constexpr u32 mmBPHYC_PLL0_VGA28_PPLL_REF_DIV__VI              = 0x1713;
static constexpr u32 mmBPHYC_PLL0_VGA41_PPLL_ANALOG__VI               = 0x171D;
static constexpr u32 mmBPHYC_PLL0_VGA41_PPLL_FB_DIV__VI               = 0x1717;
static constexpr u32 mmBPHYC_PLL0_VGA41_PPLL_POST_DIV__VI             = 0x171A;
static constexpr u32 mmBPHYC_PLL0_VGA41_PPLL_REF_DIV__VI              = 0x1714;
static constexpr u32 mmBPHYC_PLL1_DISPPLL_BG_CNTL__VI                 = 0x1748;
static constexpr u32 mmBPHYC_PLL1_PLL_ANALOG__VI                      = 0x1732;
static constexpr u32 mmBPHYC_PLL1_PLL_ANALOG_CNTL__VI                 = 0x173B;
static constexpr u32 mmBPHYC_PLL1_PLL_CNTL__VI                        = 0x1731;
static constexpr u32 mmBPHYC_PLL1_PLL_DEBUG_CNTL__VI                  = 0x1735;
static constexpr u32 mmBPHYC_PLL1_PLL_DS_CNTL__VI                     = 0x172F;
static constexpr u32 mmBPHYC_PLL1_PLL_FB_DIV__VI                      = 0x172B;
static constexpr u32 mmBPHYC_PLL1_PLL_IDCLK_CNTL__VI                  = 0x1730;
static constexpr u32 mmBPHYC_PLL1_PLL_POST_DIV__VI                    = 0x172C;
static constexpr u32 mmBPHYC_PLL1_PLL_REF_DIV__VI                     = 0x172A;
static constexpr u32 mmBPHYC_PLL1_PLL_SS_AMOUNT_DSFRAC__VI            = 0x172D;
static constexpr u32 mmBPHYC_PLL1_PLL_SS_CNTL__VI                     = 0x172E;
static constexpr u32 mmBPHYC_PLL1_PLL_UNLOCK_DETECT_CNTL__VI          = 0x1734;
static constexpr u32 mmBPHYC_PLL1_PLL_UPDATE_CNTL__VI                 = 0x1737;
static constexpr u32 mmBPHYC_PLL1_PLL_UPDATE_LOCK__VI                 = 0x1736;
static constexpr u32 mmBPHYC_PLL1_PLL_VREG_CNTL__VI                   = 0x1733;
static constexpr u32 mmBPHYC_PLL1_PLL_XOR_LOCK__VI                    = 0x173A;
static constexpr u32 mmBPHYC_PLL1_PPLL_DEBUG_MUX_CNTL__VI             = 0x174B;
static constexpr u32 mmBPHYC_PLL1_PPLL_DIV_UPDATE_DEBUG__VI           = 0x1749;
static constexpr u32 mmBPHYC_PLL1_PPLL_SPARE0__VI                     = 0x174C;
static constexpr u32 mmBPHYC_PLL1_PPLL_SPARE1__VI                     = 0x174D;
static constexpr u32 mmBPHYC_PLL1_PPLL_STATUS_DEBUG__VI               = 0x174A;
static constexpr u32 mmBPHYC_PLL1_VGA25_PPLL_ANALOG__VI               = 0x1745;
static constexpr u32 mmBPHYC_PLL1_VGA25_PPLL_FB_DIV__VI               = 0x173F;
static constexpr u32 mmBPHYC_PLL1_VGA25_PPLL_POST_DIV__VI             = 0x1742;
static constexpr u32 mmBPHYC_PLL1_VGA25_PPLL_REF_DIV__VI              = 0x173C;
static constexpr u32 mmBPHYC_PLL1_VGA28_PPLL_ANALOG__VI               = 0x1746;
static constexpr u32 mmBPHYC_PLL1_VGA28_PPLL_FB_DIV__VI               = 0x1740;
static constexpr u32 mmBPHYC_PLL1_VGA28_PPLL_POST_DIV__VI             = 0x1743;
static constexpr u32 mmBPHYC_PLL1_VGA28_PPLL_REF_DIV__VI              = 0x173D;
static constexpr u32 mmBPHYC_PLL1_VGA41_PPLL_ANALOG__VI               = 0x1747;
static constexpr u32 mmBPHYC_PLL1_VGA41_PPLL_FB_DIV__VI               = 0x1741;
static constexpr u32 mmBPHYC_PLL1_VGA41_PPLL_POST_DIV__VI             = 0x1744;
static constexpr u32 mmBPHYC_PLL1_VGA41_PPLL_REF_DIV__VI              = 0x173E;
static constexpr u32 mmBPHYC_PLL2_DISPPLL_BG_CNTL__VI                 = 0x1772;
static constexpr u32 mmBPHYC_PLL2_PLL_ANALOG__VI                      = 0x175C;
static constexpr u32 mmBPHYC_PLL2_PLL_ANALOG_CNTL__VI                 = 0x1765;
static constexpr u32 mmBPHYC_PLL2_PLL_CNTL__VI                        = 0x175B;
static constexpr u32 mmBPHYC_PLL2_PLL_DEBUG_CNTL__VI                  = 0x175F;
static constexpr u32 mmBPHYC_PLL2_PLL_DS_CNTL__VI                     = 0x1759;
static constexpr u32 mmBPHYC_PLL2_PLL_FB_DIV__VI                      = 0x1755;
static constexpr u32 mmBPHYC_PLL2_PLL_IDCLK_CNTL__VI                  = 0x175A;
static constexpr u32 mmBPHYC_PLL2_PLL_POST_DIV__VI                    = 0x1756;
static constexpr u32 mmBPHYC_PLL2_PLL_REF_DIV__VI                     = 0x1754;
static constexpr u32 mmBPHYC_PLL2_PLL_SS_AMOUNT_DSFRAC__VI            = 0x1757;
static constexpr u32 mmBPHYC_PLL2_PLL_SS_CNTL__VI                     = 0x1758;
static constexpr u32 mmBPHYC_PLL2_PLL_UNLOCK_DETECT_CNTL__VI          = 0x175E;
static constexpr u32 mmBPHYC_PLL2_PLL_UPDATE_CNTL__VI                 = 0x1761;
static constexpr u32 mmBPHYC_PLL2_PLL_UPDATE_LOCK__VI                 = 0x1760;
static constexpr u32 mmBPHYC_PLL2_PLL_VREG_CNTL__VI                   = 0x175D;
static constexpr u32 mmBPHYC_PLL2_PLL_XOR_LOCK__VI                    = 0x1764;
static constexpr u32 mmBPHYC_PLL2_PPLL_DEBUG_MUX_CNTL__VI             = 0x1775;
static constexpr u32 mmBPHYC_PLL2_PPLL_DIV_UPDATE_DEBUG__VI           = 0x1773;
static constexpr u32 mmBPHYC_PLL2_PPLL_SPARE0__VI                     = 0x1776;
static constexpr u32 mmBPHYC_PLL2_PPLL_SPARE1__VI                     = 0x1777;
static constexpr u32 mmBPHYC_PLL2_PPLL_STATUS_DEBUG__VI               = 0x1774;
static constexpr u32 mmBPHYC_PLL2_VGA25_PPLL_ANALOG__VI               = 0x176F;
static constexpr u32 mmBPHYC_PLL2_VGA25_PPLL_FB_DIV__VI               = 0x1769;
static constexpr u32 mmBPHYC_PLL2_VGA25_PPLL_POST_DIV__VI             = 0x176C;
static constexpr u32 mmBPHYC_PLL2_VGA25_PPLL_REF_DIV__VI              = 0x1766;
static constexpr u32 mmBPHYC_PLL2_VGA28_PPLL_ANALOG__VI               = 0x1770;
static constexpr u32 mmBPHYC_PLL2_VGA28_PPLL_FB_DIV__VI               = 0x176A;
static constexpr u32 mmBPHYC_PLL2_VGA28_PPLL_POST_DIV__VI             = 0x176D;
static constexpr u32 mmBPHYC_PLL2_VGA28_PPLL_REF_DIV__VI              = 0x1767;
static constexpr u32 mmBPHYC_PLL2_VGA41_PPLL_ANALOG__VI               = 0x1771;
static constexpr u32 mmBPHYC_PLL2_VGA41_PPLL_FB_DIV__VI               = 0x176B;
static constexpr u32 mmBPHYC_PLL2_VGA41_PPLL_POST_DIV__VI             = 0x176E;
static constexpr u32 mmBPHYC_PLL2_VGA41_PPLL_REF_DIV__VI              = 0x1768;
static constexpr u32 mmBPHYC_UNIPHY0_UNIPHY_ANG_BIST_CNTL__VI         = 0x48CC;
static constexpr u32 mmBPHYC_UNIPHY0_UNIPHY_DATA_SYNCHRONIZATION__VI  = 0x48CA;
static constexpr u32 mmBPHYC_UNIPHY0_UNIPHY_DEBUG__VI                 = 0x48D6;
static constexpr u32 mmBPHYC_UNIPHY0_UNIPHY_PLL_CONTROL1__VI          = 0x48C6;
static constexpr u32 mmBPHYC_UNIPHY0_UNIPHY_PLL_CONTROL2__VI          = 0x48C7;
static constexpr u32 mmBPHYC_UNIPHY0_UNIPHY_PLL_FBDIV__VI             = 0x48C5;
static constexpr u32 mmBPHYC_UNIPHY0_UNIPHY_PLL_SS_CNTL__VI           = 0x48C9;
static constexpr u32 mmBPHYC_UNIPHY0_UNIPHY_PLL_SS_STEP_SIZE__VI      = 0x48C8;
static constexpr u32 mmBPHYC_UNIPHY0_UNIPHY_POWER_CONTROL__VI         = 0x48C4;
static constexpr u32 mmBPHYC_UNIPHY0_UNIPHY_REG_TEST_OUTPUT__VI       = 0x48CB;
static constexpr u32 mmBPHYC_UNIPHY0_UNIPHY_REG_TEST_OUTPUT2__VI      = 0x48CD;
static constexpr u32 mmBPHYC_UNIPHY0_UNIPHY_TPG_CONTROL__VI           = 0x48D4;
static constexpr u32 mmBPHYC_UNIPHY0_UNIPHY_TPG_SEED__VI              = 0x48D5;
static constexpr u32 mmBPHYC_UNIPHY0_UNIPHY_TX_CONTROL1__VI           = 0x48C0;
static constexpr u32 mmBPHYC_UNIPHY0_UNIPHY_TX_CONTROL2__VI           = 0x48C1;
static constexpr u32 mmBPHYC_UNIPHY0_UNIPHY_TX_CONTROL3__VI           = 0x48C2;
static constexpr u32 mmBPHYC_UNIPHY0_UNIPHY_TX_CONTROL4__VI           = 0x48C3;
static constexpr u32 mmBPHYC_UNIPHY1_UNIPHY_ANG_BIST_CNTL__VI         = 0x48EC;
static constexpr u32 mmBPHYC_UNIPHY1_UNIPHY_DATA_SYNCHRONIZATION__VI  = 0x48EA;
static constexpr u32 mmBPHYC_UNIPHY1_UNIPHY_DEBUG__VI                 = 0x48F6;
static constexpr u32 mmBPHYC_UNIPHY1_UNIPHY_PLL_CONTROL1__VI          = 0x48E6;
static constexpr u32 mmBPHYC_UNIPHY1_UNIPHY_PLL_CONTROL2__VI          = 0x48E7;
static constexpr u32 mmBPHYC_UNIPHY1_UNIPHY_PLL_FBDIV__VI             = 0x48E5;
static constexpr u32 mmBPHYC_UNIPHY1_UNIPHY_PLL_SS_CNTL__VI           = 0x48E9;
static constexpr u32 mmBPHYC_UNIPHY1_UNIPHY_PLL_SS_STEP_SIZE__VI      = 0x48E8;
static constexpr u32 mmBPHYC_UNIPHY1_UNIPHY_POWER_CONTROL__VI         = 0x48E4;
static constexpr u32 mmBPHYC_UNIPHY1_UNIPHY_REG_TEST_OUTPUT__VI       = 0x48EB;
static constexpr u32 mmBPHYC_UNIPHY1_UNIPHY_REG_TEST_OUTPUT2__VI      = 0x48ED;
static constexpr u32 mmBPHYC_UNIPHY1_UNIPHY_TPG_CONTROL__VI           = 0x48F4;
static constexpr u32 mmBPHYC_UNIPHY1_UNIPHY_TPG_SEED__VI              = 0x48F5;
static constexpr u32 mmBPHYC_UNIPHY1_UNIPHY_TX_CONTROL1__VI           = 0x48E0;
static constexpr u32 mmBPHYC_UNIPHY1_UNIPHY_TX_CONTROL2__VI           = 0x48E1;
static constexpr u32 mmBPHYC_UNIPHY1_UNIPHY_TX_CONTROL3__VI           = 0x48E2;
static constexpr u32 mmBPHYC_UNIPHY1_UNIPHY_TX_CONTROL4__VI           = 0x48E3;
static constexpr u32 mmBPHYC_UNIPHY2_UNIPHY_ANG_BIST_CNTL__VI         = 0x490C;
static constexpr u32 mmBPHYC_UNIPHY2_UNIPHY_DATA_SYNCHRONIZATION__VI  = 0x490A;
static constexpr u32 mmBPHYC_UNIPHY2_UNIPHY_DEBUG__VI                 = 0x4916;
static constexpr u32 mmBPHYC_UNIPHY2_UNIPHY_PLL_CONTROL1__VI          = 0x4906;
static constexpr u32 mmBPHYC_UNIPHY2_UNIPHY_PLL_CONTROL2__VI          = 0x4907;
static constexpr u32 mmBPHYC_UNIPHY2_UNIPHY_PLL_FBDIV__VI             = 0x4905;
static constexpr u32 mmBPHYC_UNIPHY2_UNIPHY_PLL_SS_CNTL__VI           = 0x4909;
static constexpr u32 mmBPHYC_UNIPHY2_UNIPHY_PLL_SS_STEP_SIZE__VI      = 0x4908;
static constexpr u32 mmBPHYC_UNIPHY2_UNIPHY_POWER_CONTROL__VI         = 0x4904;
static constexpr u32 mmBPHYC_UNIPHY2_UNIPHY_REG_TEST_OUTPUT__VI       = 0x490B;
static constexpr u32 mmBPHYC_UNIPHY2_UNIPHY_REG_TEST_OUTPUT2__VI      = 0x490D;
static constexpr u32 mmBPHYC_UNIPHY2_UNIPHY_TPG_CONTROL__VI           = 0x4914;
static constexpr u32 mmBPHYC_UNIPHY2_UNIPHY_TPG_SEED__VI              = 0x4915;
static constexpr u32 mmBPHYC_UNIPHY2_UNIPHY_TX_CONTROL1__VI           = 0x4900;
static constexpr u32 mmBPHYC_UNIPHY2_UNIPHY_TX_CONTROL2__VI           = 0x4901;
static constexpr u32 mmBPHYC_UNIPHY2_UNIPHY_TX_CONTROL3__VI           = 0x4902;
static constexpr u32 mmBPHYC_UNIPHY2_UNIPHY_TX_CONTROL4__VI           = 0x4903;
static constexpr u32 mmBPHYC_UNIPHY3_UNIPHY_ANG_BIST_CNTL__VI         = 0x492C;
static constexpr u32 mmBPHYC_UNIPHY3_UNIPHY_DATA_SYNCHRONIZATION__VI  = 0x492A;
static constexpr u32 mmBPHYC_UNIPHY3_UNIPHY_DEBUG__VI                 = 0x4936;
static constexpr u32 mmBPHYC_UNIPHY3_UNIPHY_PLL_CONTROL1__VI          = 0x4926;
static constexpr u32 mmBPHYC_UNIPHY3_UNIPHY_PLL_CONTROL2__VI          = 0x4927;
static constexpr u32 mmBPHYC_UNIPHY3_UNIPHY_PLL_FBDIV__VI             = 0x4925;
static constexpr u32 mmBPHYC_UNIPHY3_UNIPHY_PLL_SS_CNTL__VI           = 0x4929;
static constexpr u32 mmBPHYC_UNIPHY3_UNIPHY_PLL_SS_STEP_SIZE__VI      = 0x4928;
static constexpr u32 mmBPHYC_UNIPHY3_UNIPHY_POWER_CONTROL__VI         = 0x4924;
static constexpr u32 mmBPHYC_UNIPHY3_UNIPHY_REG_TEST_OUTPUT__VI       = 0x492B;
static constexpr u32 mmBPHYC_UNIPHY3_UNIPHY_REG_TEST_OUTPUT2__VI      = 0x492D;
static constexpr u32 mmBPHYC_UNIPHY3_UNIPHY_TPG_CONTROL__VI           = 0x4934;
static constexpr u32 mmBPHYC_UNIPHY3_UNIPHY_TPG_SEED__VI              = 0x4935;
static constexpr u32 mmBPHYC_UNIPHY3_UNIPHY_TX_CONTROL1__VI           = 0x4920;
static constexpr u32 mmBPHYC_UNIPHY3_UNIPHY_TX_CONTROL2__VI           = 0x4921;
static constexpr u32 mmBPHYC_UNIPHY3_UNIPHY_TX_CONTROL3__VI           = 0x4922;
static constexpr u32 mmBPHYC_UNIPHY3_UNIPHY_TX_CONTROL4__VI           = 0x4923;
static constexpr u32 mmBPHYC_UNIPHY4_UNIPHY_ANG_BIST_CNTL__VI         = 0x494C;
static constexpr u32 mmBPHYC_UNIPHY4_UNIPHY_DATA_SYNCHRONIZATION__VI  = 0x494A;
static constexpr u32 mmBPHYC_UNIPHY4_UNIPHY_DEBUG__VI                 = 0x4956;
static constexpr u32 mmBPHYC_UNIPHY4_UNIPHY_PLL_CONTROL1__VI          = 0x4946;
static constexpr u32 mmBPHYC_UNIPHY4_UNIPHY_PLL_CONTROL2__VI          = 0x4947;
static constexpr u32 mmBPHYC_UNIPHY4_UNIPHY_PLL_FBDIV__VI             = 0x4945;
static constexpr u32 mmBPHYC_UNIPHY4_UNIPHY_PLL_SS_CNTL__VI           = 0x4949;
static constexpr u32 mmBPHYC_UNIPHY4_UNIPHY_PLL_SS_STEP_SIZE__VI      = 0x4948;
static constexpr u32 mmBPHYC_UNIPHY4_UNIPHY_POWER_CONTROL__VI         = 0x4944;
static constexpr u32 mmBPHYC_UNIPHY4_UNIPHY_REG_TEST_OUTPUT__VI       = 0x494B;
static constexpr u32 mmBPHYC_UNIPHY4_UNIPHY_REG_TEST_OUTPUT2__VI      = 0x494D;
static constexpr u32 mmBPHYC_UNIPHY4_UNIPHY_TPG_CONTROL__VI           = 0x4954;
static constexpr u32 mmBPHYC_UNIPHY4_UNIPHY_TPG_SEED__VI              = 0x4955;
static constexpr u32 mmBPHYC_UNIPHY4_UNIPHY_TX_CONTROL1__VI           = 0x4940;
static constexpr u32 mmBPHYC_UNIPHY4_UNIPHY_TX_CONTROL2__VI           = 0x4941;
static constexpr u32 mmBPHYC_UNIPHY4_UNIPHY_TX_CONTROL3__VI           = 0x4942;
static constexpr u32 mmBPHYC_UNIPHY4_UNIPHY_TX_CONTROL4__VI           = 0x4943;
static constexpr u32 mmBPHYC_UNIPHY5_UNIPHY_ANG_BIST_CNTL__VI         = 0x496C;
static constexpr u32 mmBPHYC_UNIPHY5_UNIPHY_DATA_SYNCHRONIZATION__VI  = 0x496A;
static constexpr u32 mmBPHYC_UNIPHY5_UNIPHY_DEBUG__VI                 = 0x4976;
static constexpr u32 mmBPHYC_UNIPHY5_UNIPHY_PLL_CONTROL1__VI          = 0x4966;
static constexpr u32 mmBPHYC_UNIPHY5_UNIPHY_PLL_CONTROL2__VI          = 0x4967;
static constexpr u32 mmBPHYC_UNIPHY5_UNIPHY_PLL_FBDIV__VI             = 0x4965;
static constexpr u32 mmBPHYC_UNIPHY5_UNIPHY_PLL_SS_CNTL__VI           = 0x4969;
static constexpr u32 mmBPHYC_UNIPHY5_UNIPHY_PLL_SS_STEP_SIZE__VI      = 0x4968;
static constexpr u32 mmBPHYC_UNIPHY5_UNIPHY_POWER_CONTROL__VI         = 0x4964;
static constexpr u32 mmBPHYC_UNIPHY5_UNIPHY_REG_TEST_OUTPUT__VI       = 0x496B;
static constexpr u32 mmBPHYC_UNIPHY5_UNIPHY_REG_TEST_OUTPUT2__VI      = 0x496D;
static constexpr u32 mmBPHYC_UNIPHY5_UNIPHY_TPG_CONTROL__VI           = 0x4974;
static constexpr u32 mmBPHYC_UNIPHY5_UNIPHY_TPG_SEED__VI              = 0x4975;
static constexpr u32 mmBPHYC_UNIPHY5_UNIPHY_TX_CONTROL1__VI           = 0x4960;
static constexpr u32 mmBPHYC_UNIPHY5_UNIPHY_TX_CONTROL2__VI           = 0x4961;
static constexpr u32 mmBPHYC_UNIPHY5_UNIPHY_TX_CONTROL3__VI           = 0x4962;
static constexpr u32 mmBPHYC_UNIPHY5_UNIPHY_TX_CONTROL4__VI           = 0x4963;
static constexpr u32 mmBPHYC_UNIPHY6_UNIPHY_ANG_BIST_CNTL__VI         = 0x498C;
static constexpr u32 mmBPHYC_UNIPHY6_UNIPHY_DATA_SYNCHRONIZATION__VI  = 0x498A;
static constexpr u32 mmBPHYC_UNIPHY6_UNIPHY_DEBUG__VI                 = 0x4996;
static constexpr u32 mmBPHYC_UNIPHY6_UNIPHY_PLL_CONTROL1__VI          = 0x4986;
static constexpr u32 mmBPHYC_UNIPHY6_UNIPHY_PLL_CONTROL2__VI          = 0x4987;
static constexpr u32 mmBPHYC_UNIPHY6_UNIPHY_PLL_FBDIV__VI             = 0x4985;
static constexpr u32 mmBPHYC_UNIPHY6_UNIPHY_PLL_SS_CNTL__VI           = 0x4989;
static constexpr u32 mmBPHYC_UNIPHY6_UNIPHY_PLL_SS_STEP_SIZE__VI      = 0x4988;
static constexpr u32 mmBPHYC_UNIPHY6_UNIPHY_POWER_CONTROL__VI         = 0x4984;
static constexpr u32 mmBPHYC_UNIPHY6_UNIPHY_REG_TEST_OUTPUT__VI       = 0x498B;
static constexpr u32 mmBPHYC_UNIPHY6_UNIPHY_REG_TEST_OUTPUT2__VI      = 0x498D;
static constexpr u32 mmBPHYC_UNIPHY6_UNIPHY_TPG_CONTROL__VI           = 0x4994;
static constexpr u32 mmBPHYC_UNIPHY6_UNIPHY_TPG_SEED__VI              = 0x4995;
static constexpr u32 mmBPHYC_UNIPHY6_UNIPHY_TX_CONTROL1__VI           = 0x4980;
static constexpr u32 mmBPHYC_UNIPHY6_UNIPHY_TX_CONTROL2__VI           = 0x4981;
static constexpr u32 mmBPHYC_UNIPHY6_UNIPHY_TX_CONTROL3__VI           = 0x4982;
static constexpr u32 mmBPHYC_UNIPHY6_UNIPHY_TX_CONTROL4__VI           = 0x4983;
static constexpr u32 mmBX_RESET_CNTL__VI                              = 0x1518;
static constexpr u32 mmCB_COLOR0_DCC_BASE__VI                         = 0xA325;
static constexpr u32 mmCB_COLOR0_DCC_CONTROL__VI                      = 0xA31E;
static constexpr u32 mmCB_COLOR1_DCC_BASE__VI                         = 0xA334;
static constexpr u32 mmCB_COLOR1_DCC_CONTROL__VI                      = 0xA32D;
static constexpr u32 mmCB_COLOR2_DCC_BASE__VI                         = 0xA343;
static constexpr u32 mmCB_COLOR2_DCC_CONTROL__VI                      = 0xA33C;
static constexpr u32 mmCB_COLOR3_DCC_BASE__VI                         = 0xA352;
static constexpr u32 mmCB_COLOR3_DCC_CONTROL__VI                      = 0xA34B;
static constexpr u32 mmCB_COLOR4_DCC_BASE__VI                         = 0xA361;
static constexpr u32 mmCB_COLOR4_DCC_CONTROL__VI                      = 0xA35A;
static constexpr u32 mmCB_COLOR5_DCC_BASE__VI                         = 0xA370;
static constexpr u32 mmCB_COLOR5_DCC_CONTROL__VI                      = 0xA369;
static constexpr u32 mmCB_COLOR6_DCC_BASE__VI                         = 0xA37F;
static constexpr u32 mmCB_COLOR6_DCC_CONTROL__VI                      = 0xA378;
static constexpr u32 mmCB_COLOR7_DCC_BASE__VI                         = 0xA38E;
static constexpr u32 mmCB_COLOR7_DCC_CONTROL__VI                      = 0xA387;
static constexpr u32 mmCB_DCC_CONFIG__VI                              = 0x2687;
static constexpr u32 mmCB_DCC_CONTROL__VI                             = 0xA109;
static constexpr u32 mmCB_DEBUG_BUS_19__VI                            = 0x26AB;
static constexpr u32 mmCB_DEBUG_BUS_20__VI                            = 0x26AC;
static constexpr u32 mmCB_DEBUG_BUS_21__VI                            = 0x26AD;
static constexpr u32 mmCB_DEBUG_BUS_22__VI                            = 0x26AE;
static constexpr u32 mmCC_DC_PIPE_DIS__VI                             = 0x0312;
static constexpr u32 mmCC_GC_SHADER_RATE_CONFIG__VI                   = 0x2312;
static constexpr u32 mmCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY__VI    = 0x1835;
static constexpr u32 mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY__VI          = 0x1834;
static constexpr u32 mmCG_FPS_CNT__VI                                 = 0x01B6;
static constexpr u32 mmCLKREQB_PERF_COUNTER__VI                       = 0x1522;
static constexpr u32 mmCNV_CSC_C11_C12__VI                            = 0x5E20;
static constexpr u32 mmCNV_CSC_C13_C14__VI                            = 0x5E21;
static constexpr u32 mmCNV_CSC_C21_C22__VI                            = 0x5E22;
static constexpr u32 mmCNV_CSC_C23_C24__VI                            = 0x5E23;
static constexpr u32 mmCNV_CSC_C31_C32__VI                            = 0x5E24;
static constexpr u32 mmCNV_CSC_C33_C34__VI                            = 0x5E25;
static constexpr u32 mmCNV_CSC_CLAMP_B__VI                            = 0x5E2B;
static constexpr u32 mmCNV_CSC_CLAMP_G__VI                            = 0x5E2A;
static constexpr u32 mmCNV_CSC_CLAMP_R__VI                            = 0x5E29;
static constexpr u32 mmCNV_CSC_CONTROL__VI                            = 0x5E1F;
static constexpr u32 mmCNV_CSC_ROUND_OFFSET_B__VI                     = 0x5E28;
static constexpr u32 mmCNV_CSC_ROUND_OFFSET_G__VI                     = 0x5E27;
static constexpr u32 mmCNV_CSC_ROUND_OFFSET_R__VI                     = 0x5E26;
static constexpr u32 mmCNV_INPUT_SELECT__VI                           = 0x5E33;
static constexpr u32 mmCNV_MODE__VI                                   = 0x5E1A;
static constexpr u32 mmCNV_SOURCE_SIZE__VI                            = 0x5E1E;
static constexpr u32 mmCNV_TEST_CNTL__VI                              = 0x5E2C;
static constexpr u32 mmCNV_TEST_CRC_BLUE__VI                          = 0x5E2F;
static constexpr u32 mmCNV_TEST_CRC_GREEN__VI                         = 0x5E2E;
static constexpr u32 mmCNV_TEST_CRC_RED__VI                           = 0x5E2D;
static constexpr u32 mmCNV_TEST_DEBUG_DATA__VI                        = 0x5E35;
static constexpr u32 mmCNV_TEST_DEBUG_INDEX__VI                       = 0x5E34;
static constexpr u32 mmCNV_UPDATE__VI                                 = 0x5E1D;
static constexpr u32 mmCNV_WINDOW_SIZE__VI                            = 0x5E1C;
static constexpr u32 mmCNV_WINDOW_START__VI                           = 0x5E1B;
static constexpr u32 mmCOL_MAN_DEBUG_CONTROL__VI                      = 0x46E6;
static constexpr u32 mmCOL_MAN_FP_CONVERTED_FIELD__VI                 = 0x46C7;
static constexpr u32 mmCOL_MAN_INPUT_CSC_CONTROL__VI                  = 0x46A5;
static constexpr u32 mmCOL_MAN_OUTPUT_CSC_CONTROL__VI                 = 0x46B6;
static constexpr u32 mmCOL_MAN_TEST_DEBUG_DATA__VI                    = 0x46E5;
static constexpr u32 mmCOL_MAN_TEST_DEBUG_INDEX__VI                   = 0x46E4;
static constexpr u32 mmCOL_MAN_UPDATE__VI                             = 0x46A4;
static constexpr u32 mmCOMM_MATRIXA_TRANS_C11_C12__VI                 = 0x1A43;
static constexpr u32 mmCOMM_MATRIXA_TRANS_C13_C14__VI                 = 0x1A44;
static constexpr u32 mmCOMM_MATRIXA_TRANS_C21_C22__VI                 = 0x1A45;
static constexpr u32 mmCOMM_MATRIXA_TRANS_C23_C24__VI                 = 0x1A46;
static constexpr u32 mmCOMM_MATRIXA_TRANS_C31_C32__VI                 = 0x1A47;
static constexpr u32 mmCOMM_MATRIXA_TRANS_C33_C34__VI                 = 0x1A48;
static constexpr u32 mmCOMM_MATRIXB_TRANS_C11_C12__VI                 = 0x1A49;
static constexpr u32 mmCOMM_MATRIXB_TRANS_C13_C14__VI                 = 0x1A4A;
static constexpr u32 mmCOMM_MATRIXB_TRANS_C21_C22__VI                 = 0x1A4B;
static constexpr u32 mmCOMM_MATRIXB_TRANS_C23_C24__VI                 = 0x1A4C;
static constexpr u32 mmCOMM_MATRIXB_TRANS_C31_C32__VI                 = 0x1A4D;
static constexpr u32 mmCOMM_MATRIXB_TRANS_C33_C34__VI                 = 0x1A4E;
static constexpr u32 mmCOMPUTE_DISPATCH_ID__VI                        = 0x2E20;
static constexpr u32 mmCOMPUTE_NOWHERE__VI                            = 0x2E7F;
static constexpr u32 mmCOMPUTE_RELAUNCH__VI                           = 0x2E22;
static constexpr u32 mmCOMPUTE_THREADGROUP_ID__VI                     = 0x2E21;
static constexpr u32 mmCOMPUTE_WAVE_RESTORE_ADDR_HI__VI               = 0x2E24;
static constexpr u32 mmCOMPUTE_WAVE_RESTORE_ADDR_LO__VI               = 0x2E23;
static constexpr u32 mmCOMPUTE_WAVE_RESTORE_CONTROL__VI               = 0x2E25;
static constexpr u32 mmCONFIG_RESERVED__VI                            = 0x1502;
static constexpr u32 mmCPLL_MACRO_CNTL_RESERVED0__VI                  = 0x5FD0;
static constexpr u32 mmCPLL_MACRO_CNTL_RESERVED1__VI                  = 0x5FD1;
static constexpr u32 mmCPLL_MACRO_CNTL_RESERVED10__VI                 = 0x5FDA;
static constexpr u32 mmCPLL_MACRO_CNTL_RESERVED11__VI                 = 0x5FDB;
static constexpr u32 mmCPLL_MACRO_CNTL_RESERVED2__VI                  = 0x5FD2;
static constexpr u32 mmCPLL_MACRO_CNTL_RESERVED3__VI                  = 0x5FD3;
static constexpr u32 mmCPLL_MACRO_CNTL_RESERVED4__VI                  = 0x5FD4;
static constexpr u32 mmCPLL_MACRO_CNTL_RESERVED5__VI                  = 0x5FD5;
static constexpr u32 mmCPLL_MACRO_CNTL_RESERVED6__VI                  = 0x5FD6;
static constexpr u32 mmCPLL_MACRO_CNTL_RESERVED7__VI                  = 0x5FD7;
static constexpr u32 mmCPLL_MACRO_CNTL_RESERVED8__VI                  = 0x5FD8;
static constexpr u32 mmCPLL_MACRO_CNTL_RESERVED9__VI                  = 0x5FD9;
static constexpr u32 mmCPM_CONTROL__VI                                = 0x14B8;
static constexpr u32 mmCP_CE_COMPLETION_STATUS__VI                    = 0xC0ED;
static constexpr u32 mmCP_CE_METADATA_BASE_ADDR__VI                   = 0xC0F2;
static constexpr u32 mmCP_CE_METADATA_BASE_ADDR_HI__VI                = 0xC0F3;
static constexpr u32 mmCP_CE_RB_OFFSET__VI                            = 0xC09B;
static constexpr u32 mmCP_CE_UCODE_ADDR__SI__CI                       = 0x305A;
static constexpr u32 mmCP_CE_UCODE_ADDR__VI                           = 0xF818;
static constexpr u32 mmCP_CE_UCODE_DATA__SI__CI                       = 0x305B;
static constexpr u32 mmCP_CE_UCODE_DATA__VI                           = 0xF819;
static constexpr u32 mmCP_CONFIG__VI                                  = 0x0F96;
static constexpr u32 mmCP_CPC_IC_BASE_CNTL__VI                        = 0x30BB;
static constexpr u32 mmCP_CPC_IC_BASE_HI__VI                          = 0x30BA;
static constexpr u32 mmCP_CPC_IC_BASE_LO__VI                          = 0x30B9;
static constexpr u32 mmCP_CPC_IC_OP_CNTL__VI                          = 0x30BC;
static constexpr u32 mmCP_CPC_MGCG_SYNC_CNTL__VI                      = 0x3036;
static constexpr u32 mmCP_DFY_CMD__VI                                 = 0x3034;
static constexpr u32 mmCP_DISPATCH_INDR_ADDR__VI                      = 0xC0F6;
static constexpr u32 mmCP_DISPATCH_INDR_ADDR_HI__VI                   = 0xC0F7;
static constexpr u32 mmCP_DRAW_INDX_INDR_ADDR__VI                     = 0xC0F4;
static constexpr u32 mmCP_DRAW_INDX_INDR_ADDR_HI__VI                  = 0xC0F5;
static constexpr u32 mmCP_DRAW_OBJECT__VI                             = 0xD810;
static constexpr u32 mmCP_DRAW_OBJECT_COUNTER__VI                     = 0xD811;
static constexpr u32 mmCP_DRAW_WINDOW_CNTL__VI                        = 0xD815;
static constexpr u32 mmCP_DRAW_WINDOW_HI__VI                          = 0xD813;
static constexpr u32 mmCP_DRAW_WINDOW_LO__VI                          = 0xD814;
static constexpr u32 mmCP_DRAW_WINDOW_MASK_HI__VI                     = 0xD812;
static constexpr u32 mmCP_EOP_DONE_CNTX_ID__VI                        = 0xC0D7;
static constexpr u32 mmCP_GDS_BKUP_ADDR__VI                           = 0xC0FB;
static constexpr u32 mmCP_GDS_BKUP_ADDR_HI__VI                        = 0xC0FC;
static constexpr u32 mmCP_HPD_STATUS0__VI                             = 0x3241;
static constexpr u32 mmCP_HQD_CNTL_STACK_OFFSET__VI                   = 0x3273;
static constexpr u32 mmCP_HQD_CNTL_STACK_SIZE__VI                     = 0x3274;
static constexpr u32 mmCP_HQD_CTX_SAVE_BASE_ADDR_HI__VI               = 0x3271;
static constexpr u32 mmCP_HQD_CTX_SAVE_BASE_ADDR_LO__VI               = 0x3270;
static constexpr u32 mmCP_HQD_CTX_SAVE_CONTROL__VI                    = 0x3272;
static constexpr u32 mmCP_HQD_CTX_SAVE_SIZE__VI                       = 0x3276;
static constexpr u32 mmCP_HQD_EOP_BASE_ADDR__VI                       = 0x326A;
static constexpr u32 mmCP_HQD_EOP_BASE_ADDR_HI__VI                    = 0x326B;
static constexpr u32 mmCP_HQD_EOP_CONTROL__VI                         = 0x326C;
static constexpr u32 mmCP_HQD_EOP_DONES__VI                           = 0x327A;
static constexpr u32 mmCP_HQD_EOP_EVENTS__VI                          = 0x326F;
static constexpr u32 mmCP_HQD_EOP_RPTR__VI                            = 0x326D;
static constexpr u32 mmCP_HQD_EOP_WPTR__VI                            = 0x326E;
static constexpr u32 mmCP_HQD_EOP_WPTR_MEM__VI                        = 0x3279;
static constexpr u32 mmCP_HQD_ERROR__VI                               = 0x3278;
static constexpr u32 mmCP_HQD_GDS_RESOURCE_STATE__VI                  = 0x3277;
static constexpr u32 mmCP_HQD_HQ_CONTROL0__VI                         = 0x3266;
static constexpr u32 mmCP_HQD_HQ_CONTROL1__VI                         = 0x3269;
static constexpr u32 mmCP_HQD_HQ_STATUS0__VI                          = 0x3265;
static constexpr u32 mmCP_HQD_HQ_STATUS1__VI                          = 0x3268;
static constexpr u32 mmCP_HQD_OFFLOAD__VI                             = 0x325E;
static constexpr u32 mmCP_HQD_WG_STATE_OFFSET__VI                     = 0x3275;
static constexpr u32 mmCP_INDEX_BASE_ADDR__VI                         = 0xC0F8;
static constexpr u32 mmCP_INDEX_BASE_ADDR_HI__VI                      = 0xC0F9;
static constexpr u32 mmCP_INDEX_TYPE__VI                              = 0xC0FA;
static constexpr u32 mmCP_MEC1_F32_INT_DIS__VI                        = 0x30BD;
static constexpr u32 mmCP_MEC2_F32_INT_DIS__VI                        = 0x30BE;
static constexpr u32 mmCP_MEC_DOORBELL_RANGE_LOWER__VI                = 0x305C;
static constexpr u32 mmCP_MEC_DOORBELL_RANGE_UPPER__VI                = 0x305D;
static constexpr u32 mmCP_MEC_ME1_UCODE_ADDR__VI                      = 0xF81A;
static constexpr u32 mmCP_MEC_ME1_UCODE_DATA__VI                      = 0xF81B;
static constexpr u32 mmCP_MEC_ME2_UCODE_ADDR__VI                      = 0xF81C;
static constexpr u32 mmCP_MEC_ME2_UCODE_DATA__VI                      = 0xF81D;
static constexpr u32 mmCP_ME_RAM_DATA__SI__CI                         = 0x3058;
static constexpr u32 mmCP_ME_RAM_DATA__VI                             = 0xF817;
static constexpr u32 mmCP_ME_RAM_RADDR__SI__CI                        = 0x3056;
static constexpr u32 mmCP_ME_RAM_RADDR__VI                            = 0xF816;
static constexpr u32 mmCP_ME_RAM_WADDR__SI__CI                        = 0x3057;
static constexpr u32 mmCP_ME_RAM_WADDR__VI                            = 0xF816;
static constexpr u32 mmCP_PFP_COMPLETION_STATUS__VI                   = 0xC0EC;
static constexpr u32 mmCP_PFP_METADATA_BASE_ADDR__VI                  = 0xC0F0;
static constexpr u32 mmCP_PFP_METADATA_BASE_ADDR_HI__VI               = 0xC0F1;
static constexpr u32 mmCP_PFP_UCODE_ADDR__SI__CI                      = 0x3054;
static constexpr u32 mmCP_PFP_UCODE_ADDR__VI                          = 0xF814;
static constexpr u32 mmCP_PFP_UCODE_DATA__SI__CI                      = 0x3055;
static constexpr u32 mmCP_PFP_UCODE_DATA__VI                          = 0xF815;
static constexpr u32 mmCP_PIPE_STATS_CONTROL__VI                      = 0xC03D;
static constexpr u32 mmCP_PQ_STATUS__VI                               = 0x30B8;
static constexpr u32 mmCP_PRED_NOT_VISIBLE__VI                        = 0xC0EE;
static constexpr u32 mmCP_RB_DOORBELL_CONTROL__VI                     = 0x3059;
static constexpr u32 mmCP_RB_DOORBELL_RANGE_LOWER__VI                 = 0x305A;
static constexpr u32 mmCP_RB_DOORBELL_RANGE_UPPER__VI                 = 0x305B;
static constexpr u32 mmCP_SAMPLE_STATUS__VI                           = 0xC0FD;
static constexpr u32 mmCP_STREAM_OUT_CONTROL__VI                      = 0xC03E;
static constexpr u32 mmCP_VIRT_STATUS__VI                             = 0x3038;
static constexpr u32 mmCP_VMID_STATUS__VI                             = 0x30BF;
static constexpr u32 mmCRTC0_CRTC_3D_STRUCTURE_CONTROL__VI            = 0x1B78;
static constexpr u32 mmCRTC0_CRTC_AVSYNC_COUNTER__VI                  = 0x1B9B;
static constexpr u32 mmCRTC0_CRTC_BLACK_COLOR__VI                     = 0x1BCC;
static constexpr u32 mmCRTC0_CRTC_BLACK_COLOR_EXT__VI                 = 0x1BCD;
static constexpr u32 mmCRTC0_CRTC_BLANK_DATA_COLOR__VI                = 0x1BCA;
static constexpr u32 mmCRTC0_CRTC_BLANK_DATA_COLOR_EXT__VI            = 0x1BCB;
static constexpr u32 mmCRTC0_CRTC_CRC0_DATA_B__VI                     = 0x1BDA;
static constexpr u32 mmCRTC0_CRTC_CRC0_DATA_RG__VI                    = 0x1BD9;
static constexpr u32 mmCRTC0_CRTC_CRC0_WINDOWA_X_CONTROL__VI          = 0x1BD5;
static constexpr u32 mmCRTC0_CRTC_CRC0_WINDOWA_Y_CONTROL__VI          = 0x1BD6;
static constexpr u32 mmCRTC0_CRTC_CRC0_WINDOWB_X_CONTROL__VI          = 0x1BD7;
static constexpr u32 mmCRTC0_CRTC_CRC0_WINDOWB_Y_CONTROL__VI          = 0x1BD8;
static constexpr u32 mmCRTC0_CRTC_CRC1_DATA_B__VI                     = 0x1BE0;
static constexpr u32 mmCRTC0_CRTC_CRC1_DATA_RG__VI                    = 0x1BDF;
static constexpr u32 mmCRTC0_CRTC_CRC1_WINDOWA_X_CONTROL__VI          = 0x1BDB;
static constexpr u32 mmCRTC0_CRTC_CRC1_WINDOWA_Y_CONTROL__VI          = 0x1BDC;
static constexpr u32 mmCRTC0_CRTC_CRC1_WINDOWB_X_CONTROL__VI          = 0x1BDD;
static constexpr u32 mmCRTC0_CRTC_CRC1_WINDOWB_Y_CONTROL__VI          = 0x1BDE;
static constexpr u32 mmCRTC0_CRTC_CRC_CNTL__VI                        = 0x1BD4;
static constexpr u32 mmCRTC0_CRTC_DCFE_CLOCK_CONTROL__VI              = 0x1B7C;
static constexpr u32 mmCRTC0_CRTC_EXT_TIMING_SYNC_CONTROL__VI         = 0x1BE1;
static constexpr u32 mmCRTC0_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__VI  = 0x1BE5;
static constexpr u32 mmCRTC0_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__VI  = 0x1BE4;
static constexpr u32 mmCRTC0_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__VI  = 0x1BE6;
static constexpr u32 mmCRTC0_CRTC_EXT_TIMING_SYNC_WINDOW_END__VI      = 0x1BE3;
static constexpr u32 mmCRTC0_CRTC_EXT_TIMING_SYNC_WINDOW_START__VI    = 0x1BE2;
static constexpr u32 mmCRTC0_CRTC_FIELD_INDICATION_CONTROL__VI        = 0x1BA0;
static constexpr u32 mmCRTC0_CRTC_GSL_CONTROL__VI                     = 0x1B7B;
static constexpr u32 mmCRTC0_CRTC_GSL_VSYNC_GAP__VI                   = 0x1B79;
static constexpr u32 mmCRTC0_CRTC_GSL_WINDOW__VI                      = 0x1B7A;
static constexpr u32 mmCRTC0_CRTC_H_BLANK_EARLY_NUM__VI               = 0x1B7D;
static constexpr u32 mmCRTC0_CRTC_OVERSCAN_COLOR__VI                  = 0x1BC8;
static constexpr u32 mmCRTC0_CRTC_OVERSCAN_COLOR_EXT__VI              = 0x1BC9;
static constexpr u32 mmCRTC0_CRTC_PIXEL_DATA_READBACK0__VI            = 0x1BA1;
static constexpr u32 mmCRTC0_CRTC_PIXEL_DATA_READBACK1__VI            = 0x1BA2;
static constexpr u32 mmCRTC0_CRTC_STATIC_SCREEN_CONTROL__VI           = 0x1BE7;
static constexpr u32 mmCRTC0_CRTC_STEREO_FORCE_NEXT_EYE__VI           = 0x1B9A;
static constexpr u32 mmCRTC0_CRTC_VERTICAL_INTERRUPT0_CONTROL__VI     = 0x1BCF;
static constexpr u32 mmCRTC0_CRTC_VERTICAL_INTERRUPT0_POSITION__VI    = 0x1BCE;
static constexpr u32 mmCRTC0_CRTC_VERTICAL_INTERRUPT1_CONTROL__VI     = 0x1BD1;
static constexpr u32 mmCRTC0_CRTC_VERTICAL_INTERRUPT1_POSITION__VI    = 0x1BD0;
static constexpr u32 mmCRTC0_CRTC_VERTICAL_INTERRUPT2_CONTROL__VI     = 0x1BD3;
static constexpr u32 mmCRTC0_CRTC_VERTICAL_INTERRUPT2_POSITION__VI    = 0x1BD2;
static constexpr u32 mmCRTC0_DCFE_DBG_SEL__VI                         = 0x1B7E;
static constexpr u32 mmCRTC0_DCFE_MEM_PWR_CTRL__VI                    = 0x1B7F;
static constexpr u32 mmCRTC0_DCFE_MEM_PWR_CTRL2__VI                   = 0x1BB8;
static constexpr u32 mmCRTC0_DCFE_MEM_PWR_STATUS__VI                  = 0x1BB9;
static constexpr u32 mmCRTC0_PIXEL_RATE_CNTL__VI                      = 0x0140;
static constexpr u32 mmCRTC1_CRTC_3D_STRUCTURE_CONTROL__VI            = 0x1D78;
static constexpr u32 mmCRTC1_CRTC_ALLOW_STOP_OFF_V_CNT__VI            = 0x1DC3;
static constexpr u32 mmCRTC1_CRTC_AVSYNC_COUNTER__VI                  = 0x1D9B;
static constexpr u32 mmCRTC1_CRTC_BLACK_COLOR__VI                     = 0x1DCC;
static constexpr u32 mmCRTC1_CRTC_BLACK_COLOR_EXT__VI                 = 0x1DCD;
static constexpr u32 mmCRTC1_CRTC_BLANK_CONTROL__SI__CI               = 0x1E9D;
static constexpr u32 mmCRTC1_CRTC_BLANK_CONTROL__VI                   = 0x1D9D;
static constexpr u32 mmCRTC1_CRTC_BLANK_DATA_COLOR__VI                = 0x1DCA;
static constexpr u32 mmCRTC1_CRTC_BLANK_DATA_COLOR_EXT__VI            = 0x1DCB;
static constexpr u32 mmCRTC1_CRTC_CONTROL__VI                         = 0x1D9C;
static constexpr u32 mmCRTC1_CRTC_COUNT_CONTROL__VI                   = 0x1DA9;
static constexpr u32 mmCRTC1_CRTC_COUNT_RESET__VI                     = 0x1DAA;
static constexpr u32 mmCRTC1_CRTC_CRC0_DATA_B__VI                     = 0x1DDA;
static constexpr u32 mmCRTC1_CRTC_CRC0_DATA_RG__VI                    = 0x1DD9;
static constexpr u32 mmCRTC1_CRTC_CRC0_WINDOWA_X_CONTROL__VI          = 0x1DD5;
static constexpr u32 mmCRTC1_CRTC_CRC0_WINDOWA_Y_CONTROL__VI          = 0x1DD6;
static constexpr u32 mmCRTC1_CRTC_CRC0_WINDOWB_X_CONTROL__VI          = 0x1DD7;
static constexpr u32 mmCRTC1_CRTC_CRC0_WINDOWB_Y_CONTROL__VI          = 0x1DD8;
static constexpr u32 mmCRTC1_CRTC_CRC1_DATA_B__VI                     = 0x1DE0;
static constexpr u32 mmCRTC1_CRTC_CRC1_DATA_RG__VI                    = 0x1DDF;
static constexpr u32 mmCRTC1_CRTC_CRC1_WINDOWA_X_CONTROL__VI          = 0x1DDB;
static constexpr u32 mmCRTC1_CRTC_CRC1_WINDOWA_Y_CONTROL__VI          = 0x1DDC;
static constexpr u32 mmCRTC1_CRTC_CRC1_WINDOWB_X_CONTROL__VI          = 0x1DDD;
static constexpr u32 mmCRTC1_CRTC_CRC1_WINDOWB_Y_CONTROL__VI          = 0x1DDE;
static constexpr u32 mmCRTC1_CRTC_CRC_CNTL__VI                        = 0x1DD4;
static constexpr u32 mmCRTC1_CRTC_DCFE_CLOCK_CONTROL__VI              = 0x1D7C;
static constexpr u32 mmCRTC1_CRTC_DOUBLE_BUFFER_CONTROL__VI           = 0x1DB6;
static constexpr u32 mmCRTC1_CRTC_DTMTEST_CNTL__VI                    = 0x1D92;
static constexpr u32 mmCRTC1_CRTC_DTMTEST_STATUS_POSITION__VI         = 0x1D93;
static constexpr u32 mmCRTC1_CRTC_EXT_TIMING_SYNC_CONTROL__VI         = 0x1DE1;
static constexpr u32 mmCRTC1_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__VI  = 0x1DE5;
static constexpr u32 mmCRTC1_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__VI  = 0x1DE4;
static constexpr u32 mmCRTC1_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__VI  = 0x1DE6;
static constexpr u32 mmCRTC1_CRTC_EXT_TIMING_SYNC_WINDOW_END__VI      = 0x1DE3;
static constexpr u32 mmCRTC1_CRTC_EXT_TIMING_SYNC_WINDOW_START__VI    = 0x1DE2;
static constexpr u32 mmCRTC1_CRTC_FIELD_INDICATION_CONTROL__VI        = 0x1DA0;
static constexpr u32 mmCRTC1_CRTC_FLOW_CONTROL__VI                    = 0x1D99;
static constexpr u32 mmCRTC1_CRTC_FORCE_COUNT_NOW_CNTL__VI            = 0x1D98;
static constexpr u32 mmCRTC1_CRTC_GSL_CONTROL__VI                     = 0x1D7B;
static constexpr u32 mmCRTC1_CRTC_GSL_VSYNC_GAP__VI                   = 0x1D79;
static constexpr u32 mmCRTC1_CRTC_GSL_WINDOW__VI                      = 0x1D7A;
static constexpr u32 mmCRTC1_CRTC_H_BLANK_EARLY_NUM__VI               = 0x1D7D;
static constexpr u32 mmCRTC1_CRTC_H_BLANK_START_END__VI               = 0x1D81;
static constexpr u32 mmCRTC1_CRTC_H_SYNC_A__VI                        = 0x1D82;
static constexpr u32 mmCRTC1_CRTC_H_SYNC_A_CNTL__VI                   = 0x1D83;
static constexpr u32 mmCRTC1_CRTC_H_SYNC_B__VI                        = 0x1D84;
static constexpr u32 mmCRTC1_CRTC_H_SYNC_B_CNTL__VI                   = 0x1D85;
static constexpr u32 mmCRTC1_CRTC_H_TOTAL__VI                         = 0x1D80;
static constexpr u32 mmCRTC1_CRTC_INTERLACE_CONTROL__VI               = 0x1D9E;
static constexpr u32 mmCRTC1_CRTC_INTERLACE_STATUS__VI                = 0x1D9F;
static constexpr u32 mmCRTC1_CRTC_INTERRUPT_CONTROL__VI               = 0x1DB4;
static constexpr u32 mmCRTC1_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE__VI    = 0x1DAB;
static constexpr u32 mmCRTC1_CRTC_MASTER_EN__VI                       = 0x1DC2;
static constexpr u32 mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT__VI          = 0x1DBF;
static constexpr u32 mmCRTC1_CRTC_MVP_INBAND_CNTL_INSERT_TIMER__VI    = 0x1DC0;
static constexpr u32 mmCRTC1_CRTC_MVP_STATUS__VI                      = 0x1DC1;
static constexpr u32 mmCRTC1_CRTC_NOM_VERT_POSITION__VI               = 0x1DA5;
static constexpr u32 mmCRTC1_CRTC_OVERSCAN_COLOR__VI                  = 0x1DC8;
static constexpr u32 mmCRTC1_CRTC_OVERSCAN_COLOR_EXT__VI              = 0x1DC9;
static constexpr u32 mmCRTC1_CRTC_PIXEL_DATA_READBACK0__VI            = 0x1DA1;
static constexpr u32 mmCRTC1_CRTC_PIXEL_DATA_READBACK1__VI            = 0x1DA2;
static constexpr u32 mmCRTC1_CRTC_SNAPSHOT_CONTROL__VI                = 0x1DB0;
static constexpr u32 mmCRTC1_CRTC_SNAPSHOT_FRAME__VI                  = 0x1DB2;
static constexpr u32 mmCRTC1_CRTC_SNAPSHOT_POSITION__VI               = 0x1DB1;
static constexpr u32 mmCRTC1_CRTC_SNAPSHOT_STATUS__VI                 = 0x1DAF;
static constexpr u32 mmCRTC1_CRTC_START_LINE_CONTROL__VI              = 0x1DB3;
static constexpr u32 mmCRTC1_CRTC_STATIC_SCREEN_CONTROL__VI           = 0x1DE7;
static constexpr u32 mmCRTC1_CRTC_STATUS__SI__CI                      = 0x1EA3;
static constexpr u32 mmCRTC1_CRTC_STATUS__VI                          = 0x1DA3;
static constexpr u32 mmCRTC1_CRTC_STATUS_FRAME_COUNT__VI              = 0x1DA6;
static constexpr u32 mmCRTC1_CRTC_STATUS_HV_COUNT__VI                 = 0x1DA8;
static constexpr u32 mmCRTC1_CRTC_STATUS_POSITION__SI__CI             = 0x1EA4;
static constexpr u32 mmCRTC1_CRTC_STATUS_POSITION__VI                 = 0x1DA4;
static constexpr u32 mmCRTC1_CRTC_STATUS_VF_COUNT__VI                 = 0x1DA7;
static constexpr u32 mmCRTC1_CRTC_STEREO_CONTROL__VI                  = 0x1DAE;
static constexpr u32 mmCRTC1_CRTC_STEREO_FORCE_NEXT_EYE__VI           = 0x1D9A;
static constexpr u32 mmCRTC1_CRTC_STEREO_STATUS__VI                   = 0x1DAD;
static constexpr u32 mmCRTC1_CRTC_TEST_DEBUG_DATA__VI                 = 0x1DC7;
static constexpr u32 mmCRTC1_CRTC_TEST_DEBUG_INDEX__VI                = 0x1DC6;
static constexpr u32 mmCRTC1_CRTC_TEST_PATTERN_COLOR__VI              = 0x1DBC;
static constexpr u32 mmCRTC1_CRTC_TEST_PATTERN_CONTROL__VI            = 0x1DBA;
static constexpr u32 mmCRTC1_CRTC_TEST_PATTERN_PARAMETERS__VI         = 0x1DBB;
static constexpr u32 mmCRTC1_CRTC_TRIGA_CNTL__VI                      = 0x1D94;
static constexpr u32 mmCRTC1_CRTC_TRIGA_MANUAL_TRIG__VI               = 0x1D95;
static constexpr u32 mmCRTC1_CRTC_TRIGB_CNTL__VI                      = 0x1D96;
static constexpr u32 mmCRTC1_CRTC_TRIGB_MANUAL_TRIG__VI               = 0x1D97;
static constexpr u32 mmCRTC1_CRTC_UPDATE_LOCK__VI                     = 0x1DB5;
static constexpr u32 mmCRTC1_CRTC_VBI_END__VI                         = 0x1D86;
static constexpr u32 mmCRTC1_CRTC_VERTICAL_INTERRUPT0_CONTROL__VI     = 0x1DCF;
static constexpr u32 mmCRTC1_CRTC_VERTICAL_INTERRUPT0_POSITION__VI    = 0x1DCE;
static constexpr u32 mmCRTC1_CRTC_VERTICAL_INTERRUPT1_CONTROL__VI     = 0x1DD1;
static constexpr u32 mmCRTC1_CRTC_VERTICAL_INTERRUPT1_POSITION__VI    = 0x1DD0;
static constexpr u32 mmCRTC1_CRTC_VERTICAL_INTERRUPT2_CONTROL__VI     = 0x1DD3;
static constexpr u32 mmCRTC1_CRTC_VERTICAL_INTERRUPT2_POSITION__VI    = 0x1DD2;
static constexpr u32 mmCRTC1_CRTC_VERT_SYNC_CONTROL__VI               = 0x1DAC;
static constexpr u32 mmCRTC1_CRTC_VGA_PARAMETER_CAPTURE_MODE__VI      = 0x1DB7;
static constexpr u32 mmCRTC1_CRTC_VSYNC_NOM_INT_STATUS__VI            = 0x1D8C;
static constexpr u32 mmCRTC1_CRTC_V_BLANK_START_END__VI               = 0x1D8D;
static constexpr u32 mmCRTC1_CRTC_V_SYNC_A__VI                        = 0x1D8E;
static constexpr u32 mmCRTC1_CRTC_V_SYNC_A_CNTL__VI                   = 0x1D8F;
static constexpr u32 mmCRTC1_CRTC_V_SYNC_B__VI                        = 0x1D90;
static constexpr u32 mmCRTC1_CRTC_V_SYNC_B_CNTL__VI                   = 0x1D91;
static constexpr u32 mmCRTC1_CRTC_V_TOTAL__VI                         = 0x1D87;
static constexpr u32 mmCRTC1_CRTC_V_TOTAL_CONTROL__VI                 = 0x1D8A;
static constexpr u32 mmCRTC1_CRTC_V_TOTAL_INT_STATUS__VI              = 0x1D8B;
static constexpr u32 mmCRTC1_CRTC_V_TOTAL_MAX__VI                     = 0x1D89;
static constexpr u32 mmCRTC1_CRTC_V_TOTAL_MIN__VI                     = 0x1D88;
static constexpr u32 mmCRTC1_CRTC_V_UPDATE_INT_STATUS__VI             = 0x1DC4;
static constexpr u32 mmCRTC1_DCFE_DBG_SEL__VI                         = 0x1D7E;
static constexpr u32 mmCRTC1_DCFE_MEM_PWR_CTRL__VI                    = 0x1D7F;
static constexpr u32 mmCRTC1_DCFE_MEM_PWR_CTRL2__VI                   = 0x1DB8;
static constexpr u32 mmCRTC1_DCFE_MEM_PWR_STATUS__VI                  = 0x1DB9;
static constexpr u32 mmCRTC1_MASTER_UPDATE_LOCK__VI                   = 0x1DBD;
static constexpr u32 mmCRTC1_MASTER_UPDATE_MODE__SI__CI               = 0x1EBE;
static constexpr u32 mmCRTC1_MASTER_UPDATE_MODE__VI                   = 0x1DBE;
static constexpr u32 mmCRTC1_PIXEL_RATE_CNTL__VI                      = 0x0144;
static constexpr u32 mmCRTC2_CRTC_3D_STRUCTURE_CONTROL__VI            = 0x1F78;
static constexpr u32 mmCRTC2_CRTC_ALLOW_STOP_OFF_V_CNT__VI            = 0x1FC3;
static constexpr u32 mmCRTC2_CRTC_AVSYNC_COUNTER__VI                  = 0x1F9B;
static constexpr u32 mmCRTC2_CRTC_BLACK_COLOR__VI                     = 0x1FCC;
static constexpr u32 mmCRTC2_CRTC_BLACK_COLOR_EXT__VI                 = 0x1FCD;
static constexpr u32 mmCRTC2_CRTC_BLANK_CONTROL__SI__CI               = 0x419D;
static constexpr u32 mmCRTC2_CRTC_BLANK_CONTROL__VI                   = 0x1F9D;
static constexpr u32 mmCRTC2_CRTC_BLANK_DATA_COLOR__VI                = 0x1FCA;
static constexpr u32 mmCRTC2_CRTC_BLANK_DATA_COLOR_EXT__VI            = 0x1FCB;
static constexpr u32 mmCRTC2_CRTC_CONTROL__VI                         = 0x1F9C;
static constexpr u32 mmCRTC2_CRTC_COUNT_CONTROL__VI                   = 0x1FA9;
static constexpr u32 mmCRTC2_CRTC_COUNT_RESET__VI                     = 0x1FAA;
static constexpr u32 mmCRTC2_CRTC_CRC0_DATA_B__VI                     = 0x1FDA;
static constexpr u32 mmCRTC2_CRTC_CRC0_DATA_RG__VI                    = 0x1FD9;
static constexpr u32 mmCRTC2_CRTC_CRC0_WINDOWA_X_CONTROL__VI          = 0x1FD5;
static constexpr u32 mmCRTC2_CRTC_CRC0_WINDOWA_Y_CONTROL__VI          = 0x1FD6;
static constexpr u32 mmCRTC2_CRTC_CRC0_WINDOWB_X_CONTROL__VI          = 0x1FD7;
static constexpr u32 mmCRTC2_CRTC_CRC0_WINDOWB_Y_CONTROL__VI          = 0x1FD8;
static constexpr u32 mmCRTC2_CRTC_CRC1_DATA_B__VI                     = 0x1FE0;
static constexpr u32 mmCRTC2_CRTC_CRC1_DATA_RG__VI                    = 0x1FDF;
static constexpr u32 mmCRTC2_CRTC_CRC1_WINDOWA_X_CONTROL__VI          = 0x1FDB;
static constexpr u32 mmCRTC2_CRTC_CRC1_WINDOWA_Y_CONTROL__VI          = 0x1FDC;
static constexpr u32 mmCRTC2_CRTC_CRC1_WINDOWB_X_CONTROL__VI          = 0x1FDD;
static constexpr u32 mmCRTC2_CRTC_CRC1_WINDOWB_Y_CONTROL__VI          = 0x1FDE;
static constexpr u32 mmCRTC2_CRTC_CRC_CNTL__VI                        = 0x1FD4;
static constexpr u32 mmCRTC2_CRTC_DCFE_CLOCK_CONTROL__VI              = 0x1F7C;
static constexpr u32 mmCRTC2_CRTC_DOUBLE_BUFFER_CONTROL__VI           = 0x1FB6;
static constexpr u32 mmCRTC2_CRTC_DTMTEST_CNTL__VI                    = 0x1F92;
static constexpr u32 mmCRTC2_CRTC_DTMTEST_STATUS_POSITION__VI         = 0x1F93;
static constexpr u32 mmCRTC2_CRTC_EXT_TIMING_SYNC_CONTROL__VI         = 0x1FE1;
static constexpr u32 mmCRTC2_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__VI  = 0x1FE5;
static constexpr u32 mmCRTC2_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__VI  = 0x1FE4;
static constexpr u32 mmCRTC2_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__VI  = 0x1FE6;
static constexpr u32 mmCRTC2_CRTC_EXT_TIMING_SYNC_WINDOW_END__VI      = 0x1FE3;
static constexpr u32 mmCRTC2_CRTC_EXT_TIMING_SYNC_WINDOW_START__VI    = 0x1FE2;
static constexpr u32 mmCRTC2_CRTC_FIELD_INDICATION_CONTROL__VI        = 0x1FA0;
static constexpr u32 mmCRTC2_CRTC_FLOW_CONTROL__VI                    = 0x1F99;
static constexpr u32 mmCRTC2_CRTC_FORCE_COUNT_NOW_CNTL__VI            = 0x1F98;
static constexpr u32 mmCRTC2_CRTC_GSL_CONTROL__VI                     = 0x1F7B;
static constexpr u32 mmCRTC2_CRTC_GSL_VSYNC_GAP__VI                   = 0x1F79;
static constexpr u32 mmCRTC2_CRTC_GSL_WINDOW__VI                      = 0x1F7A;
static constexpr u32 mmCRTC2_CRTC_H_BLANK_EARLY_NUM__VI               = 0x1F7D;
static constexpr u32 mmCRTC2_CRTC_H_BLANK_START_END__VI               = 0x1F81;
static constexpr u32 mmCRTC2_CRTC_H_SYNC_A__VI                        = 0x1F82;
static constexpr u32 mmCRTC2_CRTC_H_SYNC_A_CNTL__VI                   = 0x1F83;
static constexpr u32 mmCRTC2_CRTC_H_SYNC_B__VI                        = 0x1F84;
static constexpr u32 mmCRTC2_CRTC_H_SYNC_B_CNTL__VI                   = 0x1F85;
static constexpr u32 mmCRTC2_CRTC_H_TOTAL__VI                         = 0x1F80;
static constexpr u32 mmCRTC2_CRTC_INTERLACE_CONTROL__VI               = 0x1F9E;
static constexpr u32 mmCRTC2_CRTC_INTERLACE_STATUS__VI                = 0x1F9F;
static constexpr u32 mmCRTC2_CRTC_INTERRUPT_CONTROL__VI               = 0x1FB4;
static constexpr u32 mmCRTC2_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE__VI    = 0x1FAB;
static constexpr u32 mmCRTC2_CRTC_MASTER_EN__VI                       = 0x1FC2;
static constexpr u32 mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT__VI          = 0x1FBF;
static constexpr u32 mmCRTC2_CRTC_MVP_INBAND_CNTL_INSERT_TIMER__VI    = 0x1FC0;
static constexpr u32 mmCRTC2_CRTC_MVP_STATUS__VI                      = 0x1FC1;
static constexpr u32 mmCRTC2_CRTC_NOM_VERT_POSITION__VI               = 0x1FA5;
static constexpr u32 mmCRTC2_CRTC_OVERSCAN_COLOR__VI                  = 0x1FC8;
static constexpr u32 mmCRTC2_CRTC_OVERSCAN_COLOR_EXT__VI              = 0x1FC9;
static constexpr u32 mmCRTC2_CRTC_PIXEL_DATA_READBACK0__VI            = 0x1FA1;
static constexpr u32 mmCRTC2_CRTC_PIXEL_DATA_READBACK1__VI            = 0x1FA2;
static constexpr u32 mmCRTC2_CRTC_SNAPSHOT_CONTROL__VI                = 0x1FB0;
static constexpr u32 mmCRTC2_CRTC_SNAPSHOT_FRAME__VI                  = 0x1FB2;
static constexpr u32 mmCRTC2_CRTC_SNAPSHOT_POSITION__VI               = 0x1FB1;
static constexpr u32 mmCRTC2_CRTC_SNAPSHOT_STATUS__VI                 = 0x1FAF;
static constexpr u32 mmCRTC2_CRTC_START_LINE_CONTROL__VI              = 0x1FB3;
static constexpr u32 mmCRTC2_CRTC_STATIC_SCREEN_CONTROL__VI           = 0x1FE7;
static constexpr u32 mmCRTC2_CRTC_STATUS__SI__CI                      = 0x41A3;
static constexpr u32 mmCRTC2_CRTC_STATUS__VI                          = 0x1FA3;
static constexpr u32 mmCRTC2_CRTC_STATUS_FRAME_COUNT__VI              = 0x1FA6;
static constexpr u32 mmCRTC2_CRTC_STATUS_HV_COUNT__VI                 = 0x1FA8;
static constexpr u32 mmCRTC2_CRTC_STATUS_POSITION__SI__CI             = 0x41A4;
static constexpr u32 mmCRTC2_CRTC_STATUS_POSITION__VI                 = 0x1FA4;
static constexpr u32 mmCRTC2_CRTC_STATUS_VF_COUNT__VI                 = 0x1FA7;
static constexpr u32 mmCRTC2_CRTC_STEREO_CONTROL__VI                  = 0x1FAE;
static constexpr u32 mmCRTC2_CRTC_STEREO_FORCE_NEXT_EYE__VI           = 0x1F9A;
static constexpr u32 mmCRTC2_CRTC_STEREO_STATUS__VI                   = 0x1FAD;
static constexpr u32 mmCRTC2_CRTC_TEST_DEBUG_DATA__VI                 = 0x1FC7;
static constexpr u32 mmCRTC2_CRTC_TEST_DEBUG_INDEX__VI                = 0x1FC6;
static constexpr u32 mmCRTC2_CRTC_TEST_PATTERN_COLOR__VI              = 0x1FBC;
static constexpr u32 mmCRTC2_CRTC_TEST_PATTERN_CONTROL__VI            = 0x1FBA;
static constexpr u32 mmCRTC2_CRTC_TEST_PATTERN_PARAMETERS__VI         = 0x1FBB;
static constexpr u32 mmCRTC2_CRTC_TRIGA_CNTL__VI                      = 0x1F94;
static constexpr u32 mmCRTC2_CRTC_TRIGA_MANUAL_TRIG__VI               = 0x1F95;
static constexpr u32 mmCRTC2_CRTC_TRIGB_CNTL__VI                      = 0x1F96;
static constexpr u32 mmCRTC2_CRTC_TRIGB_MANUAL_TRIG__VI               = 0x1F97;
static constexpr u32 mmCRTC2_CRTC_UPDATE_LOCK__VI                     = 0x1FB5;
static constexpr u32 mmCRTC2_CRTC_VBI_END__VI                         = 0x1F86;
static constexpr u32 mmCRTC2_CRTC_VERTICAL_INTERRUPT0_CONTROL__VI     = 0x1FCF;
static constexpr u32 mmCRTC2_CRTC_VERTICAL_INTERRUPT0_POSITION__VI    = 0x1FCE;
static constexpr u32 mmCRTC2_CRTC_VERTICAL_INTERRUPT1_CONTROL__VI     = 0x1FD1;
static constexpr u32 mmCRTC2_CRTC_VERTICAL_INTERRUPT1_POSITION__VI    = 0x1FD0;
static constexpr u32 mmCRTC2_CRTC_VERTICAL_INTERRUPT2_CONTROL__VI     = 0x1FD3;
static constexpr u32 mmCRTC2_CRTC_VERTICAL_INTERRUPT2_POSITION__VI    = 0x1FD2;
static constexpr u32 mmCRTC2_CRTC_VERT_SYNC_CONTROL__VI               = 0x1FAC;
static constexpr u32 mmCRTC2_CRTC_VGA_PARAMETER_CAPTURE_MODE__VI      = 0x1FB7;
static constexpr u32 mmCRTC2_CRTC_VSYNC_NOM_INT_STATUS__VI            = 0x1F8C;
static constexpr u32 mmCRTC2_CRTC_V_BLANK_START_END__VI               = 0x1F8D;
static constexpr u32 mmCRTC2_CRTC_V_SYNC_A__VI                        = 0x1F8E;
static constexpr u32 mmCRTC2_CRTC_V_SYNC_A_CNTL__VI                   = 0x1F8F;
static constexpr u32 mmCRTC2_CRTC_V_SYNC_B__VI                        = 0x1F90;
static constexpr u32 mmCRTC2_CRTC_V_SYNC_B_CNTL__VI                   = 0x1F91;
static constexpr u32 mmCRTC2_CRTC_V_TOTAL__VI                         = 0x1F87;
static constexpr u32 mmCRTC2_CRTC_V_TOTAL_CONTROL__VI                 = 0x1F8A;
static constexpr u32 mmCRTC2_CRTC_V_TOTAL_INT_STATUS__VI              = 0x1F8B;
static constexpr u32 mmCRTC2_CRTC_V_TOTAL_MAX__VI                     = 0x1F89;
static constexpr u32 mmCRTC2_CRTC_V_TOTAL_MIN__VI                     = 0x1F88;
static constexpr u32 mmCRTC2_CRTC_V_UPDATE_INT_STATUS__VI             = 0x1FC4;
static constexpr u32 mmCRTC2_DCFE_DBG_SEL__VI                         = 0x1F7E;
static constexpr u32 mmCRTC2_DCFE_MEM_PWR_CTRL__VI                    = 0x1F7F;
static constexpr u32 mmCRTC2_DCFE_MEM_PWR_CTRL2__VI                   = 0x1FB8;
static constexpr u32 mmCRTC2_DCFE_MEM_PWR_STATUS__VI                  = 0x1FB9;
static constexpr u32 mmCRTC2_MASTER_UPDATE_LOCK__VI                   = 0x1FBD;
static constexpr u32 mmCRTC2_MASTER_UPDATE_MODE__SI__CI               = 0x41BE;
static constexpr u32 mmCRTC2_MASTER_UPDATE_MODE__VI                   = 0x1FBE;
static constexpr u32 mmCRTC2_PIXEL_RATE_CNTL__VI                      = 0x0148;
static constexpr u32 mmCRTC3_CRTC_3D_STRUCTURE_CONTROL__VI            = 0x4178;
static constexpr u32 mmCRTC3_CRTC_ALLOW_STOP_OFF_V_CNT__VI            = 0x41C3;
static constexpr u32 mmCRTC3_CRTC_AVSYNC_COUNTER__VI                  = 0x419B;
static constexpr u32 mmCRTC3_CRTC_BLACK_COLOR__VI                     = 0x41CC;
static constexpr u32 mmCRTC3_CRTC_BLACK_COLOR_EXT__VI                 = 0x41CD;
static constexpr u32 mmCRTC3_CRTC_BLANK_CONTROL__SI__CI               = 0x449D;
static constexpr u32 mmCRTC3_CRTC_BLANK_CONTROL__VI                   = 0x419D;
static constexpr u32 mmCRTC3_CRTC_BLANK_DATA_COLOR__VI                = 0x41CA;
static constexpr u32 mmCRTC3_CRTC_BLANK_DATA_COLOR_EXT__VI            = 0x41CB;
static constexpr u32 mmCRTC3_CRTC_CONTROL__VI                         = 0x419C;
static constexpr u32 mmCRTC3_CRTC_COUNT_CONTROL__VI                   = 0x41A9;
static constexpr u32 mmCRTC3_CRTC_COUNT_RESET__VI                     = 0x41AA;
static constexpr u32 mmCRTC3_CRTC_CRC0_DATA_B__VI                     = 0x41DA;
static constexpr u32 mmCRTC3_CRTC_CRC0_DATA_RG__VI                    = 0x41D9;
static constexpr u32 mmCRTC3_CRTC_CRC0_WINDOWA_X_CONTROL__VI          = 0x41D5;
static constexpr u32 mmCRTC3_CRTC_CRC0_WINDOWA_Y_CONTROL__VI          = 0x41D6;
static constexpr u32 mmCRTC3_CRTC_CRC0_WINDOWB_X_CONTROL__VI          = 0x41D7;
static constexpr u32 mmCRTC3_CRTC_CRC0_WINDOWB_Y_CONTROL__VI          = 0x41D8;
static constexpr u32 mmCRTC3_CRTC_CRC1_DATA_B__VI                     = 0x41E0;
static constexpr u32 mmCRTC3_CRTC_CRC1_DATA_RG__VI                    = 0x41DF;
static constexpr u32 mmCRTC3_CRTC_CRC1_WINDOWA_X_CONTROL__VI          = 0x41DB;
static constexpr u32 mmCRTC3_CRTC_CRC1_WINDOWA_Y_CONTROL__VI          = 0x41DC;
static constexpr u32 mmCRTC3_CRTC_CRC1_WINDOWB_X_CONTROL__VI          = 0x41DD;
static constexpr u32 mmCRTC3_CRTC_CRC1_WINDOWB_Y_CONTROL__VI          = 0x41DE;
static constexpr u32 mmCRTC3_CRTC_CRC_CNTL__VI                        = 0x41D4;
static constexpr u32 mmCRTC3_CRTC_DCFE_CLOCK_CONTROL__VI              = 0x417C;
static constexpr u32 mmCRTC3_CRTC_DOUBLE_BUFFER_CONTROL__VI           = 0x41B6;
static constexpr u32 mmCRTC3_CRTC_DTMTEST_CNTL__VI                    = 0x4192;
static constexpr u32 mmCRTC3_CRTC_DTMTEST_STATUS_POSITION__VI         = 0x4193;
static constexpr u32 mmCRTC3_CRTC_EXT_TIMING_SYNC_CONTROL__VI         = 0x41E1;
static constexpr u32 mmCRTC3_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__VI  = 0x41E5;
static constexpr u32 mmCRTC3_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__VI  = 0x41E4;
static constexpr u32 mmCRTC3_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__VI  = 0x41E6;
static constexpr u32 mmCRTC3_CRTC_EXT_TIMING_SYNC_WINDOW_END__VI      = 0x41E3;
static constexpr u32 mmCRTC3_CRTC_EXT_TIMING_SYNC_WINDOW_START__VI    = 0x41E2;
static constexpr u32 mmCRTC3_CRTC_FIELD_INDICATION_CONTROL__VI        = 0x41A0;
static constexpr u32 mmCRTC3_CRTC_FLOW_CONTROL__VI                    = 0x4199;
static constexpr u32 mmCRTC3_CRTC_FORCE_COUNT_NOW_CNTL__VI            = 0x4198;
static constexpr u32 mmCRTC3_CRTC_GSL_CONTROL__VI                     = 0x417B;
static constexpr u32 mmCRTC3_CRTC_GSL_VSYNC_GAP__VI                   = 0x4179;
static constexpr u32 mmCRTC3_CRTC_GSL_WINDOW__VI                      = 0x417A;
static constexpr u32 mmCRTC3_CRTC_H_BLANK_EARLY_NUM__VI               = 0x417D;
static constexpr u32 mmCRTC3_CRTC_H_BLANK_START_END__VI               = 0x4181;
static constexpr u32 mmCRTC3_CRTC_H_SYNC_A__VI                        = 0x4182;
static constexpr u32 mmCRTC3_CRTC_H_SYNC_A_CNTL__VI                   = 0x4183;
static constexpr u32 mmCRTC3_CRTC_H_SYNC_B__VI                        = 0x4184;
static constexpr u32 mmCRTC3_CRTC_H_SYNC_B_CNTL__VI                   = 0x4185;
static constexpr u32 mmCRTC3_CRTC_H_TOTAL__VI                         = 0x4180;
static constexpr u32 mmCRTC3_CRTC_INTERLACE_CONTROL__VI               = 0x419E;
static constexpr u32 mmCRTC3_CRTC_INTERLACE_STATUS__VI                = 0x419F;
static constexpr u32 mmCRTC3_CRTC_INTERRUPT_CONTROL__VI               = 0x41B4;
static constexpr u32 mmCRTC3_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE__VI    = 0x41AB;
static constexpr u32 mmCRTC3_CRTC_MASTER_EN__VI                       = 0x41C2;
static constexpr u32 mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT__VI          = 0x41BF;
static constexpr u32 mmCRTC3_CRTC_MVP_INBAND_CNTL_INSERT_TIMER__VI    = 0x41C0;
static constexpr u32 mmCRTC3_CRTC_MVP_STATUS__VI                      = 0x41C1;
static constexpr u32 mmCRTC3_CRTC_NOM_VERT_POSITION__VI               = 0x41A5;
static constexpr u32 mmCRTC3_CRTC_OVERSCAN_COLOR__VI                  = 0x41C8;
static constexpr u32 mmCRTC3_CRTC_OVERSCAN_COLOR_EXT__VI              = 0x41C9;
static constexpr u32 mmCRTC3_CRTC_PIXEL_DATA_READBACK0__VI            = 0x41A1;
static constexpr u32 mmCRTC3_CRTC_PIXEL_DATA_READBACK1__VI            = 0x41A2;
static constexpr u32 mmCRTC3_CRTC_SNAPSHOT_CONTROL__VI                = 0x41B0;
static constexpr u32 mmCRTC3_CRTC_SNAPSHOT_FRAME__VI                  = 0x41B2;
static constexpr u32 mmCRTC3_CRTC_SNAPSHOT_POSITION__VI               = 0x41B1;
static constexpr u32 mmCRTC3_CRTC_SNAPSHOT_STATUS__VI                 = 0x41AF;
static constexpr u32 mmCRTC3_CRTC_START_LINE_CONTROL__VI              = 0x41B3;
static constexpr u32 mmCRTC3_CRTC_STATIC_SCREEN_CONTROL__VI           = 0x41E7;
static constexpr u32 mmCRTC3_CRTC_STATUS__SI__CI                      = 0x44A3;
static constexpr u32 mmCRTC3_CRTC_STATUS__VI                          = 0x41A3;
static constexpr u32 mmCRTC3_CRTC_STATUS_FRAME_COUNT__VI              = 0x41A6;
static constexpr u32 mmCRTC3_CRTC_STATUS_HV_COUNT__VI                 = 0x41A8;
static constexpr u32 mmCRTC3_CRTC_STATUS_POSITION__SI__CI             = 0x44A4;
static constexpr u32 mmCRTC3_CRTC_STATUS_POSITION__VI                 = 0x41A4;
static constexpr u32 mmCRTC3_CRTC_STATUS_VF_COUNT__VI                 = 0x41A7;
static constexpr u32 mmCRTC3_CRTC_STEREO_CONTROL__VI                  = 0x41AE;
static constexpr u32 mmCRTC3_CRTC_STEREO_FORCE_NEXT_EYE__VI           = 0x419A;
static constexpr u32 mmCRTC3_CRTC_STEREO_STATUS__VI                   = 0x41AD;
static constexpr u32 mmCRTC3_CRTC_TEST_DEBUG_DATA__VI                 = 0x41C7;
static constexpr u32 mmCRTC3_CRTC_TEST_DEBUG_INDEX__VI                = 0x41C6;
static constexpr u32 mmCRTC3_CRTC_TEST_PATTERN_COLOR__VI              = 0x41BC;
static constexpr u32 mmCRTC3_CRTC_TEST_PATTERN_CONTROL__VI            = 0x41BA;
static constexpr u32 mmCRTC3_CRTC_TEST_PATTERN_PARAMETERS__VI         = 0x41BB;
static constexpr u32 mmCRTC3_CRTC_TRIGA_CNTL__VI                      = 0x4194;
static constexpr u32 mmCRTC3_CRTC_TRIGA_MANUAL_TRIG__VI               = 0x4195;
static constexpr u32 mmCRTC3_CRTC_TRIGB_CNTL__VI                      = 0x4196;
static constexpr u32 mmCRTC3_CRTC_TRIGB_MANUAL_TRIG__VI               = 0x4197;
static constexpr u32 mmCRTC3_CRTC_UPDATE_LOCK__VI                     = 0x41B5;
static constexpr u32 mmCRTC3_CRTC_VBI_END__VI                         = 0x4186;
static constexpr u32 mmCRTC3_CRTC_VERTICAL_INTERRUPT0_CONTROL__VI     = 0x41CF;
static constexpr u32 mmCRTC3_CRTC_VERTICAL_INTERRUPT0_POSITION__VI    = 0x41CE;
static constexpr u32 mmCRTC3_CRTC_VERTICAL_INTERRUPT1_CONTROL__VI     = 0x41D1;
static constexpr u32 mmCRTC3_CRTC_VERTICAL_INTERRUPT1_POSITION__VI    = 0x41D0;
static constexpr u32 mmCRTC3_CRTC_VERTICAL_INTERRUPT2_CONTROL__VI     = 0x41D3;
static constexpr u32 mmCRTC3_CRTC_VERTICAL_INTERRUPT2_POSITION__VI    = 0x41D2;
static constexpr u32 mmCRTC3_CRTC_VERT_SYNC_CONTROL__VI               = 0x41AC;
static constexpr u32 mmCRTC3_CRTC_VGA_PARAMETER_CAPTURE_MODE__VI      = 0x41B7;
static constexpr u32 mmCRTC3_CRTC_VSYNC_NOM_INT_STATUS__VI            = 0x418C;
static constexpr u32 mmCRTC3_CRTC_V_BLANK_START_END__VI               = 0x418D;
static constexpr u32 mmCRTC3_CRTC_V_SYNC_A__VI                        = 0x418E;
static constexpr u32 mmCRTC3_CRTC_V_SYNC_A_CNTL__VI                   = 0x418F;
static constexpr u32 mmCRTC3_CRTC_V_SYNC_B__VI                        = 0x4190;
static constexpr u32 mmCRTC3_CRTC_V_SYNC_B_CNTL__VI                   = 0x4191;
static constexpr u32 mmCRTC3_CRTC_V_TOTAL__VI                         = 0x4187;
static constexpr u32 mmCRTC3_CRTC_V_TOTAL_CONTROL__VI                 = 0x418A;
static constexpr u32 mmCRTC3_CRTC_V_TOTAL_INT_STATUS__VI              = 0x418B;
static constexpr u32 mmCRTC3_CRTC_V_TOTAL_MAX__VI                     = 0x4189;
static constexpr u32 mmCRTC3_CRTC_V_TOTAL_MIN__VI                     = 0x4188;
static constexpr u32 mmCRTC3_CRTC_V_UPDATE_INT_STATUS__VI             = 0x41C4;
static constexpr u32 mmCRTC3_DCFE_DBG_SEL__VI                         = 0x417E;
static constexpr u32 mmCRTC3_DCFE_MEM_PWR_CTRL__VI                    = 0x417F;
static constexpr u32 mmCRTC3_DCFE_MEM_PWR_CTRL2__VI                   = 0x41B8;
static constexpr u32 mmCRTC3_DCFE_MEM_PWR_STATUS__VI                  = 0x41B9;
static constexpr u32 mmCRTC3_MASTER_UPDATE_LOCK__VI                   = 0x41BD;
static constexpr u32 mmCRTC3_MASTER_UPDATE_MODE__SI__CI               = 0x44BE;
static constexpr u32 mmCRTC3_MASTER_UPDATE_MODE__VI                   = 0x41BE;
static constexpr u32 mmCRTC3_PIXEL_RATE_CNTL__VI                      = 0x014C;
static constexpr u32 mmCRTC4_CRTC_3D_STRUCTURE_CONTROL__VI            = 0x4378;
static constexpr u32 mmCRTC4_CRTC_ALLOW_STOP_OFF_V_CNT__VI            = 0x43C3;
static constexpr u32 mmCRTC4_CRTC_AVSYNC_COUNTER__VI                  = 0x439B;
static constexpr u32 mmCRTC4_CRTC_BLACK_COLOR__VI                     = 0x43CC;
static constexpr u32 mmCRTC4_CRTC_BLACK_COLOR_EXT__VI                 = 0x43CD;
static constexpr u32 mmCRTC4_CRTC_BLANK_CONTROL__SI__CI               = 0x479D;
static constexpr u32 mmCRTC4_CRTC_BLANK_CONTROL__VI                   = 0x439D;
static constexpr u32 mmCRTC4_CRTC_BLANK_DATA_COLOR__VI                = 0x43CA;
static constexpr u32 mmCRTC4_CRTC_BLANK_DATA_COLOR_EXT__VI            = 0x43CB;
static constexpr u32 mmCRTC4_CRTC_CONTROL__VI                         = 0x439C;
static constexpr u32 mmCRTC4_CRTC_COUNT_CONTROL__VI                   = 0x43A9;
static constexpr u32 mmCRTC4_CRTC_COUNT_RESET__VI                     = 0x43AA;
static constexpr u32 mmCRTC4_CRTC_CRC0_DATA_B__VI                     = 0x43DA;
static constexpr u32 mmCRTC4_CRTC_CRC0_DATA_RG__VI                    = 0x43D9;
static constexpr u32 mmCRTC4_CRTC_CRC0_WINDOWA_X_CONTROL__VI          = 0x43D5;
static constexpr u32 mmCRTC4_CRTC_CRC0_WINDOWA_Y_CONTROL__VI          = 0x43D6;
static constexpr u32 mmCRTC4_CRTC_CRC0_WINDOWB_X_CONTROL__VI          = 0x43D7;
static constexpr u32 mmCRTC4_CRTC_CRC0_WINDOWB_Y_CONTROL__VI          = 0x43D8;
static constexpr u32 mmCRTC4_CRTC_CRC1_DATA_B__VI                     = 0x43E0;
static constexpr u32 mmCRTC4_CRTC_CRC1_DATA_RG__VI                    = 0x43DF;
static constexpr u32 mmCRTC4_CRTC_CRC1_WINDOWA_X_CONTROL__VI          = 0x43DB;
static constexpr u32 mmCRTC4_CRTC_CRC1_WINDOWA_Y_CONTROL__VI          = 0x43DC;
static constexpr u32 mmCRTC4_CRTC_CRC1_WINDOWB_X_CONTROL__VI          = 0x43DD;
static constexpr u32 mmCRTC4_CRTC_CRC1_WINDOWB_Y_CONTROL__VI          = 0x43DE;
static constexpr u32 mmCRTC4_CRTC_CRC_CNTL__VI                        = 0x43D4;
static constexpr u32 mmCRTC4_CRTC_DCFE_CLOCK_CONTROL__VI              = 0x437C;
static constexpr u32 mmCRTC4_CRTC_DOUBLE_BUFFER_CONTROL__VI           = 0x43B6;
static constexpr u32 mmCRTC4_CRTC_DTMTEST_CNTL__VI                    = 0x4392;
static constexpr u32 mmCRTC4_CRTC_DTMTEST_STATUS_POSITION__VI         = 0x4393;
static constexpr u32 mmCRTC4_CRTC_EXT_TIMING_SYNC_CONTROL__VI         = 0x43E1;
static constexpr u32 mmCRTC4_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__VI  = 0x43E5;
static constexpr u32 mmCRTC4_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__VI  = 0x43E4;
static constexpr u32 mmCRTC4_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__VI  = 0x43E6;
static constexpr u32 mmCRTC4_CRTC_EXT_TIMING_SYNC_WINDOW_END__VI      = 0x43E3;
static constexpr u32 mmCRTC4_CRTC_EXT_TIMING_SYNC_WINDOW_START__VI    = 0x43E2;
static constexpr u32 mmCRTC4_CRTC_FIELD_INDICATION_CONTROL__VI        = 0x43A0;
static constexpr u32 mmCRTC4_CRTC_FLOW_CONTROL__VI                    = 0x4399;
static constexpr u32 mmCRTC4_CRTC_FORCE_COUNT_NOW_CNTL__VI            = 0x4398;
static constexpr u32 mmCRTC4_CRTC_GSL_CONTROL__VI                     = 0x437B;
static constexpr u32 mmCRTC4_CRTC_GSL_VSYNC_GAP__VI                   = 0x4379;
static constexpr u32 mmCRTC4_CRTC_GSL_WINDOW__VI                      = 0x437A;
static constexpr u32 mmCRTC4_CRTC_H_BLANK_EARLY_NUM__VI               = 0x437D;
static constexpr u32 mmCRTC4_CRTC_H_BLANK_START_END__VI               = 0x4381;
static constexpr u32 mmCRTC4_CRTC_H_SYNC_A__VI                        = 0x4382;
static constexpr u32 mmCRTC4_CRTC_H_SYNC_A_CNTL__VI                   = 0x4383;
static constexpr u32 mmCRTC4_CRTC_H_SYNC_B__VI                        = 0x4384;
static constexpr u32 mmCRTC4_CRTC_H_SYNC_B_CNTL__VI                   = 0x4385;
static constexpr u32 mmCRTC4_CRTC_H_TOTAL__VI                         = 0x4380;
static constexpr u32 mmCRTC4_CRTC_INTERLACE_CONTROL__VI               = 0x439E;
static constexpr u32 mmCRTC4_CRTC_INTERLACE_STATUS__VI                = 0x439F;
static constexpr u32 mmCRTC4_CRTC_INTERRUPT_CONTROL__VI               = 0x43B4;
static constexpr u32 mmCRTC4_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE__VI    = 0x43AB;
static constexpr u32 mmCRTC4_CRTC_MASTER_EN__VI                       = 0x43C2;
static constexpr u32 mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT__VI          = 0x43BF;
static constexpr u32 mmCRTC4_CRTC_MVP_INBAND_CNTL_INSERT_TIMER__VI    = 0x43C0;
static constexpr u32 mmCRTC4_CRTC_MVP_STATUS__VI                      = 0x43C1;
static constexpr u32 mmCRTC4_CRTC_NOM_VERT_POSITION__VI               = 0x43A5;
static constexpr u32 mmCRTC4_CRTC_OVERSCAN_COLOR__VI                  = 0x43C8;
static constexpr u32 mmCRTC4_CRTC_OVERSCAN_COLOR_EXT__VI              = 0x43C9;
static constexpr u32 mmCRTC4_CRTC_PIXEL_DATA_READBACK0__VI            = 0x43A1;
static constexpr u32 mmCRTC4_CRTC_PIXEL_DATA_READBACK1__VI            = 0x43A2;
static constexpr u32 mmCRTC4_CRTC_SNAPSHOT_CONTROL__VI                = 0x43B0;
static constexpr u32 mmCRTC4_CRTC_SNAPSHOT_FRAME__VI                  = 0x43B2;
static constexpr u32 mmCRTC4_CRTC_SNAPSHOT_POSITION__VI               = 0x43B1;
static constexpr u32 mmCRTC4_CRTC_SNAPSHOT_STATUS__VI                 = 0x43AF;
static constexpr u32 mmCRTC4_CRTC_START_LINE_CONTROL__VI              = 0x43B3;
static constexpr u32 mmCRTC4_CRTC_STATIC_SCREEN_CONTROL__VI           = 0x43E7;
static constexpr u32 mmCRTC4_CRTC_STATUS__SI__CI                      = 0x47A3;
static constexpr u32 mmCRTC4_CRTC_STATUS__VI                          = 0x43A3;
static constexpr u32 mmCRTC4_CRTC_STATUS_FRAME_COUNT__VI              = 0x43A6;
static constexpr u32 mmCRTC4_CRTC_STATUS_HV_COUNT__VI                 = 0x43A8;
static constexpr u32 mmCRTC4_CRTC_STATUS_POSITION__SI__CI             = 0x47A4;
static constexpr u32 mmCRTC4_CRTC_STATUS_POSITION__VI                 = 0x43A4;
static constexpr u32 mmCRTC4_CRTC_STATUS_VF_COUNT__VI                 = 0x43A7;
static constexpr u32 mmCRTC4_CRTC_STEREO_CONTROL__VI                  = 0x43AE;
static constexpr u32 mmCRTC4_CRTC_STEREO_FORCE_NEXT_EYE__VI           = 0x439A;
static constexpr u32 mmCRTC4_CRTC_STEREO_STATUS__VI                   = 0x43AD;
static constexpr u32 mmCRTC4_CRTC_TEST_DEBUG_DATA__VI                 = 0x43C7;
static constexpr u32 mmCRTC4_CRTC_TEST_DEBUG_INDEX__VI                = 0x43C6;
static constexpr u32 mmCRTC4_CRTC_TEST_PATTERN_COLOR__VI              = 0x43BC;
static constexpr u32 mmCRTC4_CRTC_TEST_PATTERN_CONTROL__VI            = 0x43BA;
static constexpr u32 mmCRTC4_CRTC_TEST_PATTERN_PARAMETERS__VI         = 0x43BB;
static constexpr u32 mmCRTC4_CRTC_TRIGA_CNTL__VI                      = 0x4394;
static constexpr u32 mmCRTC4_CRTC_TRIGA_MANUAL_TRIG__VI               = 0x4395;
static constexpr u32 mmCRTC4_CRTC_TRIGB_CNTL__VI                      = 0x4396;
static constexpr u32 mmCRTC4_CRTC_TRIGB_MANUAL_TRIG__VI               = 0x4397;
static constexpr u32 mmCRTC4_CRTC_UPDATE_LOCK__VI                     = 0x43B5;
static constexpr u32 mmCRTC4_CRTC_VBI_END__VI                         = 0x4386;
static constexpr u32 mmCRTC4_CRTC_VERTICAL_INTERRUPT0_CONTROL__VI     = 0x43CF;
static constexpr u32 mmCRTC4_CRTC_VERTICAL_INTERRUPT0_POSITION__VI    = 0x43CE;
static constexpr u32 mmCRTC4_CRTC_VERTICAL_INTERRUPT1_CONTROL__VI     = 0x43D1;
static constexpr u32 mmCRTC4_CRTC_VERTICAL_INTERRUPT1_POSITION__VI    = 0x43D0;
static constexpr u32 mmCRTC4_CRTC_VERTICAL_INTERRUPT2_CONTROL__VI     = 0x43D3;
static constexpr u32 mmCRTC4_CRTC_VERTICAL_INTERRUPT2_POSITION__VI    = 0x43D2;
static constexpr u32 mmCRTC4_CRTC_VERT_SYNC_CONTROL__VI               = 0x43AC;
static constexpr u32 mmCRTC4_CRTC_VGA_PARAMETER_CAPTURE_MODE__VI      = 0x43B7;
static constexpr u32 mmCRTC4_CRTC_VSYNC_NOM_INT_STATUS__VI            = 0x438C;
static constexpr u32 mmCRTC4_CRTC_V_BLANK_START_END__VI               = 0x438D;
static constexpr u32 mmCRTC4_CRTC_V_SYNC_A__VI                        = 0x438E;
static constexpr u32 mmCRTC4_CRTC_V_SYNC_A_CNTL__VI                   = 0x438F;
static constexpr u32 mmCRTC4_CRTC_V_SYNC_B__VI                        = 0x4390;
static constexpr u32 mmCRTC4_CRTC_V_SYNC_B_CNTL__VI                   = 0x4391;
static constexpr u32 mmCRTC4_CRTC_V_TOTAL__VI                         = 0x4387;
static constexpr u32 mmCRTC4_CRTC_V_TOTAL_CONTROL__VI                 = 0x438A;
static constexpr u32 mmCRTC4_CRTC_V_TOTAL_INT_STATUS__VI              = 0x438B;
static constexpr u32 mmCRTC4_CRTC_V_TOTAL_MAX__VI                     = 0x4389;
static constexpr u32 mmCRTC4_CRTC_V_TOTAL_MIN__VI                     = 0x4388;
static constexpr u32 mmCRTC4_CRTC_V_UPDATE_INT_STATUS__VI             = 0x43C4;
static constexpr u32 mmCRTC4_DCFE_DBG_SEL__VI                         = 0x437E;
static constexpr u32 mmCRTC4_DCFE_MEM_PWR_CTRL__VI                    = 0x437F;
static constexpr u32 mmCRTC4_DCFE_MEM_PWR_CTRL2__VI                   = 0x43B8;
static constexpr u32 mmCRTC4_DCFE_MEM_PWR_STATUS__VI                  = 0x43B9;
static constexpr u32 mmCRTC4_MASTER_UPDATE_LOCK__VI                   = 0x43BD;
static constexpr u32 mmCRTC4_MASTER_UPDATE_MODE__SI__CI               = 0x47BE;
static constexpr u32 mmCRTC4_MASTER_UPDATE_MODE__VI                   = 0x43BE;
static constexpr u32 mmCRTC4_PIXEL_RATE_CNTL__VI                      = 0x0150;
static constexpr u32 mmCRTC5_CRTC_3D_STRUCTURE_CONTROL__VI            = 0x4578;
static constexpr u32 mmCRTC5_CRTC_ALLOW_STOP_OFF_V_CNT__VI            = 0x45C3;
static constexpr u32 mmCRTC5_CRTC_AVSYNC_COUNTER__VI                  = 0x459B;
static constexpr u32 mmCRTC5_CRTC_BLACK_COLOR__VI                     = 0x45CC;
static constexpr u32 mmCRTC5_CRTC_BLACK_COLOR_EXT__VI                 = 0x45CD;
static constexpr u32 mmCRTC5_CRTC_BLANK_CONTROL__SI__CI               = 0x4A9D;
static constexpr u32 mmCRTC5_CRTC_BLANK_CONTROL__VI                   = 0x459D;
static constexpr u32 mmCRTC5_CRTC_BLANK_DATA_COLOR__VI                = 0x45CA;
static constexpr u32 mmCRTC5_CRTC_BLANK_DATA_COLOR_EXT__VI            = 0x45CB;
static constexpr u32 mmCRTC5_CRTC_CONTROL__VI                         = 0x459C;
static constexpr u32 mmCRTC5_CRTC_COUNT_CONTROL__VI                   = 0x45A9;
static constexpr u32 mmCRTC5_CRTC_COUNT_RESET__VI                     = 0x45AA;
static constexpr u32 mmCRTC5_CRTC_CRC0_DATA_B__VI                     = 0x45DA;
static constexpr u32 mmCRTC5_CRTC_CRC0_DATA_RG__VI                    = 0x45D9;
static constexpr u32 mmCRTC5_CRTC_CRC0_WINDOWA_X_CONTROL__VI          = 0x45D5;
static constexpr u32 mmCRTC5_CRTC_CRC0_WINDOWA_Y_CONTROL__VI          = 0x45D6;
static constexpr u32 mmCRTC5_CRTC_CRC0_WINDOWB_X_CONTROL__VI          = 0x45D7;
static constexpr u32 mmCRTC5_CRTC_CRC0_WINDOWB_Y_CONTROL__VI          = 0x45D8;
static constexpr u32 mmCRTC5_CRTC_CRC1_DATA_B__VI                     = 0x45E0;
static constexpr u32 mmCRTC5_CRTC_CRC1_DATA_RG__VI                    = 0x45DF;
static constexpr u32 mmCRTC5_CRTC_CRC1_WINDOWA_X_CONTROL__VI          = 0x45DB;
static constexpr u32 mmCRTC5_CRTC_CRC1_WINDOWA_Y_CONTROL__VI          = 0x45DC;
static constexpr u32 mmCRTC5_CRTC_CRC1_WINDOWB_X_CONTROL__VI          = 0x45DD;
static constexpr u32 mmCRTC5_CRTC_CRC1_WINDOWB_Y_CONTROL__VI          = 0x45DE;
static constexpr u32 mmCRTC5_CRTC_CRC_CNTL__VI                        = 0x45D4;
static constexpr u32 mmCRTC5_CRTC_DCFE_CLOCK_CONTROL__VI              = 0x457C;
static constexpr u32 mmCRTC5_CRTC_DOUBLE_BUFFER_CONTROL__VI           = 0x45B6;
static constexpr u32 mmCRTC5_CRTC_DTMTEST_CNTL__VI                    = 0x4592;
static constexpr u32 mmCRTC5_CRTC_DTMTEST_STATUS_POSITION__VI         = 0x4593;
static constexpr u32 mmCRTC5_CRTC_EXT_TIMING_SYNC_CONTROL__VI         = 0x45E1;
static constexpr u32 mmCRTC5_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__VI  = 0x45E5;
static constexpr u32 mmCRTC5_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__VI  = 0x45E4;
static constexpr u32 mmCRTC5_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__VI  = 0x45E6;
static constexpr u32 mmCRTC5_CRTC_EXT_TIMING_SYNC_WINDOW_END__VI      = 0x45E3;
static constexpr u32 mmCRTC5_CRTC_EXT_TIMING_SYNC_WINDOW_START__VI    = 0x45E2;
static constexpr u32 mmCRTC5_CRTC_FIELD_INDICATION_CONTROL__VI        = 0x45A0;
static constexpr u32 mmCRTC5_CRTC_FLOW_CONTROL__VI                    = 0x4599;
static constexpr u32 mmCRTC5_CRTC_FORCE_COUNT_NOW_CNTL__VI            = 0x4598;
static constexpr u32 mmCRTC5_CRTC_GSL_CONTROL__VI                     = 0x457B;
static constexpr u32 mmCRTC5_CRTC_GSL_VSYNC_GAP__VI                   = 0x4579;
static constexpr u32 mmCRTC5_CRTC_GSL_WINDOW__VI                      = 0x457A;
static constexpr u32 mmCRTC5_CRTC_H_BLANK_EARLY_NUM__VI               = 0x457D;
static constexpr u32 mmCRTC5_CRTC_H_BLANK_START_END__VI               = 0x4581;
static constexpr u32 mmCRTC5_CRTC_H_SYNC_A__VI                        = 0x4582;
static constexpr u32 mmCRTC5_CRTC_H_SYNC_A_CNTL__VI                   = 0x4583;
static constexpr u32 mmCRTC5_CRTC_H_SYNC_B__VI                        = 0x4584;
static constexpr u32 mmCRTC5_CRTC_H_SYNC_B_CNTL__VI                   = 0x4585;
static constexpr u32 mmCRTC5_CRTC_H_TOTAL__VI                         = 0x4580;
static constexpr u32 mmCRTC5_CRTC_INTERLACE_CONTROL__VI               = 0x459E;
static constexpr u32 mmCRTC5_CRTC_INTERLACE_STATUS__VI                = 0x459F;
static constexpr u32 mmCRTC5_CRTC_INTERRUPT_CONTROL__VI               = 0x45B4;
static constexpr u32 mmCRTC5_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE__VI    = 0x45AB;
static constexpr u32 mmCRTC5_CRTC_MASTER_EN__VI                       = 0x45C2;
static constexpr u32 mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT__VI          = 0x45BF;
static constexpr u32 mmCRTC5_CRTC_MVP_INBAND_CNTL_INSERT_TIMER__VI    = 0x45C0;
static constexpr u32 mmCRTC5_CRTC_MVP_STATUS__VI                      = 0x45C1;
static constexpr u32 mmCRTC5_CRTC_NOM_VERT_POSITION__VI               = 0x45A5;
static constexpr u32 mmCRTC5_CRTC_OVERSCAN_COLOR__VI                  = 0x45C8;
static constexpr u32 mmCRTC5_CRTC_OVERSCAN_COLOR_EXT__VI              = 0x45C9;
static constexpr u32 mmCRTC5_CRTC_PIXEL_DATA_READBACK0__VI            = 0x45A1;
static constexpr u32 mmCRTC5_CRTC_PIXEL_DATA_READBACK1__VI            = 0x45A2;
static constexpr u32 mmCRTC5_CRTC_SNAPSHOT_CONTROL__VI                = 0x45B0;
static constexpr u32 mmCRTC5_CRTC_SNAPSHOT_FRAME__VI                  = 0x45B2;
static constexpr u32 mmCRTC5_CRTC_SNAPSHOT_POSITION__VI               = 0x45B1;
static constexpr u32 mmCRTC5_CRTC_SNAPSHOT_STATUS__VI                 = 0x45AF;
static constexpr u32 mmCRTC5_CRTC_START_LINE_CONTROL__VI              = 0x45B3;
static constexpr u32 mmCRTC5_CRTC_STATIC_SCREEN_CONTROL__VI           = 0x45E7;
static constexpr u32 mmCRTC5_CRTC_STATUS__SI__CI                      = 0x4AA3;
static constexpr u32 mmCRTC5_CRTC_STATUS__VI                          = 0x45A3;
static constexpr u32 mmCRTC5_CRTC_STATUS_FRAME_COUNT__VI              = 0x45A6;
static constexpr u32 mmCRTC5_CRTC_STATUS_HV_COUNT__VI                 = 0x45A8;
static constexpr u32 mmCRTC5_CRTC_STATUS_POSITION__SI__CI             = 0x4AA4;
static constexpr u32 mmCRTC5_CRTC_STATUS_POSITION__VI                 = 0x45A4;
static constexpr u32 mmCRTC5_CRTC_STATUS_VF_COUNT__VI                 = 0x45A7;
static constexpr u32 mmCRTC5_CRTC_STEREO_CONTROL__VI                  = 0x45AE;
static constexpr u32 mmCRTC5_CRTC_STEREO_FORCE_NEXT_EYE__VI           = 0x459A;
static constexpr u32 mmCRTC5_CRTC_STEREO_STATUS__VI                   = 0x45AD;
static constexpr u32 mmCRTC5_CRTC_TEST_DEBUG_DATA__VI                 = 0x45C7;
static constexpr u32 mmCRTC5_CRTC_TEST_DEBUG_INDEX__VI                = 0x45C6;
static constexpr u32 mmCRTC5_CRTC_TEST_PATTERN_COLOR__VI              = 0x45BC;
static constexpr u32 mmCRTC5_CRTC_TEST_PATTERN_CONTROL__VI            = 0x45BA;
static constexpr u32 mmCRTC5_CRTC_TEST_PATTERN_PARAMETERS__VI         = 0x45BB;
static constexpr u32 mmCRTC5_CRTC_TRIGA_CNTL__VI                      = 0x4594;
static constexpr u32 mmCRTC5_CRTC_TRIGA_MANUAL_TRIG__VI               = 0x4595;
static constexpr u32 mmCRTC5_CRTC_TRIGB_CNTL__VI                      = 0x4596;
static constexpr u32 mmCRTC5_CRTC_TRIGB_MANUAL_TRIG__VI               = 0x4597;
static constexpr u32 mmCRTC5_CRTC_UPDATE_LOCK__VI                     = 0x45B5;
static constexpr u32 mmCRTC5_CRTC_VBI_END__VI                         = 0x4586;
static constexpr u32 mmCRTC5_CRTC_VERTICAL_INTERRUPT0_CONTROL__VI     = 0x45CF;
static constexpr u32 mmCRTC5_CRTC_VERTICAL_INTERRUPT0_POSITION__VI    = 0x45CE;
static constexpr u32 mmCRTC5_CRTC_VERTICAL_INTERRUPT1_CONTROL__VI     = 0x45D1;
static constexpr u32 mmCRTC5_CRTC_VERTICAL_INTERRUPT1_POSITION__VI    = 0x45D0;
static constexpr u32 mmCRTC5_CRTC_VERTICAL_INTERRUPT2_CONTROL__VI     = 0x45D3;
static constexpr u32 mmCRTC5_CRTC_VERTICAL_INTERRUPT2_POSITION__VI    = 0x45D2;
static constexpr u32 mmCRTC5_CRTC_VERT_SYNC_CONTROL__VI               = 0x45AC;
static constexpr u32 mmCRTC5_CRTC_VGA_PARAMETER_CAPTURE_MODE__VI      = 0x45B7;
static constexpr u32 mmCRTC5_CRTC_VSYNC_NOM_INT_STATUS__VI            = 0x458C;
static constexpr u32 mmCRTC5_CRTC_V_BLANK_START_END__VI               = 0x458D;
static constexpr u32 mmCRTC5_CRTC_V_SYNC_A__VI                        = 0x458E;
static constexpr u32 mmCRTC5_CRTC_V_SYNC_A_CNTL__VI                   = 0x458F;
static constexpr u32 mmCRTC5_CRTC_V_SYNC_B__VI                        = 0x4590;
static constexpr u32 mmCRTC5_CRTC_V_SYNC_B_CNTL__VI                   = 0x4591;
static constexpr u32 mmCRTC5_CRTC_V_TOTAL__VI                         = 0x4587;
static constexpr u32 mmCRTC5_CRTC_V_TOTAL_CONTROL__VI                 = 0x458A;
static constexpr u32 mmCRTC5_CRTC_V_TOTAL_INT_STATUS__VI              = 0x458B;
static constexpr u32 mmCRTC5_CRTC_V_TOTAL_MAX__VI                     = 0x4589;
static constexpr u32 mmCRTC5_CRTC_V_TOTAL_MIN__VI                     = 0x4588;
static constexpr u32 mmCRTC5_CRTC_V_UPDATE_INT_STATUS__VI             = 0x45C4;
static constexpr u32 mmCRTC5_DCFE_DBG_SEL__VI                         = 0x457E;
static constexpr u32 mmCRTC5_DCFE_MEM_PWR_CTRL__VI                    = 0x457F;
static constexpr u32 mmCRTC5_DCFE_MEM_PWR_CTRL2__VI                   = 0x45B8;
static constexpr u32 mmCRTC5_DCFE_MEM_PWR_STATUS__VI                  = 0x45B9;
static constexpr u32 mmCRTC5_MASTER_UPDATE_LOCK__VI                   = 0x45BD;
static constexpr u32 mmCRTC5_MASTER_UPDATE_MODE__SI__CI               = 0x4ABE;
static constexpr u32 mmCRTC5_MASTER_UPDATE_MODE__VI                   = 0x45BE;
static constexpr u32 mmCRTC5_PIXEL_RATE_CNTL__VI                      = 0x0154;
static constexpr u32 mmCRTC6_CRTC_3D_STRUCTURE_CONTROL__VI            = 0x4778;
static constexpr u32 mmCRTC6_CRTC_ALLOW_STOP_OFF_V_CNT__VI            = 0x47C3;
static constexpr u32 mmCRTC6_CRTC_AVSYNC_COUNTER__VI                  = 0x479B;
static constexpr u32 mmCRTC6_CRTC_BLACK_COLOR__VI                     = 0x47CC;
static constexpr u32 mmCRTC6_CRTC_BLACK_COLOR_EXT__VI                 = 0x47CD;
static constexpr u32 mmCRTC6_CRTC_BLANK_CONTROL__VI                   = 0x479D;
static constexpr u32 mmCRTC6_CRTC_BLANK_DATA_COLOR__VI                = 0x47CA;
static constexpr u32 mmCRTC6_CRTC_BLANK_DATA_COLOR_EXT__VI            = 0x47CB;
static constexpr u32 mmCRTC6_CRTC_CONTROL__VI                         = 0x479C;
static constexpr u32 mmCRTC6_CRTC_COUNT_CONTROL__VI                   = 0x47A9;
static constexpr u32 mmCRTC6_CRTC_COUNT_RESET__VI                     = 0x47AA;
static constexpr u32 mmCRTC6_CRTC_CRC0_DATA_B__VI                     = 0x47DA;
static constexpr u32 mmCRTC6_CRTC_CRC0_DATA_RG__VI                    = 0x47D9;
static constexpr u32 mmCRTC6_CRTC_CRC0_WINDOWA_X_CONTROL__VI          = 0x47D5;
static constexpr u32 mmCRTC6_CRTC_CRC0_WINDOWA_Y_CONTROL__VI          = 0x47D6;
static constexpr u32 mmCRTC6_CRTC_CRC0_WINDOWB_X_CONTROL__VI          = 0x47D7;
static constexpr u32 mmCRTC6_CRTC_CRC0_WINDOWB_Y_CONTROL__VI          = 0x47D8;
static constexpr u32 mmCRTC6_CRTC_CRC1_DATA_B__VI                     = 0x47E0;
static constexpr u32 mmCRTC6_CRTC_CRC1_DATA_RG__VI                    = 0x47DF;
static constexpr u32 mmCRTC6_CRTC_CRC1_WINDOWA_X_CONTROL__VI          = 0x47DB;
static constexpr u32 mmCRTC6_CRTC_CRC1_WINDOWA_Y_CONTROL__VI          = 0x47DC;
static constexpr u32 mmCRTC6_CRTC_CRC1_WINDOWB_X_CONTROL__VI          = 0x47DD;
static constexpr u32 mmCRTC6_CRTC_CRC1_WINDOWB_Y_CONTROL__VI          = 0x47DE;
static constexpr u32 mmCRTC6_CRTC_CRC_CNTL__VI                        = 0x47D4;
static constexpr u32 mmCRTC6_CRTC_DCFE_CLOCK_CONTROL__VI              = 0x477C;
static constexpr u32 mmCRTC6_CRTC_DOUBLE_BUFFER_CONTROL__VI           = 0x47B6;
static constexpr u32 mmCRTC6_CRTC_DTMTEST_CNTL__VI                    = 0x4792;
static constexpr u32 mmCRTC6_CRTC_DTMTEST_STATUS_POSITION__VI         = 0x4793;
static constexpr u32 mmCRTC6_CRTC_EXT_TIMING_SYNC_CONTROL__VI         = 0x47E1;
static constexpr u32 mmCRTC6_CRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__VI  = 0x47E5;
static constexpr u32 mmCRTC6_CRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__VI  = 0x47E4;
static constexpr u32 mmCRTC6_CRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__VI  = 0x47E6;
static constexpr u32 mmCRTC6_CRTC_EXT_TIMING_SYNC_WINDOW_END__VI      = 0x47E3;
static constexpr u32 mmCRTC6_CRTC_EXT_TIMING_SYNC_WINDOW_START__VI    = 0x47E2;
static constexpr u32 mmCRTC6_CRTC_FIELD_INDICATION_CONTROL__VI        = 0x47A0;
static constexpr u32 mmCRTC6_CRTC_FLOW_CONTROL__VI                    = 0x4799;
static constexpr u32 mmCRTC6_CRTC_FORCE_COUNT_NOW_CNTL__VI            = 0x4798;
static constexpr u32 mmCRTC6_CRTC_GSL_CONTROL__VI                     = 0x477B;
static constexpr u32 mmCRTC6_CRTC_GSL_VSYNC_GAP__VI                   = 0x4779;
static constexpr u32 mmCRTC6_CRTC_GSL_WINDOW__VI                      = 0x477A;
static constexpr u32 mmCRTC6_CRTC_H_BLANK_EARLY_NUM__VI               = 0x477D;
static constexpr u32 mmCRTC6_CRTC_H_BLANK_START_END__VI               = 0x4781;
static constexpr u32 mmCRTC6_CRTC_H_SYNC_A__VI                        = 0x4782;
static constexpr u32 mmCRTC6_CRTC_H_SYNC_A_CNTL__VI                   = 0x4783;
static constexpr u32 mmCRTC6_CRTC_H_SYNC_B__VI                        = 0x4784;
static constexpr u32 mmCRTC6_CRTC_H_SYNC_B_CNTL__VI                   = 0x4785;
static constexpr u32 mmCRTC6_CRTC_H_TOTAL__VI                         = 0x4780;
static constexpr u32 mmCRTC6_CRTC_INTERLACE_CONTROL__VI               = 0x479E;
static constexpr u32 mmCRTC6_CRTC_INTERLACE_STATUS__VI                = 0x479F;
static constexpr u32 mmCRTC6_CRTC_INTERRUPT_CONTROL__VI               = 0x47B4;
static constexpr u32 mmCRTC6_CRTC_MANUAL_FORCE_VSYNC_NEXT_LINE__VI    = 0x47AB;
static constexpr u32 mmCRTC6_CRTC_MASTER_EN__VI                       = 0x47C2;
static constexpr u32 mmCRTC6_CRTC_MVP_INBAND_CNTL_INSERT__VI          = 0x47BF;
static constexpr u32 mmCRTC6_CRTC_MVP_INBAND_CNTL_INSERT_TIMER__VI    = 0x47C0;
static constexpr u32 mmCRTC6_CRTC_MVP_STATUS__VI                      = 0x47C1;
static constexpr u32 mmCRTC6_CRTC_NOM_VERT_POSITION__VI               = 0x47A5;
static constexpr u32 mmCRTC6_CRTC_OVERSCAN_COLOR__VI                  = 0x47C8;
static constexpr u32 mmCRTC6_CRTC_OVERSCAN_COLOR_EXT__VI              = 0x47C9;
static constexpr u32 mmCRTC6_CRTC_PIXEL_DATA_READBACK0__VI            = 0x47A1;
static constexpr u32 mmCRTC6_CRTC_PIXEL_DATA_READBACK1__VI            = 0x47A2;
static constexpr u32 mmCRTC6_CRTC_SNAPSHOT_CONTROL__VI                = 0x47B0;
static constexpr u32 mmCRTC6_CRTC_SNAPSHOT_FRAME__VI                  = 0x47B2;
static constexpr u32 mmCRTC6_CRTC_SNAPSHOT_POSITION__VI               = 0x47B1;
static constexpr u32 mmCRTC6_CRTC_SNAPSHOT_STATUS__VI                 = 0x47AF;
static constexpr u32 mmCRTC6_CRTC_START_LINE_CONTROL__VI              = 0x47B3;
static constexpr u32 mmCRTC6_CRTC_STATIC_SCREEN_CONTROL__VI           = 0x47E7;
static constexpr u32 mmCRTC6_CRTC_STATUS__VI                          = 0x47A3;
static constexpr u32 mmCRTC6_CRTC_STATUS_FRAME_COUNT__VI              = 0x47A6;
static constexpr u32 mmCRTC6_CRTC_STATUS_HV_COUNT__VI                 = 0x47A8;
static constexpr u32 mmCRTC6_CRTC_STATUS_POSITION__VI                 = 0x47A4;
static constexpr u32 mmCRTC6_CRTC_STATUS_VF_COUNT__VI                 = 0x47A7;
static constexpr u32 mmCRTC6_CRTC_STEREO_CONTROL__VI                  = 0x47AE;
static constexpr u32 mmCRTC6_CRTC_STEREO_FORCE_NEXT_EYE__VI           = 0x479A;
static constexpr u32 mmCRTC6_CRTC_STEREO_STATUS__VI                   = 0x47AD;
static constexpr u32 mmCRTC6_CRTC_TEST_DEBUG_DATA__VI                 = 0x47C7;
static constexpr u32 mmCRTC6_CRTC_TEST_DEBUG_INDEX__VI                = 0x47C6;
static constexpr u32 mmCRTC6_CRTC_TEST_PATTERN_COLOR__VI              = 0x47BC;
static constexpr u32 mmCRTC6_CRTC_TEST_PATTERN_CONTROL__VI            = 0x47BA;
static constexpr u32 mmCRTC6_CRTC_TEST_PATTERN_PARAMETERS__VI         = 0x47BB;
static constexpr u32 mmCRTC6_CRTC_TRIGA_CNTL__VI                      = 0x4794;
static constexpr u32 mmCRTC6_CRTC_TRIGA_MANUAL_TRIG__VI               = 0x4795;
static constexpr u32 mmCRTC6_CRTC_TRIGB_CNTL__VI                      = 0x4796;
static constexpr u32 mmCRTC6_CRTC_TRIGB_MANUAL_TRIG__VI               = 0x4797;
static constexpr u32 mmCRTC6_CRTC_UPDATE_LOCK__VI                     = 0x47B5;
static constexpr u32 mmCRTC6_CRTC_VBI_END__VI                         = 0x4786;
static constexpr u32 mmCRTC6_CRTC_VERTICAL_INTERRUPT0_CONTROL__VI     = 0x47CF;
static constexpr u32 mmCRTC6_CRTC_VERTICAL_INTERRUPT0_POSITION__VI    = 0x47CE;
static constexpr u32 mmCRTC6_CRTC_VERTICAL_INTERRUPT1_CONTROL__VI     = 0x47D1;
static constexpr u32 mmCRTC6_CRTC_VERTICAL_INTERRUPT1_POSITION__VI    = 0x47D0;
static constexpr u32 mmCRTC6_CRTC_VERTICAL_INTERRUPT2_CONTROL__VI     = 0x47D3;
static constexpr u32 mmCRTC6_CRTC_VERTICAL_INTERRUPT2_POSITION__VI    = 0x47D2;
static constexpr u32 mmCRTC6_CRTC_VERT_SYNC_CONTROL__VI               = 0x47AC;
static constexpr u32 mmCRTC6_CRTC_VGA_PARAMETER_CAPTURE_MODE__VI      = 0x47B7;
static constexpr u32 mmCRTC6_CRTC_VSYNC_NOM_INT_STATUS__VI            = 0x478C;
static constexpr u32 mmCRTC6_CRTC_V_BLANK_START_END__VI               = 0x478D;
static constexpr u32 mmCRTC6_CRTC_V_SYNC_A__VI                        = 0x478E;
static constexpr u32 mmCRTC6_CRTC_V_SYNC_A_CNTL__VI                   = 0x478F;
static constexpr u32 mmCRTC6_CRTC_V_SYNC_B__VI                        = 0x4790;
static constexpr u32 mmCRTC6_CRTC_V_SYNC_B_CNTL__VI                   = 0x4791;
static constexpr u32 mmCRTC6_CRTC_V_TOTAL__VI                         = 0x4787;
static constexpr u32 mmCRTC6_CRTC_V_TOTAL_CONTROL__VI                 = 0x478A;
static constexpr u32 mmCRTC6_CRTC_V_TOTAL_INT_STATUS__VI              = 0x478B;
static constexpr u32 mmCRTC6_CRTC_V_TOTAL_MAX__VI                     = 0x4789;
static constexpr u32 mmCRTC6_CRTC_V_TOTAL_MIN__VI                     = 0x4788;
static constexpr u32 mmCRTC6_CRTC_V_UPDATE_INT_STATUS__VI             = 0x47C4;
static constexpr u32 mmCRTC6_DCFE_DBG_SEL__VI                         = 0x477E;
static constexpr u32 mmCRTC6_DCFE_MEM_PWR_CTRL__VI                    = 0x477F;
static constexpr u32 mmCRTC6_DCFE_MEM_PWR_CTRL2__VI                   = 0x47B8;
static constexpr u32 mmCRTC6_DCFE_MEM_PWR_STATUS__VI                  = 0x47B9;
static constexpr u32 mmCRTC6_MASTER_UPDATE_LOCK__VI                   = 0x47BD;
static constexpr u32 mmCRTC6_MASTER_UPDATE_MODE__VI                   = 0x47BE;
static constexpr u32 mmCRTC_3D_STRUCTURE_CONTROL__VI                  = 0x1B78;
static constexpr u32 mmCRTC_AVSYNC_COUNTER__VI                        = 0x1B9B;
static constexpr u32 mmCRTC_BLACK_COLOR__VI                           = 0x1BCC;
static constexpr u32 mmCRTC_BLACK_COLOR_EXT__VI                       = 0x1BCD;
static constexpr u32 mmCRTC_BLANK_DATA_COLOR__VI                      = 0x1BCA;
static constexpr u32 mmCRTC_BLANK_DATA_COLOR_EXT__VI                  = 0x1BCB;
static constexpr u32 mmCRTC_CRC0_DATA_B__VI                           = 0x1BDA;
static constexpr u32 mmCRTC_CRC0_DATA_RG__VI                          = 0x1BD9;
static constexpr u32 mmCRTC_CRC0_WINDOWA_X_CONTROL__VI                = 0x1BD5;
static constexpr u32 mmCRTC_CRC0_WINDOWA_Y_CONTROL__VI                = 0x1BD6;
static constexpr u32 mmCRTC_CRC0_WINDOWB_X_CONTROL__VI                = 0x1BD7;
static constexpr u32 mmCRTC_CRC0_WINDOWB_Y_CONTROL__VI                = 0x1BD8;
static constexpr u32 mmCRTC_CRC1_DATA_B__VI                           = 0x1BE0;
static constexpr u32 mmCRTC_CRC1_DATA_RG__VI                          = 0x1BDF;
static constexpr u32 mmCRTC_CRC1_WINDOWA_X_CONTROL__VI                = 0x1BDB;
static constexpr u32 mmCRTC_CRC1_WINDOWA_Y_CONTROL__VI                = 0x1BDC;
static constexpr u32 mmCRTC_CRC1_WINDOWB_X_CONTROL__VI                = 0x1BDD;
static constexpr u32 mmCRTC_CRC1_WINDOWB_Y_CONTROL__VI                = 0x1BDE;
static constexpr u32 mmCRTC_CRC_CNTL__VI                              = 0x1BD4;
static constexpr u32 mmCRTC_DCFE_CLOCK_CONTROL__VI                    = 0x1B7C;
static constexpr u32 mmCRTC_EXT_TIMING_SYNC_CONTROL__VI               = 0x1BE1;
static constexpr u32 mmCRTC_EXT_TIMING_SYNC_INTERRUPT_CONTROL__VI     = 0x1BE5;
static constexpr u32 mmCRTC_EXT_TIMING_SYNC_LOSS_INTERRUPT_CONTROL__VI  = 0x1BE4;
static constexpr u32 mmCRTC_EXT_TIMING_SYNC_SIGNAL_INTERRUPT_CONTROL__VI  = 0x1BE6;
static constexpr u32 mmCRTC_EXT_TIMING_SYNC_WINDOW_END__VI            = 0x1BE3;
static constexpr u32 mmCRTC_EXT_TIMING_SYNC_WINDOW_START__VI          = 0x1BE2;
static constexpr u32 mmCRTC_FIELD_INDICATION_CONTROL__VI              = 0x1BA0;
static constexpr u32 mmCRTC_GSL_CONTROL__VI                           = 0x1B7B;
static constexpr u32 mmCRTC_GSL_VSYNC_GAP__VI                         = 0x1B79;
static constexpr u32 mmCRTC_GSL_WINDOW__VI                            = 0x1B7A;
static constexpr u32 mmCRTC_H_BLANK_EARLY_NUM__VI                     = 0x1B7D;
static constexpr u32 mmCRTC_OVERSCAN_COLOR__VI                        = 0x1BC8;
static constexpr u32 mmCRTC_OVERSCAN_COLOR_EXT__VI                    = 0x1BC9;
static constexpr u32 mmCRTC_PIXEL_DATA_READBACK0__VI                  = 0x1BA1;
static constexpr u32 mmCRTC_PIXEL_DATA_READBACK1__VI                  = 0x1BA2;
static constexpr u32 mmCRTC_STATIC_SCREEN_CONTROL__VI                 = 0x1BE7;
static constexpr u32 mmCRTC_STEREO_FORCE_NEXT_EYE__VI                 = 0x1B9A;
static constexpr u32 mmCRTC_VERTICAL_INTERRUPT0_CONTROL__VI           = 0x1BCF;
static constexpr u32 mmCRTC_VERTICAL_INTERRUPT0_POSITION__VI          = 0x1BCE;
static constexpr u32 mmCRTC_VERTICAL_INTERRUPT1_CONTROL__VI           = 0x1BD1;
static constexpr u32 mmCRTC_VERTICAL_INTERRUPT1_POSITION__VI          = 0x1BD0;
static constexpr u32 mmCRTC_VERTICAL_INTERRUPT2_CONTROL__VI           = 0x1BD3;
static constexpr u32 mmCRTC_VERTICAL_INTERRUPT2_POSITION__VI          = 0x1BD2;
static constexpr u32 mmCUR2_COLOR1__VI                                = 0x1A75;
static constexpr u32 mmCUR2_COLOR2__VI                                = 0x1A76;
static constexpr u32 mmCUR2_CONTROL__VI                               = 0x1A6F;
static constexpr u32 mmCUR2_HOT_SPOT__VI                              = 0x1A74;
static constexpr u32 mmCUR2_POSITION__VI                              = 0x1A73;
static constexpr u32 mmCUR2_SIZE__VI                                  = 0x1A71;
static constexpr u32 mmCUR2_STEREO_CONTROL__VI                        = 0x1A9B;
static constexpr u32 mmCUR2_SURFACE_ADDRESS__VI                       = 0x1A70;
static constexpr u32 mmCUR2_SURFACE_ADDRESS_HIGH__VI                  = 0x1A72;
static constexpr u32 mmCUR2_UPDATE__VI                                = 0x1A77;
static constexpr u32 mmCUR_REQUEST_FILTER_CNTL__VI                    = 0x1A99;
static constexpr u32 mmCUR_STEREO_CONTROL__VI                         = 0x1A9A;
static constexpr u32 mmDAC_AUTODETECT_CONTROL__VI                     = 0x16B4;
static constexpr u32 mmDAC_AUTODETECT_CONTROL2__VI                    = 0x16B5;
static constexpr u32 mmDAC_AUTODETECT_CONTROL3__VI                    = 0x16B6;
static constexpr u32 mmDAC_AUTODETECT_INT_CONTROL__VI                 = 0x16B8;
static constexpr u32 mmDAC_AUTODETECT_STATUS__VI                      = 0x16B7;
static constexpr u32 mmDAC_CLK_ENABLE__VI                             = 0x0128;
static constexpr u32 mmDAC_COMPARATOR_ENABLE__VI                      = 0x16BD;
static constexpr u32 mmDAC_COMPARATOR_OUTPUT__VI                      = 0x16BE;
static constexpr u32 mmDAC_CONTROL__VI                                = 0x16BC;
static constexpr u32 mmDAC_CRC_CONTROL__VI                            = 0x16AD;
static constexpr u32 mmDAC_CRC_EN__VI                                 = 0x16AC;
static constexpr u32 mmDAC_CRC_SIG_CONTROL__VI                        = 0x16B1;
static constexpr u32 mmDAC_CRC_SIG_CONTROL_MASK__VI                   = 0x16AF;
static constexpr u32 mmDAC_CRC_SIG_RGB__VI                            = 0x16B0;
static constexpr u32 mmDAC_CRC_SIG_RGB_MASK__VI                       = 0x16AE;
static constexpr u32 mmDAC_DFT_CONFIG__VI                             = 0x16C0;
static constexpr u32 mmDAC_ENABLE__VI                                 = 0x16AA;
static constexpr u32 mmDAC_FIFO_STATUS__VI                            = 0x16C1;
static constexpr u32 mmDAC_FORCE_DATA__VI                             = 0x16BA;
static constexpr u32 mmDAC_FORCE_OUTPUT_CNTL__VI                      = 0x16B9;
static constexpr u32 mmDAC_MACRO_CNTL_RESERVED0__VI                   = 0x48B8;
static constexpr u32 mmDAC_MACRO_CNTL_RESERVED1__VI                   = 0x48B9;
static constexpr u32 mmDAC_MACRO_CNTL_RESERVED2__VI                   = 0x48BA;
static constexpr u32 mmDAC_MACRO_CNTL_RESERVED3__VI                   = 0x48BB;
static constexpr u32 mmDAC_POWERDOWN__VI                              = 0x16BB;
static constexpr u32 mmDAC_PWR_CNTL__VI                               = 0x16BF;
static constexpr u32 mmDAC_SOURCE_SELECT__VI                          = 0x16AB;
static constexpr u32 mmDAC_STEREOSYNC_SELECT__VI                      = 0x16B3;
static constexpr u32 mmDAC_SYNC_TRISTATE_CONTROL__VI                  = 0x16B2;
static constexpr u32 mmDAC_TEST_DEBUG_DATA__VI                        = 0x16C3;
static constexpr u32 mmDAC_TEST_DEBUG_INDEX__VI                       = 0x16C2;
static constexpr u32 mmDBG_OUT_CNTL__VI                               = 0x4834;
static constexpr u32 mmDBG_SMB_BYPASS_SRBM_ACCESS__VI                 = 0x14EB;
static constexpr u32 mmDCCG_AUDIO_DTO0_MODULE__VI                     = 0x016D;
static constexpr u32 mmDCCG_AUDIO_DTO0_PHASE__VI                      = 0x016C;
static constexpr u32 mmDCCG_AUDIO_DTO1_MODULE__VI                     = 0x016F;
static constexpr u32 mmDCCG_AUDIO_DTO1_PHASE__VI                      = 0x016E;
static constexpr u32 mmDCCG_AUDIO_DTO_SOURCE__VI                      = 0x016B;
static constexpr u32 mmDCCG_CAC_STATUS__VI                            = 0x0137;
static constexpr u32 mmDCCG_CBUS_WRCMD_DELAY__VI                      = 0x0110;
static constexpr u32 mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED0__VI       = 0x5FD0;
static constexpr u32 mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED1__VI       = 0x5FD1;
static constexpr u32 mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED10__VI      = 0x5FDA;
static constexpr u32 mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED11__VI      = 0x5FDB;
static constexpr u32 mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED2__VI       = 0x5FD2;
static constexpr u32 mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED3__VI       = 0x5FD3;
static constexpr u32 mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED4__VI       = 0x5FD4;
static constexpr u32 mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED5__VI       = 0x5FD5;
static constexpr u32 mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED6__VI       = 0x5FD6;
static constexpr u32 mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED7__VI       = 0x5FD7;
static constexpr u32 mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED8__VI       = 0x5FD8;
static constexpr u32 mmDCCG_CPLL0_CPLL_MACRO_CNTL_RESERVED9__VI       = 0x5FD9;
static constexpr u32 mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED0__VI       = 0x5FDC;
static constexpr u32 mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED1__VI       = 0x5FDD;
static constexpr u32 mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED10__VI      = 0x5FE6;
static constexpr u32 mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED11__VI      = 0x5FE7;
static constexpr u32 mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED2__VI       = 0x5FDE;
static constexpr u32 mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED3__VI       = 0x5FDF;
static constexpr u32 mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED4__VI       = 0x5FE0;
static constexpr u32 mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED5__VI       = 0x5FE1;
static constexpr u32 mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED6__VI       = 0x5FE2;
static constexpr u32 mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED7__VI       = 0x5FE3;
static constexpr u32 mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED8__VI       = 0x5FE4;
static constexpr u32 mmDCCG_CPLL1_CPLL_MACRO_CNTL_RESERVED9__VI       = 0x5FE5;
static constexpr u32 mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED0__VI       = 0x5FE8;
static constexpr u32 mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED1__VI       = 0x5FE9;
static constexpr u32 mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED10__VI      = 0x5FF2;
static constexpr u32 mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED11__VI      = 0x5FF3;
static constexpr u32 mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED2__VI       = 0x5FEA;
static constexpr u32 mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED3__VI       = 0x5FEB;
static constexpr u32 mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED4__VI       = 0x5FEC;
static constexpr u32 mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED5__VI       = 0x5FED;
static constexpr u32 mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED6__VI       = 0x5FEE;
static constexpr u32 mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED7__VI       = 0x5FEF;
static constexpr u32 mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED8__VI       = 0x5FF0;
static constexpr u32 mmDCCG_CPLL2_CPLL_MACRO_CNTL_RESERVED9__VI       = 0x5FF1;
static constexpr u32 mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED0__VI       = 0x5FF4;
static constexpr u32 mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED1__VI       = 0x5FF5;
static constexpr u32 mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED10__VI      = 0x5FFE;
static constexpr u32 mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED11__VI      = 0x5FFF;
static constexpr u32 mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED2__VI       = 0x5FF6;
static constexpr u32 mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED3__VI       = 0x5FF7;
static constexpr u32 mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED4__VI       = 0x5FF8;
static constexpr u32 mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED5__VI       = 0x5FF9;
static constexpr u32 mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED6__VI       = 0x5FFA;
static constexpr u32 mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED7__VI       = 0x5FFB;
static constexpr u32 mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED8__VI       = 0x5FFC;
static constexpr u32 mmDCCG_CPLL3_CPLL_MACRO_CNTL_RESERVED9__VI       = 0x5FFD;
static constexpr u32 mmDCCG_DISP_CNTL_REG__VI                         = 0x013F;
static constexpr u32 mmDCCG_DS_CNTL__VI                               = 0x0115;
static constexpr u32 mmDCCG_DS_DEBUG_CNTL__VI                         = 0x0112;
static constexpr u32 mmDCCG_DS_DTO_INCR__VI                           = 0x0113;
static constexpr u32 mmDCCG_DS_DTO_MODULO__VI                         = 0x0114;
static constexpr u32 mmDCCG_DS_HW_CAL_INTERVAL__VI                    = 0x0116;
static constexpr u32 mmDCCG_GATE_DISABLE_CNTL__VI                     = 0x0134;
static constexpr u32 mmDCCG_GTC_CNTL__VI                              = 0x0120;
static constexpr u32 mmDCCG_GTC_CURRENT__VI                           = 0x0123;
static constexpr u32 mmDCCG_GTC_DTO_INCR__VI                          = 0x0121;
static constexpr u32 mmDCCG_GTC_DTO_MODULO__VI                        = 0x0122;
static constexpr u32 mmDCCG_PERFMON_CNTL__VI                          = 0x0133;
static constexpr u32 mmDCCG_PERFMON_CNTL2__VI                         = 0x010E;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED0__VI         = 0x1700;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED1__VI         = 0x1701;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED10__VI        = 0x170A;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED11__VI        = 0x170B;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED12__VI        = 0x170C;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED13__VI        = 0x170D;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED14__VI        = 0x170E;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED15__VI        = 0x170F;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED16__VI        = 0x1710;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED17__VI        = 0x1711;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED18__VI        = 0x1712;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED19__VI        = 0x1713;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED2__VI         = 0x1702;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED20__VI        = 0x1714;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED21__VI        = 0x1715;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED22__VI        = 0x1716;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED23__VI        = 0x1717;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED24__VI        = 0x1718;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED25__VI        = 0x1719;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED26__VI        = 0x171A;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED27__VI        = 0x171B;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED28__VI        = 0x171C;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED29__VI        = 0x171D;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED3__VI         = 0x1703;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED30__VI        = 0x171E;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED31__VI        = 0x171F;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED32__VI        = 0x1720;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED33__VI        = 0x1721;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED34__VI        = 0x1722;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED35__VI        = 0x1723;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED36__VI        = 0x1724;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED37__VI        = 0x1725;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED38__VI        = 0x1726;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED39__VI        = 0x1727;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED4__VI         = 0x1704;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED40__VI        = 0x1728;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED41__VI        = 0x1729;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED5__VI         = 0x1705;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED6__VI         = 0x1706;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED7__VI         = 0x1707;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED8__VI         = 0x1708;
static constexpr u32 mmDCCG_PLL0_PLL_MACRO_CNTL_RESERVED9__VI         = 0x1709;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED0__VI         = 0x172A;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED1__VI         = 0x172B;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED10__VI        = 0x1734;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED11__VI        = 0x1735;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED12__VI        = 0x1736;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED13__VI        = 0x1737;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED14__VI        = 0x1738;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED15__VI        = 0x1739;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED16__VI        = 0x173A;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED17__VI        = 0x173B;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED18__VI        = 0x173C;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED19__VI        = 0x173D;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED2__VI         = 0x172C;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED20__VI        = 0x173E;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED21__VI        = 0x173F;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED22__VI        = 0x1740;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED23__VI        = 0x1741;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED24__VI        = 0x1742;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED25__VI        = 0x1743;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED26__VI        = 0x1744;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED27__VI        = 0x1745;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED28__VI        = 0x1746;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED29__VI        = 0x1747;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED3__VI         = 0x172D;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED30__VI        = 0x1748;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED31__VI        = 0x1749;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED32__VI        = 0x174A;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED33__VI        = 0x174B;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED34__VI        = 0x174C;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED35__VI        = 0x174D;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED36__VI        = 0x174E;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED37__VI        = 0x174F;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED38__VI        = 0x1750;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED39__VI        = 0x1751;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED4__VI         = 0x172E;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED40__VI        = 0x1752;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED41__VI        = 0x1753;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED5__VI         = 0x172F;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED6__VI         = 0x1730;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED7__VI         = 0x1731;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED8__VI         = 0x1732;
static constexpr u32 mmDCCG_PLL1_PLL_MACRO_CNTL_RESERVED9__VI         = 0x1733;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED0__VI         = 0x1754;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED1__VI         = 0x1755;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED10__VI        = 0x175E;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED11__VI        = 0x175F;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED12__VI        = 0x1760;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED13__VI        = 0x1761;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED14__VI        = 0x1762;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED15__VI        = 0x1763;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED16__VI        = 0x1764;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED17__VI        = 0x1765;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED18__VI        = 0x1766;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED19__VI        = 0x1767;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED2__VI         = 0x1756;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED20__VI        = 0x1768;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED21__VI        = 0x1769;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED22__VI        = 0x176A;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED23__VI        = 0x176B;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED24__VI        = 0x176C;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED25__VI        = 0x176D;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED26__VI        = 0x176E;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED27__VI        = 0x176F;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED28__VI        = 0x1770;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED29__VI        = 0x1771;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED3__VI         = 0x1757;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED30__VI        = 0x1772;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED31__VI        = 0x1773;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED32__VI        = 0x1774;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED33__VI        = 0x1775;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED34__VI        = 0x1776;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED35__VI        = 0x1777;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED36__VI        = 0x1778;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED37__VI        = 0x1779;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED38__VI        = 0x177A;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED39__VI        = 0x177B;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED4__VI         = 0x1758;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED40__VI        = 0x177C;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED41__VI        = 0x177D;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED5__VI         = 0x1759;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED6__VI         = 0x175A;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED7__VI         = 0x175B;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED8__VI         = 0x175C;
static constexpr u32 mmDCCG_PLL2_PLL_MACRO_CNTL_RESERVED9__VI         = 0x175D;
static constexpr u32 mmDCCG_SOFT_RESET__VI                            = 0x015F;
static constexpr u32 mmDCCG_TEST_CLK_SEL__VI                          = 0x017E;
static constexpr u32 mmDCCG_TEST_DEBUG_DATA__VI                       = 0x017D;
static constexpr u32 mmDCCG_TEST_DEBUG_INDEX__VI                      = 0x017C;
static constexpr u32 mmDCDEBUG_BUS_CLK1_SEL__VI                       = 0x16C4;
static constexpr u32 mmDCDEBUG_BUS_CLK2_SEL__VI                       = 0x16C5;
static constexpr u32 mmDCDEBUG_BUS_CLK3_SEL__VI                       = 0x16C6;
static constexpr u32 mmDCDEBUG_BUS_CLK4_SEL__VI                       = 0x16C7;
static constexpr u32 mmDCDEBUG_BUS_CLK5_SEL__VI                       = 0x16C8;
static constexpr u32 mmDCDEBUG_OUT_CNTL__VI                           = 0x16CA;
static constexpr u32 mmDCDEBUG_OUT_DATA__VI                           = 0x16CB;
static constexpr u32 mmDCDEBUG_OUT_PIN_OVERRIDE__VI                   = 0x16C9;
static constexpr u32 mmDCE_VCE_CONTROL__VI                            = 0x1856;
static constexpr u32 mmDCFE0_DCFE_CLOCK_CONTROL__VI                   = 0x1B00;
static constexpr u32 mmDCFE0_DCFE_DBG_CONFIG__VI                      = 0x1B02;
static constexpr u32 mmDCFE0_DCFE_SOFT_RESET__VI                      = 0x1B01;
static constexpr u32 mmDCFE1_DCFE_CLOCK_CONTROL__VI                   = 0x1D00;
static constexpr u32 mmDCFE1_DCFE_DBG_CONFIG__VI                      = 0x1D02;
static constexpr u32 mmDCFE1_DCFE_SOFT_RESET__VI                      = 0x1D01;
static constexpr u32 mmDCFE2_DCFE_CLOCK_CONTROL__VI                   = 0x1F00;
static constexpr u32 mmDCFE2_DCFE_DBG_CONFIG__VI                      = 0x1F02;
static constexpr u32 mmDCFE2_DCFE_SOFT_RESET__VI                      = 0x1F01;
static constexpr u32 mmDCFE3_DCFE_CLOCK_CONTROL__VI                   = 0x4100;
static constexpr u32 mmDCFE3_DCFE_DBG_CONFIG__VI                      = 0x4102;
static constexpr u32 mmDCFE3_DCFE_SOFT_RESET__VI                      = 0x4101;
static constexpr u32 mmDCFE4_DCFE_CLOCK_CONTROL__VI                   = 0x4300;
static constexpr u32 mmDCFE4_DCFE_DBG_CONFIG__VI                      = 0x4302;
static constexpr u32 mmDCFE4_DCFE_SOFT_RESET__VI                      = 0x4301;
static constexpr u32 mmDCFE5_DCFE_CLOCK_CONTROL__VI                   = 0x4500;
static constexpr u32 mmDCFE5_DCFE_DBG_CONFIG__VI                      = 0x4502;
static constexpr u32 mmDCFE5_DCFE_SOFT_RESET__VI                      = 0x4501;
static constexpr u32 mmDCFEV0_CRTC_PIXEL_RATE_CNTL__VI                = 0x0104;
static constexpr u32 mmDCFEV0_PG_CONFIG__VI                           = 0x02DB;
static constexpr u32 mmDCFEV0_PG_ENABLE__VI                           = 0x02DC;
static constexpr u32 mmDCFEV0_PG_STATUS__VI                           = 0x02DD;
static constexpr u32 mmDCFEV_CLOCK_CONTROL__VI                        = 0x46F4;
static constexpr u32 mmDCFEV_DBG_CONFIG__VI                           = 0x46F7;
static constexpr u32 mmDCFEV_DMIFV_CLOCK_CONTROL__VI                  = 0x46F6;
static constexpr u32 mmDCFEV_DMIFV_MEM_PWR_CTRL__VI                   = 0x46F8;
static constexpr u32 mmDCFEV_DMIFV_MEM_PWR_STATUS__VI                 = 0x46F9;
static constexpr u32 mmDCFEV_SOFT_RESET__VI                           = 0x46F5;
static constexpr u32 mmDCFE_CLOCK_CONTROL__VI                         = 0x1B00;
static constexpr u32 mmDCFE_DBG_CONFIG__VI                            = 0x1B02;
static constexpr u32 mmDCFE_DBG_SEL__VI                               = 0x1B7E;
static constexpr u32 mmDCFE_MEM_PWR_CTRL__VI                          = 0x1B7F;
static constexpr u32 mmDCFE_MEM_PWR_CTRL2__VI                         = 0x1BB8;
static constexpr u32 mmDCFE_MEM_PWR_STATUS__VI                        = 0x1BB9;
static constexpr u32 mmDCFE_SOFT_RESET__VI                            = 0x1B01;
static constexpr u32 mmDCIO_CLOCK_CNTL__VI                            = 0x482D;
static constexpr u32 mmDCIO_DEBUG__VI                                 = 0x482F;
static constexpr u32 mmDCIO_DEBUG_CONFIG__VI                          = 0x4835;
static constexpr u32 mmDCIO_DPHY_SEL__VI                              = 0x4837;
static constexpr u32 mmDCIO_GSL0_CNTL__VI                             = 0x4826;
static constexpr u32 mmDCIO_GSL1_CNTL__VI                             = 0x4827;
static constexpr u32 mmDCIO_GSL2_CNTL__VI                             = 0x4828;
static constexpr u32 mmDCIO_GSL_GENLK_PAD_CNTL__VI                    = 0x4824;
static constexpr u32 mmDCIO_GSL_SWAPLOCK_PAD_CNTL__VI                 = 0x4825;
static constexpr u32 mmDCIO_IMPCAL_CNTL__VI                           = 0x483D;
static constexpr u32 mmDCIO_IMPCAL_CNTL_CD__VI                        = 0x4841;
static constexpr u32 mmDCIO_IMPCAL_CNTL_EF__VI                        = 0x4845;
static constexpr u32 mmDCIO_SOFT_RESET__VI                            = 0x4836;
static constexpr u32 mmDCIO_TEST_DEBUG_DATA__VI                       = 0x4832;
static constexpr u32 mmDCIO_TEST_DEBUG_INDEX__VI                      = 0x4831;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED0__VI   = 0x48C0;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED1__VI   = 0x48C1;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED10__VI  = 0x48CA;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED11__VI  = 0x48CB;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED12__VI  = 0x48CC;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED13__VI  = 0x48CD;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED14__VI  = 0x48CE;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED15__VI  = 0x48CF;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED16__VI  = 0x48D0;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED17__VI  = 0x48D1;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED18__VI  = 0x48D2;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED19__VI  = 0x48D3;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED2__VI   = 0x48C2;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED20__VI  = 0x48D4;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED21__VI  = 0x48D5;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED22__VI  = 0x48D6;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED23__VI  = 0x48D7;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED24__VI  = 0x48D8;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED25__VI  = 0x48D9;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED26__VI  = 0x48DA;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27__VI  = 0x48DB;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED28__VI  = 0x48DC;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED29__VI  = 0x48DD;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED3__VI   = 0x48C3;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED30__VI  = 0x48DE;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED31__VI  = 0x48DF;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED4__VI   = 0x48C4;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED5__VI   = 0x48C5;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED6__VI   = 0x48C6;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED7__VI   = 0x48C7;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED8__VI   = 0x48C8;
static constexpr u32 mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED9__VI   = 0x48C9;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED0__VI   = 0x48E0;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED1__VI   = 0x48E1;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED10__VI  = 0x48EA;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED11__VI  = 0x48EB;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED12__VI  = 0x48EC;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED13__VI  = 0x48ED;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED14__VI  = 0x48EE;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED15__VI  = 0x48EF;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED16__VI  = 0x48F0;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED17__VI  = 0x48F1;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED18__VI  = 0x48F2;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED19__VI  = 0x48F3;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED2__VI   = 0x48E2;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED20__VI  = 0x48F4;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED21__VI  = 0x48F5;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED22__VI  = 0x48F6;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED23__VI  = 0x48F7;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED24__VI  = 0x48F8;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25__VI  = 0x48F9;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED26__VI  = 0x48FA;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED27__VI  = 0x48FB;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED28__VI  = 0x48FC;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED29__VI  = 0x48FD;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED3__VI   = 0x48E3;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED30__VI  = 0x48FE;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED31__VI  = 0x48FF;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED4__VI   = 0x48E4;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED5__VI   = 0x48E5;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED6__VI   = 0x48E6;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED7__VI   = 0x48E7;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED8__VI   = 0x48E8;
static constexpr u32 mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED9__VI   = 0x48E9;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED0__VI   = 0x4900;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED1__VI   = 0x4901;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED10__VI  = 0x490A;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED11__VI  = 0x490B;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED12__VI  = 0x490C;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED13__VI  = 0x490D;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED14__VI  = 0x490E;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED15__VI  = 0x490F;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED16__VI  = 0x4910;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED17__VI  = 0x4911;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED18__VI  = 0x4912;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED19__VI  = 0x4913;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED2__VI   = 0x4902;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED20__VI  = 0x4914;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED21__VI  = 0x4915;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED22__VI  = 0x4916;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED23__VI  = 0x4917;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED24__VI  = 0x4918;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED25__VI  = 0x4919;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED26__VI  = 0x491A;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED27__VI  = 0x491B;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED28__VI  = 0x491C;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED29__VI  = 0x491D;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED3__VI   = 0x4903;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED30__VI  = 0x491E;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED31__VI  = 0x491F;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED4__VI   = 0x4904;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED5__VI   = 0x4905;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED6__VI   = 0x4906;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED7__VI   = 0x4907;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED8__VI   = 0x4908;
static constexpr u32 mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED9__VI   = 0x4909;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED0__VI   = 0x4920;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED1__VI   = 0x4921;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED10__VI  = 0x492A;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED11__VI  = 0x492B;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED12__VI  = 0x492C;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED13__VI  = 0x492D;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED14__VI  = 0x492E;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED15__VI  = 0x492F;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED16__VI  = 0x4930;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED17__VI  = 0x4931;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED18__VI  = 0x4932;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED19__VI  = 0x4933;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED2__VI   = 0x4922;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20__VI  = 0x4934;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED21__VI  = 0x4935;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED22__VI  = 0x4936;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED23__VI  = 0x4937;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED24__VI  = 0x4938;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED25__VI  = 0x4939;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED26__VI  = 0x493A;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED27__VI  = 0x493B;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED28__VI  = 0x493C;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED29__VI  = 0x493D;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED3__VI   = 0x4923;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED30__VI  = 0x493E;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED31__VI  = 0x493F;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED4__VI   = 0x4924;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED5__VI   = 0x4925;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED6__VI   = 0x4926;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED7__VI   = 0x4927;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED8__VI   = 0x4928;
static constexpr u32 mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED9__VI   = 0x4929;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED0__VI   = 0x4940;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED1__VI   = 0x4941;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED10__VI  = 0x494A;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED11__VI  = 0x494B;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED12__VI  = 0x494C;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED13__VI  = 0x494D;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED14__VI  = 0x494E;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED15__VI  = 0x494F;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED16__VI  = 0x4950;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED17__VI  = 0x4951;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED18__VI  = 0x4952;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED19__VI  = 0x4953;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED2__VI   = 0x4942;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED20__VI  = 0x4954;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED21__VI  = 0x4955;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED22__VI  = 0x4956;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED23__VI  = 0x4957;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED24__VI  = 0x4958;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED25__VI  = 0x4959;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED26__VI  = 0x495A;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED27__VI  = 0x495B;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED28__VI  = 0x495C;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED29__VI  = 0x495D;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED3__VI   = 0x4943;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED30__VI  = 0x495E;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED31__VI  = 0x495F;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED4__VI   = 0x4944;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED5__VI   = 0x4945;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED6__VI   = 0x4946;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED7__VI   = 0x4947;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED8__VI   = 0x4948;
static constexpr u32 mmDCIO_UNIPHY4_UNIPHY_MACRO_CNTL_RESERVED9__VI   = 0x4949;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED0__VI   = 0x4960;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED1__VI   = 0x4961;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED10__VI  = 0x496A;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED11__VI  = 0x496B;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED12__VI  = 0x496C;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED13__VI  = 0x496D;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED14__VI  = 0x496E;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED15__VI  = 0x496F;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED16__VI  = 0x4970;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED17__VI  = 0x4971;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED18__VI  = 0x4972;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED19__VI  = 0x4973;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED2__VI   = 0x4962;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED20__VI  = 0x4974;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED21__VI  = 0x4975;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED22__VI  = 0x4976;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED23__VI  = 0x4977;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED24__VI  = 0x4978;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED25__VI  = 0x4979;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED26__VI  = 0x497A;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED27__VI  = 0x497B;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED28__VI  = 0x497C;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED29__VI  = 0x497D;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED3__VI   = 0x4963;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED30__VI  = 0x497E;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED31__VI  = 0x497F;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED4__VI   = 0x4964;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED5__VI   = 0x4965;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED6__VI   = 0x4966;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED7__VI   = 0x4967;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED8__VI   = 0x4968;
static constexpr u32 mmDCIO_UNIPHY5_UNIPHY_MACRO_CNTL_RESERVED9__VI   = 0x4969;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED0__VI   = 0x4980;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED1__VI   = 0x4981;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED10__VI  = 0x498A;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED11__VI  = 0x498B;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED12__VI  = 0x498C;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED13__VI  = 0x498D;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED14__VI  = 0x498E;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED15__VI  = 0x498F;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED16__VI  = 0x4990;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED17__VI  = 0x4991;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED18__VI  = 0x4992;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED19__VI  = 0x4993;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED2__VI   = 0x4982;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED20__VI  = 0x4994;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED21__VI  = 0x4995;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED22__VI  = 0x4996;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED23__VI  = 0x4997;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED24__VI  = 0x4998;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED25__VI  = 0x4999;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED26__VI  = 0x499A;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED27__VI  = 0x499B;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED28__VI  = 0x499C;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED29__VI  = 0x499D;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED3__VI   = 0x4983;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED30__VI  = 0x499E;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED31__VI  = 0x499F;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED4__VI   = 0x4984;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED5__VI   = 0x4985;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED6__VI   = 0x4986;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED7__VI   = 0x4987;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED8__VI   = 0x4988;
static constexpr u32 mmDCIO_UNIPHY6_UNIPHY_MACRO_CNTL_RESERVED9__VI   = 0x4989;
static constexpr u32 mmDCIO_WRCMD_DELAY__VI                           = 0x4816;
static constexpr u32 mmDCI_CLK_CNTL__VI                               = 0x0319;
static constexpr u32 mmDCI_CLK_RAMP_CNTL__VI                          = 0x031A;
static constexpr u32 mmDCI_DEBUG_CONFIG__VI                           = 0x0320;
static constexpr u32 mmDCI_MEM_PWR_CNTL__VI                           = 0x031B;
static constexpr u32 mmDCI_MEM_PWR_CNTL2__VI                          = 0x031C;
static constexpr u32 mmDCI_MEM_PWR_CNTL3__VI                          = 0x031D;
static constexpr u32 mmDCI_MEM_PWR_STATUS__VI                         = 0x0317;
static constexpr u32 mmDCI_MEM_PWR_STATUS2__VI                        = 0x0318;
static constexpr u32 mmDCI_PG_DEBUG_CONFIG__VI                        = 0x1812;
static constexpr u32 mmDCI_SOFT_RESET__VI                             = 0x0328;
static constexpr u32 mmDCI_TEST_DEBUG_DATA__VI                        = 0x031F;
static constexpr u32 mmDCI_TEST_DEBUG_INDEX__VI                       = 0x031E;
static constexpr u32 mmDCO_CLK_CNTL__VI                               = 0x1864;
static constexpr u32 mmDCO_CLK_RAMP_CNTL__VI                          = 0x1865;
static constexpr u32 mmDCO_DCFE_EXT_VSYNC_CNTL__VI                    = 0x4830;
static constexpr u32 mmDCO_MEM_PWR_CTRL__VI                           = 0x1862;
static constexpr u32 mmDCO_MEM_PWR_CTRL2__VI                          = 0x1863;
static constexpr u32 mmDCO_MEM_PWR_STATUS__VI                         = 0x1861;
static constexpr u32 mmDCO_POWER_MANAGEMENT_CNTL__VI                  = 0x1868;
static constexpr u32 mmDCO_SCRATCH0__VI                               = 0x184E;
static constexpr u32 mmDCO_SCRATCH1__VI                               = 0x184F;
static constexpr u32 mmDCO_SCRATCH2__VI                               = 0x1850;
static constexpr u32 mmDCO_SCRATCH3__VI                               = 0x1851;
static constexpr u32 mmDCO_SCRATCH4__VI                               = 0x1852;
static constexpr u32 mmDCO_SCRATCH5__VI                               = 0x1853;
static constexpr u32 mmDCO_SCRATCH6__VI                               = 0x1854;
static constexpr u32 mmDCO_SCRATCH7__VI                               = 0x1855;
static constexpr u32 mmDCO_SOFT_RESET__VI                             = 0x1871;
static constexpr u32 mmDCO_STEREOSYNC_SEL__VI                         = 0x186E;
static constexpr u32 mmDCO_TEST_DEBUG_DATA__VI                        = 0x1870;
static constexpr u32 mmDCO_TEST_DEBUG_INDEX__VI                       = 0x186F;
static constexpr u32 mmDCP0_ALPHA_CONTROL__VI                         = 0x1ABC;
static constexpr u32 mmDCP0_COMM_MATRIXA_TRANS_C11_C12__VI            = 0x1A43;
static constexpr u32 mmDCP0_COMM_MATRIXA_TRANS_C13_C14__VI            = 0x1A44;
static constexpr u32 mmDCP0_COMM_MATRIXA_TRANS_C21_C22__VI            = 0x1A45;
static constexpr u32 mmDCP0_COMM_MATRIXA_TRANS_C23_C24__VI            = 0x1A46;
static constexpr u32 mmDCP0_COMM_MATRIXA_TRANS_C31_C32__VI            = 0x1A47;
static constexpr u32 mmDCP0_COMM_MATRIXA_TRANS_C33_C34__VI            = 0x1A48;
static constexpr u32 mmDCP0_COMM_MATRIXB_TRANS_C11_C12__VI            = 0x1A49;
static constexpr u32 mmDCP0_COMM_MATRIXB_TRANS_C13_C14__VI            = 0x1A4A;
static constexpr u32 mmDCP0_COMM_MATRIXB_TRANS_C21_C22__VI            = 0x1A4B;
static constexpr u32 mmDCP0_COMM_MATRIXB_TRANS_C23_C24__VI            = 0x1A4C;
static constexpr u32 mmDCP0_COMM_MATRIXB_TRANS_C31_C32__VI            = 0x1A4D;
static constexpr u32 mmDCP0_COMM_MATRIXB_TRANS_C33_C34__VI            = 0x1A4E;
static constexpr u32 mmDCP0_CUR2_COLOR1__VI                           = 0x1A75;
static constexpr u32 mmDCP0_CUR2_COLOR2__VI                           = 0x1A76;
static constexpr u32 mmDCP0_CUR2_CONTROL__VI                          = 0x1A6F;
static constexpr u32 mmDCP0_CUR2_HOT_SPOT__VI                         = 0x1A74;
static constexpr u32 mmDCP0_CUR2_POSITION__VI                         = 0x1A73;
static constexpr u32 mmDCP0_CUR2_SIZE__VI                             = 0x1A71;
static constexpr u32 mmDCP0_CUR2_STEREO_CONTROL__VI                   = 0x1A9B;
static constexpr u32 mmDCP0_CUR2_SURFACE_ADDRESS__VI                  = 0x1A70;
static constexpr u32 mmDCP0_CUR2_SURFACE_ADDRESS_HIGH__VI             = 0x1A72;
static constexpr u32 mmDCP0_CUR2_UPDATE__VI                           = 0x1A77;
static constexpr u32 mmDCP0_CUR_REQUEST_FILTER_CNTL__VI               = 0x1A99;
static constexpr u32 mmDCP0_CUR_STEREO_CONTROL__VI                    = 0x1A9A;
static constexpr u32 mmDCP0_DCP_DEBUG2__VI                            = 0x1A98;
static constexpr u32 mmDCP0_DCP_FP_CONVERTED_FIELD__VI                = 0x1A65;
static constexpr u32 mmDCP0_DCP_GSL_CONTROL__VI                       = 0x1A90;
static constexpr u32 mmDCP0_DCP_RANDOM_SEEDS__VI                      = 0x1A61;
static constexpr u32 mmDCP0_DCP_SPATIAL_DITHER_CNTL__VI               = 0x1A60;
static constexpr u32 mmDCP0_DC_LUT_VGA_ACCESS_ENABLE__VI              = 0x1A7D;
static constexpr u32 mmDCP0_DEGAMMA_CONTROL__VI                       = 0x1A58;
static constexpr u32 mmDCP0_DENORM_CONTROL__VI                        = 0x1A50;
static constexpr u32 mmDCP0_GAMUT_REMAP_C11_C12__VI                   = 0x1A5A;
static constexpr u32 mmDCP0_GAMUT_REMAP_C13_C14__VI                   = 0x1A5B;
static constexpr u32 mmDCP0_GAMUT_REMAP_C21_C22__VI                   = 0x1A5C;
static constexpr u32 mmDCP0_GAMUT_REMAP_C23_C24__VI                   = 0x1A5D;
static constexpr u32 mmDCP0_GAMUT_REMAP_C31_C32__VI                   = 0x1A5E;
static constexpr u32 mmDCP0_GAMUT_REMAP_C33_C34__VI                   = 0x1A5F;
static constexpr u32 mmDCP0_GAMUT_REMAP_CONTROL__VI                   = 0x1A59;
static constexpr u32 mmDCP0_GRPH_FLIP_RATE_CNTL__VI                   = 0x1A8E;
static constexpr u32 mmDCP0_GRPH_STEREOSYNC_FLIP__VI                  = 0x1A97;
static constexpr u32 mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL__VI    = 0x1A9F;
static constexpr u32 mmDCP0_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__VI  = 0x1ABF;
static constexpr u32 mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS__VI    = 0x1ABD;
static constexpr u32 mmDCP0_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH__VI  = 0x1ABE;
static constexpr u32 mmDCP0_HW_ROTATION__VI                           = 0x1A9E;
static constexpr u32 mmDCP0_INPUT_CSC_C11_C12__VI                     = 0x1A36;
static constexpr u32 mmDCP0_INPUT_CSC_C13_C14__VI                     = 0x1A37;
static constexpr u32 mmDCP0_INPUT_CSC_C21_C22__VI                     = 0x1A38;
static constexpr u32 mmDCP0_INPUT_CSC_C23_C24__VI                     = 0x1A39;
static constexpr u32 mmDCP0_INPUT_CSC_C31_C32__VI                     = 0x1A3A;
static constexpr u32 mmDCP0_INPUT_CSC_C33_C34__VI                     = 0x1A3B;
static constexpr u32 mmDCP0_INPUT_CSC_CONTROL__VI                     = 0x1A35;
static constexpr u32 mmDCP0_INPUT_GAMMA_CONTROL__VI                   = 0x1A10;
static constexpr u32 mmDCP0_KEY_CONTROL__VI                           = 0x1A53;
static constexpr u32 mmDCP0_KEY_RANGE_ALPHA__VI                       = 0x1A54;
static constexpr u32 mmDCP0_KEY_RANGE_BLUE__VI                        = 0x1A57;
static constexpr u32 mmDCP0_KEY_RANGE_GREEN__VI                       = 0x1A56;
static constexpr u32 mmDCP0_KEY_RANGE_RED__VI                         = 0x1A55;
static constexpr u32 mmDCP0_OUTPUT_CSC_C11_C12__VI                    = 0x1A3D;
static constexpr u32 mmDCP0_OUTPUT_CSC_C13_C14__VI                    = 0x1A3E;
static constexpr u32 mmDCP0_OUTPUT_CSC_C21_C22__VI                    = 0x1A3F;
static constexpr u32 mmDCP0_OUTPUT_CSC_C23_C24__VI                    = 0x1A40;
static constexpr u32 mmDCP0_OUTPUT_CSC_C31_C32__VI                    = 0x1A41;
static constexpr u32 mmDCP0_OUTPUT_CSC_C33_C34__VI                    = 0x1A42;
static constexpr u32 mmDCP0_OUTPUT_CSC_CONTROL__VI                    = 0x1A3C;
static constexpr u32 mmDCP0_OUT_CLAMP_CONTROL_B_CB__VI                = 0x1A9D;
static constexpr u32 mmDCP0_OUT_CLAMP_CONTROL_G_Y__VI                 = 0x1A9C;
static constexpr u32 mmDCP0_OUT_CLAMP_CONTROL_R_CR__VI                = 0x1A52;
static constexpr u32 mmDCP0_OUT_ROUND_CONTROL__VI                     = 0x1A51;
static constexpr u32 mmDCP0_OVL_SECONDARY_SURFACE_ADDRESS__VI         = 0x1A92;
static constexpr u32 mmDCP0_OVL_SECONDARY_SURFACE_ADDRESS_HIGH__VI    = 0x1A94;
static constexpr u32 mmDCP0_OVL_STEREOSYNC_FLIP__VI                   = 0x1A93;
static constexpr u32 mmDCP0_PRESCALE_GRPH_CONTROL__VI                 = 0x1A2D;
static constexpr u32 mmDCP0_PRESCALE_OVL_CONTROL__VI                  = 0x1A31;
static constexpr u32 mmDCP0_PRESCALE_VALUES_GRPH_B__VI                = 0x1A30;
static constexpr u32 mmDCP0_PRESCALE_VALUES_GRPH_G__VI                = 0x1A2F;
static constexpr u32 mmDCP0_PRESCALE_VALUES_GRPH_R__VI                = 0x1A2E;
static constexpr u32 mmDCP0_PRESCALE_VALUES_OVL_CB__VI                = 0x1A32;
static constexpr u32 mmDCP0_PRESCALE_VALUES_OVL_CR__VI                = 0x1A34;
static constexpr u32 mmDCP0_PRESCALE_VALUES_OVL_Y__VI                 = 0x1A33;
static constexpr u32 mmDCP0_REGAMMA_CNTLA_END_CNTL1__VI               = 0x1AA6;
static constexpr u32 mmDCP0_REGAMMA_CNTLA_END_CNTL2__VI               = 0x1AA7;
static constexpr u32 mmDCP0_REGAMMA_CNTLA_REGION_0_1__VI              = 0x1AA8;
static constexpr u32 mmDCP0_REGAMMA_CNTLA_REGION_10_11__VI            = 0x1AAD;
static constexpr u32 mmDCP0_REGAMMA_CNTLA_REGION_12_13__VI            = 0x1AAE;
static constexpr u32 mmDCP0_REGAMMA_CNTLA_REGION_14_15__VI            = 0x1AAF;
static constexpr u32 mmDCP0_REGAMMA_CNTLA_REGION_2_3__VI              = 0x1AA9;
static constexpr u32 mmDCP0_REGAMMA_CNTLA_REGION_4_5__VI              = 0x1AAA;
static constexpr u32 mmDCP0_REGAMMA_CNTLA_REGION_6_7__VI              = 0x1AAB;
static constexpr u32 mmDCP0_REGAMMA_CNTLA_REGION_8_9__VI              = 0x1AAC;
static constexpr u32 mmDCP0_REGAMMA_CNTLA_SLOPE_CNTL__VI              = 0x1AA5;
static constexpr u32 mmDCP0_REGAMMA_CNTLA_START_CNTL__VI              = 0x1AA4;
static constexpr u32 mmDCP0_REGAMMA_CNTLB_END_CNTL1__VI               = 0x1AB2;
static constexpr u32 mmDCP0_REGAMMA_CNTLB_END_CNTL2__VI               = 0x1AB3;
static constexpr u32 mmDCP0_REGAMMA_CNTLB_REGION_0_1__VI              = 0x1AB4;
static constexpr u32 mmDCP0_REGAMMA_CNTLB_REGION_10_11__VI            = 0x1AB9;
static constexpr u32 mmDCP0_REGAMMA_CNTLB_REGION_12_13__VI            = 0x1ABA;
static constexpr u32 mmDCP0_REGAMMA_CNTLB_REGION_14_15__VI            = 0x1ABB;
static constexpr u32 mmDCP0_REGAMMA_CNTLB_REGION_2_3__VI              = 0x1AB5;
static constexpr u32 mmDCP0_REGAMMA_CNTLB_REGION_4_5__VI              = 0x1AB6;
static constexpr u32 mmDCP0_REGAMMA_CNTLB_REGION_6_7__VI              = 0x1AB7;
static constexpr u32 mmDCP0_REGAMMA_CNTLB_REGION_8_9__VI              = 0x1AB8;
static constexpr u32 mmDCP0_REGAMMA_CNTLB_SLOPE_CNTL__VI              = 0x1AB1;
static constexpr u32 mmDCP0_REGAMMA_CNTLB_START_CNTL__VI              = 0x1AB0;
static constexpr u32 mmDCP0_REGAMMA_CONTROL__VI                       = 0x1AA0;
static constexpr u32 mmDCP0_REGAMMA_LUT_DATA__VI                      = 0x1AA2;
static constexpr u32 mmDCP0_REGAMMA_LUT_INDEX__VI                     = 0x1AA1;
static constexpr u32 mmDCP0_REGAMMA_LUT_WRITE_EN_MASK__VI             = 0x1AA3;
static constexpr u32 mmDCP1_ALPHA_CONTROL__VI                         = 0x1CBC;
static constexpr u32 mmDCP1_COMM_MATRIXA_TRANS_C11_C12__VI            = 0x1C43;
static constexpr u32 mmDCP1_COMM_MATRIXA_TRANS_C13_C14__VI            = 0x1C44;
static constexpr u32 mmDCP1_COMM_MATRIXA_TRANS_C21_C22__VI            = 0x1C45;
static constexpr u32 mmDCP1_COMM_MATRIXA_TRANS_C23_C24__VI            = 0x1C46;
static constexpr u32 mmDCP1_COMM_MATRIXA_TRANS_C31_C32__VI            = 0x1C47;
static constexpr u32 mmDCP1_COMM_MATRIXA_TRANS_C33_C34__VI            = 0x1C48;
static constexpr u32 mmDCP1_COMM_MATRIXB_TRANS_C11_C12__VI            = 0x1C49;
static constexpr u32 mmDCP1_COMM_MATRIXB_TRANS_C13_C14__VI            = 0x1C4A;
static constexpr u32 mmDCP1_COMM_MATRIXB_TRANS_C21_C22__VI            = 0x1C4B;
static constexpr u32 mmDCP1_COMM_MATRIXB_TRANS_C23_C24__VI            = 0x1C4C;
static constexpr u32 mmDCP1_COMM_MATRIXB_TRANS_C31_C32__VI            = 0x1C4D;
static constexpr u32 mmDCP1_COMM_MATRIXB_TRANS_C33_C34__VI            = 0x1C4E;
static constexpr u32 mmDCP1_CUR2_COLOR1__VI                           = 0x1C75;
static constexpr u32 mmDCP1_CUR2_COLOR2__VI                           = 0x1C76;
static constexpr u32 mmDCP1_CUR2_CONTROL__VI                          = 0x1C6F;
static constexpr u32 mmDCP1_CUR2_HOT_SPOT__VI                         = 0x1C74;
static constexpr u32 mmDCP1_CUR2_POSITION__VI                         = 0x1C73;
static constexpr u32 mmDCP1_CUR2_SIZE__VI                             = 0x1C71;
static constexpr u32 mmDCP1_CUR2_STEREO_CONTROL__VI                   = 0x1C9B;
static constexpr u32 mmDCP1_CUR2_SURFACE_ADDRESS__VI                  = 0x1C70;
static constexpr u32 mmDCP1_CUR2_SURFACE_ADDRESS_HIGH__VI             = 0x1C72;
static constexpr u32 mmDCP1_CUR2_UPDATE__VI                           = 0x1C77;
static constexpr u32 mmDCP1_CUR_COLOR1__VI                            = 0x1C6C;
static constexpr u32 mmDCP1_CUR_COLOR2__VI                            = 0x1C6D;
static constexpr u32 mmDCP1_CUR_CONTROL__VI                           = 0x1C66;
static constexpr u32 mmDCP1_CUR_HOT_SPOT__VI                          = 0x1C6B;
static constexpr u32 mmDCP1_CUR_POSITION__VI                          = 0x1C6A;
static constexpr u32 mmDCP1_CUR_REQUEST_FILTER_CNTL__VI               = 0x1C99;
static constexpr u32 mmDCP1_CUR_SIZE__VI                              = 0x1C68;
static constexpr u32 mmDCP1_CUR_STEREO_CONTROL__VI                    = 0x1C9A;
static constexpr u32 mmDCP1_CUR_SURFACE_ADDRESS__VI                   = 0x1C67;
static constexpr u32 mmDCP1_CUR_SURFACE_ADDRESS_HIGH__VI              = 0x1C69;
static constexpr u32 mmDCP1_CUR_UPDATE__VI                            = 0x1C6E;
static constexpr u32 mmDCP1_DCP_CRC_CONTROL__VI                       = 0x1C87;
static constexpr u32 mmDCP1_DCP_CRC_CURRENT__VI                       = 0x1C89;
static constexpr u32 mmDCP1_DCP_CRC_LAST__VI                          = 0x1C8B;
static constexpr u32 mmDCP1_DCP_CRC_MASK__VI                          = 0x1C88;
static constexpr u32 mmDCP1_DCP_DEBUG__VI                             = 0x1C8D;
static constexpr u32 mmDCP1_DCP_DEBUG2__VI                            = 0x1C98;
static constexpr u32 mmDCP1_DCP_FP_CONVERTED_FIELD__VI                = 0x1C65;
static constexpr u32 mmDCP1_DCP_GSL_CONTROL__VI                       = 0x1C90;
static constexpr u32 mmDCP1_DCP_LB_DATA_GAP_BETWEEN_CHUNK__VI         = 0x1C91;
static constexpr u32 mmDCP1_DCP_RANDOM_SEEDS__VI                      = 0x1C61;
static constexpr u32 mmDCP1_DCP_SPATIAL_DITHER_CNTL__VI               = 0x1C60;
static constexpr u32 mmDCP1_DCP_TEST_DEBUG_DATA__VI                   = 0x1C96;
static constexpr u32 mmDCP1_DCP_TEST_DEBUG_INDEX__VI                  = 0x1C95;
static constexpr u32 mmDCP1_DC_LUT_30_COLOR__VI                       = 0x1C7C;
static constexpr u32 mmDCP1_DC_LUT_AUTOFILL__VI                       = 0x1C7F;
static constexpr u32 mmDCP1_DC_LUT_BLACK_OFFSET_BLUE__VI              = 0x1C81;
static constexpr u32 mmDCP1_DC_LUT_BLACK_OFFSET_GREEN__VI             = 0x1C82;
static constexpr u32 mmDCP1_DC_LUT_BLACK_OFFSET_RED__VI               = 0x1C83;
static constexpr u32 mmDCP1_DC_LUT_CONTROL__VI                        = 0x1C80;
static constexpr u32 mmDCP1_DC_LUT_PWL_DATA__VI                       = 0x1C7B;
static constexpr u32 mmDCP1_DC_LUT_RW_INDEX__VI                       = 0x1C79;
static constexpr u32 mmDCP1_DC_LUT_RW_MODE__VI                        = 0x1C78;
static constexpr u32 mmDCP1_DC_LUT_SEQ_COLOR__VI                      = 0x1C7A;
static constexpr u32 mmDCP1_DC_LUT_VGA_ACCESS_ENABLE__VI              = 0x1C7D;
static constexpr u32 mmDCP1_DC_LUT_WHITE_OFFSET_BLUE__VI              = 0x1C84;
static constexpr u32 mmDCP1_DC_LUT_WHITE_OFFSET_GREEN__VI             = 0x1C85;
static constexpr u32 mmDCP1_DC_LUT_WHITE_OFFSET_RED__VI               = 0x1C86;
static constexpr u32 mmDCP1_DC_LUT_WRITE_EN_MASK__VI                  = 0x1C7E;
static constexpr u32 mmDCP1_DEGAMMA_CONTROL__VI                       = 0x1C58;
static constexpr u32 mmDCP1_DENORM_CONTROL__VI                        = 0x1C50;
static constexpr u32 mmDCP1_GAMUT_REMAP_C11_C12__VI                   = 0x1C5A;
static constexpr u32 mmDCP1_GAMUT_REMAP_C13_C14__VI                   = 0x1C5B;
static constexpr u32 mmDCP1_GAMUT_REMAP_C21_C22__VI                   = 0x1C5C;
static constexpr u32 mmDCP1_GAMUT_REMAP_C23_C24__VI                   = 0x1C5D;
static constexpr u32 mmDCP1_GAMUT_REMAP_C31_C32__VI                   = 0x1C5E;
static constexpr u32 mmDCP1_GAMUT_REMAP_C33_C34__VI                   = 0x1C5F;
static constexpr u32 mmDCP1_GAMUT_REMAP_CONTROL__VI                   = 0x1C59;
static constexpr u32 mmDCP1_GRPH_COMPRESS_PITCH__VI                   = 0x1C1A;
static constexpr u32 mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS__VI         = 0x1C19;
static constexpr u32 mmDCP1_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH__VI    = 0x1C1B;
static constexpr u32 mmDCP1_GRPH_CONTROL__SI__CI                      = 0x1D01;
static constexpr u32 mmDCP1_GRPH_CONTROL__VI                          = 0x1C01;
static constexpr u32 mmDCP1_GRPH_DFQ_CONTROL__VI                      = 0x1C14;
static constexpr u32 mmDCP1_GRPH_DFQ_STATUS__VI                       = 0x1C15;
static constexpr u32 mmDCP1_GRPH_ENABLE__VI                           = 0x1C00;
static constexpr u32 mmDCP1_GRPH_FLIP_CONTROL__SI__CI                 = 0x1D12;
static constexpr u32 mmDCP1_GRPH_FLIP_CONTROL__VI                     = 0x1C12;
static constexpr u32 mmDCP1_GRPH_FLIP_RATE_CNTL__VI                   = 0x1C8E;
static constexpr u32 mmDCP1_GRPH_INTERRUPT_CONTROL__VI                = 0x1C17;
static constexpr u32 mmDCP1_GRPH_INTERRUPT_STATUS__VI                 = 0x1C16;
static constexpr u32 mmDCP1_GRPH_LUT_10BIT_BYPASS__VI                 = 0x1C02;
static constexpr u32 mmDCP1_GRPH_PITCH__SI__CI                        = 0x1D06;
static constexpr u32 mmDCP1_GRPH_PITCH__VI                            = 0x1C06;
static constexpr u32 mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS__SI__CI      = 0x1D04;
static constexpr u32 mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS__VI          = 0x1C04;
static constexpr u32 mmDCP1_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH__VI     = 0x1C07;
static constexpr u32 mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS__VI        = 0x1C05;
static constexpr u32 mmDCP1_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH__VI   = 0x1C08;
static constexpr u32 mmDCP1_GRPH_STEREOSYNC_FLIP__VI                  = 0x1C97;
static constexpr u32 mmDCP1_GRPH_SURFACE_ADDRESS_HIGH_INUSE__VI       = 0x1C18;
static constexpr u32 mmDCP1_GRPH_SURFACE_ADDRESS_INUSE__VI            = 0x1C13;
static constexpr u32 mmDCP1_GRPH_SURFACE_OFFSET_X__VI                 = 0x1C09;
static constexpr u32 mmDCP1_GRPH_SURFACE_OFFSET_Y__VI                 = 0x1C0A;
static constexpr u32 mmDCP1_GRPH_SWAP_CNTL__VI                        = 0x1C03;
static constexpr u32 mmDCP1_GRPH_UPDATE__SI__CI                       = 0x1D11;
static constexpr u32 mmDCP1_GRPH_UPDATE__VI                           = 0x1C11;
static constexpr u32 mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL__VI    = 0x1C9F;
static constexpr u32 mmDCP1_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__VI  = 0x1CBF;
static constexpr u32 mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS__VI    = 0x1CBD;
static constexpr u32 mmDCP1_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH__VI  = 0x1CBE;
static constexpr u32 mmDCP1_GRPH_X_END__VI                            = 0x1C0D;
static constexpr u32 mmDCP1_GRPH_X_START__VI                          = 0x1C0B;
static constexpr u32 mmDCP1_GRPH_Y_END__VI                            = 0x1C0E;
static constexpr u32 mmDCP1_GRPH_Y_START__VI                          = 0x1C0C;
static constexpr u32 mmDCP1_HW_ROTATION__VI                           = 0x1C9E;
static constexpr u32 mmDCP1_INPUT_CSC_C11_C12__VI                     = 0x1C36;
static constexpr u32 mmDCP1_INPUT_CSC_C13_C14__VI                     = 0x1C37;
static constexpr u32 mmDCP1_INPUT_CSC_C21_C22__VI                     = 0x1C38;
static constexpr u32 mmDCP1_INPUT_CSC_C23_C24__VI                     = 0x1C39;
static constexpr u32 mmDCP1_INPUT_CSC_C31_C32__VI                     = 0x1C3A;
static constexpr u32 mmDCP1_INPUT_CSC_C33_C34__VI                     = 0x1C3B;
static constexpr u32 mmDCP1_INPUT_CSC_CONTROL__VI                     = 0x1C35;
static constexpr u32 mmDCP1_INPUT_GAMMA_CONTROL__VI                   = 0x1C10;
static constexpr u32 mmDCP1_KEY_CONTROL__VI                           = 0x1C53;
static constexpr u32 mmDCP1_KEY_RANGE_ALPHA__VI                       = 0x1C54;
static constexpr u32 mmDCP1_KEY_RANGE_BLUE__VI                        = 0x1C57;
static constexpr u32 mmDCP1_KEY_RANGE_GREEN__VI                       = 0x1C56;
static constexpr u32 mmDCP1_KEY_RANGE_RED__VI                         = 0x1C55;
static constexpr u32 mmDCP1_OUTPUT_CSC_C11_C12__VI                    = 0x1C3D;
static constexpr u32 mmDCP1_OUTPUT_CSC_C13_C14__VI                    = 0x1C3E;
static constexpr u32 mmDCP1_OUTPUT_CSC_C21_C22__VI                    = 0x1C3F;
static constexpr u32 mmDCP1_OUTPUT_CSC_C23_C24__VI                    = 0x1C40;
static constexpr u32 mmDCP1_OUTPUT_CSC_C31_C32__VI                    = 0x1C41;
static constexpr u32 mmDCP1_OUTPUT_CSC_C33_C34__VI                    = 0x1C42;
static constexpr u32 mmDCP1_OUTPUT_CSC_CONTROL__VI                    = 0x1C3C;
static constexpr u32 mmDCP1_OUT_CLAMP_CONTROL_B_CB__VI                = 0x1C9D;
static constexpr u32 mmDCP1_OUT_CLAMP_CONTROL_G_Y__VI                 = 0x1C9C;
static constexpr u32 mmDCP1_OUT_CLAMP_CONTROL_R_CR__VI                = 0x1C52;
static constexpr u32 mmDCP1_OUT_ROUND_CONTROL__VI                     = 0x1C51;
static constexpr u32 mmDCP1_OVLSCL_EDGE_PIXEL_CNTL__VI                = 0x1C2C;
static constexpr u32 mmDCP1_OVL_CONTROL1__VI                          = 0x1C1D;
static constexpr u32 mmDCP1_OVL_CONTROL2__VI                          = 0x1C1E;
static constexpr u32 mmDCP1_OVL_DFQ_CONTROL__VI                       = 0x1C29;
static constexpr u32 mmDCP1_OVL_DFQ_STATUS__VI                        = 0x1C2A;
static constexpr u32 mmDCP1_OVL_ENABLE__VI                            = 0x1C1C;
static constexpr u32 mmDCP1_OVL_END__VI                               = 0x1C26;
static constexpr u32 mmDCP1_OVL_PITCH__VI                             = 0x1C21;
static constexpr u32 mmDCP1_OVL_SECONDARY_SURFACE_ADDRESS__VI         = 0x1C92;
static constexpr u32 mmDCP1_OVL_SECONDARY_SURFACE_ADDRESS_HIGH__VI    = 0x1C94;
static constexpr u32 mmDCP1_OVL_START__VI                             = 0x1C25;
static constexpr u32 mmDCP1_OVL_STEREOSYNC_FLIP__VI                   = 0x1C93;
static constexpr u32 mmDCP1_OVL_SURFACE_ADDRESS__SI__CI               = 0x1D20;
static constexpr u32 mmDCP1_OVL_SURFACE_ADDRESS__VI                   = 0x1C20;
static constexpr u32 mmDCP1_OVL_SURFACE_ADDRESS_HIGH__VI              = 0x1C22;
static constexpr u32 mmDCP1_OVL_SURFACE_ADDRESS_HIGH_INUSE__VI        = 0x1C2B;
static constexpr u32 mmDCP1_OVL_SURFACE_ADDRESS_INUSE__VI             = 0x1C28;
static constexpr u32 mmDCP1_OVL_SURFACE_OFFSET_X__VI                  = 0x1C23;
static constexpr u32 mmDCP1_OVL_SURFACE_OFFSET_Y__VI                  = 0x1C24;
static constexpr u32 mmDCP1_OVL_SWAP_CNTL__VI                         = 0x1C1F;
static constexpr u32 mmDCP1_OVL_UPDATE__VI                            = 0x1C27;
static constexpr u32 mmDCP1_PRESCALE_GRPH_CONTROL__VI                 = 0x1C2D;
static constexpr u32 mmDCP1_PRESCALE_OVL_CONTROL__VI                  = 0x1C31;
static constexpr u32 mmDCP1_PRESCALE_VALUES_GRPH_B__VI                = 0x1C30;
static constexpr u32 mmDCP1_PRESCALE_VALUES_GRPH_G__VI                = 0x1C2F;
static constexpr u32 mmDCP1_PRESCALE_VALUES_GRPH_R__VI                = 0x1C2E;
static constexpr u32 mmDCP1_PRESCALE_VALUES_OVL_CB__VI                = 0x1C32;
static constexpr u32 mmDCP1_PRESCALE_VALUES_OVL_CR__VI                = 0x1C34;
static constexpr u32 mmDCP1_PRESCALE_VALUES_OVL_Y__VI                 = 0x1C33;
static constexpr u32 mmDCP1_REGAMMA_CNTLA_END_CNTL1__VI               = 0x1CA6;
static constexpr u32 mmDCP1_REGAMMA_CNTLA_END_CNTL2__VI               = 0x1CA7;
static constexpr u32 mmDCP1_REGAMMA_CNTLA_REGION_0_1__VI              = 0x1CA8;
static constexpr u32 mmDCP1_REGAMMA_CNTLA_REGION_10_11__VI            = 0x1CAD;
static constexpr u32 mmDCP1_REGAMMA_CNTLA_REGION_12_13__VI            = 0x1CAE;
static constexpr u32 mmDCP1_REGAMMA_CNTLA_REGION_14_15__VI            = 0x1CAF;
static constexpr u32 mmDCP1_REGAMMA_CNTLA_REGION_2_3__VI              = 0x1CA9;
static constexpr u32 mmDCP1_REGAMMA_CNTLA_REGION_4_5__VI              = 0x1CAA;
static constexpr u32 mmDCP1_REGAMMA_CNTLA_REGION_6_7__VI              = 0x1CAB;
static constexpr u32 mmDCP1_REGAMMA_CNTLA_REGION_8_9__VI              = 0x1CAC;
static constexpr u32 mmDCP1_REGAMMA_CNTLA_SLOPE_CNTL__VI              = 0x1CA5;
static constexpr u32 mmDCP1_REGAMMA_CNTLA_START_CNTL__VI              = 0x1CA4;
static constexpr u32 mmDCP1_REGAMMA_CNTLB_END_CNTL1__VI               = 0x1CB2;
static constexpr u32 mmDCP1_REGAMMA_CNTLB_END_CNTL2__VI               = 0x1CB3;
static constexpr u32 mmDCP1_REGAMMA_CNTLB_REGION_0_1__VI              = 0x1CB4;
static constexpr u32 mmDCP1_REGAMMA_CNTLB_REGION_10_11__VI            = 0x1CB9;
static constexpr u32 mmDCP1_REGAMMA_CNTLB_REGION_12_13__VI            = 0x1CBA;
static constexpr u32 mmDCP1_REGAMMA_CNTLB_REGION_14_15__VI            = 0x1CBB;
static constexpr u32 mmDCP1_REGAMMA_CNTLB_REGION_2_3__VI              = 0x1CB5;
static constexpr u32 mmDCP1_REGAMMA_CNTLB_REGION_4_5__VI              = 0x1CB6;
static constexpr u32 mmDCP1_REGAMMA_CNTLB_REGION_6_7__VI              = 0x1CB7;
static constexpr u32 mmDCP1_REGAMMA_CNTLB_REGION_8_9__VI              = 0x1CB8;
static constexpr u32 mmDCP1_REGAMMA_CNTLB_SLOPE_CNTL__VI              = 0x1CB1;
static constexpr u32 mmDCP1_REGAMMA_CNTLB_START_CNTL__VI              = 0x1CB0;
static constexpr u32 mmDCP1_REGAMMA_CONTROL__VI                       = 0x1CA0;
static constexpr u32 mmDCP1_REGAMMA_LUT_DATA__VI                      = 0x1CA2;
static constexpr u32 mmDCP1_REGAMMA_LUT_INDEX__VI                     = 0x1CA1;
static constexpr u32 mmDCP1_REGAMMA_LUT_WRITE_EN_MASK__VI             = 0x1CA3;
static constexpr u32 mmDCP2_ALPHA_CONTROL__VI                         = 0x1EBC;
static constexpr u32 mmDCP2_COMM_MATRIXA_TRANS_C11_C12__VI            = 0x1E43;
static constexpr u32 mmDCP2_COMM_MATRIXA_TRANS_C13_C14__VI            = 0x1E44;
static constexpr u32 mmDCP2_COMM_MATRIXA_TRANS_C21_C22__VI            = 0x1E45;
static constexpr u32 mmDCP2_COMM_MATRIXA_TRANS_C23_C24__VI            = 0x1E46;
static constexpr u32 mmDCP2_COMM_MATRIXA_TRANS_C31_C32__VI            = 0x1E47;
static constexpr u32 mmDCP2_COMM_MATRIXA_TRANS_C33_C34__VI            = 0x1E48;
static constexpr u32 mmDCP2_COMM_MATRIXB_TRANS_C11_C12__VI            = 0x1E49;
static constexpr u32 mmDCP2_COMM_MATRIXB_TRANS_C13_C14__VI            = 0x1E4A;
static constexpr u32 mmDCP2_COMM_MATRIXB_TRANS_C21_C22__VI            = 0x1E4B;
static constexpr u32 mmDCP2_COMM_MATRIXB_TRANS_C23_C24__VI            = 0x1E4C;
static constexpr u32 mmDCP2_COMM_MATRIXB_TRANS_C31_C32__VI            = 0x1E4D;
static constexpr u32 mmDCP2_COMM_MATRIXB_TRANS_C33_C34__VI            = 0x1E4E;
static constexpr u32 mmDCP2_CUR2_COLOR1__VI                           = 0x1E75;
static constexpr u32 mmDCP2_CUR2_COLOR2__VI                           = 0x1E76;
static constexpr u32 mmDCP2_CUR2_CONTROL__VI                          = 0x1E6F;
static constexpr u32 mmDCP2_CUR2_HOT_SPOT__VI                         = 0x1E74;
static constexpr u32 mmDCP2_CUR2_POSITION__VI                         = 0x1E73;
static constexpr u32 mmDCP2_CUR2_SIZE__VI                             = 0x1E71;
static constexpr u32 mmDCP2_CUR2_STEREO_CONTROL__VI                   = 0x1E9B;
static constexpr u32 mmDCP2_CUR2_SURFACE_ADDRESS__VI                  = 0x1E70;
static constexpr u32 mmDCP2_CUR2_SURFACE_ADDRESS_HIGH__VI             = 0x1E72;
static constexpr u32 mmDCP2_CUR2_UPDATE__VI                           = 0x1E77;
static constexpr u32 mmDCP2_CUR_COLOR1__VI                            = 0x1E6C;
static constexpr u32 mmDCP2_CUR_COLOR2__VI                            = 0x1E6D;
static constexpr u32 mmDCP2_CUR_CONTROL__VI                           = 0x1E66;
static constexpr u32 mmDCP2_CUR_HOT_SPOT__VI                          = 0x1E6B;
static constexpr u32 mmDCP2_CUR_POSITION__VI                          = 0x1E6A;
static constexpr u32 mmDCP2_CUR_REQUEST_FILTER_CNTL__VI               = 0x1E99;
static constexpr u32 mmDCP2_CUR_SIZE__VI                              = 0x1E68;
static constexpr u32 mmDCP2_CUR_STEREO_CONTROL__VI                    = 0x1E9A;
static constexpr u32 mmDCP2_CUR_SURFACE_ADDRESS__VI                   = 0x1E67;
static constexpr u32 mmDCP2_CUR_SURFACE_ADDRESS_HIGH__VI              = 0x1E69;
static constexpr u32 mmDCP2_CUR_UPDATE__VI                            = 0x1E6E;
static constexpr u32 mmDCP2_DCP_CRC_CONTROL__VI                       = 0x1E87;
static constexpr u32 mmDCP2_DCP_CRC_CURRENT__VI                       = 0x1E89;
static constexpr u32 mmDCP2_DCP_CRC_LAST__VI                          = 0x1E8B;
static constexpr u32 mmDCP2_DCP_CRC_MASK__VI                          = 0x1E88;
static constexpr u32 mmDCP2_DCP_DEBUG__VI                             = 0x1E8D;
static constexpr u32 mmDCP2_DCP_DEBUG2__VI                            = 0x1E98;
static constexpr u32 mmDCP2_DCP_FP_CONVERTED_FIELD__VI                = 0x1E65;
static constexpr u32 mmDCP2_DCP_GSL_CONTROL__VI                       = 0x1E90;
static constexpr u32 mmDCP2_DCP_LB_DATA_GAP_BETWEEN_CHUNK__VI         = 0x1E91;
static constexpr u32 mmDCP2_DCP_RANDOM_SEEDS__VI                      = 0x1E61;
static constexpr u32 mmDCP2_DCP_SPATIAL_DITHER_CNTL__VI               = 0x1E60;
static constexpr u32 mmDCP2_DCP_TEST_DEBUG_DATA__VI                   = 0x1E96;
static constexpr u32 mmDCP2_DCP_TEST_DEBUG_INDEX__VI                  = 0x1E95;
static constexpr u32 mmDCP2_DC_LUT_30_COLOR__VI                       = 0x1E7C;
static constexpr u32 mmDCP2_DC_LUT_AUTOFILL__VI                       = 0x1E7F;
static constexpr u32 mmDCP2_DC_LUT_BLACK_OFFSET_BLUE__VI              = 0x1E81;
static constexpr u32 mmDCP2_DC_LUT_BLACK_OFFSET_GREEN__VI             = 0x1E82;
static constexpr u32 mmDCP2_DC_LUT_BLACK_OFFSET_RED__VI               = 0x1E83;
static constexpr u32 mmDCP2_DC_LUT_CONTROL__VI                        = 0x1E80;
static constexpr u32 mmDCP2_DC_LUT_PWL_DATA__VI                       = 0x1E7B;
static constexpr u32 mmDCP2_DC_LUT_RW_INDEX__VI                       = 0x1E79;
static constexpr u32 mmDCP2_DC_LUT_RW_MODE__VI                        = 0x1E78;
static constexpr u32 mmDCP2_DC_LUT_SEQ_COLOR__VI                      = 0x1E7A;
static constexpr u32 mmDCP2_DC_LUT_VGA_ACCESS_ENABLE__VI              = 0x1E7D;
static constexpr u32 mmDCP2_DC_LUT_WHITE_OFFSET_BLUE__VI              = 0x1E84;
static constexpr u32 mmDCP2_DC_LUT_WHITE_OFFSET_GREEN__VI             = 0x1E85;
static constexpr u32 mmDCP2_DC_LUT_WHITE_OFFSET_RED__VI               = 0x1E86;
static constexpr u32 mmDCP2_DC_LUT_WRITE_EN_MASK__VI                  = 0x1E7E;
static constexpr u32 mmDCP2_DEGAMMA_CONTROL__VI                       = 0x1E58;
static constexpr u32 mmDCP2_DENORM_CONTROL__VI                        = 0x1E50;
static constexpr u32 mmDCP2_GAMUT_REMAP_C11_C12__VI                   = 0x1E5A;
static constexpr u32 mmDCP2_GAMUT_REMAP_C13_C14__VI                   = 0x1E5B;
static constexpr u32 mmDCP2_GAMUT_REMAP_C21_C22__VI                   = 0x1E5C;
static constexpr u32 mmDCP2_GAMUT_REMAP_C23_C24__VI                   = 0x1E5D;
static constexpr u32 mmDCP2_GAMUT_REMAP_C31_C32__VI                   = 0x1E5E;
static constexpr u32 mmDCP2_GAMUT_REMAP_C33_C34__VI                   = 0x1E5F;
static constexpr u32 mmDCP2_GAMUT_REMAP_CONTROL__VI                   = 0x1E59;
static constexpr u32 mmDCP2_GRPH_COMPRESS_PITCH__VI                   = 0x1E1A;
static constexpr u32 mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS__VI         = 0x1E19;
static constexpr u32 mmDCP2_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH__VI    = 0x1E1B;
static constexpr u32 mmDCP2_GRPH_CONTROL__SI__CI                      = 0x4001;
static constexpr u32 mmDCP2_GRPH_CONTROL__VI                          = 0x1E01;
static constexpr u32 mmDCP2_GRPH_DFQ_CONTROL__VI                      = 0x1E14;
static constexpr u32 mmDCP2_GRPH_DFQ_STATUS__VI                       = 0x1E15;
static constexpr u32 mmDCP2_GRPH_ENABLE__VI                           = 0x1E00;
static constexpr u32 mmDCP2_GRPH_FLIP_CONTROL__SI__CI                 = 0x4012;
static constexpr u32 mmDCP2_GRPH_FLIP_CONTROL__VI                     = 0x1E12;
static constexpr u32 mmDCP2_GRPH_FLIP_RATE_CNTL__VI                   = 0x1E8E;
static constexpr u32 mmDCP2_GRPH_INTERRUPT_CONTROL__VI                = 0x1E17;
static constexpr u32 mmDCP2_GRPH_INTERRUPT_STATUS__VI                 = 0x1E16;
static constexpr u32 mmDCP2_GRPH_LUT_10BIT_BYPASS__VI                 = 0x1E02;
static constexpr u32 mmDCP2_GRPH_PITCH__SI__CI                        = 0x4006;
static constexpr u32 mmDCP2_GRPH_PITCH__VI                            = 0x1E06;
static constexpr u32 mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS__SI__CI      = 0x4004;
static constexpr u32 mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS__VI          = 0x1E04;
static constexpr u32 mmDCP2_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH__VI     = 0x1E07;
static constexpr u32 mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS__VI        = 0x1E05;
static constexpr u32 mmDCP2_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH__VI   = 0x1E08;
static constexpr u32 mmDCP2_GRPH_STEREOSYNC_FLIP__VI                  = 0x1E97;
static constexpr u32 mmDCP2_GRPH_SURFACE_ADDRESS_HIGH_INUSE__VI       = 0x1E18;
static constexpr u32 mmDCP2_GRPH_SURFACE_ADDRESS_INUSE__VI            = 0x1E13;
static constexpr u32 mmDCP2_GRPH_SURFACE_OFFSET_X__VI                 = 0x1E09;
static constexpr u32 mmDCP2_GRPH_SURFACE_OFFSET_Y__VI                 = 0x1E0A;
static constexpr u32 mmDCP2_GRPH_SWAP_CNTL__VI                        = 0x1E03;
static constexpr u32 mmDCP2_GRPH_UPDATE__SI__CI                       = 0x4011;
static constexpr u32 mmDCP2_GRPH_UPDATE__VI                           = 0x1E11;
static constexpr u32 mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL__VI    = 0x1E9F;
static constexpr u32 mmDCP2_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__VI  = 0x1EBF;
static constexpr u32 mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS__VI    = 0x1EBD;
static constexpr u32 mmDCP2_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH__VI  = 0x1EBE;
static constexpr u32 mmDCP2_GRPH_X_END__VI                            = 0x1E0D;
static constexpr u32 mmDCP2_GRPH_X_START__VI                          = 0x1E0B;
static constexpr u32 mmDCP2_GRPH_Y_END__VI                            = 0x1E0E;
static constexpr u32 mmDCP2_GRPH_Y_START__VI                          = 0x1E0C;
static constexpr u32 mmDCP2_HW_ROTATION__VI                           = 0x1E9E;
static constexpr u32 mmDCP2_INPUT_CSC_C11_C12__VI                     = 0x1E36;
static constexpr u32 mmDCP2_INPUT_CSC_C13_C14__VI                     = 0x1E37;
static constexpr u32 mmDCP2_INPUT_CSC_C21_C22__VI                     = 0x1E38;
static constexpr u32 mmDCP2_INPUT_CSC_C23_C24__VI                     = 0x1E39;
static constexpr u32 mmDCP2_INPUT_CSC_C31_C32__VI                     = 0x1E3A;
static constexpr u32 mmDCP2_INPUT_CSC_C33_C34__VI                     = 0x1E3B;
static constexpr u32 mmDCP2_INPUT_CSC_CONTROL__VI                     = 0x1E35;
static constexpr u32 mmDCP2_INPUT_GAMMA_CONTROL__VI                   = 0x1E10;
static constexpr u32 mmDCP2_KEY_CONTROL__VI                           = 0x1E53;
static constexpr u32 mmDCP2_KEY_RANGE_ALPHA__VI                       = 0x1E54;
static constexpr u32 mmDCP2_KEY_RANGE_BLUE__VI                        = 0x1E57;
static constexpr u32 mmDCP2_KEY_RANGE_GREEN__VI                       = 0x1E56;
static constexpr u32 mmDCP2_KEY_RANGE_RED__VI                         = 0x1E55;
static constexpr u32 mmDCP2_OUTPUT_CSC_C11_C12__VI                    = 0x1E3D;
static constexpr u32 mmDCP2_OUTPUT_CSC_C13_C14__VI                    = 0x1E3E;
static constexpr u32 mmDCP2_OUTPUT_CSC_C21_C22__VI                    = 0x1E3F;
static constexpr u32 mmDCP2_OUTPUT_CSC_C23_C24__VI                    = 0x1E40;
static constexpr u32 mmDCP2_OUTPUT_CSC_C31_C32__VI                    = 0x1E41;
static constexpr u32 mmDCP2_OUTPUT_CSC_C33_C34__VI                    = 0x1E42;
static constexpr u32 mmDCP2_OUTPUT_CSC_CONTROL__VI                    = 0x1E3C;
static constexpr u32 mmDCP2_OUT_CLAMP_CONTROL_B_CB__VI                = 0x1E9D;
static constexpr u32 mmDCP2_OUT_CLAMP_CONTROL_G_Y__VI                 = 0x1E9C;
static constexpr u32 mmDCP2_OUT_CLAMP_CONTROL_R_CR__VI                = 0x1E52;
static constexpr u32 mmDCP2_OUT_ROUND_CONTROL__VI                     = 0x1E51;
static constexpr u32 mmDCP2_OVLSCL_EDGE_PIXEL_CNTL__VI                = 0x1E2C;
static constexpr u32 mmDCP2_OVL_CONTROL1__VI                          = 0x1E1D;
static constexpr u32 mmDCP2_OVL_CONTROL2__VI                          = 0x1E1E;
static constexpr u32 mmDCP2_OVL_DFQ_CONTROL__VI                       = 0x1E29;
static constexpr u32 mmDCP2_OVL_DFQ_STATUS__VI                        = 0x1E2A;
static constexpr u32 mmDCP2_OVL_ENABLE__VI                            = 0x1E1C;
static constexpr u32 mmDCP2_OVL_END__VI                               = 0x1E26;
static constexpr u32 mmDCP2_OVL_PITCH__VI                             = 0x1E21;
static constexpr u32 mmDCP2_OVL_SECONDARY_SURFACE_ADDRESS__VI         = 0x1E92;
static constexpr u32 mmDCP2_OVL_SECONDARY_SURFACE_ADDRESS_HIGH__VI    = 0x1E94;
static constexpr u32 mmDCP2_OVL_START__VI                             = 0x1E25;
static constexpr u32 mmDCP2_OVL_STEREOSYNC_FLIP__VI                   = 0x1E93;
static constexpr u32 mmDCP2_OVL_SURFACE_ADDRESS__SI__CI               = 0x4020;
static constexpr u32 mmDCP2_OVL_SURFACE_ADDRESS__VI                   = 0x1E20;
static constexpr u32 mmDCP2_OVL_SURFACE_ADDRESS_HIGH__VI              = 0x1E22;
static constexpr u32 mmDCP2_OVL_SURFACE_ADDRESS_HIGH_INUSE__VI        = 0x1E2B;
static constexpr u32 mmDCP2_OVL_SURFACE_ADDRESS_INUSE__VI             = 0x1E28;
static constexpr u32 mmDCP2_OVL_SURFACE_OFFSET_X__VI                  = 0x1E23;
static constexpr u32 mmDCP2_OVL_SURFACE_OFFSET_Y__VI                  = 0x1E24;
static constexpr u32 mmDCP2_OVL_SWAP_CNTL__VI                         = 0x1E1F;
static constexpr u32 mmDCP2_OVL_UPDATE__VI                            = 0x1E27;
static constexpr u32 mmDCP2_PRESCALE_GRPH_CONTROL__VI                 = 0x1E2D;
static constexpr u32 mmDCP2_PRESCALE_OVL_CONTROL__VI                  = 0x1E31;
static constexpr u32 mmDCP2_PRESCALE_VALUES_GRPH_B__VI                = 0x1E30;
static constexpr u32 mmDCP2_PRESCALE_VALUES_GRPH_G__VI                = 0x1E2F;
static constexpr u32 mmDCP2_PRESCALE_VALUES_GRPH_R__VI                = 0x1E2E;
static constexpr u32 mmDCP2_PRESCALE_VALUES_OVL_CB__VI                = 0x1E32;
static constexpr u32 mmDCP2_PRESCALE_VALUES_OVL_CR__VI                = 0x1E34;
static constexpr u32 mmDCP2_PRESCALE_VALUES_OVL_Y__VI                 = 0x1E33;
static constexpr u32 mmDCP2_REGAMMA_CNTLA_END_CNTL1__VI               = 0x1EA6;
static constexpr u32 mmDCP2_REGAMMA_CNTLA_END_CNTL2__VI               = 0x1EA7;
static constexpr u32 mmDCP2_REGAMMA_CNTLA_REGION_0_1__VI              = 0x1EA8;
static constexpr u32 mmDCP2_REGAMMA_CNTLA_REGION_10_11__VI            = 0x1EAD;
static constexpr u32 mmDCP2_REGAMMA_CNTLA_REGION_12_13__VI            = 0x1EAE;
static constexpr u32 mmDCP2_REGAMMA_CNTLA_REGION_14_15__VI            = 0x1EAF;
static constexpr u32 mmDCP2_REGAMMA_CNTLA_REGION_2_3__VI              = 0x1EA9;
static constexpr u32 mmDCP2_REGAMMA_CNTLA_REGION_4_5__VI              = 0x1EAA;
static constexpr u32 mmDCP2_REGAMMA_CNTLA_REGION_6_7__VI              = 0x1EAB;
static constexpr u32 mmDCP2_REGAMMA_CNTLA_REGION_8_9__VI              = 0x1EAC;
static constexpr u32 mmDCP2_REGAMMA_CNTLA_SLOPE_CNTL__VI              = 0x1EA5;
static constexpr u32 mmDCP2_REGAMMA_CNTLA_START_CNTL__VI              = 0x1EA4;
static constexpr u32 mmDCP2_REGAMMA_CNTLB_END_CNTL1__VI               = 0x1EB2;
static constexpr u32 mmDCP2_REGAMMA_CNTLB_END_CNTL2__VI               = 0x1EB3;
static constexpr u32 mmDCP2_REGAMMA_CNTLB_REGION_0_1__VI              = 0x1EB4;
static constexpr u32 mmDCP2_REGAMMA_CNTLB_REGION_10_11__VI            = 0x1EB9;
static constexpr u32 mmDCP2_REGAMMA_CNTLB_REGION_12_13__VI            = 0x1EBA;
static constexpr u32 mmDCP2_REGAMMA_CNTLB_REGION_14_15__VI            = 0x1EBB;
static constexpr u32 mmDCP2_REGAMMA_CNTLB_REGION_2_3__VI              = 0x1EB5;
static constexpr u32 mmDCP2_REGAMMA_CNTLB_REGION_4_5__VI              = 0x1EB6;
static constexpr u32 mmDCP2_REGAMMA_CNTLB_REGION_6_7__VI              = 0x1EB7;
static constexpr u32 mmDCP2_REGAMMA_CNTLB_REGION_8_9__VI              = 0x1EB8;
static constexpr u32 mmDCP2_REGAMMA_CNTLB_SLOPE_CNTL__VI              = 0x1EB1;
static constexpr u32 mmDCP2_REGAMMA_CNTLB_START_CNTL__VI              = 0x1EB0;
static constexpr u32 mmDCP2_REGAMMA_CONTROL__VI                       = 0x1EA0;
static constexpr u32 mmDCP2_REGAMMA_LUT_DATA__VI                      = 0x1EA2;
static constexpr u32 mmDCP2_REGAMMA_LUT_INDEX__VI                     = 0x1EA1;
static constexpr u32 mmDCP2_REGAMMA_LUT_WRITE_EN_MASK__VI             = 0x1EA3;
static constexpr u32 mmDCP3_ALPHA_CONTROL__VI                         = 0x40BC;
static constexpr u32 mmDCP3_COMM_MATRIXA_TRANS_C11_C12__VI            = 0x4043;
static constexpr u32 mmDCP3_COMM_MATRIXA_TRANS_C13_C14__VI            = 0x4044;
static constexpr u32 mmDCP3_COMM_MATRIXA_TRANS_C21_C22__VI            = 0x4045;
static constexpr u32 mmDCP3_COMM_MATRIXA_TRANS_C23_C24__VI            = 0x4046;
static constexpr u32 mmDCP3_COMM_MATRIXA_TRANS_C31_C32__VI            = 0x4047;
static constexpr u32 mmDCP3_COMM_MATRIXA_TRANS_C33_C34__VI            = 0x4048;
static constexpr u32 mmDCP3_COMM_MATRIXB_TRANS_C11_C12__VI            = 0x4049;
static constexpr u32 mmDCP3_COMM_MATRIXB_TRANS_C13_C14__VI            = 0x404A;
static constexpr u32 mmDCP3_COMM_MATRIXB_TRANS_C21_C22__VI            = 0x404B;
static constexpr u32 mmDCP3_COMM_MATRIXB_TRANS_C23_C24__VI            = 0x404C;
static constexpr u32 mmDCP3_COMM_MATRIXB_TRANS_C31_C32__VI            = 0x404D;
static constexpr u32 mmDCP3_COMM_MATRIXB_TRANS_C33_C34__VI            = 0x404E;
static constexpr u32 mmDCP3_CUR2_COLOR1__VI                           = 0x4075;
static constexpr u32 mmDCP3_CUR2_COLOR2__VI                           = 0x4076;
static constexpr u32 mmDCP3_CUR2_CONTROL__VI                          = 0x406F;
static constexpr u32 mmDCP3_CUR2_HOT_SPOT__VI                         = 0x4074;
static constexpr u32 mmDCP3_CUR2_POSITION__VI                         = 0x4073;
static constexpr u32 mmDCP3_CUR2_SIZE__VI                             = 0x4071;
static constexpr u32 mmDCP3_CUR2_STEREO_CONTROL__VI                   = 0x409B;
static constexpr u32 mmDCP3_CUR2_SURFACE_ADDRESS__VI                  = 0x4070;
static constexpr u32 mmDCP3_CUR2_SURFACE_ADDRESS_HIGH__VI             = 0x4072;
static constexpr u32 mmDCP3_CUR2_UPDATE__VI                           = 0x4077;
static constexpr u32 mmDCP3_CUR_COLOR1__VI                            = 0x406C;
static constexpr u32 mmDCP3_CUR_COLOR2__VI                            = 0x406D;
static constexpr u32 mmDCP3_CUR_CONTROL__VI                           = 0x4066;
static constexpr u32 mmDCP3_CUR_HOT_SPOT__VI                          = 0x406B;
static constexpr u32 mmDCP3_CUR_POSITION__VI                          = 0x406A;
static constexpr u32 mmDCP3_CUR_REQUEST_FILTER_CNTL__VI               = 0x4099;
static constexpr u32 mmDCP3_CUR_SIZE__VI                              = 0x4068;
static constexpr u32 mmDCP3_CUR_STEREO_CONTROL__VI                    = 0x409A;
static constexpr u32 mmDCP3_CUR_SURFACE_ADDRESS__VI                   = 0x4067;
static constexpr u32 mmDCP3_CUR_SURFACE_ADDRESS_HIGH__VI              = 0x4069;
static constexpr u32 mmDCP3_CUR_UPDATE__VI                            = 0x406E;
static constexpr u32 mmDCP3_DCP_CRC_CONTROL__VI                       = 0x4087;
static constexpr u32 mmDCP3_DCP_CRC_CURRENT__VI                       = 0x4089;
static constexpr u32 mmDCP3_DCP_CRC_LAST__VI                          = 0x408B;
static constexpr u32 mmDCP3_DCP_CRC_MASK__VI                          = 0x4088;
static constexpr u32 mmDCP3_DCP_DEBUG__VI                             = 0x408D;
static constexpr u32 mmDCP3_DCP_DEBUG2__VI                            = 0x4098;
static constexpr u32 mmDCP3_DCP_FP_CONVERTED_FIELD__VI                = 0x4065;
static constexpr u32 mmDCP3_DCP_GSL_CONTROL__VI                       = 0x4090;
static constexpr u32 mmDCP3_DCP_LB_DATA_GAP_BETWEEN_CHUNK__VI         = 0x4091;
static constexpr u32 mmDCP3_DCP_RANDOM_SEEDS__VI                      = 0x4061;
static constexpr u32 mmDCP3_DCP_SPATIAL_DITHER_CNTL__VI               = 0x4060;
static constexpr u32 mmDCP3_DCP_TEST_DEBUG_DATA__VI                   = 0x4096;
static constexpr u32 mmDCP3_DCP_TEST_DEBUG_INDEX__VI                  = 0x4095;
static constexpr u32 mmDCP3_DC_LUT_30_COLOR__VI                       = 0x407C;
static constexpr u32 mmDCP3_DC_LUT_AUTOFILL__VI                       = 0x407F;
static constexpr u32 mmDCP3_DC_LUT_BLACK_OFFSET_BLUE__VI              = 0x4081;
static constexpr u32 mmDCP3_DC_LUT_BLACK_OFFSET_GREEN__VI             = 0x4082;
static constexpr u32 mmDCP3_DC_LUT_BLACK_OFFSET_RED__VI               = 0x4083;
static constexpr u32 mmDCP3_DC_LUT_CONTROL__VI                        = 0x4080;
static constexpr u32 mmDCP3_DC_LUT_PWL_DATA__VI                       = 0x407B;
static constexpr u32 mmDCP3_DC_LUT_RW_INDEX__VI                       = 0x4079;
static constexpr u32 mmDCP3_DC_LUT_RW_MODE__VI                        = 0x4078;
static constexpr u32 mmDCP3_DC_LUT_SEQ_COLOR__VI                      = 0x407A;
static constexpr u32 mmDCP3_DC_LUT_VGA_ACCESS_ENABLE__VI              = 0x407D;
static constexpr u32 mmDCP3_DC_LUT_WHITE_OFFSET_BLUE__VI              = 0x4084;
static constexpr u32 mmDCP3_DC_LUT_WHITE_OFFSET_GREEN__VI             = 0x4085;
static constexpr u32 mmDCP3_DC_LUT_WHITE_OFFSET_RED__VI               = 0x4086;
static constexpr u32 mmDCP3_DC_LUT_WRITE_EN_MASK__VI                  = 0x407E;
static constexpr u32 mmDCP3_DEGAMMA_CONTROL__VI                       = 0x4058;
static constexpr u32 mmDCP3_DENORM_CONTROL__VI                        = 0x4050;
static constexpr u32 mmDCP3_GAMUT_REMAP_C11_C12__VI                   = 0x405A;
static constexpr u32 mmDCP3_GAMUT_REMAP_C13_C14__VI                   = 0x405B;
static constexpr u32 mmDCP3_GAMUT_REMAP_C21_C22__VI                   = 0x405C;
static constexpr u32 mmDCP3_GAMUT_REMAP_C23_C24__VI                   = 0x405D;
static constexpr u32 mmDCP3_GAMUT_REMAP_C31_C32__VI                   = 0x405E;
static constexpr u32 mmDCP3_GAMUT_REMAP_C33_C34__VI                   = 0x405F;
static constexpr u32 mmDCP3_GAMUT_REMAP_CONTROL__VI                   = 0x4059;
static constexpr u32 mmDCP3_GRPH_COMPRESS_PITCH__VI                   = 0x401A;
static constexpr u32 mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS__VI         = 0x4019;
static constexpr u32 mmDCP3_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH__VI    = 0x401B;
static constexpr u32 mmDCP3_GRPH_CONTROL__SI__CI                      = 0x4301;
static constexpr u32 mmDCP3_GRPH_CONTROL__VI                          = 0x4001;
static constexpr u32 mmDCP3_GRPH_DFQ_CONTROL__VI                      = 0x4014;
static constexpr u32 mmDCP3_GRPH_DFQ_STATUS__VI                       = 0x4015;
static constexpr u32 mmDCP3_GRPH_ENABLE__VI                           = 0x4000;
static constexpr u32 mmDCP3_GRPH_FLIP_CONTROL__SI__CI                 = 0x4312;
static constexpr u32 mmDCP3_GRPH_FLIP_CONTROL__VI                     = 0x4012;
static constexpr u32 mmDCP3_GRPH_FLIP_RATE_CNTL__VI                   = 0x408E;
static constexpr u32 mmDCP3_GRPH_INTERRUPT_CONTROL__VI                = 0x4017;
static constexpr u32 mmDCP3_GRPH_INTERRUPT_STATUS__VI                 = 0x4016;
static constexpr u32 mmDCP3_GRPH_LUT_10BIT_BYPASS__VI                 = 0x4002;
static constexpr u32 mmDCP3_GRPH_PITCH__SI__CI                        = 0x4306;
static constexpr u32 mmDCP3_GRPH_PITCH__VI                            = 0x4006;
static constexpr u32 mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS__SI__CI      = 0x4304;
static constexpr u32 mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS__VI          = 0x4004;
static constexpr u32 mmDCP3_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH__VI     = 0x4007;
static constexpr u32 mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS__VI        = 0x4005;
static constexpr u32 mmDCP3_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH__VI   = 0x4008;
static constexpr u32 mmDCP3_GRPH_STEREOSYNC_FLIP__VI                  = 0x4097;
static constexpr u32 mmDCP3_GRPH_SURFACE_ADDRESS_HIGH_INUSE__VI       = 0x4018;
static constexpr u32 mmDCP3_GRPH_SURFACE_ADDRESS_INUSE__VI            = 0x4013;
static constexpr u32 mmDCP3_GRPH_SURFACE_OFFSET_X__VI                 = 0x4009;
static constexpr u32 mmDCP3_GRPH_SURFACE_OFFSET_Y__VI                 = 0x400A;
static constexpr u32 mmDCP3_GRPH_SWAP_CNTL__VI                        = 0x4003;
static constexpr u32 mmDCP3_GRPH_UPDATE__SI__CI                       = 0x4311;
static constexpr u32 mmDCP3_GRPH_UPDATE__VI                           = 0x4011;
static constexpr u32 mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL__VI    = 0x409F;
static constexpr u32 mmDCP3_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__VI  = 0x40BF;
static constexpr u32 mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS__VI    = 0x40BD;
static constexpr u32 mmDCP3_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH__VI  = 0x40BE;
static constexpr u32 mmDCP3_GRPH_X_END__VI                            = 0x400D;
static constexpr u32 mmDCP3_GRPH_X_START__VI                          = 0x400B;
static constexpr u32 mmDCP3_GRPH_Y_END__VI                            = 0x400E;
static constexpr u32 mmDCP3_GRPH_Y_START__VI                          = 0x400C;
static constexpr u32 mmDCP3_HW_ROTATION__VI                           = 0x409E;
static constexpr u32 mmDCP3_INPUT_CSC_C11_C12__VI                     = 0x4036;
static constexpr u32 mmDCP3_INPUT_CSC_C13_C14__VI                     = 0x4037;
static constexpr u32 mmDCP3_INPUT_CSC_C21_C22__VI                     = 0x4038;
static constexpr u32 mmDCP3_INPUT_CSC_C23_C24__VI                     = 0x4039;
static constexpr u32 mmDCP3_INPUT_CSC_C31_C32__VI                     = 0x403A;
static constexpr u32 mmDCP3_INPUT_CSC_C33_C34__VI                     = 0x403B;
static constexpr u32 mmDCP3_INPUT_CSC_CONTROL__VI                     = 0x4035;
static constexpr u32 mmDCP3_INPUT_GAMMA_CONTROL__VI                   = 0x4010;
static constexpr u32 mmDCP3_KEY_CONTROL__VI                           = 0x4053;
static constexpr u32 mmDCP3_KEY_RANGE_ALPHA__VI                       = 0x4054;
static constexpr u32 mmDCP3_KEY_RANGE_BLUE__VI                        = 0x4057;
static constexpr u32 mmDCP3_KEY_RANGE_GREEN__VI                       = 0x4056;
static constexpr u32 mmDCP3_KEY_RANGE_RED__VI                         = 0x4055;
static constexpr u32 mmDCP3_OUTPUT_CSC_C11_C12__VI                    = 0x403D;
static constexpr u32 mmDCP3_OUTPUT_CSC_C13_C14__VI                    = 0x403E;
static constexpr u32 mmDCP3_OUTPUT_CSC_C21_C22__VI                    = 0x403F;
static constexpr u32 mmDCP3_OUTPUT_CSC_C23_C24__VI                    = 0x4040;
static constexpr u32 mmDCP3_OUTPUT_CSC_C31_C32__VI                    = 0x4041;
static constexpr u32 mmDCP3_OUTPUT_CSC_C33_C34__VI                    = 0x4042;
static constexpr u32 mmDCP3_OUTPUT_CSC_CONTROL__VI                    = 0x403C;
static constexpr u32 mmDCP3_OUT_CLAMP_CONTROL_B_CB__VI                = 0x409D;
static constexpr u32 mmDCP3_OUT_CLAMP_CONTROL_G_Y__VI                 = 0x409C;
static constexpr u32 mmDCP3_OUT_CLAMP_CONTROL_R_CR__VI                = 0x4052;
static constexpr u32 mmDCP3_OUT_ROUND_CONTROL__VI                     = 0x4051;
static constexpr u32 mmDCP3_OVLSCL_EDGE_PIXEL_CNTL__VI                = 0x402C;
static constexpr u32 mmDCP3_OVL_CONTROL1__VI                          = 0x401D;
static constexpr u32 mmDCP3_OVL_CONTROL2__VI                          = 0x401E;
static constexpr u32 mmDCP3_OVL_DFQ_CONTROL__VI                       = 0x4029;
static constexpr u32 mmDCP3_OVL_DFQ_STATUS__VI                        = 0x402A;
static constexpr u32 mmDCP3_OVL_ENABLE__VI                            = 0x401C;
static constexpr u32 mmDCP3_OVL_END__VI                               = 0x4026;
static constexpr u32 mmDCP3_OVL_PITCH__VI                             = 0x4021;
static constexpr u32 mmDCP3_OVL_SECONDARY_SURFACE_ADDRESS__VI         = 0x4092;
static constexpr u32 mmDCP3_OVL_SECONDARY_SURFACE_ADDRESS_HIGH__VI    = 0x4094;
static constexpr u32 mmDCP3_OVL_START__VI                             = 0x4025;
static constexpr u32 mmDCP3_OVL_STEREOSYNC_FLIP__VI                   = 0x4093;
static constexpr u32 mmDCP3_OVL_SURFACE_ADDRESS__SI__CI               = 0x4320;
static constexpr u32 mmDCP3_OVL_SURFACE_ADDRESS__VI                   = 0x4020;
static constexpr u32 mmDCP3_OVL_SURFACE_ADDRESS_HIGH__VI              = 0x4022;
static constexpr u32 mmDCP3_OVL_SURFACE_ADDRESS_HIGH_INUSE__VI        = 0x402B;
static constexpr u32 mmDCP3_OVL_SURFACE_ADDRESS_INUSE__VI             = 0x4028;
static constexpr u32 mmDCP3_OVL_SURFACE_OFFSET_X__VI                  = 0x4023;
static constexpr u32 mmDCP3_OVL_SURFACE_OFFSET_Y__VI                  = 0x4024;
static constexpr u32 mmDCP3_OVL_SWAP_CNTL__VI                         = 0x401F;
static constexpr u32 mmDCP3_OVL_UPDATE__VI                            = 0x4027;
static constexpr u32 mmDCP3_PRESCALE_GRPH_CONTROL__VI                 = 0x402D;
static constexpr u32 mmDCP3_PRESCALE_OVL_CONTROL__VI                  = 0x4031;
static constexpr u32 mmDCP3_PRESCALE_VALUES_GRPH_B__VI                = 0x4030;
static constexpr u32 mmDCP3_PRESCALE_VALUES_GRPH_G__VI                = 0x402F;
static constexpr u32 mmDCP3_PRESCALE_VALUES_GRPH_R__VI                = 0x402E;
static constexpr u32 mmDCP3_PRESCALE_VALUES_OVL_CB__VI                = 0x4032;
static constexpr u32 mmDCP3_PRESCALE_VALUES_OVL_CR__VI                = 0x4034;
static constexpr u32 mmDCP3_PRESCALE_VALUES_OVL_Y__VI                 = 0x4033;
static constexpr u32 mmDCP3_REGAMMA_CNTLA_END_CNTL1__VI               = 0x40A6;
static constexpr u32 mmDCP3_REGAMMA_CNTLA_END_CNTL2__VI               = 0x40A7;
static constexpr u32 mmDCP3_REGAMMA_CNTLA_REGION_0_1__VI              = 0x40A8;
static constexpr u32 mmDCP3_REGAMMA_CNTLA_REGION_10_11__VI            = 0x40AD;
static constexpr u32 mmDCP3_REGAMMA_CNTLA_REGION_12_13__VI            = 0x40AE;
static constexpr u32 mmDCP3_REGAMMA_CNTLA_REGION_14_15__VI            = 0x40AF;
static constexpr u32 mmDCP3_REGAMMA_CNTLA_REGION_2_3__VI              = 0x40A9;
static constexpr u32 mmDCP3_REGAMMA_CNTLA_REGION_4_5__VI              = 0x40AA;
static constexpr u32 mmDCP3_REGAMMA_CNTLA_REGION_6_7__VI              = 0x40AB;
static constexpr u32 mmDCP3_REGAMMA_CNTLA_REGION_8_9__VI              = 0x40AC;
static constexpr u32 mmDCP3_REGAMMA_CNTLA_SLOPE_CNTL__VI              = 0x40A5;
static constexpr u32 mmDCP3_REGAMMA_CNTLA_START_CNTL__VI              = 0x40A4;
static constexpr u32 mmDCP3_REGAMMA_CNTLB_END_CNTL1__VI               = 0x40B2;
static constexpr u32 mmDCP3_REGAMMA_CNTLB_END_CNTL2__VI               = 0x40B3;
static constexpr u32 mmDCP3_REGAMMA_CNTLB_REGION_0_1__VI              = 0x40B4;
static constexpr u32 mmDCP3_REGAMMA_CNTLB_REGION_10_11__VI            = 0x40B9;
static constexpr u32 mmDCP3_REGAMMA_CNTLB_REGION_12_13__VI            = 0x40BA;
static constexpr u32 mmDCP3_REGAMMA_CNTLB_REGION_14_15__VI            = 0x40BB;
static constexpr u32 mmDCP3_REGAMMA_CNTLB_REGION_2_3__VI              = 0x40B5;
static constexpr u32 mmDCP3_REGAMMA_CNTLB_REGION_4_5__VI              = 0x40B6;
static constexpr u32 mmDCP3_REGAMMA_CNTLB_REGION_6_7__VI              = 0x40B7;
static constexpr u32 mmDCP3_REGAMMA_CNTLB_REGION_8_9__VI              = 0x40B8;
static constexpr u32 mmDCP3_REGAMMA_CNTLB_SLOPE_CNTL__VI              = 0x40B1;
static constexpr u32 mmDCP3_REGAMMA_CNTLB_START_CNTL__VI              = 0x40B0;
static constexpr u32 mmDCP3_REGAMMA_CONTROL__VI                       = 0x40A0;
static constexpr u32 mmDCP3_REGAMMA_LUT_DATA__VI                      = 0x40A2;
static constexpr u32 mmDCP3_REGAMMA_LUT_INDEX__VI                     = 0x40A1;
static constexpr u32 mmDCP3_REGAMMA_LUT_WRITE_EN_MASK__VI             = 0x40A3;
static constexpr u32 mmDCP4_ALPHA_CONTROL__VI                         = 0x42BC;
static constexpr u32 mmDCP4_COMM_MATRIXA_TRANS_C11_C12__VI            = 0x4243;
static constexpr u32 mmDCP4_COMM_MATRIXA_TRANS_C13_C14__VI            = 0x4244;
static constexpr u32 mmDCP4_COMM_MATRIXA_TRANS_C21_C22__VI            = 0x4245;
static constexpr u32 mmDCP4_COMM_MATRIXA_TRANS_C23_C24__VI            = 0x4246;
static constexpr u32 mmDCP4_COMM_MATRIXA_TRANS_C31_C32__VI            = 0x4247;
static constexpr u32 mmDCP4_COMM_MATRIXA_TRANS_C33_C34__VI            = 0x4248;
static constexpr u32 mmDCP4_COMM_MATRIXB_TRANS_C11_C12__VI            = 0x4249;
static constexpr u32 mmDCP4_COMM_MATRIXB_TRANS_C13_C14__VI            = 0x424A;
static constexpr u32 mmDCP4_COMM_MATRIXB_TRANS_C21_C22__VI            = 0x424B;
static constexpr u32 mmDCP4_COMM_MATRIXB_TRANS_C23_C24__VI            = 0x424C;
static constexpr u32 mmDCP4_COMM_MATRIXB_TRANS_C31_C32__VI            = 0x424D;
static constexpr u32 mmDCP4_COMM_MATRIXB_TRANS_C33_C34__VI            = 0x424E;
static constexpr u32 mmDCP4_CUR2_COLOR1__VI                           = 0x4275;
static constexpr u32 mmDCP4_CUR2_COLOR2__VI                           = 0x4276;
static constexpr u32 mmDCP4_CUR2_CONTROL__VI                          = 0x426F;
static constexpr u32 mmDCP4_CUR2_HOT_SPOT__VI                         = 0x4274;
static constexpr u32 mmDCP4_CUR2_POSITION__VI                         = 0x4273;
static constexpr u32 mmDCP4_CUR2_SIZE__VI                             = 0x4271;
static constexpr u32 mmDCP4_CUR2_STEREO_CONTROL__VI                   = 0x429B;
static constexpr u32 mmDCP4_CUR2_SURFACE_ADDRESS__VI                  = 0x4270;
static constexpr u32 mmDCP4_CUR2_SURFACE_ADDRESS_HIGH__VI             = 0x4272;
static constexpr u32 mmDCP4_CUR2_UPDATE__VI                           = 0x4277;
static constexpr u32 mmDCP4_CUR_COLOR1__VI                            = 0x426C;
static constexpr u32 mmDCP4_CUR_COLOR2__VI                            = 0x426D;
static constexpr u32 mmDCP4_CUR_CONTROL__VI                           = 0x4266;
static constexpr u32 mmDCP4_CUR_HOT_SPOT__VI                          = 0x426B;
static constexpr u32 mmDCP4_CUR_POSITION__VI                          = 0x426A;
static constexpr u32 mmDCP4_CUR_REQUEST_FILTER_CNTL__VI               = 0x4299;
static constexpr u32 mmDCP4_CUR_SIZE__VI                              = 0x4268;
static constexpr u32 mmDCP4_CUR_STEREO_CONTROL__VI                    = 0x429A;
static constexpr u32 mmDCP4_CUR_SURFACE_ADDRESS__VI                   = 0x4267;
static constexpr u32 mmDCP4_CUR_SURFACE_ADDRESS_HIGH__VI              = 0x4269;
static constexpr u32 mmDCP4_CUR_UPDATE__VI                            = 0x426E;
static constexpr u32 mmDCP4_DCP_CRC_CONTROL__VI                       = 0x4287;
static constexpr u32 mmDCP4_DCP_CRC_CURRENT__VI                       = 0x4289;
static constexpr u32 mmDCP4_DCP_CRC_LAST__VI                          = 0x428B;
static constexpr u32 mmDCP4_DCP_CRC_MASK__VI                          = 0x4288;
static constexpr u32 mmDCP4_DCP_DEBUG__VI                             = 0x428D;
static constexpr u32 mmDCP4_DCP_DEBUG2__VI                            = 0x4298;
static constexpr u32 mmDCP4_DCP_FP_CONVERTED_FIELD__VI                = 0x4265;
static constexpr u32 mmDCP4_DCP_GSL_CONTROL__VI                       = 0x4290;
static constexpr u32 mmDCP4_DCP_LB_DATA_GAP_BETWEEN_CHUNK__VI         = 0x4291;
static constexpr u32 mmDCP4_DCP_RANDOM_SEEDS__VI                      = 0x4261;
static constexpr u32 mmDCP4_DCP_SPATIAL_DITHER_CNTL__VI               = 0x4260;
static constexpr u32 mmDCP4_DCP_TEST_DEBUG_DATA__VI                   = 0x4296;
static constexpr u32 mmDCP4_DCP_TEST_DEBUG_INDEX__VI                  = 0x4295;
static constexpr u32 mmDCP4_DC_LUT_30_COLOR__VI                       = 0x427C;
static constexpr u32 mmDCP4_DC_LUT_AUTOFILL__VI                       = 0x427F;
static constexpr u32 mmDCP4_DC_LUT_BLACK_OFFSET_BLUE__VI              = 0x4281;
static constexpr u32 mmDCP4_DC_LUT_BLACK_OFFSET_GREEN__VI             = 0x4282;
static constexpr u32 mmDCP4_DC_LUT_BLACK_OFFSET_RED__VI               = 0x4283;
static constexpr u32 mmDCP4_DC_LUT_CONTROL__VI                        = 0x4280;
static constexpr u32 mmDCP4_DC_LUT_PWL_DATA__VI                       = 0x427B;
static constexpr u32 mmDCP4_DC_LUT_RW_INDEX__VI                       = 0x4279;
static constexpr u32 mmDCP4_DC_LUT_RW_MODE__VI                        = 0x4278;
static constexpr u32 mmDCP4_DC_LUT_SEQ_COLOR__VI                      = 0x427A;
static constexpr u32 mmDCP4_DC_LUT_VGA_ACCESS_ENABLE__VI              = 0x427D;
static constexpr u32 mmDCP4_DC_LUT_WHITE_OFFSET_BLUE__VI              = 0x4284;
static constexpr u32 mmDCP4_DC_LUT_WHITE_OFFSET_GREEN__VI             = 0x4285;
static constexpr u32 mmDCP4_DC_LUT_WHITE_OFFSET_RED__VI               = 0x4286;
static constexpr u32 mmDCP4_DC_LUT_WRITE_EN_MASK__VI                  = 0x427E;
static constexpr u32 mmDCP4_DEGAMMA_CONTROL__VI                       = 0x4258;
static constexpr u32 mmDCP4_DENORM_CONTROL__VI                        = 0x4250;
static constexpr u32 mmDCP4_GAMUT_REMAP_C11_C12__VI                   = 0x425A;
static constexpr u32 mmDCP4_GAMUT_REMAP_C13_C14__VI                   = 0x425B;
static constexpr u32 mmDCP4_GAMUT_REMAP_C21_C22__VI                   = 0x425C;
static constexpr u32 mmDCP4_GAMUT_REMAP_C23_C24__VI                   = 0x425D;
static constexpr u32 mmDCP4_GAMUT_REMAP_C31_C32__VI                   = 0x425E;
static constexpr u32 mmDCP4_GAMUT_REMAP_C33_C34__VI                   = 0x425F;
static constexpr u32 mmDCP4_GAMUT_REMAP_CONTROL__VI                   = 0x4259;
static constexpr u32 mmDCP4_GRPH_COMPRESS_PITCH__VI                   = 0x421A;
static constexpr u32 mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS__VI         = 0x4219;
static constexpr u32 mmDCP4_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH__VI    = 0x421B;
static constexpr u32 mmDCP4_GRPH_CONTROL__SI__CI                      = 0x4601;
static constexpr u32 mmDCP4_GRPH_CONTROL__VI                          = 0x4201;
static constexpr u32 mmDCP4_GRPH_DFQ_CONTROL__VI                      = 0x4214;
static constexpr u32 mmDCP4_GRPH_DFQ_STATUS__VI                       = 0x4215;
static constexpr u32 mmDCP4_GRPH_ENABLE__VI                           = 0x4200;
static constexpr u32 mmDCP4_GRPH_FLIP_CONTROL__SI__CI                 = 0x4612;
static constexpr u32 mmDCP4_GRPH_FLIP_CONTROL__VI                     = 0x4212;
static constexpr u32 mmDCP4_GRPH_FLIP_RATE_CNTL__VI                   = 0x428E;
static constexpr u32 mmDCP4_GRPH_INTERRUPT_CONTROL__VI                = 0x4217;
static constexpr u32 mmDCP4_GRPH_INTERRUPT_STATUS__VI                 = 0x4216;
static constexpr u32 mmDCP4_GRPH_LUT_10BIT_BYPASS__VI                 = 0x4202;
static constexpr u32 mmDCP4_GRPH_PITCH__SI__CI                        = 0x4606;
static constexpr u32 mmDCP4_GRPH_PITCH__VI                            = 0x4206;
static constexpr u32 mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS__SI__CI      = 0x4604;
static constexpr u32 mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS__VI          = 0x4204;
static constexpr u32 mmDCP4_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH__VI     = 0x4207;
static constexpr u32 mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS__VI        = 0x4205;
static constexpr u32 mmDCP4_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH__VI   = 0x4208;
static constexpr u32 mmDCP4_GRPH_STEREOSYNC_FLIP__VI                  = 0x4297;
static constexpr u32 mmDCP4_GRPH_SURFACE_ADDRESS_HIGH_INUSE__VI       = 0x4218;
static constexpr u32 mmDCP4_GRPH_SURFACE_ADDRESS_INUSE__VI            = 0x4213;
static constexpr u32 mmDCP4_GRPH_SURFACE_OFFSET_X__VI                 = 0x4209;
static constexpr u32 mmDCP4_GRPH_SURFACE_OFFSET_Y__VI                 = 0x420A;
static constexpr u32 mmDCP4_GRPH_SWAP_CNTL__VI                        = 0x4203;
static constexpr u32 mmDCP4_GRPH_UPDATE__SI__CI                       = 0x4611;
static constexpr u32 mmDCP4_GRPH_UPDATE__VI                           = 0x4211;
static constexpr u32 mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL__VI    = 0x429F;
static constexpr u32 mmDCP4_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__VI  = 0x42BF;
static constexpr u32 mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS__VI    = 0x42BD;
static constexpr u32 mmDCP4_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH__VI  = 0x42BE;
static constexpr u32 mmDCP4_GRPH_X_END__VI                            = 0x420D;
static constexpr u32 mmDCP4_GRPH_X_START__VI                          = 0x420B;
static constexpr u32 mmDCP4_GRPH_Y_END__VI                            = 0x420E;
static constexpr u32 mmDCP4_GRPH_Y_START__VI                          = 0x420C;
static constexpr u32 mmDCP4_HW_ROTATION__VI                           = 0x429E;
static constexpr u32 mmDCP4_INPUT_CSC_C11_C12__VI                     = 0x4236;
static constexpr u32 mmDCP4_INPUT_CSC_C13_C14__VI                     = 0x4237;
static constexpr u32 mmDCP4_INPUT_CSC_C21_C22__VI                     = 0x4238;
static constexpr u32 mmDCP4_INPUT_CSC_C23_C24__VI                     = 0x4239;
static constexpr u32 mmDCP4_INPUT_CSC_C31_C32__VI                     = 0x423A;
static constexpr u32 mmDCP4_INPUT_CSC_C33_C34__VI                     = 0x423B;
static constexpr u32 mmDCP4_INPUT_CSC_CONTROL__VI                     = 0x4235;
static constexpr u32 mmDCP4_INPUT_GAMMA_CONTROL__VI                   = 0x4210;
static constexpr u32 mmDCP4_KEY_CONTROL__VI                           = 0x4253;
static constexpr u32 mmDCP4_KEY_RANGE_ALPHA__VI                       = 0x4254;
static constexpr u32 mmDCP4_KEY_RANGE_BLUE__VI                        = 0x4257;
static constexpr u32 mmDCP4_KEY_RANGE_GREEN__VI                       = 0x4256;
static constexpr u32 mmDCP4_KEY_RANGE_RED__VI                         = 0x4255;
static constexpr u32 mmDCP4_OUTPUT_CSC_C11_C12__VI                    = 0x423D;
static constexpr u32 mmDCP4_OUTPUT_CSC_C13_C14__VI                    = 0x423E;
static constexpr u32 mmDCP4_OUTPUT_CSC_C21_C22__VI                    = 0x423F;
static constexpr u32 mmDCP4_OUTPUT_CSC_C23_C24__VI                    = 0x4240;
static constexpr u32 mmDCP4_OUTPUT_CSC_C31_C32__VI                    = 0x4241;
static constexpr u32 mmDCP4_OUTPUT_CSC_C33_C34__VI                    = 0x4242;
static constexpr u32 mmDCP4_OUTPUT_CSC_CONTROL__VI                    = 0x423C;
static constexpr u32 mmDCP4_OUT_CLAMP_CONTROL_B_CB__VI                = 0x429D;
static constexpr u32 mmDCP4_OUT_CLAMP_CONTROL_G_Y__VI                 = 0x429C;
static constexpr u32 mmDCP4_OUT_CLAMP_CONTROL_R_CR__VI                = 0x4252;
static constexpr u32 mmDCP4_OUT_ROUND_CONTROL__VI                     = 0x4251;
static constexpr u32 mmDCP4_OVLSCL_EDGE_PIXEL_CNTL__VI                = 0x422C;
static constexpr u32 mmDCP4_OVL_CONTROL1__VI                          = 0x421D;
static constexpr u32 mmDCP4_OVL_CONTROL2__VI                          = 0x421E;
static constexpr u32 mmDCP4_OVL_DFQ_CONTROL__VI                       = 0x4229;
static constexpr u32 mmDCP4_OVL_DFQ_STATUS__VI                        = 0x422A;
static constexpr u32 mmDCP4_OVL_ENABLE__VI                            = 0x421C;
static constexpr u32 mmDCP4_OVL_END__VI                               = 0x4226;
static constexpr u32 mmDCP4_OVL_PITCH__VI                             = 0x4221;
static constexpr u32 mmDCP4_OVL_SECONDARY_SURFACE_ADDRESS__VI         = 0x4292;
static constexpr u32 mmDCP4_OVL_SECONDARY_SURFACE_ADDRESS_HIGH__VI    = 0x4294;
static constexpr u32 mmDCP4_OVL_START__VI                             = 0x4225;
static constexpr u32 mmDCP4_OVL_STEREOSYNC_FLIP__VI                   = 0x4293;
static constexpr u32 mmDCP4_OVL_SURFACE_ADDRESS__SI__CI               = 0x4620;
static constexpr u32 mmDCP4_OVL_SURFACE_ADDRESS__VI                   = 0x4220;
static constexpr u32 mmDCP4_OVL_SURFACE_ADDRESS_HIGH__VI              = 0x4222;
static constexpr u32 mmDCP4_OVL_SURFACE_ADDRESS_HIGH_INUSE__VI        = 0x422B;
static constexpr u32 mmDCP4_OVL_SURFACE_ADDRESS_INUSE__VI             = 0x4228;
static constexpr u32 mmDCP4_OVL_SURFACE_OFFSET_X__VI                  = 0x4223;
static constexpr u32 mmDCP4_OVL_SURFACE_OFFSET_Y__VI                  = 0x4224;
static constexpr u32 mmDCP4_OVL_SWAP_CNTL__VI                         = 0x421F;
static constexpr u32 mmDCP4_OVL_UPDATE__VI                            = 0x4227;
static constexpr u32 mmDCP4_PRESCALE_GRPH_CONTROL__VI                 = 0x422D;
static constexpr u32 mmDCP4_PRESCALE_OVL_CONTROL__VI                  = 0x4231;
static constexpr u32 mmDCP4_PRESCALE_VALUES_GRPH_B__VI                = 0x4230;
static constexpr u32 mmDCP4_PRESCALE_VALUES_GRPH_G__VI                = 0x422F;
static constexpr u32 mmDCP4_PRESCALE_VALUES_GRPH_R__VI                = 0x422E;
static constexpr u32 mmDCP4_PRESCALE_VALUES_OVL_CB__VI                = 0x4232;
static constexpr u32 mmDCP4_PRESCALE_VALUES_OVL_CR__VI                = 0x4234;
static constexpr u32 mmDCP4_PRESCALE_VALUES_OVL_Y__VI                 = 0x4233;
static constexpr u32 mmDCP4_REGAMMA_CNTLA_END_CNTL1__VI               = 0x42A6;
static constexpr u32 mmDCP4_REGAMMA_CNTLA_END_CNTL2__VI               = 0x42A7;
static constexpr u32 mmDCP4_REGAMMA_CNTLA_REGION_0_1__VI              = 0x42A8;
static constexpr u32 mmDCP4_REGAMMA_CNTLA_REGION_10_11__VI            = 0x42AD;
static constexpr u32 mmDCP4_REGAMMA_CNTLA_REGION_12_13__VI            = 0x42AE;
static constexpr u32 mmDCP4_REGAMMA_CNTLA_REGION_14_15__VI            = 0x42AF;
static constexpr u32 mmDCP4_REGAMMA_CNTLA_REGION_2_3__VI              = 0x42A9;
static constexpr u32 mmDCP4_REGAMMA_CNTLA_REGION_4_5__VI              = 0x42AA;
static constexpr u32 mmDCP4_REGAMMA_CNTLA_REGION_6_7__VI              = 0x42AB;
static constexpr u32 mmDCP4_REGAMMA_CNTLA_REGION_8_9__VI              = 0x42AC;
static constexpr u32 mmDCP4_REGAMMA_CNTLA_SLOPE_CNTL__VI              = 0x42A5;
static constexpr u32 mmDCP4_REGAMMA_CNTLA_START_CNTL__VI              = 0x42A4;
static constexpr u32 mmDCP4_REGAMMA_CNTLB_END_CNTL1__VI               = 0x42B2;
static constexpr u32 mmDCP4_REGAMMA_CNTLB_END_CNTL2__VI               = 0x42B3;
static constexpr u32 mmDCP4_REGAMMA_CNTLB_REGION_0_1__VI              = 0x42B4;
static constexpr u32 mmDCP4_REGAMMA_CNTLB_REGION_10_11__VI            = 0x42B9;
static constexpr u32 mmDCP4_REGAMMA_CNTLB_REGION_12_13__VI            = 0x42BA;
static constexpr u32 mmDCP4_REGAMMA_CNTLB_REGION_14_15__VI            = 0x42BB;
static constexpr u32 mmDCP4_REGAMMA_CNTLB_REGION_2_3__VI              = 0x42B5;
static constexpr u32 mmDCP4_REGAMMA_CNTLB_REGION_4_5__VI              = 0x42B6;
static constexpr u32 mmDCP4_REGAMMA_CNTLB_REGION_6_7__VI              = 0x42B7;
static constexpr u32 mmDCP4_REGAMMA_CNTLB_REGION_8_9__VI              = 0x42B8;
static constexpr u32 mmDCP4_REGAMMA_CNTLB_SLOPE_CNTL__VI              = 0x42B1;
static constexpr u32 mmDCP4_REGAMMA_CNTLB_START_CNTL__VI              = 0x42B0;
static constexpr u32 mmDCP4_REGAMMA_CONTROL__VI                       = 0x42A0;
static constexpr u32 mmDCP4_REGAMMA_LUT_DATA__VI                      = 0x42A2;
static constexpr u32 mmDCP4_REGAMMA_LUT_INDEX__VI                     = 0x42A1;
static constexpr u32 mmDCP4_REGAMMA_LUT_WRITE_EN_MASK__VI             = 0x42A3;
static constexpr u32 mmDCP5_ALPHA_CONTROL__VI                         = 0x44BC;
static constexpr u32 mmDCP5_COMM_MATRIXA_TRANS_C11_C12__VI            = 0x4443;
static constexpr u32 mmDCP5_COMM_MATRIXA_TRANS_C13_C14__VI            = 0x4444;
static constexpr u32 mmDCP5_COMM_MATRIXA_TRANS_C21_C22__VI            = 0x4445;
static constexpr u32 mmDCP5_COMM_MATRIXA_TRANS_C23_C24__VI            = 0x4446;
static constexpr u32 mmDCP5_COMM_MATRIXA_TRANS_C31_C32__VI            = 0x4447;
static constexpr u32 mmDCP5_COMM_MATRIXA_TRANS_C33_C34__VI            = 0x4448;
static constexpr u32 mmDCP5_COMM_MATRIXB_TRANS_C11_C12__VI            = 0x4449;
static constexpr u32 mmDCP5_COMM_MATRIXB_TRANS_C13_C14__VI            = 0x444A;
static constexpr u32 mmDCP5_COMM_MATRIXB_TRANS_C21_C22__VI            = 0x444B;
static constexpr u32 mmDCP5_COMM_MATRIXB_TRANS_C23_C24__VI            = 0x444C;
static constexpr u32 mmDCP5_COMM_MATRIXB_TRANS_C31_C32__VI            = 0x444D;
static constexpr u32 mmDCP5_COMM_MATRIXB_TRANS_C33_C34__VI            = 0x444E;
static constexpr u32 mmDCP5_CUR2_COLOR1__VI                           = 0x4475;
static constexpr u32 mmDCP5_CUR2_COLOR2__VI                           = 0x4476;
static constexpr u32 mmDCP5_CUR2_CONTROL__VI                          = 0x446F;
static constexpr u32 mmDCP5_CUR2_HOT_SPOT__VI                         = 0x4474;
static constexpr u32 mmDCP5_CUR2_POSITION__VI                         = 0x4473;
static constexpr u32 mmDCP5_CUR2_SIZE__VI                             = 0x4471;
static constexpr u32 mmDCP5_CUR2_STEREO_CONTROL__VI                   = 0x449B;
static constexpr u32 mmDCP5_CUR2_SURFACE_ADDRESS__VI                  = 0x4470;
static constexpr u32 mmDCP5_CUR2_SURFACE_ADDRESS_HIGH__VI             = 0x4472;
static constexpr u32 mmDCP5_CUR2_UPDATE__VI                           = 0x4477;
static constexpr u32 mmDCP5_CUR_COLOR1__VI                            = 0x446C;
static constexpr u32 mmDCP5_CUR_COLOR2__VI                            = 0x446D;
static constexpr u32 mmDCP5_CUR_CONTROL__VI                           = 0x4466;
static constexpr u32 mmDCP5_CUR_HOT_SPOT__VI                          = 0x446B;
static constexpr u32 mmDCP5_CUR_POSITION__VI                          = 0x446A;
static constexpr u32 mmDCP5_CUR_REQUEST_FILTER_CNTL__VI               = 0x4499;
static constexpr u32 mmDCP5_CUR_SIZE__VI                              = 0x4468;
static constexpr u32 mmDCP5_CUR_STEREO_CONTROL__VI                    = 0x449A;
static constexpr u32 mmDCP5_CUR_SURFACE_ADDRESS__VI                   = 0x4467;
static constexpr u32 mmDCP5_CUR_SURFACE_ADDRESS_HIGH__VI              = 0x4469;
static constexpr u32 mmDCP5_CUR_UPDATE__VI                            = 0x446E;
static constexpr u32 mmDCP5_DCP_CRC_CONTROL__VI                       = 0x4487;
static constexpr u32 mmDCP5_DCP_CRC_CURRENT__VI                       = 0x4489;
static constexpr u32 mmDCP5_DCP_CRC_LAST__VI                          = 0x448B;
static constexpr u32 mmDCP5_DCP_CRC_MASK__VI                          = 0x4488;
static constexpr u32 mmDCP5_DCP_DEBUG__VI                             = 0x448D;
static constexpr u32 mmDCP5_DCP_DEBUG2__VI                            = 0x4498;
static constexpr u32 mmDCP5_DCP_FP_CONVERTED_FIELD__VI                = 0x4465;
static constexpr u32 mmDCP5_DCP_GSL_CONTROL__VI                       = 0x4490;
static constexpr u32 mmDCP5_DCP_LB_DATA_GAP_BETWEEN_CHUNK__VI         = 0x4491;
static constexpr u32 mmDCP5_DCP_RANDOM_SEEDS__VI                      = 0x4461;
static constexpr u32 mmDCP5_DCP_SPATIAL_DITHER_CNTL__VI               = 0x4460;
static constexpr u32 mmDCP5_DCP_TEST_DEBUG_DATA__VI                   = 0x4496;
static constexpr u32 mmDCP5_DCP_TEST_DEBUG_INDEX__VI                  = 0x4495;
static constexpr u32 mmDCP5_DC_LUT_30_COLOR__VI                       = 0x447C;
static constexpr u32 mmDCP5_DC_LUT_AUTOFILL__VI                       = 0x447F;
static constexpr u32 mmDCP5_DC_LUT_BLACK_OFFSET_BLUE__VI              = 0x4481;
static constexpr u32 mmDCP5_DC_LUT_BLACK_OFFSET_GREEN__VI             = 0x4482;
static constexpr u32 mmDCP5_DC_LUT_BLACK_OFFSET_RED__VI               = 0x4483;
static constexpr u32 mmDCP5_DC_LUT_CONTROL__VI                        = 0x4480;
static constexpr u32 mmDCP5_DC_LUT_PWL_DATA__VI                       = 0x447B;
static constexpr u32 mmDCP5_DC_LUT_RW_INDEX__VI                       = 0x4479;
static constexpr u32 mmDCP5_DC_LUT_RW_MODE__VI                        = 0x4478;
static constexpr u32 mmDCP5_DC_LUT_SEQ_COLOR__VI                      = 0x447A;
static constexpr u32 mmDCP5_DC_LUT_VGA_ACCESS_ENABLE__VI              = 0x447D;
static constexpr u32 mmDCP5_DC_LUT_WHITE_OFFSET_BLUE__VI              = 0x4484;
static constexpr u32 mmDCP5_DC_LUT_WHITE_OFFSET_GREEN__VI             = 0x4485;
static constexpr u32 mmDCP5_DC_LUT_WHITE_OFFSET_RED__VI               = 0x4486;
static constexpr u32 mmDCP5_DC_LUT_WRITE_EN_MASK__VI                  = 0x447E;
static constexpr u32 mmDCP5_DEGAMMA_CONTROL__VI                       = 0x4458;
static constexpr u32 mmDCP5_DENORM_CONTROL__VI                        = 0x4450;
static constexpr u32 mmDCP5_GAMUT_REMAP_C11_C12__VI                   = 0x445A;
static constexpr u32 mmDCP5_GAMUT_REMAP_C13_C14__VI                   = 0x445B;
static constexpr u32 mmDCP5_GAMUT_REMAP_C21_C22__VI                   = 0x445C;
static constexpr u32 mmDCP5_GAMUT_REMAP_C23_C24__VI                   = 0x445D;
static constexpr u32 mmDCP5_GAMUT_REMAP_C31_C32__VI                   = 0x445E;
static constexpr u32 mmDCP5_GAMUT_REMAP_C33_C34__VI                   = 0x445F;
static constexpr u32 mmDCP5_GAMUT_REMAP_CONTROL__VI                   = 0x4459;
static constexpr u32 mmDCP5_GRPH_COMPRESS_PITCH__VI                   = 0x441A;
static constexpr u32 mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS__VI         = 0x4419;
static constexpr u32 mmDCP5_GRPH_COMPRESS_SURFACE_ADDRESS_HIGH__VI    = 0x441B;
static constexpr u32 mmDCP5_GRPH_CONTROL__SI__CI                      = 0x4901;
static constexpr u32 mmDCP5_GRPH_CONTROL__VI                          = 0x4401;
static constexpr u32 mmDCP5_GRPH_DFQ_CONTROL__VI                      = 0x4414;
static constexpr u32 mmDCP5_GRPH_DFQ_STATUS__VI                       = 0x4415;
static constexpr u32 mmDCP5_GRPH_ENABLE__VI                           = 0x4400;
static constexpr u32 mmDCP5_GRPH_FLIP_CONTROL__SI__CI                 = 0x4912;
static constexpr u32 mmDCP5_GRPH_FLIP_CONTROL__VI                     = 0x4412;
static constexpr u32 mmDCP5_GRPH_FLIP_RATE_CNTL__VI                   = 0x448E;
static constexpr u32 mmDCP5_GRPH_INTERRUPT_CONTROL__VI                = 0x4417;
static constexpr u32 mmDCP5_GRPH_INTERRUPT_STATUS__VI                 = 0x4416;
static constexpr u32 mmDCP5_GRPH_LUT_10BIT_BYPASS__VI                 = 0x4402;
static constexpr u32 mmDCP5_GRPH_PITCH__SI__CI                        = 0x4906;
static constexpr u32 mmDCP5_GRPH_PITCH__VI                            = 0x4406;
static constexpr u32 mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS__SI__CI      = 0x4904;
static constexpr u32 mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS__VI          = 0x4404;
static constexpr u32 mmDCP5_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH__VI     = 0x4407;
static constexpr u32 mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS__VI        = 0x4405;
static constexpr u32 mmDCP5_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH__VI   = 0x4408;
static constexpr u32 mmDCP5_GRPH_STEREOSYNC_FLIP__VI                  = 0x4497;
static constexpr u32 mmDCP5_GRPH_SURFACE_ADDRESS_HIGH_INUSE__VI       = 0x4418;
static constexpr u32 mmDCP5_GRPH_SURFACE_ADDRESS_INUSE__VI            = 0x4413;
static constexpr u32 mmDCP5_GRPH_SURFACE_OFFSET_X__VI                 = 0x4409;
static constexpr u32 mmDCP5_GRPH_SURFACE_OFFSET_Y__VI                 = 0x440A;
static constexpr u32 mmDCP5_GRPH_SWAP_CNTL__VI                        = 0x4403;
static constexpr u32 mmDCP5_GRPH_UPDATE__SI__CI                       = 0x4911;
static constexpr u32 mmDCP5_GRPH_UPDATE__VI                           = 0x4411;
static constexpr u32 mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL__VI    = 0x449F;
static constexpr u32 mmDCP5_GRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__VI  = 0x44BF;
static constexpr u32 mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS__VI    = 0x44BD;
static constexpr u32 mmDCP5_GRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH__VI  = 0x44BE;
static constexpr u32 mmDCP5_GRPH_X_END__VI                            = 0x440D;
static constexpr u32 mmDCP5_GRPH_X_START__VI                          = 0x440B;
static constexpr u32 mmDCP5_GRPH_Y_END__VI                            = 0x440E;
static constexpr u32 mmDCP5_GRPH_Y_START__VI                          = 0x440C;
static constexpr u32 mmDCP5_HW_ROTATION__VI                           = 0x449E;
static constexpr u32 mmDCP5_INPUT_CSC_C11_C12__VI                     = 0x4436;
static constexpr u32 mmDCP5_INPUT_CSC_C13_C14__VI                     = 0x4437;
static constexpr u32 mmDCP5_INPUT_CSC_C21_C22__VI                     = 0x4438;
static constexpr u32 mmDCP5_INPUT_CSC_C23_C24__VI                     = 0x4439;
static constexpr u32 mmDCP5_INPUT_CSC_C31_C32__VI                     = 0x443A;
static constexpr u32 mmDCP5_INPUT_CSC_C33_C34__VI                     = 0x443B;
static constexpr u32 mmDCP5_INPUT_CSC_CONTROL__VI                     = 0x4435;
static constexpr u32 mmDCP5_INPUT_GAMMA_CONTROL__VI                   = 0x4410;
static constexpr u32 mmDCP5_KEY_CONTROL__VI                           = 0x4453;
static constexpr u32 mmDCP5_KEY_RANGE_ALPHA__VI                       = 0x4454;
static constexpr u32 mmDCP5_KEY_RANGE_BLUE__VI                        = 0x4457;
static constexpr u32 mmDCP5_KEY_RANGE_GREEN__VI                       = 0x4456;
static constexpr u32 mmDCP5_KEY_RANGE_RED__VI                         = 0x4455;
static constexpr u32 mmDCP5_OUTPUT_CSC_C11_C12__VI                    = 0x443D;
static constexpr u32 mmDCP5_OUTPUT_CSC_C13_C14__VI                    = 0x443E;
static constexpr u32 mmDCP5_OUTPUT_CSC_C21_C22__VI                    = 0x443F;
static constexpr u32 mmDCP5_OUTPUT_CSC_C23_C24__VI                    = 0x4440;
static constexpr u32 mmDCP5_OUTPUT_CSC_C31_C32__VI                    = 0x4441;
static constexpr u32 mmDCP5_OUTPUT_CSC_C33_C34__VI                    = 0x4442;
static constexpr u32 mmDCP5_OUTPUT_CSC_CONTROL__VI                    = 0x443C;
static constexpr u32 mmDCP5_OUT_CLAMP_CONTROL_B_CB__VI                = 0x449D;
static constexpr u32 mmDCP5_OUT_CLAMP_CONTROL_G_Y__VI                 = 0x449C;
static constexpr u32 mmDCP5_OUT_CLAMP_CONTROL_R_CR__VI                = 0x4452;
static constexpr u32 mmDCP5_OUT_ROUND_CONTROL__VI                     = 0x4451;
static constexpr u32 mmDCP5_OVLSCL_EDGE_PIXEL_CNTL__VI                = 0x442C;
static constexpr u32 mmDCP5_OVL_CONTROL1__VI                          = 0x441D;
static constexpr u32 mmDCP5_OVL_CONTROL2__VI                          = 0x441E;
static constexpr u32 mmDCP5_OVL_DFQ_CONTROL__VI                       = 0x4429;
static constexpr u32 mmDCP5_OVL_DFQ_STATUS__VI                        = 0x442A;
static constexpr u32 mmDCP5_OVL_ENABLE__VI                            = 0x441C;
static constexpr u32 mmDCP5_OVL_END__VI                               = 0x4426;
static constexpr u32 mmDCP5_OVL_PITCH__VI                             = 0x4421;
static constexpr u32 mmDCP5_OVL_SECONDARY_SURFACE_ADDRESS__VI         = 0x4492;
static constexpr u32 mmDCP5_OVL_SECONDARY_SURFACE_ADDRESS_HIGH__VI    = 0x4494;
static constexpr u32 mmDCP5_OVL_START__VI                             = 0x4425;
static constexpr u32 mmDCP5_OVL_STEREOSYNC_FLIP__VI                   = 0x4493;
static constexpr u32 mmDCP5_OVL_SURFACE_ADDRESS__SI__CI               = 0x4920;
static constexpr u32 mmDCP5_OVL_SURFACE_ADDRESS__VI                   = 0x4420;
static constexpr u32 mmDCP5_OVL_SURFACE_ADDRESS_HIGH__VI              = 0x4422;
static constexpr u32 mmDCP5_OVL_SURFACE_ADDRESS_HIGH_INUSE__VI        = 0x442B;
static constexpr u32 mmDCP5_OVL_SURFACE_ADDRESS_INUSE__VI             = 0x4428;
static constexpr u32 mmDCP5_OVL_SURFACE_OFFSET_X__VI                  = 0x4423;
static constexpr u32 mmDCP5_OVL_SURFACE_OFFSET_Y__VI                  = 0x4424;
static constexpr u32 mmDCP5_OVL_SWAP_CNTL__VI                         = 0x441F;
static constexpr u32 mmDCP5_OVL_UPDATE__VI                            = 0x4427;
static constexpr u32 mmDCP5_PRESCALE_GRPH_CONTROL__VI                 = 0x442D;
static constexpr u32 mmDCP5_PRESCALE_OVL_CONTROL__VI                  = 0x4431;
static constexpr u32 mmDCP5_PRESCALE_VALUES_GRPH_B__VI                = 0x4430;
static constexpr u32 mmDCP5_PRESCALE_VALUES_GRPH_G__VI                = 0x442F;
static constexpr u32 mmDCP5_PRESCALE_VALUES_GRPH_R__VI                = 0x442E;
static constexpr u32 mmDCP5_PRESCALE_VALUES_OVL_CB__VI                = 0x4432;
static constexpr u32 mmDCP5_PRESCALE_VALUES_OVL_CR__VI                = 0x4434;
static constexpr u32 mmDCP5_PRESCALE_VALUES_OVL_Y__VI                 = 0x4433;
static constexpr u32 mmDCP5_REGAMMA_CNTLA_END_CNTL1__VI               = 0x44A6;
static constexpr u32 mmDCP5_REGAMMA_CNTLA_END_CNTL2__VI               = 0x44A7;
static constexpr u32 mmDCP5_REGAMMA_CNTLA_REGION_0_1__VI              = 0x44A8;
static constexpr u32 mmDCP5_REGAMMA_CNTLA_REGION_10_11__VI            = 0x44AD;
static constexpr u32 mmDCP5_REGAMMA_CNTLA_REGION_12_13__VI            = 0x44AE;
static constexpr u32 mmDCP5_REGAMMA_CNTLA_REGION_14_15__VI            = 0x44AF;
static constexpr u32 mmDCP5_REGAMMA_CNTLA_REGION_2_3__VI              = 0x44A9;
static constexpr u32 mmDCP5_REGAMMA_CNTLA_REGION_4_5__VI              = 0x44AA;
static constexpr u32 mmDCP5_REGAMMA_CNTLA_REGION_6_7__VI              = 0x44AB;
static constexpr u32 mmDCP5_REGAMMA_CNTLA_REGION_8_9__VI              = 0x44AC;
static constexpr u32 mmDCP5_REGAMMA_CNTLA_SLOPE_CNTL__VI              = 0x44A5;
static constexpr u32 mmDCP5_REGAMMA_CNTLA_START_CNTL__VI              = 0x44A4;
static constexpr u32 mmDCP5_REGAMMA_CNTLB_END_CNTL1__VI               = 0x44B2;
static constexpr u32 mmDCP5_REGAMMA_CNTLB_END_CNTL2__VI               = 0x44B3;
static constexpr u32 mmDCP5_REGAMMA_CNTLB_REGION_0_1__VI              = 0x44B4;
static constexpr u32 mmDCP5_REGAMMA_CNTLB_REGION_10_11__VI            = 0x44B9;
static constexpr u32 mmDCP5_REGAMMA_CNTLB_REGION_12_13__VI            = 0x44BA;
static constexpr u32 mmDCP5_REGAMMA_CNTLB_REGION_14_15__VI            = 0x44BB;
static constexpr u32 mmDCP5_REGAMMA_CNTLB_REGION_2_3__VI              = 0x44B5;
static constexpr u32 mmDCP5_REGAMMA_CNTLB_REGION_4_5__VI              = 0x44B6;
static constexpr u32 mmDCP5_REGAMMA_CNTLB_REGION_6_7__VI              = 0x44B7;
static constexpr u32 mmDCP5_REGAMMA_CNTLB_REGION_8_9__VI              = 0x44B8;
static constexpr u32 mmDCP5_REGAMMA_CNTLB_SLOPE_CNTL__VI              = 0x44B1;
static constexpr u32 mmDCP5_REGAMMA_CNTLB_START_CNTL__VI              = 0x44B0;
static constexpr u32 mmDCP5_REGAMMA_CONTROL__VI                       = 0x44A0;
static constexpr u32 mmDCP5_REGAMMA_LUT_DATA__VI                      = 0x44A2;
static constexpr u32 mmDCP5_REGAMMA_LUT_INDEX__VI                     = 0x44A1;
static constexpr u32 mmDCP5_REGAMMA_LUT_WRITE_EN_MASK__VI             = 0x44A3;
static constexpr u32 mmDCPG_TEST_DEBUG_DATA__VI                       = 0x02D7;
static constexpr u32 mmDCPG_TEST_DEBUG_INDEX__VI                      = 0x02D6;
static constexpr u32 mmDCP_DEBUG2__VI                                 = 0x1A98;
static constexpr u32 mmDCP_FP_CONVERTED_FIELD__VI                     = 0x1A65;
static constexpr u32 mmDCP_GSL_CONTROL__VI                            = 0x1A90;
static constexpr u32 mmDCP_RANDOM_SEEDS__VI                           = 0x1A61;
static constexpr u32 mmDCP_SPATIAL_DITHER_CNTL__VI                    = 0x1A60;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED0__VI              = 0x5A84;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED1__VI              = 0x5A85;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED10__VI             = 0x5A8E;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED100__VI            = 0x5AE8;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED101__VI            = 0x5AE9;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED102__VI            = 0x5AEA;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED103__VI            = 0x5AEB;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED104__VI            = 0x5AEC;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED105__VI            = 0x5AED;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED106__VI            = 0x5AEE;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED107__VI            = 0x5AEF;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED108__VI            = 0x5AF0;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED109__VI            = 0x5AF1;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED11__VI             = 0x5A8F;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED110__VI            = 0x5AF2;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED111__VI            = 0x5AF3;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED112__VI            = 0x5AF4;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED113__VI            = 0x5AF5;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED114__VI            = 0x5AF6;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED115__VI            = 0x5AF7;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED116__VI            = 0x5AF8;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED117__VI            = 0x5AF9;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED118__VI            = 0x5AFA;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED119__VI            = 0x5AFB;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED12__VI             = 0x5A90;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED120__VI            = 0x5AFC;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED121__VI            = 0x5AFD;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED122__VI            = 0x5AFE;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED123__VI            = 0x5AFF;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED124__VI            = 0x5B00;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED125__VI            = 0x5B01;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED126__VI            = 0x5B02;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED127__VI            = 0x5B03;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED128__VI            = 0x5B04;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED129__VI            = 0x5B05;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED13__VI             = 0x5A91;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED130__VI            = 0x5B06;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED131__VI            = 0x5B07;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED132__VI            = 0x5B08;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED133__VI            = 0x5B09;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED134__VI            = 0x5B0A;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED135__VI            = 0x5B0B;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED136__VI            = 0x5B0C;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED137__VI            = 0x5B0D;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED138__VI            = 0x5B0E;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED139__VI            = 0x5B0F;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED14__VI             = 0x5A92;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED140__VI            = 0x5B10;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED141__VI            = 0x5B11;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED142__VI            = 0x5B12;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED143__VI            = 0x5B13;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED144__VI            = 0x5B14;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED145__VI            = 0x5B15;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED146__VI            = 0x5B16;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED147__VI            = 0x5B17;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED148__VI            = 0x5B18;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED149__VI            = 0x5B19;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED15__VI             = 0x5A93;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED150__VI            = 0x5B1A;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED151__VI            = 0x5B1B;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED152__VI            = 0x5B1C;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED153__VI            = 0x5B1D;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED154__VI            = 0x5B1E;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED155__VI            = 0x5B1F;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED156__VI            = 0x5B20;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED157__VI            = 0x5B21;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED158__VI            = 0x5B22;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED159__VI            = 0x5B23;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED16__VI             = 0x5A94;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED160__VI            = 0x5B24;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED161__VI            = 0x5B25;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED162__VI            = 0x5B26;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED163__VI            = 0x5B27;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED164__VI            = 0x5B28;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED165__VI            = 0x5B29;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED166__VI            = 0x5B2A;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED167__VI            = 0x5B2B;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED168__VI            = 0x5B2C;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED169__VI            = 0x5B2D;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED17__VI             = 0x5A95;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED170__VI            = 0x5B2E;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED171__VI            = 0x5B2F;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED172__VI            = 0x5B30;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED173__VI            = 0x5B31;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED174__VI            = 0x5B32;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED175__VI            = 0x5B33;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED176__VI            = 0x5B34;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED177__VI            = 0x5B35;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED178__VI            = 0x5B36;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED179__VI            = 0x5B37;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED18__VI             = 0x5A96;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED180__VI            = 0x5B38;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED181__VI            = 0x5B39;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED182__VI            = 0x5B3A;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED183__VI            = 0x5B3B;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED184__VI            = 0x5B3C;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED185__VI            = 0x5B3D;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED186__VI            = 0x5B3E;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED187__VI            = 0x5B3F;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED188__VI            = 0x5B40;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED189__VI            = 0x5B41;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED19__VI             = 0x5A97;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED190__VI            = 0x5B42;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED191__VI            = 0x5B43;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED192__VI            = 0x5B44;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED193__VI            = 0x5B45;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED194__VI            = 0x5B46;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED195__VI            = 0x5B47;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED196__VI            = 0x5B48;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED197__VI            = 0x5B49;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED198__VI            = 0x5B4A;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED199__VI            = 0x5B4B;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED2__VI              = 0x5A86;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED20__VI             = 0x5A98;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED200__VI            = 0x5B4C;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED201__VI            = 0x5B4D;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED202__VI            = 0x5B4E;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED203__VI            = 0x5B4F;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED204__VI            = 0x5B50;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED205__VI            = 0x5B51;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED206__VI            = 0x5B52;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED207__VI            = 0x5B53;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED208__VI            = 0x5B54;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED209__VI            = 0x5B55;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED21__VI             = 0x5A99;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED210__VI            = 0x5B56;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED211__VI            = 0x5B57;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED212__VI            = 0x5B58;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED213__VI            = 0x5B59;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED214__VI            = 0x5B5A;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED215__VI            = 0x5B5B;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED216__VI            = 0x5B5C;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED217__VI            = 0x5B5D;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED218__VI            = 0x5B5E;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED219__VI            = 0x5B5F;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED22__VI             = 0x5A9A;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED220__VI            = 0x5B60;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED221__VI            = 0x5B61;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED222__VI            = 0x5B62;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED223__VI            = 0x5B63;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED224__VI            = 0x5B64;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED225__VI            = 0x5B65;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED226__VI            = 0x5B66;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED227__VI            = 0x5B67;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED228__VI            = 0x5B68;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED229__VI            = 0x5B69;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED23__VI             = 0x5A9B;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED230__VI            = 0x5B6A;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED231__VI            = 0x5B6B;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED232__VI            = 0x5B6C;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED233__VI            = 0x5B6D;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED234__VI            = 0x5B6E;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED235__VI            = 0x5B6F;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED236__VI            = 0x5B70;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED237__VI            = 0x5B71;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED238__VI            = 0x5B72;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED239__VI            = 0x5B73;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED24__VI             = 0x5A9C;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED240__VI            = 0x5B74;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED241__VI            = 0x5B75;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED242__VI            = 0x5B76;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED243__VI            = 0x5B77;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED244__VI            = 0x5B78;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED245__VI            = 0x5B79;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED246__VI            = 0x5B7A;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED247__VI            = 0x5B7B;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED248__VI            = 0x5B7C;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED249__VI            = 0x5B7D;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED25__VI             = 0x5A9D;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED250__VI            = 0x5B7E;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED251__VI            = 0x5B7F;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED252__VI            = 0x5B80;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED253__VI            = 0x5B81;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED254__VI            = 0x5B82;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED255__VI            = 0x5B83;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED256__VI            = 0x5B84;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED257__VI            = 0x5B85;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED258__VI            = 0x5B86;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED259__VI            = 0x5B87;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED26__VI             = 0x5A9E;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED260__VI            = 0x5B88;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED261__VI            = 0x5B89;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED262__VI            = 0x5B8A;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED263__VI            = 0x5B8B;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED264__VI            = 0x5B8C;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED265__VI            = 0x5B8D;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED266__VI            = 0x5B8E;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED267__VI            = 0x5B8F;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED268__VI            = 0x5B90;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED269__VI            = 0x5B91;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED27__VI             = 0x5A9F;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED270__VI            = 0x5B92;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED271__VI            = 0x5B93;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED272__VI            = 0x5B94;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED273__VI            = 0x5B95;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED274__VI            = 0x5B96;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED275__VI            = 0x5B97;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED276__VI            = 0x5B98;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED277__VI            = 0x5B99;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED278__VI            = 0x5B9A;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED279__VI            = 0x5B9B;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED28__VI             = 0x5AA0;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED280__VI            = 0x5B9C;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED281__VI            = 0x5B9D;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED282__VI            = 0x5B9E;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED283__VI            = 0x5B9F;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED284__VI            = 0x5BA0;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED285__VI            = 0x5BA1;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED286__VI            = 0x5BA2;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED287__VI            = 0x5BA3;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED288__VI            = 0x5BA4;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED289__VI            = 0x5BA5;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED29__VI             = 0x5AA1;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED290__VI            = 0x5BA6;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED291__VI            = 0x5BA7;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED292__VI            = 0x5BA8;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED293__VI            = 0x5BA9;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED294__VI            = 0x5BAA;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED295__VI            = 0x5BAB;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED296__VI            = 0x5BAC;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED297__VI            = 0x5BAD;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED298__VI            = 0x5BAE;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED299__VI            = 0x5BAF;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED3__VI              = 0x5A87;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED30__VI             = 0x5AA2;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED300__VI            = 0x5BB0;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED301__VI            = 0x5BB1;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED302__VI            = 0x5BB2;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED303__VI            = 0x5BB3;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED304__VI            = 0x5BB4;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED305__VI            = 0x5BB5;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED306__VI            = 0x5BB6;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED307__VI            = 0x5BB7;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED308__VI            = 0x5BB8;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED309__VI            = 0x5BB9;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED31__VI             = 0x5AA3;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED310__VI            = 0x5BBA;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED311__VI            = 0x5BBB;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED312__VI            = 0x5BBC;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED313__VI            = 0x5BBD;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED314__VI            = 0x5BBE;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED315__VI            = 0x5BBF;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED316__VI            = 0x5BC0;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED317__VI            = 0x5BC1;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED318__VI            = 0x5BC2;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED319__VI            = 0x5BC3;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED32__VI             = 0x5AA4;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED320__VI            = 0x5BC4;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED321__VI            = 0x5BC5;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED322__VI            = 0x5BC6;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED323__VI            = 0x5BC7;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED324__VI            = 0x5BC8;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED325__VI            = 0x5BC9;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED326__VI            = 0x5BCA;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED327__VI            = 0x5BCB;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED328__VI            = 0x5BCC;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED329__VI            = 0x5BCD;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED33__VI             = 0x5AA5;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED330__VI            = 0x5BCE;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED331__VI            = 0x5BCF;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED332__VI            = 0x5BD0;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED333__VI            = 0x5BD1;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED334__VI            = 0x5BD2;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED335__VI            = 0x5BD3;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED336__VI            = 0x5BD4;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED337__VI            = 0x5BD5;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED338__VI            = 0x5BD6;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED339__VI            = 0x5BD7;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED34__VI             = 0x5AA6;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED340__VI            = 0x5BD8;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED341__VI            = 0x5BD9;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED342__VI            = 0x5BDA;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED343__VI            = 0x5BDB;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED344__VI            = 0x5BDC;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED345__VI            = 0x5BDD;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED346__VI            = 0x5BDE;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED347__VI            = 0x5BDF;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED348__VI            = 0x5BE0;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED349__VI            = 0x5BE1;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED35__VI             = 0x5AA7;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED350__VI            = 0x5BE2;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED351__VI            = 0x5BE3;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED352__VI            = 0x5BE4;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED353__VI            = 0x5BE5;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED354__VI            = 0x5BE6;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED355__VI            = 0x5BE7;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED356__VI            = 0x5BE8;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED357__VI            = 0x5BE9;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED358__VI            = 0x5BEA;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED359__VI            = 0x5BEB;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED36__VI             = 0x5AA8;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED360__VI            = 0x5BEC;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED361__VI            = 0x5BED;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED362__VI            = 0x5BEE;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED363__VI            = 0x5BEF;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED364__VI            = 0x5BF0;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED365__VI            = 0x5BF1;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED366__VI            = 0x5BF2;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED367__VI            = 0x5BF3;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED368__VI            = 0x5BF4;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED369__VI            = 0x5BF5;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED37__VI             = 0x5AA9;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED370__VI            = 0x5BF6;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED371__VI            = 0x5BF7;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED372__VI            = 0x5BF8;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED373__VI            = 0x5BF9;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED374__VI            = 0x5BFA;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED375__VI            = 0x5BFB;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED376__VI            = 0x5BFC;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED377__VI            = 0x5BFD;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED378__VI            = 0x5BFE;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED379__VI            = 0x5BFF;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED38__VI             = 0x5AAA;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED39__VI             = 0x5AAB;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED4__VI              = 0x5A88;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED40__VI             = 0x5AAC;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED41__VI             = 0x5AAD;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED42__VI             = 0x5AAE;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED43__VI             = 0x5AAF;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED44__VI             = 0x5AB0;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED45__VI             = 0x5AB1;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED46__VI             = 0x5AB2;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED47__VI             = 0x5AB3;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED48__VI             = 0x5AB4;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED49__VI             = 0x5AB5;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED5__VI              = 0x5A89;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED50__VI             = 0x5AB6;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED51__VI             = 0x5AB7;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED52__VI             = 0x5AB8;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED53__VI             = 0x5AB9;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED54__VI             = 0x5ABA;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED55__VI             = 0x5ABB;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED56__VI             = 0x5ABC;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED57__VI             = 0x5ABD;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED58__VI             = 0x5ABE;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED59__VI             = 0x5ABF;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED6__VI              = 0x5A8A;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED60__VI             = 0x5AC0;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED61__VI             = 0x5AC1;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED62__VI             = 0x5AC2;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED63__VI             = 0x5AC3;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED64__VI             = 0x5AC4;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED65__VI             = 0x5AC5;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED66__VI             = 0x5AC6;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED67__VI             = 0x5AC7;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED68__VI             = 0x5AC8;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED69__VI             = 0x5AC9;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED7__VI              = 0x5A8B;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED70__VI             = 0x5ACA;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED71__VI             = 0x5ACB;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED72__VI             = 0x5ACC;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED73__VI             = 0x5ACD;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED74__VI             = 0x5ACE;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED75__VI             = 0x5ACF;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED76__VI             = 0x5AD0;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED77__VI             = 0x5AD1;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED78__VI             = 0x5AD2;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED79__VI             = 0x5AD3;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED8__VI              = 0x5A8C;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED80__VI             = 0x5AD4;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED81__VI             = 0x5AD5;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED82__VI             = 0x5AD6;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED83__VI             = 0x5AD7;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED84__VI             = 0x5AD8;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED85__VI             = 0x5AD9;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED86__VI             = 0x5ADA;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED87__VI             = 0x5ADB;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED88__VI             = 0x5ADC;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED89__VI             = 0x5ADD;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED9__VI              = 0x5A8D;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED90__VI             = 0x5ADE;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED91__VI             = 0x5ADF;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED92__VI             = 0x5AE0;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED93__VI             = 0x5AE1;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED94__VI             = 0x5AE2;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED95__VI             = 0x5AE3;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED96__VI             = 0x5AE4;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED97__VI             = 0x5AE5;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED98__VI             = 0x5AE6;
static constexpr u32 mmDCRX_PHY_MACRO_CNTL_RESERVED99__VI             = 0x5AE7;
static constexpr u32 mmDC_ABM1_OVERSCAN_PIXEL_VALUE__VI               = 0x169B;
static constexpr u32 mmDC_DVODATA_CONFIG__VI                          = 0x481A;
static constexpr u32 mmDC_GENERICA__VI                                = 0x4800;
static constexpr u32 mmDC_GENERICB__VI                                = 0x4801;
static constexpr u32 mmDC_GPIO_DDC1_A__VI                             = 0x4869;
static constexpr u32 mmDC_GPIO_DDC1_EN__VI                            = 0x486A;
static constexpr u32 mmDC_GPIO_DDC1_MASK__VI                          = 0x4868;
static constexpr u32 mmDC_GPIO_DDC1_Y__VI                             = 0x486B;
static constexpr u32 mmDC_GPIO_DDC2_A__VI                             = 0x486D;
static constexpr u32 mmDC_GPIO_DDC2_EN__VI                            = 0x486E;
static constexpr u32 mmDC_GPIO_DDC2_MASK__VI                          = 0x486C;
static constexpr u32 mmDC_GPIO_DDC2_Y__VI                             = 0x486F;
static constexpr u32 mmDC_GPIO_DDC3_A__VI                             = 0x4871;
static constexpr u32 mmDC_GPIO_DDC3_EN__VI                            = 0x4872;
static constexpr u32 mmDC_GPIO_DDC3_MASK__VI                          = 0x4870;
static constexpr u32 mmDC_GPIO_DDC3_Y__VI                             = 0x4873;
static constexpr u32 mmDC_GPIO_DDC4_A__VI                             = 0x4875;
static constexpr u32 mmDC_GPIO_DDC4_EN__VI                            = 0x4876;
static constexpr u32 mmDC_GPIO_DDC4_MASK__VI                          = 0x4874;
static constexpr u32 mmDC_GPIO_DDC4_Y__VI                             = 0x4877;
static constexpr u32 mmDC_GPIO_DDC5_A__VI                             = 0x4879;
static constexpr u32 mmDC_GPIO_DDC5_EN__VI                            = 0x487A;
static constexpr u32 mmDC_GPIO_DDC5_MASK__VI                          = 0x4878;
static constexpr u32 mmDC_GPIO_DDC5_Y__VI                             = 0x487B;
static constexpr u32 mmDC_GPIO_DDC6_A__VI                             = 0x487D;
static constexpr u32 mmDC_GPIO_DDC6_EN__VI                            = 0x487E;
static constexpr u32 mmDC_GPIO_DDC6_MASK__VI                          = 0x487C;
static constexpr u32 mmDC_GPIO_DDC6_Y__VI                             = 0x487F;
static constexpr u32 mmDC_GPIO_DDCVGA_A__VI                           = 0x4881;
static constexpr u32 mmDC_GPIO_DDCVGA_EN__VI                          = 0x4882;
static constexpr u32 mmDC_GPIO_DDCVGA_MASK__VI                        = 0x4880;
static constexpr u32 mmDC_GPIO_DDCVGA_Y__VI                           = 0x4883;
static constexpr u32 mmDC_GPIO_DEBUG__VI                              = 0x4804;
static constexpr u32 mmDC_GPIO_DVODATA_A__VI                          = 0x4865;
static constexpr u32 mmDC_GPIO_DVODATA_EN__VI                         = 0x4866;
static constexpr u32 mmDC_GPIO_DVODATA_MASK__VI                       = 0x4864;
static constexpr u32 mmDC_GPIO_DVODATA_Y__VI                          = 0x4867;
static constexpr u32 mmDC_GPIO_GENERIC_A__VI                          = 0x4861;
static constexpr u32 mmDC_GPIO_GENERIC_EN__VI                         = 0x4862;
static constexpr u32 mmDC_GPIO_GENERIC_MASK__VI                       = 0x4860;
static constexpr u32 mmDC_GPIO_GENERIC_Y__VI                          = 0x4863;
static constexpr u32 mmDC_GPIO_GENLK_A__VI                            = 0x4889;
static constexpr u32 mmDC_GPIO_GENLK_EN__VI                           = 0x488A;
static constexpr u32 mmDC_GPIO_GENLK_MASK__VI                         = 0x4888;
static constexpr u32 mmDC_GPIO_GENLK_Y__VI                            = 0x488B;
static constexpr u32 mmDC_GPIO_HPD_A__VI                              = 0x488D;
static constexpr u32 mmDC_GPIO_HPD_EN__VI                             = 0x488E;
static constexpr u32 mmDC_GPIO_HPD_MASK__VI                           = 0x488C;
static constexpr u32 mmDC_GPIO_HPD_Y__VI                              = 0x488F;
static constexpr u32 mmDC_GPIO_I2CPAD_A__VI                           = 0x4899;
static constexpr u32 mmDC_GPIO_I2CPAD_EN__VI                          = 0x489A;
static constexpr u32 mmDC_GPIO_I2CPAD_MASK__VI                        = 0x4898;
static constexpr u32 mmDC_GPIO_I2CPAD_STRENGTH__VI                    = 0x489C;
static constexpr u32 mmDC_GPIO_I2CPAD_Y__VI                           = 0x489B;
static constexpr u32 mmDC_GPIO_PAD_STRENGTH_1__VI                     = 0x4894;
static constexpr u32 mmDC_GPIO_PAD_STRENGTH_2__VI                     = 0x4895;
static constexpr u32 mmDC_GPIO_PWRSEQ_A__VI                           = 0x4891;
static constexpr u32 mmDC_GPIO_PWRSEQ_EN__VI                          = 0x4892;
static constexpr u32 mmDC_GPIO_PWRSEQ_MASK__VI                        = 0x4890;
static constexpr u32 mmDC_GPIO_PWRSEQ_Y__VI                           = 0x4893;
static constexpr u32 mmDC_GPIO_SYNCA_A__VI                            = 0x4885;
static constexpr u32 mmDC_GPIO_SYNCA_EN__VI                           = 0x4886;
static constexpr u32 mmDC_GPIO_SYNCA_MASK__VI                         = 0x4884;
static constexpr u32 mmDC_GPIO_SYNCA_Y__VI                            = 0x4887;
static constexpr u32 mmDC_GPU_TIMER_READ__VI                          = 0x482B;
static constexpr u32 mmDC_GPU_TIMER_READ_CNTL__VI                     = 0x482C;
static constexpr u32 mmDC_GPU_TIMER_START_POSITION_P_FLIP__VI         = 0x482A;
static constexpr u32 mmDC_GPU_TIMER_START_POSITION_V_UPDATE__VI       = 0x4829;
static constexpr u32 mmDC_HPD_CONTROL__VI                             = 0x189A;
static constexpr u32 mmDC_HPD_FAST_TRAIN_CNTL__VI                     = 0x189B;
static constexpr u32 mmDC_HPD_INT_CONTROL__VI                         = 0x1899;
static constexpr u32 mmDC_HPD_INT_STATUS__VI                          = 0x1898;
static constexpr u32 mmDC_HPD_TOGGLE_FILT_CNTL__VI                    = 0x189C;
static constexpr u32 mmDC_I2C_ARBITRATION__VI                         = 0x16D5;
static constexpr u32 mmDC_I2C_CONTROL__VI                             = 0x16D4;
static constexpr u32 mmDC_I2C_DATA__VI                                = 0x16EE;
static constexpr u32 mmDC_I2C_DDC1_HW_STATUS__VI                      = 0x16D8;
static constexpr u32 mmDC_I2C_DDC1_SETUP__VI                          = 0x16DF;
static constexpr u32 mmDC_I2C_DDC1_SPEED__VI                          = 0x16DE;
static constexpr u32 mmDC_I2C_DDC2_HW_STATUS__VI                      = 0x16D9;
static constexpr u32 mmDC_I2C_DDC2_SETUP__VI                          = 0x16E1;
static constexpr u32 mmDC_I2C_DDC2_SPEED__VI                          = 0x16E0;
static constexpr u32 mmDC_I2C_DDC3_HW_STATUS__VI                      = 0x16DA;
static constexpr u32 mmDC_I2C_DDC3_SETUP__VI                          = 0x16E3;
static constexpr u32 mmDC_I2C_DDC3_SPEED__VI                          = 0x16E2;
static constexpr u32 mmDC_I2C_DDC4_HW_STATUS__VI                      = 0x16DB;
static constexpr u32 mmDC_I2C_DDC4_SETUP__VI                          = 0x16E5;
static constexpr u32 mmDC_I2C_DDC4_SPEED__VI                          = 0x16E4;
static constexpr u32 mmDC_I2C_DDC5_HW_STATUS__VI                      = 0x16DC;
static constexpr u32 mmDC_I2C_DDC5_SETUP__VI                          = 0x16E7;
static constexpr u32 mmDC_I2C_DDC5_SPEED__VI                          = 0x16E6;
static constexpr u32 mmDC_I2C_DDC6_HW_STATUS__VI                      = 0x16DD;
static constexpr u32 mmDC_I2C_DDC6_SETUP__VI                          = 0x16E9;
static constexpr u32 mmDC_I2C_DDC6_SPEED__VI                          = 0x16E8;
static constexpr u32 mmDC_I2C_DDCVGA_HW_STATUS__VI                    = 0x16EF;
static constexpr u32 mmDC_I2C_DDCVGA_SETUP__VI                        = 0x16F1;
static constexpr u32 mmDC_I2C_DDCVGA_SPEED__VI                        = 0x16F0;
static constexpr u32 mmDC_I2C_EDID_DETECT_CTRL__VI                    = 0x16F2;
static constexpr u32 mmDC_I2C_INTERRUPT_CONTROL__VI                   = 0x16D6;
static constexpr u32 mmDC_I2C_SW_STATUS__VI                           = 0x16D7;
static constexpr u32 mmDC_I2C_TRANSACTION0__VI                        = 0x16EA;
static constexpr u32 mmDC_I2C_TRANSACTION1__VI                        = 0x16EB;
static constexpr u32 mmDC_I2C_TRANSACTION2__VI                        = 0x16EC;
static constexpr u32 mmDC_I2C_TRANSACTION3__VI                        = 0x16ED;
static constexpr u32 mmDC_IP_REQUEST_CNTL__VI                         = 0x02D2;
static constexpr u32 mmDC_LUT_VGA_ACCESS_ENABLE__VI                   = 0x1A7D;
static constexpr u32 mmDC_MEM_GLOBAL_PWR_REQ_CNTL__VI                 = 0x0132;
static constexpr u32 mmDC_MVP_LB_CONTROL__VI                          = 0x1AE3;
static constexpr u32 mmDC_PAD_EXTERN_SIG__VI                          = 0x4802;
static constexpr u32 mmDC_PERFMON0_PERFCOUNTER_CNTL__VI               = 0x0170;
static constexpr u32 mmDC_PERFMON0_PERFCOUNTER_STATE__VI              = 0x0171;
static constexpr u32 mmDC_PERFMON0_PERFMON_CNTL__VI                   = 0x0173;
static constexpr u32 mmDC_PERFMON0_PERFMON_CNTL2__VI                  = 0x017A;
static constexpr u32 mmDC_PERFMON0_PERFMON_CVALUE_INT_MISC__VI        = 0x0172;
static constexpr u32 mmDC_PERFMON0_PERFMON_CVALUE_LOW__VI             = 0x0174;
static constexpr u32 mmDC_PERFMON0_PERFMON_HI__VI                     = 0x0175;
static constexpr u32 mmDC_PERFMON0_PERFMON_LOW__VI                    = 0x0176;
static constexpr u32 mmDC_PERFMON0_PERFMON_TEST_DEBUG_DATA__VI        = 0x0178;
static constexpr u32 mmDC_PERFMON0_PERFMON_TEST_DEBUG_INDEX__VI       = 0x0177;
static constexpr u32 mmDC_PERFMON10_PERFCOUNTER_CNTL__VI              = 0x59A0;
static constexpr u32 mmDC_PERFMON10_PERFCOUNTER_STATE__VI             = 0x59A1;
static constexpr u32 mmDC_PERFMON10_PERFMON_CNTL__VI                  = 0x59A3;
static constexpr u32 mmDC_PERFMON10_PERFMON_CNTL2__VI                 = 0x59AA;
static constexpr u32 mmDC_PERFMON10_PERFMON_CVALUE_INT_MISC__VI       = 0x59A2;
static constexpr u32 mmDC_PERFMON10_PERFMON_CVALUE_LOW__VI            = 0x59A4;
static constexpr u32 mmDC_PERFMON10_PERFMON_HI__VI                    = 0x59A5;
static constexpr u32 mmDC_PERFMON10_PERFMON_LOW__VI                   = 0x59A6;
static constexpr u32 mmDC_PERFMON10_PERFMON_TEST_DEBUG_DATA__VI       = 0x59A8;
static constexpr u32 mmDC_PERFMON10_PERFMON_TEST_DEBUG_INDEX__VI      = 0x59A7;
static constexpr u32 mmDC_PERFMON11_PERFCOUNTER_CNTL__VI              = 0x4724;
static constexpr u32 mmDC_PERFMON11_PERFCOUNTER_STATE__VI             = 0x4725;
static constexpr u32 mmDC_PERFMON11_PERFMON_CNTL__VI                  = 0x4727;
static constexpr u32 mmDC_PERFMON11_PERFMON_CNTL2__VI                 = 0x472E;
static constexpr u32 mmDC_PERFMON11_PERFMON_CVALUE_INT_MISC__VI       = 0x4726;
static constexpr u32 mmDC_PERFMON11_PERFMON_CVALUE_LOW__VI            = 0x4728;
static constexpr u32 mmDC_PERFMON11_PERFMON_HI__VI                    = 0x4729;
static constexpr u32 mmDC_PERFMON11_PERFMON_LOW__VI                   = 0x472A;
static constexpr u32 mmDC_PERFMON11_PERFMON_TEST_DEBUG_DATA__VI       = 0x472C;
static constexpr u32 mmDC_PERFMON11_PERFMON_TEST_DEBUG_INDEX__VI      = 0x472B;
static constexpr u32 mmDC_PERFMON1_PERFCOUNTER_CNTL__VI               = 0x0364;
static constexpr u32 mmDC_PERFMON1_PERFCOUNTER_STATE__VI              = 0x0365;
static constexpr u32 mmDC_PERFMON1_PERFMON_CNTL__VI                   = 0x0367;
static constexpr u32 mmDC_PERFMON1_PERFMON_CNTL2__VI                  = 0x036E;
static constexpr u32 mmDC_PERFMON1_PERFMON_CVALUE_INT_MISC__VI        = 0x0366;
static constexpr u32 mmDC_PERFMON1_PERFMON_CVALUE_LOW__VI             = 0x0368;
static constexpr u32 mmDC_PERFMON1_PERFMON_HI__VI                     = 0x0369;
static constexpr u32 mmDC_PERFMON1_PERFMON_LOW__VI                    = 0x036A;
static constexpr u32 mmDC_PERFMON1_PERFMON_TEST_DEBUG_DATA__VI        = 0x036C;
static constexpr u32 mmDC_PERFMON1_PERFMON_TEST_DEBUG_INDEX__VI       = 0x036B;
static constexpr u32 mmDC_PERFMON2_PERFCOUNTER_CNTL__VI               = 0x18C8;
static constexpr u32 mmDC_PERFMON2_PERFCOUNTER_STATE__VI              = 0x18C9;
static constexpr u32 mmDC_PERFMON2_PERFMON_CNTL__VI                   = 0x18CB;
static constexpr u32 mmDC_PERFMON2_PERFMON_CNTL2__VI                  = 0x18D2;
static constexpr u32 mmDC_PERFMON2_PERFMON_CVALUE_INT_MISC__VI        = 0x18CA;
static constexpr u32 mmDC_PERFMON2_PERFMON_CVALUE_LOW__VI             = 0x18CC;
static constexpr u32 mmDC_PERFMON2_PERFMON_HI__VI                     = 0x18CD;
static constexpr u32 mmDC_PERFMON2_PERFMON_LOW__VI                    = 0x18CE;
static constexpr u32 mmDC_PERFMON2_PERFMON_TEST_DEBUG_DATA__VI        = 0x18D0;
static constexpr u32 mmDC_PERFMON2_PERFMON_TEST_DEBUG_INDEX__VI       = 0x18CF;
static constexpr u32 mmDC_PERFMON3_PERFCOUNTER_CNTL__VI               = 0x1B24;
static constexpr u32 mmDC_PERFMON3_PERFCOUNTER_STATE__VI              = 0x1B25;
static constexpr u32 mmDC_PERFMON3_PERFMON_CNTL__VI                   = 0x1B27;
static constexpr u32 mmDC_PERFMON3_PERFMON_CNTL2__VI                  = 0x1B2E;
static constexpr u32 mmDC_PERFMON3_PERFMON_CVALUE_INT_MISC__VI        = 0x1B26;
static constexpr u32 mmDC_PERFMON3_PERFMON_CVALUE_LOW__VI             = 0x1B28;
static constexpr u32 mmDC_PERFMON3_PERFMON_HI__VI                     = 0x1B29;
static constexpr u32 mmDC_PERFMON3_PERFMON_LOW__VI                    = 0x1B2A;
static constexpr u32 mmDC_PERFMON3_PERFMON_TEST_DEBUG_DATA__VI        = 0x1B2C;
static constexpr u32 mmDC_PERFMON3_PERFMON_TEST_DEBUG_INDEX__VI       = 0x1B2B;
static constexpr u32 mmDC_PERFMON4_PERFCOUNTER_CNTL__VI               = 0x1D24;
static constexpr u32 mmDC_PERFMON4_PERFCOUNTER_STATE__VI              = 0x1D25;
static constexpr u32 mmDC_PERFMON4_PERFMON_CNTL__VI                   = 0x1D27;
static constexpr u32 mmDC_PERFMON4_PERFMON_CNTL2__VI                  = 0x1D2E;
static constexpr u32 mmDC_PERFMON4_PERFMON_CVALUE_INT_MISC__VI        = 0x1D26;
static constexpr u32 mmDC_PERFMON4_PERFMON_CVALUE_LOW__VI             = 0x1D28;
static constexpr u32 mmDC_PERFMON4_PERFMON_HI__VI                     = 0x1D29;
static constexpr u32 mmDC_PERFMON4_PERFMON_LOW__VI                    = 0x1D2A;
static constexpr u32 mmDC_PERFMON4_PERFMON_TEST_DEBUG_DATA__VI        = 0x1D2C;
static constexpr u32 mmDC_PERFMON4_PERFMON_TEST_DEBUG_INDEX__VI       = 0x1D2B;
static constexpr u32 mmDC_PERFMON5_PERFCOUNTER_CNTL__VI               = 0x1F24;
static constexpr u32 mmDC_PERFMON5_PERFCOUNTER_STATE__VI              = 0x1F25;
static constexpr u32 mmDC_PERFMON5_PERFMON_CNTL__VI                   = 0x1F27;
static constexpr u32 mmDC_PERFMON5_PERFMON_CNTL2__VI                  = 0x1F2E;
static constexpr u32 mmDC_PERFMON5_PERFMON_CVALUE_INT_MISC__VI        = 0x1F26;
static constexpr u32 mmDC_PERFMON5_PERFMON_CVALUE_LOW__VI             = 0x1F28;
static constexpr u32 mmDC_PERFMON5_PERFMON_HI__VI                     = 0x1F29;
static constexpr u32 mmDC_PERFMON5_PERFMON_LOW__VI                    = 0x1F2A;
static constexpr u32 mmDC_PERFMON5_PERFMON_TEST_DEBUG_DATA__VI        = 0x1F2C;
static constexpr u32 mmDC_PERFMON5_PERFMON_TEST_DEBUG_INDEX__VI       = 0x1F2B;
static constexpr u32 mmDC_PERFMON6_PERFCOUNTER_CNTL__VI               = 0x4124;
static constexpr u32 mmDC_PERFMON6_PERFCOUNTER_STATE__VI              = 0x4125;
static constexpr u32 mmDC_PERFMON6_PERFMON_CNTL__VI                   = 0x4127;
static constexpr u32 mmDC_PERFMON6_PERFMON_CNTL2__VI                  = 0x412E;
static constexpr u32 mmDC_PERFMON6_PERFMON_CVALUE_INT_MISC__VI        = 0x4126;
static constexpr u32 mmDC_PERFMON6_PERFMON_CVALUE_LOW__VI             = 0x4128;
static constexpr u32 mmDC_PERFMON6_PERFMON_HI__VI                     = 0x4129;
static constexpr u32 mmDC_PERFMON6_PERFMON_LOW__VI                    = 0x412A;
static constexpr u32 mmDC_PERFMON6_PERFMON_TEST_DEBUG_DATA__VI        = 0x412C;
static constexpr u32 mmDC_PERFMON6_PERFMON_TEST_DEBUG_INDEX__VI       = 0x412B;
static constexpr u32 mmDC_PERFMON7_PERFCOUNTER_CNTL__VI               = 0x4324;
static constexpr u32 mmDC_PERFMON7_PERFCOUNTER_STATE__VI              = 0x4325;
static constexpr u32 mmDC_PERFMON7_PERFMON_CNTL__VI                   = 0x4327;
static constexpr u32 mmDC_PERFMON7_PERFMON_CNTL2__VI                  = 0x432E;
static constexpr u32 mmDC_PERFMON7_PERFMON_CVALUE_INT_MISC__VI        = 0x4326;
static constexpr u32 mmDC_PERFMON7_PERFMON_CVALUE_LOW__VI             = 0x4328;
static constexpr u32 mmDC_PERFMON7_PERFMON_HI__VI                     = 0x4329;
static constexpr u32 mmDC_PERFMON7_PERFMON_LOW__VI                    = 0x432A;
static constexpr u32 mmDC_PERFMON7_PERFMON_TEST_DEBUG_DATA__VI        = 0x432C;
static constexpr u32 mmDC_PERFMON7_PERFMON_TEST_DEBUG_INDEX__VI       = 0x432B;
static constexpr u32 mmDC_PERFMON8_PERFCOUNTER_CNTL__VI               = 0x4524;
static constexpr u32 mmDC_PERFMON8_PERFCOUNTER_STATE__VI              = 0x4525;
static constexpr u32 mmDC_PERFMON8_PERFMON_CNTL__VI                   = 0x4527;
static constexpr u32 mmDC_PERFMON8_PERFMON_CNTL2__VI                  = 0x452E;
static constexpr u32 mmDC_PERFMON8_PERFMON_CVALUE_INT_MISC__VI        = 0x4526;
static constexpr u32 mmDC_PERFMON8_PERFMON_CVALUE_LOW__VI             = 0x4528;
static constexpr u32 mmDC_PERFMON8_PERFMON_HI__VI                     = 0x4529;
static constexpr u32 mmDC_PERFMON8_PERFMON_LOW__VI                    = 0x452A;
static constexpr u32 mmDC_PERFMON8_PERFMON_TEST_DEBUG_DATA__VI        = 0x452C;
static constexpr u32 mmDC_PERFMON8_PERFMON_TEST_DEBUG_INDEX__VI       = 0x452B;
static constexpr u32 mmDC_PERFMON9_PERFCOUNTER_CNTL__VI               = 0x5F68;
static constexpr u32 mmDC_PERFMON9_PERFCOUNTER_STATE__VI              = 0x5F69;
static constexpr u32 mmDC_PERFMON9_PERFMON_CNTL__VI                   = 0x5F6B;
static constexpr u32 mmDC_PERFMON9_PERFMON_CNTL2__VI                  = 0x5F72;
static constexpr u32 mmDC_PERFMON9_PERFMON_CVALUE_INT_MISC__VI        = 0x5F6A;
static constexpr u32 mmDC_PERFMON9_PERFMON_CVALUE_LOW__VI             = 0x5F6C;
static constexpr u32 mmDC_PERFMON9_PERFMON_HI__VI                     = 0x5F6D;
static constexpr u32 mmDC_PERFMON9_PERFMON_LOW__VI                    = 0x5F6E;
static constexpr u32 mmDC_PERFMON9_PERFMON_TEST_DEBUG_DATA__VI        = 0x5F70;
static constexpr u32 mmDC_PERFMON9_PERFMON_TEST_DEBUG_INDEX__VI       = 0x5F6F;
static constexpr u32 mmDC_PGCNTL_STATUS_REG__VI                       = 0x02D5;
static constexpr u32 mmDC_PGFSM_CONFIG_REG__VI                        = 0x02D3;
static constexpr u32 mmDC_PGFSM_WRITE_REG__VI                         = 0x02D4;
static constexpr u32 mmDC_PINSTRAPS__VI                               = 0x4818;
static constexpr u32 mmDC_REF_CLK_CNTL__VI                            = 0x4803;
static constexpr u32 mmDC_TEST_DEBUG_DATA__VI                         = 0x157D;
static constexpr u32 mmDC_TEST_DEBUG_INDEX__VI                        = 0x157C;
static constexpr u32 mmDEGAMMA_CONTROL__VI                            = 0x1A58;
static constexpr u32 mmDENORM_CLAMP_CONTROL__VI                       = 0x46C3;
static constexpr u32 mmDENORM_CLAMP_RANGE_B_CB__VI                    = 0x46C6;
static constexpr u32 mmDENORM_CLAMP_RANGE_G_Y__VI                     = 0x46C5;
static constexpr u32 mmDENORM_CLAMP_RANGE_R_CR__VI                    = 0x46C4;
static constexpr u32 mmDENORM_CONTROL__VI                             = 0x1A50;
static constexpr u32 mmDENTIST_DISPCLK_CNTL__VI                       = 0x0124;
static constexpr u32 mmDIG0_AFMT_60958_0__VI                          = 0x4A38;
static constexpr u32 mmDIG0_AFMT_60958_1__VI                          = 0x4A39;
static constexpr u32 mmDIG0_AFMT_60958_2__VI                          = 0x4A3F;
static constexpr u32 mmDIG0_AFMT_AUDIO_CRC_CONTROL__VI                = 0x4A3A;
static constexpr u32 mmDIG0_AFMT_AUDIO_CRC_RESULT__VI                 = 0x4A40;
static constexpr u32 mmDIG0_AFMT_AUDIO_DBG_DTO_CNTL__VI               = 0x4A46;
static constexpr u32 mmDIG0_AFMT_AUDIO_INFO0__VI                      = 0x4A36;
static constexpr u32 mmDIG0_AFMT_AUDIO_INFO1__VI                      = 0x4A37;
static constexpr u32 mmDIG0_AFMT_AUDIO_PACKET_CONTROL__VI             = 0x4A42;
static constexpr u32 mmDIG0_AFMT_AUDIO_PACKET_CONTROL2__VI            = 0x4A14;
static constexpr u32 mmDIG0_AFMT_AUDIO_SRC_CONTROL__VI                = 0x4A45;
static constexpr u32 mmDIG0_AFMT_AVI_INFO0__VI                        = 0x4A1E;
static constexpr u32 mmDIG0_AFMT_AVI_INFO1__VI                        = 0x4A1F;
static constexpr u32 mmDIG0_AFMT_AVI_INFO2__VI                        = 0x4A20;
static constexpr u32 mmDIG0_AFMT_AVI_INFO3__VI                        = 0x4A21;
static constexpr u32 mmDIG0_AFMT_GENERIC_0__VI                        = 0x4A25;
static constexpr u32 mmDIG0_AFMT_GENERIC_1__VI                        = 0x4A26;
static constexpr u32 mmDIG0_AFMT_GENERIC_2__VI                        = 0x4A27;
static constexpr u32 mmDIG0_AFMT_GENERIC_3__VI                        = 0x4A28;
static constexpr u32 mmDIG0_AFMT_GENERIC_4__VI                        = 0x4A29;
static constexpr u32 mmDIG0_AFMT_GENERIC_5__VI                        = 0x4A2A;
static constexpr u32 mmDIG0_AFMT_GENERIC_6__VI                        = 0x4A2B;
static constexpr u32 mmDIG0_AFMT_GENERIC_7__VI                        = 0x4A2C;
static constexpr u32 mmDIG0_AFMT_GENERIC_HDR__VI                      = 0x4A24;
static constexpr u32 mmDIG0_AFMT_INFOFRAME_CONTROL0__VI               = 0x4A44;
static constexpr u32 mmDIG0_AFMT_ISRC1_0__VI                          = 0x4A15;
static constexpr u32 mmDIG0_AFMT_ISRC1_1__VI                          = 0x4A16;
static constexpr u32 mmDIG0_AFMT_ISRC1_2__VI                          = 0x4A17;
static constexpr u32 mmDIG0_AFMT_ISRC1_3__VI                          = 0x4A18;
static constexpr u32 mmDIG0_AFMT_ISRC1_4__VI                          = 0x4A19;
static constexpr u32 mmDIG0_AFMT_ISRC2_0__VI                          = 0x4A1A;
static constexpr u32 mmDIG0_AFMT_ISRC2_1__VI                          = 0x4A1B;
static constexpr u32 mmDIG0_AFMT_ISRC2_2__VI                          = 0x4A1C;
static constexpr u32 mmDIG0_AFMT_ISRC2_3__VI                          = 0x4A1D;
static constexpr u32 mmDIG0_AFMT_MPEG_INFO0__VI                       = 0x4A22;
static constexpr u32 mmDIG0_AFMT_MPEG_INFO1__VI                       = 0x4A23;
static constexpr u32 mmDIG0_AFMT_RAMP_CONTROL0__VI                    = 0x4A3B;
static constexpr u32 mmDIG0_AFMT_RAMP_CONTROL1__VI                    = 0x4A3C;
static constexpr u32 mmDIG0_AFMT_RAMP_CONTROL2__VI                    = 0x4A3D;
static constexpr u32 mmDIG0_AFMT_RAMP_CONTROL3__VI                    = 0x4A3E;
static constexpr u32 mmDIG0_AFMT_STATUS__VI                           = 0x4A41;
static constexpr u32 mmDIG0_AFMT_VBI_PACKET_CONTROL__VI               = 0x4A43;
static constexpr u32 mmDIG0_DIG_BE_CNTL__VI                           = 0x4A47;
static constexpr u32 mmDIG0_DIG_BE_EN_CNTL__VI                        = 0x4A48;
static constexpr u32 mmDIG0_DIG_CLOCK_PATTERN__VI                     = 0x4A03;
static constexpr u32 mmDIG0_DIG_DISPCLK_SWITCH_CNTL__VI               = 0x4A07;
static constexpr u32 mmDIG0_DIG_DISPCLK_SWITCH_STATUS__VI             = 0x4A08;
static constexpr u32 mmDIG0_DIG_FE_CNTL__VI                           = 0x4A00;
static constexpr u32 mmDIG0_DIG_FE_TEST_DEBUG_DATA__VI                = 0x4A7D;
static constexpr u32 mmDIG0_DIG_FE_TEST_DEBUG_INDEX__VI               = 0x4A7C;
static constexpr u32 mmDIG0_DIG_FIFO_STATUS__VI                       = 0x4A06;
static constexpr u32 mmDIG0_DIG_LANE_ENABLE__VI                       = 0x4A79;
static constexpr u32 mmDIG0_DIG_OUTPUT_CRC_CNTL__VI                   = 0x4A01;
static constexpr u32 mmDIG0_DIG_OUTPUT_CRC_RESULT__VI                 = 0x4A02;
static constexpr u32 mmDIG0_DIG_RANDOM_PATTERN_SEED__VI               = 0x4A05;
static constexpr u32 mmDIG0_DIG_TEST_DEBUG_DATA__VI                   = 0x4A7B;
static constexpr u32 mmDIG0_DIG_TEST_DEBUG_INDEX__VI                  = 0x4A7A;
static constexpr u32 mmDIG0_DIG_TEST_PATTERN__VI                      = 0x4A04;
static constexpr u32 mmDIG0_HDMI_ACR_32_0__VI                         = 0x4A2E;
static constexpr u32 mmDIG0_HDMI_ACR_32_1__VI                         = 0x4A2F;
static constexpr u32 mmDIG0_HDMI_ACR_44_0__VI                         = 0x4A30;
static constexpr u32 mmDIG0_HDMI_ACR_44_1__VI                         = 0x4A31;
static constexpr u32 mmDIG0_HDMI_ACR_48_0__VI                         = 0x4A32;
static constexpr u32 mmDIG0_HDMI_ACR_48_1__VI                         = 0x4A33;
static constexpr u32 mmDIG0_HDMI_ACR_PACKET_CONTROL__VI               = 0x4A0C;
static constexpr u32 mmDIG0_HDMI_ACR_STATUS_0__VI                     = 0x4A34;
static constexpr u32 mmDIG0_HDMI_ACR_STATUS_1__VI                     = 0x4A35;
static constexpr u32 mmDIG0_HDMI_AUDIO_PACKET_CONTROL__VI             = 0x4A0B;
static constexpr u32 mmDIG0_HDMI_CONTROL__VI                          = 0x4A09;
static constexpr u32 mmDIG0_HDMI_GC__VI                               = 0x4A13;
static constexpr u32 mmDIG0_HDMI_GENERIC_PACKET_CONTROL0__VI          = 0x4A10;
static constexpr u32 mmDIG0_HDMI_GENERIC_PACKET_CONTROL1__VI          = 0x4A2D;
static constexpr u32 mmDIG0_HDMI_INFOFRAME_CONTROL0__VI               = 0x4A0E;
static constexpr u32 mmDIG0_HDMI_INFOFRAME_CONTROL1__VI               = 0x4A0F;
static constexpr u32 mmDIG0_HDMI_STATUS__VI                           = 0x4A0A;
static constexpr u32 mmDIG0_HDMI_VBI_PACKET_CONTROL__VI               = 0x4A0D;
static constexpr u32 mmDIG0_LVDS_DATA_CNTL__VI                        = 0x4A78;
static constexpr u32 mmDIG0_TMDS_CNTL__VI                             = 0x4A6B;
static constexpr u32 mmDIG0_TMDS_CONTROL0_FEEDBACK__VI                = 0x4A6D;
static constexpr u32 mmDIG0_TMDS_CONTROL_CHAR__VI                     = 0x4A6C;
static constexpr u32 mmDIG0_TMDS_CTL0_1_GEN_CNTL__VI                  = 0x4A75;
static constexpr u32 mmDIG0_TMDS_CTL2_3_GEN_CNTL__VI                  = 0x4A76;
static constexpr u32 mmDIG0_TMDS_CTL_BITS__VI                         = 0x4A72;
static constexpr u32 mmDIG0_TMDS_DCBALANCER_CONTROL__VI               = 0x4A73;
static constexpr u32 mmDIG0_TMDS_DEBUG__VI                            = 0x4A71;
static constexpr u32 mmDIG0_TMDS_STEREOSYNC_CTL_SEL__VI               = 0x4A6E;
static constexpr u32 mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1__VI            = 0x4A6F;
static constexpr u32 mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3__VI            = 0x4A70;
static constexpr u32 mmDIG1_AFMT_60958_0__VI                          = 0x4B38;
static constexpr u32 mmDIG1_AFMT_60958_1__VI                          = 0x4B39;
static constexpr u32 mmDIG1_AFMT_60958_2__VI                          = 0x4B3F;
static constexpr u32 mmDIG1_AFMT_AUDIO_CRC_CONTROL__VI                = 0x4B3A;
static constexpr u32 mmDIG1_AFMT_AUDIO_CRC_RESULT__VI                 = 0x4B40;
static constexpr u32 mmDIG1_AFMT_AUDIO_DBG_DTO_CNTL__VI               = 0x4B46;
static constexpr u32 mmDIG1_AFMT_AUDIO_INFO0__VI                      = 0x4B36;
static constexpr u32 mmDIG1_AFMT_AUDIO_INFO1__VI                      = 0x4B37;
static constexpr u32 mmDIG1_AFMT_AUDIO_PACKET_CONTROL__VI             = 0x4B42;
static constexpr u32 mmDIG1_AFMT_AUDIO_PACKET_CONTROL2__VI            = 0x4B14;
static constexpr u32 mmDIG1_AFMT_AUDIO_SRC_CONTROL__VI                = 0x4B45;
static constexpr u32 mmDIG1_AFMT_AVI_INFO0__VI                        = 0x4B1E;
static constexpr u32 mmDIG1_AFMT_AVI_INFO1__VI                        = 0x4B1F;
static constexpr u32 mmDIG1_AFMT_AVI_INFO2__VI                        = 0x4B20;
static constexpr u32 mmDIG1_AFMT_AVI_INFO3__VI                        = 0x4B21;
static constexpr u32 mmDIG1_AFMT_GENERIC_0__VI                        = 0x4B25;
static constexpr u32 mmDIG1_AFMT_GENERIC_1__VI                        = 0x4B26;
static constexpr u32 mmDIG1_AFMT_GENERIC_2__VI                        = 0x4B27;
static constexpr u32 mmDIG1_AFMT_GENERIC_3__VI                        = 0x4B28;
static constexpr u32 mmDIG1_AFMT_GENERIC_4__VI                        = 0x4B29;
static constexpr u32 mmDIG1_AFMT_GENERIC_5__VI                        = 0x4B2A;
static constexpr u32 mmDIG1_AFMT_GENERIC_6__VI                        = 0x4B2B;
static constexpr u32 mmDIG1_AFMT_GENERIC_7__VI                        = 0x4B2C;
static constexpr u32 mmDIG1_AFMT_GENERIC_HDR__VI                      = 0x4B24;
static constexpr u32 mmDIG1_AFMT_INFOFRAME_CONTROL0__VI               = 0x4B44;
static constexpr u32 mmDIG1_AFMT_ISRC1_0__VI                          = 0x4B15;
static constexpr u32 mmDIG1_AFMT_ISRC1_1__VI                          = 0x4B16;
static constexpr u32 mmDIG1_AFMT_ISRC1_2__VI                          = 0x4B17;
static constexpr u32 mmDIG1_AFMT_ISRC1_3__VI                          = 0x4B18;
static constexpr u32 mmDIG1_AFMT_ISRC1_4__VI                          = 0x4B19;
static constexpr u32 mmDIG1_AFMT_ISRC2_0__VI                          = 0x4B1A;
static constexpr u32 mmDIG1_AFMT_ISRC2_1__VI                          = 0x4B1B;
static constexpr u32 mmDIG1_AFMT_ISRC2_2__VI                          = 0x4B1C;
static constexpr u32 mmDIG1_AFMT_ISRC2_3__VI                          = 0x4B1D;
static constexpr u32 mmDIG1_AFMT_MPEG_INFO0__VI                       = 0x4B22;
static constexpr u32 mmDIG1_AFMT_MPEG_INFO1__VI                       = 0x4B23;
static constexpr u32 mmDIG1_AFMT_RAMP_CONTROL0__VI                    = 0x4B3B;
static constexpr u32 mmDIG1_AFMT_RAMP_CONTROL1__VI                    = 0x4B3C;
static constexpr u32 mmDIG1_AFMT_RAMP_CONTROL2__VI                    = 0x4B3D;
static constexpr u32 mmDIG1_AFMT_RAMP_CONTROL3__VI                    = 0x4B3E;
static constexpr u32 mmDIG1_AFMT_STATUS__VI                           = 0x4B41;
static constexpr u32 mmDIG1_AFMT_VBI_PACKET_CONTROL__VI               = 0x4B43;
static constexpr u32 mmDIG1_DIG_BE_CNTL__VI                           = 0x4B47;
static constexpr u32 mmDIG1_DIG_BE_EN_CNTL__VI                        = 0x4B48;
static constexpr u32 mmDIG1_DIG_CLOCK_PATTERN__VI                     = 0x4B03;
static constexpr u32 mmDIG1_DIG_DISPCLK_SWITCH_CNTL__VI               = 0x4B07;
static constexpr u32 mmDIG1_DIG_DISPCLK_SWITCH_STATUS__VI             = 0x4B08;
static constexpr u32 mmDIG1_DIG_FE_CNTL__VI                           = 0x4B00;
static constexpr u32 mmDIG1_DIG_FE_TEST_DEBUG_DATA__VI                = 0x4B7D;
static constexpr u32 mmDIG1_DIG_FE_TEST_DEBUG_INDEX__VI               = 0x4B7C;
static constexpr u32 mmDIG1_DIG_FIFO_STATUS__VI                       = 0x4B06;
static constexpr u32 mmDIG1_DIG_LANE_ENABLE__VI                       = 0x4B79;
static constexpr u32 mmDIG1_DIG_OUTPUT_CRC_CNTL__VI                   = 0x4B01;
static constexpr u32 mmDIG1_DIG_OUTPUT_CRC_RESULT__VI                 = 0x4B02;
static constexpr u32 mmDIG1_DIG_RANDOM_PATTERN_SEED__VI               = 0x4B05;
static constexpr u32 mmDIG1_DIG_TEST_DEBUG_DATA__VI                   = 0x4B7B;
static constexpr u32 mmDIG1_DIG_TEST_DEBUG_INDEX__VI                  = 0x4B7A;
static constexpr u32 mmDIG1_DIG_TEST_PATTERN__VI                      = 0x4B04;
static constexpr u32 mmDIG1_HDMI_ACR_32_0__VI                         = 0x4B2E;
static constexpr u32 mmDIG1_HDMI_ACR_32_1__VI                         = 0x4B2F;
static constexpr u32 mmDIG1_HDMI_ACR_44_0__VI                         = 0x4B30;
static constexpr u32 mmDIG1_HDMI_ACR_44_1__VI                         = 0x4B31;
static constexpr u32 mmDIG1_HDMI_ACR_48_0__VI                         = 0x4B32;
static constexpr u32 mmDIG1_HDMI_ACR_48_1__VI                         = 0x4B33;
static constexpr u32 mmDIG1_HDMI_ACR_PACKET_CONTROL__VI               = 0x4B0C;
static constexpr u32 mmDIG1_HDMI_ACR_STATUS_0__VI                     = 0x4B34;
static constexpr u32 mmDIG1_HDMI_ACR_STATUS_1__VI                     = 0x4B35;
static constexpr u32 mmDIG1_HDMI_AUDIO_PACKET_CONTROL__VI             = 0x4B0B;
static constexpr u32 mmDIG1_HDMI_CONTROL__VI                          = 0x4B09;
static constexpr u32 mmDIG1_HDMI_GC__VI                               = 0x4B13;
static constexpr u32 mmDIG1_HDMI_GENERIC_PACKET_CONTROL0__VI          = 0x4B10;
static constexpr u32 mmDIG1_HDMI_GENERIC_PACKET_CONTROL1__VI          = 0x4B2D;
static constexpr u32 mmDIG1_HDMI_INFOFRAME_CONTROL0__VI               = 0x4B0E;
static constexpr u32 mmDIG1_HDMI_INFOFRAME_CONTROL1__VI               = 0x4B0F;
static constexpr u32 mmDIG1_HDMI_STATUS__VI                           = 0x4B0A;
static constexpr u32 mmDIG1_HDMI_VBI_PACKET_CONTROL__VI               = 0x4B0D;
static constexpr u32 mmDIG1_LVDS_DATA_CNTL__VI                        = 0x4B78;
static constexpr u32 mmDIG1_TMDS_CNTL__VI                             = 0x4B6B;
static constexpr u32 mmDIG1_TMDS_CONTROL0_FEEDBACK__VI                = 0x4B6D;
static constexpr u32 mmDIG1_TMDS_CONTROL_CHAR__VI                     = 0x4B6C;
static constexpr u32 mmDIG1_TMDS_CTL0_1_GEN_CNTL__VI                  = 0x4B75;
static constexpr u32 mmDIG1_TMDS_CTL2_3_GEN_CNTL__VI                  = 0x4B76;
static constexpr u32 mmDIG1_TMDS_CTL_BITS__VI                         = 0x4B72;
static constexpr u32 mmDIG1_TMDS_DCBALANCER_CONTROL__VI               = 0x4B73;
static constexpr u32 mmDIG1_TMDS_DEBUG__VI                            = 0x4B71;
static constexpr u32 mmDIG1_TMDS_STEREOSYNC_CTL_SEL__VI               = 0x4B6E;
static constexpr u32 mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1__VI            = 0x4B6F;
static constexpr u32 mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3__VI            = 0x4B70;
static constexpr u32 mmDIG2_AFMT_60958_0__VI                          = 0x4C38;
static constexpr u32 mmDIG2_AFMT_60958_1__VI                          = 0x4C39;
static constexpr u32 mmDIG2_AFMT_60958_2__VI                          = 0x4C3F;
static constexpr u32 mmDIG2_AFMT_AUDIO_CRC_CONTROL__VI                = 0x4C3A;
static constexpr u32 mmDIG2_AFMT_AUDIO_CRC_RESULT__VI                 = 0x4C40;
static constexpr u32 mmDIG2_AFMT_AUDIO_DBG_DTO_CNTL__VI               = 0x4C46;
static constexpr u32 mmDIG2_AFMT_AUDIO_INFO0__VI                      = 0x4C36;
static constexpr u32 mmDIG2_AFMT_AUDIO_INFO1__VI                      = 0x4C37;
static constexpr u32 mmDIG2_AFMT_AUDIO_PACKET_CONTROL__VI             = 0x4C42;
static constexpr u32 mmDIG2_AFMT_AUDIO_PACKET_CONTROL2__VI            = 0x4C14;
static constexpr u32 mmDIG2_AFMT_AUDIO_SRC_CONTROL__VI                = 0x4C45;
static constexpr u32 mmDIG2_AFMT_AVI_INFO0__VI                        = 0x4C1E;
static constexpr u32 mmDIG2_AFMT_AVI_INFO1__VI                        = 0x4C1F;
static constexpr u32 mmDIG2_AFMT_AVI_INFO2__VI                        = 0x4C20;
static constexpr u32 mmDIG2_AFMT_AVI_INFO3__VI                        = 0x4C21;
static constexpr u32 mmDIG2_AFMT_GENERIC_0__VI                        = 0x4C25;
static constexpr u32 mmDIG2_AFMT_GENERIC_1__VI                        = 0x4C26;
static constexpr u32 mmDIG2_AFMT_GENERIC_2__VI                        = 0x4C27;
static constexpr u32 mmDIG2_AFMT_GENERIC_3__VI                        = 0x4C28;
static constexpr u32 mmDIG2_AFMT_GENERIC_4__VI                        = 0x4C29;
static constexpr u32 mmDIG2_AFMT_GENERIC_5__VI                        = 0x4C2A;
static constexpr u32 mmDIG2_AFMT_GENERIC_6__VI                        = 0x4C2B;
static constexpr u32 mmDIG2_AFMT_GENERIC_7__VI                        = 0x4C2C;
static constexpr u32 mmDIG2_AFMT_GENERIC_HDR__VI                      = 0x4C24;
static constexpr u32 mmDIG2_AFMT_INFOFRAME_CONTROL0__VI               = 0x4C44;
static constexpr u32 mmDIG2_AFMT_ISRC1_0__VI                          = 0x4C15;
static constexpr u32 mmDIG2_AFMT_ISRC1_1__VI                          = 0x4C16;
static constexpr u32 mmDIG2_AFMT_ISRC1_2__VI                          = 0x4C17;
static constexpr u32 mmDIG2_AFMT_ISRC1_3__VI                          = 0x4C18;
static constexpr u32 mmDIG2_AFMT_ISRC1_4__VI                          = 0x4C19;
static constexpr u32 mmDIG2_AFMT_ISRC2_0__VI                          = 0x4C1A;
static constexpr u32 mmDIG2_AFMT_ISRC2_1__VI                          = 0x4C1B;
static constexpr u32 mmDIG2_AFMT_ISRC2_2__VI                          = 0x4C1C;
static constexpr u32 mmDIG2_AFMT_ISRC2_3__VI                          = 0x4C1D;
static constexpr u32 mmDIG2_AFMT_MPEG_INFO0__VI                       = 0x4C22;
static constexpr u32 mmDIG2_AFMT_MPEG_INFO1__VI                       = 0x4C23;
static constexpr u32 mmDIG2_AFMT_RAMP_CONTROL0__VI                    = 0x4C3B;
static constexpr u32 mmDIG2_AFMT_RAMP_CONTROL1__VI                    = 0x4C3C;
static constexpr u32 mmDIG2_AFMT_RAMP_CONTROL2__VI                    = 0x4C3D;
static constexpr u32 mmDIG2_AFMT_RAMP_CONTROL3__VI                    = 0x4C3E;
static constexpr u32 mmDIG2_AFMT_STATUS__VI                           = 0x4C41;
static constexpr u32 mmDIG2_AFMT_VBI_PACKET_CONTROL__VI               = 0x4C43;
static constexpr u32 mmDIG2_DIG_BE_CNTL__VI                           = 0x4C47;
static constexpr u32 mmDIG2_DIG_BE_EN_CNTL__VI                        = 0x4C48;
static constexpr u32 mmDIG2_DIG_CLOCK_PATTERN__VI                     = 0x4C03;
static constexpr u32 mmDIG2_DIG_DISPCLK_SWITCH_CNTL__VI               = 0x4C07;
static constexpr u32 mmDIG2_DIG_DISPCLK_SWITCH_STATUS__VI             = 0x4C08;
static constexpr u32 mmDIG2_DIG_FE_CNTL__VI                           = 0x4C00;
static constexpr u32 mmDIG2_DIG_FE_TEST_DEBUG_DATA__VI                = 0x4C7D;
static constexpr u32 mmDIG2_DIG_FE_TEST_DEBUG_INDEX__VI               = 0x4C7C;
static constexpr u32 mmDIG2_DIG_FIFO_STATUS__VI                       = 0x4C06;
static constexpr u32 mmDIG2_DIG_LANE_ENABLE__VI                       = 0x4C79;
static constexpr u32 mmDIG2_DIG_OUTPUT_CRC_CNTL__VI                   = 0x4C01;
static constexpr u32 mmDIG2_DIG_OUTPUT_CRC_RESULT__VI                 = 0x4C02;
static constexpr u32 mmDIG2_DIG_RANDOM_PATTERN_SEED__VI               = 0x4C05;
static constexpr u32 mmDIG2_DIG_TEST_DEBUG_DATA__VI                   = 0x4C7B;
static constexpr u32 mmDIG2_DIG_TEST_DEBUG_INDEX__VI                  = 0x4C7A;
static constexpr u32 mmDIG2_DIG_TEST_PATTERN__VI                      = 0x4C04;
static constexpr u32 mmDIG2_HDMI_ACR_32_0__VI                         = 0x4C2E;
static constexpr u32 mmDIG2_HDMI_ACR_32_1__VI                         = 0x4C2F;
static constexpr u32 mmDIG2_HDMI_ACR_44_0__VI                         = 0x4C30;
static constexpr u32 mmDIG2_HDMI_ACR_44_1__VI                         = 0x4C31;
static constexpr u32 mmDIG2_HDMI_ACR_48_0__VI                         = 0x4C32;
static constexpr u32 mmDIG2_HDMI_ACR_48_1__VI                         = 0x4C33;
static constexpr u32 mmDIG2_HDMI_ACR_PACKET_CONTROL__VI               = 0x4C0C;
static constexpr u32 mmDIG2_HDMI_ACR_STATUS_0__VI                     = 0x4C34;
static constexpr u32 mmDIG2_HDMI_ACR_STATUS_1__VI                     = 0x4C35;
static constexpr u32 mmDIG2_HDMI_AUDIO_PACKET_CONTROL__VI             = 0x4C0B;
static constexpr u32 mmDIG2_HDMI_CONTROL__VI                          = 0x4C09;
static constexpr u32 mmDIG2_HDMI_GC__VI                               = 0x4C13;
static constexpr u32 mmDIG2_HDMI_GENERIC_PACKET_CONTROL0__VI          = 0x4C10;
static constexpr u32 mmDIG2_HDMI_GENERIC_PACKET_CONTROL1__VI          = 0x4C2D;
static constexpr u32 mmDIG2_HDMI_INFOFRAME_CONTROL0__VI               = 0x4C0E;
static constexpr u32 mmDIG2_HDMI_INFOFRAME_CONTROL1__VI               = 0x4C0F;
static constexpr u32 mmDIG2_HDMI_STATUS__VI                           = 0x4C0A;
static constexpr u32 mmDIG2_HDMI_VBI_PACKET_CONTROL__VI               = 0x4C0D;
static constexpr u32 mmDIG2_LVDS_DATA_CNTL__VI                        = 0x4C78;
static constexpr u32 mmDIG2_TMDS_CNTL__VI                             = 0x4C6B;
static constexpr u32 mmDIG2_TMDS_CONTROL0_FEEDBACK__VI                = 0x4C6D;
static constexpr u32 mmDIG2_TMDS_CONTROL_CHAR__VI                     = 0x4C6C;
static constexpr u32 mmDIG2_TMDS_CTL0_1_GEN_CNTL__VI                  = 0x4C75;
static constexpr u32 mmDIG2_TMDS_CTL2_3_GEN_CNTL__VI                  = 0x4C76;
static constexpr u32 mmDIG2_TMDS_CTL_BITS__VI                         = 0x4C72;
static constexpr u32 mmDIG2_TMDS_DCBALANCER_CONTROL__VI               = 0x4C73;
static constexpr u32 mmDIG2_TMDS_DEBUG__VI                            = 0x4C71;
static constexpr u32 mmDIG2_TMDS_STEREOSYNC_CTL_SEL__VI               = 0x4C6E;
static constexpr u32 mmDIG2_TMDS_SYNC_CHAR_PATTERN_0_1__VI            = 0x4C6F;
static constexpr u32 mmDIG2_TMDS_SYNC_CHAR_PATTERN_2_3__VI            = 0x4C70;
static constexpr u32 mmDIG3_AFMT_60958_0__VI                          = 0x4D38;
static constexpr u32 mmDIG3_AFMT_60958_1__VI                          = 0x4D39;
static constexpr u32 mmDIG3_AFMT_60958_2__VI                          = 0x4D3F;
static constexpr u32 mmDIG3_AFMT_AUDIO_CRC_CONTROL__VI                = 0x4D3A;
static constexpr u32 mmDIG3_AFMT_AUDIO_CRC_RESULT__VI                 = 0x4D40;
static constexpr u32 mmDIG3_AFMT_AUDIO_DBG_DTO_CNTL__VI               = 0x4D46;
static constexpr u32 mmDIG3_AFMT_AUDIO_INFO0__VI                      = 0x4D36;
static constexpr u32 mmDIG3_AFMT_AUDIO_INFO1__VI                      = 0x4D37;
static constexpr u32 mmDIG3_AFMT_AUDIO_PACKET_CONTROL__VI             = 0x4D42;
static constexpr u32 mmDIG3_AFMT_AUDIO_PACKET_CONTROL2__VI            = 0x4D14;
static constexpr u32 mmDIG3_AFMT_AUDIO_SRC_CONTROL__VI                = 0x4D45;
static constexpr u32 mmDIG3_AFMT_AVI_INFO0__VI                        = 0x4D1E;
static constexpr u32 mmDIG3_AFMT_AVI_INFO1__VI                        = 0x4D1F;
static constexpr u32 mmDIG3_AFMT_AVI_INFO2__VI                        = 0x4D20;
static constexpr u32 mmDIG3_AFMT_AVI_INFO3__VI                        = 0x4D21;
static constexpr u32 mmDIG3_AFMT_GENERIC_0__VI                        = 0x4D25;
static constexpr u32 mmDIG3_AFMT_GENERIC_1__VI                        = 0x4D26;
static constexpr u32 mmDIG3_AFMT_GENERIC_2__VI                        = 0x4D27;
static constexpr u32 mmDIG3_AFMT_GENERIC_3__VI                        = 0x4D28;
static constexpr u32 mmDIG3_AFMT_GENERIC_4__VI                        = 0x4D29;
static constexpr u32 mmDIG3_AFMT_GENERIC_5__VI                        = 0x4D2A;
static constexpr u32 mmDIG3_AFMT_GENERIC_6__VI                        = 0x4D2B;
static constexpr u32 mmDIG3_AFMT_GENERIC_7__VI                        = 0x4D2C;
static constexpr u32 mmDIG3_AFMT_GENERIC_HDR__VI                      = 0x4D24;
static constexpr u32 mmDIG3_AFMT_INFOFRAME_CONTROL0__VI               = 0x4D44;
static constexpr u32 mmDIG3_AFMT_ISRC1_0__VI                          = 0x4D15;
static constexpr u32 mmDIG3_AFMT_ISRC1_1__VI                          = 0x4D16;
static constexpr u32 mmDIG3_AFMT_ISRC1_2__VI                          = 0x4D17;
static constexpr u32 mmDIG3_AFMT_ISRC1_3__VI                          = 0x4D18;
static constexpr u32 mmDIG3_AFMT_ISRC1_4__VI                          = 0x4D19;
static constexpr u32 mmDIG3_AFMT_ISRC2_0__VI                          = 0x4D1A;
static constexpr u32 mmDIG3_AFMT_ISRC2_1__VI                          = 0x4D1B;
static constexpr u32 mmDIG3_AFMT_ISRC2_2__VI                          = 0x4D1C;
static constexpr u32 mmDIG3_AFMT_ISRC2_3__VI                          = 0x4D1D;
static constexpr u32 mmDIG3_AFMT_MPEG_INFO0__VI                       = 0x4D22;
static constexpr u32 mmDIG3_AFMT_MPEG_INFO1__VI                       = 0x4D23;
static constexpr u32 mmDIG3_AFMT_RAMP_CONTROL0__VI                    = 0x4D3B;
static constexpr u32 mmDIG3_AFMT_RAMP_CONTROL1__VI                    = 0x4D3C;
static constexpr u32 mmDIG3_AFMT_RAMP_CONTROL2__VI                    = 0x4D3D;
static constexpr u32 mmDIG3_AFMT_RAMP_CONTROL3__VI                    = 0x4D3E;
static constexpr u32 mmDIG3_AFMT_STATUS__VI                           = 0x4D41;
static constexpr u32 mmDIG3_AFMT_VBI_PACKET_CONTROL__VI               = 0x4D43;
static constexpr u32 mmDIG3_DIG_BE_CNTL__VI                           = 0x4D47;
static constexpr u32 mmDIG3_DIG_BE_EN_CNTL__VI                        = 0x4D48;
static constexpr u32 mmDIG3_DIG_CLOCK_PATTERN__VI                     = 0x4D03;
static constexpr u32 mmDIG3_DIG_DISPCLK_SWITCH_CNTL__VI               = 0x4D07;
static constexpr u32 mmDIG3_DIG_DISPCLK_SWITCH_STATUS__VI             = 0x4D08;
static constexpr u32 mmDIG3_DIG_FE_CNTL__VI                           = 0x4D00;
static constexpr u32 mmDIG3_DIG_FE_TEST_DEBUG_DATA__VI                = 0x4D7D;
static constexpr u32 mmDIG3_DIG_FE_TEST_DEBUG_INDEX__VI               = 0x4D7C;
static constexpr u32 mmDIG3_DIG_FIFO_STATUS__VI                       = 0x4D06;
static constexpr u32 mmDIG3_DIG_LANE_ENABLE__VI                       = 0x4D79;
static constexpr u32 mmDIG3_DIG_OUTPUT_CRC_CNTL__VI                   = 0x4D01;
static constexpr u32 mmDIG3_DIG_OUTPUT_CRC_RESULT__VI                 = 0x4D02;
static constexpr u32 mmDIG3_DIG_RANDOM_PATTERN_SEED__VI               = 0x4D05;
static constexpr u32 mmDIG3_DIG_TEST_DEBUG_DATA__VI                   = 0x4D7B;
static constexpr u32 mmDIG3_DIG_TEST_DEBUG_INDEX__VI                  = 0x4D7A;
static constexpr u32 mmDIG3_DIG_TEST_PATTERN__VI                      = 0x4D04;
static constexpr u32 mmDIG3_HDMI_ACR_32_0__VI                         = 0x4D2E;
static constexpr u32 mmDIG3_HDMI_ACR_32_1__VI                         = 0x4D2F;
static constexpr u32 mmDIG3_HDMI_ACR_44_0__VI                         = 0x4D30;
static constexpr u32 mmDIG3_HDMI_ACR_44_1__VI                         = 0x4D31;
static constexpr u32 mmDIG3_HDMI_ACR_48_0__VI                         = 0x4D32;
static constexpr u32 mmDIG3_HDMI_ACR_48_1__VI                         = 0x4D33;
static constexpr u32 mmDIG3_HDMI_ACR_PACKET_CONTROL__VI               = 0x4D0C;
static constexpr u32 mmDIG3_HDMI_ACR_STATUS_0__VI                     = 0x4D34;
static constexpr u32 mmDIG3_HDMI_ACR_STATUS_1__VI                     = 0x4D35;
static constexpr u32 mmDIG3_HDMI_AUDIO_PACKET_CONTROL__VI             = 0x4D0B;
static constexpr u32 mmDIG3_HDMI_CONTROL__VI                          = 0x4D09;
static constexpr u32 mmDIG3_HDMI_GC__VI                               = 0x4D13;
static constexpr u32 mmDIG3_HDMI_GENERIC_PACKET_CONTROL0__VI          = 0x4D10;
static constexpr u32 mmDIG3_HDMI_GENERIC_PACKET_CONTROL1__VI          = 0x4D2D;
static constexpr u32 mmDIG3_HDMI_INFOFRAME_CONTROL0__VI               = 0x4D0E;
static constexpr u32 mmDIG3_HDMI_INFOFRAME_CONTROL1__VI               = 0x4D0F;
static constexpr u32 mmDIG3_HDMI_STATUS__VI                           = 0x4D0A;
static constexpr u32 mmDIG3_HDMI_VBI_PACKET_CONTROL__VI               = 0x4D0D;
static constexpr u32 mmDIG3_LVDS_DATA_CNTL__VI                        = 0x4D78;
static constexpr u32 mmDIG3_TMDS_CNTL__VI                             = 0x4D6B;
static constexpr u32 mmDIG3_TMDS_CONTROL0_FEEDBACK__VI                = 0x4D6D;
static constexpr u32 mmDIG3_TMDS_CONTROL_CHAR__VI                     = 0x4D6C;
static constexpr u32 mmDIG3_TMDS_CTL0_1_GEN_CNTL__VI                  = 0x4D75;
static constexpr u32 mmDIG3_TMDS_CTL2_3_GEN_CNTL__VI                  = 0x4D76;
static constexpr u32 mmDIG3_TMDS_CTL_BITS__VI                         = 0x4D72;
static constexpr u32 mmDIG3_TMDS_DCBALANCER_CONTROL__VI               = 0x4D73;
static constexpr u32 mmDIG3_TMDS_DEBUG__VI                            = 0x4D71;
static constexpr u32 mmDIG3_TMDS_STEREOSYNC_CTL_SEL__VI               = 0x4D6E;
static constexpr u32 mmDIG3_TMDS_SYNC_CHAR_PATTERN_0_1__VI            = 0x4D6F;
static constexpr u32 mmDIG3_TMDS_SYNC_CHAR_PATTERN_2_3__VI            = 0x4D70;
static constexpr u32 mmDIG4_AFMT_60958_0__VI                          = 0x4E38;
static constexpr u32 mmDIG4_AFMT_60958_1__VI                          = 0x4E39;
static constexpr u32 mmDIG4_AFMT_60958_2__VI                          = 0x4E3F;
static constexpr u32 mmDIG4_AFMT_AUDIO_CRC_CONTROL__VI                = 0x4E3A;
static constexpr u32 mmDIG4_AFMT_AUDIO_CRC_RESULT__VI                 = 0x4E40;
static constexpr u32 mmDIG4_AFMT_AUDIO_DBG_DTO_CNTL__VI               = 0x4E46;
static constexpr u32 mmDIG4_AFMT_AUDIO_INFO0__VI                      = 0x4E36;
static constexpr u32 mmDIG4_AFMT_AUDIO_INFO1__VI                      = 0x4E37;
static constexpr u32 mmDIG4_AFMT_AUDIO_PACKET_CONTROL__VI             = 0x4E42;
static constexpr u32 mmDIG4_AFMT_AUDIO_PACKET_CONTROL2__VI            = 0x4E14;
static constexpr u32 mmDIG4_AFMT_AUDIO_SRC_CONTROL__VI                = 0x4E45;
static constexpr u32 mmDIG4_AFMT_AVI_INFO0__VI                        = 0x4E1E;
static constexpr u32 mmDIG4_AFMT_AVI_INFO1__VI                        = 0x4E1F;
static constexpr u32 mmDIG4_AFMT_AVI_INFO2__VI                        = 0x4E20;
static constexpr u32 mmDIG4_AFMT_AVI_INFO3__VI                        = 0x4E21;
static constexpr u32 mmDIG4_AFMT_GENERIC_0__VI                        = 0x4E25;
static constexpr u32 mmDIG4_AFMT_GENERIC_1__VI                        = 0x4E26;
static constexpr u32 mmDIG4_AFMT_GENERIC_2__VI                        = 0x4E27;
static constexpr u32 mmDIG4_AFMT_GENERIC_3__VI                        = 0x4E28;
static constexpr u32 mmDIG4_AFMT_GENERIC_4__VI                        = 0x4E29;
static constexpr u32 mmDIG4_AFMT_GENERIC_5__VI                        = 0x4E2A;
static constexpr u32 mmDIG4_AFMT_GENERIC_6__VI                        = 0x4E2B;
static constexpr u32 mmDIG4_AFMT_GENERIC_7__VI                        = 0x4E2C;
static constexpr u32 mmDIG4_AFMT_GENERIC_HDR__VI                      = 0x4E24;
static constexpr u32 mmDIG4_AFMT_INFOFRAME_CONTROL0__VI               = 0x4E44;
static constexpr u32 mmDIG4_AFMT_ISRC1_0__VI                          = 0x4E15;
static constexpr u32 mmDIG4_AFMT_ISRC1_1__VI                          = 0x4E16;
static constexpr u32 mmDIG4_AFMT_ISRC1_2__VI                          = 0x4E17;
static constexpr u32 mmDIG4_AFMT_ISRC1_3__VI                          = 0x4E18;
static constexpr u32 mmDIG4_AFMT_ISRC1_4__VI                          = 0x4E19;
static constexpr u32 mmDIG4_AFMT_ISRC2_0__VI                          = 0x4E1A;
static constexpr u32 mmDIG4_AFMT_ISRC2_1__VI                          = 0x4E1B;
static constexpr u32 mmDIG4_AFMT_ISRC2_2__VI                          = 0x4E1C;
static constexpr u32 mmDIG4_AFMT_ISRC2_3__VI                          = 0x4E1D;
static constexpr u32 mmDIG4_AFMT_MPEG_INFO0__VI                       = 0x4E22;
static constexpr u32 mmDIG4_AFMT_MPEG_INFO1__VI                       = 0x4E23;
static constexpr u32 mmDIG4_AFMT_RAMP_CONTROL0__VI                    = 0x4E3B;
static constexpr u32 mmDIG4_AFMT_RAMP_CONTROL1__VI                    = 0x4E3C;
static constexpr u32 mmDIG4_AFMT_RAMP_CONTROL2__VI                    = 0x4E3D;
static constexpr u32 mmDIG4_AFMT_RAMP_CONTROL3__VI                    = 0x4E3E;
static constexpr u32 mmDIG4_AFMT_STATUS__VI                           = 0x4E41;
static constexpr u32 mmDIG4_AFMT_VBI_PACKET_CONTROL__VI               = 0x4E43;
static constexpr u32 mmDIG4_DIG_BE_CNTL__VI                           = 0x4E47;
static constexpr u32 mmDIG4_DIG_BE_EN_CNTL__VI                        = 0x4E48;
static constexpr u32 mmDIG4_DIG_CLOCK_PATTERN__VI                     = 0x4E03;
static constexpr u32 mmDIG4_DIG_DISPCLK_SWITCH_CNTL__VI               = 0x4E07;
static constexpr u32 mmDIG4_DIG_DISPCLK_SWITCH_STATUS__VI             = 0x4E08;
static constexpr u32 mmDIG4_DIG_FE_CNTL__VI                           = 0x4E00;
static constexpr u32 mmDIG4_DIG_FE_TEST_DEBUG_DATA__VI                = 0x4E7D;
static constexpr u32 mmDIG4_DIG_FE_TEST_DEBUG_INDEX__VI               = 0x4E7C;
static constexpr u32 mmDIG4_DIG_FIFO_STATUS__VI                       = 0x4E06;
static constexpr u32 mmDIG4_DIG_LANE_ENABLE__VI                       = 0x4E79;
static constexpr u32 mmDIG4_DIG_OUTPUT_CRC_CNTL__VI                   = 0x4E01;
static constexpr u32 mmDIG4_DIG_OUTPUT_CRC_RESULT__VI                 = 0x4E02;
static constexpr u32 mmDIG4_DIG_RANDOM_PATTERN_SEED__VI               = 0x4E05;
static constexpr u32 mmDIG4_DIG_TEST_DEBUG_DATA__VI                   = 0x4E7B;
static constexpr u32 mmDIG4_DIG_TEST_DEBUG_INDEX__VI                  = 0x4E7A;
static constexpr u32 mmDIG4_DIG_TEST_PATTERN__VI                      = 0x4E04;
static constexpr u32 mmDIG4_HDMI_ACR_32_0__VI                         = 0x4E2E;
static constexpr u32 mmDIG4_HDMI_ACR_32_1__VI                         = 0x4E2F;
static constexpr u32 mmDIG4_HDMI_ACR_44_0__VI                         = 0x4E30;
static constexpr u32 mmDIG4_HDMI_ACR_44_1__VI                         = 0x4E31;
static constexpr u32 mmDIG4_HDMI_ACR_48_0__VI                         = 0x4E32;
static constexpr u32 mmDIG4_HDMI_ACR_48_1__VI                         = 0x4E33;
static constexpr u32 mmDIG4_HDMI_ACR_PACKET_CONTROL__VI               = 0x4E0C;
static constexpr u32 mmDIG4_HDMI_ACR_STATUS_0__VI                     = 0x4E34;
static constexpr u32 mmDIG4_HDMI_ACR_STATUS_1__VI                     = 0x4E35;
static constexpr u32 mmDIG4_HDMI_AUDIO_PACKET_CONTROL__VI             = 0x4E0B;
static constexpr u32 mmDIG4_HDMI_CONTROL__VI                          = 0x4E09;
static constexpr u32 mmDIG4_HDMI_GC__VI                               = 0x4E13;
static constexpr u32 mmDIG4_HDMI_GENERIC_PACKET_CONTROL0__VI          = 0x4E10;
static constexpr u32 mmDIG4_HDMI_GENERIC_PACKET_CONTROL1__VI          = 0x4E2D;
static constexpr u32 mmDIG4_HDMI_INFOFRAME_CONTROL0__VI               = 0x4E0E;
static constexpr u32 mmDIG4_HDMI_INFOFRAME_CONTROL1__VI               = 0x4E0F;
static constexpr u32 mmDIG4_HDMI_STATUS__VI                           = 0x4E0A;
static constexpr u32 mmDIG4_HDMI_VBI_PACKET_CONTROL__VI               = 0x4E0D;
static constexpr u32 mmDIG4_LVDS_DATA_CNTL__VI                        = 0x4E78;
static constexpr u32 mmDIG4_TMDS_CNTL__VI                             = 0x4E6B;
static constexpr u32 mmDIG4_TMDS_CONTROL0_FEEDBACK__VI                = 0x4E6D;
static constexpr u32 mmDIG4_TMDS_CONTROL_CHAR__VI                     = 0x4E6C;
static constexpr u32 mmDIG4_TMDS_CTL0_1_GEN_CNTL__VI                  = 0x4E75;
static constexpr u32 mmDIG4_TMDS_CTL2_3_GEN_CNTL__VI                  = 0x4E76;
static constexpr u32 mmDIG4_TMDS_CTL_BITS__VI                         = 0x4E72;
static constexpr u32 mmDIG4_TMDS_DCBALANCER_CONTROL__VI               = 0x4E73;
static constexpr u32 mmDIG4_TMDS_DEBUG__VI                            = 0x4E71;
static constexpr u32 mmDIG4_TMDS_STEREOSYNC_CTL_SEL__VI               = 0x4E6E;
static constexpr u32 mmDIG4_TMDS_SYNC_CHAR_PATTERN_0_1__VI            = 0x4E6F;
static constexpr u32 mmDIG4_TMDS_SYNC_CHAR_PATTERN_2_3__VI            = 0x4E70;
static constexpr u32 mmDIG5_AFMT_60958_0__VI                          = 0x4F38;
static constexpr u32 mmDIG5_AFMT_60958_1__VI                          = 0x4F39;
static constexpr u32 mmDIG5_AFMT_60958_2__VI                          = 0x4F3F;
static constexpr u32 mmDIG5_AFMT_AUDIO_CRC_CONTROL__VI                = 0x4F3A;
static constexpr u32 mmDIG5_AFMT_AUDIO_CRC_RESULT__VI                 = 0x4F40;
static constexpr u32 mmDIG5_AFMT_AUDIO_DBG_DTO_CNTL__VI               = 0x4F46;
static constexpr u32 mmDIG5_AFMT_AUDIO_INFO0__VI                      = 0x4F36;
static constexpr u32 mmDIG5_AFMT_AUDIO_INFO1__VI                      = 0x4F37;
static constexpr u32 mmDIG5_AFMT_AUDIO_PACKET_CONTROL__VI             = 0x4F42;
static constexpr u32 mmDIG5_AFMT_AUDIO_PACKET_CONTROL2__VI            = 0x4F14;
static constexpr u32 mmDIG5_AFMT_AUDIO_SRC_CONTROL__VI                = 0x4F45;
static constexpr u32 mmDIG5_AFMT_AVI_INFO0__VI                        = 0x4F1E;
static constexpr u32 mmDIG5_AFMT_AVI_INFO1__VI                        = 0x4F1F;
static constexpr u32 mmDIG5_AFMT_AVI_INFO2__VI                        = 0x4F20;
static constexpr u32 mmDIG5_AFMT_AVI_INFO3__VI                        = 0x4F21;
static constexpr u32 mmDIG5_AFMT_GENERIC_0__VI                        = 0x4F25;
static constexpr u32 mmDIG5_AFMT_GENERIC_1__VI                        = 0x4F26;
static constexpr u32 mmDIG5_AFMT_GENERIC_2__VI                        = 0x4F27;
static constexpr u32 mmDIG5_AFMT_GENERIC_3__VI                        = 0x4F28;
static constexpr u32 mmDIG5_AFMT_GENERIC_4__VI                        = 0x4F29;
static constexpr u32 mmDIG5_AFMT_GENERIC_5__VI                        = 0x4F2A;
static constexpr u32 mmDIG5_AFMT_GENERIC_6__VI                        = 0x4F2B;
static constexpr u32 mmDIG5_AFMT_GENERIC_7__VI                        = 0x4F2C;
static constexpr u32 mmDIG5_AFMT_GENERIC_HDR__VI                      = 0x4F24;
static constexpr u32 mmDIG5_AFMT_INFOFRAME_CONTROL0__VI               = 0x4F44;
static constexpr u32 mmDIG5_AFMT_ISRC1_0__VI                          = 0x4F15;
static constexpr u32 mmDIG5_AFMT_ISRC1_1__VI                          = 0x4F16;
static constexpr u32 mmDIG5_AFMT_ISRC1_2__VI                          = 0x4F17;
static constexpr u32 mmDIG5_AFMT_ISRC1_3__VI                          = 0x4F18;
static constexpr u32 mmDIG5_AFMT_ISRC1_4__VI                          = 0x4F19;
static constexpr u32 mmDIG5_AFMT_ISRC2_0__VI                          = 0x4F1A;
static constexpr u32 mmDIG5_AFMT_ISRC2_1__VI                          = 0x4F1B;
static constexpr u32 mmDIG5_AFMT_ISRC2_2__VI                          = 0x4F1C;
static constexpr u32 mmDIG5_AFMT_ISRC2_3__VI                          = 0x4F1D;
static constexpr u32 mmDIG5_AFMT_MPEG_INFO0__VI                       = 0x4F22;
static constexpr u32 mmDIG5_AFMT_MPEG_INFO1__VI                       = 0x4F23;
static constexpr u32 mmDIG5_AFMT_RAMP_CONTROL0__VI                    = 0x4F3B;
static constexpr u32 mmDIG5_AFMT_RAMP_CONTROL1__VI                    = 0x4F3C;
static constexpr u32 mmDIG5_AFMT_RAMP_CONTROL2__VI                    = 0x4F3D;
static constexpr u32 mmDIG5_AFMT_RAMP_CONTROL3__VI                    = 0x4F3E;
static constexpr u32 mmDIG5_AFMT_STATUS__VI                           = 0x4F41;
static constexpr u32 mmDIG5_AFMT_VBI_PACKET_CONTROL__VI               = 0x4F43;
static constexpr u32 mmDIG5_DIG_BE_CNTL__VI                           = 0x4F47;
static constexpr u32 mmDIG5_DIG_BE_EN_CNTL__VI                        = 0x4F48;
static constexpr u32 mmDIG5_DIG_CLOCK_PATTERN__VI                     = 0x4F03;
static constexpr u32 mmDIG5_DIG_DISPCLK_SWITCH_CNTL__VI               = 0x4F07;
static constexpr u32 mmDIG5_DIG_DISPCLK_SWITCH_STATUS__VI             = 0x4F08;
static constexpr u32 mmDIG5_DIG_FE_CNTL__VI                           = 0x4F00;
static constexpr u32 mmDIG5_DIG_FE_TEST_DEBUG_DATA__VI                = 0x4F7D;
static constexpr u32 mmDIG5_DIG_FE_TEST_DEBUG_INDEX__VI               = 0x4F7C;
static constexpr u32 mmDIG5_DIG_FIFO_STATUS__VI                       = 0x4F06;
static constexpr u32 mmDIG5_DIG_LANE_ENABLE__VI                       = 0x4F79;
static constexpr u32 mmDIG5_DIG_OUTPUT_CRC_CNTL__VI                   = 0x4F01;
static constexpr u32 mmDIG5_DIG_OUTPUT_CRC_RESULT__VI                 = 0x4F02;
static constexpr u32 mmDIG5_DIG_RANDOM_PATTERN_SEED__VI               = 0x4F05;
static constexpr u32 mmDIG5_DIG_TEST_DEBUG_DATA__VI                   = 0x4F7B;
static constexpr u32 mmDIG5_DIG_TEST_DEBUG_INDEX__VI                  = 0x4F7A;
static constexpr u32 mmDIG5_DIG_TEST_PATTERN__VI                      = 0x4F04;
static constexpr u32 mmDIG5_HDMI_ACR_32_0__VI                         = 0x4F2E;
static constexpr u32 mmDIG5_HDMI_ACR_32_1__VI                         = 0x4F2F;
static constexpr u32 mmDIG5_HDMI_ACR_44_0__VI                         = 0x4F30;
static constexpr u32 mmDIG5_HDMI_ACR_44_1__VI                         = 0x4F31;
static constexpr u32 mmDIG5_HDMI_ACR_48_0__VI                         = 0x4F32;
static constexpr u32 mmDIG5_HDMI_ACR_48_1__VI                         = 0x4F33;
static constexpr u32 mmDIG5_HDMI_ACR_PACKET_CONTROL__VI               = 0x4F0C;
static constexpr u32 mmDIG5_HDMI_ACR_STATUS_0__VI                     = 0x4F34;
static constexpr u32 mmDIG5_HDMI_ACR_STATUS_1__VI                     = 0x4F35;
static constexpr u32 mmDIG5_HDMI_AUDIO_PACKET_CONTROL__VI             = 0x4F0B;
static constexpr u32 mmDIG5_HDMI_CONTROL__VI                          = 0x4F09;
static constexpr u32 mmDIG5_HDMI_GC__VI                               = 0x4F13;
static constexpr u32 mmDIG5_HDMI_GENERIC_PACKET_CONTROL0__VI          = 0x4F10;
static constexpr u32 mmDIG5_HDMI_GENERIC_PACKET_CONTROL1__VI          = 0x4F2D;
static constexpr u32 mmDIG5_HDMI_INFOFRAME_CONTROL0__VI               = 0x4F0E;
static constexpr u32 mmDIG5_HDMI_INFOFRAME_CONTROL1__VI               = 0x4F0F;
static constexpr u32 mmDIG5_HDMI_STATUS__VI                           = 0x4F0A;
static constexpr u32 mmDIG5_HDMI_VBI_PACKET_CONTROL__VI               = 0x4F0D;
static constexpr u32 mmDIG5_LVDS_DATA_CNTL__VI                        = 0x4F78;
static constexpr u32 mmDIG5_TMDS_CNTL__VI                             = 0x4F6B;
static constexpr u32 mmDIG5_TMDS_CONTROL0_FEEDBACK__VI                = 0x4F6D;
static constexpr u32 mmDIG5_TMDS_CONTROL_CHAR__VI                     = 0x4F6C;
static constexpr u32 mmDIG5_TMDS_CTL0_1_GEN_CNTL__VI                  = 0x4F75;
static constexpr u32 mmDIG5_TMDS_CTL2_3_GEN_CNTL__VI                  = 0x4F76;
static constexpr u32 mmDIG5_TMDS_CTL_BITS__VI                         = 0x4F72;
static constexpr u32 mmDIG5_TMDS_DCBALANCER_CONTROL__VI               = 0x4F73;
static constexpr u32 mmDIG5_TMDS_DEBUG__VI                            = 0x4F71;
static constexpr u32 mmDIG5_TMDS_STEREOSYNC_CTL_SEL__VI               = 0x4F6E;
static constexpr u32 mmDIG5_TMDS_SYNC_CHAR_PATTERN_0_1__VI            = 0x4F6F;
static constexpr u32 mmDIG5_TMDS_SYNC_CHAR_PATTERN_2_3__VI            = 0x4F70;
static constexpr u32 mmDIG6_AFMT_60958_0__VI                          = 0x5438;
static constexpr u32 mmDIG6_AFMT_60958_1__VI                          = 0x5439;
static constexpr u32 mmDIG6_AFMT_60958_2__VI                          = 0x543F;
static constexpr u32 mmDIG6_AFMT_AUDIO_CRC_CONTROL__VI                = 0x543A;
static constexpr u32 mmDIG6_AFMT_AUDIO_CRC_RESULT__VI                 = 0x5440;
static constexpr u32 mmDIG6_AFMT_AUDIO_DBG_DTO_CNTL__VI               = 0x5446;
static constexpr u32 mmDIG6_AFMT_AUDIO_INFO0__VI                      = 0x5436;
static constexpr u32 mmDIG6_AFMT_AUDIO_INFO1__VI                      = 0x5437;
static constexpr u32 mmDIG6_AFMT_AUDIO_PACKET_CONTROL__VI             = 0x5442;
static constexpr u32 mmDIG6_AFMT_AUDIO_PACKET_CONTROL2__VI            = 0x5414;
static constexpr u32 mmDIG6_AFMT_AUDIO_SRC_CONTROL__VI                = 0x5445;
static constexpr u32 mmDIG6_AFMT_AVI_INFO0__VI                        = 0x541E;
static constexpr u32 mmDIG6_AFMT_AVI_INFO1__VI                        = 0x541F;
static constexpr u32 mmDIG6_AFMT_AVI_INFO2__VI                        = 0x5420;
static constexpr u32 mmDIG6_AFMT_AVI_INFO3__VI                        = 0x5421;
static constexpr u32 mmDIG6_AFMT_GENERIC_0__VI                        = 0x5425;
static constexpr u32 mmDIG6_AFMT_GENERIC_1__VI                        = 0x5426;
static constexpr u32 mmDIG6_AFMT_GENERIC_2__VI                        = 0x5427;
static constexpr u32 mmDIG6_AFMT_GENERIC_3__VI                        = 0x5428;
static constexpr u32 mmDIG6_AFMT_GENERIC_4__VI                        = 0x5429;
static constexpr u32 mmDIG6_AFMT_GENERIC_5__VI                        = 0x542A;
static constexpr u32 mmDIG6_AFMT_GENERIC_6__VI                        = 0x542B;
static constexpr u32 mmDIG6_AFMT_GENERIC_7__VI                        = 0x542C;
static constexpr u32 mmDIG6_AFMT_GENERIC_HDR__VI                      = 0x5424;
static constexpr u32 mmDIG6_AFMT_INFOFRAME_CONTROL0__VI               = 0x5444;
static constexpr u32 mmDIG6_AFMT_ISRC1_0__VI                          = 0x5415;
static constexpr u32 mmDIG6_AFMT_ISRC1_1__VI                          = 0x5416;
static constexpr u32 mmDIG6_AFMT_ISRC1_2__VI                          = 0x5417;
static constexpr u32 mmDIG6_AFMT_ISRC1_3__VI                          = 0x5418;
static constexpr u32 mmDIG6_AFMT_ISRC1_4__VI                          = 0x5419;
static constexpr u32 mmDIG6_AFMT_ISRC2_0__VI                          = 0x541A;
static constexpr u32 mmDIG6_AFMT_ISRC2_1__VI                          = 0x541B;
static constexpr u32 mmDIG6_AFMT_ISRC2_2__VI                          = 0x541C;
static constexpr u32 mmDIG6_AFMT_ISRC2_3__VI                          = 0x541D;
static constexpr u32 mmDIG6_AFMT_MPEG_INFO0__VI                       = 0x5422;
static constexpr u32 mmDIG6_AFMT_MPEG_INFO1__VI                       = 0x5423;
static constexpr u32 mmDIG6_AFMT_RAMP_CONTROL0__VI                    = 0x543B;
static constexpr u32 mmDIG6_AFMT_RAMP_CONTROL1__VI                    = 0x543C;
static constexpr u32 mmDIG6_AFMT_RAMP_CONTROL2__VI                    = 0x543D;
static constexpr u32 mmDIG6_AFMT_RAMP_CONTROL3__VI                    = 0x543E;
static constexpr u32 mmDIG6_AFMT_STATUS__VI                           = 0x5441;
static constexpr u32 mmDIG6_AFMT_VBI_PACKET_CONTROL__VI               = 0x5443;
static constexpr u32 mmDIG6_DIG_BE_CNTL__VI                           = 0x5447;
static constexpr u32 mmDIG6_DIG_BE_EN_CNTL__VI                        = 0x5448;
static constexpr u32 mmDIG6_DIG_CLOCK_PATTERN__VI                     = 0x5403;
static constexpr u32 mmDIG6_DIG_DISPCLK_SWITCH_CNTL__VI               = 0x5407;
static constexpr u32 mmDIG6_DIG_DISPCLK_SWITCH_STATUS__VI             = 0x5408;
static constexpr u32 mmDIG6_DIG_FE_CNTL__VI                           = 0x5400;
static constexpr u32 mmDIG6_DIG_FE_TEST_DEBUG_DATA__VI                = 0x547D;
static constexpr u32 mmDIG6_DIG_FE_TEST_DEBUG_INDEX__VI               = 0x547C;
static constexpr u32 mmDIG6_DIG_FIFO_STATUS__VI                       = 0x5406;
static constexpr u32 mmDIG6_DIG_LANE_ENABLE__VI                       = 0x5479;
static constexpr u32 mmDIG6_DIG_OUTPUT_CRC_CNTL__VI                   = 0x5401;
static constexpr u32 mmDIG6_DIG_OUTPUT_CRC_RESULT__VI                 = 0x5402;
static constexpr u32 mmDIG6_DIG_RANDOM_PATTERN_SEED__VI               = 0x5405;
static constexpr u32 mmDIG6_DIG_TEST_DEBUG_DATA__VI                   = 0x547B;
static constexpr u32 mmDIG6_DIG_TEST_DEBUG_INDEX__VI                  = 0x547A;
static constexpr u32 mmDIG6_DIG_TEST_PATTERN__VI                      = 0x5404;
static constexpr u32 mmDIG6_HDMI_ACR_32_0__VI                         = 0x542E;
static constexpr u32 mmDIG6_HDMI_ACR_32_1__VI                         = 0x542F;
static constexpr u32 mmDIG6_HDMI_ACR_44_0__VI                         = 0x5430;
static constexpr u32 mmDIG6_HDMI_ACR_44_1__VI                         = 0x5431;
static constexpr u32 mmDIG6_HDMI_ACR_48_0__VI                         = 0x5432;
static constexpr u32 mmDIG6_HDMI_ACR_48_1__VI                         = 0x5433;
static constexpr u32 mmDIG6_HDMI_ACR_PACKET_CONTROL__VI               = 0x540C;
static constexpr u32 mmDIG6_HDMI_ACR_STATUS_0__VI                     = 0x5434;
static constexpr u32 mmDIG6_HDMI_ACR_STATUS_1__VI                     = 0x5435;
static constexpr u32 mmDIG6_HDMI_AUDIO_PACKET_CONTROL__VI             = 0x540B;
static constexpr u32 mmDIG6_HDMI_CONTROL__VI                          = 0x5409;
static constexpr u32 mmDIG6_HDMI_GC__VI                               = 0x5413;
static constexpr u32 mmDIG6_HDMI_GENERIC_PACKET_CONTROL0__VI          = 0x5410;
static constexpr u32 mmDIG6_HDMI_GENERIC_PACKET_CONTROL1__VI          = 0x542D;
static constexpr u32 mmDIG6_HDMI_INFOFRAME_CONTROL0__VI               = 0x540E;
static constexpr u32 mmDIG6_HDMI_INFOFRAME_CONTROL1__VI               = 0x540F;
static constexpr u32 mmDIG6_HDMI_STATUS__VI                           = 0x540A;
static constexpr u32 mmDIG6_HDMI_VBI_PACKET_CONTROL__VI               = 0x540D;
static constexpr u32 mmDIG6_LVDS_DATA_CNTL__VI                        = 0x5478;
static constexpr u32 mmDIG6_TMDS_CNTL__VI                             = 0x546B;
static constexpr u32 mmDIG6_TMDS_CONTROL0_FEEDBACK__VI                = 0x546D;
static constexpr u32 mmDIG6_TMDS_CONTROL_CHAR__VI                     = 0x546C;
static constexpr u32 mmDIG6_TMDS_CTL0_1_GEN_CNTL__VI                  = 0x5475;
static constexpr u32 mmDIG6_TMDS_CTL2_3_GEN_CNTL__VI                  = 0x5476;
static constexpr u32 mmDIG6_TMDS_CTL_BITS__VI                         = 0x5472;
static constexpr u32 mmDIG6_TMDS_DCBALANCER_CONTROL__VI               = 0x5473;
static constexpr u32 mmDIG6_TMDS_DEBUG__VI                            = 0x5471;
static constexpr u32 mmDIG6_TMDS_STEREOSYNC_CTL_SEL__VI               = 0x546E;
static constexpr u32 mmDIG6_TMDS_SYNC_CHAR_PATTERN_0_1__VI            = 0x546F;
static constexpr u32 mmDIG6_TMDS_SYNC_CHAR_PATTERN_2_3__VI            = 0x5470;
static constexpr u32 mmDIG_BE_CNTL__VI                                = 0x4A47;
static constexpr u32 mmDIG_BE_EN_CNTL__VI                             = 0x4A48;
static constexpr u32 mmDIG_CLOCK_PATTERN__VI                          = 0x4A03;
static constexpr u32 mmDIG_DISPCLK_SWITCH_CNTL__VI                    = 0x4A07;
static constexpr u32 mmDIG_DISPCLK_SWITCH_STATUS__VI                  = 0x4A08;
static constexpr u32 mmDIG_FE_CNTL__VI                                = 0x4A00;
static constexpr u32 mmDIG_FE_TEST_DEBUG_DATA__VI                     = 0x4A7D;
static constexpr u32 mmDIG_FE_TEST_DEBUG_INDEX__VI                    = 0x4A7C;
static constexpr u32 mmDIG_FIFO_STATUS__VI                            = 0x4A06;
static constexpr u32 mmDIG_LANE_ENABLE__VI                            = 0x4A79;
static constexpr u32 mmDIG_OUTPUT_CRC_CNTL__VI                        = 0x4A01;
static constexpr u32 mmDIG_OUTPUT_CRC_RESULT__VI                      = 0x4A02;
static constexpr u32 mmDIG_RANDOM_PATTERN_SEED__VI                    = 0x4A05;
static constexpr u32 mmDIG_SOFT_RESET__VI                             = 0x1872;
static constexpr u32 mmDIG_TEST_DEBUG_DATA__VI                        = 0x4A7B;
static constexpr u32 mmDIG_TEST_DEBUG_INDEX__VI                       = 0x4A7A;
static constexpr u32 mmDIG_TEST_PATTERN__VI                           = 0x4A04;
static constexpr u32 mmDISPCLK_CGTT_BLK_CTRL_REG__VI                  = 0x0135;
static constexpr u32 mmDISPCLK_FREQ_CHANGE_CNTL__VI                   = 0x0131;
static constexpr u32 mmDISPPLL_BG_CNTL__VI                            = 0x171E;
static constexpr u32 mmDISP_INTERRUPT_STATUS__VI                      = 0x1857;
static constexpr u32 mmDISP_INTERRUPT_STATUS_CONTINUE__VI             = 0x1858;
static constexpr u32 mmDISP_INTERRUPT_STATUS_CONTINUE2__VI            = 0x1859;
static constexpr u32 mmDISP_INTERRUPT_STATUS_CONTINUE3__VI            = 0x185A;
static constexpr u32 mmDISP_INTERRUPT_STATUS_CONTINUE4__VI            = 0x185B;
static constexpr u32 mmDISP_INTERRUPT_STATUS_CONTINUE5__VI            = 0x185C;
static constexpr u32 mmDISP_INTERRUPT_STATUS_CONTINUE6__VI            = 0x185D;
static constexpr u32 mmDISP_INTERRUPT_STATUS_CONTINUE7__VI            = 0x185E;
static constexpr u32 mmDISP_INTERRUPT_STATUS_CONTINUE8__VI            = 0x185F;
static constexpr u32 mmDISP_INTERRUPT_STATUS_CONTINUE9__VI            = 0x1860;
static constexpr u32 mmDMCU_DPRX_INTERRUPT_STATUS1__VI                = 0x1634;
static constexpr u32 mmDMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1__VI         = 0x1635;
static constexpr u32 mmDMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__VI    = 0x1636;
static constexpr u32 mmDMCU_PERFMON_INTERRUPT_STATUS1__VI             = 0x1644;
static constexpr u32 mmDMCU_PERFMON_INTERRUPT_STATUS2__VI             = 0x1645;
static constexpr u32 mmDMCU_PERFMON_INTERRUPT_STATUS3__VI             = 0x1646;
static constexpr u32 mmDMCU_PERFMON_INTERRUPT_STATUS4__VI             = 0x1647;
static constexpr u32 mmDMCU_PERFMON_INTERRUPT_STATUS5__VI             = 0x1642;
static constexpr u32 mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK1__VI    = 0x167C;
static constexpr u32 mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK2__VI    = 0x167D;
static constexpr u32 mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK3__VI    = 0x167E;
static constexpr u32 mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK4__VI    = 0x167F;
static constexpr u32 mmDMCU_PERFMON_INTERRUPT_TO_HOST_EN_MASK5__VI    = 0x1633;
static constexpr u32 mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1__VI      = 0x1674;
static constexpr u32 mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2__VI      = 0x1675;
static constexpr u32 mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3__VI      = 0x1676;
static constexpr u32 mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4__VI      = 0x1677;
static constexpr u32 mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5__VI      = 0x1643;
static constexpr u32 mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1__VI  = 0x1678;
static constexpr u32 mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2__VI  = 0x1679;
static constexpr u32 mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3__VI  = 0x167A;
static constexpr u32 mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4__VI  = 0x167B;
static constexpr u32 mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5__VI  = 0x1673;
static constexpr u32 mmDMCU_SMU_INTERRUPT_CNTL__VI                    = 0x012C;
static constexpr u32 mmDMCU_SS_INTERRUPT_CNTL_STATUS__VI              = 0x1613;
static constexpr u32 mmDMCU_UC_CLK_GATING_CNTL__VI                    = 0x161B;
static constexpr u32 mmDMIF_ADDR_CALC__VI                             = 0x0303;
static constexpr u32 mmDMIF_ADDR_CONFIG__VI                           = 0x02F5;
static constexpr u32 mmDMIF_PG0_DPG_HW_DEBUG_11__VI                   = 0x1B3D;
static constexpr u32 mmDMIF_PG0_DPG_HW_DEBUG_A__VI                    = 0x1B3B;
static constexpr u32 mmDMIF_PG0_DPG_HW_DEBUG_B__VI                    = 0x1B3C;
static constexpr u32 mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL1__VI     = 0x1B30;
static constexpr u32 mmDMIF_PG0_DPG_PIPE_ARBITRATION_CONTROL2__VI     = 0x1B31;
static constexpr u32 mmDMIF_PG0_DPG_PIPE_DPM_CONTROL__VI              = 0x1B34;
static constexpr u32 mmDMIF_PG0_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL__VI  = 0x1B36;
static constexpr u32 mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL__VI          = 0x1B35;
static constexpr u32 mmDMIF_PG0_DPG_PIPE_STUTTER_CONTROL_NONLPTCH__VI  = 0x1B37;
static constexpr u32 mmDMIF_PG0_DPG_PIPE_URGENCY_CONTROL__VI          = 0x1B33;
static constexpr u32 mmDMIF_PG0_DPG_REPEATER_PROGRAM__VI              = 0x1B3A;
static constexpr u32 mmDMIF_PG0_DPG_TEST_DEBUG_DATA__VI               = 0x1B39;
static constexpr u32 mmDMIF_PG0_DPG_TEST_DEBUG_INDEX__VI              = 0x1B38;
static constexpr u32 mmDMIF_PG0_DPG_WATERMARK_MASK_CONTROL__VI        = 0x1B32;
static constexpr u32 mmDMIF_PG1_DPG_HW_DEBUG_11__VI                   = 0x1D3D;
static constexpr u32 mmDMIF_PG1_DPG_HW_DEBUG_A__VI                    = 0x1D3B;
static constexpr u32 mmDMIF_PG1_DPG_HW_DEBUG_B__VI                    = 0x1D3C;
static constexpr u32 mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL1__VI     = 0x1D30;
static constexpr u32 mmDMIF_PG1_DPG_PIPE_ARBITRATION_CONTROL2__VI     = 0x1D31;
static constexpr u32 mmDMIF_PG1_DPG_PIPE_DPM_CONTROL__VI              = 0x1D34;
static constexpr u32 mmDMIF_PG1_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL__VI  = 0x1D36;
static constexpr u32 mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL__VI          = 0x1D35;
static constexpr u32 mmDMIF_PG1_DPG_PIPE_STUTTER_CONTROL_NONLPTCH__VI  = 0x1D37;
static constexpr u32 mmDMIF_PG1_DPG_PIPE_URGENCY_CONTROL__VI          = 0x1D33;
static constexpr u32 mmDMIF_PG1_DPG_REPEATER_PROGRAM__VI              = 0x1D3A;
static constexpr u32 mmDMIF_PG1_DPG_TEST_DEBUG_DATA__VI               = 0x1D39;
static constexpr u32 mmDMIF_PG1_DPG_TEST_DEBUG_INDEX__VI              = 0x1D38;
static constexpr u32 mmDMIF_PG1_DPG_WATERMARK_MASK_CONTROL__VI        = 0x1D32;
static constexpr u32 mmDMIF_PG2_DPG_HW_DEBUG_11__VI                   = 0x1F3D;
static constexpr u32 mmDMIF_PG2_DPG_HW_DEBUG_A__VI                    = 0x1F3B;
static constexpr u32 mmDMIF_PG2_DPG_HW_DEBUG_B__VI                    = 0x1F3C;
static constexpr u32 mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL1__VI     = 0x1F30;
static constexpr u32 mmDMIF_PG2_DPG_PIPE_ARBITRATION_CONTROL2__VI     = 0x1F31;
static constexpr u32 mmDMIF_PG2_DPG_PIPE_DPM_CONTROL__VI              = 0x1F34;
static constexpr u32 mmDMIF_PG2_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL__VI  = 0x1F36;
static constexpr u32 mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL__VI          = 0x1F35;
static constexpr u32 mmDMIF_PG2_DPG_PIPE_STUTTER_CONTROL_NONLPTCH__VI  = 0x1F37;
static constexpr u32 mmDMIF_PG2_DPG_PIPE_URGENCY_CONTROL__VI          = 0x1F33;
static constexpr u32 mmDMIF_PG2_DPG_REPEATER_PROGRAM__VI              = 0x1F3A;
static constexpr u32 mmDMIF_PG2_DPG_TEST_DEBUG_DATA__VI               = 0x1F39;
static constexpr u32 mmDMIF_PG2_DPG_TEST_DEBUG_INDEX__VI              = 0x1F38;
static constexpr u32 mmDMIF_PG2_DPG_WATERMARK_MASK_CONTROL__VI        = 0x1F32;
static constexpr u32 mmDMIF_PG3_DPG_HW_DEBUG_11__VI                   = 0x413D;
static constexpr u32 mmDMIF_PG3_DPG_HW_DEBUG_A__VI                    = 0x413B;
static constexpr u32 mmDMIF_PG3_DPG_HW_DEBUG_B__VI                    = 0x413C;
static constexpr u32 mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL1__VI     = 0x4130;
static constexpr u32 mmDMIF_PG3_DPG_PIPE_ARBITRATION_CONTROL2__VI     = 0x4131;
static constexpr u32 mmDMIF_PG3_DPG_PIPE_DPM_CONTROL__VI              = 0x4134;
static constexpr u32 mmDMIF_PG3_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL__VI  = 0x4136;
static constexpr u32 mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL__VI          = 0x4135;
static constexpr u32 mmDMIF_PG3_DPG_PIPE_STUTTER_CONTROL_NONLPTCH__VI  = 0x4137;
static constexpr u32 mmDMIF_PG3_DPG_PIPE_URGENCY_CONTROL__VI          = 0x4133;
static constexpr u32 mmDMIF_PG3_DPG_REPEATER_PROGRAM__VI              = 0x413A;
static constexpr u32 mmDMIF_PG3_DPG_TEST_DEBUG_DATA__VI               = 0x4139;
static constexpr u32 mmDMIF_PG3_DPG_TEST_DEBUG_INDEX__VI              = 0x4138;
static constexpr u32 mmDMIF_PG3_DPG_WATERMARK_MASK_CONTROL__VI        = 0x4132;
static constexpr u32 mmDMIF_PG4_DPG_HW_DEBUG_11__VI                   = 0x433D;
static constexpr u32 mmDMIF_PG4_DPG_HW_DEBUG_A__VI                    = 0x433B;
static constexpr u32 mmDMIF_PG4_DPG_HW_DEBUG_B__VI                    = 0x433C;
static constexpr u32 mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL1__VI     = 0x4330;
static constexpr u32 mmDMIF_PG4_DPG_PIPE_ARBITRATION_CONTROL2__VI     = 0x4331;
static constexpr u32 mmDMIF_PG4_DPG_PIPE_DPM_CONTROL__VI              = 0x4334;
static constexpr u32 mmDMIF_PG4_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL__VI  = 0x4336;
static constexpr u32 mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL__VI          = 0x4335;
static constexpr u32 mmDMIF_PG4_DPG_PIPE_STUTTER_CONTROL_NONLPTCH__VI  = 0x4337;
static constexpr u32 mmDMIF_PG4_DPG_PIPE_URGENCY_CONTROL__VI          = 0x4333;
static constexpr u32 mmDMIF_PG4_DPG_REPEATER_PROGRAM__VI              = 0x433A;
static constexpr u32 mmDMIF_PG4_DPG_TEST_DEBUG_DATA__VI               = 0x4339;
static constexpr u32 mmDMIF_PG4_DPG_TEST_DEBUG_INDEX__VI              = 0x4338;
static constexpr u32 mmDMIF_PG4_DPG_WATERMARK_MASK_CONTROL__VI        = 0x4332;
static constexpr u32 mmDMIF_PG5_DPG_HW_DEBUG_11__VI                   = 0x453D;
static constexpr u32 mmDMIF_PG5_DPG_HW_DEBUG_A__VI                    = 0x453B;
static constexpr u32 mmDMIF_PG5_DPG_HW_DEBUG_B__VI                    = 0x453C;
static constexpr u32 mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL1__VI     = 0x4530;
static constexpr u32 mmDMIF_PG5_DPG_PIPE_ARBITRATION_CONTROL2__VI     = 0x4531;
static constexpr u32 mmDMIF_PG5_DPG_PIPE_DPM_CONTROL__VI              = 0x4534;
static constexpr u32 mmDMIF_PG5_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL__VI  = 0x4536;
static constexpr u32 mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL__VI          = 0x4535;
static constexpr u32 mmDMIF_PG5_DPG_PIPE_STUTTER_CONTROL_NONLPTCH__VI  = 0x4537;
static constexpr u32 mmDMIF_PG5_DPG_PIPE_URGENCY_CONTROL__VI          = 0x4533;
static constexpr u32 mmDMIF_PG5_DPG_REPEATER_PROGRAM__VI              = 0x453A;
static constexpr u32 mmDMIF_PG5_DPG_TEST_DEBUG_DATA__VI               = 0x4539;
static constexpr u32 mmDMIF_PG5_DPG_TEST_DEBUG_INDEX__VI              = 0x4538;
static constexpr u32 mmDMIF_PG5_DPG_WATERMARK_MASK_CONTROL__VI        = 0x4532;
static constexpr u32 mmDMIF_PG6_DPG_HW_DEBUG_11__VI                   = 0x473D;
static constexpr u32 mmDMIF_PG6_DPG_HW_DEBUG_A__VI                    = 0x473B;
static constexpr u32 mmDMIF_PG6_DPG_HW_DEBUG_B__VI                    = 0x473C;
static constexpr u32 mmDMIF_PG6_DPG_PIPE_ARBITRATION_CONTROL1__VI     = 0x4730;
static constexpr u32 mmDMIF_PG6_DPG_PIPE_ARBITRATION_CONTROL2__VI     = 0x4731;
static constexpr u32 mmDMIF_PG6_DPG_PIPE_DPM_CONTROL__VI              = 0x4734;
static constexpr u32 mmDMIF_PG6_DPG_PIPE_NB_PSTATE_CHANGE_CONTROL__VI  = 0x4736;
static constexpr u32 mmDMIF_PG6_DPG_PIPE_STUTTER_CONTROL__VI          = 0x4735;
static constexpr u32 mmDMIF_PG6_DPG_PIPE_STUTTER_CONTROL_NONLPTCH__VI  = 0x4737;
static constexpr u32 mmDMIF_PG6_DPG_PIPE_URGENCY_CONTROL__VI          = 0x4733;
static constexpr u32 mmDMIF_PG6_DPG_REPEATER_PROGRAM__VI              = 0x473A;
static constexpr u32 mmDMIF_PG6_DPG_TEST_DEBUG_DATA__VI               = 0x4739;
static constexpr u32 mmDMIF_PG6_DPG_TEST_DEBUG_INDEX__VI              = 0x4738;
static constexpr u32 mmDMIF_PG6_DPG_WATERMARK_MASK_CONTROL__VI        = 0x4732;
static constexpr u32 mmDMIF_P_VMID__VI                                = 0x0300;
static constexpr u32 mmDMIF_STATUS2__VI                               = 0x0304;
static constexpr u32 mmDMIF_TEST_DEBUG_DATA__VI                       = 0x0302;
static constexpr u32 mmDMIF_TEST_DEBUG_INDEX__VI                      = 0x0301;
static constexpr u32 mmDMIF_URG_OVERRIDE__VI                          = 0x0329;
static constexpr u32 mmDP0_DP_CONFIG__VI                              = 0x4AA3;
static constexpr u32 mmDP0_DP_DPHY_8B10B_CNTL__VI                     = 0x4AB4;
static constexpr u32 mmDP0_DP_DPHY_CNTL__VI                           = 0x4AAF;
static constexpr u32 mmDP0_DP_DPHY_CRC_CNTL__VI                       = 0x4AB8;
static constexpr u32 mmDP0_DP_DPHY_CRC_EN__VI                         = 0x4AB7;
static constexpr u32 mmDP0_DP_DPHY_CRC_MST_CNTL__VI                   = 0x4ABA;
static constexpr u32 mmDP0_DP_DPHY_CRC_MST_STATUS__VI                 = 0x4ABB;
static constexpr u32 mmDP0_DP_DPHY_CRC_RESULT__VI                     = 0x4AB9;
static constexpr u32 mmDP0_DP_DPHY_FAST_TRAINING__VI                  = 0x4ABC;
static constexpr u32 mmDP0_DP_DPHY_FAST_TRAINING_STATUS__VI           = 0x4ABD;
static constexpr u32 mmDP0_DP_DPHY_PRBS_CNTL__VI                      = 0x4AB5;
static constexpr u32 mmDP0_DP_DPHY_SYM0__VI                           = 0x4AB1;
static constexpr u32 mmDP0_DP_DPHY_SYM1__VI                           = 0x4AB2;
static constexpr u32 mmDP0_DP_DPHY_SYM2__VI                           = 0x4AB3;
static constexpr u32 mmDP0_DP_DPHY_TRAINING_PATTERN_SEL__VI           = 0x4AB0;
static constexpr u32 mmDP0_DP_FE_TEST_DEBUG_DATA__VI                  = 0x4ADB;
static constexpr u32 mmDP0_DP_FE_TEST_DEBUG_INDEX__VI                 = 0x4ADA;
static constexpr u32 mmDP0_DP_HBR2_EYE_PATTERN__VI                    = 0x4AAC;
static constexpr u32 mmDP0_DP_LINK_CNTL__VI                           = 0x4AA0;
static constexpr u32 mmDP0_DP_LINK_FRAMING_CNTL__VI                   = 0x4AAB;
static constexpr u32 mmDP0_DP_MSA_COLORIMETRY__VI                     = 0x4AA2;
static constexpr u32 mmDP0_DP_MSA_MISC__VI                            = 0x4AA6;
static constexpr u32 mmDP0_DP_MSA_V_TIMING_OVERRIDE1__VI              = 0x4ABE;
static constexpr u32 mmDP0_DP_MSA_V_TIMING_OVERRIDE2__VI              = 0x4ABF;
static constexpr u32 mmDP0_DP_MSE_LINK_TIMING__VI                     = 0x4AD6;
static constexpr u32 mmDP0_DP_MSE_MISC_CNTL__VI                       = 0x4AD7;
static constexpr u32 mmDP0_DP_MSE_RATE_CNTL__VI                       = 0x4ACF;
static constexpr u32 mmDP0_DP_MSE_RATE_UPDATE__VI                     = 0x4AD1;
static constexpr u32 mmDP0_DP_MSE_SAT0__VI                            = 0x4AD2;
static constexpr u32 mmDP0_DP_MSE_SAT1__VI                            = 0x4AD3;
static constexpr u32 mmDP0_DP_MSE_SAT2__VI                            = 0x4AD4;
static constexpr u32 mmDP0_DP_MSE_SAT_UPDATE__VI                      = 0x4AD5;
static constexpr u32 mmDP0_DP_PIXEL_FORMAT__VI                        = 0x4AA1;
static constexpr u32 mmDP0_DP_SEC_AUD_M__VI                           = 0x4ACB;
static constexpr u32 mmDP0_DP_SEC_AUD_M_READBACK__VI                  = 0x4ACC;
static constexpr u32 mmDP0_DP_SEC_AUD_N__VI                           = 0x4AC9;
static constexpr u32 mmDP0_DP_SEC_AUD_N_READBACK__VI                  = 0x4ACA;
static constexpr u32 mmDP0_DP_SEC_CNTL__VI                            = 0x4AC3;
static constexpr u32 mmDP0_DP_SEC_CNTL1__VI                           = 0x4AC4;
static constexpr u32 mmDP0_DP_SEC_FRAMING1__VI                        = 0x4AC5;
static constexpr u32 mmDP0_DP_SEC_FRAMING2__VI                        = 0x4AC6;
static constexpr u32 mmDP0_DP_SEC_FRAMING3__VI                        = 0x4AC7;
static constexpr u32 mmDP0_DP_SEC_FRAMING4__VI                        = 0x4AC8;
static constexpr u32 mmDP0_DP_SEC_PACKET_CNTL__VI                     = 0x4ACE;
static constexpr u32 mmDP0_DP_SEC_TIMESTAMP__VI                       = 0x4ACD;
static constexpr u32 mmDP0_DP_STEER_FIFO__VI                          = 0x4AA5;
static constexpr u32 mmDP0_DP_TEST_DEBUG_DATA__VI                     = 0x4AD9;
static constexpr u32 mmDP0_DP_TEST_DEBUG_INDEX__VI                    = 0x4AD8;
static constexpr u32 mmDP0_DP_VID_INTERRUPT_CNTL__VI                  = 0x4AAE;
static constexpr u32 mmDP0_DP_VID_M__VI                               = 0x4AAA;
static constexpr u32 mmDP0_DP_VID_MSA_VBID__VI                        = 0x4AAD;
static constexpr u32 mmDP0_DP_VID_N__VI                               = 0x4AA9;
static constexpr u32 mmDP0_DP_VID_STREAM_CNTL__VI                     = 0x4AA4;
static constexpr u32 mmDP0_DP_VID_TIMING__VI                          = 0x4AA8;
static constexpr u32 mmDP1_DP_CONFIG__VI                              = 0x4BA3;
static constexpr u32 mmDP1_DP_DPHY_8B10B_CNTL__VI                     = 0x4BB4;
static constexpr u32 mmDP1_DP_DPHY_CNTL__VI                           = 0x4BAF;
static constexpr u32 mmDP1_DP_DPHY_CRC_CNTL__VI                       = 0x4BB8;
static constexpr u32 mmDP1_DP_DPHY_CRC_EN__VI                         = 0x4BB7;
static constexpr u32 mmDP1_DP_DPHY_CRC_MST_CNTL__VI                   = 0x4BBA;
static constexpr u32 mmDP1_DP_DPHY_CRC_MST_STATUS__VI                 = 0x4BBB;
static constexpr u32 mmDP1_DP_DPHY_CRC_RESULT__VI                     = 0x4BB9;
static constexpr u32 mmDP1_DP_DPHY_FAST_TRAINING__VI                  = 0x4BBC;
static constexpr u32 mmDP1_DP_DPHY_FAST_TRAINING_STATUS__VI           = 0x4BBD;
static constexpr u32 mmDP1_DP_DPHY_PRBS_CNTL__VI                      = 0x4BB5;
static constexpr u32 mmDP1_DP_DPHY_SYM0__VI                           = 0x4BB1;
static constexpr u32 mmDP1_DP_DPHY_SYM1__VI                           = 0x4BB2;
static constexpr u32 mmDP1_DP_DPHY_SYM2__VI                           = 0x4BB3;
static constexpr u32 mmDP1_DP_DPHY_TRAINING_PATTERN_SEL__VI           = 0x4BB0;
static constexpr u32 mmDP1_DP_FE_TEST_DEBUG_DATA__VI                  = 0x4BDB;
static constexpr u32 mmDP1_DP_FE_TEST_DEBUG_INDEX__VI                 = 0x4BDA;
static constexpr u32 mmDP1_DP_HBR2_EYE_PATTERN__VI                    = 0x4BAC;
static constexpr u32 mmDP1_DP_LINK_CNTL__VI                           = 0x4BA0;
static constexpr u32 mmDP1_DP_LINK_FRAMING_CNTL__VI                   = 0x4BAB;
static constexpr u32 mmDP1_DP_MSA_COLORIMETRY__VI                     = 0x4BA2;
static constexpr u32 mmDP1_DP_MSA_MISC__VI                            = 0x4BA6;
static constexpr u32 mmDP1_DP_MSA_V_TIMING_OVERRIDE1__VI              = 0x4BBE;
static constexpr u32 mmDP1_DP_MSA_V_TIMING_OVERRIDE2__VI              = 0x4BBF;
static constexpr u32 mmDP1_DP_MSE_LINK_TIMING__VI                     = 0x4BD6;
static constexpr u32 mmDP1_DP_MSE_MISC_CNTL__VI                       = 0x4BD7;
static constexpr u32 mmDP1_DP_MSE_RATE_CNTL__VI                       = 0x4BCF;
static constexpr u32 mmDP1_DP_MSE_RATE_UPDATE__VI                     = 0x4BD1;
static constexpr u32 mmDP1_DP_MSE_SAT0__VI                            = 0x4BD2;
static constexpr u32 mmDP1_DP_MSE_SAT1__VI                            = 0x4BD3;
static constexpr u32 mmDP1_DP_MSE_SAT2__VI                            = 0x4BD4;
static constexpr u32 mmDP1_DP_MSE_SAT_UPDATE__VI                      = 0x4BD5;
static constexpr u32 mmDP1_DP_PIXEL_FORMAT__VI                        = 0x4BA1;
static constexpr u32 mmDP1_DP_SEC_AUD_M__VI                           = 0x4BCB;
static constexpr u32 mmDP1_DP_SEC_AUD_M_READBACK__VI                  = 0x4BCC;
static constexpr u32 mmDP1_DP_SEC_AUD_N__VI                           = 0x4BC9;
static constexpr u32 mmDP1_DP_SEC_AUD_N_READBACK__VI                  = 0x4BCA;
static constexpr u32 mmDP1_DP_SEC_CNTL__VI                            = 0x4BC3;
static constexpr u32 mmDP1_DP_SEC_CNTL1__VI                           = 0x4BC4;
static constexpr u32 mmDP1_DP_SEC_FRAMING1__VI                        = 0x4BC5;
static constexpr u32 mmDP1_DP_SEC_FRAMING2__VI                        = 0x4BC6;
static constexpr u32 mmDP1_DP_SEC_FRAMING3__VI                        = 0x4BC7;
static constexpr u32 mmDP1_DP_SEC_FRAMING4__VI                        = 0x4BC8;
static constexpr u32 mmDP1_DP_SEC_PACKET_CNTL__VI                     = 0x4BCE;
static constexpr u32 mmDP1_DP_SEC_TIMESTAMP__VI                       = 0x4BCD;
static constexpr u32 mmDP1_DP_STEER_FIFO__VI                          = 0x4BA5;
static constexpr u32 mmDP1_DP_TEST_DEBUG_DATA__VI                     = 0x4BD9;
static constexpr u32 mmDP1_DP_TEST_DEBUG_INDEX__VI                    = 0x4BD8;
static constexpr u32 mmDP1_DP_VID_INTERRUPT_CNTL__VI                  = 0x4BAE;
static constexpr u32 mmDP1_DP_VID_M__VI                               = 0x4BAA;
static constexpr u32 mmDP1_DP_VID_MSA_VBID__VI                        = 0x4BAD;
static constexpr u32 mmDP1_DP_VID_N__VI                               = 0x4BA9;
static constexpr u32 mmDP1_DP_VID_STREAM_CNTL__VI                     = 0x4BA4;
static constexpr u32 mmDP1_DP_VID_TIMING__VI                          = 0x4BA8;
static constexpr u32 mmDP2_DP_CONFIG__VI                              = 0x4CA3;
static constexpr u32 mmDP2_DP_DPHY_8B10B_CNTL__VI                     = 0x4CB4;
static constexpr u32 mmDP2_DP_DPHY_CNTL__VI                           = 0x4CAF;
static constexpr u32 mmDP2_DP_DPHY_CRC_CNTL__VI                       = 0x4CB8;
static constexpr u32 mmDP2_DP_DPHY_CRC_EN__VI                         = 0x4CB7;
static constexpr u32 mmDP2_DP_DPHY_CRC_MST_CNTL__VI                   = 0x4CBA;
static constexpr u32 mmDP2_DP_DPHY_CRC_MST_STATUS__VI                 = 0x4CBB;
static constexpr u32 mmDP2_DP_DPHY_CRC_RESULT__VI                     = 0x4CB9;
static constexpr u32 mmDP2_DP_DPHY_FAST_TRAINING__VI                  = 0x4CBC;
static constexpr u32 mmDP2_DP_DPHY_FAST_TRAINING_STATUS__VI           = 0x4CBD;
static constexpr u32 mmDP2_DP_DPHY_PRBS_CNTL__VI                      = 0x4CB5;
static constexpr u32 mmDP2_DP_DPHY_SYM0__VI                           = 0x4CB1;
static constexpr u32 mmDP2_DP_DPHY_SYM1__VI                           = 0x4CB2;
static constexpr u32 mmDP2_DP_DPHY_SYM2__VI                           = 0x4CB3;
static constexpr u32 mmDP2_DP_DPHY_TRAINING_PATTERN_SEL__VI           = 0x4CB0;
static constexpr u32 mmDP2_DP_FE_TEST_DEBUG_DATA__VI                  = 0x4CDB;
static constexpr u32 mmDP2_DP_FE_TEST_DEBUG_INDEX__VI                 = 0x4CDA;
static constexpr u32 mmDP2_DP_HBR2_EYE_PATTERN__VI                    = 0x4CAC;
static constexpr u32 mmDP2_DP_LINK_CNTL__VI                           = 0x4CA0;
static constexpr u32 mmDP2_DP_LINK_FRAMING_CNTL__VI                   = 0x4CAB;
static constexpr u32 mmDP2_DP_MSA_COLORIMETRY__VI                     = 0x4CA2;
static constexpr u32 mmDP2_DP_MSA_MISC__VI                            = 0x4CA6;
static constexpr u32 mmDP2_DP_MSA_V_TIMING_OVERRIDE1__VI              = 0x4CBE;
static constexpr u32 mmDP2_DP_MSA_V_TIMING_OVERRIDE2__VI              = 0x4CBF;
static constexpr u32 mmDP2_DP_MSE_LINK_TIMING__VI                     = 0x4CD6;
static constexpr u32 mmDP2_DP_MSE_MISC_CNTL__VI                       = 0x4CD7;
static constexpr u32 mmDP2_DP_MSE_RATE_CNTL__VI                       = 0x4CCF;
static constexpr u32 mmDP2_DP_MSE_RATE_UPDATE__VI                     = 0x4CD1;
static constexpr u32 mmDP2_DP_MSE_SAT0__VI                            = 0x4CD2;
static constexpr u32 mmDP2_DP_MSE_SAT1__VI                            = 0x4CD3;
static constexpr u32 mmDP2_DP_MSE_SAT2__VI                            = 0x4CD4;
static constexpr u32 mmDP2_DP_MSE_SAT_UPDATE__VI                      = 0x4CD5;
static constexpr u32 mmDP2_DP_PIXEL_FORMAT__VI                        = 0x4CA1;
static constexpr u32 mmDP2_DP_SEC_AUD_M__VI                           = 0x4CCB;
static constexpr u32 mmDP2_DP_SEC_AUD_M_READBACK__VI                  = 0x4CCC;
static constexpr u32 mmDP2_DP_SEC_AUD_N__VI                           = 0x4CC9;
static constexpr u32 mmDP2_DP_SEC_AUD_N_READBACK__VI                  = 0x4CCA;
static constexpr u32 mmDP2_DP_SEC_CNTL__VI                            = 0x4CC3;
static constexpr u32 mmDP2_DP_SEC_CNTL1__VI                           = 0x4CC4;
static constexpr u32 mmDP2_DP_SEC_FRAMING1__VI                        = 0x4CC5;
static constexpr u32 mmDP2_DP_SEC_FRAMING2__VI                        = 0x4CC6;
static constexpr u32 mmDP2_DP_SEC_FRAMING3__VI                        = 0x4CC7;
static constexpr u32 mmDP2_DP_SEC_FRAMING4__VI                        = 0x4CC8;
static constexpr u32 mmDP2_DP_SEC_PACKET_CNTL__VI                     = 0x4CCE;
static constexpr u32 mmDP2_DP_SEC_TIMESTAMP__VI                       = 0x4CCD;
static constexpr u32 mmDP2_DP_STEER_FIFO__VI                          = 0x4CA5;
static constexpr u32 mmDP2_DP_TEST_DEBUG_DATA__VI                     = 0x4CD9;
static constexpr u32 mmDP2_DP_TEST_DEBUG_INDEX__VI                    = 0x4CD8;
static constexpr u32 mmDP2_DP_VID_INTERRUPT_CNTL__VI                  = 0x4CAE;
static constexpr u32 mmDP2_DP_VID_M__VI                               = 0x4CAA;
static constexpr u32 mmDP2_DP_VID_MSA_VBID__VI                        = 0x4CAD;
static constexpr u32 mmDP2_DP_VID_N__VI                               = 0x4CA9;
static constexpr u32 mmDP2_DP_VID_STREAM_CNTL__VI                     = 0x4CA4;
static constexpr u32 mmDP2_DP_VID_TIMING__VI                          = 0x4CA8;
static constexpr u32 mmDP3_DP_CONFIG__VI                              = 0x4DA3;
static constexpr u32 mmDP3_DP_DPHY_8B10B_CNTL__VI                     = 0x4DB4;
static constexpr u32 mmDP3_DP_DPHY_CNTL__VI                           = 0x4DAF;
static constexpr u32 mmDP3_DP_DPHY_CRC_CNTL__VI                       = 0x4DB8;
static constexpr u32 mmDP3_DP_DPHY_CRC_EN__VI                         = 0x4DB7;
static constexpr u32 mmDP3_DP_DPHY_CRC_MST_CNTL__VI                   = 0x4DBA;
static constexpr u32 mmDP3_DP_DPHY_CRC_MST_STATUS__VI                 = 0x4DBB;
static constexpr u32 mmDP3_DP_DPHY_CRC_RESULT__VI                     = 0x4DB9;
static constexpr u32 mmDP3_DP_DPHY_FAST_TRAINING__VI                  = 0x4DBC;
static constexpr u32 mmDP3_DP_DPHY_FAST_TRAINING_STATUS__VI           = 0x4DBD;
static constexpr u32 mmDP3_DP_DPHY_PRBS_CNTL__VI                      = 0x4DB5;
static constexpr u32 mmDP3_DP_DPHY_SYM0__VI                           = 0x4DB1;
static constexpr u32 mmDP3_DP_DPHY_SYM1__VI                           = 0x4DB2;
static constexpr u32 mmDP3_DP_DPHY_SYM2__VI                           = 0x4DB3;
static constexpr u32 mmDP3_DP_DPHY_TRAINING_PATTERN_SEL__VI           = 0x4DB0;
static constexpr u32 mmDP3_DP_FE_TEST_DEBUG_DATA__VI                  = 0x4DDB;
static constexpr u32 mmDP3_DP_FE_TEST_DEBUG_INDEX__VI                 = 0x4DDA;
static constexpr u32 mmDP3_DP_HBR2_EYE_PATTERN__VI                    = 0x4DAC;
static constexpr u32 mmDP3_DP_LINK_CNTL__VI                           = 0x4DA0;
static constexpr u32 mmDP3_DP_LINK_FRAMING_CNTL__VI                   = 0x4DAB;
static constexpr u32 mmDP3_DP_MSA_COLORIMETRY__VI                     = 0x4DA2;
static constexpr u32 mmDP3_DP_MSA_MISC__VI                            = 0x4DA6;
static constexpr u32 mmDP3_DP_MSA_V_TIMING_OVERRIDE1__VI              = 0x4DBE;
static constexpr u32 mmDP3_DP_MSA_V_TIMING_OVERRIDE2__VI              = 0x4DBF;
static constexpr u32 mmDP3_DP_MSE_LINK_TIMING__VI                     = 0x4DD6;
static constexpr u32 mmDP3_DP_MSE_MISC_CNTL__VI                       = 0x4DD7;
static constexpr u32 mmDP3_DP_MSE_RATE_CNTL__VI                       = 0x4DCF;
static constexpr u32 mmDP3_DP_MSE_RATE_UPDATE__VI                     = 0x4DD1;
static constexpr u32 mmDP3_DP_MSE_SAT0__VI                            = 0x4DD2;
static constexpr u32 mmDP3_DP_MSE_SAT1__VI                            = 0x4DD3;
static constexpr u32 mmDP3_DP_MSE_SAT2__VI                            = 0x4DD4;
static constexpr u32 mmDP3_DP_MSE_SAT_UPDATE__VI                      = 0x4DD5;
static constexpr u32 mmDP3_DP_PIXEL_FORMAT__VI                        = 0x4DA1;
static constexpr u32 mmDP3_DP_SEC_AUD_M__VI                           = 0x4DCB;
static constexpr u32 mmDP3_DP_SEC_AUD_M_READBACK__VI                  = 0x4DCC;
static constexpr u32 mmDP3_DP_SEC_AUD_N__VI                           = 0x4DC9;
static constexpr u32 mmDP3_DP_SEC_AUD_N_READBACK__VI                  = 0x4DCA;
static constexpr u32 mmDP3_DP_SEC_CNTL__VI                            = 0x4DC3;
static constexpr u32 mmDP3_DP_SEC_CNTL1__VI                           = 0x4DC4;
static constexpr u32 mmDP3_DP_SEC_FRAMING1__VI                        = 0x4DC5;
static constexpr u32 mmDP3_DP_SEC_FRAMING2__VI                        = 0x4DC6;
static constexpr u32 mmDP3_DP_SEC_FRAMING3__VI                        = 0x4DC7;
static constexpr u32 mmDP3_DP_SEC_FRAMING4__VI                        = 0x4DC8;
static constexpr u32 mmDP3_DP_SEC_PACKET_CNTL__VI                     = 0x4DCE;
static constexpr u32 mmDP3_DP_SEC_TIMESTAMP__VI                       = 0x4DCD;
static constexpr u32 mmDP3_DP_STEER_FIFO__VI                          = 0x4DA5;
static constexpr u32 mmDP3_DP_TEST_DEBUG_DATA__VI                     = 0x4DD9;
static constexpr u32 mmDP3_DP_TEST_DEBUG_INDEX__VI                    = 0x4DD8;
static constexpr u32 mmDP3_DP_VID_INTERRUPT_CNTL__VI                  = 0x4DAE;
static constexpr u32 mmDP3_DP_VID_M__VI                               = 0x4DAA;
static constexpr u32 mmDP3_DP_VID_MSA_VBID__VI                        = 0x4DAD;
static constexpr u32 mmDP3_DP_VID_N__VI                               = 0x4DA9;
static constexpr u32 mmDP3_DP_VID_STREAM_CNTL__VI                     = 0x4DA4;
static constexpr u32 mmDP3_DP_VID_TIMING__VI                          = 0x4DA8;
static constexpr u32 mmDP4_DP_CONFIG__VI                              = 0x4EA3;
static constexpr u32 mmDP4_DP_DPHY_8B10B_CNTL__VI                     = 0x4EB4;
static constexpr u32 mmDP4_DP_DPHY_CNTL__VI                           = 0x4EAF;
static constexpr u32 mmDP4_DP_DPHY_CRC_CNTL__VI                       = 0x4EB8;
static constexpr u32 mmDP4_DP_DPHY_CRC_EN__VI                         = 0x4EB7;
static constexpr u32 mmDP4_DP_DPHY_CRC_MST_CNTL__VI                   = 0x4EBA;
static constexpr u32 mmDP4_DP_DPHY_CRC_MST_STATUS__VI                 = 0x4EBB;
static constexpr u32 mmDP4_DP_DPHY_CRC_RESULT__VI                     = 0x4EB9;
static constexpr u32 mmDP4_DP_DPHY_FAST_TRAINING__VI                  = 0x4EBC;
static constexpr u32 mmDP4_DP_DPHY_FAST_TRAINING_STATUS__VI           = 0x4EBD;
static constexpr u32 mmDP4_DP_DPHY_PRBS_CNTL__VI                      = 0x4EB5;
static constexpr u32 mmDP4_DP_DPHY_SYM0__VI                           = 0x4EB1;
static constexpr u32 mmDP4_DP_DPHY_SYM1__VI                           = 0x4EB2;
static constexpr u32 mmDP4_DP_DPHY_SYM2__VI                           = 0x4EB3;
static constexpr u32 mmDP4_DP_DPHY_TRAINING_PATTERN_SEL__VI           = 0x4EB0;
static constexpr u32 mmDP4_DP_FE_TEST_DEBUG_DATA__VI                  = 0x4EDB;
static constexpr u32 mmDP4_DP_FE_TEST_DEBUG_INDEX__VI                 = 0x4EDA;
static constexpr u32 mmDP4_DP_HBR2_EYE_PATTERN__VI                    = 0x4EAC;
static constexpr u32 mmDP4_DP_LINK_CNTL__VI                           = 0x4EA0;
static constexpr u32 mmDP4_DP_LINK_FRAMING_CNTL__VI                   = 0x4EAB;
static constexpr u32 mmDP4_DP_MSA_COLORIMETRY__VI                     = 0x4EA2;
static constexpr u32 mmDP4_DP_MSA_MISC__VI                            = 0x4EA6;
static constexpr u32 mmDP4_DP_MSA_V_TIMING_OVERRIDE1__VI              = 0x4EBE;
static constexpr u32 mmDP4_DP_MSA_V_TIMING_OVERRIDE2__VI              = 0x4EBF;
static constexpr u32 mmDP4_DP_MSE_LINK_TIMING__VI                     = 0x4ED6;
static constexpr u32 mmDP4_DP_MSE_MISC_CNTL__VI                       = 0x4ED7;
static constexpr u32 mmDP4_DP_MSE_RATE_CNTL__VI                       = 0x4ECF;
static constexpr u32 mmDP4_DP_MSE_RATE_UPDATE__VI                     = 0x4ED1;
static constexpr u32 mmDP4_DP_MSE_SAT0__VI                            = 0x4ED2;
static constexpr u32 mmDP4_DP_MSE_SAT1__VI                            = 0x4ED3;
static constexpr u32 mmDP4_DP_MSE_SAT2__VI                            = 0x4ED4;
static constexpr u32 mmDP4_DP_MSE_SAT_UPDATE__VI                      = 0x4ED5;
static constexpr u32 mmDP4_DP_PIXEL_FORMAT__VI                        = 0x4EA1;
static constexpr u32 mmDP4_DP_SEC_AUD_M__VI                           = 0x4ECB;
static constexpr u32 mmDP4_DP_SEC_AUD_M_READBACK__VI                  = 0x4ECC;
static constexpr u32 mmDP4_DP_SEC_AUD_N__VI                           = 0x4EC9;
static constexpr u32 mmDP4_DP_SEC_AUD_N_READBACK__VI                  = 0x4ECA;
static constexpr u32 mmDP4_DP_SEC_CNTL__VI                            = 0x4EC3;
static constexpr u32 mmDP4_DP_SEC_CNTL1__VI                           = 0x4EC4;
static constexpr u32 mmDP4_DP_SEC_FRAMING1__VI                        = 0x4EC5;
static constexpr u32 mmDP4_DP_SEC_FRAMING2__VI                        = 0x4EC6;
static constexpr u32 mmDP4_DP_SEC_FRAMING3__VI                        = 0x4EC7;
static constexpr u32 mmDP4_DP_SEC_FRAMING4__VI                        = 0x4EC8;
static constexpr u32 mmDP4_DP_SEC_PACKET_CNTL__VI                     = 0x4ECE;
static constexpr u32 mmDP4_DP_SEC_TIMESTAMP__VI                       = 0x4ECD;
static constexpr u32 mmDP4_DP_STEER_FIFO__VI                          = 0x4EA5;
static constexpr u32 mmDP4_DP_TEST_DEBUG_DATA__VI                     = 0x4ED9;
static constexpr u32 mmDP4_DP_TEST_DEBUG_INDEX__VI                    = 0x4ED8;
static constexpr u32 mmDP4_DP_VID_INTERRUPT_CNTL__VI                  = 0x4EAE;
static constexpr u32 mmDP4_DP_VID_M__VI                               = 0x4EAA;
static constexpr u32 mmDP4_DP_VID_MSA_VBID__VI                        = 0x4EAD;
static constexpr u32 mmDP4_DP_VID_N__VI                               = 0x4EA9;
static constexpr u32 mmDP4_DP_VID_STREAM_CNTL__VI                     = 0x4EA4;
static constexpr u32 mmDP4_DP_VID_TIMING__VI                          = 0x4EA8;
static constexpr u32 mmDP5_DP_CONFIG__VI                              = 0x4FA3;
static constexpr u32 mmDP5_DP_DPHY_8B10B_CNTL__VI                     = 0x4FB4;
static constexpr u32 mmDP5_DP_DPHY_CNTL__VI                           = 0x4FAF;
static constexpr u32 mmDP5_DP_DPHY_CRC_CNTL__VI                       = 0x4FB8;
static constexpr u32 mmDP5_DP_DPHY_CRC_EN__VI                         = 0x4FB7;
static constexpr u32 mmDP5_DP_DPHY_CRC_MST_CNTL__VI                   = 0x4FBA;
static constexpr u32 mmDP5_DP_DPHY_CRC_MST_STATUS__VI                 = 0x4FBB;
static constexpr u32 mmDP5_DP_DPHY_CRC_RESULT__VI                     = 0x4FB9;
static constexpr u32 mmDP5_DP_DPHY_FAST_TRAINING__VI                  = 0x4FBC;
static constexpr u32 mmDP5_DP_DPHY_FAST_TRAINING_STATUS__VI           = 0x4FBD;
static constexpr u32 mmDP5_DP_DPHY_PRBS_CNTL__VI                      = 0x4FB5;
static constexpr u32 mmDP5_DP_DPHY_SYM0__VI                           = 0x4FB1;
static constexpr u32 mmDP5_DP_DPHY_SYM1__VI                           = 0x4FB2;
static constexpr u32 mmDP5_DP_DPHY_SYM2__VI                           = 0x4FB3;
static constexpr u32 mmDP5_DP_DPHY_TRAINING_PATTERN_SEL__VI           = 0x4FB0;
static constexpr u32 mmDP5_DP_FE_TEST_DEBUG_DATA__VI                  = 0x4FDB;
static constexpr u32 mmDP5_DP_FE_TEST_DEBUG_INDEX__VI                 = 0x4FDA;
static constexpr u32 mmDP5_DP_HBR2_EYE_PATTERN__VI                    = 0x4FAC;
static constexpr u32 mmDP5_DP_LINK_CNTL__VI                           = 0x4FA0;
static constexpr u32 mmDP5_DP_LINK_FRAMING_CNTL__VI                   = 0x4FAB;
static constexpr u32 mmDP5_DP_MSA_COLORIMETRY__VI                     = 0x4FA2;
static constexpr u32 mmDP5_DP_MSA_MISC__VI                            = 0x4FA6;
static constexpr u32 mmDP5_DP_MSA_V_TIMING_OVERRIDE1__VI              = 0x4FBE;
static constexpr u32 mmDP5_DP_MSA_V_TIMING_OVERRIDE2__VI              = 0x4FBF;
static constexpr u32 mmDP5_DP_MSE_LINK_TIMING__VI                     = 0x4FD6;
static constexpr u32 mmDP5_DP_MSE_MISC_CNTL__VI                       = 0x4FD7;
static constexpr u32 mmDP5_DP_MSE_RATE_CNTL__VI                       = 0x4FCF;
static constexpr u32 mmDP5_DP_MSE_RATE_UPDATE__VI                     = 0x4FD1;
static constexpr u32 mmDP5_DP_MSE_SAT0__VI                            = 0x4FD2;
static constexpr u32 mmDP5_DP_MSE_SAT1__VI                            = 0x4FD3;
static constexpr u32 mmDP5_DP_MSE_SAT2__VI                            = 0x4FD4;
static constexpr u32 mmDP5_DP_MSE_SAT_UPDATE__VI                      = 0x4FD5;
static constexpr u32 mmDP5_DP_PIXEL_FORMAT__VI                        = 0x4FA1;
static constexpr u32 mmDP5_DP_SEC_AUD_M__VI                           = 0x4FCB;
static constexpr u32 mmDP5_DP_SEC_AUD_M_READBACK__VI                  = 0x4FCC;
static constexpr u32 mmDP5_DP_SEC_AUD_N__VI                           = 0x4FC9;
static constexpr u32 mmDP5_DP_SEC_AUD_N_READBACK__VI                  = 0x4FCA;
static constexpr u32 mmDP5_DP_SEC_CNTL__VI                            = 0x4FC3;
static constexpr u32 mmDP5_DP_SEC_CNTL1__VI                           = 0x4FC4;
static constexpr u32 mmDP5_DP_SEC_FRAMING1__VI                        = 0x4FC5;
static constexpr u32 mmDP5_DP_SEC_FRAMING2__VI                        = 0x4FC6;
static constexpr u32 mmDP5_DP_SEC_FRAMING3__VI                        = 0x4FC7;
static constexpr u32 mmDP5_DP_SEC_FRAMING4__VI                        = 0x4FC8;
static constexpr u32 mmDP5_DP_SEC_PACKET_CNTL__VI                     = 0x4FCE;
static constexpr u32 mmDP5_DP_SEC_TIMESTAMP__VI                       = 0x4FCD;
static constexpr u32 mmDP5_DP_STEER_FIFO__VI                          = 0x4FA5;
static constexpr u32 mmDP5_DP_TEST_DEBUG_DATA__VI                     = 0x4FD9;
static constexpr u32 mmDP5_DP_TEST_DEBUG_INDEX__VI                    = 0x4FD8;
static constexpr u32 mmDP5_DP_VID_INTERRUPT_CNTL__VI                  = 0x4FAE;
static constexpr u32 mmDP5_DP_VID_M__VI                               = 0x4FAA;
static constexpr u32 mmDP5_DP_VID_MSA_VBID__VI                        = 0x4FAD;
static constexpr u32 mmDP5_DP_VID_N__VI                               = 0x4FA9;
static constexpr u32 mmDP5_DP_VID_STREAM_CNTL__VI                     = 0x4FA4;
static constexpr u32 mmDP5_DP_VID_TIMING__VI                          = 0x4FA8;
static constexpr u32 mmDP6_DP_CONFIG__VI                              = 0x54A3;
static constexpr u32 mmDP6_DP_DPHY_8B10B_CNTL__VI                     = 0x54B4;
static constexpr u32 mmDP6_DP_DPHY_CNTL__VI                           = 0x54AF;
static constexpr u32 mmDP6_DP_DPHY_CRC_CNTL__VI                       = 0x54B8;
static constexpr u32 mmDP6_DP_DPHY_CRC_EN__VI                         = 0x54B7;
static constexpr u32 mmDP6_DP_DPHY_CRC_MST_CNTL__VI                   = 0x54BA;
static constexpr u32 mmDP6_DP_DPHY_CRC_MST_STATUS__VI                 = 0x54BB;
static constexpr u32 mmDP6_DP_DPHY_CRC_RESULT__VI                     = 0x54B9;
static constexpr u32 mmDP6_DP_DPHY_FAST_TRAINING__VI                  = 0x54BC;
static constexpr u32 mmDP6_DP_DPHY_FAST_TRAINING_STATUS__VI           = 0x54BD;
static constexpr u32 mmDP6_DP_DPHY_PRBS_CNTL__VI                      = 0x54B5;
static constexpr u32 mmDP6_DP_DPHY_SYM0__VI                           = 0x54B1;
static constexpr u32 mmDP6_DP_DPHY_SYM1__VI                           = 0x54B2;
static constexpr u32 mmDP6_DP_DPHY_SYM2__VI                           = 0x54B3;
static constexpr u32 mmDP6_DP_DPHY_TRAINING_PATTERN_SEL__VI           = 0x54B0;
static constexpr u32 mmDP6_DP_FE_TEST_DEBUG_DATA__VI                  = 0x54DB;
static constexpr u32 mmDP6_DP_FE_TEST_DEBUG_INDEX__VI                 = 0x54DA;
static constexpr u32 mmDP6_DP_HBR2_EYE_PATTERN__VI                    = 0x54AC;
static constexpr u32 mmDP6_DP_LINK_CNTL__VI                           = 0x54A0;
static constexpr u32 mmDP6_DP_LINK_FRAMING_CNTL__VI                   = 0x54AB;
static constexpr u32 mmDP6_DP_MSA_COLORIMETRY__VI                     = 0x54A2;
static constexpr u32 mmDP6_DP_MSA_MISC__VI                            = 0x54A6;
static constexpr u32 mmDP6_DP_MSA_V_TIMING_OVERRIDE1__VI              = 0x54BE;
static constexpr u32 mmDP6_DP_MSA_V_TIMING_OVERRIDE2__VI              = 0x54BF;
static constexpr u32 mmDP6_DP_MSE_LINK_TIMING__VI                     = 0x54D6;
static constexpr u32 mmDP6_DP_MSE_MISC_CNTL__VI                       = 0x54D7;
static constexpr u32 mmDP6_DP_MSE_RATE_CNTL__VI                       = 0x54CF;
static constexpr u32 mmDP6_DP_MSE_RATE_UPDATE__VI                     = 0x54D1;
static constexpr u32 mmDP6_DP_MSE_SAT0__VI                            = 0x54D2;
static constexpr u32 mmDP6_DP_MSE_SAT1__VI                            = 0x54D3;
static constexpr u32 mmDP6_DP_MSE_SAT2__VI                            = 0x54D4;
static constexpr u32 mmDP6_DP_MSE_SAT_UPDATE__VI                      = 0x54D5;
static constexpr u32 mmDP6_DP_PIXEL_FORMAT__VI                        = 0x54A1;
static constexpr u32 mmDP6_DP_SEC_AUD_M__VI                           = 0x54CB;
static constexpr u32 mmDP6_DP_SEC_AUD_M_READBACK__VI                  = 0x54CC;
static constexpr u32 mmDP6_DP_SEC_AUD_N__VI                           = 0x54C9;
static constexpr u32 mmDP6_DP_SEC_AUD_N_READBACK__VI                  = 0x54CA;
static constexpr u32 mmDP6_DP_SEC_CNTL__VI                            = 0x54C3;
static constexpr u32 mmDP6_DP_SEC_CNTL1__VI                           = 0x54C4;
static constexpr u32 mmDP6_DP_SEC_FRAMING1__VI                        = 0x54C5;
static constexpr u32 mmDP6_DP_SEC_FRAMING2__VI                        = 0x54C6;
static constexpr u32 mmDP6_DP_SEC_FRAMING3__VI                        = 0x54C7;
static constexpr u32 mmDP6_DP_SEC_FRAMING4__VI                        = 0x54C8;
static constexpr u32 mmDP6_DP_SEC_PACKET_CNTL__VI                     = 0x54CE;
static constexpr u32 mmDP6_DP_SEC_TIMESTAMP__VI                       = 0x54CD;
static constexpr u32 mmDP6_DP_STEER_FIFO__VI                          = 0x54A5;
static constexpr u32 mmDP6_DP_TEST_DEBUG_DATA__VI                     = 0x54D9;
static constexpr u32 mmDP6_DP_TEST_DEBUG_INDEX__VI                    = 0x54D8;
static constexpr u32 mmDP6_DP_VID_INTERRUPT_CNTL__VI                  = 0x54AE;
static constexpr u32 mmDP6_DP_VID_M__VI                               = 0x54AA;
static constexpr u32 mmDP6_DP_VID_MSA_VBID__VI                        = 0x54AD;
static constexpr u32 mmDP6_DP_VID_N__VI                               = 0x54A9;
static constexpr u32 mmDP6_DP_VID_STREAM_CNTL__VI                     = 0x54A4;
static constexpr u32 mmDP6_DP_VID_TIMING__VI                          = 0x54A8;
static constexpr u32 mmDPDBG_CLK_FORCE_CONTROL__VI                    = 0x010D;
static constexpr u32 mmDPDBG_CNTL__VI                                 = 0x1866;
static constexpr u32 mmDPDBG_INTERRUPT__VI                            = 0x1867;
static constexpr u32 mmDPG_HW_DEBUG_11__VI                            = 0x1B3D;
static constexpr u32 mmDPG_HW_DEBUG_A__VI                             = 0x1B3B;
static constexpr u32 mmDPG_HW_DEBUG_B__VI                             = 0x1B3C;
static constexpr u32 mmDPG_PIPE_ARBITRATION_CONTROL1__VI              = 0x1B30;
static constexpr u32 mmDPG_PIPE_ARBITRATION_CONTROL2__VI              = 0x1B31;
static constexpr u32 mmDPG_PIPE_DPM_CONTROL__VI                       = 0x1B34;
static constexpr u32 mmDPG_PIPE_NB_PSTATE_CHANGE_CONTROL__VI          = 0x1B36;
static constexpr u32 mmDPG_PIPE_STUTTER_CONTROL__VI                   = 0x1B35;
static constexpr u32 mmDPG_PIPE_STUTTER_CONTROL_NONLPTCH__VI          = 0x1B37;
static constexpr u32 mmDPG_PIPE_URGENCY_CONTROL__VI                   = 0x1B33;
static constexpr u32 mmDPG_REPEATER_PROGRAM__VI                       = 0x1B3A;
static constexpr u32 mmDPG_TEST_DEBUG_DATA__VI                        = 0x1B39;
static constexpr u32 mmDPG_TEST_DEBUG_INDEX__VI                       = 0x1B38;
static constexpr u32 mmDPG_WATERMARK_MASK_CONTROL__VI                 = 0x1B32;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED0__VI                  = 0x5D98;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED1__VI                  = 0x5D99;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED10__VI                 = 0x5DA2;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED11__VI                 = 0x5DA3;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED12__VI                 = 0x5DA4;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED13__VI                 = 0x5DA5;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED14__VI                 = 0x5DA6;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED15__VI                 = 0x5DA7;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED16__VI                 = 0x5DA8;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED17__VI                 = 0x5DA9;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED18__VI                 = 0x5DAA;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED19__VI                 = 0x5DAB;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED2__VI                  = 0x5D9A;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED20__VI                 = 0x5DAC;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED21__VI                 = 0x5DAD;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED22__VI                 = 0x5DAE;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED23__VI                 = 0x5DAF;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED24__VI                 = 0x5DB0;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED25__VI                 = 0x5DB1;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED26__VI                 = 0x5DB2;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED27__VI                 = 0x5DB3;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED28__VI                 = 0x5DB4;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED29__VI                 = 0x5DB5;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED3__VI                  = 0x5D9B;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED30__VI                 = 0x5DB6;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED31__VI                 = 0x5DB7;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED32__VI                 = 0x5DB8;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED33__VI                 = 0x5DB9;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED34__VI                 = 0x5DBA;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED35__VI                 = 0x5DBB;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED36__VI                 = 0x5DBC;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED37__VI                 = 0x5DBD;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED38__VI                 = 0x5DBE;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED39__VI                 = 0x5DBF;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED4__VI                  = 0x5D9C;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED40__VI                 = 0x5DC0;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED41__VI                 = 0x5DC1;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED42__VI                 = 0x5DC2;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED43__VI                 = 0x5DC3;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED44__VI                 = 0x5DC4;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED45__VI                 = 0x5DC5;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED46__VI                 = 0x5DC6;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED47__VI                 = 0x5DC7;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED48__VI                 = 0x5DC8;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED49__VI                 = 0x5DC9;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED5__VI                  = 0x5D9D;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED50__VI                 = 0x5DCA;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED51__VI                 = 0x5DCB;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED52__VI                 = 0x5DCC;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED53__VI                 = 0x5DCD;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED54__VI                 = 0x5DCE;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED55__VI                 = 0x5DCF;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED56__VI                 = 0x5DD0;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED57__VI                 = 0x5DD1;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED58__VI                 = 0x5DD2;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED59__VI                 = 0x5DD3;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED6__VI                  = 0x5D9E;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED60__VI                 = 0x5DD4;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED61__VI                 = 0x5DD5;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED62__VI                 = 0x5DD6;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED63__VI                 = 0x5DD7;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED7__VI                  = 0x5D9F;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED8__VI                  = 0x5DA0;
static constexpr u32 mmDPHY_MACRO_CNTL_RESERVED9__VI                  = 0x5DA1;
static constexpr u32 mmDPREFCLK_CGTT_BLK_CTRL_REG__VI                 = 0x0108;
static constexpr u32 mmDPREFCLK_CNTL__VI                              = 0x0118;
static constexpr u32 mmDP_AUX0_AUX_ARB_CONTROL__VI                    = 0x5C02;
static constexpr u32 mmDP_AUX0_AUX_CONTROL__VI                        = 0x5C00;
static constexpr u32 mmDP_AUX0_AUX_DPHY_RX_CONTROL0__VI               = 0x5C0A;
static constexpr u32 mmDP_AUX0_AUX_DPHY_RX_CONTROL1__VI               = 0x5C0B;
static constexpr u32 mmDP_AUX0_AUX_DPHY_RX_STATUS__VI                 = 0x5C0D;
static constexpr u32 mmDP_AUX0_AUX_DPHY_TX_CONTROL__VI                = 0x5C09;
static constexpr u32 mmDP_AUX0_AUX_DPHY_TX_REF_CONTROL__VI            = 0x5C08;
static constexpr u32 mmDP_AUX0_AUX_DPHY_TX_STATUS__VI                 = 0x5C0C;
static constexpr u32 mmDP_AUX0_AUX_GTC_SYNC_CONTROL__VI               = 0x5C0E;
static constexpr u32 mmDP_AUX0_AUX_GTC_SYNC_CONTROLLER_STATUS__VI     = 0x5C10;
static constexpr u32 mmDP_AUX0_AUX_GTC_SYNC_DATA__VI                  = 0x5C12;
static constexpr u32 mmDP_AUX0_AUX_GTC_SYNC_ERROR_CONTROL__VI         = 0x5C0F;
static constexpr u32 mmDP_AUX0_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE__VI  = 0x5C13;
static constexpr u32 mmDP_AUX0_AUX_GTC_SYNC_STATUS__VI                = 0x5C11;
static constexpr u32 mmDP_AUX0_AUX_INTERRUPT_CONTROL__VI              = 0x5C03;
static constexpr u32 mmDP_AUX0_AUX_LS_DATA__VI                        = 0x5C07;
static constexpr u32 mmDP_AUX0_AUX_LS_STATUS__VI                      = 0x5C05;
static constexpr u32 mmDP_AUX0_AUX_SW_CONTROL__VI                     = 0x5C01;
static constexpr u32 mmDP_AUX0_AUX_SW_DATA__VI                        = 0x5C06;
static constexpr u32 mmDP_AUX0_AUX_SW_STATUS__VI                      = 0x5C04;
static constexpr u32 mmDP_AUX0_AUX_TEST_DEBUG_DATA__VI                = 0x5C15;
static constexpr u32 mmDP_AUX0_AUX_TEST_DEBUG_INDEX__VI               = 0x5C14;
static constexpr u32 mmDP_AUX1_AUX_ARB_CONTROL__VI                    = 0x5C1E;
static constexpr u32 mmDP_AUX1_AUX_CONTROL__VI                        = 0x5C1C;
static constexpr u32 mmDP_AUX1_AUX_DPHY_RX_CONTROL0__VI               = 0x5C26;
static constexpr u32 mmDP_AUX1_AUX_DPHY_RX_CONTROL1__VI               = 0x5C27;
static constexpr u32 mmDP_AUX1_AUX_DPHY_RX_STATUS__VI                 = 0x5C29;
static constexpr u32 mmDP_AUX1_AUX_DPHY_TX_CONTROL__VI                = 0x5C25;
static constexpr u32 mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL__VI            = 0x5C24;
static constexpr u32 mmDP_AUX1_AUX_DPHY_TX_STATUS__VI                 = 0x5C28;
static constexpr u32 mmDP_AUX1_AUX_GTC_SYNC_CONTROL__VI               = 0x5C2A;
static constexpr u32 mmDP_AUX1_AUX_GTC_SYNC_CONTROLLER_STATUS__VI     = 0x5C2C;
static constexpr u32 mmDP_AUX1_AUX_GTC_SYNC_DATA__VI                  = 0x5C2E;
static constexpr u32 mmDP_AUX1_AUX_GTC_SYNC_ERROR_CONTROL__VI         = 0x5C2B;
static constexpr u32 mmDP_AUX1_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE__VI  = 0x5C2F;
static constexpr u32 mmDP_AUX1_AUX_GTC_SYNC_STATUS__VI                = 0x5C2D;
static constexpr u32 mmDP_AUX1_AUX_INTERRUPT_CONTROL__VI              = 0x5C1F;
static constexpr u32 mmDP_AUX1_AUX_LS_DATA__VI                        = 0x5C23;
static constexpr u32 mmDP_AUX1_AUX_LS_STATUS__VI                      = 0x5C21;
static constexpr u32 mmDP_AUX1_AUX_SW_CONTROL__VI                     = 0x5C1D;
static constexpr u32 mmDP_AUX1_AUX_SW_DATA__VI                        = 0x5C22;
static constexpr u32 mmDP_AUX1_AUX_SW_STATUS__VI                      = 0x5C20;
static constexpr u32 mmDP_AUX1_AUX_TEST_DEBUG_DATA__VI                = 0x5C31;
static constexpr u32 mmDP_AUX1_AUX_TEST_DEBUG_INDEX__VI               = 0x5C30;
static constexpr u32 mmDP_AUX2_AUX_ARB_CONTROL__VI                    = 0x5C3A;
static constexpr u32 mmDP_AUX2_AUX_CONTROL__VI                        = 0x5C38;
static constexpr u32 mmDP_AUX2_AUX_DPHY_RX_CONTROL0__VI               = 0x5C42;
static constexpr u32 mmDP_AUX2_AUX_DPHY_RX_CONTROL1__VI               = 0x5C43;
static constexpr u32 mmDP_AUX2_AUX_DPHY_RX_STATUS__VI                 = 0x5C45;
static constexpr u32 mmDP_AUX2_AUX_DPHY_TX_CONTROL__VI                = 0x5C41;
static constexpr u32 mmDP_AUX2_AUX_DPHY_TX_REF_CONTROL__VI            = 0x5C40;
static constexpr u32 mmDP_AUX2_AUX_DPHY_TX_STATUS__VI                 = 0x5C44;
static constexpr u32 mmDP_AUX2_AUX_GTC_SYNC_CONTROL__VI               = 0x5C46;
static constexpr u32 mmDP_AUX2_AUX_GTC_SYNC_CONTROLLER_STATUS__VI     = 0x5C48;
static constexpr u32 mmDP_AUX2_AUX_GTC_SYNC_DATA__VI                  = 0x5C4A;
static constexpr u32 mmDP_AUX2_AUX_GTC_SYNC_ERROR_CONTROL__VI         = 0x5C47;
static constexpr u32 mmDP_AUX2_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE__VI  = 0x5C4B;
static constexpr u32 mmDP_AUX2_AUX_GTC_SYNC_STATUS__VI                = 0x5C49;
static constexpr u32 mmDP_AUX2_AUX_INTERRUPT_CONTROL__VI              = 0x5C3B;
static constexpr u32 mmDP_AUX2_AUX_LS_DATA__VI                        = 0x5C3F;
static constexpr u32 mmDP_AUX2_AUX_LS_STATUS__VI                      = 0x5C3D;
static constexpr u32 mmDP_AUX2_AUX_SW_CONTROL__VI                     = 0x5C39;
static constexpr u32 mmDP_AUX2_AUX_SW_DATA__VI                        = 0x5C3E;
static constexpr u32 mmDP_AUX2_AUX_SW_STATUS__VI                      = 0x5C3C;
static constexpr u32 mmDP_AUX2_AUX_TEST_DEBUG_DATA__VI                = 0x5C4D;
static constexpr u32 mmDP_AUX2_AUX_TEST_DEBUG_INDEX__VI               = 0x5C4C;
static constexpr u32 mmDP_AUX3_AUX_ARB_CONTROL__VI                    = 0x5C56;
static constexpr u32 mmDP_AUX3_AUX_CONTROL__VI                        = 0x5C54;
static constexpr u32 mmDP_AUX3_AUX_DPHY_RX_CONTROL0__VI               = 0x5C5E;
static constexpr u32 mmDP_AUX3_AUX_DPHY_RX_CONTROL1__VI               = 0x5C5F;
static constexpr u32 mmDP_AUX3_AUX_DPHY_RX_STATUS__VI                 = 0x5C61;
static constexpr u32 mmDP_AUX3_AUX_DPHY_TX_CONTROL__VI                = 0x5C5D;
static constexpr u32 mmDP_AUX3_AUX_DPHY_TX_REF_CONTROL__VI            = 0x5C5C;
static constexpr u32 mmDP_AUX3_AUX_DPHY_TX_STATUS__VI                 = 0x5C60;
static constexpr u32 mmDP_AUX3_AUX_GTC_SYNC_CONTROL__VI               = 0x5C62;
static constexpr u32 mmDP_AUX3_AUX_GTC_SYNC_CONTROLLER_STATUS__VI     = 0x5C64;
static constexpr u32 mmDP_AUX3_AUX_GTC_SYNC_DATA__VI                  = 0x5C66;
static constexpr u32 mmDP_AUX3_AUX_GTC_SYNC_ERROR_CONTROL__VI         = 0x5C63;
static constexpr u32 mmDP_AUX3_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE__VI  = 0x5C67;
static constexpr u32 mmDP_AUX3_AUX_GTC_SYNC_STATUS__VI                = 0x5C65;
static constexpr u32 mmDP_AUX3_AUX_INTERRUPT_CONTROL__VI              = 0x5C57;
static constexpr u32 mmDP_AUX3_AUX_LS_DATA__VI                        = 0x5C5B;
static constexpr u32 mmDP_AUX3_AUX_LS_STATUS__VI                      = 0x5C59;
static constexpr u32 mmDP_AUX3_AUX_SW_CONTROL__VI                     = 0x5C55;
static constexpr u32 mmDP_AUX3_AUX_SW_DATA__VI                        = 0x5C5A;
static constexpr u32 mmDP_AUX3_AUX_SW_STATUS__VI                      = 0x5C58;
static constexpr u32 mmDP_AUX3_AUX_TEST_DEBUG_DATA__VI                = 0x5C69;
static constexpr u32 mmDP_AUX3_AUX_TEST_DEBUG_INDEX__VI               = 0x5C68;
static constexpr u32 mmDP_AUX4_AUX_ARB_CONTROL__VI                    = 0x5C72;
static constexpr u32 mmDP_AUX4_AUX_CONTROL__VI                        = 0x5C70;
static constexpr u32 mmDP_AUX4_AUX_DPHY_RX_CONTROL0__VI               = 0x5C7A;
static constexpr u32 mmDP_AUX4_AUX_DPHY_RX_CONTROL1__VI               = 0x5C7B;
static constexpr u32 mmDP_AUX4_AUX_DPHY_RX_STATUS__VI                 = 0x5C7D;
static constexpr u32 mmDP_AUX4_AUX_DPHY_TX_CONTROL__VI                = 0x5C79;
static constexpr u32 mmDP_AUX4_AUX_DPHY_TX_REF_CONTROL__VI            = 0x5C78;
static constexpr u32 mmDP_AUX4_AUX_DPHY_TX_STATUS__VI                 = 0x5C7C;
static constexpr u32 mmDP_AUX4_AUX_GTC_SYNC_CONTROL__VI               = 0x5C7E;
static constexpr u32 mmDP_AUX4_AUX_GTC_SYNC_CONTROLLER_STATUS__VI     = 0x5C80;
static constexpr u32 mmDP_AUX4_AUX_GTC_SYNC_DATA__VI                  = 0x5C82;
static constexpr u32 mmDP_AUX4_AUX_GTC_SYNC_ERROR_CONTROL__VI         = 0x5C7F;
static constexpr u32 mmDP_AUX4_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE__VI  = 0x5C83;
static constexpr u32 mmDP_AUX4_AUX_GTC_SYNC_STATUS__VI                = 0x5C81;
static constexpr u32 mmDP_AUX4_AUX_INTERRUPT_CONTROL__VI              = 0x5C73;
static constexpr u32 mmDP_AUX4_AUX_LS_DATA__VI                        = 0x5C77;
static constexpr u32 mmDP_AUX4_AUX_LS_STATUS__VI                      = 0x5C75;
static constexpr u32 mmDP_AUX4_AUX_SW_CONTROL__VI                     = 0x5C71;
static constexpr u32 mmDP_AUX4_AUX_SW_DATA__VI                        = 0x5C76;
static constexpr u32 mmDP_AUX4_AUX_SW_STATUS__VI                      = 0x5C74;
static constexpr u32 mmDP_AUX4_AUX_TEST_DEBUG_DATA__VI                = 0x5C85;
static constexpr u32 mmDP_AUX4_AUX_TEST_DEBUG_INDEX__VI               = 0x5C84;
static constexpr u32 mmDP_AUX5_AUX_ARB_CONTROL__VI                    = 0x5C8E;
static constexpr u32 mmDP_AUX5_AUX_CONTROL__VI                        = 0x5C8C;
static constexpr u32 mmDP_AUX5_AUX_DPHY_RX_CONTROL0__VI               = 0x5C96;
static constexpr u32 mmDP_AUX5_AUX_DPHY_RX_CONTROL1__VI               = 0x5C97;
static constexpr u32 mmDP_AUX5_AUX_DPHY_RX_STATUS__VI                 = 0x5C99;
static constexpr u32 mmDP_AUX5_AUX_DPHY_TX_CONTROL__VI                = 0x5C95;
static constexpr u32 mmDP_AUX5_AUX_DPHY_TX_REF_CONTROL__VI            = 0x5C94;
static constexpr u32 mmDP_AUX5_AUX_DPHY_TX_STATUS__VI                 = 0x5C98;
static constexpr u32 mmDP_AUX5_AUX_GTC_SYNC_CONTROL__VI               = 0x5C9A;
static constexpr u32 mmDP_AUX5_AUX_GTC_SYNC_CONTROLLER_STATUS__VI     = 0x5C9C;
static constexpr u32 mmDP_AUX5_AUX_GTC_SYNC_DATA__VI                  = 0x5C9E;
static constexpr u32 mmDP_AUX5_AUX_GTC_SYNC_ERROR_CONTROL__VI         = 0x5C9B;
static constexpr u32 mmDP_AUX5_AUX_GTC_SYNC_PHASE_OFFSET_OVERRIDE__VI  = 0x5C9F;
static constexpr u32 mmDP_AUX5_AUX_GTC_SYNC_STATUS__VI                = 0x5C9D;
static constexpr u32 mmDP_AUX5_AUX_INTERRUPT_CONTROL__VI              = 0x5C8F;
static constexpr u32 mmDP_AUX5_AUX_LS_DATA__VI                        = 0x5C93;
static constexpr u32 mmDP_AUX5_AUX_LS_STATUS__VI                      = 0x5C91;
static constexpr u32 mmDP_AUX5_AUX_SW_CONTROL__VI                     = 0x5C8D;
static constexpr u32 mmDP_AUX5_AUX_SW_DATA__VI                        = 0x5C92;
static constexpr u32 mmDP_AUX5_AUX_SW_STATUS__VI                      = 0x5C90;
static constexpr u32 mmDP_AUX5_AUX_TEST_DEBUG_DATA__VI                = 0x5CA1;
static constexpr u32 mmDP_AUX5_AUX_TEST_DEBUG_INDEX__VI               = 0x5CA0;
static constexpr u32 mmDP_CONFIG__VI                                  = 0x4AA3;
static constexpr u32 mmDP_DPHY_8B10B_CNTL__VI                         = 0x4AB4;
static constexpr u32 mmDP_DPHY_CNTL__VI                               = 0x4AAF;
static constexpr u32 mmDP_DPHY_CRC_CNTL__VI                           = 0x4AB8;
static constexpr u32 mmDP_DPHY_CRC_EN__VI                             = 0x4AB7;
static constexpr u32 mmDP_DPHY_CRC_MST_CNTL__VI                       = 0x4ABA;
static constexpr u32 mmDP_DPHY_CRC_MST_STATUS__VI                     = 0x4ABB;
static constexpr u32 mmDP_DPHY_CRC_RESULT__VI                         = 0x4AB9;
static constexpr u32 mmDP_DPHY_FAST_TRAINING__VI                      = 0x4ABC;
static constexpr u32 mmDP_DPHY_FAST_TRAINING_STATUS__VI               = 0x4ABD;
static constexpr u32 mmDP_DPHY_PRBS_CNTL__VI                          = 0x4AB5;
static constexpr u32 mmDP_DPHY_SYM0__VI                               = 0x4AB1;
static constexpr u32 mmDP_DPHY_SYM1__VI                               = 0x4AB2;
static constexpr u32 mmDP_DPHY_SYM2__VI                               = 0x4AB3;
static constexpr u32 mmDP_DPHY_TRAINING_PATTERN_SEL__VI               = 0x4AB0;
static constexpr u32 mmDP_DTO0_MODULO__VI                             = 0x0142;
static constexpr u32 mmDP_DTO0_PHASE__VI                              = 0x0141;
static constexpr u32 mmDP_DTO1_MODULO__VI                             = 0x0146;
static constexpr u32 mmDP_DTO1_PHASE__VI                              = 0x0145;
static constexpr u32 mmDP_DTO2_MODULO__VI                             = 0x014A;
static constexpr u32 mmDP_DTO2_PHASE__VI                              = 0x0149;
static constexpr u32 mmDP_DTO3_MODULO__VI                             = 0x014E;
static constexpr u32 mmDP_DTO3_PHASE__VI                              = 0x014D;
static constexpr u32 mmDP_DTO4_MODULO__VI                             = 0x0152;
static constexpr u32 mmDP_DTO4_PHASE__VI                              = 0x0151;
static constexpr u32 mmDP_DTO5_MODULO__VI                             = 0x0156;
static constexpr u32 mmDP_DTO5_PHASE__VI                              = 0x0155;
static constexpr u32 mmDP_FE_TEST_DEBUG_DATA__VI                      = 0x4ADB;
static constexpr u32 mmDP_FE_TEST_DEBUG_INDEX__VI                     = 0x4ADA;
static constexpr u32 mmDP_HBR2_EYE_PATTERN__VI                        = 0x4AAC;
static constexpr u32 mmDP_LINK_CNTL__VI                               = 0x4AA0;
static constexpr u32 mmDP_LINK_FRAMING_CNTL__VI                       = 0x4AAB;
static constexpr u32 mmDP_MSA_COLORIMETRY__VI                         = 0x4AA2;
static constexpr u32 mmDP_MSA_MISC__VI                                = 0x4AA6;
static constexpr u32 mmDP_MSA_V_TIMING_OVERRIDE1__VI                  = 0x4ABE;
static constexpr u32 mmDP_MSA_V_TIMING_OVERRIDE2__VI                  = 0x4ABF;
static constexpr u32 mmDP_MSE_LINK_TIMING__VI                         = 0x4AD6;
static constexpr u32 mmDP_MSE_MISC_CNTL__VI                           = 0x4AD7;
static constexpr u32 mmDP_MSE_RATE_CNTL__VI                           = 0x4ACF;
static constexpr u32 mmDP_MSE_RATE_UPDATE__VI                         = 0x4AD1;
static constexpr u32 mmDP_MSE_SAT0__VI                                = 0x4AD2;
static constexpr u32 mmDP_MSE_SAT1__VI                                = 0x4AD3;
static constexpr u32 mmDP_MSE_SAT2__VI                                = 0x4AD4;
static constexpr u32 mmDP_MSE_SAT_UPDATE__VI                          = 0x4AD5;
static constexpr u32 mmDP_PIXEL_FORMAT__VI                            = 0x4AA1;
static constexpr u32 mmDP_SEC_AUD_M__VI                               = 0x4ACB;
static constexpr u32 mmDP_SEC_AUD_M_READBACK__VI                      = 0x4ACC;
static constexpr u32 mmDP_SEC_AUD_N__VI                               = 0x4AC9;
static constexpr u32 mmDP_SEC_AUD_N_READBACK__VI                      = 0x4ACA;
static constexpr u32 mmDP_SEC_CNTL__VI                                = 0x4AC3;
static constexpr u32 mmDP_SEC_CNTL1__VI                               = 0x4AC4;
static constexpr u32 mmDP_SEC_FRAMING1__VI                            = 0x4AC5;
static constexpr u32 mmDP_SEC_FRAMING2__VI                            = 0x4AC6;
static constexpr u32 mmDP_SEC_FRAMING3__VI                            = 0x4AC7;
static constexpr u32 mmDP_SEC_FRAMING4__VI                            = 0x4AC8;
static constexpr u32 mmDP_SEC_PACKET_CNTL__VI                         = 0x4ACE;
static constexpr u32 mmDP_SEC_TIMESTAMP__VI                           = 0x4ACD;
static constexpr u32 mmDP_STEER_FIFO__VI                              = 0x4AA5;
static constexpr u32 mmDP_TEST_DEBUG_DATA__VI                         = 0x4AD9;
static constexpr u32 mmDP_TEST_DEBUG_INDEX__VI                        = 0x4AD8;
static constexpr u32 mmDP_VID_INTERRUPT_CNTL__VI                      = 0x4AAE;
static constexpr u32 mmDP_VID_M__VI                                   = 0x4AAA;
static constexpr u32 mmDP_VID_MSA_VBID__VI                            = 0x4AAD;
static constexpr u32 mmDP_VID_N__VI                                   = 0x4AA9;
static constexpr u32 mmDP_VID_STREAM_CNTL__VI                         = 0x4AA4;
static constexpr u32 mmDP_VID_TIMING__VI                              = 0x4AA8;
static constexpr u32 mmDVOACLKC_CNTL__VI                              = 0x016A;
static constexpr u32 mmDVOACLKC_MVP_CNTL__VI                          = 0x0169;
static constexpr u32 mmDVOACLKD_CNTL__VI                              = 0x0168;
static constexpr u32 mmDVO_CLK_ENABLE__VI                             = 0x0129;
static constexpr u32 mmDVO_CONTROL__VI                                = 0x16A3;
static constexpr u32 mmDVO_CRC2_SIG_MASK__VI                          = 0x16A5;
static constexpr u32 mmDVO_CRC2_SIG_RESULT__VI                        = 0x16A6;
static constexpr u32 mmDVO_CRC_EN__VI                                 = 0x16A4;
static constexpr u32 mmDVO_ENABLE__VI                                 = 0x16A0;
static constexpr u32 mmDVO_FIFO_ERROR_STATUS__VI                      = 0x16A7;
static constexpr u32 mmDVO_OUTPUT__VI                                 = 0x16A2;
static constexpr u32 mmDVO_SKEW_ADJUST__VI                            = 0x489F;
static constexpr u32 mmDVO_SOURCE_SELECT__VI                          = 0x16A1;
static constexpr u32 mmDVO_STRENGTH_CONTROL__VI                       = 0x489D;
static constexpr u32 mmDVO_TEST_DEBUG_DATA__VI                        = 0x16A9;
static constexpr u32 mmDVO_TEST_DEBUG_INDEX__VI                       = 0x16A8;
static constexpr u32 mmDVO_VREF_CONTROL__VI                           = 0x489E;
static constexpr u32 mmFBC_CLIENT_REGION_MASK__VI                     = 0x029B;
static constexpr u32 mmFBC_CNTL__VI                                   = 0x0280;
static constexpr u32 mmFBC_COMP_CNTL__VI                              = 0x0284;
static constexpr u32 mmFBC_COMP_MODE__VI                              = 0x0285;
static constexpr u32 mmFBC_CSM_REGION_OFFSET_01__VI                   = 0x0299;
static constexpr u32 mmFBC_CSM_REGION_OFFSET_23__VI                   = 0x029A;
static constexpr u32 mmFBC_DEBUG0__VI                                 = 0x0286;
static constexpr u32 mmFBC_DEBUG1__VI                                 = 0x0287;
static constexpr u32 mmFBC_DEBUG2__VI                                 = 0x0288;
static constexpr u32 mmFBC_DEBUG_COMP__VI                             = 0x029C;
static constexpr u32 mmFBC_DEBUG_CSR__VI                              = 0x029D;
static constexpr u32 mmFBC_DEBUG_CSR_RDATA__VI                        = 0x029E;
static constexpr u32 mmFBC_DEBUG_CSR_RDATA_HI__VI                     = 0x02A0;
static constexpr u32 mmFBC_DEBUG_CSR_WDATA__VI                        = 0x029F;
static constexpr u32 mmFBC_DEBUG_CSR_WDATA_HI__VI                     = 0x02A1;
static constexpr u32 mmFBC_IDLE_FORCE_CLEAR_MASK__VI                  = 0x0282;
static constexpr u32 mmFBC_IDLE_MASK__VI                              = 0x0281;
static constexpr u32 mmFBC_IND_LUT0__VI                               = 0x0289;
static constexpr u32 mmFBC_IND_LUT1__VI                               = 0x028A;
static constexpr u32 mmFBC_IND_LUT10__VI                              = 0x0293;
static constexpr u32 mmFBC_IND_LUT11__VI                              = 0x0294;
static constexpr u32 mmFBC_IND_LUT12__VI                              = 0x0295;
static constexpr u32 mmFBC_IND_LUT13__VI                              = 0x0296;
static constexpr u32 mmFBC_IND_LUT14__VI                              = 0x0297;
static constexpr u32 mmFBC_IND_LUT15__VI                              = 0x0298;
static constexpr u32 mmFBC_IND_LUT2__VI                               = 0x028B;
static constexpr u32 mmFBC_IND_LUT3__VI                               = 0x028C;
static constexpr u32 mmFBC_IND_LUT4__VI                               = 0x028D;
static constexpr u32 mmFBC_IND_LUT5__VI                               = 0x028E;
static constexpr u32 mmFBC_IND_LUT6__VI                               = 0x028F;
static constexpr u32 mmFBC_IND_LUT7__VI                               = 0x0290;
static constexpr u32 mmFBC_IND_LUT8__VI                               = 0x0291;
static constexpr u32 mmFBC_IND_LUT9__VI                               = 0x0292;
static constexpr u32 mmFBC_MISC__VI                                   = 0x02A2;
static constexpr u32 mmFBC_START_STOP_DELAY__VI                       = 0x0283;
static constexpr u32 mmFBC_STATUS__VI                                 = 0x02A3;
static constexpr u32 mmFBC_TEST_DEBUG_DATA__VI                        = 0x02A5;
static constexpr u32 mmFBC_TEST_DEBUG_INDEX__VI                       = 0x02A4;
static constexpr u32 mmFMT0_FMT_CLAMP_COMPONENT_B__VI                 = 0x1BEA;
static constexpr u32 mmFMT0_FMT_CLAMP_COMPONENT_G__VI                 = 0x1BE9;
static constexpr u32 mmFMT0_FMT_CLAMP_COMPONENT_R__VI                 = 0x1BE8;
static constexpr u32 mmFMT0_FMT_TEST_DEBUG_DATA__VI                   = 0x1BEC;
static constexpr u32 mmFMT0_FMT_TEST_DEBUG_INDEX__VI                  = 0x1BEB;
static constexpr u32 mmFMT1_FMT_BIT_DEPTH_CONTROL__VI                 = 0x1DF2;
static constexpr u32 mmFMT1_FMT_CLAMP_CNTL__VI                        = 0x1DF9;
static constexpr u32 mmFMT1_FMT_CLAMP_COMPONENT_B__VI                 = 0x1DEA;
static constexpr u32 mmFMT1_FMT_CLAMP_COMPONENT_G__VI                 = 0x1DE9;
static constexpr u32 mmFMT1_FMT_CLAMP_COMPONENT_R__VI                 = 0x1DE8;
static constexpr u32 mmFMT1_FMT_CONTROL__VI                           = 0x1DEE;
static constexpr u32 mmFMT1_FMT_CRC_CNTL__VI                          = 0x1DFA;
static constexpr u32 mmFMT1_FMT_CRC_SIG_BLUE_CONTROL__VI              = 0x1DFE;
static constexpr u32 mmFMT1_FMT_CRC_SIG_BLUE_CONTROL_MASK__VI         = 0x1DFC;
static constexpr u32 mmFMT1_FMT_CRC_SIG_RED_GREEN__VI                 = 0x1DFD;
static constexpr u32 mmFMT1_FMT_CRC_SIG_RED_GREEN_MASK__VI            = 0x1DFB;
static constexpr u32 mmFMT1_FMT_DEBUG_CNTL__VI                        = 0x1DFF;
static constexpr u32 mmFMT1_FMT_DITHER_RAND_B_SEED__VI                = 0x1DF5;
static constexpr u32 mmFMT1_FMT_DITHER_RAND_G_SEED__VI                = 0x1DF4;
static constexpr u32 mmFMT1_FMT_DITHER_RAND_R_SEED__VI                = 0x1DF3;
static constexpr u32 mmFMT1_FMT_DYNAMIC_EXP_CNTL__VI                  = 0x1DED;
static constexpr u32 mmFMT1_FMT_FORCE_DATA_0_1__VI                    = 0x1DF0;
static constexpr u32 mmFMT1_FMT_FORCE_DATA_2_3__VI                    = 0x1DF1;
static constexpr u32 mmFMT1_FMT_FORCE_OUTPUT_CNTL__VI                 = 0x1DEF;
static constexpr u32 mmFMT1_FMT_TEMPORAL_DITHER_PATTERN_CONTROL__VI   = 0x1DF6;
static constexpr u32 mmFMT1_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX__VI  = 0x1DF7;
static constexpr u32 mmFMT1_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX__VI  = 0x1DF8;
static constexpr u32 mmFMT1_FMT_TEST_DEBUG_DATA__VI                   = 0x1DEC;
static constexpr u32 mmFMT1_FMT_TEST_DEBUG_INDEX__VI                  = 0x1DEB;
static constexpr u32 mmFMT2_FMT_BIT_DEPTH_CONTROL__VI                 = 0x1FF2;
static constexpr u32 mmFMT2_FMT_CLAMP_CNTL__VI                        = 0x1FF9;
static constexpr u32 mmFMT2_FMT_CLAMP_COMPONENT_B__VI                 = 0x1FEA;
static constexpr u32 mmFMT2_FMT_CLAMP_COMPONENT_G__VI                 = 0x1FE9;
static constexpr u32 mmFMT2_FMT_CLAMP_COMPONENT_R__VI                 = 0x1FE8;
static constexpr u32 mmFMT2_FMT_CONTROL__VI                           = 0x1FEE;
static constexpr u32 mmFMT2_FMT_CRC_CNTL__VI                          = 0x1FFA;
static constexpr u32 mmFMT2_FMT_CRC_SIG_BLUE_CONTROL__VI              = 0x1FFE;
static constexpr u32 mmFMT2_FMT_CRC_SIG_BLUE_CONTROL_MASK__VI         = 0x1FFC;
static constexpr u32 mmFMT2_FMT_CRC_SIG_RED_GREEN__VI                 = 0x1FFD;
static constexpr u32 mmFMT2_FMT_CRC_SIG_RED_GREEN_MASK__VI            = 0x1FFB;
static constexpr u32 mmFMT2_FMT_DEBUG_CNTL__VI                        = 0x1FFF;
static constexpr u32 mmFMT2_FMT_DITHER_RAND_B_SEED__VI                = 0x1FF5;
static constexpr u32 mmFMT2_FMT_DITHER_RAND_G_SEED__VI                = 0x1FF4;
static constexpr u32 mmFMT2_FMT_DITHER_RAND_R_SEED__VI                = 0x1FF3;
static constexpr u32 mmFMT2_FMT_DYNAMIC_EXP_CNTL__VI                  = 0x1FED;
static constexpr u32 mmFMT2_FMT_FORCE_DATA_0_1__VI                    = 0x1FF0;
static constexpr u32 mmFMT2_FMT_FORCE_DATA_2_3__VI                    = 0x1FF1;
static constexpr u32 mmFMT2_FMT_FORCE_OUTPUT_CNTL__VI                 = 0x1FEF;
static constexpr u32 mmFMT2_FMT_TEMPORAL_DITHER_PATTERN_CONTROL__VI   = 0x1FF6;
static constexpr u32 mmFMT2_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX__VI  = 0x1FF7;
static constexpr u32 mmFMT2_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX__VI  = 0x1FF8;
static constexpr u32 mmFMT2_FMT_TEST_DEBUG_DATA__VI                   = 0x1FEC;
static constexpr u32 mmFMT2_FMT_TEST_DEBUG_INDEX__VI                  = 0x1FEB;
static constexpr u32 mmFMT3_FMT_BIT_DEPTH_CONTROL__VI                 = 0x41F2;
static constexpr u32 mmFMT3_FMT_CLAMP_CNTL__VI                        = 0x41F9;
static constexpr u32 mmFMT3_FMT_CLAMP_COMPONENT_B__VI                 = 0x41EA;
static constexpr u32 mmFMT3_FMT_CLAMP_COMPONENT_G__VI                 = 0x41E9;
static constexpr u32 mmFMT3_FMT_CLAMP_COMPONENT_R__VI                 = 0x41E8;
static constexpr u32 mmFMT3_FMT_CONTROL__VI                           = 0x41EE;
static constexpr u32 mmFMT3_FMT_CRC_CNTL__VI                          = 0x41FA;
static constexpr u32 mmFMT3_FMT_CRC_SIG_BLUE_CONTROL__VI              = 0x41FE;
static constexpr u32 mmFMT3_FMT_CRC_SIG_BLUE_CONTROL_MASK__VI         = 0x41FC;
static constexpr u32 mmFMT3_FMT_CRC_SIG_RED_GREEN__VI                 = 0x41FD;
static constexpr u32 mmFMT3_FMT_CRC_SIG_RED_GREEN_MASK__VI            = 0x41FB;
static constexpr u32 mmFMT3_FMT_DEBUG_CNTL__VI                        = 0x41FF;
static constexpr u32 mmFMT3_FMT_DITHER_RAND_B_SEED__VI                = 0x41F5;
static constexpr u32 mmFMT3_FMT_DITHER_RAND_G_SEED__VI                = 0x41F4;
static constexpr u32 mmFMT3_FMT_DITHER_RAND_R_SEED__VI                = 0x41F3;
static constexpr u32 mmFMT3_FMT_DYNAMIC_EXP_CNTL__VI                  = 0x41ED;
static constexpr u32 mmFMT3_FMT_FORCE_DATA_0_1__VI                    = 0x41F0;
static constexpr u32 mmFMT3_FMT_FORCE_DATA_2_3__VI                    = 0x41F1;
static constexpr u32 mmFMT3_FMT_FORCE_OUTPUT_CNTL__VI                 = 0x41EF;
static constexpr u32 mmFMT3_FMT_TEMPORAL_DITHER_PATTERN_CONTROL__VI   = 0x41F6;
static constexpr u32 mmFMT3_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX__VI  = 0x41F7;
static constexpr u32 mmFMT3_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX__VI  = 0x41F8;
static constexpr u32 mmFMT3_FMT_TEST_DEBUG_DATA__VI                   = 0x41EC;
static constexpr u32 mmFMT3_FMT_TEST_DEBUG_INDEX__VI                  = 0x41EB;
static constexpr u32 mmFMT4_FMT_BIT_DEPTH_CONTROL__VI                 = 0x43F2;
static constexpr u32 mmFMT4_FMT_CLAMP_CNTL__VI                        = 0x43F9;
static constexpr u32 mmFMT4_FMT_CLAMP_COMPONENT_B__VI                 = 0x43EA;
static constexpr u32 mmFMT4_FMT_CLAMP_COMPONENT_G__VI                 = 0x43E9;
static constexpr u32 mmFMT4_FMT_CLAMP_COMPONENT_R__VI                 = 0x43E8;
static constexpr u32 mmFMT4_FMT_CONTROL__VI                           = 0x43EE;
static constexpr u32 mmFMT4_FMT_CRC_CNTL__VI                          = 0x43FA;
static constexpr u32 mmFMT4_FMT_CRC_SIG_BLUE_CONTROL__VI              = 0x43FE;
static constexpr u32 mmFMT4_FMT_CRC_SIG_BLUE_CONTROL_MASK__VI         = 0x43FC;
static constexpr u32 mmFMT4_FMT_CRC_SIG_RED_GREEN__VI                 = 0x43FD;
static constexpr u32 mmFMT4_FMT_CRC_SIG_RED_GREEN_MASK__VI            = 0x43FB;
static constexpr u32 mmFMT4_FMT_DEBUG_CNTL__VI                        = 0x43FF;
static constexpr u32 mmFMT4_FMT_DITHER_RAND_B_SEED__VI                = 0x43F5;
static constexpr u32 mmFMT4_FMT_DITHER_RAND_G_SEED__VI                = 0x43F4;
static constexpr u32 mmFMT4_FMT_DITHER_RAND_R_SEED__VI                = 0x43F3;
static constexpr u32 mmFMT4_FMT_DYNAMIC_EXP_CNTL__VI                  = 0x43ED;
static constexpr u32 mmFMT4_FMT_FORCE_DATA_0_1__VI                    = 0x43F0;
static constexpr u32 mmFMT4_FMT_FORCE_DATA_2_3__VI                    = 0x43F1;
static constexpr u32 mmFMT4_FMT_FORCE_OUTPUT_CNTL__VI                 = 0x43EF;
static constexpr u32 mmFMT4_FMT_TEMPORAL_DITHER_PATTERN_CONTROL__VI   = 0x43F6;
static constexpr u32 mmFMT4_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX__VI  = 0x43F7;
static constexpr u32 mmFMT4_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX__VI  = 0x43F8;
static constexpr u32 mmFMT4_FMT_TEST_DEBUG_DATA__VI                   = 0x43EC;
static constexpr u32 mmFMT4_FMT_TEST_DEBUG_INDEX__VI                  = 0x43EB;
static constexpr u32 mmFMT5_FMT_BIT_DEPTH_CONTROL__VI                 = 0x45F2;
static constexpr u32 mmFMT5_FMT_CLAMP_CNTL__VI                        = 0x45F9;
static constexpr u32 mmFMT5_FMT_CLAMP_COMPONENT_B__VI                 = 0x45EA;
static constexpr u32 mmFMT5_FMT_CLAMP_COMPONENT_G__VI                 = 0x45E9;
static constexpr u32 mmFMT5_FMT_CLAMP_COMPONENT_R__VI                 = 0x45E8;
static constexpr u32 mmFMT5_FMT_CONTROL__VI                           = 0x45EE;
static constexpr u32 mmFMT5_FMT_CRC_CNTL__VI                          = 0x45FA;
static constexpr u32 mmFMT5_FMT_CRC_SIG_BLUE_CONTROL__VI              = 0x45FE;
static constexpr u32 mmFMT5_FMT_CRC_SIG_BLUE_CONTROL_MASK__VI         = 0x45FC;
static constexpr u32 mmFMT5_FMT_CRC_SIG_RED_GREEN__VI                 = 0x45FD;
static constexpr u32 mmFMT5_FMT_CRC_SIG_RED_GREEN_MASK__VI            = 0x45FB;
static constexpr u32 mmFMT5_FMT_DEBUG_CNTL__VI                        = 0x45FF;
static constexpr u32 mmFMT5_FMT_DITHER_RAND_B_SEED__VI                = 0x45F5;
static constexpr u32 mmFMT5_FMT_DITHER_RAND_G_SEED__VI                = 0x45F4;
static constexpr u32 mmFMT5_FMT_DITHER_RAND_R_SEED__VI                = 0x45F3;
static constexpr u32 mmFMT5_FMT_DYNAMIC_EXP_CNTL__VI                  = 0x45ED;
static constexpr u32 mmFMT5_FMT_FORCE_DATA_0_1__VI                    = 0x45F0;
static constexpr u32 mmFMT5_FMT_FORCE_DATA_2_3__VI                    = 0x45F1;
static constexpr u32 mmFMT5_FMT_FORCE_OUTPUT_CNTL__VI                 = 0x45EF;
static constexpr u32 mmFMT5_FMT_TEMPORAL_DITHER_PATTERN_CONTROL__VI   = 0x45F6;
static constexpr u32 mmFMT5_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_S_MATRIX__VI  = 0x45F7;
static constexpr u32 mmFMT5_FMT_TEMPORAL_DITHER_PROGRAMMABLE_PATTERN_T_MATRIX__VI  = 0x45F8;
static constexpr u32 mmFMT5_FMT_TEST_DEBUG_DATA__VI                   = 0x45EC;
static constexpr u32 mmFMT5_FMT_TEST_DEBUG_INDEX__VI                  = 0x45EB;
static constexpr u32 mmFMT_CLAMP_COMPONENT_B__VI                      = 0x1BEA;
static constexpr u32 mmFMT_CLAMP_COMPONENT_G__VI                      = 0x1BE9;
static constexpr u32 mmFMT_CLAMP_COMPONENT_R__VI                      = 0x1BE8;
static constexpr u32 mmFMT_TEST_DEBUG_DATA__VI                        = 0x1BEC;
static constexpr u32 mmFMT_TEST_DEBUG_INDEX__VI                       = 0x1BEB;
static constexpr u32 mmGAMMA_CORR_CNTLA_END_CNTL1__VI                 = 0x46CE;
static constexpr u32 mmGAMMA_CORR_CNTLA_END_CNTL2__VI                 = 0x46CF;
static constexpr u32 mmGAMMA_CORR_CNTLA_REGION_0_1__VI                = 0x46D0;
static constexpr u32 mmGAMMA_CORR_CNTLA_REGION_10_11__VI              = 0x46D5;
static constexpr u32 mmGAMMA_CORR_CNTLA_REGION_12_13__VI              = 0x46D6;
static constexpr u32 mmGAMMA_CORR_CNTLA_REGION_14_15__VI              = 0x46D7;
static constexpr u32 mmGAMMA_CORR_CNTLA_REGION_2_3__VI                = 0x46D1;
static constexpr u32 mmGAMMA_CORR_CNTLA_REGION_4_5__VI                = 0x46D2;
static constexpr u32 mmGAMMA_CORR_CNTLA_REGION_6_7__VI                = 0x46D3;
static constexpr u32 mmGAMMA_CORR_CNTLA_REGION_8_9__VI                = 0x46D4;
static constexpr u32 mmGAMMA_CORR_CNTLA_SLOPE_CNTL__VI                = 0x46CD;
static constexpr u32 mmGAMMA_CORR_CNTLA_START_CNTL__VI                = 0x46CC;
static constexpr u32 mmGAMMA_CORR_CNTLB_END_CNTL1__VI                 = 0x46DA;
static constexpr u32 mmGAMMA_CORR_CNTLB_END_CNTL2__VI                 = 0x46DB;
static constexpr u32 mmGAMMA_CORR_CNTLB_REGION_0_1__VI                = 0x46DC;
static constexpr u32 mmGAMMA_CORR_CNTLB_REGION_10_11__VI              = 0x46E1;
static constexpr u32 mmGAMMA_CORR_CNTLB_REGION_12_13__VI              = 0x46E2;
static constexpr u32 mmGAMMA_CORR_CNTLB_REGION_14_15__VI              = 0x46E3;
static constexpr u32 mmGAMMA_CORR_CNTLB_REGION_2_3__VI                = 0x46DD;
static constexpr u32 mmGAMMA_CORR_CNTLB_REGION_4_5__VI                = 0x46DE;
static constexpr u32 mmGAMMA_CORR_CNTLB_REGION_6_7__VI                = 0x46DF;
static constexpr u32 mmGAMMA_CORR_CNTLB_REGION_8_9__VI                = 0x46E0;
static constexpr u32 mmGAMMA_CORR_CNTLB_SLOPE_CNTL__VI                = 0x46D9;
static constexpr u32 mmGAMMA_CORR_CNTLB_START_CNTL__VI                = 0x46D8;
static constexpr u32 mmGAMMA_CORR_CONTROL__VI                         = 0x46C8;
static constexpr u32 mmGAMMA_CORR_LUT_DATA__VI                        = 0x46CA;
static constexpr u32 mmGAMMA_CORR_LUT_INDEX__VI                       = 0x46C9;
static constexpr u32 mmGAMMA_CORR_LUT_WRITE_EN_MASK__VI               = 0x46CB;
static constexpr u32 mmGAMUT_REMAP_C11_C12__VI                        = 0x1A5A;
static constexpr u32 mmGAMUT_REMAP_C13_C14__VI                        = 0x1A5B;
static constexpr u32 mmGAMUT_REMAP_C21_C22__VI                        = 0x1A5C;
static constexpr u32 mmGAMUT_REMAP_C23_C24__VI                        = 0x1A5D;
static constexpr u32 mmGAMUT_REMAP_C31_C32__VI                        = 0x1A5E;
static constexpr u32 mmGAMUT_REMAP_C33_C34__VI                        = 0x1A5F;
static constexpr u32 mmGAMUT_REMAP_CONTROL__VI                        = 0x1A59;
static constexpr u32 mmGARLIC_COHE_CP_DMA_ME_COMMAND__VI              = 0x141B;
static constexpr u32 mmGARLIC_COHE_CP_DMA_PFP_COMMAND__VI             = 0x141C;
static constexpr u32 mmGARLIC_COHE_CP_DMA_PIO_COMMAND__VI             = 0x1424;
static constexpr u32 mmGARLIC_COHE_CP_RB0_WPTR__VI                    = 0x1415;
static constexpr u32 mmGARLIC_COHE_CP_RB1_WPTR__VI                    = 0x1416;
static constexpr u32 mmGARLIC_COHE_CP_RB2_WPTR__VI                    = 0x1417;
static constexpr u32 mmGARLIC_COHE_GARLIC_FLUSH_REQ__VI               = 0x1425;
static constexpr u32 mmGARLIC_COHE_SAM_SAB_RBI_WPTR__VI               = 0x141D;
static constexpr u32 mmGARLIC_COHE_SAM_SAB_RBO_WPTR__VI               = 0x141E;
static constexpr u32 mmGARLIC_COHE_SDMA0_GFX_RB_WPTR__VI              = 0x1419;
static constexpr u32 mmGARLIC_COHE_SDMA1_GFX_RB_WPTR__VI              = 0x141A;
static constexpr u32 mmGARLIC_COHE_SDMA2_GFX_RB_WPTR__VI              = 0x1422;
static constexpr u32 mmGARLIC_COHE_SDMA3_GFX_RB_WPTR__VI              = 0x1423;
static constexpr u32 mmGARLIC_COHE_UVD_RBC_RB_WPTR__VI                = 0x1418;
static constexpr u32 mmGARLIC_COHE_VCE_OUT_RB_WPTR__VI                = 0x141F;
static constexpr u32 mmGARLIC_COHE_VCE_RB_WPTR__VI                    = 0x1421;
static constexpr u32 mmGARLIC_COHE_VCE_RB_WPTR2__VI                   = 0x1420;
static constexpr u32 mmGC_CAC_CGTT_CLK_CTRL__VI                       = 0x3292;
static constexpr u32 mmGC_CAC_LKG_AGGR_LOWER__VI                      = 0x3296;
static constexpr u32 mmGC_CAC_LKG_AGGR_UPPER__VI                      = 0x3297;
static constexpr u32 mmGC_USER_SHADER_RATE_CONFIG__VI                 = 0x2313;
static constexpr u32 mmGDS_CS_CTXSW_CNT0__VI                          = 0x334E;
static constexpr u32 mmGDS_CS_CTXSW_CNT1__VI                          = 0x334F;
static constexpr u32 mmGDS_CS_CTXSW_CNT2__VI                          = 0x3350;
static constexpr u32 mmGDS_CS_CTXSW_CNT3__VI                          = 0x3351;
static constexpr u32 mmGDS_CS_CTXSW_STATUS__VI                        = 0x334D;
static constexpr u32 mmGDS_DSM_CNTL__VI                               = 0x25CA;
static constexpr u32 mmGDS_EDC_CNT__VI                                = 0x25C5;
static constexpr u32 mmGDS_EDC_GRBM_CNT__VI                           = 0x25C6;
static constexpr u32 mmGDS_EDC_OA_DED__VI                             = 0x25C7;
static constexpr u32 mmGDS_GFX_CTXSW_STATUS__VI                       = 0x3352;
static constexpr u32 mmGDS_PS0_CTXSW_CNT0__VI                         = 0x3357;
static constexpr u32 mmGDS_PS0_CTXSW_CNT1__VI                         = 0x3358;
static constexpr u32 mmGDS_PS0_CTXSW_CNT2__VI                         = 0x3359;
static constexpr u32 mmGDS_PS0_CTXSW_CNT3__VI                         = 0x335A;
static constexpr u32 mmGDS_PS1_CTXSW_CNT0__VI                         = 0x335B;
static constexpr u32 mmGDS_PS1_CTXSW_CNT1__VI                         = 0x335C;
static constexpr u32 mmGDS_PS1_CTXSW_CNT2__VI                         = 0x335D;
static constexpr u32 mmGDS_PS1_CTXSW_CNT3__VI                         = 0x335E;
static constexpr u32 mmGDS_PS2_CTXSW_CNT0__VI                         = 0x335F;
static constexpr u32 mmGDS_PS2_CTXSW_CNT1__VI                         = 0x3360;
static constexpr u32 mmGDS_PS2_CTXSW_CNT2__VI                         = 0x3361;
static constexpr u32 mmGDS_PS2_CTXSW_CNT3__VI                         = 0x3362;
static constexpr u32 mmGDS_PS3_CTXSW_CNT0__VI                         = 0x3363;
static constexpr u32 mmGDS_PS3_CTXSW_CNT1__VI                         = 0x3364;
static constexpr u32 mmGDS_PS3_CTXSW_CNT2__VI                         = 0x3365;
static constexpr u32 mmGDS_PS3_CTXSW_CNT3__VI                         = 0x3366;
static constexpr u32 mmGDS_PS4_CTXSW_CNT0__VI                         = 0x3367;
static constexpr u32 mmGDS_PS4_CTXSW_CNT1__VI                         = 0x3368;
static constexpr u32 mmGDS_PS4_CTXSW_CNT2__VI                         = 0x3369;
static constexpr u32 mmGDS_PS4_CTXSW_CNT3__VI                         = 0x336A;
static constexpr u32 mmGDS_PS5_CTXSW_CNT0__VI                         = 0x336B;
static constexpr u32 mmGDS_PS5_CTXSW_CNT1__VI                         = 0x336C;
static constexpr u32 mmGDS_PS5_CTXSW_CNT2__VI                         = 0x336D;
static constexpr u32 mmGDS_PS5_CTXSW_CNT3__VI                         = 0x336E;
static constexpr u32 mmGDS_PS6_CTXSW_CNT0__VI                         = 0x336F;
static constexpr u32 mmGDS_PS6_CTXSW_CNT1__VI                         = 0x3370;
static constexpr u32 mmGDS_PS6_CTXSW_CNT2__VI                         = 0x3371;
static constexpr u32 mmGDS_PS6_CTXSW_CNT3__VI                         = 0x3372;
static constexpr u32 mmGDS_PS7_CTXSW_CNT0__VI                         = 0x3373;
static constexpr u32 mmGDS_PS7_CTXSW_CNT1__VI                         = 0x3374;
static constexpr u32 mmGDS_PS7_CTXSW_CNT2__VI                         = 0x3375;
static constexpr u32 mmGDS_PS7_CTXSW_CNT3__VI                         = 0x3376;
static constexpr u32 mmGDS_VS_CTXSW_CNT0__VI                          = 0x3353;
static constexpr u32 mmGDS_VS_CTXSW_CNT1__VI                          = 0x3354;
static constexpr u32 mmGDS_VS_CTXSW_CNT2__VI                          = 0x3355;
static constexpr u32 mmGDS_VS_CTXSW_CNT3__VI                          = 0x3356;
static constexpr u32 mmGENERIC_I2C_CONTROL__VI                        = 0x16F4;
static constexpr u32 mmGENERIC_I2C_DATA__VI                           = 0x16FA;
static constexpr u32 mmGENERIC_I2C_INTERRUPT_CONTROL__VI              = 0x16F5;
static constexpr u32 mmGENERIC_I2C_PIN_DEBUG__VI                      = 0x16FC;
static constexpr u32 mmGENERIC_I2C_PIN_SELECTION__VI                  = 0x16FB;
static constexpr u32 mmGENERIC_I2C_SETUP__VI                          = 0x16F8;
static constexpr u32 mmGENERIC_I2C_SPEED__VI                          = 0x16F7;
static constexpr u32 mmGENERIC_I2C_STATUS__VI                         = 0x16F6;
static constexpr u32 mmGENERIC_I2C_TRANSACTION__VI                    = 0x16F9;
static constexpr u32 mmGMCON_LPT_TARGET__VI                           = 0x0D53;
static constexpr u32 mmGPU_BIST_CONTROL__VI                           = 0xF835;
static constexpr u32 mmGRBM_CAM_DATA__SI__CI                          = 0x3001;
static constexpr u32 mmGRBM_CAM_DATA__VI                              = 0xF83F;
static constexpr u32 mmGRBM_CAM_INDEX__SI__CI                         = 0x3000;
static constexpr u32 mmGRBM_CAM_INDEX__VI                             = 0xF83E;
static constexpr u32 mmGRBM_DSM_BYPASS__VI                            = 0x201E;
static constexpr u32 mmGRBM_HYP_CAM_DATA__VI                          = 0xF83F;
static constexpr u32 mmGRBM_HYP_CAM_INDEX__VI                         = 0xF83E;
static constexpr u32 mmGRBM_TRAP_ADDR__VI                             = 0x201A;
static constexpr u32 mmGRBM_TRAP_ADDR_MSK__VI                         = 0x201B;
static constexpr u32 mmGRBM_TRAP_OP__VI                               = 0x2019;
static constexpr u32 mmGRBM_TRAP_WD__VI                               = 0x201C;
static constexpr u32 mmGRBM_TRAP_WD_MSK__VI                           = 0x201D;
static constexpr u32 mmGRBM_WRITE_ERROR__VI                           = 0x201F;
static constexpr u32 mmGRPH_FLIP_RATE_CNTL__VI                        = 0x1A8E;
static constexpr u32 mmGRPH_STEREOSYNC_FLIP__VI                       = 0x1A97;
static constexpr u32 mmGRPH_XDMA_CACHE_UNDERFLOW_DET_CNTL__VI         = 0x1A9F;
static constexpr u32 mmGRPH_XDMA_CACHE_UNDERFLOW_DET_STATUS__VI       = 0x1ABF;
static constexpr u32 mmGRPH_XDMA_RECOVERY_SURFACE_ADDRESS__VI         = 0x1ABD;
static constexpr u32 mmGRPH_XDMA_RECOVERY_SURFACE_ADDRESS_HIGH__VI    = 0x1ABE;
static constexpr u32 mmGSKT_CONTROL__VI                               = 0x14BF;
static constexpr u32 mmHDMI_ACR_32_0__VI                              = 0x4A2E;
static constexpr u32 mmHDMI_ACR_32_1__VI                              = 0x4A2F;
static constexpr u32 mmHDMI_ACR_44_0__VI                              = 0x4A30;
static constexpr u32 mmHDMI_ACR_44_1__VI                              = 0x4A31;
static constexpr u32 mmHDMI_ACR_48_0__VI                              = 0x4A32;
static constexpr u32 mmHDMI_ACR_48_1__VI                              = 0x4A33;
static constexpr u32 mmHDMI_ACR_PACKET_CONTROL__VI                    = 0x4A0C;
static constexpr u32 mmHDMI_ACR_STATUS_0__VI                          = 0x4A34;
static constexpr u32 mmHDMI_ACR_STATUS_1__VI                          = 0x4A35;
static constexpr u32 mmHDMI_AUDIO_PACKET_CONTROL__VI                  = 0x4A0B;
static constexpr u32 mmHDMI_CONTROL__VI                               = 0x4A09;
static constexpr u32 mmHDMI_GC__VI                                    = 0x4A13;
static constexpr u32 mmHDMI_GENERIC_PACKET_CONTROL0__VI               = 0x4A10;
static constexpr u32 mmHDMI_GENERIC_PACKET_CONTROL1__VI               = 0x4A2D;
static constexpr u32 mmHDMI_INFOFRAME_CONTROL0__VI                    = 0x4A0E;
static constexpr u32 mmHDMI_INFOFRAME_CONTROL1__VI                    = 0x4A0F;
static constexpr u32 mmHDMI_STATUS__VI                                = 0x4A0A;
static constexpr u32 mmHDMI_VBI_PACKET_CONTROL__VI                    = 0x4A0D;
static constexpr u32 mmHDP_ADDR_CONFIG__VI                            = 0x0BD2;
static constexpr u32 mmHDP_MEMIO_ADDR__VI                             = 0x0BF7;
static constexpr u32 mmHDP_MEMIO_CNTL__VI                             = 0x0BF6;
static constexpr u32 mmHDP_MEMIO_RD_DATA__VI                          = 0x0BFA;
static constexpr u32 mmHDP_MEMIO_STATUS__VI                           = 0x0BF8;
static constexpr u32 mmHDP_MEMIO_WR_DATA__VI                          = 0x0BF9;
static constexpr u32 mmHDP_MEM_POWER_LS__VI                           = 0x0BD4;
static constexpr u32 mmHDP_MISC_CNTL__VI                              = 0x0BD3;
static constexpr u32 mmHDP_NONSURFACE_PREFETCH__VI                    = 0x0BD5;
static constexpr u32 mmHDP_VF_ENABLE__VI                              = 0x0BFB;
static constexpr u32 mmHDP_XDP_BARS_ADDR_39_36__VI                    = 0x0C44;
static constexpr u32 mmHPD0_DC_HPD_CONTROL__VI                        = 0x189A;
static constexpr u32 mmHPD0_DC_HPD_FAST_TRAIN_CNTL__VI                = 0x189B;
static constexpr u32 mmHPD0_DC_HPD_INT_CONTROL__VI                    = 0x1899;
static constexpr u32 mmHPD0_DC_HPD_INT_STATUS__VI                     = 0x1898;
static constexpr u32 mmHPD0_DC_HPD_TOGGLE_FILT_CNTL__VI               = 0x189C;
static constexpr u32 mmHPD1_DC_HPD_CONTROL__VI                        = 0x18A2;
static constexpr u32 mmHPD1_DC_HPD_FAST_TRAIN_CNTL__VI                = 0x18A3;
static constexpr u32 mmHPD1_DC_HPD_INT_CONTROL__VI                    = 0x18A1;
static constexpr u32 mmHPD1_DC_HPD_INT_STATUS__VI                     = 0x18A0;
static constexpr u32 mmHPD1_DC_HPD_TOGGLE_FILT_CNTL__VI               = 0x18A4;
static constexpr u32 mmHPD2_DC_HPD_CONTROL__VI                        = 0x18AA;
static constexpr u32 mmHPD2_DC_HPD_FAST_TRAIN_CNTL__VI                = 0x18AB;
static constexpr u32 mmHPD2_DC_HPD_INT_CONTROL__VI                    = 0x18A9;
static constexpr u32 mmHPD2_DC_HPD_INT_STATUS__VI                     = 0x18A8;
static constexpr u32 mmHPD2_DC_HPD_TOGGLE_FILT_CNTL__VI               = 0x18AC;
static constexpr u32 mmHPD3_DC_HPD_CONTROL__VI                        = 0x18B2;
static constexpr u32 mmHPD3_DC_HPD_FAST_TRAIN_CNTL__VI                = 0x18B3;
static constexpr u32 mmHPD3_DC_HPD_INT_CONTROL__VI                    = 0x18B1;
static constexpr u32 mmHPD3_DC_HPD_INT_STATUS__VI                     = 0x18B0;
static constexpr u32 mmHPD3_DC_HPD_TOGGLE_FILT_CNTL__VI               = 0x18B4;
static constexpr u32 mmHPD4_DC_HPD_CONTROL__VI                        = 0x18BA;
static constexpr u32 mmHPD4_DC_HPD_FAST_TRAIN_CNTL__VI                = 0x18BB;
static constexpr u32 mmHPD4_DC_HPD_INT_CONTROL__VI                    = 0x18B9;
static constexpr u32 mmHPD4_DC_HPD_INT_STATUS__VI                     = 0x18B8;
static constexpr u32 mmHPD4_DC_HPD_TOGGLE_FILT_CNTL__VI               = 0x18BC;
static constexpr u32 mmHPD5_DC_HPD_CONTROL__VI                        = 0x18C2;
static constexpr u32 mmHPD5_DC_HPD_FAST_TRAIN_CNTL__VI                = 0x18C3;
static constexpr u32 mmHPD5_DC_HPD_INT_CONTROL__VI                    = 0x18C1;
static constexpr u32 mmHPD5_DC_HPD_INT_STATUS__VI                     = 0x18C0;
static constexpr u32 mmHPD5_DC_HPD_TOGGLE_FILT_CNTL__VI               = 0x18C4;
static constexpr u32 mmHW_ROTATION__VI                                = 0x1A9E;
static constexpr u32 mmIH_ACTIVE_FCN_ID__VI                           = 0x0E43;
static constexpr u32 mmIH_CLIENT_MAY_SEND_INCOMPLETE_INT__VI          = 0x0E4B;
static constexpr u32 mmIH_CNTL__SI__CI                                = 0x0F86;
static constexpr u32 mmIH_CNTL__VI                                    = 0x0E36;
static constexpr u32 mmIH_DEBUG__VI                                   = 0x0E3C;
static constexpr u32 mmIH_DOORBELL_RPTR__VI                           = 0x0E42;
static constexpr u32 mmIH_DSM_MATCH_DATA_CONTROL__VI                  = 0x0E41;
static constexpr u32 mmIH_DSM_MATCH_FIELD_CONTROL__VI                 = 0x0E40;
static constexpr u32 mmIH_DSM_MATCH_VALUE_BIT_31_0__VI                = 0x0E3D;
static constexpr u32 mmIH_DSM_MATCH_VALUE_BIT_63_32__VI               = 0x0E3E;
static constexpr u32 mmIH_DSM_MATCH_VALUE_BIT_95_64__VI               = 0x0E3F;
static constexpr u32 mmIH_LEVEL_INTR_MASK__VI                         = 0x0E49;
static constexpr u32 mmIH_LEVEL_STATUS__SI__CI                        = 0x0F87;
static constexpr u32 mmIH_LEVEL_STATUS__VI                            = 0x0E37;
static constexpr u32 mmIH_PERFCOUNTER0_RESULT__VI                     = 0x0E3A;
static constexpr u32 mmIH_PERFCOUNTER1_RESULT__VI                     = 0x0E3B;
static constexpr u32 mmIH_PERFMON_CNTL__VI                            = 0x0E39;
static constexpr u32 mmIH_RB_BASE__SI__CI                             = 0x0F81;
static constexpr u32 mmIH_RB_BASE__VI                                 = 0x0E31;
static constexpr u32 mmIH_RB_CNTL__SI__CI                             = 0x0F80;
static constexpr u32 mmIH_RB_CNTL__VI                                 = 0x0E30;
static constexpr u32 mmIH_RB_RPTR__SI__CI                             = 0x0F82;
static constexpr u32 mmIH_RB_RPTR__VI                                 = 0x0E32;
static constexpr u32 mmIH_RB_WPTR__SI__CI                             = 0x0F83;
static constexpr u32 mmIH_RB_WPTR__VI                                 = 0x0E33;
static constexpr u32 mmIH_RB_WPTR_ADDR_HI__SI__CI                     = 0x0F84;
static constexpr u32 mmIH_RB_WPTR_ADDR_HI__VI                         = 0x0E34;
static constexpr u32 mmIH_RB_WPTR_ADDR_LO__SI__CI                     = 0x0F85;
static constexpr u32 mmIH_RB_WPTR_ADDR_LO__VI                         = 0x0E35;
static constexpr u32 mmIH_RESET_INCOMPLETE_INT_CNTL__VI               = 0x0E4A;
static constexpr u32 mmIH_STATUS__SI__CI                              = 0x0F88;
static constexpr u32 mmIH_STATUS__VI                                  = 0x0E38;
static constexpr u32 mmIH_VERSION__VI                                 = 0x0E48;
static constexpr u32 mmIH_VF_ENABLE__VI                               = 0x0E45;
static constexpr u32 mmIH_VF_RB_BIF_STATUS__VI                        = 0x0E47;
static constexpr u32 mmIH_VF_RB_STATUS__VI                            = 0x0E44;
static constexpr u32 mmIH_VIRT_RESET_REQ__VI                          = 0x0E46;
static constexpr u32 mmIH_VMID_0_LUT__VI                              = 0x0E00;
static constexpr u32 mmIH_VMID_10_LUT__VI                             = 0x0E0A;
static constexpr u32 mmIH_VMID_11_LUT__VI                             = 0x0E0B;
static constexpr u32 mmIH_VMID_12_LUT__VI                             = 0x0E0C;
static constexpr u32 mmIH_VMID_13_LUT__VI                             = 0x0E0D;
static constexpr u32 mmIH_VMID_14_LUT__VI                             = 0x0E0E;
static constexpr u32 mmIH_VMID_15_LUT__VI                             = 0x0E0F;
static constexpr u32 mmIH_VMID_1_LUT__VI                              = 0x0E01;
static constexpr u32 mmIH_VMID_2_LUT__VI                              = 0x0E02;
static constexpr u32 mmIH_VMID_3_LUT__VI                              = 0x0E03;
static constexpr u32 mmIH_VMID_4_LUT__VI                              = 0x0E04;
static constexpr u32 mmIH_VMID_5_LUT__VI                              = 0x0E05;
static constexpr u32 mmIH_VMID_6_LUT__VI                              = 0x0E06;
static constexpr u32 mmIH_VMID_7_LUT__VI                              = 0x0E07;
static constexpr u32 mmIH_VMID_8_LUT__VI                              = 0x0E08;
static constexpr u32 mmIH_VMID_9_LUT__VI                              = 0x0E09;
static constexpr u32 mmINPUT_CSC_C11_C12__VI                          = 0x1A36;
static constexpr u32 mmINPUT_CSC_C11_C12_A__VI                        = 0x46A6;
static constexpr u32 mmINPUT_CSC_C11_C12_B__VI                        = 0x46AC;
static constexpr u32 mmINPUT_CSC_C13_C14__VI                          = 0x1A37;
static constexpr u32 mmINPUT_CSC_C13_C14_A__VI                        = 0x46A7;
static constexpr u32 mmINPUT_CSC_C13_C14_B__VI                        = 0x46AD;
static constexpr u32 mmINPUT_CSC_C21_C22__VI                          = 0x1A38;
static constexpr u32 mmINPUT_CSC_C21_C22_A__VI                        = 0x46A8;
static constexpr u32 mmINPUT_CSC_C21_C22_B__VI                        = 0x46AE;
static constexpr u32 mmINPUT_CSC_C23_C24__VI                          = 0x1A39;
static constexpr u32 mmINPUT_CSC_C23_C24_A__VI                        = 0x46A9;
static constexpr u32 mmINPUT_CSC_C23_C24_B__VI                        = 0x46AF;
static constexpr u32 mmINPUT_CSC_C31_C32__VI                          = 0x1A3A;
static constexpr u32 mmINPUT_CSC_C31_C32_A__VI                        = 0x46AA;
static constexpr u32 mmINPUT_CSC_C31_C32_B__VI                        = 0x46B0;
static constexpr u32 mmINPUT_CSC_C33_C34__VI                          = 0x1A3B;
static constexpr u32 mmINPUT_CSC_C33_C34_A__VI                        = 0x46AB;
static constexpr u32 mmINPUT_CSC_C33_C34_B__VI                        = 0x46B1;
static constexpr u32 mmINPUT_CSC_CONTROL__VI                          = 0x1A35;
static constexpr u32 mmINPUT_GAMMA_CONTROL__VI                        = 0x1A10;
static constexpr u32 mmKEY_CONTROL__VI                                = 0x1A53;
static constexpr u32 mmKEY_RANGE_ALPHA__VI                            = 0x1A54;
static constexpr u32 mmKEY_RANGE_BLUE__VI                             = 0x1A57;
static constexpr u32 mmKEY_RANGE_GREEN__VI                            = 0x1A56;
static constexpr u32 mmKEY_RANGE_RED__VI                              = 0x1A55;
static constexpr u32 mmLB0_DC_MVP_LB_CONTROL__VI                      = 0x1AE3;
static constexpr u32 mmLB0_LB_BLACK_KEYER_B_CB__VI                    = 0x1ACF;
static constexpr u32 mmLB0_LB_BLACK_KEYER_G_Y__VI                     = 0x1ACE;
static constexpr u32 mmLB0_LB_BLACK_KEYER_R_CR__VI                    = 0x1ACD;
static constexpr u32 mmLB0_LB_BUFFER_LEVEL_STATUS__VI                 = 0x1AD7;
static constexpr u32 mmLB0_LB_BUFFER_STATUS__VI                       = 0x1ADA;
static constexpr u32 mmLB0_LB_BUFFER_URGENCY_CTRL__VI                 = 0x1AD8;
static constexpr u32 mmLB0_LB_BUFFER_URGENCY_STATUS__VI               = 0x1AD9;
static constexpr u32 mmLB0_LB_DATA_FORMAT__VI                         = 0x1AC0;
static constexpr u32 mmLB0_LB_DEBUG__VI                               = 0x1AE4;
static constexpr u32 mmLB0_LB_DEBUG2__VI                              = 0x1AE5;
static constexpr u32 mmLB0_LB_DEBUG3__VI                              = 0x1AE6;
static constexpr u32 mmLB0_LB_DESKTOP_HEIGHT__VI                      = 0x1AC3;
static constexpr u32 mmLB0_LB_INTERRUPT_MASK__VI                      = 0x1AC8;
static constexpr u32 mmLB0_LB_KEYER_COLOR_B_CB__VI                    = 0x1AD3;
static constexpr u32 mmLB0_LB_KEYER_COLOR_CTRL__VI                    = 0x1AD0;
static constexpr u32 mmLB0_LB_KEYER_COLOR_G_Y__VI                     = 0x1AD2;
static constexpr u32 mmLB0_LB_KEYER_COLOR_REP_B_CB__VI                = 0x1AD6;
static constexpr u32 mmLB0_LB_KEYER_COLOR_REP_G_Y__VI                 = 0x1AD5;
static constexpr u32 mmLB0_LB_KEYER_COLOR_REP_R_CR__VI                = 0x1AD4;
static constexpr u32 mmLB0_LB_KEYER_COLOR_R_CR__VI                    = 0x1AD1;
static constexpr u32 mmLB0_LB_MEMORY_CTRL__VI                         = 0x1AC1;
static constexpr u32 mmLB0_LB_MEMORY_SIZE_STATUS__VI                  = 0x1AC2;
static constexpr u32 mmLB0_LB_NO_OUTSTANDING_REQ_STATUS__VI           = 0x1ADC;
static constexpr u32 mmLB0_LB_SNAPSHOT_V_COUNTER__VI                  = 0x1AC7;
static constexpr u32 mmLB0_LB_SYNC_RESET_SEL__VI                      = 0x1ACC;
static constexpr u32 mmLB0_LB_VBLANK_STATUS__VI                       = 0x1ACB;
static constexpr u32 mmLB0_LB_VLINE2_START_END__VI                    = 0x1AC5;
static constexpr u32 mmLB0_LB_VLINE2_STATUS__VI                       = 0x1ACA;
static constexpr u32 mmLB0_LB_VLINE_START_END__VI                     = 0x1AC4;
static constexpr u32 mmLB0_LB_VLINE_STATUS__VI                        = 0x1AC9;
static constexpr u32 mmLB0_LB_V_COUNTER__VI                           = 0x1AC6;
static constexpr u32 mmLB0_MVP_AFR_FLIP_FIFO_CNTL__VI                 = 0x1AE1;
static constexpr u32 mmLB0_MVP_AFR_FLIP_MODE__VI                      = 0x1AE0;
static constexpr u32 mmLB0_MVP_FLIP_LINE_NUM_INSERT__VI               = 0x1AE2;
static constexpr u32 mmLB1_DC_MVP_LB_CONTROL__VI                      = 0x1CE3;
static constexpr u32 mmLB1_LB_BLACK_KEYER_B_CB__VI                    = 0x1CCF;
static constexpr u32 mmLB1_LB_BLACK_KEYER_G_Y__VI                     = 0x1CCE;
static constexpr u32 mmLB1_LB_BLACK_KEYER_R_CR__VI                    = 0x1CCD;
static constexpr u32 mmLB1_LB_BUFFER_LEVEL_STATUS__VI                 = 0x1CD7;
static constexpr u32 mmLB1_LB_BUFFER_STATUS__VI                       = 0x1CDA;
static constexpr u32 mmLB1_LB_BUFFER_URGENCY_CTRL__VI                 = 0x1CD8;
static constexpr u32 mmLB1_LB_BUFFER_URGENCY_STATUS__VI               = 0x1CD9;
static constexpr u32 mmLB1_LB_DATA_FORMAT__VI                         = 0x1CC0;
static constexpr u32 mmLB1_LB_DEBUG__VI                               = 0x1CE4;
static constexpr u32 mmLB1_LB_DEBUG2__VI                              = 0x1CE5;
static constexpr u32 mmLB1_LB_DEBUG3__VI                              = 0x1CE6;
static constexpr u32 mmLB1_LB_DESKTOP_HEIGHT__VI                      = 0x1CC3;
static constexpr u32 mmLB1_LB_INTERRUPT_MASK__VI                      = 0x1CC8;
static constexpr u32 mmLB1_LB_KEYER_COLOR_B_CB__VI                    = 0x1CD3;
static constexpr u32 mmLB1_LB_KEYER_COLOR_CTRL__VI                    = 0x1CD0;
static constexpr u32 mmLB1_LB_KEYER_COLOR_G_Y__VI                     = 0x1CD2;
static constexpr u32 mmLB1_LB_KEYER_COLOR_REP_B_CB__VI                = 0x1CD6;
static constexpr u32 mmLB1_LB_KEYER_COLOR_REP_G_Y__VI                 = 0x1CD5;
static constexpr u32 mmLB1_LB_KEYER_COLOR_REP_R_CR__VI                = 0x1CD4;
static constexpr u32 mmLB1_LB_KEYER_COLOR_R_CR__VI                    = 0x1CD1;
static constexpr u32 mmLB1_LB_MEMORY_CTRL__VI                         = 0x1CC1;
static constexpr u32 mmLB1_LB_MEMORY_SIZE_STATUS__VI                  = 0x1CC2;
static constexpr u32 mmLB1_LB_NO_OUTSTANDING_REQ_STATUS__VI           = 0x1CDC;
static constexpr u32 mmLB1_LB_SNAPSHOT_V_COUNTER__VI                  = 0x1CC7;
static constexpr u32 mmLB1_LB_SYNC_RESET_SEL__VI                      = 0x1CCC;
static constexpr u32 mmLB1_LB_TEST_DEBUG_DATA__VI                     = 0x1CFF;
static constexpr u32 mmLB1_LB_TEST_DEBUG_INDEX__VI                    = 0x1CFE;
static constexpr u32 mmLB1_LB_VBLANK_STATUS__VI                       = 0x1CCB;
static constexpr u32 mmLB1_LB_VLINE2_START_END__VI                    = 0x1CC5;
static constexpr u32 mmLB1_LB_VLINE2_STATUS__VI                       = 0x1CCA;
static constexpr u32 mmLB1_LB_VLINE_START_END__VI                     = 0x1CC4;
static constexpr u32 mmLB1_LB_VLINE_STATUS__VI                        = 0x1CC9;
static constexpr u32 mmLB1_LB_V_COUNTER__VI                           = 0x1CC6;
static constexpr u32 mmLB1_MVP_AFR_FLIP_FIFO_CNTL__VI                 = 0x1CE1;
static constexpr u32 mmLB1_MVP_AFR_FLIP_MODE__VI                      = 0x1CE0;
static constexpr u32 mmLB1_MVP_FLIP_LINE_NUM_INSERT__VI               = 0x1CE2;
static constexpr u32 mmLB2_DC_MVP_LB_CONTROL__VI                      = 0x1EE3;
static constexpr u32 mmLB2_LB_BLACK_KEYER_B_CB__VI                    = 0x1ECF;
static constexpr u32 mmLB2_LB_BLACK_KEYER_G_Y__VI                     = 0x1ECE;
static constexpr u32 mmLB2_LB_BLACK_KEYER_R_CR__VI                    = 0x1ECD;
static constexpr u32 mmLB2_LB_BUFFER_LEVEL_STATUS__VI                 = 0x1ED7;
static constexpr u32 mmLB2_LB_BUFFER_STATUS__VI                       = 0x1EDA;
static constexpr u32 mmLB2_LB_BUFFER_URGENCY_CTRL__VI                 = 0x1ED8;
static constexpr u32 mmLB2_LB_BUFFER_URGENCY_STATUS__VI               = 0x1ED9;
static constexpr u32 mmLB2_LB_DATA_FORMAT__VI                         = 0x1EC0;
static constexpr u32 mmLB2_LB_DEBUG__VI                               = 0x1EE4;
static constexpr u32 mmLB2_LB_DEBUG2__VI                              = 0x1EE5;
static constexpr u32 mmLB2_LB_DEBUG3__VI                              = 0x1EE6;
static constexpr u32 mmLB2_LB_DESKTOP_HEIGHT__VI                      = 0x1EC3;
static constexpr u32 mmLB2_LB_INTERRUPT_MASK__VI                      = 0x1EC8;
static constexpr u32 mmLB2_LB_KEYER_COLOR_B_CB__VI                    = 0x1ED3;
static constexpr u32 mmLB2_LB_KEYER_COLOR_CTRL__VI                    = 0x1ED0;
static constexpr u32 mmLB2_LB_KEYER_COLOR_G_Y__VI                     = 0x1ED2;
static constexpr u32 mmLB2_LB_KEYER_COLOR_REP_B_CB__VI                = 0x1ED6;
static constexpr u32 mmLB2_LB_KEYER_COLOR_REP_G_Y__VI                 = 0x1ED5;
static constexpr u32 mmLB2_LB_KEYER_COLOR_REP_R_CR__VI                = 0x1ED4;
static constexpr u32 mmLB2_LB_KEYER_COLOR_R_CR__VI                    = 0x1ED1;
static constexpr u32 mmLB2_LB_MEMORY_CTRL__VI                         = 0x1EC1;
static constexpr u32 mmLB2_LB_MEMORY_SIZE_STATUS__VI                  = 0x1EC2;
static constexpr u32 mmLB2_LB_NO_OUTSTANDING_REQ_STATUS__VI           = 0x1EDC;
static constexpr u32 mmLB2_LB_SNAPSHOT_V_COUNTER__VI                  = 0x1EC7;
static constexpr u32 mmLB2_LB_SYNC_RESET_SEL__VI                      = 0x1ECC;
static constexpr u32 mmLB2_LB_TEST_DEBUG_DATA__VI                     = 0x1EFF;
static constexpr u32 mmLB2_LB_TEST_DEBUG_INDEX__VI                    = 0x1EFE;
static constexpr u32 mmLB2_LB_VBLANK_STATUS__VI                       = 0x1ECB;
static constexpr u32 mmLB2_LB_VLINE2_START_END__VI                    = 0x1EC5;
static constexpr u32 mmLB2_LB_VLINE2_STATUS__VI                       = 0x1ECA;
static constexpr u32 mmLB2_LB_VLINE_START_END__VI                     = 0x1EC4;
static constexpr u32 mmLB2_LB_VLINE_STATUS__VI                        = 0x1EC9;
static constexpr u32 mmLB2_LB_V_COUNTER__VI                           = 0x1EC6;
static constexpr u32 mmLB2_MVP_AFR_FLIP_FIFO_CNTL__VI                 = 0x1EE1;
static constexpr u32 mmLB2_MVP_AFR_FLIP_MODE__VI                      = 0x1EE0;
static constexpr u32 mmLB2_MVP_FLIP_LINE_NUM_INSERT__VI               = 0x1EE2;
static constexpr u32 mmLB3_DC_MVP_LB_CONTROL__VI                      = 0x40E3;
static constexpr u32 mmLB3_LB_BLACK_KEYER_B_CB__VI                    = 0x40CF;
static constexpr u32 mmLB3_LB_BLACK_KEYER_G_Y__VI                     = 0x40CE;
static constexpr u32 mmLB3_LB_BLACK_KEYER_R_CR__VI                    = 0x40CD;
static constexpr u32 mmLB3_LB_BUFFER_LEVEL_STATUS__VI                 = 0x40D7;
static constexpr u32 mmLB3_LB_BUFFER_STATUS__VI                       = 0x40DA;
static constexpr u32 mmLB3_LB_BUFFER_URGENCY_CTRL__VI                 = 0x40D8;
static constexpr u32 mmLB3_LB_BUFFER_URGENCY_STATUS__VI               = 0x40D9;
static constexpr u32 mmLB3_LB_DATA_FORMAT__VI                         = 0x40C0;
static constexpr u32 mmLB3_LB_DEBUG__VI                               = 0x40E4;
static constexpr u32 mmLB3_LB_DEBUG2__VI                              = 0x40E5;
static constexpr u32 mmLB3_LB_DEBUG3__VI                              = 0x40E6;
static constexpr u32 mmLB3_LB_DESKTOP_HEIGHT__VI                      = 0x40C3;
static constexpr u32 mmLB3_LB_INTERRUPT_MASK__VI                      = 0x40C8;
static constexpr u32 mmLB3_LB_KEYER_COLOR_B_CB__VI                    = 0x40D3;
static constexpr u32 mmLB3_LB_KEYER_COLOR_CTRL__VI                    = 0x40D0;
static constexpr u32 mmLB3_LB_KEYER_COLOR_G_Y__VI                     = 0x40D2;
static constexpr u32 mmLB3_LB_KEYER_COLOR_REP_B_CB__VI                = 0x40D6;
static constexpr u32 mmLB3_LB_KEYER_COLOR_REP_G_Y__VI                 = 0x40D5;
static constexpr u32 mmLB3_LB_KEYER_COLOR_REP_R_CR__VI                = 0x40D4;
static constexpr u32 mmLB3_LB_KEYER_COLOR_R_CR__VI                    = 0x40D1;
static constexpr u32 mmLB3_LB_MEMORY_CTRL__VI                         = 0x40C1;
static constexpr u32 mmLB3_LB_MEMORY_SIZE_STATUS__VI                  = 0x40C2;
static constexpr u32 mmLB3_LB_NO_OUTSTANDING_REQ_STATUS__VI           = 0x40DC;
static constexpr u32 mmLB3_LB_SNAPSHOT_V_COUNTER__VI                  = 0x40C7;
static constexpr u32 mmLB3_LB_SYNC_RESET_SEL__VI                      = 0x40CC;
static constexpr u32 mmLB3_LB_TEST_DEBUG_DATA__VI                     = 0x40FF;
static constexpr u32 mmLB3_LB_TEST_DEBUG_INDEX__VI                    = 0x40FE;
static constexpr u32 mmLB3_LB_VBLANK_STATUS__VI                       = 0x40CB;
static constexpr u32 mmLB3_LB_VLINE2_START_END__VI                    = 0x40C5;
static constexpr u32 mmLB3_LB_VLINE2_STATUS__VI                       = 0x40CA;
static constexpr u32 mmLB3_LB_VLINE_START_END__VI                     = 0x40C4;
static constexpr u32 mmLB3_LB_VLINE_STATUS__VI                        = 0x40C9;
static constexpr u32 mmLB3_LB_V_COUNTER__VI                           = 0x40C6;
static constexpr u32 mmLB3_MVP_AFR_FLIP_FIFO_CNTL__VI                 = 0x40E1;
static constexpr u32 mmLB3_MVP_AFR_FLIP_MODE__VI                      = 0x40E0;
static constexpr u32 mmLB3_MVP_FLIP_LINE_NUM_INSERT__VI               = 0x40E2;
static constexpr u32 mmLB4_DC_MVP_LB_CONTROL__VI                      = 0x42E3;
static constexpr u32 mmLB4_LB_BLACK_KEYER_B_CB__VI                    = 0x42CF;
static constexpr u32 mmLB4_LB_BLACK_KEYER_G_Y__VI                     = 0x42CE;
static constexpr u32 mmLB4_LB_BLACK_KEYER_R_CR__VI                    = 0x42CD;
static constexpr u32 mmLB4_LB_BUFFER_LEVEL_STATUS__VI                 = 0x42D7;
static constexpr u32 mmLB4_LB_BUFFER_STATUS__VI                       = 0x42DA;
static constexpr u32 mmLB4_LB_BUFFER_URGENCY_CTRL__VI                 = 0x42D8;
static constexpr u32 mmLB4_LB_BUFFER_URGENCY_STATUS__VI               = 0x42D9;
static constexpr u32 mmLB4_LB_DATA_FORMAT__VI                         = 0x42C0;
static constexpr u32 mmLB4_LB_DEBUG__VI                               = 0x42E4;
static constexpr u32 mmLB4_LB_DEBUG2__VI                              = 0x42E5;
static constexpr u32 mmLB4_LB_DEBUG3__VI                              = 0x42E6;
static constexpr u32 mmLB4_LB_DESKTOP_HEIGHT__VI                      = 0x42C3;
static constexpr u32 mmLB4_LB_INTERRUPT_MASK__VI                      = 0x42C8;
static constexpr u32 mmLB4_LB_KEYER_COLOR_B_CB__VI                    = 0x42D3;
static constexpr u32 mmLB4_LB_KEYER_COLOR_CTRL__VI                    = 0x42D0;
static constexpr u32 mmLB4_LB_KEYER_COLOR_G_Y__VI                     = 0x42D2;
static constexpr u32 mmLB4_LB_KEYER_COLOR_REP_B_CB__VI                = 0x42D6;
static constexpr u32 mmLB4_LB_KEYER_COLOR_REP_G_Y__VI                 = 0x42D5;
static constexpr u32 mmLB4_LB_KEYER_COLOR_REP_R_CR__VI                = 0x42D4;
static constexpr u32 mmLB4_LB_KEYER_COLOR_R_CR__VI                    = 0x42D1;
static constexpr u32 mmLB4_LB_MEMORY_CTRL__VI                         = 0x42C1;
static constexpr u32 mmLB4_LB_MEMORY_SIZE_STATUS__VI                  = 0x42C2;
static constexpr u32 mmLB4_LB_NO_OUTSTANDING_REQ_STATUS__VI           = 0x42DC;
static constexpr u32 mmLB4_LB_SNAPSHOT_V_COUNTER__VI                  = 0x42C7;
static constexpr u32 mmLB4_LB_SYNC_RESET_SEL__VI                      = 0x42CC;
static constexpr u32 mmLB4_LB_TEST_DEBUG_DATA__VI                     = 0x42FF;
static constexpr u32 mmLB4_LB_TEST_DEBUG_INDEX__VI                    = 0x42FE;
static constexpr u32 mmLB4_LB_VBLANK_STATUS__VI                       = 0x42CB;
static constexpr u32 mmLB4_LB_VLINE2_START_END__VI                    = 0x42C5;
static constexpr u32 mmLB4_LB_VLINE2_STATUS__VI                       = 0x42CA;
static constexpr u32 mmLB4_LB_VLINE_START_END__VI                     = 0x42C4;
static constexpr u32 mmLB4_LB_VLINE_STATUS__VI                        = 0x42C9;
static constexpr u32 mmLB4_LB_V_COUNTER__VI                           = 0x42C6;
static constexpr u32 mmLB4_MVP_AFR_FLIP_FIFO_CNTL__VI                 = 0x42E1;
static constexpr u32 mmLB4_MVP_AFR_FLIP_MODE__VI                      = 0x42E0;
static constexpr u32 mmLB4_MVP_FLIP_LINE_NUM_INSERT__VI               = 0x42E2;
static constexpr u32 mmLB5_DC_MVP_LB_CONTROL__VI                      = 0x44E3;
static constexpr u32 mmLB5_LB_BLACK_KEYER_B_CB__VI                    = 0x44CF;
static constexpr u32 mmLB5_LB_BLACK_KEYER_G_Y__VI                     = 0x44CE;
static constexpr u32 mmLB5_LB_BLACK_KEYER_R_CR__VI                    = 0x44CD;
static constexpr u32 mmLB5_LB_BUFFER_LEVEL_STATUS__VI                 = 0x44D7;
static constexpr u32 mmLB5_LB_BUFFER_STATUS__VI                       = 0x44DA;
static constexpr u32 mmLB5_LB_BUFFER_URGENCY_CTRL__VI                 = 0x44D8;
static constexpr u32 mmLB5_LB_BUFFER_URGENCY_STATUS__VI               = 0x44D9;
static constexpr u32 mmLB5_LB_DATA_FORMAT__VI                         = 0x44C0;
static constexpr u32 mmLB5_LB_DEBUG__VI                               = 0x44E4;
static constexpr u32 mmLB5_LB_DEBUG2__VI                              = 0x44E5;
static constexpr u32 mmLB5_LB_DEBUG3__VI                              = 0x44E6;
static constexpr u32 mmLB5_LB_DESKTOP_HEIGHT__VI                      = 0x44C3;
static constexpr u32 mmLB5_LB_INTERRUPT_MASK__VI                      = 0x44C8;
static constexpr u32 mmLB5_LB_KEYER_COLOR_B_CB__VI                    = 0x44D3;
static constexpr u32 mmLB5_LB_KEYER_COLOR_CTRL__VI                    = 0x44D0;
static constexpr u32 mmLB5_LB_KEYER_COLOR_G_Y__VI                     = 0x44D2;
static constexpr u32 mmLB5_LB_KEYER_COLOR_REP_B_CB__VI                = 0x44D6;
static constexpr u32 mmLB5_LB_KEYER_COLOR_REP_G_Y__VI                 = 0x44D5;
static constexpr u32 mmLB5_LB_KEYER_COLOR_REP_R_CR__VI                = 0x44D4;
static constexpr u32 mmLB5_LB_KEYER_COLOR_R_CR__VI                    = 0x44D1;
static constexpr u32 mmLB5_LB_MEMORY_CTRL__VI                         = 0x44C1;
static constexpr u32 mmLB5_LB_MEMORY_SIZE_STATUS__VI                  = 0x44C2;
static constexpr u32 mmLB5_LB_NO_OUTSTANDING_REQ_STATUS__VI           = 0x44DC;
static constexpr u32 mmLB5_LB_SNAPSHOT_V_COUNTER__VI                  = 0x44C7;
static constexpr u32 mmLB5_LB_SYNC_RESET_SEL__VI                      = 0x44CC;
static constexpr u32 mmLB5_LB_TEST_DEBUG_DATA__VI                     = 0x44FF;
static constexpr u32 mmLB5_LB_TEST_DEBUG_INDEX__VI                    = 0x44FE;
static constexpr u32 mmLB5_LB_VBLANK_STATUS__VI                       = 0x44CB;
static constexpr u32 mmLB5_LB_VLINE2_START_END__VI                    = 0x44C5;
static constexpr u32 mmLB5_LB_VLINE2_STATUS__VI                       = 0x44CA;
static constexpr u32 mmLB5_LB_VLINE_START_END__VI                     = 0x44C4;
static constexpr u32 mmLB5_LB_VLINE_STATUS__VI                        = 0x44C9;
static constexpr u32 mmLB5_LB_V_COUNTER__VI                           = 0x44C6;
static constexpr u32 mmLB5_MVP_AFR_FLIP_FIFO_CNTL__VI                 = 0x44E1;
static constexpr u32 mmLB5_MVP_AFR_FLIP_MODE__VI                      = 0x44E0;
static constexpr u32 mmLB5_MVP_FLIP_LINE_NUM_INSERT__VI               = 0x44E2;
static constexpr u32 mmLBV_BLACK_KEYER_B_CB__VI                       = 0x464D;
static constexpr u32 mmLBV_BLACK_KEYER_G_Y__VI                        = 0x464C;
static constexpr u32 mmLBV_BLACK_KEYER_R_CR__VI                       = 0x464B;
static constexpr u32 mmLBV_BUFFER_LEVEL_STATUS__VI                    = 0x4655;
static constexpr u32 mmLBV_BUFFER_STATUS__VI                          = 0x4658;
static constexpr u32 mmLBV_BUFFER_URGENCY_CTRL__VI                    = 0x4656;
static constexpr u32 mmLBV_BUFFER_URGENCY_STATUS__VI                  = 0x4657;
static constexpr u32 mmLBV_DATA_FORMAT__VI                            = 0x463C;
static constexpr u32 mmLBV_DEBUG__VI                                  = 0x465A;
static constexpr u32 mmLBV_DEBUG2__VI                                 = 0x465B;
static constexpr u32 mmLBV_DEBUG3__VI                                 = 0x465C;
static constexpr u32 mmLBV_DESKTOP_HEIGHT__VI                         = 0x463F;
static constexpr u32 mmLBV_INTERRUPT_MASK__VI                         = 0x4646;
static constexpr u32 mmLBV_KEYER_COLOR_B_CB__VI                       = 0x4651;
static constexpr u32 mmLBV_KEYER_COLOR_CTRL__VI                       = 0x464E;
static constexpr u32 mmLBV_KEYER_COLOR_G_Y__VI                        = 0x4650;
static constexpr u32 mmLBV_KEYER_COLOR_REP_B_CB__VI                   = 0x4654;
static constexpr u32 mmLBV_KEYER_COLOR_REP_G_Y__VI                    = 0x4653;
static constexpr u32 mmLBV_KEYER_COLOR_REP_R_CR__VI                   = 0x4652;
static constexpr u32 mmLBV_KEYER_COLOR_R_CR__VI                       = 0x464F;
static constexpr u32 mmLBV_MEMORY_CTRL__VI                            = 0x463D;
static constexpr u32 mmLBV_MEMORY_SIZE_STATUS__VI                     = 0x463E;
static constexpr u32 mmLBV_NO_OUTSTANDING_REQ_STATUS__VI              = 0x4659;
static constexpr u32 mmLBV_SNAPSHOT_V_COUNTER__VI                     = 0x4643;
static constexpr u32 mmLBV_SNAPSHOT_V_COUNTER_CHROMA__VI              = 0x4645;
static constexpr u32 mmLBV_SYNC_RESET_SEL__VI                         = 0x464A;
static constexpr u32 mmLBV_TEST_DEBUG_DATA__VI                        = 0x4667;
static constexpr u32 mmLBV_TEST_DEBUG_INDEX__VI                       = 0x4666;
static constexpr u32 mmLBV_VBLANK_STATUS__VI                          = 0x4649;
static constexpr u32 mmLBV_VLINE2_START_END__VI                       = 0x4641;
static constexpr u32 mmLBV_VLINE2_STATUS__VI                          = 0x4648;
static constexpr u32 mmLBV_VLINE_START_END__VI                        = 0x4640;
static constexpr u32 mmLBV_VLINE_STATUS__VI                           = 0x4647;
static constexpr u32 mmLBV_V_COUNTER__VI                              = 0x4642;
static constexpr u32 mmLBV_V_COUNTER_CHROMA__VI                       = 0x4644;
static constexpr u32 mmLB_BLACK_KEYER_B_CB__VI                        = 0x1ACF;
static constexpr u32 mmLB_BLACK_KEYER_G_Y__VI                         = 0x1ACE;
static constexpr u32 mmLB_BLACK_KEYER_R_CR__VI                        = 0x1ACD;
static constexpr u32 mmLB_BUFFER_LEVEL_STATUS__VI                     = 0x1AD7;
static constexpr u32 mmLB_BUFFER_STATUS__VI                           = 0x1ADA;
static constexpr u32 mmLB_BUFFER_URGENCY_CTRL__VI                     = 0x1AD8;
static constexpr u32 mmLB_BUFFER_URGENCY_STATUS__VI                   = 0x1AD9;
static constexpr u32 mmLB_DATA_FORMAT__VI                             = 0x1AC0;
static constexpr u32 mmLB_DEBUG__VI                                   = 0x1AE4;
static constexpr u32 mmLB_DEBUG2__VI                                  = 0x1AE5;
static constexpr u32 mmLB_DEBUG3__VI                                  = 0x1AE6;
static constexpr u32 mmLB_DESKTOP_HEIGHT__VI                          = 0x1AC3;
static constexpr u32 mmLB_INTERRUPT_MASK__VI                          = 0x1AC8;
static constexpr u32 mmLB_KEYER_COLOR_B_CB__VI                        = 0x1AD3;
static constexpr u32 mmLB_KEYER_COLOR_CTRL__VI                        = 0x1AD0;
static constexpr u32 mmLB_KEYER_COLOR_G_Y__VI                         = 0x1AD2;
static constexpr u32 mmLB_KEYER_COLOR_REP_B_CB__VI                    = 0x1AD6;
static constexpr u32 mmLB_KEYER_COLOR_REP_G_Y__VI                     = 0x1AD5;
static constexpr u32 mmLB_KEYER_COLOR_REP_R_CR__VI                    = 0x1AD4;
static constexpr u32 mmLB_KEYER_COLOR_R_CR__VI                        = 0x1AD1;
static constexpr u32 mmLB_MEMORY_CTRL__VI                             = 0x1AC1;
static constexpr u32 mmLB_MEMORY_SIZE_STATUS__VI                      = 0x1AC2;
static constexpr u32 mmLB_NO_OUTSTANDING_REQ_STATUS__VI               = 0x1ADC;
static constexpr u32 mmLB_SNAPSHOT_V_COUNTER__VI                      = 0x1AC7;
static constexpr u32 mmLB_SYNC_RESET_SEL__VI                          = 0x1ACC;
static constexpr u32 mmLB_VBLANK_STATUS__VI                           = 0x1ACB;
static constexpr u32 mmLB_VLINE2_START_END__VI                        = 0x1AC5;
static constexpr u32 mmLB_VLINE2_STATUS__VI                           = 0x1ACA;
static constexpr u32 mmLB_VLINE_START_END__VI                         = 0x1AC4;
static constexpr u32 mmLB_VLINE_STATUS__VI                            = 0x1AC9;
static constexpr u32 mmLB_V_COUNTER__VI                               = 0x1AC6;
static constexpr u32 mmLOW_POWER_TILING_CONTROL__VI                   = 0x030B;
static constexpr u32 mmLVDS_DATA_CNTL__VI                             = 0x4A78;
static constexpr u32 mmLVTMA_PWRSEQ_CNTL__VI                          = 0x481B;
static constexpr u32 mmLVTMA_PWRSEQ_DELAY1__VI                        = 0x481E;
static constexpr u32 mmLVTMA_PWRSEQ_DELAY2__VI                        = 0x481F;
static constexpr u32 mmLVTMA_PWRSEQ_REF_DIV__VI                       = 0x481D;
static constexpr u32 mmLVTMA_PWRSEQ_STATE__VI                         = 0x481C;
static constexpr u32 mmMAILBOX_CONTROL__VI                            = 0x14D0;
static constexpr u32 mmMAILBOX_INDEX__VI                              = 0x14C6;
static constexpr u32 mmMAILBOX_INT_CNTL__VI                           = 0x14D1;
static constexpr u32 mmMAILBOX_MSGBUF_RCV_DW0__VI                     = 0x14CC;
static constexpr u32 mmMAILBOX_MSGBUF_RCV_DW1__VI                     = 0x14CD;
static constexpr u32 mmMAILBOX_MSGBUF_RCV_DW2__VI                     = 0x14CE;
static constexpr u32 mmMAILBOX_MSGBUF_RCV_DW3__VI                     = 0x14CF;
static constexpr u32 mmMAILBOX_MSGBUF_TRN_DW0__VI                     = 0x14C8;
static constexpr u32 mmMAILBOX_MSGBUF_TRN_DW1__VI                     = 0x14C9;
static constexpr u32 mmMAILBOX_MSGBUF_TRN_DW2__VI                     = 0x14CA;
static constexpr u32 mmMAILBOX_MSGBUF_TRN_DW3__VI                     = 0x14CB;
static constexpr u32 mmMCIF_CONTROL__VI                               = 0x030C;
static constexpr u32 mmMCIF_MEM_CONTROL__VI                           = 0x0311;
static constexpr u32 mmMCIF_TEST_DEBUG_DATA__VI                       = 0x030F;
static constexpr u32 mmMCIF_TEST_DEBUG_INDEX__VI                      = 0x030E;
static constexpr u32 mmMCIF_VMID__VI                                  = 0x0310;
static constexpr u32 mmMCIF_WB0_MCIF_WB_ARBITRATION_CONTROL__VI       = 0x5E84;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUFMGR_CUR_LINE_R__VI         = 0x5E79;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUFMGR_STATUS__VI             = 0x5E7A;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL__VI         = 0x5E78;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL__VI        = 0x5E98;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C__VI              = 0x5E8A;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C_OFFSET__VI       = 0x5E8B;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y__VI              = 0x5E88;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y_OFFSET__VI       = 0x5E89;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUF_1_STATUS__VI              = 0x5E7C;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUF_1_STATUS2__VI             = 0x5E7D;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C__VI              = 0x5E8E;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C_OFFSET__VI       = 0x5E8F;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y__VI              = 0x5E8C;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y_OFFSET__VI       = 0x5E8D;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUF_2_STATUS__VI              = 0x5E7E;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUF_2_STATUS2__VI             = 0x5E7F;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C__VI              = 0x5E92;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C_OFFSET__VI       = 0x5E93;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y__VI              = 0x5E90;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y_OFFSET__VI       = 0x5E91;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUF_3_STATUS__VI              = 0x5E80;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUF_3_STATUS2__VI             = 0x5E81;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C__VI              = 0x5E96;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C_OFFSET__VI       = 0x5E97;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y__VI              = 0x5E94;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y_OFFSET__VI       = 0x5E95;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUF_4_STATUS__VI              = 0x5E82;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUF_4_STATUS2__VI             = 0x5E83;
static constexpr u32 mmMCIF_WB0_MCIF_WB_BUF_PITCH__VI                 = 0x5E7B;
static constexpr u32 mmMCIF_WB0_MCIF_WB_HVVMID_CONTROL__VI            = 0x5E99;
static constexpr u32 mmMCIF_WB0_MCIF_WB_TEST_DEBUG_DATA__VI           = 0x5E87;
static constexpr u32 mmMCIF_WB0_MCIF_WB_TEST_DEBUG_INDEX__VI          = 0x5E86;
static constexpr u32 mmMCIF_WB0_MCIF_WB_URGENCY_WATERMARK__VI         = 0x5E85;
static constexpr u32 mmMCIF_WB1_MCIF_WB_ARBITRATION_CONTROL__VI       = 0x5EC4;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUFMGR_CUR_LINE_R__VI         = 0x5EB9;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUFMGR_STATUS__VI             = 0x5EBA;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUFMGR_SW_CONTROL__VI         = 0x5EB8;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUFMGR_VCE_CONTROL__VI        = 0x5ED8;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C__VI              = 0x5ECA;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C_OFFSET__VI       = 0x5ECB;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y__VI              = 0x5EC8;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y_OFFSET__VI       = 0x5EC9;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUF_1_STATUS__VI              = 0x5EBC;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUF_1_STATUS2__VI             = 0x5EBD;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C__VI              = 0x5ECE;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C_OFFSET__VI       = 0x5ECF;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y__VI              = 0x5ECC;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y_OFFSET__VI       = 0x5ECD;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUF_2_STATUS__VI              = 0x5EBE;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUF_2_STATUS2__VI             = 0x5EBF;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C__VI              = 0x5ED2;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C_OFFSET__VI       = 0x5ED3;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y__VI              = 0x5ED0;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y_OFFSET__VI       = 0x5ED1;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUF_3_STATUS__VI              = 0x5EC0;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUF_3_STATUS2__VI             = 0x5EC1;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C__VI              = 0x5ED6;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C_OFFSET__VI       = 0x5ED7;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y__VI              = 0x5ED4;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y_OFFSET__VI       = 0x5ED5;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUF_4_STATUS__VI              = 0x5EC2;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUF_4_STATUS2__VI             = 0x5EC3;
static constexpr u32 mmMCIF_WB1_MCIF_WB_BUF_PITCH__VI                 = 0x5EBB;
static constexpr u32 mmMCIF_WB1_MCIF_WB_HVVMID_CONTROL__VI            = 0x5ED9;
static constexpr u32 mmMCIF_WB1_MCIF_WB_TEST_DEBUG_DATA__VI           = 0x5EC7;
static constexpr u32 mmMCIF_WB1_MCIF_WB_TEST_DEBUG_INDEX__VI          = 0x5EC6;
static constexpr u32 mmMCIF_WB1_MCIF_WB_URGENCY_WATERMARK__VI         = 0x5EC5;
static constexpr u32 mmMCIF_WB2_MCIF_WB_ARBITRATION_CONTROL__VI       = 0x5F04;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUFMGR_CUR_LINE_R__VI         = 0x5EF9;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUFMGR_STATUS__VI             = 0x5EFA;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUFMGR_SW_CONTROL__VI         = 0x5EF8;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUFMGR_VCE_CONTROL__VI        = 0x5F18;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_C__VI              = 0x5F0A;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_C_OFFSET__VI       = 0x5F0B;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_Y__VI              = 0x5F08;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUF_1_ADDR_Y_OFFSET__VI       = 0x5F09;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUF_1_STATUS__VI              = 0x5EFC;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUF_1_STATUS2__VI             = 0x5EFD;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_C__VI              = 0x5F0E;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_C_OFFSET__VI       = 0x5F0F;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_Y__VI              = 0x5F0C;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUF_2_ADDR_Y_OFFSET__VI       = 0x5F0D;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUF_2_STATUS__VI              = 0x5EFE;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUF_2_STATUS2__VI             = 0x5EFF;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_C__VI              = 0x5F12;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_C_OFFSET__VI       = 0x5F13;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_Y__VI              = 0x5F10;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUF_3_ADDR_Y_OFFSET__VI       = 0x5F11;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUF_3_STATUS__VI              = 0x5F00;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUF_3_STATUS2__VI             = 0x5F01;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_C__VI              = 0x5F16;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_C_OFFSET__VI       = 0x5F17;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_Y__VI              = 0x5F14;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUF_4_ADDR_Y_OFFSET__VI       = 0x5F15;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUF_4_STATUS__VI              = 0x5F02;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUF_4_STATUS2__VI             = 0x5F03;
static constexpr u32 mmMCIF_WB2_MCIF_WB_BUF_PITCH__VI                 = 0x5EFB;
static constexpr u32 mmMCIF_WB2_MCIF_WB_HVVMID_CONTROL__VI            = 0x5F19;
static constexpr u32 mmMCIF_WB2_MCIF_WB_TEST_DEBUG_DATA__VI           = 0x5F07;
static constexpr u32 mmMCIF_WB2_MCIF_WB_TEST_DEBUG_INDEX__VI          = 0x5F06;
static constexpr u32 mmMCIF_WB2_MCIF_WB_URGENCY_WATERMARK__VI         = 0x5F05;
static constexpr u32 mmMCIF_WB_ARBITRATION_CONTROL__VI                = 0x5E84;
static constexpr u32 mmMCIF_WB_BUFMGR_CUR_LINE_R__VI                  = 0x5E79;
static constexpr u32 mmMCIF_WB_BUFMGR_STATUS__VI                      = 0x5E7A;
static constexpr u32 mmMCIF_WB_BUFMGR_SW_CONTROL__VI                  = 0x5E78;
static constexpr u32 mmMCIF_WB_BUFMGR_VCE_CONTROL__VI                 = 0x5E98;
static constexpr u32 mmMCIF_WB_BUF_1_ADDR_C__VI                       = 0x5E8A;
static constexpr u32 mmMCIF_WB_BUF_1_ADDR_C_OFFSET__VI                = 0x5E8B;
static constexpr u32 mmMCIF_WB_BUF_1_ADDR_Y__VI                       = 0x5E88;
static constexpr u32 mmMCIF_WB_BUF_1_ADDR_Y_OFFSET__VI                = 0x5E89;
static constexpr u32 mmMCIF_WB_BUF_1_STATUS__VI                       = 0x5E7C;
static constexpr u32 mmMCIF_WB_BUF_1_STATUS2__VI                      = 0x5E7D;
static constexpr u32 mmMCIF_WB_BUF_2_ADDR_C__VI                       = 0x5E8E;
static constexpr u32 mmMCIF_WB_BUF_2_ADDR_C_OFFSET__VI                = 0x5E8F;
static constexpr u32 mmMCIF_WB_BUF_2_ADDR_Y__VI                       = 0x5E8C;
static constexpr u32 mmMCIF_WB_BUF_2_ADDR_Y_OFFSET__VI                = 0x5E8D;
static constexpr u32 mmMCIF_WB_BUF_2_STATUS__VI                       = 0x5E7E;
static constexpr u32 mmMCIF_WB_BUF_2_STATUS2__VI                      = 0x5E7F;
static constexpr u32 mmMCIF_WB_BUF_3_ADDR_C__VI                       = 0x5E92;
static constexpr u32 mmMCIF_WB_BUF_3_ADDR_C_OFFSET__VI                = 0x5E93;
static constexpr u32 mmMCIF_WB_BUF_3_ADDR_Y__VI                       = 0x5E90;
static constexpr u32 mmMCIF_WB_BUF_3_ADDR_Y_OFFSET__VI                = 0x5E91;
static constexpr u32 mmMCIF_WB_BUF_3_STATUS__VI                       = 0x5E80;
static constexpr u32 mmMCIF_WB_BUF_3_STATUS2__VI                      = 0x5E81;
static constexpr u32 mmMCIF_WB_BUF_4_ADDR_C__VI                       = 0x5E96;
static constexpr u32 mmMCIF_WB_BUF_4_ADDR_C_OFFSET__VI                = 0x5E97;
static constexpr u32 mmMCIF_WB_BUF_4_ADDR_Y__VI                       = 0x5E94;
static constexpr u32 mmMCIF_WB_BUF_4_ADDR_Y_OFFSET__VI                = 0x5E95;
static constexpr u32 mmMCIF_WB_BUF_4_STATUS__VI                       = 0x5E82;
static constexpr u32 mmMCIF_WB_BUF_4_STATUS2__VI                      = 0x5E83;
static constexpr u32 mmMCIF_WB_BUF_PITCH__VI                          = 0x5E7B;
static constexpr u32 mmMCIF_WB_HVVMID_CONTROL__VI                     = 0x5E99;
static constexpr u32 mmMCIF_WB_TEST_DEBUG_DATA__VI                    = 0x5E87;
static constexpr u32 mmMCIF_WB_TEST_DEBUG_INDEX__VI                   = 0x5E86;
static constexpr u32 mmMCIF_WB_URGENCY_WATERMARK__VI                  = 0x5E85;
static constexpr u32 mmMCIF_WRITE_COMBINE_CONTROL__VI                 = 0x030D;
static constexpr u32 mmMC_ARB_ATOMIC__VI                              = 0x09BE;
static constexpr u32 mmMC_ARB_GRUB__VI                                = 0x09C8;
static constexpr u32 mmMC_ARB_GRUB2__VI                               = 0x0A01;
static constexpr u32 mmMC_ARB_GRUB_PRIORITY1_RD__VI                   = 0x0DD8;
static constexpr u32 mmMC_ARB_GRUB_PRIORITY1_WR__VI                   = 0x0DD9;
static constexpr u32 mmMC_ARB_GRUB_PRIORITY2_RD__VI                   = 0x0DDA;
static constexpr u32 mmMC_ARB_GRUB_PRIORITY2_WR__VI                   = 0x0DDB;
static constexpr u32 mmMC_ARB_GRUB_PROMOTE__VI                        = 0x09CE;
static constexpr u32 mmMC_ARB_GRUB_REALTIME_RD__VI                    = 0x09F9;
static constexpr u32 mmMC_ARB_GRUB_REALTIME_WR__VI                    = 0x09FB;
static constexpr u32 mmMC_ARB_PERF_CID__VI                            = 0x09C6;
static constexpr u32 mmMC_ARB_SNOOP__VI                               = 0x09C7;
static constexpr u32 mmMC_BIST_CMD__VI                                = 0x0A85;
static constexpr u32 mmMC_BIST_CNTL__SI__CI                           = 0x0A05;
static constexpr u32 mmMC_BIST_CNTL__VI                               = 0x0A84;
static constexpr u32 mmMC_BIST_DAT__VI                                = 0x0A86;
static constexpr u32 mmMC_BIST_DATA_WORD0__SI__CI                     = 0x0A0A;
static constexpr u32 mmMC_BIST_DATA_WORD0__VI                         = 0x0A8A;
static constexpr u32 mmMC_BIST_DATA_WORD1__SI__CI                     = 0x0A0B;
static constexpr u32 mmMC_BIST_DATA_WORD1__VI                         = 0x0A8B;
static constexpr u32 mmMC_BIST_DATA_WORD2__SI__CI                     = 0x0A0C;
static constexpr u32 mmMC_BIST_DATA_WORD2__VI                         = 0x0A8C;
static constexpr u32 mmMC_BIST_DATA_WORD3__SI__CI                     = 0x0A0D;
static constexpr u32 mmMC_BIST_DATA_WORD3__VI                         = 0x0A8D;
static constexpr u32 mmMC_BIST_DATA_WORD4__SI__CI                     = 0x0A0E;
static constexpr u32 mmMC_BIST_DATA_WORD4__VI                         = 0x0A8E;
static constexpr u32 mmMC_BIST_DATA_WORD5__SI__CI                     = 0x0A0F;
static constexpr u32 mmMC_BIST_DATA_WORD5__VI                         = 0x0A8F;
static constexpr u32 mmMC_BIST_DATA_WORD6__SI__CI                     = 0x0A10;
static constexpr u32 mmMC_BIST_DATA_WORD6__VI                         = 0x0A90;
static constexpr u32 mmMC_BIST_DATA_WORD7__SI__CI                     = 0x0A11;
static constexpr u32 mmMC_BIST_DATA_WORD7__VI                         = 0x0A91;
static constexpr u32 mmMC_BIST_MISMATCH_ADDR__SI__CI                  = 0x0A13;
static constexpr u32 mmMC_BIST_MISMATCH_ADDR__VI                      = 0x0A93;
static constexpr u32 mmMC_BIST_RDATA_WORD0__SI__CI                    = 0x0A14;
static constexpr u32 mmMC_BIST_RDATA_WORD0__VI                        = 0x0A94;
static constexpr u32 mmMC_BIST_RDATA_WORD1__SI__CI                    = 0x0A15;
static constexpr u32 mmMC_BIST_RDATA_WORD1__VI                        = 0x0A95;
static constexpr u32 mmMC_BIST_RDATA_WORD2__SI__CI                    = 0x0A16;
static constexpr u32 mmMC_BIST_RDATA_WORD2__VI                        = 0x0A96;
static constexpr u32 mmMC_BIST_RDATA_WORD3__SI__CI                    = 0x0A17;
static constexpr u32 mmMC_BIST_RDATA_WORD3__VI                        = 0x0A97;
static constexpr u32 mmMC_BIST_RDATA_WORD4__SI__CI                    = 0x0A18;
static constexpr u32 mmMC_BIST_RDATA_WORD4__VI                        = 0x0A98;
static constexpr u32 mmMC_BIST_RDATA_WORD5__SI__CI                    = 0x0A19;
static constexpr u32 mmMC_BIST_RDATA_WORD5__VI                        = 0x0A99;
static constexpr u32 mmMC_BIST_RDATA_WORD6__SI__CI                    = 0x0A1A;
static constexpr u32 mmMC_BIST_RDATA_WORD6__VI                        = 0x0A9A;
static constexpr u32 mmMC_BIST_RDATA_WORD7__SI__CI                    = 0x0A1B;
static constexpr u32 mmMC_BIST_RDATA_WORD7__VI                        = 0x0A9B;
static constexpr u32 mmMC_CG_DATAPORT__SI__CI                         = 0x0A21;
static constexpr u32 mmMC_CG_DATAPORT__VI                             = 0x0A32;
static constexpr u32 mmMC_CITF_CREDITS_ARB_RD2__VI                    = 0x097E;
static constexpr u32 mmMC_DC_INTERFACE_NACK_STATUS__VI                = 0x0313;
static constexpr u32 mmMC_FUS_ARB_GARLIC_CNTL__VI                     = 0x0A20;
static constexpr u32 mmMC_FUS_ARB_GARLIC_ISOC_PRI__VI                 = 0x0A1F;
static constexpr u32 mmMC_FUS_ARB_GARLIC_WR_PRI__VI                   = 0x0A21;
static constexpr u32 mmMC_FUS_ARB_GARLIC_WR_PRI2__VI                  = 0x0A22;
static constexpr u32 mmMC_FUS_DRAM0_BANK_ADDR_MAPPING__VI             = 0x0A11;
static constexpr u32 mmMC_FUS_DRAM0_CS0_BASE__VI                      = 0x0A05;
static constexpr u32 mmMC_FUS_DRAM0_CS1_BASE__VI                      = 0x0A07;
static constexpr u32 mmMC_FUS_DRAM0_CS2_BASE__VI                      = 0x0A09;
static constexpr u32 mmMC_FUS_DRAM0_CS3_BASE__VI                      = 0x0A0B;
static constexpr u32 mmMC_FUS_DRAM0_CTL_BASE__VI                      = 0x0A13;
static constexpr u32 mmMC_FUS_DRAM0_CTL_LIMIT__VI                     = 0x0A15;
static constexpr u32 mmMC_FUS_DRAM1_BANK_ADDR_MAPPING__VI             = 0x0A12;
static constexpr u32 mmMC_FUS_DRAM1_CS0_BASE__VI                      = 0x0A06;
static constexpr u32 mmMC_FUS_DRAM1_CS1_BASE__VI                      = 0x0A08;
static constexpr u32 mmMC_FUS_DRAM1_CS2_BASE__VI                      = 0x0A0A;
static constexpr u32 mmMC_FUS_DRAM1_CS3_BASE__VI                      = 0x0A0C;
static constexpr u32 mmMC_FUS_DRAM1_CTL_BASE__VI                      = 0x0A14;
static constexpr u32 mmMC_FUS_DRAM1_CTL_LIMIT__VI                     = 0x0A16;
static constexpr u32 mmMC_FUS_DRAM_APER_BASE__VI                      = 0x0A1A;
static constexpr u32 mmMC_FUS_DRAM_APER_DEF__VI                       = 0x0A1E;
static constexpr u32 mmMC_FUS_DRAM_APER_TOP__VI                       = 0x0A1B;
static constexpr u32 mmMC_FUS_DRAM_CTL_HIGH_01__VI                    = 0x0A17;
static constexpr u32 mmMC_FUS_DRAM_CTL_HIGH_23__VI                    = 0x0A18;
static constexpr u32 mmMC_FUS_DRAM_MODE__VI                           = 0x0A19;
static constexpr u32 mmMC_GRUB_FEATURES__VI                           = 0x0A36;
static constexpr u32 mmMC_GRUB_PERFCOUNTER0_CFG__VI                   = 0x07E6;
static constexpr u32 mmMC_GRUB_PERFCOUNTER1_CFG__VI                   = 0x07E7;
static constexpr u32 mmMC_GRUB_PERFCOUNTER_HI__VI                     = 0x07E5;
static constexpr u32 mmMC_GRUB_PERFCOUNTER_LO__VI                     = 0x07E4;
static constexpr u32 mmMC_GRUB_PERFCOUNTER_RSLT_CNTL__VI              = 0x07E8;
static constexpr u32 mmMC_GRUB_POST_PROBE_DELAY__VI                   = 0x0A34;
static constexpr u32 mmMC_GRUB_PROBE_CREDITS__VI                      = 0x0A35;
static constexpr u32 mmMC_GRUB_PROBE_MAP__VI                          = 0x0A33;
static constexpr u32 mmMC_GRUB_TCB_DATA_HI__VI                        = 0x0A3A;
static constexpr u32 mmMC_GRUB_TCB_DATA_LO__VI                        = 0x0A39;
static constexpr u32 mmMC_GRUB_TCB_INDEX__VI                          = 0x0A38;
static constexpr u32 mmMC_GRUB_TX_CREDITS__VI                         = 0x0A37;
static constexpr u32 mmMC_HUB_MISC_ATOMIC_IDLE_STATUS__VI             = 0x084F;
static constexpr u32 mmMC_HUB_RDREQ_ACPG__VI                          = 0x0881;
static constexpr u32 mmMC_HUB_RDREQ_ACPO__VI                          = 0x0882;
static constexpr u32 mmMC_HUB_RDREQ_BYPASS_GBL0__VI                   = 0x084C;
static constexpr u32 mmMC_HUB_RDREQ_DMIF__VI                          = 0x0862;
static constexpr u32 mmMC_HUB_RDREQ_HDP__VI                           = 0x085A;
static constexpr u32 mmMC_HUB_RDREQ_ISP_CCPU__VI                      = 0x0DE2;
static constexpr u32 mmMC_HUB_RDREQ_ISP_MPM__VI                       = 0x0DE1;
static constexpr u32 mmMC_HUB_RDREQ_ISP_SPM__VI                       = 0x0DE0;
static constexpr u32 mmMC_HUB_RDREQ_MCDS__VI                          = 0x0DE7;
static constexpr u32 mmMC_HUB_RDREQ_MCDT__VI                          = 0x0DE8;
static constexpr u32 mmMC_HUB_RDREQ_MCDU__VI                          = 0x0DE9;
static constexpr u32 mmMC_HUB_RDREQ_MCDV__VI                          = 0x0DEA;
static constexpr u32 mmMC_HUB_RDREQ_MCIF__VI                          = 0x0863;
static constexpr u32 mmMC_HUB_RDREQ_RLC__VI                           = 0x085C;
static constexpr u32 mmMC_HUB_RDREQ_SAMMSP__VI                        = 0x0883;
static constexpr u32 mmMC_HUB_RDREQ_SDMA0__VI                         = 0x0859;
static constexpr u32 mmMC_HUB_RDREQ_SDMA1__VI                         = 0x085B;
static constexpr u32 mmMC_HUB_RDREQ_SEM__VI                           = 0x085D;
static constexpr u32 mmMC_HUB_RDREQ_TLS__VI                           = 0x0861;
static constexpr u32 mmMC_HUB_RDREQ_UMC__VI                           = 0x085F;
static constexpr u32 mmMC_HUB_RDREQ_UVD__VI                           = 0x0860;
static constexpr u32 mmMC_HUB_RDREQ_VCE0__VI                          = 0x085E;
static constexpr u32 mmMC_HUB_RDREQ_VCE1__VI                          = 0x0DFC;
static constexpr u32 mmMC_HUB_RDREQ_VCEU0__VI                         = 0x0865;
static constexpr u32 mmMC_HUB_RDREQ_VCEU1__VI                         = 0x0DFD;
static constexpr u32 mmMC_HUB_RDREQ_VMC__VI                           = 0x0864;
static constexpr u32 mmMC_HUB_RDREQ_VP8__VI                           = 0x0884;
static constexpr u32 mmMC_HUB_RDREQ_VP8U__VI                          = 0x0885;
static constexpr u32 mmMC_HUB_RDREQ_XDMAM__VI                         = 0x0880;
static constexpr u32 mmMC_HUB_WDP_ACPG__VI                            = 0x0885;
static constexpr u32 mmMC_HUB_WDP_ACPO__VI                            = 0x0886;
static constexpr u32 mmMC_HUB_WDP_BP2__VI                             = 0x0DFB;
static constexpr u32 mmMC_HUB_WDP_BYPASS_GBL0__VI                     = 0x084A;
static constexpr u32 mmMC_HUB_WDP_BYPASS_GBL1__VI                     = 0x084B;
static constexpr u32 mmMC_HUB_WDP_CREDITS2__VI                        = 0x0840;
static constexpr u32 mmMC_HUB_WDP_CREDITS3__VI                        = 0x0843;
static constexpr u32 mmMC_HUB_WDP_CREDITS_MCDS__VI                    = 0x0DF7;
static constexpr u32 mmMC_HUB_WDP_CREDITS_MCDT__VI                    = 0x0DF8;
static constexpr u32 mmMC_HUB_WDP_CREDITS_MCDU__VI                    = 0x0DF9;
static constexpr u32 mmMC_HUB_WDP_CREDITS_MCDV__VI                    = 0x0DFA;
static constexpr u32 mmMC_HUB_WDP_CREDITS_MCDW__VI                    = 0x0DF3;
static constexpr u32 mmMC_HUB_WDP_CREDITS_MCDX__VI                    = 0x0DF4;
static constexpr u32 mmMC_HUB_WDP_CREDITS_MCDY__VI                    = 0x0DF5;
static constexpr u32 mmMC_HUB_WDP_CREDITS_MCDZ__VI                    = 0x0DF6;
static constexpr u32 mmMC_HUB_WDP_HDP__VI                             = 0x0877;
static constexpr u32 mmMC_HUB_WDP_IH__VI                              = 0x0870;
static constexpr u32 mmMC_HUB_WDP_ISP_CCPU__VI                        = 0x0DE6;
static constexpr u32 mmMC_HUB_WDP_ISP_MPM__VI                         = 0x0DE5;
static constexpr u32 mmMC_HUB_WDP_ISP_MPS__VI                         = 0x0DE4;
static constexpr u32 mmMC_HUB_WDP_ISP_SPM__VI                         = 0x0DE3;
static constexpr u32 mmMC_HUB_WDP_MCDS__VI                            = 0x0DEB;
static constexpr u32 mmMC_HUB_WDP_MCDT__VI                            = 0x0DEC;
static constexpr u32 mmMC_HUB_WDP_MCDU__VI                            = 0x0DED;
static constexpr u32 mmMC_HUB_WDP_MCDV__VI                            = 0x0DEE;
static constexpr u32 mmMC_HUB_WDP_MCDW__VI                            = 0x0866;
static constexpr u32 mmMC_HUB_WDP_MCDX__VI                            = 0x0867;
static constexpr u32 mmMC_HUB_WDP_MCDY__VI                            = 0x0868;
static constexpr u32 mmMC_HUB_WDP_MCDZ__VI                            = 0x0869;
static constexpr u32 mmMC_HUB_WDP_MCIF__VI                            = 0x086D;
static constexpr u32 mmMC_HUB_WDP_RLC__VI                             = 0x0871;
static constexpr u32 mmMC_HUB_WDP_SAMMSP__VI                          = 0x0887;
static constexpr u32 mmMC_HUB_WDP_SDMA0__VI                           = 0x0878;
static constexpr u32 mmMC_HUB_WDP_SDMA1__VI                           = 0x086B;
static constexpr u32 mmMC_HUB_WDP_SEM__VI                             = 0x0872;
static constexpr u32 mmMC_HUB_WDP_SH0__VI                             = 0x086C;
static constexpr u32 mmMC_HUB_WDP_SH1__VI                             = 0x0874;
static constexpr u32 mmMC_HUB_WDP_SIP__VI                             = 0x086A;
static constexpr u32 mmMC_HUB_WDP_SMU__VI                             = 0x0873;
static constexpr u32 mmMC_HUB_WDP_UMC__VI                             = 0x0875;
static constexpr u32 mmMC_HUB_WDP_UVD__VI                             = 0x0876;
static constexpr u32 mmMC_HUB_WDP_VCE0__VI                            = 0x086E;
static constexpr u32 mmMC_HUB_WDP_VCE1__VI                            = 0x0DFE;
static constexpr u32 mmMC_HUB_WDP_VCEU0__VI                           = 0x087D;
static constexpr u32 mmMC_HUB_WDP_VCEU1__VI                           = 0x0DFF;
static constexpr u32 mmMC_HUB_WDP_VIN0__VI                            = 0x0850;
static constexpr u32 mmMC_HUB_WDP_VP8__VI                             = 0x0888;
static constexpr u32 mmMC_HUB_WDP_VP8U__VI                            = 0x088A;
static constexpr u32 mmMC_HUB_WDP_XDMA__VI                            = 0x087F;
static constexpr u32 mmMC_HUB_WDP_XDMAM__VI                           = 0x087E;
static constexpr u32 mmMC_HUB_WDP_XDP__VI                             = 0x086F;
static constexpr u32 mmMC_HUB_WRRET_MCDS__VI                          = 0x0DEF;
static constexpr u32 mmMC_HUB_WRRET_MCDT__VI                          = 0x0DF0;
static constexpr u32 mmMC_HUB_WRRET_MCDU__VI                          = 0x0DF1;
static constexpr u32 mmMC_HUB_WRRET_MCDV__VI                          = 0x0DF2;
static constexpr u32 mmMC_HUB_WRRET_MCDW__VI                          = 0x0879;
static constexpr u32 mmMC_HUB_WRRET_MCDX__VI                          = 0x087A;
static constexpr u32 mmMC_HUB_WRRET_MCDY__VI                          = 0x087B;
static constexpr u32 mmMC_HUB_WRRET_MCDZ__VI                          = 0x087C;
static constexpr u32 mmMC_PMG_CFG__SI__CI                             = 0x0A84;
static constexpr u32 mmMC_PMG_CFG__VI                                 = 0x0A54;
static constexpr u32 mmMC_PMG_CMD_EMRS__SI__CI                        = 0x0A83;
static constexpr u32 mmMC_PMG_CMD_EMRS__VI                            = 0x0A4A;
static constexpr u32 mmMC_PMG_CMD_MRS__SI__CI                         = 0x0AAB;
static constexpr u32 mmMC_PMG_CMD_MRS__VI                             = 0x0A4C;
static constexpr u32 mmMC_PMG_CMD_MRS1__SI__CI                        = 0x0AD1;
static constexpr u32 mmMC_PMG_CMD_MRS1__VI                            = 0x0A4E;
static constexpr u32 mmMC_PMG_CMD_MRS2__SI__CI                        = 0x0AD7;
static constexpr u32 mmMC_PMG_CMD_MRS2__VI                            = 0x0A50;
static constexpr u32 mmMC_RPB_TCI_CNTL__VI                            = 0x095C;
static constexpr u32 mmMC_RPB_TCI_CNTL2__VI                           = 0x095D;
static constexpr u32 mmMC_SEQ_CAS_TIMING__SI__CI                      = 0x0A29;
static constexpr u32 mmMC_SEQ_CAS_TIMING__VI                          = 0x0A2B;
static constexpr u32 mmMC_SEQ_CAS_TIMING_LP__SI__CI                   = 0x0A9C;
static constexpr u32 mmMC_SEQ_CAS_TIMING_LP__VI                       = 0x0A2C;
static constexpr u32 mmMC_SEQ_CG__SI__CI                              = 0x0A9A;
static constexpr u32 mmMC_SEQ_CG__VI                                  = 0x0A7B;
static constexpr u32 mmMC_SEQ_CMD__SI__CI                             = 0x0A31;
static constexpr u32 mmMC_SEQ_CMD__VI                                 = 0x0A47;
static constexpr u32 mmMC_SEQ_CNTL__SI__CI                            = 0x0A25;
static constexpr u32 mmMC_SEQ_CNTL__VI                                = 0x0A24;
static constexpr u32 mmMC_SEQ_CNTL_2__SI__CI                          = 0x0AD4;
static constexpr u32 mmMC_SEQ_CNTL_2__VI                              = 0x0A25;
static constexpr u32 mmMC_SEQ_CNTL_3__VI                              = 0x0A26;
static constexpr u32 mmMC_SEQ_DRAM__SI__CI                            = 0x0A26;
static constexpr u32 mmMC_SEQ_DRAM__VI                                = 0x0A27;
static constexpr u32 mmMC_SEQ_DRAM_2__SI__CI                          = 0x0A27;
static constexpr u32 mmMC_SEQ_DRAM_2__VI                              = 0x0A28;
static constexpr u32 mmMC_SEQ_FIFO_CTL__SI__CI                        = 0x0A57;
static constexpr u32 mmMC_SEQ_FIFO_CTL__VI                            = 0x0A5D;
static constexpr u32 mmMC_SEQ_IO_DEBUG_DATA__SI__CI                   = 0x0A92;
static constexpr u32 mmMC_SEQ_IO_DEBUG_DATA__VI                       = 0x0ABD;
static constexpr u32 mmMC_SEQ_IO_DEBUG_INDEX__SI__CI                  = 0x0A91;
static constexpr u32 mmMC_SEQ_IO_DEBUG_INDEX__VI                      = 0x0ABC;
static constexpr u32 mmMC_SEQ_IO_RESERVE__VI                          = 0x0A61;
static constexpr u32 mmMC_SEQ_MISC0__SI__CI                           = 0x0A80;
static constexpr u32 mmMC_SEQ_MISC0__VI                               = 0x0A71;
static constexpr u32 mmMC_SEQ_MISC1__SI__CI                           = 0x0A81;
static constexpr u32 mmMC_SEQ_MISC1__VI                               = 0x0A72;
static constexpr u32 mmMC_SEQ_MISC3__SI__CI                           = 0x0A8B;
static constexpr u32 mmMC_SEQ_MISC3__VI                               = 0x0A74;
static constexpr u32 mmMC_SEQ_MISC4__SI__CI                           = 0x0A8C;
static constexpr u32 mmMC_SEQ_MISC4__VI                               = 0x0A75;
static constexpr u32 mmMC_SEQ_MISC5__SI__CI                           = 0x0A95;
static constexpr u32 mmMC_SEQ_MISC5__VI                               = 0x0A76;
static constexpr u32 mmMC_SEQ_MISC6__SI__CI                           = 0x0A96;
static constexpr u32 mmMC_SEQ_MISC6__VI                               = 0x0A77;
static constexpr u32 mmMC_SEQ_MISC7__SI__CI                           = 0x0A99;
static constexpr u32 mmMC_SEQ_MISC7__VI                               = 0x0A78;
static constexpr u32 mmMC_SEQ_MISC8__SI__CI                           = 0x0A5F;
static constexpr u32 mmMC_SEQ_MISC8__VI                               = 0x0A79;
static constexpr u32 mmMC_SEQ_MISC9__SI__CI                           = 0x0AE7;
static constexpr u32 mmMC_SEQ_MISC9__VI                               = 0x0A7A;
static constexpr u32 mmMC_SEQ_MISC_TIMING__SI__CI                     = 0x0A2A;
static constexpr u32 mmMC_SEQ_MISC_TIMING__VI                         = 0x0A2D;
static constexpr u32 mmMC_SEQ_MISC_TIMING2__SI__CI                    = 0x0A2B;
static constexpr u32 mmMC_SEQ_MISC_TIMING2__VI                        = 0x0A2F;
static constexpr u32 mmMC_SEQ_MISC_TIMING2_LP__SI__CI                 = 0x0A9E;
static constexpr u32 mmMC_SEQ_MISC_TIMING2_LP__VI                     = 0x0A30;
static constexpr u32 mmMC_SEQ_MISC_TIMING_LP__SI__CI                  = 0x0A9D;
static constexpr u32 mmMC_SEQ_MISC_TIMING_LP__VI                      = 0x0A2E;
static constexpr u32 mmMC_SEQ_PMG_TIMING__SI__CI                      = 0x0A2C;
static constexpr u32 mmMC_SEQ_PMG_TIMING__VI                          = 0x0A31;
static constexpr u32 mmMC_SEQ_PMG_TIMING_LP__SI__CI                   = 0x0AD3;
static constexpr u32 mmMC_SEQ_PMG_TIMING_LP__VI                       = 0x0A32;
static constexpr u32 mmMC_SEQ_RAS_TIMING__SI__CI                      = 0x0A28;
static constexpr u32 mmMC_SEQ_RAS_TIMING__VI                          = 0x0A29;
static constexpr u32 mmMC_SEQ_RAS_TIMING_LP__SI__CI                   = 0x0A9B;
static constexpr u32 mmMC_SEQ_RAS_TIMING_LP__VI                       = 0x0A2A;
static constexpr u32 mmMC_SEQ_RD_CTL_D0__SI__CI                       = 0x0A2D;
static constexpr u32 mmMC_SEQ_RD_CTL_D0__VI                           = 0x0A33;
static constexpr u32 mmMC_SEQ_RD_CTL_D0_LP__SI__CI                    = 0x0AC7;
static constexpr u32 mmMC_SEQ_RD_CTL_D0_LP__VI                        = 0x0A34;
static constexpr u32 mmMC_SEQ_RD_CTL_D1__SI__CI                       = 0x0A2E;
static constexpr u32 mmMC_SEQ_RD_CTL_D1__VI                           = 0x0A35;
static constexpr u32 mmMC_SEQ_RD_CTL_D1_LP__SI__CI                    = 0x0AC8;
static constexpr u32 mmMC_SEQ_RD_CTL_D1_LP__VI                        = 0x0A36;
static constexpr u32 mmMC_SEQ_RESERVE_0_S__SI__CI                     = 0x0A1E;
static constexpr u32 mmMC_SEQ_RESERVE_0_S__VI                         = 0x0A07;
static constexpr u32 mmMC_SEQ_RESERVE_1_S__SI__CI                     = 0x0A1F;
static constexpr u32 mmMC_SEQ_RESERVE_1_S__VI                         = 0x0A08;
static constexpr u32 mmMC_SEQ_RESERVE_M__SI__CI                       = 0x0A82;
static constexpr u32 mmMC_SEQ_RESERVE_M__VI                           = 0x0A60;
static constexpr u32 mmMC_SEQ_SREG_READ__VI                           = 0x0A7F;
static constexpr u32 mmMC_SEQ_SREG_STATUS__VI                         = 0x0A80;
static constexpr u32 mmMC_SEQ_STATUS_M__SI__CI                        = 0x0A7D;
static constexpr u32 mmMC_SEQ_STATUS_M__VI                            = 0x0A5E;
static constexpr u32 mmMC_SEQ_STATUS_S__SI__CI                        = 0x0A20;
static constexpr u32 mmMC_SEQ_STATUS_S__VI                            = 0x0A05;
static constexpr u32 mmMC_SEQ_SUP_CNTL__SI__CI                        = 0x0A32;
static constexpr u32 mmMC_SEQ_SUP_CNTL__VI                            = 0x0A63;
static constexpr u32 mmMC_SEQ_SUP_DEC_STAT__SI__CI                    = 0x0A88;
static constexpr u32 mmMC_SEQ_SUP_DEC_STAT__VI                        = 0x0A6A;
static constexpr u32 mmMC_SEQ_SUP_GP0_STAT__SI__CI                    = 0x0A8F;
static constexpr u32 mmMC_SEQ_SUP_GP0_STAT__VI                        = 0x0A65;
static constexpr u32 mmMC_SEQ_SUP_GP1_STAT__SI__CI                    = 0x0A90;
static constexpr u32 mmMC_SEQ_SUP_GP1_STAT__VI                        = 0x0A66;
static constexpr u32 mmMC_SEQ_SUP_GP2_STAT__SI__CI                    = 0x0A85;
static constexpr u32 mmMC_SEQ_SUP_GP2_STAT__VI                        = 0x0A67;
static constexpr u32 mmMC_SEQ_SUP_GP3_STAT__SI__CI                    = 0x0A86;
static constexpr u32 mmMC_SEQ_SUP_GP3_STAT__VI                        = 0x0A68;
static constexpr u32 mmMC_SEQ_SUP_IR_STAT__SI__CI                     = 0x0A87;
static constexpr u32 mmMC_SEQ_SUP_IR_STAT__VI                         = 0x0A69;
static constexpr u32 mmMC_SEQ_SUP_PGM__SI__CI                         = 0x0A33;
static constexpr u32 mmMC_SEQ_SUP_PGM__VI                             = 0x0A64;
static constexpr u32 mmMC_SEQ_SUP_PGM_STAT__SI__CI                    = 0x0A89;
static constexpr u32 mmMC_SEQ_SUP_PGM_STAT__VI                        = 0x0A6B;
static constexpr u32 mmMC_SEQ_SUP_R_PGM__SI__CI                       = 0x0A8A;
static constexpr u32 mmMC_SEQ_SUP_R_PGM__VI                           = 0x0A6C;
static constexpr u32 mmMC_SEQ_TIMER_RD__SI__CI                        = 0x0ACA;
static constexpr u32 mmMC_SEQ_TIMER_RD__VI                            = 0x0A7D;
static constexpr u32 mmMC_SEQ_TIMER_WR__SI__CI                        = 0x0AC9;
static constexpr u32 mmMC_SEQ_TIMER_WR__VI                            = 0x0A7C;
static constexpr u32 mmMC_SEQ_TRAIN_CAPTURE__SI__CI                   = 0x0A3E;
static constexpr u32 mmMC_SEQ_TRAIN_CAPTURE__VI                       = 0x0A5B;
static constexpr u32 mmMC_SEQ_TRAIN_WAKEUP_CLEAR__SI__CI              = 0x0A3F;
static constexpr u32 mmMC_SEQ_TRAIN_WAKEUP_CLEAR__VI                  = 0x0A5C;
static constexpr u32 mmMC_SEQ_TRAIN_WAKEUP_CNTL__SI__CI               = 0x0A3A;
static constexpr u32 mmMC_SEQ_TRAIN_WAKEUP_CNTL__VI                   = 0x0A57;
static constexpr u32 mmMC_SEQ_TRAIN_WAKEUP_EDGE__SI__CI               = 0x0A3C;
static constexpr u32 mmMC_SEQ_TRAIN_WAKEUP_EDGE__VI                   = 0x0A58;
static constexpr u32 mmMC_SEQ_TRAIN_WAKEUP_MASK__SI__CI               = 0x0A3D;
static constexpr u32 mmMC_SEQ_TRAIN_WAKEUP_MASK__VI                   = 0x0A59;
static constexpr u32 mmMC_SEQ_WR_CTL_D0__SI__CI                       = 0x0A2F;
static constexpr u32 mmMC_SEQ_WR_CTL_D0__VI                           = 0x0A3B;
static constexpr u32 mmMC_SEQ_WR_CTL_D0_LP__SI__CI                    = 0x0A9F;
static constexpr u32 mmMC_SEQ_WR_CTL_D0_LP__VI                        = 0x0A3C;
static constexpr u32 mmMC_SEQ_WR_CTL_D1__SI__CI                       = 0x0A30;
static constexpr u32 mmMC_SEQ_WR_CTL_D1__VI                           = 0x0A3D;
static constexpr u32 mmMC_SEQ_WR_CTL_D1_LP__SI__CI                    = 0x0AA0;
static constexpr u32 mmMC_SEQ_WR_CTL_D1_LP__VI                        = 0x0A3E;
static constexpr u32 mmMC_SHARED_ACTIVE_FCN_ID__VI                    = 0x081F;
static constexpr u32 mmMC_SHARED_CHREMAP2__VI                         = 0x081C;
static constexpr u32 mmMC_SHARED_VF_ENABLE__VI                        = 0x081D;
static constexpr u32 mmMC_SHARED_VIRT_RESET_REQ__VI                   = 0x081E;
static constexpr u32 mmMC_VM_FB_SIZE_OFFSET_VF0__VI                   = 0xF980;
static constexpr u32 mmMC_VM_FB_SIZE_OFFSET_VF1__VI                   = 0xF981;
static constexpr u32 mmMC_VM_FB_SIZE_OFFSET_VF10__VI                  = 0xF98A;
static constexpr u32 mmMC_VM_FB_SIZE_OFFSET_VF11__VI                  = 0xF98B;
static constexpr u32 mmMC_VM_FB_SIZE_OFFSET_VF12__VI                  = 0xF98C;
static constexpr u32 mmMC_VM_FB_SIZE_OFFSET_VF13__VI                  = 0xF98D;
static constexpr u32 mmMC_VM_FB_SIZE_OFFSET_VF14__VI                  = 0xF98E;
static constexpr u32 mmMC_VM_FB_SIZE_OFFSET_VF15__VI                  = 0xF98F;
static constexpr u32 mmMC_VM_FB_SIZE_OFFSET_VF2__VI                   = 0xF982;
static constexpr u32 mmMC_VM_FB_SIZE_OFFSET_VF3__VI                   = 0xF983;
static constexpr u32 mmMC_VM_FB_SIZE_OFFSET_VF4__VI                   = 0xF984;
static constexpr u32 mmMC_VM_FB_SIZE_OFFSET_VF5__VI                   = 0xF985;
static constexpr u32 mmMC_VM_FB_SIZE_OFFSET_VF6__VI                   = 0xF986;
static constexpr u32 mmMC_VM_FB_SIZE_OFFSET_VF7__VI                   = 0xF987;
static constexpr u32 mmMC_VM_FB_SIZE_OFFSET_VF8__VI                   = 0xF988;
static constexpr u32 mmMC_VM_FB_SIZE_OFFSET_VF9__VI                   = 0xF989;
static constexpr u32 mmMC_VM_MARC_BASE_HI_0__VI                       = 0xF999;
static constexpr u32 mmMC_VM_MARC_BASE_HI_1__VI                       = 0xF99F;
static constexpr u32 mmMC_VM_MARC_BASE_HI_2__VI                       = 0xF9A5;
static constexpr u32 mmMC_VM_MARC_BASE_HI_3__VI                       = 0xF9AB;
static constexpr u32 mmMC_VM_MARC_BASE_LO_0__VI                       = 0xF998;
static constexpr u32 mmMC_VM_MARC_BASE_LO_1__VI                       = 0xF99E;
static constexpr u32 mmMC_VM_MARC_BASE_LO_2__VI                       = 0xF9A4;
static constexpr u32 mmMC_VM_MARC_BASE_LO_3__VI                       = 0xF9AA;
static constexpr u32 mmMC_VM_MARC_CNTL__VI                            = 0xF9B0;
static constexpr u32 mmMC_VM_MARC_LEN_HI_0__VI                        = 0xF99D;
static constexpr u32 mmMC_VM_MARC_LEN_HI_1__VI                        = 0xF9A3;
static constexpr u32 mmMC_VM_MARC_LEN_HI_2__VI                        = 0xF9A9;
static constexpr u32 mmMC_VM_MARC_LEN_HI_3__VI                        = 0xF9AF;
static constexpr u32 mmMC_VM_MARC_LEN_LO_0__VI                        = 0xF99C;
static constexpr u32 mmMC_VM_MARC_LEN_LO_1__VI                        = 0xF9A2;
static constexpr u32 mmMC_VM_MARC_LEN_LO_2__VI                        = 0xF9A8;
static constexpr u32 mmMC_VM_MARC_LEN_LO_3__VI                        = 0xF9AE;
static constexpr u32 mmMC_VM_MARC_RELOC_HI_0__VI                      = 0xF99B;
static constexpr u32 mmMC_VM_MARC_RELOC_HI_1__VI                      = 0xF9A1;
static constexpr u32 mmMC_VM_MARC_RELOC_HI_2__VI                      = 0xF9A7;
static constexpr u32 mmMC_VM_MARC_RELOC_HI_3__VI                      = 0xF9AD;
static constexpr u32 mmMC_VM_MARC_RELOC_LO_0__VI                      = 0xF99A;
static constexpr u32 mmMC_VM_MARC_RELOC_LO_1__VI                      = 0xF9A0;
static constexpr u32 mmMC_VM_MARC_RELOC_LO_2__VI                      = 0xF9A6;
static constexpr u32 mmMC_VM_MARC_RELOC_LO_3__VI                      = 0xF9AC;
static constexpr u32 mmMC_VM_MB_L1_TLB1_DEBUG__VI                     = 0x0892;
static constexpr u32 mmMC_VM_MB_L1_TLS0_CNTL0__VI                     = 0xF9B1;
static constexpr u32 mmMC_VM_MB_L1_TLS0_CNTL1__VI                     = 0xF9B4;
static constexpr u32 mmMC_VM_MB_L1_TLS0_CNTL2__VI                     = 0xF9B7;
static constexpr u32 mmMC_VM_MB_L1_TLS0_CNTL3__VI                     = 0xF9BA;
static constexpr u32 mmMC_VM_MB_L1_TLS0_CNTL4__VI                     = 0xF9BD;
static constexpr u32 mmMC_VM_MB_L1_TLS0_CNTL5__VI                     = 0xF9C0;
static constexpr u32 mmMC_VM_MB_L1_TLS0_CNTL6__VI                     = 0xF9C3;
static constexpr u32 mmMC_VM_MB_L1_TLS0_CNTL7__VI                     = 0xF9C6;
static constexpr u32 mmMC_VM_MB_L1_TLS0_CNTL8__VI                     = 0xF9C9;
static constexpr u32 mmMC_VM_MB_L1_TLS0_END_ADDR0__VI                 = 0xF9B3;
static constexpr u32 mmMC_VM_MB_L1_TLS0_END_ADDR1__VI                 = 0xF9B6;
static constexpr u32 mmMC_VM_MB_L1_TLS0_END_ADDR2__VI                 = 0xF9B9;
static constexpr u32 mmMC_VM_MB_L1_TLS0_END_ADDR3__VI                 = 0xF9BC;
static constexpr u32 mmMC_VM_MB_L1_TLS0_END_ADDR4__VI                 = 0xF9BF;
static constexpr u32 mmMC_VM_MB_L1_TLS0_END_ADDR5__VI                 = 0xF9C2;
static constexpr u32 mmMC_VM_MB_L1_TLS0_END_ADDR6__VI                 = 0xF9C5;
static constexpr u32 mmMC_VM_MB_L1_TLS0_END_ADDR7__VI                 = 0xF9C8;
static constexpr u32 mmMC_VM_MB_L1_TLS0_END_ADDR8__VI                 = 0xF9CB;
static constexpr u32 mmMC_VM_MB_L1_TLS0_PROTECTION_FAULT_ADDR__VI     = 0xF9CD;
static constexpr u32 mmMC_VM_MB_L1_TLS0_PROTECTION_FAULT_STATUS__VI   = 0xF9CC;
static constexpr u32 mmMC_VM_MB_L1_TLS0_START_ADDR0__VI               = 0xF9B2;
static constexpr u32 mmMC_VM_MB_L1_TLS0_START_ADDR1__VI               = 0xF9B5;
static constexpr u32 mmMC_VM_MB_L1_TLS0_START_ADDR2__VI               = 0xF9B8;
static constexpr u32 mmMC_VM_MB_L1_TLS0_START_ADDR3__VI               = 0xF9BB;
static constexpr u32 mmMC_VM_MB_L1_TLS0_START_ADDR4__VI               = 0xF9BE;
static constexpr u32 mmMC_VM_MB_L1_TLS0_START_ADDR5__VI               = 0xF9C1;
static constexpr u32 mmMC_VM_MB_L1_TLS0_START_ADDR6__VI               = 0xF9C4;
static constexpr u32 mmMC_VM_MB_L1_TLS0_START_ADDR7__VI               = 0xF9C7;
static constexpr u32 mmMC_VM_MB_L1_TLS0_START_ADDR8__VI               = 0xF9CA;
static constexpr u32 mmMC_VM_NB_LOWER_TOP_OF_DRAM2__VI                = 0xF995;
static constexpr u32 mmMC_VM_NB_MMIOBASE__VI                          = 0xF990;
static constexpr u32 mmMC_VM_NB_MMIOLIMIT__VI                         = 0xF991;
static constexpr u32 mmMC_VM_NB_PCI_ARB__VI                           = 0xF993;
static constexpr u32 mmMC_VM_NB_PCI_CTRL__VI                          = 0xF992;
static constexpr u32 mmMC_VM_NB_TOP_OF_DRAM3__VI                      = 0xF997;
static constexpr u32 mmMC_VM_NB_TOP_OF_DRAM_SLOT1__VI                 = 0xF994;
static constexpr u32 mmMC_VM_NB_UPPER_TOP_OF_DRAM2__VI                = 0xF996;
static constexpr u32 mmMC_XBAR_FIFO_MON_CNTL0__VI                     = 0x0C8F;
static constexpr u32 mmMC_XBAR_FIFO_MON_CNTL1__VI                     = 0x0C90;
static constexpr u32 mmMC_XBAR_FIFO_MON_CNTL2__VI                     = 0x0C91;
static constexpr u32 mmMC_XBAR_FIFO_MON_MAX_THSH__VI                  = 0x0C96;
static constexpr u32 mmMC_XBAR_FIFO_MON_RSLT0__VI                     = 0x0C92;
static constexpr u32 mmMC_XBAR_FIFO_MON_RSLT1__VI                     = 0x0C93;
static constexpr u32 mmMC_XBAR_FIFO_MON_RSLT2__VI                     = 0x0C94;
static constexpr u32 mmMC_XBAR_FIFO_MON_RSLT3__VI                     = 0x0C95;
static constexpr u32 mmMICROSECOND_TIME_BASE_DIV__VI                  = 0x013B;
static constexpr u32 mmMILLISECOND_TIME_BASE_DIV__VI                  = 0x0130;
static constexpr u32 mmMP_FPS_CNT__VI                                 = 0x0235;
static constexpr u32 mmMVP_AFR_FLIP_FIFO_CNTL__VI                     = 0x1AE1;
static constexpr u32 mmMVP_AFR_FLIP_MODE__VI                          = 0x1AE0;
static constexpr u32 mmMVP_BLACK_KEYER__VI                            = 0x02B2;
static constexpr u32 mmMVP_CONTROL1__VI                               = 0x02AC;
static constexpr u32 mmMVP_CONTROL2__VI                               = 0x02AD;
static constexpr u32 mmMVP_CONTROL3__VI                               = 0x02B6;
static constexpr u32 mmMVP_CRC_CNTL__VI                               = 0x02B3;
static constexpr u32 mmMVP_CRC_RESULT_BLUE_GREEN__VI                  = 0x02B4;
static constexpr u32 mmMVP_CRC_RESULT_RED__VI                         = 0x02B5;
static constexpr u32 mmMVP_DEBUG__VI                                  = 0x02BB;
static constexpr u32 mmMVP_FIFO_CONTROL__VI                           = 0x02AE;
static constexpr u32 mmMVP_FIFO_STATUS__VI                            = 0x02AF;
static constexpr u32 mmMVP_FLIP_LINE_NUM_INSERT__VI                   = 0x1AE2;
static constexpr u32 mmMVP_INBAND_CNTL_CAP__VI                        = 0x02B1;
static constexpr u32 mmMVP_RECEIVE_CNT_CNTL1__VI                      = 0x02B7;
static constexpr u32 mmMVP_RECEIVE_CNT_CNTL2__VI                      = 0x02B8;
static constexpr u32 mmMVP_SLAVE_STATUS__VI                           = 0x02B0;
static constexpr u32 mmMVP_TEST_DEBUG_DATA__VI                        = 0x02BA;
static constexpr u32 mmMVP_TEST_DEBUG_INDEX__VI                       = 0x02B9;
static constexpr u32 mmOUTPUT_CSC_C11_C12__VI                         = 0x1A3D;
static constexpr u32 mmOUTPUT_CSC_C11_C12_A__VI                       = 0x46B7;
static constexpr u32 mmOUTPUT_CSC_C11_C12_B__VI                       = 0x46BD;
static constexpr u32 mmOUTPUT_CSC_C13_C14__VI                         = 0x1A3E;
static constexpr u32 mmOUTPUT_CSC_C13_C14_A__VI                       = 0x46B8;
static constexpr u32 mmOUTPUT_CSC_C13_C14_B__VI                       = 0x46BE;
static constexpr u32 mmOUTPUT_CSC_C21_C22__VI                         = 0x1A3F;
static constexpr u32 mmOUTPUT_CSC_C21_C22_A__VI                       = 0x46B9;
static constexpr u32 mmOUTPUT_CSC_C21_C22_B__VI                       = 0x46BF;
static constexpr u32 mmOUTPUT_CSC_C23_C24__VI                         = 0x1A40;
static constexpr u32 mmOUTPUT_CSC_C23_C24_A__VI                       = 0x46BA;
static constexpr u32 mmOUTPUT_CSC_C23_C24_B__VI                       = 0x46C0;
static constexpr u32 mmOUTPUT_CSC_C31_C32__VI                         = 0x1A41;
static constexpr u32 mmOUTPUT_CSC_C31_C32_A__VI                       = 0x46BB;
static constexpr u32 mmOUTPUT_CSC_C31_C32_B__VI                       = 0x46C1;
static constexpr u32 mmOUTPUT_CSC_C33_C34__VI                         = 0x1A42;
static constexpr u32 mmOUTPUT_CSC_C33_C34_A__VI                       = 0x46BC;
static constexpr u32 mmOUTPUT_CSC_C33_C34_B__VI                       = 0x46C2;
static constexpr u32 mmOUTPUT_CSC_CONTROL__VI                         = 0x1A3C;
static constexpr u32 mmOUT_CLAMP_CONTROL_B_CB__VI                     = 0x1A9D;
static constexpr u32 mmOUT_CLAMP_CONTROL_G_Y__VI                      = 0x1A9C;
static constexpr u32 mmOUT_CLAMP_CONTROL_R_CR__VI                     = 0x1A52;
static constexpr u32 mmOUT_ROUND_CONTROL__VI                          = 0x1A51;
static constexpr u32 mmOVL_SECONDARY_SURFACE_ADDRESS__VI              = 0x1A92;
static constexpr u32 mmOVL_SECONDARY_SURFACE_ADDRESS_HIGH__VI         = 0x1A94;
static constexpr u32 mmOVL_STEREOSYNC_FLIP__VI                        = 0x1A93;
static constexpr u32 mmPCIE_EFUSE__VI                                 = 0x0FC0;
static constexpr u32 mmPCIE_EFUSE2__VI                                = 0x0FC1;
static constexpr u32 mmPCIE_EFUSE3__VI                                = 0x0FC2;
static constexpr u32 mmPCIE_EFUSE4__VI                                = 0x0FC3;
static constexpr u32 mmPCIE_EFUSE5__VI                                = 0x0FC4;
static constexpr u32 mmPCIE_EFUSE6__VI                                = 0x0FC5;
static constexpr u32 mmPCIE_EFUSE7__VI                                = 0x0FC6;
static constexpr u32 mmPERFCOUNTER_CNTL__VI                           = 0x0170;
static constexpr u32 mmPERFCOUNTER_STATE__VI                          = 0x0171;
static constexpr u32 mmPERFMON_CNTL__VI                               = 0x0173;
static constexpr u32 mmPERFMON_CNTL2__VI                              = 0x017A;
static constexpr u32 mmPERFMON_CVALUE_INT_MISC__VI                    = 0x0172;
static constexpr u32 mmPERFMON_CVALUE_LOW__VI                         = 0x0174;
static constexpr u32 mmPERFMON_HI__VI                                 = 0x0175;
static constexpr u32 mmPERFMON_LOW__VI                                = 0x0176;
static constexpr u32 mmPERFMON_TEST_DEBUG_DATA__VI                    = 0x0178;
static constexpr u32 mmPERFMON_TEST_DEBUG_INDEX__VI                   = 0x0177;
static constexpr u32 mmPHY_AUX_CNTL__VI                               = 0x4897;
static constexpr u32 mmPIPE0_ARBITRATION_CONTROL3__VI                 = 0x02FA;
static constexpr u32 mmPIPE0_DMIF_BUFFER_CONTROL__VI                  = 0x0321;
static constexpr u32 mmPIPE0_MAX_REQUESTS__VI                         = 0x0305;
static constexpr u32 mmPIPE0_PG_CONFIG__VI                            = 0x02C0;
static constexpr u32 mmPIPE0_PG_ENABLE__VI                            = 0x02C1;
static constexpr u32 mmPIPE0_PG_STATUS__VI                            = 0x02C2;
static constexpr u32 mmPIPE1_ARBITRATION_CONTROL3__VI                 = 0x02FB;
static constexpr u32 mmPIPE1_DMIF_BUFFER_CONTROL__VI                  = 0x0322;
static constexpr u32 mmPIPE1_MAX_REQUESTS__VI                         = 0x0306;
static constexpr u32 mmPIPE1_PG_CONFIG__VI                            = 0x02C3;
static constexpr u32 mmPIPE1_PG_ENABLE__VI                            = 0x02C4;
static constexpr u32 mmPIPE1_PG_STATUS__VI                            = 0x02C5;
static constexpr u32 mmPIPE2_ARBITRATION_CONTROL3__VI                 = 0x02FC;
static constexpr u32 mmPIPE2_DMIF_BUFFER_CONTROL__VI                  = 0x0323;
static constexpr u32 mmPIPE2_MAX_REQUESTS__VI                         = 0x0307;
static constexpr u32 mmPIPE2_PG_CONFIG__VI                            = 0x02C6;
static constexpr u32 mmPIPE2_PG_ENABLE__VI                            = 0x02C7;
static constexpr u32 mmPIPE2_PG_STATUS__VI                            = 0x02C8;
static constexpr u32 mmPIPE3_ARBITRATION_CONTROL3__VI                 = 0x02FD;
static constexpr u32 mmPIPE3_DMIF_BUFFER_CONTROL__VI                  = 0x0324;
static constexpr u32 mmPIPE3_MAX_REQUESTS__VI                         = 0x0308;
static constexpr u32 mmPIPE3_PG_CONFIG__VI                            = 0x02C9;
static constexpr u32 mmPIPE3_PG_ENABLE__VI                            = 0x02CA;
static constexpr u32 mmPIPE3_PG_STATUS__VI                            = 0x02CB;
static constexpr u32 mmPIPE4_ARBITRATION_CONTROL3__VI                 = 0x02FE;
static constexpr u32 mmPIPE4_DMIF_BUFFER_CONTROL__VI                  = 0x0325;
static constexpr u32 mmPIPE4_MAX_REQUESTS__VI                         = 0x0309;
static constexpr u32 mmPIPE4_PG_CONFIG__VI                            = 0x02CC;
static constexpr u32 mmPIPE4_PG_ENABLE__VI                            = 0x02CD;
static constexpr u32 mmPIPE4_PG_STATUS__VI                            = 0x02CE;
static constexpr u32 mmPIPE5_ARBITRATION_CONTROL3__VI                 = 0x02FF;
static constexpr u32 mmPIPE5_DMIF_BUFFER_CONTROL__VI                  = 0x0326;
static constexpr u32 mmPIPE5_MAX_REQUESTS__VI                         = 0x030A;
static constexpr u32 mmPIPE5_PG_CONFIG__VI                            = 0x02CF;
static constexpr u32 mmPIPE5_PG_ENABLE__VI                            = 0x02D0;
static constexpr u32 mmPIPE5_PG_STATUS__VI                            = 0x02D1;
static constexpr u32 mmPIPE6_ARBITRATION_CONTROL3__VI                 = 0x032A;
static constexpr u32 mmPIPE6_MAX_REQUESTS__VI                         = 0x032C;
static constexpr u32 mmPIPE7_ARBITRATION_CONTROL3__VI                 = 0x032B;
static constexpr u32 mmPIPE7_MAX_REQUESTS__VI                         = 0x032D;
static constexpr u32 mmPIXCLK0_RESYNC_CNTL__VI                        = 0x013A;
static constexpr u32 mmPIXCLK1_RESYNC_CNTL__VI                        = 0x0138;
static constexpr u32 mmPIXCLK2_RESYNC_CNTL__VI                        = 0x0139;
static constexpr u32 mmPLL_ANALOG__VI                                 = 0x1708;
static constexpr u32 mmPLL_ANALOG_CNTL__VI                            = 0x1711;
static constexpr u32 mmPLL_CNTL__VI                                   = 0x1707;
static constexpr u32 mmPLL_DEBUG_CNTL__VI                             = 0x170B;
static constexpr u32 mmPLL_DS_CNTL__VI                                = 0x1705;
static constexpr u32 mmPLL_FB_DIV__VI                                 = 0x1701;
static constexpr u32 mmPLL_IDCLK_CNTL__VI                             = 0x1706;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED0__VI                   = 0x1700;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED1__VI                   = 0x1701;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED10__VI                  = 0x170A;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED11__VI                  = 0x170B;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED12__VI                  = 0x170C;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED13__VI                  = 0x170D;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED14__VI                  = 0x170E;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED15__VI                  = 0x170F;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED16__VI                  = 0x1710;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED17__VI                  = 0x1711;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED18__VI                  = 0x1712;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED19__VI                  = 0x1713;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED2__VI                   = 0x1702;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED20__VI                  = 0x1714;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED21__VI                  = 0x1715;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED22__VI                  = 0x1716;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED23__VI                  = 0x1717;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED24__VI                  = 0x1718;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED25__VI                  = 0x1719;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED26__VI                  = 0x171A;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED27__VI                  = 0x171B;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED28__VI                  = 0x171C;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED29__VI                  = 0x171D;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED3__VI                   = 0x1703;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED30__VI                  = 0x171E;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED31__VI                  = 0x171F;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED32__VI                  = 0x1720;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED33__VI                  = 0x1721;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED34__VI                  = 0x1722;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED35__VI                  = 0x1723;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED36__VI                  = 0x1724;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED37__VI                  = 0x1725;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED38__VI                  = 0x1726;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED39__VI                  = 0x1727;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED4__VI                   = 0x1704;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED40__VI                  = 0x1728;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED41__VI                  = 0x1729;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED5__VI                   = 0x1705;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED6__VI                   = 0x1706;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED7__VI                   = 0x1707;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED8__VI                   = 0x1708;
static constexpr u32 mmPLL_MACRO_CNTL_RESERVED9__VI                   = 0x1709;
static constexpr u32 mmPLL_POST_DIV__VI                               = 0x1702;
static constexpr u32 mmPLL_REF_DIV__VI                                = 0x1700;
static constexpr u32 mmPLL_SS_AMOUNT_DSFRAC__VI                       = 0x1703;
static constexpr u32 mmPLL_SS_CNTL__VI                                = 0x1704;
static constexpr u32 mmPLL_UNLOCK_DETECT_CNTL__VI                     = 0x170A;
static constexpr u32 mmPLL_UPDATE_CNTL__VI                            = 0x170D;
static constexpr u32 mmPLL_UPDATE_LOCK__VI                            = 0x170C;
static constexpr u32 mmPLL_VREG_CNTL__VI                              = 0x1709;
static constexpr u32 mmPLL_XOR_LOCK__VI                               = 0x1710;
static constexpr u32 mmPPLL_DEBUG_MUX_CNTL__VI                        = 0x1721;
static constexpr u32 mmPPLL_DIV_UPDATE_DEBUG__VI                      = 0x171F;
static constexpr u32 mmPPLL_SPARE0__VI                                = 0x1722;
static constexpr u32 mmPPLL_SPARE1__VI                                = 0x1723;
static constexpr u32 mmPPLL_STATUS_DEBUG__VI                          = 0x1720;
static constexpr u32 mmPRESCALE_CONTROL__VI                           = 0x46B2;
static constexpr u32 mmPRESCALE_GRPH_CONTROL__VI                      = 0x1A2D;
static constexpr u32 mmPRESCALE_OVL_CONTROL__VI                       = 0x1A31;
static constexpr u32 mmPRESCALE_VALUES_B__VI                          = 0x46B5;
static constexpr u32 mmPRESCALE_VALUES_G__VI                          = 0x46B4;
static constexpr u32 mmPRESCALE_VALUES_GRPH_B__VI                     = 0x1A30;
static constexpr u32 mmPRESCALE_VALUES_GRPH_G__VI                     = 0x1A2F;
static constexpr u32 mmPRESCALE_VALUES_GRPH_R__VI                     = 0x1A2E;
static constexpr u32 mmPRESCALE_VALUES_OVL_CB__VI                     = 0x1A32;
static constexpr u32 mmPRESCALE_VALUES_OVL_CR__VI                     = 0x1A34;
static constexpr u32 mmPRESCALE_VALUES_OVL_Y__VI                      = 0x1A33;
static constexpr u32 mmPRESCALE_VALUES_R__VI                          = 0x46B3;
static constexpr u32 mmRAS_TA_SIGNATURE1__VI                          = 0x33A0;
static constexpr u32 mmRBBMIF_STATUS__VI                              = 0x0315;
static constexpr u32 mmRBBMIF_STATUS_FLAG__VI                         = 0x0327;
static constexpr u32 mmRBBMIF_TIMEOUT__VI                             = 0x0314;
static constexpr u32 mmRBBMIF_TIMEOUT_DIS__VI                         = 0x0316;
static constexpr u32 mmREFCLK_CGTT_BLK_CTRL_REG__VI                   = 0x010B;
static constexpr u32 mmREFCLK_CNTL__VI                                = 0x0109;
static constexpr u32 mmREGAMMA_CNTLA_END_CNTL1__VI                    = 0x1AA6;
static constexpr u32 mmREGAMMA_CNTLA_END_CNTL2__VI                    = 0x1AA7;
static constexpr u32 mmREGAMMA_CNTLA_REGION_0_1__VI                   = 0x1AA8;
static constexpr u32 mmREGAMMA_CNTLA_REGION_10_11__VI                 = 0x1AAD;
static constexpr u32 mmREGAMMA_CNTLA_REGION_12_13__VI                 = 0x1AAE;
static constexpr u32 mmREGAMMA_CNTLA_REGION_14_15__VI                 = 0x1AAF;
static constexpr u32 mmREGAMMA_CNTLA_REGION_2_3__VI                   = 0x1AA9;
static constexpr u32 mmREGAMMA_CNTLA_REGION_4_5__VI                   = 0x1AAA;
static constexpr u32 mmREGAMMA_CNTLA_REGION_6_7__VI                   = 0x1AAB;
static constexpr u32 mmREGAMMA_CNTLA_REGION_8_9__VI                   = 0x1AAC;
static constexpr u32 mmREGAMMA_CNTLA_SLOPE_CNTL__VI                   = 0x1AA5;
static constexpr u32 mmREGAMMA_CNTLA_START_CNTL__VI                   = 0x1AA4;
static constexpr u32 mmREGAMMA_CNTLB_END_CNTL1__VI                    = 0x1AB2;
static constexpr u32 mmREGAMMA_CNTLB_END_CNTL2__VI                    = 0x1AB3;
static constexpr u32 mmREGAMMA_CNTLB_REGION_0_1__VI                   = 0x1AB4;
static constexpr u32 mmREGAMMA_CNTLB_REGION_10_11__VI                 = 0x1AB9;
static constexpr u32 mmREGAMMA_CNTLB_REGION_12_13__VI                 = 0x1ABA;
static constexpr u32 mmREGAMMA_CNTLB_REGION_14_15__VI                 = 0x1ABB;
static constexpr u32 mmREGAMMA_CNTLB_REGION_2_3__VI                   = 0x1AB5;
static constexpr u32 mmREGAMMA_CNTLB_REGION_4_5__VI                   = 0x1AB6;
static constexpr u32 mmREGAMMA_CNTLB_REGION_6_7__VI                   = 0x1AB7;
static constexpr u32 mmREGAMMA_CNTLB_REGION_8_9__VI                   = 0x1AB8;
static constexpr u32 mmREGAMMA_CNTLB_SLOPE_CNTL__VI                   = 0x1AB1;
static constexpr u32 mmREGAMMA_CNTLB_START_CNTL__VI                   = 0x1AB0;
static constexpr u32 mmREGAMMA_CONTROL__VI                            = 0x1AA0;
static constexpr u32 mmREGAMMA_LUT_DATA__VI                           = 0x1AA2;
static constexpr u32 mmREGAMMA_LUT_INDEX__VI                          = 0x1AA1;
static constexpr u32 mmREGAMMA_LUT_WRITE_EN_MASK__VI                  = 0x1AA3;
static constexpr u32 mmREMAP_HDP_MEM_FLUSH_CNTL__VI                   = 0x1426;
static constexpr u32 mmREMAP_HDP_REG_FLUSH_CNTL__VI                   = 0x1427;
static constexpr u32 mmRLC_AUTO_PG_CTRL__VI                           = 0xEC55;
static constexpr u32 mmRLC_CAPTURE_GPU_CLOCK_COUNT__VI                = 0xEC26;
static constexpr u32 mmRLC_CGCG_CGLS_CTRL__VI                         = 0xEC49;
static constexpr u32 mmRLC_CGCG_RAMP_CTRL__VI                         = 0xEC4A;
static constexpr u32 mmRLC_CGTT_MGCG_OVERRIDE__VI                     = 0xEC48;
static constexpr u32 mmRLC_CNTL__SI__CI                               = 0x30C0;
static constexpr u32 mmRLC_CNTL__VI                                   = 0xEC00;
static constexpr u32 mmRLC_CP_RESPONSE0__VI                           = 0xECA5;
static constexpr u32 mmRLC_CP_RESPONSE1__VI                           = 0xECA6;
static constexpr u32 mmRLC_CP_RESPONSE2__VI                           = 0xECA7;
static constexpr u32 mmRLC_CP_RESPONSE3__VI                           = 0xECA8;
static constexpr u32 mmRLC_CP_SCHEDULERS__VI                          = 0xECAA;
static constexpr u32 mmRLC_CSIB_ADDR_HI__VI                           = 0xECA3;
static constexpr u32 mmRLC_CSIB_ADDR_LO__VI                           = 0xECA2;
static constexpr u32 mmRLC_CSIB_LENGTH__VI                            = 0xECA4;
static constexpr u32 mmRLC_CU_STATUS__VI                              = 0xEC4E;
static constexpr u32 mmRLC_DEBUG__VI                                  = 0xEC02;
static constexpr u32 mmRLC_DEBUG_SELECT__VI                           = 0xEC01;
static constexpr u32 mmRLC_DRIVER_CPDMA_STATUS__VI                    = 0xEC1E;
static constexpr u32 mmRLC_DYN_PG_REQUEST__VI                         = 0xEC4C;
static constexpr u32 mmRLC_DYN_PG_STATUS__VI                          = 0xEC4B;
static constexpr u32 mmRLC_GPM_CU_PD_TIMEOUT__VI                      = 0xEC6B;
static constexpr u32 mmRLC_GPM_DEBUG__VI                              = 0xEC21;
static constexpr u32 mmRLC_GPM_DEBUG_SELECT__VI                       = 0xEC20;
static constexpr u32 mmRLC_GPM_GENERAL_0__VI                          = 0xEC63;
static constexpr u32 mmRLC_GPM_GENERAL_1__VI                          = 0xEC64;
static constexpr u32 mmRLC_GPM_GENERAL_2__VI                          = 0xEC65;
static constexpr u32 mmRLC_GPM_GENERAL_3__VI                          = 0xEC66;
static constexpr u32 mmRLC_GPM_GENERAL_4__VI                          = 0xEC67;
static constexpr u32 mmRLC_GPM_GENERAL_5__VI                          = 0xEC68;
static constexpr u32 mmRLC_GPM_GENERAL_6__VI                          = 0xEC69;
static constexpr u32 mmRLC_GPM_GENERAL_7__VI                          = 0xEC6A;
static constexpr u32 mmRLC_GPM_INT_DISABLE_TH0__VI                    = 0xEC7C;
static constexpr u32 mmRLC_GPM_INT_DISABLE_TH1__VI                    = 0xEC7D;
static constexpr u32 mmRLC_GPM_INT_FORCE_TH0__VI                      = 0xEC7E;
static constexpr u32 mmRLC_GPM_INT_FORCE_TH1__VI                      = 0xEC7F;
static constexpr u32 mmRLC_GPM_LOG_ADDR__VI                           = 0xEC76;
static constexpr u32 mmRLC_GPM_LOG_CONT__VI                           = 0xEC7B;
static constexpr u32 mmRLC_GPM_LOG_SIZE__VI                           = 0xEC77;
static constexpr u32 mmRLC_GPM_PERF_COUNT_0__VI                       = 0xEC6F;
static constexpr u32 mmRLC_GPM_PERF_COUNT_1__VI                       = 0xEC70;
static constexpr u32 mmRLC_GPM_SCRATCH_ADDR__VI                       = 0xEC6C;
static constexpr u32 mmRLC_GPM_SCRATCH_DATA__VI                       = 0xEC6D;
static constexpr u32 mmRLC_GPM_STAT__VI                               = 0xEC40;
static constexpr u32 mmRLC_GPM_THREAD_ENABLE__VI                      = 0xEC45;
static constexpr u32 mmRLC_GPM_THREAD_PRIORITY__VI                    = 0xEC44;
static constexpr u32 mmRLC_GPM_THREAD_RESET__VI                       = 0xEC28;
static constexpr u32 mmRLC_GPM_UCODE_ADDR__VI                         = 0xF83C;
static constexpr u32 mmRLC_GPM_UCODE_DATA__VI                         = 0xF83D;
static constexpr u32 mmRLC_GPM_VMID_THREAD0__VI                       = 0xEC46;
static constexpr u32 mmRLC_GPM_VMID_THREAD1__VI                       = 0xEC47;
static constexpr u32 mmRLC_GPM_VMID_THREAD2__VI                       = 0xFB41;
static constexpr u32 mmRLC_GPR_REG1__VI                               = 0xEC79;
static constexpr u32 mmRLC_GPR_REG2__VI                               = 0xEC7A;
static constexpr u32 mmRLC_GPU_CLOCK_32__VI                           = 0xEC42;
static constexpr u32 mmRLC_GPU_CLOCK_32_RES_SEL__VI                   = 0xEC41;
static constexpr u32 mmRLC_GPU_CLOCK_COUNT_LSB__VI                    = 0xEC24;
static constexpr u32 mmRLC_GPU_CLOCK_COUNT_MSB__VI                    = 0xEC25;
static constexpr u32 mmRLC_GPU_IOV_ACTIVE_FCN_ID__VI                  = 0xFB40;
static constexpr u32 mmRLC_GPU_IOV_CFG_REG1__VI                       = 0xFB01;
static constexpr u32 mmRLC_GPU_IOV_CFG_REG10__VI                      = 0xFB22;
static constexpr u32 mmRLC_GPU_IOV_CFG_REG11__VI                      = 0xFB23;
static constexpr u32 mmRLC_GPU_IOV_CFG_REG12__VI                      = 0xFB24;
static constexpr u32 mmRLC_GPU_IOV_CFG_REG13__VI                      = 0xFB25;
static constexpr u32 mmRLC_GPU_IOV_CFG_REG14__VI                      = 0xFB26;
static constexpr u32 mmRLC_GPU_IOV_CFG_REG15__VI                      = 0xFB27;
static constexpr u32 mmRLC_GPU_IOV_CFG_REG2__VI                       = 0xFB02;
static constexpr u32 mmRLC_GPU_IOV_CFG_REG6__VI                       = 0xFB06;
static constexpr u32 mmRLC_GPU_IOV_CFG_REG8__VI                       = 0xFB08;
static constexpr u32 mmRLC_GPU_IOV_CFG_REG9__VI                       = 0xFB21;
static constexpr u32 mmRLC_GPU_IOV_F32_CNTL__VI                       = 0xFB46;
static constexpr u32 mmRLC_GPU_IOV_F32_RESET__VI                      = 0xFB47;
static constexpr u32 mmRLC_GPU_IOV_INT_DISABLE__VI                    = 0xFB4E;
static constexpr u32 mmRLC_GPU_IOV_INT_FORCE__VI                      = 0xFB4F;
static constexpr u32 mmRLC_GPU_IOV_RLC_RESPONSE__VI                   = 0xFB4D;
static constexpr u32 mmRLC_GPU_IOV_SCH_0__VI                          = 0xFB52;
static constexpr u32 mmRLC_GPU_IOV_SCH_1__VI                          = 0xFB53;
static constexpr u32 mmRLC_GPU_IOV_SCH_2__VI                          = 0xFB54;
static constexpr u32 mmRLC_GPU_IOV_SCH_3__VI                          = 0xFB55;
static constexpr u32 mmRLC_GPU_IOV_SCH_INT__VI                        = 0xFB56;
static constexpr u32 mmRLC_GPU_IOV_SCRATCH_ADDR__VI                   = 0xFB44;
static constexpr u32 mmRLC_GPU_IOV_SCRATCH_DATA__VI                   = 0xFB45;
static constexpr u32 mmRLC_GPU_IOV_SDMA0_BUSY_STATUS__VI              = 0xFB50;
static constexpr u32 mmRLC_GPU_IOV_SDMA0_STATUS__VI                   = 0xFB48;
static constexpr u32 mmRLC_GPU_IOV_SDMA1_BUSY_STATUS__VI              = 0xFB51;
static constexpr u32 mmRLC_GPU_IOV_SDMA1_STATUS__VI                   = 0xFB49;
static constexpr u32 mmRLC_GPU_IOV_SMU_RESPONSE__VI                   = 0xFB4A;
static constexpr u32 mmRLC_GPU_IOV_UCODE_ADDR__VI                     = 0xFB42;
static constexpr u32 mmRLC_GPU_IOV_UCODE_DATA__VI                     = 0xFB43;
static constexpr u32 mmRLC_GPU_IOV_VF_ENABLE__VI                      = 0xFB00;
static constexpr u32 mmRLC_GPU_IOV_VIRT_RESET_REQ__VI                 = 0xFB4C;
static constexpr u32 mmRLC_HYP_GPM_UCODE_ADDR__VI                     = 0xF83C;
static constexpr u32 mmRLC_HYP_GPM_UCODE_DATA__VI                     = 0xF83D;
static constexpr u32 mmRLC_JUMP_TABLE_RESTORE__VI                     = 0xEC1E;
static constexpr u32 mmRLC_LB_ALWAYS_ACTIVE_CU_MASK__VI               = 0xEC50;
static constexpr u32 mmRLC_LB_CNTL__VI                                = 0xEC19;
static constexpr u32 mmRLC_LB_CNTR_INIT__VI                           = 0xEC1B;
static constexpr u32 mmRLC_LB_CNTR_MAX__VI                            = 0xEC12;
static constexpr u32 mmRLC_LB_INIT_CU_MASK__VI                        = 0xEC4F;
static constexpr u32 mmRLC_LB_PARAMS__VI                              = 0xEC51;
static constexpr u32 mmRLC_LOAD_BALANCE_CNTR__VI                      = 0xEC1C;
static constexpr u32 mmRLC_MAX_PG_CU__VI                              = 0xEC54;
static constexpr u32 mmRLC_MC_CNTL__VI                                = 0xEC03;
static constexpr u32 mmRLC_MEM_SLP_CNTL__VI                           = 0xEC06;
static constexpr u32 mmRLC_MGCG_CTRL__VI                              = 0xEC1A;
static constexpr u32 mmRLC_PERFMON_CLK_CNTL__VI                       = 0xDCBF;
static constexpr u32 mmRLC_PG_ALWAYS_ON_CU_MASK__VI                   = 0xEC53;
static constexpr u32 mmRLC_PG_CNTL__VI                                = 0xEC43;
static constexpr u32 mmRLC_PG_DELAY__VI                               = 0xEC4D;
static constexpr u32 mmRLC_PG_DELAY_2__VI                             = 0xEC1F;
static constexpr u32 mmRLC_PG_DELAY_3__VI                             = 0xEC78;
static constexpr u32 mmRLC_RLCV_COMMAND__VI                           = 0xEC0A;
static constexpr u32 mmRLC_RLCV_SAFE_MODE__VI                         = 0xEC08;
static constexpr u32 mmRLC_ROM_CNTL__VI                               = 0xF836;
static constexpr u32 mmRLC_SAFE_MODE__VI                              = 0xEC05;
static constexpr u32 mmRLC_SAVE_AND_RESTORE_BASE__VI                  = 0xEC1D;
static constexpr u32 mmRLC_SERDES_CU_MASTER_BUSY__VI                  = 0xEC61;
static constexpr u32 mmRLC_SERDES_NONCU_MASTER_BUSY__VI               = 0xEC62;
static constexpr u32 mmRLC_SERDES_RD_DATA_0__VI                       = 0xEC5A;
static constexpr u32 mmRLC_SERDES_RD_DATA_1__VI                       = 0xEC5B;
static constexpr u32 mmRLC_SERDES_RD_DATA_2__VI                       = 0xEC5C;
static constexpr u32 mmRLC_SERDES_RD_MASTER_INDEX__VI                 = 0xEC59;
static constexpr u32 mmRLC_SERDES_WR_CTRL__VI                         = 0xEC5F;
static constexpr u32 mmRLC_SERDES_WR_CU_MASTER_MASK__VI               = 0xEC5D;
static constexpr u32 mmRLC_SERDES_WR_DATA__VI                         = 0xEC60;
static constexpr u32 mmRLC_SERDES_WR_NONCU_MASTER_MASK__VI            = 0xEC5E;
static constexpr u32 mmRLC_SMU_COMMAND__VI                            = 0xECA9;
static constexpr u32 mmRLC_SMU_GRBM_REG_SAVE_CTRL__VI                 = 0xEC56;
static constexpr u32 mmRLC_SMU_MESSAGE__VI                            = 0xEC76;
static constexpr u32 mmRLC_SMU_PG_CTRL__VI                            = 0xEC57;
static constexpr u32 mmRLC_SMU_PG_WAKE_UP_CTRL__VI                    = 0xEC58;
static constexpr u32 mmRLC_SMU_SAFE_MODE__VI                          = 0xEC09;
static constexpr u32 mmRLC_SOFT_RESET_GPU__VI                         = 0xEC05;
static constexpr u32 mmRLC_SPM_CBR0_PERFMON_SAMPLE_DELAY__VI          = 0xDCA1;
static constexpr u32 mmRLC_SPM_CBR1_PERFMON_SAMPLE_DELAY__VI          = 0xDCA2;
static constexpr u32 mmRLC_SPM_DBR0_PERFMON_SAMPLE_DELAY__VI          = 0xDC9F;
static constexpr u32 mmRLC_SPM_DBR1_PERFMON_SAMPLE_DELAY__VI          = 0xDCA0;
static constexpr u32 mmRLC_SPM_DEBUG__VI                              = 0xEC75;
static constexpr u32 mmRLC_SPM_DEBUG_SELECT__VI                       = 0xEC74;
static constexpr u32 mmRLC_SPM_INT_CNTL__VI                           = 0xEC72;
static constexpr u32 mmRLC_SPM_INT_STATUS__VI                         = 0xEC73;
static constexpr u32 mmRLC_SPM_VMID__VI                               = 0xEC71;
static constexpr u32 mmRLC_SRM_ARAM_ADDR__VI                          = 0xEC83;
static constexpr u32 mmRLC_SRM_ARAM_DATA__VI                          = 0xEC84;
static constexpr u32 mmRLC_SRM_CNTL__VI                               = 0xEC80;
static constexpr u32 mmRLC_SRM_DEBUG__VI                              = 0xEC82;
static constexpr u32 mmRLC_SRM_DEBUG_SELECT__VI                       = 0xEC81;
static constexpr u32 mmRLC_SRM_DRAM_ADDR__VI                          = 0xEC85;
static constexpr u32 mmRLC_SRM_DRAM_DATA__VI                          = 0xEC86;
static constexpr u32 mmRLC_SRM_GPM_ABORT__VI                          = 0xEC9C;
static constexpr u32 mmRLC_SRM_GPM_COMMAND__VI                        = 0xEC87;
static constexpr u32 mmRLC_SRM_GPM_COMMAND_STATUS__VI                 = 0xEC88;
static constexpr u32 mmRLC_SRM_INDEX_CNTL_ADDR_0__VI                  = 0xEC8B;
static constexpr u32 mmRLC_SRM_INDEX_CNTL_ADDR_1__VI                  = 0xEC8C;
static constexpr u32 mmRLC_SRM_INDEX_CNTL_ADDR_2__VI                  = 0xEC8D;
static constexpr u32 mmRLC_SRM_INDEX_CNTL_ADDR_3__VI                  = 0xEC8E;
static constexpr u32 mmRLC_SRM_INDEX_CNTL_ADDR_4__VI                  = 0xEC8F;
static constexpr u32 mmRLC_SRM_INDEX_CNTL_ADDR_5__VI                  = 0xEC90;
static constexpr u32 mmRLC_SRM_INDEX_CNTL_ADDR_6__VI                  = 0xEC91;
static constexpr u32 mmRLC_SRM_INDEX_CNTL_ADDR_7__VI                  = 0xEC92;
static constexpr u32 mmRLC_SRM_INDEX_CNTL_DATA_0__VI                  = 0xEC93;
static constexpr u32 mmRLC_SRM_INDEX_CNTL_DATA_1__VI                  = 0xEC94;
static constexpr u32 mmRLC_SRM_INDEX_CNTL_DATA_2__VI                  = 0xEC95;
static constexpr u32 mmRLC_SRM_INDEX_CNTL_DATA_3__VI                  = 0xEC96;
static constexpr u32 mmRLC_SRM_INDEX_CNTL_DATA_4__VI                  = 0xEC97;
static constexpr u32 mmRLC_SRM_INDEX_CNTL_DATA_5__VI                  = 0xEC98;
static constexpr u32 mmRLC_SRM_INDEX_CNTL_DATA_6__VI                  = 0xEC99;
static constexpr u32 mmRLC_SRM_INDEX_CNTL_DATA_7__VI                  = 0xEC9A;
static constexpr u32 mmRLC_SRM_RLCV_COMMAND__VI                       = 0xEC89;
static constexpr u32 mmRLC_SRM_RLCV_COMMAND_STATUS__VI                = 0xEC8A;
static constexpr u32 mmRLC_SRM_STAT__VI                               = 0xEC9B;
static constexpr u32 mmRLC_STAT__VI                                   = 0xEC04;
static constexpr u32 mmRLC_STATIC_PG_STATUS__VI                       = 0xEC6E;
static constexpr u32 mmRLC_THREAD1_DELAY__VI                          = 0xEC52;
static constexpr u32 mmRLC_UCODE_CNTL__VI                             = 0xEC27;
static constexpr u32 mmSAM_IH_EXT_ERR_INTR__VI                        = 0x8810;
static constexpr u32 mmSAM_IH_EXT_ERR_INTR_STATUS__VI                 = 0x8812;
static constexpr u32 mmSCL0_SCL_DEBUG2__VI                            = 0x1B69;
static constexpr u32 mmSCL0_SCL_HORZ_FILTER_CONTROL__VI               = 0x1B48;
static constexpr u32 mmSCL0_SCL_HORZ_FILTER_INIT__VI                  = 0x1B4A;
static constexpr u32 mmSCL0_SCL_HORZ_FILTER_SCALE_RATIO__VI           = 0x1B49;
static constexpr u32 mmSCL0_SCL_MODE__VI                              = 0x1B42;
static constexpr u32 mmSCL0_SCL_ROUND_OFFSET__VI                      = 0x1B4F;
static constexpr u32 mmSCL0_SCL_VERT_FILTER_CONTROL__VI               = 0x1B4B;
static constexpr u32 mmSCL0_SCL_VERT_FILTER_INIT__VI                  = 0x1B4D;
static constexpr u32 mmSCL0_SCL_VERT_FILTER_INIT_BOT__VI              = 0x1B4E;
static constexpr u32 mmSCL0_SCL_VERT_FILTER_SCALE_RATIO__VI           = 0x1B4C;
static constexpr u32 mmSCL0_VIEWPORT_START_SECONDARY__VI              = 0x1B5B;
static constexpr u32 mmSCL1_EXT_OVERSCAN_LEFT_RIGHT__VI               = 0x1D5E;
static constexpr u32 mmSCL1_EXT_OVERSCAN_TOP_BOTTOM__VI               = 0x1D5F;
static constexpr u32 mmSCL1_SCL_ALU_CONTROL__VI                       = 0x1D54;
static constexpr u32 mmSCL1_SCL_AUTOMATIC_MODE_CONTROL__VI            = 0x1D47;
static constexpr u32 mmSCL1_SCL_BYPASS_CONTROL__VI                    = 0x1D45;
static constexpr u32 mmSCL1_SCL_COEF_RAM_CONFLICT_STATUS__VI          = 0x1D55;
static constexpr u32 mmSCL1_SCL_COEF_RAM_SELECT__VI                   = 0x1D40;
static constexpr u32 mmSCL1_SCL_COEF_RAM_TAP_DATA__VI                 = 0x1D41;
static constexpr u32 mmSCL1_SCL_CONTROL__VI                           = 0x1D44;
static constexpr u32 mmSCL1_SCL_DEBUG__VI                             = 0x1D6A;
static constexpr u32 mmSCL1_SCL_DEBUG2__VI                            = 0x1D69;
static constexpr u32 mmSCL1_SCL_F_SHARP_CONTROL__VI                   = 0x1D53;
static constexpr u32 mmSCL1_SCL_HORZ_FILTER_CONTROL__VI               = 0x1D48;
static constexpr u32 mmSCL1_SCL_HORZ_FILTER_INIT__VI                  = 0x1D4A;
static constexpr u32 mmSCL1_SCL_HORZ_FILTER_SCALE_RATIO__VI           = 0x1D49;
static constexpr u32 mmSCL1_SCL_MANUAL_REPLICATE_CONTROL__VI          = 0x1D46;
static constexpr u32 mmSCL1_SCL_MODE__VI                              = 0x1D42;
static constexpr u32 mmSCL1_SCL_MODE_CHANGE_DET1__VI                  = 0x1D60;
static constexpr u32 mmSCL1_SCL_MODE_CHANGE_DET2__VI                  = 0x1D61;
static constexpr u32 mmSCL1_SCL_MODE_CHANGE_DET3__VI                  = 0x1D62;
static constexpr u32 mmSCL1_SCL_MODE_CHANGE_MASK__VI                  = 0x1D63;
static constexpr u32 mmSCL1_SCL_ROUND_OFFSET__VI                      = 0x1D4F;
static constexpr u32 mmSCL1_SCL_TAP_CONTROL__VI                       = 0x1D43;
static constexpr u32 mmSCL1_SCL_TEST_DEBUG_DATA__VI                   = 0x1D6C;
static constexpr u32 mmSCL1_SCL_TEST_DEBUG_INDEX__VI                  = 0x1D6B;
static constexpr u32 mmSCL1_SCL_UPDATE__VI                            = 0x1D51;
static constexpr u32 mmSCL1_SCL_VERT_FILTER_CONTROL__VI               = 0x1D4B;
static constexpr u32 mmSCL1_SCL_VERT_FILTER_INIT__VI                  = 0x1D4D;
static constexpr u32 mmSCL1_SCL_VERT_FILTER_INIT_BOT__VI              = 0x1D4E;
static constexpr u32 mmSCL1_SCL_VERT_FILTER_SCALE_RATIO__VI           = 0x1D4C;
static constexpr u32 mmSCL1_VIEWPORT_SIZE__VI                         = 0x1D5D;
static constexpr u32 mmSCL1_VIEWPORT_START__VI                        = 0x1D5C;
static constexpr u32 mmSCL1_VIEWPORT_START_SECONDARY__VI              = 0x1D5B;
static constexpr u32 mmSCL2_EXT_OVERSCAN_LEFT_RIGHT__VI               = 0x1F5E;
static constexpr u32 mmSCL2_EXT_OVERSCAN_TOP_BOTTOM__VI               = 0x1F5F;
static constexpr u32 mmSCL2_SCL_ALU_CONTROL__VI                       = 0x1F54;
static constexpr u32 mmSCL2_SCL_AUTOMATIC_MODE_CONTROL__VI            = 0x1F47;
static constexpr u32 mmSCL2_SCL_BYPASS_CONTROL__VI                    = 0x1F45;
static constexpr u32 mmSCL2_SCL_COEF_RAM_CONFLICT_STATUS__VI          = 0x1F55;
static constexpr u32 mmSCL2_SCL_COEF_RAM_SELECT__VI                   = 0x1F40;
static constexpr u32 mmSCL2_SCL_COEF_RAM_TAP_DATA__VI                 = 0x1F41;
static constexpr u32 mmSCL2_SCL_CONTROL__VI                           = 0x1F44;
static constexpr u32 mmSCL2_SCL_DEBUG__VI                             = 0x1F6A;
static constexpr u32 mmSCL2_SCL_DEBUG2__VI                            = 0x1F69;
static constexpr u32 mmSCL2_SCL_F_SHARP_CONTROL__VI                   = 0x1F53;
static constexpr u32 mmSCL2_SCL_HORZ_FILTER_CONTROL__VI               = 0x1F48;
static constexpr u32 mmSCL2_SCL_HORZ_FILTER_INIT__VI                  = 0x1F4A;
static constexpr u32 mmSCL2_SCL_HORZ_FILTER_SCALE_RATIO__VI           = 0x1F49;
static constexpr u32 mmSCL2_SCL_MANUAL_REPLICATE_CONTROL__VI          = 0x1F46;
static constexpr u32 mmSCL2_SCL_MODE__VI                              = 0x1F42;
static constexpr u32 mmSCL2_SCL_MODE_CHANGE_DET1__VI                  = 0x1F60;
static constexpr u32 mmSCL2_SCL_MODE_CHANGE_DET2__VI                  = 0x1F61;
static constexpr u32 mmSCL2_SCL_MODE_CHANGE_DET3__VI                  = 0x1F62;
static constexpr u32 mmSCL2_SCL_MODE_CHANGE_MASK__VI                  = 0x1F63;
static constexpr u32 mmSCL2_SCL_ROUND_OFFSET__VI                      = 0x1F4F;
static constexpr u32 mmSCL2_SCL_TAP_CONTROL__VI                       = 0x1F43;
static constexpr u32 mmSCL2_SCL_TEST_DEBUG_DATA__VI                   = 0x1F6C;
static constexpr u32 mmSCL2_SCL_TEST_DEBUG_INDEX__VI                  = 0x1F6B;
static constexpr u32 mmSCL2_SCL_UPDATE__VI                            = 0x1F51;
static constexpr u32 mmSCL2_SCL_VERT_FILTER_CONTROL__VI               = 0x1F4B;
static constexpr u32 mmSCL2_SCL_VERT_FILTER_INIT__VI                  = 0x1F4D;
static constexpr u32 mmSCL2_SCL_VERT_FILTER_INIT_BOT__VI              = 0x1F4E;
static constexpr u32 mmSCL2_SCL_VERT_FILTER_SCALE_RATIO__VI           = 0x1F4C;
static constexpr u32 mmSCL2_VIEWPORT_SIZE__VI                         = 0x1F5D;
static constexpr u32 mmSCL2_VIEWPORT_START__VI                        = 0x1F5C;
static constexpr u32 mmSCL2_VIEWPORT_START_SECONDARY__VI              = 0x1F5B;
static constexpr u32 mmSCL3_EXT_OVERSCAN_LEFT_RIGHT__VI               = 0x415E;
static constexpr u32 mmSCL3_EXT_OVERSCAN_TOP_BOTTOM__VI               = 0x415F;
static constexpr u32 mmSCL3_SCL_ALU_CONTROL__VI                       = 0x4154;
static constexpr u32 mmSCL3_SCL_AUTOMATIC_MODE_CONTROL__VI            = 0x4147;
static constexpr u32 mmSCL3_SCL_BYPASS_CONTROL__VI                    = 0x4145;
static constexpr u32 mmSCL3_SCL_COEF_RAM_CONFLICT_STATUS__VI          = 0x4155;
static constexpr u32 mmSCL3_SCL_COEF_RAM_SELECT__VI                   = 0x4140;
static constexpr u32 mmSCL3_SCL_COEF_RAM_TAP_DATA__VI                 = 0x4141;
static constexpr u32 mmSCL3_SCL_CONTROL__VI                           = 0x4144;
static constexpr u32 mmSCL3_SCL_DEBUG__VI                             = 0x416A;
static constexpr u32 mmSCL3_SCL_DEBUG2__VI                            = 0x4169;
static constexpr u32 mmSCL3_SCL_F_SHARP_CONTROL__VI                   = 0x4153;
static constexpr u32 mmSCL3_SCL_HORZ_FILTER_CONTROL__VI               = 0x4148;
static constexpr u32 mmSCL3_SCL_HORZ_FILTER_INIT__VI                  = 0x414A;
static constexpr u32 mmSCL3_SCL_HORZ_FILTER_SCALE_RATIO__VI           = 0x4149;
static constexpr u32 mmSCL3_SCL_MANUAL_REPLICATE_CONTROL__VI          = 0x4146;
static constexpr u32 mmSCL3_SCL_MODE__VI                              = 0x4142;
static constexpr u32 mmSCL3_SCL_MODE_CHANGE_DET1__VI                  = 0x4160;
static constexpr u32 mmSCL3_SCL_MODE_CHANGE_DET2__VI                  = 0x4161;
static constexpr u32 mmSCL3_SCL_MODE_CHANGE_DET3__VI                  = 0x4162;
static constexpr u32 mmSCL3_SCL_MODE_CHANGE_MASK__VI                  = 0x4163;
static constexpr u32 mmSCL3_SCL_ROUND_OFFSET__VI                      = 0x414F;
static constexpr u32 mmSCL3_SCL_TAP_CONTROL__VI                       = 0x4143;
static constexpr u32 mmSCL3_SCL_TEST_DEBUG_DATA__VI                   = 0x416C;
static constexpr u32 mmSCL3_SCL_TEST_DEBUG_INDEX__VI                  = 0x416B;
static constexpr u32 mmSCL3_SCL_UPDATE__VI                            = 0x4151;
static constexpr u32 mmSCL3_SCL_VERT_FILTER_CONTROL__VI               = 0x414B;
static constexpr u32 mmSCL3_SCL_VERT_FILTER_INIT__VI                  = 0x414D;
static constexpr u32 mmSCL3_SCL_VERT_FILTER_INIT_BOT__VI              = 0x414E;
static constexpr u32 mmSCL3_SCL_VERT_FILTER_SCALE_RATIO__VI           = 0x414C;
static constexpr u32 mmSCL3_VIEWPORT_SIZE__VI                         = 0x415D;
static constexpr u32 mmSCL3_VIEWPORT_START__VI                        = 0x415C;
static constexpr u32 mmSCL3_VIEWPORT_START_SECONDARY__VI              = 0x415B;
static constexpr u32 mmSCL4_EXT_OVERSCAN_LEFT_RIGHT__VI               = 0x435E;
static constexpr u32 mmSCL4_EXT_OVERSCAN_TOP_BOTTOM__VI               = 0x435F;
static constexpr u32 mmSCL4_SCL_ALU_CONTROL__VI                       = 0x4354;
static constexpr u32 mmSCL4_SCL_AUTOMATIC_MODE_CONTROL__VI            = 0x4347;
static constexpr u32 mmSCL4_SCL_BYPASS_CONTROL__VI                    = 0x4345;
static constexpr u32 mmSCL4_SCL_COEF_RAM_CONFLICT_STATUS__VI          = 0x4355;
static constexpr u32 mmSCL4_SCL_COEF_RAM_SELECT__VI                   = 0x4340;
static constexpr u32 mmSCL4_SCL_COEF_RAM_TAP_DATA__VI                 = 0x4341;
static constexpr u32 mmSCL4_SCL_CONTROL__VI                           = 0x4344;
static constexpr u32 mmSCL4_SCL_DEBUG__VI                             = 0x436A;
static constexpr u32 mmSCL4_SCL_DEBUG2__VI                            = 0x4369;
static constexpr u32 mmSCL4_SCL_F_SHARP_CONTROL__VI                   = 0x4353;
static constexpr u32 mmSCL4_SCL_HORZ_FILTER_CONTROL__VI               = 0x4348;
static constexpr u32 mmSCL4_SCL_HORZ_FILTER_INIT__VI                  = 0x434A;
static constexpr u32 mmSCL4_SCL_HORZ_FILTER_SCALE_RATIO__VI           = 0x4349;
static constexpr u32 mmSCL4_SCL_MANUAL_REPLICATE_CONTROL__VI          = 0x4346;
static constexpr u32 mmSCL4_SCL_MODE__VI                              = 0x4342;
static constexpr u32 mmSCL4_SCL_MODE_CHANGE_DET1__VI                  = 0x4360;
static constexpr u32 mmSCL4_SCL_MODE_CHANGE_DET2__VI                  = 0x4361;
static constexpr u32 mmSCL4_SCL_MODE_CHANGE_DET3__VI                  = 0x4362;
static constexpr u32 mmSCL4_SCL_MODE_CHANGE_MASK__VI                  = 0x4363;
static constexpr u32 mmSCL4_SCL_ROUND_OFFSET__VI                      = 0x434F;
static constexpr u32 mmSCL4_SCL_TAP_CONTROL__VI                       = 0x4343;
static constexpr u32 mmSCL4_SCL_TEST_DEBUG_DATA__VI                   = 0x436C;
static constexpr u32 mmSCL4_SCL_TEST_DEBUG_INDEX__VI                  = 0x436B;
static constexpr u32 mmSCL4_SCL_UPDATE__VI                            = 0x4351;
static constexpr u32 mmSCL4_SCL_VERT_FILTER_CONTROL__VI               = 0x434B;
static constexpr u32 mmSCL4_SCL_VERT_FILTER_INIT__VI                  = 0x434D;
static constexpr u32 mmSCL4_SCL_VERT_FILTER_INIT_BOT__VI              = 0x434E;
static constexpr u32 mmSCL4_SCL_VERT_FILTER_SCALE_RATIO__VI           = 0x434C;
static constexpr u32 mmSCL4_VIEWPORT_SIZE__VI                         = 0x435D;
static constexpr u32 mmSCL4_VIEWPORT_START__VI                        = 0x435C;
static constexpr u32 mmSCL4_VIEWPORT_START_SECONDARY__VI              = 0x435B;
static constexpr u32 mmSCL5_EXT_OVERSCAN_LEFT_RIGHT__VI               = 0x455E;
static constexpr u32 mmSCL5_EXT_OVERSCAN_TOP_BOTTOM__VI               = 0x455F;
static constexpr u32 mmSCL5_SCL_ALU_CONTROL__VI                       = 0x4554;
static constexpr u32 mmSCL5_SCL_AUTOMATIC_MODE_CONTROL__VI            = 0x4547;
static constexpr u32 mmSCL5_SCL_BYPASS_CONTROL__VI                    = 0x4545;
static constexpr u32 mmSCL5_SCL_COEF_RAM_CONFLICT_STATUS__VI          = 0x4555;
static constexpr u32 mmSCL5_SCL_COEF_RAM_SELECT__VI                   = 0x4540;
static constexpr u32 mmSCL5_SCL_COEF_RAM_TAP_DATA__VI                 = 0x4541;
static constexpr u32 mmSCL5_SCL_CONTROL__VI                           = 0x4544;
static constexpr u32 mmSCL5_SCL_DEBUG__VI                             = 0x456A;
static constexpr u32 mmSCL5_SCL_DEBUG2__VI                            = 0x4569;
static constexpr u32 mmSCL5_SCL_F_SHARP_CONTROL__VI                   = 0x4553;
static constexpr u32 mmSCL5_SCL_HORZ_FILTER_CONTROL__VI               = 0x4548;
static constexpr u32 mmSCL5_SCL_HORZ_FILTER_INIT__VI                  = 0x454A;
static constexpr u32 mmSCL5_SCL_HORZ_FILTER_SCALE_RATIO__VI           = 0x4549;
static constexpr u32 mmSCL5_SCL_MANUAL_REPLICATE_CONTROL__VI          = 0x4546;
static constexpr u32 mmSCL5_SCL_MODE__VI                              = 0x4542;
static constexpr u32 mmSCL5_SCL_MODE_CHANGE_DET1__VI                  = 0x4560;
static constexpr u32 mmSCL5_SCL_MODE_CHANGE_DET2__VI                  = 0x4561;
static constexpr u32 mmSCL5_SCL_MODE_CHANGE_DET3__VI                  = 0x4562;
static constexpr u32 mmSCL5_SCL_MODE_CHANGE_MASK__VI                  = 0x4563;
static constexpr u32 mmSCL5_SCL_ROUND_OFFSET__VI                      = 0x454F;
static constexpr u32 mmSCL5_SCL_TAP_CONTROL__VI                       = 0x4543;
static constexpr u32 mmSCL5_SCL_TEST_DEBUG_DATA__VI                   = 0x456C;
static constexpr u32 mmSCL5_SCL_TEST_DEBUG_INDEX__VI                  = 0x456B;
static constexpr u32 mmSCL5_SCL_UPDATE__VI                            = 0x4551;
static constexpr u32 mmSCL5_SCL_VERT_FILTER_CONTROL__VI               = 0x454B;
static constexpr u32 mmSCL5_SCL_VERT_FILTER_INIT__VI                  = 0x454D;
static constexpr u32 mmSCL5_SCL_VERT_FILTER_INIT_BOT__VI              = 0x454E;
static constexpr u32 mmSCL5_SCL_VERT_FILTER_SCALE_RATIO__VI           = 0x454C;
static constexpr u32 mmSCL5_VIEWPORT_SIZE__VI                         = 0x455D;
static constexpr u32 mmSCL5_VIEWPORT_START__VI                        = 0x455C;
static constexpr u32 mmSCL5_VIEWPORT_START_SECONDARY__VI              = 0x455B;
static constexpr u32 mmSCLK_CGTT_BLK_CTRL_REG__VI                     = 0x0136;
static constexpr u32 mmSCLV_ALU_CONTROL__VI                           = 0x4685;
static constexpr u32 mmSCLV_AUTOMATIC_MODE_CONTROL__VI                = 0x4676;
static constexpr u32 mmSCLV_COEF_RAM_SELECT__VI                       = 0x4670;
static constexpr u32 mmSCLV_COEF_RAM_TAP_DATA__VI                     = 0x4671;
static constexpr u32 mmSCLV_CONTROL__VI                               = 0x4674;
static constexpr u32 mmSCLV_DEBUG__VI                                 = 0x4693;
static constexpr u32 mmSCLV_DEBUG2__VI                                = 0x4692;
static constexpr u32 mmSCLV_EXT_OVERSCAN_LEFT_RIGHT__VI               = 0x468C;
static constexpr u32 mmSCLV_EXT_OVERSCAN_TOP_BOTTOM__VI               = 0x468D;
static constexpr u32 mmSCLV_HORZ_FILTER_CONTROL__VI                   = 0x4677;
static constexpr u32 mmSCLV_HORZ_FILTER_INIT__VI                      = 0x4679;
static constexpr u32 mmSCLV_HORZ_FILTER_INIT_C__VI                    = 0x467B;
static constexpr u32 mmSCLV_HORZ_FILTER_SCALE_RATIO__VI               = 0x4678;
static constexpr u32 mmSCLV_HORZ_FILTER_SCALE_RATIO_C__VI             = 0x467A;
static constexpr u32 mmSCLV_MANUAL_REPLICATE_CONTROL__VI              = 0x4675;
static constexpr u32 mmSCLV_MODE__VI                                  = 0x4672;
static constexpr u32 mmSCLV_MODE_CHANGE_DET1__VI                      = 0x468E;
static constexpr u32 mmSCLV_MODE_CHANGE_DET2__VI                      = 0x468F;
static constexpr u32 mmSCLV_MODE_CHANGE_DET3__VI                      = 0x4690;
static constexpr u32 mmSCLV_MODE_CHANGE_MASK__VI                      = 0x4691;
static constexpr u32 mmSCLV_ROUND_OFFSET__VI                          = 0x4683;
static constexpr u32 mmSCLV_TAP_CONTROL__VI                           = 0x4673;
static constexpr u32 mmSCLV_TEST_DEBUG_DATA__VI                       = 0x4695;
static constexpr u32 mmSCLV_TEST_DEBUG_INDEX__VI                      = 0x4694;
static constexpr u32 mmSCLV_UPDATE__VI                                = 0x4684;
static constexpr u32 mmSCLV_VERT_FILTER_CONTROL__VI                   = 0x467C;
static constexpr u32 mmSCLV_VERT_FILTER_INIT__VI                      = 0x467E;
static constexpr u32 mmSCLV_VERT_FILTER_INIT_BOT__VI                  = 0x467F;
static constexpr u32 mmSCLV_VERT_FILTER_INIT_BOT_C__VI                = 0x4682;
static constexpr u32 mmSCLV_VERT_FILTER_INIT_C__VI                    = 0x4681;
static constexpr u32 mmSCLV_VERT_FILTER_SCALE_RATIO__VI               = 0x467D;
static constexpr u32 mmSCLV_VERT_FILTER_SCALE_RATIO_C__VI             = 0x4680;
static constexpr u32 mmSCLV_VIEWPORT_SIZE__VI                         = 0x4688;
static constexpr u32 mmSCLV_VIEWPORT_SIZE_C__VI                       = 0x468B;
static constexpr u32 mmSCLV_VIEWPORT_START__VI                        = 0x4686;
static constexpr u32 mmSCLV_VIEWPORT_START_C__VI                      = 0x4689;
static constexpr u32 mmSCLV_VIEWPORT_START_SECONDARY__VI              = 0x4687;
static constexpr u32 mmSCLV_VIEWPORT_START_SECONDARY_C__VI            = 0x468A;
static constexpr u32 mmSCL_DEBUG2__VI                                 = 0x1B69;
static constexpr u32 mmSCL_HORZ_FILTER_CONTROL__VI                    = 0x1B48;
static constexpr u32 mmSCL_HORZ_FILTER_INIT__VI                       = 0x1B4A;
static constexpr u32 mmSCL_HORZ_FILTER_SCALE_RATIO__VI                = 0x1B49;
static constexpr u32 mmSCL_MODE__VI                                   = 0x1B42;
static constexpr u32 mmSCL_ROUND_OFFSET__VI                           = 0x1B4F;
static constexpr u32 mmSCL_VERT_FILTER_CONTROL__VI                    = 0x1B4B;
static constexpr u32 mmSCL_VERT_FILTER_INIT__VI                       = 0x1B4D;
static constexpr u32 mmSCL_VERT_FILTER_INIT_BOT__VI                   = 0x1B4E;
static constexpr u32 mmSCL_VERT_FILTER_SCALE_RATIO__VI                = 0x1B4C;
static constexpr u32 mmSDMA0_ACTIVE_FCN_ID__VI                        = 0x341F;
static constexpr u32 mmSDMA0_ATOMIC_CNTL__VI                          = 0x342E;
static constexpr u32 mmSDMA0_ATOMIC_PREOP_HI__VI                      = 0x3430;
static constexpr u32 mmSDMA0_ATOMIC_PREOP_LO__VI                      = 0x342F;
static constexpr u32 mmSDMA0_BA_THRESHOLD__VI                         = 0x342B;
static constexpr u32 mmSDMA0_CONTEXT_REG_TYPE0__VI                    = 0x3478;
static constexpr u32 mmSDMA0_CONTEXT_REG_TYPE1__VI                    = 0x3479;
static constexpr u32 mmSDMA0_CONTEXT_REG_TYPE2__VI                    = 0x347A;
static constexpr u32 mmSDMA0_EDC_CONFIG__VI                           = 0x341A;
static constexpr u32 mmSDMA0_GFX_CSA_ADDR_HI__VI                      = 0x34AD;
static constexpr u32 mmSDMA0_GFX_CSA_ADDR_LO__VI                      = 0x34AC;
static constexpr u32 mmSDMA0_GFX_DOORBELL__VI                         = 0x3492;
static constexpr u32 mmSDMA0_GFX_DOORBELL_LOG__VI                     = 0x34A9;
static constexpr u32 mmSDMA0_GFX_DUMMY_REG__VI                        = 0x34B1;
static constexpr u32 mmSDMA0_GFX_IB_SUB_REMAIN__VI                    = 0x34AF;
static constexpr u32 mmSDMA0_GFX_MIDCMD_CNTL__VI                      = 0x34C7;
static constexpr u32 mmSDMA0_GFX_MIDCMD_DATA0__VI                     = 0x34C1;
static constexpr u32 mmSDMA0_GFX_MIDCMD_DATA1__VI                     = 0x34C2;
static constexpr u32 mmSDMA0_GFX_MIDCMD_DATA2__VI                     = 0x34C3;
static constexpr u32 mmSDMA0_GFX_MIDCMD_DATA3__VI                     = 0x34C4;
static constexpr u32 mmSDMA0_GFX_MIDCMD_DATA4__VI                     = 0x34C5;
static constexpr u32 mmSDMA0_GFX_MIDCMD_DATA5__VI                     = 0x34C6;
static constexpr u32 mmSDMA0_GFX_PREEMPT__VI                          = 0x34B0;
static constexpr u32 mmSDMA0_GFX_WATERMARK__VI                        = 0x34AA;
static constexpr u32 mmSDMA0_ID__VI                                   = 0x342C;
static constexpr u32 mmSDMA0_PERFCOUNTER0_RESULT__VI                  = 0x9001;
static constexpr u32 mmSDMA0_PERFCOUNTER1_RESULT__VI                  = 0x9002;
static constexpr u32 mmSDMA0_PERFMON_CNTL__VI                         = 0x9000;
static constexpr u32 mmSDMA0_PERF_REG_TYPE0__VI                       = 0x3477;
static constexpr u32 mmSDMA0_POWER_CNTL_IDLE__VI                      = 0x342C;
static constexpr u32 mmSDMA0_PUB_REG_TYPE0__VI                        = 0x347C;
static constexpr u32 mmSDMA0_PUB_REG_TYPE1__VI                        = 0x347D;
static constexpr u32 mmSDMA0_RD_BURST_CNTL__VI                        = 0x340F;
static constexpr u32 mmSDMA0_RLC0_CSA_ADDR_HI__VI                     = 0x352D;
static constexpr u32 mmSDMA0_RLC0_CSA_ADDR_LO__VI                     = 0x352C;
static constexpr u32 mmSDMA0_RLC0_DUMMY_REG__VI                       = 0x3531;
static constexpr u32 mmSDMA0_RLC0_IB_SUB_REMAIN__VI                   = 0x352F;
static constexpr u32 mmSDMA0_RLC0_MIDCMD_CNTL__VI                     = 0x3547;
static constexpr u32 mmSDMA0_RLC0_MIDCMD_DATA0__VI                    = 0x3541;
static constexpr u32 mmSDMA0_RLC0_MIDCMD_DATA1__VI                    = 0x3542;
static constexpr u32 mmSDMA0_RLC0_MIDCMD_DATA2__VI                    = 0x3543;
static constexpr u32 mmSDMA0_RLC0_MIDCMD_DATA3__VI                    = 0x3544;
static constexpr u32 mmSDMA0_RLC0_MIDCMD_DATA4__VI                    = 0x3545;
static constexpr u32 mmSDMA0_RLC0_MIDCMD_DATA5__VI                    = 0x3546;
static constexpr u32 mmSDMA0_RLC0_PREEMPT__VI                         = 0x3530;
static constexpr u32 mmSDMA0_RLC0_WATERMARK__VI                       = 0x352A;
static constexpr u32 mmSDMA0_RLC1_CSA_ADDR_HI__VI                     = 0x35AD;
static constexpr u32 mmSDMA0_RLC1_CSA_ADDR_LO__VI                     = 0x35AC;
static constexpr u32 mmSDMA0_RLC1_DUMMY_REG__VI                       = 0x35B1;
static constexpr u32 mmSDMA0_RLC1_IB_SUB_REMAIN__VI                   = 0x35AF;
static constexpr u32 mmSDMA0_RLC1_MIDCMD_CNTL__VI                     = 0x35C7;
static constexpr u32 mmSDMA0_RLC1_MIDCMD_DATA0__VI                    = 0x35C1;
static constexpr u32 mmSDMA0_RLC1_MIDCMD_DATA1__VI                    = 0x35C2;
static constexpr u32 mmSDMA0_RLC1_MIDCMD_DATA2__VI                    = 0x35C3;
static constexpr u32 mmSDMA0_RLC1_MIDCMD_DATA3__VI                    = 0x35C4;
static constexpr u32 mmSDMA0_RLC1_MIDCMD_DATA4__VI                    = 0x35C5;
static constexpr u32 mmSDMA0_RLC1_MIDCMD_DATA5__VI                    = 0x35C6;
static constexpr u32 mmSDMA0_RLC1_PREEMPT__VI                         = 0x35B0;
static constexpr u32 mmSDMA0_RLC1_WATERMARK__VI                       = 0x35AA;
static constexpr u32 mmSDMA0_STATUS2_REG__VI                          = 0x341E;
static constexpr u32 mmSDMA0_VERSION__VI                              = 0x342D;
static constexpr u32 mmSDMA0_VF_ENABLE__VI                            = 0x342A;
static constexpr u32 mmSDMA0_VIRT_RESET_REQ__VI                       = 0x3421;
static constexpr u32 mmSDMA0_VM_CNTL__VI                              = 0x341B;
static constexpr u32 mmSDMA0_VM_CTX_CNTL__VI                          = 0x3420;
static constexpr u32 mmSDMA0_VM_CTX_HI__VI                            = 0x341D;
static constexpr u32 mmSDMA0_VM_CTX_LO__VI                            = 0x341C;
static constexpr u32 mmSDMA1_ACTIVE_FCN_ID__VI                        = 0x361F;
static constexpr u32 mmSDMA1_ATOMIC_CNTL__VI                          = 0x362E;
static constexpr u32 mmSDMA1_ATOMIC_PREOP_HI__VI                      = 0x3630;
static constexpr u32 mmSDMA1_ATOMIC_PREOP_LO__VI                      = 0x362F;
static constexpr u32 mmSDMA1_BA_THRESHOLD__VI                         = 0x362B;
static constexpr u32 mmSDMA1_CONTEXT_REG_TYPE0__VI                    = 0x3678;
static constexpr u32 mmSDMA1_CONTEXT_REG_TYPE1__VI                    = 0x3679;
static constexpr u32 mmSDMA1_CONTEXT_REG_TYPE2__VI                    = 0x367A;
static constexpr u32 mmSDMA1_EDC_CONFIG__VI                           = 0x361A;
static constexpr u32 mmSDMA1_GFX_CSA_ADDR_HI__VI                      = 0x36AD;
static constexpr u32 mmSDMA1_GFX_CSA_ADDR_LO__VI                      = 0x36AC;
static constexpr u32 mmSDMA1_GFX_DOORBELL__VI                         = 0x3692;
static constexpr u32 mmSDMA1_GFX_DOORBELL_LOG__VI                     = 0x36A9;
static constexpr u32 mmSDMA1_GFX_DUMMY_REG__VI                        = 0x36B1;
static constexpr u32 mmSDMA1_GFX_IB_SUB_REMAIN__VI                    = 0x36AF;
static constexpr u32 mmSDMA1_GFX_MIDCMD_CNTL__VI                      = 0x36C7;
static constexpr u32 mmSDMA1_GFX_MIDCMD_DATA0__VI                     = 0x36C1;
static constexpr u32 mmSDMA1_GFX_MIDCMD_DATA1__VI                     = 0x36C2;
static constexpr u32 mmSDMA1_GFX_MIDCMD_DATA2__VI                     = 0x36C3;
static constexpr u32 mmSDMA1_GFX_MIDCMD_DATA3__VI                     = 0x36C4;
static constexpr u32 mmSDMA1_GFX_MIDCMD_DATA4__VI                     = 0x36C5;
static constexpr u32 mmSDMA1_GFX_MIDCMD_DATA5__VI                     = 0x36C6;
static constexpr u32 mmSDMA1_GFX_PREEMPT__VI                          = 0x36B0;
static constexpr u32 mmSDMA1_GFX_WATERMARK__VI                        = 0x36AA;
static constexpr u32 mmSDMA1_ID__VI                                   = 0x362C;
static constexpr u32 mmSDMA1_PERFCOUNTER0_RESULT__VI                  = 0x9011;
static constexpr u32 mmSDMA1_PERFCOUNTER1_RESULT__VI                  = 0x9012;
static constexpr u32 mmSDMA1_PERFMON_CNTL__VI                         = 0x9010;
static constexpr u32 mmSDMA1_PERF_REG_TYPE0__VI                       = 0x3677;
static constexpr u32 mmSDMA1_POWER_CNTL_IDLE__VI                      = 0x362C;
static constexpr u32 mmSDMA1_PUB_REG_TYPE0__VI                        = 0x367C;
static constexpr u32 mmSDMA1_PUB_REG_TYPE1__VI                        = 0x367D;
static constexpr u32 mmSDMA1_RD_BURST_CNTL__VI                        = 0x360F;
static constexpr u32 mmSDMA1_RLC0_CSA_ADDR_HI__VI                     = 0x372D;
static constexpr u32 mmSDMA1_RLC0_CSA_ADDR_LO__VI                     = 0x372C;
static constexpr u32 mmSDMA1_RLC0_DUMMY_REG__VI                       = 0x3731;
static constexpr u32 mmSDMA1_RLC0_IB_SUB_REMAIN__VI                   = 0x372F;
static constexpr u32 mmSDMA1_RLC0_MIDCMD_CNTL__VI                     = 0x3747;
static constexpr u32 mmSDMA1_RLC0_MIDCMD_DATA0__VI                    = 0x3741;
static constexpr u32 mmSDMA1_RLC0_MIDCMD_DATA1__VI                    = 0x3742;
static constexpr u32 mmSDMA1_RLC0_MIDCMD_DATA2__VI                    = 0x3743;
static constexpr u32 mmSDMA1_RLC0_MIDCMD_DATA3__VI                    = 0x3744;
static constexpr u32 mmSDMA1_RLC0_MIDCMD_DATA4__VI                    = 0x3745;
static constexpr u32 mmSDMA1_RLC0_MIDCMD_DATA5__VI                    = 0x3746;
static constexpr u32 mmSDMA1_RLC0_PREEMPT__VI                         = 0x3730;
static constexpr u32 mmSDMA1_RLC0_WATERMARK__VI                       = 0x372A;
static constexpr u32 mmSDMA1_RLC1_CSA_ADDR_HI__VI                     = 0x37AD;
static constexpr u32 mmSDMA1_RLC1_CSA_ADDR_LO__VI                     = 0x37AC;
static constexpr u32 mmSDMA1_RLC1_DUMMY_REG__VI                       = 0x37B1;
static constexpr u32 mmSDMA1_RLC1_IB_SUB_REMAIN__VI                   = 0x37AF;
static constexpr u32 mmSDMA1_RLC1_MIDCMD_CNTL__VI                     = 0x37C7;
static constexpr u32 mmSDMA1_RLC1_MIDCMD_DATA0__VI                    = 0x37C1;
static constexpr u32 mmSDMA1_RLC1_MIDCMD_DATA1__VI                    = 0x37C2;
static constexpr u32 mmSDMA1_RLC1_MIDCMD_DATA2__VI                    = 0x37C3;
static constexpr u32 mmSDMA1_RLC1_MIDCMD_DATA3__VI                    = 0x37C4;
static constexpr u32 mmSDMA1_RLC1_MIDCMD_DATA4__VI                    = 0x37C5;
static constexpr u32 mmSDMA1_RLC1_MIDCMD_DATA5__VI                    = 0x37C6;
static constexpr u32 mmSDMA1_RLC1_PREEMPT__VI                         = 0x37B0;
static constexpr u32 mmSDMA1_RLC1_WATERMARK__VI                       = 0x37AA;
static constexpr u32 mmSDMA1_STATUS2_REG__VI                          = 0x361E;
static constexpr u32 mmSDMA1_VERSION__VI                              = 0x362D;
static constexpr u32 mmSDMA1_VF_ENABLE__VI                            = 0x362A;
static constexpr u32 mmSDMA1_VIRT_RESET_REQ__VI                       = 0x3621;
static constexpr u32 mmSDMA1_VM_CNTL__VI                              = 0x361B;
static constexpr u32 mmSDMA1_VM_CTX_CNTL__VI                          = 0x3620;
static constexpr u32 mmSDMA1_VM_CTX_HI__VI                            = 0x361D;
static constexpr u32 mmSDMA1_VM_CTX_LO__VI                            = 0x361C;
static constexpr u32 mmSEM_ACTIVE_FCN_ID__VI                          = 0x0F97;
static constexpr u32 mmSEM_MAILBOX_CLIENTCONFIG_EXTRA__VI             = 0x0F9F;
static constexpr u32 mmSEM_PERFCOUNTER0_RESULT__VI                    = 0x0F92;
static constexpr u32 mmSEM_PERFCOUNTER1_RESULT__VI                    = 0x0F93;
static constexpr u32 mmSEM_PERFMON_CNTL__VI                           = 0x0F91;
static constexpr u32 mmSEM_VF_ENABLE__VI                              = 0x0F95;
static constexpr u32 mmSEM_VIRT_RESET_REQ__VI                         = 0x0F98;
static constexpr u32 mmSE_CAC_CGTT_CLK_CTRL__VI                       = 0x3293;
static constexpr u32 mmSMBCLK_PAD_CNTL__VI                            = 0x15ED;
static constexpr u32 mmSMBDAT_PAD_CNTL__VI                            = 0x15EC;
static constexpr u32 mmSMBUS_BACO_DUMMY__VI                           = 0x15EB;
static constexpr u32 mmSMC_MSG_ARG_11__VI                             = 0x0093;
static constexpr u32 mmSMU_BIF_VDDGFX_PWR_STATUS__VI                  = 0x14F8;
static constexpr u32 mmSMU_CONTROL__VI                                = 0x012D;
static constexpr u32 mmSMU_IND_DATA_0__VI                             = 0x01A7;
static constexpr u32 mmSMU_IND_DATA_1__VI                             = 0x01A9;
static constexpr u32 mmSMU_IND_DATA_2__VI                             = 0x01AB;
static constexpr u32 mmSMU_IND_DATA_3__VI                             = 0x01AD;
static constexpr u32 mmSMU_IND_DATA_4__VI                             = 0x01AF;
static constexpr u32 mmSMU_IND_DATA_5__VI                             = 0x01B1;
static constexpr u32 mmSMU_IND_DATA_6__VI                             = 0x01B3;
static constexpr u32 mmSMU_IND_DATA_7__VI                             = 0x01B5;
static constexpr u32 mmSMU_IND_INDEX_0__VI                            = 0x01A6;
static constexpr u32 mmSMU_IND_INDEX_1__VI                            = 0x01A8;
static constexpr u32 mmSMU_IND_INDEX_2__VI                            = 0x01AA;
static constexpr u32 mmSMU_IND_INDEX_3__VI                            = 0x01AC;
static constexpr u32 mmSMU_IND_INDEX_4__VI                            = 0x01AE;
static constexpr u32 mmSMU_IND_INDEX_5__VI                            = 0x01B0;
static constexpr u32 mmSMU_IND_INDEX_6__VI                            = 0x01B2;
static constexpr u32 mmSMU_IND_INDEX_7__VI                            = 0x01B4;
static constexpr u32 mmSMU_INTERRUPT_CONTROL__VI                      = 0x012E;
static constexpr u32 mmSMU_MP1_RLC2MP_RESP__VI                        = 0x01F4;
static constexpr u32 mmSMU_MP1_SRBM2P_MSG_5__VI                       = 0x01C5;
static constexpr u32 mmSMU_RLC_RESPONSE__VI                           = 0xEC07;
static constexpr u32 mmSM_CONTROL2__VI                                = 0x1B6E;
static constexpr u32 mmSPI_COMPUTE_WF_CTX_SAVE__VI                    = 0x31FC;
static constexpr u32 mmSPI_CONFIG_CNTL_2__VI                          = 0x2451;
static constexpr u32 mmSPI_DSM_CNTL__VI                               = 0x2443;
static constexpr u32 mmSPI_EDC_CNT__VI                                = 0x2444;
static constexpr u32 mmSPI_GFX_CNTL__VI                               = 0x243C;
static constexpr u32 mmSPI_RESOURCE_RESERVE_CU_12__VI                 = 0x31F4;
static constexpr u32 mmSPI_RESOURCE_RESERVE_CU_13__VI                 = 0x31F5;
static constexpr u32 mmSPI_RESOURCE_RESERVE_CU_14__VI                 = 0x31F6;
static constexpr u32 mmSPI_RESOURCE_RESERVE_CU_15__VI                 = 0x31F7;
static constexpr u32 mmSPI_RESOURCE_RESERVE_EN_CU_12__VI              = 0x31F8;
static constexpr u32 mmSPI_RESOURCE_RESERVE_EN_CU_13__VI              = 0x31F9;
static constexpr u32 mmSPI_RESOURCE_RESERVE_EN_CU_14__VI              = 0x31FA;
static constexpr u32 mmSPI_RESOURCE_RESERVE_EN_CU_15__VI              = 0x31FB;
static constexpr u32 mmSPI_START_PHASE__VI                            = 0x243B;
static constexpr u32 mmSQC_ATC_EDC_GATCL1_CNT__VI                     = 0x23B3;
static constexpr u32 mmSQC_DSM_CNTL__VI                               = 0x230F;
static constexpr u32 mmSQC_EDC_CNT__VI                                = 0x23A0;
static constexpr u32 mmSQC_GATCL1_CNTL__VI                            = 0x23B2;
static constexpr u32 mmSQC_WRITEBACK__VI                              = 0xC349;
static constexpr u32 mmSQ_DSM_CNTL__VI                                = 0x2306;
static constexpr u32 mmSQ_EDC_DED_CNT__VI                             = 0x23A2;
static constexpr u32 mmSQ_EDC_INFO__VI                                = 0x23A3;
static constexpr u32 mmSQ_EDC_SEC_CNT__VI                             = 0x23A1;
static constexpr u32 mmSQ_M0_GPR_IDX_WORD__VI                         = 0x23D2;
static constexpr u32 mmSQ_SMEM_0__VI                                  = 0x237F;
static constexpr u32 mmSQ_SMEM_1__VI                                  = 0x237F;
static constexpr u32 mmSQ_THREAD_TRACE_BASE__SI__CI                   = 0x2380;
static constexpr u32 mmSQ_THREAD_TRACE_BASE__VI                       = 0xC330;
static constexpr u32 mmSQ_THREAD_TRACE_BASE2__VI                      = 0xC337;
static constexpr u32 mmSQ_THREAD_TRACE_CTRL__SI__CI                   = 0x238F;
static constexpr u32 mmSQ_THREAD_TRACE_CTRL__VI                       = 0xC335;
static constexpr u32 mmSQ_THREAD_TRACE_HIWATER__SI__CI                = 0x2392;
static constexpr u32 mmSQ_THREAD_TRACE_HIWATER__VI                    = 0xC33B;
static constexpr u32 mmSQ_THREAD_TRACE_MASK__SI__CI                   = 0x2382;
static constexpr u32 mmSQ_THREAD_TRACE_MASK__VI                       = 0xC332;
static constexpr u32 mmSQ_THREAD_TRACE_MODE__SI__CI                   = 0x238E;
static constexpr u32 mmSQ_THREAD_TRACE_MODE__VI                       = 0xC336;
static constexpr u32 mmSQ_THREAD_TRACE_PERF_MASK__SI__CI              = 0x2384;
static constexpr u32 mmSQ_THREAD_TRACE_PERF_MASK__VI                  = 0xC334;
static constexpr u32 mmSQ_THREAD_TRACE_SIZE__SI__CI                   = 0x2381;
static constexpr u32 mmSQ_THREAD_TRACE_SIZE__VI                       = 0xC331;
static constexpr u32 mmSQ_THREAD_TRACE_STATUS__SI__CI                 = 0x238D;
static constexpr u32 mmSQ_THREAD_TRACE_STATUS__VI                     = 0xC33A;
static constexpr u32 mmSQ_THREAD_TRACE_TOKEN_MASK__SI__CI             = 0x2383;
static constexpr u32 mmSQ_THREAD_TRACE_TOKEN_MASK__VI                 = 0xC333;
static constexpr u32 mmSQ_THREAD_TRACE_TOKEN_MASK2__VI                = 0xC338;
static constexpr u32 mmSQ_THREAD_TRACE_WPTR__SI__CI                   = 0x238C;
static constexpr u32 mmSQ_THREAD_TRACE_WPTR__VI                       = 0xC339;
static constexpr u32 mmSQ_VOP_DPP__VI                                 = 0x237F;
static constexpr u32 mmSQ_VOP_SDWA__VI                                = 0x237F;
static constexpr u32 mmSQ_WREXEC_EXEC_HI__VI                          = 0x23B1;
static constexpr u32 mmSQ_WREXEC_EXEC_LO__VI                          = 0x23B1;
static constexpr u32 mmSRBM_CAM_DATA__SI__CI                          = 0x0397;
static constexpr u32 mmSRBM_CAM_DATA__VI                              = 0xFE35;
static constexpr u32 mmSRBM_CAM_INDEX__SI__CI                         = 0x0396;
static constexpr u32 mmSRBM_CAM_INDEX__VI                             = 0xFE34;
static constexpr u32 mmSRBM_CREDIT_RECOVER__VI                        = 0x039D;
static constexpr u32 mmSRBM_CREDIT_RECOVER_CNTL__VI                   = 0x039C;
static constexpr u32 mmSRBM_CREDIT_RESET__VI                          = 0x039E;
static constexpr u32 mmSRBM_DEBUG_SNAPSHOT2__VI                       = 0x03AD;
static constexpr u32 mmSRBM_DSM_TRIG_CNTL0__VI                        = 0x03AF;
static constexpr u32 mmSRBM_DSM_TRIG_CNTL1__VI                        = 0x03B0;
static constexpr u32 mmSRBM_DSM_TRIG_MASK0__VI                        = 0x03B1;
static constexpr u32 mmSRBM_DSM_TRIG_MASK1__VI                        = 0x03B2;
static constexpr u32 mmSRBM_FIREWALL_ERROR_ADDR__VI                   = 0x03AC;
static constexpr u32 mmSRBM_FIREWALL_ERROR_SRC__VI                    = 0x03AB;
static constexpr u32 mmSRBM_GFX_CNTL_DATA__VI                         = 0xFA2F;
static constexpr u32 mmSRBM_GFX_CNTL_SELECT__VI                       = 0xFA2E;
static constexpr u32 mmSRBM_ISP_CLKEN_CNTL__VI                        = 0x03B9;
static constexpr u32 mmSRBM_ISP_DOMAIN_ADDR0__VI                      = 0xFA20;
static constexpr u32 mmSRBM_ISP_DOMAIN_ADDR1__VI                      = 0xFA21;
static constexpr u32 mmSRBM_ISP_DOMAIN_ADDR2__VI                      = 0xFA22;
static constexpr u32 mmSRBM_MC_DOMAIN_ADDR0__VI                       = 0xFA00;
static constexpr u32 mmSRBM_MC_DOMAIN_ADDR1__VI                       = 0xFA01;
static constexpr u32 mmSRBM_MC_DOMAIN_ADDR2__VI                       = 0xFA02;
static constexpr u32 mmSRBM_MC_DOMAIN_ADDR3__VI                       = 0xFA03;
static constexpr u32 mmSRBM_MC_DOMAIN_ADDR4__VI                       = 0xFA04;
static constexpr u32 mmSRBM_MC_DOMAIN_ADDR5__VI                       = 0xFA05;
static constexpr u32 mmSRBM_MC_DOMAIN_ADDR6__VI                       = 0xFA06;
static constexpr u32 mmSRBM_PERFCOUNTER0_HI__SI__CI                   = 0x0704;
static constexpr u32 mmSRBM_PERFCOUNTER0_HI__VI                       = 0x7C04;
static constexpr u32 mmSRBM_PERFCOUNTER0_LO__SI__CI                   = 0x0703;
static constexpr u32 mmSRBM_PERFCOUNTER0_LO__VI                       = 0x7C03;
static constexpr u32 mmSRBM_PERFCOUNTER0_SELECT__SI__CI               = 0x0701;
static constexpr u32 mmSRBM_PERFCOUNTER0_SELECT__VI                   = 0x7C01;
static constexpr u32 mmSRBM_PERFCOUNTER1_HI__SI__CI                   = 0x0706;
static constexpr u32 mmSRBM_PERFCOUNTER1_HI__VI                       = 0x7C06;
static constexpr u32 mmSRBM_PERFCOUNTER1_LO__SI__CI                   = 0x0705;
static constexpr u32 mmSRBM_PERFCOUNTER1_LO__VI                       = 0x7C05;
static constexpr u32 mmSRBM_PERFCOUNTER1_SELECT__SI__CI               = 0x0702;
static constexpr u32 mmSRBM_PERFCOUNTER1_SELECT__VI                   = 0x7C02;
static constexpr u32 mmSRBM_PERFMON_CNTL__SI__CI                      = 0x0700;
static constexpr u32 mmSRBM_PERFMON_CNTL__VI                          = 0x7C00;
static constexpr u32 mmSRBM_READ_CNTL__VI                             = 0x0392;
static constexpr u32 mmSRBM_READ_ERROR2__VI                           = 0x03AE;
static constexpr u32 mmSRBM_SAM_DOMAIN_ADDR0__VI                      = 0xFA1C;
static constexpr u32 mmSRBM_SAM_DOMAIN_ADDR1__VI                      = 0xFA1D;
static constexpr u32 mmSRBM_SAM_DOMAIN_ADDR2__VI                      = 0xFA1E;
static constexpr u32 mmSRBM_SDMA_DOMAIN_ADDR0__VI                     = 0xFA10;
static constexpr u32 mmSRBM_SDMA_DOMAIN_ADDR1__VI                     = 0xFA11;
static constexpr u32 mmSRBM_SDMA_DOMAIN_ADDR2__VI                     = 0xFA12;
static constexpr u32 mmSRBM_SDMA_DOMAIN_ADDR3__VI                     = 0xFA13;
static constexpr u32 mmSRBM_STATUS3__VI                               = 0x0395;
static constexpr u32 mmSRBM_SYS_DOMAIN_ADDR0__VI                      = 0xFA08;
static constexpr u32 mmSRBM_SYS_DOMAIN_ADDR1__VI                      = 0xFA09;
static constexpr u32 mmSRBM_SYS_DOMAIN_ADDR2__VI                      = 0xFA0A;
static constexpr u32 mmSRBM_SYS_DOMAIN_ADDR3__VI                      = 0xFA0B;
static constexpr u32 mmSRBM_SYS_DOMAIN_ADDR4__VI                      = 0xFA0C;
static constexpr u32 mmSRBM_SYS_DOMAIN_ADDR5__VI                      = 0xFA0D;
static constexpr u32 mmSRBM_SYS_DOMAIN_ADDR6__VI                      = 0xFA0E;
static constexpr u32 mmSRBM_UVD_DOMAIN_ADDR0__VI                      = 0xFA14;
static constexpr u32 mmSRBM_UVD_DOMAIN_ADDR1__VI                      = 0xFA15;
static constexpr u32 mmSRBM_UVD_DOMAIN_ADDR2__VI                      = 0xFA16;
static constexpr u32 mmSRBM_VCE_DOMAIN_ADDR0__VI                      = 0xFA18;
static constexpr u32 mmSRBM_VCE_DOMAIN_ADDR1__VI                      = 0xFA19;
static constexpr u32 mmSRBM_VCE_DOMAIN_ADDR2__VI                      = 0xFA1A;
static constexpr u32 mmSRBM_VF_ENABLE__VI                             = 0xFA30;
static constexpr u32 mmSRBM_VIRT_CNTL__VI                             = 0xFA31;
static constexpr u32 mmSRBM_VIRT_RESET_REQ__VI                        = 0xFA32;
static constexpr u32 mmSRBM_VP8_CLKEN_CNTL__VI                        = 0x03BA;
static constexpr u32 mmSRBM_VP8_DOMAIN_ADDR0__VI                      = 0xFA24;
static constexpr u32 mmSWRST_COMMAND_0__VI                            = 0x14A2;
static constexpr u32 mmSWRST_COMMAND_1__VI                            = 0x14A3;
static constexpr u32 mmSWRST_COMMAND_STATUS__VI                       = 0x14A0;
static constexpr u32 mmSWRST_CONTROL_0__VI                            = 0x14A4;
static constexpr u32 mmSWRST_CONTROL_1__VI                            = 0x14A5;
static constexpr u32 mmSWRST_CONTROL_2__VI                            = 0x14A6;
static constexpr u32 mmSWRST_CONTROL_3__VI                            = 0x14A7;
static constexpr u32 mmSWRST_CONTROL_4__VI                            = 0x14A8;
static constexpr u32 mmSWRST_CONTROL_5__VI                            = 0x14A9;
static constexpr u32 mmSWRST_CONTROL_6__VI                            = 0x14AA;
static constexpr u32 mmSWRST_EP_COMMAND_0__VI                         = 0x14AB;
static constexpr u32 mmSWRST_EP_CONTROL_0__VI                         = 0x14AC;
static constexpr u32 mmSWRST_GENERAL_CONTROL__VI                      = 0x14A1;
static constexpr u32 mmSX_BLEND_OPT_CONTROL__VI                       = 0xA1D7;
static constexpr u32 mmSX_BLEND_OPT_EPSILON__VI                       = 0xA1D6;
static constexpr u32 mmSX_MRT0_BLEND_OPT__VI                          = 0xA1D8;
static constexpr u32 mmSX_MRT1_BLEND_OPT__VI                          = 0xA1D9;
static constexpr u32 mmSX_MRT2_BLEND_OPT__VI                          = 0xA1DA;
static constexpr u32 mmSX_MRT3_BLEND_OPT__VI                          = 0xA1DB;
static constexpr u32 mmSX_MRT4_BLEND_OPT__VI                          = 0xA1DC;
static constexpr u32 mmSX_MRT5_BLEND_OPT__VI                          = 0xA1DD;
static constexpr u32 mmSX_MRT6_BLEND_OPT__VI                          = 0xA1DE;
static constexpr u32 mmSX_MRT7_BLEND_OPT__VI                          = 0xA1DF;
static constexpr u32 mmSX_PS_DOWNCONVERT__VI                          = 0xA1D5;
static constexpr u32 mmSYMCLKA_CLOCK_ENABLE__VI                       = 0x0160;
static constexpr u32 mmSYMCLKB_CLOCK_ENABLE__VI                       = 0x0161;
static constexpr u32 mmSYMCLKC_CLOCK_ENABLE__VI                       = 0x0162;
static constexpr u32 mmSYMCLKD_CLOCK_ENABLE__VI                       = 0x0163;
static constexpr u32 mmSYMCLKE_CLOCK_ENABLE__VI                       = 0x0164;
static constexpr u32 mmSYMCLKF_CLOCK_ENABLE__VI                       = 0x0165;
static constexpr u32 mmSYMCLKG_CLOCK_ENABLE__VI                       = 0x0117;
static constexpr u32 mmSYS_GRBM_GFX_INDEX_DATA__VI                    = 0xFA2D;
static constexpr u32 mmSYS_GRBM_GFX_INDEX_SELECT__VI                  = 0xFA2C;
static constexpr u32 mmTCC_DSM_CNTL__VI                               = 0x2B85;
static constexpr u32 mmTCC_EDC_CNT__VI                                = 0x2B82;
static constexpr u32 mmTCC_EXE_DISABLE__VI                            = 0x2B84;
static constexpr u32 mmTCP_ATC_EDC_GATCL1_CNT__VI                     = 0x32B1;
static constexpr u32 mmTCP_CNTL2__VI                                  = 0x32B4;
static constexpr u32 mmTCP_DSM_CNTL__VI                               = 0x32B3;
static constexpr u32 mmTCP_EDC_CNT__VI                                = 0x2B17;
static constexpr u32 mmTCP_GATCL1_CNTL__VI                            = 0x32B0;
static constexpr u32 mmTCP_GATCL1_DSM_CNTL__VI                        = 0x32B2;
static constexpr u32 mmTD_DSM_CNTL__VI                                = 0x252F;
static constexpr u32 mmTMDS_CNTL__VI                                  = 0x4A6B;
static constexpr u32 mmTMDS_CONTROL0_FEEDBACK__VI                     = 0x4A6D;
static constexpr u32 mmTMDS_CONTROL_CHAR__VI                          = 0x4A6C;
static constexpr u32 mmTMDS_CTL0_1_GEN_CNTL__VI                       = 0x4A75;
static constexpr u32 mmTMDS_CTL2_3_GEN_CNTL__VI                       = 0x4A76;
static constexpr u32 mmTMDS_CTL_BITS__VI                              = 0x4A72;
static constexpr u32 mmTMDS_DCBALANCER_CONTROL__VI                    = 0x4A73;
static constexpr u32 mmTMDS_DEBUG__VI                                 = 0x4A71;
static constexpr u32 mmTMDS_STEREOSYNC_CTL_SEL__VI                    = 0x4A6E;
static constexpr u32 mmTMDS_SYNC_CHAR_PATTERN_0_1__VI                 = 0x4A6F;
static constexpr u32 mmTMDS_SYNC_CHAR_PATTERN_2_3__VI                 = 0x4A70;
static constexpr u32 mmUNIPHYA_CHANNEL_XBAR_CNTL__VI                  = 0x4806;
static constexpr u32 mmUNIPHYA_LINK_CNTL__VI                          = 0x4805;
static constexpr u32 mmUNIPHYB_CHANNEL_XBAR_CNTL__VI                  = 0x4808;
static constexpr u32 mmUNIPHYB_LINK_CNTL__VI                          = 0x4807;
static constexpr u32 mmUNIPHYC_CHANNEL_XBAR_CNTL__VI                  = 0x480A;
static constexpr u32 mmUNIPHYC_LINK_CNTL__VI                          = 0x4809;
static constexpr u32 mmUNIPHYD_CHANNEL_XBAR_CNTL__VI                  = 0x480C;
static constexpr u32 mmUNIPHYD_LINK_CNTL__VI                          = 0x480B;
static constexpr u32 mmUNIPHYE_CHANNEL_XBAR_CNTL__VI                  = 0x480E;
static constexpr u32 mmUNIPHYE_LINK_CNTL__VI                          = 0x480D;
static constexpr u32 mmUNIPHYF_CHANNEL_XBAR_CNTL__VI                  = 0x4810;
static constexpr u32 mmUNIPHYF_LINK_CNTL__VI                          = 0x480F;
static constexpr u32 mmUNIPHYG_CHANNEL_XBAR_CNTL__VI                  = 0x4812;
static constexpr u32 mmUNIPHYG_LINK_CNTL__VI                          = 0x4811;
static constexpr u32 mmUNIPHY_ANG_BIST_CNTL__VI                       = 0x48CC;
static constexpr u32 mmUNIPHY_DATA_SYNCHRONIZATION__VI                = 0x48CA;
static constexpr u32 mmUNIPHY_DEBUG__VI                               = 0x48D6;
static constexpr u32 mmUNIPHY_IMPCAL_LINKA__VI                        = 0x4838;
static constexpr u32 mmUNIPHY_IMPCAL_LINKB__VI                        = 0x4839;
static constexpr u32 mmUNIPHY_IMPCAL_LINKC__VI                        = 0x483F;
static constexpr u32 mmUNIPHY_IMPCAL_LINKD__VI                        = 0x4840;
static constexpr u32 mmUNIPHY_IMPCAL_LINKE__VI                        = 0x4843;
static constexpr u32 mmUNIPHY_IMPCAL_LINKF__VI                        = 0x4844;
static constexpr u32 mmUNIPHY_IMPCAL_PERIOD__VI                       = 0x483A;
static constexpr u32 mmUNIPHY_IMPCAL_PSW_AB__VI                       = 0x483E;
static constexpr u32 mmUNIPHY_IMPCAL_PSW_CD__VI                       = 0x4842;
static constexpr u32 mmUNIPHY_IMPCAL_PSW_EF__VI                       = 0x4846;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED0__VI                = 0x48C0;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED1__VI                = 0x48C1;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED10__VI               = 0x48CA;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED11__VI               = 0x48CB;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED12__VI               = 0x48CC;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED13__VI               = 0x48CD;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED14__VI               = 0x48CE;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED15__VI               = 0x48CF;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED16__VI               = 0x48D0;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED17__VI               = 0x48D1;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED18__VI               = 0x48D2;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED19__VI               = 0x48D3;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED2__VI                = 0x48C2;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED20__VI               = 0x48D4;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED21__VI               = 0x48D5;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED22__VI               = 0x48D6;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED23__VI               = 0x48D7;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED24__VI               = 0x48D8;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED25__VI               = 0x48D9;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED26__VI               = 0x48DA;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED27__VI               = 0x48DB;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED28__VI               = 0x48DC;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED29__VI               = 0x48DD;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED3__VI                = 0x48C3;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED30__VI               = 0x48DE;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED31__VI               = 0x48DF;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED4__VI                = 0x48C4;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED5__VI                = 0x48C5;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED6__VI                = 0x48C6;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED7__VI                = 0x48C7;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED8__VI                = 0x48C8;
static constexpr u32 mmUNIPHY_MACRO_CNTL_RESERVED9__VI                = 0x48C9;
static constexpr u32 mmUNIPHY_PLL_CONTROL1__VI                        = 0x48C6;
static constexpr u32 mmUNIPHY_PLL_CONTROL2__VI                        = 0x48C7;
static constexpr u32 mmUNIPHY_PLL_FBDIV__VI                           = 0x48C5;
static constexpr u32 mmUNIPHY_PLL_SS_CNTL__VI                         = 0x48C9;
static constexpr u32 mmUNIPHY_PLL_SS_STEP_SIZE__VI                    = 0x48C8;
static constexpr u32 mmUNIPHY_POWER_CONTROL__VI                       = 0x48C4;
static constexpr u32 mmUNIPHY_REG_TEST_OUTPUT__VI                     = 0x48CB;
static constexpr u32 mmUNIPHY_REG_TEST_OUTPUT2__VI                    = 0x48CD;
static constexpr u32 mmUNIPHY_TPG_CONTROL__VI                         = 0x48D4;
static constexpr u32 mmUNIPHY_TPG_SEED__VI                            = 0x48D5;
static constexpr u32 mmUNIPHY_TX_CONTROL1__VI                         = 0x48C0;
static constexpr u32 mmUNIPHY_TX_CONTROL2__VI                         = 0x48C1;
static constexpr u32 mmUNIPHY_TX_CONTROL3__VI                         = 0x48C2;
static constexpr u32 mmUNIPHY_TX_CONTROL4__VI                         = 0x48C3;
static constexpr u32 mmUNP_CRC_CONTROL__VI                            = 0x4630;
static constexpr u32 mmUNP_CRC_CURRENT__VI                            = 0x4632;
static constexpr u32 mmUNP_CRC_LAST__VI                               = 0x4633;
static constexpr u32 mmUNP_CRC_MASK__VI                               = 0x4631;
static constexpr u32 mmUNP_DEBUG__VI                                  = 0x4636;
static constexpr u32 mmUNP_DEBUG2__VI                                 = 0x4637;
static constexpr u32 mmUNP_GRPH_CONTROL__VI                           = 0x4601;
static constexpr u32 mmUNP_GRPH_CONTROL_EXP__VI                       = 0x4603;
static constexpr u32 mmUNP_GRPH_DFQ_CONTROL__VI                       = 0x4629;
static constexpr u32 mmUNP_GRPH_DFQ_STATUS__VI                        = 0x462A;
static constexpr u32 mmUNP_GRPH_ENABLE__VI                            = 0x4600;
static constexpr u32 mmUNP_GRPH_FLIP_RATE_CNTL__VI                    = 0x462F;
static constexpr u32 mmUNP_GRPH_INTERRUPT_CONTROL__VI                 = 0x462C;
static constexpr u32 mmUNP_GRPH_INTERRUPT_STATUS__VI                  = 0x462B;
static constexpr u32 mmUNP_GRPH_PITCH_C__VI                           = 0x4617;
static constexpr u32 mmUNP_GRPH_PITCH_L__VI                           = 0x4616;
static constexpr u32 mmUNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_C__VI  = 0x460B;
static constexpr u32 mmUNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_C__VI  = 0x460D;
static constexpr u32 mmUNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_HIGH_L__VI  = 0x460C;
static constexpr u32 mmUNP_GRPH_PRIMARY_BOTTOM_SURFACE_ADDRESS_L__VI  = 0x460A;
static constexpr u32 mmUNP_GRPH_PRIMARY_SURFACE_ADDRESS_C__VI         = 0x4607;
static constexpr u32 mmUNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_C__VI    = 0x4609;
static constexpr u32 mmUNP_GRPH_PRIMARY_SURFACE_ADDRESS_HIGH_L__VI    = 0x4608;
static constexpr u32 mmUNP_GRPH_PRIMARY_SURFACE_ADDRESS_L__VI         = 0x4606;
static constexpr u32 mmUNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_C__VI  = 0x4613;
static constexpr u32 mmUNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_C__VI  = 0x4615;
static constexpr u32 mmUNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_HIGH_L__VI  = 0x4614;
static constexpr u32 mmUNP_GRPH_SECONDARY_BOTTOM_SURFACE_ADDRESS_L__VI  = 0x4612;
static constexpr u32 mmUNP_GRPH_SECONDARY_SURFACE_ADDRESS_C__VI       = 0x460F;
static constexpr u32 mmUNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_C__VI  = 0x4611;
static constexpr u32 mmUNP_GRPH_SECONDARY_SURFACE_ADDRESS_HIGH_L__VI  = 0x4610;
static constexpr u32 mmUNP_GRPH_SECONDARY_SURFACE_ADDRESS_L__VI       = 0x460E;
static constexpr u32 mmUNP_GRPH_STEREOSYNC_FLIP__VI                   = 0x462E;
static constexpr u32 mmUNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_C__VI      = 0x4628;
static constexpr u32 mmUNP_GRPH_SURFACE_ADDRESS_HIGH_INUSE_L__VI      = 0x4627;
static constexpr u32 mmUNP_GRPH_SURFACE_ADDRESS_INUSE_C__VI           = 0x4626;
static constexpr u32 mmUNP_GRPH_SURFACE_ADDRESS_INUSE_L__VI           = 0x4625;
static constexpr u32 mmUNP_GRPH_SURFACE_OFFSET_X_C__VI                = 0x4619;
static constexpr u32 mmUNP_GRPH_SURFACE_OFFSET_X_L__VI                = 0x4618;
static constexpr u32 mmUNP_GRPH_SURFACE_OFFSET_Y_C__VI                = 0x461B;
static constexpr u32 mmUNP_GRPH_SURFACE_OFFSET_Y_L__VI                = 0x461A;
static constexpr u32 mmUNP_GRPH_SWAP_CNTL__VI                         = 0x4605;
static constexpr u32 mmUNP_GRPH_UPDATE__VI                            = 0x4624;
static constexpr u32 mmUNP_GRPH_X_END_C__VI                           = 0x4621;
static constexpr u32 mmUNP_GRPH_X_END_L__VI                           = 0x4620;
static constexpr u32 mmUNP_GRPH_X_START_C__VI                         = 0x461D;
static constexpr u32 mmUNP_GRPH_X_START_L__VI                         = 0x461C;
static constexpr u32 mmUNP_GRPH_Y_END_C__VI                           = 0x4623;
static constexpr u32 mmUNP_GRPH_Y_END_L__VI                           = 0x4622;
static constexpr u32 mmUNP_GRPH_Y_START_C__VI                         = 0x461F;
static constexpr u32 mmUNP_GRPH_Y_START_L__VI                         = 0x461E;
static constexpr u32 mmUNP_HW_ROTATION__VI                            = 0x4635;
static constexpr u32 mmUNP_LB_DATA_GAP_BETWEEN_CHUNK__VI              = 0x4634;
static constexpr u32 mmUNP_TEST_DEBUG_DATA__VI                        = 0x4639;
static constexpr u32 mmUNP_TEST_DEBUG_INDEX__VI                       = 0x4638;
static constexpr u32 mmUVD_CGC_UDEC_STATUS__VI                        = 0x3D2D;
static constexpr u32 mmUVD_JPEG_ADDR_CONFIG__VI                       = 0x3A1F;
static constexpr u32 mmUVD_LMI_RBC_IB_64BIT_BAR_HIGH__VI              = 0x3C66;
static constexpr u32 mmUVD_LMI_RBC_IB_64BIT_BAR_LOW__VI               = 0x3C67;
static constexpr u32 mmUVD_LMI_RBC_IB_VMID__VI                        = 0x3DA1;
static constexpr u32 mmUVD_LMI_RBC_RB_64BIT_BAR_HIGH__VI              = 0x3C68;
static constexpr u32 mmUVD_LMI_RBC_RB_64BIT_BAR_LOW__VI               = 0x3C69;
static constexpr u32 mmUVD_LMI_RBC_RB_VMID__VI                        = 0x3DA3;
static constexpr u32 mmUVD_LMI_VCPU_CACHE_64BIT_BAR_HIGH__VI          = 0x3C5E;
static constexpr u32 mmUVD_LMI_VCPU_CACHE_64BIT_BAR_LOW__VI           = 0x3C5F;
static constexpr u32 mmUVD_MIF_CURR_ADDR_CONFIG__VI                   = 0x3992;
static constexpr u32 mmUVD_MIF_RECON1_ADDR_CONFIG__VI                 = 0x39C5;
static constexpr u32 mmUVD_MIF_REF_ADDR_CONFIG__VI                    = 0x3993;
static constexpr u32 mmUVD_PGFSM_CONFIG__VI                           = 0x38C0;
static constexpr u32 mmUVD_PGFSM_READ_TILE1__VI                       = 0x38C2;
static constexpr u32 mmUVD_PGFSM_READ_TILE2__VI                       = 0x38C3;
static constexpr u32 mmUVD_PGFSM_READ_TILE3__VI                       = 0x38C5;
static constexpr u32 mmUVD_PGFSM_READ_TILE4__VI                       = 0x38C6;
static constexpr u32 mmUVD_PGFSM_READ_TILE5__VI                       = 0x38C8;
static constexpr u32 mmUVD_PGFSM_READ_TILE6__VI                       = 0x38EE;
static constexpr u32 mmUVD_PGFSM_READ_TILE7__VI                       = 0x38EF;
static constexpr u32 mmUVD_POWER_STATUS__VI                           = 0x38C4;
static constexpr u32 mmUVD_SUVD_CGC_CTRL__VI                          = 0x3BE6;
static constexpr u32 mmUVD_SUVD_CGC_GATE__VI                          = 0x3BE4;
static constexpr u32 mmUVD_SUVD_CGC_STATUS__VI                        = 0x3BE5;
static constexpr u32 mmUVD_UDEC_ADDR_CONFIG__VI                       = 0x3BD3;
static constexpr u32 mmUVD_UDEC_DBW_ADDR_CONFIG__VI                   = 0x3BD5;
static constexpr u32 mmUVD_UDEC_DB_ADDR_CONFIG__VI                    = 0x3BD4;
static constexpr u32 mmVCE_LMI_CACHE_CTRL__VI                         = 0x85BD;
static constexpr u32 mmVCE_LMI_CTRL__VI                               = 0x85A6;
static constexpr u32 mmVCE_LMI_CTRL2__VI                              = 0x859D;
static constexpr u32 mmVCE_LMI_SWAP_CNTL__VI                          = 0x85AD;
static constexpr u32 mmVCE_LMI_SWAP_CNTL1__VI                         = 0x85AE;
static constexpr u32 mmVCE_LMI_SWAP_CNTL2__VI                         = 0x85B3;
static constexpr u32 mmVCE_LMI_SWAP_CNTL3__VI                         = 0x859E;
static constexpr u32 mmVCE_LMI_VCPU_CACHE_40BIT_BAR__VI               = 0x8597;
static constexpr u32 mmVCE_RB_ARB_CTRL__VI                            = 0x809F;
static constexpr u32 mmVCE_RB_BASE_HI__VI                             = 0x8061;
static constexpr u32 mmVCE_RB_BASE_HI2__VI                            = 0x805C;
static constexpr u32 mmVCE_RB_BASE_HI3__VI                            = 0x80D5;
static constexpr u32 mmVCE_RB_BASE_LO__VI                             = 0x8060;
static constexpr u32 mmVCE_RB_BASE_LO2__VI                            = 0x805B;
static constexpr u32 mmVCE_RB_BASE_LO3__VI                            = 0x80D4;
static constexpr u32 mmVCE_RB_RPTR__VI                                = 0x8063;
static constexpr u32 mmVCE_RB_RPTR2__VI                               = 0x805E;
static constexpr u32 mmVCE_RB_RPTR3__VI                               = 0x80D7;
static constexpr u32 mmVCE_RB_SIZE__VI                                = 0x8062;
static constexpr u32 mmVCE_RB_SIZE2__VI                               = 0x805D;
static constexpr u32 mmVCE_RB_SIZE3__VI                               = 0x80D6;
static constexpr u32 mmVCE_RB_WPTR__VI                                = 0x8064;
static constexpr u32 mmVCE_RB_WPTR2__VI                               = 0x805F;
static constexpr u32 mmVCE_RB_WPTR3__VI                               = 0x80D8;
static constexpr u32 mmVCE_SOFT_RESET__VI                             = 0x8048;
static constexpr u32 mmVCE_STATUS__VI                                 = 0x8001;
static constexpr u32 mmVCE_SYS_INT_ACK__VI                            = 0x8541;
static constexpr u32 mmVCE_SYS_INT_EN__VI                             = 0x8540;
static constexpr u32 mmVCE_SYS_INT_STATUS__VI                         = 0x8541;
static constexpr u32 mmVCE_UENC_DMA_DCLK_CTRL__VI                     = 0x8390;
static constexpr u32 mmVCE_VCPU_CACHE_OFFSET0__VI                     = 0x8009;
static constexpr u32 mmVCE_VCPU_CACHE_OFFSET1__VI                     = 0x800B;
static constexpr u32 mmVCE_VCPU_CACHE_OFFSET2__VI                     = 0x800D;
static constexpr u32 mmVCE_VCPU_CACHE_SIZE0__VI                       = 0x800A;
static constexpr u32 mmVCE_VCPU_CACHE_SIZE1__VI                       = 0x800C;
static constexpr u32 mmVCE_VCPU_CACHE_SIZE2__VI                       = 0x800E;
static constexpr u32 mmVCE_VCPU_CNTL__VI                              = 0x8005;
static constexpr u32 mmVGA25_PPLL_ANALOG__VI                          = 0x171B;
static constexpr u32 mmVGA25_PPLL_FB_DIV__VI                          = 0x1715;
static constexpr u32 mmVGA25_PPLL_POST_DIV__VI                        = 0x1718;
static constexpr u32 mmVGA25_PPLL_REF_DIV__VI                         = 0x1712;
static constexpr u32 mmVGA28_PPLL_ANALOG__VI                          = 0x171C;
static constexpr u32 mmVGA28_PPLL_FB_DIV__VI                          = 0x1716;
static constexpr u32 mmVGA28_PPLL_POST_DIV__VI                        = 0x1719;
static constexpr u32 mmVGA28_PPLL_REF_DIV__VI                         = 0x1713;
static constexpr u32 mmVGA41_PPLL_ANALOG__VI                          = 0x171D;
static constexpr u32 mmVGA41_PPLL_FB_DIV__VI                          = 0x1717;
static constexpr u32 mmVGA41_PPLL_POST_DIV__VI                        = 0x171A;
static constexpr u32 mmVGA41_PPLL_REF_DIV__VI                         = 0x1714;
static constexpr u32 mmVGT_DISPATCH_DRAW_INDEX__VI                    = 0xA2DD;
static constexpr u32 mmVGT_TESS_DISTRIBUTION__VI                      = 0xA2D4;
static constexpr u32 mmVIEWPORT_START_SECONDARY__VI                   = 0x1B5B;
static constexpr u32 mmVM_INIT_STATUS__VI                             = 0x14D3;
static constexpr u32 mmVM_L2_BANK_SELECT_RESERVED_CID__VI             = 0x0579;
static constexpr u32 mmVM_L2_BANK_SELECT_RESERVED_CID2__VI            = 0x057A;
static constexpr u32 mmVM_L2_CNTL4__VI                                = 0x0578;
static constexpr u32 mmWB_DBG_MODE__VI                                = 0x5E31;
static constexpr u32 mmWB_DEBUG_CTRL__VI                              = 0x5E30;
static constexpr u32 mmWB_EC_CONFIG__VI                               = 0x5E19;
static constexpr u32 mmWB_ENABLE__VI                                  = 0x5E18;
static constexpr u32 mmWB_HW_DEBUG__VI                                = 0x5E32;
static constexpr u32 mmWB_SOFT_RESET__VI                              = 0x5E36;
static constexpr u32 mmWD_QOS__VI                                     = 0x2242;
static constexpr u32 mmXDMA_AON_TEST_DEBUG_DATA__VI                   = 0x03FD;
static constexpr u32 mmXDMA_AON_TEST_DEBUG_INDEX__VI                  = 0x03FC;
static constexpr u32 mmXDMA_CLOCK_GATING_CNTL__VI                     = 0x03E4;
static constexpr u32 mmXDMA_IF_BIF_STATUS__VI                         = 0x03E7;
static constexpr u32 mmXDMA_IF_STATUS__VI                             = 0x03E9;
static constexpr u32 mmXDMA_INTERRUPT__VI                             = 0x03E3;
static constexpr u32 mmXDMA_LOCAL_SURFACE_TILING1__VI                 = 0x03E1;
static constexpr u32 mmXDMA_LOCAL_SURFACE_TILING2__VI                 = 0x03E2;
static constexpr u32 mmXDMA_MC_PCIE_CLIENT_CONFIG__VI                 = 0x03E0;
static constexpr u32 mmXDMA_MEM_POWER_CNTL__VI                        = 0x03E6;
static constexpr u32 mmXDMA_MSTR_CACHE__VI                            = 0x040A;
static constexpr u32 mmXDMA_MSTR_CACHE_BASE_ADDR__VI                  = 0x0408;
static constexpr u32 mmXDMA_MSTR_CACHE_BASE_ADDR_HIGH__VI             = 0x0409;
static constexpr u32 mmXDMA_MSTR_CHANNEL_DIM__VI                      = 0x0402;
static constexpr u32 mmXDMA_MSTR_CHANNEL_START__VI                    = 0x040B;
static constexpr u32 mmXDMA_MSTR_CMD_URGENT_CNTL__VI                  = 0x03F2;
static constexpr u32 mmXDMA_MSTR_CNTL__VI                             = 0x03EC;
static constexpr u32 mmXDMA_MSTR_HEIGHT__VI                           = 0x0403;
static constexpr u32 mmXDMA_MSTR_LOCAL_SURFACE_BASE_ADDR__VI          = 0x03EF;
static constexpr u32 mmXDMA_MSTR_LOCAL_SURFACE_BASE_ADDR_HIGH__VI     = 0x03F0;
static constexpr u32 mmXDMA_MSTR_LOCAL_SURFACE_PITCH__VI              = 0x03F1;
static constexpr u32 mmXDMA_MSTR_MEM_CLIENT_CONFIG__VI                = 0x03EE;
static constexpr u32 mmXDMA_MSTR_MEM_NACK_STATUS__VI                  = 0x03F6;
static constexpr u32 mmXDMA_MSTR_MEM_URGENT_CNTL__VI                  = 0x03F3;
static constexpr u32 mmXDMA_MSTR_PCIE_NACK_STATUS__VI                 = 0x03F5;
static constexpr u32 mmXDMA_MSTR_PERFMEAS_CNTL__VI                    = 0x040F;
static constexpr u32 mmXDMA_MSTR_PERFMEAS_STATUS__VI                  = 0x040E;
static constexpr u32 mmXDMA_MSTR_PIPE0_XDMA_MSTR_CACHE__VI            = 0x040A;
static constexpr u32 mmXDMA_MSTR_PIPE0_XDMA_MSTR_CACHE_BASE_ADDR__VI  = 0x0408;
static constexpr u32 mmXDMA_MSTR_PIPE0_XDMA_MSTR_CACHE_BASE_ADDR_HIGH__VI  = 0x0409;
static constexpr u32 mmXDMA_MSTR_PIPE0_XDMA_MSTR_CHANNEL_DIM__VI      = 0x0402;
static constexpr u32 mmXDMA_MSTR_PIPE0_XDMA_MSTR_CHANNEL_START__VI    = 0x040B;
static constexpr u32 mmXDMA_MSTR_PIPE0_XDMA_MSTR_HEIGHT__VI           = 0x0403;
static constexpr u32 mmXDMA_MSTR_PIPE0_XDMA_MSTR_PERFMEAS_CNTL__VI    = 0x040F;
static constexpr u32 mmXDMA_MSTR_PIPE0_XDMA_MSTR_PERFMEAS_STATUS__VI  = 0x040E;
static constexpr u32 mmXDMA_MSTR_PIPE0_XDMA_MSTR_PIPE_CNTL__VI        = 0x0400;
static constexpr u32 mmXDMA_MSTR_PIPE0_XDMA_MSTR_READ_COMMAND__VI     = 0x0401;
static constexpr u32 mmXDMA_MSTR_PIPE0_XDMA_MSTR_REMOTE_GPU_ADDRESS__VI  = 0x0406;
static constexpr u32 mmXDMA_MSTR_PIPE0_XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH__VI  = 0x0407;
static constexpr u32 mmXDMA_MSTR_PIPE0_XDMA_MSTR_REMOTE_SURFACE_BASE__VI  = 0x0404;
static constexpr u32 mmXDMA_MSTR_PIPE0_XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH__VI  = 0x0405;
static constexpr u32 mmXDMA_MSTR_PIPE1_XDMA_MSTR_CACHE__VI            = 0x041A;
static constexpr u32 mmXDMA_MSTR_PIPE1_XDMA_MSTR_CACHE_BASE_ADDR__VI  = 0x0418;
static constexpr u32 mmXDMA_MSTR_PIPE1_XDMA_MSTR_CACHE_BASE_ADDR_HIGH__VI  = 0x0419;
static constexpr u32 mmXDMA_MSTR_PIPE1_XDMA_MSTR_CHANNEL_DIM__VI      = 0x0412;
static constexpr u32 mmXDMA_MSTR_PIPE1_XDMA_MSTR_CHANNEL_START__VI    = 0x041B;
static constexpr u32 mmXDMA_MSTR_PIPE1_XDMA_MSTR_HEIGHT__VI           = 0x0413;
static constexpr u32 mmXDMA_MSTR_PIPE1_XDMA_MSTR_PERFMEAS_CNTL__VI    = 0x041F;
static constexpr u32 mmXDMA_MSTR_PIPE1_XDMA_MSTR_PERFMEAS_STATUS__VI  = 0x041E;
static constexpr u32 mmXDMA_MSTR_PIPE1_XDMA_MSTR_PIPE_CNTL__VI        = 0x0410;
static constexpr u32 mmXDMA_MSTR_PIPE1_XDMA_MSTR_READ_COMMAND__VI     = 0x0411;
static constexpr u32 mmXDMA_MSTR_PIPE1_XDMA_MSTR_REMOTE_GPU_ADDRESS__VI  = 0x0416;
static constexpr u32 mmXDMA_MSTR_PIPE1_XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH__VI  = 0x0417;
static constexpr u32 mmXDMA_MSTR_PIPE1_XDMA_MSTR_REMOTE_SURFACE_BASE__VI  = 0x0414;
static constexpr u32 mmXDMA_MSTR_PIPE1_XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH__VI  = 0x0415;
static constexpr u32 mmXDMA_MSTR_PIPE2_XDMA_MSTR_CACHE__VI            = 0x042A;
static constexpr u32 mmXDMA_MSTR_PIPE2_XDMA_MSTR_CACHE_BASE_ADDR__VI  = 0x0428;
static constexpr u32 mmXDMA_MSTR_PIPE2_XDMA_MSTR_CACHE_BASE_ADDR_HIGH__VI  = 0x0429;
static constexpr u32 mmXDMA_MSTR_PIPE2_XDMA_MSTR_CHANNEL_DIM__VI      = 0x0422;
static constexpr u32 mmXDMA_MSTR_PIPE2_XDMA_MSTR_CHANNEL_START__VI    = 0x042B;
static constexpr u32 mmXDMA_MSTR_PIPE2_XDMA_MSTR_HEIGHT__VI           = 0x0423;
static constexpr u32 mmXDMA_MSTR_PIPE2_XDMA_MSTR_PERFMEAS_CNTL__VI    = 0x042F;
static constexpr u32 mmXDMA_MSTR_PIPE2_XDMA_MSTR_PERFMEAS_STATUS__VI  = 0x042E;
static constexpr u32 mmXDMA_MSTR_PIPE2_XDMA_MSTR_PIPE_CNTL__VI        = 0x0420;
static constexpr u32 mmXDMA_MSTR_PIPE2_XDMA_MSTR_READ_COMMAND__VI     = 0x0421;
static constexpr u32 mmXDMA_MSTR_PIPE2_XDMA_MSTR_REMOTE_GPU_ADDRESS__VI  = 0x0426;
static constexpr u32 mmXDMA_MSTR_PIPE2_XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH__VI  = 0x0427;
static constexpr u32 mmXDMA_MSTR_PIPE2_XDMA_MSTR_REMOTE_SURFACE_BASE__VI  = 0x0424;
static constexpr u32 mmXDMA_MSTR_PIPE2_XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH__VI  = 0x0425;
static constexpr u32 mmXDMA_MSTR_PIPE3_XDMA_MSTR_CACHE__VI            = 0x043A;
static constexpr u32 mmXDMA_MSTR_PIPE3_XDMA_MSTR_CACHE_BASE_ADDR__VI  = 0x0438;
static constexpr u32 mmXDMA_MSTR_PIPE3_XDMA_MSTR_CACHE_BASE_ADDR_HIGH__VI  = 0x0439;
static constexpr u32 mmXDMA_MSTR_PIPE3_XDMA_MSTR_CHANNEL_DIM__VI      = 0x0432;
static constexpr u32 mmXDMA_MSTR_PIPE3_XDMA_MSTR_CHANNEL_START__VI    = 0x043B;
static constexpr u32 mmXDMA_MSTR_PIPE3_XDMA_MSTR_HEIGHT__VI           = 0x0433;
static constexpr u32 mmXDMA_MSTR_PIPE3_XDMA_MSTR_PERFMEAS_CNTL__VI    = 0x043F;
static constexpr u32 mmXDMA_MSTR_PIPE3_XDMA_MSTR_PERFMEAS_STATUS__VI  = 0x043E;
static constexpr u32 mmXDMA_MSTR_PIPE3_XDMA_MSTR_PIPE_CNTL__VI        = 0x0430;
static constexpr u32 mmXDMA_MSTR_PIPE3_XDMA_MSTR_READ_COMMAND__VI     = 0x0431;
static constexpr u32 mmXDMA_MSTR_PIPE3_XDMA_MSTR_REMOTE_GPU_ADDRESS__VI  = 0x0436;
static constexpr u32 mmXDMA_MSTR_PIPE3_XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH__VI  = 0x0437;
static constexpr u32 mmXDMA_MSTR_PIPE3_XDMA_MSTR_REMOTE_SURFACE_BASE__VI  = 0x0434;
static constexpr u32 mmXDMA_MSTR_PIPE3_XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH__VI  = 0x0435;
static constexpr u32 mmXDMA_MSTR_PIPE4_XDMA_MSTR_CACHE__VI            = 0x044A;
static constexpr u32 mmXDMA_MSTR_PIPE4_XDMA_MSTR_CACHE_BASE_ADDR__VI  = 0x0448;
static constexpr u32 mmXDMA_MSTR_PIPE4_XDMA_MSTR_CACHE_BASE_ADDR_HIGH__VI  = 0x0449;
static constexpr u32 mmXDMA_MSTR_PIPE4_XDMA_MSTR_CHANNEL_DIM__VI      = 0x0442;
static constexpr u32 mmXDMA_MSTR_PIPE4_XDMA_MSTR_CHANNEL_START__VI    = 0x044B;
static constexpr u32 mmXDMA_MSTR_PIPE4_XDMA_MSTR_HEIGHT__VI           = 0x0443;
static constexpr u32 mmXDMA_MSTR_PIPE4_XDMA_MSTR_PERFMEAS_CNTL__VI    = 0x044F;
static constexpr u32 mmXDMA_MSTR_PIPE4_XDMA_MSTR_PERFMEAS_STATUS__VI  = 0x044E;
static constexpr u32 mmXDMA_MSTR_PIPE4_XDMA_MSTR_PIPE_CNTL__VI        = 0x0440;
static constexpr u32 mmXDMA_MSTR_PIPE4_XDMA_MSTR_READ_COMMAND__VI     = 0x0441;
static constexpr u32 mmXDMA_MSTR_PIPE4_XDMA_MSTR_REMOTE_GPU_ADDRESS__VI  = 0x0446;
static constexpr u32 mmXDMA_MSTR_PIPE4_XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH__VI  = 0x0447;
static constexpr u32 mmXDMA_MSTR_PIPE4_XDMA_MSTR_REMOTE_SURFACE_BASE__VI  = 0x0444;
static constexpr u32 mmXDMA_MSTR_PIPE4_XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH__VI  = 0x0445;
static constexpr u32 mmXDMA_MSTR_PIPE5_XDMA_MSTR_CACHE__VI            = 0x045A;
static constexpr u32 mmXDMA_MSTR_PIPE5_XDMA_MSTR_CACHE_BASE_ADDR__VI  = 0x0458;
static constexpr u32 mmXDMA_MSTR_PIPE5_XDMA_MSTR_CACHE_BASE_ADDR_HIGH__VI  = 0x0459;
static constexpr u32 mmXDMA_MSTR_PIPE5_XDMA_MSTR_CHANNEL_DIM__VI      = 0x0452;
static constexpr u32 mmXDMA_MSTR_PIPE5_XDMA_MSTR_CHANNEL_START__VI    = 0x045B;
static constexpr u32 mmXDMA_MSTR_PIPE5_XDMA_MSTR_HEIGHT__VI           = 0x0453;
static constexpr u32 mmXDMA_MSTR_PIPE5_XDMA_MSTR_PERFMEAS_CNTL__VI    = 0x045F;
static constexpr u32 mmXDMA_MSTR_PIPE5_XDMA_MSTR_PERFMEAS_STATUS__VI  = 0x045E;
static constexpr u32 mmXDMA_MSTR_PIPE5_XDMA_MSTR_PIPE_CNTL__VI        = 0x0450;
static constexpr u32 mmXDMA_MSTR_PIPE5_XDMA_MSTR_READ_COMMAND__VI     = 0x0451;
static constexpr u32 mmXDMA_MSTR_PIPE5_XDMA_MSTR_REMOTE_GPU_ADDRESS__VI  = 0x0456;
static constexpr u32 mmXDMA_MSTR_PIPE5_XDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH__VI  = 0x0457;
static constexpr u32 mmXDMA_MSTR_PIPE5_XDMA_MSTR_REMOTE_SURFACE_BASE__VI  = 0x0454;
static constexpr u32 mmXDMA_MSTR_PIPE5_XDMA_MSTR_REMOTE_SURFACE_BASE_HIGH__VI  = 0x0455;
static constexpr u32 mmXDMA_MSTR_PIPE_CNTL__VI                        = 0x0400;
static constexpr u32 mmXDMA_MSTR_READ_COMMAND__VI                     = 0x0401;
static constexpr u32 mmXDMA_MSTR_REMOTE_GPU_ADDRESS__VI               = 0x0406;
static constexpr u32 mmXDMA_MSTR_REMOTE_GPU_ADDRESS_HIGH__VI          = 0x0407;
static constexpr u32 mmXDMA_MSTR_REMOTE_SURFACE_BASE__VI              = 0x0404;
static constexpr u32 mmXDMA_MSTR_REMOTE_SURFACE_BASE_HIGH__VI         = 0x0405;
static constexpr u32 mmXDMA_MSTR_STATUS__VI                           = 0x03ED;
static constexpr u32 mmXDMA_MSTR_VSYNC_GSL_CHECK__VI                  = 0x03F7;
static constexpr u32 mmXDMA_PERF_MEAS_STATUS__VI                      = 0x03E8;
static constexpr u32 mmXDMA_PG_CONTROL__VI                            = 0x03F9;
static constexpr u32 mmXDMA_PG_STATUS__VI                             = 0x03FB;
static constexpr u32 mmXDMA_PG_WDATA__VI                              = 0x03FA;
static constexpr u32 mmXDMA_RBBMIF_RDWR_CNTL__VI                      = 0x03F8;
static constexpr u32 mmXDMA_SLV_CHANNEL0_XDMA_SLV_CHANNEL_CNTL__VI    = 0x0470;
static constexpr u32 mmXDMA_SLV_CHANNEL0_XDMA_SLV_REMOTE_GPU_ADDRESS__VI  = 0x0471;
static constexpr u32 mmXDMA_SLV_CHANNEL0_XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH__VI  = 0x0472;
static constexpr u32 mmXDMA_SLV_CHANNEL1_XDMA_SLV_CHANNEL_CNTL__VI    = 0x0478;
static constexpr u32 mmXDMA_SLV_CHANNEL1_XDMA_SLV_REMOTE_GPU_ADDRESS__VI  = 0x0479;
static constexpr u32 mmXDMA_SLV_CHANNEL1_XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH__VI  = 0x047A;
static constexpr u32 mmXDMA_SLV_CHANNEL2_XDMA_SLV_CHANNEL_CNTL__VI    = 0x0480;
static constexpr u32 mmXDMA_SLV_CHANNEL2_XDMA_SLV_REMOTE_GPU_ADDRESS__VI  = 0x0481;
static constexpr u32 mmXDMA_SLV_CHANNEL2_XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH__VI  = 0x0482;
static constexpr u32 mmXDMA_SLV_CHANNEL3_XDMA_SLV_CHANNEL_CNTL__VI    = 0x0488;
static constexpr u32 mmXDMA_SLV_CHANNEL3_XDMA_SLV_REMOTE_GPU_ADDRESS__VI  = 0x0489;
static constexpr u32 mmXDMA_SLV_CHANNEL3_XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH__VI  = 0x048A;
static constexpr u32 mmXDMA_SLV_CHANNEL4_XDMA_SLV_CHANNEL_CNTL__VI    = 0x0490;
static constexpr u32 mmXDMA_SLV_CHANNEL4_XDMA_SLV_REMOTE_GPU_ADDRESS__VI  = 0x0491;
static constexpr u32 mmXDMA_SLV_CHANNEL4_XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH__VI  = 0x0492;
static constexpr u32 mmXDMA_SLV_CHANNEL5_XDMA_SLV_CHANNEL_CNTL__VI    = 0x0498;
static constexpr u32 mmXDMA_SLV_CHANNEL5_XDMA_SLV_REMOTE_GPU_ADDRESS__VI  = 0x0499;
static constexpr u32 mmXDMA_SLV_CHANNEL5_XDMA_SLV_REMOTE_GPU_ADDRESS_HIGH__VI  = 0x049A;
static constexpr u32 mmXDMA_SLV_CHANNEL_CNTL__VI                      = 0x0470;
static constexpr u32 mmXDMA_SLV_CNTL__VI                              = 0x0460;
static constexpr u32 mmXDMA_SLV_MEM_CLIENT_CONFIG__VI                 = 0x0461;
static constexpr u32 mmXDMA_SLV_MEM_NACK_STATUS__VI                   = 0x0469;
static constexpr u32 mmXDMA_SLV_PCIE_NACK_STATUS__VI                  = 0x0468;
static constexpr u32 mmXDMA_SLV_RDRET_BUF_STATUS__VI                  = 0x046A;
static constexpr u32 mmXDMA_SLV_READ_LATENCY_AVE__VI                  = 0x0467;
static constexpr u32 mmXDMA_SLV_READ_LATENCY_MINMAX__VI               = 0x0466;
static constexpr u32 mmXDMA_SLV_READ_LATENCY_TIMER__VI                = 0x046B;
static constexpr u32 mmXDMA_SLV_READ_URGENT_CNTL__VI                  = 0x0463;
static constexpr u32 mmXDMA_SLV_REMOTE_GPU_ADDRESS__VI                = 0x0471;
static constexpr u32 mmXDMA_SLV_REMOTE_GPU_ADDRESS_HIGH__VI           = 0x0472;
static constexpr u32 mmXDMA_SLV_SLS_PITCH__VI                         = 0x0462;
static constexpr u32 mmXDMA_SLV_WB_RATE_CNTL__VI                      = 0x0465;
static constexpr u32 mmXDMA_SLV_WRITE_URGENT_CNTL__VI                 = 0x0464;
static constexpr u32 mmXDMA_TEST_DEBUG_DATA__VI                       = 0x03EB;
static constexpr u32 mmXDMA_TEST_DEBUG_INDEX__VI                      = 0x03EA;
#define offset_HEADER__VI
static constexpr u32 pciMSI_MASK__VI                                  = 0x002B;
static constexpr u32 pciMSI_MASK_64__VI                               = 0x002C;
static constexpr u32 pciMSI_PENDING__VI                               = 0x002C;
static constexpr u32 pciMSI_PENDING_64__VI                            = 0x002D;
static constexpr u32 pciPCIE_ARI_CAP__VI                              = 0x00CB;
static constexpr u32 pciPCIE_ARI_CNTL__VI                             = 0x00CB;
static constexpr u32 pciPCIE_ARI_ENH_CAP_LIST__VI                     = 0x00CA;
static constexpr u32 pciPCIE_LTR_CAP__VI                              = 0x00C9;
static constexpr u32 pciPCIE_LTR_ENH_CAP_LIST__VI                     = 0x00C8;
static constexpr u32 pciPCIE_MC_ADDR0__VI                             = 0x00BE;
static constexpr u32 pciPCIE_MC_ADDR1__VI                             = 0x00BF;
static constexpr u32 pciPCIE_MC_BLOCK_ALL0__VI                        = 0x00C2;
static constexpr u32 pciPCIE_MC_BLOCK_ALL1__VI                        = 0x00C3;
static constexpr u32 pciPCIE_MC_BLOCK_UNTRANSLATED_0__VI              = 0x00C4;
static constexpr u32 pciPCIE_MC_BLOCK_UNTRANSLATED_1__VI              = 0x00C5;
static constexpr u32 pciPCIE_MC_CAP__VI                               = 0x00BD;
static constexpr u32 pciPCIE_MC_CNTL__VI                              = 0x00BD;
static constexpr u32 pciPCIE_MC_ENH_CAP_LIST__VI                      = 0x00BC;
static constexpr u32 pciPCIE_MC_RCV0__VI                              = 0x00C0;
static constexpr u32 pciPCIE_MC_RCV1__VI                              = 0x00C1;
static constexpr u32 pciPCIE_SRIOV_CAP__VI                            = 0x00CD;
static constexpr u32 pciPCIE_SRIOV_CONTROL__VI                        = 0x00CE;
static constexpr u32 pciPCIE_SRIOV_ENH_CAP_LIST__VI                   = 0x00CC;
static constexpr u32 pciPCIE_SRIOV_FIRST_VF_OFFSET__VI                = 0x00D1;
static constexpr u32 pciPCIE_SRIOV_FUNC_DEP_LINK__VI                  = 0x00D0;
static constexpr u32 pciPCIE_SRIOV_INITIAL_VFS__VI                    = 0x00CF;
static constexpr u32 pciPCIE_SRIOV_NUM_VFS__VI                        = 0x00D0;
static constexpr u32 pciPCIE_SRIOV_STATUS__VI                         = 0x00CE;
static constexpr u32 pciPCIE_SRIOV_SUPPORTED_PAGE_SIZE__VI            = 0x00D3;
static constexpr u32 pciPCIE_SRIOV_SYSTEM_PAGE_SIZE__VI               = 0x00D4;
static constexpr u32 pciPCIE_SRIOV_TOTAL_VFS__VI                      = 0x00CF;
static constexpr u32 pciPCIE_SRIOV_VF_BASE_ADDR_0__VI                 = 0x00D5;
static constexpr u32 pciPCIE_SRIOV_VF_BASE_ADDR_1__VI                 = 0x00D6;
static constexpr u32 pciPCIE_SRIOV_VF_BASE_ADDR_2__VI                 = 0x00D7;
static constexpr u32 pciPCIE_SRIOV_VF_BASE_ADDR_3__VI                 = 0x00D8;
static constexpr u32 pciPCIE_SRIOV_VF_BASE_ADDR_4__VI                 = 0x00D9;
static constexpr u32 pciPCIE_SRIOV_VF_BASE_ADDR_5__VI                 = 0x00DA;
static constexpr u32 pciPCIE_SRIOV_VF_DEVICE_ID__VI                   = 0x00D2;
static constexpr u32 pciPCIE_SRIOV_VF_MIGRATION_STATE_ARRAY_OFFSET__VI  = 0x00DB;
static constexpr u32 pciPCIE_SRIOV_VF_STRIDE__VI                      = 0x00D1;
static constexpr u32 pciPCIE_TPH_REQR_CAP__VI                         = 0x00B9;
static constexpr u32 pciPCIE_TPH_REQR_CNTL__VI                        = 0x00BA;
static constexpr u32 pciPCIE_TPH_REQR_ENH_CAP_LIST__VI                = 0x00B8;
static constexpr u32 pciPCIE_VENDOR_SPECIFIC_ENH_CAP_LIST_GPUIOV__VI  = 0x0100;
static constexpr u32 pciPCIE_VENDOR_SPECIFIC_HDR_GPUIOV__VI           = 0x0101;
static constexpr u32 pciPCIE_VENDOR_SPECIFIC_HDR_GPUIOV_RESET_CONTROL__VI  = 0x0105;

}   // End namespace PS4::GCN::Reg