

================================================================
== Vivado HLS Report for 'secure_enclave_aes_cipher'
================================================================
* Date:           Tue Jan  3 17:34:36 2017

* Version:        2016.2 (Build 1577090 on Thu Jun 02 16:59:10 MDT 2016)
* Project:        secure_enclave_decryptor
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      7.87|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   20|   20|   21|   21|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+-----------------------------------+-----+-----+-----+-----+----------+
        |                                             |                                   |  Latency  |  Interval | Pipeline |
        |                   Instance                  |               Module              | min | max | min | max |   Type   |
        +---------------------------------------------+-----------------------------------+-----+-----+-----+-----+----------+
        |grp_secure_enclave_aes_cipher_aestest_fu_59  |secure_enclave_aes_cipher_aestest  |   19|   19|    1|    1| function |
        +---------------------------------------------+-----------------------------------+-----+-----+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    189|
|FIFO             |        -|      -|       -|      -|
|Instance         |      100|      -|    2836|  10018|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    149|
|Register         |        -|      -|     406|      -|
+-----------------+---------+-------+--------+-------+
|Total            |      100|      0|    3242|  10356|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       35|      0|       3|     19|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------------------------+------------------------------------------+---------+-------+------+------+
    |                   Instance                  |                  Module                  | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------------------------+------------------------------------------+---------+-------+------+------+
    |secure_enclave_aes_cipher_AXILiteS_s_axi_U   |secure_enclave_aes_cipher_AXILiteS_s_axi  |        0|      0|   432|   808|
    |grp_secure_enclave_aes_cipher_aestest_fu_59  |secure_enclave_aes_cipher_aestest         |      100|      0|  2404|  9210|
    +---------------------------------------------+------------------------------------------+---------+-------+------+------+
    |Total                                        |                                          |      100|      0|  2836| 10018|
    +---------------------------------------------+------------------------------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------+----------+-------+---+-----+------------+------------+
    | Variable Name| Operation| DSP48E| FF| LUT | Bitwidth P0| Bitwidth P1|
    +--------------+----------+-------+---+-----+------------+------------+
    |ap_sig_102    |    or    |      0|  0|    1|           1|           1|
    |r_V_fu_69_p2  |    xor   |      0|  0|  188|         128|         128|
    +--------------+----------+-------+---+-----+------------+------------+
    |Total         |          |      0|  0|  189|         129|         129|
    +--------------+----------+-------+---+-----+------------+------------+

    * Multiplexer: 
    +---------------------+-----+-----------+-----+-----------+
    |         Name        | LUT | Input Size| Bits| Total Bits|
    +---------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm            |   18|         22|    1|         22|
    |key_V_ap_vld_in_sig  |    1|          2|    1|          2|
    |key_V_ap_vld_preg    |    1|          2|    1|          2|
    |key_V_blk_n          |    1|          2|    1|          2|
    |key_V_in_sig         |  128|          2|  128|        256|
    +---------------------+-----+-----------+-----+-----------+
    |Total                |  149|         30|  132|        284|
    +---------------------+-----+-----------+-----+-----------+

    * Register: 
    +-----------------------+-----+----+-----+-----------+
    |          Name         |  FF | LUT| Bits| Const Bits|
    +-----------------------+-----+----+-----+-----------+
    |ap_CS_fsm              |   21|   0|   21|          0|
    |data_in_V_read_reg_74  |  128|   0|  128|          0|
    |key_V_ap_vld_preg      |    1|   0|    1|          0|
    |key_V_preg             |  128|   0|  128|          0|
    |r_V_reg_79             |  128|   0|  128|          0|
    +-----------------------+-----+----+-----+-----------+
    |Total                  |  406|   0|  406|          0|
    +-----------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+---------------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+------------------------+-----+-----+------------+---------------------------+--------------+
|s_axi_AXILiteS_AWVALID  |  in |    1|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_AWREADY  | out |    1|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_AWADDR   |  in |    7|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_WVALID   |  in |    1|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_WREADY   | out |    1|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_WDATA    |  in |   32|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_WSTRB    |  in |    4|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_ARVALID  |  in |    1|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_ARREADY  | out |    1|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_ARADDR   |  in |    7|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_RVALID   | out |    1|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_RREADY   |  in |    1|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_RDATA    | out |   32|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_RRESP    | out |    2|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_BVALID   | out |    1|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_BREADY   |  in |    1|    s_axi   |          AXILiteS         |    scalar    |
|s_axi_AXILiteS_BRESP    | out |    2|    s_axi   |          AXILiteS         |    scalar    |
|ap_clk                  |  in |    1| ap_ctrl_hs | secure_enclave_aes_cipher | return value |
|ap_rst_n                |  in |    1| ap_ctrl_hs | secure_enclave_aes_cipher | return value |
|ap_start                |  in |    1| ap_ctrl_hs | secure_enclave_aes_cipher | return value |
|ap_done                 | out |    1| ap_ctrl_hs | secure_enclave_aes_cipher | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | secure_enclave_aes_cipher | return value |
|ap_ready                | out |    1| ap_ctrl_hs | secure_enclave_aes_cipher | return value |
|key_V                   |  in |  128|   ap_vld   |           key_V           |    scalar    |
|key_V_ap_vld            |  in |    1|   ap_vld   |           key_V           |    scalar    |
+------------------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 21
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	8  / true
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	11  / true
11 --> 
	12  / true
12 --> 
	13  / true
13 --> 
	14  / true
14 --> 
	15  / true
15 --> 
	16  / true
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
* FSM state operations: 

 <State 1>: 2.37ns
ST_1: counter_V_read [1/1] 1.00ns
:5  %counter_V_read = call i128 @_ssdm_op_Read.s_axilite.i128(i128 %counter_V)

ST_1: data_in_V_read [1/1] 1.00ns
:6  %data_in_V_read = call i128 @_ssdm_op_Read.s_axilite.i128(i128 %data_in_V)

ST_1: key_V_read [1/1] 0.00ns
:7  %key_V_read = call i128 @_ssdm_op_Read.ap_vld.i128(i128 %key_V)

ST_1: temp_V [20/20] 1.37ns
:12  %temp_V = call fastcc i128 @secure_enclave_aes_cipher_aestest(i128 %counter_V_read, i128 %key_V_read)


 <State 2>: 7.87ns
ST_2: temp_V [19/20] 7.87ns
:12  %temp_V = call fastcc i128 @secure_enclave_aes_cipher_aestest(i128 %counter_V_read, i128 %key_V_read)


 <State 3>: 7.87ns
ST_3: temp_V [18/20] 7.87ns
:12  %temp_V = call fastcc i128 @secure_enclave_aes_cipher_aestest(i128 %counter_V_read, i128 %key_V_read)


 <State 4>: 7.87ns
ST_4: temp_V [17/20] 7.87ns
:12  %temp_V = call fastcc i128 @secure_enclave_aes_cipher_aestest(i128 %counter_V_read, i128 %key_V_read)


 <State 5>: 7.87ns
ST_5: temp_V [16/20] 7.87ns
:12  %temp_V = call fastcc i128 @secure_enclave_aes_cipher_aestest(i128 %counter_V_read, i128 %key_V_read)


 <State 6>: 7.87ns
ST_6: temp_V [15/20] 7.87ns
:12  %temp_V = call fastcc i128 @secure_enclave_aes_cipher_aestest(i128 %counter_V_read, i128 %key_V_read)


 <State 7>: 7.87ns
ST_7: temp_V [14/20] 7.87ns
:12  %temp_V = call fastcc i128 @secure_enclave_aes_cipher_aestest(i128 %counter_V_read, i128 %key_V_read)


 <State 8>: 7.87ns
ST_8: temp_V [13/20] 7.87ns
:12  %temp_V = call fastcc i128 @secure_enclave_aes_cipher_aestest(i128 %counter_V_read, i128 %key_V_read)


 <State 9>: 7.87ns
ST_9: temp_V [12/20] 7.87ns
:12  %temp_V = call fastcc i128 @secure_enclave_aes_cipher_aestest(i128 %counter_V_read, i128 %key_V_read)


 <State 10>: 7.87ns
ST_10: temp_V [11/20] 7.87ns
:12  %temp_V = call fastcc i128 @secure_enclave_aes_cipher_aestest(i128 %counter_V_read, i128 %key_V_read)


 <State 11>: 7.87ns
ST_11: temp_V [10/20] 7.87ns
:12  %temp_V = call fastcc i128 @secure_enclave_aes_cipher_aestest(i128 %counter_V_read, i128 %key_V_read)


 <State 12>: 7.87ns
ST_12: temp_V [9/20] 7.87ns
:12  %temp_V = call fastcc i128 @secure_enclave_aes_cipher_aestest(i128 %counter_V_read, i128 %key_V_read)


 <State 13>: 7.87ns
ST_13: temp_V [8/20] 7.87ns
:12  %temp_V = call fastcc i128 @secure_enclave_aes_cipher_aestest(i128 %counter_V_read, i128 %key_V_read)


 <State 14>: 7.87ns
ST_14: temp_V [7/20] 7.87ns
:12  %temp_V = call fastcc i128 @secure_enclave_aes_cipher_aestest(i128 %counter_V_read, i128 %key_V_read)


 <State 15>: 7.87ns
ST_15: temp_V [6/20] 7.87ns
:12  %temp_V = call fastcc i128 @secure_enclave_aes_cipher_aestest(i128 %counter_V_read, i128 %key_V_read)


 <State 16>: 7.87ns
ST_16: temp_V [5/20] 7.87ns
:12  %temp_V = call fastcc i128 @secure_enclave_aes_cipher_aestest(i128 %counter_V_read, i128 %key_V_read)


 <State 17>: 7.87ns
ST_17: temp_V [4/20] 7.87ns
:12  %temp_V = call fastcc i128 @secure_enclave_aes_cipher_aestest(i128 %counter_V_read, i128 %key_V_read)


 <State 18>: 7.87ns
ST_18: temp_V [3/20] 7.87ns
:12  %temp_V = call fastcc i128 @secure_enclave_aes_cipher_aestest(i128 %counter_V_read, i128 %key_V_read)


 <State 19>: 7.87ns
ST_19: temp_V [2/20] 7.87ns
:12  %temp_V = call fastcc i128 @secure_enclave_aes_cipher_aestest(i128 %counter_V_read, i128 %key_V_read)


 <State 20>: 7.87ns
ST_20: temp_V [1/20] 6.50ns
:12  %temp_V = call fastcc i128 @secure_enclave_aes_cipher_aestest(i128 %counter_V_read, i128 %key_V_read)

ST_20: r_V [1/1] 1.37ns
:13  %r_V = xor i128 %temp_V, %data_in_V_read


 <State 21>: 1.00ns
ST_21: stg_46 [1/1] 0.00ns
:0  call void (...)* @_ssdm_op_SpecBitsMap(i128 %key_V), !map !58

ST_21: stg_47 [1/1] 0.00ns
:1  call void (...)* @_ssdm_op_SpecBitsMap(i128 %data_in_V), !map !64

ST_21: stg_48 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecBitsMap(i128* %data_out_V), !map !68

ST_21: stg_49 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i128 %counter_V), !map !74

ST_21: stg_50 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecTopModule([26 x i8]* @secure_enclave_aes_cipher_str) nounwind

ST_21: stg_51 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecInterface(i128 %counter_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_21: stg_52 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecInterface(i128* %data_out_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_21: stg_53 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecInterface(i128 %data_in_V, [10 x i8]* @p_str, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_21: stg_54 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecInterface(i128 %key_V, [7 x i8]* @p_str2, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1, [1 x i8]* @p_str1, [1 x i8]* @p_str1, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1) nounwind

ST_21: stg_55 [1/1] 1.00ns
:14  call void @_ssdm_op_Write.s_axilite.i128P(i128* %data_out_V, i128 %r_V)

ST_21: stg_56 [1/1] 0.00ns
:15  ret void



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ key_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ data_in_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ data_out_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ counter_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sboxes]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; linkage=7; visibility=0; MemPort=[11111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111111]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
counter_V_read (read         ) [ 0000000000000000000000]
data_in_V_read (read         ) [ 0011111111111111111110]
key_V_read     (read         ) [ 0000000000000000000000]
temp_V         (call         ) [ 0000000000000000000000]
r_V            (xor          ) [ 0000000000000000000001]
stg_46         (specbitsmap  ) [ 0000000000000000000000]
stg_47         (specbitsmap  ) [ 0000000000000000000000]
stg_48         (specbitsmap  ) [ 0000000000000000000000]
stg_49         (specbitsmap  ) [ 0000000000000000000000]
stg_50         (spectopmodule) [ 0000000000000000000000]
stg_51         (specinterface) [ 0000000000000000000000]
stg_52         (specinterface) [ 0000000000000000000000]
stg_53         (specinterface) [ 0000000000000000000000]
stg_54         (specinterface) [ 0000000000000000000000]
stg_55         (write        ) [ 0000000000000000000000]
stg_56         (ret          ) [ 0000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="key_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="key_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="data_in_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_in_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="data_out_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="data_out_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="counter_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sboxes">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sboxes"/><MemPortTyVec>1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.s_axilite.i128"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_vld.i128"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="secure_enclave_aes_cipher_aestest"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="secure_enclave_aes_cipher_str"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str2"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.s_axilite.i128P"/></StgValue>
</bind>
</comp>

<comp id="34" class="1004" name="counter_V_read_read_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="128" slack="0"/>
<pin id="36" dir="0" index="1" bw="128" slack="0"/>
<pin id="37" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="counter_V_read/1 "/>
</bind>
</comp>

<comp id="40" class="1004" name="data_in_V_read_read_fu_40">
<pin_list>
<pin id="41" dir="0" index="0" bw="128" slack="0"/>
<pin id="42" dir="0" index="1" bw="128" slack="0"/>
<pin id="43" dir="1" index="2" bw="128" slack="19"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="data_in_V_read/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="key_V_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="128" slack="0"/>
<pin id="48" dir="0" index="1" bw="128" slack="0"/>
<pin id="49" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="key_V_read/1 "/>
</bind>
</comp>

<comp id="52" class="1004" name="stg_55_write_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="0" slack="0"/>
<pin id="54" dir="0" index="1" bw="128" slack="0"/>
<pin id="55" dir="0" index="2" bw="128" slack="1"/>
<pin id="56" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="stg_55/21 "/>
</bind>
</comp>

<comp id="59" class="1004" name="grp_secure_enclave_aes_cipher_aestest_fu_59">
<pin_list>
<pin id="60" dir="0" index="0" bw="128" slack="0"/>
<pin id="61" dir="0" index="1" bw="128" slack="0"/>
<pin id="62" dir="0" index="2" bw="128" slack="0"/>
<pin id="63" dir="0" index="3" bw="8" slack="0"/>
<pin id="64" dir="1" index="4" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="temp_V/1 "/>
</bind>
</comp>

<comp id="69" class="1004" name="r_V_fu_69">
<pin_list>
<pin id="70" dir="0" index="0" bw="128" slack="0"/>
<pin id="71" dir="0" index="1" bw="128" slack="19"/>
<pin id="72" dir="1" index="2" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V/20 "/>
</bind>
</comp>

<comp id="74" class="1005" name="data_in_V_read_reg_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="128" slack="19"/>
<pin id="76" dir="1" index="1" bw="128" slack="19"/>
</pin_list>
<bind>
<opset="data_in_V_read "/>
</bind>
</comp>

<comp id="79" class="1005" name="r_V_reg_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="128" slack="1"/>
<pin id="81" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="38"><net_src comp="10" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="39"><net_src comp="6" pin="0"/><net_sink comp="34" pin=1"/></net>

<net id="44"><net_src comp="10" pin="0"/><net_sink comp="40" pin=0"/></net>

<net id="45"><net_src comp="2" pin="0"/><net_sink comp="40" pin=1"/></net>

<net id="50"><net_src comp="12" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="0" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="57"><net_src comp="32" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="58"><net_src comp="4" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="65"><net_src comp="14" pin="0"/><net_sink comp="59" pin=0"/></net>

<net id="66"><net_src comp="34" pin="2"/><net_sink comp="59" pin=1"/></net>

<net id="67"><net_src comp="46" pin="2"/><net_sink comp="59" pin=2"/></net>

<net id="68"><net_src comp="8" pin="0"/><net_sink comp="59" pin=3"/></net>

<net id="73"><net_src comp="59" pin="4"/><net_sink comp="69" pin=0"/></net>

<net id="77"><net_src comp="40" pin="2"/><net_sink comp="74" pin=0"/></net>

<net id="78"><net_src comp="74" pin="1"/><net_sink comp="69" pin=1"/></net>

<net id="82"><net_src comp="69" pin="2"/><net_sink comp="79" pin=0"/></net>

<net id="83"><net_src comp="79" pin="1"/><net_sink comp="52" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: data_out_V | {21 }
 - Input state : 
	Port: secure_enclave_aes_cipher : key_V | {1 }
	Port: secure_enclave_aes_cipher : data_in_V | {1 }
	Port: secure_enclave_aes_cipher : counter_V | {1 }
	Port: secure_enclave_aes_cipher : sboxes | {1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 }
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
		r_V : 1
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------|---------|---------|---------|
| Operation|               Functional Unit               |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------------|---------|---------|---------|
|   call   | grp_secure_enclave_aes_cipher_aestest_fu_59 |  314.2  |   3600  |  10416  |
|----------|---------------------------------------------|---------|---------|---------|
|    xor   |                  r_V_fu_69                  |    0    |    0    |   188   |
|----------|---------------------------------------------|---------|---------|---------|
|          |          counter_V_read_read_fu_34          |    0    |    0    |    0    |
|   read   |          data_in_V_read_read_fu_40          |    0    |    0    |    0    |
|          |            key_V_read_read_fu_46            |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|   write  |              stg_55_write_fu_52             |    0    |    0    |    0    |
|----------|---------------------------------------------|---------|---------|---------|
|   Total  |                                             |  314.2  |   3600  |  10604  |
|----------|---------------------------------------------|---------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|sboxes|   100  |    0   |    0   |
+------+--------+--------+--------+
| Total|   100  |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|data_in_V_read_reg_74|   128  |
|      r_V_reg_79     |   128  |
+---------------------+--------+
|        Total        |   256  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |   314  |  3600  |  10604 |
|   Memory  |   100  |    -   |    0   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   256  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   100  |   314  |  3856  |  10604 |
+-----------+--------+--------+--------+--------+
