<stg><name>fir_n11_strm_Pipeline_XFER_LOOP</name>


<trans_list>

<trans id="143" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="144" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="31" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %n32XferCnt = alloca i32 1

]]></Node>
<StgValue><ssdm name="n32XferCnt"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
newFuncRoot:1 %specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i32 %an32Coef, i64 666, i64 207, i64 1

]]></Node>
<StgValue><ssdm name="specmemcore_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %an32Coef, void @empty_9, i32 0, i32 0, void @empty_5, i32 1, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="4" op_6_bw="4" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
newFuncRoot:3 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pstrmOutput_V_dest_V, i1 %pstrmOutput_V_id_V, i1 %pstrmOutput_V_last_V, i1 %pstrmOutput_V_user_V, i4 %pstrmOutput_V_strb_V, i4 %pstrmOutput_V_keep_V, i32 %pstrmOutput_V_data_V, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="4" op_6_bw="4" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="0" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32" op_20_bw="32" op_21_bw="0" op_22_bw="0" op_23_bw="32" op_24_bw="32">
<![CDATA[
newFuncRoot:4 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %pstrmInput_V_dest_V, i1 %pstrmInput_V_id_V, i1 %pstrmInput_V_last_V, i1 %pstrmInput_V_user_V, i4 %pstrmInput_V_strb_V, i4 %pstrmInput_V_keep_V, i32 %pstrmInput_V_data_V, void @empty_6, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_5, void @empty_5, void @empty_5, i32 0, i32 0, i32 0, i32 0, void @empty_5, void @empty_5, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:5 %zext_ln20_read = read i31 @_ssdm_op_Read.ap_auto.i31, i31 %zext_ln20

]]></Node>
<StgValue><ssdm name="zext_ln20_read"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="31" op_1_bw="31">
<![CDATA[
newFuncRoot:6 %store_ln0 = store i31 0, i31 %n32XferCnt

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:7 %br_ln0 = br void %SHIFT_ACC_LOOP

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="31" op_0_bw="31" op_1_bw="0">
<![CDATA[
SHIFT_ACC_LOOP:0 %n32XferCnt_load = load i31 %n32XferCnt

]]></Node>
<StgValue><ssdm name="n32XferCnt_load"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
SHIFT_ACC_LOOP:11 %an32Coef_addr_10 = getelementptr i32 %an32Coef, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="an32Coef_addr_10"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="1" op_0_bw="31" op_1_bw="31">
<![CDATA[
SHIFT_ACC_LOOP:13 %icmp_ln22 = icmp_ult  i31 %n32XferCnt_load, i31 %zext_ln20_read

]]></Node>
<StgValue><ssdm name="icmp_ln22"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
SHIFT_ACC_LOOP:15 %br_ln22 = br i1 %icmp_ln22, void %SHIFT_ACC_LOOP.for.end21.loopexit_crit_edge.exitStub, void %SHIFT_ACC_LOOP.split

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4">
<![CDATA[
SHIFT_ACC_LOOP.split:10 %an32Coef_load = load i4 %an32Coef_addr_10

]]></Node>
<StgValue><ssdm name="an32Coef_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
SHIFT_ACC_LOOP:10 %an32Coef_addr_9 = getelementptr i32 %an32Coef, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="an32Coef_addr_9"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:9 %an32ShiftReg_9_load = load i32 %an32ShiftReg_9

]]></Node>
<StgValue><ssdm name="an32ShiftReg_9_load"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="4">
<![CDATA[
SHIFT_ACC_LOOP.split:10 %an32Coef_load = load i4 %an32Coef_addr_10

]]></Node>
<StgValue><ssdm name="an32Coef_load"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:11 %mul_ln35 = mul i32 %an32Coef_load, i32 %an32ShiftReg_9_load

]]></Node>
<StgValue><ssdm name="mul_ln35"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="4">
<![CDATA[
SHIFT_ACC_LOOP.split:14 %an32Coef_load_1 = load i4 %an32Coef_addr_9

]]></Node>
<StgValue><ssdm name="an32Coef_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
SHIFT_ACC_LOOP:9 %an32Coef_addr_8 = getelementptr i32 %an32Coef, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="an32Coef_addr_8"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:12 %an32ShiftReg_8_load = load i32 %an32ShiftReg_8

]]></Node>
<StgValue><ssdm name="an32ShiftReg_8_load"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:13 %store_ln32 = store i32 %an32ShiftReg_8_load, i32 %an32ShiftReg_9

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="36" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="4">
<![CDATA[
SHIFT_ACC_LOOP.split:14 %an32Coef_load_1 = load i4 %an32Coef_addr_9

]]></Node>
<StgValue><ssdm name="an32Coef_load_1"/></StgValue>
</operation>

<operation id="37" st_id="3" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:15 %mul_ln35_1 = mul i32 %an32Coef_load_1, i32 %an32ShiftReg_8_load

]]></Node>
<StgValue><ssdm name="mul_ln35_1"/></StgValue>
</operation>

<operation id="38" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="4">
<![CDATA[
SHIFT_ACC_LOOP.split:18 %an32Coef_load_2 = load i4 %an32Coef_addr_8

]]></Node>
<StgValue><ssdm name="an32Coef_load_2"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:51 %add_ln35 = add i32 %mul_ln35_1, i32 %mul_ln35

]]></Node>
<StgValue><ssdm name="add_ln35"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="40" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
SHIFT_ACC_LOOP:8 %an32Coef_addr_7 = getelementptr i32 %an32Coef, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="an32Coef_addr_7"/></StgValue>
</operation>

<operation id="41" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:16 %an32ShiftReg_7_load = load i32 %an32ShiftReg_7

]]></Node>
<StgValue><ssdm name="an32ShiftReg_7_load"/></StgValue>
</operation>

<operation id="42" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:17 %store_ln32 = store i32 %an32ShiftReg_7_load, i32 %an32ShiftReg_8

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="4">
<![CDATA[
SHIFT_ACC_LOOP.split:18 %an32Coef_load_2 = load i4 %an32Coef_addr_8

]]></Node>
<StgValue><ssdm name="an32Coef_load_2"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:19 %mul_ln35_2 = mul i32 %an32Coef_load_2, i32 %an32ShiftReg_7_load

]]></Node>
<StgValue><ssdm name="mul_ln35_2"/></StgValue>
</operation>

<operation id="45" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="4">
<![CDATA[
SHIFT_ACC_LOOP.split:22 %an32Coef_load_3 = load i4 %an32Coef_addr_7

]]></Node>
<StgValue><ssdm name="an32Coef_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="46" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
SHIFT_ACC_LOOP:7 %an32Coef_addr_6 = getelementptr i32 %an32Coef, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="an32Coef_addr_6"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:20 %an32ShiftReg_6_load = load i32 %an32ShiftReg_6

]]></Node>
<StgValue><ssdm name="an32ShiftReg_6_load"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:21 %store_ln32 = store i32 %an32ShiftReg_6_load, i32 %an32ShiftReg_7

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="4">
<![CDATA[
SHIFT_ACC_LOOP.split:22 %an32Coef_load_3 = load i4 %an32Coef_addr_7

]]></Node>
<StgValue><ssdm name="an32Coef_load_3"/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:23 %mul_ln35_3 = mul i32 %an32Coef_load_3, i32 %an32ShiftReg_6_load

]]></Node>
<StgValue><ssdm name="mul_ln35_3"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="4">
<![CDATA[
SHIFT_ACC_LOOP.split:26 %an32Coef_load_4 = load i4 %an32Coef_addr_6

]]></Node>
<StgValue><ssdm name="an32Coef_load_4"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="52" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
SHIFT_ACC_LOOP:6 %an32Coef_addr_5 = getelementptr i32 %an32Coef, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="an32Coef_addr_5"/></StgValue>
</operation>

<operation id="53" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:24 %an32ShiftReg_5_load = load i32 %an32ShiftReg_5

]]></Node>
<StgValue><ssdm name="an32ShiftReg_5_load"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:25 %store_ln32 = store i32 %an32ShiftReg_5_load, i32 %an32ShiftReg_6

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="4">
<![CDATA[
SHIFT_ACC_LOOP.split:26 %an32Coef_load_4 = load i4 %an32Coef_addr_6

]]></Node>
<StgValue><ssdm name="an32Coef_load_4"/></StgValue>
</operation>

<operation id="56" st_id="6" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:27 %mul_ln35_4 = mul i32 %an32Coef_load_4, i32 %an32ShiftReg_5_load

]]></Node>
<StgValue><ssdm name="mul_ln35_4"/></StgValue>
</operation>

<operation id="57" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="4">
<![CDATA[
SHIFT_ACC_LOOP.split:30 %an32Coef_load_5 = load i4 %an32Coef_addr_5

]]></Node>
<StgValue><ssdm name="an32Coef_load_5"/></StgValue>
</operation>

<operation id="58" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:52 %add_ln35_1 = add i32 %mul_ln35_3, i32 %mul_ln35_4

]]></Node>
<StgValue><ssdm name="add_ln35_1"/></StgValue>
</operation>

<operation id="59" st_id="6" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:53 %add_ln35_2 = add i32 %add_ln35_1, i32 %mul_ln35_2

]]></Node>
<StgValue><ssdm name="add_ln35_2"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="60" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
SHIFT_ACC_LOOP:5 %an32Coef_addr_4 = getelementptr i32 %an32Coef, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="an32Coef_addr_4"/></StgValue>
</operation>

<operation id="61" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:28 %an32ShiftReg_4_load = load i32 %an32ShiftReg_4

]]></Node>
<StgValue><ssdm name="an32ShiftReg_4_load"/></StgValue>
</operation>

<operation id="62" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:29 %store_ln32 = store i32 %an32ShiftReg_4_load, i32 %an32ShiftReg_5

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="63" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="4">
<![CDATA[
SHIFT_ACC_LOOP.split:30 %an32Coef_load_5 = load i4 %an32Coef_addr_5

]]></Node>
<StgValue><ssdm name="an32Coef_load_5"/></StgValue>
</operation>

<operation id="64" st_id="7" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:31 %mul_ln35_5 = mul i32 %an32Coef_load_5, i32 %an32ShiftReg_4_load

]]></Node>
<StgValue><ssdm name="mul_ln35_5"/></StgValue>
</operation>

<operation id="65" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="4">
<![CDATA[
SHIFT_ACC_LOOP.split:34 %an32Coef_load_6 = load i4 %an32Coef_addr_4

]]></Node>
<StgValue><ssdm name="an32Coef_load_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="66" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
SHIFT_ACC_LOOP:4 %an32Coef_addr_3 = getelementptr i32 %an32Coef, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="an32Coef_addr_3"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="32" op_0_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:32 %an32ShiftReg_3_load = load i32 %an32ShiftReg_3

]]></Node>
<StgValue><ssdm name="an32ShiftReg_3_load"/></StgValue>
</operation>

<operation id="68" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:33 %store_ln32 = store i32 %an32ShiftReg_3_load, i32 %an32ShiftReg_4

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="69" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="32" op_0_bw="4">
<![CDATA[
SHIFT_ACC_LOOP.split:34 %an32Coef_load_6 = load i4 %an32Coef_addr_4

]]></Node>
<StgValue><ssdm name="an32Coef_load_6"/></StgValue>
</operation>

<operation id="70" st_id="8" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:35 %mul_ln35_6 = mul i32 %an32Coef_load_6, i32 %an32ShiftReg_3_load

]]></Node>
<StgValue><ssdm name="mul_ln35_6"/></StgValue>
</operation>

<operation id="71" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="4">
<![CDATA[
SHIFT_ACC_LOOP.split:38 %an32Coef_load_7 = load i4 %an32Coef_addr_3

]]></Node>
<StgValue><ssdm name="an32Coef_load_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="72" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
SHIFT_ACC_LOOP:3 %an32Coef_addr_2 = getelementptr i32 %an32Coef, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="an32Coef_addr_2"/></StgValue>
</operation>

<operation id="73" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="32" op_0_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:36 %an32ShiftReg_2_load = load i32 %an32ShiftReg_2

]]></Node>
<StgValue><ssdm name="an32ShiftReg_2_load"/></StgValue>
</operation>

<operation id="74" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:37 %store_ln32 = store i32 %an32ShiftReg_2_load, i32 %an32ShiftReg_3

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="75" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="4">
<![CDATA[
SHIFT_ACC_LOOP.split:38 %an32Coef_load_7 = load i4 %an32Coef_addr_3

]]></Node>
<StgValue><ssdm name="an32Coef_load_7"/></StgValue>
</operation>

<operation id="76" st_id="9" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:39 %mul_ln35_7 = mul i32 %an32Coef_load_7, i32 %an32ShiftReg_2_load

]]></Node>
<StgValue><ssdm name="mul_ln35_7"/></StgValue>
</operation>

<operation id="77" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="4">
<![CDATA[
SHIFT_ACC_LOOP.split:42 %an32Coef_load_8 = load i4 %an32Coef_addr_2

]]></Node>
<StgValue><ssdm name="an32Coef_load_8"/></StgValue>
</operation>

<operation id="78" st_id="9" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:55 %add_ln35_4 = add i32 %mul_ln35_6, i32 %mul_ln35_7

]]></Node>
<StgValue><ssdm name="add_ln35_4"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="79" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
SHIFT_ACC_LOOP:2 %an32Coef_addr_1 = getelementptr i32 %an32Coef, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="an32Coef_addr_1"/></StgValue>
</operation>

<operation id="80" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:40 %an32ShiftReg_1_load = load i32 %an32ShiftReg_1

]]></Node>
<StgValue><ssdm name="an32ShiftReg_1_load"/></StgValue>
</operation>

<operation id="81" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:41 %store_ln32 = store i32 %an32ShiftReg_1_load, i32 %an32ShiftReg_2

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="82" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="4">
<![CDATA[
SHIFT_ACC_LOOP.split:42 %an32Coef_load_8 = load i4 %an32Coef_addr_2

]]></Node>
<StgValue><ssdm name="an32Coef_load_8"/></StgValue>
</operation>

<operation id="83" st_id="10" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:43 %mul_ln35_8 = mul i32 %an32Coef_load_8, i32 %an32ShiftReg_1_load

]]></Node>
<StgValue><ssdm name="mul_ln35_8"/></StgValue>
</operation>

<operation id="84" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="4">
<![CDATA[
SHIFT_ACC_LOOP.split:46 %an32Coef_load_9 = load i4 %an32Coef_addr_1

]]></Node>
<StgValue><ssdm name="an32Coef_load_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="85" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
SHIFT_ACC_LOOP:1 %an32Coef_addr = getelementptr i32 %an32Coef, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="an32Coef_addr"/></StgValue>
</operation>

<operation id="86" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
SHIFT_ACC_LOOP:12 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="87" st_id="11" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
SHIFT_ACC_LOOP:14 %n32XferCnt_1 = add i31 %n32XferCnt_load, i31 1

]]></Node>
<StgValue><ssdm name="n32XferCnt_1"/></StgValue>
</operation>

<operation id="88" st_id="11" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="44" op_0_bw="44" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1">
<![CDATA[
SHIFT_ACC_LOOP.split:1 %empty = read i44 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %pstrmInput_V_data_V, i4 %pstrmInput_V_keep_V, i4 %pstrmInput_V_strb_V, i1 %pstrmInput_V_user_V, i1 %pstrmInput_V_last_V, i1 %pstrmInput_V_id_V, i1 %pstrmInput_V_dest_V

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="89" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="44">
<![CDATA[
SHIFT_ACC_LOOP.split:2 %tmp_data_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_data_V"/></StgValue>
</operation>

<operation id="90" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="4" op_0_bw="44">
<![CDATA[
SHIFT_ACC_LOOP.split:3 %tmp_keep_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_keep_V"/></StgValue>
</operation>

<operation id="91" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="4" op_0_bw="44">
<![CDATA[
SHIFT_ACC_LOOP.split:4 %tmp_strb_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_strb_V"/></StgValue>
</operation>

<operation id="92" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="1" op_0_bw="44">
<![CDATA[
SHIFT_ACC_LOOP.split:5 %tmp_user_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_user_V"/></StgValue>
</operation>

<operation id="93" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="44">
<![CDATA[
SHIFT_ACC_LOOP.split:6 %tmp_last_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_last_V"/></StgValue>
</operation>

<operation id="94" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="1" op_0_bw="44">
<![CDATA[
SHIFT_ACC_LOOP.split:7 %tmp_id_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_id_V"/></StgValue>
</operation>

<operation id="95" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="44">
<![CDATA[
SHIFT_ACC_LOOP.split:8 %tmp_dest_V = extractvalue i44 %empty

]]></Node>
<StgValue><ssdm name="tmp_dest_V"/></StgValue>
</operation>

<operation id="96" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="32" op_0_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:44 %an32ShiftReg_0_load = load i32 %an32ShiftReg_0

]]></Node>
<StgValue><ssdm name="an32ShiftReg_0_load"/></StgValue>
</operation>

<operation id="97" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:45 %store_ln32 = store i32 %an32ShiftReg_0_load, i32 %an32ShiftReg_1

]]></Node>
<StgValue><ssdm name="store_ln32"/></StgValue>
</operation>

<operation id="98" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="32" op_0_bw="4">
<![CDATA[
SHIFT_ACC_LOOP.split:46 %an32Coef_load_9 = load i4 %an32Coef_addr_1

]]></Node>
<StgValue><ssdm name="an32Coef_load_9"/></StgValue>
</operation>

<operation id="99" st_id="11" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:47 %mul_ln35_9 = mul i32 %an32Coef_load_9, i32 %an32ShiftReg_0_load

]]></Node>
<StgValue><ssdm name="mul_ln35_9"/></StgValue>
</operation>

<operation id="100" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:48 %store_ln29 = store i32 %tmp_data_V, i32 %an32ShiftReg_0

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="101" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="4">
<![CDATA[
SHIFT_ACC_LOOP.split:49 %an32Coef_load_10 = load i4 %an32Coef_addr

]]></Node>
<StgValue><ssdm name="an32Coef_load_10"/></StgValue>
</operation>

<operation id="102" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:62 %br_ln293 = br i1 %tmp_last_V, void %for.inc20, void %SHIFT_ACC_LOOP.for.end21.loopexit_crit_edge.exitStub

]]></Node>
<StgValue><ssdm name="br_ln293"/></StgValue>
</operation>

<operation id="103" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="31" op_1_bw="31" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc20:0 %store_ln22 = store i31 %n32XferCnt_1, i31 %n32XferCnt

]]></Node>
<StgValue><ssdm name="store_ln22"/></StgValue>
</operation>

<operation id="104" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
<literal name="tmp_last_V" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="0">
<![CDATA[
for.inc20:1 %br_ln22 = br void %SHIFT_ACC_LOOP

]]></Node>
<StgValue><ssdm name="br_ln22"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="105" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
SHIFT_ACC_LOOP.split:0 %specloopname_ln17 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2

]]></Node>
<StgValue><ssdm name="specloopname_ln17"/></StgValue>
</operation>

<operation id="106" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="32" op_0_bw="4">
<![CDATA[
SHIFT_ACC_LOOP.split:49 %an32Coef_load_10 = load i4 %an32Coef_addr

]]></Node>
<StgValue><ssdm name="an32Coef_load_10"/></StgValue>
</operation>

<operation id="107" st_id="12" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:50 %mul_ln35_10 = mul i32 %an32Coef_load_10, i32 %tmp_data_V

]]></Node>
<StgValue><ssdm name="mul_ln35_10"/></StgValue>
</operation>

<operation id="108" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:54 %add_ln35_3 = add i32 %add_ln35_2, i32 %add_ln35

]]></Node>
<StgValue><ssdm name="add_ln35_3"/></StgValue>
</operation>

<operation id="109" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:56 %add_ln35_5 = add i32 %add_ln35_4, i32 %mul_ln35_5

]]></Node>
<StgValue><ssdm name="add_ln35_5"/></StgValue>
</operation>

<operation id="110" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:57 %add_ln35_6 = add i32 %mul_ln35_9, i32 %mul_ln35_10

]]></Node>
<StgValue><ssdm name="add_ln35_6"/></StgValue>
</operation>

<operation id="111" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:58 %add_ln35_7 = add i32 %add_ln35_6, i32 %mul_ln35_8

]]></Node>
<StgValue><ssdm name="add_ln35_7"/></StgValue>
</operation>

<operation id="112" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:59 %add_ln35_8 = add i32 %add_ln35_7, i32 %add_ln35_5

]]></Node>
<StgValue><ssdm name="add_ln35_8"/></StgValue>
</operation>

<operation id="113" st_id="12" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
SHIFT_ACC_LOOP.split:60 %add_ln35_9 = add i32 %add_ln35_8, i32 %add_ln35_3

]]></Node>
<StgValue><ssdm name="add_ln35_9"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="1" lat="1">
<core>axis</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln22" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="4" op_3_bw="4" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="32" op_9_bw="4" op_10_bw="4" op_11_bw="1" op_12_bw="1" op_13_bw="1" op_14_bw="1">
<![CDATA[
SHIFT_ACC_LOOP.split:61 %write_ln304 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A.i1P0A.i1P0A.i1P0A, i32 %pstrmOutput_V_data_V, i4 %pstrmOutput_V_keep_V, i4 %pstrmOutput_V_strb_V, i1 %pstrmOutput_V_user_V, i1 %pstrmOutput_V_last_V, i1 %pstrmOutput_V_id_V, i1 %pstrmOutput_V_dest_V, i32 %add_ln35_9, i4 %tmp_keep_V, i4 %tmp_strb_V, i1 %tmp_user_V, i1 %tmp_last_V, i1 %tmp_id_V, i1 %tmp_dest_V

]]></Node>
<StgValue><ssdm name="write_ln304"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp_last_V" val="1"/>
</and_exp><and_exp><literal name="icmp_ln22" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0">
<![CDATA[
SHIFT_ACC_LOOP.for.end21.loopexit_crit_edge.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
