[
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~BubbleFIFO|SingleFIFO",
    "duplicate":"~BubbleFIFO|BubbleFIFO/SingleFIFO:SingleFIFO",
    "index":0.0
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~BubbleFIFO|SingleFIFO_1",
    "duplicate":"~BubbleFIFO|BubbleFIFO/SingleFIFO_1:SingleFIFO",
    "index":0.2
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~BubbleFIFO|SingleFIFO_2",
    "duplicate":"~BubbleFIFO|BubbleFIFO/SingleFIFO_2:SingleFIFO",
    "index":0.4
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~BubbleFIFO|SingleFIFO_3",
    "duplicate":"~BubbleFIFO|BubbleFIFO/SingleFIFO_3:SingleFIFO",
    "index":0.6
  },
  {
    "class":"firrtl.transforms.DedupedResult",
    "original":"~BubbleFIFO|SingleFIFO_4",
    "duplicate":"~BubbleFIFO|BubbleFIFO/SingleFIFO_4:SingleFIFO",
    "index":0.8
  },
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  }
]