$date
	Sat Feb 03 10:38:47 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module problem6_tb $end
$scope module DUT $end
$var wire 1 ! i_clk $end
$var wire 16 " i_data [15:0] $end
$var wire 1 # i_rst $end
$var wire 3 $ w_0 [2:0] $end
$var reg 3 % o_data [2:0] $end
$scope function mux_function $end
$var reg 16 & i_data_input [15:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
bx %
b0 $
0#
b0 "
0!
$end
#1
b0 %
1!
#2
0!
b100 $
b1011101110110000 &
b1011101110110000 "
#3
b100 %
1!
#4
0!
b101 $
b1011101110110001 &
b1011101110110001 "
#5
b101 %
1!
#6
0!
b100 $
b11010000100010 &
b11010000100010 "
#7
b100 %
1!
#8
0!
1#
#9
b0 %
1!
#10
0!
