Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,0
design__inferred_latch__count,0
design__instance__count,2322
design__instance__area,28941.5
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_fanout_violation__count__corner:nom_fast_1p32V_m40C,0
design__max_cap_violation__count__corner:nom_fast_1p32V_m40C,0
power__internal__total,0.0002315553865628317
power__switching__total,0.00006268767901929095
power__leakage__total,0.000001672416601650184
power__total,0.000295915495371446
clock__skew__worst_hold__corner:nom_fast_1p32V_m40C,1.2600670863383834
clock__skew__worst_setup__corner:nom_fast_1p32V_m40C,1.7600671418495362
timing__hold__ws__corner:nom_fast_1p32V_m40C,3.4604544653670914
timing__setup__ws__corner:nom_fast_1p32V_m40C,3.5914001677991125
timing__hold__tns__corner:nom_fast_1p32V_m40C,0.0
timing__setup__tns__corner:nom_fast_1p32V_m40C,0.0
timing__hold__wns__corner:nom_fast_1p32V_m40C,0
timing__setup__wns__corner:nom_fast_1p32V_m40C,0.0
timing__hold_vio__count__corner:nom_fast_1p32V_m40C,0
timing__hold_r2r__ws__corner:nom_fast_1p32V_m40C,9.737620
timing__hold_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_vio__count__corner:nom_fast_1p32V_m40C,0
timing__setup_r2r__ws__corner:nom_fast_1p32V_m40C,7.959109
timing__setup_r2r_vio__count__corner:nom_fast_1p32V_m40C,0
design__max_slew_violation__count__corner:nom_slow_1p08V_125C,0
design__max_fanout_violation__count__corner:nom_slow_1p08V_125C,0
design__max_cap_violation__count__corner:nom_slow_1p08V_125C,0
clock__skew__worst_hold__corner:nom_slow_1p08V_125C,3.29526815161961
clock__skew__worst_setup__corner:nom_slow_1p08V_125C,3.795268207130763
timing__hold__ws__corner:nom_slow_1p08V_125C,3.1089038889892406
timing__setup__ws__corner:nom_slow_1p08V_125C,0.6833254155925721
timing__hold__tns__corner:nom_slow_1p08V_125C,0.0
timing__setup__tns__corner:nom_slow_1p08V_125C,0.0
timing__hold__wns__corner:nom_slow_1p08V_125C,0
timing__setup__wns__corner:nom_slow_1p08V_125C,0.0
timing__hold_vio__count__corner:nom_slow_1p08V_125C,0
timing__hold_r2r__ws__corner:nom_slow_1p08V_125C,9.717227
timing__hold_r2r_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_vio__count__corner:nom_slow_1p08V_125C,0
timing__setup_r2r__ws__corner:nom_slow_1p08V_125C,5.500832
timing__setup_r2r_vio__count__corner:nom_slow_1p08V_125C,0
design__max_slew_violation__count__corner:nom_typ_1p20V_25C,0
design__max_fanout_violation__count__corner:nom_typ_1p20V_25C,0
design__max_cap_violation__count__corner:nom_typ_1p20V_25C,0
clock__skew__worst_hold__corner:nom_typ_1p20V_25C,2.007272183061571
clock__skew__worst_setup__corner:nom_typ_1p20V_25C,2.5072722385727237
timing__hold__ws__corner:nom_typ_1p20V_25C,3.3456653949801707
timing__setup__ws__corner:nom_typ_1p20V_25C,2.533701320465996
timing__hold__tns__corner:nom_typ_1p20V_25C,0.0
timing__setup__tns__corner:nom_typ_1p20V_25C,0.0
timing__hold__wns__corner:nom_typ_1p20V_25C,0
timing__setup__wns__corner:nom_typ_1p20V_25C,0.0
timing__hold_vio__count__corner:nom_typ_1p20V_25C,0
timing__hold_r2r__ws__corner:nom_typ_1p20V_25C,9.728460
timing__hold_r2r_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_vio__count__corner:nom_typ_1p20V_25C,0
timing__setup_r2r__ws__corner:nom_typ_1p20V_25C,7.055113
timing__setup_r2r_vio__count__corner:nom_typ_1p20V_25C,0
design__max_slew_violation__count,0
design__max_fanout_violation__count,0
design__max_cap_violation__count,0
clock__skew__worst_hold,3.29526815161961
clock__skew__worst_setup,1.7600671418495362
timing__hold__ws,3.1089038889892406
timing__setup__ws,0.6833254155925721
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,9.717227
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,5.500832
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 202.08 154.98
design__core__bbox,2.88 3.78 199.2 151.2
design__io,45
design__die__area,31318.4
design__core__area,28941.5
design__instance__count__stdcell,159
design__instance__area__stdcell,2638.14
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__count__padcells,0
design__instance__area__padcells,0
design__instance__count__cover,0
design__instance__area__cover,0
design__instance__utilization,0.0911542
design__instance__utilization__stdcell,0.0911542
design__rows,39
design__rows:CoreSite,39
design__sites,15951
design__sites:CoreSite,15951
design__instance__count__class:buffer,2
design__instance__area__class:buffer,14.5152
design__instance__count__class:inverter,16
design__instance__area__class:inverter,87.0912
design__instance__count__class:sequential_cell,16
design__instance__area__class:sequential_cell,783.821
design__instance__count__class:multi_input_combinational_cell,39
design__instance__area__class:multi_input_combinational_cell,284.861
flow__warnings__count,1
flow__errors__count,0
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,2921.23
design__violations,0
design__instance__count__class:timing_repair_buffer,1
design__instance__area__class:timing_repair_buffer,7.2576
design__instance__count__class:clock_buffer,55
design__instance__area__class:clock_buffer,1297.3
design__instance__count__class:clock_inverter,30
design__instance__area__class:clock_inverter,163.296
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,0
global_route__vias,671
global_route__wirelength,3937
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,178
route__net__special,2
route__drc_errors__iter:0,27
route__wirelength__iter:0,2709
route__drc_errors__iter:1,1
route__wirelength__iter:1,2668
route__drc_errors__iter:2,1
route__wirelength__iter:2,2676
route__drc_errors__iter:3,0
route__wirelength__iter:3,2673
route__drc_errors,0
route__wirelength,2673
route__vias,577
route__vias__singlecut,577
route__vias__multicut,0
design__disconnected_pin__count,17
design__critical_disconnected_pin__count,0
route__wirelength__max,81.09
design__instance__count__class:fill_cell,2163
design__instance__area__class:fill_cell,26303.4
timing__unannotated_net__count__corner:nom_fast_1p32V_m40C,33
timing__unannotated_net_filtered__count__corner:nom_fast_1p32V_m40C,0
timing__unannotated_net__count__corner:nom_slow_1p08V_125C,33
timing__unannotated_net_filtered__count__corner:nom_slow_1p08V_125C,0
timing__unannotated_net__count__corner:nom_typ_1p20V_25C,33
timing__unannotated_net_filtered__count__corner:nom_typ_1p20V_25C,0
timing__unannotated_net__count,33
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_typ_1p20V_25C,1.19964
design_powergrid__drop__average__net:VPWR__corner:nom_typ_1p20V_25C,1.19995
design_powergrid__drop__worst__net:VPWR__corner:nom_typ_1p20V_25C,0.00036494
design_powergrid__voltage__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000317099
design_powergrid__drop__average__net:VGND__corner:nom_typ_1p20V_25C,0.0000512271
design_powergrid__drop__worst__net:VGND__corner:nom_typ_1p20V_25C,0.000317099
design_powergrid__voltage__worst,0.000317099
design_powergrid__voltage__worst__net:VPWR,1.19964
design_powergrid__drop__worst,0.00036494
design_powergrid__drop__worst__net:VPWR,0.00036494
design_powergrid__voltage__worst__net:VGND,0.000317099
design_powergrid__drop__worst__net:VGND,0.000317099
ir__voltage__worst,1.1999999999999999555910790149937383830547332763671875
ir__drop__avg,0.0000547999999999999970966800544314168064374825917184352874755859375
ir__drop__worst,0.000364999999999999981577236685126308657345362007617950439453125
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
