#ifndef __TIMED_CTRL_GLOBAL_H_INCLUDED__
#define __TIMED_CTRL_GLOBAL_H_INCLUDED__

#define IS_TIMED_CTRL_VERSION_1

#include <timed_controller_defs.h>

/* order of the input bits for the timed controller */
#define HIVE_TIMED_CTRL_GPIO_PIN_0_BIT_ID                       0
#define HIVE_TIMED_CTRL_GPIO_PIN_1_BIT_ID                       1
#define HIVE_TIMED_CTRL_GPIO_PIN_2_BIT_ID                       2
#define HIVE_TIMED_CTRL_GPIO_PIN_3_BIT_ID                       3
#define HIVE_TIMED_CTRL_GPIO_PIN_4_BIT_ID                       4
#define HIVE_TIMED_CTRL_GPIO_PIN_5_BIT_ID                       5
#define HIVE_TIMED_CTRL_GPIO_PIN_6_BIT_ID                       6
#define HIVE_TIMED_CTRL_GPIO_PIN_7_BIT_ID                       7
#define HIVE_TIMED_CTRL_GPIO_PIN_8_BIT_ID                       8
#define HIVE_TIMED_CTRL_GPIO_PIN_9_BIT_ID                       9
#define HIVE_TIMED_CTRL_SP_BIT_ID                              10
#define HIVE_TIMED_CTRL_ISP_BIT_ID                             11
#define HIVE_TIMED_CTRL_MIPI_RCV_IRQ_BIT_ID                    12
#define HIVE_TIMED_CTRL_IFMT_BIT_ID                            13
#define HIVE_TIMED_CTRL_IFMT_B_BIT_ID                          14
#define HIVE_TIMED_CTRL_IFMT_SEC_BIT_ID                        15
#define HIVE_TIMED_CTRL_MEM_CPY_BIT_ID                         16
#define HIVE_TIMED_CTRL_MIPI_FIFO_FULL_BIT_ID                  17
#define HIVE_TIMED_CTRL_MIPI_SOF_BIT_ID                        18
#define HIVE_TIMED_CTRL_MIPI_EOF_BIT_ID                        19
#define HIVE_TIMED_CTRL_MIPI_SOL_BIT_ID                        20
#define HIVE_TIMED_CTRL_MIPI_EOL_BIT_ID                        21
#define HIVE_TIMED_CTRL_SYNC_GEN_SOF_BIT_ID                    22
#define HIVE_TIMED_CTRL_SYNC_GEN_EOF_BIT_ID                    23
#define HIVE_TIMED_CTRL_SYNC_GEN_SOL_BIT_ID                    24
#define HIVE_TIMED_CTRL_SYNC_GEN_EOL_BIT_ID                    25


#endif /* __TIMED_CTRL_GLOBAL_H_INCLUDED__ */
