#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002a05239e3b0 .scope module, "test_tb" "test_tb" 2 4;
 .timescale -9 -12;
v000002a0523b27e0_0 .var "A", 0 0;
v000002a0523b2880_0 .net "B", 0 0, L_000002a0523e5430;  1 drivers
S_000002a05239e540 .scope module, "uut" "test" 2 8, 3 1 0, S_000002a05239e3b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "A";
    .port_info 1 /OUTPUT 1 "B";
L_000002a0523e5430 .functor BUFZ 1, v000002a0523b27e0_0, C4<0>, C4<0>, C4<0>;
v000002a05239e6d0_0 .net "A", 0 0, v000002a0523b27e0_0;  1 drivers
v000002a0523b2740_0 .net "B", 0 0, L_000002a0523e5430;  alias, 1 drivers
    .scope S_000002a05239e3b0;
T_0 ;
    %vpi_call 2 15 "$dumpfile", "test_tb.vcd" {0 0 0};
    %vpi_call 2 16 "$dumpvars", 32'sb00000000000000000000000000000000, S_000002a05239e3b0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a0523b27e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a0523b27e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a0523b27e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002a0523b27e0_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002a0523b27e0_0, 0, 1;
    %delay 10000, 0;
    %vpi_call 2 25 "$display", "Simulation done" {0 0 0};
    %vpi_call 2 26 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "test_tb.v";
    "./test.v";
