// Seed: 2007536189
module module_0 (
    input  wire id_0,
    input  wand id_1,
    input  tri0 id_2,
    output wire id_3,
    input  tri0 id_4,
    input  tri1 id_5
);
  wire id_7, id_8;
endmodule
module module_1 (
    output wor id_0,
    inout supply0 id_1,
    output wand id_2,
    output logic id_3
);
  final id_3 <= 1'b0;
  wire id_5;
  wire id_6, id_7;
  assign id_0 = 1;
  wire id_8;
  int  id_9 = id_5;
  assign id_6 = id_6;
  assign id_8 = id_7;
  supply1 id_10;
  wire id_11;
  wire id_12;
  wire id_13;
  assign id_10 = 1;
  wire id_14, id_15;
  wire id_16;
  assign id_5 = 1;
  module_0(
      id_1, id_1, id_1, id_2, id_1, id_1
  );
endmodule
