/* Generated by Yosys 0.3.0+ (git sha1 3b52121) */

(* src = "../../verilog/adt7410.v:1" *)
(* top = 1 *)
module ADT7410(Reset_n_i, Clk_i, Enable_i, CpuIntr_o, I2C_ReceiveSend_n_o, I2C_ReadCount_o, I2C_StartProcess_o, I2C_Busy_i, I2C_FIFOReadNext_o, I2C_FIFOWrite_o, I2C_Data_o, I2C_Data_i, I2C_Error_i, PeriodCounterPreset_i, SensorValue_o, Threshold_i, WaitCounterPreset_i);
  wire \$techmap\I2CFSM_1.$auto$opt_reduce.cc:126:opt_mux$2832 ;
  (* src = "../../../../counter/verilog/counter_rv1.v:14" *)
  wire [15:0] \$techmap\I2CFSM_1.$extract$\Counter_RV1_Timer$2903.D_s ;
  (* src = "../../../../counter/verilog/counter_rv1.v:15" *)
  wire \$techmap\I2CFSM_1.$extract$\Counter_RV1_Timer$2903.Overflow_s ;
  wire \$techmap\I2CFSM_1.$procmux$1156_CMP ;
  wire \$techmap\I2CFSM_1.$procmux$1168_CMP ;
  wire \$techmap\I2CFSM_1.$procmux$1169_CMP ;
  wire [7:0] \$techmap\I2CFSM_1.$techmap$procmux$1425.$procmux$2880_Y ;
  (* src = "../../../../addsubcmp/verilog/addsubcmp_greater.v:8" *)
  wire \$techmap\SensorFSM_1.$extract$\AddSubCmp_Greater_Direct$2908.Carry_s ;
  (* src = "../../../../addsubcmp/verilog/addsubcmp_greater.v:7" *)
  wire [15:0] \$techmap\SensorFSM_1.$extract$\AddSubCmp_Greater_Direct$2908.D_s ;
  (* src = "../../../../addsubcmp/verilog/addsubcmp_greater.v:11" *)
  wire \$techmap\SensorFSM_1.$extract$\AddSubCmp_Greater_Direct$2908.Overflow_s ;
  (* src = "../../../../addsubcmp/verilog/addsubcmp_greater.v:10" *)
  wire \$techmap\SensorFSM_1.$extract$\AddSubCmp_Greater_Direct$2908.Sign_s ;
  (* src = "../../../../addsubcmp/verilog/addsubcmp_greater.v:9" *)
  wire \$techmap\SensorFSM_1.$extract$\AddSubCmp_Greater_Direct$2908.Zero_s ;
  (* src = "../../../../counter/verilog/counter_rv1.v:14" *)
  wire [15:0] \$techmap\SensorFSM_1.$extract$\Counter_RV1_Timer$2902.D_s ;
  (* src = "../../../../counter/verilog/counter_rv1.v:15" *)
  wire \$techmap\SensorFSM_1.$extract$\Counter_RV1_Timer$2902.Overflow_s ;
  (* intersynth_port = "Clk_i" *)
  (* src = "../../verilog/adt7410.v:5" *)
  input Clk_i;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "ReconfModuleIRQs_s" *)
  (* src = "../../verilog/adt7410.v:9" *)
  output CpuIntr_o;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "ReconfModuleIn_s" *)
  (* src = "../../verilog/adt7410.v:7" *)
  input Enable_i;
  (* src = "../../verilog/i2cfsm.v:10" *)
  wire [7:0] \I2CFSM_1.Byte0_o ;
  (* src = "../../verilog/i2cfsm.v:11" *)
  wire [7:0] \I2CFSM_1.Byte1_o ;
  (* src = "../../verilog/i2cfsm.v:8" *)
  wire \I2CFSM_1.Done_o ;
  (* src = "../../verilog/i2cfsm.v:9" *)
  wire \I2CFSM_1.Error_o ;
  (* src = "../../verilog/i2cfsm.v:77" *)
  wire \I2CFSM_1.I2C_FSM_TimerEnable ;
  (* src = "../../verilog/i2cfsm.v:75" *)
  wire \I2CFSM_1.I2C_FSM_TimerOvfl ;
  (* src = "../../verilog/i2cfsm.v:76" *)
  wire \I2CFSM_1.I2C_FSM_TimerPreset ;
  (* src = "../../verilog/i2cfsm.v:79" *)
  wire \I2CFSM_1.I2C_FSM_Wr0 ;
  (* src = "../../verilog/i2cfsm.v:78" *)
  wire \I2CFSM_1.I2C_FSM_Wr1 ;
  (* src = "../../verilog/i2cfsm.v:7" *)
  wire \I2CFSM_1.Start_i ;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "I2C_Busy" *)
  (* src = "../../verilog/adt7410.v:17" *)
  input I2C_Busy_i;
  (* intersynth_conntype = "Byte" *)
  (* intersynth_port = "I2C_DataOut" *)
  (* src = "../../verilog/adt7410.v:25" *)
  input [7:0] I2C_Data_i;
  (* intersynth_conntype = "Byte" *)
  (* intersynth_port = "I2C_DataIn" *)
  (* src = "../../verilog/adt7410.v:23" *)
  output [7:0] I2C_Data_o;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "I2C_Error" *)
  (* src = "../../verilog/adt7410.v:27" *)
  input I2C_Error_i;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "I2C_FIFOReadNext" *)
  (* src = "../../verilog/adt7410.v:19" *)
  output I2C_FIFOReadNext_o;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "I2C_FIFOWrite" *)
  (* src = "../../verilog/adt7410.v:21" *)
  output I2C_FIFOWrite_o;
  (* intersynth_conntype = "Byte" *)
  (* intersynth_port = "I2C_ReadCount" *)
  (* src = "../../verilog/adt7410.v:13" *)
  output [7:0] I2C_ReadCount_o;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "I2C_ReceiveSend_n" *)
  (* src = "../../verilog/adt7410.v:11" *)
  output I2C_ReceiveSend_n_o;
  (* intersynth_conntype = "Bit" *)
  (* intersynth_port = "I2C_StartProcess" *)
  (* src = "../../verilog/adt7410.v:15" *)
  output I2C_StartProcess_o;
  (* intersynth_conntype = "Word" *)
  (* intersynth_param = "PeriodCounterPreset_i" *)
  (* src = "../../verilog/adt7410.v:29" *)
  input [15:0] PeriodCounterPreset_i;
  (* intersynth_port = "Reset_n_i" *)
  (* src = "../../verilog/adt7410.v:3" *)
  input Reset_n_i;
  (* src = "../../verilog/sensorfsm.v:41" *)
  wire [15:0] \SensorFSM_1.AbsDiffResult ;
  (* src = "../../verilog/sensorfsm.v:35" *)
  wire \SensorFSM_1.SensorFSM_StoreNewValue ;
  (* src = "../../verilog/sensorfsm.v:33" *)
  wire \SensorFSM_1.SensorFSM_TimerEnable ;
  (* src = "../../verilog/sensorfsm.v:31" *)
  wire \SensorFSM_1.SensorFSM_TimerOvfl ;
  (* src = "../../verilog/sensorfsm.v:32" *)
  wire \SensorFSM_1.SensorFSM_TimerPreset ;
  (* src = "../../verilog/sensorfsm.v:39" *)
  wire [15:0] \SensorFSM_1.SensorValue ;
  (* intersynth_conntype = "Word" *)
  (* intersynth_param = "SensorValue_o" *)
  (* src = "../../verilog/adt7410.v:31" *)
  output [15:0] SensorValue_o;
  (* intersynth_conntype = "Word" *)
  (* intersynth_param = "Threshold_i" *)
  (* src = "../../verilog/adt7410.v:33" *)
  input [15:0] Threshold_i;
  (* intersynth_conntype = "Word" *)
  (* intersynth_param = "WaitCounterPreset_i" *)
  (* src = "../../verilog/adt7410.v:35" *)
  input [15:0] WaitCounterPreset_i;
  Byte2Word \$extract$\Byte2Word$2915  (
    .H_i(\I2CFSM_1.Byte1_o ),
    .L_i(\I2CFSM_1.Byte0_o ),
    .Y_o(\SensorFSM_1.SensorValue )
  );
  ByteMuxDual \$techmap\I2CFSM_1.$extract$\ByteMuxDual$2910  (
    .A_i(8'b00000000),
    .B_i(8'b00000010),
    .S_i(I2C_ReceiveSend_n_o),
    .Y_o(I2C_ReadCount_o)
  );
  ByteMuxDual \$techmap\I2CFSM_1.$extract$\ByteMuxDual$2911  (
    .A_i(\$techmap\I2CFSM_1.$techmap$procmux$1425.$procmux$2880_Y ),
    .B_i(8'b00000011),
    .S_i(\$techmap\I2CFSM_1.$procmux$1169_CMP ),
    .Y_o(I2C_Data_o)
  );
  ByteMuxQuad \$techmap\I2CFSM_1.$extract$\ByteMuxQuad$2909  (
    .A_i(8'b00000000),
    .B_i(8'b10010001),
    .C_i(8'b10010000),
    .D_i(8'b00100000),
    .SAB_i(\$techmap\I2CFSM_1.$procmux$1156_CMP ),
    .SC_i(\$techmap\I2CFSM_1.$auto$opt_reduce.cc:126:opt_mux$2832 ),
    .SD_i(\$techmap\I2CFSM_1.$procmux$1168_CMP ),
    .Y_o(\$techmap\I2CFSM_1.$techmap$procmux$1425.$procmux$2880_Y )
  );
  ByteRegister \$techmap\I2CFSM_1.$extract$\ByteRegister$2906  (
    .Clk_i(Clk_i),
    .D_i(I2C_Data_i),
    .Enable_i(\I2CFSM_1.I2C_FSM_Wr0 ),
    .Q_o(\I2CFSM_1.Byte0_o ),
    .Reset_n_i(Reset_n_i)
  );
  ByteRegister \$techmap\I2CFSM_1.$extract$\ByteRegister$2907  (
    .Clk_i(Clk_i),
    .D_i(I2C_Data_i),
    .Enable_i(\I2CFSM_1.I2C_FSM_Wr1 ),
    .Q_o(\I2CFSM_1.Byte1_o ),
    .Reset_n_i(Reset_n_i)
  );
  (* src = "../../../../counter/verilog/counter_rv1.v:20" *)
  Counter \$techmap\I2CFSM_1.$extract$\Counter_RV1_Timer$2903.ThisCounter  (
    .Clk_i(Clk_i),
    .D_o(\$techmap\I2CFSM_1.$extract$\Counter_RV1_Timer$2903.D_s ),
    .Direction_i(1'b1),
    .Enable_i(\I2CFSM_1.I2C_FSM_TimerEnable ),
    .Overflow_o(\$techmap\I2CFSM_1.$extract$\Counter_RV1_Timer$2903.Overflow_s ),
    .PresetVal_i(WaitCounterPreset_i),
    .Preset_i(\I2CFSM_1.I2C_FSM_TimerPreset ),
    .ResetSig_i(1'b0),
    .Reset_n_i(Reset_n_i),
    .Zero_o(\I2CFSM_1.I2C_FSM_TimerOvfl )
  );
  (* fsm_encoding = "auto" *)
  (* src = "../../verilog/i2cfsm.v:73" *)
  \$fsm  #(
    .ARST_POLARITY(1'b0),
    .CLK_POLARITY(1'b1),
    .CTRL_IN_WIDTH(32'b00000000000000000000000000000100),
    .CTRL_OUT_WIDTH(32'b00000000000000000000000000001110),
    .NAME("\\I2C_FSM_State"),
    .STATE_BITS(32'b00000000000000000000000000000100),
    .STATE_NUM(32'b00000000000000000000000000001101),
    .STATE_NUM_LOG2(32'b00000000000000000000000000000100),
    .STATE_RST(32'b00000000000000000000000000000000),
    .STATE_TABLE(52'b0111101100110101100100010110101000101100010010000000),
    .TRANS_NUM(32'b00000000000000000000000000010011),
    .TRANS_TABLE(494'b1100zzzz0001010000010000001011zzzz0011010100000100001010zzzz0010010000010000001001z0zz1001001000100000001001z1zz0110110000100000001000zzzz0101010000011000000111zzzz0100110000000001000110zzzz1100110000000000000101zzz01011010110001000000101zzz10101010000001000000100zzzz1010110000000000100011zzzz0000010000000010000010zz001001001000000000000010zz010010010000000000000010zz1z0000010001000000000001zzz01000110000000000010001zzz100010100000000000100001zzz01111100001000000000000zzz000001000010000000)
  ) \$techmap\I2CFSM_1.$fsm$\I2C_FSM_State$2843  (
    .ARST(Reset_n_i),
    .CLK(Clk_i),
    .CTRL_IN({ \I2CFSM_1.Start_i , \I2CFSM_1.I2C_FSM_TimerOvfl , I2C_Error_i, I2C_Busy_i }),
    .CTRL_OUT({ I2C_FIFOWrite_o, \I2CFSM_1.I2C_FSM_TimerPreset , \I2CFSM_1.I2C_FSM_TimerEnable , I2C_FIFOReadNext_o, \I2CFSM_1.I2C_FSM_Wr1 , \I2CFSM_1.Error_o , \$techmap\I2CFSM_1.$auto$opt_reduce.cc:126:opt_mux$2832 , I2C_StartProcess_o, I2C_ReceiveSend_n_o, \I2CFSM_1.I2C_FSM_Wr0 , \I2CFSM_1.Done_o , \$techmap\I2CFSM_1.$procmux$1169_CMP , \$techmap\I2CFSM_1.$procmux$1168_CMP , \$techmap\I2CFSM_1.$procmux$1156_CMP  })
  );
  AbsDiff \$techmap\SensorFSM_1.$extract$\AbsDiff$2904  (
    .A_i(\SensorFSM_1.SensorValue ),
    .B_i(SensorValue_o),
    .D_o(\SensorFSM_1.AbsDiffResult )
  );
  (* src = "../../../../addsubcmp/verilog/addsubcmp_greater.v:13" *)
  AddSubCmp \$techmap\SensorFSM_1.$extract$\AddSubCmp_Greater_Direct$2908.ThisAddSubCmp  (
    .A_i(\SensorFSM_1.AbsDiffResult ),
    .AddOrSub_i(1'b1),
    .B_i(Threshold_i),
    .Carry_i(1'b0),
    .Carry_o(\$techmap\SensorFSM_1.$extract$\AddSubCmp_Greater_Direct$2908.Carry_s ),
    .D_o(\$techmap\SensorFSM_1.$extract$\AddSubCmp_Greater_Direct$2908.D_s ),
    .Overflow_o(\$techmap\SensorFSM_1.$extract$\AddSubCmp_Greater_Direct$2908.Overflow_s ),
    .Sign_o(\$techmap\SensorFSM_1.$extract$\AddSubCmp_Greater_Direct$2908.Sign_s ),
    .Zero_o(\$techmap\SensorFSM_1.$extract$\AddSubCmp_Greater_Direct$2908.Zero_s )
  );
  (* src = "../../../../counter/verilog/counter_rv1.v:20" *)
  Counter \$techmap\SensorFSM_1.$extract$\Counter_RV1_Timer$2902.ThisCounter  (
    .Clk_i(Clk_i),
    .D_o(\$techmap\SensorFSM_1.$extract$\Counter_RV1_Timer$2902.D_s ),
    .Direction_i(1'b1),
    .Enable_i(\SensorFSM_1.SensorFSM_TimerEnable ),
    .Overflow_o(\$techmap\SensorFSM_1.$extract$\Counter_RV1_Timer$2902.Overflow_s ),
    .PresetVal_i(PeriodCounterPreset_i),
    .Preset_i(\SensorFSM_1.SensorFSM_TimerPreset ),
    .ResetSig_i(1'b0),
    .Reset_n_i(Reset_n_i),
    .Zero_o(\SensorFSM_1.SensorFSM_TimerOvfl )
  );
  WordRegister \$techmap\SensorFSM_1.$extract$\WordRegister$2905  (
    .Clk_i(Clk_i),
    .D_i(\SensorFSM_1.SensorValue ),
    .Enable_i(\SensorFSM_1.SensorFSM_StoreNewValue ),
    .Q_o(SensorValue_o),
    .Reset_n_i(Reset_n_i)
  );
  (* fsm_encoding = "auto" *)
  (* src = "../../verilog/sensorfsm.v:29" *)
  \$fsm  #(
    .ARST_POLARITY(1'b0),
    .CLK_POLARITY(1'b1),
    .CTRL_IN_WIDTH(32'b00000000000000000000000000000110),
    .CTRL_OUT_WIDTH(32'b00000000000000000000000000000101),
    .NAME("\\SensorFSM_State"),
    .STATE_BITS(32'b00000000000000000000000000000011),
    .STATE_NUM(32'b00000000000000000000000000000101),
    .STATE_NUM_LOG2(32'b00000000000000000000000000000011),
    .STATE_RST(32'b00000000000000000000000000000000),
    .STATE_TABLE(15'b011001010100000),
    .TRANS_NUM(32'b00000000000000000000000000001101),
    .TRANS_TABLE(221'b100zzzzzz01110100011zz0zz101101000011zz1zz101001001011zzzzz00000100001001z01z100010100101zz01z0111000001000z01z01110000010zzz00z01010000010zzz1zz00110100001zzzzz100110000001zzzzz000010000000zzzzz101101000000zzzzz000010000)
  ) \$techmap\SensorFSM_1.$fsm$\SensorFSM_State$2836  (
    .ARST(Reset_n_i),
    .CLK(Clk_i),
    .CTRL_IN({ \$techmap\SensorFSM_1.$extract$\AddSubCmp_Greater_Direct$2908.Zero_s , \$techmap\SensorFSM_1.$extract$\AddSubCmp_Greater_Direct$2908.Carry_s , \SensorFSM_1.SensorFSM_TimerOvfl , \I2CFSM_1.Error_o , \I2CFSM_1.Done_o , Enable_i }),
    .CTRL_OUT({ \SensorFSM_1.SensorFSM_TimerPreset , \SensorFSM_1.SensorFSM_TimerEnable , CpuIntr_o, \SensorFSM_1.SensorFSM_StoreNewValue , \I2CFSM_1.Start_i  })
  );
endmodule
