// Seed: 685090613
module module_0 (
    input supply1 id_0,
    output tri id_1,
    input wire id_2,
    input tri0 id_3,
    output tri1 id_4,
    input tri1 id_5,
    input tri0 id_6,
    input tri id_7,
    input wand id_8
);
endmodule
module module_1 #(
    parameter id_2 = 32'd72,
    parameter id_5 = 32'd78
) (
    output uwire id_0,
    input supply0 id_1,
    input wire _id_2,
    output tri0 id_3,
    output wor id_4,
    input wire _id_5,
    input uwire id_6,
    output wand id_7,
    output wor id_8,
    input tri1 id_9,
    input supply0 id_10
);
  logic [id_5 : id_2] id_12;
  ;
  module_0 modCall_1 (
      id_10,
      id_0,
      id_1,
      id_9,
      id_4,
      id_6,
      id_1,
      id_1,
      id_10
  );
  wire id_13;
endmodule
