0x40000000 A PERIPHERAL TIM2
0x40000000 B  REGISTER CR1 (rw): control register 1
0x40000000 C   FIELD 00w01 CEN: Counter enable
0x40000000 C   FIELD 01w01 UDIS: Update disable
0x40000000 C   FIELD 02w01 URS: Update request source
0x40000000 C   FIELD 03w01 OPM: One-pulse mode
0x40000000 C   FIELD 04w01 DIR: Direction
0x40000000 C   FIELD 05w02 CMS: Center-aligned mode selection
0x40000000 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40000000 C   FIELD 08w02 CKD: Clock division
0x40000000 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40000004 B  REGISTER CR2 (rw): control register 2
0x40000004 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40000004 C   FIELD 04w03 MMS: Master mode selection
0x40000004 C   FIELD 07w01 TI1S: TI1 selection
0x40000008 B  REGISTER SMCR (rw): slave mode control register
0x40000008 C   FIELD 00w03 SMS: Slave mode selection
0x40000008 C   FIELD 04w03 TS: Trigger selection
0x40000008 C   FIELD 07w01 MSM: Master/Slave mode
0x40000008 C   FIELD 08w04 ETF: External trigger filter
0x40000008 C   FIELD 12w02 ETPS: External trigger prescaler
0x40000008 C   FIELD 14w01 ECE: External clock enable
0x40000008 C   FIELD 15w01 ETP: External trigger polarity
0x40000008 C   FIELD 16w01 SMS_3: Slave mode selection - bit 3
0x40000008 C   FIELD 20w02 TS_4_3: Trigger selection
0x4000000C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4000000C C   FIELD 00w01 UIE: Update interrupt enable
0x4000000C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x4000000C C   FIELD 02w01 CC2IE: Capture/Compare 2 interrupt enable
0x4000000C C   FIELD 03w01 CC3IE: Capture/Compare 3 interrupt enable
0x4000000C C   FIELD 04w01 CC4IE: Capture/Compare 4 interrupt enable
0x4000000C C   FIELD 06w01 TIE: Trigger interrupt enable
0x4000000C C   FIELD 08w01 UDE: Update DMA request enable
0x4000000C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x4000000C C   FIELD 10w01 CC2DE: Capture/Compare 2 DMA request enable
0x4000000C C   FIELD 11w01 CC3DE: Capture/Compare 3 DMA request enable
0x4000000C C   FIELD 12w01 CC4DE: Capture/Compare 4 DMA request enable
0x4000000C C   FIELD 14w01 TDE: Trigger DMA request enable
0x40000010 B  REGISTER SR (rw): status register
0x40000010 C   FIELD 00w01 UIF: Update interrupt flag
0x40000010 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40000010 C   FIELD 02w01 CC2IF: Capture/compare 2 interrupt flag
0x40000010 C   FIELD 03w01 CC3IF: Capture/compare 3 interrupt flag
0x40000010 C   FIELD 04w01 CC4IF: Capture/compare 4 interrupt flag
0x40000010 C   FIELD 06w01 TIF: Trigger interrupt flag
0x40000010 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40000010 C   FIELD 10w01 CC2OF: Capture/Compare 2 overcapture flag
0x40000010 C   FIELD 11w01 CC3OF: Capture/Compare 3 overcapture flag
0x40000010 C   FIELD 12w01 CC4OF: Capture/Compare 4 overcapture flag
0x40000014 B  REGISTER EGR (wo): event generation register
0x40000014 C   FIELD 00w01 UG: Update generation
0x40000014 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40000014 C   FIELD 02w01 CC2G: Capture/compare 2 generation
0x40000014 C   FIELD 03w01 CC3G: Capture/compare 3 generation
0x40000014 C   FIELD 04w01 CC4G: Capture/compare 4 generation
0x40000014 C   FIELD 06w01 TG: Trigger generation
0x40000018 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40000018 B  REGISTER CCMR1_Output (rw): capture/compare mode register 1 (output mode)
0x40000018 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40000018 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40000018 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40000018 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40000018 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40000018 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40000018 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40000018 C   FIELD 07w01 OC1CE: Output compare 1 clear enable
0x40000018 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40000018 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40000018 C   FIELD 10w01 OC2FE: Output compare 2 fast enable
0x40000018 C   FIELD 10w02 IC2PSC: Input capture 2 prescaler
0x40000018 C   FIELD 11w01 OC2PE: Output compare 2 preload enable
0x40000018 C   FIELD 12w03 OC2M: Output compare 2 mode
0x40000018 C   FIELD 12w04 IC2F: Input capture 2 filter
0x40000018 C   FIELD 15w01 OC2CE: Output compare 2 clear enable
0x40000018 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40000018 C   FIELD 24w01 OC2M_3: Output compare 2 mode, bit 3
0x4000001C B  REGISTER CCMR2_Input (rw): capture/compare mode register 2 (input mode)
0x4000001C B  REGISTER CCMR2_Output (rw): capture/compare mode register 2 (output mode)
0x4000001C C   FIELD 00w02 CC3S (=TIM2.CCMR1_Output.CC%sS): Capture/Compare 3 selection
0x4000001C C   FIELD 00w02 CC3S: Capture/compare 3 selection
0x4000001C C   FIELD 02w01 OC3FE (=TIM2.CCMR1_Output.OC%sFE): Output compare 3 fast enable
0x4000001C C   FIELD 02w02 IC3PSC (=TIM2.CCMR1_Input.IC%sPSC): Input capture 3 prescaler
0x4000001C C   FIELD 03w01 OC3PE (=TIM2.CCMR1_Output.OC%sPE): Output compare 3 preload enable
0x4000001C C   FIELD 04w03 OC3M (=TIM2.CCMR1_Output.OC%sM): Output compare 3 mode
0x4000001C C   FIELD 04w04 IC3F (=TIM2.CCMR1_Input.IC%sF): Input capture 3 filter
0x4000001C C   FIELD 07w01 OC3CE (=TIM2.CCMR1_Output.OC%sCE): Output compare 3 clear enable
0x4000001C C   FIELD 08w02 CC4S (=TIM2.CCMR1_Output.CC%sS): Capture/Compare 4 selection
0x4000001C C   FIELD 08w02 CC4S: Capture/Compare 4 selection
0x4000001C C   FIELD 10w01 OC4FE (=TIM2.CCMR1_Output.OC%sFE): Output compare 4 fast enable
0x4000001C C   FIELD 10w02 IC4PSC (=TIM2.CCMR1_Input.IC%sPSC): Input capture 4 prescaler
0x4000001C C   FIELD 11w01 OC4PE (=TIM2.CCMR1_Output.OC%sPE): Output compare 4 preload enable
0x4000001C C   FIELD 12w03 OC4M (=TIM2.CCMR1_Output.OC%sM): Output compare 4 mode
0x4000001C C   FIELD 12w04 IC4F (=TIM2.CCMR1_Input.IC%sF): Input capture 4 filter
0x4000001C C   FIELD 15w01 OC4CE (=TIM2.CCMR1_Output.OC%sCE): Output compare 4 clear enable
0x4000001C C   FIELD 16w01 OC3M_3 (=TIM2.CCMR1_Output.OC%sM_3): Output compare 3 mode, bit 3
0x4000001C C   FIELD 24w01 OC4M_3 (=TIM2.CCMR1_Output.OC%sM_3): Output compare 4 mode, bit 3
0x40000020 B  REGISTER CCER (rw): capture/compare enable register
0x40000020 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40000020 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40000020 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40000020 C   FIELD 04w01 CC2E: Capture/Compare 2 output enable
0x40000020 C   FIELD 05w01 CC2P: Capture/Compare 2 output Polarity
0x40000020 C   FIELD 07w01 CC2NP: Capture/Compare 2 output Polarity
0x40000020 C   FIELD 08w01 CC3E: Capture/Compare 3 output enable
0x40000020 C   FIELD 09w01 CC3P: Capture/Compare 3 output Polarity
0x40000020 C   FIELD 11w01 CC3NP: Capture/Compare 3 output Polarity
0x40000020 C   FIELD 12w01 CC4E: Capture/Compare 4 output enable
0x40000020 C   FIELD 13w01 CC4P: Capture/Compare 4 output Polarity
0x40000020 C   FIELD 15w01 CC4NP: Capture/Compare 4 output Polarity
0x40000024 B  REGISTER CNT (rw): counter
0x40000024 C   FIELD 00w32 CNT: low counter value
0x40000028 B  REGISTER PSC (rw): prescaler
0x40000028 C   FIELD 00w16 PSC: Prescaler value
0x4000002C B  REGISTER ARR (rw): auto-reload register
0x4000002C C   FIELD 00w32 ARR: Auto-reload value
0x40000034 B  REGISTER CCR1 (rw): capture/compare register
0x40000034 C   FIELD 00w32 CCR: Capture/Compare value
0x40000038 B  REGISTER CCR2 (rw): capture/compare register
0x40000038 C   FIELD 00w32 CCR: Capture/Compare value
0x4000003C B  REGISTER CCR3 (rw): capture/compare register
0x4000003C C   FIELD 00w32 CCR: Capture/Compare value
0x40000040 B  REGISTER CCR4 (rw): capture/compare register
0x40000040 C   FIELD 00w32 CCR: Capture/Compare value
0x40000048 B  REGISTER DCR (rw): DMA control register
0x40000048 C   FIELD 00w05 DBA: DMA base address
0x40000048 C   FIELD 08w05 DBL: DMA burst length
0x4000004C B  REGISTER DMAR (rw): DMA address for full transfer
0x4000004C C   FIELD 00w16 DMAB: DMA register for burst accesses
0x40000060 B  REGISTER AF1 (rw): TIM alternate function option register 1
0x40000060 C   FIELD 14w04 ETRSEL: ETR source selection
0x40000068 B  REGISTER TISEL (rw): TIM timer input selection register
0x40000068 C   FIELD 00w04 TI1SEL: TI1[0] to TI1[15] input selection
0x40000068 C   FIELD 08w04 TI2SEL: TI2[0] to TI2[15] input selection
0x40000068 C   FIELD 16w04 TI3SEL: TI3[0] to TI3[15] input selection
0x40000068 C   FIELD 24w04 TI4SEL: TI4[0] to TI4[15] input selection
0x40000400 A PERIPHERAL TIM3
0x40000400 B  REGISTER CR1 (rw): control register 1
0x40000400 C   FIELD 00w01 CEN: Counter enable
0x40000400 C   FIELD 01w01 UDIS: Update disable
0x40000400 C   FIELD 02w01 URS: Update request source
0x40000400 C   FIELD 03w01 OPM: One-pulse mode
0x40000400 C   FIELD 04w01 DIR: Direction
0x40000400 C   FIELD 05w02 CMS: Center-aligned mode selection
0x40000400 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40000400 C   FIELD 08w02 CKD: Clock division
0x40000400 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40000404 B  REGISTER CR2 (rw): control register 2
0x40000404 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40000404 C   FIELD 04w03 MMS: Master mode selection
0x40000404 C   FIELD 07w01 TI1S: TI1 selection
0x40000408 B  REGISTER SMCR (rw): slave mode control register
0x40000408 C   FIELD 00w03 SMS: Slave mode selection
0x40000408 C   FIELD 04w03 TS: Trigger selection
0x40000408 C   FIELD 07w01 MSM: Master/Slave mode
0x40000408 C   FIELD 08w04 ETF: External trigger filter
0x40000408 C   FIELD 12w02 ETPS: External trigger prescaler
0x40000408 C   FIELD 14w01 ECE: External clock enable
0x40000408 C   FIELD 15w01 ETP: External trigger polarity
0x40000408 C   FIELD 16w01 SMS_3: Slave mode selection - bit 3
0x40000408 C   FIELD 20w02 TS_4_3: Trigger selection
0x4000040C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4000040C C   FIELD 00w01 UIE: Update interrupt enable
0x4000040C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x4000040C C   FIELD 02w01 CC2IE: Capture/Compare 2 interrupt enable
0x4000040C C   FIELD 03w01 CC3IE: Capture/Compare 3 interrupt enable
0x4000040C C   FIELD 04w01 CC4IE: Capture/Compare 4 interrupt enable
0x4000040C C   FIELD 06w01 TIE: Trigger interrupt enable
0x4000040C C   FIELD 08w01 UDE: Update DMA request enable
0x4000040C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x4000040C C   FIELD 10w01 CC2DE: Capture/Compare 2 DMA request enable
0x4000040C C   FIELD 11w01 CC3DE: Capture/Compare 3 DMA request enable
0x4000040C C   FIELD 12w01 CC4DE: Capture/Compare 4 DMA request enable
0x4000040C C   FIELD 14w01 TDE: Trigger DMA request enable
0x40000410 B  REGISTER SR (rw): status register
0x40000410 C   FIELD 00w01 UIF: Update interrupt flag
0x40000410 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40000410 C   FIELD 02w01 CC2IF: Capture/compare 2 interrupt flag
0x40000410 C   FIELD 03w01 CC3IF: Capture/compare 3 interrupt flag
0x40000410 C   FIELD 04w01 CC4IF: Capture/compare 4 interrupt flag
0x40000410 C   FIELD 06w01 TIF: Trigger interrupt flag
0x40000410 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40000410 C   FIELD 10w01 CC2OF: Capture/Compare 2 overcapture flag
0x40000410 C   FIELD 11w01 CC3OF: Capture/Compare 3 overcapture flag
0x40000410 C   FIELD 12w01 CC4OF: Capture/Compare 4 overcapture flag
0x40000414 B  REGISTER EGR (wo): event generation register
0x40000414 C   FIELD 00w01 UG: Update generation
0x40000414 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40000414 C   FIELD 02w01 CC2G: Capture/compare 2 generation
0x40000414 C   FIELD 03w01 CC3G: Capture/compare 3 generation
0x40000414 C   FIELD 04w01 CC4G: Capture/compare 4 generation
0x40000414 C   FIELD 06w01 TG: Trigger generation
0x40000418 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40000418 B  REGISTER CCMR1_Output (rw): capture/compare mode register 1 (output mode)
0x40000418 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40000418 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40000418 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40000418 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40000418 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40000418 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40000418 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40000418 C   FIELD 07w01 OC1CE: Output compare 1 clear enable
0x40000418 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40000418 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40000418 C   FIELD 10w01 OC2FE: Output compare 2 fast enable
0x40000418 C   FIELD 10w02 IC2PSC: Input capture 2 prescaler
0x40000418 C   FIELD 11w01 OC2PE: Output compare 2 preload enable
0x40000418 C   FIELD 12w03 OC2M: Output compare 2 mode
0x40000418 C   FIELD 12w04 IC2F: Input capture 2 filter
0x40000418 C   FIELD 15w01 OC2CE: Output compare 2 clear enable
0x40000418 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40000418 C   FIELD 24w01 OC2M_3: Output compare 2 mode, bit 3
0x4000041C B  REGISTER CCMR2_Input (rw): capture/compare mode register 2 (input mode)
0x4000041C B  REGISTER CCMR2_Output (rw): capture/compare mode register 2 (output mode)
0x4000041C C   FIELD 00w02 CC3S (=TIM3.CCMR1_Output.CC%sS): Capture/Compare 3 selection
0x4000041C C   FIELD 00w02 CC3S: Capture/compare 3 selection
0x4000041C C   FIELD 02w01 OC3FE (=TIM3.CCMR1_Output.OC%sFE): Output compare 3 fast enable
0x4000041C C   FIELD 02w02 IC3PSC (=TIM3.CCMR1_Input.IC%sPSC): Input capture 3 prescaler
0x4000041C C   FIELD 03w01 OC3PE (=TIM3.CCMR1_Output.OC%sPE): Output compare 3 preload enable
0x4000041C C   FIELD 04w03 OC3M (=TIM3.CCMR1_Output.OC%sM): Output compare 3 mode
0x4000041C C   FIELD 04w04 IC3F (=TIM3.CCMR1_Input.IC%sF): Input capture 3 filter
0x4000041C C   FIELD 07w01 OC3CE (=TIM3.CCMR1_Output.OC%sCE): Output compare 3 clear enable
0x4000041C C   FIELD 08w02 CC4S (=TIM3.CCMR1_Output.CC%sS): Capture/Compare 4 selection
0x4000041C C   FIELD 08w02 CC4S: Capture/Compare 4 selection
0x4000041C C   FIELD 10w01 OC4FE (=TIM3.CCMR1_Output.OC%sFE): Output compare 4 fast enable
0x4000041C C   FIELD 10w02 IC4PSC (=TIM3.CCMR1_Input.IC%sPSC): Input capture 4 prescaler
0x4000041C C   FIELD 11w01 OC4PE (=TIM3.CCMR1_Output.OC%sPE): Output compare 4 preload enable
0x4000041C C   FIELD 12w03 OC4M (=TIM3.CCMR1_Output.OC%sM): Output compare 4 mode
0x4000041C C   FIELD 12w04 IC4F (=TIM3.CCMR1_Input.IC%sF): Input capture 4 filter
0x4000041C C   FIELD 15w01 OC4CE (=TIM3.CCMR1_Output.OC%sCE): Output compare 4 clear enable
0x4000041C C   FIELD 16w01 OC3M_3 (=TIM3.CCMR1_Output.OC%sM_3): Output compare 3 mode, bit 3
0x4000041C C   FIELD 24w01 OC4M_3 (=TIM3.CCMR1_Output.OC%sM_3): Output compare 4 mode, bit 3
0x40000420 B  REGISTER CCER (rw): capture/compare enable register
0x40000420 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40000420 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40000420 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40000420 C   FIELD 04w01 CC2E: Capture/Compare 2 output enable
0x40000420 C   FIELD 05w01 CC2P: Capture/Compare 2 output Polarity
0x40000420 C   FIELD 07w01 CC2NP: Capture/Compare 2 output Polarity
0x40000420 C   FIELD 08w01 CC3E: Capture/Compare 3 output enable
0x40000420 C   FIELD 09w01 CC3P: Capture/Compare 3 output Polarity
0x40000420 C   FIELD 11w01 CC3NP: Capture/Compare 3 output Polarity
0x40000420 C   FIELD 12w01 CC4E: Capture/Compare 4 output enable
0x40000420 C   FIELD 13w01 CC4P: Capture/Compare 4 output Polarity
0x40000420 C   FIELD 15w01 CC4NP: Capture/Compare 4 output Polarity
0x40000424 B  REGISTER CNT (rw): counter
0x40000424 C   FIELD 00w16 CNT: Counter value
0x40000428 B  REGISTER PSC (rw): prescaler
0x40000428 C   FIELD 00w16 PSC: Prescaler value
0x4000042C B  REGISTER ARR (rw): auto-reload register
0x4000042C C   FIELD 00w16 ARR: Auto-reload value
0x40000434 B  REGISTER CCR1 (rw): capture/compare register
0x40000434 C   FIELD 00w16 CCR: Capture/Compare value
0x40000438 B  REGISTER CCR2 (rw): capture/compare register
0x40000438 C   FIELD 00w16 CCR: Capture/Compare value
0x4000043C B  REGISTER CCR3 (rw): capture/compare register
0x4000043C C   FIELD 00w16 CCR: Capture/Compare value
0x40000440 B  REGISTER CCR4 (rw): capture/compare register
0x40000440 C   FIELD 00w16 CCR: Capture/Compare value
0x40000448 B  REGISTER DCR (rw): DMA control register
0x40000448 C   FIELD 00w05 DBA: DMA base address
0x40000448 C   FIELD 08w05 DBL: DMA burst length
0x4000044C B  REGISTER DMAR (rw): DMA address for full transfer
0x4000044C C   FIELD 00w16 DMAB: DMA register for burst accesses
0x40000460 B  REGISTER AF1 (rw): TIM alternate function option register 1
0x40000460 C   FIELD 14w04 ETRSEL: ETR source selection
0x40000468 B  REGISTER TISEL (rw): TIM timer input selection register
0x40000468 C   FIELD 00w04 TI1SEL: TI1[0] to TI1[15] input selection
0x40000468 C   FIELD 08w04 TI2SEL: TI2[0] to TI2[15] input selection
0x40000468 C   FIELD 16w04 TI3SEL: TI3[0] to TI3[15] input selection
0x40000468 C   FIELD 24w04 TI4SEL: TI4[0] to TI4[15] input selection
0x40000800 A PERIPHERAL TIM4
0x40000800 B  REGISTER CR1 (rw): control register 1
0x40000800 C   FIELD 00w01 CEN: Counter enable
0x40000800 C   FIELD 01w01 UDIS: Update disable
0x40000800 C   FIELD 02w01 URS: Update request source
0x40000800 C   FIELD 03w01 OPM: One-pulse mode
0x40000800 C   FIELD 04w01 DIR: Direction
0x40000800 C   FIELD 05w02 CMS: Center-aligned mode selection
0x40000800 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40000800 C   FIELD 08w02 CKD: Clock division
0x40000800 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40000804 B  REGISTER CR2 (rw): control register 2
0x40000804 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40000804 C   FIELD 04w03 MMS: Master mode selection
0x40000804 C   FIELD 07w01 TI1S: TI1 selection
0x40000808 B  REGISTER SMCR (rw): slave mode control register
0x40000808 C   FIELD 00w03 SMS: Slave mode selection
0x40000808 C   FIELD 04w03 TS: Trigger selection
0x40000808 C   FIELD 07w01 MSM: Master/Slave mode
0x40000808 C   FIELD 08w04 ETF: External trigger filter
0x40000808 C   FIELD 12w02 ETPS: External trigger prescaler
0x40000808 C   FIELD 14w01 ECE: External clock enable
0x40000808 C   FIELD 15w01 ETP: External trigger polarity
0x40000808 C   FIELD 16w01 SMS_3: Slave mode selection - bit 3
0x40000808 C   FIELD 20w02 TS_4_3: Trigger selection
0x4000080C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4000080C C   FIELD 00w01 UIE: Update interrupt enable
0x4000080C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x4000080C C   FIELD 02w01 CC2IE: Capture/Compare 2 interrupt enable
0x4000080C C   FIELD 03w01 CC3IE: Capture/Compare 3 interrupt enable
0x4000080C C   FIELD 04w01 CC4IE: Capture/Compare 4 interrupt enable
0x4000080C C   FIELD 06w01 TIE: Trigger interrupt enable
0x4000080C C   FIELD 08w01 UDE: Update DMA request enable
0x4000080C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x4000080C C   FIELD 10w01 CC2DE: Capture/Compare 2 DMA request enable
0x4000080C C   FIELD 11w01 CC3DE: Capture/Compare 3 DMA request enable
0x4000080C C   FIELD 12w01 CC4DE: Capture/Compare 4 DMA request enable
0x4000080C C   FIELD 14w01 TDE: Trigger DMA request enable
0x40000810 B  REGISTER SR (rw): status register
0x40000810 C   FIELD 00w01 UIF: Update interrupt flag
0x40000810 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40000810 C   FIELD 02w01 CC2IF: Capture/compare 2 interrupt flag
0x40000810 C   FIELD 03w01 CC3IF: Capture/compare 3 interrupt flag
0x40000810 C   FIELD 04w01 CC4IF: Capture/compare 4 interrupt flag
0x40000810 C   FIELD 06w01 TIF: Trigger interrupt flag
0x40000810 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40000810 C   FIELD 10w01 CC2OF: Capture/Compare 2 overcapture flag
0x40000810 C   FIELD 11w01 CC3OF: Capture/Compare 3 overcapture flag
0x40000810 C   FIELD 12w01 CC4OF: Capture/Compare 4 overcapture flag
0x40000814 B  REGISTER EGR (wo): event generation register
0x40000814 C   FIELD 00w01 UG: Update generation
0x40000814 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40000814 C   FIELD 02w01 CC2G: Capture/compare 2 generation
0x40000814 C   FIELD 03w01 CC3G: Capture/compare 3 generation
0x40000814 C   FIELD 04w01 CC4G: Capture/compare 4 generation
0x40000814 C   FIELD 06w01 TG: Trigger generation
0x40000818 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40000818 B  REGISTER CCMR1_Output (rw): capture/compare mode register 1 (output mode)
0x40000818 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40000818 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40000818 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40000818 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40000818 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40000818 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40000818 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40000818 C   FIELD 07w01 OC1CE: Output compare 1 clear enable
0x40000818 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40000818 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40000818 C   FIELD 10w01 OC2FE: Output compare 2 fast enable
0x40000818 C   FIELD 10w02 IC2PSC: Input capture 2 prescaler
0x40000818 C   FIELD 11w01 OC2PE: Output compare 2 preload enable
0x40000818 C   FIELD 12w03 OC2M: Output compare 2 mode
0x40000818 C   FIELD 12w04 IC2F: Input capture 2 filter
0x40000818 C   FIELD 15w01 OC2CE: Output compare 2 clear enable
0x40000818 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40000818 C   FIELD 24w01 OC2M_3: Output compare 2 mode, bit 3
0x4000081C B  REGISTER CCMR2_Input (rw): capture/compare mode register 2 (input mode)
0x4000081C B  REGISTER CCMR2_Output (rw): capture/compare mode register 2 (output mode)
0x4000081C C   FIELD 00w02 CC3S (=TIM3.CCMR1_Output.CC%sS): Capture/Compare 3 selection
0x4000081C C   FIELD 00w02 CC3S: Capture/compare 3 selection
0x4000081C C   FIELD 02w01 OC3FE (=TIM3.CCMR1_Output.OC%sFE): Output compare 3 fast enable
0x4000081C C   FIELD 02w02 IC3PSC (=TIM3.CCMR1_Input.IC%sPSC): Input capture 3 prescaler
0x4000081C C   FIELD 03w01 OC3PE (=TIM3.CCMR1_Output.OC%sPE): Output compare 3 preload enable
0x4000081C C   FIELD 04w03 OC3M (=TIM3.CCMR1_Output.OC%sM): Output compare 3 mode
0x4000081C C   FIELD 04w04 IC3F (=TIM3.CCMR1_Input.IC%sF): Input capture 3 filter
0x4000081C C   FIELD 07w01 OC3CE (=TIM3.CCMR1_Output.OC%sCE): Output compare 3 clear enable
0x4000081C C   FIELD 08w02 CC4S (=TIM3.CCMR1_Output.CC%sS): Capture/Compare 4 selection
0x4000081C C   FIELD 08w02 CC4S: Capture/Compare 4 selection
0x4000081C C   FIELD 10w01 OC4FE (=TIM3.CCMR1_Output.OC%sFE): Output compare 4 fast enable
0x4000081C C   FIELD 10w02 IC4PSC (=TIM3.CCMR1_Input.IC%sPSC): Input capture 4 prescaler
0x4000081C C   FIELD 11w01 OC4PE (=TIM3.CCMR1_Output.OC%sPE): Output compare 4 preload enable
0x4000081C C   FIELD 12w03 OC4M (=TIM3.CCMR1_Output.OC%sM): Output compare 4 mode
0x4000081C C   FIELD 12w04 IC4F (=TIM3.CCMR1_Input.IC%sF): Input capture 4 filter
0x4000081C C   FIELD 15w01 OC4CE (=TIM3.CCMR1_Output.OC%sCE): Output compare 4 clear enable
0x4000081C C   FIELD 16w01 OC3M_3 (=TIM3.CCMR1_Output.OC%sM_3): Output compare 3 mode, bit 3
0x4000081C C   FIELD 24w01 OC4M_3 (=TIM3.CCMR1_Output.OC%sM_3): Output compare 4 mode, bit 3
0x40000820 B  REGISTER CCER (rw): capture/compare enable register
0x40000820 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40000820 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40000820 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40000820 C   FIELD 04w01 CC2E: Capture/Compare 2 output enable
0x40000820 C   FIELD 05w01 CC2P: Capture/Compare 2 output Polarity
0x40000820 C   FIELD 07w01 CC2NP: Capture/Compare 2 output Polarity
0x40000820 C   FIELD 08w01 CC3E: Capture/Compare 3 output enable
0x40000820 C   FIELD 09w01 CC3P: Capture/Compare 3 output Polarity
0x40000820 C   FIELD 11w01 CC3NP: Capture/Compare 3 output Polarity
0x40000820 C   FIELD 12w01 CC4E: Capture/Compare 4 output enable
0x40000820 C   FIELD 13w01 CC4P: Capture/Compare 4 output Polarity
0x40000820 C   FIELD 15w01 CC4NP: Capture/Compare 4 output Polarity
0x40000824 B  REGISTER CNT (rw): counter
0x40000824 C   FIELD 00w16 CNT: Counter value
0x40000828 B  REGISTER PSC (rw): prescaler
0x40000828 C   FIELD 00w16 PSC: Prescaler value
0x4000082C B  REGISTER ARR (rw): auto-reload register
0x4000082C C   FIELD 00w16 ARR: Auto-reload value
0x40000834 B  REGISTER CCR1 (rw): capture/compare register
0x40000834 C   FIELD 00w16 CCR: Capture/Compare value
0x40000838 B  REGISTER CCR2 (rw): capture/compare register
0x40000838 C   FIELD 00w16 CCR: Capture/Compare value
0x4000083C B  REGISTER CCR3 (rw): capture/compare register
0x4000083C C   FIELD 00w16 CCR: Capture/Compare value
0x40000840 B  REGISTER CCR4 (rw): capture/compare register
0x40000840 C   FIELD 00w16 CCR: Capture/Compare value
0x40000848 B  REGISTER DCR (rw): DMA control register
0x40000848 C   FIELD 00w05 DBA: DMA base address
0x40000848 C   FIELD 08w05 DBL: DMA burst length
0x4000084C B  REGISTER DMAR (rw): DMA address for full transfer
0x4000084C C   FIELD 00w16 DMAB: DMA register for burst accesses
0x40000860 B  REGISTER AF1 (rw): TIM alternate function option register 1
0x40000860 C   FIELD 14w04 ETRSEL: ETR source selection
0x40000868 B  REGISTER TISEL (rw): TIM timer input selection register
0x40000868 C   FIELD 00w04 TI1SEL: TI1[0] to TI1[15] input selection
0x40000868 C   FIELD 08w04 TI2SEL: TI2[0] to TI2[15] input selection
0x40000868 C   FIELD 16w04 TI3SEL: TI3[0] to TI3[15] input selection
0x40000868 C   FIELD 24w04 TI4SEL: TI4[0] to TI4[15] input selection
0x40000C00 A PERIPHERAL TIM5
0x40000C00 B  REGISTER CR1 (rw): control register 1
0x40000C00 C   FIELD 00w01 CEN: Counter enable
0x40000C00 C   FIELD 01w01 UDIS: Update disable
0x40000C00 C   FIELD 02w01 URS: Update request source
0x40000C00 C   FIELD 03w01 OPM: One-pulse mode
0x40000C00 C   FIELD 04w01 DIR: Direction
0x40000C00 C   FIELD 05w02 CMS: Center-aligned mode selection
0x40000C00 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40000C00 C   FIELD 08w02 CKD: Clock division
0x40000C00 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40000C04 B  REGISTER CR2 (rw): control register 2
0x40000C04 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40000C04 C   FIELD 04w03 MMS: Master mode selection
0x40000C04 C   FIELD 07w01 TI1S: TI1 selection
0x40000C08 B  REGISTER SMCR (rw): slave mode control register
0x40000C08 C   FIELD 00w03 SMS: Slave mode selection
0x40000C08 C   FIELD 04w03 TS: Trigger selection
0x40000C08 C   FIELD 07w01 MSM: Master/Slave mode
0x40000C08 C   FIELD 08w04 ETF: External trigger filter
0x40000C08 C   FIELD 12w02 ETPS: External trigger prescaler
0x40000C08 C   FIELD 14w01 ECE: External clock enable
0x40000C08 C   FIELD 15w01 ETP: External trigger polarity
0x40000C08 C   FIELD 16w01 SMS_3: Slave mode selection - bit 3
0x40000C08 C   FIELD 20w02 TS_4_3: Trigger selection
0x40000C0C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x40000C0C C   FIELD 00w01 UIE: Update interrupt enable
0x40000C0C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x40000C0C C   FIELD 02w01 CC2IE: Capture/Compare 2 interrupt enable
0x40000C0C C   FIELD 03w01 CC3IE: Capture/Compare 3 interrupt enable
0x40000C0C C   FIELD 04w01 CC4IE: Capture/Compare 4 interrupt enable
0x40000C0C C   FIELD 06w01 TIE: Trigger interrupt enable
0x40000C0C C   FIELD 08w01 UDE: Update DMA request enable
0x40000C0C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x40000C0C C   FIELD 10w01 CC2DE: Capture/Compare 2 DMA request enable
0x40000C0C C   FIELD 11w01 CC3DE: Capture/Compare 3 DMA request enable
0x40000C0C C   FIELD 12w01 CC4DE: Capture/Compare 4 DMA request enable
0x40000C0C C   FIELD 14w01 TDE: Trigger DMA request enable
0x40000C10 B  REGISTER SR (rw): status register
0x40000C10 C   FIELD 00w01 UIF: Update interrupt flag
0x40000C10 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40000C10 C   FIELD 02w01 CC2IF: Capture/compare 2 interrupt flag
0x40000C10 C   FIELD 03w01 CC3IF: Capture/compare 3 interrupt flag
0x40000C10 C   FIELD 04w01 CC4IF: Capture/compare 4 interrupt flag
0x40000C10 C   FIELD 06w01 TIF: Trigger interrupt flag
0x40000C10 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40000C10 C   FIELD 10w01 CC2OF: Capture/Compare 2 overcapture flag
0x40000C10 C   FIELD 11w01 CC3OF: Capture/Compare 3 overcapture flag
0x40000C10 C   FIELD 12w01 CC4OF: Capture/Compare 4 overcapture flag
0x40000C14 B  REGISTER EGR (wo): event generation register
0x40000C14 C   FIELD 00w01 UG: Update generation
0x40000C14 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40000C14 C   FIELD 02w01 CC2G: Capture/compare 2 generation
0x40000C14 C   FIELD 03w01 CC3G: Capture/compare 3 generation
0x40000C14 C   FIELD 04w01 CC4G: Capture/compare 4 generation
0x40000C14 C   FIELD 06w01 TG: Trigger generation
0x40000C18 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40000C18 B  REGISTER CCMR1_Output (rw): capture/compare mode register 1 (output mode)
0x40000C18 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40000C18 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40000C18 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40000C18 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40000C18 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40000C18 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40000C18 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40000C18 C   FIELD 07w01 OC1CE: Output compare 1 clear enable
0x40000C18 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40000C18 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40000C18 C   FIELD 10w01 OC2FE: Output compare 2 fast enable
0x40000C18 C   FIELD 10w02 IC2PSC: Input capture 2 prescaler
0x40000C18 C   FIELD 11w01 OC2PE: Output compare 2 preload enable
0x40000C18 C   FIELD 12w03 OC2M: Output compare 2 mode
0x40000C18 C   FIELD 12w04 IC2F: Input capture 2 filter
0x40000C18 C   FIELD 15w01 OC2CE: Output compare 2 clear enable
0x40000C18 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40000C18 C   FIELD 24w01 OC2M_3: Output compare 2 mode, bit 3
0x40000C1C B  REGISTER CCMR2_Input (rw): capture/compare mode register 2 (input mode)
0x40000C1C B  REGISTER CCMR2_Output (rw): capture/compare mode register 2 (output mode)
0x40000C1C C   FIELD 00w02 CC3S (=TIM2.CCMR1_Output.CC%sS): Capture/Compare 3 selection
0x40000C1C C   FIELD 00w02 CC3S: Capture/compare 3 selection
0x40000C1C C   FIELD 02w01 OC3FE (=TIM2.CCMR1_Output.OC%sFE): Output compare 3 fast enable
0x40000C1C C   FIELD 02w02 IC3PSC (=TIM2.CCMR1_Input.IC%sPSC): Input capture 3 prescaler
0x40000C1C C   FIELD 03w01 OC3PE (=TIM2.CCMR1_Output.OC%sPE): Output compare 3 preload enable
0x40000C1C C   FIELD 04w03 OC3M (=TIM2.CCMR1_Output.OC%sM): Output compare 3 mode
0x40000C1C C   FIELD 04w04 IC3F (=TIM2.CCMR1_Input.IC%sF): Input capture 3 filter
0x40000C1C C   FIELD 07w01 OC3CE (=TIM2.CCMR1_Output.OC%sCE): Output compare 3 clear enable
0x40000C1C C   FIELD 08w02 CC4S (=TIM2.CCMR1_Output.CC%sS): Capture/Compare 4 selection
0x40000C1C C   FIELD 08w02 CC4S: Capture/Compare 4 selection
0x40000C1C C   FIELD 10w01 OC4FE (=TIM2.CCMR1_Output.OC%sFE): Output compare 4 fast enable
0x40000C1C C   FIELD 10w02 IC4PSC (=TIM2.CCMR1_Input.IC%sPSC): Input capture 4 prescaler
0x40000C1C C   FIELD 11w01 OC4PE (=TIM2.CCMR1_Output.OC%sPE): Output compare 4 preload enable
0x40000C1C C   FIELD 12w03 OC4M (=TIM2.CCMR1_Output.OC%sM): Output compare 4 mode
0x40000C1C C   FIELD 12w04 IC4F (=TIM2.CCMR1_Input.IC%sF): Input capture 4 filter
0x40000C1C C   FIELD 15w01 OC4CE (=TIM2.CCMR1_Output.OC%sCE): Output compare 4 clear enable
0x40000C1C C   FIELD 16w01 OC3M_3 (=TIM2.CCMR1_Output.OC%sM_3): Output compare 3 mode, bit 3
0x40000C1C C   FIELD 24w01 OC4M_3 (=TIM2.CCMR1_Output.OC%sM_3): Output compare 4 mode, bit 3
0x40000C20 B  REGISTER CCER (rw): capture/compare enable register
0x40000C20 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40000C20 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40000C20 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40000C20 C   FIELD 04w01 CC2E: Capture/Compare 2 output enable
0x40000C20 C   FIELD 05w01 CC2P: Capture/Compare 2 output Polarity
0x40000C20 C   FIELD 07w01 CC2NP: Capture/Compare 2 output Polarity
0x40000C20 C   FIELD 08w01 CC3E: Capture/Compare 3 output enable
0x40000C20 C   FIELD 09w01 CC3P: Capture/Compare 3 output Polarity
0x40000C20 C   FIELD 11w01 CC3NP: Capture/Compare 3 output Polarity
0x40000C20 C   FIELD 12w01 CC4E: Capture/Compare 4 output enable
0x40000C20 C   FIELD 13w01 CC4P: Capture/Compare 4 output Polarity
0x40000C20 C   FIELD 15w01 CC4NP: Capture/Compare 4 output Polarity
0x40000C24 B  REGISTER CNT (rw): counter
0x40000C24 C   FIELD 00w32 CNT: low counter value
0x40000C28 B  REGISTER PSC (rw): prescaler
0x40000C28 C   FIELD 00w16 PSC: Prescaler value
0x40000C2C B  REGISTER ARR (rw): auto-reload register
0x40000C2C C   FIELD 00w32 ARR: Auto-reload value
0x40000C34 B  REGISTER CCR1 (rw): capture/compare register
0x40000C34 C   FIELD 00w32 CCR: Capture/Compare value
0x40000C38 B  REGISTER CCR2 (rw): capture/compare register
0x40000C38 C   FIELD 00w32 CCR: Capture/Compare value
0x40000C3C B  REGISTER CCR3 (rw): capture/compare register
0x40000C3C C   FIELD 00w32 CCR: Capture/Compare value
0x40000C40 B  REGISTER CCR4 (rw): capture/compare register
0x40000C40 C   FIELD 00w32 CCR: Capture/Compare value
0x40000C48 B  REGISTER DCR (rw): DMA control register
0x40000C48 C   FIELD 00w05 DBA: DMA base address
0x40000C48 C   FIELD 08w05 DBL: DMA burst length
0x40000C4C B  REGISTER DMAR (rw): DMA address for full transfer
0x40000C4C C   FIELD 00w16 DMAB: DMA register for burst accesses
0x40000C60 B  REGISTER AF1 (rw): TIM alternate function option register 1
0x40000C60 C   FIELD 14w04 ETRSEL: ETR source selection
0x40000C68 B  REGISTER TISEL (rw): TIM timer input selection register
0x40000C68 C   FIELD 00w04 TI1SEL: TI1[0] to TI1[15] input selection
0x40000C68 C   FIELD 08w04 TI2SEL: TI2[0] to TI2[15] input selection
0x40000C68 C   FIELD 16w04 TI3SEL: TI3[0] to TI3[15] input selection
0x40000C68 C   FIELD 24w04 TI4SEL: TI4[0] to TI4[15] input selection
0x40001000 A PERIPHERAL TIM6
0x40001000 B  REGISTER CR1 (rw): control register 1
0x40001000 C   FIELD 00w01 CEN: Counter enable
0x40001000 C   FIELD 01w01 UDIS: Update disable
0x40001000 C   FIELD 02w01 URS: Update request source
0x40001000 C   FIELD 03w01 OPM: One-pulse mode
0x40001000 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40001000 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40001004 B  REGISTER CR2 (rw): control register 2
0x40001004 C   FIELD 04w03 MMS: Master mode selection
0x4000100C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4000100C C   FIELD 00w01 UIE: Update interrupt enable
0x4000100C C   FIELD 08w01 UDE: Update DMA request enable
0x40001010 B  REGISTER SR (rw): status register
0x40001010 C   FIELD 00w01 UIF: Update interrupt flag
0x40001014 B  REGISTER EGR (wo): event generation register
0x40001014 C   FIELD 00w01 UG: Update generation
0x40001024 B  REGISTER CNT (rw): counter
0x40001024 C   FIELD 00w16 CNT: Low counter value
0x40001024 C   FIELD 31w01 UIFCPY: UIF Copy
0x40001028 B  REGISTER PSC (rw): prescaler
0x40001028 C   FIELD 00w16 PSC: Prescaler value
0x4000102C B  REGISTER ARR (rw): auto-reload register
0x4000102C C   FIELD 00w16 ARR: Low Auto-reload value
0x40001400 A PERIPHERAL TIM7
0x40001400 B  REGISTER CR1 (rw): control register 1
0x40001400 C   FIELD 00w01 CEN: Counter enable
0x40001400 C   FIELD 01w01 UDIS: Update disable
0x40001400 C   FIELD 02w01 URS: Update request source
0x40001400 C   FIELD 03w01 OPM: One-pulse mode
0x40001400 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40001400 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40001404 B  REGISTER CR2 (rw): control register 2
0x40001404 C   FIELD 04w03 MMS: Master mode selection
0x4000140C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4000140C C   FIELD 00w01 UIE: Update interrupt enable
0x4000140C C   FIELD 08w01 UDE: Update DMA request enable
0x40001410 B  REGISTER SR (rw): status register
0x40001410 C   FIELD 00w01 UIF: Update interrupt flag
0x40001414 B  REGISTER EGR (wo): event generation register
0x40001414 C   FIELD 00w01 UG: Update generation
0x40001424 B  REGISTER CNT (rw): counter
0x40001424 C   FIELD 00w16 CNT: Low counter value
0x40001424 C   FIELD 31w01 UIFCPY: UIF Copy
0x40001428 B  REGISTER PSC (rw): prescaler
0x40001428 C   FIELD 00w16 PSC: Prescaler value
0x4000142C B  REGISTER ARR (rw): auto-reload register
0x4000142C C   FIELD 00w16 ARR: Low Auto-reload value
0x40001800 A PERIPHERAL TIM12
0x40001800 B  REGISTER CR1 (rw): control register 1
0x40001800 C   FIELD 00w01 CEN: Counter enable
0x40001800 C   FIELD 01w01 UDIS: Update disable
0x40001800 C   FIELD 02w01 URS: Update request source
0x40001800 C   FIELD 03w01 OPM: One-pulse mode
0x40001800 C   FIELD 04w01 DIR: Direction
0x40001800 C   FIELD 05w02 CMS: Center-aligned mode selection
0x40001800 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40001800 C   FIELD 08w02 CKD: Clock division
0x40001800 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40001804 B  REGISTER CR2 (rw): control register 2
0x40001804 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40001804 C   FIELD 04w03 MMS: Master mode selection
0x40001804 C   FIELD 07w01 TI1S: TI1 selection
0x40001808 B  REGISTER SMCR (rw): slave mode control register
0x40001808 C   FIELD 00w03 SMS: Slave mode selection
0x40001808 C   FIELD 04w03 TS: Trigger selection
0x40001808 C   FIELD 07w01 MSM: Master/Slave mode
0x40001808 C   FIELD 08w04 ETF: External trigger filter
0x40001808 C   FIELD 12w02 ETPS: External trigger prescaler
0x40001808 C   FIELD 14w01 ECE: External clock enable
0x40001808 C   FIELD 15w01 ETP: External trigger polarity
0x40001808 C   FIELD 16w01 SMS_3: Slave mode selection - bit 3
0x40001808 C   FIELD 20w02 TS_4_3: Trigger selection
0x4000180C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4000180C C   FIELD 00w01 UIE: Update interrupt enable
0x4000180C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x4000180C C   FIELD 02w01 CC2IE: Capture/Compare 2 interrupt enable
0x4000180C C   FIELD 03w01 CC3IE: Capture/Compare 3 interrupt enable
0x4000180C C   FIELD 04w01 CC4IE: Capture/Compare 4 interrupt enable
0x4000180C C   FIELD 06w01 TIE: Trigger interrupt enable
0x4000180C C   FIELD 08w01 UDE: Update DMA request enable
0x4000180C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x4000180C C   FIELD 10w01 CC2DE: Capture/Compare 2 DMA request enable
0x4000180C C   FIELD 11w01 CC3DE: Capture/Compare 3 DMA request enable
0x4000180C C   FIELD 12w01 CC4DE: Capture/Compare 4 DMA request enable
0x4000180C C   FIELD 14w01 TDE: Trigger DMA request enable
0x40001810 B  REGISTER SR (rw): status register
0x40001810 C   FIELD 00w01 UIF: Update interrupt flag
0x40001810 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40001810 C   FIELD 02w01 CC2IF: Capture/compare 2 interrupt flag
0x40001810 C   FIELD 03w01 CC3IF: Capture/compare 3 interrupt flag
0x40001810 C   FIELD 04w01 CC4IF: Capture/compare 4 interrupt flag
0x40001810 C   FIELD 06w01 TIF: Trigger interrupt flag
0x40001810 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40001810 C   FIELD 10w01 CC2OF: Capture/Compare 2 overcapture flag
0x40001810 C   FIELD 11w01 CC3OF: Capture/Compare 3 overcapture flag
0x40001810 C   FIELD 12w01 CC4OF: Capture/Compare 4 overcapture flag
0x40001814 B  REGISTER EGR (wo): event generation register
0x40001814 C   FIELD 00w01 UG: Update generation
0x40001814 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40001814 C   FIELD 02w01 CC2G: Capture/compare 2 generation
0x40001814 C   FIELD 03w01 CC3G: Capture/compare 3 generation
0x40001814 C   FIELD 04w01 CC4G: Capture/compare 4 generation
0x40001814 C   FIELD 06w01 TG: Trigger generation
0x40001818 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40001818 B  REGISTER CCMR1_Output (rw): capture/compare mode register 1 (output mode)
0x40001818 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40001818 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40001818 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40001818 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40001818 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40001818 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40001818 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40001818 C   FIELD 07w01 OC1CE: Output compare 1 clear enable
0x40001818 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40001818 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40001818 C   FIELD 10w01 OC2FE: Output compare 2 fast enable
0x40001818 C   FIELD 10w02 IC2PSC: Input capture 2 prescaler
0x40001818 C   FIELD 11w01 OC2PE: Output compare 2 preload enable
0x40001818 C   FIELD 12w03 OC2M: Output compare 2 mode
0x40001818 C   FIELD 12w04 IC2F: Input capture 2 filter
0x40001818 C   FIELD 15w01 OC2CE: Output compare 2 clear enable
0x40001818 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40001818 C   FIELD 24w01 OC2M_3: Output compare 2 mode, bit 3
0x4000181C B  REGISTER CCMR2_Input (rw): capture/compare mode register 2 (input mode)
0x4000181C B  REGISTER CCMR2_Output (rw): capture/compare mode register 2 (output mode)
0x4000181C C   FIELD 00w02 CC3S (=TIM12.CCMR1_Output.CC%sS): Capture/Compare 3 selection
0x4000181C C   FIELD 00w02 CC3S: Capture/compare 3 selection
0x4000181C C   FIELD 02w01 OC3FE (=TIM12.CCMR1_Output.OC%sFE): Output compare 3 fast enable
0x4000181C C   FIELD 02w02 IC3PSC (=TIM12.CCMR1_Input.IC%sPSC): Input capture 3 prescaler
0x4000181C C   FIELD 03w01 OC3PE (=TIM12.CCMR1_Output.OC%sPE): Output compare 3 preload enable
0x4000181C C   FIELD 04w03 OC3M (=TIM12.CCMR1_Output.OC%sM): Output compare 3 mode
0x4000181C C   FIELD 04w04 IC3F (=TIM12.CCMR1_Input.IC%sF): Input capture 3 filter
0x4000181C C   FIELD 07w01 OC3CE (=TIM12.CCMR1_Output.OC%sCE): Output compare 3 clear enable
0x4000181C C   FIELD 08w02 CC4S (=TIM12.CCMR1_Output.CC%sS): Capture/Compare 4 selection
0x4000181C C   FIELD 08w02 CC4S: Capture/Compare 4 selection
0x4000181C C   FIELD 10w01 OC4FE (=TIM12.CCMR1_Output.OC%sFE): Output compare 4 fast enable
0x4000181C C   FIELD 10w02 IC4PSC (=TIM12.CCMR1_Input.IC%sPSC): Input capture 4 prescaler
0x4000181C C   FIELD 11w01 OC4PE (=TIM12.CCMR1_Output.OC%sPE): Output compare 4 preload enable
0x4000181C C   FIELD 12w03 OC4M (=TIM12.CCMR1_Output.OC%sM): Output compare 4 mode
0x4000181C C   FIELD 12w04 IC4F (=TIM12.CCMR1_Input.IC%sF): Input capture 4 filter
0x4000181C C   FIELD 15w01 OC4CE (=TIM12.CCMR1_Output.OC%sCE): Output compare 4 clear enable
0x4000181C C   FIELD 16w01 OC3M_3 (=TIM12.CCMR1_Output.OC%sM_3): Output compare 3 mode, bit 3
0x4000181C C   FIELD 24w01 OC4M_3 (=TIM12.CCMR1_Output.OC%sM_3): Output compare 4 mode, bit 3
0x40001820 B  REGISTER CCER (rw): capture/compare enable register
0x40001820 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40001820 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40001820 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40001820 C   FIELD 04w01 CC2E: Capture/Compare 2 output enable
0x40001820 C   FIELD 05w01 CC2P: Capture/Compare 2 output Polarity
0x40001820 C   FIELD 07w01 CC2NP: Capture/Compare 2 output Polarity
0x40001820 C   FIELD 08w01 CC3E: Capture/Compare 3 output enable
0x40001820 C   FIELD 09w01 CC3P: Capture/Compare 3 output Polarity
0x40001820 C   FIELD 11w01 CC3NP: Capture/Compare 3 output Polarity
0x40001820 C   FIELD 12w01 CC4E: Capture/Compare 4 output enable
0x40001820 C   FIELD 13w01 CC4P: Capture/Compare 4 output Polarity
0x40001820 C   FIELD 15w01 CC4NP: Capture/Compare 4 output Polarity
0x40001824 B  REGISTER CNT (rw): counter
0x40001824 C   FIELD 00w16 CNT: Counter value
0x40001828 B  REGISTER PSC (rw): prescaler
0x40001828 C   FIELD 00w16 PSC: Prescaler value
0x4000182C B  REGISTER ARR (rw): auto-reload register
0x4000182C C   FIELD 00w16 ARR: Auto-reload value
0x40001834 B  REGISTER CCR1 (rw): capture/compare register
0x40001834 C   FIELD 00w16 CCR: Capture/Compare value
0x40001838 B  REGISTER CCR2 (rw): capture/compare register
0x40001838 C   FIELD 00w16 CCR: Capture/Compare value
0x40001848 B  REGISTER DCR (rw): DMA control register
0x40001848 C   FIELD 00w05 DBA: DMA base address
0x40001848 C   FIELD 08w05 DBL: DMA burst length
0x4000184C B  REGISTER DMAR (rw): DMA address for full transfer
0x4000184C C   FIELD 00w16 DMAB: DMA register for burst accesses
0x40001860 B  REGISTER AF1 (rw): TIM alternate function option register 1
0x40001860 C   FIELD 14w04 ETRSEL: ETR source selection
0x40001868 B  REGISTER TISEL (rw): TIM timer input selection register
0x40001868 C   FIELD 00w04 TI1SEL: TI1[0] to TI1[15] input selection
0x40001868 C   FIELD 08w04 TI2SEL: TI2[0] to TI2[15] input selection
0x40001868 C   FIELD 16w04 TI3SEL: TI3[0] to TI3[15] input selection
0x40001868 C   FIELD 24w04 TI4SEL: TI4[0] to TI4[15] input selection
0x40001C00 A PERIPHERAL TIM13
0x40001C00 B  REGISTER CR1 (rw): control register 1
0x40001C00 C   FIELD 00w01 CEN: Counter enable
0x40001C00 C   FIELD 01w01 UDIS: Update disable
0x40001C00 C   FIELD 02w01 URS: Update request source
0x40001C00 C   FIELD 03w01 OPM: One-pulse mode
0x40001C00 C   FIELD 04w01 DIR: Direction
0x40001C00 C   FIELD 05w02 CMS: Center-aligned mode selection
0x40001C00 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40001C00 C   FIELD 08w02 CKD: Clock division
0x40001C00 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40001C04 B  REGISTER CR2 (rw): control register 2
0x40001C04 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40001C04 C   FIELD 04w03 MMS: Master mode selection
0x40001C04 C   FIELD 07w01 TI1S: TI1 selection
0x40001C08 B  REGISTER SMCR (rw): slave mode control register
0x40001C08 C   FIELD 00w03 SMS: Slave mode selection
0x40001C08 C   FIELD 04w03 TS: Trigger selection
0x40001C08 C   FIELD 07w01 MSM: Master/Slave mode
0x40001C08 C   FIELD 08w04 ETF: External trigger filter
0x40001C08 C   FIELD 12w02 ETPS: External trigger prescaler
0x40001C08 C   FIELD 14w01 ECE: External clock enable
0x40001C08 C   FIELD 15w01 ETP: External trigger polarity
0x40001C08 C   FIELD 16w01 SMS_3: Slave mode selection - bit 3
0x40001C08 C   FIELD 20w02 TS_4_3: Trigger selection
0x40001C0C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x40001C0C C   FIELD 00w01 UIE: Update interrupt enable
0x40001C0C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x40001C0C C   FIELD 02w01 CC2IE: Capture/Compare 2 interrupt enable
0x40001C0C C   FIELD 03w01 CC3IE: Capture/Compare 3 interrupt enable
0x40001C0C C   FIELD 04w01 CC4IE: Capture/Compare 4 interrupt enable
0x40001C0C C   FIELD 06w01 TIE: Trigger interrupt enable
0x40001C0C C   FIELD 08w01 UDE: Update DMA request enable
0x40001C0C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x40001C0C C   FIELD 10w01 CC2DE: Capture/Compare 2 DMA request enable
0x40001C0C C   FIELD 11w01 CC3DE: Capture/Compare 3 DMA request enable
0x40001C0C C   FIELD 12w01 CC4DE: Capture/Compare 4 DMA request enable
0x40001C0C C   FIELD 14w01 TDE: Trigger DMA request enable
0x40001C10 B  REGISTER SR (rw): status register
0x40001C10 C   FIELD 00w01 UIF: Update interrupt flag
0x40001C10 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40001C10 C   FIELD 02w01 CC2IF: Capture/compare 2 interrupt flag
0x40001C10 C   FIELD 03w01 CC3IF: Capture/compare 3 interrupt flag
0x40001C10 C   FIELD 04w01 CC4IF: Capture/compare 4 interrupt flag
0x40001C10 C   FIELD 06w01 TIF: Trigger interrupt flag
0x40001C10 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40001C10 C   FIELD 10w01 CC2OF: Capture/Compare 2 overcapture flag
0x40001C10 C   FIELD 11w01 CC3OF: Capture/Compare 3 overcapture flag
0x40001C10 C   FIELD 12w01 CC4OF: Capture/Compare 4 overcapture flag
0x40001C14 B  REGISTER EGR (wo): event generation register
0x40001C14 C   FIELD 00w01 UG: Update generation
0x40001C14 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40001C14 C   FIELD 02w01 CC2G: Capture/compare 2 generation
0x40001C14 C   FIELD 03w01 CC3G: Capture/compare 3 generation
0x40001C14 C   FIELD 04w01 CC4G: Capture/compare 4 generation
0x40001C14 C   FIELD 06w01 TG: Trigger generation
0x40001C18 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40001C18 B  REGISTER CCMR1_Output (rw): capture/compare mode register 1 (output mode)
0x40001C18 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40001C18 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40001C18 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40001C18 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40001C18 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40001C18 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40001C18 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40001C18 C   FIELD 07w01 OC1CE: Output compare 1 clear enable
0x40001C18 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40001C18 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40001C18 C   FIELD 10w01 OC2FE: Output compare 2 fast enable
0x40001C18 C   FIELD 10w02 IC2PSC: Input capture 2 prescaler
0x40001C18 C   FIELD 11w01 OC2PE: Output compare 2 preload enable
0x40001C18 C   FIELD 12w03 OC2M: Output compare 2 mode
0x40001C18 C   FIELD 12w04 IC2F: Input capture 2 filter
0x40001C18 C   FIELD 15w01 OC2CE: Output compare 2 clear enable
0x40001C18 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40001C18 C   FIELD 24w01 OC2M_3: Output compare 2 mode, bit 3
0x40001C1C B  REGISTER CCMR2_Input (rw): capture/compare mode register 2 (input mode)
0x40001C1C B  REGISTER CCMR2_Output (rw): capture/compare mode register 2 (output mode)
0x40001C1C C   FIELD 00w02 CC3S (=TIM13.CCMR1_Output.CC%sS): Capture/Compare 3 selection
0x40001C1C C   FIELD 00w02 CC3S: Capture/compare 3 selection
0x40001C1C C   FIELD 02w01 OC3FE (=TIM13.CCMR1_Output.OC%sFE): Output compare 3 fast enable
0x40001C1C C   FIELD 02w02 IC3PSC (=TIM13.CCMR1_Input.IC%sPSC): Input capture 3 prescaler
0x40001C1C C   FIELD 03w01 OC3PE (=TIM13.CCMR1_Output.OC%sPE): Output compare 3 preload enable
0x40001C1C C   FIELD 04w03 OC3M (=TIM13.CCMR1_Output.OC%sM): Output compare 3 mode
0x40001C1C C   FIELD 04w04 IC3F (=TIM13.CCMR1_Input.IC%sF): Input capture 3 filter
0x40001C1C C   FIELD 07w01 OC3CE (=TIM13.CCMR1_Output.OC%sCE): Output compare 3 clear enable
0x40001C1C C   FIELD 08w02 CC4S (=TIM13.CCMR1_Output.CC%sS): Capture/Compare 4 selection
0x40001C1C C   FIELD 08w02 CC4S: Capture/Compare 4 selection
0x40001C1C C   FIELD 10w01 OC4FE (=TIM13.CCMR1_Output.OC%sFE): Output compare 4 fast enable
0x40001C1C C   FIELD 10w02 IC4PSC (=TIM13.CCMR1_Input.IC%sPSC): Input capture 4 prescaler
0x40001C1C C   FIELD 11w01 OC4PE (=TIM13.CCMR1_Output.OC%sPE): Output compare 4 preload enable
0x40001C1C C   FIELD 12w03 OC4M (=TIM13.CCMR1_Output.OC%sM): Output compare 4 mode
0x40001C1C C   FIELD 12w04 IC4F (=TIM13.CCMR1_Input.IC%sF): Input capture 4 filter
0x40001C1C C   FIELD 15w01 OC4CE (=TIM13.CCMR1_Output.OC%sCE): Output compare 4 clear enable
0x40001C1C C   FIELD 16w01 OC3M_3 (=TIM13.CCMR1_Output.OC%sM_3): Output compare 3 mode, bit 3
0x40001C1C C   FIELD 24w01 OC4M_3 (=TIM13.CCMR1_Output.OC%sM_3): Output compare 4 mode, bit 3
0x40001C20 B  REGISTER CCER (rw): capture/compare enable register
0x40001C20 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40001C20 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40001C20 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40001C20 C   FIELD 04w01 CC2E: Capture/Compare 2 output enable
0x40001C20 C   FIELD 05w01 CC2P: Capture/Compare 2 output Polarity
0x40001C20 C   FIELD 07w01 CC2NP: Capture/Compare 2 output Polarity
0x40001C20 C   FIELD 08w01 CC3E: Capture/Compare 3 output enable
0x40001C20 C   FIELD 09w01 CC3P: Capture/Compare 3 output Polarity
0x40001C20 C   FIELD 11w01 CC3NP: Capture/Compare 3 output Polarity
0x40001C20 C   FIELD 12w01 CC4E: Capture/Compare 4 output enable
0x40001C20 C   FIELD 13w01 CC4P: Capture/Compare 4 output Polarity
0x40001C20 C   FIELD 15w01 CC4NP: Capture/Compare 4 output Polarity
0x40001C24 B  REGISTER CNT (rw): counter
0x40001C24 C   FIELD 00w16 CNT: Counter value
0x40001C28 B  REGISTER PSC (rw): prescaler
0x40001C28 C   FIELD 00w16 PSC: Prescaler value
0x40001C2C B  REGISTER ARR (rw): auto-reload register
0x40001C2C C   FIELD 00w16 ARR: Auto-reload value
0x40001C34 B  REGISTER CCR1 (rw): capture/compare register
0x40001C34 C   FIELD 00w16 CCR: Capture/Compare value
0x40001C48 B  REGISTER DCR (rw): DMA control register
0x40001C48 C   FIELD 00w05 DBA: DMA base address
0x40001C48 C   FIELD 08w05 DBL: DMA burst length
0x40001C4C B  REGISTER DMAR (rw): DMA address for full transfer
0x40001C4C C   FIELD 00w16 DMAB: DMA register for burst accesses
0x40001C60 B  REGISTER AF1 (rw): TIM alternate function option register 1
0x40001C60 C   FIELD 14w04 ETRSEL: ETR source selection
0x40001C68 B  REGISTER TISEL (rw): TIM timer input selection register
0x40001C68 C   FIELD 00w04 TI1SEL: TI1[0] to TI1[15] input selection
0x40001C68 C   FIELD 08w04 TI2SEL: TI2[0] to TI2[15] input selection
0x40001C68 C   FIELD 16w04 TI3SEL: TI3[0] to TI3[15] input selection
0x40001C68 C   FIELD 24w04 TI4SEL: TI4[0] to TI4[15] input selection
0x40002000 A PERIPHERAL TIM14
0x40002000 B  REGISTER CR1 (rw): control register 1
0x40002000 C   FIELD 00w01 CEN: Counter enable
0x40002000 C   FIELD 01w01 UDIS: Update disable
0x40002000 C   FIELD 02w01 URS: Update request source
0x40002000 C   FIELD 03w01 OPM: One-pulse mode
0x40002000 C   FIELD 04w01 DIR: Direction
0x40002000 C   FIELD 05w02 CMS: Center-aligned mode selection
0x40002000 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40002000 C   FIELD 08w02 CKD: Clock division
0x40002000 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40002004 B  REGISTER CR2 (rw): control register 2
0x40002004 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40002004 C   FIELD 04w03 MMS: Master mode selection
0x40002004 C   FIELD 07w01 TI1S: TI1 selection
0x40002008 B  REGISTER SMCR (rw): slave mode control register
0x40002008 C   FIELD 00w03 SMS: Slave mode selection
0x40002008 C   FIELD 04w03 TS: Trigger selection
0x40002008 C   FIELD 07w01 MSM: Master/Slave mode
0x40002008 C   FIELD 08w04 ETF: External trigger filter
0x40002008 C   FIELD 12w02 ETPS: External trigger prescaler
0x40002008 C   FIELD 14w01 ECE: External clock enable
0x40002008 C   FIELD 15w01 ETP: External trigger polarity
0x40002008 C   FIELD 16w01 SMS_3: Slave mode selection - bit 3
0x40002008 C   FIELD 20w02 TS_4_3: Trigger selection
0x4000200C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4000200C C   FIELD 00w01 UIE: Update interrupt enable
0x4000200C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x4000200C C   FIELD 02w01 CC2IE: Capture/Compare 2 interrupt enable
0x4000200C C   FIELD 03w01 CC3IE: Capture/Compare 3 interrupt enable
0x4000200C C   FIELD 04w01 CC4IE: Capture/Compare 4 interrupt enable
0x4000200C C   FIELD 06w01 TIE: Trigger interrupt enable
0x4000200C C   FIELD 08w01 UDE: Update DMA request enable
0x4000200C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x4000200C C   FIELD 10w01 CC2DE: Capture/Compare 2 DMA request enable
0x4000200C C   FIELD 11w01 CC3DE: Capture/Compare 3 DMA request enable
0x4000200C C   FIELD 12w01 CC4DE: Capture/Compare 4 DMA request enable
0x4000200C C   FIELD 14w01 TDE: Trigger DMA request enable
0x40002010 B  REGISTER SR (rw): status register
0x40002010 C   FIELD 00w01 UIF: Update interrupt flag
0x40002010 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40002010 C   FIELD 02w01 CC2IF: Capture/compare 2 interrupt flag
0x40002010 C   FIELD 03w01 CC3IF: Capture/compare 3 interrupt flag
0x40002010 C   FIELD 04w01 CC4IF: Capture/compare 4 interrupt flag
0x40002010 C   FIELD 06w01 TIF: Trigger interrupt flag
0x40002010 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40002010 C   FIELD 10w01 CC2OF: Capture/Compare 2 overcapture flag
0x40002010 C   FIELD 11w01 CC3OF: Capture/Compare 3 overcapture flag
0x40002010 C   FIELD 12w01 CC4OF: Capture/Compare 4 overcapture flag
0x40002014 B  REGISTER EGR (wo): event generation register
0x40002014 C   FIELD 00w01 UG: Update generation
0x40002014 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40002014 C   FIELD 02w01 CC2G: Capture/compare 2 generation
0x40002014 C   FIELD 03w01 CC3G: Capture/compare 3 generation
0x40002014 C   FIELD 04w01 CC4G: Capture/compare 4 generation
0x40002014 C   FIELD 06w01 TG: Trigger generation
0x40002018 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40002018 B  REGISTER CCMR1_Output (rw): capture/compare mode register 1 (output mode)
0x40002018 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40002018 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40002018 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40002018 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40002018 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40002018 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40002018 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40002018 C   FIELD 07w01 OC1CE: Output compare 1 clear enable
0x40002018 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40002018 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40002018 C   FIELD 10w01 OC2FE: Output compare 2 fast enable
0x40002018 C   FIELD 10w02 IC2PSC: Input capture 2 prescaler
0x40002018 C   FIELD 11w01 OC2PE: Output compare 2 preload enable
0x40002018 C   FIELD 12w03 OC2M: Output compare 2 mode
0x40002018 C   FIELD 12w04 IC2F: Input capture 2 filter
0x40002018 C   FIELD 15w01 OC2CE: Output compare 2 clear enable
0x40002018 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40002018 C   FIELD 24w01 OC2M_3: Output compare 2 mode, bit 3
0x4000201C B  REGISTER CCMR2_Input (rw): capture/compare mode register 2 (input mode)
0x4000201C B  REGISTER CCMR2_Output (rw): capture/compare mode register 2 (output mode)
0x4000201C C   FIELD 00w02 CC3S (=TIM13.CCMR1_Output.CC%sS): Capture/Compare 3 selection
0x4000201C C   FIELD 00w02 CC3S: Capture/compare 3 selection
0x4000201C C   FIELD 02w01 OC3FE (=TIM13.CCMR1_Output.OC%sFE): Output compare 3 fast enable
0x4000201C C   FIELD 02w02 IC3PSC (=TIM13.CCMR1_Input.IC%sPSC): Input capture 3 prescaler
0x4000201C C   FIELD 03w01 OC3PE (=TIM13.CCMR1_Output.OC%sPE): Output compare 3 preload enable
0x4000201C C   FIELD 04w03 OC3M (=TIM13.CCMR1_Output.OC%sM): Output compare 3 mode
0x4000201C C   FIELD 04w04 IC3F (=TIM13.CCMR1_Input.IC%sF): Input capture 3 filter
0x4000201C C   FIELD 07w01 OC3CE (=TIM13.CCMR1_Output.OC%sCE): Output compare 3 clear enable
0x4000201C C   FIELD 08w02 CC4S (=TIM13.CCMR1_Output.CC%sS): Capture/Compare 4 selection
0x4000201C C   FIELD 08w02 CC4S: Capture/Compare 4 selection
0x4000201C C   FIELD 10w01 OC4FE (=TIM13.CCMR1_Output.OC%sFE): Output compare 4 fast enable
0x4000201C C   FIELD 10w02 IC4PSC (=TIM13.CCMR1_Input.IC%sPSC): Input capture 4 prescaler
0x4000201C C   FIELD 11w01 OC4PE (=TIM13.CCMR1_Output.OC%sPE): Output compare 4 preload enable
0x4000201C C   FIELD 12w03 OC4M (=TIM13.CCMR1_Output.OC%sM): Output compare 4 mode
0x4000201C C   FIELD 12w04 IC4F (=TIM13.CCMR1_Input.IC%sF): Input capture 4 filter
0x4000201C C   FIELD 15w01 OC4CE (=TIM13.CCMR1_Output.OC%sCE): Output compare 4 clear enable
0x4000201C C   FIELD 16w01 OC3M_3 (=TIM13.CCMR1_Output.OC%sM_3): Output compare 3 mode, bit 3
0x4000201C C   FIELD 24w01 OC4M_3 (=TIM13.CCMR1_Output.OC%sM_3): Output compare 4 mode, bit 3
0x40002020 B  REGISTER CCER (rw): capture/compare enable register
0x40002020 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40002020 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40002020 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40002020 C   FIELD 04w01 CC2E: Capture/Compare 2 output enable
0x40002020 C   FIELD 05w01 CC2P: Capture/Compare 2 output Polarity
0x40002020 C   FIELD 07w01 CC2NP: Capture/Compare 2 output Polarity
0x40002020 C   FIELD 08w01 CC3E: Capture/Compare 3 output enable
0x40002020 C   FIELD 09w01 CC3P: Capture/Compare 3 output Polarity
0x40002020 C   FIELD 11w01 CC3NP: Capture/Compare 3 output Polarity
0x40002020 C   FIELD 12w01 CC4E: Capture/Compare 4 output enable
0x40002020 C   FIELD 13w01 CC4P: Capture/Compare 4 output Polarity
0x40002020 C   FIELD 15w01 CC4NP: Capture/Compare 4 output Polarity
0x40002024 B  REGISTER CNT (rw): counter
0x40002024 C   FIELD 00w16 CNT: Counter value
0x40002028 B  REGISTER PSC (rw): prescaler
0x40002028 C   FIELD 00w16 PSC: Prescaler value
0x4000202C B  REGISTER ARR (rw): auto-reload register
0x4000202C C   FIELD 00w16 ARR: Auto-reload value
0x40002034 B  REGISTER CCR1 (rw): capture/compare register
0x40002034 C   FIELD 00w16 CCR: Capture/Compare value
0x40002048 B  REGISTER DCR (rw): DMA control register
0x40002048 C   FIELD 00w05 DBA: DMA base address
0x40002048 C   FIELD 08w05 DBL: DMA burst length
0x4000204C B  REGISTER DMAR (rw): DMA address for full transfer
0x4000204C C   FIELD 00w16 DMAB: DMA register for burst accesses
0x40002060 B  REGISTER AF1 (rw): TIM alternate function option register 1
0x40002060 C   FIELD 14w04 ETRSEL: ETR source selection
0x40002068 B  REGISTER TISEL (rw): TIM timer input selection register
0x40002068 C   FIELD 00w04 TI1SEL: TI1[0] to TI1[15] input selection
0x40002068 C   FIELD 08w04 TI2SEL: TI2[0] to TI2[15] input selection
0x40002068 C   FIELD 16w04 TI3SEL: TI3[0] to TI3[15] input selection
0x40002068 C   FIELD 24w04 TI4SEL: TI4[0] to TI4[15] input selection
0x40002400 A PERIPHERAL LPTIM1
0x40002400 B  REGISTER ISR (ro): Interrupt and Status Register
0x40002400 C   FIELD 00w01 CMPM: Compare match
0x40002400 C   FIELD 01w01 ARRM: Autoreload match
0x40002400 C   FIELD 02w01 EXTTRIG: External trigger edge event
0x40002400 C   FIELD 03w01 CMPOK: Compare register update OK
0x40002400 C   FIELD 04w01 ARROK: Autoreload register update OK
0x40002400 C   FIELD 05w01 UP: Counter direction change down to up
0x40002400 C   FIELD 06w01 DOWN: Counter direction change up to down
0x40002404 B  REGISTER ICR (wo): Interrupt Clear Register
0x40002404 C   FIELD 00w01 CMPMCF: compare match Clear Flag
0x40002404 C   FIELD 01w01 ARRMCF: Autoreload match Clear Flag
0x40002404 C   FIELD 02w01 EXTTRIGCF: External trigger valid edge Clear Flag
0x40002404 C   FIELD 03w01 CMPOKCF: Compare register update OK Clear Flag
0x40002404 C   FIELD 04w01 ARROKCF: Autoreload register update OK Clear Flag
0x40002404 C   FIELD 05w01 UPCF: Direction change to UP Clear Flag
0x40002404 C   FIELD 06w01 DOWNCF: Direction change to down Clear Flag
0x40002408 B  REGISTER IER (rw): Interrupt Enable Register
0x40002408 C   FIELD 00w01 CMPMIE: Compare match Interrupt Enable
0x40002408 C   FIELD 01w01 ARRMIE: Autoreload match Interrupt Enable
0x40002408 C   FIELD 02w01 EXTTRIGIE: External trigger valid edge Interrupt Enable
0x40002408 C   FIELD 03w01 CMPOKIE: Compare register update OK Interrupt Enable
0x40002408 C   FIELD 04w01 ARROKIE: Autoreload register update OK Interrupt Enable
0x40002408 C   FIELD 05w01 UPIE: Direction change to UP Interrupt Enable
0x40002408 C   FIELD 06w01 DOWNIE: Direction change to down Interrupt Enable
0x4000240C B  REGISTER CFGR (rw): Configuration Register
0x4000240C C   FIELD 00w01 CKSEL: Clock selector
0x4000240C C   FIELD 01w02 CKPOL: Clock Polarity
0x4000240C C   FIELD 03w02 CKFLT: Configurable digital filter for external clock
0x4000240C C   FIELD 06w02 TRGFLT: Configurable digital filter for trigger
0x4000240C C   FIELD 09w03 PRESC: Clock prescaler
0x4000240C C   FIELD 13w03 TRIGSEL: Trigger selector
0x4000240C C   FIELD 17w02 TRIGEN: Trigger enable and polarity
0x4000240C C   FIELD 19w01 TIMOUT: Timeout enable
0x4000240C C   FIELD 20w01 WAVE: Waveform shape
0x4000240C C   FIELD 21w01 WAVPOL: Waveform shape polarity
0x4000240C C   FIELD 22w01 PRELOAD: Registers update mode
0x4000240C C   FIELD 23w01 COUNTMODE: counter mode enabled
0x4000240C C   FIELD 24w01 ENC: Encoder mode enable
0x40002410 B  REGISTER CR (rw): Control Register
0x40002410 C   FIELD 00w01 ENABLE: LPTIM Enable
0x40002410 C   FIELD 01w01 SNGSTRT: LPTIM start in single mode
0x40002410 C   FIELD 02w01 CNTSTRT: Timer start in continuous mode
0x40002410 C   FIELD 03w01 COUNTRST: Counter reset
0x40002410 C   FIELD 04w01 RSTARE: Reset after read enable
0x40002414 B  REGISTER CMP (rw): Compare Register
0x40002414 C   FIELD 00w16 CMP: Compare value
0x40002418 B  REGISTER ARR (rw): Autoreload Register
0x40002418 C   FIELD 00w16 ARR: Auto reload value
0x4000241C B  REGISTER CNT (ro): Counter Register
0x4000241C C   FIELD 00w16 CNT: Counter value
0x40002424 B  REGISTER CFGR2 (rw): LPTIM configuration register 2
0x40002424 C   FIELD 00w02 IN1SEL: LPTIM Input 1 selection
0x40002424 C   FIELD 04w02 IN2SEL: LPTIM Input 2 selection
0x40002C00 A PERIPHERAL WWDG2
0x40002C00 B  REGISTER CR (rw): Control register
0x40002C00 C   FIELD 00w07 T: 7-bit counter (MSB to LSB) These bits contain the value of the watchdog counter. It is decremented every (4096 x 2WDGTB[1:0]) PCLK cycles. A reset is produced when it is decremented from 0x40 to 0x3F (T6 becomes cleared).
0x40002C00 C   FIELD 07w01 WDGA: Activation bit This bit is set by software and only cleared by hardware after a reset. When WDGA=1, the watchdog can generate a reset.
0x40002C04 B  REGISTER CFR (rw): Configuration register
0x40002C04 C   FIELD 00w07 W: 7-bit window value These bits contain the window value to be compared to the downcounter.
0x40002C04 C   FIELD 09w01 EWI: Early wakeup interrupt When set, an interrupt occurs whenever the counter reaches the value 0x40. This interrupt is only cleared by hardware after a reset.
0x40002C04 C   FIELD 11w03 WDGTB: Timer base The time base of the prescaler can be modified as follows:
0x40002C08 B  REGISTER SR (rw): Status register
0x40002C08 C   FIELD 00w01 EWIF: Early wakeup interrupt flag This bit is set by hardware when the counter has reached the value 0x40. It must be cleared by software by writing 0. A write of 1 has no effect. This bit is also set if the interrupt is not enabled.
0x40003800 A PERIPHERAL SPI2
0x40003800 B  REGISTER CR1: control register 1
0x40003800 C   FIELD 00w01 SPE (rw): Serial Peripheral Enable
0x40003800 C   FIELD 08w01 MASRX (rw): Master automatic SUSP in Receive mode
0x40003800 C   FIELD 09w01 CSTART (rw): Master transfer start
0x40003800 C   FIELD 10w01 CSUSP (wo): Master SUSPend request
0x40003800 C   FIELD 11w01 HDDIR (rw): Rx/Tx direction at Half-duplex mode
0x40003800 C   FIELD 12w01 SSI (rw): Internal SS signal input level
0x40003800 C   FIELD 13w01 CRC33_17 (rw): 32-bit CRC polynomial configuration
0x40003800 C   FIELD 14w01 RCRCINI (rw): CRC calculation initialization pattern control for receiver
0x40003800 C   FIELD 15w01 TCRCINI (rw): CRC calculation initialization pattern control for transmitter
0x40003800 C   FIELD 16w01 IOLOCK (rw): Locking the AF configuration of associated IOs
0x40003804 B  REGISTER CR2: control register 2
0x40003804 C   FIELD 00w16 TSIZE (rw): Number of data at current transfer
0x40003804 C   FIELD 16w16 TSER (rw): Number of data transfer extension to be reload into TSIZE just when a previous
0x40003808 B  REGISTER CFG1 (rw): configuration register 1
0x40003808 C   FIELD 00w05 DSIZE: Number of bits in at single SPI data frame
0x40003808 C   FIELD 05w04 FTHLV: threshold level
0x40003808 C   FIELD 09w02 UDRCFG: Behavior of slave transmitter at underrun condition
0x40003808 C   FIELD 11w02 UDRDET: Detection of underrun condition at slave transmitter
0x40003808 C   FIELD 14w01 RXDMAEN: Rx DMA stream enable
0x40003808 C   FIELD 15w01 TXDMAEN: Tx DMA stream enable
0x40003808 C   FIELD 16w05 CRCSIZE: Length of CRC frame to be transacted and compared
0x40003808 C   FIELD 22w01 CRCEN: Hardware CRC computation enable
0x40003808 C   FIELD 28w03 MBR: Master baud rate
0x4000380C B  REGISTER CFG2 (rw): configuration register 2
0x4000380C C   FIELD 00w04 MSSI: Master SS Idleness
0x4000380C C   FIELD 04w04 MIDI: Master Inter-Data Idleness
0x4000380C C   FIELD 15w01 IOSWP: Swap functionality of MISO and MOSI pins
0x4000380C C   FIELD 17w02 COMM: SPI Communication Mode
0x4000380C C   FIELD 19w03 SP: Serial Protocol
0x4000380C C   FIELD 22w01 MASTER: SPI Master
0x4000380C C   FIELD 23w01 LSBFRST: Data frame format
0x4000380C C   FIELD 24w01 CPHA: Clock phase
0x4000380C C   FIELD 25w01 CPOL: Clock polarity
0x4000380C C   FIELD 26w01 SSM: Software management of SS signal input
0x4000380C C   FIELD 28w01 SSIOP: SS input/output polarity
0x4000380C C   FIELD 29w01 SSOE: SS output enable
0x4000380C C   FIELD 30w01 SSOM: SS output management in master mode
0x4000380C C   FIELD 31w01 AFCNTR: Alternate function GPIOs control
0x40003810 B  REGISTER IER: Interrupt Enable Register
0x40003810 C   FIELD 00w01 RXPIE (rw): RXP Interrupt Enable
0x40003810 C   FIELD 01w01 TXPIE (rw): TXP interrupt enable
0x40003810 C   FIELD 02w01 DXPIE (rw): DXP interrupt enabled
0x40003810 C   FIELD 03w01 EOTIE (rw): EOT, SUSP and TXC interrupt enable
0x40003810 C   FIELD 04w01 TXTFIE (rw): TXTFIE interrupt enable
0x40003810 C   FIELD 05w01 UDRIE (rw): UDR interrupt enable
0x40003810 C   FIELD 06w01 OVRIE (rw): OVR interrupt enable
0x40003810 C   FIELD 07w01 CRCEIE (rw): CRC Interrupt enable
0x40003810 C   FIELD 08w01 TIFREIE (rw): TIFRE interrupt enable
0x40003810 C   FIELD 09w01 MODFIE (rw): Mode Fault interrupt enable
0x40003810 C   FIELD 10w01 TSERFIE (rw): Additional number of transactions reload interrupt enable
0x40003814 B  REGISTER SR (ro): Status Register
0x40003814 C   FIELD 00w01 RXP: Rx-Packet available
0x40003814 C   FIELD 01w01 TXP: Tx-Packet space available
0x40003814 C   FIELD 02w01 DXP: Duplex Packet
0x40003814 C   FIELD 03w01 EOT: End Of Transfer
0x40003814 C   FIELD 04w01 TXTF: Transmission Transfer Filled
0x40003814 C   FIELD 05w01 UDR: Underrun at slave transmission mode
0x40003814 C   FIELD 06w01 OVR: Overrun
0x40003814 C   FIELD 07w01 CRCE: CRC Error
0x40003814 C   FIELD 08w01 TIFRE: TI frame format error
0x40003814 C   FIELD 09w01 MODF: Mode Fault
0x40003814 C   FIELD 10w01 TSERF: Additional number of SPI data to be transacted was reload
0x40003814 C   FIELD 11w01 SUSP: SUSPend
0x40003814 C   FIELD 12w01 TXC: TxFIFO transmission complete
0x40003814 C   FIELD 13w02 RXPLVL: RxFIFO Packing LeVeL
0x40003814 C   FIELD 15w01 RXWNE: RxFIFO Word Not Empty
0x40003814 C   FIELD 16w16 CTSIZE: Number of data frames remaining in current TSIZE session
0x40003818 B  REGISTER IFCR (wo): Interrupt/Status Flags Clear Register
0x40003818 C   FIELD 03w01 EOTC: End Of Transfer flag clear
0x40003818 C   FIELD 04w01 TXTFC: Transmission Transfer Filled flag clear
0x40003818 C   FIELD 05w01 UDRC: Underrun flag clear
0x40003818 C   FIELD 06w01 OVRC: Overrun flag clear
0x40003818 C   FIELD 07w01 CRCEC: CRC Error flag clear
0x40003818 C   FIELD 08w01 TIFREC: TI frame format error flag clear
0x40003818 C   FIELD 09w01 MODFC: Mode Fault flag clear
0x40003818 C   FIELD 10w01 TSERFC: TSERFC flag clear
0x40003818 C   FIELD 11w01 SUSPC: SUSPend flag clear
0x40003820 B  REGISTER TXDR (wo): Transmit Data Register
0x40003820 B  REGISTER TXDR16 (wo): Direct 16-bit access to transmit data register
0x40003820 B  REGISTER TXDR8 (wo): Direct 8-bit access to transmit data register
0x40003820 C   FIELD 00w08 TXDR: Transmit data register
0x40003820 C   FIELD 00w16 TXDR: Transmit data register
0x40003820 C   FIELD 00w32 TXDR: Transmit data register
0x40003830 B  REGISTER RXDR (ro): Receive Data Register
0x40003830 B  REGISTER RXDR16 (ro): Direct 16-bit access to receive data register
0x40003830 B  REGISTER RXDR8 (ro): Direct 8-bit access to receive data register
0x40003830 C   FIELD 00w08 RXDR: Receive data register
0x40003830 C   FIELD 00w16 RXDR: Receive data register
0x40003830 C   FIELD 00w32 RXDR: Receive data register
0x40003840 B  REGISTER CRCPOLY (rw): Polynomial Register
0x40003840 C   FIELD 00w32 CRCPOLY: CRC polynomial register
0x40003844 B  REGISTER TXCRC (rw): Transmitter CRC Register
0x40003844 C   FIELD 00w32 TXCRC: CRC register for transmitter
0x40003848 B  REGISTER RXCRC (rw): Receiver CRC Register
0x40003848 C   FIELD 00w32 RXCRC: CRC register for receiver
0x4000384C B  REGISTER UDRDR (rw): Underrun Data Register
0x4000384C C   FIELD 00w32 UDRDR: Data at slave underrun condition
0x40003850 B  REGISTER I2SCFGR (rw): configuration register
0x40003850 C   FIELD 00w01 I2SMOD: I2S mode selection
0x40003850 C   FIELD 01w03 I2SCFG: I2S configuration mode
0x40003850 C   FIELD 04w02 I2SSTD: I2S standard selection
0x40003850 C   FIELD 07w01 PCMSYNC: PCM frame synchronization
0x40003850 C   FIELD 08w02 DATLEN: Data length to be transferred
0x40003850 C   FIELD 10w01 CHLEN: Channel length (number of bits per audio channel)
0x40003850 C   FIELD 11w01 CKPOL: Serial audio clock polarity
0x40003850 C   FIELD 12w01 FIXCH: Word select inversion
0x40003850 C   FIELD 13w01 WSINV: Fixed channel length in SLAVE
0x40003850 C   FIELD 14w01 DATFMT: Data format
0x40003850 C   FIELD 16w08 I2SDIV: I2S linear prescaler
0x40003850 C   FIELD 24w01 ODD: Odd factor for the prescaler
0x40003850 C   FIELD 25w01 MCKOE: Master clock output enable
0x40003C00 A PERIPHERAL SPI3
0x40003C00 B  REGISTER CR1: control register 1
0x40003C00 C   FIELD 00w01 SPE (rw): Serial Peripheral Enable
0x40003C00 C   FIELD 08w01 MASRX (rw): Master automatic SUSP in Receive mode
0x40003C00 C   FIELD 09w01 CSTART (rw): Master transfer start
0x40003C00 C   FIELD 10w01 CSUSP (wo): Master SUSPend request
0x40003C00 C   FIELD 11w01 HDDIR (rw): Rx/Tx direction at Half-duplex mode
0x40003C00 C   FIELD 12w01 SSI (rw): Internal SS signal input level
0x40003C00 C   FIELD 13w01 CRC33_17 (rw): 32-bit CRC polynomial configuration
0x40003C00 C   FIELD 14w01 RCRCINI (rw): CRC calculation initialization pattern control for receiver
0x40003C00 C   FIELD 15w01 TCRCINI (rw): CRC calculation initialization pattern control for transmitter
0x40003C00 C   FIELD 16w01 IOLOCK (rw): Locking the AF configuration of associated IOs
0x40003C04 B  REGISTER CR2: control register 2
0x40003C04 C   FIELD 00w16 TSIZE (rw): Number of data at current transfer
0x40003C04 C   FIELD 16w16 TSER (rw): Number of data transfer extension to be reload into TSIZE just when a previous
0x40003C08 B  REGISTER CFG1 (rw): configuration register 1
0x40003C08 C   FIELD 00w05 DSIZE: Number of bits in at single SPI data frame
0x40003C08 C   FIELD 05w04 FTHLV: threshold level
0x40003C08 C   FIELD 09w02 UDRCFG: Behavior of slave transmitter at underrun condition
0x40003C08 C   FIELD 11w02 UDRDET: Detection of underrun condition at slave transmitter
0x40003C08 C   FIELD 14w01 RXDMAEN: Rx DMA stream enable
0x40003C08 C   FIELD 15w01 TXDMAEN: Tx DMA stream enable
0x40003C08 C   FIELD 16w05 CRCSIZE: Length of CRC frame to be transacted and compared
0x40003C08 C   FIELD 22w01 CRCEN: Hardware CRC computation enable
0x40003C08 C   FIELD 28w03 MBR: Master baud rate
0x40003C0C B  REGISTER CFG2 (rw): configuration register 2
0x40003C0C C   FIELD 00w04 MSSI: Master SS Idleness
0x40003C0C C   FIELD 04w04 MIDI: Master Inter-Data Idleness
0x40003C0C C   FIELD 15w01 IOSWP: Swap functionality of MISO and MOSI pins
0x40003C0C C   FIELD 17w02 COMM: SPI Communication Mode
0x40003C0C C   FIELD 19w03 SP: Serial Protocol
0x40003C0C C   FIELD 22w01 MASTER: SPI Master
0x40003C0C C   FIELD 23w01 LSBFRST: Data frame format
0x40003C0C C   FIELD 24w01 CPHA: Clock phase
0x40003C0C C   FIELD 25w01 CPOL: Clock polarity
0x40003C0C C   FIELD 26w01 SSM: Software management of SS signal input
0x40003C0C C   FIELD 28w01 SSIOP: SS input/output polarity
0x40003C0C C   FIELD 29w01 SSOE: SS output enable
0x40003C0C C   FIELD 30w01 SSOM: SS output management in master mode
0x40003C0C C   FIELD 31w01 AFCNTR: Alternate function GPIOs control
0x40003C10 B  REGISTER IER: Interrupt Enable Register
0x40003C10 C   FIELD 00w01 RXPIE (rw): RXP Interrupt Enable
0x40003C10 C   FIELD 01w01 TXPIE (rw): TXP interrupt enable
0x40003C10 C   FIELD 02w01 DXPIE (rw): DXP interrupt enabled
0x40003C10 C   FIELD 03w01 EOTIE (rw): EOT, SUSP and TXC interrupt enable
0x40003C10 C   FIELD 04w01 TXTFIE (rw): TXTFIE interrupt enable
0x40003C10 C   FIELD 05w01 UDRIE (rw): UDR interrupt enable
0x40003C10 C   FIELD 06w01 OVRIE (rw): OVR interrupt enable
0x40003C10 C   FIELD 07w01 CRCEIE (rw): CRC Interrupt enable
0x40003C10 C   FIELD 08w01 TIFREIE (rw): TIFRE interrupt enable
0x40003C10 C   FIELD 09w01 MODFIE (rw): Mode Fault interrupt enable
0x40003C10 C   FIELD 10w01 TSERFIE (rw): Additional number of transactions reload interrupt enable
0x40003C14 B  REGISTER SR (ro): Status Register
0x40003C14 C   FIELD 00w01 RXP: Rx-Packet available
0x40003C14 C   FIELD 01w01 TXP: Tx-Packet space available
0x40003C14 C   FIELD 02w01 DXP: Duplex Packet
0x40003C14 C   FIELD 03w01 EOT: End Of Transfer
0x40003C14 C   FIELD 04w01 TXTF: Transmission Transfer Filled
0x40003C14 C   FIELD 05w01 UDR: Underrun at slave transmission mode
0x40003C14 C   FIELD 06w01 OVR: Overrun
0x40003C14 C   FIELD 07w01 CRCE: CRC Error
0x40003C14 C   FIELD 08w01 TIFRE: TI frame format error
0x40003C14 C   FIELD 09w01 MODF: Mode Fault
0x40003C14 C   FIELD 10w01 TSERF: Additional number of SPI data to be transacted was reload
0x40003C14 C   FIELD 11w01 SUSP: SUSPend
0x40003C14 C   FIELD 12w01 TXC: TxFIFO transmission complete
0x40003C14 C   FIELD 13w02 RXPLVL: RxFIFO Packing LeVeL
0x40003C14 C   FIELD 15w01 RXWNE: RxFIFO Word Not Empty
0x40003C14 C   FIELD 16w16 CTSIZE: Number of data frames remaining in current TSIZE session
0x40003C18 B  REGISTER IFCR (wo): Interrupt/Status Flags Clear Register
0x40003C18 C   FIELD 03w01 EOTC: End Of Transfer flag clear
0x40003C18 C   FIELD 04w01 TXTFC: Transmission Transfer Filled flag clear
0x40003C18 C   FIELD 05w01 UDRC: Underrun flag clear
0x40003C18 C   FIELD 06w01 OVRC: Overrun flag clear
0x40003C18 C   FIELD 07w01 CRCEC: CRC Error flag clear
0x40003C18 C   FIELD 08w01 TIFREC: TI frame format error flag clear
0x40003C18 C   FIELD 09w01 MODFC: Mode Fault flag clear
0x40003C18 C   FIELD 10w01 TSERFC: TSERFC flag clear
0x40003C18 C   FIELD 11w01 SUSPC: SUSPend flag clear
0x40003C20 B  REGISTER TXDR (wo): Transmit Data Register
0x40003C20 B  REGISTER TXDR16 (wo): Direct 16-bit access to transmit data register
0x40003C20 B  REGISTER TXDR8 (wo): Direct 8-bit access to transmit data register
0x40003C20 C   FIELD 00w08 TXDR: Transmit data register
0x40003C20 C   FIELD 00w16 TXDR: Transmit data register
0x40003C20 C   FIELD 00w32 TXDR: Transmit data register
0x40003C30 B  REGISTER RXDR (ro): Receive Data Register
0x40003C30 B  REGISTER RXDR16 (ro): Direct 16-bit access to receive data register
0x40003C30 B  REGISTER RXDR8 (ro): Direct 8-bit access to receive data register
0x40003C30 C   FIELD 00w08 RXDR: Receive data register
0x40003C30 C   FIELD 00w16 RXDR: Receive data register
0x40003C30 C   FIELD 00w32 RXDR: Receive data register
0x40003C40 B  REGISTER CRCPOLY (rw): Polynomial Register
0x40003C40 C   FIELD 00w32 CRCPOLY: CRC polynomial register
0x40003C44 B  REGISTER TXCRC (rw): Transmitter CRC Register
0x40003C44 C   FIELD 00w32 TXCRC: CRC register for transmitter
0x40003C48 B  REGISTER RXCRC (rw): Receiver CRC Register
0x40003C48 C   FIELD 00w32 RXCRC: CRC register for receiver
0x40003C4C B  REGISTER UDRDR (rw): Underrun Data Register
0x40003C4C C   FIELD 00w32 UDRDR: Data at slave underrun condition
0x40003C50 B  REGISTER I2SCFGR (rw): configuration register
0x40003C50 C   FIELD 00w01 I2SMOD: I2S mode selection
0x40003C50 C   FIELD 01w03 I2SCFG: I2S configuration mode
0x40003C50 C   FIELD 04w02 I2SSTD: I2S standard selection
0x40003C50 C   FIELD 07w01 PCMSYNC: PCM frame synchronization
0x40003C50 C   FIELD 08w02 DATLEN: Data length to be transferred
0x40003C50 C   FIELD 10w01 CHLEN: Channel length (number of bits per audio channel)
0x40003C50 C   FIELD 11w01 CKPOL: Serial audio clock polarity
0x40003C50 C   FIELD 12w01 FIXCH: Word select inversion
0x40003C50 C   FIELD 13w01 WSINV: Fixed channel length in SLAVE
0x40003C50 C   FIELD 14w01 DATFMT: Data format
0x40003C50 C   FIELD 16w08 I2SDIV: I2S linear prescaler
0x40003C50 C   FIELD 24w01 ODD: Odd factor for the prescaler
0x40003C50 C   FIELD 25w01 MCKOE: Master clock output enable
0x40004000 A PERIPHERAL SPDIFRX
0x40004000 B  REGISTER CR (rw): Control register
0x40004000 C   FIELD 00w02 SPDIFRXEN: Peripheral Block Enable
0x40004000 C   FIELD 02w01 RXDMAEN: Receiver DMA ENable for data flow
0x40004000 C   FIELD 03w01 RXSTEO: STerEO Mode
0x40004000 C   FIELD 04w02 DRFMT: RX Data format
0x40004000 C   FIELD 06w01 PMSK: Mask Parity error bit
0x40004000 C   FIELD 07w01 VMSK: Mask of Validity bit
0x40004000 C   FIELD 08w01 CUMSK: Mask of channel status and user bits
0x40004000 C   FIELD 09w01 PTMSK: Mask of Preamble Type bits
0x40004000 C   FIELD 10w01 CBDMAEN: Control Buffer DMA ENable for control flow
0x40004000 C   FIELD 11w01 CHSEL: Channel Selection
0x40004000 C   FIELD 12w02 NBTR: Maximum allowed re-tries during synchronization phase
0x40004000 C   FIELD 14w01 WFA: Wait For Activity
0x40004000 C   FIELD 16w03 INSEL: input selection
0x40004000 C   FIELD 20w01 CKSEN: Symbol Clock Enable
0x40004000 C   FIELD 21w01 CKSBKPEN: Backup Symbol Clock Enable
0x40004004 B  REGISTER IMR (rw): Interrupt mask register
0x40004004 C   FIELD 00w01 RXNEIE: RXNE interrupt enable
0x40004004 C   FIELD 01w01 CSRNEIE: Control Buffer Ready Interrupt Enable
0x40004004 C   FIELD 02w01 PERRIE: Parity error interrupt enable
0x40004004 C   FIELD 03w01 OVRIE: Overrun error Interrupt Enable
0x40004004 C   FIELD 04w01 SBLKIE: Synchronization Block Detected Interrupt Enable
0x40004004 C   FIELD 05w01 SYNCDIE: Synchronization Done
0x40004004 C   FIELD 06w01 IFEIE: Serial Interface Error Interrupt Enable
0x40004008 B  REGISTER SR (ro): Status register
0x40004008 C   FIELD 00w01 RXNE: Read data register not empty
0x40004008 C   FIELD 01w01 CSRNE: Control Buffer register is not empty
0x40004008 C   FIELD 02w01 PERR: Parity error
0x40004008 C   FIELD 03w01 OVR: Overrun error
0x40004008 C   FIELD 04w01 SBD: Synchronization Block Detected
0x40004008 C   FIELD 05w01 SYNCD: Synchronization Done
0x40004008 C   FIELD 06w01 FERR: Framing error
0x40004008 C   FIELD 07w01 SERR: Synchronization error
0x40004008 C   FIELD 08w01 TERR: Time-out error
0x40004008 C   FIELD 16w15 WIDTH5: Duration of 5 symbols counted with SPDIF_CLK
0x4000400C B  REGISTER IFCR (wo): Interrupt Flag Clear register
0x4000400C C   FIELD 02w01 PERRCF: Clears the Parity error flag
0x4000400C C   FIELD 03w01 OVRCF: Clears the Overrun error flag
0x4000400C C   FIELD 04w01 SBDCF: Clears the Synchronization Block Detected flag
0x4000400C C   FIELD 05w01 SYNCDCF: Clears the Synchronization Done flag
0x40004010 B  REGISTER DR_00 (ro): Data input register
0x40004010 B  REGISTER DR_01 (ro): Data input register
0x40004010 B  REGISTER DR_10 (ro): Data input register
0x40004010 C   FIELD 00w01 PE: Parity Error bit
0x40004010 C   FIELD 00w16 DRNL1: Data value
0x40004010 C   FIELD 00w24 DR: Parity Error bit
0x40004010 C   FIELD 01w01 V: Validity bit
0x40004010 C   FIELD 02w01 U: User bit
0x40004010 C   FIELD 03w01 C: Channel Status bit
0x40004010 C   FIELD 04w02 PT: Preamble Type
0x40004010 C   FIELD 08w24 DR: Data value
0x40004010 C   FIELD 16w16 DRNL2: Data value
0x40004010 C   FIELD 24w01 PE: Parity Error bit
0x40004010 C   FIELD 25w01 V: Validity bit
0x40004010 C   FIELD 26w01 U: User bit
0x40004010 C   FIELD 27w01 C: Channel Status bit
0x40004010 C   FIELD 28w02 PT: Preamble Type
0x40004014 B  REGISTER CSR (ro): Channel Status register
0x40004014 C   FIELD 00w16 USR: User data information
0x40004014 C   FIELD 16w08 CS: Channel A status information
0x40004014 C   FIELD 24w01 SOB: Start Of Block
0x40004018 B  REGISTER DIR (ro): Debug Information register
0x40004018 C   FIELD 00w13 THI: Threshold HIGH
0x40004018 C   FIELD 16w13 TLO: Threshold LOW
0x400043F4 B  REGISTER VERR (ro): SPDIFRX version register
0x400043F4 C   FIELD 00w04 MINREV: Minor revision
0x400043F4 C   FIELD 04w04 MAJREV: Major revision
0x400043F8 B  REGISTER IDR (ro): SPDIFRX identification register
0x400043F8 C   FIELD 00w32 ID: SPDIFRX identifier
0x400043FC B  REGISTER SIDR (ro): SPDIFRX size identification register
0x400043FC C   FIELD 00w32 SID: Size identification
0x40004400 A PERIPHERAL USART2
0x40004400 B  REGISTER CR1 (rw): Control register 1
0x40004400 C   FIELD 00w01 UE: USART enable
0x40004400 C   FIELD 01w01 UESM: USART enable in Stop mode
0x40004400 C   FIELD 02w01 RE: Receiver enable
0x40004400 C   FIELD 03w01 TE: Transmitter enable
0x40004400 C   FIELD 04w01 IDLEIE: IDLE interrupt enable
0x40004400 C   FIELD 05w01 RXNEIE: RXNE interrupt enable
0x40004400 C   FIELD 06w01 TCIE: Transmission complete interrupt enable
0x40004400 C   FIELD 07w01 TXEIE: interrupt enable
0x40004400 C   FIELD 08w01 PEIE: PE interrupt enable
0x40004400 C   FIELD 09w01 PS: Parity selection
0x40004400 C   FIELD 10w01 PCE: Parity control enable
0x40004400 C   FIELD 11w01 WAKE: Receiver wakeup method
0x40004400 C   FIELD 12w01 M0: Word length
0x40004400 C   FIELD 13w01 MME: Mute mode enable
0x40004400 C   FIELD 14w01 CMIE: Character match interrupt enable
0x40004400 C   FIELD 15w01 OVER8: Oversampling mode
0x40004400 C   FIELD 16w05 DEDT: Driver Enable de-assertion time
0x40004400 C   FIELD 21w05 DEAT: Driver Enable assertion time
0x40004400 C   FIELD 26w01 RTOIE: Receiver timeout interrupt enable
0x40004400 C   FIELD 27w01 EOBIE: End of Block interrupt enable
0x40004400 C   FIELD 28w01 M1: Word length
0x40004400 C   FIELD 29w01 FIFOEN: FIFO mode enable
0x40004400 C   FIELD 30w01 TXFEIE: TXFIFO empty interrupt enable
0x40004400 C   FIELD 31w01 RXFFIE: RXFIFO Full interrupt enable
0x40004404 B  REGISTER CR2 (rw): Control register 2
0x40004404 C   FIELD 00w01 SLVEN: Synchronous Slave mode enable
0x40004404 C   FIELD 03w01 DIS_NSS: When the DSI_NSS bit is set, the NSS pin input is ignored
0x40004404 C   FIELD 04w01 ADDM7: 7-bit Address Detection/4-bit Address Detection
0x40004404 C   FIELD 05w01 LBDL: LIN break detection length
0x40004404 C   FIELD 06w01 LBDIE: LIN break detection interrupt enable
0x40004404 C   FIELD 08w01 LBCL: Last bit clock pulse
0x40004404 C   FIELD 09w01 CPHA: Clock phase
0x40004404 C   FIELD 10w01 CPOL: Clock polarity
0x40004404 C   FIELD 11w01 CLKEN: Clock enable
0x40004404 C   FIELD 12w02 STOP: STOP bits
0x40004404 C   FIELD 14w01 LINEN: LIN mode enable
0x40004404 C   FIELD 15w01 SWAP: Swap TX/RX pins
0x40004404 C   FIELD 16w01 RXINV: RX pin active level inversion
0x40004404 C   FIELD 17w01 TXINV: TX pin active level inversion
0x40004404 C   FIELD 18w01 DATAINV: Binary data inversion
0x40004404 C   FIELD 19w01 MSBFIRST: Most significant bit first
0x40004404 C   FIELD 20w01 ABREN: Auto baud rate enable
0x40004404 C   FIELD 21w02 ABRMOD: Auto baud rate mode
0x40004404 C   FIELD 23w01 RTOEN: Receiver timeout enable
0x40004404 C   FIELD 24w08 ADD: Address of the USART node
0x40004408 B  REGISTER CR3 (rw): Control register 3
0x40004408 C   FIELD 00w01 EIE: Error interrupt enable
0x40004408 C   FIELD 01w01 IREN: Ir mode enable
0x40004408 C   FIELD 02w01 IRLP: Ir low-power
0x40004408 C   FIELD 03w01 HDSEL: Half-duplex selection
0x40004408 C   FIELD 04w01 NACK: Smartcard NACK enable
0x40004408 C   FIELD 05w01 SCEN: Smartcard mode enable
0x40004408 C   FIELD 06w01 DMAR: DMA enable receiver
0x40004408 C   FIELD 07w01 DMAT: DMA enable transmitter
0x40004408 C   FIELD 08w01 RTSE: RTS enable
0x40004408 C   FIELD 09w01 CTSE: CTS enable
0x40004408 C   FIELD 10w01 CTSIE: CTS interrupt enable
0x40004408 C   FIELD 11w01 ONEBIT: One sample bit method enable
0x40004408 C   FIELD 12w01 OVRDIS: Overrun Disable
0x40004408 C   FIELD 13w01 DDRE: DMA Disable on Reception Error
0x40004408 C   FIELD 14w01 DEM: Driver enable mode
0x40004408 C   FIELD 15w01 DEP: Driver enable polarity selection
0x40004408 C   FIELD 17w03 SCARCNT: Smartcard auto-retry count
0x40004408 C   FIELD 20w02 WUS: Wakeup from Stop mode interrupt flag selection
0x40004408 C   FIELD 22w01 WUFIE: Wakeup from Stop mode interrupt enable
0x40004408 C   FIELD 23w01 TXFTIE: TXFIFO threshold interrupt enable
0x40004408 C   FIELD 24w01 TCBGTIE: Transmission Complete before guard time, interrupt enable
0x40004408 C   FIELD 25w03 RXFTCFG: Receive FIFO threshold configuration
0x40004408 C   FIELD 28w01 RXFTIE: RXFIFO threshold interrupt enable
0x40004408 C   FIELD 29w03 TXFTCFG: TXFIFO threshold configuration
0x4000440C B  REGISTER BRR (rw): Baud rate register
0x4000440C C   FIELD 00w16 BRR: DIV_Mantissa
0x40004410 B  REGISTER GTPR (rw): Guard time and prescaler register
0x40004410 C   FIELD 00w08 PSC: Prescaler value
0x40004410 C   FIELD 08w08 GT: Guard time value
0x40004414 B  REGISTER RTOR (rw): Receiver timeout register
0x40004414 C   FIELD 00w24 RTO: Receiver timeout value
0x40004414 C   FIELD 24w08 BLEN: Block Length
0x40004418 B  REGISTER RQR (wo): Request register
0x40004418 C   FIELD 00w01 ABRRQ: Auto baud rate request
0x40004418 C   FIELD 01w01 SBKRQ: Send break request
0x40004418 C   FIELD 02w01 MMRQ: Mute mode request
0x40004418 C   FIELD 03w01 RXFRQ: Receive data flush request
0x40004418 C   FIELD 04w01 TXFRQ: Transmit data flush request
0x4000441C B  REGISTER ISR (ro): Interrupt & status register
0x4000441C C   FIELD 00w01 PE: PE
0x4000441C C   FIELD 01w01 FE: FE
0x4000441C C   FIELD 02w01 NF: NF
0x4000441C C   FIELD 03w01 ORE: ORE
0x4000441C C   FIELD 04w01 IDLE: IDLE
0x4000441C C   FIELD 05w01 RXNE: RXNE
0x4000441C C   FIELD 06w01 TC: TC
0x4000441C C   FIELD 07w01 TXE: TXE
0x4000441C C   FIELD 08w01 LBDF: LBDF
0x4000441C C   FIELD 09w01 CTSIF: CTSIF
0x4000441C C   FIELD 10w01 CTS: CTS
0x4000441C C   FIELD 11w01 RTOF: RTOF
0x4000441C C   FIELD 12w01 EOBF: EOBF
0x4000441C C   FIELD 13w01 UDR: SPI slave underrun error flag
0x4000441C C   FIELD 14w01 ABRE: ABRE
0x4000441C C   FIELD 15w01 ABRF: ABRF
0x4000441C C   FIELD 16w01 BUSY: BUSY
0x4000441C C   FIELD 17w01 CMF: CMF
0x4000441C C   FIELD 18w01 SBKF: SBKF
0x4000441C C   FIELD 19w01 RWU: RWU
0x4000441C C   FIELD 20w01 WUF: WUF
0x4000441C C   FIELD 21w01 TEACK: TEACK
0x4000441C C   FIELD 22w01 REACK: REACK
0x4000441C C   FIELD 23w01 TXFE: TXFIFO Empty
0x4000441C C   FIELD 24w01 RXFF: RXFIFO Full
0x4000441C C   FIELD 25w01 TCBGT: Transmission complete before guard time flag
0x4000441C C   FIELD 26w01 RXFT: RXFIFO threshold flag
0x4000441C C   FIELD 27w01 TXFT: TXFIFO threshold flag
0x40004420 B  REGISTER ICR (wo): Interrupt flag clear register
0x40004420 C   FIELD 00w01 PECF: Parity error clear flag
0x40004420 C   FIELD 01w01 FECF: Framing error clear flag
0x40004420 C   FIELD 02w01 NCF: Noise detected clear flag
0x40004420 C   FIELD 03w01 ORECF: Overrun error clear flag
0x40004420 C   FIELD 04w01 IDLECF: Idle line detected clear flag
0x40004420 C   FIELD 05w01 TXFECF: TXFIFO empty clear flag
0x40004420 C   FIELD 06w01 TCCF: Transmission complete clear flag
0x40004420 C   FIELD 07w01 TCBGTCF: Transmission complete before Guard time clear flag
0x40004420 C   FIELD 08w01 LBDCF: LIN break detection clear flag
0x40004420 C   FIELD 09w01 CTSCF: CTS clear flag
0x40004420 C   FIELD 11w01 RTOCF: Receiver timeout clear flag
0x40004420 C   FIELD 12w01 EOBCF: End of block clear flag
0x40004420 C   FIELD 13w01 UDRCF: SPI slave underrun clear flag
0x40004420 C   FIELD 17w01 CMCF: Character match clear flag
0x40004420 C   FIELD 20w01 WUCF: Wakeup from Stop mode clear flag
0x40004424 B  REGISTER RDR (ro): Receive data register
0x40004424 C   FIELD 00w09 RDR: Receive data value
0x40004428 B  REGISTER TDR (rw): Transmit data register
0x40004428 C   FIELD 00w09 TDR: Transmit data value
0x4000442C B  REGISTER PRESC (rw): USART prescaler register
0x4000442C C   FIELD 00w04 PRESCALER: Clock prescaler
0x40004800 A PERIPHERAL USART3
0x40004800 B  REGISTER CR1 (rw): Control register 1
0x40004800 C   FIELD 00w01 UE: USART enable
0x40004800 C   FIELD 01w01 UESM: USART enable in Stop mode
0x40004800 C   FIELD 02w01 RE: Receiver enable
0x40004800 C   FIELD 03w01 TE: Transmitter enable
0x40004800 C   FIELD 04w01 IDLEIE: IDLE interrupt enable
0x40004800 C   FIELD 05w01 RXNEIE: RXNE interrupt enable
0x40004800 C   FIELD 06w01 TCIE: Transmission complete interrupt enable
0x40004800 C   FIELD 07w01 TXEIE: interrupt enable
0x40004800 C   FIELD 08w01 PEIE: PE interrupt enable
0x40004800 C   FIELD 09w01 PS: Parity selection
0x40004800 C   FIELD 10w01 PCE: Parity control enable
0x40004800 C   FIELD 11w01 WAKE: Receiver wakeup method
0x40004800 C   FIELD 12w01 M0: Word length
0x40004800 C   FIELD 13w01 MME: Mute mode enable
0x40004800 C   FIELD 14w01 CMIE: Character match interrupt enable
0x40004800 C   FIELD 15w01 OVER8: Oversampling mode
0x40004800 C   FIELD 16w05 DEDT: Driver Enable de-assertion time
0x40004800 C   FIELD 21w05 DEAT: Driver Enable assertion time
0x40004800 C   FIELD 26w01 RTOIE: Receiver timeout interrupt enable
0x40004800 C   FIELD 27w01 EOBIE: End of Block interrupt enable
0x40004800 C   FIELD 28w01 M1: Word length
0x40004800 C   FIELD 29w01 FIFOEN: FIFO mode enable
0x40004800 C   FIELD 30w01 TXFEIE: TXFIFO empty interrupt enable
0x40004800 C   FIELD 31w01 RXFFIE: RXFIFO Full interrupt enable
0x40004804 B  REGISTER CR2 (rw): Control register 2
0x40004804 C   FIELD 00w01 SLVEN: Synchronous Slave mode enable
0x40004804 C   FIELD 03w01 DIS_NSS: When the DSI_NSS bit is set, the NSS pin input is ignored
0x40004804 C   FIELD 04w01 ADDM7: 7-bit Address Detection/4-bit Address Detection
0x40004804 C   FIELD 05w01 LBDL: LIN break detection length
0x40004804 C   FIELD 06w01 LBDIE: LIN break detection interrupt enable
0x40004804 C   FIELD 08w01 LBCL: Last bit clock pulse
0x40004804 C   FIELD 09w01 CPHA: Clock phase
0x40004804 C   FIELD 10w01 CPOL: Clock polarity
0x40004804 C   FIELD 11w01 CLKEN: Clock enable
0x40004804 C   FIELD 12w02 STOP: STOP bits
0x40004804 C   FIELD 14w01 LINEN: LIN mode enable
0x40004804 C   FIELD 15w01 SWAP: Swap TX/RX pins
0x40004804 C   FIELD 16w01 RXINV: RX pin active level inversion
0x40004804 C   FIELD 17w01 TXINV: TX pin active level inversion
0x40004804 C   FIELD 18w01 DATAINV: Binary data inversion
0x40004804 C   FIELD 19w01 MSBFIRST: Most significant bit first
0x40004804 C   FIELD 20w01 ABREN: Auto baud rate enable
0x40004804 C   FIELD 21w02 ABRMOD: Auto baud rate mode
0x40004804 C   FIELD 23w01 RTOEN: Receiver timeout enable
0x40004804 C   FIELD 24w08 ADD: Address of the USART node
0x40004808 B  REGISTER CR3 (rw): Control register 3
0x40004808 C   FIELD 00w01 EIE: Error interrupt enable
0x40004808 C   FIELD 01w01 IREN: Ir mode enable
0x40004808 C   FIELD 02w01 IRLP: Ir low-power
0x40004808 C   FIELD 03w01 HDSEL: Half-duplex selection
0x40004808 C   FIELD 04w01 NACK: Smartcard NACK enable
0x40004808 C   FIELD 05w01 SCEN: Smartcard mode enable
0x40004808 C   FIELD 06w01 DMAR: DMA enable receiver
0x40004808 C   FIELD 07w01 DMAT: DMA enable transmitter
0x40004808 C   FIELD 08w01 RTSE: RTS enable
0x40004808 C   FIELD 09w01 CTSE: CTS enable
0x40004808 C   FIELD 10w01 CTSIE: CTS interrupt enable
0x40004808 C   FIELD 11w01 ONEBIT: One sample bit method enable
0x40004808 C   FIELD 12w01 OVRDIS: Overrun Disable
0x40004808 C   FIELD 13w01 DDRE: DMA Disable on Reception Error
0x40004808 C   FIELD 14w01 DEM: Driver enable mode
0x40004808 C   FIELD 15w01 DEP: Driver enable polarity selection
0x40004808 C   FIELD 17w03 SCARCNT: Smartcard auto-retry count
0x40004808 C   FIELD 20w02 WUS: Wakeup from Stop mode interrupt flag selection
0x40004808 C   FIELD 22w01 WUFIE: Wakeup from Stop mode interrupt enable
0x40004808 C   FIELD 23w01 TXFTIE: TXFIFO threshold interrupt enable
0x40004808 C   FIELD 24w01 TCBGTIE: Transmission Complete before guard time, interrupt enable
0x40004808 C   FIELD 25w03 RXFTCFG: Receive FIFO threshold configuration
0x40004808 C   FIELD 28w01 RXFTIE: RXFIFO threshold interrupt enable
0x40004808 C   FIELD 29w03 TXFTCFG: TXFIFO threshold configuration
0x4000480C B  REGISTER BRR (rw): Baud rate register
0x4000480C C   FIELD 00w16 BRR: DIV_Mantissa
0x40004810 B  REGISTER GTPR (rw): Guard time and prescaler register
0x40004810 C   FIELD 00w08 PSC: Prescaler value
0x40004810 C   FIELD 08w08 GT: Guard time value
0x40004814 B  REGISTER RTOR (rw): Receiver timeout register
0x40004814 C   FIELD 00w24 RTO: Receiver timeout value
0x40004814 C   FIELD 24w08 BLEN: Block Length
0x40004818 B  REGISTER RQR (wo): Request register
0x40004818 C   FIELD 00w01 ABRRQ: Auto baud rate request
0x40004818 C   FIELD 01w01 SBKRQ: Send break request
0x40004818 C   FIELD 02w01 MMRQ: Mute mode request
0x40004818 C   FIELD 03w01 RXFRQ: Receive data flush request
0x40004818 C   FIELD 04w01 TXFRQ: Transmit data flush request
0x4000481C B  REGISTER ISR (ro): Interrupt & status register
0x4000481C C   FIELD 00w01 PE: PE
0x4000481C C   FIELD 01w01 FE: FE
0x4000481C C   FIELD 02w01 NF: NF
0x4000481C C   FIELD 03w01 ORE: ORE
0x4000481C C   FIELD 04w01 IDLE: IDLE
0x4000481C C   FIELD 05w01 RXNE: RXNE
0x4000481C C   FIELD 06w01 TC: TC
0x4000481C C   FIELD 07w01 TXE: TXE
0x4000481C C   FIELD 08w01 LBDF: LBDF
0x4000481C C   FIELD 09w01 CTSIF: CTSIF
0x4000481C C   FIELD 10w01 CTS: CTS
0x4000481C C   FIELD 11w01 RTOF: RTOF
0x4000481C C   FIELD 12w01 EOBF: EOBF
0x4000481C C   FIELD 13w01 UDR: SPI slave underrun error flag
0x4000481C C   FIELD 14w01 ABRE: ABRE
0x4000481C C   FIELD 15w01 ABRF: ABRF
0x4000481C C   FIELD 16w01 BUSY: BUSY
0x4000481C C   FIELD 17w01 CMF: CMF
0x4000481C C   FIELD 18w01 SBKF: SBKF
0x4000481C C   FIELD 19w01 RWU: RWU
0x4000481C C   FIELD 20w01 WUF: WUF
0x4000481C C   FIELD 21w01 TEACK: TEACK
0x4000481C C   FIELD 22w01 REACK: REACK
0x4000481C C   FIELD 23w01 TXFE: TXFIFO Empty
0x4000481C C   FIELD 24w01 RXFF: RXFIFO Full
0x4000481C C   FIELD 25w01 TCBGT: Transmission complete before guard time flag
0x4000481C C   FIELD 26w01 RXFT: RXFIFO threshold flag
0x4000481C C   FIELD 27w01 TXFT: TXFIFO threshold flag
0x40004820 B  REGISTER ICR (wo): Interrupt flag clear register
0x40004820 C   FIELD 00w01 PECF: Parity error clear flag
0x40004820 C   FIELD 01w01 FECF: Framing error clear flag
0x40004820 C   FIELD 02w01 NCF: Noise detected clear flag
0x40004820 C   FIELD 03w01 ORECF: Overrun error clear flag
0x40004820 C   FIELD 04w01 IDLECF: Idle line detected clear flag
0x40004820 C   FIELD 05w01 TXFECF: TXFIFO empty clear flag
0x40004820 C   FIELD 06w01 TCCF: Transmission complete clear flag
0x40004820 C   FIELD 07w01 TCBGTCF: Transmission complete before Guard time clear flag
0x40004820 C   FIELD 08w01 LBDCF: LIN break detection clear flag
0x40004820 C   FIELD 09w01 CTSCF: CTS clear flag
0x40004820 C   FIELD 11w01 RTOCF: Receiver timeout clear flag
0x40004820 C   FIELD 12w01 EOBCF: End of block clear flag
0x40004820 C   FIELD 13w01 UDRCF: SPI slave underrun clear flag
0x40004820 C   FIELD 17w01 CMCF: Character match clear flag
0x40004820 C   FIELD 20w01 WUCF: Wakeup from Stop mode clear flag
0x40004824 B  REGISTER RDR (ro): Receive data register
0x40004824 C   FIELD 00w09 RDR: Receive data value
0x40004828 B  REGISTER TDR (rw): Transmit data register
0x40004828 C   FIELD 00w09 TDR: Transmit data value
0x4000482C B  REGISTER PRESC (rw): USART prescaler register
0x4000482C C   FIELD 00w04 PRESCALER: Clock prescaler
0x40004C00 A PERIPHERAL UART4
0x40004C00 B  REGISTER CR1 (rw): Control register 1
0x40004C00 C   FIELD 00w01 UE: USART enable
0x40004C00 C   FIELD 01w01 UESM: USART enable in Stop mode
0x40004C00 C   FIELD 02w01 RE: Receiver enable
0x40004C00 C   FIELD 03w01 TE: Transmitter enable
0x40004C00 C   FIELD 04w01 IDLEIE: IDLE interrupt enable
0x40004C00 C   FIELD 05w01 RXNEIE: RXNE interrupt enable
0x40004C00 C   FIELD 06w01 TCIE: Transmission complete interrupt enable
0x40004C00 C   FIELD 07w01 TXEIE: interrupt enable
0x40004C00 C   FIELD 08w01 PEIE: PE interrupt enable
0x40004C00 C   FIELD 09w01 PS: Parity selection
0x40004C00 C   FIELD 10w01 PCE: Parity control enable
0x40004C00 C   FIELD 11w01 WAKE: Receiver wakeup method
0x40004C00 C   FIELD 12w01 M0: Word length
0x40004C00 C   FIELD 13w01 MME: Mute mode enable
0x40004C00 C   FIELD 14w01 CMIE: Character match interrupt enable
0x40004C00 C   FIELD 15w01 OVER8: Oversampling mode
0x40004C00 C   FIELD 16w05 DEDT: Driver Enable de-assertion time
0x40004C00 C   FIELD 21w05 DEAT: Driver Enable assertion time
0x40004C00 C   FIELD 26w01 RTOIE: Receiver timeout interrupt enable
0x40004C00 C   FIELD 27w01 EOBIE: End of Block interrupt enable
0x40004C00 C   FIELD 28w01 M1: Word length
0x40004C00 C   FIELD 29w01 FIFOEN: FIFO mode enable
0x40004C00 C   FIELD 30w01 TXFEIE: TXFIFO empty interrupt enable
0x40004C00 C   FIELD 31w01 RXFFIE: RXFIFO Full interrupt enable
0x40004C04 B  REGISTER CR2 (rw): Control register 2
0x40004C04 C   FIELD 00w01 SLVEN: Synchronous Slave mode enable
0x40004C04 C   FIELD 03w01 DIS_NSS: When the DSI_NSS bit is set, the NSS pin input is ignored
0x40004C04 C   FIELD 04w01 ADDM7: 7-bit Address Detection/4-bit Address Detection
0x40004C04 C   FIELD 05w01 LBDL: LIN break detection length
0x40004C04 C   FIELD 06w01 LBDIE: LIN break detection interrupt enable
0x40004C04 C   FIELD 08w01 LBCL: Last bit clock pulse
0x40004C04 C   FIELD 09w01 CPHA: Clock phase
0x40004C04 C   FIELD 10w01 CPOL: Clock polarity
0x40004C04 C   FIELD 11w01 CLKEN: Clock enable
0x40004C04 C   FIELD 12w02 STOP: STOP bits
0x40004C04 C   FIELD 14w01 LINEN: LIN mode enable
0x40004C04 C   FIELD 15w01 SWAP: Swap TX/RX pins
0x40004C04 C   FIELD 16w01 RXINV: RX pin active level inversion
0x40004C04 C   FIELD 17w01 TXINV: TX pin active level inversion
0x40004C04 C   FIELD 18w01 DATAINV: Binary data inversion
0x40004C04 C   FIELD 19w01 MSBFIRST: Most significant bit first
0x40004C04 C   FIELD 20w01 ABREN: Auto baud rate enable
0x40004C04 C   FIELD 21w02 ABRMOD: Auto baud rate mode
0x40004C04 C   FIELD 23w01 RTOEN: Receiver timeout enable
0x40004C04 C   FIELD 24w08 ADD: Address of the USART node
0x40004C08 B  REGISTER CR3 (rw): Control register 3
0x40004C08 C   FIELD 00w01 EIE: Error interrupt enable
0x40004C08 C   FIELD 01w01 IREN: Ir mode enable
0x40004C08 C   FIELD 02w01 IRLP: Ir low-power
0x40004C08 C   FIELD 03w01 HDSEL: Half-duplex selection
0x40004C08 C   FIELD 04w01 NACK: Smartcard NACK enable
0x40004C08 C   FIELD 05w01 SCEN: Smartcard mode enable
0x40004C08 C   FIELD 06w01 DMAR: DMA enable receiver
0x40004C08 C   FIELD 07w01 DMAT: DMA enable transmitter
0x40004C08 C   FIELD 08w01 RTSE: RTS enable
0x40004C08 C   FIELD 09w01 CTSE: CTS enable
0x40004C08 C   FIELD 10w01 CTSIE: CTS interrupt enable
0x40004C08 C   FIELD 11w01 ONEBIT: One sample bit method enable
0x40004C08 C   FIELD 12w01 OVRDIS: Overrun Disable
0x40004C08 C   FIELD 13w01 DDRE: DMA Disable on Reception Error
0x40004C08 C   FIELD 14w01 DEM: Driver enable mode
0x40004C08 C   FIELD 15w01 DEP: Driver enable polarity selection
0x40004C08 C   FIELD 17w03 SCARCNT: Smartcard auto-retry count
0x40004C08 C   FIELD 20w02 WUS: Wakeup from Stop mode interrupt flag selection
0x40004C08 C   FIELD 22w01 WUFIE: Wakeup from Stop mode interrupt enable
0x40004C08 C   FIELD 23w01 TXFTIE: TXFIFO threshold interrupt enable
0x40004C08 C   FIELD 24w01 TCBGTIE: Transmission Complete before guard time, interrupt enable
0x40004C08 C   FIELD 25w03 RXFTCFG: Receive FIFO threshold configuration
0x40004C08 C   FIELD 28w01 RXFTIE: RXFIFO threshold interrupt enable
0x40004C08 C   FIELD 29w03 TXFTCFG: TXFIFO threshold configuration
0x40004C0C B  REGISTER BRR (rw): Baud rate register
0x40004C0C C   FIELD 00w16 BRR: DIV_Mantissa
0x40004C10 B  REGISTER GTPR (rw): Guard time and prescaler register
0x40004C10 C   FIELD 00w08 PSC: Prescaler value
0x40004C10 C   FIELD 08w08 GT: Guard time value
0x40004C14 B  REGISTER RTOR (rw): Receiver timeout register
0x40004C14 C   FIELD 00w24 RTO: Receiver timeout value
0x40004C14 C   FIELD 24w08 BLEN: Block Length
0x40004C18 B  REGISTER RQR (wo): Request register
0x40004C18 C   FIELD 00w01 ABRRQ: Auto baud rate request
0x40004C18 C   FIELD 01w01 SBKRQ: Send break request
0x40004C18 C   FIELD 02w01 MMRQ: Mute mode request
0x40004C18 C   FIELD 03w01 RXFRQ: Receive data flush request
0x40004C18 C   FIELD 04w01 TXFRQ: Transmit data flush request
0x40004C1C B  REGISTER ISR (ro): Interrupt & status register
0x40004C1C C   FIELD 00w01 PE: PE
0x40004C1C C   FIELD 01w01 FE: FE
0x40004C1C C   FIELD 02w01 NF: NF
0x40004C1C C   FIELD 03w01 ORE: ORE
0x40004C1C C   FIELD 04w01 IDLE: IDLE
0x40004C1C C   FIELD 05w01 RXNE: RXNE
0x40004C1C C   FIELD 06w01 TC: TC
0x40004C1C C   FIELD 07w01 TXE: TXE
0x40004C1C C   FIELD 08w01 LBDF: LBDF
0x40004C1C C   FIELD 09w01 CTSIF: CTSIF
0x40004C1C C   FIELD 10w01 CTS: CTS
0x40004C1C C   FIELD 11w01 RTOF: RTOF
0x40004C1C C   FIELD 12w01 EOBF: EOBF
0x40004C1C C   FIELD 13w01 UDR: SPI slave underrun error flag
0x40004C1C C   FIELD 14w01 ABRE: ABRE
0x40004C1C C   FIELD 15w01 ABRF: ABRF
0x40004C1C C   FIELD 16w01 BUSY: BUSY
0x40004C1C C   FIELD 17w01 CMF: CMF
0x40004C1C C   FIELD 18w01 SBKF: SBKF
0x40004C1C C   FIELD 19w01 RWU: RWU
0x40004C1C C   FIELD 20w01 WUF: WUF
0x40004C1C C   FIELD 21w01 TEACK: TEACK
0x40004C1C C   FIELD 22w01 REACK: REACK
0x40004C1C C   FIELD 23w01 TXFE: TXFIFO Empty
0x40004C1C C   FIELD 24w01 RXFF: RXFIFO Full
0x40004C1C C   FIELD 25w01 TCBGT: Transmission complete before guard time flag
0x40004C1C C   FIELD 26w01 RXFT: RXFIFO threshold flag
0x40004C1C C   FIELD 27w01 TXFT: TXFIFO threshold flag
0x40004C20 B  REGISTER ICR (wo): Interrupt flag clear register
0x40004C20 C   FIELD 00w01 PECF: Parity error clear flag
0x40004C20 C   FIELD 01w01 FECF: Framing error clear flag
0x40004C20 C   FIELD 02w01 NCF: Noise detected clear flag
0x40004C20 C   FIELD 03w01 ORECF: Overrun error clear flag
0x40004C20 C   FIELD 04w01 IDLECF: Idle line detected clear flag
0x40004C20 C   FIELD 05w01 TXFECF: TXFIFO empty clear flag
0x40004C20 C   FIELD 06w01 TCCF: Transmission complete clear flag
0x40004C20 C   FIELD 07w01 TCBGTCF: Transmission complete before Guard time clear flag
0x40004C20 C   FIELD 08w01 LBDCF: LIN break detection clear flag
0x40004C20 C   FIELD 09w01 CTSCF: CTS clear flag
0x40004C20 C   FIELD 11w01 RTOCF: Receiver timeout clear flag
0x40004C20 C   FIELD 12w01 EOBCF: End of block clear flag
0x40004C20 C   FIELD 13w01 UDRCF: SPI slave underrun clear flag
0x40004C20 C   FIELD 17w01 CMCF: Character match clear flag
0x40004C20 C   FIELD 20w01 WUCF: Wakeup from Stop mode clear flag
0x40004C24 B  REGISTER RDR (ro): Receive data register
0x40004C24 C   FIELD 00w09 RDR: Receive data value
0x40004C28 B  REGISTER TDR (rw): Transmit data register
0x40004C28 C   FIELD 00w09 TDR: Transmit data value
0x40004C2C B  REGISTER PRESC (rw): USART prescaler register
0x40004C2C C   FIELD 00w04 PRESCALER: Clock prescaler
0x40005000 A PERIPHERAL UART5
0x40005000 B  REGISTER CR1 (rw): Control register 1
0x40005000 C   FIELD 00w01 UE: USART enable
0x40005000 C   FIELD 01w01 UESM: USART enable in Stop mode
0x40005000 C   FIELD 02w01 RE: Receiver enable
0x40005000 C   FIELD 03w01 TE: Transmitter enable
0x40005000 C   FIELD 04w01 IDLEIE: IDLE interrupt enable
0x40005000 C   FIELD 05w01 RXNEIE: RXNE interrupt enable
0x40005000 C   FIELD 06w01 TCIE: Transmission complete interrupt enable
0x40005000 C   FIELD 07w01 TXEIE: interrupt enable
0x40005000 C   FIELD 08w01 PEIE: PE interrupt enable
0x40005000 C   FIELD 09w01 PS: Parity selection
0x40005000 C   FIELD 10w01 PCE: Parity control enable
0x40005000 C   FIELD 11w01 WAKE: Receiver wakeup method
0x40005000 C   FIELD 12w01 M0: Word length
0x40005000 C   FIELD 13w01 MME: Mute mode enable
0x40005000 C   FIELD 14w01 CMIE: Character match interrupt enable
0x40005000 C   FIELD 15w01 OVER8: Oversampling mode
0x40005000 C   FIELD 16w05 DEDT: Driver Enable de-assertion time
0x40005000 C   FIELD 21w05 DEAT: Driver Enable assertion time
0x40005000 C   FIELD 26w01 RTOIE: Receiver timeout interrupt enable
0x40005000 C   FIELD 27w01 EOBIE: End of Block interrupt enable
0x40005000 C   FIELD 28w01 M1: Word length
0x40005000 C   FIELD 29w01 FIFOEN: FIFO mode enable
0x40005000 C   FIELD 30w01 TXFEIE: TXFIFO empty interrupt enable
0x40005000 C   FIELD 31w01 RXFFIE: RXFIFO Full interrupt enable
0x40005004 B  REGISTER CR2 (rw): Control register 2
0x40005004 C   FIELD 00w01 SLVEN: Synchronous Slave mode enable
0x40005004 C   FIELD 03w01 DIS_NSS: When the DSI_NSS bit is set, the NSS pin input is ignored
0x40005004 C   FIELD 04w01 ADDM7: 7-bit Address Detection/4-bit Address Detection
0x40005004 C   FIELD 05w01 LBDL: LIN break detection length
0x40005004 C   FIELD 06w01 LBDIE: LIN break detection interrupt enable
0x40005004 C   FIELD 08w01 LBCL: Last bit clock pulse
0x40005004 C   FIELD 09w01 CPHA: Clock phase
0x40005004 C   FIELD 10w01 CPOL: Clock polarity
0x40005004 C   FIELD 11w01 CLKEN: Clock enable
0x40005004 C   FIELD 12w02 STOP: STOP bits
0x40005004 C   FIELD 14w01 LINEN: LIN mode enable
0x40005004 C   FIELD 15w01 SWAP: Swap TX/RX pins
0x40005004 C   FIELD 16w01 RXINV: RX pin active level inversion
0x40005004 C   FIELD 17w01 TXINV: TX pin active level inversion
0x40005004 C   FIELD 18w01 DATAINV: Binary data inversion
0x40005004 C   FIELD 19w01 MSBFIRST: Most significant bit first
0x40005004 C   FIELD 20w01 ABREN: Auto baud rate enable
0x40005004 C   FIELD 21w02 ABRMOD: Auto baud rate mode
0x40005004 C   FIELD 23w01 RTOEN: Receiver timeout enable
0x40005004 C   FIELD 24w08 ADD: Address of the USART node
0x40005008 B  REGISTER CR3 (rw): Control register 3
0x40005008 C   FIELD 00w01 EIE: Error interrupt enable
0x40005008 C   FIELD 01w01 IREN: Ir mode enable
0x40005008 C   FIELD 02w01 IRLP: Ir low-power
0x40005008 C   FIELD 03w01 HDSEL: Half-duplex selection
0x40005008 C   FIELD 04w01 NACK: Smartcard NACK enable
0x40005008 C   FIELD 05w01 SCEN: Smartcard mode enable
0x40005008 C   FIELD 06w01 DMAR: DMA enable receiver
0x40005008 C   FIELD 07w01 DMAT: DMA enable transmitter
0x40005008 C   FIELD 08w01 RTSE: RTS enable
0x40005008 C   FIELD 09w01 CTSE: CTS enable
0x40005008 C   FIELD 10w01 CTSIE: CTS interrupt enable
0x40005008 C   FIELD 11w01 ONEBIT: One sample bit method enable
0x40005008 C   FIELD 12w01 OVRDIS: Overrun Disable
0x40005008 C   FIELD 13w01 DDRE: DMA Disable on Reception Error
0x40005008 C   FIELD 14w01 DEM: Driver enable mode
0x40005008 C   FIELD 15w01 DEP: Driver enable polarity selection
0x40005008 C   FIELD 17w03 SCARCNT: Smartcard auto-retry count
0x40005008 C   FIELD 20w02 WUS: Wakeup from Stop mode interrupt flag selection
0x40005008 C   FIELD 22w01 WUFIE: Wakeup from Stop mode interrupt enable
0x40005008 C   FIELD 23w01 TXFTIE: TXFIFO threshold interrupt enable
0x40005008 C   FIELD 24w01 TCBGTIE: Transmission Complete before guard time, interrupt enable
0x40005008 C   FIELD 25w03 RXFTCFG: Receive FIFO threshold configuration
0x40005008 C   FIELD 28w01 RXFTIE: RXFIFO threshold interrupt enable
0x40005008 C   FIELD 29w03 TXFTCFG: TXFIFO threshold configuration
0x4000500C B  REGISTER BRR (rw): Baud rate register
0x4000500C C   FIELD 00w16 BRR: DIV_Mantissa
0x40005010 B  REGISTER GTPR (rw): Guard time and prescaler register
0x40005010 C   FIELD 00w08 PSC: Prescaler value
0x40005010 C   FIELD 08w08 GT: Guard time value
0x40005014 B  REGISTER RTOR (rw): Receiver timeout register
0x40005014 C   FIELD 00w24 RTO: Receiver timeout value
0x40005014 C   FIELD 24w08 BLEN: Block Length
0x40005018 B  REGISTER RQR (wo): Request register
0x40005018 C   FIELD 00w01 ABRRQ: Auto baud rate request
0x40005018 C   FIELD 01w01 SBKRQ: Send break request
0x40005018 C   FIELD 02w01 MMRQ: Mute mode request
0x40005018 C   FIELD 03w01 RXFRQ: Receive data flush request
0x40005018 C   FIELD 04w01 TXFRQ: Transmit data flush request
0x4000501C B  REGISTER ISR (ro): Interrupt & status register
0x4000501C C   FIELD 00w01 PE: PE
0x4000501C C   FIELD 01w01 FE: FE
0x4000501C C   FIELD 02w01 NF: NF
0x4000501C C   FIELD 03w01 ORE: ORE
0x4000501C C   FIELD 04w01 IDLE: IDLE
0x4000501C C   FIELD 05w01 RXNE: RXNE
0x4000501C C   FIELD 06w01 TC: TC
0x4000501C C   FIELD 07w01 TXE: TXE
0x4000501C C   FIELD 08w01 LBDF: LBDF
0x4000501C C   FIELD 09w01 CTSIF: CTSIF
0x4000501C C   FIELD 10w01 CTS: CTS
0x4000501C C   FIELD 11w01 RTOF: RTOF
0x4000501C C   FIELD 12w01 EOBF: EOBF
0x4000501C C   FIELD 13w01 UDR: SPI slave underrun error flag
0x4000501C C   FIELD 14w01 ABRE: ABRE
0x4000501C C   FIELD 15w01 ABRF: ABRF
0x4000501C C   FIELD 16w01 BUSY: BUSY
0x4000501C C   FIELD 17w01 CMF: CMF
0x4000501C C   FIELD 18w01 SBKF: SBKF
0x4000501C C   FIELD 19w01 RWU: RWU
0x4000501C C   FIELD 20w01 WUF: WUF
0x4000501C C   FIELD 21w01 TEACK: TEACK
0x4000501C C   FIELD 22w01 REACK: REACK
0x4000501C C   FIELD 23w01 TXFE: TXFIFO Empty
0x4000501C C   FIELD 24w01 RXFF: RXFIFO Full
0x4000501C C   FIELD 25w01 TCBGT: Transmission complete before guard time flag
0x4000501C C   FIELD 26w01 RXFT: RXFIFO threshold flag
0x4000501C C   FIELD 27w01 TXFT: TXFIFO threshold flag
0x40005020 B  REGISTER ICR (wo): Interrupt flag clear register
0x40005020 C   FIELD 00w01 PECF: Parity error clear flag
0x40005020 C   FIELD 01w01 FECF: Framing error clear flag
0x40005020 C   FIELD 02w01 NCF: Noise detected clear flag
0x40005020 C   FIELD 03w01 ORECF: Overrun error clear flag
0x40005020 C   FIELD 04w01 IDLECF: Idle line detected clear flag
0x40005020 C   FIELD 05w01 TXFECF: TXFIFO empty clear flag
0x40005020 C   FIELD 06w01 TCCF: Transmission complete clear flag
0x40005020 C   FIELD 07w01 TCBGTCF: Transmission complete before Guard time clear flag
0x40005020 C   FIELD 08w01 LBDCF: LIN break detection clear flag
0x40005020 C   FIELD 09w01 CTSCF: CTS clear flag
0x40005020 C   FIELD 11w01 RTOCF: Receiver timeout clear flag
0x40005020 C   FIELD 12w01 EOBCF: End of block clear flag
0x40005020 C   FIELD 13w01 UDRCF: SPI slave underrun clear flag
0x40005020 C   FIELD 17w01 CMCF: Character match clear flag
0x40005020 C   FIELD 20w01 WUCF: Wakeup from Stop mode clear flag
0x40005024 B  REGISTER RDR (ro): Receive data register
0x40005024 C   FIELD 00w09 RDR: Receive data value
0x40005028 B  REGISTER TDR (rw): Transmit data register
0x40005028 C   FIELD 00w09 TDR: Transmit data value
0x4000502C B  REGISTER PRESC (rw): USART prescaler register
0x4000502C C   FIELD 00w04 PRESCALER: Clock prescaler
0x40005400 A PERIPHERAL I2C1
0x40005400 B  REGISTER CR1 (rw): Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.
0x40005400 C   FIELD 00w01 PE: Peripheral enable Note: When PE=0, the I2C SCL and SDA lines are released. Internal state machines and status bits are put back to their reset value. When cleared, PE must be kept low for at least 3 APB clock cycles.
0x40005400 C   FIELD 01w01 TXIE: TX Interrupt enable
0x40005400 C   FIELD 02w01 RXIE: RX Interrupt enable
0x40005400 C   FIELD 03w01 ADDRIE: Address match Interrupt enable (slave only)
0x40005400 C   FIELD 04w01 NACKIE: Not acknowledge received Interrupt enable
0x40005400 C   FIELD 05w01 STOPIE: STOP detection Interrupt enable
0x40005400 C   FIELD 06w01 TCIE: Transfer Complete interrupt enable Note: Any of these events will generate an interrupt: Transfer Complete (TC) Transfer Complete Reload (TCR)
0x40005400 C   FIELD 07w01 ERRIE: Error interrupts enable Note: Any of these errors generate an interrupt: Arbitration Loss (ARLO) Bus Error detection (BERR) Overrun/Underrun (OVR) Timeout detection (TIMEOUT) PEC error detection (PECERR) Alert pin event detection (ALERT)
0x40005400 C   FIELD 08w04 DNF: Digital noise filter These bits are used to configure the digital noise filter on SDA and SCL input. The digital filter will filter spikes with a length of up to DNF[3:0] * tI2CCLK ... Note: If the analog filter is also enabled, the digital filter is added to the analog filter. This filter can only be programmed when the I2C is disabled (PE = 0).
0x40005400 C   FIELD 12w01 ANFOFF: Analog noise filter OFF Note: This bit can only be programmed when the I2C is disabled (PE = 0).
0x40005400 C   FIELD 14w01 TXDMAEN: DMA transmission requests enable
0x40005400 C   FIELD 15w01 RXDMAEN: DMA reception requests enable
0x40005400 C   FIELD 16w01 SBC: Slave byte control This bit is used to enable hardware byte control in slave mode.
0x40005400 C   FIELD 17w01 NOSTRETCH: Clock stretching disable This bit is used to disable clock stretching in slave mode. It must be kept cleared in master mode. Note: This bit can only be programmed when the I2C is disabled (PE = 0).
0x40005400 C   FIELD 18w01 WUPEN: Wakeup from Stop mode enable Note: If the Wakeup from Stop mode feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation. Note: WUPEN can be set only when DNF = 0000
0x40005400 C   FIELD 19w01 GCEN: General call enable
0x40005400 C   FIELD 20w01 SMBHEN: SMBus Host address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005400 C   FIELD 21w01 SMBDEN: SMBus Device Default address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005400 C   FIELD 22w01 ALERTEN: SMBus alert enable Device mode (SMBHEN=0): Host mode (SMBHEN=1): Note: When ALERTEN=0, the SMBA pin can be used as a standard GPIO. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005400 C   FIELD 23w01 PECEN: PEC enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005404 B  REGISTER CR2 (rw): Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.
0x40005404 C   FIELD 00w10 SADD: Slave address bit 0 (master mode) In 7-bit addressing mode (ADD10 = 0): This bit is dont care In 10-bit addressing mode (ADD10 = 1): This bit should be written with bit 0 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed.
0x40005404 C   FIELD 10w01 RD_WRN: Transfer direction (master mode) Note: Changing this bit when the START bit is set is not allowed.
0x40005404 C   FIELD 11w01 ADD10: 10-bit addressing mode (master mode) Note: Changing this bit when the START bit is set is not allowed.
0x40005404 C   FIELD 12w01 HEAD10R: 10-bit address header only read direction (master receiver mode) Note: Changing this bit when the START bit is set is not allowed.
0x40005404 C   FIELD 13w01 START: Start generation This bit is set by software, and cleared by hardware after the Start followed by the address sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0. It can also be cleared by software by writing 1 to the ADDRCF bit in the I2C_ICR register. If the I2C is already in master mode with AUTOEND = 0, setting this bit generates a Repeated Start condition when RELOAD=0, after the end of the NBYTES transfer. Otherwise setting this bit will generate a START condition once the bus is free. Note: Writing 0 to this bit has no effect. The START bit can be set even if the bus is BUSY or I2C is in slave mode. This bit has no effect when RELOAD is set.
0x40005404 C   FIELD 14w01 STOP: Stop generation (master mode) The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE = 0. In Master Mode: Note: Writing 0 to this bit has no effect.
0x40005404 C   FIELD 15w01 NACK: NACK generation (slave mode) The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. Note: Writing 0 to this bit has no effect. This bit is used in slave mode only: in master receiver mode, NACK is automatically generated after last byte preceding STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in slave receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value.
0x40005404 C   FIELD 16w08 NBYTES: Number of bytes The number of bytes to be transmitted/received is programmed there. This field is dont care in slave mode with SBC=0. Note: Changing these bits when the START bit is set is not allowed.
0x40005404 C   FIELD 24w01 RELOAD: NBYTES reload mode This bit is set and cleared by software.
0x40005404 C   FIELD 25w01 AUTOEND: Automatic end mode (master mode) This bit is set and cleared by software. Note: This bit has no effect in slave mode or when the RELOAD bit is set.
0x40005404 C   FIELD 26w01 PECBYTE: Packet error checking byte This bit is set by software, and cleared by hardware when the PEC is transferred, or when a STOP condition or an Address matched is received, also when PE=0. Note: Writing 0 to this bit has no effect. This bit has no effect when RELOAD is set. This bit has no effect is slave mode when SBC=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005408 B  REGISTER OAR1 (rw): Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.
0x40005408 C   FIELD 00w10 OA1: Interface address 7-bit addressing mode: dont care 10-bit addressing mode: bits 9:8 of address Note: These bits can be written only when OA1EN=0. OA1[7:1]: Interface address Bits 7:1 of address Note: These bits can be written only when OA1EN=0. OA1[0]: Interface address 7-bit addressing mode: dont care 10-bit addressing mode: bit 0 of address Note: This bit can be written only when OA1EN=0.
0x40005408 C   FIELD 10w01 OA1MODE: Own Address 1 10-bit mode Note: This bit can be written only when OA1EN=0.
0x40005408 C   FIELD 15w01 OA1EN: Own Address 1 enable
0x4000540C B  REGISTER OAR2 (rw): Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.
0x4000540C C   FIELD 01w07 OA2: Interface address bits 7:1 of address Note: These bits can be written only when OA2EN=0.
0x4000540C C   FIELD 08w03 OA2MSK: Own Address 2 masks Note: These bits can be written only when OA2EN=0. As soon as OA2MSK is not equal to 0, the reserved I2C addresses (0b0000xxx and 0b1111xxx) are not acknowledged even if the comparison matches.
0x4000540C C   FIELD 15w01 OA2EN: Own Address 2 enable
0x40005410 B  REGISTER TIMINGR (rw): Access: No wait states
0x40005410 C   FIELD 00w08 SCLL: SCL low period (master mode) This field is used to generate the SCL low period in master mode. tSCLL = (SCLL+1) x tPRESC Note: SCLL is also used to generate tBUF and tSU:STA timings.
0x40005410 C   FIELD 08w08 SCLH: SCL high period (master mode) This field is used to generate the SCL high period in master mode. tSCLH = (SCLH+1) x tPRESC Note: SCLH is also used to generate tSU:STO and tHD:STA timing.
0x40005410 C   FIELD 16w04 SDADEL: Data hold time This field is used to generate the delay tSDADEL between SCL falling edge and SDA edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during tSDADEL. tSDADEL= SDADEL x tPRESC Note: SDADEL is used to generate tHD:DAT timing.
0x40005410 C   FIELD 20w04 SCLDEL: Data setup time This field is used to generate a delay tSCLDEL between SDA edge and SCL rising edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during tSCLDEL. tSCLDEL = (SCLDEL+1) x tPRESC Note: tSCLDEL is used to generate tSU:DAT timing.
0x40005410 C   FIELD 28w04 PRESC: Timing prescaler This field is used to prescale I2CCLK in order to generate the clock period tPRESC used for data setup and hold counters (refer to I2C timings on page9) and for SCL high and low level counters (refer to I2C master initialization on page24). tPRESC = (PRESC+1) x tI2CCLK
0x40005414 B  REGISTER TIMEOUTR (rw): Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.
0x40005414 C   FIELD 00w12 TIMEOUTA: Bus Timeout A This field is used to configure: The SCL low timeout condition tTIMEOUT when TIDLE=0 tTIMEOUT= (TIMEOUTA+1) x 2048 x tI2CCLK The bus idle condition (both SCL and SDA high) when TIDLE=1 tIDLE= (TIMEOUTA+1) x 4 x tI2CCLK Note: These bits can be written only when TIMOUTEN=0.
0x40005414 C   FIELD 12w01 TIDLE: Idle clock timeout detection Note: This bit can be written only when TIMOUTEN=0.
0x40005414 C   FIELD 15w01 TIMOUTEN: Clock timeout enable
0x40005414 C   FIELD 16w12 TIMEOUTB: Bus timeout B This field is used to configure the cumulative clock extension timeout: In master mode, the master cumulative clock low extend time (tLOW:MEXT) is detected In slave mode, the slave cumulative clock low extend time (tLOW:SEXT) is detected tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK Note: These bits can be written only when TEXTEN=0.
0x40005414 C   FIELD 31w01 TEXTEN: Extended clock timeout enable
0x40005418 B  REGISTER ISR: Access: No wait states
0x40005418 C   FIELD 00w01 TXE (rw): Transmit data register empty (transmitters) This bit is set by hardware when the I2C_TXDR register is empty. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software in order to flush the transmit data register I2C_TXDR. Note: This bit is set by hardware when PE=0.
0x40005418 C   FIELD 01w01 TXIS (rw): Transmit interrupt status (transmitters) This bit is set by hardware when the I2C_TXDR register is empty and the data to be transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software when NOSTRETCH=1 only, in order to generate a TXIS event (interrupt if TXIE=1 or DMA request if TXDMAEN=1). Note: This bit is cleared by hardware when PE=0.
0x40005418 C   FIELD 02w01 RXNE (ro): Receive data register not empty (receivers) This bit is set by hardware when the received data is copied into the I2C_RXDR register, and is ready to be read. It is cleared when I2C_RXDR is read. Note: This bit is cleared by hardware when PE=0.
0x40005418 C   FIELD 03w01 ADDR (ro): Address matched (slave mode) This bit is set by hardware as soon as the received slave address matched with one of the enabled slave addresses. It is cleared by software by setting ADDRCF bit. Note: This bit is cleared by hardware when PE=0.
0x40005418 C   FIELD 04w01 NACKF (ro): Not Acknowledge received flag This flag is set by hardware when a NACK is received after a byte transmission. It is cleared by software by setting the NACKCF bit. Note: This bit is cleared by hardware when PE=0.
0x40005418 C   FIELD 05w01 STOPF (ro): Stop detection flag This flag is set by hardware when a Stop condition is detected on the bus and the peripheral is involved in this transfer: either as a master, provided that the STOP condition is generated by the peripheral. or as a slave, provided that the peripheral has been addressed previously during this transfer. It is cleared by software by setting the STOPCF bit. Note: This bit is cleared by hardware when PE=0.
0x40005418 C   FIELD 06w01 TC (ro): Transfer Complete (master mode) This flag is set by hardware when RELOAD=0, AUTOEND=0 and NBYTES data have been transferred. It is cleared by software when START bit or STOP bit is set. Note: This bit is cleared by hardware when PE=0.
0x40005418 C   FIELD 07w01 TCR (ro): Transfer Complete Reload This flag is set by hardware when RELOAD=1 and NBYTES data have been transferred. It is cleared by software when NBYTES is written to a non-zero value. Note: This bit is cleared by hardware when PE=0. This flag is only for master mode, or for slave mode when the SBC bit is set.
0x40005418 C   FIELD 08w01 BERR (ro): Bus error This flag is set by hardware when a misplaced Start or Stop condition is detected whereas the peripheral is involved in the transfer. The flag is not set during the address phase in slave mode. It is cleared by software by setting BERRCF bit. Note: This bit is cleared by hardware when PE=0.
0x40005418 C   FIELD 09w01 ARLO (ro): Arbitration lost This flag is set by hardware in case of arbitration loss. It is cleared by software by setting the ARLOCF bit. Note: This bit is cleared by hardware when PE=0.
0x40005418 C   FIELD 10w01 OVR (ro): Overrun/Underrun (slave mode) This flag is set by hardware in slave mode with NOSTRETCH=1, when an overrun/underrun error occurs. It is cleared by software by setting the OVRCF bit. Note: This bit is cleared by hardware when PE=0.
0x40005418 C   FIELD 11w01 PECERR (ro): PEC Error in reception This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005418 C   FIELD 12w01 TIMEOUT (ro): Timeout or tLOW detection flag This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by setting the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005418 C   FIELD 13w01 ALERT (ro): SMBus alert This flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and a SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005418 C   FIELD 15w01 BUSY (ro): Bus busy This flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition is detected. It is cleared by hardware when a Stop condition is detected, or when PE=0.
0x40005418 C   FIELD 16w01 DIR (ro): Transfer direction (Slave mode) This flag is updated when an address match event occurs (ADDR=1).
0x40005418 C   FIELD 17w07 ADDCODE (ro): Address match code (Slave mode) These bits are updated with the received address when an address match event occurs (ADDR = 1). In the case of a 10-bit address, ADDCODE provides the 10-bit header followed by the 2 MSBs of the address.
0x4000541C B  REGISTER ICR (wo): Access: No wait states
0x4000541C C   FIELD 03w01 ADDRCF: Address matched flag clear Writing 1 to this bit clears the ADDR flag in the I2C_ISR register. Writing 1 to this bit also clears the START bit in the I2C_CR2 register.
0x4000541C C   FIELD 04w01 NACKCF: Not Acknowledge flag clear Writing 1 to this bit clears the ACKF flag in I2C_ISR register.
0x4000541C C   FIELD 05w01 STOPCF: Stop detection flag clear Writing 1 to this bit clears the STOPF flag in the I2C_ISR register.
0x4000541C C   FIELD 08w01 BERRCF: Bus error flag clear Writing 1 to this bit clears the BERRF flag in the I2C_ISR register.
0x4000541C C   FIELD 09w01 ARLOCF: Arbitration Lost flag clear Writing 1 to this bit clears the ARLO flag in the I2C_ISR register.
0x4000541C C   FIELD 10w01 OVRCF: Overrun/Underrun flag clear Writing 1 to this bit clears the OVR flag in the I2C_ISR register.
0x4000541C C   FIELD 11w01 PECCF: PEC Error flag clear Writing 1 to this bit clears the PECERR flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x4000541C C   FIELD 12w01 TIMOUTCF: Timeout detection flag clear Writing 1 to this bit clears the TIMEOUT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x4000541C C   FIELD 13w01 ALERTCF: Alert flag clear Writing 1 to this bit clears the ALERT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005420 B  REGISTER PECR (ro): Access: No wait states
0x40005420 C   FIELD 00w08 PEC: Packet error checking register This field contains the internal PEC when PECEN=1. The PEC is cleared by hardware when PE=0.
0x40005424 B  REGISTER RXDR (ro): Access: No wait states
0x40005424 C   FIELD 00w08 RXDATA: 8-bit receive data Data byte received from the I2C bus.
0x40005428 B  REGISTER TXDR (rw): Access: No wait states
0x40005428 C   FIELD 00w08 TXDATA: 8-bit transmit data Data byte to be transmitted to the I2C bus. Note: These bits can be written only when TXE=1.
0x40005800 A PERIPHERAL I2C2
0x40005800 B  REGISTER CR1 (rw): Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.
0x40005800 C   FIELD 00w01 PE: Peripheral enable Note: When PE=0, the I2C SCL and SDA lines are released. Internal state machines and status bits are put back to their reset value. When cleared, PE must be kept low for at least 3 APB clock cycles.
0x40005800 C   FIELD 01w01 TXIE: TX Interrupt enable
0x40005800 C   FIELD 02w01 RXIE: RX Interrupt enable
0x40005800 C   FIELD 03w01 ADDRIE: Address match Interrupt enable (slave only)
0x40005800 C   FIELD 04w01 NACKIE: Not acknowledge received Interrupt enable
0x40005800 C   FIELD 05w01 STOPIE: STOP detection Interrupt enable
0x40005800 C   FIELD 06w01 TCIE: Transfer Complete interrupt enable Note: Any of these events will generate an interrupt: Transfer Complete (TC) Transfer Complete Reload (TCR)
0x40005800 C   FIELD 07w01 ERRIE: Error interrupts enable Note: Any of these errors generate an interrupt: Arbitration Loss (ARLO) Bus Error detection (BERR) Overrun/Underrun (OVR) Timeout detection (TIMEOUT) PEC error detection (PECERR) Alert pin event detection (ALERT)
0x40005800 C   FIELD 08w04 DNF: Digital noise filter These bits are used to configure the digital noise filter on SDA and SCL input. The digital filter will filter spikes with a length of up to DNF[3:0] * tI2CCLK ... Note: If the analog filter is also enabled, the digital filter is added to the analog filter. This filter can only be programmed when the I2C is disabled (PE = 0).
0x40005800 C   FIELD 12w01 ANFOFF: Analog noise filter OFF Note: This bit can only be programmed when the I2C is disabled (PE = 0).
0x40005800 C   FIELD 14w01 TXDMAEN: DMA transmission requests enable
0x40005800 C   FIELD 15w01 RXDMAEN: DMA reception requests enable
0x40005800 C   FIELD 16w01 SBC: Slave byte control This bit is used to enable hardware byte control in slave mode.
0x40005800 C   FIELD 17w01 NOSTRETCH: Clock stretching disable This bit is used to disable clock stretching in slave mode. It must be kept cleared in master mode. Note: This bit can only be programmed when the I2C is disabled (PE = 0).
0x40005800 C   FIELD 18w01 WUPEN: Wakeup from Stop mode enable Note: If the Wakeup from Stop mode feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation. Note: WUPEN can be set only when DNF = 0000
0x40005800 C   FIELD 19w01 GCEN: General call enable
0x40005800 C   FIELD 20w01 SMBHEN: SMBus Host address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005800 C   FIELD 21w01 SMBDEN: SMBus Device Default address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005800 C   FIELD 22w01 ALERTEN: SMBus alert enable Device mode (SMBHEN=0): Host mode (SMBHEN=1): Note: When ALERTEN=0, the SMBA pin can be used as a standard GPIO. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005800 C   FIELD 23w01 PECEN: PEC enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005804 B  REGISTER CR2 (rw): Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.
0x40005804 C   FIELD 00w10 SADD: Slave address bit 0 (master mode) In 7-bit addressing mode (ADD10 = 0): This bit is dont care In 10-bit addressing mode (ADD10 = 1): This bit should be written with bit 0 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed.
0x40005804 C   FIELD 10w01 RD_WRN: Transfer direction (master mode) Note: Changing this bit when the START bit is set is not allowed.
0x40005804 C   FIELD 11w01 ADD10: 10-bit addressing mode (master mode) Note: Changing this bit when the START bit is set is not allowed.
0x40005804 C   FIELD 12w01 HEAD10R: 10-bit address header only read direction (master receiver mode) Note: Changing this bit when the START bit is set is not allowed.
0x40005804 C   FIELD 13w01 START: Start generation This bit is set by software, and cleared by hardware after the Start followed by the address sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0. It can also be cleared by software by writing 1 to the ADDRCF bit in the I2C_ICR register. If the I2C is already in master mode with AUTOEND = 0, setting this bit generates a Repeated Start condition when RELOAD=0, after the end of the NBYTES transfer. Otherwise setting this bit will generate a START condition once the bus is free. Note: Writing 0 to this bit has no effect. The START bit can be set even if the bus is BUSY or I2C is in slave mode. This bit has no effect when RELOAD is set.
0x40005804 C   FIELD 14w01 STOP: Stop generation (master mode) The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE = 0. In Master Mode: Note: Writing 0 to this bit has no effect.
0x40005804 C   FIELD 15w01 NACK: NACK generation (slave mode) The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. Note: Writing 0 to this bit has no effect. This bit is used in slave mode only: in master receiver mode, NACK is automatically generated after last byte preceding STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in slave receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value.
0x40005804 C   FIELD 16w08 NBYTES: Number of bytes The number of bytes to be transmitted/received is programmed there. This field is dont care in slave mode with SBC=0. Note: Changing these bits when the START bit is set is not allowed.
0x40005804 C   FIELD 24w01 RELOAD: NBYTES reload mode This bit is set and cleared by software.
0x40005804 C   FIELD 25w01 AUTOEND: Automatic end mode (master mode) This bit is set and cleared by software. Note: This bit has no effect in slave mode or when the RELOAD bit is set.
0x40005804 C   FIELD 26w01 PECBYTE: Packet error checking byte This bit is set by software, and cleared by hardware when the PEC is transferred, or when a STOP condition or an Address matched is received, also when PE=0. Note: Writing 0 to this bit has no effect. This bit has no effect when RELOAD is set. This bit has no effect is slave mode when SBC=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005808 B  REGISTER OAR1 (rw): Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.
0x40005808 C   FIELD 00w10 OA1: Interface address 7-bit addressing mode: dont care 10-bit addressing mode: bits 9:8 of address Note: These bits can be written only when OA1EN=0. OA1[7:1]: Interface address Bits 7:1 of address Note: These bits can be written only when OA1EN=0. OA1[0]: Interface address 7-bit addressing mode: dont care 10-bit addressing mode: bit 0 of address Note: This bit can be written only when OA1EN=0.
0x40005808 C   FIELD 10w01 OA1MODE: Own Address 1 10-bit mode Note: This bit can be written only when OA1EN=0.
0x40005808 C   FIELD 15w01 OA1EN: Own Address 1 enable
0x4000580C B  REGISTER OAR2 (rw): Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.
0x4000580C C   FIELD 01w07 OA2: Interface address bits 7:1 of address Note: These bits can be written only when OA2EN=0.
0x4000580C C   FIELD 08w03 OA2MSK: Own Address 2 masks Note: These bits can be written only when OA2EN=0. As soon as OA2MSK is not equal to 0, the reserved I2C addresses (0b0000xxx and 0b1111xxx) are not acknowledged even if the comparison matches.
0x4000580C C   FIELD 15w01 OA2EN: Own Address 2 enable
0x40005810 B  REGISTER TIMINGR (rw): Access: No wait states
0x40005810 C   FIELD 00w08 SCLL: SCL low period (master mode) This field is used to generate the SCL low period in master mode. tSCLL = (SCLL+1) x tPRESC Note: SCLL is also used to generate tBUF and tSU:STA timings.
0x40005810 C   FIELD 08w08 SCLH: SCL high period (master mode) This field is used to generate the SCL high period in master mode. tSCLH = (SCLH+1) x tPRESC Note: SCLH is also used to generate tSU:STO and tHD:STA timing.
0x40005810 C   FIELD 16w04 SDADEL: Data hold time This field is used to generate the delay tSDADEL between SCL falling edge and SDA edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during tSDADEL. tSDADEL= SDADEL x tPRESC Note: SDADEL is used to generate tHD:DAT timing.
0x40005810 C   FIELD 20w04 SCLDEL: Data setup time This field is used to generate a delay tSCLDEL between SDA edge and SCL rising edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during tSCLDEL. tSCLDEL = (SCLDEL+1) x tPRESC Note: tSCLDEL is used to generate tSU:DAT timing.
0x40005810 C   FIELD 28w04 PRESC: Timing prescaler This field is used to prescale I2CCLK in order to generate the clock period tPRESC used for data setup and hold counters (refer to I2C timings on page9) and for SCL high and low level counters (refer to I2C master initialization on page24). tPRESC = (PRESC+1) x tI2CCLK
0x40005814 B  REGISTER TIMEOUTR (rw): Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.
0x40005814 C   FIELD 00w12 TIMEOUTA: Bus Timeout A This field is used to configure: The SCL low timeout condition tTIMEOUT when TIDLE=0 tTIMEOUT= (TIMEOUTA+1) x 2048 x tI2CCLK The bus idle condition (both SCL and SDA high) when TIDLE=1 tIDLE= (TIMEOUTA+1) x 4 x tI2CCLK Note: These bits can be written only when TIMOUTEN=0.
0x40005814 C   FIELD 12w01 TIDLE: Idle clock timeout detection Note: This bit can be written only when TIMOUTEN=0.
0x40005814 C   FIELD 15w01 TIMOUTEN: Clock timeout enable
0x40005814 C   FIELD 16w12 TIMEOUTB: Bus timeout B This field is used to configure the cumulative clock extension timeout: In master mode, the master cumulative clock low extend time (tLOW:MEXT) is detected In slave mode, the slave cumulative clock low extend time (tLOW:SEXT) is detected tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK Note: These bits can be written only when TEXTEN=0.
0x40005814 C   FIELD 31w01 TEXTEN: Extended clock timeout enable
0x40005818 B  REGISTER ISR: Access: No wait states
0x40005818 C   FIELD 00w01 TXE (rw): Transmit data register empty (transmitters) This bit is set by hardware when the I2C_TXDR register is empty. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software in order to flush the transmit data register I2C_TXDR. Note: This bit is set by hardware when PE=0.
0x40005818 C   FIELD 01w01 TXIS (rw): Transmit interrupt status (transmitters) This bit is set by hardware when the I2C_TXDR register is empty and the data to be transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software when NOSTRETCH=1 only, in order to generate a TXIS event (interrupt if TXIE=1 or DMA request if TXDMAEN=1). Note: This bit is cleared by hardware when PE=0.
0x40005818 C   FIELD 02w01 RXNE (ro): Receive data register not empty (receivers) This bit is set by hardware when the received data is copied into the I2C_RXDR register, and is ready to be read. It is cleared when I2C_RXDR is read. Note: This bit is cleared by hardware when PE=0.
0x40005818 C   FIELD 03w01 ADDR (ro): Address matched (slave mode) This bit is set by hardware as soon as the received slave address matched with one of the enabled slave addresses. It is cleared by software by setting ADDRCF bit. Note: This bit is cleared by hardware when PE=0.
0x40005818 C   FIELD 04w01 NACKF (ro): Not Acknowledge received flag This flag is set by hardware when a NACK is received after a byte transmission. It is cleared by software by setting the NACKCF bit. Note: This bit is cleared by hardware when PE=0.
0x40005818 C   FIELD 05w01 STOPF (ro): Stop detection flag This flag is set by hardware when a Stop condition is detected on the bus and the peripheral is involved in this transfer: either as a master, provided that the STOP condition is generated by the peripheral. or as a slave, provided that the peripheral has been addressed previously during this transfer. It is cleared by software by setting the STOPCF bit. Note: This bit is cleared by hardware when PE=0.
0x40005818 C   FIELD 06w01 TC (ro): Transfer Complete (master mode) This flag is set by hardware when RELOAD=0, AUTOEND=0 and NBYTES data have been transferred. It is cleared by software when START bit or STOP bit is set. Note: This bit is cleared by hardware when PE=0.
0x40005818 C   FIELD 07w01 TCR (ro): Transfer Complete Reload This flag is set by hardware when RELOAD=1 and NBYTES data have been transferred. It is cleared by software when NBYTES is written to a non-zero value. Note: This bit is cleared by hardware when PE=0. This flag is only for master mode, or for slave mode when the SBC bit is set.
0x40005818 C   FIELD 08w01 BERR (ro): Bus error This flag is set by hardware when a misplaced Start or Stop condition is detected whereas the peripheral is involved in the transfer. The flag is not set during the address phase in slave mode. It is cleared by software by setting BERRCF bit. Note: This bit is cleared by hardware when PE=0.
0x40005818 C   FIELD 09w01 ARLO (ro): Arbitration lost This flag is set by hardware in case of arbitration loss. It is cleared by software by setting the ARLOCF bit. Note: This bit is cleared by hardware when PE=0.
0x40005818 C   FIELD 10w01 OVR (ro): Overrun/Underrun (slave mode) This flag is set by hardware in slave mode with NOSTRETCH=1, when an overrun/underrun error occurs. It is cleared by software by setting the OVRCF bit. Note: This bit is cleared by hardware when PE=0.
0x40005818 C   FIELD 11w01 PECERR (ro): PEC Error in reception This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005818 C   FIELD 12w01 TIMEOUT (ro): Timeout or tLOW detection flag This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by setting the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005818 C   FIELD 13w01 ALERT (ro): SMBus alert This flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and a SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005818 C   FIELD 15w01 BUSY (ro): Bus busy This flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition is detected. It is cleared by hardware when a Stop condition is detected, or when PE=0.
0x40005818 C   FIELD 16w01 DIR (ro): Transfer direction (Slave mode) This flag is updated when an address match event occurs (ADDR=1).
0x40005818 C   FIELD 17w07 ADDCODE (ro): Address match code (Slave mode) These bits are updated with the received address when an address match event occurs (ADDR = 1). In the case of a 10-bit address, ADDCODE provides the 10-bit header followed by the 2 MSBs of the address.
0x4000581C B  REGISTER ICR (wo): Access: No wait states
0x4000581C C   FIELD 03w01 ADDRCF: Address matched flag clear Writing 1 to this bit clears the ADDR flag in the I2C_ISR register. Writing 1 to this bit also clears the START bit in the I2C_CR2 register.
0x4000581C C   FIELD 04w01 NACKCF: Not Acknowledge flag clear Writing 1 to this bit clears the ACKF flag in I2C_ISR register.
0x4000581C C   FIELD 05w01 STOPCF: Stop detection flag clear Writing 1 to this bit clears the STOPF flag in the I2C_ISR register.
0x4000581C C   FIELD 08w01 BERRCF: Bus error flag clear Writing 1 to this bit clears the BERRF flag in the I2C_ISR register.
0x4000581C C   FIELD 09w01 ARLOCF: Arbitration Lost flag clear Writing 1 to this bit clears the ARLO flag in the I2C_ISR register.
0x4000581C C   FIELD 10w01 OVRCF: Overrun/Underrun flag clear Writing 1 to this bit clears the OVR flag in the I2C_ISR register.
0x4000581C C   FIELD 11w01 PECCF: PEC Error flag clear Writing 1 to this bit clears the PECERR flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x4000581C C   FIELD 12w01 TIMOUTCF: Timeout detection flag clear Writing 1 to this bit clears the TIMEOUT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x4000581C C   FIELD 13w01 ALERTCF: Alert flag clear Writing 1 to this bit clears the ALERT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005820 B  REGISTER PECR (ro): Access: No wait states
0x40005820 C   FIELD 00w08 PEC: Packet error checking register This field contains the internal PEC when PECEN=1. The PEC is cleared by hardware when PE=0.
0x40005824 B  REGISTER RXDR (ro): Access: No wait states
0x40005824 C   FIELD 00w08 RXDATA: 8-bit receive data Data byte received from the I2C bus.
0x40005828 B  REGISTER TXDR (rw): Access: No wait states
0x40005828 C   FIELD 00w08 TXDATA: 8-bit transmit data Data byte to be transmitted to the I2C bus. Note: These bits can be written only when TXE=1.
0x40005C00 A PERIPHERAL I2C3
0x40005C00 B  REGISTER CR1 (rw): Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.
0x40005C00 C   FIELD 00w01 PE: Peripheral enable Note: When PE=0, the I2C SCL and SDA lines are released. Internal state machines and status bits are put back to their reset value. When cleared, PE must be kept low for at least 3 APB clock cycles.
0x40005C00 C   FIELD 01w01 TXIE: TX Interrupt enable
0x40005C00 C   FIELD 02w01 RXIE: RX Interrupt enable
0x40005C00 C   FIELD 03w01 ADDRIE: Address match Interrupt enable (slave only)
0x40005C00 C   FIELD 04w01 NACKIE: Not acknowledge received Interrupt enable
0x40005C00 C   FIELD 05w01 STOPIE: STOP detection Interrupt enable
0x40005C00 C   FIELD 06w01 TCIE: Transfer Complete interrupt enable Note: Any of these events will generate an interrupt: Transfer Complete (TC) Transfer Complete Reload (TCR)
0x40005C00 C   FIELD 07w01 ERRIE: Error interrupts enable Note: Any of these errors generate an interrupt: Arbitration Loss (ARLO) Bus Error detection (BERR) Overrun/Underrun (OVR) Timeout detection (TIMEOUT) PEC error detection (PECERR) Alert pin event detection (ALERT)
0x40005C00 C   FIELD 08w04 DNF: Digital noise filter These bits are used to configure the digital noise filter on SDA and SCL input. The digital filter will filter spikes with a length of up to DNF[3:0] * tI2CCLK ... Note: If the analog filter is also enabled, the digital filter is added to the analog filter. This filter can only be programmed when the I2C is disabled (PE = 0).
0x40005C00 C   FIELD 12w01 ANFOFF: Analog noise filter OFF Note: This bit can only be programmed when the I2C is disabled (PE = 0).
0x40005C00 C   FIELD 14w01 TXDMAEN: DMA transmission requests enable
0x40005C00 C   FIELD 15w01 RXDMAEN: DMA reception requests enable
0x40005C00 C   FIELD 16w01 SBC: Slave byte control This bit is used to enable hardware byte control in slave mode.
0x40005C00 C   FIELD 17w01 NOSTRETCH: Clock stretching disable This bit is used to disable clock stretching in slave mode. It must be kept cleared in master mode. Note: This bit can only be programmed when the I2C is disabled (PE = 0).
0x40005C00 C   FIELD 18w01 WUPEN: Wakeup from Stop mode enable Note: If the Wakeup from Stop mode feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation. Note: WUPEN can be set only when DNF = 0000
0x40005C00 C   FIELD 19w01 GCEN: General call enable
0x40005C00 C   FIELD 20w01 SMBHEN: SMBus Host address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005C00 C   FIELD 21w01 SMBDEN: SMBus Device Default address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005C00 C   FIELD 22w01 ALERTEN: SMBus alert enable Device mode (SMBHEN=0): Host mode (SMBHEN=1): Note: When ALERTEN=0, the SMBA pin can be used as a standard GPIO. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005C00 C   FIELD 23w01 PECEN: PEC enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005C04 B  REGISTER CR2 (rw): Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.
0x40005C04 C   FIELD 00w10 SADD: Slave address bit 0 (master mode) In 7-bit addressing mode (ADD10 = 0): This bit is dont care In 10-bit addressing mode (ADD10 = 1): This bit should be written with bit 0 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed.
0x40005C04 C   FIELD 10w01 RD_WRN: Transfer direction (master mode) Note: Changing this bit when the START bit is set is not allowed.
0x40005C04 C   FIELD 11w01 ADD10: 10-bit addressing mode (master mode) Note: Changing this bit when the START bit is set is not allowed.
0x40005C04 C   FIELD 12w01 HEAD10R: 10-bit address header only read direction (master receiver mode) Note: Changing this bit when the START bit is set is not allowed.
0x40005C04 C   FIELD 13w01 START: Start generation This bit is set by software, and cleared by hardware after the Start followed by the address sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0. It can also be cleared by software by writing 1 to the ADDRCF bit in the I2C_ICR register. If the I2C is already in master mode with AUTOEND = 0, setting this bit generates a Repeated Start condition when RELOAD=0, after the end of the NBYTES transfer. Otherwise setting this bit will generate a START condition once the bus is free. Note: Writing 0 to this bit has no effect. The START bit can be set even if the bus is BUSY or I2C is in slave mode. This bit has no effect when RELOAD is set.
0x40005C04 C   FIELD 14w01 STOP: Stop generation (master mode) The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE = 0. In Master Mode: Note: Writing 0 to this bit has no effect.
0x40005C04 C   FIELD 15w01 NACK: NACK generation (slave mode) The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. Note: Writing 0 to this bit has no effect. This bit is used in slave mode only: in master receiver mode, NACK is automatically generated after last byte preceding STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in slave receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value.
0x40005C04 C   FIELD 16w08 NBYTES: Number of bytes The number of bytes to be transmitted/received is programmed there. This field is dont care in slave mode with SBC=0. Note: Changing these bits when the START bit is set is not allowed.
0x40005C04 C   FIELD 24w01 RELOAD: NBYTES reload mode This bit is set and cleared by software.
0x40005C04 C   FIELD 25w01 AUTOEND: Automatic end mode (master mode) This bit is set and cleared by software. Note: This bit has no effect in slave mode or when the RELOAD bit is set.
0x40005C04 C   FIELD 26w01 PECBYTE: Packet error checking byte This bit is set by software, and cleared by hardware when the PEC is transferred, or when a STOP condition or an Address matched is received, also when PE=0. Note: Writing 0 to this bit has no effect. This bit has no effect when RELOAD is set. This bit has no effect is slave mode when SBC=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005C08 B  REGISTER OAR1 (rw): Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.
0x40005C08 C   FIELD 00w10 OA1: Interface address 7-bit addressing mode: dont care 10-bit addressing mode: bits 9:8 of address Note: These bits can be written only when OA1EN=0. OA1[7:1]: Interface address Bits 7:1 of address Note: These bits can be written only when OA1EN=0. OA1[0]: Interface address 7-bit addressing mode: dont care 10-bit addressing mode: bit 0 of address Note: This bit can be written only when OA1EN=0.
0x40005C08 C   FIELD 10w01 OA1MODE: Own Address 1 10-bit mode Note: This bit can be written only when OA1EN=0.
0x40005C08 C   FIELD 15w01 OA1EN: Own Address 1 enable
0x40005C0C B  REGISTER OAR2 (rw): Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.
0x40005C0C C   FIELD 01w07 OA2: Interface address bits 7:1 of address Note: These bits can be written only when OA2EN=0.
0x40005C0C C   FIELD 08w03 OA2MSK: Own Address 2 masks Note: These bits can be written only when OA2EN=0. As soon as OA2MSK is not equal to 0, the reserved I2C addresses (0b0000xxx and 0b1111xxx) are not acknowledged even if the comparison matches.
0x40005C0C C   FIELD 15w01 OA2EN: Own Address 2 enable
0x40005C10 B  REGISTER TIMINGR (rw): Access: No wait states
0x40005C10 C   FIELD 00w08 SCLL: SCL low period (master mode) This field is used to generate the SCL low period in master mode. tSCLL = (SCLL+1) x tPRESC Note: SCLL is also used to generate tBUF and tSU:STA timings.
0x40005C10 C   FIELD 08w08 SCLH: SCL high period (master mode) This field is used to generate the SCL high period in master mode. tSCLH = (SCLH+1) x tPRESC Note: SCLH is also used to generate tSU:STO and tHD:STA timing.
0x40005C10 C   FIELD 16w04 SDADEL: Data hold time This field is used to generate the delay tSDADEL between SCL falling edge and SDA edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during tSDADEL. tSDADEL= SDADEL x tPRESC Note: SDADEL is used to generate tHD:DAT timing.
0x40005C10 C   FIELD 20w04 SCLDEL: Data setup time This field is used to generate a delay tSCLDEL between SDA edge and SCL rising edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during tSCLDEL. tSCLDEL = (SCLDEL+1) x tPRESC Note: tSCLDEL is used to generate tSU:DAT timing.
0x40005C10 C   FIELD 28w04 PRESC: Timing prescaler This field is used to prescale I2CCLK in order to generate the clock period tPRESC used for data setup and hold counters (refer to I2C timings on page9) and for SCL high and low level counters (refer to I2C master initialization on page24). tPRESC = (PRESC+1) x tI2CCLK
0x40005C14 B  REGISTER TIMEOUTR (rw): Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.
0x40005C14 C   FIELD 00w12 TIMEOUTA: Bus Timeout A This field is used to configure: The SCL low timeout condition tTIMEOUT when TIDLE=0 tTIMEOUT= (TIMEOUTA+1) x 2048 x tI2CCLK The bus idle condition (both SCL and SDA high) when TIDLE=1 tIDLE= (TIMEOUTA+1) x 4 x tI2CCLK Note: These bits can be written only when TIMOUTEN=0.
0x40005C14 C   FIELD 12w01 TIDLE: Idle clock timeout detection Note: This bit can be written only when TIMOUTEN=0.
0x40005C14 C   FIELD 15w01 TIMOUTEN: Clock timeout enable
0x40005C14 C   FIELD 16w12 TIMEOUTB: Bus timeout B This field is used to configure the cumulative clock extension timeout: In master mode, the master cumulative clock low extend time (tLOW:MEXT) is detected In slave mode, the slave cumulative clock low extend time (tLOW:SEXT) is detected tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK Note: These bits can be written only when TEXTEN=0.
0x40005C14 C   FIELD 31w01 TEXTEN: Extended clock timeout enable
0x40005C18 B  REGISTER ISR: Access: No wait states
0x40005C18 C   FIELD 00w01 TXE (rw): Transmit data register empty (transmitters) This bit is set by hardware when the I2C_TXDR register is empty. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software in order to flush the transmit data register I2C_TXDR. Note: This bit is set by hardware when PE=0.
0x40005C18 C   FIELD 01w01 TXIS (rw): Transmit interrupt status (transmitters) This bit is set by hardware when the I2C_TXDR register is empty and the data to be transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software when NOSTRETCH=1 only, in order to generate a TXIS event (interrupt if TXIE=1 or DMA request if TXDMAEN=1). Note: This bit is cleared by hardware when PE=0.
0x40005C18 C   FIELD 02w01 RXNE (ro): Receive data register not empty (receivers) This bit is set by hardware when the received data is copied into the I2C_RXDR register, and is ready to be read. It is cleared when I2C_RXDR is read. Note: This bit is cleared by hardware when PE=0.
0x40005C18 C   FIELD 03w01 ADDR (ro): Address matched (slave mode) This bit is set by hardware as soon as the received slave address matched with one of the enabled slave addresses. It is cleared by software by setting ADDRCF bit. Note: This bit is cleared by hardware when PE=0.
0x40005C18 C   FIELD 04w01 NACKF (ro): Not Acknowledge received flag This flag is set by hardware when a NACK is received after a byte transmission. It is cleared by software by setting the NACKCF bit. Note: This bit is cleared by hardware when PE=0.
0x40005C18 C   FIELD 05w01 STOPF (ro): Stop detection flag This flag is set by hardware when a Stop condition is detected on the bus and the peripheral is involved in this transfer: either as a master, provided that the STOP condition is generated by the peripheral. or as a slave, provided that the peripheral has been addressed previously during this transfer. It is cleared by software by setting the STOPCF bit. Note: This bit is cleared by hardware when PE=0.
0x40005C18 C   FIELD 06w01 TC (ro): Transfer Complete (master mode) This flag is set by hardware when RELOAD=0, AUTOEND=0 and NBYTES data have been transferred. It is cleared by software when START bit or STOP bit is set. Note: This bit is cleared by hardware when PE=0.
0x40005C18 C   FIELD 07w01 TCR (ro): Transfer Complete Reload This flag is set by hardware when RELOAD=1 and NBYTES data have been transferred. It is cleared by software when NBYTES is written to a non-zero value. Note: This bit is cleared by hardware when PE=0. This flag is only for master mode, or for slave mode when the SBC bit is set.
0x40005C18 C   FIELD 08w01 BERR (ro): Bus error This flag is set by hardware when a misplaced Start or Stop condition is detected whereas the peripheral is involved in the transfer. The flag is not set during the address phase in slave mode. It is cleared by software by setting BERRCF bit. Note: This bit is cleared by hardware when PE=0.
0x40005C18 C   FIELD 09w01 ARLO (ro): Arbitration lost This flag is set by hardware in case of arbitration loss. It is cleared by software by setting the ARLOCF bit. Note: This bit is cleared by hardware when PE=0.
0x40005C18 C   FIELD 10w01 OVR (ro): Overrun/Underrun (slave mode) This flag is set by hardware in slave mode with NOSTRETCH=1, when an overrun/underrun error occurs. It is cleared by software by setting the OVRCF bit. Note: This bit is cleared by hardware when PE=0.
0x40005C18 C   FIELD 11w01 PECERR (ro): PEC Error in reception This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005C18 C   FIELD 12w01 TIMEOUT (ro): Timeout or tLOW detection flag This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by setting the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005C18 C   FIELD 13w01 ALERT (ro): SMBus alert This flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and a SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005C18 C   FIELD 15w01 BUSY (ro): Bus busy This flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition is detected. It is cleared by hardware when a Stop condition is detected, or when PE=0.
0x40005C18 C   FIELD 16w01 DIR (ro): Transfer direction (Slave mode) This flag is updated when an address match event occurs (ADDR=1).
0x40005C18 C   FIELD 17w07 ADDCODE (ro): Address match code (Slave mode) These bits are updated with the received address when an address match event occurs (ADDR = 1). In the case of a 10-bit address, ADDCODE provides the 10-bit header followed by the 2 MSBs of the address.
0x40005C1C B  REGISTER ICR (wo): Access: No wait states
0x40005C1C C   FIELD 03w01 ADDRCF: Address matched flag clear Writing 1 to this bit clears the ADDR flag in the I2C_ISR register. Writing 1 to this bit also clears the START bit in the I2C_CR2 register.
0x40005C1C C   FIELD 04w01 NACKCF: Not Acknowledge flag clear Writing 1 to this bit clears the ACKF flag in I2C_ISR register.
0x40005C1C C   FIELD 05w01 STOPCF: Stop detection flag clear Writing 1 to this bit clears the STOPF flag in the I2C_ISR register.
0x40005C1C C   FIELD 08w01 BERRCF: Bus error flag clear Writing 1 to this bit clears the BERRF flag in the I2C_ISR register.
0x40005C1C C   FIELD 09w01 ARLOCF: Arbitration Lost flag clear Writing 1 to this bit clears the ARLO flag in the I2C_ISR register.
0x40005C1C C   FIELD 10w01 OVRCF: Overrun/Underrun flag clear Writing 1 to this bit clears the OVR flag in the I2C_ISR register.
0x40005C1C C   FIELD 11w01 PECCF: PEC Error flag clear Writing 1 to this bit clears the PECERR flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005C1C C   FIELD 12w01 TIMOUTCF: Timeout detection flag clear Writing 1 to this bit clears the TIMEOUT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005C1C C   FIELD 13w01 ALERTCF: Alert flag clear Writing 1 to this bit clears the ALERT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x40005C20 B  REGISTER PECR (ro): Access: No wait states
0x40005C20 C   FIELD 00w08 PEC: Packet error checking register This field contains the internal PEC when PECEN=1. The PEC is cleared by hardware when PE=0.
0x40005C24 B  REGISTER RXDR (ro): Access: No wait states
0x40005C24 C   FIELD 00w08 RXDATA: 8-bit receive data Data byte received from the I2C bus.
0x40005C28 B  REGISTER TXDR (rw): Access: No wait states
0x40005C28 C   FIELD 00w08 TXDATA: 8-bit transmit data Data byte to be transmitted to the I2C bus. Note: These bits can be written only when TXE=1.
0x40006C00 A PERIPHERAL CEC
0x40006C00 B  REGISTER CR (rw): CEC control register
0x40006C00 C   FIELD 00w01 CECEN: CEC Enable The CECEN bit is set and cleared by software. CECEN=1 starts message reception and enables the TXSOM control. CECEN=0 disables the CEC peripheral, clears all bits of CEC_CR register and aborts any on-going reception or transmission.
0x40006C00 C   FIELD 01w01 TXSOM: Tx Start Of Message TXSOM is set by software to command transmission of the first byte of a CEC message. If the CEC message consists of only one byte, TXEOM must be set before of TXSOM. Start-Bit is effectively started on the CEC line after SFT is counted. If TXSOM is set while a message reception is ongoing, transmission will start after the end of reception. TXSOM is cleared by hardware after the last byte of the message is sent with a positive acknowledge (TXEND=1), in case of transmission underrun (TXUDR=1), negative acknowledge (TXACKE=1), and transmission error (TXERR=1). It is also cleared by CECEN=0. It is not cleared and transmission is automatically retried in case of arbitration lost (ARBLST=1). TXSOM can be also used as a status bit informing application whether any transmission request is pending or under execution. The application can abort a transmission request at any time by clearing the CECEN bit. Note: TXSOM must be set when CECEN=1 TXSOM must be set when transmission data is available into TXDR HEADERs first four bits containing own peripheral address are taken from TXDR[7:4], not from CEC_CFGR.OAR which is used only for reception
0x40006C00 C   FIELD 02w01 TXEOM: Tx End Of Message The TXEOM bit is set by software to command transmission of the last byte of a CEC message. TXEOM is cleared by hardware at the same time and under the same conditions as for TXSOM. Note: TXEOM must be set when CECEN=1 TXEOM must be set before writing transmission data to TXDR If TXEOM is set when TXSOM=0, transmitted message will consist of 1 byte (HEADER) only (PING message)
0x40006C04 B  REGISTER CFGR (rw): This register is used to configure the HDMI-CEC controller. It is mandatory to write CEC_CFGR only when CECEN=0.
0x40006C04 C   FIELD 00w03 SFT: Signal Free Time SFT bits are set by software. In the SFT=0x0 configuration the number of nominal data bit periods waited before transmission is ruled by hardware according to the transmission history. In all the other configurations the SFT number is determined by software. * 0x0 ** 2.5 Data-Bit periods if CEC is the last bus initiator with unsuccessful transmission (ARBLST=1, TXERR=1, TXUDR=1 or TXACKE= 1) ** 4 Data-Bit periods if CEC is the new bus initiator ** 6 Data-Bit periods if CEC is the last bus initiator with successful transmission (TXEOM=1) * 0x1: 0.5 nominal data bit periods * 0x2: 1.5 nominal data bit periods * 0x3: 2.5 nominal data bit periods * 0x4: 3.5 nominal data bit periods * 0x5: 4.5 nominal data bit periods * 0x6: 5.5 nominal data bit periods * 0x7: 6.5 nominal data bit periods
0x40006C04 C   FIELD 03w01 RXTOL: Rx-Tolerance The RXTOL bit is set and cleared by software. ** Start-Bit, +/- 200 s rise, +/- 200 s fall. ** Data-Bit: +/- 200 s rise. +/- 350 s fall. ** Start-Bit: +/- 400 s rise, +/- 400 s fall ** Data-Bit: +/-300 s rise, +/- 500 s fall
0x40006C04 C   FIELD 04w01 BRESTP: Rx-Stop on Bit Rising Error The BRESTP bit is set and cleared by software.
0x40006C04 C   FIELD 05w01 BREGEN: Generate Error-Bit on Bit Rising Error The BREGEN bit is set and cleared by software. Note: If BRDNOGEN=0, an Error-bit is generated upon BRE detection with BRESTP=1 in broadcast even if BREGEN=0
0x40006C04 C   FIELD 06w01 LBPEGEN: Generate Error-Bit on Long Bit Period Error The LBPEGEN bit is set and cleared by software. Note: If BRDNOGEN=0, an Error-bit is generated upon LBPE detection in broadcast even if LBPEGEN=0
0x40006C04 C   FIELD 07w01 BRDNOGEN: Avoid Error-Bit Generation in Broadcast The BRDNOGEN bit is set and cleared by software.
0x40006C04 C   FIELD 08w01 SFTOPT: SFT Option Bit The SFTOPT bit is set and cleared by software.
0x40006C04 C   FIELD 16w15 OAR: Own addresses configuration The OAR bits are set by software to select which destination logical addresses has to be considered in receive mode. Each bit, when set, enables the CEC logical address identified by the given bit position. At the end of HEADER reception, the received destination address is compared with the enabled addresses. In case of matching address, the incoming message is acknowledged and received. In case of non-matching address, the incoming message is received only in listen mode (LSTN=1), but without acknowledge sent. Broadcast messages are always received. Example: OAR = 0b000 0000 0010 0001 means that CEC acknowledges addresses 0x0 and 0x5. Consequently, each message directed to one of these addresses is received.
0x40006C04 C   FIELD 31w01 LSTN: Listen mode LSTN bit is set and cleared by software.
0x40006C08 B  REGISTER TXDR (wo): CEC Tx data register
0x40006C08 C   FIELD 00w08 TXD: Tx Data register. TXD is a write-only register containing the data byte to be transmitted. Note: TXD must be written when TXSTART=1
0x40006C0C B  REGISTER RXDR (ro): CEC Rx Data Register
0x40006C0C C   FIELD 00w08 RXD: Rx Data register. RXD is read-only and contains the last data byte which has been received from the CEC line.
0x40006C10 B  REGISTER ISR (rw): CEC Interrupt and Status Register
0x40006C10 C   FIELD 00w01 RXBR: Rx-Byte Received The RXBR bit is set by hardware to inform application that a new byte has been received from the CEC line and stored into the RXD buffer. RXBR is cleared by software write at 1.
0x40006C10 C   FIELD 01w01 RXEND: End Of Reception RXEND is set by hardware to inform application that the last byte of a CEC message is received from the CEC line and stored into the RXD buffer. RXEND is set at the same time of RXBR. RXEND is cleared by software write at 1.
0x40006C10 C   FIELD 02w01 RXOVR: Rx-Overrun RXOVR is set by hardware if RXBR is not yet cleared at the time a new byte is received on the CEC line and stored into RXD. RXOVR assertion stops message reception so that no acknowledge is sent. In case of broadcast, a negative acknowledge is sent. RXOVR is cleared by software write at 1.
0x40006C10 C   FIELD 03w01 BRE: Rx-Bit Rising Error BRE is set by hardware in case a Data-Bit waveform is detected with Bit Rising Error. BRE is set either at the time the misplaced rising edge occurs, or at the end of the maximum BRE tolerance allowed by RXTOL, in case rising edge is still longing. BRE stops message reception if BRESTP=1. BRE generates an Error-Bit on the CEC line if BREGEN=1. BRE is cleared by software write at 1.
0x40006C10 C   FIELD 04w01 SBPE: Rx-Short Bit Period Error SBPE is set by hardware in case a Data-Bit waveform is detected with Short Bit Period Error. SBPE is set at the time the anticipated falling edge occurs. SBPE generates an Error-Bit on the CEC line. SBPE is cleared by software write at 1.
0x40006C10 C   FIELD 05w01 LBPE: Rx-Long Bit Period Error LBPE is set by hardware in case a Data-Bit waveform is detected with Long Bit Period Error. LBPE is set at the end of the maximum bit-extension tolerance allowed by RXTOL, in case falling edge is still longing. LBPE always stops reception of the CEC message. LBPE generates an Error-Bit on the CEC line if LBPEGEN=1. In case of broadcast, Error-Bit is generated even in case of LBPEGEN=0. LBPE is cleared by software write at 1.
0x40006C10 C   FIELD 06w01 RXACKE: Rx-Missing Acknowledge In receive mode, RXACKE is set by hardware to inform application that no acknowledge was seen on the CEC line. RXACKE applies only for broadcast messages and in listen mode also for not directly addressed messages (destination address not enabled in OAR). RXACKE aborts message reception. RXACKE is cleared by software write at 1.
0x40006C10 C   FIELD 07w01 ARBLST: Arbitration Lost ARBLST is set by hardware to inform application that CEC device is switching to reception due to arbitration lost event following the TXSOM command. ARBLST can be due either to a contending CEC device starting earlier or starting at the same time but with higher HEADER priority. After ARBLST assertion TXSOM bit keeps pending for next transmission attempt. ARBLST is cleared by software write at 1.
0x40006C10 C   FIELD 08w01 TXBR: Tx-Byte Request TXBR is set by hardware to inform application that the next transmission data has to be written to TXDR. TXBR is set when the 4th bit of currently transmitted byte is sent. Application must write the next byte to TXDR within 6 nominal data-bit periods before transmission underrun error occurs (TXUDR). TXBR is cleared by software write at 1.
0x40006C10 C   FIELD 09w01 TXEND: End of Transmission TXEND is set by hardware to inform application that the last byte of the CEC message has been successfully transmitted. TXEND clears the TXSOM and TXEOM control bits. TXEND is cleared by software write at 1.
0x40006C10 C   FIELD 10w01 TXUDR: Tx-Buffer Underrun In transmission mode, TXUDR is set by hardware if application was not in time to load TXDR before of next byte transmission. TXUDR aborts message transmission and clears TXSOM and TXEOM control bits. TXUDR is cleared by software write at 1
0x40006C10 C   FIELD 11w01 TXERR: Tx-Error In transmission mode, TXERR is set by hardware if the CEC initiator detects low impedance on the CEC line while it is released. TXERR aborts message transmission and clears TXSOM and TXEOM controls. TXERR is cleared by software write at 1.
0x40006C10 C   FIELD 12w01 TXACKE: Tx-Missing Acknowledge Error In transmission mode, TXACKE is set by hardware to inform application that no acknowledge was received. In case of broadcast transmission, TXACKE informs application that a negative acknowledge was received. TXACKE aborts message transmission and clears TXSOM and TXEOM controls. TXACKE is cleared by software write at 1.
0x40006C14 B  REGISTER IER (rw): CEC interrupt enable register
0x40006C14 C   FIELD 00w01 RXBRIE: Rx-Byte Received Interrupt Enable The RXBRIE bit is set and cleared by software.
0x40006C14 C   FIELD 01w01 RXENDIE: End Of Reception Interrupt Enable The RXENDIE bit is set and cleared by software.
0x40006C14 C   FIELD 02w01 RXOVRIE: Rx-Buffer Overrun Interrupt Enable The RXOVRIE bit is set and cleared by software.
0x40006C14 C   FIELD 03w01 BREIE: Bit Rising Error Interrupt Enable The BREIE bit is set and cleared by software.
0x40006C14 C   FIELD 04w01 SBPEIE: Short Bit Period Error Interrupt Enable The SBPEIE bit is set and cleared by software.
0x40006C14 C   FIELD 05w01 LBPEIE: Long Bit Period Error Interrupt Enable The LBPEIE bit is set and cleared by software.
0x40006C14 C   FIELD 06w01 RXACKIE: Rx-Missing Acknowledge Error Interrupt Enable The RXACKIE bit is set and cleared by software.
0x40006C14 C   FIELD 07w01 ARBLSTIE: Arbitration Lost Interrupt Enable The ARBLSTIE bit is set and cleared by software.
0x40006C14 C   FIELD 08w01 TXBRIE: Tx-Byte Request Interrupt Enable The TXBRIE bit is set and cleared by software.
0x40006C14 C   FIELD 09w01 TXENDIE: Tx-End Of Message Interrupt Enable The TXENDIE bit is set and cleared by software.
0x40006C14 C   FIELD 10w01 TXUDRIE: Tx-Underrun Interrupt Enable The TXUDRIE bit is set and cleared by software.
0x40006C14 C   FIELD 11w01 TXERRIE: Tx-Error Interrupt Enable The TXERRIE bit is set and cleared by software.
0x40006C14 C   FIELD 12w01 TXACKIE: Tx-Missing Acknowledge Error Interrupt Enable The TXACKEIE bit is set and cleared by software.
0x40007400 A PERIPHERAL DAC
0x40007400 B  REGISTER CR (rw): DAC control register
0x40007400 C   FIELD 00w01 EN1: DAC channel1 enable This bit is set and cleared by software to enable/disable DAC channel1.
0x40007400 C   FIELD 01w01 TEN1: DAC channel1 trigger enable
0x40007400 C   FIELD 02w03 TSEL1: DAC channel1 trigger selection These bits select the external event used to trigger DAC channel1. Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled).
0x40007400 C   FIELD 06w02 WAVE1: DAC channel1 noise/triangle wave generation enable These bits are set and cleared by software. Note: Only used if bit TEN1 = 1 (DAC channel1 trigger enabled).
0x40007400 C   FIELD 08w04 MAMP1: DAC channel1 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. = 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095
0x40007400 C   FIELD 12w01 DMAEN1: DAC channel1 DMA enable This bit is set and cleared by software.
0x40007400 C   FIELD 13w01 DMAUDRIE1: DAC channel1 DMA Underrun Interrupt enable This bit is set and cleared by software.
0x40007400 C   FIELD 14w01 CEN1: DAC Channel 1 calibration enable This bit is set and cleared by software to enable/disable DAC channel 1 calibration, it can be written only if bit EN1=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored.
0x40007400 C   FIELD 16w01 EN2: DAC channel2 enable This bit is set and cleared by software to enable/disable DAC channel2.
0x40007400 C   FIELD 17w01 TEN2: DAC channel2 trigger enable
0x40007400 C   FIELD 18w03 TSEL2: DAC channel2 trigger selection These bits select the external event used to trigger DAC channel2 Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled).
0x40007400 C   FIELD 22w02 WAVE2: DAC channel2 noise/triangle wave generation enable These bits are set/reset by software. 1x: Triangle wave generation enabled Note: Only used if bit TEN2 = 1 (DAC channel2 trigger enabled)
0x40007400 C   FIELD 24w04 MAMP2: DAC channel2 mask/amplitude selector These bits are written by software to select mask in wave generation mode or amplitude in triangle generation mode. = 1011: Unmask bits[11:0] of LFSR/ triangle amplitude equal to 4095
0x40007400 C   FIELD 28w01 DMAEN2: DAC channel2 DMA enable This bit is set and cleared by software.
0x40007400 C   FIELD 29w01 DMAUDRIE2: DAC channel2 DMA underrun interrupt enable This bit is set and cleared by software.
0x40007400 C   FIELD 30w01 CEN2: DAC Channel 2 calibration enable This bit is set and cleared by software to enable/disable DAC channel 2 calibration, it can be written only if bit EN2=0 into DAC_CR (the calibration mode can be entered/exit only when the DAC channel is disabled) Otherwise, the write operation is ignored.
0x40007404 B  REGISTER SWTRGR (wo): DAC software trigger register
0x40007404 C   FIELD 00w01 SWTRIG1: DAC channel1 software trigger This bit is set by software to trigger the DAC in software trigger mode. Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC_DHR1 register value has been loaded into the DAC_DOR1 register.
0x40007404 C   FIELD 01w01 SWTRIG2: DAC channel2 software trigger This bit is set by software to trigger the DAC in software trigger mode. Note: This bit is cleared by hardware (one APB1 clock cycle later) once the DAC_DHR2 register value has been loaded into the DAC_DOR2 register.
0x40007408 B  REGISTER DHR12R1 (rw): DAC channel1 12-bit right-aligned data holding register
0x40007408 C   FIELD 00w12 DACC1DHR: DAC channel1 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
0x4000740C B  REGISTER DHR12L1 (rw): DAC channel1 12-bit left aligned data holding register
0x4000740C C   FIELD 04w12 DACC1DHR: DAC channel1 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
0x40007410 B  REGISTER DHR8R1 (rw): DAC channel1 8-bit right aligned data holding register
0x40007410 C   FIELD 00w08 DACC1DHR: DAC channel1 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel1.
0x40007414 B  REGISTER DHR12R2 (rw): DAC channel2 12-bit right aligned data holding register
0x40007414 C   FIELD 00w12 DACC2DHR: DAC channel2 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel2.
0x40007418 B  REGISTER DHR12L2 (rw): DAC channel2 12-bit left aligned data holding register
0x40007418 C   FIELD 04w12 DACC2DHR: DAC channel2 12-bit left-aligned data These bits are written by software which specify 12-bit data for DAC channel2.
0x4000741C B  REGISTER DHR8R2 (rw): DAC channel2 8-bit right-aligned data holding register
0x4000741C C   FIELD 00w08 DACC2DHR: DAC channel2 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel2.
0x40007420 B  REGISTER DHR12RD (rw): Dual DAC 12-bit right-aligned data holding register
0x40007420 C   FIELD 00w12 DACC1DHR: DAC channel1 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
0x40007420 C   FIELD 16w12 DACC2DHR: DAC channel2 12-bit right-aligned data These bits are written by software which specifies 12-bit data for DAC channel2.
0x40007424 B  REGISTER DHR12LD (rw): DUAL DAC 12-bit left aligned data holding register
0x40007424 C   FIELD 04w12 DACC1DHR: DAC channel1 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel1.
0x40007424 C   FIELD 20w12 DACC2DHR: DAC channel2 12-bit left-aligned data These bits are written by software which specifies 12-bit data for DAC channel2.
0x40007428 B  REGISTER DHR8RD (rw): DUAL DAC 8-bit right aligned data holding register
0x40007428 C   FIELD 00w08 DACC1DHR: DAC channel1 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel1.
0x40007428 C   FIELD 08w08 DACC2DHR: DAC channel2 8-bit right-aligned data These bits are written by software which specifies 8-bit data for DAC channel2.
0x4000742C B  REGISTER DOR1 (ro): DAC channel1 data output register
0x4000742C C   FIELD 00w12 DACC1DOR: DAC channel1 data output These bits are read-only, they contain data output for DAC channel1.
0x40007430 B  REGISTER DOR2 (ro): DAC channel2 data output register
0x40007430 C   FIELD 00w12 DACC2DOR: DAC channel2 data output These bits are read-only, they contain data output for DAC channel2.
0x40007434 B  REGISTER SR: DAC status register
0x40007434 C   FIELD 13w01 DMAUDR1 (rw): DAC channel1 DMA underrun flag This bit is set by hardware and cleared by software (by writing it to 1).
0x40007434 C   FIELD 14w01 CAL_FLAG1 (ro): DAC Channel 1 calibration offset status This bit is set and cleared by hardware
0x40007434 C   FIELD 15w01 BWST1 (ro): DAC Channel 1 busy writing sample time flag This bit is systematically set just after Sample & Hold mode enable and is set each time the software writes the register DAC_SHSR1, It is cleared by hardware when the write operation of DAC_SHSR1 is complete. (It takes about 3LSI periods of synchronization).
0x40007434 C   FIELD 29w01 DMAUDR2 (rw): DAC channel2 DMA underrun flag This bit is set by hardware and cleared by software (by writing it to 1).
0x40007434 C   FIELD 30w01 CAL_FLAG2 (ro): DAC Channel 2 calibration offset status This bit is set and cleared by hardware
0x40007434 C   FIELD 31w01 BWST2 (ro): DAC Channel 2 busy writing sample time flag This bit is systematically set just after Sample & Hold mode enable and is set each time the software writes the register DAC_SHSR2, It is cleared by hardware when the write operation of DAC_SHSR2 is complete. (It takes about 3 LSI periods of synchronization).
0x40007438 B  REGISTER CCR (rw): DAC calibration control register
0x40007438 C   FIELD 00w05 OTRIM1: DAC Channel 1 offset trimming value
0x40007438 C   FIELD 16w05 OTRIM2: DAC Channel 2 offset trimming value
0x4000743C B  REGISTER MCR (rw): DAC mode control register
0x4000743C C   FIELD 00w03 MODE1: DAC Channel 1 mode These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN1=0 and bit CEN1 =0 in the DAC_CR register). If EN1=1 or CEN1 =1 the write operation is ignored. They can be set and cleared by software to select the DAC Channel 1 mode: DAC Channel 1 in normal Mode DAC Channel 1 in sample &amp; hold mode
0x4000743C C   FIELD 16w03 MODE2: DAC Channel 2 mode These bits can be written only when the DAC is disabled and not in the calibration mode (when bit EN2=0 and bit CEN2 =0 in the DAC_CR register). If EN2=1 or CEN2 =1 the write operation is ignored. They can be set and cleared by software to select the DAC Channel 2 mode: DAC Channel 2 in normal Mode DAC Channel 2 in sample &amp; hold mode
0x40007440 B  REGISTER SHSR1 (rw): DAC Sample and Hold sample time register 1
0x40007440 C   FIELD 00w10 TSAMPLE1: DAC Channel 1 sample Time (only valid in sample &amp; hold mode) These bits can be written when the DAC channel1 is disabled or also during normal operation. in the latter case, the write can be done only when BWSTx of DAC_SR register is low, If BWSTx=1, the write operation is ignored.
0x40007444 B  REGISTER SHSR2 (rw): DAC Sample and Hold sample time register 2
0x40007444 C   FIELD 00w10 TSAMPLE2: DAC Channel 2 sample Time (only valid in sample &amp; hold mode) These bits can be written when the DAC channel2 is disabled or also during normal operation. in the latter case, the write can be done only when BWSTx of DAC_SR register is low, if BWSTx=1, the write operation is ignored.
0x40007448 B  REGISTER SHHR (rw): DAC Sample and Hold hold time register
0x40007448 C   FIELD 00w10 THOLD1: DAC Channel 1 hold Time (only valid in sample &amp; hold mode) Hold time= (THOLD[9:0]) x T LSI
0x40007448 C   FIELD 16w10 THOLD2: DAC Channel 2 hold time (only valid in sample &amp; hold mode). Hold time= (THOLD[9:0]) x T LSI
0x4000744C B  REGISTER SHRR (rw): DAC Sample and Hold refresh time register
0x4000744C C   FIELD 00w08 TREFRESH1: DAC Channel 1 refresh Time (only valid in sample &amp; hold mode) Refresh time= (TREFRESH[7:0]) x T LSI
0x4000744C C   FIELD 16w08 TREFRESH2: DAC Channel 2 refresh Time (only valid in sample &amp; hold mode) Refresh time= (TREFRESH[7:0]) x T LSI
0x40007800 A PERIPHERAL UART7
0x40007800 B  REGISTER CR1 (rw): Control register 1
0x40007800 C   FIELD 00w01 UE: USART enable
0x40007800 C   FIELD 01w01 UESM: USART enable in Stop mode
0x40007800 C   FIELD 02w01 RE: Receiver enable
0x40007800 C   FIELD 03w01 TE: Transmitter enable
0x40007800 C   FIELD 04w01 IDLEIE: IDLE interrupt enable
0x40007800 C   FIELD 05w01 RXNEIE: RXNE interrupt enable
0x40007800 C   FIELD 06w01 TCIE: Transmission complete interrupt enable
0x40007800 C   FIELD 07w01 TXEIE: interrupt enable
0x40007800 C   FIELD 08w01 PEIE: PE interrupt enable
0x40007800 C   FIELD 09w01 PS: Parity selection
0x40007800 C   FIELD 10w01 PCE: Parity control enable
0x40007800 C   FIELD 11w01 WAKE: Receiver wakeup method
0x40007800 C   FIELD 12w01 M0: Word length
0x40007800 C   FIELD 13w01 MME: Mute mode enable
0x40007800 C   FIELD 14w01 CMIE: Character match interrupt enable
0x40007800 C   FIELD 15w01 OVER8: Oversampling mode
0x40007800 C   FIELD 16w05 DEDT: Driver Enable de-assertion time
0x40007800 C   FIELD 21w05 DEAT: Driver Enable assertion time
0x40007800 C   FIELD 26w01 RTOIE: Receiver timeout interrupt enable
0x40007800 C   FIELD 27w01 EOBIE: End of Block interrupt enable
0x40007800 C   FIELD 28w01 M1: Word length
0x40007800 C   FIELD 29w01 FIFOEN: FIFO mode enable
0x40007800 C   FIELD 30w01 TXFEIE: TXFIFO empty interrupt enable
0x40007800 C   FIELD 31w01 RXFFIE: RXFIFO Full interrupt enable
0x40007804 B  REGISTER CR2 (rw): Control register 2
0x40007804 C   FIELD 00w01 SLVEN: Synchronous Slave mode enable
0x40007804 C   FIELD 03w01 DIS_NSS: When the DSI_NSS bit is set, the NSS pin input is ignored
0x40007804 C   FIELD 04w01 ADDM7: 7-bit Address Detection/4-bit Address Detection
0x40007804 C   FIELD 05w01 LBDL: LIN break detection length
0x40007804 C   FIELD 06w01 LBDIE: LIN break detection interrupt enable
0x40007804 C   FIELD 08w01 LBCL: Last bit clock pulse
0x40007804 C   FIELD 09w01 CPHA: Clock phase
0x40007804 C   FIELD 10w01 CPOL: Clock polarity
0x40007804 C   FIELD 11w01 CLKEN: Clock enable
0x40007804 C   FIELD 12w02 STOP: STOP bits
0x40007804 C   FIELD 14w01 LINEN: LIN mode enable
0x40007804 C   FIELD 15w01 SWAP: Swap TX/RX pins
0x40007804 C   FIELD 16w01 RXINV: RX pin active level inversion
0x40007804 C   FIELD 17w01 TXINV: TX pin active level inversion
0x40007804 C   FIELD 18w01 DATAINV: Binary data inversion
0x40007804 C   FIELD 19w01 MSBFIRST: Most significant bit first
0x40007804 C   FIELD 20w01 ABREN: Auto baud rate enable
0x40007804 C   FIELD 21w02 ABRMOD: Auto baud rate mode
0x40007804 C   FIELD 23w01 RTOEN: Receiver timeout enable
0x40007804 C   FIELD 24w08 ADD: Address of the USART node
0x40007808 B  REGISTER CR3 (rw): Control register 3
0x40007808 C   FIELD 00w01 EIE: Error interrupt enable
0x40007808 C   FIELD 01w01 IREN: Ir mode enable
0x40007808 C   FIELD 02w01 IRLP: Ir low-power
0x40007808 C   FIELD 03w01 HDSEL: Half-duplex selection
0x40007808 C   FIELD 04w01 NACK: Smartcard NACK enable
0x40007808 C   FIELD 05w01 SCEN: Smartcard mode enable
0x40007808 C   FIELD 06w01 DMAR: DMA enable receiver
0x40007808 C   FIELD 07w01 DMAT: DMA enable transmitter
0x40007808 C   FIELD 08w01 RTSE: RTS enable
0x40007808 C   FIELD 09w01 CTSE: CTS enable
0x40007808 C   FIELD 10w01 CTSIE: CTS interrupt enable
0x40007808 C   FIELD 11w01 ONEBIT: One sample bit method enable
0x40007808 C   FIELD 12w01 OVRDIS: Overrun Disable
0x40007808 C   FIELD 13w01 DDRE: DMA Disable on Reception Error
0x40007808 C   FIELD 14w01 DEM: Driver enable mode
0x40007808 C   FIELD 15w01 DEP: Driver enable polarity selection
0x40007808 C   FIELD 17w03 SCARCNT: Smartcard auto-retry count
0x40007808 C   FIELD 20w02 WUS: Wakeup from Stop mode interrupt flag selection
0x40007808 C   FIELD 22w01 WUFIE: Wakeup from Stop mode interrupt enable
0x40007808 C   FIELD 23w01 TXFTIE: TXFIFO threshold interrupt enable
0x40007808 C   FIELD 24w01 TCBGTIE: Transmission Complete before guard time, interrupt enable
0x40007808 C   FIELD 25w03 RXFTCFG: Receive FIFO threshold configuration
0x40007808 C   FIELD 28w01 RXFTIE: RXFIFO threshold interrupt enable
0x40007808 C   FIELD 29w03 TXFTCFG: TXFIFO threshold configuration
0x4000780C B  REGISTER BRR (rw): Baud rate register
0x4000780C C   FIELD 00w16 BRR: DIV_Mantissa
0x40007810 B  REGISTER GTPR (rw): Guard time and prescaler register
0x40007810 C   FIELD 00w08 PSC: Prescaler value
0x40007810 C   FIELD 08w08 GT: Guard time value
0x40007814 B  REGISTER RTOR (rw): Receiver timeout register
0x40007814 C   FIELD 00w24 RTO: Receiver timeout value
0x40007814 C   FIELD 24w08 BLEN: Block Length
0x40007818 B  REGISTER RQR (wo): Request register
0x40007818 C   FIELD 00w01 ABRRQ: Auto baud rate request
0x40007818 C   FIELD 01w01 SBKRQ: Send break request
0x40007818 C   FIELD 02w01 MMRQ: Mute mode request
0x40007818 C   FIELD 03w01 RXFRQ: Receive data flush request
0x40007818 C   FIELD 04w01 TXFRQ: Transmit data flush request
0x4000781C B  REGISTER ISR (ro): Interrupt & status register
0x4000781C C   FIELD 00w01 PE: PE
0x4000781C C   FIELD 01w01 FE: FE
0x4000781C C   FIELD 02w01 NF: NF
0x4000781C C   FIELD 03w01 ORE: ORE
0x4000781C C   FIELD 04w01 IDLE: IDLE
0x4000781C C   FIELD 05w01 RXNE: RXNE
0x4000781C C   FIELD 06w01 TC: TC
0x4000781C C   FIELD 07w01 TXE: TXE
0x4000781C C   FIELD 08w01 LBDF: LBDF
0x4000781C C   FIELD 09w01 CTSIF: CTSIF
0x4000781C C   FIELD 10w01 CTS: CTS
0x4000781C C   FIELD 11w01 RTOF: RTOF
0x4000781C C   FIELD 12w01 EOBF: EOBF
0x4000781C C   FIELD 13w01 UDR: SPI slave underrun error flag
0x4000781C C   FIELD 14w01 ABRE: ABRE
0x4000781C C   FIELD 15w01 ABRF: ABRF
0x4000781C C   FIELD 16w01 BUSY: BUSY
0x4000781C C   FIELD 17w01 CMF: CMF
0x4000781C C   FIELD 18w01 SBKF: SBKF
0x4000781C C   FIELD 19w01 RWU: RWU
0x4000781C C   FIELD 20w01 WUF: WUF
0x4000781C C   FIELD 21w01 TEACK: TEACK
0x4000781C C   FIELD 22w01 REACK: REACK
0x4000781C C   FIELD 23w01 TXFE: TXFIFO Empty
0x4000781C C   FIELD 24w01 RXFF: RXFIFO Full
0x4000781C C   FIELD 25w01 TCBGT: Transmission complete before guard time flag
0x4000781C C   FIELD 26w01 RXFT: RXFIFO threshold flag
0x4000781C C   FIELD 27w01 TXFT: TXFIFO threshold flag
0x40007820 B  REGISTER ICR (wo): Interrupt flag clear register
0x40007820 C   FIELD 00w01 PECF: Parity error clear flag
0x40007820 C   FIELD 01w01 FECF: Framing error clear flag
0x40007820 C   FIELD 02w01 NCF: Noise detected clear flag
0x40007820 C   FIELD 03w01 ORECF: Overrun error clear flag
0x40007820 C   FIELD 04w01 IDLECF: Idle line detected clear flag
0x40007820 C   FIELD 05w01 TXFECF: TXFIFO empty clear flag
0x40007820 C   FIELD 06w01 TCCF: Transmission complete clear flag
0x40007820 C   FIELD 07w01 TCBGTCF: Transmission complete before Guard time clear flag
0x40007820 C   FIELD 08w01 LBDCF: LIN break detection clear flag
0x40007820 C   FIELD 09w01 CTSCF: CTS clear flag
0x40007820 C   FIELD 11w01 RTOCF: Receiver timeout clear flag
0x40007820 C   FIELD 12w01 EOBCF: End of block clear flag
0x40007820 C   FIELD 13w01 UDRCF: SPI slave underrun clear flag
0x40007820 C   FIELD 17w01 CMCF: Character match clear flag
0x40007820 C   FIELD 20w01 WUCF: Wakeup from Stop mode clear flag
0x40007824 B  REGISTER RDR (ro): Receive data register
0x40007824 C   FIELD 00w09 RDR: Receive data value
0x40007828 B  REGISTER TDR (rw): Transmit data register
0x40007828 C   FIELD 00w09 TDR: Transmit data value
0x4000782C B  REGISTER PRESC (rw): USART prescaler register
0x4000782C C   FIELD 00w04 PRESCALER: Clock prescaler
0x40007C00 A PERIPHERAL UART8
0x40007C00 B  REGISTER CR1 (rw): Control register 1
0x40007C00 C   FIELD 00w01 UE: USART enable
0x40007C00 C   FIELD 01w01 UESM: USART enable in Stop mode
0x40007C00 C   FIELD 02w01 RE: Receiver enable
0x40007C00 C   FIELD 03w01 TE: Transmitter enable
0x40007C00 C   FIELD 04w01 IDLEIE: IDLE interrupt enable
0x40007C00 C   FIELD 05w01 RXNEIE: RXNE interrupt enable
0x40007C00 C   FIELD 06w01 TCIE: Transmission complete interrupt enable
0x40007C00 C   FIELD 07w01 TXEIE: interrupt enable
0x40007C00 C   FIELD 08w01 PEIE: PE interrupt enable
0x40007C00 C   FIELD 09w01 PS: Parity selection
0x40007C00 C   FIELD 10w01 PCE: Parity control enable
0x40007C00 C   FIELD 11w01 WAKE: Receiver wakeup method
0x40007C00 C   FIELD 12w01 M0: Word length
0x40007C00 C   FIELD 13w01 MME: Mute mode enable
0x40007C00 C   FIELD 14w01 CMIE: Character match interrupt enable
0x40007C00 C   FIELD 15w01 OVER8: Oversampling mode
0x40007C00 C   FIELD 16w05 DEDT: Driver Enable de-assertion time
0x40007C00 C   FIELD 21w05 DEAT: Driver Enable assertion time
0x40007C00 C   FIELD 26w01 RTOIE: Receiver timeout interrupt enable
0x40007C00 C   FIELD 27w01 EOBIE: End of Block interrupt enable
0x40007C00 C   FIELD 28w01 M1: Word length
0x40007C00 C   FIELD 29w01 FIFOEN: FIFO mode enable
0x40007C00 C   FIELD 30w01 TXFEIE: TXFIFO empty interrupt enable
0x40007C00 C   FIELD 31w01 RXFFIE: RXFIFO Full interrupt enable
0x40007C04 B  REGISTER CR2 (rw): Control register 2
0x40007C04 C   FIELD 00w01 SLVEN: Synchronous Slave mode enable
0x40007C04 C   FIELD 03w01 DIS_NSS: When the DSI_NSS bit is set, the NSS pin input is ignored
0x40007C04 C   FIELD 04w01 ADDM7: 7-bit Address Detection/4-bit Address Detection
0x40007C04 C   FIELD 05w01 LBDL: LIN break detection length
0x40007C04 C   FIELD 06w01 LBDIE: LIN break detection interrupt enable
0x40007C04 C   FIELD 08w01 LBCL: Last bit clock pulse
0x40007C04 C   FIELD 09w01 CPHA: Clock phase
0x40007C04 C   FIELD 10w01 CPOL: Clock polarity
0x40007C04 C   FIELD 11w01 CLKEN: Clock enable
0x40007C04 C   FIELD 12w02 STOP: STOP bits
0x40007C04 C   FIELD 14w01 LINEN: LIN mode enable
0x40007C04 C   FIELD 15w01 SWAP: Swap TX/RX pins
0x40007C04 C   FIELD 16w01 RXINV: RX pin active level inversion
0x40007C04 C   FIELD 17w01 TXINV: TX pin active level inversion
0x40007C04 C   FIELD 18w01 DATAINV: Binary data inversion
0x40007C04 C   FIELD 19w01 MSBFIRST: Most significant bit first
0x40007C04 C   FIELD 20w01 ABREN: Auto baud rate enable
0x40007C04 C   FIELD 21w02 ABRMOD: Auto baud rate mode
0x40007C04 C   FIELD 23w01 RTOEN: Receiver timeout enable
0x40007C04 C   FIELD 24w08 ADD: Address of the USART node
0x40007C08 B  REGISTER CR3 (rw): Control register 3
0x40007C08 C   FIELD 00w01 EIE: Error interrupt enable
0x40007C08 C   FIELD 01w01 IREN: Ir mode enable
0x40007C08 C   FIELD 02w01 IRLP: Ir low-power
0x40007C08 C   FIELD 03w01 HDSEL: Half-duplex selection
0x40007C08 C   FIELD 04w01 NACK: Smartcard NACK enable
0x40007C08 C   FIELD 05w01 SCEN: Smartcard mode enable
0x40007C08 C   FIELD 06w01 DMAR: DMA enable receiver
0x40007C08 C   FIELD 07w01 DMAT: DMA enable transmitter
0x40007C08 C   FIELD 08w01 RTSE: RTS enable
0x40007C08 C   FIELD 09w01 CTSE: CTS enable
0x40007C08 C   FIELD 10w01 CTSIE: CTS interrupt enable
0x40007C08 C   FIELD 11w01 ONEBIT: One sample bit method enable
0x40007C08 C   FIELD 12w01 OVRDIS: Overrun Disable
0x40007C08 C   FIELD 13w01 DDRE: DMA Disable on Reception Error
0x40007C08 C   FIELD 14w01 DEM: Driver enable mode
0x40007C08 C   FIELD 15w01 DEP: Driver enable polarity selection
0x40007C08 C   FIELD 17w03 SCARCNT: Smartcard auto-retry count
0x40007C08 C   FIELD 20w02 WUS: Wakeup from Stop mode interrupt flag selection
0x40007C08 C   FIELD 22w01 WUFIE: Wakeup from Stop mode interrupt enable
0x40007C08 C   FIELD 23w01 TXFTIE: TXFIFO threshold interrupt enable
0x40007C08 C   FIELD 24w01 TCBGTIE: Transmission Complete before guard time, interrupt enable
0x40007C08 C   FIELD 25w03 RXFTCFG: Receive FIFO threshold configuration
0x40007C08 C   FIELD 28w01 RXFTIE: RXFIFO threshold interrupt enable
0x40007C08 C   FIELD 29w03 TXFTCFG: TXFIFO threshold configuration
0x40007C0C B  REGISTER BRR (rw): Baud rate register
0x40007C0C C   FIELD 00w16 BRR: DIV_Mantissa
0x40007C10 B  REGISTER GTPR (rw): Guard time and prescaler register
0x40007C10 C   FIELD 00w08 PSC: Prescaler value
0x40007C10 C   FIELD 08w08 GT: Guard time value
0x40007C14 B  REGISTER RTOR (rw): Receiver timeout register
0x40007C14 C   FIELD 00w24 RTO: Receiver timeout value
0x40007C14 C   FIELD 24w08 BLEN: Block Length
0x40007C18 B  REGISTER RQR (wo): Request register
0x40007C18 C   FIELD 00w01 ABRRQ: Auto baud rate request
0x40007C18 C   FIELD 01w01 SBKRQ: Send break request
0x40007C18 C   FIELD 02w01 MMRQ: Mute mode request
0x40007C18 C   FIELD 03w01 RXFRQ: Receive data flush request
0x40007C18 C   FIELD 04w01 TXFRQ: Transmit data flush request
0x40007C1C B  REGISTER ISR (ro): Interrupt & status register
0x40007C1C C   FIELD 00w01 PE: PE
0x40007C1C C   FIELD 01w01 FE: FE
0x40007C1C C   FIELD 02w01 NF: NF
0x40007C1C C   FIELD 03w01 ORE: ORE
0x40007C1C C   FIELD 04w01 IDLE: IDLE
0x40007C1C C   FIELD 05w01 RXNE: RXNE
0x40007C1C C   FIELD 06w01 TC: TC
0x40007C1C C   FIELD 07w01 TXE: TXE
0x40007C1C C   FIELD 08w01 LBDF: LBDF
0x40007C1C C   FIELD 09w01 CTSIF: CTSIF
0x40007C1C C   FIELD 10w01 CTS: CTS
0x40007C1C C   FIELD 11w01 RTOF: RTOF
0x40007C1C C   FIELD 12w01 EOBF: EOBF
0x40007C1C C   FIELD 13w01 UDR: SPI slave underrun error flag
0x40007C1C C   FIELD 14w01 ABRE: ABRE
0x40007C1C C   FIELD 15w01 ABRF: ABRF
0x40007C1C C   FIELD 16w01 BUSY: BUSY
0x40007C1C C   FIELD 17w01 CMF: CMF
0x40007C1C C   FIELD 18w01 SBKF: SBKF
0x40007C1C C   FIELD 19w01 RWU: RWU
0x40007C1C C   FIELD 20w01 WUF: WUF
0x40007C1C C   FIELD 21w01 TEACK: TEACK
0x40007C1C C   FIELD 22w01 REACK: REACK
0x40007C1C C   FIELD 23w01 TXFE: TXFIFO Empty
0x40007C1C C   FIELD 24w01 RXFF: RXFIFO Full
0x40007C1C C   FIELD 25w01 TCBGT: Transmission complete before guard time flag
0x40007C1C C   FIELD 26w01 RXFT: RXFIFO threshold flag
0x40007C1C C   FIELD 27w01 TXFT: TXFIFO threshold flag
0x40007C20 B  REGISTER ICR (wo): Interrupt flag clear register
0x40007C20 C   FIELD 00w01 PECF: Parity error clear flag
0x40007C20 C   FIELD 01w01 FECF: Framing error clear flag
0x40007C20 C   FIELD 02w01 NCF: Noise detected clear flag
0x40007C20 C   FIELD 03w01 ORECF: Overrun error clear flag
0x40007C20 C   FIELD 04w01 IDLECF: Idle line detected clear flag
0x40007C20 C   FIELD 05w01 TXFECF: TXFIFO empty clear flag
0x40007C20 C   FIELD 06w01 TCCF: Transmission complete clear flag
0x40007C20 C   FIELD 07w01 TCBGTCF: Transmission complete before Guard time clear flag
0x40007C20 C   FIELD 08w01 LBDCF: LIN break detection clear flag
0x40007C20 C   FIELD 09w01 CTSCF: CTS clear flag
0x40007C20 C   FIELD 11w01 RTOCF: Receiver timeout clear flag
0x40007C20 C   FIELD 12w01 EOBCF: End of block clear flag
0x40007C20 C   FIELD 13w01 UDRCF: SPI slave underrun clear flag
0x40007C20 C   FIELD 17w01 CMCF: Character match clear flag
0x40007C20 C   FIELD 20w01 WUCF: Wakeup from Stop mode clear flag
0x40007C24 B  REGISTER RDR (ro): Receive data register
0x40007C24 C   FIELD 00w09 RDR: Receive data value
0x40007C28 B  REGISTER TDR (rw): Transmit data register
0x40007C28 C   FIELD 00w09 TDR: Transmit data value
0x40007C2C B  REGISTER PRESC (rw): USART prescaler register
0x40007C2C C   FIELD 00w04 PRESCALER: Clock prescaler
0x40008400 A PERIPHERAL CRS
0x40008400 B  REGISTER CR: CRS control register
0x40008400 C   FIELD 00w01 SYNCOKIE (rw): SYNC event OK interrupt enable
0x40008400 C   FIELD 01w01 SYNCWARNIE (rw): SYNC warning interrupt enable
0x40008400 C   FIELD 02w01 ERRIE (rw): Synchronization or trimming error interrupt enable
0x40008400 C   FIELD 03w01 ESYNCIE (rw): Expected SYNC interrupt enable
0x40008400 C   FIELD 05w01 CEN (rw): Frequency error counter enable This bit enables the oscillator clock for the frequency error counter. When this bit is set, the CRS_CFGR register is write-protected and cannot be modified.
0x40008400 C   FIELD 06w01 AUTOTRIMEN (rw): Automatic trimming enable This bit enables the automatic hardware adjustment of TRIM bits according to the measured frequency error between two SYNC events. If this bit is set, the TRIM bits are read-only. The TRIM value can be adjusted by hardware by one or two steps at a time, depending on the measured frequency error value. Refer to Section7.3.4: Frequency error evaluation and automatic trimming for more details.
0x40008400 C   FIELD 07w01 SWSYNC (ro): Generate software SYNC event This bit is set by software in order to generate a software SYNC event. It is automatically cleared by hardware.
0x40008400 C   FIELD 08w06 TRIM (rw): HSI48 oscillator smooth trimming These bits provide a user-programmable trimming value to the HSI48 oscillator. They can be programmed to adjust to variations in voltage and temperature that influence the frequency of the HSI48. The default value is 32, which corresponds to the middle of the trimming interval. The trimming step is around 67 kHz between two consecutive TRIM steps. A higher TRIM value corresponds to a higher output frequency. When the AUTOTRIMEN bit is set, this field is controlled by hardware and is read-only.
0x40008404 B  REGISTER CFGR (rw): This register can be written only when the frequency error counter is disabled (CEN bit is cleared in CRS_CR). When the counter is enabled, this register is write-protected.
0x40008404 C   FIELD 00w16 RELOAD: Counter reload value RELOAD is the value to be loaded in the frequency error counter with each SYNC event. Refer to Section7.3.3: Frequency error measurement for more details about counter behavior.
0x40008404 C   FIELD 16w08 FELIM: Frequency error limit FELIM contains the value to be used to evaluate the captured frequency error value latched in the FECAP[15:0] bits of the CRS_ISR register. Refer to Section7.3.4: Frequency error evaluation and automatic trimming for more details about FECAP evaluation.
0x40008404 C   FIELD 24w03 SYNCDIV: SYNC divider These bits are set and cleared by software to control the division factor of the SYNC signal.
0x40008404 C   FIELD 28w02 SYNCSRC: SYNC signal source selection These bits are set and cleared by software to select the SYNC signal source. Note: When using USB LPM (Link Power Management) and the device is in Sleep mode, the periodic USB SOF will not be generated by the host. No SYNC signal will therefore be provided to the CRS to calibrate the HSI48 on the run. To guarantee the required clock precision after waking up from Sleep mode, the LSE or reference clock on the GPIOs should be used as SYNC signal.
0x40008404 C   FIELD 31w01 SYNCPOL: SYNC polarity selection This bit is set and cleared by software to select the input polarity for the SYNC signal source.
0x40008408 B  REGISTER ISR (ro): CRS interrupt and status register
0x40008408 C   FIELD 00w01 SYNCOKF: SYNC event OK flag This flag is set by hardware when the measured frequency error is smaller than FELIM * 3. This means that either no adjustment of the TRIM value is needed or that an adjustment by one trimming step is enough to compensate the frequency error. An interrupt is generated if the SYNCOKIE bit is set in the CRS_CR register. It is cleared by software by setting the SYNCOKC bit in the CRS_ICR register.
0x40008408 C   FIELD 01w01 SYNCWARNF: SYNC warning flag This flag is set by hardware when the measured frequency error is greater than or equal to FELIM * 3, but smaller than FELIM * 128. This means that to compensate the frequency error, the TRIM value must be adjusted by two steps or more. An interrupt is generated if the SYNCWARNIE bit is set in the CRS_CR register. It is cleared by software by setting the SYNCWARNC bit in the CRS_ICR register.
0x40008408 C   FIELD 02w01 ERRF: Error flag This flag is set by hardware in case of any synchronization or trimming error. It is the logical OR of the TRIMOVF, SYNCMISS and SYNCERR bits. An interrupt is generated if the ERRIE bit is set in the CRS_CR register. It is cleared by software in reaction to setting the ERRC bit in the CRS_ICR register, which clears the TRIMOVF, SYNCMISS and SYNCERR bits.
0x40008408 C   FIELD 03w01 ESYNCF: Expected SYNC flag This flag is set by hardware when the frequency error counter reached a zero value. An interrupt is generated if the ESYNCIE bit is set in the CRS_CR register. It is cleared by software by setting the ESYNCC bit in the CRS_ICR register.
0x40008408 C   FIELD 08w01 SYNCERR: SYNC error This flag is set by hardware when the SYNC pulse arrives before the ESYNC event and the measured frequency error is greater than or equal to FELIM * 128. This means that the frequency error is too big (internal frequency too low) to be compensated by adjusting the TRIM value, and that some other action should be taken. An interrupt is generated if the ERRIE bit is set in the CRS_CR register. It is cleared by software by setting the ERRC bit in the CRS_ICR register.
0x40008408 C   FIELD 09w01 SYNCMISS: SYNC missed This flag is set by hardware when the frequency error counter reached value FELIM * 128 and no SYNC was detected, meaning either that a SYNC pulse was missed or that the frequency error is too big (internal frequency too high) to be compensated by adjusting the TRIM value, and that some other action should be taken. At this point, the frequency error counter is stopped (waiting for a next SYNC) and an interrupt is generated if the ERRIE bit is set in the CRS_CR register. It is cleared by software by setting the ERRC bit in the CRS_ICR register.
0x40008408 C   FIELD 10w01 TRIMOVF: Trimming overflow or underflow This flag is set by hardware when the automatic trimming tries to over- or under-flow the TRIM value. An interrupt is generated if the ERRIE bit is set in the CRS_CR register. It is cleared by software by setting the ERRC bit in the CRS_ICR register.
0x40008408 C   FIELD 15w01 FEDIR: Frequency error direction FEDIR is the counting direction of the frequency error counter latched in the time of the last SYNC event. It shows whether the actual frequency is below or above the target.
0x40008408 C   FIELD 16w16 FECAP: Frequency error capture FECAP is the frequency error counter value latched in the time of the last SYNC event. Refer to Section7.3.4: Frequency error evaluation and automatic trimming for more details about FECAP usage.
0x4000840C B  REGISTER ICR (rw): CRS interrupt flag clear register
0x4000840C C   FIELD 00w01 SYNCOKC: SYNC event OK clear flag Writing 1 to this bit clears the SYNCOKF flag in the CRS_ISR register.
0x4000840C C   FIELD 01w01 SYNCWARNC: SYNC warning clear flag Writing 1 to this bit clears the SYNCWARNF flag in the CRS_ISR register.
0x4000840C C   FIELD 02w01 ERRC: Error clear flag Writing 1 to this bit clears TRIMOVF, SYNCMISS and SYNCERR bits and consequently also the ERRF flag in the CRS_ISR register.
0x4000840C C   FIELD 03w01 ESYNCC: Expected SYNC clear flag Writing 1 to this bit clears the ESYNCF flag in the CRS_ISR register.
0x40008800 A PERIPHERAL SWPMI
0x40008800 B  REGISTER CR (rw): SWPMI Configuration/Control register
0x40008800 C   FIELD 00w01 RXDMA: Reception DMA enable
0x40008800 C   FIELD 01w01 TXDMA: Transmission DMA enable
0x40008800 C   FIELD 02w01 RXMODE: Reception buffering mode
0x40008800 C   FIELD 03w01 TXMODE: Transmission buffering mode
0x40008800 C   FIELD 04w01 LPBK: Loopback mode enable
0x40008800 C   FIELD 05w01 SWPACT: Single wire protocol master interface activate
0x40008800 C   FIELD 10w01 DEACT: Single wire protocol master interface deactivate
0x40008800 C   FIELD 11w01 SWPTEN: Single wire protocol master transceiver enable
0x40008804 B  REGISTER BRR (rw): SWPMI Bitrate register
0x40008804 C   FIELD 00w08 BR: Bitrate prescaler
0x4000880C B  REGISTER ISR (ro): SWPMI Interrupt and Status register
0x4000880C C   FIELD 00w01 RXBFF: Receive buffer full flag
0x4000880C C   FIELD 01w01 TXBEF: Transmit buffer empty flag
0x4000880C C   FIELD 02w01 RXBERF: Receive CRC error flag
0x4000880C C   FIELD 03w01 RXOVRF: Receive overrun error flag
0x4000880C C   FIELD 04w01 TXUNRF: Transmit underrun error flag
0x4000880C C   FIELD 05w01 RXNE: Receive data register not empty
0x4000880C C   FIELD 06w01 TXE: Transmit data register empty
0x4000880C C   FIELD 07w01 TCF: Transfer complete flag
0x4000880C C   FIELD 08w01 SRF: Slave resume flag
0x4000880C C   FIELD 09w01 SUSP: SUSPEND flag
0x4000880C C   FIELD 10w01 DEACTF: DEACTIVATED flag
0x4000880C C   FIELD 11w01 RDYF: transceiver ready flag
0x40008810 B  REGISTER ICR (wo): SWPMI Interrupt Flag Clear register
0x40008810 C   FIELD 00w01 CRXBFF: Clear receive buffer full flag
0x40008810 C   FIELD 01w01 CTXBEF: Clear transmit buffer empty flag
0x40008810 C   FIELD 02w01 CRXBERF: Clear receive CRC error flag
0x40008810 C   FIELD 03w01 CRXOVRF: Clear receive overrun error flag
0x40008810 C   FIELD 04w01 CTXUNRF: Clear transmit underrun error flag
0x40008810 C   FIELD 07w01 CTCF: Clear transfer complete flag
0x40008810 C   FIELD 08w01 CSRF: Clear slave resume flag
0x40008810 C   FIELD 11w01 CRDYF: Clear transceiver ready flag
0x40008814 B  REGISTER IER (rw): SWPMI Interrupt Enable register
0x40008814 C   FIELD 00w01 RXBFIE: Receive buffer full interrupt enable
0x40008814 C   FIELD 01w01 TXBEIE: Transmit buffer empty interrupt enable
0x40008814 C   FIELD 02w01 RXBERIE: Receive CRC error interrupt enable
0x40008814 C   FIELD 03w01 RXOVRIE: Receive overrun error interrupt enable
0x40008814 C   FIELD 04w01 TXUNRIE: Transmit underrun error interrupt enable
0x40008814 C   FIELD 05w01 RIE: Receive interrupt enable
0x40008814 C   FIELD 06w01 TIE: Transmit interrupt enable
0x40008814 C   FIELD 07w01 TCIE: Transmit complete interrupt enable
0x40008814 C   FIELD 08w01 SRIE: Slave resume interrupt enable
0x40008814 C   FIELD 11w01 RDYIE: Transceiver ready interrupt enable
0x40008818 B  REGISTER RFL (ro): SWPMI Receive Frame Length register
0x40008818 C   FIELD 00w05 RFL: Receive frame length
0x4000881C B  REGISTER TDR (wo): SWPMI Transmit data register
0x4000881C C   FIELD 00w32 TD: Transmit data
0x40008820 B  REGISTER RDR (ro): SWPMI Receive data register
0x40008820 C   FIELD 00w32 RD: received data
0x40008824 B  REGISTER OR (rw): SWPMI Option register
0x40008824 C   FIELD 00w01 SWP_TBYP: SWP transceiver bypass
0x40008824 C   FIELD 01w01 SWP_CLASS: SWP class selection
0x40009000 A PERIPHERAL OPAMP
0x40009000 B  REGISTER OPAMP1_CSR (rw): OPAMP1 control/status register
0x40009000 C   FIELD 00w01 OPAEN: Operational amplifier Enable
0x40009000 C   FIELD 01w01 FORCE_VP: Force internal reference on VP (reserved for test
0x40009000 C   FIELD 02w02 VP_SEL: Operational amplifier PGA mode
0x40009000 C   FIELD 05w02 VM_SEL: Inverting input selection
0x40009000 C   FIELD 08w01 OPAHSM: Operational amplifier high-speed mode
0x40009000 C   FIELD 11w01 CALON: Calibration mode enabled
0x40009000 C   FIELD 12w02 CALSEL: Calibration selection
0x40009000 C   FIELD 14w04 PGA_GAIN: allows to switch from AOP offset trimmed values to AOP offset
0x40009000 C   FIELD 18w01 USERTRIM: User trimming enable
0x40009000 C   FIELD 29w01 TSTREF: OPAMP calibration reference voltage output control (reserved for test)
0x40009000 C   FIELD 30w01 CALOUT: Operational amplifier calibration output
0x40009004 B  REGISTER OPAMP1_OTR (rw): OPAMP1 offset trimming register in normal mode
0x40009004 C   FIELD 00w05 TRIMOFFSETN: Trim for NMOS differential pairs
0x40009004 C   FIELD 08w05 TRIMOFFSETP: Trim for PMOS differential pairs
0x40009008 B  REGISTER OPAMP1_HSOTR (rw): OPAMP1 offset trimming register in low-power mode
0x40009008 C   FIELD 00w05 TRIMLPOFFSETN: Trim for NMOS differential pairs
0x40009008 C   FIELD 08w05 TRIMLPOFFSETP: Trim for PMOS differential pairs
0x40009010 B  REGISTER OPAMP2_CSR (rw): OPAMP2 control/status register
0x40009010 C   FIELD 00w01 OPAEN: Operational amplifier Enable
0x40009010 C   FIELD 01w01 FORCE_VP: Force internal reference on VP (reserved for test)
0x40009010 C   FIELD 05w02 VM_SEL: Inverting input selection
0x40009010 C   FIELD 08w01 OPAHSM: Operational amplifier high-speed mode
0x40009010 C   FIELD 11w01 CALON: Calibration mode enabled
0x40009010 C   FIELD 12w02 CALSEL: Calibration selection
0x40009010 C   FIELD 14w04 PGA_GAIN: Operational amplifier Programmable amplifier gain value
0x40009010 C   FIELD 18w01 USERTRIM: User trimming enable
0x40009010 C   FIELD 29w01 TSTREF: OPAMP calibration reference voltage output control (reserved for test)
0x40009010 C   FIELD 30w01 CALOUT: Operational amplifier calibration output
0x40009014 B  REGISTER OPAMP2_OTR (rw): OPAMP2 offset trimming register in normal mode
0x40009014 C   FIELD 00w05 TRIMOFFSETN: Trim for NMOS differential pairs
0x40009014 C   FIELD 08w05 TRIMOFFSETP: Trim for PMOS differential pairs
0x40009018 B  REGISTER OPAMP2_HSOTR (rw): OPAMP2 offset trimming register in low-power mode
0x40009018 C   FIELD 00w05 TRIMLPOFFSETN: Trim for NMOS differential pairs
0x40009018 C   FIELD 08w05 TRIMLPOFFSETP: Trim for PMOS differential pairs
0x40009400 A PERIPHERAL MDIOS
0x40009400 B  REGISTER CR (rw): MDIOS configuration register
0x40009400 C   FIELD 00w01 EN: Peripheral enable
0x40009400 C   FIELD 01w01 WRIE: Register write interrupt enable
0x40009400 C   FIELD 02w01 RDIE: Register Read Interrupt Enable
0x40009400 C   FIELD 03w01 EIE: Error interrupt enable
0x40009400 C   FIELD 07w01 DPC: Disable Preamble Check
0x40009400 C   FIELD 08w05 PORT_ADDRESS: Slaves's address
0x40009404 B  REGISTER WRFR (ro): MDIOS write flag register
0x40009404 C   FIELD 00w32 WRF: Write flags for MDIO registers 0 to 31
0x40009408 B  REGISTER CWRFR (rw): MDIOS clear write flag register
0x40009408 C   FIELD 00w32 CWRF: Clear the write flag
0x4000940C B  REGISTER RDFR (ro): MDIOS read flag register
0x4000940C C   FIELD 00w32 RDF: Read flags for MDIO registers 0 to 31
0x40009410 B  REGISTER CRDFR (rw): MDIOS clear read flag register
0x40009410 C   FIELD 00w32 CRDF: Clear the read flag
0x40009414 B  REGISTER SR (ro): MDIOS status register
0x40009414 C   FIELD 00w01 PERF: Preamble error flag
0x40009414 C   FIELD 01w01 SERF: Start error flag
0x40009414 C   FIELD 02w01 TERF: Turnaround error flag
0x40009418 B  REGISTER CLRFR (rw): MDIOS clear flag register
0x40009418 C   FIELD 00w01 CPERF: Clear the preamble error flag
0x40009418 C   FIELD 01w01 CSERF: Clear the start error flag
0x40009418 C   FIELD 02w01 CTERF: Clear the turnaround error flag
0x4000941C B  REGISTER DINR0 (ro): MDIOS input data register 0
0x4000941C C   FIELD 00w16 DIN0: Input data received from MDIO Master during write frames
0x40009420 B  REGISTER DINR1 (ro): MDIOS input data register 1
0x40009420 C   FIELD 00w16 DIN1: Input data received from MDIO Master during write frames
0x40009424 B  REGISTER DINR2 (ro): MDIOS input data register 2
0x40009424 C   FIELD 00w16 DIN2: Input data received from MDIO Master during write frames
0x40009428 B  REGISTER DINR3 (ro): MDIOS input data register 3
0x40009428 C   FIELD 00w16 DIN3: Input data received from MDIO Master during write frames
0x4000942C B  REGISTER DINR4 (ro): MDIOS input data register 4
0x4000942C C   FIELD 00w16 DIN4: Input data received from MDIO Master during write frames
0x40009430 B  REGISTER DINR5 (ro): MDIOS input data register 5
0x40009430 C   FIELD 00w16 DIN5: Input data received from MDIO Master during write frames
0x40009434 B  REGISTER DINR6 (ro): MDIOS input data register 6
0x40009434 C   FIELD 00w16 DIN6: Input data received from MDIO Master during write frames
0x40009438 B  REGISTER DINR7 (ro): MDIOS input data register 7
0x40009438 C   FIELD 00w16 DIN7: Input data received from MDIO Master during write frames
0x4000943C B  REGISTER DINR8 (ro): MDIOS input data register 8
0x4000943C C   FIELD 00w16 DIN8: Input data received from MDIO Master during write frames
0x40009440 B  REGISTER DINR9 (ro): MDIOS input data register 9
0x40009440 C   FIELD 00w16 DIN9: Input data received from MDIO Master during write frames
0x40009444 B  REGISTER DINR10 (ro): MDIOS input data register 10
0x40009444 C   FIELD 00w16 DIN10: Input data received from MDIO Master during write frames
0x40009448 B  REGISTER DINR11 (ro): MDIOS input data register 11
0x40009448 C   FIELD 00w16 DIN11: Input data received from MDIO Master during write frames
0x4000944C B  REGISTER DINR12 (ro): MDIOS input data register 12
0x4000944C C   FIELD 00w16 DIN12: Input data received from MDIO Master during write frames
0x40009450 B  REGISTER DINR13 (ro): MDIOS input data register 13
0x40009450 C   FIELD 00w16 DIN13: Input data received from MDIO Master during write frames
0x40009454 B  REGISTER DINR14 (ro): MDIOS input data register 14
0x40009454 C   FIELD 00w16 DIN14: Input data received from MDIO Master during write frames
0x40009458 B  REGISTER DINR15 (ro): MDIOS input data register 15
0x40009458 C   FIELD 00w16 DIN15: Input data received from MDIO Master during write frames
0x4000945C B  REGISTER DINR16 (ro): MDIOS input data register 16
0x4000945C C   FIELD 00w16 DIN16: Input data received from MDIO Master during write frames
0x40009460 B  REGISTER DINR17 (ro): MDIOS input data register 17
0x40009460 C   FIELD 00w16 DIN17: Input data received from MDIO Master during write frames
0x40009464 B  REGISTER DINR18 (ro): MDIOS input data register 18
0x40009464 C   FIELD 00w16 DIN18: Input data received from MDIO Master during write frames
0x40009468 B  REGISTER DINR19 (ro): MDIOS input data register 19
0x40009468 C   FIELD 00w16 DIN19: Input data received from MDIO Master during write frames
0x4000946C B  REGISTER DINR20 (ro): MDIOS input data register 20
0x4000946C C   FIELD 00w16 DIN20: Input data received from MDIO Master during write frames
0x40009470 B  REGISTER DINR21 (ro): MDIOS input data register 21
0x40009470 C   FIELD 00w16 DIN21: Input data received from MDIO Master during write frames
0x40009474 B  REGISTER DINR22 (ro): MDIOS input data register 22
0x40009474 C   FIELD 00w16 DIN22: Input data received from MDIO Master during write frames
0x40009478 B  REGISTER DINR23 (ro): MDIOS input data register 23
0x40009478 C   FIELD 00w16 DIN23: Input data received from MDIO Master during write frames
0x4000947C B  REGISTER DINR24 (ro): MDIOS input data register 24
0x4000947C C   FIELD 00w16 DIN24: Input data received from MDIO Master during write frames
0x40009480 B  REGISTER DINR25 (ro): MDIOS input data register 25
0x40009480 C   FIELD 00w16 DIN25: Input data received from MDIO Master during write frames
0x40009484 B  REGISTER DINR26 (ro): MDIOS input data register 26
0x40009484 C   FIELD 00w16 DIN26: Input data received from MDIO Master during write frames
0x40009488 B  REGISTER DINR27 (ro): MDIOS input data register 27
0x40009488 C   FIELD 00w16 DIN27: Input data received from MDIO Master during write frames
0x4000948C B  REGISTER DINR28 (ro): MDIOS input data register 28
0x4000948C C   FIELD 00w16 DIN28: Input data received from MDIO Master during write frames
0x40009490 B  REGISTER DINR29 (ro): MDIOS input data register 29
0x40009490 C   FIELD 00w16 DIN29: Input data received from MDIO Master during write frames
0x40009494 B  REGISTER DINR30 (ro): MDIOS input data register 30
0x40009494 C   FIELD 00w16 DIN30: Input data received from MDIO Master during write frames
0x40009498 B  REGISTER DINR31 (ro): MDIOS input data register 31
0x40009498 C   FIELD 00w16 DIN31: Input data received from MDIO Master during write frames
0x4000949C B  REGISTER DOUTR0 (rw): MDIOS output data register 0
0x4000949C C   FIELD 00w16 DOUT0: Output data sent to MDIO Master during read frames
0x400094A0 B  REGISTER DOUTR1 (rw): MDIOS output data register 1
0x400094A0 C   FIELD 00w16 DOUT1: Output data sent to MDIO Master during read frames
0x400094A4 B  REGISTER DOUTR2 (rw): MDIOS output data register 2
0x400094A4 C   FIELD 00w16 DOUT2: Output data sent to MDIO Master during read frames
0x400094A8 B  REGISTER DOUTR3 (rw): MDIOS output data register 3
0x400094A8 C   FIELD 00w16 DOUT3: Output data sent to MDIO Master during read frames
0x400094AC B  REGISTER DOUTR4 (rw): MDIOS output data register 4
0x400094AC C   FIELD 00w16 DOUT4: Output data sent to MDIO Master during read frames
0x400094B0 B  REGISTER DOUTR5 (rw): MDIOS output data register 5
0x400094B0 C   FIELD 00w16 DOUT5: Output data sent to MDIO Master during read frames
0x400094B4 B  REGISTER DOUTR6 (rw): MDIOS output data register 6
0x400094B4 C   FIELD 00w16 DOUT6: Output data sent to MDIO Master during read frames
0x400094B8 B  REGISTER DOUTR7 (rw): MDIOS output data register 7
0x400094B8 C   FIELD 00w16 DOUT7: Output data sent to MDIO Master during read frames
0x400094BC B  REGISTER DOUTR8 (rw): MDIOS output data register 8
0x400094BC C   FIELD 00w16 DOUT8: Output data sent to MDIO Master during read frames
0x400094C0 B  REGISTER DOUTR9 (rw): MDIOS output data register 9
0x400094C0 C   FIELD 00w16 DOUT9: Output data sent to MDIO Master during read frames
0x400094C4 B  REGISTER DOUTR10 (rw): MDIOS output data register 10
0x400094C4 C   FIELD 00w16 DOUT10: Output data sent to MDIO Master during read frames
0x400094C8 B  REGISTER DOUTR11 (rw): MDIOS output data register 11
0x400094C8 C   FIELD 00w16 DOUT11: Output data sent to MDIO Master during read frames
0x400094CC B  REGISTER DOUTR12 (rw): MDIOS output data register 12
0x400094CC C   FIELD 00w16 DOUT12: Output data sent to MDIO Master during read frames
0x400094D0 B  REGISTER DOUTR13 (rw): MDIOS output data register 13
0x400094D0 C   FIELD 00w16 DOUT13: Output data sent to MDIO Master during read frames
0x400094D4 B  REGISTER DOUTR14 (rw): MDIOS output data register 14
0x400094D4 C   FIELD 00w16 DOUT14: Output data sent to MDIO Master during read frames
0x400094D8 B  REGISTER DOUTR15 (rw): MDIOS output data register 15
0x400094D8 C   FIELD 00w16 DOUT15: Output data sent to MDIO Master during read frames
0x400094DC B  REGISTER DOUTR16 (rw): MDIOS output data register 16
0x400094DC C   FIELD 00w16 DOUT16: Output data sent to MDIO Master during read frames
0x400094E0 B  REGISTER DOUTR17 (rw): MDIOS output data register 17
0x400094E0 C   FIELD 00w16 DOUT17: Output data sent to MDIO Master during read frames
0x400094E4 B  REGISTER DOUTR18 (rw): MDIOS output data register 18
0x400094E4 C   FIELD 00w16 DOUT18: Output data sent to MDIO Master during read frames
0x400094E8 B  REGISTER DOUTR19 (rw): MDIOS output data register 19
0x400094E8 C   FIELD 00w16 DOUT19: Output data sent to MDIO Master during read frames
0x400094EC B  REGISTER DOUTR20 (rw): MDIOS output data register 20
0x400094EC C   FIELD 00w16 DOUT20: Output data sent to MDIO Master during read frames
0x400094F0 B  REGISTER DOUTR21 (rw): MDIOS output data register 21
0x400094F0 C   FIELD 00w16 DOUT21: Output data sent to MDIO Master during read frames
0x400094F4 B  REGISTER DOUTR22 (rw): MDIOS output data register 22
0x400094F4 C   FIELD 00w16 DOUT22: Output data sent to MDIO Master during read frames
0x400094F8 B  REGISTER DOUTR23 (rw): MDIOS output data register 23
0x400094F8 C   FIELD 00w16 DOUT23: Output data sent to MDIO Master during read frames
0x400094FC B  REGISTER DOUTR24 (rw): MDIOS output data register 24
0x400094FC C   FIELD 00w16 DOUT24: Output data sent to MDIO Master during read frames
0x40009500 B  REGISTER DOUTR25 (rw): MDIOS output data register 25
0x40009500 C   FIELD 00w16 DOUT25: Output data sent to MDIO Master during read frames
0x40009504 B  REGISTER DOUTR26 (rw): MDIOS output data register 26
0x40009504 C   FIELD 00w16 DOUT26: Output data sent to MDIO Master during read frames
0x40009508 B  REGISTER DOUTR27 (rw): MDIOS output data register 27
0x40009508 C   FIELD 00w16 DOUT27: Output data sent to MDIO Master during read frames
0x4000950C B  REGISTER DOUTR28 (rw): MDIOS output data register 28
0x4000950C C   FIELD 00w16 DOUT28: Output data sent to MDIO Master during read frames
0x40009510 B  REGISTER DOUTR29 (rw): MDIOS output data register 29
0x40009510 C   FIELD 00w16 DOUT29: Output data sent to MDIO Master during read frames
0x40009514 B  REGISTER DOUTR30 (rw): MDIOS output data register 30
0x40009514 C   FIELD 00w16 DOUT30: Output data sent to MDIO Master during read frames
0x40009518 B  REGISTER DOUTR31 (rw): MDIOS output data register 31
0x40009518 C   FIELD 00w16 DOUT31: Output data sent to MDIO Master during read frames
0x4000A000 A PERIPHERAL FDCAN1
0x4000A000 B  REGISTER CREL (ro): FDCAN Core Release Register
0x4000A000 C   FIELD 00w08 DAY: Timestamp Day
0x4000A000 C   FIELD 08w08 MON: Timestamp Month
0x4000A000 C   FIELD 16w04 YEAR: Timestamp Year
0x4000A000 C   FIELD 20w04 SUBSTEP: Sub-step of Core release
0x4000A000 C   FIELD 24w04 STEP: Step of Core release
0x4000A000 C   FIELD 28w04 REL: Core release
0x4000A004 B  REGISTER ENDN (ro): FDCAN Core Release Register
0x4000A004 C   FIELD 00w32 ETV: Endiannes Test Value
0x4000A00C B  REGISTER DBTP (rw): FDCAN Data Bit Timing and Prescaler Register
0x4000A00C C   FIELD 00w04 DSJW: Synchronization Jump Width
0x4000A00C C   FIELD 04w04 DTSEG2: Data time segment after sample point
0x4000A00C C   FIELD 08w05 DTSEG1: Data time segment after sample point
0x4000A00C C   FIELD 16w05 DBRP: Data BIt Rate Prescaler
0x4000A00C C   FIELD 23w01 TDC: Transceiver Delay Compensation
0x4000A010 B  REGISTER TEST (rw): FDCAN Test Register
0x4000A010 C   FIELD 04w01 LBCK (rw): Loop Back mode
0x4000A010 C   FIELD 05w02 TX (rw): Loop Back mode
0x4000A010 C   FIELD 07w01 RX: Control of Transmit Pin
0x4000A014 B  REGISTER RWD (ro): FDCAN RAM Watchdog Register
0x4000A014 C   FIELD 00w08 WDC (rw): Watchdog configuration
0x4000A014 C   FIELD 08w08 WDV: Watchdog value
0x4000A018 B  REGISTER CCCR (rw): FDCAN CC Control Register
0x4000A018 C   FIELD 00w01 INIT: Initialization
0x4000A018 C   FIELD 01w01 CCE: Configuration Change Enable
0x4000A018 C   FIELD 02w01 ASM: ASM Restricted Operation Mode
0x4000A018 C   FIELD 03w01 CSA: Clock Stop Acknowledge
0x4000A018 C   FIELD 04w01 CSR: Clock Stop Request
0x4000A018 C   FIELD 05w01 MON: Bus Monitoring Mode
0x4000A018 C   FIELD 06w01 DAR: Disable Automatic Retransmission
0x4000A018 C   FIELD 07w01 TEST: Test Mode Enable
0x4000A018 C   FIELD 08w01 FDOE: FD Operation Enable
0x4000A018 C   FIELD 09w01 BSE: FDCAN Bit Rate Switching
0x4000A018 C   FIELD 12w01 PXHD: Protocol Exception Handling Disable
0x4000A018 C   FIELD 13w01 EFBI: Edge Filtering during Bus Integration
0x4000A018 C   FIELD 14w01 TXP: TXP
0x4000A018 C   FIELD 15w01 NISO: Non ISO Operation
0x4000A01C B  REGISTER NBTP (rw): FDCAN Nominal Bit Timing and Prescaler Register
0x4000A01C C   FIELD 00w07 NTSEG2: Nominal Time segment after sample point
0x4000A01C C   FIELD 08w08 NTSEG1: Nominal Time segment before sample point
0x4000A01C C   FIELD 16w09 NBRP: Bit Rate Prescaler
0x4000A01C C   FIELD 25w07 NSJW: NSJW: Nominal (Re)Synchronization Jump Width
0x4000A020 B  REGISTER TSCC (rw): FDCAN Timestamp Counter Configuration Register
0x4000A020 C   FIELD 00w02 TSS: Timestamp Select
0x4000A020 C   FIELD 16w04 TCP: Timestamp Counter Prescaler
0x4000A024 B  REGISTER TSCV (rw): FDCAN Timestamp Counter Value Register
0x4000A024 C   FIELD 00w16 TSC: Timestamp Counter
0x4000A028 B  REGISTER TOCC (rw): FDCAN Timeout Counter Configuration Register
0x4000A028 C   FIELD 00w01 ETOC: Enable Timeout Counter
0x4000A028 C   FIELD 01w02 TOS: Timeout Select
0x4000A028 C   FIELD 16w16 TOP: Timeout Period
0x4000A02C B  REGISTER TOCV (rw): FDCAN Timeout Counter Value Register
0x4000A02C C   FIELD 00w16 TOC: Timeout Counter
0x4000A040 B  REGISTER ECR (rw): FDCAN Error Counter Register
0x4000A040 C   FIELD 00w08 TEC: Transmit Error Counter
0x4000A040 C   FIELD 08w07 REC: Receive Error Counter
0x4000A040 C   FIELD 15w01 RP: Receive Error Passive
0x4000A040 C   FIELD 16w08 CEL: AN Error Logging
0x4000A044 B  REGISTER PSR (rw): FDCAN Protocol Status Register
0x4000A044 C   FIELD 00w03 LEC: Last Error Code
0x4000A044 C   FIELD 03w02 ACT: Activity
0x4000A044 C   FIELD 05w01 EP: Error Passive
0x4000A044 C   FIELD 06w01 EW: Warning Status
0x4000A044 C   FIELD 07w01 BO: Bus_Off Status
0x4000A044 C   FIELD 08w03 DLEC: Data Last Error Code
0x4000A044 C   FIELD 11w01 RESI: ESI flag of last received FDCAN Message
0x4000A044 C   FIELD 12w01 RBRS: BRS flag of last received FDCAN Message
0x4000A044 C   FIELD 13w01 REDL: Received FDCAN Message
0x4000A044 C   FIELD 14w01 PXE: Protocol Exception Event
0x4000A044 C   FIELD 16w07 TDCV: Transmitter Delay Compensation Value
0x4000A048 B  REGISTER TDCR (rw): FDCAN Transmitter Delay Compensation Register
0x4000A048 C   FIELD 00w07 TDCF: Transmitter Delay Compensation Filter Window Length
0x4000A048 C   FIELD 08w07 TDCO: Transmitter Delay Compensation Offset
0x4000A050 B  REGISTER IR (rw): FDCAN Interrupt Register
0x4000A050 C   FIELD 00w01 RF0N: Rx FIFO 0 New Message
0x4000A050 C   FIELD 01w01 RF0W: Rx FIFO 0 Full
0x4000A050 C   FIELD 02w01 RF0F: Rx FIFO 0 Full
0x4000A050 C   FIELD 03w01 RF0L: Rx FIFO 0 Message Lost
0x4000A050 C   FIELD 04w01 RF1N: Rx FIFO 1 New Message
0x4000A050 C   FIELD 05w01 RF1W: Rx FIFO 1 Watermark Reached
0x4000A050 C   FIELD 06w01 RF1F: Rx FIFO 1 Watermark Reached
0x4000A050 C   FIELD 07w01 RF1L: Rx FIFO 1 Message Lost
0x4000A050 C   FIELD 08w01 HPM: High Priority Message
0x4000A050 C   FIELD 09w01 TC: Transmission Completed
0x4000A050 C   FIELD 10w01 TCF: Transmission Cancellation Finished
0x4000A050 C   FIELD 11w01 TEF: Tx FIFO Empty
0x4000A050 C   FIELD 12w01 TEFN: Tx Event FIFO New Entry
0x4000A050 C   FIELD 13w01 TEFW: Tx Event FIFO Watermark Reached
0x4000A050 C   FIELD 14w01 TEFF: Tx Event FIFO Full
0x4000A050 C   FIELD 15w01 TEFL: Tx Event FIFO Element Lost
0x4000A050 C   FIELD 16w01 TSW: Timestamp Wraparound
0x4000A050 C   FIELD 17w01 MRAF: Message RAM Access Failure
0x4000A050 C   FIELD 18w01 TOO: Timeout Occurred
0x4000A050 C   FIELD 19w01 DRX: Message stored to Dedicated Rx Buffer
0x4000A050 C   FIELD 22w01 ELO: Error Logging Overflow
0x4000A050 C   FIELD 23w01 EP: Error Passive
0x4000A050 C   FIELD 24w01 EW: Warning Status
0x4000A050 C   FIELD 25w01 BO: Bus_Off Status
0x4000A050 C   FIELD 26w01 WDI: Watchdog Interrupt
0x4000A050 C   FIELD 27w01 PEA: Protocol Error in Arbitration Phase (Nominal Bit Time is used)
0x4000A050 C   FIELD 28w01 PED: Protocol Error in Data Phase (Data Bit Time is used)
0x4000A050 C   FIELD 29w01 ARA: Access to Reserved Address
0x4000A054 B  REGISTER IE (rw): FDCAN Interrupt Enable Register
0x4000A054 C   FIELD 00w01 RF0NE: Rx FIFO 0 New Message Enable
0x4000A054 C   FIELD 01w01 RF0WE: Rx FIFO 0 Full Enable
0x4000A054 C   FIELD 02w01 RF0FE: Rx FIFO 0 Full Enable
0x4000A054 C   FIELD 03w01 RF0LE: Rx FIFO 0 Message Lost Enable
0x4000A054 C   FIELD 04w01 RF1NE: Rx FIFO 1 New Message Enable
0x4000A054 C   FIELD 05w01 RF1WE: Rx FIFO 1 Watermark Reached Enable
0x4000A054 C   FIELD 06w01 RF1FE: Rx FIFO 1 Watermark Reached Enable
0x4000A054 C   FIELD 07w01 RF1LE: Rx FIFO 1 Message Lost Enable
0x4000A054 C   FIELD 08w01 HPME: High Priority Message Enable
0x4000A054 C   FIELD 09w01 TCE: Transmission Completed Enable
0x4000A054 C   FIELD 10w01 TCFE: Transmission Cancellation Finished Enable
0x4000A054 C   FIELD 11w01 TEFE: Tx FIFO Empty Enable
0x4000A054 C   FIELD 12w01 TEFNE: Tx Event FIFO New Entry Enable
0x4000A054 C   FIELD 13w01 TEFWE: Tx Event FIFO Watermark Reached Enable
0x4000A054 C   FIELD 14w01 TEFFE: Tx Event FIFO Full Enable
0x4000A054 C   FIELD 15w01 TEFLE: Tx Event FIFO Element Lost Enable
0x4000A054 C   FIELD 16w01 TSWE: Timestamp Wraparound Enable
0x4000A054 C   FIELD 17w01 MRAFE: Message RAM Access Failure Enable
0x4000A054 C   FIELD 18w01 TOOE: Timeout Occurred Enable
0x4000A054 C   FIELD 19w01 DRXE: Message stored to Dedicated Rx Buffer Enable
0x4000A054 C   FIELD 20w01 BECE: Bit Error Corrected Interrupt Enable
0x4000A054 C   FIELD 21w01 BEUE: Bit Error Uncorrected Interrupt Enable
0x4000A054 C   FIELD 22w01 ELOE: Error Logging Overflow Enable
0x4000A054 C   FIELD 23w01 EPE: Error Passive Enable
0x4000A054 C   FIELD 24w01 EWE: Warning Status Enable
0x4000A054 C   FIELD 25w01 BOE: Bus_Off Status Enable
0x4000A054 C   FIELD 26w01 WDIE: Watchdog Interrupt Enable
0x4000A054 C   FIELD 27w01 PEAE: Protocol Error in Arbitration Phase Enable
0x4000A054 C   FIELD 28w01 PEDE: Protocol Error in Data Phase Enable
0x4000A054 C   FIELD 29w01 ARAE: Access to Reserved Address Enable
0x4000A058 B  REGISTER ILS (rw): FDCAN Interrupt Line Select Register
0x4000A058 C   FIELD 00w01 RF0NL: Rx FIFO 0 New Message Interrupt Line
0x4000A058 C   FIELD 01w01 RF0WL: Rx FIFO 0 Watermark Reached Interrupt Line
0x4000A058 C   FIELD 02w01 RF0FL: Rx FIFO 0 Full Interrupt Line
0x4000A058 C   FIELD 03w01 RF0LL: Rx FIFO 0 Message Lost Interrupt Line
0x4000A058 C   FIELD 04w01 RF1NL: Rx FIFO 1 New Message Interrupt Line
0x4000A058 C   FIELD 05w01 RF1WL: Rx FIFO 1 Watermark Reached Interrupt Line
0x4000A058 C   FIELD 06w01 RF1FL: Rx FIFO 1 Full Interrupt Line
0x4000A058 C   FIELD 07w01 RF1LL: Rx FIFO 1 Message Lost Interrupt Line
0x4000A058 C   FIELD 08w01 HPML: High Priority Message Interrupt Line
0x4000A058 C   FIELD 09w01 TCL: Transmission Completed Interrupt Line
0x4000A058 C   FIELD 10w01 TCFL: Transmission Cancellation Finished Interrupt Line
0x4000A058 C   FIELD 11w01 TEFL: Tx FIFO Empty Interrupt Line
0x4000A058 C   FIELD 12w01 TEFNL: Tx Event FIFO New Entry Interrupt Line
0x4000A058 C   FIELD 13w01 TEFWL: Tx Event FIFO Watermark Reached Interrupt Line
0x4000A058 C   FIELD 14w01 TEFFL: Tx Event FIFO Full Interrupt Line
0x4000A058 C   FIELD 15w01 TEFLL: Tx Event FIFO Element Lost Interrupt Line
0x4000A058 C   FIELD 16w01 TSWL: Timestamp Wraparound Interrupt Line
0x4000A058 C   FIELD 17w01 MRAFL: Message RAM Access Failure Interrupt Line
0x4000A058 C   FIELD 18w01 TOOL: Timeout Occurred Interrupt Line
0x4000A058 C   FIELD 19w01 DRXL: Message stored to Dedicated Rx Buffer Interrupt Line
0x4000A058 C   FIELD 20w01 BECL: Bit Error Corrected Interrupt Line
0x4000A058 C   FIELD 21w01 BEUL: Bit Error Uncorrected Interrupt Line
0x4000A058 C   FIELD 22w01 ELOL: Error Logging Overflow Interrupt Line
0x4000A058 C   FIELD 23w01 EPL: Error Passive Interrupt Line
0x4000A058 C   FIELD 24w01 EWL: Warning Status Interrupt Line
0x4000A058 C   FIELD 25w01 BOL: Bus_Off Status
0x4000A058 C   FIELD 26w01 WDIL: Watchdog Interrupt Line
0x4000A058 C   FIELD 27w01 PEAL: Protocol Error in Arbitration Phase Line
0x4000A058 C   FIELD 28w01 PEDL: Protocol Error in Data Phase Line
0x4000A058 C   FIELD 29w01 ARAL: Access to Reserved Address Line
0x4000A05C B  REGISTER ILE (rw): FDCAN Interrupt Line Enable Register
0x4000A05C C   FIELD 00w01 EINT0: Enable Interrupt Line 0
0x4000A05C C   FIELD 01w01 EINT1: Enable Interrupt Line 1
0x4000A080 B  REGISTER GFC (rw): FDCAN Global Filter Configuration Register
0x4000A080 C   FIELD 00w01 RRFE: Reject Remote Frames Extended
0x4000A080 C   FIELD 01w01 RRFS: Reject Remote Frames Standard
0x4000A080 C   FIELD 02w02 ANFE: Accept Non-matching Frames Extended
0x4000A080 C   FIELD 04w02 ANFS: Accept Non-matching Frames Standard
0x4000A084 B  REGISTER SIDFC (rw): FDCAN Standard ID Filter Configuration Register
0x4000A084 C   FIELD 02w14 FLSSA: Filter List Standard Start Address
0x4000A084 C   FIELD 16w08 LSS: List Size Standard
0x4000A088 B  REGISTER XIDFC (rw): FDCAN Extended ID Filter Configuration Register
0x4000A088 C   FIELD 02w14 FLESA: Filter List Standard Start Address
0x4000A088 C   FIELD 16w08 LSE: List Size Extended
0x4000A090 B  REGISTER XIDAM (rw): FDCAN Extended ID and Mask Register
0x4000A090 C   FIELD 00w29 EIDM: Extended ID Mask
0x4000A094 B  REGISTER HPMS (ro): FDCAN High Priority Message Status Register
0x4000A094 C   FIELD 00w06 BIDX: Buffer Index
0x4000A094 C   FIELD 06w02 MSI: Message Storage Indicator
0x4000A094 C   FIELD 08w07 FIDX: Filter Index
0x4000A094 C   FIELD 15w01 FLST: Filter List
0x4000A098 B  REGISTER NDAT1 (rw): FDCAN New Data 1 Register
0x4000A098 C   FIELD 00w01 ND0: New data
0x4000A098 C   FIELD 01w01 ND1: New data
0x4000A098 C   FIELD 02w01 ND2: New data
0x4000A098 C   FIELD 03w01 ND3: New data
0x4000A098 C   FIELD 04w01 ND4: New data
0x4000A098 C   FIELD 05w01 ND5: New data
0x4000A098 C   FIELD 06w01 ND6: New data
0x4000A098 C   FIELD 07w01 ND7: New data
0x4000A098 C   FIELD 08w01 ND8: New data
0x4000A098 C   FIELD 09w01 ND9: New data
0x4000A098 C   FIELD 10w01 ND10: New data
0x4000A098 C   FIELD 11w01 ND11: New data
0x4000A098 C   FIELD 12w01 ND12: New data
0x4000A098 C   FIELD 13w01 ND13: New data
0x4000A098 C   FIELD 14w01 ND14: New data
0x4000A098 C   FIELD 15w01 ND15: New data
0x4000A098 C   FIELD 16w01 ND16: New data
0x4000A098 C   FIELD 17w01 ND17: New data
0x4000A098 C   FIELD 18w01 ND18: New data
0x4000A098 C   FIELD 19w01 ND19: New data
0x4000A098 C   FIELD 20w01 ND20: New data
0x4000A098 C   FIELD 21w01 ND21: New data
0x4000A098 C   FIELD 22w01 ND22: New data
0x4000A098 C   FIELD 23w01 ND23: New data
0x4000A098 C   FIELD 24w01 ND24: New data
0x4000A098 C   FIELD 25w01 ND25: New data
0x4000A098 C   FIELD 26w01 ND26: New data
0x4000A098 C   FIELD 27w01 ND27: New data
0x4000A098 C   FIELD 28w01 ND28: New data
0x4000A098 C   FIELD 29w01 ND29: New data
0x4000A098 C   FIELD 30w01 ND30: New data
0x4000A098 C   FIELD 31w01 ND31: New data
0x4000A09C B  REGISTER NDAT2 (rw): FDCAN New Data 2 Register
0x4000A09C C   FIELD 00w01 ND32: New data
0x4000A09C C   FIELD 01w01 ND33: New data
0x4000A09C C   FIELD 02w01 ND34: New data
0x4000A09C C   FIELD 03w01 ND35: New data
0x4000A09C C   FIELD 04w01 ND36: New data
0x4000A09C C   FIELD 05w01 ND37: New data
0x4000A09C C   FIELD 06w01 ND38: New data
0x4000A09C C   FIELD 07w01 ND39: New data
0x4000A09C C   FIELD 08w01 ND40: New data
0x4000A09C C   FIELD 09w01 ND41: New data
0x4000A09C C   FIELD 10w01 ND42: New data
0x4000A09C C   FIELD 11w01 ND43: New data
0x4000A09C C   FIELD 12w01 ND44: New data
0x4000A09C C   FIELD 13w01 ND45: New data
0x4000A09C C   FIELD 14w01 ND46: New data
0x4000A09C C   FIELD 15w01 ND47: New data
0x4000A09C C   FIELD 16w01 ND48: New data
0x4000A09C C   FIELD 17w01 ND49: New data
0x4000A09C C   FIELD 18w01 ND50: New data
0x4000A09C C   FIELD 19w01 ND51: New data
0x4000A09C C   FIELD 20w01 ND52: New data
0x4000A09C C   FIELD 21w01 ND53: New data
0x4000A09C C   FIELD 22w01 ND54: New data
0x4000A09C C   FIELD 23w01 ND55: New data
0x4000A09C C   FIELD 24w01 ND56: New data
0x4000A09C C   FIELD 25w01 ND57: New data
0x4000A09C C   FIELD 26w01 ND58: New data
0x4000A09C C   FIELD 27w01 ND59: New data
0x4000A09C C   FIELD 28w01 ND60: New data
0x4000A09C C   FIELD 29w01 ND61: New data
0x4000A09C C   FIELD 30w01 ND62: New data
0x4000A09C C   FIELD 31w01 ND63: New data
0x4000A0A0 B  REGISTER RXF0C (rw): FDCAN Rx FIFO 0 Configuration Register
0x4000A0A0 C   FIELD 02w14 F0SA: Rx FIFO 0 Start Address
0x4000A0A0 C   FIELD 16w07 F0S: Rx FIFO 0 Size
0x4000A0A0 C   FIELD 24w07 F0WM: FIFO 0 Watermark
0x4000A0A0 C   FIELD 31w01 F0OM: FIFO 0 operation mode
0x4000A0A4 B  REGISTER RXF0S (rw): FDCAN Rx FIFO 0 Status Register
0x4000A0A4 C   FIELD 00w07 F0FL: Rx FIFO 0 Fill Level
0x4000A0A4 C   FIELD 08w06 F0GI: Rx FIFO 0 Get Index
0x4000A0A4 C   FIELD 16w06 F0PI: Rx FIFO 0 Put Index
0x4000A0A4 C   FIELD 24w01 F0F: Rx FIFO 0 Full
0x4000A0A4 C   FIELD 25w01 RF0L: Rx FIFO 0 Message Lost
0x4000A0A8 B  REGISTER RXF0A (rw): CAN Rx FIFO 0 Acknowledge Register
0x4000A0A8 C   FIELD 00w06 F0AI: Rx FIFO 0 Acknowledge Index
0x4000A0AC B  REGISTER RXBC (rw): FDCAN Rx Buffer Configuration Register
0x4000A0AC C   FIELD 02w14 RBSA: Rx Buffer Start Address
0x4000A0B0 B  REGISTER RXF1C (rw): FDCAN Rx FIFO 1 Configuration Register
0x4000A0B0 C   FIELD 02w14 F1SA: Rx FIFO 1 Start Address
0x4000A0B0 C   FIELD 16w07 F1S: Rx FIFO 1 Size
0x4000A0B0 C   FIELD 24w07 F1WM: Rx FIFO 1 Watermark
0x4000A0B0 C   FIELD 31w01 F1OM: FIFO 1 operation mode
0x4000A0B4 B  REGISTER RXF1S (rw): FDCAN Rx FIFO 1 Status Register
0x4000A0B4 C   FIELD 00w07 F1FL: Rx FIFO 1 Fill Level
0x4000A0B4 C   FIELD 08w07 F1GI: Rx FIFO 1 Get Index
0x4000A0B4 C   FIELD 16w07 F1PI: Rx FIFO 1 Put Index
0x4000A0B4 C   FIELD 24w01 F1F: Rx FIFO 1 Full
0x4000A0B4 C   FIELD 25w01 RF1L: Rx FIFO 1 Message Lost
0x4000A0B4 C   FIELD 30w02 DMS: Debug Message Status
0x4000A0B8 B  REGISTER RXF1A (rw): FDCAN Rx FIFO 1 Acknowledge Register
0x4000A0B8 C   FIELD 00w06 F1AI: Rx FIFO 1 Acknowledge Index
0x4000A0BC B  REGISTER RXESC (rw): FDCAN Rx Buffer Element Size Configuration Register
0x4000A0BC C   FIELD 00w03 F0DS: Rx FIFO 1 Data Field Size:
0x4000A0BC C   FIELD 04w03 F1DS: Rx FIFO 0 Data Field Size:
0x4000A0BC C   FIELD 08w03 RBDS: Rx Buffer Data Field Size:
0x4000A0C0 B  REGISTER TXBC (rw): FDCAN Tx Buffer Configuration Register
0x4000A0C0 C   FIELD 02w14 TBSA: Tx Buffers Start Address
0x4000A0C0 C   FIELD 16w06 NDTB: Number of Dedicated Transmit Buffers
0x4000A0C0 C   FIELD 24w06 TFQS: Transmit FIFO/Queue Size
0x4000A0C0 C   FIELD 30w01 TFQM: Tx FIFO/Queue Mode
0x4000A0C4 B  REGISTER TXFQS (ro): FDCAN Tx FIFO/Queue Status Register
0x4000A0C4 C   FIELD 00w06 TFFL: Tx FIFO Free Level
0x4000A0C4 C   FIELD 08w05 TFGI: TFGI
0x4000A0C4 C   FIELD 16w05 TFQPI: Tx FIFO/Queue Put Index
0x4000A0C4 C   FIELD 21w01 TFQF: Tx FIFO/Queue Full
0x4000A0C8 B  REGISTER TXESC (rw): FDCAN Tx Buffer Element Size Configuration Register
0x4000A0C8 C   FIELD 00w03 TBDS: Tx Buffer Data Field Size:
0x4000A0CC B  REGISTER TXBRP (ro): FDCAN Tx Buffer Request Pending Register
0x4000A0CC C   FIELD 00w32 TRP: Transmission Request Pending
0x4000A0D0 B  REGISTER TXBAR (rw): FDCAN Tx Buffer Add Request Register
0x4000A0D0 C   FIELD 00w32 AR: Add Request
0x4000A0D4 B  REGISTER TXBCR (rw): FDCAN Tx Buffer Cancellation Request Register
0x4000A0D4 C   FIELD 00w32 CR: Cancellation Request
0x4000A0D8 B  REGISTER TXBTO (rw): FDCAN Tx Buffer Transmission Occurred Register
0x4000A0D8 C   FIELD 00w32 TO: Transmission Occurred.
0x4000A0DC B  REGISTER TXBCF (ro): FDCAN Tx Buffer Cancellation Finished Register
0x4000A0DC C   FIELD 00w32 CF: Cancellation Finished
0x4000A0E0 B  REGISTER TXBTIE (rw): FDCAN Tx Buffer Transmission Interrupt Enable Register
0x4000A0E0 C   FIELD 00w32 TIE: Transmission Interrupt Enable
0x4000A0E4 B  REGISTER TXBCIE (rw): FDCAN Tx Buffer Cancellation Finished Interrupt Enable Register
0x4000A0E4 C   FIELD 00w32 CF: Cancellation Finished Interrupt Enable
0x4000A0F0 B  REGISTER TXEFC (rw): FDCAN Tx Event FIFO Configuration Register
0x4000A0F0 C   FIELD 02w14 EFSA: Event FIFO Start Address
0x4000A0F0 C   FIELD 16w06 EFS: Event FIFO Size
0x4000A0F0 C   FIELD 24w06 EFWM: Event FIFO Watermark
0x4000A0F4 B  REGISTER TXEFS (rw): FDCAN Tx Event FIFO Status Register
0x4000A0F4 C   FIELD 00w06 EFFL: Event FIFO Fill Level
0x4000A0F4 C   FIELD 08w05 EFGI: Event FIFO Get Index.
0x4000A0F4 C   FIELD 16w05 EFPI: Event FIFO put index.
0x4000A0F4 C   FIELD 24w01 EFF: Event FIFO Full.
0x4000A0F4 C   FIELD 25w01 TEFL: Tx Event FIFO Element Lost.
0x4000A0F8 B  REGISTER TXEFA (rw): FDCAN Tx Event FIFO Acknowledge Register
0x4000A0F8 C   FIELD 00w05 EFAI: Event FIFO Acknowledge Index
0x4000A100 B  REGISTER TTTMC (rw): FDCAN TT Trigger Memory Configuration Register
0x4000A100 C   FIELD 02w14 TMSA: Trigger Memory Start Address
0x4000A100 C   FIELD 16w07 TME: Trigger Memory Elements
0x4000A104 B  REGISTER TTRMC (rw): FDCAN TT Reference Message Configuration Register
0x4000A104 C   FIELD 00w29 RID: Reference Identifier.
0x4000A104 C   FIELD 30w01 XTD: Extended Identifier
0x4000A104 C   FIELD 31w01 RMPS: Reference Message Payload Select
0x4000A108 B  REGISTER TTOCF (rw): FDCAN TT Operation Configuration Register
0x4000A108 C   FIELD 00w02 OM: Operation Mode
0x4000A108 C   FIELD 03w01 GEN: Gap Enable
0x4000A108 C   FIELD 04w01 TM: Time Master
0x4000A108 C   FIELD 05w03 LDSDL: LD of Synchronization Deviation Limit
0x4000A108 C   FIELD 08w07 IRTO: Initial Reference Trigger Offset
0x4000A108 C   FIELD 15w01 EECS: Enable External Clock Synchronization
0x4000A108 C   FIELD 16w08 AWL: Application Watchdog Limit
0x4000A108 C   FIELD 24w01 EGTF: Enable Global Time Filtering
0x4000A108 C   FIELD 25w01 ECC: Enable Clock Calibration
0x4000A108 C   FIELD 26w01 EVTP: Event Trigger Polarity
0x4000A10C B  REGISTER TTMLM (rw): FDCAN TT Matrix Limits Register
0x4000A10C C   FIELD 00w06 CCM: Cycle Count Max
0x4000A10C C   FIELD 06w02 CSS: Cycle Start Synchronization
0x4000A10C C   FIELD 08w04 TXEW: Tx Enable Window
0x4000A10C C   FIELD 16w12 ENTT: Expected Number of Tx Triggers
0x4000A110 B  REGISTER TURCF (rw): FDCAN TUR Configuration Register
0x4000A110 C   FIELD 00w16 NCL: Numerator Configuration Low.
0x4000A110 C   FIELD 16w14 DC: Denominator Configuration.
0x4000A110 C   FIELD 31w01 ELT: Enable Local Time
0x4000A114 B  REGISTER TTOCN (rw): FDCAN TT Operation Control Register
0x4000A114 C   FIELD 00w01 SGT: Set Global time
0x4000A114 C   FIELD 01w01 ECS: External Clock Synchronization
0x4000A114 C   FIELD 02w01 SWP: Stop Watch Polarity
0x4000A114 C   FIELD 03w02 SWS: Stop Watch Source.
0x4000A114 C   FIELD 05w01 RTIE: Register Time Mark Interrupt Pulse Enable
0x4000A114 C   FIELD 06w02 TMC: Register Time Mark Compare
0x4000A114 C   FIELD 08w01 TTIE: Trigger Time Mark Interrupt Pulse Enable
0x4000A114 C   FIELD 09w01 GCS: Gap Control Select
0x4000A114 C   FIELD 10w01 FGP: Finish Gap.
0x4000A114 C   FIELD 11w01 TMG: Time Mark Gap
0x4000A114 C   FIELD 12w01 NIG: Next is Gap
0x4000A114 C   FIELD 13w01 ESCN: External Synchronization Control
0x4000A114 C   FIELD 15w01 LCKC: TT Operation Control Register Locked
0x4000A118 B  REGISTER TTGTP (rw): FDCAN TT Global Time Preset Register
0x4000A118 C   FIELD 00w16 NCL: Time Preset
0x4000A118 C   FIELD 16w16 CTP: Cycle Time Target Phase
0x4000A11C B  REGISTER TTTMK (rw): FDCAN TT Time Mark Register
0x4000A11C C   FIELD 00w16 TM: Time Mark
0x4000A11C C   FIELD 16w07 TICC: Time Mark Cycle Code
0x4000A11C C   FIELD 31w01 LCKM: TT Time Mark Register Locked
0x4000A120 B  REGISTER TTIR (rw): FDCAN TT Interrupt Register
0x4000A120 C   FIELD 00w01 SBC: Start of Basic Cycle
0x4000A120 C   FIELD 01w01 SMC: Start of Matrix Cycle
0x4000A120 C   FIELD 02w01 CSM: Change of Synchronization Mode
0x4000A120 C   FIELD 03w01 SOG: Start of Gap
0x4000A120 C   FIELD 04w01 RTMI: Register Time Mark Interrupt.
0x4000A120 C   FIELD 05w01 TTMI: Trigger Time Mark Event Internal
0x4000A120 C   FIELD 06w01 SWE: Stop Watch Event
0x4000A120 C   FIELD 07w01 GTW: Global Time Wrap
0x4000A120 C   FIELD 08w01 GTD: Global Time Discontinuity
0x4000A120 C   FIELD 09w01 GTE: Global Time Error
0x4000A120 C   FIELD 10w01 TXU: Tx Count Underflow
0x4000A120 C   FIELD 11w01 TXO: Tx Count Overflow
0x4000A120 C   FIELD 12w01 SE1: Scheduling Error 1
0x4000A120 C   FIELD 13w01 SE2: Scheduling Error 2
0x4000A120 C   FIELD 14w01 ELC: Error Level Changed.
0x4000A120 C   FIELD 15w01 IWTG: Initialization Watch Trigger
0x4000A120 C   FIELD 16w01 WT: Watch Trigger
0x4000A120 C   FIELD 17w01 AW: Application Watchdog
0x4000A120 C   FIELD 18w01 CER: Configuration Error
0x4000A124 B  REGISTER TTIE (rw): FDCAN TT Interrupt Enable Register
0x4000A124 C   FIELD 00w01 SBCE: Start of Basic Cycle Interrupt Enable
0x4000A124 C   FIELD 01w01 SMCE: Start of Matrix Cycle Interrupt Enable
0x4000A124 C   FIELD 02w01 CSME: Change of Synchronization Mode Interrupt Enable
0x4000A124 C   FIELD 03w01 SOGE: Start of Gap Interrupt Enable
0x4000A124 C   FIELD 04w01 RTMIE: Register Time Mark Interrupt Enable
0x4000A124 C   FIELD 05w01 TTMIE: Trigger Time Mark Event Internal Interrupt Enable
0x4000A124 C   FIELD 06w01 SWEE: Stop Watch Event Interrupt Enable
0x4000A124 C   FIELD 07w01 GTWE: Global Time Wrap Interrupt Enable
0x4000A124 C   FIELD 08w01 GTDE: Global Time Discontinuity Interrupt Enable
0x4000A124 C   FIELD 09w01 GTEE: Global Time Error Interrupt Enable
0x4000A124 C   FIELD 10w01 TXUE: Tx Count Underflow Interrupt Enable
0x4000A124 C   FIELD 11w01 TXOE: Tx Count Overflow Interrupt Enable
0x4000A124 C   FIELD 12w01 SE1E: Scheduling Error 1 Interrupt Enable
0x4000A124 C   FIELD 13w01 SE2E: Scheduling Error 2 Interrupt Enable
0x4000A124 C   FIELD 14w01 ELCE: Change Error Level Interrupt Enable
0x4000A124 C   FIELD 15w01 IWTGE: Initialization Watch Trigger Interrupt Enable
0x4000A124 C   FIELD 16w01 WTE: Watch Trigger Interrupt Enable
0x4000A124 C   FIELD 17w01 AWE: Application Watchdog Interrupt Enable
0x4000A124 C   FIELD 18w01 CERE: Configuration Error Interrupt Enable
0x4000A128 B  REGISTER TTILS (rw): FDCAN TT Interrupt Line Select Register
0x4000A128 C   FIELD 00w01 SBCL: Start of Basic Cycle Interrupt Line
0x4000A128 C   FIELD 01w01 SMCL: Start of Matrix Cycle Interrupt Line
0x4000A128 C   FIELD 02w01 CSML: Change of Synchronization Mode Interrupt Line
0x4000A128 C   FIELD 03w01 SOGL: Start of Gap Interrupt Line
0x4000A128 C   FIELD 04w01 RTMIL: Register Time Mark Interrupt Line
0x4000A128 C   FIELD 05w01 TTMIL: Trigger Time Mark Event Internal Interrupt Line
0x4000A128 C   FIELD 06w01 SWEL: Stop Watch Event Interrupt Line
0x4000A128 C   FIELD 07w01 GTWL: Global Time Wrap Interrupt Line
0x4000A128 C   FIELD 08w01 GTDL: Global Time Discontinuity Interrupt Line
0x4000A128 C   FIELD 09w01 GTEL: Global Time Error Interrupt Line
0x4000A128 C   FIELD 10w01 TXUL: Tx Count Underflow Interrupt Line
0x4000A128 C   FIELD 11w01 TXOL: Tx Count Overflow Interrupt Line
0x4000A128 C   FIELD 12w01 SE1L: Scheduling Error 1 Interrupt Line
0x4000A128 C   FIELD 13w01 SE2L: Scheduling Error 2 Interrupt Line
0x4000A128 C   FIELD 14w01 ELCL: Change Error Level Interrupt Line
0x4000A128 C   FIELD 15w01 IWTGL: Initialization Watch Trigger Interrupt Line
0x4000A128 C   FIELD 16w01 WTL: Watch Trigger Interrupt Line
0x4000A128 C   FIELD 17w01 AWL: Application Watchdog Interrupt Line
0x4000A128 C   FIELD 18w01 CERL: Configuration Error Interrupt Line
0x4000A12C B  REGISTER TTOST (rw): FDCAN TT Operation Status Register
0x4000A12C C   FIELD 00w02 EL: Error Level
0x4000A12C C   FIELD 02w02 MS: Master State.
0x4000A12C C   FIELD 04w02 SYS: Synchronization State
0x4000A12C C   FIELD 06w01 QGTP: Quality of Global Time Phase
0x4000A12C C   FIELD 07w01 QCS: Quality of Clock Speed
0x4000A12C C   FIELD 08w08 RTO: Reference Trigger Offset
0x4000A12C C   FIELD 22w01 WGTD: Wait for Global Time Discontinuity
0x4000A12C C   FIELD 23w01 GFI: Gap Finished Indicator.
0x4000A12C C   FIELD 24w03 TMP: Time Master Priority
0x4000A12C C   FIELD 27w01 GSI: Gap Started Indicator.
0x4000A12C C   FIELD 28w01 WFE: Wait for Event
0x4000A12C C   FIELD 29w01 AWE: Application Watchdog Event
0x4000A12C C   FIELD 30w01 WECS: Wait for External Clock Synchronization
0x4000A12C C   FIELD 31w01 SPL: Schedule Phase Lock
0x4000A130 B  REGISTER TURNA (ro): FDCAN TUR Numerator Actual Register
0x4000A130 C   FIELD 00w18 NAV: Numerator Actual Value
0x4000A134 B  REGISTER TTLGT (ro): FDCAN TT Local and Global Time Register
0x4000A134 C   FIELD 00w16 LT: Local Time
0x4000A134 C   FIELD 16w16 GT: Global Time
0x4000A138 B  REGISTER TTCTC (ro): FDCAN TT Cycle Time and Count Register
0x4000A138 C   FIELD 00w16 CT: Cycle Time
0x4000A138 C   FIELD 16w06 CC: Cycle Count
0x4000A13C B  REGISTER TTCPT (ro): FDCAN TT Capture Time Register
0x4000A13C C   FIELD 00w06 CCV: Cycle Count Value
0x4000A13C C   FIELD 16w16 SWV: Stop Watch Value
0x4000A140 B  REGISTER TTCSM (ro): FDCAN TT Cycle Sync Mark Register
0x4000A140 C   FIELD 00w16 CSM: Cycle Sync Mark
0x4000A300 B  REGISTER TTTS (rw): FDCAN TT Trigger Select Register
0x4000A300 C   FIELD 00w02 SWTDEL: Stop watch trigger input selection
0x4000A300 C   FIELD 04w02 EVTSEL: Event trigger input selection
0x4000A400 A PERIPHERAL FDCAN2
0x4000A400 B  REGISTER CREL (ro): FDCAN Core Release Register
0x4000A400 C   FIELD 00w08 DAY: Timestamp Day
0x4000A400 C   FIELD 08w08 MON: Timestamp Month
0x4000A400 C   FIELD 16w04 YEAR: Timestamp Year
0x4000A400 C   FIELD 20w04 SUBSTEP: Sub-step of Core release
0x4000A400 C   FIELD 24w04 STEP: Step of Core release
0x4000A400 C   FIELD 28w04 REL: Core release
0x4000A404 B  REGISTER ENDN (ro): FDCAN Core Release Register
0x4000A404 C   FIELD 00w32 ETV: Endiannes Test Value
0x4000A40C B  REGISTER DBTP (rw): FDCAN Data Bit Timing and Prescaler Register
0x4000A40C C   FIELD 00w04 DSJW: Synchronization Jump Width
0x4000A40C C   FIELD 04w04 DTSEG2: Data time segment after sample point
0x4000A40C C   FIELD 08w05 DTSEG1: Data time segment after sample point
0x4000A40C C   FIELD 16w05 DBRP: Data BIt Rate Prescaler
0x4000A40C C   FIELD 23w01 TDC: Transceiver Delay Compensation
0x4000A410 B  REGISTER TEST (rw): FDCAN Test Register
0x4000A410 C   FIELD 04w01 LBCK (rw): Loop Back mode
0x4000A410 C   FIELD 05w02 TX (rw): Loop Back mode
0x4000A410 C   FIELD 07w01 RX: Control of Transmit Pin
0x4000A414 B  REGISTER RWD (ro): FDCAN RAM Watchdog Register
0x4000A414 C   FIELD 00w08 WDC (rw): Watchdog configuration
0x4000A414 C   FIELD 08w08 WDV: Watchdog value
0x4000A418 B  REGISTER CCCR (rw): FDCAN CC Control Register
0x4000A418 C   FIELD 00w01 INIT: Initialization
0x4000A418 C   FIELD 01w01 CCE: Configuration Change Enable
0x4000A418 C   FIELD 02w01 ASM: ASM Restricted Operation Mode
0x4000A418 C   FIELD 03w01 CSA: Clock Stop Acknowledge
0x4000A418 C   FIELD 04w01 CSR: Clock Stop Request
0x4000A418 C   FIELD 05w01 MON: Bus Monitoring Mode
0x4000A418 C   FIELD 06w01 DAR: Disable Automatic Retransmission
0x4000A418 C   FIELD 07w01 TEST: Test Mode Enable
0x4000A418 C   FIELD 08w01 FDOE: FD Operation Enable
0x4000A418 C   FIELD 09w01 BSE: FDCAN Bit Rate Switching
0x4000A418 C   FIELD 12w01 PXHD: Protocol Exception Handling Disable
0x4000A418 C   FIELD 13w01 EFBI: Edge Filtering during Bus Integration
0x4000A418 C   FIELD 14w01 TXP: TXP
0x4000A418 C   FIELD 15w01 NISO: Non ISO Operation
0x4000A41C B  REGISTER NBTP (rw): FDCAN Nominal Bit Timing and Prescaler Register
0x4000A41C C   FIELD 00w07 NTSEG2: Nominal Time segment after sample point
0x4000A41C C   FIELD 08w08 NTSEG1: Nominal Time segment before sample point
0x4000A41C C   FIELD 16w09 NBRP: Bit Rate Prescaler
0x4000A41C C   FIELD 25w07 NSJW: NSJW: Nominal (Re)Synchronization Jump Width
0x4000A420 B  REGISTER TSCC (rw): FDCAN Timestamp Counter Configuration Register
0x4000A420 C   FIELD 00w02 TSS: Timestamp Select
0x4000A420 C   FIELD 16w04 TCP: Timestamp Counter Prescaler
0x4000A424 B  REGISTER TSCV (rw): FDCAN Timestamp Counter Value Register
0x4000A424 C   FIELD 00w16 TSC: Timestamp Counter
0x4000A428 B  REGISTER TOCC (rw): FDCAN Timeout Counter Configuration Register
0x4000A428 C   FIELD 00w01 ETOC: Enable Timeout Counter
0x4000A428 C   FIELD 01w02 TOS: Timeout Select
0x4000A428 C   FIELD 16w16 TOP: Timeout Period
0x4000A42C B  REGISTER TOCV (rw): FDCAN Timeout Counter Value Register
0x4000A42C C   FIELD 00w16 TOC: Timeout Counter
0x4000A440 B  REGISTER ECR (rw): FDCAN Error Counter Register
0x4000A440 C   FIELD 00w08 TEC: Transmit Error Counter
0x4000A440 C   FIELD 08w07 REC: Receive Error Counter
0x4000A440 C   FIELD 15w01 RP: Receive Error Passive
0x4000A440 C   FIELD 16w08 CEL: AN Error Logging
0x4000A444 B  REGISTER PSR (rw): FDCAN Protocol Status Register
0x4000A444 C   FIELD 00w03 LEC: Last Error Code
0x4000A444 C   FIELD 03w02 ACT: Activity
0x4000A444 C   FIELD 05w01 EP: Error Passive
0x4000A444 C   FIELD 06w01 EW: Warning Status
0x4000A444 C   FIELD 07w01 BO: Bus_Off Status
0x4000A444 C   FIELD 08w03 DLEC: Data Last Error Code
0x4000A444 C   FIELD 11w01 RESI: ESI flag of last received FDCAN Message
0x4000A444 C   FIELD 12w01 RBRS: BRS flag of last received FDCAN Message
0x4000A444 C   FIELD 13w01 REDL: Received FDCAN Message
0x4000A444 C   FIELD 14w01 PXE: Protocol Exception Event
0x4000A444 C   FIELD 16w07 TDCV: Transmitter Delay Compensation Value
0x4000A448 B  REGISTER TDCR (rw): FDCAN Transmitter Delay Compensation Register
0x4000A448 C   FIELD 00w07 TDCF: Transmitter Delay Compensation Filter Window Length
0x4000A448 C   FIELD 08w07 TDCO: Transmitter Delay Compensation Offset
0x4000A450 B  REGISTER IR (rw): FDCAN Interrupt Register
0x4000A450 C   FIELD 00w01 RF0N: Rx FIFO 0 New Message
0x4000A450 C   FIELD 01w01 RF0W: Rx FIFO 0 Full
0x4000A450 C   FIELD 02w01 RF0F: Rx FIFO 0 Full
0x4000A450 C   FIELD 03w01 RF0L: Rx FIFO 0 Message Lost
0x4000A450 C   FIELD 04w01 RF1N: Rx FIFO 1 New Message
0x4000A450 C   FIELD 05w01 RF1W: Rx FIFO 1 Watermark Reached
0x4000A450 C   FIELD 06w01 RF1F: Rx FIFO 1 Watermark Reached
0x4000A450 C   FIELD 07w01 RF1L: Rx FIFO 1 Message Lost
0x4000A450 C   FIELD 08w01 HPM: High Priority Message
0x4000A450 C   FIELD 09w01 TC: Transmission Completed
0x4000A450 C   FIELD 10w01 TCF: Transmission Cancellation Finished
0x4000A450 C   FIELD 11w01 TEF: Tx FIFO Empty
0x4000A450 C   FIELD 12w01 TEFN: Tx Event FIFO New Entry
0x4000A450 C   FIELD 13w01 TEFW: Tx Event FIFO Watermark Reached
0x4000A450 C   FIELD 14w01 TEFF: Tx Event FIFO Full
0x4000A450 C   FIELD 15w01 TEFL: Tx Event FIFO Element Lost
0x4000A450 C   FIELD 16w01 TSW: Timestamp Wraparound
0x4000A450 C   FIELD 17w01 MRAF: Message RAM Access Failure
0x4000A450 C   FIELD 18w01 TOO: Timeout Occurred
0x4000A450 C   FIELD 19w01 DRX: Message stored to Dedicated Rx Buffer
0x4000A450 C   FIELD 22w01 ELO: Error Logging Overflow
0x4000A450 C   FIELD 23w01 EP: Error Passive
0x4000A450 C   FIELD 24w01 EW: Warning Status
0x4000A450 C   FIELD 25w01 BO: Bus_Off Status
0x4000A450 C   FIELD 26w01 WDI: Watchdog Interrupt
0x4000A450 C   FIELD 27w01 PEA: Protocol Error in Arbitration Phase (Nominal Bit Time is used)
0x4000A450 C   FIELD 28w01 PED: Protocol Error in Data Phase (Data Bit Time is used)
0x4000A450 C   FIELD 29w01 ARA: Access to Reserved Address
0x4000A454 B  REGISTER IE (rw): FDCAN Interrupt Enable Register
0x4000A454 C   FIELD 00w01 RF0NE: Rx FIFO 0 New Message Enable
0x4000A454 C   FIELD 01w01 RF0WE: Rx FIFO 0 Full Enable
0x4000A454 C   FIELD 02w01 RF0FE: Rx FIFO 0 Full Enable
0x4000A454 C   FIELD 03w01 RF0LE: Rx FIFO 0 Message Lost Enable
0x4000A454 C   FIELD 04w01 RF1NE: Rx FIFO 1 New Message Enable
0x4000A454 C   FIELD 05w01 RF1WE: Rx FIFO 1 Watermark Reached Enable
0x4000A454 C   FIELD 06w01 RF1FE: Rx FIFO 1 Watermark Reached Enable
0x4000A454 C   FIELD 07w01 RF1LE: Rx FIFO 1 Message Lost Enable
0x4000A454 C   FIELD 08w01 HPME: High Priority Message Enable
0x4000A454 C   FIELD 09w01 TCE: Transmission Completed Enable
0x4000A454 C   FIELD 10w01 TCFE: Transmission Cancellation Finished Enable
0x4000A454 C   FIELD 11w01 TEFE: Tx FIFO Empty Enable
0x4000A454 C   FIELD 12w01 TEFNE: Tx Event FIFO New Entry Enable
0x4000A454 C   FIELD 13w01 TEFWE: Tx Event FIFO Watermark Reached Enable
0x4000A454 C   FIELD 14w01 TEFFE: Tx Event FIFO Full Enable
0x4000A454 C   FIELD 15w01 TEFLE: Tx Event FIFO Element Lost Enable
0x4000A454 C   FIELD 16w01 TSWE: Timestamp Wraparound Enable
0x4000A454 C   FIELD 17w01 MRAFE: Message RAM Access Failure Enable
0x4000A454 C   FIELD 18w01 TOOE: Timeout Occurred Enable
0x4000A454 C   FIELD 19w01 DRXE: Message stored to Dedicated Rx Buffer Enable
0x4000A454 C   FIELD 20w01 BECE: Bit Error Corrected Interrupt Enable
0x4000A454 C   FIELD 21w01 BEUE: Bit Error Uncorrected Interrupt Enable
0x4000A454 C   FIELD 22w01 ELOE: Error Logging Overflow Enable
0x4000A454 C   FIELD 23w01 EPE: Error Passive Enable
0x4000A454 C   FIELD 24w01 EWE: Warning Status Enable
0x4000A454 C   FIELD 25w01 BOE: Bus_Off Status Enable
0x4000A454 C   FIELD 26w01 WDIE: Watchdog Interrupt Enable
0x4000A454 C   FIELD 27w01 PEAE: Protocol Error in Arbitration Phase Enable
0x4000A454 C   FIELD 28w01 PEDE: Protocol Error in Data Phase Enable
0x4000A454 C   FIELD 29w01 ARAE: Access to Reserved Address Enable
0x4000A458 B  REGISTER ILS (rw): FDCAN Interrupt Line Select Register
0x4000A458 C   FIELD 00w01 RF0NL: Rx FIFO 0 New Message Interrupt Line
0x4000A458 C   FIELD 01w01 RF0WL: Rx FIFO 0 Watermark Reached Interrupt Line
0x4000A458 C   FIELD 02w01 RF0FL: Rx FIFO 0 Full Interrupt Line
0x4000A458 C   FIELD 03w01 RF0LL: Rx FIFO 0 Message Lost Interrupt Line
0x4000A458 C   FIELD 04w01 RF1NL: Rx FIFO 1 New Message Interrupt Line
0x4000A458 C   FIELD 05w01 RF1WL: Rx FIFO 1 Watermark Reached Interrupt Line
0x4000A458 C   FIELD 06w01 RF1FL: Rx FIFO 1 Full Interrupt Line
0x4000A458 C   FIELD 07w01 RF1LL: Rx FIFO 1 Message Lost Interrupt Line
0x4000A458 C   FIELD 08w01 HPML: High Priority Message Interrupt Line
0x4000A458 C   FIELD 09w01 TCL: Transmission Completed Interrupt Line
0x4000A458 C   FIELD 10w01 TCFL: Transmission Cancellation Finished Interrupt Line
0x4000A458 C   FIELD 11w01 TEFL: Tx FIFO Empty Interrupt Line
0x4000A458 C   FIELD 12w01 TEFNL: Tx Event FIFO New Entry Interrupt Line
0x4000A458 C   FIELD 13w01 TEFWL: Tx Event FIFO Watermark Reached Interrupt Line
0x4000A458 C   FIELD 14w01 TEFFL: Tx Event FIFO Full Interrupt Line
0x4000A458 C   FIELD 15w01 TEFLL: Tx Event FIFO Element Lost Interrupt Line
0x4000A458 C   FIELD 16w01 TSWL: Timestamp Wraparound Interrupt Line
0x4000A458 C   FIELD 17w01 MRAFL: Message RAM Access Failure Interrupt Line
0x4000A458 C   FIELD 18w01 TOOL: Timeout Occurred Interrupt Line
0x4000A458 C   FIELD 19w01 DRXL: Message stored to Dedicated Rx Buffer Interrupt Line
0x4000A458 C   FIELD 20w01 BECL: Bit Error Corrected Interrupt Line
0x4000A458 C   FIELD 21w01 BEUL: Bit Error Uncorrected Interrupt Line
0x4000A458 C   FIELD 22w01 ELOL: Error Logging Overflow Interrupt Line
0x4000A458 C   FIELD 23w01 EPL: Error Passive Interrupt Line
0x4000A458 C   FIELD 24w01 EWL: Warning Status Interrupt Line
0x4000A458 C   FIELD 25w01 BOL: Bus_Off Status
0x4000A458 C   FIELD 26w01 WDIL: Watchdog Interrupt Line
0x4000A458 C   FIELD 27w01 PEAL: Protocol Error in Arbitration Phase Line
0x4000A458 C   FIELD 28w01 PEDL: Protocol Error in Data Phase Line
0x4000A458 C   FIELD 29w01 ARAL: Access to Reserved Address Line
0x4000A45C B  REGISTER ILE (rw): FDCAN Interrupt Line Enable Register
0x4000A45C C   FIELD 00w01 EINT0: Enable Interrupt Line 0
0x4000A45C C   FIELD 01w01 EINT1: Enable Interrupt Line 1
0x4000A480 B  REGISTER GFC (rw): FDCAN Global Filter Configuration Register
0x4000A480 C   FIELD 00w01 RRFE: Reject Remote Frames Extended
0x4000A480 C   FIELD 01w01 RRFS: Reject Remote Frames Standard
0x4000A480 C   FIELD 02w02 ANFE: Accept Non-matching Frames Extended
0x4000A480 C   FIELD 04w02 ANFS: Accept Non-matching Frames Standard
0x4000A484 B  REGISTER SIDFC (rw): FDCAN Standard ID Filter Configuration Register
0x4000A484 C   FIELD 02w14 FLSSA: Filter List Standard Start Address
0x4000A484 C   FIELD 16w08 LSS: List Size Standard
0x4000A488 B  REGISTER XIDFC (rw): FDCAN Extended ID Filter Configuration Register
0x4000A488 C   FIELD 02w14 FLESA: Filter List Standard Start Address
0x4000A488 C   FIELD 16w08 LSE: List Size Extended
0x4000A490 B  REGISTER XIDAM (rw): FDCAN Extended ID and Mask Register
0x4000A490 C   FIELD 00w29 EIDM: Extended ID Mask
0x4000A494 B  REGISTER HPMS (ro): FDCAN High Priority Message Status Register
0x4000A494 C   FIELD 00w06 BIDX: Buffer Index
0x4000A494 C   FIELD 06w02 MSI: Message Storage Indicator
0x4000A494 C   FIELD 08w07 FIDX: Filter Index
0x4000A494 C   FIELD 15w01 FLST: Filter List
0x4000A498 B  REGISTER NDAT1 (rw): FDCAN New Data 1 Register
0x4000A498 C   FIELD 00w01 ND0: New data
0x4000A498 C   FIELD 01w01 ND1: New data
0x4000A498 C   FIELD 02w01 ND2: New data
0x4000A498 C   FIELD 03w01 ND3: New data
0x4000A498 C   FIELD 04w01 ND4: New data
0x4000A498 C   FIELD 05w01 ND5: New data
0x4000A498 C   FIELD 06w01 ND6: New data
0x4000A498 C   FIELD 07w01 ND7: New data
0x4000A498 C   FIELD 08w01 ND8: New data
0x4000A498 C   FIELD 09w01 ND9: New data
0x4000A498 C   FIELD 10w01 ND10: New data
0x4000A498 C   FIELD 11w01 ND11: New data
0x4000A498 C   FIELD 12w01 ND12: New data
0x4000A498 C   FIELD 13w01 ND13: New data
0x4000A498 C   FIELD 14w01 ND14: New data
0x4000A498 C   FIELD 15w01 ND15: New data
0x4000A498 C   FIELD 16w01 ND16: New data
0x4000A498 C   FIELD 17w01 ND17: New data
0x4000A498 C   FIELD 18w01 ND18: New data
0x4000A498 C   FIELD 19w01 ND19: New data
0x4000A498 C   FIELD 20w01 ND20: New data
0x4000A498 C   FIELD 21w01 ND21: New data
0x4000A498 C   FIELD 22w01 ND22: New data
0x4000A498 C   FIELD 23w01 ND23: New data
0x4000A498 C   FIELD 24w01 ND24: New data
0x4000A498 C   FIELD 25w01 ND25: New data
0x4000A498 C   FIELD 26w01 ND26: New data
0x4000A498 C   FIELD 27w01 ND27: New data
0x4000A498 C   FIELD 28w01 ND28: New data
0x4000A498 C   FIELD 29w01 ND29: New data
0x4000A498 C   FIELD 30w01 ND30: New data
0x4000A498 C   FIELD 31w01 ND31: New data
0x4000A49C B  REGISTER NDAT2 (rw): FDCAN New Data 2 Register
0x4000A49C C   FIELD 00w01 ND32: New data
0x4000A49C C   FIELD 01w01 ND33: New data
0x4000A49C C   FIELD 02w01 ND34: New data
0x4000A49C C   FIELD 03w01 ND35: New data
0x4000A49C C   FIELD 04w01 ND36: New data
0x4000A49C C   FIELD 05w01 ND37: New data
0x4000A49C C   FIELD 06w01 ND38: New data
0x4000A49C C   FIELD 07w01 ND39: New data
0x4000A49C C   FIELD 08w01 ND40: New data
0x4000A49C C   FIELD 09w01 ND41: New data
0x4000A49C C   FIELD 10w01 ND42: New data
0x4000A49C C   FIELD 11w01 ND43: New data
0x4000A49C C   FIELD 12w01 ND44: New data
0x4000A49C C   FIELD 13w01 ND45: New data
0x4000A49C C   FIELD 14w01 ND46: New data
0x4000A49C C   FIELD 15w01 ND47: New data
0x4000A49C C   FIELD 16w01 ND48: New data
0x4000A49C C   FIELD 17w01 ND49: New data
0x4000A49C C   FIELD 18w01 ND50: New data
0x4000A49C C   FIELD 19w01 ND51: New data
0x4000A49C C   FIELD 20w01 ND52: New data
0x4000A49C C   FIELD 21w01 ND53: New data
0x4000A49C C   FIELD 22w01 ND54: New data
0x4000A49C C   FIELD 23w01 ND55: New data
0x4000A49C C   FIELD 24w01 ND56: New data
0x4000A49C C   FIELD 25w01 ND57: New data
0x4000A49C C   FIELD 26w01 ND58: New data
0x4000A49C C   FIELD 27w01 ND59: New data
0x4000A49C C   FIELD 28w01 ND60: New data
0x4000A49C C   FIELD 29w01 ND61: New data
0x4000A49C C   FIELD 30w01 ND62: New data
0x4000A49C C   FIELD 31w01 ND63: New data
0x4000A4A0 B  REGISTER RXF0C (rw): FDCAN Rx FIFO 0 Configuration Register
0x4000A4A0 C   FIELD 02w14 F0SA: Rx FIFO 0 Start Address
0x4000A4A0 C   FIELD 16w07 F0S: Rx FIFO 0 Size
0x4000A4A0 C   FIELD 24w07 F0WM: FIFO 0 Watermark
0x4000A4A0 C   FIELD 31w01 F0OM: FIFO 0 operation mode
0x4000A4A4 B  REGISTER RXF0S (rw): FDCAN Rx FIFO 0 Status Register
0x4000A4A4 C   FIELD 00w07 F0FL: Rx FIFO 0 Fill Level
0x4000A4A4 C   FIELD 08w06 F0GI: Rx FIFO 0 Get Index
0x4000A4A4 C   FIELD 16w06 F0PI: Rx FIFO 0 Put Index
0x4000A4A4 C   FIELD 24w01 F0F: Rx FIFO 0 Full
0x4000A4A4 C   FIELD 25w01 RF0L: Rx FIFO 0 Message Lost
0x4000A4A8 B  REGISTER RXF0A (rw): CAN Rx FIFO 0 Acknowledge Register
0x4000A4A8 C   FIELD 00w06 F0AI: Rx FIFO 0 Acknowledge Index
0x4000A4AC B  REGISTER RXBC (rw): FDCAN Rx Buffer Configuration Register
0x4000A4AC C   FIELD 02w14 RBSA: Rx Buffer Start Address
0x4000A4B0 B  REGISTER RXF1C (rw): FDCAN Rx FIFO 1 Configuration Register
0x4000A4B0 C   FIELD 02w14 F1SA: Rx FIFO 1 Start Address
0x4000A4B0 C   FIELD 16w07 F1S: Rx FIFO 1 Size
0x4000A4B0 C   FIELD 24w07 F1WM: Rx FIFO 1 Watermark
0x4000A4B0 C   FIELD 31w01 F1OM: FIFO 1 operation mode
0x4000A4B4 B  REGISTER RXF1S (rw): FDCAN Rx FIFO 1 Status Register
0x4000A4B4 C   FIELD 00w07 F1FL: Rx FIFO 1 Fill Level
0x4000A4B4 C   FIELD 08w07 F1GI: Rx FIFO 1 Get Index
0x4000A4B4 C   FIELD 16w07 F1PI: Rx FIFO 1 Put Index
0x4000A4B4 C   FIELD 24w01 F1F: Rx FIFO 1 Full
0x4000A4B4 C   FIELD 25w01 RF1L: Rx FIFO 1 Message Lost
0x4000A4B4 C   FIELD 30w02 DMS: Debug Message Status
0x4000A4B8 B  REGISTER RXF1A (rw): FDCAN Rx FIFO 1 Acknowledge Register
0x4000A4B8 C   FIELD 00w06 F1AI: Rx FIFO 1 Acknowledge Index
0x4000A4BC B  REGISTER RXESC (rw): FDCAN Rx Buffer Element Size Configuration Register
0x4000A4BC C   FIELD 00w03 F0DS: Rx FIFO 1 Data Field Size:
0x4000A4BC C   FIELD 04w03 F1DS: Rx FIFO 0 Data Field Size:
0x4000A4BC C   FIELD 08w03 RBDS: Rx Buffer Data Field Size:
0x4000A4C0 B  REGISTER TXBC (rw): FDCAN Tx Buffer Configuration Register
0x4000A4C0 C   FIELD 02w14 TBSA: Tx Buffers Start Address
0x4000A4C0 C   FIELD 16w06 NDTB: Number of Dedicated Transmit Buffers
0x4000A4C0 C   FIELD 24w06 TFQS: Transmit FIFO/Queue Size
0x4000A4C0 C   FIELD 30w01 TFQM: Tx FIFO/Queue Mode
0x4000A4C4 B  REGISTER TXFQS (ro): FDCAN Tx FIFO/Queue Status Register
0x4000A4C4 C   FIELD 00w06 TFFL: Tx FIFO Free Level
0x4000A4C4 C   FIELD 08w05 TFGI: TFGI
0x4000A4C4 C   FIELD 16w05 TFQPI: Tx FIFO/Queue Put Index
0x4000A4C4 C   FIELD 21w01 TFQF: Tx FIFO/Queue Full
0x4000A4C8 B  REGISTER TXESC (rw): FDCAN Tx Buffer Element Size Configuration Register
0x4000A4C8 C   FIELD 00w03 TBDS: Tx Buffer Data Field Size:
0x4000A4CC B  REGISTER TXBRP (ro): FDCAN Tx Buffer Request Pending Register
0x4000A4CC C   FIELD 00w32 TRP: Transmission Request Pending
0x4000A4D0 B  REGISTER TXBAR (rw): FDCAN Tx Buffer Add Request Register
0x4000A4D0 C   FIELD 00w32 AR: Add Request
0x4000A4D4 B  REGISTER TXBCR (rw): FDCAN Tx Buffer Cancellation Request Register
0x4000A4D4 C   FIELD 00w32 CR: Cancellation Request
0x4000A4D8 B  REGISTER TXBTO (rw): FDCAN Tx Buffer Transmission Occurred Register
0x4000A4D8 C   FIELD 00w32 TO: Transmission Occurred.
0x4000A4DC B  REGISTER TXBCF (ro): FDCAN Tx Buffer Cancellation Finished Register
0x4000A4DC C   FIELD 00w32 CF: Cancellation Finished
0x4000A4E0 B  REGISTER TXBTIE (rw): FDCAN Tx Buffer Transmission Interrupt Enable Register
0x4000A4E0 C   FIELD 00w32 TIE: Transmission Interrupt Enable
0x4000A4E4 B  REGISTER TXBCIE (rw): FDCAN Tx Buffer Cancellation Finished Interrupt Enable Register
0x4000A4E4 C   FIELD 00w32 CF: Cancellation Finished Interrupt Enable
0x4000A4F0 B  REGISTER TXEFC (rw): FDCAN Tx Event FIFO Configuration Register
0x4000A4F0 C   FIELD 02w14 EFSA: Event FIFO Start Address
0x4000A4F0 C   FIELD 16w06 EFS: Event FIFO Size
0x4000A4F0 C   FIELD 24w06 EFWM: Event FIFO Watermark
0x4000A4F4 B  REGISTER TXEFS (rw): FDCAN Tx Event FIFO Status Register
0x4000A4F4 C   FIELD 00w06 EFFL: Event FIFO Fill Level
0x4000A4F4 C   FIELD 08w05 EFGI: Event FIFO Get Index.
0x4000A4F4 C   FIELD 16w05 EFPI: Event FIFO put index.
0x4000A4F4 C   FIELD 24w01 EFF: Event FIFO Full.
0x4000A4F4 C   FIELD 25w01 TEFL: Tx Event FIFO Element Lost.
0x4000A4F8 B  REGISTER TXEFA (rw): FDCAN Tx Event FIFO Acknowledge Register
0x4000A4F8 C   FIELD 00w05 EFAI: Event FIFO Acknowledge Index
0x4000A500 B  REGISTER TTTMC (rw): FDCAN TT Trigger Memory Configuration Register
0x4000A500 C   FIELD 02w14 TMSA: Trigger Memory Start Address
0x4000A500 C   FIELD 16w07 TME: Trigger Memory Elements
0x4000A504 B  REGISTER TTRMC (rw): FDCAN TT Reference Message Configuration Register
0x4000A504 C   FIELD 00w29 RID: Reference Identifier.
0x4000A504 C   FIELD 30w01 XTD: Extended Identifier
0x4000A504 C   FIELD 31w01 RMPS: Reference Message Payload Select
0x4000A508 B  REGISTER TTOCF (rw): FDCAN TT Operation Configuration Register
0x4000A508 C   FIELD 00w02 OM: Operation Mode
0x4000A508 C   FIELD 03w01 GEN: Gap Enable
0x4000A508 C   FIELD 04w01 TM: Time Master
0x4000A508 C   FIELD 05w03 LDSDL: LD of Synchronization Deviation Limit
0x4000A508 C   FIELD 08w07 IRTO: Initial Reference Trigger Offset
0x4000A508 C   FIELD 15w01 EECS: Enable External Clock Synchronization
0x4000A508 C   FIELD 16w08 AWL: Application Watchdog Limit
0x4000A508 C   FIELD 24w01 EGTF: Enable Global Time Filtering
0x4000A508 C   FIELD 25w01 ECC: Enable Clock Calibration
0x4000A508 C   FIELD 26w01 EVTP: Event Trigger Polarity
0x4000A50C B  REGISTER TTMLM (rw): FDCAN TT Matrix Limits Register
0x4000A50C C   FIELD 00w06 CCM: Cycle Count Max
0x4000A50C C   FIELD 06w02 CSS: Cycle Start Synchronization
0x4000A50C C   FIELD 08w04 TXEW: Tx Enable Window
0x4000A50C C   FIELD 16w12 ENTT: Expected Number of Tx Triggers
0x4000A510 B  REGISTER TURCF (rw): FDCAN TUR Configuration Register
0x4000A510 C   FIELD 00w16 NCL: Numerator Configuration Low.
0x4000A510 C   FIELD 16w14 DC: Denominator Configuration.
0x4000A510 C   FIELD 31w01 ELT: Enable Local Time
0x4000A514 B  REGISTER TTOCN (rw): FDCAN TT Operation Control Register
0x4000A514 C   FIELD 00w01 SGT: Set Global time
0x4000A514 C   FIELD 01w01 ECS: External Clock Synchronization
0x4000A514 C   FIELD 02w01 SWP: Stop Watch Polarity
0x4000A514 C   FIELD 03w02 SWS: Stop Watch Source.
0x4000A514 C   FIELD 05w01 RTIE: Register Time Mark Interrupt Pulse Enable
0x4000A514 C   FIELD 06w02 TMC: Register Time Mark Compare
0x4000A514 C   FIELD 08w01 TTIE: Trigger Time Mark Interrupt Pulse Enable
0x4000A514 C   FIELD 09w01 GCS: Gap Control Select
0x4000A514 C   FIELD 10w01 FGP: Finish Gap.
0x4000A514 C   FIELD 11w01 TMG: Time Mark Gap
0x4000A514 C   FIELD 12w01 NIG: Next is Gap
0x4000A514 C   FIELD 13w01 ESCN: External Synchronization Control
0x4000A514 C   FIELD 15w01 LCKC: TT Operation Control Register Locked
0x4000A518 B  REGISTER TTGTP (rw): FDCAN TT Global Time Preset Register
0x4000A518 C   FIELD 00w16 NCL: Time Preset
0x4000A518 C   FIELD 16w16 CTP: Cycle Time Target Phase
0x4000A51C B  REGISTER TTTMK (rw): FDCAN TT Time Mark Register
0x4000A51C C   FIELD 00w16 TM: Time Mark
0x4000A51C C   FIELD 16w07 TICC: Time Mark Cycle Code
0x4000A51C C   FIELD 31w01 LCKM: TT Time Mark Register Locked
0x4000A520 B  REGISTER TTIR (rw): FDCAN TT Interrupt Register
0x4000A520 C   FIELD 00w01 SBC: Start of Basic Cycle
0x4000A520 C   FIELD 01w01 SMC: Start of Matrix Cycle
0x4000A520 C   FIELD 02w01 CSM: Change of Synchronization Mode
0x4000A520 C   FIELD 03w01 SOG: Start of Gap
0x4000A520 C   FIELD 04w01 RTMI: Register Time Mark Interrupt.
0x4000A520 C   FIELD 05w01 TTMI: Trigger Time Mark Event Internal
0x4000A520 C   FIELD 06w01 SWE: Stop Watch Event
0x4000A520 C   FIELD 07w01 GTW: Global Time Wrap
0x4000A520 C   FIELD 08w01 GTD: Global Time Discontinuity
0x4000A520 C   FIELD 09w01 GTE: Global Time Error
0x4000A520 C   FIELD 10w01 TXU: Tx Count Underflow
0x4000A520 C   FIELD 11w01 TXO: Tx Count Overflow
0x4000A520 C   FIELD 12w01 SE1: Scheduling Error 1
0x4000A520 C   FIELD 13w01 SE2: Scheduling Error 2
0x4000A520 C   FIELD 14w01 ELC: Error Level Changed.
0x4000A520 C   FIELD 15w01 IWTG: Initialization Watch Trigger
0x4000A520 C   FIELD 16w01 WT: Watch Trigger
0x4000A520 C   FIELD 17w01 AW: Application Watchdog
0x4000A520 C   FIELD 18w01 CER: Configuration Error
0x4000A524 B  REGISTER TTIE (rw): FDCAN TT Interrupt Enable Register
0x4000A524 C   FIELD 00w01 SBCE: Start of Basic Cycle Interrupt Enable
0x4000A524 C   FIELD 01w01 SMCE: Start of Matrix Cycle Interrupt Enable
0x4000A524 C   FIELD 02w01 CSME: Change of Synchronization Mode Interrupt Enable
0x4000A524 C   FIELD 03w01 SOGE: Start of Gap Interrupt Enable
0x4000A524 C   FIELD 04w01 RTMIE: Register Time Mark Interrupt Enable
0x4000A524 C   FIELD 05w01 TTMIE: Trigger Time Mark Event Internal Interrupt Enable
0x4000A524 C   FIELD 06w01 SWEE: Stop Watch Event Interrupt Enable
0x4000A524 C   FIELD 07w01 GTWE: Global Time Wrap Interrupt Enable
0x4000A524 C   FIELD 08w01 GTDE: Global Time Discontinuity Interrupt Enable
0x4000A524 C   FIELD 09w01 GTEE: Global Time Error Interrupt Enable
0x4000A524 C   FIELD 10w01 TXUE: Tx Count Underflow Interrupt Enable
0x4000A524 C   FIELD 11w01 TXOE: Tx Count Overflow Interrupt Enable
0x4000A524 C   FIELD 12w01 SE1E: Scheduling Error 1 Interrupt Enable
0x4000A524 C   FIELD 13w01 SE2E: Scheduling Error 2 Interrupt Enable
0x4000A524 C   FIELD 14w01 ELCE: Change Error Level Interrupt Enable
0x4000A524 C   FIELD 15w01 IWTGE: Initialization Watch Trigger Interrupt Enable
0x4000A524 C   FIELD 16w01 WTE: Watch Trigger Interrupt Enable
0x4000A524 C   FIELD 17w01 AWE: Application Watchdog Interrupt Enable
0x4000A524 C   FIELD 18w01 CERE: Configuration Error Interrupt Enable
0x4000A528 B  REGISTER TTILS (rw): FDCAN TT Interrupt Line Select Register
0x4000A528 C   FIELD 00w01 SBCL: Start of Basic Cycle Interrupt Line
0x4000A528 C   FIELD 01w01 SMCL: Start of Matrix Cycle Interrupt Line
0x4000A528 C   FIELD 02w01 CSML: Change of Synchronization Mode Interrupt Line
0x4000A528 C   FIELD 03w01 SOGL: Start of Gap Interrupt Line
0x4000A528 C   FIELD 04w01 RTMIL: Register Time Mark Interrupt Line
0x4000A528 C   FIELD 05w01 TTMIL: Trigger Time Mark Event Internal Interrupt Line
0x4000A528 C   FIELD 06w01 SWEL: Stop Watch Event Interrupt Line
0x4000A528 C   FIELD 07w01 GTWL: Global Time Wrap Interrupt Line
0x4000A528 C   FIELD 08w01 GTDL: Global Time Discontinuity Interrupt Line
0x4000A528 C   FIELD 09w01 GTEL: Global Time Error Interrupt Line
0x4000A528 C   FIELD 10w01 TXUL: Tx Count Underflow Interrupt Line
0x4000A528 C   FIELD 11w01 TXOL: Tx Count Overflow Interrupt Line
0x4000A528 C   FIELD 12w01 SE1L: Scheduling Error 1 Interrupt Line
0x4000A528 C   FIELD 13w01 SE2L: Scheduling Error 2 Interrupt Line
0x4000A528 C   FIELD 14w01 ELCL: Change Error Level Interrupt Line
0x4000A528 C   FIELD 15w01 IWTGL: Initialization Watch Trigger Interrupt Line
0x4000A528 C   FIELD 16w01 WTL: Watch Trigger Interrupt Line
0x4000A528 C   FIELD 17w01 AWL: Application Watchdog Interrupt Line
0x4000A528 C   FIELD 18w01 CERL: Configuration Error Interrupt Line
0x4000A52C B  REGISTER TTOST (rw): FDCAN TT Operation Status Register
0x4000A52C C   FIELD 00w02 EL: Error Level
0x4000A52C C   FIELD 02w02 MS: Master State.
0x4000A52C C   FIELD 04w02 SYS: Synchronization State
0x4000A52C C   FIELD 06w01 QGTP: Quality of Global Time Phase
0x4000A52C C   FIELD 07w01 QCS: Quality of Clock Speed
0x4000A52C C   FIELD 08w08 RTO: Reference Trigger Offset
0x4000A52C C   FIELD 22w01 WGTD: Wait for Global Time Discontinuity
0x4000A52C C   FIELD 23w01 GFI: Gap Finished Indicator.
0x4000A52C C   FIELD 24w03 TMP: Time Master Priority
0x4000A52C C   FIELD 27w01 GSI: Gap Started Indicator.
0x4000A52C C   FIELD 28w01 WFE: Wait for Event
0x4000A52C C   FIELD 29w01 AWE: Application Watchdog Event
0x4000A52C C   FIELD 30w01 WECS: Wait for External Clock Synchronization
0x4000A52C C   FIELD 31w01 SPL: Schedule Phase Lock
0x4000A530 B  REGISTER TURNA (ro): FDCAN TUR Numerator Actual Register
0x4000A530 C   FIELD 00w18 NAV: Numerator Actual Value
0x4000A534 B  REGISTER TTLGT (ro): FDCAN TT Local and Global Time Register
0x4000A534 C   FIELD 00w16 LT: Local Time
0x4000A534 C   FIELD 16w16 GT: Global Time
0x4000A538 B  REGISTER TTCTC (ro): FDCAN TT Cycle Time and Count Register
0x4000A538 C   FIELD 00w16 CT: Cycle Time
0x4000A538 C   FIELD 16w06 CC: Cycle Count
0x4000A53C B  REGISTER TTCPT (ro): FDCAN TT Capture Time Register
0x4000A53C C   FIELD 00w06 CCV: Cycle Count Value
0x4000A53C C   FIELD 16w16 SWV: Stop Watch Value
0x4000A540 B  REGISTER TTCSM (ro): FDCAN TT Cycle Sync Mark Register
0x4000A540 C   FIELD 00w16 CSM: Cycle Sync Mark
0x4000A700 B  REGISTER TTTS (rw): FDCAN TT Trigger Select Register
0x4000A700 C   FIELD 00w02 SWTDEL: Stop watch trigger input selection
0x4000A700 C   FIELD 04w02 EVTSEL: Event trigger input selection
0x4000A800 A PERIPHERAL CAN_CCU
0x4000A800 B  REGISTER CREL (rw): Clock Calibration Unit Core Release Register
0x4000A800 C   FIELD 00w08 DAY: Time Stamp Day
0x4000A800 C   FIELD 08w08 MON: Time Stamp Month
0x4000A800 C   FIELD 16w04 YEAR: Time Stamp Year
0x4000A800 C   FIELD 20w04 SUBSTEP: Sub-step of Core Release
0x4000A800 C   FIELD 24w04 STEP: Step of Core Release
0x4000A800 C   FIELD 28w04 REL: Core Release
0x4000A804 B  REGISTER CCFG (rw): Calibration Configuration Register
0x4000A804 C   FIELD 00w05 TQBT: Time Quanta per Bit Time
0x4000A804 C   FIELD 06w01 BCC: Bypass Clock Calibration
0x4000A804 C   FIELD 07w01 CFL: Calibration Field Length
0x4000A804 C   FIELD 08w08 OCPM: Oscillator Clock Periods Minimum
0x4000A804 C   FIELD 16w04 CDIV: Clock Divider
0x4000A804 C   FIELD 31w01 SWR: Software Reset
0x4000A808 B  REGISTER CSTAT (rw): Calibration Status Register
0x4000A808 C   FIELD 00w18 OCPC: Oscillator Clock Period Counter
0x4000A808 C   FIELD 18w11 TQC: Time Quanta Counter
0x4000A808 C   FIELD 30w02 CALS: Calibration State
0x4000A80C B  REGISTER CWD (rw): Calibration Watchdog Register
0x4000A80C C   FIELD 00w16 WDC: WDC
0x4000A80C C   FIELD 16w16 WDV: WDV
0x4000A810 B  REGISTER IR (rw): Clock Calibration Unit Interrupt Register
0x4000A810 C   FIELD 00w01 CWE: Calibration Watchdog Event
0x4000A810 C   FIELD 01w01 CSC: Calibration State Changed
0x4000A814 B  REGISTER IE (rw): Clock Calibration Unit Interrupt Enable Register
0x4000A814 C   FIELD 00w01 CWEE: Calibration Watchdog Event Enable
0x4000A814 C   FIELD 01w01 CSCE: Calibration State Changed Enable
0x40010000 A PERIPHERAL TIM1
0x40010000 B  REGISTER CR1 (rw): control register 1
0x40010000 C   FIELD 00w01 CEN: Counter enable
0x40010000 C   FIELD 01w01 UDIS: Update disable
0x40010000 C   FIELD 02w01 URS: Update request source
0x40010000 C   FIELD 03w01 OPM: One-pulse mode
0x40010000 C   FIELD 04w01 DIR: Direction
0x40010000 C   FIELD 05w02 CMS: Center-aligned mode selection
0x40010000 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40010000 C   FIELD 08w02 CKD: Clock division
0x40010000 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40010004 B  REGISTER CR2 (rw): control register 2
0x40010004 C   FIELD 00w01 CCPC: Capture/compare preloaded control
0x40010004 C   FIELD 02w01 CCUS: Capture/compare control update selection
0x40010004 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40010004 C   FIELD 04w03 MMS: Master mode selection
0x40010004 C   FIELD 07w01 TI1S: TI1 selection
0x40010004 C   FIELD 08w01 OIS1: Output Idle state (OC1 output)
0x40010004 C   FIELD 09w01 OIS1N: Output Idle state (OC1N output)
0x40010004 C   FIELD 10w01 OIS2: Output Idle state (OC2 output)
0x40010004 C   FIELD 11w01 OIS2N: Output Idle state (OC2N output)
0x40010004 C   FIELD 12w01 OIS3: Output Idle state (OC3 output)
0x40010004 C   FIELD 13w01 OIS3N: Output Idle state (OC3N output)
0x40010004 C   FIELD 14w01 OIS4: Output Idle state (OC4 output)
0x40010004 C   FIELD 16w01 OIS5: Output Idle state (OC5 output)
0x40010004 C   FIELD 18w01 OIS6: Output Idle state (OC6 output)
0x40010004 C   FIELD 20w04 MMS2: Master mode selection 2
0x40010008 B  REGISTER SMCR (rw): slave mode control register
0x40010008 C   FIELD 00w03 SMS: Slave mode selection
0x40010008 C   FIELD 04w03 TS: Trigger selection
0x40010008 C   FIELD 07w01 MSM: Master/Slave mode
0x40010008 C   FIELD 08w04 ETF: External trigger filter
0x40010008 C   FIELD 12w02 ETPS: External trigger prescaler
0x40010008 C   FIELD 14w01 ECE: External clock enable
0x40010008 C   FIELD 15w01 ETP: External trigger polarity
0x40010008 C   FIELD 16w01 SMS_3: Slave mode selection - bit 3
0x40010008 C   FIELD 20w02 TS_4_3: Trigger selection - bit 4:3
0x4001000C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4001000C C   FIELD 00w01 UIE: Update interrupt enable
0x4001000C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x4001000C C   FIELD 02w01 CC2IE: Capture/Compare 2 interrupt enable
0x4001000C C   FIELD 03w01 CC3IE: Capture/Compare 3 interrupt enable
0x4001000C C   FIELD 04w01 CC4IE: Capture/Compare 4 interrupt enable
0x4001000C C   FIELD 05w01 COMIE: COM interrupt enable
0x4001000C C   FIELD 06w01 TIE: Trigger interrupt enable
0x4001000C C   FIELD 07w01 BIE: Break interrupt enable
0x4001000C C   FIELD 08w01 UDE: Update DMA request enable
0x4001000C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x4001000C C   FIELD 10w01 CC2DE: Capture/Compare 2 DMA request enable
0x4001000C C   FIELD 11w01 CC3DE: Capture/Compare 3 DMA request enable
0x4001000C C   FIELD 12w01 CC4DE: Capture/Compare 4 DMA request enable
0x4001000C C   FIELD 13w01 COMDE: COM DMA request enable
0x4001000C C   FIELD 14w01 TDE: Trigger DMA request enable
0x40010010 B  REGISTER SR (rw): status register
0x40010010 C   FIELD 00w01 UIF: Update interrupt flag
0x40010010 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40010010 C   FIELD 02w01 CC2IF: Capture/compare 2 interrupt flag
0x40010010 C   FIELD 03w01 CC3IF: Capture/compare 3 interrupt flag
0x40010010 C   FIELD 04w01 CC4IF: Capture/compare 4 interrupt flag
0x40010010 C   FIELD 05w01 COMIF: COM interrupt flag
0x40010010 C   FIELD 06w01 TIF: Trigger interrupt flag
0x40010010 C   FIELD 07w01 BIF: Break interrupt flag
0x40010010 C   FIELD 08w01 B2IF: Break 2 interrupt flag
0x40010010 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40010010 C   FIELD 10w01 CC2OF: Capture/Compare 2 overcapture flag
0x40010010 C   FIELD 11w01 CC3OF: Capture/Compare 3 overcapture flag
0x40010010 C   FIELD 12w01 CC4OF: Capture/Compare 4 overcapture flag
0x40010010 C   FIELD 13w01 SBIF: System Break interrupt flag
0x40010010 C   FIELD 16w01 CC5IF: Compare 5 interrupt flag
0x40010010 C   FIELD 17w01 CC6IF: Compare 6 interrupt flag
0x40010014 B  REGISTER EGR (wo): event generation register
0x40010014 C   FIELD 00w01 UG: Update generation
0x40010014 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40010014 C   FIELD 02w01 CC2G: Capture/compare 2 generation
0x40010014 C   FIELD 03w01 CC3G: Capture/compare 3 generation
0x40010014 C   FIELD 04w01 CC4G: Capture/compare 4 generation
0x40010014 C   FIELD 05w01 COMG: Capture/Compare control update generation
0x40010014 C   FIELD 06w01 TG: Trigger generation
0x40010014 C   FIELD 07w01 BG: Break generation
0x40010014 C   FIELD 08w01 B2G: Break 2 generation
0x40010018 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40010018 B  REGISTER CCMR1_Output (rw): capture/compare mode register 1 (output mode)
0x40010018 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40010018 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40010018 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40010018 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40010018 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40010018 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40010018 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40010018 C   FIELD 07w01 OC1CE: Output compare 1 clear enable
0x40010018 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40010018 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40010018 C   FIELD 10w01 OC2FE: Output compare 2 fast enable
0x40010018 C   FIELD 10w02 IC2PSC: Input capture 2 prescaler
0x40010018 C   FIELD 11w01 OC2PE: Output compare 2 preload enable
0x40010018 C   FIELD 12w03 OC2M: Output compare 2 mode
0x40010018 C   FIELD 12w04 IC2F: Input capture 2 filter
0x40010018 C   FIELD 15w01 OC2CE: Output compare 2 clear enable
0x40010018 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40010018 C   FIELD 24w01 OC2M_3: Output compare 2 mode, bit 3
0x4001001C B  REGISTER CCMR2_Input (rw): capture/compare mode register 2 (input mode)
0x4001001C B  REGISTER CCMR2_Output (rw): capture/compare mode register 2 (output mode)
0x4001001C C   FIELD 00w02 CC3S (=TIM1.CCMR1_Output.CC%sS): Capture/Compare 3 selection
0x4001001C C   FIELD 00w02 CC3S: Capture/compare 3 selection
0x4001001C C   FIELD 02w01 OC3FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 3 fast enable
0x4001001C C   FIELD 02w02 IC3PSC (=TIM1.CCMR1_Input.IC%sPSC): Input capture 3 prescaler
0x4001001C C   FIELD 03w01 OC3PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 3 preload enable
0x4001001C C   FIELD 04w03 OC3M (=TIM1.CCMR1_Output.OC%sM): Output compare 3 mode
0x4001001C C   FIELD 04w04 IC3F (=TIM1.CCMR1_Input.IC%sF): Input capture 3 filter
0x4001001C C   FIELD 07w01 OC3CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 3 clear enable
0x4001001C C   FIELD 08w02 CC4S (=TIM1.CCMR1_Output.CC%sS): Capture/Compare 4 selection
0x4001001C C   FIELD 08w02 CC4S: Capture/Compare 4 selection
0x4001001C C   FIELD 10w01 OC4FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 4 fast enable
0x4001001C C   FIELD 10w02 IC4PSC (=TIM1.CCMR1_Input.IC%sPSC): Input capture 4 prescaler
0x4001001C C   FIELD 11w01 OC4PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 4 preload enable
0x4001001C C   FIELD 12w03 OC4M (=TIM1.CCMR1_Output.OC%sM): Output compare 4 mode
0x4001001C C   FIELD 12w04 IC4F (=TIM1.CCMR1_Input.IC%sF): Input capture 4 filter
0x4001001C C   FIELD 15w01 OC4CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 4 clear enable
0x4001001C C   FIELD 16w01 OC3M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 3 mode, bit 3
0x4001001C C   FIELD 24w01 OC4M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 4 mode, bit 3
0x40010020 B  REGISTER CCER (rw): capture/compare enable register
0x40010020 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40010020 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40010020 C   FIELD 02w01 CC1NE: Capture/Compare 1 complementary output enable
0x40010020 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40010020 C   FIELD 04w01 CC2E: Capture/Compare 2 output enable
0x40010020 C   FIELD 05w01 CC2P: Capture/Compare 2 output Polarity
0x40010020 C   FIELD 06w01 CC2NE: Capture/Compare 2 complementary output enable
0x40010020 C   FIELD 07w01 CC2NP: Capture/Compare 2 output Polarity
0x40010020 C   FIELD 08w01 CC3E: Capture/Compare 3 output enable
0x40010020 C   FIELD 09w01 CC3P: Capture/Compare 3 output Polarity
0x40010020 C   FIELD 10w01 CC3NE: Capture/Compare 3 complementary output enable
0x40010020 C   FIELD 11w01 CC3NP: Capture/Compare 3 output Polarity
0x40010020 C   FIELD 12w01 CC4E: Capture/Compare 4 output enable
0x40010020 C   FIELD 13w01 CC4P: Capture/Compare 4 output Polarity
0x40010020 C   FIELD 15w01 CC4NP: Capture/Compare 4 output Polarity
0x40010020 C   FIELD 16w01 CC5E: Capture/Compare 5 output enable
0x40010020 C   FIELD 17w01 CC5P: Capture/Compare 5 output Polarity
0x40010020 C   FIELD 20w01 CC6E: Capture/Compare 6 output enable
0x40010020 C   FIELD 21w01 CC6P: Capture/Compare 6 output Polarity
0x40010024 B  REGISTER CNT: counter
0x40010024 C   FIELD 00w16 CNT (rw): counter value
0x40010024 C   FIELD 31w01 UIFCPY (ro): UIF copy
0x40010028 B  REGISTER PSC (rw): prescaler
0x40010028 C   FIELD 00w16 PSC: Prescaler value
0x4001002C B  REGISTER ARR (rw): auto-reload register
0x4001002C C   FIELD 00w16 ARR: Auto-reload value
0x40010030 B  REGISTER RCR (rw): repetition counter register
0x40010030 C   FIELD 00w16 REP: Repetition counter value
0x40010034 B  REGISTER CCR1 (rw): capture/compare register
0x40010034 C   FIELD 00w16 CCR: Capture/Compare value
0x40010038 B  REGISTER CCR2 (rw): capture/compare register
0x40010038 C   FIELD 00w16 CCR: Capture/Compare value
0x4001003C B  REGISTER CCR3 (rw): capture/compare register
0x4001003C C   FIELD 00w16 CCR: Capture/Compare value
0x40010040 B  REGISTER CCR4 (rw): capture/compare register
0x40010040 C   FIELD 00w16 CCR: Capture/Compare value
0x40010044 B  REGISTER BDTR (rw): break and dead-time register
0x40010044 C   FIELD 00w08 DTG: Dead-time generator setup
0x40010044 C   FIELD 08w02 LOCK: Lock configuration
0x40010044 C   FIELD 10w01 OSSI: Off-state selection for Idle mode
0x40010044 C   FIELD 11w01 OSSR: Off-state selection for Run mode
0x40010044 C   FIELD 12w01 BKE: Break enable
0x40010044 C   FIELD 13w01 BKP: Break polarity
0x40010044 C   FIELD 14w01 AOE: Automatic output enable
0x40010044 C   FIELD 15w01 MOE: Main output enable
0x40010044 C   FIELD 16w04 BKF: Break filter
0x40010044 C   FIELD 20w04 BK2F: Break 2 filter
0x40010044 C   FIELD 24w01 BK2E: Break 2 enable
0x40010044 C   FIELD 25w01 BK2P: Break 2 polarity
0x40010048 B  REGISTER DCR (rw): DMA control register
0x40010048 C   FIELD 00w05 DBA: DMA base address
0x40010048 C   FIELD 08w05 DBL: DMA burst length
0x4001004C B  REGISTER DMAR (rw): DMA address for full transfer
0x4001004C C   FIELD 00w32 DMAB: DMA register for burst accesses
0x40010054 B  REGISTER CCMR3_Output (rw): capture/compare mode register 3 (output mode)
0x40010054 C   FIELD 02w01 OC5FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 5 fast enable
0x40010054 C   FIELD 03w01 OC5PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 5 preload enable
0x40010054 C   FIELD 04w03 OC5M (=TIM1.CCMR1_Output.OC%sM): Output compare 5 mode
0x40010054 C   FIELD 07w01 OC5CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 5 clear enable
0x40010054 C   FIELD 10w01 OC6FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 6 fast enable
0x40010054 C   FIELD 11w01 OC6PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 6 preload enable
0x40010054 C   FIELD 12w03 OC6M (=TIM1.CCMR1_Output.OC%sM): Output compare 6 mode
0x40010054 C   FIELD 15w01 OC6CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 6 clear enable
0x40010054 C   FIELD 16w01 OC5M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 5 mode, bit 3
0x40010054 C   FIELD 24w01 OC6M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 6 mode, bit 3
0x40010058 B  REGISTER CCR5 (rw): capture/compare register
0x40010058 C   FIELD 00w16 CCR: Capture/Compare value
0x40010058 C   FIELD 29w01 GC5C1: Group Channel 5 and Channel 1
0x40010058 C   FIELD 30w01 GC5C2: Group Channel 5 and Channel 2
0x40010058 C   FIELD 31w01 GC5C3: Group Channel 5 and Channel 3
0x4001005C B  REGISTER CCR6 (rw): capture/compare register
0x4001005C C   FIELD 00w16 CCR: Capture/Compare value
0x40010060 B  REGISTER AF1 (rw): TIM1 alternate function option register 1
0x40010060 C   FIELD 00w01 BKINE: BRK BKIN input enable
0x40010060 C   FIELD 01w01 BKCMP1E: BRK COMP1 enable
0x40010060 C   FIELD 02w01 BKCMP2E: BRK COMP2 enable
0x40010060 C   FIELD 08w01 BKDF1BK0E: BRK dfsdm1_break[0] enable
0x40010060 C   FIELD 09w01 BKINP: BRK BKIN input polarity
0x40010060 C   FIELD 10w01 BKCMP1P: BRK COMP1 input polarity
0x40010060 C   FIELD 11w01 BKCMP2P: BRK COMP2 input polarity
0x40010060 C   FIELD 14w04 ETRSEL: ETR source selection
0x40010064 B  REGISTER AF2 (rw): TIM1 Alternate function odfsdm1_breakster 2
0x40010064 C   FIELD 00w01 BK2INE: BRK2 BKIN input enable
0x40010064 C   FIELD 01w01 BK2CMP1E: BRK2 COMP1 enable
0x40010064 C   FIELD 02w01 BK2CMP2E: BRK2 COMP2 enable
0x40010064 C   FIELD 08w01 BK2DF1BK1E: BRK2 dfsdm1_break[1] enable
0x40010064 C   FIELD 09w01 BK2INP: BRK2 BKIN2 input polarity
0x40010064 C   FIELD 10w01 BK2CMP1P: BRK2 COMP1 input polarit
0x40010064 C   FIELD 11w01 BK2CMP2P: BRK2 COMP2 input polarity
0x40010068 B  REGISTER TISEL (rw): TIM1 timer input selection register
0x40010068 C   FIELD 00w04 TI1SEL: selects TI1[0] to TI1[15] input
0x40010068 C   FIELD 08w04 TI2SEL: selects TI2[0] to TI2[15] input
0x40010068 C   FIELD 16w04 TI3SEL: selects TI3[0] to TI3[15] input
0x40010068 C   FIELD 24w04 TI4SEL: selects TI4[0] to TI4[15] input
0x40010400 A PERIPHERAL TIM8
0x40010400 B  REGISTER CR1 (rw): control register 1
0x40010400 C   FIELD 00w01 CEN: Counter enable
0x40010400 C   FIELD 01w01 UDIS: Update disable
0x40010400 C   FIELD 02w01 URS: Update request source
0x40010400 C   FIELD 03w01 OPM: One-pulse mode
0x40010400 C   FIELD 04w01 DIR: Direction
0x40010400 C   FIELD 05w02 CMS: Center-aligned mode selection
0x40010400 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40010400 C   FIELD 08w02 CKD: Clock division
0x40010400 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40010404 B  REGISTER CR2 (rw): control register 2
0x40010404 C   FIELD 00w01 CCPC: Capture/compare preloaded control
0x40010404 C   FIELD 02w01 CCUS: Capture/compare control update selection
0x40010404 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40010404 C   FIELD 04w03 MMS: Master mode selection
0x40010404 C   FIELD 07w01 TI1S: TI1 selection
0x40010404 C   FIELD 08w01 OIS1: Output Idle state (OC1 output)
0x40010404 C   FIELD 09w01 OIS1N: Output Idle state (OC1N output)
0x40010404 C   FIELD 10w01 OIS2: Output Idle state (OC2 output)
0x40010404 C   FIELD 11w01 OIS2N: Output Idle state (OC2N output)
0x40010404 C   FIELD 12w01 OIS3: Output Idle state (OC3 output)
0x40010404 C   FIELD 13w01 OIS3N: Output Idle state (OC3N output)
0x40010404 C   FIELD 14w01 OIS4: Output Idle state (OC4 output)
0x40010404 C   FIELD 16w01 OIS5: Output Idle state (OC5 output)
0x40010404 C   FIELD 18w01 OIS6: Output Idle state (OC6 output)
0x40010404 C   FIELD 20w04 MMS2: Master mode selection 2
0x40010408 B  REGISTER SMCR (rw): slave mode control register
0x40010408 C   FIELD 00w03 SMS: Slave mode selection
0x40010408 C   FIELD 04w03 TS: Trigger selection
0x40010408 C   FIELD 07w01 MSM: Master/Slave mode
0x40010408 C   FIELD 08w04 ETF: External trigger filter
0x40010408 C   FIELD 12w02 ETPS: External trigger prescaler
0x40010408 C   FIELD 14w01 ECE: External clock enable
0x40010408 C   FIELD 15w01 ETP: External trigger polarity
0x40010408 C   FIELD 16w01 SMS_3: Slave mode selection - bit 3
0x40010408 C   FIELD 20w02 TS_4_3: Trigger selection - bit 4:3
0x4001040C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4001040C C   FIELD 00w01 UIE: Update interrupt enable
0x4001040C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x4001040C C   FIELD 02w01 CC2IE: Capture/Compare 2 interrupt enable
0x4001040C C   FIELD 03w01 CC3IE: Capture/Compare 3 interrupt enable
0x4001040C C   FIELD 04w01 CC4IE: Capture/Compare 4 interrupt enable
0x4001040C C   FIELD 05w01 COMIE: COM interrupt enable
0x4001040C C   FIELD 06w01 TIE: Trigger interrupt enable
0x4001040C C   FIELD 07w01 BIE: Break interrupt enable
0x4001040C C   FIELD 08w01 UDE: Update DMA request enable
0x4001040C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x4001040C C   FIELD 10w01 CC2DE: Capture/Compare 2 DMA request enable
0x4001040C C   FIELD 11w01 CC3DE: Capture/Compare 3 DMA request enable
0x4001040C C   FIELD 12w01 CC4DE: Capture/Compare 4 DMA request enable
0x4001040C C   FIELD 13w01 COMDE: COM DMA request enable
0x4001040C C   FIELD 14w01 TDE: Trigger DMA request enable
0x40010410 B  REGISTER SR (rw): status register
0x40010410 C   FIELD 00w01 UIF: Update interrupt flag
0x40010410 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40010410 C   FIELD 02w01 CC2IF: Capture/compare 2 interrupt flag
0x40010410 C   FIELD 03w01 CC3IF: Capture/compare 3 interrupt flag
0x40010410 C   FIELD 04w01 CC4IF: Capture/compare 4 interrupt flag
0x40010410 C   FIELD 05w01 COMIF: COM interrupt flag
0x40010410 C   FIELD 06w01 TIF: Trigger interrupt flag
0x40010410 C   FIELD 07w01 BIF: Break interrupt flag
0x40010410 C   FIELD 08w01 B2IF: Break 2 interrupt flag
0x40010410 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40010410 C   FIELD 10w01 CC2OF: Capture/Compare 2 overcapture flag
0x40010410 C   FIELD 11w01 CC3OF: Capture/Compare 3 overcapture flag
0x40010410 C   FIELD 12w01 CC4OF: Capture/Compare 4 overcapture flag
0x40010410 C   FIELD 13w01 SBIF: System Break interrupt flag
0x40010410 C   FIELD 16w01 CC5IF: Compare 5 interrupt flag
0x40010410 C   FIELD 17w01 CC6IF: Compare 6 interrupt flag
0x40010414 B  REGISTER EGR (wo): event generation register
0x40010414 C   FIELD 00w01 UG: Update generation
0x40010414 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40010414 C   FIELD 02w01 CC2G: Capture/compare 2 generation
0x40010414 C   FIELD 03w01 CC3G: Capture/compare 3 generation
0x40010414 C   FIELD 04w01 CC4G: Capture/compare 4 generation
0x40010414 C   FIELD 05w01 COMG: Capture/Compare control update generation
0x40010414 C   FIELD 06w01 TG: Trigger generation
0x40010414 C   FIELD 07w01 BG: Break generation
0x40010414 C   FIELD 08w01 B2G: Break 2 generation
0x40010418 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40010418 B  REGISTER CCMR1_Output (rw): capture/compare mode register 1 (output mode)
0x40010418 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40010418 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40010418 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40010418 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40010418 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40010418 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40010418 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40010418 C   FIELD 07w01 OC1CE: Output compare 1 clear enable
0x40010418 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40010418 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40010418 C   FIELD 10w01 OC2FE: Output compare 2 fast enable
0x40010418 C   FIELD 10w02 IC2PSC: Input capture 2 prescaler
0x40010418 C   FIELD 11w01 OC2PE: Output compare 2 preload enable
0x40010418 C   FIELD 12w03 OC2M: Output compare 2 mode
0x40010418 C   FIELD 12w04 IC2F: Input capture 2 filter
0x40010418 C   FIELD 15w01 OC2CE: Output compare 2 clear enable
0x40010418 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40010418 C   FIELD 24w01 OC2M_3: Output compare 2 mode, bit 3
0x4001041C B  REGISTER CCMR2_Input (rw): capture/compare mode register 2 (input mode)
0x4001041C B  REGISTER CCMR2_Output (rw): capture/compare mode register 2 (output mode)
0x4001041C C   FIELD 00w02 CC3S (=TIM1.CCMR1_Output.CC%sS): Capture/Compare 3 selection
0x4001041C C   FIELD 00w02 CC3S: Capture/compare 3 selection
0x4001041C C   FIELD 02w01 OC3FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 3 fast enable
0x4001041C C   FIELD 02w02 IC3PSC (=TIM1.CCMR1_Input.IC%sPSC): Input capture 3 prescaler
0x4001041C C   FIELD 03w01 OC3PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 3 preload enable
0x4001041C C   FIELD 04w03 OC3M (=TIM1.CCMR1_Output.OC%sM): Output compare 3 mode
0x4001041C C   FIELD 04w04 IC3F (=TIM1.CCMR1_Input.IC%sF): Input capture 3 filter
0x4001041C C   FIELD 07w01 OC3CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 3 clear enable
0x4001041C C   FIELD 08w02 CC4S (=TIM1.CCMR1_Output.CC%sS): Capture/Compare 4 selection
0x4001041C C   FIELD 08w02 CC4S: Capture/Compare 4 selection
0x4001041C C   FIELD 10w01 OC4FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 4 fast enable
0x4001041C C   FIELD 10w02 IC4PSC (=TIM1.CCMR1_Input.IC%sPSC): Input capture 4 prescaler
0x4001041C C   FIELD 11w01 OC4PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 4 preload enable
0x4001041C C   FIELD 12w03 OC4M (=TIM1.CCMR1_Output.OC%sM): Output compare 4 mode
0x4001041C C   FIELD 12w04 IC4F (=TIM1.CCMR1_Input.IC%sF): Input capture 4 filter
0x4001041C C   FIELD 15w01 OC4CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 4 clear enable
0x4001041C C   FIELD 16w01 OC3M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 3 mode, bit 3
0x4001041C C   FIELD 24w01 OC4M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 4 mode, bit 3
0x40010420 B  REGISTER CCER (rw): capture/compare enable register
0x40010420 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40010420 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40010420 C   FIELD 02w01 CC1NE: Capture/Compare 1 complementary output enable
0x40010420 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40010420 C   FIELD 04w01 CC2E: Capture/Compare 2 output enable
0x40010420 C   FIELD 05w01 CC2P: Capture/Compare 2 output Polarity
0x40010420 C   FIELD 06w01 CC2NE: Capture/Compare 2 complementary output enable
0x40010420 C   FIELD 07w01 CC2NP: Capture/Compare 2 output Polarity
0x40010420 C   FIELD 08w01 CC3E: Capture/Compare 3 output enable
0x40010420 C   FIELD 09w01 CC3P: Capture/Compare 3 output Polarity
0x40010420 C   FIELD 10w01 CC3NE: Capture/Compare 3 complementary output enable
0x40010420 C   FIELD 11w01 CC3NP: Capture/Compare 3 output Polarity
0x40010420 C   FIELD 12w01 CC4E: Capture/Compare 4 output enable
0x40010420 C   FIELD 13w01 CC4P: Capture/Compare 4 output Polarity
0x40010420 C   FIELD 15w01 CC4NP: Capture/Compare 4 output Polarity
0x40010420 C   FIELD 16w01 CC5E: Capture/Compare 5 output enable
0x40010420 C   FIELD 17w01 CC5P: Capture/Compare 5 output Polarity
0x40010420 C   FIELD 20w01 CC6E: Capture/Compare 6 output enable
0x40010420 C   FIELD 21w01 CC6P: Capture/Compare 6 output Polarity
0x40010424 B  REGISTER CNT: counter
0x40010424 C   FIELD 00w16 CNT (rw): counter value
0x40010424 C   FIELD 31w01 UIFCPY (ro): UIF copy
0x40010428 B  REGISTER PSC (rw): prescaler
0x40010428 C   FIELD 00w16 PSC: Prescaler value
0x4001042C B  REGISTER ARR (rw): auto-reload register
0x4001042C C   FIELD 00w16 ARR: Auto-reload value
0x40010430 B  REGISTER RCR (rw): repetition counter register
0x40010430 C   FIELD 00w16 REP: Repetition counter value
0x40010434 B  REGISTER CCR1 (rw): capture/compare register
0x40010434 C   FIELD 00w16 CCR: Capture/Compare value
0x40010438 B  REGISTER CCR2 (rw): capture/compare register
0x40010438 C   FIELD 00w16 CCR: Capture/Compare value
0x4001043C B  REGISTER CCR3 (rw): capture/compare register
0x4001043C C   FIELD 00w16 CCR: Capture/Compare value
0x40010440 B  REGISTER CCR4 (rw): capture/compare register
0x40010440 C   FIELD 00w16 CCR: Capture/Compare value
0x40010444 B  REGISTER BDTR (rw): break and dead-time register
0x40010444 C   FIELD 00w08 DTG: Dead-time generator setup
0x40010444 C   FIELD 08w02 LOCK: Lock configuration
0x40010444 C   FIELD 10w01 OSSI: Off-state selection for Idle mode
0x40010444 C   FIELD 11w01 OSSR: Off-state selection for Run mode
0x40010444 C   FIELD 12w01 BKE: Break enable
0x40010444 C   FIELD 13w01 BKP: Break polarity
0x40010444 C   FIELD 14w01 AOE: Automatic output enable
0x40010444 C   FIELD 15w01 MOE: Main output enable
0x40010444 C   FIELD 16w04 BKF: Break filter
0x40010444 C   FIELD 20w04 BK2F: Break 2 filter
0x40010444 C   FIELD 24w01 BK2E: Break 2 enable
0x40010444 C   FIELD 25w01 BK2P: Break 2 polarity
0x40010448 B  REGISTER DCR (rw): DMA control register
0x40010448 C   FIELD 00w05 DBA: DMA base address
0x40010448 C   FIELD 08w05 DBL: DMA burst length
0x4001044C B  REGISTER DMAR (rw): DMA address for full transfer
0x4001044C C   FIELD 00w32 DMAB: DMA register for burst accesses
0x40010454 B  REGISTER CCMR3_Output (rw): capture/compare mode register 3 (output mode)
0x40010454 C   FIELD 02w01 OC5FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 5 fast enable
0x40010454 C   FIELD 03w01 OC5PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 5 preload enable
0x40010454 C   FIELD 04w03 OC5M (=TIM1.CCMR1_Output.OC%sM): Output compare 5 mode
0x40010454 C   FIELD 07w01 OC5CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 5 clear enable
0x40010454 C   FIELD 10w01 OC6FE (=TIM1.CCMR1_Output.OC%sFE): Output compare 6 fast enable
0x40010454 C   FIELD 11w01 OC6PE (=TIM1.CCMR1_Output.OC%sPE): Output compare 6 preload enable
0x40010454 C   FIELD 12w03 OC6M (=TIM1.CCMR1_Output.OC%sM): Output compare 6 mode
0x40010454 C   FIELD 15w01 OC6CE (=TIM1.CCMR1_Output.OC%sCE): Output compare 6 clear enable
0x40010454 C   FIELD 16w01 OC5M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 5 mode, bit 3
0x40010454 C   FIELD 24w01 OC6M_3 (=TIM1.CCMR1_Output.OC%sM_3): Output compare 6 mode, bit 3
0x40010458 B  REGISTER CCR5 (rw): capture/compare register
0x40010458 C   FIELD 00w16 CCR: Capture/Compare value
0x40010458 C   FIELD 29w01 GC5C1: Group Channel 5 and Channel 1
0x40010458 C   FIELD 30w01 GC5C2: Group Channel 5 and Channel 2
0x40010458 C   FIELD 31w01 GC5C3: Group Channel 5 and Channel 3
0x4001045C B  REGISTER CCR6 (rw): capture/compare register
0x4001045C C   FIELD 00w16 CCR: Capture/Compare value
0x40010460 B  REGISTER AF1 (rw): TIM1 alternate function option register 1
0x40010460 C   FIELD 00w01 BKINE: BRK BKIN input enable
0x40010460 C   FIELD 01w01 BKCMP1E: BRK COMP1 enable
0x40010460 C   FIELD 02w01 BKCMP2E: BRK COMP2 enable
0x40010460 C   FIELD 08w01 BKDF1BK0E: BRK dfsdm1_break[0] enable
0x40010460 C   FIELD 09w01 BKINP: BRK BKIN input polarity
0x40010460 C   FIELD 10w01 BKCMP1P: BRK COMP1 input polarity
0x40010460 C   FIELD 11w01 BKCMP2P: BRK COMP2 input polarity
0x40010460 C   FIELD 14w04 ETRSEL: ETR source selection
0x40010464 B  REGISTER AF2 (rw): TIM1 Alternate function odfsdm1_breakster 2
0x40010464 C   FIELD 00w01 BK2INE: BRK2 BKIN input enable
0x40010464 C   FIELD 01w01 BK2CMP1E: BRK2 COMP1 enable
0x40010464 C   FIELD 02w01 BK2CMP2E: BRK2 COMP2 enable
0x40010464 C   FIELD 08w01 BK2DF1BK1E: BRK2 dfsdm1_break[1] enable
0x40010464 C   FIELD 09w01 BK2INP: BRK2 BKIN2 input polarity
0x40010464 C   FIELD 10w01 BK2CMP1P: BRK2 COMP1 input polarit
0x40010464 C   FIELD 11w01 BK2CMP2P: BRK2 COMP2 input polarity
0x40010468 B  REGISTER TISEL (rw): TIM1 timer input selection register
0x40010468 C   FIELD 00w04 TI1SEL: selects TI1[0] to TI1[15] input
0x40010468 C   FIELD 08w04 TI2SEL: selects TI2[0] to TI2[15] input
0x40010468 C   FIELD 16w04 TI3SEL: selects TI3[0] to TI3[15] input
0x40010468 C   FIELD 24w04 TI4SEL: selects TI4[0] to TI4[15] input
0x40011000 A PERIPHERAL USART1
0x40011000 B  REGISTER CR1 (rw): Control register 1
0x40011000 C   FIELD 00w01 UE: USART enable
0x40011000 C   FIELD 01w01 UESM: USART enable in Stop mode
0x40011000 C   FIELD 02w01 RE: Receiver enable
0x40011000 C   FIELD 03w01 TE: Transmitter enable
0x40011000 C   FIELD 04w01 IDLEIE: IDLE interrupt enable
0x40011000 C   FIELD 05w01 RXNEIE: RXNE interrupt enable
0x40011000 C   FIELD 06w01 TCIE: Transmission complete interrupt enable
0x40011000 C   FIELD 07w01 TXEIE: interrupt enable
0x40011000 C   FIELD 08w01 PEIE: PE interrupt enable
0x40011000 C   FIELD 09w01 PS: Parity selection
0x40011000 C   FIELD 10w01 PCE: Parity control enable
0x40011000 C   FIELD 11w01 WAKE: Receiver wakeup method
0x40011000 C   FIELD 12w01 M0: Word length
0x40011000 C   FIELD 13w01 MME: Mute mode enable
0x40011000 C   FIELD 14w01 CMIE: Character match interrupt enable
0x40011000 C   FIELD 15w01 OVER8: Oversampling mode
0x40011000 C   FIELD 16w05 DEDT: Driver Enable de-assertion time
0x40011000 C   FIELD 21w05 DEAT: Driver Enable assertion time
0x40011000 C   FIELD 26w01 RTOIE: Receiver timeout interrupt enable
0x40011000 C   FIELD 27w01 EOBIE: End of Block interrupt enable
0x40011000 C   FIELD 28w01 M1: Word length
0x40011000 C   FIELD 29w01 FIFOEN: FIFO mode enable
0x40011000 C   FIELD 30w01 TXFEIE: TXFIFO empty interrupt enable
0x40011000 C   FIELD 31w01 RXFFIE: RXFIFO Full interrupt enable
0x40011004 B  REGISTER CR2 (rw): Control register 2
0x40011004 C   FIELD 00w01 SLVEN: Synchronous Slave mode enable
0x40011004 C   FIELD 03w01 DIS_NSS: When the DSI_NSS bit is set, the NSS pin input is ignored
0x40011004 C   FIELD 04w01 ADDM7: 7-bit Address Detection/4-bit Address Detection
0x40011004 C   FIELD 05w01 LBDL: LIN break detection length
0x40011004 C   FIELD 06w01 LBDIE: LIN break detection interrupt enable
0x40011004 C   FIELD 08w01 LBCL: Last bit clock pulse
0x40011004 C   FIELD 09w01 CPHA: Clock phase
0x40011004 C   FIELD 10w01 CPOL: Clock polarity
0x40011004 C   FIELD 11w01 CLKEN: Clock enable
0x40011004 C   FIELD 12w02 STOP: STOP bits
0x40011004 C   FIELD 14w01 LINEN: LIN mode enable
0x40011004 C   FIELD 15w01 SWAP: Swap TX/RX pins
0x40011004 C   FIELD 16w01 RXINV: RX pin active level inversion
0x40011004 C   FIELD 17w01 TXINV: TX pin active level inversion
0x40011004 C   FIELD 18w01 DATAINV: Binary data inversion
0x40011004 C   FIELD 19w01 MSBFIRST: Most significant bit first
0x40011004 C   FIELD 20w01 ABREN: Auto baud rate enable
0x40011004 C   FIELD 21w02 ABRMOD: Auto baud rate mode
0x40011004 C   FIELD 23w01 RTOEN: Receiver timeout enable
0x40011004 C   FIELD 24w08 ADD: Address of the USART node
0x40011008 B  REGISTER CR3 (rw): Control register 3
0x40011008 C   FIELD 00w01 EIE: Error interrupt enable
0x40011008 C   FIELD 01w01 IREN: Ir mode enable
0x40011008 C   FIELD 02w01 IRLP: Ir low-power
0x40011008 C   FIELD 03w01 HDSEL: Half-duplex selection
0x40011008 C   FIELD 04w01 NACK: Smartcard NACK enable
0x40011008 C   FIELD 05w01 SCEN: Smartcard mode enable
0x40011008 C   FIELD 06w01 DMAR: DMA enable receiver
0x40011008 C   FIELD 07w01 DMAT: DMA enable transmitter
0x40011008 C   FIELD 08w01 RTSE: RTS enable
0x40011008 C   FIELD 09w01 CTSE: CTS enable
0x40011008 C   FIELD 10w01 CTSIE: CTS interrupt enable
0x40011008 C   FIELD 11w01 ONEBIT: One sample bit method enable
0x40011008 C   FIELD 12w01 OVRDIS: Overrun Disable
0x40011008 C   FIELD 13w01 DDRE: DMA Disable on Reception Error
0x40011008 C   FIELD 14w01 DEM: Driver enable mode
0x40011008 C   FIELD 15w01 DEP: Driver enable polarity selection
0x40011008 C   FIELD 17w03 SCARCNT: Smartcard auto-retry count
0x40011008 C   FIELD 20w02 WUS: Wakeup from Stop mode interrupt flag selection
0x40011008 C   FIELD 22w01 WUFIE: Wakeup from Stop mode interrupt enable
0x40011008 C   FIELD 23w01 TXFTIE: TXFIFO threshold interrupt enable
0x40011008 C   FIELD 24w01 TCBGTIE: Transmission Complete before guard time, interrupt enable
0x40011008 C   FIELD 25w03 RXFTCFG: Receive FIFO threshold configuration
0x40011008 C   FIELD 28w01 RXFTIE: RXFIFO threshold interrupt enable
0x40011008 C   FIELD 29w03 TXFTCFG: TXFIFO threshold configuration
0x4001100C B  REGISTER BRR (rw): Baud rate register
0x4001100C C   FIELD 00w16 BRR: DIV_Mantissa
0x40011010 B  REGISTER GTPR (rw): Guard time and prescaler register
0x40011010 C   FIELD 00w08 PSC: Prescaler value
0x40011010 C   FIELD 08w08 GT: Guard time value
0x40011014 B  REGISTER RTOR (rw): Receiver timeout register
0x40011014 C   FIELD 00w24 RTO: Receiver timeout value
0x40011014 C   FIELD 24w08 BLEN: Block Length
0x40011018 B  REGISTER RQR (wo): Request register
0x40011018 C   FIELD 00w01 ABRRQ: Auto baud rate request
0x40011018 C   FIELD 01w01 SBKRQ: Send break request
0x40011018 C   FIELD 02w01 MMRQ: Mute mode request
0x40011018 C   FIELD 03w01 RXFRQ: Receive data flush request
0x40011018 C   FIELD 04w01 TXFRQ: Transmit data flush request
0x4001101C B  REGISTER ISR (ro): Interrupt & status register
0x4001101C C   FIELD 00w01 PE: PE
0x4001101C C   FIELD 01w01 FE: FE
0x4001101C C   FIELD 02w01 NF: NF
0x4001101C C   FIELD 03w01 ORE: ORE
0x4001101C C   FIELD 04w01 IDLE: IDLE
0x4001101C C   FIELD 05w01 RXNE: RXNE
0x4001101C C   FIELD 06w01 TC: TC
0x4001101C C   FIELD 07w01 TXE: TXE
0x4001101C C   FIELD 08w01 LBDF: LBDF
0x4001101C C   FIELD 09w01 CTSIF: CTSIF
0x4001101C C   FIELD 10w01 CTS: CTS
0x4001101C C   FIELD 11w01 RTOF: RTOF
0x4001101C C   FIELD 12w01 EOBF: EOBF
0x4001101C C   FIELD 13w01 UDR: SPI slave underrun error flag
0x4001101C C   FIELD 14w01 ABRE: ABRE
0x4001101C C   FIELD 15w01 ABRF: ABRF
0x4001101C C   FIELD 16w01 BUSY: BUSY
0x4001101C C   FIELD 17w01 CMF: CMF
0x4001101C C   FIELD 18w01 SBKF: SBKF
0x4001101C C   FIELD 19w01 RWU: RWU
0x4001101C C   FIELD 20w01 WUF: WUF
0x4001101C C   FIELD 21w01 TEACK: TEACK
0x4001101C C   FIELD 22w01 REACK: REACK
0x4001101C C   FIELD 23w01 TXFE: TXFIFO Empty
0x4001101C C   FIELD 24w01 RXFF: RXFIFO Full
0x4001101C C   FIELD 25w01 TCBGT: Transmission complete before guard time flag
0x4001101C C   FIELD 26w01 RXFT: RXFIFO threshold flag
0x4001101C C   FIELD 27w01 TXFT: TXFIFO threshold flag
0x40011020 B  REGISTER ICR (wo): Interrupt flag clear register
0x40011020 C   FIELD 00w01 PECF: Parity error clear flag
0x40011020 C   FIELD 01w01 FECF: Framing error clear flag
0x40011020 C   FIELD 02w01 NCF: Noise detected clear flag
0x40011020 C   FIELD 03w01 ORECF: Overrun error clear flag
0x40011020 C   FIELD 04w01 IDLECF: Idle line detected clear flag
0x40011020 C   FIELD 05w01 TXFECF: TXFIFO empty clear flag
0x40011020 C   FIELD 06w01 TCCF: Transmission complete clear flag
0x40011020 C   FIELD 07w01 TCBGTCF: Transmission complete before Guard time clear flag
0x40011020 C   FIELD 08w01 LBDCF: LIN break detection clear flag
0x40011020 C   FIELD 09w01 CTSCF: CTS clear flag
0x40011020 C   FIELD 11w01 RTOCF: Receiver timeout clear flag
0x40011020 C   FIELD 12w01 EOBCF: End of block clear flag
0x40011020 C   FIELD 13w01 UDRCF: SPI slave underrun clear flag
0x40011020 C   FIELD 17w01 CMCF: Character match clear flag
0x40011020 C   FIELD 20w01 WUCF: Wakeup from Stop mode clear flag
0x40011024 B  REGISTER RDR (ro): Receive data register
0x40011024 C   FIELD 00w09 RDR: Receive data value
0x40011028 B  REGISTER TDR (rw): Transmit data register
0x40011028 C   FIELD 00w09 TDR: Transmit data value
0x4001102C B  REGISTER PRESC (rw): USART prescaler register
0x4001102C C   FIELD 00w04 PRESCALER: Clock prescaler
0x40011400 A PERIPHERAL USART6
0x40011400 B  REGISTER CR1 (rw): Control register 1
0x40011400 C   FIELD 00w01 UE: USART enable
0x40011400 C   FIELD 01w01 UESM: USART enable in Stop mode
0x40011400 C   FIELD 02w01 RE: Receiver enable
0x40011400 C   FIELD 03w01 TE: Transmitter enable
0x40011400 C   FIELD 04w01 IDLEIE: IDLE interrupt enable
0x40011400 C   FIELD 05w01 RXNEIE: RXNE interrupt enable
0x40011400 C   FIELD 06w01 TCIE: Transmission complete interrupt enable
0x40011400 C   FIELD 07w01 TXEIE: interrupt enable
0x40011400 C   FIELD 08w01 PEIE: PE interrupt enable
0x40011400 C   FIELD 09w01 PS: Parity selection
0x40011400 C   FIELD 10w01 PCE: Parity control enable
0x40011400 C   FIELD 11w01 WAKE: Receiver wakeup method
0x40011400 C   FIELD 12w01 M0: Word length
0x40011400 C   FIELD 13w01 MME: Mute mode enable
0x40011400 C   FIELD 14w01 CMIE: Character match interrupt enable
0x40011400 C   FIELD 15w01 OVER8: Oversampling mode
0x40011400 C   FIELD 16w05 DEDT: Driver Enable de-assertion time
0x40011400 C   FIELD 21w05 DEAT: Driver Enable assertion time
0x40011400 C   FIELD 26w01 RTOIE: Receiver timeout interrupt enable
0x40011400 C   FIELD 27w01 EOBIE: End of Block interrupt enable
0x40011400 C   FIELD 28w01 M1: Word length
0x40011400 C   FIELD 29w01 FIFOEN: FIFO mode enable
0x40011400 C   FIELD 30w01 TXFEIE: TXFIFO empty interrupt enable
0x40011400 C   FIELD 31w01 RXFFIE: RXFIFO Full interrupt enable
0x40011404 B  REGISTER CR2 (rw): Control register 2
0x40011404 C   FIELD 00w01 SLVEN: Synchronous Slave mode enable
0x40011404 C   FIELD 03w01 DIS_NSS: When the DSI_NSS bit is set, the NSS pin input is ignored
0x40011404 C   FIELD 04w01 ADDM7: 7-bit Address Detection/4-bit Address Detection
0x40011404 C   FIELD 05w01 LBDL: LIN break detection length
0x40011404 C   FIELD 06w01 LBDIE: LIN break detection interrupt enable
0x40011404 C   FIELD 08w01 LBCL: Last bit clock pulse
0x40011404 C   FIELD 09w01 CPHA: Clock phase
0x40011404 C   FIELD 10w01 CPOL: Clock polarity
0x40011404 C   FIELD 11w01 CLKEN: Clock enable
0x40011404 C   FIELD 12w02 STOP: STOP bits
0x40011404 C   FIELD 14w01 LINEN: LIN mode enable
0x40011404 C   FIELD 15w01 SWAP: Swap TX/RX pins
0x40011404 C   FIELD 16w01 RXINV: RX pin active level inversion
0x40011404 C   FIELD 17w01 TXINV: TX pin active level inversion
0x40011404 C   FIELD 18w01 DATAINV: Binary data inversion
0x40011404 C   FIELD 19w01 MSBFIRST: Most significant bit first
0x40011404 C   FIELD 20w01 ABREN: Auto baud rate enable
0x40011404 C   FIELD 21w02 ABRMOD: Auto baud rate mode
0x40011404 C   FIELD 23w01 RTOEN: Receiver timeout enable
0x40011404 C   FIELD 24w08 ADD: Address of the USART node
0x40011408 B  REGISTER CR3 (rw): Control register 3
0x40011408 C   FIELD 00w01 EIE: Error interrupt enable
0x40011408 C   FIELD 01w01 IREN: Ir mode enable
0x40011408 C   FIELD 02w01 IRLP: Ir low-power
0x40011408 C   FIELD 03w01 HDSEL: Half-duplex selection
0x40011408 C   FIELD 04w01 NACK: Smartcard NACK enable
0x40011408 C   FIELD 05w01 SCEN: Smartcard mode enable
0x40011408 C   FIELD 06w01 DMAR: DMA enable receiver
0x40011408 C   FIELD 07w01 DMAT: DMA enable transmitter
0x40011408 C   FIELD 08w01 RTSE: RTS enable
0x40011408 C   FIELD 09w01 CTSE: CTS enable
0x40011408 C   FIELD 10w01 CTSIE: CTS interrupt enable
0x40011408 C   FIELD 11w01 ONEBIT: One sample bit method enable
0x40011408 C   FIELD 12w01 OVRDIS: Overrun Disable
0x40011408 C   FIELD 13w01 DDRE: DMA Disable on Reception Error
0x40011408 C   FIELD 14w01 DEM: Driver enable mode
0x40011408 C   FIELD 15w01 DEP: Driver enable polarity selection
0x40011408 C   FIELD 17w03 SCARCNT: Smartcard auto-retry count
0x40011408 C   FIELD 20w02 WUS: Wakeup from Stop mode interrupt flag selection
0x40011408 C   FIELD 22w01 WUFIE: Wakeup from Stop mode interrupt enable
0x40011408 C   FIELD 23w01 TXFTIE: TXFIFO threshold interrupt enable
0x40011408 C   FIELD 24w01 TCBGTIE: Transmission Complete before guard time, interrupt enable
0x40011408 C   FIELD 25w03 RXFTCFG: Receive FIFO threshold configuration
0x40011408 C   FIELD 28w01 RXFTIE: RXFIFO threshold interrupt enable
0x40011408 C   FIELD 29w03 TXFTCFG: TXFIFO threshold configuration
0x4001140C B  REGISTER BRR (rw): Baud rate register
0x4001140C C   FIELD 00w16 BRR: DIV_Mantissa
0x40011410 B  REGISTER GTPR (rw): Guard time and prescaler register
0x40011410 C   FIELD 00w08 PSC: Prescaler value
0x40011410 C   FIELD 08w08 GT: Guard time value
0x40011414 B  REGISTER RTOR (rw): Receiver timeout register
0x40011414 C   FIELD 00w24 RTO: Receiver timeout value
0x40011414 C   FIELD 24w08 BLEN: Block Length
0x40011418 B  REGISTER RQR (wo): Request register
0x40011418 C   FIELD 00w01 ABRRQ: Auto baud rate request
0x40011418 C   FIELD 01w01 SBKRQ: Send break request
0x40011418 C   FIELD 02w01 MMRQ: Mute mode request
0x40011418 C   FIELD 03w01 RXFRQ: Receive data flush request
0x40011418 C   FIELD 04w01 TXFRQ: Transmit data flush request
0x4001141C B  REGISTER ISR (ro): Interrupt & status register
0x4001141C C   FIELD 00w01 PE: PE
0x4001141C C   FIELD 01w01 FE: FE
0x4001141C C   FIELD 02w01 NF: NF
0x4001141C C   FIELD 03w01 ORE: ORE
0x4001141C C   FIELD 04w01 IDLE: IDLE
0x4001141C C   FIELD 05w01 RXNE: RXNE
0x4001141C C   FIELD 06w01 TC: TC
0x4001141C C   FIELD 07w01 TXE: TXE
0x4001141C C   FIELD 08w01 LBDF: LBDF
0x4001141C C   FIELD 09w01 CTSIF: CTSIF
0x4001141C C   FIELD 10w01 CTS: CTS
0x4001141C C   FIELD 11w01 RTOF: RTOF
0x4001141C C   FIELD 12w01 EOBF: EOBF
0x4001141C C   FIELD 13w01 UDR: SPI slave underrun error flag
0x4001141C C   FIELD 14w01 ABRE: ABRE
0x4001141C C   FIELD 15w01 ABRF: ABRF
0x4001141C C   FIELD 16w01 BUSY: BUSY
0x4001141C C   FIELD 17w01 CMF: CMF
0x4001141C C   FIELD 18w01 SBKF: SBKF
0x4001141C C   FIELD 19w01 RWU: RWU
0x4001141C C   FIELD 20w01 WUF: WUF
0x4001141C C   FIELD 21w01 TEACK: TEACK
0x4001141C C   FIELD 22w01 REACK: REACK
0x4001141C C   FIELD 23w01 TXFE: TXFIFO Empty
0x4001141C C   FIELD 24w01 RXFF: RXFIFO Full
0x4001141C C   FIELD 25w01 TCBGT: Transmission complete before guard time flag
0x4001141C C   FIELD 26w01 RXFT: RXFIFO threshold flag
0x4001141C C   FIELD 27w01 TXFT: TXFIFO threshold flag
0x40011420 B  REGISTER ICR (wo): Interrupt flag clear register
0x40011420 C   FIELD 00w01 PECF: Parity error clear flag
0x40011420 C   FIELD 01w01 FECF: Framing error clear flag
0x40011420 C   FIELD 02w01 NCF: Noise detected clear flag
0x40011420 C   FIELD 03w01 ORECF: Overrun error clear flag
0x40011420 C   FIELD 04w01 IDLECF: Idle line detected clear flag
0x40011420 C   FIELD 05w01 TXFECF: TXFIFO empty clear flag
0x40011420 C   FIELD 06w01 TCCF: Transmission complete clear flag
0x40011420 C   FIELD 07w01 TCBGTCF: Transmission complete before Guard time clear flag
0x40011420 C   FIELD 08w01 LBDCF: LIN break detection clear flag
0x40011420 C   FIELD 09w01 CTSCF: CTS clear flag
0x40011420 C   FIELD 11w01 RTOCF: Receiver timeout clear flag
0x40011420 C   FIELD 12w01 EOBCF: End of block clear flag
0x40011420 C   FIELD 13w01 UDRCF: SPI slave underrun clear flag
0x40011420 C   FIELD 17w01 CMCF: Character match clear flag
0x40011420 C   FIELD 20w01 WUCF: Wakeup from Stop mode clear flag
0x40011424 B  REGISTER RDR (ro): Receive data register
0x40011424 C   FIELD 00w09 RDR: Receive data value
0x40011428 B  REGISTER TDR (rw): Transmit data register
0x40011428 C   FIELD 00w09 TDR: Transmit data value
0x4001142C B  REGISTER PRESC (rw): USART prescaler register
0x4001142C C   FIELD 00w04 PRESCALER: Clock prescaler
0x40013000 A PERIPHERAL SPI1
0x40013000 B  REGISTER CR1: control register 1
0x40013000 C   FIELD 00w01 SPE (rw): Serial Peripheral Enable
0x40013000 C   FIELD 08w01 MASRX (rw): Master automatic SUSP in Receive mode
0x40013000 C   FIELD 09w01 CSTART (rw): Master transfer start
0x40013000 C   FIELD 10w01 CSUSP (wo): Master SUSPend request
0x40013000 C   FIELD 11w01 HDDIR (rw): Rx/Tx direction at Half-duplex mode
0x40013000 C   FIELD 12w01 SSI (rw): Internal SS signal input level
0x40013000 C   FIELD 13w01 CRC33_17 (rw): 32-bit CRC polynomial configuration
0x40013000 C   FIELD 14w01 RCRCINI (rw): CRC calculation initialization pattern control for receiver
0x40013000 C   FIELD 15w01 TCRCINI (rw): CRC calculation initialization pattern control for transmitter
0x40013000 C   FIELD 16w01 IOLOCK (rw): Locking the AF configuration of associated IOs
0x40013004 B  REGISTER CR2: control register 2
0x40013004 C   FIELD 00w16 TSIZE (rw): Number of data at current transfer
0x40013004 C   FIELD 16w16 TSER (rw): Number of data transfer extension to be reload into TSIZE just when a previous
0x40013008 B  REGISTER CFG1 (rw): configuration register 1
0x40013008 C   FIELD 00w05 DSIZE: Number of bits in at single SPI data frame
0x40013008 C   FIELD 05w04 FTHLV: threshold level
0x40013008 C   FIELD 09w02 UDRCFG: Behavior of slave transmitter at underrun condition
0x40013008 C   FIELD 11w02 UDRDET: Detection of underrun condition at slave transmitter
0x40013008 C   FIELD 14w01 RXDMAEN: Rx DMA stream enable
0x40013008 C   FIELD 15w01 TXDMAEN: Tx DMA stream enable
0x40013008 C   FIELD 16w05 CRCSIZE: Length of CRC frame to be transacted and compared
0x40013008 C   FIELD 22w01 CRCEN: Hardware CRC computation enable
0x40013008 C   FIELD 28w03 MBR: Master baud rate
0x4001300C B  REGISTER CFG2 (rw): configuration register 2
0x4001300C C   FIELD 00w04 MSSI: Master SS Idleness
0x4001300C C   FIELD 04w04 MIDI: Master Inter-Data Idleness
0x4001300C C   FIELD 15w01 IOSWP: Swap functionality of MISO and MOSI pins
0x4001300C C   FIELD 17w02 COMM: SPI Communication Mode
0x4001300C C   FIELD 19w03 SP: Serial Protocol
0x4001300C C   FIELD 22w01 MASTER: SPI Master
0x4001300C C   FIELD 23w01 LSBFRST: Data frame format
0x4001300C C   FIELD 24w01 CPHA: Clock phase
0x4001300C C   FIELD 25w01 CPOL: Clock polarity
0x4001300C C   FIELD 26w01 SSM: Software management of SS signal input
0x4001300C C   FIELD 28w01 SSIOP: SS input/output polarity
0x4001300C C   FIELD 29w01 SSOE: SS output enable
0x4001300C C   FIELD 30w01 SSOM: SS output management in master mode
0x4001300C C   FIELD 31w01 AFCNTR: Alternate function GPIOs control
0x40013010 B  REGISTER IER: Interrupt Enable Register
0x40013010 C   FIELD 00w01 RXPIE (rw): RXP Interrupt Enable
0x40013010 C   FIELD 01w01 TXPIE (rw): TXP interrupt enable
0x40013010 C   FIELD 02w01 DXPIE (rw): DXP interrupt enabled
0x40013010 C   FIELD 03w01 EOTIE (rw): EOT, SUSP and TXC interrupt enable
0x40013010 C   FIELD 04w01 TXTFIE (rw): TXTFIE interrupt enable
0x40013010 C   FIELD 05w01 UDRIE (rw): UDR interrupt enable
0x40013010 C   FIELD 06w01 OVRIE (rw): OVR interrupt enable
0x40013010 C   FIELD 07w01 CRCEIE (rw): CRC Interrupt enable
0x40013010 C   FIELD 08w01 TIFREIE (rw): TIFRE interrupt enable
0x40013010 C   FIELD 09w01 MODFIE (rw): Mode Fault interrupt enable
0x40013010 C   FIELD 10w01 TSERFIE (rw): Additional number of transactions reload interrupt enable
0x40013014 B  REGISTER SR (ro): Status Register
0x40013014 C   FIELD 00w01 RXP: Rx-Packet available
0x40013014 C   FIELD 01w01 TXP: Tx-Packet space available
0x40013014 C   FIELD 02w01 DXP: Duplex Packet
0x40013014 C   FIELD 03w01 EOT: End Of Transfer
0x40013014 C   FIELD 04w01 TXTF: Transmission Transfer Filled
0x40013014 C   FIELD 05w01 UDR: Underrun at slave transmission mode
0x40013014 C   FIELD 06w01 OVR: Overrun
0x40013014 C   FIELD 07w01 CRCE: CRC Error
0x40013014 C   FIELD 08w01 TIFRE: TI frame format error
0x40013014 C   FIELD 09w01 MODF: Mode Fault
0x40013014 C   FIELD 10w01 TSERF: Additional number of SPI data to be transacted was reload
0x40013014 C   FIELD 11w01 SUSP: SUSPend
0x40013014 C   FIELD 12w01 TXC: TxFIFO transmission complete
0x40013014 C   FIELD 13w02 RXPLVL: RxFIFO Packing LeVeL
0x40013014 C   FIELD 15w01 RXWNE: RxFIFO Word Not Empty
0x40013014 C   FIELD 16w16 CTSIZE: Number of data frames remaining in current TSIZE session
0x40013018 B  REGISTER IFCR (wo): Interrupt/Status Flags Clear Register
0x40013018 C   FIELD 03w01 EOTC: End Of Transfer flag clear
0x40013018 C   FIELD 04w01 TXTFC: Transmission Transfer Filled flag clear
0x40013018 C   FIELD 05w01 UDRC: Underrun flag clear
0x40013018 C   FIELD 06w01 OVRC: Overrun flag clear
0x40013018 C   FIELD 07w01 CRCEC: CRC Error flag clear
0x40013018 C   FIELD 08w01 TIFREC: TI frame format error flag clear
0x40013018 C   FIELD 09w01 MODFC: Mode Fault flag clear
0x40013018 C   FIELD 10w01 TSERFC: TSERFC flag clear
0x40013018 C   FIELD 11w01 SUSPC: SUSPend flag clear
0x40013020 B  REGISTER TXDR (wo): Transmit Data Register
0x40013020 B  REGISTER TXDR16 (wo): Direct 16-bit access to transmit data register
0x40013020 B  REGISTER TXDR8 (wo): Direct 8-bit access to transmit data register
0x40013020 C   FIELD 00w08 TXDR: Transmit data register
0x40013020 C   FIELD 00w16 TXDR: Transmit data register
0x40013020 C   FIELD 00w32 TXDR: Transmit data register
0x40013030 B  REGISTER RXDR (ro): Receive Data Register
0x40013030 B  REGISTER RXDR16 (ro): Direct 16-bit access to receive data register
0x40013030 B  REGISTER RXDR8 (ro): Direct 8-bit access to receive data register
0x40013030 C   FIELD 00w08 RXDR: Receive data register
0x40013030 C   FIELD 00w16 RXDR: Receive data register
0x40013030 C   FIELD 00w32 RXDR: Receive data register
0x40013040 B  REGISTER CRCPOLY (rw): Polynomial Register
0x40013040 C   FIELD 00w32 CRCPOLY: CRC polynomial register
0x40013044 B  REGISTER TXCRC (rw): Transmitter CRC Register
0x40013044 C   FIELD 00w32 TXCRC: CRC register for transmitter
0x40013048 B  REGISTER RXCRC (rw): Receiver CRC Register
0x40013048 C   FIELD 00w32 RXCRC: CRC register for receiver
0x4001304C B  REGISTER UDRDR (rw): Underrun Data Register
0x4001304C C   FIELD 00w32 UDRDR: Data at slave underrun condition
0x40013050 B  REGISTER I2SCFGR (rw): configuration register
0x40013050 C   FIELD 00w01 I2SMOD: I2S mode selection
0x40013050 C   FIELD 01w03 I2SCFG: I2S configuration mode
0x40013050 C   FIELD 04w02 I2SSTD: I2S standard selection
0x40013050 C   FIELD 07w01 PCMSYNC: PCM frame synchronization
0x40013050 C   FIELD 08w02 DATLEN: Data length to be transferred
0x40013050 C   FIELD 10w01 CHLEN: Channel length (number of bits per audio channel)
0x40013050 C   FIELD 11w01 CKPOL: Serial audio clock polarity
0x40013050 C   FIELD 12w01 FIXCH: Word select inversion
0x40013050 C   FIELD 13w01 WSINV: Fixed channel length in SLAVE
0x40013050 C   FIELD 14w01 DATFMT: Data format
0x40013050 C   FIELD 16w08 I2SDIV: I2S linear prescaler
0x40013050 C   FIELD 24w01 ODD: Odd factor for the prescaler
0x40013050 C   FIELD 25w01 MCKOE: Master clock output enable
0x40013400 A PERIPHERAL SPI4
0x40013400 B  REGISTER CR1: control register 1
0x40013400 C   FIELD 00w01 SPE (rw): Serial Peripheral Enable
0x40013400 C   FIELD 08w01 MASRX (rw): Master automatic SUSP in Receive mode
0x40013400 C   FIELD 09w01 CSTART (rw): Master transfer start
0x40013400 C   FIELD 10w01 CSUSP (wo): Master SUSPend request
0x40013400 C   FIELD 11w01 HDDIR (rw): Rx/Tx direction at Half-duplex mode
0x40013400 C   FIELD 12w01 SSI (rw): Internal SS signal input level
0x40013400 C   FIELD 13w01 CRC33_17 (rw): 32-bit CRC polynomial configuration
0x40013400 C   FIELD 14w01 RCRCINI (rw): CRC calculation initialization pattern control for receiver
0x40013400 C   FIELD 15w01 TCRCINI (rw): CRC calculation initialization pattern control for transmitter
0x40013400 C   FIELD 16w01 IOLOCK (rw): Locking the AF configuration of associated IOs
0x40013404 B  REGISTER CR2: control register 2
0x40013404 C   FIELD 00w16 TSIZE (rw): Number of data at current transfer
0x40013404 C   FIELD 16w16 TSER (rw): Number of data transfer extension to be reload into TSIZE just when a previous
0x40013408 B  REGISTER CFG1 (rw): configuration register 1
0x40013408 C   FIELD 00w05 DSIZE: Number of bits in at single SPI data frame
0x40013408 C   FIELD 05w04 FTHLV: threshold level
0x40013408 C   FIELD 09w02 UDRCFG: Behavior of slave transmitter at underrun condition
0x40013408 C   FIELD 11w02 UDRDET: Detection of underrun condition at slave transmitter
0x40013408 C   FIELD 14w01 RXDMAEN: Rx DMA stream enable
0x40013408 C   FIELD 15w01 TXDMAEN: Tx DMA stream enable
0x40013408 C   FIELD 16w05 CRCSIZE: Length of CRC frame to be transacted and compared
0x40013408 C   FIELD 22w01 CRCEN: Hardware CRC computation enable
0x40013408 C   FIELD 28w03 MBR: Master baud rate
0x4001340C B  REGISTER CFG2 (rw): configuration register 2
0x4001340C C   FIELD 00w04 MSSI: Master SS Idleness
0x4001340C C   FIELD 04w04 MIDI: Master Inter-Data Idleness
0x4001340C C   FIELD 15w01 IOSWP: Swap functionality of MISO and MOSI pins
0x4001340C C   FIELD 17w02 COMM: SPI Communication Mode
0x4001340C C   FIELD 19w03 SP: Serial Protocol
0x4001340C C   FIELD 22w01 MASTER: SPI Master
0x4001340C C   FIELD 23w01 LSBFRST: Data frame format
0x4001340C C   FIELD 24w01 CPHA: Clock phase
0x4001340C C   FIELD 25w01 CPOL: Clock polarity
0x4001340C C   FIELD 26w01 SSM: Software management of SS signal input
0x4001340C C   FIELD 28w01 SSIOP: SS input/output polarity
0x4001340C C   FIELD 29w01 SSOE: SS output enable
0x4001340C C   FIELD 30w01 SSOM: SS output management in master mode
0x4001340C C   FIELD 31w01 AFCNTR: Alternate function GPIOs control
0x40013410 B  REGISTER IER: Interrupt Enable Register
0x40013410 C   FIELD 00w01 RXPIE (rw): RXP Interrupt Enable
0x40013410 C   FIELD 01w01 TXPIE (rw): TXP interrupt enable
0x40013410 C   FIELD 02w01 DXPIE (rw): DXP interrupt enabled
0x40013410 C   FIELD 03w01 EOTIE (rw): EOT, SUSP and TXC interrupt enable
0x40013410 C   FIELD 04w01 TXTFIE (rw): TXTFIE interrupt enable
0x40013410 C   FIELD 05w01 UDRIE (rw): UDR interrupt enable
0x40013410 C   FIELD 06w01 OVRIE (rw): OVR interrupt enable
0x40013410 C   FIELD 07w01 CRCEIE (rw): CRC Interrupt enable
0x40013410 C   FIELD 08w01 TIFREIE (rw): TIFRE interrupt enable
0x40013410 C   FIELD 09w01 MODFIE (rw): Mode Fault interrupt enable
0x40013410 C   FIELD 10w01 TSERFIE (rw): Additional number of transactions reload interrupt enable
0x40013414 B  REGISTER SR (ro): Status Register
0x40013414 C   FIELD 00w01 RXP: Rx-Packet available
0x40013414 C   FIELD 01w01 TXP: Tx-Packet space available
0x40013414 C   FIELD 02w01 DXP: Duplex Packet
0x40013414 C   FIELD 03w01 EOT: End Of Transfer
0x40013414 C   FIELD 04w01 TXTF: Transmission Transfer Filled
0x40013414 C   FIELD 05w01 UDR: Underrun at slave transmission mode
0x40013414 C   FIELD 06w01 OVR: Overrun
0x40013414 C   FIELD 07w01 CRCE: CRC Error
0x40013414 C   FIELD 08w01 TIFRE: TI frame format error
0x40013414 C   FIELD 09w01 MODF: Mode Fault
0x40013414 C   FIELD 10w01 TSERF: Additional number of SPI data to be transacted was reload
0x40013414 C   FIELD 11w01 SUSP: SUSPend
0x40013414 C   FIELD 12w01 TXC: TxFIFO transmission complete
0x40013414 C   FIELD 13w02 RXPLVL: RxFIFO Packing LeVeL
0x40013414 C   FIELD 15w01 RXWNE: RxFIFO Word Not Empty
0x40013414 C   FIELD 16w16 CTSIZE: Number of data frames remaining in current TSIZE session
0x40013418 B  REGISTER IFCR (wo): Interrupt/Status Flags Clear Register
0x40013418 C   FIELD 03w01 EOTC: End Of Transfer flag clear
0x40013418 C   FIELD 04w01 TXTFC: Transmission Transfer Filled flag clear
0x40013418 C   FIELD 05w01 UDRC: Underrun flag clear
0x40013418 C   FIELD 06w01 OVRC: Overrun flag clear
0x40013418 C   FIELD 07w01 CRCEC: CRC Error flag clear
0x40013418 C   FIELD 08w01 TIFREC: TI frame format error flag clear
0x40013418 C   FIELD 09w01 MODFC: Mode Fault flag clear
0x40013418 C   FIELD 10w01 TSERFC: TSERFC flag clear
0x40013418 C   FIELD 11w01 SUSPC: SUSPend flag clear
0x40013420 B  REGISTER TXDR (wo): Transmit Data Register
0x40013420 B  REGISTER TXDR16 (wo): Direct 16-bit access to transmit data register
0x40013420 B  REGISTER TXDR8 (wo): Direct 8-bit access to transmit data register
0x40013420 C   FIELD 00w08 TXDR: Transmit data register
0x40013420 C   FIELD 00w16 TXDR: Transmit data register
0x40013420 C   FIELD 00w32 TXDR: Transmit data register
0x40013430 B  REGISTER RXDR (ro): Receive Data Register
0x40013430 B  REGISTER RXDR16 (ro): Direct 16-bit access to receive data register
0x40013430 B  REGISTER RXDR8 (ro): Direct 8-bit access to receive data register
0x40013430 C   FIELD 00w08 RXDR: Receive data register
0x40013430 C   FIELD 00w16 RXDR: Receive data register
0x40013430 C   FIELD 00w32 RXDR: Receive data register
0x40013440 B  REGISTER CRCPOLY (rw): Polynomial Register
0x40013440 C   FIELD 00w32 CRCPOLY: CRC polynomial register
0x40013444 B  REGISTER TXCRC (rw): Transmitter CRC Register
0x40013444 C   FIELD 00w32 TXCRC: CRC register for transmitter
0x40013448 B  REGISTER RXCRC (rw): Receiver CRC Register
0x40013448 C   FIELD 00w32 RXCRC: CRC register for receiver
0x4001344C B  REGISTER UDRDR (rw): Underrun Data Register
0x4001344C C   FIELD 00w32 UDRDR: Data at slave underrun condition
0x40013450 B  REGISTER I2SCFGR (rw): configuration register
0x40013450 C   FIELD 00w01 I2SMOD: I2S mode selection
0x40013450 C   FIELD 01w03 I2SCFG: I2S configuration mode
0x40013450 C   FIELD 04w02 I2SSTD: I2S standard selection
0x40013450 C   FIELD 07w01 PCMSYNC: PCM frame synchronization
0x40013450 C   FIELD 08w02 DATLEN: Data length to be transferred
0x40013450 C   FIELD 10w01 CHLEN: Channel length (number of bits per audio channel)
0x40013450 C   FIELD 11w01 CKPOL: Serial audio clock polarity
0x40013450 C   FIELD 12w01 FIXCH: Word select inversion
0x40013450 C   FIELD 13w01 WSINV: Fixed channel length in SLAVE
0x40013450 C   FIELD 14w01 DATFMT: Data format
0x40013450 C   FIELD 16w08 I2SDIV: I2S linear prescaler
0x40013450 C   FIELD 24w01 ODD: Odd factor for the prescaler
0x40013450 C   FIELD 25w01 MCKOE: Master clock output enable
0x40014000 A PERIPHERAL TIM15
0x40014000 B  REGISTER CR1 (rw): control register 1
0x40014000 C   FIELD 00w01 CEN: Counter enable
0x40014000 C   FIELD 01w01 UDIS: Update disable
0x40014000 C   FIELD 02w01 URS: Update request source
0x40014000 C   FIELD 03w01 OPM: One-pulse mode
0x40014000 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40014000 C   FIELD 08w02 CKD: Clock division
0x40014000 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40014004 B  REGISTER CR2 (rw): control register 2
0x40014004 C   FIELD 00w01 CCPC: Capture/compare preloaded control
0x40014004 C   FIELD 02w01 CCUS: Capture/compare control update selection
0x40014004 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40014004 C   FIELD 04w03 MMS: Master mode selection
0x40014004 C   FIELD 07w01 TI1S: TI1 selection
0x40014004 C   FIELD 08w01 OIS1: Output Idle state (OC1 output)
0x40014004 C   FIELD 09w01 OIS1N: Output Idle state (OC1N output)
0x40014004 C   FIELD 10w01 OIS2: Output Idle state (OC2 output)
0x40014008 B  REGISTER SMCR (rw): slave mode control register
0x40014008 C   FIELD 00w03 SMS: Slave mode selection
0x40014008 C   FIELD 04w03 TS_2_0: Trigger selection
0x40014008 C   FIELD 07w01 MSM: Master/Slave mode
0x40014008 C   FIELD 16w01 SMS_3: Slave mode selection bit 3
0x40014008 C   FIELD 20w02 TS_4_3: Trigger selection - bit 4:3
0x4001400C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4001400C C   FIELD 00w01 UIE: Update interrupt enable
0x4001400C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x4001400C C   FIELD 02w01 CC2IE: Capture/Compare 2 interrupt enable
0x4001400C C   FIELD 05w01 COMIE: COM interrupt enable
0x4001400C C   FIELD 06w01 TIE: Trigger interrupt enable
0x4001400C C   FIELD 07w01 BIE: Break interrupt enable
0x4001400C C   FIELD 08w01 UDE: Update DMA request enable
0x4001400C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x4001400C C   FIELD 10w01 CC2DE: Capture/Compare 2 DMA request enable
0x4001400C C   FIELD 13w01 COMDE: COM DMA request enable
0x4001400C C   FIELD 14w01 TDE: Trigger DMA request enable
0x40014010 B  REGISTER SR (rw): status register
0x40014010 C   FIELD 00w01 UIF: Update interrupt flag
0x40014010 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40014010 C   FIELD 02w01 CC2IF: Capture/compare 2 interrupt flag
0x40014010 C   FIELD 05w01 COMIF: COM interrupt flag
0x40014010 C   FIELD 06w01 TIF: Trigger interrupt flag
0x40014010 C   FIELD 07w01 BIF: Break interrupt flag
0x40014010 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40014010 C   FIELD 10w01 CC2OF: Capture/Compare 2 overcapture flag
0x40014014 B  REGISTER EGR (wo): event generation register
0x40014014 C   FIELD 00w01 UG: Update generation
0x40014014 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40014014 C   FIELD 02w01 CC2G: Capture/compare 2 generation
0x40014014 C   FIELD 05w01 COMG: Capture/Compare control update generation
0x40014014 C   FIELD 06w01 TG: Trigger generation
0x40014014 C   FIELD 07w01 BG: Break generation
0x40014018 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40014018 B  REGISTER CCMR1_Output (rw): capture/compare mode register (output mode)
0x40014018 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40014018 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40014018 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40014018 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40014018 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40014018 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40014018 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40014018 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40014018 C   FIELD 08w02 CC2S: Capture/Compare 2 selection
0x40014018 C   FIELD 10w01 OC2FE: Output compare 2 fast enable
0x40014018 C   FIELD 10w02 IC2PSC: Input capture 2 prescaler
0x40014018 C   FIELD 11w01 OC2PE: Output compare 2 preload enable
0x40014018 C   FIELD 12w03 OC2M: Output compare 2 mode
0x40014018 C   FIELD 12w04 IC2F: Input capture 2 filter
0x40014018 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40014018 C   FIELD 24w01 OC2M_3: Output compare 2 mode, bit 3
0x40014020 B  REGISTER CCER (rw): capture/compare enable register
0x40014020 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40014020 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40014020 C   FIELD 02w01 CC1NE: Capture/Compare 1 complementary output enable
0x40014020 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40014020 C   FIELD 04w01 CC2E: Capture/Compare 2 output enable
0x40014020 C   FIELD 05w01 CC2P: Capture/Compare 2 output Polarity
0x40014020 C   FIELD 07w01 CC2NP: Capture/Compare 2 output Polarity
0x40014024 B  REGISTER CNT: counter
0x40014024 C   FIELD 00w16 CNT (rw): counter value
0x40014024 C   FIELD 31w01 UIFCPY (ro): UIF copy
0x40014028 B  REGISTER PSC (rw): prescaler
0x40014028 C   FIELD 00w16 PSC: Prescaler value
0x4001402C B  REGISTER ARR (rw): auto-reload register
0x4001402C C   FIELD 00w16 ARR: Auto-reload value
0x40014030 B  REGISTER RCR (rw): repetition counter register
0x40014030 C   FIELD 00w08 REP: Repetition counter value
0x40014034 B  REGISTER CCR1 (rw): capture/compare register
0x40014034 C   FIELD 00w16 CCR: Capture/Compare value
0x40014038 B  REGISTER CCR2 (rw): capture/compare register
0x40014038 C   FIELD 00w16 CCR: Capture/Compare value
0x40014044 B  REGISTER BDTR (rw): break and dead-time register
0x40014044 C   FIELD 00w08 DTG: Dead-time generator setup
0x40014044 C   FIELD 08w02 LOCK: Lock configuration
0x40014044 C   FIELD 10w01 OSSI: Off-state selection for Idle mode
0x40014044 C   FIELD 11w01 OSSR: Off-state selection for Run mode
0x40014044 C   FIELD 12w01 BKE: Break enable
0x40014044 C   FIELD 13w01 BKP: Break polarity
0x40014044 C   FIELD 14w01 AOE: Automatic output enable
0x40014044 C   FIELD 15w01 MOE: Main output enable
0x40014044 C   FIELD 16w04 BKF: Break filter
0x40014048 B  REGISTER DCR (rw): DMA control register
0x40014048 C   FIELD 00w05 DBA: DMA base address
0x40014048 C   FIELD 08w05 DBL: DMA burst length
0x4001404C B  REGISTER DMAR (rw): DMA address for full transfer
0x4001404C C   FIELD 00w16 DMAB: DMA register for burst accesses
0x40014060 B  REGISTER AF1 (rw): TIM15 alternate fdfsdm1_breakon register 1
0x40014060 C   FIELD 00w01 BKINE: BRK BKIN input enable
0x40014060 C   FIELD 01w01 BKCMP1E: BRK COMP1 enable
0x40014060 C   FIELD 02w01 BKCMP2E: BRK COMP2 enable
0x40014060 C   FIELD 08w01 BKDF1BK0E: BRK dfsdm1_break[0] enable
0x40014060 C   FIELD 09w01 BKINP: BRK BKIN input polarity
0x40014060 C   FIELD 10w01 BKCMP1P: BRK COMP1 input polarity
0x40014060 C   FIELD 11w01 BKCMP2P: BRK COMP2 input polarity
0x40014068 B  REGISTER TISEL (rw): TIM15 input selection register
0x40014068 C   FIELD 00w04 TI1SEL: selects TI1[0] to TI1[15] input
0x40014068 C   FIELD 08w04 TI2SEL: selects TI2[0] to TI2[15] input
0x40014400 A PERIPHERAL TIM16
0x40014400 B  REGISTER CR1 (rw): control register 1
0x40014400 C   FIELD 00w01 CEN: Counter enable
0x40014400 C   FIELD 01w01 UDIS: Update disable
0x40014400 C   FIELD 02w01 URS: Update request source
0x40014400 C   FIELD 03w01 OPM: One-pulse mode
0x40014400 C   FIELD 07w01 ARPE: Auto-reload preload enable
0x40014400 C   FIELD 08w02 CKD: Clock division
0x40014400 C   FIELD 11w01 UIFREMAP: UIF status bit remapping
0x40014404 B  REGISTER CR2 (rw): control register 2
0x40014404 C   FIELD 00w01 CCPC: Capture/compare preloaded control
0x40014404 C   FIELD 02w01 CCUS: Capture/compare control update selection
0x40014404 C   FIELD 03w01 CCDS: Capture/compare DMA selection
0x40014404 C   FIELD 08w01 OIS1: Output Idle state (OC1 output)
0x40014404 C   FIELD 09w01 OIS1N: Output Idle state (OC1N output)
0x4001440C B  REGISTER DIER (rw): DMA/Interrupt enable register
0x4001440C C   FIELD 00w01 UIE: Update interrupt enable
0x4001440C C   FIELD 01w01 CC1IE: Capture/Compare 1 interrupt enable
0x4001440C C   FIELD 05w01 COMIE: COM interrupt enable
0x4001440C C   FIELD 07w01 BIE: Break interrupt enable
0x4001440C C   FIELD 08w01 UDE: Update DMA request enable
0x4001440C C   FIELD 09w01 CC1DE: Capture/Compare 1 DMA request enable
0x4001440C C   FIELD 13w01 COMDE: COM DMA request enable
0x40014410 B  REGISTER SR (rw): status register
0x40014410 C   FIELD 00w01 UIF: Update interrupt flag
0x40014410 C   FIELD 01w01 CC1IF: Capture/compare 1 interrupt flag
0x40014410 C   FIELD 05w01 COMIF: COM interrupt flag
0x40014410 C   FIELD 07w01 BIF: Break interrupt flag
0x40014410 C   FIELD 09w01 CC1OF: Capture/Compare 1 overcapture flag
0x40014414 B  REGISTER EGR (wo): event generation register
0x40014414 C   FIELD 00w01 UG: Update generation
0x40014414 C   FIELD 01w01 CC1G: Capture/compare 1 generation
0x40014414 C   FIELD 05w01 COMG: Capture/Compare control update generation
0x40014414 C   FIELD 07w01 BG: Break generation
0x40014418 B  REGISTER CCMR1_Input (rw): capture/compare mode register 1 (input mode)
0x40014418 B  REGISTER CCMR1_Output (rw): capture/compare mode register (output mode)
0x40014418 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40014418 C   FIELD 00w02 CC1S: Capture/Compare 1 selection
0x40014418 C   FIELD 02w01 OC1FE: Output compare 1 fast enable
0x40014418 C   FIELD 02w02 IC1PSC: Input capture 1 prescaler
0x40014418 C   FIELD 03w01 OC1PE: Output compare 1 preload enable
0x40014418 C   FIELD 04w03 OC1M: Output compare 1 mode
0x40014418 C   FIELD 04w04 IC1F: Input capture 1 filter
0x40014418 C   FIELD 16w01 OC1M_3: Output compare 1 mode, bit 3
0x40014420 B  REGISTER CCER (rw): capture/compare enable register
0x40014420 C   FIELD 00w01 CC1E: Capture/Compare 1 output enable
0x40014420 C   FIELD 01w01 CC1P: Capture/Compare 1 output Polarity
0x40014420 C   FIELD 02w01 CC1NE: Capture/Compare 1 complementary output enable
0x40014420 C   FIELD 03w01 CC1NP: Capture/Compare 1 output Polarity
0x40014424 B  REGISTER CNT: counter
0x40014424 C   FIELD 00w16 CNT (rw): counter value
0x40014424 C   FIELD 31w01 UIFCPY (ro): UIF Copy
0x40014428 B  REGISTER PSC (rw): prescaler
0x40014428 C   FIELD 00w16 PSC: Prescaler value
0x4001442C B  REGISTER ARR (rw): auto-reload register
0x4001442C C   FIELD 00w16 ARR: Auto-reload value
0x40014430 B  REGISTER RCR (rw): repetition counter register
0x40014430 C   FIELD 00w08 REP: Repetition counter value
0x40014434 B  REGISTER CCR1 (rw): capture/compare register
0x40014434 C   FIELD 00w16 CCR: Capture/Compare value
0x40014444 B  REGISTER BDTR (rw): break and dead-time register
0x40014444 C   FIELD 00w08 DTG: Dead-time generator setup
0x40014444 C   FIELD 08w02 LOCK: Lock configuration
0x40014444 C   FIELD 10w01 OSSI: Off-state selection for Idle mode
0x40014444 C   FIELD 11w01 OSSR: Off-state selection for Run mode
0x40014444 C   FIELD 12w01 BKE: Break enable
0x40014444 C   FIELD 13w01 BKP: Break polarity
0x40014444 C   FIELD 14w01 AOE: Automatic output enable
0x40014444 C   FIELD 15w01 MOE: Main output enable
0x40014444 C   FIELD 16w04 BKF: Break filter
0x40014448 B  REGISTER DCR (rw): DMA control register
0x40014448 C   FIELD 00w05 DBA: DMA base address
0x40014448 C   FIELD 08w05 DBL: DMA burst length
0x4001444C B  REGISTER DMAR (rw): DMA address for full transfer
0x4001444C C   FIELD 00w16 DMAB: DMA register for burst accesses
0x40014460 B  REGISTER TIM16_AF1 (rw): TIM16 alternate function register 1
0x40014460 C   FIELD 00w01 BKINE: BRK BKIN input enable
0x40014460 C   FIELD 01w01 BKCMP1E: BRK COMP1 enable
0x40014460 C   FIELD 02w01 BKCMP2E: BRK COMP2 enable
0x40014460 C   FIELD 08w01 BKDFBK1E: BRK dfsdm1_break[1] enable
0x40014460 C   FIELD 09w01 BKINP: BRK BKIN input polarity
0x40014460 C   FIELD 10w01 BKCMP1P: BRK COMP1 input polarity
0x40014460 C   FIELD 11w01 BKCMP2P: BRK COMP2 input polarity
0x40014468 B  REGISTER TIM16_TISEL (rw): TIM16 input selection register
0x40014468 C   FIELD 00w04 TI1SEL: selects TI1[0] to TI1[15] input
0x40014800 A PERIPHERAL TIM17
0x40014800 B  REGISTER CR1 (=TIM16.CR1): control register 1
0x40014804 B  REGISTER CR2 (=TIM16.CR2): control register 2
0x4001480C B  REGISTER DIER (=TIM16.DIER): DMA/Interrupt enable register
0x40014810 B  REGISTER SR (=TIM16.SR): status register
0x40014814 B  REGISTER EGR (=TIM16.EGR): event generation register
0x40014818 B  REGISTER CCMR1_Input (=TIM16.CCMR1_Input): capture/compare mode register 1 (input mode)
0x40014818 B  REGISTER CCMR1_Output (=TIM16.CCMR1_Output): capture/compare mode register (output mode)
0x40014820 B  REGISTER CCER (=TIM16.CCER): capture/compare enable register
0x40014824 B  REGISTER CNT (=TIM16.CNT): counter
0x40014828 B  REGISTER PSC (=TIM16.PSC): prescaler
0x4001482C B  REGISTER ARR (=TIM16.ARR): auto-reload register
0x40014830 B  REGISTER RCR (=TIM16.RCR): repetition counter register
0x40014834 B  REGISTER CCR1 (=TIM16.CCR%s): capture/compare register
0x40014844 B  REGISTER BDTR (=TIM16.BDTR): break and dead-time register
0x40014848 B  REGISTER DCR (=TIM16.DCR): DMA control register
0x4001484C B  REGISTER DMAR (=TIM16.DMAR): DMA address for full transfer
0x40014860 B  REGISTER TIM17_AF1 (rw): TIM17 alternate function register 1
0x40014860 C   FIELD 00w01 BKINE: BRK BKIN input enable
0x40014860 C   FIELD 01w01 BKCMP1E: BRK COMP1 enable
0x40014860 C   FIELD 02w01 BKCMP2E: BRK COMP2 enable
0x40014860 C   FIELD 08w01 BKDFBK1E: BRK dfsdm1_break[1] enable
0x40014860 C   FIELD 09w01 BKINP: BRK BKIN input polarity
0x40014860 C   FIELD 10w01 BKCMP1P: BRK COMP1 input polarity
0x40014860 C   FIELD 11w01 BKCMP2P: BRK COMP2 input polarity
0x40014868 B  REGISTER TIM17_TISEL (rw): TIM17 input selection register
0x40014868 C   FIELD 00w04 TI1SEL: selects TI1[0] to TI1[15] input
0x40015000 A PERIPHERAL SPI5
0x40015000 B  REGISTER CR1: control register 1
0x40015000 C   FIELD 00w01 SPE (rw): Serial Peripheral Enable
0x40015000 C   FIELD 08w01 MASRX (rw): Master automatic SUSP in Receive mode
0x40015000 C   FIELD 09w01 CSTART (rw): Master transfer start
0x40015000 C   FIELD 10w01 CSUSP (wo): Master SUSPend request
0x40015000 C   FIELD 11w01 HDDIR (rw): Rx/Tx direction at Half-duplex mode
0x40015000 C   FIELD 12w01 SSI (rw): Internal SS signal input level
0x40015000 C   FIELD 13w01 CRC33_17 (rw): 32-bit CRC polynomial configuration
0x40015000 C   FIELD 14w01 RCRCINI (rw): CRC calculation initialization pattern control for receiver
0x40015000 C   FIELD 15w01 TCRCINI (rw): CRC calculation initialization pattern control for transmitter
0x40015000 C   FIELD 16w01 IOLOCK (rw): Locking the AF configuration of associated IOs
0x40015004 B  REGISTER CR2: control register 2
0x40015004 C   FIELD 00w16 TSIZE (rw): Number of data at current transfer
0x40015004 C   FIELD 16w16 TSER (rw): Number of data transfer extension to be reload into TSIZE just when a previous
0x40015008 B  REGISTER CFG1 (rw): configuration register 1
0x40015008 C   FIELD 00w05 DSIZE: Number of bits in at single SPI data frame
0x40015008 C   FIELD 05w04 FTHLV: threshold level
0x40015008 C   FIELD 09w02 UDRCFG: Behavior of slave transmitter at underrun condition
0x40015008 C   FIELD 11w02 UDRDET: Detection of underrun condition at slave transmitter
0x40015008 C   FIELD 14w01 RXDMAEN: Rx DMA stream enable
0x40015008 C   FIELD 15w01 TXDMAEN: Tx DMA stream enable
0x40015008 C   FIELD 16w05 CRCSIZE: Length of CRC frame to be transacted and compared
0x40015008 C   FIELD 22w01 CRCEN: Hardware CRC computation enable
0x40015008 C   FIELD 28w03 MBR: Master baud rate
0x4001500C B  REGISTER CFG2 (rw): configuration register 2
0x4001500C C   FIELD 00w04 MSSI: Master SS Idleness
0x4001500C C   FIELD 04w04 MIDI: Master Inter-Data Idleness
0x4001500C C   FIELD 15w01 IOSWP: Swap functionality of MISO and MOSI pins
0x4001500C C   FIELD 17w02 COMM: SPI Communication Mode
0x4001500C C   FIELD 19w03 SP: Serial Protocol
0x4001500C C   FIELD 22w01 MASTER: SPI Master
0x4001500C C   FIELD 23w01 LSBFRST: Data frame format
0x4001500C C   FIELD 24w01 CPHA: Clock phase
0x4001500C C   FIELD 25w01 CPOL: Clock polarity
0x4001500C C   FIELD 26w01 SSM: Software management of SS signal input
0x4001500C C   FIELD 28w01 SSIOP: SS input/output polarity
0x4001500C C   FIELD 29w01 SSOE: SS output enable
0x4001500C C   FIELD 30w01 SSOM: SS output management in master mode
0x4001500C C   FIELD 31w01 AFCNTR: Alternate function GPIOs control
0x40015010 B  REGISTER IER: Interrupt Enable Register
0x40015010 C   FIELD 00w01 RXPIE (rw): RXP Interrupt Enable
0x40015010 C   FIELD 01w01 TXPIE (rw): TXP interrupt enable
0x40015010 C   FIELD 02w01 DXPIE (rw): DXP interrupt enabled
0x40015010 C   FIELD 03w01 EOTIE (rw): EOT, SUSP and TXC interrupt enable
0x40015010 C   FIELD 04w01 TXTFIE (rw): TXTFIE interrupt enable
0x40015010 C   FIELD 05w01 UDRIE (rw): UDR interrupt enable
0x40015010 C   FIELD 06w01 OVRIE (rw): OVR interrupt enable
0x40015010 C   FIELD 07w01 CRCEIE (rw): CRC Interrupt enable
0x40015010 C   FIELD 08w01 TIFREIE (rw): TIFRE interrupt enable
0x40015010 C   FIELD 09w01 MODFIE (rw): Mode Fault interrupt enable
0x40015010 C   FIELD 10w01 TSERFIE (rw): Additional number of transactions reload interrupt enable
0x40015014 B  REGISTER SR (ro): Status Register
0x40015014 C   FIELD 00w01 RXP: Rx-Packet available
0x40015014 C   FIELD 01w01 TXP: Tx-Packet space available
0x40015014 C   FIELD 02w01 DXP: Duplex Packet
0x40015014 C   FIELD 03w01 EOT: End Of Transfer
0x40015014 C   FIELD 04w01 TXTF: Transmission Transfer Filled
0x40015014 C   FIELD 05w01 UDR: Underrun at slave transmission mode
0x40015014 C   FIELD 06w01 OVR: Overrun
0x40015014 C   FIELD 07w01 CRCE: CRC Error
0x40015014 C   FIELD 08w01 TIFRE: TI frame format error
0x40015014 C   FIELD 09w01 MODF: Mode Fault
0x40015014 C   FIELD 10w01 TSERF: Additional number of SPI data to be transacted was reload
0x40015014 C   FIELD 11w01 SUSP: SUSPend
0x40015014 C   FIELD 12w01 TXC: TxFIFO transmission complete
0x40015014 C   FIELD 13w02 RXPLVL: RxFIFO Packing LeVeL
0x40015014 C   FIELD 15w01 RXWNE: RxFIFO Word Not Empty
0x40015014 C   FIELD 16w16 CTSIZE: Number of data frames remaining in current TSIZE session
0x40015018 B  REGISTER IFCR (wo): Interrupt/Status Flags Clear Register
0x40015018 C   FIELD 03w01 EOTC: End Of Transfer flag clear
0x40015018 C   FIELD 04w01 TXTFC: Transmission Transfer Filled flag clear
0x40015018 C   FIELD 05w01 UDRC: Underrun flag clear
0x40015018 C   FIELD 06w01 OVRC: Overrun flag clear
0x40015018 C   FIELD 07w01 CRCEC: CRC Error flag clear
0x40015018 C   FIELD 08w01 TIFREC: TI frame format error flag clear
0x40015018 C   FIELD 09w01 MODFC: Mode Fault flag clear
0x40015018 C   FIELD 10w01 TSERFC: TSERFC flag clear
0x40015018 C   FIELD 11w01 SUSPC: SUSPend flag clear
0x40015020 B  REGISTER TXDR (wo): Transmit Data Register
0x40015020 B  REGISTER TXDR16 (wo): Direct 16-bit access to transmit data register
0x40015020 B  REGISTER TXDR8 (wo): Direct 8-bit access to transmit data register
0x40015020 C   FIELD 00w08 TXDR: Transmit data register
0x40015020 C   FIELD 00w16 TXDR: Transmit data register
0x40015020 C   FIELD 00w32 TXDR: Transmit data register
0x40015030 B  REGISTER RXDR (ro): Receive Data Register
0x40015030 B  REGISTER RXDR16 (ro): Direct 16-bit access to receive data register
0x40015030 B  REGISTER RXDR8 (ro): Direct 8-bit access to receive data register
0x40015030 C   FIELD 00w08 RXDR: Receive data register
0x40015030 C   FIELD 00w16 RXDR: Receive data register
0x40015030 C   FIELD 00w32 RXDR: Receive data register
0x40015040 B  REGISTER CRCPOLY (rw): Polynomial Register
0x40015040 C   FIELD 00w32 CRCPOLY: CRC polynomial register
0x40015044 B  REGISTER TXCRC (rw): Transmitter CRC Register
0x40015044 C   FIELD 00w32 TXCRC: CRC register for transmitter
0x40015048 B  REGISTER RXCRC (rw): Receiver CRC Register
0x40015048 C   FIELD 00w32 RXCRC: CRC register for receiver
0x4001504C B  REGISTER UDRDR (rw): Underrun Data Register
0x4001504C C   FIELD 00w32 UDRDR: Data at slave underrun condition
0x40015050 B  REGISTER I2SCFGR (rw): configuration register
0x40015050 C   FIELD 00w01 I2SMOD: I2S mode selection
0x40015050 C   FIELD 01w03 I2SCFG: I2S configuration mode
0x40015050 C   FIELD 04w02 I2SSTD: I2S standard selection
0x40015050 C   FIELD 07w01 PCMSYNC: PCM frame synchronization
0x40015050 C   FIELD 08w02 DATLEN: Data length to be transferred
0x40015050 C   FIELD 10w01 CHLEN: Channel length (number of bits per audio channel)
0x40015050 C   FIELD 11w01 CKPOL: Serial audio clock polarity
0x40015050 C   FIELD 12w01 FIXCH: Word select inversion
0x40015050 C   FIELD 13w01 WSINV: Fixed channel length in SLAVE
0x40015050 C   FIELD 14w01 DATFMT: Data format
0x40015050 C   FIELD 16w08 I2SDIV: I2S linear prescaler
0x40015050 C   FIELD 24w01 ODD: Odd factor for the prescaler
0x40015050 C   FIELD 25w01 MCKOE: Master clock output enable
0x40015800 A PERIPHERAL SAI1
0x40015800 B  REGISTER GCR (rw): Global configuration register
0x40015800 C   FIELD 00w02 SYNCIN: Synchronization inputs
0x40015800 C   FIELD 04w02 SYNCOUT: Synchronization outputs These bits are set and cleared by software.
0x40015804 B  CLUSTER CHA: Cluster CHA, containing ?CR1, ?CR2, ?FRCR, ?SLOTR, ?IM, ?SR, ?CLRFR, ?DR
0x40015804 B  REGISTER CR1A (rw): Configuration register 1
0x40015804 C   FIELD 00w02 MODE: SAIx audio block mode immediately
0x40015804 C   FIELD 02w02 PRTCFG: Protocol configuration. These bits are set and cleared by software. These bits have to be configured when the audio block is disabled.
0x40015804 C   FIELD 05w03 DS: Data size. These bits are set and cleared by software. These bits are ignored when the SPDIF protocols are selected (bit PRTCFG[1:0]), because the frame and the data size are fixed in such case. When the companding mode is selected through COMP[1:0] bits, DS[1:0] are ignored since the data size is fixed to 8 bits by the algorithm. These bits must be configured when the audio block is disabled.
0x40015804 C   FIELD 08w01 LSBFIRST: Least significant bit first. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in AC97 audio protocol since AC97 data are always transferred with the MSB first. This bit has no meaning in SPDIF audio protocol since in SPDIF data are always transferred with LSB first.
0x40015804 C   FIELD 09w01 CKSTR: Clock strobing edge. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in SPDIF audio protocol.
0x40015804 C   FIELD 10w02 SYNCEN: Synchronization enable. These bits are set and cleared by software. They must be configured when the audio sub-block is disabled. Note: The audio sub-block should be configured as asynchronous when SPDIF mode is enabled.
0x40015804 C   FIELD 12w01 MONO: Mono mode. This bit is set and cleared by software. It is meaningful only when the number of slots is equal to 2. When the mono mode is selected, slot 0 data are duplicated on slot 1 when the audio block operates as a transmitter. In reception mode, the slot1 is discarded and only the data received from slot 0 are stored. Refer to Section: Mono/stereo mode for more details.
0x40015804 C   FIELD 13w01 OUTDRIV: Output drive. This bit is set and cleared by software. Note: This bit has to be set before enabling the audio block and after the audio block configuration.
0x40015804 C   FIELD 16w01 SAIEN: Audio block enable where x is A or B. This bit is set by software. To switch off the audio block, the application software must program this bit to 0 and poll the bit till it reads back 0, meaning that the block is completely disabled. Before setting this bit to 1, check that it is set to 0, otherwise the enable command will not be taken into account. This bit allows to control the state of SAIx audio block. If it is disabled when an audio frame transfer is ongoing, the ongoing transfer completes and the cell is fully disabled at the end of this audio frame transfer. Note: When SAIx block is configured in master mode, the clock must be present on the input of SAIx before setting SAIXEN bit.
0x40015804 C   FIELD 17w01 DMAEN: DMA enable. This bit is set and cleared by software. Note: Since the audio block defaults to operate as a transmitter after reset, the MODE[1:0] bits must be configured before setting DMAEN to avoid a DMA request in receiver mode.
0x40015804 C   FIELD 19w01 NODIV: No fixed divider between MCLK and FS
0x40015804 C   FIELD 20w06 MCKDIV: Master clock divider. These bits are set and cleared by software. These bits are meaningless when the audio block operates in slave mode. They have to be configured when the audio block is disabled. Others: the master clock frequency is calculated accordingly to the following formula:
0x40015804 C   FIELD 26w01 OSR: Oversampling ratio for master clock
0x40015804 C   FIELD 27w01 MCKEN: Master clock generation enable
0x40015808 B  REGISTER CR2A: Configuration register 2
0x40015808 C   FIELD 00w03 FTH (rw): FIFO threshold. This bit is set and cleared by software.
0x40015808 C   FIELD 03w01 FFLUSH (wo): FIFO flush. This bit is set by software. It is always read as 0. This bit should be configured when the SAI is disabled.
0x40015808 C   FIELD 04w01 TRIS (rw): Tristate management on data line. This bit is set and cleared by software. It is meaningful only if the audio block is configured as a transmitter. This bit is not used when the audio block is configured in SPDIF mode. It should be configured when SAI is disabled. Refer to Section: Output data line management on an inactive slot for more details.
0x40015808 C   FIELD 05w01 MUTE (rw): Mute. This bit is set and cleared by software. It is meaningful only when the audio block operates as a transmitter. The MUTE value is linked to value of MUTEVAL if the number of slots is lower or equal to 2, or equal to 0 if it is greater than 2. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks.
0x40015808 C   FIELD 06w01 MUTEVAL (rw): Mute value. This bit is set and cleared by software.It must be written before enabling the audio block: SAIXEN. This bit is meaningful only when the audio block operates as a transmitter, the number of slots is lower or equal to 2 and the MUTE bit is set. If more slots are declared, the bit value sent during the transmission in mute mode is equal to 0, whatever the value of MUTEVAL. if the number of slot is lower or equal to 2 and MUTEVAL = 1, the MUTE value transmitted for each slot is the one sent during the previous frame. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks.
0x40015808 C   FIELD 07w06 MUTECNT (rw): Mute counter. These bits are set and cleared by software. They are used only in reception mode. The value set in these bits is compared to the number of consecutive mute frames detected in reception. When the number of mute frames is equal to this value, the flag MUTEDET will be set and an interrupt will be generated if bit MUTEDETIE is set. Refer to Section: Mute mode for more details.
0x40015808 C   FIELD 13w01 CPL (rw): Complement bit. This bit is set and cleared by software. It defines the type of complement to be used for companding mode Note: This bit has effect only when the companding mode is -Law algorithm or A-Law algorithm.
0x40015808 C   FIELD 14w02 COMP (rw): Companding mode. These bits are set and cleared by software. The -Law and the A-Law log are a part of the CCITT G.711 recommendation, the type of complement that will be used depends on CPL bit. The data expansion or data compression are determined by the state of bit MODE[0]. The data compression is applied if the audio block is configured as a transmitter. The data expansion is automatically applied when the audio block is configured as a receiver. Refer to Section: Companding mode for more details. Note: Companding mode is applicable only when TDM is selected.
0x4001580C B  REGISTER FRCRA: This register has no meaning in AC97 and SPDIF audio protocol
0x4001580C C   FIELD 00w08 FRL (rw): Frame length. These bits are set and cleared by software. They define the audio frame length expressed in number of SCK clock cycles: the number of bits in the frame is equal to FRL[7:0] + 1. The minimum number of bits to transfer in an audio frame must be equal to 8, otherwise the audio block will behaves in an unexpected way. This is the case when the data size is 8 bits and only one slot 0 is defined in NBSLOT[4:0] of SAI_xSLOTR register (NBSLOT[3:0] = 0000). In master mode, if the master clock (available on MCLK_x pin) is used, the frame length should be aligned with a number equal to a power of 2, ranging from 8 to 256. When the master clock is not used (NODIV = 1), it is recommended to program the frame length to an value ranging from 8 to 256. These bits are meaningless and are not used in AC97 or SPDIF audio block configuration.
0x4001580C C   FIELD 08w07 FSALL (rw): Frame synchronization active level length. These bits are set and cleared by software. They specify the length in number of bit clock (SCK) + 1 (FSALL[6:0] + 1) of the active level of the FS signal in the audio frame These bits are meaningless and are not used in AC97 or SPDIF audio block configuration. They must be configured when the audio block is disabled.
0x4001580C C   FIELD 16w01 FSDEF (ro): Frame synchronization definition. This bit is set and cleared by software. When the bit is set, the number of slots defined in the SAI_xSLOTR register has to be even. It means that half of this number of slots will be dedicated to the left channel and the other slots for the right channel (e.g: this bit has to be set for I2S or MSB/LSB-justified protocols...). This bit is meaningless and is not used in AC97 or SPDIF audio block configuration. It must be configured when the audio block is disabled.
0x4001580C C   FIELD 17w01 FSPOL (rw): Frame synchronization polarity. This bit is set and cleared by software. It is used to configure the level of the start of frame on the FS signal. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled.
0x4001580C C   FIELD 18w01 FSOFF (rw): Frame synchronization offset. This bit is set and cleared by software. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled.
0x40015810 B  REGISTER SLOTRA (rw): This register has no meaning in AC97 and SPDIF audio protocol
0x40015810 C   FIELD 00w05 FBOFF: First bit offset These bits are set and cleared by software. The value set in this bitfield defines the position of the first data transfer bit in the slot. It represents an offset value. In transmission mode, the bits outside the data field are forced to 0. In reception mode, the extra received bits are discarded. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x40015810 C   FIELD 06w02 SLOTSZ: Slot size This bits is set and cleared by software. The slot size must be higher or equal to the data size. If this condition is not respected, the behavior of the SAI will be undetermined. Refer to Section: Output data line management on an inactive slot for information on how to drive SD line. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x40015810 C   FIELD 08w04 NBSLOT: Number of slots in an audio frame. These bits are set and cleared by software. The value set in this bitfield represents the number of slots + 1 in the audio frame (including the number of inactive slots). The maximum number of slots is 16. The number of slots should be even if FSDEF bit in the SAI_xFRCR register is set. The number of slots must be configured when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x40015810 C   FIELD 16w16 SLOTEN: Slot enable. These bits are set and cleared by software. Each SLOTEN bit corresponds to a slot position from 0 to 15 (maximum 16 slots). The slot must be enabled when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x40015814 B  REGISTER IMA (rw): Interrupt mask register 2
0x40015814 C   FIELD 00w01 OVRUDRIE: Overrun/underrun interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the OVRUDR bit in the SAI_xSR register is set.
0x40015814 C   FIELD 01w01 MUTEDETIE: Mute detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the MUTEDET bit in the SAI_xSR register is set. This bit has a meaning only if the audio block is configured in receiver mode.
0x40015814 C   FIELD 02w01 WCKCFGIE: Wrong clock configuration interrupt enable. This bit is set and cleared by software. This bit is taken into account only if the audio block is configured as a master (MODE[1] = 0) and NODIV = 0. It generates an interrupt if the WCKCFG flag in the SAI_xSR register is set. Note: This bit is used only in TDM mode and is meaningless in other modes.
0x40015814 C   FIELD 03w01 FREQIE: FIFO request interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the FREQ bit in the SAI_xSR register is set. Since the audio block defaults to operate as a transmitter after reset, the MODE bit must be configured before setting FREQIE to avoid a parasitic interruption in receiver mode,
0x40015814 C   FIELD 04w01 CNRDYIE: Codec not ready interrupt enable (AC97). This bit is set and cleared by software. When the interrupt is enabled, the audio block detects in the slot 0 (tag0) of the AC97 frame if the Codec connected to this line is ready or not. If it is not ready, the CNRDY flag in the SAI_xSR register is set and an interruption i generated. This bit has a meaning only if the AC97 mode is selected through PRTCFG[1:0] bits and the audio block is operates as a receiver.
0x40015814 C   FIELD 05w01 AFSDETIE: Anticipated frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the AFSDET bit in the SAI_xSR register is set. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master.
0x40015814 C   FIELD 06w01 LFSDETIE: Late frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the LFSDET bit is set in the SAI_xSR register. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master.
0x40015818 B  REGISTER SRA (ro): Status register
0x40015818 C   FIELD 00w01 OVRUDR: Overrun / underrun. This bit is read only. The overrun and underrun conditions can occur only when the audio block is configured as a receiver and a transmitter, respectively. It can generate an interrupt if OVRUDRIE bit is set in SAI_xIM register. This flag is cleared when the software sets COVRUDR bit in SAI_xCLRFR register.
0x40015818 C   FIELD 01w01 MUTEDET: Mute detection. This bit is read only. This flag is set if consecutive 0 values are received in each slot of a given audio frame and for a consecutive number of audio frames (set in the MUTECNT bit in the SAI_xCR2 register). It can generate an interrupt if MUTEDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets bit CMUTEDET in the SAI_xCLRFR register.
0x40015818 C   FIELD 02w01 WCKCFG: Wrong clock configuration flag. This bit is read only. This bit is used only when the audio block operates in master mode (MODE[1] = 0) and NODIV = 0. It can generate an interrupt if WCKCFGIE bit is set in SAI_xIM register. This flag is cleared when the software sets CWCKCFG bit in SAI_xCLRFR register.
0x40015818 C   FIELD 03w01 FREQ: FIFO request. This bit is read only. The request depends on the audio block configuration: If the block is configured in transmission mode, the FIFO request is related to a write request operation in the SAI_xDR. If the block configured in reception, the FIFO request related to a read request operation from the SAI_xDR. This flag can generate an interrupt if FREQIE bit is set in SAI_xIM register.
0x40015818 C   FIELD 04w01 CNRDY: Codec not ready. This bit is read only. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register and configured in receiver mode. It can generate an interrupt if CNRDYIE bit is set in SAI_xIM register. This flag is cleared when the software sets CCNRDY bit in SAI_xCLRFR register.
0x40015818 C   FIELD 05w01 AFSDET: Anticipated frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97or SPDIF mode. It can generate an interrupt if AFSDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets CAFSDET bit in SAI_xCLRFR register.
0x40015818 C   FIELD 06w01 LFSDET: Late frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97 or SPDIF mode. It can generate an interrupt if LFSDETIE bit is set in the SAI_xIM register. This flag is cleared when the software sets bit CLFSDET in SAI_xCLRFR register
0x40015818 C   FIELD 16w03 FLVL: FIFO level threshold. This bit is read only. The FIFO level threshold flag is managed only by hardware and its setting depends on SAI block configuration (transmitter or receiver mode). If the SAI block is configured as transmitter: If SAI block is configured as receiver:
0x4001581C B  REGISTER CLRFRA (wo): Clear flag register
0x4001581C C   FIELD 00w01 COVRUDR: Clear overrun / underrun. This bit is write only. Programming this bit to 1 clears the OVRUDR flag in the SAI_xSR register. Reading this bit always returns the value 0.
0x4001581C C   FIELD 01w01 CMUTEDET: Mute detection flag. This bit is write only. Programming this bit to 1 clears the MUTEDET flag in the SAI_xSR register. Reading this bit always returns the value 0.
0x4001581C C   FIELD 02w01 CWCKCFG: Clear wrong clock configuration flag. This bit is write only. Programming this bit to 1 clears the WCKCFG flag in the SAI_xSR register. This bit is used only when the audio block is set as master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1 register. Reading this bit always returns the value 0.
0x4001581C C   FIELD 04w01 CCNRDY: Clear Codec not ready flag. This bit is write only. Programming this bit to 1 clears the CNRDY flag in the SAI_xSR register. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register. Reading this bit always returns the value 0.
0x4001581C C   FIELD 05w01 CAFSDET: Clear anticipated frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the AFSDET flag in the SAI_xSR register. It is not used in AC97or SPDIF mode. Reading this bit always returns the value 0.
0x4001581C C   FIELD 06w01 CLFSDET: Clear late frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the LFSDET flag in the SAI_xSR register. This bit is not used in AC97or SPDIF mode Reading this bit always returns the value 0.
0x40015820 B  REGISTER DRA (rw): Data register
0x40015820 C   FIELD 00w32 DATA: Data A write to this register loads the FIFO provided the FIFO is not full. A read from this register empties the FIFO if the FIFO is not empty.
0x40015824 B  CLUSTER CHB: Cluster CHB, containing ?CR1, ?CR2, ?FRCR, ?SLOTR, ?IM, ?SR, ?CLRFR, ?DR
0x40015824 B  REGISTER CR1B (rw): Configuration register 1
0x40015824 C   FIELD 00w02 MODE: SAIx audio block mode immediately
0x40015824 C   FIELD 02w02 PRTCFG: Protocol configuration. These bits are set and cleared by software. These bits have to be configured when the audio block is disabled.
0x40015824 C   FIELD 05w03 DS: Data size. These bits are set and cleared by software. These bits are ignored when the SPDIF protocols are selected (bit PRTCFG[1:0]), because the frame and the data size are fixed in such case. When the companding mode is selected through COMP[1:0] bits, DS[1:0] are ignored since the data size is fixed to 8 bits by the algorithm. These bits must be configured when the audio block is disabled.
0x40015824 C   FIELD 08w01 LSBFIRST: Least significant bit first. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in AC97 audio protocol since AC97 data are always transferred with the MSB first. This bit has no meaning in SPDIF audio protocol since in SPDIF data are always transferred with LSB first.
0x40015824 C   FIELD 09w01 CKSTR: Clock strobing edge. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in SPDIF audio protocol.
0x40015824 C   FIELD 10w02 SYNCEN: Synchronization enable. These bits are set and cleared by software. They must be configured when the audio sub-block is disabled. Note: The audio sub-block should be configured as asynchronous when SPDIF mode is enabled.
0x40015824 C   FIELD 12w01 MONO: Mono mode. This bit is set and cleared by software. It is meaningful only when the number of slots is equal to 2. When the mono mode is selected, slot 0 data are duplicated on slot 1 when the audio block operates as a transmitter. In reception mode, the slot1 is discarded and only the data received from slot 0 are stored. Refer to Section: Mono/stereo mode for more details.
0x40015824 C   FIELD 13w01 OUTDRIV: Output drive. This bit is set and cleared by software. Note: This bit has to be set before enabling the audio block and after the audio block configuration.
0x40015824 C   FIELD 16w01 SAIEN: Audio block enable where x is A or B. This bit is set by software. To switch off the audio block, the application software must program this bit to 0 and poll the bit till it reads back 0, meaning that the block is completely disabled. Before setting this bit to 1, check that it is set to 0, otherwise the enable command will not be taken into account. This bit allows to control the state of SAIx audio block. If it is disabled when an audio frame transfer is ongoing, the ongoing transfer completes and the cell is fully disabled at the end of this audio frame transfer. Note: When SAIx block is configured in master mode, the clock must be present on the input of SAIx before setting SAIXEN bit.
0x40015824 C   FIELD 17w01 DMAEN: DMA enable. This bit is set and cleared by software. Note: Since the audio block defaults to operate as a transmitter after reset, the MODE[1:0] bits must be configured before setting DMAEN to avoid a DMA request in receiver mode.
0x40015824 C   FIELD 19w01 NODIV: No fixed divider between MCLK and FS
0x40015824 C   FIELD 20w06 MCKDIV: Master clock divider. These bits are set and cleared by software. These bits are meaningless when the audio block operates in slave mode. They have to be configured when the audio block is disabled. Others: the master clock frequency is calculated accordingly to the following formula:
0x40015824 C   FIELD 26w01 OSR: Oversampling ratio for master clock
0x40015824 C   FIELD 27w01 MCKEN: Master clock generation enable
0x40015828 B  REGISTER CR2B: Configuration register 2
0x40015828 C   FIELD 00w03 FTH (rw): FIFO threshold. This bit is set and cleared by software.
0x40015828 C   FIELD 03w01 FFLUSH (wo): FIFO flush. This bit is set by software. It is always read as 0. This bit should be configured when the SAI is disabled.
0x40015828 C   FIELD 04w01 TRIS (rw): Tristate management on data line. This bit is set and cleared by software. It is meaningful only if the audio block is configured as a transmitter. This bit is not used when the audio block is configured in SPDIF mode. It should be configured when SAI is disabled. Refer to Section: Output data line management on an inactive slot for more details.
0x40015828 C   FIELD 05w01 MUTE (rw): Mute. This bit is set and cleared by software. It is meaningful only when the audio block operates as a transmitter. The MUTE value is linked to value of MUTEVAL if the number of slots is lower or equal to 2, or equal to 0 if it is greater than 2. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks.
0x40015828 C   FIELD 06w01 MUTEVAL (rw): Mute value. This bit is set and cleared by software.It must be written before enabling the audio block: SAIXEN. This bit is meaningful only when the audio block operates as a transmitter, the number of slots is lower or equal to 2 and the MUTE bit is set. If more slots are declared, the bit value sent during the transmission in mute mode is equal to 0, whatever the value of MUTEVAL. if the number of slot is lower or equal to 2 and MUTEVAL = 1, the MUTE value transmitted for each slot is the one sent during the previous frame. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks.
0x40015828 C   FIELD 07w06 MUTECNT (rw): Mute counter. These bits are set and cleared by software. They are used only in reception mode. The value set in these bits is compared to the number of consecutive mute frames detected in reception. When the number of mute frames is equal to this value, the flag MUTEDET will be set and an interrupt will be generated if bit MUTEDETIE is set. Refer to Section: Mute mode for more details.
0x40015828 C   FIELD 13w01 CPL (rw): Complement bit. This bit is set and cleared by software. It defines the type of complement to be used for companding mode Note: This bit has effect only when the companding mode is -Law algorithm or A-Law algorithm.
0x40015828 C   FIELD 14w02 COMP (rw): Companding mode. These bits are set and cleared by software. The -Law and the A-Law log are a part of the CCITT G.711 recommendation, the type of complement that will be used depends on CPL bit. The data expansion or data compression are determined by the state of bit MODE[0]. The data compression is applied if the audio block is configured as a transmitter. The data expansion is automatically applied when the audio block is configured as a receiver. Refer to Section: Companding mode for more details. Note: Companding mode is applicable only when TDM is selected.
0x4001582C B  REGISTER FRCRB: This register has no meaning in AC97 and SPDIF audio protocol
0x4001582C C   FIELD 00w08 FRL (rw): Frame length. These bits are set and cleared by software. They define the audio frame length expressed in number of SCK clock cycles: the number of bits in the frame is equal to FRL[7:0] + 1. The minimum number of bits to transfer in an audio frame must be equal to 8, otherwise the audio block will behaves in an unexpected way. This is the case when the data size is 8 bits and only one slot 0 is defined in NBSLOT[4:0] of SAI_xSLOTR register (NBSLOT[3:0] = 0000). In master mode, if the master clock (available on MCLK_x pin) is used, the frame length should be aligned with a number equal to a power of 2, ranging from 8 to 256. When the master clock is not used (NODIV = 1), it is recommended to program the frame length to an value ranging from 8 to 256. These bits are meaningless and are not used in AC97 or SPDIF audio block configuration.
0x4001582C C   FIELD 08w07 FSALL (rw): Frame synchronization active level length. These bits are set and cleared by software. They specify the length in number of bit clock (SCK) + 1 (FSALL[6:0] + 1) of the active level of the FS signal in the audio frame These bits are meaningless and are not used in AC97 or SPDIF audio block configuration. They must be configured when the audio block is disabled.
0x4001582C C   FIELD 16w01 FSDEF (ro): Frame synchronization definition. This bit is set and cleared by software. When the bit is set, the number of slots defined in the SAI_xSLOTR register has to be even. It means that half of this number of slots will be dedicated to the left channel and the other slots for the right channel (e.g: this bit has to be set for I2S or MSB/LSB-justified protocols...). This bit is meaningless and is not used in AC97 or SPDIF audio block configuration. It must be configured when the audio block is disabled.
0x4001582C C   FIELD 17w01 FSPOL (rw): Frame synchronization polarity. This bit is set and cleared by software. It is used to configure the level of the start of frame on the FS signal. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled.
0x4001582C C   FIELD 18w01 FSOFF (rw): Frame synchronization offset. This bit is set and cleared by software. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled.
0x40015830 B  REGISTER SLOTRB (rw): This register has no meaning in AC97 and SPDIF audio protocol
0x40015830 C   FIELD 00w05 FBOFF: First bit offset These bits are set and cleared by software. The value set in this bitfield defines the position of the first data transfer bit in the slot. It represents an offset value. In transmission mode, the bits outside the data field are forced to 0. In reception mode, the extra received bits are discarded. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x40015830 C   FIELD 06w02 SLOTSZ: Slot size This bits is set and cleared by software. The slot size must be higher or equal to the data size. If this condition is not respected, the behavior of the SAI will be undetermined. Refer to Section: Output data line management on an inactive slot for information on how to drive SD line. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x40015830 C   FIELD 08w04 NBSLOT: Number of slots in an audio frame. These bits are set and cleared by software. The value set in this bitfield represents the number of slots + 1 in the audio frame (including the number of inactive slots). The maximum number of slots is 16. The number of slots should be even if FSDEF bit in the SAI_xFRCR register is set. The number of slots must be configured when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x40015830 C   FIELD 16w16 SLOTEN: Slot enable. These bits are set and cleared by software. Each SLOTEN bit corresponds to a slot position from 0 to 15 (maximum 16 slots). The slot must be enabled when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x40015834 B  REGISTER IMB (rw): Interrupt mask register 2
0x40015834 C   FIELD 00w01 OVRUDRIE: Overrun/underrun interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the OVRUDR bit in the SAI_xSR register is set.
0x40015834 C   FIELD 01w01 MUTEDETIE: Mute detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the MUTEDET bit in the SAI_xSR register is set. This bit has a meaning only if the audio block is configured in receiver mode.
0x40015834 C   FIELD 02w01 WCKCFGIE: Wrong clock configuration interrupt enable. This bit is set and cleared by software. This bit is taken into account only if the audio block is configured as a master (MODE[1] = 0) and NODIV = 0. It generates an interrupt if the WCKCFG flag in the SAI_xSR register is set. Note: This bit is used only in TDM mode and is meaningless in other modes.
0x40015834 C   FIELD 03w01 FREQIE: FIFO request interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the FREQ bit in the SAI_xSR register is set. Since the audio block defaults to operate as a transmitter after reset, the MODE bit must be configured before setting FREQIE to avoid a parasitic interruption in receiver mode,
0x40015834 C   FIELD 04w01 CNRDYIE: Codec not ready interrupt enable (AC97). This bit is set and cleared by software. When the interrupt is enabled, the audio block detects in the slot 0 (tag0) of the AC97 frame if the Codec connected to this line is ready or not. If it is not ready, the CNRDY flag in the SAI_xSR register is set and an interruption i generated. This bit has a meaning only if the AC97 mode is selected through PRTCFG[1:0] bits and the audio block is operates as a receiver.
0x40015834 C   FIELD 05w01 AFSDETIE: Anticipated frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the AFSDET bit in the SAI_xSR register is set. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master.
0x40015834 C   FIELD 06w01 LFSDETIE: Late frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the LFSDET bit is set in the SAI_xSR register. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master.
0x40015838 B  REGISTER SRB (ro): Status register
0x40015838 C   FIELD 00w01 OVRUDR: Overrun / underrun. This bit is read only. The overrun and underrun conditions can occur only when the audio block is configured as a receiver and a transmitter, respectively. It can generate an interrupt if OVRUDRIE bit is set in SAI_xIM register. This flag is cleared when the software sets COVRUDR bit in SAI_xCLRFR register.
0x40015838 C   FIELD 01w01 MUTEDET: Mute detection. This bit is read only. This flag is set if consecutive 0 values are received in each slot of a given audio frame and for a consecutive number of audio frames (set in the MUTECNT bit in the SAI_xCR2 register). It can generate an interrupt if MUTEDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets bit CMUTEDET in the SAI_xCLRFR register.
0x40015838 C   FIELD 02w01 WCKCFG: Wrong clock configuration flag. This bit is read only. This bit is used only when the audio block operates in master mode (MODE[1] = 0) and NODIV = 0. It can generate an interrupt if WCKCFGIE bit is set in SAI_xIM register. This flag is cleared when the software sets CWCKCFG bit in SAI_xCLRFR register.
0x40015838 C   FIELD 03w01 FREQ: FIFO request. This bit is read only. The request depends on the audio block configuration: If the block is configured in transmission mode, the FIFO request is related to a write request operation in the SAI_xDR. If the block configured in reception, the FIFO request related to a read request operation from the SAI_xDR. This flag can generate an interrupt if FREQIE bit is set in SAI_xIM register.
0x40015838 C   FIELD 04w01 CNRDY: Codec not ready. This bit is read only. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register and configured in receiver mode. It can generate an interrupt if CNRDYIE bit is set in SAI_xIM register. This flag is cleared when the software sets CCNRDY bit in SAI_xCLRFR register.
0x40015838 C   FIELD 05w01 AFSDET: Anticipated frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97or SPDIF mode. It can generate an interrupt if AFSDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets CAFSDET bit in SAI_xCLRFR register.
0x40015838 C   FIELD 06w01 LFSDET: Late frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97 or SPDIF mode. It can generate an interrupt if LFSDETIE bit is set in the SAI_xIM register. This flag is cleared when the software sets bit CLFSDET in SAI_xCLRFR register
0x40015838 C   FIELD 16w03 FLVL: FIFO level threshold. This bit is read only. The FIFO level threshold flag is managed only by hardware and its setting depends on SAI block configuration (transmitter or receiver mode). If the SAI block is configured as transmitter: If SAI block is configured as receiver:
0x4001583C B  REGISTER CLRFRB (wo): Clear flag register
0x4001583C C   FIELD 00w01 COVRUDR: Clear overrun / underrun. This bit is write only. Programming this bit to 1 clears the OVRUDR flag in the SAI_xSR register. Reading this bit always returns the value 0.
0x4001583C C   FIELD 01w01 CMUTEDET: Mute detection flag. This bit is write only. Programming this bit to 1 clears the MUTEDET flag in the SAI_xSR register. Reading this bit always returns the value 0.
0x4001583C C   FIELD 02w01 CWCKCFG: Clear wrong clock configuration flag. This bit is write only. Programming this bit to 1 clears the WCKCFG flag in the SAI_xSR register. This bit is used only when the audio block is set as master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1 register. Reading this bit always returns the value 0.
0x4001583C C   FIELD 04w01 CCNRDY: Clear Codec not ready flag. This bit is write only. Programming this bit to 1 clears the CNRDY flag in the SAI_xSR register. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register. Reading this bit always returns the value 0.
0x4001583C C   FIELD 05w01 CAFSDET: Clear anticipated frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the AFSDET flag in the SAI_xSR register. It is not used in AC97or SPDIF mode. Reading this bit always returns the value 0.
0x4001583C C   FIELD 06w01 CLFSDET: Clear late frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the LFSDET flag in the SAI_xSR register. This bit is not used in AC97or SPDIF mode Reading this bit always returns the value 0.
0x40015840 B  REGISTER DRB (rw): Data register
0x40015840 C   FIELD 00w32 DATA: Data A write to this register loads the FIFO provided the FIFO is not full. A read from this register empties the FIFO if the FIFO is not empty.
0x40015844 B  REGISTER PDMCR (rw): PDM control register
0x40015844 C   FIELD 00w01 PDMEN: PDM enable
0x40015844 C   FIELD 04w02 MICNBR: Number of microphones
0x40015844 C   FIELD 08w01 CKEN1: Clock enable of bitstream clock number 1
0x40015844 C   FIELD 09w01 CKEN2: Clock enable of bitstream clock number 2
0x40015844 C   FIELD 10w01 CKEN3: Clock enable of bitstream clock number 3
0x40015844 C   FIELD 11w01 CKEN4: Clock enable of bitstream clock number 4
0x40015848 B  REGISTER PDMDLY (rw): PDM delay register
0x40015848 C   FIELD 00w03 DLYM1L: Delay line adjust for first microphone of pair 1
0x40015848 C   FIELD 04w03 DLYM1R: Delay line adjust for second microphone of pair 1
0x40015848 C   FIELD 08w03 DLYM2L: Delay line adjust for first microphone of pair 2
0x40015848 C   FIELD 12w03 DLYM2R: Delay line adjust for second microphone of pair 2
0x40015848 C   FIELD 16w03 DLYM3L: Delay line adjust for first microphone of pair 3
0x40015848 C   FIELD 20w03 DLYM3R: Delay line adjust for second microphone of pair 3
0x40015848 C   FIELD 24w03 DLYM4L: Delay line adjust for first microphone of pair 4
0x40015848 C   FIELD 28w03 DLYM4R: Delay line adjust for second microphone of pair 4
0x40015C00 A PERIPHERAL SAI2
0x40015C00 B  REGISTER GCR (rw): Global configuration register
0x40015C00 C   FIELD 00w02 SYNCIN: Synchronization inputs
0x40015C00 C   FIELD 04w02 SYNCOUT: Synchronization outputs These bits are set and cleared by software.
0x40015C04 B  CLUSTER CHA: Cluster CHA, containing ?CR1, ?CR2, ?FRCR, ?SLOTR, ?IM, ?SR, ?CLRFR, ?DR
0x40015C04 B  REGISTER CR1A (rw): Configuration register 1
0x40015C04 C   FIELD 00w02 MODE: SAIx audio block mode immediately
0x40015C04 C   FIELD 02w02 PRTCFG: Protocol configuration. These bits are set and cleared by software. These bits have to be configured when the audio block is disabled.
0x40015C04 C   FIELD 05w03 DS: Data size. These bits are set and cleared by software. These bits are ignored when the SPDIF protocols are selected (bit PRTCFG[1:0]), because the frame and the data size are fixed in such case. When the companding mode is selected through COMP[1:0] bits, DS[1:0] are ignored since the data size is fixed to 8 bits by the algorithm. These bits must be configured when the audio block is disabled.
0x40015C04 C   FIELD 08w01 LSBFIRST: Least significant bit first. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in AC97 audio protocol since AC97 data are always transferred with the MSB first. This bit has no meaning in SPDIF audio protocol since in SPDIF data are always transferred with LSB first.
0x40015C04 C   FIELD 09w01 CKSTR: Clock strobing edge. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in SPDIF audio protocol.
0x40015C04 C   FIELD 10w02 SYNCEN: Synchronization enable. These bits are set and cleared by software. They must be configured when the audio sub-block is disabled. Note: The audio sub-block should be configured as asynchronous when SPDIF mode is enabled.
0x40015C04 C   FIELD 12w01 MONO: Mono mode. This bit is set and cleared by software. It is meaningful only when the number of slots is equal to 2. When the mono mode is selected, slot 0 data are duplicated on slot 1 when the audio block operates as a transmitter. In reception mode, the slot1 is discarded and only the data received from slot 0 are stored. Refer to Section: Mono/stereo mode for more details.
0x40015C04 C   FIELD 13w01 OUTDRIV: Output drive. This bit is set and cleared by software. Note: This bit has to be set before enabling the audio block and after the audio block configuration.
0x40015C04 C   FIELD 16w01 SAIEN: Audio block enable where x is A or B. This bit is set by software. To switch off the audio block, the application software must program this bit to 0 and poll the bit till it reads back 0, meaning that the block is completely disabled. Before setting this bit to 1, check that it is set to 0, otherwise the enable command will not be taken into account. This bit allows to control the state of SAIx audio block. If it is disabled when an audio frame transfer is ongoing, the ongoing transfer completes and the cell is fully disabled at the end of this audio frame transfer. Note: When SAIx block is configured in master mode, the clock must be present on the input of SAIx before setting SAIXEN bit.
0x40015C04 C   FIELD 17w01 DMAEN: DMA enable. This bit is set and cleared by software. Note: Since the audio block defaults to operate as a transmitter after reset, the MODE[1:0] bits must be configured before setting DMAEN to avoid a DMA request in receiver mode.
0x40015C04 C   FIELD 19w01 NODIV: No fixed divider between MCLK and FS
0x40015C04 C   FIELD 20w06 MCKDIV: Master clock divider. These bits are set and cleared by software. These bits are meaningless when the audio block operates in slave mode. They have to be configured when the audio block is disabled. Others: the master clock frequency is calculated accordingly to the following formula:
0x40015C04 C   FIELD 26w01 OSR: Oversampling ratio for master clock
0x40015C04 C   FIELD 27w01 MCKEN: Master clock generation enable
0x40015C08 B  REGISTER CR2A: Configuration register 2
0x40015C08 C   FIELD 00w03 FTH (rw): FIFO threshold. This bit is set and cleared by software.
0x40015C08 C   FIELD 03w01 FFLUSH (wo): FIFO flush. This bit is set by software. It is always read as 0. This bit should be configured when the SAI is disabled.
0x40015C08 C   FIELD 04w01 TRIS (rw): Tristate management on data line. This bit is set and cleared by software. It is meaningful only if the audio block is configured as a transmitter. This bit is not used when the audio block is configured in SPDIF mode. It should be configured when SAI is disabled. Refer to Section: Output data line management on an inactive slot for more details.
0x40015C08 C   FIELD 05w01 MUTE (rw): Mute. This bit is set and cleared by software. It is meaningful only when the audio block operates as a transmitter. The MUTE value is linked to value of MUTEVAL if the number of slots is lower or equal to 2, or equal to 0 if it is greater than 2. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks.
0x40015C08 C   FIELD 06w01 MUTEVAL (rw): Mute value. This bit is set and cleared by software.It must be written before enabling the audio block: SAIXEN. This bit is meaningful only when the audio block operates as a transmitter, the number of slots is lower or equal to 2 and the MUTE bit is set. If more slots are declared, the bit value sent during the transmission in mute mode is equal to 0, whatever the value of MUTEVAL. if the number of slot is lower or equal to 2 and MUTEVAL = 1, the MUTE value transmitted for each slot is the one sent during the previous frame. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks.
0x40015C08 C   FIELD 07w06 MUTECNT (rw): Mute counter. These bits are set and cleared by software. They are used only in reception mode. The value set in these bits is compared to the number of consecutive mute frames detected in reception. When the number of mute frames is equal to this value, the flag MUTEDET will be set and an interrupt will be generated if bit MUTEDETIE is set. Refer to Section: Mute mode for more details.
0x40015C08 C   FIELD 13w01 CPL (rw): Complement bit. This bit is set and cleared by software. It defines the type of complement to be used for companding mode Note: This bit has effect only when the companding mode is -Law algorithm or A-Law algorithm.
0x40015C08 C   FIELD 14w02 COMP (rw): Companding mode. These bits are set and cleared by software. The -Law and the A-Law log are a part of the CCITT G.711 recommendation, the type of complement that will be used depends on CPL bit. The data expansion or data compression are determined by the state of bit MODE[0]. The data compression is applied if the audio block is configured as a transmitter. The data expansion is automatically applied when the audio block is configured as a receiver. Refer to Section: Companding mode for more details. Note: Companding mode is applicable only when TDM is selected.
0x40015C0C B  REGISTER FRCRA: This register has no meaning in AC97 and SPDIF audio protocol
0x40015C0C C   FIELD 00w08 FRL (rw): Frame length. These bits are set and cleared by software. They define the audio frame length expressed in number of SCK clock cycles: the number of bits in the frame is equal to FRL[7:0] + 1. The minimum number of bits to transfer in an audio frame must be equal to 8, otherwise the audio block will behaves in an unexpected way. This is the case when the data size is 8 bits and only one slot 0 is defined in NBSLOT[4:0] of SAI_xSLOTR register (NBSLOT[3:0] = 0000). In master mode, if the master clock (available on MCLK_x pin) is used, the frame length should be aligned with a number equal to a power of 2, ranging from 8 to 256. When the master clock is not used (NODIV = 1), it is recommended to program the frame length to an value ranging from 8 to 256. These bits are meaningless and are not used in AC97 or SPDIF audio block configuration.
0x40015C0C C   FIELD 08w07 FSALL (rw): Frame synchronization active level length. These bits are set and cleared by software. They specify the length in number of bit clock (SCK) + 1 (FSALL[6:0] + 1) of the active level of the FS signal in the audio frame These bits are meaningless and are not used in AC97 or SPDIF audio block configuration. They must be configured when the audio block is disabled.
0x40015C0C C   FIELD 16w01 FSDEF (ro): Frame synchronization definition. This bit is set and cleared by software. When the bit is set, the number of slots defined in the SAI_xSLOTR register has to be even. It means that half of this number of slots will be dedicated to the left channel and the other slots for the right channel (e.g: this bit has to be set for I2S or MSB/LSB-justified protocols...). This bit is meaningless and is not used in AC97 or SPDIF audio block configuration. It must be configured when the audio block is disabled.
0x40015C0C C   FIELD 17w01 FSPOL (rw): Frame synchronization polarity. This bit is set and cleared by software. It is used to configure the level of the start of frame on the FS signal. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled.
0x40015C0C C   FIELD 18w01 FSOFF (rw): Frame synchronization offset. This bit is set and cleared by software. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled.
0x40015C10 B  REGISTER SLOTRA (rw): This register has no meaning in AC97 and SPDIF audio protocol
0x40015C10 C   FIELD 00w05 FBOFF: First bit offset These bits are set and cleared by software. The value set in this bitfield defines the position of the first data transfer bit in the slot. It represents an offset value. In transmission mode, the bits outside the data field are forced to 0. In reception mode, the extra received bits are discarded. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x40015C10 C   FIELD 06w02 SLOTSZ: Slot size This bits is set and cleared by software. The slot size must be higher or equal to the data size. If this condition is not respected, the behavior of the SAI will be undetermined. Refer to Section: Output data line management on an inactive slot for information on how to drive SD line. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x40015C10 C   FIELD 08w04 NBSLOT: Number of slots in an audio frame. These bits are set and cleared by software. The value set in this bitfield represents the number of slots + 1 in the audio frame (including the number of inactive slots). The maximum number of slots is 16. The number of slots should be even if FSDEF bit in the SAI_xFRCR register is set. The number of slots must be configured when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x40015C10 C   FIELD 16w16 SLOTEN: Slot enable. These bits are set and cleared by software. Each SLOTEN bit corresponds to a slot position from 0 to 15 (maximum 16 slots). The slot must be enabled when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x40015C14 B  REGISTER IMA (rw): Interrupt mask register 2
0x40015C14 C   FIELD 00w01 OVRUDRIE: Overrun/underrun interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the OVRUDR bit in the SAI_xSR register is set.
0x40015C14 C   FIELD 01w01 MUTEDETIE: Mute detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the MUTEDET bit in the SAI_xSR register is set. This bit has a meaning only if the audio block is configured in receiver mode.
0x40015C14 C   FIELD 02w01 WCKCFGIE: Wrong clock configuration interrupt enable. This bit is set and cleared by software. This bit is taken into account only if the audio block is configured as a master (MODE[1] = 0) and NODIV = 0. It generates an interrupt if the WCKCFG flag in the SAI_xSR register is set. Note: This bit is used only in TDM mode and is meaningless in other modes.
0x40015C14 C   FIELD 03w01 FREQIE: FIFO request interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the FREQ bit in the SAI_xSR register is set. Since the audio block defaults to operate as a transmitter after reset, the MODE bit must be configured before setting FREQIE to avoid a parasitic interruption in receiver mode,
0x40015C14 C   FIELD 04w01 CNRDYIE: Codec not ready interrupt enable (AC97). This bit is set and cleared by software. When the interrupt is enabled, the audio block detects in the slot 0 (tag0) of the AC97 frame if the Codec connected to this line is ready or not. If it is not ready, the CNRDY flag in the SAI_xSR register is set and an interruption i generated. This bit has a meaning only if the AC97 mode is selected through PRTCFG[1:0] bits and the audio block is operates as a receiver.
0x40015C14 C   FIELD 05w01 AFSDETIE: Anticipated frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the AFSDET bit in the SAI_xSR register is set. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master.
0x40015C14 C   FIELD 06w01 LFSDETIE: Late frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the LFSDET bit is set in the SAI_xSR register. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master.
0x40015C18 B  REGISTER SRA (ro): Status register
0x40015C18 C   FIELD 00w01 OVRUDR: Overrun / underrun. This bit is read only. The overrun and underrun conditions can occur only when the audio block is configured as a receiver and a transmitter, respectively. It can generate an interrupt if OVRUDRIE bit is set in SAI_xIM register. This flag is cleared when the software sets COVRUDR bit in SAI_xCLRFR register.
0x40015C18 C   FIELD 01w01 MUTEDET: Mute detection. This bit is read only. This flag is set if consecutive 0 values are received in each slot of a given audio frame and for a consecutive number of audio frames (set in the MUTECNT bit in the SAI_xCR2 register). It can generate an interrupt if MUTEDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets bit CMUTEDET in the SAI_xCLRFR register.
0x40015C18 C   FIELD 02w01 WCKCFG: Wrong clock configuration flag. This bit is read only. This bit is used only when the audio block operates in master mode (MODE[1] = 0) and NODIV = 0. It can generate an interrupt if WCKCFGIE bit is set in SAI_xIM register. This flag is cleared when the software sets CWCKCFG bit in SAI_xCLRFR register.
0x40015C18 C   FIELD 03w01 FREQ: FIFO request. This bit is read only. The request depends on the audio block configuration: If the block is configured in transmission mode, the FIFO request is related to a write request operation in the SAI_xDR. If the block configured in reception, the FIFO request related to a read request operation from the SAI_xDR. This flag can generate an interrupt if FREQIE bit is set in SAI_xIM register.
0x40015C18 C   FIELD 04w01 CNRDY: Codec not ready. This bit is read only. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register and configured in receiver mode. It can generate an interrupt if CNRDYIE bit is set in SAI_xIM register. This flag is cleared when the software sets CCNRDY bit in SAI_xCLRFR register.
0x40015C18 C   FIELD 05w01 AFSDET: Anticipated frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97or SPDIF mode. It can generate an interrupt if AFSDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets CAFSDET bit in SAI_xCLRFR register.
0x40015C18 C   FIELD 06w01 LFSDET: Late frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97 or SPDIF mode. It can generate an interrupt if LFSDETIE bit is set in the SAI_xIM register. This flag is cleared when the software sets bit CLFSDET in SAI_xCLRFR register
0x40015C18 C   FIELD 16w03 FLVL: FIFO level threshold. This bit is read only. The FIFO level threshold flag is managed only by hardware and its setting depends on SAI block configuration (transmitter or receiver mode). If the SAI block is configured as transmitter: If SAI block is configured as receiver:
0x40015C1C B  REGISTER CLRFRA (wo): Clear flag register
0x40015C1C C   FIELD 00w01 COVRUDR: Clear overrun / underrun. This bit is write only. Programming this bit to 1 clears the OVRUDR flag in the SAI_xSR register. Reading this bit always returns the value 0.
0x40015C1C C   FIELD 01w01 CMUTEDET: Mute detection flag. This bit is write only. Programming this bit to 1 clears the MUTEDET flag in the SAI_xSR register. Reading this bit always returns the value 0.
0x40015C1C C   FIELD 02w01 CWCKCFG: Clear wrong clock configuration flag. This bit is write only. Programming this bit to 1 clears the WCKCFG flag in the SAI_xSR register. This bit is used only when the audio block is set as master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1 register. Reading this bit always returns the value 0.
0x40015C1C C   FIELD 04w01 CCNRDY: Clear Codec not ready flag. This bit is write only. Programming this bit to 1 clears the CNRDY flag in the SAI_xSR register. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register. Reading this bit always returns the value 0.
0x40015C1C C   FIELD 05w01 CAFSDET: Clear anticipated frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the AFSDET flag in the SAI_xSR register. It is not used in AC97or SPDIF mode. Reading this bit always returns the value 0.
0x40015C1C C   FIELD 06w01 CLFSDET: Clear late frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the LFSDET flag in the SAI_xSR register. This bit is not used in AC97or SPDIF mode Reading this bit always returns the value 0.
0x40015C20 B  REGISTER DRA (rw): Data register
0x40015C20 C   FIELD 00w32 DATA: Data A write to this register loads the FIFO provided the FIFO is not full. A read from this register empties the FIFO if the FIFO is not empty.
0x40015C24 B  CLUSTER CHB: Cluster CHB, containing ?CR1, ?CR2, ?FRCR, ?SLOTR, ?IM, ?SR, ?CLRFR, ?DR
0x40015C24 B  REGISTER CR1B (rw): Configuration register 1
0x40015C24 C   FIELD 00w02 MODE: SAIx audio block mode immediately
0x40015C24 C   FIELD 02w02 PRTCFG: Protocol configuration. These bits are set and cleared by software. These bits have to be configured when the audio block is disabled.
0x40015C24 C   FIELD 05w03 DS: Data size. These bits are set and cleared by software. These bits are ignored when the SPDIF protocols are selected (bit PRTCFG[1:0]), because the frame and the data size are fixed in such case. When the companding mode is selected through COMP[1:0] bits, DS[1:0] are ignored since the data size is fixed to 8 bits by the algorithm. These bits must be configured when the audio block is disabled.
0x40015C24 C   FIELD 08w01 LSBFIRST: Least significant bit first. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in AC97 audio protocol since AC97 data are always transferred with the MSB first. This bit has no meaning in SPDIF audio protocol since in SPDIF data are always transferred with LSB first.
0x40015C24 C   FIELD 09w01 CKSTR: Clock strobing edge. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in SPDIF audio protocol.
0x40015C24 C   FIELD 10w02 SYNCEN: Synchronization enable. These bits are set and cleared by software. They must be configured when the audio sub-block is disabled. Note: The audio sub-block should be configured as asynchronous when SPDIF mode is enabled.
0x40015C24 C   FIELD 12w01 MONO: Mono mode. This bit is set and cleared by software. It is meaningful only when the number of slots is equal to 2. When the mono mode is selected, slot 0 data are duplicated on slot 1 when the audio block operates as a transmitter. In reception mode, the slot1 is discarded and only the data received from slot 0 are stored. Refer to Section: Mono/stereo mode for more details.
0x40015C24 C   FIELD 13w01 OUTDRIV: Output drive. This bit is set and cleared by software. Note: This bit has to be set before enabling the audio block and after the audio block configuration.
0x40015C24 C   FIELD 16w01 SAIEN: Audio block enable where x is A or B. This bit is set by software. To switch off the audio block, the application software must program this bit to 0 and poll the bit till it reads back 0, meaning that the block is completely disabled. Before setting this bit to 1, check that it is set to 0, otherwise the enable command will not be taken into account. This bit allows to control the state of SAIx audio block. If it is disabled when an audio frame transfer is ongoing, the ongoing transfer completes and the cell is fully disabled at the end of this audio frame transfer. Note: When SAIx block is configured in master mode, the clock must be present on the input of SAIx before setting SAIXEN bit.
0x40015C24 C   FIELD 17w01 DMAEN: DMA enable. This bit is set and cleared by software. Note: Since the audio block defaults to operate as a transmitter after reset, the MODE[1:0] bits must be configured before setting DMAEN to avoid a DMA request in receiver mode.
0x40015C24 C   FIELD 19w01 NODIV: No fixed divider between MCLK and FS
0x40015C24 C   FIELD 20w06 MCKDIV: Master clock divider. These bits are set and cleared by software. These bits are meaningless when the audio block operates in slave mode. They have to be configured when the audio block is disabled. Others: the master clock frequency is calculated accordingly to the following formula:
0x40015C24 C   FIELD 26w01 OSR: Oversampling ratio for master clock
0x40015C24 C   FIELD 27w01 MCKEN: Master clock generation enable
0x40015C28 B  REGISTER CR2B: Configuration register 2
0x40015C28 C   FIELD 00w03 FTH (rw): FIFO threshold. This bit is set and cleared by software.
0x40015C28 C   FIELD 03w01 FFLUSH (wo): FIFO flush. This bit is set by software. It is always read as 0. This bit should be configured when the SAI is disabled.
0x40015C28 C   FIELD 04w01 TRIS (rw): Tristate management on data line. This bit is set and cleared by software. It is meaningful only if the audio block is configured as a transmitter. This bit is not used when the audio block is configured in SPDIF mode. It should be configured when SAI is disabled. Refer to Section: Output data line management on an inactive slot for more details.
0x40015C28 C   FIELD 05w01 MUTE (rw): Mute. This bit is set and cleared by software. It is meaningful only when the audio block operates as a transmitter. The MUTE value is linked to value of MUTEVAL if the number of slots is lower or equal to 2, or equal to 0 if it is greater than 2. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks.
0x40015C28 C   FIELD 06w01 MUTEVAL (rw): Mute value. This bit is set and cleared by software.It must be written before enabling the audio block: SAIXEN. This bit is meaningful only when the audio block operates as a transmitter, the number of slots is lower or equal to 2 and the MUTE bit is set. If more slots are declared, the bit value sent during the transmission in mute mode is equal to 0, whatever the value of MUTEVAL. if the number of slot is lower or equal to 2 and MUTEVAL = 1, the MUTE value transmitted for each slot is the one sent during the previous frame. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks.
0x40015C28 C   FIELD 07w06 MUTECNT (rw): Mute counter. These bits are set and cleared by software. They are used only in reception mode. The value set in these bits is compared to the number of consecutive mute frames detected in reception. When the number of mute frames is equal to this value, the flag MUTEDET will be set and an interrupt will be generated if bit MUTEDETIE is set. Refer to Section: Mute mode for more details.
0x40015C28 C   FIELD 13w01 CPL (rw): Complement bit. This bit is set and cleared by software. It defines the type of complement to be used for companding mode Note: This bit has effect only when the companding mode is -Law algorithm or A-Law algorithm.
0x40015C28 C   FIELD 14w02 COMP (rw): Companding mode. These bits are set and cleared by software. The -Law and the A-Law log are a part of the CCITT G.711 recommendation, the type of complement that will be used depends on CPL bit. The data expansion or data compression are determined by the state of bit MODE[0]. The data compression is applied if the audio block is configured as a transmitter. The data expansion is automatically applied when the audio block is configured as a receiver. Refer to Section: Companding mode for more details. Note: Companding mode is applicable only when TDM is selected.
0x40015C2C B  REGISTER FRCRB: This register has no meaning in AC97 and SPDIF audio protocol
0x40015C2C C   FIELD 00w08 FRL (rw): Frame length. These bits are set and cleared by software. They define the audio frame length expressed in number of SCK clock cycles: the number of bits in the frame is equal to FRL[7:0] + 1. The minimum number of bits to transfer in an audio frame must be equal to 8, otherwise the audio block will behaves in an unexpected way. This is the case when the data size is 8 bits and only one slot 0 is defined in NBSLOT[4:0] of SAI_xSLOTR register (NBSLOT[3:0] = 0000). In master mode, if the master clock (available on MCLK_x pin) is used, the frame length should be aligned with a number equal to a power of 2, ranging from 8 to 256. When the master clock is not used (NODIV = 1), it is recommended to program the frame length to an value ranging from 8 to 256. These bits are meaningless and are not used in AC97 or SPDIF audio block configuration.
0x40015C2C C   FIELD 08w07 FSALL (rw): Frame synchronization active level length. These bits are set and cleared by software. They specify the length in number of bit clock (SCK) + 1 (FSALL[6:0] + 1) of the active level of the FS signal in the audio frame These bits are meaningless and are not used in AC97 or SPDIF audio block configuration. They must be configured when the audio block is disabled.
0x40015C2C C   FIELD 16w01 FSDEF (ro): Frame synchronization definition. This bit is set and cleared by software. When the bit is set, the number of slots defined in the SAI_xSLOTR register has to be even. It means that half of this number of slots will be dedicated to the left channel and the other slots for the right channel (e.g: this bit has to be set for I2S or MSB/LSB-justified protocols...). This bit is meaningless and is not used in AC97 or SPDIF audio block configuration. It must be configured when the audio block is disabled.
0x40015C2C C   FIELD 17w01 FSPOL (rw): Frame synchronization polarity. This bit is set and cleared by software. It is used to configure the level of the start of frame on the FS signal. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled.
0x40015C2C C   FIELD 18w01 FSOFF (rw): Frame synchronization offset. This bit is set and cleared by software. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled.
0x40015C30 B  REGISTER SLOTRB (rw): This register has no meaning in AC97 and SPDIF audio protocol
0x40015C30 C   FIELD 00w05 FBOFF: First bit offset These bits are set and cleared by software. The value set in this bitfield defines the position of the first data transfer bit in the slot. It represents an offset value. In transmission mode, the bits outside the data field are forced to 0. In reception mode, the extra received bits are discarded. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x40015C30 C   FIELD 06w02 SLOTSZ: Slot size This bits is set and cleared by software. The slot size must be higher or equal to the data size. If this condition is not respected, the behavior of the SAI will be undetermined. Refer to Section: Output data line management on an inactive slot for information on how to drive SD line. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x40015C30 C   FIELD 08w04 NBSLOT: Number of slots in an audio frame. These bits are set and cleared by software. The value set in this bitfield represents the number of slots + 1 in the audio frame (including the number of inactive slots). The maximum number of slots is 16. The number of slots should be even if FSDEF bit in the SAI_xFRCR register is set. The number of slots must be configured when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x40015C30 C   FIELD 16w16 SLOTEN: Slot enable. These bits are set and cleared by software. Each SLOTEN bit corresponds to a slot position from 0 to 15 (maximum 16 slots). The slot must be enabled when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x40015C34 B  REGISTER IMB (rw): Interrupt mask register 2
0x40015C34 C   FIELD 00w01 OVRUDRIE: Overrun/underrun interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the OVRUDR bit in the SAI_xSR register is set.
0x40015C34 C   FIELD 01w01 MUTEDETIE: Mute detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the MUTEDET bit in the SAI_xSR register is set. This bit has a meaning only if the audio block is configured in receiver mode.
0x40015C34 C   FIELD 02w01 WCKCFGIE: Wrong clock configuration interrupt enable. This bit is set and cleared by software. This bit is taken into account only if the audio block is configured as a master (MODE[1] = 0) and NODIV = 0. It generates an interrupt if the WCKCFG flag in the SAI_xSR register is set. Note: This bit is used only in TDM mode and is meaningless in other modes.
0x40015C34 C   FIELD 03w01 FREQIE: FIFO request interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the FREQ bit in the SAI_xSR register is set. Since the audio block defaults to operate as a transmitter after reset, the MODE bit must be configured before setting FREQIE to avoid a parasitic interruption in receiver mode,
0x40015C34 C   FIELD 04w01 CNRDYIE: Codec not ready interrupt enable (AC97). This bit is set and cleared by software. When the interrupt is enabled, the audio block detects in the slot 0 (tag0) of the AC97 frame if the Codec connected to this line is ready or not. If it is not ready, the CNRDY flag in the SAI_xSR register is set and an interruption i generated. This bit has a meaning only if the AC97 mode is selected through PRTCFG[1:0] bits and the audio block is operates as a receiver.
0x40015C34 C   FIELD 05w01 AFSDETIE: Anticipated frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the AFSDET bit in the SAI_xSR register is set. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master.
0x40015C34 C   FIELD 06w01 LFSDETIE: Late frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the LFSDET bit is set in the SAI_xSR register. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master.
0x40015C38 B  REGISTER SRB (ro): Status register
0x40015C38 C   FIELD 00w01 OVRUDR: Overrun / underrun. This bit is read only. The overrun and underrun conditions can occur only when the audio block is configured as a receiver and a transmitter, respectively. It can generate an interrupt if OVRUDRIE bit is set in SAI_xIM register. This flag is cleared when the software sets COVRUDR bit in SAI_xCLRFR register.
0x40015C38 C   FIELD 01w01 MUTEDET: Mute detection. This bit is read only. This flag is set if consecutive 0 values are received in each slot of a given audio frame and for a consecutive number of audio frames (set in the MUTECNT bit in the SAI_xCR2 register). It can generate an interrupt if MUTEDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets bit CMUTEDET in the SAI_xCLRFR register.
0x40015C38 C   FIELD 02w01 WCKCFG: Wrong clock configuration flag. This bit is read only. This bit is used only when the audio block operates in master mode (MODE[1] = 0) and NODIV = 0. It can generate an interrupt if WCKCFGIE bit is set in SAI_xIM register. This flag is cleared when the software sets CWCKCFG bit in SAI_xCLRFR register.
0x40015C38 C   FIELD 03w01 FREQ: FIFO request. This bit is read only. The request depends on the audio block configuration: If the block is configured in transmission mode, the FIFO request is related to a write request operation in the SAI_xDR. If the block configured in reception, the FIFO request related to a read request operation from the SAI_xDR. This flag can generate an interrupt if FREQIE bit is set in SAI_xIM register.
0x40015C38 C   FIELD 04w01 CNRDY: Codec not ready. This bit is read only. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register and configured in receiver mode. It can generate an interrupt if CNRDYIE bit is set in SAI_xIM register. This flag is cleared when the software sets CCNRDY bit in SAI_xCLRFR register.
0x40015C38 C   FIELD 05w01 AFSDET: Anticipated frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97or SPDIF mode. It can generate an interrupt if AFSDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets CAFSDET bit in SAI_xCLRFR register.
0x40015C38 C   FIELD 06w01 LFSDET: Late frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97 or SPDIF mode. It can generate an interrupt if LFSDETIE bit is set in the SAI_xIM register. This flag is cleared when the software sets bit CLFSDET in SAI_xCLRFR register
0x40015C38 C   FIELD 16w03 FLVL: FIFO level threshold. This bit is read only. The FIFO level threshold flag is managed only by hardware and its setting depends on SAI block configuration (transmitter or receiver mode). If the SAI block is configured as transmitter: If SAI block is configured as receiver:
0x40015C3C B  REGISTER CLRFRB (wo): Clear flag register
0x40015C3C C   FIELD 00w01 COVRUDR: Clear overrun / underrun. This bit is write only. Programming this bit to 1 clears the OVRUDR flag in the SAI_xSR register. Reading this bit always returns the value 0.
0x40015C3C C   FIELD 01w01 CMUTEDET: Mute detection flag. This bit is write only. Programming this bit to 1 clears the MUTEDET flag in the SAI_xSR register. Reading this bit always returns the value 0.
0x40015C3C C   FIELD 02w01 CWCKCFG: Clear wrong clock configuration flag. This bit is write only. Programming this bit to 1 clears the WCKCFG flag in the SAI_xSR register. This bit is used only when the audio block is set as master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1 register. Reading this bit always returns the value 0.
0x40015C3C C   FIELD 04w01 CCNRDY: Clear Codec not ready flag. This bit is write only. Programming this bit to 1 clears the CNRDY flag in the SAI_xSR register. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register. Reading this bit always returns the value 0.
0x40015C3C C   FIELD 05w01 CAFSDET: Clear anticipated frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the AFSDET flag in the SAI_xSR register. It is not used in AC97or SPDIF mode. Reading this bit always returns the value 0.
0x40015C3C C   FIELD 06w01 CLFSDET: Clear late frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the LFSDET flag in the SAI_xSR register. This bit is not used in AC97or SPDIF mode Reading this bit always returns the value 0.
0x40015C40 B  REGISTER DRB (rw): Data register
0x40015C40 C   FIELD 00w32 DATA: Data A write to this register loads the FIFO provided the FIFO is not full. A read from this register empties the FIFO if the FIFO is not empty.
0x40015C44 B  REGISTER PDMCR (rw): PDM control register
0x40015C44 C   FIELD 00w01 PDMEN: PDM enable
0x40015C44 C   FIELD 04w02 MICNBR: Number of microphones
0x40015C44 C   FIELD 08w01 CKEN1: Clock enable of bitstream clock number 1
0x40015C44 C   FIELD 09w01 CKEN2: Clock enable of bitstream clock number 2
0x40015C44 C   FIELD 10w01 CKEN3: Clock enable of bitstream clock number 3
0x40015C44 C   FIELD 11w01 CKEN4: Clock enable of bitstream clock number 4
0x40015C48 B  REGISTER PDMDLY (rw): PDM delay register
0x40015C48 C   FIELD 00w03 DLYM1L: Delay line adjust for first microphone of pair 1
0x40015C48 C   FIELD 04w03 DLYM1R: Delay line adjust for second microphone of pair 1
0x40015C48 C   FIELD 08w03 DLYM2L: Delay line adjust for first microphone of pair 2
0x40015C48 C   FIELD 12w03 DLYM2R: Delay line adjust for second microphone of pair 2
0x40015C48 C   FIELD 16w03 DLYM3L: Delay line adjust for first microphone of pair 3
0x40015C48 C   FIELD 20w03 DLYM3R: Delay line adjust for second microphone of pair 3
0x40015C48 C   FIELD 24w03 DLYM4L: Delay line adjust for first microphone of pair 4
0x40015C48 C   FIELD 28w03 DLYM4R: Delay line adjust for second microphone of pair 4
0x40016000 A PERIPHERAL SAI3
0x40016000 B  REGISTER GCR (rw): Global configuration register
0x40016000 C   FIELD 00w02 SYNCIN: Synchronization inputs
0x40016000 C   FIELD 04w02 SYNCOUT: Synchronization outputs These bits are set and cleared by software.
0x40016004 B  CLUSTER CHA: Cluster CHA, containing ?CR1, ?CR2, ?FRCR, ?SLOTR, ?IM, ?SR, ?CLRFR, ?DR
0x40016004 B  REGISTER CR1A (rw): Configuration register 1
0x40016004 C   FIELD 00w02 MODE: SAIx audio block mode immediately
0x40016004 C   FIELD 02w02 PRTCFG: Protocol configuration. These bits are set and cleared by software. These bits have to be configured when the audio block is disabled.
0x40016004 C   FIELD 05w03 DS: Data size. These bits are set and cleared by software. These bits are ignored when the SPDIF protocols are selected (bit PRTCFG[1:0]), because the frame and the data size are fixed in such case. When the companding mode is selected through COMP[1:0] bits, DS[1:0] are ignored since the data size is fixed to 8 bits by the algorithm. These bits must be configured when the audio block is disabled.
0x40016004 C   FIELD 08w01 LSBFIRST: Least significant bit first. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in AC97 audio protocol since AC97 data are always transferred with the MSB first. This bit has no meaning in SPDIF audio protocol since in SPDIF data are always transferred with LSB first.
0x40016004 C   FIELD 09w01 CKSTR: Clock strobing edge. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in SPDIF audio protocol.
0x40016004 C   FIELD 10w02 SYNCEN: Synchronization enable. These bits are set and cleared by software. They must be configured when the audio sub-block is disabled. Note: The audio sub-block should be configured as asynchronous when SPDIF mode is enabled.
0x40016004 C   FIELD 12w01 MONO: Mono mode. This bit is set and cleared by software. It is meaningful only when the number of slots is equal to 2. When the mono mode is selected, slot 0 data are duplicated on slot 1 when the audio block operates as a transmitter. In reception mode, the slot1 is discarded and only the data received from slot 0 are stored. Refer to Section: Mono/stereo mode for more details.
0x40016004 C   FIELD 13w01 OUTDRIV: Output drive. This bit is set and cleared by software. Note: This bit has to be set before enabling the audio block and after the audio block configuration.
0x40016004 C   FIELD 16w01 SAIEN: Audio block enable where x is A or B. This bit is set by software. To switch off the audio block, the application software must program this bit to 0 and poll the bit till it reads back 0, meaning that the block is completely disabled. Before setting this bit to 1, check that it is set to 0, otherwise the enable command will not be taken into account. This bit allows to control the state of SAIx audio block. If it is disabled when an audio frame transfer is ongoing, the ongoing transfer completes and the cell is fully disabled at the end of this audio frame transfer. Note: When SAIx block is configured in master mode, the clock must be present on the input of SAIx before setting SAIXEN bit.
0x40016004 C   FIELD 17w01 DMAEN: DMA enable. This bit is set and cleared by software. Note: Since the audio block defaults to operate as a transmitter after reset, the MODE[1:0] bits must be configured before setting DMAEN to avoid a DMA request in receiver mode.
0x40016004 C   FIELD 19w01 NODIV: No fixed divider between MCLK and FS
0x40016004 C   FIELD 20w06 MCKDIV: Master clock divider. These bits are set and cleared by software. These bits are meaningless when the audio block operates in slave mode. They have to be configured when the audio block is disabled. Others: the master clock frequency is calculated accordingly to the following formula:
0x40016004 C   FIELD 26w01 OSR: Oversampling ratio for master clock
0x40016004 C   FIELD 27w01 MCKEN: Master clock generation enable
0x40016008 B  REGISTER CR2A: Configuration register 2
0x40016008 C   FIELD 00w03 FTH (rw): FIFO threshold. This bit is set and cleared by software.
0x40016008 C   FIELD 03w01 FFLUSH (wo): FIFO flush. This bit is set by software. It is always read as 0. This bit should be configured when the SAI is disabled.
0x40016008 C   FIELD 04w01 TRIS (rw): Tristate management on data line. This bit is set and cleared by software. It is meaningful only if the audio block is configured as a transmitter. This bit is not used when the audio block is configured in SPDIF mode. It should be configured when SAI is disabled. Refer to Section: Output data line management on an inactive slot for more details.
0x40016008 C   FIELD 05w01 MUTE (rw): Mute. This bit is set and cleared by software. It is meaningful only when the audio block operates as a transmitter. The MUTE value is linked to value of MUTEVAL if the number of slots is lower or equal to 2, or equal to 0 if it is greater than 2. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks.
0x40016008 C   FIELD 06w01 MUTEVAL (rw): Mute value. This bit is set and cleared by software.It must be written before enabling the audio block: SAIXEN. This bit is meaningful only when the audio block operates as a transmitter, the number of slots is lower or equal to 2 and the MUTE bit is set. If more slots are declared, the bit value sent during the transmission in mute mode is equal to 0, whatever the value of MUTEVAL. if the number of slot is lower or equal to 2 and MUTEVAL = 1, the MUTE value transmitted for each slot is the one sent during the previous frame. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks.
0x40016008 C   FIELD 07w06 MUTECNT (rw): Mute counter. These bits are set and cleared by software. They are used only in reception mode. The value set in these bits is compared to the number of consecutive mute frames detected in reception. When the number of mute frames is equal to this value, the flag MUTEDET will be set and an interrupt will be generated if bit MUTEDETIE is set. Refer to Section: Mute mode for more details.
0x40016008 C   FIELD 13w01 CPL (rw): Complement bit. This bit is set and cleared by software. It defines the type of complement to be used for companding mode Note: This bit has effect only when the companding mode is -Law algorithm or A-Law algorithm.
0x40016008 C   FIELD 14w02 COMP (rw): Companding mode. These bits are set and cleared by software. The -Law and the A-Law log are a part of the CCITT G.711 recommendation, the type of complement that will be used depends on CPL bit. The data expansion or data compression are determined by the state of bit MODE[0]. The data compression is applied if the audio block is configured as a transmitter. The data expansion is automatically applied when the audio block is configured as a receiver. Refer to Section: Companding mode for more details. Note: Companding mode is applicable only when TDM is selected.
0x4001600C B  REGISTER FRCRA: This register has no meaning in AC97 and SPDIF audio protocol
0x4001600C C   FIELD 00w08 FRL (rw): Frame length. These bits are set and cleared by software. They define the audio frame length expressed in number of SCK clock cycles: the number of bits in the frame is equal to FRL[7:0] + 1. The minimum number of bits to transfer in an audio frame must be equal to 8, otherwise the audio block will behaves in an unexpected way. This is the case when the data size is 8 bits and only one slot 0 is defined in NBSLOT[4:0] of SAI_xSLOTR register (NBSLOT[3:0] = 0000). In master mode, if the master clock (available on MCLK_x pin) is used, the frame length should be aligned with a number equal to a power of 2, ranging from 8 to 256. When the master clock is not used (NODIV = 1), it is recommended to program the frame length to an value ranging from 8 to 256. These bits are meaningless and are not used in AC97 or SPDIF audio block configuration.
0x4001600C C   FIELD 08w07 FSALL (rw): Frame synchronization active level length. These bits are set and cleared by software. They specify the length in number of bit clock (SCK) + 1 (FSALL[6:0] + 1) of the active level of the FS signal in the audio frame These bits are meaningless and are not used in AC97 or SPDIF audio block configuration. They must be configured when the audio block is disabled.
0x4001600C C   FIELD 16w01 FSDEF (ro): Frame synchronization definition. This bit is set and cleared by software. When the bit is set, the number of slots defined in the SAI_xSLOTR register has to be even. It means that half of this number of slots will be dedicated to the left channel and the other slots for the right channel (e.g: this bit has to be set for I2S or MSB/LSB-justified protocols...). This bit is meaningless and is not used in AC97 or SPDIF audio block configuration. It must be configured when the audio block is disabled.
0x4001600C C   FIELD 17w01 FSPOL (rw): Frame synchronization polarity. This bit is set and cleared by software. It is used to configure the level of the start of frame on the FS signal. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled.
0x4001600C C   FIELD 18w01 FSOFF (rw): Frame synchronization offset. This bit is set and cleared by software. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled.
0x40016010 B  REGISTER SLOTRA (rw): This register has no meaning in AC97 and SPDIF audio protocol
0x40016010 C   FIELD 00w05 FBOFF: First bit offset These bits are set and cleared by software. The value set in this bitfield defines the position of the first data transfer bit in the slot. It represents an offset value. In transmission mode, the bits outside the data field are forced to 0. In reception mode, the extra received bits are discarded. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x40016010 C   FIELD 06w02 SLOTSZ: Slot size This bits is set and cleared by software. The slot size must be higher or equal to the data size. If this condition is not respected, the behavior of the SAI will be undetermined. Refer to Section: Output data line management on an inactive slot for information on how to drive SD line. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x40016010 C   FIELD 08w04 NBSLOT: Number of slots in an audio frame. These bits are set and cleared by software. The value set in this bitfield represents the number of slots + 1 in the audio frame (including the number of inactive slots). The maximum number of slots is 16. The number of slots should be even if FSDEF bit in the SAI_xFRCR register is set. The number of slots must be configured when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x40016010 C   FIELD 16w16 SLOTEN: Slot enable. These bits are set and cleared by software. Each SLOTEN bit corresponds to a slot position from 0 to 15 (maximum 16 slots). The slot must be enabled when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x40016014 B  REGISTER IMA (rw): Interrupt mask register 2
0x40016014 C   FIELD 00w01 OVRUDRIE: Overrun/underrun interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the OVRUDR bit in the SAI_xSR register is set.
0x40016014 C   FIELD 01w01 MUTEDETIE: Mute detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the MUTEDET bit in the SAI_xSR register is set. This bit has a meaning only if the audio block is configured in receiver mode.
0x40016014 C   FIELD 02w01 WCKCFGIE: Wrong clock configuration interrupt enable. This bit is set and cleared by software. This bit is taken into account only if the audio block is configured as a master (MODE[1] = 0) and NODIV = 0. It generates an interrupt if the WCKCFG flag in the SAI_xSR register is set. Note: This bit is used only in TDM mode and is meaningless in other modes.
0x40016014 C   FIELD 03w01 FREQIE: FIFO request interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the FREQ bit in the SAI_xSR register is set. Since the audio block defaults to operate as a transmitter after reset, the MODE bit must be configured before setting FREQIE to avoid a parasitic interruption in receiver mode,
0x40016014 C   FIELD 04w01 CNRDYIE: Codec not ready interrupt enable (AC97). This bit is set and cleared by software. When the interrupt is enabled, the audio block detects in the slot 0 (tag0) of the AC97 frame if the Codec connected to this line is ready or not. If it is not ready, the CNRDY flag in the SAI_xSR register is set and an interruption i generated. This bit has a meaning only if the AC97 mode is selected through PRTCFG[1:0] bits and the audio block is operates as a receiver.
0x40016014 C   FIELD 05w01 AFSDETIE: Anticipated frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the AFSDET bit in the SAI_xSR register is set. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master.
0x40016014 C   FIELD 06w01 LFSDETIE: Late frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the LFSDET bit is set in the SAI_xSR register. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master.
0x40016018 B  REGISTER SRA (ro): Status register
0x40016018 C   FIELD 00w01 OVRUDR: Overrun / underrun. This bit is read only. The overrun and underrun conditions can occur only when the audio block is configured as a receiver and a transmitter, respectively. It can generate an interrupt if OVRUDRIE bit is set in SAI_xIM register. This flag is cleared when the software sets COVRUDR bit in SAI_xCLRFR register.
0x40016018 C   FIELD 01w01 MUTEDET: Mute detection. This bit is read only. This flag is set if consecutive 0 values are received in each slot of a given audio frame and for a consecutive number of audio frames (set in the MUTECNT bit in the SAI_xCR2 register). It can generate an interrupt if MUTEDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets bit CMUTEDET in the SAI_xCLRFR register.
0x40016018 C   FIELD 02w01 WCKCFG: Wrong clock configuration flag. This bit is read only. This bit is used only when the audio block operates in master mode (MODE[1] = 0) and NODIV = 0. It can generate an interrupt if WCKCFGIE bit is set in SAI_xIM register. This flag is cleared when the software sets CWCKCFG bit in SAI_xCLRFR register.
0x40016018 C   FIELD 03w01 FREQ: FIFO request. This bit is read only. The request depends on the audio block configuration: If the block is configured in transmission mode, the FIFO request is related to a write request operation in the SAI_xDR. If the block configured in reception, the FIFO request related to a read request operation from the SAI_xDR. This flag can generate an interrupt if FREQIE bit is set in SAI_xIM register.
0x40016018 C   FIELD 04w01 CNRDY: Codec not ready. This bit is read only. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register and configured in receiver mode. It can generate an interrupt if CNRDYIE bit is set in SAI_xIM register. This flag is cleared when the software sets CCNRDY bit in SAI_xCLRFR register.
0x40016018 C   FIELD 05w01 AFSDET: Anticipated frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97or SPDIF mode. It can generate an interrupt if AFSDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets CAFSDET bit in SAI_xCLRFR register.
0x40016018 C   FIELD 06w01 LFSDET: Late frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97 or SPDIF mode. It can generate an interrupt if LFSDETIE bit is set in the SAI_xIM register. This flag is cleared when the software sets bit CLFSDET in SAI_xCLRFR register
0x40016018 C   FIELD 16w03 FLVL: FIFO level threshold. This bit is read only. The FIFO level threshold flag is managed only by hardware and its setting depends on SAI block configuration (transmitter or receiver mode). If the SAI block is configured as transmitter: If SAI block is configured as receiver:
0x4001601C B  REGISTER CLRFRA (wo): Clear flag register
0x4001601C C   FIELD 00w01 COVRUDR: Clear overrun / underrun. This bit is write only. Programming this bit to 1 clears the OVRUDR flag in the SAI_xSR register. Reading this bit always returns the value 0.
0x4001601C C   FIELD 01w01 CMUTEDET: Mute detection flag. This bit is write only. Programming this bit to 1 clears the MUTEDET flag in the SAI_xSR register. Reading this bit always returns the value 0.
0x4001601C C   FIELD 02w01 CWCKCFG: Clear wrong clock configuration flag. This bit is write only. Programming this bit to 1 clears the WCKCFG flag in the SAI_xSR register. This bit is used only when the audio block is set as master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1 register. Reading this bit always returns the value 0.
0x4001601C C   FIELD 04w01 CCNRDY: Clear Codec not ready flag. This bit is write only. Programming this bit to 1 clears the CNRDY flag in the SAI_xSR register. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register. Reading this bit always returns the value 0.
0x4001601C C   FIELD 05w01 CAFSDET: Clear anticipated frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the AFSDET flag in the SAI_xSR register. It is not used in AC97or SPDIF mode. Reading this bit always returns the value 0.
0x4001601C C   FIELD 06w01 CLFSDET: Clear late frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the LFSDET flag in the SAI_xSR register. This bit is not used in AC97or SPDIF mode Reading this bit always returns the value 0.
0x40016020 B  REGISTER DRA (rw): Data register
0x40016020 C   FIELD 00w32 DATA: Data A write to this register loads the FIFO provided the FIFO is not full. A read from this register empties the FIFO if the FIFO is not empty.
0x40016024 B  CLUSTER CHB: Cluster CHB, containing ?CR1, ?CR2, ?FRCR, ?SLOTR, ?IM, ?SR, ?CLRFR, ?DR
0x40016024 B  REGISTER CR1B (rw): Configuration register 1
0x40016024 C   FIELD 00w02 MODE: SAIx audio block mode immediately
0x40016024 C   FIELD 02w02 PRTCFG: Protocol configuration. These bits are set and cleared by software. These bits have to be configured when the audio block is disabled.
0x40016024 C   FIELD 05w03 DS: Data size. These bits are set and cleared by software. These bits are ignored when the SPDIF protocols are selected (bit PRTCFG[1:0]), because the frame and the data size are fixed in such case. When the companding mode is selected through COMP[1:0] bits, DS[1:0] are ignored since the data size is fixed to 8 bits by the algorithm. These bits must be configured when the audio block is disabled.
0x40016024 C   FIELD 08w01 LSBFIRST: Least significant bit first. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in AC97 audio protocol since AC97 data are always transferred with the MSB first. This bit has no meaning in SPDIF audio protocol since in SPDIF data are always transferred with LSB first.
0x40016024 C   FIELD 09w01 CKSTR: Clock strobing edge. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in SPDIF audio protocol.
0x40016024 C   FIELD 10w02 SYNCEN: Synchronization enable. These bits are set and cleared by software. They must be configured when the audio sub-block is disabled. Note: The audio sub-block should be configured as asynchronous when SPDIF mode is enabled.
0x40016024 C   FIELD 12w01 MONO: Mono mode. This bit is set and cleared by software. It is meaningful only when the number of slots is equal to 2. When the mono mode is selected, slot 0 data are duplicated on slot 1 when the audio block operates as a transmitter. In reception mode, the slot1 is discarded and only the data received from slot 0 are stored. Refer to Section: Mono/stereo mode for more details.
0x40016024 C   FIELD 13w01 OUTDRIV: Output drive. This bit is set and cleared by software. Note: This bit has to be set before enabling the audio block and after the audio block configuration.
0x40016024 C   FIELD 16w01 SAIEN: Audio block enable where x is A or B. This bit is set by software. To switch off the audio block, the application software must program this bit to 0 and poll the bit till it reads back 0, meaning that the block is completely disabled. Before setting this bit to 1, check that it is set to 0, otherwise the enable command will not be taken into account. This bit allows to control the state of SAIx audio block. If it is disabled when an audio frame transfer is ongoing, the ongoing transfer completes and the cell is fully disabled at the end of this audio frame transfer. Note: When SAIx block is configured in master mode, the clock must be present on the input of SAIx before setting SAIXEN bit.
0x40016024 C   FIELD 17w01 DMAEN: DMA enable. This bit is set and cleared by software. Note: Since the audio block defaults to operate as a transmitter after reset, the MODE[1:0] bits must be configured before setting DMAEN to avoid a DMA request in receiver mode.
0x40016024 C   FIELD 19w01 NODIV: No fixed divider between MCLK and FS
0x40016024 C   FIELD 20w06 MCKDIV: Master clock divider. These bits are set and cleared by software. These bits are meaningless when the audio block operates in slave mode. They have to be configured when the audio block is disabled. Others: the master clock frequency is calculated accordingly to the following formula:
0x40016024 C   FIELD 26w01 OSR: Oversampling ratio for master clock
0x40016024 C   FIELD 27w01 MCKEN: Master clock generation enable
0x40016028 B  REGISTER CR2B: Configuration register 2
0x40016028 C   FIELD 00w03 FTH (rw): FIFO threshold. This bit is set and cleared by software.
0x40016028 C   FIELD 03w01 FFLUSH (wo): FIFO flush. This bit is set by software. It is always read as 0. This bit should be configured when the SAI is disabled.
0x40016028 C   FIELD 04w01 TRIS (rw): Tristate management on data line. This bit is set and cleared by software. It is meaningful only if the audio block is configured as a transmitter. This bit is not used when the audio block is configured in SPDIF mode. It should be configured when SAI is disabled. Refer to Section: Output data line management on an inactive slot for more details.
0x40016028 C   FIELD 05w01 MUTE (rw): Mute. This bit is set and cleared by software. It is meaningful only when the audio block operates as a transmitter. The MUTE value is linked to value of MUTEVAL if the number of slots is lower or equal to 2, or equal to 0 if it is greater than 2. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks.
0x40016028 C   FIELD 06w01 MUTEVAL (rw): Mute value. This bit is set and cleared by software.It must be written before enabling the audio block: SAIXEN. This bit is meaningful only when the audio block operates as a transmitter, the number of slots is lower or equal to 2 and the MUTE bit is set. If more slots are declared, the bit value sent during the transmission in mute mode is equal to 0, whatever the value of MUTEVAL. if the number of slot is lower or equal to 2 and MUTEVAL = 1, the MUTE value transmitted for each slot is the one sent during the previous frame. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks.
0x40016028 C   FIELD 07w06 MUTECNT (rw): Mute counter. These bits are set and cleared by software. They are used only in reception mode. The value set in these bits is compared to the number of consecutive mute frames detected in reception. When the number of mute frames is equal to this value, the flag MUTEDET will be set and an interrupt will be generated if bit MUTEDETIE is set. Refer to Section: Mute mode for more details.
0x40016028 C   FIELD 13w01 CPL (rw): Complement bit. This bit is set and cleared by software. It defines the type of complement to be used for companding mode Note: This bit has effect only when the companding mode is -Law algorithm or A-Law algorithm.
0x40016028 C   FIELD 14w02 COMP (rw): Companding mode. These bits are set and cleared by software. The -Law and the A-Law log are a part of the CCITT G.711 recommendation, the type of complement that will be used depends on CPL bit. The data expansion or data compression are determined by the state of bit MODE[0]. The data compression is applied if the audio block is configured as a transmitter. The data expansion is automatically applied when the audio block is configured as a receiver. Refer to Section: Companding mode for more details. Note: Companding mode is applicable only when TDM is selected.
0x4001602C B  REGISTER FRCRB: This register has no meaning in AC97 and SPDIF audio protocol
0x4001602C C   FIELD 00w08 FRL (rw): Frame length. These bits are set and cleared by software. They define the audio frame length expressed in number of SCK clock cycles: the number of bits in the frame is equal to FRL[7:0] + 1. The minimum number of bits to transfer in an audio frame must be equal to 8, otherwise the audio block will behaves in an unexpected way. This is the case when the data size is 8 bits and only one slot 0 is defined in NBSLOT[4:0] of SAI_xSLOTR register (NBSLOT[3:0] = 0000). In master mode, if the master clock (available on MCLK_x pin) is used, the frame length should be aligned with a number equal to a power of 2, ranging from 8 to 256. When the master clock is not used (NODIV = 1), it is recommended to program the frame length to an value ranging from 8 to 256. These bits are meaningless and are not used in AC97 or SPDIF audio block configuration.
0x4001602C C   FIELD 08w07 FSALL (rw): Frame synchronization active level length. These bits are set and cleared by software. They specify the length in number of bit clock (SCK) + 1 (FSALL[6:0] + 1) of the active level of the FS signal in the audio frame These bits are meaningless and are not used in AC97 or SPDIF audio block configuration. They must be configured when the audio block is disabled.
0x4001602C C   FIELD 16w01 FSDEF (ro): Frame synchronization definition. This bit is set and cleared by software. When the bit is set, the number of slots defined in the SAI_xSLOTR register has to be even. It means that half of this number of slots will be dedicated to the left channel and the other slots for the right channel (e.g: this bit has to be set for I2S or MSB/LSB-justified protocols...). This bit is meaningless and is not used in AC97 or SPDIF audio block configuration. It must be configured when the audio block is disabled.
0x4001602C C   FIELD 17w01 FSPOL (rw): Frame synchronization polarity. This bit is set and cleared by software. It is used to configure the level of the start of frame on the FS signal. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled.
0x4001602C C   FIELD 18w01 FSOFF (rw): Frame synchronization offset. This bit is set and cleared by software. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled.
0x40016030 B  REGISTER SLOTRB (rw): This register has no meaning in AC97 and SPDIF audio protocol
0x40016030 C   FIELD 00w05 FBOFF: First bit offset These bits are set and cleared by software. The value set in this bitfield defines the position of the first data transfer bit in the slot. It represents an offset value. In transmission mode, the bits outside the data field are forced to 0. In reception mode, the extra received bits are discarded. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x40016030 C   FIELD 06w02 SLOTSZ: Slot size This bits is set and cleared by software. The slot size must be higher or equal to the data size. If this condition is not respected, the behavior of the SAI will be undetermined. Refer to Section: Output data line management on an inactive slot for information on how to drive SD line. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x40016030 C   FIELD 08w04 NBSLOT: Number of slots in an audio frame. These bits are set and cleared by software. The value set in this bitfield represents the number of slots + 1 in the audio frame (including the number of inactive slots). The maximum number of slots is 16. The number of slots should be even if FSDEF bit in the SAI_xFRCR register is set. The number of slots must be configured when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x40016030 C   FIELD 16w16 SLOTEN: Slot enable. These bits are set and cleared by software. Each SLOTEN bit corresponds to a slot position from 0 to 15 (maximum 16 slots). The slot must be enabled when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x40016034 B  REGISTER IMB (rw): Interrupt mask register 2
0x40016034 C   FIELD 00w01 OVRUDRIE: Overrun/underrun interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the OVRUDR bit in the SAI_xSR register is set.
0x40016034 C   FIELD 01w01 MUTEDETIE: Mute detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the MUTEDET bit in the SAI_xSR register is set. This bit has a meaning only if the audio block is configured in receiver mode.
0x40016034 C   FIELD 02w01 WCKCFGIE: Wrong clock configuration interrupt enable. This bit is set and cleared by software. This bit is taken into account only if the audio block is configured as a master (MODE[1] = 0) and NODIV = 0. It generates an interrupt if the WCKCFG flag in the SAI_xSR register is set. Note: This bit is used only in TDM mode and is meaningless in other modes.
0x40016034 C   FIELD 03w01 FREQIE: FIFO request interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the FREQ bit in the SAI_xSR register is set. Since the audio block defaults to operate as a transmitter after reset, the MODE bit must be configured before setting FREQIE to avoid a parasitic interruption in receiver mode,
0x40016034 C   FIELD 04w01 CNRDYIE: Codec not ready interrupt enable (AC97). This bit is set and cleared by software. When the interrupt is enabled, the audio block detects in the slot 0 (tag0) of the AC97 frame if the Codec connected to this line is ready or not. If it is not ready, the CNRDY flag in the SAI_xSR register is set and an interruption i generated. This bit has a meaning only if the AC97 mode is selected through PRTCFG[1:0] bits and the audio block is operates as a receiver.
0x40016034 C   FIELD 05w01 AFSDETIE: Anticipated frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the AFSDET bit in the SAI_xSR register is set. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master.
0x40016034 C   FIELD 06w01 LFSDETIE: Late frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the LFSDET bit is set in the SAI_xSR register. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master.
0x40016038 B  REGISTER SRB (ro): Status register
0x40016038 C   FIELD 00w01 OVRUDR: Overrun / underrun. This bit is read only. The overrun and underrun conditions can occur only when the audio block is configured as a receiver and a transmitter, respectively. It can generate an interrupt if OVRUDRIE bit is set in SAI_xIM register. This flag is cleared when the software sets COVRUDR bit in SAI_xCLRFR register.
0x40016038 C   FIELD 01w01 MUTEDET: Mute detection. This bit is read only. This flag is set if consecutive 0 values are received in each slot of a given audio frame and for a consecutive number of audio frames (set in the MUTECNT bit in the SAI_xCR2 register). It can generate an interrupt if MUTEDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets bit CMUTEDET in the SAI_xCLRFR register.
0x40016038 C   FIELD 02w01 WCKCFG: Wrong clock configuration flag. This bit is read only. This bit is used only when the audio block operates in master mode (MODE[1] = 0) and NODIV = 0. It can generate an interrupt if WCKCFGIE bit is set in SAI_xIM register. This flag is cleared when the software sets CWCKCFG bit in SAI_xCLRFR register.
0x40016038 C   FIELD 03w01 FREQ: FIFO request. This bit is read only. The request depends on the audio block configuration: If the block is configured in transmission mode, the FIFO request is related to a write request operation in the SAI_xDR. If the block configured in reception, the FIFO request related to a read request operation from the SAI_xDR. This flag can generate an interrupt if FREQIE bit is set in SAI_xIM register.
0x40016038 C   FIELD 04w01 CNRDY: Codec not ready. This bit is read only. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register and configured in receiver mode. It can generate an interrupt if CNRDYIE bit is set in SAI_xIM register. This flag is cleared when the software sets CCNRDY bit in SAI_xCLRFR register.
0x40016038 C   FIELD 05w01 AFSDET: Anticipated frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97or SPDIF mode. It can generate an interrupt if AFSDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets CAFSDET bit in SAI_xCLRFR register.
0x40016038 C   FIELD 06w01 LFSDET: Late frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97 or SPDIF mode. It can generate an interrupt if LFSDETIE bit is set in the SAI_xIM register. This flag is cleared when the software sets bit CLFSDET in SAI_xCLRFR register
0x40016038 C   FIELD 16w03 FLVL: FIFO level threshold. This bit is read only. The FIFO level threshold flag is managed only by hardware and its setting depends on SAI block configuration (transmitter or receiver mode). If the SAI block is configured as transmitter: If SAI block is configured as receiver:
0x4001603C B  REGISTER CLRFRB (wo): Clear flag register
0x4001603C C   FIELD 00w01 COVRUDR: Clear overrun / underrun. This bit is write only. Programming this bit to 1 clears the OVRUDR flag in the SAI_xSR register. Reading this bit always returns the value 0.
0x4001603C C   FIELD 01w01 CMUTEDET: Mute detection flag. This bit is write only. Programming this bit to 1 clears the MUTEDET flag in the SAI_xSR register. Reading this bit always returns the value 0.
0x4001603C C   FIELD 02w01 CWCKCFG: Clear wrong clock configuration flag. This bit is write only. Programming this bit to 1 clears the WCKCFG flag in the SAI_xSR register. This bit is used only when the audio block is set as master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1 register. Reading this bit always returns the value 0.
0x4001603C C   FIELD 04w01 CCNRDY: Clear Codec not ready flag. This bit is write only. Programming this bit to 1 clears the CNRDY flag in the SAI_xSR register. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register. Reading this bit always returns the value 0.
0x4001603C C   FIELD 05w01 CAFSDET: Clear anticipated frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the AFSDET flag in the SAI_xSR register. It is not used in AC97or SPDIF mode. Reading this bit always returns the value 0.
0x4001603C C   FIELD 06w01 CLFSDET: Clear late frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the LFSDET flag in the SAI_xSR register. This bit is not used in AC97or SPDIF mode Reading this bit always returns the value 0.
0x40016040 B  REGISTER DRB (rw): Data register
0x40016040 C   FIELD 00w32 DATA: Data A write to this register loads the FIFO provided the FIFO is not full. A read from this register empties the FIFO if the FIFO is not empty.
0x40016044 B  REGISTER PDMCR (rw): PDM control register
0x40016044 C   FIELD 00w01 PDMEN: PDM enable
0x40016044 C   FIELD 04w02 MICNBR: Number of microphones
0x40016044 C   FIELD 08w01 CKEN1: Clock enable of bitstream clock number 1
0x40016044 C   FIELD 09w01 CKEN2: Clock enable of bitstream clock number 2
0x40016044 C   FIELD 10w01 CKEN3: Clock enable of bitstream clock number 3
0x40016044 C   FIELD 11w01 CKEN4: Clock enable of bitstream clock number 4
0x40016048 B  REGISTER PDMDLY (rw): PDM delay register
0x40016048 C   FIELD 00w03 DLYM1L: Delay line adjust for first microphone of pair 1
0x40016048 C   FIELD 04w03 DLYM1R: Delay line adjust for second microphone of pair 1
0x40016048 C   FIELD 08w03 DLYM2L: Delay line adjust for first microphone of pair 2
0x40016048 C   FIELD 12w03 DLYM2R: Delay line adjust for second microphone of pair 2
0x40016048 C   FIELD 16w03 DLYM3L: Delay line adjust for first microphone of pair 3
0x40016048 C   FIELD 20w03 DLYM3R: Delay line adjust for second microphone of pair 3
0x40016048 C   FIELD 24w03 DLYM4L: Delay line adjust for first microphone of pair 4
0x40016048 C   FIELD 28w03 DLYM4R: Delay line adjust for second microphone of pair 4
0x40017000 A PERIPHERAL DFSDM
0x40017000 B  CLUSTER CH0: DFSDM Channel cluster: contains CH?CFGR1, CH?CFGR2, CH?AWSCDR, CH?WDATR and CH?DATINR registers
0x40017000 B  REGISTER CFGR10 (rw): channel configuration y register
0x40017000 C   FIELD 00w02 SITP: SITP
0x40017000 C   FIELD 02w02 SPICKSEL: SPICKSEL
0x40017000 C   FIELD 05w01 SCDEN: SCDEN
0x40017000 C   FIELD 06w01 CKABEN: CKABEN
0x40017000 C   FIELD 07w01 CHEN: CHEN
0x40017000 C   FIELD 08w01 CHINSEL: CHINSEL
0x40017000 C   FIELD 12w02 DATMPX: DATMPX
0x40017000 C   FIELD 14w02 DATPACK: DATPACK
0x40017000 C   FIELD 16w08 CKOUTDIV: CKOUTDIV
0x40017000 C   FIELD 30w01 CKOUTSRC: CKOUTSRC
0x40017000 C   FIELD 31w01 DFSDMEN: DFSDMEN
0x40017004 B  REGISTER CFGR20 (rw): channel configuration y register
0x40017004 C   FIELD 03w05 DTRBS: DTRBS
0x40017004 C   FIELD 08w24 OFFSET: OFFSET
0x40017008 B  REGISTER AWSCDR0 (rw): analog watchdog and short-circuit detector register
0x40017008 C   FIELD 00w08 SCDT: SCDT
0x40017008 C   FIELD 12w04 BKSCD: BKSCD
0x40017008 C   FIELD 16w05 AWFOSR: AWFOSR
0x40017008 C   FIELD 22w02 AWFORD: AWFORD
0x4001700C B  REGISTER WDATR0 (rw): channel watchdog filter data register
0x4001700C C   FIELD 00w16 WDATA: WDATA
0x40017010 B  REGISTER DATINR0 (rw): channel data input register
0x40017010 C   FIELD 00w16 INDAT0: INDAT0
0x40017010 C   FIELD 16w16 INDAT1: INDAT1
0x40017020 B  CLUSTER CH1: DFSDM Channel cluster: contains CH?CFGR1, CH?CFGR2, CH?AWSCDR, CH?WDATR and CH?DATINR registers
0x40017020 B  REGISTER CFGR11 (rw): channel configuration y register
0x40017020 C   FIELD 00w02 SITP: SITP
0x40017020 C   FIELD 02w02 SPICKSEL: SPICKSEL
0x40017020 C   FIELD 05w01 SCDEN: SCDEN
0x40017020 C   FIELD 06w01 CKABEN: CKABEN
0x40017020 C   FIELD 07w01 CHEN: CHEN
0x40017020 C   FIELD 08w01 CHINSEL: CHINSEL
0x40017020 C   FIELD 12w02 DATMPX: DATMPX
0x40017020 C   FIELD 14w02 DATPACK: DATPACK
0x40017020 C   FIELD 16w08 CKOUTDIV: CKOUTDIV
0x40017020 C   FIELD 30w01 CKOUTSRC: CKOUTSRC
0x40017020 C   FIELD 31w01 DFSDMEN: DFSDMEN
0x40017024 B  REGISTER CFGR21 (rw): channel configuration y register
0x40017024 C   FIELD 03w05 DTRBS: DTRBS
0x40017024 C   FIELD 08w24 OFFSET: OFFSET
0x40017028 B  REGISTER AWSCDR1 (rw): analog watchdog and short-circuit detector register
0x40017028 C   FIELD 00w08 SCDT: SCDT
0x40017028 C   FIELD 12w04 BKSCD: BKSCD
0x40017028 C   FIELD 16w05 AWFOSR: AWFOSR
0x40017028 C   FIELD 22w02 AWFORD: AWFORD
0x4001702C B  REGISTER WDATR1 (rw): channel watchdog filter data register
0x4001702C C   FIELD 00w16 WDATA: WDATA
0x40017030 B  REGISTER DATINR1 (rw): channel data input register
0x40017030 C   FIELD 00w16 INDAT0: INDAT0
0x40017030 C   FIELD 16w16 INDAT1: INDAT1
0x40017040 B  CLUSTER CH2: DFSDM Channel cluster: contains CH?CFGR1, CH?CFGR2, CH?AWSCDR, CH?WDATR and CH?DATINR registers
0x40017040 B  REGISTER CFGR12 (rw): channel configuration y register
0x40017040 C   FIELD 00w02 SITP: SITP
0x40017040 C   FIELD 02w02 SPICKSEL: SPICKSEL
0x40017040 C   FIELD 05w01 SCDEN: SCDEN
0x40017040 C   FIELD 06w01 CKABEN: CKABEN
0x40017040 C   FIELD 07w01 CHEN: CHEN
0x40017040 C   FIELD 08w01 CHINSEL: CHINSEL
0x40017040 C   FIELD 12w02 DATMPX: DATMPX
0x40017040 C   FIELD 14w02 DATPACK: DATPACK
0x40017040 C   FIELD 16w08 CKOUTDIV: CKOUTDIV
0x40017040 C   FIELD 30w01 CKOUTSRC: CKOUTSRC
0x40017040 C   FIELD 31w01 DFSDMEN: DFSDMEN
0x40017044 B  REGISTER CFGR22 (rw): channel configuration y register
0x40017044 C   FIELD 03w05 DTRBS: DTRBS
0x40017044 C   FIELD 08w24 OFFSET: OFFSET
0x40017048 B  REGISTER AWSCDR2 (rw): analog watchdog and short-circuit detector register
0x40017048 C   FIELD 00w08 SCDT: SCDT
0x40017048 C   FIELD 12w04 BKSCD: BKSCD
0x40017048 C   FIELD 16w05 AWFOSR: AWFOSR
0x40017048 C   FIELD 22w02 AWFORD: AWFORD
0x4001704C B  REGISTER WDATR2 (rw): channel watchdog filter data register
0x4001704C C   FIELD 00w16 WDATA: WDATA
0x40017050 B  REGISTER DATINR2 (rw): channel data input register
0x40017050 C   FIELD 00w16 INDAT0: INDAT0
0x40017050 C   FIELD 16w16 INDAT1: INDAT1
0x40017060 B  CLUSTER CH3: DFSDM Channel cluster: contains CH?CFGR1, CH?CFGR2, CH?AWSCDR, CH?WDATR and CH?DATINR registers
0x40017060 B  REGISTER CFGR13 (rw): channel configuration y register
0x40017060 C   FIELD 00w02 SITP: SITP
0x40017060 C   FIELD 02w02 SPICKSEL: SPICKSEL
0x40017060 C   FIELD 05w01 SCDEN: SCDEN
0x40017060 C   FIELD 06w01 CKABEN: CKABEN
0x40017060 C   FIELD 07w01 CHEN: CHEN
0x40017060 C   FIELD 08w01 CHINSEL: CHINSEL
0x40017060 C   FIELD 12w02 DATMPX: DATMPX
0x40017060 C   FIELD 14w02 DATPACK: DATPACK
0x40017060 C   FIELD 16w08 CKOUTDIV: CKOUTDIV
0x40017060 C   FIELD 30w01 CKOUTSRC: CKOUTSRC
0x40017060 C   FIELD 31w01 DFSDMEN: DFSDMEN
0x40017064 B  REGISTER CFGR23 (rw): channel configuration y register
0x40017064 C   FIELD 03w05 DTRBS: DTRBS
0x40017064 C   FIELD 08w24 OFFSET: OFFSET
0x40017068 B  REGISTER AWSCDR3 (rw): analog watchdog and short-circuit detector register
0x40017068 C   FIELD 00w08 SCDT: SCDT
0x40017068 C   FIELD 12w04 BKSCD: BKSCD
0x40017068 C   FIELD 16w05 AWFOSR: AWFOSR
0x40017068 C   FIELD 22w02 AWFORD: AWFORD
0x4001706C B  REGISTER WDATR3 (rw): channel watchdog filter data register
0x4001706C C   FIELD 00w16 WDATA: WDATA
0x40017070 B  REGISTER DATINR3 (rw): channel data input register
0x40017070 C   FIELD 00w16 INDAT0: INDAT0
0x40017070 C   FIELD 16w16 INDAT1: INDAT1
0x40017080 B  CLUSTER CH4: DFSDM Channel cluster: contains CH?CFGR1, CH?CFGR2, CH?AWSCDR, CH?WDATR and CH?DATINR registers
0x40017080 B  REGISTER CFGR14 (rw): channel configuration y register
0x40017080 C   FIELD 00w02 SITP: SITP
0x40017080 C   FIELD 02w02 SPICKSEL: SPICKSEL
0x40017080 C   FIELD 05w01 SCDEN: SCDEN
0x40017080 C   FIELD 06w01 CKABEN: CKABEN
0x40017080 C   FIELD 07w01 CHEN: CHEN
0x40017080 C   FIELD 08w01 CHINSEL: CHINSEL
0x40017080 C   FIELD 12w02 DATMPX: DATMPX
0x40017080 C   FIELD 14w02 DATPACK: DATPACK
0x40017080 C   FIELD 16w08 CKOUTDIV: CKOUTDIV
0x40017080 C   FIELD 30w01 CKOUTSRC: CKOUTSRC
0x40017080 C   FIELD 31w01 DFSDMEN: DFSDMEN
0x40017084 B  REGISTER CFGR24 (rw): channel configuration y register
0x40017084 C   FIELD 03w05 DTRBS: DTRBS
0x40017084 C   FIELD 08w24 OFFSET: OFFSET
0x40017088 B  REGISTER AWSCDR4 (rw): analog watchdog and short-circuit detector register
0x40017088 C   FIELD 00w08 SCDT: SCDT
0x40017088 C   FIELD 12w04 BKSCD: BKSCD
0x40017088 C   FIELD 16w05 AWFOSR: AWFOSR
0x40017088 C   FIELD 22w02 AWFORD: AWFORD
0x4001708C B  REGISTER WDATR4 (rw): channel watchdog filter data register
0x4001708C C   FIELD 00w16 WDATA: WDATA
0x40017090 B  REGISTER DATINR4 (rw): channel data input register
0x40017090 C   FIELD 00w16 INDAT0: INDAT0
0x40017090 C   FIELD 16w16 INDAT1: INDAT1
0x400170A0 B  CLUSTER CH5: DFSDM Channel cluster: contains CH?CFGR1, CH?CFGR2, CH?AWSCDR, CH?WDATR and CH?DATINR registers
0x400170A0 B  REGISTER CFGR15 (rw): channel configuration y register
0x400170A0 C   FIELD 00w02 SITP: SITP
0x400170A0 C   FIELD 02w02 SPICKSEL: SPICKSEL
0x400170A0 C   FIELD 05w01 SCDEN: SCDEN
0x400170A0 C   FIELD 06w01 CKABEN: CKABEN
0x400170A0 C   FIELD 07w01 CHEN: CHEN
0x400170A0 C   FIELD 08w01 CHINSEL: CHINSEL
0x400170A0 C   FIELD 12w02 DATMPX: DATMPX
0x400170A0 C   FIELD 14w02 DATPACK: DATPACK
0x400170A0 C   FIELD 16w08 CKOUTDIV: CKOUTDIV
0x400170A0 C   FIELD 30w01 CKOUTSRC: CKOUTSRC
0x400170A0 C   FIELD 31w01 DFSDMEN: DFSDMEN
0x400170A4 B  REGISTER CFGR25 (rw): channel configuration y register
0x400170A4 C   FIELD 03w05 DTRBS: DTRBS
0x400170A4 C   FIELD 08w24 OFFSET: OFFSET
0x400170A8 B  REGISTER AWSCDR5 (rw): analog watchdog and short-circuit detector register
0x400170A8 C   FIELD 00w08 SCDT: SCDT
0x400170A8 C   FIELD 12w04 BKSCD: BKSCD
0x400170A8 C   FIELD 16w05 AWFOSR: AWFOSR
0x400170A8 C   FIELD 22w02 AWFORD: AWFORD
0x400170AC B  REGISTER WDATR5 (rw): channel watchdog filter data register
0x400170AC C   FIELD 00w16 WDATA: WDATA
0x400170B0 B  REGISTER DATINR5 (rw): channel data input register
0x400170B0 C   FIELD 00w16 INDAT0: INDAT0
0x400170B0 C   FIELD 16w16 INDAT1: INDAT1
0x400170C0 B  CLUSTER CH6: DFSDM Channel cluster: contains CH?CFGR1, CH?CFGR2, CH?AWSCDR, CH?WDATR and CH?DATINR registers
0x400170C0 B  REGISTER CFGR16 (rw): channel configuration y register
0x400170C0 C   FIELD 00w02 SITP: SITP
0x400170C0 C   FIELD 02w02 SPICKSEL: SPICKSEL
0x400170C0 C   FIELD 05w01 SCDEN: SCDEN
0x400170C0 C   FIELD 06w01 CKABEN: CKABEN
0x400170C0 C   FIELD 07w01 CHEN: CHEN
0x400170C0 C   FIELD 08w01 CHINSEL: CHINSEL
0x400170C0 C   FIELD 12w02 DATMPX: DATMPX
0x400170C0 C   FIELD 14w02 DATPACK: DATPACK
0x400170C0 C   FIELD 16w08 CKOUTDIV: CKOUTDIV
0x400170C0 C   FIELD 30w01 CKOUTSRC: CKOUTSRC
0x400170C0 C   FIELD 31w01 DFSDMEN: DFSDMEN
0x400170C4 B  REGISTER CFGR26 (rw): channel configuration y register
0x400170C4 C   FIELD 03w05 DTRBS: DTRBS
0x400170C4 C   FIELD 08w24 OFFSET: OFFSET
0x400170C8 B  REGISTER AWSCDR6 (rw): analog watchdog and short-circuit detector register
0x400170C8 C   FIELD 00w08 SCDT: SCDT
0x400170C8 C   FIELD 12w04 BKSCD: BKSCD
0x400170C8 C   FIELD 16w05 AWFOSR: AWFOSR
0x400170C8 C   FIELD 22w02 AWFORD: AWFORD
0x400170CC B  REGISTER WDATR6 (rw): channel watchdog filter data register
0x400170CC C   FIELD 00w16 WDATA: WDATA
0x400170D0 B  REGISTER DATINR6 (rw): channel data input register
0x400170D0 C   FIELD 00w16 INDAT0: INDAT0
0x400170D0 C   FIELD 16w16 INDAT1: INDAT1
0x400170E0 B  CLUSTER CH7: DFSDM Channel cluster: contains CH?CFGR1, CH?CFGR2, CH?AWSCDR, CH?WDATR and CH?DATINR registers
0x400170E0 B  REGISTER CFGR17 (rw): channel configuration y register
0x400170E0 C   FIELD 00w02 SITP: SITP
0x400170E0 C   FIELD 02w02 SPICKSEL: SPICKSEL
0x400170E0 C   FIELD 05w01 SCDEN: SCDEN
0x400170E0 C   FIELD 06w01 CKABEN: CKABEN
0x400170E0 C   FIELD 07w01 CHEN: CHEN
0x400170E0 C   FIELD 08w01 CHINSEL: CHINSEL
0x400170E0 C   FIELD 12w02 DATMPX: DATMPX
0x400170E0 C   FIELD 14w02 DATPACK: DATPACK
0x400170E0 C   FIELD 16w08 CKOUTDIV: CKOUTDIV
0x400170E0 C   FIELD 30w01 CKOUTSRC: CKOUTSRC
0x400170E0 C   FIELD 31w01 DFSDMEN: DFSDMEN
0x400170E4 B  REGISTER CFGR27 (rw): channel configuration y register
0x400170E4 C   FIELD 03w05 DTRBS: DTRBS
0x400170E4 C   FIELD 08w24 OFFSET: OFFSET
0x400170E8 B  REGISTER AWSCDR7 (rw): analog watchdog and short-circuit detector register
0x400170E8 C   FIELD 00w08 SCDT: SCDT
0x400170E8 C   FIELD 12w04 BKSCD: BKSCD
0x400170E8 C   FIELD 16w05 AWFOSR: AWFOSR
0x400170E8 C   FIELD 22w02 AWFORD: AWFORD
0x400170EC B  REGISTER WDATR7 (rw): channel watchdog filter data register
0x400170EC C   FIELD 00w16 WDATA: WDATA
0x400170F0 B  REGISTER DATINR7 (rw): channel data input register
0x400170F0 C   FIELD 00w16 INDAT0: INDAT0
0x400170F0 C   FIELD 16w16 INDAT1: INDAT1
0x40017100 B  CLUSTER FLT0: Cluster FLT0, containing FLT?CR1, FLT?CR2, FLT?ISR, FLT?ICR, FLT?JCHGR, FLT?FCR, FLT?JDATAR, FLT?RDATAR, FLT?AWHTR, FLT?AWLTR, FLT?AWSR, FLT?AWCFR, FLT?EXMAX, FLT?EXMIN, FLT?CNVTIMR
0x40017100 B  REGISTER CR10 (rw): control register 1
0x40017100 C   FIELD 00w01 DFEN: DFSDM enable
0x40017100 C   FIELD 01w01 JSWSTART: Start a conversion of the injected group of channels
0x40017100 C   FIELD 03w01 JSYNC: Launch an injected conversion synchronously with the DFSDM0 JSWSTART trigger
0x40017100 C   FIELD 04w01 JSCAN: Scanning conversion mode for injected conversions
0x40017100 C   FIELD 05w01 JDMAEN: DMA channel enabled to read data for the injected channel group
0x40017100 C   FIELD 08w03 JEXTSEL: Trigger signal selection for launching injected conversions
0x40017100 C   FIELD 13w02 JEXTEN: Trigger enable and trigger edge selection for injected conversions
0x40017100 C   FIELD 17w01 RSWSTART: Software start of a conversion on the regular channel
0x40017100 C   FIELD 18w01 RCONT: Continuous mode selection for regular conversions
0x40017100 C   FIELD 19w01 RSYNC: Launch regular conversion synchronously with DFSDM0
0x40017100 C   FIELD 21w01 RDMAEN: DMA channel enabled to read data for the regular conversion
0x40017100 C   FIELD 24w03 RCH: Regular channel selection
0x40017100 C   FIELD 29w01 FAST: Fast conversion mode selection for regular conversions
0x40017100 C   FIELD 30w01 AWFSEL: Analog watchdog fast mode select
0x40017104 B  REGISTER CR20 (rw): control register 2
0x40017104 C   FIELD 00w01 JEOCIE: Injected end of conversion interrupt enable
0x40017104 C   FIELD 01w01 REOCIE: Regular end of conversion interrupt enable
0x40017104 C   FIELD 02w01 JOVRIE: Injected data overrun interrupt enable
0x40017104 C   FIELD 03w01 ROVRIE: Regular data overrun interrupt enable
0x40017104 C   FIELD 04w01 AWDIE: Analog watchdog interrupt enable
0x40017104 C   FIELD 05w01 SCDIE: Short-circuit detector interrupt enable
0x40017104 C   FIELD 06w01 CKABIE: Clock absence interrupt enable
0x40017104 C   FIELD 08w08 EXCH: Extremes detector channel selection
0x40017104 C   FIELD 16w08 AWDCH: Analog watchdog channel selection
0x40017108 B  REGISTER ISR0 (ro): interrupt and status register
0x40017108 C   FIELD 00w01 JEOCF: End of injected conversion flag
0x40017108 C   FIELD 01w01 REOCF: End of regular conversion flag
0x40017108 C   FIELD 02w01 JOVRF: Injected conversion overrun flag
0x40017108 C   FIELD 03w01 ROVRF: Regular conversion overrun flag
0x40017108 C   FIELD 04w01 AWDF: Analog watchdog
0x40017108 C   FIELD 13w01 JCIP: Injected conversion in progress status
0x40017108 C   FIELD 14w01 RCIP: Regular conversion in progress status
0x40017108 C   FIELD 16w08 CKABF: Clock absence flag
0x40017108 C   FIELD 24w08 SCDF: short-circuit detector flag
0x4001710C B  REGISTER ICR0 (rw): interrupt flag clear register
0x4001710C C   FIELD 02w01 CLRJOVRF: Clear the injected conversion overrun flag
0x4001710C C   FIELD 03w01 CLRROVRF: Clear the regular conversion overrun flag
0x4001710C C   FIELD 16w08 CLRCKABF: Clear the clock absence flag
0x4001710C C   FIELD 24w08 CLRSCDF: Clear the short-circuit detector flag
0x40017110 B  REGISTER JCHGR0 (rw): injected channel group selection register
0x40017110 C   FIELD 00w08 JCHG: Injected channel group selection
0x40017114 B  REGISTER FCR0 (rw): filter control register
0x40017114 C   FIELD 00w08 IOSR: Integrator oversampling ratio (averaging length)
0x40017114 C   FIELD 16w10 FOSR: Sinc filter oversampling ratio (decimation rate)
0x40017114 C   FIELD 29w03 FORD: Sinc filter order
0x40017118 B  REGISTER JDATAR0 (ro): data register for injected group
0x40017118 C   FIELD 00w03 JDATACH: Injected channel most recently converted
0x40017118 C   FIELD 08w24 JDATA: Injected group conversion data
0x4001711C B  REGISTER RDATAR0 (ro): data register for the regular channel
0x4001711C C   FIELD 00w03 RDATACH: Regular channel most recently converted
0x4001711C C   FIELD 04w01 RPEND: Regular channel pending data
0x4001711C C   FIELD 08w24 RDATA: Regular channel conversion data
0x40017120 B  REGISTER AWHTR0 (rw): analog watchdog high threshold register
0x40017120 C   FIELD 00w04 BKAWH: Break signal assignment to analog watchdog high threshold event
0x40017120 C   FIELD 08w24 AWHT: Analog watchdog high threshold
0x40017124 B  REGISTER AWLTR0 (rw): analog watchdog low threshold register
0x40017124 C   FIELD 00w04 BKAWL: Break signal assignment to analog watchdog low threshold event
0x40017124 C   FIELD 08w24 AWLT: Analog watchdog low threshold
0x40017128 B  REGISTER AWSR0 (ro): analog watchdog status register
0x40017128 C   FIELD 00w08 AWLTF: Analog watchdog low threshold flag
0x40017128 C   FIELD 08w08 AWHTF: Analog watchdog high threshold flag
0x4001712C B  REGISTER AWCFR0 (rw): analog watchdog clear flag register
0x4001712C C   FIELD 00w08 CLRAWLTF: Clear the analog watchdog low threshold flag
0x4001712C C   FIELD 08w08 CLRAWHTF: Clear the analog watchdog high threshold flag
0x40017130 B  REGISTER EXMAX0 (ro): Extremes detector maximum register
0x40017130 C   FIELD 00w03 EXMAXCH: Extremes detector maximum data channel
0x40017130 C   FIELD 08w24 EXMAX: Extremes detector maximum value
0x40017134 B  REGISTER EXMIN0 (ro): Extremes detector minimum register
0x40017134 C   FIELD 00w03 EXMINCH: Extremes detector minimum data channel
0x40017134 C   FIELD 08w24 EXMIN: EXMIN
0x40017138 B  REGISTER CNVTIMR0 (ro): conversion timer register
0x40017138 C   FIELD 04w28 CNVCNT: 28-bit timer counting conversion time t = CNVCNT[27:0] / fDFSDM_CKIN
0x40017180 B  CLUSTER FLT1: Cluster FLT1, containing FLT?CR1, FLT?CR2, FLT?ISR, FLT?ICR, FLT?JCHGR, FLT?FCR, FLT?JDATAR, FLT?RDATAR, FLT?AWHTR, FLT?AWLTR, FLT?AWSR, FLT?AWCFR, FLT?EXMAX, FLT?EXMIN, FLT?CNVTIMR
0x40017180 B  REGISTER CR11 (rw): control register 1
0x40017180 C   FIELD 00w01 DFEN: DFSDM enable
0x40017180 C   FIELD 01w01 JSWSTART: Start a conversion of the injected group of channels
0x40017180 C   FIELD 03w01 JSYNC: Launch an injected conversion synchronously with the DFSDM0 JSWSTART trigger
0x40017180 C   FIELD 04w01 JSCAN: Scanning conversion mode for injected conversions
0x40017180 C   FIELD 05w01 JDMAEN: DMA channel enabled to read data for the injected channel group
0x40017180 C   FIELD 08w03 JEXTSEL: Trigger signal selection for launching injected conversions
0x40017180 C   FIELD 13w02 JEXTEN: Trigger enable and trigger edge selection for injected conversions
0x40017180 C   FIELD 17w01 RSWSTART: Software start of a conversion on the regular channel
0x40017180 C   FIELD 18w01 RCONT: Continuous mode selection for regular conversions
0x40017180 C   FIELD 19w01 RSYNC: Launch regular conversion synchronously with DFSDM0
0x40017180 C   FIELD 21w01 RDMAEN: DMA channel enabled to read data for the regular conversion
0x40017180 C   FIELD 24w03 RCH: Regular channel selection
0x40017180 C   FIELD 29w01 FAST: Fast conversion mode selection for regular conversions
0x40017180 C   FIELD 30w01 AWFSEL: Analog watchdog fast mode select
0x40017184 B  REGISTER CR21 (rw): control register 2
0x40017184 C   FIELD 00w01 JEOCIE: Injected end of conversion interrupt enable
0x40017184 C   FIELD 01w01 REOCIE: Regular end of conversion interrupt enable
0x40017184 C   FIELD 02w01 JOVRIE: Injected data overrun interrupt enable
0x40017184 C   FIELD 03w01 ROVRIE: Regular data overrun interrupt enable
0x40017184 C   FIELD 04w01 AWDIE: Analog watchdog interrupt enable
0x40017184 C   FIELD 05w01 SCDIE: Short-circuit detector interrupt enable
0x40017184 C   FIELD 06w01 CKABIE: Clock absence interrupt enable
0x40017184 C   FIELD 08w08 EXCH: Extremes detector channel selection
0x40017184 C   FIELD 16w08 AWDCH: Analog watchdog channel selection
0x40017188 B  REGISTER ISR1 (ro): interrupt and status register
0x40017188 C   FIELD 00w01 JEOCF: End of injected conversion flag
0x40017188 C   FIELD 01w01 REOCF: End of regular conversion flag
0x40017188 C   FIELD 02w01 JOVRF: Injected conversion overrun flag
0x40017188 C   FIELD 03w01 ROVRF: Regular conversion overrun flag
0x40017188 C   FIELD 04w01 AWDF: Analog watchdog
0x40017188 C   FIELD 13w01 JCIP: Injected conversion in progress status
0x40017188 C   FIELD 14w01 RCIP: Regular conversion in progress status
0x40017188 C   FIELD 16w08 CKABF: Clock absence flag
0x40017188 C   FIELD 24w08 SCDF: short-circuit detector flag
0x4001718C B  REGISTER ICR1 (rw): interrupt flag clear register
0x4001718C C   FIELD 02w01 CLRJOVRF: Clear the injected conversion overrun flag
0x4001718C C   FIELD 03w01 CLRROVRF: Clear the regular conversion overrun flag
0x4001718C C   FIELD 16w08 CLRCKABF: Clear the clock absence flag
0x4001718C C   FIELD 24w08 CLRSCDF: Clear the short-circuit detector flag
0x40017190 B  REGISTER JCHGR1 (rw): injected channel group selection register
0x40017190 C   FIELD 00w08 JCHG: Injected channel group selection
0x40017194 B  REGISTER FCR1 (rw): filter control register
0x40017194 C   FIELD 00w08 IOSR: Integrator oversampling ratio (averaging length)
0x40017194 C   FIELD 16w10 FOSR: Sinc filter oversampling ratio (decimation rate)
0x40017194 C   FIELD 29w03 FORD: Sinc filter order
0x40017198 B  REGISTER JDATAR1 (ro): data register for injected group
0x40017198 C   FIELD 00w03 JDATACH: Injected channel most recently converted
0x40017198 C   FIELD 08w24 JDATA: Injected group conversion data
0x4001719C B  REGISTER RDATAR1 (ro): data register for the regular channel
0x4001719C C   FIELD 00w03 RDATACH: Regular channel most recently converted
0x4001719C C   FIELD 04w01 RPEND: Regular channel pending data
0x4001719C C   FIELD 08w24 RDATA: Regular channel conversion data
0x400171A0 B  REGISTER AWHTR1 (rw): analog watchdog high threshold register
0x400171A0 C   FIELD 00w04 BKAWH: Break signal assignment to analog watchdog high threshold event
0x400171A0 C   FIELD 08w24 AWHT: Analog watchdog high threshold
0x400171A4 B  REGISTER AWLTR1 (rw): analog watchdog low threshold register
0x400171A4 C   FIELD 00w04 BKAWL: Break signal assignment to analog watchdog low threshold event
0x400171A4 C   FIELD 08w24 AWLT: Analog watchdog low threshold
0x400171A8 B  REGISTER AWSR1 (ro): analog watchdog status register
0x400171A8 C   FIELD 00w08 AWLTF: Analog watchdog low threshold flag
0x400171A8 C   FIELD 08w08 AWHTF: Analog watchdog high threshold flag
0x400171AC B  REGISTER AWCFR1 (rw): analog watchdog clear flag register
0x400171AC C   FIELD 00w08 CLRAWLTF: Clear the analog watchdog low threshold flag
0x400171AC C   FIELD 08w08 CLRAWHTF: Clear the analog watchdog high threshold flag
0x400171B0 B  REGISTER EXMAX1 (ro): Extremes detector maximum register
0x400171B0 C   FIELD 00w03 EXMAXCH: Extremes detector maximum data channel
0x400171B0 C   FIELD 08w24 EXMAX: Extremes detector maximum value
0x400171B4 B  REGISTER EXMIN1 (ro): Extremes detector minimum register
0x400171B4 C   FIELD 00w03 EXMINCH: Extremes detector minimum data channel
0x400171B4 C   FIELD 08w24 EXMIN: EXMIN
0x400171B8 B  REGISTER CNVTIMR1 (ro): conversion timer register
0x400171B8 C   FIELD 04w28 CNVCNT: 28-bit timer counting conversion time t = CNVCNT[27:0] / fDFSDM_CKIN
0x40017200 B  CLUSTER FLT2: Cluster FLT2, containing FLT?CR1, FLT?CR2, FLT?ISR, FLT?ICR, FLT?JCHGR, FLT?FCR, FLT?JDATAR, FLT?RDATAR, FLT?AWHTR, FLT?AWLTR, FLT?AWSR, FLT?AWCFR, FLT?EXMAX, FLT?EXMIN, FLT?CNVTIMR
0x40017200 B  REGISTER CR12 (rw): control register 1
0x40017200 C   FIELD 00w01 DFEN: DFSDM enable
0x40017200 C   FIELD 01w01 JSWSTART: Start a conversion of the injected group of channels
0x40017200 C   FIELD 03w01 JSYNC: Launch an injected conversion synchronously with the DFSDM0 JSWSTART trigger
0x40017200 C   FIELD 04w01 JSCAN: Scanning conversion mode for injected conversions
0x40017200 C   FIELD 05w01 JDMAEN: DMA channel enabled to read data for the injected channel group
0x40017200 C   FIELD 08w03 JEXTSEL: Trigger signal selection for launching injected conversions
0x40017200 C   FIELD 13w02 JEXTEN: Trigger enable and trigger edge selection for injected conversions
0x40017200 C   FIELD 17w01 RSWSTART: Software start of a conversion on the regular channel
0x40017200 C   FIELD 18w01 RCONT: Continuous mode selection for regular conversions
0x40017200 C   FIELD 19w01 RSYNC: Launch regular conversion synchronously with DFSDM0
0x40017200 C   FIELD 21w01 RDMAEN: DMA channel enabled to read data for the regular conversion
0x40017200 C   FIELD 24w03 RCH: Regular channel selection
0x40017200 C   FIELD 29w01 FAST: Fast conversion mode selection for regular conversions
0x40017200 C   FIELD 30w01 AWFSEL: Analog watchdog fast mode select
0x40017204 B  REGISTER CR22 (rw): control register 2
0x40017204 C   FIELD 00w01 JEOCIE: Injected end of conversion interrupt enable
0x40017204 C   FIELD 01w01 REOCIE: Regular end of conversion interrupt enable
0x40017204 C   FIELD 02w01 JOVRIE: Injected data overrun interrupt enable
0x40017204 C   FIELD 03w01 ROVRIE: Regular data overrun interrupt enable
0x40017204 C   FIELD 04w01 AWDIE: Analog watchdog interrupt enable
0x40017204 C   FIELD 05w01 SCDIE: Short-circuit detector interrupt enable
0x40017204 C   FIELD 06w01 CKABIE: Clock absence interrupt enable
0x40017204 C   FIELD 08w08 EXCH: Extremes detector channel selection
0x40017204 C   FIELD 16w08 AWDCH: Analog watchdog channel selection
0x40017208 B  REGISTER ISR2 (ro): interrupt and status register
0x40017208 C   FIELD 00w01 JEOCF: End of injected conversion flag
0x40017208 C   FIELD 01w01 REOCF: End of regular conversion flag
0x40017208 C   FIELD 02w01 JOVRF: Injected conversion overrun flag
0x40017208 C   FIELD 03w01 ROVRF: Regular conversion overrun flag
0x40017208 C   FIELD 04w01 AWDF: Analog watchdog
0x40017208 C   FIELD 13w01 JCIP: Injected conversion in progress status
0x40017208 C   FIELD 14w01 RCIP: Regular conversion in progress status
0x40017208 C   FIELD 16w08 CKABF: Clock absence flag
0x40017208 C   FIELD 24w08 SCDF: short-circuit detector flag
0x4001720C B  REGISTER ICR2 (rw): interrupt flag clear register
0x4001720C C   FIELD 02w01 CLRJOVRF: Clear the injected conversion overrun flag
0x4001720C C   FIELD 03w01 CLRROVRF: Clear the regular conversion overrun flag
0x4001720C C   FIELD 16w08 CLRCKABF: Clear the clock absence flag
0x4001720C C   FIELD 24w08 CLRSCDF: Clear the short-circuit detector flag
0x40017210 B  REGISTER JCHGR2 (rw): injected channel group selection register
0x40017210 C   FIELD 00w08 JCHG: Injected channel group selection
0x40017214 B  REGISTER FCR2 (rw): filter control register
0x40017214 C   FIELD 00w08 IOSR: Integrator oversampling ratio (averaging length)
0x40017214 C   FIELD 16w10 FOSR: Sinc filter oversampling ratio (decimation rate)
0x40017214 C   FIELD 29w03 FORD: Sinc filter order
0x40017218 B  REGISTER JDATAR2 (ro): data register for injected group
0x40017218 C   FIELD 00w03 JDATACH: Injected channel most recently converted
0x40017218 C   FIELD 08w24 JDATA: Injected group conversion data
0x4001721C B  REGISTER RDATAR2 (ro): data register for the regular channel
0x4001721C C   FIELD 00w03 RDATACH: Regular channel most recently converted
0x4001721C C   FIELD 04w01 RPEND: Regular channel pending data
0x4001721C C   FIELD 08w24 RDATA: Regular channel conversion data
0x40017220 B  REGISTER AWHTR2 (rw): analog watchdog high threshold register
0x40017220 C   FIELD 00w04 BKAWH: Break signal assignment to analog watchdog high threshold event
0x40017220 C   FIELD 08w24 AWHT: Analog watchdog high threshold
0x40017224 B  REGISTER AWLTR2 (rw): analog watchdog low threshold register
0x40017224 C   FIELD 00w04 BKAWL: Break signal assignment to analog watchdog low threshold event
0x40017224 C   FIELD 08w24 AWLT: Analog watchdog low threshold
0x40017228 B  REGISTER AWSR2 (ro): analog watchdog status register
0x40017228 C   FIELD 00w08 AWLTF: Analog watchdog low threshold flag
0x40017228 C   FIELD 08w08 AWHTF: Analog watchdog high threshold flag
0x4001722C B  REGISTER AWCFR2 (rw): analog watchdog clear flag register
0x4001722C C   FIELD 00w08 CLRAWLTF: Clear the analog watchdog low threshold flag
0x4001722C C   FIELD 08w08 CLRAWHTF: Clear the analog watchdog high threshold flag
0x40017230 B  REGISTER EXMAX2 (ro): Extremes detector maximum register
0x40017230 C   FIELD 00w03 EXMAXCH: Extremes detector maximum data channel
0x40017230 C   FIELD 08w24 EXMAX: Extremes detector maximum value
0x40017234 B  REGISTER EXMIN2 (ro): Extremes detector minimum register
0x40017234 C   FIELD 00w03 EXMINCH: Extremes detector minimum data channel
0x40017234 C   FIELD 08w24 EXMIN: EXMIN
0x40017238 B  REGISTER CNVTIMR2 (ro): conversion timer register
0x40017238 C   FIELD 04w28 CNVCNT: 28-bit timer counting conversion time t = CNVCNT[27:0] / fDFSDM_CKIN
0x40017280 B  CLUSTER FLT3: Cluster FLT3, containing FLT?CR1, FLT?CR2, FLT?ISR, FLT?ICR, FLT?JCHGR, FLT?FCR, FLT?JDATAR, FLT?RDATAR, FLT?AWHTR, FLT?AWLTR, FLT?AWSR, FLT?AWCFR, FLT?EXMAX, FLT?EXMIN, FLT?CNVTIMR
0x40017280 B  REGISTER CR13 (rw): control register 1
0x40017280 C   FIELD 00w01 DFEN: DFSDM enable
0x40017280 C   FIELD 01w01 JSWSTART: Start a conversion of the injected group of channels
0x40017280 C   FIELD 03w01 JSYNC: Launch an injected conversion synchronously with the DFSDM0 JSWSTART trigger
0x40017280 C   FIELD 04w01 JSCAN: Scanning conversion mode for injected conversions
0x40017280 C   FIELD 05w01 JDMAEN: DMA channel enabled to read data for the injected channel group
0x40017280 C   FIELD 08w03 JEXTSEL: Trigger signal selection for launching injected conversions
0x40017280 C   FIELD 13w02 JEXTEN: Trigger enable and trigger edge selection for injected conversions
0x40017280 C   FIELD 17w01 RSWSTART: Software start of a conversion on the regular channel
0x40017280 C   FIELD 18w01 RCONT: Continuous mode selection for regular conversions
0x40017280 C   FIELD 19w01 RSYNC: Launch regular conversion synchronously with DFSDM0
0x40017280 C   FIELD 21w01 RDMAEN: DMA channel enabled to read data for the regular conversion
0x40017280 C   FIELD 24w03 RCH: Regular channel selection
0x40017280 C   FIELD 29w01 FAST: Fast conversion mode selection for regular conversions
0x40017280 C   FIELD 30w01 AWFSEL: Analog watchdog fast mode select
0x40017284 B  REGISTER CR23 (rw): control register 2
0x40017284 C   FIELD 00w01 JEOCIE: Injected end of conversion interrupt enable
0x40017284 C   FIELD 01w01 REOCIE: Regular end of conversion interrupt enable
0x40017284 C   FIELD 02w01 JOVRIE: Injected data overrun interrupt enable
0x40017284 C   FIELD 03w01 ROVRIE: Regular data overrun interrupt enable
0x40017284 C   FIELD 04w01 AWDIE: Analog watchdog interrupt enable
0x40017284 C   FIELD 05w01 SCDIE: Short-circuit detector interrupt enable
0x40017284 C   FIELD 06w01 CKABIE: Clock absence interrupt enable
0x40017284 C   FIELD 08w08 EXCH: Extremes detector channel selection
0x40017284 C   FIELD 16w08 AWDCH: Analog watchdog channel selection
0x40017288 B  REGISTER ISR3 (ro): interrupt and status register
0x40017288 C   FIELD 00w01 JEOCF: End of injected conversion flag
0x40017288 C   FIELD 01w01 REOCF: End of regular conversion flag
0x40017288 C   FIELD 02w01 JOVRF: Injected conversion overrun flag
0x40017288 C   FIELD 03w01 ROVRF: Regular conversion overrun flag
0x40017288 C   FIELD 04w01 AWDF: Analog watchdog
0x40017288 C   FIELD 13w01 JCIP: Injected conversion in progress status
0x40017288 C   FIELD 14w01 RCIP: Regular conversion in progress status
0x40017288 C   FIELD 16w08 CKABF: Clock absence flag
0x40017288 C   FIELD 24w08 SCDF: short-circuit detector flag
0x4001728C B  REGISTER ICR3 (rw): interrupt flag clear register
0x4001728C C   FIELD 02w01 CLRJOVRF: Clear the injected conversion overrun flag
0x4001728C C   FIELD 03w01 CLRROVRF: Clear the regular conversion overrun flag
0x4001728C C   FIELD 16w08 CLRCKABF: Clear the clock absence flag
0x4001728C C   FIELD 24w08 CLRSCDF: Clear the short-circuit detector flag
0x40017290 B  REGISTER JCHGR3 (rw): injected channel group selection register
0x40017290 C   FIELD 00w08 JCHG: Injected channel group selection
0x40017294 B  REGISTER FCR3 (rw): filter control register
0x40017294 C   FIELD 00w08 IOSR: Integrator oversampling ratio (averaging length)
0x40017294 C   FIELD 16w10 FOSR: Sinc filter oversampling ratio (decimation rate)
0x40017294 C   FIELD 29w03 FORD: Sinc filter order
0x40017298 B  REGISTER JDATAR3 (ro): data register for injected group
0x40017298 C   FIELD 00w03 JDATACH: Injected channel most recently converted
0x40017298 C   FIELD 08w24 JDATA: Injected group conversion data
0x4001729C B  REGISTER RDATAR3 (ro): data register for the regular channel
0x4001729C C   FIELD 00w03 RDATACH: Regular channel most recently converted
0x4001729C C   FIELD 04w01 RPEND: Regular channel pending data
0x4001729C C   FIELD 08w24 RDATA: Regular channel conversion data
0x400172A0 B  REGISTER AWHTR3 (rw): analog watchdog high threshold register
0x400172A0 C   FIELD 00w04 BKAWH: Break signal assignment to analog watchdog high threshold event
0x400172A0 C   FIELD 08w24 AWHT: Analog watchdog high threshold
0x400172A4 B  REGISTER AWLTR3 (rw): analog watchdog low threshold register
0x400172A4 C   FIELD 00w04 BKAWL: Break signal assignment to analog watchdog low threshold event
0x400172A4 C   FIELD 08w24 AWLT: Analog watchdog low threshold
0x400172A8 B  REGISTER AWSR3 (ro): analog watchdog status register
0x400172A8 C   FIELD 00w08 AWLTF: Analog watchdog low threshold flag
0x400172A8 C   FIELD 08w08 AWHTF: Analog watchdog high threshold flag
0x400172AC B  REGISTER AWCFR3 (rw): analog watchdog clear flag register
0x400172AC C   FIELD 00w08 CLRAWLTF: Clear the analog watchdog low threshold flag
0x400172AC C   FIELD 08w08 CLRAWHTF: Clear the analog watchdog high threshold flag
0x400172B0 B  REGISTER EXMAX3 (ro): Extremes detector maximum register
0x400172B0 C   FIELD 00w03 EXMAXCH: Extremes detector maximum data channel
0x400172B0 C   FIELD 08w24 EXMAX: Extremes detector maximum value
0x400172B4 B  REGISTER EXMIN3 (ro): Extremes detector minimum register
0x400172B4 C   FIELD 00w03 EXMINCH: Extremes detector minimum data channel
0x400172B4 C   FIELD 08w24 EXMIN: EXMIN
0x400172B8 B  REGISTER CNVTIMR3 (ro): conversion timer register
0x400172B8 C   FIELD 04w28 CNVCNT: 28-bit timer counting conversion time t = CNVCNT[27:0] / fDFSDM_CKIN
0x40017400 A PERIPHERAL HRTIM_Master
0x40017400 B  REGISTER CR (rw): Master Timer Control Register
0x40017400 C   FIELD 00w03 CKPSC: HRTIM Master Clock prescaler
0x40017400 C   FIELD 03w01 CONT: Master Continuous mode
0x40017400 C   FIELD 04w01 RETRIG: Master Re-triggerable mode
0x40017400 C   FIELD 05w01 HALF: Half mode enable
0x40017400 C   FIELD 08w02 SYNCIN: ynchronization input
0x40017400 C   FIELD 10w01 SYNCRST: Synchronization Resets Master
0x40017400 C   FIELD 11w01 SYNCSTRT: Synchronization Starts Master
0x40017400 C   FIELD 12w02 SYNCOUT: Synchronization output
0x40017400 C   FIELD 14w02 SYNCSRC: Synchronization source
0x40017400 C   FIELD 16w01 MCEN: Master Counter enable
0x40017400 C   FIELD 17w01 TACEN: Timer A counter enable
0x40017400 C   FIELD 18w01 TBCEN: Timer B counter enable
0x40017400 C   FIELD 19w01 TCCEN: Timer C counter enable
0x40017400 C   FIELD 20w01 TDCEN: Timer D counter enable
0x40017400 C   FIELD 21w01 TECEN: Timer E counter enable
0x40017400 C   FIELD 25w02 DACSYNC: AC Synchronization
0x40017400 C   FIELD 27w01 PREEN: Preload enable
0x40017400 C   FIELD 29w01 MREPU: Master Timer Repetition update
0x40017400 C   FIELD 30w02 BRSTDMA: Burst DMA Update
0x40017404 B  REGISTER ISR (ro): Master Timer Interrupt Status Register
0x40017404 C   FIELD 00w01 CMP1: Master Compare 1 Interrupt Flag
0x40017404 C   FIELD 01w01 CMP2: Master Compare 2 Interrupt Flag
0x40017404 C   FIELD 02w01 CMP3: Master Compare 3 Interrupt Flag
0x40017404 C   FIELD 03w01 CMP4: Master Compare 4 Interrupt Flag
0x40017404 C   FIELD 04w01 REP: Master Repetition Interrupt Flag
0x40017404 C   FIELD 05w01 SYNC: Sync Input Interrupt Flag
0x40017404 C   FIELD 06w01 UPD: Master Update Interrupt Flag
0x40017408 B  REGISTER ICR (wo): Master Timer Interrupt Clear Register
0x40017408 C   FIELD 00w01 CMP1C: Master Compare 1 Interrupt flag clear
0x40017408 C   FIELD 01w01 CMP2C: Master Compare 2 Interrupt flag clear
0x40017408 C   FIELD 02w01 CMP3C: Master Compare 3 Interrupt flag clear
0x40017408 C   FIELD 03w01 CMP4C: Master Compare 4 Interrupt flag clear
0x40017408 C   FIELD 04w01 REPC: Repetition Interrupt flag clear
0x40017408 C   FIELD 05w01 SYNCC: Sync Input Interrupt flag clear
0x40017408 C   FIELD 06w01 UPDC: Master update Interrupt flag clear
0x4001740C B  REGISTER DIER (rw): MDIER4
0x4001740C C   FIELD 00w01 CMP1IE: MCMP1IE
0x4001740C C   FIELD 01w01 CMP2IE: MCMP2IE
0x4001740C C   FIELD 02w01 CMP3IE: MCMP3IE
0x4001740C C   FIELD 03w01 CMP4IE: MCMP4IE
0x4001740C C   FIELD 04w01 REPIE: MREPIE
0x4001740C C   FIELD 05w01 SYNCIE: SYNCIE
0x4001740C C   FIELD 06w01 UPDIE: MUPDIE
0x4001740C C   FIELD 16w01 CMP1DE: MCMP1DE
0x4001740C C   FIELD 17w01 CMP2DE: MCMP2DE
0x4001740C C   FIELD 18w01 CMP3DE: MCMP3DE
0x4001740C C   FIELD 19w01 CMP4DE: MCMP4DE
0x4001740C C   FIELD 20w01 REPDE: MREPDE
0x4001740C C   FIELD 21w01 SYNCDE: SYNCDE
0x4001740C C   FIELD 22w01 UPDDE: MUPDDE
0x40017410 B  REGISTER CNTR (rw): Master Timer Counter Register
0x40017410 C   FIELD 00w16 CNT: Counter value
0x40017414 B  REGISTER PERR (rw): Master Timer Period Register
0x40017414 C   FIELD 00w16 PER: Master Timer Period value
0x40017418 B  REGISTER REPR (rw): Master Timer Repetition Register
0x40017418 C   FIELD 00w08 REP: Master Timer Repetition counter value
0x4001741C B  REGISTER CMP1R (rw): Master Timer Compare 1 Register
0x4001741C C   FIELD 00w16 CMP: Master Timer Compare 1 value
0x40017424 B  REGISTER CMP2R (=CMP1R): Master Timer Compare 2 Register
0x40017428 B  REGISTER CMP3R (=CMP1R): Master Timer Compare 3 Register
0x4001742C B  REGISTER CMP4R (=CMP1R): Master Timer Compare 4 Register
0x40017480 A PERIPHERAL HRTIM_TIMA
0x40017480 B  REGISTER CR (rw): Timerx Control Register
0x40017480 C   FIELD 00w03 CKPSC (=HRTIM_Master.CR.CKPSC): HRTIM Timer x Clock prescaler
0x40017480 C   FIELD 03w01 CONT (=HRTIM_Master.CR.CONT): Continuous mode
0x40017480 C   FIELD 04w01 RETRIG (=HRTIM_Master.CR.RETRIG): Re-triggerable mode
0x40017480 C   FIELD 05w01 HALF (=HRTIM_Master.CR.HALF): Half mode enable
0x40017480 C   FIELD 06w01 PSHPLL: Push-Pull mode enable
0x40017480 C   FIELD 10w01 SYNCRST (=HRTIM_Master.CR.SYNCRST): Synchronization Resets Timer x
0x40017480 C   FIELD 11w01 SYNCSTRT (=HRTIM_Master.CR.SYNCSTRT): Synchronization Starts Timer x
0x40017480 C   FIELD 12w02 DELCMP2: Delayed CMP2 mode
0x40017480 C   FIELD 14w02 DELCMP4: Delayed CMP4 mode
0x40017480 C   FIELD 17w01 TREPU: Timer x Repetition update
0x40017480 C   FIELD 18w01 TRSTU: Timerx reset update
0x40017480 C   FIELD 20w01 TBU: TBU
0x40017480 C   FIELD 21w01 TCU: TCU
0x40017480 C   FIELD 22w01 TDU: TDU
0x40017480 C   FIELD 23w01 TEU: TEU
0x40017480 C   FIELD 24w01 MSTU: Master Timer update
0x40017480 C   FIELD 25w02 DACSYNC (=HRTIM_Master.CR.DACSYNC): AC Synchronization
0x40017480 C   FIELD 27w01 PREEN (=HRTIM_Master.CR.PREEN): Preload enable
0x40017480 C   FIELD 28w04 UPDGAT: Update Gating
0x40017484 B  REGISTER ISR (ro): Timerx Interrupt Status Register
0x40017484 C   FIELD 00w01 CMP1 (=HRTIM_Master.ISR.CMP%s): Compare 1 Interrupt Flag
0x40017484 C   FIELD 01w01 CMP2 (=HRTIM_Master.ISR.CMP%s): Compare 2 Interrupt Flag
0x40017484 C   FIELD 02w01 CMP3 (=HRTIM_Master.ISR.CMP%s): Compare 3 Interrupt Flag
0x40017484 C   FIELD 03w01 CMP4 (=HRTIM_Master.ISR.CMP%s): Compare 4 Interrupt Flag
0x40017484 C   FIELD 04w01 REP (=HRTIM_Master.ISR.REP): Repetition Interrupt Flag
0x40017484 C   FIELD 06w01 UPD (=HRTIM_Master.ISR.UPD): Update Interrupt Flag
0x40017484 C   FIELD 07w01 CPT1: Capture1 Interrupt Flag
0x40017484 C   FIELD 08w01 CPT2: Capture2 Interrupt Flag
0x40017484 C   FIELD 09w01 SET1: Output 1 Set Interrupt Flag
0x40017484 C   FIELD 10w01 RST1: Output 1 Reset Interrupt Flag
0x40017484 C   FIELD 11w01 SET2: Output 2 Set Interrupt Flag
0x40017484 C   FIELD 12w01 RST2: Output 2 Reset Interrupt Flag
0x40017484 C   FIELD 13w01 RST: Reset Interrupt Flag
0x40017484 C   FIELD 14w01 DLYPRT: Delayed Protection Flag
0x40017484 C   FIELD 16w01 CPPSTAT: Current Push Pull Status
0x40017484 C   FIELD 17w01 IPPSTAT: Idle Push Pull Status
0x40017484 C   FIELD 18w01 O1STAT: Output 1 State
0x40017484 C   FIELD 19w01 O2STAT: Output 2 State
0x40017488 B  REGISTER ICR (wo): Timerx Interrupt Clear Register
0x40017488 C   FIELD 00w01 CMP1C (=HRTIM_Master.ICR.CMP%sC): Compare 1 Interrupt flag Clear
0x40017488 C   FIELD 01w01 CMP2C (=HRTIM_Master.ICR.CMP%sC): Compare 2 Interrupt flag Clear
0x40017488 C   FIELD 02w01 CMP3C (=HRTIM_Master.ICR.CMP%sC): Compare 3 Interrupt flag Clear
0x40017488 C   FIELD 03w01 CMP4C (=HRTIM_Master.ICR.CMP%sC): Compare 4 Interrupt flag Clear
0x40017488 C   FIELD 04w01 REPC (=HRTIM_Master.ICR.CMP%sC): Repetition Interrupt flag Clear
0x40017488 C   FIELD 06w01 UPDC (=HRTIM_Master.ICR.CMP%sC): Update Interrupt flag Clear
0x40017488 C   FIELD 07w01 CPT1C (=HRTIM_Master.ICR.CMP%sC): Capture1 Interrupt flag Clear
0x40017488 C   FIELD 08w01 CPT2C (=HRTIM_Master.ICR.CMP%sC): Capture2 Interrupt flag Clear
0x40017488 C   FIELD 09w01 SET1C (=HRTIM_Master.ICR.CMP%sC): Output 1 Set flag Clear
0x40017488 C   FIELD 10w01 RST1C (=HRTIM_Master.ICR.CMP%sC): Output 1 Reset flag Clear
0x40017488 C   FIELD 11w01 SET2C (=HRTIM_Master.ICR.CMP%sC): Output 2 Set flag Clear
0x40017488 C   FIELD 12w01 RST2C (=HRTIM_Master.ICR.CMP%sC): Output 2 Reset flag Clear
0x40017488 C   FIELD 13w01 RSTC (=HRTIM_Master.ICR.CMP%sC): Reset Interrupt flag Clear
0x40017488 C   FIELD 14w01 DLYPRTC (=HRTIM_Master.ICR.CMP%sC): Delayed Protection Flag Clear
0x4001748C B  REGISTER DIER (rw): TIMxDIER5
0x4001748C C   FIELD 00w01 CMP1IE (=HRTIM_Master.DIER.CMP%sIE): CMP1IE
0x4001748C C   FIELD 01w01 CMP2IE (=HRTIM_Master.DIER.CMP%sIE): CMP2IE
0x4001748C C   FIELD 02w01 CMP3IE (=HRTIM_Master.DIER.CMP%sIE): CMP3IE
0x4001748C C   FIELD 03w01 CMP4IE (=HRTIM_Master.DIER.CMP%sIE): CMP4IE
0x4001748C C   FIELD 04w01 REPIE (=HRTIM_Master.DIER.CMP%sIE): REPIE
0x4001748C C   FIELD 06w01 UPDIE (=HRTIM_Master.DIER.CMP%sIE): UPDIE
0x4001748C C   FIELD 07w01 CPT1IE (=HRTIM_Master.DIER.CMP%sIE): CPT1IE
0x4001748C C   FIELD 08w01 CPT2IE (=HRTIM_Master.DIER.CMP%sIE): CPT2IE
0x4001748C C   FIELD 09w01 SET1IE (=HRTIM_Master.DIER.CMP%sIE): Output 1 set interrupt enable
0x4001748C C   FIELD 10w01 RST1IE (=HRTIM_Master.DIER.CMP%sIE): RSTx1IE
0x4001748C C   FIELD 11w01 SET2IE (=HRTIM_Master.DIER.CMP%sIE): Output 2 set interrupt enable
0x4001748C C   FIELD 12w01 RST2IE (=HRTIM_Master.DIER.CMP%sIE): RSTx2IE
0x4001748C C   FIELD 13w01 RSTIE (=HRTIM_Master.DIER.CMP%sIE): RSTIE
0x4001748C C   FIELD 14w01 DLYPRTIE (=HRTIM_Master.DIER.CMP%sIE): DLYPRTIE
0x4001748C C   FIELD 16w01 CMP1DE (=HRTIM_Master.DIER.CMP%sDE): CMP1DE
0x4001748C C   FIELD 17w01 CMP2DE (=HRTIM_Master.DIER.CMP%sDE): CMP2DE
0x4001748C C   FIELD 18w01 CMP3DE (=HRTIM_Master.DIER.CMP%sDE): CMP3DE
0x4001748C C   FIELD 19w01 CMP4DE (=HRTIM_Master.DIER.CMP%sDE): CMP4DE
0x4001748C C   FIELD 20w01 REPDE (=HRTIM_Master.DIER.CMP%sDE): REPDE
0x4001748C C   FIELD 22w01 UPDDE (=HRTIM_Master.DIER.CMP%sDE): UPDDE
0x4001748C C   FIELD 23w01 CPT1DE (=HRTIM_Master.DIER.CMP%sDE): CPT1DE
0x4001748C C   FIELD 24w01 CPT2DE (=HRTIM_Master.DIER.CMP%sDE): CPT2DE
0x4001748C C   FIELD 25w01 SET1DE (=HRTIM_Master.DIER.CMP%sDE): Output 1 set DMA request enable
0x4001748C C   FIELD 26w01 RST1DE (=HRTIM_Master.DIER.CMP%sDE): RSTx1DE
0x4001748C C   FIELD 27w01 SET2DE (=HRTIM_Master.DIER.CMP%sDE): Output 2 set DMA request enable
0x4001748C C   FIELD 28w01 RST2DE (=HRTIM_Master.DIER.CMP%sDE): RSTx2DE
0x4001748C C   FIELD 29w01 RSTDE (=HRTIM_Master.DIER.CMP%sDE): RSTDE
0x4001748C C   FIELD 30w01 DLYPRTDE (=HRTIM_Master.DIER.CMP%sDE): DLYPRTDE
0x40017490 B  REGISTER CNTR (=HRTIM_Master.CNTR): Timerx Counter Register
0x40017494 B  REGISTER PERR (=HRTIM_Master.PERR): Timerx Period Register
0x40017498 B  REGISTER REPR (=HRTIM_Master.REPR): Timerx Repetition Register
0x4001749C B  REGISTER CMP1R (=HRTIM_Master.CMP1R): Timerx Compare 1 Register
0x400174A0 B  REGISTER CMP1CR (rw): Timerx Compare 1 Compound Register
0x400174A0 C   FIELD 00w16 CMP1: Timerx Compare 1 value
0x400174A0 C   FIELD 16w08 REP: Timerx Repetition value (aliased from HRTIM_REPx register)
0x400174A4 B  REGISTER CMP2R (=CMP1R): Timerx Compare 2 Register
0x400174A8 B  REGISTER CMP3R (=CMP1R): Timerx Compare 3 Register
0x400174AC B  REGISTER CMP4R (=CMP1R): Timerx Compare 4 Register
0x400174B0 B  REGISTER CPT1R (ro): Timerx Capture 1 Register
0x400174B0 C   FIELD 00w16 CPT: Timerx Capture 1 value
0x400174B4 B  REGISTER CPT2R (=CPT1R): Timerx Capture 2 Register
0x400174B8 B  REGISTER DTR (rw): Timerx Deadtime Register
0x400174B8 C   FIELD 00w09 DTR: Deadtime Rising value
0x400174B8 C   FIELD 09w01 SDTR: Sign Deadtime Rising value
0x400174B8 C   FIELD 10w03 DTPRSC: Deadtime Prescaler
0x400174B8 C   FIELD 14w01 DTRSLK: Deadtime Rising Sign Lock
0x400174B8 C   FIELD 15w01 DTRLK: Deadtime Rising Lock
0x400174B8 C   FIELD 16w09 DTF: Deadtime Falling value
0x400174B8 C   FIELD 25w01 SDTF: Sign Deadtime Falling value
0x400174B8 C   FIELD 30w01 DTFSLK: Deadtime Falling Sign Lock
0x400174B8 C   FIELD 31w01 DTFLK: Deadtime Falling Lock
0x400174BC B  REGISTER SET1R (rw): Timerx Output1 Set Register
0x400174BC C   FIELD 00w01 SST: Software Set trigger
0x400174BC C   FIELD 01w01 RESYNC: Timer A resynchronizaton
0x400174BC C   FIELD 02w01 PER: Timer A Period
0x400174BC C   FIELD 03w01 CMP1: Timer A compare 1
0x400174BC C   FIELD 04w01 CMP2: Timer A compare 2
0x400174BC C   FIELD 05w01 CMP3: Timer A compare 3
0x400174BC C   FIELD 06w01 CMP4: Timer A compare 4
0x400174BC C   FIELD 07w01 MSTPER: Master Period
0x400174BC C   FIELD 08w01 MSTCMP1: Master Compare 1
0x400174BC C   FIELD 09w01 MSTCMP2: Master Compare 2
0x400174BC C   FIELD 10w01 MSTCMP3: Master Compare 3
0x400174BC C   FIELD 11w01 MSTCMP4: Master Compare 4
0x400174BC C   FIELD 12w01 TIMBCMP1: Timer B Compare 1
0x400174BC C   FIELD 13w01 TIMBCMP2: Timer B Compare 2
0x400174BC C   FIELD 14w01 TIMBCMP4: Timer B Compare 4
0x400174BC C   FIELD 15w01 TIMCCMP2: Timer C Compare 2
0x400174BC C   FIELD 16w01 TIMCCMP3: Timer C Compare 3
0x400174BC C   FIELD 17w01 TIMDCMP1: Timer D Compare 1
0x400174BC C   FIELD 18w01 TIMDCMP2: Timer D Compare 2
0x400174BC C   FIELD 19w01 TIMECMP3: Timer E Compare 3
0x400174BC C   FIELD 20w01 TIMECMP4: Timer E Compare 4
0x400174BC C   FIELD 21w01 EXTEVNT1: External Event 1
0x400174BC C   FIELD 22w01 EXTEVNT2: External Event 2
0x400174BC C   FIELD 23w01 EXTEVNT3: External Event 3
0x400174BC C   FIELD 24w01 EXTEVNT4: External Event 4
0x400174BC C   FIELD 25w01 EXTEVNT5: External Event 5
0x400174BC C   FIELD 26w01 EXTEVNT6: External Event 6
0x400174BC C   FIELD 27w01 EXTEVNT7: External Event 7
0x400174BC C   FIELD 28w01 EXTEVNT8: External Event 8
0x400174BC C   FIELD 29w01 EXTEVNT9: External Event 9
0x400174BC C   FIELD 30w01 EXTEVNT10: External Event 10
0x400174BC C   FIELD 31w01 UPDATE: Registers update (transfer preload to active)
0x400174C0 B  REGISTER RST1R (rw): Timerx Output1 Reset Register
0x400174C0 C   FIELD 00w01 SRT: SRT
0x400174C0 C   FIELD 01w01 RESYNC: RESYNC
0x400174C0 C   FIELD 02w01 PER: PER
0x400174C0 C   FIELD 03w01 CMP1: CMP1
0x400174C0 C   FIELD 04w01 CMP2: CMP2
0x400174C0 C   FIELD 05w01 CMP3: CMP3
0x400174C0 C   FIELD 06w01 CMP4: CMP4
0x400174C0 C   FIELD 07w01 MSTPER: MSTPER
0x400174C0 C   FIELD 08w01 MSTCMP1: MSTCMP1
0x400174C0 C   FIELD 09w01 MSTCMP2: MSTCMP2
0x400174C0 C   FIELD 10w01 MSTCMP3: MSTCMP3
0x400174C0 C   FIELD 11w01 MSTCMP4: MSTCMP4
0x400174C0 C   FIELD 12w01 TIMBCMP1: Timer B Compare 1
0x400174C0 C   FIELD 13w01 TIMBCMP2: Timer B Compare 2
0x400174C0 C   FIELD 14w01 TIMBCMP4: Timer B Compare 4
0x400174C0 C   FIELD 15w01 TIMCCMP2: Timer C Compare 2
0x400174C0 C   FIELD 16w01 TIMCCMP3: Timer C Compare 3
0x400174C0 C   FIELD 17w01 TIMDCMP1: Timer D Compare 1
0x400174C0 C   FIELD 18w01 TIMDCMP2: Timer D Compare 2
0x400174C0 C   FIELD 19w01 TIMECMP3: Timer E Compare 3
0x400174C0 C   FIELD 20w01 TIMECMP4: Timer E Compare 4
0x400174C0 C   FIELD 21w01 EXTEVNT1: EXTEVNT1
0x400174C0 C   FIELD 22w01 EXTEVNT2: EXTEVNT2
0x400174C0 C   FIELD 23w01 EXTEVNT3: EXTEVNT3
0x400174C0 C   FIELD 24w01 EXTEVNT4: EXTEVNT4
0x400174C0 C   FIELD 25w01 EXTEVNT5: EXTEVNT5
0x400174C0 C   FIELD 26w01 EXTEVNT6: EXTEVNT6
0x400174C0 C   FIELD 27w01 EXTEVNT7: EXTEVNT7
0x400174C0 C   FIELD 28w01 EXTEVNT8: EXTEVNT8
0x400174C0 C   FIELD 29w01 EXTEVNT9: EXTEVNT9
0x400174C0 C   FIELD 30w01 EXTEVNT10: EXTEVNT10
0x400174C0 C   FIELD 31w01 UPDATE: UPDATE
0x400174C4 B  REGISTER SET2R (=SET1R): Timerx Output2 Set Register
0x400174C8 B  REGISTER RST2R (=RST1R): Timerx Output2 Reset Register
0x400174CC B  REGISTER EEFR1 (rw): Timerx External Event Filtering Register 1
0x400174CC C   FIELD 00w01 EE1LTCH: External Event 1 latch
0x400174CC C   FIELD 01w04 EE1FLTR: External Event 1 filter
0x400174CC C   FIELD 06w01 EE2LTCH: External Event 2 latch
0x400174CC C   FIELD 07w04 EE2FLTR: External Event 2 filter
0x400174CC C   FIELD 12w01 EE3LTCH: External Event 3 latch
0x400174CC C   FIELD 13w04 EE3FLTR: External Event 3 filter
0x400174CC C   FIELD 18w01 EE4LTCH: External Event 4 latch
0x400174CC C   FIELD 19w04 EE4FLTR: External Event 4 filter
0x400174CC C   FIELD 24w01 EE5LTCH: External Event 5 latch
0x400174CC C   FIELD 25w04 EE5FLTR: External Event 5 filter
0x400174D0 B  REGISTER EEFR2 (rw): Timerx External Event Filtering Register 2
0x400174D0 C   FIELD 00w01 EE6LTCH: External Event 6 latch
0x400174D0 C   FIELD 01w04 EE6FLTR: External Event 6 filter
0x400174D0 C   FIELD 06w01 EE7LTCH: External Event 7 latch
0x400174D0 C   FIELD 07w04 EE7FLTR: External Event 7 filter
0x400174D0 C   FIELD 12w01 EE8LTCH: External Event 8 latch
0x400174D0 C   FIELD 13w04 EE8FLTR: External Event 8 filter
0x400174D0 C   FIELD 18w01 EE9LTCH: External Event 9 latch
0x400174D0 C   FIELD 19w04 EE9FLTR: External Event 9 filter
0x400174D0 C   FIELD 24w01 EE10LTCH: External Event 10 latch
0x400174D0 C   FIELD 25w04 EE10FLTR: External Event 10 filter
0x400174D4 B  REGISTER RSTR (rw): TimerA Reset Register
0x400174D4 C   FIELD 01w01 UPDT: Timer A Update reset
0x400174D4 C   FIELD 02w01 CMP2: Timer A compare 2 reset
0x400174D4 C   FIELD 03w01 CMP4: Timer A compare 4 reset
0x400174D4 C   FIELD 04w01 MSTPER: Master timer Period
0x400174D4 C   FIELD 05w01 MSTCMP1: Master compare 1
0x400174D4 C   FIELD 06w01 MSTCMP2: Master compare 2
0x400174D4 C   FIELD 07w01 MSTCMP3: Master compare 3
0x400174D4 C   FIELD 08w01 MSTCMP4: Master compare 4
0x400174D4 C   FIELD 09w01 EXTEVNT1: External Event 1
0x400174D4 C   FIELD 10w01 EXTEVNT2: External Event 2
0x400174D4 C   FIELD 11w01 EXTEVNT3: External Event 3
0x400174D4 C   FIELD 12w01 EXTEVNT4: External Event 4
0x400174D4 C   FIELD 13w01 EXTEVNT5: External Event 5
0x400174D4 C   FIELD 14w01 EXTEVNT6: External Event 6
0x400174D4 C   FIELD 15w01 EXTEVNT7: External Event 7
0x400174D4 C   FIELD 16w01 EXTEVNT8: External Event 8
0x400174D4 C   FIELD 17w01 EXTEVNT9: External Event 9
0x400174D4 C   FIELD 18w01 EXTEVNT10: External Event 10
0x400174D4 C   FIELD 19w01 TIMBCMP1: Timer B Compare 1
0x400174D4 C   FIELD 20w01 TIMBCMP2: Timer B Compare 2
0x400174D4 C   FIELD 21w01 TIMBCMP4: Timer B Compare 4
0x400174D4 C   FIELD 22w01 TIMCCMP1: Timer C Compare 1
0x400174D4 C   FIELD 23w01 TIMCCMP2: Timer C Compare 2
0x400174D4 C   FIELD 24w01 TIMCCMP4: Timer C Compare 4
0x400174D4 C   FIELD 25w01 TIMDCMP1: Timer D Compare 1
0x400174D4 C   FIELD 26w01 TIMDCMP2: Timer D Compare 2
0x400174D4 C   FIELD 27w01 TIMDCMP4: Timer D Compare 4
0x400174D4 C   FIELD 28w01 TIMECMP1: Timer E Compare 1
0x400174D4 C   FIELD 29w01 TIMECMP2: Timer E Compare 2
0x400174D4 C   FIELD 30w01 TIMECMP4: Timer E Compare 4
0x400174D8 B  REGISTER CHPR (rw): Timerx Chopper Register
0x400174D8 C   FIELD 00w04 CARFRQ: Timerx carrier frequency value
0x400174D8 C   FIELD 04w03 CARDTY: Timerx chopper duty cycle value
0x400174D8 C   FIELD 07w04 STRTPW: STRTPW
0x400174DC B  REGISTER CPT1CR (rw): Timerx Capture 2 Control Register
0x400174DC C   FIELD 00w01 SWCPT: Software Capture
0x400174DC C   FIELD 01w01 UPDCPT: Update Capture
0x400174DC C   FIELD 02w01 EXEV1CPT: External Event 1 Capture
0x400174DC C   FIELD 03w01 EXEV2CPT: External Event 2 Capture
0x400174DC C   FIELD 04w01 EXEV3CPT: External Event 3 Capture
0x400174DC C   FIELD 05w01 EXEV4CPT: External Event 4 Capture
0x400174DC C   FIELD 06w01 EXEV5CPT: External Event 5 Capture
0x400174DC C   FIELD 07w01 EXEV6CPT: External Event 6 Capture
0x400174DC C   FIELD 08w01 EXEV7CPT: External Event 7 Capture
0x400174DC C   FIELD 09w01 EXEV8CPT: External Event 8 Capture
0x400174DC C   FIELD 10w01 EXEV9CPT: External Event 9 Capture
0x400174DC C   FIELD 11w01 EXEV10CPT: External Event 10 Capture
0x400174DC C   FIELD 16w01 TB1SET: Timer B output 1 Set
0x400174DC C   FIELD 17w01 TB1RST: Timer B output 1 Reset
0x400174DC C   FIELD 18w01 TBCMP1: Timer B Compare 1
0x400174DC C   FIELD 19w01 TBCMP2: Timer B Compare 2
0x400174DC C   FIELD 20w01 TC1SET: Timer C output 1 Set
0x400174DC C   FIELD 21w01 TC1RST: Timer C output 1 Reset
0x400174DC C   FIELD 22w01 TCCMP1: Timer C Compare 1
0x400174DC C   FIELD 23w01 TCCMP2: Timer C Compare 2
0x400174DC C   FIELD 24w01 TD1SET: Timer D output 1 Set
0x400174DC C   FIELD 25w01 TD1RST: Timer D output 1 Reset
0x400174DC C   FIELD 26w01 TDCMP1: Timer D Compare 1
0x400174DC C   FIELD 27w01 TDCMP2: Timer D Compare 2
0x400174DC C   FIELD 28w01 TE1SET: Timer E output 1 Set
0x400174DC C   FIELD 29w01 TE1RST: Timer E output 1 Reset
0x400174DC C   FIELD 30w01 TECMP1: Timer E Compare 1
0x400174DC C   FIELD 31w01 TECMP2: Timer E Compare 2
0x400174E0 B  REGISTER CPT2CR (=CPT1CR): CPT2xCR
0x400174E4 B  REGISTER OUTR (rw): Timerx Output Register
0x400174E4 C   FIELD 01w01 POL1: Output 1 polarity
0x400174E4 C   FIELD 02w01 IDLEM1: Output 1 Idle mode
0x400174E4 C   FIELD 03w01 IDLES1: Output 1 Idle State
0x400174E4 C   FIELD 04w02 FAULT1: Output 1 Fault state
0x400174E4 C   FIELD 06w01 CHP1: Output 1 Chopper enable
0x400174E4 C   FIELD 07w01 DIDL1: Output 1 Deadtime upon burst mode Idle entry
0x400174E4 C   FIELD 08w01 DTEN: Deadtime enable
0x400174E4 C   FIELD 09w01 DLYPRTEN: Delayed Protection Enable
0x400174E4 C   FIELD 10w03 DLYPRT: Delayed Protection
0x400174E4 C   FIELD 17w01 POL2: Output 2 polarity
0x400174E4 C   FIELD 18w01 IDLEM2: Output 2 Idle mode
0x400174E4 C   FIELD 19w01 IDLES2: Output 2 Idle State
0x400174E4 C   FIELD 20w02 FAULT2: Output 2 Fault state
0x400174E4 C   FIELD 22w01 CHP2: Output 2 Chopper enable
0x400174E4 C   FIELD 23w01 DIDL2: Output 2 Deadtime upon burst mode Idle entry
0x400174E8 B  REGISTER FLTR (rw): Timerx Fault Register
0x400174E8 C   FIELD 00w01 FLT1EN: Fault 1 enable
0x400174E8 C   FIELD 01w01 FLT2EN: Fault 2 enable
0x400174E8 C   FIELD 02w01 FLT3EN: Fault 3 enable
0x400174E8 C   FIELD 03w01 FLT4EN: Fault 4 enable
0x400174E8 C   FIELD 04w01 FLT5EN: Fault 5 enable
0x400174E8 C   FIELD 31w01 FLTLCK: Fault sources Lock
0x40017500 A PERIPHERAL HRTIM_TIMB
0x40017500 B  REGISTER CR (rw): Timerx Control Register
0x40017500 C   FIELD 00w03 CKPSC (=HRTIM_Master.CR.CKPSC): HRTIM Timer x Clock prescaler
0x40017500 C   FIELD 03w01 CONT (=HRTIM_Master.CR.CONT): Continuous mode
0x40017500 C   FIELD 04w01 RETRIG (=HRTIM_Master.CR.RETRIG): Re-triggerable mode
0x40017500 C   FIELD 05w01 HALF (=HRTIM_Master.CR.HALF): Half mode enable
0x40017500 C   FIELD 06w01 PSHPLL (=HRTIM_TIMA.CR.PSHPLL): Push-Pull mode enable
0x40017500 C   FIELD 10w01 SYNCRST (=HRTIM_Master.CR.SYNCRST): Synchronization Resets Timer x
0x40017500 C   FIELD 11w01 SYNCSTRT (=HRTIM_Master.CR.SYNCSTRT): Synchronization Starts Timer x
0x40017500 C   FIELD 12w02 DELCMP2 (=HRTIM_TIMA.CR.DELCMP2): Delayed CMP2 mode
0x40017500 C   FIELD 14w02 DELCMP4 (=HRTIM_TIMA.CR.DELCMP4): Delayed CMP4 mode
0x40017500 C   FIELD 17w01 TREPU (=HRTIM_TIMA.CR.TREPU): Timer x Repetition update
0x40017500 C   FIELD 18w01 TRSTU (=HRTIM_TIMA.CR.TRSTU): Timerx reset update
0x40017500 C   FIELD 20w01 TBU: TBU
0x40017500 C   FIELD 21w01 TCU: TCU
0x40017500 C   FIELD 22w01 TDU: TDU
0x40017500 C   FIELD 23w01 TEU: TEU
0x40017500 C   FIELD 24w01 MSTU (=HRTIM_TIMA.CR.MSTU): Master Timer update
0x40017500 C   FIELD 25w02 DACSYNC (=HRTIM_Master.CR.DACSYNC): AC Synchronization
0x40017500 C   FIELD 27w01 PREEN (=HRTIM_Master.CR.PREEN): Preload enable
0x40017500 C   FIELD 28w04 UPDGAT (=HRTIM_TIMA.CR.UPDGAT): Update Gating
0x40017504 B  REGISTER ISR (=HRTIM_TIMA.ISR): Timerx Interrupt Status Register
0x40017508 B  REGISTER ICR (=HRTIM_TIMA.ICR): Timerx Interrupt Clear Register
0x4001750C B  REGISTER DIER (=HRTIM_TIMA.DIER): TIMxDIER5
0x40017510 B  REGISTER CNTR (=HRTIM_Master.CNTR): Timerx Counter Register
0x40017514 B  REGISTER PERR (=HRTIM_Master.PERR): Timerx Period Register
0x40017518 B  REGISTER REPR (=HRTIM_Master.REPR): Timerx Repetition Register
0x4001751C B  REGISTER CMP1R (=HRTIM_Master.CMP1R): Timerx Compare 1 Register
0x40017520 B  REGISTER CMP1CR (=HRTIM_TIMA.CMP1CR): Timerx Compare 1 Compound Register
0x40017524 B  REGISTER CMP2R (=CMP1R): Timerx Compare 2 Register
0x40017528 B  REGISTER CMP3R (=CMP1R): Timerx Compare 3 Register
0x4001752C B  REGISTER CMP4R (=CMP1R): Timerx Compare 4 Register
0x40017530 B  REGISTER CPT1R (=HRTIM_TIMA.CPT1R): Timerx Capture 1 Register
0x40017534 B  REGISTER CPT2R (=HRTIM_TIMA.CPT1R): Timerx Capture 2 Register
0x40017538 B  REGISTER DTR (=HRTIM_TIMA.DTR): Timerx Deadtime Register
0x4001753C B  REGISTER SET1R (rw): Timerx Output1 Set Register
0x4001753C C   FIELD 00w01 SST: Software Set trigger
0x4001753C C   FIELD 01w01 RESYNC: Timer A resynchronizaton
0x4001753C C   FIELD 02w01 PER: Timer A Period
0x4001753C C   FIELD 03w01 CMP1: Timer A compare 1
0x4001753C C   FIELD 04w01 CMP2: Timer A compare 2
0x4001753C C   FIELD 05w01 CMP3: Timer A compare 3
0x4001753C C   FIELD 06w01 CMP4: Timer A compare 4
0x4001753C C   FIELD 07w01 MSTPER: Master Period
0x4001753C C   FIELD 08w01 MSTCMP1: Master Compare 1
0x4001753C C   FIELD 09w01 MSTCMP2: Master Compare 2
0x4001753C C   FIELD 10w01 MSTCMP3: Master Compare 3
0x4001753C C   FIELD 11w01 MSTCMP4: Master Compare 4
0x4001753C C   FIELD 12w01 TIMACMP1: Timer A Compare 1
0x4001753C C   FIELD 13w01 TIMACMP2: Timer A Compare 2
0x4001753C C   FIELD 14w01 TIMACMP4: Timer A Compare 4
0x4001753C C   FIELD 15w01 TIMCCMP3: Timer C Compare 3
0x4001753C C   FIELD 16w01 TIMCCMP4: Timer C Compare 4
0x4001753C C   FIELD 17w01 TIMDCMP3: Timer D Compare 3
0x4001753C C   FIELD 18w01 TIMDCMP4: Timer D Compare 4
0x4001753C C   FIELD 19w01 TIMECMP1: Timer E Compare 1
0x4001753C C   FIELD 20w01 TIMECMP2: Timer E Compare 2
0x4001753C C   FIELD 21w01 EXTEVNT1: External Event 1
0x4001753C C   FIELD 22w01 EXTEVNT2: External Event 2
0x4001753C C   FIELD 23w01 EXTEVNT3: External Event 3
0x4001753C C   FIELD 24w01 EXTEVNT4: External Event 4
0x4001753C C   FIELD 25w01 EXTEVNT5: External Event 5
0x4001753C C   FIELD 26w01 EXTEVNT6: External Event 6
0x4001753C C   FIELD 27w01 EXTEVNT7: External Event 7
0x4001753C C   FIELD 28w01 EXTEVNT8: External Event 8
0x4001753C C   FIELD 29w01 EXTEVNT9: External Event 9
0x4001753C C   FIELD 30w01 EXTEVNT10: External Event 10
0x4001753C C   FIELD 31w01 UPDATE: Registers update (transfer preload to active)
0x40017540 B  REGISTER RST1R (rw): Timerx Output1 Reset Register
0x40017540 C   FIELD 00w01 SRT: SRT
0x40017540 C   FIELD 01w01 RESYNC: RESYNC
0x40017540 C   FIELD 02w01 PER: PER
0x40017540 C   FIELD 03w01 CMP1: CMP1
0x40017540 C   FIELD 04w01 CMP2: CMP2
0x40017540 C   FIELD 05w01 CMP3: CMP3
0x40017540 C   FIELD 06w01 CMP4: CMP4
0x40017540 C   FIELD 07w01 MSTPER: MSTPER
0x40017540 C   FIELD 08w01 MSTCMP1: MSTCMP1
0x40017540 C   FIELD 09w01 MSTCMP2: MSTCMP2
0x40017540 C   FIELD 10w01 MSTCMP3: MSTCMP3
0x40017540 C   FIELD 11w01 MSTCMP4: MSTCMP4
0x40017540 C   FIELD 12w01 TIMACMP1: Timer A Compare 1
0x40017540 C   FIELD 13w01 TIMACMP2: Timer A Compare 2
0x40017540 C   FIELD 14w01 TIMACMP4: Timer A Compare 4
0x40017540 C   FIELD 15w01 TIMCCMP3: Timer C Compare 3
0x40017540 C   FIELD 16w01 TIMCCMP4: Timer C Compare 4
0x40017540 C   FIELD 17w01 TIMDCMP3: Timer D Compare 3
0x40017540 C   FIELD 18w01 TIMDCMP4: Timer D Compare 4
0x40017540 C   FIELD 19w01 TIMECMP1: Timer E Compare 1
0x40017540 C   FIELD 20w01 TIMECMP2: Timer E Compare 2
0x40017540 C   FIELD 21w01 EXTEVNT1: EXTEVNT1
0x40017540 C   FIELD 22w01 EXTEVNT2: EXTEVNT2
0x40017540 C   FIELD 23w01 EXTEVNT3: EXTEVNT3
0x40017540 C   FIELD 24w01 EXTEVNT4: EXTEVNT4
0x40017540 C   FIELD 25w01 EXTEVNT5: EXTEVNT5
0x40017540 C   FIELD 26w01 EXTEVNT6: EXTEVNT6
0x40017540 C   FIELD 27w01 EXTEVNT7: EXTEVNT7
0x40017540 C   FIELD 28w01 EXTEVNT8: EXTEVNT8
0x40017540 C   FIELD 29w01 EXTEVNT9: EXTEVNT9
0x40017540 C   FIELD 30w01 EXTEVNT10: EXTEVNT10
0x40017540 C   FIELD 31w01 UPDATE: UPDATE
0x40017544 B  REGISTER SET2R (=SET1R): Timerx Output2 Set Register
0x40017548 B  REGISTER RST2R (=RST1R): Timerx Output2 Reset Register
0x4001754C B  REGISTER EEFR1 (=HRTIM_TIMA.EEFR1): Timerx External Event Filtering Register 1
0x40017550 B  REGISTER EEFR2 (=HRTIM_TIMA.EEFR2): Timerx External Event Filtering Register 2
0x40017554 B  REGISTER RSTR (rw): TimerA Reset Register
0x40017554 C   FIELD 01w01 UPDT: Timer A Update reset
0x40017554 C   FIELD 02w01 CMP2: Timer A compare 2 reset
0x40017554 C   FIELD 03w01 CMP4: Timer A compare 4 reset
0x40017554 C   FIELD 04w01 MSTPER: Master timer Period
0x40017554 C   FIELD 05w01 MSTCMP1: Master compare 1
0x40017554 C   FIELD 06w01 MSTCMP2: Master compare 2
0x40017554 C   FIELD 07w01 MSTCMP3: Master compare 3
0x40017554 C   FIELD 08w01 MSTCMP4: Master compare 4
0x40017554 C   FIELD 09w01 EXTEVNT1: External Event 1
0x40017554 C   FIELD 10w01 EXTEVNT2: External Event 2
0x40017554 C   FIELD 11w01 EXTEVNT3: External Event 3
0x40017554 C   FIELD 12w01 EXTEVNT4: External Event 4
0x40017554 C   FIELD 13w01 EXTEVNT5: External Event 5
0x40017554 C   FIELD 14w01 EXTEVNT6: External Event 6
0x40017554 C   FIELD 15w01 EXTEVNT7: External Event 7
0x40017554 C   FIELD 16w01 EXTEVNT8: External Event 8
0x40017554 C   FIELD 17w01 EXTEVNT9: External Event 9
0x40017554 C   FIELD 18w01 EXTEVNT10: External Event 10
0x40017554 C   FIELD 19w01 TIMACMP1: Timer A Compare 1
0x40017554 C   FIELD 20w01 TIMACMP2: Timer A Compare 2
0x40017554 C   FIELD 21w01 TIMACMP4: Timer A Compare 4
0x40017554 C   FIELD 22w01 TIMCCMP1: Timer C Compare 1
0x40017554 C   FIELD 23w01 TIMCCMP2: Timer C Compare 2
0x40017554 C   FIELD 24w01 TIMCCMP4: Timer C Compare 4
0x40017554 C   FIELD 25w01 TIMDCMP1: Timer D Compare 1
0x40017554 C   FIELD 26w01 TIMDCMP2: Timer D Compare 2
0x40017554 C   FIELD 27w01 TIMDCMP4: Timer D Compare 4
0x40017554 C   FIELD 28w01 TIMECMP1: Timer E Compare 1
0x40017554 C   FIELD 29w01 TIMECMP2: Timer E Compare 2
0x40017554 C   FIELD 30w01 TIMECMP4: Timer E Compare 4
0x40017558 B  REGISTER CHPR (=HRTIM_TIMA.CHPR): Timerx Chopper Register
0x4001755C B  REGISTER CPT1CR (rw): Timerx Capture 2 Control Register
0x4001755C C   FIELD 00w01 SWCPT: Software Capture
0x4001755C C   FIELD 01w01 UPDCPT: Update Capture
0x4001755C C   FIELD 02w01 EXEV1CPT: External Event 1 Capture
0x4001755C C   FIELD 03w01 EXEV2CPT: External Event 2 Capture
0x4001755C C   FIELD 04w01 EXEV3CPT: External Event 3 Capture
0x4001755C C   FIELD 05w01 EXEV4CPT: External Event 4 Capture
0x4001755C C   FIELD 06w01 EXEV5CPT: External Event 5 Capture
0x4001755C C   FIELD 07w01 EXEV6CPT: External Event 6 Capture
0x4001755C C   FIELD 08w01 EXEV7CPT: External Event 7 Capture
0x4001755C C   FIELD 09w01 EXEV8CPT: External Event 8 Capture
0x4001755C C   FIELD 10w01 EXEV9CPT: External Event 9 Capture
0x4001755C C   FIELD 11w01 EXEV10CPT: External Event 10 Capture
0x4001755C C   FIELD 12w01 TA1SET: Timer A output 1 Set
0x4001755C C   FIELD 13w01 TA1RST: Timer A output 1 Reset
0x4001755C C   FIELD 14w01 TACMP1: Timer A Compare 1
0x4001755C C   FIELD 15w01 TACMP2: Timer A Compare 2
0x4001755C C   FIELD 20w01 TC1SET: Timer C output 1 Set
0x4001755C C   FIELD 21w01 TC1RST: Timer C output 1 Reset
0x4001755C C   FIELD 22w01 TCCMP1: Timer C Compare 1
0x4001755C C   FIELD 23w01 TCCMP2: Timer C Compare 2
0x4001755C C   FIELD 24w01 TD1SET: Timer D output 1 Set
0x4001755C C   FIELD 25w01 TD1RST: Timer D output 1 Reset
0x4001755C C   FIELD 26w01 TDCMP1: Timer D Compare 1
0x4001755C C   FIELD 27w01 TDCMP2: Timer D Compare 2
0x4001755C C   FIELD 28w01 TE1SET: Timer E output 1 Set
0x4001755C C   FIELD 29w01 TE1RST: Timer E output 1 Reset
0x4001755C C   FIELD 30w01 TECMP1: Timer E Compare 1
0x4001755C C   FIELD 31w01 TECMP2: Timer E Compare 2
0x40017560 B  REGISTER CPT2CR (=CPT1CR): CPT2xCR
0x40017564 B  REGISTER OUTR (=HRTIM_TIMA.OUTR): Timerx Output Register
0x40017568 B  REGISTER FLTR (=HRTIM_TIMA.FLTR): Timerx Fault Register
0x40017580 A PERIPHERAL HRTIM_TIMC
0x40017580 B  REGISTER CR (rw): Timerx Control Register
0x40017580 C   FIELD 00w03 CKPSC (=HRTIM_Master.CR.CKPSC): HRTIM Timer x Clock prescaler
0x40017580 C   FIELD 03w01 CONT (=HRTIM_Master.CR.CONT): Continuous mode
0x40017580 C   FIELD 04w01 RETRIG (=HRTIM_Master.CR.RETRIG): Re-triggerable mode
0x40017580 C   FIELD 05w01 HALF (=HRTIM_Master.CR.HALF): Half mode enable
0x40017580 C   FIELD 06w01 PSHPLL (=HRTIM_TIMA.CR.PSHPLL): Push-Pull mode enable
0x40017580 C   FIELD 10w01 SYNCRST (=HRTIM_Master.CR.SYNCRST): Synchronization Resets Timer x
0x40017580 C   FIELD 11w01 SYNCSTRT (=HRTIM_Master.CR.SYNCSTRT): Synchronization Starts Timer x
0x40017580 C   FIELD 12w02 DELCMP2 (=HRTIM_TIMA.CR.DELCMP2): Delayed CMP2 mode
0x40017580 C   FIELD 14w02 DELCMP4 (=HRTIM_TIMA.CR.DELCMP4): Delayed CMP4 mode
0x40017580 C   FIELD 17w01 TREPU (=HRTIM_TIMA.CR.TREPU): Timer x Repetition update
0x40017580 C   FIELD 18w01 TRSTU (=HRTIM_TIMA.CR.TRSTU): Timerx reset update
0x40017580 C   FIELD 20w01 TBU: TBU
0x40017580 C   FIELD 21w01 TCU: TCU
0x40017580 C   FIELD 22w01 TDU: TDU
0x40017580 C   FIELD 23w01 TEU: TEU
0x40017580 C   FIELD 24w01 MSTU (=HRTIM_TIMA.CR.MSTU): Master Timer update
0x40017580 C   FIELD 25w02 DACSYNC (=HRTIM_Master.CR.DACSYNC): AC Synchronization
0x40017580 C   FIELD 27w01 PREEN (=HRTIM_Master.CR.PREEN): Preload enable
0x40017580 C   FIELD 28w04 UPDGAT (=HRTIM_TIMA.CR.UPDGAT): Update Gating
0x40017584 B  REGISTER ISR (=HRTIM_TIMA.ISR): Timerx Interrupt Status Register
0x40017588 B  REGISTER ICR (=HRTIM_TIMA.ICR): Timerx Interrupt Clear Register
0x4001758C B  REGISTER DIER (=HRTIM_TIMA.DIER): TIMxDIER5
0x40017590 B  REGISTER CNTR (=HRTIM_Master.CNTR): Timerx Counter Register
0x40017594 B  REGISTER PERR (=HRTIM_Master.PERR): Timerx Period Register
0x40017598 B  REGISTER REPR (=HRTIM_Master.REPR): Timerx Repetition Register
0x4001759C B  REGISTER CMP1R (=HRTIM_Master.CMP1R): Timerx Compare 1 Register
0x400175A0 B  REGISTER CMP1CR (=HRTIM_TIMA.CMP1CR): Timerx Compare 1 Compound Register
0x400175A4 B  REGISTER CMP2R (=CMP1R): Timerx Compare 2 Register
0x400175A8 B  REGISTER CMP3R (=CMP1R): Timerx Compare 3 Register
0x400175AC B  REGISTER CMP4R (=CMP1R): Timerx Compare 4 Register
0x400175B0 B  REGISTER CPT1R (=HRTIM_TIMA.CPT1R): Timerx Capture 1 Register
0x400175B4 B  REGISTER CPT2R (=HRTIM_TIMA.CPT1R): Timerx Capture 2 Register
0x400175B8 B  REGISTER DTR (=HRTIM_TIMA.DTR): Timerx Deadtime Register
0x400175BC B  REGISTER SET1R (rw): Timerx Output1 Set Register
0x400175BC C   FIELD 00w01 SST: Software Set trigger
0x400175BC C   FIELD 01w01 RESYNC: Timer A resynchronizaton
0x400175BC C   FIELD 02w01 PER: Timer A Period
0x400175BC C   FIELD 03w01 CMP1: Timer A compare 1
0x400175BC C   FIELD 04w01 CMP2: Timer A compare 2
0x400175BC C   FIELD 05w01 CMP3: Timer A compare 3
0x400175BC C   FIELD 06w01 CMP4: Timer A compare 4
0x400175BC C   FIELD 07w01 MSTPER: Master Period
0x400175BC C   FIELD 08w01 MSTCMP1: Master Compare 1
0x400175BC C   FIELD 09w01 MSTCMP2: Master Compare 2
0x400175BC C   FIELD 10w01 MSTCMP3: Master Compare 3
0x400175BC C   FIELD 11w01 MSTCMP4: Master Compare 4
0x400175BC C   FIELD 12w01 TIMACMP2: Timer A Compare 2
0x400175BC C   FIELD 13w01 TIMACMP3: Timer A Compare 3
0x400175BC C   FIELD 14w01 TIMBCMP2: Timer B Compare 2
0x400175BC C   FIELD 15w01 TIMBCMP3: Timer B Compare 3
0x400175BC C   FIELD 16w01 TIMDCMP2: Timer D Compare 2
0x400175BC C   FIELD 17w01 TIMDCMP4: Timer D Compare 4
0x400175BC C   FIELD 18w01 TIMECMP2: Timer E Compare 2
0x400175BC C   FIELD 19w01 TIMECMP3: Timer E Compare 3
0x400175BC C   FIELD 20w01 TIMECMP4: Timer E Compare 4
0x400175BC C   FIELD 21w01 EXTEVNT1: External Event 1
0x400175BC C   FIELD 22w01 EXTEVNT2: External Event 2
0x400175BC C   FIELD 23w01 EXTEVNT3: External Event 3
0x400175BC C   FIELD 24w01 EXTEVNT4: External Event 4
0x400175BC C   FIELD 25w01 EXTEVNT5: External Event 5
0x400175BC C   FIELD 26w01 EXTEVNT6: External Event 6
0x400175BC C   FIELD 27w01 EXTEVNT7: External Event 7
0x400175BC C   FIELD 28w01 EXTEVNT8: External Event 8
0x400175BC C   FIELD 29w01 EXTEVNT9: External Event 9
0x400175BC C   FIELD 30w01 EXTEVNT10: External Event 10
0x400175BC C   FIELD 31w01 UPDATE: Registers update (transfer preload to active)
0x400175C0 B  REGISTER RST1R (rw): Timerx Output1 Reset Register
0x400175C0 C   FIELD 00w01 SRT: SRT
0x400175C0 C   FIELD 01w01 RESYNC: RESYNC
0x400175C0 C   FIELD 02w01 PER: PER
0x400175C0 C   FIELD 03w01 CMP1: CMP1
0x400175C0 C   FIELD 04w01 CMP2: CMP2
0x400175C0 C   FIELD 05w01 CMP3: CMP3
0x400175C0 C   FIELD 06w01 CMP4: CMP4
0x400175C0 C   FIELD 07w01 MSTPER: MSTPER
0x400175C0 C   FIELD 08w01 MSTCMP1: MSTCMP1
0x400175C0 C   FIELD 09w01 MSTCMP2: MSTCMP2
0x400175C0 C   FIELD 10w01 MSTCMP3: MSTCMP3
0x400175C0 C   FIELD 11w01 MSTCMP4: MSTCMP4
0x400175C0 C   FIELD 12w01 TIMACMP2: Timer A Compare 2
0x400175C0 C   FIELD 13w01 TIMACMP3: Timer A Compare 3
0x400175C0 C   FIELD 14w01 TIMBCMP2: Timer B Compare 2
0x400175C0 C   FIELD 15w01 TIMBCMP3: Timer B Compare 3
0x400175C0 C   FIELD 16w01 TIMDCMP2: Timer D Compare 2
0x400175C0 C   FIELD 17w01 TIMDCMP4: Timer D Compare 4
0x400175C0 C   FIELD 18w01 TIMECMP2: Timer E Compare 2
0x400175C0 C   FIELD 19w01 TIMECMP3: Timer E Compare 3
0x400175C0 C   FIELD 20w01 TIMECMP4: Timer E Compare 4
0x400175C0 C   FIELD 21w01 EXTEVNT1: EXTEVNT1
0x400175C0 C   FIELD 22w01 EXTEVNT2: EXTEVNT2
0x400175C0 C   FIELD 23w01 EXTEVNT3: EXTEVNT3
0x400175C0 C   FIELD 24w01 EXTEVNT4: EXTEVNT4
0x400175C0 C   FIELD 25w01 EXTEVNT5: EXTEVNT5
0x400175C0 C   FIELD 26w01 EXTEVNT6: EXTEVNT6
0x400175C0 C   FIELD 27w01 EXTEVNT7: EXTEVNT7
0x400175C0 C   FIELD 28w01 EXTEVNT8: EXTEVNT8
0x400175C0 C   FIELD 29w01 EXTEVNT9: EXTEVNT9
0x400175C0 C   FIELD 30w01 EXTEVNT10: EXTEVNT10
0x400175C0 C   FIELD 31w01 UPDATE: UPDATE
0x400175C4 B  REGISTER SET2R (=SET1R): Timerx Output2 Set Register
0x400175C8 B  REGISTER RST2R (=RST1R): Timerx Output2 Reset Register
0x400175CC B  REGISTER EEFR1 (=HRTIM_TIMA.EEFR1): Timerx External Event Filtering Register 1
0x400175D0 B  REGISTER EEFR2 (=HRTIM_TIMA.EEFR2): Timerx External Event Filtering Register 2
0x400175D4 B  REGISTER RSTR (rw): TimerA Reset Register
0x400175D4 C   FIELD 01w01 UPDT: Timer A Update reset
0x400175D4 C   FIELD 02w01 CMP2: Timer A compare 2 reset
0x400175D4 C   FIELD 03w01 CMP4: Timer A compare 4 reset
0x400175D4 C   FIELD 04w01 MSTPER: Master timer Period
0x400175D4 C   FIELD 05w01 MSTCMP1: Master compare 1
0x400175D4 C   FIELD 06w01 MSTCMP2: Master compare 2
0x400175D4 C   FIELD 07w01 MSTCMP3: Master compare 3
0x400175D4 C   FIELD 08w01 MSTCMP4: Master compare 4
0x400175D4 C   FIELD 09w01 EXTEVNT1: External Event 1
0x400175D4 C   FIELD 10w01 EXTEVNT2: External Event 2
0x400175D4 C   FIELD 11w01 EXTEVNT3: External Event 3
0x400175D4 C   FIELD 12w01 EXTEVNT4: External Event 4
0x400175D4 C   FIELD 13w01 EXTEVNT5: External Event 5
0x400175D4 C   FIELD 14w01 EXTEVNT6: External Event 6
0x400175D4 C   FIELD 15w01 EXTEVNT7: External Event 7
0x400175D4 C   FIELD 16w01 EXTEVNT8: External Event 8
0x400175D4 C   FIELD 17w01 EXTEVNT9: External Event 9
0x400175D4 C   FIELD 18w01 EXTEVNT10: External Event 10
0x400175D4 C   FIELD 19w01 TIMACMP1: Timer A Compare 1
0x400175D4 C   FIELD 20w01 TIMACMP2: Timer A Compare 2
0x400175D4 C   FIELD 21w01 TIMACMP4: Timer A Compare 4
0x400175D4 C   FIELD 22w01 TIMBCMP1: Timer B Compare 1
0x400175D4 C   FIELD 23w01 TIMBCMP2: Timer B Compare 2
0x400175D4 C   FIELD 24w01 TIMBCMP4: Timer B Compare 4
0x400175D4 C   FIELD 25w01 TIMDCMP1: Timer D Compare 1
0x400175D4 C   FIELD 26w01 TIMDCMP2: Timer D Compare 2
0x400175D4 C   FIELD 27w01 TIMDCMP4: Timer D Compare 4
0x400175D4 C   FIELD 28w01 TIMECMP1: Timer E Compare 1
0x400175D4 C   FIELD 29w01 TIMECMP2: Timer E Compare 2
0x400175D4 C   FIELD 30w01 TIMECMP4: Timer E Compare 4
0x400175D8 B  REGISTER CHPR (=HRTIM_TIMA.CHPR): Timerx Chopper Register
0x400175DC B  REGISTER CPT1CR (rw): Timerx Capture 2 Control Register
0x400175DC C   FIELD 00w01 SWCPT: Software Capture
0x400175DC C   FIELD 01w01 UPDCPT: Update Capture
0x400175DC C   FIELD 02w01 EXEV1CPT: External Event 1 Capture
0x400175DC C   FIELD 03w01 EXEV2CPT: External Event 2 Capture
0x400175DC C   FIELD 04w01 EXEV3CPT: External Event 3 Capture
0x400175DC C   FIELD 05w01 EXEV4CPT: External Event 4 Capture
0x400175DC C   FIELD 06w01 EXEV5CPT: External Event 5 Capture
0x400175DC C   FIELD 07w01 EXEV6CPT: External Event 6 Capture
0x400175DC C   FIELD 08w01 EXEV7CPT: External Event 7 Capture
0x400175DC C   FIELD 09w01 EXEV8CPT: External Event 8 Capture
0x400175DC C   FIELD 10w01 EXEV9CPT: External Event 9 Capture
0x400175DC C   FIELD 11w01 EXEV10CPT: External Event 10 Capture
0x400175DC C   FIELD 12w01 TA1SET: Timer A output 1 Set
0x400175DC C   FIELD 13w01 TA1RST: Timer A output 1 Reset
0x400175DC C   FIELD 14w01 TACMP1: Timer A Compare 1
0x400175DC C   FIELD 15w01 TACMP2: Timer A Compare 2
0x400175DC C   FIELD 16w01 TB1SET: Timer B output 1 Set
0x400175DC C   FIELD 17w01 TB1RST: Timer B output 1 Reset
0x400175DC C   FIELD 18w01 TBCMP1: Timer B Compare 1
0x400175DC C   FIELD 19w01 TBCMP2: Timer B Compare 2
0x400175DC C   FIELD 24w01 TD1SET: Timer D output 1 Set
0x400175DC C   FIELD 25w01 TD1RST: Timer D output 1 Reset
0x400175DC C   FIELD 26w01 TDCMP1: Timer D Compare 1
0x400175DC C   FIELD 27w01 TDCMP2: Timer D Compare 2
0x400175DC C   FIELD 28w01 TE1SET: Timer E output 1 Set
0x400175DC C   FIELD 29w01 TE1RST: Timer E output 1 Reset
0x400175DC C   FIELD 30w01 TECMP1: Timer E Compare 1
0x400175DC C   FIELD 31w01 TECMP2: Timer E Compare 2
0x400175E0 B  REGISTER CPT2CR (=CPT1CR): CPT2xCR
0x400175E4 B  REGISTER OUTR (=HRTIM_TIMA.OUTR): Timerx Output Register
0x400175E8 B  REGISTER FLTR (=HRTIM_TIMA.FLTR): Timerx Fault Register
0x40017600 A PERIPHERAL HRTIM_TIMD
0x40017600 B  REGISTER CR (rw): Timerx Control Register
0x40017600 C   FIELD 00w03 CKPSC (=HRTIM_Master.CR.CKPSC): HRTIM Timer x Clock prescaler
0x40017600 C   FIELD 03w01 CONT (=HRTIM_Master.CR.CONT): Continuous mode
0x40017600 C   FIELD 04w01 RETRIG (=HRTIM_Master.CR.RETRIG): Re-triggerable mode
0x40017600 C   FIELD 05w01 HALF (=HRTIM_Master.CR.HALF): Half mode enable
0x40017600 C   FIELD 06w01 PSHPLL (=HRTIM_TIMA.CR.PSHPLL): Push-Pull mode enable
0x40017600 C   FIELD 10w01 SYNCRST (=HRTIM_Master.CR.SYNCRST): Synchronization Resets Timer x
0x40017600 C   FIELD 11w01 SYNCSTRT (=HRTIM_Master.CR.SYNCSTRT): Synchronization Starts Timer x
0x40017600 C   FIELD 12w02 DELCMP2 (=HRTIM_TIMA.CR.DELCMP2): Delayed CMP2 mode
0x40017600 C   FIELD 14w02 DELCMP4 (=HRTIM_TIMA.CR.DELCMP4): Delayed CMP4 mode
0x40017600 C   FIELD 17w01 TREPU (=HRTIM_TIMA.CR.TREPU): Timer x Repetition update
0x40017600 C   FIELD 18w01 TRSTU (=HRTIM_TIMA.CR.TRSTU): Timerx reset update
0x40017600 C   FIELD 20w01 TBU: TBU
0x40017600 C   FIELD 21w01 TCU: TCU
0x40017600 C   FIELD 22w01 TDU: TDU
0x40017600 C   FIELD 23w01 TEU: TEU
0x40017600 C   FIELD 24w01 MSTU (=HRTIM_TIMA.CR.MSTU): Master Timer update
0x40017600 C   FIELD 25w02 DACSYNC (=HRTIM_Master.CR.DACSYNC): AC Synchronization
0x40017600 C   FIELD 27w01 PREEN (=HRTIM_Master.CR.PREEN): Preload enable
0x40017600 C   FIELD 28w04 UPDGAT (=HRTIM_TIMA.CR.UPDGAT): Update Gating
0x40017604 B  REGISTER ISR (=HRTIM_TIMA.ISR): Timerx Interrupt Status Register
0x40017608 B  REGISTER ICR (=HRTIM_TIMA.ICR): Timerx Interrupt Clear Register
0x4001760C B  REGISTER DIER (=HRTIM_TIMA.DIER): TIMxDIER5
0x40017610 B  REGISTER CNTR (=HRTIM_Master.CNTR): Timerx Counter Register
0x40017614 B  REGISTER PERR (=HRTIM_Master.PERR): Timerx Period Register
0x40017618 B  REGISTER REPR (=HRTIM_Master.REPR): Timerx Repetition Register
0x4001761C B  REGISTER CMP1R (=HRTIM_Master.CMP1R): Timerx Compare 1 Register
0x40017620 B  REGISTER CMP1CR (=HRTIM_TIMA.CMP1CR): Timerx Compare 1 Compound Register
0x40017624 B  REGISTER CMP2R (=CMP1R): Timerx Compare 2 Register
0x40017628 B  REGISTER CMP3R (=CMP1R): Timerx Compare 3 Register
0x4001762C B  REGISTER CMP4R (=CMP1R): Timerx Compare 4 Register
0x40017630 B  REGISTER CPT1R (=HRTIM_TIMA.CPT1R): Timerx Capture 1 Register
0x40017634 B  REGISTER CPT2R (=HRTIM_TIMA.CPT1R): Timerx Capture 2 Register
0x40017638 B  REGISTER DTR (=HRTIM_TIMA.DTR): Timerx Deadtime Register
0x4001763C B  REGISTER SET1R (rw): Timerx Output1 Set Register
0x4001763C C   FIELD 00w01 SST: Software Set trigger
0x4001763C C   FIELD 01w01 RESYNC: Timer A resynchronizaton
0x4001763C C   FIELD 02w01 PER: Timer A Period
0x4001763C C   FIELD 03w01 CMP1: Timer A compare 1
0x4001763C C   FIELD 04w01 CMP2: Timer A compare 2
0x4001763C C   FIELD 05w01 CMP3: Timer A compare 3
0x4001763C C   FIELD 06w01 CMP4: Timer A compare 4
0x4001763C C   FIELD 07w01 MSTPER: Master Period
0x4001763C C   FIELD 08w01 MSTCMP1: Master Compare 1
0x4001763C C   FIELD 09w01 MSTCMP2: Master Compare 2
0x4001763C C   FIELD 10w01 MSTCMP3: Master Compare 3
0x4001763C C   FIELD 11w01 MSTCMP4: Master Compare 4
0x4001763C C   FIELD 12w01 TIMACMP1: Timer A Compare 1
0x4001763C C   FIELD 13w01 TIMACMP4: Timer A Compare 4
0x4001763C C   FIELD 14w01 TIMBCMP2: Timer B Compare 2
0x4001763C C   FIELD 15w01 TIMBCMP4: Timer B Compare 4
0x4001763C C   FIELD 16w01 TIMCCMP1: Timer C Compare 1
0x4001763C C   FIELD 17w01 TIMCCMP3: Timer C Compare 3
0x4001763C C   FIELD 18w01 TIMCCMP4: Timer C Compare 4
0x4001763C C   FIELD 19w01 TIMECMP1: Timer E Compare 1
0x4001763C C   FIELD 20w01 TIMECMP2: Timer E Compare 2
0x4001763C C   FIELD 21w01 EXTEVNT1: External Event 1
0x4001763C C   FIELD 22w01 EXTEVNT2: External Event 2
0x4001763C C   FIELD 23w01 EXTEVNT3: External Event 3
0x4001763C C   FIELD 24w01 EXTEVNT4: External Event 4
0x4001763C C   FIELD 25w01 EXTEVNT5: External Event 5
0x4001763C C   FIELD 26w01 EXTEVNT6: External Event 6
0x4001763C C   FIELD 27w01 EXTEVNT7: External Event 7
0x4001763C C   FIELD 28w01 EXTEVNT8: External Event 8
0x4001763C C   FIELD 29w01 EXTEVNT9: External Event 9
0x4001763C C   FIELD 30w01 EXTEVNT10: External Event 10
0x4001763C C   FIELD 31w01 UPDATE: Registers update (transfer preload to active)
0x40017640 B  REGISTER RST1R (rw): Timerx Output1 Reset Register
0x40017640 C   FIELD 00w01 SRT: SRT
0x40017640 C   FIELD 01w01 RESYNC: RESYNC
0x40017640 C   FIELD 02w01 PER: PER
0x40017640 C   FIELD 03w01 CMP1: CMP1
0x40017640 C   FIELD 04w01 CMP2: CMP2
0x40017640 C   FIELD 05w01 CMP3: CMP3
0x40017640 C   FIELD 06w01 CMP4: CMP4
0x40017640 C   FIELD 07w01 MSTPER: MSTPER
0x40017640 C   FIELD 08w01 MSTCMP1: MSTCMP1
0x40017640 C   FIELD 09w01 MSTCMP2: MSTCMP2
0x40017640 C   FIELD 10w01 MSTCMP3: MSTCMP3
0x40017640 C   FIELD 11w01 MSTCMP4: MSTCMP4
0x40017640 C   FIELD 12w01 TIMACMP1: Timer A Compare 1
0x40017640 C   FIELD 13w01 TIMACMP4: Timer A Compare 4
0x40017640 C   FIELD 14w01 TIMBCMP2: Timer B Compare 2
0x40017640 C   FIELD 15w01 TIMBCMP4: Timer B Compare 4
0x40017640 C   FIELD 16w01 TIMCCMP1: Timer C Compare 1
0x40017640 C   FIELD 17w01 TIMCCMP3: Timer C Compare 3
0x40017640 C   FIELD 18w01 TIMCCMP4: Timer C Compare 4
0x40017640 C   FIELD 19w01 TIMECMP1: Timer E Compare 1
0x40017640 C   FIELD 20w01 TIMECMP2: Timer E Compare 2
0x40017640 C   FIELD 21w01 EXTEVNT1: EXTEVNT1
0x40017640 C   FIELD 22w01 EXTEVNT2: EXTEVNT2
0x40017640 C   FIELD 23w01 EXTEVNT3: EXTEVNT3
0x40017640 C   FIELD 24w01 EXTEVNT4: EXTEVNT4
0x40017640 C   FIELD 25w01 EXTEVNT5: EXTEVNT5
0x40017640 C   FIELD 26w01 EXTEVNT6: EXTEVNT6
0x40017640 C   FIELD 27w01 EXTEVNT7: EXTEVNT7
0x40017640 C   FIELD 28w01 EXTEVNT8: EXTEVNT8
0x40017640 C   FIELD 29w01 EXTEVNT9: EXTEVNT9
0x40017640 C   FIELD 30w01 EXTEVNT10: EXTEVNT10
0x40017640 C   FIELD 31w01 UPDATE: UPDATE
0x40017644 B  REGISTER SET2R (=SET1R): Timerx Output2 Set Register
0x40017648 B  REGISTER RST2R (=RST1R): Timerx Output2 Reset Register
0x4001764C B  REGISTER EEFR1 (=HRTIM_TIMA.EEFR1): Timerx External Event Filtering Register 1
0x40017650 B  REGISTER EEFR2 (=HRTIM_TIMA.EEFR2): Timerx External Event Filtering Register 2
0x40017654 B  REGISTER RSTR (rw): TimerA Reset Register
0x40017654 C   FIELD 01w01 UPDT: Timer A Update reset
0x40017654 C   FIELD 02w01 CMP2: Timer A compare 2 reset
0x40017654 C   FIELD 03w01 CMP4: Timer A compare 4 reset
0x40017654 C   FIELD 04w01 MSTPER: Master timer Period
0x40017654 C   FIELD 05w01 MSTCMP1: Master compare 1
0x40017654 C   FIELD 06w01 MSTCMP2: Master compare 2
0x40017654 C   FIELD 07w01 MSTCMP3: Master compare 3
0x40017654 C   FIELD 08w01 MSTCMP4: Master compare 4
0x40017654 C   FIELD 09w01 EXTEVNT1: External Event 1
0x40017654 C   FIELD 10w01 EXTEVNT2: External Event 2
0x40017654 C   FIELD 11w01 EXTEVNT3: External Event 3
0x40017654 C   FIELD 12w01 EXTEVNT4: External Event 4
0x40017654 C   FIELD 13w01 EXTEVNT5: External Event 5
0x40017654 C   FIELD 14w01 EXTEVNT6: External Event 6
0x40017654 C   FIELD 15w01 EXTEVNT7: External Event 7
0x40017654 C   FIELD 16w01 EXTEVNT8: External Event 8
0x40017654 C   FIELD 17w01 EXTEVNT9: External Event 9
0x40017654 C   FIELD 18w01 EXTEVNT10: External Event 10
0x40017654 C   FIELD 19w01 TIMACMP1: Timer A Compare 1
0x40017654 C   FIELD 20w01 TIMACMP2: Timer A Compare 2
0x40017654 C   FIELD 21w01 TIMACMP4: Timer A Compare 4
0x40017654 C   FIELD 22w01 TIMBCMP1: Timer B Compare 1
0x40017654 C   FIELD 23w01 TIMBCMP2: Timer B Compare 2
0x40017654 C   FIELD 24w01 TIMBCMP4: Timer B Compare 4
0x40017654 C   FIELD 25w01 TIMCCMP1: Timer C Compare 1
0x40017654 C   FIELD 26w01 TIMCCMP2: Timer C Compare 2
0x40017654 C   FIELD 27w01 TIMCCMP4: Timer C Compare 4
0x40017654 C   FIELD 28w01 TIMECMP1: Timer E Compare 1
0x40017654 C   FIELD 29w01 TIMECMP2: Timer E Compare 2
0x40017654 C   FIELD 30w01 TIMECMP4: Timer E Compare 4
0x40017658 B  REGISTER CHPR (=HRTIM_TIMA.CHPR): Timerx Chopper Register
0x4001765C B  REGISTER CPT1CR (rw): Timerx Capture 2 Control Register
0x4001765C C   FIELD 00w01 SWCPT: Software Capture
0x4001765C C   FIELD 01w01 UPDCPT: Update Capture
0x4001765C C   FIELD 02w01 EXEV1CPT: External Event 1 Capture
0x4001765C C   FIELD 03w01 EXEV2CPT: External Event 2 Capture
0x4001765C C   FIELD 04w01 EXEV3CPT: External Event 3 Capture
0x4001765C C   FIELD 05w01 EXEV4CPT: External Event 4 Capture
0x4001765C C   FIELD 06w01 EXEV5CPT: External Event 5 Capture
0x4001765C C   FIELD 07w01 EXEV6CPT: External Event 6 Capture
0x4001765C C   FIELD 08w01 EXEV7CPT: External Event 7 Capture
0x4001765C C   FIELD 09w01 EXEV8CPT: External Event 8 Capture
0x4001765C C   FIELD 10w01 EXEV9CPT: External Event 9 Capture
0x4001765C C   FIELD 11w01 EXEV10CPT: External Event 10 Capture
0x4001765C C   FIELD 12w01 TA1SET: Timer A output 1 Set
0x4001765C C   FIELD 13w01 TA1RST: Timer A output 1 Reset
0x4001765C C   FIELD 14w01 TACMP1: Timer A Compare 1
0x4001765C C   FIELD 15w01 TACMP2: Timer A Compare 2
0x4001765C C   FIELD 16w01 TB1SET: Timer B output 1 Set
0x4001765C C   FIELD 17w01 TB1RST: Timer B output 1 Reset
0x4001765C C   FIELD 18w01 TBCMP1: Timer B Compare 1
0x4001765C C   FIELD 19w01 TBCMP2: Timer B Compare 2
0x4001765C C   FIELD 20w01 TC1SET: Timer C output 1 Set
0x4001765C C   FIELD 21w01 TC1RST: Timer C output 1 Reset
0x4001765C C   FIELD 22w01 TCCMP1: Timer C Compare 1
0x4001765C C   FIELD 23w01 TCCMP2: Timer C Compare 2
0x4001765C C   FIELD 28w01 TE1SET: Timer E output 1 Set
0x4001765C C   FIELD 29w01 TE1RST: Timer E output 1 Reset
0x4001765C C   FIELD 30w01 TECMP1: Timer E Compare 1
0x4001765C C   FIELD 31w01 TECMP2: Timer E Compare 2
0x40017660 B  REGISTER CPT2CR (=CPT1CR): CPT2xCR
0x40017664 B  REGISTER OUTR (=HRTIM_TIMA.OUTR): Timerx Output Register
0x40017668 B  REGISTER FLTR (=HRTIM_TIMA.FLTR): Timerx Fault Register
0x40017680 A PERIPHERAL HRTIM_TIME
0x40017680 B  REGISTER CR (rw): Timerx Control Register
0x40017680 C   FIELD 00w03 CKPSC (=HRTIM_Master.CR.CKPSC): HRTIM Timer x Clock prescaler
0x40017680 C   FIELD 03w01 CONT (=HRTIM_Master.CR.CONT): Continuous mode
0x40017680 C   FIELD 04w01 RETRIG (=HRTIM_Master.CR.RETRIG): Re-triggerable mode
0x40017680 C   FIELD 05w01 HALF (=HRTIM_Master.CR.HALF): Half mode enable
0x40017680 C   FIELD 06w01 PSHPLL (=HRTIM_TIMA.CR.PSHPLL): Push-Pull mode enable
0x40017680 C   FIELD 10w01 SYNCRST (=HRTIM_Master.CR.SYNCRST): Synchronization Resets Timer x
0x40017680 C   FIELD 11w01 SYNCSTRT (=HRTIM_Master.CR.SYNCSTRT): Synchronization Starts Timer x
0x40017680 C   FIELD 12w02 DELCMP2 (=HRTIM_TIMA.CR.DELCMP2): Delayed CMP2 mode
0x40017680 C   FIELD 14w02 DELCMP4 (=HRTIM_TIMA.CR.DELCMP4): Delayed CMP4 mode
0x40017680 C   FIELD 17w01 TREPU (=HRTIM_TIMA.CR.TREPU): Timer x Repetition update
0x40017680 C   FIELD 18w01 TRSTU (=HRTIM_TIMA.CR.TRSTU): Timerx reset update
0x40017680 C   FIELD 20w01 TBU: TBU
0x40017680 C   FIELD 21w01 TCU: TCU
0x40017680 C   FIELD 22w01 TDU: TDU
0x40017680 C   FIELD 23w01 TEU: TEU
0x40017680 C   FIELD 24w01 MSTU (=HRTIM_TIMA.CR.MSTU): Master Timer update
0x40017680 C   FIELD 25w02 DACSYNC (=HRTIM_Master.CR.DACSYNC): AC Synchronization
0x40017680 C   FIELD 27w01 PREEN (=HRTIM_Master.CR.PREEN): Preload enable
0x40017680 C   FIELD 28w04 UPDGAT (=HRTIM_TIMA.CR.UPDGAT): Update Gating
0x40017684 B  REGISTER ISR (=HRTIM_TIMA.ISR): Timerx Interrupt Status Register
0x40017688 B  REGISTER ICR (=HRTIM_TIMA.ICR): Timerx Interrupt Clear Register
0x4001768C B  REGISTER DIER (=HRTIM_TIMA.DIER): TIMxDIER5
0x40017690 B  REGISTER CNTR (=HRTIM_Master.CNTR): Timerx Counter Register
0x40017694 B  REGISTER PERR (=HRTIM_Master.PERR): Timerx Period Register
0x40017698 B  REGISTER REPR (=HRTIM_Master.REPR): Timerx Repetition Register
0x4001769C B  REGISTER CMP1R (=HRTIM_Master.CMP1R): Timerx Compare 1 Register
0x400176A0 B  REGISTER CMP1CR (=HRTIM_TIMA.CMP1CR): Timerx Compare 1 Compound Register
0x400176A4 B  REGISTER CMP2R (=CMP1R): Timerx Compare 2 Register
0x400176A8 B  REGISTER CMP3R (=CMP1R): Timerx Compare 3 Register
0x400176AC B  REGISTER CMP4R (=CMP1R): Timerx Compare 4 Register
0x400176B0 B  REGISTER CPT1R (=HRTIM_TIMA.CPT1R): Timerx Capture 1 Register
0x400176B4 B  REGISTER CPT2R (=HRTIM_TIMA.CPT1R): Timerx Capture 2 Register
0x400176B8 B  REGISTER DTR (=HRTIM_TIMA.DTR): Timerx Deadtime Register
0x400176BC B  REGISTER SET1R (rw): Timerx Output1 Set Register
0x400176BC C   FIELD 00w01 SST: Software Set trigger
0x400176BC C   FIELD 01w01 RESYNC: Timer A resynchronizaton
0x400176BC C   FIELD 02w01 PER: Timer A Period
0x400176BC C   FIELD 03w01 CMP1: Timer A compare 1
0x400176BC C   FIELD 04w01 CMP2: Timer A compare 2
0x400176BC C   FIELD 05w01 CMP3: Timer A compare 3
0x400176BC C   FIELD 06w01 CMP4: Timer A compare 4
0x400176BC C   FIELD 07w01 MSTPER: Master Period
0x400176BC C   FIELD 08w01 MSTCMP1: Master Compare 1
0x400176BC C   FIELD 09w01 MSTCMP2: Master Compare 2
0x400176BC C   FIELD 10w01 MSTCMP3: Master Compare 3
0x400176BC C   FIELD 11w01 MSTCMP4: Master Compare 4
0x400176BC C   FIELD 12w01 TIMACMP3: Timer A Compare 3
0x400176BC C   FIELD 13w01 TIMACMP4: Timer A Compare 4
0x400176BC C   FIELD 14w01 TIMBCMP3: Timer B Compare 3
0x400176BC C   FIELD 15w01 TIMBCMP4: Timer B Compare 4
0x400176BC C   FIELD 16w01 TIMCCMP1: Timer C Compare 1
0x400176BC C   FIELD 17w01 TIMCCMP2: Timer C Compare 2
0x400176BC C   FIELD 18w01 TIMDCMP1: Timer D Compare 1
0x400176BC C   FIELD 19w01 TIMDCMP2: Timer D Compare 2
0x400176BC C   FIELD 20w01 TIMDCMP4: Timer D Compare 4
0x400176BC C   FIELD 21w01 EXTEVNT1: External Event 1
0x400176BC C   FIELD 22w01 EXTEVNT2: External Event 2
0x400176BC C   FIELD 23w01 EXTEVNT3: External Event 3
0x400176BC C   FIELD 24w01 EXTEVNT4: External Event 4
0x400176BC C   FIELD 25w01 EXTEVNT5: External Event 5
0x400176BC C   FIELD 26w01 EXTEVNT6: External Event 6
0x400176BC C   FIELD 27w01 EXTEVNT7: External Event 7
0x400176BC C   FIELD 28w01 EXTEVNT8: External Event 8
0x400176BC C   FIELD 29w01 EXTEVNT9: External Event 9
0x400176BC C   FIELD 30w01 EXTEVNT10: External Event 10
0x400176BC C   FIELD 31w01 UPDATE: Registers update (transfer preload to active)
0x400176C0 B  REGISTER RST1R (rw): Timerx Output1 Reset Register
0x400176C0 C   FIELD 00w01 SRT: SRT
0x400176C0 C   FIELD 01w01 RESYNC: RESYNC
0x400176C0 C   FIELD 02w01 PER: PER
0x400176C0 C   FIELD 03w01 CMP1: CMP1
0x400176C0 C   FIELD 04w01 CMP2: CMP2
0x400176C0 C   FIELD 05w01 CMP3: CMP3
0x400176C0 C   FIELD 06w01 CMP4: CMP4
0x400176C0 C   FIELD 07w01 MSTPER: MSTPER
0x400176C0 C   FIELD 08w01 MSTCMP1: MSTCMP1
0x400176C0 C   FIELD 09w01 MSTCMP2: MSTCMP2
0x400176C0 C   FIELD 10w01 MSTCMP3: MSTCMP3
0x400176C0 C   FIELD 11w01 MSTCMP4: MSTCMP4
0x400176C0 C   FIELD 12w01 TIMACMP3: Timer A Compare 3
0x400176C0 C   FIELD 13w01 TIMACMP4: Timer A Compare 4
0x400176C0 C   FIELD 14w01 TIMBCMP3: Timer B Compare 3
0x400176C0 C   FIELD 15w01 TIMBCMP4: Timer B Compare 4
0x400176C0 C   FIELD 16w01 TIMCCMP1: Timer C Compare 1
0x400176C0 C   FIELD 17w01 TIMCCMP2: Timer C Compare 2
0x400176C0 C   FIELD 18w01 TIMDCMP1: Timer D Compare 1
0x400176C0 C   FIELD 19w01 TIMDCMP2: Timer D Compare 2
0x400176C0 C   FIELD 20w01 TIMDCMP4: Timer D Compare 4
0x400176C0 C   FIELD 21w01 EXTEVNT1: EXTEVNT1
0x400176C0 C   FIELD 22w01 EXTEVNT2: EXTEVNT2
0x400176C0 C   FIELD 23w01 EXTEVNT3: EXTEVNT3
0x400176C0 C   FIELD 24w01 EXTEVNT4: EXTEVNT4
0x400176C0 C   FIELD 25w01 EXTEVNT5: EXTEVNT5
0x400176C0 C   FIELD 26w01 EXTEVNT6: EXTEVNT6
0x400176C0 C   FIELD 27w01 EXTEVNT7: EXTEVNT7
0x400176C0 C   FIELD 28w01 EXTEVNT8: EXTEVNT8
0x400176C0 C   FIELD 29w01 EXTEVNT9: EXTEVNT9
0x400176C0 C   FIELD 30w01 EXTEVNT10: EXTEVNT10
0x400176C0 C   FIELD 31w01 UPDATE: UPDATE
0x400176C4 B  REGISTER SET2R (=SET1R): Timerx Output2 Set Register
0x400176C8 B  REGISTER RST2R (=RST1R): Timerx Output2 Reset Register
0x400176CC B  REGISTER EEFR1 (=HRTIM_TIMA.EEFR1): Timerx External Event Filtering Register 1
0x400176D0 B  REGISTER EEFR2 (=HRTIM_TIMA.EEFR2): Timerx External Event Filtering Register 2
0x400176D4 B  REGISTER RSTR (rw): TimerA Reset Register
0x400176D4 C   FIELD 01w01 UPDT: Timer A Update reset
0x400176D4 C   FIELD 02w01 CMP2: Timer A compare 2 reset
0x400176D4 C   FIELD 03w01 CMP4: Timer A compare 4 reset
0x400176D4 C   FIELD 04w01 MSTPER: Master timer Period
0x400176D4 C   FIELD 05w01 MSTCMP1: Master compare 1
0x400176D4 C   FIELD 06w01 MSTCMP2: Master compare 2
0x400176D4 C   FIELD 07w01 MSTCMP3: Master compare 3
0x400176D4 C   FIELD 08w01 MSTCMP4: Master compare 4
0x400176D4 C   FIELD 09w01 EXTEVNT1: External Event 1
0x400176D4 C   FIELD 10w01 EXTEVNT2: External Event 2
0x400176D4 C   FIELD 11w01 EXTEVNT3: External Event 3
0x400176D4 C   FIELD 12w01 EXTEVNT4: External Event 4
0x400176D4 C   FIELD 13w01 EXTEVNT5: External Event 5
0x400176D4 C   FIELD 14w01 EXTEVNT6: External Event 6
0x400176D4 C   FIELD 15w01 EXTEVNT7: External Event 7
0x400176D4 C   FIELD 16w01 EXTEVNT8: External Event 8
0x400176D4 C   FIELD 17w01 EXTEVNT9: External Event 9
0x400176D4 C   FIELD 18w01 EXTEVNT10: External Event 10
0x400176D4 C   FIELD 19w01 TIMACMP1: Timer A Compare 1
0x400176D4 C   FIELD 20w01 TIMACMP2: Timer A Compare 2
0x400176D4 C   FIELD 21w01 TIMACMP4: Timer A Compare 4
0x400176D4 C   FIELD 22w01 TIMBCMP1: Timer B Compare 1
0x400176D4 C   FIELD 23w01 TIMBCMP2: Timer B Compare 2
0x400176D4 C   FIELD 24w01 TIMBCMP4: Timer B Compare 4
0x400176D4 C   FIELD 25w01 TIMCCMP1: Timer C Compare 1
0x400176D4 C   FIELD 26w01 TIMCCMP2: Timer C Compare 2
0x400176D4 C   FIELD 27w01 TIMCCMP4: Timer C Compare 4
0x400176D4 C   FIELD 28w01 TIMDCMP1: Timer D Compare 1
0x400176D4 C   FIELD 29w01 TIMDCMP2: Timer D Compare 2
0x400176D4 C   FIELD 30w01 TIMDCMP4: Timer D Compare 4
0x400176D8 B  REGISTER CHPR (=HRTIM_TIMA.CHPR): Timerx Chopper Register
0x400176DC B  REGISTER CPT1CR (rw): Timerx Capture 2 Control Register
0x400176DC C   FIELD 00w01 SWCPT: Software Capture
0x400176DC C   FIELD 01w01 UPDCPT: Update Capture
0x400176DC C   FIELD 02w01 EXEV1CPT: External Event 1 Capture
0x400176DC C   FIELD 03w01 EXEV2CPT: External Event 2 Capture
0x400176DC C   FIELD 04w01 EXEV3CPT: External Event 3 Capture
0x400176DC C   FIELD 05w01 EXEV4CPT: External Event 4 Capture
0x400176DC C   FIELD 06w01 EXEV5CPT: External Event 5 Capture
0x400176DC C   FIELD 07w01 EXEV6CPT: External Event 6 Capture
0x400176DC C   FIELD 08w01 EXEV7CPT: External Event 7 Capture
0x400176DC C   FIELD 09w01 EXEV8CPT: External Event 8 Capture
0x400176DC C   FIELD 10w01 EXEV9CPT: External Event 9 Capture
0x400176DC C   FIELD 11w01 EXEV10CPT: External Event 10 Capture
0x400176DC C   FIELD 12w01 TA1SET: Timer A output 1 Set
0x400176DC C   FIELD 13w01 TA1RST: Timer A output 1 Reset
0x400176DC C   FIELD 14w01 TACMP1: Timer A Compare 1
0x400176DC C   FIELD 15w01 TACMP2: Timer A Compare 2
0x400176DC C   FIELD 16w01 TB1SET: Timer B output 1 Set
0x400176DC C   FIELD 17w01 TB1RST: Timer B output 1 Reset
0x400176DC C   FIELD 18w01 TBCMP1: Timer B Compare 1
0x400176DC C   FIELD 19w01 TBCMP2: Timer B Compare 2
0x400176DC C   FIELD 20w01 TC1SET: Timer C output 1 Set
0x400176DC C   FIELD 21w01 TC1RST: Timer C output 1 Reset
0x400176DC C   FIELD 22w01 TCCMP1: Timer C Compare 1
0x400176DC C   FIELD 23w01 TCCMP2: Timer C Compare 2
0x400176DC C   FIELD 24w01 TD1SET: Timer D output 1 Set
0x400176DC C   FIELD 25w01 TD1RST: Timer D output 1 Reset
0x400176DC C   FIELD 26w01 TDCMP1: Timer D Compare 1
0x400176DC C   FIELD 27w01 TDCMP2: Timer D Compare 2
0x400176E0 B  REGISTER CPT2CR (=CPT1CR): CPT2xCR
0x400176E4 B  REGISTER OUTR (=HRTIM_TIMA.OUTR): Timerx Output Register
0x400176E8 B  REGISTER FLTR (=HRTIM_TIMA.FLTR): Timerx Fault Register
0x40017780 A PERIPHERAL HRTIM_Common
0x40017780 B  REGISTER CR1 (rw): Control Register 1
0x40017780 C   FIELD 00w01 MUDIS: Master Update Disable
0x40017780 C   FIELD 01w01 TAUDIS: Timer A Update Disable
0x40017780 C   FIELD 02w01 TBUDIS: Timer B Update Disable
0x40017780 C   FIELD 03w01 TCUDIS: Timer C Update Disable
0x40017780 C   FIELD 04w01 TDUDIS: Timer D Update Disable
0x40017780 C   FIELD 05w01 TEUDIS: Timer E Update Disable
0x40017780 C   FIELD 16w03 AD1USRC: ADC Trigger 1 Update Source
0x40017780 C   FIELD 19w03 AD2USRC: ADC Trigger 2 Update Source
0x40017780 C   FIELD 22w03 AD3USRC: ADC Trigger 3 Update Source
0x40017780 C   FIELD 25w03 AD4USRC: ADC Trigger 4 Update Source
0x40017784 B  REGISTER CR2 (rw): Control Register 2
0x40017784 C   FIELD 00w01 MSWU: Master Timer Software update
0x40017784 C   FIELD 01w01 TASWU: Timer A Software Update
0x40017784 C   FIELD 02w01 TBSWU: Timer B Software Update
0x40017784 C   FIELD 03w01 TCSWU: Timer C Software Update
0x40017784 C   FIELD 04w01 TDSWU: Timer D Software Update
0x40017784 C   FIELD 05w01 TESWU: Timer E Software Update
0x40017784 C   FIELD 08w01 MRST: Master Counter software reset
0x40017784 C   FIELD 09w01 TARST: Timer A counter software reset
0x40017784 C   FIELD 10w01 TBRST: Timer B counter software reset
0x40017784 C   FIELD 11w01 TCRST: Timer C counter software reset
0x40017784 C   FIELD 12w01 TDRST: Timer D counter software reset
0x40017784 C   FIELD 13w01 TERST: Timer E counter software reset
0x40017788 B  REGISTER ISR: Interrupt Status Register
0x40017788 C   FIELD 00w01 FLT1 (ro): Fault 1 Interrupt Flag
0x40017788 C   FIELD 01w01 FLT2 (ro): Fault 2 Interrupt Flag
0x40017788 C   FIELD 02w01 FLT3 (ro): Fault 3 Interrupt Flag
0x40017788 C   FIELD 03w01 FLT4 (ro): Fault 4 Interrupt Flag
0x40017788 C   FIELD 04w01 FLT5 (ro): Fault 5 Interrupt Flag
0x40017788 C   FIELD 05w01 SYSFLT (rw): System Fault Interrupt Flag
0x40017788 C   FIELD 17w01 BMPER (ro): Burst mode Period Interrupt Flag
0x4001778C B  REGISTER ICR: Interrupt Clear Register
0x4001778C C   FIELD 00w01 FLT1C (wo): Fault 1 Interrupt Flag Clear
0x4001778C C   FIELD 01w01 FLT2C (wo): Fault 2 Interrupt Flag Clear
0x4001778C C   FIELD 02w01 FLT3C (wo): Fault 3 Interrupt Flag Clear
0x4001778C C   FIELD 03w01 FLT4C (wo): Fault 4 Interrupt Flag Clear
0x4001778C C   FIELD 04w01 FLT5C (wo): Fault 5 Interrupt Flag Clear
0x4001778C C   FIELD 05w01 SYSFLTC (wo): System Fault Interrupt Flag Clear
0x4001778C C   FIELD 17w01 BMPERC (wo): Burst mode period flag Clear
0x40017790 B  REGISTER IER (rw): Interrupt Enable Register
0x40017790 C   FIELD 00w01 FLT1IE: Fault 1 Interrupt Enable
0x40017790 C   FIELD 01w01 FLT2IE: Fault 2 Interrupt Enable
0x40017790 C   FIELD 02w01 FLT3IE: Fault 3 Interrupt Enable
0x40017790 C   FIELD 03w01 FLT4IE: Fault 4 Interrupt Enable
0x40017790 C   FIELD 04w01 FLT5IE: Fault 5 Interrupt Enable
0x40017790 C   FIELD 05w01 SYSFLTIE: System Fault Interrupt Enable
0x40017790 C   FIELD 17w01 BMPERIE: Burst mode period Interrupt Enable
0x40017794 B  REGISTER OENR (rw): Output Enable Register
0x40017794 C   FIELD 00w01 TA1OEN: Timer A Output 1 Enable
0x40017794 C   FIELD 01w01 TA2OEN: Timer A Output 2 Enable
0x40017794 C   FIELD 02w01 TB1OEN: Timer B Output 1 Enable
0x40017794 C   FIELD 03w01 TB2OEN: Timer B Output 2 Enable
0x40017794 C   FIELD 04w01 TC1OEN: Timer C Output 1 Enable
0x40017794 C   FIELD 05w01 TC2OEN: Timer C Output 2 Enable
0x40017794 C   FIELD 06w01 TD1OEN: Timer D Output 1 Enable
0x40017794 C   FIELD 07w01 TD2OEN: Timer D Output 2 Enable
0x40017794 C   FIELD 08w01 TE1OEN: Timer E Output 1 Enable
0x40017794 C   FIELD 09w01 TE2OEN: Timer E Output 2 Enable
0x40017798 B  REGISTER ODISR (wo): DISR
0x40017798 C   FIELD 00w01 TA1ODIS: TA1ODIS
0x40017798 C   FIELD 01w01 TA2ODIS: TA2ODIS
0x40017798 C   FIELD 02w01 TB1ODIS: TB1ODIS
0x40017798 C   FIELD 03w01 TB2ODIS: TB2ODIS
0x40017798 C   FIELD 04w01 TC1ODIS: TC1ODIS
0x40017798 C   FIELD 05w01 TC2ODIS: TC2ODIS
0x40017798 C   FIELD 06w01 TD1ODIS: TD1ODIS
0x40017798 C   FIELD 07w01 TD2ODIS: TD2ODIS
0x40017798 C   FIELD 08w01 TE1ODIS: TE1ODIS
0x40017798 C   FIELD 09w01 TE2ODIS: TE2ODIS
0x4001779C B  REGISTER ODSR (ro): Output Disable Status Register
0x4001779C C   FIELD 00w01 TA1ODS: Timer A Output 1 disable status
0x4001779C C   FIELD 01w01 TA2ODS: Timer A Output 2 disable status
0x4001779C C   FIELD 02w01 TB1ODS: Timer B Output 1 disable status
0x4001779C C   FIELD 03w01 TB2ODS: Timer B Output 2 disable status
0x4001779C C   FIELD 04w01 TC1ODS: Timer C Output 1 disable status
0x4001779C C   FIELD 05w01 TC2ODS: Timer C Output 2 disable status
0x4001779C C   FIELD 06w01 TD1ODS: Timer D Output 1 disable status
0x4001779C C   FIELD 07w01 TD2ODS: Timer D Output 2 disable status
0x4001779C C   FIELD 08w01 TE1ODS: Timer E Output 1 disable status
0x4001779C C   FIELD 09w01 TE2ODS: Timer E Output 2 disable status
0x400177A0 B  REGISTER BMCR (rw): Burst Mode Control Register
0x400177A0 C   FIELD 00w01 BME: Burst Mode enable
0x400177A0 C   FIELD 01w01 BMOM: Burst Mode operating mode
0x400177A0 C   FIELD 02w04 BMCLK: Burst Mode Clock source
0x400177A0 C   FIELD 06w04 BMPRSC: Burst Mode Prescaler
0x400177A0 C   FIELD 10w01 BMPREN: Burst Mode Preload Enable
0x400177A0 C   FIELD 16w01 MTBM: Master Timer Burst Mode
0x400177A0 C   FIELD 17w01 TABM: Timer A Burst Mode
0x400177A0 C   FIELD 18w01 TBBM: Timer B Burst Mode
0x400177A0 C   FIELD 19w01 TCBM: Timer C Burst Mode
0x400177A0 C   FIELD 20w01 TDBM: Timer D Burst Mode
0x400177A0 C   FIELD 21w01 TEBM: Timer E Burst Mode
0x400177A0 C   FIELD 31w01 BMSTAT: Burst Mode Status
0x400177A4 B  REGISTER BMTRGR (rw): BMTRG
0x400177A4 C   FIELD 00w01 SW: SW
0x400177A4 C   FIELD 01w01 MSTRST: MSTRST
0x400177A4 C   FIELD 02w01 MSTREP: MSTREP
0x400177A4 C   FIELD 03w01 MSTCMP1: MSTCMP1
0x400177A4 C   FIELD 04w01 MSTCMP2: MSTCMP2
0x400177A4 C   FIELD 05w01 MSTCMP3: MSTCMP3
0x400177A4 C   FIELD 06w01 MSTCMP4: MSTCMP4
0x400177A4 C   FIELD 07w01 TARST: TARST
0x400177A4 C   FIELD 08w01 TAREP: TAREP
0x400177A4 C   FIELD 09w01 TACMP1: TACMP1
0x400177A4 C   FIELD 10w01 TACMP2: TACMP2
0x400177A4 C   FIELD 11w01 TBRST: TBRST
0x400177A4 C   FIELD 12w01 TBREP: TBREP
0x400177A4 C   FIELD 13w01 TBCMP1: TBCMP1
0x400177A4 C   FIELD 14w01 TBCMP2: TBCMP2
0x400177A4 C   FIELD 15w01 TCRST: TCRST
0x400177A4 C   FIELD 16w01 TCREP: TCREP
0x400177A4 C   FIELD 17w01 TCCMP1: TCCMP1
0x400177A4 C   FIELD 18w01 TCCMP2: TCCMP2
0x400177A4 C   FIELD 19w01 TDRST: TDRST
0x400177A4 C   FIELD 20w01 TDREP: TDREP
0x400177A4 C   FIELD 21w01 TDCMP1: TDCMP1
0x400177A4 C   FIELD 22w01 TDCMP2: TDCMP2
0x400177A4 C   FIELD 23w01 TERST: TERST
0x400177A4 C   FIELD 24w01 TEREP: TEREP
0x400177A4 C   FIELD 25w01 TECMP1: TECMP1
0x400177A4 C   FIELD 26w01 TECMP2: TECMP2
0x400177A4 C   FIELD 27w01 TAEEV7: Timer A period following External Event 7
0x400177A4 C   FIELD 28w01 TDEEV8: Timer D period following External Event 8
0x400177A4 C   FIELD 29w01 EEV7: External Event 7 (TIMA filters applied)
0x400177A4 C   FIELD 30w01 EEV8: External Event 8 (TIMD filters applied)
0x400177A4 C   FIELD 31w01 OCHPEV: OCHPEV
0x400177A8 B  REGISTER BMCMPR (rw): BMCMPR6
0x400177A8 C   FIELD 00w16 BMCMP: BMCMP
0x400177AC B  REGISTER BMPER (rw): Burst Mode Period Register
0x400177AC C   FIELD 00w16 BMPER: Burst mode Period
0x400177B0 B  REGISTER EECR1 (rw): Timer External Event Control Register 1
0x400177B0 C   FIELD 00w02 EE1SRC: External Event 1 Source
0x400177B0 C   FIELD 02w01 EE1POL: External Event 1 Polarity
0x400177B0 C   FIELD 03w02 EE1SNS: External Event 1 Sensitivity
0x400177B0 C   FIELD 05w01 EE1FAST: External Event 1 Fast mode
0x400177B0 C   FIELD 06w02 EE2SRC: External Event 2 Source
0x400177B0 C   FIELD 08w01 EE2POL: External Event 2 Polarity
0x400177B0 C   FIELD 09w02 EE2SNS: External Event 2 Sensitivity
0x400177B0 C   FIELD 11w01 EE2FAST: External Event 2 Fast mode
0x400177B0 C   FIELD 12w02 EE3SRC: External Event 3 Source
0x400177B0 C   FIELD 14w01 EE3POL: External Event 3 Polarity
0x400177B0 C   FIELD 15w02 EE3SNS: External Event 3 Sensitivity
0x400177B0 C   FIELD 17w01 EE3FAST: External Event 3 Fast mode
0x400177B0 C   FIELD 18w02 EE4SRC: External Event 4 Source
0x400177B0 C   FIELD 20w01 EE4POL: External Event 4 Polarity
0x400177B0 C   FIELD 21w02 EE4SNS: External Event 4 Sensitivity
0x400177B0 C   FIELD 23w01 EE4FAST: External Event 4 Fast mode
0x400177B0 C   FIELD 24w02 EE5SRC: External Event 5 Source
0x400177B0 C   FIELD 26w01 EE5POL: External Event 5 Polarity
0x400177B0 C   FIELD 27w02 EE5SNS: External Event 5 Sensitivity
0x400177B0 C   FIELD 29w01 EE5FAST: External Event 5 Fast mode
0x400177B4 B  REGISTER EECR2 (rw): Timer External Event Control Register 2
0x400177B4 C   FIELD 00w02 EE6SRC: External Event 6 Source
0x400177B4 C   FIELD 02w01 EE6POL: External Event 6 Polarity
0x400177B4 C   FIELD 03w02 EE6SNS: External Event 6 Sensitivity
0x400177B4 C   FIELD 06w02 EE7SRC: External Event 7 Source
0x400177B4 C   FIELD 08w01 EE7POL: External Event 7 Polarity
0x400177B4 C   FIELD 09w02 EE7SNS: External Event 7 Sensitivity
0x400177B4 C   FIELD 12w02 EE8SRC: External Event 8 Source
0x400177B4 C   FIELD 14w01 EE8POL: External Event 8 Polarity
0x400177B4 C   FIELD 15w02 EE8SNS: External Event 8 Sensitivity
0x400177B4 C   FIELD 18w02 EE9SRC: External Event 9 Source
0x400177B4 C   FIELD 20w01 EE9POL: External Event 9 Polarity
0x400177B4 C   FIELD 21w02 EE9SNS: External Event 9 Sensitivity
0x400177B4 C   FIELD 24w02 EE10SRC: External Event 10 Source
0x400177B4 C   FIELD 26w01 EE10POL: External Event 10 Polarity
0x400177B4 C   FIELD 27w02 EE10SNS: External Event 10 Sensitivity
0x400177B8 B  REGISTER EECR3 (rw): Timer External Event Control Register 3
0x400177B8 C   FIELD 00w04 EE6F: External event 6 filter
0x400177B8 C   FIELD 06w04 EE7F: External event 7 filter
0x400177B8 C   FIELD 12w04 EE8F: External event 8 filter
0x400177B8 C   FIELD 18w04 EE9F: External event 9 filter
0x400177B8 C   FIELD 24w04 EE10F: External event 10 filter
0x400177B8 C   FIELD 30w02 EEVSD: External event sampling clock division
0x400177BC B  REGISTER ADC1R (rw): ADC Trigger 1 Register
0x400177BC C   FIELD 00w01 MC1: ADC trigger 1 on Master Compare 1
0x400177BC C   FIELD 01w01 MC2: ADC trigger 1 on Master Compare 2
0x400177BC C   FIELD 02w01 MC3: ADC trigger 1 on Master Compare 3
0x400177BC C   FIELD 03w01 MC4: ADC trigger 1 on Master Compare 4
0x400177BC C   FIELD 04w01 MPER: ADC trigger 1 on Master Period
0x400177BC C   FIELD 05w01 EEV1: ADC trigger 1 on External Event 1
0x400177BC C   FIELD 06w01 EEV2: ADC trigger 1 on External Event 2
0x400177BC C   FIELD 07w01 EEV3: ADC trigger 1 on External Event 3
0x400177BC C   FIELD 08w01 EEV4: ADC trigger 1 on External Event 4
0x400177BC C   FIELD 09w01 EEV5: ADC trigger 1 on External Event 5
0x400177BC C   FIELD 10w01 AC2: ADC trigger 1 on Timer A compare 2
0x400177BC C   FIELD 11w01 AC3: ADC trigger 1 on Timer A compare 3
0x400177BC C   FIELD 12w01 AC4: ADC trigger 1 on Timer A compare 4
0x400177BC C   FIELD 13w01 APER: ADC trigger 1 on Timer A Period
0x400177BC C   FIELD 14w01 ARST: ADC trigger 1 on Timer A Reset
0x400177BC C   FIELD 15w01 BC2: ADC trigger 1 on Timer B compare 2
0x400177BC C   FIELD 16w01 BC3: ADC trigger 1 on Timer B compare 3
0x400177BC C   FIELD 17w01 BC4: ADC trigger 1 on Timer B compare 4
0x400177BC C   FIELD 18w01 BPER: ADC trigger 1 on Timer B Period
0x400177BC C   FIELD 19w01 BRST: ADC trigger 1 on Timer B Reset
0x400177BC C   FIELD 20w01 CC2: ADC trigger 1 on Timer C compare 2
0x400177BC C   FIELD 21w01 CC3: ADC trigger 1 on Timer C compare 3
0x400177BC C   FIELD 22w01 CC4: ADC trigger 1 on Timer C compare 4
0x400177BC C   FIELD 23w01 CPER: ADC trigger 1 on Timer C Period
0x400177BC C   FIELD 24w01 DC2: ADC trigger 1 on Timer D compare 2
0x400177BC C   FIELD 25w01 DC3: ADC trigger 1 on Timer D compare 3
0x400177BC C   FIELD 26w01 DC4: ADC trigger 1 on Timer D compare 4
0x400177BC C   FIELD 27w01 DPER: ADC trigger 1 on Timer D Period
0x400177BC C   FIELD 28w01 EC2: ADC trigger 1 on Timer E compare 2
0x400177BC C   FIELD 29w01 EC3: ADC trigger 1 on Timer E compare 3
0x400177BC C   FIELD 30w01 EC4: ADC trigger 1 on Timer E compare 4
0x400177BC C   FIELD 31w01 EPER: ADC trigger 1 on Timer E Period
0x400177C0 B  REGISTER ADC2R (rw): ADC Trigger 2 Register
0x400177C0 C   FIELD 00w01 MC1: ADC trigger 2 on Master Compare 1
0x400177C0 C   FIELD 01w01 MC2: ADC trigger 2 on Master Compare 2
0x400177C0 C   FIELD 02w01 MC3: ADC trigger 2 on Master Compare 3
0x400177C0 C   FIELD 03w01 MC4: ADC trigger 2 on Master Compare 4
0x400177C0 C   FIELD 04w01 MPER: ADC trigger 2 on Master Period
0x400177C0 C   FIELD 05w01 EEV6: ADC trigger 2 on External Event 6
0x400177C0 C   FIELD 06w01 EEV7: ADC trigger 2 on External Event 7
0x400177C0 C   FIELD 07w01 EEV8: ADC trigger 2 on External Event 8
0x400177C0 C   FIELD 08w01 EEV9: ADC trigger 2 on External Event 9
0x400177C0 C   FIELD 09w01 EEV10: ADC trigger 2 on External Event 10
0x400177C0 C   FIELD 10w01 AC2: ADC trigger 2 on Timer A compare 2
0x400177C0 C   FIELD 11w01 AC3: ADC trigger 2 on Timer A compare 3
0x400177C0 C   FIELD 12w01 AC4: ADC trigger 2 on Timer A compare 4
0x400177C0 C   FIELD 13w01 APER: ADC trigger 2 on Timer A Period
0x400177C0 C   FIELD 14w01 BC2: ADC trigger 2 on Timer B compare 2
0x400177C0 C   FIELD 15w01 BC3: ADC trigger 2 on Timer B compare 3
0x400177C0 C   FIELD 16w01 BC4: ADC trigger 2 on Timer B compare 4
0x400177C0 C   FIELD 17w01 BPER: ADC trigger 2 on Timer B Period
0x400177C0 C   FIELD 18w01 CC2: ADC trigger 2 on Timer C compare 2
0x400177C0 C   FIELD 19w01 CC3: ADC trigger 2 on Timer C compare 3
0x400177C0 C   FIELD 20w01 CC4: ADC trigger 2 on Timer C compare 4
0x400177C0 C   FIELD 21w01 CPER: ADC trigger 2 on Timer C Period
0x400177C0 C   FIELD 22w01 CRST: ADC trigger 2 on Timer C Reset
0x400177C0 C   FIELD 23w01 DC2: ADC trigger 2 on Timer D compare 2
0x400177C0 C   FIELD 24w01 DC3: ADC trigger 2 on Timer D compare 3
0x400177C0 C   FIELD 25w01 DC4: ADC trigger 2 on Timer D compare 4
0x400177C0 C   FIELD 26w01 DPER: ADC trigger 2 on Timer D Period
0x400177C0 C   FIELD 27w01 DRST: ADC trigger 2 on Timer D Reset
0x400177C0 C   FIELD 28w01 EC2: ADC trigger 2 on Timer E compare 2
0x400177C0 C   FIELD 29w01 EC3: ADC trigger 2 on Timer E compare 3
0x400177C0 C   FIELD 30w01 EC4: ADC trigger 2 on Timer E compare 4
0x400177C0 C   FIELD 31w01 ERST: ADC trigger 2 on Timer E Reset
0x400177C4 B  REGISTER ADC3R (=ADC1R): ADC Trigger 3 Register
0x400177C8 B  REGISTER ADC4R (=ADC2R): ADC Trigger 4 Register
0x400177D0 B  REGISTER FLTINR1 (rw): HRTIM Fault Input Register 1
0x400177D0 C   FIELD 00w01 FLT1E: FLT1E
0x400177D0 C   FIELD 01w01 FLT1P: FLT1P
0x400177D0 C   FIELD 02w01 FLT1SRC: Fault 1 source
0x400177D0 C   FIELD 03w04 FLT1F: FLT1F
0x400177D0 C   FIELD 07w01 FLT1LCK: FLT1LCK
0x400177D0 C   FIELD 08w01 FLT2E: FLT2E
0x400177D0 C   FIELD 09w01 FLT2P: FLT2P
0x400177D0 C   FIELD 10w01 FLT2SRC: Fault 2 source
0x400177D0 C   FIELD 11w04 FLT2F: FLT2F
0x400177D0 C   FIELD 15w01 FLT2LCK: FLT2LCK
0x400177D0 C   FIELD 16w01 FLT3E: FLT3E
0x400177D0 C   FIELD 17w01 FLT3P: FLT3P
0x400177D0 C   FIELD 18w01 FLT3SRC: Fault 3 source
0x400177D0 C   FIELD 19w04 FLT3F: FLT3F
0x400177D0 C   FIELD 23w01 FLT3LCK: FLT3LCK
0x400177D0 C   FIELD 24w01 FLT4E: FLT4E
0x400177D0 C   FIELD 25w01 FLT4P: FLT4P
0x400177D0 C   FIELD 26w01 FLT4SRC: Fault 4 source
0x400177D0 C   FIELD 27w04 FLT4F: FLT4F
0x400177D0 C   FIELD 31w01 FLT4LCK: FLT4LCK
0x400177D4 B  REGISTER FLTINR2 (rw): HRTIM Fault Input Register 2
0x400177D4 C   FIELD 00w01 FLT5E: FLT5E
0x400177D4 C   FIELD 01w01 FLT5P: FLT5P
0x400177D4 C   FIELD 02w01 FLT5SRC: Fault 5 source
0x400177D4 C   FIELD 03w04 FLT5F: FLT5F
0x400177D4 C   FIELD 07w01 FLT5LCK: FLT5LCK
0x400177D4 C   FIELD 24w02 FLTSD: FLTSD
0x400177D8 B  REGISTER BDMUPR (rw): BDMUPDR
0x400177D8 C   FIELD 00w01 MCR: MCR
0x400177D8 C   FIELD 01w01 MICR: MICR
0x400177D8 C   FIELD 02w01 MDIER: MDIER
0x400177D8 C   FIELD 03w01 MCNT: MCNT
0x400177D8 C   FIELD 04w01 MPER: MPER
0x400177D8 C   FIELD 05w01 MREP: MREP
0x400177D8 C   FIELD 06w01 MCMP1: MCMP1
0x400177D8 C   FIELD 07w01 MCMP2: MCMP2
0x400177D8 C   FIELD 08w01 MCMP3: MCMP3
0x400177D8 C   FIELD 09w01 MCMP4: MCMP4
0x400177DC B  REGISTER BDTAUPR (rw): Burst DMA Timerx update Register
0x400177DC C   FIELD 00w01 CR: HRTIM_TIMxCR register update enable
0x400177DC C   FIELD 01w01 ICR: HRTIM_TIMxICR register update enable
0x400177DC C   FIELD 02w01 DIER: HRTIM_TIMxDIER register update enable
0x400177DC C   FIELD 03w01 CNT: HRTIM_CNTxR register update enable
0x400177DC C   FIELD 04w01 PER: HRTIM_PERxR register update enable
0x400177DC C   FIELD 05w01 REP: HRTIM_REPxR register update enable
0x400177DC C   FIELD 06w01 CMP1: HRTIM_CMP1xR register update enable
0x400177DC C   FIELD 07w01 CMP2: HRTIM_CMP2xR register update enable
0x400177DC C   FIELD 08w01 CMP3: HRTIM_CMP3xR register update enable
0x400177DC C   FIELD 09w01 CMP4: HRTIM_CMP4xR register update enable
0x400177DC C   FIELD 10w01 DTR: HRTIM_DTxR register update enable
0x400177DC C   FIELD 11w01 SET1R: HRTIM_SET1xR register update enable
0x400177DC C   FIELD 12w01 RST1R: HRTIM_RST1xR register update enable
0x400177DC C   FIELD 13w01 SET2R: HRTIM_SET2xR register update enable
0x400177DC C   FIELD 14w01 RST2R: HRTIM_RST2xR register update enable
0x400177DC C   FIELD 15w01 EEFR1: HRTIM_EEFxR1 register update enable
0x400177DC C   FIELD 16w01 EEFR2: HRTIM_EEFxR2 register update enable
0x400177DC C   FIELD 17w01 RSTR: HRTIM_RSTxR register update enable
0x400177DC C   FIELD 18w01 CHPR: HRTIM_CHPxR register update enable
0x400177DC C   FIELD 19w01 OUTR: HRTIM_OUTxR register update enable
0x400177DC C   FIELD 20w01 FLTR: HRTIM_FLTxR register update enable
0x400177E0 B  REGISTER BDTBUPR (=BDTAUPR): 
0x400177E4 B  REGISTER BDTCUPR (=BDTAUPR): 
0x400177E8 B  REGISTER BDTDUPR (=BDTAUPR): 
0x400177EC B  REGISTER BDTEUPR (=BDTAUPR): 
0x400177F0 B  REGISTER BDMADR (rw): Burst DMA Data Register
0x400177F0 C   FIELD 00w32 BDMADR: Burst DMA Data register
0x40020000 A PERIPHERAL DMA1
0x40020000 B  REGISTER LISR (ro): low interrupt status register
0x40020000 C   FIELD 00w01 FEIF0: Stream x FIFO error interrupt flag (x=3..0)
0x40020000 C   FIELD 02w01 DMEIF0: Stream x direct mode error interrupt flag (x=3..0)
0x40020000 C   FIELD 03w01 TEIF0: Stream x transfer error interrupt flag (x=3..0)
0x40020000 C   FIELD 04w01 HTIF0: Stream x half transfer interrupt flag (x=3..0)
0x40020000 C   FIELD 05w01 TCIF0: Stream x transfer complete interrupt flag (x = 3..0)
0x40020000 C   FIELD 06w01 FEIF1: Stream x FIFO error interrupt flag (x=3..0)
0x40020000 C   FIELD 08w01 DMEIF1: Stream x direct mode error interrupt flag (x=3..0)
0x40020000 C   FIELD 09w01 TEIF1: Stream x transfer error interrupt flag (x=3..0)
0x40020000 C   FIELD 10w01 HTIF1: Stream x half transfer interrupt flag (x=3..0)
0x40020000 C   FIELD 11w01 TCIF1: Stream x transfer complete interrupt flag (x = 3..0)
0x40020000 C   FIELD 16w01 FEIF2: Stream x FIFO error interrupt flag (x=3..0)
0x40020000 C   FIELD 18w01 DMEIF2: Stream x direct mode error interrupt flag (x=3..0)
0x40020000 C   FIELD 19w01 TEIF2: Stream x transfer error interrupt flag (x=3..0)
0x40020000 C   FIELD 20w01 HTIF2: Stream x half transfer interrupt flag (x=3..0)
0x40020000 C   FIELD 21w01 TCIF2: Stream x transfer complete interrupt flag (x = 3..0)
0x40020000 C   FIELD 22w01 FEIF3: Stream x FIFO error interrupt flag (x=3..0)
0x40020000 C   FIELD 24w01 DMEIF3: Stream x direct mode error interrupt flag (x=3..0)
0x40020000 C   FIELD 25w01 TEIF3: Stream x transfer error interrupt flag (x=3..0)
0x40020000 C   FIELD 26w01 HTIF3: Stream x half transfer interrupt flag (x=3..0)
0x40020000 C   FIELD 27w01 TCIF3: Stream x transfer complete interrupt flag (x = 3..0)
0x40020004 B  REGISTER HISR (ro): high interrupt status register
0x40020004 C   FIELD 00w01 FEIF4: Stream x FIFO error interrupt flag (x=7..4)
0x40020004 C   FIELD 02w01 DMEIF4: Stream x direct mode error interrupt flag (x=7..4)
0x40020004 C   FIELD 03w01 TEIF4: Stream x transfer error interrupt flag (x=7..4)
0x40020004 C   FIELD 04w01 HTIF4: Stream x half transfer interrupt flag (x=7..4)
0x40020004 C   FIELD 05w01 TCIF4: Stream x transfer complete interrupt flag (x=7..4)
0x40020004 C   FIELD 06w01 FEIF5: Stream x FIFO error interrupt flag (x=7..4)
0x40020004 C   FIELD 08w01 DMEIF5: Stream x direct mode error interrupt flag (x=7..4)
0x40020004 C   FIELD 09w01 TEIF5: Stream x transfer error interrupt flag (x=7..4)
0x40020004 C   FIELD 10w01 HTIF5: Stream x half transfer interrupt flag (x=7..4)
0x40020004 C   FIELD 11w01 TCIF5: Stream x transfer complete interrupt flag (x=7..4)
0x40020004 C   FIELD 16w01 FEIF6: Stream x FIFO error interrupt flag (x=7..4)
0x40020004 C   FIELD 18w01 DMEIF6: Stream x direct mode error interrupt flag (x=7..4)
0x40020004 C   FIELD 19w01 TEIF6: Stream x transfer error interrupt flag (x=7..4)
0x40020004 C   FIELD 20w01 HTIF6: Stream x half transfer interrupt flag (x=7..4)
0x40020004 C   FIELD 21w01 TCIF6: Stream x transfer complete interrupt flag (x=7..4)
0x40020004 C   FIELD 22w01 FEIF7: Stream x FIFO error interrupt flag (x=7..4)
0x40020004 C   FIELD 24w01 DMEIF7: Stream x direct mode error interrupt flag (x=7..4)
0x40020004 C   FIELD 25w01 TEIF7: Stream x transfer error interrupt flag (x=7..4)
0x40020004 C   FIELD 26w01 HTIF7: Stream x half transfer interrupt flag (x=7..4)
0x40020004 C   FIELD 27w01 TCIF7: Stream x transfer complete interrupt flag (x=7..4)
0x40020008 B  REGISTER LIFCR (wo): low interrupt flag clear register
0x40020008 C   FIELD 00w01 CFEIF0: Stream x clear FIFO error interrupt flag (x = 3..0)
0x40020008 C   FIELD 02w01 CDMEIF0: Stream x clear direct mode error interrupt flag (x = 3..0)
0x40020008 C   FIELD 03w01 CTEIF0: Stream x clear transfer error interrupt flag (x = 3..0)
0x40020008 C   FIELD 04w01 CHTIF0: Stream x clear half transfer interrupt flag (x = 3..0)
0x40020008 C   FIELD 05w01 CTCIF0: Stream x clear transfer complete interrupt flag (x = 3..0)
0x40020008 C   FIELD 06w01 CFEIF1: Stream x clear FIFO error interrupt flag (x = 3..0)
0x40020008 C   FIELD 08w01 CDMEIF1: Stream x clear direct mode error interrupt flag (x = 3..0)
0x40020008 C   FIELD 09w01 CTEIF1: Stream x clear transfer error interrupt flag (x = 3..0)
0x40020008 C   FIELD 10w01 CHTIF1: Stream x clear half transfer interrupt flag (x = 3..0)
0x40020008 C   FIELD 11w01 CTCIF1: Stream x clear transfer complete interrupt flag (x = 3..0)
0x40020008 C   FIELD 16w01 CFEIF2: Stream x clear FIFO error interrupt flag (x = 3..0)
0x40020008 C   FIELD 18w01 CDMEIF2: Stream x clear direct mode error interrupt flag (x = 3..0)
0x40020008 C   FIELD 19w01 CTEIF2: Stream x clear transfer error interrupt flag (x = 3..0)
0x40020008 C   FIELD 20w01 CHTIF2: Stream x clear half transfer interrupt flag (x = 3..0)
0x40020008 C   FIELD 21w01 CTCIF2: Stream x clear transfer complete interrupt flag (x = 3..0)
0x40020008 C   FIELD 22w01 CFEIF3: Stream x clear FIFO error interrupt flag (x = 3..0)
0x40020008 C   FIELD 24w01 CDMEIF3: Stream x clear direct mode error interrupt flag (x = 3..0)
0x40020008 C   FIELD 25w01 CTEIF3: Stream x clear transfer error interrupt flag (x = 3..0)
0x40020008 C   FIELD 26w01 CHTIF3: Stream x clear half transfer interrupt flag (x = 3..0)
0x40020008 C   FIELD 27w01 CTCIF3: Stream x clear transfer complete interrupt flag (x = 3..0)
0x4002000C B  REGISTER HIFCR (wo): high interrupt flag clear register
0x4002000C C   FIELD 00w01 CFEIF4: Stream x clear FIFO error interrupt flag (x = 7..4)
0x4002000C C   FIELD 02w01 CDMEIF4: Stream x clear direct mode error interrupt flag (x = 7..4)
0x4002000C C   FIELD 03w01 CTEIF4: Stream x clear transfer error interrupt flag (x = 7..4)
0x4002000C C   FIELD 04w01 CHTIF4: Stream x clear half transfer interrupt flag (x = 7..4)
0x4002000C C   FIELD 05w01 CTCIF4: Stream x clear transfer complete interrupt flag (x = 7..4)
0x4002000C C   FIELD 06w01 CFEIF5: Stream x clear FIFO error interrupt flag (x = 7..4)
0x4002000C C   FIELD 08w01 CDMEIF5: Stream x clear direct mode error interrupt flag (x = 7..4)
0x4002000C C   FIELD 09w01 CTEIF5: Stream x clear transfer error interrupt flag (x = 7..4)
0x4002000C C   FIELD 10w01 CHTIF5: Stream x clear half transfer interrupt flag (x = 7..4)
0x4002000C C   FIELD 11w01 CTCIF5: Stream x clear transfer complete interrupt flag (x = 7..4)
0x4002000C C   FIELD 16w01 CFEIF6: Stream x clear FIFO error interrupt flag (x = 7..4)
0x4002000C C   FIELD 18w01 CDMEIF6: Stream x clear direct mode error interrupt flag (x = 7..4)
0x4002000C C   FIELD 19w01 CTEIF6: Stream x clear transfer error interrupt flag (x = 7..4)
0x4002000C C   FIELD 20w01 CHTIF6: Stream x clear half transfer interrupt flag (x = 7..4)
0x4002000C C   FIELD 21w01 CTCIF6: Stream x clear transfer complete interrupt flag (x = 7..4)
0x4002000C C   FIELD 22w01 CFEIF7: Stream x clear FIFO error interrupt flag (x = 7..4)
0x4002000C C   FIELD 24w01 CDMEIF7: Stream x clear direct mode error interrupt flag (x = 7..4)
0x4002000C C   FIELD 25w01 CTEIF7: Stream x clear transfer error interrupt flag (x = 7..4)
0x4002000C C   FIELD 26w01 CHTIF7: Stream x clear half transfer interrupt flag (x = 7..4)
0x4002000C C   FIELD 27w01 CTCIF7: Stream x clear transfer complete interrupt flag (x = 7..4)
0x40020010 B  CLUSTER ST0: Stream cluster: S?CR, S?NDTR, S?M0AR, S?M1AR and S?FCR registers
0x40020010 B  REGISTER CR0 (rw): stream x configuration register
0x40020010 C   FIELD 00w01 EN: Stream enable / flag stream ready when read low
0x40020010 C   FIELD 01w01 DMEIE: Direct mode error interrupt enable
0x40020010 C   FIELD 02w01 TEIE: Transfer error interrupt enable
0x40020010 C   FIELD 03w01 HTIE: Half transfer interrupt enable
0x40020010 C   FIELD 04w01 TCIE: Transfer complete interrupt enable
0x40020010 C   FIELD 05w01 PFCTRL: Peripheral flow controller
0x40020010 C   FIELD 06w02 DIR: Data transfer direction
0x40020010 C   FIELD 08w01 CIRC: Circular mode
0x40020010 C   FIELD 09w01 PINC: Peripheral increment mode
0x40020010 C   FIELD 10w01 MINC: Memory increment mode
0x40020010 C   FIELD 11w02 PSIZE: Peripheral data size
0x40020010 C   FIELD 13w02 MSIZE: Memory data size
0x40020010 C   FIELD 15w01 PINCOS: Peripheral increment offset size
0x40020010 C   FIELD 16w02 PL: Priority level
0x40020010 C   FIELD 18w01 DBM: Double buffer mode
0x40020010 C   FIELD 19w01 CT: Current target (only in double buffer mode)
0x40020010 C   FIELD 20w01 TRBUFF (rw): Enable the DMA to handle bufferable transfers
0x40020010 C   FIELD 21w02 PBURST: Peripheral burst transfer configuration
0x40020010 C   FIELD 23w02 MBURST: Memory burst transfer configuration
0x40020014 B  REGISTER NDTR0 (rw): stream x number of data register
0x40020014 C   FIELD 00w16 NDT: Number of data items to transfer
0x40020018 B  REGISTER PAR0 (rw): stream x peripheral address register
0x40020018 C   FIELD 00w32 PA: Peripheral address
0x4002001C B  REGISTER M0AR0 (rw): stream x memory 0 address register
0x4002001C C   FIELD 00w32 M0A: Memory 0 address
0x40020020 B  REGISTER M1AR0 (rw): stream x memory 1 address register
0x40020020 C   FIELD 00w32 M1A: Memory 1 address (used in case of Double buffer mode)
0x40020024 B  REGISTER FCR0: stream x FIFO control register
0x40020024 C   FIELD 00w02 FTH (rw): FIFO threshold selection
0x40020024 C   FIELD 02w01 DMDIS (rw): Direct mode disable
0x40020024 C   FIELD 03w03 FS (ro): FIFO status
0x40020024 C   FIELD 07w01 FEIE (rw): FIFO error interrupt enable
0x40020028 B  CLUSTER ST1: Stream cluster: S?CR, S?NDTR, S?M0AR, S?M1AR and S?FCR registers
0x40020028 B  REGISTER CR1 (rw): stream x configuration register
0x40020028 C   FIELD 00w01 EN: Stream enable / flag stream ready when read low
0x40020028 C   FIELD 01w01 DMEIE: Direct mode error interrupt enable
0x40020028 C   FIELD 02w01 TEIE: Transfer error interrupt enable
0x40020028 C   FIELD 03w01 HTIE: Half transfer interrupt enable
0x40020028 C   FIELD 04w01 TCIE: Transfer complete interrupt enable
0x40020028 C   FIELD 05w01 PFCTRL: Peripheral flow controller
0x40020028 C   FIELD 06w02 DIR: Data transfer direction
0x40020028 C   FIELD 08w01 CIRC: Circular mode
0x40020028 C   FIELD 09w01 PINC: Peripheral increment mode
0x40020028 C   FIELD 10w01 MINC: Memory increment mode
0x40020028 C   FIELD 11w02 PSIZE: Peripheral data size
0x40020028 C   FIELD 13w02 MSIZE: Memory data size
0x40020028 C   FIELD 15w01 PINCOS: Peripheral increment offset size
0x40020028 C   FIELD 16w02 PL: Priority level
0x40020028 C   FIELD 18w01 DBM: Double buffer mode
0x40020028 C   FIELD 19w01 CT: Current target (only in double buffer mode)
0x40020028 C   FIELD 20w01 TRBUFF (rw): Enable the DMA to handle bufferable transfers
0x40020028 C   FIELD 21w02 PBURST: Peripheral burst transfer configuration
0x40020028 C   FIELD 23w02 MBURST: Memory burst transfer configuration
0x4002002C B  REGISTER NDTR1 (rw): stream x number of data register
0x4002002C C   FIELD 00w16 NDT: Number of data items to transfer
0x40020030 B  REGISTER PAR1 (rw): stream x peripheral address register
0x40020030 C   FIELD 00w32 PA: Peripheral address
0x40020034 B  REGISTER M0AR1 (rw): stream x memory 0 address register
0x40020034 C   FIELD 00w32 M0A: Memory 0 address
0x40020038 B  REGISTER M1AR1 (rw): stream x memory 1 address register
0x40020038 C   FIELD 00w32 M1A: Memory 1 address (used in case of Double buffer mode)
0x4002003C B  REGISTER FCR1: stream x FIFO control register
0x4002003C C   FIELD 00w02 FTH (rw): FIFO threshold selection
0x4002003C C   FIELD 02w01 DMDIS (rw): Direct mode disable
0x4002003C C   FIELD 03w03 FS (ro): FIFO status
0x4002003C C   FIELD 07w01 FEIE (rw): FIFO error interrupt enable
0x40020040 B  CLUSTER ST2: Stream cluster: S?CR, S?NDTR, S?M0AR, S?M1AR and S?FCR registers
0x40020040 B  REGISTER CR2 (rw): stream x configuration register
0x40020040 C   FIELD 00w01 EN: Stream enable / flag stream ready when read low
0x40020040 C   FIELD 01w01 DMEIE: Direct mode error interrupt enable
0x40020040 C   FIELD 02w01 TEIE: Transfer error interrupt enable
0x40020040 C   FIELD 03w01 HTIE: Half transfer interrupt enable
0x40020040 C   FIELD 04w01 TCIE: Transfer complete interrupt enable
0x40020040 C   FIELD 05w01 PFCTRL: Peripheral flow controller
0x40020040 C   FIELD 06w02 DIR: Data transfer direction
0x40020040 C   FIELD 08w01 CIRC: Circular mode
0x40020040 C   FIELD 09w01 PINC: Peripheral increment mode
0x40020040 C   FIELD 10w01 MINC: Memory increment mode
0x40020040 C   FIELD 11w02 PSIZE: Peripheral data size
0x40020040 C   FIELD 13w02 MSIZE: Memory data size
0x40020040 C   FIELD 15w01 PINCOS: Peripheral increment offset size
0x40020040 C   FIELD 16w02 PL: Priority level
0x40020040 C   FIELD 18w01 DBM: Double buffer mode
0x40020040 C   FIELD 19w01 CT: Current target (only in double buffer mode)
0x40020040 C   FIELD 20w01 TRBUFF (rw): Enable the DMA to handle bufferable transfers
0x40020040 C   FIELD 21w02 PBURST: Peripheral burst transfer configuration
0x40020040 C   FIELD 23w02 MBURST: Memory burst transfer configuration
0x40020044 B  REGISTER NDTR2 (rw): stream x number of data register
0x40020044 C   FIELD 00w16 NDT: Number of data items to transfer
0x40020048 B  REGISTER PAR2 (rw): stream x peripheral address register
0x40020048 C   FIELD 00w32 PA: Peripheral address
0x4002004C B  REGISTER M0AR2 (rw): stream x memory 0 address register
0x4002004C C   FIELD 00w32 M0A: Memory 0 address
0x40020050 B  REGISTER M1AR2 (rw): stream x memory 1 address register
0x40020050 C   FIELD 00w32 M1A: Memory 1 address (used in case of Double buffer mode)
0x40020054 B  REGISTER FCR2: stream x FIFO control register
0x40020054 C   FIELD 00w02 FTH (rw): FIFO threshold selection
0x40020054 C   FIELD 02w01 DMDIS (rw): Direct mode disable
0x40020054 C   FIELD 03w03 FS (ro): FIFO status
0x40020054 C   FIELD 07w01 FEIE (rw): FIFO error interrupt enable
0x40020058 B  CLUSTER ST3: Stream cluster: S?CR, S?NDTR, S?M0AR, S?M1AR and S?FCR registers
0x40020058 B  REGISTER CR3 (rw): stream x configuration register
0x40020058 C   FIELD 00w01 EN: Stream enable / flag stream ready when read low
0x40020058 C   FIELD 01w01 DMEIE: Direct mode error interrupt enable
0x40020058 C   FIELD 02w01 TEIE: Transfer error interrupt enable
0x40020058 C   FIELD 03w01 HTIE: Half transfer interrupt enable
0x40020058 C   FIELD 04w01 TCIE: Transfer complete interrupt enable
0x40020058 C   FIELD 05w01 PFCTRL: Peripheral flow controller
0x40020058 C   FIELD 06w02 DIR: Data transfer direction
0x40020058 C   FIELD 08w01 CIRC: Circular mode
0x40020058 C   FIELD 09w01 PINC: Peripheral increment mode
0x40020058 C   FIELD 10w01 MINC: Memory increment mode
0x40020058 C   FIELD 11w02 PSIZE: Peripheral data size
0x40020058 C   FIELD 13w02 MSIZE: Memory data size
0x40020058 C   FIELD 15w01 PINCOS: Peripheral increment offset size
0x40020058 C   FIELD 16w02 PL: Priority level
0x40020058 C   FIELD 18w01 DBM: Double buffer mode
0x40020058 C   FIELD 19w01 CT: Current target (only in double buffer mode)
0x40020058 C   FIELD 20w01 TRBUFF (rw): Enable the DMA to handle bufferable transfers
0x40020058 C   FIELD 21w02 PBURST: Peripheral burst transfer configuration
0x40020058 C   FIELD 23w02 MBURST: Memory burst transfer configuration
0x4002005C B  REGISTER NDTR3 (rw): stream x number of data register
0x4002005C C   FIELD 00w16 NDT: Number of data items to transfer
0x40020060 B  REGISTER PAR3 (rw): stream x peripheral address register
0x40020060 C   FIELD 00w32 PA: Peripheral address
0x40020064 B  REGISTER M0AR3 (rw): stream x memory 0 address register
0x40020064 C   FIELD 00w32 M0A: Memory 0 address
0x40020068 B  REGISTER M1AR3 (rw): stream x memory 1 address register
0x40020068 C   FIELD 00w32 M1A: Memory 1 address (used in case of Double buffer mode)
0x4002006C B  REGISTER FCR3: stream x FIFO control register
0x4002006C C   FIELD 00w02 FTH (rw): FIFO threshold selection
0x4002006C C   FIELD 02w01 DMDIS (rw): Direct mode disable
0x4002006C C   FIELD 03w03 FS (ro): FIFO status
0x4002006C C   FIELD 07w01 FEIE (rw): FIFO error interrupt enable
0x40020070 B  CLUSTER ST4: Stream cluster: S?CR, S?NDTR, S?M0AR, S?M1AR and S?FCR registers
0x40020070 B  REGISTER CR4 (rw): stream x configuration register
0x40020070 C   FIELD 00w01 EN: Stream enable / flag stream ready when read low
0x40020070 C   FIELD 01w01 DMEIE: Direct mode error interrupt enable
0x40020070 C   FIELD 02w01 TEIE: Transfer error interrupt enable
0x40020070 C   FIELD 03w01 HTIE: Half transfer interrupt enable
0x40020070 C   FIELD 04w01 TCIE: Transfer complete interrupt enable
0x40020070 C   FIELD 05w01 PFCTRL: Peripheral flow controller
0x40020070 C   FIELD 06w02 DIR: Data transfer direction
0x40020070 C   FIELD 08w01 CIRC: Circular mode
0x40020070 C   FIELD 09w01 PINC: Peripheral increment mode
0x40020070 C   FIELD 10w01 MINC: Memory increment mode
0x40020070 C   FIELD 11w02 PSIZE: Peripheral data size
0x40020070 C   FIELD 13w02 MSIZE: Memory data size
0x40020070 C   FIELD 15w01 PINCOS: Peripheral increment offset size
0x40020070 C   FIELD 16w02 PL: Priority level
0x40020070 C   FIELD 18w01 DBM: Double buffer mode
0x40020070 C   FIELD 19w01 CT: Current target (only in double buffer mode)
0x40020070 C   FIELD 20w01 TRBUFF (rw): Enable the DMA to handle bufferable transfers
0x40020070 C   FIELD 21w02 PBURST: Peripheral burst transfer configuration
0x40020070 C   FIELD 23w02 MBURST: Memory burst transfer configuration
0x40020074 B  REGISTER NDTR4 (rw): stream x number of data register
0x40020074 C   FIELD 00w16 NDT: Number of data items to transfer
0x40020078 B  REGISTER PAR4 (rw): stream x peripheral address register
0x40020078 C   FIELD 00w32 PA: Peripheral address
0x4002007C B  REGISTER M0AR4 (rw): stream x memory 0 address register
0x4002007C C   FIELD 00w32 M0A: Memory 0 address
0x40020080 B  REGISTER M1AR4 (rw): stream x memory 1 address register
0x40020080 C   FIELD 00w32 M1A: Memory 1 address (used in case of Double buffer mode)
0x40020084 B  REGISTER FCR4: stream x FIFO control register
0x40020084 C   FIELD 00w02 FTH (rw): FIFO threshold selection
0x40020084 C   FIELD 02w01 DMDIS (rw): Direct mode disable
0x40020084 C   FIELD 03w03 FS (ro): FIFO status
0x40020084 C   FIELD 07w01 FEIE (rw): FIFO error interrupt enable
0x40020088 B  CLUSTER ST5: Stream cluster: S?CR, S?NDTR, S?M0AR, S?M1AR and S?FCR registers
0x40020088 B  REGISTER CR5 (rw): stream x configuration register
0x40020088 C   FIELD 00w01 EN: Stream enable / flag stream ready when read low
0x40020088 C   FIELD 01w01 DMEIE: Direct mode error interrupt enable
0x40020088 C   FIELD 02w01 TEIE: Transfer error interrupt enable
0x40020088 C   FIELD 03w01 HTIE: Half transfer interrupt enable
0x40020088 C   FIELD 04w01 TCIE: Transfer complete interrupt enable
0x40020088 C   FIELD 05w01 PFCTRL: Peripheral flow controller
0x40020088 C   FIELD 06w02 DIR: Data transfer direction
0x40020088 C   FIELD 08w01 CIRC: Circular mode
0x40020088 C   FIELD 09w01 PINC: Peripheral increment mode
0x40020088 C   FIELD 10w01 MINC: Memory increment mode
0x40020088 C   FIELD 11w02 PSIZE: Peripheral data size
0x40020088 C   FIELD 13w02 MSIZE: Memory data size
0x40020088 C   FIELD 15w01 PINCOS: Peripheral increment offset size
0x40020088 C   FIELD 16w02 PL: Priority level
0x40020088 C   FIELD 18w01 DBM: Double buffer mode
0x40020088 C   FIELD 19w01 CT: Current target (only in double buffer mode)
0x40020088 C   FIELD 20w01 TRBUFF (rw): Enable the DMA to handle bufferable transfers
0x40020088 C   FIELD 21w02 PBURST: Peripheral burst transfer configuration
0x40020088 C   FIELD 23w02 MBURST: Memory burst transfer configuration
0x4002008C B  REGISTER NDTR5 (rw): stream x number of data register
0x4002008C C   FIELD 00w16 NDT: Number of data items to transfer
0x40020090 B  REGISTER PAR5 (rw): stream x peripheral address register
0x40020090 C   FIELD 00w32 PA: Peripheral address
0x40020094 B  REGISTER M0AR5 (rw): stream x memory 0 address register
0x40020094 C   FIELD 00w32 M0A: Memory 0 address
0x40020098 B  REGISTER M1AR5 (rw): stream x memory 1 address register
0x40020098 C   FIELD 00w32 M1A: Memory 1 address (used in case of Double buffer mode)
0x4002009C B  REGISTER FCR5: stream x FIFO control register
0x4002009C C   FIELD 00w02 FTH (rw): FIFO threshold selection
0x4002009C C   FIELD 02w01 DMDIS (rw): Direct mode disable
0x4002009C C   FIELD 03w03 FS (ro): FIFO status
0x4002009C C   FIELD 07w01 FEIE (rw): FIFO error interrupt enable
0x400200A0 B  CLUSTER ST6: Stream cluster: S?CR, S?NDTR, S?M0AR, S?M1AR and S?FCR registers
0x400200A0 B  REGISTER CR6 (rw): stream x configuration register
0x400200A0 C   FIELD 00w01 EN: Stream enable / flag stream ready when read low
0x400200A0 C   FIELD 01w01 DMEIE: Direct mode error interrupt enable
0x400200A0 C   FIELD 02w01 TEIE: Transfer error interrupt enable
0x400200A0 C   FIELD 03w01 HTIE: Half transfer interrupt enable
0x400200A0 C   FIELD 04w01 TCIE: Transfer complete interrupt enable
0x400200A0 C   FIELD 05w01 PFCTRL: Peripheral flow controller
0x400200A0 C   FIELD 06w02 DIR: Data transfer direction
0x400200A0 C   FIELD 08w01 CIRC: Circular mode
0x400200A0 C   FIELD 09w01 PINC: Peripheral increment mode
0x400200A0 C   FIELD 10w01 MINC: Memory increment mode
0x400200A0 C   FIELD 11w02 PSIZE: Peripheral data size
0x400200A0 C   FIELD 13w02 MSIZE: Memory data size
0x400200A0 C   FIELD 15w01 PINCOS: Peripheral increment offset size
0x400200A0 C   FIELD 16w02 PL: Priority level
0x400200A0 C   FIELD 18w01 DBM: Double buffer mode
0x400200A0 C   FIELD 19w01 CT: Current target (only in double buffer mode)
0x400200A0 C   FIELD 20w01 TRBUFF (rw): Enable the DMA to handle bufferable transfers
0x400200A0 C   FIELD 21w02 PBURST: Peripheral burst transfer configuration
0x400200A0 C   FIELD 23w02 MBURST: Memory burst transfer configuration
0x400200A4 B  REGISTER NDTR6 (rw): stream x number of data register
0x400200A4 C   FIELD 00w16 NDT: Number of data items to transfer
0x400200A8 B  REGISTER PAR6 (rw): stream x peripheral address register
0x400200A8 C   FIELD 00w32 PA: Peripheral address
0x400200AC B  REGISTER M0AR6 (rw): stream x memory 0 address register
0x400200AC C   FIELD 00w32 M0A: Memory 0 address
0x400200B0 B  REGISTER M1AR6 (rw): stream x memory 1 address register
0x400200B0 C   FIELD 00w32 M1A: Memory 1 address (used in case of Double buffer mode)
0x400200B4 B  REGISTER FCR6: stream x FIFO control register
0x400200B4 C   FIELD 00w02 FTH (rw): FIFO threshold selection
0x400200B4 C   FIELD 02w01 DMDIS (rw): Direct mode disable
0x400200B4 C   FIELD 03w03 FS (ro): FIFO status
0x400200B4 C   FIELD 07w01 FEIE (rw): FIFO error interrupt enable
0x400200B8 B  CLUSTER ST7: Stream cluster: S?CR, S?NDTR, S?M0AR, S?M1AR and S?FCR registers
0x400200B8 B  REGISTER CR7 (rw): stream x configuration register
0x400200B8 C   FIELD 00w01 EN: Stream enable / flag stream ready when read low
0x400200B8 C   FIELD 01w01 DMEIE: Direct mode error interrupt enable
0x400200B8 C   FIELD 02w01 TEIE: Transfer error interrupt enable
0x400200B8 C   FIELD 03w01 HTIE: Half transfer interrupt enable
0x400200B8 C   FIELD 04w01 TCIE: Transfer complete interrupt enable
0x400200B8 C   FIELD 05w01 PFCTRL: Peripheral flow controller
0x400200B8 C   FIELD 06w02 DIR: Data transfer direction
0x400200B8 C   FIELD 08w01 CIRC: Circular mode
0x400200B8 C   FIELD 09w01 PINC: Peripheral increment mode
0x400200B8 C   FIELD 10w01 MINC: Memory increment mode
0x400200B8 C   FIELD 11w02 PSIZE: Peripheral data size
0x400200B8 C   FIELD 13w02 MSIZE: Memory data size
0x400200B8 C   FIELD 15w01 PINCOS: Peripheral increment offset size
0x400200B8 C   FIELD 16w02 PL: Priority level
0x400200B8 C   FIELD 18w01 DBM: Double buffer mode
0x400200B8 C   FIELD 19w01 CT: Current target (only in double buffer mode)
0x400200B8 C   FIELD 20w01 TRBUFF (rw): Enable the DMA to handle bufferable transfers
0x400200B8 C   FIELD 21w02 PBURST: Peripheral burst transfer configuration
0x400200B8 C   FIELD 23w02 MBURST: Memory burst transfer configuration
0x400200BC B  REGISTER NDTR7 (rw): stream x number of data register
0x400200BC C   FIELD 00w16 NDT: Number of data items to transfer
0x400200C0 B  REGISTER PAR7 (rw): stream x peripheral address register
0x400200C0 C   FIELD 00w32 PA: Peripheral address
0x400200C4 B  REGISTER M0AR7 (rw): stream x memory 0 address register
0x400200C4 C   FIELD 00w32 M0A: Memory 0 address
0x400200C8 B  REGISTER M1AR7 (rw): stream x memory 1 address register
0x400200C8 C   FIELD 00w32 M1A: Memory 1 address (used in case of Double buffer mode)
0x400200CC B  REGISTER FCR7: stream x FIFO control register
0x400200CC C   FIELD 00w02 FTH (rw): FIFO threshold selection
0x400200CC C   FIELD 02w01 DMDIS (rw): Direct mode disable
0x400200CC C   FIELD 03w03 FS (ro): FIFO status
0x400200CC C   FIELD 07w01 FEIE (rw): FIFO error interrupt enable
0x40020400 A PERIPHERAL DMA2
0x40020400 B  REGISTER LISR (ro): low interrupt status register
0x40020400 C   FIELD 00w01 FEIF0: Stream x FIFO error interrupt flag (x=3..0)
0x40020400 C   FIELD 02w01 DMEIF0: Stream x direct mode error interrupt flag (x=3..0)
0x40020400 C   FIELD 03w01 TEIF0: Stream x transfer error interrupt flag (x=3..0)
0x40020400 C   FIELD 04w01 HTIF0: Stream x half transfer interrupt flag (x=3..0)
0x40020400 C   FIELD 05w01 TCIF0: Stream x transfer complete interrupt flag (x = 3..0)
0x40020400 C   FIELD 06w01 FEIF1: Stream x FIFO error interrupt flag (x=3..0)
0x40020400 C   FIELD 08w01 DMEIF1: Stream x direct mode error interrupt flag (x=3..0)
0x40020400 C   FIELD 09w01 TEIF1: Stream x transfer error interrupt flag (x=3..0)
0x40020400 C   FIELD 10w01 HTIF1: Stream x half transfer interrupt flag (x=3..0)
0x40020400 C   FIELD 11w01 TCIF1: Stream x transfer complete interrupt flag (x = 3..0)
0x40020400 C   FIELD 16w01 FEIF2: Stream x FIFO error interrupt flag (x=3..0)
0x40020400 C   FIELD 18w01 DMEIF2: Stream x direct mode error interrupt flag (x=3..0)
0x40020400 C   FIELD 19w01 TEIF2: Stream x transfer error interrupt flag (x=3..0)
0x40020400 C   FIELD 20w01 HTIF2: Stream x half transfer interrupt flag (x=3..0)
0x40020400 C   FIELD 21w01 TCIF2: Stream x transfer complete interrupt flag (x = 3..0)
0x40020400 C   FIELD 22w01 FEIF3: Stream x FIFO error interrupt flag (x=3..0)
0x40020400 C   FIELD 24w01 DMEIF3: Stream x direct mode error interrupt flag (x=3..0)
0x40020400 C   FIELD 25w01 TEIF3: Stream x transfer error interrupt flag (x=3..0)
0x40020400 C   FIELD 26w01 HTIF3: Stream x half transfer interrupt flag (x=3..0)
0x40020400 C   FIELD 27w01 TCIF3: Stream x transfer complete interrupt flag (x = 3..0)
0x40020404 B  REGISTER HISR (ro): high interrupt status register
0x40020404 C   FIELD 00w01 FEIF4: Stream x FIFO error interrupt flag (x=7..4)
0x40020404 C   FIELD 02w01 DMEIF4: Stream x direct mode error interrupt flag (x=7..4)
0x40020404 C   FIELD 03w01 TEIF4: Stream x transfer error interrupt flag (x=7..4)
0x40020404 C   FIELD 04w01 HTIF4: Stream x half transfer interrupt flag (x=7..4)
0x40020404 C   FIELD 05w01 TCIF4: Stream x transfer complete interrupt flag (x=7..4)
0x40020404 C   FIELD 06w01 FEIF5: Stream x FIFO error interrupt flag (x=7..4)
0x40020404 C   FIELD 08w01 DMEIF5: Stream x direct mode error interrupt flag (x=7..4)
0x40020404 C   FIELD 09w01 TEIF5: Stream x transfer error interrupt flag (x=7..4)
0x40020404 C   FIELD 10w01 HTIF5: Stream x half transfer interrupt flag (x=7..4)
0x40020404 C   FIELD 11w01 TCIF5: Stream x transfer complete interrupt flag (x=7..4)
0x40020404 C   FIELD 16w01 FEIF6: Stream x FIFO error interrupt flag (x=7..4)
0x40020404 C   FIELD 18w01 DMEIF6: Stream x direct mode error interrupt flag (x=7..4)
0x40020404 C   FIELD 19w01 TEIF6: Stream x transfer error interrupt flag (x=7..4)
0x40020404 C   FIELD 20w01 HTIF6: Stream x half transfer interrupt flag (x=7..4)
0x40020404 C   FIELD 21w01 TCIF6: Stream x transfer complete interrupt flag (x=7..4)
0x40020404 C   FIELD 22w01 FEIF7: Stream x FIFO error interrupt flag (x=7..4)
0x40020404 C   FIELD 24w01 DMEIF7: Stream x direct mode error interrupt flag (x=7..4)
0x40020404 C   FIELD 25w01 TEIF7: Stream x transfer error interrupt flag (x=7..4)
0x40020404 C   FIELD 26w01 HTIF7: Stream x half transfer interrupt flag (x=7..4)
0x40020404 C   FIELD 27w01 TCIF7: Stream x transfer complete interrupt flag (x=7..4)
0x40020408 B  REGISTER LIFCR (wo): low interrupt flag clear register
0x40020408 C   FIELD 00w01 CFEIF0: Stream x clear FIFO error interrupt flag (x = 3..0)
0x40020408 C   FIELD 02w01 CDMEIF0: Stream x clear direct mode error interrupt flag (x = 3..0)
0x40020408 C   FIELD 03w01 CTEIF0: Stream x clear transfer error interrupt flag (x = 3..0)
0x40020408 C   FIELD 04w01 CHTIF0: Stream x clear half transfer interrupt flag (x = 3..0)
0x40020408 C   FIELD 05w01 CTCIF0: Stream x clear transfer complete interrupt flag (x = 3..0)
0x40020408 C   FIELD 06w01 CFEIF1: Stream x clear FIFO error interrupt flag (x = 3..0)
0x40020408 C   FIELD 08w01 CDMEIF1: Stream x clear direct mode error interrupt flag (x = 3..0)
0x40020408 C   FIELD 09w01 CTEIF1: Stream x clear transfer error interrupt flag (x = 3..0)
0x40020408 C   FIELD 10w01 CHTIF1: Stream x clear half transfer interrupt flag (x = 3..0)
0x40020408 C   FIELD 11w01 CTCIF1: Stream x clear transfer complete interrupt flag (x = 3..0)
0x40020408 C   FIELD 16w01 CFEIF2: Stream x clear FIFO error interrupt flag (x = 3..0)
0x40020408 C   FIELD 18w01 CDMEIF2: Stream x clear direct mode error interrupt flag (x = 3..0)
0x40020408 C   FIELD 19w01 CTEIF2: Stream x clear transfer error interrupt flag (x = 3..0)
0x40020408 C   FIELD 20w01 CHTIF2: Stream x clear half transfer interrupt flag (x = 3..0)
0x40020408 C   FIELD 21w01 CTCIF2: Stream x clear transfer complete interrupt flag (x = 3..0)
0x40020408 C   FIELD 22w01 CFEIF3: Stream x clear FIFO error interrupt flag (x = 3..0)
0x40020408 C   FIELD 24w01 CDMEIF3: Stream x clear direct mode error interrupt flag (x = 3..0)
0x40020408 C   FIELD 25w01 CTEIF3: Stream x clear transfer error interrupt flag (x = 3..0)
0x40020408 C   FIELD 26w01 CHTIF3: Stream x clear half transfer interrupt flag (x = 3..0)
0x40020408 C   FIELD 27w01 CTCIF3: Stream x clear transfer complete interrupt flag (x = 3..0)
0x4002040C B  REGISTER HIFCR (wo): high interrupt flag clear register
0x4002040C C   FIELD 00w01 CFEIF4: Stream x clear FIFO error interrupt flag (x = 7..4)
0x4002040C C   FIELD 02w01 CDMEIF4: Stream x clear direct mode error interrupt flag (x = 7..4)
0x4002040C C   FIELD 03w01 CTEIF4: Stream x clear transfer error interrupt flag (x = 7..4)
0x4002040C C   FIELD 04w01 CHTIF4: Stream x clear half transfer interrupt flag (x = 7..4)
0x4002040C C   FIELD 05w01 CTCIF4: Stream x clear transfer complete interrupt flag (x = 7..4)
0x4002040C C   FIELD 06w01 CFEIF5: Stream x clear FIFO error interrupt flag (x = 7..4)
0x4002040C C   FIELD 08w01 CDMEIF5: Stream x clear direct mode error interrupt flag (x = 7..4)
0x4002040C C   FIELD 09w01 CTEIF5: Stream x clear transfer error interrupt flag (x = 7..4)
0x4002040C C   FIELD 10w01 CHTIF5: Stream x clear half transfer interrupt flag (x = 7..4)
0x4002040C C   FIELD 11w01 CTCIF5: Stream x clear transfer complete interrupt flag (x = 7..4)
0x4002040C C   FIELD 16w01 CFEIF6: Stream x clear FIFO error interrupt flag (x = 7..4)
0x4002040C C   FIELD 18w01 CDMEIF6: Stream x clear direct mode error interrupt flag (x = 7..4)
0x4002040C C   FIELD 19w01 CTEIF6: Stream x clear transfer error interrupt flag (x = 7..4)
0x4002040C C   FIELD 20w01 CHTIF6: Stream x clear half transfer interrupt flag (x = 7..4)
0x4002040C C   FIELD 21w01 CTCIF6: Stream x clear transfer complete interrupt flag (x = 7..4)
0x4002040C C   FIELD 22w01 CFEIF7: Stream x clear FIFO error interrupt flag (x = 7..4)
0x4002040C C   FIELD 24w01 CDMEIF7: Stream x clear direct mode error interrupt flag (x = 7..4)
0x4002040C C   FIELD 25w01 CTEIF7: Stream x clear transfer error interrupt flag (x = 7..4)
0x4002040C C   FIELD 26w01 CHTIF7: Stream x clear half transfer interrupt flag (x = 7..4)
0x4002040C C   FIELD 27w01 CTCIF7: Stream x clear transfer complete interrupt flag (x = 7..4)
0x40020410 B  CLUSTER ST0: Stream cluster: S?CR, S?NDTR, S?M0AR, S?M1AR and S?FCR registers
0x40020410 B  REGISTER CR0 (rw): stream x configuration register
0x40020410 C   FIELD 00w01 EN: Stream enable / flag stream ready when read low
0x40020410 C   FIELD 01w01 DMEIE: Direct mode error interrupt enable
0x40020410 C   FIELD 02w01 TEIE: Transfer error interrupt enable
0x40020410 C   FIELD 03w01 HTIE: Half transfer interrupt enable
0x40020410 C   FIELD 04w01 TCIE: Transfer complete interrupt enable
0x40020410 C   FIELD 05w01 PFCTRL: Peripheral flow controller
0x40020410 C   FIELD 06w02 DIR: Data transfer direction
0x40020410 C   FIELD 08w01 CIRC: Circular mode
0x40020410 C   FIELD 09w01 PINC: Peripheral increment mode
0x40020410 C   FIELD 10w01 MINC: Memory increment mode
0x40020410 C   FIELD 11w02 PSIZE: Peripheral data size
0x40020410 C   FIELD 13w02 MSIZE: Memory data size
0x40020410 C   FIELD 15w01 PINCOS: Peripheral increment offset size
0x40020410 C   FIELD 16w02 PL: Priority level
0x40020410 C   FIELD 18w01 DBM: Double buffer mode
0x40020410 C   FIELD 19w01 CT: Current target (only in double buffer mode)
0x40020410 C   FIELD 20w01 TRBUFF (rw): Enable the DMA to handle bufferable transfers
0x40020410 C   FIELD 21w02 PBURST: Peripheral burst transfer configuration
0x40020410 C   FIELD 23w02 MBURST: Memory burst transfer configuration
0x40020414 B  REGISTER NDTR0 (rw): stream x number of data register
0x40020414 C   FIELD 00w16 NDT: Number of data items to transfer
0x40020418 B  REGISTER PAR0 (rw): stream x peripheral address register
0x40020418 C   FIELD 00w32 PA: Peripheral address
0x4002041C B  REGISTER M0AR0 (rw): stream x memory 0 address register
0x4002041C C   FIELD 00w32 M0A: Memory 0 address
0x40020420 B  REGISTER M1AR0 (rw): stream x memory 1 address register
0x40020420 C   FIELD 00w32 M1A: Memory 1 address (used in case of Double buffer mode)
0x40020424 B  REGISTER FCR0: stream x FIFO control register
0x40020424 C   FIELD 00w02 FTH (rw): FIFO threshold selection
0x40020424 C   FIELD 02w01 DMDIS (rw): Direct mode disable
0x40020424 C   FIELD 03w03 FS (ro): FIFO status
0x40020424 C   FIELD 07w01 FEIE (rw): FIFO error interrupt enable
0x40020428 B  CLUSTER ST1: Stream cluster: S?CR, S?NDTR, S?M0AR, S?M1AR and S?FCR registers
0x40020428 B  REGISTER CR1 (rw): stream x configuration register
0x40020428 C   FIELD 00w01 EN: Stream enable / flag stream ready when read low
0x40020428 C   FIELD 01w01 DMEIE: Direct mode error interrupt enable
0x40020428 C   FIELD 02w01 TEIE: Transfer error interrupt enable
0x40020428 C   FIELD 03w01 HTIE: Half transfer interrupt enable
0x40020428 C   FIELD 04w01 TCIE: Transfer complete interrupt enable
0x40020428 C   FIELD 05w01 PFCTRL: Peripheral flow controller
0x40020428 C   FIELD 06w02 DIR: Data transfer direction
0x40020428 C   FIELD 08w01 CIRC: Circular mode
0x40020428 C   FIELD 09w01 PINC: Peripheral increment mode
0x40020428 C   FIELD 10w01 MINC: Memory increment mode
0x40020428 C   FIELD 11w02 PSIZE: Peripheral data size
0x40020428 C   FIELD 13w02 MSIZE: Memory data size
0x40020428 C   FIELD 15w01 PINCOS: Peripheral increment offset size
0x40020428 C   FIELD 16w02 PL: Priority level
0x40020428 C   FIELD 18w01 DBM: Double buffer mode
0x40020428 C   FIELD 19w01 CT: Current target (only in double buffer mode)
0x40020428 C   FIELD 20w01 TRBUFF (rw): Enable the DMA to handle bufferable transfers
0x40020428 C   FIELD 21w02 PBURST: Peripheral burst transfer configuration
0x40020428 C   FIELD 23w02 MBURST: Memory burst transfer configuration
0x4002042C B  REGISTER NDTR1 (rw): stream x number of data register
0x4002042C C   FIELD 00w16 NDT: Number of data items to transfer
0x40020430 B  REGISTER PAR1 (rw): stream x peripheral address register
0x40020430 C   FIELD 00w32 PA: Peripheral address
0x40020434 B  REGISTER M0AR1 (rw): stream x memory 0 address register
0x40020434 C   FIELD 00w32 M0A: Memory 0 address
0x40020438 B  REGISTER M1AR1 (rw): stream x memory 1 address register
0x40020438 C   FIELD 00w32 M1A: Memory 1 address (used in case of Double buffer mode)
0x4002043C B  REGISTER FCR1: stream x FIFO control register
0x4002043C C   FIELD 00w02 FTH (rw): FIFO threshold selection
0x4002043C C   FIELD 02w01 DMDIS (rw): Direct mode disable
0x4002043C C   FIELD 03w03 FS (ro): FIFO status
0x4002043C C   FIELD 07w01 FEIE (rw): FIFO error interrupt enable
0x40020440 B  CLUSTER ST2: Stream cluster: S?CR, S?NDTR, S?M0AR, S?M1AR and S?FCR registers
0x40020440 B  REGISTER CR2 (rw): stream x configuration register
0x40020440 C   FIELD 00w01 EN: Stream enable / flag stream ready when read low
0x40020440 C   FIELD 01w01 DMEIE: Direct mode error interrupt enable
0x40020440 C   FIELD 02w01 TEIE: Transfer error interrupt enable
0x40020440 C   FIELD 03w01 HTIE: Half transfer interrupt enable
0x40020440 C   FIELD 04w01 TCIE: Transfer complete interrupt enable
0x40020440 C   FIELD 05w01 PFCTRL: Peripheral flow controller
0x40020440 C   FIELD 06w02 DIR: Data transfer direction
0x40020440 C   FIELD 08w01 CIRC: Circular mode
0x40020440 C   FIELD 09w01 PINC: Peripheral increment mode
0x40020440 C   FIELD 10w01 MINC: Memory increment mode
0x40020440 C   FIELD 11w02 PSIZE: Peripheral data size
0x40020440 C   FIELD 13w02 MSIZE: Memory data size
0x40020440 C   FIELD 15w01 PINCOS: Peripheral increment offset size
0x40020440 C   FIELD 16w02 PL: Priority level
0x40020440 C   FIELD 18w01 DBM: Double buffer mode
0x40020440 C   FIELD 19w01 CT: Current target (only in double buffer mode)
0x40020440 C   FIELD 20w01 TRBUFF (rw): Enable the DMA to handle bufferable transfers
0x40020440 C   FIELD 21w02 PBURST: Peripheral burst transfer configuration
0x40020440 C   FIELD 23w02 MBURST: Memory burst transfer configuration
0x40020444 B  REGISTER NDTR2 (rw): stream x number of data register
0x40020444 C   FIELD 00w16 NDT: Number of data items to transfer
0x40020448 B  REGISTER PAR2 (rw): stream x peripheral address register
0x40020448 C   FIELD 00w32 PA: Peripheral address
0x4002044C B  REGISTER M0AR2 (rw): stream x memory 0 address register
0x4002044C C   FIELD 00w32 M0A: Memory 0 address
0x40020450 B  REGISTER M1AR2 (rw): stream x memory 1 address register
0x40020450 C   FIELD 00w32 M1A: Memory 1 address (used in case of Double buffer mode)
0x40020454 B  REGISTER FCR2: stream x FIFO control register
0x40020454 C   FIELD 00w02 FTH (rw): FIFO threshold selection
0x40020454 C   FIELD 02w01 DMDIS (rw): Direct mode disable
0x40020454 C   FIELD 03w03 FS (ro): FIFO status
0x40020454 C   FIELD 07w01 FEIE (rw): FIFO error interrupt enable
0x40020458 B  CLUSTER ST3: Stream cluster: S?CR, S?NDTR, S?M0AR, S?M1AR and S?FCR registers
0x40020458 B  REGISTER CR3 (rw): stream x configuration register
0x40020458 C   FIELD 00w01 EN: Stream enable / flag stream ready when read low
0x40020458 C   FIELD 01w01 DMEIE: Direct mode error interrupt enable
0x40020458 C   FIELD 02w01 TEIE: Transfer error interrupt enable
0x40020458 C   FIELD 03w01 HTIE: Half transfer interrupt enable
0x40020458 C   FIELD 04w01 TCIE: Transfer complete interrupt enable
0x40020458 C   FIELD 05w01 PFCTRL: Peripheral flow controller
0x40020458 C   FIELD 06w02 DIR: Data transfer direction
0x40020458 C   FIELD 08w01 CIRC: Circular mode
0x40020458 C   FIELD 09w01 PINC: Peripheral increment mode
0x40020458 C   FIELD 10w01 MINC: Memory increment mode
0x40020458 C   FIELD 11w02 PSIZE: Peripheral data size
0x40020458 C   FIELD 13w02 MSIZE: Memory data size
0x40020458 C   FIELD 15w01 PINCOS: Peripheral increment offset size
0x40020458 C   FIELD 16w02 PL: Priority level
0x40020458 C   FIELD 18w01 DBM: Double buffer mode
0x40020458 C   FIELD 19w01 CT: Current target (only in double buffer mode)
0x40020458 C   FIELD 20w01 TRBUFF (rw): Enable the DMA to handle bufferable transfers
0x40020458 C   FIELD 21w02 PBURST: Peripheral burst transfer configuration
0x40020458 C   FIELD 23w02 MBURST: Memory burst transfer configuration
0x4002045C B  REGISTER NDTR3 (rw): stream x number of data register
0x4002045C C   FIELD 00w16 NDT: Number of data items to transfer
0x40020460 B  REGISTER PAR3 (rw): stream x peripheral address register
0x40020460 C   FIELD 00w32 PA: Peripheral address
0x40020464 B  REGISTER M0AR3 (rw): stream x memory 0 address register
0x40020464 C   FIELD 00w32 M0A: Memory 0 address
0x40020468 B  REGISTER M1AR3 (rw): stream x memory 1 address register
0x40020468 C   FIELD 00w32 M1A: Memory 1 address (used in case of Double buffer mode)
0x4002046C B  REGISTER FCR3: stream x FIFO control register
0x4002046C C   FIELD 00w02 FTH (rw): FIFO threshold selection
0x4002046C C   FIELD 02w01 DMDIS (rw): Direct mode disable
0x4002046C C   FIELD 03w03 FS (ro): FIFO status
0x4002046C C   FIELD 07w01 FEIE (rw): FIFO error interrupt enable
0x40020470 B  CLUSTER ST4: Stream cluster: S?CR, S?NDTR, S?M0AR, S?M1AR and S?FCR registers
0x40020470 B  REGISTER CR4 (rw): stream x configuration register
0x40020470 C   FIELD 00w01 EN: Stream enable / flag stream ready when read low
0x40020470 C   FIELD 01w01 DMEIE: Direct mode error interrupt enable
0x40020470 C   FIELD 02w01 TEIE: Transfer error interrupt enable
0x40020470 C   FIELD 03w01 HTIE: Half transfer interrupt enable
0x40020470 C   FIELD 04w01 TCIE: Transfer complete interrupt enable
0x40020470 C   FIELD 05w01 PFCTRL: Peripheral flow controller
0x40020470 C   FIELD 06w02 DIR: Data transfer direction
0x40020470 C   FIELD 08w01 CIRC: Circular mode
0x40020470 C   FIELD 09w01 PINC: Peripheral increment mode
0x40020470 C   FIELD 10w01 MINC: Memory increment mode
0x40020470 C   FIELD 11w02 PSIZE: Peripheral data size
0x40020470 C   FIELD 13w02 MSIZE: Memory data size
0x40020470 C   FIELD 15w01 PINCOS: Peripheral increment offset size
0x40020470 C   FIELD 16w02 PL: Priority level
0x40020470 C   FIELD 18w01 DBM: Double buffer mode
0x40020470 C   FIELD 19w01 CT: Current target (only in double buffer mode)
0x40020470 C   FIELD 20w01 TRBUFF (rw): Enable the DMA to handle bufferable transfers
0x40020470 C   FIELD 21w02 PBURST: Peripheral burst transfer configuration
0x40020470 C   FIELD 23w02 MBURST: Memory burst transfer configuration
0x40020474 B  REGISTER NDTR4 (rw): stream x number of data register
0x40020474 C   FIELD 00w16 NDT: Number of data items to transfer
0x40020478 B  REGISTER PAR4 (rw): stream x peripheral address register
0x40020478 C   FIELD 00w32 PA: Peripheral address
0x4002047C B  REGISTER M0AR4 (rw): stream x memory 0 address register
0x4002047C C   FIELD 00w32 M0A: Memory 0 address
0x40020480 B  REGISTER M1AR4 (rw): stream x memory 1 address register
0x40020480 C   FIELD 00w32 M1A: Memory 1 address (used in case of Double buffer mode)
0x40020484 B  REGISTER FCR4: stream x FIFO control register
0x40020484 C   FIELD 00w02 FTH (rw): FIFO threshold selection
0x40020484 C   FIELD 02w01 DMDIS (rw): Direct mode disable
0x40020484 C   FIELD 03w03 FS (ro): FIFO status
0x40020484 C   FIELD 07w01 FEIE (rw): FIFO error interrupt enable
0x40020488 B  CLUSTER ST5: Stream cluster: S?CR, S?NDTR, S?M0AR, S?M1AR and S?FCR registers
0x40020488 B  REGISTER CR5 (rw): stream x configuration register
0x40020488 C   FIELD 00w01 EN: Stream enable / flag stream ready when read low
0x40020488 C   FIELD 01w01 DMEIE: Direct mode error interrupt enable
0x40020488 C   FIELD 02w01 TEIE: Transfer error interrupt enable
0x40020488 C   FIELD 03w01 HTIE: Half transfer interrupt enable
0x40020488 C   FIELD 04w01 TCIE: Transfer complete interrupt enable
0x40020488 C   FIELD 05w01 PFCTRL: Peripheral flow controller
0x40020488 C   FIELD 06w02 DIR: Data transfer direction
0x40020488 C   FIELD 08w01 CIRC: Circular mode
0x40020488 C   FIELD 09w01 PINC: Peripheral increment mode
0x40020488 C   FIELD 10w01 MINC: Memory increment mode
0x40020488 C   FIELD 11w02 PSIZE: Peripheral data size
0x40020488 C   FIELD 13w02 MSIZE: Memory data size
0x40020488 C   FIELD 15w01 PINCOS: Peripheral increment offset size
0x40020488 C   FIELD 16w02 PL: Priority level
0x40020488 C   FIELD 18w01 DBM: Double buffer mode
0x40020488 C   FIELD 19w01 CT: Current target (only in double buffer mode)
0x40020488 C   FIELD 20w01 TRBUFF (rw): Enable the DMA to handle bufferable transfers
0x40020488 C   FIELD 21w02 PBURST: Peripheral burst transfer configuration
0x40020488 C   FIELD 23w02 MBURST: Memory burst transfer configuration
0x4002048C B  REGISTER NDTR5 (rw): stream x number of data register
0x4002048C C   FIELD 00w16 NDT: Number of data items to transfer
0x40020490 B  REGISTER PAR5 (rw): stream x peripheral address register
0x40020490 C   FIELD 00w32 PA: Peripheral address
0x40020494 B  REGISTER M0AR5 (rw): stream x memory 0 address register
0x40020494 C   FIELD 00w32 M0A: Memory 0 address
0x40020498 B  REGISTER M1AR5 (rw): stream x memory 1 address register
0x40020498 C   FIELD 00w32 M1A: Memory 1 address (used in case of Double buffer mode)
0x4002049C B  REGISTER FCR5: stream x FIFO control register
0x4002049C C   FIELD 00w02 FTH (rw): FIFO threshold selection
0x4002049C C   FIELD 02w01 DMDIS (rw): Direct mode disable
0x4002049C C   FIELD 03w03 FS (ro): FIFO status
0x4002049C C   FIELD 07w01 FEIE (rw): FIFO error interrupt enable
0x400204A0 B  CLUSTER ST6: Stream cluster: S?CR, S?NDTR, S?M0AR, S?M1AR and S?FCR registers
0x400204A0 B  REGISTER CR6 (rw): stream x configuration register
0x400204A0 C   FIELD 00w01 EN: Stream enable / flag stream ready when read low
0x400204A0 C   FIELD 01w01 DMEIE: Direct mode error interrupt enable
0x400204A0 C   FIELD 02w01 TEIE: Transfer error interrupt enable
0x400204A0 C   FIELD 03w01 HTIE: Half transfer interrupt enable
0x400204A0 C   FIELD 04w01 TCIE: Transfer complete interrupt enable
0x400204A0 C   FIELD 05w01 PFCTRL: Peripheral flow controller
0x400204A0 C   FIELD 06w02 DIR: Data transfer direction
0x400204A0 C   FIELD 08w01 CIRC: Circular mode
0x400204A0 C   FIELD 09w01 PINC: Peripheral increment mode
0x400204A0 C   FIELD 10w01 MINC: Memory increment mode
0x400204A0 C   FIELD 11w02 PSIZE: Peripheral data size
0x400204A0 C   FIELD 13w02 MSIZE: Memory data size
0x400204A0 C   FIELD 15w01 PINCOS: Peripheral increment offset size
0x400204A0 C   FIELD 16w02 PL: Priority level
0x400204A0 C   FIELD 18w01 DBM: Double buffer mode
0x400204A0 C   FIELD 19w01 CT: Current target (only in double buffer mode)
0x400204A0 C   FIELD 20w01 TRBUFF (rw): Enable the DMA to handle bufferable transfers
0x400204A0 C   FIELD 21w02 PBURST: Peripheral burst transfer configuration
0x400204A0 C   FIELD 23w02 MBURST: Memory burst transfer configuration
0x400204A4 B  REGISTER NDTR6 (rw): stream x number of data register
0x400204A4 C   FIELD 00w16 NDT: Number of data items to transfer
0x400204A8 B  REGISTER PAR6 (rw): stream x peripheral address register
0x400204A8 C   FIELD 00w32 PA: Peripheral address
0x400204AC B  REGISTER M0AR6 (rw): stream x memory 0 address register
0x400204AC C   FIELD 00w32 M0A: Memory 0 address
0x400204B0 B  REGISTER M1AR6 (rw): stream x memory 1 address register
0x400204B0 C   FIELD 00w32 M1A: Memory 1 address (used in case of Double buffer mode)
0x400204B4 B  REGISTER FCR6: stream x FIFO control register
0x400204B4 C   FIELD 00w02 FTH (rw): FIFO threshold selection
0x400204B4 C   FIELD 02w01 DMDIS (rw): Direct mode disable
0x400204B4 C   FIELD 03w03 FS (ro): FIFO status
0x400204B4 C   FIELD 07w01 FEIE (rw): FIFO error interrupt enable
0x400204B8 B  CLUSTER ST7: Stream cluster: S?CR, S?NDTR, S?M0AR, S?M1AR and S?FCR registers
0x400204B8 B  REGISTER CR7 (rw): stream x configuration register
0x400204B8 C   FIELD 00w01 EN: Stream enable / flag stream ready when read low
0x400204B8 C   FIELD 01w01 DMEIE: Direct mode error interrupt enable
0x400204B8 C   FIELD 02w01 TEIE: Transfer error interrupt enable
0x400204B8 C   FIELD 03w01 HTIE: Half transfer interrupt enable
0x400204B8 C   FIELD 04w01 TCIE: Transfer complete interrupt enable
0x400204B8 C   FIELD 05w01 PFCTRL: Peripheral flow controller
0x400204B8 C   FIELD 06w02 DIR: Data transfer direction
0x400204B8 C   FIELD 08w01 CIRC: Circular mode
0x400204B8 C   FIELD 09w01 PINC: Peripheral increment mode
0x400204B8 C   FIELD 10w01 MINC: Memory increment mode
0x400204B8 C   FIELD 11w02 PSIZE: Peripheral data size
0x400204B8 C   FIELD 13w02 MSIZE: Memory data size
0x400204B8 C   FIELD 15w01 PINCOS: Peripheral increment offset size
0x400204B8 C   FIELD 16w02 PL: Priority level
0x400204B8 C   FIELD 18w01 DBM: Double buffer mode
0x400204B8 C   FIELD 19w01 CT: Current target (only in double buffer mode)
0x400204B8 C   FIELD 20w01 TRBUFF (rw): Enable the DMA to handle bufferable transfers
0x400204B8 C   FIELD 21w02 PBURST: Peripheral burst transfer configuration
0x400204B8 C   FIELD 23w02 MBURST: Memory burst transfer configuration
0x400204BC B  REGISTER NDTR7 (rw): stream x number of data register
0x400204BC C   FIELD 00w16 NDT: Number of data items to transfer
0x400204C0 B  REGISTER PAR7 (rw): stream x peripheral address register
0x400204C0 C   FIELD 00w32 PA: Peripheral address
0x400204C4 B  REGISTER M0AR7 (rw): stream x memory 0 address register
0x400204C4 C   FIELD 00w32 M0A: Memory 0 address
0x400204C8 B  REGISTER M1AR7 (rw): stream x memory 1 address register
0x400204C8 C   FIELD 00w32 M1A: Memory 1 address (used in case of Double buffer mode)
0x400204CC B  REGISTER FCR7: stream x FIFO control register
0x400204CC C   FIELD 00w02 FTH (rw): FIFO threshold selection
0x400204CC C   FIELD 02w01 DMDIS (rw): Direct mode disable
0x400204CC C   FIELD 03w03 FS (ro): FIFO status
0x400204CC C   FIELD 07w01 FEIE (rw): FIFO error interrupt enable
0x40020800 A PERIPHERAL DMAMUX1
0x40020800 B  REGISTER C0CR (rw): DMAMux - DMA request line multiplexer channel x control register
0x40020800 C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x40020800 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020800 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020800 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020800 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020800 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020800 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020804 B  REGISTER C1CR (rw): DMAMux - DMA request line multiplexer channel x control register
0x40020804 C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x40020804 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020804 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020804 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020804 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020804 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020804 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020808 B  REGISTER C2CR (rw): DMAMux - DMA request line multiplexer channel x control register
0x40020808 C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x40020808 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020808 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020808 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020808 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020808 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020808 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x4002080C B  REGISTER C3CR (rw): DMAMux - DMA request line multiplexer channel x control register
0x4002080C C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x4002080C C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x4002080C C   FIELD 09w01 EGE: Event generation enable/disable
0x4002080C C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x4002080C C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x4002080C C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x4002080C C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020810 B  REGISTER C4CR (rw): DMAMux - DMA request line multiplexer channel x control register
0x40020810 C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x40020810 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020810 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020810 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020810 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020810 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020810 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020814 B  REGISTER C5CR (rw): DMAMux - DMA request line multiplexer channel x control register
0x40020814 C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x40020814 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020814 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020814 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020814 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020814 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020814 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020818 B  REGISTER C6CR (rw): DMAMux - DMA request line multiplexer channel x control register
0x40020818 C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x40020818 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020818 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020818 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020818 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020818 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020818 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x4002081C B  REGISTER C7CR (rw): DMAMux - DMA request line multiplexer channel x control register
0x4002081C C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x4002081C C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x4002081C C   FIELD 09w01 EGE: Event generation enable/disable
0x4002081C C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x4002081C C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x4002081C C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x4002081C C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020820 B  REGISTER C8CR (rw): DMAMux - DMA request line multiplexer channel x control register
0x40020820 C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x40020820 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020820 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020820 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020820 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020820 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020820 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020824 B  REGISTER C9CR (rw): DMAMux - DMA request line multiplexer channel x control register
0x40020824 C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x40020824 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020824 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020824 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020824 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020824 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020824 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020828 B  REGISTER C10CR (rw): DMAMux - DMA request line multiplexer channel x control register
0x40020828 C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x40020828 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020828 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020828 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020828 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020828 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020828 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x4002082C B  REGISTER C11CR (rw): DMAMux - DMA request line multiplexer channel x control register
0x4002082C C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x4002082C C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x4002082C C   FIELD 09w01 EGE: Event generation enable/disable
0x4002082C C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x4002082C C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x4002082C C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x4002082C C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020830 B  REGISTER C12CR (rw): DMAMux - DMA request line multiplexer channel x control register
0x40020830 C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x40020830 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020830 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020830 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020830 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020830 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020830 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020834 B  REGISTER C13CR (rw): DMAMux - DMA request line multiplexer channel x control register
0x40020834 C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x40020834 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020834 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020834 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020834 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020834 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020834 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020838 B  REGISTER C14CR (rw): DMAMux - DMA request line multiplexer channel x control register
0x40020838 C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x40020838 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x40020838 C   FIELD 09w01 EGE: Event generation enable/disable
0x40020838 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x40020838 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x40020838 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x40020838 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x4002083C B  REGISTER C15CR (rw): DMAMux - DMA request line multiplexer channel x control register
0x4002083C C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x4002083C C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x4002083C C   FIELD 09w01 EGE: Event generation enable/disable
0x4002083C C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x4002083C C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x4002083C C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x4002083C C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x40020880 B  REGISTER CSR (ro): DMAMUX request line multiplexer interrupt channel status register
0x40020880 C   FIELD 00w01 SOF0: Synchronization overrun event flag
0x40020880 C   FIELD 01w01 SOF1: Synchronization overrun event flag
0x40020880 C   FIELD 02w01 SOF2: Synchronization overrun event flag
0x40020880 C   FIELD 03w01 SOF3: Synchronization overrun event flag
0x40020880 C   FIELD 04w01 SOF4: Synchronization overrun event flag
0x40020880 C   FIELD 05w01 SOF5: Synchronization overrun event flag
0x40020880 C   FIELD 06w01 SOF6: Synchronization overrun event flag
0x40020880 C   FIELD 07w01 SOF7: Synchronization overrun event flag
0x40020880 C   FIELD 08w01 SOF8: Synchronization overrun event flag
0x40020880 C   FIELD 09w01 SOF9: Synchronization overrun event flag
0x40020880 C   FIELD 10w01 SOF10: Synchronization overrun event flag
0x40020880 C   FIELD 11w01 SOF11: Synchronization overrun event flag
0x40020880 C   FIELD 12w01 SOF12: Synchronization overrun event flag
0x40020880 C   FIELD 13w01 SOF13: Synchronization overrun event flag
0x40020880 C   FIELD 14w01 SOF14: Synchronization overrun event flag
0x40020880 C   FIELD 15w01 SOF15: Synchronization overrun event flag
0x40020884 B  REGISTER CFR (wo): DMAMUX request line multiplexer interrupt clear flag register
0x40020884 C   FIELD 00w01 CSOF0: Clear synchronization overrun event flag
0x40020884 C   FIELD 01w01 CSOF1: Clear synchronization overrun event flag
0x40020884 C   FIELD 02w01 CSOF2: Clear synchronization overrun event flag
0x40020884 C   FIELD 03w01 CSOF3: Clear synchronization overrun event flag
0x40020884 C   FIELD 04w01 CSOF4: Clear synchronization overrun event flag
0x40020884 C   FIELD 05w01 CSOF5: Clear synchronization overrun event flag
0x40020884 C   FIELD 06w01 CSOF6: Clear synchronization overrun event flag
0x40020884 C   FIELD 07w01 CSOF7: Clear synchronization overrun event flag
0x40020884 C   FIELD 08w01 CSOF8: Clear synchronization overrun event flag
0x40020884 C   FIELD 09w01 CSOF9: Clear synchronization overrun event flag
0x40020884 C   FIELD 10w01 CSOF10: Clear synchronization overrun event flag
0x40020884 C   FIELD 11w01 CSOF11: Clear synchronization overrun event flag
0x40020884 C   FIELD 12w01 CSOF12: Clear synchronization overrun event flag
0x40020884 C   FIELD 13w01 CSOF13: Clear synchronization overrun event flag
0x40020884 C   FIELD 14w01 CSOF14: Clear synchronization overrun event flag
0x40020884 C   FIELD 15w01 CSOF15: Clear synchronization overrun event flag
0x40020900 B  REGISTER RG0CR (rw): DMAMux - DMA request generator channel x control register
0x40020900 C   FIELD 00w05 SIG_ID: DMA request trigger input selected
0x40020900 C   FIELD 08w01 OIE: Interrupt enable at trigger event overrun
0x40020900 C   FIELD 16w01 GE: DMA request generator channel enable/disable
0x40020900 C   FIELD 17w02 GPOL: DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input
0x40020900 C   FIELD 19w05 GNBREQ: Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset.
0x40020904 B  REGISTER RG1CR (rw): DMAMux - DMA request generator channel x control register
0x40020904 C   FIELD 00w05 SIG_ID: DMA request trigger input selected
0x40020904 C   FIELD 08w01 OIE: Interrupt enable at trigger event overrun
0x40020904 C   FIELD 16w01 GE: DMA request generator channel enable/disable
0x40020904 C   FIELD 17w02 GPOL: DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input
0x40020904 C   FIELD 19w05 GNBREQ: Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset.
0x40020908 B  REGISTER RG2CR (rw): DMAMux - DMA request generator channel x control register
0x40020908 C   FIELD 00w05 SIG_ID: DMA request trigger input selected
0x40020908 C   FIELD 08w01 OIE: Interrupt enable at trigger event overrun
0x40020908 C   FIELD 16w01 GE: DMA request generator channel enable/disable
0x40020908 C   FIELD 17w02 GPOL: DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input
0x40020908 C   FIELD 19w05 GNBREQ: Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset.
0x4002090C B  REGISTER RG3CR (rw): DMAMux - DMA request generator channel x control register
0x4002090C C   FIELD 00w05 SIG_ID: DMA request trigger input selected
0x4002090C C   FIELD 08w01 OIE: Interrupt enable at trigger event overrun
0x4002090C C   FIELD 16w01 GE: DMA request generator channel enable/disable
0x4002090C C   FIELD 17w02 GPOL: DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input
0x4002090C C   FIELD 19w05 GNBREQ: Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset.
0x40020910 B  REGISTER RG4CR (rw): DMAMux - DMA request generator channel x control register
0x40020910 C   FIELD 00w05 SIG_ID: DMA request trigger input selected
0x40020910 C   FIELD 08w01 OIE: Interrupt enable at trigger event overrun
0x40020910 C   FIELD 16w01 GE: DMA request generator channel enable/disable
0x40020910 C   FIELD 17w02 GPOL: DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input
0x40020910 C   FIELD 19w05 GNBREQ: Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset.
0x40020914 B  REGISTER RG5CR (rw): DMAMux - DMA request generator channel x control register
0x40020914 C   FIELD 00w05 SIG_ID: DMA request trigger input selected
0x40020914 C   FIELD 08w01 OIE: Interrupt enable at trigger event overrun
0x40020914 C   FIELD 16w01 GE: DMA request generator channel enable/disable
0x40020914 C   FIELD 17w02 GPOL: DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input
0x40020914 C   FIELD 19w05 GNBREQ: Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset.
0x40020918 B  REGISTER RG6CR (rw): DMAMux - DMA request generator channel x control register
0x40020918 C   FIELD 00w05 SIG_ID: DMA request trigger input selected
0x40020918 C   FIELD 08w01 OIE: Interrupt enable at trigger event overrun
0x40020918 C   FIELD 16w01 GE: DMA request generator channel enable/disable
0x40020918 C   FIELD 17w02 GPOL: DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input
0x40020918 C   FIELD 19w05 GNBREQ: Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset.
0x4002091C B  REGISTER RG7CR (rw): DMAMux - DMA request generator channel x control register
0x4002091C C   FIELD 00w05 SIG_ID: DMA request trigger input selected
0x4002091C C   FIELD 08w01 OIE: Interrupt enable at trigger event overrun
0x4002091C C   FIELD 16w01 GE: DMA request generator channel enable/disable
0x4002091C C   FIELD 17w02 GPOL: DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input
0x4002091C C   FIELD 19w05 GNBREQ: Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset.
0x40020940 B  REGISTER RGSR (ro): DMAMux - DMA request generator status register
0x40020940 C   FIELD 00w01 OF0: Trigger event overrun flag The flag is set when a trigger event occurs on DMA request generator channel x, while the DMA request generator counter value is lower than GNBREQ. The flag is cleared by writing 1 to the corresponding COFx bit in DMAMUX_RGCFR register.
0x40020940 C   FIELD 01w01 OF1: Trigger event overrun flag The flag is set when a trigger event occurs on DMA request generator channel x, while the DMA request generator counter value is lower than GNBREQ. The flag is cleared by writing 1 to the corresponding COFx bit in DMAMUX_RGCFR register.
0x40020940 C   FIELD 02w01 OF2: Trigger event overrun flag The flag is set when a trigger event occurs on DMA request generator channel x, while the DMA request generator counter value is lower than GNBREQ. The flag is cleared by writing 1 to the corresponding COFx bit in DMAMUX_RGCFR register.
0x40020940 C   FIELD 03w01 OF3: Trigger event overrun flag The flag is set when a trigger event occurs on DMA request generator channel x, while the DMA request generator counter value is lower than GNBREQ. The flag is cleared by writing 1 to the corresponding COFx bit in DMAMUX_RGCFR register.
0x40020940 C   FIELD 04w01 OF4: Trigger event overrun flag The flag is set when a trigger event occurs on DMA request generator channel x, while the DMA request generator counter value is lower than GNBREQ. The flag is cleared by writing 1 to the corresponding COFx bit in DMAMUX_RGCFR register.
0x40020940 C   FIELD 05w01 OF5: Trigger event overrun flag The flag is set when a trigger event occurs on DMA request generator channel x, while the DMA request generator counter value is lower than GNBREQ. The flag is cleared by writing 1 to the corresponding COFx bit in DMAMUX_RGCFR register.
0x40020940 C   FIELD 06w01 OF6: Trigger event overrun flag The flag is set when a trigger event occurs on DMA request generator channel x, while the DMA request generator counter value is lower than GNBREQ. The flag is cleared by writing 1 to the corresponding COFx bit in DMAMUX_RGCFR register.
0x40020940 C   FIELD 07w01 OF7: Trigger event overrun flag The flag is set when a trigger event occurs on DMA request generator channel x, while the DMA request generator counter value is lower than GNBREQ. The flag is cleared by writing 1 to the corresponding COFx bit in DMAMUX_RGCFR register.
0x40020944 B  REGISTER RGCFR (wo): DMAMux - DMA request generator clear flag register
0x40020944 C   FIELD 00w01 COF0: Clear trigger event overrun flag Upon setting, this bit clears the corresponding overrun flag OFx in the DMAMUX_RGCSR register.
0x40020944 C   FIELD 01w01 COF1: Clear trigger event overrun flag Upon setting, this bit clears the corresponding overrun flag OFx in the DMAMUX_RGCSR register.
0x40020944 C   FIELD 02w01 COF2: Clear trigger event overrun flag Upon setting, this bit clears the corresponding overrun flag OFx in the DMAMUX_RGCSR register.
0x40020944 C   FIELD 03w01 COF3: Clear trigger event overrun flag Upon setting, this bit clears the corresponding overrun flag OFx in the DMAMUX_RGCSR register.
0x40020944 C   FIELD 04w01 COF4: Clear trigger event overrun flag Upon setting, this bit clears the corresponding overrun flag OFx in the DMAMUX_RGCSR register.
0x40020944 C   FIELD 05w01 COF5: Clear trigger event overrun flag Upon setting, this bit clears the corresponding overrun flag OFx in the DMAMUX_RGCSR register.
0x40020944 C   FIELD 06w01 COF6: Clear trigger event overrun flag Upon setting, this bit clears the corresponding overrun flag OFx in the DMAMUX_RGCSR register.
0x40020944 C   FIELD 07w01 COF7: Clear trigger event overrun flag Upon setting, this bit clears the corresponding overrun flag OFx in the DMAMUX_RGCSR register.
0x40022000 A PERIPHERAL ADC1
0x40022000 B  REGISTER ISR (rw): ADC interrupt and status register
0x40022000 C   FIELD 00w01 ADRDY: ADC ready flag
0x40022000 C   FIELD 01w01 EOSMP: ADC group regular end of sampling flag
0x40022000 C   FIELD 02w01 EOC: ADC group regular end of unitary conversion flag
0x40022000 C   FIELD 03w01 EOS: ADC group regular end of sequence conversions flag
0x40022000 C   FIELD 04w01 OVR: ADC group regular overrun flag
0x40022000 C   FIELD 05w01 JEOC: ADC group injected end of unitary conversion flag
0x40022000 C   FIELD 06w01 JEOS: ADC group injected end of sequence conversions flag
0x40022000 C   FIELD 07w01 AWD1: Analog watchdog 1 flag
0x40022000 C   FIELD 08w01 AWD2: Analog watchdog 2 flag
0x40022000 C   FIELD 09w01 AWD3: Analog watchdog 3 flag
0x40022000 C   FIELD 10w01 JQOVF: ADC group injected contexts queue overflow flag
0x40022004 B  REGISTER IER (rw): ADC interrupt enable register
0x40022004 C   FIELD 00w01 ADRDYIE: ADC ready interrupt
0x40022004 C   FIELD 01w01 EOSMPIE: ADC group regular end of sampling interrupt
0x40022004 C   FIELD 02w01 EOCIE: ADC group regular end of unitary conversion interrupt
0x40022004 C   FIELD 03w01 EOSIE: ADC group regular end of sequence conversions interrupt
0x40022004 C   FIELD 04w01 OVRIE: ADC group regular overrun interrupt
0x40022004 C   FIELD 05w01 JEOCIE: ADC group injected end of unitary conversion interrupt
0x40022004 C   FIELD 06w01 JEOSIE: ADC group injected end of sequence conversions interrupt
0x40022004 C   FIELD 07w01 AWD1IE: Analog watchdog 1 interrupt enable
0x40022004 C   FIELD 08w01 AWD2IE: Analog watchdog 2 interrupt enable
0x40022004 C   FIELD 09w01 AWD3IE: Analog watchdog 3 interrupt enable
0x40022004 C   FIELD 10w01 JQOVFIE: ADC group injected contexts queue overflow interrupt
0x40022008 B  REGISTER CR (rw): ADC control register
0x40022008 C   FIELD 00w01 ADEN: ADC enable
0x40022008 C   FIELD 01w01 ADDIS: ADC disable
0x40022008 C   FIELD 02w01 ADSTART: ADC group regular conversion start
0x40022008 C   FIELD 03w01 JADSTART: ADC group injected conversion start
0x40022008 C   FIELD 04w01 ADSTP: ADC group regular conversion stop
0x40022008 C   FIELD 05w01 JADSTP: ADC group injected conversion stop
0x40022008 C   FIELD 08w02 BOOST: Boost mode control
0x40022008 C   FIELD 16w01 ADCALLIN: Linearity calibration
0x40022008 C   FIELD 22w01 LINCALRDYW1: Linearity calibration ready Word 1
0x40022008 C   FIELD 23w01 LINCALRDYW2: Linearity calibration ready Word 2
0x40022008 C   FIELD 24w01 LINCALRDYW3: Linearity calibration ready Word 3
0x40022008 C   FIELD 25w01 LINCALRDYW4: Linearity calibration ready Word 4
0x40022008 C   FIELD 26w01 LINCALRDYW5: Linearity calibration ready Word 5
0x40022008 C   FIELD 27w01 LINCALRDYW6: Linearity calibration ready Word 6
0x40022008 C   FIELD 28w01 ADVREGEN: ADC voltage regulator enable
0x40022008 C   FIELD 29w01 DEEPPWD: ADC deep power down enable
0x40022008 C   FIELD 30w01 ADCALDIF: ADC differential mode for calibration
0x40022008 C   FIELD 31w01 ADCAL: ADC calibration
0x4002200C B  REGISTER CFGR (rw): ADC configuration register 1
0x4002200C C   FIELD 00w02 DMNGT: ADC DMA transfer enable
0x4002200C C   FIELD 02w03 RES: ADC data resolution
0x4002200C C   FIELD 05w05 EXTSEL: ADC group regular external trigger source
0x4002200C C   FIELD 10w02 EXTEN: ADC group regular external trigger polarity
0x4002200C C   FIELD 12w01 OVRMOD: ADC group regular overrun configuration
0x4002200C C   FIELD 13w01 CONT: ADC group regular continuous conversion mode
0x4002200C C   FIELD 14w01 AUTDLY: ADC low power auto wait
0x4002200C C   FIELD 16w01 DISCEN: ADC group regular sequencer discontinuous mode
0x4002200C C   FIELD 17w03 DISCNUM: ADC group regular sequencer discontinuous number of ranks
0x4002200C C   FIELD 20w01 JDISCEN: ADC group injected sequencer discontinuous mode
0x4002200C C   FIELD 21w01 JQM: ADC group injected contexts queue mode
0x4002200C C   FIELD 22w01 AWD1SGL: ADC analog watchdog 1 monitoring a single channel or all channels
0x4002200C C   FIELD 23w01 AWD1EN: ADC analog watchdog 1 enable on scope ADC group regular
0x4002200C C   FIELD 24w01 JAWD1EN: ADC analog watchdog 1 enable on scope ADC group injected
0x4002200C C   FIELD 25w01 JAUTO: ADC group injected automatic trigger mode
0x4002200C C   FIELD 26w05 AWD1CH: ADC analog watchdog 1 monitored channel selection
0x4002200C C   FIELD 31w01 JQDIS: ADC group injected contexts queue disable
0x40022010 B  REGISTER CFGR2 (rw): ADC configuration register 2
0x40022010 C   FIELD 00w01 ROVSE: ADC oversampler enable on scope ADC group regular
0x40022010 C   FIELD 01w01 JOVSE: ADC oversampler enable on scope ADC group injected
0x40022010 C   FIELD 05w04 OVSS: ADC oversampling shift
0x40022010 C   FIELD 09w01 TROVS: ADC oversampling discontinuous mode (triggered mode) for ADC group regular
0x40022010 C   FIELD 10w01 ROVSM: Regular Oversampling mode
0x40022010 C   FIELD 11w01 RSHIFT1: Right-shift data after Offset 1 correction
0x40022010 C   FIELD 12w01 RSHIFT2: Right-shift data after Offset 2 correction
0x40022010 C   FIELD 13w01 RSHIFT3: Right-shift data after Offset 3 correction
0x40022010 C   FIELD 14w01 RSHIFT4: Right-shift data after Offset 4 correction
0x40022010 C   FIELD 16w10 OSVR: Oversampling ratio
0x40022010 C   FIELD 28w04 LSHIFT: Left shift factor
0x40022014 B  REGISTER SMPR1 (rw): ADC sampling time register 1
0x40022014 C   FIELD 00w03 SMP0: Channel 0 sample time selection
0x40022014 C   FIELD 03w03 SMP1: Channel 1 sample time selection
0x40022014 C   FIELD 06w03 SMP2: Channel 2 sample time selection
0x40022014 C   FIELD 09w03 SMP3: Channel 3 sample time selection
0x40022014 C   FIELD 12w03 SMP4: Channel 4 sample time selection
0x40022014 C   FIELD 15w03 SMP5: Channel 5 sample time selection
0x40022014 C   FIELD 18w03 SMP6: Channel 6 sample time selection
0x40022014 C   FIELD 21w03 SMP7: Channel 7 sample time selection
0x40022014 C   FIELD 24w03 SMP8: Channel 8 sample time selection
0x40022014 C   FIELD 27w03 SMP9: Channel 9 sample time selection
0x40022018 B  REGISTER SMPR2 (rw): ADC sampling time register 2
0x40022018 C   FIELD 00w03 SMP10: Channel 10 sample time selection
0x40022018 C   FIELD 03w03 SMP11: Channel 11 sample time selection
0x40022018 C   FIELD 06w03 SMP12: Channel 12 sample time selection
0x40022018 C   FIELD 09w03 SMP13: Channel 13 sample time selection
0x40022018 C   FIELD 12w03 SMP14: Channel 14 sample time selection
0x40022018 C   FIELD 15w03 SMP15: Channel 15 sample time selection
0x40022018 C   FIELD 18w03 SMP16: Channel 16 sample time selection
0x40022018 C   FIELD 21w03 SMP17: Channel 17 sample time selection
0x40022018 C   FIELD 24w03 SMP18: Channel 18 sample time selection
0x40022018 C   FIELD 27w03 SMP19: Channel 19 sample time selection
0x4002201C B  REGISTER PCSEL (rw): ADC pre channel selection register
0x4002201C C   FIELD 00w20 PCSEL: Channel x (VINP[i]) pre selection
0x40022020 B  REGISTER LTR1 (rw): ADC analog watchdog 1 threshold register
0x40022020 C   FIELD 00w26 LTR1: ADC analog watchdog 1 threshold low
0x40022024 B  REGISTER HTR1 (rw): ADC analog watchdog 2 threshold register
0x40022024 C   FIELD 00w26 HTR1: ADC analog watchdog 2 threshold low
0x40022030 B  REGISTER SQR1 (rw): ADC group regular sequencer ranks register 1
0x40022030 C   FIELD 00w04 L: L3
0x40022030 C   FIELD 06w05 SQ1: 1 conversion in regular sequence
0x40022030 C   FIELD 12w05 SQ2: 2 conversion in regular sequence
0x40022030 C   FIELD 18w05 SQ3: 3 conversion in regular sequence
0x40022030 C   FIELD 24w05 SQ4: 4 conversion in regular sequence
0x40022034 B  REGISTER SQR2 (rw): ADC group regular sequencer ranks register 2
0x40022034 C   FIELD 00w05 SQ5: 5 conversion in regular sequence
0x40022034 C   FIELD 06w05 SQ6: 6 conversion in regular sequence
0x40022034 C   FIELD 12w05 SQ7: 7 conversion in regular sequence
0x40022034 C   FIELD 18w05 SQ8: 8 conversion in regular sequence
0x40022034 C   FIELD 24w05 SQ9: 9 conversion in regular sequence
0x40022038 B  REGISTER SQR3 (rw): ADC group regular sequencer ranks register 3
0x40022038 C   FIELD 00w05 SQ10: 10 conversion in regular sequence
0x40022038 C   FIELD 06w05 SQ11: 11 conversion in regular sequence
0x40022038 C   FIELD 12w05 SQ12: 12 conversion in regular sequence
0x40022038 C   FIELD 18w05 SQ13: 13 conversion in regular sequence
0x40022038 C   FIELD 24w05 SQ14: 14 conversion in regular sequence
0x4002203C B  REGISTER SQR4 (rw): ADC group regular sequencer ranks register 4
0x4002203C C   FIELD 00w05 SQ15: 15 conversion in regular sequence
0x4002203C C   FIELD 06w05 SQ16: 16 conversion in regular sequence
0x40022040 B  REGISTER DR (ro): ADC group regular conversion data register
0x40022040 C   FIELD 00w32 RDATA: ADC group regular conversion data
0x4002204C B  REGISTER JSQR (rw): ADC group injected sequencer register
0x4002204C C   FIELD 00w02 JL: ADC group injected sequencer scan length
0x4002204C C   FIELD 02w05 JEXTSEL: ADC group injected external trigger source
0x4002204C C   FIELD 07w02 JEXTEN: ADC group injected external trigger polarity
0x4002204C C   FIELD 09w05 JSQ1: 1 conversion in injected sequence
0x4002204C C   FIELD 15w05 JSQ2: 2 conversion in injected sequence
0x4002204C C   FIELD 21w05 JSQ3: 3 conversion in injected sequence
0x4002204C C   FIELD 27w05 JSQ4: 4 conversion in injected sequence
0x40022060 B  REGISTER OFR1 (rw): ADC offset number 1 register
0x40022060 C   FIELD 00w26 OFFSET: Data offset X for the channel programmed into bits OFFSET_CH
0x40022060 C   FIELD 26w05 OFFSET_CH: Channel selection for the data offset X
0x40022060 C   FIELD 31w01 SSATE: Signed saturation enable
0x40022064 B  REGISTER OFR2 (rw): ADC offset number 2 register
0x40022064 C   FIELD 00w26 OFFSET: Data offset X for the channel programmed into bits OFFSET_CH
0x40022064 C   FIELD 26w05 OFFSET_CH: Channel selection for the data offset X
0x40022064 C   FIELD 31w01 SSATE: Signed saturation enable
0x40022068 B  REGISTER OFR3 (rw): ADC offset number 3 register
0x40022068 C   FIELD 00w26 OFFSET: Data offset X for the channel programmed into bits OFFSET_CH
0x40022068 C   FIELD 26w05 OFFSET_CH: Channel selection for the data offset X
0x40022068 C   FIELD 31w01 SSATE: Signed saturation enable
0x4002206C B  REGISTER OFR4 (rw): ADC offset number 4 register
0x4002206C C   FIELD 00w26 OFFSET: Data offset X for the channel programmed into bits OFFSET_CH
0x4002206C C   FIELD 26w05 OFFSET_CH: Channel selection for the data offset X
0x4002206C C   FIELD 31w01 SSATE: Signed saturation enable
0x40022080 B  REGISTER JDR1 (ro): ADC group injected sequencer rank 1 register
0x40022080 C   FIELD 00w32 JDATA: Injected data
0x40022084 B  REGISTER JDR2 (ro): ADC group injected sequencer rank 2 register
0x40022084 C   FIELD 00w32 JDATA: Injected data
0x40022088 B  REGISTER JDR3 (ro): ADC group injected sequencer rank 3 register
0x40022088 C   FIELD 00w32 JDATA: Injected data
0x4002208C B  REGISTER JDR4 (ro): ADC group injected sequencer rank 4 register
0x4002208C C   FIELD 00w32 JDATA: Injected data
0x400220A0 B  REGISTER AWD2CR (rw): ADC analog watchdog 2 configuration register
0x400220A0 C   FIELD 00w01 AWD2CH0: ADC analog watchdog 2 monitored channel selection
0x400220A0 C   FIELD 01w01 AWD2CH1: ADC analog watchdog 2 monitored channel selection
0x400220A0 C   FIELD 02w01 AWD2CH2: ADC analog watchdog 2 monitored channel selection
0x400220A0 C   FIELD 03w01 AWD2CH3: ADC analog watchdog 2 monitored channel selection
0x400220A0 C   FIELD 04w01 AWD2CH4: ADC analog watchdog 2 monitored channel selection
0x400220A0 C   FIELD 05w01 AWD2CH5: ADC analog watchdog 2 monitored channel selection
0x400220A0 C   FIELD 06w01 AWD2CH6: ADC analog watchdog 2 monitored channel selection
0x400220A0 C   FIELD 07w01 AWD2CH7: ADC analog watchdog 2 monitored channel selection
0x400220A0 C   FIELD 08w01 AWD2CH8: ADC analog watchdog 2 monitored channel selection
0x400220A0 C   FIELD 09w01 AWD2CH9: ADC analog watchdog 2 monitored channel selection
0x400220A0 C   FIELD 10w01 AWD2CH10: ADC analog watchdog 2 monitored channel selection
0x400220A0 C   FIELD 11w01 AWD2CH11: ADC analog watchdog 2 monitored channel selection
0x400220A0 C   FIELD 12w01 AWD2CH12: ADC analog watchdog 2 monitored channel selection
0x400220A0 C   FIELD 13w01 AWD2CH13: ADC analog watchdog 2 monitored channel selection
0x400220A0 C   FIELD 14w01 AWD2CH14: ADC analog watchdog 2 monitored channel selection
0x400220A0 C   FIELD 15w01 AWD2CH15: ADC analog watchdog 2 monitored channel selection
0x400220A0 C   FIELD 16w01 AWD2CH16: ADC analog watchdog 2 monitored channel selection
0x400220A0 C   FIELD 17w01 AWD2CH17: ADC analog watchdog 2 monitored channel selection
0x400220A0 C   FIELD 18w01 AWD2CH18: ADC analog watchdog 2 monitored channel selection
0x400220A0 C   FIELD 19w01 AWD2CH19: ADC analog watchdog 2 monitored channel selection
0x400220A4 B  REGISTER AWD3CR (rw): ADC analog watchdog 3 configuration register
0x400220A4 C   FIELD 01w01 AWD3CH0: ADC analog watchdog 3 monitored channel selection
0x400220A4 C   FIELD 02w01 AWD3CH1: ADC analog watchdog 3 monitored channel selection
0x400220A4 C   FIELD 03w01 AWD3CH2: ADC analog watchdog 3 monitored channel selection
0x400220A4 C   FIELD 04w01 AWD3CH3: ADC analog watchdog 3 monitored channel selection
0x400220A4 C   FIELD 05w01 AWD3CH4: ADC analog watchdog 3 monitored channel selection
0x400220A4 C   FIELD 06w01 AWD3CH5: ADC analog watchdog 3 monitored channel selection
0x400220A4 C   FIELD 07w01 AWD3CH6: ADC analog watchdog 3 monitored channel selection
0x400220A4 C   FIELD 08w01 AWD3CH7: ADC analog watchdog 3 monitored channel selection
0x400220A4 C   FIELD 09w01 AWD3CH8: ADC analog watchdog 3 monitored channel selection
0x400220A4 C   FIELD 10w01 AWD3CH9: ADC analog watchdog 3 monitored channel selection
0x400220A4 C   FIELD 11w01 AWD3CH10: ADC analog watchdog 3 monitored channel selection
0x400220A4 C   FIELD 12w01 AWD3CH11: ADC analog watchdog 3 monitored channel selection
0x400220A4 C   FIELD 13w01 AWD3CH12: ADC analog watchdog 3 monitored channel selection
0x400220A4 C   FIELD 14w01 AWD3CH13: ADC analog watchdog 3 monitored channel selection
0x400220A4 C   FIELD 15w01 AWD3CH14: ADC analog watchdog 3 monitored channel selection
0x400220A4 C   FIELD 16w01 AWD3CH15: ADC analog watchdog 3 monitored channel selection
0x400220A4 C   FIELD 17w01 AWD3CH16: ADC analog watchdog 3 monitored channel selection
0x400220A4 C   FIELD 18w01 AWD3CH17: ADC analog watchdog 3 monitored channel selection
0x400220A4 C   FIELD 19w01 AWD3CH18: ADC analog watchdog 3 monitored channel selection
0x400220A4 C   FIELD 20w01 AWD3CH19: ADC analog watchdog 3 monitored channel selection
0x400220B0 B  REGISTER LTR2 (rw): ADC watchdog lower threshold register 2
0x400220B0 C   FIELD 00w26 LTR2: Analog watchdog 2 lower threshold
0x400220B4 B  REGISTER HTR2 (rw): ADC watchdog higher threshold register 2
0x400220B4 C   FIELD 00w26 HTR2: Analog watchdog 2 higher threshold
0x400220B8 B  REGISTER LTR3 (rw): ADC watchdog lower threshold register 3
0x400220B8 C   FIELD 00w26 LTR3: Analog watchdog 3 lower threshold
0x400220BC B  REGISTER HTR3 (rw): ADC watchdog higher threshold register 3
0x400220BC C   FIELD 00w26 HTR3: Analog watchdog 3 higher threshold
0x400220C0 B  REGISTER DIFSEL (rw): ADC channel differential or single-ended mode selection register
0x400220C0 C   FIELD 00w01 DIFSEL0: Differential mode for channel 0
0x400220C0 C   FIELD 01w01 DIFSEL1: Differential mode for channel 1
0x400220C0 C   FIELD 02w01 DIFSEL2: Differential mode for channel 2
0x400220C0 C   FIELD 03w01 DIFSEL3: Differential mode for channel 3
0x400220C0 C   FIELD 04w01 DIFSEL4: Differential mode for channel 4
0x400220C0 C   FIELD 05w01 DIFSEL5: Differential mode for channel 5
0x400220C0 C   FIELD 06w01 DIFSEL6: Differential mode for channel 6
0x400220C0 C   FIELD 07w01 DIFSEL7: Differential mode for channel 7
0x400220C0 C   FIELD 08w01 DIFSEL8: Differential mode for channel 8
0x400220C0 C   FIELD 09w01 DIFSEL9: Differential mode for channel 9
0x400220C0 C   FIELD 10w01 DIFSEL10: Differential mode for channel 10
0x400220C0 C   FIELD 11w01 DIFSEL11: Differential mode for channel 11
0x400220C0 C   FIELD 12w01 DIFSEL12: Differential mode for channel 12
0x400220C0 C   FIELD 13w01 DIFSEL13: Differential mode for channel 13
0x400220C0 C   FIELD 14w01 DIFSEL14: Differential mode for channel 14
0x400220C0 C   FIELD 15w01 DIFSEL15: Differential mode for channel 15
0x400220C0 C   FIELD 16w01 DIFSEL16: Differential mode for channel 16
0x400220C0 C   FIELD 17w01 DIFSEL17: Differential mode for channel 17
0x400220C0 C   FIELD 18w01 DIFSEL18: Differential mode for channel 18
0x400220C0 C   FIELD 19w01 DIFSEL19: Differential mode for channel 19
0x400220C4 B  REGISTER CALFACT (rw): ADC calibration factors register
0x400220C4 C   FIELD 00w11 CALFACT_S: ADC calibration factor in single-ended mode
0x400220C4 C   FIELD 16w11 CALFACT_D: ADC calibration factor in differential mode
0x400220C8 B  REGISTER CALFACT2 (rw): ADC Calibration Factor register 2
0x400220C8 C   FIELD 00w30 LINCALFACT: Linearity Calibration Factor
0x40022100 A PERIPHERAL ADC2
0x40022100 B  REGISTER ISR (rw): ADC interrupt and status register
0x40022100 C   FIELD 00w01 ADRDY: ADC ready flag
0x40022100 C   FIELD 01w01 EOSMP: ADC group regular end of sampling flag
0x40022100 C   FIELD 02w01 EOC: ADC group regular end of unitary conversion flag
0x40022100 C   FIELD 03w01 EOS: ADC group regular end of sequence conversions flag
0x40022100 C   FIELD 04w01 OVR: ADC group regular overrun flag
0x40022100 C   FIELD 05w01 JEOC: ADC group injected end of unitary conversion flag
0x40022100 C   FIELD 06w01 JEOS: ADC group injected end of sequence conversions flag
0x40022100 C   FIELD 07w01 AWD1: Analog watchdog 1 flag
0x40022100 C   FIELD 08w01 AWD2: Analog watchdog 2 flag
0x40022100 C   FIELD 09w01 AWD3: Analog watchdog 3 flag
0x40022100 C   FIELD 10w01 JQOVF: ADC group injected contexts queue overflow flag
0x40022104 B  REGISTER IER (rw): ADC interrupt enable register
0x40022104 C   FIELD 00w01 ADRDYIE: ADC ready interrupt
0x40022104 C   FIELD 01w01 EOSMPIE: ADC group regular end of sampling interrupt
0x40022104 C   FIELD 02w01 EOCIE: ADC group regular end of unitary conversion interrupt
0x40022104 C   FIELD 03w01 EOSIE: ADC group regular end of sequence conversions interrupt
0x40022104 C   FIELD 04w01 OVRIE: ADC group regular overrun interrupt
0x40022104 C   FIELD 05w01 JEOCIE: ADC group injected end of unitary conversion interrupt
0x40022104 C   FIELD 06w01 JEOSIE: ADC group injected end of sequence conversions interrupt
0x40022104 C   FIELD 07w01 AWD1IE: Analog watchdog 1 interrupt enable
0x40022104 C   FIELD 08w01 AWD2IE: Analog watchdog 2 interrupt enable
0x40022104 C   FIELD 09w01 AWD3IE: Analog watchdog 3 interrupt enable
0x40022104 C   FIELD 10w01 JQOVFIE: ADC group injected contexts queue overflow interrupt
0x40022108 B  REGISTER CR (rw): ADC control register
0x40022108 C   FIELD 00w01 ADEN: ADC enable
0x40022108 C   FIELD 01w01 ADDIS: ADC disable
0x40022108 C   FIELD 02w01 ADSTART: ADC group regular conversion start
0x40022108 C   FIELD 03w01 JADSTART: ADC group injected conversion start
0x40022108 C   FIELD 04w01 ADSTP: ADC group regular conversion stop
0x40022108 C   FIELD 05w01 JADSTP: ADC group injected conversion stop
0x40022108 C   FIELD 08w02 BOOST: Boost mode control
0x40022108 C   FIELD 16w01 ADCALLIN: Linearity calibration
0x40022108 C   FIELD 22w01 LINCALRDYW1: Linearity calibration ready Word 1
0x40022108 C   FIELD 23w01 LINCALRDYW2: Linearity calibration ready Word 2
0x40022108 C   FIELD 24w01 LINCALRDYW3: Linearity calibration ready Word 3
0x40022108 C   FIELD 25w01 LINCALRDYW4: Linearity calibration ready Word 4
0x40022108 C   FIELD 26w01 LINCALRDYW5: Linearity calibration ready Word 5
0x40022108 C   FIELD 27w01 LINCALRDYW6: Linearity calibration ready Word 6
0x40022108 C   FIELD 28w01 ADVREGEN: ADC voltage regulator enable
0x40022108 C   FIELD 29w01 DEEPPWD: ADC deep power down enable
0x40022108 C   FIELD 30w01 ADCALDIF: ADC differential mode for calibration
0x40022108 C   FIELD 31w01 ADCAL: ADC calibration
0x4002210C B  REGISTER CFGR (rw): ADC configuration register 1
0x4002210C C   FIELD 00w02 DMNGT: ADC DMA transfer enable
0x4002210C C   FIELD 02w03 RES: ADC data resolution
0x4002210C C   FIELD 05w05 EXTSEL: ADC group regular external trigger source
0x4002210C C   FIELD 10w02 EXTEN: ADC group regular external trigger polarity
0x4002210C C   FIELD 12w01 OVRMOD: ADC group regular overrun configuration
0x4002210C C   FIELD 13w01 CONT: ADC group regular continuous conversion mode
0x4002210C C   FIELD 14w01 AUTDLY: ADC low power auto wait
0x4002210C C   FIELD 16w01 DISCEN: ADC group regular sequencer discontinuous mode
0x4002210C C   FIELD 17w03 DISCNUM: ADC group regular sequencer discontinuous number of ranks
0x4002210C C   FIELD 20w01 JDISCEN: ADC group injected sequencer discontinuous mode
0x4002210C C   FIELD 21w01 JQM: ADC group injected contexts queue mode
0x4002210C C   FIELD 22w01 AWD1SGL: ADC analog watchdog 1 monitoring a single channel or all channels
0x4002210C C   FIELD 23w01 AWD1EN: ADC analog watchdog 1 enable on scope ADC group regular
0x4002210C C   FIELD 24w01 JAWD1EN: ADC analog watchdog 1 enable on scope ADC group injected
0x4002210C C   FIELD 25w01 JAUTO: ADC group injected automatic trigger mode
0x4002210C C   FIELD 26w05 AWD1CH: ADC analog watchdog 1 monitored channel selection
0x4002210C C   FIELD 31w01 JQDIS: ADC group injected contexts queue disable
0x40022110 B  REGISTER CFGR2 (rw): ADC configuration register 2
0x40022110 C   FIELD 00w01 ROVSE: ADC oversampler enable on scope ADC group regular
0x40022110 C   FIELD 01w01 JOVSE: ADC oversampler enable on scope ADC group injected
0x40022110 C   FIELD 05w04 OVSS: ADC oversampling shift
0x40022110 C   FIELD 09w01 TROVS: ADC oversampling discontinuous mode (triggered mode) for ADC group regular
0x40022110 C   FIELD 10w01 ROVSM: Regular Oversampling mode
0x40022110 C   FIELD 11w01 RSHIFT1: Right-shift data after Offset 1 correction
0x40022110 C   FIELD 12w01 RSHIFT2: Right-shift data after Offset 2 correction
0x40022110 C   FIELD 13w01 RSHIFT3: Right-shift data after Offset 3 correction
0x40022110 C   FIELD 14w01 RSHIFT4: Right-shift data after Offset 4 correction
0x40022110 C   FIELD 16w10 OSVR: Oversampling ratio
0x40022110 C   FIELD 28w04 LSHIFT: Left shift factor
0x40022114 B  REGISTER SMPR1 (rw): ADC sampling time register 1
0x40022114 C   FIELD 00w03 SMP0: Channel 0 sample time selection
0x40022114 C   FIELD 03w03 SMP1: Channel 1 sample time selection
0x40022114 C   FIELD 06w03 SMP2: Channel 2 sample time selection
0x40022114 C   FIELD 09w03 SMP3: Channel 3 sample time selection
0x40022114 C   FIELD 12w03 SMP4: Channel 4 sample time selection
0x40022114 C   FIELD 15w03 SMP5: Channel 5 sample time selection
0x40022114 C   FIELD 18w03 SMP6: Channel 6 sample time selection
0x40022114 C   FIELD 21w03 SMP7: Channel 7 sample time selection
0x40022114 C   FIELD 24w03 SMP8: Channel 8 sample time selection
0x40022114 C   FIELD 27w03 SMP9: Channel 9 sample time selection
0x40022118 B  REGISTER SMPR2 (rw): ADC sampling time register 2
0x40022118 C   FIELD 00w03 SMP10: Channel 10 sample time selection
0x40022118 C   FIELD 03w03 SMP11: Channel 11 sample time selection
0x40022118 C   FIELD 06w03 SMP12: Channel 12 sample time selection
0x40022118 C   FIELD 09w03 SMP13: Channel 13 sample time selection
0x40022118 C   FIELD 12w03 SMP14: Channel 14 sample time selection
0x40022118 C   FIELD 15w03 SMP15: Channel 15 sample time selection
0x40022118 C   FIELD 18w03 SMP16: Channel 16 sample time selection
0x40022118 C   FIELD 21w03 SMP17: Channel 17 sample time selection
0x40022118 C   FIELD 24w03 SMP18: Channel 18 sample time selection
0x40022118 C   FIELD 27w03 SMP19: Channel 19 sample time selection
0x4002211C B  REGISTER PCSEL (rw): ADC pre channel selection register
0x4002211C C   FIELD 00w20 PCSEL: Channel x (VINP[i]) pre selection
0x40022120 B  REGISTER LTR1 (rw): ADC analog watchdog 1 threshold register
0x40022120 C   FIELD 00w26 LTR1: ADC analog watchdog 1 threshold low
0x40022124 B  REGISTER HTR1 (rw): ADC analog watchdog 2 threshold register
0x40022124 C   FIELD 00w26 HTR1: ADC analog watchdog 2 threshold low
0x40022130 B  REGISTER SQR1 (rw): ADC group regular sequencer ranks register 1
0x40022130 C   FIELD 00w04 L: L3
0x40022130 C   FIELD 06w05 SQ1: 1 conversion in regular sequence
0x40022130 C   FIELD 12w05 SQ2: 2 conversion in regular sequence
0x40022130 C   FIELD 18w05 SQ3: 3 conversion in regular sequence
0x40022130 C   FIELD 24w05 SQ4: 4 conversion in regular sequence
0x40022134 B  REGISTER SQR2 (rw): ADC group regular sequencer ranks register 2
0x40022134 C   FIELD 00w05 SQ5: 5 conversion in regular sequence
0x40022134 C   FIELD 06w05 SQ6: 6 conversion in regular sequence
0x40022134 C   FIELD 12w05 SQ7: 7 conversion in regular sequence
0x40022134 C   FIELD 18w05 SQ8: 8 conversion in regular sequence
0x40022134 C   FIELD 24w05 SQ9: 9 conversion in regular sequence
0x40022138 B  REGISTER SQR3 (rw): ADC group regular sequencer ranks register 3
0x40022138 C   FIELD 00w05 SQ10: 10 conversion in regular sequence
0x40022138 C   FIELD 06w05 SQ11: 11 conversion in regular sequence
0x40022138 C   FIELD 12w05 SQ12: 12 conversion in regular sequence
0x40022138 C   FIELD 18w05 SQ13: 13 conversion in regular sequence
0x40022138 C   FIELD 24w05 SQ14: 14 conversion in regular sequence
0x4002213C B  REGISTER SQR4 (rw): ADC group regular sequencer ranks register 4
0x4002213C C   FIELD 00w05 SQ15: 15 conversion in regular sequence
0x4002213C C   FIELD 06w05 SQ16: 16 conversion in regular sequence
0x40022140 B  REGISTER DR (ro): ADC group regular conversion data register
0x40022140 C   FIELD 00w32 RDATA: ADC group regular conversion data
0x4002214C B  REGISTER JSQR (rw): ADC group injected sequencer register
0x4002214C C   FIELD 00w02 JL: ADC group injected sequencer scan length
0x4002214C C   FIELD 02w05 JEXTSEL: ADC group injected external trigger source
0x4002214C C   FIELD 07w02 JEXTEN: ADC group injected external trigger polarity
0x4002214C C   FIELD 09w05 JSQ1: 1 conversion in injected sequence
0x4002214C C   FIELD 15w05 JSQ2: 2 conversion in injected sequence
0x4002214C C   FIELD 21w05 JSQ3: 3 conversion in injected sequence
0x4002214C C   FIELD 27w05 JSQ4: 4 conversion in injected sequence
0x40022160 B  REGISTER OFR1 (rw): ADC offset number 1 register
0x40022160 C   FIELD 00w26 OFFSET: Data offset X for the channel programmed into bits OFFSET_CH
0x40022160 C   FIELD 26w05 OFFSET_CH: Channel selection for the data offset X
0x40022160 C   FIELD 31w01 SSATE: Signed saturation enable
0x40022164 B  REGISTER OFR2 (rw): ADC offset number 2 register
0x40022164 C   FIELD 00w26 OFFSET: Data offset X for the channel programmed into bits OFFSET_CH
0x40022164 C   FIELD 26w05 OFFSET_CH: Channel selection for the data offset X
0x40022164 C   FIELD 31w01 SSATE: Signed saturation enable
0x40022168 B  REGISTER OFR3 (rw): ADC offset number 3 register
0x40022168 C   FIELD 00w26 OFFSET: Data offset X for the channel programmed into bits OFFSET_CH
0x40022168 C   FIELD 26w05 OFFSET_CH: Channel selection for the data offset X
0x40022168 C   FIELD 31w01 SSATE: Signed saturation enable
0x4002216C B  REGISTER OFR4 (rw): ADC offset number 4 register
0x4002216C C   FIELD 00w26 OFFSET: Data offset X for the channel programmed into bits OFFSET_CH
0x4002216C C   FIELD 26w05 OFFSET_CH: Channel selection for the data offset X
0x4002216C C   FIELD 31w01 SSATE: Signed saturation enable
0x40022180 B  REGISTER JDR1 (ro): ADC group injected sequencer rank 1 register
0x40022180 C   FIELD 00w32 JDATA: Injected data
0x40022184 B  REGISTER JDR2 (ro): ADC group injected sequencer rank 2 register
0x40022184 C   FIELD 00w32 JDATA: Injected data
0x40022188 B  REGISTER JDR3 (ro): ADC group injected sequencer rank 3 register
0x40022188 C   FIELD 00w32 JDATA: Injected data
0x4002218C B  REGISTER JDR4 (ro): ADC group injected sequencer rank 4 register
0x4002218C C   FIELD 00w32 JDATA: Injected data
0x400221A0 B  REGISTER AWD2CR (rw): ADC analog watchdog 2 configuration register
0x400221A0 C   FIELD 00w01 AWD2CH0: ADC analog watchdog 2 monitored channel selection
0x400221A0 C   FIELD 01w01 AWD2CH1: ADC analog watchdog 2 monitored channel selection
0x400221A0 C   FIELD 02w01 AWD2CH2: ADC analog watchdog 2 monitored channel selection
0x400221A0 C   FIELD 03w01 AWD2CH3: ADC analog watchdog 2 monitored channel selection
0x400221A0 C   FIELD 04w01 AWD2CH4: ADC analog watchdog 2 monitored channel selection
0x400221A0 C   FIELD 05w01 AWD2CH5: ADC analog watchdog 2 monitored channel selection
0x400221A0 C   FIELD 06w01 AWD2CH6: ADC analog watchdog 2 monitored channel selection
0x400221A0 C   FIELD 07w01 AWD2CH7: ADC analog watchdog 2 monitored channel selection
0x400221A0 C   FIELD 08w01 AWD2CH8: ADC analog watchdog 2 monitored channel selection
0x400221A0 C   FIELD 09w01 AWD2CH9: ADC analog watchdog 2 monitored channel selection
0x400221A0 C   FIELD 10w01 AWD2CH10: ADC analog watchdog 2 monitored channel selection
0x400221A0 C   FIELD 11w01 AWD2CH11: ADC analog watchdog 2 monitored channel selection
0x400221A0 C   FIELD 12w01 AWD2CH12: ADC analog watchdog 2 monitored channel selection
0x400221A0 C   FIELD 13w01 AWD2CH13: ADC analog watchdog 2 monitored channel selection
0x400221A0 C   FIELD 14w01 AWD2CH14: ADC analog watchdog 2 monitored channel selection
0x400221A0 C   FIELD 15w01 AWD2CH15: ADC analog watchdog 2 monitored channel selection
0x400221A0 C   FIELD 16w01 AWD2CH16: ADC analog watchdog 2 monitored channel selection
0x400221A0 C   FIELD 17w01 AWD2CH17: ADC analog watchdog 2 monitored channel selection
0x400221A0 C   FIELD 18w01 AWD2CH18: ADC analog watchdog 2 monitored channel selection
0x400221A0 C   FIELD 19w01 AWD2CH19: ADC analog watchdog 2 monitored channel selection
0x400221A4 B  REGISTER AWD3CR (rw): ADC analog watchdog 3 configuration register
0x400221A4 C   FIELD 01w01 AWD3CH0: ADC analog watchdog 3 monitored channel selection
0x400221A4 C   FIELD 02w01 AWD3CH1: ADC analog watchdog 3 monitored channel selection
0x400221A4 C   FIELD 03w01 AWD3CH2: ADC analog watchdog 3 monitored channel selection
0x400221A4 C   FIELD 04w01 AWD3CH3: ADC analog watchdog 3 monitored channel selection
0x400221A4 C   FIELD 05w01 AWD3CH4: ADC analog watchdog 3 monitored channel selection
0x400221A4 C   FIELD 06w01 AWD3CH5: ADC analog watchdog 3 monitored channel selection
0x400221A4 C   FIELD 07w01 AWD3CH6: ADC analog watchdog 3 monitored channel selection
0x400221A4 C   FIELD 08w01 AWD3CH7: ADC analog watchdog 3 monitored channel selection
0x400221A4 C   FIELD 09w01 AWD3CH8: ADC analog watchdog 3 monitored channel selection
0x400221A4 C   FIELD 10w01 AWD3CH9: ADC analog watchdog 3 monitored channel selection
0x400221A4 C   FIELD 11w01 AWD3CH10: ADC analog watchdog 3 monitored channel selection
0x400221A4 C   FIELD 12w01 AWD3CH11: ADC analog watchdog 3 monitored channel selection
0x400221A4 C   FIELD 13w01 AWD3CH12: ADC analog watchdog 3 monitored channel selection
0x400221A4 C   FIELD 14w01 AWD3CH13: ADC analog watchdog 3 monitored channel selection
0x400221A4 C   FIELD 15w01 AWD3CH14: ADC analog watchdog 3 monitored channel selection
0x400221A4 C   FIELD 16w01 AWD3CH15: ADC analog watchdog 3 monitored channel selection
0x400221A4 C   FIELD 17w01 AWD3CH16: ADC analog watchdog 3 monitored channel selection
0x400221A4 C   FIELD 18w01 AWD3CH17: ADC analog watchdog 3 monitored channel selection
0x400221A4 C   FIELD 19w01 AWD3CH18: ADC analog watchdog 3 monitored channel selection
0x400221A4 C   FIELD 20w01 AWD3CH19: ADC analog watchdog 3 monitored channel selection
0x400221B0 B  REGISTER LTR2 (rw): ADC watchdog lower threshold register 2
0x400221B0 C   FIELD 00w26 LTR2: Analog watchdog 2 lower threshold
0x400221B4 B  REGISTER HTR2 (rw): ADC watchdog higher threshold register 2
0x400221B4 C   FIELD 00w26 HTR2: Analog watchdog 2 higher threshold
0x400221B8 B  REGISTER LTR3 (rw): ADC watchdog lower threshold register 3
0x400221B8 C   FIELD 00w26 LTR3: Analog watchdog 3 lower threshold
0x400221BC B  REGISTER HTR3 (rw): ADC watchdog higher threshold register 3
0x400221BC C   FIELD 00w26 HTR3: Analog watchdog 3 higher threshold
0x400221C0 B  REGISTER DIFSEL (rw): ADC channel differential or single-ended mode selection register
0x400221C0 C   FIELD 00w01 DIFSEL0: Differential mode for channel 0
0x400221C0 C   FIELD 01w01 DIFSEL1: Differential mode for channel 1
0x400221C0 C   FIELD 02w01 DIFSEL2: Differential mode for channel 2
0x400221C0 C   FIELD 03w01 DIFSEL3: Differential mode for channel 3
0x400221C0 C   FIELD 04w01 DIFSEL4: Differential mode for channel 4
0x400221C0 C   FIELD 05w01 DIFSEL5: Differential mode for channel 5
0x400221C0 C   FIELD 06w01 DIFSEL6: Differential mode for channel 6
0x400221C0 C   FIELD 07w01 DIFSEL7: Differential mode for channel 7
0x400221C0 C   FIELD 08w01 DIFSEL8: Differential mode for channel 8
0x400221C0 C   FIELD 09w01 DIFSEL9: Differential mode for channel 9
0x400221C0 C   FIELD 10w01 DIFSEL10: Differential mode for channel 10
0x400221C0 C   FIELD 11w01 DIFSEL11: Differential mode for channel 11
0x400221C0 C   FIELD 12w01 DIFSEL12: Differential mode for channel 12
0x400221C0 C   FIELD 13w01 DIFSEL13: Differential mode for channel 13
0x400221C0 C   FIELD 14w01 DIFSEL14: Differential mode for channel 14
0x400221C0 C   FIELD 15w01 DIFSEL15: Differential mode for channel 15
0x400221C0 C   FIELD 16w01 DIFSEL16: Differential mode for channel 16
0x400221C0 C   FIELD 17w01 DIFSEL17: Differential mode for channel 17
0x400221C0 C   FIELD 18w01 DIFSEL18: Differential mode for channel 18
0x400221C0 C   FIELD 19w01 DIFSEL19: Differential mode for channel 19
0x400221C4 B  REGISTER CALFACT (rw): ADC calibration factors register
0x400221C4 C   FIELD 00w11 CALFACT_S: ADC calibration factor in single-ended mode
0x400221C4 C   FIELD 16w11 CALFACT_D: ADC calibration factor in differential mode
0x400221C8 B  REGISTER CALFACT2 (rw): ADC Calibration Factor register 2
0x400221C8 C   FIELD 00w30 LINCALFACT: Linearity Calibration Factor
0x40022300 A PERIPHERAL ADC12_Common
0x40022300 B  REGISTER CSR (ro): ADC Common status register
0x40022300 C   FIELD 00w01 ADRDY_MST: Master ADC ready
0x40022300 C   FIELD 01w01 EOSMP_MST: End of Sampling phase flag of the master ADC
0x40022300 C   FIELD 02w01 EOC_MST: End of regular conversion of the master ADC
0x40022300 C   FIELD 03w01 EOS_MST: End of regular sequence flag of the master ADC
0x40022300 C   FIELD 04w01 OVR_MST: Overrun flag of the master ADC
0x40022300 C   FIELD 05w01 JEOC_MST: End of injected conversion flag of the master ADC
0x40022300 C   FIELD 06w01 JEOS_MST: End of injected sequence flag of the master ADC
0x40022300 C   FIELD 07w01 AWD1_MST: Analog watchdog 1 flag of the master ADC
0x40022300 C   FIELD 08w01 AWD2_MST: Analog watchdog 2 flag of the master ADC
0x40022300 C   FIELD 09w01 AWD3_MST: Analog watchdog 3 flag of the master ADC
0x40022300 C   FIELD 10w01 JQOVF_MST: Injected Context Queue Overflow flag of the master ADC
0x40022300 C   FIELD 16w01 ADRDY_SLV: Slave ADC ready
0x40022300 C   FIELD 17w01 EOSMP_SLV: End of Sampling phase flag of the slave ADC
0x40022300 C   FIELD 18w01 EOC_SLV: End of regular conversion of the slave ADC
0x40022300 C   FIELD 19w01 EOS_SLV: End of regular sequence flag of the slave ADC
0x40022300 C   FIELD 20w01 OVR_SLV: Overrun flag of the slave ADC
0x40022300 C   FIELD 21w01 JEOC_SLV: End of injected conversion flag of the slave ADC
0x40022300 C   FIELD 22w01 JEOS_SLV: End of injected sequence flag of the slave ADC
0x40022300 C   FIELD 23w01 AWD1_SLV: Analog watchdog 1 flag of the slave ADC
0x40022300 C   FIELD 24w01 AWD2_SLV: Analog watchdog 2 flag of the slave ADC
0x40022300 C   FIELD 25w01 AWD3_SLV: Analog watchdog 3 flag of the slave ADC
0x40022300 C   FIELD 26w01 JQOVF_SLV: Injected Context Queue Overflow flag of the slave ADC
0x40022308 B  REGISTER CCR (rw): ADC common control register
0x40022308 C   FIELD 00w05 DUAL: Dual ADC mode selection
0x40022308 C   FIELD 08w04 DELAY: Delay between 2 sampling phases
0x40022308 C   FIELD 14w02 DAMDF: Dual ADC Mode Data Format
0x40022308 C   FIELD 16w02 CKMODE: ADC clock mode
0x40022308 C   FIELD 18w04 PRESC: ADC prescaler
0x40022308 C   FIELD 22w01 VREFEN: VREFINT enable
0x40022308 C   FIELD 23w01 VSENSEEN: Temperature sensor enable
0x40022308 C   FIELD 24w01 VBATEN: VBAT enable
0x4002230C B  REGISTER CDR (ro): ADC common regular data register for dual and triple modes
0x4002230C C   FIELD 00w16 RDATA_MST: Regular data of the master ADC
0x4002230C C   FIELD 16w16 RDATA_SLV: Regular data of the slave ADC
0x40022310 B  REGISTER CDR2 (ro): ADC x common regular data register for 32-bit dual mode
0x40022310 C   FIELD 00w32 RDATA_ALT: Regular data of the master/slave alternated ADCs
0x40024400 A PERIPHERAL ART
0x40024400 B  REGISTER CTR (rw): control register
0x40024400 C   FIELD 00w01 EN: Cache enable
0x40024400 C   FIELD 08w12 PCACHEADDR: Cacheable page index
0x40028000 A PERIPHERAL Ethernet_MAC
0x40028000 B  REGISTER MACCR (rw): Operating mode configuration register
0x40028000 C   FIELD 00w01 RE: Receiver Enable
0x40028000 C   FIELD 01w01 TE: Transmitter Enable
0x40028000 C   FIELD 02w02 PRELEN: Preamble Length for Transmit Packets
0x40028000 C   FIELD 04w01 DC: Deferral Check
0x40028000 C   FIELD 05w02 BL: Back-Off Limit
0x40028000 C   FIELD 08w01 DR: Disable Retry
0x40028000 C   FIELD 09w01 DCRS: Disable Carrier Sense During Transmission
0x40028000 C   FIELD 10w01 DO: Disable Receive Own
0x40028000 C   FIELD 11w01 ECRSFD: Enable Carrier Sense Before Transmission in Full-Duplex Mode
0x40028000 C   FIELD 12w01 LM: Loopback Mode
0x40028000 C   FIELD 13w01 DM: Duplex Mode
0x40028000 C   FIELD 14w01 FES: MAC Speed
0x40028000 C   FIELD 16w01 JE: Jumbo Packet Enable
0x40028000 C   FIELD 17w01 JD: Jabber Disable
0x40028000 C   FIELD 19w01 WD: Watchdog Disable
0x40028000 C   FIELD 20w01 ACS: Automatic Pad or CRC Stripping
0x40028000 C   FIELD 21w01 CST: CRC stripping for Type packets
0x40028000 C   FIELD 22w01 S2KP: IEEE 802.3as Support for 2K Packets
0x40028000 C   FIELD 23w01 GPSLCE: Giant Packet Size Limit Control Enable
0x40028000 C   FIELD 24w03 IPG: Inter-Packet Gap
0x40028000 C   FIELD 27w01 IPC: Checksum Offload
0x40028000 C   FIELD 28w03 SARC: Source Address Insertion or Replacement Control
0x40028000 C   FIELD 31w01 ARPEN: ARP Offload Enable
0x40028004 B  REGISTER MACECR (rw): Extended operating mode configuration register
0x40028004 C   FIELD 00w14 GPSL: Giant Packet Size Limit
0x40028004 C   FIELD 16w01 DCRCC: Disable CRC Checking for Received Packets
0x40028004 C   FIELD 17w01 SPEN: Slow Protocol Detection Enable
0x40028004 C   FIELD 18w01 USP: Unicast Slow Protocol Packet Detect
0x40028004 C   FIELD 24w01 EIPGEN: Extended Inter-Packet Gap Enable
0x40028004 C   FIELD 25w05 EIPG: Extended Inter-Packet Gap
0x40028008 B  REGISTER MACPFR (rw): Packet filtering control register
0x40028008 C   FIELD 00w01 PR: Promiscuous Mode
0x40028008 C   FIELD 01w01 HUC: Hash Unicast
0x40028008 C   FIELD 02w01 HMC: Hash Multicast
0x40028008 C   FIELD 03w01 DAIF: DA Inverse Filtering
0x40028008 C   FIELD 04w01 PM: Pass All Multicast
0x40028008 C   FIELD 05w01 DBF: Disable Broadcast Packets
0x40028008 C   FIELD 06w02 PCF: Pass Control Packets
0x40028008 C   FIELD 08w01 SAIF: SA Inverse Filtering
0x40028008 C   FIELD 09w01 SAF: Source Address Filter Enable
0x40028008 C   FIELD 10w01 HPF: Hash or Perfect Filter
0x40028008 C   FIELD 16w01 VTFE: VLAN Tag Filter Enable
0x40028008 C   FIELD 20w01 IPFE: Layer 3 and Layer 4 Filter Enable
0x40028008 C   FIELD 21w01 DNTU: Drop Non-TCP/UDP over IP Packets
0x40028008 C   FIELD 31w01 RA: Receive All
0x4002800C B  REGISTER MACWTR (rw): Watchdog timeout register
0x4002800C C   FIELD 00w04 WTO: Watchdog Timeout
0x4002800C C   FIELD 08w01 PWE: Programmable Watchdog Enable
0x40028010 B  REGISTER MACHT0R (rw): Hash Table 0 register
0x40028010 C   FIELD 00w32 HT31T0: MAC Hash Table First 32 Bits
0x40028014 B  REGISTER MACHT1R (rw): Hash Table 1 register
0x40028014 C   FIELD 00w32 HT63T32: MAC Hash Table Second 32 Bits
0x40028050 B  REGISTER MACVTR (rw): VLAN tag register
0x40028050 C   FIELD 00w16 VL: VLAN Tag Identifier for Receive Packets
0x40028050 C   FIELD 16w01 ETV: Enable 12-Bit VLAN Tag Comparison
0x40028050 C   FIELD 17w01 VTIM: VLAN Tag Inverse Match Enable
0x40028050 C   FIELD 18w01 ESVL: Enable S-VLAN
0x40028050 C   FIELD 19w01 ERSVLM: Enable Receive S-VLAN Match
0x40028050 C   FIELD 20w01 DOVLTC: Disable VLAN Type Check
0x40028050 C   FIELD 21w02 EVLS: Enable VLAN Tag Stripping on Receive
0x40028050 C   FIELD 24w01 EVLRXS: Enable VLAN Tag in Rx status
0x40028050 C   FIELD 25w01 VTHM: VLAN Tag Hash Table Match Enable
0x40028050 C   FIELD 26w01 EDVLP: Enable Double VLAN Processing
0x40028050 C   FIELD 27w01 ERIVLT: Enable Inner VLAN Tag
0x40028050 C   FIELD 28w02 EIVLS: Enable Inner VLAN Tag Stripping on Receive
0x40028050 C   FIELD 31w01 EIVLRXS: Enable Inner VLAN Tag in Rx Status
0x40028058 B  REGISTER MACVHTR (rw): VLAN Hash table register
0x40028058 C   FIELD 00w16 VLHT: VLAN Hash Table
0x40028060 B  REGISTER MACVIR (rw): VLAN inclusion register
0x40028060 C   FIELD 00w16 VLT: VLAN Tag for Transmit Packets
0x40028060 C   FIELD 16w02 VLC: VLAN Tag Control in Transmit Packets
0x40028060 C   FIELD 18w01 VLP: VLAN Priority Control
0x40028060 C   FIELD 19w01 CSVL: C-VLAN or S-VLAN
0x40028060 C   FIELD 20w01 VLTI: VLAN Tag Input
0x40028064 B  REGISTER MACIVIR (rw): Inner VLAN inclusion register
0x40028064 C   FIELD 00w16 VLT: VLAN Tag for Transmit Packets
0x40028064 C   FIELD 16w02 VLC: VLAN Tag Control in Transmit Packets
0x40028064 C   FIELD 18w01 VLP: VLAN Priority Control
0x40028064 C   FIELD 19w01 CSVL: C-VLAN or S-VLAN
0x40028064 C   FIELD 20w01 VLTI: VLAN Tag Input
0x40028070 B  REGISTER MACQTxFCR (rw): Tx Queue flow control register
0x40028070 C   FIELD 00w01 FCB_BPA: Flow Control Busy or Backpressure Activate
0x40028070 C   FIELD 01w01 TFE: Transmit Flow Control Enable
0x40028070 C   FIELD 04w03 PLT: Pause Low Threshold
0x40028070 C   FIELD 07w01 DZPQ: Disable Zero-Quanta Pause
0x40028070 C   FIELD 16w16 PT: Pause Time
0x40028090 B  REGISTER MACRxFCR (rw): Rx flow control register
0x40028090 C   FIELD 00w01 RFE: Receive Flow Control Enable
0x40028090 C   FIELD 01w01 UP: Unicast Pause Packet Detect
0x400280B0 B  REGISTER MACISR (ro): Interrupt status register
0x400280B0 C   FIELD 03w01 PHYIS: PHY Interrupt
0x400280B0 C   FIELD 04w01 PMTIS: PMT Interrupt Status
0x400280B0 C   FIELD 05w01 LPIIS: LPI Interrupt Status
0x400280B0 C   FIELD 08w01 MMCIS: MMC Interrupt Status
0x400280B0 C   FIELD 09w01 MMCRXIS: MMC Receive Interrupt Status
0x400280B0 C   FIELD 10w01 MMCTXIS: MMC Transmit Interrupt Status
0x400280B0 C   FIELD 12w01 TSIS: Timestamp Interrupt Status
0x400280B0 C   FIELD 13w01 TXSTSIS: Transmit Status Interrupt
0x400280B0 C   FIELD 14w01 RXSTSIS: Receive Status Interrupt
0x400280B4 B  REGISTER MACIER (rw): Interrupt enable register
0x400280B4 C   FIELD 03w01 PHYIE: PHY Interrupt Enable
0x400280B4 C   FIELD 04w01 PMTIE: PMT Interrupt Enable
0x400280B4 C   FIELD 05w01 LPIIE: LPI Interrupt Enable
0x400280B4 C   FIELD 12w01 TSIE: Timestamp Interrupt Enable
0x400280B4 C   FIELD 13w01 TXSTSIE: Transmit Status Interrupt Enable
0x400280B4 C   FIELD 14w01 RXSTSIE: Receive Status Interrupt Enable
0x400280B8 B  REGISTER MACRxTxSR (ro): Rx Tx status register
0x400280B8 C   FIELD 00w01 TJT: Transmit Jabber Timeout
0x400280B8 C   FIELD 01w01 NCARR: No Carrier
0x400280B8 C   FIELD 02w01 LCARR: Loss of Carrier
0x400280B8 C   FIELD 03w01 EXDEF: Excessive Deferral
0x400280B8 C   FIELD 04w01 LCOL: Late Collision
0x400280B8 C   FIELD 05w01 EXCOL: Excessive Collisions
0x400280B8 C   FIELD 08w01 RWT: Receive Watchdog Timeout
0x400280C0 B  REGISTER MACPCSR: PMT control status register
0x400280C0 C   FIELD 00w01 PWRDWN (rw): Power Down
0x400280C0 C   FIELD 01w01 MGKPKTEN (rw): Magic Packet Enable
0x400280C0 C   FIELD 02w01 RWKPKTEN (rw): Remote wakeup Packet Enable
0x400280C0 C   FIELD 05w01 MGKPRCVD (ro): Magic Packet Received
0x400280C0 C   FIELD 06w01 RWKPRCVD (ro): Remote wakeup Packet Received
0x400280C0 C   FIELD 09w01 GLBLUCAST (rw): Global Unicast
0x400280C0 C   FIELD 10w01 RWKPFE (rw): Remote wakeup Packet Forwarding Enable
0x400280C0 C   FIELD 24w05 RWKPTR (rw): Remote wakeup FIFO Pointer
0x400280C0 C   FIELD 31w01 RWKFILTRST (rw): Remote wakeup Packet Filter Register Pointer Reset
0x400280C4 B  REGISTER MACRWKPFR (rw): Remove wakeup packet filter register
0x400280C4 C   FIELD 00w32 WKUPFRMFTR: WKUPFRMFTR
0x400280D0 B  REGISTER MACLCSR: LPI control status register
0x400280D0 C   FIELD 00w01 TLPIEN (ro): Transmit LPI Entry
0x400280D0 C   FIELD 01w01 TLPIEX (ro): Transmit LPI Exit
0x400280D0 C   FIELD 02w01 RLPIEN (ro): Receive LPI Entry
0x400280D0 C   FIELD 03w01 RLPIEX (ro): Receive LPI Exit
0x400280D0 C   FIELD 08w01 TLPIST (ro): Transmit LPI State
0x400280D0 C   FIELD 09w01 RLPIST (ro): Receive LPI State
0x400280D0 C   FIELD 16w01 LPIEN (rw): LPI Enable
0x400280D0 C   FIELD 17w01 PLS (rw): PHY Link Status
0x400280D0 C   FIELD 18w01 PLSEN (rw): PHY Link Status Enable
0x400280D0 C   FIELD 19w01 LPITXA (rw): LPI Tx Automate
0x400280D0 C   FIELD 20w01 LPITE (rw): LPI Timer Enable
0x400280D0 C   FIELD 21w01 LPITCSE (rw): LPITCSE
0x400280D4 B  REGISTER MACLTCR (rw): LPI timers control register
0x400280D4 C   FIELD 00w16 TWT: LPI TW Timer
0x400280D4 C   FIELD 16w10 LST: LPI LS Timer
0x400280D8 B  REGISTER MACLETR (rw): LPI entry timer register
0x400280D8 C   FIELD 03w17 LPIET: LPI Entry Timer
0x400280DC B  REGISTER MAC1USTCR (rw): 1-microsecond-tick counter register
0x400280DC C   FIELD 00w12 TIC_1US_CNTR: 1 µs tick Counter
0x40028110 B  REGISTER MACVR (ro): Version register
0x40028110 C   FIELD 00w08 SNPSVER: IP version
0x40028110 C   FIELD 08w08 USERVER: ST-defined version
0x40028114 B  REGISTER MACDR (ro): Debug register
0x40028114 C   FIELD 00w01 RPESTS: MAC MII Receive Protocol Engine Status
0x40028114 C   FIELD 01w02 RFCFCSTS: MAC Receive Packet Controller FIFO Status
0x40028114 C   FIELD 16w01 TPESTS: MAC MII Transmit Protocol Engine Status
0x40028114 C   FIELD 17w02 TFCSTS: MAC Transmit Packet Controller Status
0x40028120 B  REGISTER MACHWF1R (ro): HW feature 1 register
0x40028120 C   FIELD 00w05 RXFIFOSIZE: MTL Receive FIFO Size
0x40028120 C   FIELD 06w05 TXFIFOSIZE: MTL Transmit FIFO Size
0x40028120 C   FIELD 11w01 OSTEN: One-Step Timestamping Enable
0x40028120 C   FIELD 12w01 PTOEN: PTP Offload Enable
0x40028120 C   FIELD 13w01 ADVTHWORD: IEEE 1588 High Word Register Enable
0x40028120 C   FIELD 16w01 DCBEN: DCB Feature Enable
0x40028120 C   FIELD 17w01 SPHEN: Split Header Feature Enable
0x40028120 C   FIELD 18w01 TSOEN: TCP Segmentation Offload Enable
0x40028120 C   FIELD 19w01 DBGMEMA: DMA Debug Registers Enable
0x40028120 C   FIELD 20w01 AVSEL: AV Feature Enable
0x40028120 C   FIELD 24w02 HASHTBLSZ: Hash Table Size
0x40028120 C   FIELD 27w04 L3L4FNUM: Total number of L3 or L4 Filters
0x40028124 B  REGISTER MACHWF2R (ro): HW feature 2 register
0x40028124 C   FIELD 00w04 RXQCNT: Number of MTL Receive Queues
0x40028124 C   FIELD 06w04 TXQCNT: Number of MTL Transmit Queues
0x40028124 C   FIELD 12w04 RXCHCNT: Number of DMA Receive Channels
0x40028124 C   FIELD 18w04 TXCHCNT: Number of DMA Transmit Channels
0x40028124 C   FIELD 24w03 PPSOUTNUM: Number of PPS Outputs
0x40028124 C   FIELD 28w03 AUXSNAPNUM: Number of Auxiliary Snapshot Inputs
0x40028200 B  REGISTER MACMDIOAR (rw): MDIO address register
0x40028200 C   FIELD 00w01 MB: MII Busy
0x40028200 C   FIELD 01w01 C45E: Clause 45 PHY Enable
0x40028200 C   FIELD 02w02 GOC: MII Operation Command
0x40028200 C   FIELD 04w01 SKAP: Skip Address Packet
0x40028200 C   FIELD 08w04 CR: CSR Clock Range
0x40028200 C   FIELD 12w03 NTC: Number of Training Clocks
0x40028200 C   FIELD 16w05 RDA: Register/Device Address
0x40028200 C   FIELD 21w05 PA: Physical Layer Address
0x40028200 C   FIELD 26w01 BTB: Back to Back transactions
0x40028200 C   FIELD 27w01 PSE: Preamble Suppression Enable
0x40028204 B  REGISTER MACMDIODR (rw): MDIO data register
0x40028204 C   FIELD 00w16 MD: MII Data
0x40028204 C   FIELD 16w16 RA: Register Address
0x40028300 B  REGISTER MACA0HR: Address 0 high register
0x40028300 C   FIELD 00w16 ADDRHI (rw): MAC Address0[47:32]
0x40028300 C   FIELD 31w01 AE (ro): Address Enable
0x40028304 B  REGISTER MACA0LR (rw): Address 0 low register
0x40028304 C   FIELD 00w32 ADDRLO: MAC Address 0 [31:0]
0x40028308 B  REGISTER MACA1HR (rw): Address 1 high register
0x40028308 C   FIELD 00w16 ADDRHI: MAC Address1 [47:32]
0x40028308 C   FIELD 24w06 MBC: Mask Byte Control
0x40028308 C   FIELD 30w01 SA: Source Address
0x40028308 C   FIELD 31w01 AE: Address Enable
0x4002830C B  REGISTER MACA1LR (rw): Address 1 low register
0x4002830C C   FIELD 00w32 ADDRLO: MAC Address 1 [31:0]
0x40028310 B  REGISTER MACA2HR (rw): Address 2 high register
0x40028310 C   FIELD 00w16 ADDRHI: MAC Address2 [47:32]
0x40028310 C   FIELD 24w06 MBC: Mask Byte Control
0x40028310 C   FIELD 30w01 SA: Source Address
0x40028310 C   FIELD 31w01 AE: Address Enable
0x40028314 B  REGISTER MACA2LR (rw): Address 2 low register
0x40028314 C   FIELD 00w32 ADDRLO: MAC Address 2 [31:0]
0x40028318 B  REGISTER MACA3HR (rw): Address 3 high register
0x40028318 C   FIELD 00w16 ADDRHI: MAC Address3 [47:32]
0x40028318 C   FIELD 24w06 MBC: Mask Byte Control
0x40028318 C   FIELD 30w01 SA: Source Address
0x40028318 C   FIELD 31w01 AE: Address Enable
0x4002831C B  REGISTER MACA3LR (rw): Address 3 low register
0x4002831C C   FIELD 00w32 ADDRLO: MAC Address 3 [31:0]
0x40028700 B  REGISTER MMC_CONTROL (rw): MMC control register
0x40028700 C   FIELD 00w01 CNTRST: Counters Reset
0x40028700 C   FIELD 01w01 CNTSTOPRO: Counter Stop Rollover
0x40028700 C   FIELD 02w01 RSTONRD: Reset on Read
0x40028700 C   FIELD 03w01 CNTFREEZ: MMC Counter Freeze
0x40028700 C   FIELD 04w01 CNTPRST: Counters Preset
0x40028700 C   FIELD 05w01 CNTPRSTLVL: Full-Half Preset
0x40028700 C   FIELD 08w01 UCDBC: Update MMC Counters for Dropped Broadcast Packets
0x40028704 B  REGISTER MMC_RX_INTERRUPT (ro): MMC Rx interrupt register
0x40028704 C   FIELD 05w01 RXCRCERPIS: MMC Receive CRC Error Packet Counter Interrupt Status
0x40028704 C   FIELD 06w01 RXALGNERPIS: MMC Receive Alignment Error Packet Counter Interrupt Status
0x40028704 C   FIELD 17w01 RXUCGPIS: MMC Receive Unicast Good Packet Counter Interrupt Status
0x40028704 C   FIELD 26w01 RXLPIUSCIS: MMC Receive LPI microsecond counter interrupt status
0x40028704 C   FIELD 27w01 RXLPITRCIS: MMC Receive LPI transition counter interrupt status
0x40028708 B  REGISTER MMC_TX_INTERRUPT (ro): MMC Tx interrupt register
0x40028708 C   FIELD 14w01 TXSCOLGPIS: MMC Transmit Single Collision Good Packet Counter Interrupt Status
0x40028708 C   FIELD 15w01 TXMCOLGPIS: MMC Transmit Multiple Collision Good Packet Counter Interrupt Status
0x40028708 C   FIELD 21w01 TXGPKTIS: MMC Transmit Good Packet Counter Interrupt Status
0x40028708 C   FIELD 26w01 TXLPIUSCIS: MMC Transmit LPI microsecond counter interrupt status
0x40028708 C   FIELD 27w01 TXLPITRCIS: MMC Transmit LPI transition counter interrupt status
0x4002870C B  REGISTER MMC_RX_INTERRUPT_MASK: MMC Rx interrupt mask register
0x4002870C C   FIELD 05w01 RXCRCERPIM (rw): MMC Receive CRC Error Packet Counter Interrupt Mask
0x4002870C C   FIELD 06w01 RXALGNERPIM (rw): MMC Receive Alignment Error Packet Counter Interrupt Mask
0x4002870C C   FIELD 17w01 RXUCGPIM (rw): MMC Receive Unicast Good Packet Counter Interrupt Mask
0x4002870C C   FIELD 26w01 RXLPIUSCIM (rw): MMC Receive LPI microsecond counter interrupt Mask
0x4002870C C   FIELD 27w01 RXLPITRCIM (rw): MMC Receive LPI transition counter interrupt Mask
0x40028710 B  REGISTER MMC_TX_INTERRUPT_MASK: MMC Tx interrupt mask register
0x40028710 C   FIELD 14w01 TXSCOLGPIM (rw): MMC Transmit Single Collision Good Packet Counter Interrupt Mask
0x40028710 C   FIELD 15w01 TXMCOLGPIM (rw): MMC Transmit Multiple Collision Good Packet Counter Interrupt Mask
0x40028710 C   FIELD 21w01 TXGPKTIM (rw): MMC Transmit Good Packet Counter Interrupt Mask
0x40028710 C   FIELD 26w01 TXLPIUSCIM (rw): MMC Transmit LPI microsecond counter interrupt Mask
0x40028710 C   FIELD 27w01 TXLPITRCIM (rw): MMC Transmit LPI transition counter interrupt Mask
0x4002874C B  REGISTER TX_SINGLE_COLLISION_GOOD_PACKETS (ro): Tx single collision good packets register
0x4002874C C   FIELD 00w32 TXSNGLCOLG: Tx Single Collision Good Packets
0x40028750 B  REGISTER TX_MULTIPLE_COLLISION_GOOD_PACKETS (ro): Tx multiple collision good packets register
0x40028750 C   FIELD 00w32 TXMULTCOLG: Tx Multiple Collision Good Packets
0x40028768 B  REGISTER TX_PACKET_COUNT_GOOD (ro): Tx packet count good register
0x40028768 C   FIELD 00w32 TXPKTG: Tx Packet Count Good
0x40028794 B  REGISTER RX_CRC_ERROR_PACKETS (ro): Rx CRC error packets register
0x40028794 C   FIELD 00w32 RXCRCERR: Rx CRC Error Packets
0x40028798 B  REGISTER RX_ALIGNMENT_ERROR_PACKETS (ro): Rx alignment error packets register
0x40028798 C   FIELD 00w32 RXALGNERR: Rx Alignment Error Packets
0x400287C4 B  REGISTER RX_UNICAST_PACKETS_GOOD (ro): Rx unicast packets good register
0x400287C4 C   FIELD 00w32 RXUCASTG: Rx Unicast Packets Good
0x400287EC B  REGISTER TX_LPI_USEC_CNTR (ro): Tx LPI microsecond timer register
0x400287EC C   FIELD 00w32 TXLPIUSC: Tx LPI Microseconds Counter
0x400287F0 B  REGISTER TX_LPI_TRAN_CNTR (ro): Tx LPI transition counter register
0x400287F0 C   FIELD 00w32 TXLPITRC: Tx LPI Transition counter
0x400287F4 B  REGISTER RX_LPI_USEC_CNTR (ro): Rx LPI microsecond counter register
0x400287F4 C   FIELD 00w32 RXLPIUSC: Rx LPI Microseconds Counter
0x400287F8 B  REGISTER RX_LPI_TRAN_CNTR (ro): Rx LPI transition counter register
0x400287F8 C   FIELD 00w32 RXLPITRC: Rx LPI Transition counter
0x40028900 B  REGISTER MACL3L4C0R (rw): L3 and L4 control 0 register
0x40028900 C   FIELD 00w01 L3PEN0: Layer 3 Protocol Enable
0x40028900 C   FIELD 02w01 L3SAM0: Layer 3 IP SA Match Enable
0x40028900 C   FIELD 03w01 L3SAIM0: Layer 3 IP SA Inverse Match Enable
0x40028900 C   FIELD 04w01 L3DAM0: Layer 3 IP DA Match Enable
0x40028900 C   FIELD 05w01 L3DAIM0: Layer 3 IP DA Inverse Match Enable
0x40028900 C   FIELD 06w05 L3HSBM0: Layer 3 IP SA Higher Bits Match
0x40028900 C   FIELD 11w05 L3HDBM0: Layer 3 IP DA Higher Bits Match
0x40028900 C   FIELD 16w01 L4PEN0: Layer 4 Protocol Enable
0x40028900 C   FIELD 18w01 L4SPM0: Layer 4 Source Port Match Enable
0x40028900 C   FIELD 19w01 L4SPIM0: Layer 4 Source Port Inverse Match Enable
0x40028900 C   FIELD 20w01 L4DPM0: Layer 4 Destination Port Match Enable
0x40028900 C   FIELD 21w01 L4DPIM0: Layer 4 Destination Port Inverse Match Enable
0x40028904 B  REGISTER MACL4A0R (rw): Layer4 address filter 0 register
0x40028904 C   FIELD 00w16 L4SP0: Layer 4 Source Port Number Field
0x40028904 C   FIELD 16w16 L4DP0: Layer 4 Destination Port Number Field
0x40028910 B  REGISTER MACL3A00R (rw): MACL3A00R
0x40028910 C   FIELD 00w32 L3A00: Layer 3 Address 0 Field
0x40028914 B  REGISTER MACL3A10R (rw): Layer3 address 1 filter 0 register
0x40028914 C   FIELD 00w32 L3A10: Layer 3 Address 1 Field
0x40028918 B  REGISTER MACL3A20 (rw): Layer3 Address 2 filter 0 register
0x40028918 C   FIELD 00w32 L3A20: Layer 3 Address 2 Field
0x4002891C B  REGISTER MACL3A30 (rw): Layer3 Address 3 filter 0 register
0x4002891C C   FIELD 00w32 L3A30: Layer 3 Address 3 Field
0x40028930 B  REGISTER MACL3L4C1R (rw): L3 and L4 control 1 register
0x40028930 C   FIELD 00w01 L3PEN1: Layer 3 Protocol Enable
0x40028930 C   FIELD 02w01 L3SAM1: Layer 3 IP SA Match Enable
0x40028930 C   FIELD 03w01 L3SAIM1: Layer 3 IP SA Inverse Match Enable
0x40028930 C   FIELD 04w01 L3DAM1: Layer 3 IP DA Match Enable
0x40028930 C   FIELD 05w01 L3DAIM1: Layer 3 IP DA Inverse Match Enable
0x40028930 C   FIELD 06w05 L3HSBM1: Layer 3 IP SA Higher Bits Match
0x40028930 C   FIELD 11w05 L3HDBM1: Layer 3 IP DA Higher Bits Match
0x40028930 C   FIELD 16w01 L4PEN1: Layer 4 Protocol Enable
0x40028930 C   FIELD 18w01 L4SPM1: Layer 4 Source Port Match Enable
0x40028930 C   FIELD 19w01 L4SPIM1: Layer 4 Source Port Inverse Match Enable
0x40028930 C   FIELD 20w01 L4DPM1: Layer 4 Destination Port Match Enable
0x40028930 C   FIELD 21w01 L4DPIM1: Layer 4 Destination Port Inverse Match Enable
0x40028934 B  REGISTER MACL4A1R (rw): Layer 4 address filter 1 register
0x40028934 C   FIELD 00w16 L4SP1: Layer 4 Source Port Number Field
0x40028934 C   FIELD 16w16 L4DP1: Layer 4 Destination Port Number Field
0x40028940 B  REGISTER MACL3A01R (rw): Layer3 address 0 filter 1 Register
0x40028940 C   FIELD 00w32 L3A01: Layer 3 Address 0 Field
0x40028944 B  REGISTER MACL3A11R (rw): Layer3 address 1 filter 1 register
0x40028944 C   FIELD 00w32 L3A11: Layer 3 Address 1 Field
0x40028948 B  REGISTER MACL3A21R (rw): Layer3 address 2 filter 1 Register
0x40028948 C   FIELD 00w32 L3A21: Layer 3 Address 2 Field
0x4002894C B  REGISTER MACL3A31R (rw): Layer3 address 3 filter 1 register
0x4002894C C   FIELD 00w32 L3A31: Layer 3 Address 3 Field
0x40028AE0 B  REGISTER MACARPAR (rw): ARP address register
0x40028AE0 C   FIELD 00w32 ARPPA: ARP Protocol Address
0x40028B00 B  REGISTER MACTSCR: Timestamp control Register
0x40028B00 C   FIELD 00w01 TSENA (rw): Enable Timestamp
0x40028B00 C   FIELD 01w01 TSCFUPDT (rw): Fine or Coarse Timestamp Update
0x40028B00 C   FIELD 02w01 TSINIT (rw): Initialize Timestamp
0x40028B00 C   FIELD 03w01 TSUPDT (rw): Update Timestamp
0x40028B00 C   FIELD 05w01 TSADDREG (rw): Update Addend Register
0x40028B00 C   FIELD 08w01 TSENALL (rw): Enable Timestamp for All Packets
0x40028B00 C   FIELD 09w01 TSCTRLSSR (rw): Timestamp Digital or Binary Rollover Control
0x40028B00 C   FIELD 10w01 TSVER2ENA (rw): Enable PTP Packet Processing for Version 2 Format
0x40028B00 C   FIELD 11w01 TSIPENA (rw): Enable Processing of PTP over Ethernet Packets
0x40028B00 C   FIELD 12w01 TSIPV6ENA (rw): Enable Processing of PTP Packets Sent over IPv6-UDP
0x40028B00 C   FIELD 13w01 TSIPV4ENA (rw): Enable Processing of PTP Packets Sent over IPv4-UDP
0x40028B00 C   FIELD 14w01 TSEVNTENA (rw): Enable Timestamp Snapshot for Event Messages
0x40028B00 C   FIELD 15w01 TSMSTRENA (rw): Enable Snapshot for Messages Relevant to Master
0x40028B00 C   FIELD 16w02 SNAPTYPSEL (rw): Select PTP packets for Taking Snapshots
0x40028B00 C   FIELD 18w01 TSENMACADDR (rw): Enable MAC Address for PTP Packet Filtering
0x40028B00 C   FIELD 19w01 CSC (ro): Enable checksum correction during OST for PTP over UDP/IPv4 packets
0x40028B00 C   FIELD 24w01 TXTSSTSM (rw): Transmit Timestamp Status Mode
0x40028B04 B  REGISTER MACSSIR (rw): Sub-second increment register
0x40028B04 C   FIELD 08w08 SNSINC: Sub-nanosecond Increment Value
0x40028B04 C   FIELD 16w08 SSINC: Sub-second Increment Value
0x40028B08 B  REGISTER MACSTSR (ro): System time seconds register
0x40028B08 C   FIELD 00w32 TSS: Timestamp Second
0x40028B0C B  REGISTER MACSTNR (ro): System time nanoseconds register
0x40028B0C C   FIELD 00w31 TSSS: Timestamp Sub-seconds
0x40028B10 B  REGISTER MACSTSUR (rw): System time seconds update register
0x40028B10 C   FIELD 00w32 TSS: Timestamp Seconds
0x40028B14 B  REGISTER MACSTNUR (rw): System time nanoseconds update register
0x40028B14 C   FIELD 00w31 TSSS: Timestamp Sub-seconds
0x40028B14 C   FIELD 31w01 ADDSUB: Add or Subtract Time
0x40028B18 B  REGISTER MACTSAR (rw): Timestamp addend register
0x40028B18 C   FIELD 00w32 TSAR: Timestamp Addend Register
0x40028B20 B  REGISTER MACTSSR (ro): Timestamp status register
0x40028B20 C   FIELD 00w01 TSSOVF: Timestamp Seconds Overflow
0x40028B20 C   FIELD 01w01 TSTARGT0: Timestamp Target Time Reached
0x40028B20 C   FIELD 02w01 AUXTSTRIG: Auxiliary Timestamp Trigger Snapshot
0x40028B20 C   FIELD 03w01 TSTRGTERR0: Timestamp Target Time Error
0x40028B20 C   FIELD 15w01 TXTSSIS: Tx Timestamp Status Interrupt Status
0x40028B20 C   FIELD 16w04 ATSSTN: Auxiliary Timestamp Snapshot Trigger Identifier
0x40028B20 C   FIELD 24w01 ATSSTM: Auxiliary Timestamp Snapshot Trigger Missed
0x40028B20 C   FIELD 25w05 ATSNS: Number of Auxiliary Timestamp Snapshots
0x40028B30 B  REGISTER MACTxTSSNR (ro): Tx timestamp status nanoseconds register
0x40028B30 C   FIELD 00w31 TXTSSLO: Transmit Timestamp Status Low
0x40028B30 C   FIELD 31w01 TXTSSMIS: Transmit Timestamp Status Missed
0x40028B34 B  REGISTER MACTxTSSSR (ro): Tx timestamp status seconds register
0x40028B34 C   FIELD 00w32 TXTSSHI: Transmit Timestamp Status High
0x40028B40 B  REGISTER MACACR (rw): Auxiliary control register
0x40028B40 C   FIELD 00w01 ATSFC: Auxiliary Snapshot FIFO Clear
0x40028B40 C   FIELD 04w01 ATSEN0: Auxiliary Snapshot 0 Enable
0x40028B40 C   FIELD 05w01 ATSEN1: Auxiliary Snapshot 1 Enable
0x40028B40 C   FIELD 06w01 ATSEN2: Auxiliary Snapshot 2 Enable
0x40028B40 C   FIELD 07w01 ATSEN3: Auxiliary Snapshot 3 Enable
0x40028B48 B  REGISTER MACATSNR (ro): Auxiliary timestamp nanoseconds register
0x40028B48 C   FIELD 00w31 AUXTSLO: Auxiliary Timestamp
0x40028B4C B  REGISTER MACATSSR (ro): Auxiliary timestamp seconds register
0x40028B4C C   FIELD 00w32 AUXTSHI: Auxiliary Timestamp
0x40028B50 B  REGISTER MACTSIACR (rw): Timestamp Ingress asymmetric correction register
0x40028B50 C   FIELD 00w32 OSTIAC: One-Step Timestamp Ingress Asymmetry Correction
0x40028B54 B  REGISTER MACTSEACR (rw): Timestamp Egress asymmetric correction register
0x40028B54 C   FIELD 00w32 OSTEAC: One-Step Timestamp Egress Asymmetry Correction
0x40028B58 B  REGISTER MACTSICNR (rw): Timestamp Ingress correction nanosecond register
0x40028B58 C   FIELD 00w32 TSIC: Timestamp Ingress Correction
0x40028B5C B  REGISTER MACTSECNR (rw): Timestamp Egress correction nanosecond register
0x40028B5C C   FIELD 00w32 TSEC: Timestamp Egress Correction
0x40028B70 B  REGISTER MACPPSCR (rw): PPS control register
0x40028B70 C   FIELD 00w04 PPSCTRL: Flexible PPS Output (ptp_pps_o[0]) Control or PPSCTRL PPS Output Frequency Control if PPSEN0 is cleared
0x40028B70 C   FIELD 04w01 PPSEN0: Flexible PPS Output Mode Enable
0x40028B70 C   FIELD 05w02 TRGTMODSEL0: Target Time Register Mode for PPS Output
0x40028B80 B  REGISTER MACPPSTTSR (rw): PPS target time seconds register
0x40028B80 C   FIELD 00w31 TSTRH0: PPS Target Time Seconds Register
0x40028B84 B  REGISTER MACPPSTTNR (rw): PPS target time nanoseconds register
0x40028B84 C   FIELD 00w31 TTSL0: Target Time Low for PPS Register
0x40028B84 C   FIELD 31w01 TRGTBUSY0: PPS Target Time Register Busy
0x40028B88 B  REGISTER MACPPSIR (rw): PPS interval register
0x40028B88 C   FIELD 00w32 PPSINT0: PPS Output Signal Interval
0x40028B8C B  REGISTER MACPPSWR (rw): PPS width register
0x40028B8C C   FIELD 00w32 PPSWIDTH0: PPS Output Signal Width
0x40028BC0 B  REGISTER MACPOCR (rw): PTP Offload control register
0x40028BC0 C   FIELD 00w01 PTOEN: PTP Offload Enable
0x40028BC0 C   FIELD 01w01 ASYNCEN: Automatic PTP SYNC message Enable
0x40028BC0 C   FIELD 02w01 APDREQEN: Automatic PTP Pdelay_Req message Enable
0x40028BC0 C   FIELD 04w01 ASYNCTRIG: Automatic PTP SYNC message Trigger
0x40028BC0 C   FIELD 05w01 APDREQTRIG: Automatic PTP Pdelay_Req message Trigger
0x40028BC0 C   FIELD 06w01 DRRDIS: Disable PTO Delay Request/Response response generation
0x40028BC0 C   FIELD 08w08 DN: Domain Number
0x40028BC4 B  REGISTER MACSPI0R (rw): PTP Source Port Identity 0 Register
0x40028BC4 C   FIELD 00w32 SPI0: Source Port Identity 0
0x40028BC8 B  REGISTER MACSPI1R (rw): PTP Source port identity 1 register
0x40028BC8 C   FIELD 00w32 SPI1: Source Port Identity 1
0x40028BCC B  REGISTER MACSPI2R (rw): PTP Source port identity 2 register
0x40028BCC C   FIELD 00w16 SPI2: Source Port Identity 2
0x40028BD0 B  REGISTER MACLMIR (rw): Log message interval register
0x40028BD0 C   FIELD 00w08 LSI: Log Sync Interval
0x40028BD0 C   FIELD 08w03 DRSYNCR: Delay_Req to SYNC Ratio
0x40028BD0 C   FIELD 24w08 LMPDRI: Log Min Pdelay_Req Interval
0x40028C00 A PERIPHERAL Ethernet_MTL
0x40028C00 B  REGISTER MTLOMR: Operating mode Register
0x40028C00 C   FIELD 01w01 DTXSTS: Drop Transmit Status
0x40028C00 C   FIELD 08w01 CNTPRST: Counters Preset
0x40028C00 C   FIELD 09w01 CNTCLR: Counters Reset
0x40028C20 B  REGISTER MTLISR: Interrupt status Register
0x40028C20 C   FIELD 00w01 Q0IS: Queue interrupt status
0x40028D00 B  REGISTER MTLTxQOMR: Tx queue operating mode Register
0x40028D00 C   FIELD 00w01 FTQ: Flush Transmit Queue
0x40028D00 C   FIELD 01w01 TSF: Transmit Store and Forward
0x40028D00 C   FIELD 02w02 TXQEN: Transmit Queue Enable
0x40028D00 C   FIELD 04w03 TTC: Transmit Threshold Control
0x40028D00 C   FIELD 16w09 TQS: Transmit Queue Size
0x40028D04 B  REGISTER MTLTxQUR: Tx queue underflow register
0x40028D04 C   FIELD 00w11 UFFRMCNT: Underflow Packet Counter
0x40028D04 C   FIELD 11w01 UFCNTOVF: Overflow Bit for Underflow Packet Counter
0x40028D08 B  REGISTER MTLTxQDR: Tx queue debug Register
0x40028D08 C   FIELD 00w01 TXQPAUSED: Transmit Queue in Pause
0x40028D08 C   FIELD 01w02 TRCSTS: MTL Tx Queue Read Controller Status
0x40028D08 C   FIELD 03w01 TWCSTS: MTL Tx Queue Write Controller Status
0x40028D08 C   FIELD 04w01 TXQSTS: MTL Tx Queue Not Empty Status
0x40028D08 C   FIELD 05w01 TXSTSFSTS: MTL Tx Status FIFO Full Status
0x40028D08 C   FIELD 16w03 PTXQ: Number of Packets in the Transmit Queue
0x40028D08 C   FIELD 20w03 STXSTSF: Number of Status Words in Tx Status FIFO of Queue
0x40028D2C B  REGISTER MTLQICSR: Queue interrupt control status Register
0x40028D2C C   FIELD 00w01 TXUNFIS: Transmit Queue Underflow Interrupt Status
0x40028D2C C   FIELD 08w01 TXUIE: Transmit Queue Underflow Interrupt Enable
0x40028D2C C   FIELD 16w01 RXOVFIS: Receive Queue Overflow Interrupt Status
0x40028D2C C   FIELD 24w01 RXOIE: Receive Queue Overflow Interrupt Enable
0x40028D30 B  REGISTER MTLRxQOMR: Rx queue operating mode register
0x40028D30 C   FIELD 00w02 RTC: Receive Queue Threshold Control
0x40028D30 C   FIELD 03w01 FUP: Forward Undersized Good Packets
0x40028D30 C   FIELD 04w01 FEP: Forward Error Packets
0x40028D30 C   FIELD 05w01 RSF: Receive Queue Store and Forward
0x40028D30 C   FIELD 06w01 DIS_TCP_EF: Disable Dropping of TCP
0x40028D30 C   FIELD 07w01 EHFC: Enable Hardware Flow Control
0x40028D30 C   FIELD 08w03 RFA: Threshold for Activating Flow Control
0x40028D30 C   FIELD 14w03 RFD: Threshold for Deactivating Flow Control
0x40028D30 C   FIELD 20w03 RQS: Receive Queue Size
0x40028D34 B  REGISTER MTLRxQMPOCR: Rx queue missed packet and overflow counter register
0x40028D34 C   FIELD 00w11 OVFPKTCNT: Overflow Packet Counter
0x40028D34 C   FIELD 11w01 OVFCNTOVF: Overflow Counter Overflow Bit
0x40028D34 C   FIELD 16w11 MISPKTCNT: Missed Packet Counter
0x40028D34 C   FIELD 27w01 MISCNTOVF: Missed Packet Counter Overflow Bit
0x40028D38 B  REGISTER MTLRxQDR: Rx queue debug register
0x40028D38 C   FIELD 00w01 RWCSTS: MTL Rx Queue Write Controller Active Status
0x40028D38 C   FIELD 01w02 RRCSTS: MTL Rx Queue Read Controller State
0x40028D38 C   FIELD 04w02 RXQSTS: MTL Rx Queue Fill-Level Status
0x40028D38 C   FIELD 16w14 PRXQ: Number of Packets in Receive Queue
0x40029000 A PERIPHERAL Ethernet_DMA
0x40029000 B  REGISTER DMAMR: DMA mode register
0x40029000 C   FIELD 00w01 SWR: Software Reset
0x40029000 C   FIELD 01w01 DA: DMA Tx or Rx Arbitration Scheme
0x40029000 C   FIELD 11w01 TXPR: Transmit priority
0x40029000 C   FIELD 12w03 PR: Priority ratio
0x40029000 C   FIELD 16w02 INTM: Interrupt Mode
0x40029004 B  REGISTER DMASBMR: System bus mode register
0x40029004 C   FIELD 00w01 FB: Fixed Burst Length
0x40029004 C   FIELD 12w01 AAL: Address-Aligned Beats
0x40029004 C   FIELD 14w01 MB (rw): Mixed Burst
0x40029004 C   FIELD 15w01 RB (rw): Rebuild INCRx Burst
0x40029008 B  REGISTER DMAISR: Interrupt status register
0x40029008 C   FIELD 00w01 DC0IS: DMA Channel Interrupt Status
0x40029008 C   FIELD 16w01 MTLIS: MTL Interrupt Status
0x40029008 C   FIELD 17w01 MACIS: MAC Interrupt Status
0x4002900C B  REGISTER DMADSR: Debug status register
0x4002900C C   FIELD 00w01 AXWHSTS: AHB Master Write Channel
0x4002900C C   FIELD 08w04 RPS0: DMA Channel Receive Process State
0x4002900C C   FIELD 12w04 TPS0: DMA Channel Transmit Process State
0x40029100 B  REGISTER DMACCR: Channel control register
0x40029100 C   FIELD 00w14 MSS: Maximum Segment Size
0x40029100 C   FIELD 16w01 PBLX8: 8xPBL mode
0x40029100 C   FIELD 18w03 DSL: Descriptor Skip Length
0x40029104 B  REGISTER DMACTxCR: Channel transmit control register
0x40029104 C   FIELD 00w01 ST: Start or Stop Transmission Command
0x40029104 C   FIELD 04w01 OSF: Operate on Second Packet
0x40029104 C   FIELD 12w01 TSE: TCP Segmentation Enabled
0x40029104 C   FIELD 16w06 TXPBL: Transmit Programmable Burst Length
0x40029108 B  REGISTER DMACRxCR: Channel receive control register
0x40029108 C   FIELD 00w01 SR: Start or Stop Receive
0x40029108 C   FIELD 01w14 RBSZ: Receive Buffer size
0x40029108 C   FIELD 16w06 RXPBL: Receive Programmable Burst Length
0x40029108 C   FIELD 31w01 RPF: DMA Rx Channel Packet Flush
0x40029114 B  REGISTER DMACTxDLAR: Channel Tx descriptor list address register
0x40029114 C   FIELD 02w30 TDESLA: Start of Transmit List
0x4002911C B  REGISTER DMACRxDLAR: Channel Rx descriptor list address register
0x4002911C C   FIELD 02w30 RDESLA: Start of Receive List
0x40029120 B  REGISTER DMACTxDTPR: Channel Tx descriptor tail pointer register
0x40029120 C   FIELD 02w30 TDT: Transmit Descriptor Tail Pointer
0x40029128 B  REGISTER DMACRxDTPR: Channel Rx descriptor tail pointer register
0x40029128 C   FIELD 02w30 RDT: Receive Descriptor Tail Pointer
0x4002912C B  REGISTER DMACTxRLR: Channel Tx descriptor ring length register
0x4002912C C   FIELD 00w10 TDRL: Transmit Descriptor Ring Length
0x40029130 B  REGISTER DMACRxRLR: Channel Rx descriptor ring length register
0x40029130 C   FIELD 00w10 RDRL: Receive Descriptor Ring Length
0x40029134 B  REGISTER DMACIER: Channel interrupt enable register
0x40029134 C   FIELD 00w01 TIE: Transmit Interrupt Enable
0x40029134 C   FIELD 01w01 TXSE: Transmit Stopped Enable
0x40029134 C   FIELD 02w01 TBUE: Transmit Buffer Unavailable Enable
0x40029134 C   FIELD 06w01 RIE: Receive Interrupt Enable
0x40029134 C   FIELD 07w01 RBUE: Receive Buffer Unavailable Enable
0x40029134 C   FIELD 08w01 RSE: Receive Stopped Enable
0x40029134 C   FIELD 09w01 RWTE: Receive Watchdog Timeout Enable
0x40029134 C   FIELD 10w01 ETIE: Early Transmit Interrupt Enable
0x40029134 C   FIELD 11w01 ERIE: Early Receive Interrupt Enable
0x40029134 C   FIELD 12w01 FBEE: Fatal Bus Error Enable
0x40029134 C   FIELD 13w01 CDEE: Context Descriptor Error Enable
0x40029134 C   FIELD 14w01 AIE: Abnormal Interrupt Summary Enable
0x40029134 C   FIELD 15w01 NIE: Normal Interrupt Summary Enable
0x40029138 B  REGISTER DMACRxIWTR: Channel Rx interrupt watchdog timer register
0x40029138 C   FIELD 00w08 RWT: Receive Interrupt Watchdog Timer Count
0x40029144 B  REGISTER DMACCATxDR: Channel current application transmit descriptor register
0x40029144 C   FIELD 00w32 CURTDESAPTR: Application Transmit Descriptor Address Pointer
0x4002914C B  REGISTER DMACCARxDR: Channel current application receive descriptor register
0x4002914C C   FIELD 00w32 CURRDESAPTR: Application Receive Descriptor Address Pointer
0x40029154 B  REGISTER DMACCATxBR: Channel current application transmit buffer register
0x40029154 C   FIELD 00w32 CURTBUFAPTR: Application Transmit Buffer Address Pointer
0x4002915C B  REGISTER DMACCARxBR: Channel current application receive buffer register
0x4002915C C   FIELD 00w32 CURRBUFAPTR: Application Receive Buffer Address Pointer
0x40029160 B  REGISTER DMACSR: Channel status register
0x40029160 C   FIELD 00w01 TI: Transmit Interrupt
0x40029160 C   FIELD 01w01 TPS: Transmit Process Stopped
0x40029160 C   FIELD 02w01 TBU: Transmit Buffer Unavailable
0x40029160 C   FIELD 06w01 RI: Receive Interrupt
0x40029160 C   FIELD 07w01 RBU: Receive Buffer Unavailable
0x40029160 C   FIELD 08w01 RPS: Receive Process Stopped
0x40029160 C   FIELD 09w01 RWT: Receive Watchdog Timeout
0x40029160 C   FIELD 10w01 ETI: Early Transmit Interrupt
0x40029160 C   FIELD 11w01 ERI: Early Receive Interrupt
0x40029160 C   FIELD 12w01 FBE: Fatal Bus Error
0x40029160 C   FIELD 13w01 CDE: Context Descriptor Error
0x40029160 C   FIELD 14w01 AIS: Abnormal Interrupt Summary
0x40029160 C   FIELD 15w01 NIS: Normal Interrupt Summary
0x40029160 C   FIELD 16w03 TEB: Tx DMA Error Bits
0x40029160 C   FIELD 19w03 REB: Rx DMA Error Bits
0x4002916C B  REGISTER DMACMFCR: Channel missed frame count register
0x4002916C C   FIELD 00w11 MFC: Dropped Packet Counters
0x4002916C C   FIELD 15w01 MFCO: Overflow status of the MFC Counter
0x40040000 A PERIPHERAL OTG1_HS_GLOBAL
0x40040000 B  REGISTER GOTGCTL: OTG_HS control and status register
0x40040000 C   FIELD 00w01 SRQSCS (ro): Session request success
0x40040000 C   FIELD 01w01 SRQ (rw): Session request
0x40040000 C   FIELD 02w01 VBVALOEN (rw): V_BUS valid override enable
0x40040000 C   FIELD 03w01 VBVALOVAL (rw): V_BUS valid override value
0x40040000 C   FIELD 04w01 AVALOEN (rw): A-peripheral session valid override enable
0x40040000 C   FIELD 05w01 AVALOVAL (rw): A-peripheral session valid override value
0x40040000 C   FIELD 06w01 BVALOEN (rw): B-peripheral session valid override enable
0x40040000 C   FIELD 07w01 BVALOVAL (rw): B-peripheral session valid override value
0x40040000 C   FIELD 08w01 HNGSCS (ro): Host negotiation success
0x40040000 C   FIELD 09w01 HNPRQ (rw): HNP request
0x40040000 C   FIELD 10w01 HSHNPEN (rw): Host set HNP enable
0x40040000 C   FIELD 11w01 DHNPEN (rw): Device HNP enabled
0x40040000 C   FIELD 12w01 EHEN (rw): Embedded host enable
0x40040000 C   FIELD 16w01 CIDSTS (ro): Connector ID status
0x40040000 C   FIELD 17w01 DBCT (ro): Long/short debounce time
0x40040000 C   FIELD 18w01 ASVLD (ro): A-session valid
0x40040000 C   FIELD 19w01 BSVLD (ro): B-session valid
0x40040000 C   FIELD 20w01 OTGVER (rw): OTG version
0x40040000 C   FIELD 21w01 CURMOD (ro): Current mode of operation
0x40040004 B  REGISTER GOTGINT (rw): OTG_HS interrupt register
0x40040004 C   FIELD 02w01 SEDET: Session end detected
0x40040004 C   FIELD 08w01 SRSSCHG: Session request success status change
0x40040004 C   FIELD 09w01 HNSSCHG: Host negotiation success status change
0x40040004 C   FIELD 17w01 HNGDET: Host negotiation detected
0x40040004 C   FIELD 18w01 ADTOCHG: A-device timeout change
0x40040004 C   FIELD 19w01 DBCDNE: Debounce done
0x40040004 C   FIELD 20w01 IDCHNG: ID input pin changed
0x40040008 B  REGISTER GAHBCFG (rw): OTG_HS AHB configuration register
0x40040008 C   FIELD 00w01 GINT: Global interrupt mask
0x40040008 C   FIELD 01w04 HBSTLEN: Burst length/type
0x40040008 C   FIELD 05w01 DMAEN: DMA enable
0x40040008 C   FIELD 07w01 TXFELVL: TxFIFO empty level
0x40040008 C   FIELD 08w01 PTXFELVL: Periodic TxFIFO empty level
0x4004000C B  REGISTER GUSBCFG: OTG_HS USB configuration register
0x4004000C C   FIELD 00w03 TOCAL (rw): FS timeout calibration
0x4004000C C   FIELD 06w01 PHYSEL (wo): USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed serial transceiver select
0x4004000C C   FIELD 08w01 SRPCAP (rw): SRP-capable
0x4004000C C   FIELD 09w01 HNPCAP (rw): HNP-capable
0x4004000C C   FIELD 10w04 TRDT (rw): USB turnaround time
0x4004000C C   FIELD 15w01 PHYLPCS (rw): PHY Low-power clock select
0x4004000C C   FIELD 17w01 ULPIFSLS (rw): ULPI FS/LS select
0x4004000C C   FIELD 18w01 ULPIAR (rw): ULPI Auto-resume
0x4004000C C   FIELD 19w01 ULPICSM (rw): ULPI Clock SuspendM
0x4004000C C   FIELD 20w01 ULPIEVBUSD (rw): ULPI External VBUS Drive
0x4004000C C   FIELD 21w01 ULPIEVBUSI (rw): ULPI external VBUS indicator
0x4004000C C   FIELD 22w01 TSDPS (rw): TermSel DLine pulsing selection
0x4004000C C   FIELD 23w01 PCCI (rw): Indicator complement
0x4004000C C   FIELD 24w01 PTCI (rw): Indicator pass through
0x4004000C C   FIELD 25w01 ULPIIPD (rw): ULPI interface protect disable
0x4004000C C   FIELD 29w01 FHMOD (rw): Forced host mode
0x4004000C C   FIELD 30w01 FDMOD (rw): Forced peripheral mode
0x40040010 B  REGISTER GRSTCTL: OTG_HS reset register
0x40040010 C   FIELD 00w01 CSRST (rw): Core soft reset
0x40040010 C   FIELD 01w01 HSRST (rw): HCLK soft reset
0x40040010 C   FIELD 02w01 FCRST (rw): Host frame counter reset
0x40040010 C   FIELD 04w01 RXFFLSH (rw): RxFIFO flush
0x40040010 C   FIELD 05w01 TXFFLSH (rw): TxFIFO flush
0x40040010 C   FIELD 06w05 TXFNUM (rw): TxFIFO number
0x40040010 C   FIELD 30w01 DMAREQ (ro): DMA request signal enabled for USB OTG HS
0x40040010 C   FIELD 31w01 AHBIDL (ro): AHB master idle
0x40040014 B  REGISTER GINTSTS: OTG_HS core interrupt register
0x40040014 C   FIELD 00w01 CMOD (ro): Current mode of operation
0x40040014 C   FIELD 01w01 MMIS (rw): Mode mismatch interrupt
0x40040014 C   FIELD 02w01 OTGINT (ro): OTG interrupt
0x40040014 C   FIELD 03w01 SOF (rw): Start of frame
0x40040014 C   FIELD 04w01 RXFLVL (ro): RxFIFO nonempty
0x40040014 C   FIELD 05w01 NPTXFE (ro): Nonperiodic TxFIFO empty
0x40040014 C   FIELD 06w01 GINAKEFF (ro): Global IN nonperiodic NAK effective
0x40040014 C   FIELD 07w01 BOUTNAKEFF (ro): Global OUT NAK effective
0x40040014 C   FIELD 10w01 ESUSP (rw): Early suspend
0x40040014 C   FIELD 11w01 USBSUSP (rw): USB suspend
0x40040014 C   FIELD 12w01 USBRST (rw): USB reset
0x40040014 C   FIELD 13w01 ENUMDNE (rw): Enumeration done
0x40040014 C   FIELD 14w01 ISOODRP (rw): Isochronous OUT packet dropped interrupt
0x40040014 C   FIELD 15w01 EOPF (rw): End of periodic frame interrupt
0x40040014 C   FIELD 18w01 IEPINT (ro): IN endpoint interrupt
0x40040014 C   FIELD 19w01 OEPINT (ro): OUT endpoint interrupt
0x40040014 C   FIELD 20w01 IISOIXFR (rw): Incomplete isochronous IN transfer
0x40040014 C   FIELD 21w01 PXFR_INCOMPISOOUT (rw): Incomplete periodic transfer
0x40040014 C   FIELD 22w01 DATAFSUSP (rw): Data fetch suspended
0x40040014 C   FIELD 24w01 HPRTINT (ro): Host port interrupt
0x40040014 C   FIELD 25w01 HCINT (ro): Host channels interrupt
0x40040014 C   FIELD 26w01 PTXFE (ro): Periodic TxFIFO empty
0x40040014 C   FIELD 28w01 CIDSCHG (rw): Connector ID status change
0x40040014 C   FIELD 29w01 DISCINT (rw): Disconnect detected interrupt
0x40040014 C   FIELD 30w01 SRQINT (rw): Session request/new session detected interrupt
0x40040014 C   FIELD 31w01 WKUINT (rw): Resume/remote wakeup detected interrupt
0x40040018 B  REGISTER GINTMSK: OTG_HS interrupt mask register
0x40040018 C   FIELD 01w01 MMISM (rw): Mode mismatch interrupt mask
0x40040018 C   FIELD 02w01 OTGINT (rw): OTG interrupt mask
0x40040018 C   FIELD 03w01 SOFM (rw): Start of frame mask
0x40040018 C   FIELD 04w01 RXFLVLM (rw): Receive FIFO nonempty mask
0x40040018 C   FIELD 05w01 NPTXFEM (rw): Nonperiodic TxFIFO empty mask
0x40040018 C   FIELD 06w01 GINAKEFFM (rw): Global nonperiodic IN NAK effective mask
0x40040018 C   FIELD 07w01 GONAKEFFM (rw): Global OUT NAK effective mask
0x40040018 C   FIELD 10w01 ESUSPM (rw): Early suspend mask
0x40040018 C   FIELD 11w01 USBSUSPM (rw): USB suspend mask
0x40040018 C   FIELD 12w01 USBRST (rw): USB reset mask
0x40040018 C   FIELD 13w01 ENUMDNEM (rw): Enumeration done mask
0x40040018 C   FIELD 14w01 ISOODRPM (rw): Isochronous OUT packet dropped interrupt mask
0x40040018 C   FIELD 15w01 EOPFM (rw): End of periodic frame interrupt mask
0x40040018 C   FIELD 18w01 IEPINT (rw): IN endpoints interrupt mask
0x40040018 C   FIELD 19w01 OEPINT (rw): OUT endpoints interrupt mask
0x40040018 C   FIELD 20w01 IISOIXFRM (rw): Incomplete isochronous IN transfer mask
0x40040018 C   FIELD 21w01 PXFRM_IISOOXFRM (rw): Incomplete periodic transfer mask
0x40040018 C   FIELD 22w01 FSUSPM (rw): Data fetch suspended mask
0x40040018 C   FIELD 23w01 RSTDE (rw): Reset detected interrupt mask
0x40040018 C   FIELD 24w01 PRTIM (ro): Host port interrupt mask
0x40040018 C   FIELD 25w01 HCIM (rw): Host channels interrupt mask
0x40040018 C   FIELD 26w01 PTXFEM (rw): Periodic TxFIFO empty mask
0x40040018 C   FIELD 27w01 LPMINTM (rw): LPM interrupt mask
0x40040018 C   FIELD 28w01 CIDSCHGM (rw): Connector ID status change mask
0x40040018 C   FIELD 29w01 DISCINT (rw): Disconnect detected interrupt mask
0x40040018 C   FIELD 30w01 SRQIM (rw): Session request/new session detected interrupt mask
0x40040018 C   FIELD 31w01 WUIM (rw): Resume/remote wakeup detected interrupt mask
0x4004001C B  REGISTER GRXSTSR_Device (ro): OTG_HS Receive status debug read register (peripheral mode mode)
0x4004001C B  REGISTER GRXSTSR_Host (ro): OTG_HS Receive status debug read register (host mode)
0x4004001C C   FIELD 00w04 CHNUM: Channel number
0x4004001C C   FIELD 00w04 EPNUM: Endpoint number
0x4004001C C   FIELD 04w11 BCNT: Byte count
0x4004001C C   FIELD 04w11 BCNT: Byte count
0x4004001C C   FIELD 15w02 DPID: Data PID
0x4004001C C   FIELD 15w02 DPID: Data PID
0x4004001C C   FIELD 17w04 PKTSTS: Packet status
0x4004001C C   FIELD 17w04 PKTSTS: Packet status
0x4004001C C   FIELD 21w04 FRMNUM: Frame number
0x40040020 B  REGISTER GRXSTSP_Device (ro): OTG_HS status read and pop register (peripheral mode)
0x40040020 B  REGISTER GRXSTSP_Host (ro): OTG_HS status read and pop register (host mode)
0x40040020 C   FIELD 00w04 CHNUM: Channel number
0x40040020 C   FIELD 00w04 EPNUM: Endpoint number
0x40040020 C   FIELD 04w11 BCNT: Byte count
0x40040020 C   FIELD 04w11 BCNT: Byte count
0x40040020 C   FIELD 15w02 DPID: Data PID
0x40040020 C   FIELD 15w02 DPID: Data PID
0x40040020 C   FIELD 17w04 PKTSTS: Packet status
0x40040020 C   FIELD 17w04 PKTSTS: Packet status
0x40040020 C   FIELD 21w04 FRMNUM: Frame number
0x40040024 B  REGISTER GRXFSIZ (rw): OTG_HS Receive FIFO size register
0x40040024 C   FIELD 00w16 RXFD: RxFIFO depth
0x40040028 B  REGISTER DIEPTXF0 (rw): Endpoint 0 transmit FIFO size (peripheral mode)
0x40040028 B  REGISTER HNPTXFSIZ (rw): OTG_HS nonperiodic transmit FIFO size register (host mode)
0x40040028 C   FIELD 00w16 NPTXFSA: Nonperiodic transmit RAM start address
0x40040028 C   FIELD 00w16 TX0FSA: Endpoint 0 transmit RAM start address
0x40040028 C   FIELD 16w16 NPTXFD: Nonperiodic TxFIFO depth
0x40040028 C   FIELD 16w16 TX0FD: Endpoint 0 TxFIFO depth
0x4004002C B  REGISTER HNPTXSTS (ro): OTG_HS nonperiodic transmit FIFO/queue status register
0x4004002C C   FIELD 00w16 NPTXFSAV: Nonperiodic TxFIFO space available
0x4004002C C   FIELD 16w08 NPTQXSAV: Nonperiodic transmit request queue space available
0x4004002C C   FIELD 24w07 NPTXQTOP: Top of the nonperiodic transmit request queue
0x40040038 B  REGISTER GCCFG (rw): OTG_HS general core configuration register
0x40040038 C   FIELD 00w01 DCDET: Data contact detection (DCD) status
0x40040038 C   FIELD 01w01 PDET: Primary detection (PD) status
0x40040038 C   FIELD 02w01 SDET: Secondary detection (SD) status
0x40040038 C   FIELD 03w01 PS2DET: DM pull-up detection status
0x40040038 C   FIELD 16w01 PWRDWN: Power down
0x40040038 C   FIELD 17w01 BCDEN: Battery charging detector (BCD) enable
0x40040038 C   FIELD 18w01 DCDEN: Data contact detection (DCD) mode enable
0x40040038 C   FIELD 19w01 PDEN: Primary detection (PD) mode enable
0x40040038 C   FIELD 20w01 SDEN: Secondary detection (SD) mode enable
0x40040038 C   FIELD 21w01 VBDEN: USB VBUS detection enable
0x4004003C B  REGISTER CID (rw): OTG_HS core ID register
0x4004003C C   FIELD 00w32 PRODUCT_ID: Product ID field
0x40040054 B  REGISTER GLPMCFG: OTG core LPM configuration register
0x40040054 C   FIELD 00w01 LPMEN (rw): LPM support enable
0x40040054 C   FIELD 01w01 LPMACK (rw): LPM token acknowledge enable
0x40040054 C   FIELD 02w04 BESL (ro): Best effort service latency
0x40040054 C   FIELD 06w01 REMWAKE (ro): bRemoteWake value
0x40040054 C   FIELD 07w01 L1SSEN (rw): L1 Shallow Sleep enable
0x40040054 C   FIELD 08w04 BESLTHRS (rw): BESL threshold
0x40040054 C   FIELD 12w01 L1DSEN (rw): L1 deep sleep enable
0x40040054 C   FIELD 13w02 LPMRST (ro): LPM response
0x40040054 C   FIELD 15w01 SLPSTS (ro): Port sleep status
0x40040054 C   FIELD 16w01 L1RSMOK (ro): Sleep State Resume OK
0x40040054 C   FIELD 17w04 LPMCHIDX (rw): LPM Channel Index
0x40040054 C   FIELD 21w03 LPMRCNT (rw): LPM retry count
0x40040054 C   FIELD 24w01 SNDLPM (rw): Send LPM transaction
0x40040054 C   FIELD 25w03 LPMRCNTSTS (ro): LPM retry count status
0x40040054 C   FIELD 28w01 ENBESL (rw): Enable best effort service latency
0x40040100 B  REGISTER HPTXFSIZ (rw): OTG_HS Host periodic transmit FIFO size register
0x40040100 C   FIELD 00w16 PTXSA: Host periodic TxFIFO start address
0x40040100 C   FIELD 16w16 PTXFD: Host periodic TxFIFO depth
0x40040104 B  REGISTER DIEPTXF1 (rw): OTG_HS device IN endpoint transmit FIFO size register
0x40040104 C   FIELD 00w16 INEPTXSA: IN endpoint FIFOx transmit RAM start address
0x40040104 C   FIELD 16w16 INEPTXFD: IN endpoint TxFIFO depth
0x40040108 B  REGISTER DIEPTXF2 (rw): OTG_HS device IN endpoint transmit FIFO size register
0x40040108 C   FIELD 00w16 INEPTXSA: IN endpoint FIFOx transmit RAM start address
0x40040108 C   FIELD 16w16 INEPTXFD: IN endpoint TxFIFO depth
0x4004010C B  REGISTER DIEPTXF3 (rw): OTG_HS device IN endpoint transmit FIFO size register
0x4004010C C   FIELD 00w16 INEPTXSA: IN endpoint FIFOx transmit RAM start address
0x4004010C C   FIELD 16w16 INEPTXFD: IN endpoint TxFIFO depth
0x40040110 B  REGISTER DIEPTXF4 (rw): OTG_HS device IN endpoint transmit FIFO size register
0x40040110 C   FIELD 00w16 INEPTXSA: IN endpoint FIFOx transmit RAM start address
0x40040110 C   FIELD 16w16 INEPTXFD: IN endpoint TxFIFO depth
0x40040114 B  REGISTER DIEPTXF5 (rw): OTG_HS device IN endpoint transmit FIFO size register
0x40040114 C   FIELD 00w16 INEPTXSA: IN endpoint FIFOx transmit RAM start address
0x40040114 C   FIELD 16w16 INEPTXFD: IN endpoint TxFIFO depth
0x40040118 B  REGISTER DIEPTXF6 (rw): OTG_HS device IN endpoint transmit FIFO size register
0x40040118 C   FIELD 00w16 INEPTXSA: IN endpoint FIFOx transmit RAM start address
0x40040118 C   FIELD 16w16 INEPTXFD: IN endpoint TxFIFO depth
0x4004011C B  REGISTER DIEPTXF7 (rw): OTG_HS device IN endpoint transmit FIFO size register
0x4004011C C   FIELD 00w16 INEPTXSA: IN endpoint FIFOx transmit RAM start address
0x4004011C C   FIELD 16w16 INEPTXFD: IN endpoint TxFIFO depth
0x40040120 B  REGISTER DIEPTXF8 (rw): OTG_HS device IN endpoint transmit FIFO size register
0x40040120 B  REGISTER OTG_DIEPTXF8: 
0x40040120 C   FIELD 00w16 INEPTXSA (rw): IN endpoint FIFOx transmit RAM start address This field contains the memory start address for IN endpoint transmit FIFOx. The address must be aligned with a 32-bit memory location.
0x40040120 C   FIELD 00w16 INEPTXSA: IN endpoint FIFOx transmit RAM start address
0x40040120 C   FIELD 16w16 INEPTXFD (rw): IN endpoint Tx FIFO depth This value is in terms of 32-bit words. Minimum value is 16
0x40040120 C   FIELD 16w16 INEPTXFD: IN endpoint TxFIFO depth
0x40040400 A PERIPHERAL OTG1_HS_HOST
0x40040400 B  REGISTER HCFG: OTG_HS host configuration register
0x40040400 C   FIELD 00w02 FSLSPCS (rw): FS/LS PHY clock select
0x40040400 C   FIELD 02w01 FSLSS (ro): FS- and LS-only support
0x40040404 B  REGISTER HFIR (rw): OTG_HS Host frame interval register
0x40040404 C   FIELD 00w16 FRIVL: Frame interval
0x40040408 B  REGISTER HFNUM (ro): OTG_HS host frame number/frame time remaining register
0x40040408 C   FIELD 00w16 FRNUM: Frame number
0x40040408 C   FIELD 16w16 FTREM: Frame time remaining
0x40040410 B  REGISTER HPTXSTS: OTG_HS_Host periodic transmit FIFO/queue status register
0x40040410 C   FIELD 00w16 PTXFSAVL (rw): Periodic transmit data FIFO space available
0x40040410 C   FIELD 16w08 PTXQSAV (ro): Periodic transmit request queue space available
0x40040410 C   FIELD 24w08 PTXQTOP (ro): Top of the periodic transmit request queue
0x40040414 B  REGISTER HAINT (ro): OTG_HS Host all channels interrupt register
0x40040414 C   FIELD 00w16 HAINT: Channel interrupts
0x40040418 B  REGISTER HAINTMSK (rw): OTG_HS host all channels interrupt mask register
0x40040418 C   FIELD 00w16 HAINTM: Channel interrupt mask
0x40040440 B  REGISTER HPRT: OTG_HS host port control and status register
0x40040440 C   FIELD 00w01 PCSTS (ro): Port connect status
0x40040440 C   FIELD 01w01 PCDET (rw): Port connect detected
0x40040440 C   FIELD 02w01 PENA (rw): Port enable
0x40040440 C   FIELD 03w01 PENCHNG (rw): Port enable/disable change
0x40040440 C   FIELD 04w01 POCA (ro): Port overcurrent active
0x40040440 C   FIELD 05w01 POCCHNG (rw): Port overcurrent change
0x40040440 C   FIELD 06w01 PRES (rw): Port resume
0x40040440 C   FIELD 07w01 PSUSP (rw): Port suspend
0x40040440 C   FIELD 08w01 PRST (rw): Port reset
0x40040440 C   FIELD 10w02 PLSTS (ro): Port line status
0x40040440 C   FIELD 12w01 PPWR (rw): Port power
0x40040440 C   FIELD 13w04 PTCTL (rw): Port test control
0x40040440 C   FIELD 17w02 PSPD (ro): Port speed
0x40040500 B  CLUSTER HC0: Host channel
0x40040500 B  REGISTER CHAR0 (rw): OTG_HS host channel-0 characteristics register
0x40040500 C   FIELD 00w11 MPSIZ: Maximum packet size
0x40040500 C   FIELD 11w04 EPNUM: Endpoint number
0x40040500 C   FIELD 15w01 EPDIR: Endpoint direction
0x40040500 C   FIELD 17w01 LSDEV: Low-speed device
0x40040500 C   FIELD 18w02 EPTYP: Endpoint type
0x40040500 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x40040500 C   FIELD 22w07 DAD: Device address
0x40040500 C   FIELD 29w01 ODDFRM: Odd frame
0x40040500 C   FIELD 30w01 CHDIS: Channel disable
0x40040500 C   FIELD 31w01 CHENA: Channel enable
0x40040504 B  REGISTER SPLT0 (rw): OTG_HS host channel-0 split control register
0x40040504 C   FIELD 00w07 PRTADDR: Port address
0x40040504 C   FIELD 07w07 HUBADDR: Hub address
0x40040504 C   FIELD 14w02 XACTPOS: XACTPOS
0x40040504 C   FIELD 16w01 COMPLSPLT: Do complete split
0x40040504 C   FIELD 31w01 SPLITEN: Split enable
0x40040508 B  REGISTER INT0 (rw): OTG_HS host channel-11 interrupt register
0x40040508 C   FIELD 00w01 XFRC: Transfer completed
0x40040508 C   FIELD 01w01 CHH: Channel halted
0x40040508 C   FIELD 02w01 AHBERR: AHB error
0x40040508 C   FIELD 03w01 STALL: STALL response received interrupt
0x40040508 C   FIELD 04w01 NAK: NAK response received interrupt
0x40040508 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x40040508 C   FIELD 06w01 NYET: Response received interrupt
0x40040508 C   FIELD 07w01 TXERR: Transaction error
0x40040508 C   FIELD 08w01 BBERR: Babble error
0x40040508 C   FIELD 09w01 FRMOR: Frame overrun
0x40040508 C   FIELD 10w01 DTERR: Data toggle error
0x4004050C B  REGISTER INTMSK0 (rw): OTG_HS host channel-11 interrupt mask register
0x4004050C C   FIELD 00w01 XFRCM: Transfer completed mask
0x4004050C C   FIELD 01w01 CHHM: Channel halted mask
0x4004050C C   FIELD 02w01 AHBERR: AHB error
0x4004050C C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x4004050C C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x4004050C C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x4004050C C   FIELD 06w01 NYET: response received interrupt mask
0x4004050C C   FIELD 07w01 TXERRM: Transaction error mask
0x4004050C C   FIELD 08w01 BBERRM: Babble error mask
0x4004050C C   FIELD 09w01 FRMORM: Frame overrun mask
0x4004050C C   FIELD 10w01 DTERRM: Data toggle error mask
0x40040510 B  REGISTER TSIZ0 (rw): OTG_HS host channel-11 transfer size register
0x40040510 C   FIELD 00w19 XFRSIZ: Transfer size
0x40040510 C   FIELD 19w10 PKTCNT: Packet count
0x40040510 C   FIELD 29w02 DPID: Data PID
0x40040514 B  REGISTER DMA0 (rw): OTG_HS host channel-0 DMA address register
0x40040514 C   FIELD 00w32 DMAADDR: DMA address
0x40040520 B  CLUSTER HC1: Host channel
0x40040520 B  REGISTER CHAR1 (rw): OTG_HS host channel-0 characteristics register
0x40040520 C   FIELD 00w11 MPSIZ: Maximum packet size
0x40040520 C   FIELD 11w04 EPNUM: Endpoint number
0x40040520 C   FIELD 15w01 EPDIR: Endpoint direction
0x40040520 C   FIELD 17w01 LSDEV: Low-speed device
0x40040520 C   FIELD 18w02 EPTYP: Endpoint type
0x40040520 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x40040520 C   FIELD 22w07 DAD: Device address
0x40040520 C   FIELD 29w01 ODDFRM: Odd frame
0x40040520 C   FIELD 30w01 CHDIS: Channel disable
0x40040520 C   FIELD 31w01 CHENA: Channel enable
0x40040524 B  REGISTER SPLT1 (rw): OTG_HS host channel-0 split control register
0x40040524 C   FIELD 00w07 PRTADDR: Port address
0x40040524 C   FIELD 07w07 HUBADDR: Hub address
0x40040524 C   FIELD 14w02 XACTPOS: XACTPOS
0x40040524 C   FIELD 16w01 COMPLSPLT: Do complete split
0x40040524 C   FIELD 31w01 SPLITEN: Split enable
0x40040528 B  REGISTER INT1 (rw): OTG_HS host channel-11 interrupt register
0x40040528 C   FIELD 00w01 XFRC: Transfer completed
0x40040528 C   FIELD 01w01 CHH: Channel halted
0x40040528 C   FIELD 02w01 AHBERR: AHB error
0x40040528 C   FIELD 03w01 STALL: STALL response received interrupt
0x40040528 C   FIELD 04w01 NAK: NAK response received interrupt
0x40040528 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x40040528 C   FIELD 06w01 NYET: Response received interrupt
0x40040528 C   FIELD 07w01 TXERR: Transaction error
0x40040528 C   FIELD 08w01 BBERR: Babble error
0x40040528 C   FIELD 09w01 FRMOR: Frame overrun
0x40040528 C   FIELD 10w01 DTERR: Data toggle error
0x4004052C B  REGISTER INTMSK1 (rw): OTG_HS host channel-11 interrupt mask register
0x4004052C C   FIELD 00w01 XFRCM: Transfer completed mask
0x4004052C C   FIELD 01w01 CHHM: Channel halted mask
0x4004052C C   FIELD 02w01 AHBERR: AHB error
0x4004052C C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x4004052C C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x4004052C C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x4004052C C   FIELD 06w01 NYET: response received interrupt mask
0x4004052C C   FIELD 07w01 TXERRM: Transaction error mask
0x4004052C C   FIELD 08w01 BBERRM: Babble error mask
0x4004052C C   FIELD 09w01 FRMORM: Frame overrun mask
0x4004052C C   FIELD 10w01 DTERRM: Data toggle error mask
0x40040530 B  REGISTER TSIZ1 (rw): OTG_HS host channel-11 transfer size register
0x40040530 C   FIELD 00w19 XFRSIZ: Transfer size
0x40040530 C   FIELD 19w10 PKTCNT: Packet count
0x40040530 C   FIELD 29w02 DPID: Data PID
0x40040534 B  REGISTER DMA1 (rw): OTG_HS host channel-0 DMA address register
0x40040534 C   FIELD 00w32 DMAADDR: DMA address
0x40040540 B  CLUSTER HC2: Host channel
0x40040540 B  REGISTER CHAR2 (rw): OTG_HS host channel-0 characteristics register
0x40040540 C   FIELD 00w11 MPSIZ: Maximum packet size
0x40040540 C   FIELD 11w04 EPNUM: Endpoint number
0x40040540 C   FIELD 15w01 EPDIR: Endpoint direction
0x40040540 C   FIELD 17w01 LSDEV: Low-speed device
0x40040540 C   FIELD 18w02 EPTYP: Endpoint type
0x40040540 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x40040540 C   FIELD 22w07 DAD: Device address
0x40040540 C   FIELD 29w01 ODDFRM: Odd frame
0x40040540 C   FIELD 30w01 CHDIS: Channel disable
0x40040540 C   FIELD 31w01 CHENA: Channel enable
0x40040544 B  REGISTER SPLT2 (rw): OTG_HS host channel-0 split control register
0x40040544 C   FIELD 00w07 PRTADDR: Port address
0x40040544 C   FIELD 07w07 HUBADDR: Hub address
0x40040544 C   FIELD 14w02 XACTPOS: XACTPOS
0x40040544 C   FIELD 16w01 COMPLSPLT: Do complete split
0x40040544 C   FIELD 31w01 SPLITEN: Split enable
0x40040548 B  REGISTER INT2 (rw): OTG_HS host channel-11 interrupt register
0x40040548 C   FIELD 00w01 XFRC: Transfer completed
0x40040548 C   FIELD 01w01 CHH: Channel halted
0x40040548 C   FIELD 02w01 AHBERR: AHB error
0x40040548 C   FIELD 03w01 STALL: STALL response received interrupt
0x40040548 C   FIELD 04w01 NAK: NAK response received interrupt
0x40040548 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x40040548 C   FIELD 06w01 NYET: Response received interrupt
0x40040548 C   FIELD 07w01 TXERR: Transaction error
0x40040548 C   FIELD 08w01 BBERR: Babble error
0x40040548 C   FIELD 09w01 FRMOR: Frame overrun
0x40040548 C   FIELD 10w01 DTERR: Data toggle error
0x4004054C B  REGISTER INTMSK2 (rw): OTG_HS host channel-11 interrupt mask register
0x4004054C C   FIELD 00w01 XFRCM: Transfer completed mask
0x4004054C C   FIELD 01w01 CHHM: Channel halted mask
0x4004054C C   FIELD 02w01 AHBERR: AHB error
0x4004054C C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x4004054C C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x4004054C C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x4004054C C   FIELD 06w01 NYET: response received interrupt mask
0x4004054C C   FIELD 07w01 TXERRM: Transaction error mask
0x4004054C C   FIELD 08w01 BBERRM: Babble error mask
0x4004054C C   FIELD 09w01 FRMORM: Frame overrun mask
0x4004054C C   FIELD 10w01 DTERRM: Data toggle error mask
0x40040550 B  REGISTER TSIZ2 (rw): OTG_HS host channel-11 transfer size register
0x40040550 C   FIELD 00w19 XFRSIZ: Transfer size
0x40040550 C   FIELD 19w10 PKTCNT: Packet count
0x40040550 C   FIELD 29w02 DPID: Data PID
0x40040554 B  REGISTER DMA2 (rw): OTG_HS host channel-0 DMA address register
0x40040554 C   FIELD 00w32 DMAADDR: DMA address
0x40040560 B  CLUSTER HC3: Host channel
0x40040560 B  REGISTER CHAR3 (rw): OTG_HS host channel-0 characteristics register
0x40040560 C   FIELD 00w11 MPSIZ: Maximum packet size
0x40040560 C   FIELD 11w04 EPNUM: Endpoint number
0x40040560 C   FIELD 15w01 EPDIR: Endpoint direction
0x40040560 C   FIELD 17w01 LSDEV: Low-speed device
0x40040560 C   FIELD 18w02 EPTYP: Endpoint type
0x40040560 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x40040560 C   FIELD 22w07 DAD: Device address
0x40040560 C   FIELD 29w01 ODDFRM: Odd frame
0x40040560 C   FIELD 30w01 CHDIS: Channel disable
0x40040560 C   FIELD 31w01 CHENA: Channel enable
0x40040564 B  REGISTER SPLT3 (rw): OTG_HS host channel-0 split control register
0x40040564 C   FIELD 00w07 PRTADDR: Port address
0x40040564 C   FIELD 07w07 HUBADDR: Hub address
0x40040564 C   FIELD 14w02 XACTPOS: XACTPOS
0x40040564 C   FIELD 16w01 COMPLSPLT: Do complete split
0x40040564 C   FIELD 31w01 SPLITEN: Split enable
0x40040568 B  REGISTER INT3 (rw): OTG_HS host channel-11 interrupt register
0x40040568 C   FIELD 00w01 XFRC: Transfer completed
0x40040568 C   FIELD 01w01 CHH: Channel halted
0x40040568 C   FIELD 02w01 AHBERR: AHB error
0x40040568 C   FIELD 03w01 STALL: STALL response received interrupt
0x40040568 C   FIELD 04w01 NAK: NAK response received interrupt
0x40040568 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x40040568 C   FIELD 06w01 NYET: Response received interrupt
0x40040568 C   FIELD 07w01 TXERR: Transaction error
0x40040568 C   FIELD 08w01 BBERR: Babble error
0x40040568 C   FIELD 09w01 FRMOR: Frame overrun
0x40040568 C   FIELD 10w01 DTERR: Data toggle error
0x4004056C B  REGISTER INTMSK3 (rw): OTG_HS host channel-11 interrupt mask register
0x4004056C C   FIELD 00w01 XFRCM: Transfer completed mask
0x4004056C C   FIELD 01w01 CHHM: Channel halted mask
0x4004056C C   FIELD 02w01 AHBERR: AHB error
0x4004056C C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x4004056C C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x4004056C C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x4004056C C   FIELD 06w01 NYET: response received interrupt mask
0x4004056C C   FIELD 07w01 TXERRM: Transaction error mask
0x4004056C C   FIELD 08w01 BBERRM: Babble error mask
0x4004056C C   FIELD 09w01 FRMORM: Frame overrun mask
0x4004056C C   FIELD 10w01 DTERRM: Data toggle error mask
0x40040570 B  REGISTER TSIZ3 (rw): OTG_HS host channel-11 transfer size register
0x40040570 C   FIELD 00w19 XFRSIZ: Transfer size
0x40040570 C   FIELD 19w10 PKTCNT: Packet count
0x40040570 C   FIELD 29w02 DPID: Data PID
0x40040574 B  REGISTER DMA3 (rw): OTG_HS host channel-0 DMA address register
0x40040574 C   FIELD 00w32 DMAADDR: DMA address
0x40040580 B  CLUSTER HC4: Host channel
0x40040580 B  REGISTER CHAR4 (rw): OTG_HS host channel-0 characteristics register
0x40040580 C   FIELD 00w11 MPSIZ: Maximum packet size
0x40040580 C   FIELD 11w04 EPNUM: Endpoint number
0x40040580 C   FIELD 15w01 EPDIR: Endpoint direction
0x40040580 C   FIELD 17w01 LSDEV: Low-speed device
0x40040580 C   FIELD 18w02 EPTYP: Endpoint type
0x40040580 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x40040580 C   FIELD 22w07 DAD: Device address
0x40040580 C   FIELD 29w01 ODDFRM: Odd frame
0x40040580 C   FIELD 30w01 CHDIS: Channel disable
0x40040580 C   FIELD 31w01 CHENA: Channel enable
0x40040584 B  REGISTER SPLT4 (rw): OTG_HS host channel-0 split control register
0x40040584 C   FIELD 00w07 PRTADDR: Port address
0x40040584 C   FIELD 07w07 HUBADDR: Hub address
0x40040584 C   FIELD 14w02 XACTPOS: XACTPOS
0x40040584 C   FIELD 16w01 COMPLSPLT: Do complete split
0x40040584 C   FIELD 31w01 SPLITEN: Split enable
0x40040588 B  REGISTER INT4 (rw): OTG_HS host channel-11 interrupt register
0x40040588 C   FIELD 00w01 XFRC: Transfer completed
0x40040588 C   FIELD 01w01 CHH: Channel halted
0x40040588 C   FIELD 02w01 AHBERR: AHB error
0x40040588 C   FIELD 03w01 STALL: STALL response received interrupt
0x40040588 C   FIELD 04w01 NAK: NAK response received interrupt
0x40040588 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x40040588 C   FIELD 06w01 NYET: Response received interrupt
0x40040588 C   FIELD 07w01 TXERR: Transaction error
0x40040588 C   FIELD 08w01 BBERR: Babble error
0x40040588 C   FIELD 09w01 FRMOR: Frame overrun
0x40040588 C   FIELD 10w01 DTERR: Data toggle error
0x4004058C B  REGISTER INTMSK4 (rw): OTG_HS host channel-11 interrupt mask register
0x4004058C C   FIELD 00w01 XFRCM: Transfer completed mask
0x4004058C C   FIELD 01w01 CHHM: Channel halted mask
0x4004058C C   FIELD 02w01 AHBERR: AHB error
0x4004058C C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x4004058C C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x4004058C C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x4004058C C   FIELD 06w01 NYET: response received interrupt mask
0x4004058C C   FIELD 07w01 TXERRM: Transaction error mask
0x4004058C C   FIELD 08w01 BBERRM: Babble error mask
0x4004058C C   FIELD 09w01 FRMORM: Frame overrun mask
0x4004058C C   FIELD 10w01 DTERRM: Data toggle error mask
0x40040590 B  REGISTER TSIZ4 (rw): OTG_HS host channel-11 transfer size register
0x40040590 C   FIELD 00w19 XFRSIZ: Transfer size
0x40040590 C   FIELD 19w10 PKTCNT: Packet count
0x40040590 C   FIELD 29w02 DPID: Data PID
0x40040594 B  REGISTER DMA4 (rw): OTG_HS host channel-0 DMA address register
0x40040594 C   FIELD 00w32 DMAADDR: DMA address
0x400405A0 B  CLUSTER HC5: Host channel
0x400405A0 B  REGISTER CHAR5 (rw): OTG_HS host channel-0 characteristics register
0x400405A0 C   FIELD 00w11 MPSIZ: Maximum packet size
0x400405A0 C   FIELD 11w04 EPNUM: Endpoint number
0x400405A0 C   FIELD 15w01 EPDIR: Endpoint direction
0x400405A0 C   FIELD 17w01 LSDEV: Low-speed device
0x400405A0 C   FIELD 18w02 EPTYP: Endpoint type
0x400405A0 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x400405A0 C   FIELD 22w07 DAD: Device address
0x400405A0 C   FIELD 29w01 ODDFRM: Odd frame
0x400405A0 C   FIELD 30w01 CHDIS: Channel disable
0x400405A0 C   FIELD 31w01 CHENA: Channel enable
0x400405A4 B  REGISTER SPLT5 (rw): OTG_HS host channel-0 split control register
0x400405A4 C   FIELD 00w07 PRTADDR: Port address
0x400405A4 C   FIELD 07w07 HUBADDR: Hub address
0x400405A4 C   FIELD 14w02 XACTPOS: XACTPOS
0x400405A4 C   FIELD 16w01 COMPLSPLT: Do complete split
0x400405A4 C   FIELD 31w01 SPLITEN: Split enable
0x400405A8 B  REGISTER INT5 (rw): OTG_HS host channel-11 interrupt register
0x400405A8 C   FIELD 00w01 XFRC: Transfer completed
0x400405A8 C   FIELD 01w01 CHH: Channel halted
0x400405A8 C   FIELD 02w01 AHBERR: AHB error
0x400405A8 C   FIELD 03w01 STALL: STALL response received interrupt
0x400405A8 C   FIELD 04w01 NAK: NAK response received interrupt
0x400405A8 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x400405A8 C   FIELD 06w01 NYET: Response received interrupt
0x400405A8 C   FIELD 07w01 TXERR: Transaction error
0x400405A8 C   FIELD 08w01 BBERR: Babble error
0x400405A8 C   FIELD 09w01 FRMOR: Frame overrun
0x400405A8 C   FIELD 10w01 DTERR: Data toggle error
0x400405AC B  REGISTER INTMSK5 (rw): OTG_HS host channel-11 interrupt mask register
0x400405AC C   FIELD 00w01 XFRCM: Transfer completed mask
0x400405AC C   FIELD 01w01 CHHM: Channel halted mask
0x400405AC C   FIELD 02w01 AHBERR: AHB error
0x400405AC C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x400405AC C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x400405AC C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x400405AC C   FIELD 06w01 NYET: response received interrupt mask
0x400405AC C   FIELD 07w01 TXERRM: Transaction error mask
0x400405AC C   FIELD 08w01 BBERRM: Babble error mask
0x400405AC C   FIELD 09w01 FRMORM: Frame overrun mask
0x400405AC C   FIELD 10w01 DTERRM: Data toggle error mask
0x400405B0 B  REGISTER TSIZ5 (rw): OTG_HS host channel-11 transfer size register
0x400405B0 C   FIELD 00w19 XFRSIZ: Transfer size
0x400405B0 C   FIELD 19w10 PKTCNT: Packet count
0x400405B0 C   FIELD 29w02 DPID: Data PID
0x400405B4 B  REGISTER DMA5 (rw): OTG_HS host channel-0 DMA address register
0x400405B4 C   FIELD 00w32 DMAADDR: DMA address
0x400405C0 B  CLUSTER HC6: Host channel
0x400405C0 B  REGISTER CHAR6 (rw): OTG_HS host channel-0 characteristics register
0x400405C0 C   FIELD 00w11 MPSIZ: Maximum packet size
0x400405C0 C   FIELD 11w04 EPNUM: Endpoint number
0x400405C0 C   FIELD 15w01 EPDIR: Endpoint direction
0x400405C0 C   FIELD 17w01 LSDEV: Low-speed device
0x400405C0 C   FIELD 18w02 EPTYP: Endpoint type
0x400405C0 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x400405C0 C   FIELD 22w07 DAD: Device address
0x400405C0 C   FIELD 29w01 ODDFRM: Odd frame
0x400405C0 C   FIELD 30w01 CHDIS: Channel disable
0x400405C0 C   FIELD 31w01 CHENA: Channel enable
0x400405C4 B  REGISTER SPLT6 (rw): OTG_HS host channel-0 split control register
0x400405C4 C   FIELD 00w07 PRTADDR: Port address
0x400405C4 C   FIELD 07w07 HUBADDR: Hub address
0x400405C4 C   FIELD 14w02 XACTPOS: XACTPOS
0x400405C4 C   FIELD 16w01 COMPLSPLT: Do complete split
0x400405C4 C   FIELD 31w01 SPLITEN: Split enable
0x400405C8 B  REGISTER INT6 (rw): OTG_HS host channel-11 interrupt register
0x400405C8 C   FIELD 00w01 XFRC: Transfer completed
0x400405C8 C   FIELD 01w01 CHH: Channel halted
0x400405C8 C   FIELD 02w01 AHBERR: AHB error
0x400405C8 C   FIELD 03w01 STALL: STALL response received interrupt
0x400405C8 C   FIELD 04w01 NAK: NAK response received interrupt
0x400405C8 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x400405C8 C   FIELD 06w01 NYET: Response received interrupt
0x400405C8 C   FIELD 07w01 TXERR: Transaction error
0x400405C8 C   FIELD 08w01 BBERR: Babble error
0x400405C8 C   FIELD 09w01 FRMOR: Frame overrun
0x400405C8 C   FIELD 10w01 DTERR: Data toggle error
0x400405CC B  REGISTER INTMSK6 (rw): OTG_HS host channel-11 interrupt mask register
0x400405CC C   FIELD 00w01 XFRCM: Transfer completed mask
0x400405CC C   FIELD 01w01 CHHM: Channel halted mask
0x400405CC C   FIELD 02w01 AHBERR: AHB error
0x400405CC C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x400405CC C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x400405CC C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x400405CC C   FIELD 06w01 NYET: response received interrupt mask
0x400405CC C   FIELD 07w01 TXERRM: Transaction error mask
0x400405CC C   FIELD 08w01 BBERRM: Babble error mask
0x400405CC C   FIELD 09w01 FRMORM: Frame overrun mask
0x400405CC C   FIELD 10w01 DTERRM: Data toggle error mask
0x400405D0 B  REGISTER TSIZ6 (rw): OTG_HS host channel-11 transfer size register
0x400405D0 C   FIELD 00w19 XFRSIZ: Transfer size
0x400405D0 C   FIELD 19w10 PKTCNT: Packet count
0x400405D0 C   FIELD 29w02 DPID: Data PID
0x400405D4 B  REGISTER DMA6 (rw): OTG_HS host channel-0 DMA address register
0x400405D4 C   FIELD 00w32 DMAADDR: DMA address
0x400405E0 B  CLUSTER HC7: Host channel
0x400405E0 B  REGISTER CHAR7 (rw): OTG_HS host channel-0 characteristics register
0x400405E0 C   FIELD 00w11 MPSIZ: Maximum packet size
0x400405E0 C   FIELD 11w04 EPNUM: Endpoint number
0x400405E0 C   FIELD 15w01 EPDIR: Endpoint direction
0x400405E0 C   FIELD 17w01 LSDEV: Low-speed device
0x400405E0 C   FIELD 18w02 EPTYP: Endpoint type
0x400405E0 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x400405E0 C   FIELD 22w07 DAD: Device address
0x400405E0 C   FIELD 29w01 ODDFRM: Odd frame
0x400405E0 C   FIELD 30w01 CHDIS: Channel disable
0x400405E0 C   FIELD 31w01 CHENA: Channel enable
0x400405E4 B  REGISTER SPLT7 (rw): OTG_HS host channel-0 split control register
0x400405E4 C   FIELD 00w07 PRTADDR: Port address
0x400405E4 C   FIELD 07w07 HUBADDR: Hub address
0x400405E4 C   FIELD 14w02 XACTPOS: XACTPOS
0x400405E4 C   FIELD 16w01 COMPLSPLT: Do complete split
0x400405E4 C   FIELD 31w01 SPLITEN: Split enable
0x400405E8 B  REGISTER INT7 (rw): OTG_HS host channel-11 interrupt register
0x400405E8 C   FIELD 00w01 XFRC: Transfer completed
0x400405E8 C   FIELD 01w01 CHH: Channel halted
0x400405E8 C   FIELD 02w01 AHBERR: AHB error
0x400405E8 C   FIELD 03w01 STALL: STALL response received interrupt
0x400405E8 C   FIELD 04w01 NAK: NAK response received interrupt
0x400405E8 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x400405E8 C   FIELD 06w01 NYET: Response received interrupt
0x400405E8 C   FIELD 07w01 TXERR: Transaction error
0x400405E8 C   FIELD 08w01 BBERR: Babble error
0x400405E8 C   FIELD 09w01 FRMOR: Frame overrun
0x400405E8 C   FIELD 10w01 DTERR: Data toggle error
0x400405EC B  REGISTER INTMSK7 (rw): OTG_HS host channel-11 interrupt mask register
0x400405EC C   FIELD 00w01 XFRCM: Transfer completed mask
0x400405EC C   FIELD 01w01 CHHM: Channel halted mask
0x400405EC C   FIELD 02w01 AHBERR: AHB error
0x400405EC C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x400405EC C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x400405EC C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x400405EC C   FIELD 06w01 NYET: response received interrupt mask
0x400405EC C   FIELD 07w01 TXERRM: Transaction error mask
0x400405EC C   FIELD 08w01 BBERRM: Babble error mask
0x400405EC C   FIELD 09w01 FRMORM: Frame overrun mask
0x400405EC C   FIELD 10w01 DTERRM: Data toggle error mask
0x400405F0 B  REGISTER TSIZ7 (rw): OTG_HS host channel-11 transfer size register
0x400405F0 C   FIELD 00w19 XFRSIZ: Transfer size
0x400405F0 C   FIELD 19w10 PKTCNT: Packet count
0x400405F0 C   FIELD 29w02 DPID: Data PID
0x400405F4 B  REGISTER DMA7 (rw): OTG_HS host channel-0 DMA address register
0x400405F4 C   FIELD 00w32 DMAADDR: DMA address
0x40040600 B  CLUSTER HC8: Host channel
0x40040600 B  REGISTER CHAR8 (rw): OTG_HS host channel-0 characteristics register
0x40040600 C   FIELD 00w11 MPSIZ: Maximum packet size
0x40040600 C   FIELD 11w04 EPNUM: Endpoint number
0x40040600 C   FIELD 15w01 EPDIR: Endpoint direction
0x40040600 C   FIELD 17w01 LSDEV: Low-speed device
0x40040600 C   FIELD 18w02 EPTYP: Endpoint type
0x40040600 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x40040600 C   FIELD 22w07 DAD: Device address
0x40040600 C   FIELD 29w01 ODDFRM: Odd frame
0x40040600 C   FIELD 30w01 CHDIS: Channel disable
0x40040600 C   FIELD 31w01 CHENA: Channel enable
0x40040604 B  REGISTER SPLT8 (rw): OTG_HS host channel-0 split control register
0x40040604 C   FIELD 00w07 PRTADDR: Port address
0x40040604 C   FIELD 07w07 HUBADDR: Hub address
0x40040604 C   FIELD 14w02 XACTPOS: XACTPOS
0x40040604 C   FIELD 16w01 COMPLSPLT: Do complete split
0x40040604 C   FIELD 31w01 SPLITEN: Split enable
0x40040608 B  REGISTER INT8 (rw): OTG_HS host channel-11 interrupt register
0x40040608 C   FIELD 00w01 XFRC: Transfer completed
0x40040608 C   FIELD 01w01 CHH: Channel halted
0x40040608 C   FIELD 02w01 AHBERR: AHB error
0x40040608 C   FIELD 03w01 STALL: STALL response received interrupt
0x40040608 C   FIELD 04w01 NAK: NAK response received interrupt
0x40040608 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x40040608 C   FIELD 06w01 NYET: Response received interrupt
0x40040608 C   FIELD 07w01 TXERR: Transaction error
0x40040608 C   FIELD 08w01 BBERR: Babble error
0x40040608 C   FIELD 09w01 FRMOR: Frame overrun
0x40040608 C   FIELD 10w01 DTERR: Data toggle error
0x4004060C B  REGISTER INTMSK8 (rw): OTG_HS host channel-11 interrupt mask register
0x4004060C C   FIELD 00w01 XFRCM: Transfer completed mask
0x4004060C C   FIELD 01w01 CHHM: Channel halted mask
0x4004060C C   FIELD 02w01 AHBERR: AHB error
0x4004060C C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x4004060C C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x4004060C C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x4004060C C   FIELD 06w01 NYET: response received interrupt mask
0x4004060C C   FIELD 07w01 TXERRM: Transaction error mask
0x4004060C C   FIELD 08w01 BBERRM: Babble error mask
0x4004060C C   FIELD 09w01 FRMORM: Frame overrun mask
0x4004060C C   FIELD 10w01 DTERRM: Data toggle error mask
0x40040610 B  REGISTER TSIZ8 (rw): OTG_HS host channel-11 transfer size register
0x40040610 C   FIELD 00w19 XFRSIZ: Transfer size
0x40040610 C   FIELD 19w10 PKTCNT: Packet count
0x40040610 C   FIELD 29w02 DPID: Data PID
0x40040614 B  REGISTER DMA8 (rw): OTG_HS host channel-0 DMA address register
0x40040614 C   FIELD 00w32 DMAADDR: DMA address
0x40040620 B  CLUSTER HC9: Host channel
0x40040620 B  REGISTER CHAR9 (rw): OTG_HS host channel-0 characteristics register
0x40040620 C   FIELD 00w11 MPSIZ: Maximum packet size
0x40040620 C   FIELD 11w04 EPNUM: Endpoint number
0x40040620 C   FIELD 15w01 EPDIR: Endpoint direction
0x40040620 C   FIELD 17w01 LSDEV: Low-speed device
0x40040620 C   FIELD 18w02 EPTYP: Endpoint type
0x40040620 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x40040620 C   FIELD 22w07 DAD: Device address
0x40040620 C   FIELD 29w01 ODDFRM: Odd frame
0x40040620 C   FIELD 30w01 CHDIS: Channel disable
0x40040620 C   FIELD 31w01 CHENA: Channel enable
0x40040624 B  REGISTER SPLT9 (rw): OTG_HS host channel-0 split control register
0x40040624 C   FIELD 00w07 PRTADDR: Port address
0x40040624 C   FIELD 07w07 HUBADDR: Hub address
0x40040624 C   FIELD 14w02 XACTPOS: XACTPOS
0x40040624 C   FIELD 16w01 COMPLSPLT: Do complete split
0x40040624 C   FIELD 31w01 SPLITEN: Split enable
0x40040628 B  REGISTER INT9 (rw): OTG_HS host channel-11 interrupt register
0x40040628 C   FIELD 00w01 XFRC: Transfer completed
0x40040628 C   FIELD 01w01 CHH: Channel halted
0x40040628 C   FIELD 02w01 AHBERR: AHB error
0x40040628 C   FIELD 03w01 STALL: STALL response received interrupt
0x40040628 C   FIELD 04w01 NAK: NAK response received interrupt
0x40040628 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x40040628 C   FIELD 06w01 NYET: Response received interrupt
0x40040628 C   FIELD 07w01 TXERR: Transaction error
0x40040628 C   FIELD 08w01 BBERR: Babble error
0x40040628 C   FIELD 09w01 FRMOR: Frame overrun
0x40040628 C   FIELD 10w01 DTERR: Data toggle error
0x4004062C B  REGISTER INTMSK9 (rw): OTG_HS host channel-11 interrupt mask register
0x4004062C C   FIELD 00w01 XFRCM: Transfer completed mask
0x4004062C C   FIELD 01w01 CHHM: Channel halted mask
0x4004062C C   FIELD 02w01 AHBERR: AHB error
0x4004062C C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x4004062C C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x4004062C C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x4004062C C   FIELD 06w01 NYET: response received interrupt mask
0x4004062C C   FIELD 07w01 TXERRM: Transaction error mask
0x4004062C C   FIELD 08w01 BBERRM: Babble error mask
0x4004062C C   FIELD 09w01 FRMORM: Frame overrun mask
0x4004062C C   FIELD 10w01 DTERRM: Data toggle error mask
0x40040630 B  REGISTER TSIZ9 (rw): OTG_HS host channel-11 transfer size register
0x40040630 C   FIELD 00w19 XFRSIZ: Transfer size
0x40040630 C   FIELD 19w10 PKTCNT: Packet count
0x40040630 C   FIELD 29w02 DPID: Data PID
0x40040634 B  REGISTER DMA9 (rw): OTG_HS host channel-0 DMA address register
0x40040634 C   FIELD 00w32 DMAADDR: DMA address
0x40040640 B  CLUSTER HC10: Host channel
0x40040640 B  REGISTER CHAR10 (rw): OTG_HS host channel-0 characteristics register
0x40040640 C   FIELD 00w11 MPSIZ: Maximum packet size
0x40040640 C   FIELD 11w04 EPNUM: Endpoint number
0x40040640 C   FIELD 15w01 EPDIR: Endpoint direction
0x40040640 C   FIELD 17w01 LSDEV: Low-speed device
0x40040640 C   FIELD 18w02 EPTYP: Endpoint type
0x40040640 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x40040640 C   FIELD 22w07 DAD: Device address
0x40040640 C   FIELD 29w01 ODDFRM: Odd frame
0x40040640 C   FIELD 30w01 CHDIS: Channel disable
0x40040640 C   FIELD 31w01 CHENA: Channel enable
0x40040644 B  REGISTER SPLT10 (rw): OTG_HS host channel-0 split control register
0x40040644 C   FIELD 00w07 PRTADDR: Port address
0x40040644 C   FIELD 07w07 HUBADDR: Hub address
0x40040644 C   FIELD 14w02 XACTPOS: XACTPOS
0x40040644 C   FIELD 16w01 COMPLSPLT: Do complete split
0x40040644 C   FIELD 31w01 SPLITEN: Split enable
0x40040648 B  REGISTER INT10 (rw): OTG_HS host channel-11 interrupt register
0x40040648 C   FIELD 00w01 XFRC: Transfer completed
0x40040648 C   FIELD 01w01 CHH: Channel halted
0x40040648 C   FIELD 02w01 AHBERR: AHB error
0x40040648 C   FIELD 03w01 STALL: STALL response received interrupt
0x40040648 C   FIELD 04w01 NAK: NAK response received interrupt
0x40040648 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x40040648 C   FIELD 06w01 NYET: Response received interrupt
0x40040648 C   FIELD 07w01 TXERR: Transaction error
0x40040648 C   FIELD 08w01 BBERR: Babble error
0x40040648 C   FIELD 09w01 FRMOR: Frame overrun
0x40040648 C   FIELD 10w01 DTERR: Data toggle error
0x4004064C B  REGISTER INTMSK10 (rw): OTG_HS host channel-11 interrupt mask register
0x4004064C C   FIELD 00w01 XFRCM: Transfer completed mask
0x4004064C C   FIELD 01w01 CHHM: Channel halted mask
0x4004064C C   FIELD 02w01 AHBERR: AHB error
0x4004064C C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x4004064C C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x4004064C C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x4004064C C   FIELD 06w01 NYET: response received interrupt mask
0x4004064C C   FIELD 07w01 TXERRM: Transaction error mask
0x4004064C C   FIELD 08w01 BBERRM: Babble error mask
0x4004064C C   FIELD 09w01 FRMORM: Frame overrun mask
0x4004064C C   FIELD 10w01 DTERRM: Data toggle error mask
0x40040650 B  REGISTER TSIZ10 (rw): OTG_HS host channel-11 transfer size register
0x40040650 C   FIELD 00w19 XFRSIZ: Transfer size
0x40040650 C   FIELD 19w10 PKTCNT: Packet count
0x40040650 C   FIELD 29w02 DPID: Data PID
0x40040654 B  REGISTER DMA10 (rw): OTG_HS host channel-0 DMA address register
0x40040654 C   FIELD 00w32 DMAADDR: DMA address
0x40040660 B  CLUSTER HC11: Host channel
0x40040660 B  REGISTER CHAR11 (rw): OTG_HS host channel-0 characteristics register
0x40040660 C   FIELD 00w11 MPSIZ: Maximum packet size
0x40040660 C   FIELD 11w04 EPNUM: Endpoint number
0x40040660 C   FIELD 15w01 EPDIR: Endpoint direction
0x40040660 C   FIELD 17w01 LSDEV: Low-speed device
0x40040660 C   FIELD 18w02 EPTYP: Endpoint type
0x40040660 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x40040660 C   FIELD 22w07 DAD: Device address
0x40040660 C   FIELD 29w01 ODDFRM: Odd frame
0x40040660 C   FIELD 30w01 CHDIS: Channel disable
0x40040660 C   FIELD 31w01 CHENA: Channel enable
0x40040664 B  REGISTER SPLT11 (rw): OTG_HS host channel-0 split control register
0x40040664 C   FIELD 00w07 PRTADDR: Port address
0x40040664 C   FIELD 07w07 HUBADDR: Hub address
0x40040664 C   FIELD 14w02 XACTPOS: XACTPOS
0x40040664 C   FIELD 16w01 COMPLSPLT: Do complete split
0x40040664 C   FIELD 31w01 SPLITEN: Split enable
0x40040668 B  REGISTER INT11 (rw): OTG_HS host channel-11 interrupt register
0x40040668 C   FIELD 00w01 XFRC: Transfer completed
0x40040668 C   FIELD 01w01 CHH: Channel halted
0x40040668 C   FIELD 02w01 AHBERR: AHB error
0x40040668 C   FIELD 03w01 STALL: STALL response received interrupt
0x40040668 C   FIELD 04w01 NAK: NAK response received interrupt
0x40040668 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x40040668 C   FIELD 06w01 NYET: Response received interrupt
0x40040668 C   FIELD 07w01 TXERR: Transaction error
0x40040668 C   FIELD 08w01 BBERR: Babble error
0x40040668 C   FIELD 09w01 FRMOR: Frame overrun
0x40040668 C   FIELD 10w01 DTERR: Data toggle error
0x4004066C B  REGISTER INTMSK11 (rw): OTG_HS host channel-11 interrupt mask register
0x4004066C C   FIELD 00w01 XFRCM: Transfer completed mask
0x4004066C C   FIELD 01w01 CHHM: Channel halted mask
0x4004066C C   FIELD 02w01 AHBERR: AHB error
0x4004066C C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x4004066C C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x4004066C C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x4004066C C   FIELD 06w01 NYET: response received interrupt mask
0x4004066C C   FIELD 07w01 TXERRM: Transaction error mask
0x4004066C C   FIELD 08w01 BBERRM: Babble error mask
0x4004066C C   FIELD 09w01 FRMORM: Frame overrun mask
0x4004066C C   FIELD 10w01 DTERRM: Data toggle error mask
0x40040670 B  REGISTER TSIZ11 (rw): OTG_HS host channel-11 transfer size register
0x40040670 C   FIELD 00w19 XFRSIZ: Transfer size
0x40040670 C   FIELD 19w10 PKTCNT: Packet count
0x40040670 C   FIELD 29w02 DPID: Data PID
0x40040674 B  REGISTER DMA11 (rw): OTG_HS host channel-0 DMA address register
0x40040674 C   FIELD 00w32 DMAADDR: DMA address
0x40040680 B  CLUSTER HC12: Host channel
0x40040680 B  REGISTER CHAR12 (rw): OTG_HS host channel-0 characteristics register
0x40040680 C   FIELD 00w11 MPSIZ: Maximum packet size
0x40040680 C   FIELD 11w04 EPNUM: Endpoint number
0x40040680 C   FIELD 15w01 EPDIR: Endpoint direction
0x40040680 C   FIELD 17w01 LSDEV: Low-speed device
0x40040680 C   FIELD 18w02 EPTYP: Endpoint type
0x40040680 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x40040680 C   FIELD 22w07 DAD: Device address
0x40040680 C   FIELD 29w01 ODDFRM: Odd frame
0x40040680 C   FIELD 30w01 CHDIS: Channel disable
0x40040680 C   FIELD 31w01 CHENA: Channel enable
0x40040684 B  REGISTER SPLT12 (rw): OTG_HS host channel-0 split control register
0x40040684 C   FIELD 00w07 PRTADDR: Port address
0x40040684 C   FIELD 07w07 HUBADDR: Hub address
0x40040684 C   FIELD 14w02 XACTPOS: XACTPOS
0x40040684 C   FIELD 16w01 COMPLSPLT: Do complete split
0x40040684 C   FIELD 31w01 SPLITEN: Split enable
0x40040688 B  REGISTER INT12 (rw): OTG_HS host channel-11 interrupt register
0x40040688 C   FIELD 00w01 XFRC: Transfer completed
0x40040688 C   FIELD 01w01 CHH: Channel halted
0x40040688 C   FIELD 02w01 AHBERR: AHB error
0x40040688 C   FIELD 03w01 STALL: STALL response received interrupt
0x40040688 C   FIELD 04w01 NAK: NAK response received interrupt
0x40040688 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x40040688 C   FIELD 06w01 NYET: Response received interrupt
0x40040688 C   FIELD 07w01 TXERR: Transaction error
0x40040688 C   FIELD 08w01 BBERR: Babble error
0x40040688 C   FIELD 09w01 FRMOR: Frame overrun
0x40040688 C   FIELD 10w01 DTERR: Data toggle error
0x4004068C B  REGISTER INTMSK12 (rw): OTG_HS host channel-11 interrupt mask register
0x4004068C C   FIELD 00w01 XFRCM: Transfer completed mask
0x4004068C C   FIELD 01w01 CHHM: Channel halted mask
0x4004068C C   FIELD 02w01 AHBERR: AHB error
0x4004068C C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x4004068C C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x4004068C C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x4004068C C   FIELD 06w01 NYET: response received interrupt mask
0x4004068C C   FIELD 07w01 TXERRM: Transaction error mask
0x4004068C C   FIELD 08w01 BBERRM: Babble error mask
0x4004068C C   FIELD 09w01 FRMORM: Frame overrun mask
0x4004068C C   FIELD 10w01 DTERRM: Data toggle error mask
0x40040690 B  REGISTER TSIZ12 (rw): OTG_HS host channel-11 transfer size register
0x40040690 C   FIELD 00w19 XFRSIZ: Transfer size
0x40040690 C   FIELD 19w10 PKTCNT: Packet count
0x40040690 C   FIELD 29w02 DPID: Data PID
0x40040694 B  REGISTER DMA12 (rw): OTG_HS host channel-0 DMA address register
0x40040694 C   FIELD 00w32 DMAADDR: DMA address
0x400406A0 B  CLUSTER HC13: Host channel
0x400406A0 B  REGISTER CHAR13 (rw): OTG_HS host channel-0 characteristics register
0x400406A0 C   FIELD 00w11 MPSIZ: Maximum packet size
0x400406A0 C   FIELD 11w04 EPNUM: Endpoint number
0x400406A0 C   FIELD 15w01 EPDIR: Endpoint direction
0x400406A0 C   FIELD 17w01 LSDEV: Low-speed device
0x400406A0 C   FIELD 18w02 EPTYP: Endpoint type
0x400406A0 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x400406A0 C   FIELD 22w07 DAD: Device address
0x400406A0 C   FIELD 29w01 ODDFRM: Odd frame
0x400406A0 C   FIELD 30w01 CHDIS: Channel disable
0x400406A0 C   FIELD 31w01 CHENA: Channel enable
0x400406A4 B  REGISTER SPLT13 (rw): OTG_HS host channel-0 split control register
0x400406A4 C   FIELD 00w07 PRTADDR: Port address
0x400406A4 C   FIELD 07w07 HUBADDR: Hub address
0x400406A4 C   FIELD 14w02 XACTPOS: XACTPOS
0x400406A4 C   FIELD 16w01 COMPLSPLT: Do complete split
0x400406A4 C   FIELD 31w01 SPLITEN: Split enable
0x400406A8 B  REGISTER INT13 (rw): OTG_HS host channel-11 interrupt register
0x400406A8 C   FIELD 00w01 XFRC: Transfer completed
0x400406A8 C   FIELD 01w01 CHH: Channel halted
0x400406A8 C   FIELD 02w01 AHBERR: AHB error
0x400406A8 C   FIELD 03w01 STALL: STALL response received interrupt
0x400406A8 C   FIELD 04w01 NAK: NAK response received interrupt
0x400406A8 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x400406A8 C   FIELD 06w01 NYET: Response received interrupt
0x400406A8 C   FIELD 07w01 TXERR: Transaction error
0x400406A8 C   FIELD 08w01 BBERR: Babble error
0x400406A8 C   FIELD 09w01 FRMOR: Frame overrun
0x400406A8 C   FIELD 10w01 DTERR: Data toggle error
0x400406AC B  REGISTER INTMSK13 (rw): OTG_HS host channel-11 interrupt mask register
0x400406AC C   FIELD 00w01 XFRCM: Transfer completed mask
0x400406AC C   FIELD 01w01 CHHM: Channel halted mask
0x400406AC C   FIELD 02w01 AHBERR: AHB error
0x400406AC C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x400406AC C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x400406AC C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x400406AC C   FIELD 06w01 NYET: response received interrupt mask
0x400406AC C   FIELD 07w01 TXERRM: Transaction error mask
0x400406AC C   FIELD 08w01 BBERRM: Babble error mask
0x400406AC C   FIELD 09w01 FRMORM: Frame overrun mask
0x400406AC C   FIELD 10w01 DTERRM: Data toggle error mask
0x400406B0 B  REGISTER TSIZ13 (rw): OTG_HS host channel-11 transfer size register
0x400406B0 C   FIELD 00w19 XFRSIZ: Transfer size
0x400406B0 C   FIELD 19w10 PKTCNT: Packet count
0x400406B0 C   FIELD 29w02 DPID: Data PID
0x400406B4 B  REGISTER DMA13 (rw): OTG_HS host channel-0 DMA address register
0x400406B4 C   FIELD 00w32 DMAADDR: DMA address
0x400406C0 B  CLUSTER HC14: Host channel
0x400406C0 B  REGISTER CHAR14 (rw): OTG_HS host channel-0 characteristics register
0x400406C0 C   FIELD 00w11 MPSIZ: Maximum packet size
0x400406C0 C   FIELD 11w04 EPNUM: Endpoint number
0x400406C0 C   FIELD 15w01 EPDIR: Endpoint direction
0x400406C0 C   FIELD 17w01 LSDEV: Low-speed device
0x400406C0 C   FIELD 18w02 EPTYP: Endpoint type
0x400406C0 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x400406C0 C   FIELD 22w07 DAD: Device address
0x400406C0 C   FIELD 29w01 ODDFRM: Odd frame
0x400406C0 C   FIELD 30w01 CHDIS: Channel disable
0x400406C0 C   FIELD 31w01 CHENA: Channel enable
0x400406C4 B  REGISTER SPLT14 (rw): OTG_HS host channel-0 split control register
0x400406C4 C   FIELD 00w07 PRTADDR: Port address
0x400406C4 C   FIELD 07w07 HUBADDR: Hub address
0x400406C4 C   FIELD 14w02 XACTPOS: XACTPOS
0x400406C4 C   FIELD 16w01 COMPLSPLT: Do complete split
0x400406C4 C   FIELD 31w01 SPLITEN: Split enable
0x400406C8 B  REGISTER INT14 (rw): OTG_HS host channel-11 interrupt register
0x400406C8 C   FIELD 00w01 XFRC: Transfer completed
0x400406C8 C   FIELD 01w01 CHH: Channel halted
0x400406C8 C   FIELD 02w01 AHBERR: AHB error
0x400406C8 C   FIELD 03w01 STALL: STALL response received interrupt
0x400406C8 C   FIELD 04w01 NAK: NAK response received interrupt
0x400406C8 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x400406C8 C   FIELD 06w01 NYET: Response received interrupt
0x400406C8 C   FIELD 07w01 TXERR: Transaction error
0x400406C8 C   FIELD 08w01 BBERR: Babble error
0x400406C8 C   FIELD 09w01 FRMOR: Frame overrun
0x400406C8 C   FIELD 10w01 DTERR: Data toggle error
0x400406CC B  REGISTER INTMSK14 (rw): OTG_HS host channel-11 interrupt mask register
0x400406CC C   FIELD 00w01 XFRCM: Transfer completed mask
0x400406CC C   FIELD 01w01 CHHM: Channel halted mask
0x400406CC C   FIELD 02w01 AHBERR: AHB error
0x400406CC C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x400406CC C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x400406CC C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x400406CC C   FIELD 06w01 NYET: response received interrupt mask
0x400406CC C   FIELD 07w01 TXERRM: Transaction error mask
0x400406CC C   FIELD 08w01 BBERRM: Babble error mask
0x400406CC C   FIELD 09w01 FRMORM: Frame overrun mask
0x400406CC C   FIELD 10w01 DTERRM: Data toggle error mask
0x400406D0 B  REGISTER TSIZ14 (rw): OTG_HS host channel-11 transfer size register
0x400406D0 C   FIELD 00w19 XFRSIZ: Transfer size
0x400406D0 C   FIELD 19w10 PKTCNT: Packet count
0x400406D0 C   FIELD 29w02 DPID: Data PID
0x400406D4 B  REGISTER DMA14 (rw): OTG_HS host channel-0 DMA address register
0x400406D4 C   FIELD 00w32 DMAADDR: DMA address
0x400406E0 B  CLUSTER HC15: Host channel
0x400406E0 B  REGISTER CHAR15 (rw): OTG_HS host channel-0 characteristics register
0x400406E0 C   FIELD 00w11 MPSIZ: Maximum packet size
0x400406E0 C   FIELD 11w04 EPNUM: Endpoint number
0x400406E0 C   FIELD 15w01 EPDIR: Endpoint direction
0x400406E0 C   FIELD 17w01 LSDEV: Low-speed device
0x400406E0 C   FIELD 18w02 EPTYP: Endpoint type
0x400406E0 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x400406E0 C   FIELD 22w07 DAD: Device address
0x400406E0 C   FIELD 29w01 ODDFRM: Odd frame
0x400406E0 C   FIELD 30w01 CHDIS: Channel disable
0x400406E0 C   FIELD 31w01 CHENA: Channel enable
0x400406E4 B  REGISTER SPLT15 (rw): OTG_HS host channel-0 split control register
0x400406E4 C   FIELD 00w07 PRTADDR: Port address
0x400406E4 C   FIELD 07w07 HUBADDR: Hub address
0x400406E4 C   FIELD 14w02 XACTPOS: XACTPOS
0x400406E4 C   FIELD 16w01 COMPLSPLT: Do complete split
0x400406E4 C   FIELD 31w01 SPLITEN: Split enable
0x400406E8 B  REGISTER INT15 (rw): OTG_HS host channel-11 interrupt register
0x400406E8 C   FIELD 00w01 XFRC: Transfer completed
0x400406E8 C   FIELD 01w01 CHH: Channel halted
0x400406E8 C   FIELD 02w01 AHBERR: AHB error
0x400406E8 C   FIELD 03w01 STALL: STALL response received interrupt
0x400406E8 C   FIELD 04w01 NAK: NAK response received interrupt
0x400406E8 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x400406E8 C   FIELD 06w01 NYET: Response received interrupt
0x400406E8 C   FIELD 07w01 TXERR: Transaction error
0x400406E8 C   FIELD 08w01 BBERR: Babble error
0x400406E8 C   FIELD 09w01 FRMOR: Frame overrun
0x400406E8 C   FIELD 10w01 DTERR: Data toggle error
0x400406EC B  REGISTER INTMSK15 (rw): OTG_HS host channel-11 interrupt mask register
0x400406EC C   FIELD 00w01 XFRCM: Transfer completed mask
0x400406EC C   FIELD 01w01 CHHM: Channel halted mask
0x400406EC C   FIELD 02w01 AHBERR: AHB error
0x400406EC C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x400406EC C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x400406EC C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x400406EC C   FIELD 06w01 NYET: response received interrupt mask
0x400406EC C   FIELD 07w01 TXERRM: Transaction error mask
0x400406EC C   FIELD 08w01 BBERRM: Babble error mask
0x400406EC C   FIELD 09w01 FRMORM: Frame overrun mask
0x400406EC C   FIELD 10w01 DTERRM: Data toggle error mask
0x400406F0 B  REGISTER TSIZ15 (rw): OTG_HS host channel-11 transfer size register
0x400406F0 C   FIELD 00w19 XFRSIZ: Transfer size
0x400406F0 C   FIELD 19w10 PKTCNT: Packet count
0x400406F0 C   FIELD 29w02 DPID: Data PID
0x400406F4 B  REGISTER DMA15 (rw): OTG_HS host channel-0 DMA address register
0x400406F4 C   FIELD 00w32 DMAADDR: DMA address
0x40040800 A PERIPHERAL OTG1_HS_DEVICE
0x40040800 B  REGISTER DCFG (rw): OTG_HS device configuration register
0x40040800 C   FIELD 00w02 DSPD: Device speed
0x40040800 C   FIELD 02w01 NZLSOHSK: Nonzero-length status OUT handshake
0x40040800 C   FIELD 04w07 DAD: Device address
0x40040800 C   FIELD 11w02 PFIVL: Periodic (micro)frame interval
0x40040800 C   FIELD 24w02 PERSCHIVL: Periodic scheduling interval
0x40040804 B  REGISTER DCTL: OTG_HS device control register
0x40040804 C   FIELD 00w01 RWUSIG (rw): Remote wakeup signaling
0x40040804 C   FIELD 01w01 SDIS (rw): Soft disconnect
0x40040804 C   FIELD 02w01 GINSTS (ro): Global IN NAK status
0x40040804 C   FIELD 03w01 GONSTS (ro): Global OUT NAK status
0x40040804 C   FIELD 04w03 TCTL (rw): Test control
0x40040804 C   FIELD 07w01 SGINAK (wo): Set global IN NAK
0x40040804 C   FIELD 08w01 CGINAK (wo): Clear global IN NAK
0x40040804 C   FIELD 09w01 SGONAK (wo): Set global OUT NAK
0x40040804 C   FIELD 10w01 CGONAK (wo): Clear global OUT NAK
0x40040804 C   FIELD 11w01 POPRGDNE (rw): Power-on programming done
0x40040808 B  REGISTER DSTS (ro): OTG_HS device status register
0x40040808 C   FIELD 00w01 SUSPSTS: Suspend status
0x40040808 C   FIELD 01w02 ENUMSPD: Enumerated speed
0x40040808 C   FIELD 03w01 EERR: Erratic error
0x40040808 C   FIELD 08w14 FNSOF: Frame number of the received SOF
0x40040810 B  REGISTER DIEPMSK (rw): OTG_HS device IN endpoint common interrupt mask register
0x40040810 C   FIELD 00w01 XFRCM: Transfer completed interrupt mask
0x40040810 C   FIELD 01w01 EPDM: Endpoint disabled interrupt mask
0x40040810 C   FIELD 03w01 TOM: Timeout condition mask (nonisochronous endpoints)
0x40040810 C   FIELD 04w01 ITTXFEMSK: IN token received when TxFIFO empty mask
0x40040810 C   FIELD 05w01 INEPNMM: IN token received with EP mismatch mask
0x40040810 C   FIELD 06w01 INEPNEM: IN endpoint NAK effective mask
0x40040810 C   FIELD 08w01 TXFURM: FIFO underrun mask
0x40040810 C   FIELD 09w01 BIM: BNA interrupt mask
0x40040814 B  REGISTER DOEPMSK (rw): OTG_HS device OUT endpoint common interrupt mask register
0x40040814 C   FIELD 00w01 XFRCM: Transfer completed interrupt mask
0x40040814 C   FIELD 01w01 EPDM: Endpoint disabled interrupt mask
0x40040814 C   FIELD 03w01 STUPM: SETUP phase done mask
0x40040814 C   FIELD 04w01 OTEPDM: OUT token received when endpoint disabled mask
0x40040814 C   FIELD 06w01 B2BSTUP: Back-to-back SETUP packets received mask
0x40040814 C   FIELD 08w01 OPEM: OUT packet error mask
0x40040814 C   FIELD 09w01 BOIM: BNA interrupt mask
0x40040818 B  REGISTER DAINT (ro): OTG_HS device all endpoints interrupt register
0x40040818 C   FIELD 00w16 IEPINT: IN endpoint interrupt bits
0x40040818 C   FIELD 16w16 OEPINT: OUT endpoint interrupt bits
0x4004081C B  REGISTER DAINTMSK (rw): OTG_HS all endpoints interrupt mask register
0x4004081C C   FIELD 00w16 IEPM: IN EP interrupt mask bits
0x4004081C C   FIELD 16w16 OEPM: OUT EP interrupt mask bits
0x40040828 B  REGISTER DVBUSDIS (rw): OTG_HS device VBUS discharge time register
0x40040828 C   FIELD 00w16 VBUSDT: Device VBUS discharge time
0x4004082C B  REGISTER DVBUSPULSE (rw): OTG_HS device VBUS pulsing time register
0x4004082C C   FIELD 00w12 DVBUSP: Device VBUS pulsing time
0x40040830 B  REGISTER DTHRCTL (rw): OTG_HS Device threshold control register
0x40040830 C   FIELD 00w01 NONISOTHREN: Nonisochronous IN endpoints threshold enable
0x40040830 C   FIELD 01w01 ISOTHREN: ISO IN endpoint threshold enable
0x40040830 C   FIELD 02w09 TXTHRLEN: Transmit threshold length
0x40040830 C   FIELD 16w01 RXTHREN: Receive threshold enable
0x40040830 C   FIELD 17w09 RXTHRLEN: Receive threshold length
0x40040830 C   FIELD 27w01 ARPEN: Arbiter parking enable
0x40040834 B  REGISTER DIEPEMPMSK (rw): OTG_HS device IN endpoint FIFO empty interrupt mask register
0x40040834 C   FIELD 00w16 INEPTXFEM: IN EP Tx FIFO empty interrupt mask bits
0x40040838 B  REGISTER DEACHINT (rw): OTG_HS device each endpoint interrupt register
0x40040838 C   FIELD 01w01 IEP1INT: IN endpoint 1interrupt bit
0x40040838 C   FIELD 17w01 OEP1INT: OUT endpoint 1 interrupt bit
0x4004083C B  REGISTER DEACHINTMSK (rw): OTG_HS device each endpoint interrupt register mask
0x4004083C C   FIELD 01w01 IEP1INTM: IN Endpoint 1 interrupt mask bit
0x4004083C C   FIELD 17w01 OEP1INTM: OUT Endpoint 1 interrupt mask bit
0x40040844 B  REGISTER DIEPEACHMSK1 (rw): 
0x40040844 C   FIELD 00w01 XFRCM: Transfer completed interrupt mask
0x40040844 C   FIELD 01w01 EPDM: Endpoint disabled interrupt mask
0x40040844 C   FIELD 02w01 AHBERRM: AHB error mask
0x40040844 C   FIELD 03w01 TOM: Timeout condition mask (Non-isochronous endpoints)
0x40040844 C   FIELD 04w01 ITTXFEMSK: IN token received when TxFIFO empty mask
0x40040844 C   FIELD 06w01 INEPNEM: IN endpoint NAK effective mask
0x40040844 C   FIELD 08w01 TXFURM: FIFO underrun mask
0x40040844 C   FIELD 09w01 BNAM: BNA interrupt mask
0x40040844 C   FIELD 13w01 NAKM: NAK interrupt mask
0x40040884 B  REGISTER DOEPEACHMSK1 (rw): 
0x40040884 C   FIELD 00w01 XFRCM: Transfer completed interrupt mask
0x40040884 C   FIELD 01w01 EPDM: Endpoint disabled interrupt mask
0x40040884 C   FIELD 02w01 AHBERRM: AHB error mask
0x40040884 C   FIELD 03w01 STUPM: SETUP phase done mask
0x40040884 C   FIELD 04w01 OTEPDM: OUT token received when endpoint disabled mask
0x40040884 C   FIELD 06w01 B2BSTUPM: Back-to-back SETUP packets received mask
0x40040884 C   FIELD 08w01 OUTPKTERRM: Out packet error mask
0x40040884 C   FIELD 09w01 BNAM: BNA interrupt mask
0x40040884 C   FIELD 12w01 BERRM: Babble error interrupt mask
0x40040884 C   FIELD 13w01 NAKMSK: NAK interrupt mask
0x40040884 C   FIELD 14w01 NYETMSK: NYET interrupt mask
0x40040900 B  CLUSTER DIEP0: Device IN endpoint 0
0x40040900 B  REGISTER CTL: OTG device endpoint-0 control register
0x40040900 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40040900 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40040900 C   FIELD 16w01 EONUM_DPID (ro): Even/odd frame
0x40040900 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40040900 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40040900 C   FIELD 21w01 STALL (rw): STALL handshake
0x40040900 C   FIELD 22w04 TXFNUM (rw): TxFIFO number
0x40040900 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40040900 C   FIELD 27w01 SNAK (wo): Set NAK
0x40040900 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID
0x40040900 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40040900 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40040900 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40040908 B  REGISTER INT: OTG device endpoint-0 interrupt register
0x40040908 C   FIELD 00w01 XFRC (rw): Transfer completed interrupt
0x40040908 C   FIELD 01w01 EPDISD (rw): Endpoint disabled interrupt
0x40040908 C   FIELD 03w01 TOC (rw): Timeout condition
0x40040908 C   FIELD 04w01 ITTXFE (rw): IN token received when TxFIFO is empty
0x40040908 C   FIELD 06w01 INEPNE (rw): IN endpoint NAK effective
0x40040908 C   FIELD 07w01 TXFE (ro): Transmit FIFO empty
0x40040908 C   FIELD 08w01 TXFIFOUDRN (rw): Transmit Fifo Underrun
0x40040908 C   FIELD 09w01 BNA (rw): Buffer not available interrupt
0x40040908 C   FIELD 11w01 PKTDRPSTS (rw): Packet dropped status
0x40040908 C   FIELD 12w01 BERR (rw): Babble error interrupt
0x40040908 C   FIELD 13w01 NAK (rw): NAK interrupt
0x40040910 B  REGISTER TSIZ (rw): OTG_HS device IN endpoint 0 transfer size register
0x40040910 C   FIELD 00w07 XFRSIZ: Transfer size
0x40040910 C   FIELD 19w02 PKTCNT: Packet count
0x40040914 B  REGISTER DMA (rw): OTG_HS device endpoint-0 DMA address register
0x40040914 C   FIELD 00w32 DMAADDR: DMA address
0x40040918 B  REGISTER TXFSTS (ro): OTG_HS device IN endpoint transmit FIFO status register
0x40040918 C   FIELD 00w16 INEPTFSAV: IN endpoint TxFIFO space avail
0x40040920 B  CLUSTER DIEP1: Device IN endpoint X
0x40040920 B  REGISTER CTL1: OTG device endpoint-1 control register
0x40040920 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40040920 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40040920 C   FIELD 16w01 EONUM_DPID (ro): Even/odd frame
0x40040920 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40040920 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40040920 C   FIELD 21w01 STALL (rw): STALL handshake
0x40040920 C   FIELD 22w04 TXFNUM (rw): TxFIFO number
0x40040920 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40040920 C   FIELD 27w01 SNAK (wo): Set NAK
0x40040920 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID
0x40040920 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40040920 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40040920 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40040928 B  REGISTER INT1 (=OTG1_HS_DEVICE.DIEP0.INT): OTG device endpoint-1 interrupt register
0x40040930 B  REGISTER TSIZ1 (rw): OTG_HS device endpoint transfer size register
0x40040930 C   FIELD 00w19 XFRSIZ: Transfer size
0x40040930 C   FIELD 19w10 PKTCNT: Packet count
0x40040930 C   FIELD 29w02 MCNT: Multi count
0x40040934 B  REGISTER DMA1 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x40040938 B  REGISTER TXFSTS1 (=OTG1_HS_DEVICE.DIEP0.TXFSTS): OTG_HS device IN endpoint transmit FIFO status register
0x40040940 B  CLUSTER DIEP2: Device IN endpoint X
0x40040940 B  REGISTER CTL2: OTG device endpoint-1 control register
0x40040940 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40040940 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40040940 C   FIELD 16w01 EONUM_DPID (ro): Even/odd frame
0x40040940 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40040940 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40040940 C   FIELD 21w01 STALL (rw): STALL handshake
0x40040940 C   FIELD 22w04 TXFNUM (rw): TxFIFO number
0x40040940 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40040940 C   FIELD 27w01 SNAK (wo): Set NAK
0x40040940 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID
0x40040940 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40040940 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40040940 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40040948 B  REGISTER INT2 (=OTG1_HS_DEVICE.DIEP0.INT): OTG device endpoint-1 interrupt register
0x40040950 B  REGISTER TSIZ2 (rw): OTG_HS device endpoint transfer size register
0x40040950 C   FIELD 00w19 XFRSIZ: Transfer size
0x40040950 C   FIELD 19w10 PKTCNT: Packet count
0x40040950 C   FIELD 29w02 MCNT: Multi count
0x40040954 B  REGISTER DMA2 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x40040958 B  REGISTER TXFSTS2 (=OTG1_HS_DEVICE.DIEP0.TXFSTS): OTG_HS device IN endpoint transmit FIFO status register
0x40040960 B  CLUSTER DIEP3: Device IN endpoint X
0x40040960 B  REGISTER CTL3: OTG device endpoint-1 control register
0x40040960 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40040960 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40040960 C   FIELD 16w01 EONUM_DPID (ro): Even/odd frame
0x40040960 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40040960 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40040960 C   FIELD 21w01 STALL (rw): STALL handshake
0x40040960 C   FIELD 22w04 TXFNUM (rw): TxFIFO number
0x40040960 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40040960 C   FIELD 27w01 SNAK (wo): Set NAK
0x40040960 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID
0x40040960 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40040960 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40040960 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40040968 B  REGISTER INT3 (=OTG1_HS_DEVICE.DIEP0.INT): OTG device endpoint-1 interrupt register
0x40040970 B  REGISTER TSIZ3 (rw): OTG_HS device endpoint transfer size register
0x40040970 C   FIELD 00w19 XFRSIZ: Transfer size
0x40040970 C   FIELD 19w10 PKTCNT: Packet count
0x40040970 C   FIELD 29w02 MCNT: Multi count
0x40040974 B  REGISTER DMA3 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x40040978 B  REGISTER TXFSTS3 (=OTG1_HS_DEVICE.DIEP0.TXFSTS): OTG_HS device IN endpoint transmit FIFO status register
0x40040980 B  CLUSTER DIEP4: Device IN endpoint X
0x40040980 B  REGISTER CTL4: OTG device endpoint-1 control register
0x40040980 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40040980 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40040980 C   FIELD 16w01 EONUM_DPID (ro): Even/odd frame
0x40040980 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40040980 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40040980 C   FIELD 21w01 STALL (rw): STALL handshake
0x40040980 C   FIELD 22w04 TXFNUM (rw): TxFIFO number
0x40040980 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40040980 C   FIELD 27w01 SNAK (wo): Set NAK
0x40040980 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID
0x40040980 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40040980 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40040980 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40040988 B  REGISTER INT4 (=OTG1_HS_DEVICE.DIEP0.INT): OTG device endpoint-1 interrupt register
0x40040990 B  REGISTER TSIZ4 (rw): OTG_HS device endpoint transfer size register
0x40040990 C   FIELD 00w19 XFRSIZ: Transfer size
0x40040990 C   FIELD 19w10 PKTCNT: Packet count
0x40040990 C   FIELD 29w02 MCNT: Multi count
0x40040994 B  REGISTER DMA4 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x40040998 B  REGISTER TXFSTS4 (=OTG1_HS_DEVICE.DIEP0.TXFSTS): OTG_HS device IN endpoint transmit FIFO status register
0x400409A0 B  CLUSTER DIEP5: Device IN endpoint X
0x400409A0 B  REGISTER CTL5: OTG device endpoint-1 control register
0x400409A0 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x400409A0 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x400409A0 C   FIELD 16w01 EONUM_DPID (ro): Even/odd frame
0x400409A0 C   FIELD 17w01 NAKSTS (ro): NAK status
0x400409A0 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x400409A0 C   FIELD 21w01 STALL (rw): STALL handshake
0x400409A0 C   FIELD 22w04 TXFNUM (rw): TxFIFO number
0x400409A0 C   FIELD 26w01 CNAK (wo): Clear NAK
0x400409A0 C   FIELD 27w01 SNAK (wo): Set NAK
0x400409A0 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID
0x400409A0 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x400409A0 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x400409A0 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x400409A8 B  REGISTER INT5 (=OTG1_HS_DEVICE.DIEP0.INT): OTG device endpoint-1 interrupt register
0x400409B0 B  REGISTER TSIZ5 (rw): OTG_HS device endpoint transfer size register
0x400409B0 C   FIELD 00w19 XFRSIZ: Transfer size
0x400409B0 C   FIELD 19w10 PKTCNT: Packet count
0x400409B0 C   FIELD 29w02 MCNT: Multi count
0x400409B4 B  REGISTER DMA5 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x400409B8 B  REGISTER TXFSTS5 (=OTG1_HS_DEVICE.DIEP0.TXFSTS): OTG_HS device IN endpoint transmit FIFO status register
0x400409C0 B  CLUSTER DIEP6: Device IN endpoint X
0x400409C0 B  REGISTER CTL6: OTG device endpoint-1 control register
0x400409C0 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x400409C0 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x400409C0 C   FIELD 16w01 EONUM_DPID (ro): Even/odd frame
0x400409C0 C   FIELD 17w01 NAKSTS (ro): NAK status
0x400409C0 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x400409C0 C   FIELD 21w01 STALL (rw): STALL handshake
0x400409C0 C   FIELD 22w04 TXFNUM (rw): TxFIFO number
0x400409C0 C   FIELD 26w01 CNAK (wo): Clear NAK
0x400409C0 C   FIELD 27w01 SNAK (wo): Set NAK
0x400409C0 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID
0x400409C0 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x400409C0 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x400409C0 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x400409C8 B  REGISTER INT6 (=OTG1_HS_DEVICE.DIEP0.INT): OTG device endpoint-1 interrupt register
0x400409D0 B  REGISTER TSIZ6 (rw): OTG_HS device endpoint transfer size register
0x400409D0 C   FIELD 00w19 XFRSIZ: Transfer size
0x400409D0 C   FIELD 19w10 PKTCNT: Packet count
0x400409D0 C   FIELD 29w02 MCNT: Multi count
0x400409D4 B  REGISTER DMA6 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x400409D8 B  REGISTER TXFSTS6 (=OTG1_HS_DEVICE.DIEP0.TXFSTS): OTG_HS device IN endpoint transmit FIFO status register
0x400409E0 B  CLUSTER DIEP7: Device IN endpoint X
0x400409E0 B  REGISTER CTL7: OTG device endpoint-1 control register
0x400409E0 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x400409E0 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x400409E0 C   FIELD 16w01 EONUM_DPID (ro): Even/odd frame
0x400409E0 C   FIELD 17w01 NAKSTS (ro): NAK status
0x400409E0 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x400409E0 C   FIELD 21w01 STALL (rw): STALL handshake
0x400409E0 C   FIELD 22w04 TXFNUM (rw): TxFIFO number
0x400409E0 C   FIELD 26w01 CNAK (wo): Clear NAK
0x400409E0 C   FIELD 27w01 SNAK (wo): Set NAK
0x400409E0 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID
0x400409E0 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x400409E0 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x400409E0 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x400409E8 B  REGISTER INT7 (=OTG1_HS_DEVICE.DIEP0.INT): OTG device endpoint-1 interrupt register
0x400409F0 B  REGISTER TSIZ7 (rw): OTG_HS device endpoint transfer size register
0x400409F0 C   FIELD 00w19 XFRSIZ: Transfer size
0x400409F0 C   FIELD 19w10 PKTCNT: Packet count
0x400409F0 C   FIELD 29w02 MCNT: Multi count
0x400409F4 B  REGISTER DMA7 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x400409F8 B  REGISTER TXFSTS7 (=OTG1_HS_DEVICE.DIEP0.TXFSTS): OTG_HS device IN endpoint transmit FIFO status register
0x40040A00 B  CLUSTER DIEP8: Device IN endpoint X
0x40040A00 B  REGISTER CTL8: OTG device endpoint-1 control register
0x40040A00 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40040A00 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40040A00 C   FIELD 16w01 EONUM_DPID (ro): Even/odd frame
0x40040A00 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40040A00 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40040A00 C   FIELD 21w01 STALL (rw): STALL handshake
0x40040A00 C   FIELD 22w04 TXFNUM (rw): TxFIFO number
0x40040A00 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40040A00 C   FIELD 27w01 SNAK (wo): Set NAK
0x40040A00 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID
0x40040A00 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40040A00 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40040A00 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40040A08 B  REGISTER INT8 (=OTG1_HS_DEVICE.DIEP0.INT): OTG device endpoint-1 interrupt register
0x40040A10 B  REGISTER TSIZ8 (rw): OTG_HS device endpoint transfer size register
0x40040A10 C   FIELD 00w19 XFRSIZ: Transfer size
0x40040A10 C   FIELD 19w10 PKTCNT: Packet count
0x40040A10 C   FIELD 29w02 MCNT: Multi count
0x40040A14 B  REGISTER DMA8 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x40040A18 B  REGISTER TXFSTS8 (=OTG1_HS_DEVICE.DIEP0.TXFSTS): OTG_HS device IN endpoint transmit FIFO status register
0x40040B00 B  CLUSTER DOEP0: Device OUT endpoint 0
0x40040B00 B  REGISTER CTL: OTG_HS device control OUT endpoint 0 control register
0x40040B00 C   FIELD 00w02 MPSIZ (ro): Maximum packet size
0x40040B00 C   FIELD 15w01 USBAEP (ro): USB active endpoint
0x40040B00 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40040B00 C   FIELD 18w02 EPTYP (ro): Endpoint type
0x40040B00 C   FIELD 20w01 SNPM (rw): Snoop mode
0x40040B00 C   FIELD 21w01 STALL (rw): STALL handshake
0x40040B00 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40040B00 C   FIELD 27w01 SNAK (wo): Set NAK
0x40040B00 C   FIELD 30w01 EPDIS (ro): Endpoint disable
0x40040B00 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40040B08 B  REGISTER INT (rw): OTG_HS device endpoint-0 interrupt register
0x40040B08 C   FIELD 00w01 XFRC: Transfer completed interrupt
0x40040B08 C   FIELD 01w01 EPDISD: Endpoint disabled interrupt
0x40040B08 C   FIELD 03w01 STUP: SETUP phase done
0x40040B08 C   FIELD 04w01 OTEPDIS: OUT token received when endpoint disabled
0x40040B08 C   FIELD 06w01 B2BSTUP: Back-to-back SETUP packets received
0x40040B08 C   FIELD 14w01 NYET: NYET interrupt
0x40040B10 B  REGISTER TSIZ (rw): OTG_HS device endpoint-0 transfer size register
0x40040B10 C   FIELD 00w07 XFRSIZ: Transfer size
0x40040B10 C   FIELD 19w01 PKTCNT: Packet count
0x40040B10 C   FIELD 29w02 STUPCNT: SETUP packet count
0x40040B14 B  REGISTER DMA (rw): OTG_HS device endpoint-0 DMA address register
0x40040B14 C   FIELD 00w32 DMAADDR: DMA address
0x40040B20 B  CLUSTER DOEP1: Device IN endpoint X
0x40040B20 B  REGISTER CTL1: OTG device endpoint-1 control register
0x40040B20 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40040B20 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40040B20 C   FIELD 16w01 EONUM_DPID (ro): Even odd frame/Endpoint data PID
0x40040B20 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40040B20 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40040B20 C   FIELD 20w01 SNPM (rw): Snoop mode
0x40040B20 C   FIELD 21w01 STALL (rw): STALL handshake
0x40040B20 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40040B20 C   FIELD 27w01 SNAK (wo): Set NAK
0x40040B20 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID/Set even frame
0x40040B20 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40040B20 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40040B20 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40040B28 B  REGISTER INT1 (=OTG1_HS_DEVICE.DIEP0.INT): OTG_HS device endpoint-1 interrupt register
0x40040B30 B  REGISTER TSIZ1 (rw): OTG_HS device endpoint-1 transfer size register
0x40040B30 C   FIELD 00w19 XFRSIZ: Transfer size
0x40040B30 C   FIELD 19w10 PKTCNT: Packet count
0x40040B30 C   FIELD 29w02 RXDPID_STUPCNT: Received data PID/SETUP packet count
0x40040B34 B  REGISTER DMA1 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x40040B40 B  CLUSTER DOEP2: Device IN endpoint X
0x40040B40 B  REGISTER CTL2: OTG device endpoint-1 control register
0x40040B40 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40040B40 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40040B40 C   FIELD 16w01 EONUM_DPID (ro): Even odd frame/Endpoint data PID
0x40040B40 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40040B40 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40040B40 C   FIELD 20w01 SNPM (rw): Snoop mode
0x40040B40 C   FIELD 21w01 STALL (rw): STALL handshake
0x40040B40 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40040B40 C   FIELD 27w01 SNAK (wo): Set NAK
0x40040B40 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID/Set even frame
0x40040B40 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40040B40 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40040B40 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40040B48 B  REGISTER INT2 (=OTG1_HS_DEVICE.DIEP0.INT): OTG_HS device endpoint-1 interrupt register
0x40040B50 B  REGISTER TSIZ2 (rw): OTG_HS device endpoint-1 transfer size register
0x40040B50 C   FIELD 00w19 XFRSIZ: Transfer size
0x40040B50 C   FIELD 19w10 PKTCNT: Packet count
0x40040B50 C   FIELD 29w02 RXDPID_STUPCNT: Received data PID/SETUP packet count
0x40040B54 B  REGISTER DMA2 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x40040B60 B  CLUSTER DOEP3: Device IN endpoint X
0x40040B60 B  REGISTER CTL3: OTG device endpoint-1 control register
0x40040B60 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40040B60 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40040B60 C   FIELD 16w01 EONUM_DPID (ro): Even odd frame/Endpoint data PID
0x40040B60 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40040B60 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40040B60 C   FIELD 20w01 SNPM (rw): Snoop mode
0x40040B60 C   FIELD 21w01 STALL (rw): STALL handshake
0x40040B60 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40040B60 C   FIELD 27w01 SNAK (wo): Set NAK
0x40040B60 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID/Set even frame
0x40040B60 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40040B60 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40040B60 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40040B68 B  REGISTER INT3 (=OTG1_HS_DEVICE.DIEP0.INT): OTG_HS device endpoint-1 interrupt register
0x40040B70 B  REGISTER TSIZ3 (rw): OTG_HS device endpoint-1 transfer size register
0x40040B70 C   FIELD 00w19 XFRSIZ: Transfer size
0x40040B70 C   FIELD 19w10 PKTCNT: Packet count
0x40040B70 C   FIELD 29w02 RXDPID_STUPCNT: Received data PID/SETUP packet count
0x40040B74 B  REGISTER DMA3 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x40040B80 B  CLUSTER DOEP4: Device IN endpoint X
0x40040B80 B  REGISTER CTL4: OTG device endpoint-1 control register
0x40040B80 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40040B80 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40040B80 C   FIELD 16w01 EONUM_DPID (ro): Even odd frame/Endpoint data PID
0x40040B80 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40040B80 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40040B80 C   FIELD 20w01 SNPM (rw): Snoop mode
0x40040B80 C   FIELD 21w01 STALL (rw): STALL handshake
0x40040B80 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40040B80 C   FIELD 27w01 SNAK (wo): Set NAK
0x40040B80 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID/Set even frame
0x40040B80 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40040B80 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40040B80 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40040B88 B  REGISTER INT4 (=OTG1_HS_DEVICE.DIEP0.INT): OTG_HS device endpoint-1 interrupt register
0x40040B90 B  REGISTER TSIZ4 (rw): OTG_HS device endpoint-1 transfer size register
0x40040B90 C   FIELD 00w19 XFRSIZ: Transfer size
0x40040B90 C   FIELD 19w10 PKTCNT: Packet count
0x40040B90 C   FIELD 29w02 RXDPID_STUPCNT: Received data PID/SETUP packet count
0x40040B94 B  REGISTER DMA4 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x40040BA0 B  CLUSTER DOEP5: Device IN endpoint X
0x40040BA0 B  REGISTER CTL5: OTG device endpoint-1 control register
0x40040BA0 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40040BA0 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40040BA0 C   FIELD 16w01 EONUM_DPID (ro): Even odd frame/Endpoint data PID
0x40040BA0 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40040BA0 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40040BA0 C   FIELD 20w01 SNPM (rw): Snoop mode
0x40040BA0 C   FIELD 21w01 STALL (rw): STALL handshake
0x40040BA0 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40040BA0 C   FIELD 27w01 SNAK (wo): Set NAK
0x40040BA0 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID/Set even frame
0x40040BA0 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40040BA0 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40040BA0 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40040BA8 B  REGISTER INT5 (=OTG1_HS_DEVICE.DIEP0.INT): OTG_HS device endpoint-1 interrupt register
0x40040BB0 B  REGISTER TSIZ5 (rw): OTG_HS device endpoint-1 transfer size register
0x40040BB0 C   FIELD 00w19 XFRSIZ: Transfer size
0x40040BB0 C   FIELD 19w10 PKTCNT: Packet count
0x40040BB0 C   FIELD 29w02 RXDPID_STUPCNT: Received data PID/SETUP packet count
0x40040BB4 B  REGISTER DMA5 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x40040BC0 B  CLUSTER DOEP6: Device IN endpoint X
0x40040BC0 B  REGISTER CTL6: OTG device endpoint-1 control register
0x40040BC0 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40040BC0 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40040BC0 C   FIELD 16w01 EONUM_DPID (ro): Even odd frame/Endpoint data PID
0x40040BC0 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40040BC0 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40040BC0 C   FIELD 20w01 SNPM (rw): Snoop mode
0x40040BC0 C   FIELD 21w01 STALL (rw): STALL handshake
0x40040BC0 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40040BC0 C   FIELD 27w01 SNAK (wo): Set NAK
0x40040BC0 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID/Set even frame
0x40040BC0 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40040BC0 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40040BC0 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40040BC8 B  REGISTER INT6 (=OTG1_HS_DEVICE.DIEP0.INT): OTG_HS device endpoint-1 interrupt register
0x40040BD0 B  REGISTER TSIZ6 (rw): OTG_HS device endpoint-1 transfer size register
0x40040BD0 C   FIELD 00w19 XFRSIZ: Transfer size
0x40040BD0 C   FIELD 19w10 PKTCNT: Packet count
0x40040BD0 C   FIELD 29w02 RXDPID_STUPCNT: Received data PID/SETUP packet count
0x40040BD4 B  REGISTER DMA6 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x40040BE0 B  CLUSTER DOEP7: Device IN endpoint X
0x40040BE0 B  REGISTER CTL7: OTG device endpoint-1 control register
0x40040BE0 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40040BE0 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40040BE0 C   FIELD 16w01 EONUM_DPID (ro): Even odd frame/Endpoint data PID
0x40040BE0 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40040BE0 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40040BE0 C   FIELD 20w01 SNPM (rw): Snoop mode
0x40040BE0 C   FIELD 21w01 STALL (rw): STALL handshake
0x40040BE0 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40040BE0 C   FIELD 27w01 SNAK (wo): Set NAK
0x40040BE0 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID/Set even frame
0x40040BE0 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40040BE0 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40040BE0 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40040BE8 B  REGISTER INT7 (=OTG1_HS_DEVICE.DIEP0.INT): OTG_HS device endpoint-1 interrupt register
0x40040BF0 B  REGISTER TSIZ7 (rw): OTG_HS device endpoint-1 transfer size register
0x40040BF0 C   FIELD 00w19 XFRSIZ: Transfer size
0x40040BF0 C   FIELD 19w10 PKTCNT: Packet count
0x40040BF0 C   FIELD 29w02 RXDPID_STUPCNT: Received data PID/SETUP packet count
0x40040BF4 B  REGISTER DMA7 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x40040C00 B  CLUSTER DOEP8: Device IN endpoint X
0x40040C00 B  REGISTER CTL8: OTG device endpoint-1 control register
0x40040C00 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40040C00 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40040C00 C   FIELD 16w01 EONUM_DPID (ro): Even odd frame/Endpoint data PID
0x40040C00 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40040C00 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40040C00 C   FIELD 20w01 SNPM (rw): Snoop mode
0x40040C00 C   FIELD 21w01 STALL (rw): STALL handshake
0x40040C00 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40040C00 C   FIELD 27w01 SNAK (wo): Set NAK
0x40040C00 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID/Set even frame
0x40040C00 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40040C00 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40040C00 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40040C08 B  REGISTER INT8 (=OTG1_HS_DEVICE.DIEP0.INT): OTG_HS device endpoint-1 interrupt register
0x40040C10 B  REGISTER TSIZ8 (rw): OTG_HS device endpoint-1 transfer size register
0x40040C10 C   FIELD 00w19 XFRSIZ: Transfer size
0x40040C10 C   FIELD 19w10 PKTCNT: Packet count
0x40040C10 C   FIELD 29w02 RXDPID_STUPCNT: Received data PID/SETUP packet count
0x40040C14 B  REGISTER DMA8 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x40040E00 A PERIPHERAL OTG1_HS_PWRCLK
0x40040E00 B  REGISTER PCGCR (rw): Power and clock gating control register
0x40040E00 C   FIELD 00w01 STPPCLK: Stop PHY clock
0x40040E00 C   FIELD 01w01 GATEHCLK: Gate HCLK
0x40040E00 C   FIELD 04w01 PHYSUSP: PHY suspended
0x40080000 A PERIPHERAL OTG2_HS_GLOBAL
0x40080000 B  REGISTER GOTGCTL: OTG_HS control and status register
0x40080000 C   FIELD 00w01 SRQSCS (ro): Session request success
0x40080000 C   FIELD 01w01 SRQ (rw): Session request
0x40080000 C   FIELD 02w01 VBVALOEN (rw): V_BUS valid override enable
0x40080000 C   FIELD 03w01 VBVALOVAL (rw): V_BUS valid override value
0x40080000 C   FIELD 04w01 AVALOEN (rw): A-peripheral session valid override enable
0x40080000 C   FIELD 05w01 AVALOVAL (rw): A-peripheral session valid override value
0x40080000 C   FIELD 06w01 BVALOEN (rw): B-peripheral session valid override enable
0x40080000 C   FIELD 07w01 BVALOVAL (rw): B-peripheral session valid override value
0x40080000 C   FIELD 08w01 HNGSCS (ro): Host negotiation success
0x40080000 C   FIELD 09w01 HNPRQ (rw): HNP request
0x40080000 C   FIELD 10w01 HSHNPEN (rw): Host set HNP enable
0x40080000 C   FIELD 11w01 DHNPEN (rw): Device HNP enabled
0x40080000 C   FIELD 12w01 EHEN (rw): Embedded host enable
0x40080000 C   FIELD 16w01 CIDSTS (ro): Connector ID status
0x40080000 C   FIELD 17w01 DBCT (ro): Long/short debounce time
0x40080000 C   FIELD 18w01 ASVLD (ro): A-session valid
0x40080000 C   FIELD 19w01 BSVLD (ro): B-session valid
0x40080000 C   FIELD 20w01 OTGVER (rw): OTG version
0x40080000 C   FIELD 21w01 CURMOD (ro): Current mode of operation
0x40080004 B  REGISTER GOTGINT (rw): OTG_HS interrupt register
0x40080004 C   FIELD 02w01 SEDET: Session end detected
0x40080004 C   FIELD 08w01 SRSSCHG: Session request success status change
0x40080004 C   FIELD 09w01 HNSSCHG: Host negotiation success status change
0x40080004 C   FIELD 17w01 HNGDET: Host negotiation detected
0x40080004 C   FIELD 18w01 ADTOCHG: A-device timeout change
0x40080004 C   FIELD 19w01 DBCDNE: Debounce done
0x40080004 C   FIELD 20w01 IDCHNG: ID input pin changed
0x40080008 B  REGISTER GAHBCFG (rw): OTG_HS AHB configuration register
0x40080008 C   FIELD 00w01 GINT: Global interrupt mask
0x40080008 C   FIELD 01w04 HBSTLEN: Burst length/type
0x40080008 C   FIELD 05w01 DMAEN: DMA enable
0x40080008 C   FIELD 07w01 TXFELVL: TxFIFO empty level
0x40080008 C   FIELD 08w01 PTXFELVL: Periodic TxFIFO empty level
0x4008000C B  REGISTER GUSBCFG: OTG_HS USB configuration register
0x4008000C C   FIELD 00w03 TOCAL (rw): FS timeout calibration
0x4008000C C   FIELD 06w01 PHYSEL (wo): USB 2.0 high-speed ULPI PHY or USB 1.1 full-speed serial transceiver select
0x4008000C C   FIELD 08w01 SRPCAP (rw): SRP-capable
0x4008000C C   FIELD 09w01 HNPCAP (rw): HNP-capable
0x4008000C C   FIELD 10w04 TRDT (rw): USB turnaround time
0x4008000C C   FIELD 15w01 PHYLPCS (rw): PHY Low-power clock select
0x4008000C C   FIELD 17w01 ULPIFSLS (rw): ULPI FS/LS select
0x4008000C C   FIELD 18w01 ULPIAR (rw): ULPI Auto-resume
0x4008000C C   FIELD 19w01 ULPICSM (rw): ULPI Clock SuspendM
0x4008000C C   FIELD 20w01 ULPIEVBUSD (rw): ULPI External VBUS Drive
0x4008000C C   FIELD 21w01 ULPIEVBUSI (rw): ULPI external VBUS indicator
0x4008000C C   FIELD 22w01 TSDPS (rw): TermSel DLine pulsing selection
0x4008000C C   FIELD 23w01 PCCI (rw): Indicator complement
0x4008000C C   FIELD 24w01 PTCI (rw): Indicator pass through
0x4008000C C   FIELD 25w01 ULPIIPD (rw): ULPI interface protect disable
0x4008000C C   FIELD 29w01 FHMOD (rw): Forced host mode
0x4008000C C   FIELD 30w01 FDMOD (rw): Forced peripheral mode
0x40080010 B  REGISTER GRSTCTL: OTG_HS reset register
0x40080010 C   FIELD 00w01 CSRST (rw): Core soft reset
0x40080010 C   FIELD 01w01 HSRST (rw): HCLK soft reset
0x40080010 C   FIELD 02w01 FCRST (rw): Host frame counter reset
0x40080010 C   FIELD 04w01 RXFFLSH (rw): RxFIFO flush
0x40080010 C   FIELD 05w01 TXFFLSH (rw): TxFIFO flush
0x40080010 C   FIELD 06w05 TXFNUM (rw): TxFIFO number
0x40080010 C   FIELD 30w01 DMAREQ (ro): DMA request signal enabled for USB OTG HS
0x40080010 C   FIELD 31w01 AHBIDL (ro): AHB master idle
0x40080014 B  REGISTER GINTSTS: OTG_HS core interrupt register
0x40080014 C   FIELD 00w01 CMOD (ro): Current mode of operation
0x40080014 C   FIELD 01w01 MMIS (rw): Mode mismatch interrupt
0x40080014 C   FIELD 02w01 OTGINT (ro): OTG interrupt
0x40080014 C   FIELD 03w01 SOF (rw): Start of frame
0x40080014 C   FIELD 04w01 RXFLVL (ro): RxFIFO nonempty
0x40080014 C   FIELD 05w01 NPTXFE (ro): Nonperiodic TxFIFO empty
0x40080014 C   FIELD 06w01 GINAKEFF (ro): Global IN nonperiodic NAK effective
0x40080014 C   FIELD 07w01 BOUTNAKEFF (ro): Global OUT NAK effective
0x40080014 C   FIELD 10w01 ESUSP (rw): Early suspend
0x40080014 C   FIELD 11w01 USBSUSP (rw): USB suspend
0x40080014 C   FIELD 12w01 USBRST (rw): USB reset
0x40080014 C   FIELD 13w01 ENUMDNE (rw): Enumeration done
0x40080014 C   FIELD 14w01 ISOODRP (rw): Isochronous OUT packet dropped interrupt
0x40080014 C   FIELD 15w01 EOPF (rw): End of periodic frame interrupt
0x40080014 C   FIELD 18w01 IEPINT (ro): IN endpoint interrupt
0x40080014 C   FIELD 19w01 OEPINT (ro): OUT endpoint interrupt
0x40080014 C   FIELD 20w01 IISOIXFR (rw): Incomplete isochronous IN transfer
0x40080014 C   FIELD 21w01 PXFR_INCOMPISOOUT (rw): Incomplete periodic transfer
0x40080014 C   FIELD 22w01 DATAFSUSP (rw): Data fetch suspended
0x40080014 C   FIELD 24w01 HPRTINT (ro): Host port interrupt
0x40080014 C   FIELD 25w01 HCINT (ro): Host channels interrupt
0x40080014 C   FIELD 26w01 PTXFE (ro): Periodic TxFIFO empty
0x40080014 C   FIELD 28w01 CIDSCHG (rw): Connector ID status change
0x40080014 C   FIELD 29w01 DISCINT (rw): Disconnect detected interrupt
0x40080014 C   FIELD 30w01 SRQINT (rw): Session request/new session detected interrupt
0x40080014 C   FIELD 31w01 WKUINT (rw): Resume/remote wakeup detected interrupt
0x40080018 B  REGISTER GINTMSK: OTG_HS interrupt mask register
0x40080018 C   FIELD 01w01 MMISM (rw): Mode mismatch interrupt mask
0x40080018 C   FIELD 02w01 OTGINT (rw): OTG interrupt mask
0x40080018 C   FIELD 03w01 SOFM (rw): Start of frame mask
0x40080018 C   FIELD 04w01 RXFLVLM (rw): Receive FIFO nonempty mask
0x40080018 C   FIELD 05w01 NPTXFEM (rw): Nonperiodic TxFIFO empty mask
0x40080018 C   FIELD 06w01 GINAKEFFM (rw): Global nonperiodic IN NAK effective mask
0x40080018 C   FIELD 07w01 GONAKEFFM (rw): Global OUT NAK effective mask
0x40080018 C   FIELD 10w01 ESUSPM (rw): Early suspend mask
0x40080018 C   FIELD 11w01 USBSUSPM (rw): USB suspend mask
0x40080018 C   FIELD 12w01 USBRST (rw): USB reset mask
0x40080018 C   FIELD 13w01 ENUMDNEM (rw): Enumeration done mask
0x40080018 C   FIELD 14w01 ISOODRPM (rw): Isochronous OUT packet dropped interrupt mask
0x40080018 C   FIELD 15w01 EOPFM (rw): End of periodic frame interrupt mask
0x40080018 C   FIELD 18w01 IEPINT (rw): IN endpoints interrupt mask
0x40080018 C   FIELD 19w01 OEPINT (rw): OUT endpoints interrupt mask
0x40080018 C   FIELD 20w01 IISOIXFRM (rw): Incomplete isochronous IN transfer mask
0x40080018 C   FIELD 21w01 PXFRM_IISOOXFRM (rw): Incomplete periodic transfer mask
0x40080018 C   FIELD 22w01 FSUSPM (rw): Data fetch suspended mask
0x40080018 C   FIELD 23w01 RSTDE (rw): Reset detected interrupt mask
0x40080018 C   FIELD 24w01 PRTIM (ro): Host port interrupt mask
0x40080018 C   FIELD 25w01 HCIM (rw): Host channels interrupt mask
0x40080018 C   FIELD 26w01 PTXFEM (rw): Periodic TxFIFO empty mask
0x40080018 C   FIELD 27w01 LPMINTM (rw): LPM interrupt mask
0x40080018 C   FIELD 28w01 CIDSCHGM (rw): Connector ID status change mask
0x40080018 C   FIELD 29w01 DISCINT (rw): Disconnect detected interrupt mask
0x40080018 C   FIELD 30w01 SRQIM (rw): Session request/new session detected interrupt mask
0x40080018 C   FIELD 31w01 WUIM (rw): Resume/remote wakeup detected interrupt mask
0x4008001C B  REGISTER GRXSTSR_Device (ro): OTG_HS Receive status debug read register (peripheral mode mode)
0x4008001C B  REGISTER GRXSTSR_Host (ro): OTG_HS Receive status debug read register (host mode)
0x4008001C C   FIELD 00w04 CHNUM: Channel number
0x4008001C C   FIELD 00w04 EPNUM: Endpoint number
0x4008001C C   FIELD 04w11 BCNT: Byte count
0x4008001C C   FIELD 04w11 BCNT: Byte count
0x4008001C C   FIELD 15w02 DPID: Data PID
0x4008001C C   FIELD 15w02 DPID: Data PID
0x4008001C C   FIELD 17w04 PKTSTS: Packet status
0x4008001C C   FIELD 17w04 PKTSTS: Packet status
0x4008001C C   FIELD 21w04 FRMNUM: Frame number
0x40080020 B  REGISTER GRXSTSP_Device (ro): OTG_HS status read and pop register (peripheral mode)
0x40080020 B  REGISTER GRXSTSP_Host (ro): OTG_HS status read and pop register (host mode)
0x40080020 C   FIELD 00w04 CHNUM: Channel number
0x40080020 C   FIELD 00w04 EPNUM: Endpoint number
0x40080020 C   FIELD 04w11 BCNT: Byte count
0x40080020 C   FIELD 04w11 BCNT: Byte count
0x40080020 C   FIELD 15w02 DPID: Data PID
0x40080020 C   FIELD 15w02 DPID: Data PID
0x40080020 C   FIELD 17w04 PKTSTS: Packet status
0x40080020 C   FIELD 17w04 PKTSTS: Packet status
0x40080020 C   FIELD 21w04 FRMNUM: Frame number
0x40080024 B  REGISTER GRXFSIZ (rw): OTG_HS Receive FIFO size register
0x40080024 C   FIELD 00w16 RXFD: RxFIFO depth
0x40080028 B  REGISTER DIEPTXF0 (rw): Endpoint 0 transmit FIFO size (peripheral mode)
0x40080028 B  REGISTER HNPTXFSIZ (rw): OTG_HS nonperiodic transmit FIFO size register (host mode)
0x40080028 C   FIELD 00w16 NPTXFSA: Nonperiodic transmit RAM start address
0x40080028 C   FIELD 00w16 TX0FSA: Endpoint 0 transmit RAM start address
0x40080028 C   FIELD 16w16 NPTXFD: Nonperiodic TxFIFO depth
0x40080028 C   FIELD 16w16 TX0FD: Endpoint 0 TxFIFO depth
0x4008002C B  REGISTER HNPTXSTS (ro): OTG_HS nonperiodic transmit FIFO/queue status register
0x4008002C C   FIELD 00w16 NPTXFSAV: Nonperiodic TxFIFO space available
0x4008002C C   FIELD 16w08 NPTQXSAV: Nonperiodic transmit request queue space available
0x4008002C C   FIELD 24w07 NPTXQTOP: Top of the nonperiodic transmit request queue
0x40080038 B  REGISTER GCCFG (rw): OTG_HS general core configuration register
0x40080038 C   FIELD 00w01 DCDET: Data contact detection (DCD) status
0x40080038 C   FIELD 01w01 PDET: Primary detection (PD) status
0x40080038 C   FIELD 02w01 SDET: Secondary detection (SD) status
0x40080038 C   FIELD 03w01 PS2DET: DM pull-up detection status
0x40080038 C   FIELD 16w01 PWRDWN: Power down
0x40080038 C   FIELD 17w01 BCDEN: Battery charging detector (BCD) enable
0x40080038 C   FIELD 18w01 DCDEN: Data contact detection (DCD) mode enable
0x40080038 C   FIELD 19w01 PDEN: Primary detection (PD) mode enable
0x40080038 C   FIELD 20w01 SDEN: Secondary detection (SD) mode enable
0x40080038 C   FIELD 21w01 VBDEN: USB VBUS detection enable
0x4008003C B  REGISTER CID (rw): OTG_HS core ID register
0x4008003C C   FIELD 00w32 PRODUCT_ID: Product ID field
0x40080054 B  REGISTER GLPMCFG: OTG core LPM configuration register
0x40080054 C   FIELD 00w01 LPMEN (rw): LPM support enable
0x40080054 C   FIELD 01w01 LPMACK (rw): LPM token acknowledge enable
0x40080054 C   FIELD 02w04 BESL (ro): Best effort service latency
0x40080054 C   FIELD 06w01 REMWAKE (ro): bRemoteWake value
0x40080054 C   FIELD 07w01 L1SSEN (rw): L1 Shallow Sleep enable
0x40080054 C   FIELD 08w04 BESLTHRS (rw): BESL threshold
0x40080054 C   FIELD 12w01 L1DSEN (rw): L1 deep sleep enable
0x40080054 C   FIELD 13w02 LPMRST (ro): LPM response
0x40080054 C   FIELD 15w01 SLPSTS (ro): Port sleep status
0x40080054 C   FIELD 16w01 L1RSMOK (ro): Sleep State Resume OK
0x40080054 C   FIELD 17w04 LPMCHIDX (rw): LPM Channel Index
0x40080054 C   FIELD 21w03 LPMRCNT (rw): LPM retry count
0x40080054 C   FIELD 24w01 SNDLPM (rw): Send LPM transaction
0x40080054 C   FIELD 25w03 LPMRCNTSTS (ro): LPM retry count status
0x40080054 C   FIELD 28w01 ENBESL (rw): Enable best effort service latency
0x40080100 B  REGISTER HPTXFSIZ (rw): OTG_HS Host periodic transmit FIFO size register
0x40080100 C   FIELD 00w16 PTXSA: Host periodic TxFIFO start address
0x40080100 C   FIELD 16w16 PTXFD: Host periodic TxFIFO depth
0x40080104 B  REGISTER DIEPTXF1 (rw): OTG_HS device IN endpoint transmit FIFO size register
0x40080104 C   FIELD 00w16 INEPTXSA: IN endpoint FIFOx transmit RAM start address
0x40080104 C   FIELD 16w16 INEPTXFD: IN endpoint TxFIFO depth
0x40080108 B  REGISTER DIEPTXF2 (rw): OTG_HS device IN endpoint transmit FIFO size register
0x40080108 C   FIELD 00w16 INEPTXSA: IN endpoint FIFOx transmit RAM start address
0x40080108 C   FIELD 16w16 INEPTXFD: IN endpoint TxFIFO depth
0x4008010C B  REGISTER DIEPTXF3 (rw): OTG_HS device IN endpoint transmit FIFO size register
0x4008010C C   FIELD 00w16 INEPTXSA: IN endpoint FIFOx transmit RAM start address
0x4008010C C   FIELD 16w16 INEPTXFD: IN endpoint TxFIFO depth
0x40080110 B  REGISTER DIEPTXF4 (rw): OTG_HS device IN endpoint transmit FIFO size register
0x40080110 C   FIELD 00w16 INEPTXSA: IN endpoint FIFOx transmit RAM start address
0x40080110 C   FIELD 16w16 INEPTXFD: IN endpoint TxFIFO depth
0x40080114 B  REGISTER DIEPTXF5 (rw): OTG_HS device IN endpoint transmit FIFO size register
0x40080114 C   FIELD 00w16 INEPTXSA: IN endpoint FIFOx transmit RAM start address
0x40080114 C   FIELD 16w16 INEPTXFD: IN endpoint TxFIFO depth
0x40080118 B  REGISTER DIEPTXF6 (rw): OTG_HS device IN endpoint transmit FIFO size register
0x40080118 C   FIELD 00w16 INEPTXSA: IN endpoint FIFOx transmit RAM start address
0x40080118 C   FIELD 16w16 INEPTXFD: IN endpoint TxFIFO depth
0x4008011C B  REGISTER DIEPTXF7 (rw): OTG_HS device IN endpoint transmit FIFO size register
0x4008011C C   FIELD 00w16 INEPTXSA: IN endpoint FIFOx transmit RAM start address
0x4008011C C   FIELD 16w16 INEPTXFD: IN endpoint TxFIFO depth
0x40080120 B  REGISTER DIEPTXF8 (rw): OTG_HS device IN endpoint transmit FIFO size register
0x40080120 B  REGISTER OTG_DIEPTXF8: 
0x40080120 C   FIELD 00w16 INEPTXSA (rw): IN endpoint FIFOx transmit RAM start address This field contains the memory start address for IN endpoint transmit FIFOx. The address must be aligned with a 32-bit memory location.
0x40080120 C   FIELD 00w16 INEPTXSA: IN endpoint FIFOx transmit RAM start address
0x40080120 C   FIELD 16w16 INEPTXFD (rw): IN endpoint Tx FIFO depth This value is in terms of 32-bit words. Minimum value is 16
0x40080120 C   FIELD 16w16 INEPTXFD: IN endpoint TxFIFO depth
0x40080400 A PERIPHERAL OTG2_HS_HOST
0x40080400 B  REGISTER HCFG: OTG_HS host configuration register
0x40080400 C   FIELD 00w02 FSLSPCS (rw): FS/LS PHY clock select
0x40080400 C   FIELD 02w01 FSLSS (ro): FS- and LS-only support
0x40080404 B  REGISTER HFIR (rw): OTG_HS Host frame interval register
0x40080404 C   FIELD 00w16 FRIVL: Frame interval
0x40080408 B  REGISTER HFNUM (ro): OTG_HS host frame number/frame time remaining register
0x40080408 C   FIELD 00w16 FRNUM: Frame number
0x40080408 C   FIELD 16w16 FTREM: Frame time remaining
0x40080410 B  REGISTER HPTXSTS: OTG_HS_Host periodic transmit FIFO/queue status register
0x40080410 C   FIELD 00w16 PTXFSAVL (rw): Periodic transmit data FIFO space available
0x40080410 C   FIELD 16w08 PTXQSAV (ro): Periodic transmit request queue space available
0x40080410 C   FIELD 24w08 PTXQTOP (ro): Top of the periodic transmit request queue
0x40080414 B  REGISTER HAINT (ro): OTG_HS Host all channels interrupt register
0x40080414 C   FIELD 00w16 HAINT: Channel interrupts
0x40080418 B  REGISTER HAINTMSK (rw): OTG_HS host all channels interrupt mask register
0x40080418 C   FIELD 00w16 HAINTM: Channel interrupt mask
0x40080440 B  REGISTER HPRT: OTG_HS host port control and status register
0x40080440 C   FIELD 00w01 PCSTS (ro): Port connect status
0x40080440 C   FIELD 01w01 PCDET (rw): Port connect detected
0x40080440 C   FIELD 02w01 PENA (rw): Port enable
0x40080440 C   FIELD 03w01 PENCHNG (rw): Port enable/disable change
0x40080440 C   FIELD 04w01 POCA (ro): Port overcurrent active
0x40080440 C   FIELD 05w01 POCCHNG (rw): Port overcurrent change
0x40080440 C   FIELD 06w01 PRES (rw): Port resume
0x40080440 C   FIELD 07w01 PSUSP (rw): Port suspend
0x40080440 C   FIELD 08w01 PRST (rw): Port reset
0x40080440 C   FIELD 10w02 PLSTS (ro): Port line status
0x40080440 C   FIELD 12w01 PPWR (rw): Port power
0x40080440 C   FIELD 13w04 PTCTL (rw): Port test control
0x40080440 C   FIELD 17w02 PSPD (ro): Port speed
0x40080500 B  CLUSTER HC0: Host channel
0x40080500 B  REGISTER CHAR0 (rw): OTG_HS host channel-0 characteristics register
0x40080500 C   FIELD 00w11 MPSIZ: Maximum packet size
0x40080500 C   FIELD 11w04 EPNUM: Endpoint number
0x40080500 C   FIELD 15w01 EPDIR: Endpoint direction
0x40080500 C   FIELD 17w01 LSDEV: Low-speed device
0x40080500 C   FIELD 18w02 EPTYP: Endpoint type
0x40080500 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x40080500 C   FIELD 22w07 DAD: Device address
0x40080500 C   FIELD 29w01 ODDFRM: Odd frame
0x40080500 C   FIELD 30w01 CHDIS: Channel disable
0x40080500 C   FIELD 31w01 CHENA: Channel enable
0x40080504 B  REGISTER SPLT0 (rw): OTG_HS host channel-0 split control register
0x40080504 C   FIELD 00w07 PRTADDR: Port address
0x40080504 C   FIELD 07w07 HUBADDR: Hub address
0x40080504 C   FIELD 14w02 XACTPOS: XACTPOS
0x40080504 C   FIELD 16w01 COMPLSPLT: Do complete split
0x40080504 C   FIELD 31w01 SPLITEN: Split enable
0x40080508 B  REGISTER INT0 (rw): OTG_HS host channel-11 interrupt register
0x40080508 C   FIELD 00w01 XFRC: Transfer completed
0x40080508 C   FIELD 01w01 CHH: Channel halted
0x40080508 C   FIELD 02w01 AHBERR: AHB error
0x40080508 C   FIELD 03w01 STALL: STALL response received interrupt
0x40080508 C   FIELD 04w01 NAK: NAK response received interrupt
0x40080508 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x40080508 C   FIELD 06w01 NYET: Response received interrupt
0x40080508 C   FIELD 07w01 TXERR: Transaction error
0x40080508 C   FIELD 08w01 BBERR: Babble error
0x40080508 C   FIELD 09w01 FRMOR: Frame overrun
0x40080508 C   FIELD 10w01 DTERR: Data toggle error
0x4008050C B  REGISTER INTMSK0 (rw): OTG_HS host channel-11 interrupt mask register
0x4008050C C   FIELD 00w01 XFRCM: Transfer completed mask
0x4008050C C   FIELD 01w01 CHHM: Channel halted mask
0x4008050C C   FIELD 02w01 AHBERR: AHB error
0x4008050C C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x4008050C C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x4008050C C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x4008050C C   FIELD 06w01 NYET: response received interrupt mask
0x4008050C C   FIELD 07w01 TXERRM: Transaction error mask
0x4008050C C   FIELD 08w01 BBERRM: Babble error mask
0x4008050C C   FIELD 09w01 FRMORM: Frame overrun mask
0x4008050C C   FIELD 10w01 DTERRM: Data toggle error mask
0x40080510 B  REGISTER TSIZ0 (rw): OTG_HS host channel-11 transfer size register
0x40080510 C   FIELD 00w19 XFRSIZ: Transfer size
0x40080510 C   FIELD 19w10 PKTCNT: Packet count
0x40080510 C   FIELD 29w02 DPID: Data PID
0x40080514 B  REGISTER DMA0 (rw): OTG_HS host channel-0 DMA address register
0x40080514 C   FIELD 00w32 DMAADDR: DMA address
0x40080520 B  CLUSTER HC1: Host channel
0x40080520 B  REGISTER CHAR1 (rw): OTG_HS host channel-0 characteristics register
0x40080520 C   FIELD 00w11 MPSIZ: Maximum packet size
0x40080520 C   FIELD 11w04 EPNUM: Endpoint number
0x40080520 C   FIELD 15w01 EPDIR: Endpoint direction
0x40080520 C   FIELD 17w01 LSDEV: Low-speed device
0x40080520 C   FIELD 18w02 EPTYP: Endpoint type
0x40080520 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x40080520 C   FIELD 22w07 DAD: Device address
0x40080520 C   FIELD 29w01 ODDFRM: Odd frame
0x40080520 C   FIELD 30w01 CHDIS: Channel disable
0x40080520 C   FIELD 31w01 CHENA: Channel enable
0x40080524 B  REGISTER SPLT1 (rw): OTG_HS host channel-0 split control register
0x40080524 C   FIELD 00w07 PRTADDR: Port address
0x40080524 C   FIELD 07w07 HUBADDR: Hub address
0x40080524 C   FIELD 14w02 XACTPOS: XACTPOS
0x40080524 C   FIELD 16w01 COMPLSPLT: Do complete split
0x40080524 C   FIELD 31w01 SPLITEN: Split enable
0x40080528 B  REGISTER INT1 (rw): OTG_HS host channel-11 interrupt register
0x40080528 C   FIELD 00w01 XFRC: Transfer completed
0x40080528 C   FIELD 01w01 CHH: Channel halted
0x40080528 C   FIELD 02w01 AHBERR: AHB error
0x40080528 C   FIELD 03w01 STALL: STALL response received interrupt
0x40080528 C   FIELD 04w01 NAK: NAK response received interrupt
0x40080528 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x40080528 C   FIELD 06w01 NYET: Response received interrupt
0x40080528 C   FIELD 07w01 TXERR: Transaction error
0x40080528 C   FIELD 08w01 BBERR: Babble error
0x40080528 C   FIELD 09w01 FRMOR: Frame overrun
0x40080528 C   FIELD 10w01 DTERR: Data toggle error
0x4008052C B  REGISTER INTMSK1 (rw): OTG_HS host channel-11 interrupt mask register
0x4008052C C   FIELD 00w01 XFRCM: Transfer completed mask
0x4008052C C   FIELD 01w01 CHHM: Channel halted mask
0x4008052C C   FIELD 02w01 AHBERR: AHB error
0x4008052C C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x4008052C C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x4008052C C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x4008052C C   FIELD 06w01 NYET: response received interrupt mask
0x4008052C C   FIELD 07w01 TXERRM: Transaction error mask
0x4008052C C   FIELD 08w01 BBERRM: Babble error mask
0x4008052C C   FIELD 09w01 FRMORM: Frame overrun mask
0x4008052C C   FIELD 10w01 DTERRM: Data toggle error mask
0x40080530 B  REGISTER TSIZ1 (rw): OTG_HS host channel-11 transfer size register
0x40080530 C   FIELD 00w19 XFRSIZ: Transfer size
0x40080530 C   FIELD 19w10 PKTCNT: Packet count
0x40080530 C   FIELD 29w02 DPID: Data PID
0x40080534 B  REGISTER DMA1 (rw): OTG_HS host channel-0 DMA address register
0x40080534 C   FIELD 00w32 DMAADDR: DMA address
0x40080540 B  CLUSTER HC2: Host channel
0x40080540 B  REGISTER CHAR2 (rw): OTG_HS host channel-0 characteristics register
0x40080540 C   FIELD 00w11 MPSIZ: Maximum packet size
0x40080540 C   FIELD 11w04 EPNUM: Endpoint number
0x40080540 C   FIELD 15w01 EPDIR: Endpoint direction
0x40080540 C   FIELD 17w01 LSDEV: Low-speed device
0x40080540 C   FIELD 18w02 EPTYP: Endpoint type
0x40080540 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x40080540 C   FIELD 22w07 DAD: Device address
0x40080540 C   FIELD 29w01 ODDFRM: Odd frame
0x40080540 C   FIELD 30w01 CHDIS: Channel disable
0x40080540 C   FIELD 31w01 CHENA: Channel enable
0x40080544 B  REGISTER SPLT2 (rw): OTG_HS host channel-0 split control register
0x40080544 C   FIELD 00w07 PRTADDR: Port address
0x40080544 C   FIELD 07w07 HUBADDR: Hub address
0x40080544 C   FIELD 14w02 XACTPOS: XACTPOS
0x40080544 C   FIELD 16w01 COMPLSPLT: Do complete split
0x40080544 C   FIELD 31w01 SPLITEN: Split enable
0x40080548 B  REGISTER INT2 (rw): OTG_HS host channel-11 interrupt register
0x40080548 C   FIELD 00w01 XFRC: Transfer completed
0x40080548 C   FIELD 01w01 CHH: Channel halted
0x40080548 C   FIELD 02w01 AHBERR: AHB error
0x40080548 C   FIELD 03w01 STALL: STALL response received interrupt
0x40080548 C   FIELD 04w01 NAK: NAK response received interrupt
0x40080548 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x40080548 C   FIELD 06w01 NYET: Response received interrupt
0x40080548 C   FIELD 07w01 TXERR: Transaction error
0x40080548 C   FIELD 08w01 BBERR: Babble error
0x40080548 C   FIELD 09w01 FRMOR: Frame overrun
0x40080548 C   FIELD 10w01 DTERR: Data toggle error
0x4008054C B  REGISTER INTMSK2 (rw): OTG_HS host channel-11 interrupt mask register
0x4008054C C   FIELD 00w01 XFRCM: Transfer completed mask
0x4008054C C   FIELD 01w01 CHHM: Channel halted mask
0x4008054C C   FIELD 02w01 AHBERR: AHB error
0x4008054C C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x4008054C C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x4008054C C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x4008054C C   FIELD 06w01 NYET: response received interrupt mask
0x4008054C C   FIELD 07w01 TXERRM: Transaction error mask
0x4008054C C   FIELD 08w01 BBERRM: Babble error mask
0x4008054C C   FIELD 09w01 FRMORM: Frame overrun mask
0x4008054C C   FIELD 10w01 DTERRM: Data toggle error mask
0x40080550 B  REGISTER TSIZ2 (rw): OTG_HS host channel-11 transfer size register
0x40080550 C   FIELD 00w19 XFRSIZ: Transfer size
0x40080550 C   FIELD 19w10 PKTCNT: Packet count
0x40080550 C   FIELD 29w02 DPID: Data PID
0x40080554 B  REGISTER DMA2 (rw): OTG_HS host channel-0 DMA address register
0x40080554 C   FIELD 00w32 DMAADDR: DMA address
0x40080560 B  CLUSTER HC3: Host channel
0x40080560 B  REGISTER CHAR3 (rw): OTG_HS host channel-0 characteristics register
0x40080560 C   FIELD 00w11 MPSIZ: Maximum packet size
0x40080560 C   FIELD 11w04 EPNUM: Endpoint number
0x40080560 C   FIELD 15w01 EPDIR: Endpoint direction
0x40080560 C   FIELD 17w01 LSDEV: Low-speed device
0x40080560 C   FIELD 18w02 EPTYP: Endpoint type
0x40080560 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x40080560 C   FIELD 22w07 DAD: Device address
0x40080560 C   FIELD 29w01 ODDFRM: Odd frame
0x40080560 C   FIELD 30w01 CHDIS: Channel disable
0x40080560 C   FIELD 31w01 CHENA: Channel enable
0x40080564 B  REGISTER SPLT3 (rw): OTG_HS host channel-0 split control register
0x40080564 C   FIELD 00w07 PRTADDR: Port address
0x40080564 C   FIELD 07w07 HUBADDR: Hub address
0x40080564 C   FIELD 14w02 XACTPOS: XACTPOS
0x40080564 C   FIELD 16w01 COMPLSPLT: Do complete split
0x40080564 C   FIELD 31w01 SPLITEN: Split enable
0x40080568 B  REGISTER INT3 (rw): OTG_HS host channel-11 interrupt register
0x40080568 C   FIELD 00w01 XFRC: Transfer completed
0x40080568 C   FIELD 01w01 CHH: Channel halted
0x40080568 C   FIELD 02w01 AHBERR: AHB error
0x40080568 C   FIELD 03w01 STALL: STALL response received interrupt
0x40080568 C   FIELD 04w01 NAK: NAK response received interrupt
0x40080568 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x40080568 C   FIELD 06w01 NYET: Response received interrupt
0x40080568 C   FIELD 07w01 TXERR: Transaction error
0x40080568 C   FIELD 08w01 BBERR: Babble error
0x40080568 C   FIELD 09w01 FRMOR: Frame overrun
0x40080568 C   FIELD 10w01 DTERR: Data toggle error
0x4008056C B  REGISTER INTMSK3 (rw): OTG_HS host channel-11 interrupt mask register
0x4008056C C   FIELD 00w01 XFRCM: Transfer completed mask
0x4008056C C   FIELD 01w01 CHHM: Channel halted mask
0x4008056C C   FIELD 02w01 AHBERR: AHB error
0x4008056C C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x4008056C C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x4008056C C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x4008056C C   FIELD 06w01 NYET: response received interrupt mask
0x4008056C C   FIELD 07w01 TXERRM: Transaction error mask
0x4008056C C   FIELD 08w01 BBERRM: Babble error mask
0x4008056C C   FIELD 09w01 FRMORM: Frame overrun mask
0x4008056C C   FIELD 10w01 DTERRM: Data toggle error mask
0x40080570 B  REGISTER TSIZ3 (rw): OTG_HS host channel-11 transfer size register
0x40080570 C   FIELD 00w19 XFRSIZ: Transfer size
0x40080570 C   FIELD 19w10 PKTCNT: Packet count
0x40080570 C   FIELD 29w02 DPID: Data PID
0x40080574 B  REGISTER DMA3 (rw): OTG_HS host channel-0 DMA address register
0x40080574 C   FIELD 00w32 DMAADDR: DMA address
0x40080580 B  CLUSTER HC4: Host channel
0x40080580 B  REGISTER CHAR4 (rw): OTG_HS host channel-0 characteristics register
0x40080580 C   FIELD 00w11 MPSIZ: Maximum packet size
0x40080580 C   FIELD 11w04 EPNUM: Endpoint number
0x40080580 C   FIELD 15w01 EPDIR: Endpoint direction
0x40080580 C   FIELD 17w01 LSDEV: Low-speed device
0x40080580 C   FIELD 18w02 EPTYP: Endpoint type
0x40080580 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x40080580 C   FIELD 22w07 DAD: Device address
0x40080580 C   FIELD 29w01 ODDFRM: Odd frame
0x40080580 C   FIELD 30w01 CHDIS: Channel disable
0x40080580 C   FIELD 31w01 CHENA: Channel enable
0x40080584 B  REGISTER SPLT4 (rw): OTG_HS host channel-0 split control register
0x40080584 C   FIELD 00w07 PRTADDR: Port address
0x40080584 C   FIELD 07w07 HUBADDR: Hub address
0x40080584 C   FIELD 14w02 XACTPOS: XACTPOS
0x40080584 C   FIELD 16w01 COMPLSPLT: Do complete split
0x40080584 C   FIELD 31w01 SPLITEN: Split enable
0x40080588 B  REGISTER INT4 (rw): OTG_HS host channel-11 interrupt register
0x40080588 C   FIELD 00w01 XFRC: Transfer completed
0x40080588 C   FIELD 01w01 CHH: Channel halted
0x40080588 C   FIELD 02w01 AHBERR: AHB error
0x40080588 C   FIELD 03w01 STALL: STALL response received interrupt
0x40080588 C   FIELD 04w01 NAK: NAK response received interrupt
0x40080588 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x40080588 C   FIELD 06w01 NYET: Response received interrupt
0x40080588 C   FIELD 07w01 TXERR: Transaction error
0x40080588 C   FIELD 08w01 BBERR: Babble error
0x40080588 C   FIELD 09w01 FRMOR: Frame overrun
0x40080588 C   FIELD 10w01 DTERR: Data toggle error
0x4008058C B  REGISTER INTMSK4 (rw): OTG_HS host channel-11 interrupt mask register
0x4008058C C   FIELD 00w01 XFRCM: Transfer completed mask
0x4008058C C   FIELD 01w01 CHHM: Channel halted mask
0x4008058C C   FIELD 02w01 AHBERR: AHB error
0x4008058C C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x4008058C C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x4008058C C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x4008058C C   FIELD 06w01 NYET: response received interrupt mask
0x4008058C C   FIELD 07w01 TXERRM: Transaction error mask
0x4008058C C   FIELD 08w01 BBERRM: Babble error mask
0x4008058C C   FIELD 09w01 FRMORM: Frame overrun mask
0x4008058C C   FIELD 10w01 DTERRM: Data toggle error mask
0x40080590 B  REGISTER TSIZ4 (rw): OTG_HS host channel-11 transfer size register
0x40080590 C   FIELD 00w19 XFRSIZ: Transfer size
0x40080590 C   FIELD 19w10 PKTCNT: Packet count
0x40080590 C   FIELD 29w02 DPID: Data PID
0x40080594 B  REGISTER DMA4 (rw): OTG_HS host channel-0 DMA address register
0x40080594 C   FIELD 00w32 DMAADDR: DMA address
0x400805A0 B  CLUSTER HC5: Host channel
0x400805A0 B  REGISTER CHAR5 (rw): OTG_HS host channel-0 characteristics register
0x400805A0 C   FIELD 00w11 MPSIZ: Maximum packet size
0x400805A0 C   FIELD 11w04 EPNUM: Endpoint number
0x400805A0 C   FIELD 15w01 EPDIR: Endpoint direction
0x400805A0 C   FIELD 17w01 LSDEV: Low-speed device
0x400805A0 C   FIELD 18w02 EPTYP: Endpoint type
0x400805A0 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x400805A0 C   FIELD 22w07 DAD: Device address
0x400805A0 C   FIELD 29w01 ODDFRM: Odd frame
0x400805A0 C   FIELD 30w01 CHDIS: Channel disable
0x400805A0 C   FIELD 31w01 CHENA: Channel enable
0x400805A4 B  REGISTER SPLT5 (rw): OTG_HS host channel-0 split control register
0x400805A4 C   FIELD 00w07 PRTADDR: Port address
0x400805A4 C   FIELD 07w07 HUBADDR: Hub address
0x400805A4 C   FIELD 14w02 XACTPOS: XACTPOS
0x400805A4 C   FIELD 16w01 COMPLSPLT: Do complete split
0x400805A4 C   FIELD 31w01 SPLITEN: Split enable
0x400805A8 B  REGISTER INT5 (rw): OTG_HS host channel-11 interrupt register
0x400805A8 C   FIELD 00w01 XFRC: Transfer completed
0x400805A8 C   FIELD 01w01 CHH: Channel halted
0x400805A8 C   FIELD 02w01 AHBERR: AHB error
0x400805A8 C   FIELD 03w01 STALL: STALL response received interrupt
0x400805A8 C   FIELD 04w01 NAK: NAK response received interrupt
0x400805A8 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x400805A8 C   FIELD 06w01 NYET: Response received interrupt
0x400805A8 C   FIELD 07w01 TXERR: Transaction error
0x400805A8 C   FIELD 08w01 BBERR: Babble error
0x400805A8 C   FIELD 09w01 FRMOR: Frame overrun
0x400805A8 C   FIELD 10w01 DTERR: Data toggle error
0x400805AC B  REGISTER INTMSK5 (rw): OTG_HS host channel-11 interrupt mask register
0x400805AC C   FIELD 00w01 XFRCM: Transfer completed mask
0x400805AC C   FIELD 01w01 CHHM: Channel halted mask
0x400805AC C   FIELD 02w01 AHBERR: AHB error
0x400805AC C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x400805AC C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x400805AC C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x400805AC C   FIELD 06w01 NYET: response received interrupt mask
0x400805AC C   FIELD 07w01 TXERRM: Transaction error mask
0x400805AC C   FIELD 08w01 BBERRM: Babble error mask
0x400805AC C   FIELD 09w01 FRMORM: Frame overrun mask
0x400805AC C   FIELD 10w01 DTERRM: Data toggle error mask
0x400805B0 B  REGISTER TSIZ5 (rw): OTG_HS host channel-11 transfer size register
0x400805B0 C   FIELD 00w19 XFRSIZ: Transfer size
0x400805B0 C   FIELD 19w10 PKTCNT: Packet count
0x400805B0 C   FIELD 29w02 DPID: Data PID
0x400805B4 B  REGISTER DMA5 (rw): OTG_HS host channel-0 DMA address register
0x400805B4 C   FIELD 00w32 DMAADDR: DMA address
0x400805C0 B  CLUSTER HC6: Host channel
0x400805C0 B  REGISTER CHAR6 (rw): OTG_HS host channel-0 characteristics register
0x400805C0 C   FIELD 00w11 MPSIZ: Maximum packet size
0x400805C0 C   FIELD 11w04 EPNUM: Endpoint number
0x400805C0 C   FIELD 15w01 EPDIR: Endpoint direction
0x400805C0 C   FIELD 17w01 LSDEV: Low-speed device
0x400805C0 C   FIELD 18w02 EPTYP: Endpoint type
0x400805C0 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x400805C0 C   FIELD 22w07 DAD: Device address
0x400805C0 C   FIELD 29w01 ODDFRM: Odd frame
0x400805C0 C   FIELD 30w01 CHDIS: Channel disable
0x400805C0 C   FIELD 31w01 CHENA: Channel enable
0x400805C4 B  REGISTER SPLT6 (rw): OTG_HS host channel-0 split control register
0x400805C4 C   FIELD 00w07 PRTADDR: Port address
0x400805C4 C   FIELD 07w07 HUBADDR: Hub address
0x400805C4 C   FIELD 14w02 XACTPOS: XACTPOS
0x400805C4 C   FIELD 16w01 COMPLSPLT: Do complete split
0x400805C4 C   FIELD 31w01 SPLITEN: Split enable
0x400805C8 B  REGISTER INT6 (rw): OTG_HS host channel-11 interrupt register
0x400805C8 C   FIELD 00w01 XFRC: Transfer completed
0x400805C8 C   FIELD 01w01 CHH: Channel halted
0x400805C8 C   FIELD 02w01 AHBERR: AHB error
0x400805C8 C   FIELD 03w01 STALL: STALL response received interrupt
0x400805C8 C   FIELD 04w01 NAK: NAK response received interrupt
0x400805C8 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x400805C8 C   FIELD 06w01 NYET: Response received interrupt
0x400805C8 C   FIELD 07w01 TXERR: Transaction error
0x400805C8 C   FIELD 08w01 BBERR: Babble error
0x400805C8 C   FIELD 09w01 FRMOR: Frame overrun
0x400805C8 C   FIELD 10w01 DTERR: Data toggle error
0x400805CC B  REGISTER INTMSK6 (rw): OTG_HS host channel-11 interrupt mask register
0x400805CC C   FIELD 00w01 XFRCM: Transfer completed mask
0x400805CC C   FIELD 01w01 CHHM: Channel halted mask
0x400805CC C   FIELD 02w01 AHBERR: AHB error
0x400805CC C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x400805CC C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x400805CC C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x400805CC C   FIELD 06w01 NYET: response received interrupt mask
0x400805CC C   FIELD 07w01 TXERRM: Transaction error mask
0x400805CC C   FIELD 08w01 BBERRM: Babble error mask
0x400805CC C   FIELD 09w01 FRMORM: Frame overrun mask
0x400805CC C   FIELD 10w01 DTERRM: Data toggle error mask
0x400805D0 B  REGISTER TSIZ6 (rw): OTG_HS host channel-11 transfer size register
0x400805D0 C   FIELD 00w19 XFRSIZ: Transfer size
0x400805D0 C   FIELD 19w10 PKTCNT: Packet count
0x400805D0 C   FIELD 29w02 DPID: Data PID
0x400805D4 B  REGISTER DMA6 (rw): OTG_HS host channel-0 DMA address register
0x400805D4 C   FIELD 00w32 DMAADDR: DMA address
0x400805E0 B  CLUSTER HC7: Host channel
0x400805E0 B  REGISTER CHAR7 (rw): OTG_HS host channel-0 characteristics register
0x400805E0 C   FIELD 00w11 MPSIZ: Maximum packet size
0x400805E0 C   FIELD 11w04 EPNUM: Endpoint number
0x400805E0 C   FIELD 15w01 EPDIR: Endpoint direction
0x400805E0 C   FIELD 17w01 LSDEV: Low-speed device
0x400805E0 C   FIELD 18w02 EPTYP: Endpoint type
0x400805E0 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x400805E0 C   FIELD 22w07 DAD: Device address
0x400805E0 C   FIELD 29w01 ODDFRM: Odd frame
0x400805E0 C   FIELD 30w01 CHDIS: Channel disable
0x400805E0 C   FIELD 31w01 CHENA: Channel enable
0x400805E4 B  REGISTER SPLT7 (rw): OTG_HS host channel-0 split control register
0x400805E4 C   FIELD 00w07 PRTADDR: Port address
0x400805E4 C   FIELD 07w07 HUBADDR: Hub address
0x400805E4 C   FIELD 14w02 XACTPOS: XACTPOS
0x400805E4 C   FIELD 16w01 COMPLSPLT: Do complete split
0x400805E4 C   FIELD 31w01 SPLITEN: Split enable
0x400805E8 B  REGISTER INT7 (rw): OTG_HS host channel-11 interrupt register
0x400805E8 C   FIELD 00w01 XFRC: Transfer completed
0x400805E8 C   FIELD 01w01 CHH: Channel halted
0x400805E8 C   FIELD 02w01 AHBERR: AHB error
0x400805E8 C   FIELD 03w01 STALL: STALL response received interrupt
0x400805E8 C   FIELD 04w01 NAK: NAK response received interrupt
0x400805E8 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x400805E8 C   FIELD 06w01 NYET: Response received interrupt
0x400805E8 C   FIELD 07w01 TXERR: Transaction error
0x400805E8 C   FIELD 08w01 BBERR: Babble error
0x400805E8 C   FIELD 09w01 FRMOR: Frame overrun
0x400805E8 C   FIELD 10w01 DTERR: Data toggle error
0x400805EC B  REGISTER INTMSK7 (rw): OTG_HS host channel-11 interrupt mask register
0x400805EC C   FIELD 00w01 XFRCM: Transfer completed mask
0x400805EC C   FIELD 01w01 CHHM: Channel halted mask
0x400805EC C   FIELD 02w01 AHBERR: AHB error
0x400805EC C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x400805EC C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x400805EC C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x400805EC C   FIELD 06w01 NYET: response received interrupt mask
0x400805EC C   FIELD 07w01 TXERRM: Transaction error mask
0x400805EC C   FIELD 08w01 BBERRM: Babble error mask
0x400805EC C   FIELD 09w01 FRMORM: Frame overrun mask
0x400805EC C   FIELD 10w01 DTERRM: Data toggle error mask
0x400805F0 B  REGISTER TSIZ7 (rw): OTG_HS host channel-11 transfer size register
0x400805F0 C   FIELD 00w19 XFRSIZ: Transfer size
0x400805F0 C   FIELD 19w10 PKTCNT: Packet count
0x400805F0 C   FIELD 29w02 DPID: Data PID
0x400805F4 B  REGISTER DMA7 (rw): OTG_HS host channel-0 DMA address register
0x400805F4 C   FIELD 00w32 DMAADDR: DMA address
0x40080600 B  CLUSTER HC8: Host channel
0x40080600 B  REGISTER CHAR8 (rw): OTG_HS host channel-0 characteristics register
0x40080600 C   FIELD 00w11 MPSIZ: Maximum packet size
0x40080600 C   FIELD 11w04 EPNUM: Endpoint number
0x40080600 C   FIELD 15w01 EPDIR: Endpoint direction
0x40080600 C   FIELD 17w01 LSDEV: Low-speed device
0x40080600 C   FIELD 18w02 EPTYP: Endpoint type
0x40080600 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x40080600 C   FIELD 22w07 DAD: Device address
0x40080600 C   FIELD 29w01 ODDFRM: Odd frame
0x40080600 C   FIELD 30w01 CHDIS: Channel disable
0x40080600 C   FIELD 31w01 CHENA: Channel enable
0x40080604 B  REGISTER SPLT8 (rw): OTG_HS host channel-0 split control register
0x40080604 C   FIELD 00w07 PRTADDR: Port address
0x40080604 C   FIELD 07w07 HUBADDR: Hub address
0x40080604 C   FIELD 14w02 XACTPOS: XACTPOS
0x40080604 C   FIELD 16w01 COMPLSPLT: Do complete split
0x40080604 C   FIELD 31w01 SPLITEN: Split enable
0x40080608 B  REGISTER INT8 (rw): OTG_HS host channel-11 interrupt register
0x40080608 C   FIELD 00w01 XFRC: Transfer completed
0x40080608 C   FIELD 01w01 CHH: Channel halted
0x40080608 C   FIELD 02w01 AHBERR: AHB error
0x40080608 C   FIELD 03w01 STALL: STALL response received interrupt
0x40080608 C   FIELD 04w01 NAK: NAK response received interrupt
0x40080608 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x40080608 C   FIELD 06w01 NYET: Response received interrupt
0x40080608 C   FIELD 07w01 TXERR: Transaction error
0x40080608 C   FIELD 08w01 BBERR: Babble error
0x40080608 C   FIELD 09w01 FRMOR: Frame overrun
0x40080608 C   FIELD 10w01 DTERR: Data toggle error
0x4008060C B  REGISTER INTMSK8 (rw): OTG_HS host channel-11 interrupt mask register
0x4008060C C   FIELD 00w01 XFRCM: Transfer completed mask
0x4008060C C   FIELD 01w01 CHHM: Channel halted mask
0x4008060C C   FIELD 02w01 AHBERR: AHB error
0x4008060C C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x4008060C C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x4008060C C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x4008060C C   FIELD 06w01 NYET: response received interrupt mask
0x4008060C C   FIELD 07w01 TXERRM: Transaction error mask
0x4008060C C   FIELD 08w01 BBERRM: Babble error mask
0x4008060C C   FIELD 09w01 FRMORM: Frame overrun mask
0x4008060C C   FIELD 10w01 DTERRM: Data toggle error mask
0x40080610 B  REGISTER TSIZ8 (rw): OTG_HS host channel-11 transfer size register
0x40080610 C   FIELD 00w19 XFRSIZ: Transfer size
0x40080610 C   FIELD 19w10 PKTCNT: Packet count
0x40080610 C   FIELD 29w02 DPID: Data PID
0x40080614 B  REGISTER DMA8 (rw): OTG_HS host channel-0 DMA address register
0x40080614 C   FIELD 00w32 DMAADDR: DMA address
0x40080620 B  CLUSTER HC9: Host channel
0x40080620 B  REGISTER CHAR9 (rw): OTG_HS host channel-0 characteristics register
0x40080620 C   FIELD 00w11 MPSIZ: Maximum packet size
0x40080620 C   FIELD 11w04 EPNUM: Endpoint number
0x40080620 C   FIELD 15w01 EPDIR: Endpoint direction
0x40080620 C   FIELD 17w01 LSDEV: Low-speed device
0x40080620 C   FIELD 18w02 EPTYP: Endpoint type
0x40080620 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x40080620 C   FIELD 22w07 DAD: Device address
0x40080620 C   FIELD 29w01 ODDFRM: Odd frame
0x40080620 C   FIELD 30w01 CHDIS: Channel disable
0x40080620 C   FIELD 31w01 CHENA: Channel enable
0x40080624 B  REGISTER SPLT9 (rw): OTG_HS host channel-0 split control register
0x40080624 C   FIELD 00w07 PRTADDR: Port address
0x40080624 C   FIELD 07w07 HUBADDR: Hub address
0x40080624 C   FIELD 14w02 XACTPOS: XACTPOS
0x40080624 C   FIELD 16w01 COMPLSPLT: Do complete split
0x40080624 C   FIELD 31w01 SPLITEN: Split enable
0x40080628 B  REGISTER INT9 (rw): OTG_HS host channel-11 interrupt register
0x40080628 C   FIELD 00w01 XFRC: Transfer completed
0x40080628 C   FIELD 01w01 CHH: Channel halted
0x40080628 C   FIELD 02w01 AHBERR: AHB error
0x40080628 C   FIELD 03w01 STALL: STALL response received interrupt
0x40080628 C   FIELD 04w01 NAK: NAK response received interrupt
0x40080628 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x40080628 C   FIELD 06w01 NYET: Response received interrupt
0x40080628 C   FIELD 07w01 TXERR: Transaction error
0x40080628 C   FIELD 08w01 BBERR: Babble error
0x40080628 C   FIELD 09w01 FRMOR: Frame overrun
0x40080628 C   FIELD 10w01 DTERR: Data toggle error
0x4008062C B  REGISTER INTMSK9 (rw): OTG_HS host channel-11 interrupt mask register
0x4008062C C   FIELD 00w01 XFRCM: Transfer completed mask
0x4008062C C   FIELD 01w01 CHHM: Channel halted mask
0x4008062C C   FIELD 02w01 AHBERR: AHB error
0x4008062C C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x4008062C C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x4008062C C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x4008062C C   FIELD 06w01 NYET: response received interrupt mask
0x4008062C C   FIELD 07w01 TXERRM: Transaction error mask
0x4008062C C   FIELD 08w01 BBERRM: Babble error mask
0x4008062C C   FIELD 09w01 FRMORM: Frame overrun mask
0x4008062C C   FIELD 10w01 DTERRM: Data toggle error mask
0x40080630 B  REGISTER TSIZ9 (rw): OTG_HS host channel-11 transfer size register
0x40080630 C   FIELD 00w19 XFRSIZ: Transfer size
0x40080630 C   FIELD 19w10 PKTCNT: Packet count
0x40080630 C   FIELD 29w02 DPID: Data PID
0x40080634 B  REGISTER DMA9 (rw): OTG_HS host channel-0 DMA address register
0x40080634 C   FIELD 00w32 DMAADDR: DMA address
0x40080640 B  CLUSTER HC10: Host channel
0x40080640 B  REGISTER CHAR10 (rw): OTG_HS host channel-0 characteristics register
0x40080640 C   FIELD 00w11 MPSIZ: Maximum packet size
0x40080640 C   FIELD 11w04 EPNUM: Endpoint number
0x40080640 C   FIELD 15w01 EPDIR: Endpoint direction
0x40080640 C   FIELD 17w01 LSDEV: Low-speed device
0x40080640 C   FIELD 18w02 EPTYP: Endpoint type
0x40080640 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x40080640 C   FIELD 22w07 DAD: Device address
0x40080640 C   FIELD 29w01 ODDFRM: Odd frame
0x40080640 C   FIELD 30w01 CHDIS: Channel disable
0x40080640 C   FIELD 31w01 CHENA: Channel enable
0x40080644 B  REGISTER SPLT10 (rw): OTG_HS host channel-0 split control register
0x40080644 C   FIELD 00w07 PRTADDR: Port address
0x40080644 C   FIELD 07w07 HUBADDR: Hub address
0x40080644 C   FIELD 14w02 XACTPOS: XACTPOS
0x40080644 C   FIELD 16w01 COMPLSPLT: Do complete split
0x40080644 C   FIELD 31w01 SPLITEN: Split enable
0x40080648 B  REGISTER INT10 (rw): OTG_HS host channel-11 interrupt register
0x40080648 C   FIELD 00w01 XFRC: Transfer completed
0x40080648 C   FIELD 01w01 CHH: Channel halted
0x40080648 C   FIELD 02w01 AHBERR: AHB error
0x40080648 C   FIELD 03w01 STALL: STALL response received interrupt
0x40080648 C   FIELD 04w01 NAK: NAK response received interrupt
0x40080648 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x40080648 C   FIELD 06w01 NYET: Response received interrupt
0x40080648 C   FIELD 07w01 TXERR: Transaction error
0x40080648 C   FIELD 08w01 BBERR: Babble error
0x40080648 C   FIELD 09w01 FRMOR: Frame overrun
0x40080648 C   FIELD 10w01 DTERR: Data toggle error
0x4008064C B  REGISTER INTMSK10 (rw): OTG_HS host channel-11 interrupt mask register
0x4008064C C   FIELD 00w01 XFRCM: Transfer completed mask
0x4008064C C   FIELD 01w01 CHHM: Channel halted mask
0x4008064C C   FIELD 02w01 AHBERR: AHB error
0x4008064C C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x4008064C C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x4008064C C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x4008064C C   FIELD 06w01 NYET: response received interrupt mask
0x4008064C C   FIELD 07w01 TXERRM: Transaction error mask
0x4008064C C   FIELD 08w01 BBERRM: Babble error mask
0x4008064C C   FIELD 09w01 FRMORM: Frame overrun mask
0x4008064C C   FIELD 10w01 DTERRM: Data toggle error mask
0x40080650 B  REGISTER TSIZ10 (rw): OTG_HS host channel-11 transfer size register
0x40080650 C   FIELD 00w19 XFRSIZ: Transfer size
0x40080650 C   FIELD 19w10 PKTCNT: Packet count
0x40080650 C   FIELD 29w02 DPID: Data PID
0x40080654 B  REGISTER DMA10 (rw): OTG_HS host channel-0 DMA address register
0x40080654 C   FIELD 00w32 DMAADDR: DMA address
0x40080660 B  CLUSTER HC11: Host channel
0x40080660 B  REGISTER CHAR11 (rw): OTG_HS host channel-0 characteristics register
0x40080660 C   FIELD 00w11 MPSIZ: Maximum packet size
0x40080660 C   FIELD 11w04 EPNUM: Endpoint number
0x40080660 C   FIELD 15w01 EPDIR: Endpoint direction
0x40080660 C   FIELD 17w01 LSDEV: Low-speed device
0x40080660 C   FIELD 18w02 EPTYP: Endpoint type
0x40080660 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x40080660 C   FIELD 22w07 DAD: Device address
0x40080660 C   FIELD 29w01 ODDFRM: Odd frame
0x40080660 C   FIELD 30w01 CHDIS: Channel disable
0x40080660 C   FIELD 31w01 CHENA: Channel enable
0x40080664 B  REGISTER SPLT11 (rw): OTG_HS host channel-0 split control register
0x40080664 C   FIELD 00w07 PRTADDR: Port address
0x40080664 C   FIELD 07w07 HUBADDR: Hub address
0x40080664 C   FIELD 14w02 XACTPOS: XACTPOS
0x40080664 C   FIELD 16w01 COMPLSPLT: Do complete split
0x40080664 C   FIELD 31w01 SPLITEN: Split enable
0x40080668 B  REGISTER INT11 (rw): OTG_HS host channel-11 interrupt register
0x40080668 C   FIELD 00w01 XFRC: Transfer completed
0x40080668 C   FIELD 01w01 CHH: Channel halted
0x40080668 C   FIELD 02w01 AHBERR: AHB error
0x40080668 C   FIELD 03w01 STALL: STALL response received interrupt
0x40080668 C   FIELD 04w01 NAK: NAK response received interrupt
0x40080668 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x40080668 C   FIELD 06w01 NYET: Response received interrupt
0x40080668 C   FIELD 07w01 TXERR: Transaction error
0x40080668 C   FIELD 08w01 BBERR: Babble error
0x40080668 C   FIELD 09w01 FRMOR: Frame overrun
0x40080668 C   FIELD 10w01 DTERR: Data toggle error
0x4008066C B  REGISTER INTMSK11 (rw): OTG_HS host channel-11 interrupt mask register
0x4008066C C   FIELD 00w01 XFRCM: Transfer completed mask
0x4008066C C   FIELD 01w01 CHHM: Channel halted mask
0x4008066C C   FIELD 02w01 AHBERR: AHB error
0x4008066C C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x4008066C C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x4008066C C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x4008066C C   FIELD 06w01 NYET: response received interrupt mask
0x4008066C C   FIELD 07w01 TXERRM: Transaction error mask
0x4008066C C   FIELD 08w01 BBERRM: Babble error mask
0x4008066C C   FIELD 09w01 FRMORM: Frame overrun mask
0x4008066C C   FIELD 10w01 DTERRM: Data toggle error mask
0x40080670 B  REGISTER TSIZ11 (rw): OTG_HS host channel-11 transfer size register
0x40080670 C   FIELD 00w19 XFRSIZ: Transfer size
0x40080670 C   FIELD 19w10 PKTCNT: Packet count
0x40080670 C   FIELD 29w02 DPID: Data PID
0x40080674 B  REGISTER DMA11 (rw): OTG_HS host channel-0 DMA address register
0x40080674 C   FIELD 00w32 DMAADDR: DMA address
0x40080680 B  CLUSTER HC12: Host channel
0x40080680 B  REGISTER CHAR12 (rw): OTG_HS host channel-0 characteristics register
0x40080680 C   FIELD 00w11 MPSIZ: Maximum packet size
0x40080680 C   FIELD 11w04 EPNUM: Endpoint number
0x40080680 C   FIELD 15w01 EPDIR: Endpoint direction
0x40080680 C   FIELD 17w01 LSDEV: Low-speed device
0x40080680 C   FIELD 18w02 EPTYP: Endpoint type
0x40080680 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x40080680 C   FIELD 22w07 DAD: Device address
0x40080680 C   FIELD 29w01 ODDFRM: Odd frame
0x40080680 C   FIELD 30w01 CHDIS: Channel disable
0x40080680 C   FIELD 31w01 CHENA: Channel enable
0x40080684 B  REGISTER SPLT12 (rw): OTG_HS host channel-0 split control register
0x40080684 C   FIELD 00w07 PRTADDR: Port address
0x40080684 C   FIELD 07w07 HUBADDR: Hub address
0x40080684 C   FIELD 14w02 XACTPOS: XACTPOS
0x40080684 C   FIELD 16w01 COMPLSPLT: Do complete split
0x40080684 C   FIELD 31w01 SPLITEN: Split enable
0x40080688 B  REGISTER INT12 (rw): OTG_HS host channel-11 interrupt register
0x40080688 C   FIELD 00w01 XFRC: Transfer completed
0x40080688 C   FIELD 01w01 CHH: Channel halted
0x40080688 C   FIELD 02w01 AHBERR: AHB error
0x40080688 C   FIELD 03w01 STALL: STALL response received interrupt
0x40080688 C   FIELD 04w01 NAK: NAK response received interrupt
0x40080688 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x40080688 C   FIELD 06w01 NYET: Response received interrupt
0x40080688 C   FIELD 07w01 TXERR: Transaction error
0x40080688 C   FIELD 08w01 BBERR: Babble error
0x40080688 C   FIELD 09w01 FRMOR: Frame overrun
0x40080688 C   FIELD 10w01 DTERR: Data toggle error
0x4008068C B  REGISTER INTMSK12 (rw): OTG_HS host channel-11 interrupt mask register
0x4008068C C   FIELD 00w01 XFRCM: Transfer completed mask
0x4008068C C   FIELD 01w01 CHHM: Channel halted mask
0x4008068C C   FIELD 02w01 AHBERR: AHB error
0x4008068C C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x4008068C C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x4008068C C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x4008068C C   FIELD 06w01 NYET: response received interrupt mask
0x4008068C C   FIELD 07w01 TXERRM: Transaction error mask
0x4008068C C   FIELD 08w01 BBERRM: Babble error mask
0x4008068C C   FIELD 09w01 FRMORM: Frame overrun mask
0x4008068C C   FIELD 10w01 DTERRM: Data toggle error mask
0x40080690 B  REGISTER TSIZ12 (rw): OTG_HS host channel-11 transfer size register
0x40080690 C   FIELD 00w19 XFRSIZ: Transfer size
0x40080690 C   FIELD 19w10 PKTCNT: Packet count
0x40080690 C   FIELD 29w02 DPID: Data PID
0x40080694 B  REGISTER DMA12 (rw): OTG_HS host channel-0 DMA address register
0x40080694 C   FIELD 00w32 DMAADDR: DMA address
0x400806A0 B  CLUSTER HC13: Host channel
0x400806A0 B  REGISTER CHAR13 (rw): OTG_HS host channel-0 characteristics register
0x400806A0 C   FIELD 00w11 MPSIZ: Maximum packet size
0x400806A0 C   FIELD 11w04 EPNUM: Endpoint number
0x400806A0 C   FIELD 15w01 EPDIR: Endpoint direction
0x400806A0 C   FIELD 17w01 LSDEV: Low-speed device
0x400806A0 C   FIELD 18w02 EPTYP: Endpoint type
0x400806A0 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x400806A0 C   FIELD 22w07 DAD: Device address
0x400806A0 C   FIELD 29w01 ODDFRM: Odd frame
0x400806A0 C   FIELD 30w01 CHDIS: Channel disable
0x400806A0 C   FIELD 31w01 CHENA: Channel enable
0x400806A4 B  REGISTER SPLT13 (rw): OTG_HS host channel-0 split control register
0x400806A4 C   FIELD 00w07 PRTADDR: Port address
0x400806A4 C   FIELD 07w07 HUBADDR: Hub address
0x400806A4 C   FIELD 14w02 XACTPOS: XACTPOS
0x400806A4 C   FIELD 16w01 COMPLSPLT: Do complete split
0x400806A4 C   FIELD 31w01 SPLITEN: Split enable
0x400806A8 B  REGISTER INT13 (rw): OTG_HS host channel-11 interrupt register
0x400806A8 C   FIELD 00w01 XFRC: Transfer completed
0x400806A8 C   FIELD 01w01 CHH: Channel halted
0x400806A8 C   FIELD 02w01 AHBERR: AHB error
0x400806A8 C   FIELD 03w01 STALL: STALL response received interrupt
0x400806A8 C   FIELD 04w01 NAK: NAK response received interrupt
0x400806A8 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x400806A8 C   FIELD 06w01 NYET: Response received interrupt
0x400806A8 C   FIELD 07w01 TXERR: Transaction error
0x400806A8 C   FIELD 08w01 BBERR: Babble error
0x400806A8 C   FIELD 09w01 FRMOR: Frame overrun
0x400806A8 C   FIELD 10w01 DTERR: Data toggle error
0x400806AC B  REGISTER INTMSK13 (rw): OTG_HS host channel-11 interrupt mask register
0x400806AC C   FIELD 00w01 XFRCM: Transfer completed mask
0x400806AC C   FIELD 01w01 CHHM: Channel halted mask
0x400806AC C   FIELD 02w01 AHBERR: AHB error
0x400806AC C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x400806AC C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x400806AC C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x400806AC C   FIELD 06w01 NYET: response received interrupt mask
0x400806AC C   FIELD 07w01 TXERRM: Transaction error mask
0x400806AC C   FIELD 08w01 BBERRM: Babble error mask
0x400806AC C   FIELD 09w01 FRMORM: Frame overrun mask
0x400806AC C   FIELD 10w01 DTERRM: Data toggle error mask
0x400806B0 B  REGISTER TSIZ13 (rw): OTG_HS host channel-11 transfer size register
0x400806B0 C   FIELD 00w19 XFRSIZ: Transfer size
0x400806B0 C   FIELD 19w10 PKTCNT: Packet count
0x400806B0 C   FIELD 29w02 DPID: Data PID
0x400806B4 B  REGISTER DMA13 (rw): OTG_HS host channel-0 DMA address register
0x400806B4 C   FIELD 00w32 DMAADDR: DMA address
0x400806C0 B  CLUSTER HC14: Host channel
0x400806C0 B  REGISTER CHAR14 (rw): OTG_HS host channel-0 characteristics register
0x400806C0 C   FIELD 00w11 MPSIZ: Maximum packet size
0x400806C0 C   FIELD 11w04 EPNUM: Endpoint number
0x400806C0 C   FIELD 15w01 EPDIR: Endpoint direction
0x400806C0 C   FIELD 17w01 LSDEV: Low-speed device
0x400806C0 C   FIELD 18w02 EPTYP: Endpoint type
0x400806C0 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x400806C0 C   FIELD 22w07 DAD: Device address
0x400806C0 C   FIELD 29w01 ODDFRM: Odd frame
0x400806C0 C   FIELD 30w01 CHDIS: Channel disable
0x400806C0 C   FIELD 31w01 CHENA: Channel enable
0x400806C4 B  REGISTER SPLT14 (rw): OTG_HS host channel-0 split control register
0x400806C4 C   FIELD 00w07 PRTADDR: Port address
0x400806C4 C   FIELD 07w07 HUBADDR: Hub address
0x400806C4 C   FIELD 14w02 XACTPOS: XACTPOS
0x400806C4 C   FIELD 16w01 COMPLSPLT: Do complete split
0x400806C4 C   FIELD 31w01 SPLITEN: Split enable
0x400806C8 B  REGISTER INT14 (rw): OTG_HS host channel-11 interrupt register
0x400806C8 C   FIELD 00w01 XFRC: Transfer completed
0x400806C8 C   FIELD 01w01 CHH: Channel halted
0x400806C8 C   FIELD 02w01 AHBERR: AHB error
0x400806C8 C   FIELD 03w01 STALL: STALL response received interrupt
0x400806C8 C   FIELD 04w01 NAK: NAK response received interrupt
0x400806C8 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x400806C8 C   FIELD 06w01 NYET: Response received interrupt
0x400806C8 C   FIELD 07w01 TXERR: Transaction error
0x400806C8 C   FIELD 08w01 BBERR: Babble error
0x400806C8 C   FIELD 09w01 FRMOR: Frame overrun
0x400806C8 C   FIELD 10w01 DTERR: Data toggle error
0x400806CC B  REGISTER INTMSK14 (rw): OTG_HS host channel-11 interrupt mask register
0x400806CC C   FIELD 00w01 XFRCM: Transfer completed mask
0x400806CC C   FIELD 01w01 CHHM: Channel halted mask
0x400806CC C   FIELD 02w01 AHBERR: AHB error
0x400806CC C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x400806CC C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x400806CC C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x400806CC C   FIELD 06w01 NYET: response received interrupt mask
0x400806CC C   FIELD 07w01 TXERRM: Transaction error mask
0x400806CC C   FIELD 08w01 BBERRM: Babble error mask
0x400806CC C   FIELD 09w01 FRMORM: Frame overrun mask
0x400806CC C   FIELD 10w01 DTERRM: Data toggle error mask
0x400806D0 B  REGISTER TSIZ14 (rw): OTG_HS host channel-11 transfer size register
0x400806D0 C   FIELD 00w19 XFRSIZ: Transfer size
0x400806D0 C   FIELD 19w10 PKTCNT: Packet count
0x400806D0 C   FIELD 29w02 DPID: Data PID
0x400806D4 B  REGISTER DMA14 (rw): OTG_HS host channel-0 DMA address register
0x400806D4 C   FIELD 00w32 DMAADDR: DMA address
0x400806E0 B  CLUSTER HC15: Host channel
0x400806E0 B  REGISTER CHAR15 (rw): OTG_HS host channel-0 characteristics register
0x400806E0 C   FIELD 00w11 MPSIZ: Maximum packet size
0x400806E0 C   FIELD 11w04 EPNUM: Endpoint number
0x400806E0 C   FIELD 15w01 EPDIR: Endpoint direction
0x400806E0 C   FIELD 17w01 LSDEV: Low-speed device
0x400806E0 C   FIELD 18w02 EPTYP: Endpoint type
0x400806E0 C   FIELD 20w02 MC: Multi Count (MC) / Error Count (EC)
0x400806E0 C   FIELD 22w07 DAD: Device address
0x400806E0 C   FIELD 29w01 ODDFRM: Odd frame
0x400806E0 C   FIELD 30w01 CHDIS: Channel disable
0x400806E0 C   FIELD 31w01 CHENA: Channel enable
0x400806E4 B  REGISTER SPLT15 (rw): OTG_HS host channel-0 split control register
0x400806E4 C   FIELD 00w07 PRTADDR: Port address
0x400806E4 C   FIELD 07w07 HUBADDR: Hub address
0x400806E4 C   FIELD 14w02 XACTPOS: XACTPOS
0x400806E4 C   FIELD 16w01 COMPLSPLT: Do complete split
0x400806E4 C   FIELD 31w01 SPLITEN: Split enable
0x400806E8 B  REGISTER INT15 (rw): OTG_HS host channel-11 interrupt register
0x400806E8 C   FIELD 00w01 XFRC: Transfer completed
0x400806E8 C   FIELD 01w01 CHH: Channel halted
0x400806E8 C   FIELD 02w01 AHBERR: AHB error
0x400806E8 C   FIELD 03w01 STALL: STALL response received interrupt
0x400806E8 C   FIELD 04w01 NAK: NAK response received interrupt
0x400806E8 C   FIELD 05w01 ACK: ACK response received/transmitted interrupt
0x400806E8 C   FIELD 06w01 NYET: Response received interrupt
0x400806E8 C   FIELD 07w01 TXERR: Transaction error
0x400806E8 C   FIELD 08w01 BBERR: Babble error
0x400806E8 C   FIELD 09w01 FRMOR: Frame overrun
0x400806E8 C   FIELD 10w01 DTERR: Data toggle error
0x400806EC B  REGISTER INTMSK15 (rw): OTG_HS host channel-11 interrupt mask register
0x400806EC C   FIELD 00w01 XFRCM: Transfer completed mask
0x400806EC C   FIELD 01w01 CHHM: Channel halted mask
0x400806EC C   FIELD 02w01 AHBERR: AHB error
0x400806EC C   FIELD 03w01 STALLM: STALL response received interrupt mask
0x400806EC C   FIELD 04w01 NAKM: NAK response received interrupt mask
0x400806EC C   FIELD 05w01 ACKM: ACK response received/transmitted interrupt mask
0x400806EC C   FIELD 06w01 NYET: response received interrupt mask
0x400806EC C   FIELD 07w01 TXERRM: Transaction error mask
0x400806EC C   FIELD 08w01 BBERRM: Babble error mask
0x400806EC C   FIELD 09w01 FRMORM: Frame overrun mask
0x400806EC C   FIELD 10w01 DTERRM: Data toggle error mask
0x400806F0 B  REGISTER TSIZ15 (rw): OTG_HS host channel-11 transfer size register
0x400806F0 C   FIELD 00w19 XFRSIZ: Transfer size
0x400806F0 C   FIELD 19w10 PKTCNT: Packet count
0x400806F0 C   FIELD 29w02 DPID: Data PID
0x400806F4 B  REGISTER DMA15 (rw): OTG_HS host channel-0 DMA address register
0x400806F4 C   FIELD 00w32 DMAADDR: DMA address
0x40080800 A PERIPHERAL OTG2_HS_DEVICE
0x40080800 B  REGISTER DCFG (rw): OTG_HS device configuration register
0x40080800 C   FIELD 00w02 DSPD: Device speed
0x40080800 C   FIELD 02w01 NZLSOHSK: Nonzero-length status OUT handshake
0x40080800 C   FIELD 04w07 DAD: Device address
0x40080800 C   FIELD 11w02 PFIVL: Periodic (micro)frame interval
0x40080800 C   FIELD 24w02 PERSCHIVL: Periodic scheduling interval
0x40080804 B  REGISTER DCTL: OTG_HS device control register
0x40080804 C   FIELD 00w01 RWUSIG (rw): Remote wakeup signaling
0x40080804 C   FIELD 01w01 SDIS (rw): Soft disconnect
0x40080804 C   FIELD 02w01 GINSTS (ro): Global IN NAK status
0x40080804 C   FIELD 03w01 GONSTS (ro): Global OUT NAK status
0x40080804 C   FIELD 04w03 TCTL (rw): Test control
0x40080804 C   FIELD 07w01 SGINAK (wo): Set global IN NAK
0x40080804 C   FIELD 08w01 CGINAK (wo): Clear global IN NAK
0x40080804 C   FIELD 09w01 SGONAK (wo): Set global OUT NAK
0x40080804 C   FIELD 10w01 CGONAK (wo): Clear global OUT NAK
0x40080804 C   FIELD 11w01 POPRGDNE (rw): Power-on programming done
0x40080808 B  REGISTER DSTS (ro): OTG_HS device status register
0x40080808 C   FIELD 00w01 SUSPSTS: Suspend status
0x40080808 C   FIELD 01w02 ENUMSPD: Enumerated speed
0x40080808 C   FIELD 03w01 EERR: Erratic error
0x40080808 C   FIELD 08w14 FNSOF: Frame number of the received SOF
0x40080810 B  REGISTER DIEPMSK (rw): OTG_HS device IN endpoint common interrupt mask register
0x40080810 C   FIELD 00w01 XFRCM: Transfer completed interrupt mask
0x40080810 C   FIELD 01w01 EPDM: Endpoint disabled interrupt mask
0x40080810 C   FIELD 03w01 TOM: Timeout condition mask (nonisochronous endpoints)
0x40080810 C   FIELD 04w01 ITTXFEMSK: IN token received when TxFIFO empty mask
0x40080810 C   FIELD 05w01 INEPNMM: IN token received with EP mismatch mask
0x40080810 C   FIELD 06w01 INEPNEM: IN endpoint NAK effective mask
0x40080810 C   FIELD 08w01 TXFURM: FIFO underrun mask
0x40080810 C   FIELD 09w01 BIM: BNA interrupt mask
0x40080814 B  REGISTER DOEPMSK (rw): OTG_HS device OUT endpoint common interrupt mask register
0x40080814 C   FIELD 00w01 XFRCM: Transfer completed interrupt mask
0x40080814 C   FIELD 01w01 EPDM: Endpoint disabled interrupt mask
0x40080814 C   FIELD 03w01 STUPM: SETUP phase done mask
0x40080814 C   FIELD 04w01 OTEPDM: OUT token received when endpoint disabled mask
0x40080814 C   FIELD 06w01 B2BSTUP: Back-to-back SETUP packets received mask
0x40080814 C   FIELD 08w01 OPEM: OUT packet error mask
0x40080814 C   FIELD 09w01 BOIM: BNA interrupt mask
0x40080818 B  REGISTER DAINT (ro): OTG_HS device all endpoints interrupt register
0x40080818 C   FIELD 00w16 IEPINT: IN endpoint interrupt bits
0x40080818 C   FIELD 16w16 OEPINT: OUT endpoint interrupt bits
0x4008081C B  REGISTER DAINTMSK (rw): OTG_HS all endpoints interrupt mask register
0x4008081C C   FIELD 00w16 IEPM: IN EP interrupt mask bits
0x4008081C C   FIELD 16w16 OEPM: OUT EP interrupt mask bits
0x40080828 B  REGISTER DVBUSDIS (rw): OTG_HS device VBUS discharge time register
0x40080828 C   FIELD 00w16 VBUSDT: Device VBUS discharge time
0x4008082C B  REGISTER DVBUSPULSE (rw): OTG_HS device VBUS pulsing time register
0x4008082C C   FIELD 00w12 DVBUSP: Device VBUS pulsing time
0x40080830 B  REGISTER DTHRCTL (rw): OTG_HS Device threshold control register
0x40080830 C   FIELD 00w01 NONISOTHREN: Nonisochronous IN endpoints threshold enable
0x40080830 C   FIELD 01w01 ISOTHREN: ISO IN endpoint threshold enable
0x40080830 C   FIELD 02w09 TXTHRLEN: Transmit threshold length
0x40080830 C   FIELD 16w01 RXTHREN: Receive threshold enable
0x40080830 C   FIELD 17w09 RXTHRLEN: Receive threshold length
0x40080830 C   FIELD 27w01 ARPEN: Arbiter parking enable
0x40080834 B  REGISTER DIEPEMPMSK (rw): OTG_HS device IN endpoint FIFO empty interrupt mask register
0x40080834 C   FIELD 00w16 INEPTXFEM: IN EP Tx FIFO empty interrupt mask bits
0x40080838 B  REGISTER DEACHINT (rw): OTG_HS device each endpoint interrupt register
0x40080838 C   FIELD 01w01 IEP1INT: IN endpoint 1interrupt bit
0x40080838 C   FIELD 17w01 OEP1INT: OUT endpoint 1 interrupt bit
0x4008083C B  REGISTER DEACHINTMSK (rw): OTG_HS device each endpoint interrupt register mask
0x4008083C C   FIELD 01w01 IEP1INTM: IN Endpoint 1 interrupt mask bit
0x4008083C C   FIELD 17w01 OEP1INTM: OUT Endpoint 1 interrupt mask bit
0x40080844 B  REGISTER DIEPEACHMSK1 (rw): 
0x40080844 C   FIELD 00w01 XFRCM: Transfer completed interrupt mask
0x40080844 C   FIELD 01w01 EPDM: Endpoint disabled interrupt mask
0x40080844 C   FIELD 02w01 AHBERRM: AHB error mask
0x40080844 C   FIELD 03w01 TOM: Timeout condition mask (Non-isochronous endpoints)
0x40080844 C   FIELD 04w01 ITTXFEMSK: IN token received when TxFIFO empty mask
0x40080844 C   FIELD 06w01 INEPNEM: IN endpoint NAK effective mask
0x40080844 C   FIELD 08w01 TXFURM: FIFO underrun mask
0x40080844 C   FIELD 09w01 BNAM: BNA interrupt mask
0x40080844 C   FIELD 13w01 NAKM: NAK interrupt mask
0x40080884 B  REGISTER DOEPEACHMSK1 (rw): 
0x40080884 C   FIELD 00w01 XFRCM: Transfer completed interrupt mask
0x40080884 C   FIELD 01w01 EPDM: Endpoint disabled interrupt mask
0x40080884 C   FIELD 02w01 AHBERRM: AHB error mask
0x40080884 C   FIELD 03w01 STUPM: SETUP phase done mask
0x40080884 C   FIELD 04w01 OTEPDM: OUT token received when endpoint disabled mask
0x40080884 C   FIELD 06w01 B2BSTUPM: Back-to-back SETUP packets received mask
0x40080884 C   FIELD 08w01 OUTPKTERRM: Out packet error mask
0x40080884 C   FIELD 09w01 BNAM: BNA interrupt mask
0x40080884 C   FIELD 12w01 BERRM: Babble error interrupt mask
0x40080884 C   FIELD 13w01 NAKMSK: NAK interrupt mask
0x40080884 C   FIELD 14w01 NYETMSK: NYET interrupt mask
0x40080900 B  CLUSTER DIEP0: Device IN endpoint 0
0x40080900 B  REGISTER CTL: OTG device endpoint-0 control register
0x40080900 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40080900 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40080900 C   FIELD 16w01 EONUM_DPID (ro): Even/odd frame
0x40080900 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40080900 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40080900 C   FIELD 21w01 STALL (rw): STALL handshake
0x40080900 C   FIELD 22w04 TXFNUM (rw): TxFIFO number
0x40080900 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40080900 C   FIELD 27w01 SNAK (wo): Set NAK
0x40080900 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID
0x40080900 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40080900 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40080900 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40080908 B  REGISTER INT: OTG device endpoint-0 interrupt register
0x40080908 C   FIELD 00w01 XFRC (rw): Transfer completed interrupt
0x40080908 C   FIELD 01w01 EPDISD (rw): Endpoint disabled interrupt
0x40080908 C   FIELD 03w01 TOC (rw): Timeout condition
0x40080908 C   FIELD 04w01 ITTXFE (rw): IN token received when TxFIFO is empty
0x40080908 C   FIELD 06w01 INEPNE (rw): IN endpoint NAK effective
0x40080908 C   FIELD 07w01 TXFE (ro): Transmit FIFO empty
0x40080908 C   FIELD 08w01 TXFIFOUDRN (rw): Transmit Fifo Underrun
0x40080908 C   FIELD 09w01 BNA (rw): Buffer not available interrupt
0x40080908 C   FIELD 11w01 PKTDRPSTS (rw): Packet dropped status
0x40080908 C   FIELD 12w01 BERR (rw): Babble error interrupt
0x40080908 C   FIELD 13w01 NAK (rw): NAK interrupt
0x40080910 B  REGISTER TSIZ (rw): OTG_HS device IN endpoint 0 transfer size register
0x40080910 C   FIELD 00w07 XFRSIZ: Transfer size
0x40080910 C   FIELD 19w02 PKTCNT: Packet count
0x40080914 B  REGISTER DMA (rw): OTG_HS device endpoint-0 DMA address register
0x40080914 C   FIELD 00w32 DMAADDR: DMA address
0x40080918 B  REGISTER TXFSTS (ro): OTG_HS device IN endpoint transmit FIFO status register
0x40080918 C   FIELD 00w16 INEPTFSAV: IN endpoint TxFIFO space avail
0x40080920 B  CLUSTER DIEP1: Device IN endpoint X
0x40080920 B  REGISTER CTL1: OTG device endpoint-1 control register
0x40080920 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40080920 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40080920 C   FIELD 16w01 EONUM_DPID (ro): Even/odd frame
0x40080920 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40080920 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40080920 C   FIELD 21w01 STALL (rw): STALL handshake
0x40080920 C   FIELD 22w04 TXFNUM (rw): TxFIFO number
0x40080920 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40080920 C   FIELD 27w01 SNAK (wo): Set NAK
0x40080920 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID
0x40080920 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40080920 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40080920 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40080928 B  REGISTER INT1 (=OTG1_HS_DEVICE.DIEP0.INT): OTG device endpoint-1 interrupt register
0x40080930 B  REGISTER TSIZ1 (rw): OTG_HS device endpoint transfer size register
0x40080930 C   FIELD 00w19 XFRSIZ: Transfer size
0x40080930 C   FIELD 19w10 PKTCNT: Packet count
0x40080930 C   FIELD 29w02 MCNT: Multi count
0x40080934 B  REGISTER DMA1 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x40080938 B  REGISTER TXFSTS1 (=OTG1_HS_DEVICE.DIEP0.TXFSTS): OTG_HS device IN endpoint transmit FIFO status register
0x40080940 B  CLUSTER DIEP2: Device IN endpoint X
0x40080940 B  REGISTER CTL2: OTG device endpoint-1 control register
0x40080940 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40080940 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40080940 C   FIELD 16w01 EONUM_DPID (ro): Even/odd frame
0x40080940 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40080940 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40080940 C   FIELD 21w01 STALL (rw): STALL handshake
0x40080940 C   FIELD 22w04 TXFNUM (rw): TxFIFO number
0x40080940 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40080940 C   FIELD 27w01 SNAK (wo): Set NAK
0x40080940 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID
0x40080940 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40080940 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40080940 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40080948 B  REGISTER INT2 (=OTG1_HS_DEVICE.DIEP0.INT): OTG device endpoint-1 interrupt register
0x40080950 B  REGISTER TSIZ2 (rw): OTG_HS device endpoint transfer size register
0x40080950 C   FIELD 00w19 XFRSIZ: Transfer size
0x40080950 C   FIELD 19w10 PKTCNT: Packet count
0x40080950 C   FIELD 29w02 MCNT: Multi count
0x40080954 B  REGISTER DMA2 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x40080958 B  REGISTER TXFSTS2 (=OTG1_HS_DEVICE.DIEP0.TXFSTS): OTG_HS device IN endpoint transmit FIFO status register
0x40080960 B  CLUSTER DIEP3: Device IN endpoint X
0x40080960 B  REGISTER CTL3: OTG device endpoint-1 control register
0x40080960 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40080960 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40080960 C   FIELD 16w01 EONUM_DPID (ro): Even/odd frame
0x40080960 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40080960 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40080960 C   FIELD 21w01 STALL (rw): STALL handshake
0x40080960 C   FIELD 22w04 TXFNUM (rw): TxFIFO number
0x40080960 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40080960 C   FIELD 27w01 SNAK (wo): Set NAK
0x40080960 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID
0x40080960 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40080960 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40080960 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40080968 B  REGISTER INT3 (=OTG1_HS_DEVICE.DIEP0.INT): OTG device endpoint-1 interrupt register
0x40080970 B  REGISTER TSIZ3 (rw): OTG_HS device endpoint transfer size register
0x40080970 C   FIELD 00w19 XFRSIZ: Transfer size
0x40080970 C   FIELD 19w10 PKTCNT: Packet count
0x40080970 C   FIELD 29w02 MCNT: Multi count
0x40080974 B  REGISTER DMA3 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x40080978 B  REGISTER TXFSTS3 (=OTG1_HS_DEVICE.DIEP0.TXFSTS): OTG_HS device IN endpoint transmit FIFO status register
0x40080980 B  CLUSTER DIEP4: Device IN endpoint X
0x40080980 B  REGISTER CTL4: OTG device endpoint-1 control register
0x40080980 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40080980 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40080980 C   FIELD 16w01 EONUM_DPID (ro): Even/odd frame
0x40080980 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40080980 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40080980 C   FIELD 21w01 STALL (rw): STALL handshake
0x40080980 C   FIELD 22w04 TXFNUM (rw): TxFIFO number
0x40080980 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40080980 C   FIELD 27w01 SNAK (wo): Set NAK
0x40080980 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID
0x40080980 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40080980 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40080980 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40080988 B  REGISTER INT4 (=OTG1_HS_DEVICE.DIEP0.INT): OTG device endpoint-1 interrupt register
0x40080990 B  REGISTER TSIZ4 (rw): OTG_HS device endpoint transfer size register
0x40080990 C   FIELD 00w19 XFRSIZ: Transfer size
0x40080990 C   FIELD 19w10 PKTCNT: Packet count
0x40080990 C   FIELD 29w02 MCNT: Multi count
0x40080994 B  REGISTER DMA4 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x40080998 B  REGISTER TXFSTS4 (=OTG1_HS_DEVICE.DIEP0.TXFSTS): OTG_HS device IN endpoint transmit FIFO status register
0x400809A0 B  CLUSTER DIEP5: Device IN endpoint X
0x400809A0 B  REGISTER CTL5: OTG device endpoint-1 control register
0x400809A0 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x400809A0 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x400809A0 C   FIELD 16w01 EONUM_DPID (ro): Even/odd frame
0x400809A0 C   FIELD 17w01 NAKSTS (ro): NAK status
0x400809A0 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x400809A0 C   FIELD 21w01 STALL (rw): STALL handshake
0x400809A0 C   FIELD 22w04 TXFNUM (rw): TxFIFO number
0x400809A0 C   FIELD 26w01 CNAK (wo): Clear NAK
0x400809A0 C   FIELD 27w01 SNAK (wo): Set NAK
0x400809A0 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID
0x400809A0 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x400809A0 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x400809A0 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x400809A8 B  REGISTER INT5 (=OTG1_HS_DEVICE.DIEP0.INT): OTG device endpoint-1 interrupt register
0x400809B0 B  REGISTER TSIZ5 (rw): OTG_HS device endpoint transfer size register
0x400809B0 C   FIELD 00w19 XFRSIZ: Transfer size
0x400809B0 C   FIELD 19w10 PKTCNT: Packet count
0x400809B0 C   FIELD 29w02 MCNT: Multi count
0x400809B4 B  REGISTER DMA5 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x400809B8 B  REGISTER TXFSTS5 (=OTG1_HS_DEVICE.DIEP0.TXFSTS): OTG_HS device IN endpoint transmit FIFO status register
0x400809C0 B  CLUSTER DIEP6: Device IN endpoint X
0x400809C0 B  REGISTER CTL6: OTG device endpoint-1 control register
0x400809C0 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x400809C0 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x400809C0 C   FIELD 16w01 EONUM_DPID (ro): Even/odd frame
0x400809C0 C   FIELD 17w01 NAKSTS (ro): NAK status
0x400809C0 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x400809C0 C   FIELD 21w01 STALL (rw): STALL handshake
0x400809C0 C   FIELD 22w04 TXFNUM (rw): TxFIFO number
0x400809C0 C   FIELD 26w01 CNAK (wo): Clear NAK
0x400809C0 C   FIELD 27w01 SNAK (wo): Set NAK
0x400809C0 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID
0x400809C0 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x400809C0 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x400809C0 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x400809C8 B  REGISTER INT6 (=OTG1_HS_DEVICE.DIEP0.INT): OTG device endpoint-1 interrupt register
0x400809D0 B  REGISTER TSIZ6 (rw): OTG_HS device endpoint transfer size register
0x400809D0 C   FIELD 00w19 XFRSIZ: Transfer size
0x400809D0 C   FIELD 19w10 PKTCNT: Packet count
0x400809D0 C   FIELD 29w02 MCNT: Multi count
0x400809D4 B  REGISTER DMA6 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x400809D8 B  REGISTER TXFSTS6 (=OTG1_HS_DEVICE.DIEP0.TXFSTS): OTG_HS device IN endpoint transmit FIFO status register
0x400809E0 B  CLUSTER DIEP7: Device IN endpoint X
0x400809E0 B  REGISTER CTL7: OTG device endpoint-1 control register
0x400809E0 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x400809E0 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x400809E0 C   FIELD 16w01 EONUM_DPID (ro): Even/odd frame
0x400809E0 C   FIELD 17w01 NAKSTS (ro): NAK status
0x400809E0 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x400809E0 C   FIELD 21w01 STALL (rw): STALL handshake
0x400809E0 C   FIELD 22w04 TXFNUM (rw): TxFIFO number
0x400809E0 C   FIELD 26w01 CNAK (wo): Clear NAK
0x400809E0 C   FIELD 27w01 SNAK (wo): Set NAK
0x400809E0 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID
0x400809E0 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x400809E0 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x400809E0 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x400809E8 B  REGISTER INT7 (=OTG1_HS_DEVICE.DIEP0.INT): OTG device endpoint-1 interrupt register
0x400809F0 B  REGISTER TSIZ7 (rw): OTG_HS device endpoint transfer size register
0x400809F0 C   FIELD 00w19 XFRSIZ: Transfer size
0x400809F0 C   FIELD 19w10 PKTCNT: Packet count
0x400809F0 C   FIELD 29w02 MCNT: Multi count
0x400809F4 B  REGISTER DMA7 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x400809F8 B  REGISTER TXFSTS7 (=OTG1_HS_DEVICE.DIEP0.TXFSTS): OTG_HS device IN endpoint transmit FIFO status register
0x40080A00 B  CLUSTER DIEP8: Device IN endpoint X
0x40080A00 B  REGISTER CTL8: OTG device endpoint-1 control register
0x40080A00 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40080A00 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40080A00 C   FIELD 16w01 EONUM_DPID (ro): Even/odd frame
0x40080A00 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40080A00 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40080A00 C   FIELD 21w01 STALL (rw): STALL handshake
0x40080A00 C   FIELD 22w04 TXFNUM (rw): TxFIFO number
0x40080A00 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40080A00 C   FIELD 27w01 SNAK (wo): Set NAK
0x40080A00 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID
0x40080A00 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40080A00 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40080A00 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40080A08 B  REGISTER INT8 (=OTG1_HS_DEVICE.DIEP0.INT): OTG device endpoint-1 interrupt register
0x40080A10 B  REGISTER TSIZ8 (rw): OTG_HS device endpoint transfer size register
0x40080A10 C   FIELD 00w19 XFRSIZ: Transfer size
0x40080A10 C   FIELD 19w10 PKTCNT: Packet count
0x40080A10 C   FIELD 29w02 MCNT: Multi count
0x40080A14 B  REGISTER DMA8 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x40080A18 B  REGISTER TXFSTS8 (=OTG1_HS_DEVICE.DIEP0.TXFSTS): OTG_HS device IN endpoint transmit FIFO status register
0x40080B00 B  CLUSTER DOEP0: Device OUT endpoint 0
0x40080B00 B  REGISTER CTL: OTG_HS device control OUT endpoint 0 control register
0x40080B00 C   FIELD 00w02 MPSIZ (ro): Maximum packet size
0x40080B00 C   FIELD 15w01 USBAEP (ro): USB active endpoint
0x40080B00 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40080B00 C   FIELD 18w02 EPTYP (ro): Endpoint type
0x40080B00 C   FIELD 20w01 SNPM (rw): Snoop mode
0x40080B00 C   FIELD 21w01 STALL (rw): STALL handshake
0x40080B00 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40080B00 C   FIELD 27w01 SNAK (wo): Set NAK
0x40080B00 C   FIELD 30w01 EPDIS (ro): Endpoint disable
0x40080B00 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40080B08 B  REGISTER INT (rw): OTG_HS device endpoint-0 interrupt register
0x40080B08 C   FIELD 00w01 XFRC: Transfer completed interrupt
0x40080B08 C   FIELD 01w01 EPDISD: Endpoint disabled interrupt
0x40080B08 C   FIELD 03w01 STUP: SETUP phase done
0x40080B08 C   FIELD 04w01 OTEPDIS: OUT token received when endpoint disabled
0x40080B08 C   FIELD 06w01 B2BSTUP: Back-to-back SETUP packets received
0x40080B08 C   FIELD 14w01 NYET: NYET interrupt
0x40080B10 B  REGISTER TSIZ (rw): OTG_HS device endpoint-0 transfer size register
0x40080B10 C   FIELD 00w07 XFRSIZ: Transfer size
0x40080B10 C   FIELD 19w01 PKTCNT: Packet count
0x40080B10 C   FIELD 29w02 STUPCNT: SETUP packet count
0x40080B14 B  REGISTER DMA (rw): OTG_HS device endpoint-0 DMA address register
0x40080B14 C   FIELD 00w32 DMAADDR: DMA address
0x40080B20 B  CLUSTER DOEP1: Device IN endpoint X
0x40080B20 B  REGISTER CTL1: OTG device endpoint-1 control register
0x40080B20 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40080B20 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40080B20 C   FIELD 16w01 EONUM_DPID (ro): Even odd frame/Endpoint data PID
0x40080B20 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40080B20 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40080B20 C   FIELD 20w01 SNPM (rw): Snoop mode
0x40080B20 C   FIELD 21w01 STALL (rw): STALL handshake
0x40080B20 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40080B20 C   FIELD 27w01 SNAK (wo): Set NAK
0x40080B20 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID/Set even frame
0x40080B20 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40080B20 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40080B20 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40080B28 B  REGISTER INT1 (=OTG1_HS_DEVICE.DIEP0.INT): OTG_HS device endpoint-1 interrupt register
0x40080B30 B  REGISTER TSIZ1 (rw): OTG_HS device endpoint-1 transfer size register
0x40080B30 C   FIELD 00w19 XFRSIZ: Transfer size
0x40080B30 C   FIELD 19w10 PKTCNT: Packet count
0x40080B30 C   FIELD 29w02 RXDPID_STUPCNT: Received data PID/SETUP packet count
0x40080B34 B  REGISTER DMA1 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x40080B40 B  CLUSTER DOEP2: Device IN endpoint X
0x40080B40 B  REGISTER CTL2: OTG device endpoint-1 control register
0x40080B40 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40080B40 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40080B40 C   FIELD 16w01 EONUM_DPID (ro): Even odd frame/Endpoint data PID
0x40080B40 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40080B40 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40080B40 C   FIELD 20w01 SNPM (rw): Snoop mode
0x40080B40 C   FIELD 21w01 STALL (rw): STALL handshake
0x40080B40 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40080B40 C   FIELD 27w01 SNAK (wo): Set NAK
0x40080B40 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID/Set even frame
0x40080B40 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40080B40 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40080B40 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40080B48 B  REGISTER INT2 (=OTG1_HS_DEVICE.DIEP0.INT): OTG_HS device endpoint-1 interrupt register
0x40080B50 B  REGISTER TSIZ2 (rw): OTG_HS device endpoint-1 transfer size register
0x40080B50 C   FIELD 00w19 XFRSIZ: Transfer size
0x40080B50 C   FIELD 19w10 PKTCNT: Packet count
0x40080B50 C   FIELD 29w02 RXDPID_STUPCNT: Received data PID/SETUP packet count
0x40080B54 B  REGISTER DMA2 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x40080B60 B  CLUSTER DOEP3: Device IN endpoint X
0x40080B60 B  REGISTER CTL3: OTG device endpoint-1 control register
0x40080B60 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40080B60 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40080B60 C   FIELD 16w01 EONUM_DPID (ro): Even odd frame/Endpoint data PID
0x40080B60 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40080B60 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40080B60 C   FIELD 20w01 SNPM (rw): Snoop mode
0x40080B60 C   FIELD 21w01 STALL (rw): STALL handshake
0x40080B60 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40080B60 C   FIELD 27w01 SNAK (wo): Set NAK
0x40080B60 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID/Set even frame
0x40080B60 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40080B60 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40080B60 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40080B68 B  REGISTER INT3 (=OTG1_HS_DEVICE.DIEP0.INT): OTG_HS device endpoint-1 interrupt register
0x40080B70 B  REGISTER TSIZ3 (rw): OTG_HS device endpoint-1 transfer size register
0x40080B70 C   FIELD 00w19 XFRSIZ: Transfer size
0x40080B70 C   FIELD 19w10 PKTCNT: Packet count
0x40080B70 C   FIELD 29w02 RXDPID_STUPCNT: Received data PID/SETUP packet count
0x40080B74 B  REGISTER DMA3 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x40080B80 B  CLUSTER DOEP4: Device IN endpoint X
0x40080B80 B  REGISTER CTL4: OTG device endpoint-1 control register
0x40080B80 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40080B80 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40080B80 C   FIELD 16w01 EONUM_DPID (ro): Even odd frame/Endpoint data PID
0x40080B80 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40080B80 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40080B80 C   FIELD 20w01 SNPM (rw): Snoop mode
0x40080B80 C   FIELD 21w01 STALL (rw): STALL handshake
0x40080B80 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40080B80 C   FIELD 27w01 SNAK (wo): Set NAK
0x40080B80 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID/Set even frame
0x40080B80 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40080B80 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40080B80 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40080B88 B  REGISTER INT4 (=OTG1_HS_DEVICE.DIEP0.INT): OTG_HS device endpoint-1 interrupt register
0x40080B90 B  REGISTER TSIZ4 (rw): OTG_HS device endpoint-1 transfer size register
0x40080B90 C   FIELD 00w19 XFRSIZ: Transfer size
0x40080B90 C   FIELD 19w10 PKTCNT: Packet count
0x40080B90 C   FIELD 29w02 RXDPID_STUPCNT: Received data PID/SETUP packet count
0x40080B94 B  REGISTER DMA4 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x40080BA0 B  CLUSTER DOEP5: Device IN endpoint X
0x40080BA0 B  REGISTER CTL5: OTG device endpoint-1 control register
0x40080BA0 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40080BA0 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40080BA0 C   FIELD 16w01 EONUM_DPID (ro): Even odd frame/Endpoint data PID
0x40080BA0 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40080BA0 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40080BA0 C   FIELD 20w01 SNPM (rw): Snoop mode
0x40080BA0 C   FIELD 21w01 STALL (rw): STALL handshake
0x40080BA0 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40080BA0 C   FIELD 27w01 SNAK (wo): Set NAK
0x40080BA0 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID/Set even frame
0x40080BA0 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40080BA0 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40080BA0 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40080BA8 B  REGISTER INT5 (=OTG1_HS_DEVICE.DIEP0.INT): OTG_HS device endpoint-1 interrupt register
0x40080BB0 B  REGISTER TSIZ5 (rw): OTG_HS device endpoint-1 transfer size register
0x40080BB0 C   FIELD 00w19 XFRSIZ: Transfer size
0x40080BB0 C   FIELD 19w10 PKTCNT: Packet count
0x40080BB0 C   FIELD 29w02 RXDPID_STUPCNT: Received data PID/SETUP packet count
0x40080BB4 B  REGISTER DMA5 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x40080BC0 B  CLUSTER DOEP6: Device IN endpoint X
0x40080BC0 B  REGISTER CTL6: OTG device endpoint-1 control register
0x40080BC0 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40080BC0 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40080BC0 C   FIELD 16w01 EONUM_DPID (ro): Even odd frame/Endpoint data PID
0x40080BC0 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40080BC0 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40080BC0 C   FIELD 20w01 SNPM (rw): Snoop mode
0x40080BC0 C   FIELD 21w01 STALL (rw): STALL handshake
0x40080BC0 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40080BC0 C   FIELD 27w01 SNAK (wo): Set NAK
0x40080BC0 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID/Set even frame
0x40080BC0 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40080BC0 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40080BC0 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40080BC8 B  REGISTER INT6 (=OTG1_HS_DEVICE.DIEP0.INT): OTG_HS device endpoint-1 interrupt register
0x40080BD0 B  REGISTER TSIZ6 (rw): OTG_HS device endpoint-1 transfer size register
0x40080BD0 C   FIELD 00w19 XFRSIZ: Transfer size
0x40080BD0 C   FIELD 19w10 PKTCNT: Packet count
0x40080BD0 C   FIELD 29w02 RXDPID_STUPCNT: Received data PID/SETUP packet count
0x40080BD4 B  REGISTER DMA6 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x40080BE0 B  CLUSTER DOEP7: Device IN endpoint X
0x40080BE0 B  REGISTER CTL7: OTG device endpoint-1 control register
0x40080BE0 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40080BE0 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40080BE0 C   FIELD 16w01 EONUM_DPID (ro): Even odd frame/Endpoint data PID
0x40080BE0 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40080BE0 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40080BE0 C   FIELD 20w01 SNPM (rw): Snoop mode
0x40080BE0 C   FIELD 21w01 STALL (rw): STALL handshake
0x40080BE0 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40080BE0 C   FIELD 27w01 SNAK (wo): Set NAK
0x40080BE0 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID/Set even frame
0x40080BE0 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40080BE0 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40080BE0 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40080BE8 B  REGISTER INT7 (=OTG1_HS_DEVICE.DIEP0.INT): OTG_HS device endpoint-1 interrupt register
0x40080BF0 B  REGISTER TSIZ7 (rw): OTG_HS device endpoint-1 transfer size register
0x40080BF0 C   FIELD 00w19 XFRSIZ: Transfer size
0x40080BF0 C   FIELD 19w10 PKTCNT: Packet count
0x40080BF0 C   FIELD 29w02 RXDPID_STUPCNT: Received data PID/SETUP packet count
0x40080BF4 B  REGISTER DMA7 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x40080C00 B  CLUSTER DOEP8: Device IN endpoint X
0x40080C00 B  REGISTER CTL8: OTG device endpoint-1 control register
0x40080C00 C   FIELD 00w11 MPSIZ (rw): Maximum packet size
0x40080C00 C   FIELD 15w01 USBAEP (rw): USB active endpoint
0x40080C00 C   FIELD 16w01 EONUM_DPID (ro): Even odd frame/Endpoint data PID
0x40080C00 C   FIELD 17w01 NAKSTS (ro): NAK status
0x40080C00 C   FIELD 18w02 EPTYP (rw): Endpoint type
0x40080C00 C   FIELD 20w01 SNPM (rw): Snoop mode
0x40080C00 C   FIELD 21w01 STALL (rw): STALL handshake
0x40080C00 C   FIELD 26w01 CNAK (wo): Clear NAK
0x40080C00 C   FIELD 27w01 SNAK (wo): Set NAK
0x40080C00 C   FIELD 28w01 SD0PID_SEVNFRM (wo): Set DATA0 PID/Set even frame
0x40080C00 C   FIELD 29w01 SODDFRM (wo): Set odd frame
0x40080C00 C   FIELD 30w01 EPDIS (rw): Endpoint disable
0x40080C00 C   FIELD 31w01 EPENA (rw): Endpoint enable
0x40080C08 B  REGISTER INT8 (=OTG1_HS_DEVICE.DIEP0.INT): OTG_HS device endpoint-1 interrupt register
0x40080C10 B  REGISTER TSIZ8 (rw): OTG_HS device endpoint-1 transfer size register
0x40080C10 C   FIELD 00w19 XFRSIZ: Transfer size
0x40080C10 C   FIELD 19w10 PKTCNT: Packet count
0x40080C10 C   FIELD 29w02 RXDPID_STUPCNT: Received data PID/SETUP packet count
0x40080C14 B  REGISTER DMA8 (=OTG1_HS_DEVICE.DIEP0.DMA): OTG_HS device endpoint-1 DMA address register
0x40080E00 A PERIPHERAL OTG2_HS_PWRCLK
0x40080E00 B  REGISTER PCGCR (rw): Power and clock gating control register
0x40080E00 C   FIELD 00w01 STPPCLK: Stop PHY clock
0x40080E00 C   FIELD 01w01 GATEHCLK: Gate HCLK
0x40080E00 C   FIELD 04w01 PHYSUSP: PHY suspended
0x48020000 A PERIPHERAL DCMI
0x48020000 B  REGISTER CR (rw): control register 1
0x48020000 C   FIELD 00w01 CAPTURE: Capture enable
0x48020000 C   FIELD 01w01 CM: Capture mode
0x48020000 C   FIELD 02w01 CROP: Crop feature
0x48020000 C   FIELD 03w01 JPEG: JPEG format
0x48020000 C   FIELD 04w01 ESS: Embedded synchronization select
0x48020000 C   FIELD 05w01 PCKPOL: Pixel clock polarity
0x48020000 C   FIELD 06w01 HSPOL: Horizontal synchronization polarity
0x48020000 C   FIELD 07w01 VSPOL: Vertical synchronization polarity
0x48020000 C   FIELD 08w02 FCRC: Frame capture rate control
0x48020000 C   FIELD 10w02 EDM: Extended data mode
0x48020000 C   FIELD 14w01 ENABLE: DCMI enable
0x48020000 C   FIELD 16w02 BSM: Byte Select mode
0x48020000 C   FIELD 18w01 OEBS: Odd/Even Byte Select (Byte Select Start)
0x48020000 C   FIELD 19w01 LSM: Line Select mode
0x48020000 C   FIELD 20w01 OELS: Odd/Even Line Select (Line Select Start)
0x48020004 B  REGISTER SR (ro): status register
0x48020004 C   FIELD 00w01 HSYNC: HSYNC
0x48020004 C   FIELD 01w01 VSYNC: VSYNC
0x48020004 C   FIELD 02w01 FNE: FIFO not empty
0x48020008 B  REGISTER RIS (ro): raw interrupt status register
0x48020008 C   FIELD 00w01 FRAME_RIS: Capture complete raw interrupt status
0x48020008 C   FIELD 01w01 OVR_RIS: Overrun raw interrupt status
0x48020008 C   FIELD 02w01 ERR_RIS: Synchronization error raw interrupt status
0x48020008 C   FIELD 03w01 VSYNC_RIS: VSYNC raw interrupt status
0x48020008 C   FIELD 04w01 LINE_RIS: Line raw interrupt status
0x4802000C B  REGISTER IER (rw): interrupt enable register
0x4802000C C   FIELD 00w01 FRAME_IE: Capture complete interrupt enable
0x4802000C C   FIELD 01w01 OVR_IE: Overrun interrupt enable
0x4802000C C   FIELD 02w01 ERR_IE: Synchronization error interrupt enable
0x4802000C C   FIELD 03w01 VSYNC_IE: VSYNC interrupt enable
0x4802000C C   FIELD 04w01 LINE_IE: Line interrupt enable
0x48020010 B  REGISTER MIS (ro): masked interrupt status register
0x48020010 C   FIELD 00w01 FRAME_MIS: Capture complete masked interrupt status
0x48020010 C   FIELD 01w01 OVR_MIS: Overrun masked interrupt status
0x48020010 C   FIELD 02w01 ERR_MIS: Synchronization error masked interrupt status
0x48020010 C   FIELD 03w01 VSYNC_MIS: VSYNC masked interrupt status
0x48020010 C   FIELD 04w01 LINE_MIS: Line masked interrupt status
0x48020014 B  REGISTER ICR (wo): interrupt clear register
0x48020014 C   FIELD 00w01 FRAME_ISC: Capture complete interrupt status clear
0x48020014 C   FIELD 01w01 OVR_ISC: Overrun interrupt status clear
0x48020014 C   FIELD 02w01 ERR_ISC: Synchronization error interrupt status clear
0x48020014 C   FIELD 03w01 VSYNC_ISC: Vertical synch interrupt status clear
0x48020014 C   FIELD 04w01 LINE_ISC: line interrupt status clear
0x48020018 B  REGISTER ESCR (rw): embedded synchronization code register
0x48020018 C   FIELD 00w08 FSC: Frame start delimiter code
0x48020018 C   FIELD 08w08 LSC: Line start delimiter code
0x48020018 C   FIELD 16w08 LEC: Line end delimiter code
0x48020018 C   FIELD 24w08 FEC: Frame end delimiter code
0x4802001C B  REGISTER ESUR (rw): embedded synchronization unmask register
0x4802001C C   FIELD 00w08 FSU: Frame start delimiter unmask
0x4802001C C   FIELD 08w08 LSU: Line start delimiter unmask
0x4802001C C   FIELD 16w08 LEU: Line end delimiter unmask
0x4802001C C   FIELD 24w08 FEU: Frame end delimiter unmask
0x48020020 B  REGISTER CWSTRT (rw): crop window start
0x48020020 C   FIELD 00w14 HOFFCNT: Horizontal offset count
0x48020020 C   FIELD 16w13 VST: Vertical start line count
0x48020024 B  REGISTER CWSIZE (rw): crop window size
0x48020024 C   FIELD 00w14 CAPCNT: Capture count
0x48020024 C   FIELD 16w14 VLINE: Vertical line count
0x48020028 B  REGISTER DR (ro): data register
0x48020028 C   FIELD 00w08 Byte0: Data byte 0
0x48020028 C   FIELD 08w08 Byte1: Data byte 1
0x48020028 C   FIELD 16w08 Byte2: Data byte 2
0x48020028 C   FIELD 24w08 Byte3: Data byte 3
0x48021000 A PERIPHERAL CRYP
0x48021000 B  REGISTER CR: control register
0x48021000 C   FIELD 02w01 ALGODIR (rw): Algorithm direction
0x48021000 C   FIELD 03w03 ALGOMODE0 (rw): Algorithm mode
0x48021000 C   FIELD 06w02 DATATYPE (rw): Data type selection
0x48021000 C   FIELD 08w02 KEYSIZE (rw): Key size selection (AES mode only)
0x48021000 C   FIELD 14w01 FFLUSH (wo): FIFO flush
0x48021000 C   FIELD 15w01 CRYPEN (rw): Cryptographic processor enable
0x48021000 C   FIELD 16w02 GCM_CCMPH (rw): GCM_CCMPH
0x48021000 C   FIELD 19w01 ALGOMODE3 (rw): ALGOMODE
0x48021004 B  REGISTER SR (ro): status register
0x48021004 C   FIELD 00w01 IFEM: Input FIFO empty
0x48021004 C   FIELD 01w01 IFNF: Input FIFO not full
0x48021004 C   FIELD 02w01 OFNE: Output FIFO not empty
0x48021004 C   FIELD 03w01 OFFU: Output FIFO full
0x48021004 C   FIELD 04w01 BUSY: Busy bit
0x48021008 B  REGISTER DIN (rw): data input register
0x48021008 C   FIELD 00w32 DATAIN: Data input
0x4802100C B  REGISTER DOUT (ro): data output register
0x4802100C C   FIELD 00w32 DATAOUT: Data output
0x48021010 B  REGISTER DMACR (rw): DMA control register
0x48021010 C   FIELD 00w01 DIEN: DMA input enable
0x48021010 C   FIELD 01w01 DOEN: DMA output enable
0x48021014 B  REGISTER IMSCR (rw): interrupt mask set/clear register
0x48021014 C   FIELD 00w01 INIM: Input FIFO service interrupt mask
0x48021014 C   FIELD 01w01 OUTIM: Output FIFO service interrupt mask
0x48021018 B  REGISTER RISR (ro): raw interrupt status register
0x48021018 C   FIELD 00w01 INRIS: Input FIFO service raw interrupt status
0x48021018 C   FIELD 01w01 OUTRIS: Output FIFO service raw interrupt status
0x4802101C B  REGISTER MISR (ro): masked interrupt status register
0x4802101C C   FIELD 00w01 INMIS: Input FIFO service masked interrupt status
0x4802101C C   FIELD 01w01 OUTMIS: Output FIFO service masked interrupt status
0x48021020 B  REGISTER K0LR (wo): key registers
0x48021020 C   FIELD 00w32 b2: b224
0x48021024 B  REGISTER K0RR (wo): key registers
0x48021024 C   FIELD 00w32 b: b192
0x48021028 B  REGISTER K1LR (wo): key registers
0x48021028 C   FIELD 00w32 b1: b160
0x4802102C B  REGISTER K1RR (wo): key registers
0x4802102C C   FIELD 00w32 b1: b128
0x48021030 B  REGISTER K2LR (wo): key registers
0x48021030 C   FIELD 00w32 b: b96
0x48021034 B  REGISTER K2RR (wo): key registers
0x48021034 C   FIELD 00w32 b: b64
0x48021038 B  REGISTER K3LR (wo): key registers
0x48021038 C   FIELD 00w32 b: b32
0x4802103C B  REGISTER K3RR (wo): key registers
0x4802103C C   FIELD 00w32 b: b0
0x48021040 B  REGISTER IV0LR (rw): initialization vector registers
0x48021040 C   FIELD 00w32 IV: IV31
0x48021044 B  REGISTER IV0RR (rw): initialization vector registers
0x48021044 C   FIELD 00w32 IV: IV63
0x48021048 B  REGISTER IV1LR (rw): initialization vector registers
0x48021048 C   FIELD 00w32 IV: IV95
0x4802104C B  REGISTER IV1RR (rw): initialization vector registers
0x4802104C C   FIELD 00w32 IV: IV127
0x48021050 B  REGISTER CSGCMCCM0R (rw): context swap register
0x48021050 C   FIELD 00w32 CSGCMCCM0R: CSGCMCCM0R
0x48021054 B  REGISTER CSGCMCCM1R (rw): context swap register
0x48021054 C   FIELD 00w32 CSGCMCCM1R: CSGCMCCM1R
0x48021058 B  REGISTER CSGCMCCM2R (rw): context swap register
0x48021058 C   FIELD 00w32 CSGCMCCM2R: CSGCMCCM2R
0x4802105C B  REGISTER CSGCMCCM3R (rw): context swap register
0x4802105C C   FIELD 00w32 CSGCMCCM3R: CSGCMCCM3R
0x48021060 B  REGISTER CSGCMCCM4R (rw): context swap register
0x48021060 C   FIELD 00w32 CSGCMCCM4R: CSGCMCCM4R
0x48021064 B  REGISTER CSGCMCCM5R (rw): context swap register
0x48021064 C   FIELD 00w32 CSGCMCCM5R: CSGCMCCM5R
0x48021068 B  REGISTER CSGCMCCM6R (rw): context swap register
0x48021068 C   FIELD 00w32 CSGCMCCM6R: CSGCMCCM6R
0x4802106C B  REGISTER CSGCMCCM7R (rw): context swap register
0x4802106C C   FIELD 00w32 CSGCMCCM7R: CSGCMCCM7R
0x48021070 B  REGISTER CSGCM0R (rw): context swap register
0x48021070 C   FIELD 00w32 CSGCM0R: CSGCM0R
0x48021074 B  REGISTER CSGCM1R (rw): context swap register
0x48021074 C   FIELD 00w32 CSGCM1R: CSGCM1R
0x48021078 B  REGISTER CSGCM2R (rw): context swap register
0x48021078 C   FIELD 00w32 CSGCM2R: CSGCM2R
0x4802107C B  REGISTER CSGCM3R (rw): context swap register
0x4802107C C   FIELD 00w32 CSGCM3R: CSGCM3R
0x48021080 B  REGISTER CSGCM4R (rw): context swap register
0x48021080 C   FIELD 00w32 CSGCM4R: CSGCM4R
0x48021084 B  REGISTER CSGCM5R (rw): context swap register
0x48021084 C   FIELD 00w32 CSGCM5R: CSGCM5R
0x48021088 B  REGISTER CSGCM6R (rw): context swap register
0x48021088 C   FIELD 00w32 CSGCM6R: CSGCM6R
0x4802108C B  REGISTER CSGCM7R (rw): context swap register
0x4802108C C   FIELD 00w32 CSGCM7R: CSGCM7R
0x48021400 A PERIPHERAL HASH
0x48021400 B  REGISTER CR: control register
0x48021400 C   FIELD 02w01 INIT (wo): Initialize message digest calculation
0x48021400 C   FIELD 03w01 DMAE (rw): DMA enable
0x48021400 C   FIELD 04w02 DATATYPE (rw): Data type selection
0x48021400 C   FIELD 06w01 MODE (rw): Mode selection
0x48021400 C   FIELD 07w01 ALGO0 (rw): Algorithm selection
0x48021400 C   FIELD 08w04 NBW (ro): Number of words already pushed
0x48021400 C   FIELD 12w01 DINNE (ro): DIN not empty
0x48021400 C   FIELD 13w01 MDMAT (rw): Multiple DMA Transfers
0x48021400 C   FIELD 16w01 LKEY (rw): Long key selection
0x48021400 C   FIELD 18w01 ALGO1 (rw): ALGO
0x48021404 B  REGISTER DIN (rw): data input register
0x48021404 C   FIELD 00w32 DATAIN: Data input
0x48021408 B  REGISTER STR: start register
0x48021408 C   FIELD 00w05 NBLW (rw): Number of valid bits in the last word of the message
0x48021408 C   FIELD 08w01 DCAL (wo): Digest calculation
0x4802140C B  REGISTER HR0 (ro): digest registers
0x4802140C C   FIELD 00w32 H: H0
0x48021410 B  REGISTER HR1 (ro): digest registers
0x48021410 C   FIELD 00w32 H: H0
0x48021414 B  REGISTER HR2 (ro): digest registers
0x48021414 C   FIELD 00w32 H: H0
0x48021418 B  REGISTER HR3 (ro): digest registers
0x48021418 C   FIELD 00w32 H: H0
0x4802141C B  REGISTER HR4 (ro): digest registers
0x4802141C C   FIELD 00w32 H: H0
0x48021420 B  REGISTER IMR (rw): interrupt enable register
0x48021420 C   FIELD 00w01 DINIE: Data input interrupt enable
0x48021420 C   FIELD 01w01 DCIE: Digest calculation completion interrupt enable
0x48021424 B  REGISTER SR: status register
0x48021424 C   FIELD 00w01 DINIS (rw): Data input interrupt status
0x48021424 C   FIELD 01w01 DCIS (rw): Digest calculation completion interrupt status
0x48021424 C   FIELD 02w01 DMAS (ro): DMA Status
0x48021424 C   FIELD 03w01 BUSY (ro): Busy bit
0x480214F8 B  REGISTER CSR0 (rw): context swap registers
0x480214F8 C   FIELD 00w32 CSR: CSR0
0x480214FC B  REGISTER CSR1 (rw): context swap registers
0x480214FC C   FIELD 00w32 CSR: CSR0
0x48021500 B  REGISTER CSR2 (rw): context swap registers
0x48021500 C   FIELD 00w32 CSR: CSR0
0x48021504 B  REGISTER CSR3 (rw): context swap registers
0x48021504 C   FIELD 00w32 CSR: CSR0
0x48021508 B  REGISTER CSR4 (rw): context swap registers
0x48021508 C   FIELD 00w32 CSR: CSR0
0x4802150C B  REGISTER CSR5 (rw): context swap registers
0x4802150C C   FIELD 00w32 CSR: CSR0
0x48021510 B  REGISTER CSR6 (rw): context swap registers
0x48021510 C   FIELD 00w32 CSR: CSR0
0x48021514 B  REGISTER CSR7 (rw): context swap registers
0x48021514 C   FIELD 00w32 CSR: CSR0
0x48021518 B  REGISTER CSR8 (rw): context swap registers
0x48021518 C   FIELD 00w32 CSR: CSR0
0x4802151C B  REGISTER CSR9 (rw): context swap registers
0x4802151C C   FIELD 00w32 CSR: CSR0
0x48021520 B  REGISTER CSR10 (rw): context swap registers
0x48021520 C   FIELD 00w32 CSR: CSR0
0x48021524 B  REGISTER CSR11 (rw): context swap registers
0x48021524 C   FIELD 00w32 CSR: CSR0
0x48021528 B  REGISTER CSR12 (rw): context swap registers
0x48021528 C   FIELD 00w32 CSR: CSR0
0x4802152C B  REGISTER CSR13 (rw): context swap registers
0x4802152C C   FIELD 00w32 CSR: CSR0
0x48021530 B  REGISTER CSR14 (rw): context swap registers
0x48021530 C   FIELD 00w32 CSR: CSR0
0x48021534 B  REGISTER CSR15 (rw): context swap registers
0x48021534 C   FIELD 00w32 CSR: CSR0
0x48021538 B  REGISTER CSR16 (rw): context swap registers
0x48021538 C   FIELD 00w32 CSR: CSR0
0x4802153C B  REGISTER CSR17 (rw): context swap registers
0x4802153C C   FIELD 00w32 CSR: CSR0
0x48021540 B  REGISTER CSR18 (rw): context swap registers
0x48021540 C   FIELD 00w32 CSR: CSR0
0x48021544 B  REGISTER CSR19 (rw): context swap registers
0x48021544 C   FIELD 00w32 CSR: CSR0
0x48021548 B  REGISTER CSR20 (rw): context swap registers
0x48021548 C   FIELD 00w32 CSR: CSR0
0x4802154C B  REGISTER CSR21 (rw): context swap registers
0x4802154C C   FIELD 00w32 CSR: CSR0
0x48021550 B  REGISTER CSR22 (rw): context swap registers
0x48021550 C   FIELD 00w32 CSR: CSR0
0x48021554 B  REGISTER CSR23 (rw): context swap registers
0x48021554 C   FIELD 00w32 CSR: CSR0
0x48021558 B  REGISTER CSR24 (rw): context swap registers
0x48021558 C   FIELD 00w32 CSR: CSR0
0x4802155C B  REGISTER CSR25 (rw): context swap registers
0x4802155C C   FIELD 00w32 CSR: CSR0
0x48021560 B  REGISTER CSR26 (rw): context swap registers
0x48021560 C   FIELD 00w32 CSR: CSR0
0x48021564 B  REGISTER CSR27 (rw): context swap registers
0x48021564 C   FIELD 00w32 CSR: CSR0
0x48021568 B  REGISTER CSR28 (rw): context swap registers
0x48021568 C   FIELD 00w32 CSR: CSR0
0x4802156C B  REGISTER CSR29 (rw): context swap registers
0x4802156C C   FIELD 00w32 CSR: CSR0
0x48021570 B  REGISTER CSR30 (rw): context swap registers
0x48021570 C   FIELD 00w32 CSR: CSR0
0x48021574 B  REGISTER CSR31 (rw): context swap registers
0x48021574 C   FIELD 00w32 CSR: CSR0
0x48021578 B  REGISTER CSR32 (rw): context swap registers
0x48021578 C   FIELD 00w32 CSR: CSR0
0x4802157C B  REGISTER CSR33 (rw): context swap registers
0x4802157C C   FIELD 00w32 CSR: CSR0
0x48021580 B  REGISTER CSR34 (rw): context swap registers
0x48021580 C   FIELD 00w32 CSR: CSR0
0x48021584 B  REGISTER CSR35 (rw): context swap registers
0x48021584 C   FIELD 00w32 CSR: CSR0
0x48021588 B  REGISTER CSR36 (rw): context swap registers
0x48021588 C   FIELD 00w32 CSR: CSR0
0x4802158C B  REGISTER CSR37 (rw): context swap registers
0x4802158C C   FIELD 00w32 CSR: CSR0
0x48021590 B  REGISTER CSR38 (rw): context swap registers
0x48021590 C   FIELD 00w32 CSR: CSR0
0x48021594 B  REGISTER CSR39 (rw): context swap registers
0x48021594 C   FIELD 00w32 CSR: CSR0
0x48021598 B  REGISTER CSR40 (rw): context swap registers
0x48021598 C   FIELD 00w32 CSR: CSR0
0x4802159C B  REGISTER CSR41 (rw): context swap registers
0x4802159C C   FIELD 00w32 CSR: CSR0
0x480215A0 B  REGISTER CSR42 (rw): context swap registers
0x480215A0 C   FIELD 00w32 CSR: CSR0
0x480215A4 B  REGISTER CSR43 (rw): context swap registers
0x480215A4 C   FIELD 00w32 CSR: CSR0
0x480215A8 B  REGISTER CSR44 (rw): context swap registers
0x480215A8 C   FIELD 00w32 CSR: CSR0
0x480215AC B  REGISTER CSR45 (rw): context swap registers
0x480215AC C   FIELD 00w32 CSR: CSR0
0x480215B0 B  REGISTER CSR46 (rw): context swap registers
0x480215B0 C   FIELD 00w32 CSR: CSR0
0x480215B4 B  REGISTER CSR47 (rw): context swap registers
0x480215B4 C   FIELD 00w32 CSR: CSR0
0x480215B8 B  REGISTER CSR48 (rw): context swap registers
0x480215B8 C   FIELD 00w32 CSR: CSR0
0x480215BC B  REGISTER CSR49 (rw): context swap registers
0x480215BC C   FIELD 00w32 CSR: CSR0
0x480215C0 B  REGISTER CSR50 (rw): context swap registers
0x480215C0 C   FIELD 00w32 CSR: CSR0
0x480215C4 B  REGISTER CSR51 (rw): context swap registers
0x480215C4 C   FIELD 00w32 CSR: CSR0
0x480215C8 B  REGISTER CSR52 (rw): context swap registers
0x480215C8 C   FIELD 00w32 CSR: CSR0
0x480215CC B  REGISTER CSR53 (rw): context swap registers
0x480215CC C   FIELD 00w32 CSR: CSR0
0x48021710 B  REGISTER HASH_HR0 (ro): HASH digest register 0
0x48021710 C   FIELD 00w32 H: H0
0x48021714 B  REGISTER HASH_HR1 (ro): HASH digest register 1
0x48021714 C   FIELD 00w32 H: H0
0x48021718 B  REGISTER HASH_HR2 (ro): HASH digest register 2
0x48021718 C   FIELD 00w32 H: H0
0x4802171C B  REGISTER HASH_HR3 (ro): HASH digest register 3
0x4802171C C   FIELD 00w32 H: H0
0x48021720 B  REGISTER HASH_HR4 (ro): HASH digest register 4
0x48021720 C   FIELD 00w32 H: H0
0x48021724 B  REGISTER HASH_HR5 (ro): HASH digest register 5
0x48021724 C   FIELD 00w32 H: H0
0x48021728 B  REGISTER HASH_HR6 (ro): HASH digest register 6
0x48021728 C   FIELD 00w32 H: H0
0x4802172C B  REGISTER HASH_HR7 (ro): HASH digest register 7
0x4802172C C   FIELD 00w32 H: H0
0x48021800 A PERIPHERAL RNG
0x48021800 B  REGISTER CR (rw): RNG control register
0x48021800 C   FIELD 02w01 RNGEN: Random number generator enable
0x48021800 C   FIELD 03w01 IE: Interrupt enable
0x48021800 C   FIELD 05w01 CED: Clock error detection Note: The clock error detection can be used only when ck_rc48 or ck_pll1_q (ck_pll1_q = 48MHz) source is selected otherwise, CED bit must be equal to 1. The clock error detection cannot be enabled nor disabled on the fly when RNG peripheral is enabled, to enable or disable CED the RNG must be disabled.
0x48021804 B  REGISTER SR: RNG status register
0x48021804 C   FIELD 00w01 DRDY (ro): Data ready Note: If IE=1 in RNG_CR, an interrupt is generated when DRDY=1. It can rise when the peripheral is disabled. When the output buffer becomes empty (after reading RNG_DR), this bit returns to 0 until a new random value is generated.
0x48021804 C   FIELD 01w01 CECS (ro): Clock error current status Note: This bit is meaningless if CED (Clock error detection) bit in RNG_CR is equal to 1.
0x48021804 C   FIELD 02w01 SECS (ro): Seed error current status ** More than 64 consecutive bits at the same value (0 or 1) ** More than 32 consecutive alternances of 0 and 1 (0101010101...01)
0x48021804 C   FIELD 05w01 CEIS (rw): Clock error interrupt status This bit is set at the same time as CECS. It is cleared by writing it to 0. An interrupt is pending if IE = 1 in the RNG_CR register. Note: This bit is meaningless if CED (Clock error detection) bit in RNG_CR is equal to 1.
0x48021804 C   FIELD 06w01 SEIS (rw): Seed error interrupt status This bit is set at the same time as SECS. It is cleared by writing it to 0. ** More than 64 consecutive bits at the same value (0 or 1) ** More than 32 consecutive alternances of 0 and 1 (0101010101...01) An interrupt is pending if IE = 1 in the RNG_CR register.
0x48021808 B  REGISTER DR (ro): The RNG_DR register is a read-only register that delivers a 32-bit random value when read. The content of this register is valid when DRDY= 1, even if RNGEN=0.
0x48021808 C   FIELD 00w32 RNDATA: Random data 32-bit random data which are valid when DRDY=1.
0x48022400 A PERIPHERAL SDMMC2
0x48022400 B  REGISTER POWER (rw): SDMMC power control register
0x48022400 C   FIELD 00w02 PWRCTRL: SDMMC state control bits. These bits can only be written when the SDMMC is not in the power-on state (PWRCTRL?11). These bits are used to define the functional state of the SDMMC signals: Any further write will be ignored, PWRCTRL value will keep 11.
0x48022400 C   FIELD 02w01 VSWITCH: Voltage switch sequence start. This bit is used to start the timing critical section of the voltage switch sequence:
0x48022400 C   FIELD 03w01 VSWITCHEN: Voltage switch procedure enable. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). This bit is used to stop the SDMMC_CK after the voltage switch command response:
0x48022400 C   FIELD 04w01 DIRPOL: Data and command direction signals polarity selection. This bit can only be written when the SDMMC is in the power-off state (PWRCTRL = 00).
0x48022404 B  REGISTER CLKCR (rw): The SDMMC_CLKCR register controls the SDMMC_CK output clock, the SDMMC_RX_CLK receive clock, and the bus width.
0x48022404 C   FIELD 00w10 CLKDIV: Clock divide factor This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0). This field defines the divide factor between the input clock (SDMMCCLK) and the output clock (SDMMC_CK): SDMMC_CK frequency = SDMMCCLK / [2 * CLKDIV]. 0xx: etc.. xxx: etc..
0x48022404 C   FIELD 12w01 PWRSAV: Power saving configuration bit This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0) For power saving, the SDMMC_CK clock output can be disabled when the bus is idle by setting PWRSAV:
0x48022404 C   FIELD 14w02 WIDBUS: Wide bus mode enable bit This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)
0x48022404 C   FIELD 16w01 NEGEDGE: SDMMC_CK dephasing selection bit for data and Command. This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0). When clock division = 1 (CLKDIV = 0), this bit has no effect. Data and Command change on SDMMC_CK falling edge. When clock division &gt;1 (CLKDIV &gt; 0) &amp; DDR = 0: - SDMMC_CK edge occurs on SDMMCCLK rising edge. When clock division >1 (CLKDIV > 0) & DDR = 1: - Data changed on the SDMMCCLK falling edge succeeding a SDMMC_CK edge. - SDMMC_CK edge occurs on SDMMCCLK rising edge. - Data changed on the SDMMC_CK falling edge succeeding a SDMMC_CK edge. - SDMMC_CK edge occurs on SDMMCCLK rising edge.
0x48022404 C   FIELD 17w01 HWFC_EN: Hardware flow control enable This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0) When Hardware flow control is enabled, the meaning of the TXFIFOE and RXFIFOF flags change, please see SDMMC status register definition in Section56.8.11.
0x48022404 C   FIELD 18w01 DDR: Data rate signaling selection This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0) DDR rate shall only be selected with 4-bit or 8-bit wide bus mode. (WIDBUS &gt; 00). DDR = 1 has no effect when WIDBUS = 00 (1-bit wide bus). DDR rate shall only be selected with clock division &gt;1. (CLKDIV &gt; 0)
0x48022404 C   FIELD 19w01 BUSSPEED: Bus speed mode selection between DS, HS, SDR12, SDR25 and SDR50, DDR50, SDR104. This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)
0x48022404 C   FIELD 20w02 SELCLKRX: Receive clock selection. These bits can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)
0x48022408 B  REGISTER ARGR (rw): The SDMMC_ARGR register contains a 32-bit command argument, which is sent to a card as part of a command message.
0x48022408 C   FIELD 00w32 CMDARG: Command argument. These bits can only be written by firmware when CPSM is disabled (CPSMEN = 0). Command argument sent to a card as part of a command message. If a command contains an argument, it must be loaded into this register before writing a command to the command register.
0x4802240C B  REGISTER CMDR (rw): The SDMMC_CMDR register contains the command index and command type bits. The command index is sent to a card as part of a command message. The command type bits control the command path state machine (CPSM).
0x4802240C C   FIELD 00w06 CMDINDEX: Command index. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). The command index is sent to the card as part of a command message.
0x4802240C C   FIELD 06w01 CMDTRANS: The CPSM treats the command as a data transfer command, stops the interrupt period, and signals DataEnable to the DPSM This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). If this bit is set, the CPSM issues an end of interrupt period and issues DataEnable signal to the DPSM when the command is sent.
0x4802240C C   FIELD 07w01 CMDSTOP: The CPSM treats the command as a Stop Transmission command and signals Abort to the DPSM. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). If this bit is set, the CPSM issues the Abort signal to the DPSM when the command is sent.
0x4802240C C   FIELD 08w02 WAITRESP: Wait for response bits. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). They are used to configure whether the CPSM is to wait for a response, and if yes, which kind of response.
0x4802240C C   FIELD 10w01 WAITINT: CPSM waits for interrupt request. If this bit is set, the CPSM disables command timeout and waits for an card interrupt request (Response). If this bit is cleared in the CPSM Wait state, will cause the abort of the interrupt mode.
0x4802240C C   FIELD 11w01 WAITPEND: CPSM Waits for end of data transfer (CmdPend internal signal) from DPSM. This bit when set, the CPSM waits for the end of data transfer trigger before it starts sending a command. WAITPEND is only taken into account when DTMODE = MMC stream data transfer, WIDBUS = 1-bit wide bus mode, DPSMACT = 1 and DTDIR = from host to card.
0x4802240C C   FIELD 12w01 CPSMEN: Command path state machine (CPSM) Enable bit This bit is written 1 by firmware, and cleared by hardware when the CPSM enters the Idle state. If this bit is set, the CPSM is enabled. When DTEN = 1, no command will be transfered nor boot procedure will be started. CPSMEN is cleared to 0.
0x4802240C C   FIELD 13w01 DTHOLD: Hold new data block transmission and reception in the DPSM. If this bit is set, the DPSM will not move from the Wait_S state to the Send state or from the Wait_R state to the Receive state.
0x4802240C C   FIELD 14w01 BOOTMODE: Select the boot mode procedure to be used. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0)
0x4802240C C   FIELD 15w01 BOOTEN: Enable boot mode procedure.
0x4802240C C   FIELD 16w01 CMDSUSPEND: The CPSM treats the command as a Suspend or Resume command and signals interrupt period start/end. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). CMDSUSPEND = 1 and CMDTRANS = 0 Suspend command, start interrupt period when response bit BS=0. CMDSUSPEND = 1 and CMDTRANS = 1 Resume command with data, end interrupt period when response bit DF=1.
0x48022410 B  REGISTER RESPCMDR (ro): SDMMC command response register
0x48022410 C   FIELD 00w06 RESPCMD: Response command index
0x48022414 B  REGISTER RESP1R (ro): The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response.
0x48022414 C   FIELD 00w32 CARDSTATUS1: see Table 432
0x48022418 B  REGISTER RESP2R (ro): The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response.
0x48022418 C   FIELD 00w32 CARDSTATUS2: see Table404.
0x4802241C B  REGISTER RESP3R (ro): The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response.
0x4802241C C   FIELD 00w32 CARDSTATUS3: see Table404.
0x48022420 B  REGISTER RESP4R (ro): The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response.
0x48022420 C   FIELD 00w32 CARDSTATUS4: see Table404.
0x48022424 B  REGISTER DTIMER (rw): The SDMMC_DTIMER register contains the data timeout period, in card bus clock periods. A counter loads the value from the SDMMC_DTIMER register, and starts decrementing when the data path state machine (DPSM) enters the Wait_R or Busy state. If the timer reaches 0 while the DPSM is in either of these states, the timeout status flag is set.
0x48022424 C   FIELD 00w32 DATATIME: Data and R1b busy timeout period This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0). Data and R1b busy timeout period expressed in card bus clock periods.
0x48022428 B  REGISTER DLENR (rw): The SDMMC_DLENR register contains the number of data bytes to be transferred. The value is loaded into the data counter when data transfer starts.
0x48022428 C   FIELD 00w25 DATALENGTH: Data length value This register can only be written by firmware when DPSM is inactive (DPSMACT = 0). Number of data bytes to be transferred. When DDR = 1 DATALENGTH is truncated to a multiple of 2. (The last odd byte is not transfered) When DATALENGTH = 0 no data will be transfered, when requested by a CPSMEN and CMDTRANS = 1 also no command will be transfered. DTEN and CPSMEN are cleared to 0.
0x4802242C B  REGISTER DCTRL (rw): The SDMMC_DCTRL register control the data path state machine (DPSM).
0x4802242C C   FIELD 00w01 DTEN: Data transfer enable bit This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0). This bit is cleared by Hardware when data transfer completes. This bit shall only be used to transfer data when no associated data transfer command is used, i.e. shall not be used with SD or eMMC cards.
0x4802242C C   FIELD 01w01 DTDIR: Data transfer direction selection This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0).
0x4802242C C   FIELD 02w02 DTMODE: Data transfer mode selection. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0).
0x4802242C C   FIELD 04w04 DBLOCKSIZE: Data block size This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0). Define the data block length when the block data transfer mode is selected: When DATALENGTH is not a multiple of DBLOCKSIZE, the transfered data is truncated at a multiple of DBLOCKSIZE. (Any remain data will not be transfered.) When DDR = 1, DBLOCKSIZE = 0000 shall not be used. (No data will be transfered)
0x4802242C C   FIELD 08w01 RWSTART: Read wait start. If this bit is set, read wait operation starts.
0x4802242C C   FIELD 09w01 RWSTOP: Read wait stop This bit is written by firmware and auto cleared by hardware when the DPSM moves from the READ_WAIT state to the WAIT_R or IDLE state.
0x4802242C C   FIELD 10w01 RWMOD: Read wait mode. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0).
0x4802242C C   FIELD 11w01 SDIOEN: SD I/O interrupt enable functions This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0). If this bit is set, the DPSM enables the SD I/O card specific interrupt operation.
0x4802242C C   FIELD 12w01 BOOTACKEN: Enable the reception of the boot acknowledgment. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0).
0x4802242C C   FIELD 13w01 FIFORST: FIFO reset, will flush any remaining data. This bit can only be written by firmware when IDMAEN= 0 and DPSM is active (DPSMACT = 1). This bit will only take effect when a transfer error or transfer hold occurs.
0x48022430 B  REGISTER DCNTR (ro): The SDMMC_DCNTR register loads the value from the data length register (see SDMMC_DLENR) when the DPSM moves from the Idle state to the Wait_R or Wait_S state. As data is transferred, the counter decrements the value until it reaches 0. The DPSM then moves to the Idle state and when there has been no error, the data status end flag (DATAEND) is set.
0x48022430 C   FIELD 00w25 DATACOUNT: Data count value When read, the number of remaining data bytes to be transferred is returned. Write has no effect.
0x48022434 B  REGISTER STAR (ro): The SDMMC_STAR register is a read-only register. It contains two types of flag:Static flags (bits [29,21,11:0]): these bits remain asserted until they are cleared by writing to the SDMMC interrupt Clear register (see SDMMC_ICR)Dynamic flags (bits [20:12]): these bits change state depending on the state of the underlying logic (for example, FIFO full and empty flags are asserted and de-asserted as data while written to the FIFO)
0x48022434 C   FIELD 00w01 CCRCFAIL: Command response received (CRC check failed). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x48022434 C   FIELD 01w01 DCRCFAIL: Data block sent/received (CRC check failed). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x48022434 C   FIELD 02w01 CTIMEOUT: Command response timeout. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR. The Command Timeout period has a fixed value of 64 SDMMC_CK clock periods.
0x48022434 C   FIELD 03w01 DTIMEOUT: Data timeout. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x48022434 C   FIELD 04w01 TXUNDERR: Transmit FIFO underrun error or IDMA read transfer error. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x48022434 C   FIELD 05w01 RXOVERR: Received FIFO overrun error or IDMA write transfer error. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x48022434 C   FIELD 06w01 CMDREND: Command response received (CRC check passed, or no CRC). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x48022434 C   FIELD 07w01 CMDSENT: Command sent (no response required). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x48022434 C   FIELD 08w01 DATAEND: Data transfer ended correctly. (data counter, DATACOUNT is zero and no errors occur). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x48022434 C   FIELD 09w01 DHOLD: Data transfer Hold. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x48022434 C   FIELD 10w01 DBCKEND: Data block sent/received. (CRC check passed) and DPSM moves to the READWAIT state. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x48022434 C   FIELD 11w01 DABORT: Data transfer aborted by CMD12. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x48022434 C   FIELD 12w01 DPSMACT: Data path state machine active, i.e. not in Idle state. This is a hardware status flag only, does not generate an interrupt.
0x48022434 C   FIELD 13w01 CPSMACT: Command path state machine active, i.e. not in Idle state. This is a hardware status flag only, does not generate an interrupt.
0x48022434 C   FIELD 14w01 TXFIFOHE: Transmit FIFO half empty At least half the number of words can be written into the FIFO. This bit is cleared when the FIFO becomes half+1 full.
0x48022434 C   FIELD 15w01 RXFIFOHF: Receive FIFO half full There are at least half the number of words in the FIFO. This bit is cleared when the FIFO becomes half+1 empty.
0x48022434 C   FIELD 16w01 TXFIFOF: Transmit FIFO full This is a hardware status flag only, does not generate an interrupt. This bit is cleared when one FIFO location becomes empty.
0x48022434 C   FIELD 17w01 RXFIFOF: Receive FIFO full This bit is cleared when one FIFO location becomes empty.
0x48022434 C   FIELD 18w01 TXFIFOE: Transmit FIFO empty This bit is cleared when one FIFO location becomes full.
0x48022434 C   FIELD 19w01 RXFIFOE: Receive FIFO empty This is a hardware status flag only, does not generate an interrupt. This bit is cleared when one FIFO location becomes full.
0x48022434 C   FIELD 20w01 BUSYD0: Inverted value of SDMMC_D0 line (Busy), sampled at the end of a CMD response and a second time 2 SDMMC_CK cycles after the CMD response. This bit is reset to not busy when the SDMMCD0 line changes from busy to not busy. This bit does not signal busy due to data transfer. This is a hardware status flag only, it does not generate an interrupt.
0x48022434 C   FIELD 21w01 BUSYD0END: end of SDMMC_D0 Busy following a CMD response detected. This indicates only end of busy following a CMD response. This bit does not signal busy due to data transfer. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x48022434 C   FIELD 22w01 SDIOIT: SDIO interrupt received. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x48022434 C   FIELD 23w01 ACKFAIL: Boot acknowledgment received (boot acknowledgment check fail). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x48022434 C   FIELD 24w01 ACKTIMEOUT: Boot acknowledgment timeout. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x48022434 C   FIELD 25w01 VSWEND: Voltage switch critical timing section completion. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x48022434 C   FIELD 26w01 CKSTOP: SDMMC_CK stopped in Voltage switch procedure. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x48022434 C   FIELD 27w01 IDMATE: IDMA transfer error. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x48022434 C   FIELD 28w01 IDMABTC: IDMA buffer transfer complete. interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x48022438 B  REGISTER ICR (rw): The SDMMC_ICR register is a write-only register. Writing a bit with 1 clears the corresponding bit in the SDMMC_STAR status register.
0x48022438 C   FIELD 00w01 CCRCFAILC: CCRCFAIL flag clear bit Set by software to clear the CCRCFAIL flag.
0x48022438 C   FIELD 01w01 DCRCFAILC: DCRCFAIL flag clear bit Set by software to clear the DCRCFAIL flag.
0x48022438 C   FIELD 02w01 CTIMEOUTC: CTIMEOUT flag clear bit Set by software to clear the CTIMEOUT flag.
0x48022438 C   FIELD 03w01 DTIMEOUTC: DTIMEOUT flag clear bit Set by software to clear the DTIMEOUT flag.
0x48022438 C   FIELD 04w01 TXUNDERRC: TXUNDERR flag clear bit Set by software to clear TXUNDERR flag.
0x48022438 C   FIELD 05w01 RXOVERRC: RXOVERR flag clear bit Set by software to clear the RXOVERR flag.
0x48022438 C   FIELD 06w01 CMDRENDC: CMDREND flag clear bit Set by software to clear the CMDREND flag.
0x48022438 C   FIELD 07w01 CMDSENTC: CMDSENT flag clear bit Set by software to clear the CMDSENT flag.
0x48022438 C   FIELD 08w01 DATAENDC: DATAEND flag clear bit Set by software to clear the DATAEND flag.
0x48022438 C   FIELD 09w01 DHOLDC: DHOLD flag clear bit Set by software to clear the DHOLD flag.
0x48022438 C   FIELD 10w01 DBCKENDC: DBCKEND flag clear bit Set by software to clear the DBCKEND flag.
0x48022438 C   FIELD 11w01 DABORTC: DABORT flag clear bit Set by software to clear the DABORT flag.
0x48022438 C   FIELD 21w01 BUSYD0ENDC: BUSYD0END flag clear bit Set by software to clear the BUSYD0END flag.
0x48022438 C   FIELD 22w01 SDIOITC: SDIOIT flag clear bit Set by software to clear the SDIOIT flag.
0x48022438 C   FIELD 23w01 ACKFAILC: ACKFAIL flag clear bit Set by software to clear the ACKFAIL flag.
0x48022438 C   FIELD 24w01 ACKTIMEOUTC: ACKTIMEOUT flag clear bit Set by software to clear the ACKTIMEOUT flag.
0x48022438 C   FIELD 25w01 VSWENDC: VSWEND flag clear bit Set by software to clear the VSWEND flag.
0x48022438 C   FIELD 26w01 CKSTOPC: CKSTOP flag clear bit Set by software to clear the CKSTOP flag.
0x48022438 C   FIELD 27w01 IDMATEC: IDMA transfer error clear bit Set by software to clear the IDMATE flag.
0x48022438 C   FIELD 28w01 IDMABTCC: IDMA buffer transfer complete clear bit Set by software to clear the IDMABTC flag.
0x4802243C B  REGISTER MASKR (rw): The interrupt mask register determines which status flags generate an interrupt request by setting the corresponding bit to 1.
0x4802243C C   FIELD 00w01 CCRCFAILIE: Command CRC fail interrupt enable Set and cleared by software to enable/disable interrupt caused by command CRC failure.
0x4802243C C   FIELD 01w01 DCRCFAILIE: Data CRC fail interrupt enable Set and cleared by software to enable/disable interrupt caused by data CRC failure.
0x4802243C C   FIELD 02w01 CTIMEOUTIE: Command timeout interrupt enable Set and cleared by software to enable/disable interrupt caused by command timeout.
0x4802243C C   FIELD 03w01 DTIMEOUTIE: Data timeout interrupt enable Set and cleared by software to enable/disable interrupt caused by data timeout.
0x4802243C C   FIELD 04w01 TXUNDERRIE: Tx FIFO underrun error interrupt enable Set and cleared by software to enable/disable interrupt caused by Tx FIFO underrun error.
0x4802243C C   FIELD 05w01 RXOVERRIE: Rx FIFO overrun error interrupt enable Set and cleared by software to enable/disable interrupt caused by Rx FIFO overrun error.
0x4802243C C   FIELD 06w01 CMDRENDIE: Command response received interrupt enable Set and cleared by software to enable/disable interrupt caused by receiving command response.
0x4802243C C   FIELD 07w01 CMDSENTIE: Command sent interrupt enable Set and cleared by software to enable/disable interrupt caused by sending command.
0x4802243C C   FIELD 08w01 DATAENDIE: Data end interrupt enable Set and cleared by software to enable/disable interrupt caused by data end.
0x4802243C C   FIELD 09w01 DHOLDIE: Data hold interrupt enable Set and cleared by software to enable/disable the interrupt generated when sending new data is hold in the DPSM Wait_S state.
0x4802243C C   FIELD 10w01 DBCKENDIE: Data block end interrupt enable Set and cleared by software to enable/disable interrupt caused by data block end.
0x4802243C C   FIELD 11w01 DABORTIE: Data transfer aborted interrupt enable Set and cleared by software to enable/disable interrupt caused by a data transfer being aborted.
0x4802243C C   FIELD 14w01 TXFIFOHEIE: Tx FIFO half empty interrupt enable Set and cleared by software to enable/disable interrupt caused by Tx FIFO half empty.
0x4802243C C   FIELD 15w01 RXFIFOHFIE: Rx FIFO half full interrupt enable Set and cleared by software to enable/disable interrupt caused by Rx FIFO half full.
0x4802243C C   FIELD 17w01 RXFIFOFIE: Rx FIFO full interrupt enable Set and cleared by software to enable/disable interrupt caused by Rx FIFO full.
0x4802243C C   FIELD 18w01 TXFIFOEIE: Tx FIFO empty interrupt enable Set and cleared by software to enable/disable interrupt caused by Tx FIFO empty.
0x4802243C C   FIELD 21w01 BUSYD0ENDIE: BUSYD0END interrupt enable Set and cleared by software to enable/disable the interrupt generated when SDMMC_D0 signal changes from busy to NOT busy following a CMD response.
0x4802243C C   FIELD 22w01 SDIOITIE: SDIO mode interrupt received interrupt enable Set and cleared by software to enable/disable the interrupt generated when receiving the SDIO mode interrupt.
0x4802243C C   FIELD 23w01 ACKFAILIE: Acknowledgment Fail interrupt enable Set and cleared by software to enable/disable interrupt caused by acknowledgment Fail.
0x4802243C C   FIELD 24w01 ACKTIMEOUTIE: Acknowledgment timeout interrupt enable Set and cleared by software to enable/disable interrupt caused by acknowledgment timeout.
0x4802243C C   FIELD 25w01 VSWENDIE: Voltage switch critical timing section completion interrupt enable Set and cleared by software to enable/disable the interrupt generated when voltage switch critical timing section completion.
0x4802243C C   FIELD 26w01 CKSTOPIE: Voltage Switch clock stopped interrupt enable Set and cleared by software to enable/disable interrupt caused by Voltage Switch clock stopped.
0x4802243C C   FIELD 28w01 IDMABTCIE: IDMA buffer transfer complete interrupt enable Set and cleared by software to enable/disable the interrupt generated when the IDMA has transferred all data belonging to a memory buffer.
0x48022440 B  REGISTER ACKTIMER (rw): The SDMMC_ACKTIMER register contains the acknowledgment timeout period, in SDMMC_CK bus clock periods. A counter loads the value from the SDMMC_ACKTIMER register, and starts decrementing when the data path state machine (DPSM) enters the Wait_Ack state. If the timer reaches 0 while the DPSM is in this states, the acknowledgment timeout status flag is set.
0x48022440 C   FIELD 00w25 ACKTIME: Boot acknowledgment timeout period This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). Boot acknowledgment timeout period expressed in card bus clock periods.
0x48022450 B  REGISTER IDMACTRLR (rw): The receive and transmit FIFOs can be read or written as 32-bit wide registers. The FIFOs contain 32 entries on 32 sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO.
0x48022450 C   FIELD 00w01 IDMAEN: IDMA enable This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0).
0x48022450 C   FIELD 01w01 IDMABMODE: Buffer mode selection. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0).
0x48022450 C   FIELD 02w01 IDMABACT: Double buffer mode active buffer indication This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0). When IDMA is enabled this bit is toggled by hardware.
0x48022454 B  REGISTER IDMABSIZER (rw): The SDMMC_IDMABSIZER register contains the buffers size when in double buffer configuration.
0x48022454 C   FIELD 05w08 IDMABNDT: Number of transfers per buffer. This 8-bit value shall be multiplied by 8 to get the size of the buffer in 32-bit words and by 32 to get the size of the buffer in bytes. Example: IDMABNDT = 0x01: buffer size = 8 words = 32 bytes. These bits can only be written by firmware when DPSM is inactive (DPSMACT = 0).
0x48022458 B  REGISTER IDMABASE0R (rw): The SDMMC_IDMABASE0R register contains the memory buffer base address in single buffer configuration and the buffer 0 base address in double buffer configuration.
0x48022458 C   FIELD 00w32 IDMABASE0: Buffer 0 memory base address bits [31:2], shall be word aligned (bit [1:0] are always 0 and read only). This register can be written by firmware when DPSM is inactive (DPSMACT = 0), and can dynamically be written by firmware when DPSM active (DPSMACT = 1) and memory buffer 0 is inactive (IDMABACT = 1).
0x4802245C B  REGISTER IDMABASE1R (rw): The SDMMC_IDMABASE1R register contains the double buffer configuration second buffer memory base address.
0x4802245C C   FIELD 00w32 IDMABASE1: Buffer 1 memory base address, shall be word aligned (bit [1:0] are always 0 and read only). This register can be written by firmware when DPSM is inactive (DPSMACT = 0), and can dynamically be written by firmware when DPSM active (DPSMACT = 1) and memory buffer 1 is inactive (IDMABACT = 0).
0x48022480 B  REGISTER FIFOR (rw): The receive and transmit FIFOs can be only read or written as word (32-bit) wide registers. The FIFOs contain 16 entries on sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO.When accessing SDMMC_FIFOR with half word or byte access an AHB bus fault is generated.
0x48022480 C   FIELD 00w32 FIFODATA: Receive and transmit FIFO data This register can only be read or written by firmware when the DPSM is active (DPSMACT=1). The FIFO data occupies 16 entries of 32-bit words.
0x48022800 A PERIPHERAL DELAY_Block_SDMMC2
0x48022800 B  REGISTER CR (rw): DLYB control register
0x48022800 C   FIELD 00w01 DEN: Delay block enable bit
0x48022800 C   FIELD 01w01 SEN: Sampler length enable bit
0x48022804 B  REGISTER CFGR (rw): DLYB configuration register
0x48022804 C   FIELD 00w04 SEL: Select the phase for the Output clock
0x48022804 C   FIELD 08w07 UNIT: Delay Defines the delay of a Unit delay cell
0x48022804 C   FIELD 16w12 LNG: Delay line length value
0x48022804 C   FIELD 31w01 LNGF: Length valid flag
0x48023000 A PERIPHERAL RAMECC2
0x48023000 B  REGISTER IER (rw): RAMECC interrupt enable register
0x48023000 C   FIELD 00w01 GIE (rw): Global interrupt enable
0x48023000 C   FIELD 01w01 GECCSEIE (rw): Global ECC single error interrupt enable
0x48023000 C   FIELD 02w01 GECCDEIE (rw): Global ECC double error interrupt enable
0x48023000 C   FIELD 03w01 GECCDEBWIE (rw): Global ECC double error on byte write interrupt enable
0x48023020 B  REGISTER M1CR (rw): RAMECC monitor 1 configuration register
0x48023020 C   FIELD 02w01 ECCSEIE (rw): ECC single error interrupt enable
0x48023020 C   FIELD 03w01 ECCDEIE (rw): ECC double error interrupt enable
0x48023020 C   FIELD 04w01 ECCDEBWIE (rw): ECC double error on byte write interrupt enable
0x48023020 C   FIELD 05w01 ECCELEN (rw): ECC error context latching enable
0x48023024 B  REGISTER M1SR (rw): RAMECC monitor 1 status register
0x48023024 C   FIELD 00w01 SEDCF (rw): ECC single error detected flag
0x48023024 C   FIELD 01w01 DEDF (rw): ECC double error detected flag
0x48023024 C   FIELD 02w01 DEBWDF (rw): ECC double error on byte write flag
0x48023028 B  REGISTER M1FAR (rw): RAMECC monitor 1 failing address register
0x48023028 C   FIELD 00w32 FADD (ro): ECC failing address
0x4802302C B  REGISTER M1FDRL (rw): RAMECC monitor 1 failing data low register
0x4802302C C   FIELD 00w32 FDATAL (ro): ECC failing data low
0x48023030 B  REGISTER M1FDRH (rw): RAMECC monitor 1 failing data high register
0x48023030 C   FIELD 00w32 FDATAH (ro): ECC failing data high
0x48023034 B  REGISTER M1FECR (rw): RAMECC monitor 1 failing error code register
0x48023034 C   FIELD 00w32 FEC (ro): ECC failing code
0x48023040 B  REGISTER M2CR (rw): RAMECC monitor 2 configuration register
0x48023040 C   FIELD 02w01 ECCSEIE (rw): ECC single error interrupt enable
0x48023040 C   FIELD 03w01 ECCDEIE (rw): ECC double error interrupt enable
0x48023040 C   FIELD 04w01 ECCDEBWIE (rw): ECC double error on byte write interrupt enable
0x48023040 C   FIELD 05w01 ECCELEN (rw): ECC error context latching enable
0x48023044 B  REGISTER M2SR (rw): RAMECC monitor 2 status register
0x48023044 C   FIELD 00w01 SEDCF (rw): ECC single error detected flag
0x48023044 C   FIELD 01w01 DEDF (rw): ECC double error detected flag
0x48023044 C   FIELD 02w01 DEBWDF (rw): ECC double error on byte write flag
0x48023048 B  REGISTER M2FAR (rw): RAMECC monitor 2 failing address register
0x48023048 C   FIELD 00w32 FADD (ro): ECC failing address
0x4802304C B  REGISTER M2FDRL (rw): RAMECC monitor 2 failing data low register
0x4802304C C   FIELD 00w32 FDATAL (ro): ECC failing data low
0x48023050 B  REGISTER M2FDRH (rw): RAMECC monitor 2 failing data high register
0x48023050 C   FIELD 00w32 FDATAH (ro): ECC failing data high
0x48023054 B  REGISTER M2FECR (rw): RAMECC monitor 2 failing error code register
0x48023054 C   FIELD 00w32 FEC (ro): ECC failing code
0x48023060 B  REGISTER M3CR (rw): RAMECC monitor 3 configuration register
0x48023060 C   FIELD 02w01 ECCSEIE (rw): ECC single error interrupt enable
0x48023060 C   FIELD 03w01 ECCDEIE (rw): ECC double error interrupt enable
0x48023060 C   FIELD 04w01 ECCDEBWIE (rw): ECC double error on byte write interrupt enable
0x48023060 C   FIELD 05w01 ECCELEN (rw): ECC error context latching enable
0x48023064 B  REGISTER M3SR (rw): RAMECC monitor 3 status register
0x48023064 C   FIELD 00w01 SEDCF (rw): ECC single error detected flag
0x48023064 C   FIELD 01w01 DEDF (rw): ECC double error detected flag
0x48023064 C   FIELD 02w01 DEBWDF (rw): ECC double error on byte write flag
0x48023068 B  REGISTER M3FAR (rw): RAMECC monitor 3 failing address register
0x48023068 C   FIELD 00w32 FADD (ro): ECC failing address
0x4802306C B  REGISTER M3FDRL (rw): RAMECC monitor 3 failing data low register
0x4802306C C   FIELD 00w32 FDATAL (ro): ECC failing data low
0x48023070 B  REGISTER M3FDRH (rw): RAMECC monitor 3 failing data high register
0x48023070 C   FIELD 00w32 FDATAH (ro): ECC failing data high
0x48023074 B  REGISTER M3FECR (rw): RAMECC monitor 3 failing error code register
0x48023074 C   FIELD 00w32 FEC (ro): ECC failing code
0x48023080 B  REGISTER M4CR (rw): RAMECC monitor 4 configuration register
0x48023080 C   FIELD 02w01 ECCSEIE (rw): ECC single error interrupt enable
0x48023080 C   FIELD 03w01 ECCDEIE (rw): ECC double error interrupt enable
0x48023080 C   FIELD 04w01 ECCDEBWIE (rw): ECC double error on byte write interrupt enable
0x48023080 C   FIELD 05w01 ECCELEN (rw): ECC error context latching enable
0x48023084 B  REGISTER M4SR (rw): RAMECC monitor 4 status register
0x48023084 C   FIELD 00w01 SEDCF (rw): ECC single error detected flag
0x48023084 C   FIELD 01w01 DEDF (rw): ECC double error detected flag
0x48023084 C   FIELD 02w01 DEBWDF (rw): ECC double error on byte write flag
0x48023088 B  REGISTER M4FAR (rw): RAMECC monitor 4 failing address register
0x48023088 C   FIELD 00w32 FADD (ro): ECC failing address
0x4802308C B  REGISTER M4FDRL (rw): RAMECC monitor 4 failing data low register
0x4802308C C   FIELD 00w32 FDATAL (ro): ECC failing data low
0x48023090 B  REGISTER M4FDRH (rw): RAMECC monitor 4 failing data high register
0x48023090 C   FIELD 00w32 FDATAH (ro): ECC failing data high
0x48023094 B  REGISTER M4FECR (rw): RAMECC monitor 4 failing error code register
0x48023094 C   FIELD 00w32 FEC (ro): ECC failing code
0x480230A0 B  REGISTER M5CR (rw): RAMECC monitor 5 configuration register
0x480230A0 C   FIELD 02w01 ECCSEIE (rw): ECC single error interrupt enable
0x480230A0 C   FIELD 03w01 ECCDEIE (rw): ECC double error interrupt enable
0x480230A0 C   FIELD 04w01 ECCDEBWIE (rw): ECC double error on byte write interrupt enable
0x480230A0 C   FIELD 05w01 ECCELEN (rw): ECC error context latching enable
0x480230A4 B  REGISTER M5SR (rw): RAMECC monitor 5 status register
0x480230A4 C   FIELD 00w01 SEDCF (rw): ECC single error detected flag
0x480230A4 C   FIELD 01w01 DEDF (rw): ECC double error detected flag
0x480230A4 C   FIELD 02w01 DEBWDF (rw): ECC double error on byte write flag
0x480230A8 B  REGISTER M5FAR (rw): RAMECC monitor 5 failing address register
0x480230A8 C   FIELD 00w32 FADD (ro): ECC failing address
0x480230AC B  REGISTER M5FDRL (rw): RAMECC monitor 5 failing data low register
0x480230AC C   FIELD 00w32 FDATAL (ro): ECC failing data low
0x480230B0 B  REGISTER M5FDRH (rw): RAMECC monitor 5 failing data high register
0x480230B0 C   FIELD 00w32 FDATAH (ro): ECC failing data high
0x480230B4 B  REGISTER M5FECR (rw): RAMECC monitor 5 failing error code register
0x480230B4 C   FIELD 00w32 FEC (ro): ECC failing code
0x50000000 A PERIPHERAL DSIHOST
0x50000000 B  REGISTER VR (ro): DSI Host version register
0x50000000 C   FIELD 00w32 VERSION: Version of the DSI Host
0x50000004 B  REGISTER CR (rw): DSI Host control register
0x50000004 C   FIELD 00w01 EN: Enable
0x50000008 B  REGISTER CCR (rw): DSI Host clock control register
0x50000008 C   FIELD 00w08 TXECKDIV: TX escape clock division
0x50000008 C   FIELD 08w08 TOCKDIV: Timeout clock division
0x5000000C B  REGISTER LVCIDR (rw): DSI Host LTDC VCID register
0x5000000C C   FIELD 00w02 VCID: Virtual channel ID
0x50000010 B  REGISTER LCOLCR (rw): DSI Host LTDC color coding register
0x50000010 C   FIELD 00w04 COLC: Color coding
0x50000010 C   FIELD 08w01 LPE: Loosely packet enable
0x50000014 B  REGISTER LPCR (rw): DSI Host LTDC polarity configuration register
0x50000014 C   FIELD 00w01 DEP: Data enable polarity
0x50000014 C   FIELD 01w01 VSP: VSYNC polarity
0x50000014 C   FIELD 02w01 HSP: HSYNC polarity
0x50000018 B  REGISTER LPMCR (rw): DSI Host low-power mode configuration register
0x50000018 C   FIELD 00w08 VLPSIZE: VACT largest packet size
0x50000018 C   FIELD 16w08 LPSIZE: Largest packet size
0x5000002C B  REGISTER PCR (rw): DSI Host protocol configuration register
0x5000002C C   FIELD 00w01 ETTXE: EoTp transmission enable
0x5000002C C   FIELD 01w01 ETRXE: EoTp reception enable
0x5000002C C   FIELD 02w01 BTAE: Bus
0x5000002C C   FIELD 03w01 ECCRXE: ECC reception enable
0x5000002C C   FIELD 04w01 CRCRXE: CRC reception enable
0x50000030 B  REGISTER GVCIDR (ro): DSI Host generic VCID register
0x50000030 C   FIELD 00w02 VCID: Virtual channel ID
0x50000034 B  REGISTER MCR (rw): DSI Host mode configuration register
0x50000034 C   FIELD 00w01 CMDM: Command mode
0x50000038 B  REGISTER VMCR (rw): DSI Host video mode configuration register
0x50000038 C   FIELD 00w02 VMT: Video mode type
0x50000038 C   FIELD 08w01 LPVSAE: Low-power vertical sync active enable
0x50000038 C   FIELD 09w01 LPVBPE: Low-power vertical back-porch enable
0x50000038 C   FIELD 10w01 LPVFPE: Low-power vertical front-porch enable
0x50000038 C   FIELD 11w01 LPVAE: Low-power vertical active enable
0x50000038 C   FIELD 12w01 LPHBPE: Low-power horizontal back-porch enable
0x50000038 C   FIELD 13w01 LPHFPE: Low-power horizontal front-porch enable
0x50000038 C   FIELD 14w01 FBTAAE: Frame bus-turn-around acknowledge enable
0x50000038 C   FIELD 15w01 LPCE: Low-power command enable
0x50000038 C   FIELD 16w01 PGE: Pattern generator enable
0x50000038 C   FIELD 20w01 PGM: Pattern generator mode
0x50000038 C   FIELD 24w01 PGO: Pattern generator orientation
0x5000003C B  REGISTER VPCR (rw): DSI Host video packet configuration register
0x5000003C C   FIELD 00w14 VPSIZE: Video packet size
0x50000040 B  REGISTER VCCR (rw): DSI Host video chunks configuration register
0x50000040 C   FIELD 00w13 NUMC: Number of chunks
0x50000044 B  REGISTER VNPCR (rw): DSI Host video null packet configuration register
0x50000044 C   FIELD 00w13 NPSIZE: Null packet size
0x50000048 B  REGISTER VHSACR (rw): DSI Host video HSA configuration register
0x50000048 C   FIELD 00w12 HSA: Horizontal synchronism active duration
0x5000004C B  REGISTER VHBPCR (rw): DSI Host video HBP configuration register
0x5000004C C   FIELD 00w12 HBP: Horizontal back-porch duration
0x50000050 B  REGISTER VLCR (rw): DSI Host video line configuration register
0x50000050 C   FIELD 00w15 HLINE: Horizontal line duration
0x50000054 B  REGISTER VVSACR (rw): DSI Host video VSA configuration register
0x50000054 C   FIELD 00w10 VSA: Vertical synchronism active duration
0x50000058 B  REGISTER VVBPCR (rw): DSI Host video VBP configuration register
0x50000058 C   FIELD 00w10 VBP: Vertical back-porch duration
0x5000005C B  REGISTER VVFPCR (rw): DSI Host video VFP configuration register
0x5000005C C   FIELD 00w10 VFP: Vertical front-porch duration
0x50000060 B  REGISTER VVACR (rw): DSI Host video VA configuration register
0x50000060 C   FIELD 00w14 VA: Vertical active duration
0x50000064 B  REGISTER LCCR (rw): DSI Host LTDC command configuration register
0x50000064 C   FIELD 00w16 CMDSIZE: Command size
0x50000068 B  REGISTER CMCR (rw): DSI Host command mode configuration register
0x50000068 C   FIELD 00w01 TEARE: Tearing effect acknowledge request enable
0x50000068 C   FIELD 01w01 ARE: Acknowledge request enable
0x50000068 C   FIELD 08w01 GSW0TX: Generic short write zero parameters transmission
0x50000068 C   FIELD 09w01 GSW1TX: Generic short write one parameters transmission
0x50000068 C   FIELD 10w01 GSW2TX: Generic short write two parameters transmission
0x50000068 C   FIELD 11w01 GSR0TX: Generic short read zero parameters transmission
0x50000068 C   FIELD 12w01 GSR1TX: Generic short read one parameters transmission
0x50000068 C   FIELD 13w01 GSR2TX: Generic short read two parameters transmission
0x50000068 C   FIELD 14w01 GLWTX: Generic long write transmission
0x50000068 C   FIELD 16w01 DSW0TX: DCS short write zero parameter transmission
0x50000068 C   FIELD 17w01 DSW1TX: DCS short read one parameter transmission
0x50000068 C   FIELD 18w01 DSR0TX: DCS short read zero parameter transmission
0x50000068 C   FIELD 19w01 DLWTX: DCS long write transmission
0x50000068 C   FIELD 24w01 MRDPS: Maximum read packet size
0x5000006C B  REGISTER GHCR (rw): DSI Host generic header configuration register
0x5000006C C   FIELD 00w06 DT: Type
0x5000006C C   FIELD 06w02 VCID: Channel
0x5000006C C   FIELD 08w08 WCLSB: WordCount LSB
0x5000006C C   FIELD 16w08 WCMSB: WordCount MSB
0x50000070 B  REGISTER GPDR (rw): DSI Host generic payload data register
0x50000070 C   FIELD 00w08 DATA1: Payload byte 1
0x50000070 C   FIELD 08w08 DATA2: Payload byte 2
0x50000070 C   FIELD 16w08 DATA3: Payload byte 3
0x50000070 C   FIELD 24w08 DATA4: Payload byte 4
0x50000074 B  REGISTER GPSR (ro): DSI Host generic packet status register
0x50000074 C   FIELD 00w01 CMDFE: Command FIFO empty
0x50000074 C   FIELD 01w01 CMDFF: Command FIFO full
0x50000074 C   FIELD 02w01 PWRFE: Payload write FIFO empty
0x50000074 C   FIELD 03w01 PWRFF: Payload write FIFO full
0x50000074 C   FIELD 04w01 PRDFE: Payload read FIFO empty
0x50000074 C   FIELD 05w01 PRDFF: Payload read FIFO full
0x50000074 C   FIELD 06w01 RCB: Read command busy
0x50000078 B  REGISTER TCCR0 (rw): DSI Host timeout counter configuration register 0
0x50000078 C   FIELD 00w16 LPRX_TOCNT: Low-power reception timeout counter
0x50000078 C   FIELD 16w16 HSTX_TOCNT: High-speed transmission timeout counter
0x5000007C B  REGISTER TCCR1 (rw): DSI Host timeout counter configuration register 1
0x5000007C C   FIELD 00w16 HSRD_TOCNT: High-speed read timeout counter
0x50000080 B  REGISTER TCCR2 (rw): DSI Host timeout counter configuration register 2
0x50000080 C   FIELD 00w16 LPRD_TOCNT: Low-power read timeout counter
0x50000084 B  REGISTER TCCR3 (rw): DSI Host timeout counter configuration register 3
0x50000084 C   FIELD 00w16 HSWR_TOCNT: High-speed write timeout counter
0x50000084 C   FIELD 24w01 PM: Presp mode
0x50000088 B  REGISTER TCCR4 (rw): DSI Host timeout counter configuration register 4
0x50000088 C   FIELD 00w16 LPWR_TOCNT: Low-power write timeout counter
0x5000008C B  REGISTER TCCR5 (rw): DSI Host timeout counter configuration register 5
0x5000008C C   FIELD 00w16 BTA_TOCNT: Bus-turn-around timeout counter
0x50000094 B  REGISTER CLCR (rw): DSI Host clock lane configuration register
0x50000094 C   FIELD 00w01 DPCC: D-PHY clock control
0x50000094 C   FIELD 01w01 ACR: Automatic clock lane control
0x50000098 B  REGISTER CLTCR (rw): DSI Host clock lane timer configuration register
0x50000098 C   FIELD 00w10 LP2HS_TIME: Low-power to high-speed time
0x50000098 C   FIELD 16w10 HS2LP_TIME: High-speed to low-power time
0x5000009C B  REGISTER DLTCR (rw): DSI Host data lane timer configuration register
0x5000009C C   FIELD 00w15 MRD_TIME: Maximum read time
0x5000009C C   FIELD 16w08 LP2HS_TIME: Low-power to high-speed time
0x5000009C C   FIELD 24w08 HS2LP_TIME: High-speed to low-power time
0x500000A0 B  REGISTER PCTLR (rw): DSI Host PHY control register
0x500000A0 C   FIELD 01w01 DEN: Digital enable
0x500000A0 C   FIELD 02w01 CKE: Clock enable
0x500000A4 B  REGISTER PCONFR (rw): DSI Host PHY configuration register
0x500000A4 C   FIELD 00w02 NL: Number of lanes
0x500000A4 C   FIELD 08w08 SW_TIME: Stop wait time
0x500000A8 B  REGISTER PUCR (rw): DSI Host PHY ULPS control register
0x500000A8 C   FIELD 00w01 URCL: ULPS request on clock lane
0x500000A8 C   FIELD 01w01 UECL: ULPS exit on clock lane
0x500000A8 C   FIELD 02w01 URDL: ULPS request on data lane
0x500000A8 C   FIELD 03w01 UEDL: ULPS exit on data lane
0x500000AC B  REGISTER PTTCR (rw): DSI Host PHY TX triggers configuration register
0x500000AC C   FIELD 00w04 TX_TRIG: Transmission trigger
0x500000B0 B  REGISTER PSR (ro): DSI Host PHY status register
0x500000B0 C   FIELD 01w01 PD: PHY direction
0x500000B0 C   FIELD 02w01 PSSC: PHY stop state clock lane
0x500000B0 C   FIELD 03w01 UANC: ULPS active not clock lane
0x500000B0 C   FIELD 04w01 PSS0: PHY stop state lane 0
0x500000B0 C   FIELD 05w01 UAN0: ULPS active not lane 1
0x500000B0 C   FIELD 06w01 RUE0: RX ULPS escape lane 0
0x500000B0 C   FIELD 07w01 PSS1: PHY stop state lane 1
0x500000B0 C   FIELD 08w01 UAN1: ULPS active not lane 1
0x500000BC B  REGISTER ISR0 (ro): DSI Host interrupt and status register 0
0x500000BC C   FIELD 00w01 AE0: Acknowledge error 0
0x500000BC C   FIELD 01w01 AE1: Acknowledge error 1
0x500000BC C   FIELD 02w01 AE2: Acknowledge error 2
0x500000BC C   FIELD 03w01 AE3: Acknowledge error 3
0x500000BC C   FIELD 04w01 AE4: Acknowledge error 4
0x500000BC C   FIELD 05w01 AE5: Acknowledge error 5
0x500000BC C   FIELD 06w01 AE6: Acknowledge error 6
0x500000BC C   FIELD 07w01 AE7: Acknowledge error 7
0x500000BC C   FIELD 08w01 AE8: Acknowledge error 8
0x500000BC C   FIELD 09w01 AE9: Acknowledge error 9
0x500000BC C   FIELD 10w01 AE10: Acknowledge error 10
0x500000BC C   FIELD 11w01 AE11: Acknowledge error 11
0x500000BC C   FIELD 12w01 AE12: Acknowledge error 12
0x500000BC C   FIELD 13w01 AE13: Acknowledge error 13
0x500000BC C   FIELD 14w01 AE14: Acknowledge error 14
0x500000BC C   FIELD 15w01 AE15: Acknowledge error 15
0x500000BC C   FIELD 16w01 PE0: PHY error 0
0x500000BC C   FIELD 17w01 PE1: PHY error 1
0x500000BC C   FIELD 18w01 PE2: PHY error 2
0x500000BC C   FIELD 19w01 PE3: PHY error 3
0x500000BC C   FIELD 20w01 PE4: PHY error 4
0x500000C0 B  REGISTER ISR1 (ro): DSI Host interrupt and status register 1
0x500000C0 C   FIELD 00w01 TOHSTX: Timeout high
0x500000C0 C   FIELD 01w01 TOLPRX: Timeout low
0x500000C0 C   FIELD 02w01 ECCSE: ECC single
0x500000C0 C   FIELD 03w01 ECCME: ECC multi
0x500000C0 C   FIELD 04w01 CRCE: CRC error
0x500000C0 C   FIELD 05w01 PSE: Packet size error
0x500000C0 C   FIELD 06w01 EOTPE: EoTp error
0x500000C0 C   FIELD 07w01 LPWRE: LTDC payload write error
0x500000C0 C   FIELD 08w01 GCWRE: Generic command write error
0x500000C0 C   FIELD 09w01 GPWRE: Generic payload write error
0x500000C0 C   FIELD 10w01 GPTXE: Generic payload transmit error
0x500000C0 C   FIELD 11w01 GPRDE: Generic payload read error
0x500000C0 C   FIELD 12w01 GPRXE: Generic payload receive error
0x500000C4 B  REGISTER IER0 (rw): DSI Host interrupt enable register 0
0x500000C4 C   FIELD 00w01 AE0IE: Acknowledge error 0 interrupt enable
0x500000C4 C   FIELD 01w01 AE1IE: Acknowledge error 1 interrupt enable
0x500000C4 C   FIELD 02w01 AE2IE: Acknowledge error 2 interrupt enable
0x500000C4 C   FIELD 03w01 AE3IE: Acknowledge error 3 interrupt enable
0x500000C4 C   FIELD 04w01 AE4IE: Acknowledge error 4 interrupt enable
0x500000C4 C   FIELD 05w01 AE5IE: Acknowledge error 5 interrupt enable
0x500000C4 C   FIELD 06w01 AE6IE: Acknowledge error 6 interrupt enable
0x500000C4 C   FIELD 07w01 AE7IE: Acknowledge error 7 interrupt enable
0x500000C4 C   FIELD 08w01 AE8IE: Acknowledge error 8 interrupt enable
0x500000C4 C   FIELD 09w01 AE9IE: Acknowledge error 9 interrupt enable
0x500000C4 C   FIELD 10w01 AE10IE: Acknowledge error 10 interrupt enable
0x500000C4 C   FIELD 11w01 AE11IE: Acknowledge error 11 interrupt enable
0x500000C4 C   FIELD 12w01 AE12IE: Acknowledge error 12 interrupt enable
0x500000C4 C   FIELD 13w01 AE13IE: Acknowledge error 13 interrupt enable
0x500000C4 C   FIELD 14w01 AE14IE: Acknowledge error 14 interrupt enable
0x500000C4 C   FIELD 15w01 AE15IE: Acknowledge error 15 interrupt enable
0x500000C4 C   FIELD 16w01 PE0IE: PHY error 0 interrupt enable
0x500000C4 C   FIELD 17w01 PE1IE: PHY error 1 interrupt enable
0x500000C4 C   FIELD 18w01 PE2IE: PHY error 2 interrupt enable
0x500000C4 C   FIELD 19w01 PE3IE: PHY error 3 interrupt enable
0x500000C4 C   FIELD 20w01 PE4IE: PHY error 4 interrupt enable
0x500000C8 B  REGISTER IER1 (rw): DSI Host interrupt enable register 1
0x500000C8 C   FIELD 00w01 TOHSTXIE: Timeout high
0x500000C8 C   FIELD 01w01 TOLPRXIE: Timeout low
0x500000C8 C   FIELD 02w01 ECCSEIE: ECC single
0x500000C8 C   FIELD 03w01 ECCMEIE: ECC multi
0x500000C8 C   FIELD 04w01 CRCEIE: CRC error interrupt enable
0x500000C8 C   FIELD 05w01 PSEIE: Packet size error interrupt enable
0x500000C8 C   FIELD 06w01 EOTPEIE: EoTp error interrupt enable
0x500000C8 C   FIELD 07w01 LPWREIE: LTDC payload write error interrupt enable
0x500000C8 C   FIELD 08w01 GCWREIE: Generic command write error interrupt enable
0x500000C8 C   FIELD 09w01 GPWREIE: Generic payload write error interrupt enable
0x500000C8 C   FIELD 10w01 GPTXEIE: Generic payload transmit error interrupt enable
0x500000C8 C   FIELD 11w01 GPRDEIE: Generic payload read error interrupt enable
0x500000C8 C   FIELD 12w01 GPRXEIE: Generic payload receive error interrupt enable
0x500000D8 B  REGISTER FIR0 (wo): DSI Host force interrupt register 0
0x500000D8 C   FIELD 00w01 FAE0: Force acknowledge error 0
0x500000D8 C   FIELD 01w01 FAE1: Force acknowledge error 1
0x500000D8 C   FIELD 02w01 FAE2: Force acknowledge error 2
0x500000D8 C   FIELD 03w01 FAE3: Force acknowledge error 3
0x500000D8 C   FIELD 04w01 FAE4: Force acknowledge error 4
0x500000D8 C   FIELD 05w01 FAE5: Force acknowledge error 5
0x500000D8 C   FIELD 06w01 FAE6: Force acknowledge error 6
0x500000D8 C   FIELD 07w01 FAE7: Force acknowledge error 7
0x500000D8 C   FIELD 08w01 FAE8: Force acknowledge error 8
0x500000D8 C   FIELD 09w01 FAE9: Force acknowledge error 9
0x500000D8 C   FIELD 10w01 FAE10: Force acknowledge error 10
0x500000D8 C   FIELD 11w01 FAE11: Force acknowledge error 11
0x500000D8 C   FIELD 12w01 FAE12: Force acknowledge error 12
0x500000D8 C   FIELD 13w01 FAE13: Force acknowledge error 13
0x500000D8 C   FIELD 14w01 FAE14: Force acknowledge error 14
0x500000D8 C   FIELD 15w01 FAE15: Force acknowledge error 15
0x500000D8 C   FIELD 16w01 FPE0: Force PHY error 0
0x500000D8 C   FIELD 17w01 FPE1: Force PHY error 1
0x500000D8 C   FIELD 18w01 FPE2: Force PHY error 2
0x500000D8 C   FIELD 19w01 FPE3: Force PHY error 3
0x500000D8 C   FIELD 20w01 FPE4: Force PHY error 4
0x500000DC B  REGISTER FIR1 (wo): DSI Host force interrupt register 1
0x500000DC C   FIELD 00w01 FTOHSTX: Force timeout high
0x500000DC C   FIELD 01w01 FTOLPRX: Force timeout low
0x500000DC C   FIELD 02w01 FECCSE: Force ECC single
0x500000DC C   FIELD 03w01 FECCME: Force ECC multi
0x500000DC C   FIELD 04w01 FCRCE: Force CRC error
0x500000DC C   FIELD 05w01 FPSE: Force packet size error
0x500000DC C   FIELD 06w01 FEOTPE: Force EoTp error
0x500000DC C   FIELD 07w01 FLPWRE: Force LTDC payload write error
0x500000DC C   FIELD 08w01 FGCWRE: Force generic command write error
0x500000DC C   FIELD 09w01 FGPWRE: Force generic payload write error
0x500000DC C   FIELD 10w01 FGPTXE: Force generic payload transmit error
0x500000DC C   FIELD 11w01 FGPRDE: Force generic payload read error
0x500000DC C   FIELD 12w01 FGPRXE: Force generic payload receive error
0x50000100 B  REGISTER VSCR (rw): DSI Host video shadow control register
0x50000100 C   FIELD 00w01 EN: Enable
0x50000100 C   FIELD 08w01 UR: Update register
0x5000010C B  REGISTER LCVCIDR (rw): DSI Host LTDC current VCID register
0x5000010C C   FIELD 00w02 VCID: Virtual channel ID
0x50000110 B  REGISTER LCCCR (ro): DSI Host LTDC current color coding register
0x50000110 C   FIELD 00w04 COLC: Color coding
0x50000110 C   FIELD 08w01 LPE: Loosely packed enable
0x50000118 B  REGISTER LPMCCR (ro): DSI Host low-power mode current configuration register
0x50000118 C   FIELD 00w08 VLPSIZE: VACT largest packet size
0x50000118 C   FIELD 16w08 LPSIZE: Largest packet size
0x50000138 B  REGISTER VMCCR (ro): DSI Host video mode current configuration register
0x50000138 C   FIELD 00w02 VMT: Video mode type
0x50000138 C   FIELD 02w01 LPVSAE: Low-power vertical sync time enable
0x50000138 C   FIELD 03w01 LPVBPE: Low-power vertical back-porch enable
0x50000138 C   FIELD 04w01 LPVFPE: Low-power vertical front-porch enable
0x50000138 C   FIELD 05w01 LPVAE: Low-power vertical active enable
0x50000138 C   FIELD 06w01 LPHBPE: Low-power horizontal back-porch enable
0x50000138 C   FIELD 07w01 LPHFE: Low-power horizontal front-porch enable
0x50000138 C   FIELD 08w01 FBTAAE: Frame BTA acknowledge enable
0x50000138 C   FIELD 09w01 LPCE: Low-power command enable
0x5000013C B  REGISTER VPCCR (ro): DSI Host video packet current configuration register
0x5000013C C   FIELD 00w14 VPSIZE: Video packet size
0x50000140 B  REGISTER VCCCR (ro): DSI Host video chunks current configuration register
0x50000140 C   FIELD 00w13 NUMC: Number of chunks
0x50000144 B  REGISTER VNPCCR (ro): DSI Host video null packet current configuration register
0x50000144 C   FIELD 00w13 NPSIZE: Null packet size
0x50000148 B  REGISTER VHSACCR (ro): DSI Host video HSA current configuration register
0x50000148 C   FIELD 00w12 HSA: Horizontal synchronism active duration
0x5000014C B  REGISTER VHBPCCR (ro): DSI Host video HBP current configuration register
0x5000014C C   FIELD 00w12 HBP: Horizontal back
0x50000150 B  REGISTER VLCCR (ro): DSI Host video line current configuration register
0x50000150 C   FIELD 00w15 HLINE: Horizontal line duration
0x50000154 B  REGISTER VVSACCR (ro): DSI Host video VSA current configuration register
0x50000154 C   FIELD 00w10 VSA: Vertical synchronism active duration
0x50000158 B  REGISTER VVBPCCR (ro): DSI Host video VBP current configuration register
0x50000158 C   FIELD 00w10 VBP: Vertical back
0x5000015C B  REGISTER VVFPCCR (ro): DSI Host video VFP current configuration register
0x5000015C C   FIELD 00w10 VFP: Vertical front
0x50000160 B  REGISTER VVACCR (ro): DSI Host video VA current configuration register
0x50000160 C   FIELD 00w14 VA: Vertical active duration
0x50000400 B  REGISTER WCFGR (rw): DSI wrapper configuration register
0x50000400 C   FIELD 00w01 DSIM: DSI mode
0x50000400 C   FIELD 01w03 COLMUX: Color multiplexing
0x50000400 C   FIELD 04w01 TESRC: TE source
0x50000400 C   FIELD 05w01 TEPOL: TE polarity
0x50000400 C   FIELD 06w01 AR: Automatic refresh
0x50000400 C   FIELD 07w01 VSPOL: VSync polarity
0x50000404 B  REGISTER WCR (rw): DSI wrapper control register
0x50000404 C   FIELD 00w01 COLM: Color mode
0x50000404 C   FIELD 01w01 SHTDN: Shutdown
0x50000404 C   FIELD 02w01 LTDCEN: LTDC enable
0x50000404 C   FIELD 03w01 DSIEN: DSI enable
0x50000408 B  REGISTER WIER (rw): DSI wrapper interrupt enable register
0x50000408 C   FIELD 00w01 TEIE: Tearing effect interrupt enable
0x50000408 C   FIELD 01w01 ERIE: End of refresh interrupt enable
0x50000408 C   FIELD 09w01 PLLLIE: PLL lock interrupt enable
0x50000408 C   FIELD 10w01 PLLUIE: PLL unlock interrupt enable
0x50000408 C   FIELD 13w01 RRIE: Regulator ready interrupt enable
0x5000040C B  REGISTER WISR (ro): DSI wrapper interrupt and status register
0x5000040C C   FIELD 00w01 TEIF: Tearing effect interrupt flag
0x5000040C C   FIELD 01w01 ERIF: End of refresh interrupt flag
0x5000040C C   FIELD 02w01 BUSY: Busy flag
0x5000040C C   FIELD 08w01 PLLLS: PLL lock status
0x5000040C C   FIELD 09w01 PLLLIF: PLL lock interrupt flag
0x5000040C C   FIELD 10w01 PLLUIF: PLL unlock interrupt flag
0x5000040C C   FIELD 12w01 RRS: Regulator ready status
0x5000040C C   FIELD 13w01 RRIF: Regulator ready interrupt flag
0x50000410 B  REGISTER WIFCR (wo): DSI wrapper interrupt flag clear register
0x50000410 C   FIELD 00w01 CTEIF: Clear tearing effect interrupt flag
0x50000410 C   FIELD 01w01 CERIF: Clear end of refresh interrupt flag
0x50000410 C   FIELD 09w01 CPLLLIF: Clear PLL lock interrupt flag
0x50000410 C   FIELD 10w01 CPLLUIF: Clear PLL unlock interrupt flag
0x50000410 C   FIELD 13w01 CRRIF: Clear regulator ready interrupt flag
0x50000418 B  REGISTER WPCR0 (rw): DSI wrapper PHY configuration register 0
0x50000418 C   FIELD 00w06 UIX4: Unit interval multiplied by 4
0x50000418 C   FIELD 06w01 SWCL: Swap clock lane pins
0x50000418 C   FIELD 07w01 SWDL0: Swap data lane 0 pins
0x50000418 C   FIELD 08w01 SWDL1: Swap data lane 1 pins
0x50000418 C   FIELD 09w01 HSICL: Invert high
0x50000418 C   FIELD 10w01 HSIDL0: Invert the high-speed data signal on data lane 0
0x50000418 C   FIELD 11w01 HSIDL1: Invert the high-speed data signal on data lane 1
0x50000418 C   FIELD 12w01 FTXSMCL: Force in TX Stop mode the clock lane
0x50000418 C   FIELD 13w01 FTXSMDL: Force in TX Stop mode the data lanes
0x50000418 C   FIELD 14w01 CDOFFDL: Contention detection OFF on data lanes
0x50000418 C   FIELD 16w01 TDDL: Turn disable data lanes
0x50000418 C   FIELD 18w01 PDEN: Pull-down enable
0x50000418 C   FIELD 19w01 TCLKPREPEN: Custom time for tCLK
0x50000418 C   FIELD 20w01 TCLKZEROEN: Custom time for tCLK
0x50000418 C   FIELD 21w01 THSPREPEN: Custom time for tHS
0x50000418 C   FIELD 22w01 THSTRAILEN: Custom time for tHS
0x50000418 C   FIELD 23w01 THSZEROEN: Custom time for tHS
0x50000418 C   FIELD 24w01 TLPXDEN: Custom time for tLPX for data lanes enable
0x50000418 C   FIELD 25w01 THSEXITEN: Custom time for tHS
0x50000418 C   FIELD 26w01 TLPXCEN: Custom time for tLPX for clock lane enable
0x50000418 C   FIELD 27w01 TCLKPOSTEN: Custom time for tCLK
0x5000041C B  REGISTER WPCR1 (rw): This register shall be programmed only when DSI is stopped (CR. DSIEN=0 and CR.EN = 0).
0x5000041C C   FIELD 00w02 HSTXDCL: High-speed transmission delay on clock lane
0x5000041C C   FIELD 02w02 HSTXDDL: High-speed transmission delay on data lanes
0x5000041C C   FIELD 06w02 LPSRCCL: Low-power transmission slew-rate compensation on clock lane
0x5000041C C   FIELD 08w02 LPSRCDL: Low-power transmission slew-rate compensation on data lanes
0x5000041C C   FIELD 12w01 SDDC: SDD control
0x5000041C C   FIELD 16w02 HSTXSRCCL: High-speed transmission slew-rate control on clock lane
0x5000041C C   FIELD 18w02 HSTXSRCDL: High-speed transmission slew-rate control on data lanes
0x5000041C C   FIELD 22w01 FLPRXLPM: Forces LP receiver in low-power mode
0x5000041C C   FIELD 25w02 LPRXFT: Low-power RX low-pass filtering tuning
0x50000420 B  REGISTER WPCR2 (rw): DSI wrapper PHY configuration register 2
0x50000420 C   FIELD 00w08 TCLKPREP: tCLK-PREPARE
0x50000420 C   FIELD 08w08 TCLKZERO: tCLK-ZERO
0x50000420 C   FIELD 16w08 THSPREP: tHS-PREPARE
0x50000420 C   FIELD 24w08 THSTRAIL: tHSTRAIL
0x50000424 B  REGISTER WPCR3 (rw): DSI wrapper PHY configuration register 3
0x50000424 C   FIELD 00w08 THSZERO: tHS-ZERO
0x50000424 C   FIELD 08w08 TLPXD: tLPX for data lanes
0x50000424 C   FIELD 16w08 THSEXIT: tHSEXIT
0x50000424 C   FIELD 24w08 TLPXC: tLPXC for clock lane
0x50000428 B  REGISTER WPCR4 (rw): DSI wrapper PHY configuration register 4
0x50000428 C   FIELD 00w08 TCLKPOST: tCLK-POST
0x50000430 B  REGISTER WRPCR (rw): DSI wrapper regulator and PLL control register
0x50000430 C   FIELD 00w01 PLLEN: PLL enable
0x50000430 C   FIELD 02w07 NDIV: PLL loop division factor
0x50000430 C   FIELD 11w04 IDF: PLL input division factor
0x50000430 C   FIELD 16w02 ODF: PLL output division factor
0x50000430 C   FIELD 24w01 REGEN: Regulator enable
0x50001000 A PERIPHERAL LTDC
0x50001008 B  REGISTER SSCR (rw): Synchronization Size Configuration Register
0x50001008 C   FIELD 00w11 VSH: Vertical Synchronization Height (in units of horizontal scan line)
0x50001008 C   FIELD 16w12 HSW: Horizontal Synchronization Width (in units of pixel clock period)
0x5000100C B  REGISTER BPCR (rw): Back Porch Configuration Register
0x5000100C C   FIELD 00w11 AVBP: Accumulated Vertical back porch (in units of horizontal scan line)
0x5000100C C   FIELD 16w12 AHBP: Accumulated Horizontal back porch (in units of pixel clock period)
0x50001010 B  REGISTER AWCR (rw): Active Width Configuration Register
0x50001010 C   FIELD 00w11 AAH: Accumulated Active Height (in units of horizontal scan line)
0x50001010 C   FIELD 16w12 AAW: Accumulated Active Width (in units of pixel clock period)
0x50001014 B  REGISTER TWCR (rw): Total Width Configuration Register
0x50001014 C   FIELD 00w11 TOTALH: Total Height (in units of horizontal scan line)
0x50001014 C   FIELD 16w12 TOTALW: Total Width (in units of pixel clock period)
0x50001018 B  REGISTER GCR: Global Control Register
0x50001018 C   FIELD 00w01 LTDCEN (rw): LCD-TFT controller enable bit
0x50001018 C   FIELD 04w03 DBW (ro): Dither Blue Width
0x50001018 C   FIELD 08w03 DGW (ro): Dither Green Width
0x50001018 C   FIELD 12w03 DRW (ro): Dither Red Width
0x50001018 C   FIELD 16w01 DEN (rw): Dither Enable
0x50001018 C   FIELD 28w01 PCPOL (rw): Pixel Clock Polarity
0x50001018 C   FIELD 29w01 DEPOL (rw): Data Enable Polarity
0x50001018 C   FIELD 30w01 VSPOL (rw): Vertical Synchronization Polarity
0x50001018 C   FIELD 31w01 HSPOL (rw): Horizontal Synchronization Polarity
0x50001024 B  REGISTER SRCR (rw): Shadow Reload Configuration Register
0x50001024 C   FIELD 00w01 IMR: Immediate Reload
0x50001024 C   FIELD 01w01 VBR: Vertical Blanking Reload
0x5000102C B  REGISTER BCCR (rw): Background Color Configuration Register
0x5000102C C   FIELD 00w08 BCBLUE: Background Color Blue value
0x5000102C C   FIELD 08w08 BCGREEN: Background Color Green value
0x5000102C C   FIELD 16w08 BCRED: Background Color Red value
0x50001034 B  REGISTER IER (rw): Interrupt Enable Register
0x50001034 C   FIELD 00w01 LIE: Line Interrupt Enable
0x50001034 C   FIELD 01w01 FUIE: FIFO Underrun Interrupt Enable
0x50001034 C   FIELD 02w01 TERRIE: Transfer Error Interrupt Enable
0x50001034 C   FIELD 03w01 RRIE: Register Reload interrupt enable
0x50001038 B  REGISTER ISR (ro): Interrupt Status Register
0x50001038 C   FIELD 00w01 LIF: Line Interrupt flag
0x50001038 C   FIELD 01w01 FUIF: FIFO Underrun Interrupt flag
0x50001038 C   FIELD 02w01 TERRIF: Transfer Error interrupt flag
0x50001038 C   FIELD 03w01 RRIF: Register Reload Interrupt Flag
0x5000103C B  REGISTER ICR (wo): Interrupt Clear Register
0x5000103C C   FIELD 00w01 CLIF: Clears the Line Interrupt Flag
0x5000103C C   FIELD 01w01 CFUIF: Clears the FIFO Underrun Interrupt flag
0x5000103C C   FIELD 02w01 CTERRIF: Clears the Transfer Error Interrupt Flag
0x5000103C C   FIELD 03w01 CRRIF: Clears Register Reload Interrupt Flag
0x50001040 B  REGISTER LIPCR (rw): Line Interrupt Position Configuration Register
0x50001040 C   FIELD 00w11 LIPOS: Line Interrupt Position
0x50001044 B  REGISTER CPSR (ro): Current Position Status Register
0x50001044 C   FIELD 00w16 CYPOS: Current Y Position
0x50001044 C   FIELD 16w16 CXPOS: Current X Position
0x50001048 B  REGISTER CDSR (ro): Current Display Status Register
0x50001048 C   FIELD 00w01 VDES: Vertical Data Enable display Status
0x50001048 C   FIELD 01w01 HDES: Horizontal Data Enable display Status
0x50001048 C   FIELD 02w01 VSYNCS: Vertical Synchronization display Status
0x50001048 C   FIELD 03w01 HSYNCS: Horizontal Synchronization display Status
0x50001084 B  CLUSTER LAYER1: Cluster LAYER1, containing L?CR, L?WHPCR, L?WVPCR, L?CKCR, L?PFCR, L?CACR, L?DCCR, L?BFCR, L?CFBAR, L?CFBLR, L?CFBLNR, L?CLUTWR
0x50001084 B  REGISTER CR1 (rw): Layerx Control Register
0x50001084 C   FIELD 00w01 LEN: Layer Enable
0x50001084 C   FIELD 01w01 COLKEN: Color Keying Enable
0x50001084 C   FIELD 04w01 CLUTEN: Color Look-Up Table Enable
0x50001088 B  REGISTER WHPCR1 (rw): Layerx Window Horizontal Position Configuration Register
0x50001088 C   FIELD 00w12 WHSTPOS: Window Horizontal Start Position
0x50001088 C   FIELD 16w12 WHSPPOS: Window Horizontal Stop Position
0x5000108C B  REGISTER WVPCR1 (rw): Layerx Window Vertical Position Configuration Register
0x5000108C C   FIELD 00w11 WVSTPOS: Window Vertical Start Position
0x5000108C C   FIELD 16w11 WVSPPOS: Window Vertical Stop Position
0x50001090 B  REGISTER CKCR1 (rw): Layerx Color Keying Configuration Register
0x50001090 C   FIELD 00w08 CKBLUE: Color Key Blue value
0x50001090 C   FIELD 08w08 CKGREEN: Color Key Green value
0x50001090 C   FIELD 16w08 CKRED: Color Key Red value
0x50001094 B  REGISTER PFCR1 (rw): Layerx Pixel Format Configuration Register
0x50001094 C   FIELD 00w03 PF: Pixel Format
0x50001098 B  REGISTER CACR1 (rw): Layerx Constant Alpha Configuration Register
0x50001098 C   FIELD 00w08 CONSTA: Constant Alpha
0x5000109C B  REGISTER DCCR1 (rw): Layerx Default Color Configuration Register
0x5000109C C   FIELD 00w08 DCBLUE: Default Color Blue
0x5000109C C   FIELD 08w08 DCGREEN: Default Color Green
0x5000109C C   FIELD 16w08 DCRED: Default Color Red
0x5000109C C   FIELD 24w08 DCALPHA: Default Color Alpha
0x500010A0 B  REGISTER BFCR1 (rw): Layerx Blending Factors Configuration Register
0x500010A0 C   FIELD 00w03 BF2: Blending Factor 2
0x500010A0 C   FIELD 08w03 BF1: Blending Factor 1
0x500010AC B  REGISTER CFBAR1 (rw): Layerx Color Frame Buffer Address Register
0x500010AC C   FIELD 00w32 CFBADD: Color Frame Buffer Start Address
0x500010B0 B  REGISTER CFBLR1 (rw): Layerx Color Frame Buffer Length Register
0x500010B0 C   FIELD 00w13 CFBLL: Color Frame Buffer Line Length
0x500010B0 C   FIELD 16w13 CFBP: Color Frame Buffer Pitch in bytes
0x500010B4 B  REGISTER CFBLNR1 (rw): Layerx ColorFrame Buffer Line Number Register
0x500010B4 C   FIELD 00w11 CFBLNBR: Frame Buffer Line Number
0x500010C4 B  REGISTER CLUTWR1 (wo): Layerx CLUT Write Register
0x500010C4 C   FIELD 00w08 BLUE: Blue value
0x500010C4 C   FIELD 08w08 GREEN: Green value
0x500010C4 C   FIELD 16w08 RED: Red value
0x500010C4 C   FIELD 24w08 CLUTADD: CLUT Address
0x50001104 B  CLUSTER LAYER2: Cluster LAYER2, containing L?CR, L?WHPCR, L?WVPCR, L?CKCR, L?PFCR, L?CACR, L?DCCR, L?BFCR, L?CFBAR, L?CFBLR, L?CFBLNR, L?CLUTWR
0x50001104 B  REGISTER CR2 (rw): Layerx Control Register
0x50001104 C   FIELD 00w01 LEN: Layer Enable
0x50001104 C   FIELD 01w01 COLKEN: Color Keying Enable
0x50001104 C   FIELD 04w01 CLUTEN: Color Look-Up Table Enable
0x50001108 B  REGISTER WHPCR2 (rw): Layerx Window Horizontal Position Configuration Register
0x50001108 C   FIELD 00w12 WHSTPOS: Window Horizontal Start Position
0x50001108 C   FIELD 16w12 WHSPPOS: Window Horizontal Stop Position
0x5000110C B  REGISTER WVPCR2 (rw): Layerx Window Vertical Position Configuration Register
0x5000110C C   FIELD 00w11 WVSTPOS: Window Vertical Start Position
0x5000110C C   FIELD 16w11 WVSPPOS: Window Vertical Stop Position
0x50001110 B  REGISTER CKCR2 (rw): Layerx Color Keying Configuration Register
0x50001110 C   FIELD 00w08 CKBLUE: Color Key Blue value
0x50001110 C   FIELD 08w08 CKGREEN: Color Key Green value
0x50001110 C   FIELD 16w08 CKRED: Color Key Red value
0x50001114 B  REGISTER PFCR2 (rw): Layerx Pixel Format Configuration Register
0x50001114 C   FIELD 00w03 PF: Pixel Format
0x50001118 B  REGISTER CACR2 (rw): Layerx Constant Alpha Configuration Register
0x50001118 C   FIELD 00w08 CONSTA: Constant Alpha
0x5000111C B  REGISTER DCCR2 (rw): Layerx Default Color Configuration Register
0x5000111C C   FIELD 00w08 DCBLUE: Default Color Blue
0x5000111C C   FIELD 08w08 DCGREEN: Default Color Green
0x5000111C C   FIELD 16w08 DCRED: Default Color Red
0x5000111C C   FIELD 24w08 DCALPHA: Default Color Alpha
0x50001120 B  REGISTER BFCR2 (rw): Layerx Blending Factors Configuration Register
0x50001120 C   FIELD 00w03 BF2: Blending Factor 2
0x50001120 C   FIELD 08w03 BF1: Blending Factor 1
0x5000112C B  REGISTER CFBAR2 (rw): Layerx Color Frame Buffer Address Register
0x5000112C C   FIELD 00w32 CFBADD: Color Frame Buffer Start Address
0x50001130 B  REGISTER CFBLR2 (rw): Layerx Color Frame Buffer Length Register
0x50001130 C   FIELD 00w13 CFBLL: Color Frame Buffer Line Length
0x50001130 C   FIELD 16w13 CFBP: Color Frame Buffer Pitch in bytes
0x50001134 B  REGISTER CFBLNR2 (rw): Layerx ColorFrame Buffer Line Number Register
0x50001134 C   FIELD 00w11 CFBLNBR: Frame Buffer Line Number
0x50001144 B  REGISTER CLUTWR2 (wo): Layerx CLUT Write Register
0x50001144 C   FIELD 00w08 BLUE: Blue value
0x50001144 C   FIELD 08w08 GREEN: Green value
0x50001144 C   FIELD 16w08 RED: Red value
0x50001144 C   FIELD 24w08 CLUTADD: CLUT Address
0x50003000 A PERIPHERAL WWDG1
0x50003000 B  REGISTER CR (rw): Control register
0x50003000 C   FIELD 00w07 T: 7-bit counter (MSB to LSB) These bits contain the value of the watchdog counter. It is decremented every (4096 x 2WDGTB[1:0]) PCLK cycles. A reset is produced when it is decremented from 0x40 to 0x3F (T6 becomes cleared).
0x50003000 C   FIELD 07w01 WDGA: Activation bit This bit is set by software and only cleared by hardware after a reset. When WDGA=1, the watchdog can generate a reset.
0x50003004 B  REGISTER CFR (rw): Configuration register
0x50003004 C   FIELD 00w07 W: 7-bit window value These bits contain the window value to be compared to the downcounter.
0x50003004 C   FIELD 09w01 EWI: Early wakeup interrupt When set, an interrupt occurs whenever the counter reaches the value 0x40. This interrupt is only cleared by hardware after a reset.
0x50003004 C   FIELD 11w03 WDGTB: Timer base The time base of the prescaler can be modified as follows:
0x50003008 B  REGISTER SR (rw): Status register
0x50003008 C   FIELD 00w01 EWIF: Early wakeup interrupt flag This bit is set by hardware when the counter has reached the value 0x40. It must be cleared by software by writing 0. A write of 1 has no effect. This bit is also set if the interrupt is not enabled.
0x51000000 A PERIPHERAL AXI
0x51001FD0 B  REGISTER PERIPH_ID_4 (ro): AXI interconnect - peripheral ID4 register
0x51001FD0 C   FIELD 00w04 JEP106CON: JEP106 continuation code
0x51001FD0 C   FIELD 04w04 KCOUNT4: Register file size
0x51001FE0 B  REGISTER PERIPH_ID_0 (ro): AXI interconnect - peripheral ID0 register
0x51001FE0 C   FIELD 00w08 PARTNUM: Peripheral part number bits 0 to 7
0x51001FE4 B  REGISTER PERIPH_ID_1 (ro): AXI interconnect - peripheral ID1 register
0x51001FE4 C   FIELD 00w04 PARTNUM: Peripheral part number bits 8 to 11
0x51001FE4 C   FIELD 04w04 JEP106I: JEP106 identity bits 0 to 3
0x51001FE8 B  REGISTER PERIPH_ID_2 (ro): AXI interconnect - peripheral ID2 register
0x51001FE8 C   FIELD 00w03 JEP106ID: JEP106 Identity bits 4 to 6
0x51001FE8 C   FIELD 03w01 JEDEC: JEP106 code flag
0x51001FE8 C   FIELD 04w04 REVISION: Peripheral revision number
0x51001FEC B  REGISTER PERIPH_ID_3 (ro): AXI interconnect - peripheral ID3 register
0x51001FEC C   FIELD 00w04 CUST_MOD_NUM: Customer modification
0x51001FEC C   FIELD 04w04 REV_AND: Customer version
0x51001FF0 B  REGISTER COMP_ID_0 (ro): AXI interconnect - component ID0 register
0x51001FF0 C   FIELD 00w08 PREAMBLE: Preamble bits 0 to 7
0x51001FF4 B  REGISTER COMP_ID_1 (ro): AXI interconnect - component ID1 register
0x51001FF4 C   FIELD 00w04 PREAMBLE: Preamble bits 8 to 11
0x51001FF4 C   FIELD 04w04 CLASS: Component class
0x51001FF8 B  REGISTER COMP_ID_2 (ro): AXI interconnect - component ID2 register
0x51001FF8 C   FIELD 00w08 PREAMBLE: Preamble bits 12 to 19
0x51001FFC B  REGISTER COMP_ID_3 (ro): AXI interconnect - component ID3 register
0x51001FFC C   FIELD 00w08 PREAMBLE: Preamble bits 20 to 27
0x51002008 B  REGISTER TARG1_FN_MOD_ISS_BM (rw): AXI interconnect - TARG x bus matrix issuing functionality register
0x51002008 C   FIELD 00w01 READ_ISS_OVERRIDE: READ_ISS_OVERRIDE
0x51002008 C   FIELD 01w01 WRITE_ISS_OVERRIDE: Switch matrix write issuing override for target
0x51002024 B  REGISTER TARG1_FN_MOD2 (rw): AXI interconnect - TARG x bus matrix functionality 2 register
0x51002024 C   FIELD 00w01 BYPASS_MERGE: Disable packing of beats to match the output data width
0x5100202C B  REGISTER TARG1_FN_MOD_LB (rw): AXI interconnect - TARG x long burst functionality modification
0x5100202C C   FIELD 00w01 FN_MOD_LB: Controls burst breaking of long bursts
0x51002108 B  REGISTER TARG1_FN_MOD (rw): AXI interconnect - TARG x long burst functionality modification
0x51002108 C   FIELD 00w01 READ_ISS_OVERRIDE: Override AMIB read issuing capability
0x51002108 C   FIELD 01w01 WRITE_ISS_OVERRIDE: Override AMIB write issuing capability
0x51003008 B  REGISTER TARG2_FN_MOD_ISS_BM (rw): AXI interconnect - TARG x bus matrix issuing functionality register
0x51003008 C   FIELD 00w01 READ_ISS_OVERRIDE: READ_ISS_OVERRIDE
0x51003008 C   FIELD 01w01 WRITE_ISS_OVERRIDE: Switch matrix write issuing override for target
0x51003024 B  REGISTER TARG2_FN_MOD2 (rw): AXI interconnect - TARG x bus matrix functionality 2 register
0x51003024 C   FIELD 00w01 BYPASS_MERGE: Disable packing of beats to match the output data width
0x5100302C B  REGISTER TARG2_FN_MOD_LB (rw): AXI interconnect - TARG x long burst functionality modification
0x5100302C C   FIELD 00w01 FN_MOD_LB: Controls burst breaking of long bursts
0x51003108 B  REGISTER TARG2_FN_MOD (rw): AXI interconnect - TARG x long burst functionality modification
0x51003108 C   FIELD 00w01 READ_ISS_OVERRIDE: Override AMIB read issuing capability
0x51003108 C   FIELD 01w01 WRITE_ISS_OVERRIDE: Override AMIB write issuing capability
0x51004008 B  REGISTER TARG3_FN_MOD_ISS_BM (rw): AXI interconnect - TARG x bus matrix issuing functionality register
0x51004008 C   FIELD 00w01 READ_ISS_OVERRIDE: READ_ISS_OVERRIDE
0x51004008 C   FIELD 01w01 WRITE_ISS_OVERRIDE: Switch matrix write issuing override for target
0x51005008 B  REGISTER TARG4_FN_MOD_ISS_BM (rw): AXI interconnect - TARG x bus matrix issuing functionality register
0x51005008 C   FIELD 00w01 READ_ISS_OVERRIDE: READ_ISS_OVERRIDE
0x51005008 C   FIELD 01w01 WRITE_ISS_OVERRIDE: Switch matrix write issuing override for target
0x51006008 B  REGISTER TARG5_FN_MOD_ISS_BM (rw): AXI interconnect - TARG x bus matrix issuing functionality register
0x51006008 C   FIELD 00w01 READ_ISS_OVERRIDE: READ_ISS_OVERRIDE
0x51006008 C   FIELD 01w01 WRITE_ISS_OVERRIDE: Switch matrix write issuing override for target
0x51007008 B  REGISTER TARG6_FN_MOD_ISS_BM (rw): AXI interconnect - TARG x bus matrix issuing functionality register
0x51007008 C   FIELD 00w01 READ_ISS_OVERRIDE: READ_ISS_OVERRIDE
0x51007008 C   FIELD 01w01 WRITE_ISS_OVERRIDE: Switch matrix write issuing override for target
0x5100800C B  REGISTER TARG7_FN_MOD_ISS_BM (rw): AXI interconnect - TARG x bus matrix issuing functionality register
0x5100800C C   FIELD 00w01 READ_ISS_OVERRIDE: READ_ISS_OVERRIDE
0x5100800C C   FIELD 01w01 WRITE_ISS_OVERRIDE: Switch matrix write issuing override for target
0x51008024 B  REGISTER TARG7_FN_MOD2 (rw): AXI interconnect - TARG x bus matrix functionality 2 register
0x51008024 C   FIELD 00w01 BYPASS_MERGE: Disable packing of beats to match the output data width
0x51008108 B  REGISTER TARG7_FN_MOD (rw): AXI interconnect - TARG x long burst functionality modification
0x51008108 C   FIELD 00w01 READ_ISS_OVERRIDE: Override AMIB read issuing capability
0x51008108 C   FIELD 01w01 WRITE_ISS_OVERRIDE: Override AMIB write issuing capability
0x51042024 B  REGISTER INI1_FN_MOD2 (rw): AXI interconnect - INI x functionality modification 2 register
0x51042024 C   FIELD 00w01 BYPASS_MERGE: Disables alteration of transactions by the up-sizer unless required by the protocol
0x51042028 B  REGISTER INI1_FN_MOD_AHB (rw): AXI interconnect - INI x AHB functionality modification register
0x51042028 C   FIELD 00w01 RD_INC_OVERRIDE: Converts all AHB-Lite write transactions to a series of single beat AXI
0x51042028 C   FIELD 01w01 WR_INC_OVERRIDE: Converts all AHB-Lite read transactions to a series of single beat AXI
0x51042100 B  REGISTER INI1_READ_QOS (rw): AXI interconnect - INI x read QoS register
0x51042100 C   FIELD 00w04 AR_QOS: Read channel QoS setting
0x51042104 B  REGISTER INI1_WRITE_QOS (rw): AXI interconnect - INI x write QoS register
0x51042104 C   FIELD 00w04 AW_QOS: Write channel QoS setting
0x51042108 B  REGISTER INI1_FN_MOD (rw): AXI interconnect - INI x issuing functionality modification register
0x51042108 C   FIELD 00w01 READ_ISS_OVERRIDE: Override ASIB read issuing capability
0x51042108 C   FIELD 01w01 WRITE_ISS_OVERRIDE: Override ASIB write issuing capability
0x51043100 B  REGISTER INI2_READ_QOS (rw): AXI interconnect - INI x read QoS register
0x51043100 C   FIELD 00w04 AR_QOS: Read channel QoS setting
0x51043104 B  REGISTER INI2_WRITE_QOS (rw): AXI interconnect - INI x write QoS register
0x51043104 C   FIELD 00w04 AW_QOS: Write channel QoS setting
0x51043108 B  REGISTER INI2_FN_MOD (rw): AXI interconnect - INI x issuing functionality modification register
0x51043108 C   FIELD 00w01 READ_ISS_OVERRIDE: Override ASIB read issuing capability
0x51043108 C   FIELD 01w01 WRITE_ISS_OVERRIDE: Override ASIB write issuing capability
0x51044024 B  REGISTER INI3_FN_MOD2 (rw): AXI interconnect - INI x functionality modification 2 register
0x51044024 C   FIELD 00w01 BYPASS_MERGE: Disables alteration of transactions by the up-sizer unless required by the protocol
0x51044028 B  REGISTER INI3_FN_MOD_AHB (rw): AXI interconnect - INI x AHB functionality modification register
0x51044028 C   FIELD 00w01 RD_INC_OVERRIDE: Converts all AHB-Lite write transactions to a series of single beat AXI
0x51044028 C   FIELD 01w01 WR_INC_OVERRIDE: Converts all AHB-Lite read transactions to a series of single beat AXI
0x51044100 B  REGISTER INI3_READ_QOS (rw): AXI interconnect - INI x read QoS register
0x51044100 C   FIELD 00w04 AR_QOS: Read channel QoS setting
0x51044104 B  REGISTER INI3_WRITE_QOS (rw): AXI interconnect - INI x write QoS register
0x51044104 C   FIELD 00w04 AW_QOS: Write channel QoS setting
0x51044108 B  REGISTER INI3_FN_MOD (rw): AXI interconnect - INI x issuing functionality modification register
0x51044108 C   FIELD 00w01 READ_ISS_OVERRIDE: Override ASIB read issuing capability
0x51044108 C   FIELD 01w01 WRITE_ISS_OVERRIDE: Override ASIB write issuing capability
0x51045100 B  REGISTER INI4_READ_QOS (rw): AXI interconnect - INI x read QoS register
0x51045100 C   FIELD 00w04 AR_QOS: Read channel QoS setting
0x51045104 B  REGISTER INI4_WRITE_QOS (rw): AXI interconnect - INI x write QoS register
0x51045104 C   FIELD 00w04 AW_QOS: Write channel QoS setting
0x51045108 B  REGISTER INI4_FN_MOD (rw): AXI interconnect - INI x issuing functionality modification register
0x51045108 C   FIELD 00w01 READ_ISS_OVERRIDE: Override ASIB read issuing capability
0x51045108 C   FIELD 01w01 WRITE_ISS_OVERRIDE: Override ASIB write issuing capability
0x51046100 B  REGISTER INI5_READ_QOS (rw): AXI interconnect - INI x read QoS register
0x51046100 C   FIELD 00w04 AR_QOS: Read channel QoS setting
0x51046104 B  REGISTER INI5_WRITE_QOS (rw): AXI interconnect - INI x write QoS register
0x51046104 C   FIELD 00w04 AW_QOS: Write channel QoS setting
0x51046108 B  REGISTER INI5_FN_MOD (rw): AXI interconnect - INI x issuing functionality modification register
0x51046108 C   FIELD 00w01 READ_ISS_OVERRIDE: Override ASIB read issuing capability
0x51046108 C   FIELD 01w01 WRITE_ISS_OVERRIDE: Override ASIB write issuing capability
0x51047100 B  REGISTER INI6_READ_QOS (rw): AXI interconnect - INI x read QoS register
0x51047100 C   FIELD 00w04 AR_QOS: Read channel QoS setting
0x51047104 B  REGISTER INI6_WRITE_QOS (rw): AXI interconnect - INI x write QoS register
0x51047104 C   FIELD 00w04 AW_QOS: Write channel QoS setting
0x51047108 B  REGISTER INI6_FN_MOD (rw): AXI interconnect - INI x issuing functionality modification register
0x51047108 C   FIELD 00w01 READ_ISS_OVERRIDE: Override ASIB read issuing capability
0x51047108 C   FIELD 01w01 WRITE_ISS_OVERRIDE: Override ASIB write issuing capability
0x52000000 A PERIPHERAL MDMA
0x52000000 B  REGISTER GISR0 (ro): MDMA Global Interrupt/Status Register
0x52000000 C   FIELD 00w01 GIF0: Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)
0x52000000 C   FIELD 01w01 GIF1: Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)
0x52000000 C   FIELD 02w01 GIF2: Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)
0x52000000 C   FIELD 03w01 GIF3: Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)
0x52000000 C   FIELD 04w01 GIF4: Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)
0x52000000 C   FIELD 05w01 GIF5: Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)
0x52000000 C   FIELD 06w01 GIF6: Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)
0x52000000 C   FIELD 07w01 GIF7: Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)
0x52000000 C   FIELD 08w01 GIF8: Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)
0x52000000 C   FIELD 09w01 GIF9: Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)
0x52000000 C   FIELD 10w01 GIF10: Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)
0x52000000 C   FIELD 11w01 GIF11: Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)
0x52000000 C   FIELD 12w01 GIF12: Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)
0x52000000 C   FIELD 13w01 GIF13: Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)
0x52000000 C   FIELD 14w01 GIF14: Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)
0x52000000 C   FIELD 15w01 GIF15: Channel x global interrupt flag (x=...) This bit is set and reset by hardware. It is a logical OR of all the Channel x interrupt flags (CTCIFx, BTIFx, BRTIFx, TEIFx) which are enabled in the interrupt mask register (CTCIEx, BTIEx, BRTIEx, TEIEx)
0x52000040 B  CLUSTER CH0: Channel cluster: C?ISR, C?IFCR, C?ESR, C?CR, C?TCR, C?BNDTR, C?SAR, C?DAR, C?BRUR, C?LAR, C?TBR, C?MAR and C?MDR registers
0x52000040 B  REGISTER ISR0 (ro): MDMA channel x interrupt/status register
0x52000040 C   FIELD 00w01 TEIF: Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000040 C   FIELD 01w01 CTCIF: Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0.
0x52000040 C   FIELD 02w01 BRTIF: Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000040 C   FIELD 03w01 BTIF: Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000040 C   FIELD 04w01 TCIF: channel x buffer transfer complete
0x52000040 C   FIELD 16w01 CRQA: channel x request active flag
0x52000044 B  REGISTER IFCR0 (wo): MDMA channel x interrupt flag clear register
0x52000044 C   FIELD 00w01 CTEIF: Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register
0x52000044 C   FIELD 01w01 CCTCIF: Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register
0x52000044 C   FIELD 02w01 CBRTIF: Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register
0x52000044 C   FIELD 03w01 CBTIF: Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register
0x52000044 C   FIELD 04w01 CLTCIF: CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register
0x52000048 B  REGISTER ESR0 (ro): MDMA Channel x error status register
0x52000048 C   FIELD 00w07 TEA: Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error.
0x52000048 C   FIELD 07w01 TED: Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error.
0x52000048 C   FIELD 08w01 TELD: Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000048 C   FIELD 09w01 TEMD: Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000048 C   FIELD 10w01 ASE: Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000048 C   FIELD 11w01 BSE: Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x5200004C B  REGISTER CR0: This register is used to control the concerned channel.
0x5200004C C   FIELD 00w01 EN (rw): channel enable
0x5200004C C   FIELD 01w01 TEIE (rw): Transfer error interrupt enable This bit is set and cleared by software.
0x5200004C C   FIELD 02w01 CTCIE (rw): Channel Transfer Complete interrupt enable This bit is set and cleared by software.
0x5200004C C   FIELD 03w01 BRTIE (rw): Block Repeat transfer interrupt enable This bit is set and cleared by software.
0x5200004C C   FIELD 04w01 BTIE (rw): Block Transfer interrupt enable This bit is set and cleared by software.
0x5200004C C   FIELD 05w01 TCIE (rw): buffer Transfer Complete interrupt enable This bit is set and cleared by software.
0x5200004C C   FIELD 06w02 PL (rw): Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0.
0x5200004C C   FIELD 12w01 BEX (rw): byte Endianness exchange
0x5200004C C   FIELD 13w01 HEX (rw): Half word Endianes exchange
0x5200004C C   FIELD 14w01 WEX (rw): Word Endianness exchange
0x5200004C C   FIELD 16w01 SWRQ (wo): SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access).
0x52000050 B  REGISTER TCR0 (rw): This register is used to configure the concerned channel.
0x52000050 C   FIELD 00w02 SINC: Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00).
0x52000050 C   FIELD 02w02 DINC: Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden.
0x52000050 C   FIELD 04w02 SSIZE: Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &lt; SSIZE and SINC &#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1).
0x52000050 C   FIELD 06w02 DSIZE: Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &lt; DSIZE and DINC &#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1).
0x52000050 C   FIELD 08w02 SINCOS: source increment offset size
0x52000050 C   FIELD 10w02 DINCOS: Destination increment offset
0x52000050 C   FIELD 12w03 SBURST: source burst transfer configuration
0x52000050 C   FIELD 15w03 DBURST: Destination burst transfer configuration
0x52000050 C   FIELD 18w07 TLEN: buffer transfer lengh
0x52000050 C   FIELD 25w01 PKE: PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0
0x52000050 C   FIELD 26w02 PAM: Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0
0x52000050 C   FIELD 28w02 TRGM: Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0.
0x52000050 C   FIELD 30w01 SWRM: SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0.
0x52000050 C   FIELD 31w01 BWM: Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable.
0x52000054 B  REGISTER BNDTR0 (rw): MDMA Channel x block number of data register
0x52000054 C   FIELD 00w17 BNDT: block number of data to transfer
0x52000054 C   FIELD 18w01 BRSUM: Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0.
0x52000054 C   FIELD 19w01 BRDUM: Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0.
0x52000054 C   FIELD 20w12 BRC: Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0.
0x52000058 B  REGISTER SAR0 (rw): MDMA channel x source address register
0x52000058 C   FIELD 00w32 SAR: source adr base
0x5200005C B  REGISTER DAR0 (rw): MDMA channel x destination address register
0x5200005C C   FIELD 00w32 DAR: Destination adr base
0x52000060 B  REGISTER BRUR0 (rw): MDMA channel x Block Repeat address Update register
0x52000060 C   FIELD 00w16 SUV: source adresse update value
0x52000060 C   FIELD 16w16 DUV: destination address update
0x52000064 B  REGISTER LAR0 (rw): MDMA channel x Link Address register
0x52000064 C   FIELD 00w32 LAR: Link address register
0x52000068 B  REGISTER TBR0 (rw): MDMA channel x Trigger and Bus selection Register
0x52000068 C   FIELD 00w06 TSEL: Trigger selection
0x52000068 C   FIELD 16w01 SBUS: Source BUS select This bit is protected and can be written only if EN is 0.
0x52000068 C   FIELD 17w01 DBUS: Destination BUS slect This bit is protected and can be written only if EN is 0.
0x52000070 B  REGISTER MAR0 (rw): MDMA channel x Mask address register
0x52000070 C   FIELD 00w32 MAR: Mask address
0x52000074 B  REGISTER MDR0 (rw): MDMA channel x Mask Data register
0x52000074 C   FIELD 00w32 MDR: Mask data
0x52000080 B  CLUSTER CH1: Channel cluster: C?ISR, C?IFCR, C?ESR, C?CR, C?TCR, C?BNDTR, C?SAR, C?DAR, C?BRUR, C?LAR, C?TBR, C?MAR and C?MDR registers
0x52000080 B  REGISTER ISR1 (ro): MDMA channel x interrupt/status register
0x52000080 C   FIELD 00w01 TEIF: Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000080 C   FIELD 01w01 CTCIF: Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0.
0x52000080 C   FIELD 02w01 BRTIF: Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000080 C   FIELD 03w01 BTIF: Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000080 C   FIELD 04w01 TCIF: channel x buffer transfer complete
0x52000080 C   FIELD 16w01 CRQA: channel x request active flag
0x52000084 B  REGISTER IFCR1 (wo): MDMA channel x interrupt flag clear register
0x52000084 C   FIELD 00w01 CTEIF: Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register
0x52000084 C   FIELD 01w01 CCTCIF: Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register
0x52000084 C   FIELD 02w01 CBRTIF: Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register
0x52000084 C   FIELD 03w01 CBTIF: Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register
0x52000084 C   FIELD 04w01 CLTCIF: CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register
0x52000088 B  REGISTER ESR1 (ro): MDMA Channel x error status register
0x52000088 C   FIELD 00w07 TEA: Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error.
0x52000088 C   FIELD 07w01 TED: Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error.
0x52000088 C   FIELD 08w01 TELD: Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000088 C   FIELD 09w01 TEMD: Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000088 C   FIELD 10w01 ASE: Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000088 C   FIELD 11w01 BSE: Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x5200008C B  REGISTER CR1: This register is used to control the concerned channel.
0x5200008C C   FIELD 00w01 EN (rw): channel enable
0x5200008C C   FIELD 01w01 TEIE (rw): Transfer error interrupt enable This bit is set and cleared by software.
0x5200008C C   FIELD 02w01 CTCIE (rw): Channel Transfer Complete interrupt enable This bit is set and cleared by software.
0x5200008C C   FIELD 03w01 BRTIE (rw): Block Repeat transfer interrupt enable This bit is set and cleared by software.
0x5200008C C   FIELD 04w01 BTIE (rw): Block Transfer interrupt enable This bit is set and cleared by software.
0x5200008C C   FIELD 05w01 TCIE (rw): buffer Transfer Complete interrupt enable This bit is set and cleared by software.
0x5200008C C   FIELD 06w02 PL (rw): Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0.
0x5200008C C   FIELD 12w01 BEX (rw): byte Endianness exchange
0x5200008C C   FIELD 13w01 HEX (rw): Half word Endianes exchange
0x5200008C C   FIELD 14w01 WEX (rw): Word Endianness exchange
0x5200008C C   FIELD 16w01 SWRQ (wo): SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access).
0x52000090 B  REGISTER TCR1 (rw): This register is used to configure the concerned channel.
0x52000090 C   FIELD 00w02 SINC: Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00).
0x52000090 C   FIELD 02w02 DINC: Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden.
0x52000090 C   FIELD 04w02 SSIZE: Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &lt; SSIZE and SINC &#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1).
0x52000090 C   FIELD 06w02 DSIZE: Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &lt; DSIZE and DINC &#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1).
0x52000090 C   FIELD 08w02 SINCOS: source increment offset size
0x52000090 C   FIELD 10w02 DINCOS: Destination increment offset
0x52000090 C   FIELD 12w03 SBURST: source burst transfer configuration
0x52000090 C   FIELD 15w03 DBURST: Destination burst transfer configuration
0x52000090 C   FIELD 18w07 TLEN: buffer transfer lengh
0x52000090 C   FIELD 25w01 PKE: PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0
0x52000090 C   FIELD 26w02 PAM: Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0
0x52000090 C   FIELD 28w02 TRGM: Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0.
0x52000090 C   FIELD 30w01 SWRM: SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0.
0x52000090 C   FIELD 31w01 BWM: Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable.
0x52000094 B  REGISTER BNDTR1 (rw): MDMA Channel x block number of data register
0x52000094 C   FIELD 00w17 BNDT: block number of data to transfer
0x52000094 C   FIELD 18w01 BRSUM: Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0.
0x52000094 C   FIELD 19w01 BRDUM: Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0.
0x52000094 C   FIELD 20w12 BRC: Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0.
0x52000098 B  REGISTER SAR1 (rw): MDMA channel x source address register
0x52000098 C   FIELD 00w32 SAR: source adr base
0x5200009C B  REGISTER DAR1 (rw): MDMA channel x destination address register
0x5200009C C   FIELD 00w32 DAR: Destination adr base
0x520000A0 B  REGISTER BRUR1 (rw): MDMA channel x Block Repeat address Update register
0x520000A0 C   FIELD 00w16 SUV: source adresse update value
0x520000A0 C   FIELD 16w16 DUV: destination address update
0x520000A4 B  REGISTER LAR1 (rw): MDMA channel x Link Address register
0x520000A4 C   FIELD 00w32 LAR: Link address register
0x520000A8 B  REGISTER TBR1 (rw): MDMA channel x Trigger and Bus selection Register
0x520000A8 C   FIELD 00w06 TSEL: Trigger selection
0x520000A8 C   FIELD 16w01 SBUS: Source BUS select This bit is protected and can be written only if EN is 0.
0x520000A8 C   FIELD 17w01 DBUS: Destination BUS slect This bit is protected and can be written only if EN is 0.
0x520000B0 B  REGISTER MAR1 (rw): MDMA channel x Mask address register
0x520000B0 C   FIELD 00w32 MAR: Mask address
0x520000B4 B  REGISTER MDR1 (rw): MDMA channel x Mask Data register
0x520000B4 C   FIELD 00w32 MDR: Mask data
0x520000C0 B  CLUSTER CH2: Channel cluster: C?ISR, C?IFCR, C?ESR, C?CR, C?TCR, C?BNDTR, C?SAR, C?DAR, C?BRUR, C?LAR, C?TBR, C?MAR and C?MDR registers
0x520000C0 B  REGISTER ISR2 (ro): MDMA channel x interrupt/status register
0x520000C0 C   FIELD 00w01 TEIF: Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x520000C0 C   FIELD 01w01 CTCIF: Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0.
0x520000C0 C   FIELD 02w01 BRTIF: Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x520000C0 C   FIELD 03w01 BTIF: Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x520000C0 C   FIELD 04w01 TCIF: channel x buffer transfer complete
0x520000C0 C   FIELD 16w01 CRQA: channel x request active flag
0x520000C4 B  REGISTER IFCR2 (wo): MDMA channel x interrupt flag clear register
0x520000C4 C   FIELD 00w01 CTEIF: Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register
0x520000C4 C   FIELD 01w01 CCTCIF: Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register
0x520000C4 C   FIELD 02w01 CBRTIF: Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register
0x520000C4 C   FIELD 03w01 CBTIF: Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register
0x520000C4 C   FIELD 04w01 CLTCIF: CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register
0x520000C8 B  REGISTER ESR2 (ro): MDMA Channel x error status register
0x520000C8 C   FIELD 00w07 TEA: Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error.
0x520000C8 C   FIELD 07w01 TED: Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error.
0x520000C8 C   FIELD 08w01 TELD: Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x520000C8 C   FIELD 09w01 TEMD: Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x520000C8 C   FIELD 10w01 ASE: Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x520000C8 C   FIELD 11w01 BSE: Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x520000CC B  REGISTER CR2: This register is used to control the concerned channel.
0x520000CC C   FIELD 00w01 EN (rw): channel enable
0x520000CC C   FIELD 01w01 TEIE (rw): Transfer error interrupt enable This bit is set and cleared by software.
0x520000CC C   FIELD 02w01 CTCIE (rw): Channel Transfer Complete interrupt enable This bit is set and cleared by software.
0x520000CC C   FIELD 03w01 BRTIE (rw): Block Repeat transfer interrupt enable This bit is set and cleared by software.
0x520000CC C   FIELD 04w01 BTIE (rw): Block Transfer interrupt enable This bit is set and cleared by software.
0x520000CC C   FIELD 05w01 TCIE (rw): buffer Transfer Complete interrupt enable This bit is set and cleared by software.
0x520000CC C   FIELD 06w02 PL (rw): Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0.
0x520000CC C   FIELD 12w01 BEX (rw): byte Endianness exchange
0x520000CC C   FIELD 13w01 HEX (rw): Half word Endianes exchange
0x520000CC C   FIELD 14w01 WEX (rw): Word Endianness exchange
0x520000CC C   FIELD 16w01 SWRQ (wo): SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access).
0x520000D0 B  REGISTER TCR2 (rw): This register is used to configure the concerned channel.
0x520000D0 C   FIELD 00w02 SINC: Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00).
0x520000D0 C   FIELD 02w02 DINC: Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden.
0x520000D0 C   FIELD 04w02 SSIZE: Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &lt; SSIZE and SINC &#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1).
0x520000D0 C   FIELD 06w02 DSIZE: Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &lt; DSIZE and DINC &#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1).
0x520000D0 C   FIELD 08w02 SINCOS: source increment offset size
0x520000D0 C   FIELD 10w02 DINCOS: Destination increment offset
0x520000D0 C   FIELD 12w03 SBURST: source burst transfer configuration
0x520000D0 C   FIELD 15w03 DBURST: Destination burst transfer configuration
0x520000D0 C   FIELD 18w07 TLEN: buffer transfer lengh
0x520000D0 C   FIELD 25w01 PKE: PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0
0x520000D0 C   FIELD 26w02 PAM: Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0
0x520000D0 C   FIELD 28w02 TRGM: Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0.
0x520000D0 C   FIELD 30w01 SWRM: SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0.
0x520000D0 C   FIELD 31w01 BWM: Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable.
0x520000D4 B  REGISTER BNDTR2 (rw): MDMA Channel x block number of data register
0x520000D4 C   FIELD 00w17 BNDT: block number of data to transfer
0x520000D4 C   FIELD 18w01 BRSUM: Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0.
0x520000D4 C   FIELD 19w01 BRDUM: Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0.
0x520000D4 C   FIELD 20w12 BRC: Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0.
0x520000D8 B  REGISTER SAR2 (rw): MDMA channel x source address register
0x520000D8 C   FIELD 00w32 SAR: source adr base
0x520000DC B  REGISTER DAR2 (rw): MDMA channel x destination address register
0x520000DC C   FIELD 00w32 DAR: Destination adr base
0x520000E0 B  REGISTER BRUR2 (rw): MDMA channel x Block Repeat address Update register
0x520000E0 C   FIELD 00w16 SUV: source adresse update value
0x520000E0 C   FIELD 16w16 DUV: destination address update
0x520000E4 B  REGISTER LAR2 (rw): MDMA channel x Link Address register
0x520000E4 C   FIELD 00w32 LAR: Link address register
0x520000E8 B  REGISTER TBR2 (rw): MDMA channel x Trigger and Bus selection Register
0x520000E8 C   FIELD 00w06 TSEL: Trigger selection
0x520000E8 C   FIELD 16w01 SBUS: Source BUS select This bit is protected and can be written only if EN is 0.
0x520000E8 C   FIELD 17w01 DBUS: Destination BUS slect This bit is protected and can be written only if EN is 0.
0x520000F0 B  REGISTER MAR2 (rw): MDMA channel x Mask address register
0x520000F0 C   FIELD 00w32 MAR: Mask address
0x520000F4 B  REGISTER MDR2 (rw): MDMA channel x Mask Data register
0x520000F4 C   FIELD 00w32 MDR: Mask data
0x52000100 B  CLUSTER CH3: Channel cluster: C?ISR, C?IFCR, C?ESR, C?CR, C?TCR, C?BNDTR, C?SAR, C?DAR, C?BRUR, C?LAR, C?TBR, C?MAR and C?MDR registers
0x52000100 B  REGISTER ISR3 (ro): MDMA channel x interrupt/status register
0x52000100 C   FIELD 00w01 TEIF: Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000100 C   FIELD 01w01 CTCIF: Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0.
0x52000100 C   FIELD 02w01 BRTIF: Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000100 C   FIELD 03w01 BTIF: Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000100 C   FIELD 04w01 TCIF: channel x buffer transfer complete
0x52000100 C   FIELD 16w01 CRQA: channel x request active flag
0x52000104 B  REGISTER IFCR3 (wo): MDMA channel x interrupt flag clear register
0x52000104 C   FIELD 00w01 CTEIF: Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register
0x52000104 C   FIELD 01w01 CCTCIF: Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register
0x52000104 C   FIELD 02w01 CBRTIF: Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register
0x52000104 C   FIELD 03w01 CBTIF: Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register
0x52000104 C   FIELD 04w01 CLTCIF: CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register
0x52000108 B  REGISTER ESR3 (ro): MDMA Channel x error status register
0x52000108 C   FIELD 00w07 TEA: Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error.
0x52000108 C   FIELD 07w01 TED: Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error.
0x52000108 C   FIELD 08w01 TELD: Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000108 C   FIELD 09w01 TEMD: Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000108 C   FIELD 10w01 ASE: Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000108 C   FIELD 11w01 BSE: Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x5200010C B  REGISTER CR3: This register is used to control the concerned channel.
0x5200010C C   FIELD 00w01 EN (rw): channel enable
0x5200010C C   FIELD 01w01 TEIE (rw): Transfer error interrupt enable This bit is set and cleared by software.
0x5200010C C   FIELD 02w01 CTCIE (rw): Channel Transfer Complete interrupt enable This bit is set and cleared by software.
0x5200010C C   FIELD 03w01 BRTIE (rw): Block Repeat transfer interrupt enable This bit is set and cleared by software.
0x5200010C C   FIELD 04w01 BTIE (rw): Block Transfer interrupt enable This bit is set and cleared by software.
0x5200010C C   FIELD 05w01 TCIE (rw): buffer Transfer Complete interrupt enable This bit is set and cleared by software.
0x5200010C C   FIELD 06w02 PL (rw): Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0.
0x5200010C C   FIELD 12w01 BEX (rw): byte Endianness exchange
0x5200010C C   FIELD 13w01 HEX (rw): Half word Endianes exchange
0x5200010C C   FIELD 14w01 WEX (rw): Word Endianness exchange
0x5200010C C   FIELD 16w01 SWRQ (wo): SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access).
0x52000110 B  REGISTER TCR3 (rw): This register is used to configure the concerned channel.
0x52000110 C   FIELD 00w02 SINC: Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00).
0x52000110 C   FIELD 02w02 DINC: Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden.
0x52000110 C   FIELD 04w02 SSIZE: Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &lt; SSIZE and SINC &#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1).
0x52000110 C   FIELD 06w02 DSIZE: Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &lt; DSIZE and DINC &#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1).
0x52000110 C   FIELD 08w02 SINCOS: source increment offset size
0x52000110 C   FIELD 10w02 DINCOS: Destination increment offset
0x52000110 C   FIELD 12w03 SBURST: source burst transfer configuration
0x52000110 C   FIELD 15w03 DBURST: Destination burst transfer configuration
0x52000110 C   FIELD 18w07 TLEN: buffer transfer lengh
0x52000110 C   FIELD 25w01 PKE: PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0
0x52000110 C   FIELD 26w02 PAM: Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0
0x52000110 C   FIELD 28w02 TRGM: Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0.
0x52000110 C   FIELD 30w01 SWRM: SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0.
0x52000110 C   FIELD 31w01 BWM: Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable.
0x52000114 B  REGISTER BNDTR3 (rw): MDMA Channel x block number of data register
0x52000114 C   FIELD 00w17 BNDT: block number of data to transfer
0x52000114 C   FIELD 18w01 BRSUM: Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0.
0x52000114 C   FIELD 19w01 BRDUM: Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0.
0x52000114 C   FIELD 20w12 BRC: Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0.
0x52000118 B  REGISTER SAR3 (rw): MDMA channel x source address register
0x52000118 C   FIELD 00w32 SAR: source adr base
0x5200011C B  REGISTER DAR3 (rw): MDMA channel x destination address register
0x5200011C C   FIELD 00w32 DAR: Destination adr base
0x52000120 B  REGISTER BRUR3 (rw): MDMA channel x Block Repeat address Update register
0x52000120 C   FIELD 00w16 SUV: source adresse update value
0x52000120 C   FIELD 16w16 DUV: destination address update
0x52000124 B  REGISTER LAR3 (rw): MDMA channel x Link Address register
0x52000124 C   FIELD 00w32 LAR: Link address register
0x52000128 B  REGISTER TBR3 (rw): MDMA channel x Trigger and Bus selection Register
0x52000128 C   FIELD 00w06 TSEL: Trigger selection
0x52000128 C   FIELD 16w01 SBUS: Source BUS select This bit is protected and can be written only if EN is 0.
0x52000128 C   FIELD 17w01 DBUS: Destination BUS slect This bit is protected and can be written only if EN is 0.
0x52000130 B  REGISTER MAR3 (rw): MDMA channel x Mask address register
0x52000130 C   FIELD 00w32 MAR: Mask address
0x52000134 B  REGISTER MDR3 (rw): MDMA channel x Mask Data register
0x52000134 C   FIELD 00w32 MDR: Mask data
0x52000140 B  CLUSTER CH4: Channel cluster: C?ISR, C?IFCR, C?ESR, C?CR, C?TCR, C?BNDTR, C?SAR, C?DAR, C?BRUR, C?LAR, C?TBR, C?MAR and C?MDR registers
0x52000140 B  REGISTER ISR4 (ro): MDMA channel x interrupt/status register
0x52000140 C   FIELD 00w01 TEIF: Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000140 C   FIELD 01w01 CTCIF: Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0.
0x52000140 C   FIELD 02w01 BRTIF: Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000140 C   FIELD 03w01 BTIF: Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000140 C   FIELD 04w01 TCIF: channel x buffer transfer complete
0x52000140 C   FIELD 16w01 CRQA: channel x request active flag
0x52000144 B  REGISTER IFCR4 (wo): MDMA channel x interrupt flag clear register
0x52000144 C   FIELD 00w01 CTEIF: Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register
0x52000144 C   FIELD 01w01 CCTCIF: Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register
0x52000144 C   FIELD 02w01 CBRTIF: Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register
0x52000144 C   FIELD 03w01 CBTIF: Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register
0x52000144 C   FIELD 04w01 CLTCIF: CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register
0x52000148 B  REGISTER ESR4 (ro): MDMA Channel x error status register
0x52000148 C   FIELD 00w07 TEA: Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error.
0x52000148 C   FIELD 07w01 TED: Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error.
0x52000148 C   FIELD 08w01 TELD: Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000148 C   FIELD 09w01 TEMD: Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000148 C   FIELD 10w01 ASE: Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000148 C   FIELD 11w01 BSE: Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x5200014C B  REGISTER CR4: This register is used to control the concerned channel.
0x5200014C C   FIELD 00w01 EN (rw): channel enable
0x5200014C C   FIELD 01w01 TEIE (rw): Transfer error interrupt enable This bit is set and cleared by software.
0x5200014C C   FIELD 02w01 CTCIE (rw): Channel Transfer Complete interrupt enable This bit is set and cleared by software.
0x5200014C C   FIELD 03w01 BRTIE (rw): Block Repeat transfer interrupt enable This bit is set and cleared by software.
0x5200014C C   FIELD 04w01 BTIE (rw): Block Transfer interrupt enable This bit is set and cleared by software.
0x5200014C C   FIELD 05w01 TCIE (rw): buffer Transfer Complete interrupt enable This bit is set and cleared by software.
0x5200014C C   FIELD 06w02 PL (rw): Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0.
0x5200014C C   FIELD 12w01 BEX (rw): byte Endianness exchange
0x5200014C C   FIELD 13w01 HEX (rw): Half word Endianes exchange
0x5200014C C   FIELD 14w01 WEX (rw): Word Endianness exchange
0x5200014C C   FIELD 16w01 SWRQ (wo): SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access).
0x52000150 B  REGISTER TCR4 (rw): This register is used to configure the concerned channel.
0x52000150 C   FIELD 00w02 SINC: Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00).
0x52000150 C   FIELD 02w02 DINC: Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden.
0x52000150 C   FIELD 04w02 SSIZE: Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &lt; SSIZE and SINC &#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1).
0x52000150 C   FIELD 06w02 DSIZE: Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &lt; DSIZE and DINC &#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1).
0x52000150 C   FIELD 08w02 SINCOS: source increment offset size
0x52000150 C   FIELD 10w02 DINCOS: Destination increment offset
0x52000150 C   FIELD 12w03 SBURST: source burst transfer configuration
0x52000150 C   FIELD 15w03 DBURST: Destination burst transfer configuration
0x52000150 C   FIELD 18w07 TLEN: buffer transfer lengh
0x52000150 C   FIELD 25w01 PKE: PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0
0x52000150 C   FIELD 26w02 PAM: Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0
0x52000150 C   FIELD 28w02 TRGM: Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0.
0x52000150 C   FIELD 30w01 SWRM: SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0.
0x52000150 C   FIELD 31w01 BWM: Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable.
0x52000154 B  REGISTER BNDTR4 (rw): MDMA Channel x block number of data register
0x52000154 C   FIELD 00w17 BNDT: block number of data to transfer
0x52000154 C   FIELD 18w01 BRSUM: Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0.
0x52000154 C   FIELD 19w01 BRDUM: Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0.
0x52000154 C   FIELD 20w12 BRC: Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0.
0x52000158 B  REGISTER SAR4 (rw): MDMA channel x source address register
0x52000158 C   FIELD 00w32 SAR: source adr base
0x5200015C B  REGISTER DAR4 (rw): MDMA channel x destination address register
0x5200015C C   FIELD 00w32 DAR: Destination adr base
0x52000160 B  REGISTER BRUR4 (rw): MDMA channel x Block Repeat address Update register
0x52000160 C   FIELD 00w16 SUV: source adresse update value
0x52000160 C   FIELD 16w16 DUV: destination address update
0x52000164 B  REGISTER LAR4 (rw): MDMA channel x Link Address register
0x52000164 C   FIELD 00w32 LAR: Link address register
0x52000168 B  REGISTER TBR4 (rw): MDMA channel x Trigger and Bus selection Register
0x52000168 C   FIELD 00w06 TSEL: Trigger selection
0x52000168 C   FIELD 16w01 SBUS: Source BUS select This bit is protected and can be written only if EN is 0.
0x52000168 C   FIELD 17w01 DBUS: Destination BUS slect This bit is protected and can be written only if EN is 0.
0x52000170 B  REGISTER MAR4 (rw): MDMA channel x Mask address register
0x52000170 C   FIELD 00w32 MAR: Mask address
0x52000174 B  REGISTER MDR4 (rw): MDMA channel x Mask Data register
0x52000174 C   FIELD 00w32 MDR: Mask data
0x52000180 B  CLUSTER CH5: Channel cluster: C?ISR, C?IFCR, C?ESR, C?CR, C?TCR, C?BNDTR, C?SAR, C?DAR, C?BRUR, C?LAR, C?TBR, C?MAR and C?MDR registers
0x52000180 B  REGISTER ISR5 (ro): MDMA channel x interrupt/status register
0x52000180 C   FIELD 00w01 TEIF: Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000180 C   FIELD 01w01 CTCIF: Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0.
0x52000180 C   FIELD 02w01 BRTIF: Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000180 C   FIELD 03w01 BTIF: Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000180 C   FIELD 04w01 TCIF: channel x buffer transfer complete
0x52000180 C   FIELD 16w01 CRQA: channel x request active flag
0x52000184 B  REGISTER IFCR5 (wo): MDMA channel x interrupt flag clear register
0x52000184 C   FIELD 00w01 CTEIF: Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register
0x52000184 C   FIELD 01w01 CCTCIF: Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register
0x52000184 C   FIELD 02w01 CBRTIF: Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register
0x52000184 C   FIELD 03w01 CBTIF: Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register
0x52000184 C   FIELD 04w01 CLTCIF: CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register
0x52000188 B  REGISTER ESR5 (ro): MDMA Channel x error status register
0x52000188 C   FIELD 00w07 TEA: Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error.
0x52000188 C   FIELD 07w01 TED: Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error.
0x52000188 C   FIELD 08w01 TELD: Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000188 C   FIELD 09w01 TEMD: Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000188 C   FIELD 10w01 ASE: Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000188 C   FIELD 11w01 BSE: Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x5200018C B  REGISTER CR5: This register is used to control the concerned channel.
0x5200018C C   FIELD 00w01 EN (rw): channel enable
0x5200018C C   FIELD 01w01 TEIE (rw): Transfer error interrupt enable This bit is set and cleared by software.
0x5200018C C   FIELD 02w01 CTCIE (rw): Channel Transfer Complete interrupt enable This bit is set and cleared by software.
0x5200018C C   FIELD 03w01 BRTIE (rw): Block Repeat transfer interrupt enable This bit is set and cleared by software.
0x5200018C C   FIELD 04w01 BTIE (rw): Block Transfer interrupt enable This bit is set and cleared by software.
0x5200018C C   FIELD 05w01 TCIE (rw): buffer Transfer Complete interrupt enable This bit is set and cleared by software.
0x5200018C C   FIELD 06w02 PL (rw): Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0.
0x5200018C C   FIELD 12w01 BEX (rw): byte Endianness exchange
0x5200018C C   FIELD 13w01 HEX (rw): Half word Endianes exchange
0x5200018C C   FIELD 14w01 WEX (rw): Word Endianness exchange
0x5200018C C   FIELD 16w01 SWRQ (wo): SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access).
0x52000190 B  REGISTER TCR5 (rw): This register is used to configure the concerned channel.
0x52000190 C   FIELD 00w02 SINC: Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00).
0x52000190 C   FIELD 02w02 DINC: Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden.
0x52000190 C   FIELD 04w02 SSIZE: Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &lt; SSIZE and SINC &#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1).
0x52000190 C   FIELD 06w02 DSIZE: Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &lt; DSIZE and DINC &#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1).
0x52000190 C   FIELD 08w02 SINCOS: source increment offset size
0x52000190 C   FIELD 10w02 DINCOS: Destination increment offset
0x52000190 C   FIELD 12w03 SBURST: source burst transfer configuration
0x52000190 C   FIELD 15w03 DBURST: Destination burst transfer configuration
0x52000190 C   FIELD 18w07 TLEN: buffer transfer lengh
0x52000190 C   FIELD 25w01 PKE: PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0
0x52000190 C   FIELD 26w02 PAM: Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0
0x52000190 C   FIELD 28w02 TRGM: Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0.
0x52000190 C   FIELD 30w01 SWRM: SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0.
0x52000190 C   FIELD 31w01 BWM: Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable.
0x52000194 B  REGISTER BNDTR5 (rw): MDMA Channel x block number of data register
0x52000194 C   FIELD 00w17 BNDT: block number of data to transfer
0x52000194 C   FIELD 18w01 BRSUM: Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0.
0x52000194 C   FIELD 19w01 BRDUM: Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0.
0x52000194 C   FIELD 20w12 BRC: Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0.
0x52000198 B  REGISTER SAR5 (rw): MDMA channel x source address register
0x52000198 C   FIELD 00w32 SAR: source adr base
0x5200019C B  REGISTER DAR5 (rw): MDMA channel x destination address register
0x5200019C C   FIELD 00w32 DAR: Destination adr base
0x520001A0 B  REGISTER BRUR5 (rw): MDMA channel x Block Repeat address Update register
0x520001A0 C   FIELD 00w16 SUV: source adresse update value
0x520001A0 C   FIELD 16w16 DUV: destination address update
0x520001A4 B  REGISTER LAR5 (rw): MDMA channel x Link Address register
0x520001A4 C   FIELD 00w32 LAR: Link address register
0x520001A8 B  REGISTER TBR5 (rw): MDMA channel x Trigger and Bus selection Register
0x520001A8 C   FIELD 00w06 TSEL: Trigger selection
0x520001A8 C   FIELD 16w01 SBUS: Source BUS select This bit is protected and can be written only if EN is 0.
0x520001A8 C   FIELD 17w01 DBUS: Destination BUS slect This bit is protected and can be written only if EN is 0.
0x520001B0 B  REGISTER MAR5 (rw): MDMA channel x Mask address register
0x520001B0 C   FIELD 00w32 MAR: Mask address
0x520001B4 B  REGISTER MDR5 (rw): MDMA channel x Mask Data register
0x520001B4 C   FIELD 00w32 MDR: Mask data
0x520001C0 B  CLUSTER CH6: Channel cluster: C?ISR, C?IFCR, C?ESR, C?CR, C?TCR, C?BNDTR, C?SAR, C?DAR, C?BRUR, C?LAR, C?TBR, C?MAR and C?MDR registers
0x520001C0 B  REGISTER ISR6 (ro): MDMA channel x interrupt/status register
0x520001C0 C   FIELD 00w01 TEIF: Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x520001C0 C   FIELD 01w01 CTCIF: Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0.
0x520001C0 C   FIELD 02w01 BRTIF: Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x520001C0 C   FIELD 03w01 BTIF: Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x520001C0 C   FIELD 04w01 TCIF: channel x buffer transfer complete
0x520001C0 C   FIELD 16w01 CRQA: channel x request active flag
0x520001C4 B  REGISTER IFCR6 (wo): MDMA channel x interrupt flag clear register
0x520001C4 C   FIELD 00w01 CTEIF: Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register
0x520001C4 C   FIELD 01w01 CCTCIF: Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register
0x520001C4 C   FIELD 02w01 CBRTIF: Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register
0x520001C4 C   FIELD 03w01 CBTIF: Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register
0x520001C4 C   FIELD 04w01 CLTCIF: CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register
0x520001C8 B  REGISTER ESR6 (ro): MDMA Channel x error status register
0x520001C8 C   FIELD 00w07 TEA: Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error.
0x520001C8 C   FIELD 07w01 TED: Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error.
0x520001C8 C   FIELD 08w01 TELD: Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x520001C8 C   FIELD 09w01 TEMD: Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x520001C8 C   FIELD 10w01 ASE: Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x520001C8 C   FIELD 11w01 BSE: Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x520001CC B  REGISTER CR6: This register is used to control the concerned channel.
0x520001CC C   FIELD 00w01 EN (rw): channel enable
0x520001CC C   FIELD 01w01 TEIE (rw): Transfer error interrupt enable This bit is set and cleared by software.
0x520001CC C   FIELD 02w01 CTCIE (rw): Channel Transfer Complete interrupt enable This bit is set and cleared by software.
0x520001CC C   FIELD 03w01 BRTIE (rw): Block Repeat transfer interrupt enable This bit is set and cleared by software.
0x520001CC C   FIELD 04w01 BTIE (rw): Block Transfer interrupt enable This bit is set and cleared by software.
0x520001CC C   FIELD 05w01 TCIE (rw): buffer Transfer Complete interrupt enable This bit is set and cleared by software.
0x520001CC C   FIELD 06w02 PL (rw): Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0.
0x520001CC C   FIELD 12w01 BEX (rw): byte Endianness exchange
0x520001CC C   FIELD 13w01 HEX (rw): Half word Endianes exchange
0x520001CC C   FIELD 14w01 WEX (rw): Word Endianness exchange
0x520001CC C   FIELD 16w01 SWRQ (wo): SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access).
0x520001D0 B  REGISTER TCR6 (rw): This register is used to configure the concerned channel.
0x520001D0 C   FIELD 00w02 SINC: Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00).
0x520001D0 C   FIELD 02w02 DINC: Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden.
0x520001D0 C   FIELD 04w02 SSIZE: Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &lt; SSIZE and SINC &#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1).
0x520001D0 C   FIELD 06w02 DSIZE: Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &lt; DSIZE and DINC &#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1).
0x520001D0 C   FIELD 08w02 SINCOS: source increment offset size
0x520001D0 C   FIELD 10w02 DINCOS: Destination increment offset
0x520001D0 C   FIELD 12w03 SBURST: source burst transfer configuration
0x520001D0 C   FIELD 15w03 DBURST: Destination burst transfer configuration
0x520001D0 C   FIELD 18w07 TLEN: buffer transfer lengh
0x520001D0 C   FIELD 25w01 PKE: PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0
0x520001D0 C   FIELD 26w02 PAM: Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0
0x520001D0 C   FIELD 28w02 TRGM: Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0.
0x520001D0 C   FIELD 30w01 SWRM: SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0.
0x520001D0 C   FIELD 31w01 BWM: Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable.
0x520001D4 B  REGISTER BNDTR6 (rw): MDMA Channel x block number of data register
0x520001D4 C   FIELD 00w17 BNDT: block number of data to transfer
0x520001D4 C   FIELD 18w01 BRSUM: Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0.
0x520001D4 C   FIELD 19w01 BRDUM: Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0.
0x520001D4 C   FIELD 20w12 BRC: Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0.
0x520001D8 B  REGISTER SAR6 (rw): MDMA channel x source address register
0x520001D8 C   FIELD 00w32 SAR: source adr base
0x520001DC B  REGISTER DAR6 (rw): MDMA channel x destination address register
0x520001DC C   FIELD 00w32 DAR: Destination adr base
0x520001E0 B  REGISTER BRUR6 (rw): MDMA channel x Block Repeat address Update register
0x520001E0 C   FIELD 00w16 SUV: source adresse update value
0x520001E0 C   FIELD 16w16 DUV: destination address update
0x520001E4 B  REGISTER LAR6 (rw): MDMA channel x Link Address register
0x520001E4 C   FIELD 00w32 LAR: Link address register
0x520001E8 B  REGISTER TBR6 (rw): MDMA channel x Trigger and Bus selection Register
0x520001E8 C   FIELD 00w06 TSEL: Trigger selection
0x520001E8 C   FIELD 16w01 SBUS: Source BUS select This bit is protected and can be written only if EN is 0.
0x520001E8 C   FIELD 17w01 DBUS: Destination BUS slect This bit is protected and can be written only if EN is 0.
0x520001F0 B  REGISTER MAR6 (rw): MDMA channel x Mask address register
0x520001F0 C   FIELD 00w32 MAR: Mask address
0x520001F4 B  REGISTER MDR6 (rw): MDMA channel x Mask Data register
0x520001F4 C   FIELD 00w32 MDR: Mask data
0x52000200 B  CLUSTER CH7: Channel cluster: C?ISR, C?IFCR, C?ESR, C?CR, C?TCR, C?BNDTR, C?SAR, C?DAR, C?BRUR, C?LAR, C?TBR, C?MAR and C?MDR registers
0x52000200 B  REGISTER ISR7 (ro): MDMA channel x interrupt/status register
0x52000200 C   FIELD 00w01 TEIF: Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000200 C   FIELD 01w01 CTCIF: Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0.
0x52000200 C   FIELD 02w01 BRTIF: Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000200 C   FIELD 03w01 BTIF: Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000200 C   FIELD 04w01 TCIF: channel x buffer transfer complete
0x52000200 C   FIELD 16w01 CRQA: channel x request active flag
0x52000204 B  REGISTER IFCR7 (wo): MDMA channel x interrupt flag clear register
0x52000204 C   FIELD 00w01 CTEIF: Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register
0x52000204 C   FIELD 01w01 CCTCIF: Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register
0x52000204 C   FIELD 02w01 CBRTIF: Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register
0x52000204 C   FIELD 03w01 CBTIF: Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register
0x52000204 C   FIELD 04w01 CLTCIF: CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register
0x52000208 B  REGISTER ESR7 (ro): MDMA Channel x error status register
0x52000208 C   FIELD 00w07 TEA: Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error.
0x52000208 C   FIELD 07w01 TED: Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error.
0x52000208 C   FIELD 08w01 TELD: Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000208 C   FIELD 09w01 TEMD: Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000208 C   FIELD 10w01 ASE: Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000208 C   FIELD 11w01 BSE: Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x5200020C B  REGISTER CR7: This register is used to control the concerned channel.
0x5200020C C   FIELD 00w01 EN (rw): channel enable
0x5200020C C   FIELD 01w01 TEIE (rw): Transfer error interrupt enable This bit is set and cleared by software.
0x5200020C C   FIELD 02w01 CTCIE (rw): Channel Transfer Complete interrupt enable This bit is set and cleared by software.
0x5200020C C   FIELD 03w01 BRTIE (rw): Block Repeat transfer interrupt enable This bit is set and cleared by software.
0x5200020C C   FIELD 04w01 BTIE (rw): Block Transfer interrupt enable This bit is set and cleared by software.
0x5200020C C   FIELD 05w01 TCIE (rw): buffer Transfer Complete interrupt enable This bit is set and cleared by software.
0x5200020C C   FIELD 06w02 PL (rw): Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0.
0x5200020C C   FIELD 12w01 BEX (rw): byte Endianness exchange
0x5200020C C   FIELD 13w01 HEX (rw): Half word Endianes exchange
0x5200020C C   FIELD 14w01 WEX (rw): Word Endianness exchange
0x5200020C C   FIELD 16w01 SWRQ (wo): SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access).
0x52000210 B  REGISTER TCR7 (rw): This register is used to configure the concerned channel.
0x52000210 C   FIELD 00w02 SINC: Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00).
0x52000210 C   FIELD 02w02 DINC: Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden.
0x52000210 C   FIELD 04w02 SSIZE: Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &lt; SSIZE and SINC &#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1).
0x52000210 C   FIELD 06w02 DSIZE: Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &lt; DSIZE and DINC &#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1).
0x52000210 C   FIELD 08w02 SINCOS: source increment offset size
0x52000210 C   FIELD 10w02 DINCOS: Destination increment offset
0x52000210 C   FIELD 12w03 SBURST: source burst transfer configuration
0x52000210 C   FIELD 15w03 DBURST: Destination burst transfer configuration
0x52000210 C   FIELD 18w07 TLEN: buffer transfer lengh
0x52000210 C   FIELD 25w01 PKE: PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0
0x52000210 C   FIELD 26w02 PAM: Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0
0x52000210 C   FIELD 28w02 TRGM: Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0.
0x52000210 C   FIELD 30w01 SWRM: SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0.
0x52000210 C   FIELD 31w01 BWM: Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable.
0x52000214 B  REGISTER BNDTR7 (rw): MDMA Channel x block number of data register
0x52000214 C   FIELD 00w17 BNDT: block number of data to transfer
0x52000214 C   FIELD 18w01 BRSUM: Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0.
0x52000214 C   FIELD 19w01 BRDUM: Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0.
0x52000214 C   FIELD 20w12 BRC: Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0.
0x52000218 B  REGISTER SAR7 (rw): MDMA channel x source address register
0x52000218 C   FIELD 00w32 SAR: source adr base
0x5200021C B  REGISTER DAR7 (rw): MDMA channel x destination address register
0x5200021C C   FIELD 00w32 DAR: Destination adr base
0x52000220 B  REGISTER BRUR7 (rw): MDMA channel x Block Repeat address Update register
0x52000220 C   FIELD 00w16 SUV: source adresse update value
0x52000220 C   FIELD 16w16 DUV: destination address update
0x52000224 B  REGISTER LAR7 (rw): MDMA channel x Link Address register
0x52000224 C   FIELD 00w32 LAR: Link address register
0x52000228 B  REGISTER TBR7 (rw): MDMA channel x Trigger and Bus selection Register
0x52000228 C   FIELD 00w06 TSEL: Trigger selection
0x52000228 C   FIELD 16w01 SBUS: Source BUS select This bit is protected and can be written only if EN is 0.
0x52000228 C   FIELD 17w01 DBUS: Destination BUS slect This bit is protected and can be written only if EN is 0.
0x52000230 B  REGISTER MAR7 (rw): MDMA channel x Mask address register
0x52000230 C   FIELD 00w32 MAR: Mask address
0x52000234 B  REGISTER MDR7 (rw): MDMA channel x Mask Data register
0x52000234 C   FIELD 00w32 MDR: Mask data
0x52000240 B  CLUSTER CH8: Channel cluster: C?ISR, C?IFCR, C?ESR, C?CR, C?TCR, C?BNDTR, C?SAR, C?DAR, C?BRUR, C?LAR, C?TBR, C?MAR and C?MDR registers
0x52000240 B  REGISTER ISR8 (ro): MDMA channel x interrupt/status register
0x52000240 C   FIELD 00w01 TEIF: Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000240 C   FIELD 01w01 CTCIF: Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0.
0x52000240 C   FIELD 02w01 BRTIF: Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000240 C   FIELD 03w01 BTIF: Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000240 C   FIELD 04w01 TCIF: channel x buffer transfer complete
0x52000240 C   FIELD 16w01 CRQA: channel x request active flag
0x52000244 B  REGISTER IFCR8 (wo): MDMA channel x interrupt flag clear register
0x52000244 C   FIELD 00w01 CTEIF: Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register
0x52000244 C   FIELD 01w01 CCTCIF: Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register
0x52000244 C   FIELD 02w01 CBRTIF: Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register
0x52000244 C   FIELD 03w01 CBTIF: Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register
0x52000244 C   FIELD 04w01 CLTCIF: CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register
0x52000248 B  REGISTER ESR8 (ro): MDMA Channel x error status register
0x52000248 C   FIELD 00w07 TEA: Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error.
0x52000248 C   FIELD 07w01 TED: Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error.
0x52000248 C   FIELD 08w01 TELD: Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000248 C   FIELD 09w01 TEMD: Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000248 C   FIELD 10w01 ASE: Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000248 C   FIELD 11w01 BSE: Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x5200024C B  REGISTER CR8: This register is used to control the concerned channel.
0x5200024C C   FIELD 00w01 EN (rw): channel enable
0x5200024C C   FIELD 01w01 TEIE (rw): Transfer error interrupt enable This bit is set and cleared by software.
0x5200024C C   FIELD 02w01 CTCIE (rw): Channel Transfer Complete interrupt enable This bit is set and cleared by software.
0x5200024C C   FIELD 03w01 BRTIE (rw): Block Repeat transfer interrupt enable This bit is set and cleared by software.
0x5200024C C   FIELD 04w01 BTIE (rw): Block Transfer interrupt enable This bit is set and cleared by software.
0x5200024C C   FIELD 05w01 TCIE (rw): buffer Transfer Complete interrupt enable This bit is set and cleared by software.
0x5200024C C   FIELD 06w02 PL (rw): Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0.
0x5200024C C   FIELD 12w01 BEX (rw): byte Endianness exchange
0x5200024C C   FIELD 13w01 HEX (rw): Half word Endianes exchange
0x5200024C C   FIELD 14w01 WEX (rw): Word Endianness exchange
0x5200024C C   FIELD 16w01 SWRQ (wo): SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access).
0x52000250 B  REGISTER TCR8 (rw): This register is used to configure the concerned channel.
0x52000250 C   FIELD 00w02 SINC: Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00).
0x52000250 C   FIELD 02w02 DINC: Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden.
0x52000250 C   FIELD 04w02 SSIZE: Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &lt; SSIZE and SINC &#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1).
0x52000250 C   FIELD 06w02 DSIZE: Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &lt; DSIZE and DINC &#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1).
0x52000250 C   FIELD 08w02 SINCOS: source increment offset size
0x52000250 C   FIELD 10w02 DINCOS: Destination increment offset
0x52000250 C   FIELD 12w03 SBURST: source burst transfer configuration
0x52000250 C   FIELD 15w03 DBURST: Destination burst transfer configuration
0x52000250 C   FIELD 18w07 TLEN: buffer transfer lengh
0x52000250 C   FIELD 25w01 PKE: PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0
0x52000250 C   FIELD 26w02 PAM: Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0
0x52000250 C   FIELD 28w02 TRGM: Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0.
0x52000250 C   FIELD 30w01 SWRM: SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0.
0x52000250 C   FIELD 31w01 BWM: Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable.
0x52000254 B  REGISTER BNDTR8 (rw): MDMA Channel x block number of data register
0x52000254 C   FIELD 00w17 BNDT: block number of data to transfer
0x52000254 C   FIELD 18w01 BRSUM: Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0.
0x52000254 C   FIELD 19w01 BRDUM: Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0.
0x52000254 C   FIELD 20w12 BRC: Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0.
0x52000258 B  REGISTER SAR8 (rw): MDMA channel x source address register
0x52000258 C   FIELD 00w32 SAR: source adr base
0x5200025C B  REGISTER DAR8 (rw): MDMA channel x destination address register
0x5200025C C   FIELD 00w32 DAR: Destination adr base
0x52000260 B  REGISTER BRUR8 (rw): MDMA channel x Block Repeat address Update register
0x52000260 C   FIELD 00w16 SUV: source adresse update value
0x52000260 C   FIELD 16w16 DUV: destination address update
0x52000264 B  REGISTER LAR8 (rw): MDMA channel x Link Address register
0x52000264 C   FIELD 00w32 LAR: Link address register
0x52000268 B  REGISTER TBR8 (rw): MDMA channel x Trigger and Bus selection Register
0x52000268 C   FIELD 00w06 TSEL: Trigger selection
0x52000268 C   FIELD 16w01 SBUS: Source BUS select This bit is protected and can be written only if EN is 0.
0x52000268 C   FIELD 17w01 DBUS: Destination BUS slect This bit is protected and can be written only if EN is 0.
0x52000270 B  REGISTER MAR8 (rw): MDMA channel x Mask address register
0x52000270 C   FIELD 00w32 MAR: Mask address
0x52000274 B  REGISTER MDR8 (rw): MDMA channel x Mask Data register
0x52000274 C   FIELD 00w32 MDR: Mask data
0x52000280 B  CLUSTER CH9: Channel cluster: C?ISR, C?IFCR, C?ESR, C?CR, C?TCR, C?BNDTR, C?SAR, C?DAR, C?BRUR, C?LAR, C?TBR, C?MAR and C?MDR registers
0x52000280 B  REGISTER ISR9 (ro): MDMA channel x interrupt/status register
0x52000280 C   FIELD 00w01 TEIF: Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000280 C   FIELD 01w01 CTCIF: Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0.
0x52000280 C   FIELD 02w01 BRTIF: Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000280 C   FIELD 03w01 BTIF: Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000280 C   FIELD 04w01 TCIF: channel x buffer transfer complete
0x52000280 C   FIELD 16w01 CRQA: channel x request active flag
0x52000284 B  REGISTER IFCR9 (wo): MDMA channel x interrupt flag clear register
0x52000284 C   FIELD 00w01 CTEIF: Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register
0x52000284 C   FIELD 01w01 CCTCIF: Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register
0x52000284 C   FIELD 02w01 CBRTIF: Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register
0x52000284 C   FIELD 03w01 CBTIF: Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register
0x52000284 C   FIELD 04w01 CLTCIF: CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register
0x52000288 B  REGISTER ESR9 (ro): MDMA Channel x error status register
0x52000288 C   FIELD 00w07 TEA: Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error.
0x52000288 C   FIELD 07w01 TED: Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error.
0x52000288 C   FIELD 08w01 TELD: Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000288 C   FIELD 09w01 TEMD: Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000288 C   FIELD 10w01 ASE: Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000288 C   FIELD 11w01 BSE: Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x5200028C B  REGISTER CR9: This register is used to control the concerned channel.
0x5200028C C   FIELD 00w01 EN (rw): channel enable
0x5200028C C   FIELD 01w01 TEIE (rw): Transfer error interrupt enable This bit is set and cleared by software.
0x5200028C C   FIELD 02w01 CTCIE (rw): Channel Transfer Complete interrupt enable This bit is set and cleared by software.
0x5200028C C   FIELD 03w01 BRTIE (rw): Block Repeat transfer interrupt enable This bit is set and cleared by software.
0x5200028C C   FIELD 04w01 BTIE (rw): Block Transfer interrupt enable This bit is set and cleared by software.
0x5200028C C   FIELD 05w01 TCIE (rw): buffer Transfer Complete interrupt enable This bit is set and cleared by software.
0x5200028C C   FIELD 06w02 PL (rw): Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0.
0x5200028C C   FIELD 12w01 BEX (rw): byte Endianness exchange
0x5200028C C   FIELD 13w01 HEX (rw): Half word Endianes exchange
0x5200028C C   FIELD 14w01 WEX (rw): Word Endianness exchange
0x5200028C C   FIELD 16w01 SWRQ (wo): SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access).
0x52000290 B  REGISTER TCR9 (rw): This register is used to configure the concerned channel.
0x52000290 C   FIELD 00w02 SINC: Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00).
0x52000290 C   FIELD 02w02 DINC: Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden.
0x52000290 C   FIELD 04w02 SSIZE: Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &lt; SSIZE and SINC &#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1).
0x52000290 C   FIELD 06w02 DSIZE: Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &lt; DSIZE and DINC &#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1).
0x52000290 C   FIELD 08w02 SINCOS: source increment offset size
0x52000290 C   FIELD 10w02 DINCOS: Destination increment offset
0x52000290 C   FIELD 12w03 SBURST: source burst transfer configuration
0x52000290 C   FIELD 15w03 DBURST: Destination burst transfer configuration
0x52000290 C   FIELD 18w07 TLEN: buffer transfer lengh
0x52000290 C   FIELD 25w01 PKE: PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0
0x52000290 C   FIELD 26w02 PAM: Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0
0x52000290 C   FIELD 28w02 TRGM: Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0.
0x52000290 C   FIELD 30w01 SWRM: SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0.
0x52000290 C   FIELD 31w01 BWM: Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable.
0x52000294 B  REGISTER BNDTR9 (rw): MDMA Channel x block number of data register
0x52000294 C   FIELD 00w17 BNDT: block number of data to transfer
0x52000294 C   FIELD 18w01 BRSUM: Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0.
0x52000294 C   FIELD 19w01 BRDUM: Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0.
0x52000294 C   FIELD 20w12 BRC: Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0.
0x52000298 B  REGISTER SAR9 (rw): MDMA channel x source address register
0x52000298 C   FIELD 00w32 SAR: source adr base
0x5200029C B  REGISTER DAR9 (rw): MDMA channel x destination address register
0x5200029C C   FIELD 00w32 DAR: Destination adr base
0x520002A0 B  REGISTER BRUR9 (rw): MDMA channel x Block Repeat address Update register
0x520002A0 C   FIELD 00w16 SUV: source adresse update value
0x520002A0 C   FIELD 16w16 DUV: destination address update
0x520002A4 B  REGISTER LAR9 (rw): MDMA channel x Link Address register
0x520002A4 C   FIELD 00w32 LAR: Link address register
0x520002A8 B  REGISTER TBR9 (rw): MDMA channel x Trigger and Bus selection Register
0x520002A8 C   FIELD 00w06 TSEL: Trigger selection
0x520002A8 C   FIELD 16w01 SBUS: Source BUS select This bit is protected and can be written only if EN is 0.
0x520002A8 C   FIELD 17w01 DBUS: Destination BUS slect This bit is protected and can be written only if EN is 0.
0x520002B0 B  REGISTER MAR9 (rw): MDMA channel x Mask address register
0x520002B0 C   FIELD 00w32 MAR: Mask address
0x520002B4 B  REGISTER MDR9 (rw): MDMA channel x Mask Data register
0x520002B4 C   FIELD 00w32 MDR: Mask data
0x520002C0 B  CLUSTER CH10: Channel cluster: C?ISR, C?IFCR, C?ESR, C?CR, C?TCR, C?BNDTR, C?SAR, C?DAR, C?BRUR, C?LAR, C?TBR, C?MAR and C?MDR registers
0x520002C0 B  REGISTER ISR10 (ro): MDMA channel x interrupt/status register
0x520002C0 C   FIELD 00w01 TEIF: Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x520002C0 C   FIELD 01w01 CTCIF: Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0.
0x520002C0 C   FIELD 02w01 BRTIF: Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x520002C0 C   FIELD 03w01 BTIF: Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x520002C0 C   FIELD 04w01 TCIF: channel x buffer transfer complete
0x520002C0 C   FIELD 16w01 CRQA: channel x request active flag
0x520002C4 B  REGISTER IFCR10 (wo): MDMA channel x interrupt flag clear register
0x520002C4 C   FIELD 00w01 CTEIF: Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register
0x520002C4 C   FIELD 01w01 CCTCIF: Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register
0x520002C4 C   FIELD 02w01 CBRTIF: Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register
0x520002C4 C   FIELD 03w01 CBTIF: Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register
0x520002C4 C   FIELD 04w01 CLTCIF: CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register
0x520002C8 B  REGISTER ESR10 (ro): MDMA Channel x error status register
0x520002C8 C   FIELD 00w07 TEA: Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error.
0x520002C8 C   FIELD 07w01 TED: Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error.
0x520002C8 C   FIELD 08w01 TELD: Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x520002C8 C   FIELD 09w01 TEMD: Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x520002C8 C   FIELD 10w01 ASE: Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x520002C8 C   FIELD 11w01 BSE: Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x520002CC B  REGISTER CR10: This register is used to control the concerned channel.
0x520002CC C   FIELD 00w01 EN (rw): channel enable
0x520002CC C   FIELD 01w01 TEIE (rw): Transfer error interrupt enable This bit is set and cleared by software.
0x520002CC C   FIELD 02w01 CTCIE (rw): Channel Transfer Complete interrupt enable This bit is set and cleared by software.
0x520002CC C   FIELD 03w01 BRTIE (rw): Block Repeat transfer interrupt enable This bit is set and cleared by software.
0x520002CC C   FIELD 04w01 BTIE (rw): Block Transfer interrupt enable This bit is set and cleared by software.
0x520002CC C   FIELD 05w01 TCIE (rw): buffer Transfer Complete interrupt enable This bit is set and cleared by software.
0x520002CC C   FIELD 06w02 PL (rw): Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0.
0x520002CC C   FIELD 12w01 BEX (rw): byte Endianness exchange
0x520002CC C   FIELD 13w01 HEX (rw): Half word Endianes exchange
0x520002CC C   FIELD 14w01 WEX (rw): Word Endianness exchange
0x520002CC C   FIELD 16w01 SWRQ (wo): SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access).
0x520002D0 B  REGISTER TCR10 (rw): This register is used to configure the concerned channel.
0x520002D0 C   FIELD 00w02 SINC: Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00).
0x520002D0 C   FIELD 02w02 DINC: Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden.
0x520002D0 C   FIELD 04w02 SSIZE: Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &lt; SSIZE and SINC &#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1).
0x520002D0 C   FIELD 06w02 DSIZE: Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &lt; DSIZE and DINC &#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1).
0x520002D0 C   FIELD 08w02 SINCOS: source increment offset size
0x520002D0 C   FIELD 10w02 DINCOS: Destination increment offset
0x520002D0 C   FIELD 12w03 SBURST: source burst transfer configuration
0x520002D0 C   FIELD 15w03 DBURST: Destination burst transfer configuration
0x520002D0 C   FIELD 18w07 TLEN: buffer transfer lengh
0x520002D0 C   FIELD 25w01 PKE: PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0
0x520002D0 C   FIELD 26w02 PAM: Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0
0x520002D0 C   FIELD 28w02 TRGM: Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0.
0x520002D0 C   FIELD 30w01 SWRM: SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0.
0x520002D0 C   FIELD 31w01 BWM: Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable.
0x520002D4 B  REGISTER BNDTR10 (rw): MDMA Channel x block number of data register
0x520002D4 C   FIELD 00w17 BNDT: block number of data to transfer
0x520002D4 C   FIELD 18w01 BRSUM: Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0.
0x520002D4 C   FIELD 19w01 BRDUM: Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0.
0x520002D4 C   FIELD 20w12 BRC: Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0.
0x520002D8 B  REGISTER SAR10 (rw): MDMA channel x source address register
0x520002D8 C   FIELD 00w32 SAR: source adr base
0x520002DC B  REGISTER DAR10 (rw): MDMA channel x destination address register
0x520002DC C   FIELD 00w32 DAR: Destination adr base
0x520002E0 B  REGISTER BRUR10 (rw): MDMA channel x Block Repeat address Update register
0x520002E0 C   FIELD 00w16 SUV: source adresse update value
0x520002E0 C   FIELD 16w16 DUV: destination address update
0x520002E4 B  REGISTER LAR10 (rw): MDMA channel x Link Address register
0x520002E4 C   FIELD 00w32 LAR: Link address register
0x520002E8 B  REGISTER TBR10 (rw): MDMA channel x Trigger and Bus selection Register
0x520002E8 C   FIELD 00w06 TSEL: Trigger selection
0x520002E8 C   FIELD 16w01 SBUS: Source BUS select This bit is protected and can be written only if EN is 0.
0x520002E8 C   FIELD 17w01 DBUS: Destination BUS slect This bit is protected and can be written only if EN is 0.
0x520002F0 B  REGISTER MAR10 (rw): MDMA channel x Mask address register
0x520002F0 C   FIELD 00w32 MAR: Mask address
0x520002F4 B  REGISTER MDR10 (rw): MDMA channel x Mask Data register
0x520002F4 C   FIELD 00w32 MDR: Mask data
0x52000300 B  CLUSTER CH11: Channel cluster: C?ISR, C?IFCR, C?ESR, C?CR, C?TCR, C?BNDTR, C?SAR, C?DAR, C?BRUR, C?LAR, C?TBR, C?MAR and C?MDR registers
0x52000300 B  REGISTER ISR11 (ro): MDMA channel x interrupt/status register
0x52000300 C   FIELD 00w01 TEIF: Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000300 C   FIELD 01w01 CTCIF: Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0.
0x52000300 C   FIELD 02w01 BRTIF: Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000300 C   FIELD 03w01 BTIF: Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000300 C   FIELD 04w01 TCIF: channel x buffer transfer complete
0x52000300 C   FIELD 16w01 CRQA: channel x request active flag
0x52000304 B  REGISTER IFCR11 (wo): MDMA channel x interrupt flag clear register
0x52000304 C   FIELD 00w01 CTEIF: Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register
0x52000304 C   FIELD 01w01 CCTCIF: Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register
0x52000304 C   FIELD 02w01 CBRTIF: Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register
0x52000304 C   FIELD 03w01 CBTIF: Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register
0x52000304 C   FIELD 04w01 CLTCIF: CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register
0x52000308 B  REGISTER ESR11 (ro): MDMA Channel x error status register
0x52000308 C   FIELD 00w07 TEA: Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error.
0x52000308 C   FIELD 07w01 TED: Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error.
0x52000308 C   FIELD 08w01 TELD: Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000308 C   FIELD 09w01 TEMD: Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000308 C   FIELD 10w01 ASE: Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000308 C   FIELD 11w01 BSE: Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x5200030C B  REGISTER CR11: This register is used to control the concerned channel.
0x5200030C C   FIELD 00w01 EN (rw): channel enable
0x5200030C C   FIELD 01w01 TEIE (rw): Transfer error interrupt enable This bit is set and cleared by software.
0x5200030C C   FIELD 02w01 CTCIE (rw): Channel Transfer Complete interrupt enable This bit is set and cleared by software.
0x5200030C C   FIELD 03w01 BRTIE (rw): Block Repeat transfer interrupt enable This bit is set and cleared by software.
0x5200030C C   FIELD 04w01 BTIE (rw): Block Transfer interrupt enable This bit is set and cleared by software.
0x5200030C C   FIELD 05w01 TCIE (rw): buffer Transfer Complete interrupt enable This bit is set and cleared by software.
0x5200030C C   FIELD 06w02 PL (rw): Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0.
0x5200030C C   FIELD 12w01 BEX (rw): byte Endianness exchange
0x5200030C C   FIELD 13w01 HEX (rw): Half word Endianes exchange
0x5200030C C   FIELD 14w01 WEX (rw): Word Endianness exchange
0x5200030C C   FIELD 16w01 SWRQ (wo): SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access).
0x52000310 B  REGISTER TCR11 (rw): This register is used to configure the concerned channel.
0x52000310 C   FIELD 00w02 SINC: Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00).
0x52000310 C   FIELD 02w02 DINC: Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden.
0x52000310 C   FIELD 04w02 SSIZE: Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &lt; SSIZE and SINC &#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1).
0x52000310 C   FIELD 06w02 DSIZE: Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &lt; DSIZE and DINC &#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1).
0x52000310 C   FIELD 08w02 SINCOS: source increment offset size
0x52000310 C   FIELD 10w02 DINCOS: Destination increment offset
0x52000310 C   FIELD 12w03 SBURST: source burst transfer configuration
0x52000310 C   FIELD 15w03 DBURST: Destination burst transfer configuration
0x52000310 C   FIELD 18w07 TLEN: buffer transfer lengh
0x52000310 C   FIELD 25w01 PKE: PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0
0x52000310 C   FIELD 26w02 PAM: Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0
0x52000310 C   FIELD 28w02 TRGM: Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0.
0x52000310 C   FIELD 30w01 SWRM: SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0.
0x52000310 C   FIELD 31w01 BWM: Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable.
0x52000314 B  REGISTER BNDTR11 (rw): MDMA Channel x block number of data register
0x52000314 C   FIELD 00w17 BNDT: block number of data to transfer
0x52000314 C   FIELD 18w01 BRSUM: Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0.
0x52000314 C   FIELD 19w01 BRDUM: Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0.
0x52000314 C   FIELD 20w12 BRC: Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0.
0x52000318 B  REGISTER SAR11 (rw): MDMA channel x source address register
0x52000318 C   FIELD 00w32 SAR: source adr base
0x5200031C B  REGISTER DAR11 (rw): MDMA channel x destination address register
0x5200031C C   FIELD 00w32 DAR: Destination adr base
0x52000320 B  REGISTER BRUR11 (rw): MDMA channel x Block Repeat address Update register
0x52000320 C   FIELD 00w16 SUV: source adresse update value
0x52000320 C   FIELD 16w16 DUV: destination address update
0x52000324 B  REGISTER LAR11 (rw): MDMA channel x Link Address register
0x52000324 C   FIELD 00w32 LAR: Link address register
0x52000328 B  REGISTER TBR11 (rw): MDMA channel x Trigger and Bus selection Register
0x52000328 C   FIELD 00w06 TSEL: Trigger selection
0x52000328 C   FIELD 16w01 SBUS: Source BUS select This bit is protected and can be written only if EN is 0.
0x52000328 C   FIELD 17w01 DBUS: Destination BUS slect This bit is protected and can be written only if EN is 0.
0x52000330 B  REGISTER MAR11 (rw): MDMA channel x Mask address register
0x52000330 C   FIELD 00w32 MAR: Mask address
0x52000334 B  REGISTER MDR11 (rw): MDMA channel x Mask Data register
0x52000334 C   FIELD 00w32 MDR: Mask data
0x52000340 B  CLUSTER CH12: Channel cluster: C?ISR, C?IFCR, C?ESR, C?CR, C?TCR, C?BNDTR, C?SAR, C?DAR, C?BRUR, C?LAR, C?TBR, C?MAR and C?MDR registers
0x52000340 B  REGISTER ISR12 (ro): MDMA channel x interrupt/status register
0x52000340 C   FIELD 00w01 TEIF: Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000340 C   FIELD 01w01 CTCIF: Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0.
0x52000340 C   FIELD 02w01 BRTIF: Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000340 C   FIELD 03w01 BTIF: Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000340 C   FIELD 04w01 TCIF: channel x buffer transfer complete
0x52000340 C   FIELD 16w01 CRQA: channel x request active flag
0x52000344 B  REGISTER IFCR12 (wo): MDMA channel x interrupt flag clear register
0x52000344 C   FIELD 00w01 CTEIF: Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register
0x52000344 C   FIELD 01w01 CCTCIF: Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register
0x52000344 C   FIELD 02w01 CBRTIF: Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register
0x52000344 C   FIELD 03w01 CBTIF: Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register
0x52000344 C   FIELD 04w01 CLTCIF: CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register
0x52000348 B  REGISTER ESR12 (ro): MDMA Channel x error status register
0x52000348 C   FIELD 00w07 TEA: Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error.
0x52000348 C   FIELD 07w01 TED: Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error.
0x52000348 C   FIELD 08w01 TELD: Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000348 C   FIELD 09w01 TEMD: Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000348 C   FIELD 10w01 ASE: Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000348 C   FIELD 11w01 BSE: Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x5200034C B  REGISTER CR12: This register is used to control the concerned channel.
0x5200034C C   FIELD 00w01 EN (rw): channel enable
0x5200034C C   FIELD 01w01 TEIE (rw): Transfer error interrupt enable This bit is set and cleared by software.
0x5200034C C   FIELD 02w01 CTCIE (rw): Channel Transfer Complete interrupt enable This bit is set and cleared by software.
0x5200034C C   FIELD 03w01 BRTIE (rw): Block Repeat transfer interrupt enable This bit is set and cleared by software.
0x5200034C C   FIELD 04w01 BTIE (rw): Block Transfer interrupt enable This bit is set and cleared by software.
0x5200034C C   FIELD 05w01 TCIE (rw): buffer Transfer Complete interrupt enable This bit is set and cleared by software.
0x5200034C C   FIELD 06w02 PL (rw): Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0.
0x5200034C C   FIELD 12w01 BEX (rw): byte Endianness exchange
0x5200034C C   FIELD 13w01 HEX (rw): Half word Endianes exchange
0x5200034C C   FIELD 14w01 WEX (rw): Word Endianness exchange
0x5200034C C   FIELD 16w01 SWRQ (wo): SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access).
0x52000350 B  REGISTER TCR12 (rw): This register is used to configure the concerned channel.
0x52000350 C   FIELD 00w02 SINC: Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00).
0x52000350 C   FIELD 02w02 DINC: Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden.
0x52000350 C   FIELD 04w02 SSIZE: Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &lt; SSIZE and SINC &#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1).
0x52000350 C   FIELD 06w02 DSIZE: Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &lt; DSIZE and DINC &#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1).
0x52000350 C   FIELD 08w02 SINCOS: source increment offset size
0x52000350 C   FIELD 10w02 DINCOS: Destination increment offset
0x52000350 C   FIELD 12w03 SBURST: source burst transfer configuration
0x52000350 C   FIELD 15w03 DBURST: Destination burst transfer configuration
0x52000350 C   FIELD 18w07 TLEN: buffer transfer lengh
0x52000350 C   FIELD 25w01 PKE: PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0
0x52000350 C   FIELD 26w02 PAM: Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0
0x52000350 C   FIELD 28w02 TRGM: Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0.
0x52000350 C   FIELD 30w01 SWRM: SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0.
0x52000350 C   FIELD 31w01 BWM: Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable.
0x52000354 B  REGISTER BNDTR12 (rw): MDMA Channel x block number of data register
0x52000354 C   FIELD 00w17 BNDT: block number of data to transfer
0x52000354 C   FIELD 18w01 BRSUM: Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0.
0x52000354 C   FIELD 19w01 BRDUM: Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0.
0x52000354 C   FIELD 20w12 BRC: Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0.
0x52000358 B  REGISTER SAR12 (rw): MDMA channel x source address register
0x52000358 C   FIELD 00w32 SAR: source adr base
0x5200035C B  REGISTER DAR12 (rw): MDMA channel x destination address register
0x5200035C C   FIELD 00w32 DAR: Destination adr base
0x52000360 B  REGISTER BRUR12 (rw): MDMA channel x Block Repeat address Update register
0x52000360 C   FIELD 00w16 SUV: source adresse update value
0x52000360 C   FIELD 16w16 DUV: destination address update
0x52000364 B  REGISTER LAR12 (rw): MDMA channel x Link Address register
0x52000364 C   FIELD 00w32 LAR: Link address register
0x52000368 B  REGISTER TBR12 (rw): MDMA channel x Trigger and Bus selection Register
0x52000368 C   FIELD 00w06 TSEL: Trigger selection
0x52000368 C   FIELD 16w01 SBUS: Source BUS select This bit is protected and can be written only if EN is 0.
0x52000368 C   FIELD 17w01 DBUS: Destination BUS slect This bit is protected and can be written only if EN is 0.
0x52000370 B  REGISTER MAR12 (rw): MDMA channel x Mask address register
0x52000370 C   FIELD 00w32 MAR: Mask address
0x52000374 B  REGISTER MDR12 (rw): MDMA channel x Mask Data register
0x52000374 C   FIELD 00w32 MDR: Mask data
0x52000380 B  CLUSTER CH13: Channel cluster: C?ISR, C?IFCR, C?ESR, C?CR, C?TCR, C?BNDTR, C?SAR, C?DAR, C?BRUR, C?LAR, C?TBR, C?MAR and C?MDR registers
0x52000380 B  REGISTER ISR13 (ro): MDMA channel x interrupt/status register
0x52000380 C   FIELD 00w01 TEIF: Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000380 C   FIELD 01w01 CTCIF: Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0.
0x52000380 C   FIELD 02w01 BRTIF: Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000380 C   FIELD 03w01 BTIF: Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000380 C   FIELD 04w01 TCIF: channel x buffer transfer complete
0x52000380 C   FIELD 16w01 CRQA: channel x request active flag
0x52000384 B  REGISTER IFCR13 (wo): MDMA channel x interrupt flag clear register
0x52000384 C   FIELD 00w01 CTEIF: Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register
0x52000384 C   FIELD 01w01 CCTCIF: Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register
0x52000384 C   FIELD 02w01 CBRTIF: Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register
0x52000384 C   FIELD 03w01 CBTIF: Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register
0x52000384 C   FIELD 04w01 CLTCIF: CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register
0x52000388 B  REGISTER ESR13 (ro): MDMA Channel x error status register
0x52000388 C   FIELD 00w07 TEA: Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error.
0x52000388 C   FIELD 07w01 TED: Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error.
0x52000388 C   FIELD 08w01 TELD: Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000388 C   FIELD 09w01 TEMD: Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000388 C   FIELD 10w01 ASE: Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000388 C   FIELD 11w01 BSE: Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x5200038C B  REGISTER CR13: This register is used to control the concerned channel.
0x5200038C C   FIELD 00w01 EN (rw): channel enable
0x5200038C C   FIELD 01w01 TEIE (rw): Transfer error interrupt enable This bit is set and cleared by software.
0x5200038C C   FIELD 02w01 CTCIE (rw): Channel Transfer Complete interrupt enable This bit is set and cleared by software.
0x5200038C C   FIELD 03w01 BRTIE (rw): Block Repeat transfer interrupt enable This bit is set and cleared by software.
0x5200038C C   FIELD 04w01 BTIE (rw): Block Transfer interrupt enable This bit is set and cleared by software.
0x5200038C C   FIELD 05w01 TCIE (rw): buffer Transfer Complete interrupt enable This bit is set and cleared by software.
0x5200038C C   FIELD 06w02 PL (rw): Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0.
0x5200038C C   FIELD 12w01 BEX (rw): byte Endianness exchange
0x5200038C C   FIELD 13w01 HEX (rw): Half word Endianes exchange
0x5200038C C   FIELD 14w01 WEX (rw): Word Endianness exchange
0x5200038C C   FIELD 16w01 SWRQ (wo): SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access).
0x52000390 B  REGISTER TCR13 (rw): This register is used to configure the concerned channel.
0x52000390 C   FIELD 00w02 SINC: Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00).
0x52000390 C   FIELD 02w02 DINC: Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden.
0x52000390 C   FIELD 04w02 SSIZE: Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &lt; SSIZE and SINC &#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1).
0x52000390 C   FIELD 06w02 DSIZE: Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &lt; DSIZE and DINC &#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1).
0x52000390 C   FIELD 08w02 SINCOS: source increment offset size
0x52000390 C   FIELD 10w02 DINCOS: Destination increment offset
0x52000390 C   FIELD 12w03 SBURST: source burst transfer configuration
0x52000390 C   FIELD 15w03 DBURST: Destination burst transfer configuration
0x52000390 C   FIELD 18w07 TLEN: buffer transfer lengh
0x52000390 C   FIELD 25w01 PKE: PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0
0x52000390 C   FIELD 26w02 PAM: Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0
0x52000390 C   FIELD 28w02 TRGM: Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0.
0x52000390 C   FIELD 30w01 SWRM: SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0.
0x52000390 C   FIELD 31w01 BWM: Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable.
0x52000394 B  REGISTER BNDTR13 (rw): MDMA Channel x block number of data register
0x52000394 C   FIELD 00w17 BNDT: block number of data to transfer
0x52000394 C   FIELD 18w01 BRSUM: Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0.
0x52000394 C   FIELD 19w01 BRDUM: Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0.
0x52000394 C   FIELD 20w12 BRC: Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0.
0x52000398 B  REGISTER SAR13 (rw): MDMA channel x source address register
0x52000398 C   FIELD 00w32 SAR: source adr base
0x5200039C B  REGISTER DAR13 (rw): MDMA channel x destination address register
0x5200039C C   FIELD 00w32 DAR: Destination adr base
0x520003A0 B  REGISTER BRUR13 (rw): MDMA channel x Block Repeat address Update register
0x520003A0 C   FIELD 00w16 SUV: source adresse update value
0x520003A0 C   FIELD 16w16 DUV: destination address update
0x520003A4 B  REGISTER LAR13 (rw): MDMA channel x Link Address register
0x520003A4 C   FIELD 00w32 LAR: Link address register
0x520003A8 B  REGISTER TBR13 (rw): MDMA channel x Trigger and Bus selection Register
0x520003A8 C   FIELD 00w06 TSEL: Trigger selection
0x520003A8 C   FIELD 16w01 SBUS: Source BUS select This bit is protected and can be written only if EN is 0.
0x520003A8 C   FIELD 17w01 DBUS: Destination BUS slect This bit is protected and can be written only if EN is 0.
0x520003B0 B  REGISTER MAR13 (rw): MDMA channel x Mask address register
0x520003B0 C   FIELD 00w32 MAR: Mask address
0x520003B4 B  REGISTER MDR13 (rw): MDMA channel x Mask Data register
0x520003B4 C   FIELD 00w32 MDR: Mask data
0x520003C0 B  CLUSTER CH14: Channel cluster: C?ISR, C?IFCR, C?ESR, C?CR, C?TCR, C?BNDTR, C?SAR, C?DAR, C?BRUR, C?LAR, C?TBR, C?MAR and C?MDR registers
0x520003C0 B  REGISTER ISR14 (ro): MDMA channel x interrupt/status register
0x520003C0 C   FIELD 00w01 TEIF: Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x520003C0 C   FIELD 01w01 CTCIF: Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0.
0x520003C0 C   FIELD 02w01 BRTIF: Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x520003C0 C   FIELD 03w01 BTIF: Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x520003C0 C   FIELD 04w01 TCIF: channel x buffer transfer complete
0x520003C0 C   FIELD 16w01 CRQA: channel x request active flag
0x520003C4 B  REGISTER IFCR14 (wo): MDMA channel x interrupt flag clear register
0x520003C4 C   FIELD 00w01 CTEIF: Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register
0x520003C4 C   FIELD 01w01 CCTCIF: Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register
0x520003C4 C   FIELD 02w01 CBRTIF: Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register
0x520003C4 C   FIELD 03w01 CBTIF: Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register
0x520003C4 C   FIELD 04w01 CLTCIF: CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register
0x520003C8 B  REGISTER ESR14 (ro): MDMA Channel x error status register
0x520003C8 C   FIELD 00w07 TEA: Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error.
0x520003C8 C   FIELD 07w01 TED: Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error.
0x520003C8 C   FIELD 08w01 TELD: Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x520003C8 C   FIELD 09w01 TEMD: Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x520003C8 C   FIELD 10w01 ASE: Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x520003C8 C   FIELD 11w01 BSE: Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x520003CC B  REGISTER CR14: This register is used to control the concerned channel.
0x520003CC C   FIELD 00w01 EN (rw): channel enable
0x520003CC C   FIELD 01w01 TEIE (rw): Transfer error interrupt enable This bit is set and cleared by software.
0x520003CC C   FIELD 02w01 CTCIE (rw): Channel Transfer Complete interrupt enable This bit is set and cleared by software.
0x520003CC C   FIELD 03w01 BRTIE (rw): Block Repeat transfer interrupt enable This bit is set and cleared by software.
0x520003CC C   FIELD 04w01 BTIE (rw): Block Transfer interrupt enable This bit is set and cleared by software.
0x520003CC C   FIELD 05w01 TCIE (rw): buffer Transfer Complete interrupt enable This bit is set and cleared by software.
0x520003CC C   FIELD 06w02 PL (rw): Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0.
0x520003CC C   FIELD 12w01 BEX (rw): byte Endianness exchange
0x520003CC C   FIELD 13w01 HEX (rw): Half word Endianes exchange
0x520003CC C   FIELD 14w01 WEX (rw): Word Endianness exchange
0x520003CC C   FIELD 16w01 SWRQ (wo): SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access).
0x520003D0 B  REGISTER TCR14 (rw): This register is used to configure the concerned channel.
0x520003D0 C   FIELD 00w02 SINC: Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00).
0x520003D0 C   FIELD 02w02 DINC: Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden.
0x520003D0 C   FIELD 04w02 SSIZE: Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &lt; SSIZE and SINC &#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1).
0x520003D0 C   FIELD 06w02 DSIZE: Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &lt; DSIZE and DINC &#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1).
0x520003D0 C   FIELD 08w02 SINCOS: source increment offset size
0x520003D0 C   FIELD 10w02 DINCOS: Destination increment offset
0x520003D0 C   FIELD 12w03 SBURST: source burst transfer configuration
0x520003D0 C   FIELD 15w03 DBURST: Destination burst transfer configuration
0x520003D0 C   FIELD 18w07 TLEN: buffer transfer lengh
0x520003D0 C   FIELD 25w01 PKE: PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0
0x520003D0 C   FIELD 26w02 PAM: Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0
0x520003D0 C   FIELD 28w02 TRGM: Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0.
0x520003D0 C   FIELD 30w01 SWRM: SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0.
0x520003D0 C   FIELD 31w01 BWM: Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable.
0x520003D4 B  REGISTER BNDTR14 (rw): MDMA Channel x block number of data register
0x520003D4 C   FIELD 00w17 BNDT: block number of data to transfer
0x520003D4 C   FIELD 18w01 BRSUM: Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0.
0x520003D4 C   FIELD 19w01 BRDUM: Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0.
0x520003D4 C   FIELD 20w12 BRC: Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0.
0x520003D8 B  REGISTER SAR14 (rw): MDMA channel x source address register
0x520003D8 C   FIELD 00w32 SAR: source adr base
0x520003DC B  REGISTER DAR14 (rw): MDMA channel x destination address register
0x520003DC C   FIELD 00w32 DAR: Destination adr base
0x520003E0 B  REGISTER BRUR14 (rw): MDMA channel x Block Repeat address Update register
0x520003E0 C   FIELD 00w16 SUV: source adresse update value
0x520003E0 C   FIELD 16w16 DUV: destination address update
0x520003E4 B  REGISTER LAR14 (rw): MDMA channel x Link Address register
0x520003E4 C   FIELD 00w32 LAR: Link address register
0x520003E8 B  REGISTER TBR14 (rw): MDMA channel x Trigger and Bus selection Register
0x520003E8 C   FIELD 00w06 TSEL: Trigger selection
0x520003E8 C   FIELD 16w01 SBUS: Source BUS select This bit is protected and can be written only if EN is 0.
0x520003E8 C   FIELD 17w01 DBUS: Destination BUS slect This bit is protected and can be written only if EN is 0.
0x520003F0 B  REGISTER MAR14 (rw): MDMA channel x Mask address register
0x520003F0 C   FIELD 00w32 MAR: Mask address
0x520003F4 B  REGISTER MDR14 (rw): MDMA channel x Mask Data register
0x520003F4 C   FIELD 00w32 MDR: Mask data
0x52000400 B  CLUSTER CH15: Channel cluster: C?ISR, C?IFCR, C?ESR, C?CR, C?TCR, C?BNDTR, C?SAR, C?DAR, C?BRUR, C?LAR, C?TBR, C?MAR and C?MDR registers
0x52000400 B  REGISTER ISR15 (ro): MDMA channel x interrupt/status register
0x52000400 C   FIELD 00w01 TEIF: Channel x transfer error interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000400 C   FIELD 01w01 CTCIF: Channel x Channel Transfer Complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register. CTC is set when the last block was transferred and the channel has been automatically disabled. CTC is also set when the channel is suspended, as a result of writing EN bit to 0.
0x52000400 C   FIELD 02w01 BRTIF: Channel x block repeat transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000400 C   FIELD 03w01 BTIF: Channel x block transfer complete interrupt flag This bit is set by hardware. It is cleared by software writing 1 to the corresponding bit in the DMA_IFCRy register.
0x52000400 C   FIELD 04w01 TCIF: channel x buffer transfer complete
0x52000400 C   FIELD 16w01 CRQA: channel x request active flag
0x52000404 B  REGISTER IFCR15 (wo): MDMA channel x interrupt flag clear register
0x52000404 C   FIELD 00w01 CTEIF: Channel x clear transfer error interrupt flag Writing a 1 into this bit clears TEIFx in the MDMA_ISRy register
0x52000404 C   FIELD 01w01 CCTCIF: Clear Channel transfer complete interrupt flag for channel x Writing a 1 into this bit clears CTCIFx in the MDMA_ISRy register
0x52000404 C   FIELD 02w01 CBRTIF: Channel x clear block repeat transfer complete interrupt flag Writing a 1 into this bit clears BRTIFx in the MDMA_ISRy register
0x52000404 C   FIELD 03w01 CBTIF: Channel x Clear block transfer complete interrupt flag Writing a 1 into this bit clears BTIFx in the MDMA_ISRy register
0x52000404 C   FIELD 04w01 CLTCIF: CLear buffer Transfer Complete Interrupt Flag for channel x Writing a 1 into this bit clears TCIFx in the MDMA_ISRy register
0x52000408 B  REGISTER ESR15 (ro): MDMA Channel x error status register
0x52000408 C   FIELD 00w07 TEA: Transfer Error Address These bits are set and cleared by HW, in case of an MDMA data transfer error. It is used in conjunction with TED. This field indicates the 7 LSBits of the address which generated a transfer/access error. It may be used by SW to retrieve the failing address, by adding this value (truncated to the buffer transfer length size) to the current SAR/DAR value. Note: The SAR/DAR current value doesnt reflect this last address due to the FIFO management system. The SAR/DAR are only updated at the end of a (buffer) transfer (of TLEN+1 bytes). Note: It is not set in case of a link data error.
0x52000408 C   FIELD 07w01 TED: Transfer Error Direction These bit is set and cleared by HW, in case of an MDMA data transfer error.
0x52000408 C   FIELD 08w01 TELD: Transfer Error Link Data These bit is set by HW, in case of a transfer error while reading the block link data structure. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000408 C   FIELD 09w01 TEMD: Transfer Error Mask Data These bit is set by HW, in case of a transfer error while writing the Mask Data. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000408 C   FIELD 10w01 ASE: Address/Size Error These bit is set by HW, when the programmed address is not aligned with the data size. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x52000408 C   FIELD 11w01 BSE: Block Size Error These bit is set by HW, when the block size is not an integer multiple of the data size either for source or destination. TED will indicate whether the problem is on the source or destination. It is cleared by software writing 1 to the CTEIFx bit in the DMA_IFCRy register.
0x5200040C B  REGISTER CR15: This register is used to control the concerned channel.
0x5200040C C   FIELD 00w01 EN (rw): channel enable
0x5200040C C   FIELD 01w01 TEIE (rw): Transfer error interrupt enable This bit is set and cleared by software.
0x5200040C C   FIELD 02w01 CTCIE (rw): Channel Transfer Complete interrupt enable This bit is set and cleared by software.
0x5200040C C   FIELD 03w01 BRTIE (rw): Block Repeat transfer interrupt enable This bit is set and cleared by software.
0x5200040C C   FIELD 04w01 BTIE (rw): Block Transfer interrupt enable This bit is set and cleared by software.
0x5200040C C   FIELD 05w01 TCIE (rw): buffer Transfer Complete interrupt enable This bit is set and cleared by software.
0x5200040C C   FIELD 06w02 PL (rw): Priority level These bits are set and cleared by software. These bits are protected and can be written only if EN is 0.
0x5200040C C   FIELD 12w01 BEX (rw): byte Endianness exchange
0x5200040C C   FIELD 13w01 HEX (rw): Half word Endianes exchange
0x5200040C C   FIELD 14w01 WEX (rw): Word Endianness exchange
0x5200040C C   FIELD 16w01 SWRQ (wo): SW ReQuest Writing a 1 into this bit sets the CRQAx in MDMA_ISRy register, activating the request on Channel x Note: Either the whole CxCR register or the 8-bit/16-bit register @ Address offset: 0x4E + 0x40 chn may be used for SWRQ activation. In case of a SW request, acknowledge is not generated (neither HW signal, nor CxMAR write access).
0x52000410 B  REGISTER TCR15 (rw): This register is used to configure the concerned channel.
0x52000410 C   FIELD 00w02 SINC: Source increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When source is AHB (SBUS=1), SINC = 00 is forbidden. In Linked List Mode, at the end of a block (single or last block in repeated block transfer mode), this register will be loaded from memory (from address given by current LAR[31:0] + 0x00).
0x52000410 C   FIELD 02w02 DINC: Destination increment mode These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: When destination is AHB (DBUS=1), DINC = 00 is forbidden.
0x52000410 C   FIELD 04w02 SSIZE: Source data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0 Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If SINCOS &lt; SSIZE and SINC &#8800; 00, the result will be unpredictable. Note: SSIZE = 11 (double-word) is forbidden when source is TCM/AHB bus (SBUS=1).
0x52000410 C   FIELD 06w02 DSIZE: Destination data size These bits are set and cleared by software. These bits are protected and can be written only if EN is 0. Note: If a value of 11 is programmed for the TCM access/AHB port, a transfer error will occur (TEIF bit set) If DINCOS &lt; DSIZE and DINC &#8800; 00, the result will be unpredictable. Note: DSIZE = 11 (double-word) is forbidden when destination is TCM/AHB bus (DBUS=1).
0x52000410 C   FIELD 08w02 SINCOS: source increment offset size
0x52000410 C   FIELD 10w02 DINCOS: Destination increment offset
0x52000410 C   FIELD 12w03 SBURST: source burst transfer configuration
0x52000410 C   FIELD 15w03 DBURST: Destination burst transfer configuration
0x52000410 C   FIELD 18w07 TLEN: buffer transfer lengh
0x52000410 C   FIELD 25w01 PKE: PacK Enable These bit is set and cleared by software. If the Source Size is smaller than the destination, it will be padded according to the PAM value. If the Source data size is larger than the destination one, it will be truncated. The alignment will be done according to the PAM[0] value. This bit is protected and can be written only if EN is 0
0x52000410 C   FIELD 26w02 PAM: Padding/Alignement Mode These bits are set and cleared by software. Case 1: Source data size smaller than destination data size - 3 options are valid. Case 2: Source data size larger than destination data size. The remainder part is discarded. When PKE = 1 or DSIZE=SSIZE, these bits are ignored. These bits are protected and can be written only if EN is 0
0x52000410 C   FIELD 28w02 TRGM: Trigger Mode These bits are set and cleared by software. Note: If TRGM is 11 for the current block, all the values loaded at the end of the current block through the linked list mechanism must keep the same value (TRGM=11) and the same SWRM value, otherwise the result is undefined. These bits are protected and can be written only if EN is 0.
0x52000410 C   FIELD 30w01 SWRM: SW Request Mode This bit is set and cleared by software. If a HW or SW request is currently active, the bit change will be delayed until the current transfer is completed. If the CxMAR contains a valid address, the CxMDR value will also be written @ CxMAR address. This bit is protected and can be written only if EN is 0.
0x52000410 C   FIELD 31w01 BWM: Bufferable Write Mode This bit is set and cleared by software. This bit is protected and can be written only if EN is 0. Note: All MDMA destination accesses are non-cacheable.
0x52000414 B  REGISTER BNDTR15 (rw): MDMA Channel x block number of data register
0x52000414 C   FIELD 00w17 BNDT: block number of data to transfer
0x52000414 C   FIELD 18w01 BRSUM: Block Repeat Source address Update Mode These bits are protected and can be written only if EN is 0.
0x52000414 C   FIELD 19w01 BRDUM: Block Repeat Destination address Update Mode These bits are protected and can be written only if EN is 0.
0x52000414 C   FIELD 20w12 BRC: Block Repeat Count This field contains the number of repetitions of the current block (0 to 4095). When the channel is enabled, this register is read-only, indicating the remaining number of blocks, excluding the current one. This register decrements after each complete block transfer. Once the last block transfer has completed, this register can either stay at zero or be reloaded automatically from memory (in Linked List mode - i.e. Link Address valid). These bits are protected and can be written only if EN is 0.
0x52000418 B  REGISTER SAR15 (rw): MDMA channel x source address register
0x52000418 C   FIELD 00w32 SAR: source adr base
0x5200041C B  REGISTER DAR15 (rw): MDMA channel x destination address register
0x5200041C C   FIELD 00w32 DAR: Destination adr base
0x52000420 B  REGISTER BRUR15 (rw): MDMA channel x Block Repeat address Update register
0x52000420 C   FIELD 00w16 SUV: source adresse update value
0x52000420 C   FIELD 16w16 DUV: destination address update
0x52000424 B  REGISTER LAR15 (rw): MDMA channel x Link Address register
0x52000424 C   FIELD 00w32 LAR: Link address register
0x52000428 B  REGISTER TBR15 (rw): MDMA channel x Trigger and Bus selection Register
0x52000428 C   FIELD 00w06 TSEL: Trigger selection
0x52000428 C   FIELD 16w01 SBUS: Source BUS select This bit is protected and can be written only if EN is 0.
0x52000428 C   FIELD 17w01 DBUS: Destination BUS slect This bit is protected and can be written only if EN is 0.
0x52000430 B  REGISTER MAR15 (rw): MDMA channel x Mask address register
0x52000430 C   FIELD 00w32 MAR: Mask address
0x52000434 B  REGISTER MDR15 (rw): MDMA channel x Mask Data register
0x52000434 C   FIELD 00w32 MDR: Mask data
0x52001000 A PERIPHERAL DMA2D
0x52001000 B  REGISTER CR (rw): DMA2D control register
0x52001000 C   FIELD 00w01 START: Start This bit can be used to launch the DMA2D according to the parameters loaded in the various configuration registers
0x52001000 C   FIELD 01w01 SUSP: Suspend This bit can be used to suspend the current transfer. This bit is set and reset by software. It is automatically reset by hardware when the START bit is reset.
0x52001000 C   FIELD 02w01 ABORT: Abort This bit can be used to abort the current transfer. This bit is set by software and is automatically reset by hardware when the START bit is reset.
0x52001000 C   FIELD 08w01 TEIE: Transfer error interrupt enable This bit is set and cleared by software.
0x52001000 C   FIELD 09w01 TCIE: Transfer complete interrupt enable This bit is set and cleared by software.
0x52001000 C   FIELD 10w01 TWIE: Transfer watermark interrupt enable This bit is set and cleared by software.
0x52001000 C   FIELD 11w01 CAEIE: CLUT access error interrupt enable This bit is set and cleared by software.
0x52001000 C   FIELD 12w01 CTCIE: CLUT transfer complete interrupt enable This bit is set and cleared by software.
0x52001000 C   FIELD 13w01 CEIE: Configuration Error Interrupt Enable This bit is set and cleared by software.
0x52001000 C   FIELD 16w02 MODE: DMA2D mode This bit is set and cleared by software. It cannot be modified while a transfer is ongoing.
0x52001004 B  REGISTER ISR (ro): DMA2D Interrupt Status Register
0x52001004 C   FIELD 00w01 TEIF: Transfer error interrupt flag This bit is set when an error occurs during a DMA transfer (data transfer or automatic CLUT loading).
0x52001004 C   FIELD 01w01 TCIF: Transfer complete interrupt flag This bit is set when a DMA2D transfer operation is complete (data transfer only).
0x52001004 C   FIELD 02w01 TWIF: Transfer watermark interrupt flag This bit is set when the last pixel of the watermarked line has been transferred.
0x52001004 C   FIELD 03w01 CAEIF: CLUT access error interrupt flag This bit is set when the CPU accesses the CLUT while the CLUT is being automatically copied from a system memory to the internal DMA2D.
0x52001004 C   FIELD 04w01 CTCIF: CLUT transfer complete interrupt flag This bit is set when the CLUT copy from a system memory area to the internal DMA2D memory is complete.
0x52001004 C   FIELD 05w01 CEIF: Configuration error interrupt flag This bit is set when the START bit of DMA2D_CR, DMA2DFGPFCCR or DMA2D_BGPFCCR is set and a wrong configuration has been programmed.
0x52001008 B  REGISTER IFCR (rw): DMA2D interrupt flag clear register
0x52001008 C   FIELD 00w01 CTEIF: Clear Transfer error interrupt flag Programming this bit to 1 clears the TEIF flag in the DMA2D_ISR register
0x52001008 C   FIELD 01w01 CTCIF: Clear transfer complete interrupt flag Programming this bit to 1 clears the TCIF flag in the DMA2D_ISR register
0x52001008 C   FIELD 02w01 CTWIF: Clear transfer watermark interrupt flag Programming this bit to 1 clears the TWIF flag in the DMA2D_ISR register
0x52001008 C   FIELD 03w01 CAECIF: Clear CLUT access error interrupt flag Programming this bit to 1 clears the CAEIF flag in the DMA2D_ISR register
0x52001008 C   FIELD 04w01 CCTCIF: Clear CLUT transfer complete interrupt flag Programming this bit to 1 clears the CTCIF flag in the DMA2D_ISR register
0x52001008 C   FIELD 05w01 CCEIF: Clear configuration error interrupt flag Programming this bit to 1 clears the CEIF flag in the DMA2D_ISR register
0x5200100C B  REGISTER FGMAR (rw): DMA2D foreground memory address register
0x5200100C C   FIELD 00w32 MA: Memory address Address of the data used for the foreground image. This register can only be written when data transfers are disabled. Once the data transfer has started, this register is read-only. The address alignment must match the image format selected e.g. a 32-bit per pixel format must be 32-bit aligned, a 16-bit per pixel format must be 16-bit aligned and a 4-bit per pixel format must be 8-bit aligned.
0x52001010 B  REGISTER FGOR (rw): DMA2D foreground offset register
0x52001010 C   FIELD 00w16 LO: Line offset Line offset used for the foreground expressed in pixel. This value is used to generate the address. It is added at the end of each line to determine the starting address of the next line. These bits can only be written when data transfers are disabled. Once a data transfer has started, they become read-only. If the image format is 4-bit per pixel, the line offset must be even.
0x52001014 B  REGISTER BGMAR (rw): DMA2D background memory address register
0x52001014 C   FIELD 00w32 MA: Memory address Address of the data used for the background image. This register can only be written when data transfers are disabled. Once a data transfer has started, this register is read-only. The address alignment must match the image format selected e.g. a 32-bit per pixel format must be 32-bit aligned, a 16-bit per pixel format must be 16-bit aligned and a 4-bit per pixel format must be 8-bit aligned.
0x52001018 B  REGISTER BGOR (rw): DMA2D background offset register
0x52001018 C   FIELD 00w16 LO: Line offset Line offset used for the background image (expressed in pixel). This value is used for the address generation. It is added at the end of each line to determine the starting address of the next line. These bits can only be written when data transfers are disabled. Once data transfer has started, they become read-only. If the image format is 4-bit per pixel, the line offset must be even.
0x5200101C B  REGISTER FGPFCCR (rw): DMA2D foreground PFC control register
0x5200101C C   FIELD 00w04 CM: Color mode These bits defines the color format of the foreground image. They can only be written when data transfers are disabled. Once the transfer has started, they are read-only. others: meaningless
0x5200101C C   FIELD 04w01 CCM: CLUT color mode This bit defines the color format of the CLUT. It can only be written when the transfer is disabled. Once the CLUT transfer has started, this bit is read-only.
0x5200101C C   FIELD 05w01 START: Start This bit can be set to start the automatic loading of the CLUT. It is automatically reset: ** at the end of the transfer ** when the transfer is aborted by the user application by setting the ABORT bit in DMA2D_CR ** when a transfer error occurs ** when the transfer has not started due to a configuration error or another transfer operation already ongoing (data transfer or automatic background CLUT transfer).
0x5200101C C   FIELD 08w08 CS: CLUT size These bits define the size of the CLUT used for the foreground image. Once the CLUT transfer has started, this field is read-only. The number of CLUT entries is equal to CS[7:0] + 1.
0x5200101C C   FIELD 16w02 AM: Alpha mode These bits select the alpha channel value to be used for the foreground image. They can only be written data the transfer are disabled. Once the transfer has started, they become read-only. other configurations are meaningless
0x5200101C C   FIELD 18w02 CSS: Chroma Sub-Sampling These bits define the chroma sub-sampling mode for YCbCr color mode. Once the transfer has started, these bits are read-only. others: meaningless
0x5200101C C   FIELD 20w01 AI: Alpha Inverted This bit inverts the alpha value. Once the transfer has started, this bit is read-only.
0x5200101C C   FIELD 21w01 RBS: Red Blue Swap This bit allows to swap the R &amp; B to support BGR or ABGR color formats. Once the transfer has started, this bit is read-only.
0x5200101C C   FIELD 24w08 ALPHA: Alpha value These bits define a fixed alpha channel value which can replace the original alpha value or be multiplied by the original alpha value according to the alpha mode selected through the AM[1:0] bits. These bits can only be written when data transfers are disabled. Once a transfer has started, they become read-only.
0x52001020 B  REGISTER FGCOLR (rw): DMA2D foreground color register
0x52001020 C   FIELD 00w08 BLUE: Blue Value These bits defines the blue value for the A4 or A8 mode of the foreground image. They can only be written when data transfers are disabled. Once the transfer has started, They are read-only.
0x52001020 C   FIELD 08w08 GREEN: Green Value These bits defines the green value for the A4 or A8 mode of the foreground image. They can only be written when data transfers are disabled. Once the transfer has started, They are read-only.
0x52001020 C   FIELD 16w08 RED: Red Value These bits defines the red value for the A4 or A8 mode of the foreground image. They can only be written when data transfers are disabled. Once the transfer has started, they are read-only.
0x52001024 B  REGISTER BGPFCCR (rw): DMA2D background PFC control register
0x52001024 C   FIELD 00w04 CM: Color mode These bits define the color format of the foreground image. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only. others: meaningless
0x52001024 C   FIELD 04w01 CCM: CLUT Color mode These bits define the color format of the CLUT. This register can only be written when the transfer is disabled. Once the CLUT transfer has started, this bit is read-only.
0x52001024 C   FIELD 05w01 START: Start This bit is set to start the automatic loading of the CLUT. This bit is automatically reset: ** at the end of the transfer ** when the transfer is aborted by the user application by setting the ABORT bit in the DMA2D_CR ** when a transfer error occurs ** when the transfer has not started due to a configuration error or another transfer operation already on going (data transfer or automatic BackGround CLUT transfer).
0x52001024 C   FIELD 08w08 CS: CLUT size These bits define the size of the CLUT used for the BG. Once the CLUT transfer has started, this field is read-only. The number of CLUT entries is equal to CS[7:0] + 1.
0x52001024 C   FIELD 16w02 AM: Alpha mode These bits define which alpha channel value to be used for the background image. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only. others: meaningless
0x52001024 C   FIELD 20w01 AI: Alpha Inverted This bit inverts the alpha value. Once the transfer has started, this bit is read-only.
0x52001024 C   FIELD 21w01 RBS: Red Blue Swap This bit allows to swap the R &amp; B to support BGR or ABGR color formats. Once the transfer has started, this bit is read-only.
0x52001024 C   FIELD 24w08 ALPHA: Alpha value These bits define a fixed alpha channel value which can replace the original alpha value or be multiplied with the original alpha value according to the alpha mode selected with bits AM[1: 0]. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only.
0x52001028 B  REGISTER BGCOLR (rw): DMA2D background color register
0x52001028 C   FIELD 00w08 BLUE: Blue Value These bits define the blue value for the A4 or A8 mode of the background. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only.
0x52001028 C   FIELD 08w08 GREEN: Green Value These bits define the green value for the A4 or A8 mode of the background. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only.
0x52001028 C   FIELD 16w08 RED: Red Value These bits define the red value for the A4 or A8 mode of the background. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only.
0x5200102C B  REGISTER FGCMAR (rw): DMA2D foreground CLUT memory address register
0x5200102C C   FIELD 00w32 MA: Memory Address Address of the data used for the CLUT address dedicated to the foreground image. This register can only be written when no transfer is ongoing. Once the CLUT transfer has started, this register is read-only. If the foreground CLUT format is 32-bit, the address must be 32-bit aligned.
0x52001030 B  REGISTER BGCMAR (rw): DMA2D background CLUT memory address register
0x52001030 C   FIELD 00w32 MA: Memory address Address of the data used for the CLUT address dedicated to the background image. This register can only be written when no transfer is on going. Once the CLUT transfer has started, this register is read-only. If the background CLUT format is 32-bit, the address must be 32-bit aligned.
0x52001034 B  REGISTER OPFCCR (rw): DMA2D output PFC control register
0x52001034 C   FIELD 00w03 CM: Color mode These bits define the color format of the output image. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only. others: meaningless
0x52001034 C   FIELD 08w01 SB: Swap Bytes
0x52001034 C   FIELD 20w01 AI: Alpha Inverted This bit inverts the alpha value. Once the transfer has started, this bit is read-only.
0x52001034 C   FIELD 21w01 RBS: Red Blue Swap This bit allows to swap the R &amp; B to support BGR or ABGR color formats. Once the transfer has started, this bit is read-only.
0x52001038 B  REGISTER OCOLR (rw): DMA2D output color register
0x52001038 C   FIELD 00w08 BLUE: Blue Value These bits define the blue value of the output image. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only.
0x52001038 C   FIELD 08w08 GREEN: Green Value These bits define the green value of the output image. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only.
0x52001038 C   FIELD 16w08 RED: Red Value These bits define the red value of the output image. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only.
0x52001038 C   FIELD 24w08 ALPHA: Alpha Channel Value These bits define the alpha channel of the output color. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only.
0x5200103C B  REGISTER OMAR (rw): DMA2D output memory address register
0x5200103C C   FIELD 00w32 MA: Memory Address Address of the data used for the output FIFO. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only. The address alignment must match the image format selected e.g. a 32-bit per pixel format must be 32-bit aligned and a 16-bit per pixel format must be 16-bit aligned.
0x52001040 B  REGISTER OOR (rw): DMA2D output offset register
0x52001040 C   FIELD 00w16 LO: Line Offset Line offset used for the output (expressed in pixels). This value is used for the address generation. It is added at the end of each line to determine the starting address of the next line. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only.
0x52001044 B  REGISTER NLR (rw): DMA2D number of line register
0x52001044 C   FIELD 00w16 NL: Number of lines Number of lines of the area to be transferred. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only.
0x52001044 C   FIELD 16w14 PL: Pixel per lines Number of pixels per lines of the area to be transferred. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only. If any of the input image format is 4-bit per pixel, pixel per lines must be even.
0x52001048 B  REGISTER LWR (rw): DMA2D line watermark register
0x52001048 C   FIELD 00w16 LW: Line watermark These bits allow to configure the line watermark for interrupt generation. An interrupt is raised when the last pixel of the watermarked line has been transferred. These bits can only be written when data transfers are disabled. Once the transfer has started, they are read-only.
0x5200104C B  REGISTER AMTCR (rw): DMA2D AXI master timer configuration register
0x5200104C C   FIELD 00w01 EN: Enable Enables the dead time functionality.
0x5200104C C   FIELD 08w08 DT: Dead Time Dead time value in the AXI clock cycle inserted between two consecutive accesses on the AXI master port. These bits represent the minimum guaranteed number of cycles between two consecutive AXI accesses.
0x52002000 A PERIPHERAL FLASH
0x52002000 B  REGISTER ACR: FLASH access control register
0x52002000 C   FIELD 00w04 LATENCY: Read latency
0x52002000 C   FIELD 04w02 WRHIGHFREQ: Flash signal delay
0x52002004 B  CLUSTER BANK1: Cluster BANK1, containing KEYR?, CR?, SR?, CCR?, PRAR_CUR?, PRAR_PRG?, SCAR_CUR?, SCAR_PRG?, WPSN_CUR?R, WPSN_PRG?R, CRCCR?, CRCSADD?R, CRCEADD?R, ECC_FA?R
0x52002004 B  REGISTER KEYR1 (wo): FLASH key register for bank 1
0x52002004 C   FIELD 00w32 KEYR: Bank access configuration unlock key
0x52002008 B  REGISTER OPTKEYR (wo): FLASH option key register
0x52002008 C   FIELD 00w32 OPTKEYR: FLASH option bytes control access unlock key
0x5200200C B  REGISTER CR1: FLASH control register for bank 1
0x5200200C C   FIELD 00w01 LOCK: Bank 1 configuration lock bit
0x5200200C C   FIELD 01w01 PG: Bank 1 internal buffer control bit
0x5200200C C   FIELD 02w01 SER: Bank 1 sector erase request
0x5200200C C   FIELD 03w01 BER: Bank 1 erase request
0x5200200C C   FIELD 04w02 PSIZE: Bank 1 program size
0x5200200C C   FIELD 06w01 FW: Bank 1 write forcing control bit
0x5200200C C   FIELD 07w01 START: Bank 1 erase start control bit
0x5200200C C   FIELD 08w03 SNB: Bank 1 sector erase selection number
0x5200200C C   FIELD 15w01 CRC_EN: Bank 1 CRC control bit
0x5200200C C   FIELD 16w01 EOPIE: Bank 1 end-of-program interrupt control bit
0x5200200C C   FIELD 17w01 WRPERRIE: Bank 1 write protection error interrupt enable bit
0x5200200C C   FIELD 18w01 PGSERRIE: Bank 1 programming sequence error interrupt enable bit
0x5200200C C   FIELD 19w01 STRBERRIE: Bank 1 strobe error interrupt enable bit
0x5200200C C   FIELD 21w01 INCERRIE: Bank 1 inconsistency error interrupt enable bit
0x5200200C C   FIELD 22w01 OPERRIE: Bank 1 write
0x5200200C C   FIELD 23w01 RDPERRIE: Bank 1 read protection error interrupt enable bit
0x5200200C C   FIELD 24w01 RDSERRIE: Bank 1 secure error interrupt enable bit
0x5200200C C   FIELD 25w01 SNECCERRIE: Bank 1 ECC single correction error interrupt enable bit
0x5200200C C   FIELD 26w01 DBECCERRIE: Bank 1 ECC double detection error interrupt enable bit
0x5200200C C   FIELD 27w01 CRCENDIE: Bank 1 CRC end of calculation interrupt enable bit
0x5200200C C   FIELD 28w01 CRCRDERRIE: Bank 1 CRC read error interrupt enable bit
0x52002010 B  REGISTER SR1: FLASH status register for bank 1
0x52002010 C   FIELD 00w01 BSY: Bank 1 busy flag
0x52002010 C   FIELD 01w01 WBNE: Bank 1 write buffer not empty flag
0x52002010 C   FIELD 02w01 QW: Bank 1 wait queue flag
0x52002010 C   FIELD 03w01 CRC_BUSY: Bank 1 CRC busy flag
0x52002010 C   FIELD 16w01 EOP: Bank 1 end-of-program flag
0x52002010 C   FIELD 17w01 WRPERR: Bank 1 write protection error flag
0x52002010 C   FIELD 18w01 PGSERR: Bank 1 programming sequence error flag
0x52002010 C   FIELD 19w01 STRBERR: Bank 1 strobe error flag
0x52002010 C   FIELD 21w01 INCERR: Bank 1 inconsistency error flag
0x52002010 C   FIELD 22w01 OPERR: Bank 1 write
0x52002010 C   FIELD 23w01 RDPERR: Bank 1 read protection error flag
0x52002010 C   FIELD 24w01 RDSERR: Bank 1 secure error flag
0x52002010 C   FIELD 25w01 SNECCERR: Bank 1 single correction error flag
0x52002010 C   FIELD 26w01 DBECCERR: Bank 1 ECC double detection error flag
0x52002010 C   FIELD 27w01 CRCEND: Bank 1 CRC end of calculation flag
0x52002010 C   FIELD 28w01 CRCRDERR: Bank 1 CRC read error flag
0x52002014 B  REGISTER CCR1: FLASH clear control register for bank 1
0x52002014 C   FIELD 16w01 CLR_EOP: Bank 1 EOP1 flag clear bit
0x52002014 C   FIELD 17w01 CLR_WRPERR: Bank 1 WRPERR1 flag clear bit
0x52002014 C   FIELD 18w01 CLR_PGSERR: Bank 1 PGSERR1 flag clear bit
0x52002014 C   FIELD 19w01 CLR_STRBERR: Bank 1 STRBERR1 flag clear bit
0x52002014 C   FIELD 21w01 CLR_INCERR: Bank 1 INCERR1 flag clear bit
0x52002014 C   FIELD 22w01 CLR_OPERR: Bank 1 OPERR1 flag clear bit
0x52002014 C   FIELD 23w01 CLR_RDPERR: Bank 1 RDPERR1 flag clear bit
0x52002014 C   FIELD 24w01 CLR_RDSERR: Bank 1 RDSERR1 flag clear bit
0x52002014 C   FIELD 25w01 CLR_SNECCERR: Bank 1 SNECCERR1 flag clear bit
0x52002014 C   FIELD 26w01 CLR_DBECCERR: Bank 1 DBECCERR1 flag clear bit
0x52002014 C   FIELD 27w01 CLR_CRCEND: Bank 1 CRCEND1 flag clear bit
0x52002014 C   FIELD 28w01 CLR_CRCRDERR: Bank 1 CRCRDERR1 flag clear bit
0x52002018 B  REGISTER OPTCR: FLASH option control register
0x52002018 C   FIELD 00w01 OPTLOCK: FLASH
0x52002018 C   FIELD 01w01 OPTSTART: Option byte start change option configuration bit
0x52002018 C   FIELD 04w01 MER: mass erase request
0x52002018 C   FIELD 30w01 OPTCHANGEERRIE: Option byte change error interrupt enable bit
0x52002018 C   FIELD 31w01 SWAP_BANK: Bank swapping option configuration bit
0x5200201C B  REGISTER OPTSR_CUR: FLASH option status register
0x5200201C C   FIELD 00w01 OPT_BUSY: Option byte change ongoing flag
0x5200201C C   FIELD 02w02 BOR_LEV: Brownout level option status bit
0x5200201C C   FIELD 04w01 IWDG_SW: IWDG control mode option status bit
0x5200201C C   FIELD 05w01 IWDG2_SW: IWDG2 control mode option status bit
0x5200201C C   FIELD 06w01 NRST_STOP_D1: D1 domain DStop entry reset option status bit
0x5200201C C   FIELD 07w01 RST_STDY_D1: D1 domain DStandby entry reset option status bit
0x5200201C C   FIELD 08w08 RDP: Readout protection level option status byte
0x5200201C C   FIELD 17w01 IWDG_FZ_STOP: IWDG Stop mode freeze option status bit
0x5200201C C   FIELD 18w01 IWDG_FZ_SDBY: IWDG Standby mode freeze option status bit
0x5200201C C   FIELD 19w02 ST_RAM_SIZE: ST RAM size option status
0x5200201C C   FIELD 21w01 SECURITY: Security enable option status bit
0x5200201C C   FIELD 22w01 BOOT_CM4: Arm Cortex
0x5200201C C   FIELD 23w01 BOOT_CM7: Arm Cortex
0x5200201C C   FIELD 24w01 NRST_STOP_D2: D2 domain DStop entry reset option status bit
0x5200201C C   FIELD 25w01 NRST_STBY_D2: D2 domain DStandby entry reset option status bit
0x5200201C C   FIELD 29w01 IO_HSLV: I
0x5200201C C   FIELD 30w01 OPTCHANGEERR: Option byte change error flag
0x5200201C C   FIELD 31w01 SWAP_BANK_OPT: Bank swapping option status bit
0x52002020 B  REGISTER OPTSR_PRG: FLASH option status register
0x52002020 C   FIELD 02w02 BOR_LEV: Brownout level option configuration bit
0x52002020 C   FIELD 04w01 IWDG_SW: IWDG control mode option configuration bit
0x52002020 C   FIELD 05w01 IWDG2_SW: IWDG2 control mode option configuration bit
0x52002020 C   FIELD 06w01 NRST_STOP_D1: D1 domain DStop entry reset option configuration bit
0x52002020 C   FIELD 07w01 NRST_STDY_D1: D1 domain DStandby entry reset option configuration bit
0x52002020 C   FIELD 08w08 RDP: Readout protection level option configuration bits
0x52002020 C   FIELD 17w01 IWDG_FZ_STOP: IWDG Stop mode freeze option configuration bit
0x52002020 C   FIELD 18w01 IWDG_FZ_SDBY: IWDG Standby mode freeze option configuration bit
0x52002020 C   FIELD 19w02 ST_RAM_SIZE: ST RAM size option configuration bits
0x52002020 C   FIELD 21w01 SECURITY: Security enable option configuration bit
0x52002020 C   FIELD 22w01 BOOT_CM4: Arm Cortex
0x52002020 C   FIELD 23w01 BOOT_CM7: Arm Cortex
0x52002020 C   FIELD 24w01 NRST_STOP_D2: D2 domain DStop entry reset option configuration bit
0x52002020 C   FIELD 25w01 NRST_STBY_D2: D2 domain DStandby entry reset option configuration bit
0x52002020 C   FIELD 29w01 IO_HSLV: I
0x52002020 C   FIELD 31w01 SWAP_BANK_OPT: Bank swapping option configuration bit
0x52002024 B  REGISTER OPTCCR: FLASH option clear control register
0x52002024 C   FIELD 30w01 CLR_OPTCHANGEERR: OPTCHANGEERR reset bit
0x52002028 B  REGISTER PRAR_CUR1: FLASH protection address for bank 1
0x52002028 C   FIELD 00w12 PROT_AREA_START: Bank 1 PCROP area start status bits
0x52002028 C   FIELD 16w12 PROT_AREA_END: Bank 1 PCROP area end status bits
0x52002028 C   FIELD 31w01 DMEP: Bank 1 PCROP protected erase enable option status bit
0x5200202C B  REGISTER PRAR_PRG1: FLASH protection address for bank 1
0x5200202C C   FIELD 00w12 PROT_AREA_START: Bank 1 PCROP area start configuration bits
0x5200202C C   FIELD 16w12 PROT_AREA_END: Bank 1 PCROP area end configuration bits
0x5200202C C   FIELD 31w01 DMEP: Bank 1 PCROP protected erase enable option configuration bit
0x52002030 B  REGISTER SCAR_CUR1: FLASH secure address for bank 1
0x52002030 C   FIELD 00w12 SEC_AREA_START: Bank 1 secure-only area start status bits
0x52002030 C   FIELD 16w12 SEC_AREA_END: Bank 1 secure-only area end status bits
0x52002030 C   FIELD 31w01 DMES: Bank 1 secure access protected erase enable option status bit
0x52002034 B  REGISTER SCAR_PRG1: FLASH secure address for bank 1
0x52002034 C   FIELD 00w12 SEC_AREA_START: Bank 1 secure-only area start configuration bits
0x52002034 C   FIELD 16w12 SEC_AREA_END: Bank 1 secure-only area end configuration bits
0x52002034 C   FIELD 31w01 DMES: Bank 1 secure access protected erase enable option configuration bit
0x52002038 B  REGISTER WPSN_CURR1: FLASH write sector protection for bank 1
0x52002038 C   FIELD 00w08 WRPSn: Bank 1 sector write protection option status byte
0x5200203C B  REGISTER WPSN_PRGR1: FLASH write sector protection for bank 1
0x5200203C C   FIELD 00w08 WRPSn: Bank 1 sector write protection option status byte
0x52002040 B  REGISTER BOOT7_CURR: FLASH register boot address for Arm Cortex-M7 core
0x52002040 C   FIELD 00w16 BOOT_CM7_ADD0: Arm Cortex-M7 boot address 0
0x52002040 C   FIELD 16w16 BOOT_CM7_ADD1: Arm Cortex-M7 boot address 1
0x52002044 B  REGISTER BOOT7_PRGR: FLASH register boot address for Arm Cortex-M7 core
0x52002044 C   FIELD 00w16 BOOT_CM7_ADD0: Arm Cortex-M7 boot address 0 configuration
0x52002044 C   FIELD 16w16 BOOT_CM7_ADD1: Arm Cortex-M7 boot address 1 configuration
0x52002048 B  REGISTER BOOT4_CURR: FLASH register boot address for Arm Cortex-M4 core
0x52002048 C   FIELD 00w16 BOOT_CM4_ADD0: Arm Cortex-M4 boot address 0
0x52002048 C   FIELD 16w16 BOOT_CM4_ADD1: Arm Cortex-M4 boot address 1
0x5200204C B  REGISTER BOOT4_PRGR: FLASH register boot address for Arm Cortex-M4 core
0x5200204C C   FIELD 00w16 BOOT_CM4_ADD0: Arm Cortex-M4 boot address 0 configuration
0x5200204C C   FIELD 16w16 BOOT_CM4_ADD1: Arm Cortex-M4 boot address 1 configuration
0x52002050 B  REGISTER CRCCR1: FLASH CRC control register for bank 1
0x52002050 C   FIELD 00w03 CRC_SECT: Bank 1 CRC sector number
0x52002050 C   FIELD 08w01 CRC_BY_SECT: Bank 1 CRC sector mode select bit
0x52002050 C   FIELD 09w01 ADD_SECT: Bank 1 CRC sector select bit
0x52002050 C   FIELD 10w01 CLEAN_SECT: Bank 1 CRC sector list clear bit
0x52002050 C   FIELD 16w01 START_CRC: Bank 1 CRC start bit
0x52002050 C   FIELD 17w01 CLEAN_CRC: Bank 1 CRC clear bit
0x52002050 C   FIELD 20w02 CRC_BURST: Bank 1 CRC burst size
0x52002050 C   FIELD 22w01 ALL_BANK: Bank 1 CRC select bit
0x52002054 B  REGISTER CRCSADDR1: FLASH CRC start address register for bank 1
0x52002054 C   FIELD 02w18 CRC_START_ADDR: CRC start address on bank 1
0x52002058 B  REGISTER CRCEADDR1: FLASH CRC end address register for bank 1
0x52002058 C   FIELD 02w18 CRC_END_ADDR: CRC end address on bank 1
0x5200205C B  REGISTER CRCDATAR: FLASH CRC data register
0x5200205C C   FIELD 00w32 CRC_DATA: CRC result
0x52002060 B  REGISTER FAR1: FLASH ECC fail address for bank 1
0x52002060 C   FIELD 00w15 FAIL_ECC_ADDR: Bank 1 ECC error address
0x52002100 B  REGISTER ACR_: FLASH access control register
0x52002100 C   FIELD 00w04 LATENCY: Read latency
0x52002100 C   FIELD 04w02 WRHIGHFREQ: Flash signal delay
0x52002104 B  CLUSTER BANK2: Cluster BANK2, containing KEYR?, CR?, SR?, CCR?, PRAR_CUR?, PRAR_PRG?, SCAR_CUR?, SCAR_PRG?, WPSN_CUR?R, WPSN_PRG?R, CRCCR?, CRCSADD?R, CRCEADD?R, ECC_FA?R
0x52002104 B  REGISTER KEYR2 (wo): FLASH key register for bank 1
0x52002104 C   FIELD 00w32 KEYR: Bank access configuration unlock key
0x52002108 B  REGISTER OPTKEYR_ (wo): FLASH option key register
0x52002108 C   FIELD 00w32 OPTKEYR: FLASH option bytes control access unlock key
0x5200210C B  REGISTER CR2: FLASH control register for bank 1
0x5200210C C   FIELD 00w01 LOCK: Bank 1 configuration lock bit
0x5200210C C   FIELD 01w01 PG: Bank 1 internal buffer control bit
0x5200210C C   FIELD 02w01 SER: Bank 1 sector erase request
0x5200210C C   FIELD 03w01 BER: Bank 1 erase request
0x5200210C C   FIELD 04w02 PSIZE: Bank 1 program size
0x5200210C C   FIELD 06w01 FW: Bank 1 write forcing control bit
0x5200210C C   FIELD 07w01 START: Bank 1 erase start control bit
0x5200210C C   FIELD 08w03 SNB: Bank 1 sector erase selection number
0x5200210C C   FIELD 15w01 CRC_EN: Bank 1 CRC control bit
0x5200210C C   FIELD 16w01 EOPIE: Bank 1 end-of-program interrupt control bit
0x5200210C C   FIELD 17w01 WRPERRIE: Bank 1 write protection error interrupt enable bit
0x5200210C C   FIELD 18w01 PGSERRIE: Bank 1 programming sequence error interrupt enable bit
0x5200210C C   FIELD 19w01 STRBERRIE: Bank 1 strobe error interrupt enable bit
0x5200210C C   FIELD 21w01 INCERRIE: Bank 1 inconsistency error interrupt enable bit
0x5200210C C   FIELD 22w01 OPERRIE: Bank 1 write
0x5200210C C   FIELD 23w01 RDPERRIE: Bank 1 read protection error interrupt enable bit
0x5200210C C   FIELD 24w01 RDSERRIE: Bank 1 secure error interrupt enable bit
0x5200210C C   FIELD 25w01 SNECCERRIE: Bank 1 ECC single correction error interrupt enable bit
0x5200210C C   FIELD 26w01 DBECCERRIE: Bank 1 ECC double detection error interrupt enable bit
0x5200210C C   FIELD 27w01 CRCENDIE: Bank 1 CRC end of calculation interrupt enable bit
0x5200210C C   FIELD 28w01 CRCRDERRIE: Bank 1 CRC read error interrupt enable bit
0x52002110 B  REGISTER SR2: FLASH status register for bank 1
0x52002110 C   FIELD 00w01 BSY: Bank 1 busy flag
0x52002110 C   FIELD 01w01 WBNE: Bank 1 write buffer not empty flag
0x52002110 C   FIELD 02w01 QW: Bank 1 wait queue flag
0x52002110 C   FIELD 03w01 CRC_BUSY: Bank 1 CRC busy flag
0x52002110 C   FIELD 16w01 EOP: Bank 1 end-of-program flag
0x52002110 C   FIELD 17w01 WRPERR: Bank 1 write protection error flag
0x52002110 C   FIELD 18w01 PGSERR: Bank 1 programming sequence error flag
0x52002110 C   FIELD 19w01 STRBERR: Bank 1 strobe error flag
0x52002110 C   FIELD 21w01 INCERR: Bank 1 inconsistency error flag
0x52002110 C   FIELD 22w01 OPERR: Bank 1 write
0x52002110 C   FIELD 23w01 RDPERR: Bank 1 read protection error flag
0x52002110 C   FIELD 24w01 RDSERR: Bank 1 secure error flag
0x52002110 C   FIELD 25w01 SNECCERR: Bank 1 single correction error flag
0x52002110 C   FIELD 26w01 DBECCERR: Bank 1 ECC double detection error flag
0x52002110 C   FIELD 27w01 CRCEND: Bank 1 CRC end of calculation flag
0x52002110 C   FIELD 28w01 CRCRDERR: Bank 1 CRC read error flag
0x52002114 B  REGISTER CCR2: FLASH clear control register for bank 1
0x52002114 C   FIELD 16w01 CLR_EOP: Bank 1 EOP1 flag clear bit
0x52002114 C   FIELD 17w01 CLR_WRPERR: Bank 1 WRPERR1 flag clear bit
0x52002114 C   FIELD 18w01 CLR_PGSERR: Bank 1 PGSERR1 flag clear bit
0x52002114 C   FIELD 19w01 CLR_STRBERR: Bank 1 STRBERR1 flag clear bit
0x52002114 C   FIELD 21w01 CLR_INCERR: Bank 1 INCERR1 flag clear bit
0x52002114 C   FIELD 22w01 CLR_OPERR: Bank 1 OPERR1 flag clear bit
0x52002114 C   FIELD 23w01 CLR_RDPERR: Bank 1 RDPERR1 flag clear bit
0x52002114 C   FIELD 24w01 CLR_RDSERR: Bank 1 RDSERR1 flag clear bit
0x52002114 C   FIELD 25w01 CLR_SNECCERR: Bank 1 SNECCERR1 flag clear bit
0x52002114 C   FIELD 26w01 CLR_DBECCERR: Bank 1 DBECCERR1 flag clear bit
0x52002114 C   FIELD 27w01 CLR_CRCEND: Bank 1 CRCEND1 flag clear bit
0x52002114 C   FIELD 28w01 CLR_CRCRDERR: Bank 1 CRCRDERR1 flag clear bit
0x52002118 B  REGISTER OPTCR_: FLASH option control register
0x52002118 C   FIELD 00w01 OPTLOCK: FLASH
0x52002118 C   FIELD 01w01 OPTSTART: Option byte start change option configuration bit
0x52002118 C   FIELD 04w01 MER: mass erase request
0x52002118 C   FIELD 30w01 OPTCHANGEERRIE: Option byte change error interrupt enable bit
0x52002118 C   FIELD 31w01 SWAP_BANK: Bank swapping option configuration bit
0x5200211C B  REGISTER OPTSR_CUR_: FLASH option status register
0x5200211C C   FIELD 00w01 OPT_BUSY: Option byte change ongoing flag
0x5200211C C   FIELD 02w02 BOR_LEV: Brownout level option status bit
0x5200211C C   FIELD 04w01 IWDG_SW: IWDG control mode option status bit
0x5200211C C   FIELD 05w01 IWDG2_SW: IWDG2 control mode option status bit
0x5200211C C   FIELD 06w01 NRST_STOP_D1: D1 domain DStop entry reset option status bit
0x5200211C C   FIELD 07w01 RST_STDY_D1: D1 domain DStandby entry reset option status bit
0x5200211C C   FIELD 08w08 RDP: Readout protection level option status byte
0x5200211C C   FIELD 17w01 IWDG_FZ_STOP: IWDG Stop mode freeze option status bit
0x5200211C C   FIELD 18w01 IWDG_FZ_SDBY: IWDG Standby mode freeze option status bit
0x5200211C C   FIELD 19w02 ST_RAM_SIZE: ST RAM size option status
0x5200211C C   FIELD 21w01 SECURITY: Security enable option status bit
0x5200211C C   FIELD 22w01 BOOT_CM4: Arm Cortex
0x5200211C C   FIELD 23w01 BOOT_CM7: Arm Cortex
0x5200211C C   FIELD 24w01 NRST_STOP_D2: D2 domain DStop entry reset option status bit
0x5200211C C   FIELD 25w01 NRST_STBY_D2: D2 domain DStandby entry reset option status bit
0x5200211C C   FIELD 29w01 IO_HSLV: I
0x5200211C C   FIELD 30w01 OPTCHANGEERR: Option byte change error flag
0x5200211C C   FIELD 31w01 SWAP_BANK_OPT: Bank swapping option status bit
0x52002120 B  REGISTER OPTSR_PRG_: FLASH option status register
0x52002120 C   FIELD 02w02 BOR_LEV: Brownout level option configuration bit
0x52002120 C   FIELD 04w01 IWDG_SW: IWDG control mode option configuration bit
0x52002120 C   FIELD 05w01 IWDG2_SW: IWDG2 control mode option configuration bit
0x52002120 C   FIELD 06w01 NRST_STOP_D1: D1 domain DStop entry reset option configuration bit
0x52002120 C   FIELD 07w01 NRST_STDY_D1: D1 domain DStandby entry reset option configuration bit
0x52002120 C   FIELD 08w08 RDP: Readout protection level option configuration bits
0x52002120 C   FIELD 17w01 IWDG_FZ_STOP: IWDG Stop mode freeze option configuration bit
0x52002120 C   FIELD 18w01 IWDG_FZ_SDBY: IWDG Standby mode freeze option configuration bit
0x52002120 C   FIELD 19w02 ST_RAM_SIZE: ST RAM size option configuration bits
0x52002120 C   FIELD 21w01 SECURITY: Security enable option configuration bit
0x52002120 C   FIELD 22w01 BOOT_CM4: Arm Cortex
0x52002120 C   FIELD 23w01 BOOT_CM7: Arm Cortex
0x52002120 C   FIELD 24w01 NRST_STOP_D2: D2 domain DStop entry reset option configuration bit
0x52002120 C   FIELD 25w01 NRST_STBY_D2: D2 domain DStandby entry reset option configuration bit
0x52002120 C   FIELD 29w01 IO_HSLV: I
0x52002120 C   FIELD 31w01 SWAP_BANK_OPT: Bank swapping option configuration bit
0x52002124 B  REGISTER OPTCCR_: FLASH option clear control register
0x52002124 C   FIELD 30w01 CLR_OPTCHANGEERR: OPTCHANGEERR reset bit
0x52002128 B  REGISTER PRAR_CUR2: FLASH protection address for bank 1
0x52002128 C   FIELD 00w12 PROT_AREA_START: Bank 1 PCROP area start status bits
0x52002128 C   FIELD 16w12 PROT_AREA_END: Bank 1 PCROP area end status bits
0x52002128 C   FIELD 31w01 DMEP: Bank 1 PCROP protected erase enable option status bit
0x5200212C B  REGISTER PRAR_PRG2: FLASH protection address for bank 1
0x5200212C C   FIELD 00w12 PROT_AREA_START: Bank 1 PCROP area start configuration bits
0x5200212C C   FIELD 16w12 PROT_AREA_END: Bank 1 PCROP area end configuration bits
0x5200212C C   FIELD 31w01 DMEP: Bank 1 PCROP protected erase enable option configuration bit
0x52002130 B  REGISTER SCAR_CUR2: FLASH secure address for bank 1
0x52002130 C   FIELD 00w12 SEC_AREA_START: Bank 1 secure-only area start status bits
0x52002130 C   FIELD 16w12 SEC_AREA_END: Bank 1 secure-only area end status bits
0x52002130 C   FIELD 31w01 DMES: Bank 1 secure access protected erase enable option status bit
0x52002134 B  REGISTER SCAR_PRG2: FLASH secure address for bank 1
0x52002134 C   FIELD 00w12 SEC_AREA_START: Bank 1 secure-only area start configuration bits
0x52002134 C   FIELD 16w12 SEC_AREA_END: Bank 1 secure-only area end configuration bits
0x52002134 C   FIELD 31w01 DMES: Bank 1 secure access protected erase enable option configuration bit
0x52002138 B  REGISTER WPSN_CURR2: FLASH write sector protection for bank 1
0x52002138 C   FIELD 00w08 WRPSn: Bank 1 sector write protection option status byte
0x5200213C B  REGISTER WPSN_PRGR2: FLASH write sector protection for bank 1
0x5200213C C   FIELD 00w08 WRPSn: Bank 1 sector write protection option status byte
0x52002140 B  REGISTER BOOT7_CURR_: FLASH register boot address for Arm Cortex-M7 core
0x52002140 C   FIELD 00w16 BOOT_CM7_ADD0: Arm Cortex-M7 boot address 0
0x52002140 C   FIELD 16w16 BOOT_CM7_ADD1: Arm Cortex-M7 boot address 1
0x52002144 B  REGISTER BOOT7_PRGR_: FLASH register boot address for Arm Cortex-M7 core
0x52002144 C   FIELD 00w16 BOOT_CM7_ADD0: Arm Cortex-M7 boot address 0 configuration
0x52002144 C   FIELD 16w16 BOOT_CM7_ADD1: Arm Cortex-M7 boot address 1 configuration
0x52002148 B  REGISTER BOOT4_CURR_: FLASH register boot address for Arm Cortex-M4 core
0x52002148 C   FIELD 00w16 BOOT_CM4_ADD0: Arm Cortex-M4 boot address 0
0x52002148 C   FIELD 16w16 BOOT_CM4_ADD1: Arm Cortex-M4 boot address 1
0x5200214C B  REGISTER BOOT4_PRGR_: FLASH register boot address for Arm Cortex-M4 core
0x5200214C C   FIELD 00w16 BOOT_CM4_ADD0: Arm Cortex-M4 boot address 0 configuration
0x5200214C C   FIELD 16w16 BOOT_CM4_ADD1: Arm Cortex-M4 boot address 1 configuration
0x52002150 B  REGISTER CRCCR2: FLASH CRC control register for bank 1
0x52002150 C   FIELD 00w03 CRC_SECT: Bank 1 CRC sector number
0x52002150 C   FIELD 08w01 CRC_BY_SECT: Bank 1 CRC sector mode select bit
0x52002150 C   FIELD 09w01 ADD_SECT: Bank 1 CRC sector select bit
0x52002150 C   FIELD 10w01 CLEAN_SECT: Bank 1 CRC sector list clear bit
0x52002150 C   FIELD 16w01 START_CRC: Bank 1 CRC start bit
0x52002150 C   FIELD 17w01 CLEAN_CRC: Bank 1 CRC clear bit
0x52002150 C   FIELD 20w02 CRC_BURST: Bank 1 CRC burst size
0x52002150 C   FIELD 22w01 ALL_BANK: Bank 1 CRC select bit
0x52002154 B  REGISTER CRCSADDR2: FLASH CRC start address register for bank 1
0x52002154 C   FIELD 02w18 CRC_START_ADDR: CRC start address on bank 1
0x52002158 B  REGISTER CRCEADDR2: FLASH CRC end address register for bank 1
0x52002158 C   FIELD 02w18 CRC_END_ADDR: CRC end address on bank 1
0x52002160 B  REGISTER FAR2: FLASH ECC fail address for bank 1
0x52002160 C   FIELD 00w15 FAIL_ECC_ADDR: Bank 1 ECC error address
0x52003000 A PERIPHERAL JPEG
0x52003000 B  REGISTER CONFR0 (wo): JPEG codec control register
0x52003000 C   FIELD 00w01 START: Start This bit start or stop the encoding or decoding process. Read this register always return 0.
0x52003004 B  REGISTER CONFR1 (rw): JPEG codec configuration register 1
0x52003004 C   FIELD 00w02 NF: Number of color components This field defines the number of color components minus 1.
0x52003004 C   FIELD 03w01 DE: Decoding Enable This bit selects the coding or decoding process
0x52003004 C   FIELD 04w02 COLORSPACE: Color Space This filed defines the number of quantization tables minus 1 to insert in the output stream.
0x52003004 C   FIELD 06w02 NS: Number of components for Scan This field defines the number of components minus 1 for scan header marker segment.
0x52003004 C   FIELD 08w01 HDR: Header Processing This bit enable the header processing (generation/parsing).
0x52003004 C   FIELD 16w16 YSIZE: Y Size This field defines the number of lines in source image.
0x52003008 B  REGISTER CONFR2 (rw): JPEG codec configuration register 2
0x52003008 C   FIELD 00w26 NMCU: Number of MCU For encoding: this field defines the number of MCU units minus 1 to encode. For decoding: this field indicates the number of complete MCU units minus 1 to be decoded (this field is updated after the JPEG header parsing). If the decoded image size has not a X or Y size multiple of 8 or 16 (depending on the sub-sampling process), the resulting incomplete or empty MCU must be added to this value to get the total number of MCU generated.
0x5200300C B  REGISTER CONFR3 (rw): JPEG codec configuration register 3
0x5200300C C   FIELD 16w16 XSIZE: X size This field defines the number of pixels per line.
0x52003010 B  REGISTER CONFRN1 (rw): JPEG codec configuration register 4-7
0x52003010 C   FIELD 00w01 HD: Huffman DC Selects the Huffman table for encoding the DC coefficients.
0x52003010 C   FIELD 01w01 HA: Huffman AC Selects the Huffman table for encoding the AC coefficients.
0x52003010 C   FIELD 02w02 QT: Quantization Table Selects quantization table associated with a color component.
0x52003010 C   FIELD 04w04 NB: Number of Block Number of data units minus 1 that belong to a particular color in the MCU.
0x52003010 C   FIELD 08w04 VSF: Vertical Sampling Factor Vertical sampling factor for component i.
0x52003010 C   FIELD 12w04 HSF: Horizontal Sampling Factor Horizontal sampling factor for component i.
0x52003014 B  REGISTER CONFRN2 (rw): JPEG codec configuration register 4-7
0x52003014 C   FIELD 00w01 HD: Huffman DC Selects the Huffman table for encoding the DC coefficients.
0x52003014 C   FIELD 01w01 HA: Huffman AC Selects the Huffman table for encoding the AC coefficients.
0x52003014 C   FIELD 02w02 QT: Quantization Table Selects quantization table associated with a color component.
0x52003014 C   FIELD 04w04 NB: Number of Block Number of data units minus 1 that belong to a particular color in the MCU.
0x52003014 C   FIELD 08w04 VSF: Vertical Sampling Factor Vertical sampling factor for component i.
0x52003014 C   FIELD 12w04 HSF: Horizontal Sampling Factor Horizontal sampling factor for component i.
0x52003018 B  REGISTER CONFRN3 (rw): JPEG codec configuration register 4-7
0x52003018 C   FIELD 00w01 HD: Huffman DC Selects the Huffman table for encoding the DC coefficients.
0x52003018 C   FIELD 01w01 HA: Huffman AC Selects the Huffman table for encoding the AC coefficients.
0x52003018 C   FIELD 02w02 QT: Quantization Table Selects quantization table associated with a color component.
0x52003018 C   FIELD 04w04 NB: Number of Block Number of data units minus 1 that belong to a particular color in the MCU.
0x52003018 C   FIELD 08w04 VSF: Vertical Sampling Factor Vertical sampling factor for component i.
0x52003018 C   FIELD 12w04 HSF: Horizontal Sampling Factor Horizontal sampling factor for component i.
0x5200301C B  REGISTER CONFRN4 (rw): JPEG codec configuration register 4-7
0x5200301C C   FIELD 00w01 HD: Huffman DC Selects the Huffman table for encoding the DC coefficients.
0x5200301C C   FIELD 01w01 HA: Huffman AC Selects the Huffman table for encoding the AC coefficients.
0x5200301C C   FIELD 02w02 QT: Quantization Table Selects quantization table associated with a color component.
0x5200301C C   FIELD 04w04 NB: Number of Block Number of data units minus 1 that belong to a particular color in the MCU.
0x5200301C C   FIELD 08w04 VSF: Vertical Sampling Factor Vertical sampling factor for component i.
0x5200301C C   FIELD 12w04 HSF: Horizontal Sampling Factor Horizontal sampling factor for component i.
0x52003030 B  REGISTER CR (rw): JPEG control register
0x52003030 C   FIELD 00w01 JCEN: JPEG Core Enable Enable the JPEG codec Core.
0x52003030 C   FIELD 01w01 IFTIE: Input FIFO Threshold Interrupt Enable This bit enables the interrupt generation when input FIFO reach the threshold.
0x52003030 C   FIELD 02w01 IFNFIE: Input FIFO Not Full Interrupt Enable This bit enables the interrupt generation when input FIFO is not empty.
0x52003030 C   FIELD 03w01 OFTIE: Output FIFO Threshold Interrupt Enable This bit enables the interrupt generation when output FIFO reach the threshold.
0x52003030 C   FIELD 04w01 OFNEIE: Output FIFO Not Empty Interrupt Enable This bit enables the interrupt generation when output FIFO is not empty.
0x52003030 C   FIELD 05w01 EOCIE: End of Conversion Interrupt Enable This bit enables the interrupt generation on the end of conversion.
0x52003030 C   FIELD 06w01 HPDIE: Header Parsing Done Interrupt Enable This bit enables the interrupt generation on the Header Parsing Operation.
0x52003030 C   FIELD 11w01 IDMAEN: Input DMA Enable Enable the DMA request generation for the input FIFO.
0x52003030 C   FIELD 12w01 ODMAEN: Output DMA Enable Enable the DMA request generation for the output FIFO.
0x52003030 C   FIELD 13w01 IFF: Input FIFO Flush This bit flush the input FIFO. This bit is always read as 0.
0x52003030 C   FIELD 14w01 OFF: Output FIFO Flush This bit flush the output FIFO. This bit is always read as 0.
0x52003034 B  REGISTER SR (ro): JPEG status register
0x52003034 C   FIELD 01w01 IFTF: Input FIFO Threshold Flag This bit is set when the input FIFO is not full and is bellow its threshold.
0x52003034 C   FIELD 02w01 IFNFF: Input FIFO Not Full Flag This bit is set when the input FIFO is not full (a data can be written).
0x52003034 C   FIELD 03w01 OFTF: Output FIFO Threshold Flag This bit is set when the output FIFO is not empty and has reach its threshold.
0x52003034 C   FIELD 04w01 OFNEF: Output FIFO Not Empty Flag This bit is set when the output FIFO is not empty (a data is available).
0x52003034 C   FIELD 05w01 EOCF: End of Conversion Flag This bit is set when the JPEG codec core has finished the encoding or the decoding process and than last data has been sent to the output FIFO.
0x52003034 C   FIELD 06w01 HPDF: Header Parsing Done Flag This bit is set in decode mode when the JPEG codec has finished the parsing of the headers and the internal registers have been updated.
0x52003034 C   FIELD 07w01 COF: Codec Operation Flag This bit is set when when a JPEG codec operation is on going (encoding or decoding).
0x52003038 B  REGISTER CFR (rw): JPEG clear flag register
0x52003038 C   FIELD 05w01 CEOCF: Clear End of Conversion Flag Writing 1 clears the End of Conversion Flag of the JPEG Status Register.
0x52003038 C   FIELD 06w01 CHPDF: Clear Header Parsing Done Flag Writing 1 clears the Header Parsing Done Flag of the JPEG Status Register.
0x52003040 B  REGISTER DIR (wo): JPEG data input register
0x52003040 C   FIELD 00w32 DATAIN: Data Input FIFO Input FIFO data register.
0x52003044 B  REGISTER DOR (ro): JPEG data output register
0x52003044 C   FIELD 00w32 DATAOUT: Data Output FIFO Output FIFO data register.
0x52004000 A PERIPHERAL FMC
0x52004000 B  REGISTER BCR1 (rw): This register contains the control information of each memory bank, used for SRAMs, PSRAM and NOR Flash memories.
0x52004000 C   FIELD 00w01 MBKEN: Memory bank enable bit This bit enables the memory bank. After reset Bank1 is enabled, all others are disabled. Accessing a disabled bank causes an ERROR on AXI bus.
0x52004000 C   FIELD 01w01 MUXEN: Address/data multiplexing enable bit When this bit is set, the address and data values are multiplexed on the data bus, valid only with NOR and PSRAM memories:
0x52004000 C   FIELD 02w02 MTYP: Memory type These bits define the type of external memory attached to the corresponding memory bank:
0x52004000 C   FIELD 04w02 MWID: Memory data bus width Defines the external memory device width, valid for all type of memories.
0x52004000 C   FIELD 06w01 FACCEN: Flash access enable This bit enables NOR Flash memory access operations.
0x52004000 C   FIELD 08w01 BURSTEN: Burst enable bit This bit enables/disables synchronous accesses during read operations. It is valid only for synchronous memories operating in Burst mode:
0x52004000 C   FIELD 09w01 WAITPOL: Wait signal polarity bit This bit defines the polarity of the wait signal from memory used for either in synchronous or asynchronous mode:
0x52004000 C   FIELD 11w01 WAITCFG: Wait timing configuration The NWAIT signal indicates whether the data from the memory are valid or if a wait state must be inserted when accessing the memory in synchronous mode. This configuration bit determines if NWAIT is asserted by the memory one clock cycle before the wait state or during the wait state:
0x52004000 C   FIELD 12w01 WREN: Write enable bit This bit indicates whether write operations are enabled/disabled in the bank by the FMC:
0x52004000 C   FIELD 13w01 WAITEN: Wait enable bit This bit enables/disables wait-state insertion via the NWAIT signal when accessing the memory in synchronous mode.
0x52004000 C   FIELD 14w01 EXTMOD: Extended mode enable. This bit enables the FMC to program the write timings for asynchronous accesses inside the FMC_BWTR register, thus resulting in different timings for read and write operations. Note: When the extended mode is disabled, the FMC can operate in Mode1 or Mode2 as follows: ** Mode 1 is the default mode when the SRAM/PSRAM memory type is selected (MTYP =0x0 or 0x01) ** Mode 2 is the default mode when the NOR memory type is selected (MTYP = 0x10).
0x52004000 C   FIELD 15w01 ASYNCWAIT: Wait signal during asynchronous transfers This bit enables/disables the FMC to use the wait signal even during an asynchronous protocol.
0x52004000 C   FIELD 16w03 CPSIZE: CRAM Page Size These are used for Cellular RAM 1.5 which does not allow burst access to cross the address boundaries between pages. When these bits are configured, the FMC controller splits automatically the burst access when the memory page size is reached (refer to memory datasheet for page size). Other configuration: reserved.
0x52004000 C   FIELD 19w01 CBURSTRW: Write burst enable For PSRAM (CRAM) operating in Burst mode, the bit enables synchronous accesses during write operations. The enable bit for synchronous read accesses is the BURSTEN bit in the FMC_BCRx register.
0x52004000 C   FIELD 20w01 CCLKEN: Continuous Clock Enable This bit enables the FMC_CLK clock output to external memory devices. Note: The CCLKEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register. Bank 1 must be configured in synchronous mode to generate the FMC_CLK continuous clock. If CCLKEN bit is set, the FMC_CLK clock ratio is specified by CLKDIV value in the FMC_BTR1 register. CLKDIV in FMC_BWTR1 is dont care. If the synchronous mode is used and CCLKEN bit is set, the synchronous memories connected to other banks than Bank 1 are clocked by the same clock (the CLKDIV value in the FMC_BTR2..4 and FMC_BWTR2..4 registers for other banks has no effect.)
0x52004000 C   FIELD 21w01 WFDIS: Write FIFO Disable This bit disables the Write FIFO used by the FMC controller. Note: The WFDIS bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register.
0x52004000 C   FIELD 24w02 BMAP: FMC bank mapping These bits allows different to remap SDRAM bank2 or swap the FMC NOR/PSRAM and SDRAM banks.Refer to Table 10 for Note: The BMAP bits of the FMC_BCR2..4 registers are dont care. It is only enabled through the FMC_BCR1 register.
0x52004000 C   FIELD 31w01 FMCEN: FMC controller Enable This bit enables/disables the FMC controller. Note: The FMCEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register.
0x52004004 B  REGISTER BTR1 (rw): This register contains the control information of each memory bank, used for SRAMs, PSRAM and NOR Flash memories.If the EXTMOD bit is set in the FMC_BCRx register, then this register is partitioned for write and read access, that is, 2 registers are available: one to configure read accesses (this register) and one to configure write accesses (FMC_BWTRx registers).
0x52004004 C   FIELD 00w04 ADDSET: Address setup phase duration These bits are written by software to define the duration of the address setup phase (refer to Figure81 to Figure93), used in SRAMs, ROMs and asynchronous NOR Flash: For each access mode address setup phase duration, please refer to the respective figure (refer to Figure81 to Figure93). Note: In synchronous accesses, this value is dont care. In Muxed mode or Mode D, the minimum value for ADDSET is 1.
0x52004004 C   FIELD 04w04 ADDHLD: Address-hold phase duration These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in mode D or multiplexed accesses: For each access mode address-hold phase duration, please refer to the respective figure (Figure81 to Figure93). Note: In synchronous accesses, this value is not used, the address hold phase is always 1 memory clock period duration.
0x52004004 C   FIELD 08w08 DATAST: Data-phase duration These bits are written by software to define the duration of the data phase (refer to Figure81 to Figure93), used in asynchronous accesses: For each memory type and access mode data-phase duration, please refer to the respective figure (Figure81 to Figure93). Example: Mode1, write access, DATAST=1: Data-phase duration= DATAST+1 = 2 KCK_FMC clock cycles. Note: In synchronous accesses, this value is dont care.
0x52004004 C   FIELD 16w04 BUSTURN: Bus turnaround phase duration These bits are written by software to add a delay at the end of a write-to-read or read-to write transaction. The programmed bus turnaround delay is inserted between an asynchronous read (in muxed or mode D) or write transaction and any other asynchronous /synchronous read/write from/to a static bank. If a read operation is performed, the bank can be the same or a different one, whereas it must be different in case of write operation to the bank, except in muxed mode or mode D. In some cases, whatever the programmed BUSTRUN values, the bus turnaround delay is fixed as follows: The bus turnaround delay is not inserted between two consecutive asynchronous write transfers to the same static memory bank except in muxed mode and mode D. There is a bus turnaround delay of 1 FMC clock cycle between: Two consecutive asynchronous read transfers to the same static memory bank except for modes muxed and D. An asynchronous read to an asynchronous or synchronous write to any static bank or dynamic bank except in modes muxed and D mode. There is a bus turnaround delay of 2 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to the same bank. A synchronous write (burst or single) access and an asynchronous write or read transfer to or from static memory bank (the bank can be the same or a different one in case of a read operation. Two consecutive synchronous read operations (in Burst or Single mode) followed by any synchronous/asynchronous read or write from/to another static memory bank. There is a bus turnaround delay of 3 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to different static banks. A synchronous write access (in Burst or Single mode) and a synchronous read from the same or a different bank. The bus turnaround delay allows to match the minimum time between consecutive transactions (tEHEL from NEx high to NEx low) and the maximum time required by the memory to free the data bus after a read access (tEHQZ): (BUSTRUN + 1) KCK_FMC period &#8805; tEHELmin and (BUSTRUN + 2)KCK_FMC period &#8805; tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period &#8805; max (tEHELmin, tEHQZmax) if EXTMOD = 126. ...
0x52004004 C   FIELD 20w04 CLKDIV: Clock divide ratio (for FMC_CLK signal) These bits define the period of FMC_CLK clock output signal, expressed in number of KCK_FMC cycles: In asynchronous NOR Flash, SRAM or PSRAM accesses, this value is dont care. Note: Refer to Section20.6.5: Synchronous transactions for FMC_CLK divider ratio formula)
0x52004004 C   FIELD 24w04 DATLAT: Data latency for synchronous memory For synchronous access with read write burst mode enabled these bits define the number of memory clock cycles
0x52004004 C   FIELD 28w02 ACCMOD: Access mode These bits specify the asynchronous access modes as shown in the timing diagrams. They are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1.
0x52004008 B  REGISTER BCR2 (rw): This register contains the control information of each memory bank, used for SRAMs, PSRAM and NOR Flash memories.
0x52004008 C   FIELD 00w01 MBKEN: Memory bank enable bit This bit enables the memory bank. After reset Bank1 is enabled, all others are disabled. Accessing a disabled bank causes an ERROR on AXI bus.
0x52004008 C   FIELD 01w01 MUXEN: Address/data multiplexing enable bit When this bit is set, the address and data values are multiplexed on the data bus, valid only with NOR and PSRAM memories:
0x52004008 C   FIELD 02w02 MTYP: Memory type These bits define the type of external memory attached to the corresponding memory bank:
0x52004008 C   FIELD 04w02 MWID: Memory data bus width Defines the external memory device width, valid for all type of memories.
0x52004008 C   FIELD 06w01 FACCEN: Flash access enable This bit enables NOR Flash memory access operations.
0x52004008 C   FIELD 08w01 BURSTEN: Burst enable bit This bit enables/disables synchronous accesses during read operations. It is valid only for synchronous memories operating in Burst mode:
0x52004008 C   FIELD 09w01 WAITPOL: Wait signal polarity bit This bit defines the polarity of the wait signal from memory used for either in synchronous or asynchronous mode:
0x52004008 C   FIELD 11w01 WAITCFG: Wait timing configuration The NWAIT signal indicates whether the data from the memory are valid or if a wait state must be inserted when accessing the memory in synchronous mode. This configuration bit determines if NWAIT is asserted by the memory one clock cycle before the wait state or during the wait state:
0x52004008 C   FIELD 12w01 WREN: Write enable bit This bit indicates whether write operations are enabled/disabled in the bank by the FMC:
0x52004008 C   FIELD 13w01 WAITEN: Wait enable bit This bit enables/disables wait-state insertion via the NWAIT signal when accessing the memory in synchronous mode.
0x52004008 C   FIELD 14w01 EXTMOD: Extended mode enable. This bit enables the FMC to program the write timings for asynchronous accesses inside the FMC_BWTR register, thus resulting in different timings for read and write operations. Note: When the extended mode is disabled, the FMC can operate in Mode1 or Mode2 as follows: ** Mode 1 is the default mode when the SRAM/PSRAM memory type is selected (MTYP =0x0 or 0x01) ** Mode 2 is the default mode when the NOR memory type is selected (MTYP = 0x10).
0x52004008 C   FIELD 15w01 ASYNCWAIT: Wait signal during asynchronous transfers This bit enables/disables the FMC to use the wait signal even during an asynchronous protocol.
0x52004008 C   FIELD 16w03 CPSIZE: CRAM Page Size These are used for Cellular RAM 1.5 which does not allow burst access to cross the address boundaries between pages. When these bits are configured, the FMC controller splits automatically the burst access when the memory page size is reached (refer to memory datasheet for page size). Other configuration: reserved.
0x52004008 C   FIELD 19w01 CBURSTRW: Write burst enable For PSRAM (CRAM) operating in Burst mode, the bit enables synchronous accesses during write operations. The enable bit for synchronous read accesses is the BURSTEN bit in the FMC_BCRx register.
0x52004008 C   FIELD 20w01 CCLKEN: Continuous Clock Enable This bit enables the FMC_CLK clock output to external memory devices. Note: The CCLKEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register. Bank 1 must be configured in synchronous mode to generate the FMC_CLK continuous clock. If CCLKEN bit is set, the FMC_CLK clock ratio is specified by CLKDIV value in the FMC_BTR1 register. CLKDIV in FMC_BWTR1 is dont care. If the synchronous mode is used and CCLKEN bit is set, the synchronous memories connected to other banks than Bank 1 are clocked by the same clock (the CLKDIV value in the FMC_BTR2..4 and FMC_BWTR2..4 registers for other banks has no effect.)
0x52004008 C   FIELD 21w01 WFDIS: Write FIFO Disable This bit disables the Write FIFO used by the FMC controller. Note: The WFDIS bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register.
0x52004008 C   FIELD 24w02 BMAP: FMC bank mapping These bits allows different to remap SDRAM bank2 or swap the FMC NOR/PSRAM and SDRAM banks.Refer to Table 10 for Note: The BMAP bits of the FMC_BCR2..4 registers are dont care. It is only enabled through the FMC_BCR1 register.
0x52004008 C   FIELD 31w01 FMCEN: FMC controller Enable This bit enables/disables the FMC controller. Note: The FMCEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register.
0x5200400C B  REGISTER BTR2 (rw): This register contains the control information of each memory bank, used for SRAMs, PSRAM and NOR Flash memories.If the EXTMOD bit is set in the FMC_BCRx register, then this register is partitioned for write and read access, that is, 2 registers are available: one to configure read accesses (this register) and one to configure write accesses (FMC_BWTRx registers).
0x5200400C C   FIELD 00w04 ADDSET: Address setup phase duration These bits are written by software to define the duration of the address setup phase (refer to Figure81 to Figure93), used in SRAMs, ROMs and asynchronous NOR Flash: For each access mode address setup phase duration, please refer to the respective figure (refer to Figure81 to Figure93). Note: In synchronous accesses, this value is dont care. In Muxed mode or Mode D, the minimum value for ADDSET is 1.
0x5200400C C   FIELD 04w04 ADDHLD: Address-hold phase duration These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in mode D or multiplexed accesses: For each access mode address-hold phase duration, please refer to the respective figure (Figure81 to Figure93). Note: In synchronous accesses, this value is not used, the address hold phase is always 1 memory clock period duration.
0x5200400C C   FIELD 08w08 DATAST: Data-phase duration These bits are written by software to define the duration of the data phase (refer to Figure81 to Figure93), used in asynchronous accesses: For each memory type and access mode data-phase duration, please refer to the respective figure (Figure81 to Figure93). Example: Mode1, write access, DATAST=1: Data-phase duration= DATAST+1 = 2 KCK_FMC clock cycles. Note: In synchronous accesses, this value is dont care.
0x5200400C C   FIELD 16w04 BUSTURN: Bus turnaround phase duration These bits are written by software to add a delay at the end of a write-to-read or read-to write transaction. The programmed bus turnaround delay is inserted between an asynchronous read (in muxed or mode D) or write transaction and any other asynchronous /synchronous read/write from/to a static bank. If a read operation is performed, the bank can be the same or a different one, whereas it must be different in case of write operation to the bank, except in muxed mode or mode D. In some cases, whatever the programmed BUSTRUN values, the bus turnaround delay is fixed as follows: The bus turnaround delay is not inserted between two consecutive asynchronous write transfers to the same static memory bank except in muxed mode and mode D. There is a bus turnaround delay of 1 FMC clock cycle between: Two consecutive asynchronous read transfers to the same static memory bank except for modes muxed and D. An asynchronous read to an asynchronous or synchronous write to any static bank or dynamic bank except in modes muxed and D mode. There is a bus turnaround delay of 2 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to the same bank. A synchronous write (burst or single) access and an asynchronous write or read transfer to or from static memory bank (the bank can be the same or a different one in case of a read operation. Two consecutive synchronous read operations (in Burst or Single mode) followed by any synchronous/asynchronous read or write from/to another static memory bank. There is a bus turnaround delay of 3 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to different static banks. A synchronous write access (in Burst or Single mode) and a synchronous read from the same or a different bank. The bus turnaround delay allows to match the minimum time between consecutive transactions (tEHEL from NEx high to NEx low) and the maximum time required by the memory to free the data bus after a read access (tEHQZ): (BUSTRUN + 1) KCK_FMC period &#8805; tEHELmin and (BUSTRUN + 2)KCK_FMC period &#8805; tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period &#8805; max (tEHELmin, tEHQZmax) if EXTMOD = 1. ...
0x5200400C C   FIELD 20w04 CLKDIV: Clock divide ratio (for FMC_CLK signal) These bits define the period of FMC_CLK clock output signal, expressed in number of KCK_FMC cycles: In asynchronous NOR Flash, SRAM or PSRAM accesses, this value is dont care. Note: Refer to Section20.6.5: Synchronous transactions for FMC_CLK divider ratio formula)
0x5200400C C   FIELD 24w04 DATLAT: Data latency for synchronous memory For synchronous access with read write burst mode enabled these bits define the number of memory clock cycles
0x5200400C C   FIELD 28w02 ACCMOD: Access mode These bits specify the asynchronous access modes as shown in the timing diagrams. They are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1.
0x52004010 B  REGISTER BCR3 (rw): This register contains the control information of each memory bank, used for SRAMs, PSRAM and NOR Flash memories.
0x52004010 C   FIELD 00w01 MBKEN: Memory bank enable bit This bit enables the memory bank. After reset Bank1 is enabled, all others are disabled. Accessing a disabled bank causes an ERROR on AXI bus.
0x52004010 C   FIELD 01w01 MUXEN: Address/data multiplexing enable bit When this bit is set, the address and data values are multiplexed on the data bus, valid only with NOR and PSRAM memories:
0x52004010 C   FIELD 02w02 MTYP: Memory type These bits define the type of external memory attached to the corresponding memory bank:
0x52004010 C   FIELD 04w02 MWID: Memory data bus width Defines the external memory device width, valid for all type of memories.
0x52004010 C   FIELD 06w01 FACCEN: Flash access enable This bit enables NOR Flash memory access operations.
0x52004010 C   FIELD 08w01 BURSTEN: Burst enable bit This bit enables/disables synchronous accesses during read operations. It is valid only for synchronous memories operating in Burst mode:
0x52004010 C   FIELD 09w01 WAITPOL: Wait signal polarity bit This bit defines the polarity of the wait signal from memory used for either in synchronous or asynchronous mode:
0x52004010 C   FIELD 11w01 WAITCFG: Wait timing configuration The NWAIT signal indicates whether the data from the memory are valid or if a wait state must be inserted when accessing the memory in synchronous mode. This configuration bit determines if NWAIT is asserted by the memory one clock cycle before the wait state or during the wait state:
0x52004010 C   FIELD 12w01 WREN: Write enable bit This bit indicates whether write operations are enabled/disabled in the bank by the FMC:
0x52004010 C   FIELD 13w01 WAITEN: Wait enable bit This bit enables/disables wait-state insertion via the NWAIT signal when accessing the memory in synchronous mode.
0x52004010 C   FIELD 14w01 EXTMOD: Extended mode enable. This bit enables the FMC to program the write timings for asynchronous accesses inside the FMC_BWTR register, thus resulting in different timings for read and write operations. Note: When the extended mode is disabled, the FMC can operate in Mode1 or Mode2 as follows: ** Mode 1 is the default mode when the SRAM/PSRAM memory type is selected (MTYP =0x0 or 0x01) ** Mode 2 is the default mode when the NOR memory type is selected (MTYP = 0x10).
0x52004010 C   FIELD 15w01 ASYNCWAIT: Wait signal during asynchronous transfers This bit enables/disables the FMC to use the wait signal even during an asynchronous protocol.
0x52004010 C   FIELD 16w03 CPSIZE: CRAM Page Size These are used for Cellular RAM 1.5 which does not allow burst access to cross the address boundaries between pages. When these bits are configured, the FMC controller splits automatically the burst access when the memory page size is reached (refer to memory datasheet for page size). Other configuration: reserved.
0x52004010 C   FIELD 19w01 CBURSTRW: Write burst enable For PSRAM (CRAM) operating in Burst mode, the bit enables synchronous accesses during write operations. The enable bit for synchronous read accesses is the BURSTEN bit in the FMC_BCRx register.
0x52004010 C   FIELD 20w01 CCLKEN: Continuous Clock Enable This bit enables the FMC_CLK clock output to external memory devices. Note: The CCLKEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register. Bank 1 must be configured in synchronous mode to generate the FMC_CLK continuous clock. If CCLKEN bit is set, the FMC_CLK clock ratio is specified by CLKDIV value in the FMC_BTR1 register. CLKDIV in FMC_BWTR1 is dont care. If the synchronous mode is used and CCLKEN bit is set, the synchronous memories connected to other banks than Bank 1 are clocked by the same clock (the CLKDIV value in the FMC_BTR2..4 and FMC_BWTR2..4 registers for other banks has no effect.)
0x52004010 C   FIELD 21w01 WFDIS: Write FIFO Disable This bit disables the Write FIFO used by the FMC controller. Note: The WFDIS bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register.
0x52004010 C   FIELD 24w02 BMAP: FMC bank mapping These bits allows different to remap SDRAM bank2 or swap the FMC NOR/PSRAM and SDRAM banks.Refer to Table 10 for Note: The BMAP bits of the FMC_BCR2..4 registers are dont care. It is only enabled through the FMC_BCR1 register.
0x52004010 C   FIELD 31w01 FMCEN: FMC controller Enable This bit enables/disables the FMC controller. Note: The FMCEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register.
0x52004014 B  REGISTER BTR3 (rw): This register contains the control information of each memory bank, used for SRAMs, PSRAM and NOR Flash memories.If the EXTMOD bit is set in the FMC_BCRx register, then this register is partitioned for write and read access, that is, 2 registers are available: one to configure read accesses (this register) and one to configure write accesses (FMC_BWTRx registers).
0x52004014 C   FIELD 00w04 ADDSET: Address setup phase duration These bits are written by software to define the duration of the address setup phase (refer to Figure81 to Figure93), used in SRAMs, ROMs and asynchronous NOR Flash: For each access mode address setup phase duration, please refer to the respective figure (refer to Figure81 to Figure93). Note: In synchronous accesses, this value is dont care. In Muxed mode or Mode D, the minimum value for ADDSET is 1.
0x52004014 C   FIELD 04w04 ADDHLD: Address-hold phase duration These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in mode D or multiplexed accesses: For each access mode address-hold phase duration, please refer to the respective figure (Figure81 to Figure93). Note: In synchronous accesses, this value is not used, the address hold phase is always 1 memory clock period duration.
0x52004014 C   FIELD 08w08 DATAST: Data-phase duration These bits are written by software to define the duration of the data phase (refer to Figure81 to Figure93), used in asynchronous accesses: For each memory type and access mode data-phase duration, please refer to the respective figure (Figure81 to Figure93). Example: Mode1, write access, DATAST=1: Data-phase duration= DATAST+1 = 2 KCK_FMC clock cycles. Note: In synchronous accesses, this value is dont care.
0x52004014 C   FIELD 16w04 BUSTURN: Bus turnaround phase duration These bits are written by software to add a delay at the end of a write-to-read or read-to write transaction. The programmed bus turnaround delay is inserted between an asynchronous read (in muxed or mode D) or write transaction and any other asynchronous /synchronous read/write from/to a static bank. If a read operation is performed, the bank can be the same or a different one, whereas it must be different in case of write operation to the bank, except in muxed mode or mode D. In some cases, whatever the programmed BUSTRUN values, the bus turnaround delay is fixed as follows: The bus turnaround delay is not inserted between two consecutive asynchronous write transfers to the same static memory bank except in muxed mode and mode D. There is a bus turnaround delay of 1 FMC clock cycle between: Two consecutive asynchronous read transfers to the same static memory bank except for modes muxed and D. An asynchronous read to an asynchronous or synchronous write to any static bank or dynamic bank except in modes muxed and D mode. There is a bus turnaround delay of 2 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to the same bank. A synchronous write (burst or single) access and an asynchronous write or read transfer to or from static memory bank (the bank can be the same or a different one in case of a read operation. Two consecutive synchronous read operations (in Burst or Single mode) followed by any synchronous/asynchronous read or write from/to another static memory bank. There is a bus turnaround delay of 3 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to different static banks. A synchronous write access (in Burst or Single mode) and a synchronous read from the same or a different bank. The bus turnaround delay allows to match the minimum time between consecutive transactions (tEHEL from NEx high to NEx low) and the maximum time required by the memory to free the data bus after a read access (tEHQZ): (BUSTRUN + 1) KCK_FMC period &#8805; tEHELmin and (BUSTRUN + 2)KCK_FMC period &#8805; tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period &#8805; max (tEHELmin, tEHQZmax) if EXTMOD =1. ...
0x52004014 C   FIELD 20w04 CLKDIV: Clock divide ratio (for FMC_CLK signal) These bits define the period of FMC_CLK clock output signal, expressed in number of KCK_FMC cycles: In asynchronous NOR Flash, SRAM or PSRAM accesses, this value is dont care. Note: Refer to Section20.6.5: Synchronous transactions for FMC_CLK divider ratio formula)
0x52004014 C   FIELD 24w04 DATLAT: Data latency for synchronous memory For synchronous access with read write burst mode enabled these bits define the number of memory clock cycles
0x52004014 C   FIELD 28w02 ACCMOD: Access mode These bits specify the asynchronous access modes as shown in the timing diagrams. They are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1.
0x52004018 B  REGISTER BCR4 (rw): This register contains the control information of each memory bank, used for SRAMs, PSRAM and NOR Flash memories.
0x52004018 C   FIELD 00w01 MBKEN: Memory bank enable bit This bit enables the memory bank. After reset Bank1 is enabled, all others are disabled. Accessing a disabled bank causes an ERROR on AXI bus.
0x52004018 C   FIELD 01w01 MUXEN: Address/data multiplexing enable bit When this bit is set, the address and data values are multiplexed on the data bus, valid only with NOR and PSRAM memories:
0x52004018 C   FIELD 02w02 MTYP: Memory type These bits define the type of external memory attached to the corresponding memory bank:
0x52004018 C   FIELD 04w02 MWID: Memory data bus width Defines the external memory device width, valid for all type of memories.
0x52004018 C   FIELD 06w01 FACCEN: Flash access enable This bit enables NOR Flash memory access operations.
0x52004018 C   FIELD 08w01 BURSTEN: Burst enable bit This bit enables/disables synchronous accesses during read operations. It is valid only for synchronous memories operating in Burst mode:
0x52004018 C   FIELD 09w01 WAITPOL: Wait signal polarity bit This bit defines the polarity of the wait signal from memory used for either in synchronous or asynchronous mode:
0x52004018 C   FIELD 11w01 WAITCFG: Wait timing configuration The NWAIT signal indicates whether the data from the memory are valid or if a wait state must be inserted when accessing the memory in synchronous mode. This configuration bit determines if NWAIT is asserted by the memory one clock cycle before the wait state or during the wait state:
0x52004018 C   FIELD 12w01 WREN: Write enable bit This bit indicates whether write operations are enabled/disabled in the bank by the FMC:
0x52004018 C   FIELD 13w01 WAITEN: Wait enable bit This bit enables/disables wait-state insertion via the NWAIT signal when accessing the memory in synchronous mode.
0x52004018 C   FIELD 14w01 EXTMOD: Extended mode enable. This bit enables the FMC to program the write timings for asynchronous accesses inside the FMC_BWTR register, thus resulting in different timings for read and write operations. Note: When the extended mode is disabled, the FMC can operate in Mode1 or Mode2 as follows: ** Mode 1 is the default mode when the SRAM/PSRAM memory type is selected (MTYP =0x0 or 0x01) ** Mode 2 is the default mode when the NOR memory type is selected (MTYP = 0x10).
0x52004018 C   FIELD 15w01 ASYNCWAIT: Wait signal during asynchronous transfers This bit enables/disables the FMC to use the wait signal even during an asynchronous protocol.
0x52004018 C   FIELD 16w03 CPSIZE: CRAM Page Size These are used for Cellular RAM 1.5 which does not allow burst access to cross the address boundaries between pages. When these bits are configured, the FMC controller splits automatically the burst access when the memory page size is reached (refer to memory datasheet for page size). Other configuration: reserved.
0x52004018 C   FIELD 19w01 CBURSTRW: Write burst enable For PSRAM (CRAM) operating in Burst mode, the bit enables synchronous accesses during write operations. The enable bit for synchronous read accesses is the BURSTEN bit in the FMC_BCRx register.
0x52004018 C   FIELD 20w01 CCLKEN: Continuous Clock Enable This bit enables the FMC_CLK clock output to external memory devices. Note: The CCLKEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register. Bank 1 must be configured in synchronous mode to generate the FMC_CLK continuous clock. If CCLKEN bit is set, the FMC_CLK clock ratio is specified by CLKDIV value in the FMC_BTR1 register. CLKDIV in FMC_BWTR1 is dont care. If the synchronous mode is used and CCLKEN bit is set, the synchronous memories connected to other banks than Bank 1 are clocked by the same clock (the CLKDIV value in the FMC_BTR2..4 and FMC_BWTR2..4 registers for other banks has no effect.)
0x52004018 C   FIELD 21w01 WFDIS: Write FIFO Disable This bit disables the Write FIFO used by the FMC controller. Note: The WFDIS bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register.
0x52004018 C   FIELD 24w02 BMAP: FMC bank mapping These bits allows different to remap SDRAM bank2 or swap the FMC NOR/PSRAM and SDRAM banks.Refer to Table 10 for Note: The BMAP bits of the FMC_BCR2..4 registers are dont care. It is only enabled through the FMC_BCR1 register.
0x52004018 C   FIELD 31w01 FMCEN: FMC controller Enable This bit enables/disables the FMC controller. Note: The FMCEN bit of the FMC_BCR2..4 registers is dont care. It is only enabled through the FMC_BCR1 register.
0x5200401C B  REGISTER BTR4 (rw): This register contains the control information of each memory bank, used for SRAMs, PSRAM and NOR Flash memories.If the EXTMOD bit is set in the FMC_BCRx register, then this register is partitioned for write and read access, that is, 2 registers are available: one to configure read accesses (this register) and one to configure write accesses (FMC_BWTRx registers).
0x5200401C C   FIELD 00w04 ADDSET: Address setup phase duration These bits are written by software to define the duration of the address setup phase (refer to Figure81 to Figure93), used in SRAMs, ROMs and asynchronous NOR Flash: For each access mode address setup phase duration, please refer to the respective figure (refer to Figure81 to Figure93). Note: In synchronous accesses, this value is dont care. In Muxed mode or Mode D, the minimum value for ADDSET is 1.
0x5200401C C   FIELD 04w04 ADDHLD: Address-hold phase duration These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in mode D or multiplexed accesses: For each access mode address-hold phase duration, please refer to the respective figure (Figure81 to Figure93). Note: In synchronous accesses, this value is not used, the address hold phase is always 1 memory clock period duration.
0x5200401C C   FIELD 08w08 DATAST: Data-phase duration These bits are written by software to define the duration of the data phase (refer to Figure81 to Figure93), used in asynchronous accesses: For each memory type and access mode data-phase duration, please refer to the respective figure (Figure81 to Figure93). Example: Mode1, write access, DATAST=1: Data-phase duration= DATAST+1 = 2 KCK_FMC clock cycles. Note: In synchronous accesses, this value is dont care.
0x5200401C C   FIELD 16w04 BUSTURN: Bus turnaround phase duration These bits are written by software to add a delay at the end of a write-to-read or read-to write transaction. The programmed bus turnaround delay is inserted between an asynchronous read (in muxed or mode D) or write transaction and any other asynchronous /synchronous read/write from/to a static bank. If a read operation is performed, the bank can be the same or a different one, whereas it must be different in case of write operation to the bank, except in muxed mode or mode D. In some cases, whatever the programmed BUSTRUN values, the bus turnaround delay is fixed as follows: The bus turnaround delay is not inserted between two consecutive asynchronous write transfers to the same static memory bank except in muxed mode and mode D. There is a bus turnaround delay of 1 FMC clock cycle between: Two consecutive asynchronous read transfers to the same static memory bank except for modes muxed and D. An asynchronous read to an asynchronous or synchronous write to any static bank or dynamic bank except in modes muxed and D mode. There is a bus turnaround delay of 2 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to the same bank. A synchronous write (burst or single) access and an asynchronous write or read transfer to or from static memory bank (the bank can be the same or a different one in case of a read operation. Two consecutive synchronous read operations (in Burst or Single mode) followed by any synchronous/asynchronous read or write from/to another static memory bank. There is a bus turnaround delay of 3 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to different static banks. A synchronous write access (in Burst or Single mode) and a synchronous read from the same or a different bank. The bus turnaround delay allows to match the minimum time between consecutive transactions (tEHEL from NEx high to NEx low) and the maximum time required by the memory to free the data bus after a read access (tEHQZ): (BUSTRUN + 1) KCK_FMC period &#8805; tEHELmin and (BUSTRUN + 2)KCK_FMC period &#8805; tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period &#8805; max (tEHELmin, tEHQZmax) if EXTMOD =1. ...
0x5200401C C   FIELD 20w04 CLKDIV: Clock divide ratio (for FMC_CLK signal) These bits define the period of FMC_CLK clock output signal, expressed in number of KCK_FMC cycles: In asynchronous NOR Flash, SRAM or PSRAM accesses, this value is dont care. Note: Refer to Section20.6.5: Synchronous transactions for FMC_CLK divider ratio formula)
0x5200401C C   FIELD 24w04 DATLAT: Data latency for synchronous memory For synchronous access with read write burst mode enabled these bits define the number of memory clock cycles
0x5200401C C   FIELD 28w02 ACCMOD: Access mode These bits specify the asynchronous access modes as shown in the timing diagrams. They are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1.
0x52004080 B  REGISTER PCR (rw): NAND Flash control registers
0x52004080 C   FIELD 01w01 PWAITEN: Wait feature enable bit. This bit enables the Wait feature for the NAND Flash memory bank:
0x52004080 C   FIELD 02w01 PBKEN: NAND Flash memory bank enable bit. This bit enables the memory bank. Accessing a disabled memory bank causes an ERROR on AXI bus
0x52004080 C   FIELD 04w02 PWID: Data bus width. These bits define the external memory device width.
0x52004080 C   FIELD 06w01 ECCEN: ECC computation logic enable bit
0x52004080 C   FIELD 09w04 TCLR: CLE to RE delay. These bits set time from CLE low to RE low in number of KCK_FMC clock cycles. The time is give by the following formula: t_clr = (TCLR + SET + 2) TKCK_FMC where TKCK_FMC is the KCK_FMC clock period Note: Set is MEMSET or ATTSET according to the addressed space.
0x52004080 C   FIELD 13w04 TAR: ALE to RE delay. These bits set time from ALE low to RE low in number of KCK_FMC clock cycles. Time is: t_ar = (TAR + SET + 2) TKCK_FMC where TKCK_FMC is the FMC clock period Note: Set is MEMSET or ATTSET according to the addressed space.
0x52004080 C   FIELD 17w03 ECCPS: ECC page size. These bits define the page size for the extended ECC:
0x52004084 B  REGISTER SR: This register contains information about the FIFO status and interrupt. The FMC features a FIFO that is used when writing to memories to transfer up to 16 words of data.This is used to quickly write to the FIFO and free the AXI bus for transactions to peripherals other than the FMC, while the FMC is draining its FIFO into the memory. One of these register bits indicates the status of the FIFO, for ECC purposes.The ECC is calculated while the data are written to the memory. To read the correct ECC, the software must consequently wait until the FIFO is empty.
0x52004084 C   FIELD 00w01 IRS (rw): Interrupt rising edge status The flag is set by hardware and reset by software. Note: If this bit is written by software to 1 it will be set.
0x52004084 C   FIELD 01w01 ILS (rw): Interrupt high-level status The flag is set by hardware and reset by software.
0x52004084 C   FIELD 02w01 IFS (rw): Interrupt falling edge status The flag is set by hardware and reset by software. Note: If this bit is written by software to 1 it will be set.
0x52004084 C   FIELD 03w01 IREN (rw): Interrupt rising edge detection enable bit
0x52004084 C   FIELD 04w01 ILEN (rw): Interrupt high-level detection enable bit
0x52004084 C   FIELD 05w01 IFEN (rw): Interrupt falling edge detection enable bit
0x52004084 C   FIELD 06w01 FEMPT (ro): FIFO empty. Read-only bit that provides the status of the FIFO
0x52004088 B  REGISTER PMEM (rw): The FMC_PMEM read/write register contains the timing information for NAND Flash memory bank. This information is used to access either the common memory space of the NAND Flash for command, address write access and data read/write access.
0x52004088 C   FIELD 00w08 MEMSET: Common memory x setup time These bits define the number of KCK_FMC (+1) clock cycles to set up the address before the command assertion (NWE, NOE), for NAND Flash read or write access to common memory space:
0x52004088 C   FIELD 08w08 MEMWAIT: Common memory wait time These bits define the minimum number of KCK_FMC (+1) clock cycles to assert the command (NWE, NOE), for NAND Flash read or write access to common memory space. The duration of command assertion is extended if the wait signal (NWAIT) is active (low) at the end of the programmed value of KCK_FMC:
0x52004088 C   FIELD 16w08 MEMHOLD: Common memory hold time These bits define the number of KCK_FMC clock cycles for write accesses and KCK_FMC+1 clock cycles for read accesses during which the address is held (and data for write accesses) after the command is de-asserted (NWE, NOE), for NAND Flash read or write access to common memory space:
0x52004088 C   FIELD 24w08 MEMHIZ: Common memory x data bus Hi-Z time These bits define the number of KCK_FMC clock cycles during which the data bus is kept Hi-Z after the start of a NAND Flash write access to common memory space. This is only valid for write transactions:
0x5200408C B  REGISTER PATT (rw): The FMC_PATT read/write register contains the timing information for NAND Flash memory bank. It is used for 8-bit accesses to the attribute memory space of the NAND Flash for the last address write access if the timing must differ from that of previous accesses (for Ready/Busy management, refer to Section20.8.5: NAND Flash prewait feature).
0x5200408C C   FIELD 00w08 ATTSET: Attribute memory setup time These bits define the number of KCK_FMC (+1) clock cycles to set up address before the command assertion (NWE, NOE), for NAND Flash read or write access to attribute memory space:
0x5200408C C   FIELD 08w08 ATTWAIT: Attribute memory wait time These bits define the minimum number of x KCK_FMC (+1) clock cycles to assert the command (NWE, NOE), for NAND Flash read or write access to attribute memory space. The duration for command assertion is extended if the wait signal (NWAIT) is active (low) at the end of the programmed value of KCK_FMC:
0x5200408C C   FIELD 16w08 ATTHOLD: Attribute memory hold time These bits define the number of KCK_FMC clock cycles during which the address is held (and data for write access) after the command de-assertion (NWE, NOE), for NAND Flash read or write access to attribute memory space:
0x5200408C C   FIELD 24w08 ATTHIZ: Attribute memory data bus Hi-Z time These bits define the number of KCK_FMC clock cycles during which the data bus is kept in Hi-Z after the start of a NAND Flash write access to attribute memory space on socket. Only valid for writ transaction:
0x52004094 B  REGISTER ECCR (ro): This register contain the current error correction code value computed by the ECC computation modules of the FMC NAND controller. When the CPU reads/writes the data from a NAND Flash memory page at the correct address (refer to Section20.8.6: Computation of the error correction code (ECC) in NAND Flash memory), the data read/written from/to the NAND Flash memory are processed automatically by the ECC computation module. When X bytes have been read (according to the ECCPS field in the FMC_PCR registers), the CPU must read the computed ECC value from the FMC_ECC registers. It then verifies if these computed parity data are the same as the parity value recorded in the spare area, to determine whether a page is valid, and, to correct it otherwise. The FMC_ECCR register should be cleared after being read by setting the ECCEN bit to 0. To compute a new data block, the ECCEN bit must be set to 1.
0x52004094 C   FIELD 00w32 ECC: ECC result This field contains the value computed by the ECC computation logic. Table167 describes the contents of these bit fields.
0x52004104 B  REGISTER BWTR1 (rw): This register contains the control information of each memory bank. It is used for SRAMs, PSRAMs and NOR Flash memories. When the EXTMOD bit is set in the FMC_BCRx register, then this register is active for write access.
0x52004104 C   FIELD 00w04 ADDSET: Address setup phase duration. These bits are written by software to define the duration of the address setup phase in KCK_FMC cycles (refer to Figure81 to Figure93), used in asynchronous accesses: ... Note: In synchronous accesses, this value is not used, the address setup phase is always 1 Flash clock period duration. In muxed mode, the minimum ADDSET value is 1.
0x52004104 C   FIELD 04w04 ADDHLD: Address-hold phase duration. These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in asynchronous multiplexed accesses: ... Note: In synchronous NOR Flash accesses, this value is not used, the address hold phase is always 1 Flash clock period duration.
0x52004104 C   FIELD 08w08 DATAST: Data-phase duration. These bits are written by software to define the duration of the data phase (refer to Figure81 to Figure93), used in asynchronous SRAM, PSRAM and NOR Flash memory accesses:
0x52004104 C   FIELD 16w04 BUSTURN: Bus turnaround phase duration These bits are written by software to add a delay at the end of a write transaction to match the minimum time between consecutive transactions (tEHEL from ENx high to ENx low): (BUSTRUN + 1) KCK_FMC period &#8805; tEHELmin. The programmed bus turnaround delay is inserted between a an asynchronous write transfer and any other asynchronous /synchronous read or write transfer to or from a static bank. If a read operation is performed, the bank can be the same or a different one, whereas it must be different in case of write operation to the bank, except in muxed mode or mode D. In some cases, whatever the programmed BUSTRUN values, the bus turnaround delay is fixed as follows: The bus turnaround delay is not inserted between two consecutive asynchronous write transfers to the same static memory bank except for muxed mode and mode D. There is a bus turnaround delay of 2 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to the same bank A synchronous write transfer ((in Burst or Single mode) and an asynchronous write or read transfer to or from static memory bank. There is a bus turnaround delay of 3 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to different static banks. A synchronous write transfer (in Burst or Single mode) and a synchronous read from the same or a different bank. ...
0x52004104 C   FIELD 28w02 ACCMOD: Access mode. These bits specify the asynchronous access modes as shown in the next timing diagrams.These bits are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1.
0x5200410C B  REGISTER BWTR2 (rw): This register contains the control information of each memory bank. It is used for SRAMs, PSRAMs and NOR Flash memories. When the EXTMOD bit is set in the FMC_BCRx register, then this register is active for write access.
0x5200410C C   FIELD 00w04 ADDSET: Address setup phase duration. These bits are written by software to define the duration of the address setup phase in KCK_FMC cycles (refer to Figure81 to Figure93), used in asynchronous accesses: ... Note: In synchronous accesses, this value is not used, the address setup phase is always 1 Flash clock period duration. In muxed mode, the minimum ADDSET value is 1.
0x5200410C C   FIELD 04w04 ADDHLD: Address-hold phase duration. These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in asynchronous multiplexed accesses: ... Note: In synchronous NOR Flash accesses, this value is not used, the address hold phase is always 1 Flash clock period duration.
0x5200410C C   FIELD 08w08 DATAST: Data-phase duration. These bits are written by software to define the duration of the data phase (refer to Figure81 to Figure93), used in asynchronous SRAM, PSRAM and NOR Flash memory accesses:
0x5200410C C   FIELD 16w04 BUSTURN: Bus turnaround phase duration These bits are written by software to add a delay at the end of a write transaction to match the minimum time between consecutive transactions (tEHEL from ENx high to ENx low): (BUSTRUN + 1) KCK_FMC period &#8805; tEHELmin. The programmed bus turnaround delay is inserted between a an asynchronous write transfer and any other asynchronous /synchronous read or write transfer to or from a static bank. If a read operation is performed, the bank can be the same or a different one, whereas it must be different in case of write operation to the bank, except in muxed mode or mode D. In some cases, whatever the programmed BUSTRUN values, the bus turnaround delay is fixed as follows: The bus turnaround delay is not inserted between two consecutive asynchronous write transfers to the same static memory bank except for muxed mode and mode D. There is a bus turnaround delay of 2 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to the same bank A synchronous write transfer ((in Burst or Single mode) and an asynchronous write or read transfer to or from static memory bank. There is a bus turnaround delay of 3 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to different static banks. A synchronous write transfer (in Burst or Single mode) and a synchronous read from the same or a different bank. ...
0x5200410C C   FIELD 28w02 ACCMOD: Access mode. These bits specify the asynchronous access modes as shown in the next timing diagrams.These bits are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1.
0x52004114 B  REGISTER BWTR3 (rw): This register contains the control information of each memory bank. It is used for SRAMs, PSRAMs and NOR Flash memories. When the EXTMOD bit is set in the FMC_BCRx register, then this register is active for write access.
0x52004114 C   FIELD 00w04 ADDSET: Address setup phase duration. These bits are written by software to define the duration of the address setup phase in KCK_FMC cycles (refer to Figure81 to Figure93), used in asynchronous accesses: ... Note: In synchronous accesses, this value is not used, the address setup phase is always 1 Flash clock period duration. In muxed mode, the minimum ADDSET value is 1.
0x52004114 C   FIELD 04w04 ADDHLD: Address-hold phase duration. These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in asynchronous multiplexed accesses: ... Note: In synchronous NOR Flash accesses, this value is not used, the address hold phase is always 1 Flash clock period duration.
0x52004114 C   FIELD 08w08 DATAST: Data-phase duration. These bits are written by software to define the duration of the data phase (refer to Figure81 to Figure93), used in asynchronous SRAM, PSRAM and NOR Flash memory accesses:
0x52004114 C   FIELD 16w04 BUSTURN: Bus turnaround phase duration These bits are written by software to add a delay at the end of a write transaction to match the minimum time between consecutive transactions (tEHEL from ENx high to ENx low): (BUSTRUN + 1) KCK_FMC period &#8805; tEHELmin. The programmed bus turnaround delay is inserted between a an asynchronous write transfer and any other asynchronous /synchronous read or write transfer to or from a static bank. If a read operation is performed, the bank can be the same or a different one, whereas it must be different in case of write operation to the bank, except in muxed mode or mode D. In some cases, whatever the programmed BUSTRUN values, the bus turnaround delay is fixed as follows: The bus turnaround delay is not inserted between two consecutive asynchronous write transfers to the same static memory bank except for muxed mode and mode D. There is a bus turnaround delay of 2 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to the same bank A synchronous write transfer ((in Burst or Single mode) and an asynchronous write or read transfer to or from static memory bank. There is a bus turnaround delay of 3 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to different static banks. A synchronous write transfer (in Burst or Single mode) and a synchronous read from the same or a different bank. ...
0x52004114 C   FIELD 28w02 ACCMOD: Access mode. These bits specify the asynchronous access modes as shown in the next timing diagrams.These bits are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1.
0x5200411C B  REGISTER BWTR4 (rw): This register contains the control information of each memory bank. It is used for SRAMs, PSRAMs and NOR Flash memories. When the EXTMOD bit is set in the FMC_BCRx register, then this register is active for write access.
0x5200411C C   FIELD 00w04 ADDSET: Address setup phase duration. These bits are written by software to define the duration of the address setup phase in KCK_FMC cycles (refer to Figure81 to Figure93), used in asynchronous accesses: ... Note: In synchronous accesses, this value is not used, the address setup phase is always 1 Flash clock period duration. In muxed mode, the minimum ADDSET value is 1.
0x5200411C C   FIELD 04w04 ADDHLD: Address-hold phase duration. These bits are written by software to define the duration of the address hold phase (refer to Figure81 to Figure93), used in asynchronous multiplexed accesses: ... Note: In synchronous NOR Flash accesses, this value is not used, the address hold phase is always 1 Flash clock period duration.
0x5200411C C   FIELD 08w08 DATAST: Data-phase duration. These bits are written by software to define the duration of the data phase (refer to Figure81 to Figure93), used in asynchronous SRAM, PSRAM and NOR Flash memory accesses:
0x5200411C C   FIELD 16w04 BUSTURN: Bus turnaround phase duration These bits are written by software to add a delay at the end of a write transaction to match the minimum time between consecutive transactions (tEHEL from ENx high to ENx low): (BUSTRUN + 1) KCK_FMC period &#8805; tEHELmin. The programmed bus turnaround delay is inserted between a an asynchronous write transfer and any other asynchronous /synchronous read or write transfer to or from a static bank. If a read operation is performed, the bank can be the same or a different one, whereas it must be different in case of write operation to the bank, except in muxed mode or mode D. In some cases, whatever the programmed BUSTRUN values, the bus turnaround delay is fixed as follows: The bus turnaround delay is not inserted between two consecutive asynchronous write transfers to the same static memory bank except for muxed mode and mode D. There is a bus turnaround delay of 2 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to the same bank A synchronous write transfer ((in Burst or Single mode) and an asynchronous write or read transfer to or from static memory bank. There is a bus turnaround delay of 3 FMC clock cycle between: Two consecutive synchronous write operations (in Burst or Single mode) to different static banks. A synchronous write transfer (in Burst or Single mode) and a synchronous read from the same or a different bank. ...
0x5200411C C   FIELD 28w02 ACCMOD: Access mode. These bits specify the asynchronous access modes as shown in the next timing diagrams.These bits are taken into account only when the EXTMOD bit in the FMC_BCRx register is 1.
0x52004140 B  REGISTER SDCR1 (rw): This register contains the control parameters for each SDRAM memory bank
0x52004140 C   FIELD 00w02 NC: Number of column address bits These bits define the number of bits of a column address.
0x52004140 C   FIELD 02w02 NR: Number of row address bits These bits define the number of bits of a row address.
0x52004140 C   FIELD 04w02 MWID: Memory data bus width. These bits define the memory device width.
0x52004140 C   FIELD 06w01 NB: Number of internal banks This bit sets the number of internal banks.
0x52004140 C   FIELD 07w02 CAS: CAS Latency This bits sets the SDRAM CAS latency in number of memory clock cycles
0x52004140 C   FIELD 09w01 WP: Write protection This bit enables write mode access to the SDRAM bank.
0x52004140 C   FIELD 10w02 SDCLK: SDRAM clock configuration These bits define the SDRAM clock period for both SDRAM banks and allow disabling the clock before changing the frequency. In this case the SDRAM must be re-initialized. Note: The corresponding bits in the FMC_SDCR2 register is read only.
0x52004140 C   FIELD 12w01 RBURST: Burst read This bit enables burst read mode. The SDRAM controller anticipates the next read commands during the CAS latency and stores data in the Read FIFO. Note: The corresponding bit in the FMC_SDCR2 register is read only.
0x52004140 C   FIELD 13w02 RPIPE: Read pipe These bits define the delay, in KCK_FMC clock cycles, for reading data after CAS latency. Note: The corresponding bits in the FMC_SDCR2 register is read only.
0x52004144 B  REGISTER SDCR2 (rw): This register contains the control parameters for each SDRAM memory bank
0x52004144 C   FIELD 00w02 NC: Number of column address bits These bits define the number of bits of a column address.
0x52004144 C   FIELD 02w02 NR: Number of row address bits These bits define the number of bits of a row address.
0x52004144 C   FIELD 04w02 MWID: Memory data bus width. These bits define the memory device width.
0x52004144 C   FIELD 06w01 NB: Number of internal banks This bit sets the number of internal banks.
0x52004144 C   FIELD 07w02 CAS: CAS Latency This bits sets the SDRAM CAS latency in number of memory clock cycles
0x52004144 C   FIELD 09w01 WP: Write protection This bit enables write mode access to the SDRAM bank.
0x52004144 C   FIELD 10w02 SDCLK: SDRAM clock configuration These bits define the SDRAM clock period for both SDRAM banks and allow disabling the clock before changing the frequency. In this case the SDRAM must be re-initialized. Note: The corresponding bits in the FMC_SDCR2 register is read only.
0x52004144 C   FIELD 12w01 RBURST: Burst read This bit enables burst read mode. The SDRAM controller anticipates the next read commands during the CAS latency and stores data in the Read FIFO. Note: The corresponding bit in the FMC_SDCR2 register is read only.
0x52004144 C   FIELD 13w02 RPIPE: Read pipe These bits define the delay, in KCK_FMC clock cycles, for reading data after CAS latency. Note: The corresponding bits in the FMC_SDCR2 register is read only.
0x52004148 B  REGISTER SDTR1 (rw): This register contains the timing parameters of each SDRAM bank
0x52004148 C   FIELD 00w04 TMRD: Load Mode Register to Active These bits define the delay between a Load Mode Register command and an Active or Refresh command in number of memory clock cycles. ....
0x52004148 C   FIELD 04w04 TXSR: Exit Self-refresh delay These bits define the delay from releasing the Self-refresh command to issuing the Activate command in number of memory clock cycles. .... Note: If two SDRAM devices are used, the FMC_SDTR1 and FMC_SDTR2 must be programmed with the same TXSR timing corresponding to the slowest SDRAM device.
0x52004148 C   FIELD 08w04 TRAS: Self refresh time These bits define the minimum Self-refresh period in number of memory clock cycles. ....
0x52004148 C   FIELD 12w04 TRC: Row cycle delay These bits define the delay between the Refresh command and the Activate command, as well as the delay between two consecutive Refresh commands. It is expressed in number of memory clock cycles. The TRC timing is only configured in the FMC_SDTR1 register. If two SDRAM devices are used, the TRC must be programmed with the timings of the slowest device. .... Note: TRC must match the TRC and TRFC (Auto Refresh period) timings defined in the SDRAM device datasheet. Note: The corresponding bits in the FMC_SDTR2 register are dont care.
0x52004148 C   FIELD 16w04 TWR: Recovery delay These bits define the delay between a Write and a Precharge command in number of memory clock cycles. .... Note: TWR must be programmed to match the write recovery time (tWR) defined in the SDRAM datasheet, and to guarantee that: TWR &#8805; TRAS - TRCD and TWR &#8805;TRC - TRCD - TRP Example: TRAS= 4 cycles, TRCD= 2 cycles. So, TWR &gt;= 2 cycles. TWR must be programmed to 0x1. If two SDRAM devices are used, the FMC_SDTR1 and FMC_SDTR2 must be programmed with the same TWR timing corresponding to the slowest SDRAM device.
0x52004148 C   FIELD 20w04 TRP: Row precharge delay These bits define the delay between a Precharge command and another command in number of memory clock cycles. The TRP timing is only configured in the FMC_SDTR1 register. If two SDRAM devices are used, the TRP must be programmed with the timing of the slowest device. .... Note: The corresponding bits in the FMC_SDTR2 register are dont care.
0x52004148 C   FIELD 24w04 TRCD: Row to column delay These bits define the delay between the Activate command and a Read/Write command in number of memory clock cycles. ....
0x5200414C B  REGISTER SDTR2 (rw): This register contains the timing parameters of each SDRAM bank
0x5200414C C   FIELD 00w04 TMRD: Load Mode Register to Active These bits define the delay between a Load Mode Register command and an Active or Refresh command in number of memory clock cycles. ....
0x5200414C C   FIELD 04w04 TXSR: Exit Self-refresh delay These bits define the delay from releasing the Self-refresh command to issuing the Activate command in number of memory clock cycles. .... Note: If two SDRAM devices are used, the FMC_SDTR1 and FMC_SDTR2 must be programmed with the same TXSR timing corresponding to the slowest SDRAM device.
0x5200414C C   FIELD 08w04 TRAS: Self refresh time These bits define the minimum Self-refresh period in number of memory clock cycles. ....
0x5200414C C   FIELD 12w04 TRC: Row cycle delay These bits define the delay between the Refresh command and the Activate command, as well as the delay between two consecutive Refresh commands. It is expressed in number of memory clock cycles. The TRC timing is only configured in the FMC_SDTR1 register. If two SDRAM devices are used, the TRC must be programmed with the timings of the slowest device. .... Note: TRC must match the TRC and TRFC (Auto Refresh period) timings defined in the SDRAM device datasheet. Note: The corresponding bits in the FMC_SDTR2 register are dont care.
0x5200414C C   FIELD 16w04 TWR: Recovery delay These bits define the delay between a Write and a Precharge command in number of memory clock cycles. .... Note: TWR must be programmed to match the write recovery time (tWR) defined in the SDRAM datasheet, and to guarantee that: TWR &#8805; TRAS - TRCD and TWR &#8805;TRC - TRCD - TRP Example: TRAS= 4 cycles, TRCD= 2 cycles. So, TWR &gt;= 2 cycles. TWR must be programmed to 0x1. If two SDRAM devices are used, the FMC_SDTR1 and FMC_SDTR2 must be programmed with the same TWR timing corresponding to the slowest SDRAM device.
0x5200414C C   FIELD 20w04 TRP: Row precharge delay These bits define the delay between a Precharge command and another command in number of memory clock cycles. The TRP timing is only configured in the FMC_SDTR1 register. If two SDRAM devices are used, the TRP must be programmed with the timing of the slowest device. .... Note: The corresponding bits in the FMC_SDTR2 register are dont care.
0x5200414C C   FIELD 24w04 TRCD: Row to column delay These bits define the delay between the Activate command and a Read/Write command in number of memory clock cycles. ....
0x52004150 B  REGISTER SDCMR (rw): This register contains the command issued when the SDRAM device is accessed. This register is used to initialize the SDRAM device, and to activate the Self-refresh and the Power-down modes. As soon as the MODE field is written, the command will be issued only to one or to both SDRAM banks according to CTB1 and CTB2 command bits. This register is the same for both SDRAM banks.
0x52004150 C   FIELD 00w03 MODE: Command mode These bits define the command issued to the SDRAM device. Note: When a command is issued, at least one Command Target Bank bit ( CTB1 or CTB2) must be set otherwise the command will be ignored. Note: If two SDRAM banks are used, the Auto-refresh and PALL command must be issued simultaneously to the two devices with CTB1 and CTB2 bits set otherwise the command will be ignored. Note: If only one SDRAM bank is used and a command is issued with its associated CTB bit set, the other CTB bit of the unused bank must be kept to 0.
0x52004150 C   FIELD 03w01 CTB2: Command Target Bank 2 This bit indicates whether the command will be issued to SDRAM Bank 2 or not.
0x52004150 C   FIELD 04w01 CTB1: Command Target Bank 1 This bit indicates whether the command will be issued to SDRAM Bank 1 or not.
0x52004150 C   FIELD 05w04 NRFS: Number of Auto-refresh These bits define the number of consecutive Auto-refresh commands issued when MODE = 011. ....
0x52004150 C   FIELD 09w14 MRD: Mode Register definition This 14-bit field defines the SDRAM Mode Register content. The Mode Register is programmed using the Load Mode Register command. The MRD[13:0] bits are also used to program the extended mode register for mobile SDRAM.
0x52004154 B  REGISTER SDRTR: This register sets the refresh rate in number of SDCLK clock cycles between the refresh cycles by configuring the Refresh Timer Count value.Examplewhere 64 ms is the SDRAM refresh period.The refresh rate must be increased by 20 SDRAM clock cycles (as in the above example) to obtain a safe margin if an internal refresh request occurs when a read request has been accepted. It corresponds to a COUNT value of 0000111000000 (448). This 13-bit field is loaded into a timer which is decremented using the SDRAM clock. This timer generates a refresh pulse when zero is reached. The COUNT value must be set at least to 41 SDRAM clock cycles.As soon as the FMC_SDRTR register is programmed, the timer starts counting. If the value programmed in the register is 0, no refresh is carried out. This register must not be reprogrammed after the initialization procedure to avoid modifying the refresh rate.Each time a refresh pulse is generated, this 13-bit COUNT field is reloaded into the counter.If a memory access is in progress, the Auto-refresh request is delayed. However, if the memory access and Auto-refresh requests are generated simultaneously, the Auto-refresh takes precedence. If the memory access occurs during a refresh operation, the request is buffered to be processed when the refresh is complete.This register is common to SDRAM bank 1 and bank 2.
0x52004154 C   FIELD 00w01 CRE (wo): Clear Refresh error flag This bit is used to clear the Refresh Error Flag (RE) in the Status Register.
0x52004154 C   FIELD 01w13 COUNT (rw): Refresh Timer Count This 13-bit field defines the refresh rate of the SDRAM device. It is expressed in number of memory clock cycles. It must be set at least to 41 SDRAM clock cycles (0x29). Refresh rate = (COUNT + 1) x SDRAM frequency clock COUNT = (SDRAM refresh period / Number of rows) - 20
0x52004154 C   FIELD 14w01 REIE (rw): RES Interrupt Enable
0x52004158 B  REGISTER SDSR (ro): SDRAM Status register
0x52004158 C   FIELD 00w01 RE: Refresh error flag An interrupt is generated if REIE = 1 and RE = 1
0x52004158 C   FIELD 01w02 MODES1: Status Mode for Bank 1 These bits define the Status Mode of SDRAM Bank 1.
0x52004158 C   FIELD 03w02 MODES2: Status Mode for Bank 2 These bits define the Status Mode of SDRAM Bank 2.
0x52005000 A PERIPHERAL QUADSPI
0x52005000 B  REGISTER CR (rw): QUADSPI control register
0x52005000 C   FIELD 00w01 EN: Enable Enable the QUADSPI.
0x52005000 C   FIELD 01w01 ABORT: Abort request This bit aborts the on-going command sequence. It is automatically reset once the abort is complete. This bit stops the current transfer. In polling mode or memory-mapped mode, this bit also reset the APM bit or the DM bit.
0x52005000 C   FIELD 02w01 DMAEN: DMA enable In indirect mode, DMA can be used to input or output data via the QUADSPI_DR register. DMA transfers are initiated when the FIFO threshold flag, FTF, is set.
0x52005000 C   FIELD 03w01 TCEN: Timeout counter enable This bit is valid only when memory-mapped mode (FMODE = 11) is selected. Activating this bit causes the chip select (nCS) to be released (and thus reduces consumption) if there has not been an access after a certain amount of time, where this time is defined by TIMEOUT[15:0] (QUADSPI_LPTR). Enable the timeout counter. By default, the QUADSPI never stops its prefetch operation, keeping the previous read operation active with nCS maintained low, even if no access to the Flash memory occurs for a long time. Since Flash memories tend to consume more when nCS is held low, the application might want to activate the timeout counter (TCEN = 1, QUADSPI_CR[3]) so that nCS is released after a period of TIMEOUT[15:0] (QUADSPI_LPTR) cycles have elapsed without an access since when the FIFO becomes full with prefetch data. This bit can be modified only when BUSY = 0.
0x52005000 C   FIELD 04w01 SSHIFT: Sample shift By default, the QUADSPI samples data 1/2 of a CLK cycle after the data is driven by the Flash memory. This bit allows the data is to be sampled later in order to account for external signal delays. Firmware must assure that SSHIFT = 0 when in DDR mode (when DDRM = 1). This field can be modified only when BUSY = 0.
0x52005000 C   FIELD 06w01 DFM: Dual-flash mode This bit activates dual-flash mode, where two external Flash memories are used simultaneously to double throughput and capacity. This bit can be modified only when BUSY = 0.
0x52005000 C   FIELD 07w01 FSEL: Flash memory selection This bit selects the Flash memory to be addressed in single flash mode (when DFM = 0). This bit can be modified only when BUSY = 0. This bit is ignored when DFM = 1.
0x52005000 C   FIELD 08w05 FTHRES: FIFO threshold level Defines, in indirect mode, the threshold number of bytes in the FIFO that will cause the FIFO threshold flag (FTF, QUADSPI_SR[2]) to be set. In indirect write mode (FMODE = 00): ... In indirect read mode (FMODE = 01): ... If DMAEN = 1, then the DMA controller for the corresponding channel must be disabled before changing the FTHRES value.
0x52005000 C   FIELD 16w01 TEIE: Transfer error interrupt enable This bit enables the transfer error interrupt.
0x52005000 C   FIELD 17w01 TCIE: Transfer complete interrupt enable This bit enables the transfer complete interrupt.
0x52005000 C   FIELD 18w01 FTIE: FIFO threshold interrupt enable This bit enables the FIFO threshold interrupt.
0x52005000 C   FIELD 19w01 SMIE: Status match interrupt enable This bit enables the status match interrupt.
0x52005000 C   FIELD 20w01 TOIE: TimeOut interrupt enable This bit enables the TimeOut interrupt.
0x52005000 C   FIELD 22w01 APMS: Automatic poll mode stop This bit determines if automatic polling is stopped after a match. This bit can be modified only when BUSY = 0.
0x52005000 C   FIELD 23w01 PMM: Polling match mode This bit indicates which method should be used for determining a match during automatic polling mode. This bit can be modified only when BUSY = 0.
0x52005000 C   FIELD 24w08 PRESCALER: clock prescaler
0x52005004 B  REGISTER DCR (rw): QUADSPI device configuration register
0x52005004 C   FIELD 00w01 CKMODE: indicates the level that clk takes between command
0x52005004 C   FIELD 08w03 CSHT: Chip select high time CSHT+1 defines the minimum number of CLK cycles which the chip select (nCS) must remain high between commands issued to the Flash memory. ... This field can be modified only when BUSY = 0.
0x52005004 C   FIELD 16w05 FSIZE: Flash memory size This field defines the size of external memory using the following formula: Number of bytes in Flash memory = 2[FSIZE+1] FSIZE+1 is effectively the number of address bits required to address the Flash memory. The Flash memory capacity can be up to 4GB (addressed using 32 bits) in indirect mode, but the addressable space in memory-mapped mode is limited to 256MB. If DFM = 1, FSIZE indicates the total capacity of the two Flash memories together. This field can be modified only when BUSY = 0.
0x52005008 B  REGISTER SR (ro): QUADSPI status register
0x52005008 C   FIELD 00w01 TEF: Transfer error flag This bit is set in indirect mode when an invalid address is being accessed in indirect mode. It is cleared by writing 1 to CTEF.
0x52005008 C   FIELD 01w01 TCF: Transfer complete flag This bit is set in indirect mode when the programmed number of data has been transferred or in any mode when the transfer has been aborted.It is cleared by writing 1 to CTCF.
0x52005008 C   FIELD 02w01 FTF: FIFO threshold flag In indirect mode, this bit is set when the FIFO threshold has been reached, or if there is any data left in the FIFO after reads from the Flash memory are complete. It is cleared automatically as soon as threshold condition is no longer true. In automatic polling mode this bit is set every time the status register is read, and the bit is cleared when the data register is read.
0x52005008 C   FIELD 03w01 SMF: Status match flag This bit is set in automatic polling mode when the unmasked received data matches the corresponding bits in the match register (QUADSPI_PSMAR). It is cleared by writing 1 to CSMF.
0x52005008 C   FIELD 04w01 TOF: Timeout flag This bit is set when timeout occurs. It is cleared by writing 1 to CTOF.
0x52005008 C   FIELD 05w01 BUSY: Busy This bit is set when an operation is on going. This bit clears automatically when the operation with the Flash memory is finished and the FIFO is empty.
0x52005008 C   FIELD 08w06 FLEVEL: FIFO level This field gives the number of valid bytes which are being held in the FIFO. FLEVEL = 0 when the FIFO is empty, and 16 when it is full. In memory-mapped mode and in automatic status polling mode, FLEVEL is zero.
0x5200500C B  REGISTER FCR (rw): QUADSPI flag clear register
0x5200500C C   FIELD 00w01 CTEF: Clear transfer error flag Writing 1 clears the TEF flag in the QUADSPI_SR register
0x5200500C C   FIELD 01w01 CTCF: Clear transfer complete flag Writing 1 clears the TCF flag in the QUADSPI_SR register
0x5200500C C   FIELD 03w01 CSMF: Clear status match flag Writing 1 clears the SMF flag in the QUADSPI_SR register
0x5200500C C   FIELD 04w01 CTOF: Clear timeout flag Writing 1 clears the TOF flag in the QUADSPI_SR register
0x52005010 B  REGISTER DLR (rw): QUADSPI data length register
0x52005010 C   FIELD 00w32 DL: Data length Number of data to be retrieved (value+1) in indirect and status-polling modes. A value no greater than 3 (indicating 4 bytes) should be used for status-polling mode. All 1s in indirect mode means undefined length, where QUADSPI will continue until the end of memory, as defined by FSIZE. 0x0000_0000: 1 byte is to be transferred 0x0000_0001: 2 bytes are to be transferred 0x0000_0002: 3 bytes are to be transferred 0x0000_0003: 4 bytes are to be transferred ... 0xFFFF_FFFD: 4,294,967,294 (4G-2) bytes are to be transferred 0xFFFF_FFFE: 4,294,967,295 (4G-1) bytes are to be transferred 0xFFFF_FFFF: undefined length -- all bytes until the end of Flash memory (as defined by FSIZE) are to be transferred. Continue reading indefinitely if FSIZE = 0x1F. DL[0] is stuck at 1 in dual-flash mode (DFM = 1) even when 0 is written to this bit, thus assuring that each access transfers an even number of bytes. This field has no effect when in memory-mapped mode (FMODE = 10). This field can be written only when BUSY = 0.
0x52005014 B  REGISTER CCR (rw): QUADSPI communication configuration register
0x52005014 C   FIELD 00w08 INSTRUCTION: Instruction Instruction to be send to the external SPI device. This field can be written only when BUSY = 0.
0x52005014 C   FIELD 08w02 IMODE: Instruction mode This field defines the instruction phase mode of operation: This field can be written only when BUSY = 0.
0x52005014 C   FIELD 10w02 ADMODE: Address mode This field defines the address phase mode of operation: This field can be written only when BUSY = 0.
0x52005014 C   FIELD 12w02 ADSIZE: Address size This bit defines address size: This field can be written only when BUSY = 0.
0x52005014 C   FIELD 14w02 ABMODE: Alternate bytes mode This field defines the alternate-bytes phase mode of operation: This field can be written only when BUSY = 0.
0x52005014 C   FIELD 16w02 ABSIZE: Alternate bytes size This bit defines alternate bytes size: This field can be written only when BUSY = 0.
0x52005014 C   FIELD 18w05 DCYC: Number of dummy cycles This field defines the duration of the dummy phase. In both SDR and DDR modes, it specifies a number of CLK cycles (0-31). This field can be written only when BUSY = 0.
0x52005014 C   FIELD 24w02 DMODE: Data mode This field defines the data phases mode of operation: This field also determines the dummy phase mode of operation. This field can be written only when BUSY = 0.
0x52005014 C   FIELD 26w02 FMODE: Functional mode This field defines the QUADSPI functional mode of operation. If DMAEN = 1 already, then the DMA controller for the corresponding channel must be disabled before changing the FMODE value. This field can be written only when BUSY = 0.
0x52005014 C   FIELD 28w01 SIOO: Send instruction only once mode See Section15.3.11: Sending the instruction only once on page13. This bit has no effect when IMODE = 00. This field can be written only when BUSY = 0.
0x52005014 C   FIELD 30w01 DHHC: DDR hold Delay the data output by 1/4 of the QUADSPI output clock cycle in DDR mode: This feature is only active in DDR mode. This field can be written only when BUSY = 0.
0x52005014 C   FIELD 31w01 DDRM: Double data rate mode This bit sets the DDR mode for the address, alternate byte and data phase: This field can be written only when BUSY = 0.
0x52005018 B  REGISTER AR (rw): QUADSPI address register
0x52005018 C   FIELD 00w32 ADDRESS: [31 0]: Address Address to be send to the external Flash memory Writes to this field are ignored when BUSY = 0 or when FMODE = 11 (memory-mapped mode). In dual flash mode, ADDRESS[0] is automatically stuck to 0 as the address should always be even
0x5200501C B  REGISTER ABR (rw): QUADSPI alternate bytes registers
0x5200501C C   FIELD 00w32 ALTERNATE: Alternate Bytes Optional data to be send to the external SPI device right after the address. This field can be written only when BUSY = 0.
0x52005020 B  REGISTER DR (rw): Data register: full word (32 bit) access
0x52005020 B  REGISTER DR16: Data register: half word (16 bit) access
0x52005020 B  REGISTER DR8: Data register: one byte (8 bit) access
0x52005020 C   FIELD 00w08 DATA: Data
0x52005020 C   FIELD 00w16 DATA: Data
0x52005020 C   FIELD 00w32 DATA: Data Data to be sent/received to/from the external SPI device. In indirect write mode, data written to this register is stored on the FIFO before it is sent to the Flash memory during the data phase. If the FIFO is too full, a write operation is stalled until the FIFO has enough space to accept the amount of data being written. In indirect read mode, reading this register gives (via the FIFO) the data which was received from the Flash memory. If the FIFO does not have as many bytes as requested by the read operation and if BUSY=1, the read operation is stalled until enough data is present or until the transfer is complete, whichever happens first. In automatic polling mode, this register contains the last data read from the Flash memory (without masking). Word, halfword, and byte accesses to this register are supported. In indirect write mode, a byte write adds 1 byte to the FIFO, a halfword write 2, and a word write 4. Similarly, in indirect read mode, a byte read removes 1 byte from the FIFO, a halfword read 2, and a word read 4. Accesses in indirect mode must be aligned to the bottom of this register: a byte read must read DATA[7:0] and a halfword read must read DATA[15:0].
0x52005024 B  REGISTER PSMKR (rw): QUADSPI polling status mask register
0x52005024 C   FIELD 00w32 MASK: Status mask Mask to be applied to the status bytes received in polling mode. For bit n: This field can be written only when BUSY = 0.
0x52005028 B  REGISTER PSMAR (rw): QUADSPI polling status match register
0x52005028 C   FIELD 00w32 MATCH: Status match Value to be compared with the masked status register to get a match. This field can be written only when BUSY = 0.
0x5200502C B  REGISTER PIR (rw): QUADSPI polling interval register
0x5200502C C   FIELD 00w16 INTERVAL: Polling interval Number of CLK cycles between to read during automatic polling phases. This field can be written only when BUSY = 0.
0x52005030 B  REGISTER LPTR (rw): QUADSPI low-power timeout register
0x52005030 C   FIELD 00w16 TIMEOUT: Timeout period After each access in memory-mapped mode, the QUADSPI prefetches the subsequent bytes and holds these bytes in the FIFO. This field indicates how many CLK cycles the QUADSPI waits after the FIFO becomes full until it raises nCS, putting the Flash memory in a lower-consumption state. This field can be written only when BUSY = 0.
0x52006000 A PERIPHERAL DELAY_Block_QUADSPI
0x52006000 B  REGISTER CR (rw): DLYB control register
0x52006000 C   FIELD 00w01 DEN: Delay block enable bit
0x52006000 C   FIELD 01w01 SEN: Sampler length enable bit
0x52006004 B  REGISTER CFGR (rw): DLYB configuration register
0x52006004 C   FIELD 00w04 SEL: Select the phase for the Output clock
0x52006004 C   FIELD 08w07 UNIT: Delay Defines the delay of a Unit delay cell
0x52006004 C   FIELD 16w12 LNG: Delay line length value
0x52006004 C   FIELD 31w01 LNGF: Length valid flag
0x52007000 A PERIPHERAL SDMMC1
0x52007000 B  REGISTER POWER (rw): SDMMC power control register
0x52007000 C   FIELD 00w02 PWRCTRL: SDMMC state control bits. These bits can only be written when the SDMMC is not in the power-on state (PWRCTRL?11). These bits are used to define the functional state of the SDMMC signals: Any further write will be ignored, PWRCTRL value will keep 11.
0x52007000 C   FIELD 02w01 VSWITCH: Voltage switch sequence start. This bit is used to start the timing critical section of the voltage switch sequence:
0x52007000 C   FIELD 03w01 VSWITCHEN: Voltage switch procedure enable. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). This bit is used to stop the SDMMC_CK after the voltage switch command response:
0x52007000 C   FIELD 04w01 DIRPOL: Data and command direction signals polarity selection. This bit can only be written when the SDMMC is in the power-off state (PWRCTRL = 00).
0x52007004 B  REGISTER CLKCR (rw): The SDMMC_CLKCR register controls the SDMMC_CK output clock, the SDMMC_RX_CLK receive clock, and the bus width.
0x52007004 C   FIELD 00w10 CLKDIV: Clock divide factor This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0). This field defines the divide factor between the input clock (SDMMCCLK) and the output clock (SDMMC_CK): SDMMC_CK frequency = SDMMCCLK / [2 * CLKDIV]. 0xx: etc.. xxx: etc..
0x52007004 C   FIELD 12w01 PWRSAV: Power saving configuration bit This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0) For power saving, the SDMMC_CK clock output can be disabled when the bus is idle by setting PWRSAV:
0x52007004 C   FIELD 14w02 WIDBUS: Wide bus mode enable bit This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)
0x52007004 C   FIELD 16w01 NEGEDGE: SDMMC_CK dephasing selection bit for data and Command. This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0). When clock division = 1 (CLKDIV = 0), this bit has no effect. Data and Command change on SDMMC_CK falling edge. When clock division &gt;1 (CLKDIV &gt; 0) &amp; DDR = 0: - SDMMC_CK edge occurs on SDMMCCLK rising edge. When clock division >1 (CLKDIV > 0) & DDR = 1: - Data changed on the SDMMCCLK falling edge succeeding a SDMMC_CK edge. - SDMMC_CK edge occurs on SDMMCCLK rising edge. - Data changed on the SDMMC_CK falling edge succeeding a SDMMC_CK edge. - SDMMC_CK edge occurs on SDMMCCLK rising edge.
0x52007004 C   FIELD 17w01 HWFC_EN: Hardware flow control enable This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0) When Hardware flow control is enabled, the meaning of the TXFIFOE and RXFIFOF flags change, please see SDMMC status register definition in Section56.8.11.
0x52007004 C   FIELD 18w01 DDR: Data rate signaling selection This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0) DDR rate shall only be selected with 4-bit or 8-bit wide bus mode. (WIDBUS &gt; 00). DDR = 1 has no effect when WIDBUS = 00 (1-bit wide bus). DDR rate shall only be selected with clock division &gt;1. (CLKDIV &gt; 0)
0x52007004 C   FIELD 19w01 BUSSPEED: Bus speed mode selection between DS, HS, SDR12, SDR25 and SDR50, DDR50, SDR104. This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)
0x52007004 C   FIELD 20w02 SELCLKRX: Receive clock selection. These bits can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0)
0x52007008 B  REGISTER ARGR (rw): The SDMMC_ARGR register contains a 32-bit command argument, which is sent to a card as part of a command message.
0x52007008 C   FIELD 00w32 CMDARG: Command argument. These bits can only be written by firmware when CPSM is disabled (CPSMEN = 0). Command argument sent to a card as part of a command message. If a command contains an argument, it must be loaded into this register before writing a command to the command register.
0x5200700C B  REGISTER CMDR (rw): The SDMMC_CMDR register contains the command index and command type bits. The command index is sent to a card as part of a command message. The command type bits control the command path state machine (CPSM).
0x5200700C C   FIELD 00w06 CMDINDEX: Command index. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). The command index is sent to the card as part of a command message.
0x5200700C C   FIELD 06w01 CMDTRANS: The CPSM treats the command as a data transfer command, stops the interrupt period, and signals DataEnable to the DPSM This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). If this bit is set, the CPSM issues an end of interrupt period and issues DataEnable signal to the DPSM when the command is sent.
0x5200700C C   FIELD 07w01 CMDSTOP: The CPSM treats the command as a Stop Transmission command and signals Abort to the DPSM. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). If this bit is set, the CPSM issues the Abort signal to the DPSM when the command is sent.
0x5200700C C   FIELD 08w02 WAITRESP: Wait for response bits. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). They are used to configure whether the CPSM is to wait for a response, and if yes, which kind of response.
0x5200700C C   FIELD 10w01 WAITINT: CPSM waits for interrupt request. If this bit is set, the CPSM disables command timeout and waits for an card interrupt request (Response). If this bit is cleared in the CPSM Wait state, will cause the abort of the interrupt mode.
0x5200700C C   FIELD 11w01 WAITPEND: CPSM Waits for end of data transfer (CmdPend internal signal) from DPSM. This bit when set, the CPSM waits for the end of data transfer trigger before it starts sending a command. WAITPEND is only taken into account when DTMODE = MMC stream data transfer, WIDBUS = 1-bit wide bus mode, DPSMACT = 1 and DTDIR = from host to card.
0x5200700C C   FIELD 12w01 CPSMEN: Command path state machine (CPSM) Enable bit This bit is written 1 by firmware, and cleared by hardware when the CPSM enters the Idle state. If this bit is set, the CPSM is enabled. When DTEN = 1, no command will be transfered nor boot procedure will be started. CPSMEN is cleared to 0.
0x5200700C C   FIELD 13w01 DTHOLD: Hold new data block transmission and reception in the DPSM. If this bit is set, the DPSM will not move from the Wait_S state to the Send state or from the Wait_R state to the Receive state.
0x5200700C C   FIELD 14w01 BOOTMODE: Select the boot mode procedure to be used. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0)
0x5200700C C   FIELD 15w01 BOOTEN: Enable boot mode procedure.
0x5200700C C   FIELD 16w01 CMDSUSPEND: The CPSM treats the command as a Suspend or Resume command and signals interrupt period start/end. This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). CMDSUSPEND = 1 and CMDTRANS = 0 Suspend command, start interrupt period when response bit BS=0. CMDSUSPEND = 1 and CMDTRANS = 1 Resume command with data, end interrupt period when response bit DF=1.
0x52007010 B  REGISTER RESPCMDR (ro): SDMMC command response register
0x52007010 C   FIELD 00w06 RESPCMD: Response command index
0x52007014 B  REGISTER RESP1R (ro): The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response.
0x52007014 C   FIELD 00w32 CARDSTATUS1: see Table 432
0x52007018 B  REGISTER RESP2R (ro): The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response.
0x52007018 C   FIELD 00w32 CARDSTATUS2: see Table404.
0x5200701C B  REGISTER RESP3R (ro): The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response.
0x5200701C C   FIELD 00w32 CARDSTATUS3: see Table404.
0x52007020 B  REGISTER RESP4R (ro): The SDMMC_RESP1/2/3/4R registers contain the status of a card, which is part of the received response.
0x52007020 C   FIELD 00w32 CARDSTATUS4: see Table404.
0x52007024 B  REGISTER DTIMER (rw): The SDMMC_DTIMER register contains the data timeout period, in card bus clock periods. A counter loads the value from the SDMMC_DTIMER register, and starts decrementing when the data path state machine (DPSM) enters the Wait_R or Busy state. If the timer reaches 0 while the DPSM is in either of these states, the timeout status flag is set.
0x52007024 C   FIELD 00w32 DATATIME: Data and R1b busy timeout period This bit can only be written when the CPSM and DPSM are not active (CPSMACT = 0 and DPSMACT = 0). Data and R1b busy timeout period expressed in card bus clock periods.
0x52007028 B  REGISTER DLENR (rw): The SDMMC_DLENR register contains the number of data bytes to be transferred. The value is loaded into the data counter when data transfer starts.
0x52007028 C   FIELD 00w25 DATALENGTH: Data length value This register can only be written by firmware when DPSM is inactive (DPSMACT = 0). Number of data bytes to be transferred. When DDR = 1 DATALENGTH is truncated to a multiple of 2. (The last odd byte is not transfered) When DATALENGTH = 0 no data will be transfered, when requested by a CPSMEN and CMDTRANS = 1 also no command will be transfered. DTEN and CPSMEN are cleared to 0.
0x5200702C B  REGISTER DCTRL (rw): The SDMMC_DCTRL register control the data path state machine (DPSM).
0x5200702C C   FIELD 00w01 DTEN: Data transfer enable bit This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0). This bit is cleared by Hardware when data transfer completes. This bit shall only be used to transfer data when no associated data transfer command is used, i.e. shall not be used with SD or eMMC cards.
0x5200702C C   FIELD 01w01 DTDIR: Data transfer direction selection This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0).
0x5200702C C   FIELD 02w02 DTMODE: Data transfer mode selection. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0).
0x5200702C C   FIELD 04w04 DBLOCKSIZE: Data block size This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0). Define the data block length when the block data transfer mode is selected: When DATALENGTH is not a multiple of DBLOCKSIZE, the transfered data is truncated at a multiple of DBLOCKSIZE. (Any remain data will not be transfered.) When DDR = 1, DBLOCKSIZE = 0000 shall not be used. (No data will be transfered)
0x5200702C C   FIELD 08w01 RWSTART: Read wait start. If this bit is set, read wait operation starts.
0x5200702C C   FIELD 09w01 RWSTOP: Read wait stop This bit is written by firmware and auto cleared by hardware when the DPSM moves from the READ_WAIT state to the WAIT_R or IDLE state.
0x5200702C C   FIELD 10w01 RWMOD: Read wait mode. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0).
0x5200702C C   FIELD 11w01 SDIOEN: SD I/O interrupt enable functions This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0). If this bit is set, the DPSM enables the SD I/O card specific interrupt operation.
0x5200702C C   FIELD 12w01 BOOTACKEN: Enable the reception of the boot acknowledgment. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0).
0x5200702C C   FIELD 13w01 FIFORST: FIFO reset, will flush any remaining data. This bit can only be written by firmware when IDMAEN= 0 and DPSM is active (DPSMACT = 1). This bit will only take effect when a transfer error or transfer hold occurs.
0x52007030 B  REGISTER DCNTR (ro): The SDMMC_DCNTR register loads the value from the data length register (see SDMMC_DLENR) when the DPSM moves from the Idle state to the Wait_R or Wait_S state. As data is transferred, the counter decrements the value until it reaches 0. The DPSM then moves to the Idle state and when there has been no error, the data status end flag (DATAEND) is set.
0x52007030 C   FIELD 00w25 DATACOUNT: Data count value When read, the number of remaining data bytes to be transferred is returned. Write has no effect.
0x52007034 B  REGISTER STAR (ro): The SDMMC_STAR register is a read-only register. It contains two types of flag:Static flags (bits [29,21,11:0]): these bits remain asserted until they are cleared by writing to the SDMMC interrupt Clear register (see SDMMC_ICR)Dynamic flags (bits [20:12]): these bits change state depending on the state of the underlying logic (for example, FIFO full and empty flags are asserted and de-asserted as data while written to the FIFO)
0x52007034 C   FIELD 00w01 CCRCFAIL: Command response received (CRC check failed). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x52007034 C   FIELD 01w01 DCRCFAIL: Data block sent/received (CRC check failed). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x52007034 C   FIELD 02w01 CTIMEOUT: Command response timeout. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR. The Command Timeout period has a fixed value of 64 SDMMC_CK clock periods.
0x52007034 C   FIELD 03w01 DTIMEOUT: Data timeout. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x52007034 C   FIELD 04w01 TXUNDERR: Transmit FIFO underrun error or IDMA read transfer error. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x52007034 C   FIELD 05w01 RXOVERR: Received FIFO overrun error or IDMA write transfer error. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x52007034 C   FIELD 06w01 CMDREND: Command response received (CRC check passed, or no CRC). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x52007034 C   FIELD 07w01 CMDSENT: Command sent (no response required). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x52007034 C   FIELD 08w01 DATAEND: Data transfer ended correctly. (data counter, DATACOUNT is zero and no errors occur). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x52007034 C   FIELD 09w01 DHOLD: Data transfer Hold. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x52007034 C   FIELD 10w01 DBCKEND: Data block sent/received. (CRC check passed) and DPSM moves to the READWAIT state. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x52007034 C   FIELD 11w01 DABORT: Data transfer aborted by CMD12. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x52007034 C   FIELD 12w01 DPSMACT: Data path state machine active, i.e. not in Idle state. This is a hardware status flag only, does not generate an interrupt.
0x52007034 C   FIELD 13w01 CPSMACT: Command path state machine active, i.e. not in Idle state. This is a hardware status flag only, does not generate an interrupt.
0x52007034 C   FIELD 14w01 TXFIFOHE: Transmit FIFO half empty At least half the number of words can be written into the FIFO. This bit is cleared when the FIFO becomes half+1 full.
0x52007034 C   FIELD 15w01 RXFIFOHF: Receive FIFO half full There are at least half the number of words in the FIFO. This bit is cleared when the FIFO becomes half+1 empty.
0x52007034 C   FIELD 16w01 TXFIFOF: Transmit FIFO full This is a hardware status flag only, does not generate an interrupt. This bit is cleared when one FIFO location becomes empty.
0x52007034 C   FIELD 17w01 RXFIFOF: Receive FIFO full This bit is cleared when one FIFO location becomes empty.
0x52007034 C   FIELD 18w01 TXFIFOE: Transmit FIFO empty This bit is cleared when one FIFO location becomes full.
0x52007034 C   FIELD 19w01 RXFIFOE: Receive FIFO empty This is a hardware status flag only, does not generate an interrupt. This bit is cleared when one FIFO location becomes full.
0x52007034 C   FIELD 20w01 BUSYD0: Inverted value of SDMMC_D0 line (Busy), sampled at the end of a CMD response and a second time 2 SDMMC_CK cycles after the CMD response. This bit is reset to not busy when the SDMMCD0 line changes from busy to not busy. This bit does not signal busy due to data transfer. This is a hardware status flag only, it does not generate an interrupt.
0x52007034 C   FIELD 21w01 BUSYD0END: end of SDMMC_D0 Busy following a CMD response detected. This indicates only end of busy following a CMD response. This bit does not signal busy due to data transfer. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x52007034 C   FIELD 22w01 SDIOIT: SDIO interrupt received. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x52007034 C   FIELD 23w01 ACKFAIL: Boot acknowledgment received (boot acknowledgment check fail). Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x52007034 C   FIELD 24w01 ACKTIMEOUT: Boot acknowledgment timeout. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x52007034 C   FIELD 25w01 VSWEND: Voltage switch critical timing section completion. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x52007034 C   FIELD 26w01 CKSTOP: SDMMC_CK stopped in Voltage switch procedure. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x52007034 C   FIELD 27w01 IDMATE: IDMA transfer error. Interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x52007034 C   FIELD 28w01 IDMABTC: IDMA buffer transfer complete. interrupt flag is cleared by writing corresponding interrupt clear bit in SDMMC_ICR.
0x52007038 B  REGISTER ICR (rw): The SDMMC_ICR register is a write-only register. Writing a bit with 1 clears the corresponding bit in the SDMMC_STAR status register.
0x52007038 C   FIELD 00w01 CCRCFAILC: CCRCFAIL flag clear bit Set by software to clear the CCRCFAIL flag.
0x52007038 C   FIELD 01w01 DCRCFAILC: DCRCFAIL flag clear bit Set by software to clear the DCRCFAIL flag.
0x52007038 C   FIELD 02w01 CTIMEOUTC: CTIMEOUT flag clear bit Set by software to clear the CTIMEOUT flag.
0x52007038 C   FIELD 03w01 DTIMEOUTC: DTIMEOUT flag clear bit Set by software to clear the DTIMEOUT flag.
0x52007038 C   FIELD 04w01 TXUNDERRC: TXUNDERR flag clear bit Set by software to clear TXUNDERR flag.
0x52007038 C   FIELD 05w01 RXOVERRC: RXOVERR flag clear bit Set by software to clear the RXOVERR flag.
0x52007038 C   FIELD 06w01 CMDRENDC: CMDREND flag clear bit Set by software to clear the CMDREND flag.
0x52007038 C   FIELD 07w01 CMDSENTC: CMDSENT flag clear bit Set by software to clear the CMDSENT flag.
0x52007038 C   FIELD 08w01 DATAENDC: DATAEND flag clear bit Set by software to clear the DATAEND flag.
0x52007038 C   FIELD 09w01 DHOLDC: DHOLD flag clear bit Set by software to clear the DHOLD flag.
0x52007038 C   FIELD 10w01 DBCKENDC: DBCKEND flag clear bit Set by software to clear the DBCKEND flag.
0x52007038 C   FIELD 11w01 DABORTC: DABORT flag clear bit Set by software to clear the DABORT flag.
0x52007038 C   FIELD 21w01 BUSYD0ENDC: BUSYD0END flag clear bit Set by software to clear the BUSYD0END flag.
0x52007038 C   FIELD 22w01 SDIOITC: SDIOIT flag clear bit Set by software to clear the SDIOIT flag.
0x52007038 C   FIELD 23w01 ACKFAILC: ACKFAIL flag clear bit Set by software to clear the ACKFAIL flag.
0x52007038 C   FIELD 24w01 ACKTIMEOUTC: ACKTIMEOUT flag clear bit Set by software to clear the ACKTIMEOUT flag.
0x52007038 C   FIELD 25w01 VSWENDC: VSWEND flag clear bit Set by software to clear the VSWEND flag.
0x52007038 C   FIELD 26w01 CKSTOPC: CKSTOP flag clear bit Set by software to clear the CKSTOP flag.
0x52007038 C   FIELD 27w01 IDMATEC: IDMA transfer error clear bit Set by software to clear the IDMATE flag.
0x52007038 C   FIELD 28w01 IDMABTCC: IDMA buffer transfer complete clear bit Set by software to clear the IDMABTC flag.
0x5200703C B  REGISTER MASKR (rw): The interrupt mask register determines which status flags generate an interrupt request by setting the corresponding bit to 1.
0x5200703C C   FIELD 00w01 CCRCFAILIE: Command CRC fail interrupt enable Set and cleared by software to enable/disable interrupt caused by command CRC failure.
0x5200703C C   FIELD 01w01 DCRCFAILIE: Data CRC fail interrupt enable Set and cleared by software to enable/disable interrupt caused by data CRC failure.
0x5200703C C   FIELD 02w01 CTIMEOUTIE: Command timeout interrupt enable Set and cleared by software to enable/disable interrupt caused by command timeout.
0x5200703C C   FIELD 03w01 DTIMEOUTIE: Data timeout interrupt enable Set and cleared by software to enable/disable interrupt caused by data timeout.
0x5200703C C   FIELD 04w01 TXUNDERRIE: Tx FIFO underrun error interrupt enable Set and cleared by software to enable/disable interrupt caused by Tx FIFO underrun error.
0x5200703C C   FIELD 05w01 RXOVERRIE: Rx FIFO overrun error interrupt enable Set and cleared by software to enable/disable interrupt caused by Rx FIFO overrun error.
0x5200703C C   FIELD 06w01 CMDRENDIE: Command response received interrupt enable Set and cleared by software to enable/disable interrupt caused by receiving command response.
0x5200703C C   FIELD 07w01 CMDSENTIE: Command sent interrupt enable Set and cleared by software to enable/disable interrupt caused by sending command.
0x5200703C C   FIELD 08w01 DATAENDIE: Data end interrupt enable Set and cleared by software to enable/disable interrupt caused by data end.
0x5200703C C   FIELD 09w01 DHOLDIE: Data hold interrupt enable Set and cleared by software to enable/disable the interrupt generated when sending new data is hold in the DPSM Wait_S state.
0x5200703C C   FIELD 10w01 DBCKENDIE: Data block end interrupt enable Set and cleared by software to enable/disable interrupt caused by data block end.
0x5200703C C   FIELD 11w01 DABORTIE: Data transfer aborted interrupt enable Set and cleared by software to enable/disable interrupt caused by a data transfer being aborted.
0x5200703C C   FIELD 14w01 TXFIFOHEIE: Tx FIFO half empty interrupt enable Set and cleared by software to enable/disable interrupt caused by Tx FIFO half empty.
0x5200703C C   FIELD 15w01 RXFIFOHFIE: Rx FIFO half full interrupt enable Set and cleared by software to enable/disable interrupt caused by Rx FIFO half full.
0x5200703C C   FIELD 17w01 RXFIFOFIE: Rx FIFO full interrupt enable Set and cleared by software to enable/disable interrupt caused by Rx FIFO full.
0x5200703C C   FIELD 18w01 TXFIFOEIE: Tx FIFO empty interrupt enable Set and cleared by software to enable/disable interrupt caused by Tx FIFO empty.
0x5200703C C   FIELD 21w01 BUSYD0ENDIE: BUSYD0END interrupt enable Set and cleared by software to enable/disable the interrupt generated when SDMMC_D0 signal changes from busy to NOT busy following a CMD response.
0x5200703C C   FIELD 22w01 SDIOITIE: SDIO mode interrupt received interrupt enable Set and cleared by software to enable/disable the interrupt generated when receiving the SDIO mode interrupt.
0x5200703C C   FIELD 23w01 ACKFAILIE: Acknowledgment Fail interrupt enable Set and cleared by software to enable/disable interrupt caused by acknowledgment Fail.
0x5200703C C   FIELD 24w01 ACKTIMEOUTIE: Acknowledgment timeout interrupt enable Set and cleared by software to enable/disable interrupt caused by acknowledgment timeout.
0x5200703C C   FIELD 25w01 VSWENDIE: Voltage switch critical timing section completion interrupt enable Set and cleared by software to enable/disable the interrupt generated when voltage switch critical timing section completion.
0x5200703C C   FIELD 26w01 CKSTOPIE: Voltage Switch clock stopped interrupt enable Set and cleared by software to enable/disable interrupt caused by Voltage Switch clock stopped.
0x5200703C C   FIELD 28w01 IDMABTCIE: IDMA buffer transfer complete interrupt enable Set and cleared by software to enable/disable the interrupt generated when the IDMA has transferred all data belonging to a memory buffer.
0x52007040 B  REGISTER ACKTIMER (rw): The SDMMC_ACKTIMER register contains the acknowledgment timeout period, in SDMMC_CK bus clock periods. A counter loads the value from the SDMMC_ACKTIMER register, and starts decrementing when the data path state machine (DPSM) enters the Wait_Ack state. If the timer reaches 0 while the DPSM is in this states, the acknowledgment timeout status flag is set.
0x52007040 C   FIELD 00w25 ACKTIME: Boot acknowledgment timeout period This bit can only be written by firmware when CPSM is disabled (CPSMEN = 0). Boot acknowledgment timeout period expressed in card bus clock periods.
0x52007050 B  REGISTER IDMACTRLR (rw): The receive and transmit FIFOs can be read or written as 32-bit wide registers. The FIFOs contain 32 entries on 32 sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO.
0x52007050 C   FIELD 00w01 IDMAEN: IDMA enable This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0).
0x52007050 C   FIELD 01w01 IDMABMODE: Buffer mode selection. This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0).
0x52007050 C   FIELD 02w01 IDMABACT: Double buffer mode active buffer indication This bit can only be written by firmware when DPSM is inactive (DPSMACT = 0). When IDMA is enabled this bit is toggled by hardware.
0x52007054 B  REGISTER IDMABSIZER (rw): The SDMMC_IDMABSIZER register contains the buffers size when in double buffer configuration.
0x52007054 C   FIELD 05w08 IDMABNDT: Number of transfers per buffer. This 8-bit value shall be multiplied by 8 to get the size of the buffer in 32-bit words and by 32 to get the size of the buffer in bytes. Example: IDMABNDT = 0x01: buffer size = 8 words = 32 bytes. These bits can only be written by firmware when DPSM is inactive (DPSMACT = 0).
0x52007058 B  REGISTER IDMABASE0R (rw): The SDMMC_IDMABASE0R register contains the memory buffer base address in single buffer configuration and the buffer 0 base address in double buffer configuration.
0x52007058 C   FIELD 00w32 IDMABASE0: Buffer 0 memory base address bits [31:2], shall be word aligned (bit [1:0] are always 0 and read only). This register can be written by firmware when DPSM is inactive (DPSMACT = 0), and can dynamically be written by firmware when DPSM active (DPSMACT = 1) and memory buffer 0 is inactive (IDMABACT = 1).
0x5200705C B  REGISTER IDMABASE1R (rw): The SDMMC_IDMABASE1R register contains the double buffer configuration second buffer memory base address.
0x5200705C C   FIELD 00w32 IDMABASE1: Buffer 1 memory base address, shall be word aligned (bit [1:0] are always 0 and read only). This register can be written by firmware when DPSM is inactive (DPSMACT = 0), and can dynamically be written by firmware when DPSM active (DPSMACT = 1) and memory buffer 1 is inactive (IDMABACT = 0).
0x52007080 B  REGISTER FIFOR (rw): The receive and transmit FIFOs can be only read or written as word (32-bit) wide registers. The FIFOs contain 16 entries on sequential addresses. This allows the CPU to use its load and store multiple operands to read from/write to the FIFO.When accessing SDMMC_FIFOR with half word or byte access an AHB bus fault is generated.
0x52007080 C   FIELD 00w32 FIFODATA: Receive and transmit FIFO data This register can only be read or written by firmware when the DPSM is active (DPSMACT=1). The FIFO data occupies 16 entries of 32-bit words.
0x52008000 A PERIPHERAL DELAY_Block_SDMMC1
0x52008000 B  REGISTER CR (rw): DLYB control register
0x52008000 C   FIELD 00w01 DEN: Delay block enable bit
0x52008000 C   FIELD 01w01 SEN: Sampler length enable bit
0x52008004 B  REGISTER CFGR (rw): DLYB configuration register
0x52008004 C   FIELD 00w04 SEL: Select the phase for the Output clock
0x52008004 C   FIELD 08w07 UNIT: Delay Defines the delay of a Unit delay cell
0x52008004 C   FIELD 16w12 LNG: Delay line length value
0x52008004 C   FIELD 31w01 LNGF: Length valid flag
0x52009000 A PERIPHERAL RAMECC1
0x52009000 B  REGISTER IER (rw): RAMECC interrupt enable register
0x52009000 C   FIELD 00w01 GIE (rw): Global interrupt enable
0x52009000 C   FIELD 01w01 GECCSEIE (rw): Global ECC single error interrupt enable
0x52009000 C   FIELD 02w01 GECCDEIE (rw): Global ECC double error interrupt enable
0x52009000 C   FIELD 03w01 GECCDEBWIE (rw): Global ECC double error on byte write interrupt enable
0x52009020 B  REGISTER M1CR (rw): RAMECC monitor 1 configuration register
0x52009020 C   FIELD 02w01 ECCSEIE (rw): ECC single error interrupt enable
0x52009020 C   FIELD 03w01 ECCDEIE (rw): ECC double error interrupt enable
0x52009020 C   FIELD 04w01 ECCDEBWIE (rw): ECC double error on byte write interrupt enable
0x52009020 C   FIELD 05w01 ECCELEN (rw): ECC error context latching enable
0x52009024 B  REGISTER M1SR (rw): RAMECC monitor 1 status register
0x52009024 C   FIELD 00w01 SEDCF (rw): ECC single error detected flag
0x52009024 C   FIELD 01w01 DEDF (rw): ECC double error detected flag
0x52009024 C   FIELD 02w01 DEBWDF (rw): ECC double error on byte write flag
0x52009028 B  REGISTER M1FAR (rw): RAMECC monitor 1 failing address register
0x52009028 C   FIELD 00w32 FADD (ro): ECC failing address
0x5200902C B  REGISTER M1FDRL (rw): RAMECC monitor 1 failing data low register
0x5200902C C   FIELD 00w32 FDATAL (ro): ECC failing data low
0x52009030 B  REGISTER M1FDRH (rw): RAMECC monitor 1 failing data high register
0x52009030 C   FIELD 00w32 FDATAH (ro): ECC failing data high
0x52009034 B  REGISTER M1FECR (rw): RAMECC monitor 1 failing error code register
0x52009034 C   FIELD 00w32 FEC (ro): ECC failing code
0x52009040 B  REGISTER M2CR (rw): RAMECC monitor 2 configuration register
0x52009040 C   FIELD 02w01 ECCSEIE (rw): ECC single error interrupt enable
0x52009040 C   FIELD 03w01 ECCDEIE (rw): ECC double error interrupt enable
0x52009040 C   FIELD 04w01 ECCDEBWIE (rw): ECC double error on byte write interrupt enable
0x52009040 C   FIELD 05w01 ECCELEN (rw): ECC error context latching enable
0x52009044 B  REGISTER M2SR (rw): RAMECC monitor 2 status register
0x52009044 C   FIELD 00w01 SEDCF (rw): ECC single error detected flag
0x52009044 C   FIELD 01w01 DEDF (rw): ECC double error detected flag
0x52009044 C   FIELD 02w01 DEBWDF (rw): ECC double error on byte write flag
0x52009048 B  REGISTER M2FAR (rw): RAMECC monitor 2 failing address register
0x52009048 C   FIELD 00w32 FADD (ro): ECC failing address
0x5200904C B  REGISTER M2FDRL (rw): RAMECC monitor 2 failing data low register
0x5200904C C   FIELD 00w32 FDATAL (ro): ECC failing data low
0x52009050 B  REGISTER M2FDRH (rw): RAMECC monitor 2 failing data high register
0x52009050 C   FIELD 00w32 FDATAH (ro): ECC failing data high
0x52009054 B  REGISTER M2FECR (rw): RAMECC monitor 2 failing error code register
0x52009054 C   FIELD 00w32 FEC (ro): ECC failing code
0x52009060 B  REGISTER M3CR (rw): RAMECC monitor 3 configuration register
0x52009060 C   FIELD 02w01 ECCSEIE (rw): ECC single error interrupt enable
0x52009060 C   FIELD 03w01 ECCDEIE (rw): ECC double error interrupt enable
0x52009060 C   FIELD 04w01 ECCDEBWIE (rw): ECC double error on byte write interrupt enable
0x52009060 C   FIELD 05w01 ECCELEN (rw): ECC error context latching enable
0x52009064 B  REGISTER M3SR (rw): RAMECC monitor 3 status register
0x52009064 C   FIELD 00w01 SEDCF (rw): ECC single error detected flag
0x52009064 C   FIELD 01w01 DEDF (rw): ECC double error detected flag
0x52009064 C   FIELD 02w01 DEBWDF (rw): ECC double error on byte write flag
0x52009068 B  REGISTER M3FAR (rw): RAMECC monitor 3 failing address register
0x52009068 C   FIELD 00w32 FADD (ro): ECC failing address
0x5200906C B  REGISTER M3FDRL (rw): RAMECC monitor 3 failing data low register
0x5200906C C   FIELD 00w32 FDATAL (ro): ECC failing data low
0x52009070 B  REGISTER M3FDRH (rw): RAMECC monitor 3 failing data high register
0x52009070 C   FIELD 00w32 FDATAH (ro): ECC failing data high
0x52009074 B  REGISTER M3FECR (rw): RAMECC monitor 3 failing error code register
0x52009074 C   FIELD 00w32 FEC (ro): ECC failing code
0x52009080 B  REGISTER M4CR (rw): RAMECC monitor 4 configuration register
0x52009080 C   FIELD 02w01 ECCSEIE (rw): ECC single error interrupt enable
0x52009080 C   FIELD 03w01 ECCDEIE (rw): ECC double error interrupt enable
0x52009080 C   FIELD 04w01 ECCDEBWIE (rw): ECC double error on byte write interrupt enable
0x52009080 C   FIELD 05w01 ECCELEN (rw): ECC error context latching enable
0x52009084 B  REGISTER M4SR (rw): RAMECC monitor 4 status register
0x52009084 C   FIELD 00w01 SEDCF (rw): ECC single error detected flag
0x52009084 C   FIELD 01w01 DEDF (rw): ECC double error detected flag
0x52009084 C   FIELD 02w01 DEBWDF (rw): ECC double error on byte write flag
0x52009088 B  REGISTER M4FAR (rw): RAMECC monitor 4 failing address register
0x52009088 C   FIELD 00w32 FADD (ro): ECC failing address
0x5200908C B  REGISTER M4FDRL (rw): RAMECC monitor 4 failing data low register
0x5200908C C   FIELD 00w32 FDATAL (ro): ECC failing data low
0x52009090 B  REGISTER M4FDRH (rw): RAMECC monitor 4 failing data high register
0x52009090 C   FIELD 00w32 FDATAH (ro): ECC failing data high
0x52009094 B  REGISTER M4FECR (rw): RAMECC monitor 4 failing error code register
0x52009094 C   FIELD 00w32 FEC (ro): ECC failing code
0x520090A0 B  REGISTER M5CR (rw): RAMECC monitor 5 configuration register
0x520090A0 C   FIELD 02w01 ECCSEIE (rw): ECC single error interrupt enable
0x520090A0 C   FIELD 03w01 ECCDEIE (rw): ECC double error interrupt enable
0x520090A0 C   FIELD 04w01 ECCDEBWIE (rw): ECC double error on byte write interrupt enable
0x520090A0 C   FIELD 05w01 ECCELEN (rw): ECC error context latching enable
0x520090A4 B  REGISTER M5SR (rw): RAMECC monitor 5 status register
0x520090A4 C   FIELD 00w01 SEDCF (rw): ECC single error detected flag
0x520090A4 C   FIELD 01w01 DEDF (rw): ECC double error detected flag
0x520090A4 C   FIELD 02w01 DEBWDF (rw): ECC double error on byte write flag
0x520090A8 B  REGISTER M5FAR (rw): RAMECC monitor 5 failing address register
0x520090A8 C   FIELD 00w32 FADD (ro): ECC failing address
0x520090AC B  REGISTER M5FDRL (rw): RAMECC monitor 5 failing data low register
0x520090AC C   FIELD 00w32 FDATAL (ro): ECC failing data low
0x520090B0 B  REGISTER M5FDRH (rw): RAMECC monitor 5 failing data high register
0x520090B0 C   FIELD 00w32 FDATAH (ro): ECC failing data high
0x520090B4 B  REGISTER M5FECR (rw): RAMECC monitor 5 failing error code register
0x520090B4 C   FIELD 00w32 FEC (ro): ECC failing code
0x58000000 A PERIPHERAL EXTI
0x58000000 B  REGISTER RTSR1 (rw): EXTI rising trigger selection register
0x58000000 C   FIELD 00w01 TR0: Rising trigger event configuration bit of Configurable Event input
0x58000000 C   FIELD 01w01 TR1: Rising trigger event configuration bit of Configurable Event input
0x58000000 C   FIELD 02w01 TR2: Rising trigger event configuration bit of Configurable Event input
0x58000000 C   FIELD 03w01 TR3: Rising trigger event configuration bit of Configurable Event input
0x58000000 C   FIELD 04w01 TR4: Rising trigger event configuration bit of Configurable Event input
0x58000000 C   FIELD 05w01 TR5: Rising trigger event configuration bit of Configurable Event input
0x58000000 C   FIELD 06w01 TR6: Rising trigger event configuration bit of Configurable Event input
0x58000000 C   FIELD 07w01 TR7: Rising trigger event configuration bit of Configurable Event input
0x58000000 C   FIELD 08w01 TR8: Rising trigger event configuration bit of Configurable Event input
0x58000000 C   FIELD 09w01 TR9: Rising trigger event configuration bit of Configurable Event input
0x58000000 C   FIELD 10w01 TR10: Rising trigger event configuration bit of Configurable Event input
0x58000000 C   FIELD 11w01 TR11: Rising trigger event configuration bit of Configurable Event input
0x58000000 C   FIELD 12w01 TR12: Rising trigger event configuration bit of Configurable Event input
0x58000000 C   FIELD 13w01 TR13: Rising trigger event configuration bit of Configurable Event input
0x58000000 C   FIELD 14w01 TR14: Rising trigger event configuration bit of Configurable Event input
0x58000000 C   FIELD 15w01 TR15: Rising trigger event configuration bit of Configurable Event input
0x58000000 C   FIELD 16w01 TR16: Rising trigger event configuration bit of Configurable Event input
0x58000000 C   FIELD 17w01 TR17: Rising trigger event configuration bit of Configurable Event input
0x58000000 C   FIELD 18w01 TR18: Rising trigger event configuration bit of Configurable Event input
0x58000000 C   FIELD 19w01 TR19: Rising trigger event configuration bit of Configurable Event input
0x58000000 C   FIELD 20w01 TR20: Rising trigger event configuration bit of Configurable Event input
0x58000000 C   FIELD 21w01 TR21: Rising trigger event configuration bit of Configurable Event input
0x58000004 B  REGISTER FTSR1 (rw): EXTI falling trigger selection register
0x58000004 C   FIELD 00w01 TR0: Rising trigger event configuration bit of Configurable Event input
0x58000004 C   FIELD 01w01 TR1: Rising trigger event configuration bit of Configurable Event input
0x58000004 C   FIELD 02w01 TR2: Rising trigger event configuration bit of Configurable Event input
0x58000004 C   FIELD 03w01 TR3: Rising trigger event configuration bit of Configurable Event input
0x58000004 C   FIELD 04w01 TR4: Rising trigger event configuration bit of Configurable Event input
0x58000004 C   FIELD 05w01 TR5: Rising trigger event configuration bit of Configurable Event input
0x58000004 C   FIELD 06w01 TR6: Rising trigger event configuration bit of Configurable Event input
0x58000004 C   FIELD 07w01 TR7: Rising trigger event configuration bit of Configurable Event input
0x58000004 C   FIELD 08w01 TR8: Rising trigger event configuration bit of Configurable Event input
0x58000004 C   FIELD 09w01 TR9: Rising trigger event configuration bit of Configurable Event input
0x58000004 C   FIELD 10w01 TR10: Rising trigger event configuration bit of Configurable Event input
0x58000004 C   FIELD 11w01 TR11: Rising trigger event configuration bit of Configurable Event input
0x58000004 C   FIELD 12w01 TR12: Rising trigger event configuration bit of Configurable Event input
0x58000004 C   FIELD 13w01 TR13: Rising trigger event configuration bit of Configurable Event input
0x58000004 C   FIELD 14w01 TR14: Rising trigger event configuration bit of Configurable Event input
0x58000004 C   FIELD 15w01 TR15: Rising trigger event configuration bit of Configurable Event input
0x58000004 C   FIELD 16w01 TR16: Rising trigger event configuration bit of Configurable Event input
0x58000004 C   FIELD 17w01 TR17: Rising trigger event configuration bit of Configurable Event input
0x58000004 C   FIELD 18w01 TR18: Rising trigger event configuration bit of Configurable Event input
0x58000004 C   FIELD 19w01 TR19: Rising trigger event configuration bit of Configurable Event input
0x58000004 C   FIELD 20w01 TR20: Rising trigger event configuration bit of Configurable Event input
0x58000004 C   FIELD 21w01 TR21: Rising trigger event configuration bit of Configurable Event input
0x58000008 B  REGISTER SWIER1 (rw): EXTI software interrupt event register
0x58000008 C   FIELD 00w01 SWIER0: Rising trigger event configuration bit of Configurable Event input
0x58000008 C   FIELD 01w01 SWIER1: Rising trigger event configuration bit of Configurable Event input
0x58000008 C   FIELD 02w01 SWIER2: Rising trigger event configuration bit of Configurable Event input
0x58000008 C   FIELD 03w01 SWIER3: Rising trigger event configuration bit of Configurable Event input
0x58000008 C   FIELD 04w01 SWIER4: Rising trigger event configuration bit of Configurable Event input
0x58000008 C   FIELD 05w01 SWIER5: Rising trigger event configuration bit of Configurable Event input
0x58000008 C   FIELD 06w01 SWIER6: Rising trigger event configuration bit of Configurable Event input
0x58000008 C   FIELD 07w01 SWIER7: Rising trigger event configuration bit of Configurable Event input
0x58000008 C   FIELD 08w01 SWIER8: Rising trigger event configuration bit of Configurable Event input
0x58000008 C   FIELD 09w01 SWIER9: Rising trigger event configuration bit of Configurable Event input
0x58000008 C   FIELD 10w01 SWIER10: Rising trigger event configuration bit of Configurable Event input
0x58000008 C   FIELD 11w01 SWIER11: Rising trigger event configuration bit of Configurable Event input
0x58000008 C   FIELD 12w01 SWIER12: Rising trigger event configuration bit of Configurable Event input
0x58000008 C   FIELD 13w01 SWIER13: Rising trigger event configuration bit of Configurable Event input
0x58000008 C   FIELD 14w01 SWIER14: Rising trigger event configuration bit of Configurable Event input
0x58000008 C   FIELD 15w01 SWIER15: Rising trigger event configuration bit of Configurable Event input
0x58000008 C   FIELD 16w01 SWIER16: Rising trigger event configuration bit of Configurable Event input
0x58000008 C   FIELD 17w01 SWIER17: Rising trigger event configuration bit of Configurable Event input
0x58000008 C   FIELD 18w01 SWIER18: Rising trigger event configuration bit of Configurable Event input
0x58000008 C   FIELD 19w01 SWIER19: Rising trigger event configuration bit of Configurable Event input
0x58000008 C   FIELD 20w01 SWIER20: Rising trigger event configuration bit of Configurable Event input
0x58000008 C   FIELD 21w01 SWIER21: Rising trigger event configuration bit of Configurable Event input
0x5800000C B  REGISTER D3PMR1 (rw): EXTI D3 pending mask register
0x5800000C C   FIELD 00w01 MR0: Rising trigger event configuration bit of Configurable Event input
0x5800000C C   FIELD 01w01 MR1: Rising trigger event configuration bit of Configurable Event input
0x5800000C C   FIELD 02w01 MR2: Rising trigger event configuration bit of Configurable Event input
0x5800000C C   FIELD 03w01 MR3: Rising trigger event configuration bit of Configurable Event input
0x5800000C C   FIELD 04w01 MR4: Rising trigger event configuration bit of Configurable Event input
0x5800000C C   FIELD 05w01 MR5: Rising trigger event configuration bit of Configurable Event input
0x5800000C C   FIELD 06w01 MR6: Rising trigger event configuration bit of Configurable Event input
0x5800000C C   FIELD 07w01 MR7: Rising trigger event configuration bit of Configurable Event input
0x5800000C C   FIELD 08w01 MR8: Rising trigger event configuration bit of Configurable Event input
0x5800000C C   FIELD 09w01 MR9: Rising trigger event configuration bit of Configurable Event input
0x5800000C C   FIELD 10w01 MR10: Rising trigger event configuration bit of Configurable Event input
0x5800000C C   FIELD 11w01 MR11: Rising trigger event configuration bit of Configurable Event input
0x5800000C C   FIELD 12w01 MR12: Rising trigger event configuration bit of Configurable Event input
0x5800000C C   FIELD 13w01 MR13: Rising trigger event configuration bit of Configurable Event input
0x5800000C C   FIELD 14w01 MR14: Rising trigger event configuration bit of Configurable Event input
0x5800000C C   FIELD 15w01 MR15: Rising trigger event configuration bit of Configurable Event input
0x5800000C C   FIELD 19w01 MR19: Rising trigger event configuration bit of Configurable Event input
0x5800000C C   FIELD 20w01 MR20: Rising trigger event configuration bit of Configurable Event input
0x5800000C C   FIELD 21w01 MR21: Rising trigger event configuration bit of Configurable Event input
0x5800000C C   FIELD 25w01 MR25: Rising trigger event configuration bit of Configurable Event input
0x58000010 B  REGISTER D3PCR1L (rw): EXTI D3 pending clear selection register low
0x58000010 C   FIELD 00w02 PCS0: D3 Pending request clear input signal selection on Event input x = truncate (n/2)
0x58000010 C   FIELD 02w02 PCS1: D3 Pending request clear input signal selection on Event input x = truncate (n/2)
0x58000010 C   FIELD 04w02 PCS2: D3 Pending request clear input signal selection on Event input x = truncate (n/2)
0x58000010 C   FIELD 06w02 PCS3: D3 Pending request clear input signal selection on Event input x = truncate (n/2)
0x58000010 C   FIELD 08w02 PCS4: D3 Pending request clear input signal selection on Event input x = truncate (n/2)
0x58000010 C   FIELD 10w02 PCS5: D3 Pending request clear input signal selection on Event input x = truncate (n/2)
0x58000010 C   FIELD 12w02 PCS6: D3 Pending request clear input signal selection on Event input x = truncate (n/2)
0x58000010 C   FIELD 14w02 PCS7: D3 Pending request clear input signal selection on Event input x = truncate (n/2)
0x58000010 C   FIELD 16w02 PCS8: D3 Pending request clear input signal selection on Event input x = truncate (n/2)
0x58000010 C   FIELD 18w02 PCS9: D3 Pending request clear input signal selection on Event input x = truncate (n/2)
0x58000010 C   FIELD 20w02 PCS10: D3 Pending request clear input signal selection on Event input x = truncate (n/2)
0x58000010 C   FIELD 22w02 PCS11: D3 Pending request clear input signal selection on Event input x = truncate (n/2)
0x58000010 C   FIELD 24w02 PCS12: D3 Pending request clear input signal selection on Event input x = truncate (n/2)
0x58000010 C   FIELD 26w02 PCS13: D3 Pending request clear input signal selection on Event input x = truncate (n/2)
0x58000010 C   FIELD 28w02 PCS14: D3 Pending request clear input signal selection on Event input x = truncate (n/2)
0x58000010 C   FIELD 30w02 PCS15: D3 Pending request clear input signal selection on Event input x = truncate (n/2)
0x58000014 B  REGISTER D3PCR1H (rw): EXTI D3 pending clear selection register high
0x58000014 C   FIELD 06w02 PCS19: D3 Pending request clear input signal selection on Event input x = truncate ((n+32)/2)
0x58000014 C   FIELD 08w02 PCS20: D3 Pending request clear input signal selection on Event input x = truncate ((n+32)/2)
0x58000014 C   FIELD 10w02 PCS21: D3 Pending request clear input signal selection on Event input x = truncate ((n+32)/2)
0x58000014 C   FIELD 18w02 PCS25: D3 Pending request clear input signal selection on Event input x = truncate ((n+32)/2)
0x58000020 B  REGISTER RTSR2 (rw): EXTI rising trigger selection register
0x58000020 C   FIELD 17w01 TR49: Rising trigger event configuration bit of Configurable Event input x+32
0x58000020 C   FIELD 19w01 TR51: Rising trigger event configuration bit of Configurable Event input x+32
0x58000024 B  REGISTER FTSR2 (rw): EXTI falling trigger selection register
0x58000024 C   FIELD 17w01 TR49: Falling trigger event configuration bit of Configurable Event input x+32
0x58000024 C   FIELD 19w01 TR51: Falling trigger event configuration bit of Configurable Event input x+32
0x58000028 B  REGISTER SWIER2 (rw): EXTI software interrupt event register
0x58000028 C   FIELD 17w01 SWIER49: Software interrupt on line x+32
0x58000028 C   FIELD 19w01 SWIER51: Software interrupt on line x+32
0x5800002C B  REGISTER D3PMR2 (rw): EXTI D3 pending mask register
0x5800002C C   FIELD 02w01 MR34: D3 Pending Mask on Event input x+32
0x5800002C C   FIELD 03w01 MR35: D3 Pending Mask on Event input x+32
0x5800002C C   FIELD 09w01 MR41: D3 Pending Mask on Event input x+32
0x5800002C C   FIELD 16w01 MR48: D3 Pending Mask on Event input x+32
0x5800002C C   FIELD 17w01 MR49: D3 Pending Mask on Event input x+32
0x5800002C C   FIELD 18w01 MR50: D3 Pending Mask on Event input x+32
0x5800002C C   FIELD 19w01 MR51: D3 Pending Mask on Event input x+32
0x5800002C C   FIELD 20w01 MR52: D3 Pending Mask on Event input x+32
0x5800002C C   FIELD 21w01 MR53: D3 Pending Mask on Event input x+32
0x58000030 B  REGISTER D3PCR2L (rw): EXTI D3 pending clear selection register low
0x58000030 C   FIELD 04w02 PCS34: D3 Pending request clear input signal selection on Event input x = truncate ((n+64)/2)
0x58000030 C   FIELD 06w02 PCS35: D3 Pending request clear input signal selection on Event input x = truncate ((n+64)/2)
0x58000030 C   FIELD 18w02 PCS41: D3 Pending request clear input signal selection on Event input x = truncate ((n+64)/2)
0x58000034 B  REGISTER D3PCR2H (rw): EXTI D3 pending clear selection register high
0x58000034 C   FIELD 00w02 PCS48: Pending request clear input signal selection on Event input x= truncate ((n+96)/2)
0x58000034 C   FIELD 02w02 PCS49: Pending request clear input signal selection on Event input x= truncate ((n+96)/2)
0x58000034 C   FIELD 04w02 PCS50: Pending request clear input signal selection on Event input x= truncate ((n+96)/2)
0x58000034 C   FIELD 06w02 PCS51: Pending request clear input signal selection on Event input x= truncate ((n+96)/2)
0x58000034 C   FIELD 08w02 PCS52: Pending request clear input signal selection on Event input x= truncate ((n+96)/2)
0x58000034 C   FIELD 10w02 PCS53: Pending request clear input signal selection on Event input x= truncate ((n+96)/2)
0x58000040 B  REGISTER RTSR3 (rw): EXTI rising trigger selection register
0x58000040 C   FIELD 18w01 TR82: Rising trigger event configuration bit of Configurable Event input x+64
0x58000040 C   FIELD 20w01 TR84: Rising trigger event configuration bit of Configurable Event input x+64
0x58000040 C   FIELD 21w01 TR85: Rising trigger event configuration bit of Configurable Event input x+64
0x58000040 C   FIELD 22w01 TR86: Rising trigger event configuration bit of Configurable Event input x+64
0x58000044 B  REGISTER FTSR3 (rw): EXTI falling trigger selection register
0x58000044 C   FIELD 18w01 TR82: Falling trigger event configuration bit of Configurable Event input x+64
0x58000044 C   FIELD 20w01 TR84: Falling trigger event configuration bit of Configurable Event input x+64
0x58000044 C   FIELD 21w01 TR85: Falling trigger event configuration bit of Configurable Event input x+64
0x58000044 C   FIELD 22w01 TR86: Falling trigger event configuration bit of Configurable Event input x+64
0x58000048 B  REGISTER SWIER3 (rw): EXTI software interrupt event register
0x58000048 C   FIELD 18w01 SWIER82: Software interrupt on line x+64
0x58000048 C   FIELD 20w01 SWIER84: Software interrupt on line x+64
0x58000048 C   FIELD 21w01 SWIER85: Software interrupt on line x+64
0x58000048 C   FIELD 22w01 SWIER86: Software interrupt on line x+64
0x5800004C B  REGISTER D3PMR3 (rw): EXTI D3 pending mask register
0x5800004C C   FIELD 24w01 MR88: D3 Pending Mask on Event input x+64
0x58000054 B  REGISTER D3PCR3H (rw): EXTI D3 pending clear selection register high
0x58000054 C   FIELD 18w02 PCS88: D3 Pending request clear input signal selection on Event input x= truncate N+160/2
0x58000080 B  REGISTER C1IMR1 (rw): EXTI interrupt mask register
0x58000080 C   FIELD 00w01 MR0: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 01w01 MR1: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 02w01 MR2: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 03w01 MR3: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 04w01 MR4: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 05w01 MR5: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 06w01 MR6: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 07w01 MR7: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 08w01 MR8: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 09w01 MR9: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 10w01 MR10: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 11w01 MR11: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 12w01 MR12: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 13w01 MR13: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 14w01 MR14: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 15w01 MR15: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 16w01 MR16: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 17w01 MR17: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 18w01 MR18: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 19w01 MR19: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 20w01 MR20: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 21w01 MR21: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 22w01 MR22: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 23w01 MR23: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 24w01 MR24: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 25w01 MR25: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 26w01 MR26: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 27w01 MR27: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 28w01 MR28: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 29w01 MR29: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 30w01 MR30: Rising trigger event configuration bit of Configurable Event input
0x58000080 C   FIELD 31w01 MR31: Rising trigger event configuration bit of Configurable Event input
0x58000084 B  REGISTER C1EMR1 (rw): EXTI event mask register
0x58000084 C   FIELD 00w01 MR0: CPU Event mask on Event input x
0x58000084 C   FIELD 01w01 MR1: CPU Event mask on Event input x
0x58000084 C   FIELD 02w01 MR2: CPU Event mask on Event input x
0x58000084 C   FIELD 03w01 MR3: CPU Event mask on Event input x
0x58000084 C   FIELD 04w01 MR4: CPU Event mask on Event input x
0x58000084 C   FIELD 05w01 MR5: CPU Event mask on Event input x
0x58000084 C   FIELD 06w01 MR6: CPU Event mask on Event input x
0x58000084 C   FIELD 07w01 MR7: CPU Event mask on Event input x
0x58000084 C   FIELD 08w01 MR8: CPU Event mask on Event input x
0x58000084 C   FIELD 09w01 MR9: CPU Event mask on Event input x
0x58000084 C   FIELD 10w01 MR10: CPU Event mask on Event input x
0x58000084 C   FIELD 11w01 MR11: CPU Event mask on Event input x
0x58000084 C   FIELD 12w01 MR12: CPU Event mask on Event input x
0x58000084 C   FIELD 13w01 MR13: CPU Event mask on Event input x
0x58000084 C   FIELD 14w01 MR14: CPU Event mask on Event input x
0x58000084 C   FIELD 15w01 MR15: CPU Event mask on Event input x
0x58000084 C   FIELD 16w01 MR16: CPU Event mask on Event input x
0x58000084 C   FIELD 17w01 MR17: CPU Event mask on Event input x
0x58000084 C   FIELD 18w01 MR18: CPU Event mask on Event input x
0x58000084 C   FIELD 19w01 MR19: CPU Event mask on Event input x
0x58000084 C   FIELD 20w01 MR20: CPU Event mask on Event input x
0x58000084 C   FIELD 21w01 MR21: CPU Event mask on Event input x
0x58000084 C   FIELD 22w01 MR22: CPU Event mask on Event input x
0x58000084 C   FIELD 23w01 MR23: CPU Event mask on Event input x
0x58000084 C   FIELD 24w01 MR24: CPU Event mask on Event input x
0x58000084 C   FIELD 25w01 MR25: CPU Event mask on Event input x
0x58000084 C   FIELD 26w01 MR26: CPU Event mask on Event input x
0x58000084 C   FIELD 27w01 MR27: CPU Event mask on Event input x
0x58000084 C   FIELD 28w01 MR28: CPU Event mask on Event input x
0x58000084 C   FIELD 29w01 MR29: CPU Event mask on Event input x
0x58000084 C   FIELD 30w01 MR30: CPU Event mask on Event input x
0x58000084 C   FIELD 31w01 MR31: CPU Event mask on Event input x
0x58000088 B  REGISTER C1PR1 (rw): EXTI pending register
0x58000088 C   FIELD 00w01 PR0: CPU Event mask on Event input x
0x58000088 C   FIELD 01w01 PR1: CPU Event mask on Event input x
0x58000088 C   FIELD 02w01 PR2: CPU Event mask on Event input x
0x58000088 C   FIELD 03w01 PR3: CPU Event mask on Event input x
0x58000088 C   FIELD 04w01 PR4: CPU Event mask on Event input x
0x58000088 C   FIELD 05w01 PR5: CPU Event mask on Event input x
0x58000088 C   FIELD 06w01 PR6: CPU Event mask on Event input x
0x58000088 C   FIELD 07w01 PR7: CPU Event mask on Event input x
0x58000088 C   FIELD 08w01 PR8: CPU Event mask on Event input x
0x58000088 C   FIELD 09w01 PR9: CPU Event mask on Event input x
0x58000088 C   FIELD 10w01 PR10: CPU Event mask on Event input x
0x58000088 C   FIELD 11w01 PR11: CPU Event mask on Event input x
0x58000088 C   FIELD 12w01 PR12: CPU Event mask on Event input x
0x58000088 C   FIELD 13w01 PR13: CPU Event mask on Event input x
0x58000088 C   FIELD 14w01 PR14: CPU Event mask on Event input x
0x58000088 C   FIELD 15w01 PR15: CPU Event mask on Event input x
0x58000088 C   FIELD 16w01 PR16: CPU Event mask on Event input x
0x58000088 C   FIELD 17w01 PR17: CPU Event mask on Event input x
0x58000088 C   FIELD 18w01 PR18: CPU Event mask on Event input x
0x58000088 C   FIELD 19w01 PR19: CPU Event mask on Event input x
0x58000088 C   FIELD 20w01 PR20: CPU Event mask on Event input x
0x58000088 C   FIELD 21w01 PR21: CPU Event mask on Event input x
0x58000090 B  REGISTER C1IMR2 (rw): EXTI interrupt mask register
0x58000090 C   FIELD 00w01 MR0: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 01w01 MR1: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 02w01 MR2: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 03w01 MR3: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 04w01 MR4: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 05w01 MR5: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 06w01 MR6: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 07w01 MR7: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 08w01 MR8: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 09w01 MR9: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 10w01 MR10: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 11w01 MR11: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 12w01 MR12: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 14w01 MR14: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 15w01 MR15: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 16w01 MR16: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 17w01 MR17: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 18w01 MR18: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 19w01 MR19: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 20w01 MR20: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 21w01 MR21: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 22w01 MR22: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 23w01 MR23: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 24w01 MR24: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 25w01 MR25: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 26w01 MR26: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 27w01 MR27: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 28w01 MR28: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 29w01 MR29: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 30w01 MR30: CPU Interrupt Mask on Direct Event input x+32
0x58000090 C   FIELD 31w01 MR31: CPU Interrupt Mask on Direct Event input x+32
0x58000094 B  REGISTER C1EMR2 (rw): EXTI event mask register
0x58000094 C   FIELD 00w01 MR32: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 01w01 MR33: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 02w01 MR34: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 03w01 MR35: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 04w01 MR36: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 05w01 MR37: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 06w01 MR38: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 07w01 MR39: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 08w01 MR40: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 09w01 MR41: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 10w01 MR42: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 11w01 MR43: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 12w01 MR44: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 14w01 MR46: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 15w01 MR47: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 16w01 MR48: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 17w01 MR49: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 18w01 MR50: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 19w01 MR51: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 20w01 MR52: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 21w01 MR53: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 22w01 MR54: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 23w01 MR55: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 24w01 MR56: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 25w01 MR57: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 26w01 MR58: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 27w01 MR59: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 28w01 MR60: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 29w01 MR61: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 30w01 MR62: CPU Interrupt Mask on Direct Event input x+32
0x58000094 C   FIELD 31w01 MR63: CPU Interrupt Mask on Direct Event input x+32
0x58000098 B  REGISTER C1PR2 (rw): EXTI pending register
0x58000098 C   FIELD 17w01 PR49: Configurable event inputs x+32 Pending bit
0x58000098 C   FIELD 19w01 PR51: Configurable event inputs x+32 Pending bit
0x580000A0 B  REGISTER C1IMR3 (rw): EXTI interrupt mask register
0x580000A0 C   FIELD 00w01 MR64: CPU Interrupt Mask on Direct Event input x+64
0x580000A0 C   FIELD 01w01 MR65: CPU Interrupt Mask on Direct Event input x+64
0x580000A0 C   FIELD 02w01 MR66: CPU Interrupt Mask on Direct Event input x+64
0x580000A0 C   FIELD 03w01 MR67: CPU Interrupt Mask on Direct Event input x+64
0x580000A0 C   FIELD 04w01 MR68: CPU Interrupt Mask on Direct Event input x+64
0x580000A0 C   FIELD 05w01 MR69: CPU Interrupt Mask on Direct Event input x+64
0x580000A0 C   FIELD 06w01 MR70: CPU Interrupt Mask on Direct Event input x+64
0x580000A0 C   FIELD 07w01 MR71: CPU Interrupt Mask on Direct Event input x+64
0x580000A0 C   FIELD 08w01 MR72: CPU Interrupt Mask on Direct Event input x+64
0x580000A0 C   FIELD 09w01 MR73: CPU Interrupt Mask on Direct Event input x+64
0x580000A0 C   FIELD 10w01 MR74: CPU Interrupt Mask on Direct Event input x+64
0x580000A0 C   FIELD 11w01 MR75: CPU Interrupt Mask on Direct Event input x+64
0x580000A0 C   FIELD 12w01 MR76: CPU Interrupt Mask on Direct Event input x+64
0x580000A0 C   FIELD 13w01 MR77: CPU Interrupt Mask on Direct Event input x+64
0x580000A0 C   FIELD 14w01 MR78: CPU Interrupt Mask on Direct Event input x+64
0x580000A0 C   FIELD 15w01 MR79: CPU Interrupt Mask on Direct Event input x+64
0x580000A0 C   FIELD 16w01 MR80: CPU Interrupt Mask on Direct Event input x+64
0x580000A0 C   FIELD 18w01 MR82: CPU Interrupt Mask on Direct Event input x+64
0x580000A0 C   FIELD 20w01 MR84: CPU Interrupt Mask on Direct Event input x+64
0x580000A0 C   FIELD 21w01 MR85: CPU Interrupt Mask on Direct Event input x+64
0x580000A0 C   FIELD 22w01 MR86: CPU Interrupt Mask on Direct Event input x+64
0x580000A0 C   FIELD 23w01 MR87: CPU Interrupt Mask on Direct Event input x+64
0x580000A0 C   FIELD 24w01 MR88: CPU Interrupt Mask on Direct Event input x+64
0x580000A4 B  REGISTER C1EMR3 (rw): EXTI event mask register
0x580000A4 C   FIELD 00w01 MR64: CPU Event mask on Event input x+64
0x580000A4 C   FIELD 01w01 MR65: CPU Event mask on Event input x+64
0x580000A4 C   FIELD 02w01 MR66: CPU Event mask on Event input x+64
0x580000A4 C   FIELD 03w01 MR67: CPU Event mask on Event input x+64
0x580000A4 C   FIELD 04w01 MR68: CPU Event mask on Event input x+64
0x580000A4 C   FIELD 05w01 MR69: CPU Event mask on Event input x+64
0x580000A4 C   FIELD 06w01 MR70: CPU Event mask on Event input x+64
0x580000A4 C   FIELD 07w01 MR71: CPU Event mask on Event input x+64
0x580000A4 C   FIELD 08w01 MR72: CPU Event mask on Event input x+64
0x580000A4 C   FIELD 09w01 MR73: CPU Event mask on Event input x+64
0x580000A4 C   FIELD 10w01 MR74: CPU Event mask on Event input x+64
0x580000A4 C   FIELD 11w01 MR75: CPU Event mask on Event input x+64
0x580000A4 C   FIELD 12w01 MR76: CPU Event mask on Event input x+64
0x580000A4 C   FIELD 13w01 MR77: CPU Event mask on Event input x+64
0x580000A4 C   FIELD 14w01 MR78: CPU Event mask on Event input x+64
0x580000A4 C   FIELD 15w01 MR79: CPU Event mask on Event input x+64
0x580000A4 C   FIELD 16w01 MR80: CPU Event mask on Event input x+64
0x580000A4 C   FIELD 18w01 MR82: CPU Event mask on Event input x+64
0x580000A4 C   FIELD 20w01 MR84: CPU Event mask on Event input x+64
0x580000A4 C   FIELD 21w01 MR85: CPU Event mask on Event input x+64
0x580000A4 C   FIELD 22w01 MR86: CPU Event mask on Event input x+64
0x580000A4 C   FIELD 23w01 MR87: CPU Event mask on Event input x+64
0x580000A4 C   FIELD 24w01 MR88: CPU Event mask on Event input x+64
0x580000A8 B  REGISTER C1PR3 (rw): EXTI pending register
0x580000A8 C   FIELD 18w01 PR82: Configurable event inputs x+64 Pending bit
0x580000A8 C   FIELD 20w01 PR84: Configurable event inputs x+64 Pending bit
0x580000A8 C   FIELD 21w01 PR85: Configurable event inputs x+64 Pending bit
0x580000A8 C   FIELD 22w01 PR86: Configurable event inputs x+64 Pending bit
0x580000C0 B  REGISTER C2IMR1: CPU2 EXTI interrupt mask register
0x580000C0 C   FIELD 00w01 MR0: CPU2 interrupt mask on Configurable Event input
0x580000C0 C   FIELD 01w01 MR1: CPU2 interrupt mask on Configurable Event input
0x580000C0 C   FIELD 02w01 MR2: CPU2 interrupt mask on Configurable Event input
0x580000C0 C   FIELD 03w01 MR3: CPU2 interrupt mask on Configurable Event input
0x580000C0 C   FIELD 04w01 MR4: CPU2 interrupt mask on Configurable Event input
0x580000C0 C   FIELD 05w01 MR5: CPU2 interrupt mask on Configurable Event input
0x580000C0 C   FIELD 06w01 MR6: CPU2 interrupt mask on Configurable Event input
0x580000C0 C   FIELD 07w01 MR7: CPU2 interrupt mask on Configurable Event input
0x580000C0 C   FIELD 08w01 MR8: CPU2 interrupt mask on Configurable Event input
0x580000C0 C   FIELD 09w01 MR9: CPU2 interrupt mask on Configurable Event input
0x580000C0 C   FIELD 10w01 MR10: CPU2 interrupt mask on Configurable Event input
0x580000C0 C   FIELD 11w01 MR11: CPU2 interrupt mask on Configurable Event input
0x580000C0 C   FIELD 12w01 MR12: CPU2 interrupt mask on Configurable Event input
0x580000C0 C   FIELD 13w01 MR13: CPU2 interrupt mask on Configurable Event input
0x580000C0 C   FIELD 14w01 MR14: CPU2 interrupt mask on Configurable Event input
0x580000C0 C   FIELD 15w01 MR15: CPU2 interrupt mask on Configurable Event input
0x580000C0 C   FIELD 16w01 MR16: CPU2 interrupt mask on Configurable Event input
0x580000C0 C   FIELD 17w01 MR17: CPU2 interrupt mask on Configurable Event input
0x580000C0 C   FIELD 18w01 MR18: CPU2 interrupt mask on Configurable Event input
0x580000C0 C   FIELD 19w01 MR19: CPU2 interrupt mask on Configurable Event input
0x580000C0 C   FIELD 20w01 MR20: CPU2 interrupt mask on Configurable Event input
0x580000C0 C   FIELD 21w01 MR21: CPU2 interrupt mask on Configurable Event input
0x580000C0 C   FIELD 22w01 MR22: CPU2 interrupt mask on Direct Event input
0x580000C0 C   FIELD 23w01 MR23: CPU2 interrupt mask on Direct Event input
0x580000C0 C   FIELD 24w01 MR24: CPU2 interrupt mask on Direct Event input
0x580000C0 C   FIELD 25w01 MR25: CPU2 interrupt mask on Direct Event input
0x580000C0 C   FIELD 26w01 MR26: CPU2 interrupt mask on Direct Event input
0x580000C0 C   FIELD 27w01 MR27: CPU2 interrupt mask on Direct Event input
0x580000C0 C   FIELD 28w01 MR28: CPU2 interrupt mask on Direct Event input
0x580000C0 C   FIELD 29w01 MR29: CPU2 interrupt mask on Direct Event input
0x580000C0 C   FIELD 30w01 MR30: CPU2 interrupt mask on Direct Event input
0x580000C0 C   FIELD 31w01 MR31: CPU2 interrupt mask on Direct Event input
0x580000C4 B  REGISTER C2EMR1: CPU2 EXTI event mask register
0x580000C4 C   FIELD 00w01 MR0: CPU2 event mask on Event input x
0x580000C4 C   FIELD 01w01 MR1: CPU2 event mask on Event input x
0x580000C4 C   FIELD 02w01 MR2: CPU2 event mask on Event input x
0x580000C4 C   FIELD 03w01 MR3: CPU2 event mask on Event input x
0x580000C4 C   FIELD 04w01 MR4: CPU2 event mask on Event input x
0x580000C4 C   FIELD 05w01 MR5: CPU2 event mask on Event input x
0x580000C4 C   FIELD 06w01 MR6: CPU2 event mask on Event input x
0x580000C4 C   FIELD 07w01 MR7: CPU2 event mask on Event input x
0x580000C4 C   FIELD 08w01 MR8: CPU2 event mask on Event input x
0x580000C4 C   FIELD 09w01 MR9: CPU2 event mask on Event input x
0x580000C4 C   FIELD 10w01 MR10: CPU2 event mask on Event input x
0x580000C4 C   FIELD 11w01 MR11: CPU2 event mask on Event input x
0x580000C4 C   FIELD 12w01 MR12: CPU2 event mask on Event input x
0x580000C4 C   FIELD 13w01 MR13: CPU2 event mask on Event input x
0x580000C4 C   FIELD 14w01 MR14: CPU2 event mask on Event input x
0x580000C4 C   FIELD 15w01 MR15: CPU2 event mask on Event input x
0x580000C4 C   FIELD 16w01 MR16: CPU2 event mask on Event input x
0x580000C4 C   FIELD 17w01 MR17: CPU2 event mask on Event input x
0x580000C4 C   FIELD 18w01 MR18: CPU2 event mask on Event input x
0x580000C4 C   FIELD 19w01 MR19: CPU2 event mask on Event input x
0x580000C4 C   FIELD 20w01 MR20: CPU2 event mask on Event input x
0x580000C4 C   FIELD 21w01 MR21: CPU2 event mask on Event input x
0x580000C4 C   FIELD 22w01 MR22: CPU2 event mask on Event input x
0x580000C4 C   FIELD 23w01 MR23: CPU2 event mask on Event input x
0x580000C4 C   FIELD 24w01 MR24: CPU2 event mask on Event input x
0x580000C4 C   FIELD 25w01 MR25: CPU2 event mask on Event input x
0x580000C4 C   FIELD 26w01 MR26: CPU2 event mask on Event input x
0x580000C4 C   FIELD 27w01 MR27: CPU2 event mask on Event input x
0x580000C4 C   FIELD 28w01 MR28: CPU2 event mask on Event input x
0x580000C4 C   FIELD 29w01 MR29: CPU2 event mask on Event input x
0x580000C4 C   FIELD 30w01 MR30: CPU2 event mask on Event input x
0x580000C4 C   FIELD 31w01 MR31: CPU2 event mask on Event input x
0x580000C8 B  REGISTER C2PR1: CPU2 EXTI pending register
0x580000C8 C   FIELD 00w01 PR0: Configurable event input pending
0x580000C8 C   FIELD 01w01 PR1: Configurable event input pending
0x580000C8 C   FIELD 02w01 PR2: Configurable event input pending
0x580000C8 C   FIELD 03w01 PR3: Configurable event input pending
0x580000C8 C   FIELD 04w01 PR4: Configurable event input pending
0x580000C8 C   FIELD 05w01 PR5: Configurable event input pending
0x580000C8 C   FIELD 06w01 PR6: Configurable event input pending
0x580000C8 C   FIELD 07w01 PR7: Configurable event input pending
0x580000C8 C   FIELD 08w01 PR8: Configurable event input pending
0x580000C8 C   FIELD 09w01 PR9: Configurable event input pending
0x580000C8 C   FIELD 10w01 PR10: Configurable event input pending
0x580000C8 C   FIELD 11w01 PR11: Configurable event input pending
0x580000C8 C   FIELD 12w01 PR12: Configurable event input pending
0x580000C8 C   FIELD 13w01 PR13: Configurable event input pending
0x580000C8 C   FIELD 14w01 PR14: Configurable event input pending
0x580000C8 C   FIELD 15w01 PR15: Configurable event input pending
0x580000C8 C   FIELD 16w01 PR16: Configurable event input pending
0x580000C8 C   FIELD 17w01 PR17: Configurable event input pending
0x580000C8 C   FIELD 18w01 PR18: Configurable event input pending
0x580000C8 C   FIELD 19w01 PR19: Configurable event input pending
0x580000C8 C   FIELD 20w01 PR20: Configurable event input pending
0x580000C8 C   FIELD 21w01 PR21: Configurable event input pending
0x580000D0 B  REGISTER C2IMR2: CPU2 EXTI interrupt mask register
0x580000D0 C   FIELD 00w01 MR32: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 01w01 MR33: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 02w01 MR34: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 03w01 MR35: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 04w01 MR36: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 05w01 MR37: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 06w01 MR38: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 07w01 MR39: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 08w01 MR40: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 09w01 MR41: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 10w01 MR42: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 11w01 MR43: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 12w01 MR44: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 14w01 MR46: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 15w01 MR47: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 16w01 MR48: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 17w01 MR49: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 18w01 MR50: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 19w01 MR51: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 20w01 MR52: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 21w01 MR53: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 22w01 MR54: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 23w01 MR55: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 24w01 MR56: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 25w01 MR57: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 26w01 MR58: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 27w01 MR59: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 28w01 MR60: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 29w01 MR61: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 30w01 MR62: CPU2 interrupt Mask on Direct Event input x+32
0x580000D0 C   FIELD 31w01 MR63: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 B  REGISTER C2EMR2: CPU2 EXTI event mask register
0x580000D4 C   FIELD 00w01 MR32: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 01w01 MR33: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 02w01 MR34: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 03w01 MR35: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 04w01 MR36: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 05w01 MR37: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 06w01 MR38: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 07w01 MR39: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 08w01 MR40: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 09w01 MR41: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 10w01 MR42: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 11w01 MR43: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 12w01 MR44: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 14w01 MR46: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 15w01 MR47: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 16w01 MR48: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 17w01 MR49: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 18w01 MR50: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 19w01 MR51: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 20w01 MR52: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 21w01 MR53: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 22w01 MR54: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 23w01 MR55: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 24w01 MR56: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 25w01 MR57: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 26w01 MR58: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 27w01 MR59: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 28w01 MR60: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 29w01 MR61: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 30w01 MR62: CPU2 interrupt Mask on Direct Event input x+32
0x580000D4 C   FIELD 31w01 MR63: CPU2 interrupt Mask on Direct Event input x+32
0x580000D8 B  REGISTER C2PR2: CPU2 EXTI pending register
0x580000D8 C   FIELD 17w01 PR49: CPU2 configurable event inputs x+32 Pending bit
0x580000D8 C   FIELD 19w01 PR51: CPU2 configurable event inputs x+32 Pending bit
0x580000E0 B  REGISTER C2IMR3: CPU2 EXTI interrupt mask register
0x580000E0 C   FIELD 00w01 MR64: CPU2 interrupt Mask on Direct Event input x+64
0x580000E0 C   FIELD 01w01 MR65: CPU2 interrupt Mask on Direct Event input x+64
0x580000E0 C   FIELD 02w01 MR66: CPU2 interrupt Mask on Direct Event input x+64
0x580000E0 C   FIELD 03w01 MR67: CPU2 interrupt Mask on Direct Event input x+64
0x580000E0 C   FIELD 04w01 MR68: CPU2 interrupt Mask on Direct Event input x+64
0x580000E0 C   FIELD 05w01 MR69: CPU2 interrupt Mask on Direct Event input x+64
0x580000E0 C   FIELD 06w01 MR70: CPU2 interrupt Mask on Direct Event input x+64
0x580000E0 C   FIELD 07w01 MR71: CPU2 interrupt Mask on Direct Event input x+64
0x580000E0 C   FIELD 08w01 MR72: CPU2 interrupt Mask on Direct Event input x+64
0x580000E0 C   FIELD 09w01 MR73: CPU2 interrupt Mask on Direct Event input x+64
0x580000E0 C   FIELD 10w01 MR74: CPU2 interrupt Mask on Direct Event input x+64
0x580000E0 C   FIELD 11w01 MR75: CPU2 interrupt Mask on Direct Event input x+64
0x580000E0 C   FIELD 12w01 MR76: CPU2 interrupt Mask on Direct Event input x+64
0x580000E0 C   FIELD 13w01 MR77: CPU2 interrupt Mask on Direct Event input x+64
0x580000E0 C   FIELD 14w01 MR78: CPU2 interrupt Mask on Direct Event input x+64
0x580000E0 C   FIELD 15w01 MR79: CPU2 interrupt Mask on Direct Event input x+64
0x580000E0 C   FIELD 16w01 MR80: CPU2 interrupt Mask on Direct Event input x+64
0x580000E0 C   FIELD 18w01 MR82: CPU2 interrupt Mask on Direct Event input x+64
0x580000E0 C   FIELD 20w01 MR84: CPU2 interrupt Mask on Direct Event input x+64
0x580000E0 C   FIELD 21w01 MR85: CPU2 interrupt Mask on Direct Event input x+64
0x580000E0 C   FIELD 22w01 MR86: CPU2 interrupt Mask on Direct Event input x+64
0x580000E0 C   FIELD 23w01 MR87: CPU2 interrupt Mask on Direct Event input x+64
0x580000E0 C   FIELD 24w01 MR88: CPU2 interrupt Mask on Direct Event input x+64
0x580000E4 B  REGISTER C2EMR3: CPU2 EXTI event mask register
0x580000E4 C   FIELD 00w01 MR64: CPU2 event mask on Event input x+64
0x580000E4 C   FIELD 01w01 MR65: CPU2 event mask on Event input x+64
0x580000E4 C   FIELD 02w01 MR66: CPU2 event mask on Event input x+64
0x580000E4 C   FIELD 03w01 MR67: CPU2 event mask on Event input x+64
0x580000E4 C   FIELD 04w01 MR68: CPU2 event mask on Event input x+64
0x580000E4 C   FIELD 05w01 MR69: CPU2 event mask on Event input x+64
0x580000E4 C   FIELD 06w01 MR70: CPU2 event mask on Event input x+64
0x580000E4 C   FIELD 07w01 MR71: CPU2 event mask on Event input x+64
0x580000E4 C   FIELD 08w01 MR72: CPU2 event mask on Event input x+64
0x580000E4 C   FIELD 09w01 MR73: CPU2 event mask on Event input x+64
0x580000E4 C   FIELD 10w01 MR74: CPU2 event mask on Event input x+64
0x580000E4 C   FIELD 11w01 MR75: CPU2 event mask on Event input x+64
0x580000E4 C   FIELD 12w01 MR76: CPU2 event mask on Event input x+64
0x580000E4 C   FIELD 13w01 MR77: CPU2 event mask on Event input x+64
0x580000E4 C   FIELD 14w01 MR78: CPU2 event mask on Event input x+64
0x580000E4 C   FIELD 15w01 MR79: CPU2 event mask on Event input x+64
0x580000E4 C   FIELD 16w01 MR80: CPU2 event mask on Event input x+64
0x580000E4 C   FIELD 18w01 MR82: CPU2 event mask on Event input x+64
0x580000E4 C   FIELD 20w01 MR84: CPU2 event mask on Event input x+64
0x580000E4 C   FIELD 21w01 MR85: CPU2 event mask on Event input x+64
0x580000E4 C   FIELD 22w01 MR86: CPU2 event mask on Event input x+64
0x580000E4 C   FIELD 23w01 MR87: CPU2 event mask on Event input x+64
0x580000E4 C   FIELD 24w01 MR88: CPU2 event mask on Event input x+64
0x580000E8 B  REGISTER C2PR3: CPU2 EXTI pending register
0x580000E8 C   FIELD 18w01 PR82: CPU2 configurable event inputs x+64 Pending bit
0x580000E8 C   FIELD 20w01 PR84: CPU2 configurable event inputs x+64 Pending bit
0x580000E8 C   FIELD 21w01 PR85: CPU2 configurable event inputs x+64 Pending bit
0x580000E8 C   FIELD 22w01 PR86: CPU2 configurable event inputs x+64 Pending bit
0x58000400 A PERIPHERAL SYSCFG
0x58000404 B  REGISTER PMCR (rw): peripheral mode configuration register
0x58000404 C   FIELD 00w01 I2C1FMP: I2C1 Fm+
0x58000404 C   FIELD 01w01 I2C2FMP: I2C2 Fm+
0x58000404 C   FIELD 02w01 I2C3FMP: I2C3 Fm+
0x58000404 C   FIELD 03w01 I2C4FMP: I2C4 Fm+
0x58000404 C   FIELD 04w01 PB6FMP: PB(6) Fm+
0x58000404 C   FIELD 05w01 PB7FMP: PB(7) Fast Mode Plus
0x58000404 C   FIELD 06w01 PB8FMP: PB(8) Fast Mode Plus
0x58000404 C   FIELD 07w01 PB9FMP: PB(9) Fm+
0x58000404 C   FIELD 08w01 BOOSTE: Booster Enable
0x58000404 C   FIELD 09w01 BOOSTVDDSEL: Analog switch supply voltage selection
0x58000404 C   FIELD 21w03 EPIS: Ethernet PHY Interface Selection
0x58000404 C   FIELD 24w01 PA0SO: PA0 Switch Open
0x58000404 C   FIELD 25w01 PA1SO: PA1 Switch Open
0x58000404 C   FIELD 26w01 PC2SO: PC2 Switch Open
0x58000404 C   FIELD 27w01 PC3SO: PC3 Switch Open
0x58000408 B  REGISTER EXTICR1 (rw): external interrupt configuration register 1
0x58000408 C   FIELD 00w04 EXTI0: EXTI x configuration (x = 0 to 3)
0x58000408 C   FIELD 04w04 EXTI1: EXTI x configuration (x = 0 to 3)
0x58000408 C   FIELD 08w04 EXTI2: EXTI x configuration (x = 0 to 3)
0x58000408 C   FIELD 12w04 EXTI3: EXTI x configuration (x = 0 to 3)
0x5800040C B  REGISTER EXTICR2 (rw): external interrupt configuration register 2
0x5800040C C   FIELD 00w04 EXTI4: EXTI x configuration (x = 4 to 7)
0x5800040C C   FIELD 04w04 EXTI5: EXTI x configuration (x = 4 to 7)
0x5800040C C   FIELD 08w04 EXTI6: EXTI x configuration (x = 4 to 7)
0x5800040C C   FIELD 12w04 EXTI7: EXTI x configuration (x = 4 to 7)
0x58000410 B  REGISTER EXTICR3 (rw): external interrupt configuration register 3
0x58000410 C   FIELD 00w04 EXTI8: EXTI x configuration (x = 8 to 11)
0x58000410 C   FIELD 04w04 EXTI9: EXTI x configuration (x = 8 to 11)
0x58000410 C   FIELD 08w04 EXTI10: EXTI10
0x58000410 C   FIELD 12w04 EXTI11: EXTI x configuration (x = 8 to 11)
0x58000414 B  REGISTER EXTICR4 (rw): external interrupt configuration register 4
0x58000414 C   FIELD 00w04 EXTI12: EXTI x configuration (x = 12 to 15)
0x58000414 C   FIELD 04w04 EXTI13: EXTI x configuration (x = 12 to 15)
0x58000414 C   FIELD 08w04 EXTI14: EXTI x configuration (x = 12 to 15)
0x58000414 C   FIELD 12w04 EXTI15: EXTI x configuration (x = 12 to 15)
0x58000418 B  REGISTER CFGR (rw): configuration register
0x58000418 C   FIELD 00w01 CM4L: CM4L
0x58000418 C   FIELD 02w01 PVDL: PVDL
0x58000418 C   FIELD 03w01 FLASHL: FLASHL
0x58000418 C   FIELD 06w01 CM7L: CM7L
0x58000418 C   FIELD 07w01 BKRAML: BKRAML
0x58000418 C   FIELD 09w01 SRAM4L: SRAM4L
0x58000418 C   FIELD 10w01 SRAM3L: SRAM3L
0x58000418 C   FIELD 11w01 SRAM2L: SRAM2L
0x58000418 C   FIELD 12w01 SRAM1L: SRAM1L
0x58000418 C   FIELD 13w01 DTCML: DTCML
0x58000418 C   FIELD 14w01 ITCML: ITCML
0x58000418 C   FIELD 15w01 AXISRAML: AXISRAML
0x58000420 B  REGISTER CCCSR (rw): compensation cell control/status register
0x58000420 C   FIELD 00w01 EN: enable
0x58000420 C   FIELD 01w01 CS: Code selection
0x58000420 C   FIELD 08w01 READY: Compensation cell ready flag
0x58000420 C   FIELD 16w01 HSLV: High-speed at low-voltage
0x58000424 B  REGISTER CCVR (ro): SYSCFG compensation cell value register
0x58000424 C   FIELD 00w04 NCV: NMOS compensation value
0x58000424 C   FIELD 04w04 PCV: PMOS compensation value
0x58000428 B  REGISTER CCCR (rw): SYSCFG compensation cell code register
0x58000428 C   FIELD 00w04 NCC: NMOS compensation code
0x58000428 C   FIELD 04w04 PCC: PMOS compensation code
0x5800042C B  REGISTER PWRCR (rw): SYSCFG power control register
0x5800042C C   FIELD 00w01 ODEN: Overdrive enable
0x58000524 B  REGISTER PKGR (ro): SYSCFG package register
0x58000524 C   FIELD 00w04 PKG: Package
0x58000700 B  REGISTER UR0 (ro): SYSCFG user register 0
0x58000700 C   FIELD 00w01 BKS: Bank Swap
0x58000700 C   FIELD 16w08 RDP: Readout protection
0x58000704 B  REGISTER UR1 (rw): SYSCFG user register 1
0x58000704 C   FIELD 00w01 BCM4: Boot Cortex-M4
0x58000704 C   FIELD 16w01 BCM7: Boot Cortex-M7
0x58000708 B  REGISTER UR2: SYSCFG user register 2
0x58000708 C   FIELD 00w02 BORH (ro): BOR_LVL Brownout Reset Threshold Level
0x58000708 C   FIELD 16w16 BCM7_ADD0 (rw): Cortex-M7 Boot Address 0
0x5800070C B  REGISTER UR3 (rw): SYSCFG user register 3
0x5800070C C   FIELD 00w16 BCM4_ADD1: Cortex-M4 Boot Address 0
0x5800070C C   FIELD 16w16 BCM7_ADD1: Cortex-M7 Boot Address 1
0x58000710 B  REGISTER UR4: SYSCFG user register 4
0x58000710 C   FIELD 00w16 BCM4_ADD1 (rw): Mass Erase Protected Area Disabled for bank 1
0x58000710 C   FIELD 16w01 MEPAD_1 (ro): Boot Cortex-M4 Address 1
0x58000714 B  REGISTER UR5 (ro): SYSCFG user register 5
0x58000714 C   FIELD 00w01 MESAD_1: Mass erase secured area disabled for bank 1
0x58000714 C   FIELD 16w08 WRPS_1: Write protection for flash bank 1
0x58000718 B  REGISTER UR6 (ro): SYSCFG user register 6
0x58000718 C   FIELD 00w12 PA_BEG_1: Protected area start address for bank 1
0x58000718 C   FIELD 16w12 PA_END_1: Protected area end address for bank 1
0x5800071C B  REGISTER UR7 (ro): SYSCFG user register 7
0x5800071C C   FIELD 00w12 SA_BEG_1: Secured area start address for bank 1
0x5800071C C   FIELD 16w12 SA_END_1: Secured area end address for bank 1
0x58000720 B  REGISTER UR8 (ro): SYSCFG user register 8
0x58000720 C   FIELD 00w01 MEPAD_2: Mass erase protected area disabled for bank 2
0x58000720 C   FIELD 16w01 MESAD_2: Mass erase secured area disabled for bank 2
0x58000724 B  REGISTER UR9 (ro): SYSCFG user register 9
0x58000724 C   FIELD 00w08 WRPS_2: Write protection for flash bank 2
0x58000724 C   FIELD 16w12 PA_BEG_2: Protected area start address for bank 2
0x58000728 B  REGISTER UR10 (ro): SYSCFG user register 10
0x58000728 C   FIELD 00w12 PA_END_2: Protected area end address for bank 2
0x58000728 C   FIELD 16w12 SA_BEG_2: Secured area start address for bank 2
0x5800072C B  REGISTER UR11 (ro): SYSCFG user register 11
0x5800072C C   FIELD 00w12 SA_END_2: Secured area end address for bank 2
0x5800072C C   FIELD 16w01 IWDG1M: Independent Watchdog 1 mode
0x58000730 B  REGISTER UR12 (ro): SYSCFG user register 12
0x58000730 C   FIELD 00w01 IWDG2M: Independent Watchdog 2 mode
0x58000730 C   FIELD 16w01 SECURE: Secure mode
0x58000734 B  REGISTER UR13 (ro): SYSCFG user register 13
0x58000734 C   FIELD 00w02 SDRS: Secured DTCM RAM Size
0x58000734 C   FIELD 16w01 D1SBRST: D1 Standby reset
0x58000738 B  REGISTER UR14 (rw): SYSCFG user register 14
0x58000738 C   FIELD 00w01 D1STPRST: D1 Stop Reset
0x58000738 C   FIELD 16w01 D2SBRST: D2 Standby Reset
0x5800073C B  REGISTER UR15: SYSCFG user register 15
0x5800073C C   FIELD 00w01 D2STPRST (rw): D2 Stop Reset
0x5800073C C   FIELD 16w01 FZIWDGSTB (ro): Freeze independent watchdog in Standby mode
0x58000740 B  REGISTER UR16 (ro): SYSCFG user register 16
0x58000740 C   FIELD 00w01 FZIWDGSTP: Freeze independent watchdog in Stop mode
0x58000740 C   FIELD 16w01 PKP: Private key programmed
0x58000744 B  REGISTER UR17 (ro): SYSCFG user register 17
0x58000744 C   FIELD 00w01 IO_HSLV: I/O high speed / low voltage
0x58000C00 A PERIPHERAL LPUART1
0x58000C00 B  REGISTER CR1 (rw): Control register 1
0x58000C00 C   FIELD 00w01 UE: USART enable
0x58000C00 C   FIELD 01w01 UESM: USART enable in Stop mode
0x58000C00 C   FIELD 02w01 RE: Receiver enable
0x58000C00 C   FIELD 03w01 TE: Transmitter enable
0x58000C00 C   FIELD 04w01 IDLEIE: IDLE interrupt enable
0x58000C00 C   FIELD 05w01 RXNEIE: RXNE interrupt enable
0x58000C00 C   FIELD 06w01 TCIE: Transmission complete interrupt enable
0x58000C00 C   FIELD 07w01 TXEIE: interrupt enable
0x58000C00 C   FIELD 08w01 PEIE: PE interrupt enable
0x58000C00 C   FIELD 09w01 PS: Parity selection
0x58000C00 C   FIELD 10w01 PCE: Parity control enable
0x58000C00 C   FIELD 11w01 WAKE: Receiver wakeup method
0x58000C00 C   FIELD 12w01 M0: Word length
0x58000C00 C   FIELD 13w01 MME: Mute mode enable
0x58000C00 C   FIELD 14w01 CMIE: Character match interrupt enable
0x58000C00 C   FIELD 16w05 DEDT: Driver Enable deassertion time
0x58000C00 C   FIELD 21w05 DEAT: Driver Enable assertion time
0x58000C00 C   FIELD 28w01 M1: Word length
0x58000C00 C   FIELD 29w01 FIFOEN: FIFO mode enable
0x58000C00 C   FIELD 30w01 TXFEIE: TXFIFO empty interrupt enable
0x58000C00 C   FIELD 31w01 RXFFIE: RXFIFO Full interrupt enable
0x58000C04 B  REGISTER CR2 (rw): Control register 2
0x58000C04 C   FIELD 04w01 ADDM7: 7-bit Address Detection/4-bit Address Detection
0x58000C04 C   FIELD 12w02 STOP: STOP bits
0x58000C04 C   FIELD 15w01 SWAP: Swap TX/RX pins
0x58000C04 C   FIELD 16w01 RXINV: RX pin active level inversion
0x58000C04 C   FIELD 17w01 TXINV: TX pin active level inversion
0x58000C04 C   FIELD 18w01 DATAINV: Binary data inversion
0x58000C04 C   FIELD 19w01 MSBFIRST: Most significant bit first
0x58000C04 C   FIELD 24w08 ADD: Address of the USART node
0x58000C08 B  REGISTER CR3 (rw): Control register 3
0x58000C08 C   FIELD 00w01 EIE: Error interrupt enable
0x58000C08 C   FIELD 03w01 HDSEL: Half-duplex selection
0x58000C08 C   FIELD 06w01 DMAR: DMA enable receiver
0x58000C08 C   FIELD 07w01 DMAT: DMA enable transmitter
0x58000C08 C   FIELD 08w01 RTSE: RTS enable
0x58000C08 C   FIELD 09w01 CTSE: CTS enable
0x58000C08 C   FIELD 10w01 CTSIE: CTS interrupt enable
0x58000C08 C   FIELD 12w01 OVRDIS: Overrun Disable
0x58000C08 C   FIELD 13w01 DDRE: DMA Disable on Reception Error
0x58000C08 C   FIELD 14w01 DEM: Driver enable mode
0x58000C08 C   FIELD 15w01 DEP: Driver enable polarity selection
0x58000C08 C   FIELD 20w02 WUS: Wakeup from Stop mode interrupt flag selection
0x58000C08 C   FIELD 22w01 WUFIE: Wakeup from Stop mode interrupt enable
0x58000C08 C   FIELD 23w01 TXFTIE: TXFIFO threshold interrupt enable
0x58000C08 C   FIELD 25w03 RXFTCFG: Receive FIFO threshold configuration
0x58000C08 C   FIELD 28w01 RXFTIE: RXFIFO threshold interrupt enable
0x58000C08 C   FIELD 29w03 TXFTCFG: TXFIFO threshold configuration
0x58000C0C B  REGISTER BRR (rw): Baud rate register
0x58000C0C C   FIELD 00w20 BRR: BRR
0x58000C10 B  REGISTER GTPR (rw): Guard time and prescaler register
0x58000C10 C   FIELD 00w08 PSC: Prescaler value
0x58000C10 C   FIELD 08w08 GT: Guard time value
0x58000C14 B  REGISTER RTOR (rw): Receiver timeout register
0x58000C14 C   FIELD 00w24 RTO: Receiver timeout value
0x58000C14 C   FIELD 24w08 BLEN: Block Length
0x58000C18 B  REGISTER RQR (wo): Request register
0x58000C18 C   FIELD 00w01 ABRRQ: Auto baud rate request
0x58000C18 C   FIELD 01w01 SBKRQ: Send break request
0x58000C18 C   FIELD 02w01 MMRQ: Mute mode request
0x58000C18 C   FIELD 03w01 RXFRQ: Receive data flush request
0x58000C18 C   FIELD 04w01 TXFRQ: Transmit data flush request
0x58000C1C B  REGISTER ISR (ro): Interrupt & status register
0x58000C1C C   FIELD 00w01 PE: PE
0x58000C1C C   FIELD 01w01 FE: FE
0x58000C1C C   FIELD 02w01 NE: NE
0x58000C1C C   FIELD 03w01 ORE: ORE
0x58000C1C C   FIELD 04w01 IDLE: IDLE
0x58000C1C C   FIELD 05w01 RXNE: RXNE
0x58000C1C C   FIELD 06w01 TC: TC
0x58000C1C C   FIELD 07w01 TXE: TXE
0x58000C1C C   FIELD 09w01 CTSIF: CTSIF
0x58000C1C C   FIELD 10w01 CTS: CTS
0x58000C1C C   FIELD 16w01 BUSY: BUSY
0x58000C1C C   FIELD 17w01 CMF: CMF
0x58000C1C C   FIELD 18w01 SBKF: SBKF
0x58000C1C C   FIELD 19w01 RWU: RWU
0x58000C1C C   FIELD 20w01 WUF: WUF
0x58000C1C C   FIELD 21w01 TEACK: TEACK
0x58000C1C C   FIELD 22w01 REACK: REACK
0x58000C1C C   FIELD 23w01 TXFE: TXFIFO Empty
0x58000C1C C   FIELD 24w01 RXFF: RXFIFO Full
0x58000C1C C   FIELD 26w01 RXFT: RXFIFO threshold flag
0x58000C1C C   FIELD 27w01 TXFT: TXFIFO threshold flag
0x58000C20 B  REGISTER ICR (wo): Interrupt flag clear register
0x58000C20 C   FIELD 00w01 PECF: Parity error clear flag
0x58000C20 C   FIELD 01w01 FECF: Framing error clear flag
0x58000C20 C   FIELD 02w01 NCF: Noise detected clear flag
0x58000C20 C   FIELD 03w01 ORECF: Overrun error clear flag
0x58000C20 C   FIELD 04w01 IDLECF: Idle line detected clear flag
0x58000C20 C   FIELD 06w01 TCCF: Transmission complete clear flag
0x58000C20 C   FIELD 09w01 CTSCF: CTS clear flag
0x58000C20 C   FIELD 17w01 CMCF: Character match clear flag
0x58000C20 C   FIELD 20w01 WUCF: Wakeup from Stop mode clear flag
0x58000C24 B  REGISTER RDR (ro): Receive data register
0x58000C24 C   FIELD 00w09 RDR: Receive data value
0x58000C28 B  REGISTER TDR (rw): Transmit data register
0x58000C28 C   FIELD 00w09 TDR: Transmit data value
0x58000C2C B  REGISTER PRESC (rw): Prescaler register
0x58000C2C C   FIELD 00w04 PRESCALER: Clock prescaler
0x58001400 A PERIPHERAL SPI6
0x58001400 B  REGISTER CR1: control register 1
0x58001400 C   FIELD 00w01 SPE (rw): Serial Peripheral Enable
0x58001400 C   FIELD 08w01 MASRX (rw): Master automatic SUSP in Receive mode
0x58001400 C   FIELD 09w01 CSTART (rw): Master transfer start
0x58001400 C   FIELD 10w01 CSUSP (wo): Master SUSPend request
0x58001400 C   FIELD 11w01 HDDIR (rw): Rx/Tx direction at Half-duplex mode
0x58001400 C   FIELD 12w01 SSI (rw): Internal SS signal input level
0x58001400 C   FIELD 13w01 CRC33_17 (rw): 32-bit CRC polynomial configuration
0x58001400 C   FIELD 14w01 RCRCINI (rw): CRC calculation initialization pattern control for receiver
0x58001400 C   FIELD 15w01 TCRCINI (rw): CRC calculation initialization pattern control for transmitter
0x58001400 C   FIELD 16w01 IOLOCK (rw): Locking the AF configuration of associated IOs
0x58001404 B  REGISTER CR2: control register 2
0x58001404 C   FIELD 00w16 TSIZE (rw): Number of data at current transfer
0x58001404 C   FIELD 16w16 TSER (rw): Number of data transfer extension to be reload into TSIZE just when a previous
0x58001408 B  REGISTER CFG1 (rw): configuration register 1
0x58001408 C   FIELD 00w05 DSIZE: Number of bits in at single SPI data frame
0x58001408 C   FIELD 05w04 FTHLV: threshold level
0x58001408 C   FIELD 09w02 UDRCFG: Behavior of slave transmitter at underrun condition
0x58001408 C   FIELD 11w02 UDRDET: Detection of underrun condition at slave transmitter
0x58001408 C   FIELD 14w01 RXDMAEN: Rx DMA stream enable
0x58001408 C   FIELD 15w01 TXDMAEN: Tx DMA stream enable
0x58001408 C   FIELD 16w05 CRCSIZE: Length of CRC frame to be transacted and compared
0x58001408 C   FIELD 22w01 CRCEN: Hardware CRC computation enable
0x58001408 C   FIELD 28w03 MBR: Master baud rate
0x5800140C B  REGISTER CFG2 (rw): configuration register 2
0x5800140C C   FIELD 00w04 MSSI: Master SS Idleness
0x5800140C C   FIELD 04w04 MIDI: Master Inter-Data Idleness
0x5800140C C   FIELD 15w01 IOSWP: Swap functionality of MISO and MOSI pins
0x5800140C C   FIELD 17w02 COMM: SPI Communication Mode
0x5800140C C   FIELD 19w03 SP: Serial Protocol
0x5800140C C   FIELD 22w01 MASTER: SPI Master
0x5800140C C   FIELD 23w01 LSBFRST: Data frame format
0x5800140C C   FIELD 24w01 CPHA: Clock phase
0x5800140C C   FIELD 25w01 CPOL: Clock polarity
0x5800140C C   FIELD 26w01 SSM: Software management of SS signal input
0x5800140C C   FIELD 28w01 SSIOP: SS input/output polarity
0x5800140C C   FIELD 29w01 SSOE: SS output enable
0x5800140C C   FIELD 30w01 SSOM: SS output management in master mode
0x5800140C C   FIELD 31w01 AFCNTR: Alternate function GPIOs control
0x58001410 B  REGISTER IER: Interrupt Enable Register
0x58001410 C   FIELD 00w01 RXPIE (rw): RXP Interrupt Enable
0x58001410 C   FIELD 01w01 TXPIE (rw): TXP interrupt enable
0x58001410 C   FIELD 02w01 DXPIE (rw): DXP interrupt enabled
0x58001410 C   FIELD 03w01 EOTIE (rw): EOT, SUSP and TXC interrupt enable
0x58001410 C   FIELD 04w01 TXTFIE (rw): TXTFIE interrupt enable
0x58001410 C   FIELD 05w01 UDRIE (rw): UDR interrupt enable
0x58001410 C   FIELD 06w01 OVRIE (rw): OVR interrupt enable
0x58001410 C   FIELD 07w01 CRCEIE (rw): CRC Interrupt enable
0x58001410 C   FIELD 08w01 TIFREIE (rw): TIFRE interrupt enable
0x58001410 C   FIELD 09w01 MODFIE (rw): Mode Fault interrupt enable
0x58001410 C   FIELD 10w01 TSERFIE (rw): Additional number of transactions reload interrupt enable
0x58001414 B  REGISTER SR (ro): Status Register
0x58001414 C   FIELD 00w01 RXP: Rx-Packet available
0x58001414 C   FIELD 01w01 TXP: Tx-Packet space available
0x58001414 C   FIELD 02w01 DXP: Duplex Packet
0x58001414 C   FIELD 03w01 EOT: End Of Transfer
0x58001414 C   FIELD 04w01 TXTF: Transmission Transfer Filled
0x58001414 C   FIELD 05w01 UDR: Underrun at slave transmission mode
0x58001414 C   FIELD 06w01 OVR: Overrun
0x58001414 C   FIELD 07w01 CRCE: CRC Error
0x58001414 C   FIELD 08w01 TIFRE: TI frame format error
0x58001414 C   FIELD 09w01 MODF: Mode Fault
0x58001414 C   FIELD 10w01 TSERF: Additional number of SPI data to be transacted was reload
0x58001414 C   FIELD 11w01 SUSP: SUSPend
0x58001414 C   FIELD 12w01 TXC: TxFIFO transmission complete
0x58001414 C   FIELD 13w02 RXPLVL: RxFIFO Packing LeVeL
0x58001414 C   FIELD 15w01 RXWNE: RxFIFO Word Not Empty
0x58001414 C   FIELD 16w16 CTSIZE: Number of data frames remaining in current TSIZE session
0x58001418 B  REGISTER IFCR (wo): Interrupt/Status Flags Clear Register
0x58001418 C   FIELD 03w01 EOTC: End Of Transfer flag clear
0x58001418 C   FIELD 04w01 TXTFC: Transmission Transfer Filled flag clear
0x58001418 C   FIELD 05w01 UDRC: Underrun flag clear
0x58001418 C   FIELD 06w01 OVRC: Overrun flag clear
0x58001418 C   FIELD 07w01 CRCEC: CRC Error flag clear
0x58001418 C   FIELD 08w01 TIFREC: TI frame format error flag clear
0x58001418 C   FIELD 09w01 MODFC: Mode Fault flag clear
0x58001418 C   FIELD 10w01 TSERFC: TSERFC flag clear
0x58001418 C   FIELD 11w01 SUSPC: SUSPend flag clear
0x58001420 B  REGISTER TXDR (wo): Transmit Data Register
0x58001420 B  REGISTER TXDR16 (wo): Direct 16-bit access to transmit data register
0x58001420 B  REGISTER TXDR8 (wo): Direct 8-bit access to transmit data register
0x58001420 C   FIELD 00w08 TXDR: Transmit data register
0x58001420 C   FIELD 00w16 TXDR: Transmit data register
0x58001420 C   FIELD 00w32 TXDR: Transmit data register
0x58001430 B  REGISTER RXDR (ro): Receive Data Register
0x58001430 B  REGISTER RXDR16 (ro): Direct 16-bit access to receive data register
0x58001430 B  REGISTER RXDR8 (ro): Direct 8-bit access to receive data register
0x58001430 C   FIELD 00w08 RXDR: Receive data register
0x58001430 C   FIELD 00w16 RXDR: Receive data register
0x58001430 C   FIELD 00w32 RXDR: Receive data register
0x58001440 B  REGISTER CRCPOLY (rw): Polynomial Register
0x58001440 C   FIELD 00w32 CRCPOLY: CRC polynomial register
0x58001444 B  REGISTER TXCRC (rw): Transmitter CRC Register
0x58001444 C   FIELD 00w32 TXCRC: CRC register for transmitter
0x58001448 B  REGISTER RXCRC (rw): Receiver CRC Register
0x58001448 C   FIELD 00w32 RXCRC: CRC register for receiver
0x5800144C B  REGISTER UDRDR (rw): Underrun Data Register
0x5800144C C   FIELD 00w32 UDRDR: Data at slave underrun condition
0x58001450 B  REGISTER I2SCFGR (rw): configuration register
0x58001450 C   FIELD 00w01 I2SMOD: I2S mode selection
0x58001450 C   FIELD 01w03 I2SCFG: I2S configuration mode
0x58001450 C   FIELD 04w02 I2SSTD: I2S standard selection
0x58001450 C   FIELD 07w01 PCMSYNC: PCM frame synchronization
0x58001450 C   FIELD 08w02 DATLEN: Data length to be transferred
0x58001450 C   FIELD 10w01 CHLEN: Channel length (number of bits per audio channel)
0x58001450 C   FIELD 11w01 CKPOL: Serial audio clock polarity
0x58001450 C   FIELD 12w01 FIXCH: Word select inversion
0x58001450 C   FIELD 13w01 WSINV: Fixed channel length in SLAVE
0x58001450 C   FIELD 14w01 DATFMT: Data format
0x58001450 C   FIELD 16w08 I2SDIV: I2S linear prescaler
0x58001450 C   FIELD 24w01 ODD: Odd factor for the prescaler
0x58001450 C   FIELD 25w01 MCKOE: Master clock output enable
0x58001C00 A PERIPHERAL I2C4
0x58001C00 B  REGISTER CR1 (rw): Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.
0x58001C00 C   FIELD 00w01 PE: Peripheral enable Note: When PE=0, the I2C SCL and SDA lines are released. Internal state machines and status bits are put back to their reset value. When cleared, PE must be kept low for at least 3 APB clock cycles.
0x58001C00 C   FIELD 01w01 TXIE: TX Interrupt enable
0x58001C00 C   FIELD 02w01 RXIE: RX Interrupt enable
0x58001C00 C   FIELD 03w01 ADDRIE: Address match Interrupt enable (slave only)
0x58001C00 C   FIELD 04w01 NACKIE: Not acknowledge received Interrupt enable
0x58001C00 C   FIELD 05w01 STOPIE: STOP detection Interrupt enable
0x58001C00 C   FIELD 06w01 TCIE: Transfer Complete interrupt enable Note: Any of these events will generate an interrupt: Transfer Complete (TC) Transfer Complete Reload (TCR)
0x58001C00 C   FIELD 07w01 ERRIE: Error interrupts enable Note: Any of these errors generate an interrupt: Arbitration Loss (ARLO) Bus Error detection (BERR) Overrun/Underrun (OVR) Timeout detection (TIMEOUT) PEC error detection (PECERR) Alert pin event detection (ALERT)
0x58001C00 C   FIELD 08w04 DNF: Digital noise filter These bits are used to configure the digital noise filter on SDA and SCL input. The digital filter will filter spikes with a length of up to DNF[3:0] * tI2CCLK ... Note: If the analog filter is also enabled, the digital filter is added to the analog filter. This filter can only be programmed when the I2C is disabled (PE = 0).
0x58001C00 C   FIELD 12w01 ANFOFF: Analog noise filter OFF Note: This bit can only be programmed when the I2C is disabled (PE = 0).
0x58001C00 C   FIELD 14w01 TXDMAEN: DMA transmission requests enable
0x58001C00 C   FIELD 15w01 RXDMAEN: DMA reception requests enable
0x58001C00 C   FIELD 16w01 SBC: Slave byte control This bit is used to enable hardware byte control in slave mode.
0x58001C00 C   FIELD 17w01 NOSTRETCH: Clock stretching disable This bit is used to disable clock stretching in slave mode. It must be kept cleared in master mode. Note: This bit can only be programmed when the I2C is disabled (PE = 0).
0x58001C00 C   FIELD 18w01 WUPEN: Wakeup from Stop mode enable Note: If the Wakeup from Stop mode feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation. Note: WUPEN can be set only when DNF = 0000
0x58001C00 C   FIELD 19w01 GCEN: General call enable
0x58001C00 C   FIELD 20w01 SMBHEN: SMBus Host address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x58001C00 C   FIELD 21w01 SMBDEN: SMBus Device Default address enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x58001C00 C   FIELD 22w01 ALERTEN: SMBus alert enable Device mode (SMBHEN=0): Host mode (SMBHEN=1): Note: When ALERTEN=0, the SMBA pin can be used as a standard GPIO. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x58001C00 C   FIELD 23w01 PECEN: PEC enable Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x58001C04 B  REGISTER CR2 (rw): Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.
0x58001C04 C   FIELD 00w10 SADD: Slave address bit 0 (master mode) In 7-bit addressing mode (ADD10 = 0): This bit is dont care In 10-bit addressing mode (ADD10 = 1): This bit should be written with bit 0 of the slave address to be sent Note: Changing these bits when the START bit is set is not allowed.
0x58001C04 C   FIELD 10w01 RD_WRN: Transfer direction (master mode) Note: Changing this bit when the START bit is set is not allowed.
0x58001C04 C   FIELD 11w01 ADD10: 10-bit addressing mode (master mode) Note: Changing this bit when the START bit is set is not allowed.
0x58001C04 C   FIELD 12w01 HEAD10R: 10-bit address header only read direction (master receiver mode) Note: Changing this bit when the START bit is set is not allowed.
0x58001C04 C   FIELD 13w01 START: Start generation This bit is set by software, and cleared by hardware after the Start followed by the address sequence is sent, by an arbitration loss, by a timeout error detection, or when PE = 0. It can also be cleared by software by writing 1 to the ADDRCF bit in the I2C_ICR register. If the I2C is already in master mode with AUTOEND = 0, setting this bit generates a Repeated Start condition when RELOAD=0, after the end of the NBYTES transfer. Otherwise setting this bit will generate a START condition once the bus is free. Note: Writing 0 to this bit has no effect. The START bit can be set even if the bus is BUSY or I2C is in slave mode. This bit has no effect when RELOAD is set.
0x58001C04 C   FIELD 14w01 STOP: Stop generation (master mode) The bit is set by software, cleared by hardware when a Stop condition is detected, or when PE = 0. In Master Mode: Note: Writing 0 to this bit has no effect.
0x58001C04 C   FIELD 15w01 NACK: NACK generation (slave mode) The bit is set by software, cleared by hardware when the NACK is sent, or when a STOP condition or an Address matched is received, or when PE=0. Note: Writing 0 to this bit has no effect. This bit is used in slave mode only: in master receiver mode, NACK is automatically generated after last byte preceding STOP or RESTART condition, whatever the NACK bit value. When an overrun occurs in slave receiver NOSTRETCH mode, a NACK is automatically generated whatever the NACK bit value. When hardware PEC checking is enabled (PECBYTE=1), the PEC acknowledge value does not depend on the NACK value.
0x58001C04 C   FIELD 16w08 NBYTES: Number of bytes The number of bytes to be transmitted/received is programmed there. This field is dont care in slave mode with SBC=0. Note: Changing these bits when the START bit is set is not allowed.
0x58001C04 C   FIELD 24w01 RELOAD: NBYTES reload mode This bit is set and cleared by software.
0x58001C04 C   FIELD 25w01 AUTOEND: Automatic end mode (master mode) This bit is set and cleared by software. Note: This bit has no effect in slave mode or when the RELOAD bit is set.
0x58001C04 C   FIELD 26w01 PECBYTE: Packet error checking byte This bit is set by software, and cleared by hardware when the PEC is transferred, or when a STOP condition or an Address matched is received, also when PE=0. Note: Writing 0 to this bit has no effect. This bit has no effect when RELOAD is set. This bit has no effect is slave mode when SBC=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x58001C08 B  REGISTER OAR1 (rw): Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.
0x58001C08 C   FIELD 00w10 OA1: Interface address 7-bit addressing mode: dont care 10-bit addressing mode: bits 9:8 of address Note: These bits can be written only when OA1EN=0. OA1[7:1]: Interface address Bits 7:1 of address Note: These bits can be written only when OA1EN=0. OA1[0]: Interface address 7-bit addressing mode: dont care 10-bit addressing mode: bit 0 of address Note: This bit can be written only when OA1EN=0.
0x58001C08 C   FIELD 10w01 OA1MODE: Own Address 1 10-bit mode Note: This bit can be written only when OA1EN=0.
0x58001C08 C   FIELD 15w01 OA1EN: Own Address 1 enable
0x58001C0C B  REGISTER OAR2 (rw): Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.
0x58001C0C C   FIELD 01w07 OA2: Interface address bits 7:1 of address Note: These bits can be written only when OA2EN=0.
0x58001C0C C   FIELD 08w03 OA2MSK: Own Address 2 masks Note: These bits can be written only when OA2EN=0. As soon as OA2MSK is not equal to 0, the reserved I2C addresses (0b0000xxx and 0b1111xxx) are not acknowledged even if the comparison matches.
0x58001C0C C   FIELD 15w01 OA2EN: Own Address 2 enable
0x58001C10 B  REGISTER TIMINGR (rw): Access: No wait states
0x58001C10 C   FIELD 00w08 SCLL: SCL low period (master mode) This field is used to generate the SCL low period in master mode. tSCLL = (SCLL+1) x tPRESC Note: SCLL is also used to generate tBUF and tSU:STA timings.
0x58001C10 C   FIELD 08w08 SCLH: SCL high period (master mode) This field is used to generate the SCL high period in master mode. tSCLH = (SCLH+1) x tPRESC Note: SCLH is also used to generate tSU:STO and tHD:STA timing.
0x58001C10 C   FIELD 16w04 SDADEL: Data hold time This field is used to generate the delay tSDADEL between SCL falling edge and SDA edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during tSDADEL. tSDADEL= SDADEL x tPRESC Note: SDADEL is used to generate tHD:DAT timing.
0x58001C10 C   FIELD 20w04 SCLDEL: Data setup time This field is used to generate a delay tSCLDEL between SDA edge and SCL rising edge. In master mode and in slave mode with NOSTRETCH = 0, the SCL line is stretched low during tSCLDEL. tSCLDEL = (SCLDEL+1) x tPRESC Note: tSCLDEL is used to generate tSU:DAT timing.
0x58001C10 C   FIELD 28w04 PRESC: Timing prescaler This field is used to prescale I2CCLK in order to generate the clock period tPRESC used for data setup and hold counters (refer to I2C timings on page9) and for SCL high and low level counters (refer to I2C master initialization on page24). tPRESC = (PRESC+1) x tI2CCLK
0x58001C14 B  REGISTER TIMEOUTR (rw): Access: No wait states, except if a write access occurs while a write access to this register is ongoing. In this case, wait states are inserted in the second write access until the previous one is completed. The latency of the second write access can be up to 2 x PCLK1 + 6 x I2CCLK.
0x58001C14 C   FIELD 00w12 TIMEOUTA: Bus Timeout A This field is used to configure: The SCL low timeout condition tTIMEOUT when TIDLE=0 tTIMEOUT= (TIMEOUTA+1) x 2048 x tI2CCLK The bus idle condition (both SCL and SDA high) when TIDLE=1 tIDLE= (TIMEOUTA+1) x 4 x tI2CCLK Note: These bits can be written only when TIMOUTEN=0.
0x58001C14 C   FIELD 12w01 TIDLE: Idle clock timeout detection Note: This bit can be written only when TIMOUTEN=0.
0x58001C14 C   FIELD 15w01 TIMOUTEN: Clock timeout enable
0x58001C14 C   FIELD 16w12 TIMEOUTB: Bus timeout B This field is used to configure the cumulative clock extension timeout: In master mode, the master cumulative clock low extend time (tLOW:MEXT) is detected In slave mode, the slave cumulative clock low extend time (tLOW:SEXT) is detected tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK Note: These bits can be written only when TEXTEN=0.
0x58001C14 C   FIELD 31w01 TEXTEN: Extended clock timeout enable
0x58001C18 B  REGISTER ISR: Access: No wait states
0x58001C18 C   FIELD 00w01 TXE (rw): Transmit data register empty (transmitters) This bit is set by hardware when the I2C_TXDR register is empty. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software in order to flush the transmit data register I2C_TXDR. Note: This bit is set by hardware when PE=0.
0x58001C18 C   FIELD 01w01 TXIS (rw): Transmit interrupt status (transmitters) This bit is set by hardware when the I2C_TXDR register is empty and the data to be transmitted must be written in the I2C_TXDR register. It is cleared when the next data to be sent is written in the I2C_TXDR register. This bit can be written to 1 by software when NOSTRETCH=1 only, in order to generate a TXIS event (interrupt if TXIE=1 or DMA request if TXDMAEN=1). Note: This bit is cleared by hardware when PE=0.
0x58001C18 C   FIELD 02w01 RXNE (ro): Receive data register not empty (receivers) This bit is set by hardware when the received data is copied into the I2C_RXDR register, and is ready to be read. It is cleared when I2C_RXDR is read. Note: This bit is cleared by hardware when PE=0.
0x58001C18 C   FIELD 03w01 ADDR (ro): Address matched (slave mode) This bit is set by hardware as soon as the received slave address matched with one of the enabled slave addresses. It is cleared by software by setting ADDRCF bit. Note: This bit is cleared by hardware when PE=0.
0x58001C18 C   FIELD 04w01 NACKF (ro): Not Acknowledge received flag This flag is set by hardware when a NACK is received after a byte transmission. It is cleared by software by setting the NACKCF bit. Note: This bit is cleared by hardware when PE=0.
0x58001C18 C   FIELD 05w01 STOPF (ro): Stop detection flag This flag is set by hardware when a Stop condition is detected on the bus and the peripheral is involved in this transfer: either as a master, provided that the STOP condition is generated by the peripheral. or as a slave, provided that the peripheral has been addressed previously during this transfer. It is cleared by software by setting the STOPCF bit. Note: This bit is cleared by hardware when PE=0.
0x58001C18 C   FIELD 06w01 TC (ro): Transfer Complete (master mode) This flag is set by hardware when RELOAD=0, AUTOEND=0 and NBYTES data have been transferred. It is cleared by software when START bit or STOP bit is set. Note: This bit is cleared by hardware when PE=0.
0x58001C18 C   FIELD 07w01 TCR (ro): Transfer Complete Reload This flag is set by hardware when RELOAD=1 and NBYTES data have been transferred. It is cleared by software when NBYTES is written to a non-zero value. Note: This bit is cleared by hardware when PE=0. This flag is only for master mode, or for slave mode when the SBC bit is set.
0x58001C18 C   FIELD 08w01 BERR (ro): Bus error This flag is set by hardware when a misplaced Start or Stop condition is detected whereas the peripheral is involved in the transfer. The flag is not set during the address phase in slave mode. It is cleared by software by setting BERRCF bit. Note: This bit is cleared by hardware when PE=0.
0x58001C18 C   FIELD 09w01 ARLO (ro): Arbitration lost This flag is set by hardware in case of arbitration loss. It is cleared by software by setting the ARLOCF bit. Note: This bit is cleared by hardware when PE=0.
0x58001C18 C   FIELD 10w01 OVR (ro): Overrun/Underrun (slave mode) This flag is set by hardware in slave mode with NOSTRETCH=1, when an overrun/underrun error occurs. It is cleared by software by setting the OVRCF bit. Note: This bit is cleared by hardware when PE=0.
0x58001C18 C   FIELD 11w01 PECERR (ro): PEC Error in reception This flag is set by hardware when the received PEC does not match with the PEC register content. A NACK is automatically sent after the wrong PEC reception. It is cleared by software by setting the PECCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x58001C18 C   FIELD 12w01 TIMEOUT (ro): Timeout or tLOW detection flag This flag is set by hardware when a timeout or extended clock timeout occurred. It is cleared by software by setting the TIMEOUTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x58001C18 C   FIELD 13w01 ALERT (ro): SMBus alert This flag is set by hardware when SMBHEN=1 (SMBus host configuration), ALERTEN=1 and a SMBALERT event (falling edge) is detected on SMBA pin. It is cleared by software by setting the ALERTCF bit. Note: This bit is cleared by hardware when PE=0. If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x58001C18 C   FIELD 15w01 BUSY (ro): Bus busy This flag indicates that a communication is in progress on the bus. It is set by hardware when a START condition is detected. It is cleared by hardware when a Stop condition is detected, or when PE=0.
0x58001C18 C   FIELD 16w01 DIR (ro): Transfer direction (Slave mode) This flag is updated when an address match event occurs (ADDR=1).
0x58001C18 C   FIELD 17w07 ADDCODE (ro): Address match code (Slave mode) These bits are updated with the received address when an address match event occurs (ADDR = 1). In the case of a 10-bit address, ADDCODE provides the 10-bit header followed by the 2 MSBs of the address.
0x58001C1C B  REGISTER ICR (wo): Access: No wait states
0x58001C1C C   FIELD 03w01 ADDRCF: Address matched flag clear Writing 1 to this bit clears the ADDR flag in the I2C_ISR register. Writing 1 to this bit also clears the START bit in the I2C_CR2 register.
0x58001C1C C   FIELD 04w01 NACKCF: Not Acknowledge flag clear Writing 1 to this bit clears the ACKF flag in I2C_ISR register.
0x58001C1C C   FIELD 05w01 STOPCF: Stop detection flag clear Writing 1 to this bit clears the STOPF flag in the I2C_ISR register.
0x58001C1C C   FIELD 08w01 BERRCF: Bus error flag clear Writing 1 to this bit clears the BERRF flag in the I2C_ISR register.
0x58001C1C C   FIELD 09w01 ARLOCF: Arbitration Lost flag clear Writing 1 to this bit clears the ARLO flag in the I2C_ISR register.
0x58001C1C C   FIELD 10w01 OVRCF: Overrun/Underrun flag clear Writing 1 to this bit clears the OVR flag in the I2C_ISR register.
0x58001C1C C   FIELD 11w01 PECCF: PEC Error flag clear Writing 1 to this bit clears the PECERR flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x58001C1C C   FIELD 12w01 TIMOUTCF: Timeout detection flag clear Writing 1 to this bit clears the TIMEOUT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x58001C1C C   FIELD 13w01 ALERTCF: Alert flag clear Writing 1 to this bit clears the ALERT flag in the I2C_ISR register. Note: If the SMBus feature is not supported, this bit is reserved and forced by hardware to 0. Please refer to Section25.3: I2C implementation.
0x58001C20 B  REGISTER PECR (ro): Access: No wait states
0x58001C20 C   FIELD 00w08 PEC: Packet error checking register This field contains the internal PEC when PECEN=1. The PEC is cleared by hardware when PE=0.
0x58001C24 B  REGISTER RXDR (ro): Access: No wait states
0x58001C24 C   FIELD 00w08 RXDATA: 8-bit receive data Data byte received from the I2C bus.
0x58001C28 B  REGISTER TXDR (rw): Access: No wait states
0x58001C28 C   FIELD 00w08 TXDATA: 8-bit transmit data Data byte to be transmitted to the I2C bus. Note: These bits can be written only when TXE=1.
0x58002400 A PERIPHERAL LPTIM2
0x58002400 B  REGISTER ISR (ro): Interrupt and Status Register
0x58002400 C   FIELD 00w01 CMPM: Compare match
0x58002400 C   FIELD 01w01 ARRM: Autoreload match
0x58002400 C   FIELD 02w01 EXTTRIG: External trigger edge event
0x58002400 C   FIELD 03w01 CMPOK: Compare register update OK
0x58002400 C   FIELD 04w01 ARROK: Autoreload register update OK
0x58002400 C   FIELD 05w01 UP: Counter direction change down to up
0x58002400 C   FIELD 06w01 DOWN: Counter direction change up to down
0x58002404 B  REGISTER ICR (wo): Interrupt Clear Register
0x58002404 C   FIELD 00w01 CMPMCF: compare match Clear Flag
0x58002404 C   FIELD 01w01 ARRMCF: Autoreload match Clear Flag
0x58002404 C   FIELD 02w01 EXTTRIGCF: External trigger valid edge Clear Flag
0x58002404 C   FIELD 03w01 CMPOKCF: Compare register update OK Clear Flag
0x58002404 C   FIELD 04w01 ARROKCF: Autoreload register update OK Clear Flag
0x58002404 C   FIELD 05w01 UPCF: Direction change to UP Clear Flag
0x58002404 C   FIELD 06w01 DOWNCF: Direction change to down Clear Flag
0x58002408 B  REGISTER IER (rw): Interrupt Enable Register
0x58002408 C   FIELD 00w01 CMPMIE: Compare match Interrupt Enable
0x58002408 C   FIELD 01w01 ARRMIE: Autoreload match Interrupt Enable
0x58002408 C   FIELD 02w01 EXTTRIGIE: External trigger valid edge Interrupt Enable
0x58002408 C   FIELD 03w01 CMPOKIE: Compare register update OK Interrupt Enable
0x58002408 C   FIELD 04w01 ARROKIE: Autoreload register update OK Interrupt Enable
0x58002408 C   FIELD 05w01 UPIE: Direction change to UP Interrupt Enable
0x58002408 C   FIELD 06w01 DOWNIE: Direction change to down Interrupt Enable
0x5800240C B  REGISTER CFGR (rw): Configuration Register
0x5800240C C   FIELD 00w01 CKSEL: Clock selector
0x5800240C C   FIELD 01w02 CKPOL: Clock Polarity
0x5800240C C   FIELD 03w02 CKFLT: Configurable digital filter for external clock
0x5800240C C   FIELD 06w02 TRGFLT: Configurable digital filter for trigger
0x5800240C C   FIELD 09w03 PRESC: Clock prescaler
0x5800240C C   FIELD 13w03 TRIGSEL: Trigger selector
0x5800240C C   FIELD 17w02 TRIGEN: Trigger enable and polarity
0x5800240C C   FIELD 19w01 TIMOUT: Timeout enable
0x5800240C C   FIELD 20w01 WAVE: Waveform shape
0x5800240C C   FIELD 21w01 WAVPOL: Waveform shape polarity
0x5800240C C   FIELD 22w01 PRELOAD: Registers update mode
0x5800240C C   FIELD 23w01 COUNTMODE: counter mode enabled
0x5800240C C   FIELD 24w01 ENC: Encoder mode enable
0x58002410 B  REGISTER CR (rw): Control Register
0x58002410 C   FIELD 00w01 ENABLE: LPTIM Enable
0x58002410 C   FIELD 01w01 SNGSTRT: LPTIM start in single mode
0x58002410 C   FIELD 02w01 CNTSTRT: Timer start in continuous mode
0x58002410 C   FIELD 03w01 COUNTRST: Counter reset
0x58002410 C   FIELD 04w01 RSTARE: Reset after read enable
0x58002414 B  REGISTER CMP (rw): Compare Register
0x58002414 C   FIELD 00w16 CMP: Compare value
0x58002418 B  REGISTER ARR (rw): Autoreload Register
0x58002418 C   FIELD 00w16 ARR: Auto reload value
0x5800241C B  REGISTER CNT (ro): Counter Register
0x5800241C C   FIELD 00w16 CNT: Counter value
0x58002424 B  REGISTER CFGR2 (rw): LPTIM configuration register 2
0x58002424 C   FIELD 00w02 IN1SEL: LPTIM Input 1 selection
0x58002424 C   FIELD 04w02 IN2SEL: LPTIM Input 2 selection
0x58002800 A PERIPHERAL LPTIM3
0x58002800 B  REGISTER ISR (ro): Interrupt and Status Register
0x58002800 C   FIELD 00w01 CMPM: Compare match
0x58002800 C   FIELD 01w01 ARRM: Autoreload match
0x58002800 C   FIELD 02w01 EXTTRIG: External trigger edge event
0x58002800 C   FIELD 03w01 CMPOK: Compare register update OK
0x58002800 C   FIELD 04w01 ARROK: Autoreload register update OK
0x58002800 C   FIELD 05w01 UP: Counter direction change down to up
0x58002800 C   FIELD 06w01 DOWN: Counter direction change up to down
0x58002804 B  REGISTER ICR (wo): Interrupt Clear Register
0x58002804 C   FIELD 00w01 CMPMCF: compare match Clear Flag
0x58002804 C   FIELD 01w01 ARRMCF: Autoreload match Clear Flag
0x58002804 C   FIELD 02w01 EXTTRIGCF: External trigger valid edge Clear Flag
0x58002804 C   FIELD 03w01 CMPOKCF: Compare register update OK Clear Flag
0x58002804 C   FIELD 04w01 ARROKCF: Autoreload register update OK Clear Flag
0x58002804 C   FIELD 05w01 UPCF: Direction change to UP Clear Flag
0x58002804 C   FIELD 06w01 DOWNCF: Direction change to down Clear Flag
0x58002808 B  REGISTER IER (rw): Interrupt Enable Register
0x58002808 C   FIELD 00w01 CMPMIE: Compare match Interrupt Enable
0x58002808 C   FIELD 01w01 ARRMIE: Autoreload match Interrupt Enable
0x58002808 C   FIELD 02w01 EXTTRIGIE: External trigger valid edge Interrupt Enable
0x58002808 C   FIELD 03w01 CMPOKIE: Compare register update OK Interrupt Enable
0x58002808 C   FIELD 04w01 ARROKIE: Autoreload register update OK Interrupt Enable
0x58002808 C   FIELD 05w01 UPIE: Direction change to UP Interrupt Enable
0x58002808 C   FIELD 06w01 DOWNIE: Direction change to down Interrupt Enable
0x5800280C B  REGISTER CFGR (rw): Configuration Register
0x5800280C C   FIELD 00w01 CKSEL: Clock selector
0x5800280C C   FIELD 01w02 CKPOL: Clock Polarity
0x5800280C C   FIELD 03w02 CKFLT: Configurable digital filter for external clock
0x5800280C C   FIELD 06w02 TRGFLT: Configurable digital filter for trigger
0x5800280C C   FIELD 09w03 PRESC: Clock prescaler
0x5800280C C   FIELD 13w03 TRIGSEL: Trigger selector
0x5800280C C   FIELD 17w02 TRIGEN: Trigger enable and polarity
0x5800280C C   FIELD 19w01 TIMOUT: Timeout enable
0x5800280C C   FIELD 20w01 WAVE: Waveform shape
0x5800280C C   FIELD 21w01 WAVPOL: Waveform shape polarity
0x5800280C C   FIELD 22w01 PRELOAD: Registers update mode
0x5800280C C   FIELD 23w01 COUNTMODE: counter mode enabled
0x5800280C C   FIELD 24w01 ENC: Encoder mode enable
0x58002810 B  REGISTER CR (rw): Control Register
0x58002810 C   FIELD 00w01 ENABLE: LPTIM Enable
0x58002810 C   FIELD 01w01 SNGSTRT: LPTIM start in single mode
0x58002810 C   FIELD 02w01 CNTSTRT: Timer start in continuous mode
0x58002810 C   FIELD 03w01 COUNTRST: Counter reset
0x58002810 C   FIELD 04w01 RSTARE: Reset after read enable
0x58002814 B  REGISTER CMP (rw): Compare Register
0x58002814 C   FIELD 00w16 CMP: Compare value
0x58002818 B  REGISTER ARR (rw): Autoreload Register
0x58002818 C   FIELD 00w16 ARR: Auto reload value
0x5800281C B  REGISTER CNT (ro): Counter Register
0x5800281C C   FIELD 00w16 CNT: Counter value
0x58002824 B  REGISTER CFGR2 (rw): LPTIM configuration register 2
0x58002824 C   FIELD 00w02 IN1SEL: LPTIM Input 1 selection
0x58002C00 A PERIPHERAL LPTIM4
0x58002C00 B  REGISTER ISR (ro): Interrupt and Status Register
0x58002C00 C   FIELD 00w01 CMPM: Compare match
0x58002C00 C   FIELD 01w01 ARRM: Autoreload match
0x58002C00 C   FIELD 02w01 EXTTRIG: External trigger edge event
0x58002C00 C   FIELD 03w01 CMPOK: Compare register update OK
0x58002C00 C   FIELD 04w01 ARROK: Autoreload register update OK
0x58002C00 C   FIELD 05w01 UP: Counter direction change down to up
0x58002C00 C   FIELD 06w01 DOWN: Counter direction change up to down
0x58002C04 B  REGISTER ICR (wo): Interrupt Clear Register
0x58002C04 C   FIELD 00w01 CMPMCF: compare match Clear Flag
0x58002C04 C   FIELD 01w01 ARRMCF: Autoreload match Clear Flag
0x58002C04 C   FIELD 02w01 EXTTRIGCF: External trigger valid edge Clear Flag
0x58002C04 C   FIELD 03w01 CMPOKCF: Compare register update OK Clear Flag
0x58002C04 C   FIELD 04w01 ARROKCF: Autoreload register update OK Clear Flag
0x58002C04 C   FIELD 05w01 UPCF: Direction change to UP Clear Flag
0x58002C04 C   FIELD 06w01 DOWNCF: Direction change to down Clear Flag
0x58002C08 B  REGISTER IER (rw): Interrupt Enable Register
0x58002C08 C   FIELD 00w01 CMPMIE: Compare match Interrupt Enable
0x58002C08 C   FIELD 01w01 ARRMIE: Autoreload match Interrupt Enable
0x58002C08 C   FIELD 02w01 EXTTRIGIE: External trigger valid edge Interrupt Enable
0x58002C08 C   FIELD 03w01 CMPOKIE: Compare register update OK Interrupt Enable
0x58002C08 C   FIELD 04w01 ARROKIE: Autoreload register update OK Interrupt Enable
0x58002C08 C   FIELD 05w01 UPIE: Direction change to UP Interrupt Enable
0x58002C08 C   FIELD 06w01 DOWNIE: Direction change to down Interrupt Enable
0x58002C0C B  REGISTER CFGR (rw): Configuration Register
0x58002C0C C   FIELD 00w01 CKSEL: Clock selector
0x58002C0C C   FIELD 01w02 CKPOL: Clock Polarity
0x58002C0C C   FIELD 03w02 CKFLT: Configurable digital filter for external clock
0x58002C0C C   FIELD 06w02 TRGFLT: Configurable digital filter for trigger
0x58002C0C C   FIELD 09w03 PRESC: Clock prescaler
0x58002C0C C   FIELD 13w03 TRIGSEL: Trigger selector
0x58002C0C C   FIELD 17w02 TRIGEN: Trigger enable and polarity
0x58002C0C C   FIELD 19w01 TIMOUT: Timeout enable
0x58002C0C C   FIELD 20w01 WAVE: Waveform shape
0x58002C0C C   FIELD 21w01 WAVPOL: Waveform shape polarity
0x58002C0C C   FIELD 22w01 PRELOAD: Registers update mode
0x58002C0C C   FIELD 23w01 COUNTMODE: counter mode enabled
0x58002C0C C   FIELD 24w01 ENC: Encoder mode enable
0x58002C10 B  REGISTER CR (rw): Control Register
0x58002C10 C   FIELD 00w01 ENABLE: LPTIM Enable
0x58002C10 C   FIELD 01w01 SNGSTRT: LPTIM start in single mode
0x58002C10 C   FIELD 02w01 CNTSTRT: Timer start in continuous mode
0x58002C10 C   FIELD 03w01 COUNTRST: Counter reset
0x58002C10 C   FIELD 04w01 RSTARE: Reset after read enable
0x58002C14 B  REGISTER CMP (rw): Compare Register
0x58002C14 C   FIELD 00w16 CMP: Compare value
0x58002C18 B  REGISTER ARR (rw): Autoreload Register
0x58002C18 C   FIELD 00w16 ARR: Auto reload value
0x58002C1C B  REGISTER CNT (ro): Counter Register
0x58002C1C C   FIELD 00w16 CNT: Counter value
0x58002C24 B  REGISTER CFGR2 (rw): LPTIM configuration register 2
0x58002C24 C   FIELD 00w02 IN1SEL: LPTIM Input 1 selection
0x58003000 A PERIPHERAL LPTIM5
0x58003000 B  REGISTER ISR (ro): Interrupt and Status Register
0x58003000 C   FIELD 00w01 CMPM: Compare match
0x58003000 C   FIELD 01w01 ARRM: Autoreload match
0x58003000 C   FIELD 02w01 EXTTRIG: External trigger edge event
0x58003000 C   FIELD 03w01 CMPOK: Compare register update OK
0x58003000 C   FIELD 04w01 ARROK: Autoreload register update OK
0x58003000 C   FIELD 05w01 UP: Counter direction change down to up
0x58003000 C   FIELD 06w01 DOWN: Counter direction change up to down
0x58003004 B  REGISTER ICR (wo): Interrupt Clear Register
0x58003004 C   FIELD 00w01 CMPMCF: compare match Clear Flag
0x58003004 C   FIELD 01w01 ARRMCF: Autoreload match Clear Flag
0x58003004 C   FIELD 02w01 EXTTRIGCF: External trigger valid edge Clear Flag
0x58003004 C   FIELD 03w01 CMPOKCF: Compare register update OK Clear Flag
0x58003004 C   FIELD 04w01 ARROKCF: Autoreload register update OK Clear Flag
0x58003004 C   FIELD 05w01 UPCF: Direction change to UP Clear Flag
0x58003004 C   FIELD 06w01 DOWNCF: Direction change to down Clear Flag
0x58003008 B  REGISTER IER (rw): Interrupt Enable Register
0x58003008 C   FIELD 00w01 CMPMIE: Compare match Interrupt Enable
0x58003008 C   FIELD 01w01 ARRMIE: Autoreload match Interrupt Enable
0x58003008 C   FIELD 02w01 EXTTRIGIE: External trigger valid edge Interrupt Enable
0x58003008 C   FIELD 03w01 CMPOKIE: Compare register update OK Interrupt Enable
0x58003008 C   FIELD 04w01 ARROKIE: Autoreload register update OK Interrupt Enable
0x58003008 C   FIELD 05w01 UPIE: Direction change to UP Interrupt Enable
0x58003008 C   FIELD 06w01 DOWNIE: Direction change to down Interrupt Enable
0x5800300C B  REGISTER CFGR (rw): Configuration Register
0x5800300C C   FIELD 00w01 CKSEL: Clock selector
0x5800300C C   FIELD 01w02 CKPOL: Clock Polarity
0x5800300C C   FIELD 03w02 CKFLT: Configurable digital filter for external clock
0x5800300C C   FIELD 06w02 TRGFLT: Configurable digital filter for trigger
0x5800300C C   FIELD 09w03 PRESC: Clock prescaler
0x5800300C C   FIELD 13w03 TRIGSEL: Trigger selector
0x5800300C C   FIELD 17w02 TRIGEN: Trigger enable and polarity
0x5800300C C   FIELD 19w01 TIMOUT: Timeout enable
0x5800300C C   FIELD 20w01 WAVE: Waveform shape
0x5800300C C   FIELD 21w01 WAVPOL: Waveform shape polarity
0x5800300C C   FIELD 22w01 PRELOAD: Registers update mode
0x5800300C C   FIELD 23w01 COUNTMODE: counter mode enabled
0x5800300C C   FIELD 24w01 ENC: Encoder mode enable
0x58003010 B  REGISTER CR (rw): Control Register
0x58003010 C   FIELD 00w01 ENABLE: LPTIM Enable
0x58003010 C   FIELD 01w01 SNGSTRT: LPTIM start in single mode
0x58003010 C   FIELD 02w01 CNTSTRT: Timer start in continuous mode
0x58003010 C   FIELD 03w01 COUNTRST: Counter reset
0x58003010 C   FIELD 04w01 RSTARE: Reset after read enable
0x58003014 B  REGISTER CMP (rw): Compare Register
0x58003014 C   FIELD 00w16 CMP: Compare value
0x58003018 B  REGISTER ARR (rw): Autoreload Register
0x58003018 C   FIELD 00w16 ARR: Auto reload value
0x5800301C B  REGISTER CNT (ro): Counter Register
0x5800301C C   FIELD 00w16 CNT: Counter value
0x58003024 B  REGISTER CFGR2 (rw): LPTIM configuration register 2
0x58003024 C   FIELD 00w02 IN1SEL: LPTIM Input 1 selection
0x58003800 A PERIPHERAL COMP1
0x58003800 B  REGISTER SR (ro): Comparator status register
0x58003800 C   FIELD 00w01 C1VAL: COMP channel 1 output status bit
0x58003800 C   FIELD 01w01 C2VAL: COMP channel 2 output status bit
0x58003800 C   FIELD 16w01 C1IF: COMP channel 1 Interrupt Flag
0x58003800 C   FIELD 17w01 C2IF: COMP channel 2 Interrupt Flag
0x58003804 B  REGISTER ICFR (wo): Comparator interrupt clear flag register
0x58003804 C   FIELD 16w01 CC1IF: Clear COMP channel 1 Interrupt Flag
0x58003804 C   FIELD 17w01 CC2IF: Clear COMP channel 2 Interrupt Flag
0x58003808 B  REGISTER OR (rw): Comparator option register
0x58003808 C   FIELD 00w11 AFOP: Selection of source for alternate function of output ports
0x58003808 C   FIELD 11w21 OR: Option Register
0x5800380C B  REGISTER CFGR1 (rw): Comparator configuration register 1
0x5800380C C   FIELD 00w01 EN: COMP channel 1 enable bit
0x5800380C C   FIELD 01w01 BRGEN: Scaler bridge enable
0x5800380C C   FIELD 02w01 SCALEN: Voltage scaler enable bit
0x5800380C C   FIELD 03w01 POLARITY: COMP channel 1 polarity selection bit
0x5800380C C   FIELD 06w01 ITEN: COMP channel 1 interrupt enable
0x5800380C C   FIELD 08w02 HYST: COMP channel 1 hysteresis selection bits
0x5800380C C   FIELD 12w02 PWRMODE: Power Mode of the COMP channel 1
0x5800380C C   FIELD 16w03 INMSEL: COMP channel 1 inverting input selection field
0x5800380C C   FIELD 20w01 INPSEL: COMP channel 1 non-inverting input selection bit
0x5800380C C   FIELD 24w04 BLANKING: COMP channel 1 blanking source selection bits
0x5800380C C   FIELD 31w01 LOCK: Lock bit
0x58003810 B  REGISTER CFGR2 (rw): Comparator configuration register 2
0x58003810 C   FIELD 00w01 EN: COMP channel 1 enable bit
0x58003810 C   FIELD 01w01 BRGEN: Scaler bridge enable
0x58003810 C   FIELD 02w01 SCALEN: Voltage scaler enable bit
0x58003810 C   FIELD 03w01 POLARITY: COMP channel 1 polarity selection bit
0x58003810 C   FIELD 04w01 WINMODE: Window comparator mode selection bit
0x58003810 C   FIELD 06w01 ITEN: COMP channel 1 interrupt enable
0x58003810 C   FIELD 08w02 HYST: COMP channel 1 hysteresis selection bits
0x58003810 C   FIELD 12w02 PWRMODE: Power Mode of the COMP channel 1
0x58003810 C   FIELD 16w03 INMSEL: COMP channel 1 inverting input selection field
0x58003810 C   FIELD 20w01 INPSEL: COMP channel 1 non-inverting input selection bit
0x58003810 C   FIELD 24w04 BLANKING: COMP channel 1 blanking source selection bits
0x58003810 C   FIELD 31w01 LOCK: Lock bit
0x58003C00 A PERIPHERAL VREFBUF
0x58003C00 B  REGISTER CSR: VREFBUF control and status register
0x58003C00 C   FIELD 00w01 ENVR (rw): Voltage reference buffer mode enable This bit is used to enable the voltage reference buffer mode.
0x58003C00 C   FIELD 01w01 HIZ (rw): High impedance mode This bit controls the analog switch to connect or not the VREF+ pin. Refer to Table196: VREF buffer modes for the mode descriptions depending on ENVR bit configuration.
0x58003C00 C   FIELD 03w01 VRR (ro): Voltage reference buffer ready
0x58003C00 C   FIELD 04w03 VRS (rw): Voltage reference scale These bits select the value generated by the voltage reference buffer. Other: Reserved
0x58003C04 B  REGISTER CCR (rw): VREFBUF calibration control register
0x58003C04 C   FIELD 00w06 TRIM: Trimming code These bits are automatically initialized after reset with the trimming value stored in the Flash memory during the production test. Writing into these bits allows to tune the internal reference buffer voltage.
0x58004000 A PERIPHERAL RTC
0x58004000 B  REGISTER TR (rw): The RTC_TR is the calendar time shadow register. This register must be written in initialization mode only. Refer to Calendar initialization and configuration on page9 and Reading the calendar on page10.This register is write protected. The write access procedure is described in RTC register write protection on page9.
0x58004000 C   FIELD 00w04 SU: Second units in BCD format
0x58004000 C   FIELD 04w03 ST: Second tens in BCD format
0x58004000 C   FIELD 08w04 MNU: Minute units in BCD format
0x58004000 C   FIELD 12w03 MNT: Minute tens in BCD format
0x58004000 C   FIELD 16w04 HU: Hour units in BCD format
0x58004000 C   FIELD 20w02 HT: Hour tens in BCD format
0x58004000 C   FIELD 22w01 PM: AM/PM notation
0x58004004 B  REGISTER DR (rw): The RTC_DR is the calendar date shadow register. This register must be written in initialization mode only. Refer to Calendar initialization and configuration on page9 and Reading the calendar on page10.This register is write protected. The write access procedure is described in RTC register write protection on page9.
0x58004004 C   FIELD 00w04 DU: Date units in BCD format
0x58004004 C   FIELD 04w02 DT: Date tens in BCD format
0x58004004 C   FIELD 08w04 MU: Month units in BCD format
0x58004004 C   FIELD 12w01 MT: Month tens in BCD format
0x58004004 C   FIELD 13w03 WDU: Week day units
0x58004004 C   FIELD 16w04 YU: Year units in BCD format
0x58004004 C   FIELD 20w04 YT: Year tens in BCD format
0x58004008 B  REGISTER CR: RTC control register
0x58004008 C   FIELD 00w03 WUCKSEL (rw): Wakeup clock selection
0x58004008 C   FIELD 03w01 TSEDGE (rw): Time-stamp event active edge TSE must be reset when TSEDGE is changed to avoid unwanted TSF setting.
0x58004008 C   FIELD 04w01 REFCKON (rw): RTC_REFIN reference clock detection enable (50 or 60Hz) Note: PREDIV_S must be 0x00FF.
0x58004008 C   FIELD 05w01 BYPSHAD (rw): Bypass the shadow registers Note: If the frequency of the APB clock is less than seven times the frequency of RTCCLK, BYPSHAD must be set to 1.
0x58004008 C   FIELD 06w01 FMT (rw): Hour format
0x58004008 C   FIELD 08w01 ALRAE (rw): Alarm A enable
0x58004008 C   FIELD 09w01 ALRBE (rw): Alarm B enable
0x58004008 C   FIELD 10w01 WUTE (rw): Wakeup timer enable
0x58004008 C   FIELD 11w01 TSE (rw): timestamp enable
0x58004008 C   FIELD 12w01 ALRAIE (rw): Alarm A interrupt enable
0x58004008 C   FIELD 13w01 ALRBIE (rw): Alarm B interrupt enable
0x58004008 C   FIELD 14w01 WUTIE (rw): Wakeup timer interrupt enable
0x58004008 C   FIELD 15w01 TSIE (rw): Time-stamp interrupt enable
0x58004008 C   FIELD 16w01 ADD1H (wo): Add 1 hour (summer time change) When this bit is set outside initialization mode, 1 hour is added to the calendar time. This bit is always read as 0.
0x58004008 C   FIELD 17w01 SUB1H (wo): Subtract 1 hour (winter time change) When this bit is set outside initialization mode, 1 hour is subtracted to the calendar time if the current hour is not 0. This bit is always read as 0. Setting this bit has no effect when current hour is 0.
0x58004008 C   FIELD 18w01 BKP (rw): Backup This bit can be written by the user to memorize whether the daylight saving time change has been performed or not.
0x58004008 C   FIELD 19w01 COSEL (rw): Calibration output selection When COE=1, this bit selects which signal is output on RTC_CALIB. These frequencies are valid for RTCCLK at 32.768 kHz and prescalers at their default values (PREDIV_A=127 and PREDIV_S=255). Refer to Section24.3.15: Calibration clock output
0x58004008 C   FIELD 20w01 POL (rw): Output polarity This bit is used to configure the polarity of RTC_ALARM output
0x58004008 C   FIELD 21w02 OSEL (rw): Output selection These bits are used to select the flag to be routed to RTC_ALARM output
0x58004008 C   FIELD 23w01 COE (rw): Calibration output enable This bit enables the RTC_CALIB output
0x58004008 C   FIELD 24w01 ITSE (rw): timestamp on internal event enable
0x5800400C B  REGISTER ISR: This register is write protected (except for RTC_ISR[13:8] bits). The write access procedure is described in RTC register write protection on page9.
0x5800400C C   FIELD 00w01 ALRAWF (ro): Alarm A write flag
0x5800400C C   FIELD 01w01 ALRBWF (ro): Alarm B write flag
0x5800400C C   FIELD 02w01 WUTWF (ro): Wakeup timer write flag This bit is set by hardware up to 2 RTCCLK cycles after the WUTE bit has been set to 0 in RTC_CR, and is cleared up to 2 RTCCLK cycles after the WUTE bit has been set to 1. The wakeup timer values can be changed when WUTE bit is cleared and WUTWF is set.
0x5800400C C   FIELD 03w01 SHPF (ro): Shift operation pending This flag is set by hardware as soon as a shift operation is initiated by a write to the RTC_SHIFTR register. It is cleared by hardware when the corresponding shift operation has been executed. Writing to the SHPF bit has no effect.
0x5800400C C   FIELD 04w01 INITS (ro): Initialization status flag This bit is set by hardware when the calendar year field is different from 0 (Backup domain reset state).
0x5800400C C   FIELD 05w01 RSF (rw): Registers synchronization flag This bit is set by hardware each time the calendar registers are copied into the shadow registers (RTC_SSRx, RTC_TRx and RTC_DRx). This bit is cleared by hardware in initialization mode, while a shift operation is pending (SHPF=1), or when in bypass shadow register mode (BYPSHAD=1). This bit can also be cleared by software. It is cleared either by software or by hardware in initialization mode.
0x5800400C C   FIELD 06w01 INITF (ro): Initialization flag When this bit is set to 1, the RTC is in initialization state, and the time, date and prescaler registers can be updated.
0x5800400C C   FIELD 07w01 INIT (rw): Initialization mode
0x5800400C C   FIELD 08w01 ALRAF (rw): Alarm A flag
0x5800400C C   FIELD 09w01 ALRBF (rw): Alarm B flag
0x5800400C C   FIELD 10w01 WUTF (rw): Wakeup timer flag This flag is set by hardware when the wakeup auto-reload counter reaches 0. This flag is cleared by software by writing 0. This flag must be cleared by software at least 1.5 RTCCLK periods before WUTF is set to 1 again.
0x5800400C C   FIELD 11w01 TSF (rw): Time-stamp flag This flag is set by hardware when a time-stamp event occurs. This flag is cleared by software by writing 0.
0x5800400C C   FIELD 12w01 TSOVF (rw): Time-stamp overflow flag This flag is set by hardware when a time-stamp event occurs while TSF is already set. This flag is cleared by software by writing 0. It is recommended to check and then clear TSOVF only after clearing the TSF bit. Otherwise, an overflow might not be noticed if a time-stamp event occurs immediately before the TSF bit is cleared.
0x5800400C C   FIELD 13w01 TAMP1F (rw): RTC_TAMP1 detection flag This flag is set by hardware when a tamper detection event is detected on the RTC_TAMP1 input. It is cleared by software writing 0
0x5800400C C   FIELD 14w01 TAMP2F (rw): RTC_TAMP2 detection flag This flag is set by hardware when a tamper detection event is detected on the RTC_TAMP2 input. It is cleared by software writing 0
0x5800400C C   FIELD 15w01 TAMP3F (rw): RTC_TAMP3 detection flag This flag is set by hardware when a tamper detection event is detected on the RTC_TAMP3 input. It is cleared by software writing 0
0x5800400C C   FIELD 16w01 RECALPF (ro): Recalibration pending Flag The RECALPF status flag is automatically set to 1 when software writes to the RTC_CALR register, indicating that the RTC_CALR register is blocked. When the new calibration settings are taken into account, this bit returns to 0. Refer to Re-calibration on-the-fly.
0x5800400C C   FIELD 17w01 ITSF (rw): Internal tTime-stamp flag
0x58004010 B  REGISTER PRER (rw): This register must be written in initialization mode only. The initialization must be performed in two separate write accesses. Refer to Calendar initialization and configuration on page9.This register is write protected. The write access procedure is described in RTC register write protection on page9.
0x58004010 C   FIELD 00w15 PREDIV_S: Synchronous prescaler factor This is the synchronous division factor: ck_spre frequency = ck_apre frequency/(PREDIV_S+1)
0x58004010 C   FIELD 16w07 PREDIV_A: Asynchronous prescaler factor This is the asynchronous division factor: ck_apre frequency = RTCCLK frequency/(PREDIV_A+1)
0x58004014 B  REGISTER WUTR (rw): This register can be written only when WUTWF is set to 1 in RTC_ISR.This register is write protected. The write access procedure is described in RTC register write protection on page9.
0x58004014 C   FIELD 00w16 WUT: Wakeup auto-reload value bits When the wakeup timer is enabled (WUTE set to 1), the WUTF flag is set every (WUT[15:0] + 1) ck_wut cycles. The ck_wut period is selected through WUCKSEL[2:0] bits of the RTC_CR register When WUCKSEL[2] = 1, the wakeup timer becomes 17-bits and WUCKSEL[1] effectively becomes WUT[16] the most-significant bit to be reloaded into the timer. The first assertion of WUTF occurs (WUT+1) ck_wut cycles after WUTE is set. Setting WUT[15:0] to 0x0000 with WUCKSEL[2:0] =011 (RTCCLK/2) is forbidden.
0x5800401C B  REGISTER ALRMAR (rw): Alarm A register
0x5800401C C   FIELD 00w04 SU: Second units in BCD format
0x5800401C C   FIELD 04w03 ST: Second tens in BCD format
0x5800401C C   FIELD 07w01 MSK1: Alarm seconds mask
0x5800401C C   FIELD 08w04 MNU: Minute units in BCD format
0x5800401C C   FIELD 12w03 MNT: Minute tens in BCD format
0x5800401C C   FIELD 15w01 MSK2: Alarm minutes mask
0x5800401C C   FIELD 16w04 HU: Hour units in BCD format
0x5800401C C   FIELD 20w02 HT: Hour tens in BCD format
0x5800401C C   FIELD 22w01 PM: AM/PM notation
0x5800401C C   FIELD 23w01 MSK3: Alarm hours mask
0x5800401C C   FIELD 24w04 DU: Date units or day in BCD format
0x5800401C C   FIELD 28w02 DT: Date tens in BCD format
0x5800401C C   FIELD 30w01 WDSEL: Week day selection
0x5800401C C   FIELD 31w01 MSK4: Alarm date mask
0x58004020 B  REGISTER ALRMBR (rw): Alarm B register
0x58004020 C   FIELD 00w04 SU: Second units in BCD format
0x58004020 C   FIELD 04w03 ST: Second tens in BCD format
0x58004020 C   FIELD 07w01 MSK1: Alarm seconds mask
0x58004020 C   FIELD 08w04 MNU: Minute units in BCD format
0x58004020 C   FIELD 12w03 MNT: Minute tens in BCD format
0x58004020 C   FIELD 15w01 MSK2: Alarm minutes mask
0x58004020 C   FIELD 16w04 HU: Hour units in BCD format
0x58004020 C   FIELD 20w02 HT: Hour tens in BCD format
0x58004020 C   FIELD 22w01 PM: AM/PM notation
0x58004020 C   FIELD 23w01 MSK3: Alarm hours mask
0x58004020 C   FIELD 24w04 DU: Date units or day in BCD format
0x58004020 C   FIELD 28w02 DT: Date tens in BCD format
0x58004020 C   FIELD 30w01 WDSEL: Week day selection
0x58004020 C   FIELD 31w01 MSK4: Alarm date mask
0x58004024 B  REGISTER WPR (wo): RTC write protection register
0x58004024 C   FIELD 00w08 KEY: Write protection key This byte is written by software. Reading this byte always returns 0x00. Refer to RTC register write protection for a description of how to unlock RTC register write protection.
0x58004028 B  REGISTER SSR (ro): RTC sub second register
0x58004028 C   FIELD 00w16 SS: Sub second value SS[15:0] is the value in the synchronous prescaler counter. The fraction of a second is given by the formula below: Second fraction = (PREDIV_S - SS) / (PREDIV_S + 1) Note: SS can be larger than PREDIV_S only after a shift operation. In that case, the correct time/date is one second less than as indicated by RTC_TR/RTC_DR.
0x5800402C B  REGISTER SHIFTR (wo): This register is write protected. The write access procedure is described in RTC register write protection on page9.
0x5800402C C   FIELD 00w15 SUBFS: Subtract a fraction of a second These bits are write only and is always read as zero. Writing to this bit has no effect when a shift operation is pending (when SHPF=1, in RTC_ISR). The value which is written to SUBFS is added to the synchronous prescaler counter. Since this counter counts down, this operation effectively subtracts from (delays) the clock by: Delay (seconds) = SUBFS / (PREDIV_S + 1) A fraction of a second can effectively be added to the clock (advancing the clock) when the ADD1S function is used in conjunction with SUBFS, effectively advancing the clock by: Advance (seconds) = (1 - (SUBFS / (PREDIV_S + 1))). Note: Writing to SUBFS causes RSF to be cleared. Software can then wait until RSF=1 to be sure that the shadow registers have been updated with the shifted time.
0x5800402C C   FIELD 31w01 ADD1S: Add one second This bit is write only and is always read as zero. Writing to this bit has no effect when a shift operation is pending (when SHPF=1, in RTC_ISR). This function is intended to be used with SUBFS (see description below) in order to effectively add a fraction of a second to the clock in an atomic operation.
0x58004030 B  REGISTER TSTR (=TR): The content of this register is valid only when TSF is set to 1 in RTC_ISR. It is cleared when TSF bit is reset.
0x58004034 B  REGISTER TSDR (=DR): The content of this register is valid only when TSF is set to 1 in RTC_ISR. It is cleared when TSF bit is reset.
0x58004038 B  REGISTER TSSSR (=SSR): The content of this register is valid only when RTC_ISR/TSF is set. It is cleared when the RTC_ISR/TSF bit is reset.
0x5800403C B  REGISTER CALR (rw): This register is write protected. The write access procedure is described in RTC register write protection on page9.
0x5800403C C   FIELD 00w09 CALM: Calibration minus The frequency of the calendar is reduced by masking CALM out of 220 RTCCLK pulses (32 seconds if the input frequency is 32768 Hz). This decreases the frequency of the calendar with a resolution of 0.9537 ppm. To increase the frequency of the calendar, this feature should be used in conjunction with CALP. See Section24.3.12: RTC smooth digital calibration on page13.
0x5800403C C   FIELD 13w01 CALW16: Use a 16-second calibration cycle period When CALW16 is set to 1, the 16-second calibration cycle period is selected.This bit must not be set to 1 if CALW8=1. Note: CALM[0] is stuck at 0 when CALW16= 1. Refer to Section24.3.12: RTC smooth digital calibration.
0x5800403C C   FIELD 14w01 CALW8: Use an 8-second calibration cycle period When CALW8 is set to 1, the 8-second calibration cycle period is selected. Note: CALM[1:0] are stuck at 00; when CALW8= 1. Refer to Section24.3.12: RTC smooth digital calibration.
0x5800403C C   FIELD 15w01 CALP: Increase frequency of RTC by 488.5 ppm This feature is intended to be used in conjunction with CALM, which lowers the frequency of the calendar with a fine resolution. if the input frequency is 32768 Hz, the number of RTCCLK pulses added during a 32-second window is calculated as follows: (512 * CALP) - CALM. Refer to Section24.3.12: RTC smooth digital calibration.
0x58004040 B  REGISTER TAMPCR (rw): RTC tamper and alternate function configuration register
0x58004040 C   FIELD 00w01 TAMP1E: RTC_TAMP1 input detection enable
0x58004040 C   FIELD 01w01 TAMP1TRG: Active level for RTC_TAMP1 input If TAMPFLT != 00 if TAMPFLT = 00:
0x58004040 C   FIELD 02w01 TAMPIE: Tamper interrupt enable
0x58004040 C   FIELD 03w01 TAMP2E: RTC_TAMP2 input detection enable
0x58004040 C   FIELD 04w01 TAMP2TRG: Active level for RTC_TAMP2 input if TAMPFLT != 00: if TAMPFLT = 00:
0x58004040 C   FIELD 05w01 TAMP3E: RTC_TAMP3 detection enable
0x58004040 C   FIELD 06w01 TAMP3TRG: Active level for RTC_TAMP3 input if TAMPFLT != 00: if TAMPFLT = 00:
0x58004040 C   FIELD 07w01 TAMPTS: Activate timestamp on tamper detection event TAMPTS is valid even if TSE=0 in the RTC_CR register.
0x58004040 C   FIELD 08w03 TAMPFREQ: Tamper sampling frequency Determines the frequency at which each of the RTC_TAMPx inputs are sampled.
0x58004040 C   FIELD 11w02 TAMPFLT: RTC_TAMPx filter count These bits determines the number of consecutive samples at the specified level (TAMP*TRG) needed to activate a Tamper event. TAMPFLT is valid for each of the RTC_TAMPx inputs.
0x58004040 C   FIELD 13w02 TAMPPRCH: RTC_TAMPx precharge duration These bit determines the duration of time during which the pull-up/is activated before each sample. TAMPPRCH is valid for each of the RTC_TAMPx inputs.
0x58004040 C   FIELD 15w01 TAMPPUDIS: RTC_TAMPx pull-up disable This bit determines if each of the RTC_TAMPx pins are pre-charged before each sample.
0x58004040 C   FIELD 16w01 TAMP1IE: Tamper 1 interrupt enable
0x58004040 C   FIELD 17w01 TAMP1NOERASE: Tamper 1 no erase
0x58004040 C   FIELD 18w01 TAMP1MF: Tamper 1 mask flag
0x58004040 C   FIELD 19w01 TAMP2IE: Tamper 2 interrupt enable
0x58004040 C   FIELD 20w01 TAMP2NOERASE: Tamper 2 no erase
0x58004040 C   FIELD 21w01 TAMP2MF: Tamper 2 mask flag
0x58004040 C   FIELD 22w01 TAMP3IE: Tamper 3 interrupt enable
0x58004040 C   FIELD 23w01 TAMP3NOERASE: Tamper 3 no erase
0x58004040 C   FIELD 24w01 TAMP3MF: Tamper 3 mask flag
0x58004044 B  REGISTER ALRMASSR (rw): Alarm A sub-second register
0x58004044 C   FIELD 00w15 SS: Sub seconds value This value is compared with the contents of the synchronous prescaler counter to determine if Alarm A is to be activated. Only bits 0 up MASKSS-1 are compared.
0x58004044 C   FIELD 24w04 MASKSS: Mask the most-significant bits starting at this bit ... The overflow bits of the synchronous counter (bits 15) is never compared. This bit can be different from 0 only after a shift operation.
0x58004048 B  REGISTER ALRMBSSR (rw): Alarm B sub-second register
0x58004048 C   FIELD 00w15 SS: Sub seconds value This value is compared with the contents of the synchronous prescaler counter to determine if Alarm A is to be activated. Only bits 0 up MASKSS-1 are compared.
0x58004048 C   FIELD 24w04 MASKSS: Mask the most-significant bits starting at this bit ... The overflow bits of the synchronous counter (bits 15) is never compared. This bit can be different from 0 only after a shift operation.
0x5800404C B  REGISTER OR (rw): RTC option register
0x5800404C C   FIELD 00w01 RTC_ALARM_TYPE: RTC_ALARM output type on PC13
0x5800404C C   FIELD 01w01 RTC_OUT_RMP: RTC_OUT remap
0x58004050 B  REGISTER BKP0R (rw): RTC backup registers
0x58004050 C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x58004054 B  REGISTER BKP1R (rw): RTC backup registers
0x58004054 C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x58004058 B  REGISTER BKP2R (rw): RTC backup registers
0x58004058 C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x5800405C B  REGISTER BKP3R (rw): RTC backup registers
0x5800405C C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x58004060 B  REGISTER BKP4R (rw): RTC backup registers
0x58004060 C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x58004064 B  REGISTER BKP5R (rw): RTC backup registers
0x58004064 C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x58004068 B  REGISTER BKP6R (rw): RTC backup registers
0x58004068 C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x5800406C B  REGISTER BKP7R (rw): RTC backup registers
0x5800406C C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x58004070 B  REGISTER BKP8R (rw): RTC backup registers
0x58004070 C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x58004074 B  REGISTER BKP9R (rw): RTC backup registers
0x58004074 C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x58004078 B  REGISTER BKP10R (rw): RTC backup registers
0x58004078 C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x5800407C B  REGISTER BKP11R (rw): RTC backup registers
0x5800407C C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x58004080 B  REGISTER BKP12R (rw): RTC backup registers
0x58004080 C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x58004084 B  REGISTER BKP13R (rw): RTC backup registers
0x58004084 C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x58004088 B  REGISTER BKP14R (rw): RTC backup registers
0x58004088 C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x5800408C B  REGISTER BKP15R (rw): RTC backup registers
0x5800408C C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x58004090 B  REGISTER BKP16R (rw): RTC backup registers
0x58004090 C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x58004094 B  REGISTER BKP17R (rw): RTC backup registers
0x58004094 C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x58004098 B  REGISTER BKP18R (rw): RTC backup registers
0x58004098 C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x5800409C B  REGISTER BKP19R (rw): RTC backup registers
0x5800409C C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x580040A0 B  REGISTER BKP20R (rw): RTC backup registers
0x580040A0 C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x580040A4 B  REGISTER BKP21R (rw): RTC backup registers
0x580040A4 C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x580040A8 B  REGISTER BKP22R (rw): RTC backup registers
0x580040A8 C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x580040AC B  REGISTER BKP23R (rw): RTC backup registers
0x580040AC C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x580040B0 B  REGISTER BKP24R (rw): RTC backup registers
0x580040B0 C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x580040B4 B  REGISTER BKP25R (rw): RTC backup registers
0x580040B4 C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x580040B8 B  REGISTER BKP26R (rw): RTC backup registers
0x580040B8 C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x580040BC B  REGISTER BKP27R (rw): RTC backup registers
0x580040BC C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x580040C0 B  REGISTER BKP28R (rw): RTC backup registers
0x580040C0 C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x580040C4 B  REGISTER BKP29R (rw): RTC backup registers
0x580040C4 C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x580040C8 B  REGISTER BKP30R (rw): RTC backup registers
0x580040C8 C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x580040CC B  REGISTER BKP31R (rw): RTC backup registers
0x580040CC C   FIELD 00w32 BKP: The application can write or read data to and from these registers. They are powered-on by VBAT when VDD is switched off, so that they are not reset by System reset, and their contents remain valid when the device operates in low-power mode. This register is reset on a tamper detection event, as long as TAMPxF=1. or when the Flash readout protection is disabled.
0x58004800 A PERIPHERAL IWDG1
0x58004800 B  REGISTER KR (wo): Key register
0x58004800 C   FIELD 00w16 KEY: Key value (write only, read 0x0000) These bits must be written by software at regular intervals with the key value 0xAAAA, otherwise the watchdog generates a reset when the counter reaches 0. Writing the key value 0x5555 to enable access to the IWDG_PR, IWDG_RLR and IWDG_WINR registers (see Section23.3.6: Register access protection) Writing the key value CCCCh starts the watchdog (except if the hardware watchdog option is selected)
0x58004804 B  REGISTER PR (rw): Prescaler register
0x58004804 C   FIELD 00w03 PR: Prescaler divider These bits are write access protected see Section23.3.6: Register access protection. They are written by software to select the prescaler divider feeding the counter clock. PVU bit of IWDG_SR must be reset in order to be able to change the prescaler divider. Note: Reading this register returns the prescaler value from the VDD voltage domain. This value may not be up to date/valid if a write operation to this register is ongoing. For this reason the value read from this register is valid only when the PVU bit in the IWDG_SR register is reset.
0x58004808 B  REGISTER RLR (rw): Reload register
0x58004808 C   FIELD 00w12 RL: Watchdog counter reload value These bits are write access protected see Section23.3.6. They are written by software to define the value to be loaded in the watchdog counter each time the value 0xAAAA is written in the IWDG_KR register. The watchdog counter counts down from this value. The timeout period is a function of this value and the clock prescaler. Refer to the datasheet for the timeout information. The RVU bit in the IWDG_SR register must be reset in order to be able to change the reload value. Note: Reading this register returns the reload value from the VDD voltage domain. This value may not be up to date/valid if a write operation to this register is ongoing on this register. For this reason the value read from this register is valid only when the RVU bit in the IWDG_SR register is reset.
0x5800480C B  REGISTER SR (ro): Status register
0x5800480C C   FIELD 00w01 PVU: Watchdog prescaler value update This bit is set by hardware to indicate that an update of the prescaler value is ongoing. It is reset by hardware when the prescaler update operation is completed in the VDD voltage domain (takes up to 5 RC 40 kHz cycles). Prescaler value can be updated only when PVU bit is reset.
0x5800480C C   FIELD 01w01 RVU: Watchdog counter reload value update This bit is set by hardware to indicate that an update of the reload value is ongoing. It is reset by hardware when the reload value update operation is completed in the VDD voltage domain (takes up to 5 RC 40 kHz cycles). Reload value can be updated only when RVU bit is reset.
0x5800480C C   FIELD 02w01 WVU: Watchdog counter window value update This bit is set by hardware to indicate that an update of the window value is ongoing. It is reset by hardware when the reload value update operation is completed in the VDD voltage domain (takes up to 5 RC 40 kHz cycles). Window value can be updated only when WVU bit is reset. This bit is generated only if generic window = 1
0x58004810 B  REGISTER WINR (rw): Window register
0x58004810 C   FIELD 00w12 WIN: Watchdog counter window value These bits are write access protected see Section23.3.6. These bits contain the high limit of the window value to be compared to the downcounter. To prevent a reset, the downcounter must be reloaded when its value is lower than the window register value and greater than 0x0 The WVU bit in the IWDG_SR register must be reset in order to be able to change the reload value. Note: Reading this register returns the reload value from the VDD voltage domain. This value may not be valid if a write operation to this register is ongoing. For this reason the value read from this register is valid only when the WVU bit in the IWDG_SR register is reset.
0x58004C00 A PERIPHERAL IWDG2
0x58004C00 B  REGISTER KR (wo): Key register
0x58004C00 C   FIELD 00w16 KEY: Key value (write only, read 0x0000) These bits must be written by software at regular intervals with the key value 0xAAAA, otherwise the watchdog generates a reset when the counter reaches 0. Writing the key value 0x5555 to enable access to the IWDG_PR, IWDG_RLR and IWDG_WINR registers (see Section23.3.6: Register access protection) Writing the key value CCCCh starts the watchdog (except if the hardware watchdog option is selected)
0x58004C04 B  REGISTER PR (rw): Prescaler register
0x58004C04 C   FIELD 00w03 PR: Prescaler divider These bits are write access protected see Section23.3.6: Register access protection. They are written by software to select the prescaler divider feeding the counter clock. PVU bit of IWDG_SR must be reset in order to be able to change the prescaler divider. Note: Reading this register returns the prescaler value from the VDD voltage domain. This value may not be up to date/valid if a write operation to this register is ongoing. For this reason the value read from this register is valid only when the PVU bit in the IWDG_SR register is reset.
0x58004C08 B  REGISTER RLR (rw): Reload register
0x58004C08 C   FIELD 00w12 RL: Watchdog counter reload value These bits are write access protected see Section23.3.6. They are written by software to define the value to be loaded in the watchdog counter each time the value 0xAAAA is written in the IWDG_KR register. The watchdog counter counts down from this value. The timeout period is a function of this value and the clock prescaler. Refer to the datasheet for the timeout information. The RVU bit in the IWDG_SR register must be reset in order to be able to change the reload value. Note: Reading this register returns the reload value from the VDD voltage domain. This value may not be up to date/valid if a write operation to this register is ongoing on this register. For this reason the value read from this register is valid only when the RVU bit in the IWDG_SR register is reset.
0x58004C0C B  REGISTER SR (ro): Status register
0x58004C0C C   FIELD 00w01 PVU: Watchdog prescaler value update This bit is set by hardware to indicate that an update of the prescaler value is ongoing. It is reset by hardware when the prescaler update operation is completed in the VDD voltage domain (takes up to 5 RC 40 kHz cycles). Prescaler value can be updated only when PVU bit is reset.
0x58004C0C C   FIELD 01w01 RVU: Watchdog counter reload value update This bit is set by hardware to indicate that an update of the reload value is ongoing. It is reset by hardware when the reload value update operation is completed in the VDD voltage domain (takes up to 5 RC 40 kHz cycles). Reload value can be updated only when RVU bit is reset.
0x58004C0C C   FIELD 02w01 WVU: Watchdog counter window value update This bit is set by hardware to indicate that an update of the window value is ongoing. It is reset by hardware when the reload value update operation is completed in the VDD voltage domain (takes up to 5 RC 40 kHz cycles). Window value can be updated only when WVU bit is reset. This bit is generated only if generic window = 1
0x58004C10 B  REGISTER WINR (rw): Window register
0x58004C10 C   FIELD 00w12 WIN: Watchdog counter window value These bits are write access protected see Section23.3.6. These bits contain the high limit of the window value to be compared to the downcounter. To prevent a reset, the downcounter must be reloaded when its value is lower than the window register value and greater than 0x0 The WVU bit in the IWDG_SR register must be reset in order to be able to change the reload value. Note: Reading this register returns the reload value from the VDD voltage domain. This value may not be valid if a write operation to this register is ongoing. For this reason the value read from this register is valid only when the WVU bit in the IWDG_SR register is reset.
0x58005400 A PERIPHERAL SAI4
0x58005400 B  REGISTER GCR (rw): Global configuration register
0x58005400 C   FIELD 00w02 SYNCIN: Synchronization inputs
0x58005400 C   FIELD 04w02 SYNCOUT: Synchronization outputs These bits are set and cleared by software.
0x58005404 B  CLUSTER CHA: Cluster CHA, containing ?CR1, ?CR2, ?FRCR, ?SLOTR, ?IM, ?SR, ?CLRFR, ?DR
0x58005404 B  REGISTER CR1A (rw): Configuration register 1
0x58005404 C   FIELD 00w02 MODE: SAIx audio block mode immediately
0x58005404 C   FIELD 02w02 PRTCFG: Protocol configuration. These bits are set and cleared by software. These bits have to be configured when the audio block is disabled.
0x58005404 C   FIELD 05w03 DS: Data size. These bits are set and cleared by software. These bits are ignored when the SPDIF protocols are selected (bit PRTCFG[1:0]), because the frame and the data size are fixed in such case. When the companding mode is selected through COMP[1:0] bits, DS[1:0] are ignored since the data size is fixed to 8 bits by the algorithm. These bits must be configured when the audio block is disabled.
0x58005404 C   FIELD 08w01 LSBFIRST: Least significant bit first. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in AC97 audio protocol since AC97 data are always transferred with the MSB first. This bit has no meaning in SPDIF audio protocol since in SPDIF data are always transferred with LSB first.
0x58005404 C   FIELD 09w01 CKSTR: Clock strobing edge. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in SPDIF audio protocol.
0x58005404 C   FIELD 10w02 SYNCEN: Synchronization enable. These bits are set and cleared by software. They must be configured when the audio sub-block is disabled. Note: The audio sub-block should be configured as asynchronous when SPDIF mode is enabled.
0x58005404 C   FIELD 12w01 MONO: Mono mode. This bit is set and cleared by software. It is meaningful only when the number of slots is equal to 2. When the mono mode is selected, slot 0 data are duplicated on slot 1 when the audio block operates as a transmitter. In reception mode, the slot1 is discarded and only the data received from slot 0 are stored. Refer to Section: Mono/stereo mode for more details.
0x58005404 C   FIELD 13w01 OUTDRIV: Output drive. This bit is set and cleared by software. Note: This bit has to be set before enabling the audio block and after the audio block configuration.
0x58005404 C   FIELD 16w01 SAIEN: Audio block enable where x is A or B. This bit is set by software. To switch off the audio block, the application software must program this bit to 0 and poll the bit till it reads back 0, meaning that the block is completely disabled. Before setting this bit to 1, check that it is set to 0, otherwise the enable command will not be taken into account. This bit allows to control the state of SAIx audio block. If it is disabled when an audio frame transfer is ongoing, the ongoing transfer completes and the cell is fully disabled at the end of this audio frame transfer. Note: When SAIx block is configured in master mode, the clock must be present on the input of SAIx before setting SAIXEN bit.
0x58005404 C   FIELD 17w01 DMAEN: DMA enable. This bit is set and cleared by software. Note: Since the audio block defaults to operate as a transmitter after reset, the MODE[1:0] bits must be configured before setting DMAEN to avoid a DMA request in receiver mode.
0x58005404 C   FIELD 19w01 NODIV: No fixed divider between MCLK and FS
0x58005404 C   FIELD 20w06 MCKDIV: Master clock divider. These bits are set and cleared by software. These bits are meaningless when the audio block operates in slave mode. They have to be configured when the audio block is disabled. Others: the master clock frequency is calculated accordingly to the following formula:
0x58005404 C   FIELD 26w01 OSR: Oversampling ratio for master clock
0x58005404 C   FIELD 27w01 MCKEN: Master clock generation enable
0x58005408 B  REGISTER CR2A: Configuration register 2
0x58005408 C   FIELD 00w03 FTH (rw): FIFO threshold. This bit is set and cleared by software.
0x58005408 C   FIELD 03w01 FFLUSH (wo): FIFO flush. This bit is set by software. It is always read as 0. This bit should be configured when the SAI is disabled.
0x58005408 C   FIELD 04w01 TRIS (rw): Tristate management on data line. This bit is set and cleared by software. It is meaningful only if the audio block is configured as a transmitter. This bit is not used when the audio block is configured in SPDIF mode. It should be configured when SAI is disabled. Refer to Section: Output data line management on an inactive slot for more details.
0x58005408 C   FIELD 05w01 MUTE (rw): Mute. This bit is set and cleared by software. It is meaningful only when the audio block operates as a transmitter. The MUTE value is linked to value of MUTEVAL if the number of slots is lower or equal to 2, or equal to 0 if it is greater than 2. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks.
0x58005408 C   FIELD 06w01 MUTEVAL (rw): Mute value. This bit is set and cleared by software.It must be written before enabling the audio block: SAIXEN. This bit is meaningful only when the audio block operates as a transmitter, the number of slots is lower or equal to 2 and the MUTE bit is set. If more slots are declared, the bit value sent during the transmission in mute mode is equal to 0, whatever the value of MUTEVAL. if the number of slot is lower or equal to 2 and MUTEVAL = 1, the MUTE value transmitted for each slot is the one sent during the previous frame. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks.
0x58005408 C   FIELD 07w06 MUTECNT (rw): Mute counter. These bits are set and cleared by software. They are used only in reception mode. The value set in these bits is compared to the number of consecutive mute frames detected in reception. When the number of mute frames is equal to this value, the flag MUTEDET will be set and an interrupt will be generated if bit MUTEDETIE is set. Refer to Section: Mute mode for more details.
0x58005408 C   FIELD 13w01 CPL (rw): Complement bit. This bit is set and cleared by software. It defines the type of complement to be used for companding mode Note: This bit has effect only when the companding mode is -Law algorithm or A-Law algorithm.
0x58005408 C   FIELD 14w02 COMP (rw): Companding mode. These bits are set and cleared by software. The -Law and the A-Law log are a part of the CCITT G.711 recommendation, the type of complement that will be used depends on CPL bit. The data expansion or data compression are determined by the state of bit MODE[0]. The data compression is applied if the audio block is configured as a transmitter. The data expansion is automatically applied when the audio block is configured as a receiver. Refer to Section: Companding mode for more details. Note: Companding mode is applicable only when TDM is selected.
0x5800540C B  REGISTER FRCRA: This register has no meaning in AC97 and SPDIF audio protocol
0x5800540C C   FIELD 00w08 FRL (rw): Frame length. These bits are set and cleared by software. They define the audio frame length expressed in number of SCK clock cycles: the number of bits in the frame is equal to FRL[7:0] + 1. The minimum number of bits to transfer in an audio frame must be equal to 8, otherwise the audio block will behaves in an unexpected way. This is the case when the data size is 8 bits and only one slot 0 is defined in NBSLOT[4:0] of SAI_xSLOTR register (NBSLOT[3:0] = 0000). In master mode, if the master clock (available on MCLK_x pin) is used, the frame length should be aligned with a number equal to a power of 2, ranging from 8 to 256. When the master clock is not used (NODIV = 1), it is recommended to program the frame length to an value ranging from 8 to 256. These bits are meaningless and are not used in AC97 or SPDIF audio block configuration.
0x5800540C C   FIELD 08w07 FSALL (rw): Frame synchronization active level length. These bits are set and cleared by software. They specify the length in number of bit clock (SCK) + 1 (FSALL[6:0] + 1) of the active level of the FS signal in the audio frame These bits are meaningless and are not used in AC97 or SPDIF audio block configuration. They must be configured when the audio block is disabled.
0x5800540C C   FIELD 16w01 FSDEF (ro): Frame synchronization definition. This bit is set and cleared by software. When the bit is set, the number of slots defined in the SAI_xSLOTR register has to be even. It means that half of this number of slots will be dedicated to the left channel and the other slots for the right channel (e.g: this bit has to be set for I2S or MSB/LSB-justified protocols...). This bit is meaningless and is not used in AC97 or SPDIF audio block configuration. It must be configured when the audio block is disabled.
0x5800540C C   FIELD 17w01 FSPOL (rw): Frame synchronization polarity. This bit is set and cleared by software. It is used to configure the level of the start of frame on the FS signal. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled.
0x5800540C C   FIELD 18w01 FSOFF (rw): Frame synchronization offset. This bit is set and cleared by software. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled.
0x58005410 B  REGISTER SLOTRA (rw): This register has no meaning in AC97 and SPDIF audio protocol
0x58005410 C   FIELD 00w05 FBOFF: First bit offset These bits are set and cleared by software. The value set in this bitfield defines the position of the first data transfer bit in the slot. It represents an offset value. In transmission mode, the bits outside the data field are forced to 0. In reception mode, the extra received bits are discarded. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x58005410 C   FIELD 06w02 SLOTSZ: Slot size This bits is set and cleared by software. The slot size must be higher or equal to the data size. If this condition is not respected, the behavior of the SAI will be undetermined. Refer to Section: Output data line management on an inactive slot for information on how to drive SD line. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x58005410 C   FIELD 08w04 NBSLOT: Number of slots in an audio frame. These bits are set and cleared by software. The value set in this bitfield represents the number of slots + 1 in the audio frame (including the number of inactive slots). The maximum number of slots is 16. The number of slots should be even if FSDEF bit in the SAI_xFRCR register is set. The number of slots must be configured when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x58005410 C   FIELD 16w16 SLOTEN: Slot enable. These bits are set and cleared by software. Each SLOTEN bit corresponds to a slot position from 0 to 15 (maximum 16 slots). The slot must be enabled when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x58005414 B  REGISTER IMA (rw): Interrupt mask register 2
0x58005414 C   FIELD 00w01 OVRUDRIE: Overrun/underrun interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the OVRUDR bit in the SAI_xSR register is set.
0x58005414 C   FIELD 01w01 MUTEDETIE: Mute detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the MUTEDET bit in the SAI_xSR register is set. This bit has a meaning only if the audio block is configured in receiver mode.
0x58005414 C   FIELD 02w01 WCKCFGIE: Wrong clock configuration interrupt enable. This bit is set and cleared by software. This bit is taken into account only if the audio block is configured as a master (MODE[1] = 0) and NODIV = 0. It generates an interrupt if the WCKCFG flag in the SAI_xSR register is set. Note: This bit is used only in TDM mode and is meaningless in other modes.
0x58005414 C   FIELD 03w01 FREQIE: FIFO request interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the FREQ bit in the SAI_xSR register is set. Since the audio block defaults to operate as a transmitter after reset, the MODE bit must be configured before setting FREQIE to avoid a parasitic interruption in receiver mode,
0x58005414 C   FIELD 04w01 CNRDYIE: Codec not ready interrupt enable (AC97). This bit is set and cleared by software. When the interrupt is enabled, the audio block detects in the slot 0 (tag0) of the AC97 frame if the Codec connected to this line is ready or not. If it is not ready, the CNRDY flag in the SAI_xSR register is set and an interruption i generated. This bit has a meaning only if the AC97 mode is selected through PRTCFG[1:0] bits and the audio block is operates as a receiver.
0x58005414 C   FIELD 05w01 AFSDETIE: Anticipated frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the AFSDET bit in the SAI_xSR register is set. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master.
0x58005414 C   FIELD 06w01 LFSDETIE: Late frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the LFSDET bit is set in the SAI_xSR register. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master.
0x58005418 B  REGISTER SRA (ro): Status register
0x58005418 C   FIELD 00w01 OVRUDR: Overrun / underrun. This bit is read only. The overrun and underrun conditions can occur only when the audio block is configured as a receiver and a transmitter, respectively. It can generate an interrupt if OVRUDRIE bit is set in SAI_xIM register. This flag is cleared when the software sets COVRUDR bit in SAI_xCLRFR register.
0x58005418 C   FIELD 01w01 MUTEDET: Mute detection. This bit is read only. This flag is set if consecutive 0 values are received in each slot of a given audio frame and for a consecutive number of audio frames (set in the MUTECNT bit in the SAI_xCR2 register). It can generate an interrupt if MUTEDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets bit CMUTEDET in the SAI_xCLRFR register.
0x58005418 C   FIELD 02w01 WCKCFG: Wrong clock configuration flag. This bit is read only. This bit is used only when the audio block operates in master mode (MODE[1] = 0) and NODIV = 0. It can generate an interrupt if WCKCFGIE bit is set in SAI_xIM register. This flag is cleared when the software sets CWCKCFG bit in SAI_xCLRFR register.
0x58005418 C   FIELD 03w01 FREQ: FIFO request. This bit is read only. The request depends on the audio block configuration: If the block is configured in transmission mode, the FIFO request is related to a write request operation in the SAI_xDR. If the block configured in reception, the FIFO request related to a read request operation from the SAI_xDR. This flag can generate an interrupt if FREQIE bit is set in SAI_xIM register.
0x58005418 C   FIELD 04w01 CNRDY: Codec not ready. This bit is read only. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register and configured in receiver mode. It can generate an interrupt if CNRDYIE bit is set in SAI_xIM register. This flag is cleared when the software sets CCNRDY bit in SAI_xCLRFR register.
0x58005418 C   FIELD 05w01 AFSDET: Anticipated frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97or SPDIF mode. It can generate an interrupt if AFSDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets CAFSDET bit in SAI_xCLRFR register.
0x58005418 C   FIELD 06w01 LFSDET: Late frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97 or SPDIF mode. It can generate an interrupt if LFSDETIE bit is set in the SAI_xIM register. This flag is cleared when the software sets bit CLFSDET in SAI_xCLRFR register
0x58005418 C   FIELD 16w03 FLVL: FIFO level threshold. This bit is read only. The FIFO level threshold flag is managed only by hardware and its setting depends on SAI block configuration (transmitter or receiver mode). If the SAI block is configured as transmitter: If SAI block is configured as receiver:
0x5800541C B  REGISTER CLRFRA (wo): Clear flag register
0x5800541C C   FIELD 00w01 COVRUDR: Clear overrun / underrun. This bit is write only. Programming this bit to 1 clears the OVRUDR flag in the SAI_xSR register. Reading this bit always returns the value 0.
0x5800541C C   FIELD 01w01 CMUTEDET: Mute detection flag. This bit is write only. Programming this bit to 1 clears the MUTEDET flag in the SAI_xSR register. Reading this bit always returns the value 0.
0x5800541C C   FIELD 02w01 CWCKCFG: Clear wrong clock configuration flag. This bit is write only. Programming this bit to 1 clears the WCKCFG flag in the SAI_xSR register. This bit is used only when the audio block is set as master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1 register. Reading this bit always returns the value 0.
0x5800541C C   FIELD 04w01 CCNRDY: Clear Codec not ready flag. This bit is write only. Programming this bit to 1 clears the CNRDY flag in the SAI_xSR register. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register. Reading this bit always returns the value 0.
0x5800541C C   FIELD 05w01 CAFSDET: Clear anticipated frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the AFSDET flag in the SAI_xSR register. It is not used in AC97or SPDIF mode. Reading this bit always returns the value 0.
0x5800541C C   FIELD 06w01 CLFSDET: Clear late frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the LFSDET flag in the SAI_xSR register. This bit is not used in AC97or SPDIF mode Reading this bit always returns the value 0.
0x58005420 B  REGISTER DRA (rw): Data register
0x58005420 C   FIELD 00w32 DATA: Data A write to this register loads the FIFO provided the FIFO is not full. A read from this register empties the FIFO if the FIFO is not empty.
0x58005424 B  CLUSTER CHB: Cluster CHB, containing ?CR1, ?CR2, ?FRCR, ?SLOTR, ?IM, ?SR, ?CLRFR, ?DR
0x58005424 B  REGISTER CR1B (rw): Configuration register 1
0x58005424 C   FIELD 00w02 MODE: SAIx audio block mode immediately
0x58005424 C   FIELD 02w02 PRTCFG: Protocol configuration. These bits are set and cleared by software. These bits have to be configured when the audio block is disabled.
0x58005424 C   FIELD 05w03 DS: Data size. These bits are set and cleared by software. These bits are ignored when the SPDIF protocols are selected (bit PRTCFG[1:0]), because the frame and the data size are fixed in such case. When the companding mode is selected through COMP[1:0] bits, DS[1:0] are ignored since the data size is fixed to 8 bits by the algorithm. These bits must be configured when the audio block is disabled.
0x58005424 C   FIELD 08w01 LSBFIRST: Least significant bit first. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in AC97 audio protocol since AC97 data are always transferred with the MSB first. This bit has no meaning in SPDIF audio protocol since in SPDIF data are always transferred with LSB first.
0x58005424 C   FIELD 09w01 CKSTR: Clock strobing edge. This bit is set and cleared by software. It must be configured when the audio block is disabled. This bit has no meaning in SPDIF audio protocol.
0x58005424 C   FIELD 10w02 SYNCEN: Synchronization enable. These bits are set and cleared by software. They must be configured when the audio sub-block is disabled. Note: The audio sub-block should be configured as asynchronous when SPDIF mode is enabled.
0x58005424 C   FIELD 12w01 MONO: Mono mode. This bit is set and cleared by software. It is meaningful only when the number of slots is equal to 2. When the mono mode is selected, slot 0 data are duplicated on slot 1 when the audio block operates as a transmitter. In reception mode, the slot1 is discarded and only the data received from slot 0 are stored. Refer to Section: Mono/stereo mode for more details.
0x58005424 C   FIELD 13w01 OUTDRIV: Output drive. This bit is set and cleared by software. Note: This bit has to be set before enabling the audio block and after the audio block configuration.
0x58005424 C   FIELD 16w01 SAIEN: Audio block enable where x is A or B. This bit is set by software. To switch off the audio block, the application software must program this bit to 0 and poll the bit till it reads back 0, meaning that the block is completely disabled. Before setting this bit to 1, check that it is set to 0, otherwise the enable command will not be taken into account. This bit allows to control the state of SAIx audio block. If it is disabled when an audio frame transfer is ongoing, the ongoing transfer completes and the cell is fully disabled at the end of this audio frame transfer. Note: When SAIx block is configured in master mode, the clock must be present on the input of SAIx before setting SAIXEN bit.
0x58005424 C   FIELD 17w01 DMAEN: DMA enable. This bit is set and cleared by software. Note: Since the audio block defaults to operate as a transmitter after reset, the MODE[1:0] bits must be configured before setting DMAEN to avoid a DMA request in receiver mode.
0x58005424 C   FIELD 19w01 NODIV: No fixed divider between MCLK and FS
0x58005424 C   FIELD 20w06 MCKDIV: Master clock divider. These bits are set and cleared by software. These bits are meaningless when the audio block operates in slave mode. They have to be configured when the audio block is disabled. Others: the master clock frequency is calculated accordingly to the following formula:
0x58005424 C   FIELD 26w01 OSR: Oversampling ratio for master clock
0x58005424 C   FIELD 27w01 MCKEN: Master clock generation enable
0x58005428 B  REGISTER CR2B: Configuration register 2
0x58005428 C   FIELD 00w03 FTH (rw): FIFO threshold. This bit is set and cleared by software.
0x58005428 C   FIELD 03w01 FFLUSH (wo): FIFO flush. This bit is set by software. It is always read as 0. This bit should be configured when the SAI is disabled.
0x58005428 C   FIELD 04w01 TRIS (rw): Tristate management on data line. This bit is set and cleared by software. It is meaningful only if the audio block is configured as a transmitter. This bit is not used when the audio block is configured in SPDIF mode. It should be configured when SAI is disabled. Refer to Section: Output data line management on an inactive slot for more details.
0x58005428 C   FIELD 05w01 MUTE (rw): Mute. This bit is set and cleared by software. It is meaningful only when the audio block operates as a transmitter. The MUTE value is linked to value of MUTEVAL if the number of slots is lower or equal to 2, or equal to 0 if it is greater than 2. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks.
0x58005428 C   FIELD 06w01 MUTEVAL (rw): Mute value. This bit is set and cleared by software.It must be written before enabling the audio block: SAIXEN. This bit is meaningful only when the audio block operates as a transmitter, the number of slots is lower or equal to 2 and the MUTE bit is set. If more slots are declared, the bit value sent during the transmission in mute mode is equal to 0, whatever the value of MUTEVAL. if the number of slot is lower or equal to 2 and MUTEVAL = 1, the MUTE value transmitted for each slot is the one sent during the previous frame. Refer to Section: Mute mode for more details. Note: This bit is meaningless and should not be used for SPDIF audio blocks.
0x58005428 C   FIELD 07w06 MUTECNT (rw): Mute counter. These bits are set and cleared by software. They are used only in reception mode. The value set in these bits is compared to the number of consecutive mute frames detected in reception. When the number of mute frames is equal to this value, the flag MUTEDET will be set and an interrupt will be generated if bit MUTEDETIE is set. Refer to Section: Mute mode for more details.
0x58005428 C   FIELD 13w01 CPL (rw): Complement bit. This bit is set and cleared by software. It defines the type of complement to be used for companding mode Note: This bit has effect only when the companding mode is -Law algorithm or A-Law algorithm.
0x58005428 C   FIELD 14w02 COMP (rw): Companding mode. These bits are set and cleared by software. The -Law and the A-Law log are a part of the CCITT G.711 recommendation, the type of complement that will be used depends on CPL bit. The data expansion or data compression are determined by the state of bit MODE[0]. The data compression is applied if the audio block is configured as a transmitter. The data expansion is automatically applied when the audio block is configured as a receiver. Refer to Section: Companding mode for more details. Note: Companding mode is applicable only when TDM is selected.
0x5800542C B  REGISTER FRCRB: This register has no meaning in AC97 and SPDIF audio protocol
0x5800542C C   FIELD 00w08 FRL (rw): Frame length. These bits are set and cleared by software. They define the audio frame length expressed in number of SCK clock cycles: the number of bits in the frame is equal to FRL[7:0] + 1. The minimum number of bits to transfer in an audio frame must be equal to 8, otherwise the audio block will behaves in an unexpected way. This is the case when the data size is 8 bits and only one slot 0 is defined in NBSLOT[4:0] of SAI_xSLOTR register (NBSLOT[3:0] = 0000). In master mode, if the master clock (available on MCLK_x pin) is used, the frame length should be aligned with a number equal to a power of 2, ranging from 8 to 256. When the master clock is not used (NODIV = 1), it is recommended to program the frame length to an value ranging from 8 to 256. These bits are meaningless and are not used in AC97 or SPDIF audio block configuration.
0x5800542C C   FIELD 08w07 FSALL (rw): Frame synchronization active level length. These bits are set and cleared by software. They specify the length in number of bit clock (SCK) + 1 (FSALL[6:0] + 1) of the active level of the FS signal in the audio frame These bits are meaningless and are not used in AC97 or SPDIF audio block configuration. They must be configured when the audio block is disabled.
0x5800542C C   FIELD 16w01 FSDEF (ro): Frame synchronization definition. This bit is set and cleared by software. When the bit is set, the number of slots defined in the SAI_xSLOTR register has to be even. It means that half of this number of slots will be dedicated to the left channel and the other slots for the right channel (e.g: this bit has to be set for I2S or MSB/LSB-justified protocols...). This bit is meaningless and is not used in AC97 or SPDIF audio block configuration. It must be configured when the audio block is disabled.
0x5800542C C   FIELD 17w01 FSPOL (rw): Frame synchronization polarity. This bit is set and cleared by software. It is used to configure the level of the start of frame on the FS signal. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled.
0x5800542C C   FIELD 18w01 FSOFF (rw): Frame synchronization offset. This bit is set and cleared by software. It is meaningless and is not used in AC97 or SPDIF audio block configuration. This bit must be configured when the audio block is disabled.
0x58005430 B  REGISTER SLOTRB (rw): This register has no meaning in AC97 and SPDIF audio protocol
0x58005430 C   FIELD 00w05 FBOFF: First bit offset These bits are set and cleared by software. The value set in this bitfield defines the position of the first data transfer bit in the slot. It represents an offset value. In transmission mode, the bits outside the data field are forced to 0. In reception mode, the extra received bits are discarded. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x58005430 C   FIELD 06w02 SLOTSZ: Slot size This bits is set and cleared by software. The slot size must be higher or equal to the data size. If this condition is not respected, the behavior of the SAI will be undetermined. Refer to Section: Output data line management on an inactive slot for information on how to drive SD line. These bits must be set when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x58005430 C   FIELD 08w04 NBSLOT: Number of slots in an audio frame. These bits are set and cleared by software. The value set in this bitfield represents the number of slots + 1 in the audio frame (including the number of inactive slots). The maximum number of slots is 16. The number of slots should be even if FSDEF bit in the SAI_xFRCR register is set. The number of slots must be configured when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x58005430 C   FIELD 16w16 SLOTEN: Slot enable. These bits are set and cleared by software. Each SLOTEN bit corresponds to a slot position from 0 to 15 (maximum 16 slots). The slot must be enabled when the audio block is disabled. They are ignored in AC97 or SPDIF mode.
0x58005434 B  REGISTER IMB (rw): Interrupt mask register 2
0x58005434 C   FIELD 00w01 OVRUDRIE: Overrun/underrun interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the OVRUDR bit in the SAI_xSR register is set.
0x58005434 C   FIELD 01w01 MUTEDETIE: Mute detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the MUTEDET bit in the SAI_xSR register is set. This bit has a meaning only if the audio block is configured in receiver mode.
0x58005434 C   FIELD 02w01 WCKCFGIE: Wrong clock configuration interrupt enable. This bit is set and cleared by software. This bit is taken into account only if the audio block is configured as a master (MODE[1] = 0) and NODIV = 0. It generates an interrupt if the WCKCFG flag in the SAI_xSR register is set. Note: This bit is used only in TDM mode and is meaningless in other modes.
0x58005434 C   FIELD 03w01 FREQIE: FIFO request interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt is generated if the FREQ bit in the SAI_xSR register is set. Since the audio block defaults to operate as a transmitter after reset, the MODE bit must be configured before setting FREQIE to avoid a parasitic interruption in receiver mode,
0x58005434 C   FIELD 04w01 CNRDYIE: Codec not ready interrupt enable (AC97). This bit is set and cleared by software. When the interrupt is enabled, the audio block detects in the slot 0 (tag0) of the AC97 frame if the Codec connected to this line is ready or not. If it is not ready, the CNRDY flag in the SAI_xSR register is set and an interruption i generated. This bit has a meaning only if the AC97 mode is selected through PRTCFG[1:0] bits and the audio block is operates as a receiver.
0x58005434 C   FIELD 05w01 AFSDETIE: Anticipated frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the AFSDET bit in the SAI_xSR register is set. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master.
0x58005434 C   FIELD 06w01 LFSDETIE: Late frame synchronization detection interrupt enable. This bit is set and cleared by software. When this bit is set, an interrupt will be generated if the LFSDET bit is set in the SAI_xSR register. This bit is meaningless in AC97, SPDIF mode or when the audio block operates as a master.
0x58005438 B  REGISTER SRB (ro): Status register
0x58005438 C   FIELD 00w01 OVRUDR: Overrun / underrun. This bit is read only. The overrun and underrun conditions can occur only when the audio block is configured as a receiver and a transmitter, respectively. It can generate an interrupt if OVRUDRIE bit is set in SAI_xIM register. This flag is cleared when the software sets COVRUDR bit in SAI_xCLRFR register.
0x58005438 C   FIELD 01w01 MUTEDET: Mute detection. This bit is read only. This flag is set if consecutive 0 values are received in each slot of a given audio frame and for a consecutive number of audio frames (set in the MUTECNT bit in the SAI_xCR2 register). It can generate an interrupt if MUTEDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets bit CMUTEDET in the SAI_xCLRFR register.
0x58005438 C   FIELD 02w01 WCKCFG: Wrong clock configuration flag. This bit is read only. This bit is used only when the audio block operates in master mode (MODE[1] = 0) and NODIV = 0. It can generate an interrupt if WCKCFGIE bit is set in SAI_xIM register. This flag is cleared when the software sets CWCKCFG bit in SAI_xCLRFR register.
0x58005438 C   FIELD 03w01 FREQ: FIFO request. This bit is read only. The request depends on the audio block configuration: If the block is configured in transmission mode, the FIFO request is related to a write request operation in the SAI_xDR. If the block configured in reception, the FIFO request related to a read request operation from the SAI_xDR. This flag can generate an interrupt if FREQIE bit is set in SAI_xIM register.
0x58005438 C   FIELD 04w01 CNRDY: Codec not ready. This bit is read only. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register and configured in receiver mode. It can generate an interrupt if CNRDYIE bit is set in SAI_xIM register. This flag is cleared when the software sets CCNRDY bit in SAI_xCLRFR register.
0x58005438 C   FIELD 05w01 AFSDET: Anticipated frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97or SPDIF mode. It can generate an interrupt if AFSDETIE bit is set in SAI_xIM register. This flag is cleared when the software sets CAFSDET bit in SAI_xCLRFR register.
0x58005438 C   FIELD 06w01 LFSDET: Late frame synchronization detection. This bit is read only. This flag can be set only if the audio block is configured in slave mode. It is not used in AC97 or SPDIF mode. It can generate an interrupt if LFSDETIE bit is set in the SAI_xIM register. This flag is cleared when the software sets bit CLFSDET in SAI_xCLRFR register
0x58005438 C   FIELD 16w03 FLVL: FIFO level threshold. This bit is read only. The FIFO level threshold flag is managed only by hardware and its setting depends on SAI block configuration (transmitter or receiver mode). If the SAI block is configured as transmitter: If SAI block is configured as receiver:
0x5800543C B  REGISTER CLRFRB (wo): Clear flag register
0x5800543C C   FIELD 00w01 COVRUDR: Clear overrun / underrun. This bit is write only. Programming this bit to 1 clears the OVRUDR flag in the SAI_xSR register. Reading this bit always returns the value 0.
0x5800543C C   FIELD 01w01 CMUTEDET: Mute detection flag. This bit is write only. Programming this bit to 1 clears the MUTEDET flag in the SAI_xSR register. Reading this bit always returns the value 0.
0x5800543C C   FIELD 02w01 CWCKCFG: Clear wrong clock configuration flag. This bit is write only. Programming this bit to 1 clears the WCKCFG flag in the SAI_xSR register. This bit is used only when the audio block is set as master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1 register. Reading this bit always returns the value 0.
0x5800543C C   FIELD 04w01 CCNRDY: Clear Codec not ready flag. This bit is write only. Programming this bit to 1 clears the CNRDY flag in the SAI_xSR register. This bit is used only when the AC97 audio protocol is selected in the SAI_xCR1 register. Reading this bit always returns the value 0.
0x5800543C C   FIELD 05w01 CAFSDET: Clear anticipated frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the AFSDET flag in the SAI_xSR register. It is not used in AC97or SPDIF mode. Reading this bit always returns the value 0.
0x5800543C C   FIELD 06w01 CLFSDET: Clear late frame synchronization detection flag. This bit is write only. Programming this bit to 1 clears the LFSDET flag in the SAI_xSR register. This bit is not used in AC97or SPDIF mode Reading this bit always returns the value 0.
0x58005440 B  REGISTER DRB (rw): Data register
0x58005440 C   FIELD 00w32 DATA: Data A write to this register loads the FIFO provided the FIFO is not full. A read from this register empties the FIFO if the FIFO is not empty.
0x58005444 B  REGISTER PDMCR (rw): PDM control register
0x58005444 C   FIELD 00w01 PDMEN: PDM enable
0x58005444 C   FIELD 04w02 MICNBR: Number of microphones
0x58005444 C   FIELD 08w01 CKEN1: Clock enable of bitstream clock number 1
0x58005444 C   FIELD 09w01 CKEN2: Clock enable of bitstream clock number 2
0x58005444 C   FIELD 10w01 CKEN3: Clock enable of bitstream clock number 3
0x58005444 C   FIELD 11w01 CKEN4: Clock enable of bitstream clock number 4
0x58005448 B  REGISTER PDMDLY (rw): PDM delay register
0x58005448 C   FIELD 00w03 DLYM1L: Delay line adjust for first microphone of pair 1
0x58005448 C   FIELD 04w03 DLYM1R: Delay line adjust for second microphone of pair 1
0x58005448 C   FIELD 08w03 DLYM2L: Delay line adjust for first microphone of pair 2
0x58005448 C   FIELD 12w03 DLYM2R: Delay line adjust for second microphone of pair 2
0x58005448 C   FIELD 16w03 DLYM3L: Delay line adjust for first microphone of pair 3
0x58005448 C   FIELD 20w03 DLYM3R: Delay line adjust for second microphone of pair 3
0x58005448 C   FIELD 24w03 DLYM4L: Delay line adjust for first microphone of pair 4
0x58005448 C   FIELD 28w03 DLYM4R: Delay line adjust for second microphone of pair 4
0x58020000 A PERIPHERAL GPIOA
0x58020000 B  REGISTER MODER (rw): GPIO port mode register
0x58020000 C   FIELD 00w02 MODER0: Port x configuration pin 0
0x58020000 C   FIELD 02w02 MODER1: Port x configuration pin 1
0x58020000 C   FIELD 04w02 MODER2: Port x configuration pin 2
0x58020000 C   FIELD 06w02 MODER3: Port x configuration pin 3
0x58020000 C   FIELD 08w02 MODER4: Port x configuration pin 4
0x58020000 C   FIELD 10w02 MODER5: Port x configuration pin 5
0x58020000 C   FIELD 12w02 MODER6: Port x configuration pin 6
0x58020000 C   FIELD 14w02 MODER7: Port x configuration pin 7
0x58020000 C   FIELD 16w02 MODER8: Port x configuration pin 8
0x58020000 C   FIELD 18w02 MODER9: Port x configuration pin 9
0x58020000 C   FIELD 20w02 MODER10: Port x configuration pin 10
0x58020000 C   FIELD 22w02 MODER11: Port x configuration pin 11
0x58020000 C   FIELD 24w02 MODER12: Port x configuration pin 12
0x58020000 C   FIELD 26w02 MODER13: Port x configuration pin 13
0x58020000 C   FIELD 28w02 MODER14: Port x configuration pin 14
0x58020000 C   FIELD 30w02 MODER15: Port x configuration pin 15
0x58020004 B  REGISTER OTYPER (rw): GPIO port output type register
0x58020004 C   FIELD 00w01 OT0: Port x configuration pin 0
0x58020004 C   FIELD 01w01 OT1: Port x configuration pin 1
0x58020004 C   FIELD 02w01 OT2: Port x configuration pin 2
0x58020004 C   FIELD 03w01 OT3: Port x configuration pin 3
0x58020004 C   FIELD 04w01 OT4: Port x configuration pin 4
0x58020004 C   FIELD 05w01 OT5: Port x configuration pin 5
0x58020004 C   FIELD 06w01 OT6: Port x configuration pin 6
0x58020004 C   FIELD 07w01 OT7: Port x configuration pin 7
0x58020004 C   FIELD 08w01 OT8: Port x configuration pin 8
0x58020004 C   FIELD 09w01 OT9: Port x configuration pin 9
0x58020004 C   FIELD 10w01 OT10: Port x configuration pin 10
0x58020004 C   FIELD 11w01 OT11: Port x configuration pin 11
0x58020004 C   FIELD 12w01 OT12: Port x configuration pin 12
0x58020004 C   FIELD 13w01 OT13: Port x configuration pin 13
0x58020004 C   FIELD 14w01 OT14: Port x configuration pin 14
0x58020004 C   FIELD 15w01 OT15: Port x configuration pin 15
0x58020008 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x58020008 C   FIELD 00w02 OSPEEDR0: Port x configuration pin 0
0x58020008 C   FIELD 02w02 OSPEEDR1: Port x configuration pin 1
0x58020008 C   FIELD 04w02 OSPEEDR2: Port x configuration pin 2
0x58020008 C   FIELD 06w02 OSPEEDR3: Port x configuration pin 3
0x58020008 C   FIELD 08w02 OSPEEDR4: Port x configuration pin 4
0x58020008 C   FIELD 10w02 OSPEEDR5: Port x configuration pin 5
0x58020008 C   FIELD 12w02 OSPEEDR6: Port x configuration pin 6
0x58020008 C   FIELD 14w02 OSPEEDR7: Port x configuration pin 7
0x58020008 C   FIELD 16w02 OSPEEDR8: Port x configuration pin 8
0x58020008 C   FIELD 18w02 OSPEEDR9: Port x configuration pin 9
0x58020008 C   FIELD 20w02 OSPEEDR10: Port x configuration pin 10
0x58020008 C   FIELD 22w02 OSPEEDR11: Port x configuration pin 11
0x58020008 C   FIELD 24w02 OSPEEDR12: Port x configuration pin 12
0x58020008 C   FIELD 26w02 OSPEEDR13: Port x configuration pin 13
0x58020008 C   FIELD 28w02 OSPEEDR14: Port x configuration pin 14
0x58020008 C   FIELD 30w02 OSPEEDR15: Port x configuration pin 15
0x5802000C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x5802000C C   FIELD 00w02 PUPDR0: Port x configuration pin 0
0x5802000C C   FIELD 02w02 PUPDR1: Port x configuration pin 1
0x5802000C C   FIELD 04w02 PUPDR2: Port x configuration pin 2
0x5802000C C   FIELD 06w02 PUPDR3: Port x configuration pin 3
0x5802000C C   FIELD 08w02 PUPDR4: Port x configuration pin 4
0x5802000C C   FIELD 10w02 PUPDR5: Port x configuration pin 5
0x5802000C C   FIELD 12w02 PUPDR6: Port x configuration pin 6
0x5802000C C   FIELD 14w02 PUPDR7: Port x configuration pin 7
0x5802000C C   FIELD 16w02 PUPDR8: Port x configuration pin 8
0x5802000C C   FIELD 18w02 PUPDR9: Port x configuration pin 9
0x5802000C C   FIELD 20w02 PUPDR10: Port x configuration pin 10
0x5802000C C   FIELD 22w02 PUPDR11: Port x configuration pin 11
0x5802000C C   FIELD 24w02 PUPDR12: Port x configuration pin 12
0x5802000C C   FIELD 26w02 PUPDR13: Port x configuration pin 13
0x5802000C C   FIELD 28w02 PUPDR14: Port x configuration pin 14
0x5802000C C   FIELD 30w02 PUPDR15: Port x configuration pin 15
0x58020010 B  REGISTER IDR (ro): GPIO port input data register
0x58020010 C   FIELD 00w01 IDR0: Port input data pin 0
0x58020010 C   FIELD 01w01 IDR1: Port input data pin 1
0x58020010 C   FIELD 02w01 IDR2: Port input data pin 2
0x58020010 C   FIELD 03w01 IDR3: Port input data pin 3
0x58020010 C   FIELD 04w01 IDR4: Port input data pin 4
0x58020010 C   FIELD 05w01 IDR5: Port input data pin 5
0x58020010 C   FIELD 06w01 IDR6: Port input data pin 6
0x58020010 C   FIELD 07w01 IDR7: Port input data pin 7
0x58020010 C   FIELD 08w01 IDR8: Port input data pin 8
0x58020010 C   FIELD 09w01 IDR9: Port input data pin 9
0x58020010 C   FIELD 10w01 IDR10: Port input data pin 10
0x58020010 C   FIELD 11w01 IDR11: Port input data pin 11
0x58020010 C   FIELD 12w01 IDR12: Port input data pin 12
0x58020010 C   FIELD 13w01 IDR13: Port input data pin 13
0x58020010 C   FIELD 14w01 IDR14: Port input data pin 14
0x58020010 C   FIELD 15w01 IDR15: Port input data pin 15
0x58020014 B  REGISTER ODR (rw): GPIO port output data register
0x58020014 C   FIELD 00w01 ODR0: Port output data pin 0
0x58020014 C   FIELD 01w01 ODR1: Port output data pin 1
0x58020014 C   FIELD 02w01 ODR2: Port output data pin 2
0x58020014 C   FIELD 03w01 ODR3: Port output data pin 3
0x58020014 C   FIELD 04w01 ODR4: Port output data pin 4
0x58020014 C   FIELD 05w01 ODR5: Port output data pin 5
0x58020014 C   FIELD 06w01 ODR6: Port output data pin 6
0x58020014 C   FIELD 07w01 ODR7: Port output data pin 7
0x58020014 C   FIELD 08w01 ODR8: Port output data pin 8
0x58020014 C   FIELD 09w01 ODR9: Port output data pin 9
0x58020014 C   FIELD 10w01 ODR10: Port output data pin 10
0x58020014 C   FIELD 11w01 ODR11: Port output data pin 11
0x58020014 C   FIELD 12w01 ODR12: Port output data pin 12
0x58020014 C   FIELD 13w01 ODR13: Port output data pin 13
0x58020014 C   FIELD 14w01 ODR14: Port output data pin 14
0x58020014 C   FIELD 15w01 ODR15: Port output data pin 15
0x58020018 B  REGISTER BSRR (wo): GPIO port bit set/reset register
0x58020018 C   FIELD 00w01 BS0: Port x set pin 0
0x58020018 C   FIELD 01w01 BS1: Port x set pin 1
0x58020018 C   FIELD 02w01 BS2: Port x set pin 2
0x58020018 C   FIELD 03w01 BS3: Port x set pin 3
0x58020018 C   FIELD 04w01 BS4: Port x set pin 4
0x58020018 C   FIELD 05w01 BS5: Port x set pin 5
0x58020018 C   FIELD 06w01 BS6: Port x set pin 6
0x58020018 C   FIELD 07w01 BS7: Port x set pin 7
0x58020018 C   FIELD 08w01 BS8: Port x set pin 8
0x58020018 C   FIELD 09w01 BS9: Port x set pin 9
0x58020018 C   FIELD 10w01 BS10: Port x set pin 10
0x58020018 C   FIELD 11w01 BS11: Port x set pin 11
0x58020018 C   FIELD 12w01 BS12: Port x set pin 12
0x58020018 C   FIELD 13w01 BS13: Port x set pin 13
0x58020018 C   FIELD 14w01 BS14: Port x set pin 14
0x58020018 C   FIELD 15w01 BS15: Port x set pin 15
0x58020018 C   FIELD 16w01 BR0: Port x reset pin 0
0x58020018 C   FIELD 17w01 BR1: Port x reset pin 1
0x58020018 C   FIELD 18w01 BR2: Port x reset pin 2
0x58020018 C   FIELD 19w01 BR3: Port x reset pin 3
0x58020018 C   FIELD 20w01 BR4: Port x reset pin 4
0x58020018 C   FIELD 21w01 BR5: Port x reset pin 5
0x58020018 C   FIELD 22w01 BR6: Port x reset pin 6
0x58020018 C   FIELD 23w01 BR7: Port x reset pin 7
0x58020018 C   FIELD 24w01 BR8: Port x reset pin 8
0x58020018 C   FIELD 25w01 BR9: Port x reset pin 9
0x58020018 C   FIELD 26w01 BR10: Port x reset pin 10
0x58020018 C   FIELD 27w01 BR11: Port x reset pin 11
0x58020018 C   FIELD 28w01 BR12: Port x reset pin 12
0x58020018 C   FIELD 29w01 BR13: Port x reset pin 13
0x58020018 C   FIELD 30w01 BR14: Port x reset pin 14
0x58020018 C   FIELD 31w01 BR15: Port x reset pin 15
0x5802001C B  REGISTER LCKR (rw): This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers).
0x5802001C C   FIELD 00w01 LCK0: Port x lock pin 0
0x5802001C C   FIELD 01w01 LCK1: Port x lock pin 1
0x5802001C C   FIELD 02w01 LCK2: Port x lock pin 2
0x5802001C C   FIELD 03w01 LCK3: Port x lock pin 3
0x5802001C C   FIELD 04w01 LCK4: Port x lock pin 4
0x5802001C C   FIELD 05w01 LCK5: Port x lock pin 5
0x5802001C C   FIELD 06w01 LCK6: Port x lock pin 6
0x5802001C C   FIELD 07w01 LCK7: Port x lock pin 7
0x5802001C C   FIELD 08w01 LCK8: Port x lock pin 8
0x5802001C C   FIELD 09w01 LCK9: Port x lock pin 9
0x5802001C C   FIELD 10w01 LCK10: Port x lock pin 10
0x5802001C C   FIELD 11w01 LCK11: Port x lock pin 11
0x5802001C C   FIELD 12w01 LCK12: Port x lock pin 12
0x5802001C C   FIELD 13w01 LCK13: Port x lock pin 13
0x5802001C C   FIELD 14w01 LCK14: Port x lock pin 14
0x5802001C C   FIELD 15w01 LCK15: Port x lock pin 15
0x5802001C C   FIELD 16w01 LCKK: Lock key This bit can be read any time. It can only be modified using the lock key write sequence. LOCK key write sequence: WR LCKR[16] = 1 + LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] = 1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read operation is optional but it confirms that the lock is active) Note: During the LOCK key write sequence, the value of LCK[15:0] must not change. Any error in the lock sequence aborts the lock. After the first lock sequence on any bit of the port, any read access on the LCKK bit will return 1 until the next MCU reset or peripheral reset.
0x58020020 B  REGISTER AFRL (rw): GPIO alternate function low register
0x58020020 C   FIELD 00w04 AFR0: [3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:
0x58020020 C   FIELD 04w04 AFR1: [3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:
0x58020020 C   FIELD 08w04 AFR2: [3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:
0x58020020 C   FIELD 12w04 AFR3: [3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:
0x58020020 C   FIELD 16w04 AFR4: [3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:
0x58020020 C   FIELD 20w04 AFR5: [3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:
0x58020020 C   FIELD 24w04 AFR6: [3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:
0x58020020 C   FIELD 28w04 AFR7: [3:0]: Alternate function selection for port x pin y (y = 0..7) These bits are written by software to configure alternate function I/Os AFSELy selection:
0x58020024 B  REGISTER AFRH (rw): GPIO alternate function high register
0x58020024 C   FIELD 00w04 AFR8 (=GPIOA.AFRL.AFR%s): [3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os
0x58020024 C   FIELD 04w04 AFR9 (=GPIOA.AFRL.AFR%s): [3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os
0x58020024 C   FIELD 08w04 AFR10 (=GPIOA.AFRL.AFR%s): [3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os
0x58020024 C   FIELD 12w04 AFR11 (=GPIOA.AFRL.AFR%s): [3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os
0x58020024 C   FIELD 16w04 AFR12 (=GPIOA.AFRL.AFR%s): [3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os
0x58020024 C   FIELD 20w04 AFR13 (=GPIOA.AFRL.AFR%s): [3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os
0x58020024 C   FIELD 24w04 AFR14 (=GPIOA.AFRL.AFR%s): [3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os
0x58020024 C   FIELD 28w04 AFR15 (=GPIOA.AFRL.AFR%s): [3:0]: Alternate function selection for port x pin y (y = 8..15) These bits are written by software to configure alternate function I/Os
0x58020400 A PERIPHERAL GPIOB
0x58020400 B  REGISTER MODER (rw): GPIO port mode register
0x58020400 C   FIELD 00w02 MODER0 (=GPIOA.MODER.MODER%s): Port x configuration pin 0
0x58020400 C   FIELD 02w02 MODER1 (=GPIOA.MODER.MODER%s): Port x configuration pin 1
0x58020400 C   FIELD 04w02 MODER2 (=GPIOA.MODER.MODER%s): Port x configuration pin 2
0x58020400 C   FIELD 06w02 MODER3 (=GPIOA.MODER.MODER%s): Port x configuration pin 3
0x58020400 C   FIELD 08w02 MODER4 (=GPIOA.MODER.MODER%s): Port x configuration pin 4
0x58020400 C   FIELD 10w02 MODER5 (=GPIOA.MODER.MODER%s): Port x configuration pin 5
0x58020400 C   FIELD 12w02 MODER6 (=GPIOA.MODER.MODER%s): Port x configuration pin 6
0x58020400 C   FIELD 14w02 MODER7 (=GPIOA.MODER.MODER%s): Port x configuration pin 7
0x58020400 C   FIELD 16w02 MODER8 (=GPIOA.MODER.MODER%s): Port x configuration pin 8
0x58020400 C   FIELD 18w02 MODER9 (=GPIOA.MODER.MODER%s): Port x configuration pin 9
0x58020400 C   FIELD 20w02 MODER10 (=GPIOA.MODER.MODER%s): Port x configuration pin 10
0x58020400 C   FIELD 22w02 MODER11 (=GPIOA.MODER.MODER%s): Port x configuration pin 11
0x58020400 C   FIELD 24w02 MODER12 (=GPIOA.MODER.MODER%s): Port x configuration pin 12
0x58020400 C   FIELD 26w02 MODER13 (=GPIOA.MODER.MODER%s): Port x configuration pin 13
0x58020400 C   FIELD 28w02 MODER14 (=GPIOA.MODER.MODER%s): Port x configuration pin 14
0x58020400 C   FIELD 30w02 MODER15 (=GPIOA.MODER.MODER%s): Port x configuration pin 15
0x58020404 B  REGISTER OTYPER (=GPIOA.OTYPER): GPIO port output type register
0x58020408 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x58020408 C   FIELD 00w02 OSPEEDR0 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 0
0x58020408 C   FIELD 02w02 OSPEEDR1 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 1
0x58020408 C   FIELD 04w02 OSPEEDR2 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 2
0x58020408 C   FIELD 06w02 OSPEEDR3 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 3
0x58020408 C   FIELD 08w02 OSPEEDR4 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 4
0x58020408 C   FIELD 10w02 OSPEEDR5 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 5
0x58020408 C   FIELD 12w02 OSPEEDR6 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 6
0x58020408 C   FIELD 14w02 OSPEEDR7 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 7
0x58020408 C   FIELD 16w02 OSPEEDR8 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 8
0x58020408 C   FIELD 18w02 OSPEEDR9 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 9
0x58020408 C   FIELD 20w02 OSPEEDR10 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 10
0x58020408 C   FIELD 22w02 OSPEEDR11 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 11
0x58020408 C   FIELD 24w02 OSPEEDR12 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 12
0x58020408 C   FIELD 26w02 OSPEEDR13 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 13
0x58020408 C   FIELD 28w02 OSPEEDR14 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 14
0x58020408 C   FIELD 30w02 OSPEEDR15 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 15
0x5802040C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x5802040C C   FIELD 00w02 PUPDR0 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 0
0x5802040C C   FIELD 02w02 PUPDR1 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 1
0x5802040C C   FIELD 04w02 PUPDR2 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 2
0x5802040C C   FIELD 06w02 PUPDR3 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 3
0x5802040C C   FIELD 08w02 PUPDR4 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 4
0x5802040C C   FIELD 10w02 PUPDR5 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 5
0x5802040C C   FIELD 12w02 PUPDR6 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 6
0x5802040C C   FIELD 14w02 PUPDR7 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 7
0x5802040C C   FIELD 16w02 PUPDR8 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 8
0x5802040C C   FIELD 18w02 PUPDR9 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 9
0x5802040C C   FIELD 20w02 PUPDR10 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 10
0x5802040C C   FIELD 22w02 PUPDR11 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 11
0x5802040C C   FIELD 24w02 PUPDR12 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 12
0x5802040C C   FIELD 26w02 PUPDR13 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 13
0x5802040C C   FIELD 28w02 PUPDR14 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 14
0x5802040C C   FIELD 30w02 PUPDR15 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 15
0x58020410 B  REGISTER IDR (=GPIOA.IDR): GPIO port input data register
0x58020414 B  REGISTER ODR (=GPIOA.ODR): GPIO port output data register
0x58020418 B  REGISTER BSRR (=GPIOA.BSRR): GPIO port bit set/reset register
0x5802041C B  REGISTER LCKR (=GPIOA.LCKR): This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers).
0x58020420 B  REGISTER AFRL (=GPIOA.AFRL): GPIO alternate function low register
0x58020424 B  REGISTER AFRH (=GPIOA.AFRH): GPIO alternate function high register
0x58020800 A PERIPHERAL GPIOC
0x58020800 B  REGISTER MODER (rw): GPIO port mode register
0x58020800 C   FIELD 00w02 MODER0 (=GPIOA.MODER.MODER%s): Port x configuration pin 0
0x58020800 C   FIELD 02w02 MODER1 (=GPIOA.MODER.MODER%s): Port x configuration pin 1
0x58020800 C   FIELD 04w02 MODER2 (=GPIOA.MODER.MODER%s): Port x configuration pin 2
0x58020800 C   FIELD 06w02 MODER3 (=GPIOA.MODER.MODER%s): Port x configuration pin 3
0x58020800 C   FIELD 08w02 MODER4 (=GPIOA.MODER.MODER%s): Port x configuration pin 4
0x58020800 C   FIELD 10w02 MODER5 (=GPIOA.MODER.MODER%s): Port x configuration pin 5
0x58020800 C   FIELD 12w02 MODER6 (=GPIOA.MODER.MODER%s): Port x configuration pin 6
0x58020800 C   FIELD 14w02 MODER7 (=GPIOA.MODER.MODER%s): Port x configuration pin 7
0x58020800 C   FIELD 16w02 MODER8 (=GPIOA.MODER.MODER%s): Port x configuration pin 8
0x58020800 C   FIELD 18w02 MODER9 (=GPIOA.MODER.MODER%s): Port x configuration pin 9
0x58020800 C   FIELD 20w02 MODER10 (=GPIOA.MODER.MODER%s): Port x configuration pin 10
0x58020800 C   FIELD 22w02 MODER11 (=GPIOA.MODER.MODER%s): Port x configuration pin 11
0x58020800 C   FIELD 24w02 MODER12 (=GPIOA.MODER.MODER%s): Port x configuration pin 12
0x58020800 C   FIELD 26w02 MODER13 (=GPIOA.MODER.MODER%s): Port x configuration pin 13
0x58020800 C   FIELD 28w02 MODER14 (=GPIOA.MODER.MODER%s): Port x configuration pin 14
0x58020800 C   FIELD 30w02 MODER15 (=GPIOA.MODER.MODER%s): Port x configuration pin 15
0x58020804 B  REGISTER OTYPER (=GPIOA.OTYPER): GPIO port output type register
0x58020808 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x58020808 C   FIELD 00w02 OSPEEDR0 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 0
0x58020808 C   FIELD 02w02 OSPEEDR1 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 1
0x58020808 C   FIELD 04w02 OSPEEDR2 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 2
0x58020808 C   FIELD 06w02 OSPEEDR3 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 3
0x58020808 C   FIELD 08w02 OSPEEDR4 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 4
0x58020808 C   FIELD 10w02 OSPEEDR5 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 5
0x58020808 C   FIELD 12w02 OSPEEDR6 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 6
0x58020808 C   FIELD 14w02 OSPEEDR7 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 7
0x58020808 C   FIELD 16w02 OSPEEDR8 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 8
0x58020808 C   FIELD 18w02 OSPEEDR9 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 9
0x58020808 C   FIELD 20w02 OSPEEDR10 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 10
0x58020808 C   FIELD 22w02 OSPEEDR11 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 11
0x58020808 C   FIELD 24w02 OSPEEDR12 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 12
0x58020808 C   FIELD 26w02 OSPEEDR13 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 13
0x58020808 C   FIELD 28w02 OSPEEDR14 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 14
0x58020808 C   FIELD 30w02 OSPEEDR15 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 15
0x5802080C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x5802080C C   FIELD 00w02 PUPDR0 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 0
0x5802080C C   FIELD 02w02 PUPDR1 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 1
0x5802080C C   FIELD 04w02 PUPDR2 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 2
0x5802080C C   FIELD 06w02 PUPDR3 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 3
0x5802080C C   FIELD 08w02 PUPDR4 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 4
0x5802080C C   FIELD 10w02 PUPDR5 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 5
0x5802080C C   FIELD 12w02 PUPDR6 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 6
0x5802080C C   FIELD 14w02 PUPDR7 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 7
0x5802080C C   FIELD 16w02 PUPDR8 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 8
0x5802080C C   FIELD 18w02 PUPDR9 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 9
0x5802080C C   FIELD 20w02 PUPDR10 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 10
0x5802080C C   FIELD 22w02 PUPDR11 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 11
0x5802080C C   FIELD 24w02 PUPDR12 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 12
0x5802080C C   FIELD 26w02 PUPDR13 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 13
0x5802080C C   FIELD 28w02 PUPDR14 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 14
0x5802080C C   FIELD 30w02 PUPDR15 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 15
0x58020810 B  REGISTER IDR (=GPIOA.IDR): GPIO port input data register
0x58020814 B  REGISTER ODR (=GPIOA.ODR): GPIO port output data register
0x58020818 B  REGISTER BSRR (=GPIOA.BSRR): GPIO port bit set/reset register
0x5802081C B  REGISTER LCKR (=GPIOA.LCKR): This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers).
0x58020820 B  REGISTER AFRL (=GPIOA.AFRL): GPIO alternate function low register
0x58020824 B  REGISTER AFRH (=GPIOA.AFRH): GPIO alternate function high register
0x58020C00 A PERIPHERAL GPIOD
0x58020C00 B  REGISTER MODER (rw): GPIO port mode register
0x58020C00 C   FIELD 00w02 MODER0 (=GPIOA.MODER.MODER%s): Port x configuration pin 0
0x58020C00 C   FIELD 02w02 MODER1 (=GPIOA.MODER.MODER%s): Port x configuration pin 1
0x58020C00 C   FIELD 04w02 MODER2 (=GPIOA.MODER.MODER%s): Port x configuration pin 2
0x58020C00 C   FIELD 06w02 MODER3 (=GPIOA.MODER.MODER%s): Port x configuration pin 3
0x58020C00 C   FIELD 08w02 MODER4 (=GPIOA.MODER.MODER%s): Port x configuration pin 4
0x58020C00 C   FIELD 10w02 MODER5 (=GPIOA.MODER.MODER%s): Port x configuration pin 5
0x58020C00 C   FIELD 12w02 MODER6 (=GPIOA.MODER.MODER%s): Port x configuration pin 6
0x58020C00 C   FIELD 14w02 MODER7 (=GPIOA.MODER.MODER%s): Port x configuration pin 7
0x58020C00 C   FIELD 16w02 MODER8 (=GPIOA.MODER.MODER%s): Port x configuration pin 8
0x58020C00 C   FIELD 18w02 MODER9 (=GPIOA.MODER.MODER%s): Port x configuration pin 9
0x58020C00 C   FIELD 20w02 MODER10 (=GPIOA.MODER.MODER%s): Port x configuration pin 10
0x58020C00 C   FIELD 22w02 MODER11 (=GPIOA.MODER.MODER%s): Port x configuration pin 11
0x58020C00 C   FIELD 24w02 MODER12 (=GPIOA.MODER.MODER%s): Port x configuration pin 12
0x58020C00 C   FIELD 26w02 MODER13 (=GPIOA.MODER.MODER%s): Port x configuration pin 13
0x58020C00 C   FIELD 28w02 MODER14 (=GPIOA.MODER.MODER%s): Port x configuration pin 14
0x58020C00 C   FIELD 30w02 MODER15 (=GPIOA.MODER.MODER%s): Port x configuration pin 15
0x58020C04 B  REGISTER OTYPER (=GPIOA.OTYPER): GPIO port output type register
0x58020C08 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x58020C08 C   FIELD 00w02 OSPEEDR0 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 0
0x58020C08 C   FIELD 02w02 OSPEEDR1 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 1
0x58020C08 C   FIELD 04w02 OSPEEDR2 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 2
0x58020C08 C   FIELD 06w02 OSPEEDR3 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 3
0x58020C08 C   FIELD 08w02 OSPEEDR4 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 4
0x58020C08 C   FIELD 10w02 OSPEEDR5 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 5
0x58020C08 C   FIELD 12w02 OSPEEDR6 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 6
0x58020C08 C   FIELD 14w02 OSPEEDR7 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 7
0x58020C08 C   FIELD 16w02 OSPEEDR8 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 8
0x58020C08 C   FIELD 18w02 OSPEEDR9 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 9
0x58020C08 C   FIELD 20w02 OSPEEDR10 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 10
0x58020C08 C   FIELD 22w02 OSPEEDR11 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 11
0x58020C08 C   FIELD 24w02 OSPEEDR12 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 12
0x58020C08 C   FIELD 26w02 OSPEEDR13 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 13
0x58020C08 C   FIELD 28w02 OSPEEDR14 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 14
0x58020C08 C   FIELD 30w02 OSPEEDR15 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 15
0x58020C0C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x58020C0C C   FIELD 00w02 PUPDR0 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 0
0x58020C0C C   FIELD 02w02 PUPDR1 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 1
0x58020C0C C   FIELD 04w02 PUPDR2 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 2
0x58020C0C C   FIELD 06w02 PUPDR3 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 3
0x58020C0C C   FIELD 08w02 PUPDR4 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 4
0x58020C0C C   FIELD 10w02 PUPDR5 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 5
0x58020C0C C   FIELD 12w02 PUPDR6 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 6
0x58020C0C C   FIELD 14w02 PUPDR7 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 7
0x58020C0C C   FIELD 16w02 PUPDR8 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 8
0x58020C0C C   FIELD 18w02 PUPDR9 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 9
0x58020C0C C   FIELD 20w02 PUPDR10 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 10
0x58020C0C C   FIELD 22w02 PUPDR11 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 11
0x58020C0C C   FIELD 24w02 PUPDR12 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 12
0x58020C0C C   FIELD 26w02 PUPDR13 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 13
0x58020C0C C   FIELD 28w02 PUPDR14 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 14
0x58020C0C C   FIELD 30w02 PUPDR15 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 15
0x58020C10 B  REGISTER IDR (=GPIOA.IDR): GPIO port input data register
0x58020C14 B  REGISTER ODR (=GPIOA.ODR): GPIO port output data register
0x58020C18 B  REGISTER BSRR (=GPIOA.BSRR): GPIO port bit set/reset register
0x58020C1C B  REGISTER LCKR (=GPIOA.LCKR): This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers).
0x58020C20 B  REGISTER AFRL (=GPIOA.AFRL): GPIO alternate function low register
0x58020C24 B  REGISTER AFRH (=GPIOA.AFRH): GPIO alternate function high register
0x58021000 A PERIPHERAL GPIOE
0x58021000 B  REGISTER MODER (rw): GPIO port mode register
0x58021000 C   FIELD 00w02 MODER0 (=GPIOA.MODER.MODER%s): Port x configuration pin 0
0x58021000 C   FIELD 02w02 MODER1 (=GPIOA.MODER.MODER%s): Port x configuration pin 1
0x58021000 C   FIELD 04w02 MODER2 (=GPIOA.MODER.MODER%s): Port x configuration pin 2
0x58021000 C   FIELD 06w02 MODER3 (=GPIOA.MODER.MODER%s): Port x configuration pin 3
0x58021000 C   FIELD 08w02 MODER4 (=GPIOA.MODER.MODER%s): Port x configuration pin 4
0x58021000 C   FIELD 10w02 MODER5 (=GPIOA.MODER.MODER%s): Port x configuration pin 5
0x58021000 C   FIELD 12w02 MODER6 (=GPIOA.MODER.MODER%s): Port x configuration pin 6
0x58021000 C   FIELD 14w02 MODER7 (=GPIOA.MODER.MODER%s): Port x configuration pin 7
0x58021000 C   FIELD 16w02 MODER8 (=GPIOA.MODER.MODER%s): Port x configuration pin 8
0x58021000 C   FIELD 18w02 MODER9 (=GPIOA.MODER.MODER%s): Port x configuration pin 9
0x58021000 C   FIELD 20w02 MODER10 (=GPIOA.MODER.MODER%s): Port x configuration pin 10
0x58021000 C   FIELD 22w02 MODER11 (=GPIOA.MODER.MODER%s): Port x configuration pin 11
0x58021000 C   FIELD 24w02 MODER12 (=GPIOA.MODER.MODER%s): Port x configuration pin 12
0x58021000 C   FIELD 26w02 MODER13 (=GPIOA.MODER.MODER%s): Port x configuration pin 13
0x58021000 C   FIELD 28w02 MODER14 (=GPIOA.MODER.MODER%s): Port x configuration pin 14
0x58021000 C   FIELD 30w02 MODER15 (=GPIOA.MODER.MODER%s): Port x configuration pin 15
0x58021004 B  REGISTER OTYPER (=GPIOA.OTYPER): GPIO port output type register
0x58021008 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x58021008 C   FIELD 00w02 OSPEEDR0 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 0
0x58021008 C   FIELD 02w02 OSPEEDR1 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 1
0x58021008 C   FIELD 04w02 OSPEEDR2 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 2
0x58021008 C   FIELD 06w02 OSPEEDR3 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 3
0x58021008 C   FIELD 08w02 OSPEEDR4 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 4
0x58021008 C   FIELD 10w02 OSPEEDR5 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 5
0x58021008 C   FIELD 12w02 OSPEEDR6 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 6
0x58021008 C   FIELD 14w02 OSPEEDR7 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 7
0x58021008 C   FIELD 16w02 OSPEEDR8 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 8
0x58021008 C   FIELD 18w02 OSPEEDR9 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 9
0x58021008 C   FIELD 20w02 OSPEEDR10 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 10
0x58021008 C   FIELD 22w02 OSPEEDR11 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 11
0x58021008 C   FIELD 24w02 OSPEEDR12 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 12
0x58021008 C   FIELD 26w02 OSPEEDR13 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 13
0x58021008 C   FIELD 28w02 OSPEEDR14 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 14
0x58021008 C   FIELD 30w02 OSPEEDR15 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 15
0x5802100C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x5802100C C   FIELD 00w02 PUPDR0 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 0
0x5802100C C   FIELD 02w02 PUPDR1 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 1
0x5802100C C   FIELD 04w02 PUPDR2 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 2
0x5802100C C   FIELD 06w02 PUPDR3 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 3
0x5802100C C   FIELD 08w02 PUPDR4 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 4
0x5802100C C   FIELD 10w02 PUPDR5 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 5
0x5802100C C   FIELD 12w02 PUPDR6 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 6
0x5802100C C   FIELD 14w02 PUPDR7 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 7
0x5802100C C   FIELD 16w02 PUPDR8 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 8
0x5802100C C   FIELD 18w02 PUPDR9 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 9
0x5802100C C   FIELD 20w02 PUPDR10 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 10
0x5802100C C   FIELD 22w02 PUPDR11 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 11
0x5802100C C   FIELD 24w02 PUPDR12 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 12
0x5802100C C   FIELD 26w02 PUPDR13 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 13
0x5802100C C   FIELD 28w02 PUPDR14 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 14
0x5802100C C   FIELD 30w02 PUPDR15 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 15
0x58021010 B  REGISTER IDR (=GPIOA.IDR): GPIO port input data register
0x58021014 B  REGISTER ODR (=GPIOA.ODR): GPIO port output data register
0x58021018 B  REGISTER BSRR (=GPIOA.BSRR): GPIO port bit set/reset register
0x5802101C B  REGISTER LCKR (=GPIOA.LCKR): This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers).
0x58021020 B  REGISTER AFRL (=GPIOA.AFRL): GPIO alternate function low register
0x58021024 B  REGISTER AFRH (=GPIOA.AFRH): GPIO alternate function high register
0x58021400 A PERIPHERAL GPIOF
0x58021400 B  REGISTER MODER (rw): GPIO port mode register
0x58021400 C   FIELD 00w02 MODER0 (=GPIOA.MODER.MODER%s): Port x configuration pin 0
0x58021400 C   FIELD 02w02 MODER1 (=GPIOA.MODER.MODER%s): Port x configuration pin 1
0x58021400 C   FIELD 04w02 MODER2 (=GPIOA.MODER.MODER%s): Port x configuration pin 2
0x58021400 C   FIELD 06w02 MODER3 (=GPIOA.MODER.MODER%s): Port x configuration pin 3
0x58021400 C   FIELD 08w02 MODER4 (=GPIOA.MODER.MODER%s): Port x configuration pin 4
0x58021400 C   FIELD 10w02 MODER5 (=GPIOA.MODER.MODER%s): Port x configuration pin 5
0x58021400 C   FIELD 12w02 MODER6 (=GPIOA.MODER.MODER%s): Port x configuration pin 6
0x58021400 C   FIELD 14w02 MODER7 (=GPIOA.MODER.MODER%s): Port x configuration pin 7
0x58021400 C   FIELD 16w02 MODER8 (=GPIOA.MODER.MODER%s): Port x configuration pin 8
0x58021400 C   FIELD 18w02 MODER9 (=GPIOA.MODER.MODER%s): Port x configuration pin 9
0x58021400 C   FIELD 20w02 MODER10 (=GPIOA.MODER.MODER%s): Port x configuration pin 10
0x58021400 C   FIELD 22w02 MODER11 (=GPIOA.MODER.MODER%s): Port x configuration pin 11
0x58021400 C   FIELD 24w02 MODER12 (=GPIOA.MODER.MODER%s): Port x configuration pin 12
0x58021400 C   FIELD 26w02 MODER13 (=GPIOA.MODER.MODER%s): Port x configuration pin 13
0x58021400 C   FIELD 28w02 MODER14 (=GPIOA.MODER.MODER%s): Port x configuration pin 14
0x58021400 C   FIELD 30w02 MODER15 (=GPIOA.MODER.MODER%s): Port x configuration pin 15
0x58021404 B  REGISTER OTYPER (=GPIOA.OTYPER): GPIO port output type register
0x58021408 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x58021408 C   FIELD 00w02 OSPEEDR0 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 0
0x58021408 C   FIELD 02w02 OSPEEDR1 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 1
0x58021408 C   FIELD 04w02 OSPEEDR2 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 2
0x58021408 C   FIELD 06w02 OSPEEDR3 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 3
0x58021408 C   FIELD 08w02 OSPEEDR4 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 4
0x58021408 C   FIELD 10w02 OSPEEDR5 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 5
0x58021408 C   FIELD 12w02 OSPEEDR6 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 6
0x58021408 C   FIELD 14w02 OSPEEDR7 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 7
0x58021408 C   FIELD 16w02 OSPEEDR8 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 8
0x58021408 C   FIELD 18w02 OSPEEDR9 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 9
0x58021408 C   FIELD 20w02 OSPEEDR10 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 10
0x58021408 C   FIELD 22w02 OSPEEDR11 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 11
0x58021408 C   FIELD 24w02 OSPEEDR12 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 12
0x58021408 C   FIELD 26w02 OSPEEDR13 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 13
0x58021408 C   FIELD 28w02 OSPEEDR14 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 14
0x58021408 C   FIELD 30w02 OSPEEDR15 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 15
0x5802140C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x5802140C C   FIELD 00w02 PUPDR0 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 0
0x5802140C C   FIELD 02w02 PUPDR1 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 1
0x5802140C C   FIELD 04w02 PUPDR2 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 2
0x5802140C C   FIELD 06w02 PUPDR3 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 3
0x5802140C C   FIELD 08w02 PUPDR4 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 4
0x5802140C C   FIELD 10w02 PUPDR5 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 5
0x5802140C C   FIELD 12w02 PUPDR6 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 6
0x5802140C C   FIELD 14w02 PUPDR7 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 7
0x5802140C C   FIELD 16w02 PUPDR8 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 8
0x5802140C C   FIELD 18w02 PUPDR9 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 9
0x5802140C C   FIELD 20w02 PUPDR10 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 10
0x5802140C C   FIELD 22w02 PUPDR11 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 11
0x5802140C C   FIELD 24w02 PUPDR12 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 12
0x5802140C C   FIELD 26w02 PUPDR13 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 13
0x5802140C C   FIELD 28w02 PUPDR14 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 14
0x5802140C C   FIELD 30w02 PUPDR15 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 15
0x58021410 B  REGISTER IDR (=GPIOA.IDR): GPIO port input data register
0x58021414 B  REGISTER ODR (=GPIOA.ODR): GPIO port output data register
0x58021418 B  REGISTER BSRR (=GPIOA.BSRR): GPIO port bit set/reset register
0x5802141C B  REGISTER LCKR (=GPIOA.LCKR): This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers).
0x58021420 B  REGISTER AFRL (=GPIOA.AFRL): GPIO alternate function low register
0x58021424 B  REGISTER AFRH (=GPIOA.AFRH): GPIO alternate function high register
0x58021800 A PERIPHERAL GPIOG
0x58021800 B  REGISTER MODER (rw): GPIO port mode register
0x58021800 C   FIELD 00w02 MODER0 (=GPIOA.MODER.MODER%s): Port x configuration pin 0
0x58021800 C   FIELD 02w02 MODER1 (=GPIOA.MODER.MODER%s): Port x configuration pin 1
0x58021800 C   FIELD 04w02 MODER2 (=GPIOA.MODER.MODER%s): Port x configuration pin 2
0x58021800 C   FIELD 06w02 MODER3 (=GPIOA.MODER.MODER%s): Port x configuration pin 3
0x58021800 C   FIELD 08w02 MODER4 (=GPIOA.MODER.MODER%s): Port x configuration pin 4
0x58021800 C   FIELD 10w02 MODER5 (=GPIOA.MODER.MODER%s): Port x configuration pin 5
0x58021800 C   FIELD 12w02 MODER6 (=GPIOA.MODER.MODER%s): Port x configuration pin 6
0x58021800 C   FIELD 14w02 MODER7 (=GPIOA.MODER.MODER%s): Port x configuration pin 7
0x58021800 C   FIELD 16w02 MODER8 (=GPIOA.MODER.MODER%s): Port x configuration pin 8
0x58021800 C   FIELD 18w02 MODER9 (=GPIOA.MODER.MODER%s): Port x configuration pin 9
0x58021800 C   FIELD 20w02 MODER10 (=GPIOA.MODER.MODER%s): Port x configuration pin 10
0x58021800 C   FIELD 22w02 MODER11 (=GPIOA.MODER.MODER%s): Port x configuration pin 11
0x58021800 C   FIELD 24w02 MODER12 (=GPIOA.MODER.MODER%s): Port x configuration pin 12
0x58021800 C   FIELD 26w02 MODER13 (=GPIOA.MODER.MODER%s): Port x configuration pin 13
0x58021800 C   FIELD 28w02 MODER14 (=GPIOA.MODER.MODER%s): Port x configuration pin 14
0x58021800 C   FIELD 30w02 MODER15 (=GPIOA.MODER.MODER%s): Port x configuration pin 15
0x58021804 B  REGISTER OTYPER (=GPIOA.OTYPER): GPIO port output type register
0x58021808 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x58021808 C   FIELD 00w02 OSPEEDR0 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 0
0x58021808 C   FIELD 02w02 OSPEEDR1 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 1
0x58021808 C   FIELD 04w02 OSPEEDR2 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 2
0x58021808 C   FIELD 06w02 OSPEEDR3 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 3
0x58021808 C   FIELD 08w02 OSPEEDR4 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 4
0x58021808 C   FIELD 10w02 OSPEEDR5 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 5
0x58021808 C   FIELD 12w02 OSPEEDR6 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 6
0x58021808 C   FIELD 14w02 OSPEEDR7 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 7
0x58021808 C   FIELD 16w02 OSPEEDR8 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 8
0x58021808 C   FIELD 18w02 OSPEEDR9 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 9
0x58021808 C   FIELD 20w02 OSPEEDR10 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 10
0x58021808 C   FIELD 22w02 OSPEEDR11 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 11
0x58021808 C   FIELD 24w02 OSPEEDR12 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 12
0x58021808 C   FIELD 26w02 OSPEEDR13 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 13
0x58021808 C   FIELD 28w02 OSPEEDR14 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 14
0x58021808 C   FIELD 30w02 OSPEEDR15 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 15
0x5802180C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x5802180C C   FIELD 00w02 PUPDR0 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 0
0x5802180C C   FIELD 02w02 PUPDR1 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 1
0x5802180C C   FIELD 04w02 PUPDR2 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 2
0x5802180C C   FIELD 06w02 PUPDR3 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 3
0x5802180C C   FIELD 08w02 PUPDR4 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 4
0x5802180C C   FIELD 10w02 PUPDR5 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 5
0x5802180C C   FIELD 12w02 PUPDR6 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 6
0x5802180C C   FIELD 14w02 PUPDR7 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 7
0x5802180C C   FIELD 16w02 PUPDR8 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 8
0x5802180C C   FIELD 18w02 PUPDR9 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 9
0x5802180C C   FIELD 20w02 PUPDR10 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 10
0x5802180C C   FIELD 22w02 PUPDR11 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 11
0x5802180C C   FIELD 24w02 PUPDR12 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 12
0x5802180C C   FIELD 26w02 PUPDR13 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 13
0x5802180C C   FIELD 28w02 PUPDR14 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 14
0x5802180C C   FIELD 30w02 PUPDR15 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 15
0x58021810 B  REGISTER IDR (=GPIOA.IDR): GPIO port input data register
0x58021814 B  REGISTER ODR (=GPIOA.ODR): GPIO port output data register
0x58021818 B  REGISTER BSRR (=GPIOA.BSRR): GPIO port bit set/reset register
0x5802181C B  REGISTER LCKR (=GPIOA.LCKR): This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers).
0x58021820 B  REGISTER AFRL (=GPIOA.AFRL): GPIO alternate function low register
0x58021824 B  REGISTER AFRH (=GPIOA.AFRH): GPIO alternate function high register
0x58021C00 A PERIPHERAL GPIOH
0x58021C00 B  REGISTER MODER (rw): GPIO port mode register
0x58021C00 C   FIELD 00w02 MODER0 (=GPIOA.MODER.MODER%s): Port x configuration pin 0
0x58021C00 C   FIELD 02w02 MODER1 (=GPIOA.MODER.MODER%s): Port x configuration pin 1
0x58021C00 C   FIELD 04w02 MODER2 (=GPIOA.MODER.MODER%s): Port x configuration pin 2
0x58021C00 C   FIELD 06w02 MODER3 (=GPIOA.MODER.MODER%s): Port x configuration pin 3
0x58021C00 C   FIELD 08w02 MODER4 (=GPIOA.MODER.MODER%s): Port x configuration pin 4
0x58021C00 C   FIELD 10w02 MODER5 (=GPIOA.MODER.MODER%s): Port x configuration pin 5
0x58021C00 C   FIELD 12w02 MODER6 (=GPIOA.MODER.MODER%s): Port x configuration pin 6
0x58021C00 C   FIELD 14w02 MODER7 (=GPIOA.MODER.MODER%s): Port x configuration pin 7
0x58021C00 C   FIELD 16w02 MODER8 (=GPIOA.MODER.MODER%s): Port x configuration pin 8
0x58021C00 C   FIELD 18w02 MODER9 (=GPIOA.MODER.MODER%s): Port x configuration pin 9
0x58021C00 C   FIELD 20w02 MODER10 (=GPIOA.MODER.MODER%s): Port x configuration pin 10
0x58021C00 C   FIELD 22w02 MODER11 (=GPIOA.MODER.MODER%s): Port x configuration pin 11
0x58021C00 C   FIELD 24w02 MODER12 (=GPIOA.MODER.MODER%s): Port x configuration pin 12
0x58021C00 C   FIELD 26w02 MODER13 (=GPIOA.MODER.MODER%s): Port x configuration pin 13
0x58021C00 C   FIELD 28w02 MODER14 (=GPIOA.MODER.MODER%s): Port x configuration pin 14
0x58021C00 C   FIELD 30w02 MODER15 (=GPIOA.MODER.MODER%s): Port x configuration pin 15
0x58021C04 B  REGISTER OTYPER (=GPIOA.OTYPER): GPIO port output type register
0x58021C08 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x58021C08 C   FIELD 00w02 OSPEEDR0 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 0
0x58021C08 C   FIELD 02w02 OSPEEDR1 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 1
0x58021C08 C   FIELD 04w02 OSPEEDR2 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 2
0x58021C08 C   FIELD 06w02 OSPEEDR3 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 3
0x58021C08 C   FIELD 08w02 OSPEEDR4 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 4
0x58021C08 C   FIELD 10w02 OSPEEDR5 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 5
0x58021C08 C   FIELD 12w02 OSPEEDR6 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 6
0x58021C08 C   FIELD 14w02 OSPEEDR7 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 7
0x58021C08 C   FIELD 16w02 OSPEEDR8 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 8
0x58021C08 C   FIELD 18w02 OSPEEDR9 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 9
0x58021C08 C   FIELD 20w02 OSPEEDR10 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 10
0x58021C08 C   FIELD 22w02 OSPEEDR11 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 11
0x58021C08 C   FIELD 24w02 OSPEEDR12 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 12
0x58021C08 C   FIELD 26w02 OSPEEDR13 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 13
0x58021C08 C   FIELD 28w02 OSPEEDR14 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 14
0x58021C08 C   FIELD 30w02 OSPEEDR15 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 15
0x58021C0C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x58021C0C C   FIELD 00w02 PUPDR0 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 0
0x58021C0C C   FIELD 02w02 PUPDR1 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 1
0x58021C0C C   FIELD 04w02 PUPDR2 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 2
0x58021C0C C   FIELD 06w02 PUPDR3 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 3
0x58021C0C C   FIELD 08w02 PUPDR4 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 4
0x58021C0C C   FIELD 10w02 PUPDR5 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 5
0x58021C0C C   FIELD 12w02 PUPDR6 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 6
0x58021C0C C   FIELD 14w02 PUPDR7 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 7
0x58021C0C C   FIELD 16w02 PUPDR8 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 8
0x58021C0C C   FIELD 18w02 PUPDR9 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 9
0x58021C0C C   FIELD 20w02 PUPDR10 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 10
0x58021C0C C   FIELD 22w02 PUPDR11 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 11
0x58021C0C C   FIELD 24w02 PUPDR12 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 12
0x58021C0C C   FIELD 26w02 PUPDR13 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 13
0x58021C0C C   FIELD 28w02 PUPDR14 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 14
0x58021C0C C   FIELD 30w02 PUPDR15 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 15
0x58021C10 B  REGISTER IDR (=GPIOA.IDR): GPIO port input data register
0x58021C14 B  REGISTER ODR (=GPIOA.ODR): GPIO port output data register
0x58021C18 B  REGISTER BSRR (=GPIOA.BSRR): GPIO port bit set/reset register
0x58021C1C B  REGISTER LCKR (=GPIOA.LCKR): This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers).
0x58021C20 B  REGISTER AFRL (=GPIOA.AFRL): GPIO alternate function low register
0x58021C24 B  REGISTER AFRH (=GPIOA.AFRH): GPIO alternate function high register
0x58022000 A PERIPHERAL GPIOI
0x58022000 B  REGISTER MODER (rw): GPIO port mode register
0x58022000 C   FIELD 00w02 MODER0 (=GPIOA.MODER.MODER%s): Port x configuration pin 0
0x58022000 C   FIELD 02w02 MODER1 (=GPIOA.MODER.MODER%s): Port x configuration pin 1
0x58022000 C   FIELD 04w02 MODER2 (=GPIOA.MODER.MODER%s): Port x configuration pin 2
0x58022000 C   FIELD 06w02 MODER3 (=GPIOA.MODER.MODER%s): Port x configuration pin 3
0x58022000 C   FIELD 08w02 MODER4 (=GPIOA.MODER.MODER%s): Port x configuration pin 4
0x58022000 C   FIELD 10w02 MODER5 (=GPIOA.MODER.MODER%s): Port x configuration pin 5
0x58022000 C   FIELD 12w02 MODER6 (=GPIOA.MODER.MODER%s): Port x configuration pin 6
0x58022000 C   FIELD 14w02 MODER7 (=GPIOA.MODER.MODER%s): Port x configuration pin 7
0x58022000 C   FIELD 16w02 MODER8 (=GPIOA.MODER.MODER%s): Port x configuration pin 8
0x58022000 C   FIELD 18w02 MODER9 (=GPIOA.MODER.MODER%s): Port x configuration pin 9
0x58022000 C   FIELD 20w02 MODER10 (=GPIOA.MODER.MODER%s): Port x configuration pin 10
0x58022000 C   FIELD 22w02 MODER11 (=GPIOA.MODER.MODER%s): Port x configuration pin 11
0x58022000 C   FIELD 24w02 MODER12 (=GPIOA.MODER.MODER%s): Port x configuration pin 12
0x58022000 C   FIELD 26w02 MODER13 (=GPIOA.MODER.MODER%s): Port x configuration pin 13
0x58022000 C   FIELD 28w02 MODER14 (=GPIOA.MODER.MODER%s): Port x configuration pin 14
0x58022000 C   FIELD 30w02 MODER15 (=GPIOA.MODER.MODER%s): Port x configuration pin 15
0x58022004 B  REGISTER OTYPER (=GPIOA.OTYPER): GPIO port output type register
0x58022008 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x58022008 C   FIELD 00w02 OSPEEDR0 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 0
0x58022008 C   FIELD 02w02 OSPEEDR1 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 1
0x58022008 C   FIELD 04w02 OSPEEDR2 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 2
0x58022008 C   FIELD 06w02 OSPEEDR3 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 3
0x58022008 C   FIELD 08w02 OSPEEDR4 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 4
0x58022008 C   FIELD 10w02 OSPEEDR5 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 5
0x58022008 C   FIELD 12w02 OSPEEDR6 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 6
0x58022008 C   FIELD 14w02 OSPEEDR7 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 7
0x58022008 C   FIELD 16w02 OSPEEDR8 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 8
0x58022008 C   FIELD 18w02 OSPEEDR9 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 9
0x58022008 C   FIELD 20w02 OSPEEDR10 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 10
0x58022008 C   FIELD 22w02 OSPEEDR11 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 11
0x58022008 C   FIELD 24w02 OSPEEDR12 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 12
0x58022008 C   FIELD 26w02 OSPEEDR13 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 13
0x58022008 C   FIELD 28w02 OSPEEDR14 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 14
0x58022008 C   FIELD 30w02 OSPEEDR15 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 15
0x5802200C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x5802200C C   FIELD 00w02 PUPDR0 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 0
0x5802200C C   FIELD 02w02 PUPDR1 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 1
0x5802200C C   FIELD 04w02 PUPDR2 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 2
0x5802200C C   FIELD 06w02 PUPDR3 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 3
0x5802200C C   FIELD 08w02 PUPDR4 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 4
0x5802200C C   FIELD 10w02 PUPDR5 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 5
0x5802200C C   FIELD 12w02 PUPDR6 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 6
0x5802200C C   FIELD 14w02 PUPDR7 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 7
0x5802200C C   FIELD 16w02 PUPDR8 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 8
0x5802200C C   FIELD 18w02 PUPDR9 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 9
0x5802200C C   FIELD 20w02 PUPDR10 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 10
0x5802200C C   FIELD 22w02 PUPDR11 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 11
0x5802200C C   FIELD 24w02 PUPDR12 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 12
0x5802200C C   FIELD 26w02 PUPDR13 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 13
0x5802200C C   FIELD 28w02 PUPDR14 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 14
0x5802200C C   FIELD 30w02 PUPDR15 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 15
0x58022010 B  REGISTER IDR (=GPIOA.IDR): GPIO port input data register
0x58022014 B  REGISTER ODR (=GPIOA.ODR): GPIO port output data register
0x58022018 B  REGISTER BSRR (=GPIOA.BSRR): GPIO port bit set/reset register
0x5802201C B  REGISTER LCKR (=GPIOA.LCKR): This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers).
0x58022020 B  REGISTER AFRL (=GPIOA.AFRL): GPIO alternate function low register
0x58022024 B  REGISTER AFRH (=GPIOA.AFRH): GPIO alternate function high register
0x58022400 A PERIPHERAL GPIOJ
0x58022400 B  REGISTER MODER (rw): GPIO port mode register
0x58022400 C   FIELD 00w02 MODER0 (=GPIOA.MODER.MODER%s): Port x configuration pin 0
0x58022400 C   FIELD 02w02 MODER1 (=GPIOA.MODER.MODER%s): Port x configuration pin 1
0x58022400 C   FIELD 04w02 MODER2 (=GPIOA.MODER.MODER%s): Port x configuration pin 2
0x58022400 C   FIELD 06w02 MODER3 (=GPIOA.MODER.MODER%s): Port x configuration pin 3
0x58022400 C   FIELD 08w02 MODER4 (=GPIOA.MODER.MODER%s): Port x configuration pin 4
0x58022400 C   FIELD 10w02 MODER5 (=GPIOA.MODER.MODER%s): Port x configuration pin 5
0x58022400 C   FIELD 12w02 MODER6 (=GPIOA.MODER.MODER%s): Port x configuration pin 6
0x58022400 C   FIELD 14w02 MODER7 (=GPIOA.MODER.MODER%s): Port x configuration pin 7
0x58022400 C   FIELD 16w02 MODER8 (=GPIOA.MODER.MODER%s): Port x configuration pin 8
0x58022400 C   FIELD 18w02 MODER9 (=GPIOA.MODER.MODER%s): Port x configuration pin 9
0x58022400 C   FIELD 20w02 MODER10 (=GPIOA.MODER.MODER%s): Port x configuration pin 10
0x58022400 C   FIELD 22w02 MODER11 (=GPIOA.MODER.MODER%s): Port x configuration pin 11
0x58022400 C   FIELD 24w02 MODER12 (=GPIOA.MODER.MODER%s): Port x configuration pin 12
0x58022400 C   FIELD 26w02 MODER13 (=GPIOA.MODER.MODER%s): Port x configuration pin 13
0x58022400 C   FIELD 28w02 MODER14 (=GPIOA.MODER.MODER%s): Port x configuration pin 14
0x58022400 C   FIELD 30w02 MODER15 (=GPIOA.MODER.MODER%s): Port x configuration pin 15
0x58022404 B  REGISTER OTYPER (=GPIOA.OTYPER): GPIO port output type register
0x58022408 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x58022408 C   FIELD 00w02 OSPEEDR0 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 0
0x58022408 C   FIELD 02w02 OSPEEDR1 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 1
0x58022408 C   FIELD 04w02 OSPEEDR2 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 2
0x58022408 C   FIELD 06w02 OSPEEDR3 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 3
0x58022408 C   FIELD 08w02 OSPEEDR4 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 4
0x58022408 C   FIELD 10w02 OSPEEDR5 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 5
0x58022408 C   FIELD 12w02 OSPEEDR6 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 6
0x58022408 C   FIELD 14w02 OSPEEDR7 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 7
0x58022408 C   FIELD 16w02 OSPEEDR8 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 8
0x58022408 C   FIELD 18w02 OSPEEDR9 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 9
0x58022408 C   FIELD 20w02 OSPEEDR10 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 10
0x58022408 C   FIELD 22w02 OSPEEDR11 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 11
0x58022408 C   FIELD 24w02 OSPEEDR12 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 12
0x58022408 C   FIELD 26w02 OSPEEDR13 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 13
0x58022408 C   FIELD 28w02 OSPEEDR14 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 14
0x58022408 C   FIELD 30w02 OSPEEDR15 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 15
0x5802240C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x5802240C C   FIELD 00w02 PUPDR0 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 0
0x5802240C C   FIELD 02w02 PUPDR1 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 1
0x5802240C C   FIELD 04w02 PUPDR2 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 2
0x5802240C C   FIELD 06w02 PUPDR3 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 3
0x5802240C C   FIELD 08w02 PUPDR4 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 4
0x5802240C C   FIELD 10w02 PUPDR5 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 5
0x5802240C C   FIELD 12w02 PUPDR6 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 6
0x5802240C C   FIELD 14w02 PUPDR7 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 7
0x5802240C C   FIELD 16w02 PUPDR8 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 8
0x5802240C C   FIELD 18w02 PUPDR9 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 9
0x5802240C C   FIELD 20w02 PUPDR10 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 10
0x5802240C C   FIELD 22w02 PUPDR11 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 11
0x5802240C C   FIELD 24w02 PUPDR12 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 12
0x5802240C C   FIELD 26w02 PUPDR13 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 13
0x5802240C C   FIELD 28w02 PUPDR14 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 14
0x5802240C C   FIELD 30w02 PUPDR15 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 15
0x58022410 B  REGISTER IDR (=GPIOA.IDR): GPIO port input data register
0x58022414 B  REGISTER ODR (=GPIOA.ODR): GPIO port output data register
0x58022418 B  REGISTER BSRR (=GPIOA.BSRR): GPIO port bit set/reset register
0x5802241C B  REGISTER LCKR (=GPIOA.LCKR): This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers).
0x58022420 B  REGISTER AFRL (=GPIOA.AFRL): GPIO alternate function low register
0x58022424 B  REGISTER AFRH (=GPIOA.AFRH): GPIO alternate function high register
0x58022800 A PERIPHERAL GPIOK
0x58022800 B  REGISTER MODER (rw): GPIO port mode register
0x58022800 C   FIELD 00w02 MODER0 (=GPIOA.MODER.MODER%s): Port x configuration pin 0
0x58022800 C   FIELD 02w02 MODER1 (=GPIOA.MODER.MODER%s): Port x configuration pin 1
0x58022800 C   FIELD 04w02 MODER2 (=GPIOA.MODER.MODER%s): Port x configuration pin 2
0x58022800 C   FIELD 06w02 MODER3 (=GPIOA.MODER.MODER%s): Port x configuration pin 3
0x58022800 C   FIELD 08w02 MODER4 (=GPIOA.MODER.MODER%s): Port x configuration pin 4
0x58022800 C   FIELD 10w02 MODER5 (=GPIOA.MODER.MODER%s): Port x configuration pin 5
0x58022800 C   FIELD 12w02 MODER6 (=GPIOA.MODER.MODER%s): Port x configuration pin 6
0x58022800 C   FIELD 14w02 MODER7 (=GPIOA.MODER.MODER%s): Port x configuration pin 7
0x58022800 C   FIELD 16w02 MODER8 (=GPIOA.MODER.MODER%s): Port x configuration pin 8
0x58022800 C   FIELD 18w02 MODER9 (=GPIOA.MODER.MODER%s): Port x configuration pin 9
0x58022800 C   FIELD 20w02 MODER10 (=GPIOA.MODER.MODER%s): Port x configuration pin 10
0x58022800 C   FIELD 22w02 MODER11 (=GPIOA.MODER.MODER%s): Port x configuration pin 11
0x58022800 C   FIELD 24w02 MODER12 (=GPIOA.MODER.MODER%s): Port x configuration pin 12
0x58022800 C   FIELD 26w02 MODER13 (=GPIOA.MODER.MODER%s): Port x configuration pin 13
0x58022800 C   FIELD 28w02 MODER14 (=GPIOA.MODER.MODER%s): Port x configuration pin 14
0x58022800 C   FIELD 30w02 MODER15 (=GPIOA.MODER.MODER%s): Port x configuration pin 15
0x58022804 B  REGISTER OTYPER (=GPIOA.OTYPER): GPIO port output type register
0x58022808 B  REGISTER OSPEEDR (rw): GPIO port output speed register
0x58022808 C   FIELD 00w02 OSPEEDR0 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 0
0x58022808 C   FIELD 02w02 OSPEEDR1 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 1
0x58022808 C   FIELD 04w02 OSPEEDR2 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 2
0x58022808 C   FIELD 06w02 OSPEEDR3 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 3
0x58022808 C   FIELD 08w02 OSPEEDR4 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 4
0x58022808 C   FIELD 10w02 OSPEEDR5 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 5
0x58022808 C   FIELD 12w02 OSPEEDR6 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 6
0x58022808 C   FIELD 14w02 OSPEEDR7 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 7
0x58022808 C   FIELD 16w02 OSPEEDR8 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 8
0x58022808 C   FIELD 18w02 OSPEEDR9 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 9
0x58022808 C   FIELD 20w02 OSPEEDR10 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 10
0x58022808 C   FIELD 22w02 OSPEEDR11 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 11
0x58022808 C   FIELD 24w02 OSPEEDR12 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 12
0x58022808 C   FIELD 26w02 OSPEEDR13 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 13
0x58022808 C   FIELD 28w02 OSPEEDR14 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 14
0x58022808 C   FIELD 30w02 OSPEEDR15 (=GPIOA.OSPEEDR.OSPEEDR%s): Port x configuration pin 15
0x5802280C B  REGISTER PUPDR (rw): GPIO port pull-up/pull-down register
0x5802280C C   FIELD 00w02 PUPDR0 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 0
0x5802280C C   FIELD 02w02 PUPDR1 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 1
0x5802280C C   FIELD 04w02 PUPDR2 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 2
0x5802280C C   FIELD 06w02 PUPDR3 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 3
0x5802280C C   FIELD 08w02 PUPDR4 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 4
0x5802280C C   FIELD 10w02 PUPDR5 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 5
0x5802280C C   FIELD 12w02 PUPDR6 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 6
0x5802280C C   FIELD 14w02 PUPDR7 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 7
0x5802280C C   FIELD 16w02 PUPDR8 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 8
0x5802280C C   FIELD 18w02 PUPDR9 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 9
0x5802280C C   FIELD 20w02 PUPDR10 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 10
0x5802280C C   FIELD 22w02 PUPDR11 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 11
0x5802280C C   FIELD 24w02 PUPDR12 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 12
0x5802280C C   FIELD 26w02 PUPDR13 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 13
0x5802280C C   FIELD 28w02 PUPDR14 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 14
0x5802280C C   FIELD 30w02 PUPDR15 (=GPIOA.PUPDR.PUPDR%s): Port x configuration pin 15
0x58022810 B  REGISTER IDR (=GPIOA.IDR): GPIO port input data register
0x58022814 B  REGISTER ODR (=GPIOA.ODR): GPIO port output data register
0x58022818 B  REGISTER BSRR (=GPIOA.BSRR): GPIO port bit set/reset register
0x5802281C B  REGISTER LCKR (=GPIOA.LCKR): This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.Each lock bit freezes a specific configuration register (control and alternate function registers).
0x58022820 B  REGISTER AFRL (=GPIOA.AFRL): GPIO alternate function low register
0x58022824 B  REGISTER AFRH (=GPIOA.AFRH): GPIO alternate function high register
0x58024400 A PERIPHERAL RCC
0x58024400 B  REGISTER CR (rw): clock control register
0x58024400 C   FIELD 00w01 HSION: Internal high-speed clock enable
0x58024400 C   FIELD 01w01 HSIKERON: High Speed Internal clock enable in Stop mode
0x58024400 C   FIELD 02w01 HSIRDY: HSI clock ready flag
0x58024400 C   FIELD 03w02 HSIDIV: HSI clock divider
0x58024400 C   FIELD 05w01 HSIDIVF: HSI divider flag
0x58024400 C   FIELD 07w01 CSION: CSI clock enable
0x58024400 C   FIELD 08w01 CSIRDY: CSI clock ready flag
0x58024400 C   FIELD 09w01 CSIKERON: CSI clock enable in Stop mode
0x58024400 C   FIELD 12w01 HSI48ON: RC48 clock enable
0x58024400 C   FIELD 13w01 HSI48RDY: RC48 clock ready flag
0x58024400 C   FIELD 14w01 D1CKRDY: D1 domain clocks ready flag
0x58024400 C   FIELD 15w01 D2CKRDY: D2 domain clocks ready flag
0x58024400 C   FIELD 16w01 HSEON: HSE clock enable
0x58024400 C   FIELD 17w01 HSERDY: HSE clock ready flag
0x58024400 C   FIELD 18w01 HSEBYP: HSE clock bypass
0x58024400 C   FIELD 19w01 HSECSSON: HSE Clock Security System enable
0x58024400 C   FIELD 24w01 PLL1ON: PLL1 enable
0x58024400 C   FIELD 25w01 PLL1RDY: PLL1 clock ready flag
0x58024400 C   FIELD 26w01 PLL2ON: PLL2 enable
0x58024400 C   FIELD 27w01 PLL2RDY: PLL2 clock ready flag
0x58024400 C   FIELD 28w01 PLL3ON: PLL3 enable
0x58024400 C   FIELD 29w01 PLL3RDY: PLL3 clock ready flag
0x58024404 B  REGISTER HSICFGR: RCC HSI configuration register
0x58024404 C   FIELD 00w12 HSICAL (ro): HSI clock calibration
0x58024404 C   FIELD 24w07 HSITRIM (rw): HSI clock trimming
0x58024408 B  REGISTER CRRCR (ro): RCC Clock Recovery RC Register
0x58024408 C   FIELD 00w10 HSI48CAL: Internal RC 48 MHz clock calibration
0x5802440C B  REGISTER CSICFGR (rw): RCC CSI configuration register
0x5802440C C   FIELD 00w10 CSICAL: CSI clock calibration
0x5802440C C   FIELD 24w06 CSITRIM: CSI clock trimming
0x58024410 B  REGISTER CFGR (rw): RCC Clock Configuration Register
0x58024410 C   FIELD 00w03 SW: System clock switch
0x58024410 C   FIELD 03w03 SWS: System clock switch status
0x58024410 C   FIELD 06w01 STOPWUCK: System clock selection after a wake up from system Stop
0x58024410 C   FIELD 07w01 STOPKERWUCK: Kernel clock selection after a wake up from system Stop
0x58024410 C   FIELD 08w06 RTCPRE: HSE division factor for RTC clock
0x58024410 C   FIELD 14w01 HRTIMSEL: High Resolution Timer clock prescaler selection
0x58024410 C   FIELD 15w01 TIMPRE: Timers clocks prescaler selection
0x58024410 C   FIELD 18w04 MCO1PRE: MCO1 prescaler
0x58024410 C   FIELD 22w03 MCO1: Micro-controller clock output 1
0x58024410 C   FIELD 25w04 MCO2PRE: MCO2 prescaler
0x58024410 C   FIELD 29w03 MCO2: Micro-controller clock output 2
0x58024418 B  REGISTER D1CFGR (rw): RCC Domain 1 Clock Configuration Register
0x58024418 C   FIELD 00w04 HPRE: D1 domain AHB prescaler
0x58024418 C   FIELD 04w03 D1PPRE: D1 domain APB3 prescaler
0x58024418 C   FIELD 08w04 D1CPRE: D1 domain Core prescaler
0x5802441C B  REGISTER D2CFGR (rw): RCC Domain 2 Clock Configuration Register
0x5802441C C   FIELD 04w03 D2PPRE1: D2 domain APB1 prescaler
0x5802441C C   FIELD 08w03 D2PPRE2: D2 domain APB2 prescaler
0x58024420 B  REGISTER D3CFGR (rw): RCC Domain 3 Clock Configuration Register
0x58024420 C   FIELD 04w03 D3PPRE: D3 domain APB4 prescaler
0x58024428 B  REGISTER PLLCKSELR (rw): RCC PLLs Clock Source Selection Register
0x58024428 C   FIELD 00w02 PLLSRC: DIVMx and PLLs clock source selection
0x58024428 C   FIELD 04w06 DIVM1: Prescaler for PLL1
0x58024428 C   FIELD 12w06 DIVM2: Prescaler for PLL2
0x58024428 C   FIELD 20w06 DIVM3: Prescaler for PLL3
0x5802442C B  REGISTER PLLCFGR (rw): RCC PLLs Configuration Register
0x5802442C C   FIELD 00w01 PLL1FRACEN: PLL1 fractional latch enable
0x5802442C C   FIELD 01w01 PLL1VCOSEL: PLL1 VCO selection
0x5802442C C   FIELD 02w02 PLL1RGE: PLL1 input frequency range
0x5802442C C   FIELD 04w01 PLL2FRACEN: PLL2 fractional latch enable
0x5802442C C   FIELD 05w01 PLL2VCOSEL: PLL2 VCO selection
0x5802442C C   FIELD 06w02 PLL2RGE: PLL2 input frequency range
0x5802442C C   FIELD 08w01 PLL3FRACEN: PLL3 fractional latch enable
0x5802442C C   FIELD 09w01 PLL3VCOSEL: PLL3 VCO selection
0x5802442C C   FIELD 10w02 PLL3RGE: PLL3 input frequency range
0x5802442C C   FIELD 16w01 DIVP1EN: PLL1 DIVP divider output enable
0x5802442C C   FIELD 17w01 DIVQ1EN: PLL1 DIVQ divider output enable
0x5802442C C   FIELD 18w01 DIVR1EN: PLL1 DIVR divider output enable
0x5802442C C   FIELD 19w01 DIVP2EN: PLL2 DIVP divider output enable
0x5802442C C   FIELD 20w01 DIVQ2EN: PLL2 DIVQ divider output enable
0x5802442C C   FIELD 21w01 DIVR2EN: PLL2 DIVR divider output enable
0x5802442C C   FIELD 22w01 DIVP3EN: PLL3 DIVP divider output enable
0x5802442C C   FIELD 23w01 DIVQ3EN: PLL3 DIVQ divider output enable
0x5802442C C   FIELD 24w01 DIVR3EN: PLL3 DIVR divider output enable
0x58024430 B  REGISTER PLL1DIVR (rw): RCC PLL1 Dividers Configuration Register
0x58024430 C   FIELD 00w09 DIVN1: Multiplication factor for PLL1 VCO
0x58024430 C   FIELD 09w07 DIVP1: PLL1 DIVP division factor
0x58024430 C   FIELD 16w07 DIVQ1: PLL1 DIVQ division factor
0x58024430 C   FIELD 24w07 DIVR1: PLL1 DIVR division factor
0x58024434 B  REGISTER PLL1FRACR (rw): RCC PLL1 Fractional Divider Register
0x58024434 C   FIELD 03w13 FRACN1: Fractional part of the multiplication factor for PLL1 VCO
0x58024438 B  REGISTER PLL2DIVR (rw): RCC PLL2 Dividers Configuration Register
0x58024438 C   FIELD 00w09 DIVN2: Multiplication factor for PLL1 VCO
0x58024438 C   FIELD 09w07 DIVP2: PLL1 DIVP division factor
0x58024438 C   FIELD 16w07 DIVQ2: PLL1 DIVQ division factor
0x58024438 C   FIELD 24w07 DIVR2: PLL1 DIVR division factor
0x5802443C B  REGISTER PLL2FRACR (rw): RCC PLL2 Fractional Divider Register
0x5802443C C   FIELD 03w13 FRACN2: Fractional part of the multiplication factor for PLL VCO
0x58024440 B  REGISTER PLL3DIVR (rw): RCC PLL3 Dividers Configuration Register
0x58024440 C   FIELD 00w09 DIVN3: Multiplication factor for PLL1 VCO
0x58024440 C   FIELD 09w07 DIVP3: PLL DIVP division factor
0x58024440 C   FIELD 16w07 DIVQ3: PLL DIVQ division factor
0x58024440 C   FIELD 24w07 DIVR3: PLL DIVR division factor
0x58024444 B  REGISTER PLL3FRACR (rw): RCC PLL3 Fractional Divider Register
0x58024444 C   FIELD 03w13 FRACN3: Fractional part of the multiplication factor for PLL3 VCO
0x5802444C B  REGISTER D1CCIPR (rw): RCC Domain 1 Kernel Clock Configuration Register
0x5802444C C   FIELD 00w02 FMCSEL: FMC kernel clock source selection
0x5802444C C   FIELD 04w02 QSPISEL: QUADSPI kernel clock source selection
0x5802444C C   FIELD 08w01 DSISEL: kernel clock source selection
0x5802444C C   FIELD 16w01 SDMMCSEL: SDMMC kernel clock source selection
0x5802444C C   FIELD 28w02 CKPERSEL: per_ck clock source selection
0x58024450 B  REGISTER D2CCIP1R (rw): RCC Domain 2 Kernel Clock Configuration Register
0x58024450 C   FIELD 00w03 SAI1SEL: SAI1 and DFSDM1 kernel Aclk clock source selection
0x58024450 C   FIELD 06w03 SAI23SEL: SAI2 and SAI3 kernel clock source selection
0x58024450 C   FIELD 12w03 SPI123SEL: SPI/I2S1,2 and 3 kernel clock source selection
0x58024450 C   FIELD 16w03 SPI45SEL: SPI4 and 5 kernel clock source selection
0x58024450 C   FIELD 20w02 SPDIFSEL: SPDIFRX kernel clock source selection
0x58024450 C   FIELD 24w01 DFSDM1SEL: DFSDM1 kernel Clk clock source selection
0x58024450 C   FIELD 28w02 FDCANSEL: FDCAN kernel clock source selection
0x58024450 C   FIELD 31w01 SWPSEL: SWPMI kernel clock source selection
0x58024454 B  REGISTER D2CCIP2R (rw): RCC Domain 2 Kernel Clock Configuration Register
0x58024454 C   FIELD 00w03 USART234578SEL: USART2/3, UART4,5, 7/8 (APB1) kernel clock source selection
0x58024454 C   FIELD 03w03 USART16SEL: USART1 and 6 kernel clock source selection
0x58024454 C   FIELD 08w02 RNGSEL: RNG kernel clock source selection
0x58024454 C   FIELD 12w02 I2C123SEL: I2C1,2,3 kernel clock source selection
0x58024454 C   FIELD 20w02 USBSEL: USBOTG 1 and 2 kernel clock source selection
0x58024454 C   FIELD 22w02 CECSEL: HDMI-CEC kernel clock source selection
0x58024454 C   FIELD 28w03 LPTIM1SEL: LPTIM1 kernel clock source selection
0x58024458 B  REGISTER D3CCIPR (rw): RCC Domain 3 Kernel Clock Configuration Register
0x58024458 C   FIELD 00w03 LPUART1SEL: LPUART1 kernel clock source selection
0x58024458 C   FIELD 08w02 I2C4SEL: I2C4 kernel clock source selection
0x58024458 C   FIELD 10w03 LPTIM2SEL: LPTIM2 kernel clock source selection
0x58024458 C   FIELD 13w03 LPTIM345SEL: LPTIM3,4,5 kernel clock source selection
0x58024458 C   FIELD 16w02 ADCSEL: SAR ADC kernel clock source selection
0x58024458 C   FIELD 21w03 SAI4ASEL: Sub-Block A of SAI4 kernel clock source selection
0x58024458 C   FIELD 24w03 SAI4BSEL: Sub-Block B of SAI4 kernel clock source selection
0x58024458 C   FIELD 28w03 SPI6SEL: SPI6 kernel clock source selection
0x58024460 B  REGISTER CIER (rw): RCC Clock Source Interrupt Enable Register
0x58024460 C   FIELD 00w01 LSIRDYIE: LSI ready Interrupt Enable
0x58024460 C   FIELD 01w01 LSERDYIE: LSE ready Interrupt Enable
0x58024460 C   FIELD 02w01 HSIRDYIE: HSI ready Interrupt Enable
0x58024460 C   FIELD 03w01 HSERDYIE: HSE ready Interrupt Enable
0x58024460 C   FIELD 04w01 CSIRDYIE: CSI ready Interrupt Enable
0x58024460 C   FIELD 05w01 HSI48RDYIE: RC48 ready Interrupt Enable
0x58024460 C   FIELD 06w01 PLL1RDYIE: PLL1 ready Interrupt Enable
0x58024460 C   FIELD 07w01 PLL2RDYIE: PLL2 ready Interrupt Enable
0x58024460 C   FIELD 08w01 PLL3RDYIE: PLL3 ready Interrupt Enable
0x58024460 C   FIELD 09w01 LSECSSIE: LSE clock security system Interrupt Enable
0x58024464 B  REGISTER CIFR (ro): RCC Clock Source Interrupt Flag Register
0x58024464 C   FIELD 00w01 LSIRDYF: LSI ready Interrupt Flag
0x58024464 C   FIELD 01w01 LSERDYF: LSE ready Interrupt Flag
0x58024464 C   FIELD 02w01 HSIRDYF: HSI ready Interrupt Flag
0x58024464 C   FIELD 03w01 HSERDYF: HSE ready Interrupt Flag
0x58024464 C   FIELD 04w01 CSIRDY: CSI ready Interrupt Flag
0x58024464 C   FIELD 05w01 HSI48RDYF: RC48 ready Interrupt Flag
0x58024464 C   FIELD 06w01 PLL1RDYF: PLL1 ready Interrupt Flag
0x58024464 C   FIELD 07w01 PLL2RDYF: PLL2 ready Interrupt Flag
0x58024464 C   FIELD 08w01 PLL3RDYF: PLL3 ready Interrupt Flag
0x58024464 C   FIELD 09w01 LSECSSF: LSE clock security system Interrupt Flag
0x58024464 C   FIELD 10w01 HSECSSF: HSE clock security system Interrupt Flag
0x58024468 B  REGISTER CICR (rw): RCC Clock Source Interrupt Clear Register
0x58024468 C   FIELD 00w01 LSIRDYC: LSI ready Interrupt Clear
0x58024468 C   FIELD 01w01 LSERDYC: LSE ready Interrupt Clear
0x58024468 C   FIELD 02w01 HSIRDYC: HSI ready Interrupt Clear
0x58024468 C   FIELD 03w01 HSERDYC: HSE ready Interrupt Clear
0x58024468 C   FIELD 04w01 HSE_ready_Interrupt_Clear: CSI ready Interrupt Clear
0x58024468 C   FIELD 05w01 HSI48RDYC: RC48 ready Interrupt Clear
0x58024468 C   FIELD 06w01 PLL1RDYC: PLL1 ready Interrupt Clear
0x58024468 C   FIELD 07w01 PLL2RDYC: PLL2 ready Interrupt Clear
0x58024468 C   FIELD 08w01 PLL3RDYC: PLL3 ready Interrupt Clear
0x58024468 C   FIELD 09w01 LSECSSC: LSE clock security system Interrupt Clear
0x58024468 C   FIELD 10w01 HSECSSC: HSE clock security system Interrupt Clear
0x58024470 B  REGISTER BDCR (rw): RCC Backup Domain Control Register
0x58024470 C   FIELD 00w01 LSEON: LSE oscillator enabled
0x58024470 C   FIELD 01w01 LSERDY: LSE oscillator ready
0x58024470 C   FIELD 02w01 LSEBYP: LSE oscillator bypass
0x58024470 C   FIELD 03w02 LSEDRV: LSE oscillator driving capability
0x58024470 C   FIELD 05w01 LSECSSON: LSE clock security system enable
0x58024470 C   FIELD 06w01 LSECSSD: LSE clock security system failure detection
0x58024470 C   FIELD 08w02 RTCSEL: RTC clock source selection
0x58024470 C   FIELD 15w01 RTCEN: RTC clock enable
0x58024470 C   FIELD 16w01 BDRST: VSwitch domain software reset
0x58024474 B  REGISTER CSR (rw): RCC Clock Control and Status Register
0x58024474 C   FIELD 00w01 LSION: LSI oscillator enable
0x58024474 C   FIELD 01w01 LSIRDY: LSI oscillator ready
0x5802447C B  REGISTER AHB3RSTR (rw): RCC AHB3 Reset Register
0x5802447C C   FIELD 00w01 MDMARST: MDMA block reset
0x5802447C C   FIELD 04w01 DMA2DRST: DMA2D block reset
0x5802447C C   FIELD 05w01 JPGDECRST: JPGDEC block reset
0x5802447C C   FIELD 12w01 FMCRST: FMC block reset
0x5802447C C   FIELD 14w01 QSPIRST: QUADSPI and QUADSPI delay block reset
0x5802447C C   FIELD 16w01 SDMMC1RST: SDMMC1 and SDMMC1 delay block reset
0x5802447C C   FIELD 31w01 CPURST: CPU reset
0x58024480 B  REGISTER AHB1RSTR (rw): RCC AHB1 Peripheral Reset Register
0x58024480 C   FIELD 00w01 DMA1RST: DMA1 block reset
0x58024480 C   FIELD 01w01 DMA2RST: DMA2 block reset
0x58024480 C   FIELD 05w01 ADC12RST: ADC1&2 block reset
0x58024480 C   FIELD 14w01 ARTRST: ART block reset
0x58024480 C   FIELD 15w01 ETH1MACRST: ETH1MAC block reset
0x58024480 C   FIELD 25w01 USB1OTGRST: USB1OTG block reset
0x58024480 C   FIELD 27w01 USB2OTGRST: USB2OTG block reset
0x58024484 B  REGISTER AHB2RSTR (rw): RCC AHB2 Peripheral Reset Register
0x58024484 C   FIELD 00w01 CAMITFRST: CAMITF block reset
0x58024484 C   FIELD 04w01 CRYPTRST: Cryptography block reset
0x58024484 C   FIELD 05w01 HASHRST: Hash block reset
0x58024484 C   FIELD 06w01 RNGRST: Random Number Generator block reset
0x58024484 C   FIELD 09w01 SDMMC2RST: SDMMC2 and SDMMC2 Delay block reset
0x58024488 B  REGISTER AHB4RSTR (rw): RCC AHB4 Peripheral Reset Register
0x58024488 C   FIELD 00w01 GPIOARST: GPIO block reset
0x58024488 C   FIELD 01w01 GPIOBRST: GPIO block reset
0x58024488 C   FIELD 02w01 GPIOCRST: GPIO block reset
0x58024488 C   FIELD 03w01 GPIODRST: GPIO block reset
0x58024488 C   FIELD 04w01 GPIOERST: GPIO block reset
0x58024488 C   FIELD 05w01 GPIOFRST: GPIO block reset
0x58024488 C   FIELD 06w01 GPIOGRST: GPIO block reset
0x58024488 C   FIELD 07w01 GPIOHRST: GPIO block reset
0x58024488 C   FIELD 08w01 GPIOIRST: GPIO block reset
0x58024488 C   FIELD 09w01 GPIOJRST: GPIO block reset
0x58024488 C   FIELD 10w01 GPIOKRST: GPIO block reset
0x58024488 C   FIELD 19w01 CRCRST: CRC block reset
0x58024488 C   FIELD 21w01 BDMARST: BDMA block reset
0x58024488 C   FIELD 24w01 ADC3RST: ADC3 block reset
0x58024488 C   FIELD 25w01 HSEMRST: HSEM block reset
0x5802448C B  REGISTER APB3RSTR (rw): RCC APB3 Peripheral Reset Register
0x5802448C C   FIELD 03w01 LTDCRST: LTDC block reset
0x5802448C C   FIELD 04w01 DSIRST: DSI block reset
0x58024490 B  REGISTER APB1LRSTR (rw): RCC APB1 Peripheral Reset Register
0x58024490 C   FIELD 00w01 TIM2RST: TIM block reset
0x58024490 C   FIELD 01w01 TIM3RST: TIM block reset
0x58024490 C   FIELD 02w01 TIM4RST: TIM block reset
0x58024490 C   FIELD 03w01 TIM5RST: TIM block reset
0x58024490 C   FIELD 04w01 TIM6RST: TIM block reset
0x58024490 C   FIELD 05w01 TIM7RST: TIM block reset
0x58024490 C   FIELD 06w01 TIM12RST: TIM block reset
0x58024490 C   FIELD 07w01 TIM13RST: TIM block reset
0x58024490 C   FIELD 08w01 TIM14RST: TIM block reset
0x58024490 C   FIELD 09w01 LPTIM1RST: TIM block reset
0x58024490 C   FIELD 14w01 SPI2RST: SPI2 block reset
0x58024490 C   FIELD 15w01 SPI3RST: SPI3 block reset
0x58024490 C   FIELD 16w01 SPDIFRXRST: SPDIFRX block reset
0x58024490 C   FIELD 17w01 USART2RST: USART2 block reset
0x58024490 C   FIELD 18w01 USART3RST: USART3 block reset
0x58024490 C   FIELD 19w01 UART4RST: UART4 block reset
0x58024490 C   FIELD 20w01 UART5RST: UART5 block reset
0x58024490 C   FIELD 21w01 I2C1RST: I2C1 block reset
0x58024490 C   FIELD 22w01 I2C2RST: I2C2 block reset
0x58024490 C   FIELD 23w01 I2C3RST: I2C3 block reset
0x58024490 C   FIELD 27w01 CECRST: HDMI-CEC block reset
0x58024490 C   FIELD 29w01 DAC12RST: DAC1 and 2 Blocks Reset
0x58024490 C   FIELD 30w01 UART7RST: UART7 block reset
0x58024490 C   FIELD 31w01 UART8RST: UART8 block reset
0x58024494 B  REGISTER APB1HRSTR (rw): RCC APB1 Peripheral Reset Register
0x58024494 C   FIELD 01w01 CRSRST: Clock Recovery System reset
0x58024494 C   FIELD 02w01 SWPRST: SWPMI block reset
0x58024494 C   FIELD 04w01 OPAMPRST: OPAMP block reset
0x58024494 C   FIELD 05w01 MDIOSRST: MDIOS block reset
0x58024494 C   FIELD 08w01 FDCANRST: FDCAN block reset
0x58024498 B  REGISTER APB2RSTR (rw): RCC APB2 Peripheral Reset Register
0x58024498 C   FIELD 00w01 TIM1RST: TIM1 block reset
0x58024498 C   FIELD 01w01 TIM8RST: TIM8 block reset
0x58024498 C   FIELD 04w01 USART1RST: USART1 block reset
0x58024498 C   FIELD 05w01 USART6RST: USART6 block reset
0x58024498 C   FIELD 12w01 SPI1RST: SPI1 block reset
0x58024498 C   FIELD 13w01 SPI4RST: SPI4 block reset
0x58024498 C   FIELD 16w01 TIM15RST: TIM15 block reset
0x58024498 C   FIELD 17w01 TIM16RST: TIM16 block reset
0x58024498 C   FIELD 18w01 TIM17RST: TIM17 block reset
0x58024498 C   FIELD 20w01 SPI5RST: SPI5 block reset
0x58024498 C   FIELD 22w01 SAI1RST: SAI1 block reset
0x58024498 C   FIELD 23w01 SAI2RST: SAI2 block reset
0x58024498 C   FIELD 24w01 SAI3RST: SAI3 block reset
0x58024498 C   FIELD 28w01 DFSDM1RST: DFSDM1 block reset
0x58024498 C   FIELD 29w01 HRTIMRST: HRTIM block reset
0x5802449C B  REGISTER APB4RSTR (rw): RCC APB4 Peripheral Reset Register
0x5802449C C   FIELD 01w01 SYSCFGRST: SYSCFG block reset
0x5802449C C   FIELD 03w01 LPUART1RST: LPUART1 block reset
0x5802449C C   FIELD 05w01 SPI6RST: SPI6 block reset
0x5802449C C   FIELD 07w01 I2C4RST: I2C4 block reset
0x5802449C C   FIELD 09w01 LPTIM2RST: LPTIM2 block reset
0x5802449C C   FIELD 10w01 LPTIM3RST: LPTIM3 block reset
0x5802449C C   FIELD 11w01 LPTIM4RST: LPTIM4 block reset
0x5802449C C   FIELD 12w01 LPTIM5RST: LPTIM5 block reset
0x5802449C C   FIELD 14w01 COMP12RST: COMP12 Blocks Reset
0x5802449C C   FIELD 15w01 VREFRST: VREF block reset
0x5802449C C   FIELD 21w01 SAI4RST: SAI4 block reset
0x580244A0 B  REGISTER GCR (rw): RCC Global Control Register
0x580244A0 C   FIELD 00w01 WW1RSC: WWDG1 reset scope control
0x580244A0 C   FIELD 01w01 WW2RSC: WWDG2 reset scope control
0x580244A0 C   FIELD 02w01 BOOT_C1: Force allow CPU1 to boot
0x580244A0 C   FIELD 03w01 BOOT_C2: Force allow CPU2 to boot
0x580244A8 B  REGISTER D3AMR (rw): RCC D3 Autonomous mode Register
0x580244A8 C   FIELD 00w01 BDMAAMEN: BDMA and DMAMUX Autonomous mode enable
0x580244A8 C   FIELD 03w01 LPUART1AMEN: LPUART1 Autonomous mode enable
0x580244A8 C   FIELD 05w01 SPI6AMEN: SPI6 Autonomous mode enable
0x580244A8 C   FIELD 07w01 I2C4AMEN: I2C4 Autonomous mode enable
0x580244A8 C   FIELD 09w01 LPTIM2AMEN: LPTIM2 Autonomous mode enable
0x580244A8 C   FIELD 10w01 LPTIM3AMEN: LPTIM3 Autonomous mode enable
0x580244A8 C   FIELD 11w01 LPTIM4AMEN: LPTIM4 Autonomous mode enable
0x580244A8 C   FIELD 12w01 LPTIM5AMEN: LPTIM5 Autonomous mode enable
0x580244A8 C   FIELD 14w01 COMP12AMEN: COMP12 Autonomous mode enable
0x580244A8 C   FIELD 15w01 VREFAMEN: VREF Autonomous mode enable
0x580244A8 C   FIELD 16w01 RTCAMEN: RTC Autonomous mode enable
0x580244A8 C   FIELD 19w01 CRCAMEN: CRC Autonomous mode enable
0x580244A8 C   FIELD 21w01 SAI4AMEN: SAI4 Autonomous mode enable
0x580244A8 C   FIELD 24w01 ADC3AMEN: ADC3 Autonomous mode enable
0x580244A8 C   FIELD 28w01 BKPSRAMAMEN: Backup RAM Autonomous mode enable
0x580244A8 C   FIELD 29w01 SRAM4AMEN: SRAM4 Autonomous mode enable
0x580244D0 B  REGISTER RSR (rw): RCC Reset Status Register
0x580244D0 C   FIELD 16w01 RMVF: Remove reset flag
0x580244D0 C   FIELD 17w01 CPURSTF: CPU reset flag
0x580244D0 C   FIELD 19w01 D1RSTF: D1 domain power switch reset flag
0x580244D0 C   FIELD 20w01 D2RSTF: D2 domain power switch reset flag
0x580244D0 C   FIELD 21w01 BORRSTF: BOR reset flag
0x580244D0 C   FIELD 22w01 PINRSTF: Pin reset flag (NRST)
0x580244D0 C   FIELD 23w01 PORRSTF: POR/PDR reset flag
0x580244D0 C   FIELD 24w01 SFTRSTF: System reset from CPU reset flag
0x580244D0 C   FIELD 26w01 IWDG1RSTF: Independent Watchdog reset flag
0x580244D0 C   FIELD 28w01 WWDG1RSTF: Window Watchdog reset flag
0x580244D0 C   FIELD 30w01 LPWRRSTF: Reset due to illegal D1 DStandby or CPU CStop flag
0x580244D4 B  REGISTER AHB3ENR (rw): RCC AHB3 Clock Register
0x580244D4 C   FIELD 00w01 MDMAEN: MDMA Peripheral Clock Enable
0x580244D4 C   FIELD 04w01 DMA2DEN: DMA2D Peripheral Clock Enable
0x580244D4 C   FIELD 05w01 JPGDECEN: JPGDEC Peripheral Clock Enable
0x580244D4 C   FIELD 12w01 FMCEN: FMC Peripheral Clocks Enable
0x580244D4 C   FIELD 14w01 QSPIEN: QUADSPI and QUADSPI Delay Clock Enable
0x580244D4 C   FIELD 16w01 SDMMC1EN: SDMMC1 and SDMMC1 Delay Clock Enable
0x580244D4 C   FIELD 28w01 DTCM1EN: D1 DTCM1 block enable
0x580244D4 C   FIELD 29w01 DTCM2EN: D1 DTCM2 block enable
0x580244D4 C   FIELD 30w01 ITCM1EN: D1 ITCM block enable
0x580244D4 C   FIELD 31w01 AXISRAMEN: AXISRAM block enable
0x580244D8 B  REGISTER AHB1ENR (rw): RCC AHB1 Clock Register
0x580244D8 C   FIELD 00w01 DMA1EN: DMA1 Clock Enable
0x580244D8 C   FIELD 01w01 DMA2EN: DMA2 Clock Enable
0x580244D8 C   FIELD 05w01 ADC12EN: ADC1/2 Peripheral Clocks Enable
0x580244D8 C   FIELD 14w01 ARTEN: ART Clock Enable
0x580244D8 C   FIELD 15w01 ETH1MACEN: Ethernet MAC bus interface Clock Enable
0x580244D8 C   FIELD 16w01 ETH1TXEN: Ethernet Transmission Clock Enable
0x580244D8 C   FIELD 17w01 ETH1RXEN: Ethernet Reception Clock Enable
0x580244D8 C   FIELD 25w01 USB1OTGEN: USB1OTG Peripheral Clocks Enable
0x580244D8 C   FIELD 26w01 USB1ULPIEN: USB_PHY1 Clocks Enable
0x580244D8 C   FIELD 27w01 USB2OTGEN: USB2OTG Peripheral Clocks Enable
0x580244D8 C   FIELD 28w01 USB2ULPIEN: USB_PHY2 Clocks Enable
0x580244DC B  REGISTER AHB2ENR (rw): RCC AHB2 Clock Register
0x580244DC C   FIELD 00w01 DCMIEN: DCMI peripheral clock
0x580244DC C   FIELD 04w01 CRYPTEN: CRYPT peripheral clock enable
0x580244DC C   FIELD 05w01 HASHEN: HASH peripheral clock enable
0x580244DC C   FIELD 06w01 RNGEN: RNG peripheral clocks enable
0x580244DC C   FIELD 09w01 SDMMC2EN: SDMMC2 and SDMMC2 delay clock enable
0x580244DC C   FIELD 29w01 SRAM1EN: SRAM1 block enable
0x580244DC C   FIELD 30w01 SRAM2EN: SRAM2 block enable
0x580244DC C   FIELD 31w01 SRAM3EN: SRAM3 block enable
0x580244E0 B  REGISTER AHB4ENR (rw): RCC AHB4 Clock Register
0x580244E0 C   FIELD 00w01 GPIOAEN: 0GPIO peripheral clock enable
0x580244E0 C   FIELD 01w01 GPIOBEN: 0GPIO peripheral clock enable
0x580244E0 C   FIELD 02w01 GPIOCEN: 0GPIO peripheral clock enable
0x580244E0 C   FIELD 03w01 GPIODEN: 0GPIO peripheral clock enable
0x580244E0 C   FIELD 04w01 GPIOEEN: 0GPIO peripheral clock enable
0x580244E0 C   FIELD 05w01 GPIOFEN: 0GPIO peripheral clock enable
0x580244E0 C   FIELD 06w01 GPIOGEN: 0GPIO peripheral clock enable
0x580244E0 C   FIELD 07w01 GPIOHEN: 0GPIO peripheral clock enable
0x580244E0 C   FIELD 08w01 GPIOIEN: 0GPIO peripheral clock enable
0x580244E0 C   FIELD 09w01 GPIOJEN: 0GPIO peripheral clock enable
0x580244E0 C   FIELD 10w01 GPIOKEN: 0GPIO peripheral clock enable
0x580244E0 C   FIELD 19w01 CRCEN: CRC peripheral clock enable
0x580244E0 C   FIELD 21w01 BDMAEN: BDMA and DMAMUX2 Clock Enable
0x580244E0 C   FIELD 24w01 ADC3EN: ADC3 Peripheral Clocks Enable
0x580244E0 C   FIELD 25w01 HSEMEN: HSEM peripheral clock enable
0x580244E0 C   FIELD 28w01 BKPRAMEN: Backup RAM Clock Enable
0x580244E4 B  REGISTER APB3ENR (rw): RCC APB3 Clock Register
0x580244E4 C   FIELD 03w01 LTDCEN: LTDC peripheral clock enable
0x580244E4 C   FIELD 04w01 DSIEN: DSI Peripheral clocks enable
0x580244E4 C   FIELD 06w01 WWDG1EN: WWDG1 Clock Enable
0x580244E8 B  REGISTER APB1LENR (rw): RCC APB1 Clock Register
0x580244E8 C   FIELD 00w01 TIM2EN: TIM peripheral clock enable
0x580244E8 C   FIELD 01w01 TIM3EN: TIM peripheral clock enable
0x580244E8 C   FIELD 02w01 TIM4EN: TIM peripheral clock enable
0x580244E8 C   FIELD 03w01 TIM5EN: TIM peripheral clock enable
0x580244E8 C   FIELD 04w01 TIM6EN: TIM peripheral clock enable
0x580244E8 C   FIELD 05w01 TIM7EN: TIM peripheral clock enable
0x580244E8 C   FIELD 06w01 TIM12EN: TIM peripheral clock enable
0x580244E8 C   FIELD 07w01 TIM13EN: TIM peripheral clock enable
0x580244E8 C   FIELD 08w01 TIM14EN: TIM peripheral clock enable
0x580244E8 C   FIELD 09w01 LPTIM1EN: LPTIM1 Peripheral Clocks Enable
0x580244E8 C   FIELD 11w01 WWDG2EN: WWDG2 peripheral clock enable
0x580244E8 C   FIELD 14w01 SPI2EN: SPI2 Peripheral Clocks Enable
0x580244E8 C   FIELD 15w01 SPI3EN: SPI3 Peripheral Clocks Enable
0x580244E8 C   FIELD 16w01 SPDIFRXEN: SPDIFRX Peripheral Clocks Enable
0x580244E8 C   FIELD 17w01 USART2EN: USART2 Peripheral Clocks Enable
0x580244E8 C   FIELD 18w01 USART3EN: USART3 Peripheral Clocks Enable
0x580244E8 C   FIELD 19w01 UART4EN: UART4 Peripheral Clocks Enable
0x580244E8 C   FIELD 20w01 UART5EN: UART5 Peripheral Clocks Enable
0x580244E8 C   FIELD 21w01 I2C1EN: I2C1 Peripheral Clocks Enable
0x580244E8 C   FIELD 22w01 I2C2EN: I2C2 Peripheral Clocks Enable
0x580244E8 C   FIELD 23w01 I2C3EN: I2C3 Peripheral Clocks Enable
0x580244E8 C   FIELD 27w01 CECEN: HDMI-CEC peripheral clock enable
0x580244E8 C   FIELD 29w01 DAC12EN: DAC1&2 peripheral clock enable
0x580244E8 C   FIELD 30w01 UART7EN: UART7 Peripheral Clocks Enable
0x580244E8 C   FIELD 31w01 UART8EN: UART8 Peripheral Clocks Enable
0x580244EC B  REGISTER APB1HENR (rw): RCC APB1 Clock Register
0x580244EC C   FIELD 01w01 CRSEN: Clock Recovery System peripheral clock enable
0x580244EC C   FIELD 02w01 SWPEN: SWPMI Peripheral Clocks Enable
0x580244EC C   FIELD 04w01 OPAMPEN: OPAMP peripheral clock enable
0x580244EC C   FIELD 05w01 MDIOSEN: MDIOS peripheral clock enable
0x580244EC C   FIELD 08w01 FDCANEN: FDCAN Peripheral Clocks Enable
0x580244F0 B  REGISTER APB2ENR (rw): RCC APB2 Clock Register
0x580244F0 C   FIELD 00w01 TIM1EN: TIM1 peripheral clock enable
0x580244F0 C   FIELD 01w01 TIM8EN: TIM8 peripheral clock enable
0x580244F0 C   FIELD 04w01 USART1EN: USART1 Peripheral Clocks Enable
0x580244F0 C   FIELD 05w01 USART6EN: USART6 Peripheral Clocks Enable
0x580244F0 C   FIELD 12w01 SPI1EN: SPI1 Peripheral Clocks Enable
0x580244F0 C   FIELD 13w01 SPI4EN: SPI4 Peripheral Clocks Enable
0x580244F0 C   FIELD 16w01 TIM15EN: TIM15 peripheral clock enable
0x580244F0 C   FIELD 17w01 TIM16EN: TIM16 peripheral clock enable
0x580244F0 C   FIELD 18w01 TIM17EN: TIM17 peripheral clock enable
0x580244F0 C   FIELD 20w01 SPI5EN: SPI5 Peripheral Clocks Enable
0x580244F0 C   FIELD 22w01 SAI1EN: SAI1 Peripheral Clocks Enable
0x580244F0 C   FIELD 23w01 SAI2EN: SAI2 Peripheral Clocks Enable
0x580244F0 C   FIELD 24w01 SAI3EN: SAI3 Peripheral Clocks Enable
0x580244F0 C   FIELD 28w01 DFSDM1EN: DFSDM1 Peripheral Clocks Enable
0x580244F0 C   FIELD 29w01 HRTIMEN: HRTIM peripheral clock enable
0x580244F4 B  REGISTER APB4ENR (rw): RCC APB4 Clock Register
0x580244F4 C   FIELD 01w01 SYSCFGEN: SYSCFG peripheral clock enable
0x580244F4 C   FIELD 03w01 LPUART1EN: LPUART1 Peripheral Clocks Enable
0x580244F4 C   FIELD 05w01 SPI6EN: SPI6 Peripheral Clocks Enable
0x580244F4 C   FIELD 07w01 I2C4EN: I2C4 Peripheral Clocks Enable
0x580244F4 C   FIELD 09w01 LPTIM2EN: LPTIM2 Peripheral Clocks Enable
0x580244F4 C   FIELD 10w01 LPTIM3EN: LPTIM3 Peripheral Clocks Enable
0x580244F4 C   FIELD 11w01 LPTIM4EN: LPTIM4 Peripheral Clocks Enable
0x580244F4 C   FIELD 12w01 LPTIM5EN: LPTIM5 Peripheral Clocks Enable
0x580244F4 C   FIELD 14w01 COMP12EN: COMP1/2 peripheral clock enable
0x580244F4 C   FIELD 15w01 VREFEN: VREF peripheral clock enable
0x580244F4 C   FIELD 16w01 RTCAPBEN: RTC APB Clock Enable
0x580244F4 C   FIELD 21w01 SAI4EN: SAI4 Peripheral Clocks Enable
0x580244FC B  REGISTER AHB3LPENR (rw): RCC AHB3 Sleep Clock Register
0x580244FC C   FIELD 00w01 MDMALPEN: MDMA Clock Enable During CSleep Mode
0x580244FC C   FIELD 04w01 DMA2DLPEN: DMA2D Clock Enable During CSleep Mode
0x580244FC C   FIELD 05w01 JPGDECLPEN: JPGDEC Clock Enable During CSleep Mode
0x580244FC C   FIELD 08w01 FLITFLPEN: FLITF Clock Enable During CSleep Mode
0x580244FC C   FIELD 12w01 FMCLPEN: FMC Peripheral Clocks Enable During CSleep Mode
0x580244FC C   FIELD 14w01 QSPILPEN: QUADSPI and QUADSPI Delay Clock Enable During CSleep Mode
0x580244FC C   FIELD 16w01 SDMMC1LPEN: SDMMC1 and SDMMC1 Delay Clock Enable During CSleep Mode
0x580244FC C   FIELD 28w01 D1DTCM1LPEN: D1DTCM1 Block Clock Enable During CSleep mode
0x580244FC C   FIELD 29w01 DTCM2LPEN: D1 DTCM2 Block Clock Enable During CSleep mode
0x580244FC C   FIELD 30w01 ITCMLPEN: D1ITCM Block Clock Enable During CSleep mode
0x580244FC C   FIELD 31w01 AXISRAMLPEN: AXISRAM Block Clock Enable During CSleep mode
0x58024500 B  REGISTER AHB1LPENR (rw): RCC AHB1 Sleep Clock Register
0x58024500 C   FIELD 00w01 DMA1LPEN: DMA1 Clock Enable During CSleep Mode
0x58024500 C   FIELD 01w01 DMA2LPEN: DMA2 Clock Enable During CSleep Mode
0x58024500 C   FIELD 05w01 ADC12LPEN: ADC1/2 Peripheral Clocks Enable During CSleep Mode
0x58024500 C   FIELD 14w01 ARTLPEN: ART Clock Enable During CSleep Mode
0x58024500 C   FIELD 15w01 ETH1MACLPEN: Ethernet MAC bus interface Clock Enable During CSleep Mode
0x58024500 C   FIELD 16w01 ETH1TXLPEN: Ethernet Transmission Clock Enable During CSleep Mode
0x58024500 C   FIELD 17w01 ETH1RXLPEN: Ethernet Reception Clock Enable During CSleep Mode
0x58024500 C   FIELD 25w01 USB1OTGLPEN: USB1OTG peripheral clock enable during CSleep mode
0x58024500 C   FIELD 26w01 USB1ULPILPEN: USB_PHY1 clock enable during CSleep mode
0x58024500 C   FIELD 27w01 USB2OTGLPEN: USB2OTG peripheral clock enable during CSleep mode
0x58024500 C   FIELD 28w01 USB2ULPILPEN: USB_PHY2 clocks enable during CSleep mode
0x58024504 B  REGISTER AHB2LPENR (rw): RCC AHB2 Sleep Clock Register
0x58024504 C   FIELD 00w01 DCMILPEN: DCMI peripheral clock enable during csleep mode
0x58024504 C   FIELD 04w01 CRYPTLPEN: CRYPT peripheral clock enable during CSleep mode
0x58024504 C   FIELD 05w01 HASHLPEN: HASH peripheral clock enable during CSleep mode
0x58024504 C   FIELD 06w01 RNGLPEN: RNG peripheral clock enable during CSleep mode
0x58024504 C   FIELD 09w01 SDMMC2LPEN: SDMMC2 and SDMMC2 Delay Clock Enable During CSleep Mode
0x58024504 C   FIELD 29w01 SRAM1LPEN: SRAM1 Clock Enable During CSleep Mode
0x58024504 C   FIELD 30w01 SRAM2LPEN: SRAM2 Clock Enable During CSleep Mode
0x58024504 C   FIELD 31w01 SRAM3LPEN: SRAM3 Clock Enable During CSleep Mode
0x58024508 B  REGISTER AHB4LPENR (rw): RCC AHB4 Sleep Clock Register
0x58024508 C   FIELD 00w01 GPIOALPEN: GPIO peripheral clock enable during CSleep mode
0x58024508 C   FIELD 01w01 GPIOBLPEN: GPIO peripheral clock enable during CSleep mode
0x58024508 C   FIELD 02w01 GPIOCLPEN: GPIO peripheral clock enable during CSleep mode
0x58024508 C   FIELD 03w01 GPIODLPEN: GPIO peripheral clock enable during CSleep mode
0x58024508 C   FIELD 04w01 GPIOELPEN: GPIO peripheral clock enable during CSleep mode
0x58024508 C   FIELD 05w01 GPIOFLPEN: GPIO peripheral clock enable during CSleep mode
0x58024508 C   FIELD 06w01 GPIOGLPEN: GPIO peripheral clock enable during CSleep mode
0x58024508 C   FIELD 07w01 GPIOHLPEN: GPIO peripheral clock enable during CSleep mode
0x58024508 C   FIELD 08w01 GPIOILPEN: GPIO peripheral clock enable during CSleep mode
0x58024508 C   FIELD 09w01 GPIOJLPEN: GPIO peripheral clock enable during CSleep mode
0x58024508 C   FIELD 10w01 GPIOKLPEN: GPIO peripheral clock enable during CSleep mode
0x58024508 C   FIELD 19w01 CRCLPEN: CRC peripheral clock enable during CSleep mode
0x58024508 C   FIELD 21w01 BDMALPEN: BDMA Clock Enable During CSleep Mode
0x58024508 C   FIELD 24w01 ADC3LPEN: ADC3 Peripheral Clocks Enable During CSleep Mode
0x58024508 C   FIELD 28w01 BKPRAMLPEN: Backup RAM Clock Enable During CSleep Mode
0x58024508 C   FIELD 29w01 SRAM4LPEN: SRAM4 Clock Enable During CSleep Mode
0x5802450C B  REGISTER APB3LPENR (rw): RCC APB3 Sleep Clock Register
0x5802450C C   FIELD 03w01 LTDCLPEN: LTDC peripheral clock enable during CSleep mode
0x5802450C C   FIELD 04w01 DSILPEN: DSI Peripheral Clock Enable During CSleep Mode
0x5802450C C   FIELD 06w01 WWDG1LPEN: WWDG1 Clock Enable During CSleep Mode
0x58024510 B  REGISTER APB1LLPENR (rw): RCC APB1 Low Sleep Clock Register
0x58024510 C   FIELD 00w01 TIM2LPEN: TIM2 peripheral clock enable during CSleep mode
0x58024510 C   FIELD 01w01 TIM3LPEN: TIM3 peripheral clock enable during CSleep mode
0x58024510 C   FIELD 02w01 TIM4LPEN: TIM4 peripheral clock enable during CSleep mode
0x58024510 C   FIELD 03w01 TIM5LPEN: TIM5 peripheral clock enable during CSleep mode
0x58024510 C   FIELD 04w01 TIM6LPEN: TIM6 peripheral clock enable during CSleep mode
0x58024510 C   FIELD 05w01 TIM7LPEN: TIM7 peripheral clock enable during CSleep mode
0x58024510 C   FIELD 06w01 TIM12LPEN: TIM12 peripheral clock enable during CSleep mode
0x58024510 C   FIELD 07w01 TIM13LPEN: TIM13 peripheral clock enable during CSleep mode
0x58024510 C   FIELD 08w01 TIM14LPEN: TIM14 peripheral clock enable during CSleep mode
0x58024510 C   FIELD 09w01 LPTIM1LPEN: LPTIM1 Peripheral Clocks Enable During CSleep Mode
0x58024510 C   FIELD 11w01 WWDG2LPEN: WWDG2 peripheral Clocks Enable During CSleep Mode
0x58024510 C   FIELD 14w01 SPI2LPEN: SPI2 Peripheral Clocks Enable During CSleep Mode
0x58024510 C   FIELD 15w01 SPI3LPEN: SPI3 Peripheral Clocks Enable During CSleep Mode
0x58024510 C   FIELD 16w01 SPDIFRXLPEN: SPDIFRX Peripheral Clocks Enable During CSleep Mode
0x58024510 C   FIELD 17w01 USART2LPEN: USART2 Peripheral Clocks Enable During CSleep Mode
0x58024510 C   FIELD 18w01 USART3LPEN: USART3 Peripheral Clocks Enable During CSleep Mode
0x58024510 C   FIELD 19w01 UART4LPEN: UART4 Peripheral Clocks Enable During CSleep Mode
0x58024510 C   FIELD 20w01 UART5LPEN: UART5 Peripheral Clocks Enable During CSleep Mode
0x58024510 C   FIELD 21w01 I2C1LPEN: I2C1 Peripheral Clocks Enable During CSleep Mode
0x58024510 C   FIELD 22w01 I2C2LPEN: I2C2 Peripheral Clocks Enable During CSleep Mode
0x58024510 C   FIELD 23w01 I2C3LPEN: I2C3 Peripheral Clocks Enable During CSleep Mode
0x58024510 C   FIELD 27w01 CECLPEN: HDMI-CEC Peripheral Clocks Enable During CSleep Mode
0x58024510 C   FIELD 29w01 DAC12LPEN: DAC1/2 peripheral clock enable during CSleep mode
0x58024510 C   FIELD 30w01 UART7LPEN: UART7 Peripheral Clocks Enable During CSleep Mode
0x58024510 C   FIELD 31w01 UART8LPEN: UART8 Peripheral Clocks Enable During CSleep Mode
0x58024514 B  REGISTER APB1HLPENR (rw): RCC APB1 High Sleep Clock Register
0x58024514 C   FIELD 01w01 CRSLPEN: Clock Recovery System peripheral clock enable during CSleep mode
0x58024514 C   FIELD 02w01 SWPLPEN: SWPMI Peripheral Clocks Enable During CSleep Mode
0x58024514 C   FIELD 04w01 OPAMPLPEN: OPAMP peripheral clock enable during CSleep mode
0x58024514 C   FIELD 05w01 MDIOSLPEN: MDIOS peripheral clock enable during CSleep mode
0x58024514 C   FIELD 08w01 FDCANLPEN: FDCAN Peripheral Clocks Enable During CSleep Mode
0x58024518 B  REGISTER APB2LPENR (rw): RCC APB2 Sleep Clock Register
0x58024518 C   FIELD 00w01 TIM1LPEN: TIM1 peripheral clock enable during CSleep mode
0x58024518 C   FIELD 01w01 TIM8LPEN: TIM8 peripheral clock enable during CSleep mode
0x58024518 C   FIELD 04w01 USART1LPEN: USART1 Peripheral Clocks Enable During CSleep Mode
0x58024518 C   FIELD 05w01 USART6LPEN: USART6 Peripheral Clocks Enable During CSleep Mode
0x58024518 C   FIELD 12w01 SPI1LPEN: SPI1 Peripheral Clocks Enable During CSleep Mode
0x58024518 C   FIELD 13w01 SPI4LPEN: SPI4 Peripheral Clocks Enable During CSleep Mode
0x58024518 C   FIELD 16w01 TIM15LPEN: TIM15 peripheral clock enable during CSleep mode
0x58024518 C   FIELD 17w01 TIM16LPEN: TIM16 peripheral clock enable during CSleep mode
0x58024518 C   FIELD 18w01 TIM17LPEN: TIM17 peripheral clock enable during CSleep mode
0x58024518 C   FIELD 20w01 SPI5LPEN: SPI5 Peripheral Clocks Enable During CSleep Mode
0x58024518 C   FIELD 22w01 SAI1LPEN: SAI1 Peripheral Clocks Enable During CSleep Mode
0x58024518 C   FIELD 23w01 SAI2LPEN: SAI2 Peripheral Clocks Enable During CSleep Mode
0x58024518 C   FIELD 24w01 SAI3LPEN: SAI3 Peripheral Clocks Enable During CSleep Mode
0x58024518 C   FIELD 28w01 DFSDM1LPEN: DFSDM1 Peripheral Clocks Enable During CSleep Mode
0x58024518 C   FIELD 29w01 HRTIMLPEN: HRTIM peripheral clock enable during CSleep mode
0x5802451C B  REGISTER APB4LPENR (rw): RCC APB4 Sleep Clock Register
0x5802451C C   FIELD 01w01 SYSCFGLPEN: SYSCFG peripheral clock enable during CSleep mode
0x5802451C C   FIELD 03w01 LPUART1LPEN: LPUART1 Peripheral Clocks Enable During CSleep Mode
0x5802451C C   FIELD 05w01 SPI6LPEN: SPI6 Peripheral Clocks Enable During CSleep Mode
0x5802451C C   FIELD 07w01 I2C4LPEN: I2C4 Peripheral Clocks Enable During CSleep Mode
0x5802451C C   FIELD 09w01 LPTIM2LPEN: LPTIM2 Peripheral Clocks Enable During CSleep Mode
0x5802451C C   FIELD 10w01 LPTIM3LPEN: LPTIM3 Peripheral Clocks Enable During CSleep Mode
0x5802451C C   FIELD 11w01 LPTIM4LPEN: LPTIM4 Peripheral Clocks Enable During CSleep Mode
0x5802451C C   FIELD 12w01 LPTIM5LPEN: LPTIM5 Peripheral Clocks Enable During CSleep Mode
0x5802451C C   FIELD 14w01 COMP12LPEN: COMP1/2 peripheral clock enable during CSleep mode
0x5802451C C   FIELD 15w01 VREFLPEN: VREF peripheral clock enable during CSleep mode
0x5802451C C   FIELD 16w01 RTCAPBLPEN: RTC APB Clock Enable During CSleep Mode
0x5802451C C   FIELD 21w01 SAI4LPEN: SAI4 Peripheral Clocks Enable During CSleep Mode
0x58024530 B  REGISTER C1_RSR (rw): RCC Reset Status Register
0x58024530 C   FIELD 16w01 RMVF: Remove reset flag
0x58024530 C   FIELD 17w01 CPURSTF: CPU reset flag
0x58024530 C   FIELD 19w01 D1RSTF: D1 domain power switch reset flag
0x58024530 C   FIELD 20w01 D2RSTF: D2 domain power switch reset flag
0x58024530 C   FIELD 21w01 BORRSTF: BOR reset flag
0x58024530 C   FIELD 22w01 PINRSTF: Pin reset flag (NRST)
0x58024530 C   FIELD 23w01 PORRSTF: POR/PDR reset flag
0x58024530 C   FIELD 24w01 SFTRSTF: System reset from CPU reset flag
0x58024530 C   FIELD 26w01 IWDG1RSTF: Independent Watchdog reset flag
0x58024530 C   FIELD 28w01 WWDG1RSTF: Window Watchdog reset flag
0x58024530 C   FIELD 30w01 LPWRRSTF: Reset due to illegal D1 DStandby or CPU CStop flag
0x58024534 B  REGISTER C1_AHB3ENR (rw): RCC AHB3 Clock Register
0x58024534 C   FIELD 00w01 MDMAEN: MDMA Peripheral Clock Enable
0x58024534 C   FIELD 04w01 DMA2DEN: DMA2D Peripheral Clock Enable
0x58024534 C   FIELD 05w01 JPGDECEN: JPGDEC Peripheral Clock Enable
0x58024534 C   FIELD 12w01 FMCEN: FMC Peripheral Clocks Enable
0x58024534 C   FIELD 14w01 QSPIEN: QUADSPI and QUADSPI Delay Clock Enable
0x58024534 C   FIELD 16w01 SDMMC1EN: SDMMC1 and SDMMC1 Delay Clock Enable
0x58024538 B  REGISTER C1_AHB1ENR (rw): RCC AHB1 Clock Register
0x58024538 C   FIELD 00w01 DMA1EN: DMA1 Clock Enable
0x58024538 C   FIELD 01w01 DMA2EN: DMA2 Clock Enable
0x58024538 C   FIELD 05w01 ADC12EN: ADC1/2 Peripheral Clocks Enable
0x58024538 C   FIELD 14w01 ARTEN: ART Clock Enable
0x58024538 C   FIELD 15w01 ETH1MACEN: Ethernet MAC bus interface Clock Enable
0x58024538 C   FIELD 16w01 ETH1TXEN: Ethernet Transmission Clock Enable
0x58024538 C   FIELD 17w01 ETH1RXEN: Ethernet Reception Clock Enable
0x58024538 C   FIELD 25w01 USB1OTGEN: USB1OTG Peripheral Clocks Enable
0x58024538 C   FIELD 26w01 USB1ULPIEN: USB_PHY1 Clocks Enable
0x58024538 C   FIELD 27w01 USB2OTGEN: USB2OTG Peripheral Clocks Enable
0x58024538 C   FIELD 28w01 USB2ULPIEN: USB_PHY2 Clocks Enable
0x5802453C B  REGISTER C1_AHB2ENR (rw): RCC AHB2 Clock Register
0x5802453C C   FIELD 00w01 DCMIEN: DCMI peripheral clock
0x5802453C C   FIELD 04w01 CRYPTEN: CRYPT peripheral clock enable
0x5802453C C   FIELD 05w01 HASHEN: HASH peripheral clock enable
0x5802453C C   FIELD 06w01 RNGEN: RNG peripheral clocks enable
0x5802453C C   FIELD 09w01 SDMMC2EN: SDMMC2 and SDMMC2 delay clock enable
0x5802453C C   FIELD 29w01 SRAM1EN: SRAM1 block enable
0x5802453C C   FIELD 30w01 SRAM2EN: SRAM2 block enable
0x5802453C C   FIELD 31w01 SRAM3EN: SRAM3 block enable
0x58024540 B  REGISTER C1_AHB4ENR (rw): RCC AHB4 Clock Register
0x58024540 C   FIELD 00w01 GPIOAEN: 0GPIO peripheral clock enable
0x58024540 C   FIELD 01w01 GPIOBEN: 0GPIO peripheral clock enable
0x58024540 C   FIELD 02w01 GPIOCEN: 0GPIO peripheral clock enable
0x58024540 C   FIELD 03w01 GPIODEN: 0GPIO peripheral clock enable
0x58024540 C   FIELD 04w01 GPIOEEN: 0GPIO peripheral clock enable
0x58024540 C   FIELD 05w01 GPIOFEN: 0GPIO peripheral clock enable
0x58024540 C   FIELD 06w01 GPIOGEN: 0GPIO peripheral clock enable
0x58024540 C   FIELD 07w01 GPIOHEN: 0GPIO peripheral clock enable
0x58024540 C   FIELD 08w01 GPIOIEN: 0GPIO peripheral clock enable
0x58024540 C   FIELD 09w01 GPIOJEN: 0GPIO peripheral clock enable
0x58024540 C   FIELD 10w01 GPIOKEN: 0GPIO peripheral clock enable
0x58024540 C   FIELD 19w01 CRCEN: CRC peripheral clock enable
0x58024540 C   FIELD 21w01 BDMAEN: BDMA and DMAMUX2 Clock Enable
0x58024540 C   FIELD 24w01 ADC3EN: ADC3 Peripheral Clocks Enable
0x58024540 C   FIELD 25w01 HSEMEN: HSEM peripheral clock enable
0x58024540 C   FIELD 28w01 BKPRAMEN: Backup RAM Clock Enable
0x58024544 B  REGISTER C1_APB3ENR (rw): RCC APB3 Clock Register
0x58024544 C   FIELD 03w01 LTDCEN: LTDC peripheral clock enable
0x58024544 C   FIELD 04w01 DSIEN: DSI Peripheral clocks enable
0x58024544 C   FIELD 06w01 WWDG1EN: WWDG1 Clock Enable
0x58024548 B  REGISTER C1_APB1LENR (rw): RCC APB1 Clock Register
0x58024548 C   FIELD 00w01 TIM2EN: TIM peripheral clock enable
0x58024548 C   FIELD 01w01 TIM3EN: TIM peripheral clock enable
0x58024548 C   FIELD 02w01 TIM4EN: TIM peripheral clock enable
0x58024548 C   FIELD 03w01 TIM5EN: TIM peripheral clock enable
0x58024548 C   FIELD 04w01 TIM6EN: TIM peripheral clock enable
0x58024548 C   FIELD 05w01 TIM7EN: TIM peripheral clock enable
0x58024548 C   FIELD 06w01 TIM12EN: TIM peripheral clock enable
0x58024548 C   FIELD 07w01 TIM13EN: TIM peripheral clock enable
0x58024548 C   FIELD 08w01 TIM14EN: TIM peripheral clock enable
0x58024548 C   FIELD 09w01 LPTIM1EN: LPTIM1 Peripheral Clocks Enable
0x58024548 C   FIELD 11w01 WWDG2EN: WWDG2 peripheral clock enable
0x58024548 C   FIELD 14w01 SPI2EN: SPI2 Peripheral Clocks Enable
0x58024548 C   FIELD 15w01 SPI3EN: SPI3 Peripheral Clocks Enable
0x58024548 C   FIELD 16w01 SPDIFRXEN: SPDIFRX Peripheral Clocks Enable
0x58024548 C   FIELD 17w01 USART2EN: USART2 Peripheral Clocks Enable
0x58024548 C   FIELD 18w01 USART3EN: USART3 Peripheral Clocks Enable
0x58024548 C   FIELD 19w01 UART4EN: UART4 Peripheral Clocks Enable
0x58024548 C   FIELD 20w01 UART5EN: UART5 Peripheral Clocks Enable
0x58024548 C   FIELD 21w01 I2C1EN: I2C1 Peripheral Clocks Enable
0x58024548 C   FIELD 22w01 I2C2EN: I2C2 Peripheral Clocks Enable
0x58024548 C   FIELD 23w01 I2C3EN: I2C3 Peripheral Clocks Enable
0x58024548 C   FIELD 27w01 CECEN: HDMI-CEC peripheral clock enable
0x58024548 C   FIELD 29w01 DAC12EN: DAC1&2 peripheral clock enable
0x58024548 C   FIELD 30w01 UART7EN: UART7 Peripheral Clocks Enable
0x58024548 C   FIELD 31w01 UART8EN: UART8 Peripheral Clocks Enable
0x5802454C B  REGISTER C1_APB1HENR (rw): RCC APB1 Clock Register
0x5802454C C   FIELD 01w01 CRSEN: Clock Recovery System peripheral clock enable
0x5802454C C   FIELD 02w01 SWPEN: SWPMI Peripheral Clocks Enable
0x5802454C C   FIELD 04w01 OPAMPEN: OPAMP peripheral clock enable
0x5802454C C   FIELD 05w01 MDIOSEN: MDIOS peripheral clock enable
0x5802454C C   FIELD 08w01 FDCANEN: FDCAN Peripheral Clocks Enable
0x58024550 B  REGISTER C1_APB2ENR (rw): RCC APB2 Clock Register
0x58024550 C   FIELD 00w01 TIM1EN: TIM1 peripheral clock enable
0x58024550 C   FIELD 01w01 TIM8EN: TIM8 peripheral clock enable
0x58024550 C   FIELD 04w01 USART1EN: USART1 Peripheral Clocks Enable
0x58024550 C   FIELD 05w01 USART6EN: USART6 Peripheral Clocks Enable
0x58024550 C   FIELD 12w01 SPI1EN: SPI1 Peripheral Clocks Enable
0x58024550 C   FIELD 13w01 SPI4EN: SPI4 Peripheral Clocks Enable
0x58024550 C   FIELD 16w01 TIM15EN: TIM15 peripheral clock enable
0x58024550 C   FIELD 17w01 TIM16EN: TIM16 peripheral clock enable
0x58024550 C   FIELD 18w01 TIM17EN: TIM17 peripheral clock enable
0x58024550 C   FIELD 20w01 SPI5EN: SPI5 Peripheral Clocks Enable
0x58024550 C   FIELD 22w01 SAI1EN: SAI1 Peripheral Clocks Enable
0x58024550 C   FIELD 23w01 SAI2EN: SAI2 Peripheral Clocks Enable
0x58024550 C   FIELD 24w01 SAI3EN: SAI3 Peripheral Clocks Enable
0x58024550 C   FIELD 28w01 DFSDM1EN: DFSDM1 Peripheral Clocks Enable
0x58024550 C   FIELD 29w01 HRTIMEN: HRTIM peripheral clock enable
0x58024554 B  REGISTER C1_APB4ENR (rw): RCC APB4 Clock Register
0x58024554 C   FIELD 01w01 SYSCFGEN: SYSCFG peripheral clock enable
0x58024554 C   FIELD 03w01 LPUART1EN: LPUART1 Peripheral Clocks Enable
0x58024554 C   FIELD 05w01 SPI6EN: SPI6 Peripheral Clocks Enable
0x58024554 C   FIELD 07w01 I2C4EN: I2C4 Peripheral Clocks Enable
0x58024554 C   FIELD 09w01 LPTIM2EN: LPTIM2 Peripheral Clocks Enable
0x58024554 C   FIELD 10w01 LPTIM3EN: LPTIM3 Peripheral Clocks Enable
0x58024554 C   FIELD 11w01 LPTIM4EN: LPTIM4 Peripheral Clocks Enable
0x58024554 C   FIELD 12w01 LPTIM5EN: LPTIM5 Peripheral Clocks Enable
0x58024554 C   FIELD 14w01 COMP12EN: COMP1/2 peripheral clock enable
0x58024554 C   FIELD 15w01 VREFEN: VREF peripheral clock enable
0x58024554 C   FIELD 16w01 RTCAPBEN: RTC APB Clock Enable
0x58024554 C   FIELD 21w01 SAI4EN: SAI4 Peripheral Clocks Enable
0x5802455C B  REGISTER C1_AHB3LPENR (rw): RCC AHB3 Sleep Clock Register
0x5802455C C   FIELD 00w01 MDMALPEN: MDMA Clock Enable During CSleep Mode
0x5802455C C   FIELD 04w01 DMA2DLPEN: DMA2D Clock Enable During CSleep Mode
0x5802455C C   FIELD 05w01 JPGDECLPEN: JPGDEC Clock Enable During CSleep Mode
0x5802455C C   FIELD 08w01 FLASHPREN: Flash interface clock enable during csleep mode
0x5802455C C   FIELD 12w01 FMCLPEN: FMC Peripheral Clocks Enable During CSleep Mode
0x5802455C C   FIELD 14w01 QSPILPEN: QUADSPI and QUADSPI Delay Clock Enable During CSleep Mode
0x5802455C C   FIELD 16w01 SDMMC1LPEN: SDMMC1 and SDMMC1 Delay Clock Enable During CSleep Mode
0x5802455C C   FIELD 28w01 D1DTCM1LPEN: D1DTCM1 Block Clock Enable During CSleep mode
0x5802455C C   FIELD 29w01 DTCM2LPEN: D1 DTCM2 Block Clock Enable During CSleep mode
0x5802455C C   FIELD 30w01 ITCMLPEN: D1ITCM Block Clock Enable During CSleep mode
0x5802455C C   FIELD 31w01 AXISRAMLPEN: AXISRAM Block Clock Enable During CSleep mode
0x58024560 B  REGISTER C1_AHB1LPENR (rw): RCC AHB1 Sleep Clock Register
0x58024560 C   FIELD 00w01 DMA1LPEN: DMA1 Clock Enable During CSleep Mode
0x58024560 C   FIELD 01w01 DMA2LPEN: DMA2 Clock Enable During CSleep Mode
0x58024560 C   FIELD 05w01 ADC12LPEN: ADC1/2 Peripheral Clocks Enable During CSleep Mode
0x58024560 C   FIELD 14w01 ARTLPEN: ART Clock Enable During CSleep Mode
0x58024560 C   FIELD 15w01 ETH1MACLPEN: Ethernet MAC bus interface Clock Enable During CSleep Mode
0x58024560 C   FIELD 16w01 ETH1TXLPEN: Ethernet Transmission Clock Enable During CSleep Mode
0x58024560 C   FIELD 17w01 ETH1RXLPEN: Ethernet Reception Clock Enable During CSleep Mode
0x58024560 C   FIELD 25w01 USB1OTGLPEN: USB1OTG peripheral clock enable during CSleep mode
0x58024560 C   FIELD 26w01 USB1ULPILPEN: USB_PHY1 clock enable during CSleep mode
0x58024560 C   FIELD 27w01 USB2OTGLPEN: USB2OTG peripheral clock enable during CSleep mode
0x58024560 C   FIELD 28w01 USB2ULPILPEN: USB_PHY2 clocks enable during CSleep mode
0x58024564 B  REGISTER C1_AHB2LPENR (rw): RCC AHB2 Sleep Clock Register
0x58024564 C   FIELD 00w01 DCMILPEN: DCMI peripheral clock enable during csleep mode
0x58024564 C   FIELD 04w01 CRYPTLPEN: CRYPT peripheral clock enable during CSleep mode
0x58024564 C   FIELD 05w01 HASHLPEN: HASH peripheral clock enable during CSleep mode
0x58024564 C   FIELD 06w01 RNGLPEN: RNG peripheral clock enable during CSleep mode
0x58024564 C   FIELD 09w01 SDMMC2LPEN: SDMMC2 and SDMMC2 Delay Clock Enable During CSleep Mode
0x58024564 C   FIELD 29w01 SRAM1LPEN: SRAM1 Clock Enable During CSleep Mode
0x58024564 C   FIELD 30w01 SRAM2LPEN: SRAM2 Clock Enable During CSleep Mode
0x58024564 C   FIELD 31w01 SRAM3LPEN: SRAM3 Clock Enable During CSleep Mode
0x58024568 B  REGISTER C1_AHB4LPENR (rw): RCC AHB4 Sleep Clock Register
0x58024568 C   FIELD 00w01 GPIOALPEN: GPIO peripheral clock enable during CSleep mode
0x58024568 C   FIELD 01w01 GPIOBLPEN: GPIO peripheral clock enable during CSleep mode
0x58024568 C   FIELD 02w01 GPIOCLPEN: GPIO peripheral clock enable during CSleep mode
0x58024568 C   FIELD 03w01 GPIODLPEN: GPIO peripheral clock enable during CSleep mode
0x58024568 C   FIELD 04w01 GPIOELPEN: GPIO peripheral clock enable during CSleep mode
0x58024568 C   FIELD 05w01 GPIOFLPEN: GPIO peripheral clock enable during CSleep mode
0x58024568 C   FIELD 06w01 GPIOGLPEN: GPIO peripheral clock enable during CSleep mode
0x58024568 C   FIELD 07w01 GPIOHLPEN: GPIO peripheral clock enable during CSleep mode
0x58024568 C   FIELD 08w01 GPIOILPEN: GPIO peripheral clock enable during CSleep mode
0x58024568 C   FIELD 09w01 GPIOJLPEN: GPIO peripheral clock enable during CSleep mode
0x58024568 C   FIELD 10w01 GPIOKLPEN: GPIO peripheral clock enable during CSleep mode
0x58024568 C   FIELD 19w01 CRCLPEN: CRC peripheral clock enable during CSleep mode
0x58024568 C   FIELD 21w01 BDMALPEN: BDMA Clock Enable During CSleep Mode
0x58024568 C   FIELD 24w01 ADC3LPEN: ADC3 Peripheral Clocks Enable During CSleep Mode
0x58024568 C   FIELD 28w01 BKPRAMLPEN: Backup RAM Clock Enable During CSleep Mode
0x58024568 C   FIELD 29w01 SRAM4LPEN: SRAM4 Clock Enable During CSleep Mode
0x5802456C B  REGISTER C1_APB3LPENR (rw): RCC APB3 Sleep Clock Register
0x5802456C C   FIELD 03w01 LTDCLPEN: LTDC peripheral clock enable during CSleep mode
0x5802456C C   FIELD 04w01 DSILPEN: DSI Peripheral Clock Enable During CSleep Mode
0x5802456C C   FIELD 06w01 WWDG1LPEN: WWDG1 Clock Enable During CSleep Mode
0x58024570 B  REGISTER C1_APB1LLPENR (rw): RCC APB1 Low Sleep Clock Register
0x58024570 C   FIELD 00w01 TIM2LPEN: TIM2 peripheral clock enable during CSleep mode
0x58024570 C   FIELD 01w01 TIM3LPEN: TIM3 peripheral clock enable during CSleep mode
0x58024570 C   FIELD 02w01 TIM4LPEN: TIM4 peripheral clock enable during CSleep mode
0x58024570 C   FIELD 03w01 TIM5LPEN: TIM5 peripheral clock enable during CSleep mode
0x58024570 C   FIELD 04w01 TIM6LPEN: TIM6 peripheral clock enable during CSleep mode
0x58024570 C   FIELD 05w01 TIM7LPEN: TIM7 peripheral clock enable during CSleep mode
0x58024570 C   FIELD 06w01 TIM12LPEN: TIM12 peripheral clock enable during CSleep mode
0x58024570 C   FIELD 07w01 TIM13LPEN: TIM13 peripheral clock enable during CSleep mode
0x58024570 C   FIELD 08w01 TIM14LPEN: TIM14 peripheral clock enable during CSleep mode
0x58024570 C   FIELD 09w01 LPTIM1LPEN: LPTIM1 Peripheral Clocks Enable During CSleep Mode
0x58024570 C   FIELD 11w01 WWDG2LPEN: WWDG2 peripheral Clocks Enable During CSleep Mode
0x58024570 C   FIELD 14w01 SPI2LPEN: SPI2 Peripheral Clocks Enable During CSleep Mode
0x58024570 C   FIELD 15w01 SPI3LPEN: SPI3 Peripheral Clocks Enable During CSleep Mode
0x58024570 C   FIELD 16w01 SPDIFRXLPEN: SPDIFRX Peripheral Clocks Enable During CSleep Mode
0x58024570 C   FIELD 17w01 USART2LPEN: USART2 Peripheral Clocks Enable During CSleep Mode
0x58024570 C   FIELD 18w01 USART3LPEN: USART3 Peripheral Clocks Enable During CSleep Mode
0x58024570 C   FIELD 19w01 UART4LPEN: UART4 Peripheral Clocks Enable During CSleep Mode
0x58024570 C   FIELD 20w01 UART5LPEN: UART5 Peripheral Clocks Enable During CSleep Mode
0x58024570 C   FIELD 21w01 I2C1LPEN: I2C1 Peripheral Clocks Enable During CSleep Mode
0x58024570 C   FIELD 22w01 I2C2LPEN: I2C2 Peripheral Clocks Enable During CSleep Mode
0x58024570 C   FIELD 23w01 I2C3LPEN: I2C3 Peripheral Clocks Enable During CSleep Mode
0x58024570 C   FIELD 27w01 CECLPEN: HDMI-CEC Peripheral Clocks Enable During CSleep Mode
0x58024570 C   FIELD 29w01 DAC12LPEN: DAC1/2 peripheral clock enable during CSleep mode
0x58024570 C   FIELD 30w01 UART7LPEN: UART7 Peripheral Clocks Enable During CSleep Mode
0x58024570 C   FIELD 31w01 UART8LPEN: UART8 Peripheral Clocks Enable During CSleep Mode
0x58024574 B  REGISTER C1_APB1HLPENR (rw): RCC APB1 High Sleep Clock Register
0x58024574 C   FIELD 01w01 CRSLPEN: Clock Recovery System peripheral clock enable during CSleep mode
0x58024574 C   FIELD 02w01 SWPLPEN: SWPMI Peripheral Clocks Enable During CSleep Mode
0x58024574 C   FIELD 04w01 OPAMPLPEN: OPAMP peripheral clock enable during CSleep mode
0x58024574 C   FIELD 05w01 MDIOSLPEN: MDIOS peripheral clock enable during CSleep mode
0x58024574 C   FIELD 08w01 FDCANLPEN: FDCAN Peripheral Clocks Enable During CSleep Mode
0x58024578 B  REGISTER C1_APB2LPENR (rw): RCC APB2 Sleep Clock Register
0x58024578 C   FIELD 00w01 TIM1LPEN: TIM1 peripheral clock enable during CSleep mode
0x58024578 C   FIELD 01w01 TIM8LPEN: TIM8 peripheral clock enable during CSleep mode
0x58024578 C   FIELD 04w01 USART1LPEN: USART1 Peripheral Clocks Enable During CSleep Mode
0x58024578 C   FIELD 05w01 USART6LPEN: USART6 Peripheral Clocks Enable During CSleep Mode
0x58024578 C   FIELD 12w01 SPI1LPEN: SPI1 Peripheral Clocks Enable During CSleep Mode
0x58024578 C   FIELD 13w01 SPI4LPEN: SPI4 Peripheral Clocks Enable During CSleep Mode
0x58024578 C   FIELD 16w01 TIM15LPEN: TIM15 peripheral clock enable during CSleep mode
0x58024578 C   FIELD 17w01 TIM16LPEN: TIM16 peripheral clock enable during CSleep mode
0x58024578 C   FIELD 18w01 TIM17LPEN: TIM17 peripheral clock enable during CSleep mode
0x58024578 C   FIELD 20w01 SPI5LPEN: SPI5 Peripheral Clocks Enable During CSleep Mode
0x58024578 C   FIELD 22w01 SAI1LPEN: SAI1 Peripheral Clocks Enable During CSleep Mode
0x58024578 C   FIELD 23w01 SAI2LPEN: SAI2 Peripheral Clocks Enable During CSleep Mode
0x58024578 C   FIELD 24w01 SAI3LPEN: SAI3 Peripheral Clocks Enable During CSleep Mode
0x58024578 C   FIELD 28w01 DFSDM1LPEN: DFSDM1 Peripheral Clocks Enable During CSleep Mode
0x58024578 C   FIELD 29w01 HRTIMLPEN: HRTIM peripheral clock enable during CSleep mode
0x5802457C B  REGISTER C1_APB4LPENR (rw): RCC APB4 Sleep Clock Register
0x5802457C C   FIELD 01w01 SYSCFGLPEN: SYSCFG peripheral clock enable during CSleep mode
0x5802457C C   FIELD 03w01 LPUART1LPEN: LPUART1 Peripheral Clocks Enable During CSleep Mode
0x5802457C C   FIELD 05w01 SPI6LPEN: SPI6 Peripheral Clocks Enable During CSleep Mode
0x5802457C C   FIELD 07w01 I2C4LPEN: I2C4 Peripheral Clocks Enable During CSleep Mode
0x5802457C C   FIELD 09w01 LPTIM2LPEN: LPTIM2 Peripheral Clocks Enable During CSleep Mode
0x5802457C C   FIELD 10w01 LPTIM3LPEN: LPTIM3 Peripheral Clocks Enable During CSleep Mode
0x5802457C C   FIELD 11w01 LPTIM4LPEN: LPTIM4 Peripheral Clocks Enable During CSleep Mode
0x5802457C C   FIELD 12w01 LPTIM5LPEN: LPTIM5 Peripheral Clocks Enable During CSleep Mode
0x5802457C C   FIELD 14w01 COMP12LPEN: COMP1/2 peripheral clock enable during CSleep mode
0x5802457C C   FIELD 15w01 VREFLPEN: VREF peripheral clock enable during CSleep mode
0x5802457C C   FIELD 16w01 RTCAPBLPEN: RTC APB Clock Enable During CSleep Mode
0x5802457C C   FIELD 21w01 SAI4LPEN: SAI4 Peripheral Clocks Enable During CSleep Mode
0x58024800 A PERIPHERAL PWR
0x58024800 B  REGISTER CR1 (rw): PWR control register 1
0x58024800 C   FIELD 00w01 LPDS: Low-power Deepsleep with SVOS3 (SVOS4 and SVOS5 always use low-power, regardless of the setting of this bit)
0x58024800 C   FIELD 04w01 PVDE: Programmable voltage detector enable
0x58024800 C   FIELD 05w03 PLS: Programmable voltage detector level selection These bits select the voltage threshold detected by the PVD. Note: Refer to Section Electrical characteristics of the product datasheet for more details.
0x58024800 C   FIELD 08w01 DBP: Disable backup domain write protection In reset state, the RCC_BDCR register, the RTC registers (including the backup registers), BREN and MOEN bits in PWR_CR2 register, are protected against parasitic write access. This bit must be set to enable write access to these registers.
0x58024800 C   FIELD 09w01 FLPS: Flash low-power mode in DStop mode This bit allows to obtain the best trade-off between low-power consumption and restart time when exiting from DStop mode. When it is set, the Flash memory enters low-power mode when D1 domain is in DStop mode.
0x58024800 C   FIELD 14w02 SVOS: System Stop mode voltage scaling selection These bits control the VCORE voltage level in system Stop mode, to obtain the best trade-off between power consumption and performance.
0x58024800 C   FIELD 16w01 AVDEN: Peripheral voltage monitor on VDDA enable
0x58024800 C   FIELD 17w02 ALS: Analog voltage detector level selection These bits select the voltage threshold detected by the AVD.
0x58024804 B  REGISTER CSR1 (ro): PWR control status register 1
0x58024804 C   FIELD 04w01 PVDO: Programmable voltage detect output This bit is set and cleared by hardware. It is valid only if the PVD has been enabled by the PVDE bit. Note: since the PVD is disabled in Standby mode, this bit is equal to 0 after Standby or reset until the PVDE bit is set.
0x58024804 C   FIELD 13w01 ACTVOSRDY: Voltage levels ready bit for currently used VOS and SDLEVEL This bit is set to 1 by hardware when the voltage regulator and the SD converter are both disabled and Bypass mode is selected in PWR control register 3 (PWR_CR3).
0x58024804 C   FIELD 14w02 ACTVOS: VOS currently applied for VCORE voltage scaling selection. These bits reflect the last VOS value applied to the PMU.
0x58024804 C   FIELD 16w01 AVDO: Analog voltage detector output on VDDA This bit is set and cleared by hardware. It is valid only if AVD on VDDA is enabled by the AVDEN bit. Note: Since the AVD is disabled in Standby mode, this bit is equal to 0 after Standby or reset until the AVDEN bit is set.
0x58024808 B  REGISTER CR2: This register is not reset by wakeup from Standby mode, RESET signal and VDD POR. It is only reset by VSW POR and VSWRST reset. This register shall not be accessed when VSWRST bit in RCC_BDCR register resets the VSW domain.After reset, PWR_CR2 register is write-protected. Prior to modifying its content, the DBP bit in PWR_CR1 register must be set to disable the write protection.
0x58024808 C   FIELD 00w01 BREN (rw): Backup regulator enable When set, the Backup regulator (used to maintain the backup RAM content in Standby and VBAT modes) is enabled. If BREN is reset, the backup regulator is switched off. The backup RAM can still be used in Run and Stop modes. However, its content will be lost in Standby and VBAT modes. If BREN is set, the application must wait till the Backup Regulator Ready flag (BRRDY) is set to indicate that the data written into the SRAM will be maintained in Standby and VBAT modes.
0x58024808 C   FIELD 04w01 MONEN (rw): VBAT and temperature monitoring enable When set, the VBAT supply and temperature monitoring is enabled.
0x58024808 C   FIELD 16w01 BRRDY (ro): Backup regulator ready This bit is set by hardware to indicate that the Backup regulator is ready.
0x58024808 C   FIELD 20w01 VBATL (ro): VBAT level monitoring versus low threshold
0x58024808 C   FIELD 21w01 VBATH (ro): VBAT level monitoring versus high threshold
0x58024808 C   FIELD 22w01 TEMPL (ro): Temperature level monitoring versus low threshold
0x58024808 C   FIELD 23w01 TEMPH (ro): Temperature level monitoring versus high threshold
0x5802480C B  REGISTER CR3: Reset only by POR only, not reset by wakeup from Standby mode and RESET pad. The lower byte of this register is written once after POR and shall be written before changing VOS level or ck_sys clock frequency. No limitation applies to the upper bytes.Programming data corresponding to an invalid combination of SDLEVEL, SDEXTHP, SDEN, LDOEN and BYPASS bits (see Table9) will be ignored: data will not be written, the written-once mechanism will lock the register and any further write access will be ignored. The default supply configuration will be kept and the ACTVOSRDY bit in PWR control status register 1 (PWR_CSR1) will go on indicating invalid voltage levels. The system shall be power cycled before writing a new value.
0x5802480C C   FIELD 00w01 BYPASS (rw): Power management unit bypass
0x5802480C C   FIELD 01w01 LDOEN (rw): Low drop-out regulator enable
0x5802480C C   FIELD 02w01 SDEN (rw): SD converter Enable
0x5802480C C   FIELD 03w01 SDEXTHP: SMPS step-down converter forced ON and in High Power MR mode
0x5802480C C   FIELD 04w02 SDLEVEL: SMPS step-down converter voltage output level selection
0x5802480C C   FIELD 08w01 VBE (rw): VBAT charging enable
0x5802480C C   FIELD 09w01 VBRS (rw): VBAT charging resistor selection
0x5802480C C   FIELD 16w01 SDEXTRDY: SMPS step-down converter external supply ready
0x5802480C C   FIELD 24w01 USB33DEN (wo): VDD33USB voltage level detector enable.
0x5802480C C   FIELD 25w01 USBREGEN (rw): USB regulator enable.
0x5802480C C   FIELD 26w01 USB33RDY (ro): USB supply ready.
0x58024810 B  REGISTER CPU1CR: This register allows controlling CPU1 power.
0x58024810 C   FIELD 00w01 PDDS_D1 (rw): D1 domain Power Down Deepsleep selection. This bit allows CPU1 to define the Deepsleep mode for D1 domain.
0x58024810 C   FIELD 01w01 PDDS_D2 (rw): D2 domain Power Down Deepsleep. This bit allows CPU1 to define the Deepsleep mode for D2 domain.
0x58024810 C   FIELD 02w01 PDDS_D3 (rw): System D3 domain Power Down Deepsleep. This bit allows CPU1 to define the Deepsleep mode for System D3 domain.
0x58024810 C   FIELD 04w01 HOLD2F: CPU2 in hold wakeup flag. This flag also generates a CPU1 interrupt. CPU1 has been woken up from a CPU2 wakeup source with CPU2 on hold. This flag is set by hardware and cleared only by a system reset or by setting the CPU1 CSSF bit.
0x58024810 C   FIELD 05w01 STOPF (ro): STOP flag This bit is set by hardware and cleared only by any reset or by setting the CPU1 CSSF bit.
0x58024810 C   FIELD 06w01 SBF (ro): System Standby flag This bit is set by hardware and cleared only by a POR (Power-on Reset) or by setting the CPU1 CSSF bit
0x58024810 C   FIELD 07w01 SBF_D1 (ro): D1 domain DStandby flag This bit is set by hardware and cleared by any system reset or by setting the CPU1 CSSF bit. Once set, this bit can be cleared only when the D1 domain is no longer in DStandby mode.
0x58024810 C   FIELD 08w01 SBF_D2 (ro): D2 domain DStandby flag This bit is set by hardware and cleared by any system reset or by setting the CPU1 CSSF bit. Once set, this bit can be cleared only when the D2 domain is no longer in DStandby mode.
0x58024810 C   FIELD 09w01 CSSF (rw): Clear D1 domain CPU1 Standby, Stop and HOLD flags (always read as 0) This bit is cleared to 0 by hardware.
0x58024810 C   FIELD 10w01 HOLD2: Hold the CPU2 and allocated peripherals when exiting from Stop mode.
0x58024810 C   FIELD 11w01 RUN_D3 (rw): Keep system D3 domain in Run mode regardless of the CPU sub-systems modes
0x58024814 B  REGISTER CPU2CR: This register allows controlling CPU2 power
0x58024814 C   FIELD 00w01 PDDS_D1: D1 domain Power Down Deepsleep selection. This bit allows CPU2 to define the Deepsleep mode for D1 domain
0x58024814 C   FIELD 01w01 PDDS_D2: D2 domain Power Down Deepsleep selection. This bit allows CPU2 to define the Deepsleep mode for D2 domain
0x58024814 C   FIELD 02w01 PDDS_D3: D3 domain Power Down Deepsleep selection. This bit allows CPU2 to define the Deepsleep mode for D3 domain
0x58024814 C   FIELD 04w01 HOLD1F: CPU1 in hold wakeup flag. This flag also generates a CPU2 interrupt. CPU2 has been woken up from a CPU1 wakeup source with CPU1 on hold. This flag is set by hardware and cleared only by a system reset or by setting the CPU2 CSSF bit.
0x58024814 C   FIELD 05w01 STOPF: Stop Flag. This bit is set by hardware and cleared only by any reset or by setting the CPU2 CSSF bit.
0x58024814 C   FIELD 06w01 SBF: System Standby flag. This bit is set by hardware and cleared only by a POR (Power-on Reset) or by setting the CPU2 CSSF bit
0x58024814 C   FIELD 07w01 SBF_D1: D1 domain DStandby flag. This bit is set by hardware and cleared only by a POR (Power-on Reset) or by setting the CPU2 CSSF bit
0x58024814 C   FIELD 08w01 SBF_D2: D2 domain DStandby flag. This bit is set by hardware and cleared by any Reset or by setting the CPU2 CSSF bit. Once set, this bit can be cleared only when the D2 domain is no longer in DStandby mode.
0x58024814 C   FIELD 09w01 CSSF: Clear D2 domain CPU2 Standby, Stop and HOLD flags (always read as 0)
0x58024814 C   FIELD 10w01 HOLD1: Hold the CPU1 and allocated peripherals when exiting from Stop mode.
0x58024814 C   FIELD 11w01 RUN_D3: Keep D3 domain in Run mode regardless of the other CPU subsystems modes.
0x58024818 B  REGISTER D3CR: This register allows controlling D3 domain power.Following reset VOSRDY will be read 1 by software
0x58024818 C   FIELD 13w01 VOSRDY (ro): VOS Ready bit for VCORE voltage scaling output selection. This bit is set to 1 by hardware when Bypass mode is selected in PWR control register 3 (PWR_CR3).
0x58024818 C   FIELD 14w02 VOS (rw): Voltage scaling selection according to performance These bits control the VCORE voltage level and allow to obtains the best trade-off between power consumption and performance: When increasing the performance, the voltage scaling shall be changed before increasing the system frequency. When decreasing performance, the system frequency shall first be decreased before changing the voltage scaling.
0x58024820 B  REGISTER WKUPCR (rw): reset only by system reset, not reset by wakeup from Standby mode5 wait states are required when writing this register (when clearing a WKUPF bit in PWR_WKUPFR, the AHB write access will complete after the WKUPF has been cleared).
0x58024820 C   FIELD 00w06 WKUPC: Clear Wakeup pin flag for WKUP. These bits are always read as 0.
0x58024824 B  REGISTER WKUPFR (rw): reset only by system reset, not reset by wakeup from Standby mode
0x58024824 C   FIELD 00w01 WKUPF1: Wakeup pin WKUPF flag. This bit is set by hardware and cleared only by a Reset pin or by setting the WKUPCn+1 bit in the PWR wakeup clear register (PWR_WKUPCR).
0x58024824 C   FIELD 01w01 WKUPF2: Wakeup pin WKUPF flag. This bit is set by hardware and cleared only by a Reset pin or by setting the WKUPCn+1 bit in the PWR wakeup clear register (PWR_WKUPCR).
0x58024824 C   FIELD 02w01 WKUPF3: Wakeup pin WKUPF flag. This bit is set by hardware and cleared only by a Reset pin or by setting the WKUPCn+1 bit in the PWR wakeup clear register (PWR_WKUPCR).
0x58024824 C   FIELD 03w01 WKUPF4: Wakeup pin WKUPF flag. This bit is set by hardware and cleared only by a Reset pin or by setting the WKUPCn+1 bit in the PWR wakeup clear register (PWR_WKUPCR).
0x58024824 C   FIELD 04w01 WKUPF5: Wakeup pin WKUPF flag. This bit is set by hardware and cleared only by a Reset pin or by setting the WKUPCn+1 bit in the PWR wakeup clear register (PWR_WKUPCR).
0x58024824 C   FIELD 05w01 WKUPF6: Wakeup pin WKUPF flag. This bit is set by hardware and cleared only by a Reset pin or by setting the WKUPCn+1 bit in the PWR wakeup clear register (PWR_WKUPCR).
0x58024828 B  REGISTER WKUPEPR (rw): Reset only by system reset, not reset by wakeup from Standby mode
0x58024828 C   FIELD 00w01 WKUPEN1: Enable Wakeup Pin WKUPn+1 Each bit is set and cleared by software. Note: An additional wakeup event is detected if WKUPn+1 pin is enabled (by setting the WKUPENn+1 bit) when WKUPn+1 pin level is already high when WKUPPn+1 selects rising edge, or low when WKUPPn+1 selects falling edge.
0x58024828 C   FIELD 01w01 WKUPEN2: Enable Wakeup Pin WKUPn+1 Each bit is set and cleared by software. Note: An additional wakeup event is detected if WKUPn+1 pin is enabled (by setting the WKUPENn+1 bit) when WKUPn+1 pin level is already high when WKUPPn+1 selects rising edge, or low when WKUPPn+1 selects falling edge.
0x58024828 C   FIELD 02w01 WKUPEN3: Enable Wakeup Pin WKUPn+1 Each bit is set and cleared by software. Note: An additional wakeup event is detected if WKUPn+1 pin is enabled (by setting the WKUPENn+1 bit) when WKUPn+1 pin level is already high when WKUPPn+1 selects rising edge, or low when WKUPPn+1 selects falling edge.
0x58024828 C   FIELD 03w01 WKUPEN4: Enable Wakeup Pin WKUPn+1 Each bit is set and cleared by software. Note: An additional wakeup event is detected if WKUPn+1 pin is enabled (by setting the WKUPENn+1 bit) when WKUPn+1 pin level is already high when WKUPPn+1 selects rising edge, or low when WKUPPn+1 selects falling edge.
0x58024828 C   FIELD 04w01 WKUPEN5: Enable Wakeup Pin WKUPn+1 Each bit is set and cleared by software. Note: An additional wakeup event is detected if WKUPn+1 pin is enabled (by setting the WKUPENn+1 bit) when WKUPn+1 pin level is already high when WKUPPn+1 selects rising edge, or low when WKUPPn+1 selects falling edge.
0x58024828 C   FIELD 05w01 WKUPEN6: Enable Wakeup Pin WKUPn+1 Each bit is set and cleared by software. Note: An additional wakeup event is detected if WKUPn+1 pin is enabled (by setting the WKUPENn+1 bit) when WKUPn+1 pin level is already high when WKUPPn+1 selects rising edge, or low when WKUPPn+1 selects falling edge.
0x58024828 C   FIELD 08w01 WKUPP1: Wakeup pin polarity bit for WKUPn-7 These bits define the polarity used for event detection on WKUPn-7 external wakeup pin.
0x58024828 C   FIELD 09w01 WKUPP2: Wakeup pin polarity bit for WKUPn-7 These bits define the polarity used for event detection on WKUPn-7 external wakeup pin.
0x58024828 C   FIELD 10w01 WKUPP3: Wakeup pin polarity bit for WKUPn-7 These bits define the polarity used for event detection on WKUPn-7 external wakeup pin.
0x58024828 C   FIELD 11w01 WKUPP4: Wakeup pin polarity bit for WKUPn-7 These bits define the polarity used for event detection on WKUPn-7 external wakeup pin.
0x58024828 C   FIELD 12w01 WKUPP5: Wakeup pin polarity bit for WKUPn-7 These bits define the polarity used for event detection on WKUPn-7 external wakeup pin.
0x58024828 C   FIELD 13w01 WKUPP6: Wakeup pin polarity bit for WKUPn-7 These bits define the polarity used for event detection on WKUPn-7 external wakeup pin.
0x58024828 C   FIELD 16w02 WKUPPUPD1: Wakeup pin pull configuration
0x58024828 C   FIELD 18w02 WKUPPUPD2: Wakeup pin pull configuration
0x58024828 C   FIELD 20w02 WKUPPUPD3: Wakeup pin pull configuration
0x58024828 C   FIELD 22w02 WKUPPUPD4: Wakeup pin pull configuration
0x58024828 C   FIELD 24w02 WKUPPUPD5: Wakeup pin pull configuration
0x58024828 C   FIELD 26w02 WKUPPUPD6: Wakeup pin pull configuration for WKUP(truncate(n/2)-7) These bits define the I/O pad pull configuration used when WKUPEN(truncate(n/2)-7) = 1. The associated GPIO port pull configuration shall be set to the same value or to 00. The Wakeup pin pull configuration is kept in Standby mode.
0x58024C00 A PERIPHERAL CRC
0x58024C00 B  REGISTER DR (rw): Data register
0x58024C00 B  REGISTER DR16 (rw): Data register - half-word sized
0x58024C00 B  REGISTER DR8 (rw): Data register - byte sized
0x58024C00 C   FIELD 00w08 DR8: Data register bits
0x58024C00 C   FIELD 00w16 DR16: Data register bits
0x58024C00 C   FIELD 00w32 DR: Data Register
0x58024C04 B  REGISTER IDR (rw): Independent Data register
0x58024C04 C   FIELD 00w32 IDR: Independent Data register
0x58024C08 B  REGISTER CR: Control register
0x58024C08 C   FIELD 00w01 RESET (rw): RESET bit
0x58024C08 C   FIELD 03w02 POLYSIZE (rw): Polynomial size
0x58024C08 C   FIELD 05w02 REV_IN (rw): Reverse input data
0x58024C08 C   FIELD 07w01 REV_OUT (rw): Reverse output data
0x58024C10 B  REGISTER INIT (rw): Initial CRC value
0x58024C10 C   FIELD 00w32 INIT: Programmable initial CRC value
0x58024C14 B  REGISTER POL (rw): CRC polynomial
0x58024C14 C   FIELD 00w32 POL: Programmable polynomial
0x58025400 A PERIPHERAL BDMA
0x58025400 B  REGISTER ISR (ro): DMA interrupt status register
0x58025400 C   FIELD 00w01 GIF1: Channel 1 Global interrupt flag
0x58025400 C   FIELD 01w01 TCIF1: Channel 1 Transfer Complete flag
0x58025400 C   FIELD 02w01 HTIF1: Channel 1 Half Transfer Complete flag
0x58025400 C   FIELD 03w01 TEIF1: Channel 1 Transfer Error flag
0x58025400 C   FIELD 04w01 GIF2: Channel 2 Global interrupt flag
0x58025400 C   FIELD 05w01 TCIF2: Channel 2 Transfer Complete flag
0x58025400 C   FIELD 06w01 HTIF2: Channel 2 Half Transfer Complete flag
0x58025400 C   FIELD 07w01 TEIF2: Channel 2 Transfer Error flag
0x58025400 C   FIELD 08w01 GIF3: Channel 3 Global interrupt flag
0x58025400 C   FIELD 09w01 TCIF3: Channel 3 Transfer Complete flag
0x58025400 C   FIELD 10w01 HTIF3: Channel 3 Half Transfer Complete flag
0x58025400 C   FIELD 11w01 TEIF3: Channel 3 Transfer Error flag
0x58025400 C   FIELD 12w01 GIF4: Channel 4 Global interrupt flag
0x58025400 C   FIELD 13w01 TCIF4: Channel 4 Transfer Complete flag
0x58025400 C   FIELD 14w01 HTIF4: Channel 4 Half Transfer Complete flag
0x58025400 C   FIELD 15w01 TEIF4: Channel 4 Transfer Error flag
0x58025400 C   FIELD 16w01 GIF5: Channel 5 Global interrupt flag
0x58025400 C   FIELD 17w01 TCIF5: Channel 5 Transfer Complete flag
0x58025400 C   FIELD 18w01 HTIF5: Channel 5 Half Transfer Complete flag
0x58025400 C   FIELD 19w01 TEIF5: Channel 5 Transfer Error flag
0x58025400 C   FIELD 20w01 GIF6: Channel 6 Global interrupt flag
0x58025400 C   FIELD 21w01 TCIF6: Channel 6 Transfer Complete flag
0x58025400 C   FIELD 22w01 HTIF6: Channel 6 Half Transfer Complete flag
0x58025400 C   FIELD 23w01 TEIF6: Channel 6 Transfer Error flag
0x58025400 C   FIELD 24w01 GIF7: Channel 7 Global interrupt flag
0x58025400 C   FIELD 25w01 TCIF7: Channel 7 Transfer Complete flag
0x58025400 C   FIELD 26w01 HTIF7: Channel 7 Half Transfer Complete flag
0x58025400 C   FIELD 27w01 TEIF7: Channel 7 Transfer Error flag
0x58025400 C   FIELD 28w01 GIF8: Channel 8 Global interrupt flag
0x58025400 C   FIELD 29w01 TCIF8: Channel 8 Transfer Complete flag
0x58025400 C   FIELD 30w01 HTIF8: Channel 8 Half Transfer Complete flag
0x58025400 C   FIELD 31w01 TEIF8: Channel 8 Transfer Error flag
0x58025404 B  REGISTER IFCR (wo): DMA interrupt flag clear register
0x58025404 C   FIELD 00w01 CGIF1: Channel 1 Global interrupt clear
0x58025404 C   FIELD 01w01 CTCIF1: Channel 1 Transfer Complete clear
0x58025404 C   FIELD 02w01 CHTIF1: Channel 1 Half Transfer clear
0x58025404 C   FIELD 03w01 CTEIF1: Channel 1 Transfer Error clear
0x58025404 C   FIELD 04w01 CGIF2: Channel 2 Global interrupt clear
0x58025404 C   FIELD 05w01 CTCIF2: Channel 2 Transfer Complete clear
0x58025404 C   FIELD 06w01 CHTIF2: Channel 2 Half Transfer clear
0x58025404 C   FIELD 07w01 CTEIF2: Channel 2 Transfer Error clear
0x58025404 C   FIELD 08w01 CGIF3: Channel 3 Global interrupt clear
0x58025404 C   FIELD 09w01 CTCIF3: Channel 3 Transfer Complete clear
0x58025404 C   FIELD 10w01 CHTIF3: Channel 3 Half Transfer clear
0x58025404 C   FIELD 11w01 CTEIF3: Channel 3 Transfer Error clear
0x58025404 C   FIELD 12w01 CGIF4: Channel 4 Global interrupt clear
0x58025404 C   FIELD 13w01 CTCIF4: Channel 4 Transfer Complete clear
0x58025404 C   FIELD 14w01 CHTIF4: Channel 4 Half Transfer clear
0x58025404 C   FIELD 15w01 CTEIF4: Channel 4 Transfer Error clear
0x58025404 C   FIELD 16w01 CGIF5: Channel 5 Global interrupt clear
0x58025404 C   FIELD 17w01 CTCIF5: Channel 5 Transfer Complete clear
0x58025404 C   FIELD 18w01 CHTIF5: Channel 5 Half Transfer clear
0x58025404 C   FIELD 19w01 CTEIF5: Channel 5 Transfer Error clear
0x58025404 C   FIELD 20w01 CGIF6: Channel 6 Global interrupt clear
0x58025404 C   FIELD 21w01 CTCIF6: Channel 6 Transfer Complete clear
0x58025404 C   FIELD 22w01 CHTIF6: Channel 6 Half Transfer clear
0x58025404 C   FIELD 23w01 CTEIF6: Channel 6 Transfer Error clear
0x58025404 C   FIELD 24w01 CGIF7: Channel 7 Global interrupt clear
0x58025404 C   FIELD 25w01 CTCIF7: Channel 7 Transfer Complete clear
0x58025404 C   FIELD 26w01 CHTIF7: Channel 7 Half Transfer clear
0x58025404 C   FIELD 27w01 CTEIF7: Channel 7 Transfer Error clear
0x58025404 C   FIELD 28w01 CGIF8: Channel 8 Global interrupt clear
0x58025404 C   FIELD 29w01 CTCIF8: Channel 8 Transfer Complete clear
0x58025404 C   FIELD 30w01 CHTIF8: Channel 8 Half Transfer clear
0x58025404 C   FIELD 31w01 CTEIF8: Channel 8 Transfer Error clear
0x58025408 B  CLUSTER CH0: Channel cluster: CCR?, CNDTR?, CPAR?, CM0AR? and CM1AR? registers
0x58025408 B  REGISTER CR0 (rw): DMA channel x configuration register
0x58025408 C   FIELD 00w01 EN: Channel enable This bit is set and cleared by software.
0x58025408 C   FIELD 01w01 TCIE: Transfer complete interrupt enable This bit is set and cleared by software.
0x58025408 C   FIELD 02w01 HTIE: Half transfer interrupt enable This bit is set and cleared by software.
0x58025408 C   FIELD 03w01 TEIE: Transfer error interrupt enable This bit is set and cleared by software.
0x58025408 C   FIELD 04w01 DIR: Data transfer direction This bit is set and cleared by software.
0x58025408 C   FIELD 05w01 CIRC: Circular mode This bit is set and cleared by software.
0x58025408 C   FIELD 06w01 PINC: Peripheral increment mode This bit is set and cleared by software.
0x58025408 C   FIELD 07w01 MINC: Memory increment mode This bit is set and cleared by software.
0x58025408 C   FIELD 08w02 PSIZE: Peripheral size These bits are set and cleared by software.
0x58025408 C   FIELD 10w02 MSIZE: Memory size These bits are set and cleared by software.
0x58025408 C   FIELD 12w02 PL: Channel priority level These bits are set and cleared by software.
0x58025408 C   FIELD 14w01 MEM2MEM: Memory to memory mode This bit is set and cleared by software.
0x58025408 C   FIELD 15w01 DBM: Double-buffer mode
0x58025408 C   FIELD 16w01 CT: Current target memory in double-buffer mode
0x5802540C B  REGISTER NDTR0 (rw): DMA channel x number of data register
0x5802540C C   FIELD 00w16 NDT: Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not.
0x58025410 B  REGISTER PAR0 (rw): This register must not be written when the channel is enabled.
0x58025410 C   FIELD 00w32 PA: Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a half-word address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address.
0x58025414 B  REGISTER M0AR0 (rw): This register must not be written when the channel is enabled.
0x58025414 C   FIELD 00w32 MA: Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a half-word address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address.
0x58025418 B  REGISTER M1AR0 (rw): Channel x memory 1 address register
0x58025418 C   FIELD 00w32 MA: Memory address
0x5802541C B  CLUSTER CH1: Channel cluster: CCR?, CNDTR?, CPAR?, CM0AR? and CM1AR? registers
0x5802541C B  REGISTER CR1 (rw): DMA channel x configuration register
0x5802541C C   FIELD 00w01 EN: Channel enable This bit is set and cleared by software.
0x5802541C C   FIELD 01w01 TCIE: Transfer complete interrupt enable This bit is set and cleared by software.
0x5802541C C   FIELD 02w01 HTIE: Half transfer interrupt enable This bit is set and cleared by software.
0x5802541C C   FIELD 03w01 TEIE: Transfer error interrupt enable This bit is set and cleared by software.
0x5802541C C   FIELD 04w01 DIR: Data transfer direction This bit is set and cleared by software.
0x5802541C C   FIELD 05w01 CIRC: Circular mode This bit is set and cleared by software.
0x5802541C C   FIELD 06w01 PINC: Peripheral increment mode This bit is set and cleared by software.
0x5802541C C   FIELD 07w01 MINC: Memory increment mode This bit is set and cleared by software.
0x5802541C C   FIELD 08w02 PSIZE: Peripheral size These bits are set and cleared by software.
0x5802541C C   FIELD 10w02 MSIZE: Memory size These bits are set and cleared by software.
0x5802541C C   FIELD 12w02 PL: Channel priority level These bits are set and cleared by software.
0x5802541C C   FIELD 14w01 MEM2MEM: Memory to memory mode This bit is set and cleared by software.
0x5802541C C   FIELD 15w01 DBM: Double-buffer mode
0x5802541C C   FIELD 16w01 CT: Current target memory in double-buffer mode
0x58025420 B  REGISTER NDTR1 (rw): DMA channel x number of data register
0x58025420 C   FIELD 00w16 NDT: Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not.
0x58025424 B  REGISTER PAR1 (rw): This register must not be written when the channel is enabled.
0x58025424 C   FIELD 00w32 PA: Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a half-word address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address.
0x58025428 B  REGISTER M0AR1 (rw): This register must not be written when the channel is enabled.
0x58025428 C   FIELD 00w32 MA: Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a half-word address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address.
0x5802542C B  REGISTER M1AR1 (rw): Channel x memory 1 address register
0x5802542C C   FIELD 00w32 MA: Memory address
0x58025430 B  CLUSTER CH2: Channel cluster: CCR?, CNDTR?, CPAR?, CM0AR? and CM1AR? registers
0x58025430 B  REGISTER CR2 (rw): DMA channel x configuration register
0x58025430 C   FIELD 00w01 EN: Channel enable This bit is set and cleared by software.
0x58025430 C   FIELD 01w01 TCIE: Transfer complete interrupt enable This bit is set and cleared by software.
0x58025430 C   FIELD 02w01 HTIE: Half transfer interrupt enable This bit is set and cleared by software.
0x58025430 C   FIELD 03w01 TEIE: Transfer error interrupt enable This bit is set and cleared by software.
0x58025430 C   FIELD 04w01 DIR: Data transfer direction This bit is set and cleared by software.
0x58025430 C   FIELD 05w01 CIRC: Circular mode This bit is set and cleared by software.
0x58025430 C   FIELD 06w01 PINC: Peripheral increment mode This bit is set and cleared by software.
0x58025430 C   FIELD 07w01 MINC: Memory increment mode This bit is set and cleared by software.
0x58025430 C   FIELD 08w02 PSIZE: Peripheral size These bits are set and cleared by software.
0x58025430 C   FIELD 10w02 MSIZE: Memory size These bits are set and cleared by software.
0x58025430 C   FIELD 12w02 PL: Channel priority level These bits are set and cleared by software.
0x58025430 C   FIELD 14w01 MEM2MEM: Memory to memory mode This bit is set and cleared by software.
0x58025430 C   FIELD 15w01 DBM: Double-buffer mode
0x58025430 C   FIELD 16w01 CT: Current target memory in double-buffer mode
0x58025434 B  REGISTER NDTR2 (rw): DMA channel x number of data register
0x58025434 C   FIELD 00w16 NDT: Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not.
0x58025438 B  REGISTER PAR2 (rw): This register must not be written when the channel is enabled.
0x58025438 C   FIELD 00w32 PA: Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a half-word address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address.
0x5802543C B  REGISTER M0AR2 (rw): This register must not be written when the channel is enabled.
0x5802543C C   FIELD 00w32 MA: Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a half-word address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address.
0x58025440 B  REGISTER M1AR2 (rw): Channel x memory 1 address register
0x58025440 C   FIELD 00w32 MA: Memory address
0x58025444 B  CLUSTER CH3: Channel cluster: CCR?, CNDTR?, CPAR?, CM0AR? and CM1AR? registers
0x58025444 B  REGISTER CR3 (rw): DMA channel x configuration register
0x58025444 C   FIELD 00w01 EN: Channel enable This bit is set and cleared by software.
0x58025444 C   FIELD 01w01 TCIE: Transfer complete interrupt enable This bit is set and cleared by software.
0x58025444 C   FIELD 02w01 HTIE: Half transfer interrupt enable This bit is set and cleared by software.
0x58025444 C   FIELD 03w01 TEIE: Transfer error interrupt enable This bit is set and cleared by software.
0x58025444 C   FIELD 04w01 DIR: Data transfer direction This bit is set and cleared by software.
0x58025444 C   FIELD 05w01 CIRC: Circular mode This bit is set and cleared by software.
0x58025444 C   FIELD 06w01 PINC: Peripheral increment mode This bit is set and cleared by software.
0x58025444 C   FIELD 07w01 MINC: Memory increment mode This bit is set and cleared by software.
0x58025444 C   FIELD 08w02 PSIZE: Peripheral size These bits are set and cleared by software.
0x58025444 C   FIELD 10w02 MSIZE: Memory size These bits are set and cleared by software.
0x58025444 C   FIELD 12w02 PL: Channel priority level These bits are set and cleared by software.
0x58025444 C   FIELD 14w01 MEM2MEM: Memory to memory mode This bit is set and cleared by software.
0x58025444 C   FIELD 15w01 DBM: Double-buffer mode
0x58025444 C   FIELD 16w01 CT: Current target memory in double-buffer mode
0x58025448 B  REGISTER NDTR3 (rw): DMA channel x number of data register
0x58025448 C   FIELD 00w16 NDT: Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not.
0x5802544C B  REGISTER PAR3 (rw): This register must not be written when the channel is enabled.
0x5802544C C   FIELD 00w32 PA: Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a half-word address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address.
0x58025450 B  REGISTER M0AR3 (rw): This register must not be written when the channel is enabled.
0x58025450 C   FIELD 00w32 MA: Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a half-word address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address.
0x58025454 B  REGISTER M1AR3 (rw): Channel x memory 1 address register
0x58025454 C   FIELD 00w32 MA: Memory address
0x58025458 B  CLUSTER CH4: Channel cluster: CCR?, CNDTR?, CPAR?, CM0AR? and CM1AR? registers
0x58025458 B  REGISTER CR4 (rw): DMA channel x configuration register
0x58025458 C   FIELD 00w01 EN: Channel enable This bit is set and cleared by software.
0x58025458 C   FIELD 01w01 TCIE: Transfer complete interrupt enable This bit is set and cleared by software.
0x58025458 C   FIELD 02w01 HTIE: Half transfer interrupt enable This bit is set and cleared by software.
0x58025458 C   FIELD 03w01 TEIE: Transfer error interrupt enable This bit is set and cleared by software.
0x58025458 C   FIELD 04w01 DIR: Data transfer direction This bit is set and cleared by software.
0x58025458 C   FIELD 05w01 CIRC: Circular mode This bit is set and cleared by software.
0x58025458 C   FIELD 06w01 PINC: Peripheral increment mode This bit is set and cleared by software.
0x58025458 C   FIELD 07w01 MINC: Memory increment mode This bit is set and cleared by software.
0x58025458 C   FIELD 08w02 PSIZE: Peripheral size These bits are set and cleared by software.
0x58025458 C   FIELD 10w02 MSIZE: Memory size These bits are set and cleared by software.
0x58025458 C   FIELD 12w02 PL: Channel priority level These bits are set and cleared by software.
0x58025458 C   FIELD 14w01 MEM2MEM: Memory to memory mode This bit is set and cleared by software.
0x58025458 C   FIELD 15w01 DBM: Double-buffer mode
0x58025458 C   FIELD 16w01 CT: Current target memory in double-buffer mode
0x5802545C B  REGISTER NDTR4 (rw): DMA channel x number of data register
0x5802545C C   FIELD 00w16 NDT: Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not.
0x58025460 B  REGISTER PAR4 (rw): This register must not be written when the channel is enabled.
0x58025460 C   FIELD 00w32 PA: Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a half-word address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address.
0x58025464 B  REGISTER M0AR4 (rw): This register must not be written when the channel is enabled.
0x58025464 C   FIELD 00w32 MA: Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a half-word address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address.
0x58025468 B  REGISTER M1AR4 (rw): Channel x memory 1 address register
0x58025468 C   FIELD 00w32 MA: Memory address
0x5802546C B  CLUSTER CH5: Channel cluster: CCR?, CNDTR?, CPAR?, CM0AR? and CM1AR? registers
0x5802546C B  REGISTER CR5 (rw): DMA channel x configuration register
0x5802546C C   FIELD 00w01 EN: Channel enable This bit is set and cleared by software.
0x5802546C C   FIELD 01w01 TCIE: Transfer complete interrupt enable This bit is set and cleared by software.
0x5802546C C   FIELD 02w01 HTIE: Half transfer interrupt enable This bit is set and cleared by software.
0x5802546C C   FIELD 03w01 TEIE: Transfer error interrupt enable This bit is set and cleared by software.
0x5802546C C   FIELD 04w01 DIR: Data transfer direction This bit is set and cleared by software.
0x5802546C C   FIELD 05w01 CIRC: Circular mode This bit is set and cleared by software.
0x5802546C C   FIELD 06w01 PINC: Peripheral increment mode This bit is set and cleared by software.
0x5802546C C   FIELD 07w01 MINC: Memory increment mode This bit is set and cleared by software.
0x5802546C C   FIELD 08w02 PSIZE: Peripheral size These bits are set and cleared by software.
0x5802546C C   FIELD 10w02 MSIZE: Memory size These bits are set and cleared by software.
0x5802546C C   FIELD 12w02 PL: Channel priority level These bits are set and cleared by software.
0x5802546C C   FIELD 14w01 MEM2MEM: Memory to memory mode This bit is set and cleared by software.
0x5802546C C   FIELD 15w01 DBM: Double-buffer mode
0x5802546C C   FIELD 16w01 CT: Current target memory in double-buffer mode
0x58025470 B  REGISTER NDTR5 (rw): DMA channel x number of data register
0x58025470 C   FIELD 00w16 NDT: Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not.
0x58025474 B  REGISTER PAR5 (rw): This register must not be written when the channel is enabled.
0x58025474 C   FIELD 00w32 PA: Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a half-word address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address.
0x58025478 B  REGISTER M0AR5 (rw): This register must not be written when the channel is enabled.
0x58025478 C   FIELD 00w32 MA: Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a half-word address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address.
0x5802547C B  REGISTER M1AR5 (rw): Channel x memory 1 address register
0x5802547C C   FIELD 00w32 MA: Memory address
0x58025480 B  CLUSTER CH6: Channel cluster: CCR?, CNDTR?, CPAR?, CM0AR? and CM1AR? registers
0x58025480 B  REGISTER CR6 (rw): DMA channel x configuration register
0x58025480 C   FIELD 00w01 EN: Channel enable This bit is set and cleared by software.
0x58025480 C   FIELD 01w01 TCIE: Transfer complete interrupt enable This bit is set and cleared by software.
0x58025480 C   FIELD 02w01 HTIE: Half transfer interrupt enable This bit is set and cleared by software.
0x58025480 C   FIELD 03w01 TEIE: Transfer error interrupt enable This bit is set and cleared by software.
0x58025480 C   FIELD 04w01 DIR: Data transfer direction This bit is set and cleared by software.
0x58025480 C   FIELD 05w01 CIRC: Circular mode This bit is set and cleared by software.
0x58025480 C   FIELD 06w01 PINC: Peripheral increment mode This bit is set and cleared by software.
0x58025480 C   FIELD 07w01 MINC: Memory increment mode This bit is set and cleared by software.
0x58025480 C   FIELD 08w02 PSIZE: Peripheral size These bits are set and cleared by software.
0x58025480 C   FIELD 10w02 MSIZE: Memory size These bits are set and cleared by software.
0x58025480 C   FIELD 12w02 PL: Channel priority level These bits are set and cleared by software.
0x58025480 C   FIELD 14w01 MEM2MEM: Memory to memory mode This bit is set and cleared by software.
0x58025480 C   FIELD 15w01 DBM: Double-buffer mode
0x58025480 C   FIELD 16w01 CT: Current target memory in double-buffer mode
0x58025484 B  REGISTER NDTR6 (rw): DMA channel x number of data register
0x58025484 C   FIELD 00w16 NDT: Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not.
0x58025488 B  REGISTER PAR6 (rw): This register must not be written when the channel is enabled.
0x58025488 C   FIELD 00w32 PA: Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a half-word address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address.
0x5802548C B  REGISTER M0AR6 (rw): This register must not be written when the channel is enabled.
0x5802548C C   FIELD 00w32 MA: Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a half-word address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address.
0x58025490 B  REGISTER M1AR6 (rw): Channel x memory 1 address register
0x58025490 C   FIELD 00w32 MA: Memory address
0x58025494 B  CLUSTER CH7: Channel cluster: CCR?, CNDTR?, CPAR?, CM0AR? and CM1AR? registers
0x58025494 B  REGISTER CR7 (rw): DMA channel x configuration register
0x58025494 C   FIELD 00w01 EN: Channel enable This bit is set and cleared by software.
0x58025494 C   FIELD 01w01 TCIE: Transfer complete interrupt enable This bit is set and cleared by software.
0x58025494 C   FIELD 02w01 HTIE: Half transfer interrupt enable This bit is set and cleared by software.
0x58025494 C   FIELD 03w01 TEIE: Transfer error interrupt enable This bit is set and cleared by software.
0x58025494 C   FIELD 04w01 DIR: Data transfer direction This bit is set and cleared by software.
0x58025494 C   FIELD 05w01 CIRC: Circular mode This bit is set and cleared by software.
0x58025494 C   FIELD 06w01 PINC: Peripheral increment mode This bit is set and cleared by software.
0x58025494 C   FIELD 07w01 MINC: Memory increment mode This bit is set and cleared by software.
0x58025494 C   FIELD 08w02 PSIZE: Peripheral size These bits are set and cleared by software.
0x58025494 C   FIELD 10w02 MSIZE: Memory size These bits are set and cleared by software.
0x58025494 C   FIELD 12w02 PL: Channel priority level These bits are set and cleared by software.
0x58025494 C   FIELD 14w01 MEM2MEM: Memory to memory mode This bit is set and cleared by software.
0x58025494 C   FIELD 15w01 DBM: Double-buffer mode
0x58025494 C   FIELD 16w01 CT: Current target memory in double-buffer mode
0x58025498 B  REGISTER NDTR7 (rw): DMA channel x number of data register
0x58025498 C   FIELD 00w16 NDT: Number of data to transfer Number of data to be transferred (0 up to 65535). This register can only be written when the channel is disabled. Once the channel is enabled, this register is read-only, indicating the remaining bytes to be transmitted. This register decrements after each DMA transfer. Once the transfer is completed, this register can either stay at zero or be reloaded automatically by the value previously programmed if the channel is configured in auto-reload mode. If this register is zero, no transaction can be served whether the channel is enabled or not.
0x5802549C B  REGISTER PAR7 (rw): This register must not be written when the channel is enabled.
0x5802549C C   FIELD 00w32 PA: Peripheral address Base address of the peripheral data register from/to which the data will be read/written. When PSIZE is 01 (16-bit), the PA[0] bit is ignored. Access is automatically aligned to a half-word address. When PSIZE is 10 (32-bit), PA[1:0] are ignored. Access is automatically aligned to a word address.
0x580254A0 B  REGISTER M0AR7 (rw): This register must not be written when the channel is enabled.
0x580254A0 C   FIELD 00w32 MA: Memory address Base address of the memory area from/to which the data will be read/written. When MSIZE is 01 (16-bit), the MA[0] bit is ignored. Access is automatically aligned to a half-word address. When MSIZE is 10 (32-bit), MA[1:0] are ignored. Access is automatically aligned to a word address.
0x580254A4 B  REGISTER M1AR7 (rw): Channel x memory 1 address register
0x580254A4 C   FIELD 00w32 MA: Memory address
0x58025800 A PERIPHERAL DMAMUX2
0x58025800 B  REGISTER C0CR (rw): DMAMux - DMA request line multiplexer channel x control register
0x58025800 C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x58025800 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x58025800 C   FIELD 09w01 EGE: Event generation enable/disable
0x58025800 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x58025800 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x58025800 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x58025800 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x58025804 B  REGISTER C1CR (rw): DMAMux - DMA request line multiplexer channel x control register
0x58025804 C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x58025804 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x58025804 C   FIELD 09w01 EGE: Event generation enable/disable
0x58025804 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x58025804 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x58025804 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x58025804 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x58025808 B  REGISTER C2CR (rw): DMAMux - DMA request line multiplexer channel x control register
0x58025808 C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x58025808 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x58025808 C   FIELD 09w01 EGE: Event generation enable/disable
0x58025808 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x58025808 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x58025808 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x58025808 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x5802580C B  REGISTER C3CR (rw): DMAMux - DMA request line multiplexer channel x control register
0x5802580C C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x5802580C C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x5802580C C   FIELD 09w01 EGE: Event generation enable/disable
0x5802580C C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x5802580C C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x5802580C C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x5802580C C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x58025810 B  REGISTER C4CR (rw): DMAMux - DMA request line multiplexer channel x control register
0x58025810 C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x58025810 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x58025810 C   FIELD 09w01 EGE: Event generation enable/disable
0x58025810 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x58025810 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x58025810 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x58025810 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x58025814 B  REGISTER C5CR (rw): DMAMux - DMA request line multiplexer channel x control register
0x58025814 C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x58025814 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x58025814 C   FIELD 09w01 EGE: Event generation enable/disable
0x58025814 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x58025814 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x58025814 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x58025814 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x58025818 B  REGISTER C6CR (rw): DMAMux - DMA request line multiplexer channel x control register
0x58025818 C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x58025818 C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x58025818 C   FIELD 09w01 EGE: Event generation enable/disable
0x58025818 C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x58025818 C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x58025818 C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x58025818 C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x5802581C B  REGISTER C7CR (rw): DMAMux - DMA request line multiplexer channel x control register
0x5802581C C   FIELD 00w08 DMAREQ_ID: Input DMA request line selected
0x5802581C C   FIELD 08w01 SOIE: Interrupt enable at synchronization event overrun
0x5802581C C   FIELD 09w01 EGE: Event generation enable/disable
0x5802581C C   FIELD 16w01 SE: Synchronous operating mode enable/disable
0x5802581C C   FIELD 17w02 SPOL: Synchronization event type selector Defines the synchronization event on the selected synchronization input:
0x5802581C C   FIELD 19w05 NBREQ: Number of DMA requests to forward Defines the number of DMA requests forwarded before output event is generated. In synchronous mode, it also defines the number of DMA requests to forward after a synchronization event, then stop forwarding. The actual number of DMA requests forwarded is NBREQ+1. Note: This field can only be written when both SE and EGE bits are reset.
0x5802581C C   FIELD 24w05 SYNC_ID: Synchronization input selected
0x58025880 B  REGISTER CSR (ro): DMAMUX request line multiplexer interrupt channel status register
0x58025880 C   FIELD 00w01 SOF0: Synchronization overrun event flag
0x58025880 C   FIELD 01w01 SOF1: Synchronization overrun event flag
0x58025880 C   FIELD 02w01 SOF2: Synchronization overrun event flag
0x58025880 C   FIELD 03w01 SOF3: Synchronization overrun event flag
0x58025880 C   FIELD 04w01 SOF4: Synchronization overrun event flag
0x58025880 C   FIELD 05w01 SOF5: Synchronization overrun event flag
0x58025880 C   FIELD 06w01 SOF6: Synchronization overrun event flag
0x58025880 C   FIELD 07w01 SOF7: Synchronization overrun event flag
0x58025880 C   FIELD 08w01 SOF8: Synchronization overrun event flag
0x58025880 C   FIELD 09w01 SOF9: Synchronization overrun event flag
0x58025880 C   FIELD 10w01 SOF10: Synchronization overrun event flag
0x58025880 C   FIELD 11w01 SOF11: Synchronization overrun event flag
0x58025880 C   FIELD 12w01 SOF12: Synchronization overrun event flag
0x58025880 C   FIELD 13w01 SOF13: Synchronization overrun event flag
0x58025880 C   FIELD 14w01 SOF14: Synchronization overrun event flag
0x58025880 C   FIELD 15w01 SOF15: Synchronization overrun event flag
0x58025884 B  REGISTER CFR (wo): DMAMUX request line multiplexer interrupt clear flag register
0x58025884 C   FIELD 00w01 CSOF0: Clear synchronization overrun event flag
0x58025884 C   FIELD 01w01 CSOF1: Clear synchronization overrun event flag
0x58025884 C   FIELD 02w01 CSOF2: Clear synchronization overrun event flag
0x58025884 C   FIELD 03w01 CSOF3: Clear synchronization overrun event flag
0x58025884 C   FIELD 04w01 CSOF4: Clear synchronization overrun event flag
0x58025884 C   FIELD 05w01 CSOF5: Clear synchronization overrun event flag
0x58025884 C   FIELD 06w01 CSOF6: Clear synchronization overrun event flag
0x58025884 C   FIELD 07w01 CSOF7: Clear synchronization overrun event flag
0x58025884 C   FIELD 08w01 CSOF8: Clear synchronization overrun event flag
0x58025884 C   FIELD 09w01 CSOF9: Clear synchronization overrun event flag
0x58025884 C   FIELD 10w01 CSOF10: Clear synchronization overrun event flag
0x58025884 C   FIELD 11w01 CSOF11: Clear synchronization overrun event flag
0x58025884 C   FIELD 12w01 CSOF12: Clear synchronization overrun event flag
0x58025884 C   FIELD 13w01 CSOF13: Clear synchronization overrun event flag
0x58025884 C   FIELD 14w01 CSOF14: Clear synchronization overrun event flag
0x58025884 C   FIELD 15w01 CSOF15: Clear synchronization overrun event flag
0x58025900 B  REGISTER RG0CR (rw): DMAMux - DMA request generator channel x control register
0x58025900 C   FIELD 00w05 SIG_ID: DMA request trigger input selected
0x58025900 C   FIELD 08w01 OIE: Interrupt enable at trigger event overrun
0x58025900 C   FIELD 16w01 GE: DMA request generator channel enable/disable
0x58025900 C   FIELD 17w02 GPOL: DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input
0x58025900 C   FIELD 19w05 GNBREQ: Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset.
0x58025904 B  REGISTER RG1CR (rw): DMAMux - DMA request generator channel x control register
0x58025904 C   FIELD 00w05 SIG_ID: DMA request trigger input selected
0x58025904 C   FIELD 08w01 OIE: Interrupt enable at trigger event overrun
0x58025904 C   FIELD 16w01 GE: DMA request generator channel enable/disable
0x58025904 C   FIELD 17w02 GPOL: DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input
0x58025904 C   FIELD 19w05 GNBREQ: Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset.
0x58025908 B  REGISTER RG2CR (rw): DMAMux - DMA request generator channel x control register
0x58025908 C   FIELD 00w05 SIG_ID: DMA request trigger input selected
0x58025908 C   FIELD 08w01 OIE: Interrupt enable at trigger event overrun
0x58025908 C   FIELD 16w01 GE: DMA request generator channel enable/disable
0x58025908 C   FIELD 17w02 GPOL: DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input
0x58025908 C   FIELD 19w05 GNBREQ: Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset.
0x5802590C B  REGISTER RG3CR (rw): DMAMux - DMA request generator channel x control register
0x5802590C C   FIELD 00w05 SIG_ID: DMA request trigger input selected
0x5802590C C   FIELD 08w01 OIE: Interrupt enable at trigger event overrun
0x5802590C C   FIELD 16w01 GE: DMA request generator channel enable/disable
0x5802590C C   FIELD 17w02 GPOL: DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input
0x5802590C C   FIELD 19w05 GNBREQ: Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset.
0x58025910 B  REGISTER RG4CR (rw): DMAMux - DMA request generator channel x control register
0x58025910 C   FIELD 00w05 SIG_ID: DMA request trigger input selected
0x58025910 C   FIELD 08w01 OIE: Interrupt enable at trigger event overrun
0x58025910 C   FIELD 16w01 GE: DMA request generator channel enable/disable
0x58025910 C   FIELD 17w02 GPOL: DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input
0x58025910 C   FIELD 19w05 GNBREQ: Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset.
0x58025914 B  REGISTER RG5CR (rw): DMAMux - DMA request generator channel x control register
0x58025914 C   FIELD 00w05 SIG_ID: DMA request trigger input selected
0x58025914 C   FIELD 08w01 OIE: Interrupt enable at trigger event overrun
0x58025914 C   FIELD 16w01 GE: DMA request generator channel enable/disable
0x58025914 C   FIELD 17w02 GPOL: DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input
0x58025914 C   FIELD 19w05 GNBREQ: Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset.
0x58025918 B  REGISTER RG6CR (rw): DMAMux - DMA request generator channel x control register
0x58025918 C   FIELD 00w05 SIG_ID: DMA request trigger input selected
0x58025918 C   FIELD 08w01 OIE: Interrupt enable at trigger event overrun
0x58025918 C   FIELD 16w01 GE: DMA request generator channel enable/disable
0x58025918 C   FIELD 17w02 GPOL: DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input
0x58025918 C   FIELD 19w05 GNBREQ: Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset.
0x5802591C B  REGISTER RG7CR (rw): DMAMux - DMA request generator channel x control register
0x5802591C C   FIELD 00w05 SIG_ID: DMA request trigger input selected
0x5802591C C   FIELD 08w01 OIE: Interrupt enable at trigger event overrun
0x5802591C C   FIELD 16w01 GE: DMA request generator channel enable/disable
0x5802591C C   FIELD 17w02 GPOL: DMA request generator trigger event type selection Defines the trigger event on the selected DMA request trigger input
0x5802591C C   FIELD 19w05 GNBREQ: Number of DMA requests to generate Defines the number of DMA requests generated after a trigger event, then stop generating. The actual number of generated DMA requests is GNBREQ+1. Note: This field can only be written when GE bit is reset.
0x58025940 B  REGISTER RGSR (ro): DMAMux - DMA request generator status register
0x58025940 C   FIELD 00w01 OF0: Trigger event overrun flag The flag is set when a trigger event occurs on DMA request generator channel x, while the DMA request generator counter value is lower than GNBREQ. The flag is cleared by writing 1 to the corresponding COFx bit in DMAMUX_RGCFR register.
0x58025940 C   FIELD 01w01 OF1: Trigger event overrun flag The flag is set when a trigger event occurs on DMA request generator channel x, while the DMA request generator counter value is lower than GNBREQ. The flag is cleared by writing 1 to the corresponding COFx bit in DMAMUX_RGCFR register.
0x58025940 C   FIELD 02w01 OF2: Trigger event overrun flag The flag is set when a trigger event occurs on DMA request generator channel x, while the DMA request generator counter value is lower than GNBREQ. The flag is cleared by writing 1 to the corresponding COFx bit in DMAMUX_RGCFR register.
0x58025940 C   FIELD 03w01 OF3: Trigger event overrun flag The flag is set when a trigger event occurs on DMA request generator channel x, while the DMA request generator counter value is lower than GNBREQ. The flag is cleared by writing 1 to the corresponding COFx bit in DMAMUX_RGCFR register.
0x58025940 C   FIELD 04w01 OF4: Trigger event overrun flag The flag is set when a trigger event occurs on DMA request generator channel x, while the DMA request generator counter value is lower than GNBREQ. The flag is cleared by writing 1 to the corresponding COFx bit in DMAMUX_RGCFR register.
0x58025940 C   FIELD 05w01 OF5: Trigger event overrun flag The flag is set when a trigger event occurs on DMA request generator channel x, while the DMA request generator counter value is lower than GNBREQ. The flag is cleared by writing 1 to the corresponding COFx bit in DMAMUX_RGCFR register.
0x58025940 C   FIELD 06w01 OF6: Trigger event overrun flag The flag is set when a trigger event occurs on DMA request generator channel x, while the DMA request generator counter value is lower than GNBREQ. The flag is cleared by writing 1 to the corresponding COFx bit in DMAMUX_RGCFR register.
0x58025940 C   FIELD 07w01 OF7: Trigger event overrun flag The flag is set when a trigger event occurs on DMA request generator channel x, while the DMA request generator counter value is lower than GNBREQ. The flag is cleared by writing 1 to the corresponding COFx bit in DMAMUX_RGCFR register.
0x58025944 B  REGISTER RGCFR (wo): DMAMux - DMA request generator clear flag register
0x58025944 C   FIELD 00w01 COF0: Clear trigger event overrun flag Upon setting, this bit clears the corresponding overrun flag OFx in the DMAMUX_RGCSR register.
0x58025944 C   FIELD 01w01 COF1: Clear trigger event overrun flag Upon setting, this bit clears the corresponding overrun flag OFx in the DMAMUX_RGCSR register.
0x58025944 C   FIELD 02w01 COF2: Clear trigger event overrun flag Upon setting, this bit clears the corresponding overrun flag OFx in the DMAMUX_RGCSR register.
0x58025944 C   FIELD 03w01 COF3: Clear trigger event overrun flag Upon setting, this bit clears the corresponding overrun flag OFx in the DMAMUX_RGCSR register.
0x58025944 C   FIELD 04w01 COF4: Clear trigger event overrun flag Upon setting, this bit clears the corresponding overrun flag OFx in the DMAMUX_RGCSR register.
0x58025944 C   FIELD 05w01 COF5: Clear trigger event overrun flag Upon setting, this bit clears the corresponding overrun flag OFx in the DMAMUX_RGCSR register.
0x58025944 C   FIELD 06w01 COF6: Clear trigger event overrun flag Upon setting, this bit clears the corresponding overrun flag OFx in the DMAMUX_RGCSR register.
0x58025944 C   FIELD 07w01 COF7: Clear trigger event overrun flag Upon setting, this bit clears the corresponding overrun flag OFx in the DMAMUX_RGCSR register.
0x58026000 A PERIPHERAL ADC3
0x58026000 B  REGISTER ISR (rw): ADC interrupt and status register
0x58026000 C   FIELD 00w01 ADRDY: ADC ready flag
0x58026000 C   FIELD 01w01 EOSMP: ADC group regular end of sampling flag
0x58026000 C   FIELD 02w01 EOC: ADC group regular end of unitary conversion flag
0x58026000 C   FIELD 03w01 EOS: ADC group regular end of sequence conversions flag
0x58026000 C   FIELD 04w01 OVR: ADC group regular overrun flag
0x58026000 C   FIELD 05w01 JEOC: ADC group injected end of unitary conversion flag
0x58026000 C   FIELD 06w01 JEOS: ADC group injected end of sequence conversions flag
0x58026000 C   FIELD 07w01 AWD1: Analog watchdog 1 flag
0x58026000 C   FIELD 08w01 AWD2: Analog watchdog 2 flag
0x58026000 C   FIELD 09w01 AWD3: Analog watchdog 3 flag
0x58026000 C   FIELD 10w01 JQOVF: ADC group injected contexts queue overflow flag
0x58026004 B  REGISTER IER (rw): ADC interrupt enable register
0x58026004 C   FIELD 00w01 ADRDYIE: ADC ready interrupt
0x58026004 C   FIELD 01w01 EOSMPIE: ADC group regular end of sampling interrupt
0x58026004 C   FIELD 02w01 EOCIE: ADC group regular end of unitary conversion interrupt
0x58026004 C   FIELD 03w01 EOSIE: ADC group regular end of sequence conversions interrupt
0x58026004 C   FIELD 04w01 OVRIE: ADC group regular overrun interrupt
0x58026004 C   FIELD 05w01 JEOCIE: ADC group injected end of unitary conversion interrupt
0x58026004 C   FIELD 06w01 JEOSIE: ADC group injected end of sequence conversions interrupt
0x58026004 C   FIELD 07w01 AWD1IE: Analog watchdog 1 interrupt enable
0x58026004 C   FIELD 08w01 AWD2IE: Analog watchdog 2 interrupt enable
0x58026004 C   FIELD 09w01 AWD3IE: Analog watchdog 3 interrupt enable
0x58026004 C   FIELD 10w01 JQOVFIE: ADC group injected contexts queue overflow interrupt
0x58026008 B  REGISTER CR (rw): ADC control register
0x58026008 C   FIELD 00w01 ADEN: ADC enable
0x58026008 C   FIELD 01w01 ADDIS: ADC disable
0x58026008 C   FIELD 02w01 ADSTART: ADC group regular conversion start
0x58026008 C   FIELD 03w01 JADSTART: ADC group injected conversion start
0x58026008 C   FIELD 04w01 ADSTP: ADC group regular conversion stop
0x58026008 C   FIELD 05w01 JADSTP: ADC group injected conversion stop
0x58026008 C   FIELD 08w02 BOOST: Boost mode control
0x58026008 C   FIELD 16w01 ADCALLIN: Linearity calibration
0x58026008 C   FIELD 22w01 LINCALRDYW1: Linearity calibration ready Word 1
0x58026008 C   FIELD 23w01 LINCALRDYW2: Linearity calibration ready Word 2
0x58026008 C   FIELD 24w01 LINCALRDYW3: Linearity calibration ready Word 3
0x58026008 C   FIELD 25w01 LINCALRDYW4: Linearity calibration ready Word 4
0x58026008 C   FIELD 26w01 LINCALRDYW5: Linearity calibration ready Word 5
0x58026008 C   FIELD 27w01 LINCALRDYW6: Linearity calibration ready Word 6
0x58026008 C   FIELD 28w01 ADVREGEN: ADC voltage regulator enable
0x58026008 C   FIELD 29w01 DEEPPWD: ADC deep power down enable
0x58026008 C   FIELD 30w01 ADCALDIF: ADC differential mode for calibration
0x58026008 C   FIELD 31w01 ADCAL: ADC calibration
0x5802600C B  REGISTER CFGR (rw): ADC configuration register 1
0x5802600C C   FIELD 00w02 DMNGT: ADC DMA transfer enable
0x5802600C C   FIELD 02w03 RES: ADC data resolution
0x5802600C C   FIELD 05w05 EXTSEL: ADC group regular external trigger source
0x5802600C C   FIELD 10w02 EXTEN: ADC group regular external trigger polarity
0x5802600C C   FIELD 12w01 OVRMOD: ADC group regular overrun configuration
0x5802600C C   FIELD 13w01 CONT: ADC group regular continuous conversion mode
0x5802600C C   FIELD 14w01 AUTDLY: ADC low power auto wait
0x5802600C C   FIELD 16w01 DISCEN: ADC group regular sequencer discontinuous mode
0x5802600C C   FIELD 17w03 DISCNUM: ADC group regular sequencer discontinuous number of ranks
0x5802600C C   FIELD 20w01 JDISCEN: ADC group injected sequencer discontinuous mode
0x5802600C C   FIELD 21w01 JQM: ADC group injected contexts queue mode
0x5802600C C   FIELD 22w01 AWD1SGL: ADC analog watchdog 1 monitoring a single channel or all channels
0x5802600C C   FIELD 23w01 AWD1EN: ADC analog watchdog 1 enable on scope ADC group regular
0x5802600C C   FIELD 24w01 JAWD1EN: ADC analog watchdog 1 enable on scope ADC group injected
0x5802600C C   FIELD 25w01 JAUTO: ADC group injected automatic trigger mode
0x5802600C C   FIELD 26w05 AWD1CH: ADC analog watchdog 1 monitored channel selection
0x5802600C C   FIELD 31w01 JQDIS: ADC group injected contexts queue disable
0x58026010 B  REGISTER CFGR2 (rw): ADC configuration register 2
0x58026010 C   FIELD 00w01 ROVSE: ADC oversampler enable on scope ADC group regular
0x58026010 C   FIELD 01w01 JOVSE: ADC oversampler enable on scope ADC group injected
0x58026010 C   FIELD 05w04 OVSS: ADC oversampling shift
0x58026010 C   FIELD 09w01 TROVS: ADC oversampling discontinuous mode (triggered mode) for ADC group regular
0x58026010 C   FIELD 10w01 ROVSM: Regular Oversampling mode
0x58026010 C   FIELD 11w01 RSHIFT1: Right-shift data after Offset 1 correction
0x58026010 C   FIELD 12w01 RSHIFT2: Right-shift data after Offset 2 correction
0x58026010 C   FIELD 13w01 RSHIFT3: Right-shift data after Offset 3 correction
0x58026010 C   FIELD 14w01 RSHIFT4: Right-shift data after Offset 4 correction
0x58026010 C   FIELD 16w10 OSVR: Oversampling ratio
0x58026010 C   FIELD 28w04 LSHIFT: Left shift factor
0x58026014 B  REGISTER SMPR1 (rw): ADC sampling time register 1
0x58026014 C   FIELD 00w03 SMP0: Channel 0 sample time selection
0x58026014 C   FIELD 03w03 SMP1: Channel 1 sample time selection
0x58026014 C   FIELD 06w03 SMP2: Channel 2 sample time selection
0x58026014 C   FIELD 09w03 SMP3: Channel 3 sample time selection
0x58026014 C   FIELD 12w03 SMP4: Channel 4 sample time selection
0x58026014 C   FIELD 15w03 SMP5: Channel 5 sample time selection
0x58026014 C   FIELD 18w03 SMP6: Channel 6 sample time selection
0x58026014 C   FIELD 21w03 SMP7: Channel 7 sample time selection
0x58026014 C   FIELD 24w03 SMP8: Channel 8 sample time selection
0x58026014 C   FIELD 27w03 SMP9: Channel 9 sample time selection
0x58026018 B  REGISTER SMPR2 (rw): ADC sampling time register 2
0x58026018 C   FIELD 00w03 SMP10: Channel 10 sample time selection
0x58026018 C   FIELD 03w03 SMP11: Channel 11 sample time selection
0x58026018 C   FIELD 06w03 SMP12: Channel 12 sample time selection
0x58026018 C   FIELD 09w03 SMP13: Channel 13 sample time selection
0x58026018 C   FIELD 12w03 SMP14: Channel 14 sample time selection
0x58026018 C   FIELD 15w03 SMP15: Channel 15 sample time selection
0x58026018 C   FIELD 18w03 SMP16: Channel 16 sample time selection
0x58026018 C   FIELD 21w03 SMP17: Channel 17 sample time selection
0x58026018 C   FIELD 24w03 SMP18: Channel 18 sample time selection
0x58026018 C   FIELD 27w03 SMP19: Channel 19 sample time selection
0x5802601C B  REGISTER PCSEL (rw): ADC pre channel selection register
0x5802601C C   FIELD 00w20 PCSEL: Channel x (VINP[i]) pre selection
0x58026020 B  REGISTER LTR1 (rw): ADC analog watchdog 1 threshold register
0x58026020 C   FIELD 00w26 LTR1: ADC analog watchdog 1 threshold low
0x58026024 B  REGISTER HTR1 (rw): ADC analog watchdog 2 threshold register
0x58026024 C   FIELD 00w26 HTR1: ADC analog watchdog 2 threshold low
0x58026030 B  REGISTER SQR1 (rw): ADC group regular sequencer ranks register 1
0x58026030 C   FIELD 00w04 L: L3
0x58026030 C   FIELD 06w05 SQ1: 1 conversion in regular sequence
0x58026030 C   FIELD 12w05 SQ2: 2 conversion in regular sequence
0x58026030 C   FIELD 18w05 SQ3: 3 conversion in regular sequence
0x58026030 C   FIELD 24w05 SQ4: 4 conversion in regular sequence
0x58026034 B  REGISTER SQR2 (rw): ADC group regular sequencer ranks register 2
0x58026034 C   FIELD 00w05 SQ5: 5 conversion in regular sequence
0x58026034 C   FIELD 06w05 SQ6: 6 conversion in regular sequence
0x58026034 C   FIELD 12w05 SQ7: 7 conversion in regular sequence
0x58026034 C   FIELD 18w05 SQ8: 8 conversion in regular sequence
0x58026034 C   FIELD 24w05 SQ9: 9 conversion in regular sequence
0x58026038 B  REGISTER SQR3 (rw): ADC group regular sequencer ranks register 3
0x58026038 C   FIELD 00w05 SQ10: 10 conversion in regular sequence
0x58026038 C   FIELD 06w05 SQ11: 11 conversion in regular sequence
0x58026038 C   FIELD 12w05 SQ12: 12 conversion in regular sequence
0x58026038 C   FIELD 18w05 SQ13: 13 conversion in regular sequence
0x58026038 C   FIELD 24w05 SQ14: 14 conversion in regular sequence
0x5802603C B  REGISTER SQR4 (rw): ADC group regular sequencer ranks register 4
0x5802603C C   FIELD 00w05 SQ15: 15 conversion in regular sequence
0x5802603C C   FIELD 06w05 SQ16: 16 conversion in regular sequence
0x58026040 B  REGISTER DR (ro): ADC group regular conversion data register
0x58026040 C   FIELD 00w32 RDATA: ADC group regular conversion data
0x5802604C B  REGISTER JSQR (rw): ADC group injected sequencer register
0x5802604C C   FIELD 00w02 JL: ADC group injected sequencer scan length
0x5802604C C   FIELD 02w05 JEXTSEL: ADC group injected external trigger source
0x5802604C C   FIELD 07w02 JEXTEN: ADC group injected external trigger polarity
0x5802604C C   FIELD 09w05 JSQ1: 1 conversion in injected sequence
0x5802604C C   FIELD 15w05 JSQ2: 2 conversion in injected sequence
0x5802604C C   FIELD 21w05 JSQ3: 3 conversion in injected sequence
0x5802604C C   FIELD 27w05 JSQ4: 4 conversion in injected sequence
0x58026060 B  REGISTER OFR1 (rw): ADC offset number 1 register
0x58026060 C   FIELD 00w26 OFFSET: Data offset X for the channel programmed into bits OFFSET_CH
0x58026060 C   FIELD 26w05 OFFSET_CH: Channel selection for the data offset X
0x58026060 C   FIELD 31w01 SSATE: Signed saturation enable
0x58026064 B  REGISTER OFR2 (rw): ADC offset number 2 register
0x58026064 C   FIELD 00w26 OFFSET: Data offset X for the channel programmed into bits OFFSET_CH
0x58026064 C   FIELD 26w05 OFFSET_CH: Channel selection for the data offset X
0x58026064 C   FIELD 31w01 SSATE: Signed saturation enable
0x58026068 B  REGISTER OFR3 (rw): ADC offset number 3 register
0x58026068 C   FIELD 00w26 OFFSET: Data offset X for the channel programmed into bits OFFSET_CH
0x58026068 C   FIELD 26w05 OFFSET_CH: Channel selection for the data offset X
0x58026068 C   FIELD 31w01 SSATE: Signed saturation enable
0x5802606C B  REGISTER OFR4 (rw): ADC offset number 4 register
0x5802606C C   FIELD 00w26 OFFSET: Data offset X for the channel programmed into bits OFFSET_CH
0x5802606C C   FIELD 26w05 OFFSET_CH: Channel selection for the data offset X
0x5802606C C   FIELD 31w01 SSATE: Signed saturation enable
0x58026080 B  REGISTER JDR1 (ro): ADC group injected sequencer rank 1 register
0x58026080 C   FIELD 00w32 JDATA: Injected data
0x58026084 B  REGISTER JDR2 (ro): ADC group injected sequencer rank 2 register
0x58026084 C   FIELD 00w32 JDATA: Injected data
0x58026088 B  REGISTER JDR3 (ro): ADC group injected sequencer rank 3 register
0x58026088 C   FIELD 00w32 JDATA: Injected data
0x5802608C B  REGISTER JDR4 (ro): ADC group injected sequencer rank 4 register
0x5802608C C   FIELD 00w32 JDATA: Injected data
0x580260A0 B  REGISTER AWD2CR (rw): ADC analog watchdog 2 configuration register
0x580260A0 C   FIELD 00w01 AWD2CH0: ADC analog watchdog 2 monitored channel selection
0x580260A0 C   FIELD 01w01 AWD2CH1: ADC analog watchdog 2 monitored channel selection
0x580260A0 C   FIELD 02w01 AWD2CH2: ADC analog watchdog 2 monitored channel selection
0x580260A0 C   FIELD 03w01 AWD2CH3: ADC analog watchdog 2 monitored channel selection
0x580260A0 C   FIELD 04w01 AWD2CH4: ADC analog watchdog 2 monitored channel selection
0x580260A0 C   FIELD 05w01 AWD2CH5: ADC analog watchdog 2 monitored channel selection
0x580260A0 C   FIELD 06w01 AWD2CH6: ADC analog watchdog 2 monitored channel selection
0x580260A0 C   FIELD 07w01 AWD2CH7: ADC analog watchdog 2 monitored channel selection
0x580260A0 C   FIELD 08w01 AWD2CH8: ADC analog watchdog 2 monitored channel selection
0x580260A0 C   FIELD 09w01 AWD2CH9: ADC analog watchdog 2 monitored channel selection
0x580260A0 C   FIELD 10w01 AWD2CH10: ADC analog watchdog 2 monitored channel selection
0x580260A0 C   FIELD 11w01 AWD2CH11: ADC analog watchdog 2 monitored channel selection
0x580260A0 C   FIELD 12w01 AWD2CH12: ADC analog watchdog 2 monitored channel selection
0x580260A0 C   FIELD 13w01 AWD2CH13: ADC analog watchdog 2 monitored channel selection
0x580260A0 C   FIELD 14w01 AWD2CH14: ADC analog watchdog 2 monitored channel selection
0x580260A0 C   FIELD 15w01 AWD2CH15: ADC analog watchdog 2 monitored channel selection
0x580260A0 C   FIELD 16w01 AWD2CH16: ADC analog watchdog 2 monitored channel selection
0x580260A0 C   FIELD 17w01 AWD2CH17: ADC analog watchdog 2 monitored channel selection
0x580260A0 C   FIELD 18w01 AWD2CH18: ADC analog watchdog 2 monitored channel selection
0x580260A0 C   FIELD 19w01 AWD2CH19: ADC analog watchdog 2 monitored channel selection
0x580260A4 B  REGISTER AWD3CR (rw): ADC analog watchdog 3 configuration register
0x580260A4 C   FIELD 01w01 AWD3CH0: ADC analog watchdog 3 monitored channel selection
0x580260A4 C   FIELD 02w01 AWD3CH1: ADC analog watchdog 3 monitored channel selection
0x580260A4 C   FIELD 03w01 AWD3CH2: ADC analog watchdog 3 monitored channel selection
0x580260A4 C   FIELD 04w01 AWD3CH3: ADC analog watchdog 3 monitored channel selection
0x580260A4 C   FIELD 05w01 AWD3CH4: ADC analog watchdog 3 monitored channel selection
0x580260A4 C   FIELD 06w01 AWD3CH5: ADC analog watchdog 3 monitored channel selection
0x580260A4 C   FIELD 07w01 AWD3CH6: ADC analog watchdog 3 monitored channel selection
0x580260A4 C   FIELD 08w01 AWD3CH7: ADC analog watchdog 3 monitored channel selection
0x580260A4 C   FIELD 09w01 AWD3CH8: ADC analog watchdog 3 monitored channel selection
0x580260A4 C   FIELD 10w01 AWD3CH9: ADC analog watchdog 3 monitored channel selection
0x580260A4 C   FIELD 11w01 AWD3CH10: ADC analog watchdog 3 monitored channel selection
0x580260A4 C   FIELD 12w01 AWD3CH11: ADC analog watchdog 3 monitored channel selection
0x580260A4 C   FIELD 13w01 AWD3CH12: ADC analog watchdog 3 monitored channel selection
0x580260A4 C   FIELD 14w01 AWD3CH13: ADC analog watchdog 3 monitored channel selection
0x580260A4 C   FIELD 15w01 AWD3CH14: ADC analog watchdog 3 monitored channel selection
0x580260A4 C   FIELD 16w01 AWD3CH15: ADC analog watchdog 3 monitored channel selection
0x580260A4 C   FIELD 17w01 AWD3CH16: ADC analog watchdog 3 monitored channel selection
0x580260A4 C   FIELD 18w01 AWD3CH17: ADC analog watchdog 3 monitored channel selection
0x580260A4 C   FIELD 19w01 AWD3CH18: ADC analog watchdog 3 monitored channel selection
0x580260A4 C   FIELD 20w01 AWD3CH19: ADC analog watchdog 3 monitored channel selection
0x580260B0 B  REGISTER LTR2 (rw): ADC watchdog lower threshold register 2
0x580260B0 C   FIELD 00w26 LTR2: Analog watchdog 2 lower threshold
0x580260B4 B  REGISTER HTR2 (rw): ADC watchdog higher threshold register 2
0x580260B4 C   FIELD 00w26 HTR2: Analog watchdog 2 higher threshold
0x580260B8 B  REGISTER LTR3 (rw): ADC watchdog lower threshold register 3
0x580260B8 C   FIELD 00w26 LTR3: Analog watchdog 3 lower threshold
0x580260BC B  REGISTER HTR3 (rw): ADC watchdog higher threshold register 3
0x580260BC C   FIELD 00w26 HTR3: Analog watchdog 3 higher threshold
0x580260C0 B  REGISTER DIFSEL (rw): ADC channel differential or single-ended mode selection register
0x580260C0 C   FIELD 00w01 DIFSEL0: Differential mode for channel 0
0x580260C0 C   FIELD 01w01 DIFSEL1: Differential mode for channel 1
0x580260C0 C   FIELD 02w01 DIFSEL2: Differential mode for channel 2
0x580260C0 C   FIELD 03w01 DIFSEL3: Differential mode for channel 3
0x580260C0 C   FIELD 04w01 DIFSEL4: Differential mode for channel 4
0x580260C0 C   FIELD 05w01 DIFSEL5: Differential mode for channel 5
0x580260C0 C   FIELD 06w01 DIFSEL6: Differential mode for channel 6
0x580260C0 C   FIELD 07w01 DIFSEL7: Differential mode for channel 7
0x580260C0 C   FIELD 08w01 DIFSEL8: Differential mode for channel 8
0x580260C0 C   FIELD 09w01 DIFSEL9: Differential mode for channel 9
0x580260C0 C   FIELD 10w01 DIFSEL10: Differential mode for channel 10
0x580260C0 C   FIELD 11w01 DIFSEL11: Differential mode for channel 11
0x580260C0 C   FIELD 12w01 DIFSEL12: Differential mode for channel 12
0x580260C0 C   FIELD 13w01 DIFSEL13: Differential mode for channel 13
0x580260C0 C   FIELD 14w01 DIFSEL14: Differential mode for channel 14
0x580260C0 C   FIELD 15w01 DIFSEL15: Differential mode for channel 15
0x580260C0 C   FIELD 16w01 DIFSEL16: Differential mode for channel 16
0x580260C0 C   FIELD 17w01 DIFSEL17: Differential mode for channel 17
0x580260C0 C   FIELD 18w01 DIFSEL18: Differential mode for channel 18
0x580260C0 C   FIELD 19w01 DIFSEL19: Differential mode for channel 19
0x580260C4 B  REGISTER CALFACT (rw): ADC calibration factors register
0x580260C4 C   FIELD 00w11 CALFACT_S: ADC calibration factor in single-ended mode
0x580260C4 C   FIELD 16w11 CALFACT_D: ADC calibration factor in differential mode
0x580260C8 B  REGISTER CALFACT2 (rw): ADC Calibration Factor register 2
0x580260C8 C   FIELD 00w30 LINCALFACT: Linearity Calibration Factor
0x58026300 A PERIPHERAL ADC3_Common
0x58026300 B  REGISTER CSR (ro): ADC Common status register
0x58026300 C   FIELD 00w01 ADRDY_MST: Master ADC ready
0x58026300 C   FIELD 01w01 EOSMP_MST: End of Sampling phase flag of the master ADC
0x58026300 C   FIELD 02w01 EOC_MST: End of regular conversion of the master ADC
0x58026300 C   FIELD 03w01 EOS_MST: End of regular sequence flag of the master ADC
0x58026300 C   FIELD 04w01 OVR_MST: Overrun flag of the master ADC
0x58026300 C   FIELD 05w01 JEOC_MST: End of injected conversion flag of the master ADC
0x58026300 C   FIELD 06w01 JEOS_MST: End of injected sequence flag of the master ADC
0x58026300 C   FIELD 07w01 AWD1_MST: Analog watchdog 1 flag of the master ADC
0x58026300 C   FIELD 08w01 AWD2_MST: Analog watchdog 2 flag of the master ADC
0x58026300 C   FIELD 09w01 AWD3_MST: Analog watchdog 3 flag of the master ADC
0x58026300 C   FIELD 10w01 JQOVF_MST: Injected Context Queue Overflow flag of the master ADC
0x58026300 C   FIELD 16w01 ADRDY_SLV: Slave ADC ready
0x58026300 C   FIELD 17w01 EOSMP_SLV: End of Sampling phase flag of the slave ADC
0x58026300 C   FIELD 18w01 EOC_SLV: End of regular conversion of the slave ADC
0x58026300 C   FIELD 19w01 EOS_SLV: End of regular sequence flag of the slave ADC
0x58026300 C   FIELD 20w01 OVR_SLV: Overrun flag of the slave ADC
0x58026300 C   FIELD 21w01 JEOC_SLV: End of injected conversion flag of the slave ADC
0x58026300 C   FIELD 22w01 JEOS_SLV: End of injected sequence flag of the slave ADC
0x58026300 C   FIELD 23w01 AWD1_SLV: Analog watchdog 1 flag of the slave ADC
0x58026300 C   FIELD 24w01 AWD2_SLV: Analog watchdog 2 flag of the slave ADC
0x58026300 C   FIELD 25w01 AWD3_SLV: Analog watchdog 3 flag of the slave ADC
0x58026300 C   FIELD 26w01 JQOVF_SLV: Injected Context Queue Overflow flag of the slave ADC
0x58026308 B  REGISTER CCR (rw): ADC common control register
0x58026308 C   FIELD 00w05 DUAL: Dual ADC mode selection
0x58026308 C   FIELD 08w04 DELAY: Delay between 2 sampling phases
0x58026308 C   FIELD 14w02 DAMDF: Dual ADC Mode Data Format
0x58026308 C   FIELD 16w02 CKMODE: ADC clock mode
0x58026308 C   FIELD 18w04 PRESC: ADC prescaler
0x58026308 C   FIELD 22w01 VREFEN: VREFINT enable
0x58026308 C   FIELD 23w01 VSENSEEN: Temperature sensor enable
0x58026308 C   FIELD 24w01 VBATEN: VBAT enable
0x5802630C B  REGISTER CDR (ro): ADC common regular data register for dual and triple modes
0x5802630C C   FIELD 00w16 RDATA_MST: Regular data of the master ADC
0x5802630C C   FIELD 16w16 RDATA_SLV: Regular data of the slave ADC
0x58026310 B  REGISTER CDR2 (ro): ADC x common regular data register for 32-bit dual mode
0x58026310 C   FIELD 00w32 RDATA_ALT: Regular data of the master/slave alternated ADCs
0x58026400 A PERIPHERAL HSEM
0x58026400 B  REGISTER R0 (rw): HSEM register HSEM_R0
0x58026400 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026400 C   FIELD 08w04 COREID: Semaphore COREID
0x58026400 C   FIELD 31w01 LOCK: Lock indication
0x58026404 B  REGISTER R1 (rw): HSEM register HSEM_R1
0x58026404 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026404 C   FIELD 08w04 COREID: Semaphore COREID
0x58026404 C   FIELD 31w01 LOCK: Lock indication
0x58026408 B  REGISTER R2 (rw): HSEM register HSEM_R2
0x58026408 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026408 C   FIELD 08w04 COREID: Semaphore COREID
0x58026408 C   FIELD 31w01 LOCK: Lock indication
0x5802640C B  REGISTER R3 (rw): HSEM register HSEM_R3
0x5802640C C   FIELD 00w08 PROCID: Semaphore ProcessID
0x5802640C C   FIELD 08w04 COREID: Semaphore COREID
0x5802640C C   FIELD 31w01 LOCK: Lock indication
0x58026410 B  REGISTER R4 (rw): HSEM register HSEM_R4
0x58026410 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026410 C   FIELD 08w04 COREID: Semaphore COREID
0x58026410 C   FIELD 31w01 LOCK: Lock indication
0x58026414 B  REGISTER R5 (rw): HSEM register HSEM_R5
0x58026414 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026414 C   FIELD 08w04 COREID: Semaphore COREID
0x58026414 C   FIELD 31w01 LOCK: Lock indication
0x58026418 B  REGISTER R6 (rw): HSEM register HSEM_R6
0x58026418 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026418 C   FIELD 08w04 COREID: Semaphore COREID
0x58026418 C   FIELD 31w01 LOCK: Lock indication
0x5802641C B  REGISTER R7 (rw): HSEM register HSEM_R7
0x5802641C C   FIELD 00w08 PROCID: Semaphore ProcessID
0x5802641C C   FIELD 08w04 COREID: Semaphore COREID
0x5802641C C   FIELD 31w01 LOCK: Lock indication
0x58026420 B  REGISTER R8 (rw): HSEM register HSEM_R8
0x58026420 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026420 C   FIELD 08w04 COREID: Semaphore COREID
0x58026420 C   FIELD 31w01 LOCK: Lock indication
0x58026424 B  REGISTER R9 (rw): HSEM register HSEM_R9
0x58026424 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026424 C   FIELD 08w04 COREID: Semaphore COREID
0x58026424 C   FIELD 31w01 LOCK: Lock indication
0x58026428 B  REGISTER R10 (rw): HSEM register HSEM_R10
0x58026428 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026428 C   FIELD 08w04 COREID: Semaphore COREID
0x58026428 C   FIELD 31w01 LOCK: Lock indication
0x5802642C B  REGISTER R11 (rw): HSEM register HSEM_R11
0x5802642C C   FIELD 00w08 PROCID: Semaphore ProcessID
0x5802642C C   FIELD 08w04 COREID: Semaphore COREID
0x5802642C C   FIELD 31w01 LOCK: Lock indication
0x58026430 B  REGISTER R12 (rw): HSEM register HSEM_R12
0x58026430 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026430 C   FIELD 08w04 COREID: Semaphore COREID
0x58026430 C   FIELD 31w01 LOCK: Lock indication
0x58026434 B  REGISTER R13 (rw): HSEM register HSEM_R13
0x58026434 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026434 C   FIELD 08w04 COREID: Semaphore COREID
0x58026434 C   FIELD 31w01 LOCK: Lock indication
0x58026438 B  REGISTER R14 (rw): HSEM register HSEM_R14
0x58026438 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026438 C   FIELD 08w04 COREID: Semaphore COREID
0x58026438 C   FIELD 31w01 LOCK: Lock indication
0x5802643C B  REGISTER R15 (rw): HSEM register HSEM_R15
0x5802643C C   FIELD 00w08 PROCID: Semaphore ProcessID
0x5802643C C   FIELD 08w04 COREID: Semaphore COREID
0x5802643C C   FIELD 31w01 LOCK: Lock indication
0x58026440 B  REGISTER R16 (rw): HSEM register HSEM_R16
0x58026440 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026440 C   FIELD 08w04 COREID: Semaphore COREID
0x58026440 C   FIELD 31w01 LOCK: Lock indication
0x58026444 B  REGISTER R17 (rw): HSEM register HSEM_R17
0x58026444 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026444 C   FIELD 08w04 COREID: Semaphore COREID
0x58026444 C   FIELD 31w01 LOCK: Lock indication
0x58026448 B  REGISTER R18 (rw): HSEM register HSEM_R18
0x58026448 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026448 C   FIELD 08w04 COREID: Semaphore COREID
0x58026448 C   FIELD 31w01 LOCK: Lock indication
0x5802644C B  REGISTER R19 (rw): HSEM register HSEM_R19
0x5802644C C   FIELD 00w08 PROCID: Semaphore ProcessID
0x5802644C C   FIELD 08w04 COREID: Semaphore COREID
0x5802644C C   FIELD 31w01 LOCK: Lock indication
0x58026450 B  REGISTER R20 (rw): HSEM register HSEM_R20
0x58026450 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026450 C   FIELD 08w04 COREID: Semaphore COREID
0x58026450 C   FIELD 31w01 LOCK: Lock indication
0x58026454 B  REGISTER R21 (rw): HSEM register HSEM_R21
0x58026454 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026454 C   FIELD 08w04 COREID: Semaphore COREID
0x58026454 C   FIELD 31w01 LOCK: Lock indication
0x58026458 B  REGISTER R22 (rw): HSEM register HSEM_R22
0x58026458 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026458 C   FIELD 08w04 COREID: Semaphore COREID
0x58026458 C   FIELD 31w01 LOCK: Lock indication
0x5802645C B  REGISTER R23 (rw): HSEM register HSEM_R23
0x5802645C C   FIELD 00w08 PROCID: Semaphore ProcessID
0x5802645C C   FIELD 08w04 COREID: Semaphore COREID
0x5802645C C   FIELD 31w01 LOCK: Lock indication
0x58026460 B  REGISTER R24 (rw): HSEM register HSEM_R24
0x58026460 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026460 C   FIELD 08w04 COREID: Semaphore COREID
0x58026460 C   FIELD 31w01 LOCK: Lock indication
0x58026464 B  REGISTER R25 (rw): HSEM register HSEM_R25
0x58026464 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026464 C   FIELD 08w04 COREID: Semaphore COREID
0x58026464 C   FIELD 31w01 LOCK: Lock indication
0x58026468 B  REGISTER R26 (rw): HSEM register HSEM_R26
0x58026468 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026468 C   FIELD 08w04 COREID: Semaphore COREID
0x58026468 C   FIELD 31w01 LOCK: Lock indication
0x5802646C B  REGISTER R27 (rw): HSEM register HSEM_R27
0x5802646C C   FIELD 00w08 PROCID: Semaphore ProcessID
0x5802646C C   FIELD 08w04 COREID: Semaphore COREID
0x5802646C C   FIELD 31w01 LOCK: Lock indication
0x58026470 B  REGISTER R28 (rw): HSEM register HSEM_R28
0x58026470 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026470 C   FIELD 08w04 COREID: Semaphore COREID
0x58026470 C   FIELD 31w01 LOCK: Lock indication
0x58026474 B  REGISTER R29 (rw): HSEM register HSEM_R29
0x58026474 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026474 C   FIELD 08w04 COREID: Semaphore COREID
0x58026474 C   FIELD 31w01 LOCK: Lock indication
0x58026478 B  REGISTER R30 (rw): HSEM register HSEM_R30
0x58026478 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026478 C   FIELD 08w04 COREID: Semaphore COREID
0x58026478 C   FIELD 31w01 LOCK: Lock indication
0x5802647C B  REGISTER R31 (rw): HSEM register HSEM_R31
0x5802647C C   FIELD 00w08 PROCID: Semaphore ProcessID
0x5802647C C   FIELD 08w04 COREID: Semaphore COREID
0x5802647C C   FIELD 31w01 LOCK: Lock indication
0x58026480 B  REGISTER RLR0 (ro): Semaphore 0 read lock register
0x58026480 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026480 C   FIELD 08w04 COREID: Semaphore COREID
0x58026480 C   FIELD 31w01 LOCK: Lock indication
0x58026484 B  REGISTER RLR1 (ro): Semaphore 1 read lock register
0x58026484 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026484 C   FIELD 08w04 COREID: Semaphore COREID
0x58026484 C   FIELD 31w01 LOCK: Lock indication
0x58026488 B  REGISTER RLR2 (ro): Semaphore 2 read lock register
0x58026488 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026488 C   FIELD 08w04 COREID: Semaphore COREID
0x58026488 C   FIELD 31w01 LOCK: Lock indication
0x5802648C B  REGISTER RLR3 (ro): Semaphore 3 read lock register
0x5802648C C   FIELD 00w08 PROCID: Semaphore ProcessID
0x5802648C C   FIELD 08w04 COREID: Semaphore COREID
0x5802648C C   FIELD 31w01 LOCK: Lock indication
0x58026490 B  REGISTER RLR4 (ro): Semaphore 4 read lock register
0x58026490 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026490 C   FIELD 08w04 COREID: Semaphore COREID
0x58026490 C   FIELD 31w01 LOCK: Lock indication
0x58026494 B  REGISTER RLR5 (ro): Semaphore 5 read lock register
0x58026494 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026494 C   FIELD 08w04 COREID: Semaphore COREID
0x58026494 C   FIELD 31w01 LOCK: Lock indication
0x58026498 B  REGISTER RLR6 (ro): Semaphore 6 read lock register
0x58026498 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x58026498 C   FIELD 08w04 COREID: Semaphore COREID
0x58026498 C   FIELD 31w01 LOCK: Lock indication
0x5802649C B  REGISTER RLR7 (ro): Semaphore 7 read lock register
0x5802649C C   FIELD 00w08 PROCID: Semaphore ProcessID
0x5802649C C   FIELD 08w04 COREID: Semaphore COREID
0x5802649C C   FIELD 31w01 LOCK: Lock indication
0x580264A0 B  REGISTER RLR8 (ro): Semaphore 8 read lock register
0x580264A0 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x580264A0 C   FIELD 08w04 COREID: Semaphore COREID
0x580264A0 C   FIELD 31w01 LOCK: Lock indication
0x580264A4 B  REGISTER RLR9 (ro): Semaphore 9 read lock register
0x580264A4 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x580264A4 C   FIELD 08w04 COREID: Semaphore COREID
0x580264A4 C   FIELD 31w01 LOCK: Lock indication
0x580264A8 B  REGISTER RLR10 (ro): Semaphore 10 read lock register
0x580264A8 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x580264A8 C   FIELD 08w04 COREID: Semaphore COREID
0x580264A8 C   FIELD 31w01 LOCK: Lock indication
0x580264AC B  REGISTER RLR11 (ro): Semaphore 11 read lock register
0x580264AC C   FIELD 00w08 PROCID: Semaphore ProcessID
0x580264AC C   FIELD 08w04 COREID: Semaphore COREID
0x580264AC C   FIELD 31w01 LOCK: Lock indication
0x580264B0 B  REGISTER RLR12 (ro): Semaphore 12 read lock register
0x580264B0 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x580264B0 C   FIELD 08w04 COREID: Semaphore COREID
0x580264B0 C   FIELD 31w01 LOCK: Lock indication
0x580264B4 B  REGISTER RLR13 (ro): Semaphore 13 read lock register
0x580264B4 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x580264B4 C   FIELD 08w04 COREID: Semaphore COREID
0x580264B4 C   FIELD 31w01 LOCK: Lock indication
0x580264B8 B  REGISTER RLR14 (ro): Semaphore 14 read lock register
0x580264B8 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x580264B8 C   FIELD 08w04 COREID: Semaphore COREID
0x580264B8 C   FIELD 31w01 LOCK: Lock indication
0x580264BC B  REGISTER RLR15 (ro): Semaphore 15 read lock register
0x580264BC C   FIELD 00w08 PROCID: Semaphore ProcessID
0x580264BC C   FIELD 08w04 COREID: Semaphore COREID
0x580264BC C   FIELD 31w01 LOCK: Lock indication
0x580264C0 B  REGISTER RLR16 (ro): Semaphore 16 read lock register
0x580264C0 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x580264C0 C   FIELD 08w04 COREID: Semaphore COREID
0x580264C0 C   FIELD 31w01 LOCK: Lock indication
0x580264C4 B  REGISTER RLR17 (ro): Semaphore 17 read lock register
0x580264C4 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x580264C4 C   FIELD 08w04 COREID: Semaphore COREID
0x580264C4 C   FIELD 31w01 LOCK: Lock indication
0x580264C8 B  REGISTER RLR18 (ro): Semaphore 18 read lock register
0x580264C8 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x580264C8 C   FIELD 08w04 COREID: Semaphore COREID
0x580264C8 C   FIELD 31w01 LOCK: Lock indication
0x580264CC B  REGISTER RLR19 (ro): Semaphore 19 read lock register
0x580264CC C   FIELD 00w08 PROCID: Semaphore ProcessID
0x580264CC C   FIELD 08w04 COREID: Semaphore COREID
0x580264CC C   FIELD 31w01 LOCK: Lock indication
0x580264D0 B  REGISTER RLR20 (ro): Semaphore 20 read lock register
0x580264D0 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x580264D0 C   FIELD 08w04 COREID: Semaphore COREID
0x580264D0 C   FIELD 31w01 LOCK: Lock indication
0x580264D4 B  REGISTER RLR21 (ro): Semaphore 21 read lock register
0x580264D4 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x580264D4 C   FIELD 08w04 COREID: Semaphore COREID
0x580264D4 C   FIELD 31w01 LOCK: Lock indication
0x580264D8 B  REGISTER RLR22 (ro): Semaphore 22 read lock register
0x580264D8 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x580264D8 C   FIELD 08w04 COREID: Semaphore COREID
0x580264D8 C   FIELD 31w01 LOCK: Lock indication
0x580264DC B  REGISTER RLR23 (ro): Semaphore 23 read lock register
0x580264DC C   FIELD 00w08 PROCID: Semaphore ProcessID
0x580264DC C   FIELD 08w04 COREID: Semaphore COREID
0x580264DC C   FIELD 31w01 LOCK: Lock indication
0x580264E0 B  REGISTER RLR24 (ro): Semaphore 24 read lock register
0x580264E0 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x580264E0 C   FIELD 08w04 COREID: Semaphore COREID
0x580264E0 C   FIELD 31w01 LOCK: Lock indication
0x580264E4 B  REGISTER RLR25 (ro): Semaphore 25 read lock register
0x580264E4 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x580264E4 C   FIELD 08w04 COREID: Semaphore COREID
0x580264E4 C   FIELD 31w01 LOCK: Lock indication
0x580264E8 B  REGISTER RLR26 (ro): Semaphore 26 read lock register
0x580264E8 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x580264E8 C   FIELD 08w04 COREID: Semaphore COREID
0x580264E8 C   FIELD 31w01 LOCK: Lock indication
0x580264EC B  REGISTER RLR27 (ro): Semaphore 27 read lock register
0x580264EC C   FIELD 00w08 PROCID: Semaphore ProcessID
0x580264EC C   FIELD 08w04 COREID: Semaphore COREID
0x580264EC C   FIELD 31w01 LOCK: Lock indication
0x580264F0 B  REGISTER RLR28 (ro): Semaphore 28 read lock register
0x580264F0 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x580264F0 C   FIELD 08w04 COREID: Semaphore COREID
0x580264F0 C   FIELD 31w01 LOCK: Lock indication
0x580264F4 B  REGISTER RLR29 (ro): Semaphore 29 read lock register
0x580264F4 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x580264F4 C   FIELD 08w04 COREID: Semaphore COREID
0x580264F4 C   FIELD 31w01 LOCK: Lock indication
0x580264F8 B  REGISTER RLR30 (ro): Semaphore 30 read lock register
0x580264F8 C   FIELD 00w08 PROCID: Semaphore ProcessID
0x580264F8 C   FIELD 08w04 COREID: Semaphore COREID
0x580264F8 C   FIELD 31w01 LOCK: Lock indication
0x580264FC B  REGISTER RLR31 (ro): Semaphore 31 read lock register
0x580264FC C   FIELD 00w08 PROCID: Semaphore ProcessID
0x580264FC C   FIELD 08w04 COREID: Semaphore COREID
0x580264FC C   FIELD 31w01 LOCK: Lock indication
0x58026500 B  REGISTER C1IER (rw): HSEM Interrupt enable register
0x58026500 C   FIELD 00w01 ISE0: Interrupt semaphore 0 enable bit
0x58026500 C   FIELD 01w01 ISE1: Interrupt semaphore 1 enable bit
0x58026500 C   FIELD 02w01 ISE2: Interrupt semaphore 2 enable bit
0x58026500 C   FIELD 03w01 ISE3: Interrupt semaphore 3 enable bit
0x58026500 C   FIELD 04w01 ISE4: Interrupt semaphore 4 enable bit
0x58026500 C   FIELD 05w01 ISE5: Interrupt semaphore 5 enable bit
0x58026500 C   FIELD 06w01 ISE6: Interrupt semaphore 6 enable bit
0x58026500 C   FIELD 07w01 ISE7: Interrupt semaphore 7 enable bit
0x58026500 C   FIELD 08w01 ISE8: Interrupt semaphore 8 enable bit
0x58026500 C   FIELD 09w01 ISE9: Interrupt semaphore 9 enable bit
0x58026500 C   FIELD 10w01 ISE10: Interrupt semaphore 10 enable bit
0x58026500 C   FIELD 11w01 ISE11: Interrupt semaphore 11 enable bit
0x58026500 C   FIELD 12w01 ISE12: Interrupt semaphore 12 enable bit
0x58026500 C   FIELD 13w01 ISE13: Interrupt semaphore 13 enable bit
0x58026500 C   FIELD 14w01 ISE14: Interrupt semaphore 14 enable bit
0x58026500 C   FIELD 15w01 ISE15: Interrupt semaphore 15 enable bit
0x58026500 C   FIELD 16w01 ISE16: Interrupt semaphore 16 enable bit
0x58026500 C   FIELD 17w01 ISE17: Interrupt semaphore 17 enable bit
0x58026500 C   FIELD 18w01 ISE18: Interrupt semaphore 18 enable bit
0x58026500 C   FIELD 19w01 ISE19: Interrupt semaphore 19 enable bit
0x58026500 C   FIELD 20w01 ISE20: Interrupt semaphore 20 enable bit
0x58026500 C   FIELD 21w01 ISE21: Interrupt semaphore 21 enable bit
0x58026500 C   FIELD 22w01 ISE22: Interrupt semaphore 22 enable bit
0x58026500 C   FIELD 23w01 ISE23: Interrupt semaphore 23 enable bit
0x58026500 C   FIELD 24w01 ISE24: Interrupt semaphore 24 enable bit
0x58026500 C   FIELD 25w01 ISE25: Interrupt semaphore 25 enable bit
0x58026500 C   FIELD 26w01 ISE26: Interrupt semaphore 26 enable bit
0x58026500 C   FIELD 27w01 ISE27: Interrupt semaphore 27 enable bit
0x58026500 C   FIELD 28w01 ISE28: Interrupt semaphore 28 enable bit
0x58026500 C   FIELD 29w01 ISE29: Interrupt semaphore 29 enable bit
0x58026500 C   FIELD 30w01 ISE30: Interrupt semaphore 30 enable bit
0x58026500 C   FIELD 31w01 ISE31: Interrupt semaphore 31 enable bit
0x58026504 B  REGISTER C1ICR (rw): HSEM Interrupt clear register
0x58026504 C   FIELD 00w01 ISC0: Interrupt semaphore 0 clear bit
0x58026504 C   FIELD 01w01 ISC1: Interrupt semaphore 1 clear bit
0x58026504 C   FIELD 02w01 ISC2: Interrupt semaphore 2 clear bit
0x58026504 C   FIELD 03w01 ISC3: Interrupt semaphore 3 clear bit
0x58026504 C   FIELD 04w01 ISC4: Interrupt semaphore 4 clear bit
0x58026504 C   FIELD 05w01 ISC5: Interrupt semaphore 5 clear bit
0x58026504 C   FIELD 06w01 ISC6: Interrupt semaphore 6 clear bit
0x58026504 C   FIELD 07w01 ISC7: Interrupt semaphore 7 clear bit
0x58026504 C   FIELD 08w01 ISC8: Interrupt semaphore 8 clear bit
0x58026504 C   FIELD 09w01 ISC9: Interrupt semaphore 9 clear bit
0x58026504 C   FIELD 10w01 ISC10: Interrupt semaphore 10 clear bit
0x58026504 C   FIELD 11w01 ISC11: Interrupt semaphore 11 clear bit
0x58026504 C   FIELD 12w01 ISC12: Interrupt semaphore 12 clear bit
0x58026504 C   FIELD 13w01 ISC13: Interrupt semaphore 13 clear bit
0x58026504 C   FIELD 14w01 ISC14: Interrupt semaphore 14 clear bit
0x58026504 C   FIELD 15w01 ISC15: Interrupt semaphore 15 clear bit
0x58026504 C   FIELD 16w01 ISC16: Interrupt semaphore 16 clear bit
0x58026504 C   FIELD 17w01 ISC17: Interrupt semaphore 17 clear bit
0x58026504 C   FIELD 18w01 ISC18: Interrupt semaphore 18 clear bit
0x58026504 C   FIELD 19w01 ISC19: Interrupt semaphore 19 clear bit
0x58026504 C   FIELD 20w01 ISC20: Interrupt semaphore 20 clear bit
0x58026504 C   FIELD 21w01 ISC21: Interrupt semaphore 21 clear bit
0x58026504 C   FIELD 22w01 ISC22: Interrupt semaphore 22 clear bit
0x58026504 C   FIELD 23w01 ISC23: Interrupt semaphore 23 clear bit
0x58026504 C   FIELD 24w01 ISC24: Interrupt semaphore 24 clear bit
0x58026504 C   FIELD 25w01 ISC25: Interrupt semaphore 25 clear bit
0x58026504 C   FIELD 26w01 ISC26: Interrupt semaphore 26 clear bit
0x58026504 C   FIELD 27w01 ISC27: Interrupt semaphore 27 clear bit
0x58026504 C   FIELD 28w01 ISC28: Interrupt semaphore 28 clear bit
0x58026504 C   FIELD 29w01 ISC29: Interrupt semaphore 29 clear bit
0x58026504 C   FIELD 30w01 ISC30: Interrupt semaphore 30 clear bit
0x58026504 C   FIELD 31w01 ISC31: Interrupt semaphore 31 clear bit
0x58026508 B  REGISTER C1ISR (ro): HSEM Interrupt status register
0x58026508 C   FIELD 00w01 ISF0: Interrupt semaphore 0 status bit before enable (mask)
0x58026508 C   FIELD 01w01 ISF1: Interrupt semaphore 1 status bit before enable (mask)
0x58026508 C   FIELD 02w01 ISF2: Interrupt semaphore 2 status bit before enable (mask)
0x58026508 C   FIELD 03w01 ISF3: Interrupt semaphore 3 status bit before enable (mask)
0x58026508 C   FIELD 04w01 ISF4: Interrupt semaphore 4 status bit before enable (mask)
0x58026508 C   FIELD 05w01 ISF5: Interrupt semaphore 5 status bit before enable (mask)
0x58026508 C   FIELD 06w01 ISF6: Interrupt semaphore 6 status bit before enable (mask)
0x58026508 C   FIELD 07w01 ISF7: Interrupt semaphore 7 status bit before enable (mask)
0x58026508 C   FIELD 08w01 ISF8: Interrupt semaphore 8 status bit before enable (mask)
0x58026508 C   FIELD 09w01 ISF9: Interrupt semaphore 9 status bit before enable (mask)
0x58026508 C   FIELD 10w01 ISF10: Interrupt semaphore 10 status bit before enable (mask)
0x58026508 C   FIELD 11w01 ISF11: Interrupt semaphore 11 status bit before enable (mask)
0x58026508 C   FIELD 12w01 ISF12: Interrupt semaphore 12 status bit before enable (mask)
0x58026508 C   FIELD 13w01 ISF13: Interrupt semaphore 13 status bit before enable (mask)
0x58026508 C   FIELD 14w01 ISF14: Interrupt semaphore 14 status bit before enable (mask)
0x58026508 C   FIELD 15w01 ISF15: Interrupt semaphore 15 status bit before enable (mask)
0x58026508 C   FIELD 16w01 ISF16: Interrupt semaphore 16 status bit before enable (mask)
0x58026508 C   FIELD 17w01 ISF17: Interrupt semaphore 17 status bit before enable (mask)
0x58026508 C   FIELD 18w01 ISF18: Interrupt semaphore 18 status bit before enable (mask)
0x58026508 C   FIELD 19w01 ISF19: Interrupt semaphore 19 status bit before enable (mask)
0x58026508 C   FIELD 20w01 ISF20: Interrupt semaphore 20 status bit before enable (mask)
0x58026508 C   FIELD 21w01 ISF21: Interrupt semaphore 21 status bit before enable (mask)
0x58026508 C   FIELD 22w01 ISF22: Interrupt semaphore 22 status bit before enable (mask)
0x58026508 C   FIELD 23w01 ISF23: Interrupt semaphore 23 status bit before enable (mask)
0x58026508 C   FIELD 24w01 ISF24: Interrupt semaphore 24 status bit before enable (mask)
0x58026508 C   FIELD 25w01 ISF25: Interrupt semaphore 25 status bit before enable (mask)
0x58026508 C   FIELD 26w01 ISF26: Interrupt semaphore 26 status bit before enable (mask)
0x58026508 C   FIELD 27w01 ISF27: Interrupt semaphore 27 status bit before enable (mask)
0x58026508 C   FIELD 28w01 ISF28: Interrupt semaphore 28 status bit before enable (mask)
0x58026508 C   FIELD 29w01 ISF29: Interrupt semaphore 29 status bit before enable (mask)
0x58026508 C   FIELD 30w01 ISF30: Interrupt semaphore 30 status bit before enable (mask)
0x58026508 C   FIELD 31w01 ISF31: Interrupt semaphore 31 status bit before enable (mask)
0x5802650C B  REGISTER C1MISR (ro): HSEM Masked interrupt status register
0x5802650C C   FIELD 00w01 MISF0: Masked interrupt semaphore 0 status bit after enable (mask)
0x5802650C C   FIELD 01w01 MISF1: Masked interrupt semaphore 1 status bit after enable (mask)
0x5802650C C   FIELD 02w01 MISF2: Masked interrupt semaphore 2 status bit after enable (mask)
0x5802650C C   FIELD 03w01 MISF3: Masked interrupt semaphore 3 status bit after enable (mask)
0x5802650C C   FIELD 04w01 MISF4: Masked interrupt semaphore 4 status bit after enable (mask)
0x5802650C C   FIELD 05w01 MISF5: Masked interrupt semaphore 5 status bit after enable (mask)
0x5802650C C   FIELD 06w01 MISF6: Masked interrupt semaphore 6 status bit after enable (mask)
0x5802650C C   FIELD 07w01 MISF7: Masked interrupt semaphore 7 status bit after enable (mask)
0x5802650C C   FIELD 08w01 MISF8: Masked interrupt semaphore 8 status bit after enable (mask)
0x5802650C C   FIELD 09w01 MISF9: Masked interrupt semaphore 9 status bit after enable (mask)
0x5802650C C   FIELD 10w01 MISF10: Masked interrupt semaphore 10 status bit after enable (mask)
0x5802650C C   FIELD 11w01 MISF11: Masked interrupt semaphore 11 status bit after enable (mask)
0x5802650C C   FIELD 12w01 MISF12: Masked interrupt semaphore 12 status bit after enable (mask)
0x5802650C C   FIELD 13w01 MISF13: Masked interrupt semaphore 13 status bit after enable (mask)
0x5802650C C   FIELD 14w01 MISF14: Masked interrupt semaphore 14 status bit after enable (mask)
0x5802650C C   FIELD 15w01 MISF15: Masked interrupt semaphore 15 status bit after enable (mask)
0x5802650C C   FIELD 16w01 MISF16: Masked interrupt semaphore 16 status bit after enable (mask)
0x5802650C C   FIELD 17w01 MISF17: Masked interrupt semaphore 17 status bit after enable (mask)
0x5802650C C   FIELD 18w01 MISF18: Masked interrupt semaphore 18 status bit after enable (mask)
0x5802650C C   FIELD 19w01 MISF19: Masked interrupt semaphore 19 status bit after enable (mask)
0x5802650C C   FIELD 20w01 MISF20: Masked interrupt semaphore 20 status bit after enable (mask)
0x5802650C C   FIELD 21w01 MISF21: Masked interrupt semaphore 21 status bit after enable (mask)
0x5802650C C   FIELD 22w01 MISF22: Masked interrupt semaphore 22 status bit after enable (mask)
0x5802650C C   FIELD 23w01 MISF23: Masked interrupt semaphore 23 status bit after enable (mask)
0x5802650C C   FIELD 24w01 MISF24: Masked interrupt semaphore 24 status bit after enable (mask)
0x5802650C C   FIELD 25w01 MISF25: Masked interrupt semaphore 25 status bit after enable (mask)
0x5802650C C   FIELD 26w01 MISF26: Masked interrupt semaphore 26 status bit after enable (mask)
0x5802650C C   FIELD 27w01 MISF27: Masked interrupt semaphore 27 status bit after enable (mask)
0x5802650C C   FIELD 28w01 MISF28: Masked interrupt semaphore 28 status bit after enable (mask)
0x5802650C C   FIELD 29w01 MISF29: Masked interrupt semaphore 29 status bit after enable (mask)
0x5802650C C   FIELD 30w01 MISF30: Masked interrupt semaphore 30 status bit after enable (mask)
0x5802650C C   FIELD 31w01 MISF31: Masked interrupt semaphore 31 status bit after enable (mask)
0x58026510 B  REGISTER C2IER (rw): HSEM Interrupt enable register
0x58026510 C   FIELD 00w01 ISE0: Interrupt semaphore 0 enable bit
0x58026510 C   FIELD 01w01 ISE1: Interrupt semaphore 1 enable bit
0x58026510 C   FIELD 02w01 ISE2: Interrupt semaphore 2 enable bit
0x58026510 C   FIELD 03w01 ISE3: Interrupt semaphore 3 enable bit
0x58026510 C   FIELD 04w01 ISE4: Interrupt semaphore 4 enable bit
0x58026510 C   FIELD 05w01 ISE5: Interrupt semaphore 5 enable bit
0x58026510 C   FIELD 06w01 ISE6: Interrupt semaphore 6 enable bit
0x58026510 C   FIELD 07w01 ISE7: Interrupt semaphore 7 enable bit
0x58026510 C   FIELD 08w01 ISE8: Interrupt semaphore 8 enable bit
0x58026510 C   FIELD 09w01 ISE9: Interrupt semaphore 9 enable bit
0x58026510 C   FIELD 10w01 ISE10: Interrupt semaphore 10 enable bit
0x58026510 C   FIELD 11w01 ISE11: Interrupt semaphore 11 enable bit
0x58026510 C   FIELD 12w01 ISE12: Interrupt semaphore 12 enable bit
0x58026510 C   FIELD 13w01 ISE13: Interrupt semaphore 13 enable bit
0x58026510 C   FIELD 14w01 ISE14: Interrupt semaphore 14 enable bit
0x58026510 C   FIELD 15w01 ISE15: Interrupt semaphore 15 enable bit
0x58026510 C   FIELD 16w01 ISE16: Interrupt semaphore 16 enable bit
0x58026510 C   FIELD 17w01 ISE17: Interrupt semaphore 17 enable bit
0x58026510 C   FIELD 18w01 ISE18: Interrupt semaphore 18 enable bit
0x58026510 C   FIELD 19w01 ISE19: Interrupt semaphore 19 enable bit
0x58026510 C   FIELD 20w01 ISE20: Interrupt semaphore 20 enable bit
0x58026510 C   FIELD 21w01 ISE21: Interrupt semaphore 21 enable bit
0x58026510 C   FIELD 22w01 ISE22: Interrupt semaphore 22 enable bit
0x58026510 C   FIELD 23w01 ISE23: Interrupt semaphore 23 enable bit
0x58026510 C   FIELD 24w01 ISE24: Interrupt semaphore 24 enable bit
0x58026510 C   FIELD 25w01 ISE25: Interrupt semaphore 25 enable bit
0x58026510 C   FIELD 26w01 ISE26: Interrupt semaphore 26 enable bit
0x58026510 C   FIELD 27w01 ISE27: Interrupt semaphore 27 enable bit
0x58026510 C   FIELD 28w01 ISE28: Interrupt semaphore 28 enable bit
0x58026510 C   FIELD 29w01 ISE29: Interrupt semaphore 29 enable bit
0x58026510 C   FIELD 30w01 ISE30: Interrupt semaphore 30 enable bit
0x58026510 C   FIELD 31w01 ISE31: Interrupt semaphore 31 enable bit
0x58026514 B  REGISTER C2ICR (rw): HSEM Interrupt clear register
0x58026514 C   FIELD 00w01 ISC0: Interrupt semaphore 0 clear bit
0x58026514 C   FIELD 01w01 ISC1: Interrupt semaphore 1 clear bit
0x58026514 C   FIELD 02w01 ISC2: Interrupt semaphore 2 clear bit
0x58026514 C   FIELD 03w01 ISC3: Interrupt semaphore 3 clear bit
0x58026514 C   FIELD 04w01 ISC4: Interrupt semaphore 4 clear bit
0x58026514 C   FIELD 05w01 ISC5: Interrupt semaphore 5 clear bit
0x58026514 C   FIELD 06w01 ISC6: Interrupt semaphore 6 clear bit
0x58026514 C   FIELD 07w01 ISC7: Interrupt semaphore 7 clear bit
0x58026514 C   FIELD 08w01 ISC8: Interrupt semaphore 8 clear bit
0x58026514 C   FIELD 09w01 ISC9: Interrupt semaphore 9 clear bit
0x58026514 C   FIELD 10w01 ISC10: Interrupt semaphore 10 clear bit
0x58026514 C   FIELD 11w01 ISC11: Interrupt semaphore 11 clear bit
0x58026514 C   FIELD 12w01 ISC12: Interrupt semaphore 12 clear bit
0x58026514 C   FIELD 13w01 ISC13: Interrupt semaphore 13 clear bit
0x58026514 C   FIELD 14w01 ISC14: Interrupt semaphore 14 clear bit
0x58026514 C   FIELD 15w01 ISC15: Interrupt semaphore 15 clear bit
0x58026514 C   FIELD 16w01 ISC16: Interrupt semaphore 16 clear bit
0x58026514 C   FIELD 17w01 ISC17: Interrupt semaphore 17 clear bit
0x58026514 C   FIELD 18w01 ISC18: Interrupt semaphore 18 clear bit
0x58026514 C   FIELD 19w01 ISC19: Interrupt semaphore 19 clear bit
0x58026514 C   FIELD 20w01 ISC20: Interrupt semaphore 20 clear bit
0x58026514 C   FIELD 21w01 ISC21: Interrupt semaphore 21 clear bit
0x58026514 C   FIELD 22w01 ISC22: Interrupt semaphore 22 clear bit
0x58026514 C   FIELD 23w01 ISC23: Interrupt semaphore 23 clear bit
0x58026514 C   FIELD 24w01 ISC24: Interrupt semaphore 24 clear bit
0x58026514 C   FIELD 25w01 ISC25: Interrupt semaphore 25 clear bit
0x58026514 C   FIELD 26w01 ISC26: Interrupt semaphore 26 clear bit
0x58026514 C   FIELD 27w01 ISC27: Interrupt semaphore 27 clear bit
0x58026514 C   FIELD 28w01 ISC28: Interrupt semaphore 28 clear bit
0x58026514 C   FIELD 29w01 ISC29: Interrupt semaphore 29 clear bit
0x58026514 C   FIELD 30w01 ISC30: Interrupt semaphore 30 clear bit
0x58026514 C   FIELD 31w01 ISC31: Interrupt semaphore 31 clear bit
0x58026518 B  REGISTER C2ISR (ro): HSEM Interrupt status register
0x58026518 C   FIELD 00w01 ISF0: Interrupt semaphore 0 status bit before enable (mask)
0x58026518 C   FIELD 01w01 ISF1: Interrupt semaphore 1 status bit before enable (mask)
0x58026518 C   FIELD 02w01 ISF2: Interrupt semaphore 2 status bit before enable (mask)
0x58026518 C   FIELD 03w01 ISF3: Interrupt semaphore 3 status bit before enable (mask)
0x58026518 C   FIELD 04w01 ISF4: Interrupt semaphore 4 status bit before enable (mask)
0x58026518 C   FIELD 05w01 ISF5: Interrupt semaphore 5 status bit before enable (mask)
0x58026518 C   FIELD 06w01 ISF6: Interrupt semaphore 6 status bit before enable (mask)
0x58026518 C   FIELD 07w01 ISF7: Interrupt semaphore 7 status bit before enable (mask)
0x58026518 C   FIELD 08w01 ISF8: Interrupt semaphore 8 status bit before enable (mask)
0x58026518 C   FIELD 09w01 ISF9: Interrupt semaphore 9 status bit before enable (mask)
0x58026518 C   FIELD 10w01 ISF10: Interrupt semaphore 10 status bit before enable (mask)
0x58026518 C   FIELD 11w01 ISF11: Interrupt semaphore 11 status bit before enable (mask)
0x58026518 C   FIELD 12w01 ISF12: Interrupt semaphore 12 status bit before enable (mask)
0x58026518 C   FIELD 13w01 ISF13: Interrupt semaphore 13 status bit before enable (mask)
0x58026518 C   FIELD 14w01 ISF14: Interrupt semaphore 14 status bit before enable (mask)
0x58026518 C   FIELD 15w01 ISF15: Interrupt semaphore 15 status bit before enable (mask)
0x58026518 C   FIELD 16w01 ISF16: Interrupt semaphore 16 status bit before enable (mask)
0x58026518 C   FIELD 17w01 ISF17: Interrupt semaphore 17 status bit before enable (mask)
0x58026518 C   FIELD 18w01 ISF18: Interrupt semaphore 18 status bit before enable (mask)
0x58026518 C   FIELD 19w01 ISF19: Interrupt semaphore 19 status bit before enable (mask)
0x58026518 C   FIELD 20w01 ISF20: Interrupt semaphore 20 status bit before enable (mask)
0x58026518 C   FIELD 21w01 ISF21: Interrupt semaphore 21 status bit before enable (mask)
0x58026518 C   FIELD 22w01 ISF22: Interrupt semaphore 22 status bit before enable (mask)
0x58026518 C   FIELD 23w01 ISF23: Interrupt semaphore 23 status bit before enable (mask)
0x58026518 C   FIELD 24w01 ISF24: Interrupt semaphore 24 status bit before enable (mask)
0x58026518 C   FIELD 25w01 ISF25: Interrupt semaphore 25 status bit before enable (mask)
0x58026518 C   FIELD 26w01 ISF26: Interrupt semaphore 26 status bit before enable (mask)
0x58026518 C   FIELD 27w01 ISF27: Interrupt semaphore 27 status bit before enable (mask)
0x58026518 C   FIELD 28w01 ISF28: Interrupt semaphore 28 status bit before enable (mask)
0x58026518 C   FIELD 29w01 ISF29: Interrupt semaphore 29 status bit before enable (mask)
0x58026518 C   FIELD 30w01 ISF30: Interrupt semaphore 30 status bit before enable (mask)
0x58026518 C   FIELD 31w01 ISF31: Interrupt semaphore 31 status bit before enable (mask)
0x5802651C B  REGISTER C2MISR (ro): HSEM Masked interrupt status register
0x5802651C C   FIELD 00w01 MISF0: Masked interrupt semaphore 0 status bit after enable (mask)
0x5802651C C   FIELD 01w01 MISF1: Masked interrupt semaphore 1 status bit after enable (mask)
0x5802651C C   FIELD 02w01 MISF2: Masked interrupt semaphore 2 status bit after enable (mask)
0x5802651C C   FIELD 03w01 MISF3: Masked interrupt semaphore 3 status bit after enable (mask)
0x5802651C C   FIELD 04w01 MISF4: Masked interrupt semaphore 4 status bit after enable (mask)
0x5802651C C   FIELD 05w01 MISF5: Masked interrupt semaphore 5 status bit after enable (mask)
0x5802651C C   FIELD 06w01 MISF6: Masked interrupt semaphore 6 status bit after enable (mask)
0x5802651C C   FIELD 07w01 MISF7: Masked interrupt semaphore 7 status bit after enable (mask)
0x5802651C C   FIELD 08w01 MISF8: Masked interrupt semaphore 8 status bit after enable (mask)
0x5802651C C   FIELD 09w01 MISF9: Masked interrupt semaphore 9 status bit after enable (mask)
0x5802651C C   FIELD 10w01 MISF10: Masked interrupt semaphore 10 status bit after enable (mask)
0x5802651C C   FIELD 11w01 MISF11: Masked interrupt semaphore 11 status bit after enable (mask)
0x5802651C C   FIELD 12w01 MISF12: Masked interrupt semaphore 12 status bit after enable (mask)
0x5802651C C   FIELD 13w01 MISF13: Masked interrupt semaphore 13 status bit after enable (mask)
0x5802651C C   FIELD 14w01 MISF14: Masked interrupt semaphore 14 status bit after enable (mask)
0x5802651C C   FIELD 15w01 MISF15: Masked interrupt semaphore 15 status bit after enable (mask)
0x5802651C C   FIELD 16w01 MISF16: Masked interrupt semaphore 16 status bit after enable (mask)
0x5802651C C   FIELD 17w01 MISF17: Masked interrupt semaphore 17 status bit after enable (mask)
0x5802651C C   FIELD 18w01 MISF18: Masked interrupt semaphore 18 status bit after enable (mask)
0x5802651C C   FIELD 19w01 MISF19: Masked interrupt semaphore 19 status bit after enable (mask)
0x5802651C C   FIELD 20w01 MISF20: Masked interrupt semaphore 20 status bit after enable (mask)
0x5802651C C   FIELD 21w01 MISF21: Masked interrupt semaphore 21 status bit after enable (mask)
0x5802651C C   FIELD 22w01 MISF22: Masked interrupt semaphore 22 status bit after enable (mask)
0x5802651C C   FIELD 23w01 MISF23: Masked interrupt semaphore 23 status bit after enable (mask)
0x5802651C C   FIELD 24w01 MISF24: Masked interrupt semaphore 24 status bit after enable (mask)
0x5802651C C   FIELD 25w01 MISF25: Masked interrupt semaphore 25 status bit after enable (mask)
0x5802651C C   FIELD 26w01 MISF26: Masked interrupt semaphore 26 status bit after enable (mask)
0x5802651C C   FIELD 27w01 MISF27: Masked interrupt semaphore 27 status bit after enable (mask)
0x5802651C C   FIELD 28w01 MISF28: Masked interrupt semaphore 28 status bit after enable (mask)
0x5802651C C   FIELD 29w01 MISF29: Masked interrupt semaphore 29 status bit after enable (mask)
0x5802651C C   FIELD 30w01 MISF30: Masked interrupt semaphore 30 status bit after enable (mask)
0x5802651C C   FIELD 31w01 MISF31: Masked interrupt semaphore 31 status bit after enable (mask)
0x58026540 B  REGISTER CR (wo): HSEM Clear register
0x58026540 C   FIELD 08w04 COREID: COREID of semaphores to be cleared
0x58026540 C   FIELD 16w16 KEY: Semaphore clear Key
0x58026544 B  REGISTER KEYR (rw): HSEM Interrupt clear register
0x58026544 C   FIELD 16w16 KEY: Semaphore Clear Key
0x58027000 A PERIPHERAL RAMECC3
0x58027000 B  REGISTER IER (rw): RAMECC interrupt enable register
0x58027000 C   FIELD 00w01 GIE (rw): Global interrupt enable
0x58027000 C   FIELD 01w01 GECCSEIE (rw): Global ECC single error interrupt enable
0x58027000 C   FIELD 02w01 GECCDEIE (rw): Global ECC double error interrupt enable
0x58027000 C   FIELD 03w01 GECCDEBWIE (rw): Global ECC double error on byte write interrupt enable
0x58027020 B  REGISTER M1CR (rw): RAMECC monitor 1 configuration register
0x58027020 C   FIELD 02w01 ECCSEIE (rw): ECC single error interrupt enable
0x58027020 C   FIELD 03w01 ECCDEIE (rw): ECC double error interrupt enable
0x58027020 C   FIELD 04w01 ECCDEBWIE (rw): ECC double error on byte write interrupt enable
0x58027020 C   FIELD 05w01 ECCELEN (rw): ECC error context latching enable
0x58027024 B  REGISTER M1SR (rw): RAMECC monitor 1 status register
0x58027024 C   FIELD 00w01 SEDCF (rw): ECC single error detected flag
0x58027024 C   FIELD 01w01 DEDF (rw): ECC double error detected flag
0x58027024 C   FIELD 02w01 DEBWDF (rw): ECC double error on byte write flag
0x58027028 B  REGISTER M1FAR (rw): RAMECC monitor 1 failing address register
0x58027028 C   FIELD 00w32 FADD (ro): ECC failing address
0x5802702C B  REGISTER M1FDRL (rw): RAMECC monitor 1 failing data low register
0x5802702C C   FIELD 00w32 FDATAL (ro): ECC failing data low
0x58027030 B  REGISTER M1FDRH (rw): RAMECC monitor 1 failing data high register
0x58027030 C   FIELD 00w32 FDATAH (ro): ECC failing data high
0x58027034 B  REGISTER M1FECR (rw): RAMECC monitor 1 failing error code register
0x58027034 C   FIELD 00w32 FEC (ro): ECC failing code
0x58027040 B  REGISTER M2CR (rw): RAMECC monitor 2 configuration register
0x58027040 C   FIELD 02w01 ECCSEIE (rw): ECC single error interrupt enable
0x58027040 C   FIELD 03w01 ECCDEIE (rw): ECC double error interrupt enable
0x58027040 C   FIELD 04w01 ECCDEBWIE (rw): ECC double error on byte write interrupt enable
0x58027040 C   FIELD 05w01 ECCELEN (rw): ECC error context latching enable
0x58027044 B  REGISTER M2SR (rw): RAMECC monitor 2 status register
0x58027044 C   FIELD 00w01 SEDCF (rw): ECC single error detected flag
0x58027044 C   FIELD 01w01 DEDF (rw): ECC double error detected flag
0x58027044 C   FIELD 02w01 DEBWDF (rw): ECC double error on byte write flag
0x58027048 B  REGISTER M2FAR (rw): RAMECC monitor 2 failing address register
0x58027048 C   FIELD 00w32 FADD (ro): ECC failing address
0x5802704C B  REGISTER M2FDRL (rw): RAMECC monitor 2 failing data low register
0x5802704C C   FIELD 00w32 FDATAL (ro): ECC failing data low
0x58027050 B  REGISTER M2FDRH (rw): RAMECC monitor 2 failing data high register
0x58027050 C   FIELD 00w32 FDATAH (ro): ECC failing data high
0x58027054 B  REGISTER M2FECR (rw): RAMECC monitor 2 failing error code register
0x58027054 C   FIELD 00w32 FEC (ro): ECC failing code
0x5C001000 A PERIPHERAL DBGMCU
0x5C001000 B  REGISTER IDC (ro): DBGMCU Identity Code Register
0x5C001000 C   FIELD 00w12 DEV_ID: Device ID
0x5C001000 C   FIELD 16w16 REV_ID: Revision
0x5C001004 B  REGISTER CR (rw): DBGMCU Configuration Register
0x5C001004 C   FIELD 00w01 DBGSLPD1: Allow D1 domain debug in Sleep mode
0x5C001004 C   FIELD 01w01 DBGSTPD1: Allow D1 domain debug in Stop mode
0x5C001004 C   FIELD 02w01 DBGSTBD1: Allow D1 domain debug in Standby mode
0x5C001004 C   FIELD 03w01 DBGSLPD2: Allow D2 domain debug in Sleep mode
0x5C001004 C   FIELD 04w01 DBGSTPD2: Allow D2 domain debug in Stop mode
0x5C001004 C   FIELD 05w01 DBGSTBD2: Allow D2 domain debug in Standby mode
0x5C001004 C   FIELD 07w01 DBGSTPD3: Allow debug in D3 Stop mode
0x5C001004 C   FIELD 08w01 DBGSTBD3: Allow debug in D3 Standby mode
0x5C001004 C   FIELD 20w01 TRACECLKEN: Trace port clock enable
0x5C001004 C   FIELD 21w01 D1DBGCKEN: D1 debug clock enable
0x5C001004 C   FIELD 22w01 D3DBGCKEN: D3 debug clock enable
0x5C001004 C   FIELD 28w01 TRGOEN: External trigger output enable
0x5C001034 B  REGISTER APB3FZ1 (rw): DBGMCU APB3 peripheral freeze register CPU1
0x5C001034 C   FIELD 06w01 WWDG1: WWDG1 stop in debug
0x5C001038 B  REGISTER APB3FZ2 (rw): DBGMCU APB3 peripheral freeze register CPU2
0x5C001038 C   FIELD 06w01 WWDG1: WWDG1 stop in debug
0x5C00103C B  REGISTER APB1LFZ1 (rw): DBGMCU APB1L peripheral freeze register
0x5C00103C C   FIELD 00w01 DBG_TIM2: TIM2 stop in debug
0x5C00103C C   FIELD 01w01 DBG_TIM3: TIM3 stop in debug
0x5C00103C C   FIELD 02w01 DBG_TIM4: TIM4 stop in debug
0x5C00103C C   FIELD 03w01 DBG_TIM5: TIM5 stop in debug
0x5C00103C C   FIELD 04w01 DBG_TIM6: TIM6 stop in debug
0x5C00103C C   FIELD 05w01 DBG_TIM7: TIM7 stop in debug
0x5C00103C C   FIELD 06w01 DBG_TIM12: TIM12 stop in debug
0x5C00103C C   FIELD 07w01 DBG_TIM13: TIM13 stop in debug
0x5C00103C C   FIELD 08w01 DBG_TIM14: TIM14 stop in debug
0x5C00103C C   FIELD 09w01 DBG_LPTIM1: LPTIM1 stop in debug
0x5C00103C C   FIELD 11w01 DBG_WWDG2: WWDG2 stop in debug
0x5C00103C C   FIELD 21w01 DBG_I2C1: I2C1 SMBUS timeout stop in debug
0x5C00103C C   FIELD 22w01 DBG_I2C2: I2C2 SMBUS timeout stop in debug
0x5C00103C C   FIELD 23w01 DBG_I2C3: I2C3 SMBUS timeout stop in debug
0x5C001040 B  REGISTER APB1LFZ2 (rw): DBGMCU APB1L peripheral freeze register CPU2
0x5C001040 C   FIELD 00w01 DBG_TIM2: TIM2 stop in debug
0x5C001040 C   FIELD 01w01 DBG_TIM3: TIM3 stop in debug
0x5C001040 C   FIELD 02w01 DBG_TIM4: TIM4 stop in debug
0x5C001040 C   FIELD 03w01 DBG_TIM5: TIM5 stop in debug
0x5C001040 C   FIELD 04w01 DBG_TIM6: TIM6 stop in debug
0x5C001040 C   FIELD 05w01 DBG_TIM7: TIM4 stop in debug
0x5C001040 C   FIELD 06w01 DBG_TIM12: TIM12 stop in debug
0x5C001040 C   FIELD 07w01 DBG_TIM13: TIM13 stop in debug
0x5C001040 C   FIELD 08w01 DBG_TIM14: TIM14 stop in debug
0x5C001040 C   FIELD 09w01 DBG_LPTIM1: LPTIM1 stop in debug
0x5C001040 C   FIELD 11w01 DBG_WWDG2: WWDG2 stop in debug
0x5C001040 C   FIELD 21w01 DBG_I2C1: I2C1 SMBUS timeout stop in debug
0x5C001040 C   FIELD 22w01 DBG_I2C2: I2C2 SMBUS timeout stop in debug
0x5C001040 C   FIELD 23w01 DBG_I2C3: I2C3 SMBUS timeout stop in debug
0x5C00104C B  REGISTER APB2FZ1 (rw): DBGMCU APB2 peripheral freeze register
0x5C00104C C   FIELD 00w01 DBG_TIM1: TIM1 stop in debug
0x5C00104C C   FIELD 01w01 DBG_TIM8: TIM8 stop in debug
0x5C00104C C   FIELD 16w01 DBG_TIM15: TIM15 stop in debug
0x5C00104C C   FIELD 17w01 DBG_TIM16: TIM16 stop in debug
0x5C00104C C   FIELD 18w01 DBG_TIM17: TIM17 stop in debug
0x5C00104C C   FIELD 29w01 DBG_HRTIM: HRTIM stop in debug
0x5C001050 B  REGISTER APB2FZ2 (rw): DBGMCU APB2 peripheral freeze register CPU2
0x5C001050 C   FIELD 00w01 DBG_TIM1: TIM1 stop in debug
0x5C001050 C   FIELD 01w01 DBG_TIM8: TIM8 stop in debug
0x5C001050 C   FIELD 16w01 DBG_TIM15: TIM15 stop in debug
0x5C001050 C   FIELD 17w01 DBG_TIM16: TIM16 stop in debug
0x5C001050 C   FIELD 18w01 DBG_TIM17: TIM17 stop in debug
0x5C001050 C   FIELD 29w01 DBG_HRTIM: HRTIM stop in debug
0x5C001054 B  REGISTER APB4FZ1 (rw): DBGMCU APB4 peripheral freeze register
0x5C001054 C   FIELD 07w01 DBG_I2C4: I2C4 SMBUS timeout stop in debug
0x5C001054 C   FIELD 09w01 DBG_LPTIM2: LPTIM2 stop in debug
0x5C001054 C   FIELD 10w01 DBG_LPTIM3: LPTIM2 stop in debug
0x5C001054 C   FIELD 11w01 DBG_LPTIM4: LPTIM4 stop in debug
0x5C001054 C   FIELD 12w01 DBG_LPTIM5: LPTIM5 stop in debug
0x5C001054 C   FIELD 16w01 DBG_RTC: RTC stop in debug
0x5C001054 C   FIELD 18w01 DBG_WDGLSD1: Independent watchdog for D1 stop in debug
0x5C001054 C   FIELD 19w01 DBG_WDGLSD2: Independent watchdog for D2 stop in debug
0x5C001058 B  REGISTER APB4FZ2 (rw): DBGMCU APB4 peripheral freeze register CPU2
0x5C001058 C   FIELD 07w01 DBG_I2C4: I2C4 SMBUS timeout stop in debug
0x5C001058 C   FIELD 09w01 DBG_LPTIM2: LPTIM2 stop in debug
0x5C001058 C   FIELD 10w01 DBG_LPTIM3: LPTIM2 stop in debug
0x5C001058 C   FIELD 11w01 DBG_LPTIM4: LPTIM4 stop in debug
0x5C001058 C   FIELD 12w01 DBG_LPTIM5: LPTIM5 stop in debug
0x5C001058 C   FIELD 16w01 DBG_RTC: RTC stop in debug
0x5C001058 C   FIELD 18w01 DBG_WDGLSD1: LS watchdog for D1 stop in debug
0x5C001058 C   FIELD 19w01 DBG_WDGLSD2: LS watchdog for D2 stop in debug
INTERRUPT 000: WWDG1 (WWDG1): Window Watchdog interrupt
INTERRUPT 001: PVD_PVM (EXTI): PVD through EXTI line
INTERRUPT 002: RTC_TAMP_STAMP_CSS_LSE (RTC): RTC tamper, timestamp
INTERRUPT 003: RTC_WKUP (RTC): RTC Wakeup interrupt
INTERRUPT 005: RCC (RCC): RCC global interrupt
INTERRUPT 006: EXTI0 (EXTI): EXTI Line 0 interrupt
INTERRUPT 007: EXTI1 (EXTI): EXTI Line 1 interrupt
INTERRUPT 008: EXTI2 (EXTI): EXTI Line 2 interrupt
INTERRUPT 009: EXTI3 (EXTI): EXTI Line 3interrupt
INTERRUPT 010: EXTI4 (EXTI): EXTI Line 4interrupt
INTERRUPT 011: DMA_STR0 (DMA1): DMA1 Stream0
INTERRUPT 012: DMA_STR1 (DMA1): DMA1 Stream1
INTERRUPT 013: DMA_STR2 (DMA1): DMA1 Stream2
INTERRUPT 014: DMA_STR3 (DMA1): DMA1 Stream3
INTERRUPT 015: DMA_STR4 (DMA1): DMA1 Stream4
INTERRUPT 016: DMA_STR5 (DMA1): DMA1 Stream5
INTERRUPT 017: DMA_STR6 (DMA1): DMA1 Stream6
INTERRUPT 018: ADC1_2 (ADC12_Common): ADC1 and ADC2
INTERRUPT 019: FDCAN1_IT0 (FDCAN1): FDCAN1 Interrupt 0
INTERRUPT 020: FDCAN2_IT0 (FDCAN2): FDCAN2 Interrupt 0
INTERRUPT 021: FDCAN1_IT1 (FDCAN1): FDCAN1 Interrupt 1
INTERRUPT 022: FDCAN2_IT1 (FDCAN2): FDCAN2 Interrupt 1
INTERRUPT 023: EXTI9_5 (EXTI): EXTI Line[9:5] interrupts
INTERRUPT 024: TIM1_BRK (TIM1): TIM1 break interrupt
INTERRUPT 025: TIM1_UP (TIM1): TIM1 update interrupt
INTERRUPT 026: TIM1_TRG_COM (TIM1): TIM1 trigger and commutation
INTERRUPT 027: TIM_CC (TIM1): TIM1 capture / compare
INTERRUPT 028: TIM2 (TIM2): TIM2 global interrupt
INTERRUPT 029: TIM3 (TIM3): TIM3 global interrupt
INTERRUPT 030: TIM4 (TIM4): TIM4 global interrupt
INTERRUPT 031: I2C1_EV (I2C1): I2C1 event interrupt
INTERRUPT 032: I2C1_ER (I2C1): I2C1 error interrupt
INTERRUPT 033: I2C2_EV (I2C2): I2C2 event interrupt
INTERRUPT 034: I2C2_ER (I2C2): I2C2 error interrupt
INTERRUPT 035: SPI1 (SPI1): SPI1 global interrupt
INTERRUPT 036: SPI2 (SPI2): SPI2 global interrupt
INTERRUPT 037: USART1 (USART1): USART1 global interrupt
INTERRUPT 038: USART2 (USART2): USART2 global interrupt
INTERRUPT 039: USART3 (USART3): USART3 global interrupt
INTERRUPT 040: EXTI15_10 (EXTI): EXTI Line[15:10] interrupts
INTERRUPT 041: RTC_ALARM (RTC): RTC alarms (A and B)
INTERRUPT 043: TIM8_BRK_TIM12 (TIM8): TIM8 and 12 break global
INTERRUPT 044: TIM8_UP_TIM13 (TIM8): TIM8 and 13 update global
INTERRUPT 045: TIM8_TRG_COM_TIM14 (TIM8): TIM8 and 14 trigger /commutation and global
INTERRUPT 046: TIM8_CC (TIM8): TIM8 capture / compare
INTERRUPT 047: DMA1_STR7 (DMA1): DMA1 Stream7
INTERRUPT 048: FMC (FMC): FMC global interrupt
INTERRUPT 049: SDMMC1 (SDMMC1): SDMMC global interrupt
INTERRUPT 050: TIM5 (TIM5): TIM5 global interrupt
INTERRUPT 051: SPI3 (SPI3): SPI3 global interrupt
INTERRUPT 052: UART4 (UART4): UART4 global interrupt
INTERRUPT 053: UART5 (UART5): UART5 global interrupt
INTERRUPT 054: TIM6_DAC (TIM6): TIM6 global interrupt
INTERRUPT 055: TIM7 (TIM7): TIM7 global interrupt
INTERRUPT 056: DMA2_STR0 (DMA2): DMA2 Stream0 interrupt
INTERRUPT 057: DMA2_STR1 (DMA2): DMA2 Stream1 interrupt
INTERRUPT 058: DMA2_STR2 (DMA2): DMA2 Stream2 interrupt
INTERRUPT 059: DMA2_STR3 (DMA2): DMA2 Stream3 interrupt
INTERRUPT 060: DMA2_STR4 (DMA2): DMA2 Stream4 interrupt
INTERRUPT 061: ETH (Ethernet_MAC): Ethernet global interrupt
INTERRUPT 062: ETH_WKUP (Ethernet_MAC): Ethernet wakeup through EXTI
INTERRUPT 063: FDCAN_CAL (FDCAN1): CAN2TX interrupts
INTERRUPT 065: cm4_sev_it (EXTI): Arm Cortex-M4 Send even interrupt
INTERRUPT 068: DMA2_STR5 (DMA2): DMA2 Stream5 interrupt
INTERRUPT 069: DMA2_STR6 (DMA2): DMA2 Stream6 interrupt
INTERRUPT 070: DMA2_STR7 (DMA2): DMA2 Stream7 interrupt
INTERRUPT 071: USART6 (USART6): USART6 global interrupt
INTERRUPT 072: I2C3_EV (I2C3): I2C3 event interrupt
INTERRUPT 073: I2C3_ER (I2C3): I2C3 error interrupt
INTERRUPT 074: OTG_HS_EP1_OUT (OTG2_HS_GLOBAL): OTG_HS out global interrupt
INTERRUPT 075: OTG_HS_EP1_IN (OTG2_HS_GLOBAL): OTG_HS in global interrupt
INTERRUPT 076: OTG_HS_WKUP (OTG2_HS_GLOBAL): OTG_HS wakeup interrupt
INTERRUPT 077: OTG_HS (OTG2_HS_GLOBAL): OTG_HS global interrupt
INTERRUPT 078: DCMI (DCMI): DCMI global interrupt
INTERRUPT 079: CRYP (CRYP): CRYP global interrupt
INTERRUPT 080: HASH_RNG (HASH): HASH and RNG
INTERRUPT 081: FPU (EXTI): CPU2
INTERRUPT 082: UART7 (UART7): UART7 global interrupt
INTERRUPT 083: UART8 (UART8): UART8 global interrupt
INTERRUPT 084: SPI4 (SPI4): SPI4 global interrupt
INTERRUPT 085: SPI5 (SPI5): SPI5 global interrupt
INTERRUPT 086: SPI6 (SPI6): SPI6 global interrupt
INTERRUPT 087: SAI1 (SAI1): SAI1 global interrupt
INTERRUPT 088: LTDC (LTDC): LCD-TFT global interrupt
INTERRUPT 089: LTDC_ER (LTDC): LCD-TFT error interrupt
INTERRUPT 090: DMA2D (DMA2D): DMA2D global interrupt
INTERRUPT 091: SAI2 (SAI2): SAI2 global interrupt
INTERRUPT 092: QUADSPI (QUADSPI): QuadSPI global interrupt
INTERRUPT 093: LPTIM1 (LPTIM1): LPTIM1 global interrupt
INTERRUPT 094: CEC (CEC): HDMI-CEC global interrupt
INTERRUPT 095: I2C4_EV (I2C4): I2C4 event interrupt
INTERRUPT 096: I2C4_ER (I2C4): I2C4 error interrupt
INTERRUPT 097: SPDIF (SPDIFRX): SPDIFRX global interrupt
INTERRUPT 098: OTG_FS_EP1_OUT (OTG1_HS_GLOBAL): OTG_FS out global interrupt
INTERRUPT 099: OTG_FS_EP1_IN (OTG1_HS_GLOBAL): OTG_FS in global interrupt
INTERRUPT 100: OTG_FS_WKUP (OTG1_HS_GLOBAL): OTG_FS wakeup
INTERRUPT 101: OTG_FS (OTG1_HS_GLOBAL): OTG_FS global interrupt
INTERRUPT 102: DMAMUX1_OV (DMAMUX1): DMAMUX1 overrun interrupt
INTERRUPT 103: HRTIM1_MST (HRTIM_TIMA): HRTIM1 master timer interrupt
INTERRUPT 104: HRTIM1_TIMA (HRTIM_TIMB): HRTIM1 timer A interrupt
INTERRUPT 105: HRTIM_TIMB (HRTIM_TIMC): HRTIM1 timer B interrupt
INTERRUPT 106: HRTIM1_TIMC (HRTIM_TIMD): HRTIM1 timer C interrupt
INTERRUPT 107: HRTIM1_TIMD (HRTIM_TIME): HRTIM1 timer D interrupt
INTERRUPT 108: HRTIM_TIME (HRTIM_Common): HRTIM1 timer E interrupt
INTERRUPT 109: HRTIM1_FLT (HRTIM_TIMA): HRTIM1 fault interrupt
INTERRUPT 110: DFSDM1_FLT0 (DFSDM): DFSDM1 filter 0 interrupt
INTERRUPT 111: DFSDM1_FLT1 (DFSDM): DFSDM1 filter 1 interrupt
INTERRUPT 112: DFSDM1_FLT2 (DFSDM): DFSDM1 filter 2 interrupt
INTERRUPT 113: DFSDM1_FLT3 (DFSDM): DFSDM1 filter 3 interrupt
INTERRUPT 114: SAI3 (SAI3): SAI3 global interrupt
INTERRUPT 115: SWPMI1 (SWPMI): SWPMI global interrupt
INTERRUPT 116: TIM15 (TIM15): TIM15 global interrupt
INTERRUPT 117: TIM16 (TIM16): TIM16 global interrupt
INTERRUPT 118: TIM17 (TIM17): TIM17 global interrupt
INTERRUPT 119: MDIOS_WKUP (MDIOS): MDIOS wakeup
INTERRUPT 120: MDIOS (MDIOS): MDIOS global interrupt
INTERRUPT 121: JPEG (JPEG): JPEG global interrupt
INTERRUPT 122: MDMA (MDMA): MDMA
INTERRUPT 123: DSI (DSIHOST): DSI Host global interrupt
INTERRUPT 124: SDMMC (SDMMC1): SDMMC global interrupt
INTERRUPT 125: HSEM0 (HSEM): HSEM global interrupt 1
INTERRUPT 127: ADC3 (ADC3): ADC3 global interrupt
INTERRUPT 128: DMAMUX2_OVR (DMAMUX2): DMAMUX2 overrun interrupt
INTERRUPT 129: BDMA_CH1 (BDMA): BDMA channel 1 interrupt
INTERRUPT 130: BDMA_CH2 (BDMA): BDMA channel 2 interrupt
INTERRUPT 131: BDMA_CH3 (BDMA): BDMA channel 3 interrupt
INTERRUPT 132: BDMA_CH4 (BDMA): BDMA channel 4 interrupt
INTERRUPT 133: BDMA_CH5 (BDMA): BDMA channel 5 interrupt
INTERRUPT 134: BDMA_CH6 (BDMA): BDMA channel 6 interrupt
INTERRUPT 135: BDMA_CH7 (BDMA): BDMA channel 7 interrupt
INTERRUPT 136: BDMA_CH8 (BDMA): BDMA channel 8 interrupt
INTERRUPT 137: COMP (COMP1): COMP1 and COMP2
INTERRUPT 138: LPTIM2 (LPTIM2): LPTIM2 timer interrupt
INTERRUPT 139: LPTIM3 (LPTIM3): LPTIM2 timer interrupt
INTERRUPT 140: LPTIM4 (LPTIM4): LPTIM2 timer interrupt
INTERRUPT 141: LPTIM5 (LPTIM5): LPTIM2 timer interrupt
INTERRUPT 142: LPUART (LPUART1): LPUART global interrupt
INTERRUPT 143: WWDG2_RST (WWDG2): Window Watchdog interrupt
INTERRUPT 144: CRS (CRS): Clock Recovery System globa
INTERRUPT 145: RAMECC (RAMECC1): ECC diagnostic global interrupt for all RAMECC controllers
INTERRUPT 146: SAI4 (SAI4): SAI4 global interrupt
INTERRUPT 148: HOLD_CORE (EXTI): CPU1 hold
INTERRUPT 149: WKUP (EXTI): WKUP1 to WKUP6 pins
