Project Information     c:\soft_project\fpga\altera_pj\maxplus\sinhron_tst.rpt

MAX+plus II Compiler Report File
Version 10.2 07/10/2002
Compiled: 06/17/2015 13:10:26

Copyright (C) 1988-2002 Altera Corporation
Any megafunction design, and related net list (encrypted or decrypted),
support information, device programming or simulation file, and any other
associated documentation or information provided by Altera or a partner
under Altera's Megafunction Partnership Program may be used only to
program PLD devices (but not masked PLD devices) from Altera.  Any other
use of such megafunction design, net list, support information, device
programming or simulation file, or any other related documentation or
information is prohibited for any other purpose, including, but not
limited to modification, reverse engineering, de-compiling, or use with
any other silicon devices, unless such use is explicitly licensed under
a separate agreement with Altera or a megafunction partner.  Title to
the intellectual property, including patents, copyrights, trademarks,
trade secrets, or maskworks, embodied in any such megafunction design,
net list, support information, device programming or simulation file, or
any other related documentation or information provided by Altera or a
megafunction partner, remains with Altera, the megafunction partner, or
their respective licensors.  No other licenses, including any licenses
needed under any third party's intellectual property, are provided herein.



***** Project compilation was successful




** DEVICE SUMMARY **

Chip/                     Input Output Bidir  Memory  Memory  			 LCs
POF       Device          Pins  Pins   Pins   Bits % Utilized  LCs  % Utilized

sinhron_tst
      EPF10K200SRC240-1X   65     79     0    0         0  %    1261     12 %

User Pins:                 65     79     0  



Project Information     c:\soft_project\fpga\altera_pj\maxplus\sinhron_tst.rpt

** PROJECT COMPILATION MESSAGES **

Warning: Symbol "bus_line" (ID :191) overlaps another symbol
Warning: Symbol "line_bus16" (ID :194) overlaps another symbol
Design Doctor Warning: Input pin 'wr_fpga' asynchronously drives multiple flipflops and/or synchronous memories that are synchronized to Clock 'inp1' -- synchronize the input to Clock 'inp1'
Design Doctor Warning: Input pin 'rd_fpga' asynchronously drives multiple flipflops and/or synchronous memories that are synchronized to Clock 'inp1' -- synchronize the input to Clock 'inp1'
Design Doctor Warning: Input pin 'rezerv8_fpga' asynchronously drives multiple flipflops and/or synchronous memories that are synchronized to Clock 'inp1' -- synchronize the input to Clock 'inp1'
Warning: Flipflop '|sinhron_reg:198|:3154' stuck at GND
Warning: Flipflop '|sinhron_reg:198|:3155' stuck at GND
Warning: Flipflop '|sinhron_reg:198|:3156' stuck at GND
Info: Design Doctor issued 3 warning message(s) with FLEX Rules
Info: Reserved unused input pin 'f5mhz' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'bus_dta8' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'bus_dta9' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'bus_dtaA' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'bus_dtaC' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'bus_dtaD' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'bus_dtaE' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'bus_dtaB' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'bus_dtaF' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'rezerv6_fpga' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'rezerv5_fpga' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'rezerv4_fpga' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'int4_fpga' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board
Info: Reserved unused input pin 'int3_fpga' for future use because it has a pin assignment -- pin is tri-stated and must be connected to your board


Project Information     c:\soft_project\fpga\altera_pj\maxplus\sinhron_tst.rpt

** PIN/LOCATION/CHIP ASSIGNMENTS **

                  Actual                  
    User       Assignments                
Assignments   (if different)     Node Name

sinhron_tst@21                    adr0_fpga
sinhron_tst@19                    adr1_fpga
sinhron_tst@18                    adr2_fpga
sinhron_tst@17                    adr3_fpga
sinhron_tst@14                    adr4_fpga
sinhron_tst@13                    adr5_fpga
sinhron_tst@11                    adr6_fpga
sinhron_tst@9                     adr7_fpga
sinhron_tst@62                    BUS_ADR0
sinhron_tst@56                    BUS_ADR1
sinhron_tst@55                    BUS_ADR2
sinhron_tst@54                    BUS_ADR3
sinhron_tst@53                    BUS_ADR4
sinhron_tst@51                    BUS_ADR5
sinhron_tst@50                    BUS_ADR6
sinhron_tst@49                    BUS_ADR7
sinhron_tst@228                   BUS_ALE1
sinhron_tst@230                   BUS_ALE2
sinhron_tst@233                   BUS_ALE3
sinhron_tst@231                   BUS_ALE4
sinhron_tst@227                   BUS_CLK
sinhron_tst@206                   bus_dataA
sinhron_tst@207                   bus_dataB
sinhron_tst@208                   bus_dataC
sinhron_tst@209                   bus_dataD
sinhron_tst@213                   bus_dataE
sinhron_tst@214                   bus_dataF
sinhron_tst@194                   bus_data0
sinhron_tst@196                   bus_data1
sinhron_tst@195                   bus_data2
sinhron_tst@199                   bus_data3
sinhron_tst@198                   bus_data4
sinhron_tst@201                   bus_data5
sinhron_tst@200                   bus_data6
sinhron_tst@202                   bus_data7
sinhron_tst@203                   bus_data8
sinhron_tst@204                   bus_data9
sinhron_tst@154                   bus_dtaA
sinhron_tst@153                   bus_dtaB
sinhron_tst@152                   bus_dtaC
sinhron_tst@151                   bus_dtaD
sinhron_tst@149                   bus_dtaE
sinhron_tst@148                   bus_dtaF
sinhron_tst@169                   bus_dta0
sinhron_tst@168                   bus_dta1
sinhron_tst@167                   bus_dta2
sinhron_tst@166                   bus_dta3
sinhron_tst@164                   bus_dta4
sinhron_tst@162                   bus_dta5
sinhron_tst@161                   bus_dta6
sinhron_tst@158                   bus_dta7
sinhron_tst@157                   bus_dta8
sinhron_tst@156                   bus_dta9
sinhron_tst@229                   BUS_RD
sinhron_tst@223                   BUS_rezerv
sinhron_tst@235                   BUS_rezerv2
sinhron_tst@220                   BUS_TKI
sinhron_tst@222                   BUS_TKP
sinhron_tst@217                   BUS_TNC
sinhron_tst@219                   BUS_TNI
sinhron_tst@215                   BUS_TNO
sinhron_tst@221                   BUS_TNP
sinhron_tst@218                   BUS_TOBM
sinhron_tst@226                   BUS_WE
sinhron_tst@68                    dataA_fpga
sinhron_tst@65                    dataB_fpga
sinhron_tst@66                    dataC_fpga
sinhron_tst@63                    dataD_fpga
sinhron_tst@64                    dataE_fpga
sinhron_tst@61                    dataF_fpga
sinhron_tst@81                    data0_fpga
sinhron_tst@36                    data0_fpga_mk2
sinhron_tst@79                    data1_fpga
sinhron_tst@35                    data1_fpga_mk2
sinhron_tst@78                    data2_fpga
sinhron_tst@34                    data2_fpga_mk2
sinhron_tst@74                    data3_fpga
sinhron_tst@33                    data3_fpga_mk2
sinhron_tst@75                    data4_fpga
sinhron_tst@31                    data4_fpga_mk2
sinhron_tst@72                    data5_fpga
sinhron_tst@30                    data5_fpga_mk2
sinhron_tst@73                    data6_fpga
sinhron_tst@29                    data6_fpga_mk2
sinhron_tst@70                    data7_fpga
sinhron_tst@28                    data7_fpga_mk2
sinhron_tst@71                    data8_fpga
sinhron_tst@67                    data9_fpga
sinhron_tst@172                   DE_485_plis
sinhron_tst@119                   DE_485
sinhron_tst@190                   fpga_int_TKI
sinhron_tst@192                   fpga_int_TKP
sinhron_tst@186                   fpga_int_TNC
sinhron_tst@191                   fpga_int_TNI
sinhron_tst@185                   fpga_int_TNO
sinhron_tst@193                   fpga_int_TNP
sinhron_tst@188                   fpga_int_TOBM
sinhron_tst@211                   f5mhz
sinhron_tst@91                    inp1
sinhron_tst@26                    int1_fpga
sinhron_tst@25                    int2_fpga
sinhron_tst@24                    int3_fpga
sinhron_tst@23                    int4_fpga
sinhron_tst@48                    led1
sinhron_tst@46                    led2
sinhron_tst@45                    led3
sinhron_tst@44                    led4
sinhron_tst@43                    led5
sinhron_tst@41                    led6
sinhron_tst@39                    led7
sinhron_tst@38                    led8
sinhron_tst@7                     OUT_rezerv
sinhron_tst@238                   OUT_TKI
sinhron_tst@6                     OUT_TKP
sinhron_tst@237                   OUT_TNC
sinhron_tst@239                   OUT_TNI
sinhron_tst@234                   OUT_TNO
sinhron_tst@240                   OUT_TNP
sinhron_tst@236                   OUT_TOBM
sinhron_tst@108                   rezerv4_fpga
sinhron_tst@109                   rezerv5_fpga
sinhron_tst@106                   rezerv6_fpga
sinhron_tst@107                   rezerv7_fpga
sinhron_tst@103                   rezerv9_fpga
sinhron_tst@116                   RE_485_plis
sinhron_tst@147                   RXD1_FTDI
sinhron_tst@137                   RXD1_PLIS
sinhron_tst@131                   RXD1_232_PLIS
sinhron_tst@143                   RXD2_FTDI
sinhron_tst@133                   RXD2_PLIS
sinhron_tst@132                   RXD_485
sinhron_tst@128                   TXD1_BUF
sinhron_tst@146                   TXD1_FTDI
sinhron_tst@138                   TXD1_PLIS
sinhron_tst@142                   TXD2_FTDI
sinhron_tst@134                   TXD2_PLIS
sinhron_tst@127                   TXD_485


Project Information     c:\soft_project\fpga\altera_pj\maxplus\sinhron_tst.rpt

** FILE HIERARCHY **



|bus_line:191|
|bus_line:190|
|line_bus:193|
|line_bus16:194|
|line_bus16:195|
|sinhron_reg:198|
|sinhron_reg:198|lpm_add_sub:4814|
|sinhron_reg:198|lpm_add_sub:4814|addcore:adder|
|sinhron_reg:198|lpm_add_sub:4814|altshift:result_ext_latency_ffs|
|sinhron_reg:198|lpm_add_sub:4814|altshift:carry_ext_latency_ffs|
|sinhron_reg:198|lpm_add_sub:4814|altshift:oflow_ext_latency_ffs|
|sinhron_reg:198|lpm_add_sub:4815|
|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|
|sinhron_reg:198|lpm_add_sub:4815|altshift:result_ext_latency_ffs|
|sinhron_reg:198|lpm_add_sub:4815|altshift:carry_ext_latency_ffs|
|sinhron_reg:198|lpm_add_sub:4815|altshift:oflow_ext_latency_ffs|
|sinhron_reg:198|lpm_add_sub:4816|
|sinhron_reg:198|lpm_add_sub:4816|addcore:adder|
|sinhron_reg:198|lpm_add_sub:4816|altshift:result_ext_latency_ffs|
|sinhron_reg:198|lpm_add_sub:4816|altshift:carry_ext_latency_ffs|
|sinhron_reg:198|lpm_add_sub:4816|altshift:oflow_ext_latency_ffs|
|sinhron_reg:198|lpm_add_sub:4817|
|sinhron_reg:198|lpm_add_sub:4817|addcore:adder|
|sinhron_reg:198|lpm_add_sub:4817|altshift:result_ext_latency_ffs|
|sinhron_reg:198|lpm_add_sub:4817|altshift:carry_ext_latency_ffs|
|sinhron_reg:198|lpm_add_sub:4817|altshift:oflow_ext_latency_ffs|
|sinhron_reg:198|lpm_add_sub:4818|
|sinhron_reg:198|lpm_add_sub:4818|addcore:adder|
|sinhron_reg:198|lpm_add_sub:4818|altshift:result_ext_latency_ffs|
|sinhron_reg:198|lpm_add_sub:4818|altshift:carry_ext_latency_ffs|
|sinhron_reg:198|lpm_add_sub:4818|altshift:oflow_ext_latency_ffs|
|sinhron_reg:198|lpm_add_sub:4819|
|sinhron_reg:198|lpm_add_sub:4819|addcore:adder|
|sinhron_reg:198|lpm_add_sub:4819|altshift:result_ext_latency_ffs|
|sinhron_reg:198|lpm_add_sub:4819|altshift:carry_ext_latency_ffs|
|sinhron_reg:198|lpm_add_sub:4819|altshift:oflow_ext_latency_ffs|
|sinhron_reg:198|lpm_add_sub:4820|
|sinhron_reg:198|lpm_add_sub:4820|addcore:adder|
|sinhron_reg:198|lpm_add_sub:4820|altshift:result_ext_latency_ffs|
|sinhron_reg:198|lpm_add_sub:4820|altshift:carry_ext_latency_ffs|
|sinhron_reg:198|lpm_add_sub:4820|altshift:oflow_ext_latency_ffs|
|sinhron_reg:198|lpm_add_sub:4821|
|sinhron_reg:198|lpm_add_sub:4821|addcore:adder|
|sinhron_reg:198|lpm_add_sub:4821|altshift:result_ext_latency_ffs|
|sinhron_reg:198|lpm_add_sub:4821|altshift:carry_ext_latency_ffs|
|sinhron_reg:198|lpm_add_sub:4821|altshift:oflow_ext_latency_ffs|
|sinhron_reg:198|lpm_add_sub:4822|
|sinhron_reg:198|lpm_add_sub:4822|addcore:adder|
|sinhron_reg:198|lpm_add_sub:4822|altshift:result_ext_latency_ffs|
|sinhron_reg:198|lpm_add_sub:4822|altshift:carry_ext_latency_ffs|
|sinhron_reg:198|lpm_add_sub:4822|altshift:oflow_ext_latency_ffs|
|tst2:202|
|tst2:202|lpm_add_sub:82|
|tst2:202|lpm_add_sub:82|addcore:adder|
|tst2:202|lpm_add_sub:82|altshift:result_ext_latency_ffs|
|tst2:202|lpm_add_sub:82|altshift:carry_ext_latency_ffs|
|tst2:202|lpm_add_sub:82|altshift:oflow_ext_latency_ffs|
|tst2:200|
|tst2:200|lpm_add_sub:82|
|tst2:200|lpm_add_sub:82|addcore:adder|
|tst2:200|lpm_add_sub:82|altshift:result_ext_latency_ffs|
|tst2:200|lpm_add_sub:82|altshift:carry_ext_latency_ffs|
|tst2:200|lpm_add_sub:82|altshift:oflow_ext_latency_ffs|
|tst2:201|
|tst2:201|lpm_add_sub:82|
|tst2:201|lpm_add_sub:82|addcore:adder|
|tst2:201|lpm_add_sub:82|altshift:result_ext_latency_ffs|
|tst2:201|lpm_add_sub:82|altshift:carry_ext_latency_ffs|
|tst2:201|lpm_add_sub:82|altshift:oflow_ext_latency_ffs|
|led_test:203|
|led_test:203|lpm_add_sub:316|
|led_test:203|lpm_add_sub:316|addcore:adder|
|led_test:203|lpm_add_sub:316|altshift:result_ext_latency_ffs|
|led_test:203|lpm_add_sub:316|altshift:carry_ext_latency_ffs|
|led_test:203|lpm_add_sub:316|altshift:oflow_ext_latency_ffs|
|led_test:203|lpm_add_sub:317|
|led_test:203|lpm_add_sub:317|addcore:adder|
|led_test:203|lpm_add_sub:317|altshift:result_ext_latency_ffs|
|led_test:203|lpm_add_sub:317|altshift:carry_ext_latency_ffs|
|led_test:203|lpm_add_sub:317|altshift:oflow_ext_latency_ffs|
|led_test:203|lpm_add_sub:318|
|led_test:203|lpm_add_sub:318|addcore:adder|
|led_test:203|lpm_add_sub:318|altshift:result_ext_latency_ffs|
|led_test:203|lpm_add_sub:318|altshift:carry_ext_latency_ffs|
|led_test:203|lpm_add_sub:318|altshift:oflow_ext_latency_ffs|


Device-Specific Information:c:\soft_project\fpga\altera_pj\maxplus\sinhron_tst.rpt
sinhron_tst

***** Logic for device 'sinhron_tst' compiled without errors.




Device: EPF10K200SRC240-1X

FLEX 10K Configuration Scheme: Passive Serial

Device Options:
    User-Supplied Start-Up Clock               = OFF
    Auto-Restart Configuration on Frame Error  = OFF
    Release Clears Before Tri-States           = OFF
    Enable Chip_Wide Reset                     = OFF
    Enable Chip-Wide Output Enable             = OFF
    Enable INIT_DONE Output                    = OFF
    JTAG User Code                             = 7f
    MultiVolt I/O                              = OFF
    Enable Lock Output                         = OFF

                                                                                                                                             
                                                                                                                            f                
                                                                                                                  f f f f   p   f f          
                              B                                                                                   p p p p   g   p p          
                              U                       B                                                           g g g g   a   g g          
                              S                       U                 b b       b b b b   b b b b b b b   b b b a a a a   _   a a          
                            O _   B   B B   B         S         B       u u       u u u u   u u u u u u u   u u u _ _ _ _   i   _ _ R R R R  
                    O O O O U r O U   U U   U B       _ B B B B U B   B s s m   r s s s s   s s s s s s s   s s s i i i i   n   i i E E E E  
                    U U U U T e U S   S S B S U B V   r U U U U S U   U _ _ k   d _ _ _ _   _ _ _ _ _ _ _   _ _ _ n n n n   t V n n S S S S  
                    T T T T _ z T _   _ _ U _ S U C V e S S S S _ S   S d d _ f _ d d d d V d d d d d d d   d d d t t t t V _ C t t E E E E  
                    _ _ _ _ T e _ A   A A S A _ S C C z _ _ _ _ T _   _ a a r 5 f a a a a C a a a a a a a   a a a _ _ _ _ C T C _ _ R R R R  
                    T T T T O r T L G L L _ L C _ I C e T T T T O T G T t t z m p t t t t C t t t t t t t G t t t T T T T C O I T T V V V V  
                    N N K N B v N E N E E R E L W N I r K N K N B N N N a a v h g a a a a I a a a a a a a N a a a N K N K I B N N N E E E E  
                    P I I C M 2 O 3 D 4 2 D 1 K E T O v P P I I M C D O F E 3 z a D C B A O 9 8 7 5 6 3 4 D 1 2 0 P P I I O M T C O D D D D  
                  --------------------------------------------------------------------------------------------------------------------------_ 
                 / 240 238 236 234 232 230 228 226 224 222 220 218 216 214 212 210 208 206 204 202 200 198 196 194 192 190 188 186 184 182   |_ 
                /    239 237 235 233 231 229 227 225 223 221 219 217 215 213 211 209 207 205 203 201 199 197 195 193 191 189 187 185 183 181    | 
          #TCK |  1                                                                                                                         180 | ^DATA0 
    ^CONF_DONE |  2                                                                                                                         179 | ^DCLK 
         ^nCEO |  3                                                                                                                         178 | ^nCE 
          #TDO |  4                                                                                                                         177 | #TDI 
        VCCINT |  5                                                                                                                         176 | GND 
       OUT_TKP |  6                                                                                                                         175 | RESERVED 
    OUT_rezerv |  7                                                                                                                         174 | RESERVED 
      RESERVED |  8                                                                                                                         173 | RESERVED 
     adr7_fpga |  9                                                                                                                         172 | DE_485_plis 
           GND | 10                                                                                                                         171 | RESERVED 
     adr6_fpga | 11                                                                                                                         170 | VCCINT 
       mk_rzv1 | 12                                                                                                                         169 | bus_dta0 
     adr5_fpga | 13                                                                                                                         168 | bus_dta1 
     adr4_fpga | 14                                                                                                                         167 | bus_dta2 
       mk_rzv2 | 15                                                                                                                         166 | bus_dta3 
         VCCIO | 16                                                                                                                         165 | GND 
     adr3_fpga | 17                                                                                                                         164 | bus_dta4 
     adr2_fpga | 18                                                                                                                         163 | mk_rzv4 
     adr1_fpga | 19                                                                                                                         162 | bus_dta5 
        VCCINT | 20                                                                                                                         161 | bus_dta6 
     adr0_fpga | 21                                                                                                                         160 | VCCIO 
           GND | 22                                                                                                                         159 | VCCINT 
     int4_fpga | 23                                                                                                                         158 | bus_dta7 
     int3_fpga | 24                                                                                                                         157 | bus_dta8 
     int2_fpga | 25                                                                                                                         156 | bus_dta9 
     int1_fpga | 26                                                                                                                         155 | GND 
        VCCINT | 27                                                                                                                         154 | bus_dtaA 
data7_fpga_mk2 | 28                                                                                                                         153 | bus_dtaB 
data6_fpga_mk2 | 29                                                                                                                         152 | bus_dtaC 
data5_fpga_mk2 | 30                                                                                                                         151 | bus_dtaD 
data4_fpga_mk2 | 31                                                   EPF10K200SRC240-1X                                                    150 | VCCINT 
           GND | 32                                                                                                                         149 | bus_dtaE 
data3_fpga_mk2 | 33                                                                                                                         148 | bus_dtaF 
data2_fpga_mk2 | 34                                                                                                                         147 | RXD1_FTDI 
data1_fpga_mk2 | 35                                                                                                                         146 | TXD1_FTDI 
data0_fpga_mk2 | 36                                                                                                                         145 | GND 
         VCCIO | 37                                                                                                                         144 | RESERVED 
          led8 | 38                                                                                                                         143 | RXD2_FTDI 
          led7 | 39                                                                                                                         142 | TXD2_FTDI 
        VCCINT | 40                                                                                                                         141 | RESERVED 
          led6 | 41                                                                                                                         140 | VCCIO 
           GND | 42                                                                                                                         139 | VCCINT 
          led5 | 43                                                                                                                         138 | TXD1_PLIS 
          led4 | 44                                                                                                                         137 | RXD1_PLIS 
          led3 | 45                                                                                                                         136 | RESERVED 
          led2 | 46                                                                                                                         135 | GND 
        VCCINT | 47                                                                                                                         134 | TXD2_PLIS 
          led1 | 48                                                                                                                         133 | RXD2_PLIS 
      BUS_ADR7 | 49                                                                                                                         132 | RXD_485 
      BUS_ADR6 | 50                                                                                                                         131 | RXD1_232_PLIS 
      BUS_ADR5 | 51                                                                                                                         130 | VCCINT 
           GND | 52                                                                                                                         129 | RESERVED 
      BUS_ADR4 | 53                                                                                                                         128 | TXD1_BUF 
      BUS_ADR3 | 54                                                                                                                         127 | TXD_485 
      BUS_ADR2 | 55                                                                                                                         126 | RESERVED 
      BUS_ADR1 | 56                                                                                                                         125 | GND 
         VCCIO | 57                                                                                                                         124 | ^MSEL0 
          #TMS | 58                                                                                                                         123 | ^MSEL1 
        #nTRST | 59                                                                                                                         122 | VCCINT 
      ^nSTATUS | 60                                                                                                                         121 | ^nCONFIG 
               |      62  64  66  68  70  72  74  76  78  80  82  84  86  88  90  92  94  96  98 100 102 104 106 108 110 112 114 116 118 120  _| 
                \   61  63  65  67  69  71  73  75  77  79  81  83  85  87  89  91  93  95  97  99 101 103 105 107 109 111 113 115 117 119   | 
                 \--------------------------------------------------------------------------------------------------------------------------- 
                    d B d d d d d d G d d d d d d V V d d R d R R R G R R R V r i w G R R V R R R R R R r G R r r r r R R V R R R R R R D R  
                    a U a a a a a a N a a a a a a C C a a E a E E E N E E E C e n r N E E C E E E E E E e N E e e e e E E C E E E E E E E E  
                    t S t t t t t t D t t t t t t C C t t S t S S S D S S S C z p _ D S S C S S S S S S z D S z z z z S S C S S S _ S S _ S  
                    a _ a a a a a a   a a a a a a I I a a E a E E E   E E E _ e 1 f _ E E I E E E E E E e   E e e e e E E I E E E 4 E E 4 E  
                    F A D E B C 9 A   7 8 5 6 3 4 N O 2 1 R 0 R R R   R R R C r   p C R R N R R R R R R r   R r r r r R R O R R R 8 R R 8 R  
                    _ D _ _ _ _ _ _   _ _ _ _ _ _ T   _ _ V _ V V V   V V V K v   g K V V T V V V V V V v   V v v v v V V   V V V 5 V V 5 V  
                    f R f f f f f f   f f f f f f     f f E f E E E   E E E L 8   a L E E   E E E E E E 9   E 6 7 4 5 E E   E E E _ E E   E  
                    p 0 p p p p p p   p p p p p p     p p D p D D D   D D D K _     K D D   D D D D D D _   D _ _ _ _ D D   D D D p D D   D  
                    g   g g g g g g   g g g g g g     g g   g                 f                         f     f f f f             l          
                    a   a a a a a a   a a a a a a     a a   a                 p                         p     p p p p             i          
                                                                              g                         g     g g g g             s          
                                                                              a                         a     a a a a                        
                                                                                                                                             
                                                                                                                                             


N.C. = No Connect. This pin has no internal connection to the device.
VCCINT = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
VCCIO = Dedicated power pin, which MUST be connected to VCC (2.5 volts).
GND = Dedicated ground pin or unused dedicated input, which MUST be connected to GND.
RESERVED = Unused I/O pin, which MUST be left unconnected.

^ = Dedicated configuration pin.
+ = Reserved configuration pin, which is tri-stated during user mode.
* = Reserved configuration pin, which drives out in user mode.
PDn = Power Down pin. 
@ = Special-purpose pin. 
# = JTAG Boundary-Scan Testing/In-System Programming or Configuration Pin. The JTAG inputs TMS and TDI should be tied to VCC and TCK should be tied to GND when not in use.
& = JTAG pin used for I/O. When used as user I/O, JTAG pins must be kept stable before and during configuration.  JTAG pin stability prevents accidental loading of JTAG instructions.
$ = Pin has PCI I/O option enabled. Pin is neither '5.0 V'- nor '3.3 V'-tolerant. 


Device-Specific Information:c:\soft_project\fpga\altera_pj\maxplus\sinhron_tst.rpt
sinhron_tst

** RESOURCE USAGE **

Logic                Column       Row                                   
Array                Interconnect Interconnect         Clears/     External  
Block   Logic Cells  Driven       Driven       Clocks  Presets   Interconnect
A21      3/ 8( 37%)   2/ 8( 25%)   0/ 8(  0%)    1/2    0/2       1/26(  3%)   
A39      4/ 8( 50%)   2/ 8( 25%)   0/ 8(  0%)    1/2    0/2       1/26(  3%)   
B2       8/ 8(100%)   5/ 8( 62%)   5/ 8( 62%)    1/2    0/2       8/26( 30%)   
B13      7/ 8( 87%)   4/ 8( 50%)   0/ 8(  0%)    0/2    0/2       9/26( 34%)   
B24      7/ 8( 87%)   2/ 8( 25%)   3/ 8( 37%)    1/2    0/2       2/26(  7%)   
B25      8/ 8(100%)   3/ 8( 37%)   1/ 8( 12%)    1/2    0/2       2/26(  7%)   
B26      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2       1/26(  3%)   
B28      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2       1/26(  3%)   
B29      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2       2/26(  7%)   
B38      5/ 8( 62%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       0/26(  0%)   
C6       2/ 8( 25%)   1/ 8( 12%)   1/ 8( 12%)    0/2    0/2       1/26(  3%)   
C37      3/ 8( 37%)   2/ 8( 25%)   0/ 8(  0%)    1/2    0/2       1/26(  3%)   
C42      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2       1/26(  3%)   
C43      4/ 8( 50%)   2/ 8( 25%)   0/ 8(  0%)    1/2    0/2       1/26(  3%)   
D1       8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
D3       8/ 8(100%)   3/ 8( 37%)   3/ 8( 37%)    1/2    0/2       9/26( 34%)   
D4       8/ 8(100%)   3/ 8( 37%)   1/ 8( 12%)    1/2    0/2      17/26( 65%)   
D5       8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      17/26( 65%)   
D6       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      12/26( 46%)   
D7       8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      13/26( 50%)   
D8       8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
D11      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
D12      8/ 8(100%)   4/ 8( 50%)   5/ 8( 62%)    1/2    0/2       5/26( 19%)   
D13      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      19/26( 73%)   
D14      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      10/26( 38%)   
D15      2/ 8( 25%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       6/26( 23%)   
D16      8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    1/2    0/2      15/26( 57%)   
D17      8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    1/2    0/2      12/26( 46%)   
D18      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
D19      7/ 8( 87%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2      13/26( 50%)   
D20      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      14/26( 53%)   
D21      8/ 8(100%)   2/ 8( 25%)   4/ 8( 50%)    1/2    0/2       9/26( 34%)   
D22      8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2      15/26( 57%)   
D23      7/ 8( 87%)   2/ 8( 25%)   3/ 8( 37%)    1/2    0/2       9/26( 34%)   
D24      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      11/26( 42%)   
D25      8/ 8(100%)   4/ 8( 50%)   4/ 8( 50%)    1/2    0/2       8/26( 30%)   
D26      8/ 8(100%)   5/ 8( 62%)   2/ 8( 25%)    1/2    0/2      10/26( 38%)   
D30      3/ 8( 37%)   2/ 8( 25%)   0/ 8(  0%)    1/2    0/2       1/26(  3%)   
D43      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2       1/26(  3%)   
E1       8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    1/2    0/2      12/26( 46%)   
E2       8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2      14/26( 53%)   
E3       7/ 8( 87%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      12/26( 46%)   
E4       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
E5       8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      12/26( 46%)   
E6       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
E7       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      15/26( 57%)   
E8       8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      14/26( 53%)   
E9       8/ 8(100%)   7/ 8( 87%)   8/ 8(100%)    0/2    0/2       6/26( 23%)   
E11      8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      15/26( 57%)   
E13      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      16/26( 61%)   
E14      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      13/26( 50%)   
E15      2/ 8( 25%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2       6/26( 23%)   
E16      8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    1/2    0/2      11/26( 42%)   
E17      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      16/26( 61%)   
E18      8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2      15/26( 57%)   
E19      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
E20      8/ 8(100%)   2/ 8( 25%)   3/ 8( 37%)    1/2    0/2      10/26( 38%)   
E21      8/ 8(100%)   0/ 8(  0%)   5/ 8( 62%)    1/2    0/2      12/26( 46%)   
E22      8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2      15/26( 57%)   
E23      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      16/26( 61%)   
E24      8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2      15/26( 57%)   
E25      8/ 8(100%)   3/ 8( 37%)   5/ 8( 62%)    1/2    0/2       8/26( 30%)   
E26      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
E29      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      15/26( 57%)   
E31      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      16/26( 61%)   
E33      5/ 8( 62%)   3/ 8( 37%)   5/ 8( 62%)    1/2    0/2       5/26( 19%)   
E34      3/ 8( 37%)   2/ 8( 25%)   0/ 8(  0%)    1/2    0/2       1/26(  3%)   
E37      8/ 8(100%)   1/ 8( 12%)   6/ 8( 75%)    1/2    0/2       9/26( 34%)   
E38      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      15/26( 57%)   
E39      8/ 8(100%)   0/ 8(  0%)   5/ 8( 62%)    1/2    0/2      11/26( 42%)   
E40      8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      16/26( 61%)   
E41      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
E42      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
E45      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
E47      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
E48      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
F8       3/ 8( 37%)   2/ 8( 25%)   0/ 8(  0%)    1/2    0/2       1/26(  3%)   
G26      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2       1/26(  3%)   
H1       8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      11/26( 42%)   
H2       1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2       1/26(  3%)   
H4       8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      19/26( 73%)   
H11      8/ 8(100%)   4/ 8( 50%)   1/ 8( 12%)    1/2    0/2       3/26( 11%)   
H14      8/ 8(100%)   2/ 8( 25%)   0/ 8(  0%)    1/2    0/2      20/26( 76%)   
H17      8/ 8(100%)   4/ 8( 50%)   2/ 8( 25%)    1/2    0/2       3/26( 11%)   
H45      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2       1/26(  3%)   
I1       4/ 8( 50%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       0/26(  0%)   
I5       8/ 8(100%)   3/ 8( 37%)   3/ 8( 37%)    1/2    0/2       1/26(  3%)   
I12      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       1/26(  3%)   
I14      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       1/26(  3%)   
I18      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2       3/26( 11%)   
I22      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       1/26(  3%)   
I32      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       9/26( 34%)   
I33      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2       7/26( 26%)   
I35      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2       7/26( 26%)   
I37      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       1/26(  3%)   
I41      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       9/26( 34%)   
I42      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2       5/26( 19%)   
I48      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2       5/26( 19%)   
I49      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2       6/26( 23%)   
I51      2/ 8( 25%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2       1/26(  3%)   
I52      8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    1/2    0/2       6/26( 23%)   
J29      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       9/26( 34%)   
J33      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2       7/26( 26%)   
J34      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2       4/26( 15%)   
J42      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       1/26(  3%)   
J43      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2       5/26( 19%)   
J44      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2       5/26( 19%)   
J47      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       1/26(  3%)   
J49      8/ 8(100%)   3/ 8( 37%)   3/ 8( 37%)    1/2    0/2       4/26( 15%)   
J51      8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    1/2    0/2       6/26( 23%)   
K7       1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2       1/26(  3%)   
K35      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2       1/26(  3%)   
K37      8/ 8(100%)   3/ 8( 37%)   1/ 8( 12%)    1/2    0/2       1/26(  3%)   
K41      7/ 8( 87%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       1/26(  3%)   
K42      8/ 8(100%)   2/ 8( 25%)   3/ 8( 37%)    1/2    0/2       1/26(  3%)   
K50      4/ 8( 50%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       0/26(  0%)   
L20      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2       1/26(  3%)   
L29      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2       5/26( 19%)   
L31      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       9/26( 34%)   
L36      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2       7/26( 26%)   
L40      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       1/26(  3%)   
L50      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2       6/26( 23%)   
M1       8/ 8(100%)   3/ 8( 37%)   1/ 8( 12%)    1/2    0/2      16/26( 61%)   
M4       8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      10/26( 38%)   
M5       8/ 8(100%)   4/ 8( 50%)   2/ 8( 25%)    1/2    0/2       9/26( 34%)   
M7       8/ 8(100%)   2/ 8( 25%)   0/ 8(  0%)    1/2    0/2      19/26( 73%)   
M8       8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2       9/26( 34%)   
M9       8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      10/26( 38%)   
M10      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      13/26( 50%)   
M12      8/ 8(100%)   3/ 8( 37%)   1/ 8( 12%)    1/2    0/2      16/26( 61%)   
M16      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
M20      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      10/26( 38%)   
M22      2/ 8( 25%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2       5/26( 19%)   
M36      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       1/26(  3%)   
N23      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2       1/26(  3%)   
O1       8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
O7       8/ 8(100%)   1/ 8( 12%)   4/ 8( 50%)    1/2    0/2      12/26( 46%)   
O10      8/ 8(100%)   2/ 8( 25%)   1/ 8( 12%)    1/2    0/2      14/26( 53%)   
O20      8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2      15/26( 57%)   
O21      8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2      15/26( 57%)   
O26      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
O29      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2       5/26( 19%)   
O32      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       9/26( 34%)   
O33      5/ 8( 62%)   2/ 8( 25%)   0/ 8(  0%)    1/2    0/2       2/26(  7%)   
O38      8/ 8(100%)   2/ 8( 25%)   3/ 8( 37%)    1/2    0/2       7/26( 26%)   
O43      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2       7/26( 26%)   
P23      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    0/2    0/2       2/26(  7%)   
P31      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2       6/26( 23%)   
P41      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2       5/26( 19%)   
P46      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       8/26( 30%)   
P48      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2       6/26( 23%)   
Q8       8/ 8(100%)   2/ 8( 25%)   4/ 8( 50%)    1/2    0/2       9/26( 34%)   
Q17      7/ 8( 87%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      10/26( 38%)   
Q21      8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2      15/26( 57%)   
Q22      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      19/26( 73%)   
Q24      8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2      15/26( 57%)   
Q26      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      20/26( 76%)   
Q39      5/ 8( 62%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       0/26(  0%)   
Q45      1/ 8( 12%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2       1/26(  3%)   
Q46      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       1/26(  3%)   
Q48      8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2       1/26(  3%)   
R7       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       1/26(  3%)   
S24      3/ 8( 37%)   3/ 8( 37%)   0/ 8(  0%)    1/2    0/2       1/26(  3%)   
T32      8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2       6/26( 23%)   
T37      8/ 8(100%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       8/26( 30%)   
T48      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2       5/26( 19%)   
T50      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2       6/26( 23%)   
U3       1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       1/26(  3%)   
U15      2/ 8( 25%)   2/ 8( 25%)   0/ 8(  0%)    0/2    0/2       1/26(  3%)   
V1       8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      11/26( 42%)   
V6       8/ 8(100%)   0/ 8(  0%)   3/ 8( 37%)    1/2    0/2      12/26( 46%)   
V7       8/ 8(100%)   1/ 8( 12%)   0/ 8(  0%)    1/2    0/2       0/26(  0%)   
V8       8/ 8(100%)   1/ 8( 12%)   3/ 8( 37%)    1/2    0/2      12/26( 46%)   
V10      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      20/26( 76%)   
V14      8/ 8(100%)   0/ 8(  0%)   4/ 8( 50%)    1/2    0/2      11/26( 42%)   
V15      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      18/26( 69%)   
V16      8/ 8(100%)   3/ 8( 37%)   0/ 8(  0%)    1/2    0/2      17/26( 65%)   
V17      8/ 8(100%)   2/ 8( 25%)   2/ 8( 25%)    1/2    0/2      19/26( 73%)   
V20      8/ 8(100%)   4/ 8( 50%)   5/ 8( 62%)    1/2    0/2       9/26( 34%)   
V21      2/ 8( 25%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       6/26( 23%)   
V22      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      12/26( 46%)   
V25      8/ 8(100%)   1/ 8( 12%)   1/ 8( 12%)    1/2    0/2      13/26( 50%)   
V26      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2      14/26( 53%)   
W6       8/ 8(100%)   5/ 8( 62%)   0/ 8(  0%)    1/2    0/2       3/26( 11%)   
W7       8/ 8(100%)   4/ 8( 50%)   1/ 8( 12%)    1/2    0/2       3/26( 11%)   
W16      8/ 8(100%)   4/ 8( 50%)   1/ 8( 12%)    1/2    0/2       3/26( 11%)   
W18      8/ 8(100%)   4/ 8( 50%)   1/ 8( 12%)    1/2    0/2       3/26( 11%)   
W24      8/ 8(100%)   4/ 8( 50%)   1/ 8( 12%)    1/2    0/2       3/26( 11%)   
W30      8/ 8(100%)   1/ 8( 12%)   2/ 8( 25%)    1/2    0/2       6/26( 23%)   
W37      1/ 8( 12%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       3/26( 11%)   
W49      8/ 8(100%)   0/ 8(  0%)   2/ 8( 25%)    1/2    0/2       4/26( 15%)   
X27      2/ 8( 25%)   0/ 8(  0%)   1/ 8( 12%)    1/2    0/2       1/26(  3%)   


Embedded             Column       Row                                   
Array     Embedded   Interconnect Interconnect         Read/      External  
Block     Cells      Driven       Driven       Clocks  Write    Interconnect


Total dedicated input pins used:                 6/6      (100%)
Total I/O pins used:                           138/176    ( 78%)
Total logic cells used:                       1261/9984   ( 12%)
Total embedded cells used:                       0/384    (  0%)
Total EABs used:                                 0/24     (  0%)
Average fan-in:                                 3.46/4    ( 86%)
Total fan-in:                                4375/39936   ( 10%)

Total input pins required:                      65
Total input I/O cell registers required:         0
Total output pins required:                     79
Total output I/O cell registers required:        0
Total buried I/O cell registers required:        0
Total bidirectional pins required:               0
Total reserved pins required                     0
Total logic cells required:                   1261
Total flipflops required:                      526
Total packed registers required:                 0
Total logic cells in carry chains:               0
Total number of carry chains:                    0
Total logic cells in cascade chains:             0
Total number of cascade chains:                  0
Total single-pin Clock Enables required:         0
Total single-pin Output Enables required:        0

Synthesized logic cells:                       532/9984   (  5%)

Logic Cell and Embedded Cell Counts

Column:  01  02  03  04  05  06  07  08  09  10  11  12  13  14  15  16  17  18  19  20  21  22  23  24  25  26  EA  27  28  29  30  31  32  33  34  35  36  37  38  39  40  41  42  43  44  45  46  47  48  49  50  51  52  Total(LC/EC)
 A:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   3   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   4   0   0   0   0   0   0   0   0   0   0   0   0   0      7/0  
 B:      0   8   0   0   0   0   0   0   0   0   0   0   7   0   0   0   0   0   0   0   0   0   0   7   8   1   0   0   1   8   0   0   0   0   0   0   0   0   5   0   0   0   0   0   0   0   0   0   0   0   0   0   0     45/0  
 C:      0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   3   0   0   0   0   1   4   0   0   0   0   0   0   0   0   0     10/0  
 D:      8   0   8   8   8   8   8   8   0   0   8   8   8   8   2   8   8   8   7   8   8   8   7   8   8   8   0   0   0   0   3   0   0   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0    180/0  
 E:      8   8   7   8   8   8   8   8   8   0   8   0   8   8   2   8   8   8   8   8   8   8   8   8   8   8   0   0   0   8   0   8   0   5   3   0   0   8   8   8   8   8   8   0   0   8   0   8   8   0   0   0   0    281/0  
 F:      0   0   0   0   0   0   0   3   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      3/0  
 G:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      1/0  
 H:      8   1   0   8   0   0   0   0   0   0   8   0   0   8   0   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0     42/0  
 I:      4   0   0   0   8   0   0   0   0   0   0   8   0   7   0   0   0   1   0   0   0   8   0   0   0   0   0   0   0   0   0   0   8   8   0   8   0   1   0   0   0   8   8   0   0   0   0   0   8   8   0   2   8    103/0  
 J:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   8   8   0   0   0   0   0   0   0   1   8   8   0   0   1   0   8   0   8   0     58/0  
 K:      0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   1   0   8   0   0   0   7   8   0   0   0   0   0   0   0   4   0   0     29/0  
 L:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0   8   0   8   0   0   0   0   8   0   0   0   1   0   0   0   0   0   0   0   0   0   8   0   0     34/0  
 M:      8   0   0   8   8   0   8   8   8   8   0   8   0   0   0   8   0   0   0   8   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0     83/0  
 N:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      1/0  
 O:      8   0   0   0   0   0   8   0   0   8   0   0   0   0   0   0   0   0   0   8   8   0   0   0   0   8   0   0   0   8   0   0   8   5   0   0   0   0   8   0   0   0   0   8   0   0   0   0   0   0   0   0   0     85/0  
 P:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   0   8   0   0   0   0   8   0   8   0   0   0   0     33/0  
 Q:      0   0   0   0   0   0   0   8   0   0   0   0   0   0   0   0   7   0   0   0   8   8   0   8   0   8   0   0   0   0   0   0   0   0   0   0   0   0   0   5   0   0   0   0   0   1   1   0   8   0   0   0   0     62/0  
 R:      0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      1/0  
 S:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   3   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      3/0  
 T:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0   0   8   0   0   0   0   0   0   0   0   0   0   8   0   8   0   0     32/0  
 U:      0   0   1   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      3/0  
 V:      8   0   0   0   0   8   8   8   0   8   0   0   0   8   8   8   8   0   0   8   2   8   0   0   8   8   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0    106/0  
 W:      0   0   0   0   0   8   8   0   0   0   0   0   0   0   0   8   0   8   0   0   0   0   0   8   0   0   0   0   0   0   8   0   0   0   0   0   0   1   0   0   0   0   0   0   0   0   0   0   0   8   0   0   0     57/0  
 X:      0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   2   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0   0      2/0  

Total:  52  17  16  32  32  34  50  43  16  24  24  24  23  39  14  40  39  25  15  41  37  42  17  42  32  42   0   2   1  40  11  24  24  26  11   9   9  29  21  17   9  31  26  21   8  10   9   9  40  24  20  10   8    1261/0  



Device-Specific Information:c:\soft_project\fpga\altera_pj\maxplus\sinhron_tst.rpt
sinhron_tst

** INPUTS **

                                                    Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  21      -     -    G    --      INPUT             ^    0    0    0    1  adr0_fpga
  19      -     -    F    --      INPUT             ^    0    0    0    1  adr1_fpga
  18      -     -    F    --      INPUT             ^    0    0    0    1  adr2_fpga
  17      -     -    E    --      INPUT             ^    0    0    0    1  adr3_fpga
  14      -     -    D    --      INPUT             ^    0    0    0    1  adr4_fpga
  13      -     -    C    --      INPUT             ^    0    0    0    1  adr5_fpga
  11      -     -    A    --      INPUT             ^    0    0    0    1  adr6_fpga
   9      -     -    B    --      INPUT             ^    0    0    0    1  adr7_fpga
 154      -     -    K    --      INPUT             ^    0    0    0    0  bus_dtaA
 153      -     -    K    --      INPUT             ^    0    0    0    0  bus_dtaB
 152      -     -    L    --      INPUT             ^    0    0    0    0  bus_dtaC
 151      -     -    M    --      INPUT             ^    0    0    0    0  bus_dtaD
 149      -     -    N    --      INPUT             ^    0    0    0    0  bus_dtaE
 148      -     -    N    --      INPUT             ^    0    0    0    0  bus_dtaF
 169      -     -    D    --      INPUT             ^    0    0    0    1  bus_dta0
 168      -     -    D    --      INPUT             ^    0    0    0    1  bus_dta1
 167      -     -    E    --      INPUT             ^    0    0    0    1  bus_dta2
 166      -     -    F    --      INPUT             ^    0    0    0    1  bus_dta3
 164      -     -    G    --      INPUT             ^    0    0    0    1  bus_dta4
 162      -     -    H    --      INPUT             ^    0    0    0    1  bus_dta5
 161      -     -    H    --      INPUT             ^    0    0    0    1  bus_dta6
 158      -     -    I    --      INPUT             ^    0    0    0    1  bus_dta7
 157      -     -    J    --      INPUT             ^    0    0    0    0  bus_dta8
 156      -     -    J    --      INPUT             ^    0    0    0    0  bus_dta9
  68      -     -    -    44      INPUT             ^    0    0    0    1  dataA_fpga
  65      -     -    -    47      INPUT             ^    0    0    0    1  dataB_fpga
  66      -     -    -    46      INPUT             ^    0    0    0    1  dataC_fpga
  63      -     -    -    49      INPUT             ^    0    0    0    1  dataD_fpga
  64      -     -    -    48      INPUT             ^    0    0    0    1  dataE_fpga
  61      -     -    -    52      INPUT             ^    0    0    0    1  dataF_fpga
  81      -     -    -    31      INPUT             ^    0    0    0    1  data0_fpga
  79      -     -    -    33      INPUT             ^    0    0    0    1  data1_fpga
  78      -     -    -    34      INPUT             ^    0    0    0    1  data2_fpga
  74      -     -    -    35      INPUT             ^    0    0    0    1  data3_fpga
  75      -     -    -    35      INPUT             ^    0    0    0    1  data4_fpga
  72      -     -    -    39      INPUT             ^    0    0    0    1  data5_fpga
  73      -     -    -    36      INPUT             ^    0    0    0    1  data6_fpga
  70      -     -    -    43      INPUT             ^    0    0    0    1  data7_fpga
  71      -     -    -    41      INPUT             ^    0    0    0    1  data8_fpga
  67      -     -    -    45      INPUT             ^    0    0    0    1  data9_fpga
 119      -     -    -    02      INPUT             ^    0    0    0    2  DE_485
 211      -     -    -    --      INPUT             ^    0    0    0    0  f5mhz
  91      -     -    -    --      INPUT  G          ^    0    0    0    1  inp1
  26      -     -    J    --      INPUT             ^    0    0    0    1  int1_fpga
  25      -     -    I    --      INPUT             ^    0    0    0    1  int2_fpga
  24      -     -    I    --      INPUT             ^    0    0    0    0  int3_fpga
  23      -     -    I    --      INPUT             ^    0    0    0    0  int4_fpga
  12      -     -    C    --      INPUT             ^    0    0    0    1  mk_rzv1
  15      -     -    D    --      INPUT             ^    0    0    0    1  mk_rzv2
 212      -     -    -    --      INPUT             ^    0    0    0    1  mk_rzv3
 163      -     -    H    --      INPUT             ^    0    0    0    1  mk_rzv4
 210      -     -    -    --      INPUT             ^    0    0    0    1  rd_fpga
 108      -     -    -    12      INPUT             ^    0    0    0    0  rezerv4_fpga
 109      -     -    -    11      INPUT             ^    0    0    0    0  rezerv5_fpga
 106      -     -    -    14      INPUT             ^    0    0    0    0  rezerv6_fpga
 107      -     -    -    13      INPUT             ^    0    0    0    1  rezerv7_fpga
  90      -     -    -    --      INPUT             ^    0    0    0  341  rezerv8_fpga
 103      -     -    -    16      INPUT             ^    0    0    0    1  rezerv9_fpga
 147      -     -    O    --      INPUT             ^    0    0    0    2  RXD1_FTDI
 131      -     -    V    --      INPUT             ^    0    0    0    1  RXD1_232_PLIS
 143      -     -    P    --      INPUT             ^    0    0    0    1  RXD2_FTDI
 132      -     -    V    --      INPUT             ^    0    0    0    1  RXD_485
 138      -     -    S    --      INPUT             ^    0    0    0    3  TXD1_PLIS
 134      -     -    U    --      INPUT             ^    0    0    0    2  TXD2_PLIS
  92      -     -    -    --      INPUT             ^    0    0    0    1  wr_fpga


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable
G = Global Source. Fan-out destinations counted here do not include destinations
that are driven using global routing resources. Refer to the Auto Global Signals,
Clock Signals, Clear Signals, Synchronous Load Signals, and Synchronous Clear Signals
Sections of this Report File for information on which signals' fan-outs are used as
Clock, Clear, Preset, Output Enable, and synchronous Load signals.


Device-Specific Information:c:\soft_project\fpga\altera_pj\maxplus\sinhron_tst.rpt
sinhron_tst

** OUTPUTS **

       Fed By Fed By                                Fan-In    Fan-Out
 Pin     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
  62      -     -    -    51     OUTPUT                 0    1    0    0  BUS_ADR0
  56      -     -    X    --     OUTPUT                 0    1    0    0  BUS_ADR1
  55      -     -    X    --     OUTPUT                 0    1    0    0  BUS_ADR2
  54      -     -    W    --     OUTPUT                 0    1    0    0  BUS_ADR3
  53      -     -    V    --     OUTPUT                 0    1    0    0  BUS_ADR4
  51      -     -    V    --     OUTPUT                 0    1    0    0  BUS_ADR5
  50      -     -    U    --     OUTPUT                 0    1    0    0  BUS_ADR6
  49      -     -    U    --     OUTPUT                 0    1    0    0  BUS_ADR7
 228      -     -    -    42     OUTPUT                 0    1    0    0  BUS_ALE1
 230      -     -    -    44     OUTPUT                 0    1    0    0  BUS_ALE2
 233      -     -    -    46     OUTPUT                 0    1    0    0  BUS_ALE3
 231      -     -    -    45     OUTPUT                 0    1    0    0  BUS_ALE4
 227      -     -    -    41     OUTPUT                 0    1    0    0  BUS_CLK
 206      -     -    -    25     OUTPUT                 0    1    0    0  bus_dataA
 207      -     -    -    25     OUTPUT                 0    1    0    0  bus_dataB
 208      -     -    -    26     OUTPUT                 0    1    0    0  bus_dataC
 209      -     -    -    26     OUTPUT                 0    1    0    0  bus_dataD
 213      -     -    -    27     OUTPUT                 0    1    0    0  bus_dataE
 214      -     -    -    30     OUTPUT                 0    1    0    0  bus_dataF
 194      -     -    -    19     OUTPUT                 0    1    0    0  bus_data0
 196      -     -    -    21     OUTPUT                 0    1    0    0  bus_data1
 195      -     -    -    20     OUTPUT                 0    1    0    0  bus_data2
 199      -     -    -    22     OUTPUT                 0    1    0    0  bus_data3
 198      -     -    -    21     OUTPUT                 0    1    0    0  bus_data4
 201      -     -    -    23     OUTPUT                 0    1    0    0  bus_data5
 200      -     -    -    22     OUTPUT                 0    1    0    0  bus_data6
 202      -     -    -    23     OUTPUT                 0    1    0    0  bus_data7
 203      -     -    -    24     OUTPUT                 0    1    0    0  bus_data8
 204      -     -    -    24     OUTPUT                 0    1    0    0  bus_data9
 229      -     -    -    43     OUTPUT                 0    1    0    0  BUS_RD
 223      -     -    -    38     OUTPUT                 0    1    0    0  BUS_rezerv
 235      -     -    -    48     OUTPUT                 0    1    0    0  BUS_rezerv2
 220      -     -    -    35     OUTPUT                 0    1    0    0  BUS_TKI
 222      -     -    -    37     OUTPUT                 0    1    0    0  BUS_TKP
 217      -     -    -    32     OUTPUT                 0    1    0    0  BUS_TNC
 219      -     -    -    34     OUTPUT                 0    1    0    0  BUS_TNI
 215      -     -    -    31     OUTPUT                 0    1    0    0  BUS_TNO
 221      -     -    -    36     OUTPUT                 0    1    0    0  BUS_TNP
 218      -     -    -    33     OUTPUT                 0    1    0    0  BUS_TOBM
 226      -     -    -    40     OUTPUT                 0    1    0    0  BUS_WE
  36      -     -    N    --     OUTPUT                 0    1    0    0  data0_fpga_mk2
  35      -     -    N    --     OUTPUT                 0    1    0    0  data1_fpga_mk2
  34      -     -    M    --     OUTPUT                 0    1    0    0  data2_fpga_mk2
  33      -     -    M    --     OUTPUT                 0    1    0    0  data3_fpga_mk2
  31      -     -    L    --     OUTPUT                 0    1    0    0  data4_fpga_mk2
  30      -     -    L    --     OUTPUT                 0    1    0    0  data5_fpga_mk2
  29      -     -    K    --     OUTPUT                 0    1    0    0  data6_fpga_mk2
  28      -     -    K    --     OUTPUT                 0    1    0    0  data7_fpga_mk2
 172      -     -    C    --     OUTPUT                 0    1    0    0  DE_485_plis
 190      -     -    -    15     OUTPUT                 0    1    0    0  fpga_int_TKI
 192      -     -    -    17     OUTPUT                 0    1    0    0  fpga_int_TKP
 186      -     -    -    13     OUTPUT                 0    1    0    0  fpga_int_TNC
 191      -     -    -    16     OUTPUT                 0    1    0    0  fpga_int_TNI
 185      -     -    -    12     OUTPUT                 0    1    0    0  fpga_int_TNO
 193      -     -    -    18     OUTPUT                 0    1    0    0  fpga_int_TNP
 188      -     -    -    14     OUTPUT                 0    1    0    0  fpga_int_TOBM
  48      -     -    T    --     OUTPUT                 0    1    0    0  led1
  46      -     -    S    --     OUTPUT                 0    1    0    0  led2
  45      -     -    S    --     OUTPUT                 0    1    0    0  led3
  44      -     -    R    --     OUTPUT                 0    1    0    0  led4
  43      -     -    R    --     OUTPUT                 0    1    0    0  led5
  41      -     -    Q    --     OUTPUT                 0    1    0    0  led6
  39      -     -    P    --     OUTPUT                 0    1    0    0  led7
  38      -     -    O    --     OUTPUT                 0    1    0    0  led8
   7      -     -    A    --     OUTPUT                 0    1    0    0  OUT_rezerv
 238      -     -    -    50     OUTPUT                 0    1    0    0  OUT_TKI
   6      -     -    A    --     OUTPUT                 0    1    0    0  OUT_TKP
 237      -     -    -    50     OUTPUT                 0    1    0    0  OUT_TNC
 239      -     -    -    51     OUTPUT                 0    1    0    0  OUT_TNI
 234      -     -    -    47     OUTPUT                 0    1    0    0  OUT_TNO
 240      -     -    -    52     OUTPUT                 0    1    0    0  OUT_TNP
 236      -     -    -    49     OUTPUT                 0    1    0    0  OUT_TOBM
 116      -     -    -    05     OUTPUT                 0    1    0    0  RE_485_plis
 137      -     -    T    --     OUTPUT                 0    1    0    0  RXD1_PLIS
 133      -     -    U    --     OUTPUT                 0    1    0    0  RXD2_PLIS
 128      -     -    X    --     OUTPUT                 0    1    0    0  TXD1_BUF
 146      -     -    O    --     OUTPUT                 0    1    0    0  TXD1_FTDI
 142      -     -    Q    --     OUTPUT                 0    1    0    0  TXD2_FTDI
 127      -     -    X    --     OUTPUT                 0    1    0    0  TXD_485


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
@ = Uses single-pin Clock Enable
& = Uses single-pin Output Enable


Device-Specific Information:c:\soft_project\fpga\altera_pj\maxplus\sinhron_tst.rpt
sinhron_tst

** BURIED LOGIC **

                                                    Fan-In    Fan-Out
 IOC     LC     EC   Row  Col  Primitive    Code      INP  FBK  OUT  FBK  Name
   -      4     -    J    42      LCELL    s           1    0    1    0  BUS_CLK~1
   -      2     -    U    03       DFFE   +            0    1    1    0  |bus_line:190|a7 (|bus_line:190|:26)
   -      4     -    A    21       DFFE   +            0    1    1    0  |bus_line:190|a6 (|bus_line:190|:27)
   -      3     -    C    37       DFFE   +            0    1    1    0  |bus_line:190|a5 (|bus_line:190|:28)
   -      8     -    D    30       DFFE   +            0    1    1    0  |bus_line:190|a4 (|bus_line:190|:29)
   -      2     -    E    34       DFFE   +            0    1    1    0  |bus_line:190|a3 (|bus_line:190|:30)
   -      3     -    X    27       DFFE   +            0    1    1    0  |bus_line:190|a2 (|bus_line:190|:31)
   -      4     -    F    08       DFFE   +            0    1    1    0  |bus_line:190|a1 (|bus_line:190|:32)
   -      1     -    I    51       DFFE   +            0    1    1    0  |bus_line:190|a0 (|bus_line:190|:33)
   -      3     -    E    24       DFFE   +            0    1    1    0  |bus_line:191|a7 (|bus_line:191|:26)
   -      1     -    E    22       DFFE   +            0    1    1    0  |bus_line:191|a6 (|bus_line:191|:27)
   -      4     -    Q    24       DFFE   +            0    1    1    0  |bus_line:191|a5 (|bus_line:191|:28)
   -      4     -    Q    21       DFFE   +            0    1    1    0  |bus_line:191|a4 (|bus_line:191|:29)
   -      4     -    O    21       DFFE   +            0    1    1    0  |bus_line:191|a3 (|bus_line:191|:30)
   -      1     -    O    20       DFFE   +            0    1    1    0  |bus_line:191|a2 (|bus_line:191|:31)
   -      7     -    D    22       DFFE   +            0    1    1    0  |bus_line:191|a1 (|bus_line:191|:32)
   -      2     -    D    19       DFFE   +            0    1    1    0  |bus_line:191|a0 (|bus_line:191|:33)
   -      4     -    I    37      LCELL    s           1    0    1    0  BUS_rezerv~1
   -      2     -    C    06      LCELL    s           1    0    1    0  DE_485_plis~1
   -      1     -    I    01       AND2                0    3    0    3  |led_test:203|lpm_add_sub:316|addcore:adder|:171
   -      4     -    I    14       AND2                0    3    0    4  |led_test:203|lpm_add_sub:316|addcore:adder|:179
   -      1     -    I    14       AND2                0    4    0    4  |led_test:203|lpm_add_sub:316|addcore:adder|:191
   -      5     -    I    12       AND2                0    4    0    4  |led_test:203|lpm_add_sub:316|addcore:adder|:203
   -      2     -    I    12       AND2                0    4    0    4  |led_test:203|lpm_add_sub:316|addcore:adder|:215
   -      5     -    I    22       AND2                0    4    0    4  |led_test:203|lpm_add_sub:316|addcore:adder|:227
   -      1     -    I    22       AND2                0    4    0    3  |led_test:203|lpm_add_sub:316|addcore:adder|:239
   -      2     -    I    05       AND2                0    2    0    4  |led_test:203|lpm_add_sub:316|addcore:adder|:243
   -      8     -    I    05       AND2                0    2    0    1  |led_test:203|lpm_add_sub:316|addcore:adder|:247
   -      1     -    I    05       AND2                0    3    0    1  |led_test:203|lpm_add_sub:316|addcore:adder|:251
   -      5     -    J    44       AND2                0    2    0    1  |led_test:203|lpm_add_sub:317|addcore:adder|:121
   -      6     -    J    44       AND2                0    3    0    1  |led_test:203|lpm_add_sub:317|addcore:adder|:125
   -      1     -    J    44       AND2                0    4    0    2  |led_test:203|lpm_add_sub:317|addcore:adder|:129
   -      4     -    J    34       AND2                0    2    0    2  |led_test:203|lpm_add_sub:317|addcore:adder|:133
   -      5     -    J    34       AND2                0    2    0    2  |led_test:203|lpm_add_sub:317|addcore:adder|:137
   -      7     -    J    34       AND2                0    2    0    1  |led_test:203|lpm_add_sub:317|addcore:adder|:141
   -      2     -    W    30       AND2                0    2    0    1  |led_test:203|lpm_add_sub:318|addcore:adder|:121
   -      3     -    W    30       AND2                0    3    0    1  |led_test:203|lpm_add_sub:318|addcore:adder|:125
   -      1     -    W    30       AND2                0    4    0    2  |led_test:203|lpm_add_sub:318|addcore:adder|:129
   -      3     -    W    49       AND2                0    2    0    2  |led_test:203|lpm_add_sub:318|addcore:adder|:133
   -      4     -    W    49       AND2                0    2    0    2  |led_test:203|lpm_add_sub:318|addcore:adder|:137
   -      5     -    W    49       AND2                0    2    0    1  |led_test:203|lpm_add_sub:318|addcore:adder|:141
   -      6     -    I    18       DFFE   +            0    3    1    0  |led_test:203|a25 (|led_test:203|:52)
   -      6     -    I    05       DFFE   +            0    3    1    1  |led_test:203|a24 (|led_test:203|:53)
   -      5     -    I    05       DFFE   +            0    3    1    2  |led_test:203|a23 (|led_test:203|:54)
   -      7     -    I    05       DFFE   +            0    3    1    3  |led_test:203|a22 (|led_test:203|:55)
   -      3     -    I    05       DFFE   +            0    1    0    4  |led_test:203|a21 (|led_test:203|:56)
   -      4     -    I    05       DFFE   +            0    1    0    2  |led_test:203|a20 (|led_test:203|:57)
   -      8     -    I    22       DFFE   +            0    3    0    1  |led_test:203|a19 (|led_test:203|:58)
   -      7     -    I    22       DFFE   +            0    2    0    2  |led_test:203|a18 (|led_test:203|:59)
   -      6     -    I    22       DFFE   +            0    1    0    3  |led_test:203|a17 (|led_test:203|:60)
   -      4     -    I    22       DFFE   +            0    3    0    1  |led_test:203|a16 (|led_test:203|:61)
   -      3     -    I    22       DFFE   +            0    2    0    2  |led_test:203|a15 (|led_test:203|:62)
   -      2     -    I    22       DFFE   +            0    1    0    3  |led_test:203|a14 (|led_test:203|:63)
   -      8     -    I    12       DFFE   +            0    3    0    1  |led_test:203|a13 (|led_test:203|:64)
   -      7     -    I    12       DFFE   +            0    2    0    2  |led_test:203|a12 (|led_test:203|:65)
   -      6     -    I    12       DFFE   +            0    1    0    3  |led_test:203|a11 (|led_test:203|:66)
   -      4     -    I    12       DFFE   +            0    3    0    1  |led_test:203|a10 (|led_test:203|:67)
   -      3     -    I    12       DFFE   +            0    2    0    2  |led_test:203|a9 (|led_test:203|:68)
   -      1     -    I    12       DFFE   +            0    1    0    3  |led_test:203|a8 (|led_test:203|:69)
   -      7     -    I    14       DFFE   +            0    3    0    1  |led_test:203|a7 (|led_test:203|:70)
   -      6     -    I    14       DFFE   +            0    2    0    2  |led_test:203|a6 (|led_test:203|:71)
   -      5     -    I    14       DFFE   +            0    1    0    3  |led_test:203|a5 (|led_test:203|:72)
   -      3     -    I    14       DFFE   +            0    2    0    1  |led_test:203|a4 (|led_test:203|:73)
   -      2     -    I    14       DFFE   +            0    1    0    2  |led_test:203|a3 (|led_test:203|:74)
   -      4     -    I    01       DFFE   +            0    2    0    1  |led_test:203|a2 (|led_test:203|:75)
   -      2     -    I    01       DFFE   +            0    1    0    2  |led_test:203|a1 (|led_test:203|:76)
   -      3     -    I    01       DFFE   +            0    0    0    3  |led_test:203|a0 (|led_test:203|:77)
   -      5     -    R    07       DFFE   +            1    0    1    0  |led_test:203|Avariya_flag (|led_test:203|:83)
   -      5     -    Q    46       DFFE   +            1    0    1    0  |led_test:203|POWER_flag (|led_test:203|:86)
   -      8     -    J    49       DFFE   +            0    1    0    1  |led_test:203|front12 (|led_test:203|:91)
   -      7     -    J    49       DFFE   +            0    1    0    2  |led_test:203|front11 (|led_test:203|:92)
   -      6     -    S    24       DFFE   +            1    0    0    2  |led_test:203|front10 (|led_test:203|:93)
   -      2     -    J    49        OR2        !       0    3    0    9  |led_test:203|:94
   -      5     -    J    49       DFFE   +            0    3    0    8  |led_test:203|flag1 (|led_test:203|:115)
   -      8     -    J    34       DFFE   +            0    3    0    1  |led_test:203|sch17 (|led_test:203|:166)
   -      6     -    J    34       DFFE   +            0    3    0    2  |led_test:203|sch16 (|led_test:203|:167)
   -      2     -    J    34       DFFE   +            0    3    0    3  |led_test:203|sch15 (|led_test:203|:168)
   -      3     -    J    34       DFFE   +            0    3    0    2  |led_test:203|sch14 (|led_test:203|:169)
   -      7     -    J    44       DFFE   +            0    3    0    3  |led_test:203|sch13 (|led_test:203|:170)
   -      3     -    J    44       DFFE   +            0    3    0    3  |led_test:203|sch12 (|led_test:203|:171)
   -      8     -    J    44       DFFE   +            0    3    0    5  |led_test:203|sch11 (|led_test:203|:172)
   -      4     -    J    49       DFFE   +            0    2    0    7  |led_test:203|sch10 (|led_test:203|:173)
   -      1     -    J    34        OR2    s           0    4    0    2  |led_test:203|~174~1
   -      4     -    J    44        OR2    s           0    4    0    1  |led_test:203|~174~2
   -      3     -    J    49       DFFE   +            0    3    1    0  |led_test:203|tk1 (|led_test:203|:200)
   -      5     -    O    33       DFFE   +            0    1    0    1  |led_test:203|front22 (|led_test:203|:205)
   -      3     -    O    33       DFFE   +            0    1    0    2  |led_test:203|front21 (|led_test:203|:206)
   -      1     -    O    33       DFFE   +            1    0    0    2  |led_test:203|front20 (|led_test:203|:207)
   -      4     -    O    33        OR2        !       0    3    0    9  |led_test:203|:208
   -      2     -    J    44        OR2    s           0    4    0    3  |led_test:203|~214~1
   -      6     -    J    49       DFFE   +            0    3    0    8  |led_test:203|flag2 (|led_test:203|:229)
   -      6     -    W    49       DFFE   +            0    3    0    1  |led_test:203|sch27 (|led_test:203|:280)
   -      7     -    W    49       DFFE   +            0    3    0    2  |led_test:203|sch26 (|led_test:203|:281)
   -      2     -    W    49       DFFE   +            0    3    0    3  |led_test:203|sch25 (|led_test:203|:282)
   -      8     -    W    49       DFFE   +            0    3    0    2  |led_test:203|sch24 (|led_test:203|:283)
   -      4     -    W    30       DFFE   +            0    3    0    3  |led_test:203|sch23 (|led_test:203|:284)
   -      1     -    W    37       DFFE   +            0    3    0    3  |led_test:203|sch22 (|led_test:203|:285)
   -      5     -    W    30       DFFE   +            0    3    0    5  |led_test:203|sch21 (|led_test:203|:286)
   -      1     -    J    49       DFFE   +            0    2    0    5  |led_test:203|sch20 (|led_test:203|:287)
   -      1     -    W    49       AND2    s   !       0    4    0    2  |led_test:203|~288~1
   -      8     -    W    30        OR2    s           0    4    0    1  |led_test:203|~288~2
   -      7     -    W    30       AND2    s           0    4    0    1  |led_test:203|~299~1
   -      6     -    W    30       DFFE   +            0    3    1    0  |led_test:203|tk2 (|led_test:203|:314)
   -      1     -    E    24       DFFE   +            1    0    0    1  |line_bus16:194|a7 (|line_bus16:194|:58)
   -      2     -    E    22       DFFE   +            1    0    0    1  |line_bus16:194|a6 (|line_bus16:194|:59)
   -      1     -    Q    24       DFFE   +            1    0    0    1  |line_bus16:194|a5 (|line_bus16:194|:60)
   -      1     -    Q    21       DFFE   +            1    0    0    1  |line_bus16:194|a4 (|line_bus16:194|:61)
   -      1     -    O    21       DFFE   +            1    0    0    1  |line_bus16:194|a3 (|line_bus16:194|:62)
   -      2     -    O    20       DFFE   +            1    0    0    1  |line_bus16:194|a2 (|line_bus16:194|:63)
   -      1     -    D    22       DFFE   +            1    0    0    1  |line_bus16:194|a1 (|line_bus16:194|:64)
   -      1     -    D    19       DFFE   +            1    0    0    1  |line_bus16:194|a0 (|line_bus16:194|:65)
   -      4     -    D    16       DFFE   +            1    0    0   14  |line_bus16:195|a15 (|line_bus16:195|:50)
   -      2     -    L    20       DFFE   +            1    0    0   14  |line_bus16:195|a14 (|line_bus16:195|:51)
   -      6     -    E    25       DFFE   +            1    0    0   14  |line_bus16:195|a13 (|line_bus16:195|:52)
   -      4     -    E    11       DFFE   +            1    0    0   14  |line_bus16:195|a12 (|line_bus16:195|:53)
   -      8     -    E    05       DFFE   +            1    0    0   14  |line_bus16:195|a11 (|line_bus16:195|:54)
   -      1     -    E    33       DFFE   +            1    0    0   14  |line_bus16:195|a10 (|line_bus16:195|:55)
   -      5     -    M    09       DFFE   +            1    0    0   14  |line_bus16:195|a9 (|line_bus16:195|:56)
   -      4     -    M    04       DFFE   +            1    0    0   14  |line_bus16:195|a8 (|line_bus16:195|:57)
   -      3     -    E    16       DFFE   +            1    0    0   14  |line_bus16:195|a7 (|line_bus16:195|:58)
   -      3     -    E    33       DFFE   +            1    0    0   14  |line_bus16:195|a6 (|line_bus16:195|:59)
   -      1     -    N    23       DFFE   +            1    0    0   14  |line_bus16:195|a5 (|line_bus16:195|:60)
   -      1     -    K    07       DFFE   +            1    0    0   14  |line_bus16:195|a4 (|line_bus16:195|:61)
   -      6     -    D    21       DFFE   +            1    0    0   14  |line_bus16:195|a3 (|line_bus16:195|:62)
   -      6     -    D    03       DFFE   +            1    0    0   14  |line_bus16:195|a2 (|line_bus16:195|:63)
   -      8     -    V    20       DFFE   +            1    0    0   14  |line_bus16:195|a1 (|line_bus16:195|:64)
   -      2     -    H    02       DFFE   +            1    0    0   14  |line_bus16:195|a0 (|line_bus16:195|:65)
   -      7     -    B    02       DFFE   +            1    0    0    2  |line_bus:193|a7 (|line_bus:193|:26)
   -      1     -    A    21       DFFE   +            1    0    0    2  |line_bus:193|a6 (|line_bus:193|:27)
   -      1     -    C    37       DFFE   +            1    0    0    2  |line_bus:193|a5 (|line_bus:193|:28)
   -      2     -    D    30       DFFE   +            1    0    0    2  |line_bus:193|a4 (|line_bus:193|:29)
   -      4     -    E    34       DFFE   +            1    0    0    6  |line_bus:193|a3 (|line_bus:193|:30)
   -      2     -    E    33       DFFE   +            1    0    0   99  |line_bus:193|a2 (|line_bus:193|:31)
   -      2     -    F    08       DFFE   +            1    0    0   98  |line_bus:193|a1 (|line_bus:193|:32)
   -      8     -    D    12       DFFE   +            1    0    0   50  |line_bus:193|a0 (|line_bus:193|:33)
   -      7     -    J    47      LCELL    s           1    0    1    0  OUT_rezerv~1
   -      8     -    I    42        OR2    s           0    4    0    2  rezerv8_fpga~1
   -      2     -    L    29        OR2    s           0    4    0    2  rezerv8_fpga~2
   -      1     -    O    29        OR2    s           0    4    0    2  rezerv8_fpga~3
   -      2     -    J    43        OR2    s           0    4    0    2  rezerv8_fpga~4
   -      2     -    T    48        OR2    s           0    4    0    2  rezerv8_fpga~5
   -      2     -    P    41        OR2    s           0    4    0    2  rezerv8_fpga~6
   -      1     -    I    48        OR2    s           0    4    0    2  rezerv8_fpga~7
   -      2     -    E    38        OR2    s           0    4    0    1  rezerv8_fpga~8
   -      7     -    E    47        OR2    s           0    4    0    1  rezerv8_fpga~9
   -      4     -    E    07        OR2    s           0    4    0    1  rezerv8_fpga~10
   -      5     -    E    14        OR2    s           0    4    0    1  rezerv8_fpga~11
   -      1     -    E    47       AND2    s           0    4    0    1  rezerv8_fpga~12
   -      7     -    D    04        OR2    s           0    4    0    1  rezerv8_fpga~13
   -      8     -    D    04        OR2    s           0    4    0    1  rezerv8_fpga~14
   -      2     -    D    17        OR2    s           0    4    0    1  rezerv8_fpga~15
   -      1     -    D    16        OR2    s           0    4    0    1  rezerv8_fpga~16
   -      1     -    D    04       AND2    s           0    4    0    1  rezerv8_fpga~17
   -      5     -    E    18        OR2    s           0    4    0    1  rezerv8_fpga~18
   -      5     -    E    05        OR2    s           0    4    0    1  rezerv8_fpga~19
   -      5     -    E    04        OR2    s           0    4    0    1  rezerv8_fpga~20
   -      8     -    E    21        OR2    s           0    4    0    1  rezerv8_fpga~21
   -      6     -    E    18       AND2    s           0    4    0    1  rezerv8_fpga~22
   -      5     -    D    18        OR2    s           0    4    0    1  rezerv8_fpga~23
   -      4     -    D    26        OR2    s           0    4    0    1  rezerv8_fpga~24
   -      8     -    D    26        OR2    s           0    4    0    1  rezerv8_fpga~25
   -      2     -    D    08        OR2    s           0    4    0    1  rezerv8_fpga~26
   -      6     -    D    26       AND2    s           0    4    0    1  rezerv8_fpga~27
   -      7     -    E    18       AND2    s           0    4    0    1  rezerv8_fpga~28
   -      8     -    E    38        OR2    s           0    4    0    1  rezerv8_fpga~29
   -      1     -    E    45        OR2    s           0    4    0    1  rezerv8_fpga~30
   -      2     -    E    42        OR2    s           0    4    0    1  rezerv8_fpga~31
   -      1     -    E    17        OR2    s           0    4    0    1  rezerv8_fpga~32
   -      1     -    E    38       AND2    s           0    4    0    1  rezerv8_fpga~33
   -      6     -    V    14        OR2    s           0    4    0    1  rezerv8_fpga~34
   -      5     -    V    16        OR2    s           0    4    0    1  rezerv8_fpga~35
   -      6     -    V    17        OR2    s           0    4    0    1  rezerv8_fpga~36
   -      1     -    D    01        OR2    s           0    4    0    1  rezerv8_fpga~37
   -      6     -    V    16       AND2    s           0    4    0    1  rezerv8_fpga~38
   -      1     -    V    22        OR2    s           0    4    0    1  rezerv8_fpga~39
   -      1     -    E    26        OR2    s           0    4    0    1  rezerv8_fpga~40
   -      1     -    M    16        OR2    s           0    4    0    1  rezerv8_fpga~41
   -      7     -    M    01        OR2    s           0    4    0    1  rezerv8_fpga~42
   -      1     -    M    01       AND2    s           0    4    0    1  rezerv8_fpga~43
   -      2     -    V    26        OR2    s           0    4    0    1  rezerv8_fpga~44
   -      2     -    O    10        OR2    s           0    4    0    1  rezerv8_fpga~45
   -      8     -    V    15        OR2    s           0    4    0    1  rezerv8_fpga~46
   -      2     -    V    06        OR2    s           0    4    0    1  rezerv8_fpga~47
   -      2     -    V    15       AND2    s           0    4    0    1  rezerv8_fpga~48
   -      7     -    V    16       AND2    s           0    4    0    1  rezerv8_fpga~49
   -      7     -    E    29        OR2    s           0    4    0    1  rezerv8_fpga~50
   -      1     -    E    48        OR2    s           0    4    0    1  rezerv8_fpga~51
   -      2     -    E    41        OR2    s           0    4    0    1  rezerv8_fpga~52
   -      8     -    E    29        OR2    s           0    4    0    1  rezerv8_fpga~53
   -      1     -    E    29       AND2    s           0    4    0    1  rezerv8_fpga~54
   -      3     -    V    14        OR2    s           0    4    0    1  rezerv8_fpga~55
   -      4     -    O    07        OR2    s           0    4    0    1  rezerv8_fpga~56
   -      5     -    V    17        OR2    s           0    4    0    1  rezerv8_fpga~57
   -      5     -    V    25        OR2    s           0    4    0    1  rezerv8_fpga~58
   -      7     -    V    17       AND2    s           0    4    0    1  rezerv8_fpga~59
   -      7     -    E    11        OR2    s           0    4    0    1  rezerv8_fpga~60
   -      4     -    E    06        OR2    s           0    4    0    1  rezerv8_fpga~61
   -      4     -    E    19        OR2    s           0    4    0    1  rezerv8_fpga~62
   -      8     -    E    11        OR2    s           0    4    0    1  rezerv8_fpga~63
   -      1     -    E    11       AND2    s           0    4    0    1  rezerv8_fpga~64
   -      8     -    V    10        OR2    s           0    4    0    1  rezerv8_fpga~65
   -      2     -    O    26        OR2    s           0    4    0    1  rezerv8_fpga~66
   -      6     -    V    08        OR2    s           0    4    0    1  rezerv8_fpga~67
   -      5     -    V    06        OR2    s           0    4    0    1  rezerv8_fpga~68
   -      3     -    V    10       AND2    s           0    4    0    1  rezerv8_fpga~69
   -      8     -    V    17       AND2    s           0    4    0    1  rezerv8_fpga~70
   -      5     -    E    40        OR2    s           0    4    0    1  rezerv8_fpga~71
   -      2     -    E    48        OR2    s           0    4    0    1  rezerv8_fpga~72
   -      8     -    E    41        OR2    s           0    4    0    1  rezerv8_fpga~73
   -      6     -    E    40        OR2    s           0    4    0    1  rezerv8_fpga~74
   -      8     -    E    40       AND2    s           0    4    0    1  rezerv8_fpga~75
   -      8     -    D    14        OR2    s           0    4    0    1  rezerv8_fpga~76
   -      5     -    D    24        OR2    s           0    4    0    1  rezerv8_fpga~77
   -      8     -    D    11        OR2    s           0    4    0    1  rezerv8_fpga~78
   -      2     -    V    25        OR2    s           0    4    0    1  rezerv8_fpga~79
   -      4     -    D    11       AND2    s           0    4    0    1  rezerv8_fpga~80
   -      7     -    E    23        OR2    s           0    4    0    1  rezerv8_fpga~81
   -      8     -    E    06        OR2    s           0    4    0    1  rezerv8_fpga~82
   -      5     -    E    07        OR2    s           0    4    0    1  rezerv8_fpga~83
   -      8     -    E    23        OR2    s           0    4    0    1  rezerv8_fpga~84
   -      2     -    E    23       AND2    s           0    4    0    1  rezerv8_fpga~85
   -      1     -    D    07        OR2    s           0    4    0    1  rezerv8_fpga~86
   -      4     -    O    01        OR2    s           0    4    0    1  rezerv8_fpga~87
   -      3     -    D    06        OR2    s           0    4    0    1  rezerv8_fpga~88
   -      7     -    D    05        OR2    s           0    4    0    1  rezerv8_fpga~89
   -      1     -    D    05       AND2    s           0    4    0    1  rezerv8_fpga~90
   -      1     -    E    15       AND2    s           0    4    0    1  rezerv8_fpga~91
   -      6     -    M    07        OR2    s           0    4    0    1  rezerv8_fpga~92
   -      7     -    M    07        OR2    s           0    4    0    1  rezerv8_fpga~93
   -      2     -    M    09        OR2    s           0    4    0    1  rezerv8_fpga~94
   -      8     -    M    07        OR2    s           0    4    0    1  rezerv8_fpga~95
   -      1     -    M    07       AND2    s           0    4    0    1  rezerv8_fpga~96
   -      3     -    H    14        OR2    s           0    4    0    1  rezerv8_fpga~97
   -      5     -    H    14        OR2    s           0    4    0    1  rezerv8_fpga~98
   -      3     -    D    17        OR2    s           0    4    0    1  rezerv8_fpga~99
   -      6     -    H    14        OR2    s           0    4    0    1  rezerv8_fpga~100
   -      7     -    H    14       AND2    s           0    4    0    1  rezerv8_fpga~101
   -      7     -    E    02        OR2    s           0    4    0    1  rezerv8_fpga~102
   -      8     -    E    02        OR2    s           0    4    0    1  rezerv8_fpga~103
   -      8     -    E    04        OR2    s           0    4    0    1  rezerv8_fpga~104
   -      4     -    E    21        OR2    s           0    4    0    1  rezerv8_fpga~105
   -      1     -    E    02       AND2    s           0    4    0    1  rezerv8_fpga~106
   -      6     -    H    04        OR2    s           0    4    0    1  rezerv8_fpga~107
   -      7     -    H    04        OR2    s           0    4    0    1  rezerv8_fpga~108
   -      5     -    H    01        OR2    s           0    4    0    1  rezerv8_fpga~109
   -      8     -    H    04        OR2    s           0    4    0    1  rezerv8_fpga~110
   -      1     -    H    04       AND2    s           0    4    0    1  rezerv8_fpga~111
   -      8     -    H    14       AND2    s           0    4    0    1  rezerv8_fpga~112
   -      6     -    M    12        OR2    s           0    4    0    1  rezerv8_fpga~113
   -      1     -    M    10        OR2    s           0    4    0    1  rezerv8_fpga~114
   -      1     -    M    04        OR2    s           0    4    0    1  rezerv8_fpga~115
   -      1     -    E    03        OR2    s           0    4    0    1  rezerv8_fpga~116
   -      7     -    M    12       AND2    s           0    4    0    1  rezerv8_fpga~117
   -      5     -    Q    26        OR2    s           0    4    0    1  rezerv8_fpga~118
   -      6     -    Q    26        OR2    s           0    4    0    1  rezerv8_fpga~119
   -      7     -    Q    26        OR2    s           0    4    0    1  rezerv8_fpga~120
   -      8     -    Q    26        OR2    s           0    4    0    1  rezerv8_fpga~121
   -      1     -    Q    26       AND2    s           0    4    0    1  rezerv8_fpga~122
   -      2     -    M    20        OR2    s           0    4    0    1  rezerv8_fpga~123
   -      2     -    M    10        OR2    s           0    4    0    1  rezerv8_fpga~124
   -      2     -    M    16        OR2    s           0    4    0    1  rezerv8_fpga~125
   -      8     -    M    01        OR2    s           0    4    0    1  rezerv8_fpga~126
   -      2     -    M    01       AND2    s           0    4    0    1  rezerv8_fpga~127
   -      5     -    Q    22        OR2    s           0    4    0    1  rezerv8_fpga~128
   -      6     -    Q    22        OR2    s           0    4    0    1  rezerv8_fpga~129
   -      1     -    Q    17        OR2    s           0    4    0    1  rezerv8_fpga~130
   -      7     -    Q    22        OR2    s           0    4    0    1  rezerv8_fpga~131
   -      1     -    Q    22       AND2    s           0    4    0    1  rezerv8_fpga~132
   -      8     -    M    12       AND2    s           0    4    0    1  rezerv8_fpga~133
   -      7     -    E    31        OR2    s           0    4    0    1  rezerv8_fpga~134
   -      2     -    E    45        OR2    s           0    4    0    1  rezerv8_fpga~135
   -      8     -    E    42        OR2    s           0    4    0    1  rezerv8_fpga~136
   -      8     -    E    31        OR2    s           0    4    0    1  rezerv8_fpga~137
   -      4     -    E    31       AND2    s           0    4    0    1  rezerv8_fpga~138
   -      5     -    D    13        OR2    s           0    4    0    1  rezerv8_fpga~139
   -      6     -    D    24        OR2    s           0    4    0    1  rezerv8_fpga~140
   -      6     -    D    13        OR2    s           0    4    0    1  rezerv8_fpga~141
   -      2     -    D    01        OR2    s           0    4    0    1  rezerv8_fpga~142
   -      7     -    D    13       AND2    s           0    4    0    1  rezerv8_fpga~143
   -      6     -    E    13        OR2    s           0    4    0    1  rezerv8_fpga~144
   -      6     -    E    26        OR2    s           0    4    0    1  rezerv8_fpga~145
   -      8     -    E    19        OR2    s           0    4    0    1  rezerv8_fpga~146
   -      7     -    E    13        OR2    s           0    4    0    1  rezerv8_fpga~147
   -      4     -    E    13       AND2    s           0    4    0    1  rezerv8_fpga~148
   -      8     -    D    07        OR2    s           0    4    0    1  rezerv8_fpga~149
   -      3     -    O    01        OR2    s           0    4    0    1  rezerv8_fpga~150
   -      8     -    D    06        OR2    s           0    4    0    1  rezerv8_fpga~151
   -      8     -    D    20        OR2    s           0    4    0    1  rezerv8_fpga~152
   -      6     -    D    20       AND2    s           0    4    0    1  rezerv8_fpga~153
   -      8     -    D    13       AND2    s           0    4    0    1  rezerv8_fpga~154
   -      4     -    C    06      LCELL    s           1    0    1    0  RE_485_plis~1
   -      5     -    V    07       AND2                0    2    0    3  |sinhron_reg:198|lpm_add_sub:4814|addcore:adder|:121
   -      3     -    D    26       AND2                0    2    0    1  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:167
   -      1     -    D    26       AND2                0    3    0    2  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:171
   -      3     -    W    18       AND2                0    2    0    2  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:175
   -      4     -    W    18       AND2                0    2    0    2  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:179
   -      5     -    W    18       AND2                0    2    0    2  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:183
   -      2     -    W    18       AND2                0    2    0    2  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:187
   -      5     -    W    16       AND2                0    2    0    2  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:191
   -      7     -    W    16       AND2                0    2    0    2  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:195
   -      8     -    W    16       AND2                0    2    0    2  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:199
   -      2     -    W    16       AND2                0    2    0    4  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:203
   -      3     -    W    07       AND2                0    2    0    1  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:207
   -      5     -    W    07       AND2                0    3    0    1  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:211
   -      7     -    W    07       AND2                0    4    0    2  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:215
   -      2     -    W    07       AND2                0    2    0    2  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:219
   -      5     -    W    24       AND2                0    2    0    2  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:223
   -      7     -    W    24       AND2                0    2    0    2  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:227
   -      8     -    W    24       AND2                0    2    0    2  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:231
   -      2     -    W    24       AND2                0    2    0    4  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:235
   -      5     -    W    06       AND2                0    2    0    1  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:239
   -      7     -    W    06       AND2                0    3    0    1  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:243
   -      8     -    W    06       AND2                0    4    0    2  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:247
   -      1     -    W    06       AND2                0    2    0    2  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:251
   -      1     -    H    11       AND2                0    2    0    2  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:255
   -      4     -    H    11       AND2                0    2    0    2  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:259
   -      6     -    H    11       AND2                0    2    0    2  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:263
   -      7     -    H    11       AND2                0    2    0    4  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:267
   -      5     -    H    17       AND2                0    2    0    1  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:271
   -      7     -    H    17       AND2                0    3    0    1  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:275
   -      8     -    H    17       AND2                0    4    0    2  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:279
   -      2     -    H    17       AND2                0    2    0    1  |sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:283
   -      2     -    P    46        OR2                0    3    0    1  |sinhron_reg:198|lpm_add_sub:4816|addcore:adder|pcarry2
   -      1     -    P    46        OR2                0    4    0    3  |sinhron_reg:198|lpm_add_sub:4816|addcore:adder|pcarry3
   -      1     -    P    48        OR2                0    3    0    4  |sinhron_reg:198|lpm_add_sub:4816|addcore:adder|pcarry5
   -      6     -    P    41        OR2                0    2    0    1  |sinhron_reg:198|lpm_add_sub:4816|addcore:adder|pcarry6
   -      2     -    T    37        OR2                0    3    0    1  |sinhron_reg:198|lpm_add_sub:4817|addcore:adder|pcarry2
   -      1     -    T    37        OR2                0    4    0    3  |sinhron_reg:198|lpm_add_sub:4817|addcore:adder|pcarry3
   -      1     -    T    50        OR2                0    3    0    4  |sinhron_reg:198|lpm_add_sub:4817|addcore:adder|pcarry5
   -      6     -    T    48        OR2                0    2    0    1  |sinhron_reg:198|lpm_add_sub:4817|addcore:adder|pcarry6
   -      2     -    I    41        OR2                0    3    0    1  |sinhron_reg:198|lpm_add_sub:4818|addcore:adder|pcarry2
   -      1     -    I    41        OR2                0    4    0    3  |sinhron_reg:198|lpm_add_sub:4818|addcore:adder|pcarry3
   -      1     -    I    49        OR2                0    3    0    4  |sinhron_reg:198|lpm_add_sub:4818|addcore:adder|pcarry5
   -      6     -    I    48        OR2                0    2    0    1  |sinhron_reg:198|lpm_add_sub:4818|addcore:adder|pcarry6
   -      2     -    J    29        OR2                0    3    0    1  |sinhron_reg:198|lpm_add_sub:4819|addcore:adder|pcarry2
   -      1     -    J    29        OR2                0    4    0    3  |sinhron_reg:198|lpm_add_sub:4819|addcore:adder|pcarry3
   -      1     -    J    33        OR2                0    3    0    4  |sinhron_reg:198|lpm_add_sub:4819|addcore:adder|pcarry5
   -      6     -    J    43        OR2                0    2    0    1  |sinhron_reg:198|lpm_add_sub:4819|addcore:adder|pcarry6
   -      2     -    L    31        OR2                0    3    0    1  |sinhron_reg:198|lpm_add_sub:4820|addcore:adder|pcarry2
   -      1     -    L    31        OR2                0    4    0    3  |sinhron_reg:198|lpm_add_sub:4820|addcore:adder|pcarry3
   -      1     -    L    50        OR2                0    3    0    4  |sinhron_reg:198|lpm_add_sub:4820|addcore:adder|pcarry5
   -      6     -    L    29        OR2                0    2    0    1  |sinhron_reg:198|lpm_add_sub:4820|addcore:adder|pcarry6
   -      1     -    I    32        OR2                0    3    0    1  |sinhron_reg:198|lpm_add_sub:4821|addcore:adder|pcarry2
   -      2     -    I    32        OR2                0    4    0    3  |sinhron_reg:198|lpm_add_sub:4821|addcore:adder|pcarry3
   -      1     -    I    35        OR2                0    3    0    4  |sinhron_reg:198|lpm_add_sub:4821|addcore:adder|pcarry5
   -      5     -    I    42        OR2                0    2    0    1  |sinhron_reg:198|lpm_add_sub:4821|addcore:adder|pcarry6
   -      2     -    O    32        OR2                0    3    0    1  |sinhron_reg:198|lpm_add_sub:4822|addcore:adder|pcarry2
   -      1     -    O    32        OR2                0    4    0    3  |sinhron_reg:198|lpm_add_sub:4822|addcore:adder|pcarry3
   -      2     -    O    43        OR2                0    3    0    4  |sinhron_reg:198|lpm_add_sub:4822|addcore:adder|pcarry5
   -      6     -    O    29        OR2                0    2    0    1  |sinhron_reg:198|lpm_add_sub:4822|addcore:adder|pcarry6
   -      8     -    B    02       DFFE   +            0    1    0    1  |sinhron_reg:198|reg_adr_out7 (|sinhron_reg:198|:94)
   -      2     -    A    21       DFFE   +            0    1    0    1  |sinhron_reg:198|reg_adr_out6 (|sinhron_reg:198|:95)
   -      2     -    C    37       DFFE   +            0    1    0    1  |sinhron_reg:198|reg_adr_out5 (|sinhron_reg:198|:96)
   -      1     -    D    30       DFFE   +            0    1    0    1  |sinhron_reg:198|reg_adr_out4 (|sinhron_reg:198|:97)
   -      1     -    E    34       DFFE   +            0    1    0    1  |sinhron_reg:198|reg_adr_out3 (|sinhron_reg:198|:98)
   -      1     -    X    27       DFFE   +            0    1    0    1  |sinhron_reg:198|reg_adr_out2 (|sinhron_reg:198|:99)
   -      1     -    F    08       DFFE   +            0    1    0    1  |sinhron_reg:198|reg_adr_out1 (|sinhron_reg:198|:100)
   -      2     -    I    51       DFFE   +            0    1    0    1  |sinhron_reg:198|reg_adr_out0 (|sinhron_reg:198|:101)
   -      4     -    C    43       DFFE   +            0    1    0    1  |sinhron_reg:198|front_rd2 (|sinhron_reg:198|:116)
   -      3     -    C    43       DFFE   +            0    1    0    2  |sinhron_reg:198|front_rd1 (|sinhron_reg:198|:117)
   -      1     -    C    43       DFFE   +            1    0    1    2  |sinhron_reg:198|front_rd0 (|sinhron_reg:198|:118)
   -      2     -    C    43        OR2        !       0    3    0    8  |sinhron_reg:198|:119
   -      3     -    A    39       DFFE   +            0    1    0    1  |sinhron_reg:198|front_wr2 (|sinhron_reg:198|:167)
   -      2     -    A    39       DFFE   +            0    1    0    2  |sinhron_reg:198|front_wr1 (|sinhron_reg:198|:168)
   -      4     -    A    39       DFFE   +            1    0    1    2  |sinhron_reg:198|front_wr0 (|sinhron_reg:198|:169)
   -      8     -    I    52       AND2    s           0    2    0    1  |sinhron_reg:198|~170~1
   -      8     -    L    36       AND2    s           0    2    0    1  |sinhron_reg:198|~170~2
   -      8     -    O    38       AND2    s           0    2    0    1  |sinhron_reg:198|~170~3
   -      8     -    J    51       AND2    s           0    2    0    1  |sinhron_reg:198|~170~4
   -      8     -    T    32       AND2    s           0    3    0    1  |sinhron_reg:198|~170~5
   -      8     -    P    31       AND2    s           0    3    0    1  |sinhron_reg:198|~170~6
   -      7     -    I    33       AND2    s           0    2    0    1  |sinhron_reg:198|~170~7
   -      8     -    E    37       AND2    s           0    4    0    1  |sinhron_reg:198|~170~8
   -      1     -    E    39       AND2    s           0    4    0    1  |sinhron_reg:198|~170~9
   -      2     -    E    47       AND2    s           0    4    0    1  |sinhron_reg:198|~170~10
   -      4     -    E    47       AND2    s           0    4    0    1  |sinhron_reg:198|~170~11
   -      1     -    E    07       AND2    s           0    4    0    1  |sinhron_reg:198|~170~12
   -      2     -    E    08       AND2    s           0    4    0    1  |sinhron_reg:198|~170~13
   -      4     -    E    03       AND2    s           0    4    0    1  |sinhron_reg:198|~170~14
   -      3     -    E    14       AND2    s           0    4    0    1  |sinhron_reg:198|~170~15
   -      5     -    D    04       AND2    s           0    4    0    1  |sinhron_reg:198|~170~16
   -      6     -    D    07       AND2    s           0    4    0    1  |sinhron_reg:198|~170~17
   -      3     -    D    03       AND2    s           0    4    0    1  |sinhron_reg:198|~170~18
   -      3     -    D    12       AND2    s           0    4    0    1  |sinhron_reg:198|~170~19
   -      5     -    D    17       AND2    s           0    4    0    1  |sinhron_reg:198|~170~20
   -      2     -    D    23       AND2    s           0    4    0    1  |sinhron_reg:198|~170~21
   -      3     -    D    05       AND2    s           0    4    0    1  |sinhron_reg:198|~170~22
   -      5     -    D    16       AND2    s           0    4    0    1  |sinhron_reg:198|~170~23
   -      1     -    E    18       AND2    s           0    4    0    1  |sinhron_reg:198|~170~24
   -      3     -    E    18       AND2    s           0    4    0    1  |sinhron_reg:198|~170~25
   -      1     -    E    05       AND2    s           0    4    0    1  |sinhron_reg:198|~170~26
   -      4     -    E    05       AND2    s           0    4    0    1  |sinhron_reg:198|~170~27
   -      1     -    E    04       AND2    s           0    4    0    1  |sinhron_reg:198|~170~28
   -      3     -    E    08       AND2    s           0    4    0    1  |sinhron_reg:198|~170~29
   -      1     -    E    21       AND2    s           0    4    0    1  |sinhron_reg:198|~170~30
   -      7     -    E    14       AND2    s           0    4    0    1  |sinhron_reg:198|~170~31
   -      3     -    D    18       AND2    s           0    4    0    1  |sinhron_reg:198|~170~32
   -      4     -    D    18       AND2    s           0    4    0    1  |sinhron_reg:198|~170~33
   -      7     -    D    03       AND2    s           0    4    0    1  |sinhron_reg:198|~170~34
   -      7     -    D    12       AND2    s           0    4    0    1  |sinhron_reg:198|~170~35
   -      1     -    D    15       AND2    s           0    4    0    1  |sinhron_reg:198|~170~36
   -      3     -    D    23       AND2    s           0    4    0    1  |sinhron_reg:198|~170~37
   -      3     -    D    08       AND2    s           0    4    0    1  |sinhron_reg:198|~170~38
   -      6     -    D    08       AND2    s           0    4    0    1  |sinhron_reg:198|~170~39
   -      4     -    E    38       AND2    s           0    4    0    1  |sinhron_reg:198|~170~40
   -      6     -    E    38       AND2    s           0    4    0    1  |sinhron_reg:198|~170~41
   -      3     -    E    45       AND2    s           0    4    0    1  |sinhron_reg:198|~170~42
   -      7     -    E    05       AND2    s           0    4    0    1  |sinhron_reg:198|~170~43
   -      1     -    E    42       AND2    s           0    4    0    1  |sinhron_reg:198|~170~44
   -      4     -    E    08       AND2    s           0    4    0    1  |sinhron_reg:198|~170~45
   -      4     -    E    17       AND2    s           0    4    0    1  |sinhron_reg:198|~170~46
   -      1     -    E    16       AND2    s           0    4    0    1  |sinhron_reg:198|~170~47
   -      4     -    V    14       AND2    s           0    4    0    1  |sinhron_reg:198|~170~48
   -      3     -    V    22       AND2    s           0    4    0    1  |sinhron_reg:198|~170~49
   -      4     -    O    10       AND2    s           0    4    0    1  |sinhron_reg:198|~170~50
   -      3     -    V    16       AND2    s           0    4    0    1  |sinhron_reg:198|~170~51
   -      2     -    V    01       AND2    s           0    4    0    1  |sinhron_reg:198|~170~52
   -      2     -    V    21       AND2    s           0    4    0    1  |sinhron_reg:198|~170~53
   -      3     -    D    01       AND2    s           0    4    0    1  |sinhron_reg:198|~170~54
   -      7     -    D    16       AND2    s           0    4    0    1  |sinhron_reg:198|~170~55
   -      4     -    V    22       AND2    s           0    4    0    1  |sinhron_reg:198|~170~56
   -      4     -    E    25       AND2    s           0    4    0    1  |sinhron_reg:198|~170~57
   -      2     -    E    26       AND2    s           0    4    0    1  |sinhron_reg:198|~170~58
   -      3     -    E    25       AND2    s           0    4    0    1  |sinhron_reg:198|~170~59
   -      3     -    M    16       AND2    s           0    4    0    1  |sinhron_reg:198|~170~60
   -      5     -    E    20       AND2    s           0    4    0    1  |sinhron_reg:198|~170~61
   -      1     -    E    01       AND2    s           0    4    0    1  |sinhron_reg:198|~170~62
   -      6     -    E    20       AND2    s           0    4    0    1  |sinhron_reg:198|~170~63
   -      3     -    V    26       AND2    s           0    4    0    1  |sinhron_reg:198|~170~64
   -      4     -    V    26       AND2    s           0    4    0    1  |sinhron_reg:198|~170~65
   -      5     -    O    10       AND2    s           0    4    0    1  |sinhron_reg:198|~170~66
   -      4     -    O    26       AND2    s           0    4    0    1  |sinhron_reg:198|~170~67
   -      2     -    V    08       AND2    s           0    4    0    1  |sinhron_reg:198|~170~68
   -      4     -    V    15       AND2    s           0    4    0    1  |sinhron_reg:198|~170~69
   -      3     -    V    06       AND2    s           0    4    0    1  |sinhron_reg:198|~170~70
   -      5     -    V    01       AND2    s           0    4    0    1  |sinhron_reg:198|~170~71
   -      3     -    E    29       AND2    s           0    4    0    1  |sinhron_reg:198|~170~72
   -      5     -    E    29       AND2    s           0    4    0    1  |sinhron_reg:198|~170~73
   -      4     -    E    33       AND2    s           0    4    0    1  |sinhron_reg:198|~170~74
   -      5     -    E    25       AND2    s           0    4    0    1  |sinhron_reg:198|~170~75
   -      1     -    E    41       AND2    s           0    4    0    1  |sinhron_reg:198|~170~76
   -      7     -    E    20       AND2    s           0    4    0    1  |sinhron_reg:198|~170~77
   -      5     -    E    33       AND2    s           0    4    0    1  |sinhron_reg:198|~170~78
   -      4     -    E    16       AND2    s           0    4    0    1  |sinhron_reg:198|~170~79
   -      7     -    V    14       AND2    s           0    4    0    1  |sinhron_reg:198|~170~80
   -      2     -    V    10       AND2    s           0    4    0    1  |sinhron_reg:198|~170~81
   -      2     -    O    07       AND2    s           0    4    0    1  |sinhron_reg:198|~170~82
   -      3     -    O    07       AND2    s           0    4    0    1  |sinhron_reg:198|~170~83
   -      6     -    V    06       AND2    s           0    4    0    1  |sinhron_reg:198|~170~84
   -      6     -    V    20       AND2    s           0    4    0    1  |sinhron_reg:198|~170~85
   -      1     -    V    25       AND2    s           0    4    0    1  |sinhron_reg:198|~170~86
   -      1     -    V    08       AND2    s           0    4    0    1  |sinhron_reg:198|~170~87
   -      2     -    E    11       AND2    s           0    4    0    1  |sinhron_reg:198|~170~88
   -      5     -    E    11       AND2    s           0    4    0    1  |sinhron_reg:198|~170~89
   -      1     -    E    06       AND2    s           0    4    0    1  |sinhron_reg:198|~170~90
   -      7     -    E    25       AND2    s           0    4    0    1  |sinhron_reg:198|~170~91
   -      1     -    E    19       AND2    s           0    4    0    1  |sinhron_reg:198|~170~92
   -      8     -    E    20       AND2    s           0    4    0    1  |sinhron_reg:198|~170~93
   -      4     -    E    01       AND2    s           0    4    0    1  |sinhron_reg:198|~170~94
   -      8     -    E    14       AND2    s           0    4    0    1  |sinhron_reg:198|~170~95
   -      4     -    V    10       AND2    s           0    4    0    1  |sinhron_reg:198|~170~96
   -      8     -    V    22       AND2    s           0    4    0    1  |sinhron_reg:198|~170~97
   -      5     -    V    08       AND2    s           0    4    0    1  |sinhron_reg:198|~170~98
   -      5     -    O    26       AND2    s           0    4    0    1  |sinhron_reg:198|~170~99
   -      7     -    V    08       AND2    s           0    4    0    1  |sinhron_reg:198|~170~100
   -      7     -    V    20       AND2    s           0    4    0    1  |sinhron_reg:198|~170~101
   -      7     -    V    06       AND2    s           0    4    0    1  |sinhron_reg:198|~170~102
   -      6     -    V    01       AND2    s           0    4    0    1  |sinhron_reg:198|~170~103
   -      2     -    E    37       AND2    s           0    4    0    1  |sinhron_reg:198|~170~104
   -      2     -    E    39       AND2    s           0    4    0    1  |sinhron_reg:198|~170~105
   -      5     -    E    48       AND2    s           0    4    0    1  |sinhron_reg:198|~170~106
   -      7     -    E    48       AND2    s           0    4    0    1  |sinhron_reg:198|~170~107
   -      4     -    E    41       AND2    s           0    4    0    1  |sinhron_reg:198|~170~108
   -      6     -    E    41       AND2    s           0    4    0    1  |sinhron_reg:198|~170~109
   -      5     -    E    01       AND2    s           0    4    0    1  |sinhron_reg:198|~170~110
   -      2     -    E    40       AND2    s           0    4    0    1  |sinhron_reg:198|~170~111
   -      2     -    D    14       AND2    s           0    4    0    1  |sinhron_reg:198|~170~112
   -      5     -    D    14       AND2    s           0    4    0    1  |sinhron_reg:198|~170~113
   -      5     -    D    21       AND2    s           0    4    0    1  |sinhron_reg:198|~170~114
   -      7     -    D    21       AND2    s           0    4    0    1  |sinhron_reg:198|~170~115
   -      1     -    D    11       AND2    s           0    4    0    1  |sinhron_reg:198|~170~116
   -      8     -    D    21       AND2    s           0    4    0    1  |sinhron_reg:198|~170~117
   -      4     -    V    25       AND2    s           0    4    0    1  |sinhron_reg:198|~170~118
   -      7     -    V    25       AND2    s           0    4    0    1  |sinhron_reg:198|~170~119
   -      3     -    E    37       AND2    s           0    4    0    1  |sinhron_reg:198|~170~120
   -      8     -    E    39       AND2    s           0    4    0    1  |sinhron_reg:198|~170~121
   -      3     -    E    06       AND2    s           0    4    0    1  |sinhron_reg:198|~170~122
   -      6     -    E    06       AND2    s           0    4    0    1  |sinhron_reg:198|~170~123
   -      3     -    E    07       AND2    s           0    4    0    1  |sinhron_reg:198|~170~124
   -      7     -    E    07       AND2    s           0    4    0    1  |sinhron_reg:198|~170~125
   -      7     -    E    01       AND2    s           0    4    0    1  |sinhron_reg:198|~170~126
   -      4     -    E    23       AND2    s           0    4    0    1  |sinhron_reg:198|~170~127
   -      6     -    D    25       AND2    s           0    4    0    1  |sinhron_reg:198|~170~128
   -      3     -    D    07       AND2    s           0    4    0    1  |sinhron_reg:198|~170~129
   -      5     -    O    07       AND2    s           0    4    0    1  |sinhron_reg:198|~170~130
   -      1     -    D    21       AND2    s           0    4    0    1  |sinhron_reg:198|~170~131
   -      8     -    D    16       AND2    s           0    4    0    1  |sinhron_reg:198|~170~132
   -      1     -    D    06       AND2    s           0    4    0    1  |sinhron_reg:198|~170~133
   -      4     -    D    05       AND2    s           0    4    0    1  |sinhron_reg:198|~170~134
   -      6     -    D    05       AND2    s           0    4    0    1  |sinhron_reg:198|~170~135
   -      5     -    E    09       AND2    s           0    2    0   16  |sinhron_reg:198|~170~136
   -      6     -    M    08       AND2    s           0    3    0    1  |sinhron_reg:198|~170~137
   -      6     -    D    04       AND2    s           0    3    0    1  |sinhron_reg:198|~170~138
   -      2     -    H    14       AND2    s           0    3    0    1  |sinhron_reg:198|~170~139
   -      2     -    M    22       AND2    s           0    3    0    1  |sinhron_reg:198|~170~140
   -      6     -    D    17       AND2    s           0    3    0    1  |sinhron_reg:198|~170~141
   -      7     -    D    17       AND2    s           0    3    0    1  |sinhron_reg:198|~170~142
   -      7     -    E    09       AND2    s           0    3    0    1  |sinhron_reg:198|~170~143
   -      3     -    E    02       AND2    s           0    3    0    1  |sinhron_reg:198|~170~144
   -      5     -    E    02       AND2    s           0    3    0    1  |sinhron_reg:198|~170~145
   -      6     -    E    47       AND2    s           0    3    0    1  |sinhron_reg:198|~170~146
   -      3     -    E    04       AND2    s           0    3    0    1  |sinhron_reg:198|~170~147
   -      6     -    E    04       AND2    s           0    3    0    1  |sinhron_reg:198|~170~148
   -      2     -    E    21       AND2    s           0    3    0    1  |sinhron_reg:198|~170~149
   -      5     -    E    21       AND2    s           0    3    0    1  |sinhron_reg:198|~170~150
   -      4     -    H    01       AND2    s           0    3    0    1  |sinhron_reg:198|~170~151
   -      4     -    H    04       AND2    s           0    3    0    1  |sinhron_reg:198|~170~152
   -      8     -    E    09       AND2    s           0    2    0   16  |sinhron_reg:198|~170~153
   -      4     -    M    12       AND2    s           0    3    0    1  |sinhron_reg:198|~170~154
   -      4     -    Q    26       AND2    s           0    3    0    1  |sinhron_reg:198|~170~155
   -      8     -    D    03       AND2    s           0    3    0    1  |sinhron_reg:198|~170~156
   -      4     -    V    16       AND2    s           0    3    0    1  |sinhron_reg:198|~170~157
   -      6     -    D    23       AND2    s           0    3    0    1  |sinhron_reg:198|~170~158
   -      8     -    D    08       AND2    s           0    3    0    1  |sinhron_reg:198|~170~159
   -      5     -    M    20       AND2    s           0    3    0    1  |sinhron_reg:198|~170~160
   -      7     -    M    20       AND2    s           0    3    0    1  |sinhron_reg:198|~170~161
   -      5     -    M    10       AND2    s           0    3    0    1  |sinhron_reg:198|~170~162
   -      7     -    M    10       AND2    s           0    3    0    1  |sinhron_reg:198|~170~163
   -      5     -    M    16       AND2    s           0    3    0    1  |sinhron_reg:198|~170~164
   -      7     -    M    16       AND2    s           0    3    0    1  |sinhron_reg:198|~170~165
   -      5     -    M    01       AND2    s           0    3    0    1  |sinhron_reg:198|~170~166
   -      6     -    M    01       AND2    s           0    3    0    1  |sinhron_reg:198|~170~167
   -      4     -    Q    17       AND2    s           0    3    0    1  |sinhron_reg:198|~170~168
   -      3     -    Q    22       AND2    s           0    3    0    1  |sinhron_reg:198|~170~169
   -      5     -    E    37       AND2    s           0    4    0    1  |sinhron_reg:198|~170~170
   -      5     -    E    39       AND2    s           0    4    0    1  |sinhron_reg:198|~170~171
   -      5     -    E    45       AND2    s           0    4    0    1  |sinhron_reg:198|~170~172
   -      7     -    E    45       AND2    s           0    4    0    1  |sinhron_reg:198|~170~173
   -      4     -    E    42       AND2    s           0    4    0    1  |sinhron_reg:198|~170~174
   -      6     -    E    42       AND2    s           0    4    0    1  |sinhron_reg:198|~170~175
   -      5     -    E    31       AND2    s           0    4    0    1  |sinhron_reg:198|~170~176
   -      4     -    E    40       AND2    s           0    4    0    1  |sinhron_reg:198|~170~177
   -      7     -    D    14       AND2    s           0    4    0    1  |sinhron_reg:198|~170~178
   -      7     -    D    25       AND2    s           0    4    0    1  |sinhron_reg:198|~170~179
   -      3     -    D    24       AND2    s           0    4    0    1  |sinhron_reg:198|~170~180
   -      7     -    D    24       AND2    s           0    4    0    1  |sinhron_reg:198|~170~181
   -      6     -    D    11       AND2    s           0    4    0    1  |sinhron_reg:198|~170~182
   -      1     -    D    13       AND2    s           0    4    0    1  |sinhron_reg:198|~170~183
   -      5     -    D    01       AND2    s           0    4    0    1  |sinhron_reg:198|~170~184
   -      7     -    D    01       AND2    s           0    4    0    1  |sinhron_reg:198|~170~185
   -      4     -    E    37       AND2    s           0    4    0    1  |sinhron_reg:198|~170~186
   -      4     -    E    39       AND2    s           0    4    0    1  |sinhron_reg:198|~170~187
   -      4     -    E    26       AND2    s           0    4    0    1  |sinhron_reg:198|~170~188
   -      7     -    E    26       AND2    s           0    4    0    1  |sinhron_reg:198|~170~189
   -      3     -    E    19       AND2    s           0    4    0    1  |sinhron_reg:198|~170~190
   -      6     -    E    19       AND2    s           0    4    0    1  |sinhron_reg:198|~170~191
   -      3     -    E    13       AND2    s           0    4    0    1  |sinhron_reg:198|~170~192
   -      6     -    E    23       AND2    s           0    4    0    1  |sinhron_reg:198|~170~193
   -      8     -    D    18       AND2    s           0    4    0    1  |sinhron_reg:198|~170~194
   -      5     -    D    07       AND2    s           0    4    0    1  |sinhron_reg:198|~170~195
   -      6     -    O    01       AND2    s           0    4    0    1  |sinhron_reg:198|~170~196
   -      1     -    O    07       AND2    s           0    4    0    1  |sinhron_reg:198|~170~197
   -      4     -    V    20       AND2    s           0    4    0    1  |sinhron_reg:198|~170~198
   -      6     -    D    06       AND2    s           0    4    0    1  |sinhron_reg:198|~170~199
   -      1     -    D    20       AND2    s           0    4    0    1  |sinhron_reg:198|~170~200
   -      5     -    D    20       AND2    s           0    4    0    1  |sinhron_reg:198|~170~201
   -      1     -    A    39        OR2        !       0    3    0  322  |sinhron_reg:198|:170
   -      4     -    B    13       AND2                0    3    0   44  |sinhron_reg:198|:174
   -      1     -    E    09        OR2        !       0    3    0   11  |sinhron_reg:198|:215
   -      1     -    M    12       AND2        !       0    2    0   18  |sinhron_reg:198|:256
   -      1     -    M    20        OR2    s           0    3    0   16  |sinhron_reg:198|~434~1
   -      3     -    Q    17        OR2    s           0    4    0    1  |sinhron_reg:198|~435~1
   -      2     -    Q    22        OR2    s           0    4    0    1  |sinhron_reg:198|~436~1
   -      4     -    M    20        OR2    s           0    4    0    1  |sinhron_reg:198|~437~1
   -      3     -    M    12        OR2    s           0    4    0    1  |sinhron_reg:198|~438~1
   -      3     -    M    04        OR2    s           0    4    0    1  |sinhron_reg:198|~439~1
   -      3     -    M    10        OR2    s           0    4    0    1  |sinhron_reg:198|~440~1
   -      7     -    M    04        OR2    s           0    4    0    1  |sinhron_reg:198|~441~1
   -      5     -    M    04        OR2    s           0    4    0    1  |sinhron_reg:198|~442~1
   -      7     -    E    03        OR2    s           0    4    0    1  |sinhron_reg:198|~443~1
   -      5     -    E    03        OR2    s           0    4    0    1  |sinhron_reg:198|~444~1
   -      7     -    Q    08        OR2    s           0    4    0    1  |sinhron_reg:198|~445~1
   -      8     -    Q    08        OR2    s           0    4    0    1  |sinhron_reg:198|~446~1
   -      5     -    Q    08        OR2    s           0    4    0    1  |sinhron_reg:198|~447~1
   -      4     -    Q    08        OR2    s           0    4    0    1  |sinhron_reg:198|~448~1
   -      6     -    Q    17        OR2    s           0    4    0    1  |sinhron_reg:198|~449~1
   -      3     -    V    17        OR2    s           0    4    0    1  |sinhron_reg:198|~450~1
   -      5     -    Q    17       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNO31 (|sinhron_reg:198|:483)
   -      4     -    Q    22       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNO30 (|sinhron_reg:198|:484)
   -      8     -    M    20       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNO29 (|sinhron_reg:198|:485)
   -      6     -    M    20       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNO28 (|sinhron_reg:198|:486)
   -      8     -    M    10       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNO27 (|sinhron_reg:198|:487)
   -      6     -    M    10       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNO26 (|sinhron_reg:198|:488)
   -      8     -    M    16       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNO25 (|sinhron_reg:198|:489)
   -      6     -    M    16       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNO24 (|sinhron_reg:198|:490)
   -      3     -    M    01       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNO23 (|sinhron_reg:198|:491)
   -      4     -    M    01       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNO22 (|sinhron_reg:198|:492)
   -      3     -    Q    26       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNO21 (|sinhron_reg:198|:493)
   -      2     -    Q    26       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNO20 (|sinhron_reg:198|:494)
   -      2     -    V    16       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNO19 (|sinhron_reg:198|:495)
   -      2     -    D    03       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNO18 (|sinhron_reg:198|:496)
   -      8     -    D    23       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNO17 (|sinhron_reg:198|:497)
   -      5     -    D    08       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNO16 (|sinhron_reg:198|:498)
   -      2     -    Q    17       DFFE   +            1    3    0    2  |sinhron_reg:198|reg_TNO15 (|sinhron_reg:198|:499)
   -      8     -    Q    22       DFFE   +            1    3    0    2  |sinhron_reg:198|reg_TNO14 (|sinhron_reg:198|:500)
   -      3     -    M    20       DFFE   +            1    3    0    2  |sinhron_reg:198|reg_TNO13 (|sinhron_reg:198|:501)
   -      5     -    M    12       DFFE   +            1    3    0    2  |sinhron_reg:198|reg_TNO12 (|sinhron_reg:198|:502)
   -      2     -    M    04       DFFE   +            1    3    0    2  |sinhron_reg:198|reg_TNO11 (|sinhron_reg:198|:503)
   -      4     -    M    10       DFFE   +            1    3    0    2  |sinhron_reg:198|reg_TNO10 (|sinhron_reg:198|:504)
   -      8     -    M    04       DFFE   +            1    3    0    2  |sinhron_reg:198|reg_TNO9 (|sinhron_reg:198|:505)
   -      6     -    M    04       DFFE   +            1    3    0    2  |sinhron_reg:198|reg_TNO8 (|sinhron_reg:198|:506)
   -      3     -    E    03       DFFE   +            1    3    0    3  |sinhron_reg:198|reg_TNO7 (|sinhron_reg:198|:507)
   -      6     -    E    03       DFFE   +            1    3    0    3  |sinhron_reg:198|reg_TNO6 (|sinhron_reg:198|:508)
   -      1     -    Q    08       DFFE   +            1    3    0    3  |sinhron_reg:198|reg_TNO5 (|sinhron_reg:198|:509)
   -      2     -    Q    08       DFFE   +            1    3    0    3  |sinhron_reg:198|reg_TNO4 (|sinhron_reg:198|:510)
   -      6     -    Q    08       DFFE   +            1    3    0    3  |sinhron_reg:198|reg_TNO3 (|sinhron_reg:198|:511)
   -      3     -    Q    08       DFFE   +            1    3    0    3  |sinhron_reg:198|reg_TNO2 (|sinhron_reg:198|:512)
   -      8     -    Q    17       DFFE   +            1    3    0    3  |sinhron_reg:198|reg_TNO1 (|sinhron_reg:198|:513)
   -      4     -    V    17       DFFE   +            1    3    0    3  |sinhron_reg:198|reg_TNO0 (|sinhron_reg:198|:514)
   -      2     -    B    13       AND2                0    3    0   44  |sinhron_reg:198|:581
   -      3     -    E    09        OR2        !       0    3    0   11  |sinhron_reg:198|:622
   -      4     -    E    09       AND2        !       0    2    0   18  |sinhron_reg:198|:663
   -      6     -    E    09        OR2    s           0    3    0   16  |sinhron_reg:198|~841~1
   -      3     -    H    01        OR2    s           0    4    0    1  |sinhron_reg:198|~842~1
   -      3     -    H    04        OR2    s           0    4    0    1  |sinhron_reg:198|~843~1
   -      1     -    M    08        OR2    s           0    4    0    1  |sinhron_reg:198|~844~1
   -      3     -    M    07        OR2    s           0    4    0    1  |sinhron_reg:198|~845~1
   -      1     -    M    09        OR2    s           0    4    0    1  |sinhron_reg:198|~846~1
   -      4     -    M    08        OR2    s           0    4    0    1  |sinhron_reg:198|~847~1
   -      6     -    M    09        OR2    s           0    4    0    1  |sinhron_reg:198|~848~1
   -      3     -    M    09        OR2    s           0    4    0    1  |sinhron_reg:198|~849~1
   -      6     -    M    05        OR2    s           0    4    0    1  |sinhron_reg:198|~850~1
   -      5     -    M    05        OR2    s           0    4    0    1  |sinhron_reg:198|~851~1
   -      7     -    M    08        OR2    s           0    4    0    1  |sinhron_reg:198|~852~1
   -      5     -    M    07        OR2    s           0    4    0    1  |sinhron_reg:198|~853~1
   -      7     -    M    05        OR2    s           0    4    0    1  |sinhron_reg:198|~854~1
   -      5     -    E    08        OR2    s           0    4    0    1  |sinhron_reg:198|~855~1
   -      8     -    H    01        OR2    s           0    4    0    1  |sinhron_reg:198|~856~1
   -      8     -    M    05        OR2    s           0    4    0    1  |sinhron_reg:198|~857~1
   -      7     -    H    01       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNC31 (|sinhron_reg:198|:890)
   -      5     -    H    04       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNC30 (|sinhron_reg:198|:891)
   -      4     -    E    02       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNC29 (|sinhron_reg:198|:892)
   -      2     -    E    02       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNC28 (|sinhron_reg:198|:893)
   -      8     -    E    47       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNC27 (|sinhron_reg:198|:894)
   -      6     -    E    02       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNC26 (|sinhron_reg:198|:895)
   -      7     -    E    04       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNC25 (|sinhron_reg:198|:896)
   -      4     -    E    04       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNC24 (|sinhron_reg:198|:897)
   -      3     -    E    21       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNC23 (|sinhron_reg:198|:898)
   -      6     -    E    21       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNC22 (|sinhron_reg:198|:899)
   -      3     -    M    08       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNC21 (|sinhron_reg:198|:900)
   -      3     -    D    04       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNC20 (|sinhron_reg:198|:901)
   -      1     -    M    22       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNC19 (|sinhron_reg:198|:902)
   -      1     -    H    14       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNC18 (|sinhron_reg:198|:903)
   -      4     -    D    17       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNC17 (|sinhron_reg:198|:904)
   -      8     -    D    17       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNC16 (|sinhron_reg:198|:905)
   -      1     -    H    01       DFFE   +            1    3    0    2  |sinhron_reg:198|reg_TNC15 (|sinhron_reg:198|:906)
   -      2     -    H    04       DFFE   +            1    3    0    2  |sinhron_reg:198|reg_TNC14 (|sinhron_reg:198|:907)
   -      8     -    M    08       DFFE   +            1    3    0    2  |sinhron_reg:198|reg_TNC13 (|sinhron_reg:198|:908)
   -      4     -    M    07       DFFE   +            1    3    0    2  |sinhron_reg:198|reg_TNC12 (|sinhron_reg:198|:909)
   -      8     -    M    09       DFFE   +            1    3    0    2  |sinhron_reg:198|reg_TNC11 (|sinhron_reg:198|:910)
   -      2     -    M    08       DFFE   +            1    3    0    2  |sinhron_reg:198|reg_TNC10 (|sinhron_reg:198|:911)
   -      7     -    M    09       DFFE   +            1    3    0    2  |sinhron_reg:198|reg_TNC9 (|sinhron_reg:198|:912)
   -      4     -    M    09       DFFE   +            1    3    0    2  |sinhron_reg:198|reg_TNC8 (|sinhron_reg:198|:913)
   -      2     -    M    05       DFFE   +            1    3    0    3  |sinhron_reg:198|reg_TNC7 (|sinhron_reg:198|:914)
   -      3     -    M    05       DFFE   +            1    3    0    3  |sinhron_reg:198|reg_TNC6 (|sinhron_reg:198|:915)
   -      5     -    M    08       DFFE   +            1    3    0    3  |sinhron_reg:198|reg_TNC5 (|sinhron_reg:198|:916)
   -      2     -    M    07       DFFE   +            1    3    0    3  |sinhron_reg:198|reg_TNC4 (|sinhron_reg:198|:917)
   -      4     -    M    05       DFFE   +            1    3    0    3  |sinhron_reg:198|reg_TNC3 (|sinhron_reg:198|:918)
   -      1     -    E    08       DFFE   +            1    3    0    3  |sinhron_reg:198|reg_TNC2 (|sinhron_reg:198|:919)
   -      6     -    H    01       DFFE   +            1    3    0    3  |sinhron_reg:198|reg_TNC1 (|sinhron_reg:198|:920)
   -      1     -    M    05       DFFE   +            1    3    0    3  |sinhron_reg:198|reg_TNC0 (|sinhron_reg:198|:921)
   -      2     -    B    02        OR2    s   !       0    3    0    4  |sinhron_reg:198|~988~1
   -      4     -    B    02        OR2    s   !       0    3    0    4  |sinhron_reg:198|~1029~1
   -      2     -    E    09        OR2    s   !       0    2    0   44  |sinhron_reg:198|~1029~2
   -      4     -    D    25        OR2    s           0    4    0   16  |sinhron_reg:198|~1248~1
   -      4     -    D    20        OR2    s           0    4    0   16  |sinhron_reg:198|~1264~1
   -      5     -    D    06       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TOBM31 (|sinhron_reg:198|:1297)
   -      3     -    D    20       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TOBM30 (|sinhron_reg:198|:1298)
   -      2     -    E    13       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TOBM29 (|sinhron_reg:198|:1299)
   -      1     -    E    13       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TOBM28 (|sinhron_reg:198|:1300)
   -      8     -    E    26       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TOBM27 (|sinhron_reg:198|:1301)
   -      5     -    E    26       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TOBM26 (|sinhron_reg:198|:1302)
   -      7     -    E    19       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TOBM25 (|sinhron_reg:198|:1303)
   -      5     -    E    19       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TOBM24 (|sinhron_reg:198|:1304)
   -      3     -    E    23       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TOBM23 (|sinhron_reg:198|:1305)
   -      5     -    E    13       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TOBM22 (|sinhron_reg:198|:1306)
   -      6     -    D    14       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TOBM21 (|sinhron_reg:198|:1307)
   -      8     -    D    25       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TOBM20 (|sinhron_reg:198|:1308)
   -      8     -    D    24       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TOBM19 (|sinhron_reg:198|:1309)
   -      4     -    D    24       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TOBM18 (|sinhron_reg:198|:1310)
   -      3     -    D    13       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TOBM17 (|sinhron_reg:198|:1311)
   -      5     -    D    11       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TOBM16 (|sinhron_reg:198|:1312)
   -      8     -    D    01       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TOBM15 (|sinhron_reg:198|:1313)
   -      6     -    D    01       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TOBM14 (|sinhron_reg:198|:1314)
   -      3     -    E    31       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TOBM13 (|sinhron_reg:198|:1315)
   -      2     -    E    31       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TOBM12 (|sinhron_reg:198|:1316)
   -      8     -    E    45       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TOBM11 (|sinhron_reg:198|:1317)
   -      6     -    E    45       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TOBM10 (|sinhron_reg:198|:1318)
   -      7     -    E    42       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TOBM9 (|sinhron_reg:198|:1319)
   -      5     -    E    42       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TOBM8 (|sinhron_reg:198|:1320)
   -      7     -    E    40       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TOBM7 (|sinhron_reg:198|:1321)
   -      6     -    E    31       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TOBM6 (|sinhron_reg:198|:1322)
   -      7     -    D    07       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TOBM5 (|sinhron_reg:198|:1323)
   -      6     -    D    18       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TOBM4 (|sinhron_reg:198|:1324)
   -      8     -    O    01       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TOBM3 (|sinhron_reg:198|:1325)
   -      7     -    O    01       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TOBM2 (|sinhron_reg:198|:1326)
   -      7     -    D    06       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TOBM1 (|sinhron_reg:198|:1327)
   -      7     -    D    20       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TOBM0 (|sinhron_reg:198|:1328)
   -      3     -    B    13        OR2    s   !       0    2    0   50  |sinhron_reg:198|~1395~1
   -      1     -    E    37        OR2    s           0    4    0   16  |sinhron_reg:198|~1655~1
   -      3     -    D    25        OR2    s           0    4    0   16  |sinhron_reg:198|~1671~1
   -      3     -    D    16       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNI31 (|sinhron_reg:198|:1704)
   -      5     -    D    05       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNI30 (|sinhron_reg:198|:1705)
   -      7     -    E    39       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNI29 (|sinhron_reg:198|:1706)
   -      7     -    E    37       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNI28 (|sinhron_reg:198|:1707)
   -      7     -    E    06       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNI27 (|sinhron_reg:198|:1708)
   -      5     -    E    06       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNI26 (|sinhron_reg:198|:1709)
   -      8     -    E    07       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNI25 (|sinhron_reg:198|:1710)
   -      6     -    E    07       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNI24 (|sinhron_reg:198|:1711)
   -      5     -    E    23       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNI23 (|sinhron_reg:198|:1712)
   -      6     -    E    01       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNI22 (|sinhron_reg:198|:1713)
   -      4     -    D    14       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNI21 (|sinhron_reg:198|:1714)
   -      3     -    D    14       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNI20 (|sinhron_reg:198|:1715)
   -      3     -    D    21       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNI19 (|sinhron_reg:198|:1716)
   -      2     -    D    21       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNI18 (|sinhron_reg:198|:1717)
   -      4     -    D    21       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNI17 (|sinhron_reg:198|:1718)
   -      3     -    D    11       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNI16 (|sinhron_reg:198|:1719)
   -      8     -    V    25       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNI15 (|sinhron_reg:198|:1720)
   -      6     -    V    25       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNI14 (|sinhron_reg:198|:1721)
   -      3     -    E    39       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNI13 (|sinhron_reg:198|:1722)
   -      6     -    E    37       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNI12 (|sinhron_reg:198|:1723)
   -      8     -    E    48       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNI11 (|sinhron_reg:198|:1724)
   -      6     -    E    48       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNI10 (|sinhron_reg:198|:1725)
   -      7     -    E    41       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNI9 (|sinhron_reg:198|:1726)
   -      5     -    E    41       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNI8 (|sinhron_reg:198|:1727)
   -      3     -    E    40       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNI7 (|sinhron_reg:198|:1728)
   -      2     -    E    01       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNI6 (|sinhron_reg:198|:1729)
   -      4     -    D    07       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNI5 (|sinhron_reg:198|:1730)
   -      5     -    D    25       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNI4 (|sinhron_reg:198|:1731)
   -      5     -    O    01       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNI3 (|sinhron_reg:198|:1732)
   -      6     -    O    07       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNI2 (|sinhron_reg:198|:1733)
   -      4     -    D    06       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNI1 (|sinhron_reg:198|:1734)
   -      2     -    D    05       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNI0 (|sinhron_reg:198|:1735)
   -      1     -    E    25        OR2    s           0    4    0   16  |sinhron_reg:198|~2062~1
   -      3     -    E    17        OR2    s           0    4    0   16  |sinhron_reg:198|~2078~1
   -      3     -    V    15       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKI31 (|sinhron_reg:198|:2111)
   -      4     -    V    06       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKI30 (|sinhron_reg:198|:2112)
   -      7     -    V    22       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKI29 (|sinhron_reg:198|:2113)
   -      6     -    V    22       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKI28 (|sinhron_reg:198|:2114)
   -      2     -    E    25       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKI27 (|sinhron_reg:198|:2115)
   -      3     -    E    26       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKI26 (|sinhron_reg:198|:2116)
   -      4     -    E    20       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKI25 (|sinhron_reg:198|:2117)
   -      4     -    M    16       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKI24 (|sinhron_reg:198|:2118)
   -      1     -    E    20       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKI23 (|sinhron_reg:198|:2119)
   -      8     -    E    01       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKI22 (|sinhron_reg:198|:2120)
   -      2     -    V    22       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKI21 (|sinhron_reg:198|:2121)
   -      5     -    V    14       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKI20 (|sinhron_reg:198|:2122)
   -      1     -    V    16       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKI19 (|sinhron_reg:198|:2123)
   -      3     -    O    10       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKI18 (|sinhron_reg:198|:2124)
   -      1     -    V    21       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKI17 (|sinhron_reg:198|:2125)
   -      2     -    V    17       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKI16 (|sinhron_reg:198|:2126)
   -      2     -    D    16       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKI15 (|sinhron_reg:198|:2127)
   -      4     -    D    01       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKI14 (|sinhron_reg:198|:2128)
   -      7     -    E    38       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKI13 (|sinhron_reg:198|:2129)
   -      5     -    E    38       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKI12 (|sinhron_reg:198|:2130)
   -      2     -    E    05       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKI11 (|sinhron_reg:198|:2131)
   -      4     -    E    45       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKI10 (|sinhron_reg:198|:2132)
   -      6     -    E    08       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKI9 (|sinhron_reg:198|:2133)
   -      3     -    E    42       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKI8 (|sinhron_reg:198|:2134)
   -      5     -    E    16       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKI7 (|sinhron_reg:198|:2135)
   -      5     -    E    17       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKI6 (|sinhron_reg:198|:2136)
   -      5     -    V    26       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKI5 (|sinhron_reg:198|:2137)
   -      8     -    V    26       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKI4 (|sinhron_reg:198|:2138)
   -      3     -    O    26       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKI3 (|sinhron_reg:198|:2139)
   -      6     -    O    10       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKI2 (|sinhron_reg:198|:2140)
   -      5     -    V    15       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKI1 (|sinhron_reg:198|:2141)
   -      3     -    V    01       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKI0 (|sinhron_reg:198|:2142)
   -      5     -    B    02        OR2    s   !       0    4    0    5  |sinhron_reg:198|~2209~1
   -      1     -    B    02        OR2    s   !       0    4    0   46  |sinhron_reg:198|~2250~1
   -      7     -    B    13       AND2        !       0    1    0    1  |sinhron_reg:198|:2291
   -      6     -    D    12        OR2    s           0    3    0   16  |sinhron_reg:198|~2469~1
   -      1     -    D    12        OR2    s           0    3    0   16  |sinhron_reg:198|~2485~1
   -      2     -    D    15       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNP31 (|sinhron_reg:198|:2518)
   -      4     -    D    08       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNP30 (|sinhron_reg:198|:2519)
   -      4     -    E    18       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNP29 (|sinhron_reg:198|:2520)
   -      2     -    E    18       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNP28 (|sinhron_reg:198|:2521)
   -      6     -    E    05       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNP27 (|sinhron_reg:198|:2522)
   -      3     -    E    05       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNP26 (|sinhron_reg:198|:2523)
   -      7     -    E    08       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNP25 (|sinhron_reg:198|:2524)
   -      2     -    E    04       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNP24 (|sinhron_reg:198|:2525)
   -      1     -    E    14       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNP23 (|sinhron_reg:198|:2526)
   -      7     -    E    21       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNP22 (|sinhron_reg:198|:2527)
   -      4     -    D    04       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNP21 (|sinhron_reg:198|:2528)
   -      2     -    D    04       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNP20 (|sinhron_reg:198|:2529)
   -      5     -    D    12       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNP19 (|sinhron_reg:198|:2530)
   -      5     -    D    03       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNP18 (|sinhron_reg:198|:2531)
   -      4     -    D    23       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNP17 (|sinhron_reg:198|:2532)
   -      1     -    D    17       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNP16 (|sinhron_reg:198|:2533)
   -      6     -    D    16       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNP15 (|sinhron_reg:198|:2534)
   -      8     -    D    05       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNP14 (|sinhron_reg:198|:2535)
   -      6     -    E    39       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNP13 (|sinhron_reg:198|:2536)
   -      3     -    E    38       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNP12 (|sinhron_reg:198|:2537)
   -      5     -    E    47       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNP11 (|sinhron_reg:198|:2538)
   -      3     -    E    47       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNP10 (|sinhron_reg:198|:2539)
   -      8     -    E    08       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNP9 (|sinhron_reg:198|:2540)
   -      2     -    E    07       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TNP8 (|sinhron_reg:198|:2541)
   -      4     -    E    14       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNP7 (|sinhron_reg:198|:2542)
   -      2     -    E    03       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNP6 (|sinhron_reg:198|:2543)
   -      7     -    D    18       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNP5 (|sinhron_reg:198|:2544)
   -      2     -    D    18       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNP4 (|sinhron_reg:198|:2545)
   -      2     -    D    12       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNP3 (|sinhron_reg:198|:2546)
   -      4     -    D    03       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNP2 (|sinhron_reg:198|:2547)
   -      5     -    D    23       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNP1 (|sinhron_reg:198|:2548)
   -      7     -    D    08       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TNP0 (|sinhron_reg:198|:2549)
   -      3     -    B    02        OR2    s   !       0    4    0   51  |sinhron_reg:198|~2616~1
   -      6     -    B    02        OR2    s   !       0    4    0   45  |sinhron_reg:198|~2657~1
   -      2     -    V    20        OR2    s           0    4    0   16  |sinhron_reg:198|~2876~1
   -      1     -    V    20        OR2    s           0    4    0   16  |sinhron_reg:198|~2892~1
   -      8     -    V    08       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKP31 (|sinhron_reg:198|:2925)
   -      8     -    V    06       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKP30 (|sinhron_reg:198|:2926)
   -      6     -    E    11       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKP29 (|sinhron_reg:198|:2927)
   -      3     -    E    11       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKP28 (|sinhron_reg:198|:2928)
   -      8     -    E    25       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKP27 (|sinhron_reg:198|:2929)
   -      2     -    E    06       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKP26 (|sinhron_reg:198|:2930)
   -      3     -    E    20       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKP25 (|sinhron_reg:198|:2931)
   -      2     -    E    19       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKP24 (|sinhron_reg:198|:2932)
   -      6     -    E    14       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKP23 (|sinhron_reg:198|:2933)
   -      3     -    E    01       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKP22 (|sinhron_reg:198|:2934)
   -      2     -    V    14       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKP21 (|sinhron_reg:198|:2935)
   -      8     -    V    14       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKP20 (|sinhron_reg:198|:2936)
   -      8     -    O    07       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKP19 (|sinhron_reg:198|:2937)
   -      7     -    O    07       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKP18 (|sinhron_reg:198|:2938)
   -      5     -    V    20       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKP17 (|sinhron_reg:198|:2939)
   -      1     -    V    06       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKP16 (|sinhron_reg:198|:2940)
   -      3     -    V    08       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKP15 (|sinhron_reg:198|:2941)
   -      3     -    V    25       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKP14 (|sinhron_reg:198|:2942)
   -      6     -    E    29       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKP13 (|sinhron_reg:198|:2943)
   -      4     -    E    29       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKP12 (|sinhron_reg:198|:2944)
   -      4     -    E    48       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKP11 (|sinhron_reg:198|:2945)
   -      3     -    E    48       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKP10 (|sinhron_reg:198|:2946)
   -      2     -    E    20       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKP9 (|sinhron_reg:198|:2947)
   -      3     -    E    41       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_TKP8 (|sinhron_reg:198|:2948)
   -      6     -    E    16       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKP7 (|sinhron_reg:198|:2949)
   -      2     -    E    29       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKP6 (|sinhron_reg:198|:2950)
   -      5     -    V    22       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKP5 (|sinhron_reg:198|:2951)
   -      5     -    V    10       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKP4 (|sinhron_reg:198|:2952)
   -      6     -    O    26       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKP3 (|sinhron_reg:198|:2953)
   -      4     -    V    08       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKP2 (|sinhron_reg:198|:2954)
   -      3     -    V    20       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKP1 (|sinhron_reg:198|:2955)
   -      4     -    V    01       DFFE   +            1    2    0    2  |sinhron_reg:198|reg_TKP0 (|sinhron_reg:198|:2956)
   -      5     -    B    13        OR2    s           0    3    0    1  |sinhron_reg:198|~2994~1
   -      6     -    B    13       AND2    s           0    3    0    1  |sinhron_reg:198|~2994~2
   -      1     -    B    13       AND2        !       0    4    0    8  |sinhron_reg:198|:2994
   -      1     -    E    40        OR2    s           0    4    0    1  |sinhron_reg:198|~3004~1
   -      2     -    E    14        OR2    s           0    4    0    1  |sinhron_reg:198|~3004~2
   -      7     -    E    16        OR2    s           0    4    0    1  |sinhron_reg:198|~3004~3
   -      8     -    E    16        OR2    s           0    4    0    1  |sinhron_reg:198|~3004~4
   -      2     -    E    16        OR2    s           0    3    0    1  |sinhron_reg:198|~3004~5
   -      2     -    E    24        OR2    s           0    4    0    1  |sinhron_reg:198|~3004~6
   -      4     -    E    24        OR2    s           0    3    0    1  |sinhron_reg:198|~3004~7
   -      1     -    E    23        OR2    s           0    4    0    1  |sinhron_reg:198|~3004~8
   -      5     -    E    24        OR2    s           0    3    0    1  |sinhron_reg:198|~3004~9
   -      6     -    E    24        OR2    s           0    3    0    1  |sinhron_reg:198|~3004~10
   -      7     -    E    24        OR2                0    4    0    1  |sinhron_reg:198|:3004
   -      1     -    E    31        OR2    s           0    4    0    1  |sinhron_reg:198|~3007~1
   -      6     -    E    17        OR2    s           0    4    0    1  |sinhron_reg:198|~3007~2
   -      7     -    E    17        OR2    s           0    4    0    1  |sinhron_reg:198|~3007~3
   -      8     -    E    17        OR2    s           0    4    0    1  |sinhron_reg:198|~3007~4
   -      2     -    E    17        OR2    s           0    3    0    1  |sinhron_reg:198|~3007~5
   -      3     -    E    22        OR2    s           0    4    0    1  |sinhron_reg:198|~3007~6
   -      4     -    E    22        OR2    s           0    3    0    1  |sinhron_reg:198|~3007~7
   -      8     -    E    13        OR2    s           0    4    0    1  |sinhron_reg:198|~3007~8
   -      5     -    E    22        OR2    s           0    3    0    1  |sinhron_reg:198|~3007~9
   -      6     -    E    22        OR2    s           0    3    0    1  |sinhron_reg:198|~3007~10
   -      7     -    E    22        OR2                0    4    0    1  |sinhron_reg:198|:3007
   -      2     -    D    07        OR2    s           0    4    0    1  |sinhron_reg:198|~3010~1
   -      1     -    D    18        OR2    s           0    4    0    1  |sinhron_reg:198|~3010~2
   -      6     -    V    26        OR2    s           0    4    0    1  |sinhron_reg:198|~3010~3
   -      7     -    V    26        OR2    s           0    4    0    1  |sinhron_reg:198|~3010~4
   -      1     -    V    26        OR2    s           0    3    0    1  |sinhron_reg:198|~3010~5
   -      2     -    Q    24        OR2    s           0    4    0    1  |sinhron_reg:198|~3010~6
   -      3     -    Q    24        OR2    s           0    3    0    1  |sinhron_reg:198|~3010~7
   -      1     -    D    14        OR2    s           0    4    0    1  |sinhron_reg:198|~3010~8
   -      5     -    Q    24        OR2    s           0    3    0    1  |sinhron_reg:198|~3010~9
   -      6     -    Q    24        OR2    s           0    3    0    1  |sinhron_reg:198|~3010~10
   -      7     -    Q    24        OR2                0    4    0    1  |sinhron_reg:198|:3010
   -      2     -    D    25        OR2    s           0    4    0    1  |sinhron_reg:198|~3013~1
   -      6     -    V    10        OR2    s           0    4    0    1  |sinhron_reg:198|~3013~2
   -      1     -    V    14        OR2    s           0    4    0    1  |sinhron_reg:198|~3013~3
   -      7     -    V    10        OR2    s           0    4    0    1  |sinhron_reg:198|~3013~4
   -      1     -    V    10        OR2    s           0    3    0    1  |sinhron_reg:198|~3013~5
   -      2     -    Q    21        OR2    s           0    4    0    1  |sinhron_reg:198|~3013~6
   -      3     -    Q    21        OR2    s           0    3    0    1  |sinhron_reg:198|~3013~7
   -      1     -    D    25        OR2    s           0    4    0    1  |sinhron_reg:198|~3013~8
   -      5     -    Q    21        OR2    s           0    3    0    1  |sinhron_reg:198|~3013~9
   -      6     -    Q    21        OR2    s           0    3    0    1  |sinhron_reg:198|~3013~10
   -      7     -    Q    21        OR2                0    4    0    1  |sinhron_reg:198|:3013
   -      2     -    O    01        OR2    s           0    4    0    1  |sinhron_reg:198|~3016~1
   -      4     -    D    12        OR2    s           0    4    0    1  |sinhron_reg:198|~3016~2
   -      7     -    O    26        OR2    s           0    4    0    1  |sinhron_reg:198|~3016~3
   -      8     -    O    26        OR2    s           0    4    0    1  |sinhron_reg:198|~3016~4
   -      1     -    O    26        OR2    s           0    3    0    1  |sinhron_reg:198|~3016~5
   -      2     -    O    21        OR2    s           0    4    0    1  |sinhron_reg:198|~3016~6
   -      3     -    O    21        OR2    s           0    3    0    1  |sinhron_reg:198|~3016~7
   -      2     -    D    24        OR2    s           0    4    0    1  |sinhron_reg:198|~3016~8
   -      5     -    O    21        OR2    s           0    3    0    1  |sinhron_reg:198|~3016~9
   -      6     -    O    21        OR2    s           0    3    0    1  |sinhron_reg:198|~3016~10
   -      7     -    O    21        OR2                0    4    0    1  |sinhron_reg:198|:3016
   -      1     -    O    01        OR2    s           0    4    0    1  |sinhron_reg:198|~3019~1
   -      1     -    D    03        OR2    s           0    4    0    1  |sinhron_reg:198|~3019~2
   -      7     -    O    10        OR2    s           0    4    0    1  |sinhron_reg:198|~3019~3
   -      8     -    O    10        OR2    s           0    4    0    1  |sinhron_reg:198|~3019~4
   -      1     -    O    10        OR2    s           0    3    0    1  |sinhron_reg:198|~3019~5
   -      3     -    O    20        OR2    s           0    4    0    1  |sinhron_reg:198|~3019~6
   -      4     -    O    20        OR2    s           0    3    0    1  |sinhron_reg:198|~3019~7
   -      1     -    D    24        OR2    s           0    4    0    1  |sinhron_reg:198|~3019~8
   -      5     -    O    20        OR2    s           0    3    0    1  |sinhron_reg:198|~3019~9
   -      6     -    O    20        OR2    s           0    3    0    1  |sinhron_reg:198|~3019~10
   -      7     -    O    20        OR2                0    4    0    1  |sinhron_reg:198|:3019
   -      2     -    D    06        OR2    s           0    4    0    1  |sinhron_reg:198|~3022~1
   -      1     -    D    23        OR2    s           0    4    0    1  |sinhron_reg:198|~3022~2
   -      6     -    V    15        OR2    s           0    4    0    1  |sinhron_reg:198|~3022~3
   -      7     -    V    15        OR2    s           0    4    0    1  |sinhron_reg:198|~3022~4
   -      1     -    V    15        OR2    s           0    3    0    1  |sinhron_reg:198|~3022~5
   -      2     -    D    22        OR2    s           0    4    0    1  |sinhron_reg:198|~3022~6
   -      3     -    D    22        OR2    s           0    3    0    1  |sinhron_reg:198|~3022~7
   -      2     -    D    13        OR2    s           0    4    0    1  |sinhron_reg:198|~3022~8
   -      4     -    D    22        OR2    s           0    3    0    1  |sinhron_reg:198|~3022~9
   -      5     -    D    22        OR2    s           0    3    0    1  |sinhron_reg:198|~3022~10
   -      6     -    D    22        OR2                0    4    0    1  |sinhron_reg:198|:3022
   -      2     -    D    20        OR2    s           0    4    0    1  |sinhron_reg:198|~3025~1
   -      1     -    D    08        OR2    s           0    4    0    1  |sinhron_reg:198|~3025~2
   -      7     -    V    01        OR2    s           0    4    0    1  |sinhron_reg:198|~3025~3
   -      8     -    V    01        OR2    s           0    4    0    1  |sinhron_reg:198|~3025~4
   -      1     -    V    01        OR2    s           0    3    0    1  |sinhron_reg:198|~3025~5
   -      3     -    D    19        OR2    s           0    4    0    1  |sinhron_reg:198|~3025~6
   -      4     -    D    19        OR2    s           0    3    0    1  |sinhron_reg:198|~3025~7
   -      7     -    D    11        OR2    s           0    4    0    1  |sinhron_reg:198|~3025~8
   -      2     -    D    11        OR2    s           0    3    0    1  |sinhron_reg:198|~3025~9
   -      5     -    D    19        OR2    s           0    3    0    1  |sinhron_reg:198|~3025~10
   -      6     -    D    19        OR2                0    4    0    1  |sinhron_reg:198|:3025
   -      8     -    E    24       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_dto7 (|sinhron_reg:198|:3069)
   -      8     -    E    22       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_dto6 (|sinhron_reg:198|:3070)
   -      8     -    Q    24       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_dto5 (|sinhron_reg:198|:3071)
   -      8     -    Q    21       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_dto4 (|sinhron_reg:198|:3072)
   -      8     -    O    21       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_dto3 (|sinhron_reg:198|:3073)
   -      8     -    O    20       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_dto2 (|sinhron_reg:198|:3074)
   -      8     -    D    22       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_dto1 (|sinhron_reg:198|:3075)
   -      7     -    D    19       DFFE   +            1    2    0    1  |sinhron_reg:198|reg_dto0 (|sinhron_reg:198|:3076)
   -      2     -    V    07        OR2                0    3    0    1  |sinhron_reg:198|:3113
   -      7     -    V    07       DFFE   +            0    3    0    5  |sinhron_reg:198|sch_1us4 (|sinhron_reg:198|:3157)
   -      8     -    V    07       DFFE   +            0    3    0    5  |sinhron_reg:198|sch_1us3 (|sinhron_reg:198|:3158)
   -      6     -    V    07       DFFE   +            0    3    0    5  |sinhron_reg:198|sch_1us2 (|sinhron_reg:198|:3159)
   -      3     -    V    07       DFFE   +            0    2    0    1  |sinhron_reg:198|sch_1us1 (|sinhron_reg:198|:3160)
   -      4     -    V    07       DFFE   +            0    3    0    2  |sinhron_reg:198|sch_1us0 (|sinhron_reg:198|:3161)
   -      1     -    V    07       DFFE   +            0    3    0   32  |sinhron_reg:198|flag_T1us (|sinhron_reg:198|:3165)
   -      2     -    H    01       DFFE   +            1    2    0    7  |sinhron_reg:198|main_timer31 (|sinhron_reg:198|:3330)
   -      6     -    H    17       DFFE   +            1    2    0    8  |sinhron_reg:198|main_timer30 (|sinhron_reg:198|:3331)
   -      1     -    H    17       DFFE   +            1    2    0    8  |sinhron_reg:198|main_timer29 (|sinhron_reg:198|:3332)
   -      4     -    H    17       DFFE   +            1    2    0    9  |sinhron_reg:198|main_timer28 (|sinhron_reg:198|:3333)
   -      3     -    H    17       DFFE   +            1    2    0   10  |sinhron_reg:198|main_timer27 (|sinhron_reg:198|:3334)
   -      2     -    H    11       DFFE   +            1    2    0    8  |sinhron_reg:198|main_timer26 (|sinhron_reg:198|:3335)
   -      8     -    H    11       DFFE   +            1    2    0    8  |sinhron_reg:198|main_timer25 (|sinhron_reg:198|:3336)
   -      3     -    H    11       DFFE   +            1    2    0    8  |sinhron_reg:198|main_timer24 (|sinhron_reg:198|:3337)
   -      5     -    H    11       DFFE   +            1    2    0    8  |sinhron_reg:198|main_timer23 (|sinhron_reg:198|:3338)
   -      2     -    W    06       DFFE   +            1    2    0    8  |sinhron_reg:198|main_timer22 (|sinhron_reg:198|:3339)
   -      6     -    W    06       DFFE   +            1    2    0    8  |sinhron_reg:198|main_timer21 (|sinhron_reg:198|:3340)
   -      4     -    W    06       DFFE   +            1    2    0    9  |sinhron_reg:198|main_timer20 (|sinhron_reg:198|:3341)
   -      3     -    W    06       DFFE   +            1    2    0   10  |sinhron_reg:198|main_timer19 (|sinhron_reg:198|:3342)
   -      6     -    W    24       DFFE   +            1    2    0    8  |sinhron_reg:198|main_timer18 (|sinhron_reg:198|:3343)
   -      1     -    W    24       DFFE   +            1    2    0    8  |sinhron_reg:198|main_timer17 (|sinhron_reg:198|:3344)
   -      3     -    W    24       DFFE   +            1    2    0    8  |sinhron_reg:198|main_timer16 (|sinhron_reg:198|:3345)
   -      4     -    W    24       DFFE   +            1    2    0    8  |sinhron_reg:198|main_timer15 (|sinhron_reg:198|:3346)
   -      8     -    W    07       DFFE   +            1    2    0    8  |sinhron_reg:198|main_timer14 (|sinhron_reg:198|:3347)
   -      6     -    W    07       DFFE   +            1    2    0    8  |sinhron_reg:198|main_timer13 (|sinhron_reg:198|:3348)
   -      1     -    W    07       DFFE   +            1    2    0    9  |sinhron_reg:198|main_timer12 (|sinhron_reg:198|:3349)
   -      4     -    W    07       DFFE   +            1    2    0   10  |sinhron_reg:198|main_timer11 (|sinhron_reg:198|:3350)
   -      4     -    W    16       DFFE   +            1    2    0    8  |sinhron_reg:198|main_timer10 (|sinhron_reg:198|:3351)
   -      3     -    W    16       DFFE   +            1    2    0    8  |sinhron_reg:198|main_timer9 (|sinhron_reg:198|:3352)
   -      6     -    W    16       DFFE   +            1    2    0    8  |sinhron_reg:198|main_timer8 (|sinhron_reg:198|:3353)
   -      1     -    W    16       DFFE   +            1    2    0    8  |sinhron_reg:198|main_timer7 (|sinhron_reg:198|:3354)
   -      7     -    W    18       DFFE   +            1    2    0    8  |sinhron_reg:198|main_timer6 (|sinhron_reg:198|:3355)
   -      6     -    W    18       DFFE   +            1    2    0    8  |sinhron_reg:198|main_timer5 (|sinhron_reg:198|:3356)
   -      8     -    W    18       DFFE   +            1    2    0    8  |sinhron_reg:198|main_timer4 (|sinhron_reg:198|:3357)
   -      1     -    W    18       DFFE   +            1    2    0    8  |sinhron_reg:198|main_timer3 (|sinhron_reg:198|:3358)
   -      2     -    D    26       DFFE   +            1    2    0    8  |sinhron_reg:198|main_timer2 (|sinhron_reg:198|:3359)
   -      5     -    D    26       DFFE   +            1    2    0    9  |sinhron_reg:198|main_timer1 (|sinhron_reg:198|:3360)
   -      7     -    D    26       DFFE   +            1    1    0   10  |sinhron_reg:198|main_timer0 (|sinhron_reg:198|:3361)
   -      2     -    M    12       DFFE   +            1    2    1    0  |sinhron_reg:198|flag_TNO_mk (|sinhron_reg:198|:3408)
   -      4     -    H    14       DFFE   +            1    2    1    0  |sinhron_reg:198|flag_TNC_mk (|sinhron_reg:198|:3457)
   -      4     -    D    13       DFFE   +            1    2    1    0  |sinhron_reg:198|flag_TOBM_mk (|sinhron_reg:198|:3506)
   -      2     -    E    15       DFFE   +            1    2    1    0  |sinhron_reg:198|flag_TNI_mk (|sinhron_reg:198|:3555)
   -      8     -    V    16       DFFE   +            1    2    1    0  |sinhron_reg:198|flag_TKI_mk (|sinhron_reg:198|:3604)
   -      8     -    E    18       DFFE   +            1    2    1    0  |sinhron_reg:198|flag_TNP_mk (|sinhron_reg:198|:3653)
   -      1     -    V    17       DFFE   +            1    2    1    0  |sinhron_reg:198|flag_TKP_mk (|sinhron_reg:198|:3702)
   -      1     -    P    31       AND2    s           0    2    0    8  |sinhron_reg:198|~3709~1
   -      4     -    P    46        OR2                0    2    0    1  |sinhron_reg:198|:3733
   -      6     -    P    31        OR2                0    2    0    1  |sinhron_reg:198|:3735
   -      2     -    P    48        OR2                0    4    0    1  |sinhron_reg:198|:3783
   -      6     -    P    46        OR2                0    4    0    1  |sinhron_reg:198|:3786
   -      1     -    P    41        OR2    s           0    4    0    7  |sinhron_reg:198|~3788~1
   -      3     -    P    41        OR2                0    4    0    1  |sinhron_reg:198|:3799
   -      6     -    P    48        OR2                0    4    0    1  |sinhron_reg:198|:3801
   -      3     -    P    46        OR2                0    4    0    1  |sinhron_reg:198|:3802
   -      5     -    P    31        OR2                0    4    0    1  |sinhron_reg:198|:3804
   -      7     -    P    41        OR2                0    4    0    1  |sinhron_reg:198|:3806
   -      4     -    P    41       AND2                0    2    0    1  |sinhron_reg:198|:3807
   -      3     -    P    48        OR2                0    4    0    1  |sinhron_reg:198|:3808
   -      7     -    P    48       AND2                0    2    0    1  |sinhron_reg:198|:3809
   -      7     -    P    46        OR2                0    4    0    1  |sinhron_reg:198|:3811
   -      7     -    P    31        OR2    s           0    3    0    1  |sinhron_reg:198|~3829~1
   -      8     -    P    41       DFFE   +            1    2    0    3  |sinhron_reg:198|d_TNO7 (|sinhron_reg:198|:3838)
   -      5     -    P    41       DFFE   +            1    2    0    4  |sinhron_reg:198|d_TNO6 (|sinhron_reg:198|:3839)
   -      5     -    P    48       DFFE   +            1    2    0    3  |sinhron_reg:198|d_TNO5 (|sinhron_reg:198|:3840)
   -      8     -    P    48       DFFE   +            1    2    0    3  |sinhron_reg:198|d_TNO4 (|sinhron_reg:198|:3841)
   -      5     -    P    46       DFFE   +            1    3    0    3  |sinhron_reg:198|d_TNO3 (|sinhron_reg:198|:3842)
   -      8     -    P    46       DFFE   +            1    2    0    4  |sinhron_reg:198|d_TNO2 (|sinhron_reg:198|:3843)
   -      2     -    P    31       DFFE   +            1    3    0    5  |sinhron_reg:198|d_TNO1 (|sinhron_reg:198|:3844)
   -      3     -    P    31       DFFE   +            1    2    0    5  |sinhron_reg:198|d_TNO0 (|sinhron_reg:198|:3845)
   -      4     -    P    31       DFFE   +s           1    2    1    0  |sinhron_reg:198|flag_TNO~1 (|sinhron_reg:198|~3858~1)
   -      4     -    P    48       DFFE   +            1    2    1    9  |sinhron_reg:198|flag_TNO (|sinhron_reg:198|:3858)
   -      1     -    T    32       AND2    s           0    2    0    8  |sinhron_reg:198|~3865~1
   -      4     -    T    37        OR2                0    2    0    1  |sinhron_reg:198|:3889
   -      6     -    T    32        OR2                0    2    0    1  |sinhron_reg:198|:3891
   -      3     -    T    50        OR2                0    4    0    1  |sinhron_reg:198|:3939
   -      6     -    T    37        OR2                0    4    0    1  |sinhron_reg:198|:3942
   -      1     -    T    48        OR2    s           0    4    0    7  |sinhron_reg:198|~3944~1
   -      3     -    T    48        OR2                0    4    0    1  |sinhron_reg:198|:3955
   -      6     -    T    50        OR2                0    4    0    1  |sinhron_reg:198|:3957
   -      3     -    T    37        OR2                0    4    0    1  |sinhron_reg:198|:3958
   -      5     -    T    32        OR2                0    4    0    1  |sinhron_reg:198|:3960
   -      7     -    T    48        OR2                0    4    0    1  |sinhron_reg:198|:3962
   -      4     -    T    48       AND2                0    2    0    1  |sinhron_reg:198|:3963
   -      4     -    T    50        OR2                0    4    0    1  |sinhron_reg:198|:3964
   -      7     -    T    50       AND2                0    2    0    1  |sinhron_reg:198|:3965
   -      7     -    T    37        OR2                0    4    0    1  |sinhron_reg:198|:3967
   -      7     -    T    32        OR2    s           0    3    0    1  |sinhron_reg:198|~3985~1
   -      8     -    T    48       DFFE   +            1    2    0    3  |sinhron_reg:198|d_TNC7 (|sinhron_reg:198|:3994)
   -      5     -    T    48       DFFE   +            1    2    0    4  |sinhron_reg:198|d_TNC6 (|sinhron_reg:198|:3995)
   -      5     -    T    50       DFFE   +            1    2    0    3  |sinhron_reg:198|d_TNC5 (|sinhron_reg:198|:3996)
   -      8     -    T    50       DFFE   +            1    2    0    3  |sinhron_reg:198|d_TNC4 (|sinhron_reg:198|:3997)
   -      5     -    T    37       DFFE   +            1    3    0    3  |sinhron_reg:198|d_TNC3 (|sinhron_reg:198|:3998)
   -      8     -    T    37       DFFE   +            1    2    0    4  |sinhron_reg:198|d_TNC2 (|sinhron_reg:198|:3999)
   -      2     -    T    32       DFFE   +            1    3    0    5  |sinhron_reg:198|d_TNC1 (|sinhron_reg:198|:4000)
   -      3     -    T    32       DFFE   +            1    2    0    5  |sinhron_reg:198|d_TNC0 (|sinhron_reg:198|:4001)
   -      4     -    T    32       DFFE   +s           1    2    1    0  |sinhron_reg:198|flag_TNC~1 (|sinhron_reg:198|~4014~1)
   -      2     -    T    50       DFFE   +            1    2    1    9  |sinhron_reg:198|flag_TNC (|sinhron_reg:198|:4014)
   -      1     -    I    33        OR2    s           0    3    0    8  |sinhron_reg:198|~4021~1
   -      4     -    I    41        OR2                0    3    0    1  |sinhron_reg:198|:4045
   -      5     -    I    33        OR2                0    3    0    1  |sinhron_reg:198|:4047
   -      3     -    I    49        OR2                0    4    0    1  |sinhron_reg:198|:4095
   -      6     -    I    41        OR2                0    4    0    1  |sinhron_reg:198|:4098
   -      2     -    I    48        OR2    s           0    4    0    7  |sinhron_reg:198|~4100~1
   -      3     -    I    48        OR2                0    4    0    1  |sinhron_reg:198|:4111
   -      6     -    I    49        OR2                0    4    0    1  |sinhron_reg:198|:4113
   -      3     -    I    41        OR2                0    4    0    1  |sinhron_reg:198|:4114
   -      4     -    I    33        OR2                0    4    0    1  |sinhron_reg:198|:4116
   -      7     -    I    48        OR2                0    4    0    1  |sinhron_reg:198|:4118
   -      4     -    I    48       AND2                0    2    0    1  |sinhron_reg:198|:4119
   -      4     -    I    49        OR2                0    4    0    1  |sinhron_reg:198|:4120
   -      7     -    I    49       AND2                0    2    0    1  |sinhron_reg:198|:4121
   -      7     -    I    41        OR2                0    4    0    1  |sinhron_reg:198|:4123
   -      6     -    I    33        OR2    s           0    3    0    1  |sinhron_reg:198|~4141~1
   -      8     -    I    48       DFFE   +            1    2    0    3  |sinhron_reg:198|d_TOBM7 (|sinhron_reg:198|:4150)
   -      5     -    I    48       DFFE   +            1    2    0    4  |sinhron_reg:198|d_TOBM6 (|sinhron_reg:198|:4151)
   -      5     -    I    49       DFFE   +            1    2    0    3  |sinhron_reg:198|d_TOBM5 (|sinhron_reg:198|:4152)
   -      8     -    I    49       DFFE   +            1    2    0    3  |sinhron_reg:198|d_TOBM4 (|sinhron_reg:198|:4153)
   -      5     -    I    41       DFFE   +            1    3    0    3  |sinhron_reg:198|d_TOBM3 (|sinhron_reg:198|:4154)
   -      8     -    I    41       DFFE   +            1    2    0    4  |sinhron_reg:198|d_TOBM2 (|sinhron_reg:198|:4155)
   -      2     -    I    33       DFFE   +            1    3    0    5  |sinhron_reg:198|d_TOBM1 (|sinhron_reg:198|:4156)
   -      8     -    I    33       DFFE   +            1    2    0    4  |sinhron_reg:198|d_TOBM0 (|sinhron_reg:198|:4157)
   -      3     -    I    33       DFFE   +s           1    2    1    0  |sinhron_reg:198|flag_TOBM~1 (|sinhron_reg:198|~4170~1)
   -      2     -    I    49       DFFE   +            1    2    1    9  |sinhron_reg:198|flag_TOBM (|sinhron_reg:198|:4170)
   -      1     -    J    51        OR2    s           0    3    0    8  |sinhron_reg:198|~4177~1
   -      4     -    J    29        OR2                0    3    0    1  |sinhron_reg:198|:4201
   -      6     -    J    51        OR2                0    3    0    1  |sinhron_reg:198|:4203
   -      2     -    J    33        OR2                0    4    0    1  |sinhron_reg:198|:4251
   -      6     -    J    29        OR2                0    4    0    1  |sinhron_reg:198|:4254
   -      1     -    J    43        OR2    s           0    4    0    7  |sinhron_reg:198|~4256~1
   -      3     -    J    43        OR2                0    4    0    1  |sinhron_reg:198|:4267
   -      6     -    J    33        OR2                0    4    0    1  |sinhron_reg:198|:4269
   -      3     -    J    29        OR2                0    4    0    1  |sinhron_reg:198|:4270
   -      5     -    J    51        OR2                0    4    0    1  |sinhron_reg:198|:4272
   -      7     -    J    43        OR2                0    4    0    1  |sinhron_reg:198|:4274
   -      4     -    J    43       AND2                0    2    0    1  |sinhron_reg:198|:4275
   -      3     -    J    33        OR2                0    4    0    1  |sinhron_reg:198|:4276
   -      7     -    J    33       AND2                0    2    0    1  |sinhron_reg:198|:4277
   -      7     -    J    29        OR2                0    4    0    1  |sinhron_reg:198|:4279
   -      7     -    J    51        OR2    s           0    3    0    1  |sinhron_reg:198|~4297~1
   -      8     -    J    43       DFFE   +            1    2    0    3  |sinhron_reg:198|d_TNI7 (|sinhron_reg:198|:4306)
   -      5     -    J    43       DFFE   +            1    2    0    4  |sinhron_reg:198|d_TNI6 (|sinhron_reg:198|:4307)
   -      5     -    J    33       DFFE   +            1    2    0    3  |sinhron_reg:198|d_TNI5 (|sinhron_reg:198|:4308)
   -      8     -    J    33       DFFE   +            1    2    0    3  |sinhron_reg:198|d_TNI4 (|sinhron_reg:198|:4309)
   -      5     -    J    29       DFFE   +            1    3    0    3  |sinhron_reg:198|d_TNI3 (|sinhron_reg:198|:4310)
   -      8     -    J    29       DFFE   +            1    2    0    4  |sinhron_reg:198|d_TNI2 (|sinhron_reg:198|:4311)
   -      2     -    J    51       DFFE   +            1    3    0    5  |sinhron_reg:198|d_TNI1 (|sinhron_reg:198|:4312)
   -      3     -    J    51       DFFE   +            1    2    0    4  |sinhron_reg:198|d_TNI0 (|sinhron_reg:198|:4313)
   -      4     -    J    33       DFFE   +s           1    2    1    0  |sinhron_reg:198|flag_TNI~1 (|sinhron_reg:198|~4326~1)
   -      4     -    J    51       DFFE   +            1    2    1    9  |sinhron_reg:198|flag_TNI (|sinhron_reg:198|:4326)
   -      1     -    L    36        OR2    s           0    3    0    8  |sinhron_reg:198|~4333~1
   -      4     -    L    31        OR2                0    3    0    1  |sinhron_reg:198|:4357
   -      5     -    L    36        OR2                0    3    0    1  |sinhron_reg:198|:4359
   -      3     -    L    50        OR2                0    4    0    1  |sinhron_reg:198|:4407
   -      6     -    L    31        OR2                0    4    0    1  |sinhron_reg:198|:4410
   -      1     -    L    29        OR2    s           0    4    0    7  |sinhron_reg:198|~4412~1
   -      3     -    L    29        OR2                0    4    0    1  |sinhron_reg:198|:4423
   -      6     -    L    50        OR2                0    4    0    1  |sinhron_reg:198|:4425
   -      3     -    L    31        OR2                0    4    0    1  |sinhron_reg:198|:4426
   -      4     -    L    36        OR2                0    4    0    1  |sinhron_reg:198|:4428
   -      7     -    L    29        OR2                0    4    0    1  |sinhron_reg:198|:4430
   -      4     -    L    29       AND2                0    2    0    1  |sinhron_reg:198|:4431
   -      4     -    L    50        OR2                0    4    0    1  |sinhron_reg:198|:4432
   -      7     -    L    50       AND2                0    2    0    1  |sinhron_reg:198|:4433
   -      7     -    L    31        OR2                0    4    0    1  |sinhron_reg:198|:4435
   -      7     -    L    36        OR2    s           0    3    0    1  |sinhron_reg:198|~4453~1
   -      8     -    L    29       DFFE   +            1    2    0    3  |sinhron_reg:198|d_TKI7 (|sinhron_reg:198|:4462)
   -      5     -    L    29       DFFE   +            1    2    0    4  |sinhron_reg:198|d_TKI6 (|sinhron_reg:198|:4463)
   -      5     -    L    50       DFFE   +            1    2    0    3  |sinhron_reg:198|d_TKI5 (|sinhron_reg:198|:4464)
   -      8     -    L    50       DFFE   +            1    2    0    3  |sinhron_reg:198|d_TKI4 (|sinhron_reg:198|:4465)
   -      5     -    L    31       DFFE   +            1    3    0    3  |sinhron_reg:198|d_TKI3 (|sinhron_reg:198|:4466)
   -      8     -    L    31       DFFE   +            1    2    0    4  |sinhron_reg:198|d_TKI2 (|sinhron_reg:198|:4467)
   -      2     -    L    36       DFFE   +            1    3    0    5  |sinhron_reg:198|d_TKI1 (|sinhron_reg:198|:4468)
   -      3     -    L    36       DFFE   +            1    2    0    4  |sinhron_reg:198|d_TKI0 (|sinhron_reg:198|:4469)
   -      6     -    L    36       DFFE   +s           1    2    1    0  |sinhron_reg:198|flag_TKI~1 (|sinhron_reg:198|~4482~1)
   -      2     -    L    50       DFFE   +            1    2    1    9  |sinhron_reg:198|flag_TKI (|sinhron_reg:198|:4482)
   -      1     -    I    52        OR2    s           0    3    0    8  |sinhron_reg:198|~4489~1
   -      4     -    I    32        OR2                0    3    0    1  |sinhron_reg:198|:4513
   -      6     -    I    52        OR2                0    3    0    1  |sinhron_reg:198|:4515
   -      2     -    I    35        OR2                0    4    0    1  |sinhron_reg:198|:4563
   -      6     -    I    32        OR2                0    4    0    1  |sinhron_reg:198|:4566
   -      2     -    I    42        OR2    s           0    4    0    7  |sinhron_reg:198|~4568~1
   -      1     -    I    42        OR2                0    4    0    1  |sinhron_reg:198|:4579
   -      6     -    I    35        OR2                0    4    0    1  |sinhron_reg:198|:4581
   -      3     -    I    32        OR2                0    4    0    1  |sinhron_reg:198|:4582
   -      5     -    I    52        OR2                0    4    0    1  |sinhron_reg:198|:4584
   -      6     -    I    42        OR2                0    4    0    1  |sinhron_reg:198|:4586
   -      3     -    I    42       AND2                0    2    0    1  |sinhron_reg:198|:4587
   -      3     -    I    35        OR2                0    4    0    1  |sinhron_reg:198|:4588
   -      7     -    I    35       AND2                0    2    0    1  |sinhron_reg:198|:4589
   -      7     -    I    32        OR2                0    4    0    1  |sinhron_reg:198|:4591
   -      7     -    I    52        OR2    s           0    3    0    1  |sinhron_reg:198|~4609~1
   -      7     -    I    42       DFFE   +            1    2    0    3  |sinhron_reg:198|d_TNP7 (|sinhron_reg:198|:4618)
   -      4     -    I    42       DFFE   +            1    2    0    4  |sinhron_reg:198|d_TNP6 (|sinhron_reg:198|:4619)
   -      5     -    I    35       DFFE   +            1    2    0    3  |sinhron_reg:198|d_TNP5 (|sinhron_reg:198|:4620)
   -      8     -    I    35       DFFE   +            1    2    0    3  |sinhron_reg:198|d_TNP4 (|sinhron_reg:198|:4621)
   -      5     -    I    32       DFFE   +            1    3    0    3  |sinhron_reg:198|d_TNP3 (|sinhron_reg:198|:4622)
   -      8     -    I    32       DFFE   +            1    2    0    4  |sinhron_reg:198|d_TNP2 (|sinhron_reg:198|:4623)
   -      2     -    I    52       DFFE   +            1    3    0    5  |sinhron_reg:198|d_TNP1 (|sinhron_reg:198|:4624)
   -      3     -    I    52       DFFE   +            1    2    0    4  |sinhron_reg:198|d_TNP0 (|sinhron_reg:198|:4625)
   -      4     -    I    35       DFFE   +s           1    2    1    0  |sinhron_reg:198|flag_TNP~1 (|sinhron_reg:198|~4638~1)
   -      4     -    I    52       DFFE   +            1    2    1    9  |sinhron_reg:198|flag_TNP (|sinhron_reg:198|:4638)
   -      1     -    O    43        OR2    s           0    3    0    8  |sinhron_reg:198|~4645~1
   -      4     -    O    32        OR2                0    3    0    1  |sinhron_reg:198|:4669
   -      5     -    O    38        OR2                0    3    0    1  |sinhron_reg:198|:4671
   -      3     -    O    43        OR2                0    4    0    1  |sinhron_reg:198|:4719
   -      6     -    O    32        OR2                0    4    0    1  |sinhron_reg:198|:4722
   -      2     -    O    29        OR2    s           0    4    0    7  |sinhron_reg:198|~4724~1
   -      3     -    O    29        OR2                0    4    0    1  |sinhron_reg:198|:4735
   -      6     -    O    43        OR2                0    4    0    1  |sinhron_reg:198|:4737
   -      3     -    O    32        OR2                0    4    0    1  |sinhron_reg:198|:4738
   -      4     -    O    38        OR2                0    4    0    1  |sinhron_reg:198|:4740
   -      7     -    O    29        OR2                0    4    0    1  |sinhron_reg:198|:4742
   -      4     -    O    29       AND2                0    2    0    1  |sinhron_reg:198|:4743
   -      4     -    O    43        OR2                0    4    0    1  |sinhron_reg:198|:4744
   -      7     -    O    43       AND2                0    2    0    1  |sinhron_reg:198|:4745
   -      7     -    O    32        OR2                0    4    0    1  |sinhron_reg:198|:4747
   -      7     -    O    38        OR2    s           0    3    0    1  |sinhron_reg:198|~4765~1
   -      8     -    O    29       DFFE   +            1    2    0    3  |sinhron_reg:198|d_TKP7 (|sinhron_reg:198|:4774)
   -      5     -    O    29       DFFE   +            1    2    0    4  |sinhron_reg:198|d_TKP6 (|sinhron_reg:198|:4775)
   -      5     -    O    43       DFFE   +            1    2    0    3  |sinhron_reg:198|d_TKP5 (|sinhron_reg:198|:4776)
   -      8     -    O    43       DFFE   +            1    2    0    3  |sinhron_reg:198|d_TKP4 (|sinhron_reg:198|:4777)
   -      5     -    O    32       DFFE   +            1    3    0    3  |sinhron_reg:198|d_TKP3 (|sinhron_reg:198|:4778)
   -      8     -    O    32       DFFE   +            1    2    0    4  |sinhron_reg:198|d_TKP2 (|sinhron_reg:198|:4779)
   -      1     -    O    38       DFFE   +            1    3    0    5  |sinhron_reg:198|d_TKP1 (|sinhron_reg:198|:4780)
   -      3     -    O    38       DFFE   +            1    2    0    4  |sinhron_reg:198|d_TKP0 (|sinhron_reg:198|:4781)
   -      6     -    O    38       DFFE   +s           1    2    1    0  |sinhron_reg:198|flag_TKP~1 (|sinhron_reg:198|~4794~1)
   -      2     -    O    38       DFFE   +            1    2    1    9  |sinhron_reg:198|flag_TKP (|sinhron_reg:198|:4794)
   -      1     -    C    42       DFFE   +            1    0    1    0  |sinhron_reg:198|ale_reg3 (|sinhron_reg:198|:4806)
   -      4     -    D    43       DFFE   +            1    0    1    0  |sinhron_reg:198|ale_reg2 (|sinhron_reg:198|:4807)
   -      1     -    Q    45       DFFE   +            1    0    1    0  |sinhron_reg:198|ale_reg1 (|sinhron_reg:198|:4808)
   -      1     -    H    45       DFFE   +            1    0    1    0  |sinhron_reg:198|ale_reg0 (|sinhron_reg:198|:4809)
   -      2     -    B    38       AND2                0    4    0    4  |tst2:200|lpm_add_sub:82|addcore:adder|:111
   -      7     -    B    29       AND2                0    4    0    3  |tst2:200|lpm_add_sub:82|addcore:adder|:123
   -      1     -    B    29       AND2                0    2    0    4  |tst2:200|lpm_add_sub:82|addcore:adder|:127
   -      5     -    B    24       AND2                0    2    0    1  |tst2:200|lpm_add_sub:82|addcore:adder|:131
   -      1     -    B    24       AND2                0    4    0    4  |tst2:200|lpm_add_sub:82|addcore:adder|:139
   -      6     -    B    25       AND2                0    2    0    1  |tst2:200|lpm_add_sub:82|addcore:adder|:143
   -      4     -    B    25       AND2                0    3    0    1  |tst2:200|lpm_add_sub:82|addcore:adder|:147
   -      1     -    B    25       DFFE   +            0    3    0    1  |tst2:200|b15 (|tst2:200|:26)
   -      2     -    B    25       DFFE   +            0    3    0    2  |tst2:200|b14 (|tst2:200|:27)
   -      8     -    B    25       DFFE   +            0    3    0    3  |tst2:200|b13 (|tst2:200|:28)
   -      7     -    B    25       DFFE   +            0    2    0    4  |tst2:200|b12 (|tst2:200|:29)
   -      2     -    B    24       DFFE   +            0    3    0    5  |tst2:200|b11 (|tst2:200|:30)
   -      6     -    B    24       DFFE   +            0    3    0    3  |tst2:200|b10 (|tst2:200|:31)
   -      2     -    B    29       DFFE   +            0    3    0    4  |tst2:200|b9 (|tst2:200|:32)
   -      3     -    B    24       DFFE   +            0    1    0    5  |tst2:200|b8 (|tst2:200|:33)
   -      8     -    B    29       DFFE   +            0    1    0    2  |tst2:200|b7 (|tst2:200|:34)
   -      6     -    B    29       DFFE   +            0    3    0    1  |tst2:200|b6 (|tst2:200|:35)
   -      5     -    B    29       DFFE   +            0    2    0    2  |tst2:200|b5 (|tst2:200|:36)
   -      3     -    B    29       DFFE   +            0    1    0    3  |tst2:200|b4 (|tst2:200|:37)
   -      5     -    B    38       DFFE   +            0    3    0    1  |tst2:200|b3 (|tst2:200|:38)
   -      4     -    B    38       DFFE   +            0    2    0    2  |tst2:200|b2 (|tst2:200|:39)
   -      1     -    B    38       DFFE   +            0    1    0    3  |tst2:200|b1 (|tst2:200|:40)
   -      3     -    B    38       DFFE   +            0    0    0    4  |tst2:200|b0 (|tst2:200|:41)
   -      2     -    B    28       DFFE   +            0    1    1    0  |tst2:200|a7 (|tst2:200|:66)
   -      2     -    G    26       DFFE   +            0    1    1    0  |tst2:200|a6 (|tst2:200|:67)
   -      3     -    B    25       DFFE   +            0    1    1    0  |tst2:200|a5 (|tst2:200|:68)
   -      5     -    B    25       DFFE   +            0    1    1    0  |tst2:200|a4 (|tst2:200|:69)
   -      2     -    B    26       DFFE   +            0    1    1    0  |tst2:200|a3 (|tst2:200|:70)
   -      7     -    B    24       DFFE   +            0    1    1    0  |tst2:200|a2 (|tst2:200|:71)
   -      4     -    B    24       DFFE   +            0    1    1    0  |tst2:200|a1 (|tst2:200|:72)
   -      4     -    B    29       DFFE   +            0    1    1    0  |tst2:200|a0 (|tst2:200|:73)
   -      2     -    Q    39       AND2                0    4    0    4  |tst2:201|lpm_add_sub:82|addcore:adder|:111
   -      5     -    Q    48       AND2                0    4    0    3  |tst2:201|lpm_add_sub:82|addcore:adder|:123
   -      8     -    Q    48       DFFE   +            0    3    0    1  |tst2:201|b9 (|tst2:201|:32)
   -      7     -    Q    48       DFFE   +            0    2    0    1  |tst2:201|b8 (|tst2:201|:33)
   -      6     -    Q    48       DFFE   +            0    1    0    2  |tst2:201|b7 (|tst2:201|:34)
   -      4     -    Q    48       DFFE   +            0    3    0    1  |tst2:201|b6 (|tst2:201|:35)
   -      3     -    Q    48       DFFE   +            0    2    0    2  |tst2:201|b5 (|tst2:201|:36)
   -      1     -    Q    48       DFFE   +            0    1    0    3  |tst2:201|b4 (|tst2:201|:37)
   -      5     -    Q    39       DFFE   +            0    3    0    1  |tst2:201|b3 (|tst2:201|:38)
   -      4     -    Q    39       DFFE   +            0    2    0    2  |tst2:201|b2 (|tst2:201|:39)
   -      1     -    Q    39       DFFE   +            0    1    0    3  |tst2:201|b1 (|tst2:201|:40)
   -      3     -    Q    39       DFFE   +            0    0    0    4  |tst2:201|b0 (|tst2:201|:41)
   -      2     -    Q    48       DFFE   +            0    1    1    0  |tst2:201|a1 (|tst2:201|:72)
   -      1     -    K    50       AND2                0    3    0    3  |tst2:202|lpm_add_sub:82|addcore:adder|:107
   -      4     -    K    41       AND2                0    3    0    4  |tst2:202|lpm_add_sub:82|addcore:adder|:115
   -      1     -    K    41       AND2                0    4    0    4  |tst2:202|lpm_add_sub:82|addcore:adder|:127
   -      7     -    K    42       AND2                0    2    0    2  |tst2:202|lpm_add_sub:82|addcore:adder|:131
   -      1     -    K    42       AND2                0    4    0    4  |tst2:202|lpm_add_sub:82|addcore:adder|:143
   -      4     -    K    37       AND2                0    2    0    1  |tst2:202|lpm_add_sub:82|addcore:adder|:147
   -      6     -    K    37       DFFE   +            0    3    0    1  |tst2:202|b15 (|tst2:202|:26)
   -      8     -    K    37       DFFE   +            0    3    0    2  |tst2:202|b14 (|tst2:202|:27)
   -      1     -    K    37       DFFE   +            0    2    0    3  |tst2:202|b13 (|tst2:202|:28)
   -      7     -    K    37       DFFE   +            0    1    0    4  |tst2:202|b12 (|tst2:202|:29)
   -      5     -    K    42       DFFE   +            0    3    0    2  |tst2:202|b11 (|tst2:202|:30)
   -      3     -    K    42       DFFE   +            0    3    0    3  |tst2:202|b10 (|tst2:202|:31)
   -      8     -    K    42       DFFE   +            0    2    0    4  |tst2:202|b9 (|tst2:202|:32)
   -      4     -    K    42       DFFE   +            0    1    0    4  |tst2:202|b8 (|tst2:202|:33)
   -      7     -    K    41       DFFE   +            0    3    0    1  |tst2:202|b7 (|tst2:202|:34)
   -      6     -    K    41       DFFE   +            0    2    0    2  |tst2:202|b6 (|tst2:202|:35)
   -      5     -    K    41       DFFE   +            0    1    0    3  |tst2:202|b5 (|tst2:202|:36)
   -      3     -    K    41       DFFE   +            0    2    0    1  |tst2:202|b4 (|tst2:202|:37)
   -      2     -    K    41       DFFE   +            0    1    0    2  |tst2:202|b3 (|tst2:202|:38)
   -      4     -    K    50       DFFE   +            0    2    0    1  |tst2:202|b2 (|tst2:202|:39)
   -      2     -    K    50       DFFE   +            0    1    0    2  |tst2:202|b1 (|tst2:202|:40)
   -      3     -    K    50       DFFE   +            0    0    0    3  |tst2:202|b0 (|tst2:202|:41)
   -      5     -    K    37       DFFE   +            0    1    1    0  |tst2:202|a7 (|tst2:202|:66)
   -      2     -    K    37       DFFE   +            0    1    1    0  |tst2:202|a6 (|tst2:202|:67)
   -      2     -    L    40       DFFE   +            0    1    1    0  |tst2:202|a5 (|tst2:202|:68)
   -      3     -    K    37       DFFE   +            0    1    1    0  |tst2:202|a4 (|tst2:202|:69)
   -      4     -    M    36       DFFE   +            0    1    1    0  |tst2:202|a3 (|tst2:202|:70)
   -      2     -    K    35       DFFE   +            0    1    1    0  |tst2:202|a2 (|tst2:202|:71)
   -      6     -    K    42       DFFE   +            0    1    1    0  |tst2:202|a1 (|tst2:202|:72)
   -      2     -    K    42       DFFE   +            0    1    1    0  |tst2:202|a0 (|tst2:202|:73)
   -      2     -    S    24      LCELL    s           1    0    1    0  TXD1_BUF~1
   -      5     -    S    24      LCELL    s           1    0    1    0  TXD1_FTDI~1
   -      2     -    U    15      LCELL    s           1    0    1    0  TXD2_FTDI~1
   -      4     -    U    15      LCELL    s           1    0    1    0  TXD_485~1
   -      2     -    O    33       AND2                2    0    1    0  :152
   -      4     -    P    23       AND2                2    0    1    0  :155


Code:

s = Synthesized pin or logic cell
+ = Synchronous flipflop
/ = Slow slew-rate output
! = NOT gate push-back
r = Fitter-inserted logic cell
^ = Increased input delay
* = PCI I/O is enabled
p = Packed register


Device-Specific Information:c:\soft_project\fpga\altera_pj\maxplus\sinhron_tst.rpt
sinhron_tst

** FASTTRACK INTERCONNECT UTILIZATION **

Row FastTrack Interconnect:

          Global         Left Half-      Right Half-
         FastTrack       FastTrack       FastTrack 
Row     Interconnect    Interconnect    Interconnect    Input Pins     Output Pins     Bidir Pins
A:       1/208(  0%)     0/104(  0%)     2/104(  1%)    1/16(  6%)      2/16( 12%)     0/16(  0%)
B:      22/208( 10%)     0/104(  0%)     0/104(  0%)    1/16(  6%)      0/16(  0%)     0/16(  0%)
C:       2/208(  0%)     2/104(  1%)     0/104(  0%)    2/16( 12%)      1/16(  6%)     0/16(  0%)
D:      92/208( 44%)    19/104( 18%)     0/104(  0%)    4/16( 25%)      0/16(  0%)     0/16(  0%)
E:     122/208( 58%)    21/104( 20%)     6/104(  5%)    2/16( 12%)      0/16(  0%)     0/16(  0%)
F:       3/208(  1%)     0/104(  0%)     0/104(  0%)    3/16( 18%)      0/16(  0%)     0/16(  0%)
G:       3/208(  1%)     0/104(  0%)     0/104(  0%)    2/16( 12%)      0/16(  0%)     0/16(  0%)
H:      40/208( 19%)     5/104(  4%)     0/104(  0%)    3/16( 18%)      0/16(  0%)     0/16(  0%)
I:      30/208( 14%)     0/104(  0%)     0/104(  0%)    4/16( 25%)      0/16(  0%)     0/16(  0%)
J:      23/208( 11%)     0/104(  0%)     0/104(  0%)    3/16( 18%)      0/16(  0%)     0/16(  0%)
K:       5/208(  2%)     0/104(  0%)     2/104(  1%)    2/16( 12%)      2/16( 12%)     0/16(  0%)
L:      13/208(  6%)     0/104(  0%)     2/104(  1%)    1/16(  6%)      2/16( 12%)     0/16(  0%)
M:      58/208( 27%)     9/104(  8%)     2/104(  1%)    1/16(  6%)      2/16( 12%)     0/16(  0%)
N:       1/208(  0%)     0/104(  0%)     2/104(  1%)    2/16( 12%)      2/16( 12%)     0/16(  0%)
O:      51/208( 24%)     9/104(  8%)     2/104(  1%)    1/16(  6%)      2/16( 12%)     0/16(  0%)
P:      12/208(  5%)     0/104(  0%)     1/104(  0%)    1/16(  6%)      1/16(  6%)     0/16(  0%)
Q:      50/208( 24%)    13/104( 12%)     1/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
R:       2/208(  0%)     1/104(  0%)     0/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
S:       3/208(  1%)     0/104(  0%)     0/104(  0%)    1/16(  6%)      2/16( 12%)     0/16(  0%)
T:      12/208(  5%)     0/104(  0%)     0/104(  0%)    0/16(  0%)      2/16( 12%)     0/16(  0%)
U:       4/208(  1%)     1/104(  0%)     0/104(  0%)    1/16(  6%)      3/16( 18%)     0/16(  0%)
V:      72/208( 34%)    15/104( 14%)     2/104(  1%)    2/16( 12%)      2/16( 12%)     0/16(  0%)
W:      13/208(  6%)     0/104(  0%)     2/104(  1%)    0/16(  0%)      1/16(  6%)     0/16(  0%)
X:       2/208(  0%)     2/104(  1%)     1/104(  0%)    0/16(  0%)      4/16( 25%)     0/16(  0%)


Column FastTrack Interconnect:

         FastTrack                                 
Column  Interconnect    Input Pins     Output Pins     Bidir Pins
01:     10/48( 20%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
02:      8/48( 16%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
03:      3/48(  6%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
04:      5/48( 10%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
05:      7/48( 14%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
06:      8/48( 16%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
07:     10/48( 20%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
08:     10/48( 20%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
09:      8/48( 16%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
10:      3/48(  6%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
11:      7/48( 14%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
12:      7/48( 14%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
13:      8/48( 16%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
14:      2/48(  4%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
15:      3/48(  6%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
16:     11/48( 22%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
17:     10/48( 20%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
18:      7/48( 14%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
19:      2/48(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
20:      9/48( 18%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
21:      7/48( 14%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
22:      5/48( 10%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
23:      8/48( 16%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
24:     10/48( 20%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
25:     10/48( 20%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
26:     12/48( 25%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
27:      1/48(  2%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
28:      0/48(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
29:      2/48(  4%)     0/4(  0%)      0/4(  0%)       0/4(  0%)
30:      3/48(  6%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
31:      3/48(  6%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
32:      1/48(  2%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
33:      4/48(  8%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
34:      7/48( 14%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
35:      4/48(  8%)     2/4( 50%)      1/4( 25%)       0/4(  0%)
36:      2/48(  4%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
37:      8/48( 16%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
38:      2/48(  4%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
39:      2/48(  4%)     1/4( 25%)      0/4(  0%)       0/4(  0%)
40:      1/48(  2%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
41:      2/48(  4%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
42:      3/48(  6%)     0/4(  0%)      1/4( 25%)       0/4(  0%)
43:      3/48(  6%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
44:      2/48(  4%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
45:      2/48(  4%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
46:      5/48( 10%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
47:      5/48( 10%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
48:      3/48(  6%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
49:      5/48( 10%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
50:      2/48(  4%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
51:      3/48(  6%)     0/4(  0%)      2/4( 50%)       0/4(  0%)
52:      3/48(  6%)     1/4( 25%)      1/4( 25%)       0/4(  0%)
EA:      0/48(  0%)     0/4(  0%)      0/4(  0%)       0/4(  0%)


Device-Specific Information:c:\soft_project\fpga\altera_pj\maxplus\sinhron_tst.rpt
sinhron_tst

** CLOCK SIGNALS **

Type     Fan-out       Name
INPUT      527         inp1


Device-Specific Information:c:\soft_project\fpga\altera_pj\maxplus\sinhron_tst.rpt
sinhron_tst

** EQUATIONS **

adr0_fpga : INPUT;
adr1_fpga : INPUT;
adr2_fpga : INPUT;
adr3_fpga : INPUT;
adr4_fpga : INPUT;
adr5_fpga : INPUT;
adr6_fpga : INPUT;
adr7_fpga : INPUT;
bus_dtaA : INPUT;
bus_dtaB : INPUT;
bus_dtaC : INPUT;
bus_dtaD : INPUT;
bus_dtaE : INPUT;
bus_dtaF : INPUT;
bus_dta0 : INPUT;
bus_dta1 : INPUT;
bus_dta2 : INPUT;
bus_dta3 : INPUT;
bus_dta4 : INPUT;
bus_dta5 : INPUT;
bus_dta6 : INPUT;
bus_dta7 : INPUT;
bus_dta8 : INPUT;
bus_dta9 : INPUT;
dataA_fpga : INPUT;
dataB_fpga : INPUT;
dataC_fpga : INPUT;
dataD_fpga : INPUT;
dataE_fpga : INPUT;
dataF_fpga : INPUT;
data0_fpga : INPUT;
data1_fpga : INPUT;
data2_fpga : INPUT;
data3_fpga : INPUT;
data4_fpga : INPUT;
data5_fpga : INPUT;
data6_fpga : INPUT;
data7_fpga : INPUT;
data8_fpga : INPUT;
data9_fpga : INPUT;
DE_485   : INPUT;
f5mhz    : INPUT;
inp1     : INPUT;
int1_fpga : INPUT;
int2_fpga : INPUT;
int3_fpga : INPUT;
int4_fpga : INPUT;
mk_rzv1  : INPUT;
mk_rzv2  : INPUT;
mk_rzv3  : INPUT;
mk_rzv4  : INPUT;
rd_fpga  : INPUT;
rezerv4_fpga : INPUT;
rezerv5_fpga : INPUT;
rezerv6_fpga : INPUT;
rezerv7_fpga : INPUT;
rezerv8_fpga : INPUT;
rezerv9_fpga : INPUT;
RXD1_FTDI : INPUT;
RXD1_232_PLIS : INPUT;
RXD2_FTDI : INPUT;
RXD_485  : INPUT;
TXD1_PLIS : INPUT;
TXD2_PLIS : INPUT;
wr_fpga  : INPUT;

-- Node name is 'BUS_ADR0' 
-- Equation name is 'BUS_ADR0', type is output 
BUS_ADR0 =  _LC1_I51;

-- Node name is 'BUS_ADR1' 
-- Equation name is 'BUS_ADR1', type is output 
BUS_ADR1 =  _LC4_F8;

-- Node name is 'BUS_ADR2' 
-- Equation name is 'BUS_ADR2', type is output 
BUS_ADR2 =  _LC3_X27;

-- Node name is 'BUS_ADR3' 
-- Equation name is 'BUS_ADR3', type is output 
BUS_ADR3 =  _LC2_E34;

-- Node name is 'BUS_ADR4' 
-- Equation name is 'BUS_ADR4', type is output 
BUS_ADR4 =  _LC8_D30;

-- Node name is 'BUS_ADR5' 
-- Equation name is 'BUS_ADR5', type is output 
BUS_ADR5 =  _LC3_C37;

-- Node name is 'BUS_ADR6' 
-- Equation name is 'BUS_ADR6', type is output 
BUS_ADR6 =  _LC4_A21;

-- Node name is 'BUS_ADR7' 
-- Equation name is 'BUS_ADR7', type is output 
BUS_ADR7 =  _LC2_U3;

-- Node name is 'BUS_ALE1' 
-- Equation name is 'BUS_ALE1', type is output 
BUS_ALE1 =  _LC1_C42;

-- Node name is 'BUS_ALE2' 
-- Equation name is 'BUS_ALE2', type is output 
BUS_ALE2 =  _LC4_D43;

-- Node name is 'BUS_ALE3' 
-- Equation name is 'BUS_ALE3', type is output 
BUS_ALE3 =  _LC1_Q45;

-- Node name is 'BUS_ALE4' 
-- Equation name is 'BUS_ALE4', type is output 
BUS_ALE4 =  _LC1_H45;

-- Node name is 'BUS_CLK' 
-- Equation name is 'BUS_CLK', type is output 
BUS_CLK  =  _LC4_J42;

-- Node name is 'BUS_CLK~1' 
-- Equation name is 'BUS_CLK~1', location is LC4_J42, type is buried.
-- synthesized logic cell 
_LC4_J42 = LCELL( inp1);

-- Node name is 'bus_dataA' 
-- Equation name is 'bus_dataA', type is output 
bus_dataA =  _LC2_B26;

-- Node name is 'bus_dataB' 
-- Equation name is 'bus_dataB', type is output 
bus_dataB =  _LC5_B25;

-- Node name is 'bus_dataC' 
-- Equation name is 'bus_dataC', type is output 
bus_dataC =  _LC3_B25;

-- Node name is 'bus_dataD' 
-- Equation name is 'bus_dataD', type is output 
bus_dataD =  _LC2_G26;

-- Node name is 'bus_dataE' 
-- Equation name is 'bus_dataE', type is output 
bus_dataE =  _LC2_B28;

-- Node name is 'bus_dataF' 
-- Equation name is 'bus_dataF', type is output 
bus_dataF =  _LC4_B29;

-- Node name is 'bus_data0' 
-- Equation name is 'bus_data0', type is output 
bus_data0 =  _LC2_D19;

-- Node name is 'bus_data1' 
-- Equation name is 'bus_data1', type is output 
bus_data1 =  _LC7_D22;

-- Node name is 'bus_data2' 
-- Equation name is 'bus_data2', type is output 
bus_data2 =  _LC1_O20;

-- Node name is 'bus_data3' 
-- Equation name is 'bus_data3', type is output 
bus_data3 =  _LC4_O21;

-- Node name is 'bus_data4' 
-- Equation name is 'bus_data4', type is output 
bus_data4 =  _LC4_Q21;

-- Node name is 'bus_data5' 
-- Equation name is 'bus_data5', type is output 
bus_data5 =  _LC4_Q24;

-- Node name is 'bus_data6' 
-- Equation name is 'bus_data6', type is output 
bus_data6 =  _LC1_E22;

-- Node name is 'bus_data7' 
-- Equation name is 'bus_data7', type is output 
bus_data7 =  _LC3_E24;

-- Node name is 'bus_data8' 
-- Equation name is 'bus_data8', type is output 
bus_data8 =  _LC4_B24;

-- Node name is 'bus_data9' 
-- Equation name is 'bus_data9', type is output 
bus_data9 =  _LC7_B24;

-- Node name is 'BUS_RD' 
-- Equation name is 'BUS_RD', type is output 
BUS_RD   =  _LC1_C43;

-- Node name is 'BUS_rezerv' 
-- Equation name is 'BUS_rezerv', type is output 
BUS_rezerv =  _LC4_I37;

-- Node name is 'BUS_rezerv~1' 
-- Equation name is 'BUS_rezerv~1', location is LC4_I37, type is buried.
-- synthesized logic cell 
_LC4_I37 = LCELL( int2_fpga);

-- Node name is 'BUS_rezerv2' 
-- Equation name is 'BUS_rezerv2', type is output 
BUS_rezerv2 =  _LC2_Q48;

-- Node name is 'BUS_TKI' 
-- Equation name is 'BUS_TKI', type is output 
BUS_TKI  =  _LC6_L36;

-- Node name is 'BUS_TKP' 
-- Equation name is 'BUS_TKP', type is output 
BUS_TKP  =  _LC6_O38;

-- Node name is 'BUS_TNC' 
-- Equation name is 'BUS_TNC', type is output 
BUS_TNC  =  _LC4_T32;

-- Node name is 'BUS_TNI' 
-- Equation name is 'BUS_TNI', type is output 
BUS_TNI  =  _LC4_J33;

-- Node name is 'BUS_TNO' 
-- Equation name is 'BUS_TNO', type is output 
BUS_TNO  =  _LC4_P31;

-- Node name is 'BUS_TNP' 
-- Equation name is 'BUS_TNP', type is output 
BUS_TNP  =  _LC4_I35;

-- Node name is 'BUS_TOBM' 
-- Equation name is 'BUS_TOBM', type is output 
BUS_TOBM =  _LC3_I33;

-- Node name is 'BUS_WE' 
-- Equation name is 'BUS_WE', type is output 
BUS_WE   =  _LC4_A39;

-- Node name is 'data0_fpga_mk2' 
-- Equation name is 'data0_fpga_mk2', type is output 
data0_fpga_mk2 =  _LC6_K42;

-- Node name is 'data1_fpga_mk2' 
-- Equation name is 'data1_fpga_mk2', type is output 
data1_fpga_mk2 =  _LC2_K35;

-- Node name is 'data2_fpga_mk2' 
-- Equation name is 'data2_fpga_mk2', type is output 
data2_fpga_mk2 =  _LC4_M36;

-- Node name is 'data3_fpga_mk2' 
-- Equation name is 'data3_fpga_mk2', type is output 
data3_fpga_mk2 =  _LC3_K37;

-- Node name is 'data4_fpga_mk2' 
-- Equation name is 'data4_fpga_mk2', type is output 
data4_fpga_mk2 =  _LC2_L40;

-- Node name is 'data5_fpga_mk2' 
-- Equation name is 'data5_fpga_mk2', type is output 
data5_fpga_mk2 =  _LC2_K37;

-- Node name is 'data6_fpga_mk2' 
-- Equation name is 'data6_fpga_mk2', type is output 
data6_fpga_mk2 =  _LC5_K37;

-- Node name is 'data7_fpga_mk2' 
-- Equation name is 'data7_fpga_mk2', type is output 
data7_fpga_mk2 =  _LC2_K42;

-- Node name is 'DE_485_plis' 
-- Equation name is 'DE_485_plis', type is output 
DE_485_plis =  _LC2_C6;

-- Node name is 'DE_485_plis~1' 
-- Equation name is 'DE_485_plis~1', location is LC2_C6, type is buried.
-- synthesized logic cell 
_LC2_C6  = LCELL( DE_485);

-- Node name is 'fpga_int_TKI' 
-- Equation name is 'fpga_int_TKI', type is output 
fpga_int_TKI =  _LC8_V16;

-- Node name is 'fpga_int_TKP' 
-- Equation name is 'fpga_int_TKP', type is output 
fpga_int_TKP =  _LC1_V17;

-- Node name is 'fpga_int_TNC' 
-- Equation name is 'fpga_int_TNC', type is output 
fpga_int_TNC =  _LC4_H14;

-- Node name is 'fpga_int_TNI' 
-- Equation name is 'fpga_int_TNI', type is output 
fpga_int_TNI =  _LC2_E15;

-- Node name is 'fpga_int_TNO' 
-- Equation name is 'fpga_int_TNO', type is output 
fpga_int_TNO =  _LC2_M12;

-- Node name is 'fpga_int_TNP' 
-- Equation name is 'fpga_int_TNP', type is output 
fpga_int_TNP =  _LC8_E18;

-- Node name is 'fpga_int_TOBM' 
-- Equation name is 'fpga_int_TOBM', type is output 
fpga_int_TOBM =  _LC4_D13;

-- Node name is 'led1' 
-- Equation name is 'led1', type is output 
led1     = !_LC6_I18;

-- Node name is 'led2' 
-- Equation name is 'led2', type is output 
led2     = !_LC6_I5;

-- Node name is 'led3' 
-- Equation name is 'led3', type is output 
led3     = !_LC5_I5;

-- Node name is 'led4' 
-- Equation name is 'led4', type is output 
led4     = !_LC7_I5;

-- Node name is 'led5' 
-- Equation name is 'led5', type is output 
led5     = !_LC5_R7;

-- Node name is 'led6' 
-- Equation name is 'led6', type is output 
led6     = !_LC5_Q46;

-- Node name is 'led7' 
-- Equation name is 'led7', type is output 
led7     = !_LC3_J49;

-- Node name is 'led8' 
-- Equation name is 'led8', type is output 
led8     = !_LC6_W30;

-- Node name is 'OUT_rezerv' 
-- Equation name is 'OUT_rezerv', type is output 
OUT_rezerv =  _LC7_J47;

-- Node name is 'OUT_rezerv~1' 
-- Equation name is 'OUT_rezerv~1', location is LC7_J47, type is buried.
-- synthesized logic cell 
_LC7_J47 = LCELL( int1_fpga);

-- Node name is 'OUT_TKI' 
-- Equation name is 'OUT_TKI', type is output 
OUT_TKI  =  _LC2_L50;

-- Node name is 'OUT_TKP' 
-- Equation name is 'OUT_TKP', type is output 
OUT_TKP  =  _LC2_O38;

-- Node name is 'OUT_TNC' 
-- Equation name is 'OUT_TNC', type is output 
OUT_TNC  =  _LC2_T50;

-- Node name is 'OUT_TNI' 
-- Equation name is 'OUT_TNI', type is output 
OUT_TNI  =  _LC4_J51;

-- Node name is 'OUT_TNO' 
-- Equation name is 'OUT_TNO', type is output 
OUT_TNO  =  _LC4_P48;

-- Node name is 'OUT_TNP' 
-- Equation name is 'OUT_TNP', type is output 
OUT_TNP  =  _LC4_I52;

-- Node name is 'OUT_TOBM' 
-- Equation name is 'OUT_TOBM', type is output 
OUT_TOBM =  _LC2_I49;

-- Node name is 'rezerv8_fpga~1' 
-- Equation name is 'rezerv8_fpga~1', location is LC8_I42, type is buried.
-- synthesized logic cell 
_LC8_I42 = LCELL( _EQ001);
  _EQ001 = !_LC1_A39 &  _LC4_I42
         # !_LC1_A39 &  _LC1_I35
         # !_LC1_A39 &  _LC7_I42;

-- Node name is 'rezerv8_fpga~2' 
-- Equation name is 'rezerv8_fpga~2', location is LC2_L29, type is buried.
-- synthesized logic cell 
_LC2_L29 = LCELL( _EQ002);
  _EQ002 = !_LC1_A39 &  _LC5_L29
         # !_LC1_A39 &  _LC1_L50
         # !_LC1_A39 &  _LC8_L29;

-- Node name is 'rezerv8_fpga~3' 
-- Equation name is 'rezerv8_fpga~3', location is LC1_O29, type is buried.
-- synthesized logic cell 
_LC1_O29 = LCELL( _EQ003);
  _EQ003 = !_LC1_A39 &  _LC5_O29
         # !_LC1_A39 &  _LC2_O43
         # !_LC1_A39 &  _LC8_O29;

-- Node name is 'rezerv8_fpga~4' 
-- Equation name is 'rezerv8_fpga~4', location is LC2_J43, type is buried.
-- synthesized logic cell 
_LC2_J43 = LCELL( _EQ004);
  _EQ004 = !_LC1_A39 &  _LC5_J43
         # !_LC1_A39 &  _LC1_J33
         # !_LC1_A39 &  _LC8_J43;

-- Node name is 'rezerv8_fpga~5' 
-- Equation name is 'rezerv8_fpga~5', location is LC2_T48, type is buried.
-- synthesized logic cell 
_LC2_T48 = LCELL( _EQ005);
  _EQ005 = !_LC1_A39 &  _LC5_T48
         # !_LC1_A39 &  _LC1_T50
         # !_LC1_A39 &  _LC8_T48;

-- Node name is 'rezerv8_fpga~6' 
-- Equation name is 'rezerv8_fpga~6', location is LC2_P41, type is buried.
-- synthesized logic cell 
_LC2_P41 = LCELL( _EQ006);
  _EQ006 = !_LC1_A39 &  _LC5_P41
         # !_LC1_A39 &  _LC1_P48
         # !_LC1_A39 &  _LC8_P41;

-- Node name is 'rezerv8_fpga~7' 
-- Equation name is 'rezerv8_fpga~7', location is LC1_I48, type is buried.
-- synthesized logic cell 
_LC1_I48 = LCELL( _EQ007);
  _EQ007 = !_LC1_A39 &  _LC5_I48
         # !_LC1_A39 &  _LC1_I49
         # !_LC1_A39 &  _LC8_I48;

-- Node name is 'rezerv8_fpga~8' 
-- Equation name is 'rezerv8_fpga~8', location is LC2_E38, type is buried.
-- synthesized logic cell 
_LC2_E38 = LCELL( _EQ008);
  _EQ008 =  _LC1_W7 &  _LC3_E38 &  _LC6_E39 &  _LC6_W7
         #  _LC1_W7 &  _LC3_E38 & !_LC6_E39 & !_LC6_W7
         # !_LC1_W7 & !_LC3_E38 &  _LC6_E39 &  _LC6_W7
         # !_LC1_W7 & !_LC3_E38 & !_LC6_E39 & !_LC6_W7;

-- Node name is 'rezerv8_fpga~9' 
-- Equation name is 'rezerv8_fpga~9', location is LC7_E47, type is buried.
-- synthesized logic cell 
_LC7_E47 = LCELL( _EQ009);
  _EQ009 =  _LC3_E47 &  _LC4_W7 &  _LC4_W16 &  _LC5_E47
         #  _LC3_E47 & !_LC4_W7 &  _LC4_W16 & !_LC5_E47
         # !_LC3_E47 &  _LC4_W7 & !_LC4_W16 &  _LC5_E47
         # !_LC3_E47 & !_LC4_W7 & !_LC4_W16 & !_LC5_E47;

-- Node name is 'rezerv8_fpga~10' 
-- Equation name is 'rezerv8_fpga~10', location is LC4_E7, type is buried.
-- synthesized logic cell 
_LC4_E7  = LCELL( _EQ010);
  _EQ010 =  _LC2_E7 &  _LC3_W16 &  _LC6_W16 &  _LC8_E8
         #  _LC2_E7 & !_LC3_W16 &  _LC6_W16 & !_LC8_E8
         # !_LC2_E7 &  _LC3_W16 & !_LC6_W16 &  _LC8_E8
         # !_LC2_E7 & !_LC3_W16 & !_LC6_W16 & !_LC8_E8;

-- Node name is 'rezerv8_fpga~11' 
-- Equation name is 'rezerv8_fpga~11', location is LC5_E14, type is buried.
-- synthesized logic cell 
_LC5_E14 = LCELL( _EQ011);
  _EQ011 =  _LC1_W16 &  _LC2_E3 &  _LC4_E14 &  _LC7_W18
         # !_LC1_W16 &  _LC2_E3 & !_LC4_E14 &  _LC7_W18
         #  _LC1_W16 & !_LC2_E3 &  _LC4_E14 & !_LC7_W18
         # !_LC1_W16 & !_LC2_E3 & !_LC4_E14 & !_LC7_W18;

-- Node name is 'rezerv8_fpga~12' 
-- Equation name is 'rezerv8_fpga~12', location is LC1_E47, type is buried.
-- synthesized logic cell 
_LC1_E47 = LCELL( _EQ012);
  _EQ012 =  _LC2_E38 &  _LC4_E7 &  _LC5_E14 &  _LC7_E47;

-- Node name is 'rezerv8_fpga~13' 
-- Equation name is 'rezerv8_fpga~13', location is LC7_D4, type is buried.
-- synthesized logic cell 
_LC7_D4  = LCELL( _EQ013);
  _EQ013 =  _LC2_D4 &  _LC4_D4 &  _LC4_W6 &  _LC6_W6
         #  _LC2_D4 & !_LC4_D4 &  _LC4_W6 & !_LC6_W6
         # !_LC2_D4 &  _LC4_D4 & !_LC4_W6 &  _LC6_W6
         # !_LC2_D4 & !_LC4_D4 & !_LC4_W6 & !_LC6_W6;

-- Node name is 'rezerv8_fpga~14' 
-- Equation name is 'rezerv8_fpga~14', location is LC8_D4, type is buried.
-- synthesized logic cell 
_LC8_D4  = LCELL( _EQ014);
  _EQ014 =  _LC3_W6 &  _LC5_D3 &  _LC5_D12 &  _LC6_W24
         # !_LC3_W6 &  _LC5_D3 & !_LC5_D12 &  _LC6_W24
         #  _LC3_W6 & !_LC5_D3 &  _LC5_D12 & !_LC6_W24
         # !_LC3_W6 & !_LC5_D3 & !_LC5_D12 & !_LC6_W24;

-- Node name is 'rezerv8_fpga~15' 
-- Equation name is 'rezerv8_fpga~15', location is LC2_D17, type is buried.
-- synthesized logic cell 
_LC2_D17 = LCELL( _EQ015);
  _EQ015 =  _LC1_D17 &  _LC1_W24 &  _LC3_W24 &  _LC4_D23
         #  _LC1_D17 & !_LC1_W24 &  _LC3_W24 & !_LC4_D23
         # !_LC1_D17 &  _LC1_W24 & !_LC3_W24 &  _LC4_D23
         # !_LC1_D17 & !_LC1_W24 & !_LC3_W24 & !_LC4_D23;

-- Node name is 'rezerv8_fpga~16' 
-- Equation name is 'rezerv8_fpga~16', location is LC1_D16, type is buried.
-- synthesized logic cell 
_LC1_D16 = LCELL( _EQ016);
  _EQ016 =  _LC4_W24 &  _LC6_D16 &  _LC8_D5 &  _LC8_W7
         # !_LC4_W24 & !_LC6_D16 &  _LC8_D5 &  _LC8_W7
         #  _LC4_W24 &  _LC6_D16 & !_LC8_D5 & !_LC8_W7
         # !_LC4_W24 & !_LC6_D16 & !_LC8_D5 & !_LC8_W7;

-- Node name is 'rezerv8_fpga~17' 
-- Equation name is 'rezerv8_fpga~17', location is LC1_D4, type is buried.
-- synthesized logic cell 
_LC1_D4  = LCELL( _EQ017);
  _EQ017 =  _LC1_D16 &  _LC2_D17 &  _LC7_D4 &  _LC8_D4;

-- Node name is 'rezerv8_fpga~18' 
-- Equation name is 'rezerv8_fpga~18', location is LC5_E18, type is buried.
-- synthesized logic cell 
_LC5_E18 = LCELL( _EQ018);
  _EQ018 =  _LC1_H17 &  _LC2_E18 &  _LC4_E18 &  _LC4_H17
         # !_LC1_H17 &  _LC2_E18 & !_LC4_E18 &  _LC4_H17
         #  _LC1_H17 & !_LC2_E18 &  _LC4_E18 & !_LC4_H17
         # !_LC1_H17 & !_LC2_E18 & !_LC4_E18 & !_LC4_H17;

-- Node name is 'rezerv8_fpga~19' 
-- Equation name is 'rezerv8_fpga~19', location is LC5_E5, type is buried.
-- synthesized logic cell 
_LC5_E5  = LCELL( _EQ019);
  _EQ019 =  _LC2_H11 &  _LC3_E5 &  _LC3_H17 &  _LC6_E5
         #  _LC2_H11 &  _LC3_E5 & !_LC3_H17 & !_LC6_E5
         # !_LC2_H11 & !_LC3_E5 &  _LC3_H17 &  _LC6_E5
         # !_LC2_H11 & !_LC3_E5 & !_LC3_H17 & !_LC6_E5;

-- Node name is 'rezerv8_fpga~20' 
-- Equation name is 'rezerv8_fpga~20', location is LC5_E4, type is buried.
-- synthesized logic cell 
_LC5_E4  = LCELL( _EQ020);
  _EQ020 =  _LC2_E4 &  _LC3_H11 &  _LC7_E8 &  _LC8_H11
         #  _LC2_E4 &  _LC3_H11 & !_LC7_E8 & !_LC8_H11
         # !_LC2_E4 & !_LC3_H11 &  _LC7_E8 &  _LC8_H11
         # !_LC2_E4 & !_LC3_H11 & !_LC7_E8 & !_LC8_H11;

-- Node name is 'rezerv8_fpga~21' 
-- Equation name is 'rezerv8_fpga~21', location is LC8_E21, type is buried.
-- synthesized logic cell 
_LC8_E21 = LCELL( _EQ021);
  _EQ021 =  _LC1_E14 &  _LC2_W6 &  _LC5_H11 &  _LC7_E21
         # !_LC1_E14 &  _LC2_W6 & !_LC5_H11 &  _LC7_E21
         #  _LC1_E14 & !_LC2_W6 &  _LC5_H11 & !_LC7_E21
         # !_LC1_E14 & !_LC2_W6 & !_LC5_H11 & !_LC7_E21;

-- Node name is 'rezerv8_fpga~22' 
-- Equation name is 'rezerv8_fpga~22', location is LC6_E18, type is buried.
-- synthesized logic cell 
_LC6_E18 = LCELL( _EQ022);
  _EQ022 =  _LC5_E4 &  _LC5_E5 &  _LC5_E18 &  _LC8_E21;

-- Node name is 'rezerv8_fpga~23' 
-- Equation name is 'rezerv8_fpga~23', location is LC5_D18, type is buried.
-- synthesized logic cell 
_LC5_D18 = LCELL( _EQ023);
  _EQ023 =  _LC2_D18 &  _LC6_W18 &  _LC7_D18 &  _LC8_W18
         #  _LC2_D18 & !_LC6_W18 & !_LC7_D18 &  _LC8_W18
         # !_LC2_D18 &  _LC6_W18 &  _LC7_D18 & !_LC8_W18
         # !_LC2_D18 & !_LC6_W18 & !_LC7_D18 & !_LC8_W18;

-- Node name is 'rezerv8_fpga~24' 
-- Equation name is 'rezerv8_fpga~24', location is LC4_D26, type is buried.
-- synthesized logic cell 
_LC4_D26 = LCELL( _EQ024);
  _EQ024 =  _LC1_W18 &  _LC2_D12 &  _LC2_D26 &  _LC4_D3
         # !_LC1_W18 & !_LC2_D12 &  _LC2_D26 &  _LC4_D3
         #  _LC1_W18 &  _LC2_D12 & !_LC2_D26 & !_LC4_D3
         # !_LC1_W18 & !_LC2_D12 & !_LC2_D26 & !_LC4_D3;

-- Node name is 'rezerv8_fpga~25' 
-- Equation name is 'rezerv8_fpga~25', location is LC8_D26, type is buried.
-- synthesized logic cell 
_LC8_D26 = LCELL( _EQ025);
  _EQ025 =  _LC2_D15 &  _LC2_H1 &  _LC5_D23 &  _LC5_D26
         #  _LC2_D15 &  _LC2_H1 & !_LC5_D23 & !_LC5_D26
         # !_LC2_D15 & !_LC2_H1 &  _LC5_D23 &  _LC5_D26
         # !_LC2_D15 & !_LC2_H1 & !_LC5_D23 & !_LC5_D26;

-- Node name is 'rezerv8_fpga~26' 
-- Equation name is 'rezerv8_fpga~26', location is LC2_D8, type is buried.
-- synthesized logic cell 
_LC2_D8  = LCELL( _EQ026);
  _EQ026 =  _LC4_D8 &  _LC6_H17 &  _LC7_D8 &  _LC7_D26
         #  _LC4_D8 &  _LC6_H17 & !_LC7_D8 & !_LC7_D26
         # !_LC4_D8 & !_LC6_H17 &  _LC7_D8 &  _LC7_D26
         # !_LC4_D8 & !_LC6_H17 & !_LC7_D8 & !_LC7_D26;

-- Node name is 'rezerv8_fpga~27' 
-- Equation name is 'rezerv8_fpga~27', location is LC6_D26, type is buried.
-- synthesized logic cell 
_LC6_D26 = LCELL( _EQ027);
  _EQ027 =  _LC2_D8 &  _LC4_D26 &  _LC5_D18 &  _LC8_D26;

-- Node name is 'rezerv8_fpga~28' 
-- Equation name is 'rezerv8_fpga~28', location is LC7_E18, type is buried.
-- synthesized logic cell 
_LC7_E18 = LCELL( _EQ028);
  _EQ028 =  _LC1_D4 &  _LC1_E47 &  _LC6_D26 &  _LC6_E18;

-- Node name is 'rezerv8_fpga~29' 
-- Equation name is 'rezerv8_fpga~29', location is LC8_E38, type is buried.
-- synthesized logic cell 
_LC8_E38 = LCELL( _EQ029);
  _EQ029 =  _LC1_W7 &  _LC5_E38 &  _LC6_W7 &  _LC7_E38
         #  _LC1_W7 &  _LC5_E38 & !_LC6_W7 & !_LC7_E38
         # !_LC1_W7 & !_LC5_E38 &  _LC6_W7 &  _LC7_E38
         # !_LC1_W7 & !_LC5_E38 & !_LC6_W7 & !_LC7_E38;

-- Node name is 'rezerv8_fpga~30' 
-- Equation name is 'rezerv8_fpga~30', location is LC1_E45, type is buried.
-- synthesized logic cell 
_LC1_E45 = LCELL( _EQ030);
  _EQ030 =  _LC2_E5 &  _LC4_E45 &  _LC4_W7 &  _LC4_W16
         # !_LC2_E5 &  _LC4_E45 & !_LC4_W7 &  _LC4_W16
         #  _LC2_E5 & !_LC4_E45 &  _LC4_W7 & !_LC4_W16
         # !_LC2_E5 & !_LC4_E45 & !_LC4_W7 & !_LC4_W16;

-- Node name is 'rezerv8_fpga~31' 
-- Equation name is 'rezerv8_fpga~31', location is LC2_E42, type is buried.
-- synthesized logic cell 
_LC2_E42 = LCELL( _EQ031);
  _EQ031 =  _LC3_E42 &  _LC3_W16 &  _LC6_E8 &  _LC6_W16
         #  _LC3_E42 & !_LC3_W16 & !_LC6_E8 &  _LC6_W16
         # !_LC3_E42 &  _LC3_W16 &  _LC6_E8 & !_LC6_W16
         # !_LC3_E42 & !_LC3_W16 & !_LC6_E8 & !_LC6_W16;

-- Node name is 'rezerv8_fpga~32' 
-- Equation name is 'rezerv8_fpga~32', location is LC1_E17, type is buried.
-- synthesized logic cell 
_LC1_E17 = LCELL( _EQ032);
  _EQ032 =  _LC1_W16 &  _LC5_E16 &  _LC5_E17 &  _LC7_W18
         # !_LC1_W16 & !_LC5_E16 &  _LC5_E17 &  _LC7_W18
         #  _LC1_W16 &  _LC5_E16 & !_LC5_E17 & !_LC7_W18
         # !_LC1_W16 & !_LC5_E16 & !_LC5_E17 & !_LC7_W18;

-- Node name is 'rezerv8_fpga~33' 
-- Equation name is 'rezerv8_fpga~33', location is LC1_E38, type is buried.
-- synthesized logic cell 
_LC1_E38 = LCELL( _EQ033);
  _EQ033 =  _LC1_E17 &  _LC1_E45 &  _LC2_E42 &  _LC8_E38;

-- Node name is 'rezerv8_fpga~34' 
-- Equation name is 'rezerv8_fpga~34', location is LC6_V14, type is buried.
-- synthesized logic cell 
_LC6_V14 = LCELL( _EQ034);
  _EQ034 =  _LC2_V22 &  _LC4_W6 &  _LC5_V14 &  _LC6_W6
         # !_LC2_V22 &  _LC4_W6 &  _LC5_V14 & !_LC6_W6
         #  _LC2_V22 & !_LC4_W6 & !_LC5_V14 &  _LC6_W6
         # !_LC2_V22 & !_LC4_W6 & !_LC5_V14 & !_LC6_W6;

-- Node name is 'rezerv8_fpga~35' 
-- Equation name is 'rezerv8_fpga~35', location is LC5_V16, type is buried.
-- synthesized logic cell 
_LC5_V16 = LCELL( _EQ035);
  _EQ035 =  _LC1_V16 &  _LC3_O10 &  _LC3_W6 &  _LC6_W24
         # !_LC1_V16 &  _LC3_O10 & !_LC3_W6 &  _LC6_W24
         #  _LC1_V16 & !_LC3_O10 &  _LC3_W6 & !_LC6_W24
         # !_LC1_V16 & !_LC3_O10 & !_LC3_W6 & !_LC6_W24;

-- Node name is 'rezerv8_fpga~36' 
-- Equation name is 'rezerv8_fpga~36', location is LC6_V17, type is buried.
-- synthesized logic cell 
_LC6_V17 = LCELL( _EQ036);
  _EQ036 =  _LC1_V21 &  _LC1_W24 &  _LC2_V17 &  _LC3_W24
         # !_LC1_V21 & !_LC1_W24 &  _LC2_V17 &  _LC3_W24
         #  _LC1_V21 &  _LC1_W24 & !_LC2_V17 & !_LC3_W24
         # !_LC1_V21 & !_LC1_W24 & !_LC2_V17 & !_LC3_W24;

-- Node name is 'rezerv8_fpga~37' 
-- Equation name is 'rezerv8_fpga~37', location is LC1_D1, type is buried.
-- synthesized logic cell 
_LC1_D1  = LCELL( _EQ037);
  _EQ037 =  _LC2_D16 &  _LC4_D1 &  _LC4_W24 &  _LC8_W7
         # !_LC2_D16 &  _LC4_D1 & !_LC4_W24 &  _LC8_W7
         #  _LC2_D16 & !_LC4_D1 &  _LC4_W24 & !_LC8_W7
         # !_LC2_D16 & !_LC4_D1 & !_LC4_W24 & !_LC8_W7;

-- Node name is 'rezerv8_fpga~38' 
-- Equation name is 'rezerv8_fpga~38', location is LC6_V16, type is buried.
-- synthesized logic cell 
_LC6_V16 = LCELL( _EQ038);
  _EQ038 =  _LC1_D1 &  _LC5_V16 &  _LC6_V14 &  _LC6_V17;

-- Node name is 'rezerv8_fpga~39' 
-- Equation name is 'rezerv8_fpga~39', location is LC1_V22, type is buried.
-- synthesized logic cell 
_LC1_V22 = LCELL( _EQ039);
  _EQ039 =  _LC1_H17 &  _LC4_H17 &  _LC6_V22 &  _LC7_V22
         # !_LC1_H17 &  _LC4_H17 &  _LC6_V22 & !_LC7_V22
         #  _LC1_H17 & !_LC4_H17 & !_LC6_V22 &  _LC7_V22
         # !_LC1_H17 & !_LC4_H17 & !_LC6_V22 & !_LC7_V22;

-- Node name is 'rezerv8_fpga~40' 
-- Equation name is 'rezerv8_fpga~40', location is LC1_E26, type is buried.
-- synthesized logic cell 
_LC1_E26 = LCELL( _EQ040);
  _EQ040 =  _LC2_E25 &  _LC2_H11 &  _LC3_E26 &  _LC3_H17
         # !_LC2_E25 &  _LC2_H11 &  _LC3_E26 & !_LC3_H17
         #  _LC2_E25 & !_LC2_H11 & !_LC3_E26 &  _LC3_H17
         # !_LC2_E25 & !_LC2_H11 & !_LC3_E26 & !_LC3_H17;

-- Node name is 'rezerv8_fpga~41' 
-- Equation name is 'rezerv8_fpga~41', location is LC1_M16, type is buried.
-- synthesized logic cell 
_LC1_M16 = LCELL( _EQ041);
  _EQ041 =  _LC3_H11 &  _LC4_E20 &  _LC4_M16 &  _LC8_H11
         #  _LC3_H11 & !_LC4_E20 &  _LC4_M16 & !_LC8_H11
         # !_LC3_H11 &  _LC4_E20 & !_LC4_M16 &  _LC8_H11
         # !_LC3_H11 & !_LC4_E20 & !_LC4_M16 & !_LC8_H11;

-- Node name is 'rezerv8_fpga~42' 
-- Equation name is 'rezerv8_fpga~42', location is LC7_M1, type is buried.
-- synthesized logic cell 
_LC7_M1  = LCELL( _EQ042);
  _EQ042 =  _LC1_E20 &  _LC2_W6 &  _LC5_H11 &  _LC8_E1
         # !_LC1_E20 &  _LC2_W6 & !_LC5_H11 &  _LC8_E1
         #  _LC1_E20 & !_LC2_W6 &  _LC5_H11 & !_LC8_E1
         # !_LC1_E20 & !_LC2_W6 & !_LC5_H11 & !_LC8_E1;

-- Node name is 'rezerv8_fpga~43' 
-- Equation name is 'rezerv8_fpga~43', location is LC1_M1, type is buried.
-- synthesized logic cell 
_LC1_M1  = LCELL( _EQ043);
  _EQ043 =  _LC1_E26 &  _LC1_M16 &  _LC1_V22 &  _LC7_M1;

-- Node name is 'rezerv8_fpga~44' 
-- Equation name is 'rezerv8_fpga~44', location is LC2_V26, type is buried.
-- synthesized logic cell 
_LC2_V26 = LCELL( _EQ044);
  _EQ044 =  _LC5_V26 &  _LC6_W18 &  _LC8_V26 &  _LC8_W18
         # !_LC5_V26 & !_LC6_W18 &  _LC8_V26 &  _LC8_W18
         #  _LC5_V26 &  _LC6_W18 & !_LC8_V26 & !_LC8_W18
         # !_LC5_V26 & !_LC6_W18 & !_LC8_V26 & !_LC8_W18;

-- Node name is 'rezerv8_fpga~45' 
-- Equation name is 'rezerv8_fpga~45', location is LC2_O10, type is buried.
-- synthesized logic cell 
_LC2_O10 = LCELL( _EQ045);
  _EQ045 =  _LC1_W18 &  _LC2_D26 &  _LC3_O26 &  _LC6_O10
         # !_LC1_W18 &  _LC2_D26 & !_LC3_O26 &  _LC6_O10
         #  _LC1_W18 & !_LC2_D26 &  _LC3_O26 & !_LC6_O10
         # !_LC1_W18 & !_LC2_D26 & !_LC3_O26 & !_LC6_O10;

-- Node name is 'rezerv8_fpga~46' 
-- Equation name is 'rezerv8_fpga~46', location is LC8_V15, type is buried.
-- synthesized logic cell 
_LC8_V15 = LCELL( _EQ046);
  _EQ046 =  _LC2_H1 &  _LC3_V15 &  _LC5_D26 &  _LC5_V15
         #  _LC2_H1 &  _LC3_V15 & !_LC5_D26 & !_LC5_V15
         # !_LC2_H1 & !_LC3_V15 &  _LC5_D26 &  _LC5_V15
         # !_LC2_H1 & !_LC3_V15 & !_LC5_D26 & !_LC5_V15;

-- Node name is 'rezerv8_fpga~47' 
-- Equation name is 'rezerv8_fpga~47', location is LC2_V6, type is buried.
-- synthesized logic cell 
_LC2_V6  = LCELL( _EQ047);
  _EQ047 =  _LC3_V1 &  _LC4_V6 &  _LC6_H17 &  _LC7_D26
         # !_LC3_V1 &  _LC4_V6 &  _LC6_H17 & !_LC7_D26
         #  _LC3_V1 & !_LC4_V6 & !_LC6_H17 &  _LC7_D26
         # !_LC3_V1 & !_LC4_V6 & !_LC6_H17 & !_LC7_D26;

-- Node name is 'rezerv8_fpga~48' 
-- Equation name is 'rezerv8_fpga~48', location is LC2_V15, type is buried.
-- synthesized logic cell 
_LC2_V15 = LCELL( _EQ048);
  _EQ048 =  _LC2_O10 &  _LC2_V6 &  _LC2_V26 &  _LC8_V15;

-- Node name is 'rezerv8_fpga~49' 
-- Equation name is 'rezerv8_fpga~49', location is LC7_V16, type is buried.
-- synthesized logic cell 
_LC7_V16 = LCELL( _EQ049);
  _EQ049 =  _LC1_E38 &  _LC1_M1 &  _LC2_V15 &  _LC6_V16;

-- Node name is 'rezerv8_fpga~50' 
-- Equation name is 'rezerv8_fpga~50', location is LC7_E29, type is buried.
-- synthesized logic cell 
_LC7_E29 = LCELL( _EQ050);
  _EQ050 =  _LC1_W7 &  _LC4_E29 &  _LC6_E29 &  _LC6_W7
         #  _LC1_W7 &  _LC4_E29 & !_LC6_E29 & !_LC6_W7
         # !_LC1_W7 & !_LC4_E29 &  _LC6_E29 &  _LC6_W7
         # !_LC1_W7 & !_LC4_E29 & !_LC6_E29 & !_LC6_W7;

-- Node name is 'rezerv8_fpga~51' 
-- Equation name is 'rezerv8_fpga~51', location is LC1_E48, type is buried.
-- synthesized logic cell 
_LC1_E48 = LCELL( _EQ051);
  _EQ051 =  _LC3_E48 &  _LC4_E48 &  _LC4_W7 &  _LC4_W16
         #  _LC3_E48 & !_LC4_E48 & !_LC4_W7 &  _LC4_W16
         # !_LC3_E48 &  _LC4_E48 &  _LC4_W7 & !_LC4_W16
         # !_LC3_E48 & !_LC4_E48 & !_LC4_W7 & !_LC4_W16;

-- Node name is 'rezerv8_fpga~52' 
-- Equation name is 'rezerv8_fpga~52', location is LC2_E41, type is buried.
-- synthesized logic cell 
_LC2_E41 = LCELL( _EQ052);
  _EQ052 =  _LC2_E20 &  _LC3_E41 &  _LC3_W16 &  _LC6_W16
         # !_LC2_E20 &  _LC3_E41 & !_LC3_W16 &  _LC6_W16
         #  _LC2_E20 & !_LC3_E41 &  _LC3_W16 & !_LC6_W16
         # !_LC2_E20 & !_LC3_E41 & !_LC3_W16 & !_LC6_W16;

-- Node name is 'rezerv8_fpga~53' 
-- Equation name is 'rezerv8_fpga~53', location is LC8_E29, type is buried.
-- synthesized logic cell 
_LC8_E29 = LCELL( _EQ053);
  _EQ053 =  _LC1_W16 &  _LC2_E29 &  _LC6_E16 &  _LC7_W18
         # !_LC1_W16 &  _LC2_E29 & !_LC6_E16 &  _LC7_W18
         #  _LC1_W16 & !_LC2_E29 &  _LC6_E16 & !_LC7_W18
         # !_LC1_W16 & !_LC2_E29 & !_LC6_E16 & !_LC7_W18;

-- Node name is 'rezerv8_fpga~54' 
-- Equation name is 'rezerv8_fpga~54', location is LC1_E29, type is buried.
-- synthesized logic cell 
_LC1_E29 = LCELL( _EQ054);
  _EQ054 =  _LC1_E48 &  _LC2_E41 &  _LC7_E29 &  _LC8_E29;

-- Node name is 'rezerv8_fpga~55' 
-- Equation name is 'rezerv8_fpga~55', location is LC3_V14, type is buried.
-- synthesized logic cell 
_LC3_V14 = LCELL( _EQ055);
  _EQ055 =  _LC2_V14 &  _LC4_W6 &  _LC6_W6 &  _LC8_V14
         # !_LC2_V14 &  _LC4_W6 & !_LC6_W6 &  _LC8_V14
         #  _LC2_V14 & !_LC4_W6 &  _LC6_W6 & !_LC8_V14
         # !_LC2_V14 & !_LC4_W6 & !_LC6_W6 & !_LC8_V14;

-- Node name is 'rezerv8_fpga~56' 
-- Equation name is 'rezerv8_fpga~56', location is LC4_O7, type is buried.
-- synthesized logic cell 
_LC4_O7  = LCELL( _EQ056);
  _EQ056 =  _LC3_W6 &  _LC6_W24 &  _LC7_O7 &  _LC8_O7
         # !_LC3_W6 &  _LC6_W24 &  _LC7_O7 & !_LC8_O7
         #  _LC3_W6 & !_LC6_W24 & !_LC7_O7 &  _LC8_O7
         # !_LC3_W6 & !_LC6_W24 & !_LC7_O7 & !_LC8_O7;

-- Node name is 'rezerv8_fpga~57' 
-- Equation name is 'rezerv8_fpga~57', location is LC5_V17, type is buried.
-- synthesized logic cell 
_LC5_V17 = LCELL( _EQ057);
  _EQ057 =  _LC1_V6 &  _LC1_W24 &  _LC3_W24 &  _LC5_V20
         #  _LC1_V6 & !_LC1_W24 &  _LC3_W24 & !_LC5_V20
         # !_LC1_V6 &  _LC1_W24 & !_LC3_W24 &  _LC5_V20
         # !_LC1_V6 & !_LC1_W24 & !_LC3_W24 & !_LC5_V20;

-- Node name is 'rezerv8_fpga~58' 
-- Equation name is 'rezerv8_fpga~58', location is LC5_V25, type is buried.
-- synthesized logic cell 
_LC5_V25 = LCELL( _EQ058);
  _EQ058 =  _LC3_V8 &  _LC3_V25 &  _LC4_W24 &  _LC8_W7
         # !_LC3_V8 &  _LC3_V25 & !_LC4_W24 &  _LC8_W7
         #  _LC3_V8 & !_LC3_V25 &  _LC4_W24 & !_LC8_W7
         # !_LC3_V8 & !_LC3_V25 & !_LC4_W24 & !_LC8_W7;

-- Node name is 'rezerv8_fpga~59' 
-- Equation name is 'rezerv8_fpga~59', location is LC7_V17, type is buried.
-- synthesized logic cell 
_LC7_V17 = LCELL( _EQ059);
  _EQ059 =  _LC3_V14 &  _LC4_O7 &  _LC5_V17 &  _LC5_V25;

-- Node name is 'rezerv8_fpga~60' 
-- Equation name is 'rezerv8_fpga~60', location is LC7_E11, type is buried.
-- synthesized logic cell 
_LC7_E11 = LCELL( _EQ060);
  _EQ060 =  _LC1_H17 &  _LC3_E11 &  _LC4_H17 &  _LC6_E11
         # !_LC1_H17 &  _LC3_E11 &  _LC4_H17 & !_LC6_E11
         #  _LC1_H17 & !_LC3_E11 & !_LC4_H17 &  _LC6_E11
         # !_LC1_H17 & !_LC3_E11 & !_LC4_H17 & !_LC6_E11;

-- Node name is 'rezerv8_fpga~61' 
-- Equation name is 'rezerv8_fpga~61', location is LC4_E6, type is buried.
-- synthesized logic cell 
_LC4_E6  = LCELL( _EQ061);
  _EQ061 =  _LC2_E6 &  _LC2_H11 &  _LC3_H17 &  _LC8_E25
         #  _LC2_E6 &  _LC2_H11 & !_LC3_H17 & !_LC8_E25
         # !_LC2_E6 & !_LC2_H11 &  _LC3_H17 &  _LC8_E25
         # !_LC2_E6 & !_LC2_H11 & !_LC3_H17 & !_LC8_E25;

-- Node name is 'rezerv8_fpga~62' 
-- Equation name is 'rezerv8_fpga~62', location is LC4_E19, type is buried.
-- synthesized logic cell 
_LC4_E19 = LCELL( _EQ062);
  _EQ062 =  _LC2_E19 &  _LC3_E20 &  _LC3_H11 &  _LC8_H11
         #  _LC2_E19 & !_LC3_E20 &  _LC3_H11 & !_LC8_H11
         # !_LC2_E19 &  _LC3_E20 & !_LC3_H11 &  _LC8_H11
         # !_LC2_E19 & !_LC3_E20 & !_LC3_H11 & !_LC8_H11;

-- Node name is 'rezerv8_fpga~63' 
-- Equation name is 'rezerv8_fpga~63', location is LC8_E11, type is buried.
-- synthesized logic cell 
_LC8_E11 = LCELL( _EQ063);
  _EQ063 =  _LC2_W6 &  _LC3_E1 &  _LC5_H11 &  _LC6_E14
         #  _LC2_W6 &  _LC3_E1 & !_LC5_H11 & !_LC6_E14
         # !_LC2_W6 & !_LC3_E1 &  _LC5_H11 &  _LC6_E14
         # !_LC2_W6 & !_LC3_E1 & !_LC5_H11 & !_LC6_E14;

-- Node name is 'rezerv8_fpga~64' 
-- Equation name is 'rezerv8_fpga~64', location is LC1_E11, type is buried.
-- synthesized logic cell 
_LC1_E11 = LCELL( _EQ064);
  _EQ064 =  _LC4_E6 &  _LC4_E19 &  _LC7_E11 &  _LC8_E11;

-- Node name is 'rezerv8_fpga~65' 
-- Equation name is 'rezerv8_fpga~65', location is LC8_V10, type is buried.
-- synthesized logic cell 
_LC8_V10 = LCELL( _EQ065);
  _EQ065 =  _LC5_V10 &  _LC5_V22 &  _LC6_W18 &  _LC8_W18
         #  _LC5_V10 & !_LC5_V22 & !_LC6_W18 &  _LC8_W18
         # !_LC5_V10 &  _LC5_V22 &  _LC6_W18 & !_LC8_W18
         # !_LC5_V10 & !_LC5_V22 & !_LC6_W18 & !_LC8_W18;

-- Node name is 'rezerv8_fpga~66' 
-- Equation name is 'rezerv8_fpga~66', location is LC2_O26, type is buried.
-- synthesized logic cell 
_LC2_O26 = LCELL( _EQ066);
  _EQ066 =  _LC1_W18 &  _LC2_D26 &  _LC4_V8 &  _LC6_O26
         # !_LC1_W18 &  _LC2_D26 &  _LC4_V8 & !_LC6_O26
         #  _LC1_W18 & !_LC2_D26 & !_LC4_V8 &  _LC6_O26
         # !_LC1_W18 & !_LC2_D26 & !_LC4_V8 & !_LC6_O26;

-- Node name is 'rezerv8_fpga~67' 
-- Equation name is 'rezerv8_fpga~67', location is LC6_V8, type is buried.
-- synthesized logic cell 
_LC6_V8  = LCELL( _EQ067);
  _EQ067 =  _LC2_H1 &  _LC3_V20 &  _LC5_D26 &  _LC8_V8
         #  _LC2_H1 & !_LC3_V20 & !_LC5_D26 &  _LC8_V8
         # !_LC2_H1 &  _LC3_V20 &  _LC5_D26 & !_LC8_V8
         # !_LC2_H1 & !_LC3_V20 & !_LC5_D26 & !_LC8_V8;

-- Node name is 'rezerv8_fpga~68' 
-- Equation name is 'rezerv8_fpga~68', location is LC5_V6, type is buried.
-- synthesized logic cell 
_LC5_V6  = LCELL( _EQ068);
  _EQ068 =  _LC4_V1 &  _LC6_H17 &  _LC7_D26 &  _LC8_V6
         # !_LC4_V1 &  _LC6_H17 & !_LC7_D26 &  _LC8_V6
         #  _LC4_V1 & !_LC6_H17 &  _LC7_D26 & !_LC8_V6
         # !_LC4_V1 & !_LC6_H17 & !_LC7_D26 & !_LC8_V6;

-- Node name is 'rezerv8_fpga~69' 
-- Equation name is 'rezerv8_fpga~69', location is LC3_V10, type is buried.
-- synthesized logic cell 
_LC3_V10 = LCELL( _EQ069);
  _EQ069 =  _LC2_O26 &  _LC5_V6 &  _LC6_V8 &  _LC8_V10;

-- Node name is 'rezerv8_fpga~70' 
-- Equation name is 'rezerv8_fpga~70', location is LC8_V17, type is buried.
-- synthesized logic cell 
_LC8_V17 = LCELL( _EQ070);
  _EQ070 =  _LC1_E11 &  _LC1_E29 &  _LC3_V10 &  _LC7_V17;

-- Node name is 'rezerv8_fpga~71' 
-- Equation name is 'rezerv8_fpga~71', location is LC5_E40, type is buried.
-- synthesized logic cell 
_LC5_E40 = LCELL( _EQ071);
  _EQ071 =  _LC1_W7 &  _LC3_E39 &  _LC6_E37 &  _LC6_W7
         #  _LC1_W7 & !_LC3_E39 &  _LC6_E37 & !_LC6_W7
         # !_LC1_W7 &  _LC3_E39 & !_LC6_E37 &  _LC6_W7
         # !_LC1_W7 & !_LC3_E39 & !_LC6_E37 & !_LC6_W7;

-- Node name is 'rezerv8_fpga~72' 
-- Equation name is 'rezerv8_fpga~72', location is LC2_E48, type is buried.
-- synthesized logic cell 
_LC2_E48 = LCELL( _EQ072);
  _EQ072 =  _LC4_W7 &  _LC4_W16 &  _LC6_E48 &  _LC8_E48
         # !_LC4_W7 &  _LC4_W16 &  _LC6_E48 & !_LC8_E48
         #  _LC4_W7 & !_LC4_W16 & !_LC6_E48 &  _LC8_E48
         # !_LC4_W7 & !_LC4_W16 & !_LC6_E48 & !_LC8_E48;

-- Node name is 'rezerv8_fpga~73' 
-- Equation name is 'rezerv8_fpga~73', location is LC8_E41, type is buried.
-- synthesized logic cell 
_LC8_E41 = LCELL( _EQ073);
  _EQ073 =  _LC3_W16 &  _LC5_E41 &  _LC6_W16 &  _LC7_E41
         # !_LC3_W16 &  _LC5_E41 &  _LC6_W16 & !_LC7_E41
         #  _LC3_W16 & !_LC5_E41 & !_LC6_W16 &  _LC7_E41
         # !_LC3_W16 & !_LC5_E41 & !_LC6_W16 & !_LC7_E41;

-- Node name is 'rezerv8_fpga~74' 
-- Equation name is 'rezerv8_fpga~74', location is LC6_E40, type is buried.
-- synthesized logic cell 
_LC6_E40 = LCELL( _EQ074);
  _EQ074 =  _LC1_W16 &  _LC2_E1 &  _LC3_E40 &  _LC7_W18
         # !_LC1_W16 &  _LC2_E1 & !_LC3_E40 &  _LC7_W18
         #  _LC1_W16 & !_LC2_E1 &  _LC3_E40 & !_LC7_W18
         # !_LC1_W16 & !_LC2_E1 & !_LC3_E40 & !_LC7_W18;

-- Node name is 'rezerv8_fpga~75' 
-- Equation name is 'rezerv8_fpga~75', location is LC8_E40, type is buried.
-- synthesized logic cell 
_LC8_E40 = LCELL( _EQ075);
  _EQ075 =  _LC2_E48 &  _LC5_E40 &  _LC6_E40 &  _LC8_E41;

-- Node name is 'rezerv8_fpga~76' 
-- Equation name is 'rezerv8_fpga~76', location is LC8_D14, type is buried.
-- synthesized logic cell 
_LC8_D14 = LCELL( _EQ076);
  _EQ076 =  _LC3_D14 &  _LC4_D14 &  _LC4_W6 &  _LC6_W6
         #  _LC3_D14 & !_LC4_D14 &  _LC4_W6 & !_LC6_W6
         # !_LC3_D14 &  _LC4_D14 & !_LC4_W6 &  _LC6_W6
         # !_LC3_D14 & !_LC4_D14 & !_LC4_W6 & !_LC6_W6;

-- Node name is 'rezerv8_fpga~77' 
-- Equation name is 'rezerv8_fpga~77', location is LC5_D24, type is buried.
-- synthesized logic cell 
_LC5_D24 = LCELL( _EQ077);
  _EQ077 =  _LC2_D21 &  _LC3_D21 &  _LC3_W6 &  _LC6_W24
         #  _LC2_D21 & !_LC3_D21 & !_LC3_W6 &  _LC6_W24
         # !_LC2_D21 &  _LC3_D21 &  _LC3_W6 & !_LC6_W24
         # !_LC2_D21 & !_LC3_D21 & !_LC3_W6 & !_LC6_W24;

-- Node name is 'rezerv8_fpga~78' 
-- Equation name is 'rezerv8_fpga~78', location is LC8_D11, type is buried.
-- synthesized logic cell 
_LC8_D11 = LCELL( _EQ078);
  _EQ078 =  _LC1_W24 &  _LC3_D11 &  _LC3_W24 &  _LC4_D21
         # !_LC1_W24 &  _LC3_D11 &  _LC3_W24 & !_LC4_D21
         #  _LC1_W24 & !_LC3_D11 & !_LC3_W24 &  _LC4_D21
         # !_LC1_W24 & !_LC3_D11 & !_LC3_W24 & !_LC4_D21;

-- Node name is 'rezerv8_fpga~79' 
-- Equation name is 'rezerv8_fpga~79', location is LC2_V25, type is buried.
-- synthesized logic cell 
_LC2_V25 = LCELL( _EQ079);
  _EQ079 =  _LC4_W24 &  _LC6_V25 &  _LC8_V25 &  _LC8_W7
         # !_LC4_W24 &  _LC6_V25 & !_LC8_V25 &  _LC8_W7
         #  _LC4_W24 & !_LC6_V25 &  _LC8_V25 & !_LC8_W7
         # !_LC4_W24 & !_LC6_V25 & !_LC8_V25 & !_LC8_W7;

-- Node name is 'rezerv8_fpga~80' 
-- Equation name is 'rezerv8_fpga~80', location is LC4_D11, type is buried.
-- synthesized logic cell 
_LC4_D11 = LCELL( _EQ080);
  _EQ080 =  _LC2_V25 &  _LC5_D24 &  _LC8_D11 &  _LC8_D14;

-- Node name is 'rezerv8_fpga~81' 
-- Equation name is 'rezerv8_fpga~81', location is LC7_E23, type is buried.
-- synthesized logic cell 
_LC7_E23 = LCELL( _EQ081);
  _EQ081 =  _LC1_H17 &  _LC4_H17 &  _LC7_E37 &  _LC7_E39
         # !_LC1_H17 &  _LC4_H17 &  _LC7_E37 & !_LC7_E39
         #  _LC1_H17 & !_LC4_H17 & !_LC7_E37 &  _LC7_E39
         # !_LC1_H17 & !_LC4_H17 & !_LC7_E37 & !_LC7_E39;

-- Node name is 'rezerv8_fpga~82' 
-- Equation name is 'rezerv8_fpga~82', location is LC8_E6, type is buried.
-- synthesized logic cell 
_LC8_E6  = LCELL( _EQ082);
  _EQ082 =  _LC2_H11 &  _LC3_H17 &  _LC5_E6 &  _LC7_E6
         #  _LC2_H11 & !_LC3_H17 &  _LC5_E6 & !_LC7_E6
         # !_LC2_H11 &  _LC3_H17 & !_LC5_E6 &  _LC7_E6
         # !_LC2_H11 & !_LC3_H17 & !_LC5_E6 & !_LC7_E6;

-- Node name is 'rezerv8_fpga~83' 
-- Equation name is 'rezerv8_fpga~83', location is LC5_E7, type is buried.
-- synthesized logic cell 
_LC5_E7  = LCELL( _EQ083);
  _EQ083 =  _LC3_H11 &  _LC6_E7 &  _LC8_E7 &  _LC8_H11
         #  _LC3_H11 &  _LC6_E7 & !_LC8_E7 & !_LC8_H11
         # !_LC3_H11 & !_LC6_E7 &  _LC8_E7 &  _LC8_H11
         # !_LC3_H11 & !_LC6_E7 & !_LC8_E7 & !_LC8_H11;

-- Node name is 'rezerv8_fpga~84' 
-- Equation name is 'rezerv8_fpga~84', location is LC8_E23, type is buried.
-- synthesized logic cell 
_LC8_E23 = LCELL( _EQ084);
  _EQ084 =  _LC2_W6 &  _LC5_E23 &  _LC5_H11 &  _LC6_E1
         #  _LC2_W6 & !_LC5_E23 & !_LC5_H11 &  _LC6_E1
         # !_LC2_W6 &  _LC5_E23 &  _LC5_H11 & !_LC6_E1
         # !_LC2_W6 & !_LC5_E23 & !_LC5_H11 & !_LC6_E1;

-- Node name is 'rezerv8_fpga~85' 
-- Equation name is 'rezerv8_fpga~85', location is LC2_E23, type is buried.
-- synthesized logic cell 
_LC2_E23 = LCELL( _EQ085);
  _EQ085 =  _LC5_E7 &  _LC7_E23 &  _LC8_E6 &  _LC8_E23;

-- Node name is 'rezerv8_fpga~86' 
-- Equation name is 'rezerv8_fpga~86', location is LC1_D7, type is buried.
-- synthesized logic cell 
_LC1_D7  = LCELL( _EQ086);
  _EQ086 =  _LC4_D7 &  _LC5_D25 &  _LC6_W18 &  _LC8_W18
         # !_LC4_D7 &  _LC5_D25 & !_LC6_W18 &  _LC8_W18
         #  _LC4_D7 & !_LC5_D25 &  _LC6_W18 & !_LC8_W18
         # !_LC4_D7 & !_LC5_D25 & !_LC6_W18 & !_LC8_W18;

-- Node name is 'rezerv8_fpga~87' 
-- Equation name is 'rezerv8_fpga~87', location is LC4_O1, type is buried.
-- synthesized logic cell 
_LC4_O1  = LCELL( _EQ087);
  _EQ087 =  _LC1_W18 &  _LC2_D26 &  _LC5_O1 &  _LC6_O7
         # !_LC1_W18 &  _LC2_D26 & !_LC5_O1 &  _LC6_O7
         #  _LC1_W18 & !_LC2_D26 &  _LC5_O1 & !_LC6_O7
         # !_LC1_W18 & !_LC2_D26 & !_LC5_O1 & !_LC6_O7;

-- Node name is 'rezerv8_fpga~88' 
-- Equation name is 'rezerv8_fpga~88', location is LC3_D6, type is buried.
-- synthesized logic cell 
_LC3_D6  = LCELL( _EQ088);
  _EQ088 =  _LC2_H1 &  _LC3_D16 &  _LC4_D6 &  _LC5_D26
         #  _LC2_H1 &  _LC3_D16 & !_LC4_D6 & !_LC5_D26
         # !_LC2_H1 & !_LC3_D16 &  _LC4_D6 &  _LC5_D26
         # !_LC2_H1 & !_LC3_D16 & !_LC4_D6 & !_LC5_D26;

-- Node name is 'rezerv8_fpga~89' 
-- Equation name is 'rezerv8_fpga~89', location is LC7_D5, type is buried.
-- synthesized logic cell 
_LC7_D5  = LCELL( _EQ089);
  _EQ089 =  _LC2_D5 &  _LC5_D5 &  _LC6_H17 &  _LC7_D26
         # !_LC2_D5 &  _LC5_D5 &  _LC6_H17 & !_LC7_D26
         #  _LC2_D5 & !_LC5_D5 & !_LC6_H17 &  _LC7_D26
         # !_LC2_D5 & !_LC5_D5 & !_LC6_H17 & !_LC7_D26;

-- Node name is 'rezerv8_fpga~90' 
-- Equation name is 'rezerv8_fpga~90', location is LC1_D5, type is buried.
-- synthesized logic cell 
_LC1_D5  = LCELL( _EQ090);
  _EQ090 =  _LC1_D7 &  _LC3_D6 &  _LC4_O1 &  _LC7_D5;

-- Node name is 'rezerv8_fpga~91' 
-- Equation name is 'rezerv8_fpga~91', location is LC1_E15, type is buried.
-- synthesized logic cell 
_LC1_E15 = LCELL( _EQ091);
  _EQ091 =  _LC1_D5 &  _LC2_E23 &  _LC4_D11 &  _LC8_E40;

-- Node name is 'rezerv8_fpga~92' 
-- Equation name is 'rezerv8_fpga~92', location is LC6_M7, type is buried.
-- synthesized logic cell 
_LC6_M7  = LCELL( _EQ092);
  _EQ092 =  _LC1_W7 &  _LC4_M7 &  _LC6_W7 &  _LC8_M8
         #  _LC1_W7 &  _LC4_M7 & !_LC6_W7 & !_LC8_M8
         # !_LC1_W7 & !_LC4_M7 &  _LC6_W7 &  _LC8_M8
         # !_LC1_W7 & !_LC4_M7 & !_LC6_W7 & !_LC8_M8;

-- Node name is 'rezerv8_fpga~93' 
-- Equation name is 'rezerv8_fpga~93', location is LC7_M7, type is buried.
-- synthesized logic cell 
_LC7_M7  = LCELL( _EQ093);
  _EQ093 =  _LC2_M8 &  _LC4_W7 &  _LC4_W16 &  _LC8_M9
         #  _LC2_M8 & !_LC4_W7 &  _LC4_W16 & !_LC8_M9
         # !_LC2_M8 &  _LC4_W7 & !_LC4_W16 &  _LC8_M9
         # !_LC2_M8 & !_LC4_W7 & !_LC4_W16 & !_LC8_M9;

-- Node name is 'rezerv8_fpga~94' 
-- Equation name is 'rezerv8_fpga~94', location is LC2_M9, type is buried.
-- synthesized logic cell 
_LC2_M9  = LCELL( _EQ094);
  _EQ094 =  _LC3_W16 &  _LC4_M9 &  _LC6_W16 &  _LC7_M9
         # !_LC3_W16 &  _LC4_M9 &  _LC6_W16 & !_LC7_M9
         #  _LC3_W16 & !_LC4_M9 & !_LC6_W16 &  _LC7_M9
         # !_LC3_W16 & !_LC4_M9 & !_LC6_W16 & !_LC7_M9;

-- Node name is 'rezerv8_fpga~95' 
-- Equation name is 'rezerv8_fpga~95', location is LC8_M7, type is buried.
-- synthesized logic cell 
_LC8_M7  = LCELL( _EQ095);
  _EQ095 =  _LC1_W16 &  _LC2_M5 &  _LC3_M5 &  _LC7_W18
         # !_LC1_W16 & !_LC2_M5 &  _LC3_M5 &  _LC7_W18
         #  _LC1_W16 &  _LC2_M5 & !_LC3_M5 & !_LC7_W18
         # !_LC1_W16 & !_LC2_M5 & !_LC3_M5 & !_LC7_W18;

-- Node name is 'rezerv8_fpga~96' 
-- Equation name is 'rezerv8_fpga~96', location is LC1_M7, type is buried.
-- synthesized logic cell 
_LC1_M7  = LCELL( _EQ096);
  _EQ096 =  _LC2_M9 &  _LC6_M7 &  _LC7_M7 &  _LC8_M7;

-- Node name is 'rezerv8_fpga~97' 
-- Equation name is 'rezerv8_fpga~97', location is LC3_H14, type is buried.
-- synthesized logic cell 
_LC3_H14 = LCELL( _EQ097);
  _EQ097 =  _LC3_D4 &  _LC3_M8 &  _LC4_W6 &  _LC6_W6
         #  _LC3_D4 & !_LC3_M8 &  _LC4_W6 & !_LC6_W6
         # !_LC3_D4 &  _LC3_M8 & !_LC4_W6 &  _LC6_W6
         # !_LC3_D4 & !_LC3_M8 & !_LC4_W6 & !_LC6_W6;

-- Node name is 'rezerv8_fpga~98' 
-- Equation name is 'rezerv8_fpga~98', location is LC5_H14, type is buried.
-- synthesized logic cell 
_LC5_H14 = LCELL( _EQ098);
  _EQ098 =  _LC1_H14 &  _LC1_M22 &  _LC3_W6 &  _LC6_W24
         #  _LC1_H14 & !_LC1_M22 & !_LC3_W6 &  _LC6_W24
         # !_LC1_H14 &  _LC1_M22 &  _LC3_W6 & !_LC6_W24
         # !_LC1_H14 & !_LC1_M22 & !_LC3_W6 & !_LC6_W24;

-- Node name is 'rezerv8_fpga~99' 
-- Equation name is 'rezerv8_fpga~99', location is LC3_D17, type is buried.
-- synthesized logic cell 
_LC3_D17 = LCELL( _EQ099);
  _EQ099 =  _LC1_W24 &  _LC3_W24 &  _LC4_D17 &  _LC8_D17
         # !_LC1_W24 &  _LC3_W24 & !_LC4_D17 &  _LC8_D17
         #  _LC1_W24 & !_LC3_W24 &  _LC4_D17 & !_LC8_D17
         # !_LC1_W24 & !_LC3_W24 & !_LC4_D17 & !_LC8_D17;

-- Node name is 'rezerv8_fpga~100' 
-- Equation name is 'rezerv8_fpga~100', location is LC6_H14, type is buried.
-- synthesized logic cell 
_LC6_H14 = LCELL( _EQ100);
  _EQ100 =  _LC1_H1 &  _LC2_H4 &  _LC4_W24 &  _LC8_W7
         # !_LC1_H1 &  _LC2_H4 & !_LC4_W24 &  _LC8_W7
         #  _LC1_H1 & !_LC2_H4 &  _LC4_W24 & !_LC8_W7
         # !_LC1_H1 & !_LC2_H4 & !_LC4_W24 & !_LC8_W7;

-- Node name is 'rezerv8_fpga~101' 
-- Equation name is 'rezerv8_fpga~101', location is LC7_H14, type is buried.
-- synthesized logic cell 
_LC7_H14 = LCELL( _EQ101);
  _EQ101 =  _LC3_D17 &  _LC3_H14 &  _LC5_H14 &  _LC6_H14;

-- Node name is 'rezerv8_fpga~102' 
-- Equation name is 'rezerv8_fpga~102', location is LC7_E2, type is buried.
-- synthesized logic cell 
_LC7_E2  = LCELL( _EQ102);
  _EQ102 =  _LC1_H17 &  _LC2_E2 &  _LC4_E2 &  _LC4_H17
         # !_LC1_H17 &  _LC2_E2 & !_LC4_E2 &  _LC4_H17
         #  _LC1_H17 & !_LC2_E2 &  _LC4_E2 & !_LC4_H17
         # !_LC1_H17 & !_LC2_E2 & !_LC4_E2 & !_LC4_H17;

-- Node name is 'rezerv8_fpga~103' 
-- Equation name is 'rezerv8_fpga~103', location is LC8_E2, type is buried.
-- synthesized logic cell 
_LC8_E2  = LCELL( _EQ103);
  _EQ103 =  _LC2_H11 &  _LC3_H17 &  _LC6_E2 &  _LC8_E47
         #  _LC2_H11 & !_LC3_H17 &  _LC6_E2 & !_LC8_E47
         # !_LC2_H11 &  _LC3_H17 & !_LC6_E2 &  _LC8_E47
         # !_LC2_H11 & !_LC3_H17 & !_LC6_E2 & !_LC8_E47;

-- Node name is 'rezerv8_fpga~104' 
-- Equation name is 'rezerv8_fpga~104', location is LC8_E4, type is buried.
-- synthesized logic cell 
_LC8_E4  = LCELL( _EQ104);
  _EQ104 =  _LC3_H11 &  _LC4_E4 &  _LC7_E4 &  _LC8_H11
         #  _LC3_H11 &  _LC4_E4 & !_LC7_E4 & !_LC8_H11
         # !_LC3_H11 & !_LC4_E4 &  _LC7_E4 &  _LC8_H11
         # !_LC3_H11 & !_LC4_E4 & !_LC7_E4 & !_LC8_H11;

-- Node name is 'rezerv8_fpga~105' 
-- Equation name is 'rezerv8_fpga~105', location is LC4_E21, type is buried.
-- synthesized logic cell 
_LC4_E21 = LCELL( _EQ105);
  _EQ105 =  _LC2_W6 &  _LC3_E21 &  _LC5_H11 &  _LC6_E21
         #  _LC2_W6 & !_LC3_E21 & !_LC5_H11 &  _LC6_E21
         # !_LC2_W6 &  _LC3_E21 &  _LC5_H11 & !_LC6_E21
         # !_LC2_W6 & !_LC3_E21 & !_LC5_H11 & !_LC6_E21;

-- Node name is 'rezerv8_fpga~106' 
-- Equation name is 'rezerv8_fpga~106', location is LC1_E2, type is buried.
-- synthesized logic cell 
_LC1_E2  = LCELL( _EQ106);
  _EQ106 =  _LC4_E21 &  _LC7_E2 &  _LC8_E2 &  _LC8_E4;

-- Node name is 'rezerv8_fpga~107' 
-- Equation name is 'rezerv8_fpga~107', location is LC6_H4, type is buried.
-- synthesized logic cell 
_LC6_H4  = LCELL( _EQ107);
  _EQ107 =  _LC2_M7 &  _LC5_M8 &  _LC6_W18 &  _LC8_W18
         #  _LC2_M7 & !_LC5_M8 & !_LC6_W18 &  _LC8_W18
         # !_LC2_M7 &  _LC5_M8 &  _LC6_W18 & !_LC8_W18
         # !_LC2_M7 & !_LC5_M8 & !_LC6_W18 & !_LC8_W18;

-- Node name is 'rezerv8_fpga~108' 
-- Equation name is 'rezerv8_fpga~108', location is LC7_H4, type is buried.
-- synthesized logic cell 
_LC7_H4  = LCELL( _EQ108);
  _EQ108 =  _LC1_E8 &  _LC1_W18 &  _LC2_D26 &  _LC4_M5
         #  _LC1_E8 & !_LC1_W18 &  _LC2_D26 & !_LC4_M5
         # !_LC1_E8 &  _LC1_W18 & !_LC2_D26 &  _LC4_M5
         # !_LC1_E8 & !_LC1_W18 & !_LC2_D26 & !_LC4_M5;

-- Node name is 'rezerv8_fpga~109' 
-- Equation name is 'rezerv8_fpga~109', location is LC5_H1, type is buried.
-- synthesized logic cell 
_LC5_H1  = LCELL( _EQ109);
  _EQ109 =  _LC2_H1 &  _LC5_D26 &  _LC6_H1 &  _LC7_H1
         #  _LC2_H1 & !_LC5_D26 & !_LC6_H1 &  _LC7_H1
         # !_LC2_H1 &  _LC5_D26 &  _LC6_H1 & !_LC7_H1
         # !_LC2_H1 & !_LC5_D26 & !_LC6_H1 & !_LC7_H1;

-- Node name is 'rezerv8_fpga~110' 
-- Equation name is 'rezerv8_fpga~110', location is LC8_H4, type is buried.
-- synthesized logic cell 
_LC8_H4  = LCELL( _EQ110);
  _EQ110 =  _LC1_M5 &  _LC5_H4 &  _LC6_H17 &  _LC7_D26
         # !_LC1_M5 &  _LC5_H4 &  _LC6_H17 & !_LC7_D26
         #  _LC1_M5 & !_LC5_H4 & !_LC6_H17 &  _LC7_D26
         # !_LC1_M5 & !_LC5_H4 & !_LC6_H17 & !_LC7_D26;

-- Node name is 'rezerv8_fpga~111' 
-- Equation name is 'rezerv8_fpga~111', location is LC1_H4, type is buried.
-- synthesized logic cell 
_LC1_H4  = LCELL( _EQ111);
  _EQ111 =  _LC5_H1 &  _LC6_H4 &  _LC7_H4 &  _LC8_H4;

-- Node name is 'rezerv8_fpga~112' 
-- Equation name is 'rezerv8_fpga~112', location is LC8_H14, type is buried.
-- synthesized logic cell 
_LC8_H14 = LCELL( _EQ112);
  _EQ112 =  _LC1_E2 &  _LC1_H4 &  _LC1_M7 &  _LC7_H14;

-- Node name is 'rezerv8_fpga~113' 
-- Equation name is 'rezerv8_fpga~113', location is LC6_M12, type is buried.
-- synthesized logic cell 
_LC6_M12 = LCELL( _EQ113);
  _EQ113 =  _LC1_W7 &  _LC3_M20 &  _LC5_M12 &  _LC6_W7
         #  _LC1_W7 & !_LC3_M20 &  _LC5_M12 & !_LC6_W7
         # !_LC1_W7 &  _LC3_M20 & !_LC5_M12 &  _LC6_W7
         # !_LC1_W7 & !_LC3_M20 & !_LC5_M12 & !_LC6_W7;

-- Node name is 'rezerv8_fpga~114' 
-- Equation name is 'rezerv8_fpga~114', location is LC1_M10, type is buried.
-- synthesized logic cell 
_LC1_M10 = LCELL( _EQ114);
  _EQ114 =  _LC2_M4 &  _LC4_M10 &  _LC4_W7 &  _LC4_W16
         # !_LC2_M4 &  _LC4_M10 & !_LC4_W7 &  _LC4_W16
         #  _LC2_M4 & !_LC4_M10 &  _LC4_W7 & !_LC4_W16
         # !_LC2_M4 & !_LC4_M10 & !_LC4_W7 & !_LC4_W16;

-- Node name is 'rezerv8_fpga~115' 
-- Equation name is 'rezerv8_fpga~115', location is LC1_M4, type is buried.
-- synthesized logic cell 
_LC1_M4  = LCELL( _EQ115);
  _EQ115 =  _LC3_W16 &  _LC6_M4 &  _LC6_W16 &  _LC8_M4
         # !_LC3_W16 &  _LC6_M4 &  _LC6_W16 & !_LC8_M4
         #  _LC3_W16 & !_LC6_M4 & !_LC6_W16 &  _LC8_M4
         # !_LC3_W16 & !_LC6_M4 & !_LC6_W16 & !_LC8_M4;

-- Node name is 'rezerv8_fpga~116' 
-- Equation name is 'rezerv8_fpga~116', location is LC1_E3, type is buried.
-- synthesized logic cell 
_LC1_E3  = LCELL( _EQ116);
  _EQ116 =  _LC1_W16 &  _LC3_E3 &  _LC6_E3 &  _LC7_W18
         # !_LC1_W16 & !_LC3_E3 &  _LC6_E3 &  _LC7_W18
         #  _LC1_W16 &  _LC3_E3 & !_LC6_E3 & !_LC7_W18
         # !_LC1_W16 & !_LC3_E3 & !_LC6_E3 & !_LC7_W18;

-- Node name is 'rezerv8_fpga~117' 
-- Equation name is 'rezerv8_fpga~117', location is LC7_M12, type is buried.
-- synthesized logic cell 
_LC7_M12 = LCELL( _EQ117);
  _EQ117 =  _LC1_E3 &  _LC1_M4 &  _LC1_M10 &  _LC6_M12;

-- Node name is 'rezerv8_fpga~118' 
-- Equation name is 'rezerv8_fpga~118', location is LC5_Q26, type is buried.
-- synthesized logic cell 
_LC5_Q26 = LCELL( _EQ118);
  _EQ118 =  _LC2_Q26 &  _LC3_Q26 &  _LC4_W6 &  _LC6_W6
         #  _LC2_Q26 & !_LC3_Q26 &  _LC4_W6 & !_LC6_W6
         # !_LC2_Q26 &  _LC3_Q26 & !_LC4_W6 &  _LC6_W6
         # !_LC2_Q26 & !_LC3_Q26 & !_LC4_W6 & !_LC6_W6;

-- Node name is 'rezerv8_fpga~119' 
-- Equation name is 'rezerv8_fpga~119', location is LC6_Q26, type is buried.
-- synthesized logic cell 
_LC6_Q26 = LCELL( _EQ119);
  _EQ119 =  _LC2_D3 &  _LC2_V16 &  _LC3_W6 &  _LC6_W24
         #  _LC2_D3 & !_LC2_V16 & !_LC3_W6 &  _LC6_W24
         # !_LC2_D3 &  _LC2_V16 &  _LC3_W6 & !_LC6_W24
         # !_LC2_D3 & !_LC2_V16 & !_LC3_W6 & !_LC6_W24;

-- Node name is 'rezerv8_fpga~120' 
-- Equation name is 'rezerv8_fpga~120', location is LC7_Q26, type is buried.
-- synthesized logic cell 
_LC7_Q26 = LCELL( _EQ120);
  _EQ120 =  _LC1_W24 &  _LC3_W24 &  _LC5_D8 &  _LC8_D23
         # !_LC1_W24 &  _LC3_W24 &  _LC5_D8 & !_LC8_D23
         #  _LC1_W24 & !_LC3_W24 & !_LC5_D8 &  _LC8_D23
         # !_LC1_W24 & !_LC3_W24 & !_LC5_D8 & !_LC8_D23;

-- Node name is 'rezerv8_fpga~121' 
-- Equation name is 'rezerv8_fpga~121', location is LC8_Q26, type is buried.
-- synthesized logic cell 
_LC8_Q26 = LCELL( _EQ121);
  _EQ121 =  _LC2_Q17 &  _LC4_W24 &  _LC8_Q22 &  _LC8_W7
         # !_LC2_Q17 & !_LC4_W24 &  _LC8_Q22 &  _LC8_W7
         #  _LC2_Q17 &  _LC4_W24 & !_LC8_Q22 & !_LC8_W7
         # !_LC2_Q17 & !_LC4_W24 & !_LC8_Q22 & !_LC8_W7;

-- Node name is 'rezerv8_fpga~122' 
-- Equation name is 'rezerv8_fpga~122', location is LC1_Q26, type is buried.
-- synthesized logic cell 
_LC1_Q26 = LCELL( _EQ122);
  _EQ122 =  _LC5_Q26 &  _LC6_Q26 &  _LC7_Q26 &  _LC8_Q26;

-- Node name is 'rezerv8_fpga~123' 
-- Equation name is 'rezerv8_fpga~123', location is LC2_M20, type is buried.
-- synthesized logic cell 
_LC2_M20 = LCELL( _EQ123);
  _EQ123 =  _LC1_H17 &  _LC4_H17 &  _LC6_M20 &  _LC8_M20
         # !_LC1_H17 &  _LC4_H17 &  _LC6_M20 & !_LC8_M20
         #  _LC1_H17 & !_LC4_H17 & !_LC6_M20 &  _LC8_M20
         # !_LC1_H17 & !_LC4_H17 & !_LC6_M20 & !_LC8_M20;

-- Node name is 'rezerv8_fpga~124' 
-- Equation name is 'rezerv8_fpga~124', location is LC2_M10, type is buried.
-- synthesized logic cell 
_LC2_M10 = LCELL( _EQ124);
  _EQ124 =  _LC2_H11 &  _LC3_H17 &  _LC6_M10 &  _LC8_M10
         #  _LC2_H11 & !_LC3_H17 &  _LC6_M10 & !_LC8_M10
         # !_LC2_H11 &  _LC3_H17 & !_LC6_M10 &  _LC8_M10
         # !_LC2_H11 & !_LC3_H17 & !_LC6_M10 & !_LC8_M10;

-- Node name is 'rezerv8_fpga~125' 
-- Equation name is 'rezerv8_fpga~125', location is LC2_M16, type is buried.
-- synthesized logic cell 
_LC2_M16 = LCELL( _EQ125);
  _EQ125 =  _LC3_H11 &  _LC6_M16 &  _LC8_H11 &  _LC8_M16
         #  _LC3_H11 &  _LC6_M16 & !_LC8_H11 & !_LC8_M16
         # !_LC3_H11 & !_LC6_M16 &  _LC8_H11 &  _LC8_M16
         # !_LC3_H11 & !_LC6_M16 & !_LC8_H11 & !_LC8_M16;

-- Node name is 'rezerv8_fpga~126' 
-- Equation name is 'rezerv8_fpga~126', location is LC8_M1, type is buried.
-- synthesized logic cell 
_LC8_M1  = LCELL( _EQ126);
  _EQ126 =  _LC2_W6 &  _LC3_M1 &  _LC4_M1 &  _LC5_H11
         #  _LC2_W6 & !_LC3_M1 &  _LC4_M1 & !_LC5_H11
         # !_LC2_W6 &  _LC3_M1 & !_LC4_M1 &  _LC5_H11
         # !_LC2_W6 & !_LC3_M1 & !_LC4_M1 & !_LC5_H11;

-- Node name is 'rezerv8_fpga~127' 
-- Equation name is 'rezerv8_fpga~127', location is LC2_M1, type is buried.
-- synthesized logic cell 
_LC2_M1  = LCELL( _EQ127);
  _EQ127 =  _LC2_M10 &  _LC2_M16 &  _LC2_M20 &  _LC8_M1;

-- Node name is 'rezerv8_fpga~128' 
-- Equation name is 'rezerv8_fpga~128', location is LC5_Q22, type is buried.
-- synthesized logic cell 
_LC5_Q22 = LCELL( _EQ128);
  _EQ128 =  _LC1_Q8 &  _LC2_Q8 &  _LC6_W18 &  _LC8_W18
         # !_LC1_Q8 &  _LC2_Q8 & !_LC6_W18 &  _LC8_W18
         #  _LC1_Q8 & !_LC2_Q8 &  _LC6_W18 & !_LC8_W18
         # !_LC1_Q8 & !_LC2_Q8 & !_LC6_W18 & !_LC8_W18;

-- Node name is 'rezerv8_fpga~129' 
-- Equation name is 'rezerv8_fpga~129', location is LC6_Q22, type is buried.
-- synthesized logic cell 
_LC6_Q22 = LCELL( _EQ129);
  _EQ129 =  _LC1_W18 &  _LC2_D26 &  _LC3_Q8 &  _LC6_Q8
         # !_LC1_W18 &  _LC2_D26 &  _LC3_Q8 & !_LC6_Q8
         #  _LC1_W18 & !_LC2_D26 & !_LC3_Q8 &  _LC6_Q8
         # !_LC1_W18 & !_LC2_D26 & !_LC3_Q8 & !_LC6_Q8;

-- Node name is 'rezerv8_fpga~130' 
-- Equation name is 'rezerv8_fpga~130', location is LC1_Q17, type is buried.
-- synthesized logic cell 
_LC1_Q17 = LCELL( _EQ130);
  _EQ130 =  _LC2_H1 &  _LC5_D26 &  _LC5_Q17 &  _LC8_Q17
         #  _LC2_H1 & !_LC5_D26 &  _LC5_Q17 & !_LC8_Q17
         # !_LC2_H1 &  _LC5_D26 & !_LC5_Q17 &  _LC8_Q17
         # !_LC2_H1 & !_LC5_D26 & !_LC5_Q17 & !_LC8_Q17;

-- Node name is 'rezerv8_fpga~131' 
-- Equation name is 'rezerv8_fpga~131', location is LC7_Q22, type is buried.
-- synthesized logic cell 
_LC7_Q22 = LCELL( _EQ131);
  _EQ131 =  _LC4_Q22 &  _LC4_V17 &  _LC6_H17 &  _LC7_D26
         #  _LC4_Q22 & !_LC4_V17 &  _LC6_H17 & !_LC7_D26
         # !_LC4_Q22 &  _LC4_V17 & !_LC6_H17 &  _LC7_D26
         # !_LC4_Q22 & !_LC4_V17 & !_LC6_H17 & !_LC7_D26;

-- Node name is 'rezerv8_fpga~132' 
-- Equation name is 'rezerv8_fpga~132', location is LC1_Q22, type is buried.
-- synthesized logic cell 
_LC1_Q22 = LCELL( _EQ132);
  _EQ132 =  _LC1_Q17 &  _LC5_Q22 &  _LC6_Q22 &  _LC7_Q22;

-- Node name is 'rezerv8_fpga~133' 
-- Equation name is 'rezerv8_fpga~133', location is LC8_M12, type is buried.
-- synthesized logic cell 
_LC8_M12 = LCELL( _EQ133);
  _EQ133 =  _LC1_Q22 &  _LC1_Q26 &  _LC2_M1 &  _LC7_M12;

-- Node name is 'rezerv8_fpga~134' 
-- Equation name is 'rezerv8_fpga~134', location is LC7_E31, type is buried.
-- synthesized logic cell 
_LC7_E31 = LCELL( _EQ134);
  _EQ134 =  _LC1_W7 &  _LC2_E31 &  _LC3_E31 &  _LC6_W7
         #  _LC1_W7 &  _LC2_E31 & !_LC3_E31 & !_LC6_W7
         # !_LC1_W7 & !_LC2_E31 &  _LC3_E31 &  _LC6_W7
         # !_LC1_W7 & !_LC2_E31 & !_LC3_E31 & !_LC6_W7;

-- Node name is 'rezerv8_fpga~135' 
-- Equation name is 'rezerv8_fpga~135', location is LC2_E45, type is buried.
-- synthesized logic cell 
_LC2_E45 = LCELL( _EQ135);
  _EQ135 =  _LC4_W7 &  _LC4_W16 &  _LC6_E45 &  _LC8_E45
         # !_LC4_W7 &  _LC4_W16 &  _LC6_E45 & !_LC8_E45
         #  _LC4_W7 & !_LC4_W16 & !_LC6_E45 &  _LC8_E45
         # !_LC4_W7 & !_LC4_W16 & !_LC6_E45 & !_LC8_E45;

-- Node name is 'rezerv8_fpga~136' 
-- Equation name is 'rezerv8_fpga~136', location is LC8_E42, type is buried.
-- synthesized logic cell 
_LC8_E42 = LCELL( _EQ136);
  _EQ136 =  _LC3_W16 &  _LC5_E42 &  _LC6_W16 &  _LC7_E42
         # !_LC3_W16 &  _LC5_E42 &  _LC6_W16 & !_LC7_E42
         #  _LC3_W16 & !_LC5_E42 & !_LC6_W16 &  _LC7_E42
         # !_LC3_W16 & !_LC5_E42 & !_LC6_W16 & !_LC7_E42;

-- Node name is 'rezerv8_fpga~137' 
-- Equation name is 'rezerv8_fpga~137', location is LC8_E31, type is buried.
-- synthesized logic cell 
_LC8_E31 = LCELL( _EQ137);
  _EQ137 =  _LC1_W16 &  _LC6_E31 &  _LC7_E40 &  _LC7_W18
         # !_LC1_W16 &  _LC6_E31 & !_LC7_E40 &  _LC7_W18
         #  _LC1_W16 & !_LC6_E31 &  _LC7_E40 & !_LC7_W18
         # !_LC1_W16 & !_LC6_E31 & !_LC7_E40 & !_LC7_W18;

-- Node name is 'rezerv8_fpga~138' 
-- Equation name is 'rezerv8_fpga~138', location is LC4_E31, type is buried.
-- synthesized logic cell 
_LC4_E31 = LCELL( _EQ138);
  _EQ138 =  _LC2_E45 &  _LC7_E31 &  _LC8_E31 &  _LC8_E42;

-- Node name is 'rezerv8_fpga~139' 
-- Equation name is 'rezerv8_fpga~139', location is LC5_D13, type is buried.
-- synthesized logic cell 
_LC5_D13 = LCELL( _EQ139);
  _EQ139 =  _LC4_W6 &  _LC6_D14 &  _LC6_W6 &  _LC8_D25
         #  _LC4_W6 & !_LC6_D14 & !_LC6_W6 &  _LC8_D25
         # !_LC4_W6 &  _LC6_D14 &  _LC6_W6 & !_LC8_D25
         # !_LC4_W6 & !_LC6_D14 & !_LC6_W6 & !_LC8_D25;

-- Node name is 'rezerv8_fpga~140' 
-- Equation name is 'rezerv8_fpga~140', location is LC6_D24, type is buried.
-- synthesized logic cell 
_LC6_D24 = LCELL( _EQ140);
  _EQ140 =  _LC3_W6 &  _LC4_D24 &  _LC6_W24 &  _LC8_D24
         # !_LC3_W6 &  _LC4_D24 &  _LC6_W24 & !_LC8_D24
         #  _LC3_W6 & !_LC4_D24 & !_LC6_W24 &  _LC8_D24
         # !_LC3_W6 & !_LC4_D24 & !_LC6_W24 & !_LC8_D24;

-- Node name is 'rezerv8_fpga~141' 
-- Equation name is 'rezerv8_fpga~141', location is LC6_D13, type is buried.
-- synthesized logic cell 
_LC6_D13 = LCELL( _EQ141);
  _EQ141 =  _LC1_W24 &  _LC3_D13 &  _LC3_W24 &  _LC5_D11
         # !_LC1_W24 & !_LC3_D13 &  _LC3_W24 &  _LC5_D11
         #  _LC1_W24 &  _LC3_D13 & !_LC3_W24 & !_LC5_D11
         # !_LC1_W24 & !_LC3_D13 & !_LC3_W24 & !_LC5_D11;

-- Node name is 'rezerv8_fpga~142' 
-- Equation name is 'rezerv8_fpga~142', location is LC2_D1, type is buried.
-- synthesized logic cell 
_LC2_D1  = LCELL( _EQ142);
  _EQ142 =  _LC4_W24 &  _LC6_D1 &  _LC8_D1 &  _LC8_W7
         # !_LC4_W24 &  _LC6_D1 & !_LC8_D1 &  _LC8_W7
         #  _LC4_W24 & !_LC6_D1 &  _LC8_D1 & !_LC8_W7
         # !_LC4_W24 & !_LC6_D1 & !_LC8_D1 & !_LC8_W7;

-- Node name is 'rezerv8_fpga~143' 
-- Equation name is 'rezerv8_fpga~143', location is LC7_D13, type is buried.
-- synthesized logic cell 
_LC7_D13 = LCELL( _EQ143);
  _EQ143 =  _LC2_D1 &  _LC5_D13 &  _LC6_D13 &  _LC6_D24;

-- Node name is 'rezerv8_fpga~144' 
-- Equation name is 'rezerv8_fpga~144', location is LC6_E13, type is buried.
-- synthesized logic cell 
_LC6_E13 = LCELL( _EQ144);
  _EQ144 =  _LC1_E13 &  _LC1_H17 &  _LC2_E13 &  _LC4_H17
         #  _LC1_E13 & !_LC1_H17 & !_LC2_E13 &  _LC4_H17
         # !_LC1_E13 &  _LC1_H17 &  _LC2_E13 & !_LC4_H17
         # !_LC1_E13 & !_LC1_H17 & !_LC2_E13 & !_LC4_H17;

-- Node name is 'rezerv8_fpga~145' 
-- Equation name is 'rezerv8_fpga~145', location is LC6_E26, type is buried.
-- synthesized logic cell 
_LC6_E26 = LCELL( _EQ145);
  _EQ145 =  _LC2_H11 &  _LC3_H17 &  _LC5_E26 &  _LC8_E26
         #  _LC2_H11 & !_LC3_H17 &  _LC5_E26 & !_LC8_E26
         # !_LC2_H11 &  _LC3_H17 & !_LC5_E26 &  _LC8_E26
         # !_LC2_H11 & !_LC3_H17 & !_LC5_E26 & !_LC8_E26;

-- Node name is 'rezerv8_fpga~146' 
-- Equation name is 'rezerv8_fpga~146', location is LC8_E19, type is buried.
-- synthesized logic cell 
_LC8_E19 = LCELL( _EQ146);
  _EQ146 =  _LC3_H11 &  _LC5_E19 &  _LC7_E19 &  _LC8_H11
         #  _LC3_H11 &  _LC5_E19 & !_LC7_E19 & !_LC8_H11
         # !_LC3_H11 & !_LC5_E19 &  _LC7_E19 &  _LC8_H11
         # !_LC3_H11 & !_LC5_E19 & !_LC7_E19 & !_LC8_H11;

-- Node name is 'rezerv8_fpga~147' 
-- Equation name is 'rezerv8_fpga~147', location is LC7_E13, type is buried.
-- synthesized logic cell 
_LC7_E13 = LCELL( _EQ147);
  _EQ147 =  _LC2_W6 &  _LC3_E23 &  _LC5_E13 &  _LC5_H11
         #  _LC2_W6 & !_LC3_E23 &  _LC5_E13 & !_LC5_H11
         # !_LC2_W6 &  _LC3_E23 & !_LC5_E13 &  _LC5_H11
         # !_LC2_W6 & !_LC3_E23 & !_LC5_E13 & !_LC5_H11;

-- Node name is 'rezerv8_fpga~148' 
-- Equation name is 'rezerv8_fpga~148', location is LC4_E13, type is buried.
-- synthesized logic cell 
_LC4_E13 = LCELL( _EQ148);
  _EQ148 =  _LC6_E13 &  _LC6_E26 &  _LC7_E13 &  _LC8_E19;

-- Node name is 'rezerv8_fpga~149' 
-- Equation name is 'rezerv8_fpga~149', location is LC8_D7, type is buried.
-- synthesized logic cell 
_LC8_D7  = LCELL( _EQ149);
  _EQ149 =  _LC6_D18 &  _LC6_W18 &  _LC7_D7 &  _LC8_W18
         #  _LC6_D18 & !_LC6_W18 & !_LC7_D7 &  _LC8_W18
         # !_LC6_D18 &  _LC6_W18 &  _LC7_D7 & !_LC8_W18
         # !_LC6_D18 & !_LC6_W18 & !_LC7_D7 & !_LC8_W18;

-- Node name is 'rezerv8_fpga~150' 
-- Equation name is 'rezerv8_fpga~150', location is LC3_O1, type is buried.
-- synthesized logic cell 
_LC3_O1  = LCELL( _EQ150);
  _EQ150 =  _LC1_W18 &  _LC2_D26 &  _LC7_O1 &  _LC8_O1
         # !_LC1_W18 &  _LC2_D26 &  _LC7_O1 & !_LC8_O1
         #  _LC1_W18 & !_LC2_D26 & !_LC7_O1 &  _LC8_O1
         # !_LC1_W18 & !_LC2_D26 & !_LC7_O1 & !_LC8_O1;

-- Node name is 'rezerv8_fpga~151' 
-- Equation name is 'rezerv8_fpga~151', location is LC8_D6, type is buried.
-- synthesized logic cell 
_LC8_D6  = LCELL( _EQ151);
  _EQ151 =  _LC2_H1 &  _LC5_D6 &  _LC5_D26 &  _LC7_D6
         #  _LC2_H1 &  _LC5_D6 & !_LC5_D26 & !_LC7_D6
         # !_LC2_H1 & !_LC5_D6 &  _LC5_D26 &  _LC7_D6
         # !_LC2_H1 & !_LC5_D6 & !_LC5_D26 & !_LC7_D6;

-- Node name is 'rezerv8_fpga~152' 
-- Equation name is 'rezerv8_fpga~152', location is LC8_D20, type is buried.
-- synthesized logic cell 
_LC8_D20 = LCELL( _EQ152);
  _EQ152 =  _LC3_D20 &  _LC6_H17 &  _LC7_D20 &  _LC7_D26
         #  _LC3_D20 &  _LC6_H17 & !_LC7_D20 & !_LC7_D26
         # !_LC3_D20 & !_LC6_H17 &  _LC7_D20 &  _LC7_D26
         # !_LC3_D20 & !_LC6_H17 & !_LC7_D20 & !_LC7_D26;

-- Node name is 'rezerv8_fpga~153' 
-- Equation name is 'rezerv8_fpga~153', location is LC6_D20, type is buried.
-- synthesized logic cell 
_LC6_D20 = LCELL( _EQ153);
  _EQ153 =  _LC3_O1 &  _LC8_D6 &  _LC8_D7 &  _LC8_D20;

-- Node name is 'rezerv8_fpga~154' 
-- Equation name is 'rezerv8_fpga~154', location is LC8_D13, type is buried.
-- synthesized logic cell 
_LC8_D13 = LCELL( _EQ154);
  _EQ154 =  _LC4_E13 &  _LC4_E31 &  _LC6_D20 &  _LC7_D13;

-- Node name is 'RE_485_plis' 
-- Equation name is 'RE_485_plis', type is output 
RE_485_plis =  _LC4_C6;

-- Node name is 'RE_485_plis~1' 
-- Equation name is 'RE_485_plis~1', location is LC4_C6, type is buried.
-- synthesized logic cell 
_LC4_C6  = LCELL( DE_485);

-- Node name is 'RXD1_PLIS' 
-- Equation name is 'RXD1_PLIS', type is output 
RXD1_PLIS =  _LC2_O33;

-- Node name is 'RXD2_PLIS' 
-- Equation name is 'RXD2_PLIS', type is output 
RXD2_PLIS =  _LC4_P23;

-- Node name is 'TXD1_BUF' 
-- Equation name is 'TXD1_BUF', type is output 
TXD1_BUF =  _LC2_S24;

-- Node name is 'TXD1_BUF~1' 
-- Equation name is 'TXD1_BUF~1', location is LC2_S24, type is buried.
-- synthesized logic cell 
_LC2_S24 = LCELL( TXD1_PLIS);

-- Node name is 'TXD1_FTDI' 
-- Equation name is 'TXD1_FTDI', type is output 
TXD1_FTDI =  _LC5_S24;

-- Node name is 'TXD1_FTDI~1' 
-- Equation name is 'TXD1_FTDI~1', location is LC5_S24, type is buried.
-- synthesized logic cell 
_LC5_S24 = LCELL( TXD1_PLIS);

-- Node name is 'TXD2_FTDI' 
-- Equation name is 'TXD2_FTDI', type is output 
TXD2_FTDI =  _LC2_U15;

-- Node name is 'TXD2_FTDI~1' 
-- Equation name is 'TXD2_FTDI~1', location is LC2_U15, type is buried.
-- synthesized logic cell 
_LC2_U15 = LCELL( TXD2_PLIS);

-- Node name is 'TXD_485~1' 
-- Equation name is 'TXD_485~1', location is LC4_U15, type is buried.
-- synthesized logic cell 
_LC4_U15 = LCELL( TXD2_PLIS);

-- Node name is 'TXD_485' 
-- Equation name is 'TXD_485', type is output 
TXD_485  =  _LC4_U15;

-- Node name is '|bus_line:190|:33' = '|bus_line:190|a0' 
-- Equation name is '_LC1_I51', type is buried 
_LC1_I51 = DFFE( _LC2_I51, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|bus_line:190|:32' = '|bus_line:190|a1' 
-- Equation name is '_LC4_F8', type is buried 
_LC4_F8  = DFFE( _LC1_F8, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|bus_line:190|:31' = '|bus_line:190|a2' 
-- Equation name is '_LC3_X27', type is buried 
_LC3_X27 = DFFE( _LC1_X27, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|bus_line:190|:30' = '|bus_line:190|a3' 
-- Equation name is '_LC2_E34', type is buried 
_LC2_E34 = DFFE( _LC1_E34, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|bus_line:190|:29' = '|bus_line:190|a4' 
-- Equation name is '_LC8_D30', type is buried 
_LC8_D30 = DFFE( _LC1_D30, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|bus_line:190|:28' = '|bus_line:190|a5' 
-- Equation name is '_LC3_C37', type is buried 
_LC3_C37 = DFFE( _LC2_C37, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|bus_line:190|:27' = '|bus_line:190|a6' 
-- Equation name is '_LC4_A21', type is buried 
_LC4_A21 = DFFE( _LC2_A21, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|bus_line:190|:26' = '|bus_line:190|a7' 
-- Equation name is '_LC2_U3', type is buried 
_LC2_U3  = DFFE( _LC8_B2, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|bus_line:191|:33' = '|bus_line:191|a0' 
-- Equation name is '_LC2_D19', type is buried 
_LC2_D19 = DFFE( _LC7_D19, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|bus_line:191|:32' = '|bus_line:191|a1' 
-- Equation name is '_LC7_D22', type is buried 
_LC7_D22 = DFFE( _LC8_D22, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|bus_line:191|:31' = '|bus_line:191|a2' 
-- Equation name is '_LC1_O20', type is buried 
_LC1_O20 = DFFE( _LC8_O20, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|bus_line:191|:30' = '|bus_line:191|a3' 
-- Equation name is '_LC4_O21', type is buried 
_LC4_O21 = DFFE( _LC8_O21, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|bus_line:191|:29' = '|bus_line:191|a4' 
-- Equation name is '_LC4_Q21', type is buried 
_LC4_Q21 = DFFE( _LC8_Q21, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|bus_line:191|:28' = '|bus_line:191|a5' 
-- Equation name is '_LC4_Q24', type is buried 
_LC4_Q24 = DFFE( _LC8_Q24, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|bus_line:191|:27' = '|bus_line:191|a6' 
-- Equation name is '_LC1_E22', type is buried 
_LC1_E22 = DFFE( _LC8_E22, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|bus_line:191|:26' = '|bus_line:191|a7' 
-- Equation name is '_LC3_E24', type is buried 
_LC3_E24 = DFFE( _LC8_E24, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|led_test:203|:83' = '|led_test:203|Avariya_flag' 
-- Equation name is '_LC5_R7', type is buried 
_LC5_R7  = DFFE( rezerv9_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|led_test:203|:77' = '|led_test:203|a0' 
-- Equation name is '_LC3_I1', type is buried 
_LC3_I1  = DFFE(!_LC3_I1, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|led_test:203|:76' = '|led_test:203|a1' 
-- Equation name is '_LC2_I1', type is buried 
_LC2_I1  = DFFE( _EQ155, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ155 = !_LC2_I1 &  _LC3_I1
         #  _LC2_I1 & !_LC3_I1;

-- Node name is '|led_test:203|:75' = '|led_test:203|a2' 
-- Equation name is '_LC4_I1', type is buried 
_LC4_I1  = DFFE( _EQ156, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ156 = !_LC3_I1 &  _LC4_I1
         # !_LC2_I1 &  _LC4_I1
         #  _LC2_I1 &  _LC3_I1 & !_LC4_I1;

-- Node name is '|led_test:203|:74' = '|led_test:203|a3' 
-- Equation name is '_LC2_I14', type is buried 
_LC2_I14 = DFFE( _EQ157, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ157 = !_LC1_I1 &  _LC2_I14
         #  _LC1_I1 & !_LC2_I14;

-- Node name is '|led_test:203|:73' = '|led_test:203|a4' 
-- Equation name is '_LC3_I14', type is buried 
_LC3_I14 = DFFE( _EQ158, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ158 = !_LC2_I14 &  _LC3_I14
         # !_LC1_I1 &  _LC3_I14
         #  _LC1_I1 &  _LC2_I14 & !_LC3_I14;

-- Node name is '|led_test:203|:72' = '|led_test:203|a5' 
-- Equation name is '_LC5_I14', type is buried 
_LC5_I14 = DFFE( _EQ159, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ159 = !_LC4_I14 &  _LC5_I14
         #  _LC4_I14 & !_LC5_I14;

-- Node name is '|led_test:203|:71' = '|led_test:203|a6' 
-- Equation name is '_LC6_I14', type is buried 
_LC6_I14 = DFFE( _EQ160, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ160 = !_LC5_I14 &  _LC6_I14
         # !_LC4_I14 &  _LC6_I14
         #  _LC4_I14 &  _LC5_I14 & !_LC6_I14;

-- Node name is '|led_test:203|:70' = '|led_test:203|a7' 
-- Equation name is '_LC7_I14', type is buried 
_LC7_I14 = DFFE( _EQ161, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ161 = !_LC5_I14 &  _LC7_I14
         # !_LC4_I14 &  _LC7_I14
         # !_LC6_I14 &  _LC7_I14
         #  _LC4_I14 &  _LC5_I14 &  _LC6_I14 & !_LC7_I14;

-- Node name is '|led_test:203|:69' = '|led_test:203|a8' 
-- Equation name is '_LC1_I12', type is buried 
_LC1_I12 = DFFE( _EQ162, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ162 =  _LC1_I12 & !_LC1_I14
         # !_LC1_I12 &  _LC1_I14;

-- Node name is '|led_test:203|:68' = '|led_test:203|a9' 
-- Equation name is '_LC3_I12', type is buried 
_LC3_I12 = DFFE( _EQ163, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ163 = !_LC1_I12 &  _LC3_I12
         # !_LC1_I14 &  _LC3_I12
         #  _LC1_I12 &  _LC1_I14 & !_LC3_I12;

-- Node name is '|led_test:203|:67' = '|led_test:203|a10' 
-- Equation name is '_LC4_I12', type is buried 
_LC4_I12 = DFFE( _EQ164, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ164 = !_LC1_I12 &  _LC4_I12
         # !_LC1_I14 &  _LC4_I12
         # !_LC3_I12 &  _LC4_I12
         #  _LC1_I12 &  _LC1_I14 &  _LC3_I12 & !_LC4_I12;

-- Node name is '|led_test:203|:66' = '|led_test:203|a11' 
-- Equation name is '_LC6_I12', type is buried 
_LC6_I12 = DFFE( _EQ165, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ165 = !_LC5_I12 &  _LC6_I12
         #  _LC5_I12 & !_LC6_I12;

-- Node name is '|led_test:203|:65' = '|led_test:203|a12' 
-- Equation name is '_LC7_I12', type is buried 
_LC7_I12 = DFFE( _EQ166, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ166 = !_LC6_I12 &  _LC7_I12
         # !_LC5_I12 &  _LC7_I12
         #  _LC5_I12 &  _LC6_I12 & !_LC7_I12;

-- Node name is '|led_test:203|:64' = '|led_test:203|a13' 
-- Equation name is '_LC8_I12', type is buried 
_LC8_I12 = DFFE( _EQ167, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ167 = !_LC6_I12 &  _LC8_I12
         # !_LC5_I12 &  _LC8_I12
         # !_LC7_I12 &  _LC8_I12
         #  _LC5_I12 &  _LC6_I12 &  _LC7_I12 & !_LC8_I12;

-- Node name is '|led_test:203|:63' = '|led_test:203|a14' 
-- Equation name is '_LC2_I22', type is buried 
_LC2_I22 = DFFE( _EQ168, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ168 = !_LC2_I12 &  _LC2_I22
         #  _LC2_I12 & !_LC2_I22;

-- Node name is '|led_test:203|:62' = '|led_test:203|a15' 
-- Equation name is '_LC3_I22', type is buried 
_LC3_I22 = DFFE( _EQ169, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ169 = !_LC2_I22 &  _LC3_I22
         # !_LC2_I12 &  _LC3_I22
         #  _LC2_I12 &  _LC2_I22 & !_LC3_I22;

-- Node name is '|led_test:203|:61' = '|led_test:203|a16' 
-- Equation name is '_LC4_I22', type is buried 
_LC4_I22 = DFFE( _EQ170, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ170 = !_LC2_I22 &  _LC4_I22
         # !_LC2_I12 &  _LC4_I22
         # !_LC3_I22 &  _LC4_I22
         #  _LC2_I12 &  _LC2_I22 &  _LC3_I22 & !_LC4_I22;

-- Node name is '|led_test:203|:60' = '|led_test:203|a17' 
-- Equation name is '_LC6_I22', type is buried 
_LC6_I22 = DFFE( _EQ171, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ171 = !_LC5_I22 &  _LC6_I22
         #  _LC5_I22 & !_LC6_I22;

-- Node name is '|led_test:203|:59' = '|led_test:203|a18' 
-- Equation name is '_LC7_I22', type is buried 
_LC7_I22 = DFFE( _EQ172, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ172 = !_LC6_I22 &  _LC7_I22
         # !_LC5_I22 &  _LC7_I22
         #  _LC5_I22 &  _LC6_I22 & !_LC7_I22;

-- Node name is '|led_test:203|:58' = '|led_test:203|a19' 
-- Equation name is '_LC8_I22', type is buried 
_LC8_I22 = DFFE( _EQ173, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ173 = !_LC6_I22 &  _LC8_I22
         # !_LC5_I22 &  _LC8_I22
         # !_LC7_I22 &  _LC8_I22
         #  _LC5_I22 &  _LC6_I22 &  _LC7_I22 & !_LC8_I22;

-- Node name is '|led_test:203|:57' = '|led_test:203|a20' 
-- Equation name is '_LC4_I5', type is buried 
_LC4_I5  = DFFE( _EQ174, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ174 = !_LC1_I22 &  _LC4_I5
         #  _LC1_I22 & !_LC4_I5;

-- Node name is '|led_test:203|:56' = '|led_test:203|a21' 
-- Equation name is '_LC3_I5', type is buried 
_LC3_I5  = DFFE( _EQ175, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ175 = !_LC2_I5 &  _LC3_I5
         #  _LC2_I5 & !_LC3_I5;

-- Node name is '|led_test:203|:55' = '|led_test:203|a22' 
-- Equation name is '_LC7_I5', type is buried 
_LC7_I5  = DFFE( _EQ176, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ176 = !_LC4_I5 &  _LC7_I5
         # !_LC1_I22 &  _LC7_I5
         # !_LC3_I5 &  _LC7_I5
         #  _LC1_I22 &  _LC3_I5 &  _LC4_I5 & !_LC7_I5;

-- Node name is '|led_test:203|:54' = '|led_test:203|a23' 
-- Equation name is '_LC5_I5', type is buried 
_LC5_I5  = DFFE( _EQ177, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ177 =  _LC5_I5 & !_LC7_I5
         # !_LC3_I5 &  _LC5_I5
         # !_LC2_I5 &  _LC5_I5
         #  _LC2_I5 &  _LC3_I5 & !_LC5_I5 &  _LC7_I5;

-- Node name is '|led_test:203|:53' = '|led_test:203|a24' 
-- Equation name is '_LC6_I5', type is buried 
_LC6_I5  = DFFE( _EQ178, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ178 = !_LC5_I5 &  _LC6_I5
         #  _LC6_I5 & !_LC7_I5
         #  _LC6_I5 & !_LC8_I5
         #  _LC5_I5 & !_LC6_I5 &  _LC7_I5 &  _LC8_I5;

-- Node name is '|led_test:203|:52' = '|led_test:203|a25' 
-- Equation name is '_LC6_I18', type is buried 
_LC6_I18 = DFFE( _EQ179, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ179 = !_LC6_I5 &  _LC6_I18
         # !_LC5_I5 &  _LC6_I18
         # !_LC1_I5 &  _LC6_I18
         #  _LC1_I5 &  _LC5_I5 &  _LC6_I5 & !_LC6_I18;

-- Node name is '|led_test:203|:115' = '|led_test:203|flag1' 
-- Equation name is '_LC5_J49', type is buried 
_LC5_J49 = DFFE( _EQ180, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ180 =  _LC4_J49 &  _LC5_J49
         #  _LC2_J44 &  _LC5_J49
         #  _LC2_J49;

-- Node name is '|led_test:203|:229' = '|led_test:203|flag2' 
-- Equation name is '_LC6_J49', type is buried 
_LC6_J49 = DFFE( _EQ181, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ181 =  _LC4_J49 &  _LC6_J49
         #  _LC2_J44 &  _LC6_J49
         #  _LC4_O33;

-- Node name is '|led_test:203|:93' = '|led_test:203|front10' 
-- Equation name is '_LC6_S24', type is buried 
_LC6_S24 = DFFE( TXD1_PLIS, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|led_test:203|:92' = '|led_test:203|front11' 
-- Equation name is '_LC7_J49', type is buried 
_LC7_J49 = DFFE( _LC6_S24, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|led_test:203|:91' = '|led_test:203|front12' 
-- Equation name is '_LC8_J49', type is buried 
_LC8_J49 = DFFE( _LC7_J49, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|led_test:203|:207' = '|led_test:203|front20' 
-- Equation name is '_LC1_O33', type is buried 
_LC1_O33 = DFFE( RXD1_FTDI, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|led_test:203|:206' = '|led_test:203|front21' 
-- Equation name is '_LC3_O33', type is buried 
_LC3_O33 = DFFE( _LC1_O33, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|led_test:203|:205' = '|led_test:203|front22' 
-- Equation name is '_LC5_O33', type is buried 
_LC5_O33 = DFFE( _LC3_O33, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|led_test:203|lpm_add_sub:316|addcore:adder|:171' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_I1', type is buried 
_LC1_I1  = LCELL( _EQ182);
  _EQ182 =  _LC2_I1 &  _LC3_I1 &  _LC4_I1;

-- Node name is '|led_test:203|lpm_add_sub:316|addcore:adder|:179' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_I14', type is buried 
_LC4_I14 = LCELL( _EQ183);
  _EQ183 =  _LC1_I1 &  _LC2_I14 &  _LC3_I14;

-- Node name is '|led_test:203|lpm_add_sub:316|addcore:adder|:191' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_I14', type is buried 
_LC1_I14 = LCELL( _EQ184);
  _EQ184 =  _LC4_I14 &  _LC5_I14 &  _LC6_I14 &  _LC7_I14;

-- Node name is '|led_test:203|lpm_add_sub:316|addcore:adder|:203' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_I12', type is buried 
_LC5_I12 = LCELL( _EQ185);
  _EQ185 =  _LC1_I12 &  _LC1_I14 &  _LC3_I12 &  _LC4_I12;

-- Node name is '|led_test:203|lpm_add_sub:316|addcore:adder|:215' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_I12', type is buried 
_LC2_I12 = LCELL( _EQ186);
  _EQ186 =  _LC5_I12 &  _LC6_I12 &  _LC7_I12 &  _LC8_I12;

-- Node name is '|led_test:203|lpm_add_sub:316|addcore:adder|:227' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_I22', type is buried 
_LC5_I22 = LCELL( _EQ187);
  _EQ187 =  _LC2_I12 &  _LC2_I22 &  _LC3_I22 &  _LC4_I22;

-- Node name is '|led_test:203|lpm_add_sub:316|addcore:adder|:239' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_I22', type is buried 
_LC1_I22 = LCELL( _EQ188);
  _EQ188 =  _LC5_I22 &  _LC6_I22 &  _LC7_I22 &  _LC8_I22;

-- Node name is '|led_test:203|lpm_add_sub:316|addcore:adder|:243' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_I5', type is buried 
_LC2_I5  = LCELL( _EQ189);
  _EQ189 =  _LC1_I22 &  _LC4_I5;

-- Node name is '|led_test:203|lpm_add_sub:316|addcore:adder|:247' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_I5', type is buried 
_LC8_I5  = LCELL( _EQ190);
  _EQ190 =  _LC2_I5 &  _LC3_I5;

-- Node name is '|led_test:203|lpm_add_sub:316|addcore:adder|:251' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_I5', type is buried 
_LC1_I5  = LCELL( _EQ191);
  _EQ191 =  _LC2_I5 &  _LC3_I5 &  _LC7_I5;

-- Node name is '|led_test:203|lpm_add_sub:317|addcore:adder|:121' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_J44', type is buried 
_LC5_J44 = LCELL( _EQ192);
  _EQ192 =  _LC4_J49 &  _LC8_J44;

-- Node name is '|led_test:203|lpm_add_sub:317|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_J44', type is buried 
_LC6_J44 = LCELL( _EQ193);
  _EQ193 =  _LC3_J44 &  _LC4_J49 &  _LC8_J44;

-- Node name is '|led_test:203|lpm_add_sub:317|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_J44', type is buried 
_LC1_J44 = LCELL( _EQ194);
  _EQ194 =  _LC3_J44 &  _LC4_J49 &  _LC7_J44 &  _LC8_J44;

-- Node name is '|led_test:203|lpm_add_sub:317|addcore:adder|:133' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_J34', type is buried 
_LC4_J34 = LCELL( _EQ195);
  _EQ195 =  _LC1_J44 &  _LC3_J34;

-- Node name is '|led_test:203|lpm_add_sub:317|addcore:adder|:137' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_J34', type is buried 
_LC5_J34 = LCELL( _EQ196);
  _EQ196 =  _LC2_J34 &  _LC4_J34;

-- Node name is '|led_test:203|lpm_add_sub:317|addcore:adder|:141' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_J34', type is buried 
_LC7_J34 = LCELL( _EQ197);
  _EQ197 =  _LC5_J34 &  _LC6_J34;

-- Node name is '|led_test:203|lpm_add_sub:318|addcore:adder|:121' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_W30', type is buried 
_LC2_W30 = LCELL( _EQ198);
  _EQ198 =  _LC1_J49 &  _LC5_W30;

-- Node name is '|led_test:203|lpm_add_sub:318|addcore:adder|:125' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_W30', type is buried 
_LC3_W30 = LCELL( _EQ199);
  _EQ199 =  _LC1_J49 &  _LC1_W37 &  _LC5_W30;

-- Node name is '|led_test:203|lpm_add_sub:318|addcore:adder|:129' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_W30', type is buried 
_LC1_W30 = LCELL( _EQ200);
  _EQ200 =  _LC1_J49 &  _LC1_W37 &  _LC4_W30 &  _LC5_W30;

-- Node name is '|led_test:203|lpm_add_sub:318|addcore:adder|:133' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_W49', type is buried 
_LC3_W49 = LCELL( _EQ201);
  _EQ201 =  _LC1_W30 &  _LC8_W49;

-- Node name is '|led_test:203|lpm_add_sub:318|addcore:adder|:137' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_W49', type is buried 
_LC4_W49 = LCELL( _EQ202);
  _EQ202 =  _LC2_W49 &  _LC3_W49;

-- Node name is '|led_test:203|lpm_add_sub:318|addcore:adder|:141' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_W49', type is buried 
_LC5_W49 = LCELL( _EQ203);
  _EQ203 =  _LC4_W49 &  _LC7_W49;

-- Node name is '|led_test:203|:86' = '|led_test:203|POWER_flag' 
-- Equation name is '_LC5_Q46', type is buried 
_LC5_Q46 = DFFE( rezerv7_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|led_test:203|:173' = '|led_test:203|sch10' 
-- Equation name is '_LC4_J49', type is buried 
_LC4_J49 = DFFE( _EQ204, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ204 =  _LC2_J49 & !_LC4_J49 &  _LC5_J49
         # !_LC2_J49 &  _LC4_J49 &  _LC5_J49;

-- Node name is '|led_test:203|:172' = '|led_test:203|sch11' 
-- Equation name is '_LC8_J44', type is buried 
_LC8_J44 = DFFE( _EQ205, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ205 =  _LC2_J49 &  _LC4_J49 &  _LC5_J49 & !_LC8_J44
         # !_LC4_J49 &  _LC5_J49 &  _LC8_J44
         # !_LC2_J49 &  _LC5_J49 &  _LC8_J44;

-- Node name is '|led_test:203|:171' = '|led_test:203|sch12' 
-- Equation name is '_LC3_J44', type is buried 
_LC3_J44 = DFFE( _EQ206, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ206 =  _LC3_J44 & !_LC5_J44 &  _LC5_J49
         #  _LC2_J49 & !_LC3_J44 &  _LC5_J44 &  _LC5_J49
         # !_LC2_J49 &  _LC3_J44 &  _LC5_J49;

-- Node name is '|led_test:203|:170' = '|led_test:203|sch13' 
-- Equation name is '_LC7_J44', type is buried 
_LC7_J44 = DFFE( _EQ207, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ207 =  _LC5_J49 & !_LC6_J44 &  _LC7_J44
         #  _LC2_J49 &  _LC5_J49 &  _LC6_J44 & !_LC7_J44
         # !_LC2_J49 &  _LC5_J49 &  _LC7_J44;

-- Node name is '|led_test:203|:169' = '|led_test:203|sch14' 
-- Equation name is '_LC3_J34', type is buried 
_LC3_J34 = DFFE( _EQ208, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ208 = !_LC1_J44 &  _LC3_J34 &  _LC5_J49
         #  _LC1_J44 &  _LC2_J49 & !_LC3_J34 &  _LC5_J49
         # !_LC2_J49 &  _LC3_J34 &  _LC5_J49;

-- Node name is '|led_test:203|:168' = '|led_test:203|sch15' 
-- Equation name is '_LC2_J34', type is buried 
_LC2_J34 = DFFE( _EQ209, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ209 =  _LC2_J34 & !_LC4_J34 &  _LC5_J49
         # !_LC2_J34 &  _LC2_J49 &  _LC4_J34 &  _LC5_J49
         #  _LC2_J34 & !_LC2_J49 &  _LC5_J49;

-- Node name is '|led_test:203|:167' = '|led_test:203|sch16' 
-- Equation name is '_LC6_J34', type is buried 
_LC6_J34 = DFFE( _EQ210, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ210 = !_LC5_J34 &  _LC5_J49 &  _LC6_J34
         #  _LC2_J49 &  _LC5_J34 &  _LC5_J49 & !_LC6_J34
         # !_LC2_J49 &  _LC5_J49 &  _LC6_J34;

-- Node name is '|led_test:203|:166' = '|led_test:203|sch17' 
-- Equation name is '_LC8_J34', type is buried 
_LC8_J34 = DFFE( _EQ211, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ211 =  _LC5_J49 & !_LC7_J34 &  _LC8_J34
         #  _LC2_J49 &  _LC5_J49 &  _LC7_J34 & !_LC8_J34
         # !_LC2_J49 &  _LC5_J49 &  _LC8_J34;

-- Node name is '|led_test:203|:287' = '|led_test:203|sch20' 
-- Equation name is '_LC1_J49', type is buried 
_LC1_J49 = DFFE( _EQ212, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ212 = !_LC1_J49 &  _LC4_O33 &  _LC6_J49
         #  _LC1_J49 & !_LC4_O33 &  _LC6_J49;

-- Node name is '|led_test:203|:286' = '|led_test:203|sch21' 
-- Equation name is '_LC5_W30', type is buried 
_LC5_W30 = DFFE( _EQ213, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ213 =  _LC1_J49 &  _LC4_O33 & !_LC5_W30 &  _LC6_J49
         # !_LC1_J49 &  _LC5_W30 &  _LC6_J49
         # !_LC4_O33 &  _LC5_W30 &  _LC6_J49;

-- Node name is '|led_test:203|:285' = '|led_test:203|sch22' 
-- Equation name is '_LC1_W37', type is buried 
_LC1_W37 = DFFE( _EQ214, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ214 =  _LC1_W37 & !_LC2_W30 &  _LC6_J49
         # !_LC1_W37 &  _LC2_W30 &  _LC4_O33 &  _LC6_J49
         #  _LC1_W37 & !_LC4_O33 &  _LC6_J49;

-- Node name is '|led_test:203|:284' = '|led_test:203|sch23' 
-- Equation name is '_LC4_W30', type is buried 
_LC4_W30 = DFFE( _EQ215, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ215 = !_LC3_W30 &  _LC4_W30 &  _LC6_J49
         #  _LC3_W30 &  _LC4_O33 & !_LC4_W30 &  _LC6_J49
         # !_LC4_O33 &  _LC4_W30 &  _LC6_J49;

-- Node name is '|led_test:203|:283' = '|led_test:203|sch24' 
-- Equation name is '_LC8_W49', type is buried 
_LC8_W49 = DFFE( _EQ216, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ216 = !_LC1_W30 &  _LC6_J49 &  _LC8_W49
         #  _LC1_W30 &  _LC4_O33 &  _LC6_J49 & !_LC8_W49
         # !_LC4_O33 &  _LC6_J49 &  _LC8_W49;

-- Node name is '|led_test:203|:282' = '|led_test:203|sch25' 
-- Equation name is '_LC2_W49', type is buried 
_LC2_W49 = DFFE( _EQ217, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ217 =  _LC2_W49 & !_LC3_W49 &  _LC6_J49
         # !_LC2_W49 &  _LC3_W49 &  _LC4_O33 &  _LC6_J49
         #  _LC2_W49 & !_LC4_O33 &  _LC6_J49;

-- Node name is '|led_test:203|:281' = '|led_test:203|sch26' 
-- Equation name is '_LC7_W49', type is buried 
_LC7_W49 = DFFE( _EQ218, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ218 = !_LC4_W49 &  _LC6_J49 &  _LC7_W49
         #  _LC4_O33 &  _LC4_W49 &  _LC6_J49 & !_LC7_W49
         # !_LC4_O33 &  _LC6_J49 &  _LC7_W49;

-- Node name is '|led_test:203|:280' = '|led_test:203|sch27' 
-- Equation name is '_LC6_W49', type is buried 
_LC6_W49 = DFFE( _EQ219, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ219 = !_LC5_W49 &  _LC6_J49 &  _LC6_W49
         #  _LC4_O33 &  _LC5_W49 &  _LC6_J49 & !_LC6_W49
         # !_LC4_O33 &  _LC6_J49 &  _LC6_W49;

-- Node name is '|led_test:203|:200' = '|led_test:203|tk1' 
-- Equation name is '_LC3_J49', type is buried 
_LC3_J49 = DFFE( _EQ220, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ220 = !_LC2_J44 & !_LC4_J49
         #  _LC3_J49 &  _LC4_J44
         #  _LC3_J49 & !_LC4_J49;

-- Node name is '|led_test:203|:314' = '|led_test:203|tk2' 
-- Equation name is '_LC6_W30', type is buried 
_LC6_W30 = DFFE( _EQ221, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ221 = !_LC1_J49 &  _LC7_W30
         #  _LC6_W30 &  _LC8_W30
         # !_LC1_J49 &  _LC6_W30;

-- Node name is '|led_test:203|:94' 
-- Equation name is '_LC2_J49', type is buried 
!_LC2_J49 = _LC2_J49~NOT;
_LC2_J49~NOT = LCELL( _EQ222);
  _EQ222 =  _LC8_J49
         # !_LC6_S24
         #  _LC7_J49;

-- Node name is '|led_test:203|~174~1' 
-- Equation name is '_LC1_J34', type is buried 
-- synthesized logic cell 
_LC1_J34 = LCELL( _EQ223);
  _EQ223 =  _LC3_J44
         # !_LC3_J34
         #  _LC6_J34
         #  _LC8_J34;

-- Node name is '|led_test:203|~174~2' 
-- Equation name is '_LC4_J44', type is buried 
-- synthesized logic cell 
_LC4_J44 = LCELL( _EQ224);
  _EQ224 = !_LC7_J44
         #  _LC2_J34
         #  _LC8_J44
         #  _LC1_J34;

-- Node name is '|led_test:203|:208' 
-- Equation name is '_LC4_O33', type is buried 
!_LC4_O33 = _LC4_O33~NOT;
_LC4_O33~NOT = LCELL( _EQ225);
  _EQ225 =  _LC5_O33
         # !_LC1_O33
         #  _LC3_O33;

-- Node name is '|led_test:203|~214~1' 
-- Equation name is '_LC2_J44', type is buried 
-- synthesized logic cell 
_LC2_J44 = LCELL( _EQ226);
  _EQ226 =  _LC1_J34
         # !_LC8_J44
         #  _LC7_J44
         # !_LC2_J34;

-- Node name is '|led_test:203|~288~1' 
-- Equation name is '_LC1_W49', type is buried 
-- synthesized logic cell 
!_LC1_W49 = _LC1_W49~NOT;
_LC1_W49~NOT = LCELL( _EQ227);
  _EQ227 = !_LC1_W37 & !_LC6_W49 & !_LC7_W49 &  _LC8_W49;

-- Node name is '|led_test:203|~288~2' 
-- Equation name is '_LC8_W30', type is buried 
-- synthesized logic cell 
_LC8_W30 = LCELL( _EQ228);
  _EQ228 = !_LC4_W30
         #  _LC2_W49
         #  _LC5_W30
         #  _LC1_W49;

-- Node name is '|led_test:203|~299~1' 
-- Equation name is '_LC7_W30', type is buried 
-- synthesized logic cell 
_LC7_W30 = LCELL( _EQ229);
  _EQ229 = !_LC1_W49 &  _LC2_W49 & !_LC4_W30 &  _LC5_W30;

-- Node name is '|line_bus16:194|:65' = '|line_bus16:194|a0' 
-- Equation name is '_LC1_D19', type is buried 
_LC1_D19 = DFFE( bus_dta0, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus16:194|:64' = '|line_bus16:194|a1' 
-- Equation name is '_LC1_D22', type is buried 
_LC1_D22 = DFFE( bus_dta1, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus16:194|:63' = '|line_bus16:194|a2' 
-- Equation name is '_LC2_O20', type is buried 
_LC2_O20 = DFFE( bus_dta2, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus16:194|:62' = '|line_bus16:194|a3' 
-- Equation name is '_LC1_O21', type is buried 
_LC1_O21 = DFFE( bus_dta3, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus16:194|:61' = '|line_bus16:194|a4' 
-- Equation name is '_LC1_Q21', type is buried 
_LC1_Q21 = DFFE( bus_dta4, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus16:194|:60' = '|line_bus16:194|a5' 
-- Equation name is '_LC1_Q24', type is buried 
_LC1_Q24 = DFFE( bus_dta5, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus16:194|:59' = '|line_bus16:194|a6' 
-- Equation name is '_LC2_E22', type is buried 
_LC2_E22 = DFFE( bus_dta6, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus16:194|:58' = '|line_bus16:194|a7' 
-- Equation name is '_LC1_E24', type is buried 
_LC1_E24 = DFFE( bus_dta7, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus16:195|:65' = '|line_bus16:195|a0' 
-- Equation name is '_LC2_H2', type is buried 
_LC2_H2  = DFFE( data0_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus16:195|:64' = '|line_bus16:195|a1' 
-- Equation name is '_LC8_V20', type is buried 
_LC8_V20 = DFFE( data1_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus16:195|:63' = '|line_bus16:195|a2' 
-- Equation name is '_LC6_D3', type is buried 
_LC6_D3  = DFFE( data2_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus16:195|:62' = '|line_bus16:195|a3' 
-- Equation name is '_LC6_D21', type is buried 
_LC6_D21 = DFFE( data3_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus16:195|:61' = '|line_bus16:195|a4' 
-- Equation name is '_LC1_K7', type is buried 
_LC1_K7  = DFFE( data4_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus16:195|:60' = '|line_bus16:195|a5' 
-- Equation name is '_LC1_N23', type is buried 
_LC1_N23 = DFFE( data5_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus16:195|:59' = '|line_bus16:195|a6' 
-- Equation name is '_LC3_E33', type is buried 
_LC3_E33 = DFFE( data6_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus16:195|:58' = '|line_bus16:195|a7' 
-- Equation name is '_LC3_E16', type is buried 
_LC3_E16 = DFFE( data7_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus16:195|:57' = '|line_bus16:195|a8' 
-- Equation name is '_LC4_M4', type is buried 
_LC4_M4  = DFFE( data8_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus16:195|:56' = '|line_bus16:195|a9' 
-- Equation name is '_LC5_M9', type is buried 
_LC5_M9  = DFFE( data9_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus16:195|:55' = '|line_bus16:195|a10' 
-- Equation name is '_LC1_E33', type is buried 
_LC1_E33 = DFFE( dataA_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus16:195|:54' = '|line_bus16:195|a11' 
-- Equation name is '_LC8_E5', type is buried 
_LC8_E5  = DFFE( dataB_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus16:195|:53' = '|line_bus16:195|a12' 
-- Equation name is '_LC4_E11', type is buried 
_LC4_E11 = DFFE( dataC_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus16:195|:52' = '|line_bus16:195|a13' 
-- Equation name is '_LC6_E25', type is buried 
_LC6_E25 = DFFE( dataD_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus16:195|:51' = '|line_bus16:195|a14' 
-- Equation name is '_LC2_L20', type is buried 
_LC2_L20 = DFFE( dataE_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus16:195|:50' = '|line_bus16:195|a15' 
-- Equation name is '_LC4_D16', type is buried 
_LC4_D16 = DFFE( dataF_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus:193|:33' = '|line_bus:193|a0' 
-- Equation name is '_LC8_D12', type is buried 
_LC8_D12 = DFFE( adr0_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus:193|:32' = '|line_bus:193|a1' 
-- Equation name is '_LC2_F8', type is buried 
_LC2_F8  = DFFE( adr1_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus:193|:31' = '|line_bus:193|a2' 
-- Equation name is '_LC2_E33', type is buried 
_LC2_E33 = DFFE( adr2_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus:193|:30' = '|line_bus:193|a3' 
-- Equation name is '_LC4_E34', type is buried 
_LC4_E34 = DFFE( adr3_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus:193|:29' = '|line_bus:193|a4' 
-- Equation name is '_LC2_D30', type is buried 
_LC2_D30 = DFFE( adr4_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus:193|:28' = '|line_bus:193|a5' 
-- Equation name is '_LC1_C37', type is buried 
_LC1_C37 = DFFE( adr5_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus:193|:27' = '|line_bus:193|a6' 
-- Equation name is '_LC1_A21', type is buried 
_LC1_A21 = DFFE( adr6_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|line_bus:193|:26' = '|line_bus:193|a7' 
-- Equation name is '_LC7_B2', type is buried 
_LC7_B2  = DFFE( adr7_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|sinhron_reg:198|:4809' = '|sinhron_reg:198|ale_reg0' 
-- Equation name is '_LC1_H45', type is buried 
_LC1_H45 = DFFE( mk_rzv4, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|sinhron_reg:198|:4808' = '|sinhron_reg:198|ale_reg1' 
-- Equation name is '_LC1_Q45', type is buried 
_LC1_Q45 = DFFE( mk_rzv3, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|sinhron_reg:198|:4807' = '|sinhron_reg:198|ale_reg2' 
-- Equation name is '_LC4_D43', type is buried 
_LC4_D43 = DFFE( mk_rzv2, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|sinhron_reg:198|:4806' = '|sinhron_reg:198|ale_reg3' 
-- Equation name is '_LC1_C42', type is buried 
_LC1_C42 = DFFE( mk_rzv1, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|sinhron_reg:198|:4469' = '|sinhron_reg:198|d_TKI0' 
-- Equation name is '_LC3_L36', type is buried 
_LC3_L36 = DFFE( _EQ230, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ230 =  _LC3_L36 &  _LC7_L36 & !rezerv8_fpga
         # !_LC3_L36 &  _LC8_L36 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4468' = '|sinhron_reg:198|d_TKI1' 
-- Equation name is '_LC2_L36', type is buried 
_LC2_L36 = DFFE( _EQ231, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ231 = !_LC1_A39 &  _LC4_L36
         #  rezerv8_fpga
         #  _LC1_A39 &  _LC5_L36;

-- Node name is '|sinhron_reg:198|:4467' = '|sinhron_reg:198|d_TKI2' 
-- Equation name is '_LC8_L31', type is buried 
_LC8_L31 = DFFE( _EQ232, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ232 =  _LC1_L36 &  _LC8_L31 & !rezerv8_fpga
         #  _LC7_L31 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4466' = '|sinhron_reg:198|d_TKI3' 
-- Equation name is '_LC5_L31', type is buried 
_LC5_L31 = DFFE( _EQ233, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ233 = !_LC1_A39 &  _LC3_L31
         #  rezerv8_fpga
         #  _LC1_A39 &  _LC4_L31;

-- Node name is '|sinhron_reg:198|:4465' = '|sinhron_reg:198|d_TKI4' 
-- Equation name is '_LC8_L50', type is buried 
_LC8_L50 = DFFE( _EQ234, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ234 =  _LC1_L36 &  _LC8_L50 & !rezerv8_fpga
         #  _LC7_L50 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4464' = '|sinhron_reg:198|d_TKI5' 
-- Equation name is '_LC5_L50', type is buried 
_LC5_L50 = DFFE( _EQ235, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ235 =  _LC1_L36 &  _LC5_L50 & !rezerv8_fpga
         #  _LC4_L50 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4463' = '|sinhron_reg:198|d_TKI6' 
-- Equation name is '_LC5_L29', type is buried 
_LC5_L29 = DFFE( _EQ236, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ236 =  _LC1_L36 &  _LC5_L29 & !rezerv8_fpga
         #  _LC4_L29 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4462' = '|sinhron_reg:198|d_TKI7' 
-- Equation name is '_LC8_L29', type is buried 
_LC8_L29 = DFFE( _EQ237, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ237 =  _LC1_L36 &  _LC8_L29 & !rezerv8_fpga
         #  _LC7_L29 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4781' = '|sinhron_reg:198|d_TKP0' 
-- Equation name is '_LC3_O38', type is buried 
_LC3_O38 = DFFE( _EQ238, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ238 =  _LC3_O38 &  _LC7_O38 & !rezerv8_fpga
         # !_LC3_O38 &  _LC8_O38 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4780' = '|sinhron_reg:198|d_TKP1' 
-- Equation name is '_LC1_O38', type is buried 
_LC1_O38 = DFFE( _EQ239, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ239 = !_LC1_A39 &  _LC4_O38
         #  rezerv8_fpga
         #  _LC1_A39 &  _LC5_O38;

-- Node name is '|sinhron_reg:198|:4779' = '|sinhron_reg:198|d_TKP2' 
-- Equation name is '_LC8_O32', type is buried 
_LC8_O32 = DFFE( _EQ240, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ240 =  _LC1_O43 &  _LC8_O32 & !rezerv8_fpga
         #  _LC7_O32 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4778' = '|sinhron_reg:198|d_TKP3' 
-- Equation name is '_LC5_O32', type is buried 
_LC5_O32 = DFFE( _EQ241, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ241 = !_LC1_A39 &  _LC3_O32
         #  rezerv8_fpga
         #  _LC1_A39 &  _LC4_O32;

-- Node name is '|sinhron_reg:198|:4777' = '|sinhron_reg:198|d_TKP4' 
-- Equation name is '_LC8_O43', type is buried 
_LC8_O43 = DFFE( _EQ242, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ242 =  _LC1_O43 &  _LC8_O43 & !rezerv8_fpga
         #  _LC7_O43 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4776' = '|sinhron_reg:198|d_TKP5' 
-- Equation name is '_LC5_O43', type is buried 
_LC5_O43 = DFFE( _EQ243, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ243 =  _LC1_O43 &  _LC5_O43 & !rezerv8_fpga
         #  _LC4_O43 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4775' = '|sinhron_reg:198|d_TKP6' 
-- Equation name is '_LC5_O29', type is buried 
_LC5_O29 = DFFE( _EQ244, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ244 =  _LC1_O43 &  _LC5_O29 & !rezerv8_fpga
         #  _LC4_O29 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4774' = '|sinhron_reg:198|d_TKP7' 
-- Equation name is '_LC8_O29', type is buried 
_LC8_O29 = DFFE( _EQ245, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ245 =  _LC1_O43 &  _LC8_O29 & !rezerv8_fpga
         #  _LC7_O29 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4001' = '|sinhron_reg:198|d_TNC0' 
-- Equation name is '_LC3_T32', type is buried 
_LC3_T32 = DFFE( _EQ246, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ246 =  _LC3_T32 &  _LC7_T32 & !rezerv8_fpga
         #  _LC8_T32 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4000' = '|sinhron_reg:198|d_TNC1' 
-- Equation name is '_LC2_T32', type is buried 
_LC2_T32 = DFFE( _EQ247, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ247 = !_LC1_A39 &  _LC5_T32
         #  rezerv8_fpga
         #  _LC1_A39 &  _LC6_T32;

-- Node name is '|sinhron_reg:198|:3999' = '|sinhron_reg:198|d_TNC2' 
-- Equation name is '_LC8_T37', type is buried 
_LC8_T37 = DFFE( _EQ248, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ248 =  _LC1_T32 &  _LC8_T37 & !rezerv8_fpga
         #  _LC7_T37 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3998' = '|sinhron_reg:198|d_TNC3' 
-- Equation name is '_LC5_T37', type is buried 
_LC5_T37 = DFFE( _EQ249, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ249 = !_LC1_A39 &  _LC3_T37
         #  rezerv8_fpga
         #  _LC1_A39 &  _LC4_T37;

-- Node name is '|sinhron_reg:198|:3997' = '|sinhron_reg:198|d_TNC4' 
-- Equation name is '_LC8_T50', type is buried 
_LC8_T50 = DFFE( _EQ250, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ250 =  _LC1_T32 &  _LC8_T50 & !rezerv8_fpga
         #  _LC7_T50 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3996' = '|sinhron_reg:198|d_TNC5' 
-- Equation name is '_LC5_T50', type is buried 
_LC5_T50 = DFFE( _EQ251, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ251 =  _LC1_T32 &  _LC5_T50 & !rezerv8_fpga
         #  _LC4_T50 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3995' = '|sinhron_reg:198|d_TNC6' 
-- Equation name is '_LC5_T48', type is buried 
_LC5_T48 = DFFE( _EQ252, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ252 =  _LC1_T32 &  _LC5_T48 & !rezerv8_fpga
         #  _LC4_T48 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3994' = '|sinhron_reg:198|d_TNC7' 
-- Equation name is '_LC8_T48', type is buried 
_LC8_T48 = DFFE( _EQ253, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ253 =  _LC1_T32 &  _LC8_T48 & !rezerv8_fpga
         #  _LC7_T48 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4313' = '|sinhron_reg:198|d_TNI0' 
-- Equation name is '_LC3_J51', type is buried 
_LC3_J51 = DFFE( _EQ254, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ254 =  _LC3_J51 &  _LC7_J51 & !rezerv8_fpga
         # !_LC3_J51 &  _LC8_J51 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4312' = '|sinhron_reg:198|d_TNI1' 
-- Equation name is '_LC2_J51', type is buried 
_LC2_J51 = DFFE( _EQ255, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ255 = !_LC1_A39 &  _LC5_J51
         #  rezerv8_fpga
         #  _LC1_A39 &  _LC6_J51;

-- Node name is '|sinhron_reg:198|:4311' = '|sinhron_reg:198|d_TNI2' 
-- Equation name is '_LC8_J29', type is buried 
_LC8_J29 = DFFE( _EQ256, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ256 =  _LC1_J51 &  _LC8_J29 & !rezerv8_fpga
         #  _LC7_J29 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4310' = '|sinhron_reg:198|d_TNI3' 
-- Equation name is '_LC5_J29', type is buried 
_LC5_J29 = DFFE( _EQ257, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ257 = !_LC1_A39 &  _LC3_J29
         #  rezerv8_fpga
         #  _LC1_A39 &  _LC4_J29;

-- Node name is '|sinhron_reg:198|:4309' = '|sinhron_reg:198|d_TNI4' 
-- Equation name is '_LC8_J33', type is buried 
_LC8_J33 = DFFE( _EQ258, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ258 =  _LC1_J51 &  _LC8_J33 & !rezerv8_fpga
         #  _LC7_J33 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4308' = '|sinhron_reg:198|d_TNI5' 
-- Equation name is '_LC5_J33', type is buried 
_LC5_J33 = DFFE( _EQ259, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ259 =  _LC1_J51 &  _LC5_J33 & !rezerv8_fpga
         #  _LC3_J33 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4307' = '|sinhron_reg:198|d_TNI6' 
-- Equation name is '_LC5_J43', type is buried 
_LC5_J43 = DFFE( _EQ260, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ260 =  _LC1_J51 &  _LC5_J43 & !rezerv8_fpga
         #  _LC4_J43 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4306' = '|sinhron_reg:198|d_TNI7' 
-- Equation name is '_LC8_J43', type is buried 
_LC8_J43 = DFFE( _EQ261, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ261 =  _LC1_J51 &  _LC8_J43 & !rezerv8_fpga
         #  _LC7_J43 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3845' = '|sinhron_reg:198|d_TNO0' 
-- Equation name is '_LC3_P31', type is buried 
_LC3_P31 = DFFE( _EQ262, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ262 =  _LC3_P31 &  _LC7_P31 & !rezerv8_fpga
         #  _LC8_P31 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3844' = '|sinhron_reg:198|d_TNO1' 
-- Equation name is '_LC2_P31', type is buried 
_LC2_P31 = DFFE( _EQ263, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ263 = !_LC1_A39 &  _LC5_P31
         #  rezerv8_fpga
         #  _LC1_A39 &  _LC6_P31;

-- Node name is '|sinhron_reg:198|:3843' = '|sinhron_reg:198|d_TNO2' 
-- Equation name is '_LC8_P46', type is buried 
_LC8_P46 = DFFE( _EQ264, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ264 =  _LC1_P31 &  _LC8_P46 & !rezerv8_fpga
         #  _LC7_P46 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3842' = '|sinhron_reg:198|d_TNO3' 
-- Equation name is '_LC5_P46', type is buried 
_LC5_P46 = DFFE( _EQ265, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ265 = !_LC1_A39 &  _LC3_P46
         #  rezerv8_fpga
         #  _LC1_A39 &  _LC4_P46;

-- Node name is '|sinhron_reg:198|:3841' = '|sinhron_reg:198|d_TNO4' 
-- Equation name is '_LC8_P48', type is buried 
_LC8_P48 = DFFE( _EQ266, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ266 =  _LC1_P31 &  _LC8_P48 & !rezerv8_fpga
         #  _LC7_P48 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3840' = '|sinhron_reg:198|d_TNO5' 
-- Equation name is '_LC5_P48', type is buried 
_LC5_P48 = DFFE( _EQ267, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ267 =  _LC1_P31 &  _LC5_P48 & !rezerv8_fpga
         #  _LC3_P48 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3839' = '|sinhron_reg:198|d_TNO6' 
-- Equation name is '_LC5_P41', type is buried 
_LC5_P41 = DFFE( _EQ268, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ268 =  _LC1_P31 &  _LC5_P41 & !rezerv8_fpga
         #  _LC4_P41 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3838' = '|sinhron_reg:198|d_TNO7' 
-- Equation name is '_LC8_P41', type is buried 
_LC8_P41 = DFFE( _EQ269, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ269 =  _LC1_P31 &  _LC8_P41 & !rezerv8_fpga
         #  _LC7_P41 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4625' = '|sinhron_reg:198|d_TNP0' 
-- Equation name is '_LC3_I52', type is buried 
_LC3_I52 = DFFE( _EQ270, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ270 =  _LC3_I52 &  _LC7_I52 & !rezerv8_fpga
         # !_LC3_I52 &  _LC8_I52 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4624' = '|sinhron_reg:198|d_TNP1' 
-- Equation name is '_LC2_I52', type is buried 
_LC2_I52 = DFFE( _EQ271, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ271 = !_LC1_A39 &  _LC5_I52
         #  rezerv8_fpga
         #  _LC1_A39 &  _LC6_I52;

-- Node name is '|sinhron_reg:198|:4623' = '|sinhron_reg:198|d_TNP2' 
-- Equation name is '_LC8_I32', type is buried 
_LC8_I32 = DFFE( _EQ272, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ272 =  _LC1_I52 &  _LC8_I32 & !rezerv8_fpga
         #  _LC7_I32 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4622' = '|sinhron_reg:198|d_TNP3' 
-- Equation name is '_LC5_I32', type is buried 
_LC5_I32 = DFFE( _EQ273, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ273 = !_LC1_A39 &  _LC3_I32
         #  rezerv8_fpga
         #  _LC1_A39 &  _LC4_I32;

-- Node name is '|sinhron_reg:198|:4621' = '|sinhron_reg:198|d_TNP4' 
-- Equation name is '_LC8_I35', type is buried 
_LC8_I35 = DFFE( _EQ274, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ274 =  _LC1_I52 &  _LC8_I35 & !rezerv8_fpga
         #  _LC7_I35 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4620' = '|sinhron_reg:198|d_TNP5' 
-- Equation name is '_LC5_I35', type is buried 
_LC5_I35 = DFFE( _EQ275, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ275 =  _LC1_I52 &  _LC5_I35 & !rezerv8_fpga
         #  _LC3_I35 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4619' = '|sinhron_reg:198|d_TNP6' 
-- Equation name is '_LC4_I42', type is buried 
_LC4_I42 = DFFE( _EQ276, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ276 =  _LC1_I52 &  _LC4_I42 & !rezerv8_fpga
         #  _LC3_I42 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4618' = '|sinhron_reg:198|d_TNP7' 
-- Equation name is '_LC7_I42', type is buried 
_LC7_I42 = DFFE( _EQ277, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ277 =  _LC1_I52 &  _LC7_I42 & !rezerv8_fpga
         #  _LC6_I42 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4157' = '|sinhron_reg:198|d_TOBM0' 
-- Equation name is '_LC8_I33', type is buried 
_LC8_I33 = DFFE( _EQ278, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ278 =  _LC6_I33 &  _LC8_I33 & !rezerv8_fpga
         #  _LC7_I33 & !_LC8_I33 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4156' = '|sinhron_reg:198|d_TOBM1' 
-- Equation name is '_LC2_I33', type is buried 
_LC2_I33 = DFFE( _EQ279, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ279 = !_LC1_A39 &  _LC4_I33
         #  rezerv8_fpga
         #  _LC1_A39 &  _LC5_I33;

-- Node name is '|sinhron_reg:198|:4155' = '|sinhron_reg:198|d_TOBM2' 
-- Equation name is '_LC8_I41', type is buried 
_LC8_I41 = DFFE( _EQ280, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ280 =  _LC1_I33 &  _LC8_I41 & !rezerv8_fpga
         #  _LC7_I41 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4154' = '|sinhron_reg:198|d_TOBM3' 
-- Equation name is '_LC5_I41', type is buried 
_LC5_I41 = DFFE( _EQ281, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ281 = !_LC1_A39 &  _LC3_I41
         #  rezerv8_fpga
         #  _LC1_A39 &  _LC4_I41;

-- Node name is '|sinhron_reg:198|:4153' = '|sinhron_reg:198|d_TOBM4' 
-- Equation name is '_LC8_I49', type is buried 
_LC8_I49 = DFFE( _EQ282, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ282 =  _LC1_I33 &  _LC8_I49 & !rezerv8_fpga
         #  _LC7_I49 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4152' = '|sinhron_reg:198|d_TOBM5' 
-- Equation name is '_LC5_I49', type is buried 
_LC5_I49 = DFFE( _EQ283, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ283 =  _LC1_I33 &  _LC5_I49 & !rezerv8_fpga
         #  _LC4_I49 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4151' = '|sinhron_reg:198|d_TOBM6' 
-- Equation name is '_LC5_I48', type is buried 
_LC5_I48 = DFFE( _EQ284, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ284 =  _LC1_I33 &  _LC5_I48 & !rezerv8_fpga
         #  _LC4_I48 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4150' = '|sinhron_reg:198|d_TOBM7' 
-- Equation name is '_LC8_I48', type is buried 
_LC8_I48 = DFFE( _EQ285, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ285 =  _LC1_I33 &  _LC8_I48 & !rezerv8_fpga
         #  _LC7_I48 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4482' = '|sinhron_reg:198|flag_TKI' 
-- Equation name is '_LC2_L50', type is buried 
_LC2_L50 = DFFE( _EQ286, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ286 =  _LC2_L29 &  _LC2_L50 & !rezerv8_fpga
         #  _LC1_L36 &  _LC2_L50 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3604' = '|sinhron_reg:198|flag_TKI_mk' 
-- Equation name is '_LC8_V16', type is buried 
_LC8_V16 = DFFE( _EQ287, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ287 =  _LC8_V16 & !rezerv8_fpga
         # !_LC1_A39 &  _LC7_V16 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|~4482~1' = '|sinhron_reg:198|flag_TKI~1' 
-- Equation name is '_LC6_L36', type is buried 
-- synthesized logic cell 
_LC6_L36 = DFFE( _EQ288, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ288 =  _LC2_L29 &  _LC6_L36 & !rezerv8_fpga
         #  _LC1_L36 &  _LC6_L36 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4794' = '|sinhron_reg:198|flag_TKP' 
-- Equation name is '_LC2_O38', type is buried 
_LC2_O38 = DFFE( _EQ289, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ289 =  _LC1_O29 &  _LC2_O38 & !rezerv8_fpga
         #  _LC1_O43 &  _LC2_O38 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3702' = '|sinhron_reg:198|flag_TKP_mk' 
-- Equation name is '_LC1_V17', type is buried 
_LC1_V17 = DFFE( _EQ290, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ290 =  _LC1_V17 & !rezerv8_fpga
         # !_LC1_A39 &  _LC8_V17 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|~4794~1' = '|sinhron_reg:198|flag_TKP~1' 
-- Equation name is '_LC6_O38', type is buried 
-- synthesized logic cell 
_LC6_O38 = DFFE( _EQ291, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ291 =  _LC1_O29 &  _LC6_O38 & !rezerv8_fpga
         #  _LC1_O43 &  _LC6_O38 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4014' = '|sinhron_reg:198|flag_TNC' 
-- Equation name is '_LC2_T50', type is buried 
_LC2_T50 = DFFE( _EQ292, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ292 =  _LC2_T48 &  _LC2_T50 & !rezerv8_fpga
         #  _LC1_T32 &  _LC2_T50 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3457' = '|sinhron_reg:198|flag_TNC_mk' 
-- Equation name is '_LC4_H14', type is buried 
_LC4_H14 = DFFE( _EQ293, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ293 =  _LC4_H14 & !rezerv8_fpga
         # !_LC1_A39 &  _LC8_H14 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|~4014~1' = '|sinhron_reg:198|flag_TNC~1' 
-- Equation name is '_LC4_T32', type is buried 
-- synthesized logic cell 
_LC4_T32 = DFFE( _EQ294, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ294 =  _LC2_T48 &  _LC4_T32 & !rezerv8_fpga
         #  _LC1_T32 &  _LC4_T32 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4326' = '|sinhron_reg:198|flag_TNI' 
-- Equation name is '_LC4_J51', type is buried 
_LC4_J51 = DFFE( _EQ295, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ295 =  _LC2_J43 &  _LC4_J51 & !rezerv8_fpga
         #  _LC1_J51 &  _LC4_J51 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3555' = '|sinhron_reg:198|flag_TNI_mk' 
-- Equation name is '_LC2_E15', type is buried 
_LC2_E15 = DFFE( _EQ296, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ296 =  _LC2_E15 & !rezerv8_fpga
         # !_LC1_A39 &  _LC1_E15 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|~4326~1' = '|sinhron_reg:198|flag_TNI~1' 
-- Equation name is '_LC4_J33', type is buried 
-- synthesized logic cell 
_LC4_J33 = DFFE( _EQ297, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ297 =  _LC2_J43 &  _LC4_J33 & !rezerv8_fpga
         #  _LC1_J51 &  _LC4_J33 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3858' = '|sinhron_reg:198|flag_TNO' 
-- Equation name is '_LC4_P48', type is buried 
_LC4_P48 = DFFE( _EQ298, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ298 =  _LC2_P41 &  _LC4_P48 & !rezerv8_fpga
         #  _LC1_P31 &  _LC4_P48 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3408' = '|sinhron_reg:198|flag_TNO_mk' 
-- Equation name is '_LC2_M12', type is buried 
_LC2_M12 = DFFE( _EQ299, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ299 =  _LC2_M12 & !rezerv8_fpga
         # !_LC1_A39 &  _LC8_M12 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|~3858~1' = '|sinhron_reg:198|flag_TNO~1' 
-- Equation name is '_LC4_P31', type is buried 
-- synthesized logic cell 
_LC4_P31 = DFFE( _EQ300, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ300 =  _LC2_P41 &  _LC4_P31 & !rezerv8_fpga
         #  _LC1_P31 &  _LC4_P31 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4638' = '|sinhron_reg:198|flag_TNP' 
-- Equation name is '_LC4_I52', type is buried 
_LC4_I52 = DFFE( _EQ301, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ301 =  _LC4_I52 &  _LC8_I42 & !rezerv8_fpga
         #  _LC1_I52 &  _LC4_I52 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3653' = '|sinhron_reg:198|flag_TNP_mk' 
-- Equation name is '_LC8_E18', type is buried 
_LC8_E18 = DFFE( _EQ302, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ302 =  _LC8_E18 & !rezerv8_fpga
         # !_LC1_A39 &  _LC7_E18 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|~4638~1' = '|sinhron_reg:198|flag_TNP~1' 
-- Equation name is '_LC4_I35', type is buried 
-- synthesized logic cell 
_LC4_I35 = DFFE( _EQ303, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ303 =  _LC4_I35 &  _LC8_I42 & !rezerv8_fpga
         #  _LC1_I52 &  _LC4_I35 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:4170' = '|sinhron_reg:198|flag_TOBM' 
-- Equation name is '_LC2_I49', type is buried 
_LC2_I49 = DFFE( _EQ304, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ304 =  _LC1_I48 &  _LC2_I49 & !rezerv8_fpga
         #  _LC1_I33 &  _LC2_I49 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3506' = '|sinhron_reg:198|flag_TOBM_mk' 
-- Equation name is '_LC4_D13', type is buried 
_LC4_D13 = DFFE( _EQ305, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ305 =  _LC4_D13 & !rezerv8_fpga
         # !_LC1_A39 &  _LC8_D13 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|~4170~1' = '|sinhron_reg:198|flag_TOBM~1' 
-- Equation name is '_LC3_I33', type is buried 
-- synthesized logic cell 
_LC3_I33 = DFFE( _EQ306, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ306 =  _LC1_I48 &  _LC3_I33 & !rezerv8_fpga
         #  _LC1_I33 &  _LC3_I33 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3165' = '|sinhron_reg:198|flag_T1us' 
-- Equation name is '_LC1_V7', type is buried 
_LC1_V7  = DFFE( _EQ307, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ307 =  _LC6_V7 &  _LC7_V7
         #  _LC7_V7 &  _LC8_V7;

-- Node name is '|sinhron_reg:198|:118' = '|sinhron_reg:198|front_rd0' 
-- Equation name is '_LC1_C43', type is buried 
_LC1_C43 = DFFE( rd_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|sinhron_reg:198|:117' = '|sinhron_reg:198|front_rd1' 
-- Equation name is '_LC3_C43', type is buried 
_LC3_C43 = DFFE( _LC1_C43, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|sinhron_reg:198|:116' = '|sinhron_reg:198|front_rd2' 
-- Equation name is '_LC4_C43', type is buried 
_LC4_C43 = DFFE( _LC3_C43, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|sinhron_reg:198|:169' = '|sinhron_reg:198|front_wr0' 
-- Equation name is '_LC4_A39', type is buried 
_LC4_A39 = DFFE( wr_fpga, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|sinhron_reg:198|:168' = '|sinhron_reg:198|front_wr1' 
-- Equation name is '_LC2_A39', type is buried 
_LC2_A39 = DFFE( _LC4_A39, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|sinhron_reg:198|:167' = '|sinhron_reg:198|front_wr2' 
-- Equation name is '_LC3_A39', type is buried 
_LC3_A39 = DFFE( _LC2_A39, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|sinhron_reg:198|lpm_add_sub:4814|addcore:adder|:121' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_V7', type is buried 
_LC5_V7  = LCELL( _EQ308);
  _EQ308 =  _LC3_V7 &  _LC4_V7;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:167' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_D26', type is buried 
_LC3_D26 = LCELL( _EQ309);
  _EQ309 =  _LC5_D26 &  _LC7_D26;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:171' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_D26', type is buried 
_LC1_D26 = LCELL( _EQ310);
  _EQ310 =  _LC2_D26 &  _LC5_D26 &  _LC7_D26;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:175' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_W18', type is buried 
_LC3_W18 = LCELL( _EQ311);
  _EQ311 =  _LC1_D26 &  _LC1_W18;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:179' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_W18', type is buried 
_LC4_W18 = LCELL( _EQ312);
  _EQ312 =  _LC3_W18 &  _LC8_W18;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:183' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_W18', type is buried 
_LC5_W18 = LCELL( _EQ313);
  _EQ313 =  _LC4_W18 &  _LC6_W18;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:187' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_W18', type is buried 
_LC2_W18 = LCELL( _EQ314);
  _EQ314 =  _LC5_W18 &  _LC7_W18;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:191' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_W16', type is buried 
_LC5_W16 = LCELL( _EQ315);
  _EQ315 =  _LC1_W16 &  _LC2_W18;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:195' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_W16', type is buried 
_LC7_W16 = LCELL( _EQ316);
  _EQ316 =  _LC5_W16 &  _LC6_W16;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:199' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_W16', type is buried 
_LC8_W16 = LCELL( _EQ317);
  _EQ317 =  _LC3_W16 &  _LC7_W16;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:203' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_W16', type is buried 
_LC2_W16 = LCELL( _EQ318);
  _EQ318 =  _LC4_W16 &  _LC8_W16;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:207' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC3_W7', type is buried 
_LC3_W7  = LCELL( _EQ319);
  _EQ319 =  _LC2_W16 &  _LC4_W7;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:211' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_W7', type is buried 
_LC5_W7  = LCELL( _EQ320);
  _EQ320 =  _LC1_W7 &  _LC2_W16 &  _LC4_W7;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:215' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_W7', type is buried 
_LC7_W7  = LCELL( _EQ321);
  _EQ321 =  _LC1_W7 &  _LC2_W16 &  _LC4_W7 &  _LC6_W7;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:219' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_W7', type is buried 
_LC2_W7  = LCELL( _EQ322);
  _EQ322 =  _LC7_W7 &  _LC8_W7;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:223' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_W24', type is buried 
_LC5_W24 = LCELL( _EQ323);
  _EQ323 =  _LC2_W7 &  _LC4_W24;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:227' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_W24', type is buried 
_LC7_W24 = LCELL( _EQ324);
  _EQ324 =  _LC3_W24 &  _LC5_W24;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:231' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_W24', type is buried 
_LC8_W24 = LCELL( _EQ325);
  _EQ325 =  _LC1_W24 &  _LC7_W24;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:235' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_W24', type is buried 
_LC2_W24 = LCELL( _EQ326);
  _EQ326 =  _LC6_W24 &  _LC8_W24;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:239' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_W6', type is buried 
_LC5_W6  = LCELL( _EQ327);
  _EQ327 =  _LC2_W24 &  _LC3_W6;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:243' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_W6', type is buried 
_LC7_W6  = LCELL( _EQ328);
  _EQ328 =  _LC2_W24 &  _LC3_W6 &  _LC4_W6;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:247' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_W6', type is buried 
_LC8_W6  = LCELL( _EQ329);
  _EQ329 =  _LC2_W24 &  _LC3_W6 &  _LC4_W6 &  _LC6_W6;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:251' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_W6', type is buried 
_LC1_W6  = LCELL( _EQ330);
  _EQ330 =  _LC2_W6 &  _LC8_W6;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:255' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_H11', type is buried 
_LC1_H11 = LCELL( _EQ331);
  _EQ331 =  _LC1_W6 &  _LC5_H11;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:259' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_H11', type is buried 
_LC4_H11 = LCELL( _EQ332);
  _EQ332 =  _LC1_H11 &  _LC3_H11;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:263' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_H11', type is buried 
_LC6_H11 = LCELL( _EQ333);
  _EQ333 =  _LC4_H11 &  _LC8_H11;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:267' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_H11', type is buried 
_LC7_H11 = LCELL( _EQ334);
  _EQ334 =  _LC2_H11 &  _LC6_H11;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:271' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_H17', type is buried 
_LC5_H17 = LCELL( _EQ335);
  _EQ335 =  _LC3_H17 &  _LC7_H11;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:275' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_H17', type is buried 
_LC7_H17 = LCELL( _EQ336);
  _EQ336 =  _LC3_H17 &  _LC4_H17 &  _LC7_H11;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:279' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC8_H17', type is buried 
_LC8_H17 = LCELL( _EQ337);
  _EQ337 =  _LC1_H17 &  _LC3_H17 &  _LC4_H17 &  _LC7_H11;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4815|addcore:adder|:283' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_H17', type is buried 
_LC2_H17 = LCELL( _EQ338);
  _EQ338 =  _LC6_H17 &  _LC8_H17;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4816|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_P46', type is buried 
_LC2_P46 = LCELL( _EQ339);
  _EQ339 =  _LC2_P31
         #  _LC3_P31
         #  _LC8_P46;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4816|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_P46', type is buried 
_LC1_P46 = LCELL( _EQ340);
  _EQ340 =  _LC5_P46
         #  _LC8_P46
         #  _LC2_P31
         #  _LC3_P31;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4816|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_P48', type is buried 
_LC1_P48 = LCELL( _EQ341);
  _EQ341 =  _LC5_P48
         #  _LC8_P48
         #  _LC1_P46;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4816|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC6_P41', type is buried 
_LC6_P41 = LCELL( _EQ342);
  _EQ342 =  _LC5_P41
         #  _LC1_P48;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4817|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_T37', type is buried 
_LC2_T37 = LCELL( _EQ343);
  _EQ343 =  _LC2_T32
         #  _LC3_T32
         #  _LC8_T37;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4817|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_T37', type is buried 
_LC1_T37 = LCELL( _EQ344);
  _EQ344 =  _LC5_T37
         #  _LC8_T37
         #  _LC2_T32
         #  _LC3_T32;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4817|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_T50', type is buried 
_LC1_T50 = LCELL( _EQ345);
  _EQ345 =  _LC5_T50
         #  _LC8_T50
         #  _LC1_T37;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4817|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC6_T48', type is buried 
_LC6_T48 = LCELL( _EQ346);
  _EQ346 =  _LC5_T48
         #  _LC1_T50;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4818|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_I41', type is buried 
_LC2_I41 = LCELL( _EQ347);
  _EQ347 =  _LC2_I33
         #  _LC8_I33
         #  _LC8_I41;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4818|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_I41', type is buried 
_LC1_I41 = LCELL( _EQ348);
  _EQ348 =  _LC5_I41
         #  _LC8_I41
         #  _LC2_I33
         #  _LC8_I33;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4818|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_I49', type is buried 
_LC1_I49 = LCELL( _EQ349);
  _EQ349 =  _LC5_I49
         #  _LC8_I49
         #  _LC1_I41;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4818|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC6_I48', type is buried 
_LC6_I48 = LCELL( _EQ350);
  _EQ350 =  _LC5_I48
         #  _LC1_I49;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4819|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_J29', type is buried 
_LC2_J29 = LCELL( _EQ351);
  _EQ351 =  _LC2_J51
         #  _LC3_J51
         #  _LC8_J29;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4819|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_J29', type is buried 
_LC1_J29 = LCELL( _EQ352);
  _EQ352 =  _LC5_J29
         #  _LC8_J29
         #  _LC2_J51
         #  _LC3_J51;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4819|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_J33', type is buried 
_LC1_J33 = LCELL( _EQ353);
  _EQ353 =  _LC5_J33
         #  _LC8_J33
         #  _LC1_J29;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4819|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC6_J43', type is buried 
_LC6_J43 = LCELL( _EQ354);
  _EQ354 =  _LC5_J43
         #  _LC1_J33;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4820|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_L31', type is buried 
_LC2_L31 = LCELL( _EQ355);
  _EQ355 =  _LC2_L36
         #  _LC3_L36
         #  _LC8_L31;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4820|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_L31', type is buried 
_LC1_L31 = LCELL( _EQ356);
  _EQ356 =  _LC5_L31
         #  _LC8_L31
         #  _LC2_L36
         #  _LC3_L36;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4820|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_L50', type is buried 
_LC1_L50 = LCELL( _EQ357);
  _EQ357 =  _LC5_L50
         #  _LC8_L50
         #  _LC1_L31;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4820|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC6_L29', type is buried 
_LC6_L29 = LCELL( _EQ358);
  _EQ358 =  _LC5_L29
         #  _LC1_L50;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4821|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_I32', type is buried 
_LC1_I32 = LCELL( _EQ359);
  _EQ359 =  _LC2_I52
         #  _LC3_I52
         #  _LC8_I32;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4821|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_I32', type is buried 
_LC2_I32 = LCELL( _EQ360);
  _EQ360 =  _LC5_I32
         #  _LC8_I32
         #  _LC2_I52
         #  _LC3_I52;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4821|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_I35', type is buried 
_LC1_I35 = LCELL( _EQ361);
  _EQ361 =  _LC5_I35
         #  _LC8_I35
         #  _LC2_I32;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4821|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC5_I42', type is buried 
_LC5_I42 = LCELL( _EQ362);
  _EQ362 =  _LC4_I42
         #  _LC1_I35;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4822|addcore:adder|pcarry2' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_O32', type is buried 
_LC2_O32 = LCELL( _EQ363);
  _EQ363 =  _LC1_O38
         #  _LC3_O38
         #  _LC8_O32;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4822|addcore:adder|pcarry3' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC1_O32', type is buried 
_LC1_O32 = LCELL( _EQ364);
  _EQ364 =  _LC5_O32
         #  _LC8_O32
         #  _LC1_O38
         #  _LC3_O38;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4822|addcore:adder|pcarry5' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC2_O43', type is buried 
_LC2_O43 = LCELL( _EQ365);
  _EQ365 =  _LC5_O43
         #  _LC8_O43
         #  _LC1_O32;

-- Node name is '|sinhron_reg:198|lpm_add_sub:4822|addcore:adder|pcarry6' from file "addcore.tdf" line 312, column 40
-- Equation name is '_LC6_O29', type is buried 
_LC6_O29 = LCELL( _EQ366);
  _EQ366 =  _LC5_O29
         #  _LC2_O43;

-- Node name is '|sinhron_reg:198|:3361' = '|sinhron_reg:198|main_timer0' 
-- Equation name is '_LC7_D26', type is buried 
_LC7_D26 = DFFE( _EQ367, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ367 =  rezerv8_fpga
         #  _LC1_V7 & !_LC7_D26
         # !_LC1_V7 &  _LC7_D26;

-- Node name is '|sinhron_reg:198|:3360' = '|sinhron_reg:198|main_timer1' 
-- Equation name is '_LC5_D26', type is buried 
_LC5_D26 = DFFE( _EQ368, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ368 =  _LC1_V7 & !_LC5_D26 &  _LC7_D26 & !rezerv8_fpga
         #  _LC5_D26 & !_LC7_D26 & !rezerv8_fpga
         # !_LC1_V7 &  _LC5_D26 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3359' = '|sinhron_reg:198|main_timer2' 
-- Equation name is '_LC2_D26', type is buried 
_LC2_D26 = DFFE( _EQ369, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ369 =  _LC2_D26 & !_LC3_D26 & !rezerv8_fpga
         #  _LC1_V7 & !_LC2_D26 &  _LC3_D26 & !rezerv8_fpga
         # !_LC1_V7 &  _LC2_D26 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3358' = '|sinhron_reg:198|main_timer3' 
-- Equation name is '_LC1_W18', type is buried 
_LC1_W18 = DFFE( _EQ370, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ370 = !_LC1_D26 &  _LC1_W18 & !rezerv8_fpga
         #  _LC1_D26 &  _LC1_V7 & !_LC1_W18 & !rezerv8_fpga
         # !_LC1_V7 &  _LC1_W18 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3357' = '|sinhron_reg:198|main_timer4' 
-- Equation name is '_LC8_W18', type is buried 
_LC8_W18 = DFFE( _EQ371, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ371 = !_LC3_W18 &  _LC8_W18 & !rezerv8_fpga
         #  _LC1_V7 &  _LC3_W18 & !_LC8_W18 & !rezerv8_fpga
         # !_LC1_V7 &  _LC8_W18 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3356' = '|sinhron_reg:198|main_timer5' 
-- Equation name is '_LC6_W18', type is buried 
_LC6_W18 = DFFE( _EQ372, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ372 = !_LC4_W18 &  _LC6_W18 & !rezerv8_fpga
         #  _LC1_V7 &  _LC4_W18 & !_LC6_W18 & !rezerv8_fpga
         # !_LC1_V7 &  _LC6_W18 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3355' = '|sinhron_reg:198|main_timer6' 
-- Equation name is '_LC7_W18', type is buried 
_LC7_W18 = DFFE( _EQ373, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ373 = !_LC5_W18 &  _LC7_W18 & !rezerv8_fpga
         #  _LC1_V7 &  _LC5_W18 & !_LC7_W18 & !rezerv8_fpga
         # !_LC1_V7 &  _LC7_W18 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3354' = '|sinhron_reg:198|main_timer7' 
-- Equation name is '_LC1_W16', type is buried 
_LC1_W16 = DFFE( _EQ374, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ374 =  _LC1_W16 & !_LC2_W18 & !rezerv8_fpga
         #  _LC1_V7 & !_LC1_W16 &  _LC2_W18 & !rezerv8_fpga
         # !_LC1_V7 &  _LC1_W16 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3353' = '|sinhron_reg:198|main_timer8' 
-- Equation name is '_LC6_W16', type is buried 
_LC6_W16 = DFFE( _EQ375, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ375 = !_LC5_W16 &  _LC6_W16 & !rezerv8_fpga
         #  _LC1_V7 &  _LC5_W16 & !_LC6_W16 & !rezerv8_fpga
         # !_LC1_V7 &  _LC6_W16 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3352' = '|sinhron_reg:198|main_timer9' 
-- Equation name is '_LC3_W16', type is buried 
_LC3_W16 = DFFE( _EQ376, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ376 =  _LC3_W16 & !_LC7_W16 & !rezerv8_fpga
         #  _LC1_V7 & !_LC3_W16 &  _LC7_W16 & !rezerv8_fpga
         # !_LC1_V7 &  _LC3_W16 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3351' = '|sinhron_reg:198|main_timer10' 
-- Equation name is '_LC4_W16', type is buried 
_LC4_W16 = DFFE( _EQ377, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ377 =  _LC4_W16 & !_LC8_W16 & !rezerv8_fpga
         #  _LC1_V7 & !_LC4_W16 &  _LC8_W16 & !rezerv8_fpga
         # !_LC1_V7 &  _LC4_W16 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3350' = '|sinhron_reg:198|main_timer11' 
-- Equation name is '_LC4_W7', type is buried 
_LC4_W7  = DFFE( _EQ378, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ378 = !_LC2_W16 &  _LC4_W7 & !rezerv8_fpga
         #  _LC1_V7 &  _LC2_W16 & !_LC4_W7 & !rezerv8_fpga
         # !_LC1_V7 &  _LC4_W7 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3349' = '|sinhron_reg:198|main_timer12' 
-- Equation name is '_LC1_W7', type is buried 
_LC1_W7  = DFFE( _EQ379, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ379 =  _LC1_W7 & !_LC3_W7 & !rezerv8_fpga
         #  _LC1_V7 & !_LC1_W7 &  _LC3_W7 & !rezerv8_fpga
         # !_LC1_V7 &  _LC1_W7 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3348' = '|sinhron_reg:198|main_timer13' 
-- Equation name is '_LC6_W7', type is buried 
_LC6_W7  = DFFE( _EQ380, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ380 = !_LC5_W7 &  _LC6_W7 & !rezerv8_fpga
         #  _LC1_V7 &  _LC5_W7 & !_LC6_W7 & !rezerv8_fpga
         # !_LC1_V7 &  _LC6_W7 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3347' = '|sinhron_reg:198|main_timer14' 
-- Equation name is '_LC8_W7', type is buried 
_LC8_W7  = DFFE( _EQ381, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ381 = !_LC7_W7 &  _LC8_W7 & !rezerv8_fpga
         #  _LC1_V7 &  _LC7_W7 & !_LC8_W7 & !rezerv8_fpga
         # !_LC1_V7 &  _LC8_W7 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3346' = '|sinhron_reg:198|main_timer15' 
-- Equation name is '_LC4_W24', type is buried 
_LC4_W24 = DFFE( _EQ382, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ382 = !_LC2_W7 &  _LC4_W24 & !rezerv8_fpga
         #  _LC1_V7 &  _LC2_W7 & !_LC4_W24 & !rezerv8_fpga
         # !_LC1_V7 &  _LC4_W24 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3345' = '|sinhron_reg:198|main_timer16' 
-- Equation name is '_LC3_W24', type is buried 
_LC3_W24 = DFFE( _EQ383, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ383 =  _LC3_W24 & !_LC5_W24 & !rezerv8_fpga
         #  _LC1_V7 & !_LC3_W24 &  _LC5_W24 & !rezerv8_fpga
         # !_LC1_V7 &  _LC3_W24 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3344' = '|sinhron_reg:198|main_timer17' 
-- Equation name is '_LC1_W24', type is buried 
_LC1_W24 = DFFE( _EQ384, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ384 =  _LC1_W24 & !_LC7_W24 & !rezerv8_fpga
         #  _LC1_V7 & !_LC1_W24 &  _LC7_W24 & !rezerv8_fpga
         # !_LC1_V7 &  _LC1_W24 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3343' = '|sinhron_reg:198|main_timer18' 
-- Equation name is '_LC6_W24', type is buried 
_LC6_W24 = DFFE( _EQ385, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ385 =  _LC6_W24 & !_LC8_W24 & !rezerv8_fpga
         #  _LC1_V7 & !_LC6_W24 &  _LC8_W24 & !rezerv8_fpga
         # !_LC1_V7 &  _LC6_W24 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3342' = '|sinhron_reg:198|main_timer19' 
-- Equation name is '_LC3_W6', type is buried 
_LC3_W6  = DFFE( _EQ386, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ386 = !_LC2_W24 &  _LC3_W6 & !rezerv8_fpga
         #  _LC1_V7 &  _LC2_W24 & !_LC3_W6 & !rezerv8_fpga
         # !_LC1_V7 &  _LC3_W6 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3341' = '|sinhron_reg:198|main_timer20' 
-- Equation name is '_LC4_W6', type is buried 
_LC4_W6  = DFFE( _EQ387, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ387 =  _LC4_W6 & !_LC5_W6 & !rezerv8_fpga
         #  _LC1_V7 & !_LC4_W6 &  _LC5_W6 & !rezerv8_fpga
         # !_LC1_V7 &  _LC4_W6 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3340' = '|sinhron_reg:198|main_timer21' 
-- Equation name is '_LC6_W6', type is buried 
_LC6_W6  = DFFE( _EQ388, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ388 =  _LC6_W6 & !_LC7_W6 & !rezerv8_fpga
         #  _LC1_V7 & !_LC6_W6 &  _LC7_W6 & !rezerv8_fpga
         # !_LC1_V7 &  _LC6_W6 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3339' = '|sinhron_reg:198|main_timer22' 
-- Equation name is '_LC2_W6', type is buried 
_LC2_W6  = DFFE( _EQ389, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ389 =  _LC2_W6 & !_LC8_W6 & !rezerv8_fpga
         #  _LC1_V7 & !_LC2_W6 &  _LC8_W6 & !rezerv8_fpga
         # !_LC1_V7 &  _LC2_W6 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3338' = '|sinhron_reg:198|main_timer23' 
-- Equation name is '_LC5_H11', type is buried 
_LC5_H11 = DFFE( _EQ390, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ390 = !_LC1_W6 &  _LC5_H11 & !rezerv8_fpga
         #  _LC1_V7 &  _LC1_W6 & !_LC5_H11 & !rezerv8_fpga
         # !_LC1_V7 &  _LC5_H11 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3337' = '|sinhron_reg:198|main_timer24' 
-- Equation name is '_LC3_H11', type is buried 
_LC3_H11 = DFFE( _EQ391, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ391 = !_LC1_H11 &  _LC3_H11 & !rezerv8_fpga
         #  _LC1_H11 &  _LC1_V7 & !_LC3_H11 & !rezerv8_fpga
         # !_LC1_V7 &  _LC3_H11 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3336' = '|sinhron_reg:198|main_timer25' 
-- Equation name is '_LC8_H11', type is buried 
_LC8_H11 = DFFE( _EQ392, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ392 = !_LC4_H11 &  _LC8_H11 & !rezerv8_fpga
         #  _LC1_V7 &  _LC4_H11 & !_LC8_H11 & !rezerv8_fpga
         # !_LC1_V7 &  _LC8_H11 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3335' = '|sinhron_reg:198|main_timer26' 
-- Equation name is '_LC2_H11', type is buried 
_LC2_H11 = DFFE( _EQ393, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ393 =  _LC2_H11 & !_LC6_H11 & !rezerv8_fpga
         #  _LC1_V7 & !_LC2_H11 &  _LC6_H11 & !rezerv8_fpga
         # !_LC1_V7 &  _LC2_H11 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3334' = '|sinhron_reg:198|main_timer27' 
-- Equation name is '_LC3_H17', type is buried 
_LC3_H17 = DFFE( _EQ394, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ394 =  _LC3_H17 & !_LC7_H11 & !rezerv8_fpga
         #  _LC1_V7 & !_LC3_H17 &  _LC7_H11 & !rezerv8_fpga
         # !_LC1_V7 &  _LC3_H17 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3333' = '|sinhron_reg:198|main_timer28' 
-- Equation name is '_LC4_H17', type is buried 
_LC4_H17 = DFFE( _EQ395, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ395 =  _LC4_H17 & !_LC5_H17 & !rezerv8_fpga
         #  _LC1_V7 & !_LC4_H17 &  _LC5_H17 & !rezerv8_fpga
         # !_LC1_V7 &  _LC4_H17 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3332' = '|sinhron_reg:198|main_timer29' 
-- Equation name is '_LC1_H17', type is buried 
_LC1_H17 = DFFE( _EQ396, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ396 =  _LC1_H17 & !_LC7_H17 & !rezerv8_fpga
         # !_LC1_H17 &  _LC1_V7 &  _LC7_H17 & !rezerv8_fpga
         #  _LC1_H17 & !_LC1_V7 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3331' = '|sinhron_reg:198|main_timer30' 
-- Equation name is '_LC6_H17', type is buried 
_LC6_H17 = DFFE( _EQ397, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ397 =  _LC6_H17 & !_LC8_H17 & !rezerv8_fpga
         #  _LC1_V7 & !_LC6_H17 &  _LC8_H17 & !rezerv8_fpga
         # !_LC1_V7 &  _LC6_H17 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3330' = '|sinhron_reg:198|main_timer31' 
-- Equation name is '_LC2_H1', type is buried 
_LC2_H1  = DFFE( _EQ398, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ398 =  _LC2_H1 & !_LC2_H17 & !rezerv8_fpga
         #  _LC1_V7 & !_LC2_H1 &  _LC2_H17 & !rezerv8_fpga
         # !_LC1_V7 &  _LC2_H1 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:101' = '|sinhron_reg:198|reg_adr_out0' 
-- Equation name is '_LC2_I51', type is buried 
_LC2_I51 = DFFE( _LC8_D12, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|sinhron_reg:198|:100' = '|sinhron_reg:198|reg_adr_out1' 
-- Equation name is '_LC1_F8', type is buried 
_LC1_F8  = DFFE( _LC2_F8, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|sinhron_reg:198|:99' = '|sinhron_reg:198|reg_adr_out2' 
-- Equation name is '_LC1_X27', type is buried 
_LC1_X27 = DFFE( _LC2_E33, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|sinhron_reg:198|:98' = '|sinhron_reg:198|reg_adr_out3' 
-- Equation name is '_LC1_E34', type is buried 
_LC1_E34 = DFFE( _LC4_E34, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|sinhron_reg:198|:97' = '|sinhron_reg:198|reg_adr_out4' 
-- Equation name is '_LC1_D30', type is buried 
_LC1_D30 = DFFE( _LC2_D30, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|sinhron_reg:198|:96' = '|sinhron_reg:198|reg_adr_out5' 
-- Equation name is '_LC2_C37', type is buried 
_LC2_C37 = DFFE( _LC1_C37, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|sinhron_reg:198|:95' = '|sinhron_reg:198|reg_adr_out6' 
-- Equation name is '_LC2_A21', type is buried 
_LC2_A21 = DFFE( _LC1_A21, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|sinhron_reg:198|:94' = '|sinhron_reg:198|reg_adr_out7' 
-- Equation name is '_LC8_B2', type is buried 
_LC8_B2  = DFFE( _LC7_B2, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|sinhron_reg:198|:3076' = '|sinhron_reg:198|reg_dto0' 
-- Equation name is '_LC7_D19', type is buried 
_LC7_D19 = DFFE( _EQ399, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ399 =  _LC2_C43 &  _LC6_D19 & !rezerv8_fpga
         # !_LC2_C43 &  _LC7_D19 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3075' = '|sinhron_reg:198|reg_dto1' 
-- Equation name is '_LC8_D22', type is buried 
_LC8_D22 = DFFE( _EQ400, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ400 =  _LC2_C43 &  _LC6_D22 & !rezerv8_fpga
         # !_LC2_C43 &  _LC8_D22 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3074' = '|sinhron_reg:198|reg_dto2' 
-- Equation name is '_LC8_O20', type is buried 
_LC8_O20 = DFFE( _EQ401, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ401 =  _LC2_C43 &  _LC7_O20 & !rezerv8_fpga
         # !_LC2_C43 &  _LC8_O20 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3073' = '|sinhron_reg:198|reg_dto3' 
-- Equation name is '_LC8_O21', type is buried 
_LC8_O21 = DFFE( _EQ402, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ402 =  _LC2_C43 &  _LC7_O21 & !rezerv8_fpga
         # !_LC2_C43 &  _LC8_O21 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3072' = '|sinhron_reg:198|reg_dto4' 
-- Equation name is '_LC8_Q21', type is buried 
_LC8_Q21 = DFFE( _EQ403, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ403 =  _LC2_C43 &  _LC7_Q21 & !rezerv8_fpga
         # !_LC2_C43 &  _LC8_Q21 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3071' = '|sinhron_reg:198|reg_dto5' 
-- Equation name is '_LC8_Q24', type is buried 
_LC8_Q24 = DFFE( _EQ404, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ404 =  _LC2_C43 &  _LC7_Q24 & !rezerv8_fpga
         # !_LC2_C43 &  _LC8_Q24 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3070' = '|sinhron_reg:198|reg_dto6' 
-- Equation name is '_LC8_E22', type is buried 
_LC8_E22 = DFFE( _EQ405, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ405 =  _LC2_C43 &  _LC7_E22 & !rezerv8_fpga
         # !_LC2_C43 &  _LC8_E22 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3069' = '|sinhron_reg:198|reg_dto7' 
-- Equation name is '_LC8_E24', type is buried 
_LC8_E24 = DFFE( _EQ406, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ406 =  _LC2_C43 &  _LC7_E24 & !rezerv8_fpga
         # !_LC2_C43 &  _LC8_E24 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2142' = '|sinhron_reg:198|reg_TKI0' 
-- Equation name is '_LC3_V1', type is buried 
_LC3_V1  = DFFE( _EQ407, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ407 =  _LC5_V1 & !rezerv8_fpga
         #  _LC3_E17 &  _LC3_V1 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2141' = '|sinhron_reg:198|reg_TKI1' 
-- Equation name is '_LC5_V15', type is buried 
_LC5_V15 = DFFE( _EQ408, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ408 =  _LC4_V15 & !rezerv8_fpga
         #  _LC3_E17 &  _LC5_V15 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2140' = '|sinhron_reg:198|reg_TKI2' 
-- Equation name is '_LC6_O10', type is buried 
_LC6_O10 = DFFE( _EQ409, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ409 =  _LC5_O10 & !rezerv8_fpga
         #  _LC3_E17 &  _LC6_O10 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2139' = '|sinhron_reg:198|reg_TKI3' 
-- Equation name is '_LC3_O26', type is buried 
_LC3_O26 = DFFE( _EQ410, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ410 =  _LC4_O26 & !rezerv8_fpga
         #  _LC3_E17 &  _LC3_O26 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2138' = '|sinhron_reg:198|reg_TKI4' 
-- Equation name is '_LC8_V26', type is buried 
_LC8_V26 = DFFE( _EQ411, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ411 =  _LC3_V26 & !rezerv8_fpga
         #  _LC3_E17 &  _LC8_V26 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2137' = '|sinhron_reg:198|reg_TKI5' 
-- Equation name is '_LC5_V26', type is buried 
_LC5_V26 = DFFE( _EQ412, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ412 =  _LC4_V26 & !rezerv8_fpga
         #  _LC3_E17 &  _LC5_V26 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2136' = '|sinhron_reg:198|reg_TKI6' 
-- Equation name is '_LC5_E17', type is buried 
_LC5_E17 = DFFE( _EQ413, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ413 =  _LC4_E17 & !rezerv8_fpga
         #  _LC3_E17 &  _LC5_E17 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2135' = '|sinhron_reg:198|reg_TKI7' 
-- Equation name is '_LC5_E16', type is buried 
_LC5_E16 = DFFE( _EQ414, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ414 =  _LC1_E16 & !rezerv8_fpga
         #  _LC3_E17 &  _LC5_E16 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2134' = '|sinhron_reg:198|reg_TKI8' 
-- Equation name is '_LC3_E42', type is buried 
_LC3_E42 = DFFE( _EQ415, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ415 =  _LC1_E42 & !rezerv8_fpga
         #  _LC3_E17 &  _LC3_E42 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2133' = '|sinhron_reg:198|reg_TKI9' 
-- Equation name is '_LC6_E8', type is buried 
_LC6_E8  = DFFE( _EQ416, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ416 =  _LC4_E8 & !rezerv8_fpga
         #  _LC3_E17 &  _LC6_E8 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2132' = '|sinhron_reg:198|reg_TKI10' 
-- Equation name is '_LC4_E45', type is buried 
_LC4_E45 = DFFE( _EQ417, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ417 =  _LC3_E45 & !rezerv8_fpga
         #  _LC3_E17 &  _LC4_E45 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2131' = '|sinhron_reg:198|reg_TKI11' 
-- Equation name is '_LC2_E5', type is buried 
_LC2_E5  = DFFE( _EQ418, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ418 =  _LC7_E5 & !rezerv8_fpga
         #  _LC2_E5 &  _LC3_E17 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2130' = '|sinhron_reg:198|reg_TKI12' 
-- Equation name is '_LC5_E38', type is buried 
_LC5_E38 = DFFE( _EQ419, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ419 =  _LC4_E38 & !rezerv8_fpga
         #  _LC3_E17 &  _LC5_E38 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2129' = '|sinhron_reg:198|reg_TKI13' 
-- Equation name is '_LC7_E38', type is buried 
_LC7_E38 = DFFE( _EQ420, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ420 =  _LC6_E38 & !rezerv8_fpga
         #  _LC3_E17 &  _LC7_E38 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2128' = '|sinhron_reg:198|reg_TKI14' 
-- Equation name is '_LC4_D1', type is buried 
_LC4_D1  = DFFE( _EQ421, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ421 =  _LC3_D1 & !rezerv8_fpga
         #  _LC3_E17 &  _LC4_D1 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2127' = '|sinhron_reg:198|reg_TKI15' 
-- Equation name is '_LC2_D16', type is buried 
_LC2_D16 = DFFE( _EQ422, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ422 =  _LC7_D16 & !rezerv8_fpga
         #  _LC2_D16 &  _LC3_E17 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2126' = '|sinhron_reg:198|reg_TKI16' 
-- Equation name is '_LC2_V17', type is buried 
_LC2_V17 = DFFE( _EQ423, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ423 =  _LC2_V1 & !rezerv8_fpga
         #  _LC1_E25 &  _LC2_V17 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2125' = '|sinhron_reg:198|reg_TKI17' 
-- Equation name is '_LC1_V21', type is buried 
_LC1_V21 = DFFE( _EQ424, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ424 =  _LC2_V21 & !rezerv8_fpga
         #  _LC1_E25 &  _LC1_V21 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2124' = '|sinhron_reg:198|reg_TKI18' 
-- Equation name is '_LC3_O10', type is buried 
_LC3_O10 = DFFE( _EQ425, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ425 =  _LC4_O10 & !rezerv8_fpga
         #  _LC1_E25 &  _LC3_O10 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2123' = '|sinhron_reg:198|reg_TKI19' 
-- Equation name is '_LC1_V16', type is buried 
_LC1_V16 = DFFE( _EQ426, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ426 =  _LC3_V16 & !rezerv8_fpga
         #  _LC1_E25 &  _LC1_V16 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2122' = '|sinhron_reg:198|reg_TKI20' 
-- Equation name is '_LC5_V14', type is buried 
_LC5_V14 = DFFE( _EQ427, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ427 =  _LC4_V14 & !rezerv8_fpga
         #  _LC1_E25 &  _LC5_V14 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2121' = '|sinhron_reg:198|reg_TKI21' 
-- Equation name is '_LC2_V22', type is buried 
_LC2_V22 = DFFE( _EQ428, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ428 =  _LC3_V22 & !rezerv8_fpga
         #  _LC1_E25 &  _LC2_V22 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2120' = '|sinhron_reg:198|reg_TKI22' 
-- Equation name is '_LC8_E1', type is buried 
_LC8_E1  = DFFE( _EQ429, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ429 =  _LC1_E1 & !rezerv8_fpga
         #  _LC1_E25 &  _LC8_E1 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2119' = '|sinhron_reg:198|reg_TKI23' 
-- Equation name is '_LC1_E20', type is buried 
_LC1_E20 = DFFE( _EQ430, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ430 =  _LC6_E20 & !rezerv8_fpga
         #  _LC1_E20 &  _LC1_E25 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2118' = '|sinhron_reg:198|reg_TKI24' 
-- Equation name is '_LC4_M16', type is buried 
_LC4_M16 = DFFE( _EQ431, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ431 =  _LC3_M16 & !rezerv8_fpga
         #  _LC1_E25 &  _LC4_M16 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2117' = '|sinhron_reg:198|reg_TKI25' 
-- Equation name is '_LC4_E20', type is buried 
_LC4_E20 = DFFE( _EQ432, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ432 =  _LC5_E20 & !rezerv8_fpga
         #  _LC1_E25 &  _LC4_E20 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2116' = '|sinhron_reg:198|reg_TKI26' 
-- Equation name is '_LC3_E26', type is buried 
_LC3_E26 = DFFE( _EQ433, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ433 =  _LC2_E26 & !rezerv8_fpga
         #  _LC1_E25 &  _LC3_E26 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2115' = '|sinhron_reg:198|reg_TKI27' 
-- Equation name is '_LC2_E25', type is buried 
_LC2_E25 = DFFE( _EQ434, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ434 =  _LC3_E25 & !rezerv8_fpga
         #  _LC1_E25 &  _LC2_E25 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2114' = '|sinhron_reg:198|reg_TKI28' 
-- Equation name is '_LC6_V22', type is buried 
_LC6_V22 = DFFE( _EQ435, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ435 =  _LC4_V22 & !rezerv8_fpga
         #  _LC1_E25 &  _LC6_V22 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2113' = '|sinhron_reg:198|reg_TKI29' 
-- Equation name is '_LC7_V22', type is buried 
_LC7_V22 = DFFE( _EQ436, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ436 =  _LC4_E25 & !rezerv8_fpga
         #  _LC1_E25 &  _LC7_V22 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2112' = '|sinhron_reg:198|reg_TKI30' 
-- Equation name is '_LC4_V6', type is buried 
_LC4_V6  = DFFE( _EQ437, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ437 =  _LC3_V6 & !rezerv8_fpga
         #  _LC1_E25 &  _LC4_V6 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2111' = '|sinhron_reg:198|reg_TKI31' 
-- Equation name is '_LC3_V15', type is buried 
_LC3_V15 = DFFE( _EQ438, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ438 =  _LC2_V8 & !rezerv8_fpga
         #  _LC1_E25 &  _LC3_V15 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2956' = '|sinhron_reg:198|reg_TKP0' 
-- Equation name is '_LC4_V1', type is buried 
_LC4_V1  = DFFE( _EQ439, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ439 =  _LC6_V1 & !rezerv8_fpga
         #  _LC1_V20 &  _LC4_V1 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2955' = '|sinhron_reg:198|reg_TKP1' 
-- Equation name is '_LC3_V20', type is buried 
_LC3_V20 = DFFE( _EQ440, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ440 =  _LC7_V20 & !rezerv8_fpga
         #  _LC1_V20 &  _LC3_V20 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2954' = '|sinhron_reg:198|reg_TKP2' 
-- Equation name is '_LC4_V8', type is buried 
_LC4_V8  = DFFE( _EQ441, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ441 =  _LC5_V8 & !rezerv8_fpga
         #  _LC1_V20 &  _LC4_V8 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2953' = '|sinhron_reg:198|reg_TKP3' 
-- Equation name is '_LC6_O26', type is buried 
_LC6_O26 = DFFE( _EQ442, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ442 =  _LC5_O26 & !rezerv8_fpga
         #  _LC1_V20 &  _LC6_O26 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2952' = '|sinhron_reg:198|reg_TKP4' 
-- Equation name is '_LC5_V10', type is buried 
_LC5_V10 = DFFE( _EQ443, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ443 =  _LC4_V10 & !rezerv8_fpga
         #  _LC1_V20 &  _LC5_V10 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2951' = '|sinhron_reg:198|reg_TKP5' 
-- Equation name is '_LC5_V22', type is buried 
_LC5_V22 = DFFE( _EQ444, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ444 =  _LC8_V22 & !rezerv8_fpga
         #  _LC1_V20 &  _LC5_V22 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2950' = '|sinhron_reg:198|reg_TKP6' 
-- Equation name is '_LC2_E29', type is buried 
_LC2_E29 = DFFE( _EQ445, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ445 =  _LC5_E33 & !rezerv8_fpga
         #  _LC1_V20 &  _LC2_E29 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2949' = '|sinhron_reg:198|reg_TKP7' 
-- Equation name is '_LC6_E16', type is buried 
_LC6_E16 = DFFE( _EQ446, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ446 =  _LC4_E16 & !rezerv8_fpga
         #  _LC1_V20 &  _LC6_E16 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2948' = '|sinhron_reg:198|reg_TKP8' 
-- Equation name is '_LC3_E41', type is buried 
_LC3_E41 = DFFE( _EQ447, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ447 =  _LC1_E41 & !rezerv8_fpga
         #  _LC1_V20 &  _LC3_E41 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2947' = '|sinhron_reg:198|reg_TKP9' 
-- Equation name is '_LC2_E20', type is buried 
_LC2_E20 = DFFE( _EQ448, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ448 =  _LC7_E20 & !rezerv8_fpga
         #  _LC1_V20 &  _LC2_E20 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2946' = '|sinhron_reg:198|reg_TKP10' 
-- Equation name is '_LC3_E48', type is buried 
_LC3_E48 = DFFE( _EQ449, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ449 =  _LC4_E33 & !rezerv8_fpga
         #  _LC1_V20 &  _LC3_E48 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2945' = '|sinhron_reg:198|reg_TKP11' 
-- Equation name is '_LC4_E48', type is buried 
_LC4_E48 = DFFE( _EQ450, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ450 =  _LC5_E25 & !rezerv8_fpga
         #  _LC1_V20 &  _LC4_E48 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2944' = '|sinhron_reg:198|reg_TKP12' 
-- Equation name is '_LC4_E29', type is buried 
_LC4_E29 = DFFE( _EQ451, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ451 =  _LC3_E29 & !rezerv8_fpga
         #  _LC1_V20 &  _LC4_E29 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2943' = '|sinhron_reg:198|reg_TKP13' 
-- Equation name is '_LC6_E29', type is buried 
_LC6_E29 = DFFE( _EQ452, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ452 =  _LC5_E29 & !rezerv8_fpga
         #  _LC1_V20 &  _LC6_E29 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2942' = '|sinhron_reg:198|reg_TKP14' 
-- Equation name is '_LC3_V25', type is buried 
_LC3_V25 = DFFE( _EQ453, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ453 =  _LC1_V25 & !rezerv8_fpga
         #  _LC1_V20 &  _LC3_V25 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2941' = '|sinhron_reg:198|reg_TKP15' 
-- Equation name is '_LC3_V8', type is buried 
_LC3_V8  = DFFE( _EQ454, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ454 =  _LC1_V8 & !rezerv8_fpga
         #  _LC1_V20 &  _LC3_V8 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2940' = '|sinhron_reg:198|reg_TKP16' 
-- Equation name is '_LC1_V6', type is buried 
_LC1_V6  = DFFE( _EQ455, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ455 =  _LC6_V6 & !rezerv8_fpga
         #  _LC1_V6 &  _LC2_V20 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2939' = '|sinhron_reg:198|reg_TKP17' 
-- Equation name is '_LC5_V20', type is buried 
_LC5_V20 = DFFE( _EQ456, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ456 =  _LC6_V20 & !rezerv8_fpga
         #  _LC2_V20 &  _LC5_V20 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2938' = '|sinhron_reg:198|reg_TKP18' 
-- Equation name is '_LC7_O7', type is buried 
_LC7_O7  = DFFE( _EQ457, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ457 =  _LC2_O7 & !rezerv8_fpga
         #  _LC2_V20 &  _LC7_O7 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2937' = '|sinhron_reg:198|reg_TKP19' 
-- Equation name is '_LC8_O7', type is buried 
_LC8_O7  = DFFE( _EQ458, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ458 =  _LC3_O7 & !rezerv8_fpga
         #  _LC2_V20 &  _LC8_O7 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2936' = '|sinhron_reg:198|reg_TKP20' 
-- Equation name is '_LC8_V14', type is buried 
_LC8_V14 = DFFE( _EQ459, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ459 =  _LC7_V14 & !rezerv8_fpga
         #  _LC2_V20 &  _LC8_V14 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2935' = '|sinhron_reg:198|reg_TKP21' 
-- Equation name is '_LC2_V14', type is buried 
_LC2_V14 = DFFE( _EQ460, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ460 =  _LC2_V10 & !rezerv8_fpga
         #  _LC2_V14 &  _LC2_V20 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2934' = '|sinhron_reg:198|reg_TKP22' 
-- Equation name is '_LC3_E1', type is buried 
_LC3_E1  = DFFE( _EQ461, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ461 =  _LC4_E1 & !rezerv8_fpga
         #  _LC2_V20 &  _LC3_E1 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2933' = '|sinhron_reg:198|reg_TKP23' 
-- Equation name is '_LC6_E14', type is buried 
_LC6_E14 = DFFE( _EQ462, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ462 =  _LC8_E14 & !rezerv8_fpga
         #  _LC2_V20 &  _LC6_E14 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2932' = '|sinhron_reg:198|reg_TKP24' 
-- Equation name is '_LC2_E19', type is buried 
_LC2_E19 = DFFE( _EQ463, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ463 =  _LC1_E19 & !rezerv8_fpga
         #  _LC2_E19 &  _LC2_V20 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2931' = '|sinhron_reg:198|reg_TKP25' 
-- Equation name is '_LC3_E20', type is buried 
_LC3_E20 = DFFE( _EQ464, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ464 =  _LC8_E20 & !rezerv8_fpga
         #  _LC2_V20 &  _LC3_E20 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2930' = '|sinhron_reg:198|reg_TKP26' 
-- Equation name is '_LC2_E6', type is buried 
_LC2_E6  = DFFE( _EQ465, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ465 =  _LC1_E6 & !rezerv8_fpga
         #  _LC2_E6 &  _LC2_V20 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2929' = '|sinhron_reg:198|reg_TKP27' 
-- Equation name is '_LC8_E25', type is buried 
_LC8_E25 = DFFE( _EQ466, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ466 =  _LC7_E25 & !rezerv8_fpga
         #  _LC2_V20 &  _LC8_E25 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2928' = '|sinhron_reg:198|reg_TKP28' 
-- Equation name is '_LC3_E11', type is buried 
_LC3_E11 = DFFE( _EQ467, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ467 =  _LC2_E11 & !rezerv8_fpga
         #  _LC2_V20 &  _LC3_E11 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2927' = '|sinhron_reg:198|reg_TKP29' 
-- Equation name is '_LC6_E11', type is buried 
_LC6_E11 = DFFE( _EQ468, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ468 =  _LC5_E11 & !rezerv8_fpga
         #  _LC2_V20 &  _LC6_E11 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2926' = '|sinhron_reg:198|reg_TKP30' 
-- Equation name is '_LC8_V6', type is buried 
_LC8_V6  = DFFE( _EQ469, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ469 =  _LC7_V6 & !rezerv8_fpga
         #  _LC2_V20 &  _LC8_V6 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2925' = '|sinhron_reg:198|reg_TKP31' 
-- Equation name is '_LC8_V8', type is buried 
_LC8_V8  = DFFE( _EQ470, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ470 =  _LC7_V8 & !rezerv8_fpga
         #  _LC2_V20 &  _LC8_V8 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:921' = '|sinhron_reg:198|reg_TNC0' 
-- Equation name is '_LC1_M5', type is buried 
_LC1_M5  = DFFE( _EQ471, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ471 =  _LC2_H2 &  _LC5_E9 & !rezerv8_fpga
         #  _LC8_M5 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:920' = '|sinhron_reg:198|reg_TNC1' 
-- Equation name is '_LC6_H1', type is buried 
_LC6_H1  = DFFE( _EQ472, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ472 =  _LC5_E9 &  _LC8_V20 & !rezerv8_fpga
         #  _LC8_H1 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:919' = '|sinhron_reg:198|reg_TNC2' 
-- Equation name is '_LC1_E8', type is buried 
_LC1_E8  = DFFE( _EQ473, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ473 =  _LC5_E9 &  _LC6_D3 & !rezerv8_fpga
         #  _LC5_E8 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:918' = '|sinhron_reg:198|reg_TNC3' 
-- Equation name is '_LC4_M5', type is buried 
_LC4_M5  = DFFE( _EQ474, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ474 =  _LC5_E9 &  _LC6_D21 & !rezerv8_fpga
         #  _LC7_M5 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:917' = '|sinhron_reg:198|reg_TNC4' 
-- Equation name is '_LC2_M7', type is buried 
_LC2_M7  = DFFE( _EQ475, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ475 =  _LC1_K7 &  _LC5_E9 & !rezerv8_fpga
         #  _LC5_M7 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:916' = '|sinhron_reg:198|reg_TNC5' 
-- Equation name is '_LC5_M8', type is buried 
_LC5_M8  = DFFE( _EQ476, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ476 =  _LC1_N23 &  _LC5_E9 & !rezerv8_fpga
         #  _LC7_M8 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:915' = '|sinhron_reg:198|reg_TNC6' 
-- Equation name is '_LC3_M5', type is buried 
_LC3_M5  = DFFE( _EQ477, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ477 =  _LC3_E33 &  _LC5_E9 & !rezerv8_fpga
         #  _LC5_M5 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:914' = '|sinhron_reg:198|reg_TNC7' 
-- Equation name is '_LC2_M5', type is buried 
_LC2_M5  = DFFE( _EQ478, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ478 =  _LC3_E16 &  _LC5_E9 & !rezerv8_fpga
         #  _LC6_M5 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:913' = '|sinhron_reg:198|reg_TNC8' 
-- Equation name is '_LC4_M9', type is buried 
_LC4_M9  = DFFE( _EQ479, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ479 =  _LC4_M4 &  _LC5_E9 & !rezerv8_fpga
         #  _LC3_M9 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:912' = '|sinhron_reg:198|reg_TNC9' 
-- Equation name is '_LC7_M9', type is buried 
_LC7_M9  = DFFE( _EQ480, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ480 =  _LC5_E9 &  _LC5_M9 & !rezerv8_fpga
         #  _LC6_M9 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:911' = '|sinhron_reg:198|reg_TNC10' 
-- Equation name is '_LC2_M8', type is buried 
_LC2_M8  = DFFE( _EQ481, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ481 =  _LC1_E33 &  _LC5_E9 & !rezerv8_fpga
         #  _LC4_M8 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:910' = '|sinhron_reg:198|reg_TNC11' 
-- Equation name is '_LC8_M9', type is buried 
_LC8_M9  = DFFE( _EQ482, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ482 =  _LC5_E9 &  _LC8_E5 & !rezerv8_fpga
         #  _LC1_M9 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:909' = '|sinhron_reg:198|reg_TNC12' 
-- Equation name is '_LC4_M7', type is buried 
_LC4_M7  = DFFE( _EQ483, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ483 =  _LC4_E11 &  _LC5_E9 & !rezerv8_fpga
         #  _LC3_M7 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:908' = '|sinhron_reg:198|reg_TNC13' 
-- Equation name is '_LC8_M8', type is buried 
_LC8_M8  = DFFE( _EQ484, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ484 =  _LC5_E9 &  _LC6_E25 & !rezerv8_fpga
         #  _LC1_M8 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:907' = '|sinhron_reg:198|reg_TNC14' 
-- Equation name is '_LC2_H4', type is buried 
_LC2_H4  = DFFE( _EQ485, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ485 =  _LC2_L20 &  _LC5_E9 & !rezerv8_fpga
         #  _LC3_H4 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:906' = '|sinhron_reg:198|reg_TNC15' 
-- Equation name is '_LC1_H1', type is buried 
_LC1_H1  = DFFE( _EQ486, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ486 =  _LC4_D16 &  _LC5_E9 & !rezerv8_fpga
         #  _LC3_H1 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:905' = '|sinhron_reg:198|reg_TNC16' 
-- Equation name is '_LC8_D17', type is buried 
_LC8_D17 = DFFE( _EQ487, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ487 =  _LC7_D17 & !rezerv8_fpga
         #  _LC6_E9 &  _LC8_D17 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:904' = '|sinhron_reg:198|reg_TNC17' 
-- Equation name is '_LC4_D17', type is buried 
_LC4_D17 = DFFE( _EQ488, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ488 =  _LC6_D17 & !rezerv8_fpga
         #  _LC4_D17 &  _LC6_E9 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:903' = '|sinhron_reg:198|reg_TNC18' 
-- Equation name is '_LC1_H14', type is buried 
_LC1_H14 = DFFE( _EQ489, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ489 =  _LC2_H14 & !rezerv8_fpga
         #  _LC1_H14 &  _LC6_E9 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:902' = '|sinhron_reg:198|reg_TNC19' 
-- Equation name is '_LC1_M22', type is buried 
_LC1_M22 = DFFE( _EQ490, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ490 =  _LC2_M22 & !rezerv8_fpga
         #  _LC1_M22 &  _LC6_E9 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:901' = '|sinhron_reg:198|reg_TNC20' 
-- Equation name is '_LC3_D4', type is buried 
_LC3_D4  = DFFE( _EQ491, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ491 =  _LC6_D4 & !rezerv8_fpga
         #  _LC3_D4 &  _LC6_E9 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:900' = '|sinhron_reg:198|reg_TNC21' 
-- Equation name is '_LC3_M8', type is buried 
_LC3_M8  = DFFE( _EQ492, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ492 =  _LC6_M8 & !rezerv8_fpga
         #  _LC3_M8 &  _LC6_E9 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:899' = '|sinhron_reg:198|reg_TNC22' 
-- Equation name is '_LC6_E21', type is buried 
_LC6_E21 = DFFE( _EQ493, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ493 =  _LC2_E21 & !rezerv8_fpga
         #  _LC6_E9 &  _LC6_E21 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:898' = '|sinhron_reg:198|reg_TNC23' 
-- Equation name is '_LC3_E21', type is buried 
_LC3_E21 = DFFE( _EQ494, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ494 =  _LC5_E21 & !rezerv8_fpga
         #  _LC3_E21 &  _LC6_E9 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:897' = '|sinhron_reg:198|reg_TNC24' 
-- Equation name is '_LC4_E4', type is buried 
_LC4_E4  = DFFE( _EQ495, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ495 =  _LC3_E4 & !rezerv8_fpga
         #  _LC4_E4 &  _LC6_E9 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:896' = '|sinhron_reg:198|reg_TNC25' 
-- Equation name is '_LC7_E4', type is buried 
_LC7_E4  = DFFE( _EQ496, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ496 =  _LC6_E4 & !rezerv8_fpga
         #  _LC6_E9 &  _LC7_E4 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:895' = '|sinhron_reg:198|reg_TNC26' 
-- Equation name is '_LC6_E2', type is buried 
_LC6_E2  = DFFE( _EQ497, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ497 =  _LC5_E2 & !rezerv8_fpga
         #  _LC6_E2 &  _LC6_E9 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:894' = '|sinhron_reg:198|reg_TNC27' 
-- Equation name is '_LC8_E47', type is buried 
_LC8_E47 = DFFE( _EQ498, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ498 =  _LC6_E47 & !rezerv8_fpga
         #  _LC6_E9 &  _LC8_E47 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:893' = '|sinhron_reg:198|reg_TNC28' 
-- Equation name is '_LC2_E2', type is buried 
_LC2_E2  = DFFE( _EQ499, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ499 =  _LC7_E9 & !rezerv8_fpga
         #  _LC2_E2 &  _LC6_E9 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:892' = '|sinhron_reg:198|reg_TNC29' 
-- Equation name is '_LC4_E2', type is buried 
_LC4_E2  = DFFE( _EQ500, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ500 =  _LC3_E2 & !rezerv8_fpga
         #  _LC4_E2 &  _LC6_E9 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:891' = '|sinhron_reg:198|reg_TNC30' 
-- Equation name is '_LC5_H4', type is buried 
_LC5_H4  = DFFE( _EQ501, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ501 =  _LC4_H4 & !rezerv8_fpga
         #  _LC5_H4 &  _LC6_E9 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:890' = '|sinhron_reg:198|reg_TNC31' 
-- Equation name is '_LC7_H1', type is buried 
_LC7_H1  = DFFE( _EQ502, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ502 =  _LC4_H1 & !rezerv8_fpga
         #  _LC6_E9 &  _LC7_H1 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1735' = '|sinhron_reg:198|reg_TNI0' 
-- Equation name is '_LC2_D5', type is buried 
_LC2_D5  = DFFE( _EQ503, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ503 =  _LC6_D5 & !rezerv8_fpga
         #  _LC2_D5 &  _LC3_D25 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1734' = '|sinhron_reg:198|reg_TNI1' 
-- Equation name is '_LC4_D6', type is buried 
_LC4_D6  = DFFE( _EQ504, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ504 =  _LC1_D6 & !rezerv8_fpga
         #  _LC3_D25 &  _LC4_D6 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1733' = '|sinhron_reg:198|reg_TNI2' 
-- Equation name is '_LC6_O7', type is buried 
_LC6_O7  = DFFE( _EQ505, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ505 =  _LC5_O7 & !rezerv8_fpga
         #  _LC3_D25 &  _LC6_O7 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1732' = '|sinhron_reg:198|reg_TNI3' 
-- Equation name is '_LC5_O1', type is buried 
_LC5_O1  = DFFE( _EQ506, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ506 =  _LC1_D21 & !rezerv8_fpga
         #  _LC3_D25 &  _LC5_O1 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1731' = '|sinhron_reg:198|reg_TNI4' 
-- Equation name is '_LC5_D25', type is buried 
_LC5_D25 = DFFE( _EQ507, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ507 =  _LC6_D25 & !rezerv8_fpga
         #  _LC3_D25 &  _LC5_D25 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1730' = '|sinhron_reg:198|reg_TNI5' 
-- Equation name is '_LC4_D7', type is buried 
_LC4_D7  = DFFE( _EQ508, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ508 =  _LC3_D7 & !rezerv8_fpga
         #  _LC3_D25 &  _LC4_D7 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1729' = '|sinhron_reg:198|reg_TNI6' 
-- Equation name is '_LC2_E1', type is buried 
_LC2_E1  = DFFE( _EQ509, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ509 =  _LC5_E1 & !rezerv8_fpga
         #  _LC2_E1 &  _LC3_D25 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1728' = '|sinhron_reg:198|reg_TNI7' 
-- Equation name is '_LC3_E40', type is buried 
_LC3_E40 = DFFE( _EQ510, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ510 =  _LC2_E40 & !rezerv8_fpga
         #  _LC3_D25 &  _LC3_E40 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1727' = '|sinhron_reg:198|reg_TNI8' 
-- Equation name is '_LC5_E41', type is buried 
_LC5_E41 = DFFE( _EQ511, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ511 =  _LC4_E41 & !rezerv8_fpga
         #  _LC3_D25 &  _LC5_E41 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1726' = '|sinhron_reg:198|reg_TNI9' 
-- Equation name is '_LC7_E41', type is buried 
_LC7_E41 = DFFE( _EQ512, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ512 =  _LC6_E41 & !rezerv8_fpga
         #  _LC3_D25 &  _LC7_E41 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1725' = '|sinhron_reg:198|reg_TNI10' 
-- Equation name is '_LC6_E48', type is buried 
_LC6_E48 = DFFE( _EQ513, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ513 =  _LC5_E48 & !rezerv8_fpga
         #  _LC3_D25 &  _LC6_E48 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1724' = '|sinhron_reg:198|reg_TNI11' 
-- Equation name is '_LC8_E48', type is buried 
_LC8_E48 = DFFE( _EQ514, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ514 =  _LC7_E48 & !rezerv8_fpga
         #  _LC3_D25 &  _LC8_E48 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1723' = '|sinhron_reg:198|reg_TNI12' 
-- Equation name is '_LC6_E37', type is buried 
_LC6_E37 = DFFE( _EQ515, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ515 =  _LC2_E37 & !rezerv8_fpga
         #  _LC3_D25 &  _LC6_E37 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1722' = '|sinhron_reg:198|reg_TNI13' 
-- Equation name is '_LC3_E39', type is buried 
_LC3_E39 = DFFE( _EQ516, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ516 =  _LC2_E39 & !rezerv8_fpga
         #  _LC3_D25 &  _LC3_E39 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1721' = '|sinhron_reg:198|reg_TNI14' 
-- Equation name is '_LC6_V25', type is buried 
_LC6_V25 = DFFE( _EQ517, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ517 =  _LC4_V25 & !rezerv8_fpga
         #  _LC3_D25 &  _LC6_V25 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1720' = '|sinhron_reg:198|reg_TNI15' 
-- Equation name is '_LC8_V25', type is buried 
_LC8_V25 = DFFE( _EQ518, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ518 =  _LC7_V25 & !rezerv8_fpga
         #  _LC3_D25 &  _LC8_V25 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1719' = '|sinhron_reg:198|reg_TNI16' 
-- Equation name is '_LC3_D11', type is buried 
_LC3_D11 = DFFE( _EQ519, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ519 =  _LC1_D11 & !rezerv8_fpga
         #  _LC1_E37 &  _LC3_D11 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1718' = '|sinhron_reg:198|reg_TNI17' 
-- Equation name is '_LC4_D21', type is buried 
_LC4_D21 = DFFE( _EQ520, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ520 =  _LC8_D21 & !rezerv8_fpga
         #  _LC1_E37 &  _LC4_D21 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1717' = '|sinhron_reg:198|reg_TNI18' 
-- Equation name is '_LC2_D21', type is buried 
_LC2_D21 = DFFE( _EQ521, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ521 =  _LC5_D21 & !rezerv8_fpga
         #  _LC1_E37 &  _LC2_D21 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1716' = '|sinhron_reg:198|reg_TNI19' 
-- Equation name is '_LC3_D21', type is buried 
_LC3_D21 = DFFE( _EQ522, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ522 =  _LC7_D21 & !rezerv8_fpga
         #  _LC1_E37 &  _LC3_D21 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1715' = '|sinhron_reg:198|reg_TNI20' 
-- Equation name is '_LC3_D14', type is buried 
_LC3_D14 = DFFE( _EQ523, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ523 =  _LC5_D14 & !rezerv8_fpga
         #  _LC1_E37 &  _LC3_D14 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1714' = '|sinhron_reg:198|reg_TNI21' 
-- Equation name is '_LC4_D14', type is buried 
_LC4_D14 = DFFE( _EQ524, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ524 =  _LC2_D14 & !rezerv8_fpga
         #  _LC1_E37 &  _LC4_D14 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1713' = '|sinhron_reg:198|reg_TNI22' 
-- Equation name is '_LC6_E1', type is buried 
_LC6_E1  = DFFE( _EQ525, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ525 =  _LC7_E1 & !rezerv8_fpga
         #  _LC1_E37 &  _LC6_E1 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1712' = '|sinhron_reg:198|reg_TNI23' 
-- Equation name is '_LC5_E23', type is buried 
_LC5_E23 = DFFE( _EQ526, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ526 =  _LC4_E23 & !rezerv8_fpga
         #  _LC1_E37 &  _LC5_E23 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1711' = '|sinhron_reg:198|reg_TNI24' 
-- Equation name is '_LC6_E7', type is buried 
_LC6_E7  = DFFE( _EQ527, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ527 =  _LC3_E7 & !rezerv8_fpga
         #  _LC1_E37 &  _LC6_E7 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1710' = '|sinhron_reg:198|reg_TNI25' 
-- Equation name is '_LC8_E7', type is buried 
_LC8_E7  = DFFE( _EQ528, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ528 =  _LC7_E7 & !rezerv8_fpga
         #  _LC1_E37 &  _LC8_E7 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1709' = '|sinhron_reg:198|reg_TNI26' 
-- Equation name is '_LC5_E6', type is buried 
_LC5_E6  = DFFE( _EQ529, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ529 =  _LC3_E6 & !rezerv8_fpga
         #  _LC1_E37 &  _LC5_E6 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1708' = '|sinhron_reg:198|reg_TNI27' 
-- Equation name is '_LC7_E6', type is buried 
_LC7_E6  = DFFE( _EQ530, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ530 =  _LC6_E6 & !rezerv8_fpga
         #  _LC1_E37 &  _LC7_E6 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1707' = '|sinhron_reg:198|reg_TNI28' 
-- Equation name is '_LC7_E37', type is buried 
_LC7_E37 = DFFE( _EQ531, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ531 =  _LC3_E37 & !rezerv8_fpga
         #  _LC1_E37 &  _LC7_E37 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1706' = '|sinhron_reg:198|reg_TNI29' 
-- Equation name is '_LC7_E39', type is buried 
_LC7_E39 = DFFE( _EQ532, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ532 =  _LC8_E39 & !rezerv8_fpga
         #  _LC1_E37 &  _LC7_E39 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1705' = '|sinhron_reg:198|reg_TNI30' 
-- Equation name is '_LC5_D5', type is buried 
_LC5_D5  = DFFE( _EQ533, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ533 =  _LC4_D5 & !rezerv8_fpga
         #  _LC1_E37 &  _LC5_D5 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1704' = '|sinhron_reg:198|reg_TNI31' 
-- Equation name is '_LC3_D16', type is buried 
_LC3_D16 = DFFE( _EQ534, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ534 =  _LC8_D16 & !rezerv8_fpga
         #  _LC1_E37 &  _LC3_D16 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:514' = '|sinhron_reg:198|reg_TNO0' 
-- Equation name is '_LC4_V17', type is buried 
_LC4_V17 = DFFE( _EQ535, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ535 =  _LC2_H2 &  _LC8_E9 & !rezerv8_fpga
         #  _LC3_V17 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:513' = '|sinhron_reg:198|reg_TNO1' 
-- Equation name is '_LC8_Q17', type is buried 
_LC8_Q17 = DFFE( _EQ536, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ536 =  _LC8_E9 &  _LC8_V20 & !rezerv8_fpga
         #  _LC6_Q17 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:512' = '|sinhron_reg:198|reg_TNO2' 
-- Equation name is '_LC3_Q8', type is buried 
_LC3_Q8  = DFFE( _EQ537, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ537 =  _LC6_D3 &  _LC8_E9 & !rezerv8_fpga
         #  _LC4_Q8 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:511' = '|sinhron_reg:198|reg_TNO3' 
-- Equation name is '_LC6_Q8', type is buried 
_LC6_Q8  = DFFE( _EQ538, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ538 =  _LC6_D21 &  _LC8_E9 & !rezerv8_fpga
         #  _LC5_Q8 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:510' = '|sinhron_reg:198|reg_TNO4' 
-- Equation name is '_LC2_Q8', type is buried 
_LC2_Q8  = DFFE( _EQ539, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ539 =  _LC1_K7 &  _LC8_E9 & !rezerv8_fpga
         #  _LC8_Q8 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:509' = '|sinhron_reg:198|reg_TNO5' 
-- Equation name is '_LC1_Q8', type is buried 
_LC1_Q8  = DFFE( _EQ540, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ540 =  _LC1_N23 &  _LC8_E9 & !rezerv8_fpga
         #  _LC7_Q8 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:508' = '|sinhron_reg:198|reg_TNO6' 
-- Equation name is '_LC6_E3', type is buried 
_LC6_E3  = DFFE( _EQ541, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ541 =  _LC3_E33 &  _LC8_E9 & !rezerv8_fpga
         #  _LC5_E3 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:507' = '|sinhron_reg:198|reg_TNO7' 
-- Equation name is '_LC3_E3', type is buried 
_LC3_E3  = DFFE( _EQ542, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ542 =  _LC3_E16 &  _LC8_E9 & !rezerv8_fpga
         #  _LC7_E3 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:506' = '|sinhron_reg:198|reg_TNO8' 
-- Equation name is '_LC6_M4', type is buried 
_LC6_M4  = DFFE( _EQ543, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ543 =  _LC4_M4 &  _LC8_E9 & !rezerv8_fpga
         #  _LC5_M4 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:505' = '|sinhron_reg:198|reg_TNO9' 
-- Equation name is '_LC8_M4', type is buried 
_LC8_M4  = DFFE( _EQ544, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ544 =  _LC5_M9 &  _LC8_E9 & !rezerv8_fpga
         #  _LC7_M4 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:504' = '|sinhron_reg:198|reg_TNO10' 
-- Equation name is '_LC4_M10', type is buried 
_LC4_M10 = DFFE( _EQ545, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ545 =  _LC1_E33 &  _LC8_E9 & !rezerv8_fpga
         #  _LC3_M10 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:503' = '|sinhron_reg:198|reg_TNO11' 
-- Equation name is '_LC2_M4', type is buried 
_LC2_M4  = DFFE( _EQ546, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ546 =  _LC8_E5 &  _LC8_E9 & !rezerv8_fpga
         #  _LC3_M4 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:502' = '|sinhron_reg:198|reg_TNO12' 
-- Equation name is '_LC5_M12', type is buried 
_LC5_M12 = DFFE( _EQ547, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ547 =  _LC4_E11 &  _LC8_E9 & !rezerv8_fpga
         #  _LC3_M12 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:501' = '|sinhron_reg:198|reg_TNO13' 
-- Equation name is '_LC3_M20', type is buried 
_LC3_M20 = DFFE( _EQ548, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ548 =  _LC6_E25 &  _LC8_E9 & !rezerv8_fpga
         #  _LC4_M20 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:500' = '|sinhron_reg:198|reg_TNO14' 
-- Equation name is '_LC8_Q22', type is buried 
_LC8_Q22 = DFFE( _EQ549, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ549 =  _LC2_L20 &  _LC8_E9 & !rezerv8_fpga
         #  _LC2_Q22 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:499' = '|sinhron_reg:198|reg_TNO15' 
-- Equation name is '_LC2_Q17', type is buried 
_LC2_Q17 = DFFE( _EQ550, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ550 =  _LC4_D16 &  _LC8_E9 & !rezerv8_fpga
         #  _LC3_Q17 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:498' = '|sinhron_reg:198|reg_TNO16' 
-- Equation name is '_LC5_D8', type is buried 
_LC5_D8  = DFFE( _EQ551, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ551 =  _LC8_D8 & !rezerv8_fpga
         #  _LC1_M20 &  _LC5_D8 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:497' = '|sinhron_reg:198|reg_TNO17' 
-- Equation name is '_LC8_D23', type is buried 
_LC8_D23 = DFFE( _EQ552, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ552 =  _LC6_D23 & !rezerv8_fpga
         #  _LC1_M20 &  _LC8_D23 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:496' = '|sinhron_reg:198|reg_TNO18' 
-- Equation name is '_LC2_D3', type is buried 
_LC2_D3  = DFFE( _EQ553, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ553 =  _LC8_D3 & !rezerv8_fpga
         #  _LC1_M20 &  _LC2_D3 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:495' = '|sinhron_reg:198|reg_TNO19' 
-- Equation name is '_LC2_V16', type is buried 
_LC2_V16 = DFFE( _EQ554, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ554 =  _LC4_V16 & !rezerv8_fpga
         #  _LC1_M20 &  _LC2_V16 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:494' = '|sinhron_reg:198|reg_TNO20' 
-- Equation name is '_LC2_Q26', type is buried 
_LC2_Q26 = DFFE( _EQ555, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ555 =  _LC4_Q26 & !rezerv8_fpga
         #  _LC1_M20 &  _LC2_Q26 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:493' = '|sinhron_reg:198|reg_TNO21' 
-- Equation name is '_LC3_Q26', type is buried 
_LC3_Q26 = DFFE( _EQ556, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ556 =  _LC4_M12 & !rezerv8_fpga
         #  _LC1_M20 &  _LC3_Q26 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:492' = '|sinhron_reg:198|reg_TNO22' 
-- Equation name is '_LC4_M1', type is buried 
_LC4_M1  = DFFE( _EQ557, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ557 =  _LC5_M1 & !rezerv8_fpga
         #  _LC1_M20 &  _LC4_M1 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:491' = '|sinhron_reg:198|reg_TNO23' 
-- Equation name is '_LC3_M1', type is buried 
_LC3_M1  = DFFE( _EQ558, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ558 =  _LC6_M1 & !rezerv8_fpga
         #  _LC1_M20 &  _LC3_M1 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:490' = '|sinhron_reg:198|reg_TNO24' 
-- Equation name is '_LC6_M16', type is buried 
_LC6_M16 = DFFE( _EQ559, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ559 =  _LC5_M16 & !rezerv8_fpga
         #  _LC1_M20 &  _LC6_M16 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:489' = '|sinhron_reg:198|reg_TNO25' 
-- Equation name is '_LC8_M16', type is buried 
_LC8_M16 = DFFE( _EQ560, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ560 =  _LC7_M16 & !rezerv8_fpga
         #  _LC1_M20 &  _LC8_M16 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:488' = '|sinhron_reg:198|reg_TNO26' 
-- Equation name is '_LC6_M10', type is buried 
_LC6_M10 = DFFE( _EQ561, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ561 =  _LC5_M10 & !rezerv8_fpga
         #  _LC1_M20 &  _LC6_M10 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:487' = '|sinhron_reg:198|reg_TNO27' 
-- Equation name is '_LC8_M10', type is buried 
_LC8_M10 = DFFE( _EQ562, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ562 =  _LC7_M10 & !rezerv8_fpga
         #  _LC1_M20 &  _LC8_M10 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:486' = '|sinhron_reg:198|reg_TNO28' 
-- Equation name is '_LC6_M20', type is buried 
_LC6_M20 = DFFE( _EQ563, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ563 =  _LC5_M20 & !rezerv8_fpga
         #  _LC1_M20 &  _LC6_M20 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:485' = '|sinhron_reg:198|reg_TNO29' 
-- Equation name is '_LC8_M20', type is buried 
_LC8_M20 = DFFE( _EQ564, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ564 =  _LC7_M20 & !rezerv8_fpga
         #  _LC1_M20 &  _LC8_M20 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:484' = '|sinhron_reg:198|reg_TNO30' 
-- Equation name is '_LC4_Q22', type is buried 
_LC4_Q22 = DFFE( _EQ565, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ565 =  _LC3_Q22 & !rezerv8_fpga
         #  _LC1_M20 &  _LC4_Q22 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:483' = '|sinhron_reg:198|reg_TNO31' 
-- Equation name is '_LC5_Q17', type is buried 
_LC5_Q17 = DFFE( _EQ566, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ566 =  _LC4_Q17 & !rezerv8_fpga
         #  _LC1_M20 &  _LC5_Q17 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2549' = '|sinhron_reg:198|reg_TNP0' 
-- Equation name is '_LC7_D8', type is buried 
_LC7_D8  = DFFE( _EQ567, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ567 =  _LC6_D8 & !rezerv8_fpga
         #  _LC1_D12 &  _LC7_D8 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2548' = '|sinhron_reg:198|reg_TNP1' 
-- Equation name is '_LC5_D23', type is buried 
_LC5_D23 = DFFE( _EQ568, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ568 =  _LC3_D23 & !rezerv8_fpga
         #  _LC1_D12 &  _LC5_D23 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2547' = '|sinhron_reg:198|reg_TNP2' 
-- Equation name is '_LC4_D3', type is buried 
_LC4_D3  = DFFE( _EQ569, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ569 =  _LC7_D3 & !rezerv8_fpga
         #  _LC1_D12 &  _LC4_D3 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2546' = '|sinhron_reg:198|reg_TNP3' 
-- Equation name is '_LC2_D12', type is buried 
_LC2_D12 = DFFE( _EQ570, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ570 =  _LC7_D12 & !rezerv8_fpga
         #  _LC1_D12 &  _LC2_D12 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2545' = '|sinhron_reg:198|reg_TNP4' 
-- Equation name is '_LC2_D18', type is buried 
_LC2_D18 = DFFE( _EQ571, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ571 =  _LC3_D18 & !rezerv8_fpga
         #  _LC1_D12 &  _LC2_D18 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2544' = '|sinhron_reg:198|reg_TNP5' 
-- Equation name is '_LC7_D18', type is buried 
_LC7_D18 = DFFE( _EQ572, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ572 =  _LC4_D18 & !rezerv8_fpga
         #  _LC1_D12 &  _LC7_D18 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2543' = '|sinhron_reg:198|reg_TNP6' 
-- Equation name is '_LC2_E3', type is buried 
_LC2_E3  = DFFE( _EQ573, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ573 =  _LC4_E3 & !rezerv8_fpga
         #  _LC1_D12 &  _LC2_E3 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2542' = '|sinhron_reg:198|reg_TNP7' 
-- Equation name is '_LC4_E14', type is buried 
_LC4_E14 = DFFE( _EQ574, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ574 =  _LC3_E14 & !rezerv8_fpga
         #  _LC1_D12 &  _LC4_E14 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2541' = '|sinhron_reg:198|reg_TNP8' 
-- Equation name is '_LC2_E7', type is buried 
_LC2_E7  = DFFE( _EQ575, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ575 =  _LC1_E7 & !rezerv8_fpga
         #  _LC1_D12 &  _LC2_E7 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2540' = '|sinhron_reg:198|reg_TNP9' 
-- Equation name is '_LC8_E8', type is buried 
_LC8_E8  = DFFE( _EQ576, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ576 =  _LC2_E8 & !rezerv8_fpga
         #  _LC1_D12 &  _LC8_E8 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2539' = '|sinhron_reg:198|reg_TNP10' 
-- Equation name is '_LC3_E47', type is buried 
_LC3_E47 = DFFE( _EQ577, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ577 =  _LC2_E47 & !rezerv8_fpga
         #  _LC1_D12 &  _LC3_E47 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2538' = '|sinhron_reg:198|reg_TNP11' 
-- Equation name is '_LC5_E47', type is buried 
_LC5_E47 = DFFE( _EQ578, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ578 =  _LC4_E47 & !rezerv8_fpga
         #  _LC1_D12 &  _LC5_E47 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2537' = '|sinhron_reg:198|reg_TNP12' 
-- Equation name is '_LC3_E38', type is buried 
_LC3_E38 = DFFE( _EQ579, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ579 =  _LC8_E37 & !rezerv8_fpga
         #  _LC1_D12 &  _LC3_E38 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2536' = '|sinhron_reg:198|reg_TNP13' 
-- Equation name is '_LC6_E39', type is buried 
_LC6_E39 = DFFE( _EQ580, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ580 =  _LC1_E39 & !rezerv8_fpga
         #  _LC1_D12 &  _LC6_E39 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2535' = '|sinhron_reg:198|reg_TNP14' 
-- Equation name is '_LC8_D5', type is buried 
_LC8_D5  = DFFE( _EQ581, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ581 =  _LC3_D5 & !rezerv8_fpga
         #  _LC1_D12 &  _LC8_D5 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2534' = '|sinhron_reg:198|reg_TNP15' 
-- Equation name is '_LC6_D16', type is buried 
_LC6_D16 = DFFE( _EQ582, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ582 =  _LC5_D16 & !rezerv8_fpga
         #  _LC1_D12 &  _LC6_D16 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2533' = '|sinhron_reg:198|reg_TNP16' 
-- Equation name is '_LC1_D17', type is buried 
_LC1_D17 = DFFE( _EQ583, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ583 =  _LC5_D17 & !rezerv8_fpga
         #  _LC1_D17 &  _LC6_D12 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2532' = '|sinhron_reg:198|reg_TNP17' 
-- Equation name is '_LC4_D23', type is buried 
_LC4_D23 = DFFE( _EQ584, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ584 =  _LC2_D23 & !rezerv8_fpga
         #  _LC4_D23 &  _LC6_D12 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2531' = '|sinhron_reg:198|reg_TNP18' 
-- Equation name is '_LC5_D3', type is buried 
_LC5_D3  = DFFE( _EQ585, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ585 =  _LC3_D3 & !rezerv8_fpga
         #  _LC5_D3 &  _LC6_D12 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2530' = '|sinhron_reg:198|reg_TNP19' 
-- Equation name is '_LC5_D12', type is buried 
_LC5_D12 = DFFE( _EQ586, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ586 =  _LC3_D12 & !rezerv8_fpga
         #  _LC5_D12 &  _LC6_D12 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2529' = '|sinhron_reg:198|reg_TNP20' 
-- Equation name is '_LC2_D4', type is buried 
_LC2_D4  = DFFE( _EQ587, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ587 =  _LC5_D4 & !rezerv8_fpga
         #  _LC2_D4 &  _LC6_D12 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2528' = '|sinhron_reg:198|reg_TNP21' 
-- Equation name is '_LC4_D4', type is buried 
_LC4_D4  = DFFE( _EQ588, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ588 =  _LC6_D7 & !rezerv8_fpga
         #  _LC4_D4 &  _LC6_D12 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2527' = '|sinhron_reg:198|reg_TNP22' 
-- Equation name is '_LC7_E21', type is buried 
_LC7_E21 = DFFE( _EQ589, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ589 =  _LC1_E21 & !rezerv8_fpga
         #  _LC6_D12 &  _LC7_E21 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2526' = '|sinhron_reg:198|reg_TNP23' 
-- Equation name is '_LC1_E14', type is buried 
_LC1_E14 = DFFE( _EQ590, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ590 =  _LC7_E14 & !rezerv8_fpga
         #  _LC1_E14 &  _LC6_D12 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2525' = '|sinhron_reg:198|reg_TNP24' 
-- Equation name is '_LC2_E4', type is buried 
_LC2_E4  = DFFE( _EQ591, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ591 =  _LC1_E4 & !rezerv8_fpga
         #  _LC2_E4 &  _LC6_D12 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2524' = '|sinhron_reg:198|reg_TNP25' 
-- Equation name is '_LC7_E8', type is buried 
_LC7_E8  = DFFE( _EQ592, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ592 =  _LC3_E8 & !rezerv8_fpga
         #  _LC6_D12 &  _LC7_E8 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2523' = '|sinhron_reg:198|reg_TNP26' 
-- Equation name is '_LC3_E5', type is buried 
_LC3_E5  = DFFE( _EQ593, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ593 =  _LC1_E5 & !rezerv8_fpga
         #  _LC3_E5 &  _LC6_D12 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2522' = '|sinhron_reg:198|reg_TNP27' 
-- Equation name is '_LC6_E5', type is buried 
_LC6_E5  = DFFE( _EQ594, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ594 =  _LC4_E5 & !rezerv8_fpga
         #  _LC6_D12 &  _LC6_E5 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2521' = '|sinhron_reg:198|reg_TNP28' 
-- Equation name is '_LC2_E18', type is buried 
_LC2_E18 = DFFE( _EQ595, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ595 =  _LC1_E18 & !rezerv8_fpga
         #  _LC2_E18 &  _LC6_D12 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2520' = '|sinhron_reg:198|reg_TNP29' 
-- Equation name is '_LC4_E18', type is buried 
_LC4_E18 = DFFE( _EQ596, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ596 =  _LC3_E18 & !rezerv8_fpga
         #  _LC4_E18 &  _LC6_D12 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2519' = '|sinhron_reg:198|reg_TNP30' 
-- Equation name is '_LC4_D8', type is buried 
_LC4_D8  = DFFE( _EQ597, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ597 =  _LC3_D8 & !rezerv8_fpga
         #  _LC4_D8 &  _LC6_D12 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:2518' = '|sinhron_reg:198|reg_TNP31' 
-- Equation name is '_LC2_D15', type is buried 
_LC2_D15 = DFFE( _EQ598, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ598 =  _LC1_D15 & !rezerv8_fpga
         #  _LC2_D15 &  _LC6_D12 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1328' = '|sinhron_reg:198|reg_TOBM0' 
-- Equation name is '_LC7_D20', type is buried 
_LC7_D20 = DFFE( _EQ599, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ599 =  _LC5_D20 & !rezerv8_fpga
         #  _LC4_D20 &  _LC7_D20 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1327' = '|sinhron_reg:198|reg_TOBM1' 
-- Equation name is '_LC7_D6', type is buried 
_LC7_D6  = DFFE( _EQ600, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ600 =  _LC6_D6 & !rezerv8_fpga
         #  _LC4_D20 &  _LC7_D6 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1326' = '|sinhron_reg:198|reg_TOBM2' 
-- Equation name is '_LC7_O1', type is buried 
_LC7_O1  = DFFE( _EQ601, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ601 =  _LC6_O1 & !rezerv8_fpga
         #  _LC4_D20 &  _LC7_O1 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1325' = '|sinhron_reg:198|reg_TOBM3' 
-- Equation name is '_LC8_O1', type is buried 
_LC8_O1  = DFFE( _EQ602, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ602 =  _LC1_O7 & !rezerv8_fpga
         #  _LC4_D20 &  _LC8_O1 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1324' = '|sinhron_reg:198|reg_TOBM4' 
-- Equation name is '_LC6_D18', type is buried 
_LC6_D18 = DFFE( _EQ603, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ603 =  _LC8_D18 & !rezerv8_fpga
         #  _LC4_D20 &  _LC6_D18 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1323' = '|sinhron_reg:198|reg_TOBM5' 
-- Equation name is '_LC7_D7', type is buried 
_LC7_D7  = DFFE( _EQ604, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ604 =  _LC5_D7 & !rezerv8_fpga
         #  _LC4_D20 &  _LC7_D7 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1322' = '|sinhron_reg:198|reg_TOBM6' 
-- Equation name is '_LC6_E31', type is buried 
_LC6_E31 = DFFE( _EQ605, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ605 =  _LC5_E31 & !rezerv8_fpga
         #  _LC4_D20 &  _LC6_E31 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1321' = '|sinhron_reg:198|reg_TOBM7' 
-- Equation name is '_LC7_E40', type is buried 
_LC7_E40 = DFFE( _EQ606, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ606 =  _LC4_E40 & !rezerv8_fpga
         #  _LC4_D20 &  _LC7_E40 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1320' = '|sinhron_reg:198|reg_TOBM8' 
-- Equation name is '_LC5_E42', type is buried 
_LC5_E42 = DFFE( _EQ607, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ607 =  _LC4_E42 & !rezerv8_fpga
         #  _LC4_D20 &  _LC5_E42 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1319' = '|sinhron_reg:198|reg_TOBM9' 
-- Equation name is '_LC7_E42', type is buried 
_LC7_E42 = DFFE( _EQ608, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ608 =  _LC6_E42 & !rezerv8_fpga
         #  _LC4_D20 &  _LC7_E42 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1318' = '|sinhron_reg:198|reg_TOBM10' 
-- Equation name is '_LC6_E45', type is buried 
_LC6_E45 = DFFE( _EQ609, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ609 =  _LC5_E45 & !rezerv8_fpga
         #  _LC4_D20 &  _LC6_E45 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1317' = '|sinhron_reg:198|reg_TOBM11' 
-- Equation name is '_LC8_E45', type is buried 
_LC8_E45 = DFFE( _EQ610, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ610 =  _LC7_E45 & !rezerv8_fpga
         #  _LC4_D20 &  _LC8_E45 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1316' = '|sinhron_reg:198|reg_TOBM12' 
-- Equation name is '_LC2_E31', type is buried 
_LC2_E31 = DFFE( _EQ611, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ611 =  _LC5_E37 & !rezerv8_fpga
         #  _LC2_E31 &  _LC4_D20 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1315' = '|sinhron_reg:198|reg_TOBM13' 
-- Equation name is '_LC3_E31', type is buried 
_LC3_E31 = DFFE( _EQ612, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ612 =  _LC5_E39 & !rezerv8_fpga
         #  _LC3_E31 &  _LC4_D20 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1314' = '|sinhron_reg:198|reg_TOBM14' 
-- Equation name is '_LC6_D1', type is buried 
_LC6_D1  = DFFE( _EQ613, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ613 =  _LC5_D1 & !rezerv8_fpga
         #  _LC4_D20 &  _LC6_D1 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1313' = '|sinhron_reg:198|reg_TOBM15' 
-- Equation name is '_LC8_D1', type is buried 
_LC8_D1  = DFFE( _EQ614, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ614 =  _LC7_D1 & !rezerv8_fpga
         #  _LC4_D20 &  _LC8_D1 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1312' = '|sinhron_reg:198|reg_TOBM16' 
-- Equation name is '_LC5_D11', type is buried 
_LC5_D11 = DFFE( _EQ615, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ615 =  _LC6_D11 & !rezerv8_fpga
         #  _LC4_D25 &  _LC5_D11 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1311' = '|sinhron_reg:198|reg_TOBM17' 
-- Equation name is '_LC3_D13', type is buried 
_LC3_D13 = DFFE( _EQ616, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ616 =  _LC1_D13 & !rezerv8_fpga
         #  _LC3_D13 &  _LC4_D25 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1310' = '|sinhron_reg:198|reg_TOBM18' 
-- Equation name is '_LC4_D24', type is buried 
_LC4_D24 = DFFE( _EQ617, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ617 =  _LC3_D24 & !rezerv8_fpga
         #  _LC4_D24 &  _LC4_D25 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1309' = '|sinhron_reg:198|reg_TOBM19' 
-- Equation name is '_LC8_D24', type is buried 
_LC8_D24 = DFFE( _EQ618, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ618 =  _LC7_D24 & !rezerv8_fpga
         #  _LC4_D25 &  _LC8_D24 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1308' = '|sinhron_reg:198|reg_TOBM20' 
-- Equation name is '_LC8_D25', type is buried 
_LC8_D25 = DFFE( _EQ619, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ619 =  _LC7_D25 & !rezerv8_fpga
         #  _LC4_D25 &  _LC8_D25 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1307' = '|sinhron_reg:198|reg_TOBM21' 
-- Equation name is '_LC6_D14', type is buried 
_LC6_D14 = DFFE( _EQ620, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ620 =  _LC7_D14 & !rezerv8_fpga
         #  _LC4_D25 &  _LC6_D14 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1306' = '|sinhron_reg:198|reg_TOBM22' 
-- Equation name is '_LC5_E13', type is buried 
_LC5_E13 = DFFE( _EQ621, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ621 =  _LC3_E13 & !rezerv8_fpga
         #  _LC4_D25 &  _LC5_E13 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1305' = '|sinhron_reg:198|reg_TOBM23' 
-- Equation name is '_LC3_E23', type is buried 
_LC3_E23 = DFFE( _EQ622, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ622 =  _LC6_E23 & !rezerv8_fpga
         #  _LC3_E23 &  _LC4_D25 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1304' = '|sinhron_reg:198|reg_TOBM24' 
-- Equation name is '_LC5_E19', type is buried 
_LC5_E19 = DFFE( _EQ623, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ623 =  _LC3_E19 & !rezerv8_fpga
         #  _LC4_D25 &  _LC5_E19 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1303' = '|sinhron_reg:198|reg_TOBM25' 
-- Equation name is '_LC7_E19', type is buried 
_LC7_E19 = DFFE( _EQ624, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ624 =  _LC6_E19 & !rezerv8_fpga
         #  _LC4_D25 &  _LC7_E19 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1302' = '|sinhron_reg:198|reg_TOBM26' 
-- Equation name is '_LC5_E26', type is buried 
_LC5_E26 = DFFE( _EQ625, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ625 =  _LC4_E26 & !rezerv8_fpga
         #  _LC4_D25 &  _LC5_E26 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1301' = '|sinhron_reg:198|reg_TOBM27' 
-- Equation name is '_LC8_E26', type is buried 
_LC8_E26 = DFFE( _EQ626, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ626 =  _LC7_E26 & !rezerv8_fpga
         #  _LC4_D25 &  _LC8_E26 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1300' = '|sinhron_reg:198|reg_TOBM28' 
-- Equation name is '_LC1_E13', type is buried 
_LC1_E13 = DFFE( _EQ627, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ627 =  _LC4_E37 & !rezerv8_fpga
         #  _LC1_E13 &  _LC4_D25 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1299' = '|sinhron_reg:198|reg_TOBM29' 
-- Equation name is '_LC2_E13', type is buried 
_LC2_E13 = DFFE( _EQ628, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ628 =  _LC4_E39 & !rezerv8_fpga
         #  _LC2_E13 &  _LC4_D25 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1298' = '|sinhron_reg:198|reg_TOBM30' 
-- Equation name is '_LC3_D20', type is buried 
_LC3_D20 = DFFE( _EQ629, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ629 =  _LC1_D20 & !rezerv8_fpga
         #  _LC3_D20 &  _LC4_D25 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:1297' = '|sinhron_reg:198|reg_TOBM31' 
-- Equation name is '_LC5_D6', type is buried 
_LC5_D6  = DFFE( _EQ630, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ630 =  _LC4_V20 & !rezerv8_fpga
         #  _LC4_D25 &  _LC5_D6 & !rezerv8_fpga;

-- Node name is '|sinhron_reg:198|:3161' = '|sinhron_reg:198|sch_1us0' 
-- Equation name is '_LC4_V7', type is buried 
_LC4_V7  = DFFE( _EQ631, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ631 = !_LC4_V7 & !_LC7_V7
         # !_LC4_V7 & !_LC6_V7 & !_LC8_V7;

-- Node name is '|sinhron_reg:198|:3160' = '|sinhron_reg:198|sch_1us1' 
-- Equation name is '_LC3_V7', type is buried 
_LC3_V7  = DFFE( _EQ632, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ632 =  _LC2_V7 & !_LC3_V7 &  _LC4_V7
         #  _LC2_V7 &  _LC3_V7 & !_LC4_V7;

-- Node name is '|sinhron_reg:198|:3159' = '|sinhron_reg:198|sch_1us2' 
-- Equation name is '_LC6_V7', type is buried 
_LC6_V7  = DFFE( _EQ633, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ633 = !_LC5_V7 &  _LC6_V7 & !_LC7_V7
         #  _LC5_V7 & !_LC6_V7 & !_LC7_V7
         #  _LC5_V7 & !_LC6_V7 & !_LC8_V7;

-- Node name is '|sinhron_reg:198|:3158' = '|sinhron_reg:198|sch_1us3' 
-- Equation name is '_LC8_V7', type is buried 
_LC8_V7  = DFFE( _EQ634, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ634 = !_LC6_V7 & !_LC7_V7 &  _LC8_V7
         # !_LC5_V7 & !_LC7_V7 &  _LC8_V7
         #  _LC5_V7 &  _LC6_V7 & !_LC7_V7 & !_LC8_V7;

-- Node name is '|sinhron_reg:198|:3157' = '|sinhron_reg:198|sch_1us4' 
-- Equation name is '_LC7_V7', type is buried 
_LC7_V7  = DFFE( _EQ635, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ635 =  _LC5_V7 &  _LC6_V7 & !_LC7_V7 &  _LC8_V7
         # !_LC6_V7 &  _LC7_V7 & !_LC8_V7;

-- Node name is '|sinhron_reg:198|:119' 
-- Equation name is '_LC2_C43', type is buried 
!_LC2_C43 = _LC2_C43~NOT;
_LC2_C43~NOT = LCELL( _EQ636);
  _EQ636 = !_LC1_C43
         #  _LC4_C43
         # !_LC3_C43;

-- Node name is '|sinhron_reg:198|~170~1' 
-- Equation name is '_LC8_I52', type is buried 
-- synthesized logic cell 
_LC8_I52 = LCELL( _EQ637);
  _EQ637 = !_LC1_A39 &  _LC2_I42;

-- Node name is '|sinhron_reg:198|~170~2' 
-- Equation name is '_LC8_L36', type is buried 
-- synthesized logic cell 
_LC8_L36 = LCELL( _EQ638);
  _EQ638 = !_LC1_A39 &  _LC1_L29;

-- Node name is '|sinhron_reg:198|~170~3' 
-- Equation name is '_LC8_O38', type is buried 
-- synthesized logic cell 
_LC8_O38 = LCELL( _EQ639);
  _EQ639 = !_LC1_A39 &  _LC2_O29;

-- Node name is '|sinhron_reg:198|~170~4' 
-- Equation name is '_LC8_J51', type is buried 
-- synthesized logic cell 
_LC8_J51 = LCELL( _EQ640);
  _EQ640 = !_LC1_A39 &  _LC1_J43;

-- Node name is '|sinhron_reg:198|~170~5' 
-- Equation name is '_LC8_T32', type is buried 
-- synthesized logic cell 
_LC8_T32 = LCELL( _EQ641);
  _EQ641 = !_LC1_A39 &  _LC1_T48 & !_LC3_T32;

-- Node name is '|sinhron_reg:198|~170~6' 
-- Equation name is '_LC8_P31', type is buried 
-- synthesized logic cell 
_LC8_P31 = LCELL( _EQ642);
  _EQ642 = !_LC1_A39 &  _LC1_P41 & !_LC3_P31;

-- Node name is '|sinhron_reg:198|~170~7' 
-- Equation name is '_LC7_I33', type is buried 
-- synthesized logic cell 
_LC7_I33 = LCELL( _EQ643);
  _EQ643 = !_LC1_A39 &  _LC2_I48;

-- Node name is '|sinhron_reg:198|~170~8' 
-- Equation name is '_LC8_E37', type is buried 
-- synthesized logic cell 
_LC8_E37 = LCELL( _EQ644);
  _EQ644 =  _LC1_A39 &  _LC1_B2 &  _LC4_E11 &  _LC8_D12;

-- Node name is '|sinhron_reg:198|~170~9' 
-- Equation name is '_LC1_E39', type is buried 
-- synthesized logic cell 
_LC1_E39 = LCELL( _EQ645);
  _EQ645 =  _LC1_A39 &  _LC1_B2 &  _LC6_E25 &  _LC8_D12;

-- Node name is '|sinhron_reg:198|~170~10' 
-- Equation name is '_LC2_E47', type is buried 
-- synthesized logic cell 
_LC2_E47 = LCELL( _EQ646);
  _EQ646 =  _LC1_A39 &  _LC1_B2 &  _LC1_E33 &  _LC8_D12;

-- Node name is '|sinhron_reg:198|~170~11' 
-- Equation name is '_LC4_E47', type is buried 
-- synthesized logic cell 
_LC4_E47 = LCELL( _EQ647);
  _EQ647 =  _LC1_A39 &  _LC1_B2 &  _LC8_D12 &  _LC8_E5;

-- Node name is '|sinhron_reg:198|~170~12' 
-- Equation name is '_LC1_E7', type is buried 
-- synthesized logic cell 
_LC1_E7  = LCELL( _EQ648);
  _EQ648 =  _LC1_A39 &  _LC1_B2 &  _LC4_M4 &  _LC8_D12;

-- Node name is '|sinhron_reg:198|~170~13' 
-- Equation name is '_LC2_E8', type is buried 
-- synthesized logic cell 
_LC2_E8  = LCELL( _EQ649);
  _EQ649 =  _LC1_A39 &  _LC1_B2 &  _LC5_M9 &  _LC8_D12;

-- Node name is '|sinhron_reg:198|~170~14' 
-- Equation name is '_LC4_E3', type is buried 
-- synthesized logic cell 
_LC4_E3  = LCELL( _EQ650);
  _EQ650 =  _LC1_A39 &  _LC1_B2 &  _LC3_E33 &  _LC8_D12;

-- Node name is '|sinhron_reg:198|~170~15' 
-- Equation name is '_LC3_E14', type is buried 
-- synthesized logic cell 
_LC3_E14 = LCELL( _EQ651);
  _EQ651 =  _LC1_A39 &  _LC1_B2 &  _LC3_E16 &  _LC8_D12;

-- Node name is '|sinhron_reg:198|~170~16' 
-- Equation name is '_LC5_D4', type is buried 
-- synthesized logic cell 
_LC5_D4  = LCELL( _EQ652);
  _EQ652 =  _LC1_A39 &  _LC1_B2 &  _LC1_K7 & !_LC8_D12;

-- Node name is '|sinhron_reg:198|~170~17' 
-- Equation name is '_LC6_D7', type is buried 
-- synthesized logic cell 
_LC6_D7  = LCELL( _EQ653);
  _EQ653 =  _LC1_A39 &  _LC1_B2 &  _LC1_N23 & !_LC8_D12;

-- Node name is '|sinhron_reg:198|~170~18' 
-- Equation name is '_LC3_D3', type is buried 
-- synthesized logic cell 
_LC3_D3  = LCELL( _EQ654);
  _EQ654 =  _LC1_A39 &  _LC1_B2 &  _LC6_D3 & !_LC8_D12;

-- Node name is '|sinhron_reg:198|~170~19' 
-- Equation name is '_LC3_D12', type is buried 
-- synthesized logic cell 
_LC3_D12 = LCELL( _EQ655);
  _EQ655 =  _LC1_A39 &  _LC1_B2 &  _LC6_D21 & !_LC8_D12;

-- Node name is '|sinhron_reg:198|~170~20' 
-- Equation name is '_LC5_D17', type is buried 
-- synthesized logic cell 
_LC5_D17 = LCELL( _EQ656);
  _EQ656 =  _LC1_A39 &  _LC1_B2 &  _LC2_H2 & !_LC8_D12;

-- Node name is '|sinhron_reg:198|~170~21' 
-- Equation name is '_LC2_D23', type is buried 
-- synthesized logic cell 
_LC2_D23 = LCELL( _EQ657);
  _EQ657 =  _LC1_A39 &  _LC1_B2 & !_LC8_D12 &  _LC8_V20;

-- Node name is '|sinhron_reg:198|~170~22' 
-- Equation name is '_LC3_D5', type is buried 
-- synthesized logic cell 
_LC3_D5  = LCELL( _EQ658);
  _EQ658 =  _LC1_A39 &  _LC1_B2 &  _LC2_L20 &  _LC8_D12;

-- Node name is '|sinhron_reg:198|~170~23' 
-- Equation name is '_LC5_D16', type is buried 
-- synthesized logic cell 
_LC5_D16 = LCELL( _EQ659);
  _EQ659 =  _LC1_A39 &  _LC1_B2 &  _LC4_D16 &  _LC8_D12;

-- Node name is '|sinhron_reg:198|~170~24' 
-- Equation name is '_LC1_E18', type is buried 
-- synthesized logic cell 
_LC1_E18 = LCELL( _EQ660);
  _EQ660 =  _LC1_A39 &  _LC1_B2 &  _LC4_E11 & !_LC8_D12;

-- Node name is '|sinhron_reg:198|~170~25' 
-- Equation name is '_LC3_E18', type is buried 
-- synthesized logic cell 
_LC3_E18 = LCELL( _EQ661);
  _EQ661 =  _LC1_A39 &  _LC1_B2 &  _LC6_E25 & !_LC8_D12;

-- Node name is '|sinhron_reg:198|~170~26' 
-- Equation name is '_LC1_E5', type is buried 
-- synthesized logic cell 
_LC1_E5  = LCELL( _EQ662);
  _EQ662 =  _LC1_A39 &  _LC1_B2 &  _LC1_E33 & !_LC8_D12;

-- Node name is '|sinhron_reg:198|~170~27' 
-- Equation name is '_LC4_E5', type is buried 
-- synthesized logic cell 
_LC4_E5  = LCELL( _EQ663);
  _EQ663 =  _LC1_A39 &  _LC1_B2 & !_LC8_D12 &  _LC8_E5;

-- Node name is '|sinhron_reg:198|~170~28' 
-- Equation name is '_LC1_E4', type is buried 
-- synthesized logic cell 
_LC1_E4  = LCELL( _EQ664);
  _EQ664 =  _LC1_A39 &  _LC1_B2 &  _LC4_M4 & !_LC8_D12;

-- Node name is '|sinhron_reg:198|~170~29' 
-- Equation name is '_LC3_E8', type is buried 
-- synthesized logic cell 
_LC3_E8  = LCELL( _EQ665);
  _EQ665 =  _LC1_A39 &  _LC1_B2 &  _LC5_M9 & !_LC8_D12;

-- Node name is '|sinhron_reg:198|~170~30' 
-- Equation name is '_LC1_E21', type is buried 
-- synthesized logic cell 
_LC1_E21 = LCELL( _EQ666);
  _EQ666 =  _LC1_A39 &  _LC1_B2 &  _LC3_E33 & !_LC8_D12;

-- Node name is '|sinhron_reg:198|~170~31' 
-- Equation name is '_LC7_E14', type is buried 
-- synthesized logic cell 
_LC7_E14 = LCELL( _EQ667);
  _EQ667 =  _LC1_A39 &  _LC1_B2 &  _LC3_E16 & !_LC8_D12;

-- Node name is '|sinhron_reg:198|~170~32' 
-- Equation name is '_LC3_D18', type is buried 
-- synthesized logic cell 
_LC3_D18 = LCELL( _EQ668);
  _EQ668 =  _LC1_A39 &  _LC1_B2 &  _LC1_K7 &  _LC8_D12;

-- Node name is '|sinhron_reg:198|~170~33' 
-- Equation name is '_LC4_D18', type is buried 
-- synthesized logic cell 
_LC4_D18 = LCELL( _EQ669);
  _EQ669 =  _LC1_A39 &  _LC1_B2 &  _LC1_N23 &  _LC8_D12;

-- Node name is '|sinhron_reg:198|~170~34' 
-- Equation name is '_LC7_D3', type is buried 
-- synthesized logic cell 
_LC7_D3  = LCELL( _EQ670);
  _EQ670 =  _LC1_A39 &  _LC1_B2 &  _LC6_D3 &  _LC8_D12;

-- Node name is '|sinhron_reg:198|~170~35' 
-- Equation name is '_LC7_D12', type is buried 
-- synthesized logic cell 
_LC7_D12 = LCELL( _EQ671);
  _EQ671 =  _LC1_A39 &  _LC1_B2 &  _LC6_D21 &  _LC8_D12;

-- Node name is '|sinhron_reg:198|~170~36' 
-- Equation name is '_LC1_D15', type is buried 
-- synthesized logic cell 
_LC1_D15 = LCELL( _EQ672);
  _EQ672 =  _LC1_A39 &  _LC1_B2 &  _LC4_D16 & !_LC8_D12;

-- Node name is '|sinhron_reg:198|~170~37' 
-- Equation name is '_LC3_D23', type is buried 
-- synthesized logic cell 
_LC3_D23 = LCELL( _EQ673);
  _EQ673 =  _LC1_A39 &  _LC1_B2 &  _LC8_D12 &  _LC8_V20;

-- Node name is '|sinhron_reg:198|~170~38' 
-- Equation name is '_LC3_D8', type is buried 
-- synthesized logic cell 
_LC3_D8  = LCELL( _EQ674);
  _EQ674 =  _LC1_A39 &  _LC1_B2 &  _LC2_L20 & !_LC8_D12;

-- Node name is '|sinhron_reg:198|~170~39' 
-- Equation name is '_LC6_D8', type is buried 
-- synthesized logic cell 
_LC6_D8  = LCELL( _EQ675);
  _EQ675 =  _LC1_A39 &  _LC1_B2 &  _LC2_H2 &  _LC8_D12;

-- Node name is '|sinhron_reg:198|~170~40' 
-- Equation name is '_LC4_E38', type is buried 
-- synthesized logic cell 
_LC4_E38 = LCELL( _EQ676);
  _EQ676 =  _LC1_A39 & !_LC2_E33 &  _LC4_E11 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~170~41' 
-- Equation name is '_LC6_E38', type is buried 
-- synthesized logic cell 
_LC6_E38 = LCELL( _EQ677);
  _EQ677 =  _LC1_A39 & !_LC2_E33 &  _LC6_B2 &  _LC6_E25;

-- Node name is '|sinhron_reg:198|~170~42' 
-- Equation name is '_LC3_E45', type is buried 
-- synthesized logic cell 
_LC3_E45 = LCELL( _EQ678);
  _EQ678 =  _LC1_A39 &  _LC1_E33 & !_LC2_E33 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~170~43' 
-- Equation name is '_LC7_E5', type is buried 
-- synthesized logic cell 
_LC7_E5  = LCELL( _EQ679);
  _EQ679 =  _LC1_A39 & !_LC2_E33 &  _LC6_B2 &  _LC8_E5;

-- Node name is '|sinhron_reg:198|~170~44' 
-- Equation name is '_LC1_E42', type is buried 
-- synthesized logic cell 
_LC1_E42 = LCELL( _EQ680);
  _EQ680 =  _LC1_A39 & !_LC2_E33 &  _LC4_M4 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~170~45' 
-- Equation name is '_LC4_E8', type is buried 
-- synthesized logic cell 
_LC4_E8  = LCELL( _EQ681);
  _EQ681 =  _LC1_A39 & !_LC2_E33 &  _LC5_M9 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~170~46' 
-- Equation name is '_LC4_E17', type is buried 
-- synthesized logic cell 
_LC4_E17 = LCELL( _EQ682);
  _EQ682 =  _LC1_A39 & !_LC2_E33 &  _LC3_E33 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~170~47' 
-- Equation name is '_LC1_E16', type is buried 
-- synthesized logic cell 
_LC1_E16 = LCELL( _EQ683);
  _EQ683 =  _LC1_A39 & !_LC2_E33 &  _LC3_E16 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~170~48' 
-- Equation name is '_LC4_V14', type is buried 
-- synthesized logic cell 
_LC4_V14 = LCELL( _EQ684);
  _EQ684 =  _LC1_A39 &  _LC1_K7 & !_LC2_E33 &  _LC3_B2;

-- Node name is '|sinhron_reg:198|~170~49' 
-- Equation name is '_LC3_V22', type is buried 
-- synthesized logic cell 
_LC3_V22 = LCELL( _EQ685);
  _EQ685 =  _LC1_A39 &  _LC1_N23 & !_LC2_E33 &  _LC3_B2;

-- Node name is '|sinhron_reg:198|~170~50' 
-- Equation name is '_LC4_O10', type is buried 
-- synthesized logic cell 
_LC4_O10 = LCELL( _EQ686);
  _EQ686 =  _LC1_A39 & !_LC2_E33 &  _LC3_B2 &  _LC6_D3;

-- Node name is '|sinhron_reg:198|~170~51' 
-- Equation name is '_LC3_V16', type is buried 
-- synthesized logic cell 
_LC3_V16 = LCELL( _EQ687);
  _EQ687 =  _LC1_A39 & !_LC2_E33 &  _LC3_B2 &  _LC6_D21;

-- Node name is '|sinhron_reg:198|~170~52' 
-- Equation name is '_LC2_V1', type is buried 
-- synthesized logic cell 
_LC2_V1  = LCELL( _EQ688);
  _EQ688 =  _LC1_A39 & !_LC2_E33 &  _LC2_H2 &  _LC3_B2;

-- Node name is '|sinhron_reg:198|~170~53' 
-- Equation name is '_LC2_V21', type is buried 
-- synthesized logic cell 
_LC2_V21 = LCELL( _EQ689);
  _EQ689 =  _LC1_A39 & !_LC2_E33 &  _LC3_B2 &  _LC8_V20;

-- Node name is '|sinhron_reg:198|~170~54' 
-- Equation name is '_LC3_D1', type is buried 
-- synthesized logic cell 
_LC3_D1  = LCELL( _EQ690);
  _EQ690 =  _LC1_A39 & !_LC2_E33 &  _LC2_L20 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~170~55' 
-- Equation name is '_LC7_D16', type is buried 
-- synthesized logic cell 
_LC7_D16 = LCELL( _EQ691);
  _EQ691 =  _LC1_A39 & !_LC2_E33 &  _LC4_D16 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~170~56' 
-- Equation name is '_LC4_V22', type is buried 
-- synthesized logic cell 
_LC4_V22 = LCELL( _EQ692);
  _EQ692 =  _LC1_A39 & !_LC2_E33 &  _LC3_B2 &  _LC4_E11;

-- Node name is '|sinhron_reg:198|~170~57' 
-- Equation name is '_LC4_E25', type is buried 
-- synthesized logic cell 
_LC4_E25 = LCELL( _EQ693);
  _EQ693 =  _LC1_A39 & !_LC2_E33 &  _LC3_B2 &  _LC6_E25;

-- Node name is '|sinhron_reg:198|~170~58' 
-- Equation name is '_LC2_E26', type is buried 
-- synthesized logic cell 
_LC2_E26 = LCELL( _EQ694);
  _EQ694 =  _LC1_A39 &  _LC1_E33 & !_LC2_E33 &  _LC3_B2;

-- Node name is '|sinhron_reg:198|~170~59' 
-- Equation name is '_LC3_E25', type is buried 
-- synthesized logic cell 
_LC3_E25 = LCELL( _EQ695);
  _EQ695 =  _LC1_A39 & !_LC2_E33 &  _LC3_B2 &  _LC8_E5;

-- Node name is '|sinhron_reg:198|~170~60' 
-- Equation name is '_LC3_M16', type is buried 
-- synthesized logic cell 
_LC3_M16 = LCELL( _EQ696);
  _EQ696 =  _LC1_A39 & !_LC2_E33 &  _LC3_B2 &  _LC4_M4;

-- Node name is '|sinhron_reg:198|~170~61' 
-- Equation name is '_LC5_E20', type is buried 
-- synthesized logic cell 
_LC5_E20 = LCELL( _EQ697);
  _EQ697 =  _LC1_A39 & !_LC2_E33 &  _LC3_B2 &  _LC5_M9;

-- Node name is '|sinhron_reg:198|~170~62' 
-- Equation name is '_LC1_E1', type is buried 
-- synthesized logic cell 
_LC1_E1  = LCELL( _EQ698);
  _EQ698 =  _LC1_A39 & !_LC2_E33 &  _LC3_B2 &  _LC3_E33;

-- Node name is '|sinhron_reg:198|~170~63' 
-- Equation name is '_LC6_E20', type is buried 
-- synthesized logic cell 
_LC6_E20 = LCELL( _EQ699);
  _EQ699 =  _LC1_A39 & !_LC2_E33 &  _LC3_B2 &  _LC3_E16;

-- Node name is '|sinhron_reg:198|~170~64' 
-- Equation name is '_LC3_V26', type is buried 
-- synthesized logic cell 
_LC3_V26 = LCELL( _EQ700);
  _EQ700 =  _LC1_A39 &  _LC1_K7 & !_LC2_E33 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~170~65' 
-- Equation name is '_LC4_V26', type is buried 
-- synthesized logic cell 
_LC4_V26 = LCELL( _EQ701);
  _EQ701 =  _LC1_A39 &  _LC1_N23 & !_LC2_E33 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~170~66' 
-- Equation name is '_LC5_O10', type is buried 
-- synthesized logic cell 
_LC5_O10 = LCELL( _EQ702);
  _EQ702 =  _LC1_A39 & !_LC2_E33 &  _LC6_B2 &  _LC6_D3;

-- Node name is '|sinhron_reg:198|~170~67' 
-- Equation name is '_LC4_O26', type is buried 
-- synthesized logic cell 
_LC4_O26 = LCELL( _EQ703);
  _EQ703 =  _LC1_A39 & !_LC2_E33 &  _LC6_B2 &  _LC6_D21;

-- Node name is '|sinhron_reg:198|~170~68' 
-- Equation name is '_LC2_V8', type is buried 
-- synthesized logic cell 
_LC2_V8  = LCELL( _EQ704);
  _EQ704 =  _LC1_A39 & !_LC2_E33 &  _LC3_B2 &  _LC4_D16;

-- Node name is '|sinhron_reg:198|~170~69' 
-- Equation name is '_LC4_V15', type is buried 
-- synthesized logic cell 
_LC4_V15 = LCELL( _EQ705);
  _EQ705 =  _LC1_A39 & !_LC2_E33 &  _LC6_B2 &  _LC8_V20;

-- Node name is '|sinhron_reg:198|~170~70' 
-- Equation name is '_LC3_V6', type is buried 
-- synthesized logic cell 
_LC3_V6  = LCELL( _EQ706);
  _EQ706 =  _LC1_A39 & !_LC2_E33 &  _LC2_L20 &  _LC3_B2;

-- Node name is '|sinhron_reg:198|~170~71' 
-- Equation name is '_LC5_V1', type is buried 
-- synthesized logic cell 
_LC5_V1  = LCELL( _EQ707);
  _EQ707 =  _LC1_A39 & !_LC2_E33 &  _LC2_H2 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~170~72' 
-- Equation name is '_LC3_E29', type is buried 
-- synthesized logic cell 
_LC3_E29 = LCELL( _EQ708);
  _EQ708 =  _LC1_A39 &  _LC2_E33 &  _LC4_E11 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~170~73' 
-- Equation name is '_LC5_E29', type is buried 
-- synthesized logic cell 
_LC5_E29 = LCELL( _EQ709);
  _EQ709 =  _LC1_A39 &  _LC2_E33 &  _LC6_B2 &  _LC6_E25;

-- Node name is '|sinhron_reg:198|~170~74' 
-- Equation name is '_LC4_E33', type is buried 
-- synthesized logic cell 
_LC4_E33 = LCELL( _EQ710);
  _EQ710 =  _LC1_A39 &  _LC1_E33 &  _LC2_E33 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~170~75' 
-- Equation name is '_LC5_E25', type is buried 
-- synthesized logic cell 
_LC5_E25 = LCELL( _EQ711);
  _EQ711 =  _LC1_A39 &  _LC2_E33 &  _LC6_B2 &  _LC8_E5;

-- Node name is '|sinhron_reg:198|~170~76' 
-- Equation name is '_LC1_E41', type is buried 
-- synthesized logic cell 
_LC1_E41 = LCELL( _EQ712);
  _EQ712 =  _LC1_A39 &  _LC2_E33 &  _LC4_M4 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~170~77' 
-- Equation name is '_LC7_E20', type is buried 
-- synthesized logic cell 
_LC7_E20 = LCELL( _EQ713);
  _EQ713 =  _LC1_A39 &  _LC2_E33 &  _LC5_M9 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~170~78' 
-- Equation name is '_LC5_E33', type is buried 
-- synthesized logic cell 
_LC5_E33 = LCELL( _EQ714);
  _EQ714 =  _LC1_A39 &  _LC2_E33 &  _LC3_E33 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~170~79' 
-- Equation name is '_LC4_E16', type is buried 
-- synthesized logic cell 
_LC4_E16 = LCELL( _EQ715);
  _EQ715 =  _LC1_A39 &  _LC2_E33 &  _LC3_E16 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~170~80' 
-- Equation name is '_LC7_V14', type is buried 
-- synthesized logic cell 
_LC7_V14 = LCELL( _EQ716);
  _EQ716 =  _LC1_A39 &  _LC1_K7 &  _LC2_E33 &  _LC3_B2;

-- Node name is '|sinhron_reg:198|~170~81' 
-- Equation name is '_LC2_V10', type is buried 
-- synthesized logic cell 
_LC2_V10 = LCELL( _EQ717);
  _EQ717 =  _LC1_A39 &  _LC1_N23 &  _LC2_E33 &  _LC3_B2;

-- Node name is '|sinhron_reg:198|~170~82' 
-- Equation name is '_LC2_O7', type is buried 
-- synthesized logic cell 
_LC2_O7  = LCELL( _EQ718);
  _EQ718 =  _LC1_A39 &  _LC2_E33 &  _LC3_B2 &  _LC6_D3;

-- Node name is '|sinhron_reg:198|~170~83' 
-- Equation name is '_LC3_O7', type is buried 
-- synthesized logic cell 
_LC3_O7  = LCELL( _EQ719);
  _EQ719 =  _LC1_A39 &  _LC2_E33 &  _LC3_B2 &  _LC6_D21;

-- Node name is '|sinhron_reg:198|~170~84' 
-- Equation name is '_LC6_V6', type is buried 
-- synthesized logic cell 
_LC6_V6  = LCELL( _EQ720);
  _EQ720 =  _LC1_A39 &  _LC2_E33 &  _LC2_H2 &  _LC3_B2;

-- Node name is '|sinhron_reg:198|~170~85' 
-- Equation name is '_LC6_V20', type is buried 
-- synthesized logic cell 
_LC6_V20 = LCELL( _EQ721);
  _EQ721 =  _LC1_A39 &  _LC2_E33 &  _LC3_B2 &  _LC8_V20;

-- Node name is '|sinhron_reg:198|~170~86' 
-- Equation name is '_LC1_V25', type is buried 
-- synthesized logic cell 
_LC1_V25 = LCELL( _EQ722);
  _EQ722 =  _LC1_A39 &  _LC2_E33 &  _LC2_L20 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~170~87' 
-- Equation name is '_LC1_V8', type is buried 
-- synthesized logic cell 
_LC1_V8  = LCELL( _EQ723);
  _EQ723 =  _LC1_A39 &  _LC2_E33 &  _LC4_D16 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~170~88' 
-- Equation name is '_LC2_E11', type is buried 
-- synthesized logic cell 
_LC2_E11 = LCELL( _EQ724);
  _EQ724 =  _LC1_A39 &  _LC2_E33 &  _LC3_B2 &  _LC4_E11;

-- Node name is '|sinhron_reg:198|~170~89' 
-- Equation name is '_LC5_E11', type is buried 
-- synthesized logic cell 
_LC5_E11 = LCELL( _EQ725);
  _EQ725 =  _LC1_A39 &  _LC2_E33 &  _LC3_B2 &  _LC6_E25;

-- Node name is '|sinhron_reg:198|~170~90' 
-- Equation name is '_LC1_E6', type is buried 
-- synthesized logic cell 
_LC1_E6  = LCELL( _EQ726);
  _EQ726 =  _LC1_A39 &  _LC1_E33 &  _LC2_E33 &  _LC3_B2;

-- Node name is '|sinhron_reg:198|~170~91' 
-- Equation name is '_LC7_E25', type is buried 
-- synthesized logic cell 
_LC7_E25 = LCELL( _EQ727);
  _EQ727 =  _LC1_A39 &  _LC2_E33 &  _LC3_B2 &  _LC8_E5;

-- Node name is '|sinhron_reg:198|~170~92' 
-- Equation name is '_LC1_E19', type is buried 
-- synthesized logic cell 
_LC1_E19 = LCELL( _EQ728);
  _EQ728 =  _LC1_A39 &  _LC2_E33 &  _LC3_B2 &  _LC4_M4;

-- Node name is '|sinhron_reg:198|~170~93' 
-- Equation name is '_LC8_E20', type is buried 
-- synthesized logic cell 
_LC8_E20 = LCELL( _EQ729);
  _EQ729 =  _LC1_A39 &  _LC2_E33 &  _LC3_B2 &  _LC5_M9;

-- Node name is '|sinhron_reg:198|~170~94' 
-- Equation name is '_LC4_E1', type is buried 
-- synthesized logic cell 
_LC4_E1  = LCELL( _EQ730);
  _EQ730 =  _LC1_A39 &  _LC2_E33 &  _LC3_B2 &  _LC3_E33;

-- Node name is '|sinhron_reg:198|~170~95' 
-- Equation name is '_LC8_E14', type is buried 
-- synthesized logic cell 
_LC8_E14 = LCELL( _EQ731);
  _EQ731 =  _LC1_A39 &  _LC2_E33 &  _LC3_B2 &  _LC3_E16;

-- Node name is '|sinhron_reg:198|~170~96' 
-- Equation name is '_LC4_V10', type is buried 
-- synthesized logic cell 
_LC4_V10 = LCELL( _EQ732);
  _EQ732 =  _LC1_A39 &  _LC1_K7 &  _LC2_E33 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~170~97' 
-- Equation name is '_LC8_V22', type is buried 
-- synthesized logic cell 
_LC8_V22 = LCELL( _EQ733);
  _EQ733 =  _LC1_A39 &  _LC1_N23 &  _LC2_E33 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~170~98' 
-- Equation name is '_LC5_V8', type is buried 
-- synthesized logic cell 
_LC5_V8  = LCELL( _EQ734);
  _EQ734 =  _LC1_A39 &  _LC2_E33 &  _LC6_B2 &  _LC6_D3;

-- Node name is '|sinhron_reg:198|~170~99' 
-- Equation name is '_LC5_O26', type is buried 
-- synthesized logic cell 
_LC5_O26 = LCELL( _EQ735);
  _EQ735 =  _LC1_A39 &  _LC2_E33 &  _LC6_B2 &  _LC6_D21;

-- Node name is '|sinhron_reg:198|~170~100' 
-- Equation name is '_LC7_V8', type is buried 
-- synthesized logic cell 
_LC7_V8  = LCELL( _EQ736);
  _EQ736 =  _LC1_A39 &  _LC2_E33 &  _LC3_B2 &  _LC4_D16;

-- Node name is '|sinhron_reg:198|~170~101' 
-- Equation name is '_LC7_V20', type is buried 
-- synthesized logic cell 
_LC7_V20 = LCELL( _EQ737);
  _EQ737 =  _LC1_A39 &  _LC2_E33 &  _LC6_B2 &  _LC8_V20;

-- Node name is '|sinhron_reg:198|~170~102' 
-- Equation name is '_LC7_V6', type is buried 
-- synthesized logic cell 
_LC7_V6  = LCELL( _EQ738);
  _EQ738 =  _LC1_A39 &  _LC2_E33 &  _LC2_L20 &  _LC3_B2;

-- Node name is '|sinhron_reg:198|~170~103' 
-- Equation name is '_LC6_V1', type is buried 
-- synthesized logic cell 
_LC6_V1  = LCELL( _EQ739);
  _EQ739 =  _LC1_A39 &  _LC2_E33 &  _LC2_H2 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~170~104' 
-- Equation name is '_LC2_E37', type is buried 
-- synthesized logic cell 
_LC2_E37 = LCELL( _EQ740);
  _EQ740 =  _LC1_A39 &  _LC2_E9 &  _LC2_F8 &  _LC4_E11;

-- Node name is '|sinhron_reg:198|~170~105' 
-- Equation name is '_LC2_E39', type is buried 
-- synthesized logic cell 
_LC2_E39 = LCELL( _EQ741);
  _EQ741 =  _LC1_A39 &  _LC2_E9 &  _LC2_F8 &  _LC6_E25;

-- Node name is '|sinhron_reg:198|~170~106' 
-- Equation name is '_LC5_E48', type is buried 
-- synthesized logic cell 
_LC5_E48 = LCELL( _EQ742);
  _EQ742 =  _LC1_A39 &  _LC1_E33 &  _LC2_E9 &  _LC2_F8;

-- Node name is '|sinhron_reg:198|~170~107' 
-- Equation name is '_LC7_E48', type is buried 
-- synthesized logic cell 
_LC7_E48 = LCELL( _EQ743);
  _EQ743 =  _LC1_A39 &  _LC2_E9 &  _LC2_F8 &  _LC8_E5;

-- Node name is '|sinhron_reg:198|~170~108' 
-- Equation name is '_LC4_E41', type is buried 
-- synthesized logic cell 
_LC4_E41 = LCELL( _EQ744);
  _EQ744 =  _LC1_A39 &  _LC2_E9 &  _LC2_F8 &  _LC4_M4;

-- Node name is '|sinhron_reg:198|~170~109' 
-- Equation name is '_LC6_E41', type is buried 
-- synthesized logic cell 
_LC6_E41 = LCELL( _EQ745);
  _EQ745 =  _LC1_A39 &  _LC2_E9 &  _LC2_F8 &  _LC5_M9;

-- Node name is '|sinhron_reg:198|~170~110' 
-- Equation name is '_LC5_E1', type is buried 
-- synthesized logic cell 
_LC5_E1  = LCELL( _EQ746);
  _EQ746 =  _LC1_A39 &  _LC2_E9 &  _LC2_F8 &  _LC3_E33;

-- Node name is '|sinhron_reg:198|~170~111' 
-- Equation name is '_LC2_E40', type is buried 
-- synthesized logic cell 
_LC2_E40 = LCELL( _EQ747);
  _EQ747 =  _LC1_A39 &  _LC2_E9 &  _LC2_F8 &  _LC3_E16;

-- Node name is '|sinhron_reg:198|~170~112' 
-- Equation name is '_LC2_D14', type is buried 
-- synthesized logic cell 
_LC2_D14 = LCELL( _EQ748);
  _EQ748 =  _LC1_A39 &  _LC1_N23 &  _LC2_F8 &  _LC3_B13;

-- Node name is '|sinhron_reg:198|~170~113' 
-- Equation name is '_LC5_D14', type is buried 
-- synthesized logic cell 
_LC5_D14 = LCELL( _EQ749);
  _EQ749 =  _LC1_A39 &  _LC1_K7 &  _LC2_F8 &  _LC3_B13;

-- Node name is '|sinhron_reg:198|~170~114' 
-- Equation name is '_LC5_D21', type is buried 
-- synthesized logic cell 
_LC5_D21 = LCELL( _EQ750);
  _EQ750 =  _LC1_A39 &  _LC2_F8 &  _LC3_B13 &  _LC6_D3;

-- Node name is '|sinhron_reg:198|~170~115' 
-- Equation name is '_LC7_D21', type is buried 
-- synthesized logic cell 
_LC7_D21 = LCELL( _EQ751);
  _EQ751 =  _LC1_A39 &  _LC2_F8 &  _LC3_B13 &  _LC6_D21;

-- Node name is '|sinhron_reg:198|~170~116' 
-- Equation name is '_LC1_D11', type is buried 
-- synthesized logic cell 
_LC1_D11 = LCELL( _EQ752);
  _EQ752 =  _LC1_A39 &  _LC2_F8 &  _LC2_H2 &  _LC3_B13;

-- Node name is '|sinhron_reg:198|~170~117' 
-- Equation name is '_LC8_D21', type is buried 
-- synthesized logic cell 
_LC8_D21 = LCELL( _EQ753);
  _EQ753 =  _LC1_A39 &  _LC2_F8 &  _LC3_B13 &  _LC8_V20;

-- Node name is '|sinhron_reg:198|~170~118' 
-- Equation name is '_LC4_V25', type is buried 
-- synthesized logic cell 
_LC4_V25 = LCELL( _EQ754);
  _EQ754 =  _LC1_A39 &  _LC2_E9 &  _LC2_F8 &  _LC2_L20;

-- Node name is '|sinhron_reg:198|~170~119' 
-- Equation name is '_LC7_V25', type is buried 
-- synthesized logic cell 
_LC7_V25 = LCELL( _EQ755);
  _EQ755 =  _LC1_A39 &  _LC2_E9 &  _LC2_F8 &  _LC4_D16;

-- Node name is '|sinhron_reg:198|~170~120' 
-- Equation name is '_LC3_E37', type is buried 
-- synthesized logic cell 
_LC3_E37 = LCELL( _EQ756);
  _EQ756 =  _LC1_A39 &  _LC2_F8 &  _LC3_B13 &  _LC4_E11;

-- Node name is '|sinhron_reg:198|~170~121' 
-- Equation name is '_LC8_E39', type is buried 
-- synthesized logic cell 
_LC8_E39 = LCELL( _EQ757);
  _EQ757 =  _LC1_A39 &  _LC2_F8 &  _LC3_B13 &  _LC6_E25;

-- Node name is '|sinhron_reg:198|~170~122' 
-- Equation name is '_LC3_E6', type is buried 
-- synthesized logic cell 
_LC3_E6  = LCELL( _EQ758);
  _EQ758 =  _LC1_A39 &  _LC1_E33 &  _LC2_F8 &  _LC3_B13;

-- Node name is '|sinhron_reg:198|~170~123' 
-- Equation name is '_LC6_E6', type is buried 
-- synthesized logic cell 
_LC6_E6  = LCELL( _EQ759);
  _EQ759 =  _LC1_A39 &  _LC2_F8 &  _LC3_B13 &  _LC8_E5;

-- Node name is '|sinhron_reg:198|~170~124' 
-- Equation name is '_LC3_E7', type is buried 
-- synthesized logic cell 
_LC3_E7  = LCELL( _EQ760);
  _EQ760 =  _LC1_A39 &  _LC2_F8 &  _LC3_B13 &  _LC4_M4;

-- Node name is '|sinhron_reg:198|~170~125' 
-- Equation name is '_LC7_E7', type is buried 
-- synthesized logic cell 
_LC7_E7  = LCELL( _EQ761);
  _EQ761 =  _LC1_A39 &  _LC2_F8 &  _LC3_B13 &  _LC5_M9;

-- Node name is '|sinhron_reg:198|~170~126' 
-- Equation name is '_LC7_E1', type is buried 
-- synthesized logic cell 
_LC7_E1  = LCELL( _EQ762);
  _EQ762 =  _LC1_A39 &  _LC2_F8 &  _LC3_B13 &  _LC3_E33;

-- Node name is '|sinhron_reg:198|~170~127' 
-- Equation name is '_LC4_E23', type is buried 
-- synthesized logic cell 
_LC4_E23 = LCELL( _EQ763);
  _EQ763 =  _LC1_A39 &  _LC2_F8 &  _LC3_B13 &  _LC3_E16;

-- Node name is '|sinhron_reg:198|~170~128' 
-- Equation name is '_LC6_D25', type is buried 
-- synthesized logic cell 
_LC6_D25 = LCELL( _EQ764);
  _EQ764 =  _LC1_A39 &  _LC1_K7 &  _LC2_E9 &  _LC2_F8;

-- Node name is '|sinhron_reg:198|~170~129' 
-- Equation name is '_LC3_D7', type is buried 
-- synthesized logic cell 
_LC3_D7  = LCELL( _EQ765);
  _EQ765 =  _LC1_A39 &  _LC1_N23 &  _LC2_E9 &  _LC2_F8;

-- Node name is '|sinhron_reg:198|~170~130' 
-- Equation name is '_LC5_O7', type is buried 
-- synthesized logic cell 
_LC5_O7  = LCELL( _EQ766);
  _EQ766 =  _LC1_A39 &  _LC2_E9 &  _LC2_F8 &  _LC6_D3;

-- Node name is '|sinhron_reg:198|~170~131' 
-- Equation name is '_LC1_D21', type is buried 
-- synthesized logic cell 
_LC1_D21 = LCELL( _EQ767);
  _EQ767 =  _LC1_A39 &  _LC2_E9 &  _LC2_F8 &  _LC6_D21;

-- Node name is '|sinhron_reg:198|~170~132' 
-- Equation name is '_LC8_D16', type is buried 
-- synthesized logic cell 
_LC8_D16 = LCELL( _EQ768);
  _EQ768 =  _LC1_A39 &  _LC2_F8 &  _LC3_B13 &  _LC4_D16;

-- Node name is '|sinhron_reg:198|~170~133' 
-- Equation name is '_LC1_D6', type is buried 
-- synthesized logic cell 
_LC1_D6  = LCELL( _EQ769);
  _EQ769 =  _LC1_A39 &  _LC2_E9 &  _LC2_F8 &  _LC8_V20;

-- Node name is '|sinhron_reg:198|~170~134' 
-- Equation name is '_LC4_D5', type is buried 
-- synthesized logic cell 
_LC4_D5  = LCELL( _EQ770);
  _EQ770 =  _LC1_A39 &  _LC2_F8 &  _LC2_L20 &  _LC3_B13;

-- Node name is '|sinhron_reg:198|~170~135' 
-- Equation name is '_LC6_D5', type is buried 
-- synthesized logic cell 
_LC6_D5  = LCELL( _EQ771);
  _EQ771 =  _LC1_A39 &  _LC2_E9 &  _LC2_F8 &  _LC2_H2;

-- Node name is '|sinhron_reg:198|~170~136' 
-- Equation name is '_LC5_E9', type is buried 
-- synthesized logic cell 
_LC5_E9  = LCELL( _EQ772);
  _EQ772 =  _LC1_A39 &  _LC3_E9;

-- Node name is '|sinhron_reg:198|~170~137' 
-- Equation name is '_LC6_M8', type is buried 
-- synthesized logic cell 
_LC6_M8  = LCELL( _EQ773);
  _EQ773 =  _LC1_A39 &  _LC1_N23 &  _LC2_B13;

-- Node name is '|sinhron_reg:198|~170~138' 
-- Equation name is '_LC6_D4', type is buried 
-- synthesized logic cell 
_LC6_D4  = LCELL( _EQ774);
  _EQ774 =  _LC1_A39 &  _LC1_K7 &  _LC2_B13;

-- Node name is '|sinhron_reg:198|~170~139' 
-- Equation name is '_LC2_H14', type is buried 
-- synthesized logic cell 
_LC2_H14 = LCELL( _EQ775);
  _EQ775 =  _LC1_A39 &  _LC2_B13 &  _LC6_D3;

-- Node name is '|sinhron_reg:198|~170~140' 
-- Equation name is '_LC2_M22', type is buried 
-- synthesized logic cell 
_LC2_M22 = LCELL( _EQ776);
  _EQ776 =  _LC1_A39 &  _LC2_B13 &  _LC6_D21;

-- Node name is '|sinhron_reg:198|~170~141' 
-- Equation name is '_LC6_D17', type is buried 
-- synthesized logic cell 
_LC6_D17 = LCELL( _EQ777);
  _EQ777 =  _LC1_A39 &  _LC2_B13 &  _LC8_V20;

-- Node name is '|sinhron_reg:198|~170~142' 
-- Equation name is '_LC7_D17', type is buried 
-- synthesized logic cell 
_LC7_D17 = LCELL( _EQ778);
  _EQ778 =  _LC1_A39 &  _LC2_B13 &  _LC2_H2;

-- Node name is '|sinhron_reg:198|~170~143' 
-- Equation name is '_LC7_E9', type is buried 
-- synthesized logic cell 
_LC7_E9  = LCELL( _EQ779);
  _EQ779 =  _LC1_A39 &  _LC2_B13 &  _LC4_E11;

-- Node name is '|sinhron_reg:198|~170~144' 
-- Equation name is '_LC3_E2', type is buried 
-- synthesized logic cell 
_LC3_E2  = LCELL( _EQ780);
  _EQ780 =  _LC1_A39 &  _LC2_B13 &  _LC6_E25;

-- Node name is '|sinhron_reg:198|~170~145' 
-- Equation name is '_LC5_E2', type is buried 
-- synthesized logic cell 
_LC5_E2  = LCELL( _EQ781);
  _EQ781 =  _LC1_A39 &  _LC1_E33 &  _LC2_B13;

-- Node name is '|sinhron_reg:198|~170~146' 
-- Equation name is '_LC6_E47', type is buried 
-- synthesized logic cell 
_LC6_E47 = LCELL( _EQ782);
  _EQ782 =  _LC1_A39 &  _LC2_B13 &  _LC8_E5;

-- Node name is '|sinhron_reg:198|~170~147' 
-- Equation name is '_LC3_E4', type is buried 
-- synthesized logic cell 
_LC3_E4  = LCELL( _EQ783);
  _EQ783 =  _LC1_A39 &  _LC2_B13 &  _LC4_M4;

-- Node name is '|sinhron_reg:198|~170~148' 
-- Equation name is '_LC6_E4', type is buried 
-- synthesized logic cell 
_LC6_E4  = LCELL( _EQ784);
  _EQ784 =  _LC1_A39 &  _LC2_B13 &  _LC5_M9;

-- Node name is '|sinhron_reg:198|~170~149' 
-- Equation name is '_LC2_E21', type is buried 
-- synthesized logic cell 
_LC2_E21 = LCELL( _EQ785);
  _EQ785 =  _LC1_A39 &  _LC2_B13 &  _LC3_E33;

-- Node name is '|sinhron_reg:198|~170~150' 
-- Equation name is '_LC5_E21', type is buried 
-- synthesized logic cell 
_LC5_E21 = LCELL( _EQ786);
  _EQ786 =  _LC1_A39 &  _LC2_B13 &  _LC3_E16;

-- Node name is '|sinhron_reg:198|~170~151' 
-- Equation name is '_LC4_H1', type is buried 
-- synthesized logic cell 
_LC4_H1  = LCELL( _EQ787);
  _EQ787 =  _LC1_A39 &  _LC2_B13 &  _LC4_D16;

-- Node name is '|sinhron_reg:198|~170~152' 
-- Equation name is '_LC4_H4', type is buried 
-- synthesized logic cell 
_LC4_H4  = LCELL( _EQ788);
  _EQ788 =  _LC1_A39 &  _LC2_B13 &  _LC2_L20;

-- Node name is '|sinhron_reg:198|~170~153' 
-- Equation name is '_LC8_E9', type is buried 
-- synthesized logic cell 
_LC8_E9  = LCELL( _EQ789);
  _EQ789 =  _LC1_A39 &  _LC1_E9;

-- Node name is '|sinhron_reg:198|~170~154' 
-- Equation name is '_LC4_M12', type is buried 
-- synthesized logic cell 
_LC4_M12 = LCELL( _EQ790);
  _EQ790 =  _LC1_A39 &  _LC1_N23 &  _LC4_B13;

-- Node name is '|sinhron_reg:198|~170~155' 
-- Equation name is '_LC4_Q26', type is buried 
-- synthesized logic cell 
_LC4_Q26 = LCELL( _EQ791);
  _EQ791 =  _LC1_A39 &  _LC1_K7 &  _LC4_B13;

-- Node name is '|sinhron_reg:198|~170~156' 
-- Equation name is '_LC8_D3', type is buried 
-- synthesized logic cell 
_LC8_D3  = LCELL( _EQ792);
  _EQ792 =  _LC1_A39 &  _LC4_B13 &  _LC6_D3;

-- Node name is '|sinhron_reg:198|~170~157' 
-- Equation name is '_LC4_V16', type is buried 
-- synthesized logic cell 
_LC4_V16 = LCELL( _EQ793);
  _EQ793 =  _LC1_A39 &  _LC4_B13 &  _LC6_D21;

-- Node name is '|sinhron_reg:198|~170~158' 
-- Equation name is '_LC6_D23', type is buried 
-- synthesized logic cell 
_LC6_D23 = LCELL( _EQ794);
  _EQ794 =  _LC1_A39 &  _LC4_B13 &  _LC8_V20;

-- Node name is '|sinhron_reg:198|~170~159' 
-- Equation name is '_LC8_D8', type is buried 
-- synthesized logic cell 
_LC8_D8  = LCELL( _EQ795);
  _EQ795 =  _LC1_A39 &  _LC2_H2 &  _LC4_B13;

-- Node name is '|sinhron_reg:198|~170~160' 
-- Equation name is '_LC5_M20', type is buried 
-- synthesized logic cell 
_LC5_M20 = LCELL( _EQ796);
  _EQ796 =  _LC1_A39 &  _LC4_B13 &  _LC4_E11;

-- Node name is '|sinhron_reg:198|~170~161' 
-- Equation name is '_LC7_M20', type is buried 
-- synthesized logic cell 
_LC7_M20 = LCELL( _EQ797);
  _EQ797 =  _LC1_A39 &  _LC4_B13 &  _LC6_E25;

-- Node name is '|sinhron_reg:198|~170~162' 
-- Equation name is '_LC5_M10', type is buried 
-- synthesized logic cell 
_LC5_M10 = LCELL( _EQ798);
  _EQ798 =  _LC1_A39 &  _LC1_E33 &  _LC4_B13;

-- Node name is '|sinhron_reg:198|~170~163' 
-- Equation name is '_LC7_M10', type is buried 
-- synthesized logic cell 
_LC7_M10 = LCELL( _EQ799);
  _EQ799 =  _LC1_A39 &  _LC4_B13 &  _LC8_E5;

-- Node name is '|sinhron_reg:198|~170~164' 
-- Equation name is '_LC5_M16', type is buried 
-- synthesized logic cell 
_LC5_M16 = LCELL( _EQ800);
  _EQ800 =  _LC1_A39 &  _LC4_B13 &  _LC4_M4;

-- Node name is '|sinhron_reg:198|~170~165' 
-- Equation name is '_LC7_M16', type is buried 
-- synthesized logic cell 
_LC7_M16 = LCELL( _EQ801);
  _EQ801 =  _LC1_A39 &  _LC4_B13 &  _LC5_M9;

-- Node name is '|sinhron_reg:198|~170~166' 
-- Equation name is '_LC5_M1', type is buried 
-- synthesized logic cell 
_LC5_M1  = LCELL( _EQ802);
  _EQ802 =  _LC1_A39 &  _LC3_E33 &  _LC4_B13;

-- Node name is '|sinhron_reg:198|~170~167' 
-- Equation name is '_LC6_M1', type is buried 
-- synthesized logic cell 
_LC6_M1  = LCELL( _EQ803);
  _EQ803 =  _LC1_A39 &  _LC3_E16 &  _LC4_B13;

-- Node name is '|sinhron_reg:198|~170~168' 
-- Equation name is '_LC4_Q17', type is buried 
-- synthesized logic cell 
_LC4_Q17 = LCELL( _EQ804);
  _EQ804 =  _LC1_A39 &  _LC4_B13 &  _LC4_D16;

-- Node name is '|sinhron_reg:198|~170~169' 
-- Equation name is '_LC3_Q22', type is buried 
-- synthesized logic cell 
_LC3_Q22 = LCELL( _EQ805);
  _EQ805 =  _LC1_A39 &  _LC2_L20 &  _LC4_B13;

-- Node name is '|sinhron_reg:198|~170~170' 
-- Equation name is '_LC5_E37', type is buried 
-- synthesized logic cell 
_LC5_E37 = LCELL( _EQ806);
  _EQ806 =  _LC1_A39 &  _LC2_E9 & !_LC2_F8 &  _LC4_E11;

-- Node name is '|sinhron_reg:198|~170~171' 
-- Equation name is '_LC5_E39', type is buried 
-- synthesized logic cell 
_LC5_E39 = LCELL( _EQ807);
  _EQ807 =  _LC1_A39 &  _LC2_E9 & !_LC2_F8 &  _LC6_E25;

-- Node name is '|sinhron_reg:198|~170~172' 
-- Equation name is '_LC5_E45', type is buried 
-- synthesized logic cell 
_LC5_E45 = LCELL( _EQ808);
  _EQ808 =  _LC1_A39 &  _LC1_E33 &  _LC2_E9 & !_LC2_F8;

-- Node name is '|sinhron_reg:198|~170~173' 
-- Equation name is '_LC7_E45', type is buried 
-- synthesized logic cell 
_LC7_E45 = LCELL( _EQ809);
  _EQ809 =  _LC1_A39 &  _LC2_E9 & !_LC2_F8 &  _LC8_E5;

-- Node name is '|sinhron_reg:198|~170~174' 
-- Equation name is '_LC4_E42', type is buried 
-- synthesized logic cell 
_LC4_E42 = LCELL( _EQ810);
  _EQ810 =  _LC1_A39 &  _LC2_E9 & !_LC2_F8 &  _LC4_M4;

-- Node name is '|sinhron_reg:198|~170~175' 
-- Equation name is '_LC6_E42', type is buried 
-- synthesized logic cell 
_LC6_E42 = LCELL( _EQ811);
  _EQ811 =  _LC1_A39 &  _LC2_E9 & !_LC2_F8 &  _LC5_M9;

-- Node name is '|sinhron_reg:198|~170~176' 
-- Equation name is '_LC5_E31', type is buried 
-- synthesized logic cell 
_LC5_E31 = LCELL( _EQ812);
  _EQ812 =  _LC1_A39 &  _LC2_E9 & !_LC2_F8 &  _LC3_E33;

-- Node name is '|sinhron_reg:198|~170~177' 
-- Equation name is '_LC4_E40', type is buried 
-- synthesized logic cell 
_LC4_E40 = LCELL( _EQ813);
  _EQ813 =  _LC1_A39 &  _LC2_E9 & !_LC2_F8 &  _LC3_E16;

-- Node name is '|sinhron_reg:198|~170~178' 
-- Equation name is '_LC7_D14', type is buried 
-- synthesized logic cell 
_LC7_D14 = LCELL( _EQ814);
  _EQ814 =  _LC1_A39 &  _LC1_N23 & !_LC2_F8 &  _LC3_B13;

-- Node name is '|sinhron_reg:198|~170~179' 
-- Equation name is '_LC7_D25', type is buried 
-- synthesized logic cell 
_LC7_D25 = LCELL( _EQ815);
  _EQ815 =  _LC1_A39 &  _LC1_K7 & !_LC2_F8 &  _LC3_B13;

-- Node name is '|sinhron_reg:198|~170~180' 
-- Equation name is '_LC3_D24', type is buried 
-- synthesized logic cell 
_LC3_D24 = LCELL( _EQ816);
  _EQ816 =  _LC1_A39 & !_LC2_F8 &  _LC3_B13 &  _LC6_D3;

-- Node name is '|sinhron_reg:198|~170~181' 
-- Equation name is '_LC7_D24', type is buried 
-- synthesized logic cell 
_LC7_D24 = LCELL( _EQ817);
  _EQ817 =  _LC1_A39 & !_LC2_F8 &  _LC3_B13 &  _LC6_D21;

-- Node name is '|sinhron_reg:198|~170~182' 
-- Equation name is '_LC6_D11', type is buried 
-- synthesized logic cell 
_LC6_D11 = LCELL( _EQ818);
  _EQ818 =  _LC1_A39 & !_LC2_F8 &  _LC2_H2 &  _LC3_B13;

-- Node name is '|sinhron_reg:198|~170~183' 
-- Equation name is '_LC1_D13', type is buried 
-- synthesized logic cell 
_LC1_D13 = LCELL( _EQ819);
  _EQ819 =  _LC1_A39 & !_LC2_F8 &  _LC3_B13 &  _LC8_V20;

-- Node name is '|sinhron_reg:198|~170~184' 
-- Equation name is '_LC5_D1', type is buried 
-- synthesized logic cell 
_LC5_D1  = LCELL( _EQ820);
  _EQ820 =  _LC1_A39 &  _LC2_E9 & !_LC2_F8 &  _LC2_L20;

-- Node name is '|sinhron_reg:198|~170~185' 
-- Equation name is '_LC7_D1', type is buried 
-- synthesized logic cell 
_LC7_D1  = LCELL( _EQ821);
  _EQ821 =  _LC1_A39 &  _LC2_E9 & !_LC2_F8 &  _LC4_D16;

-- Node name is '|sinhron_reg:198|~170~186' 
-- Equation name is '_LC4_E37', type is buried 
-- synthesized logic cell 
_LC4_E37 = LCELL( _EQ822);
  _EQ822 =  _LC1_A39 & !_LC2_F8 &  _LC3_B13 &  _LC4_E11;

-- Node name is '|sinhron_reg:198|~170~187' 
-- Equation name is '_LC4_E39', type is buried 
-- synthesized logic cell 
_LC4_E39 = LCELL( _EQ823);
  _EQ823 =  _LC1_A39 & !_LC2_F8 &  _LC3_B13 &  _LC6_E25;

-- Node name is '|sinhron_reg:198|~170~188' 
-- Equation name is '_LC4_E26', type is buried 
-- synthesized logic cell 
_LC4_E26 = LCELL( _EQ824);
  _EQ824 =  _LC1_A39 &  _LC1_E33 & !_LC2_F8 &  _LC3_B13;

-- Node name is '|sinhron_reg:198|~170~189' 
-- Equation name is '_LC7_E26', type is buried 
-- synthesized logic cell 
_LC7_E26 = LCELL( _EQ825);
  _EQ825 =  _LC1_A39 & !_LC2_F8 &  _LC3_B13 &  _LC8_E5;

-- Node name is '|sinhron_reg:198|~170~190' 
-- Equation name is '_LC3_E19', type is buried 
-- synthesized logic cell 
_LC3_E19 = LCELL( _EQ826);
  _EQ826 =  _LC1_A39 & !_LC2_F8 &  _LC3_B13 &  _LC4_M4;

-- Node name is '|sinhron_reg:198|~170~191' 
-- Equation name is '_LC6_E19', type is buried 
-- synthesized logic cell 
_LC6_E19 = LCELL( _EQ827);
  _EQ827 =  _LC1_A39 & !_LC2_F8 &  _LC3_B13 &  _LC5_M9;

-- Node name is '|sinhron_reg:198|~170~192' 
-- Equation name is '_LC3_E13', type is buried 
-- synthesized logic cell 
_LC3_E13 = LCELL( _EQ828);
  _EQ828 =  _LC1_A39 & !_LC2_F8 &  _LC3_B13 &  _LC3_E33;

-- Node name is '|sinhron_reg:198|~170~193' 
-- Equation name is '_LC6_E23', type is buried 
-- synthesized logic cell 
_LC6_E23 = LCELL( _EQ829);
  _EQ829 =  _LC1_A39 & !_LC2_F8 &  _LC3_B13 &  _LC3_E16;

-- Node name is '|sinhron_reg:198|~170~194' 
-- Equation name is '_LC8_D18', type is buried 
-- synthesized logic cell 
_LC8_D18 = LCELL( _EQ830);
  _EQ830 =  _LC1_A39 &  _LC1_K7 &  _LC2_E9 & !_LC2_F8;

-- Node name is '|sinhron_reg:198|~170~195' 
-- Equation name is '_LC5_D7', type is buried 
-- synthesized logic cell 
_LC5_D7  = LCELL( _EQ831);
  _EQ831 =  _LC1_A39 &  _LC1_N23 &  _LC2_E9 & !_LC2_F8;

-- Node name is '|sinhron_reg:198|~170~196' 
-- Equation name is '_LC6_O1', type is buried 
-- synthesized logic cell 
_LC6_O1  = LCELL( _EQ832);
  _EQ832 =  _LC1_A39 &  _LC2_E9 & !_LC2_F8 &  _LC6_D3;

-- Node name is '|sinhron_reg:198|~170~197' 
-- Equation name is '_LC1_O7', type is buried 
-- synthesized logic cell 
_LC1_O7  = LCELL( _EQ833);
  _EQ833 =  _LC1_A39 &  _LC2_E9 & !_LC2_F8 &  _LC6_D21;

-- Node name is '|sinhron_reg:198|~170~198' 
-- Equation name is '_LC4_V20', type is buried 
-- synthesized logic cell 
_LC4_V20 = LCELL( _EQ834);
  _EQ834 =  _LC1_A39 & !_LC2_F8 &  _LC3_B13 &  _LC4_D16;

-- Node name is '|sinhron_reg:198|~170~199' 
-- Equation name is '_LC6_D6', type is buried 
-- synthesized logic cell 
_LC6_D6  = LCELL( _EQ835);
  _EQ835 =  _LC1_A39 &  _LC2_E9 & !_LC2_F8 &  _LC8_V20;

-- Node name is '|sinhron_reg:198|~170~200' 
-- Equation name is '_LC1_D20', type is buried 
-- synthesized logic cell 
_LC1_D20 = LCELL( _EQ836);
  _EQ836 =  _LC1_A39 & !_LC2_F8 &  _LC2_L20 &  _LC3_B13;

-- Node name is '|sinhron_reg:198|~170~201' 
-- Equation name is '_LC5_D20', type is buried 
-- synthesized logic cell 
_LC5_D20 = LCELL( _EQ837);
  _EQ837 =  _LC1_A39 &  _LC2_E9 & !_LC2_F8 &  _LC2_H2;

-- Node name is '|sinhron_reg:198|:170' 
-- Equation name is '_LC1_A39', type is buried 
!_LC1_A39 = _LC1_A39~NOT;
_LC1_A39~NOT = LCELL( _EQ838);
  _EQ838 = !_LC4_A39
         # !_LC2_A39
         #  _LC3_A39;

-- Node name is '|sinhron_reg:198|:174' 
-- Equation name is '_LC4_B13', type is buried 
_LC4_B13 = LCELL( _EQ839);
  _EQ839 =  _LC2_B2 & !_LC2_E33 & !_LC2_F8;

-- Node name is '|sinhron_reg:198|:215' 
-- Equation name is '_LC1_E9', type is buried 
!_LC1_E9 = _LC1_E9~NOT;
_LC1_E9~NOT = LCELL( _EQ840);
  _EQ840 =  _LC2_E33
         #  _LC2_F8
         # !_LC4_B2;

-- Node name is '|sinhron_reg:198|:256' 
-- Equation name is '_LC1_M12', type is buried 
!_LC1_M12 = _LC1_M12~NOT;
_LC1_M12~NOT = LCELL( _EQ841);
  _EQ841 = !_LC1_E9 & !_LC4_B13;

-- Node name is '|sinhron_reg:198|~434~1' 
-- Equation name is '_LC1_M20', type is buried 
-- synthesized logic cell 
_LC1_M20 = LCELL( _EQ842);
  _EQ842 = !_LC1_M12
         #  _LC1_E9
         # !_LC1_A39;

-- Node name is '|sinhron_reg:198|~435~1' 
-- Equation name is '_LC3_Q17', type is buried 
-- synthesized logic cell 
_LC3_Q17 = LCELL( _EQ843);
  _EQ843 = !_LC1_M12 &  _LC2_Q17
         #  _LC2_Q17 &  _LC4_B13
         # !_LC1_A39 &  _LC2_Q17;

-- Node name is '|sinhron_reg:198|~436~1' 
-- Equation name is '_LC2_Q22', type is buried 
-- synthesized logic cell 
_LC2_Q22 = LCELL( _EQ844);
  _EQ844 = !_LC1_M12 &  _LC8_Q22
         #  _LC4_B13 &  _LC8_Q22
         # !_LC1_A39 &  _LC8_Q22;

-- Node name is '|sinhron_reg:198|~437~1' 
-- Equation name is '_LC4_M20', type is buried 
-- synthesized logic cell 
_LC4_M20 = LCELL( _EQ845);
  _EQ845 = !_LC1_M12 &  _LC3_M20
         #  _LC3_M20 &  _LC4_B13
         # !_LC1_A39 &  _LC3_M20;

-- Node name is '|sinhron_reg:198|~438~1' 
-- Equation name is '_LC3_M12', type is buried 
-- synthesized logic cell 
_LC3_M12 = LCELL( _EQ846);
  _EQ846 = !_LC1_M12 &  _LC5_M12
         #  _LC4_B13 &  _LC5_M12
         # !_LC1_A39 &  _LC5_M12;

-- Node name is '|sinhron_reg:198|~439~1' 
-- Equation name is '_LC3_M4', type is buried 
-- synthesized logic cell 
_LC3_M4  = LCELL( _EQ847);
  _EQ847 = !_LC1_M12 &  _LC2_M4
         #  _LC2_M4 &  _LC4_B13
         # !_LC1_A39 &  _LC2_M4;

-- Node name is '|sinhron_reg:198|~440~1' 
-- Equation name is '_LC3_M10', type is buried 
-- synthesized logic cell 
_LC3_M10 = LCELL( _EQ848);
  _EQ848 = !_LC1_M12 &  _LC4_M10
         #  _LC4_B13 &  _LC4_M10
         # !_LC1_A39 &  _LC4_M10;

-- Node name is '|sinhron_reg:198|~441~1' 
-- Equation name is '_LC7_M4', type is buried 
-- synthesized logic cell 
_LC7_M4  = LCELL( _EQ849);
  _EQ849 = !_LC1_M12 &  _LC8_M4
         #  _LC4_B13 &  _LC8_M4
         # !_LC1_A39 &  _LC8_M4;

-- Node name is '|sinhron_reg:198|~442~1' 
-- Equation name is '_LC5_M4', type is buried 
-- synthesized logic cell 
_LC5_M4  = LCELL( _EQ850);
  _EQ850 = !_LC1_M12 &  _LC6_M4
         #  _LC4_B13 &  _LC6_M4
         # !_LC1_A39 &  _LC6_M4;

-- Node name is '|sinhron_reg:198|~443~1' 
-- Equation name is '_LC7_E3', type is buried 
-- synthesized logic cell 
_LC7_E3  = LCELL( _EQ851);
  _EQ851 = !_LC1_M12 &  _LC3_E3
         #  _LC3_E3 &  _LC4_B13
         # !_LC1_A39 &  _LC3_E3;

-- Node name is '|sinhron_reg:198|~444~1' 
-- Equation name is '_LC5_E3', type is buried 
-- synthesized logic cell 
_LC5_E3  = LCELL( _EQ852);
  _EQ852 = !_LC1_M12 &  _LC6_E3
         #  _LC4_B13 &  _LC6_E3
         # !_LC1_A39 &  _LC6_E3;

-- Node name is '|sinhron_reg:198|~445~1' 
-- Equation name is '_LC7_Q8', type is buried 
-- synthesized logic cell 
_LC7_Q8  = LCELL( _EQ853);
  _EQ853 = !_LC1_M12 &  _LC1_Q8
         #  _LC1_Q8 &  _LC4_B13
         # !_LC1_A39 &  _LC1_Q8;

-- Node name is '|sinhron_reg:198|~446~1' 
-- Equation name is '_LC8_Q8', type is buried 
-- synthesized logic cell 
_LC8_Q8  = LCELL( _EQ854);
  _EQ854 = !_LC1_M12 &  _LC2_Q8
         #  _LC2_Q8 &  _LC4_B13
         # !_LC1_A39 &  _LC2_Q8;

-- Node name is '|sinhron_reg:198|~447~1' 
-- Equation name is '_LC5_Q8', type is buried 
-- synthesized logic cell 
_LC5_Q8  = LCELL( _EQ855);
  _EQ855 = !_LC1_M12 &  _LC6_Q8
         #  _LC4_B13 &  _LC6_Q8
         # !_LC1_A39 &  _LC6_Q8;

-- Node name is '|sinhron_reg:198|~448~1' 
-- Equation name is '_LC4_Q8', type is buried 
-- synthesized logic cell 
_LC4_Q8  = LCELL( _EQ856);
  _EQ856 = !_LC1_M12 &  _LC3_Q8
         #  _LC3_Q8 &  _LC4_B13
         # !_LC1_A39 &  _LC3_Q8;

-- Node name is '|sinhron_reg:198|~449~1' 
-- Equation name is '_LC6_Q17', type is buried 
-- synthesized logic cell 
_LC6_Q17 = LCELL( _EQ857);
  _EQ857 = !_LC1_M12 &  _LC8_Q17
         #  _LC4_B13 &  _LC8_Q17
         # !_LC1_A39 &  _LC8_Q17;

-- Node name is '|sinhron_reg:198|~450~1' 
-- Equation name is '_LC3_V17', type is buried 
-- synthesized logic cell 
_LC3_V17 = LCELL( _EQ858);
  _EQ858 = !_LC1_M12 &  _LC4_V17
         #  _LC4_B13 &  _LC4_V17
         # !_LC1_A39 &  _LC4_V17;

-- Node name is '|sinhron_reg:198|:581' 
-- Equation name is '_LC2_B13', type is buried 
_LC2_B13 = LCELL( _EQ859);
  _EQ859 =  _LC2_B2 & !_LC2_E33 &  _LC2_F8;

-- Node name is '|sinhron_reg:198|:622' 
-- Equation name is '_LC3_E9', type is buried 
!_LC3_E9 = _LC3_E9~NOT;
_LC3_E9~NOT = LCELL( _EQ860);
  _EQ860 =  _LC2_E33
         # !_LC2_F8
         # !_LC4_B2;

-- Node name is '|sinhron_reg:198|:663' 
-- Equation name is '_LC4_E9', type is buried 
!_LC4_E9 = _LC4_E9~NOT;
_LC4_E9~NOT = LCELL( _EQ861);
  _EQ861 = !_LC2_B13 & !_LC3_E9;

-- Node name is '|sinhron_reg:198|~841~1' 
-- Equation name is '_LC6_E9', type is buried 
-- synthesized logic cell 
_LC6_E9  = LCELL( _EQ862);
  _EQ862 = !_LC4_E9
         #  _LC3_E9
         # !_LC1_A39;

-- Node name is '|sinhron_reg:198|~842~1' 
-- Equation name is '_LC3_H1', type is buried 
-- synthesized logic cell 
_LC3_H1  = LCELL( _EQ863);
  _EQ863 =  _LC1_H1 & !_LC4_E9
         #  _LC1_H1 &  _LC2_B13
         # !_LC1_A39 &  _LC1_H1;

-- Node name is '|sinhron_reg:198|~843~1' 
-- Equation name is '_LC3_H4', type is buried 
-- synthesized logic cell 
_LC3_H4  = LCELL( _EQ864);
  _EQ864 =  _LC2_H4 & !_LC4_E9
         #  _LC2_B13 &  _LC2_H4
         # !_LC1_A39 &  _LC2_H4;

-- Node name is '|sinhron_reg:198|~844~1' 
-- Equation name is '_LC1_M8', type is buried 
-- synthesized logic cell 
_LC1_M8  = LCELL( _EQ865);
  _EQ865 = !_LC4_E9 &  _LC8_M8
         #  _LC2_B13 &  _LC8_M8
         # !_LC1_A39 &  _LC8_M8;

-- Node name is '|sinhron_reg:198|~845~1' 
-- Equation name is '_LC3_M7', type is buried 
-- synthesized logic cell 
_LC3_M7  = LCELL( _EQ866);
  _EQ866 = !_LC4_E9 &  _LC4_M7
         #  _LC2_B13 &  _LC4_M7
         # !_LC1_A39 &  _LC4_M7;

-- Node name is '|sinhron_reg:198|~846~1' 
-- Equation name is '_LC1_M9', type is buried 
-- synthesized logic cell 
_LC1_M9  = LCELL( _EQ867);
  _EQ867 = !_LC4_E9 &  _LC8_M9
         #  _LC2_B13 &  _LC8_M9
         # !_LC1_A39 &  _LC8_M9;

-- Node name is '|sinhron_reg:198|~847~1' 
-- Equation name is '_LC4_M8', type is buried 
-- synthesized logic cell 
_LC4_M8  = LCELL( _EQ868);
  _EQ868 =  _LC2_M8 & !_LC4_E9
         #  _LC2_B13 &  _LC2_M8
         # !_LC1_A39 &  _LC2_M8;

-- Node name is '|sinhron_reg:198|~848~1' 
-- Equation name is '_LC6_M9', type is buried 
-- synthesized logic cell 
_LC6_M9  = LCELL( _EQ869);
  _EQ869 = !_LC4_E9 &  _LC7_M9
         #  _LC2_B13 &  _LC7_M9
         # !_LC1_A39 &  _LC7_M9;

-- Node name is '|sinhron_reg:198|~849~1' 
-- Equation name is '_LC3_M9', type is buried 
-- synthesized logic cell 
_LC3_M9  = LCELL( _EQ870);
  _EQ870 = !_LC4_E9 &  _LC4_M9
         #  _LC2_B13 &  _LC4_M9
         # !_LC1_A39 &  _LC4_M9;

-- Node name is '|sinhron_reg:198|~850~1' 
-- Equation name is '_LC6_M5', type is buried 
-- synthesized logic cell 
_LC6_M5  = LCELL( _EQ871);
  _EQ871 =  _LC2_M5 & !_LC4_E9
         #  _LC2_B13 &  _LC2_M5
         # !_LC1_A39 &  _LC2_M5;

-- Node name is '|sinhron_reg:198|~851~1' 
-- Equation name is '_LC5_M5', type is buried 
-- synthesized logic cell 
_LC5_M5  = LCELL( _EQ872);
  _EQ872 =  _LC3_M5 & !_LC4_E9
         #  _LC2_B13 &  _LC3_M5
         # !_LC1_A39 &  _LC3_M5;

-- Node name is '|sinhron_reg:198|~852~1' 
-- Equation name is '_LC7_M8', type is buried 
-- synthesized logic cell 
_LC7_M8  = LCELL( _EQ873);
  _EQ873 = !_LC4_E9 &  _LC5_M8
         #  _LC2_B13 &  _LC5_M8
         # !_LC1_A39 &  _LC5_M8;

-- Node name is '|sinhron_reg:198|~853~1' 
-- Equation name is '_LC5_M7', type is buried 
-- synthesized logic cell 
_LC5_M7  = LCELL( _EQ874);
  _EQ874 =  _LC2_M7 & !_LC4_E9
         #  _LC2_B13 &  _LC2_M7
         # !_LC1_A39 &  _LC2_M7;

-- Node name is '|sinhron_reg:198|~854~1' 
-- Equation name is '_LC7_M5', type is buried 
-- synthesized logic cell 
_LC7_M5  = LCELL( _EQ875);
  _EQ875 = !_LC4_E9 &  _LC4_M5
         #  _LC2_B13 &  _LC4_M5
         # !_LC1_A39 &  _LC4_M5;

-- Node name is '|sinhron_reg:198|~855~1' 
-- Equation name is '_LC5_E8', type is buried 
-- synthesized logic cell 
_LC5_E8  = LCELL( _EQ876);
  _EQ876 =  _LC1_E8 & !_LC4_E9
         #  _LC1_E8 &  _LC2_B13
         # !_LC1_A39 &  _LC1_E8;

-- Node name is '|sinhron_reg:198|~856~1' 
-- Equation name is '_LC8_H1', type is buried 
-- synthesized logic cell 
_LC8_H1  = LCELL( _EQ877);
  _EQ877 = !_LC4_E9 &  _LC6_H1
         #  _LC2_B13 &  _LC6_H1
         # !_LC1_A39 &  _LC6_H1;

-- Node name is '|sinhron_reg:198|~857~1' 
-- Equation name is '_LC8_M5', type is buried 
-- synthesized logic cell 
_LC8_M5  = LCELL( _EQ878);
  _EQ878 =  _LC1_M5 & !_LC4_E9
         #  _LC1_M5 &  _LC2_B13
         # !_LC1_A39 &  _LC1_M5;

-- Node name is '|sinhron_reg:198|~988~1' 
-- Equation name is '_LC2_B2', type is buried 
-- synthesized logic cell 
!_LC2_B2 = _LC2_B2~NOT;
_LC2_B2~NOT = LCELL( _EQ879);
  _EQ879 =  _LC8_D12
         #  _LC4_E34
         # !_LC5_B2;

-- Node name is '|sinhron_reg:198|~1029~1' 
-- Equation name is '_LC4_B2', type is buried 
-- synthesized logic cell 
!_LC4_B2 = _LC4_B2~NOT;
_LC4_B2~NOT = LCELL( _EQ880);
  _EQ880 = !_LC8_D12
         #  _LC4_E34
         # !_LC5_B2;

-- Node name is '|sinhron_reg:198|~1029~2' 
-- Equation name is '_LC2_E9', type is buried 
-- synthesized logic cell 
!_LC2_E9 = _LC2_E9~NOT;
_LC2_E9~NOT = LCELL( _EQ881);
  _EQ881 = !_LC2_E33
         # !_LC4_B2;

-- Node name is '|sinhron_reg:198|~1248~1' 
-- Equation name is '_LC4_D25', type is buried 
-- synthesized logic cell 
_LC4_D25 = LCELL( _EQ882);
  _EQ882 =  _LC2_E9
         #  _LC2_F8
         # !_LC3_B13
         # !_LC1_A39;

-- Node name is '|sinhron_reg:198|~1264~1' 
-- Equation name is '_LC4_D20', type is buried 
-- synthesized logic cell 
_LC4_D20 = LCELL( _EQ883);
  _EQ883 =  _LC3_B13
         #  _LC2_F8
         # !_LC2_E9
         # !_LC1_A39;

-- Node name is '|sinhron_reg:198|~1395~1' 
-- Equation name is '_LC3_B13', type is buried 
-- synthesized logic cell 
!_LC3_B13 = _LC3_B13~NOT;
_LC3_B13~NOT = LCELL( _EQ884);
  _EQ884 = !_LC2_E33
         # !_LC2_B2;

-- Node name is '|sinhron_reg:198|~1655~1' 
-- Equation name is '_LC1_E37', type is buried 
-- synthesized logic cell 
_LC1_E37 = LCELL( _EQ885);
  _EQ885 =  _LC2_E9
         # !_LC2_F8
         # !_LC3_B13
         # !_LC1_A39;

-- Node name is '|sinhron_reg:198|~1671~1' 
-- Equation name is '_LC3_D25', type is buried 
-- synthesized logic cell 
_LC3_D25 = LCELL( _EQ886);
  _EQ886 =  _LC3_B13
         # !_LC2_F8
         # !_LC2_E9
         # !_LC1_A39;

-- Node name is '|sinhron_reg:198|~2062~1' 
-- Equation name is '_LC1_E25', type is buried 
-- synthesized logic cell 
_LC1_E25 = LCELL( _EQ887);
  _EQ887 =  _LC6_B2
         #  _LC2_E33
         # !_LC3_B2
         # !_LC1_A39;

-- Node name is '|sinhron_reg:198|~2078~1' 
-- Equation name is '_LC3_E17', type is buried 
-- synthesized logic cell 
_LC3_E17 = LCELL( _EQ888);
  _EQ888 =  _LC3_B2
         #  _LC2_E33
         # !_LC6_B2
         # !_LC1_A39;

-- Node name is '|sinhron_reg:198|~2209~1' 
-- Equation name is '_LC5_B2', type is buried 
-- synthesized logic cell 
!_LC5_B2 = _LC5_B2~NOT;
_LC5_B2~NOT = LCELL( _EQ889);
  _EQ889 =  _LC1_A21
         #  _LC1_C37
         #  _LC2_D30
         #  _LC7_B2;

-- Node name is '|sinhron_reg:198|~2250~1' 
-- Equation name is '_LC1_B2', type is buried 
-- synthesized logic cell 
!_LC1_B2 = _LC1_B2~NOT;
_LC1_B2~NOT = LCELL( _EQ890);
  _EQ890 =  _LC2_E33
         # !_LC2_F8
         # !_LC4_E34
         # !_LC5_B2;

-- Node name is '|sinhron_reg:198|:2291' 
-- Equation name is '_LC7_B13', type is buried 
!_LC7_B13 = _LC7_B13~NOT;
_LC7_B13~NOT = LCELL(!_LC1_B2);

-- Node name is '|sinhron_reg:198|~2469~1' 
-- Equation name is '_LC6_D12', type is buried 
-- synthesized logic cell 
_LC6_D12 = LCELL( _EQ891);
  _EQ891 =  _LC8_D12
         # !_LC1_B2
         # !_LC1_A39;

-- Node name is '|sinhron_reg:198|~2485~1' 
-- Equation name is '_LC1_D12', type is buried 
-- synthesized logic cell 
_LC1_D12 = LCELL( _EQ892);
  _EQ892 = !_LC1_A39
         # !_LC8_D12
         # !_LC1_B2;

-- Node name is '|sinhron_reg:198|~2616~1' 
-- Equation name is '_LC3_B2', type is buried 
-- synthesized logic cell 
!_LC3_B2 = _LC3_B2~NOT;
_LC3_B2~NOT = LCELL( _EQ893);
  _EQ893 =  _LC8_D12
         #  _LC2_F8
         # !_LC4_E34
         # !_LC5_B2;

-- Node name is '|sinhron_reg:198|~2657~1' 
-- Equation name is '_LC6_B2', type is buried 
-- synthesized logic cell 
!_LC6_B2 = _LC6_B2~NOT;
_LC6_B2~NOT = LCELL( _EQ894);
  _EQ894 = !_LC8_D12
         #  _LC2_F8
         # !_LC4_E34
         # !_LC5_B2;

-- Node name is '|sinhron_reg:198|~2876~1' 
-- Equation name is '_LC2_V20', type is buried 
-- synthesized logic cell 
_LC2_V20 = LCELL( _EQ895);
  _EQ895 =  _LC6_B2
         # !_LC2_E33
         # !_LC3_B2
         # !_LC1_A39;

-- Node name is '|sinhron_reg:198|~2892~1' 
-- Equation name is '_LC1_V20', type is buried 
-- synthesized logic cell 
_LC1_V20 = LCELL( _EQ896);
  _EQ896 =  _LC3_B2
         # !_LC2_E33
         # !_LC6_B2
         # !_LC1_A39;

-- Node name is '|sinhron_reg:198|~2994~1' 
-- Equation name is '_LC5_B13', type is buried 
-- synthesized logic cell 
_LC5_B13 = LCELL( _EQ897);
  _EQ897 = !_LC2_E33
         # !_LC2_B2 & !_LC4_B2;

-- Node name is '|sinhron_reg:198|~2994~2' 
-- Equation name is '_LC6_B13', type is buried 
-- synthesized logic cell 
_LC6_B13 = LCELL( _EQ898);
  _EQ898 = !_LC3_B2 &  _LC5_B13 & !_LC6_B2;

-- Node name is '|sinhron_reg:198|:2994' 
-- Equation name is '_LC1_B13', type is buried 
!_LC1_B13 = _LC1_B13~NOT;
_LC1_B13~NOT = LCELL( _EQ899);
  _EQ899 = !_LC1_M12 & !_LC4_E9 &  _LC6_B13 & !_LC7_B13;

-- Node name is '|sinhron_reg:198|~3004~1' 
-- Equation name is '_LC1_E40', type is buried 
-- synthesized logic cell 
_LC1_E40 = LCELL( _EQ900);
  _EQ900 =  _LC2_E9 & !_LC2_F8 &  _LC7_E40
         #  _LC2_E9 &  _LC2_F8 &  _LC3_E40;

-- Node name is '|sinhron_reg:198|~3004~2' 
-- Equation name is '_LC2_E14', type is buried 
-- synthesized logic cell 
_LC2_E14 = LCELL( _EQ901);
  _EQ901 =  _LC1_B2 &  _LC1_E14 & !_LC8_D12
         #  _LC1_B2 &  _LC4_E14 &  _LC8_D12;

-- Node name is '|sinhron_reg:198|~3004~3' 
-- Equation name is '_LC7_E16', type is buried 
-- synthesized logic cell 
_LC7_E16 = LCELL( _EQ902);
  _EQ902 =  _LC1_E20 & !_LC2_E33 &  _LC3_B2
         #  _LC2_E33 &  _LC3_B2 &  _LC6_E14;

-- Node name is '|sinhron_reg:198|~3004~4' 
-- Equation name is '_LC8_E16', type is buried 
-- synthesized logic cell 
_LC8_E16 = LCELL( _EQ903);
  _EQ903 = !_LC2_E33 &  _LC5_E16 &  _LC6_B2
         #  _LC2_E33 &  _LC6_B2 &  _LC6_E16;

-- Node name is '|sinhron_reg:198|~3004~5' 
-- Equation name is '_LC2_E16', type is buried 
-- synthesized logic cell 
_LC2_E16 = LCELL( _EQ904);
  _EQ904 =  _LC2_E14
         #  _LC7_E16
         #  _LC8_E16;

-- Node name is '|sinhron_reg:198|~3004~6' 
-- Equation name is '_LC2_E24', type is buried 
-- synthesized logic cell 
_LC2_E24 = LCELL( _EQ905);
  _EQ905 =  _LC1_E40
         #  _LC2_E16
         #  _LC2_B13 &  _LC3_E21;

-- Node name is '|sinhron_reg:198|~3004~7' 
-- Equation name is '_LC4_E24', type is buried 
-- synthesized logic cell 
_LC4_E24 = LCELL( _EQ906);
  _EQ906 = !_LC1_B13 &  _LC1_E24
         #  _LC2_E24;

-- Node name is '|sinhron_reg:198|~3004~8' 
-- Equation name is '_LC1_E23', type is buried 
-- synthesized logic cell 
_LC1_E23 = LCELL( _EQ907);
  _EQ907 = !_LC2_F8 &  _LC3_B13 &  _LC3_E23
         #  _LC2_F8 &  _LC3_B13 &  _LC5_E23;

-- Node name is '|sinhron_reg:198|~3004~9' 
-- Equation name is '_LC5_E24', type is buried 
-- synthesized logic cell 
_LC5_E24 = LCELL( _EQ908);
  _EQ908 =  _LC2_M5 &  _LC3_E9
         #  _LC1_E23;

-- Node name is '|sinhron_reg:198|~3004~10' 
-- Equation name is '_LC6_E24', type is buried 
-- synthesized logic cell 
_LC6_E24 = LCELL( _EQ909);
  _EQ909 =  _LC3_M1 &  _LC4_B13
         #  _LC5_E24;

-- Node name is '|sinhron_reg:198|:3004' 
-- Equation name is '_LC7_E24', type is buried 
_LC7_E24 = LCELL( _EQ910);
  _EQ910 =  _LC4_E24
         #  _LC1_E9 &  _LC3_E3
         #  _LC6_E24;

-- Node name is '|sinhron_reg:198|~3007~1' 
-- Equation name is '_LC1_E31', type is buried 
-- synthesized logic cell 
_LC1_E31 = LCELL( _EQ911);
  _EQ911 =  _LC2_E9 & !_LC2_F8 &  _LC6_E31
         #  _LC2_E1 &  _LC2_E9 &  _LC2_F8;

-- Node name is '|sinhron_reg:198|~3007~2' 
-- Equation name is '_LC6_E17', type is buried 
-- synthesized logic cell 
_LC6_E17 = LCELL( _EQ912);
  _EQ912 =  _LC1_B2 &  _LC7_E21 & !_LC8_D12
         #  _LC1_B2 &  _LC2_E3 &  _LC8_D12;

-- Node name is '|sinhron_reg:198|~3007~3' 
-- Equation name is '_LC7_E17', type is buried 
-- synthesized logic cell 
_LC7_E17 = LCELL( _EQ913);
  _EQ913 = !_LC2_E33 &  _LC3_B2 &  _LC8_E1
         #  _LC2_E33 &  _LC3_B2 &  _LC3_E1;

-- Node name is '|sinhron_reg:198|~3007~4' 
-- Equation name is '_LC8_E17', type is buried 
-- synthesized logic cell 
_LC8_E17 = LCELL( _EQ914);
  _EQ914 = !_LC2_E33 &  _LC5_E17 &  _LC6_B2
         #  _LC2_E29 &  _LC2_E33 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~3007~5' 
-- Equation name is '_LC2_E17', type is buried 
-- synthesized logic cell 
_LC2_E17 = LCELL( _EQ915);
  _EQ915 =  _LC6_E17
         #  _LC7_E17
         #  _LC8_E17;

-- Node name is '|sinhron_reg:198|~3007~6' 
-- Equation name is '_LC3_E22', type is buried 
-- synthesized logic cell 
_LC3_E22 = LCELL( _EQ916);
  _EQ916 =  _LC1_E31
         #  _LC2_E17
         #  _LC2_B13 &  _LC6_E21;

-- Node name is '|sinhron_reg:198|~3007~7' 
-- Equation name is '_LC4_E22', type is buried 
-- synthesized logic cell 
_LC4_E22 = LCELL( _EQ917);
  _EQ917 = !_LC1_B13 &  _LC2_E22
         #  _LC3_E22;

-- Node name is '|sinhron_reg:198|~3007~8' 
-- Equation name is '_LC8_E13', type is buried 
-- synthesized logic cell 
_LC8_E13 = LCELL( _EQ918);
  _EQ918 = !_LC2_F8 &  _LC3_B13 &  _LC5_E13
         #  _LC2_F8 &  _LC3_B13 &  _LC6_E1;

-- Node name is '|sinhron_reg:198|~3007~9' 
-- Equation name is '_LC5_E22', type is buried 
-- synthesized logic cell 
_LC5_E22 = LCELL( _EQ919);
  _EQ919 =  _LC3_E9 &  _LC3_M5
         #  _LC8_E13;

-- Node name is '|sinhron_reg:198|~3007~10' 
-- Equation name is '_LC6_E22', type is buried 
-- synthesized logic cell 
_LC6_E22 = LCELL( _EQ920);
  _EQ920 =  _LC4_B13 &  _LC4_M1
         #  _LC5_E22;

-- Node name is '|sinhron_reg:198|:3007' 
-- Equation name is '_LC7_E22', type is buried 
_LC7_E22 = LCELL( _EQ921);
  _EQ921 =  _LC4_E22
         #  _LC1_E9 &  _LC6_E3
         #  _LC6_E22;

-- Node name is '|sinhron_reg:198|~3010~1' 
-- Equation name is '_LC2_D7', type is buried 
-- synthesized logic cell 
_LC2_D7  = LCELL( _EQ922);
  _EQ922 =  _LC2_E9 & !_LC2_F8 &  _LC7_D7
         #  _LC2_E9 &  _LC2_F8 &  _LC4_D7;

-- Node name is '|sinhron_reg:198|~3010~2' 
-- Equation name is '_LC1_D18', type is buried 
-- synthesized logic cell 
_LC1_D18 = LCELL( _EQ923);
  _EQ923 =  _LC1_B2 &  _LC4_D4 & !_LC8_D12
         #  _LC1_B2 &  _LC7_D18 &  _LC8_D12;

-- Node name is '|sinhron_reg:198|~3010~3' 
-- Equation name is '_LC6_V26', type is buried 
-- synthesized logic cell 
_LC6_V26 = LCELL( _EQ924);
  _EQ924 = !_LC2_E33 &  _LC2_V22 &  _LC3_B2
         #  _LC2_E33 &  _LC2_V14 &  _LC3_B2;

-- Node name is '|sinhron_reg:198|~3010~4' 
-- Equation name is '_LC7_V26', type is buried 
-- synthesized logic cell 
_LC7_V26 = LCELL( _EQ925);
  _EQ925 = !_LC2_E33 &  _LC5_V26 &  _LC6_B2
         #  _LC2_E33 &  _LC5_V22 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~3010~5' 
-- Equation name is '_LC1_V26', type is buried 
-- synthesized logic cell 
_LC1_V26 = LCELL( _EQ926);
  _EQ926 =  _LC1_D18
         #  _LC6_V26
         #  _LC7_V26;

-- Node name is '|sinhron_reg:198|~3010~6' 
-- Equation name is '_LC2_Q24', type is buried 
-- synthesized logic cell 
_LC2_Q24 = LCELL( _EQ927);
  _EQ927 =  _LC2_D7
         #  _LC1_V26
         #  _LC2_B13 &  _LC3_M8;

-- Node name is '|sinhron_reg:198|~3010~7' 
-- Equation name is '_LC3_Q24', type is buried 
-- synthesized logic cell 
_LC3_Q24 = LCELL( _EQ928);
  _EQ928 = !_LC1_B13 &  _LC1_Q24
         #  _LC2_Q24;

-- Node name is '|sinhron_reg:198|~3010~8' 
-- Equation name is '_LC1_D14', type is buried 
-- synthesized logic cell 
_LC1_D14 = LCELL( _EQ929);
  _EQ929 = !_LC2_F8 &  _LC3_B13 &  _LC6_D14
         #  _LC2_F8 &  _LC3_B13 &  _LC4_D14;

-- Node name is '|sinhron_reg:198|~3010~9' 
-- Equation name is '_LC5_Q24', type is buried 
-- synthesized logic cell 
_LC5_Q24 = LCELL( _EQ930);
  _EQ930 =  _LC3_E9 &  _LC5_M8
         #  _LC1_D14;

-- Node name is '|sinhron_reg:198|~3010~10' 
-- Equation name is '_LC6_Q24', type is buried 
-- synthesized logic cell 
_LC6_Q24 = LCELL( _EQ931);
  _EQ931 =  _LC3_Q26 &  _LC4_B13
         #  _LC5_Q24;

-- Node name is '|sinhron_reg:198|:3010' 
-- Equation name is '_LC7_Q24', type is buried 
_LC7_Q24 = LCELL( _EQ932);
  _EQ932 =  _LC3_Q24
         #  _LC1_E9 &  _LC1_Q8
         #  _LC6_Q24;

-- Node name is '|sinhron_reg:198|~3013~1' 
-- Equation name is '_LC2_D25', type is buried 
-- synthesized logic cell 
_LC2_D25 = LCELL( _EQ933);
  _EQ933 =  _LC2_E9 & !_LC2_F8 &  _LC6_D18
         #  _LC2_E9 &  _LC2_F8 &  _LC5_D25;

-- Node name is '|sinhron_reg:198|~3013~2' 
-- Equation name is '_LC6_V10', type is buried 
-- synthesized logic cell 
_LC6_V10 = LCELL( _EQ934);
  _EQ934 =  _LC1_B2 &  _LC2_D4 & !_LC8_D12
         #  _LC1_B2 &  _LC2_D18 &  _LC8_D12;

-- Node name is '|sinhron_reg:198|~3013~3' 
-- Equation name is '_LC1_V14', type is buried 
-- synthesized logic cell 
_LC1_V14 = LCELL( _EQ935);
  _EQ935 = !_LC2_E33 &  _LC3_B2 &  _LC5_V14
         #  _LC2_E33 &  _LC3_B2 &  _LC8_V14;

-- Node name is '|sinhron_reg:198|~3013~4' 
-- Equation name is '_LC7_V10', type is buried 
-- synthesized logic cell 
_LC7_V10 = LCELL( _EQ936);
  _EQ936 = !_LC2_E33 &  _LC6_B2 &  _LC8_V26
         #  _LC2_E33 &  _LC5_V10 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~3013~5' 
-- Equation name is '_LC1_V10', type is buried 
-- synthesized logic cell 
_LC1_V10 = LCELL( _EQ937);
  _EQ937 =  _LC6_V10
         #  _LC1_V14
         #  _LC7_V10;

-- Node name is '|sinhron_reg:198|~3013~6' 
-- Equation name is '_LC2_Q21', type is buried 
-- synthesized logic cell 
_LC2_Q21 = LCELL( _EQ938);
  _EQ938 =  _LC2_D25
         #  _LC1_V10
         #  _LC2_B13 &  _LC3_D4;

-- Node name is '|sinhron_reg:198|~3013~7' 
-- Equation name is '_LC3_Q21', type is buried 
-- synthesized logic cell 
_LC3_Q21 = LCELL( _EQ939);
  _EQ939 = !_LC1_B13 &  _LC1_Q21
         #  _LC2_Q21;

-- Node name is '|sinhron_reg:198|~3013~8' 
-- Equation name is '_LC1_D25', type is buried 
-- synthesized logic cell 
_LC1_D25 = LCELL( _EQ940);
  _EQ940 = !_LC2_F8 &  _LC3_B13 &  _LC8_D25
         #  _LC2_F8 &  _LC3_B13 &  _LC3_D14;

-- Node name is '|sinhron_reg:198|~3013~9' 
-- Equation name is '_LC5_Q21', type is buried 
-- synthesized logic cell 
_LC5_Q21 = LCELL( _EQ941);
  _EQ941 =  _LC2_M7 &  _LC3_E9
         #  _LC1_D25;

-- Node name is '|sinhron_reg:198|~3013~10' 
-- Equation name is '_LC6_Q21', type is buried 
-- synthesized logic cell 
_LC6_Q21 = LCELL( _EQ942);
  _EQ942 =  _LC2_Q26 &  _LC4_B13
         #  _LC5_Q21;

-- Node name is '|sinhron_reg:198|:3013' 
-- Equation name is '_LC7_Q21', type is buried 
_LC7_Q21 = LCELL( _EQ943);
  _EQ943 =  _LC3_Q21
         #  _LC1_E9 &  _LC2_Q8
         #  _LC6_Q21;

-- Node name is '|sinhron_reg:198|~3016~1' 
-- Equation name is '_LC2_O1', type is buried 
-- synthesized logic cell 
_LC2_O1  = LCELL( _EQ944);
  _EQ944 =  _LC2_E9 & !_LC2_F8 &  _LC8_O1
         #  _LC2_E9 &  _LC2_F8 &  _LC5_O1;

-- Node name is '|sinhron_reg:198|~3016~2' 
-- Equation name is '_LC4_D12', type is buried 
-- synthesized logic cell 
_LC4_D12 = LCELL( _EQ945);
  _EQ945 =  _LC1_B2 &  _LC5_D12 & !_LC8_D12
         #  _LC1_B2 &  _LC2_D12 &  _LC8_D12;

-- Node name is '|sinhron_reg:198|~3016~3' 
-- Equation name is '_LC7_O26', type is buried 
-- synthesized logic cell 
_LC7_O26 = LCELL( _EQ946);
  _EQ946 =  _LC1_V16 & !_LC2_E33 &  _LC3_B2
         #  _LC2_E33 &  _LC3_B2 &  _LC8_O7;

-- Node name is '|sinhron_reg:198|~3016~4' 
-- Equation name is '_LC8_O26', type is buried 
-- synthesized logic cell 
_LC8_O26 = LCELL( _EQ947);
  _EQ947 = !_LC2_E33 &  _LC3_O26 &  _LC6_B2
         #  _LC2_E33 &  _LC6_B2 &  _LC6_O26;

-- Node name is '|sinhron_reg:198|~3016~5' 
-- Equation name is '_LC1_O26', type is buried 
-- synthesized logic cell 
_LC1_O26 = LCELL( _EQ948);
  _EQ948 =  _LC4_D12
         #  _LC7_O26
         #  _LC8_O26;

-- Node name is '|sinhron_reg:198|~3016~6' 
-- Equation name is '_LC2_O21', type is buried 
-- synthesized logic cell 
_LC2_O21 = LCELL( _EQ949);
  _EQ949 =  _LC2_O1
         #  _LC1_O26
         #  _LC1_M22 &  _LC2_B13;

-- Node name is '|sinhron_reg:198|~3016~7' 
-- Equation name is '_LC3_O21', type is buried 
-- synthesized logic cell 
_LC3_O21 = LCELL( _EQ950);
  _EQ950 = !_LC1_B13 &  _LC1_O21
         #  _LC2_O21;

-- Node name is '|sinhron_reg:198|~3016~8' 
-- Equation name is '_LC2_D24', type is buried 
-- synthesized logic cell 
_LC2_D24 = LCELL( _EQ951);
  _EQ951 = !_LC2_F8 &  _LC3_B13 &  _LC8_D24
         #  _LC2_F8 &  _LC3_B13 &  _LC3_D21;

-- Node name is '|sinhron_reg:198|~3016~9' 
-- Equation name is '_LC5_O21', type is buried 
-- synthesized logic cell 
_LC5_O21 = LCELL( _EQ952);
  _EQ952 =  _LC3_E9 &  _LC4_M5
         #  _LC2_D24;

-- Node name is '|sinhron_reg:198|~3016~10' 
-- Equation name is '_LC6_O21', type is buried 
-- synthesized logic cell 
_LC6_O21 = LCELL( _EQ953);
  _EQ953 =  _LC2_V16 &  _LC4_B13
         #  _LC5_O21;

-- Node name is '|sinhron_reg:198|:3016' 
-- Equation name is '_LC7_O21', type is buried 
_LC7_O21 = LCELL( _EQ954);
  _EQ954 =  _LC3_O21
         #  _LC1_E9 &  _LC6_Q8
         #  _LC6_O21;

-- Node name is '|sinhron_reg:198|~3019~1' 
-- Equation name is '_LC1_O1', type is buried 
-- synthesized logic cell 
_LC1_O1  = LCELL( _EQ955);
  _EQ955 =  _LC2_E9 & !_LC2_F8 &  _LC7_O1
         #  _LC2_E9 &  _LC2_F8 &  _LC6_O7;

-- Node name is '|sinhron_reg:198|~3019~2' 
-- Equation name is '_LC1_D3', type is buried 
-- synthesized logic cell 
_LC1_D3  = LCELL( _EQ956);
  _EQ956 =  _LC1_B2 &  _LC5_D3 & !_LC8_D12
         #  _LC1_B2 &  _LC4_D3 &  _LC8_D12;

-- Node name is '|sinhron_reg:198|~3019~3' 
-- Equation name is '_LC7_O10', type is buried 
-- synthesized logic cell 
_LC7_O10 = LCELL( _EQ957);
  _EQ957 = !_LC2_E33 &  _LC3_B2 &  _LC3_O10
         #  _LC2_E33 &  _LC3_B2 &  _LC7_O7;

-- Node name is '|sinhron_reg:198|~3019~4' 
-- Equation name is '_LC8_O10', type is buried 
-- synthesized logic cell 
_LC8_O10 = LCELL( _EQ958);
  _EQ958 = !_LC2_E33 &  _LC6_B2 &  _LC6_O10
         #  _LC2_E33 &  _LC4_V8 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~3019~5' 
-- Equation name is '_LC1_O10', type is buried 
-- synthesized logic cell 
_LC1_O10 = LCELL( _EQ959);
  _EQ959 =  _LC1_D3
         #  _LC7_O10
         #  _LC8_O10;

-- Node name is '|sinhron_reg:198|~3019~6' 
-- Equation name is '_LC3_O20', type is buried 
-- synthesized logic cell 
_LC3_O20 = LCELL( _EQ960);
  _EQ960 =  _LC1_O1
         #  _LC1_O10
         #  _LC1_H14 &  _LC2_B13;

-- Node name is '|sinhron_reg:198|~3019~7' 
-- Equation name is '_LC4_O20', type is buried 
-- synthesized logic cell 
_LC4_O20 = LCELL( _EQ961);
  _EQ961 = !_LC1_B13 &  _LC2_O20
         #  _LC3_O20;

-- Node name is '|sinhron_reg:198|~3019~8' 
-- Equation name is '_LC1_D24', type is buried 
-- synthesized logic cell 
_LC1_D24 = LCELL( _EQ962);
  _EQ962 = !_LC2_F8 &  _LC3_B13 &  _LC4_D24
         #  _LC2_D21 &  _LC2_F8 &  _LC3_B13;

-- Node name is '|sinhron_reg:198|~3019~9' 
-- Equation name is '_LC5_O20', type is buried 
-- synthesized logic cell 
_LC5_O20 = LCELL( _EQ963);
  _EQ963 =  _LC1_E8 &  _LC3_E9
         #  _LC1_D24;

-- Node name is '|sinhron_reg:198|~3019~10' 
-- Equation name is '_LC6_O20', type is buried 
-- synthesized logic cell 
_LC6_O20 = LCELL( _EQ964);
  _EQ964 =  _LC2_D3 &  _LC4_B13
         #  _LC5_O20;

-- Node name is '|sinhron_reg:198|:3019' 
-- Equation name is '_LC7_O20', type is buried 
_LC7_O20 = LCELL( _EQ965);
  _EQ965 =  _LC4_O20
         #  _LC1_E9 &  _LC3_Q8
         #  _LC6_O20;

-- Node name is '|sinhron_reg:198|~3022~1' 
-- Equation name is '_LC2_D6', type is buried 
-- synthesized logic cell 
_LC2_D6  = LCELL( _EQ966);
  _EQ966 =  _LC2_E9 & !_LC2_F8 &  _LC7_D6
         #  _LC2_E9 &  _LC2_F8 &  _LC4_D6;

-- Node name is '|sinhron_reg:198|~3022~2' 
-- Equation name is '_LC1_D23', type is buried 
-- synthesized logic cell 
_LC1_D23 = LCELL( _EQ967);
  _EQ967 =  _LC1_B2 &  _LC4_D23 & !_LC8_D12
         #  _LC1_B2 &  _LC5_D23 &  _LC8_D12;

-- Node name is '|sinhron_reg:198|~3022~3' 
-- Equation name is '_LC6_V15', type is buried 
-- synthesized logic cell 
_LC6_V15 = LCELL( _EQ968);
  _EQ968 =  _LC1_V21 & !_LC2_E33 &  _LC3_B2
         #  _LC2_E33 &  _LC3_B2 &  _LC5_V20;

-- Node name is '|sinhron_reg:198|~3022~4' 
-- Equation name is '_LC7_V15', type is buried 
-- synthesized logic cell 
_LC7_V15 = LCELL( _EQ969);
  _EQ969 = !_LC2_E33 &  _LC5_V15 &  _LC6_B2
         #  _LC2_E33 &  _LC3_V20 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~3022~5' 
-- Equation name is '_LC1_V15', type is buried 
-- synthesized logic cell 
_LC1_V15 = LCELL( _EQ970);
  _EQ970 =  _LC1_D23
         #  _LC6_V15
         #  _LC7_V15;

-- Node name is '|sinhron_reg:198|~3022~6' 
-- Equation name is '_LC2_D22', type is buried 
-- synthesized logic cell 
_LC2_D22 = LCELL( _EQ971);
  _EQ971 =  _LC2_D6
         #  _LC1_V15
         #  _LC2_B13 &  _LC4_D17;

-- Node name is '|sinhron_reg:198|~3022~7' 
-- Equation name is '_LC3_D22', type is buried 
-- synthesized logic cell 
_LC3_D22 = LCELL( _EQ972);
  _EQ972 = !_LC1_B13 &  _LC1_D22
         #  _LC2_D22;

-- Node name is '|sinhron_reg:198|~3022~8' 
-- Equation name is '_LC2_D13', type is buried 
-- synthesized logic cell 
_LC2_D13 = LCELL( _EQ973);
  _EQ973 = !_LC2_F8 &  _LC3_B13 &  _LC3_D13
         #  _LC2_F8 &  _LC3_B13 &  _LC4_D21;

-- Node name is '|sinhron_reg:198|~3022~9' 
-- Equation name is '_LC4_D22', type is buried 
-- synthesized logic cell 
_LC4_D22 = LCELL( _EQ974);
  _EQ974 =  _LC3_E9 &  _LC6_H1
         #  _LC2_D13;

-- Node name is '|sinhron_reg:198|~3022~10' 
-- Equation name is '_LC5_D22', type is buried 
-- synthesized logic cell 
_LC5_D22 = LCELL( _EQ975);
  _EQ975 =  _LC4_B13 &  _LC8_D23
         #  _LC4_D22;

-- Node name is '|sinhron_reg:198|:3022' 
-- Equation name is '_LC6_D22', type is buried 
_LC6_D22 = LCELL( _EQ976);
  _EQ976 =  _LC3_D22
         #  _LC1_E9 &  _LC8_Q17
         #  _LC5_D22;

-- Node name is '|sinhron_reg:198|~3025~1' 
-- Equation name is '_LC2_D20', type is buried 
-- synthesized logic cell 
_LC2_D20 = LCELL( _EQ977);
  _EQ977 =  _LC2_E9 & !_LC2_F8 &  _LC7_D20
         #  _LC2_D5 &  _LC2_E9 &  _LC2_F8;

-- Node name is '|sinhron_reg:198|~3025~2' 
-- Equation name is '_LC1_D8', type is buried 
-- synthesized logic cell 
_LC1_D8  = LCELL( _EQ978);
  _EQ978 =  _LC1_B2 &  _LC1_D17 & !_LC8_D12
         #  _LC1_B2 &  _LC7_D8 &  _LC8_D12;

-- Node name is '|sinhron_reg:198|~3025~3' 
-- Equation name is '_LC7_V1', type is buried 
-- synthesized logic cell 
_LC7_V1  = LCELL( _EQ979);
  _EQ979 = !_LC2_E33 &  _LC2_V17 &  _LC3_B2
         #  _LC1_V6 &  _LC2_E33 &  _LC3_B2;

-- Node name is '|sinhron_reg:198|~3025~4' 
-- Equation name is '_LC8_V1', type is buried 
-- synthesized logic cell 
_LC8_V1  = LCELL( _EQ980);
  _EQ980 = !_LC2_E33 &  _LC3_V1 &  _LC6_B2
         #  _LC2_E33 &  _LC4_V1 &  _LC6_B2;

-- Node name is '|sinhron_reg:198|~3025~5' 
-- Equation name is '_LC1_V1', type is buried 
-- synthesized logic cell 
_LC1_V1  = LCELL( _EQ981);
  _EQ981 =  _LC1_D8
         #  _LC7_V1
         #  _LC8_V1;

-- Node name is '|sinhron_reg:198|~3025~6' 
-- Equation name is '_LC3_D19', type is buried 
-- synthesized logic cell 
_LC3_D19 = LCELL( _EQ982);
  _EQ982 =  _LC2_D20
         #  _LC1_V1
         #  _LC2_B13 &  _LC8_D17;

-- Node name is '|sinhron_reg:198|~3025~7' 
-- Equation name is '_LC4_D19', type is buried 
-- synthesized logic cell 
_LC4_D19 = LCELL( _EQ983);
  _EQ983 = !_LC1_B13 &  _LC1_D19
         #  _LC3_D19;

-- Node name is '|sinhron_reg:198|~3025~8' 
-- Equation name is '_LC7_D11', type is buried 
-- synthesized logic cell 
_LC7_D11 = LCELL( _EQ984);
  _EQ984 = !_LC2_F8 &  _LC3_B13 &  _LC5_D11
         #  _LC2_F8 &  _LC3_B13 &  _LC3_D11;

-- Node name is '|sinhron_reg:198|~3025~9' 
-- Equation name is '_LC2_D11', type is buried 
-- synthesized logic cell 
_LC2_D11 = LCELL( _EQ985);
  _EQ985 =  _LC1_M5 &  _LC3_E9
         #  _LC7_D11;

-- Node name is '|sinhron_reg:198|~3025~10' 
-- Equation name is '_LC5_D19', type is buried 
-- synthesized logic cell 
_LC5_D19 = LCELL( _EQ986);
  _EQ986 =  _LC4_B13 &  _LC5_D8
         #  _LC2_D11;

-- Node name is '|sinhron_reg:198|:3025' 
-- Equation name is '_LC6_D19', type is buried 
_LC6_D19 = LCELL( _EQ987);
  _EQ987 =  _LC4_D19
         #  _LC1_E9 &  _LC4_V17
         #  _LC5_D19;

-- Node name is '|sinhron_reg:198|:3113' 
-- Equation name is '_LC2_V7', type is buried 
_LC2_V7  = LCELL( _EQ988);
  _EQ988 = !_LC7_V7
         # !_LC6_V7 & !_LC8_V7;

-- Node name is '|sinhron_reg:198|~3709~1' 
-- Equation name is '_LC1_P31', type is buried 
-- synthesized logic cell 
_LC1_P31 = LCELL( _EQ989);
  _EQ989 =  _LC1_A39 & !_LC4_B13;

-- Node name is '|sinhron_reg:198|:3733' 
-- Equation name is '_LC4_P46', type is buried 
_LC4_P46 = LCELL( _EQ990);
  _EQ990 =  _LC5_P46
         #  _LC4_B13;

-- Node name is '|sinhron_reg:198|:3735' 
-- Equation name is '_LC6_P31', type is buried 
_LC6_P31 = LCELL( _EQ991);
  _EQ991 =  _LC2_P31
         #  _LC4_B13;

-- Node name is '|sinhron_reg:198|:3783' 
-- Equation name is '_LC2_P48', type is buried 
_LC2_P48 = LCELL( _EQ992);
  _EQ992 =  _LC1_P41 &  _LC5_P48 &  _LC8_P48
         #  _LC1_P41 &  _LC1_P46 &  _LC5_P48
         #  _LC1_P41 & !_LC1_P46 & !_LC5_P48 & !_LC8_P48;

-- Node name is '|sinhron_reg:198|:3786' 
-- Equation name is '_LC6_P46', type is buried 
_LC6_P46 = LCELL( _EQ993);
  _EQ993 =  _LC1_P41 &  _LC2_P31 &  _LC8_P46
         #  _LC1_P41 &  _LC3_P31 &  _LC8_P46
         #  _LC1_P41 & !_LC2_P31 & !_LC3_P31 & !_LC8_P46;

-- Node name is '|sinhron_reg:198|~3788~1' 
-- Equation name is '_LC1_P41', type is buried 
-- synthesized logic cell 
_LC1_P41 = LCELL( _EQ994);
  _EQ994 =  _LC4_P48 &  _LC8_P41
         #  _LC4_P48 &  _LC5_P41
         #  _LC1_P48 &  _LC4_P48;

-- Node name is '|sinhron_reg:198|:3799' 
-- Equation name is '_LC3_P41', type is buried 
_LC3_P41 = LCELL( _EQ995);
  _EQ995 =  _LC1_P41 &  _LC1_P48 &  _LC5_P41
         #  _LC1_P41 & !_LC1_P48 & !_LC5_P41
         # !_LC4_P48 &  _LC5_P41;

-- Node name is '|sinhron_reg:198|:3801' 
-- Equation name is '_LC6_P48', type is buried 
_LC6_P48 = LCELL( _EQ996);
  _EQ996 =  _LC1_P41 &  _LC1_P46 &  _LC8_P48
         #  _LC1_P41 & !_LC1_P46 & !_LC8_P48
         # !_LC4_P48 &  _LC8_P48;

-- Node name is '|sinhron_reg:198|:3802' 
-- Equation name is '_LC3_P46', type is buried 
_LC3_P46 = LCELL( _EQ997);
  _EQ997 =  _LC1_P41 &  _LC2_P46 &  _LC5_P46
         #  _LC1_P41 & !_LC2_P46 & !_LC5_P46
         # !_LC4_P48 &  _LC5_P46;

-- Node name is '|sinhron_reg:198|:3804' 
-- Equation name is '_LC5_P31', type is buried 
_LC5_P31 = LCELL( _EQ998);
  _EQ998 =  _LC1_P41 &  _LC2_P31 &  _LC3_P31
         #  _LC1_P41 & !_LC2_P31 & !_LC3_P31
         #  _LC2_P31 & !_LC4_P48;

-- Node name is '|sinhron_reg:198|:3806' 
-- Equation name is '_LC7_P41', type is buried 
_LC7_P41 = LCELL( _EQ999);
  _EQ999 = !_LC1_A39 &  _LC6_P41 &  _LC8_P41
         # !_LC1_A39 & !_LC4_P48 &  _LC8_P41;

-- Node name is '|sinhron_reg:198|:3807' 
-- Equation name is '_LC4_P41', type is buried 
_LC4_P41 = LCELL( _EQ1000);
  _EQ1000= !_LC1_A39 &  _LC3_P41;

-- Node name is '|sinhron_reg:198|:3808' 
-- Equation name is '_LC3_P48', type is buried 
_LC3_P48 = LCELL( _EQ1001);
  _EQ1001= !_LC1_A39 &  _LC2_P48
         # !_LC1_A39 & !_LC4_P48 &  _LC5_P48;

-- Node name is '|sinhron_reg:198|:3809' 
-- Equation name is '_LC7_P48', type is buried 
_LC7_P48 = LCELL( _EQ1002);
  _EQ1002= !_LC1_A39 &  _LC6_P48;

-- Node name is '|sinhron_reg:198|:3811' 
-- Equation name is '_LC7_P46', type is buried 
_LC7_P46 = LCELL( _EQ1003);
  _EQ1003= !_LC1_A39 &  _LC6_P46
         # !_LC1_A39 & !_LC4_P48 &  _LC8_P46;

-- Node name is '|sinhron_reg:198|~3829~1' 
-- Equation name is '_LC7_P31', type is buried 
-- synthesized logic cell 
_LC7_P31 = LCELL( _EQ1004);
  _EQ1004=  _LC1_P31
         # !_LC1_A39 & !_LC4_P48;

-- Node name is '|sinhron_reg:198|~3865~1' 
-- Equation name is '_LC1_T32', type is buried 
-- synthesized logic cell 
_LC1_T32 = LCELL( _EQ1005);
  _EQ1005=  _LC1_A39 & !_LC2_B13;

-- Node name is '|sinhron_reg:198|:3889' 
-- Equation name is '_LC4_T37', type is buried 
_LC4_T37 = LCELL( _EQ1006);
  _EQ1006=  _LC5_T37
         #  _LC2_B13;

-- Node name is '|sinhron_reg:198|:3891' 
-- Equation name is '_LC6_T32', type is buried 
_LC6_T32 = LCELL( _EQ1007);
  _EQ1007=  _LC2_T32
         #  _LC2_B13;

-- Node name is '|sinhron_reg:198|:3939' 
-- Equation name is '_LC3_T50', type is buried 
_LC3_T50 = LCELL( _EQ1008);
  _EQ1008=  _LC1_T48 &  _LC5_T50 &  _LC8_T50
         #  _LC1_T37 &  _LC1_T48 &  _LC5_T50
         # !_LC1_T37 &  _LC1_T48 & !_LC5_T50 & !_LC8_T50;

-- Node name is '|sinhron_reg:198|:3942' 
-- Equation name is '_LC6_T37', type is buried 
_LC6_T37 = LCELL( _EQ1009);
  _EQ1009=  _LC1_T48 &  _LC2_T32 &  _LC8_T37
         #  _LC1_T48 &  _LC3_T32 &  _LC8_T37
         #  _LC1_T48 & !_LC2_T32 & !_LC3_T32 & !_LC8_T37;

-- Node name is '|sinhron_reg:198|~3944~1' 
-- Equation name is '_LC1_T48', type is buried 
-- synthesized logic cell 
_LC1_T48 = LCELL( _EQ1010);
  _EQ1010=  _LC2_T50 &  _LC8_T48
         #  _LC2_T50 &  _LC5_T48
         #  _LC1_T50 &  _LC2_T50;

-- Node name is '|sinhron_reg:198|:3955' 
-- Equation name is '_LC3_T48', type is buried 
_LC3_T48 = LCELL( _EQ1011);
  _EQ1011=  _LC1_T48 &  _LC1_T50 &  _LC5_T48
         #  _LC1_T48 & !_LC1_T50 & !_LC5_T48
         # !_LC2_T50 &  _LC5_T48;

-- Node name is '|sinhron_reg:198|:3957' 
-- Equation name is '_LC6_T50', type is buried 
_LC6_T50 = LCELL( _EQ1012);
  _EQ1012=  _LC1_T37 &  _LC1_T48 &  _LC8_T50
         # !_LC1_T37 &  _LC1_T48 & !_LC8_T50
         # !_LC2_T50 &  _LC8_T50;

-- Node name is '|sinhron_reg:198|:3958' 
-- Equation name is '_LC3_T37', type is buried 
_LC3_T37 = LCELL( _EQ1013);
  _EQ1013=  _LC1_T48 &  _LC2_T37 &  _LC5_T37
         #  _LC1_T48 & !_LC2_T37 & !_LC5_T37
         # !_LC2_T50 &  _LC5_T37;

-- Node name is '|sinhron_reg:198|:3960' 
-- Equation name is '_LC5_T32', type is buried 
_LC5_T32 = LCELL( _EQ1014);
  _EQ1014=  _LC1_T48 &  _LC2_T32 &  _LC3_T32
         #  _LC1_T48 & !_LC2_T32 & !_LC3_T32
         #  _LC2_T32 & !_LC2_T50;

-- Node name is '|sinhron_reg:198|:3962' 
-- Equation name is '_LC7_T48', type is buried 
_LC7_T48 = LCELL( _EQ1015);
  _EQ1015= !_LC1_A39 &  _LC6_T48 &  _LC8_T48
         # !_LC1_A39 & !_LC2_T50 &  _LC8_T48;

-- Node name is '|sinhron_reg:198|:3963' 
-- Equation name is '_LC4_T48', type is buried 
_LC4_T48 = LCELL( _EQ1016);
  _EQ1016= !_LC1_A39 &  _LC3_T48;

-- Node name is '|sinhron_reg:198|:3964' 
-- Equation name is '_LC4_T50', type is buried 
_LC4_T50 = LCELL( _EQ1017);
  _EQ1017= !_LC1_A39 &  _LC3_T50
         # !_LC1_A39 & !_LC2_T50 &  _LC5_T50;

-- Node name is '|sinhron_reg:198|:3965' 
-- Equation name is '_LC7_T50', type is buried 
_LC7_T50 = LCELL( _EQ1018);
  _EQ1018= !_LC1_A39 &  _LC6_T50;

-- Node name is '|sinhron_reg:198|:3967' 
-- Equation name is '_LC7_T37', type is buried 
_LC7_T37 = LCELL( _EQ1019);
  _EQ1019= !_LC1_A39 &  _LC6_T37
         # !_LC1_A39 & !_LC2_T50 &  _LC8_T37;

-- Node name is '|sinhron_reg:198|~3985~1' 
-- Equation name is '_LC7_T32', type is buried 
-- synthesized logic cell 
_LC7_T32 = LCELL( _EQ1020);
  _EQ1020=  _LC1_T32
         # !_LC1_A39 & !_LC2_T50;

-- Node name is '|sinhron_reg:198|~4021~1' 
-- Equation name is '_LC1_I33', type is buried 
-- synthesized logic cell 
_LC1_I33 = LCELL( _EQ1021);
  _EQ1021=  _LC1_A39 &  _LC2_F8
         #  _LC1_A39 & !_LC3_B13;

-- Node name is '|sinhron_reg:198|:4045' 
-- Equation name is '_LC4_I41', type is buried 
_LC4_I41 = LCELL( _EQ1022);
  _EQ1022=  _LC5_I41
         # !_LC2_F8 &  _LC3_B13;

-- Node name is '|sinhron_reg:198|:4047' 
-- Equation name is '_LC5_I33', type is buried 
_LC5_I33 = LCELL( _EQ1023);
  _EQ1023=  _LC2_I33
         # !_LC2_F8 &  _LC3_B13;

-- Node name is '|sinhron_reg:198|:4095' 
-- Equation name is '_LC3_I49', type is buried 
_LC3_I49 = LCELL( _EQ1024);
  _EQ1024=  _LC2_I48 &  _LC5_I49 &  _LC8_I49
         #  _LC1_I41 &  _LC2_I48 &  _LC5_I49
         # !_LC1_I41 &  _LC2_I48 & !_LC5_I49 & !_LC8_I49;

-- Node name is '|sinhron_reg:198|:4098' 
-- Equation name is '_LC6_I41', type is buried 
_LC6_I41 = LCELL( _EQ1025);
  _EQ1025=  _LC2_I33 &  _LC2_I48 &  _LC8_I41
         #  _LC2_I48 &  _LC8_I33 &  _LC8_I41
         # !_LC2_I33 &  _LC2_I48 & !_LC8_I33 & !_LC8_I41;

-- Node name is '|sinhron_reg:198|~4100~1' 
-- Equation name is '_LC2_I48', type is buried 
-- synthesized logic cell 
_LC2_I48 = LCELL( _EQ1026);
  _EQ1026=  _LC2_I49 &  _LC8_I48
         #  _LC2_I49 &  _LC5_I48
         #  _LC1_I49 &  _LC2_I49;

-- Node name is '|sinhron_reg:198|:4111' 
-- Equation name is '_LC3_I48', type is buried 
_LC3_I48 = LCELL( _EQ1027);
  _EQ1027=  _LC1_I49 &  _LC2_I48 &  _LC5_I48
         # !_LC1_I49 &  _LC2_I48 & !_LC5_I48
         # !_LC2_I49 &  _LC5_I48;

-- Node name is '|sinhron_reg:198|:4113' 
-- Equation name is '_LC6_I49', type is buried 
_LC6_I49 = LCELL( _EQ1028);
  _EQ1028=  _LC1_I41 &  _LC2_I48 &  _LC8_I49
         # !_LC1_I41 &  _LC2_I48 & !_LC8_I49
         # !_LC2_I49 &  _LC8_I49;

-- Node name is '|sinhron_reg:198|:4114' 
-- Equation name is '_LC3_I41', type is buried 
_LC3_I41 = LCELL( _EQ1029);
  _EQ1029=  _LC2_I41 &  _LC2_I48 &  _LC5_I41
         # !_LC2_I41 &  _LC2_I48 & !_LC5_I41
         # !_LC2_I49 &  _LC5_I41;

-- Node name is '|sinhron_reg:198|:4116' 
-- Equation name is '_LC4_I33', type is buried 
_LC4_I33 = LCELL( _EQ1030);
  _EQ1030=  _LC2_I33 &  _LC2_I48 &  _LC8_I33
         # !_LC2_I33 &  _LC2_I48 & !_LC8_I33
         #  _LC2_I33 & !_LC2_I49;

-- Node name is '|sinhron_reg:198|:4118' 
-- Equation name is '_LC7_I48', type is buried 
_LC7_I48 = LCELL( _EQ1031);
  _EQ1031= !_LC1_A39 &  _LC6_I48 &  _LC8_I48
         # !_LC1_A39 & !_LC2_I49 &  _LC8_I48;

-- Node name is '|sinhron_reg:198|:4119' 
-- Equation name is '_LC4_I48', type is buried 
_LC4_I48 = LCELL( _EQ1032);
  _EQ1032= !_LC1_A39 &  _LC3_I48;

-- Node name is '|sinhron_reg:198|:4120' 
-- Equation name is '_LC4_I49', type is buried 
_LC4_I49 = LCELL( _EQ1033);
  _EQ1033= !_LC1_A39 &  _LC3_I49
         # !_LC1_A39 & !_LC2_I49 &  _LC5_I49;

-- Node name is '|sinhron_reg:198|:4121' 
-- Equation name is '_LC7_I49', type is buried 
_LC7_I49 = LCELL( _EQ1034);
  _EQ1034= !_LC1_A39 &  _LC6_I49;

-- Node name is '|sinhron_reg:198|:4123' 
-- Equation name is '_LC7_I41', type is buried 
_LC7_I41 = LCELL( _EQ1035);
  _EQ1035= !_LC1_A39 &  _LC6_I41
         # !_LC1_A39 & !_LC2_I49 &  _LC8_I41;

-- Node name is '|sinhron_reg:198|~4141~1' 
-- Equation name is '_LC6_I33', type is buried 
-- synthesized logic cell 
_LC6_I33 = LCELL( _EQ1036);
  _EQ1036=  _LC1_I33
         # !_LC1_A39 & !_LC2_I49;

-- Node name is '|sinhron_reg:198|~4177~1' 
-- Equation name is '_LC1_J51', type is buried 
-- synthesized logic cell 
_LC1_J51 = LCELL( _EQ1037);
  _EQ1037=  _LC1_A39 & !_LC2_F8
         #  _LC1_A39 & !_LC3_B13;

-- Node name is '|sinhron_reg:198|:4201' 
-- Equation name is '_LC4_J29', type is buried 
_LC4_J29 = LCELL( _EQ1038);
  _EQ1038=  _LC5_J29
         #  _LC2_F8 &  _LC3_B13;

-- Node name is '|sinhron_reg:198|:4203' 
-- Equation name is '_LC6_J51', type is buried 
_LC6_J51 = LCELL( _EQ1039);
  _EQ1039=  _LC2_J51
         #  _LC2_F8 &  _LC3_B13;

-- Node name is '|sinhron_reg:198|:4251' 
-- Equation name is '_LC2_J33', type is buried 
_LC2_J33 = LCELL( _EQ1040);
  _EQ1040=  _LC1_J43 &  _LC5_J33 &  _LC8_J33
         #  _LC1_J29 &  _LC1_J43 &  _LC5_J33
         # !_LC1_J29 &  _LC1_J43 & !_LC5_J33 & !_LC8_J33;

-- Node name is '|sinhron_reg:198|:4254' 
-- Equation name is '_LC6_J29', type is buried 
_LC6_J29 = LCELL( _EQ1041);
  _EQ1041=  _LC1_J43 &  _LC2_J51 &  _LC8_J29
         #  _LC1_J43 &  _LC3_J51 &  _LC8_J29
         #  _LC1_J43 & !_LC2_J51 & !_LC3_J51 & !_LC8_J29;

-- Node name is '|sinhron_reg:198|~4256~1' 
-- Equation name is '_LC1_J43', type is buried 
-- synthesized logic cell 
_LC1_J43 = LCELL( _EQ1042);
  _EQ1042=  _LC4_J51 &  _LC8_J43
         #  _LC4_J51 &  _LC5_J43
         #  _LC1_J33 &  _LC4_J51;

-- Node name is '|sinhron_reg:198|:4267' 
-- Equation name is '_LC3_J43', type is buried 
_LC3_J43 = LCELL( _EQ1043);
  _EQ1043=  _LC1_J33 &  _LC1_J43 &  _LC5_J43
         # !_LC1_J33 &  _LC1_J43 & !_LC5_J43
         # !_LC4_J51 &  _LC5_J43;

-- Node name is '|sinhron_reg:198|:4269' 
-- Equation name is '_LC6_J33', type is buried 
_LC6_J33 = LCELL( _EQ1044);
  _EQ1044=  _LC1_J29 &  _LC1_J43 &  _LC8_J33
         # !_LC1_J29 &  _LC1_J43 & !_LC8_J33
         # !_LC4_J51 &  _LC8_J33;

-- Node name is '|sinhron_reg:198|:4270' 
-- Equation name is '_LC3_J29', type is buried 
_LC3_J29 = LCELL( _EQ1045);
  _EQ1045=  _LC1_J43 &  _LC2_J29 &  _LC5_J29
         #  _LC1_J43 & !_LC2_J29 & !_LC5_J29
         # !_LC4_J51 &  _LC5_J29;

-- Node name is '|sinhron_reg:198|:4272' 
-- Equation name is '_LC5_J51', type is buried 
_LC5_J51 = LCELL( _EQ1046);
  _EQ1046=  _LC1_J43 &  _LC2_J51 &  _LC3_J51
         #  _LC1_J43 & !_LC2_J51 & !_LC3_J51
         #  _LC2_J51 & !_LC4_J51;

-- Node name is '|sinhron_reg:198|:4274' 
-- Equation name is '_LC7_J43', type is buried 
_LC7_J43 = LCELL( _EQ1047);
  _EQ1047= !_LC1_A39 &  _LC6_J43 &  _LC8_J43
         # !_LC1_A39 & !_LC4_J51 &  _LC8_J43;

-- Node name is '|sinhron_reg:198|:4275' 
-- Equation name is '_LC4_J43', type is buried 
_LC4_J43 = LCELL( _EQ1048);
  _EQ1048= !_LC1_A39 &  _LC3_J43;

-- Node name is '|sinhron_reg:198|:4276' 
-- Equation name is '_LC3_J33', type is buried 
_LC3_J33 = LCELL( _EQ1049);
  _EQ1049= !_LC1_A39 &  _LC2_J33
         # !_LC1_A39 & !_LC4_J51 &  _LC5_J33;

-- Node name is '|sinhron_reg:198|:4277' 
-- Equation name is '_LC7_J33', type is buried 
_LC7_J33 = LCELL( _EQ1050);
  _EQ1050= !_LC1_A39 &  _LC6_J33;

-- Node name is '|sinhron_reg:198|:4279' 
-- Equation name is '_LC7_J29', type is buried 
_LC7_J29 = LCELL( _EQ1051);
  _EQ1051= !_LC1_A39 &  _LC6_J29
         # !_LC1_A39 & !_LC4_J51 &  _LC8_J29;

-- Node name is '|sinhron_reg:198|~4297~1' 
-- Equation name is '_LC7_J51', type is buried 
-- synthesized logic cell 
_LC7_J51 = LCELL( _EQ1052);
  _EQ1052=  _LC1_J51
         # !_LC1_A39 & !_LC4_J51;

-- Node name is '|sinhron_reg:198|~4333~1' 
-- Equation name is '_LC1_L36', type is buried 
-- synthesized logic cell 
_LC1_L36 = LCELL( _EQ1053);
  _EQ1053=  _LC1_A39 &  _LC2_E33
         #  _LC1_A39 & !_LC3_B2;

-- Node name is '|sinhron_reg:198|:4357' 
-- Equation name is '_LC4_L31', type is buried 
_LC4_L31 = LCELL( _EQ1054);
  _EQ1054=  _LC5_L31
         # !_LC2_E33 &  _LC3_B2;

-- Node name is '|sinhron_reg:198|:4359' 
-- Equation name is '_LC5_L36', type is buried 
_LC5_L36 = LCELL( _EQ1055);
  _EQ1055=  _LC2_L36
         # !_LC2_E33 &  _LC3_B2;

-- Node name is '|sinhron_reg:198|:4407' 
-- Equation name is '_LC3_L50', type is buried 
_LC3_L50 = LCELL( _EQ1056);
  _EQ1056=  _LC1_L29 &  _LC5_L50 &  _LC8_L50
         #  _LC1_L29 &  _LC1_L31 &  _LC5_L50
         #  _LC1_L29 & !_LC1_L31 & !_LC5_L50 & !_LC8_L50;

-- Node name is '|sinhron_reg:198|:4410' 
-- Equation name is '_LC6_L31', type is buried 
_LC6_L31 = LCELL( _EQ1057);
  _EQ1057=  _LC1_L29 &  _LC2_L36 &  _LC8_L31
         #  _LC1_L29 &  _LC3_L36 &  _LC8_L31
         #  _LC1_L29 & !_LC2_L36 & !_LC3_L36 & !_LC8_L31;

-- Node name is '|sinhron_reg:198|~4412~1' 
-- Equation name is '_LC1_L29', type is buried 
-- synthesized logic cell 
_LC1_L29 = LCELL( _EQ1058);
  _EQ1058=  _LC2_L50 &  _LC8_L29
         #  _LC2_L50 &  _LC5_L29
         #  _LC1_L50 &  _LC2_L50;

-- Node name is '|sinhron_reg:198|:4423' 
-- Equation name is '_LC3_L29', type is buried 
_LC3_L29 = LCELL( _EQ1059);
  _EQ1059=  _LC1_L29 &  _LC1_L50 &  _LC5_L29
         #  _LC1_L29 & !_LC1_L50 & !_LC5_L29
         # !_LC2_L50 &  _LC5_L29;

-- Node name is '|sinhron_reg:198|:4425' 
-- Equation name is '_LC6_L50', type is buried 
_LC6_L50 = LCELL( _EQ1060);
  _EQ1060=  _LC1_L29 &  _LC1_L31 &  _LC8_L50
         #  _LC1_L29 & !_LC1_L31 & !_LC8_L50
         # !_LC2_L50 &  _LC8_L50;

-- Node name is '|sinhron_reg:198|:4426' 
-- Equation name is '_LC3_L31', type is buried 
_LC3_L31 = LCELL( _EQ1061);
  _EQ1061=  _LC1_L29 &  _LC2_L31 &  _LC5_L31
         #  _LC1_L29 & !_LC2_L31 & !_LC5_L31
         # !_LC2_L50 &  _LC5_L31;

-- Node name is '|sinhron_reg:198|:4428' 
-- Equation name is '_LC4_L36', type is buried 
_LC4_L36 = LCELL( _EQ1062);
  _EQ1062=  _LC1_L29 &  _LC2_L36 &  _LC3_L36
         #  _LC1_L29 & !_LC2_L36 & !_LC3_L36
         #  _LC2_L36 & !_LC2_L50;

-- Node name is '|sinhron_reg:198|:4430' 
-- Equation name is '_LC7_L29', type is buried 
_LC7_L29 = LCELL( _EQ1063);
  _EQ1063= !_LC1_A39 &  _LC6_L29 &  _LC8_L29
         # !_LC1_A39 & !_LC2_L50 &  _LC8_L29;

-- Node name is '|sinhron_reg:198|:4431' 
-- Equation name is '_LC4_L29', type is buried 
_LC4_L29 = LCELL( _EQ1064);
  _EQ1064= !_LC1_A39 &  _LC3_L29;

-- Node name is '|sinhron_reg:198|:4432' 
-- Equation name is '_LC4_L50', type is buried 
_LC4_L50 = LCELL( _EQ1065);
  _EQ1065= !_LC1_A39 &  _LC3_L50
         # !_LC1_A39 & !_LC2_L50 &  _LC5_L50;

-- Node name is '|sinhron_reg:198|:4433' 
-- Equation name is '_LC7_L50', type is buried 
_LC7_L50 = LCELL( _EQ1066);
  _EQ1066= !_LC1_A39 &  _LC6_L50;

-- Node name is '|sinhron_reg:198|:4435' 
-- Equation name is '_LC7_L31', type is buried 
_LC7_L31 = LCELL( _EQ1067);
  _EQ1067= !_LC1_A39 &  _LC6_L31
         # !_LC1_A39 & !_LC2_L50 &  _LC8_L31;

-- Node name is '|sinhron_reg:198|~4453~1' 
-- Equation name is '_LC7_L36', type is buried 
-- synthesized logic cell 
_LC7_L36 = LCELL( _EQ1068);
  _EQ1068=  _LC1_L36
         # !_LC1_A39 & !_LC2_L50;

-- Node name is '|sinhron_reg:198|~4489~1' 
-- Equation name is '_LC1_I52', type is buried 
-- synthesized logic cell 
_LC1_I52 = LCELL( _EQ1069);
  _EQ1069=  _LC1_A39 &  _LC8_D12
         #  _LC1_A39 & !_LC1_B2;

-- Node name is '|sinhron_reg:198|:4513' 
-- Equation name is '_LC4_I32', type is buried 
_LC4_I32 = LCELL( _EQ1070);
  _EQ1070=  _LC5_I32
         #  _LC1_B2 & !_LC8_D12;

-- Node name is '|sinhron_reg:198|:4515' 
-- Equation name is '_LC6_I52', type is buried 
_LC6_I52 = LCELL( _EQ1071);
  _EQ1071=  _LC2_I52
         #  _LC1_B2 & !_LC8_D12;

-- Node name is '|sinhron_reg:198|:4563' 
-- Equation name is '_LC2_I35', type is buried 
_LC2_I35 = LCELL( _EQ1072);
  _EQ1072=  _LC2_I42 &  _LC5_I35 &  _LC8_I35
         #  _LC2_I32 &  _LC2_I42 &  _LC5_I35
         # !_LC2_I32 &  _LC2_I42 & !_LC5_I35 & !_LC8_I35;

-- Node name is '|sinhron_reg:198|:4566' 
-- Equation name is '_LC6_I32', type is buried 
_LC6_I32 = LCELL( _EQ1073);
  _EQ1073=  _LC2_I42 &  _LC2_I52 &  _LC8_I32
         #  _LC2_I42 &  _LC3_I52 &  _LC8_I32
         #  _LC2_I42 & !_LC2_I52 & !_LC3_I52 & !_LC8_I32;

-- Node name is '|sinhron_reg:198|~4568~1' 
-- Equation name is '_LC2_I42', type is buried 
-- synthesized logic cell 
_LC2_I42 = LCELL( _EQ1074);
  _EQ1074=  _LC4_I52 &  _LC7_I42
         #  _LC4_I42 &  _LC4_I52
         #  _LC1_I35 &  _LC4_I52;

-- Node name is '|sinhron_reg:198|:4579' 
-- Equation name is '_LC1_I42', type is buried 
_LC1_I42 = LCELL( _EQ1075);
  _EQ1075=  _LC1_I35 &  _LC2_I42 &  _LC4_I42
         # !_LC1_I35 &  _LC2_I42 & !_LC4_I42
         #  _LC4_I42 & !_LC4_I52;

-- Node name is '|sinhron_reg:198|:4581' 
-- Equation name is '_LC6_I35', type is buried 
_LC6_I35 = LCELL( _EQ1076);
  _EQ1076=  _LC2_I32 &  _LC2_I42 &  _LC8_I35
         # !_LC2_I32 &  _LC2_I42 & !_LC8_I35
         # !_LC4_I52 &  _LC8_I35;

-- Node name is '|sinhron_reg:198|:4582' 
-- Equation name is '_LC3_I32', type is buried 
_LC3_I32 = LCELL( _EQ1077);
  _EQ1077=  _LC1_I32 &  _LC2_I42 &  _LC5_I32
         # !_LC1_I32 &  _LC2_I42 & !_LC5_I32
         # !_LC4_I52 &  _LC5_I32;

-- Node name is '|sinhron_reg:198|:4584' 
-- Equation name is '_LC5_I52', type is buried 
_LC5_I52 = LCELL( _EQ1078);
  _EQ1078=  _LC2_I42 &  _LC2_I52 &  _LC3_I52
         #  _LC2_I42 & !_LC2_I52 & !_LC3_I52
         #  _LC2_I52 & !_LC4_I52;

-- Node name is '|sinhron_reg:198|:4586' 
-- Equation name is '_LC6_I42', type is buried 
_LC6_I42 = LCELL( _EQ1079);
  _EQ1079= !_LC1_A39 &  _LC5_I42 &  _LC7_I42
         # !_LC1_A39 & !_LC4_I52 &  _LC7_I42;

-- Node name is '|sinhron_reg:198|:4587' 
-- Equation name is '_LC3_I42', type is buried 
_LC3_I42 = LCELL( _EQ1080);
  _EQ1080= !_LC1_A39 &  _LC1_I42;

-- Node name is '|sinhron_reg:198|:4588' 
-- Equation name is '_LC3_I35', type is buried 
_LC3_I35 = LCELL( _EQ1081);
  _EQ1081= !_LC1_A39 &  _LC2_I35
         # !_LC1_A39 & !_LC4_I52 &  _LC5_I35;

-- Node name is '|sinhron_reg:198|:4589' 
-- Equation name is '_LC7_I35', type is buried 
_LC7_I35 = LCELL( _EQ1082);
  _EQ1082= !_LC1_A39 &  _LC6_I35;

-- Node name is '|sinhron_reg:198|:4591' 
-- Equation name is '_LC7_I32', type is buried 
_LC7_I32 = LCELL( _EQ1083);
  _EQ1083= !_LC1_A39 &  _LC6_I32
         # !_LC1_A39 & !_LC4_I52 &  _LC8_I32;

-- Node name is '|sinhron_reg:198|~4609~1' 
-- Equation name is '_LC7_I52', type is buried 
-- synthesized logic cell 
_LC7_I52 = LCELL( _EQ1084);
  _EQ1084=  _LC1_I52
         # !_LC1_A39 & !_LC4_I52;

-- Node name is '|sinhron_reg:198|~4645~1' 
-- Equation name is '_LC1_O43', type is buried 
-- synthesized logic cell 
_LC1_O43 = LCELL( _EQ1085);
  _EQ1085=  _LC1_A39 & !_LC2_E33
         #  _LC1_A39 & !_LC3_B2;

-- Node name is '|sinhron_reg:198|:4669' 
-- Equation name is '_LC4_O32', type is buried 
_LC4_O32 = LCELL( _EQ1086);
  _EQ1086=  _LC5_O32
         #  _LC2_E33 &  _LC3_B2;

-- Node name is '|sinhron_reg:198|:4671' 
-- Equation name is '_LC5_O38', type is buried 
_LC5_O38 = LCELL( _EQ1087);
  _EQ1087=  _LC1_O38
         #  _LC2_E33 &  _LC3_B2;

-- Node name is '|sinhron_reg:198|:4719' 
-- Equation name is '_LC3_O43', type is buried 
_LC3_O43 = LCELL( _EQ1088);
  _EQ1088=  _LC2_O29 &  _LC5_O43 &  _LC8_O43
         #  _LC1_O32 &  _LC2_O29 &  _LC5_O43
         # !_LC1_O32 &  _LC2_O29 & !_LC5_O43 & !_LC8_O43;

-- Node name is '|sinhron_reg:198|:4722' 
-- Equation name is '_LC6_O32', type is buried 
_LC6_O32 = LCELL( _EQ1089);
  _EQ1089=  _LC1_O38 &  _LC2_O29 &  _LC8_O32
         #  _LC2_O29 &  _LC3_O38 &  _LC8_O32
         # !_LC1_O38 &  _LC2_O29 & !_LC3_O38 & !_LC8_O32;

-- Node name is '|sinhron_reg:198|~4724~1' 
-- Equation name is '_LC2_O29', type is buried 
-- synthesized logic cell 
_LC2_O29 = LCELL( _EQ1090);
  _EQ1090=  _LC2_O38 &  _LC8_O29
         #  _LC2_O38 &  _LC5_O29
         #  _LC2_O38 &  _LC2_O43;

-- Node name is '|sinhron_reg:198|:4735' 
-- Equation name is '_LC3_O29', type is buried 
_LC3_O29 = LCELL( _EQ1091);
  _EQ1091=  _LC2_O29 &  _LC2_O43 &  _LC5_O29
         #  _LC2_O29 & !_LC2_O43 & !_LC5_O29
         # !_LC2_O38 &  _LC5_O29;

-- Node name is '|sinhron_reg:198|:4737' 
-- Equation name is '_LC6_O43', type is buried 
_LC6_O43 = LCELL( _EQ1092);
  _EQ1092=  _LC1_O32 &  _LC2_O29 &  _LC8_O43
         # !_LC1_O32 &  _LC2_O29 & !_LC8_O43
         # !_LC2_O38 &  _LC8_O43;

-- Node name is '|sinhron_reg:198|:4738' 
-- Equation name is '_LC3_O32', type is buried 
_LC3_O32 = LCELL( _EQ1093);
  _EQ1093=  _LC2_O29 &  _LC2_O32 &  _LC5_O32
         #  _LC2_O29 & !_LC2_O32 & !_LC5_O32
         # !_LC2_O38 &  _LC5_O32;

-- Node name is '|sinhron_reg:198|:4740' 
-- Equation name is '_LC4_O38', type is buried 
_LC4_O38 = LCELL( _EQ1094);
  _EQ1094=  _LC1_O38 &  _LC2_O29 &  _LC3_O38
         # !_LC1_O38 &  _LC2_O29 & !_LC3_O38
         #  _LC1_O38 & !_LC2_O38;

-- Node name is '|sinhron_reg:198|:4742' 
-- Equation name is '_LC7_O29', type is buried 
_LC7_O29 = LCELL( _EQ1095);
  _EQ1095= !_LC1_A39 &  _LC6_O29 &  _LC8_O29
         # !_LC1_A39 & !_LC2_O38 &  _LC8_O29;

-- Node name is '|sinhron_reg:198|:4743' 
-- Equation name is '_LC4_O29', type is buried 
_LC4_O29 = LCELL( _EQ1096);
  _EQ1096= !_LC1_A39 &  _LC3_O29;

-- Node name is '|sinhron_reg:198|:4744' 
-- Equation name is '_LC4_O43', type is buried 
_LC4_O43 = LCELL( _EQ1097);
  _EQ1097= !_LC1_A39 &  _LC3_O43
         # !_LC1_A39 & !_LC2_O38 &  _LC5_O43;

-- Node name is '|sinhron_reg:198|:4745' 
-- Equation name is '_LC7_O43', type is buried 
_LC7_O43 = LCELL( _EQ1098);
  _EQ1098= !_LC1_A39 &  _LC6_O43;

-- Node name is '|sinhron_reg:198|:4747' 
-- Equation name is '_LC7_O32', type is buried 
_LC7_O32 = LCELL( _EQ1099);
  _EQ1099= !_LC1_A39 &  _LC6_O32
         # !_LC1_A39 & !_LC2_O38 &  _LC8_O32;

-- Node name is '|sinhron_reg:198|~4765~1' 
-- Equation name is '_LC7_O38', type is buried 
-- synthesized logic cell 
_LC7_O38 = LCELL( _EQ1100);
  _EQ1100=  _LC1_O43
         # !_LC1_A39 & !_LC2_O38;

-- Node name is '|tst2:200|:73' = '|tst2:200|a0' 
-- Equation name is '_LC4_B29', type is buried 
_LC4_B29 = DFFE( _LC3_B24, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|tst2:200|:72' = '|tst2:200|a1' 
-- Equation name is '_LC4_B24', type is buried 
_LC4_B24 = DFFE( _LC2_B29, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|tst2:200|:71' = '|tst2:200|a2' 
-- Equation name is '_LC7_B24', type is buried 
_LC7_B24 = DFFE( _LC6_B24, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|tst2:200|:70' = '|tst2:200|a3' 
-- Equation name is '_LC2_B26', type is buried 
_LC2_B26 = DFFE( _LC2_B24, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|tst2:200|:69' = '|tst2:200|a4' 
-- Equation name is '_LC5_B25', type is buried 
_LC5_B25 = DFFE( _LC7_B25, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|tst2:200|:68' = '|tst2:200|a5' 
-- Equation name is '_LC3_B25', type is buried 
_LC3_B25 = DFFE( _LC8_B25, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|tst2:200|:67' = '|tst2:200|a6' 
-- Equation name is '_LC2_G26', type is buried 
_LC2_G26 = DFFE( _LC2_B25, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|tst2:200|:66' = '|tst2:200|a7' 
-- Equation name is '_LC2_B28', type is buried 
_LC2_B28 = DFFE( _LC1_B25, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|tst2:200|:41' = '|tst2:200|b0' 
-- Equation name is '_LC3_B38', type is buried 
_LC3_B38 = DFFE(!_LC3_B38, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|tst2:200|:40' = '|tst2:200|b1' 
-- Equation name is '_LC1_B38', type is buried 
_LC1_B38 = DFFE( _EQ1101, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1101= !_LC1_B38 &  _LC3_B38
         #  _LC1_B38 & !_LC3_B38;

-- Node name is '|tst2:200|:39' = '|tst2:200|b2' 
-- Equation name is '_LC4_B38', type is buried 
_LC4_B38 = DFFE( _EQ1102, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1102= !_LC3_B38 &  _LC4_B38
         # !_LC1_B38 &  _LC4_B38
         #  _LC1_B38 &  _LC3_B38 & !_LC4_B38;

-- Node name is '|tst2:200|:38' = '|tst2:200|b3' 
-- Equation name is '_LC5_B38', type is buried 
_LC5_B38 = DFFE( _EQ1103, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1103= !_LC3_B38 &  _LC5_B38
         # !_LC1_B38 &  _LC5_B38
         # !_LC4_B38 &  _LC5_B38
         #  _LC1_B38 &  _LC3_B38 &  _LC4_B38 & !_LC5_B38;

-- Node name is '|tst2:200|:37' = '|tst2:200|b4' 
-- Equation name is '_LC3_B29', type is buried 
_LC3_B29 = DFFE( _EQ1104, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1104= !_LC2_B38 &  _LC3_B29
         #  _LC2_B38 & !_LC3_B29;

-- Node name is '|tst2:200|:36' = '|tst2:200|b5' 
-- Equation name is '_LC5_B29', type is buried 
_LC5_B29 = DFFE( _EQ1105, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1105= !_LC3_B29 &  _LC5_B29
         # !_LC2_B38 &  _LC5_B29
         #  _LC2_B38 &  _LC3_B29 & !_LC5_B29;

-- Node name is '|tst2:200|:35' = '|tst2:200|b6' 
-- Equation name is '_LC6_B29', type is buried 
_LC6_B29 = DFFE( _EQ1106, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1106= !_LC3_B29 &  _LC6_B29
         # !_LC2_B38 &  _LC6_B29
         # !_LC5_B29 &  _LC6_B29
         #  _LC2_B38 &  _LC3_B29 &  _LC5_B29 & !_LC6_B29;

-- Node name is '|tst2:200|:34' = '|tst2:200|b7' 
-- Equation name is '_LC8_B29', type is buried 
_LC8_B29 = DFFE( _EQ1107, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1107= !_LC7_B29 &  _LC8_B29
         #  _LC7_B29 & !_LC8_B29;

-- Node name is '|tst2:200|:33' = '|tst2:200|b8' 
-- Equation name is '_LC3_B24', type is buried 
_LC3_B24 = DFFE( _EQ1108, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1108= !_LC1_B29 &  _LC3_B24
         #  _LC1_B29 & !_LC3_B24;

-- Node name is '|tst2:200|:32' = '|tst2:200|b9' 
-- Equation name is '_LC2_B29', type is buried 
_LC2_B29 = DFFE( _EQ1109, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1109=  _LC2_B29 & !_LC8_B29
         #  _LC2_B29 & !_LC7_B29
         #  _LC2_B29 & !_LC3_B24
         # !_LC2_B29 &  _LC3_B24 &  _LC7_B29 &  _LC8_B29;

-- Node name is '|tst2:200|:31' = '|tst2:200|b10' 
-- Equation name is '_LC6_B24', type is buried 
_LC6_B24 = DFFE( _EQ1110, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1110= !_LC2_B29 &  _LC6_B24
         # !_LC3_B24 &  _LC6_B24
         # !_LC1_B29 &  _LC6_B24
         #  _LC1_B29 &  _LC2_B29 &  _LC3_B24 & !_LC6_B24;

-- Node name is '|tst2:200|:30' = '|tst2:200|b11' 
-- Equation name is '_LC2_B24', type is buried 
_LC2_B24 = DFFE( _EQ1111, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1111=  _LC2_B24 & !_LC6_B24
         #  _LC2_B24 & !_LC2_B29
         #  _LC2_B24 & !_LC5_B24
         # !_LC2_B24 &  _LC2_B29 &  _LC5_B24 &  _LC6_B24;

-- Node name is '|tst2:200|:29' = '|tst2:200|b12' 
-- Equation name is '_LC7_B25', type is buried 
_LC7_B25 = DFFE( _EQ1112, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1112= !_LC2_B24 &  _LC7_B25
         # !_LC1_B24 &  _LC7_B25
         #  _LC1_B24 &  _LC2_B24 & !_LC7_B25;

-- Node name is '|tst2:200|:28' = '|tst2:200|b13' 
-- Equation name is '_LC8_B25', type is buried 
_LC8_B25 = DFFE( _EQ1113, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1113= !_LC2_B24 &  _LC8_B25
         # !_LC1_B24 &  _LC8_B25
         # !_LC7_B25 &  _LC8_B25
         #  _LC1_B24 &  _LC2_B24 &  _LC7_B25 & !_LC8_B25;

-- Node name is '|tst2:200|:27' = '|tst2:200|b14' 
-- Equation name is '_LC2_B25', type is buried 
_LC2_B25 = DFFE( _EQ1114, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1114=  _LC2_B25 & !_LC8_B25
         #  _LC2_B25 & !_LC7_B25
         #  _LC2_B25 & !_LC6_B25
         # !_LC2_B25 &  _LC6_B25 &  _LC7_B25 &  _LC8_B25;

-- Node name is '|tst2:200|:26' = '|tst2:200|b15' 
-- Equation name is '_LC1_B25', type is buried 
_LC1_B25 = DFFE( _EQ1115, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1115=  _LC1_B25 & !_LC2_B25
         #  _LC1_B25 & !_LC8_B25
         #  _LC1_B25 & !_LC4_B25
         # !_LC1_B25 &  _LC2_B25 &  _LC4_B25 &  _LC8_B25;

-- Node name is '|tst2:200|lpm_add_sub:82|addcore:adder|:111' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_B38', type is buried 
_LC2_B38 = LCELL( _EQ1116);
  _EQ1116=  _LC1_B38 &  _LC3_B38 &  _LC4_B38 &  _LC5_B38;

-- Node name is '|tst2:200|lpm_add_sub:82|addcore:adder|:123' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_B29', type is buried 
_LC7_B29 = LCELL( _EQ1117);
  _EQ1117=  _LC2_B38 &  _LC3_B29 &  _LC5_B29 &  _LC6_B29;

-- Node name is '|tst2:200|lpm_add_sub:82|addcore:adder|:127' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_B29', type is buried 
_LC1_B29 = LCELL( _EQ1118);
  _EQ1118=  _LC7_B29 &  _LC8_B29;

-- Node name is '|tst2:200|lpm_add_sub:82|addcore:adder|:131' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_B24', type is buried 
_LC5_B24 = LCELL( _EQ1119);
  _EQ1119=  _LC1_B29 &  _LC3_B24;

-- Node name is '|tst2:200|lpm_add_sub:82|addcore:adder|:139' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_B24', type is buried 
_LC1_B24 = LCELL( _EQ1120);
  _EQ1120=  _LC1_B29 &  _LC2_B29 &  _LC3_B24 &  _LC6_B24;

-- Node name is '|tst2:200|lpm_add_sub:82|addcore:adder|:143' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC6_B25', type is buried 
_LC6_B25 = LCELL( _EQ1121);
  _EQ1121=  _LC1_B24 &  _LC2_B24;

-- Node name is '|tst2:200|lpm_add_sub:82|addcore:adder|:147' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_B25', type is buried 
_LC4_B25 = LCELL( _EQ1122);
  _EQ1122=  _LC1_B24 &  _LC2_B24 &  _LC7_B25;

-- Node name is '|tst2:201|:72' = '|tst2:201|a1' 
-- Equation name is '_LC2_Q48', type is buried 
_LC2_Q48 = DFFE( _LC8_Q48, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|tst2:201|:41' = '|tst2:201|b0' 
-- Equation name is '_LC3_Q39', type is buried 
_LC3_Q39 = DFFE(!_LC3_Q39, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|tst2:201|:40' = '|tst2:201|b1' 
-- Equation name is '_LC1_Q39', type is buried 
_LC1_Q39 = DFFE( _EQ1123, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1123= !_LC1_Q39 &  _LC3_Q39
         #  _LC1_Q39 & !_LC3_Q39;

-- Node name is '|tst2:201|:39' = '|tst2:201|b2' 
-- Equation name is '_LC4_Q39', type is buried 
_LC4_Q39 = DFFE( _EQ1124, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1124= !_LC3_Q39 &  _LC4_Q39
         # !_LC1_Q39 &  _LC4_Q39
         #  _LC1_Q39 &  _LC3_Q39 & !_LC4_Q39;

-- Node name is '|tst2:201|:38' = '|tst2:201|b3' 
-- Equation name is '_LC5_Q39', type is buried 
_LC5_Q39 = DFFE( _EQ1125, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1125= !_LC3_Q39 &  _LC5_Q39
         # !_LC1_Q39 &  _LC5_Q39
         # !_LC4_Q39 &  _LC5_Q39
         #  _LC1_Q39 &  _LC3_Q39 &  _LC4_Q39 & !_LC5_Q39;

-- Node name is '|tst2:201|:37' = '|tst2:201|b4' 
-- Equation name is '_LC1_Q48', type is buried 
_LC1_Q48 = DFFE( _EQ1126, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1126=  _LC1_Q48 & !_LC2_Q39
         # !_LC1_Q48 &  _LC2_Q39;

-- Node name is '|tst2:201|:36' = '|tst2:201|b5' 
-- Equation name is '_LC3_Q48', type is buried 
_LC3_Q48 = DFFE( _EQ1127, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1127= !_LC1_Q48 &  _LC3_Q48
         # !_LC2_Q39 &  _LC3_Q48
         #  _LC1_Q48 &  _LC2_Q39 & !_LC3_Q48;

-- Node name is '|tst2:201|:35' = '|tst2:201|b6' 
-- Equation name is '_LC4_Q48', type is buried 
_LC4_Q48 = DFFE( _EQ1128, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1128= !_LC1_Q48 &  _LC4_Q48
         # !_LC2_Q39 &  _LC4_Q48
         # !_LC3_Q48 &  _LC4_Q48
         #  _LC1_Q48 &  _LC2_Q39 &  _LC3_Q48 & !_LC4_Q48;

-- Node name is '|tst2:201|:34' = '|tst2:201|b7' 
-- Equation name is '_LC6_Q48', type is buried 
_LC6_Q48 = DFFE( _EQ1129, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1129= !_LC5_Q48 &  _LC6_Q48
         #  _LC5_Q48 & !_LC6_Q48;

-- Node name is '|tst2:201|:33' = '|tst2:201|b8' 
-- Equation name is '_LC7_Q48', type is buried 
_LC7_Q48 = DFFE( _EQ1130, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1130= !_LC6_Q48 &  _LC7_Q48
         # !_LC5_Q48 &  _LC7_Q48
         #  _LC5_Q48 &  _LC6_Q48 & !_LC7_Q48;

-- Node name is '|tst2:201|:32' = '|tst2:201|b9' 
-- Equation name is '_LC8_Q48', type is buried 
_LC8_Q48 = DFFE( _EQ1131, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1131= !_LC6_Q48 &  _LC8_Q48
         # !_LC5_Q48 &  _LC8_Q48
         # !_LC7_Q48 &  _LC8_Q48
         #  _LC5_Q48 &  _LC6_Q48 &  _LC7_Q48 & !_LC8_Q48;

-- Node name is '|tst2:201|lpm_add_sub:82|addcore:adder|:111' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC2_Q39', type is buried 
_LC2_Q39 = LCELL( _EQ1132);
  _EQ1132=  _LC1_Q39 &  _LC3_Q39 &  _LC4_Q39 &  _LC5_Q39;

-- Node name is '|tst2:201|lpm_add_sub:82|addcore:adder|:123' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC5_Q48', type is buried 
_LC5_Q48 = LCELL( _EQ1133);
  _EQ1133=  _LC1_Q48 &  _LC2_Q39 &  _LC3_Q48 &  _LC4_Q48;

-- Node name is '|tst2:202|:73' = '|tst2:202|a0' 
-- Equation name is '_LC2_K42', type is buried 
_LC2_K42 = DFFE( _LC4_K42, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|tst2:202|:72' = '|tst2:202|a1' 
-- Equation name is '_LC6_K42', type is buried 
_LC6_K42 = DFFE( _LC8_K42, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|tst2:202|:71' = '|tst2:202|a2' 
-- Equation name is '_LC2_K35', type is buried 
_LC2_K35 = DFFE( _LC3_K42, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|tst2:202|:70' = '|tst2:202|a3' 
-- Equation name is '_LC4_M36', type is buried 
_LC4_M36 = DFFE( _LC5_K42, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|tst2:202|:69' = '|tst2:202|a4' 
-- Equation name is '_LC3_K37', type is buried 
_LC3_K37 = DFFE( _LC7_K37, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|tst2:202|:68' = '|tst2:202|a5' 
-- Equation name is '_LC2_L40', type is buried 
_LC2_L40 = DFFE( _LC1_K37, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|tst2:202|:67' = '|tst2:202|a6' 
-- Equation name is '_LC2_K37', type is buried 
_LC2_K37 = DFFE( _LC8_K37, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|tst2:202|:66' = '|tst2:202|a7' 
-- Equation name is '_LC5_K37', type is buried 
_LC5_K37 = DFFE( _LC6_K37, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|tst2:202|:41' = '|tst2:202|b0' 
-- Equation name is '_LC3_K50', type is buried 
_LC3_K50 = DFFE(!_LC3_K50, GLOBAL( inp1),  VCC,  VCC,  VCC);

-- Node name is '|tst2:202|:40' = '|tst2:202|b1' 
-- Equation name is '_LC2_K50', type is buried 
_LC2_K50 = DFFE( _EQ1134, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1134= !_LC2_K50 &  _LC3_K50
         #  _LC2_K50 & !_LC3_K50;

-- Node name is '|tst2:202|:39' = '|tst2:202|b2' 
-- Equation name is '_LC4_K50', type is buried 
_LC4_K50 = DFFE( _EQ1135, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1135= !_LC3_K50 &  _LC4_K50
         # !_LC2_K50 &  _LC4_K50
         #  _LC2_K50 &  _LC3_K50 & !_LC4_K50;

-- Node name is '|tst2:202|:38' = '|tst2:202|b3' 
-- Equation name is '_LC2_K41', type is buried 
_LC2_K41 = DFFE( _EQ1136, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1136= !_LC1_K50 &  _LC2_K41
         #  _LC1_K50 & !_LC2_K41;

-- Node name is '|tst2:202|:37' = '|tst2:202|b4' 
-- Equation name is '_LC3_K41', type is buried 
_LC3_K41 = DFFE( _EQ1137, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1137= !_LC2_K41 &  _LC3_K41
         # !_LC1_K50 &  _LC3_K41
         #  _LC1_K50 &  _LC2_K41 & !_LC3_K41;

-- Node name is '|tst2:202|:36' = '|tst2:202|b5' 
-- Equation name is '_LC5_K41', type is buried 
_LC5_K41 = DFFE( _EQ1138, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1138= !_LC4_K41 &  _LC5_K41
         #  _LC4_K41 & !_LC5_K41;

-- Node name is '|tst2:202|:35' = '|tst2:202|b6' 
-- Equation name is '_LC6_K41', type is buried 
_LC6_K41 = DFFE( _EQ1139, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1139= !_LC5_K41 &  _LC6_K41
         # !_LC4_K41 &  _LC6_K41
         #  _LC4_K41 &  _LC5_K41 & !_LC6_K41;

-- Node name is '|tst2:202|:34' = '|tst2:202|b7' 
-- Equation name is '_LC7_K41', type is buried 
_LC7_K41 = DFFE( _EQ1140, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1140= !_LC5_K41 &  _LC7_K41
         # !_LC4_K41 &  _LC7_K41
         # !_LC6_K41 &  _LC7_K41
         #  _LC4_K41 &  _LC5_K41 &  _LC6_K41 & !_LC7_K41;

-- Node name is '|tst2:202|:33' = '|tst2:202|b8' 
-- Equation name is '_LC4_K42', type is buried 
_LC4_K42 = DFFE( _EQ1141, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1141= !_LC1_K41 &  _LC4_K42
         #  _LC1_K41 & !_LC4_K42;

-- Node name is '|tst2:202|:32' = '|tst2:202|b9' 
-- Equation name is '_LC8_K42', type is buried 
_LC8_K42 = DFFE( _EQ1142, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1142= !_LC4_K42 &  _LC8_K42
         # !_LC1_K41 &  _LC8_K42
         #  _LC1_K41 &  _LC4_K42 & !_LC8_K42;

-- Node name is '|tst2:202|:31' = '|tst2:202|b10' 
-- Equation name is '_LC3_K42', type is buried 
_LC3_K42 = DFFE( _EQ1143, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1143=  _LC3_K42 & !_LC4_K42
         # !_LC1_K41 &  _LC3_K42
         #  _LC3_K42 & !_LC8_K42
         #  _LC1_K41 & !_LC3_K42 &  _LC4_K42 &  _LC8_K42;

-- Node name is '|tst2:202|:30' = '|tst2:202|b11' 
-- Equation name is '_LC5_K42', type is buried 
_LC5_K42 = DFFE( _EQ1144, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1144= !_LC3_K42 &  _LC5_K42
         #  _LC5_K42 & !_LC8_K42
         #  _LC5_K42 & !_LC7_K42
         #  _LC3_K42 & !_LC5_K42 &  _LC7_K42 &  _LC8_K42;

-- Node name is '|tst2:202|:29' = '|tst2:202|b12' 
-- Equation name is '_LC7_K37', type is buried 
_LC7_K37 = DFFE( _EQ1145, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1145= !_LC1_K42 &  _LC7_K37
         #  _LC1_K42 & !_LC7_K37;

-- Node name is '|tst2:202|:28' = '|tst2:202|b13' 
-- Equation name is '_LC1_K37', type is buried 
_LC1_K37 = DFFE( _EQ1146, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1146=  _LC1_K37 & !_LC7_K37
         #  _LC1_K37 & !_LC1_K42
         # !_LC1_K37 &  _LC1_K42 &  _LC7_K37;

-- Node name is '|tst2:202|:27' = '|tst2:202|b14' 
-- Equation name is '_LC8_K37', type is buried 
_LC8_K37 = DFFE( _EQ1147, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1147= !_LC7_K37 &  _LC8_K37
         # !_LC1_K42 &  _LC8_K37
         # !_LC1_K37 &  _LC8_K37
         #  _LC1_K37 &  _LC1_K42 &  _LC7_K37 & !_LC8_K37;

-- Node name is '|tst2:202|:26' = '|tst2:202|b15' 
-- Equation name is '_LC6_K37', type is buried 
_LC6_K37 = DFFE( _EQ1148, GLOBAL( inp1),  VCC,  VCC,  VCC);
  _EQ1148=  _LC6_K37 & !_LC8_K37
         # !_LC1_K37 &  _LC6_K37
         # !_LC4_K37 &  _LC6_K37
         #  _LC1_K37 &  _LC4_K37 & !_LC6_K37 &  _LC8_K37;

-- Node name is '|tst2:202|lpm_add_sub:82|addcore:adder|:107' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_K50', type is buried 
_LC1_K50 = LCELL( _EQ1149);
  _EQ1149=  _LC2_K50 &  _LC3_K50 &  _LC4_K50;

-- Node name is '|tst2:202|lpm_add_sub:82|addcore:adder|:115' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_K41', type is buried 
_LC4_K41 = LCELL( _EQ1150);
  _EQ1150=  _LC1_K50 &  _LC2_K41 &  _LC3_K41;

-- Node name is '|tst2:202|lpm_add_sub:82|addcore:adder|:127' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_K41', type is buried 
_LC1_K41 = LCELL( _EQ1151);
  _EQ1151=  _LC4_K41 &  _LC5_K41 &  _LC6_K41 &  _LC7_K41;

-- Node name is '|tst2:202|lpm_add_sub:82|addcore:adder|:131' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC7_K42', type is buried 
_LC7_K42 = LCELL( _EQ1152);
  _EQ1152=  _LC1_K41 &  _LC4_K42;

-- Node name is '|tst2:202|lpm_add_sub:82|addcore:adder|:143' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC1_K42', type is buried 
_LC1_K42 = LCELL( _EQ1153);
  _EQ1153=  _LC3_K42 &  _LC5_K42 &  _LC7_K42 &  _LC8_K42;

-- Node name is '|tst2:202|lpm_add_sub:82|addcore:adder|:147' from file "addcore.tdf" line 312, column 64
-- Equation name is '_LC4_K37', type is buried 
_LC4_K37 = LCELL( _EQ1154);
  _EQ1154=  _LC1_K42 &  _LC7_K37;

-- Node name is ':152' 
-- Equation name is '_LC2_O33', type is buried 
_LC2_O33 = LCELL( _EQ1155);
  _EQ1155=  RXD1_FTDI &  RXD1_232_PLIS;

-- Node name is ':155' 
-- Equation name is '_LC4_P23', type is buried 
_LC4_P23 = LCELL( _EQ1156);
  _EQ1156=  RXD2_FTDI &  RXD_485;



Project Information     c:\soft_project\fpga\altera_pj\maxplus\sinhron_tst.rpt

** COMPILATION SETTINGS & TIMES **

Processing Menu Commands
------------------------

Design Doctor                             = on
   Rules                                  = FLEX Rules


Logic Synthesis:

   Synthesis Type Used                    = Multi-Level

   Default Synthesis Style                = NORMAL

      Logic option settings in 'NORMAL' style for 'FLEX10KE' family

      CARRY_CHAIN                         = ignore
      CARRY_CHAIN_LENGTH                  = 32
      CASCADE_CHAIN                       = ignore
      CASCADE_CHAIN_LENGTH                = 2
      DECOMPOSE_GATES                     = on
      DUPLICATE_LOGIC_EXTRACTION          = on
      MINIMIZATION                        = full
      MULTI_LEVEL_FACTORING               = on
      NOT_GATE_PUSH_BACK                  = on
      REDUCE_LOGIC                        = on
      REFACTORIZATION                     = on
      REGISTER_OPTIMIZATION               = on
      RESYNTHESIZE_NETWORK                = on
      SLOW_SLEW_RATE                      = off
      SUBFACTOR_EXTRACTION                = on
      IGNORE_SOFT_BUFFERS                 = on
      USE_LPM_FOR_AHDL_OPERATORS          = off

   Other logic synthesis settings:

      Automatic Global Clock              = on
      Automatic Global Clear              = on
      Automatic Global Preset             = on
      Automatic Global Output Enable      = on
      Automatic Fast I/O                  = off
      Automatic Register Packing          = off
      Automatic Open-Drain Pins           = on
      Automatic Implement in EAB          = off
      Optimize                            = 5

Default Timing Specifications: None

Cut All Bidir Feedback Timing Paths       = on
Cut All Clear & Preset Timing Paths       = on

Ignore Timing Assignments                 = off

Functional SNF Extractor                  = off

Linked SNF Extractor                      = off
Timing SNF Extractor                      = on
Optimize Timing SNF                       = off
Generate AHDL TDO File                    = off
Fitter Settings                           = NORMAL
Use Quartus Fitter                        = on
Smart Recompile                           = off
Total Recompile                           = off

Interfaces Menu Commands
------------------------

EDIF Netlist Writer                       = off
Verilog Netlist Writer                    = off
VHDL Netlist Writer                       = off

Compilation Times
-----------------

   Compiler Netlist Extractor             00:00:00
   Database Builder                       00:00:00
   Logic Synthesizer                      00:00:01
   Partitioner                            00:00:00
   Fitter                                 00:00:07
   Timing SNF Extractor                   00:00:00
   Assembler                              00:00:01
   Design Doctor                          00:00:02
   --------------------------             --------
   Total Time                             00:00:11


Memory Allocated
-----------------

Peak memory allocated during compilation  = 128,408K
