

================================================================
== Vitis HLS Report for 'conv_2d_cl_array_ap_fixed_3u_array_ap_fixed_16_6_5_3_0_4u_config2_s'
================================================================
* Date:           Mon Oct 21 14:06:16 2024

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.429 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    32771|    32771|  0.164 ms|  0.164 ms|  32771|  32771|     none|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |                                                                                  |                                                                       |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
        |                                     Instance                                     |                                 Module                                |   min   |   max   |    min    |    max    | min | max |   Type  |
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+
        |grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_141  |compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s  |        8|        8|  40.000 ns|  40.000 ns|    8|    8|      yes|
        +----------------------------------------------------------------------------------+-----------------------------------------------------------------------+---------+---------+-----------+-----------+-----+-----+---------+

        * Loop: 
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- ReadInputHeight_ReadInputWidth  |    32769|    32769|        10|          8|          1|  4096|       yes|
        +----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 10


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 8, D = 10, States = { 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 12 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 2 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %layer2_out, void @empty_5, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i48 %input_1_V, void @empty_4, i32 1, i32 1, void @empty_12, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (1.58ns)   --->   "%br_ln24 = br void" [firmware/nnet_utils/nnet_conv2d_stream.h:24]   --->   Operation 15 'br' 'br_ln24' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.09>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%indvar_flatten = phi i13 0, void %codeRepl, i13 %add_ln24, void %.split3" [firmware/nnet_utils/nnet_conv2d_stream.h:24]   --->   Operation 16 'phi' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (1.67ns)   --->   "%add_ln24 = add i13 %indvar_flatten, i13 1" [firmware/nnet_utils/nnet_conv2d_stream.h:24]   --->   Operation 17 'add' 'add_ln24' <Predicate = true> <Delay = 1.67> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.67> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 18 [1/1] (2.09ns)   --->   "%icmp_ln24 = icmp_eq  i13 %indvar_flatten, i13 4096" [firmware/nnet_utils/nnet_conv2d_stream.h:24]   --->   Operation 18 'icmp' 'icmp_ln24' <Predicate = true> <Delay = 2.09> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%br_ln24 = br i1 %icmp_ln24, void %.split3, void %_ZN4nnet25conv_2d_buffer_latency_clINS_5arrayI8ap_fixedILi16ELi6EL9ap_q_mode5EL9ap_o_mode3ELi0EELj3EEENS1_IS5_Lj4EEE7config2EEvRN3hls6streamIT_Li0EEERNSA_IT0_Li0EEEPNT1_8weight_tEPNSH_6bias_tE.exit" [firmware/nnet_utils/nnet_conv2d_stream.h:24]   --->   Operation 19 'br' 'br_ln24' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (0.00ns)   --->   "%input_1_V_read = read i48 @_ssdm_op_Read.axis.volatile.i48P128A, i48 %input_1_V" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 20 'read' 'input_1_V_read' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i48 %input_1_V_read" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 21 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%trunc_ln145_s = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %input_1_V_read, i32 16, i32 31" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 22 'partselect' 'trunc_ln145_s' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln145_3 = partselect i16 @_ssdm_op_PartSelect.i16.i48.i32.i32, i48 %input_1_V_read, i32 32, i32 47" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 23 'partselect' 'trunc_ln145_3' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_3 : Operation 24 [9/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>, i64 %layer2_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_3, i16 %kernel_data_V_6_3, i16 %kernel_data_V_6_0, i16 %kernel_data_V_6_4, i16 %kernel_data_V_6_1, i16 %kernel_data_V_6_5, i16 %kernel_data_V_6_2, i16 %kernel_data_V_6_12, i16 %kernel_data_V_6_9, i16 %kernel_data_V_6_13, i16 %kernel_data_V_6_10, i16 %kernel_data_V_6_14, i16 %kernel_data_V_6_11, i16 %kernel_data_V_6_21, i16 %kernel_data_V_6_18, i16 %kernel_data_V_6_22, i16 %kernel_data_V_6_19, i16 %kernel_data_V_6_23, i16 %kernel_data_V_6_20, i16 %kernel_data_V_6_6, i16 %kernel_data_V_6_7, i16 %kernel_data_V_6_8, i16 %kernel_data_V_6_15, i16 %kernel_data_V_6_16, i16 %kernel_data_V_6_17, i16 %kernel_data_V_6_24, i16 %kernel_data_V_6_25, i16 %kernel_data_V_6_26, i16 %line_buffer_Array_6_0_0, i16 %line_buffer_Array_6_1_0, i16 %line_buffer_Array_6_0_1, i16 %line_buffer_Array_6_1_1, i16 %line_buffer_Array_6_0_2, i16 %line_buffer_Array_6_1_2, i32 %sX_4, i32 %sY_4, i32 %pY_4, i32 %pX_4" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 24 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 25 [8/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>, i64 %layer2_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_3, i16 %kernel_data_V_6_3, i16 %kernel_data_V_6_0, i16 %kernel_data_V_6_4, i16 %kernel_data_V_6_1, i16 %kernel_data_V_6_5, i16 %kernel_data_V_6_2, i16 %kernel_data_V_6_12, i16 %kernel_data_V_6_9, i16 %kernel_data_V_6_13, i16 %kernel_data_V_6_10, i16 %kernel_data_V_6_14, i16 %kernel_data_V_6_11, i16 %kernel_data_V_6_21, i16 %kernel_data_V_6_18, i16 %kernel_data_V_6_22, i16 %kernel_data_V_6_19, i16 %kernel_data_V_6_23, i16 %kernel_data_V_6_20, i16 %kernel_data_V_6_6, i16 %kernel_data_V_6_7, i16 %kernel_data_V_6_8, i16 %kernel_data_V_6_15, i16 %kernel_data_V_6_16, i16 %kernel_data_V_6_17, i16 %kernel_data_V_6_24, i16 %kernel_data_V_6_25, i16 %kernel_data_V_6_26, i16 %line_buffer_Array_6_0_0, i16 %line_buffer_Array_6_1_0, i16 %line_buffer_Array_6_0_1, i16 %line_buffer_Array_6_1_1, i16 %line_buffer_Array_6_0_2, i16 %line_buffer_Array_6_1_2, i32 %sX_4, i32 %sY_4, i32 %pY_4, i32 %pX_4" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 25 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 26 [7/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>, i64 %layer2_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_3, i16 %kernel_data_V_6_3, i16 %kernel_data_V_6_0, i16 %kernel_data_V_6_4, i16 %kernel_data_V_6_1, i16 %kernel_data_V_6_5, i16 %kernel_data_V_6_2, i16 %kernel_data_V_6_12, i16 %kernel_data_V_6_9, i16 %kernel_data_V_6_13, i16 %kernel_data_V_6_10, i16 %kernel_data_V_6_14, i16 %kernel_data_V_6_11, i16 %kernel_data_V_6_21, i16 %kernel_data_V_6_18, i16 %kernel_data_V_6_22, i16 %kernel_data_V_6_19, i16 %kernel_data_V_6_23, i16 %kernel_data_V_6_20, i16 %kernel_data_V_6_6, i16 %kernel_data_V_6_7, i16 %kernel_data_V_6_8, i16 %kernel_data_V_6_15, i16 %kernel_data_V_6_16, i16 %kernel_data_V_6_17, i16 %kernel_data_V_6_24, i16 %kernel_data_V_6_25, i16 %kernel_data_V_6_26, i16 %line_buffer_Array_6_0_0, i16 %line_buffer_Array_6_1_0, i16 %line_buffer_Array_6_0_1, i16 %line_buffer_Array_6_1_1, i16 %line_buffer_Array_6_0_2, i16 %line_buffer_Array_6_1_2, i32 %sX_4, i32 %sY_4, i32 %pY_4, i32 %pX_4" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 26 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 27 [6/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>, i64 %layer2_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_3, i16 %kernel_data_V_6_3, i16 %kernel_data_V_6_0, i16 %kernel_data_V_6_4, i16 %kernel_data_V_6_1, i16 %kernel_data_V_6_5, i16 %kernel_data_V_6_2, i16 %kernel_data_V_6_12, i16 %kernel_data_V_6_9, i16 %kernel_data_V_6_13, i16 %kernel_data_V_6_10, i16 %kernel_data_V_6_14, i16 %kernel_data_V_6_11, i16 %kernel_data_V_6_21, i16 %kernel_data_V_6_18, i16 %kernel_data_V_6_22, i16 %kernel_data_V_6_19, i16 %kernel_data_V_6_23, i16 %kernel_data_V_6_20, i16 %kernel_data_V_6_6, i16 %kernel_data_V_6_7, i16 %kernel_data_V_6_8, i16 %kernel_data_V_6_15, i16 %kernel_data_V_6_16, i16 %kernel_data_V_6_17, i16 %kernel_data_V_6_24, i16 %kernel_data_V_6_25, i16 %kernel_data_V_6_26, i16 %line_buffer_Array_6_0_0, i16 %line_buffer_Array_6_1_0, i16 %line_buffer_Array_6_0_1, i16 %line_buffer_Array_6_1_1, i16 %line_buffer_Array_6_0_2, i16 %line_buffer_Array_6_1_2, i32 %sX_4, i32 %sY_4, i32 %pY_4, i32 %pX_4" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 27 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 28 [5/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>, i64 %layer2_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_3, i16 %kernel_data_V_6_3, i16 %kernel_data_V_6_0, i16 %kernel_data_V_6_4, i16 %kernel_data_V_6_1, i16 %kernel_data_V_6_5, i16 %kernel_data_V_6_2, i16 %kernel_data_V_6_12, i16 %kernel_data_V_6_9, i16 %kernel_data_V_6_13, i16 %kernel_data_V_6_10, i16 %kernel_data_V_6_14, i16 %kernel_data_V_6_11, i16 %kernel_data_V_6_21, i16 %kernel_data_V_6_18, i16 %kernel_data_V_6_22, i16 %kernel_data_V_6_19, i16 %kernel_data_V_6_23, i16 %kernel_data_V_6_20, i16 %kernel_data_V_6_6, i16 %kernel_data_V_6_7, i16 %kernel_data_V_6_8, i16 %kernel_data_V_6_15, i16 %kernel_data_V_6_16, i16 %kernel_data_V_6_17, i16 %kernel_data_V_6_24, i16 %kernel_data_V_6_25, i16 %kernel_data_V_6_26, i16 %line_buffer_Array_6_0_0, i16 %line_buffer_Array_6_1_0, i16 %line_buffer_Array_6_0_1, i16 %line_buffer_Array_6_1_1, i16 %line_buffer_Array_6_0_2, i16 %line_buffer_Array_6_1_2, i32 %sX_4, i32 %sY_4, i32 %pY_4, i32 %pX_4" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 28 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 29 [4/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>, i64 %layer2_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_3, i16 %kernel_data_V_6_3, i16 %kernel_data_V_6_0, i16 %kernel_data_V_6_4, i16 %kernel_data_V_6_1, i16 %kernel_data_V_6_5, i16 %kernel_data_V_6_2, i16 %kernel_data_V_6_12, i16 %kernel_data_V_6_9, i16 %kernel_data_V_6_13, i16 %kernel_data_V_6_10, i16 %kernel_data_V_6_14, i16 %kernel_data_V_6_11, i16 %kernel_data_V_6_21, i16 %kernel_data_V_6_18, i16 %kernel_data_V_6_22, i16 %kernel_data_V_6_19, i16 %kernel_data_V_6_23, i16 %kernel_data_V_6_20, i16 %kernel_data_V_6_6, i16 %kernel_data_V_6_7, i16 %kernel_data_V_6_8, i16 %kernel_data_V_6_15, i16 %kernel_data_V_6_16, i16 %kernel_data_V_6_17, i16 %kernel_data_V_6_24, i16 %kernel_data_V_6_25, i16 %kernel_data_V_6_26, i16 %line_buffer_Array_6_0_0, i16 %line_buffer_Array_6_1_0, i16 %line_buffer_Array_6_0_1, i16 %line_buffer_Array_6_1_1, i16 %line_buffer_Array_6_0_2, i16 %line_buffer_Array_6_1_2, i32 %sX_4, i32 %sY_4, i32 %pY_4, i32 %pX_4" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 29 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 30 [3/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>, i64 %layer2_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_3, i16 %kernel_data_V_6_3, i16 %kernel_data_V_6_0, i16 %kernel_data_V_6_4, i16 %kernel_data_V_6_1, i16 %kernel_data_V_6_5, i16 %kernel_data_V_6_2, i16 %kernel_data_V_6_12, i16 %kernel_data_V_6_9, i16 %kernel_data_V_6_13, i16 %kernel_data_V_6_10, i16 %kernel_data_V_6_14, i16 %kernel_data_V_6_11, i16 %kernel_data_V_6_21, i16 %kernel_data_V_6_18, i16 %kernel_data_V_6_22, i16 %kernel_data_V_6_19, i16 %kernel_data_V_6_23, i16 %kernel_data_V_6_20, i16 %kernel_data_V_6_6, i16 %kernel_data_V_6_7, i16 %kernel_data_V_6_8, i16 %kernel_data_V_6_15, i16 %kernel_data_V_6_16, i16 %kernel_data_V_6_17, i16 %kernel_data_V_6_24, i16 %kernel_data_V_6_25, i16 %kernel_data_V_6_26, i16 %line_buffer_Array_6_0_0, i16 %line_buffer_Array_6_1_0, i16 %line_buffer_Array_6_0_1, i16 %line_buffer_Array_6_1_1, i16 %line_buffer_Array_6_0_2, i16 %line_buffer_Array_6_1_2, i32 %sX_4, i32 %sY_4, i32 %pY_4, i32 %pX_4" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 30 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 31 [2/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>, i64 %layer2_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_3, i16 %kernel_data_V_6_3, i16 %kernel_data_V_6_0, i16 %kernel_data_V_6_4, i16 %kernel_data_V_6_1, i16 %kernel_data_V_6_5, i16 %kernel_data_V_6_2, i16 %kernel_data_V_6_12, i16 %kernel_data_V_6_9, i16 %kernel_data_V_6_13, i16 %kernel_data_V_6_10, i16 %kernel_data_V_6_14, i16 %kernel_data_V_6_11, i16 %kernel_data_V_6_21, i16 %kernel_data_V_6_18, i16 %kernel_data_V_6_22, i16 %kernel_data_V_6_19, i16 %kernel_data_V_6_23, i16 %kernel_data_V_6_20, i16 %kernel_data_V_6_6, i16 %kernel_data_V_6_7, i16 %kernel_data_V_6_8, i16 %kernel_data_V_6_15, i16 %kernel_data_V_6_16, i16 %kernel_data_V_6_17, i16 %kernel_data_V_6_24, i16 %kernel_data_V_6_25, i16 %kernel_data_V_6_26, i16 %line_buffer_Array_6_0_0, i16 %line_buffer_Array_6_1_0, i16 %line_buffer_Array_6_0_1, i16 %line_buffer_Array_6_1_1, i16 %line_buffer_Array_6_0_2, i16 %line_buffer_Array_6_1_2, i32 %sX_4, i32 %sY_4, i32 %pY_4, i32 %pX_4" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 31 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @ReadInputHeight_ReadInputWidth_str"   --->   Operation 32 'specloopname' 'specloopname_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 33 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 4096, i64 4096, i64 4096"   --->   Operation 33 'speclooptripcount' 'empty' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 34 [1/1] (0.00ns)   --->   "%specpipeline_ln144 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_3" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 34 'specpipeline' 'specpipeline_ln144' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 35 [1/1] (0.00ns)   --->   "%specloopname_ln144 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/mnt/Data/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 35 'specloopname' 'specloopname_ln144' <Predicate = (!icmp_ln24)> <Delay = 0.00>
ST_11 : Operation 36 [1/9] (0.00ns)   --->   "%call_ln31 = call void @compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>, i64 %layer2_out, i16 %trunc_ln145, i16 %trunc_ln145_s, i16 %trunc_ln145_3, i16 %kernel_data_V_6_3, i16 %kernel_data_V_6_0, i16 %kernel_data_V_6_4, i16 %kernel_data_V_6_1, i16 %kernel_data_V_6_5, i16 %kernel_data_V_6_2, i16 %kernel_data_V_6_12, i16 %kernel_data_V_6_9, i16 %kernel_data_V_6_13, i16 %kernel_data_V_6_10, i16 %kernel_data_V_6_14, i16 %kernel_data_V_6_11, i16 %kernel_data_V_6_21, i16 %kernel_data_V_6_18, i16 %kernel_data_V_6_22, i16 %kernel_data_V_6_19, i16 %kernel_data_V_6_23, i16 %kernel_data_V_6_20, i16 %kernel_data_V_6_6, i16 %kernel_data_V_6_7, i16 %kernel_data_V_6_8, i16 %kernel_data_V_6_15, i16 %kernel_data_V_6_16, i16 %kernel_data_V_6_17, i16 %kernel_data_V_6_24, i16 %kernel_data_V_6_25, i16 %kernel_data_V_6_26, i16 %line_buffer_Array_6_0_0, i16 %line_buffer_Array_6_1_0, i16 %line_buffer_Array_6_0_1, i16 %line_buffer_Array_6_1_1, i16 %line_buffer_Array_6_0_2, i16 %line_buffer_Array_6_1_2, i32 %sX_4, i32 %sY_4, i32 %pY_4, i32 %pX_4" [firmware/nnet_utils/nnet_conv2d_stream.h:31]   --->   Operation 36 'call' 'call_ln31' <Predicate = (!icmp_ln24)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_11 : Operation 37 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 37 'br' 'br_ln0' <Predicate = (!icmp_ln24)> <Delay = 0.00>

State 12 <SV = 2> <Delay = 0.00>
ST_12 : Operation 38 [1/1] (0.00ns)   --->   "%ret_ln79 = ret" [firmware/nnet_utils/nnet_conv2d_stream.h:79]   --->   Operation 38 'ret' 'ret_ln79' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_1_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ layer2_out]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ kernel_data_V_6_3]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_0]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_1]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_5]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_2]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_12]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_9]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_13]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_10]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_14]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_11]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_21]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_18]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_22]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_19]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_23]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_20]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_6]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_7]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_8]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_15]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_16]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_17]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_24]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_25]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ kernel_data_V_6_26]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ line_buffer_Array_6_0_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_6_1_0]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_6_0_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_6_1_1]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_6_0_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ line_buffer_Array_6_1_2]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=3; type=1; pingpong=0; private_global=0; MemPort=[2]; IO mode=ap_memory:ce=0
Port [ sX_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ sY_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pY_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
Port [ pX_4]:  wired=0; compound=0; hidden=1; nouse=1; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=0; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
specinterface_ln0  (specinterface    ) [ 0000000000000]
specinterface_ln0  (specinterface    ) [ 0000000000000]
br_ln24            (br               ) [ 0111111111110]
indvar_flatten     (phi              ) [ 0010000000000]
add_ln24           (add              ) [ 0111111111110]
icmp_ln24          (icmp             ) [ 0011111111110]
br_ln24            (br               ) [ 0000000000000]
input_1_V_read     (read             ) [ 0000000000000]
trunc_ln145        (trunc            ) [ 0000000000000]
trunc_ln145_s      (partselect       ) [ 0000000000000]
trunc_ln145_3      (partselect       ) [ 0000000000000]
specloopname_ln0   (specloopname     ) [ 0000000000000]
empty              (speclooptripcount) [ 0000000000000]
specpipeline_ln144 (specpipeline     ) [ 0000000000000]
specloopname_ln144 (specloopname     ) [ 0000000000000]
call_ln31          (call             ) [ 0000000000000]
br_ln0             (br               ) [ 0111111111110]
ret_ln79           (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_1_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="layer2_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="layer2_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="kernel_data_V_6_3">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_3"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="kernel_data_V_6_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_0"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="kernel_data_V_6_4">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="kernel_data_V_6_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="kernel_data_V_6_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_5"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="kernel_data_V_6_2">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_2"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="kernel_data_V_6_12">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_12"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="kernel_data_V_6_9">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_9"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="kernel_data_V_6_13">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_13"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="kernel_data_V_6_10">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_10"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="kernel_data_V_6_14">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_14"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="kernel_data_V_6_11">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_11"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="kernel_data_V_6_21">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_21"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="kernel_data_V_6_18">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_18"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="kernel_data_V_6_22">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_22"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="kernel_data_V_6_19">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_19"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="kernel_data_V_6_23">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_23"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="kernel_data_V_6_20">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_20"/></StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="kernel_data_V_6_6">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_6"/></StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="kernel_data_V_6_7">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="kernel_data_V_6_8">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_8"/></StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="kernel_data_V_6_15">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_15"/></StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="kernel_data_V_6_16">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_16"/></StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="kernel_data_V_6_17">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_17"/></StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="kernel_data_V_6_24">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_24"/></StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="kernel_data_V_6_25">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_25"/></StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="kernel_data_V_6_26">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="kernel_data_V_6_26"/></StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="line_buffer_Array_6_0_0">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_6_0_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="line_buffer_Array_6_1_0">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_6_1_0"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1000" name="line_buffer_Array_6_0_1">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_6_0_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="64" class="1000" name="line_buffer_Array_6_1_1">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_6_1_1"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="66" class="1000" name="line_buffer_Array_6_0_2">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_6_0_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="68" class="1000" name="line_buffer_Array_6_1_2">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="line_buffer_Array_6_1_2"/><MemPortTyVec>2 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="70" class="1000" name="sX_4">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sX_4"/></StgValue>
</bind>
</comp>

<comp id="72" class="1000" name="sY_4">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sY_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1000" name="pY_4">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pY_4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1000" name="pX_4">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="pX_4"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i48P128A"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i48.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="compute_output_buffer_2d<array,array<ap_fixed<16,6,5,3,0>,4u>,config2>"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ReadInputHeight_ReadInputWidth_str"/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_10"/></StgValue>
</bind>
</comp>

<comp id="124" class="1004" name="input_1_V_read_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="48" slack="0"/>
<pin id="126" dir="0" index="1" bw="48" slack="0"/>
<pin id="127" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_1_V_read/3 "/>
</bind>
</comp>

<comp id="130" class="1005" name="indvar_flatten_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="13" slack="1"/>
<pin id="132" dir="1" index="1" bw="13" slack="1"/>
</pin_list>
<bind>
<opset="indvar_flatten (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="indvar_flatten_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="13" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvar_flatten/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="0" slack="0"/>
<pin id="143" dir="0" index="1" bw="64" slack="0"/>
<pin id="144" dir="0" index="2" bw="16" slack="0"/>
<pin id="145" dir="0" index="3" bw="16" slack="0"/>
<pin id="146" dir="0" index="4" bw="16" slack="0"/>
<pin id="147" dir="0" index="5" bw="16" slack="0"/>
<pin id="148" dir="0" index="6" bw="16" slack="0"/>
<pin id="149" dir="0" index="7" bw="16" slack="0"/>
<pin id="150" dir="0" index="8" bw="16" slack="0"/>
<pin id="151" dir="0" index="9" bw="16" slack="0"/>
<pin id="152" dir="0" index="10" bw="16" slack="0"/>
<pin id="153" dir="0" index="11" bw="16" slack="0"/>
<pin id="154" dir="0" index="12" bw="16" slack="0"/>
<pin id="155" dir="0" index="13" bw="16" slack="0"/>
<pin id="156" dir="0" index="14" bw="16" slack="0"/>
<pin id="157" dir="0" index="15" bw="16" slack="0"/>
<pin id="158" dir="0" index="16" bw="16" slack="0"/>
<pin id="159" dir="0" index="17" bw="16" slack="0"/>
<pin id="160" dir="0" index="18" bw="16" slack="0"/>
<pin id="161" dir="0" index="19" bw="16" slack="0"/>
<pin id="162" dir="0" index="20" bw="16" slack="0"/>
<pin id="163" dir="0" index="21" bw="16" slack="0"/>
<pin id="164" dir="0" index="22" bw="16" slack="0"/>
<pin id="165" dir="0" index="23" bw="16" slack="0"/>
<pin id="166" dir="0" index="24" bw="16" slack="0"/>
<pin id="167" dir="0" index="25" bw="16" slack="0"/>
<pin id="168" dir="0" index="26" bw="16" slack="0"/>
<pin id="169" dir="0" index="27" bw="16" slack="0"/>
<pin id="170" dir="0" index="28" bw="16" slack="0"/>
<pin id="171" dir="0" index="29" bw="16" slack="0"/>
<pin id="172" dir="0" index="30" bw="16" slack="0"/>
<pin id="173" dir="0" index="31" bw="16" slack="0"/>
<pin id="174" dir="0" index="32" bw="16" slack="0"/>
<pin id="175" dir="0" index="33" bw="16" slack="0"/>
<pin id="176" dir="0" index="34" bw="16" slack="0"/>
<pin id="177" dir="0" index="35" bw="16" slack="0"/>
<pin id="178" dir="0" index="36" bw="16" slack="0"/>
<pin id="179" dir="0" index="37" bw="16" slack="0"/>
<pin id="180" dir="0" index="38" bw="32" slack="0"/>
<pin id="181" dir="0" index="39" bw="32" slack="0"/>
<pin id="182" dir="0" index="40" bw="32" slack="0"/>
<pin id="183" dir="0" index="41" bw="32" slack="0"/>
<pin id="184" dir="1" index="42" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln31/3 "/>
</bind>
</comp>

<comp id="224" class="1004" name="add_ln24_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="13" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln24/2 "/>
</bind>
</comp>

<comp id="230" class="1004" name="icmp_ln24_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="13" slack="0"/>
<pin id="232" dir="0" index="1" bw="13" slack="0"/>
<pin id="233" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln24/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln145_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="48" slack="0"/>
<pin id="238" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/3 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln145_s_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="16" slack="0"/>
<pin id="243" dir="0" index="1" bw="48" slack="0"/>
<pin id="244" dir="0" index="2" bw="6" slack="0"/>
<pin id="245" dir="0" index="3" bw="6" slack="0"/>
<pin id="246" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_s/3 "/>
</bind>
</comp>

<comp id="252" class="1004" name="trunc_ln145_3_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="16" slack="0"/>
<pin id="254" dir="0" index="1" bw="48" slack="0"/>
<pin id="255" dir="0" index="2" bw="7" slack="0"/>
<pin id="256" dir="0" index="3" bw="7" slack="0"/>
<pin id="257" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_3/3 "/>
</bind>
</comp>

<comp id="263" class="1005" name="add_ln24_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="13" slack="0"/>
<pin id="265" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opset="add_ln24 "/>
</bind>
</comp>

<comp id="268" class="1005" name="icmp_ln24_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="1"/>
<pin id="270" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln24 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="128"><net_src comp="98" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="0" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="133"><net_src comp="92" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="185"><net_src comp="110" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="186"><net_src comp="2" pin="0"/><net_sink comp="141" pin=1"/></net>

<net id="187"><net_src comp="4" pin="0"/><net_sink comp="141" pin=5"/></net>

<net id="188"><net_src comp="6" pin="0"/><net_sink comp="141" pin=6"/></net>

<net id="189"><net_src comp="8" pin="0"/><net_sink comp="141" pin=7"/></net>

<net id="190"><net_src comp="10" pin="0"/><net_sink comp="141" pin=8"/></net>

<net id="191"><net_src comp="12" pin="0"/><net_sink comp="141" pin=9"/></net>

<net id="192"><net_src comp="14" pin="0"/><net_sink comp="141" pin=10"/></net>

<net id="193"><net_src comp="16" pin="0"/><net_sink comp="141" pin=11"/></net>

<net id="194"><net_src comp="18" pin="0"/><net_sink comp="141" pin=12"/></net>

<net id="195"><net_src comp="20" pin="0"/><net_sink comp="141" pin=13"/></net>

<net id="196"><net_src comp="22" pin="0"/><net_sink comp="141" pin=14"/></net>

<net id="197"><net_src comp="24" pin="0"/><net_sink comp="141" pin=15"/></net>

<net id="198"><net_src comp="26" pin="0"/><net_sink comp="141" pin=16"/></net>

<net id="199"><net_src comp="28" pin="0"/><net_sink comp="141" pin=17"/></net>

<net id="200"><net_src comp="30" pin="0"/><net_sink comp="141" pin=18"/></net>

<net id="201"><net_src comp="32" pin="0"/><net_sink comp="141" pin=19"/></net>

<net id="202"><net_src comp="34" pin="0"/><net_sink comp="141" pin=20"/></net>

<net id="203"><net_src comp="36" pin="0"/><net_sink comp="141" pin=21"/></net>

<net id="204"><net_src comp="38" pin="0"/><net_sink comp="141" pin=22"/></net>

<net id="205"><net_src comp="40" pin="0"/><net_sink comp="141" pin=23"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="141" pin=24"/></net>

<net id="207"><net_src comp="44" pin="0"/><net_sink comp="141" pin=25"/></net>

<net id="208"><net_src comp="46" pin="0"/><net_sink comp="141" pin=26"/></net>

<net id="209"><net_src comp="48" pin="0"/><net_sink comp="141" pin=27"/></net>

<net id="210"><net_src comp="50" pin="0"/><net_sink comp="141" pin=28"/></net>

<net id="211"><net_src comp="52" pin="0"/><net_sink comp="141" pin=29"/></net>

<net id="212"><net_src comp="54" pin="0"/><net_sink comp="141" pin=30"/></net>

<net id="213"><net_src comp="56" pin="0"/><net_sink comp="141" pin=31"/></net>

<net id="214"><net_src comp="58" pin="0"/><net_sink comp="141" pin=32"/></net>

<net id="215"><net_src comp="60" pin="0"/><net_sink comp="141" pin=33"/></net>

<net id="216"><net_src comp="62" pin="0"/><net_sink comp="141" pin=34"/></net>

<net id="217"><net_src comp="64" pin="0"/><net_sink comp="141" pin=35"/></net>

<net id="218"><net_src comp="66" pin="0"/><net_sink comp="141" pin=36"/></net>

<net id="219"><net_src comp="68" pin="0"/><net_sink comp="141" pin=37"/></net>

<net id="220"><net_src comp="70" pin="0"/><net_sink comp="141" pin=38"/></net>

<net id="221"><net_src comp="72" pin="0"/><net_sink comp="141" pin=39"/></net>

<net id="222"><net_src comp="74" pin="0"/><net_sink comp="141" pin=40"/></net>

<net id="223"><net_src comp="76" pin="0"/><net_sink comp="141" pin=41"/></net>

<net id="228"><net_src comp="134" pin="4"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="94" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="234"><net_src comp="134" pin="4"/><net_sink comp="230" pin=0"/></net>

<net id="235"><net_src comp="96" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="239"><net_src comp="124" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="247"><net_src comp="100" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="248"><net_src comp="124" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="249"><net_src comp="102" pin="0"/><net_sink comp="241" pin=2"/></net>

<net id="250"><net_src comp="104" pin="0"/><net_sink comp="241" pin=3"/></net>

<net id="251"><net_src comp="241" pin="4"/><net_sink comp="141" pin=3"/></net>

<net id="258"><net_src comp="100" pin="0"/><net_sink comp="252" pin=0"/></net>

<net id="259"><net_src comp="124" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="260"><net_src comp="106" pin="0"/><net_sink comp="252" pin=2"/></net>

<net id="261"><net_src comp="108" pin="0"/><net_sink comp="252" pin=3"/></net>

<net id="262"><net_src comp="252" pin="4"/><net_sink comp="141" pin=4"/></net>

<net id="266"><net_src comp="224" pin="2"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="271"><net_src comp="230" pin="2"/><net_sink comp="268" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: layer2_out | {11 }
	Port: kernel_data_V_6_3 | {3 }
	Port: kernel_data_V_6_0 | {3 }
	Port: kernel_data_V_6_4 | {3 }
	Port: kernel_data_V_6_1 | {3 }
	Port: kernel_data_V_6_5 | {3 }
	Port: kernel_data_V_6_2 | {3 }
	Port: kernel_data_V_6_12 | {3 }
	Port: kernel_data_V_6_9 | {3 }
	Port: kernel_data_V_6_13 | {3 }
	Port: kernel_data_V_6_10 | {3 }
	Port: kernel_data_V_6_14 | {3 }
	Port: kernel_data_V_6_11 | {3 }
	Port: kernel_data_V_6_21 | {3 }
	Port: kernel_data_V_6_18 | {3 }
	Port: kernel_data_V_6_22 | {3 }
	Port: kernel_data_V_6_19 | {3 }
	Port: kernel_data_V_6_23 | {3 }
	Port: kernel_data_V_6_20 | {3 }
	Port: kernel_data_V_6_6 | {3 }
	Port: kernel_data_V_6_7 | {3 }
	Port: kernel_data_V_6_8 | {3 }
	Port: kernel_data_V_6_15 | {3 }
	Port: kernel_data_V_6_16 | {3 }
	Port: kernel_data_V_6_17 | {3 }
	Port: kernel_data_V_6_24 | {3 }
	Port: kernel_data_V_6_25 | {3 }
	Port: kernel_data_V_6_26 | {3 }
	Port: line_buffer_Array_6_0_0 | {3 }
	Port: line_buffer_Array_6_1_0 | {3 }
	Port: line_buffer_Array_6_0_1 | {3 }
	Port: line_buffer_Array_6_1_1 | {3 }
	Port: line_buffer_Array_6_0_2 | {3 }
	Port: line_buffer_Array_6_1_2 | {3 }
	Port: sX_4 | {4 5 }
	Port: sY_4 | {6 11 }
	Port: pY_4 | {5 11 }
	Port: pX_4 | {4 }
 - Input state : 
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : input_1_V | {3 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_3 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_0 | {6 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_4 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_1 | {6 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_5 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_2 | {5 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_12 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_9 | {4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_13 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_10 | {4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_14 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_11 | {5 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_21 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_18 | {5 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_22 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_19 | {5 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_23 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_20 | {5 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_6 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_7 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_8 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_15 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_16 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_17 | {3 5 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_24 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_25 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : kernel_data_V_6_26 | {3 4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : line_buffer_Array_6_0_0 | {3 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : line_buffer_Array_6_1_0 | {3 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : line_buffer_Array_6_0_1 | {3 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : line_buffer_Array_6_1_1 | {3 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : line_buffer_Array_6_0_2 | {3 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : line_buffer_Array_6_1_2 | {3 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : sX_4 | {4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : sY_4 | {4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : pY_4 | {4 }
	Port: conv_2d_cl<array<ap_fixed,3u>,array<ap_fixed<16,6,5,3,0>,4u>,config2> : pX_4 | {3 }
  - Chain level:
	State 1
	State 2
		add_ln24 : 1
		icmp_ln24 : 1
		br_ln24 : 2
	State 3
		call_ln31 : 1
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
| Operation|                                  Functional Unit                                 |   DSP   |  Delay  |    FF   |   LUT   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   call   | grp_compute_output_buffer_2d_array_array_ap_fixed_16_6_5_3_0_4u_config2_s_fu_141 |    76   |  119.1  |   8377  |   2610  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|    add   |                                  add_ln24_fu_224                                 |    0    |    0    |    0    |    14   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   icmp   |                                 icmp_ln24_fu_230                                 |    0    |    0    |    0    |    12   |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   read   |                            input_1_V_read_read_fu_124                            |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   trunc  |                                trunc_ln145_fu_236                                |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|partselect|                               trunc_ln145_s_fu_241                               |    0    |    0    |    0    |    0    |
|          |                               trunc_ln145_3_fu_252                               |    0    |    0    |    0    |    0    |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|
|   Total  |                                                                                  |    76   |  119.1  |   8377  |   2636  |
|----------|----------------------------------------------------------------------------------|---------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   add_ln24_reg_263   |   13   |
|   icmp_ln24_reg_268  |    1   |
|indvar_flatten_reg_130|   13   |
+----------------------+--------+
|         Total        |   27   |
+----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   76   |   119  |  8377  |  2636  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |   27   |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   76   |   119  |  8404  |  2636  |
+-----------+--------+--------+--------+--------+
