The design has assertions or cover properties.
The assertion browser can be used to view them. Click on the assertion toolbar button or use the menu 'Window->Panes->Assertion' to open it.
The file '/home/sf100212/lab-project-10gEthernetMAC/testbench/verilog/vcdplus.vpd' was opened successfully.
