#-----------------------------------------------------------
# Vivado v2017.1 (64-bit)
# SW Build 1846317 on Fri Apr 14 18:55:03 MDT 2017
# IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
# Start of session at: Tue Mar 16 16:38:06 2021
# Process ID: 2280
# Current directory: C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/project.runs/synth_1
# Command line: vivado.exe -log axi_algorithm.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source axi_algorithm.tcl
# Log file: C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/project.runs/synth_1/axi_algorithm.vds
# Journal file: C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/project.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source axi_algorithm.tcl -notrace
Command: synth_design -top axi_algorithm -part xc7z020clg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020-clg484'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 14740 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 305.363 ; gain = 81.906
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_algorithm' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm.vhd:38]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
INFO: [Synth 8-3491] module 'axi_algorithm_buffYi' declared at 'C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm_buffYi.vhd:12' bound to instance 'buf_DISTANCEX_out_V_U' of component 'axi_algorithm_buffYi' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm.vhd:276]
INFO: [Synth 8-638] synthesizing module 'axi_algorithm_buffYi' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm_buffYi.vhd:45]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 4 - type: integer 
	Parameter AddressWidth bound to: 2 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-3491] module 'axi_algorithm_buffYi_memcore' declared at 'C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm_buffYi_memcore.vhd:107' bound to instance 'axi_algorithm_buffYi_memcore_U' of component 'axi_algorithm_buffYi_memcore' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm_buffYi.vhd:79]
INFO: [Synth 8-638] synthesizing module 'axi_algorithm_buffYi_memcore' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm_buffYi_memcore.vhd:127]
	Parameter DataWidth bound to: 32 - type: integer 
	Parameter AddressRange bound to: 8 - type: integer 
	Parameter AddressWidth bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'axi_algorithm_buffYi_memcore_ram' declared at 'C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm_buffYi_memcore.vhd:13' bound to instance 'axi_algorithm_buffYi_memcore_ram_U' of component 'axi_algorithm_buffYi_memcore_ram' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm_buffYi_memcore.vhd:146]
INFO: [Synth 8-638] synthesizing module 'axi_algorithm_buffYi_memcore_ram' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm_buffYi_memcore.vhd:36]
	Parameter mem_type bound to: distributed - type: string 
	Parameter dwidth bound to: 32 - type: integer 
	Parameter awidth bound to: 3 - type: integer 
	Parameter mem_size bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'axi_algorithm_buffYi_memcore_ram' (1#1) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm_buffYi_memcore.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'axi_algorithm_buffYi_memcore' (2#1) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm_buffYi_memcore.vhd:127]
INFO: [Synth 8-256] done synthesizing module 'axi_algorithm_buffYi' (3#1) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm_buffYi.vhd:45]
INFO: [Synth 8-3491] module 'read_data49' declared at 'C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/read_data49.vhd:12' bound to instance 'read_data49_U0' of component 'read_data49' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm.vhd:301]
INFO: [Synth 8-638] synthesizing module 'read_data49' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/read_data49.vhd:38]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/read_data49.vhd:53]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/read_data49.vhd:56]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00001001_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/read_data49.vhd:252]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_pp0_stage0_iter0_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/read_data49.vhd:270]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state2_pp0_stage0_iter1_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/read_data49.vhd:276]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_0to0_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/read_data49.vhd:315]
WARNING: [Synth 8-6014] Unused sequential element ap_reset_idle_pp0_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/read_data49.vhd:335]
WARNING: [Synth 8-6014] Unused sequential element full_fifo_out_blk_n_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/read_data49.vhd:355]
WARNING: [Synth 8-6014] Unused sequential element input_AX_ALG_TDATA_blk_n_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/read_data49.vhd:376]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/read_data49.vhd:132]
WARNING: [Synth 8-6014] Unused sequential element full_fifo_out_write_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/read_data49.vhd:366]
WARNING: [Synth 8-6014] Unused sequential element input_dest_V_0_ack_out_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/read_data49.vhd:208]
INFO: [Synth 8-256] done synthesizing module 'read_data49' (4#1) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/read_data49.vhd:38]
INFO: [Synth 8-3491] module 'Block_arrayctor_loop_1' declared at 'C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/Block_arrayctor_loop_1.vhd:12' bound to instance 'Block_arrayctor_loop_1_U0' of component 'Block_arrayctor_loop_1' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm.vhd:325]
INFO: [Synth 8-638] synthesizing module 'Block_arrayctor_loop_1' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/Block_arrayctor_loop_1.vhd:26]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/Block_arrayctor_loop_1.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/Block_arrayctor_loop_1.vhd:38]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/Block_arrayctor_loop_1.vhd:106]
INFO: [Synth 8-256] done synthesizing module 'Block_arrayctor_loop_1' (5#1) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/Block_arrayctor_loop_1.vhd:26]
INFO: [Synth 8-3491] module 'sweep_algorithm_DECM' declared at 'C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:12' bound to instance 'sweep_algorithm_DECM_U0' of component 'sweep_algorithm_DECM' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm.vhd:337]
INFO: [Synth 8-638] synthesizing module 'sweep_algorithm_DECM' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:30]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:81]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:84]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:108]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:118]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:132]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:139]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:148]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:161]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:165]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:168]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:173]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:188]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:191]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:204]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 2049 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'sweep_algorithm_Dbkb' declared at 'C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_Dbkb.vhd:107' bound to instance 'aux_array_V_U' of component 'sweep_algorithm_Dbkb' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:324]
INFO: [Synth 8-638] synthesizing module 'sweep_algorithm_Dbkb' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_Dbkb.vhd:127]
	Parameter DataWidth bound to: 24 - type: integer 
	Parameter AddressRange bound to: 2049 - type: integer 
	Parameter AddressWidth bound to: 12 - type: integer 
INFO: [Synth 8-3491] module 'sweep_algorithm_Dbkb_ram' declared at 'C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_Dbkb.vhd:13' bound to instance 'sweep_algorithm_Dbkb_ram_U' of component 'sweep_algorithm_Dbkb_ram' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_Dbkb.vhd:146]
INFO: [Synth 8-638] synthesizing module 'sweep_algorithm_Dbkb_ram' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_Dbkb.vhd:36]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 24 - type: integer 
	Parameter awidth bound to: 12 - type: integer 
	Parameter mem_size bound to: 2049 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sweep_algorithm_Dbkb_ram' (6#1) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_Dbkb.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'sweep_algorithm_Dbkb' (7#1) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_Dbkb.vhd:127]
	Parameter DataWidth bound to: 42 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'sweep_algorithm_Dcud' declared at 'C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_Dcud.vhd:77' bound to instance 'sum_V_U' of component 'sweep_algorithm_Dcud' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:343]
INFO: [Synth 8-638] synthesizing module 'sweep_algorithm_Dcud' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_Dcud.vhd:92]
	Parameter DataWidth bound to: 42 - type: integer 
	Parameter AddressRange bound to: 1024 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-3491] module 'sweep_algorithm_Dcud_ram' declared at 'C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_Dcud.vhd:13' bound to instance 'sweep_algorithm_Dcud_ram_U' of component 'sweep_algorithm_Dcud_ram' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_Dcud.vhd:106]
INFO: [Synth 8-638] synthesizing module 'sweep_algorithm_Dcud_ram' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_Dcud.vhd:31]
	Parameter mem_type bound to: block - type: string 
	Parameter dwidth bound to: 42 - type: integer 
	Parameter awidth bound to: 10 - type: integer 
	Parameter mem_size bound to: 1024 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sweep_algorithm_Dcud_ram' (8#1) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_Dcud.vhd:31]
INFO: [Synth 8-256] done synthesizing module 'sweep_algorithm_Dcud' (9#1) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_Dcud.vhd:92]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 42 - type: integer 
	Parameter dout_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-3491] module 'axi_algorithm_macdEe' declared at 'C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm_macdEe.vhd:42' bound to instance 'axi_algorithm_macdEe_U10' of component 'axi_algorithm_macdEe' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:357]
INFO: [Synth 8-638] synthesizing module 'axi_algorithm_macdEe' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm_macdEe.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 42 - type: integer 
	Parameter dout_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-3491] module 'axi_algorithm_macdEe_DSP48_0' declared at 'C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm_macdEe.vhd:12' bound to instance 'axi_algorithm_macdEe_DSP48_0_U' of component 'axi_algorithm_macdEe_DSP48_0' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm_macdEe.vhd:69]
INFO: [Synth 8-638] synthesizing module 'axi_algorithm_macdEe_DSP48_0' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm_macdEe.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'axi_algorithm_macdEe_DSP48_0' (10#1) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm_macdEe.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'axi_algorithm_macdEe' (11#1) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm_macdEe.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 42 - type: integer 
	Parameter dout_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-3491] module 'axi_algorithm_maceOg' declared at 'C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm_maceOg.vhd:42' bound to instance 'axi_algorithm_maceOg_U11' of component 'axi_algorithm_maceOg' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:371]
INFO: [Synth 8-638] synthesizing module 'axi_algorithm_maceOg' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm_maceOg.vhd:57]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 16 - type: integer 
	Parameter din1_WIDTH bound to: 16 - type: integer 
	Parameter din2_WIDTH bound to: 42 - type: integer 
	Parameter dout_WIDTH bound to: 42 - type: integer 
INFO: [Synth 8-3491] module 'axi_algorithm_maceOg_DSP48_1' declared at 'C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm_maceOg.vhd:12' bound to instance 'axi_algorithm_maceOg_DSP48_1_U' of component 'axi_algorithm_maceOg_DSP48_1' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm_maceOg.vhd:69]
INFO: [Synth 8-638] synthesizing module 'axi_algorithm_maceOg_DSP48_1' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm_maceOg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'axi_algorithm_maceOg_DSP48_1' (12#1) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm_maceOg.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'axi_algorithm_maceOg' (13#1) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm_maceOg.vhd:57]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:836]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:878]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp1_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:879]
INFO: [Synth 8-256] done synthesizing module 'sweep_algorithm_DECM' (14#1) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:30]
INFO: [Synth 8-3491] module 'Block_arrayctor_loop' declared at 'C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/Block_arrayctor_loop.vhd:12' bound to instance 'Block_arrayctor_loop_U0' of component 'Block_arrayctor_loop' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm.vhd:353]
INFO: [Synth 8-638] synthesizing module 'Block_arrayctor_loop' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/Block_arrayctor_loop.vhd:39]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/Block_arrayctor_loop.vhd:57]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/Block_arrayctor_loop.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/Block_arrayctor_loop.vhd:179]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/Block_arrayctor_loop.vhd:182]
INFO: [Synth 8-3491] module 'write_data' declared at 'C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/write_data.vhd:12' bound to instance 'grp_write_data_fu_46' of component 'write_data' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/Block_arrayctor_loop.vhd:212]
INFO: [Synth 8-638] synthesizing module 'write_data' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/write_data.vhd:35]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/write_data.vhd:60]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/write_data.vhd:63]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/write_data.vhd:134]
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/write_data.vhd:157]
WARNING: [Synth 8-6014] Unused sequential element output_dest_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/write_data.vhd:284]
WARNING: [Synth 8-6014] Unused sequential element output_id_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/write_data.vhd:318]
WARNING: [Synth 8-6014] Unused sequential element output_keep_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/write_data.vhd:352]
WARNING: [Synth 8-6014] Unused sequential element output_strb_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/write_data.vhd:434]
WARNING: [Synth 8-6014] Unused sequential element output_user_V_1_sel_rd_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/write_data.vhd:468]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state5_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/write_data.vhd:620]
WARNING: [Synth 8-6014] Unused sequential element ap_idle_pp0_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/write_data.vhd:643]
WARNING: [Synth 8-6014] Unused sequential element output_AX_ALG_TDATA_blk_n_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/write_data.vhd:692]
WARNING: [Synth 8-6014] Unused sequential element ap_block_pp0_stage0_flag00011011_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/write_data.vhd:599]
WARNING: [Synth 8-6014] Unused sequential element output_dest_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/write_data.vhd:300]
WARNING: [Synth 8-6014] Unused sequential element output_id_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/write_data.vhd:334]
WARNING: [Synth 8-6014] Unused sequential element output_keep_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/write_data.vhd:368]
WARNING: [Synth 8-6014] Unused sequential element output_last_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/write_data.vhd:402]
WARNING: [Synth 8-6014] Unused sequential element output_strb_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/write_data.vhd:450]
WARNING: [Synth 8-6014] Unused sequential element output_user_V_1_vld_in_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/write_data.vhd:484]
INFO: [Synth 8-256] done synthesizing module 'write_data' (15#1) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/write_data.vhd:35]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/Block_arrayctor_loop.vhd:762]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state1_ignore_call0_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/Block_arrayctor_loop.vhd:768]
WARNING: [Synth 8-6014] Unused sequential element ap_block_state3_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/Block_arrayctor_loop.vhd:774]
WARNING: [Synth 8-6014] Unused sequential element full_fifo_blk_n_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/Block_arrayctor_loop.vhd:813]
INFO: [Synth 8-256] done synthesizing module 'Block_arrayctor_loop' (16#1) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/Block_arrayctor_loop.vhd:39]
INFO: [Synth 8-3491] module 'fifo_w32_d3_A' declared at 'C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w32_d3_A.vhd:49' bound to instance 'full_fifo_channel_U' of component 'fifo_w32_d3_A' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm.vhd:378]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d3_A' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w32_d3_A.vhd:68]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w32_d3_A_shiftReg' declared at 'C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w32_d3_A.vhd:13' bound to instance 'U_fifo_w32_d3_A_shiftReg' of component 'fifo_w32_d3_A_shiftReg' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w32_d3_A.vhd:126]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d3_A_shiftReg' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w32_d3_A.vhd:26]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d3_A_shiftReg' (17#1) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w32_d3_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d3_A' (18#1) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w32_d3_A.vhd:68]
INFO: [Synth 8-3491] module 'fifo_w32_d2_A' declared at 'C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w32_d2_A.vhd:49' bound to instance 'buf_Tj_in_0_V_U' of component 'fifo_w32_d2_A' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm.vhd:391]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w32_d2_A.vhd:68]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w32_d2_A_shiftReg' declared at 'C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w32_d2_A.vhd:13' bound to instance 'U_fifo_w32_d2_A_shiftReg' of component 'fifo_w32_d2_A_shiftReg' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w32_d2_A.vhd:126]
INFO: [Synth 8-638] synthesizing module 'fifo_w32_d2_A_shiftReg' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w32_d2_A.vhd:26]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A_shiftReg' (19#1) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w32_d2_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w32_d2_A' (20#1) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w32_d2_A.vhd:68]
INFO: [Synth 8-3491] module 'fifo_w24_d2_A' declared at 'C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w24_d2_A.vhd:49' bound to instance 'p_Val2_cast_loc_ch_U' of component 'fifo_w24_d2_A' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm.vhd:404]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d2_A' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w24_d2_A.vhd:68]
	Parameter MEM_STYLE bound to: shiftreg - type: string 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-3491] module 'fifo_w24_d2_A_shiftReg' declared at 'C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w24_d2_A.vhd:13' bound to instance 'U_fifo_w24_d2_A_shiftReg' of component 'fifo_w24_d2_A_shiftReg' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w24_d2_A.vhd:126]
INFO: [Synth 8-638] synthesizing module 'fifo_w24_d2_A_shiftReg' [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w24_d2_A.vhd:26]
	Parameter DATA_WIDTH bound to: 24 - type: integer 
	Parameter ADDR_WIDTH bound to: 2 - type: integer 
	Parameter DEPTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d2_A_shiftReg' (21#1) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w24_d2_A.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'fifo_w24_d2_A' (22#1) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w24_d2_A.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'axi_algorithm' (23#1) [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm.vhd:38]
WARNING: [Synth 8-3331] design sweep_algorithm_Dcud has unconnected port reset
WARNING: [Synth 8-3331] design sweep_algorithm_Dbkb has unconnected port reset
WARNING: [Synth 8-3331] design Block_arrayctor_loop_1 has unconnected port p_read[31]
WARNING: [Synth 8-3331] design Block_arrayctor_loop_1 has unconnected port p_read[30]
WARNING: [Synth 8-3331] design Block_arrayctor_loop_1 has unconnected port p_read[29]
WARNING: [Synth 8-3331] design Block_arrayctor_loop_1 has unconnected port p_read[28]
WARNING: [Synth 8-3331] design Block_arrayctor_loop_1 has unconnected port p_read[27]
WARNING: [Synth 8-3331] design Block_arrayctor_loop_1 has unconnected port p_read[26]
WARNING: [Synth 8-3331] design Block_arrayctor_loop_1 has unconnected port p_read[25]
WARNING: [Synth 8-3331] design Block_arrayctor_loop_1 has unconnected port p_read[24]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TKEEP[3]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TKEEP[2]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TKEEP[1]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TKEEP[0]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TSTRB[3]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TSTRB[2]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TSTRB[1]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TSTRB[0]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TUSER[3]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TUSER[2]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TUSER[1]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TUSER[0]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TLAST[0]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TID[4]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TID[3]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TID[2]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TID[1]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TID[0]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TDEST[4]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TDEST[3]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TDEST[2]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TDEST[1]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TDEST[0]
WARNING: [Synth 8-3331] design axi_algorithm_buffYi_memcore has unconnected port reset
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 354.461 ; gain = 131.004
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 354.461 ; gain = 131.004
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm.xdc]
Finished Parsing XDC File [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/axi_algorithm.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 684.141 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 684.141 ; gain = 460.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 684.141 ; gain = 460.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 684.141 ; gain = 460.684
---------------------------------------------------------------------------------
WARNING: [Synth 8-5557] Skipped directive 'ram_style', Block implementation is mandatory for this RAM (ram_reg)
INFO: [Synth 8-5544] ROM "input_data_V_0_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_5_i_fu_272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_i_fu_319_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_15_i_fu_655_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_i_fu_672_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_18_i_fu_421_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_14_i_fu_415_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_17_i_fu_575_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "reset_assign_fu_351_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element i_2_i_reg_239_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:548]
WARNING: [Synth 8-6014] Unused sequential element i_3_i_reg_250_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:559]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_3_fu_114_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:594]
WARNING: [Synth 8-6014] Unused sequential element i_2_reg_772_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:537]
WARNING: [Synth 8-6014] Unused sequential element i_reg_721_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:570]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5544] ROM "tmp_fu_112_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "last_assign_fu_129_p2" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_data_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_last_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5545] ROM "tmp_i_fu_66_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "output_AX_ALG_data_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_AX_ALG_dest_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_AX_ALG_id_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_AX_ALG_keep_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_AX_ALG_last_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_AX_ALG_strb_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "output_AX_ALG_user_V_1_state_cmp_full" won't be mapped to Block RAM because address size (2) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w32_d3_A.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w32_d3_A.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w32_d3_A.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[3] was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w32_d3_A.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w32_d2_A.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w32_d2_A.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w32_d2_A.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[0] was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w24_d2_A.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[1] was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w24_d2_A.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element SRL_SIG_reg[2] was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/fifo_w24_d2_A.vhd:36]
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 684.141 ; gain = 460.684
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 5     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               42 Bit    Registers := 2     
	               32 Bit    Registers := 19    
	               24 Bit    Registers := 3     
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 19    
	                1 Bit    Registers := 57    
+---RAMs : 
	              48K Bit         RAMs := 1     
	              42K Bit         RAMs := 1     
	              256 Bit         RAMs := 1     
+---Muxes : 
	   2 Input     42 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 12    
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     24 Bit        Muxes := 3     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   2 Input      3 Bit        Muxes := 3     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 26    
	   4 Input      2 Bit        Muxes := 16    
	   2 Input      1 Bit        Muxes := 73    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_algorithm_buffYi_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
+---RAMs : 
	              256 Bit         RAMs := 1     
Module axi_algorithm_buffYi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module read_data49 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 2     
	   4 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 5     
Module Block_arrayctor_loop_1 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     24 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 2     
Module sweep_algorithm_Dbkb_ram 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 2     
+---RAMs : 
	              48K Bit         RAMs := 1     
Module sweep_algorithm_Dcud_ram 
Detailed RTL Component Info : 
+---Registers : 
	               42 Bit    Registers := 1     
+---RAMs : 
	              42K Bit         RAMs := 1     
Module sweep_algorithm_DECM 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 4     
	   3 Input     32 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     12 Bit       Adders := 2     
	   2 Input     11 Bit       Adders := 2     
	   2 Input      3 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               42 Bit    Registers := 1     
	               32 Bit    Registers := 10    
	               16 Bit    Registers := 2     
	               13 Bit    Registers := 1     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 3     
	               10 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 10    
+---Muxes : 
	   2 Input     42 Bit        Muxes := 1     
	   4 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 6     
	   2 Input     24 Bit        Muxes := 1     
	   2 Input     13 Bit        Muxes := 1     
	   2 Input     12 Bit        Muxes := 8     
	   2 Input     11 Bit        Muxes := 2     
	   2 Input     10 Bit        Muxes := 2     
	   3 Input      8 Bit        Muxes := 2     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      2 Bit        Muxes := 4     
	   2 Input      1 Bit        Muxes := 20    
Module write_data 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 15    
Module Block_arrayctor_loop 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 7     
	                1 Bit    Registers := 18    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 3     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 8     
	   4 Input      2 Bit        Muxes := 7     
	   2 Input      1 Bit        Muxes := 19    
Module fifo_w32_d3_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w32_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
Module fifo_w24_d2_A 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "data21" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "data31" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5545] ROM "tmp_18_i_fu_421_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "tmp_5_i_fu_272_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_7_i_fu_319_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_15_i_fu_655_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_19_i_fu_672_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "tmp_14_i_fu_415_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "tmp_17_i_fu_575_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "reset_assign_fu_351_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element p_Val2_i_reg_810_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:382]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_i_reg_810_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:382]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_6_i_reg_805_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:678]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_2_i_reg_795_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:670]
WARNING: [Synth 8-6014] Unused sequential element i_reg_721_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:570]
WARNING: [Synth 8-6014] Unused sequential element i_2_reg_772_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:537]
WARNING: [Synth 8-6014] Unused sequential element i_2_i_reg_239_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:548]
WARNING: [Synth 8-6014] Unused sequential element i_3_i_reg_250_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:559]
WARNING: [Synth 8-6014] Unused sequential element p_Val2_3_fu_114_reg was removed.  [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_DECM.vhd:594]
DSP Report: Generating DSP p_Val2_i_reg_810_reg, operation Mode is: (C+A2*B2)'.
DSP Report: register p_Val2_2_i_reg_795_reg is absorbed into DSP p_Val2_i_reg_810_reg.
DSP Report: register p_Val2_2_i_reg_795_reg is absorbed into DSP p_Val2_i_reg_810_reg.
DSP Report: register p_Val2_i_reg_810_reg is absorbed into DSP p_Val2_i_reg_810_reg.
DSP Report: operator axi_algorithm_macdEe_U10/axi_algorithm_macdEe_DSP48_0_U/p is absorbed into DSP p_Val2_i_reg_810_reg.
DSP Report: operator axi_algorithm_macdEe_U10/axi_algorithm_macdEe_DSP48_0_U/m is absorbed into DSP p_Val2_i_reg_810_reg.
DSP Report: Generating DSP axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p, operation Mode is: PCIN-A2*B2.
DSP Report: register p_Val2_6_i_reg_805_reg is absorbed into DSP axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p.
DSP Report: register p_Val2_6_i_reg_805_reg is absorbed into DSP axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p.
DSP Report: operator axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p is absorbed into DSP axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p.
DSP Report: operator axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/m is absorbed into DSP axi_algorithm_maceOg_U11/axi_algorithm_maceOg_DSP48_1_U/p.
INFO: [Synth 8-5545] ROM "tmp_i_fu_66_p2" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design Block_arrayctor_loop_1 has unconnected port p_read[31]
WARNING: [Synth 8-3331] design Block_arrayctor_loop_1 has unconnected port p_read[30]
WARNING: [Synth 8-3331] design Block_arrayctor_loop_1 has unconnected port p_read[29]
WARNING: [Synth 8-3331] design Block_arrayctor_loop_1 has unconnected port p_read[28]
WARNING: [Synth 8-3331] design Block_arrayctor_loop_1 has unconnected port p_read[27]
WARNING: [Synth 8-3331] design Block_arrayctor_loop_1 has unconnected port p_read[26]
WARNING: [Synth 8-3331] design Block_arrayctor_loop_1 has unconnected port p_read[25]
WARNING: [Synth 8-3331] design Block_arrayctor_loop_1 has unconnected port p_read[24]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TKEEP[3]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TKEEP[2]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TKEEP[1]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TKEEP[0]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TSTRB[3]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TSTRB[2]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TSTRB[1]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TSTRB[0]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TUSER[3]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TUSER[2]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TUSER[1]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TUSER[0]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TLAST[0]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TID[4]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TID[3]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TID[2]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TID[1]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TID[0]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TDEST[4]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TDEST[3]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TDEST[2]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TDEST[1]
WARNING: [Synth 8-3331] design read_data49 has unconnected port input_AX_ALG_TDEST[0]
WARNING: [Synth 8-6014] Unused sequential element buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-3936] Found unconnected internal register 'sweep_algorithm_DECM_U0/aux_array_V_U/sweep_algorithm_Dbkb_ram_U/q1_reg' and it is trimmed from '24' to '16' bits. [C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/sweep_algorithm_Dbkb.vhd:95]
INFO: [Synth 8-3971] The signal sweep_algorithm_DECM_U0/aux_array_V_U/sweep_algorithm_Dbkb_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_1_U0/ap_CS_fsm_reg[0]' (FDSE) to 'read_data49_U0/ap_CS_fsm_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Block_arrayctor_loop_U0/ap_done_reg_reg )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\read_data49_U0/ap_CS_fsm_reg[0] )
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_dest_V_1_payload_B_reg[0]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_dest_V_1_payload_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_dest_V_1_payload_A_reg[0]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_dest_V_1_payload_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_dest_V_1_payload_B_reg[1]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_dest_V_1_payload_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_dest_V_1_payload_A_reg[1]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_dest_V_1_payload_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_dest_V_1_payload_B_reg[2]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_dest_V_1_payload_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_dest_V_1_payload_A_reg[2]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_dest_V_1_payload_A_reg[3]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_dest_V_1_payload_B_reg[3]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_dest_V_1_payload_B_reg[4]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_dest_V_1_payload_A_reg[3]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_dest_V_1_payload_A_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Block_arrayctor_loop_U0/output_AX_ALG_dest_V_1_payload_B_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Block_arrayctor_loop_U0/output_AX_ALG_dest_V_1_payload_A_reg[4] )
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_id_V_1_payload_B_reg[0]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_id_V_1_payload_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_id_V_1_payload_A_reg[0]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_id_V_1_payload_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_id_V_1_payload_B_reg[1]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_id_V_1_payload_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_id_V_1_payload_A_reg[1]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_id_V_1_payload_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_id_V_1_payload_B_reg[2]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_id_V_1_payload_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_id_V_1_payload_A_reg[2]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_id_V_1_payload_A_reg[3]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_id_V_1_payload_B_reg[3]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_id_V_1_payload_B_reg[4]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_id_V_1_payload_A_reg[3]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_id_V_1_payload_A_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Block_arrayctor_loop_U0/output_AX_ALG_id_V_1_payload_B_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Block_arrayctor_loop_U0/output_AX_ALG_id_V_1_payload_A_reg[4] )
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_user_V_1_payload_B_reg[0]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_user_V_1_payload_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_user_V_1_payload_A_reg[0]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_user_V_1_payload_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_user_V_1_payload_B_reg[1]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_user_V_1_payload_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_user_V_1_payload_A_reg[1]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_user_V_1_payload_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_user_V_1_payload_B_reg[2]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_user_V_1_payload_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_user_V_1_payload_A_reg[2]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_user_V_1_payload_A_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Block_arrayctor_loop_U0/output_AX_ALG_user_V_1_payload_B_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\Block_arrayctor_loop_U0/output_AX_ALG_user_V_1_payload_A_reg[3] )
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_strb_V_1_payload_B_reg[0]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_strb_V_1_payload_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_strb_V_1_payload_A_reg[0]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_strb_V_1_payload_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_strb_V_1_payload_B_reg[1]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_strb_V_1_payload_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_strb_V_1_payload_A_reg[1]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_strb_V_1_payload_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_strb_V_1_payload_B_reg[2]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_strb_V_1_payload_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_strb_V_1_payload_A_reg[2]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_strb_V_1_payload_A_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Block_arrayctor_loop_U0/output_AX_ALG_strb_V_1_payload_B_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Block_arrayctor_loop_U0/output_AX_ALG_strb_V_1_payload_A_reg[3] )
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_keep_V_1_payload_B_reg[0]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_keep_V_1_payload_B_reg[1]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_keep_V_1_payload_A_reg[0]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_keep_V_1_payload_A_reg[1]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_keep_V_1_payload_B_reg[1]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_keep_V_1_payload_B_reg[2]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_keep_V_1_payload_A_reg[1]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_keep_V_1_payload_A_reg[2]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_keep_V_1_payload_B_reg[2]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_keep_V_1_payload_B_reg[3]'
INFO: [Synth 8-3886] merging instance 'Block_arrayctor_loop_U0/output_AX_ALG_keep_V_1_payload_A_reg[2]' (FDE) to 'Block_arrayctor_loop_U0/output_AX_ALG_keep_V_1_payload_A_reg[3]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Block_arrayctor_loop_U0/output_AX_ALG_keep_V_1_payload_B_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\Block_arrayctor_loop_U0/output_AX_ALG_keep_V_1_payload_A_reg[3] )
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_A_reg[31]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_A_reg[30]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_A_reg[29]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_A_reg[28]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_A_reg[27]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_A_reg[26]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_A_reg[25]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_A_reg[24]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_A_reg[23]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_A_reg[22]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_A_reg[21]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_A_reg[20]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_A_reg[19]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_A_reg[18]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_B_reg[31]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_B_reg[30]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_B_reg[29]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_B_reg[28]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_B_reg[27]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_B_reg[26]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_B_reg[25]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_B_reg[24]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_B_reg[23]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_B_reg[22]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_B_reg[21]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_B_reg[20]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_B_reg[19]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/input_data_V_0_payload_B_reg[18]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/ap_return_preg_reg[31]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/ap_return_preg_reg[30]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/ap_return_preg_reg[29]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/ap_return_preg_reg[28]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/ap_return_preg_reg[27]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/ap_return_preg_reg[26]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/ap_return_preg_reg[25]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/ap_return_preg_reg[24]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/ap_return_preg_reg[23]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/ap_return_preg_reg[22]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/ap_return_preg_reg[21]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/ap_return_preg_reg[20]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/ap_return_preg_reg[19]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (read_data49_U0/ap_return_preg_reg[18]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (Block_arrayctor_loop_1_U0/ap_return_preg_reg[23]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (Block_arrayctor_loop_1_U0/ap_return_preg_reg[22]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (Block_arrayctor_loop_1_U0/ap_return_preg_reg[21]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (Block_arrayctor_loop_1_U0/ap_return_preg_reg[20]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (Block_arrayctor_loop_1_U0/ap_return_preg_reg[19]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (Block_arrayctor_loop_1_U0/ap_return_preg_reg[18]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/ind_i_fu_106_reg[2]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/tmp_1_reg_815_reg[2]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[31]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[30]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[29]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[28]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[27]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[26]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[25]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[24]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[23]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[22]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[21]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[20]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[19]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[18]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[17]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[16]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[15]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[14]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[13]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[12]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[11]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[10]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[9]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[8]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[7]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[6]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[5]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[4]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[3]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/contNuevoSuma_1_fu_98_reg[2]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/derivada_V_0_reg[30]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/derivada_V_0_reg[29]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/derivada_V_0_reg[28]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/derivada_V_0_reg[27]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/derivada_V_0_reg[26]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/derivada_V_0_reg[25]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/derivada_V_0_reg[24]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/derivada_V_0_reg[23]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/derivada_V_0_reg[22]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/derivada_V_0_reg[21]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/derivada_V_0_reg[20]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/derivada_V_0_reg[19]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/derivada_V_0_reg[18]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/derivada_V_0_reg[17]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/derivada_V_0_reg[16]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/derivada_V_0_reg[15]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/derivada_V_0_reg[14]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/derivada_V_0_reg[13]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/derivada_V_0_reg[12]) is unused and will be removed from module axi_algorithm.
WARNING: [Synth 8-3332] Sequential element (sweep_algorithm_DECM_U0/derivada_V_0_reg[11]) is unused and will be removed from module axi_algorithm.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 684.141 ; gain = 460.684
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name               | RTL Object | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|sweep_algorithm_Dbkb_ram: | ram_reg    | 4 K x 24(WRITE_FIRST)  | W | R | 4 K x 24(WRITE_FIRST)  | W | R | Port A and B     | 0      | 3      | 
|sweep_algorithm_Dcud_ram: | ram_reg    | 1 K x 42(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 1      | 1      | 
+--------------------------+------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+--------------+-------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|Module Name   | RTL Object                                                                                      | Inference      | Size (Depth x Width) | Primitives      | 
+--------------+-------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+
|axi_algorithm | buf_DISTANCEX_out_V_U/axi_algorithm_buffYi_memcore_U/axi_algorithm_buffYi_memcore_ram_U/ram_reg | User Attribute | 8 x 32               | RAM16X1D x 32   | 
+--------------+-------------------------------------------------------------------------------------------------+----------------+----------------------+-----------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|sweep_algorithm_DECM | (C+A2*B2)'  | 16     | 16     | 42     | -      | 42     | 1    | 1    | 0    | -    | -     | 0    | 1    | 
|sweep_algorithm_DECM | PCIN-A2*B2  | 16     | 16     | -      | -      | 42     | 1    | 1    | -    | -    | -     | 0    | 0    | 
+---------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:23 . Memory (MB): peak = 704.754 ; gain = 481.297
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 769.633 ; gain = 546.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance sweep_algorithm_DECM_U0/aux_array_V_U/sweep_algorithm_Dbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sweep_algorithm_DECM_U0/aux_array_V_U/sweep_algorithm_Dbkb_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sweep_algorithm_DECM_U0/aux_array_V_U/sweep_algorithm_Dbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sweep_algorithm_DECM_U0/aux_array_V_U/sweep_algorithm_Dbkb_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_Dcud_ram_U/ram_reg_0 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance sweep_algorithm_DECM_U0/sum_V_U/sweep_algorithm_Dcud_ram_U/ram_reg_1 (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 769.633 ; gain = 546.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 769.633 ; gain = 546.176
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 769.633 ; gain = 546.176
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 769.633 ; gain = 546.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 769.633 ; gain = 546.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 769.633 ; gain = 546.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 769.633 ; gain = 546.176
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Dynamic Shift Register Report:
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name       | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | SRL_SIG_reg[3] | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__1     | SRL_SIG_reg[2] | 4      | 32         | 32     | 0       | 0      | 0      | 0      | 
|dsrl__2     | SRL_SIG_reg[2] | 4      | 24         | 24     | 0       | 0      | 0      | 0      | 
+------------+----------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |    65|
|2     |DSP48E1    |     1|
|3     |DSP48E1_1  |     1|
|4     |LUT1       |   141|
|5     |LUT2       |   222|
|6     |LUT3       |   173|
|7     |LUT4       |    94|
|8     |LUT5       |   247|
|9     |LUT6       |   134|
|10    |RAM16X1D   |    32|
|11    |RAMB18E1   |     1|
|12    |RAMB36E1   |     2|
|13    |RAMB36E1_1 |     1|
|14    |SRL16E     |    68|
|15    |XORCY      |     1|
|16    |FDRE       |   706|
|17    |FDSE       |    13|
+------+-----------+------+

Report Instance Areas: 
+------+-----------------------------------------+---------------------------------+------+
|      |Instance                                 |Module                           |Cells |
+------+-----------------------------------------+---------------------------------+------+
|1     |top                                      |                                 |  1902|
|2     |  Block_arrayctor_loop_1_U0              |Block_arrayctor_loop_1           |    21|
|3     |  Block_arrayctor_loop_U0                |Block_arrayctor_loop             |   322|
|4     |    grp_write_data_fu_46                 |write_data                       |   193|
|5     |  buf_DISTANCEX_out_V_U                  |axi_algorithm_buffYi             |   109|
|6     |    axi_algorithm_buffYi_memcore_U       |axi_algorithm_buffYi_memcore     |    96|
|7     |      axi_algorithm_buffYi_memcore_ram_U |axi_algorithm_buffYi_memcore_ram |    96|
|8     |  buf_Tj_in_0_V_U                        |fifo_w32_d2_A                    |    51|
|9     |    U_fifo_w32_d2_A_shiftReg             |fifo_w32_d2_A_shiftReg           |    38|
|10    |  full_fifo_channel_U                    |fifo_w32_d3_A                    |    58|
|11    |    U_fifo_w32_d3_A_shiftReg             |fifo_w32_d3_A_shiftReg           |    45|
|12    |  p_Val2_cast_loc_ch_U                   |fifo_w24_d2_A                    |    34|
|13    |    U_fifo_w24_d2_A_shiftReg             |fifo_w24_d2_A_shiftReg           |    21|
|14    |  read_data49_U0                         |read_data49                      |   116|
|15    |  sweep_algorithm_DECM_U0                |sweep_algorithm_DECM             |  1191|
|16    |    aux_array_V_U                        |sweep_algorithm_Dbkb             |    96|
|17    |      sweep_algorithm_Dbkb_ram_U         |sweep_algorithm_Dbkb_ram         |    96|
|18    |    axi_algorithm_maceOg_U11             |axi_algorithm_maceOg             |    76|
|19    |      axi_algorithm_maceOg_DSP48_1_U     |axi_algorithm_maceOg_DSP48_1     |    76|
|20    |    sum_V_U                              |sweep_algorithm_Dcud             |    17|
|21    |      sweep_algorithm_Dcud_ram_U         |sweep_algorithm_Dcud_ram         |    17|
+------+-----------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 769.633 ; gain = 546.176
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 191 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:21 . Memory (MB): peak = 769.633 ; gain = 216.496
Synthesis Optimization Complete : Time (s): cpu = 00:00:25 ; elapsed = 00:00:26 . Memory (MB): peak = 769.633 ; gain = 546.176
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 104 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 33 instances were transformed.
  (MUXCY,XORCY) => CARRY4: 1 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 32 instances

197 Infos, 225 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 769.633 ; gain = 549.820
INFO: [Common 17-1381] The checkpoint 'C:/Users/Raul/Documents/barrido/BARRIDO_BASICO_cambioDec/crVar_17_1/sweepMinNoFilter/impl/vhdl/project.runs/synth_1/axi_algorithm.dcp' has been generated.
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 769.633 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Mar 16 16:38:36 2021...
