"] %x %x%s%s%s"	,	L_11
drm_get_connector_status_name	,	F_260
"PP_DIR_BASE: 0x%08x\n"	,	L_284
GEN9_PGCTL_SSA_EU19_ACK	,	V_883
need_stable_symbols	,	V_773
count_vmas	,	F_50
RING_CONTEXT_STATUS_BUF_HI	,	F_196
seq_puts	,	F_27
connector_list	,	V_824
I915_BIT_6_SWIZZLE_9	,	V_449
max_gpu_freq	,	V_393
__user	,	T_6
intel_pipe_crc	,	V_731
"\tuKernel status = 0x%x\n"	,	L_313
seq_putc	,	F_30
i915_max_freq_set	,	F_398
" pipe %c"	,	L_344
size	,	V_31
"%04x: %*ph\n"	,	L_496
"pch: %d\n"	,	L_2
GEN8_DE_MISC_IIR	,	V_168
"RC6 \"Locked to RPn\" residency since boot: %u\n"	,	L_208
IS_845G	,	F_275
pri_wm_latency_show	,	F_370
max_freq	,	V_226
object	,	V_819
A	,	V_83
B	,	V_84
i915_cache_sharing_set	,	F_404
ssize_t	,	T_5
"RC6 residency since boot: %u\n"	,	L_209
" (ringbuffer, space: %d, head: %u, tail: %u, last head: %d)"	,	L_238
s_reg	,	V_879
max_dotclk_freq	,	V_284
PIDTYPE_PID	,	V_123
"Interrupt mask:      %08x\n"	,	L_96
"DDC2 = 0x%08x\n"	,	L_268
n_words	,	V_814
"DRRS_State: DRRS_HIGH_RR\n"	,	L_444
test_irq_rings	,	V_842
S_IRUSR	,	V_899
"\n\n"	,	L_439
i915_drop_caches_get	,	F_391
"DPLL%i: %s, id: %i\n"	,	L_410
drrs_status_per_crtc	,	F_297
intel_set_rps	,	F_400
a	,	V_85
b	,	V_87
"Pipe %c stat:         %08x\n"	,	L_97
"unknown\n"	,	L_184
i	,	V_41
j	,	V_102
INTEL_OUTPUT_HDMI	,	V_630
rpmodectl1	,	V_327
m	,	V_16
"FB tracking flip bits: 0x%08x\n"	,	L_216
o	,	V_816
"\tDoorbell id %d, offset: 0x%x, cookie 0x%x\n"	,	L_318
s	,	V_59
t	,	V_60
x	,	T_1
y	,	V_636
MEMMODE_FSTART_MASK	,	V_309
"    %x @ %d: %s [%d]\n"	,	L_59
cursor_base	,	V_676
b_fail	,	V_528
num_fence_regs	,	V_186
" fp1:     0x%08x\n"	,	L_416
DSPFW3	,	V_384
force_thru	,	V_803
dither	,	V_674
"Render p-state limit: %d\n"	,	L_129
hsw_enable_ips	,	F_350
i915_power_domains	,	V_570
compliance_test_active	,	V_827
GEN6_CAGF_SHIFT	,	V_273
"unsupported on this chipset\n"	,	L_233
"\tVBT: DRRS_type: FIXME: Unrecognized Value"	,	L_438
dpll_md	,	V_696
GEN9_CAGF_MASK	,	V_268
CURSOR_ENABLE	,	V_634
list	,	V_13
i915_hangcheck_info	,	F_132
"Pipe %c stat:\t%08x\n"	,	L_67
RING_PP_DIR_BASE_READ	,	F_213
HAS_IPS	,	F_159
spin_unlock_irqrestore	,	F_200
MEMMODE_FMAX_MASK	,	V_311
GEN8_DE_MISC_IER	,	V_169
drm_modeset_lock	,	F_299
"Display Engine misc interrupt enable:\t%08x\n"	,	L_86
PIPE_CRC_SOURCE_PF_IVB	,	V_810
GEN6_PCODE_READ_RC6VIDS	,	V_347
DROP_ALL	,	V_843
"%8u %8x %8x %8x %8x %8x\n"	,	L_451
pipe_src_h	,	V_673
attached_connector	,	V_722
rcs_state	,	V_425
offp	,	V_820
"gen: %d\n"	,	L_1
root	,	V_752
"FLIPX "	,	L_388
SEAMLESS_DRRS_SUPPORT	,	V_718
header_size	,	V_503
spin_unlock	,	F_55
CHV_SS_PG_ENABLE	,	V_868
BIT	,	F_249
hangcheck_work	,	V_290
dev_private	,	V_69
GEN6_GT_GFX_RC6pp	,	V_361
INTEL_PIPE_CRC_SOURCE_PIPE	,	V_761
get_global_flag	,	F_16
"Idle freq: %d MHz\n"	,	L_150
"self-refresh: %s\n"	,	L_226
pdp	,	V_474
"Gated voltage change: %s\n"	,	L_170
"PSR not supported\n"	,	L_336
"%u [%u] objects, %llu [%llu] bytes in gtt\n"	,	L_35
IS_I915GM	,	F_165
scaler_state	,	V_664
INACTIVE_LIST	,	V_79
tmp	,	V_494
BUILD_BUG_ON	,	F_316
event_lock	,	V_132
DRRS_HIGH_RR	,	V_724
gt_core_status	,	V_341
HAS_CORE_RING_FREQ	,	F_172
"Interrupt enable:    %08x\n"	,	L_94
DRM_ROTATE_0	,	V_646
i915_guc_load_status_info	,	F_222
i915_dpcd_fops	,	V_917
gtt	,	V_71
mode_config	,	V_417
drm_add_fake_info_node	,	F_1
guc	,	V_493
"Display Engine port interrupt mask:\t%08x\n"	,	L_81
plane_type	,	F_280
GEN6_PMIIR	,	V_175
MEMMODE_HWIDLE_EN	,	V_306
pipe_src_w	,	V_672
describe_obj	,	F_22
pri_wm_latency_write	,	F_378
I915_BIT_6_SWIZZLE_9_10_11	,	V_452
O_NONBLOCK	,	V_745
display_crc_ctl_parse_object	,	F_353
I915_BIT_6_SWIZZLE_9_10_17	,	V_454
to_intel_crtc_state	,	F_286
i915_gem_obj_ggtt_size	,	F_51
tot	,	V_517
PIPE_CRC_SOURCE_PIPE_I9XX	,	V_785
ACTIVE_LIST	,	V_77
"\tRead pointer: 0x%08X, write pointer 0x%08X\n"	,	L_251
"GPU busy? %d\n"	,	L_292
pipe_crc_source_name	,	F_315
cnt	,	V_193
"Total %d objects, %llu bytes, %llu GTT size\n"	,	L_31
"0x%08llx (0x%02llx) "	,	L_405
has_eu_pg	,	V_898
frontbuffer_bits	,	V_61
"Up"	,	L_190
to_intel_crtc	,	F_323
sr_enabled	,	V_377
execbuf_client	,	V_533
"  Last signal:"	,	L_404
BXT_CSR_DC3_DC5_COUNT	,	V_586
"Hangcheck disabled\n"	,	L_157
read_domains	,	V_43
cpu_transcoder	,	V_804
num_levels	,	V_831
power_well	,	V_574
"90 "	,	L_385
minor	,	V_2
GEN6_PMIER	,	V_174
cherryview_sseu_device_status	,	F_405
i9xx_pipe_crc_auto_source	,	F_321
pid	,	V_122
PLANE_CURSOR	,	V_712
bit_6_swizzle_y	,	V_457
bit_6_swizzle_x	,	V_456
intel_dig_port	,	V_619
GEN6_RC_CTL_RC6_ENABLE	,	V_349
"Display Engine port interrupt enable:\t%08x\n"	,	L_83
GEN6_RCn_MASK	,	V_352
spin_lock_irq	,	F_65
pipe	,	V_128
"DPINVGTT:\t%08x\n"	,	L_70
GEN9_PGCTL_SSA_EU08_ACK	,	V_882
"\tencoder %d: type: %s, connectors:\n"	,	L_366
pipe_name	,	F_63
ringbuf	,	V_420
GEN8_DE_MISC_IMR	,	V_167
"South Display Interrupt mask:		%08x\n"	,	L_103
rpdeclimit	,	V_235
"--------------\n"	,	L_402
i915_min_freq_get	,	F_401
IS_CRESTLINE	,	F_161
list_for_each_entry	,	F_19
MEMMODE_RCLK_GATE	,	V_308
i915_gem_object_get_pages	,	F_185
"CRTC info\n"	,	L_396
"plane-&gt;state is NULL!\n"	,	L_390
latency	,	V_832
rp_state_limits	,	V_230
units	,	V_566
cache_level	,	V_48
DROP_BOUND	,	V_847
timer	,	V_291
"South Display Interrupt identity:	%08x\n"	,	L_102
"Deep RC6 Enabled: %s\n"	,	L_199
crc	,	V_561
"unused"	,	L_110
busy	,	V_484
"Requested VID: %d\n"	,	L_114
write_domain	,	V_44
VLV_GT_RENDER_RC6	,	V_339
IS_BROADWELL	,	F_125
i915_gem_pageflip_info	,	F_61
port_name	,	F_325
pll	,	V_689
"RC1e Enabled: %s\n"	,	L_198
IS_ERR	,	F_336
read_pointer	,	V_435
INTEL_PIPE_CRC_SOURCE_PF	,	V_807
"i915_forcewake_user"	,	L_494
csr	,	V_580
"Re-enable work scheduled: %s\n"	,	L_342
spin_lock_init	,	F_420
latencies	,	V_833
"GuC action failure count: %u\n"	,	L_326
guc_fw_minor_found	,	V_501
"Use count"	,	L_354
pipe_crc	,	V_732
len	,	V_818
stats	,	V_91
file_priv	,	V_98
state	,	V_429
"Nominal (RP1) frequency: %dMHz\n"	,	L_145
status_pointer	,	V_434
delayed_resume_work	,	V_212
"version: %d.%d\n"	,	L_359
"  Enabled Subslice Per Slice: %u\n"	,	L_491
ctx	,	V_63
"fbcon size: %d x %d, depth %d, %d bpp, modifier 0x%llx, refcount %d, obj "	,	L_236
min_freq	,	V_227
IS_I945GM	,	F_164
loff_t	,	T_8
drm_get_format_name	,	F_284
GEN9_SLICE_PGCTL_ACK	,	F_408
"Starting frequency: P%d\n"	,	L_171
vlv_drpc_info	,	F_141
"Sink_Support: %s\n"	,	L_337
debugfs_entry	,	V_916
i915_cache_level_str	,	F_26
drm_fb	,	V_407
IS_CHERRYVIEW	,	F_81
MEMMODE_FMIN_MASK	,	V_313
"Busy frontbuffer bits: 0x%03x\n"	,	L_341
rgvstat	,	V_215
"\tuCode: offset is %d; size = %d\n"	,	L_309
"Flip pending (waiting for vsync) on pipe %c (plane %c)\n"	,	L_46
pos	,	V_201
"user size: %d x %d, depth %d, %d bpp, modifier 0x%llx, refcount %d, obj "	,	L_237
"%-25s %s\n"	,	L_352
"Current scanout address 0x%08x\n"	,	L_53
i915_pipe_crc_create	,	F_313
I915_HI_DISPBASE	,	F_69
intel_opregion	,	V_398
i915_gem_obj_ggtt_offset	,	F_184
"Active: %s\n"	,	L_340
i915_sr_status	,	F_160
ring_mask	,	V_681
"\tVBT: DRRS_type: Static"	,	L_435
GEN6_RC_CONTROL	,	V_331
"path: %s\n"	,	L_358
i915_displayport_test_data_open	,	F_365
i915_debugfs_create	,	F_418
"Manually setting min freq to %llu\n"	,	L_477
"id %d:\"%s\" freq %d clock %d hdisp %d hss %d hse %d htot %d vdisp %d vss %d vse %d vtot %d type 0x%x flags 0x%x\n"	,	L_365
GEN6_PMISR	,	V_274
"\nGuC execbuf client @ %p:\n"	,	L_334
drm_dp_mst_dump_topology	,	F_303
GEN6_MBCUNIT_SNPCR	,	V_855
"%d prepares\n"	,	L_52
rc6vids	,	V_342
for_each_connector_on_encoder	,	F_259
count_objects	,	F_49
I915_SHRINK_BOUND	,	V_849
source	,	V_742
intel_crtc_state	,	V_661
cdclk_freq	,	V_282
GS_MIA_SHIFT	,	V_514
"Current freq: %d MHz\n"	,	L_148
INTEL_PIPE_CRC_SOURCE_TV	,	V_766
"Current RC state: "	,	L_201
intel_plane_info	,	F_282
SDEIMR	,	V_185
GEN6_PMINTRMSK	,	V_275
priv	,	V_82
drm_dp_dpcd_read	,	F_428
"\tscore = %d\n"	,	L_164
PIPE_C_SCRAMBLE_RESET	,	V_784
i915_min_freq_set	,	F_402
unlock	,	V_845
"Currently: disabled\n"	,	L_225
"GPU freq (MHz)\tEffective CPU freq (MHz)\tEffective Ring freq (MHz)\n"	,	L_234
enc_to_intel_dp	,	F_239
GEN6_RC0	,	V_353
i915_rps_boost_info	,	F_219
GEN6_RC3	,	V_355
GEN6_RC6	,	V_356
GEN6_RC7	,	V_357
i915_opregion	,	F_173
last_read_req	,	V_45
GEN9_PGCTL_SSB_EU08_ACK	,	V_886
FORCEWAKE_ALL	,	V_255
PIPE_CRC_SOURCE_TV_PRE	,	V_786
IS_I865G	,	F_276
"current GPU freq: %d MHz\n"	,	L_120
"\t[0x%08lx] 0x%08x 0x%08x 0x%08x 0x%08x\n"	,	L_246
"Usage count: %d\n"	,	L_350
"  Last wait:  "	,	L_406
page	,	V_430
GEN6_PMIMR	,	V_176
rgvmodectl	,	V_297
reg_state	,	V_431
"South Display Interrupt enable:		%08x\n"	,	L_101
"  %-23s %d\n"	,	L_356
"holds a forcewake reference \n"	,	L_196
gen6_drpc_info	,	F_143
psr	,	V_545
"  Available EU Per Subslice: %u\n"	,	L_484
"\tTotal: %llu\n"	,	L_324
kzalloc	,	F_102
"Current CD clock frequency: %d kHz\n"	,	L_154
E2BIG	,	V_822
INTEL_PIPE_CRC_ENTRIES_NR	,	V_736
rpinclimit	,	V_234
vdisplay	,	V_597
rotation	,	V_645
start	,	V_55
ptr	,	V_89
idle_freq	,	V_228
print_batch_pool_stats	,	F_45
GS_UKERNEL_SHIFT	,	V_512
IPS_ENABLE	,	V_376
BUILD_BUG_ON_NOT_POWER_OF_2	,	F_311
intel_crtc	,	V_126
flip_queued_req	,	V_137
mappable_count	,	V_105
"  context %d:\n"	,	L_281
total_obj_size	,	V_72
list_empty	,	F_38
GEN8_PCU_IIR	,	V_160
i915_error_state_buf_release	,	F_111
i915_pipe_crc_release	,	F_305
freq_sts	,	V_221
next_seqno	,	V_138
"RC1\n"	,	L_179
i915_gem_obj_to_ggtt	,	F_17
ctx_obj	,	V_427
SDEIIR	,	V_184
DRM_DEBUG_DRIVER	,	F_99
i915_drrs_status	,	F_298
pipe_crc_sources	,	V_757
"Graphics Interrupt enable:		%08x\n"	,	L_104
i915_gem_shrink	,	F_396
i915_ring_stop_get	,	F_385
"fw loaded: %s\n"	,	L_357
priority	,	V_518
intel_ring_id	,	V_532
"RC information inaccurate because somebody "	,	L_195
intel_engine_cs	,	V_38
for_each_ring	,	F_24
slice_total	,	V_869
"\tphysical dimensions: %dx%dmm\n"	,	L_376
PRINT_FLAG	,	F_11
"North Display Interrupt enable:		%08x\n"	,	L_98
"\tSubmissions: %llu %s\n"	,	L_323
doorbell_offset	,	V_522
"%s cache[%d]: %d objects\n"	,	L_56
"RPNSWREQ: %dMHz\n"	,	L_134
primary	,	V_607
power_wells	,	V_575
sseu_dev_status	,	V_858
"\tFailed to get pages for context object\n"	,	L_245
intel_get_crtc_for_pipe	,	F_342
wq_offset	,	V_525
I915_BIT_6_SWIZZLE_9_17	,	V_453
tabs	,	V_589
i915_drop_caches_set	,	F_392
I915_BIT_6_SWIZZLE_9_11	,	V_451
I915_BIT_6_SWIZZLE_9_10	,	V_450
"PP_DIR_DCLV: 0x%08x\n"	,	L_286
drm_plane_type	,	V_641
"Semaphores are disabled\n"	,	L_403
i915_forcewake_open	,	F_415
i915_cache_sharing_get	,	F_403
CURSOR_X_SHIFT	,	V_637
"Render standby enabled: %s\n"	,	L_176
"htp: 0x%08x\n"	,	L_364
QUIRK_PIN_SWIZZLED_PAGES	,	V_470
tiling_mode	,	V_27
"%s: "	,	L_241
intel_scaler_info	,	F_285
GEN8_PCU_IER	,	V_161
intel_device_info	,	V_21
last_seqno	,	V_539
forcewake_count	,	V_343
intel_hdmi	,	V_623
"\tnum_scalers=%d, scaler_users=%x scaler_id=%d"	,	L_393
i915_pipe_crc_fops	,	V_755
list_first_entry	,	F_39
rpmodectl	,	V_233
"%s requests: %d\n"	,	L_58
ILK_DPFC_CONTROL	,	V_372
"\nproc: %s\n"	,	L_290
"CAGF: %dMHz\n"	,	L_135
"GT_PERF_STATUS: 0x%08x\n"	,	L_126
"Interrupt identity:  %08x\n"	,	L_95
"RC6 Enabled: %s\n"	,	L_188
SDEIER	,	V_183
" "	,	L_4
hangcheck	,	V_293
num_rings	,	V_680
C1DRB3	,	V_461
HAS_FBC	,	F_153
enable_ips	,	V_374
min_gpu_freq	,	V_394
PIPE_CRC_ENABLE	,	V_762
"Masking interrupts on rings 0x%08llx\n"	,	L_474
"stopping CRCs for pipe %c\n"	,	L_457
CHV_EU210_PG_ENABLE	,	V_873
pipe_to_crtc_mapping	,	V_799
INTEL_PCH_TYPE	,	F_10
vbt_size	,	V_403
pm_mask	,	V_249
"FBC enabled\n"	,	L_218
htotal	,	V_596
for_each_intel_encoder	,	F_322
GEN8_LSLICESTAT_MASK	,	V_894
MEMMODE_FSTART_SHIFT	,	V_310
"HD boost: %s\n"	,	L_166
vrefresh	,	V_592
display_crc_ctl_parse	,	F_356
BXT_RP_STATE_CAP	,	V_251
temp	,	V_388
ddb	,	V_706
PIPE_CRC_SOURCE_PRIMARY_IVB	,	V_808
WARN_ON	,	F_187
INTEL_OUTPUT_DP_MST	,	V_632
for_each_plane	,	F_295
GS_MIA_MASK	,	V_513
dmc_payload	,	V_581
"Pipe %c IER:\t%08x\n"	,	L_80
"%s\n"	,	L_248
execlist_queue	,	V_445
inode	,	V_198
"Device Power Management (CONFIG_PM) disabled\n"	,	L_351
"bit9/bit10"	,	L_258
EDP_PSR_PERF_CNT_MASK	,	V_555
dev	,	V_20
SUPPORTS_TV	,	F_328
print_file_stats	,	F_47
"Max non-overclocked (RP0) frequency: %dMHz\n"	,	L_146
"Total"	,	L_333
"FAIL"	,	L_421
ARRAY_SIZE	,	F_46
IS_HASWELL	,	F_124
"GFX power: %ld\n"	,	L_231
active	,	V_42
yesno	,	F_137
"\tcursor visible? %s, position (%d, %d), size %dx%d, addr 0x%08x, active? %s\n"	,	L_399
I915_READ16	,	F_118
"\nScratch registers:\n"	,	L_315
list_first_entry_or_null	,	F_199
for_each_intel_crtc	,	F_62
"%-25s %d\n"	,	L_355
drm_plane	,	V_653
""	,	L_13
PORT_DFT2_G4X	,	V_778
i915_gpu_idle	,	F_394
hdisplay	,	V_593
i915_gem_stolen_list_info	,	F_35
"MMIO flip boosts: %d%s\n"	,	L_298
"RC information accurate: %s\n"	,	L_197
DC_BALANCE_RESET	,	V_791
IS_GEN2	,	F_344
DEIMR	,	V_182
DEV_INFO_FOR_EACH_FLAG	,	F_13
GEN6_CURICONT_MASK	,	V_276
cur_freq	,	V_225
IS_GEN7	,	F_128
IS_GEN9	,	F_123
uncore	,	V_324
IS_GEN4	,	F_204
IS_GEN3	,	F_203
IS_GEN6	,	F_127
IS_GEN5	,	F_117
intel_encoder_info	,	F_258
tail	,	V_422
"Display IIR_RW:\t%08x\n"	,	L_65
"Render p-state VID: %d\n"	,	L_128
INTEL_OUTPUT_LVDS	,	V_631
num_shared_dpll	,	V_687
GEN6_RP_CUR_UP_EI	,	V_262
drm_modeset_unlock_all	,	F_241
CSR_SSP_BASE	,	V_587
intel_dp_mst_encoder	,	V_616
vsync_end	,	V_599
"  0x%08x "	,	L_409
jiffies	,	V_149
"\t\tVrefresh: %d"	,	L_447
gen6_ppgtt_info	,	F_210
"Max pixel clock frequency: %d kHz\n"	,	L_156
fence_regs	,	V_187
height_mm	,	V_626
intel_plane	,	V_652
intel_display_power_domain	,	V_162
pending_flip_obj	,	V_143
" (name: %d)"	,	L_15
MEMMODE_BOOST_FREQ_MASK	,	V_304
"Source_OK: %s\n"	,	L_338
"unknown pipe %s\n"	,	L_461
input_buffer	,	V_823
plane_name	,	F_64
GUC_STATUS	,	V_508
GEN8_RING_PDP_UDW	,	F_208
intel_display_crc_init	,	F_419
"RPINCLIMIT: 0x%08x\n"	,	L_132
total_gtt_size	,	V_73
INTEL_FLIP_COMPLETE	,	V_136
intel_panel	,	V_610
out_put	,	V_480
PIPE_CRC_SOURCE_PRIMARY_ILK	,	V_794
inactive_list	,	V_80
"Flip queued on pipe %c (plane %c)\n"	,	L_45
"FLIPY "	,	L_389
i915_gem_obj_is_pinned	,	F_60
info	,	V_22
IS_SKYLAKE	,	F_130
flip_bits	,	V_364
put_task_struct	,	F_217
"  Available Slice Total: %u\n"	,	L_480
up_threshold	,	V_278
" purgeable"	,	L_14
"\tFailed to queue: %u\n"	,	L_320
count	,	V_74
table_lock	,	V_120
"\tWQ size %d, offset: 0x%x, tail %d\n"	,	L_319
"connector %d: type %s, status: %s\n"	,	L_374
pch_pfit	,	V_802
"Manually setting uncore sharing to %llu\n"	,	L_478
to_intel_connector	,	F_272
i915_ring_missed_irq_get	,	F_387
")"	,	L_22
HAS_RUNTIME_PM	,	F_245
skl_ddb_entry_size	,	F_296
client_lock	,	V_485
swizzle	,	V_447
INTEL_PIPE_CRC_SOURCE_AUTO	,	V_760
wm_latency_show	,	F_368
i915_semaphore_status	,	F_288
DEIIR	,	V_181
semaphore_obj	,	V_682
"  Enabled EU Total: %u\n"	,	L_492
"*"	,	L_9
"PM IER=0x%08x IMR=0x%08x ISR=0x%08x IIR=0x%08x, MASK=0x%08x\n"	,	L_125
spr_wm_latency_write	,	F_379
PORT_DFT_I9XX	,	V_790
i915_error_state_file_priv	,	V_195
"max GPU freq: %d MHz\n"	,	L_121
DRM_ROTATE_90	,	V_647
"RC1E\n"	,	L_180
MEMMODE_BOOST_EN	,	V_303
HAS_DDI	,	F_233
pri_wm_latency_open	,	F_373
crstandvid	,	V_299
"FBC disabled: %s\n"	,	L_219
intel_wait_for_vblank	,	F_349
GEN6_RC_CTL_EI_MODE	,	F_142
intel_atomic_get_crtc_state	,	F_335
enable_execlists	,	V_424
ENOMEM	,	V_9
"New framebuffer address 0x%08lx\n"	,	L_54
"%lx"	,	L_468
"Stall check waiting for page flip ioctl, "	,	L_51
RSX_STATUS_MASK	,	V_315
ggtt_offset	,	V_432
"expected &lt;%lu bytes into pipe crc control\n"	,	L_463
"RP CUR DOWN: %dus\n"	,	L_141
"Media RC6 residency since boot: %u\n"	,	L_194
madv	,	V_50
downclock_mode	,	V_726
action	,	V_296
lock	,	V_325
s_max	,	V_878
ARB_MODE	,	V_467
i915_gem_object_list_info	,	F_31
", mode:\n"	,	L_368
drm_modeset_unlock	,	F_300
"bit9/bit10/bit11"	,	L_260
cookie	,	V_523
refresh_rate_type	,	V_723
hsw_disable_ips	,	F_346
"PUNIT_REG_GPU_FREQ_STS: 0x%08x\n"	,	L_117
encoder	,	V_557
mst_mgr	,	V_621
"bit9/bit17"	,	L_261
PIPE_CRC_BUFFER_LEN	,	V_738
status	,	V_437
i915_hws_info	,	F_97
DRM_PLANE_TYPE_PRIMARY	,	V_643
hws	,	V_188
DEIER	,	V_180
file	,	V_110
i915_context_status	,	F_181
i915_gem_request_get_ring	,	F_28
next_context_status_buffer	,	V_443
GEN6_RC_CTL_RC1e_ENABLE	,	V_348
cursor_addr	,	V_677
kstrtoint	,	F_361
GS_UKERNEL_MASK	,	V_511
"\tPriority %d, GuC ctx index: %u, PD offset 0x%x\n"	,	L_317
max	,	F_406
intel_panel_info	,	F_263
intel_dp	,	V_560
trace_i915_reg_rw	,	F_147
i915_debugfs_init	,	F_422
intel_digital_port	,	V_618
GEN8_DE_PORT_IIR	,	V_165
purgeable_size	,	V_108
guc_fw_major_wanted	,	V_498
i915_displayport_test_active_write	,	F_360
ppgtt	,	V_96
"%-15s%8s%8s%8s\n"	,	L_422
"FBC unsupported on this chipset\n"	,	L_217
vsync_start	,	V_598
dig_port	,	V_764
size_t	,	T_7
"Other encoder (id=%d).\n"	,	L_434
flip_queued_vblank	,	V_140
"\tACTHD = 0x%08llx [current 0x%08llx]\n"	,	L_162
i915_gem_request_completed	,	F_67
"Pipe %c\n"	,	L_426
"0"	,	L_467
PORT_HOTPLUG_EN	,	V_156
guc_fw_load_status	,	V_497
FORCEWAKE_ACK	,	V_345
"\tDPCD rev: %x\n"	,	L_372
"\n\t\t"	,	L_443
display_crc_ctl_parse_source	,	F_355
"DDR freq: %d MHz\n"	,	L_118
"actual GPU freq: %d MHz\n"	,	L_119
PIPE_CRC_SOURCE_DP_C_G4X	,	V_788
intel_pipe_crc_object	,	V_815
"unknown object %s\n"	,	L_460
i915_emon_status	,	F_167
filp	,	V_191
doorbell_id	,	V_521
"CONTEXT: %s %u\n"	,	L_243
entries	,	V_749
task	,	V_118
"Currently: enabled\n"	,	L_224
"1"	,	L_466
ss_cnt	,	V_890
remap_slice	,	V_66
header	,	V_400
ctx_id	,	V_438
action_err	,	V_538
MEMSTAT_ILK	,	V_216
dpcd	,	V_613
context_idr	,	V_481
DRRS_LOW_RR	,	V_725
"Requested P-state: %d\n"	,	L_113
"RP CUR UP EI: %dus\n"	,	L_136
GEN6_RP_UP_THRESHOLD	,	V_259
false_color	,	V_370
"GuC last action status: 0x%x\n"	,	L_328
IS_G4X	,	F_162
"%s%s%s%s%s%s(0x%08x)"	,	L_383
i915_gem_object_get_page	,	F_186
"\t%s: %llu\n"	,	L_332
GEN8_DE_PORT_IER	,	V_166
"PM IIR:\t\t%08x\n"	,	L_92
i915_next_seqno_get	,	F_112
container_of	,	F_34
"bit9/bit11"	,	L_259
bytes	,	V_208
drm_file	,	V_109
i915_dump_lrc_obj	,	F_182
drm_atomic_state_alloc	,	F_333
rsa_size	,	V_507
"\tpath: %s\n"	,	L_303
pixel_format	,	V_660
intel_hdmi_info	,	F_268
PIPE_CRC_SOURCE_DP_D_VLV	,	V_777
GEN6_RP_CUR_UP	,	V_263
"Max overclocked frequency: %dMHz\n"	,	L_147
"%d\t\t%d\t\t\t\t%d\n"	,	L_235
height	,	V_412
"CPU waiting? %d\n"	,	L_293
user_handle	,	V_471
snpcr	,	V_854
drm_get_subpixel_order_name	,	F_273
i915_ring_freq_table	,	F_171
"Performance_Counter: %u\n"	,	L_345
"%s.wake_count = %u\n"	,	L_185
to_intel_encoder	,	F_238
enc_to_intel_hdmi	,	F_269
semaphore	,	V_684
i915_gfx_val	,	F_170
uint8_t	,	T_15
num_scalers	,	V_663
LIST_HEAD	,	F_36
shared	,	V_94
INTEL_PIPE_CRC_SOURCE_NONE	,	V_743
min_freq_softlimit	,	V_395
drm_minor	,	V_1
src_h	,	V_659
cea_rev	,	V_628
fixed_mode	,	V_612
skl_hw	,	V_710
global	,	V_97
seq_printf	,	F_9
src_x	,	V_608
src_w	,	V_658
src_y	,	V_609
hsw_trans_edp_pipe_A_crc_wa	,	F_332
intel_execlists_ctx_id	,	F_183
"\tprimary plane disabled\n"	,	L_370
dirty	,	V_49
stat	,	V_544
i915_pipe_crc_data	,	V_753
IS_VALLEYVIEW	,	F_93
i915_gem_obj_ggtt_bound	,	F_44
"bit9/bit10/bit17"	,	L_262
drm_i915_private	,	V_35
kcalloc	,	F_345
N_WORDS	,	F_357
i915_llc	,	F_220
"Enabled by kernel parameter: %s\n"	,	L_222
"bit9"	,	L_257
" (pinned x %d)"	,	L_16
"OK"	,	L_420
"Render IIR:\t%08x\n"	,	L_89
i915_power_domain_info	,	F_248
GEN6_GT_CORE_STATUS	,	V_346
intel_csr	,	V_579
GAMTARBMODE	,	V_466
"\tfetch: %s\n"	,	L_304
"\tsubpixel order: %s\n"	,	L_377
i915_forcewake_release	,	F_416
VLV_GTLC_PW_RENDER_STATUS_MASK	,	V_337
connector_type	,	V_825
"Got %d for test active\n"	,	L_465
i915_next_seqno_set	,	F_113
"OVL"	,	L_380
work_busy	,	F_232
I915_TILING_NONE	,	V_28
i915_display_info	,	F_287
"%x "	,	L_10
i915_ppgtt_info	,	F_215
drm_atomic_state	,	V_800
fb_lock	,	V_418
intel_uncore_forcewake_get	,	F_122
connector_status_connected	,	V_604
"CRTC %d: pipe: %c, active=%s, (size=%dx%d), dither=%s, bpp=%d\n"	,	L_398
"\tseqno = %x [current %x]\n"	,	L_161
CSR_VERSION	,	F_255
"\tversion wanted: %d.%d\n"	,	L_306
"ssp base: 0x%08x\n"	,	L_363
expires	,	V_292
ellc_size	,	V_490
has_audio	,	V_615
GEN8_RING_PDP_LDW	,	F_209
CHV_POWER_SS0_SIG2	,	V_865
CHV_POWER_SS0_SIG1	,	V_863
f_flags	,	V_744
"   "	,	L_29
"Display IMR:\t%08x\n"	,	L_66
"C1DRB3 = 0x%04x\n"	,	L_270
"pp"	,	L_20
driver_priv	,	V_119
CHV_EU19_PG_ENABLE	,	V_872
describe_ctx_ringbuf	,	F_180
plane_rotation	,	F_281
mask	,	V_701
skl_ddb_entry	,	V_707
GEN8_DE_PORT_IMR	,	V_164
skip_spaces	,	F_352
sink_support	,	V_546
dentry	,	V_3
PINEVIEW_SELF_REFRESH_EN	,	V_385
"RS1 VID: %d\n"	,	L_174
intel_connector_info	,	F_271
idr_for_each	,	F_54
i915_fbc_status	,	F_152
i915_handle_error	,	F_384
base	,	V_37
FW_BLC_SELF_EN	,	V_381
quirks	,	V_469
GEN6_PCODE_READ_MIN_FREQ_TABLE	,	V_397
page_addr	,	V_190
"HDMI:\n"	,	L_432
mmioflips	,	V_489
rcctl1	,	V_328
i915_execlists	,	F_191
"Render Power Well: %s\n"	,	L_189
guc_fw_fetch_status	,	V_496
execlist_link	,	V_446
GEN6_RP_CUR_DOWN_EI	,	V_265
enable	,	V_798
I915_NUM_RINGS	,	V_286
"\tfixed mode:\n"	,	L_371
drrs_type	,	V_716
dpms	,	V_562
val	,	V_209
dpll	,	V_695
i915	,	V_287
intel_guc_fw_status_repr	,	F_224
work	,	V_131
i915_gem_set_seqno	,	F_114
"WM%d %u (%u.%u usec)\n"	,	L_470
GEN9_SS23_EU_PGCTL_ACK	,	F_410
", type: %u)"	,	L_21
IS_KABYLAKE	,	F_131
INTEL_PIPE_CRC_SOURCE_PLANE1	,	V_793
INTEL_PIPE_CRC_SOURCE_PLANE2	,	V_795
broadwell_sseu_device_status	,	F_412
" tracked hardware state:\n"	,	L_412
eu_total	,	V_875
GFX_MODE	,	V_475
pipe_crc_info	,	V_730
GEN6_RP_MEDIA_SW_MODE	,	V_335
slice_info	,	V_892
ENODEV	,	V_369
cur_wm_latency_open	,	F_376
private_data	,	V_197
GEN6_MBC_SNPCR_MASK	,	V_856
"Cursor"	,	L_429
I915_READ	,	F_70
vbt	,	V_402
mutex	,	V_721
debugfs_create_file	,	F_314
"PP_DIR_BASE_READ: 0x%08x\n"	,	L_285
POWER_DOMAIN_PIPE	,	F_87
intel_fbc_is_active	,	F_154
gpu_freq	,	V_391
rpupei	,	V_239
count_irq_waiters	,	F_218
i915_swizzle_info	,	F_202
EAGAIN	,	V_746
CURSOR_POS_MASK	,	V_638
GEN6_CORE_CPD_STATE_MASK	,	V_354
max_acthd	,	V_294
drm_atomic_state_free	,	F_339
"\tCEA rev: %d\n"	,	L_378
DROP_UNBOUND	,	V_850
"RP PREV UP: %dus\n"	,	L_138
udelay	,	F_145
"Hangcheck active, fires in %dms\n"	,	L_158
wake_count	,	V_326
CIRC_CNT	,	F_308
I915_BIT_6_SWIZZLE_NONE	,	V_448
tmp_pos	,	V_204
space	,	V_421
power_domain	,	V_163
enc_to_dig_port	,	F_302
intel_context	,	V_62
list_sort	,	F_37
"Trying to capture CRC while pipe is off\n"	,	L_455
i915_debugfs_connector_add	,	F_431
IS_I945G	,	F_163
DRM_REFLECT_X	,	V_650
"C0DRB3 = 0x%04x\n"	,	L_269
DRM_REFLECT_Y	,	V_651
POWER_DOMAIN_NUM	,	V_576
"Inactive:\n"	,	L_28
intel_uncore_forcewake_domain	,	V_322
offset	,	V_683
S_IRUGO	,	V_754
DCC	,	V_458
"GMCH temp: %ld\n"	,	L_229
i915_dump_lrc	,	F_190
eu_cnt	,	V_867
PTR_ERR	,	F_337
rdmsrl	,	F_243
drm_i915_error_state_buf	,	V_202
edp	,	V_913
CURCNTR	,	F_277
STATIC_DRRS_SUPPORT	,	V_717
"\tDRRS Supported: Yes\n"	,	L_440
i915_gem_seqno_info	,	F_77
i915_dpcd_show	,	F_426
"MAD_DIMM_C0 = 0x%08x\n"	,	L_271
intel_guc	,	V_531
pin_display	,	V_26
"Total fences = %d\n"	,	L_108
purgeable_count	,	V_106
DC_BALANCE_RESET_VLV	,	V_779
plane_state	,	V_606
value	,	V_702
i915_energy_uJ	,	F_242
rcu_read_unlock	,	F_58
"End"	,	L_424
GEN9_PGCTL_SS_ACK	,	F_411
"RP PREV DOWN: %dus\n"	,	L_142
GEN6_GT_GFX_RC6p	,	V_360
i915_gem_fence_regs_info	,	F_96
MCH_SECP_NRG_STTS	,	V_568
stolen	,	V_57
pipe_crc_set_source	,	F_341
wrpll	,	V_699
drm_i915_gem_request	,	V_145
aliasing_ppgtt	,	V_473
get_tiling_flag	,	F_15
"PM IER:\t\t%08x\n"	,	L_91
per_file_ctx	,	F_205
i915_error_state_get	,	F_103
crtc_mask	,	V_692
"Start"	,	L_423
unpin_work	,	V_133
for_each_intel_plane_on_crtc	,	F_283
"\tMIA Core status = 0x%x\n"	,	L_314
score	,	V_295
fbdev	,	V_408
q_fail	,	V_527
last_fenced_req	,	V_47
SKL_CSR_DC3_DC5_COUNT	,	V_584
i915_ring_test_irq_get	,	F_389
DRM_MODE_CONNECTOR_DisplayPort	,	V_826
"\tLast submission result: %d\n"	,	L_322
INTEL_PIPE_CRC_SOURCE_DP_D	,	V_772
"PCU interrupt enable:\t%08x\n"	,	L_76
INTEL_PIPE_CRC_SOURCE_DP_C	,	V_770
INTEL_PIPE_CRC_SOURCE_DP_B	,	V_768
"Flip not associated with any ring\n"	,	L_48
i915_debugfs_cleanup	,	F_424
execlist_lock	,	V_444
"Display Engine misc interrupt mask:\t%08x\n"	,	L_84
drm_plane_state	,	V_605
version	,	V_583
"270 "	,	L_387
ctx_index	,	V_519
compliance_test_type	,	V_829
"%u objects, %zu bytes\n"	,	L_34
unused	,	V_210
head_req	,	V_441
"Video Turbo Mode: %s\n"	,	L_186
CURSOR_POS_SIGN	,	V_639
VLV_GT_MEDIA_RC6	,	V_340
"Max CD clock frequency: %d kHz\n"	,	L_155
"GT Interrupt IIR %d:\t%08x\n"	,	L_72
gt_perf_status	,	V_231
"Workarounds applied: %d\n"	,	L_418
cursor_active	,	F_274
scaler_id	,	V_666
"tokenize failed, a command is %d words\n"	,	L_459
SEP_SEMICOLON	,	F_12
file_operations	,	V_901
wm_latency_write	,	F_377
"RC3\n"	,	L_203
drm_crtc	,	V_601
ucode_size	,	V_505
" dpll_md: 0x%08x\n"	,	L_414
status_page	,	V_189
"Lowest (RPN) frequency: %dMHz\n"	,	L_144
MEMSWCTL	,	V_214
RSX_STATUS_ON	,	V_316
drm_i915_gem_object	,	V_24
RSX_STATUS_RS1	,	V_319
RSX_STATUS_RS2	,	V_320
RSX_STATUS_RS3	,	V_321
ilk_wm_max_level	,	F_369
"DDC = 0x%08x\n"	,	L_267
i915_gem_request_info	,	F_75
i915_is_ggtt	,	F_20
"RC6++ voltage: %dmV\n"	,	L_214
GEN9_PGCTL_SSA_EU311_ACK	,	V_885
vma	,	V_33
drm_for_each_fb	,	F_179
refcount	,	V_416
WM1_LP_SR_EN	,	V_379
"no P-state info available\n"	,	L_153
helper	,	V_409
reg	,	V_371
"RP CUR UP: %dus\n"	,	L_137
"\tBootrom status = 0x%x\n"	,	L_312
GEN9_PGCTL_SSB_EU210_ACK	,	V_888
req	,	V_146
ret	,	V_75
fw_domain	,	V_323
i915_mch_val	,	F_168
RING_CONTEXT_STATUS_PTR	,	F_194
i915_displayport_test_type_show	,	F_366
"nonexisting DP port %c\n"	,	L_453
POSTING_READ	,	F_348
port	,	V_622
drm_info_list	,	V_908
cursor_position	,	F_278
private	,	V_18
GEN9_SS01_EU_PGCTL_ACK	,	F_409
skl_latency	,	V_834
"Stolen:\n"	,	L_32
VLV_PSRSTAT	,	F_234
last_write_req	,	V_46
error_str	,	V_203
engine	,	V_428
intel_seq_print_mode	,	F_257
kmalloc	,	F_2
busy_frontbuffer_bits	,	V_548
flip_ready_vblank	,	V_141
end	,	V_711
GEN8_DE_PIPE_IER	,	F_91
pm_ier	,	V_245
TILECTL	,	V_465
GEN6_RPSTAT1	,	V_261
seqno	,	V_148
" dpll:    0x%08x\n"	,	L_413
ent	,	V_4
info_list	,	V_909
GEN6_RP_STATE_LIMITS	,	V_250
chipset	,	V_389
crtc_h	,	V_657
i915_dpcd_open	,	F_430
swizzle_string	,	F_201
crtc_y	,	V_655
"Manually setting wedged to %llu"	,	L_472
IS_PINEVIEW	,	F_166
FW_BLC_SELF_VLV	,	V_386
display_crc_ctl_tokenize	,	F_351
intel_runtime_pm_get	,	F_78
"\t%2d: \t0x%x\n"	,	L_316
"Total power: %ld\n"	,	L_232
crtc_w	,	V_656
crtc_x	,	V_654
DRM_DEBUG	,	F_393
per_file_stats	,	F_42
drm_crtc_vblank_count	,	F_68
i915_wedged_set	,	F_382
"GPU idle: %s\n"	,	L_348
domain_use_count	,	V_578
"%c %s\n"	,	L_452
DISP_ARB_CTL	,	V_468
GEN9_PGCTL_SLICE_ACK	,	V_891
EDP_PSR_PERF_CNT	,	V_554
intel_ring_get_active_head	,	F_133
i915_forcewake_fops	,	V_900
"%pK: %s%s%s%s %8zdKiB %02x %02x [ "	,	L_8
spr_wm_latency_show	,	F_371
guc_fw_path	,	V_495
log_obj	,	V_540
obj_exec_link	,	V_86
gen9_sseu_device_status	,	F_407
emitted_jiffies	,	V_150
GEN7_RC_CTL_TO_MODE	,	V_336
PIPE_CRC_SOURCE_DP_B_VLV	,	V_775
i915_reg_t	,	T_13
pipe_crc_objects	,	V_817
guc_fw_minor_wanted	,	V_499
"unknown source %s\n"	,	L_462
connector	,	V_559
default_context	,	V_426
I915_BIT_6_SWIZZLE_UNKNOWN	,	V_455
"GuC total action count: %llu\n"	,	L_325
"Down"	,	L_191
"Semaphore boosts: %d%s\n"	,	L_297
psrperf	,	V_543
copy_to_user	,	F_312
DRRS_NOT_SUPPORTED	,	V_719
"Media Power Well: %s\n"	,	L_192
gen8_ppgtt_info	,	F_207
"  Has Subslice Power Gating: %s\n"	,	L_486
wait_event_interruptible_lock_irq	,	F_310
CSR_VERSION_MAJOR	,	F_253
"RPS enabled? %d\n"	,	L_291
i915_hw_ppgtt	,	V_95
err	,	V_910
rcu_read_lock	,	F_56
"HW Enabled &amp; Active bit: %s"	,	L_343
i915_gem_object_info	,	F_48
"TILECTL = 0x%08x\n"	,	L_274
"\theader: offset is %d; size = %d\n"	,	L_308
PIPESTAT	,	F_83
drm_debugfs_create_files	,	F_423
"Dropping caches: 0x%08llx\n"	,	L_475
"  Has Slice Power Gating: %s\n"	,	L_485
"Flip queued on frame %d, (was ready on frame %d), now %d\n"	,	L_49
modifier	,	V_415
flush_delayed_work	,	F_116
GEN6_GT_PERF_STATUS	,	V_254
i915_address_space	,	V_70
mode	,	V_591
SKL_NUM_SCALERS	,	V_667
"\tNo scalers available on this platform\n"	,	L_395
cagf	,	V_237
"RC6   voltage: %dmV\n"	,	L_212
gtt_offset	,	V_144
"Flip queued on %s at seqno %x, next seqno %x [current breadcrumb %x], completed? %d\n"	,	L_47
"%u unbound objects, %llu bytes\n"	,	L_38
drm_debugfs_remove_files	,	F_425
USES_FULL_PPGTT	,	F_43
IPS_CTL	,	V_375
new	,	V_838
DROP_ACTIVE	,	V_844
read	,	V_703
GEN9_PGCTL_SSB_EU311_ACK	,	V_889
rstdbyctl	,	V_298
domains	,	V_577
uintptr_t	,	T_3
"Fence %d, pin count = %d, object = "	,	L_109
vlv_pipe_crc_ctl_reg	,	F_326
uint16_t	,	T_14
struct_mutex	,	V_76
" crtc_mask: 0x%08x, active: %d, on: %s\n"	,	L_411
list_add	,	F_5
ss_max	,	V_859
DRM_MODE_CONNECTOR_eDP	,	V_914
i915_pipe_crc_open	,	F_304
i915_fbc_fc_set	,	F_156
kmap_atomic	,	F_188
FBC_CTL_FALSE_COLOR	,	V_373
"RS2 VID: %d\n"	,	L_175
"RC7\n"	,	L_205
last_retired_head	,	V_423
power_domains	,	V_571
kunmap_atomic	,	F_189
intel_connector	,	V_558
"PCU interrupt mask:\t%08x\n"	,	L_74
i915_debugfs_list	,	V_906
"enabled"	,	L_227
"i915_dpcd"	,	L_497
"(default context %s) "	,	L_240
INTEL_PIPE_CRC_SOURCE_MAX	,	V_758
"Current sequence (%s): %x\n"	,	L_61
"GT Interrupt IMR %d:\t%08x\n"	,	L_71
VLV_DPFLIPSTAT	,	V_157
"Resetting error state\n"	,	L_112
any	,	V_147
I915_MADV_DONTNEED	,	V_51
rps	,	V_211
"bit6 swizzle for X-tiling = %s\n"	,	L_265
" wrpll:   0x%08x\n"	,	L_417
drm_i915_file_private	,	V_478
pri_latency	,	V_835
"unknown"	,	L_263
PIPE_A_SCRAMBLE_RESET	,	V_780
GEN6_RC_CTL_RC6p_ENABLE	,	V_350
drm_info_node	,	V_6
"%u fault mappable objects, %llu bytes\n"	,	L_41
"  Enabled Slice Total: %u\n"	,	L_489
ring	,	V_39
hw_max	,	V_852
i915_gem_obj_total_ggtt_size	,	F_18
pm_isr	,	V_247
mbox	,	V_685
"Render RC6 residency since boot: %u\n"	,	L_193
"PCU interrupt identity:\t%08x\n"	,	L_75
rpcurup	,	V_240
C0DRB3	,	V_460
LONG_MAX	,	V_848
pin_count	,	V_40
"eLLC: %zuMB\n"	,	L_301
vlv_punit_read	,	F_119
"Frequency requested %d; min hard:%d, soft:%d; max soft:%d, hard:%d\n"	,	L_294
DRM_ROTATE_270	,	V_649
"Master IER:\t%08x\n"	,	L_87
SOFT_SCRATCH	,	F_225
SKL_CSR_DC5_DC6_COUNT	,	V_585
debug_dump	,	V_472
intel_dp_mst_info	,	F_265
delayed_work_pending	,	F_134
MSR_RAPL_POWER_UNIT	,	V_567
max_words	,	V_813
list_for_each	,	F_198
HSW_CAGF_SHIFT	,	V_271
GFP_KERNEL	,	V_8
i915_error_state_read	,	F_107
enable_stall_check	,	V_142
"DRRS_State: Unknown(%d)\n"	,	L_446
GEN6_MBC_SNPCR_SHIFT	,	V_857
"Max P-state: P%d\n"	,	L_172
"Boost freq: %d\n"	,	L_167
" (%s)"	,	L_25
source_ok	,	V_547
"RPMODECTL: 0x%08x\n"	,	L_131
"RS1\n"	,	L_181
list_del_init	,	F_41
i_private	,	V_199
mutex_unlock	,	F_6
"Unknown\n"	,	L_206
intel_attached_encoder	,	F_427
task_struct	,	V_117
assert_spin_locked	,	F_307
DSPADDR	,	F_72
typeof	,	F_40
scaler_users	,	V_665
"  %-13s%8u%8u%8u\n"	,	L_428
RSX_STATUS_RC1	,	V_317
seq_file	,	V_15
"Up threshold: %d%%\n"	,	L_139
"X"	,	L_5
DSPSURF	,	F_71
"\tStatus buffer %d: 0x%08X, context: %u\n"	,	L_252
"Power well/domain"	,	L_353
GEN6_RP_CUR_DOWN	,	V_266
mutex_lock	,	F_4
rp_state_cap	,	V_232
"ECOCHK: 0x%08x\n"	,	L_289
DROP_RETIRE	,	V_846
sync_seqno	,	V_686
intel_uncore_forcewake_put	,	F_126
i915_ddb_info	,	F_294
cache_list	,	V_104
display_crc_ctl_show	,	F_317
"\tVBT: DRRS_type: None"	,	L_437
sandybridge_pcode_read	,	F_148
CURSOR_Y_SHIFT	,	V_640
"Y"	,	L_6
"idle GPU freq: %d MHz\n"	,	L_123
obj_rank_by_stolen	,	F_33
i915_shared_dplls_info	,	F_291
"Chipset power: %ld\n"	,	L_230
TRANSCODER_EDP	,	V_805
i915_guc_client	,	V_515
"DP:\n"	,	L_433
GTIER	,	V_171
intel_pipe_crc_source	,	V_756
mm_list	,	V_115
WARN	,	F_324
i915_power_well	,	V_573
mutex_lock_interruptible	,	F_32
IER	,	V_177
name	,	V_52
" (frontbuffer: 0x%03x)"	,	L_26
for_each_intel_connector	,	F_237
"\taction = %d\n"	,	L_165
aux	,	V_915
rpcurdown	,	V_243
GEN8_GT_SLICE_INFO	,	V_893
i915_vbt	,	F_175
"%llu"	,	L_347
"\tNot bound in GGTT\n"	,	L_244
mappable_end	,	V_116
PIPE_CRC_LINE_LEN	,	V_741
INTEL_OUTPUT_TVOUT	,	V_765
"GT Interrupt IER %d:\t%08x\n"	,	L_73
HAS_GUC_UCODE	,	F_223
"\tload: %s\n"	,	L_305
"program base: 0x%08x\n"	,	L_362
skl_ddb_allocation	,	V_705
"SW control enabled: %s\n"	,	L_169
mappable_size	,	V_107
"min GPU freq: %d MHz\n"	,	L_122
seq_write	,	F_174
intel_crtc_info	,	F_261
enc_to_mst	,	F_266
pw_status	,	V_329
eu_mask	,	V_881
"\tVBT: DRRS_type: Seamless"	,	L_436
HAS_CSR	,	F_252
GEN6_RP_CONTROL	,	V_258
I915_FENCE_REG_NONE	,	V_54
ggtt_view	,	V_56
"ARB_MODE = 0x%08x\n"	,	L_276
GEN9_PGCTL_SSA_EU210_ACK	,	V_884
"  %u [%u] active objects, %llu [%llu] bytes\n"	,	L_36
max_cdclk_freq	,	V_283
HAS_PSR	,	F_231
"Render IER:\t%08x\n"	,	L_88
uint64_t	,	T_12
"  Available EU Total: %u\n"	,	L_483
"\tHead request id: %u\n"	,	L_254
drm_device	,	V_19
"RC6+ residency since boot: %u\n"	,	L_210
hw_min	,	V_853
"Enabled: %s\n"	,	L_339
HAS_LLC	,	F_221
rsa_offset	,	V_506
debugfs_list	,	V_14
fbc	,	V_365
object_count	,	V_112
GTIIR	,	V_172
"  default context:\n"	,	L_280
crtc	,	V_127
IIR	,	V_178
"Graphics Interrupt identity:		%08x\n"	,	L_105
" (fence: %d)"	,	L_18
i915_fbc_fc_get	,	F_155
pipe_crc_data_count	,	F_306
I915_DEBUGFS_ENTRIES	,	V_907
PAGE_SIZE	,	V_542
GEN9_FREQ_SCALER	,	V_281
CURPOS	,	F_279
"  Plane%-8d%8u%8u%8u\n"	,	L_427
FW_BLC_SELF	,	V_380
subslice_per_slice	,	V_870
intel_scaler	,	V_668
flags	,	V_442
CSR_HTP_SKL	,	V_588
enabled	,	V_483
GS_BOOTROM_MASK	,	V_509
GEN6_DECODE_RC6_VID	,	F_149
GEN6_RPNSWREQ	,	V_256
rpprevup	,	V_241
drm_atomic_commit	,	F_338
pm_iir	,	V_248
OPREGION_SIZE	,	V_401
num_pipes	,	V_733
i915_guc_log_dump	,	F_229
spin_unlock_irq	,	F_73
GEN6_GT_GFX_RC6	,	V_359
"%hu %hu %hu %hu %hu %hu %hu %hu"	,	L_471
debugfs_root	,	V_904
drm_dp_mst_port_has_audio	,	F_267
i915_ring_seqno_info	,	F_76
"Pipe %c IMR:\t%08x\n"	,	L_78
HSW_CAGF_MASK	,	V_270
"Actual freq: %d MHz\n"	,	L_149
"\t%d requests in queue\n"	,	L_253
width	,	V_411
"RS2 (RC6)\n"	,	L_182
max_freq_softlimit	,	V_396
vtotal	,	V_600
"\n"	,	L_30
fault_mappable	,	V_58
GEN6_TURBO_DISABLE	,	V_257
"L-shaped memory detected\n"	,	L_278
CSR_PROGRAM	,	F_256
"Graphics Interrupt mask:		%08x\n"	,	L_106
hweight8	,	F_413
i915_ring_missed_irq_set	,	F_388
gpu_error	,	V_289
"Connector info\n"	,	L_401
"Port hotplug:\t%08x\n"	,	L_68
i915_error_state_write	,	F_98
"PRI"	,	L_381
GEN9_CAGF_SHIFT	,	V_269
"Kernel boosts: %d\n"	,	L_299
for_each_pipe	,	F_82
i915_debugfs_files	,	V_905
opened	,	V_734
GTIMR	,	V_173
"RC6++ residency since boot: %u\n"	,	L_211
IMR	,	V_179
MEMSTAT_VID_MASK	,	V_217
intel_gpu_freq	,	F_120
VLV_EDP_PSR_ACTIVE_NORFB_UP	,	V_552
MEMMODE_FMAX_SHIFT	,	V_312
"%llu [%llu] gtt total\n"	,	L_42
reqf	,	V_238
FW_CSPWRDWNEN	,	V_387
GEN6_RP_MEDIA_MODE_MASK	,	V_334
MEMMODE_BOOST_FREQ_SHIFT	,	V_305
"\nGuC status 0x%08x:\n"	,	L_311
pm_imr	,	V_246
drm_connector	,	V_603
"\t%-24s: %10llu, last seqno 0x%08x %9d\n"	,	L_331
GEN6_RP_PREV_UP	,	V_264
intel_framebuffer	,	V_404
ppos	,	V_194
"Down threshold: %d%%\n"	,	L_143
"PM IMR:\t\t%08x\n"	,	L_93
"GAMTARBMODE = 0x%08x\n"	,	L_275
addr	,	V_134
"FB tracking busy bits: 0x%08x\n"	,	L_215
"DRRS_State: DRRS_LOW_RR\n"	,	L_445
user_buf	,	V_737
CHV_EU08_PG_ENABLE	,	V_871
wq_tail	,	V_526
DPINVGTT	,	V_158
INTEL_OUTPUT_DISPLAYPORT	,	V_629
width_mm	,	V_625
i915_gem_context_is_default	,	F_206
GS_BOOTROM_SHIFT	,	V_510
"GuC last action error code: %d\n"	,	L_329
"\taudio support: %s\n"	,	L_373
PIPE_CRC_INCLUDE_BORDER_I8XX	,	V_763
"SSEU Device Info\n"	,	L_479
"Size"	,	L_425
active_crtc_cnt	,	V_727
i915_displayport_test_active_open	,	F_363
plane	,	V_129
"%u pinned mappable objects, %llu bytes\n"	,	L_40
unbound	,	V_101
"\tmodes:\n"	,	L_379
"%02lx"	,	L_469
i915_capabilities	,	F_7
"Display Engine port interrupt identity:\t%08x\n"	,	L_82
i915_gem_retire_requests	,	F_395
"---------\n"	,	L_397
bound_list	,	V_114
i915_wedged_get	,	F_381
PIPE_CRC_SOURCE_DP_B_G4X	,	V_787
"Current VID: %d\n"	,	L_115
i915_displayport_test_type_open	,	F_367
"Current RS state: "	,	L_177
g4x_undo_pipe_scramble_reset	,	F_330
ucode_offset	,	V_504
cpu_fifo_underrun_disabled	,	V_678
"Min freq: %d MHz\n"	,	L_151
GEN6_CURIAVG_MASK	,	V_279
HAS_PCH_SPLIT	,	F_94
MEMSTAT_PSTATE_MASK	,	V_219
EIO	,	V_811
CONFIG_DRM_FBDEV_EMULATION	,	F_177
i915_runtime_pm_status	,	F_244
object_memory	,	V_113
"Stopping rings 0x%08llx\n"	,	L_473
"Context on %s with no gem object\n"	,	L_242
intel_unpin_work	,	V_130
submissions	,	V_530
subpixel_order	,	V_627
"g"	,	L_7
i915_pipe_crc_read	,	F_309
VLV_EDP_PSR_CURR_STATE_MASK	,	V_551
i915_reset_in_progress	,	F_383
i915_sseu_status	,	F_414
"LLC: %s\n"	,	L_300
display_crc_ctl_parse_pipe	,	F_354
EDP_PSR_ENABLE	,	V_550
EBUSY	,	V_735
"Pipe %c power disabled\n"	,	L_77
intel_ringbuffer	,	V_419
PIPE_CRC_SOURCE_PIPE_ILK	,	V_797
"GuC firmware status:\n"	,	L_302
i915_destroy_error_state	,	F_100
panel	,	V_611
"DSI:\n"	,	L_431
hw_lock	,	V_222
"SSEU Device Status\n"	,	L_488
ia_freq	,	V_392
CHV_POWER_SS1_SIG1	,	V_864
CHV_POWER_SS1_SIG2	,	V_866
get_seqno	,	V_139
"bit6 swizzle for Y-tiling = %s\n"	,	L_266
words	,	V_812
", active"	,	L_296
CURSOR_MODE	,	V_635
"\tname: %s\n"	,	L_375
"%02x%02x%02x%02x%02x%02x\n"	,	L_346
config	,	V_691
"\t--Plane id %d: type=%s, crtc_pos=%4dx%4d, crtc_size=%4dx%4d, src_pos=%d.%04ux%d.%04u, src_size=%d.%04ux%d.%04u, format=%s, rotation=%s\n"	,	L_391
DRM_DEBUG_KMS	,	F_343
"Display IIR:\t%08x\n"	,	L_64
intel_runtime_pm_put	,	F_79
PUNIT_REG_GPU_FREQ_STS	,	V_223
GEN8_PCU_IMR	,	V_159
"Currently: unknown\n"	,	L_223
acthd	,	V_285
dp	,	V_620
intel_dp_info	,	F_264
cur_wm_latency_show	,	F_372
"Manually setting max freq to %llu\n"	,	L_476
" (display)"	,	L_17
ivb_pipe_crc_ctl_reg	,	F_340
intel_shared_dpll	,	V_688
fp1	,	V_698
fbdev_fb	,	V_405
fp0	,	V_697
"Render IMR:\t%08x\n"	,	L_90
action_count	,	V_534
ilk_pipe_crc_ctl_reg	,	F_331
INTEL_OUTPUT_DSI	,	V_715
"  %u [%u] inactive objects, %llu [%llu] bytes\n"	,	L_37
DRM_ERROR	,	F_429
i915_displayport_test_active_show	,	F_362
i915_drrs	,	V_713
boosts	,	V_486
fb	,	V_410
fops	,	V_902
i915_frequency_info	,	F_115
VLV_IMR	,	V_155
frame	,	V_750
cursor	,	V_439
"0 "	,	L_384
"%s:\n"	,	L_160
reset_counter	,	V_839
debugfs_remove	,	F_3
i915_gem_framebuffer_info	,	F_176
"Current P-state: %d\n"	,	L_116
"MAD_DIMM_C1 = 0x%08x\n"	,	L_272
MEMSTAT_PSTATE_SHIFT	,	V_220
GEN9_PGCTL_SSB_EU19_ACK	,	V_887
client	,	V_516
LRC_STATE_PN	,	V_433
drm_modeset_lock_all	,	F_236
"CUR"	,	L_382
eu_per_subslice	,	V_876
FBC_STATUS2	,	V_367
EDP_PSR_CTL	,	V_549
get_pid_task	,	F_216
"Active:\n"	,	L_27
busy_bits	,	V_363
CHV_EU311_PG_ENABLE	,	V_874
i915_frontbuffer_tracking	,	F_151
GEN6_RC_CTL_RC6pp_ENABLE	,	V_351
scalers	,	V_670
"[k]batch pool"	,	L_33
obj	,	V_25
I915_SHRINK_UNBOUND	,	V_851
subslice_7eu	,	V_895
intel_irqs_enabled	,	F_246
PORT_D	,	V_771
PORT_C	,	V_769
PORT_B	,	V_767
"RP CUR DOWN EI: %dus\n"	,	L_140
bits_per_pixel	,	V_414
dev_priv	,	V_36
"Stall check enabled, "	,	L_50
header_offset	,	V_502
DCC2	,	V_459
inactive	,	V_99
MEMMODECTL	,	V_300
i915_drpc_info	,	F_150
for_each_fw_domain	,	F_139
"\tStatus pointer: 0x%08X\n"	,	L_250
"180 "	,	L_386
id	,	V_88
" dirty"	,	L_12
i915_max_freq_get	,	F_397
VLV_IIR	,	V_153
"disabled"	,	L_228
i915_forcewake_create	,	F_417
i915_error_state_to_str	,	F_109
PIPE_CRC_SOURCE_DP_D_G4X	,	V_789
i8xx_pipe_crc_ctl_reg	,	F_320
display_crc_ctl_write	,	F_358
"Display IER:\t%08x\n"	,	L_63
GEN8_MASTER_IRQ	,	V_151
intel_mst	,	V_617
IS_BROXTON	,	F_121
i915_displayport_test_data_show	,	F_364
"Min P-state: P%d\n"	,	L_173
HAS_GUC_SCHED	,	F_228
i915_error_state_release	,	F_104
FBC_COMPRESSION_MASK	,	V_368
"none"	,	L_256
GEN8_GT_IIR	,	F_85
"\tRSA: offset is %d; size = %d\n"	,	L_310
usage_count	,	V_569
" fp0:     0x%08x\n"	,	L_415
"p"	,	L_3
i915_gem_gtt_info	,	F_59
"MMIO update completed? %d\n"	,	L_55
u16	,	T_9
GEN6_RP_MEDIA_TURBO	,	V_332
PIPE_B	,	V_781
"bug"	,	L_264
PIPE_A	,	V_633
PIPE_C	,	V_783
"Master Interrupt Control:\t%08x\n"	,	L_62
"RC6\n"	,	L_204
power_well_count	,	V_572
"\tversion found: %d.%d\n"	,	L_307
PIPE_B_SCRAMBLE_RESET	,	V_782
EFAULT	,	V_751
to_i915	,	F_23
PIPE_CRC_SOURCE_PIPE_VLV	,	V_774
intel_display_power_put	,	F_92
rpstat	,	V_236
"Core Power Down: %s\n"	,	L_207
"Graphics Interrupt mask (%s):	%08x\n"	,	L_107
hsync_end	,	V_595
semaphores	,	V_488
has_drrs	,	V_720
i915_vma	,	V_32
cur_wm_latency_write	,	F_380
drm_encoder	,	V_602
"\tfb: %d, pos: %dx%d, size: %dx%d\n"	,	L_369
for_each_encoder_on_crtc	,	F_262
"efficient (RPe) frequency: %d MHz\n"	,	L_124
u32	,	T_4
legacy_hw_ctx	,	V_64
"North Display Interrupt mask:		%08x\n"	,	L_100
ret_count	,	V_205
GEN6_RP_STATE_CAP	,	V_253
MAD_DIMM_C2	,	V_464
MAD_DIMM_C1	,	V_463
MAD_DIMM_C0	,	V_462
mm	,	V_111
guc_fw_major_found	,	V_500
level	,	V_830
VLV_IER	,	V_152
GEN6_RP_DOWN_THRESHOLD	,	V_260
WM1_LP_ILK	,	V_378
entry	,	V_708
sig2	,	V_862
spin_lock_irqsave	,	F_197
sig1	,	V_861
"  Enabled EU Per Subslice: %u\n"	,	L_493
DRM_PLANE_TYPE_CURSOR	,	V_644
PIPE_SCRAMBLE_RESET_MASK	,	V_792
GEN8_GT_IER	,	F_86
"not supported\n"	,	L_221
drm_framebuffer	,	V_406
head	,	V_68
total	,	V_92
"MAD_DIMM_C2 = 0x%08x\n"	,	L_273
action_cmd	,	V_536
action_fail	,	V_535
drm_mm_node_allocated	,	F_21
tmpbuf	,	V_821
"0x%08x 0x%08x 0x%08x 0x%08x\n"	,	L_335
ok	,	V_704
action_status	,	V_537
on	,	V_693
"\nGuC submissions:\n"	,	L_330
PIPE_CRC_CTL	,	F_347
ubuf	,	V_192
"RPDECLIMIT: 0x%08x\n"	,	L_133
spr_wm_latency_open	,	F_374
get_pin_flag	,	F_14
vlv_undo_pipe_scramble_reset	,	F_329
FW_DOMAIN_ID_RENDER	,	V_344
u64	,	T_2
userbuf	,	V_200
pd	,	V_476
"Idleness DRRS: Disabled"	,	L_441
"\tmax ACTHD = 0x%08llx\n"	,	L_163
pg	,	V_541
GEN6_RP_PREV_DOWN	,	V_267
"on\n"	,	L_178
"IRQs disabled: %s\n"	,	L_349
VLV_MASTER_IER	,	V_170
GAM_ECOCHK	,	V_477
GEN6_RP_ENABLE	,	V_333
"\tHead request tail: %u\n"	,	L_255
GEN6_CAGF_MASK	,	V_272
I915_TILING_X	,	V_29
batch_pool	,	V_103
"0x%08x\n"	,	L_407
irq_refcount	,	V_482
"  Enabled Subslice Total: %u\n"	,	L_490
i915_dpcd_debug	,	V_911
"No active crtc found\n"	,	L_450
I915_WRITE	,	F_157
in_use	,	V_671
i915_guc_client_info	,	F_226
describe_ctx	,	F_29
"  Available Subslice Per Slice: %u\n"	,	L_482
i915_edp_psr_status	,	F_230
HAS_GMCH_DISPLAY	,	F_375
i915_ring_stop_set	,	F_386
I915_TILING_Y	,	V_30
pipe_bpp	,	V_675
BXT_GT_PERF_STATUS	,	V_252
"collecting CRCs for pipe %c, %s\n"	,	L_456
dent	,	V_10
object_idr	,	V_121
i915_chipset_val	,	F_169
node	,	V_7
RING_EXECLIST_STATUS_LO	,	F_192
DRM_PLANE_TYPE_OVERLAY	,	V_642
"\tFailed doorbell: %u\n"	,	L_321
efficient_freq	,	V_229
intel_pipe_crc_entry	,	V_748
stop_rings	,	V_840
i915_interrupt_info	,	F_80
rgvswctl	,	V_213
i915_semaphore_is_enabled	,	F_290
CONFIG_PM	,	F_247
GEN6_GT_GFX_RC6_LOCKED	,	V_358
hw_state	,	V_694
INTEL_OUTPUT_EDP	,	V_564
display_info	,	V_624
sc	,	V_669
PIPE_CRC_SOURCE_SPRITE_IVB	,	V_809
can_mst	,	V_728
RSX_STATUS_RC1E	,	V_318
pipe_config	,	V_662
"DISP_ARB_CTL = 0x%08x\n"	,	L_277
key	,	V_5
INTEL_INFO	,	F_8
RING_MODE_GEN7	,	F_211
ss	,	V_860
atomic_read	,	F_66
"Deepest RC6 Enabled: %s\n"	,	L_200
u8	,	T_11
hweight32	,	F_289
uint32_t	,	T_10
"eDP:\n"	,	L_430
"aliasing PPGTT:\n"	,	L_287
global_list	,	V_100
buf	,	V_207
eu_reg	,	V_880
S_IWUSR	,	V_903
i915_mmio_reg_offset	,	F_293
guc_fw	,	V_492
ring_id	,	V_440
"pd gtt offset: 0x%08x\n"	,	L_288
I915_READ_FW	,	F_146
fb_tracking	,	V_362
has_slice_pg	,	V_896
"N/A"	,	L_392
proc_desc_offset	,	V_520
"\tunderrun reporting: cpu=%s pch=%s \n"	,	L_400
intel_uncore_forcewake_domain_to_str	,	F_140
hsync_start	,	V_594
PIPE_CRC_SOURCE_DP_C_VLV	,	V_776
"RPSTAT1: 0x%08x\n"	,	L_130
RING_PP_DIR_BASE	,	F_212
intel_guc_fw	,	V_491
i915_dmc_info	,	F_251
DP_DPCD_REV	,	V_614
drm_display_mode	,	V_590
i915_error_state_buf_init	,	F_108
" (%sgtt offset: %08llx, size: %08llx"	,	L_19
"DC5 -&gt; DC6 count: %d\n"	,	L_361
n_entries	,	V_739
i9xx_pipe_crc_ctl_reg	,	F_327
RING_EXECLIST_STATUS_HI	,	F_193
vm	,	V_34
" (stolen: %08llx)"	,	L_23
"Logical Ring Contexts are disabled\n"	,	L_247
pid_task	,	F_57
"\nCRTC %d:  "	,	L_449
DRM_ROTATE_180	,	V_648
DRM_MODE_DPMS_ON	,	V_563
pending	,	V_135
GEN8_GT_IMR	,	F_84
i915_dp_mst_info	,	F_301
connectors_changed	,	V_806
wm	,	V_709
missed_irq_rings	,	V_841
wq	,	V_747
VLV_GTLC_PW_MEDIA_STATUS_MASK	,	V_338
acquire_ctx	,	V_801
simple_read_from_buffer	,	F_110
"  no ppgtt for context %d\n"	,	L_279
fw_path	,	V_582
"Hangcheck inactive\n"	,	L_159
enable_hangcheck	,	V_288
intel_encoder	,	V_556
i915_ips_status	,	F_158
error_priv	,	V_196
intel_display_power_domain_str	,	F_250
PIPE_CRC_SOURCE_SPRITE_ILK	,	V_796
", scalers[%d]: use=%s, mode=%x"	,	L_394
jiffies_to_msecs	,	F_135
wq_size	,	V_524
"Max freq: %d MHz\n"	,	L_152
shared_dplls	,	V_690
init_waitqueue_head	,	F_421
"No flip due on pipe %c (plane %c)\n"	,	L_44
write_pointer	,	V_436
RING_PP_DIR_DCLV	,	F_214
comm	,	V_124
"0x%08x: 0x%08x 0x%08x 0x%08x 0x%08x\n"	,	L_111
intel_dp_sink_crc	,	F_240
RCX_SW_EXIT	,	V_314
single_open	,	F_319
rpprevdown	,	V_244
"\tExeclist status: 0x%08X, context: %u\n"	,	L_249
"RC3 (RC6+)\n"	,	L_183
i915_ring_test_irq_set	,	F_390
"DPFLIPSTAT:\t%08x\n"	,	L_69
fence_reg	,	V_53
"No requests\n"	,	L_60
"North Display Interrupt identity:	%08x\n"	,	L_99
ESRCH	,	V_479
RSTDBYCTL	,	V_301
kfree	,	F_106
i915_error_state_open	,	F_101
"HW context "	,	L_239
ironlake_drpc_info	,	F_136
"Turbo enabled: %s\n"	,	L_187
"\tDRRS Supported : No"	,	L_448
out	,	V_206
"Display Engine misc interrupt identity:\t%08x\n"	,	L_85
gen	,	V_23
spr_latency	,	V_836
has_subslice_pg	,	V_897
GEN6_CURBSYTAVG_MASK	,	V_277
initialized	,	V_65
GEN8_DE_PIPE_IIR	,	F_90
VLV_EDP_PSR_ACTIVE_SF_UPDATE	,	V_553
power	,	V_565
"Toggling workaround to %i returns %i\n"	,	L_454
CSR_VERSION_MINOR	,	F_254
down_threshold	,	V_280
drrs	,	V_714
i915_gem_batch_pool_info	,	F_74
to_intel_framebuffer	,	F_178
active_list	,	V_78
"GuC last action command: 0x%x\n"	,	L_327
"DC3 -&gt; DC5 count: %d\n"	,	L_360
"0x%X: 0x%08X, mask: 0x%08X, read: 0x%08x, status: %s\n"	,	L_419
drm_modeset_legacy_acquire_ctx	,	F_334
"RC6+  voltage: %dmV\n"	,	L_213
"GFX_MODE: 0x%08x\n"	,	L_283
EINVAL	,	V_81
"Copied %d bytes from user\n"	,	L_464
"Core Power Down\n"	,	L_202
depth	,	V_413
gfx	,	V_390
info_ent	,	V_11
intel_display_power_get_if_enabled	,	F_88
rpdownei	,	V_242
I915_READ_IMR	,	F_95
VLV_GTLC_PW_STATUS	,	V_330
MEMMODE_SWMODE_EN	,	V_307
retcode	,	V_529
copy_from_user	,	F_359
MEMSTAT_VID_SHIFT	,	V_218
compliance_test_data	,	V_828
mem_freq	,	V_224
data	,	V_17
"\t\tBusy_frontbuffer_bits: 0x%X"	,	L_442
"Compressing: %s\n"	,	L_220
"%u purgeable objects, %llu bytes\n"	,	L_39
i915_wa_registers	,	F_292
GEN8_GT_ISR	,	F_129
"Render p-state ratio: %d\n"	,	L_127
pch_fifo_underrun_disabled	,	V_679
INSTPM_SELF_EN	,	V_383
i915_guc_info	,	F_227
I915_READ_NOTRACE	,	F_144
RING_CONTEXT_STATUS_BUF_LO	,	F_195
"Pipe %c IIR:\t%08x\n"	,	L_79
debugfs_lock	,	V_12
"  Available Subslice Total: %u\n"	,	L_481
opregion	,	V_399
i915_error_state_put	,	F_105
filep	,	V_729
cur_latency	,	V_837
INSTPM	,	V_382
workarounds	,	V_700
link	,	V_487
"total: %d\n"	,	L_57
file_stats	,	V_90
I915_MAX_PIPES	,	V_759
"&lt;unknown&gt;"	,	L_43
intel_lvds_info	,	F_270
GEN8_DE_PIPE_IMR	,	F_89
"%s [%d]: %d boosts%s\n"	,	L_295
" (%s mappable)"	,	L_24
spin_lock	,	F_53
display_crc_ctl_open	,	F_318
dma_buf	,	V_93
dpcd_block	,	V_912
list_head	,	V_67
"HW control enabled: %s\n"	,	L_168
i915_gem_request_get_seqno	,	F_25
"\tPDP%d 0x%016llx\n"	,	L_282
intel_freq_opcode	,	F_399
"dpcd read (%zu bytes at %u) failed (%zd)\n"	,	L_495
"\nSync seqno:\n"	,	L_408
bytes_read	,	V_740
no_fbc_reason	,	V_366
"  Has EU Power Gating: %s\n"	,	L_487
list_for_each_entry_reverse	,	F_52
CRSTANDVID	,	V_302
"\t\tconnector %d: type: %s, status: %s"	,	L_367
PINNED_LIST	,	V_125
"too many words, allowed &lt;= %d\n"	,	L_458
i915_sink_crc	,	F_235
i915_forcewake_domains	,	F_138
subslice_total	,	V_877
VLV_IIR_RW	,	V_154
