#! /usr/bin/vvp
:ivl_version "11.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/system.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/va_math.vpi";
:vpi_module "/usr/lib/x86_64-linux-gnu/ivl/v2009.vpi";
S_0x579ade9a90c0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x579ade9a9250 .scope module, "sar_logic_tb" "sar_logic_tb" 3 3;
 .timescale -9 -12;
v0x579ade9c0240_0 .net "B", 6 0, v0x579ade96d7b0_0;  1 drivers
v0x579ade9c0320_0 .net "BN", 6 0, v0x579ade96dba0_0;  1 drivers
v0x579ade9c03f0_0 .net "D", 7 0, v0x579ade9bfb90_0;  1 drivers
v0x579ade9c04f0_0 .var "En", 0 0;
v0x579ade9c05c0_0 .var "Om", 0 0;
v0x579ade9c0660_0 .var "Op", 0 0;
v0x579ade9c0730_0 .var "clk", 0 0;
v0x579ade9c0800_0 .var "rst", 0 0;
S_0x579ade96bcf0 .scope module, "uut" "sar_logic" 3 18, 4 1 0, S_0x579ade9a9250;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "Op";
    .port_info 2 /INPUT 1 "En";
    .port_info 3 /INPUT 1 "Om";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /OUTPUT 7 "B";
    .port_info 6 /OUTPUT 7 "BN";
    .port_info 7 /OUTPUT 8 "D";
v0x579ade96d7b0_0 .var "B", 6 0;
v0x579ade96dba0_0 .var "BN", 6 0;
v0x579ade9bfb90_0 .var "D", 7 0;
v0x579ade9bfc50_0 .net "En", 0 0, v0x579ade9c04f0_0;  1 drivers
v0x579ade9bfd10_0 .net "Om", 0 0, v0x579ade9c05c0_0;  1 drivers
v0x579ade9bfe20_0 .net "Op", 0 0, v0x579ade9c0660_0;  1 drivers
v0x579ade9bfee0_0 .net "clk", 0 0, v0x579ade9c0730_0;  1 drivers
v0x579ade9bffa0_0 .var "counter", 3 0;
v0x579ade9c0080_0 .net "rst", 0 0, v0x579ade9c0800_0;  1 drivers
E_0x579ade9a62d0 .event posedge, v0x579ade9bfee0_0;
    .scope S_0x579ade96bcf0;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x579ade9bffa0_0, 0, 4;
    %end;
    .thread T_0, $init;
    .scope S_0x579ade96bcf0;
T_1 ;
    %wait E_0x579ade9a62d0;
    %load/vec4 v0x579ade9c0080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x579ade96d7b0_0, 0;
    %pushi/vec4 0, 0, 7;
    %assign/vec4 v0x579ade96dba0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x579ade9bfb90_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0x579ade9bffa0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v0x579ade9bfc50_0;
    %load/vec4 v0x579ade9bfe20_0;
    %load/vec4 v0x579ade9bfd10_0;
    %xor;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %load/vec4 v0x579ade9bffa0_0;
    %pad/u 32;
    %cmpi/u 7, 0, 32;
    %jmp/0xz  T_1.4, 5;
    %load/vec4 v0x579ade9bfb90_0;
    %pushi/vec4 0, 0, 7;
    %load/vec4 v0x579ade9bfe20_0;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x579ade9bffa0_0;
    %shiftl 4;
    %or;
    %assign/vec4 v0x579ade9bfb90_0, 0;
    %load/vec4 v0x579ade9bfe20_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.6, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.7, 8;
T_1.6 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.7, 8;
 ; End of false expr.
    %blend;
T_1.7;
    %ix/load 5, 0, 0;
    %load/vec4 v0x579ade9bffa0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %mod;
    %ix/vec4 4;
    %assign/vec4/off/d v0x579ade96d7b0_0, 4, 5;
    %load/vec4 v0x579ade9bfd10_0;
    %flag_set/vec4 8;
    %jmp/0 T_1.8, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_1.9, 8;
T_1.8 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_1.9, 8;
 ; End of false expr.
    %blend;
T_1.9;
    %ix/load 5, 0, 0;
    %load/vec4 v0x579ade9bffa0_0;
    %pad/u 32;
    %pushi/vec4 7, 0, 32;
    %mod;
    %ix/vec4 4;
    %assign/vec4/off/d v0x579ade96dba0_0, 4, 5;
    %load/vec4 v0x579ade9bffa0_0;
    %addi 1, 0, 4;
    %assign/vec4 v0x579ade9bffa0_0, 0;
T_1.4 ;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x579ade9a9250;
T_2 ;
    %delay 5000, 0;
    %load/vec4 v0x579ade9c0730_0;
    %inv;
    %store/vec4 v0x579ade9c0730_0, 0, 1;
    %jmp T_2;
    .thread T_2;
    .scope S_0x579ade9a9250;
T_3 ;
    %vpi_call/w 3 34 "$dumpfile", "sar_logic_tb.vcd" {0 0 0};
    %vpi_call/w 3 35 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x579ade9a9250 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x579ade9c0730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x579ade9c0800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x579ade9c0660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x579ade9c05c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x579ade9c04f0_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x579ade9c0800_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x579ade9c04f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x579ade9c0660_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x579ade9c05c0_0, 0, 1;
    %delay 80000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x579ade9c0800_0, 0, 1;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x579ade9c0800_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x579ade9c0660_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x579ade9c05c0_0, 0, 1;
    %delay 70000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x579ade9c0800_0, 0, 1;
    %delay 100000, 0;
    %vpi_call/w 3 59 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "sar_logic_tb.v";
    "sar_logic.v";
