Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Mar 11 15:52:00 2023
| Host         : 3304-PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file LedPosition_BASYS3_timing_summary_routed.rpt -pb LedPosition_BASYS3_timing_summary_routed.pb -rpx LedPosition_BASYS3_timing_summary_routed.rpx -warn_on_violation
| Design       : LedPosition_BASYS3
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (9)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (9)
-------------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.163        0.000                      0                   82        0.154        0.000                      0                   82        4.500        0.000                       0                    82  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.163        0.000                      0                   82        0.154        0.000                      0                   82        4.500        0.000                       0                    82  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.163ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.154ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.163ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.805ns  (logic 0.828ns (21.763%)  route 2.977ns (78.237%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.628     5.149    DEBOUNCE_DEC/CLK
    SLICE_X58Y17         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/Q
                         net (fo=2, routed)           0.819     6.425    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[1]
    SLICE_X58Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.549 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_8__0/O
                         net (fo=1, routed)           1.092     7.640    DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_8__0_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.764 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0/O
                         net (fo=23, routed)          1.066     8.830    DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0_n_0
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.124     8.954 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[5]_i_1__0/O
                         net (fo=1, routed)           0.000     8.954    DEBOUNCE_DEC/count[5]
    SLICE_X58Y18         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.508    14.849    DEBOUNCE_DEC/CLK
    SLICE_X58Y18         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X58Y18         FDCE (Setup_fdce_C_D)        0.029    15.117    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[5]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.954    
  -------------------------------------------------------------------
                         slack                                  6.163    

Slack (MET) :             6.176ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.793ns  (logic 0.828ns (21.827%)  route 2.965ns (78.173%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.628     5.149    DEBOUNCE_DEC/CLK
    SLICE_X58Y17         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/Q
                         net (fo=2, routed)           0.819     6.425    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[1]
    SLICE_X58Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.549 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_8__0/O
                         net (fo=1, routed)           1.092     7.640    DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_8__0_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.764 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0/O
                         net (fo=23, routed)          1.054     8.819    DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0_n_0
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.124     8.943 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[6]_i_1__0/O
                         net (fo=1, routed)           0.000     8.943    DEBOUNCE_DEC/count[6]
    SLICE_X58Y18         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.508    14.849    DEBOUNCE_DEC/CLK
    SLICE_X58Y18         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[6]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X58Y18         FDCE (Setup_fdce_C_D)        0.031    15.119    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.119    
                         arrival time                          -8.943    
  -------------------------------------------------------------------
                         slack                                  6.176    

Slack (MET) :             6.183ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.831ns  (logic 0.854ns (22.294%)  route 2.977ns (77.706%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.628     5.149    DEBOUNCE_DEC/CLK
    SLICE_X58Y17         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/Q
                         net (fo=2, routed)           0.819     6.425    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[1]
    SLICE_X58Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.549 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_8__0/O
                         net (fo=1, routed)           1.092     7.640    DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_8__0_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.764 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0/O
                         net (fo=23, routed)          1.066     8.830    DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0_n_0
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.150     8.980 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[7]_i_1__0/O
                         net (fo=1, routed)           0.000     8.980    DEBOUNCE_DEC/count[7]
    SLICE_X58Y18         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.508    14.849    DEBOUNCE_DEC/CLK
    SLICE_X58Y18         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[7]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X58Y18         FDCE (Setup_fdce_C_D)        0.075    15.163    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.980    
  -------------------------------------------------------------------
                         slack                                  6.183    

Slack (MET) :             6.194ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.819ns  (logic 0.854ns (22.359%)  route 2.965ns (77.641%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.628     5.149    DEBOUNCE_DEC/CLK
    SLICE_X58Y17         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/Q
                         net (fo=2, routed)           0.819     6.425    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[1]
    SLICE_X58Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.549 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_8__0/O
                         net (fo=1, routed)           1.092     7.640    DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_8__0_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.764 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0/O
                         net (fo=23, routed)          1.054     8.819    DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0_n_0
    SLICE_X58Y18         LUT2 (Prop_lut2_I0_O)        0.150     8.969 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     8.969    DEBOUNCE_DEC/count[8]
    SLICE_X58Y18         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.508    14.849    DEBOUNCE_DEC/CLK
    SLICE_X58Y18         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[8]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X58Y18         FDCE (Setup_fdce_C_D)        0.075    15.163    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                          -8.969    
  -------------------------------------------------------------------
                         slack                                  6.194    

Slack (MET) :             6.240ns  (required time - arrival time)
  Source:                 DEBOUNCE_INC/PULSE_GENERATOR.count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.733ns  (logic 0.966ns (25.874%)  route 2.767ns (74.126%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.623     5.144    DEBOUNCE_INC/CLK
    SLICE_X61Y21         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.419     5.563 f  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[12]/Q
                         net (fo=2, routed)           0.870     6.433    DEBOUNCE_INC/count[12]
    SLICE_X61Y21         LUT4 (Prop_lut4_I2_O)        0.299     6.732 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_5/O
                         net (fo=1, routed)           0.806     7.539    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_5_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.663 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2/O
                         net (fo=23, routed)          1.091     8.754    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2_n_0
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.124     8.878 r  DEBOUNCE_INC/PULSE_GENERATOR.count[6]_i_1/O
                         net (fo=1, routed)           0.000     8.878    DEBOUNCE_INC/count_0[6]
    SLICE_X61Y20         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.507    14.848    DEBOUNCE_INC/CLK
    SLICE_X61Y20         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y20         FDCE (Setup_fdce_C_D)        0.031    15.118    DEBOUNCE_INC/PULSE_GENERATOR.count_reg[6]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                          -8.878    
  -------------------------------------------------------------------
                         slack                                  6.240    

Slack (MET) :             6.256ns  (required time - arrival time)
  Source:                 DEBOUNCE_INC/PULSE_GENERATOR.count_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_INC/PULSE_GENERATOR.count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.761ns  (logic 0.994ns (26.426%)  route 2.767ns (73.574%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.623     5.144    DEBOUNCE_INC/CLK
    SLICE_X61Y21         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y21         FDCE (Prop_fdce_C_Q)         0.419     5.563 f  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[12]/Q
                         net (fo=2, routed)           0.870     6.433    DEBOUNCE_INC/count[12]
    SLICE_X61Y21         LUT4 (Prop_lut4_I2_O)        0.299     6.732 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_5/O
                         net (fo=1, routed)           0.806     7.539    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_5_n_0
    SLICE_X61Y22         LUT6 (Prop_lut6_I2_O)        0.124     7.663 r  DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2/O
                         net (fo=23, routed)          1.091     8.754    DEBOUNCE_INC/PULSE_GENERATOR.count[22]_i_2_n_0
    SLICE_X61Y20         LUT2 (Prop_lut2_I0_O)        0.152     8.906 r  DEBOUNCE_INC/PULSE_GENERATOR.count[8]_i_1/O
                         net (fo=1, routed)           0.000     8.906    DEBOUNCE_INC/count_0[8]
    SLICE_X61Y20         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.507    14.848    DEBOUNCE_INC/CLK
    SLICE_X61Y20         FDCE                                         r  DEBOUNCE_INC/PULSE_GENERATOR.count_reg[8]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X61Y20         FDCE (Setup_fdce_C_D)        0.075    15.162    DEBOUNCE_INC/PULSE_GENERATOR.count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.162    
                         arrival time                          -8.906    
  -------------------------------------------------------------------
                         slack                                  6.256    

Slack (MET) :             6.265ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.699ns  (logic 0.828ns (22.386%)  route 2.871ns (77.614%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.628     5.149    DEBOUNCE_DEC/CLK
    SLICE_X58Y17         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/Q
                         net (fo=2, routed)           0.819     6.425    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[1]
    SLICE_X58Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.549 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_8__0/O
                         net (fo=1, routed)           1.092     7.640    DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_8__0_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.764 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0/O
                         net (fo=23, routed)          0.960     8.724    DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0_n_0
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.124     8.848 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[21]_i_1__0/O
                         net (fo=1, routed)           0.000     8.848    DEBOUNCE_DEC/count[21]
    SLICE_X58Y22         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.504    14.845    DEBOUNCE_DEC/CLK
    SLICE_X58Y22         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[21]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y22         FDCE (Setup_fdce_C_D)        0.029    15.113    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[21]
  -------------------------------------------------------------------
                         required time                         15.113    
                         arrival time                          -8.848    
  -------------------------------------------------------------------
                         slack                                  6.265    

Slack (MET) :             6.268ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 0.828ns (22.380%)  route 2.872ns (77.620%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.628     5.149    DEBOUNCE_DEC/CLK
    SLICE_X58Y17         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/Q
                         net (fo=2, routed)           0.819     6.425    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[1]
    SLICE_X58Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.549 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_8__0/O
                         net (fo=1, routed)           1.092     7.640    DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_8__0_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.764 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0/O
                         net (fo=23, routed)          0.961     8.725    DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0_n_0
    SLICE_X58Y21         LUT2 (Prop_lut2_I0_O)        0.124     8.849 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[18]_i_1__0/O
                         net (fo=1, routed)           0.000     8.849    DEBOUNCE_DEC/count[18]
    SLICE_X58Y21         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.506    14.847    DEBOUNCE_DEC/CLK
    SLICE_X58Y21         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[18]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y21         FDCE (Setup_fdce_C_D)        0.031    15.117    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[18]
  -------------------------------------------------------------------
                         required time                         15.117    
                         arrival time                          -8.849    
  -------------------------------------------------------------------
                         slack                                  6.268    

Slack (MET) :             6.284ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.728ns  (logic 0.856ns (22.963%)  route 2.872ns (77.037%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns = ( 14.847 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.628     5.149    DEBOUNCE_DEC/CLK
    SLICE_X58Y17         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/Q
                         net (fo=2, routed)           0.819     6.425    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[1]
    SLICE_X58Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.549 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_8__0/O
                         net (fo=1, routed)           1.092     7.640    DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_8__0_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.764 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0/O
                         net (fo=23, routed)          0.961     8.725    DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0_n_0
    SLICE_X58Y21         LUT2 (Prop_lut2_I0_O)        0.152     8.877 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[20]_i_1__0/O
                         net (fo=1, routed)           0.000     8.877    DEBOUNCE_DEC/count[20]
    SLICE_X58Y21         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.506    14.847    DEBOUNCE_DEC/CLK
    SLICE_X58Y21         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[20]/C
                         clock pessimism              0.274    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X58Y21         FDCE (Setup_fdce_C_D)        0.075    15.161    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[20]
  -------------------------------------------------------------------
                         required time                         15.161    
                         arrival time                          -8.877    
  -------------------------------------------------------------------
                         slack                                  6.284    

Slack (MET) :             6.285ns  (required time - arrival time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.725ns  (logic 0.854ns (22.928%)  route 2.871ns (77.072%))
  Logic Levels:           3  (LUT2=1 LUT4=1 LUT6=1)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.845ns = ( 14.845 - 10.000 ) 
    Source Clock Delay      (SCD):    5.149ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.628     5.149    DEBOUNCE_DEC/CLK
    SLICE_X58Y17         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y17         FDCE (Prop_fdce_C_Q)         0.456     5.605 r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/Q
                         net (fo=2, routed)           0.819     6.425    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[1]
    SLICE_X58Y17         LUT4 (Prop_lut4_I1_O)        0.124     6.549 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_8__0/O
                         net (fo=1, routed)           1.092     7.640    DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_8__0_n_0
    SLICE_X58Y20         LUT6 (Prop_lut6_I5_O)        0.124     7.764 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0/O
                         net (fo=23, routed)          0.960     8.724    DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_2__0_n_0
    SLICE_X58Y22         LUT2 (Prop_lut2_I0_O)        0.150     8.874 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[22]_i_1__0/O
                         net (fo=1, routed)           0.000     8.874    DEBOUNCE_DEC/count[22]
    SLICE_X58Y22         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          1.504    14.845    DEBOUNCE_DEC/CLK
    SLICE_X58Y22         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[22]/C
                         clock pessimism              0.274    15.119    
                         clock uncertainty           -0.035    15.084    
    SLICE_X58Y22         FDCE (Setup_fdce_C_D)        0.075    15.159    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[22]
  -------------------------------------------------------------------
                         required time                         15.159    
                         arrival time                          -8.874    
  -------------------------------------------------------------------
                         slack                                  6.285    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_POSITION_DRIVER/currentLedPosition_IS_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.186ns (71.834%)  route 0.073ns (28.166%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.588     1.471    DEBOUNCE_INC/CLK
    SLICE_X62Y18         FDCE                                         r  DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  DEBOUNCE_INC/FSM_sequential_currentState_reg[0]/Q
                         net (fo=6, routed)           0.073     1.685    DEBOUNCE_INC/FSM_sequential_currentState_reg[1]_0[0]
    SLICE_X63Y18         LUT5 (Prop_lut5_I1_O)        0.045     1.730 r  DEBOUNCE_INC/currentLedPosition_IS[1]_i_1/O
                         net (fo=1, routed)           0.000     1.730    LED_POSITION_DRIVER/D[1]
    SLICE_X63Y18         FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.857     1.984    LED_POSITION_DRIVER/CLK
    SLICE_X63Y18         FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[1]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X63Y18         FDCE (Hold_fdce_C_D)         0.092     1.576    LED_POSITION_DRIVER/currentLedPosition_IS_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.730    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 SYNC_BTNR/syncChain_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYNC_BTNR/syncChain_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.588     1.471    SYNC_BTNR/CLK
    SLICE_X59Y17         FDCE                                         r  SYNC_BTNR/syncChain_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  SYNC_BTNR/syncChain_reg[0]/Q
                         net (fo=1, routed)           0.101     1.713    SYNC_BTNR/p_0_in[1]
    SLICE_X60Y17         FDCE                                         r  SYNC_BTNR/syncChain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.856     1.983    SYNC_BTNR/CLK
    SLICE_X60Y17         FDCE                                         r  SYNC_BTNR/syncChain_reg[1]/C
                         clock pessimism             -0.498     1.485    
    SLICE_X60Y17         FDCE (Hold_fdce_C_D)         0.059     1.544    SYNC_BTNR/syncChain_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.544    
                         arrival time                           1.713    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 SYNC_SW0/syncChain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_POSITION_DRIVER/currentLedPosition_IS_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.639%)  route 0.097ns (34.361%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.588     1.471    SYNC_SW0/CLK
    SLICE_X62Y18         FDCE                                         r  SYNC_SW0/syncChain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  SYNC_SW0/syncChain_reg[1]/Q
                         net (fo=5, routed)           0.097     1.709    SYNC_SW0/Q[0]
    SLICE_X63Y18         LUT2 (Prop_lut2_I0_O)        0.045     1.754 r  SYNC_SW0/currentLedPosition_IS[0]_i_1/O
                         net (fo=1, routed)           0.000     1.754    LED_POSITION_DRIVER/D[0]
    SLICE_X63Y18         FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.857     1.984    LED_POSITION_DRIVER/CLK
    SLICE_X63Y18         FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[0]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X63Y18         FDCE (Hold_fdce_C_D)         0.092     1.576    LED_POSITION_DRIVER/currentLedPosition_IS_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.754    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 SYNC_SW0/syncChain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_POSITION_DRIVER/currentLedPosition_IS_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.408%)  route 0.098ns (34.592%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.588     1.471    SYNC_SW0/CLK
    SLICE_X62Y18         FDCE                                         r  SYNC_SW0/syncChain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  SYNC_SW0/syncChain_reg[1]/Q
                         net (fo=5, routed)           0.098     1.710    LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]_1[0]
    SLICE_X63Y18         LUT6 (Prop_lut6_I5_O)        0.045     1.755 r  LED_POSITION_DRIVER/currentLedPosition_IS[3]_i_2/O
                         net (fo=1, routed)           0.000     1.755    LED_POSITION_DRIVER/currentLedPosition_IS[3]_i_2_n_0
    SLICE_X63Y18         FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.857     1.984    LED_POSITION_DRIVER/CLK
    SLICE_X63Y18         FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[3]/C
                         clock pessimism             -0.500     1.484    
    SLICE_X63Y18         FDCE (Hold_fdce_C_D)         0.091     1.575    LED_POSITION_DRIVER/currentLedPosition_IS_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.755    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.206ns  (arrival time - required time)
  Source:                 SYNC_SW0/syncChain_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SYNC_SW0/syncChain_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.322%)  route 0.170ns (54.678%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.588     1.471    SYNC_SW0/CLK
    SLICE_X59Y17         FDCE                                         r  SYNC_SW0/syncChain_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  SYNC_SW0/syncChain_reg[0]/Q
                         net (fo=1, routed)           0.170     1.782    SYNC_SW0/p_0_in__1[1]
    SLICE_X62Y18         FDCE                                         r  SYNC_SW0/syncChain_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.857     1.984    SYNC_SW0/CLK
    SLICE_X62Y18         FDCE                                         r  SYNC_SW0/syncChain_reg[1]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X62Y18         FDCE (Hold_fdce_C_D)         0.070     1.576    SYNC_SW0/syncChain_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.206    

Slack (MET) :             0.235ns  (arrival time - required time)
  Source:                 LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.797%)  route 0.141ns (43.203%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.588     1.471    LED_POSITION_DRIVER/CLK
    SLICE_X63Y18         FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y18         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]/Q
                         net (fo=9, routed)           0.141     1.754    LED_POSITION_DRIVER/currentLedPosition_IS_reg_n_0_[2]
    SLICE_X63Y18         LUT6 (Prop_lut6_I3_O)        0.045     1.799 r  LED_POSITION_DRIVER/currentLedPosition_IS[2]_i_1/O
                         net (fo=1, routed)           0.000     1.799    LED_POSITION_DRIVER/currentLedPosition_IS[2]_i_1_n_0
    SLICE_X63Y18         FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.857     1.984    LED_POSITION_DRIVER/CLK
    SLICE_X63Y18         FDCE                                         r  LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]/C
                         clock pessimism             -0.513     1.471    
    SLICE_X63Y18         FDCE (Hold_fdce_C_D)         0.092     1.563    LED_POSITION_DRIVER/currentLedPosition_IS_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.235    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 SEVEN_SEG_DRIVER/digitSelect_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEVEN_SEG_DRIVER/digitSelect_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.420%)  route 0.161ns (43.580%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.585     1.468    SEVEN_SEG_DRIVER/CLK
    SLICE_X64Y21         FDCE                                         r  SEVEN_SEG_DRIVER/digitSelect_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y21         FDCE (Prop_fdce_C_Q)         0.164     1.632 r  SEVEN_SEG_DRIVER/digitSelect_reg[1]/Q
                         net (fo=10, routed)          0.161     1.794    SEVEN_SEG_DRIVER/digitSelect_reg[1]_0
    SLICE_X64Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.839 r  SEVEN_SEG_DRIVER/digitSelect[1]_i_1/O
                         net (fo=1, routed)           0.000     1.839    SEVEN_SEG_DRIVER/digitSelect[1]_i_1_n_0
    SLICE_X64Y21         FDCE                                         r  SEVEN_SEG_DRIVER/digitSelect_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.854     1.981    SEVEN_SEG_DRIVER/CLK
    SLICE_X64Y21         FDCE                                         r  SEVEN_SEG_DRIVER/digitSelect_reg[1]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X64Y21         FDCE (Hold_fdce_C_D)         0.121     1.589    SEVEN_SEG_DRIVER/digitSelect_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.258ns  (arrival time - required time)
  Source:                 SYNC_BTNL/syncChain_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/FSM_sequential_currentState_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.189ns (47.245%)  route 0.211ns (52.755%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.588     1.471    SYNC_BTNL/CLK
    SLICE_X59Y17         FDCE                                         r  SYNC_BTNL/syncChain_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y17         FDCE (Prop_fdce_C_Q)         0.141     1.612 r  SYNC_BTNL/syncChain_reg[1]/Q
                         net (fo=2, routed)           0.211     1.823    DEBOUNCE_DEC/FSM_sequential_currentState_reg[1]_0[0]
    SLICE_X62Y18         LUT4 (Prop_lut4_I2_O)        0.048     1.871 r  DEBOUNCE_DEC/FSM_sequential_currentState[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.871    DEBOUNCE_DEC/nextState[1]
    SLICE_X62Y18         FDCE                                         r  DEBOUNCE_DEC/FSM_sequential_currentState_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.857     1.984    DEBOUNCE_DEC/CLK
    SLICE_X62Y18         FDCE                                         r  DEBOUNCE_DEC/FSM_sequential_currentState_reg[1]/C
                         clock pessimism             -0.478     1.506    
    SLICE_X62Y18         FDCE (Hold_fdce_C_D)         0.107     1.613    DEBOUNCE_DEC/FSM_sequential_currentState_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.258    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.190ns (52.150%)  route 0.174ns (47.850%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.467ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.584     1.467    DEBOUNCE_DEC/CLK
    SLICE_X58Y22         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y22         FDCE (Prop_fdce_C_Q)         0.141     1.608 f  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[0]/Q
                         net (fo=3, routed)           0.174     1.782    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg_n_0_[0]
    SLICE_X58Y22         LUT1 (Prop_lut1_I0_O)        0.049     1.831 r  DEBOUNCE_DEC/PULSE_GENERATOR.count[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.831    DEBOUNCE_DEC/count[0]
    SLICE_X58Y22         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.851     1.978    DEBOUNCE_DEC/CLK
    SLICE_X58Y22         FDCE                                         r  DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[0]/C
                         clock pessimism             -0.511     1.467    
    SLICE_X58Y22         FDCE (Hold_fdce_C_D)         0.104     1.571    DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 DEBOUNCE_DEC/pulse_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DEBOUNCE_DEC/pulse_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.587     1.470    DEBOUNCE_DEC/CLK
    SLICE_X61Y18         FDRE                                         r  DEBOUNCE_DEC/pulse_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y18         FDRE (Prop_fdre_C_Q)         0.141     1.611 r  DEBOUNCE_DEC/pulse_reg/Q
                         net (fo=2, routed)           0.168     1.779    DEBOUNCE_DEC/pulse_reg_n_0
    SLICE_X61Y18         LUT3 (Prop_lut3_I1_O)        0.045     1.824 r  DEBOUNCE_DEC/pulse_i_1__0/O
                         net (fo=1, routed)           0.000     1.824    DEBOUNCE_DEC/pulse_i_1__0_n_0
    SLICE_X61Y18         FDRE                                         r  DEBOUNCE_DEC/pulse_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=81, routed)          0.855     1.982    DEBOUNCE_DEC/CLK
    SLICE_X61Y18         FDRE                                         r  DEBOUNCE_DEC/pulse_reg/C
                         clock pessimism             -0.512     1.470    
    SLICE_X61Y18         FDRE (Hold_fdre_C_D)         0.091     1.561    DEBOUNCE_DEC/pulse_reg
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.824    
  -------------------------------------------------------------------
                         slack                                  0.263    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   DEBOUNCE_DEC/FSM_sequential_currentState_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X62Y18   DEBOUNCE_DEC/FSM_sequential_currentState_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y19   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y20   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[17]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X58Y21   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[14]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[15]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y20   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[16]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y19   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[9]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   DEBOUNCE_INC/PULSE_GENERATOR.count_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   DEBOUNCE_INC/PULSE_GENERATOR.count_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   DEBOUNCE_INC/PULSE_GENERATOR.count_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y19   DEBOUNCE_INC/PULSE_GENERATOR.count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[22]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y17   DEBOUNCE_DEC/PULSE_GENERATOR.count_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y22   DEBOUNCE_INC/PULSE_GENERATOR.count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   DEBOUNCE_INC/PULSE_GENERATOR.count_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   DEBOUNCE_INC/PULSE_GENERATOR.count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y22   DEBOUNCE_INC/PULSE_GENERATOR.count_reg[15]/C



