# Reading pref.tcl
# do top_level_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab5/lab3.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:47 on Feb 27,2024
# vcom -reportprogress 300 -93 -work work C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab5/lab3.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity lab3
# -- Compiling architecture rtl of lab3
# End time: 10:43:47 on Feb 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab5/serial_uart_rtl.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:47 on Feb 27,2024
# vcom -reportprogress 300 -93 -work work C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab5/serial_uart_rtl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity serial_uart
# -- Compiling architecture rtl of serial_uart
# End time: 10:43:47 on Feb 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab5/Display ASCII Number.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:47 on Feb 27,2024
# vcom -reportprogress 300 -93 -work work C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab5/Display ASCII Number.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity display_ASCII_Number
# -- Compiling architecture rtl of display_ASCII_Number
# End time: 10:43:48 on Feb 27,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab5/top_level.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 10:43:48 on Feb 27,2024
# vcom -reportprogress 300 -93 -work work C:/Users/nourn/OneDrive/Skrivbord/VHDL/lab5/top_level.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity top_level
# -- Compiling architecture str of top_level
# -- Loading entity serial_uart
# -- Loading package NUMERIC_STD
# -- Loading entity lab3
# -- Loading entity display_ASCII_Number
# End time: 10:43:48 on Feb 27,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.top_level
# vsim work.top_level 
# Start time: 10:43:50 on Feb 27,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.top_level(str)
# Loading work.serial_uart(rtl)
# Loading work.lab3(rtl)
# Loading work.display_ascii_number(rtl)
add wave -position end sim:/top_level/*
do ../../test_lab5.txt
# ** Warning: NUMERIC_STD.TO_INTEGER: metavalue detected, returning 0
#    Time: 0 ps  Iteration: 0  Instance: /top_level/display
# WARNING: No extended dataflow license exists
# End time: 10:59:39 on Feb 27,2024, Elapsed time: 0:15:49
# Errors: 0, Warnings: 1
