(DELAYFILE
 (SDFVERSION "IEEE 1497 4.0")
 (DATE "2017-12-14T14:15:28Z")
 (DESIGN "stendo_MIS_WIRE")
 (VENDOR "Cypress Semiconductor")
 (PROGRAM "PSoC Creator")
 (VERSION " 4.1 Update 1")
 (DIVIDER .)
 (TIMESCALE 1 ns)
 (CELL
  (CELLTYPE "stendo_MIS_WIRE")
  (INSTANCE *)
  (DELAY
   (ABSOLUTE
    (INTERCONNECT BurstDetector_1.q BurstDetector_1.main_2 (4.378:4.378:4.378))
    (INTERCONNECT BurstDetector_1.q Pin_1\(0\).pin_input (8.353:8.353:8.353))
    (INTERCONNECT BurstDetector_1.q \\MIS_Stat\:sts\:sts_reg\\.status_0 (6.681:6.681:6.681))
    (INTERCONNECT BurstDetector_1.q isr_Capture_1.interrupt (7.139:7.139:7.139))
    (INTERCONNECT BurstDetector_2.q BurstDetector_2.main_1 (2.311:2.311:2.311))
    (INTERCONNECT BurstDetector_2.q Pin_3\(0\).pin_input (9.059:9.059:9.059))
    (INTERCONNECT BurstDetector_2.q \\MIS_Stat\:sts\:sts_reg\\.status_1 (7.604:7.604:7.604))
    (INTERCONNECT BurstDetector_2.q isr_Capture_2.interrupt (9.898:9.898:9.898))
    (INTERCONNECT BurstDetector_3.q BurstDetector_3.main_2 (2.789:2.789:2.789))
    (INTERCONNECT BurstDetector_3.q Pin_5\(0\).pin_input (11.404:11.404:11.404))
    (INTERCONNECT BurstDetector_3.q \\MIS_Stat\:sts\:sts_reg\\.status_2 (2.783:2.783:2.783))
    (INTERCONNECT BurstDetector_3.q isr_Capture_3.interrupt (6.768:6.768:6.768))
    (INTERCONNECT BurstDetector_4.q BurstDetector_4.main_2 (2.243:2.243:2.243))
    (INTERCONNECT BurstDetector_4.q Pin_7\(0\).pin_input (7.582:7.582:7.582))
    (INTERCONNECT BurstDetector_4.q \\MIS_Stat\:sts\:sts_reg\\.status_3 (9.364:9.364:9.364))
    (INTERCONNECT BurstDetector_4.q isr_Capture_4.interrupt (9.311:9.311:9.311))
    (INTERCONNECT ClockBlock.clk_bus_glb ADR0\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ADR1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ADR2\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb DIO1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb DIO2\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb DIO3\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb DIO4\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb Rx_1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SIG1\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb SW1_LED2\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ctrl_in2\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ctrl_in3\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ctrl_in4\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb ctrl_in5\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb mst_miso\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb slc_cs\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb slv_clk\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb slv_mosi\(0\).in_clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\MIS_Reg\:Sync\:ctrl_reg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_CS_Rise.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_1\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_QuadDec_1.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PulseCounter_1\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_Timestamp.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_PulseCounter_2.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_Capture_2.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_Capture_1.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PulseCounter_2\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_PulseCounter_1.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timestamp\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\Timestamp\:TimerUDB\:sT8\:timerdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_START.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_STOP.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPIS\:BSPIS\:sR8\:Dp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPIS\:RxInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPIS\:TxInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPIM\:RxInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\SPIM\:TxInternalInterrupt\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PulseCounter_3\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_Capture_3.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_PulseCounter_3.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PulseCounter_4\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_Capture_4.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_PulseCounter_4.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_2\:Cnt8\:CounterUDB\:sCTRLReg\:ctrlreg\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb \\QuadDec_2\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.busclk (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.clk_bus_glb isr_QuadDec_2.clock (0.000:0.000:0.000))
    (INTERCONNECT LED2\(0\).pad_out LED2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO1\(0\).fb BurstDetector_1.main_0 (5.045:5.045:5.045))
    (INTERCONNECT DIO1\(0\).fb LED2\(0\).pin_input (9.780:9.780:9.780))
    (INTERCONNECT DIO1\(0\).fb Net_2616.main_0 (6.563:6.563:6.563))
    (INTERCONNECT DIO1\(0\).fb \\PulseCounter_1\:CounterUDB\:count_enable\\.main_0 (5.045:5.045:5.045))
    (INTERCONNECT DIO1\(0\).fb \\PulseCounter_1\:CounterUDB\:count_stored_i\\.main_0 (5.045:5.045:5.045))
    (INTERCONNECT DIO1\(0\).fb \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.main_0 (5.045:5.045:5.045))
    (INTERCONNECT DIO1\(0\).fb ctrl_out0\(0\).pin_input (9.780:9.780:9.780))
    (INTERCONNECT DIO2\(0\).fb BurstDetector_2.main_2 (5.976:5.976:5.976))
    (INTERCONNECT DIO2\(0\).fb Net_2714.main_1 (5.976:5.976:5.976))
    (INTERCONNECT DIO2\(0\).fb \\PulseCounter_2\:CounterUDB\:count_enable\\.main_1 (5.976:5.976:5.976))
    (INTERCONNECT DIO2\(0\).fb \\PulseCounter_2\:CounterUDB\:count_stored_i\\.main_0 (5.976:5.976:5.976))
    (INTERCONNECT DIO2\(0\).fb \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.main_0 (6.967:6.967:6.967))
    (INTERCONNECT DIO2\(0\).fb ctrl_out1\(0\).pin_input (9.609:9.609:9.609))
    (INTERCONNECT DIO3\(0\).fb BurstDetector_3.main_0 (5.591:5.591:5.591))
    (INTERCONNECT DIO3\(0\).fb Net_2859.main_0 (5.591:5.591:5.591))
    (INTERCONNECT DIO3\(0\).fb \\PulseCounter_3\:CounterUDB\:count_enable\\.main_0 (4.712:4.712:4.712))
    (INTERCONNECT DIO3\(0\).fb \\PulseCounter_3\:CounterUDB\:count_stored_i\\.main_0 (4.712:4.712:4.712))
    (INTERCONNECT DIO3\(0\).fb \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.main_0 (4.712:4.712:4.712))
    (INTERCONNECT DIO4\(0\).fb BurstDetector_4.main_0 (4.929:4.929:4.929))
    (INTERCONNECT DIO4\(0\).fb Net_2883.main_0 (4.929:4.929:4.929))
    (INTERCONNECT DIO4\(0\).fb \\PulseCounter_4\:CounterUDB\:count_enable\\.main_0 (5.679:5.679:5.679))
    (INTERCONNECT DIO4\(0\).fb \\PulseCounter_4\:CounterUDB\:count_stored_i\\.main_0 (4.929:4.929:4.929))
    (INTERCONNECT DIO4\(0\).fb \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.main_0 (4.929:4.929:4.929))
    (INTERCONNECT \\BurstTimeout_1\:TimerHW\\.tc Net_2619.main_2 (5.263:5.263:5.263))
    (INTERCONNECT Net_20.q Tx_1\(0\).pin_input (8.023:8.023:8.023))
    (INTERCONNECT slc_cs\(0\).fb Net_2924.main_1 (4.733:4.733:4.733))
    (INTERCONNECT slc_cs\(0\).fb Net_3047.main_0 (4.733:4.733:4.733))
    (INTERCONNECT slc_cs\(0\).fb \\EdgeDetect_5\:last\\.main_0 (4.733:4.733:4.733))
    (INTERCONNECT slc_cs\(0\).fb \\SPIS\:BSPIS\:BitCounter\\.reset (8.327:8.327:8.327))
    (INTERCONNECT slc_cs\(0\).fb \\SPIS\:BSPIS\:inv_ss\\.main_0 (7.024:7.024:7.024))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_5 ctrl_out5\(0\).pin_input (6.800:6.800:6.800))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_4 ctrl_out4\(0\).pin_input (7.312:7.312:7.312))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_3 ctrl_out3\(0\).pin_input (7.029:7.029:7.029))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_0\\.main_2 (5.984:5.984:5.984))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:pollcount_1\\.main_3 (5.984:5.984:5.984))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_last\\.main_0 (5.137:5.137:5.137))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_postpoll\\.main_1 (5.984:5.984:5.984))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_0\\.main_9 (5.119:5.119:5.119))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_state_2\\.main_8 (5.137:5.137:5.137))
    (INTERCONNECT Rx_1\(0\).fb \\UART_1\:BUART\:rx_status_3\\.main_6 (5.119:5.119:5.119))
    (INTERCONNECT Net_2616.q \\BurstTimeout_1\:TimerHW\\.timer_reset (7.034:7.034:7.034))
    (INTERCONNECT Net_2619.q BurstDetector_1.main_4 (4.095:4.095:4.095))
    (INTERCONNECT Net_2619.q Net_2616.main_3 (2.291:2.291:2.291))
    (INTERCONNECT Net_2619.q Net_2619.main_1 (2.291:2.291:2.291))
    (INTERCONNECT Net_2619.q PulseCounterEN_1.main_3 (3.187:3.187:3.187))
    (INTERCONNECT Net_2692.q isr_Timestamp.interrupt (6.853:6.853:6.853))
    (INTERCONNECT Net_2714.q \\BurstTimeout_2\:TimerHW\\.timer_reset (6.245:6.245:6.245))
    (INTERCONNECT \\BurstTimeout_2\:TimerHW\\.tc Net_2721.main_2 (5.317:5.317:5.317))
    (INTERCONNECT Net_2721.q BurstDetector_2.main_4 (3.397:3.397:3.397))
    (INTERCONNECT Net_2721.q Net_2714.main_3 (3.397:3.397:3.397))
    (INTERCONNECT Net_2721.q Net_2721.main_1 (2.604:2.604:2.604))
    (INTERCONNECT Net_2721.q PulseCounterEN_2.main_3 (3.508:3.508:3.508))
    (INTERCONNECT SIG1\(0\).fb Net_3025.main_1 (7.924:7.924:7.924))
    (INTERCONNECT SIG1\(0\).fb Net_3026.main_1 (7.924:7.924:7.924))
    (INTERCONNECT SIG1\(0\).fb \\EdgeDetect_4\:last\\.main_0 (4.684:4.684:4.684))
    (INTERCONNECT Net_2859.q \\BurstTimeout_3\:TimerHW\\.timer_reset (7.402:7.402:7.402))
    (INTERCONNECT \\BurstTimeout_3\:TimerHW\\.tc cy_srff_7.main_1 (6.012:6.012:6.012))
    (INTERCONNECT Net_2883.q \\BurstTimeout_4\:TimerHW\\.timer_reset (6.340:6.340:6.340))
    (INTERCONNECT \\BurstTimeout_4\:TimerHW\\.tc cy_srff_10.main_1 (6.021:6.021:6.021))
    (INTERCONNECT \\SPIS\:BSPIS\:TxStsReg\\.interrupt \\SPIS\:TxInternalInterrupt\\.interrupt (8.520:8.520:8.520))
    (INTERCONNECT \\SPIS\:BSPIS\:RxStsReg\\.interrupt \\SPIS\:RxInternalInterrupt\\.interrupt (6.995:6.995:6.995))
    (INTERCONNECT Net_2902.q Net_2902.main_0 (3.736:3.736:3.736))
    (INTERCONNECT Net_2902.q mst_cs\(0\).pin_input (6.552:6.552:6.552))
    (INTERCONNECT \\SPIM\:BSPIM\:RxStsReg\\.interrupt \\SPIM\:RxInternalInterrupt\\.interrupt (9.251:9.251:9.251))
    (INTERCONNECT \\SPIM\:BSPIM\:TxStsReg\\.interrupt \\SPIM\:TxInternalInterrupt\\.interrupt (9.376:9.376:9.376))
    (INTERCONNECT Net_2924.q isr_CS_Rise.interrupt (5.557:5.557:5.557))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:Stsreg\\.interrupt isr_QuadDec_1.interrupt (7.531:7.531:7.531))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:Stsreg\\.interrupt isr_QuadDec_2.interrupt (7.128:7.128:7.128))
    (INTERCONNECT Net_3025.q isr_START.interrupt (6.605:6.605:6.605))
    (INTERCONNECT Net_3026.q isr_STOP.interrupt (6.730:6.730:6.730))
    (INTERCONNECT Net_3047.q slv_miso\(0\).pin_input (6.346:6.346:6.346))
    (INTERCONNECT slv_mosi\(0\).fb \\SPIS\:BSPIS\:mosi_tmp\\.main_0 (6.764:6.764:6.764))
    (INTERCONNECT slv_mosi\(0\).fb \\SPIS\:BSPIS\:mosi_to_dp\\.main_0 (6.764:6.764:6.764))
    (INTERCONNECT slv_clk\(0\).fb \\SPIS\:BSPIS\:BitCounter\\.clock_n (7.093:7.093:7.093))
    (INTERCONNECT slv_clk\(0\).fb \\SPIS\:BSPIS\:mosi_tmp\\.clock_0 (7.097:7.097:7.097))
    (INTERCONNECT slv_clk\(0\).fb \\SPIS\:BSPIS\:sR8\:Dp\:u0\\.clock (6.096:6.096:6.096))
    (INTERCONNECT mst_miso\(0\).fb \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.route_si (4.614:4.614:4.614))
    (INTERCONNECT Net_3056.q Net_3056.main_0 (2.238:2.238:2.238))
    (INTERCONNECT Net_3056.q mst_mosi\(0\).pin_input (6.943:6.943:6.943))
    (INTERCONNECT Net_3057.q Net_3057.main_0 (2.545:2.545:2.545))
    (INTERCONNECT Net_3057.q mst_clk\(0\).pin_input (6.313:6.313:6.313))
    (INTERCONNECT Pin_1\(0\).pad_out Pin_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_2\(0\).pad_out Pin_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_3\(0\).pad_out Pin_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_4\(0\).pad_out Pin_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_5\(0\).pad_out Pin_5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_6\(0\).pad_out Pin_6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_7\(0\).pad_out Pin_7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_8\(0\).pad_out Pin_8\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT PulseCounterEN_1.q Pin_2\(0\).pin_input (7.885:7.885:7.885))
    (INTERCONNECT PulseCounterEN_1.q PulseCounterEN_1.main_2 (2.300:2.300:2.300))
    (INTERCONNECT PulseCounterEN_1.q \\MIS_Stat\:sts\:sts_reg\\.status_4 (5.955:5.955:5.955))
    (INTERCONNECT PulseCounterEN_1.q \\PulseCounter_1\:CounterUDB\:count_enable\\.main_1 (4.608:4.608:4.608))
    (INTERCONNECT PulseCounterEN_2.q Pin_4\(0\).pin_input (6.821:6.821:6.821))
    (INTERCONNECT PulseCounterEN_2.q PulseCounterEN_2.main_2 (2.638:2.638:2.638))
    (INTERCONNECT PulseCounterEN_2.q \\MIS_Stat\:sts\:sts_reg\\.status_5 (6.158:6.158:6.158))
    (INTERCONNECT PulseCounterEN_2.q \\PulseCounter_2\:CounterUDB\:count_enable\\.main_0 (4.131:4.131:4.131))
    (INTERCONNECT PulseCounterEN_3.q Pin_6\(0\).pin_input (7.779:7.779:7.779))
    (INTERCONNECT PulseCounterEN_3.q PulseCounterEN_3.main_2 (2.627:2.627:2.627))
    (INTERCONNECT PulseCounterEN_3.q \\MIS_Stat\:sts\:sts_reg\\.status_6 (6.585:6.585:6.585))
    (INTERCONNECT PulseCounterEN_3.q \\PulseCounter_3\:CounterUDB\:count_enable\\.main_1 (4.183:4.183:4.183))
    (INTERCONNECT PulseCounterEN_4.q Pin_8\(0\).pin_input (8.719:8.719:8.719))
    (INTERCONNECT PulseCounterEN_4.q PulseCounterEN_4.main_2 (5.676:5.676:5.676))
    (INTERCONNECT PulseCounterEN_4.q \\MIS_Stat\:sts\:sts_reg\\.status_7 (5.914:5.914:5.914))
    (INTERCONNECT PulseCounterEN_4.q \\PulseCounter_4\:CounterUDB\:count_enable\\.main_1 (5.769:5.769:5.769))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\EdgeDetect_4\:last\\.q Net_3025.main_0 (7.585:7.585:7.585))
    (INTERCONNECT \\EdgeDetect_4\:last\\.q Net_3026.main_0 (7.585:7.585:7.585))
    (INTERCONNECT \\EdgeDetect_5\:last\\.q Net_2924.main_0 (2.303:2.303:2.303))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.cl1_comb \\PulseCounter_1\:CounterUDB\:prevCompare\\.main_0 (2.898:2.898:2.898))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.cl1_comb \\PulseCounter_1\:CounterUDB\:status_0\\.main_0 (2.898:2.898:2.898))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\PulseCounter_1\:CounterUDB\:count_enable\\.main_3 (2.936:2.936:2.936))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:count_enable\\.q \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_1 (2.318:2.318:2.318))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:count_stored_i\\.q \\PulseCounter_1\:CounterUDB\:count_enable\\.main_4 (2.308:2.308:2.308))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:overflow_reg_i\\.q \\PulseCounter_1\:CounterUDB\:status_2\\.main_1 (3.790:3.790:3.790))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:overflow_reg_i\\.q isr_PulseCounter_1.interrupt (6.565:6.565:6.565))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:prevCompare\\.q \\PulseCounter_1\:CounterUDB\:status_0\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\PulseCounter_1\:CounterUDB\:overflow_reg_i\\.main_0 (4.129:4.129:4.129))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_0 (4.176:4.176:4.176))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\PulseCounter_1\:CounterUDB\:status_2\\.main_0 (4.129:4.129:4.129))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:status_0\\.q \\PulseCounter_1\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.899:2.899:2.899))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\PulseCounter_1\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.543:5.543:5.543))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:status_2\\.q \\PulseCounter_1\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (5.860:5.860:5.860))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.f0_blk_stat_comb \\PulseCounter_1\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.305:2.305:2.305))
    (INTERCONNECT \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.f0_bus_stat_comb \\PulseCounter_1\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.cl1_comb \\PulseCounter_2\:CounterUDB\:prevCompare\\.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.cl1_comb \\PulseCounter_2\:CounterUDB\:status_0\\.main_0 (2.312:2.312:2.312))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\PulseCounter_2\:CounterUDB\:count_enable\\.main_3 (2.930:2.930:2.930))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:count_enable\\.q \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_1 (2.914:2.914:2.914))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:count_stored_i\\.q \\PulseCounter_2\:CounterUDB\:count_enable\\.main_4 (2.293:2.293:2.293))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:overflow_reg_i\\.q \\PulseCounter_2\:CounterUDB\:status_2\\.main_1 (2.288:2.288:2.288))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:overflow_reg_i\\.q isr_PulseCounter_2.interrupt (5.489:5.489:5.489))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:prevCompare\\.q \\PulseCounter_2\:CounterUDB\:status_0\\.main_1 (2.300:2.300:2.300))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\PulseCounter_2\:CounterUDB\:overflow_reg_i\\.main_0 (4.142:4.142:4.142))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_0 (2.631:2.631:2.631))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\PulseCounter_2\:CounterUDB\:status_2\\.main_0 (4.142:4.142:4.142))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:status_0\\.q \\PulseCounter_2\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.329:2.329:2.329))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\PulseCounter_2\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (4.174:4.174:4.174))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:status_2\\.q \\PulseCounter_2\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (3.649:3.649:3.649))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.f0_blk_stat_comb \\PulseCounter_2\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.291:2.291:2.291))
    (INTERCONNECT \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.f0_bus_stat_comb \\PulseCounter_2\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.cl1_comb \\PulseCounter_3\:CounterUDB\:prevCompare\\.main_0 (2.919:2.919:2.919))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.cl1_comb \\PulseCounter_3\:CounterUDB\:status_0\\.main_0 (2.919:2.919:2.919))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\PulseCounter_3\:CounterUDB\:count_enable\\.main_2 (2.328:2.328:2.328))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:count_enable\\.q \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_1 (2.901:2.901:2.901))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:count_stored_i\\.q \\PulseCounter_3\:CounterUDB\:count_enable\\.main_3 (2.313:2.313:2.313))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:overflow_reg_i\\.q \\PulseCounter_3\:CounterUDB\:status_2\\.main_1 (3.768:3.768:3.768))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:overflow_reg_i\\.q isr_PulseCounter_3.interrupt (7.358:7.358:7.358))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:prevCompare\\.q \\PulseCounter_3\:CounterUDB\:status_0\\.main_1 (2.297:2.297:2.297))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\PulseCounter_3\:CounterUDB\:overflow_reg_i\\.main_0 (4.885:4.885:4.885))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_0 (4.175:4.175:4.175))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\PulseCounter_3\:CounterUDB\:status_2\\.main_0 (4.885:4.885:4.885))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:status_0\\.q \\PulseCounter_3\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (4.556:4.556:4.556))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\PulseCounter_3\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.015:6.015:6.015))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:status_2\\.q \\PulseCounter_3\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (3.677:3.677:3.677))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.f0_blk_stat_comb \\PulseCounter_3\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.291:2.291:2.291))
    (INTERCONNECT \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.f0_bus_stat_comb \\PulseCounter_3\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.296:2.296:2.296))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.cl1_comb \\PulseCounter_4\:CounterUDB\:prevCompare\\.main_0 (2.903:2.903:2.903))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.cl1_comb \\PulseCounter_4\:CounterUDB\:status_0\\.main_0 (2.903:2.903:2.903))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\PulseCounter_4\:CounterUDB\:count_enable\\.main_2 (2.943:2.943:2.943))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:count_enable\\.q \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_1 (2.302:2.302:2.302))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:count_stored_i\\.q \\PulseCounter_4\:CounterUDB\:count_enable\\.main_3 (2.845:2.845:2.845))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:overflow_reg_i\\.q \\PulseCounter_4\:CounterUDB\:status_2\\.main_1 (3.493:3.493:3.493))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:overflow_reg_i\\.q isr_PulseCounter_4.interrupt (5.889:5.889:5.889))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:prevCompare\\.q \\PulseCounter_4\:CounterUDB\:status_0\\.main_1 (2.288:2.288:2.288))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\PulseCounter_4\:CounterUDB\:overflow_reg_i\\.main_0 (6.367:6.367:6.367))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_0 (2.625:2.625:2.625))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.ce0_comb \\PulseCounter_4\:CounterUDB\:status_2\\.main_0 (5.802:5.802:5.802))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:status_0\\.q \\PulseCounter_4\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.327:2.327:2.327))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\PulseCounter_4\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.872:5.872:5.872))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:status_2\\.q \\PulseCounter_4\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (3.651:3.651:3.651))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.f0_blk_stat_comb \\PulseCounter_4\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.922:2.922:2.922))
    (INTERCONNECT \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.f0_bus_stat_comb \\PulseCounter_4\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.921:2.921:2.921))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.main_0 (6.107:6.107:6.107))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1_comb \\QuadDec_1\:Cnt16\:CounterUDB\:status_0\\.main_0 (7.021:7.021:7.021))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.main_0 (2.319:2.319:2.319))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_1 (2.624:2.624:2.624))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_1 (2.626:2.626:2.626))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:count_stored_i\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.main_1 (2.306:2.306:2.306))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:overflow_reg_i\\.main_0 (8.158:8.158:8.158))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.main_2 (7.588:7.588:7.588))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:status_2\\.main_0 (8.158:8.158:8.158))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_comb \\QuadDec_1\:Net_1275\\.main_1 (7.588:7.588:7.588))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:status_2\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:status_0\\.main_1 (3.397:3.397:3.397))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_1\:Net_530\\.main_2 (2.622:2.622:2.622))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.q \\QuadDec_1\:Net_611\\.main_2 (2.622:2.622:2.622))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_0 (6.564:6.564:6.564))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_0 (6.563:6.563:6.563))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:status_0\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (2.939:2.939:2.939))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.main_1 (6.728:6.728:6.728))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (6.733:6.733:6.733))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:status_3\\.main_0 (6.728:6.728:6.728))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Cnt16\:CounterUDB\:underflow_reg_i\\.main_0 (6.728:6.728:6.728))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0_comb \\QuadDec_1\:Net_1275\\.main_0 (6.728:6.728:6.728))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:status_2\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:status_3\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (5.658:5.658:5.658))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_blk_stat_comb \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (6.115:6.115:6.115))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.f0_bus_stat_comb \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (6.315:6.315:6.315))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:status_3\\.main_1 (2.314:2.314:2.314))
    (INTERCONNECT \\QuadDec_1\:Net_1203\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:count_enable\\.main_2 (2.295:2.295:2.295))
    (INTERCONNECT \\QuadDec_1\:Net_1203\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:count_stored_i\\.main_0 (2.295:2.295:2.295))
    (INTERCONNECT \\QuadDec_1\:Net_1203\\.q \\QuadDec_1\:Net_1203\\.main_1 (2.295:2.295:2.295))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cs_addr_2 (6.743:6.743:6.743))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cs_addr_2 (4.050:4.050:4.050))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Net_1251\\.main_0 (5.153:5.153:5.153))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Net_1251_split\\.main_0 (4.944:4.944:4.944))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Net_530\\.main_1 (8.353:8.353:8.353))
    (INTERCONNECT \\QuadDec_1\:Net_1251\\.q \\QuadDec_1\:Net_611\\.main_1 (8.353:8.353:8.353))
    (INTERCONNECT \\QuadDec_1\:Net_1251_split\\.q \\QuadDec_1\:Net_1251\\.main_7 (2.891:2.891:2.891))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:reload\\.main_0 (9.020:9.020:9.020))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.reset (9.066:9.066:9.066))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Net_1203\\.main_0 (5.807:5.807:5.807))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Net_1251\\.main_1 (4.580:4.580:4.580))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Net_1251_split\\.main_1 (5.358:5.358:5.358))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:Net_1260\\.main_0 (6.204:6.204:6.204))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:bQuadDec\:Stsreg\\.status_2 (6.774:6.774:6.774))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:bQuadDec\:error\\.main_0 (4.580:4.580:4.580))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_0 (5.807:5.807:5.807))
    (INTERCONNECT \\QuadDec_1\:Net_1260\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_0 (6.204:6.204:6.204))
    (INTERCONNECT \\QuadDec_1\:Net_1275\\.q \\QuadDec_1\:Net_530\\.main_0 (2.298:2.298:2.298))
    (INTERCONNECT \\QuadDec_1\:Net_1275\\.q \\QuadDec_1\:Net_611\\.main_0 (2.298:2.298:2.298))
    (INTERCONNECT \\QuadDec_1\:Net_530\\.q \\QuadDec_1\:bQuadDec\:Stsreg\\.status_0 (6.152:6.152:6.152))
    (INTERCONNECT \\QuadDec_1\:Net_611\\.q \\QuadDec_1\:bQuadDec\:Stsreg\\.status_1 (6.314:6.314:6.314))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:Net_1203\\.main_4 (9.255:9.255:9.255))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:Net_1251\\.main_4 (5.903:5.903:5.903))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:Net_1251_split\\.main_4 (6.819:6.819:6.819))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:Net_1260\\.main_1 (8.795:8.795:8.795))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:bQuadDec\:Stsreg\\.status_3 (9.833:9.833:9.833))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:bQuadDec\:error\\.main_3 (5.903:5.903:5.903))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_3 (9.255:9.255:9.255))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:error\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_3 (8.795:8.795:8.795))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.q BurstDetector_1.main_3 (2.631:2.631:2.631))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.q Net_2616.main_2 (4.323:4.323:4.323))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.q \\PulseCounter_1\:CounterUDB\:count_enable\\.main_2 (2.631:2.631:2.631))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.q \\PulseCounter_1\:CounterUDB\:count_stored_i\\.main_1 (2.631:2.631:2.631))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_1\:bQuadDec\:quad_A_delayed_1\\.main_0 (3.404:3.404:3.404))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_1\:bQuadDec\:quad_A_filt\\.main_0 (3.404:3.404:3.404))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_1\:bQuadDec\:quad_A_delayed_2\\.main_0 (2.298:2.298:2.298))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_1\:bQuadDec\:quad_A_filt\\.main_1 (2.298:2.298:2.298))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_1\:bQuadDec\:quad_A_filt\\.main_2 (2.314:2.314:2.314))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:Net_1203\\.main_2 (10.455:10.455:10.455))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:Net_1251\\.main_2 (10.450:10.450:10.450))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:Net_1251_split\\.main_2 (8.809:8.809:8.809))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:bQuadDec\:error\\.main_1 (10.450:10.450:10.450))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:bQuadDec\:quad_A_filt\\.main_3 (5.960:5.960:5.960))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_1 (10.455:10.455:10.455))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_A_filt\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_1 (10.464:10.464:10.464))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.q BurstDetector_2.main_3 (4.130:4.130:4.130))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.q Net_2714.main_2 (4.130:4.130:4.130))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.q \\PulseCounter_2\:CounterUDB\:count_enable\\.main_2 (4.130:4.130:4.130))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.q \\PulseCounter_2\:CounterUDB\:count_stored_i\\.main_1 (4.130:4.130:4.130))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_1\:bQuadDec\:quad_B_delayed_1\\.main_0 (8.861:8.861:8.861))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_1\:bQuadDec\:quad_B_filt\\.main_0 (8.306:8.306:8.306))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_1\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.283:2.283:2.283))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_1\:bQuadDec\:quad_B_filt\\.main_1 (2.283:2.283:2.283))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_1\:bQuadDec\:quad_B_filt\\.main_2 (2.299:2.299:2.299))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:Net_1203\\.main_3 (5.774:5.774:5.774))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:Net_1251\\.main_3 (5.793:5.793:5.793))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:Net_1251_split\\.main_3 (2.637:2.637:2.637))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:bQuadDec\:error\\.main_2 (5.793:5.793:5.793))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:bQuadDec\:quad_B_filt\\.main_3 (6.699:6.699:6.699))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_2 (5.774:5.774:5.774))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:quad_B_filt\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_2 (5.221:5.221:5.221))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:Net_1203\\.main_6 (3.085:3.085:3.085))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:Net_1251\\.main_6 (2.952:2.952:2.952))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:Net_1251_split\\.main_6 (3.868:3.868:3.868))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:Net_1260\\.main_3 (3.091:3.091:3.091))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:bQuadDec\:error\\.main_5 (2.952:2.952:2.952))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_5 (3.085:3.085:3.085))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_0\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_5 (3.091:3.091:3.091))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:Net_1203\\.main_5 (3.067:3.067:3.067))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:Net_1251\\.main_5 (3.073:3.073:3.073))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:Net_1251_split\\.main_5 (3.988:3.988:3.988))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:Net_1260\\.main_2 (2.937:2.937:2.937))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:bQuadDec\:error\\.main_4 (3.073:3.073:3.073))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:bQuadDec\:state_0\\.main_4 (3.067:3.067:3.067))
    (INTERCONNECT \\QuadDec_1\:bQuadDec\:state_1\\.q \\QuadDec_1\:bQuadDec\:state_1\\.main_4 (2.937:2.937:2.937))
    (INTERCONNECT \\QuadDec_2\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.ce1_comb \\QuadDec_2\:Cnt8\:CounterUDB\:prevCompare\\.main_0 (4.870:4.870:4.870))
    (INTERCONNECT \\QuadDec_2\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.ce1_comb \\QuadDec_2\:Cnt8\:CounterUDB\:status_0\\.main_0 (3.569:3.569:3.569))
    (INTERCONNECT \\QuadDec_2\:Cnt8\:CounterUDB\:sCTRLReg\:ctrlreg\\.control_7 \\QuadDec_2\:Cnt8\:CounterUDB\:count_enable\\.main_0 (2.883:2.883:2.883))
    (INTERCONNECT \\QuadDec_2\:Cnt8\:CounterUDB\:count_enable\\.q \\QuadDec_2\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_1 (3.652:3.652:3.652))
    (INTERCONNECT \\QuadDec_2\:Cnt8\:CounterUDB\:count_stored_i\\.q \\QuadDec_2\:Cnt8\:CounterUDB\:count_enable\\.main_1 (2.925:2.925:2.925))
    (INTERCONNECT \\QuadDec_2\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.f0_comb \\QuadDec_2\:Cnt8\:CounterUDB\:overflow_reg_i\\.main_0 (3.069:3.069:3.069))
    (INTERCONNECT \\QuadDec_2\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.f0_comb \\QuadDec_2\:Cnt8\:CounterUDB\:reload\\.main_2 (3.050:3.050:3.050))
    (INTERCONNECT \\QuadDec_2\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.f0_comb \\QuadDec_2\:Cnt8\:CounterUDB\:status_2\\.main_0 (3.069:3.069:3.069))
    (INTERCONNECT \\QuadDec_2\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.f0_comb \\QuadDec_2\:Net_1276\\.main_1 (3.639:3.639:3.639))
    (INTERCONNECT \\QuadDec_2\:Cnt8\:CounterUDB\:overflow_reg_i\\.q \\QuadDec_2\:Cnt8\:CounterUDB\:status_2\\.main_1 (2.302:2.302:2.302))
    (INTERCONNECT \\QuadDec_2\:Cnt8\:CounterUDB\:prevCompare\\.q \\QuadDec_2\:Cnt8\:CounterUDB\:status_0\\.main_1 (2.839:2.839:2.839))
    (INTERCONNECT \\QuadDec_2\:Cnt8\:CounterUDB\:prevCompare\\.q \\QuadDec_2\:Net_530\\.main_2 (2.839:2.839:2.839))
    (INTERCONNECT \\QuadDec_2\:Cnt8\:CounterUDB\:prevCompare\\.q \\QuadDec_2\:Net_611\\.main_2 (2.839:2.839:2.839))
    (INTERCONNECT \\QuadDec_2\:Cnt8\:CounterUDB\:reload\\.q \\QuadDec_2\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_0 (2.913:2.913:2.913))
    (INTERCONNECT \\QuadDec_2\:Cnt8\:CounterUDB\:status_0\\.q \\QuadDec_2\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.status_0 (5.259:5.259:5.259))
    (INTERCONNECT \\QuadDec_2\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\QuadDec_2\:Cnt8\:CounterUDB\:reload\\.main_1 (4.917:4.917:4.917))
    (INTERCONNECT \\QuadDec_2\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\QuadDec_2\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.status_1 (5.908:5.908:5.908))
    (INTERCONNECT \\QuadDec_2\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\QuadDec_2\:Cnt8\:CounterUDB\:status_3\\.main_0 (5.475:5.475:5.475))
    (INTERCONNECT \\QuadDec_2\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\QuadDec_2\:Cnt8\:CounterUDB\:underflow_reg_i\\.main_0 (4.917:4.917:4.917))
    (INTERCONNECT \\QuadDec_2\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.z0_comb \\QuadDec_2\:Net_1276\\.main_0 (3.638:3.638:3.638))
    (INTERCONNECT \\QuadDec_2\:Cnt8\:CounterUDB\:status_2\\.q \\QuadDec_2\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.status_2 (2.318:2.318:2.318))
    (INTERCONNECT \\QuadDec_2\:Cnt8\:CounterUDB\:status_3\\.q \\QuadDec_2\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.status_3 (5.630:5.630:5.630))
    (INTERCONNECT \\QuadDec_2\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.f0_blk_stat_comb \\QuadDec_2\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.status_5 (2.922:2.922:2.922))
    (INTERCONNECT \\QuadDec_2\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.f0_bus_stat_comb \\QuadDec_2\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.status_6 (2.921:2.921:2.921))
    (INTERCONNECT \\QuadDec_2\:Cnt8\:CounterUDB\:underflow_reg_i\\.q \\QuadDec_2\:Cnt8\:CounterUDB\:status_3\\.main_1 (2.304:2.304:2.304))
    (INTERCONNECT \\QuadDec_2\:Net_1203\\.q \\QuadDec_2\:Cnt8\:CounterUDB\:count_enable\\.main_2 (2.638:2.638:2.638))
    (INTERCONNECT \\QuadDec_2\:Net_1203\\.q \\QuadDec_2\:Cnt8\:CounterUDB\:count_stored_i\\.main_0 (3.421:3.421:3.421))
    (INTERCONNECT \\QuadDec_2\:Net_1203\\.q \\QuadDec_2\:Net_1203\\.main_1 (2.638:2.638:2.638))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_2 (4.839:4.839:4.839))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Net_1251\\.main_0 (3.851:3.851:3.851))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Net_1251_split\\.main_0 (4.289:4.289:4.289))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Net_530\\.main_1 (4.090:4.090:4.090))
    (INTERCONNECT \\QuadDec_2\:Net_1251\\.q \\QuadDec_2\:Net_611\\.main_1 (4.090:4.090:4.090))
    (INTERCONNECT \\QuadDec_2\:Net_1251_split\\.q \\QuadDec_2\:Net_1251\\.main_7 (2.287:2.287:2.287))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Cnt8\:CounterUDB\:reload\\.main_0 (5.239:5.239:5.239))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.reset (5.367:5.367:5.367))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Net_1203\\.main_0 (5.060:5.060:5.060))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Net_1251\\.main_1 (5.389:5.389:5.389))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Net_1251_split\\.main_1 (5.379:5.379:5.379))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:Net_1260\\.main_0 (4.289:4.289:4.289))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:bQuadDec\:Stsreg\\.status_2 (7.425:7.425:7.425))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:bQuadDec\:error\\.main_0 (5.389:5.389:5.389))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_0 (4.289:4.289:4.289))
    (INTERCONNECT \\QuadDec_2\:Net_1260\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_0 (5.060:5.060:5.060))
    (INTERCONNECT \\QuadDec_2\:Net_1276\\.q \\QuadDec_2\:Net_530\\.main_0 (2.843:2.843:2.843))
    (INTERCONNECT \\QuadDec_2\:Net_1276\\.q \\QuadDec_2\:Net_611\\.main_0 (2.843:2.843:2.843))
    (INTERCONNECT \\QuadDec_2\:Net_530\\.q \\QuadDec_2\:bQuadDec\:Stsreg\\.status_0 (4.434:4.434:4.434))
    (INTERCONNECT \\QuadDec_2\:Net_611\\.q \\QuadDec_2\:bQuadDec\:Stsreg\\.status_1 (4.422:4.422:4.422))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:Net_1203\\.main_4 (7.029:7.029:7.029))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:Net_1251\\.main_4 (3.205:3.205:3.205))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:Net_1251_split\\.main_4 (3.492:3.492:3.492))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:Net_1260\\.main_1 (4.804:4.804:4.804))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:bQuadDec\:Stsreg\\.status_3 (8.714:8.714:8.714))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:bQuadDec\:error\\.main_3 (3.205:3.205:3.205))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_3 (4.804:4.804:4.804))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:error\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_3 (7.029:7.029:7.029))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.q BurstDetector_3.main_4 (4.187:4.187:4.187))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.q Net_2859.main_3 (4.187:4.187:4.187))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.q \\PulseCounter_3\:CounterUDB\:count_enable\\.main_4 (4.088:4.088:4.088))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.q \\PulseCounter_3\:CounterUDB\:count_stored_i\\.main_1 (4.088:4.088:4.088))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_2\:bQuadDec\:quad_A_delayed_1\\.main_0 (4.088:4.088:4.088))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.q \\QuadDec_2\:bQuadDec\:quad_A_filt\\.main_0 (6.928:6.928:6.928))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_2\:bQuadDec\:quad_A_delayed_2\\.main_0 (6.214:6.214:6.214))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_1\\.q \\QuadDec_2\:bQuadDec\:quad_A_filt\\.main_1 (6.214:6.214:6.214))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_delayed_2\\.q \\QuadDec_2\:bQuadDec\:quad_A_filt\\.main_2 (2.295:2.295:2.295))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:Net_1203\\.main_2 (2.769:2.769:2.769))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:Net_1251\\.main_2 (4.794:4.794:4.794))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:Net_1251_split\\.main_2 (4.780:4.780:4.780))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:bQuadDec\:error\\.main_1 (4.794:4.794:4.794))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:bQuadDec\:quad_A_filt\\.main_3 (2.777:2.777:2.777))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_1 (3.695:3.695:3.695))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_A_filt\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_1 (2.769:2.769:2.769))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.q BurstDetector_4.main_4 (2.228:2.228:2.228))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.q Net_2883.main_3 (2.228:2.228:2.228))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.q \\PulseCounter_4\:CounterUDB\:count_enable\\.main_4 (3.146:3.146:3.146))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.q \\PulseCounter_4\:CounterUDB\:count_stored_i\\.main_1 (2.228:2.228:2.228))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_2\:bQuadDec\:quad_B_delayed_1\\.main_0 (3.146:3.146:3.146))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.q \\QuadDec_2\:bQuadDec\:quad_B_filt\\.main_0 (3.146:3.146:3.146))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_2\:bQuadDec\:quad_B_delayed_2\\.main_0 (2.316:2.316:2.316))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_1\\.q \\QuadDec_2\:bQuadDec\:quad_B_filt\\.main_1 (2.316:2.316:2.316))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_delayed_2\\.q \\QuadDec_2\:bQuadDec\:quad_B_filt\\.main_2 (2.295:2.295:2.295))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:Net_1203\\.main_3 (10.384:10.384:10.384))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:Net_1251\\.main_3 (8.577:8.577:8.577))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:Net_1251_split\\.main_3 (8.019:8.019:8.019))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:bQuadDec\:error\\.main_2 (8.577:8.577:8.577))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:bQuadDec\:quad_B_filt\\.main_3 (3.756:3.756:3.756))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_2 (9.474:9.474:9.474))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:quad_B_filt\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_2 (10.384:10.384:10.384))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:Net_1203\\.main_6 (6.223:6.223:6.223))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:Net_1251\\.main_6 (4.420:4.420:4.420))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:Net_1251_split\\.main_6 (3.867:3.867:3.867))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:Net_1260\\.main_3 (5.313:5.313:5.313))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:bQuadDec\:error\\.main_5 (4.420:4.420:4.420))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_5 (5.313:5.313:5.313))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_0\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_5 (6.223:6.223:6.223))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:Net_1203\\.main_5 (3.118:3.118:3.118))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:Net_1251\\.main_5 (6.108:6.108:6.108))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:Net_1251_split\\.main_5 (6.101:6.101:6.101))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:Net_1260\\.main_2 (5.011:5.011:5.011))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:bQuadDec\:error\\.main_4 (6.108:6.108:6.108))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:bQuadDec\:state_0\\.main_4 (5.011:5.011:5.011))
    (INTERCONNECT \\QuadDec_2\:bQuadDec\:state_1\\.q \\QuadDec_2\:bQuadDec\:state_1\\.main_4 (3.118:3.118:3.118))
    (INTERCONNECT \\SPIM\:BSPIM\:cnt_enable\\.q \\SPIM\:BSPIM\:BitCounter\\.enable (7.067:7.067:7.067))
    (INTERCONNECT \\SPIM\:BSPIM\:cnt_enable\\.q \\SPIM\:BSPIM\:cnt_enable\\.main_3 (3.791:3.791:3.791))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_0 Net_3056.main_9 (5.166:5.166:5.166))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_0 \\SPIM\:BSPIM\:ld_ident\\.main_7 (4.321:4.321:4.321))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_0 \\SPIM\:BSPIM\:load_cond\\.main_7 (8.990:8.990:8.990))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_0 \\SPIM\:BSPIM\:load_rx_data\\.main_4 (5.166:5.166:5.166))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_0 \\SPIM\:BSPIM\:rx_status_6\\.main_4 (8.990:8.990:8.990))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_0 \\SPIM\:BSPIM\:state_1\\.main_7 (4.321:4.321:4.321))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_0 \\SPIM\:BSPIM\:state_2\\.main_7 (4.321:4.321:4.321))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_1 Net_3056.main_8 (4.041:4.041:4.041))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_1 \\SPIM\:BSPIM\:ld_ident\\.main_6 (4.028:4.028:4.028))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_1 \\SPIM\:BSPIM\:load_cond\\.main_6 (6.696:6.696:6.696))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_1 \\SPIM\:BSPIM\:load_rx_data\\.main_3 (4.041:4.041:4.041))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_1 \\SPIM\:BSPIM\:rx_status_6\\.main_3 (6.696:6.696:6.696))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_1 \\SPIM\:BSPIM\:state_1\\.main_6 (4.028:4.028:4.028))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_1 \\SPIM\:BSPIM\:state_2\\.main_6 (4.028:4.028:4.028))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_2 Net_3056.main_7 (4.037:4.037:4.037))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_2 \\SPIM\:BSPIM\:ld_ident\\.main_5 (4.023:4.023:4.023))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_2 \\SPIM\:BSPIM\:load_cond\\.main_5 (6.675:6.675:6.675))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_2 \\SPIM\:BSPIM\:load_rx_data\\.main_2 (4.037:4.037:4.037))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_2 \\SPIM\:BSPIM\:rx_status_6\\.main_2 (6.675:6.675:6.675))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_2 \\SPIM\:BSPIM\:state_1\\.main_5 (4.023:4.023:4.023))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_2 \\SPIM\:BSPIM\:state_2\\.main_5 (4.023:4.023:4.023))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_3 Net_3056.main_6 (4.329:4.329:4.329))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_3 \\SPIM\:BSPIM\:ld_ident\\.main_4 (4.876:4.876:4.876))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_3 \\SPIM\:BSPIM\:load_cond\\.main_4 (9.557:9.557:9.557))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_3 \\SPIM\:BSPIM\:load_rx_data\\.main_1 (4.329:4.329:4.329))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_3 \\SPIM\:BSPIM\:rx_status_6\\.main_1 (9.557:9.557:9.557))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_3 \\SPIM\:BSPIM\:state_1\\.main_4 (4.876:4.876:4.876))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_3 \\SPIM\:BSPIM\:state_2\\.main_4 (4.876:4.876:4.876))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_4 Net_3056.main_5 (5.334:5.334:5.334))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_4 \\SPIM\:BSPIM\:ld_ident\\.main_3 (6.423:6.423:6.423))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_4 \\SPIM\:BSPIM\:load_cond\\.main_3 (9.294:9.294:9.294))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_4 \\SPIM\:BSPIM\:load_rx_data\\.main_0 (5.334:5.334:5.334))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_4 \\SPIM\:BSPIM\:rx_status_6\\.main_0 (9.294:9.294:9.294))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_4 \\SPIM\:BSPIM\:state_1\\.main_3 (6.423:6.423:6.423))
    (INTERCONNECT \\SPIM\:BSPIM\:BitCounter\\.count_4 \\SPIM\:BSPIM\:state_2\\.main_3 (6.423:6.423:6.423))
    (INTERCONNECT \\SPIM\:BSPIM\:ld_ident\\.q Net_3056.main_10 (2.708:2.708:2.708))
    (INTERCONNECT \\SPIM\:BSPIM\:ld_ident\\.q \\SPIM\:BSPIM\:ld_ident\\.main_8 (2.696:2.696:2.696))
    (INTERCONNECT \\SPIM\:BSPIM\:ld_ident\\.q \\SPIM\:BSPIM\:state_1\\.main_9 (2.696:2.696:2.696))
    (INTERCONNECT \\SPIM\:BSPIM\:ld_ident\\.q \\SPIM\:BSPIM\:state_2\\.main_9 (2.696:2.696:2.696))
    (INTERCONNECT \\SPIM\:BSPIM\:load_cond\\.q \\SPIM\:BSPIM\:load_cond\\.main_8 (2.231:2.231:2.231))
    (INTERCONNECT \\SPIM\:BSPIM\:load_rx_data\\.q \\SPIM\:BSPIM\:TxStsReg\\.status_3 (7.053:7.053:7.053))
    (INTERCONNECT \\SPIM\:BSPIM\:load_rx_data\\.q \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_load (2.252:2.252:2.252))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.so_comb Net_3056.main_4 (2.257:2.257:2.257))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\SPIM\:BSPIM\:RxStsReg\\.status_4 (8.358:8.358:8.358))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\SPIM\:BSPIM\:rx_status_6\\.main_5 (7.063:7.063:7.063))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f1_bus_stat_comb \\SPIM\:BSPIM\:RxStsReg\\.status_5 (5.984:5.984:5.984))
    (INTERCONNECT \\SPIM\:BSPIM\:rx_status_6\\.q \\SPIM\:BSPIM\:RxStsReg\\.status_6 (2.262:2.262:2.262))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q Net_2902.main_3 (8.491:8.491:8.491))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q Net_3056.main_3 (8.236:8.236:8.236))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q Net_3057.main_3 (8.491:8.491:8.491))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:cnt_enable\\.main_2 (6.587:6.587:6.587))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:ld_ident\\.main_2 (8.478:8.478:8.478))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:load_cond\\.main_2 (3.600:3.600:3.600))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_0 (8.474:8.474:8.474))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:state_0\\.main_2 (3.600:3.600:3.600))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:state_1\\.main_2 (8.478:8.478:8.478))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:state_2\\.main_2 (8.478:8.478:8.478))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:tx_status_0\\.main_2 (8.236:8.236:8.236))
    (INTERCONNECT \\SPIM\:BSPIM\:state_0\\.q \\SPIM\:BSPIM\:tx_status_4\\.main_2 (8.236:8.236:8.236))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q Net_2902.main_2 (6.904:6.904:6.904))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q Net_3056.main_2 (2.544:2.544:2.544))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q Net_3057.main_2 (6.904:6.904:6.904))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:cnt_enable\\.main_1 (8.522:8.522:8.522))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:ld_ident\\.main_1 (2.545:2.545:2.545))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:load_cond\\.main_1 (9.827:9.827:9.827))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_1 (6.890:6.890:6.890))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:state_0\\.main_1 (9.827:9.827:9.827))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:state_1\\.main_1 (2.545:2.545:2.545))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:state_2\\.main_1 (2.545:2.545:2.545))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:tx_status_0\\.main_1 (2.544:2.544:2.544))
    (INTERCONNECT \\SPIM\:BSPIM\:state_1\\.q \\SPIM\:BSPIM\:tx_status_4\\.main_1 (2.544:2.544:2.544))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q Net_2902.main_1 (3.847:3.847:3.847))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q Net_3056.main_1 (4.785:4.785:4.785))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q Net_3057.main_1 (3.847:3.847:3.847))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:cnt_enable\\.main_0 (8.419:8.419:8.419))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:ld_ident\\.main_0 (4.804:4.804:4.804))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:load_cond\\.main_0 (7.567:7.567:7.567))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.cs_addr_2 (4.830:4.830:4.830))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:state_0\\.main_0 (7.567:7.567:7.567))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:state_1\\.main_0 (4.804:4.804:4.804))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:state_2\\.main_0 (4.804:4.804:4.804))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:tx_status_0\\.main_0 (4.785:4.785:4.785))
    (INTERCONNECT \\SPIM\:BSPIM\:state_2\\.q \\SPIM\:BSPIM\:tx_status_4\\.main_0 (4.785:4.785:4.785))
    (INTERCONNECT \\SPIM\:BSPIM\:tx_status_0\\.q \\SPIM\:BSPIM\:TxStsReg\\.status_0 (6.180:6.180:6.180))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SPIM\:BSPIM\:TxStsReg\\.status_1 (8.618:8.618:8.618))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SPIM\:BSPIM\:state_0\\.main_3 (7.313:7.313:7.313))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SPIM\:BSPIM\:state_1\\.main_8 (3.700:3.700:3.700))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SPIM\:BSPIM\:state_2\\.main_8 (3.700:3.700:3.700))
    (INTERCONNECT \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.f0_bus_stat_comb \\SPIM\:BSPIM\:TxStsReg\\.status_2 (6.172:6.172:6.172))
    (INTERCONNECT \\SPIM\:BSPIM\:tx_status_4\\.q \\SPIM\:BSPIM\:TxStsReg\\.status_4 (8.565:8.565:8.565))
    (INTERCONNECT \\SPIS\:BSPIS\:byte_complete\\.q \\SPIS\:BSPIS\:TxStsReg\\.status_6 (4.184:4.184:4.184))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_0 \\SPIS\:BSPIS\:mosi_buf_overrun\\.main_4 (2.329:2.329:2.329))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_0 \\SPIS\:BSPIS\:mosi_to_dp\\.main_4 (2.329:2.329:2.329))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_0 \\SPIS\:BSPIS\:tx_load\\.main_3 (2.329:2.329:2.329))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_1 \\SPIS\:BSPIS\:mosi_buf_overrun\\.main_3 (2.329:2.329:2.329))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_1 \\SPIS\:BSPIS\:mosi_to_dp\\.main_3 (2.329:2.329:2.329))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_1 \\SPIS\:BSPIS\:tx_load\\.main_2 (2.329:2.329:2.329))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_2 \\SPIS\:BSPIS\:mosi_buf_overrun\\.main_2 (2.335:2.335:2.335))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_2 \\SPIS\:BSPIS\:mosi_to_dp\\.main_2 (2.335:2.335:2.335))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_2 \\SPIS\:BSPIS\:tx_load\\.main_1 (2.335:2.335:2.335))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_3 \\SPIS\:BSPIS\:mosi_buf_overrun\\.main_1 (2.335:2.335:2.335))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_3 \\SPIS\:BSPIS\:mosi_to_dp\\.main_1 (2.335:2.335:2.335))
    (INTERCONNECT \\SPIS\:BSPIS\:BitCounter\\.count_3 \\SPIS\:BSPIS\:tx_load\\.main_0 (2.335:2.335:2.335))
    (INTERCONNECT \\SPIS\:BSPIS\:sR8\:Dp\:u0\\.f0_blk_stat_comb \\SPIS\:BSPIS\:sync_2\\.in (6.374:6.374:6.374))
    (INTERCONNECT \\SPIS\:BSPIS\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\SPIS\:BSPIS\:mosi_buf_overrun\\.main_0 (4.219:4.219:4.219))
    (INTERCONNECT \\SPIS\:BSPIS\:sR8\:Dp\:u0\\.f1_blk_stat_comb \\SPIS\:BSPIS\:sync_4\\.in (5.713:5.713:5.713))
    (INTERCONNECT \\SPIS\:BSPIS\:sync_4\\.out \\SPIS\:BSPIS\:RxStsReg\\.status_6 (7.153:7.153:7.153))
    (INTERCONNECT \\SPIS\:BSPIS\:sR8\:Dp\:u0\\.f1_bus_stat_comb \\SPIS\:BSPIS\:RxStsReg\\.status_3 (4.610:4.610:4.610))
    (INTERCONNECT \\SPIS\:BSPIS\:sR8\:Dp\:u0\\.f1_bus_stat_comb \\SPIS\:BSPIS\:rx_status_4\\.main_0 (3.608:3.608:3.608))
    (INTERCONNECT \\SPIS\:BSPIS\:sync_1\\.out \\SPIS\:BSPIS\:byte_complete\\.main_0 (3.811:3.811:3.811))
    (INTERCONNECT \\SPIS\:BSPIS\:sync_1\\.out \\SPIS\:BSPIS\:dpcounter_one_reg\\.main_0 (3.811:3.811:3.811))
    (INTERCONNECT \\SPIS\:BSPIS\:sync_1\\.out \\SPIS\:BSPIS\:tx_status_0\\.main_0 (4.366:4.366:4.366))
    (INTERCONNECT \\SPIS\:BSPIS\:dpcounter_one_reg\\.q \\SPIS\:BSPIS\:byte_complete\\.main_1 (2.762:2.762:2.762))
    (INTERCONNECT \\SPIS\:BSPIS\:dpcounter_one_reg\\.q \\SPIS\:BSPIS\:tx_status_0\\.main_1 (2.779:2.779:2.779))
    (INTERCONNECT \\SPIS\:BSPIS\:inv_ss\\.q \\SPIS\:BSPIS\:BitCounter\\.enable (4.489:4.489:4.489))
    (INTERCONNECT \\SPIS\:BSPIS\:inv_ss\\.q \\SPIS\:BSPIS\:sR8\:Dp\:u0\\.cs_addr_2 (3.171:3.171:3.171))
    (INTERCONNECT \\SPIS\:BSPIS\:sR8\:Dp\:u0\\.so_comb Net_3047.main_1 (3.653:3.653:3.653))
    (INTERCONNECT \\SPIS\:BSPIS\:sync_2\\.out \\SPIS\:BSPIS\:TxStsReg\\.status_2 (4.375:4.375:4.375))
    (INTERCONNECT \\SPIS\:BSPIS\:sync_2\\.out \\SPIS\:BSPIS\:tx_status_0\\.main_2 (3.799:3.799:3.799))
    (INTERCONNECT \\SPIS\:BSPIS\:mosi_buf_overrun\\.q \\SPIS\:BSPIS\:sync_3\\.in (2.315:2.315:2.315))
    (INTERCONNECT \\SPIS\:BSPIS\:mosi_buf_overrun_fin\\.q \\SPIS\:BSPIS\:rx_buf_overrun\\.main_1 (4.363:4.363:4.363))
    (INTERCONNECT \\SPIS\:BSPIS\:sync_3\\.out \\SPIS\:BSPIS\:mosi_buf_overrun_fin\\.main_0 (3.237:3.237:3.237))
    (INTERCONNECT \\SPIS\:BSPIS\:sync_3\\.out \\SPIS\:BSPIS\:rx_buf_overrun\\.main_0 (3.989:3.989:3.989))
    (INTERCONNECT \\SPIS\:BSPIS\:mosi_tmp\\.q \\SPIS\:BSPIS\:mosi_to_dp\\.main_5 (2.288:2.288:2.288))
    (INTERCONNECT \\SPIS\:BSPIS\:mosi_to_dp\\.q \\SPIS\:BSPIS\:sR8\:Dp\:u0\\.route_si (2.932:2.932:2.932))
    (INTERCONNECT \\SPIS\:BSPIS\:rx_buf_overrun\\.q \\SPIS\:BSPIS\:RxStsReg\\.status_5 (2.319:2.319:2.319))
    (INTERCONNECT \\SPIS\:BSPIS\:rx_status_4\\.q \\SPIS\:BSPIS\:RxStsReg\\.status_4 (2.300:2.300:2.300))
    (INTERCONNECT \\SPIS\:BSPIS\:tx_load\\.q \\SPIS\:BSPIS\:sR8\:Dp\:u0\\.cs_addr_0 (3.900:3.900:3.900))
    (INTERCONNECT \\SPIS\:BSPIS\:tx_load\\.q \\SPIS\:BSPIS\:sR8\:Dp\:u0\\.f1_load (3.900:3.900:3.900))
    (INTERCONNECT \\SPIS\:BSPIS\:tx_load\\.q \\SPIS\:BSPIS\:sync_1\\.in (6.477:6.477:6.477))
    (INTERCONNECT \\SPIS\:BSPIS\:tx_status_0\\.q \\SPIS\:BSPIS\:TxStsReg\\.status_0 (2.311:2.311:2.311))
    (INTERCONNECT \\SPIS\:BSPIS\:sR8\:Dp\:u0\\.f0_bus_stat_comb \\SPIS\:BSPIS\:TxStsReg\\.status_1 (6.107:6.107:6.107))
    (INTERCONNECT \\Timestamp\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 Net_2692.main_0 (2.608:2.608:2.608))
    (INTERCONNECT \\Timestamp\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timestamp\:TimerUDB\:sT8\:timerdp\:u0\\.cs_addr_1 (2.603:2.603:2.603))
    (INTERCONNECT \\Timestamp\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.control_7 \\Timestamp\:TimerUDB\:status_tc\\.main_0 (2.608:2.608:2.608))
    (INTERCONNECT \\Timestamp\:TimerUDB\:sT8\:timerdp\:u0\\.z0_comb Net_2692.main_1 (2.774:2.774:2.774))
    (INTERCONNECT \\Timestamp\:TimerUDB\:sT8\:timerdp\:u0\\.z0_comb \\Timestamp\:TimerUDB\:sT8\:timerdp\:u0\\.cs_addr_0 (2.780:2.780:2.780))
    (INTERCONNECT \\Timestamp\:TimerUDB\:sT8\:timerdp\:u0\\.z0_comb \\Timestamp\:TimerUDB\:status_tc\\.main_1 (2.774:2.774:2.774))
    (INTERCONNECT \\Timestamp\:TimerUDB\:sT8\:timerdp\:u0\\.f0_blk_stat_comb \\Timestamp\:TimerUDB\:rstSts\:stsreg\\.status_2 (2.915:2.915:2.915))
    (INTERCONNECT \\Timestamp\:TimerUDB\:sT8\:timerdp\:u0\\.f0_bus_stat_comb \\Timestamp\:TimerUDB\:rstSts\:stsreg\\.status_3 (2.917:2.917:2.917))
    (INTERCONNECT \\Timestamp\:TimerUDB\:status_tc\\.q \\Timestamp\:TimerUDB\:rstSts\:stsreg\\.status_0 (4.442:4.442:4.442))
    (INTERCONNECT \\UART_1\:BUART\:counter_load_not\\.q \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.cs_addr_0 (2.327:2.327:2.327))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_0\\.main_3 (2.632:2.632:2.632))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:pollcount_1\\.main_4 (2.632:2.632:2.632))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_postpoll\\.main_2 (2.632:2.632:2.632))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_10 (3.384:3.384:3.384))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_7 (3.384:3.384:3.384))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:pollcount_1\\.main_2 (2.321:2.321:2.321))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_postpoll\\.main_0 (2.321:2.321:2.321))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_state_0\\.main_8 (3.200:3.200:3.200))
    (INTERCONNECT \\UART_1\:BUART\:pollcount_1\\.q \\UART_1\:BUART\:rx_status_3\\.main_5 (3.200:3.200:3.200))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_2 (6.435:6.435:6.435))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_0\\.main_2 (6.435:6.435:6.435))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_2\\.main_2 (6.443:6.443:6.443))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_state_3\\.main_2 (6.435:6.435:6.435))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:rx_status_3\\.main_2 (6.435:6.435:6.435))
    (INTERCONNECT \\UART_1\:BUART\:rx_bitclk_enable\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_0 (4.177:4.177:4.177))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_0 \\UART_1\:BUART\:rx_bitclk_enable\\.main_2 (2.925:2.925:2.925))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_0\\.main_1 (2.928:2.928:2.928))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:pollcount_1\\.main_1 (2.928:2.928:2.928))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_1 \\UART_1\:BUART\:rx_bitclk_enable\\.main_1 (2.928:2.928:2.928))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_0\\.main_0 (2.934:2.934:2.934))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:pollcount_1\\.main_0 (2.934:2.934:2.934))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_2 \\UART_1\:BUART\:rx_bitclk_enable\\.main_0 (2.934:2.934:2.934))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_load_fifo\\.main_7 (5.071:5.071:5.071))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_0\\.main_7 (5.071:5.071:5.071))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_2\\.main_7 (4.525:4.525:4.525))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_4 \\UART_1\:BUART\:rx_state_3\\.main_7 (5.071:5.071:5.071))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_load_fifo\\.main_6 (4.493:4.493:4.493))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_0\\.main_6 (4.493:4.493:4.493))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_2\\.main_6 (5.034:5.034:5.034))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_5 \\UART_1\:BUART\:rx_state_3\\.main_6 (4.493:4.493:4.493))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_load_fifo\\.main_5 (6.877:6.877:6.877))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_0\\.main_5 (6.877:6.877:6.877))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_2\\.main_5 (7.419:7.419:7.419))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxBitCounter\\.count_6 \\UART_1\:BUART\:rx_state_3\\.main_5 (6.877:6.877:6.877))
    (INTERCONNECT \\UART_1\:BUART\:rx_counter_load\\.q \\UART_1\:BUART\:sRX\:RxBitCounter\\.load (3.611:3.611:3.611))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:rx_status_4\\.main_1 (3.639:3.639:3.639))
    (INTERCONNECT \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:rx_status_5\\.main_0 (2.288:2.288:2.288))
    (INTERCONNECT \\UART_1\:BUART\:rx_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_9 (2.240:2.240:2.240))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:rx_status_4\\.main_0 (5.620:5.620:5.620))
    (INTERCONNECT \\UART_1\:BUART\:rx_load_fifo\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.f0_load (5.409:5.409:5.409))
    (INTERCONNECT \\UART_1\:BUART\:rx_postpoll\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.route_si (2.320:2.320:2.320))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_counter_load\\.main_1 (2.674:2.674:2.674))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_1 (2.689:2.689:2.689))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_0\\.main_1 (2.689:2.689:2.689))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_2\\.main_1 (2.674:2.674:2.674))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_3\\.main_1 (2.689:2.689:2.689))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_1 (2.674:2.674:2.674))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:rx_status_3\\.main_1 (2.689:2.689:2.689))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_0\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_1 (3.612:3.612:3.612))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_counter_load\\.main_3 (2.706:2.706:2.706))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_4 (2.689:2.689:2.689))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_0\\.main_4 (2.689:2.689:2.689))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_2\\.main_4 (2.706:2.706:2.706))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_3\\.main_4 (2.689:2.689:2.689))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_3 (2.706:2.706:2.706))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_2\\.q \\UART_1\:BUART\:rx_status_3\\.main_4 (2.689:2.689:2.689))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_counter_load\\.main_2 (2.531:2.531:2.531))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_3 (2.533:2.533:2.533))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_0\\.main_3 (2.533:2.533:2.533))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_2\\.main_3 (2.531:2.531:2.531))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_3\\.main_3 (2.533:2.533:2.533))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_2 (2.531:2.531:2.531))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_3\\.q \\UART_1\:BUART\:rx_status_3\\.main_3 (2.533:2.533:2.533))
    (INTERCONNECT \\UART_1\:BUART\:rx_state_stop1_reg\\.q \\UART_1\:BUART\:rx_status_5\\.main_1 (2.865:2.865:2.865))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_3\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_3 (5.108:5.108:5.108))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_4\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_4 (2.932:2.932:2.932))
    (INTERCONNECT \\UART_1\:BUART\:rx_status_5\\.q \\UART_1\:BUART\:sRX\:RxSts\\.status_5 (4.414:4.414:4.414))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_0\\.main_5 (2.627:2.627:2.627))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_1\\.main_5 (3.390:3.390:3.390))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:tx_state_2\\.main_5 (3.388:3.388:3.388))
    (INTERCONNECT \\UART_1\:BUART\:tx_bitclk\\.q \\UART_1\:BUART\:txn\\.main_6 (3.390:3.390:3.390))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:counter_load_not\\.main_2 (2.292:2.292:2.292))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_0 (6.346:6.346:6.346))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_bitclk\\.main_2 (4.180:4.180:4.180))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_0\\.main_2 (4.180:4.180:4.180))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_1\\.main_2 (6.356:6.356:6.356))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_state_2\\.main_2 (2.292:2.292:2.292))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce0_reg \\UART_1\:BUART\:tx_status_0\\.main_2 (4.180:4.180:4.180))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_1\\.main_4 (4.167:4.167:4.167))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:tx_state_2\\.main_4 (2.623:2.623:2.623))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.ce1_reg \\UART_1\:BUART\:txn\\.main_5 (4.167:4.167:4.167))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_counter_load\\.main_0 (4.080:4.080:4.080))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_load_fifo\\.main_0 (4.602:4.602:4.602))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_0\\.main_0 (4.602:4.602:4.602))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_2\\.main_0 (4.080:4.080:4.080))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_3\\.main_0 (4.602:4.602:4.602))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_state_stop1_reg\\.main_0 (4.080:4.080:4.080))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:rx_status_3\\.main_0 (4.602:4.602:4.602))
    (INTERCONNECT \\UART_1\:BUART\:tx_ctrl_mark_last\\.q \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.cs_addr_2 (2.310:2.310:2.310))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_1 (4.850:4.850:4.850))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_state_0\\.main_3 (3.500:3.500:3.500))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_blk_stat_comb \\UART_1\:BUART\:tx_status_0\\.main_3 (3.500:3.500:3.500))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:sTX\:TxSts\\.status_3 (7.465:7.465:7.465))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.f0_bus_stat_comb \\UART_1\:BUART\:tx_status_2\\.main_0 (5.540:5.540:5.540))
    (INTERCONNECT \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.so_comb \\UART_1\:BUART\:txn\\.main_3 (2.289:2.289:2.289))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:counter_load_not\\.main_1 (5.065:5.065:5.065))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_1 (5.736:5.736:5.736))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_bitclk\\.main_1 (5.140:5.140:5.140))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_0\\.main_1 (5.140:5.140:5.140))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_1\\.main_1 (6.056:6.056:6.056))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_state_2\\.main_1 (5.065:5.065:5.065))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:tx_status_0\\.main_1 (5.140:5.140:5.140))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_0\\.q \\UART_1\:BUART\:txn\\.main_2 (6.056:6.056:6.056))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:counter_load_not\\.main_0 (4.409:4.409:4.409))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.cs_addr_2 (2.589:2.589:2.589))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_bitclk\\.main_0 (3.481:3.481:3.481))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_0\\.main_0 (3.481:3.481:3.481))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_1\\.main_0 (2.583:2.583:2.583))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_state_2\\.main_0 (4.409:4.409:4.409))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:tx_status_0\\.main_0 (3.481:3.481:3.481))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_1\\.q \\UART_1\:BUART\:txn\\.main_1 (2.583:2.583:2.583))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:counter_load_not\\.main_3 (3.200:3.200:3.200))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_bitclk\\.main_3 (4.540:4.540:4.540))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_0\\.main_4 (4.540:4.540:4.540))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_1\\.main_3 (5.453:5.453:5.453))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_state_2\\.main_3 (3.200:3.200:3.200))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:tx_status_0\\.main_4 (4.540:4.540:4.540))
    (INTERCONNECT \\UART_1\:BUART\:tx_state_2\\.q \\UART_1\:BUART\:txn\\.main_4 (5.453:5.453:5.453))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_0\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_0 (4.534:4.534:4.534))
    (INTERCONNECT \\UART_1\:BUART\:tx_status_2\\.q \\UART_1\:BUART\:sTX\:TxSts\\.status_2 (2.303:2.303:2.303))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q Net_20.main_0 (6.919:6.919:6.919))
    (INTERCONNECT \\UART_1\:BUART\:txn\\.q \\UART_1\:BUART\:txn\\.main_0 (3.475:3.475:3.475))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:pollcount_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:pollcount_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_bitclk_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_load_fifo\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_state_stop1_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:rx_status_3\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxBitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sRX\:RxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:TxShifter\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:TxSts\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:sTX\:sCLOCK\:TxBitClkGen\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_bitclk\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_ctrl_mark_last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:tx_state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_2 \\UART_1\:BUART\:txn\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\BurstTimeout_1\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\BurstTimeout_2\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\BurstTimeout_3\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\BurstTimeout_4\:TimerHW\\.enable (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT __ONE__.q \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.cs_addr_2 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_2902.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_3056.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 Net_3057.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:BitCounter\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:RxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:TxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:cnt_enable\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:ld_ident\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:load_cond\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:sR8\:Dp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIM\:BSPIM\:state_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIS\:BSPIS\:RxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIS\:BSPIS\:TxStsReg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIS\:BSPIS\:dpcounter_one_reg\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIS\:BSPIS\:mosi_buf_overrun_fin\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIS\:BSPIS\:sync_1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIS\:BSPIS\:sync_2\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIS\:BSPIS\:sync_3\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_0 \\SPIS\:BSPIS\:sync_4\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 BurstDetector_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 BurstDetector_2.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 BurstDetector_3.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 BurstDetector_4.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_2619.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_2692.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 Net_2721.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 PulseCounterEN_1.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 PulseCounterEN_2.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 PulseCounterEN_3.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 PulseCounterEN_4.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\EdgeDetect_4\:last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\EdgeDetect_5\:last\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_1\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_1\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_1\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_1\:CounterUDB\:sC8\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_1\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_1\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_2\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_2\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_2\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_2\:CounterUDB\:sC8\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_2\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_2\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_3\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_3\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_3\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_3\:CounterUDB\:sC8\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_3\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_3\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_4\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_4\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_4\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_4\:CounterUDB\:sC8\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_4\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\PulseCounter_4\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:Cnt16\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:Cnt16\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:Cnt16\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:Cnt16\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:Cnt16\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:Cnt16\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:Net_1275\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_1\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:Cnt8\:CounterUDB\:count_stored_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:Cnt8\:CounterUDB\:overflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:Cnt8\:CounterUDB\:prevCompare\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:Cnt8\:CounterUDB\:sC8\:counterdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:Cnt8\:CounterUDB\:sCTRLReg\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:Cnt8\:CounterUDB\:sSTSReg\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:Cnt8\:CounterUDB\:underflow_reg_i\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:Net_1203\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:Net_1251\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:Net_1260\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:Net_1276\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:bQuadDec\:Stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:bQuadDec\:error\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:bQuadDec\:quad_A_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:bQuadDec\:quad_A_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:bQuadDec\:quad_A_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:bQuadDec\:quad_A_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:bQuadDec\:quad_B_delayed_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:bQuadDec\:quad_B_delayed_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:bQuadDec\:quad_B_delayed_2\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:bQuadDec\:quad_B_filt\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:bQuadDec\:state_0\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\QuadDec_2\:bQuadDec\:state_1\\.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timestamp\:TimerUDB\:rstSts\:stsreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timestamp\:TimerUDB\:sCTRLReg\:SyncCtl\:ctrlreg\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 \\Timestamp\:TimerUDB\:sT8\:timerdp\:u0\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 cy_srff_10.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_1 cy_srff_7.clock_0 (0.000:0.000:0.000))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_2 PulseCounterEN_1.main_1 (2.333:2.333:2.333))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_2 PulseCounterEN_2.main_1 (2.333:2.333:2.333))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_2 PulseCounterEN_3.main_1 (2.333:2.333:2.333))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_2 PulseCounterEN_4.main_1 (2.333:2.333:2.333))
    (INTERCONNECT ctrl_out0\(0\).pad_out ctrl_out0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out1\(0\).pad_out ctrl_out1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out3\(0\).pad_out ctrl_out3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out4\(0\).pad_out ctrl_out4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out5\(0\).pad_out ctrl_out5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT cy_srff_10.q BurstDetector_4.main_3 (6.887:6.887:6.887))
    (INTERCONNECT cy_srff_10.q Net_2883.main_2 (6.887:6.887:6.887))
    (INTERCONNECT cy_srff_10.q PulseCounterEN_4.main_3 (5.471:5.471:5.471))
    (INTERCONNECT cy_srff_10.q cy_srff_10.main_2 (2.300:2.300:2.300))
    (INTERCONNECT cy_srff_7.q BurstDetector_3.main_3 (2.661:2.661:2.661))
    (INTERCONNECT cy_srff_7.q Net_2859.main_2 (2.661:2.661:2.661))
    (INTERCONNECT cy_srff_7.q PulseCounterEN_3.main_3 (4.191:4.191:4.191))
    (INTERCONNECT cy_srff_7.q cy_srff_7.main_2 (2.661:2.661:2.661))
    (INTERCONNECT mst_clk\(0\).pad_out mst_clk\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT mst_cs\(0\).pad_out mst_cs\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT mst_mosi\(0\).pad_out mst_mosi\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_1 BurstDetector_1.main_1 (2.886:2.886:2.886))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_1 BurstDetector_2.main_0 (3.846:3.846:3.846))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_1 BurstDetector_3.main_1 (3.811:3.811:3.811))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_1 BurstDetector_4.main_1 (4.728:4.728:4.728))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_1 Net_2616.main_1 (2.926:2.926:2.926))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_1 Net_2619.main_0 (2.926:2.926:2.926))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_1 Net_2714.main_0 (3.846:3.846:3.846))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_1 Net_2721.main_0 (2.926:2.926:2.926))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_1 Net_2859.main_1 (3.811:3.811:3.811))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_1 Net_2883.main_1 (4.728:4.728:4.728))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_1 cy_srff_10.main_0 (3.811:3.811:3.811))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_1 cy_srff_7.main_0 (3.811:3.811:3.811))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_0 PulseCounterEN_1.main_0 (2.316:2.316:2.316))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_0 PulseCounterEN_2.main_0 (2.316:2.316:2.316))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_0 PulseCounterEN_3.main_0 (2.316:2.316:2.316))
    (INTERCONNECT \\MIS_Reg\:Sync\:ctrl_reg\\.control_0 PulseCounterEN_4.main_0 (2.316:2.316:2.316))
    (INTERCONNECT slv_miso\(0\).pad_out slv_miso\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_1 \\BurstTimeout_1\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_1 \\BurstTimeout_2\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_1 \\BurstTimeout_3\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT ClockBlock.dclk_glb_ff_1 \\BurstTimeout_4\:TimerHW\\.clock (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce0 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl0 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z0 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff0 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff0i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ce1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ce1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cl1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cl1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.z1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.z1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.ff1 \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ff1i (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.co_msb \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.ci (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sol_msb \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sir (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cfbo \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cfbi (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.sor \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.sil (0.000:0.000:0.000))
    (INTERCONNECT \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u1\\.cmsbo \\QuadDec_1\:Cnt16\:CounterUDB\:sC16\:counterdp\:u0\\.cmsbi (0.000:0.000:0.000))
    (INTERCONNECT Rx_1\(0\)_PAD Rx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\).pad_out Tx_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Tx_1\(0\)_PAD Tx_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SW1_LED2\(0\)_PAD SW1_LED2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED1\(0\)_PAD LED1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_in5\(0\)_PAD ctrl_in5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_in4\(0\)_PAD ctrl_in4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_in3\(0\)_PAD ctrl_in3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_in2\(0\)_PAD ctrl_in2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO4\(0\)_PAD DIO4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO3\(0\)_PAD DIO3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ADR0\(0\)_PAD ADR0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ADR1\(0\)_PAD ADR1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT mst_clk\(0\).pad_out mst_clk\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT mst_clk\(0\)_PAD mst_clk\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT mst_cs\(0\).pad_out mst_cs\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT mst_cs\(0\)_PAD mst_cs\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT mst_mosi\(0\).pad_out mst_mosi\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT mst_mosi\(0\)_PAD mst_mosi\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT mst_miso\(0\)_PAD mst_miso\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out4\(0\).pad_out ctrl_out4\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out4\(0\)_PAD ctrl_out4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out0\(0\).pad_out ctrl_out0\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out0\(0\)_PAD ctrl_out0\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out5\(0\).pad_out ctrl_out5\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out5\(0\)_PAD ctrl_out5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out3\(0\).pad_out ctrl_out3\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out3\(0\)_PAD ctrl_out3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out2\(0\)_PAD ctrl_out2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out1\(0\).pad_out ctrl_out1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT ctrl_out1\(0\)_PAD ctrl_out1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT ADR2\(0\)_PAD ADR2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_2\(0\).pad_out Pin_2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Pin_2\(0\)_PAD Pin_2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO1\(0\)_PAD DIO1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT DIO2\(0\)_PAD DIO2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_1\(0\).pad_out Pin_1\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Pin_1\(0\)_PAD Pin_1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_4\(0\).pad_out Pin_4\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Pin_4\(0\)_PAD Pin_4\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_3\(0\).pad_out Pin_3\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Pin_3\(0\)_PAD Pin_3\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT LED2\(0\).pad_out LED2\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT LED2\(0\)_PAD LED2\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT slc_cs\(0\)_PAD slc_cs\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT SIG1\(0\)_PAD SIG1\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT slv_mosi\(0\)_PAD slv_mosi\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT slv_miso\(0\).pad_out slv_miso\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT slv_miso\(0\)_PAD slv_miso\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT slv_clk\(0\)_PAD slv_clk\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_5\(0\).pad_out Pin_5\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Pin_5\(0\)_PAD Pin_5\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_6\(0\).pad_out Pin_6\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Pin_6\(0\)_PAD Pin_6\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_7\(0\).pad_out Pin_7\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Pin_7\(0\)_PAD Pin_7\(0\).pad_in (0.000:0.000:0.000))
    (INTERCONNECT Pin_8\(0\).pad_out Pin_8\(0\)_PAD (0.000:0.000:0.000))
    (INTERCONNECT Pin_8\(0\)_PAD Pin_8\(0\).pad_in (0.000:0.000:0.000))
   )
  )
 )
)
