Warning (10268): Verilog HDL information at Cmd.sv(187): always construct contains both blocking and non-blocking assignments File: C:/Users/wisawa.thumwong/Documents/TMAG3001/Cmd/source/Cmd.sv Line: 187
