

================================================================
== Vivado HLS Report for 'dense_layer'
================================================================
* Date:           Thu Apr 13 22:44:19 2023

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        cnn
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.510|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-------+-------+-------+-------+---------+
    |    Latency    |    Interval   | Pipeline|
    |  min  |  max  |  min  |  max  |   Type  |
    +-------+-------+-------+-------+---------+
    |  14864|  14864|  14864|  14864|   none  |
    +-------+-------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |                      |    Latency    | Iteration|  Initiation Interval  | Trip |          |
        |       Loop Name      |  min  |  max  |  Latency |  achieved |   target  | Count| Pipelined|
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+
        |- memset_dense_array  |      9|      9|         1|          -|          -|    10|    no    |
        |- Loop 2              |  14500|  14500|      1450|          -|          -|    10|    no    |
        | + Loop 2.1           |   1440|   1440|         9|          -|          -|   160|    no    |
        +----------------------+-------+-------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 21
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 2 3 
3 --> 21 4 
4 --> 5 13 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 4 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 3 
21 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.17>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%dense_array = alloca [10 x float], align 16" [lib/dense.cpp:13]   --->   Operation 22 'alloca' 'dense_array' <Predicate = true> <Delay = 0.00> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 23 [1/1] (1.17ns)   --->   "br label %meminst"   --->   Operation 23 'br' <Predicate = true> <Delay = 1.17>

State 2 <SV = 1> <Delay = 1.56>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%phi_ln13 = phi i4 [ 0, %0 ], [ %add_ln13, %meminst ]" [lib/dense.cpp:13]   --->   Operation 24 'phi' 'phi_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (1.40ns)   --->   "%add_ln13 = add i4 %phi_ln13, 1" [lib/dense.cpp:13]   --->   Operation 25 'add' 'add_ln13' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln13 = zext i4 %phi_ln13 to i64" [lib/dense.cpp:13]   --->   Operation 26 'zext' 'zext_ln13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%dense_array_addr = getelementptr [10 x float]* %dense_array, i64 0, i64 %zext_ln13" [lib/dense.cpp:13]   --->   Operation 27 'getelementptr' 'dense_array_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.56ns)   --->   "store float 0.000000e+00, float* %dense_array_addr, align 4" [lib/dense.cpp:13]   --->   Operation 28 'store' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 29 [1/1] (1.08ns)   --->   "%icmp_ln13 = icmp eq i4 %phi_ln13, -7" [lib/dense.cpp:13]   --->   Operation 29 'icmp' 'icmp_ln13' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @memset_dense_array_s)"   --->   Operation 30 'specloopname' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 31 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "br i1 %icmp_ln13, label %.preheader116.preheader, label %meminst" [lib/dense.cpp:13]   --->   Operation 32 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.17ns)   --->   "br label %.preheader116" [lib/dense.cpp:15]   --->   Operation 33 'br' <Predicate = (icmp_ln13)> <Delay = 1.17>

State 3 <SV = 2> <Delay = 1.40>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%d_0 = phi i4 [ %d, %_ifconv1 ], [ 0, %.preheader116.preheader ]"   --->   Operation 34 'phi' 'd_0' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i4 %d_0 to i10" [lib/dense.cpp:15]   --->   Operation 35 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (1.08ns)   --->   "%icmp_ln15 = icmp eq i4 %d_0, -6" [lib/dense.cpp:15]   --->   Operation 36 'icmp' 'icmp_ln15' <Predicate = true> <Delay = 1.08> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%empty_46 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10)"   --->   Operation 37 'speclooptripcount' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.40ns)   --->   "%d = add i4 %d_0, 1" [lib/dense.cpp:15]   --->   Operation 38 'add' 'd' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "br i1 %icmp_ln15, label %1, label %.preheader.preheader" [lib/dense.cpp:15]   --->   Operation 39 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%zext_ln936 = zext i4 %d_0 to i64" [lib/dense.cpp:24]   --->   Operation 40 'zext' 'zext_ln936' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln19 = zext i4 %d_0 to i12" [lib/dense.cpp:19]   --->   Operation 41 'zext' 'zext_ln19' <Predicate = (!icmp_ln15)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (1.17ns)   --->   "br label %.preheader" [lib/dense.cpp:19]   --->   Operation 42 'br' <Predicate = (!icmp_ln15)> <Delay = 1.17>
ST_3 : Operation 43 [2/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x float]* %dense_array, [10 x i14]* %prediction_V)" [lib/dense.cpp:27]   --->   Operation 43 'call' <Predicate = (icmp_ln15)> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 5.16>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%w_sum_0 = phi float [ %w_sum, %_ifconv ], [ 0.000000e+00, %.preheader.preheader ]"   --->   Operation 44 'phi' 'w_sum_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%f_0 = phi i8 [ %f, %_ifconv ], [ 0, %.preheader.preheader ]"   --->   Operation 45 'phi' 'f_0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (1.33ns)   --->   "%icmp_ln19 = icmp eq i8 %f_0, -96" [lib/dense.cpp:19]   --->   Operation 46 'icmp' 'icmp_ln19' <Predicate = true> <Delay = 1.33> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%empty_47 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 160, i64 160, i64 160)"   --->   Operation 47 'speclooptripcount' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (1.62ns)   --->   "%f = add i8 %f_0, 1" [lib/dense.cpp:19]   --->   Operation 48 'add' 'f' <Predicate = true> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "br i1 %icmp_ln19, label %_ifconv1, label %_ifconv" [lib/dense.cpp:19]   --->   Operation 49 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln21 = zext i8 %f_0 to i64" [lib/dense.cpp:21]   --->   Operation 50 'zext' 'zext_ln21' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %f_0, i3 0)" [lib/dense.cpp:21]   --->   Operation 51 'bitconcatenate' 'tmp_s' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln1116 = zext i11 %tmp_s to i12" [lib/dense.cpp:21]   --->   Operation 52 'zext' 'zext_ln1116' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_1 = call i9 @_ssdm_op_BitConcatenate.i9.i8.i1(i8 %f_0, i1 false)" [lib/dense.cpp:21]   --->   Operation 53 'bitconcatenate' 'tmp_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%zext_ln1116_1 = zext i9 %tmp_1 to i12" [lib/dense.cpp:21]   --->   Operation 54 'zext' 'zext_ln1116_1' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln1116 = add i12 %zext_ln1116, %zext_ln1116_1" [lib/dense.cpp:21]   --->   Operation 55 'add' 'add_ln1116' <Predicate = (!icmp_ln19)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 56 [1/1] (2.74ns) (root node of TernaryAdder)   --->   "%add_ln1116_1 = add i12 %zext_ln19, %add_ln1116" [lib/dense.cpp:21]   --->   Operation 56 'add' 'add_ln1116_1' <Predicate = (!icmp_ln19)> <Delay = 2.74> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%zext_ln1116_2 = zext i12 %add_ln1116_1 to i64" [lib/dense.cpp:21]   --->   Operation 57 'zext' 'zext_ln1116_2' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%dense_weights_V_addr = getelementptr [1600 x i10]* @dense_weights_V, i64 0, i64 %zext_ln1116_2" [lib/dense.cpp:21]   --->   Operation 58 'getelementptr' 'dense_weights_V_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 59 [2/2] (2.41ns)   --->   "%dense_weights_V_load = load i10* %dense_weights_V_addr, align 2" [lib/dense.cpp:21]   --->   Operation 59 'load' 'dense_weights_V_load' <Predicate = (!icmp_ln19)> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%flat_array_V_addr = getelementptr [160 x i13]* %flat_array_V, i64 0, i64 %zext_ln21" [lib/dense.cpp:21]   --->   Operation 60 'getelementptr' 'flat_array_V_addr' <Predicate = (!icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 61 [2/2] (1.20ns)   --->   "%flat_array_V_load = load i13* %flat_array_V_addr, align 2" [lib/dense.cpp:21]   --->   Operation 61 'load' 'flat_array_V_load' <Predicate = (!icmp_ln19)> <Delay = 1.20> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%dense_biases_V_addr = getelementptr [10 x i8]* @dense_biases_V, i64 0, i64 %zext_ln936" [lib/dense.cpp:24]   --->   Operation 62 'getelementptr' 'dense_biases_V_addr' <Predicate = (icmp_ln19)> <Delay = 0.00>
ST_4 : Operation 63 [2/2] (2.41ns)   --->   "%tmp_V_6 = load i8* %dense_biases_V_addr, align 1" [lib/dense.cpp:24]   --->   Operation 63 'load' 'tmp_V_6' <Predicate = (icmp_ln19)> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_4 : Operation 64 [1/1] (2.38ns)   --->   "%lshr_ln936 = lshr i10 -308, %zext_ln15" [lib/dense.cpp:24]   --->   Operation 64 'lshr' 'lshr_ln936' <Predicate = (icmp_ln19)> <Delay = 2.38> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%p_Result_17 = trunc i10 %lshr_ln936 to i1" [lib/dense.cpp:24]   --->   Operation 65 'trunc' 'p_Result_17' <Predicate = (icmp_ln19)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.40>
ST_5 : Operation 66 [1/2] (2.41ns)   --->   "%dense_weights_V_load = load i10* %dense_weights_V_addr, align 2" [lib/dense.cpp:21]   --->   Operation 66 'load' 'dense_weights_V_load' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%sext_ln941 = sext i10 %dense_weights_V_load to i23" [lib/dense.cpp:21]   --->   Operation 67 'sext' 'sext_ln941' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/2] (1.20ns)   --->   "%flat_array_V_load = load i13* %flat_array_V_addr, align 2" [lib/dense.cpp:21]   --->   Operation 68 'load' 'flat_array_V_load' <Predicate = true> <Delay = 1.20> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln941 = zext i13 %flat_array_V_load to i23" [lib/dense.cpp:21]   --->   Operation 69 'zext' 'zext_ln941' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (4.99ns) (root node of the DSP)   --->   "%mul_ln941 = mul i23 %zext_ln941, %sext_ln941" [lib/dense.cpp:21]   --->   Operation 70 'mul' 'mul_ln941' <Predicate = true> <Delay = 4.99> <Core = "DSP48">   --->   Core 88 'DSP48' <Latency = 0> <II = 1> <Delay = 4.99> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 71 [1/1] (0.00ns)   --->   "%p_Result_14 = call i1 @_ssdm_op_BitSelect.i1.i23.i32(i23 %mul_ln941, i32 22)" [lib/dense.cpp:21]   --->   Operation 71 'bitselect' 'p_Result_14' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 7.05>
ST_6 : Operation 72 [1/1] (1.83ns)   --->   "%icmp_ln935 = icmp eq i23 %mul_ln941, 0" [lib/dense.cpp:21]   --->   Operation 72 'icmp' 'icmp_ln935' <Predicate = true> <Delay = 1.83> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (1.75ns)   --->   "%tmp_V_3 = sub i23 0, %mul_ln941" [lib/dense.cpp:21]   --->   Operation 73 'sub' 'tmp_V_3' <Predicate = (p_Result_14)> <Delay = 1.75> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 74 [1/1] (0.88ns)   --->   "%tmp_V_5 = select i1 %p_Result_14, i23 %tmp_V_3, i23 %mul_ln941" [lib/dense.cpp:21]   --->   Operation 74 'select' 'tmp_V_5' <Predicate = true> <Delay = 0.88> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%sext_ln938_1 = sext i23 %tmp_V_5 to i28" [lib/dense.cpp:21]   --->   Operation 75 'sext' 'sext_ln938_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.00ns)   --->   "%p_Result_s = call i28 @llvm.part.select.i28(i28 %sext_ln938_1, i32 27, i32 0) nounwind" [lib/dense.cpp:21]   --->   Operation 76 'partselect' 'p_Result_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 77 [1/1] (0.00ns)   --->   "%p_Result_15 = call i32 @_ssdm_op_BitConcatenate.i32.i4.i28(i4 -1, i28 %p_Result_s)" [lib/dense.cpp:21]   --->   Operation 77 'bitconcatenate' 'p_Result_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 78 [1/1] (2.50ns)   --->   "%l = call i32 @llvm.cttz.i32(i32 %p_Result_15, i1 true) nounwind" [lib/dense.cpp:21]   --->   Operation 78 'cttz' 'l' <Predicate = true> <Delay = 2.50> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 79 [1/1] (1.91ns)   --->   "%sub_ln944 = sub nsw i32 28, %l" [lib/dense.cpp:21]   --->   Operation 79 'sub' 'sub_ln944' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln944_1 = trunc i32 %sub_ln944 to i28" [lib/dense.cpp:21]   --->   Operation 80 'trunc' 'trunc_ln944_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln947_1 = trunc i32 %sub_ln944 to i5" [lib/dense.cpp:21]   --->   Operation 81 'trunc' 'trunc_ln947_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 82 [1/1] (0.00ns)   --->   "%trunc_ln943_1 = trunc i32 %l to i8" [lib/dense.cpp:21]   --->   Operation 82 'trunc' 'trunc_ln943_1' <Predicate = true> <Delay = 0.00>

State 7 <SV = 6> <Delay = 7.14>
ST_7 : Operation 83 [1/1] (1.91ns)   --->   "%lsb_index = add nsw i32 -24, %sub_ln944" [lib/dense.cpp:21]   --->   Operation 83 'add' 'lsb_index' <Predicate = (!icmp_ln935)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_16 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index, i32 1, i32 31)" [lib/dense.cpp:21]   --->   Operation 84 'partselect' 'tmp_16' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 85 [1/1] (1.90ns)   --->   "%icmp_ln947_3 = icmp sgt i31 %tmp_16, 0" [lib/dense.cpp:21]   --->   Operation 85 'icmp' 'icmp_ln947_3' <Predicate = (!icmp_ln935)> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 86 [1/1] (1.46ns)   --->   "%sub_ln947_1 = sub i5 -11, %trunc_ln947_1" [lib/dense.cpp:21]   --->   Operation 86 'sub' 'sub_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 1.46> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_2)   --->   "%zext_ln947_1 = zext i5 %sub_ln947_1 to i28" [lib/dense.cpp:21]   --->   Operation 87 'zext' 'zext_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_2)   --->   "%lshr_ln947_1 = lshr i28 -1, %zext_ln947_1" [lib/dense.cpp:21]   --->   Operation 88 'lshr' 'lshr_ln947_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 89 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_2)   --->   "%p_Result_11 = and i28 %sext_ln938_1, %lshr_ln947_1" [lib/dense.cpp:21]   --->   Operation 89 'and' 'p_Result_11' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (1.93ns) (out node of the LUT)   --->   "%icmp_ln947_2 = icmp ne i28 %p_Result_11, 0" [lib/dense.cpp:21]   --->   Operation 90 'icmp' 'icmp_ln947_2' <Predicate = (!icmp_ln935)> <Delay = 1.93> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%a = and i1 %icmp_ln947_3, %icmp_ln947_2" [lib/dense.cpp:21]   --->   Operation 91 'and' 'a' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%tmp_17 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index, i32 31)" [lib/dense.cpp:21]   --->   Operation 92 'bitselect' 'tmp_17' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 93 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%xor_ln949_1 = xor i1 %tmp_17, true" [lib/dense.cpp:21]   --->   Operation 93 'xor' 'xor_ln949_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 94 [1/1] (1.84ns)   --->   "%add_ln949_1 = add i28 -24, %trunc_ln944_1" [lib/dense.cpp:21]   --->   Operation 94 'add' 'add_ln949_1' <Predicate = (!icmp_ln935)> <Delay = 1.84> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%p_Result_12 = call i1 @_ssdm_op_BitSelect.i1.i28.i28(i28 %sext_ln938_1, i28 %add_ln949_1)" [lib/dense.cpp:21]   --->   Operation 95 'bitselect' 'p_Result_12' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%and_ln949_1 = and i1 %p_Result_12, %xor_ln949_1" [lib/dense.cpp:21]   --->   Operation 96 'and' 'and_ln949_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln)   --->   "%or_ln949_2 = or i1 %and_ln949_1, %a" [lib/dense.cpp:21]   --->   Operation 97 'or' 'or_ln949_2' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 98 [1/1] (0.71ns) (out node of the LUT)   --->   "%or_ln = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949_2)" [lib/dense.cpp:21]   --->   Operation 98 'bitconcatenate' 'or_ln' <Predicate = (!icmp_ln935)> <Delay = 0.71>
ST_7 : Operation 99 [1/1] (0.00ns)   --->   "%m = zext i28 %sext_ln938_1 to i32" [lib/dense.cpp:21]   --->   Operation 99 'zext' 'm' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 100 [1/1] (1.91ns)   --->   "%icmp_ln958 = icmp sgt i32 %lsb_index, 0" [lib/dense.cpp:21]   --->   Operation 100 'icmp' 'icmp_ln958' <Predicate = (!icmp_ln935)> <Delay = 1.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 101 [1/1] (1.91ns)   --->   "%add_ln958 = add nsw i32 -25, %sub_ln944" [lib/dense.cpp:21]   --->   Operation 101 'add' 'add_ln958' <Predicate = (!icmp_ln935)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%lshr_ln958 = lshr i32 %m, %add_ln958" [lib/dense.cpp:21]   --->   Operation 102 'lshr' 'lshr_ln958' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 103 [1/1] (1.91ns)   --->   "%sub_ln958 = sub i32 25, %sub_ln944" [lib/dense.cpp:21]   --->   Operation 103 'sub' 'sub_ln958' <Predicate = (!icmp_ln935)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%shl_ln958 = shl i32 %m, %sub_ln958" [lib/dense.cpp:21]   --->   Operation 104 'shl' 'shl_ln958' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node m_11)   --->   "%m_9 = select i1 %icmp_ln958, i32 %lshr_ln958, i32 %shl_ln958" [lib/dense.cpp:21]   --->   Operation 105 'select' 'm_9' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 106 [1/1] (2.61ns) (out node of the LUT)   --->   "%m_11 = add i32 %or_ln, %m_9" [lib/dense.cpp:21]   --->   Operation 106 'add' 'm_11' <Predicate = (!icmp_ln935)> <Delay = 2.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 107 [1/1] (0.00ns)   --->   "%m_4 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_11, i32 1, i32 31)" [lib/dense.cpp:21]   --->   Operation 107 'partselect' 'm_4' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_7 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_18 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_11, i32 25)" [lib/dense.cpp:21]   --->   Operation 108 'bitselect' 'tmp_18' <Predicate = (!icmp_ln935)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 4.22>
ST_8 : Operation 109 [1/1] (0.00ns)   --->   "%m_14 = zext i31 %m_4 to i32" [lib/dense.cpp:21]   --->   Operation 109 'zext' 'm_14' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 110 [1/1] (0.93ns)   --->   "%select_ln964_1 = select i1 %tmp_18, i8 127, i8 126" [lib/dense.cpp:21]   --->   Operation 110 'select' 'select_ln964_1' <Predicate = (!icmp_ln935)> <Delay = 0.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 111 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964_1 = sub i8 12, %trunc_ln943_1" [lib/dense.cpp:21]   --->   Operation 111 'sub' 'sub_ln964_1' <Predicate = (!icmp_ln935)> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 112 [1/1] (2.64ns) (root node of TernaryAdder)   --->   "%add_ln964_1 = add i8 %sub_ln964_1, %select_ln964_1" [lib/dense.cpp:21]   --->   Operation 112 'add' 'add_ln964_1' <Predicate = (!icmp_ln935)> <Delay = 2.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_6 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_14, i8 %add_ln964_1)" [lib/dense.cpp:21]   --->   Operation 113 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 114 [1/1] (0.00ns)   --->   "%p_Result_16 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_14, i9 %tmp_6, i32 23, i32 31)" [lib/dense.cpp:21]   --->   Operation 114 'partset' 'p_Result_16' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 115 [1/1] (0.00ns)   --->   "%bitcast_ln739 = bitcast i32 %p_Result_16 to float" [lib/dense.cpp:21]   --->   Operation 115 'bitcast' 'bitcast_ln739' <Predicate = (!icmp_ln935)> <Delay = 0.00>
ST_8 : Operation 116 [1/1] (0.65ns)   --->   "%select_ln935 = select i1 %icmp_ln935, float 0.000000e+00, float %bitcast_ln739" [lib/dense.cpp:21]   --->   Operation 116 'select' 'select_ln935' <Predicate = true> <Delay = 0.65> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.28>
ST_9 : Operation 117 [4/4] (7.28ns)   --->   "%w_sum = fadd float %w_sum_0, %select_ln935" [lib/dense.cpp:21]   --->   Operation 117 'fadd' 'w_sum' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 7.28>
ST_10 : Operation 118 [3/4] (7.28ns)   --->   "%w_sum = fadd float %w_sum_0, %select_ln935" [lib/dense.cpp:21]   --->   Operation 118 'fadd' 'w_sum' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 7.28>
ST_11 : Operation 119 [2/4] (7.28ns)   --->   "%w_sum = fadd float %w_sum_0, %select_ln935" [lib/dense.cpp:21]   --->   Operation 119 'fadd' 'w_sum' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 7.28>
ST_12 : Operation 120 [1/4] (7.28ns)   --->   "%w_sum = fadd float %w_sum_0, %select_ln935" [lib/dense.cpp:21]   --->   Operation 120 'fadd' 'w_sum' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "br label %.preheader" [lib/dense.cpp:19]   --->   Operation 121 'br' <Predicate = true> <Delay = 0.00>

State 13 <SV = 4> <Delay = 7.47>
ST_13 : Operation 122 [1/2] (2.41ns)   --->   "%tmp_V_6 = load i8* %dense_biases_V_addr, align 1" [lib/dense.cpp:24]   --->   Operation 122 'load' 'tmp_V_6' <Predicate = true> <Delay = 2.41> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.41> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 8> <Depth = 10> <ROM>
ST_13 : Operation 123 [1/1] (1.62ns)   --->   "%tmp_V = sub i8 0, %tmp_V_6" [lib/dense.cpp:24]   --->   Operation 123 'sub' 'tmp_V' <Predicate = (p_Result_17)> <Delay = 1.62> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 124 [1/1] (0.93ns)   --->   "%tmp_V_7 = select i1 %p_Result_17, i8 %tmp_V, i8 %tmp_V_6" [lib/dense.cpp:24]   --->   Operation 124 'select' 'tmp_V_7' <Predicate = true> <Delay = 0.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 125 [1/1] (0.00ns)   --->   "%sext_ln938 = sext i8 %tmp_V_7 to i14" [lib/dense.cpp:24]   --->   Operation 125 'sext' 'sext_ln938' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 126 [1/1] (0.00ns)   --->   "%p_Result_4 = call i14 @llvm.part.select.i14(i14 %sext_ln938, i32 13, i32 0) nounwind" [lib/dense.cpp:24]   --->   Operation 126 'partselect' 'p_Result_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 127 [1/1] (0.00ns)   --->   "%p_Result_18 = call i32 @_ssdm_op_BitConcatenate.i32.i18.i14(i18 -1, i14 %p_Result_4)" [lib/dense.cpp:24]   --->   Operation 127 'bitconcatenate' 'p_Result_18' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 128 [1/1] (2.50ns)   --->   "%l_1 = call i32 @llvm.cttz.i32(i32 %p_Result_18, i1 true) nounwind" [lib/dense.cpp:24]   --->   Operation 128 'cttz' 'l_1' <Predicate = true> <Delay = 2.50> <Core = "CTTZ">   --->   Core 64 'CTTZ' <Latency = 0> <II = 1> <Delay = 2.50> <FuncUnit> <Opcode : 'cttz'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 129 [1/1] (0.00ns)   --->   "%trunc_ln943 = trunc i32 %l_1 to i8" [lib/dense.cpp:24]   --->   Operation 129 'trunc' 'trunc_ln943' <Predicate = true> <Delay = 0.00>

State 14 <SV = 5> <Delay = 6.45>
ST_14 : Operation 130 [1/1] (1.91ns)   --->   "%sub_ln944_1 = sub nsw i32 14, %l_1" [lib/dense.cpp:24]   --->   Operation 130 'sub' 'sub_ln944_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 131 [1/1] (0.00ns)   --->   "%trunc_ln944 = trunc i32 %sub_ln944_1 to i14" [lib/dense.cpp:24]   --->   Operation 131 'trunc' 'trunc_ln944' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 132 [1/1] (1.91ns)   --->   "%lsb_index_1 = add nsw i32 -24, %sub_ln944_1" [lib/dense.cpp:24]   --->   Operation 132 'add' 'lsb_index_1' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_12 = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %lsb_index_1, i32 1, i32 31)" [lib/dense.cpp:24]   --->   Operation 133 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 134 [1/1] (1.90ns)   --->   "%icmp_ln947 = icmp sgt i31 %tmp_12, 0" [lib/dense.cpp:24]   --->   Operation 134 'icmp' 'icmp_ln947' <Predicate = true> <Delay = 1.90> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 135 [1/1] (0.00ns)   --->   "%trunc_ln947 = trunc i32 %sub_ln944_1 to i4" [lib/dense.cpp:24]   --->   Operation 135 'trunc' 'trunc_ln947' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 136 [1/1] (1.40ns)   --->   "%sub_ln947 = sub i4 7, %trunc_ln947" [lib/dense.cpp:24]   --->   Operation 136 'sub' 'sub_ln947' <Predicate = true> <Delay = 1.40> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%zext_ln947 = zext i4 %sub_ln947 to i14" [lib/dense.cpp:24]   --->   Operation 137 'zext' 'zext_ln947' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%lshr_ln947 = lshr i14 -1, %zext_ln947" [lib/dense.cpp:24]   --->   Operation 138 'lshr' 'lshr_ln947' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 139 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln947_1)   --->   "%p_Result_6 = and i14 %sext_ln938, %lshr_ln947" [lib/dense.cpp:24]   --->   Operation 139 'and' 'p_Result_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 140 [1/1] (1.72ns) (out node of the LUT)   --->   "%icmp_ln947_1 = icmp ne i14 %p_Result_6, 0" [lib/dense.cpp:24]   --->   Operation 140 'icmp' 'icmp_ln947_1' <Predicate = true> <Delay = 1.72> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 141 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%a_1 = and i1 %icmp_ln947, %icmp_ln947_1" [lib/dense.cpp:24]   --->   Operation 141 'and' 'a_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %lsb_index_1, i32 31)" [lib/dense.cpp:24]   --->   Operation 142 'bitselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%xor_ln949 = xor i1 %tmp_13, true" [lib/dense.cpp:24]   --->   Operation 143 'xor' 'xor_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 144 [1/1] (1.63ns)   --->   "%add_ln949 = add i14 -24, %trunc_ln944" [lib/dense.cpp:24]   --->   Operation 144 'add' 'add_ln949' <Predicate = true> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 145 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%p_Result_7 = call i1 @_ssdm_op_BitSelect.i1.i14.i14(i14 %sext_ln938, i14 %add_ln949)" [lib/dense.cpp:24]   --->   Operation 145 'bitselect' 'p_Result_7' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%and_ln949 = and i1 %p_Result_7, %xor_ln949" [lib/dense.cpp:24]   --->   Operation 146 'and' 'and_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node or_ln949_1)   --->   "%or_ln949 = or i1 %and_ln949, %a_1" [lib/dense.cpp:24]   --->   Operation 147 'or' 'or_ln949' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 148 [1/1] (0.71ns) (out node of the LUT)   --->   "%or_ln949_1 = call i32 @_ssdm_op_BitConcatenate.i32.i31.i1(i31 0, i1 %or_ln949)" [lib/dense.cpp:24]   --->   Operation 148 'bitconcatenate' 'or_ln949_1' <Predicate = true> <Delay = 0.71>
ST_14 : Operation 149 [1/1] (1.91ns)   --->   "%icmp_ln958_1 = icmp sgt i32 %lsb_index_1, 0" [lib/dense.cpp:24]   --->   Operation 149 'icmp' 'icmp_ln958_1' <Predicate = true> <Delay = 1.91> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 6> <Delay = 8.10>
ST_15 : Operation 150 [1/1] (0.00ns)   --->   "%m_1 = zext i14 %sext_ln938 to i32" [lib/dense.cpp:24]   --->   Operation 150 'zext' 'm_1' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 151 [1/1] (1.91ns)   --->   "%add_ln958_1 = add nsw i32 -25, %sub_ln944_1" [lib/dense.cpp:24]   --->   Operation 151 'add' 'add_ln958_1' <Predicate = (icmp_ln958_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%lshr_ln958_1 = lshr i32 %m_1, %add_ln958_1" [lib/dense.cpp:24]   --->   Operation 152 'lshr' 'lshr_ln958_1' <Predicate = (icmp_ln958_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 153 [1/1] (1.91ns)   --->   "%sub_ln958_1 = sub i32 25, %sub_ln944_1" [lib/dense.cpp:24]   --->   Operation 153 'sub' 'sub_ln958_1' <Predicate = (!icmp_ln958_1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 154 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%shl_ln958_1 = shl i32 %m_1, %sub_ln958_1" [lib/dense.cpp:24]   --->   Operation 154 'shl' 'shl_ln958_1' <Predicate = (!icmp_ln958_1)> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node m_3)   --->   "%m_2 = select i1 %icmp_ln958_1, i32 %lshr_ln958_1, i32 %shl_ln958_1" [lib/dense.cpp:24]   --->   Operation 155 'select' 'm_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 156 [1/1] (2.61ns) (out node of the LUT)   --->   "%m_3 = add i32 %m_2, %or_ln949_1" [lib/dense.cpp:24]   --->   Operation 156 'add' 'm_3' <Predicate = true> <Delay = 2.61> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 157 [1/1] (0.00ns)   --->   "%m_s = call i31 @_ssdm_op_PartSelect.i31.i32.i32.i32(i32 %m_3, i32 1, i32 31)" [lib/dense.cpp:24]   --->   Operation 157 'partselect' 'm_s' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 158 [1/1] (0.00ns)   --->   "%m_15 = zext i31 %m_s to i32" [lib/dense.cpp:24]   --->   Operation 158 'zext' 'm_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 159 [1/1] (0.00ns)   --->   "%tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %m_3, i32 25)" [lib/dense.cpp:24]   --->   Operation 159 'bitselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 160 [1/1] (0.93ns)   --->   "%select_ln964 = select i1 %tmp_14, i8 127, i8 126" [lib/dense.cpp:24]   --->   Operation 160 'select' 'select_ln964' <Predicate = true> <Delay = 0.93> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 161 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln964 = sub i8 6, %trunc_ln943" [lib/dense.cpp:24]   --->   Operation 161 'sub' 'sub_ln964' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 162 [1/1] (2.64ns) (root node of TernaryAdder)   --->   "%add_ln964 = add i8 %select_ln964, %sub_ln964" [lib/dense.cpp:24]   --->   Operation 162 'add' 'add_ln964' <Predicate = true> <Delay = 2.64> <Core = "TAddSub">   --->   Core 83 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.32> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_15 : Operation 163 [1/1] (0.00ns)   --->   "%tmp_5 = call i9 @_ssdm_op_BitConcatenate.i9.i1.i8(i1 %p_Result_17, i8 %add_ln964)" [lib/dense.cpp:24]   --->   Operation 163 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 164 [1/1] (0.00ns)   --->   "%p_Result_19 = call i32 @_ssdm_op_PartSet.i32.i32.i9.i32.i32(i32 %m_15, i9 %tmp_5, i32 23, i32 31)" [lib/dense.cpp:24]   --->   Operation 164 'partset' 'p_Result_19' <Predicate = true> <Delay = 0.00>

State 16 <SV = 7> <Delay = 7.28>
ST_16 : Operation 165 [1/1] (0.00ns)   --->   "%bitcast_ln739_1 = bitcast i32 %p_Result_19 to float" [lib/dense.cpp:24]   --->   Operation 165 'bitcast' 'bitcast_ln739_1' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 166 [4/4] (7.28ns)   --->   "%tmp = fadd float %w_sum_0, %bitcast_ln739_1" [lib/dense.cpp:24]   --->   Operation 166 'fadd' 'tmp' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 8> <Delay = 7.28>
ST_17 : Operation 167 [3/4] (7.28ns)   --->   "%tmp = fadd float %w_sum_0, %bitcast_ln739_1" [lib/dense.cpp:24]   --->   Operation 167 'fadd' 'tmp' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 9> <Delay = 7.28>
ST_18 : Operation 168 [2/4] (7.28ns)   --->   "%tmp = fadd float %w_sum_0, %bitcast_ln739_1" [lib/dense.cpp:24]   --->   Operation 168 'fadd' 'tmp' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 10> <Delay = 7.28>
ST_19 : Operation 169 [1/4] (7.28ns)   --->   "%tmp = fadd float %w_sum_0, %bitcast_ln739_1" [lib/dense.cpp:24]   --->   Operation 169 'fadd' 'tmp' <Predicate = true> <Delay = 7.28> <Core = "FAddSub">   --->   Core 105 'FAddSub' <Latency = 3> <II = 1> <Delay = 7.28> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 11> <Delay = 1.56>
ST_20 : Operation 170 [1/1] (0.00ns)   --->   "%dense_array_addr_2 = getelementptr inbounds [10 x float]* %dense_array, i64 0, i64 %zext_ln936" [lib/dense.cpp:24]   --->   Operation 170 'getelementptr' 'dense_array_addr_2' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 171 [1/1] (1.56ns)   --->   "store float %tmp, float* %dense_array_addr_2, align 4" [lib/dense.cpp:24]   --->   Operation 171 'store' <Predicate = true> <Delay = 1.56> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.56> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_20 : Operation 172 [1/1] (0.00ns)   --->   "br label %.preheader116" [lib/dense.cpp:15]   --->   Operation 172 'br' <Predicate = true> <Delay = 0.00>

State 21 <SV = 3> <Delay = 0.00>
ST_21 : Operation 173 [1/2] (0.00ns)   --->   "call fastcc void @soft_max([10 x float]* %dense_array, [10 x i14]* %prediction_V)" [lib/dense.cpp:27]   --->   Operation 173 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_21 : Operation 174 [1/1] (0.00ns)   --->   "ret void" [lib/dense.cpp:28]   --->   Operation 174 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.18ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('phi_ln13', lib/dense.cpp:13) with incoming values : ('add_ln13', lib/dense.cpp:13) [8]  (1.18 ns)

 <State 2>: 1.57ns
The critical path consists of the following:
	'phi' operation ('phi_ln13', lib/dense.cpp:13) with incoming values : ('add_ln13', lib/dense.cpp:13) [8]  (0 ns)
	'getelementptr' operation ('dense_array_addr', lib/dense.cpp:13) [11]  (0 ns)
	'store' operation ('store_ln13', lib/dense.cpp:13) of constant 0 on array 'dense_array', lib/dense.cpp:13 [12]  (1.57 ns)

 <State 3>: 1.41ns
The critical path consists of the following:
	'phi' operation ('d') with incoming values : ('d', lib/dense.cpp:15) [20]  (0 ns)
	'add' operation ('d', lib/dense.cpp:15) [24]  (1.41 ns)

 <State 4>: 5.16ns
The critical path consists of the following:
	'phi' operation ('f') with incoming values : ('f', lib/dense.cpp:19) [32]  (0 ns)
	'add' operation ('add_ln1116', lib/dense.cpp:21) [43]  (0 ns)
	'add' operation ('add_ln1116_1', lib/dense.cpp:21) [44]  (2.74 ns)
	'getelementptr' operation ('dense_weights_V_addr', lib/dense.cpp:21) [46]  (0 ns)
	'load' operation ('dense_weights_V_load', lib/dense.cpp:21) on array 'dense_weights_V' [47]  (2.42 ns)

 <State 5>: 7.41ns
The critical path consists of the following:
	'load' operation ('dense_weights_V_load', lib/dense.cpp:21) on array 'dense_weights_V' [47]  (2.42 ns)
	'mul' operation of DSP[52] ('mul_ln941', lib/dense.cpp:21) [52]  (4.99 ns)

 <State 6>: 7.06ns
The critical path consists of the following:
	'sub' operation ('tmp.V', lib/dense.cpp:21) [55]  (1.76 ns)
	'select' operation ('tmp.V', lib/dense.cpp:21) [56]  (0.884 ns)
	'cttz' operation ('l', lib/dense.cpp:21) [60]  (2.5 ns)
	'sub' operation ('sub_ln944', lib/dense.cpp:21) [61]  (1.92 ns)

 <State 7>: 7.15ns
The critical path consists of the following:
	'add' operation ('lsb_index', lib/dense.cpp:21) [63]  (1.92 ns)
	'icmp' operation ('icmp_ln947_3', lib/dense.cpp:21) [65]  (1.91 ns)
	'and' operation ('a', lib/dense.cpp:21) [72]  (0 ns)
	'or' operation ('or_ln949_2', lib/dense.cpp:21) [78]  (0 ns)
	'add' operation ('m', lib/dense.cpp:21) [87]  (2.61 ns)
	blocking operation 0.712 ns on control path)

 <State 8>: 4.23ns
The critical path consists of the following:
	'select' operation ('select_ln964_1', lib/dense.cpp:21) [91]  (0.931 ns)
	'add' operation ('add_ln964_1', lib/dense.cpp:21) [94]  (2.64 ns)
	'select' operation ('select_ln935', lib/dense.cpp:21) [98]  (0.654 ns)

 <State 9>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('w_sum', lib/dense.cpp:21) [99]  (7.28 ns)

 <State 10>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('w_sum', lib/dense.cpp:21) [99]  (7.28 ns)

 <State 11>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('w_sum', lib/dense.cpp:21) [99]  (7.28 ns)

 <State 12>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('w_sum', lib/dense.cpp:21) [99]  (7.28 ns)

 <State 13>: 7.47ns
The critical path consists of the following:
	'load' operation ('tmp.V', lib/dense.cpp:24) on array 'dense_biases_V' [103]  (2.42 ns)
	'sub' operation ('tmp.V', lib/dense.cpp:24) [106]  (1.63 ns)
	'select' operation ('tmp.V', lib/dense.cpp:24) [107]  (0.931 ns)
	'cttz' operation ('l', lib/dense.cpp:24) [111]  (2.5 ns)

 <State 14>: 6.45ns
The critical path consists of the following:
	'sub' operation ('sub_ln944_1', lib/dense.cpp:24) [112]  (1.92 ns)
	'add' operation ('lsb_index', lib/dense.cpp:24) [114]  (1.92 ns)
	'icmp' operation ('icmp_ln947', lib/dense.cpp:24) [116]  (1.91 ns)
	'and' operation ('a', lib/dense.cpp:24) [123]  (0 ns)
	'or' operation ('or_ln949', lib/dense.cpp:24) [129]  (0 ns)
	blocking operation 0.712 ns on control path)

 <State 15>: 8.1ns
The critical path consists of the following:
	'add' operation ('add_ln958_1', lib/dense.cpp:24) [133]  (1.92 ns)
	'lshr' operation ('lshr_ln958_1', lib/dense.cpp:24) [134]  (0 ns)
	'select' operation ('m', lib/dense.cpp:24) [137]  (0 ns)
	'add' operation ('m', lib/dense.cpp:24) [138]  (2.61 ns)
	'select' operation ('select_ln964', lib/dense.cpp:24) [142]  (0.931 ns)
	'add' operation ('add_ln964', lib/dense.cpp:24) [145]  (2.64 ns)

 <State 16>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp', lib/dense.cpp:24) [149]  (7.28 ns)

 <State 17>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp', lib/dense.cpp:24) [149]  (7.28 ns)

 <State 18>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp', lib/dense.cpp:24) [149]  (7.28 ns)

 <State 19>: 7.28ns
The critical path consists of the following:
	'fadd' operation ('tmp', lib/dense.cpp:24) [149]  (7.28 ns)

 <State 20>: 1.57ns
The critical path consists of the following:
	'getelementptr' operation ('dense_array_addr_2', lib/dense.cpp:24) [150]  (0 ns)
	'store' operation ('store_ln24', lib/dense.cpp:24) of variable 'tmp', lib/dense.cpp:24 on array 'dense_array', lib/dense.cpp:13 [151]  (1.57 ns)

 <State 21>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
