// Seed: 4225652442
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16
);
  input wire id_16;
  inout wire id_15;
  inout wire id_14;
  inout wire id_13;
  output wire id_12;
  inout wire id_11;
  output wire id_10;
  inout wire id_9;
  inout wire id_8;
  inout wire id_7;
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  output wire id_3;
  inout wire id_2;
  output wire id_1;
  assign id_13 = id_14;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input uwire id_0,
    input tri0 id_1,
    output supply1 id_2,
    output tri1 id_3,
    output wire id_4,
    output wire id_5,
    input supply1 id_6,
    input tri1 id_7,
    input wire id_8,
    input wor id_9,
    input wor id_10,
    input tri0 id_11,
    output tri1 id_12
);
  tri id_14, id_15 = id_8, id_16;
  assign id_15 = id_11;
  wire id_17, id_18;
  module_0 modCall_1 (
      id_18,
      id_17,
      id_18,
      id_18,
      id_18,
      id_17,
      id_18,
      id_18,
      id_17,
      id_18,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17,
      id_17
  );
endmodule
