/**
 * Copyright (c) Huawei Technologies Co., Ltd. 2025. All rights reserved.
 * This file is a part of the CANN Open Software.
 * Licensed under CANN Open Software License Agreement Version 1.0 (the "License").
 * Please refer to the License for details. You may not use this file except in compliance with the License.
 * THIS SOFTWARE IS PROVIDED ON AN "AS IS" BASIS, WITHOUT WARRANTIES OF ANY KIND, EITHER EXPRESS OR IMPLIED,
 * INCLUDING BUT NOT LIMITED TO NON-INFRINGEMENT, MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
 * See LICENSE in the root of the software repository for the full text of the License.
 */

/*!
 * \file group_norm_swish_grad_tiling.cpp
 * \brief
 */
#include "platform/platform_info.h"
#include "group_norm_swish_grad_tiling.h"
#include "tiling/tiling_templates_registry.h"
#include "error/ops_error.h"

using namespace std;

namespace {
#define OPS_CHECK_NULL_WITH_CONTEXT(context, ptr)                                                \
  if ((ptr) == nullptr) {                                                                        \
    std::printf("nullptr error!");                                                               \
    return ge::GRAPH_FAILED;                                                                     \
  }

#define OPS_CHECK_NULL_WITH_CONTEXT_RET(context, ptr, ret)                                       \
  if ((ptr) == nullptr) {                                                                        \
    std::printf("nullptr error!");                                                               \
    return ret;                                                                                  \
  }
#define OP_TILING_CHECK(cond, log_func, expr) \
  do {                                        \
    if (cond) {                               \
      log_func;                               \
      expr;                                   \
    }                                         \
  } while (0)
  
#define OP_LOGD(nodeName, fmt, ...) std::printf(fmt, ##__VA_ARGS__)
#define OP_LOGE(op_name, ...) std::printf(op_name, ##__VA_ARGS__)
#define VECTOR_INNER_ERR_REPORT_TILIING(op_name, err_msg, ...) std::printf(err_msg, ##__VA_ARGS__)
}  // namespace ops

namespace {
constexpr int64_t FP32_MODE = 0;
constexpr int64_t FP16_MODE = 1;
constexpr int64_t BF16_MODE = 2;
constexpr int64_t MODE_0 = 0;
constexpr int64_t MODE_1 = 1;
constexpr int64_t MODE_3 = 3;
constexpr int64_t INPUT_0 = 0;
constexpr int64_t INPUT_1 = 1;
constexpr int64_t INPUT_2 = 2;
constexpr int64_t INPUT_3 = 3;
constexpr int64_t INPUT_4 = 4;
constexpr int64_t INPUT_5 = 5;
constexpr int64_t DIM0 = 0;
constexpr int64_t DIM1 = 1;
constexpr int64_t DIM2 = 2;
constexpr int64_t DIM3 = 3;
constexpr int64_t NUM_GROUPS_IDX = 0;
constexpr int64_t SWISH_SCALE_IDX = 2;
constexpr int64_t DGAMMA_IS_REQUIRE_IDX = 3;
constexpr int64_t DBETA_IS_REQUIRE_IDX = 4;
constexpr int64_t UPPER_CARRYING_LIMIT = 4000;
constexpr uint64_t WORKSPACE_REVERSE = 16 * 1024 * 1024;
constexpr uint64_t TEN = 10;
constexpr uint64_t UB_COPIES_1 = 8;
constexpr uint64_t UB_COPIES_2 = 4;
constexpr uint64_t WORKSPACE_COPIES = 2;
constexpr uint64_t BLOCK_BYTES = 32;
constexpr uint64_t RESERVE_SAPCE = 1024;
constexpr uint64_t FLOAT_DTYPE_BYTES = 4;
constexpr uint64_t BFLOAT16_DTYPE_BYTES = 2;
constexpr uint64_t FLOAT16_DTYPE_BYTES = 2;
constexpr uint64_t EIGHT_BLOCK = 8;
constexpr uint64_t SPLIT_COUNT = 2;
constexpr uint64_t STEP_SIZE = 64;
}  // namespace

namespace optiling {

class GroupNormSwishGradTiling {
 public:
  explicit GroupNormSwishGradTiling(gert::TilingContext* context) : tilingContext(context){};
  ge::graphStatus Init();
  ge::graphStatus SetKernelTiling();
  void TilingDataPrint() const;

 private:
  ge::graphStatus SetTilingKeyMode(ge::DataType dtypeStr, uint64_t isDeterministicKey) const;
  ge::graphStatus ComputeAllocUBStage2(uint64_t coreBatchCounts, uint64_t availableSpace);
  uint64_t GetDataTypeSize(ge::DataType dtypeStr) const;
  uint64_t GetElePerBlock(uint64_t dtypeBytes) const;
  uint64_t Ceil(uint64_t a, uint64_t b) const;
  uint64_t DivCeil(uint64_t a, uint64_t b) const;
  uint64_t Floor(uint64_t a, uint64_t b) const;
  ge::graphStatus CalStage2TilingInfo(ge::DataType dtypeStr, uint64_t isDeterministicKey);
  ge::graphStatus CalStage1TilingInfo(uint64_t reserveSpace);
  bool CheckInputDtype();
  bool CheckInputShape();
  bool PlanStepCoreUsage();
  GroupNormSwishGradTilingData tilingData;
  const GroupNormSwishGradCompileInfo* compileInfo = nullptr;
  ge::DataType dtypeStr;
  uint64_t dtypeBytes = 0;
  uint64_t elePerBlock = 0;
  std::unique_ptr<GroupNormSwishGradTilingCalculationParameters> tilingParams;
  gert::TilingContext* tilingContext = nullptr;
  const gert::RuntimeAttrs* attrs = nullptr;
};

bool GroupNormSwishGradTiling::CheckInputDtype()
{
  OP_TILING_CHECK(
    ( tilingContext->GetInputDesc(INPUT_0) == nullptr ||
      tilingContext->GetInputDesc(INPUT_1) == nullptr ||
      tilingContext->GetInputDesc(INPUT_2) == nullptr ||
      tilingContext->GetInputDesc(INPUT_3) == nullptr ||
      tilingContext->GetInputDesc(INPUT_4) == nullptr ||
      tilingContext->GetInputDesc(INPUT_5) == nullptr),
    VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(),
    "tilingContext->GetInputDesc(INPUT_0) is nullptr   \
    or tilingContext->GetInputDesc(INPUT_1) is nullptr \
    or tilingContext->GetInputDesc(INPUT_2) is nullptr \
    or tilingContext->GetInputDesc(INPUT_3) is nullptr \
    or tilingContext->GetInputDesc(INPUT_4) is nullptr \
    or tilingContext->GetInputDesc(INPUT_5) is nullptr "),
    return false);
  auto inputDesc = tilingContext->GetInputDesc(INPUT_0);
  OPS_CHECK_NULL_WITH_CONTEXT_RET(tilingContext, inputDesc, false);
  this->dtypeStr = inputDesc->GetDataType();
  OP_TILING_CHECK(
    !(this->dtypeStr == tilingContext->GetInputDesc(INPUT_1)->GetDataType() &&
      this->dtypeStr == tilingContext->GetInputDesc(INPUT_2)->GetDataType() &&
      this->dtypeStr == tilingContext->GetInputDesc(INPUT_3)->GetDataType() &&
      this->dtypeStr == tilingContext->GetInputDesc(INPUT_4)->GetDataType() &&
      this->dtypeStr == tilingContext->GetInputDesc(INPUT_5)->GetDataType()),
    VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(),
    "Input dtypeBytes is not same"),
    return false);
  this->dtypeBytes = GetDataTypeSize(this->dtypeStr);
  OP_TILING_CHECK((this->dtypeBytes == 0),
                  VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(),
                  "dtypeBytes is zero"),
                  return false);
  // Calculate elePerBlock based on the value of dtypeBytes
  this->elePerBlock = GetElePerBlock(this->dtypeBytes);
  OP_TILING_CHECK((this->elePerBlock == 0),
                  VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(),
                  "Calculated elePerBlock is zero"),
                  return false);
  return true;
}

bool GroupNormSwishGradTiling::CheckInputShape()
{
  auto InputShape0 = tilingContext->GetInputShape(INPUT_0);
  OPS_CHECK_NULL_WITH_CONTEXT_RET(tilingContext, InputShape0, false);
  auto InputShape1 = tilingContext->GetInputShape(INPUT_1);
  OPS_CHECK_NULL_WITH_CONTEXT_RET(tilingContext, InputShape1, false);
  auto InputShape2 = tilingContext->GetInputShape(INPUT_2);
  OPS_CHECK_NULL_WITH_CONTEXT_RET(tilingContext, InputShape2, false);
  auto InputShape3 = tilingContext->GetInputShape(INPUT_3);
  OPS_CHECK_NULL_WITH_CONTEXT_RET(tilingContext, InputShape3, false);
  auto InputShape4 = tilingContext->GetInputShape(INPUT_4);
  OPS_CHECK_NULL_WITH_CONTEXT_RET(tilingContext, InputShape4, false);
  auto InputShape5 = tilingContext->GetInputShape(INPUT_5);
  OPS_CHECK_NULL_WITH_CONTEXT_RET(tilingContext, InputShape5, false);
  const gert::Shape dyShape = tilingContext->GetInputShape(INPUT_0)->GetStorageShape();
  const gert::Shape meanShape = tilingContext->GetInputShape(INPUT_1)->GetStorageShape();
  const gert::Shape rstdShape = tilingContext->GetInputShape(INPUT_2)->GetStorageShape();
  const gert::Shape xShape = tilingContext->GetInputShape(INPUT_3)->GetStorageShape();
  const gert::Shape gammaShape = tilingContext->GetInputShape(INPUT_4)->GetStorageShape();
  const gert::Shape betaShape = tilingContext->GetInputShape(INPUT_5)->GetStorageShape();
  auto dimNum = dyShape.GetDimNum();
  OP_TILING_CHECK(
    dyShape != xShape,
    VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(),
                                    "Input shape check Failed, dy shape should be same with x shape"),
    return false);
  attrs = tilingContext->GetAttrs();
  OP_TILING_CHECK(
    (attrs == nullptr),
    VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(), "Get attrs Failed."),
    return false);
  tilingParams->g = *(attrs->GetAttrPointer<int32_t>(NUM_GROUPS_IDX));
  OP_TILING_CHECK(
    static_cast<uint64_t>(meanShape.GetDim(DIM1)) != tilingParams->g,
    VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(),
                                    "Check shape failed, group_num shuold be same with mean.shape[1]"),
    return false);
  tilingParams->n = dyShape.GetDim(DIM0);
  tilingParams->c = dyShape.GetDim(DIM1);
  OP_TILING_CHECK(
    static_cast<uint64_t>(meanShape.GetDim(DIM0)) != tilingParams->n,
    VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(),
                                    "Check shape failed, mean.shape[0] should be same with N(x.shape[0])"),
    return false);
  OP_TILING_CHECK(
    meanShape != rstdShape,
    VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(),
                                    "Check shape failed, Shape of mean and rstd not same."),
    return false);
  OP_TILING_CHECK(
    (meanShape.GetDimNum() != 2 || rstdShape.GetDimNum() != 2),
    VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(),
                                    "Check shape failed, Dim of mean and rstd should be 2."),
    return false);
  OP_TILING_CHECK(
    (gammaShape.GetDimNum() != 1 || static_cast<uint64_t>(gammaShape.GetDim(DIM0)) != tilingParams->c),
    VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(),
                                    "Check shape failed, Shape of gamma should be (C,)."),
    return false);
  OP_TILING_CHECK(
    (betaShape.GetDimNum() != 1 || static_cast<uint64_t>(betaShape.GetDim(DIM0)) != tilingParams->c),
    VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(),
                                    "Check shape failed, Shape of beta should be (C,)."),
    return false);
  tilingParams->nxg = tilingParams->n * tilingParams->g;
  OP_TILING_CHECK(
    tilingParams->nxg == 0,
    VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(), "Check shape failed, N x G should not be 0."),
    return false);
  tilingParams->channelPerGroup = tilingParams->c / tilingParams->g;
  // C / G must not be zero, and C must be an integer multiple of G
  OP_TILING_CHECK(
    (tilingParams->channelPerGroup == 0 || tilingParams->c % tilingParams->g != 0),
    VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(), "Group_num or Channel num is invalid"),
    return false);
  tilingParams->hxw = 1;
  for (uint64_t dimIdx = 2; dimIdx < dimNum; dimIdx++) {
    tilingParams->hxw *= dyShape.GetDim(dimIdx);
  }
  OP_TILING_CHECK(
    tilingParams->hxw == 0,
    VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(), "Check shape failed, HxW should not be 0."),
    return false);
  return true;
}

ge::graphStatus GroupNormSwishGradTiling::ComputeAllocUBStage2(uint64_t coreBatchCounts, uint64_t availableSpace)
{
  OP_TILING_CHECK(tilingParams->castEleNum == 0, VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(),
    "Error:[ComputeAllocUBStage2] castEleNum is zero!"), return ge::GRAPH_FAILED);
  tilingParams->coreBatchParts =
      std::min(availableSpace / (tilingParams->castEleNum * FLOAT_DTYPE_BYTES), coreBatchCounts);
  OP_TILING_CHECK(
    tilingParams->coreBatchParts == 0,
    VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(),
                                    "Error:[ComputeAllocUBStage2] coreBatchCounts is zero!"),
    return ge::GRAPH_FAILED);
  tilingParams->coreBatchPartsTailRepeat = (coreBatchCounts % tilingParams->coreBatchParts == 0)
                                               ? tilingParams->coreBatchParts
                                               : coreBatchCounts % tilingParams->coreBatchParts;
  tilingParams->repeatTime4Stage2 = DivCeil(coreBatchCounts, tilingParams->coreBatchParts);
  return ge::GRAPH_SUCCESS;
}

ge::graphStatus GroupNormSwishGradTiling::CalStage2TilingInfo(ge::DataType dtypeStr, uint64_t isDeterministicKey)
{
  size_t* currentWorkSpace = tilingContext->GetWorkspaceSizes(1);
  uint64_t ubSizePlatForm;
  auto ascendcPlatform = platform_ascendc::PlatformAscendC(tilingContext->GetPlatformInfo());
  ascendcPlatform.GetCoreMemSize(platform_ascendc::CoreMemType::UB, ubSizePlatForm);
  size_t availableSpace = (ubSizePlatForm - RESERVE_SAPCE) / SPLIT_COUNT;
  OP_TILING_CHECK(
    (currentWorkSpace == nullptr),
    VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(), "currentWorkSpace is nullptr."),
    return ge::GRAPH_FAILED);
  uint64_t coreBatchCounts = 0;
  size_t usrWorkspaceSize = 0;
  if (isDeterministicKey == 1) {
    tilingParams->workSpaceSize = DivCeil(tilingParams->n, SPLIT_COUNT) * tilingParams->c;
    usrWorkspaceSize = WORKSPACE_COPIES * tilingParams->workSpaceSize * FLOAT_DTYPE_BYTES;
    if (dtypeStr == ge::DT_FLOAT) {
      // task ReduceSum
      tilingParams->castEleNum = Ceil(DivCeil(tilingParams->c, tilingParams->coreNumUsed / SPLIT_COUNT), STEP_SIZE);
      tilingParams->stage2CoreUsed = DivCeil(tilingParams->c, tilingParams->castEleNum);
      tilingParams->tailCastNum = (tilingParams->stage2CoreUsed == 1)
                                      ? tilingParams->c
                                      : tilingParams->c - (tilingParams->stage2CoreUsed - 1) * tilingParams->castEleNum;
      // UB allocation
      availableSpace = availableSpace - tilingParams->castEleNum * FLOAT_DTYPE_BYTES;
      coreBatchCounts = DivCeil(DivCeil(tilingParams->n, SPLIT_COUNT), SPLIT_COUNT);
      OP_TILING_CHECK(ComputeAllocUBStage2(coreBatchCounts, availableSpace) != ge::GRAPH_SUCCESS,
                      VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(), "fail to Alloc UB for Stage2"),
                      return ge::GRAPH_FAILED);
    } else {
      // task ReduceSum and Cast
      tilingParams->castEleNum = Ceil(DivCeil(tilingParams->c, tilingParams->coreNumUsed), STEP_SIZE);
      tilingParams->stage2CoreUsed = DivCeil(tilingParams->c, tilingParams->castEleNum);
      tilingParams->tailCastNum = (tilingParams->stage2CoreUsed == 1)
                                      ? tilingParams->c
                                      : tilingParams->c - (tilingParams->stage2CoreUsed - 1) * tilingParams->castEleNum;
      // UB allocation
      availableSpace = availableSpace - tilingParams->castEleNum * (FLOAT_DTYPE_BYTES + FLOAT16_DTYPE_BYTES);
      coreBatchCounts = DivCeil(tilingParams->n, SPLIT_COUNT);
      OP_TILING_CHECK(ComputeAllocUBStage2(coreBatchCounts, availableSpace) != ge::GRAPH_SUCCESS,
                      VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(), "fail to Alloc UB for Stage2"),
                      return ge::GRAPH_FAILED);
    }
  } else {
    if (dtypeStr == ge::DT_FLOAT) {
      // no stage2 task
      usrWorkspaceSize = 0;
    } else {
      // task Cast
      tilingParams->castEleNum = Ceil(DivCeil(tilingParams->c, tilingParams->coreNumUsed), STEP_SIZE);
      tilingParams->workSpaceSize = tilingParams->c;
      usrWorkspaceSize = WORKSPACE_COPIES * tilingParams->workSpaceSize * FLOAT_DTYPE_BYTES;
      tilingParams->stage2CoreUsed = DivCeil(tilingParams->c, tilingParams->castEleNum);
      tilingParams->tailCastNum = (tilingParams->stage2CoreUsed == 1)
                                      ? tilingParams->c
                                      : tilingParams->c - (tilingParams->stage2CoreUsed - 1) * tilingParams->castEleNum;
    }
  }
  uint64_t sysWorkspaceSize = ascendcPlatform.GetLibApiWorkSpaceSize();
  currentWorkSpace[0] = sysWorkspaceSize + usrWorkspaceSize;
  return ge::GRAPH_SUCCESS;
}

ge::graphStatus GroupNormSwishGradTiling::CalStage1TilingInfo(uint64_t reserveSpace)
{
  uint64_t unalignedExtraSpace = (tilingParams->hxw % EIGHT_BLOCK == 0 || tilingParams->channelPerGroup == 1)
                                    ? 0
                                    : UB_COPIES_2 * Ceil(tilingParams->hxw, elePerBlock) * FLOAT_DTYPE_BYTES;
  // Prevent wrapping errors in uint32 subtraction
  uint64_t ubSizePlatForm;
  auto ascendcPlatform = platform_ascendc::PlatformAscendC(tilingContext->GetPlatformInfo());
  ascendcPlatform.GetCoreMemSize(platform_ascendc::CoreMemType::UB, ubSizePlatForm);
  OP_TILING_CHECK(
    ubSizePlatForm < reserveSpace,
    VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(),
                                    "UB space is not enough, input shape is too large!"),
    return ge::GRAPH_FAILED);
  tilingParams->mode0UbCapGNum =
      (ubSizePlatForm < reserveSpace + unalignedExtraSpace)
          ? 0
          : (ubSizePlatForm - reserveSpace - unalignedExtraSpace) /
            (Ceil(tilingParams->channelPerGroup * tilingParams->hxw, elePerBlock) * dtypeBytes * UB_COPIES_1);
  tilingParams->mode1UbCapCNum =
      (ubSizePlatForm - reserveSpace) / (Ceil(tilingParams->hxw, elePerBlock) * dtypeBytes * UB_COPIES_1);
  if (tilingParams->mode1UbCapCNum > 0) {
    tilingParams->mode1UbIterCNum =
        Ceil(tilingParams->channelPerGroup, tilingParams->mode1UbCapCNum) / tilingParams->mode1UbCapCNum;
    tilingParams->mode1UbTailCNum =
        (tilingParams->mode1UbIterCNum * tilingParams->mode1UbCapCNum - tilingParams->channelPerGroup == 0)
            ? tilingParams->mode1UbCapCNum
            : (tilingParams->channelPerGroup - ((tilingParams->mode1UbIterCNum - 1) * tilingParams->mode1UbCapCNum));
  }
  if (tilingParams->mode0UbCapGNum > 0) {
    tilingParams->tilingKey = MODE_0;
  } else if (tilingParams->mode0UbCapGNum <= 0 && tilingParams->mode1UbCapCNum == 1) {
    tilingParams->tilingKey = MODE_1;
  } else {
    tilingParams->tilingKey = MODE_3;
    tilingParams->mode2UbCapacityEle =
        Floor((ubSizePlatForm - reserveSpace) / (dtypeBytes * UB_COPIES_1), elePerBlock * EIGHT_BLOCK);
    OP_TILING_CHECK(
      tilingParams->mode2UbCapacityEle == 0,
      VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(),
                                      "tilingParams->mode2UbCapacityEle should not be zero!"),
      return ge::GRAPH_FAILED);
    tilingParams->mode2UbIterationNum =
        Ceil(tilingParams->hxw, tilingParams->mode2UbCapacityEle) / tilingParams->mode2UbCapacityEle;
    tilingParams->mode2UbTailNum =
        (tilingParams->hxw - tilingParams->mode2UbIterationNum * tilingParams->mode2UbCapacityEle == 0)
            ? tilingParams->mode2UbCapacityEle
            : (tilingParams->hxw - (tilingParams->mode2UbIterationNum - 1) * tilingParams->mode2UbCapacityEle);
  }
  return ge::GRAPH_SUCCESS;
}

ge::graphStatus GroupNormSwishGradTiling::SetTilingKeyMode(ge::DataType dtypeStr, uint64_t isDeterministicKey) const
{
  switch (dtypeStr) {
    case ge::DT_BF16:
      tilingContext->SetTilingKey(BF16_MODE + isDeterministicKey * TEN);
      return ge::GRAPH_SUCCESS;
    case ge::DT_FLOAT16:
      tilingContext->SetTilingKey(FP16_MODE + isDeterministicKey * TEN);
      return ge::GRAPH_SUCCESS;
    case ge::DT_FLOAT:
      tilingContext->SetTilingKey(FP32_MODE + isDeterministicKey * TEN);
      return ge::GRAPH_SUCCESS;
    default:
      OP_LOGE(tilingContext->GetNodeName(), "inputdtype must be in [float32, float16, bfloat16]");
      return ge::GRAPH_FAILED;
  }
}

uint64_t GroupNormSwishGradTiling::GetDataTypeSize(ge::DataType dtypeStr) const
{
  switch (dtypeStr) {
    case ge::DT_FLOAT:
      return FLOAT_DTYPE_BYTES;
    case ge::DT_BF16:
      return BFLOAT16_DTYPE_BYTES + FLOAT_DTYPE_BYTES;
    case ge::DT_FLOAT16:
      return FLOAT16_DTYPE_BYTES + FLOAT_DTYPE_BYTES;
    default:
      OP_LOGE(tilingContext->GetNodeName(), "inputdtype must be in [float32, float16, bfloat16]");
      return 0;
  }
}

uint64_t GroupNormSwishGradTiling::GetElePerBlock(uint64_t dtypeBytes) const
{
  switch (dtypeBytes) {
    case FLOAT_DTYPE_BYTES:
      return BLOCK_BYTES / FLOAT_DTYPE_BYTES;
    case FLOAT16_DTYPE_BYTES + FLOAT_DTYPE_BYTES:
      return BLOCK_BYTES / FLOAT16_DTYPE_BYTES;
    default:
      return 0;
  }
}

uint64_t GroupNormSwishGradTiling::Ceil(uint64_t a, uint64_t b) const
{
  OP_TILING_CHECK(b == 0,
                  VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(), "Error:[Ceil] Division by zero!"),
                  return 0);
  return ((a - 1) / b + 1) * b;
}

uint64_t GroupNormSwishGradTiling::DivCeil(uint64_t a, uint64_t b) const
{
  OP_TILING_CHECK(b == 0,
                  VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(), "Error:[DivCeil] Division by zero!"),
                  return 0);
  return (a - 1) / b + 1;
}

uint64_t GroupNormSwishGradTiling::Floor(uint64_t a, uint64_t b) const
{
  OP_TILING_CHECK(b == 0,
                  VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(), "Error:[Floor] Division by zero!"),
                  return 0);
  return a / b * b;
}

bool GroupNormSwishGradTiling::PlanStepCoreUsage()
{
  auto ascendcPlatform = platform_ascendc::PlatformAscendC(tilingContext->GetPlatformInfo());
  uint64_t totalCoreNum = ascendcPlatform.GetCoreNumAiv();
  tilingParams->taskNumPerCore = Ceil(tilingParams->nxg, totalCoreNum) / totalCoreNum;
  tilingParams->coreNumUsed = (tilingParams->nxg - 1) / tilingParams->taskNumPerCore + 1;
  OP_TILING_CHECK(
    tilingParams->coreNumUsed == 0,
    VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(), "coreNumUsed cannot be 0."),
    return false);
  tilingParams->taskNumPerTailCore = tilingParams->taskNumPerCore;
  tilingParams->tailCore = tilingParams->coreNumUsed;
  if (tilingParams->nxg % tilingParams->coreNumUsed != 0) {
    tilingParams->taskNumPerTailCore = tilingParams->taskNumPerCore - 1;
    tilingParams->tailCore = tilingParams->nxg % tilingParams->coreNumUsed;
  }
  return true;
}

ge::graphStatus GroupNormSwishGradTiling::Init()
{
  OP_LOGD(tilingContext->GetNodeName(), "Tiling initing.");
  try {
    tilingParams = std::make_unique<GroupNormSwishGradTilingCalculationParameters>();
  } catch (const std::bad_alloc& e) {
    OP_LOGE(tilingContext->GetNodeName(), "tilingParams memory allocation failed.");
    return ge::GRAPH_FAILED;
  }
  OP_TILING_CHECK(
    tilingParams == nullptr,
    VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(), "failed to instantiate tilingParams"),
    return ge::GRAPH_FAILED);
  // Get Inputs dtype
  OP_TILING_CHECK(
    !CheckInputDtype(),
    VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(), "InputDtype Check Failed."),
    return ge::GRAPH_FAILED);
  OP_TILING_CHECK(
    !CheckInputShape(),
    VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(), "InputShape Check Failed."),
    return ge::GRAPH_FAILED);
  // Allocate computing core
  uint64_t channelPerGroupOnceProcess = Ceil(tilingParams->channelPerGroup, elePerBlock);
  // Check channelPerGroup not exceeding the operator's current carrying capacity.
  OP_TILING_CHECK(
    (channelPerGroupOnceProcess > UPPER_CARRYING_LIMIT),
    VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(),
                                    "channelPerGroup is %ld over the operator's current carrying capacity %ld.",
                                    tilingParams->channelPerGroup, UPPER_CARRYING_LIMIT),
    return ge::GRAPH_FAILED);
  uint64_t reserveSpace = RESERVE_SAPCE + channelPerGroupOnceProcess * this->dtypeBytes * UB_COPIES_1;
  // The function PlanStepCoreUsage is to plan the usage of cores for each step.
  OP_TILING_CHECK(
    !PlanStepCoreUsage(),
    VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(), "PlanStepCoreUsage failed."),
    return ge::GRAPH_FAILED);
  // Select UB allocation mode for stage_1
  OP_TILING_CHECK(
    CalStage1TilingInfo(reserveSpace) != ge::GRAPH_SUCCESS,
    VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(), "fail to calculate Stage1 TilingInfo"),
    return ge::GRAPH_FAILED);
  // Because the accumulation axis is the N axis, there is no deterministic problem when N<=2
  uint64_t isDeterministicKey =
      (tilingContext->GetDeterministic() == 1 && tilingParams->n > 2) ? 1 : 0;
  OP_TILING_CHECK(
    !(isDeterministicKey == 0 || isDeterministicKey == 1),
    VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(), "Error: isDeterministicKey must be 0 or 1!"),
    return ge::GRAPH_FAILED);
  // Set TilingKey mode
  OP_TILING_CHECK(
    SetTilingKeyMode(this->dtypeStr, isDeterministicKey) != ge::GRAPH_SUCCESS,
    VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(), "fail to Set TilingKey"),
    return ge::GRAPH_FAILED);
  // Calculate workspace space
  OP_TILING_CHECK(
    CalStage2TilingInfo(this->dtypeStr, isDeterministicKey) != ge::GRAPH_SUCCESS,
    VECTOR_INNER_ERR_REPORT_TILIING(tilingContext->GetNodeName(), "fail to calculate Stage2 TilingInfo"),
    return ge::GRAPH_FAILED);
  // Get ATTR
  tilingParams->dgammaIsRequire = static_cast<uint64_t>(*(attrs->GetAttrPointer<bool>(DGAMMA_IS_REQUIRE_IDX)));
  tilingParams->dbetaIsRequire = static_cast<uint64_t>(*(attrs->GetAttrPointer<bool>(DBETA_IS_REQUIRE_IDX)));
  tilingParams->swishScale = *(attrs->GetAttrPointer<float>(SWISH_SCALE_IDX));
  return ge::GRAPH_SUCCESS;
}

ge::graphStatus GroupNormSwishGradTiling::SetKernelTiling()
{
  OP_LOGD(tilingContext->GetNodeName(), "Tiling start.");
  tilingContext->SetBlockDim(tilingParams->coreNumUsed);
  tilingData.set_Tiling_key(tilingParams->tilingKey);                               // 0
  tilingData.set_N(tilingParams->n);                                                // 1
  tilingData.set_C(tilingParams->c);                                                // 2
  tilingData.set_HXW(tilingParams->hxw);                                            // 3
  tilingData.set_G(tilingParams->g);                                                // 4
  tilingData.set_NXG(tilingParams->nxg);                                            // 5
  tilingData.set_C_G(tilingParams->channelPerGroup);                                // 6
  tilingData.set_task_num_per_core(tilingParams->taskNumPerCore);                   // 7
  tilingData.set_task_num_per_tail_core(tilingParams->taskNumPerTailCore);          // 8
  tilingData.set_tail_core(tilingParams->tailCore);                                 // 9
  tilingData.set_mode1_ub_cap_C_num(tilingParams->mode1UbCapCNum);                  // 10
  tilingData.set_mode1_ub_iter_C_num(tilingParams->mode1UbIterCNum);                // 11
  tilingData.set_mode1_ub_tail_C_num(tilingParams->mode1UbTailCNum);                // 12
  tilingData.set_mode2_ub_capacity_ele(tilingParams->mode2UbCapacityEle);           // 13
  tilingData.set_mode2_ub_iteration_num(tilingParams->mode2UbIterationNum);         // 14
  tilingData.set_mode2_ub_tail_num(tilingParams->mode2UbTailNum);                   // 15
  tilingData.set_workSpaceSize(tilingParams->workSpaceSize);                        // 16
  tilingData.set_stage2CoreUsed(tilingParams->stage2CoreUsed);                      // 17
  tilingData.set_castEleNum(tilingParams->castEleNum);                              // 18
  tilingData.set_tailCastNum(tilingParams->tailCastNum);                            // 19
  tilingData.set_coreBatchParts(tilingParams->coreBatchParts);                      // 20
  tilingData.set_coreBatchPartsTailRepeat(tilingParams->coreBatchPartsTailRepeat);  // 21
  tilingData.set_repeatTime4Stage2(tilingParams->repeatTime4Stage2);                // 22
  tilingData.set_dgamma_is_require(tilingParams->dgammaIsRequire);                  // 23
  tilingData.set_dbeta_is_require(tilingParams->dbetaIsRequire);                    // 24
  tilingData.set_swish_scale(tilingParams->swishScale);                             // 25
  tilingData.SaveToBuffer(tilingContext->GetRawTilingData()->GetData(),
                          tilingContext->GetRawTilingData()->GetCapacity());
  tilingContext->GetRawTilingData()->SetDataSize(tilingData.GetDataSize());
  TilingDataPrint();
  OP_LOGD(tilingContext->GetNodeName(), "Tiling end.");
  std::cout << "*******************START*******************" << std::endl;
  std::cout << "coreNum = " << tilingContext->GetBlockDim() << std::endl;
  std::cout << "Tiling_key = " << tilingData.get_Tiling_key() << std::endl;
  std::cout << "N = " << tilingData.get_N() << std::endl;
  std::cout << "C = " << tilingData.get_C() << std::endl;
  std::cout << "HXW = " << tilingData.get_HXW() << std::endl;
  std::cout << "G = " << tilingData.get_G() << std::endl;
  std::cout << "NXG = " << tilingData.get_NXG() << std::endl;
  std::cout << "C_G = " << tilingData.get_C_G() << std::endl;
  std::cout << "task_num_per_core = " << tilingData.get_task_num_per_core() << std::endl;
  std::cout << "task_num_per_tail_core = " << tilingData.get_task_num_per_tail_core() << std::endl;
  std::cout << "tail_core = " << tilingData.get_tail_core() << std::endl;
  std::cout << "mode1_ub_cap_C_num = " << tilingData.get_mode1_ub_cap_C_num() << std::endl;
  std::cout << "mode1_ub_iter_C_num = " << tilingData.get_mode1_ub_iter_C_num() << std::endl;
  std::cout << "mode1_ub_tail_C_num = " << tilingData.get_mode1_ub_tail_C_num() << std::endl;
  std::cout << "mode2_ub_capacity_ele = " << tilingData.get_mode2_ub_capacity_ele() << std::endl;
  std::cout << "mode2_ub_iteration_num = " << tilingData.get_mode2_ub_iteration_num() << std::endl;
  std::cout << "mode2_ub_tail_num = " << tilingData.get_mode2_ub_tail_num() << std::endl;
  std::cout << "workSpaceSize = " << tilingData.get_workSpaceSize() << std::endl;
  std::cout << "stage2CoreUsed = " << tilingData.get_stage2CoreUsed() << std::endl;
  std::cout << "castEleNum = " << tilingData.get_castEleNum() << std::endl;
  std::cout << "tailCastNum = " << tilingData.get_tailCastNum() << std::endl;
  std::cout << "coreBatchParts = " << tilingData.get_coreBatchParts() << std::endl;
  std::cout << "coreBatchPartsTailRepeat = " << tilingData.get_coreBatchPartsTailRepeat() << std::endl;
  std::cout << "repeatTime4Stage2 = " << tilingData.get_repeatTime4Stage2() << std::endl;
  std::cout << "dgamma_is_require = " << tilingData.get_dgamma_is_require() << std::endl;
  std::cout << "dbeta_is_require = " << tilingData.get_dbeta_is_require() << std::endl;
  std::cout << "swish_scale = " << tilingData.get_swish_scale() << std::endl;
  std::cout << "*******************END*******************" << std::endl;
  return ge::GRAPH_SUCCESS;
}

void GroupNormSwishGradTiling::TilingDataPrint() const
{
  OP_LOGD(tilingContext->GetNodeName(), "tilingKey:               %ld.", tilingParams->tilingKey);
  OP_LOGD(tilingContext->GetNodeName(), "N:                       %ld.", tilingParams->n);
  OP_LOGD(tilingContext->GetNodeName(), "C:                       %ld.", tilingParams->c);
  OP_LOGD(tilingContext->GetNodeName(), "HXW:                     %ld.", tilingParams->hxw);
  OP_LOGD(tilingContext->GetNodeName(), "G:                       %ld.", tilingParams->g);
  OP_LOGD(tilingContext->GetNodeName(), "NXG:                     %ld.", tilingParams->nxg);
  OP_LOGD(tilingContext->GetNodeName(), "channelPerGroup:         %ld.", tilingParams->channelPerGroup);
  OP_LOGD(tilingContext->GetNodeName(), "taskNumPerCore:          %ld.", tilingParams->taskNumPerCore);
  OP_LOGD(tilingContext->GetNodeName(), "taskNumPerTailCore:      %ld.", tilingParams->taskNumPerTailCore);
  OP_LOGD(tilingContext->GetNodeName(), "tailCore:                %ld.", tilingParams->tailCore);
  OP_LOGD(tilingContext->GetNodeName(), "mode1UbCapCNum:          %ld.", tilingParams->mode1UbCapCNum);
  OP_LOGD(tilingContext->GetNodeName(), "mode1UbIterCNum:         %ld.", tilingParams->mode1UbIterCNum);
  OP_LOGD(tilingContext->GetNodeName(), "mode1UbTailCNum:         %ld.", tilingParams->mode1UbTailCNum);
  OP_LOGD(tilingContext->GetNodeName(), "mode2UbCapacityEle:      %ld.", tilingParams->mode2UbCapacityEle);
  OP_LOGD(tilingContext->GetNodeName(), "mode2UbIterationNum:     %ld.", tilingParams->mode2UbIterationNum);
  OP_LOGD(tilingContext->GetNodeName(), "mode2UbTailNum:          %ld.", tilingParams->mode2UbTailNum);
  OP_LOGD(tilingContext->GetNodeName(), "workSpaceSize:           %ld.", tilingParams->workSpaceSize);
  OP_LOGD(tilingContext->GetNodeName(), "stage2CoreUsed:          %ld.", tilingParams->stage2CoreUsed);
  OP_LOGD(tilingContext->GetNodeName(), "castEleNum:              %ld.", tilingParams->castEleNum);
  OP_LOGD(tilingContext->GetNodeName(), "tailCastNum:             %ld.", tilingParams->tailCastNum);
  OP_LOGD(tilingContext->GetNodeName(), "coreBatchParts:          %ld.", tilingParams->coreBatchParts);
  OP_LOGD(tilingContext->GetNodeName(), "coreBatchPartsTailRepeat:%ld.", tilingParams->coreBatchPartsTailRepeat);
  OP_LOGD(tilingContext->GetNodeName(), "repeatTime4Stage2        %ld.", tilingParams->repeatTime4Stage2);
  OP_LOGD(tilingContext->GetNodeName(), "dgammaIsRequire:         %ld.", tilingParams->dgammaIsRequire);
  OP_LOGD(tilingContext->GetNodeName(), "dbetaIsRequire:          %ld.", tilingParams->dbetaIsRequire);
  OP_LOGD(tilingContext->GetNodeName(), "swishScale:              %f.", tilingParams->swishScale);
}

static ge::graphStatus TilingGroupNormSwishGrad(gert::TilingContext* context)
{
  GroupNormSwishGradTiling tilingObject(context);
  tilingObject.Init();
  return tilingObject.SetKernelTiling();
}

static ge::graphStatus TilingPrepareForGroupNormSwishGrad(gert::TilingParseContext* context)
{
  return ge::GRAPH_SUCCESS;
}

IMPL_OP_OPTILING(GroupNormSwishGrad)
    .Tiling(TilingGroupNormSwishGrad)
    .TilingParse<GroupNormSwishGradCompileInfo>(TilingPrepareForGroupNormSwishGrad);
}  // namespace optiling
