

================================================================
== Vitis HLS Report for 'MultiPixStream2AXIvideo'
================================================================
* Date:           Thu Dec 21 11:33:33 2023

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        dma_demo_v_tpg_0_2
* Solution:       prj (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  6.73 ns|  3.706 ns|     1.82 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |   Interval   | Pipeline|
    |   min   |   max   |    min   |    max   | min |   max  |   Type  |
    +---------+---------+----------+----------+-----+--------+---------+
    |        1|   232321|  6.734 ns|  1.564 ms|    1|  232321|     none|
    +---------+---------+----------+----------+-----+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  |   Trip  |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  |  Count  | Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+
        |- VITIS_LOOP_957_1   |        0|   232320|   2 ~ 484|          -|          -|  0 ~ 480|        no|
        | + VITIS_LOOP_962_2  |        2|      481|         3|          1|          1|  1 ~ 480|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+---------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|    171|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        -|   -|      -|      -|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|    171|    -|
|Register         |        -|   -|     72|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|     72|    342|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|     ~0|      1|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln990_fu_313_p2               |         +|   0|  0|  23|          16|           1|
    |i_1_fu_276_p2                     |         +|   0|  0|  14|           9|           1|
    |j_1_fu_290_p2                     |         +|   0|  0|  14|           9|           1|
    |sub_fu_244_p2                     |         +|   0|  0|  13|          10|           2|
    |axi_last_V_fu_305_p2              |      icmp|   0|  0|  11|          10|          10|
    |cmp18187_fu_250_p2                |      icmp|   0|  0|  11|           9|           1|
    |icmp_ln1005_fu_260_p2             |      icmp|   0|  0|  11|           8|           1|
    |icmp_ln957_fu_285_p2              |      icmp|   0|  0|  11|           9|           9|
    |icmp_ln962_fu_300_p2              |      icmp|   0|  0|  11|           9|           9|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1                   |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |select_ln1005_1_fu_385_p3         |    select|   0|  0|   8|           1|           8|
    |select_ln1005_2_fu_392_p3         |    select|   0|  0|   8|           1|           8|
    |select_ln1005_fu_378_p3           |    select|   0|  0|  24|           1|          24|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |       xor|   0|  0|   2|           2|           1|
    |fid_toggle_1_fu_420_p2            |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0| 171|          99|          83|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                       |  25|          5|    1|          5|
    |ap_done                         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1         |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2         |   9|          2|    1|          2|
    |ap_phi_mux_sof_3_phi_fu_224_p4  |   9|          2|    1|          2|
    |counter_loc_0_fu_120            |   9|          2|   16|         32|
    |fid                             |  31|          6|    1|          6|
    |fid_preg                        |  25|          5|    1|          5|
    |i_reg_198                       |   9|          2|    9|         18|
    |j_reg_209                       |   9|          2|    9|         18|
    |m_axis_video_TDATA_blk_n        |   9|          2|    1|          2|
    |ovrlayYUV_blk_n                 |   9|          2|    1|          2|
    |sof_3_reg_220                   |   9|          2|    1|          2|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           | 171|         36|   44|         98|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   4|   0|    4|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2  |   1|   0|    1|          0|
    |axi_last_V_reg_505       |   1|   0|    1|          0|
    |counter                  |  16|   0|   16|          0|
    |counter_loc_0_fu_120     |  16|   0|   16|          0|
    |fid_preg                 |   1|   0|    1|          0|
    |i_1_reg_482              |   9|   0|    9|          0|
    |i_reg_198                |   9|   0|    9|          0|
    |icmp_ln962_reg_501       |   1|   0|    1|          0|
    |j_reg_209                |   9|   0|    9|          0|
    |sof_3_reg_220            |   1|   0|    1|          0|
    |sof_fu_116               |   1|   0|    1|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  72|   0|   72|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+-------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |      Source Object      |    C Type    |
+---------------------+-----+-----+------------+-------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_continue          |   in|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  MultiPixStream2AXIvideo|  return value|
|ovrlayYUV_dout       |   in|   24|     ap_fifo|                ovrlayYUV|       pointer|
|ovrlayYUV_empty_n    |   in|    1|     ap_fifo|                ovrlayYUV|       pointer|
|ovrlayYUV_read       |  out|    1|     ap_fifo|                ovrlayYUV|       pointer|
|height               |   in|   16|     ap_none|                   height|       pointer|
|width                |   in|   16|     ap_none|                    width|       pointer|
|colorFormat          |   in|    8|     ap_none|              colorFormat|       pointer|
|fid_in               |   in|    1|   ap_stable|                   fid_in|       pointer|
|fid                  |  out|    1|      ap_vld|                      fid|       pointer|
|fid_ap_vld           |  out|    1|      ap_vld|                      fid|       pointer|
|field_id             |   in|   16|     ap_none|                 field_id|       pointer|
|m_axis_video_TDATA   |  out|   24|        axis|  AXI_video_strm_V_data_V|       pointer|
|m_axis_video_TVALID  |  out|    1|        axis|  AXI_video_strm_V_dest_V|       pointer|
|m_axis_video_TREADY  |   in|    1|        axis|  AXI_video_strm_V_dest_V|       pointer|
|m_axis_video_TDEST   |  out|    1|        axis|  AXI_video_strm_V_dest_V|       pointer|
|m_axis_video_TKEEP   |  out|    3|        axis|  AXI_video_strm_V_keep_V|       pointer|
|m_axis_video_TSTRB   |  out|    3|        axis|  AXI_video_strm_V_strb_V|       pointer|
|m_axis_video_TUSER   |  out|    1|        axis|  AXI_video_strm_V_user_V|       pointer|
|m_axis_video_TLAST   |  out|    1|        axis|  AXI_video_strm_V_last_V|       pointer|
|m_axis_video_TID     |  out|    1|        axis|    AXI_video_strm_V_id_V|       pointer|
+---------------------+-----+-----+------------+-------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 3


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 3, States = { 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 6 3 
3 --> 6 4 
4 --> 5 
5 --> 3 
6 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.82>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sof = alloca i32 1"   --->   Operation 7 'alloca' 'sof' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%counter_loc_0 = alloca i32 1"   --->   Operation 8 'alloca' 'counter_loc_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %ovrlayYUV, void @empty_15, i32 0, i32 0, void @empty_25, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %AXI_video_strm_V_dest_V, i1 %AXI_video_strm_V_id_V, i1 %AXI_video_strm_V_last_V, i1 %AXI_video_strm_V_user_V, i3 %AXI_video_strm_V_strb_V, i3 %AXI_video_strm_V_keep_V, i24 %AXI_video_strm_V_data_V, void @empty_5, i32 1, i32 1, void @empty_8, i32 0, i32 0, void @empty_25, void @empty_25, void @empty_25, i32 0, i32 0, i32 0, i32 0, void @empty_25, void @empty_25"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%rows = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %height" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:912]   --->   Operation 11 'read' 'rows' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%trunc_ln912 = trunc i16 %rows" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:912]   --->   Operation 12 'trunc' 'trunc_ln912' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%cols = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %width" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:913]   --->   Operation 13 'read' 'cols' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%empty = trunc i16 %cols" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:913]   --->   Operation 14 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%zext_ln913 = zext i9 %empty" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:913]   --->   Operation 15 'zext' 'zext_ln913' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.82ns)   --->   "%sub = add i10 %zext_ln913, i10 1023" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:913]   --->   Operation 16 'add' 'sub' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%colorFormat_read = read i8 @_ssdm_op_Read.ap_auto.i8P0A, i8 %colorFormat"   --->   Operation 17 'read' 'colorFormat_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%field_id_read = read i16 @_ssdm_op_Read.ap_auto.i16P0A, i16 %field_id"   --->   Operation 18 'read' 'field_id_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%fid_in_read = read i1 @_ssdm_op_Read.ap_auto.i1P0A, i1 %fid_in"   --->   Operation 19 'read' 'fid_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (1.66ns)   --->   "%cmp18187 = icmp_eq  i9 %empty, i9 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:913]   --->   Operation 20 'icmp' 'cmp18187' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%counter_load = load i16 %counter" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:990]   --->   Operation 21 'load' 'counter_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (1.55ns)   --->   "%icmp_ln1005 = icmp_eq  i8 %colorFormat_read, i8 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1005]   --->   Operation 22 'icmp' 'icmp_ln1005' <Predicate = true> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (1.58ns)   --->   "%store_ln957 = store i16 %counter_load, i16 %counter_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:957]   --->   Operation 23 'store' 'store_ln957' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln957 = store i1 1, i1 %sof" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:957]   --->   Operation 24 'store' 'store_ln957' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 25 [1/1] (1.58ns)   --->   "%br_ln957 = br void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:957]   --->   Operation 25 'br' 'br_ln957' <Predicate = true> <Delay = 1.58>

State 2 <SV = 1> <Delay = 1.82>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%i = phi i9 0, void %_ZN3hls6ScalarILi3E7ap_uintILi8EEEC2Ev.exit, i9 %i_1, void %._crit_edge"   --->   Operation 26 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (1.82ns)   --->   "%i_1 = add i9 %i, i9 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:957]   --->   Operation 27 'add' 'i_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%sof_1 = load i1 %sof"   --->   Operation 28 'load' 'sof_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (1.66ns)   --->   "%icmp_ln957 = icmp_eq  i9 %i, i9 %trunc_ln912" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:957]   --->   Operation 29 'icmp' 'icmp_ln957' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%empty_135 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 0, i64 480, i64 0"   --->   Operation 30 'speclooptripcount' 'empty_135' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln957 = br i1 %icmp_ln957, void %.split10, void %._crit_edge195.loopexit" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:957]   --->   Operation 31 'br' 'br_ln957' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln952 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:952]   --->   Operation 32 'specloopname' 'specloopname_ln952' <Predicate = (!icmp_ln957)> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln962 = br i1 %cmp18187, void %.lr.ph.preheader, void %._crit_edge" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:962]   --->   Operation 33 'br' 'br_ln962' <Predicate = (!icmp_ln957)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (1.58ns)   --->   "%br_ln962 = br void %.lr.ph" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:962]   --->   Operation 34 'br' 'br_ln962' <Predicate = (!icmp_ln957 & !cmp18187)> <Delay = 1.58>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 35 'ret' 'ret_ln0' <Predicate = (icmp_ln957)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 3.66>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%j = phi i9 %j_1, void, i9 0, void %.lr.ph.preheader"   --->   Operation 36 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%sof_3 = phi i1 0, void, i1 %sof_1, void %.lr.ph.preheader"   --->   Operation 37 'phi' 'sof_3' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (1.82ns)   --->   "%j_1 = add i9 %j, i9 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:962]   --->   Operation 38 'add' 'j_1' <Predicate = true> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln962 = zext i9 %j" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:962]   --->   Operation 39 'zext' 'zext_ln962' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (1.66ns)   --->   "%icmp_ln962 = icmp_eq  i9 %j, i9 %empty" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:962]   --->   Operation 40 'icmp' 'icmp_ln962' <Predicate = true> <Delay = 1.66> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%empty_136 = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 480, i64 0"   --->   Operation 41 'speclooptripcount' 'empty_136' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln962 = br i1 %icmp_ln962, void %.split8, void %._crit_edge.loopexit" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:962]   --->   Operation 42 'br' 'br_ln962' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns)   --->   "%specpipeline_ln952 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_25" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:952]   --->   Operation 43 'specpipeline' 'specpipeline_ln952' <Predicate = (!icmp_ln962)> <Delay = 0.00>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln952 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:952]   --->   Operation 44 'specloopname' 'specloopname_ln952' <Predicate = (!icmp_ln962)> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (1.77ns)   --->   "%axi_last_V = icmp_eq  i10 %zext_ln962, i10 %sub" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:979]   --->   Operation 45 'icmp' 'axi_last_V' <Predicate = (!icmp_ln962)> <Delay = 1.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.66> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln988 = br i1 %sof_3, void %.split8._crit_edge_ifconv, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:988]   --->   Operation 46 'br' 'br_ln988' <Predicate = (!icmp_ln962)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%counter_loc_0_load = load i16 %counter_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:990]   --->   Operation 47 'load' 'counter_loc_0_load' <Predicate = (!icmp_ln962 & sof_3)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (2.07ns)   --->   "%add_ln990 = add i16 %counter_loc_0_load, i16 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:990]   --->   Operation 48 'add' 'add_ln990' <Predicate = (!icmp_ln962 & sof_3)> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%store_ln990 = store i16 %add_ln990, i16 %counter" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:990]   --->   Operation 49 'store' 'store_ln990' <Predicate = (!icmp_ln962 & sof_3)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln991 = store i16 %add_ln990, i16 %counter_loc_0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:991]   --->   Operation 50 'store' 'store_ln991' <Predicate = (!icmp_ln962 & sof_3)> <Delay = 1.58>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln991 = br void %.split8._crit_edge_ifconv" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:991]   --->   Operation 51 'br' 'br_ln991' <Predicate = (!icmp_ln962 & sof_3)> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (1.30ns)   --->   "%switch_ln1047 = switch i16 %field_id_read, void, i16 0, void, i16 1, void, i16 2, void, i16 3, void, i16 4, void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1047]   --->   Operation 52 'switch' 'switch_ln1047' <Predicate = (!icmp_ln962)> <Delay = 1.30>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln1067 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %fid, i1 %fid_in_read" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1067]   --->   Operation 53 'write' 'write_ln1067' <Predicate = (!icmp_ln962 & field_id_read == 4)> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln1068 = br void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1068]   --->   Operation 54 'br' 'br_ln1068' <Predicate = (!icmp_ln962 & field_id_read == 4)> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln1058 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %fid, i1 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1058]   --->   Operation 55 'write' 'write_ln1058' <Predicate = (!icmp_ln962 & field_id_read == 2)> <Delay = 0.00>
ST_3 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln1059 = br void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1059]   --->   Operation 56 'br' 'br_ln1059' <Predicate = (!icmp_ln962 & field_id_read == 2)> <Delay = 0.00>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln1049 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %fid, i1 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1049]   --->   Operation 57 'write' 'write_ln1049' <Predicate = (!icmp_ln962 & field_id_read == 0)> <Delay = 0.00>
ST_3 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln1050 = br void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1050]   --->   Operation 58 'br' 'br_ln1050' <Predicate = (!icmp_ln962 & field_id_read == 0)> <Delay = 0.00>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%write_ln1071 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %fid, i1 0" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1071]   --->   Operation 59 'write' 'write_ln1071' <Predicate = (!icmp_ln962 & field_id_read != 0 & field_id_read != 1 & field_id_read != 2 & field_id_read != 3 & field_id_read != 4)> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 60 'br' 'br_ln0' <Predicate = (!icmp_ln962 & field_id_read != 0 & field_id_read != 1 & field_id_read != 2 & field_id_read != 3 & field_id_read != 4)> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.lr.ph"   --->   Operation 61 'br' 'br_ln0' <Predicate = (!icmp_ln962)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.70>
ST_4 : Operation 62 [1/1] (0.00ns)   --->   "%counter_loc_0_load_1 = load i16 %counter_loc_0" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 62 'load' 'counter_loc_0_load_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "%fid_toggle = trunc i16 %counter_loc_0_load_1" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 63 'trunc' 'fid_toggle' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 64 [1/1] (2.45ns)   --->   "%ovrlayYUV_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %ovrlayYUV" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 64 'read' 'ovrlayYUV_read' <Predicate = true> <Delay = 2.45> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i24 %ovrlayYUV_read" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 65 'trunc' 'trunc_ln145' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln145_3 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %ovrlayYUV_read, i32 8, i32 15" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 66 'partselect' 'trunc_ln145_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 67 [1/1] (0.00ns)   --->   "%trunc_ln145_4 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %ovrlayYUV_read, i32 16, i32 23" [/opt/Xilinx/Vitis_HLS/2020.2/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 67 'partselect' 'trunc_ln145_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 68 [1/1] (0.00ns)   --->   "%p_Result_4 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 65535, i8 %trunc_ln145"   --->   Operation 68 'bitconcatenate' 'p_Result_4' <Predicate = (!icmp_ln1005)> <Delay = 0.00>
ST_4 : Operation 69 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i16.i8, i16 65535, i8 %trunc_ln145_3"   --->   Operation 69 'bitconcatenate' 'p_Result_s' <Predicate = (icmp_ln1005)> <Delay = 0.00>
ST_4 : Operation 70 [1/1] (0.69ns)   --->   "%select_ln1005 = select i1 %icmp_ln1005, i24 %p_Result_s, i24 %p_Result_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1005]   --->   Operation 70 'select' 'select_ln1005' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 71 [1/1] (1.24ns)   --->   "%select_ln1005_1 = select i1 %icmp_ln1005, i8 %trunc_ln145_4, i8 %trunc_ln145_3" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1005]   --->   Operation 71 'select' 'select_ln1005_1' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 72 [1/1] (1.24ns)   --->   "%select_ln1005_2 = select i1 %icmp_ln1005, i8 %trunc_ln145, i8 %trunc_ln145_4" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1005]   --->   Operation 72 'select' 'select_ln1005_2' <Predicate = true> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 73 [1/1] (0.00ns)   --->   "%tmp = bitconcatenate i16 @_ssdm_op_BitConcatenate.i16.i8.i8, i8 %select_ln1005_2, i8 %select_ln1005_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1005]   --->   Operation 73 'bitconcatenate' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 74 [1/1] (0.00ns)   --->   "%axi_data_V_2 = partset i24 @_ssdm_op_PartSet.i24.i24.i16.i32.i32, i24 %select_ln1005, i16 %tmp, i32 8, i32 23" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1005]   --->   Operation 74 'partset' 'axi_data_V_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 75 [2/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %AXI_video_strm_V_data_V, i3 %AXI_video_strm_V_keep_V, i3 %AXI_video_strm_V_strb_V, i1 %AXI_video_strm_V_user_V, i1 %AXI_video_strm_V_last_V, i1 %AXI_video_strm_V_id_V, i1 %AXI_video_strm_V_dest_V, i24 %axi_data_V_2, i3 7, i3 0, i1 %sof_3, i1 %axi_last_V, i1 0, i1 0"   --->   Operation 75 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_4 : Operation 76 [1/1] (0.97ns)   --->   "%fid_toggle_1 = xor i1 %fid_toggle, i1 1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1062]   --->   Operation 76 'xor' 'fid_toggle_1' <Predicate = (field_id_read == 3)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 77 [1/1] (0.00ns)   --->   "%write_ln1063 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %fid, i1 %fid_toggle_1" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1063]   --->   Operation 77 'write' 'write_ln1063' <Predicate = (field_id_read == 3)> <Delay = 0.00>
ST_4 : Operation 78 [1/1] (0.00ns)   --->   "%br_ln1064 = br void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1064]   --->   Operation 78 'br' 'br_ln1064' <Predicate = (field_id_read == 3)> <Delay = 0.00>
ST_4 : Operation 79 [1/1] (0.00ns)   --->   "%write_ln1053 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %fid, i1 %fid_toggle" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1053]   --->   Operation 79 'write' 'write_ln1053' <Predicate = (field_id_read == 1)> <Delay = 0.00>
ST_4 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln1055 = br void" [/home/rom41797/Documents/Project/VDMA_simple_polling_v2/project_1.runs/dma_demo_v_tpg_0_2_synth_1/dma_demo_v_tpg_0_2/prj/.autopilot/db/v_tpg.cpp:1055]   --->   Operation 80 'br' 'br_ln1055' <Predicate = (field_id_read == 1)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 81 [1/2] (0.00ns)   --->   "%write_ln304 = write void @_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A, i24 %AXI_video_strm_V_data_V, i3 %AXI_video_strm_V_keep_V, i3 %AXI_video_strm_V_strb_V, i1 %AXI_video_strm_V_user_V, i1 %AXI_video_strm_V_last_V, i1 %AXI_video_strm_V_id_V, i1 %AXI_video_strm_V_dest_V, i24 %axi_data_V_2, i3 7, i3 0, i1 %sof_3, i1 %axi_last_V, i1 0, i1 0"   --->   Operation 81 'write' 'write_ln304' <Predicate = true> <Delay = 0.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 6 <SV = 3> <Delay = 1.58>
ST_6 : Operation 82 [1/1] (1.58ns)   --->   "%store_ln0 = store i1 0, i1 %sof"   --->   Operation 82 'store' 'store_ln0' <Predicate = (!cmp18187)> <Delay = 1.58>
ST_6 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln0 = br void %._crit_edge"   --->   Operation 83 'br' 'br_ln0' <Predicate = (!cmp18187)> <Delay = 0.00>
ST_6 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 84 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ ovrlayYUV]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ colorFormat]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ fid_in]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_stable:ce=0
Port [ fid]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ field_id]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ AXI_video_strm_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ AXI_video_strm_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ counter]:  wired=0; compound=0; hidden=1; nouse=0; global=1; static=1; extern=0; dir=2; type=0; pingpong=0; private_global=1; IO mode=ap_ovld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
sof                  (alloca           ) [ 0111111]
counter_loc_0        (alloca           ) [ 0111111]
specinterface_ln0    (specinterface    ) [ 0000000]
specinterface_ln0    (specinterface    ) [ 0000000]
rows                 (read             ) [ 0000000]
trunc_ln912          (trunc            ) [ 0011111]
cols                 (read             ) [ 0000000]
empty                (trunc            ) [ 0011111]
zext_ln913           (zext             ) [ 0000000]
sub                  (add              ) [ 0011111]
colorFormat_read     (read             ) [ 0000000]
field_id_read        (read             ) [ 0011111]
fid_in_read          (read             ) [ 0011111]
cmp18187             (icmp             ) [ 0011111]
counter_load         (load             ) [ 0000000]
icmp_ln1005          (icmp             ) [ 0011111]
store_ln957          (store            ) [ 0000000]
store_ln957          (store            ) [ 0000000]
br_ln957             (br               ) [ 0111111]
i                    (phi              ) [ 0010000]
i_1                  (add              ) [ 0111111]
sof_1                (load             ) [ 0011111]
icmp_ln957           (icmp             ) [ 0011111]
empty_135            (speclooptripcount) [ 0000000]
br_ln957             (br               ) [ 0000000]
specloopname_ln952   (specloopname     ) [ 0000000]
br_ln962             (br               ) [ 0000000]
br_ln962             (br               ) [ 0011111]
ret_ln0              (ret              ) [ 0000000]
j                    (phi              ) [ 0001110]
sof_3                (phi              ) [ 0001110]
j_1                  (add              ) [ 0011111]
zext_ln962           (zext             ) [ 0000000]
icmp_ln962           (icmp             ) [ 0011111]
empty_136            (speclooptripcount) [ 0000000]
br_ln962             (br               ) [ 0000000]
specpipeline_ln952   (specpipeline     ) [ 0000000]
specloopname_ln952   (specloopname     ) [ 0000000]
axi_last_V           (icmp             ) [ 0001110]
br_ln988             (br               ) [ 0000000]
counter_loc_0_load   (load             ) [ 0000000]
add_ln990            (add              ) [ 0000000]
store_ln990          (store            ) [ 0000000]
store_ln991          (store            ) [ 0000000]
br_ln991             (br               ) [ 0000000]
switch_ln1047        (switch           ) [ 0000000]
write_ln1067         (write            ) [ 0000000]
br_ln1068            (br               ) [ 0000000]
write_ln1058         (write            ) [ 0000000]
br_ln1059            (br               ) [ 0000000]
write_ln1049         (write            ) [ 0000000]
br_ln1050            (br               ) [ 0000000]
write_ln1071         (write            ) [ 0000000]
br_ln0               (br               ) [ 0000000]
br_ln0               (br               ) [ 0011111]
counter_loc_0_load_1 (load             ) [ 0000000]
fid_toggle           (trunc            ) [ 0000000]
ovrlayYUV_read       (read             ) [ 0000000]
trunc_ln145          (trunc            ) [ 0000000]
trunc_ln145_3        (partselect       ) [ 0000000]
trunc_ln145_4        (partselect       ) [ 0000000]
p_Result_4           (bitconcatenate   ) [ 0000000]
p_Result_s           (bitconcatenate   ) [ 0000000]
select_ln1005        (select           ) [ 0000000]
select_ln1005_1      (select           ) [ 0000000]
select_ln1005_2      (select           ) [ 0000000]
tmp                  (bitconcatenate   ) [ 0000000]
axi_data_V_2         (partset          ) [ 0001010]
fid_toggle_1         (xor              ) [ 0000000]
write_ln1063         (write            ) [ 0000000]
br_ln1064            (br               ) [ 0000000]
write_ln1053         (write            ) [ 0000000]
br_ln1055            (br               ) [ 0000000]
write_ln304          (write            ) [ 0000000]
store_ln0            (store            ) [ 0000000]
br_ln0               (br               ) [ 0000000]
br_ln0               (br               ) [ 0111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="ovrlayYUV">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ovrlayYUV"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="height">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="height"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="width">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="width"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="colorFormat">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="colorFormat"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="fid_in">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fid_in"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fid">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fid"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="field_id">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="field_id"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="AXI_video_strm_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="AXI_video_strm_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="AXI_video_strm_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="AXI_video_strm_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="AXI_video_strm_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="AXI_video_strm_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="AXI_video_strm_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="AXI_video_strm_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="counter">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="counter"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_25"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i16P0A"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_29"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_21"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i24.i16.i8"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i16.i8.i8"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSet.i24.i24.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i24P0A.i3P0A.i3P0A.i1P0A.i1P0A.i1P0A.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1004" name="sof_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sof/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="counter_loc_0_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="counter_loc_0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="rows_read_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="0"/>
<pin id="127" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="rows/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="cols_read_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="16" slack="0"/>
<pin id="132" dir="0" index="1" bw="16" slack="0"/>
<pin id="133" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="cols/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="colorFormat_read_read_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="8" slack="0"/>
<pin id="138" dir="0" index="1" bw="8" slack="0"/>
<pin id="139" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="colorFormat_read/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="field_id_read_read_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="16" slack="0"/>
<pin id="144" dir="0" index="1" bw="16" slack="0"/>
<pin id="145" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="field_id_read/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="fid_in_read_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="1" slack="0"/>
<pin id="150" dir="0" index="1" bw="1" slack="0"/>
<pin id="151" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="fid_in_read/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="grp_write_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="0" slack="0"/>
<pin id="156" dir="0" index="1" bw="1" slack="0"/>
<pin id="157" dir="0" index="2" bw="1" slack="0"/>
<pin id="158" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1067/3 write_ln1058/3 write_ln1049/3 write_ln1071/3 write_ln1063/4 write_ln1053/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="ovrlayYUV_read_read_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="24" slack="0"/>
<pin id="165" dir="0" index="1" bw="24" slack="0"/>
<pin id="166" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ovrlayYUV_read/4 "/>
</bind>
</comp>

<comp id="169" class="1004" name="grp_write_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="0" slack="0"/>
<pin id="171" dir="0" index="1" bw="24" slack="0"/>
<pin id="172" dir="0" index="2" bw="3" slack="0"/>
<pin id="173" dir="0" index="3" bw="3" slack="0"/>
<pin id="174" dir="0" index="4" bw="1" slack="0"/>
<pin id="175" dir="0" index="5" bw="1" slack="0"/>
<pin id="176" dir="0" index="6" bw="1" slack="0"/>
<pin id="177" dir="0" index="7" bw="1" slack="0"/>
<pin id="178" dir="0" index="8" bw="24" slack="0"/>
<pin id="179" dir="0" index="9" bw="1" slack="0"/>
<pin id="180" dir="0" index="10" bw="1" slack="0"/>
<pin id="181" dir="0" index="11" bw="1" slack="1"/>
<pin id="182" dir="0" index="12" bw="1" slack="1"/>
<pin id="183" dir="0" index="13" bw="1" slack="0"/>
<pin id="184" dir="0" index="14" bw="1" slack="0"/>
<pin id="185" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln304/4 "/>
</bind>
</comp>

<comp id="198" class="1005" name="i_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="9" slack="1"/>
<pin id="200" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="i_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="1" slack="1"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="9" slack="0"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="j_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="9" slack="1"/>
<pin id="211" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="213" class="1004" name="j_phi_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="9" slack="0"/>
<pin id="215" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="216" dir="0" index="2" bw="1" slack="1"/>
<pin id="217" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="220" class="1005" name="sof_3_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sof_3 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="sof_3_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="0"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="1" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="sof_3/3 "/>
</bind>
</comp>

<comp id="232" class="1004" name="trunc_ln912_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="16" slack="0"/>
<pin id="234" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln912/1 "/>
</bind>
</comp>

<comp id="236" class="1004" name="empty_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="16" slack="0"/>
<pin id="238" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="240" class="1004" name="zext_ln913_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="9" slack="0"/>
<pin id="242" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln913/1 "/>
</bind>
</comp>

<comp id="244" class="1004" name="sub_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="9" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="1" index="2" bw="10" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sub/1 "/>
</bind>
</comp>

<comp id="250" class="1004" name="cmp18187_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="9" slack="0"/>
<pin id="252" dir="0" index="1" bw="9" slack="0"/>
<pin id="253" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp18187/1 "/>
</bind>
</comp>

<comp id="256" class="1004" name="counter_load_load_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="0"/>
<pin id="258" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_load/1 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln1005_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="0"/>
<pin id="262" dir="0" index="1" bw="8" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1005/1 "/>
</bind>
</comp>

<comp id="266" class="1004" name="store_ln957_store_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="16" slack="0"/>
<pin id="269" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln957/1 "/>
</bind>
</comp>

<comp id="271" class="1004" name="store_ln957_store_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="1" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln957/1 "/>
</bind>
</comp>

<comp id="276" class="1004" name="i_1_fu_276">
<pin_list>
<pin id="277" dir="0" index="0" bw="9" slack="0"/>
<pin id="278" dir="0" index="1" bw="1" slack="0"/>
<pin id="279" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="282" class="1004" name="sof_1_load_fu_282">
<pin_list>
<pin id="283" dir="0" index="0" bw="1" slack="1"/>
<pin id="284" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sof_1/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="icmp_ln957_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="9" slack="0"/>
<pin id="287" dir="0" index="1" bw="9" slack="1"/>
<pin id="288" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln957/2 "/>
</bind>
</comp>

<comp id="290" class="1004" name="j_1_fu_290">
<pin_list>
<pin id="291" dir="0" index="0" bw="9" slack="0"/>
<pin id="292" dir="0" index="1" bw="1" slack="0"/>
<pin id="293" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_1/3 "/>
</bind>
</comp>

<comp id="296" class="1004" name="zext_ln962_fu_296">
<pin_list>
<pin id="297" dir="0" index="0" bw="9" slack="0"/>
<pin id="298" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln962/3 "/>
</bind>
</comp>

<comp id="300" class="1004" name="icmp_ln962_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="9" slack="0"/>
<pin id="302" dir="0" index="1" bw="9" slack="2"/>
<pin id="303" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln962/3 "/>
</bind>
</comp>

<comp id="305" class="1004" name="axi_last_V_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="10" slack="0"/>
<pin id="307" dir="0" index="1" bw="10" slack="2"/>
<pin id="308" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="axi_last_V/3 "/>
</bind>
</comp>

<comp id="310" class="1004" name="counter_loc_0_load_load_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="16" slack="2"/>
<pin id="312" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_loc_0_load/3 "/>
</bind>
</comp>

<comp id="313" class="1004" name="add_ln990_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="16" slack="0"/>
<pin id="315" dir="0" index="1" bw="1" slack="0"/>
<pin id="316" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln990/3 "/>
</bind>
</comp>

<comp id="319" class="1004" name="store_ln990_store_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="16" slack="0"/>
<pin id="321" dir="0" index="1" bw="16" slack="0"/>
<pin id="322" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln990/3 "/>
</bind>
</comp>

<comp id="325" class="1004" name="store_ln991_store_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="16" slack="0"/>
<pin id="327" dir="0" index="1" bw="16" slack="2"/>
<pin id="328" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln991/3 "/>
</bind>
</comp>

<comp id="330" class="1004" name="counter_loc_0_load_1_load_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="16" slack="3"/>
<pin id="332" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="counter_loc_0_load_1/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="fid_toggle_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="16" slack="0"/>
<pin id="335" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="fid_toggle/4 "/>
</bind>
</comp>

<comp id="338" class="1004" name="trunc_ln145_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="24" slack="0"/>
<pin id="340" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln145/4 "/>
</bind>
</comp>

<comp id="342" class="1004" name="trunc_ln145_3_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="0"/>
<pin id="344" dir="0" index="1" bw="24" slack="0"/>
<pin id="345" dir="0" index="2" bw="5" slack="0"/>
<pin id="346" dir="0" index="3" bw="5" slack="0"/>
<pin id="347" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_3/4 "/>
</bind>
</comp>

<comp id="352" class="1004" name="trunc_ln145_4_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="8" slack="0"/>
<pin id="354" dir="0" index="1" bw="24" slack="0"/>
<pin id="355" dir="0" index="2" bw="6" slack="0"/>
<pin id="356" dir="0" index="3" bw="6" slack="0"/>
<pin id="357" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln145_4/4 "/>
</bind>
</comp>

<comp id="362" class="1004" name="p_Result_4_fu_362">
<pin_list>
<pin id="363" dir="0" index="0" bw="24" slack="0"/>
<pin id="364" dir="0" index="1" bw="1" slack="0"/>
<pin id="365" dir="0" index="2" bw="8" slack="0"/>
<pin id="366" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_4/4 "/>
</bind>
</comp>

<comp id="370" class="1004" name="p_Result_s_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="24" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="8" slack="0"/>
<pin id="374" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_Result_s/4 "/>
</bind>
</comp>

<comp id="378" class="1004" name="select_ln1005_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="1" slack="3"/>
<pin id="380" dir="0" index="1" bw="24" slack="0"/>
<pin id="381" dir="0" index="2" bw="24" slack="0"/>
<pin id="382" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1005/4 "/>
</bind>
</comp>

<comp id="385" class="1004" name="select_ln1005_1_fu_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="1" slack="3"/>
<pin id="387" dir="0" index="1" bw="8" slack="0"/>
<pin id="388" dir="0" index="2" bw="8" slack="0"/>
<pin id="389" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1005_1/4 "/>
</bind>
</comp>

<comp id="392" class="1004" name="select_ln1005_2_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="1" slack="3"/>
<pin id="394" dir="0" index="1" bw="8" slack="0"/>
<pin id="395" dir="0" index="2" bw="8" slack="0"/>
<pin id="396" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1005_2/4 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="16" slack="0"/>
<pin id="401" dir="0" index="1" bw="8" slack="0"/>
<pin id="402" dir="0" index="2" bw="8" slack="0"/>
<pin id="403" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/4 "/>
</bind>
</comp>

<comp id="407" class="1004" name="axi_data_V_2_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="24" slack="0"/>
<pin id="409" dir="0" index="1" bw="24" slack="0"/>
<pin id="410" dir="0" index="2" bw="16" slack="0"/>
<pin id="411" dir="0" index="3" bw="5" slack="0"/>
<pin id="412" dir="0" index="4" bw="6" slack="0"/>
<pin id="413" dir="1" index="5" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="partset(1003) " fcode="partset"/>
<opset="axi_data_V_2/4 "/>
</bind>
</comp>

<comp id="420" class="1004" name="fid_toggle_1_fu_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="1" slack="0"/>
<pin id="422" dir="0" index="1" bw="1" slack="0"/>
<pin id="423" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="fid_toggle_1/4 "/>
</bind>
</comp>

<comp id="427" class="1004" name="store_ln0_store_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="1" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="3"/>
<pin id="430" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/6 "/>
</bind>
</comp>

<comp id="432" class="1005" name="sof_reg_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="1" slack="0"/>
<pin id="434" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opset="sof "/>
</bind>
</comp>

<comp id="439" class="1005" name="counter_loc_0_reg_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="16" slack="0"/>
<pin id="441" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="counter_loc_0 "/>
</bind>
</comp>

<comp id="447" class="1005" name="trunc_ln912_reg_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="9" slack="1"/>
<pin id="449" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln912 "/>
</bind>
</comp>

<comp id="452" class="1005" name="empty_reg_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="9" slack="2"/>
<pin id="454" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="empty "/>
</bind>
</comp>

<comp id="457" class="1005" name="sub_reg_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="10" slack="2"/>
<pin id="459" dir="1" index="1" bw="10" slack="2"/>
</pin_list>
<bind>
<opset="sub "/>
</bind>
</comp>

<comp id="462" class="1005" name="field_id_read_reg_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="16" slack="2"/>
<pin id="464" dir="1" index="1" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opset="field_id_read "/>
</bind>
</comp>

<comp id="466" class="1005" name="fid_in_read_reg_466">
<pin_list>
<pin id="467" dir="0" index="0" bw="1" slack="2"/>
<pin id="468" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="fid_in_read "/>
</bind>
</comp>

<comp id="471" class="1005" name="cmp18187_reg_471">
<pin_list>
<pin id="472" dir="0" index="0" bw="1" slack="1"/>
<pin id="473" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="cmp18187 "/>
</bind>
</comp>

<comp id="475" class="1005" name="icmp_ln1005_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="1" slack="3"/>
<pin id="477" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="icmp_ln1005 "/>
</bind>
</comp>

<comp id="482" class="1005" name="i_1_reg_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="9" slack="0"/>
<pin id="484" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="487" class="1005" name="sof_1_reg_487">
<pin_list>
<pin id="488" dir="0" index="0" bw="1" slack="1"/>
<pin id="489" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="sof_1 "/>
</bind>
</comp>

<comp id="492" class="1005" name="icmp_ln957_reg_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="1" slack="1"/>
<pin id="494" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln957 "/>
</bind>
</comp>

<comp id="496" class="1005" name="j_1_reg_496">
<pin_list>
<pin id="497" dir="0" index="0" bw="9" slack="0"/>
<pin id="498" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_1 "/>
</bind>
</comp>

<comp id="501" class="1005" name="icmp_ln962_reg_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="1" slack="1"/>
<pin id="503" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln962 "/>
</bind>
</comp>

<comp id="505" class="1005" name="axi_last_V_reg_505">
<pin_list>
<pin id="506" dir="0" index="0" bw="1" slack="1"/>
<pin id="507" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="axi_last_V "/>
</bind>
</comp>

<comp id="510" class="1005" name="axi_data_V_2_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="24" slack="1"/>
<pin id="512" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="axi_data_V_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="119"><net_src comp="30" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="30" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="128"><net_src comp="44" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="129"><net_src comp="2" pin="0"/><net_sink comp="124" pin=1"/></net>

<net id="134"><net_src comp="44" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="135"><net_src comp="4" pin="0"/><net_sink comp="130" pin=1"/></net>

<net id="140"><net_src comp="48" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="141"><net_src comp="6" pin="0"/><net_sink comp="136" pin=1"/></net>

<net id="146"><net_src comp="44" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="147"><net_src comp="12" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="152"><net_src comp="50" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="153"><net_src comp="8" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="159"><net_src comp="88" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="160"><net_src comp="10" pin="0"/><net_sink comp="154" pin=1"/></net>

<net id="161"><net_src comp="56" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="162"><net_src comp="70" pin="0"/><net_sink comp="154" pin=2"/></net>

<net id="167"><net_src comp="90" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="0" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="186"><net_src comp="110" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="187"><net_src comp="14" pin="0"/><net_sink comp="169" pin=1"/></net>

<net id="188"><net_src comp="16" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="189"><net_src comp="18" pin="0"/><net_sink comp="169" pin=3"/></net>

<net id="190"><net_src comp="20" pin="0"/><net_sink comp="169" pin=4"/></net>

<net id="191"><net_src comp="22" pin="0"/><net_sink comp="169" pin=5"/></net>

<net id="192"><net_src comp="24" pin="0"/><net_sink comp="169" pin=6"/></net>

<net id="193"><net_src comp="26" pin="0"/><net_sink comp="169" pin=7"/></net>

<net id="194"><net_src comp="112" pin="0"/><net_sink comp="169" pin=9"/></net>

<net id="195"><net_src comp="114" pin="0"/><net_sink comp="169" pin=10"/></net>

<net id="196"><net_src comp="70" pin="0"/><net_sink comp="169" pin=13"/></net>

<net id="197"><net_src comp="70" pin="0"/><net_sink comp="169" pin=14"/></net>

<net id="201"><net_src comp="52" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="212"><net_src comp="52" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="219"><net_src comp="209" pin="1"/><net_sink comp="213" pin=2"/></net>

<net id="223"><net_src comp="220" pin="1"/><net_sink comp="169" pin=11"/></net>

<net id="230"><net_src comp="70" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="224" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="235"><net_src comp="124" pin="2"/><net_sink comp="232" pin=0"/></net>

<net id="239"><net_src comp="130" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="236" pin="1"/><net_sink comp="240" pin=0"/></net>

<net id="248"><net_src comp="240" pin="1"/><net_sink comp="244" pin=0"/></net>

<net id="249"><net_src comp="46" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="254"><net_src comp="236" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="255"><net_src comp="52" pin="0"/><net_sink comp="250" pin=1"/></net>

<net id="259"><net_src comp="28" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="264"><net_src comp="136" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="54" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="270"><net_src comp="256" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="275"><net_src comp="56" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="280"><net_src comp="202" pin="4"/><net_sink comp="276" pin=0"/></net>

<net id="281"><net_src comp="58" pin="0"/><net_sink comp="276" pin=1"/></net>

<net id="289"><net_src comp="202" pin="4"/><net_sink comp="285" pin=0"/></net>

<net id="294"><net_src comp="213" pin="4"/><net_sink comp="290" pin=0"/></net>

<net id="295"><net_src comp="58" pin="0"/><net_sink comp="290" pin=1"/></net>

<net id="299"><net_src comp="213" pin="4"/><net_sink comp="296" pin=0"/></net>

<net id="304"><net_src comp="213" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="309"><net_src comp="296" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="317"><net_src comp="310" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="78" pin="0"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="313" pin="2"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="28" pin="0"/><net_sink comp="319" pin=1"/></net>

<net id="329"><net_src comp="313" pin="2"/><net_sink comp="325" pin=0"/></net>

<net id="336"><net_src comp="330" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="337"><net_src comp="333" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="341"><net_src comp="163" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="348"><net_src comp="92" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="349"><net_src comp="163" pin="2"/><net_sink comp="342" pin=1"/></net>

<net id="350"><net_src comp="94" pin="0"/><net_sink comp="342" pin=2"/></net>

<net id="351"><net_src comp="96" pin="0"/><net_sink comp="342" pin=3"/></net>

<net id="358"><net_src comp="92" pin="0"/><net_sink comp="352" pin=0"/></net>

<net id="359"><net_src comp="163" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="360"><net_src comp="98" pin="0"/><net_sink comp="352" pin=2"/></net>

<net id="361"><net_src comp="100" pin="0"/><net_sink comp="352" pin=3"/></net>

<net id="367"><net_src comp="102" pin="0"/><net_sink comp="362" pin=0"/></net>

<net id="368"><net_src comp="104" pin="0"/><net_sink comp="362" pin=1"/></net>

<net id="369"><net_src comp="338" pin="1"/><net_sink comp="362" pin=2"/></net>

<net id="375"><net_src comp="102" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="104" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="377"><net_src comp="342" pin="4"/><net_sink comp="370" pin=2"/></net>

<net id="383"><net_src comp="370" pin="3"/><net_sink comp="378" pin=1"/></net>

<net id="384"><net_src comp="362" pin="3"/><net_sink comp="378" pin=2"/></net>

<net id="390"><net_src comp="352" pin="4"/><net_sink comp="385" pin=1"/></net>

<net id="391"><net_src comp="342" pin="4"/><net_sink comp="385" pin=2"/></net>

<net id="397"><net_src comp="338" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="398"><net_src comp="352" pin="4"/><net_sink comp="392" pin=2"/></net>

<net id="404"><net_src comp="106" pin="0"/><net_sink comp="399" pin=0"/></net>

<net id="405"><net_src comp="392" pin="3"/><net_sink comp="399" pin=1"/></net>

<net id="406"><net_src comp="385" pin="3"/><net_sink comp="399" pin=2"/></net>

<net id="414"><net_src comp="108" pin="0"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="378" pin="3"/><net_sink comp="407" pin=1"/></net>

<net id="416"><net_src comp="399" pin="3"/><net_sink comp="407" pin=2"/></net>

<net id="417"><net_src comp="94" pin="0"/><net_sink comp="407" pin=3"/></net>

<net id="418"><net_src comp="100" pin="0"/><net_sink comp="407" pin=4"/></net>

<net id="419"><net_src comp="407" pin="5"/><net_sink comp="169" pin=8"/></net>

<net id="424"><net_src comp="333" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="425"><net_src comp="56" pin="0"/><net_sink comp="420" pin=1"/></net>

<net id="426"><net_src comp="420" pin="2"/><net_sink comp="154" pin=2"/></net>

<net id="431"><net_src comp="70" pin="0"/><net_sink comp="427" pin=0"/></net>

<net id="435"><net_src comp="116" pin="1"/><net_sink comp="432" pin=0"/></net>

<net id="436"><net_src comp="432" pin="1"/><net_sink comp="271" pin=1"/></net>

<net id="437"><net_src comp="432" pin="1"/><net_sink comp="282" pin=0"/></net>

<net id="438"><net_src comp="432" pin="1"/><net_sink comp="427" pin=1"/></net>

<net id="442"><net_src comp="120" pin="1"/><net_sink comp="439" pin=0"/></net>

<net id="443"><net_src comp="439" pin="1"/><net_sink comp="266" pin=1"/></net>

<net id="444"><net_src comp="439" pin="1"/><net_sink comp="310" pin=0"/></net>

<net id="445"><net_src comp="439" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="446"><net_src comp="439" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="450"><net_src comp="232" pin="1"/><net_sink comp="447" pin=0"/></net>

<net id="451"><net_src comp="447" pin="1"/><net_sink comp="285" pin=1"/></net>

<net id="455"><net_src comp="236" pin="1"/><net_sink comp="452" pin=0"/></net>

<net id="456"><net_src comp="452" pin="1"/><net_sink comp="300" pin=1"/></net>

<net id="460"><net_src comp="244" pin="2"/><net_sink comp="457" pin=0"/></net>

<net id="461"><net_src comp="457" pin="1"/><net_sink comp="305" pin=1"/></net>

<net id="465"><net_src comp="142" pin="2"/><net_sink comp="462" pin=0"/></net>

<net id="469"><net_src comp="148" pin="2"/><net_sink comp="466" pin=0"/></net>

<net id="470"><net_src comp="466" pin="1"/><net_sink comp="154" pin=2"/></net>

<net id="474"><net_src comp="250" pin="2"/><net_sink comp="471" pin=0"/></net>

<net id="478"><net_src comp="260" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="378" pin=0"/></net>

<net id="480"><net_src comp="475" pin="1"/><net_sink comp="385" pin=0"/></net>

<net id="481"><net_src comp="475" pin="1"/><net_sink comp="392" pin=0"/></net>

<net id="485"><net_src comp="276" pin="2"/><net_sink comp="482" pin=0"/></net>

<net id="486"><net_src comp="482" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="490"><net_src comp="282" pin="1"/><net_sink comp="487" pin=0"/></net>

<net id="491"><net_src comp="487" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="495"><net_src comp="285" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="499"><net_src comp="290" pin="2"/><net_sink comp="496" pin=0"/></net>

<net id="500"><net_src comp="496" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="504"><net_src comp="300" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="508"><net_src comp="305" pin="2"/><net_sink comp="505" pin=0"/></net>

<net id="509"><net_src comp="505" pin="1"/><net_sink comp="169" pin=12"/></net>

<net id="513"><net_src comp="407" pin="5"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="169" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: height | {}
	Port: width | {}
	Port: colorFormat | {}
	Port: fid_in | {}
	Port: fid | {3 4 }
	Port: field_id | {}
	Port: AXI_video_strm_V_data_V | {5 }
	Port: AXI_video_strm_V_keep_V | {5 }
	Port: AXI_video_strm_V_strb_V | {5 }
	Port: AXI_video_strm_V_user_V | {5 }
	Port: AXI_video_strm_V_last_V | {5 }
	Port: AXI_video_strm_V_id_V | {5 }
	Port: AXI_video_strm_V_dest_V | {5 }
	Port: counter | {3 }
 - Input state : 
	Port: MultiPixStream2AXIvideo : ovrlayYUV | {4 }
	Port: MultiPixStream2AXIvideo : height | {1 }
	Port: MultiPixStream2AXIvideo : width | {1 }
	Port: MultiPixStream2AXIvideo : colorFormat | {1 }
	Port: MultiPixStream2AXIvideo : fid_in | {1 }
	Port: MultiPixStream2AXIvideo : fid | {}
	Port: MultiPixStream2AXIvideo : field_id | {1 }
	Port: MultiPixStream2AXIvideo : AXI_video_strm_V_data_V | {}
	Port: MultiPixStream2AXIvideo : AXI_video_strm_V_keep_V | {}
	Port: MultiPixStream2AXIvideo : AXI_video_strm_V_strb_V | {}
	Port: MultiPixStream2AXIvideo : AXI_video_strm_V_user_V | {}
	Port: MultiPixStream2AXIvideo : AXI_video_strm_V_last_V | {}
	Port: MultiPixStream2AXIvideo : AXI_video_strm_V_id_V | {}
	Port: MultiPixStream2AXIvideo : AXI_video_strm_V_dest_V | {}
	Port: MultiPixStream2AXIvideo : counter | {1 }
  - Chain level:
	State 1
		zext_ln913 : 1
		sub : 2
		cmp18187 : 1
		store_ln957 : 1
		store_ln957 : 1
	State 2
		i_1 : 1
		icmp_ln957 : 1
		br_ln957 : 2
	State 3
		j_1 : 1
		zext_ln962 : 1
		icmp_ln962 : 1
		br_ln962 : 2
		axi_last_V : 2
		br_ln988 : 1
		add_ln990 : 1
		store_ln990 : 2
		store_ln991 : 2
	State 4
		fid_toggle : 1
		p_Result_4 : 1
		p_Result_s : 1
		select_ln1005 : 2
		select_ln1005_1 : 1
		select_ln1005_2 : 1
		tmp : 2
		axi_data_V_2 : 3
		write_ln304 : 4
		fid_toggle_1 : 2
		write_ln1063 : 2
		write_ln1053 : 2
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|
| Operation|        Functional Unit       |    FF   |   LUT   |
|----------|------------------------------|---------|---------|
|          |          sub_fu_244          |    0    |    14   |
|    add   |          i_1_fu_276          |    0    |    14   |
|          |          j_1_fu_290          |    0    |    14   |
|          |       add_ln990_fu_313       |    0    |    23   |
|----------|------------------------------|---------|---------|
|          |        cmp18187_fu_250       |    0    |    11   |
|          |      icmp_ln1005_fu_260      |    0    |    11   |
|   icmp   |       icmp_ln957_fu_285      |    0    |    11   |
|          |       icmp_ln962_fu_300      |    0    |    11   |
|          |       axi_last_V_fu_305      |    0    |    11   |
|----------|------------------------------|---------|---------|
|          |     select_ln1005_fu_378     |    0    |    24   |
|  select  |    select_ln1005_1_fu_385    |    0    |    8    |
|          |    select_ln1005_2_fu_392    |    0    |    8    |
|----------|------------------------------|---------|---------|
|    xor   |      fid_toggle_1_fu_420     |    0    |    2    |
|----------|------------------------------|---------|---------|
|          |       rows_read_fu_124       |    0    |    0    |
|          |       cols_read_fu_130       |    0    |    0    |
|   read   | colorFormat_read_read_fu_136 |    0    |    0    |
|          |   field_id_read_read_fu_142  |    0    |    0    |
|          |    fid_in_read_read_fu_148   |    0    |    0    |
|          |  ovrlayYUV_read_read_fu_163  |    0    |    0    |
|----------|------------------------------|---------|---------|
|   write  |       grp_write_fu_154       |    0    |    0    |
|          |       grp_write_fu_169       |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |      trunc_ln912_fu_232      |    0    |    0    |
|   trunc  |         empty_fu_236         |    0    |    0    |
|          |       fid_toggle_fu_333      |    0    |    0    |
|          |      trunc_ln145_fu_338      |    0    |    0    |
|----------|------------------------------|---------|---------|
|   zext   |       zext_ln913_fu_240      |    0    |    0    |
|          |       zext_ln962_fu_296      |    0    |    0    |
|----------|------------------------------|---------|---------|
|partselect|     trunc_ln145_3_fu_342     |    0    |    0    |
|          |     trunc_ln145_4_fu_352     |    0    |    0    |
|----------|------------------------------|---------|---------|
|          |       p_Result_4_fu_362      |    0    |    0    |
|bitconcatenate|       p_Result_s_fu_370      |    0    |    0    |
|          |          tmp_fu_399          |    0    |    0    |
|----------|------------------------------|---------|---------|
|  partset |      axi_data_V_2_fu_407     |    0    |    0    |
|----------|------------------------------|---------|---------|
|   Total  |                              |    0    |   162   |
|----------|------------------------------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
| axi_data_V_2_reg_510|   24   |
|  axi_last_V_reg_505 |    1   |
|   cmp18187_reg_471  |    1   |
|counter_loc_0_reg_439|   16   |
|    empty_reg_452    |    9   |
| fid_in_read_reg_466 |    1   |
|field_id_read_reg_462|   16   |
|     i_1_reg_482     |    9   |
|      i_reg_198      |    9   |
| icmp_ln1005_reg_475 |    1   |
|  icmp_ln957_reg_492 |    1   |
|  icmp_ln962_reg_501 |    1   |
|     j_1_reg_496     |    9   |
|      j_reg_209      |    9   |
|    sof_1_reg_487    |    1   |
|    sof_3_reg_220    |    1   |
|     sof_reg_432     |    1   |
|     sub_reg_457     |   10   |
| trunc_ln912_reg_447 |    9   |
+---------------------+--------+
|        Total        |   129  |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_154 |  p2  |   5  |   1  |    5   ||    20   |
| grp_write_fu_169 |  p8  |   2  |  24  |   48   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   53   ||  3.5339 ||    29   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   162  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    -   |   29   |
|  Register |    -   |   129  |    -   |
+-----------+--------+--------+--------+
|   Total   |    3   |   129  |   191  |
+-----------+--------+--------+--------+
