DEFINED_PHASES=compile install unpack
DEPEND=dev-vcs/git media-gfx/xdot dev-libs/boost sys-devel/clang
DESCRIPTION=framework for Verilog RTL synthesis
EAPI=8
HOMEPAGE=http://www.clifford.at/yosys/
KEYWORDS=amd64
LICENSE=ISC
SLOT=0
SRC_URI=https://github.com/YosysHQ/yosys/archive/yosys-0.28.tar.gz https://github.com/YosysHQ/abc/archive/2c1c83f75b8078ced51f92c697da3e712feb3ac3.tar.gz -> abc-2c1c83f75b8078ced51f92c697da3e712feb3ac3.tar.gz
_md5_=687b8dee27496d676bbbe6c507f1e5b7
