---
layout: post
title: Boot Sequence of ESP32
published: true
date: 2019-11-03
categories: [esp32]
tags: [firmware]
comments: true
---

In this post i will explain about the ESP32 boot up sequence

**Partition Table & FLash**

A single ESP32â€™s flash can contain multiple apps, as well as many different kinds of data (e.g. calibration data, filesystems, parameters storage etc). A partition table is flashed at 0x8000 containing which tells at which location what resides.

<img src="https://lh3.googleusercontent.com/NJQIgMVwUKfCyChoAcrXQbr5CwrRxMRy4wiAflQuP7MIVkxmAu1Vvzoj-cgSdt1cAmLlHFXM7g2pA36xDWVQS2ZLRRclh690yDRId2YgHTyumh5-fW6RXlwd4VMysQUC0uANpfe6" em=caption>

**ESP32 Internal**

ESP32 module has 2 parts one is the ESP32 microcontroller itself and the other one is the Flash . They are connected via SPI . The microcontroller has 2 CPU , these are

- PRO CPU
- APP CPU

![](https://lh6.googleusercontent.com/xwFYV887r-xu51adSiY0CULZB6zY171si27Ing5Hz88bIm1FOHf1Kn9LRgOLWgYxTBTAZKCFBts8QcjuM-3W2t_qRW9u4Tpg0rcH0rw0cfyavguZwCzlIfgrV8uM5Z9GPP7d18tB)

**Reset Sources**

ESP32 microcontroller has the following reset sources

- Wake up from deep sleep
- Power on reset (POR)
- Watchdog (WDT)
- Software (SWT)

**Boot Sequence**

We will go through the bootup sequence explaining each step in details

- MCU resets

- PRO-CPU runs & does all initialization while APP-CPU is held in reset

- CPU jumps to Reset vector

- Reset vector is located at address 0x40000400 in the ROM

- Startup code(1st stage bootloader) is called from reset vector

- 1st stage bootloader checks Reset reason

- 1st stage bootloader checks if UART or SDIO (sd-card) download mode is requested or not , if so it waits for the code to be downloaded

  - The ESP32 will enter the serial bootloader when GPIO0 is held LOW on reset.
  - The Esptool.py can make esp32 automatically enter the bootloader mode on esp32_devkits_v4 board using the RTS & DTR modem status lines to toggle GPIO0 & EN pins automatically
  - The RTS & DTR lines of USB-UART chip CP2102 is connected to GPIO0 & EN pin as shown in the following picture

![](https://lh3.googleusercontent.com/F3r26c9uK51hSD8CPH6J6-c2Uc8tgw_KAefhPlp_Je_mvAhMsydhnCCX8ZxbqAYeQoccihwybg0yDbJfkLAzetTs0azGwxNNBiqFjkkkhjmMO9D_qMdlQQHLU62FBIzbXTXqllR_)

Ref schematic:<https://dl.espressif.com/dl/schematics/esp32_devkitc_v4-sch.pdf>

| ESP32 Pin   | Serial Pin(CP2102) |
| ----------- | ------------------ |
| EN          | RTS                |
| IO0 (GPIO0) | DTR                |

- When we build our project using** idf.py** of the esp-sdk the built tool builds the bootloader binary file along with the application binary, for example during the build of the gpio example 2 bin files get generated named bootloader.bin & gpio.bin

- If the 1st stage bootloader finds that UART download should be performed then it does so and puts the bootloader.bin at offset 0x1000 in flash. This bootloader is called the 2nd stage bootloader.


```bash
esptool.py -p /dev/ttyUSB0 -b 460800 --after hard_reset write_flash --flash_mode dio --flash_freq 40m --flash_size 4MB 0x8000 partition_table/partition-table.bin 0x1000 bootloader/bootloader.bin 0x10000 gpio.bin
```

After successful build the idf.py tool calls **esptool.py** to flash

| Type            | Address Offset |
| --------------- | -------------- |
| Application     | 0x10000        |
| Partition Table | 0x8000         |
| Bootloader      | 0x1000         |

- 1st stage bootloader jumps to 2nd stage bootloader .
- 2nd stage bootloader runs , prints some informations via UART0 , reads partition table from offset 0x8000, prints partition table

```text
I (74) boot: Chip Revision: 1
I (74) boot_comm: chip revision: 1, min. bootloader chip revision: 0
I (40) boot: ESP-IDF v4.1-dev-474-g2e6398aff 2nd stage bootloader
I (41) boot: compile time 18:30:23
I (41) boot: Enabling RNG early entropy source...
I (47) boot: SPI Speed      : 40MHz
I (51) boot: SPI Mode       : DIO
I (55) boot: SPI Flash Size : 4MB
I (59) boot: Partition Table:
I (62) boot: ## Label            Usage          Type ST Offset   Length
I (70) boot:  0 nvs              WiFi data        01 02 00009000 00006000
I (77) boot:  1 phy_init         RF data          01 01 0000f000 00001000
I (85) boot:  2 factory          factory app      00 00 00010000 00100000
I (92) boot: End of partition table
I (96) boot_comm: chip revision: 1, min. application chip revision: 0
```
- Loads app offset 0x10000 & Starts APP-CPU

```text
I (191) boot: Loaded app from partition at offset 0x10000
I (191) boot: Disabling RNG early entropy source...
I (192) cpu_start: Pro cpu up.
I (196) cpu_start: Application information:
I (201) cpu_start: Project name:     gpio
I (205) cpu_start: App version:      v4.1-dev-474-g2e6398aff
I (212) cpu_start: Compile time:     Oct 28 2019 16:42:49
I (218) cpu_start: ELF file SHA256:  722f4baa50cdbbc9...
I (224) cpu_start: ESP-IDF:          v4.1-dev-474-g2e6398aff
I (230) cpu_start: Starting app cpu, entry point is 0x40080fec
0x40080fec: call_start_cpu1 at /home/hassin/esp/esp-idf/components/esp32/cpu_start.c:276

I (0) cpu_start: App cpu up.
I (240) heap_init: Initializing. RAM available for dynamic allocation:
```
- Application binary takes control & Starts FreeRtos Scheduler

```text
I (298) cpu_start: Starting scheduler on PRO CPU.
I (0) cpu_start: Starting scheduler on APP CPU.
```

**References:**

<https://docs.espressif.com/projects/esp-idf/en/latest/api-guides/general-notes.html>
<https://github.com/espressif/esptool/wiki/ESP32-Boot-Mode-Selection>
<https://docs.espressif.com/projects/esp-idf/en/latest/api-guides/partition-tables.html>