
---
title: 'AMD向多层小芯片设计转进 Zen 3处理器将试水3D堆叠V-Cache技术'
categories: 
 - 新媒体
 - cnBeta
 - 最新
headimg: 'https://static.cnbetacdn.com/thumb/article/2021/0823/7cdd34336bf5415.png'
author: cnBeta
comments: false
date: Mon, 23 Aug 2021 02:49:34 GMT
thumbnail: 'https://static.cnbetacdn.com/thumb/article/2021/0823/7cdd34336bf5415.png'
---

<div>   
<strong>AMD 刚刚进一步详细介绍了未来的多层小芯片设计技术，可知相关技术将集成到下一代处理器中，比如即将推出的 Zen 3“3D V-Cache”衍生版本。</strong>在近日举办的 HotChips 33 年度会议上，该公司谈到了现有的小芯片设计、以及多层芯片堆叠技术的未来发展方向。<br>
 <p><a href="https://static.cnbetacdn.com/article/2021/0823/7cdd34336bf5415.png" target="_blank"><img src="https://static.cnbetacdn.com/thumb/article/2021/0823/7cdd34336bf5415.png" alt="0.png" referrerpolicy="no-referrer"></a></p><p>期间谈到了已经或即将推出的各种产品，包括正在开发中的基于小芯片封装架构的 14 款 SKU 。</p><p><a href="https://static.cnbetacdn.com/article/2021/0823/09e9b61dd847c9f.png" target="_blank"><img src="https://static.cnbetacdn.com/thumb/article/2021/0823/09e9b61dd847c9f.png" alt="1.png" referrerpolicy="no-referrer"></a></p><p style="text-align: center;">结合 2D / 2.5D 和 3D 设计的下一代多层小芯片设计</p><p><a href="https://static.cnbetacdn.com/article/2021/0823/693107052400c6a.png" target="_blank"><img src="https://static.cnbetacdn.com/thumb/article/2021/0823/693107052400c6a.png" alt="2.png" referrerpolicy="no-referrer"></a></p><p>AMD 表示，根据实际产品的不同需求（包括性能、功耗、面积和成本），该公司将灵活选择封装和小芯片架构。</p><p><a href="https://static.cnbetacdn.com/article/2021/0823/ac43dff7834d8ee.png" target="_blank"><img src="https://static.cnbetacdn.com/thumb/article/2021/0823/ac43dff7834d8ee.png" alt="3.png" referrerpolicy="no-referrer"></a></p><p>2021 年内，AMD 将首次推出 3D Chiplet 设计。此前，我们已在消费级和服务器产品线上看到了 2D / 2.5D 封装。</p><p><a href="https://static.cnbetacdn.com/article/2021/0823/0abd5e93fc7cd8e.png" target="_blank"><img src="https://static.cnbetacdn.com/thumb/article/2021/0823/0abd5e93fc7cd8e.png" alt="4.png" referrerpolicy="no-referrer"></a></p><p>到哪随着 3D V-Cache 技术的引入，我们终于迈入了 3D 小芯片堆叠设计的新时代。</p><p><a href="https://static.cnbetacdn.com/article/2021/0823/f542a083f53a80f.png" target="_blank"><img src="https://static.cnbetacdn.com/thumb/article/2021/0823/f542a083f53a80f.png" alt="5.png" referrerpolicy="no-referrer"></a></p><p>AMD Zen 3 处理器将率先拥抱这项技术，主要是在 Zen 3 CCD 主芯片上方堆叠了 SRAM 缓存。</p><p><a href="https://static.cnbetacdn.com/article/2021/0823/081081cbcecf349.png" target="_blank"><img src="https://static.cnbetacdn.com/thumb/article/2021/0823/081081cbcecf349.png" alt="6.png" referrerpolicy="no-referrer"></a></p><p>此外 3D 小芯片技术还增加了互连密度，同时保持了较低的功耗和面积占用。</p><p><a href="https://static.cnbetacdn.com/article/2021/0823/74de7b545a7ac4f.png" target="_blank"><img src="https://static.cnbetacdn.com/thumb/article/2021/0823/74de7b545a7ac4f.png" alt="7.png" referrerpolicy="no-referrer"></a></p><p>AMD 还分享了如何将 3D V-Cache 技术集成到 Zen 3 CCD 上的一些细节。</p><p><a href="https://static.cnbetacdn.com/article/2021/0823/9b54ce5d8990e46.png" target="_blank"><img src="https://static.cnbetacdn.com/thumb/article/2021/0823/9b54ce5d8990e46.png" alt="8.png" referrerpolicy="no-referrer"></a></p><p>其中包括了使用 3D 微突（Micro Bump）和硅通孔（TSV）互连方案，结合全新的亲水介电键合与 Direct CU-CU 键合技术。</p><p><a href="https://static.cnbetacdn.com/article/2021/0823/487ca5503d43423.png" target="_blank"><img src="https://static.cnbetacdn.com/thumb/article/2021/0823/487ca5503d43423.png" alt="9.png" referrerpolicy="no-referrer"></a></p><p><a href="https://wccftech.com/amd-discloses-multi-layer-chip-design-era-starting-with-zen-3-with-3d-stacked-v-cache-technology/" target="_self">WCCFTech</a> 指出，得益于同台积电的深度合作设计与共同优化，新技术可将两个单独的小芯片粘合到一起。</p><p><a href="https://static.cnbetacdn.com/article/2021/0823/73ff6f2ddadfe11.png" target="_blank"><img src="https://static.cnbetacdn.com/thumb/article/2021/0823/73ff6f2ddadfe11.png" alt="10.png" referrerpolicy="no-referrer"></a></p><p>据 AMD 所述，混合键合的间距仅为 9u 。后端类似于硅通孔，且略小于<a data-link="1" href="https://c.duomai.com/track.php?site_id=242986&euid=&t=https://intel.jd.com/" target="_blank">英特尔</a>的 Forveros 互连（间距 10u）。</p><p><a href="https://static.cnbetacdn.com/article/2021/0823/3f4539904c2036e.png" target="_blank"><img src="https://static.cnbetacdn.com/thumb/article/2021/0823/3f4539904c2036e.png" alt="11.png" referrerpolicy="no-referrer"></a></p><p>得益于此，其达成了至少三倍于 Micron Bump 3D 方案的互连效能，密度是它的 15 倍以上。</p><p><a href="https://static.cnbetacdn.com/article/2021/0823/ae147f49e4cf373.png" target="_blank"><img src="https://static.cnbetacdn.com/thumb/article/2021/0823/ae147f49e4cf373.png" alt="12.png" referrerpolicy="no-referrer"></a></p><p>此外由于降低了 TSV 电容和电感，3D 小芯片设计还带来了更好的信号 / 功率表现。</p><p><a href="https://static.cnbetacdn.com/article/2021/0823/0168f4e9c9fc6c1.png" target="_blank"><img src="https://static.cnbetacdn.com/thumb/article/2021/0823/0168f4e9c9fc6c1.png" alt="13.png" referrerpolicy="no-referrer"></a></p><p>AMD 强调，在 CPU 上方集成缓存，只是其 3D 堆叠愿景的一个开始。</p><p><a href="https://static.cnbetacdn.com/article/2021/0823/e685be848ff49e8.png" target="_blank"><img src="https://static.cnbetacdn.com/thumb/article/2021/0823/e685be848ff49e8.png" alt="14.png" referrerpolicy="no-referrer"></a></p><p>展望未来，该公司还计划利用 3D 堆叠技术，实现核心 + 核心、以及 IP + IP 的堆叠。</p><p><a href="https://static.cnbetacdn.com/article/2021/0823/d60f1770bc2d558.png" target="_blank"><img src="https://static.cnbetacdn.com/thumb/article/2021/0823/d60f1770bc2d558.png" alt="15.png" referrerpolicy="no-referrer"></a></p><p>等到 Macroblocks 也能够 3D 堆叠那天，事情一定会变得更加疯狂。</p><p><a href="https://static.cnbetacdn.com/article/2021/0823/2ff68a2af816bf9.png" target="_blank"><img src="https://static.cnbetacdn.com/thumb/article/2021/0823/2ff68a2af816bf9.png" referrerpolicy="no-referrer"></a></p><p><a href="https://static.cnbetacdn.com/article/2021/0823/bb7f3cbce83b812.png" target="_blank"><img src="https://static.cnbetacdn.com/thumb/article/2021/0823/bb7f3cbce83b812.png" referrerpolicy="no-referrer"></a></p><p><a href="https://static.cnbetacdn.com/article/2021/0823/147c8a598deaf90.png" target="_blank"><img src="https://static.cnbetacdn.com/thumb/article/2021/0823/147c8a598deaf90.png" referrerpolicy="no-referrer"></a></p><p><a href="https://static.cnbetacdn.com/article/2021/0823/0476c528f50a816.png" target="_blank"><img src="https://static.cnbetacdn.com/thumb/article/2021/0823/0476c528f50a816.png" referrerpolicy="no-referrer"></a></p><p><a href="https://static.cnbetacdn.com/article/2021/0823/935c7e5ce339344.png" target="_blank"><img src="https://static.cnbetacdn.com/thumb/article/2021/0823/935c7e5ce339344.png" referrerpolicy="no-referrer"></a></p><p><a href="https://static.cnbetacdn.com/article/2021/0823/f152fa26b18af2c.png" target="_blank"><img src="https://static.cnbetacdn.com/thumb/article/2021/0823/f152fa26b18af2c.png" referrerpolicy="no-referrer"></a></p>   
</div>
            