D:\Telops\Common_HDL\DDR_Ctrl\ddr_wrapper_128d_27a_r1\ddr_wrapper_128d_27a_r1.ngc : D:\Telops\Common_HDL\Utilities\dcm_reset.vhd \
D:\Telops\Common_HDL\Utilities\srl_reset.vhd \
D:\Telops\Common_HDL\Utilities\gen_areset.vhd \
D:\Telops\Common_HDL\Utilities\double_sync.vhd \
D:\Telops\Common_HDL\Utilities\sync_reset.vhd \
D:\Telops\Common_HDL\Utilities\Clk_Divider.vhd \
D:\Telops\Common_HDL\telops.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_parameters_0.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_wr_data_fifo_16.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_wr_data_fifo_8.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_rd_wr_addr_fifo_0.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_backend_fifos_0.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_controller_iobs_0.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_v4_dq_iob.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_v4_dqs_iob.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_data_path_iobs_0.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_data_tap_inc.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_data_write_0.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_ddr_controller_0.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_idelay_ctrl.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_infrastructure.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_infrastructure_iobs_0.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_iobs_0.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_pattern_compare4.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_RAM_D_0.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_rd_data_fifo_0.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_rd_data_0.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_tap_ctrl_0.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_tap_logic_0.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_user_interface_0.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_data_path_0.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top_top_0.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\MIG\mem_interface_top.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\DDR_tester\dat_gen.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\DDR_tester\dat_path.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\Active-HDL\IFTIRS_dataproc\compile\ddr_test_sm.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\DDR_tester\adr_gen.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\DDR_tester\mctrl_iface.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\DDR_tester\mem_test.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\Active-HDL\IFTIRS_dataproc\compile\ddr_tester.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\DDR_Interface\DDR_Interface_FSM.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\DDR_Interface\DDR_wishbone.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\DDR_Interface\DDR_Interface.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\src\DDR_Interface\mig_adapt.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\Active-HDL\IFTIRS_dataproc\compile\ddr_top.vhd \
D:\Telops\Common_HDL\DDR_Ctrl\ddr_wrapper_128d_27a_r1\ddr_wrapper_128d_27a_r1.vhd
	D:\Telops\Common_HDL\DDR_Ctrl\ddr_wrapper_128d_27a_r1\make_ngc.bat