{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1656891628597 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656891628597 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jul 04 02:40:28 2022 " "Processing started: Mon Jul 04 02:40:28 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656891628597 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1656891628597 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_test -c vga_test " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_test -c vga_test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1656891628597 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "8 8 16 " "Parallel Compilation has detected 16 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 8 of the 8 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1656891628846 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" vga_test.v(21) " "Verilog HDL syntax error at vga_test.v(21) near text \"-\";  expecting \";\"" {  } { { "vga_test.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/VGA_Test/vga_test.v" 21 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1656891628861 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "back vga_test.v(22) " "Verilog HDL Declaration error at vga_test.v(22): identifier \"back\" is already declared in the present scope" {  } { { "vga_test.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/VGA_Test/vga_test.v" 22 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1656891628861 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" vga_test.v(22) " "Verilog HDL syntax error at vga_test.v(22) near text \"-\";  expecting \";\"" {  } { { "vga_test.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/VGA_Test/vga_test.v" 22 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1656891628861 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "back vga_test.v(23) " "Verilog HDL Declaration error at vga_test.v(23): identifier \"back\" is already declared in the present scope" {  } { { "vga_test.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/VGA_Test/vga_test.v" 23 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1656891628861 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" vga_test.v(23) " "Verilog HDL syntax error at vga_test.v(23) near text \"-\";  expecting \";\"" {  } { { "vga_test.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/VGA_Test/vga_test.v" 23 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1656891628861 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" vga_test.v(26) " "Verilog HDL syntax error at vga_test.v(26) near text \"-\";  expecting \";\"" {  } { { "vga_test.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/VGA_Test/vga_test.v" 26 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1656891628861 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "blue vga_test.v(27) " "Verilog HDL Declaration error at vga_test.v(27): identifier \"blue\" is already declared in the present scope" {  } { { "vga_test.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/VGA_Test/vga_test.v" 27 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1656891628861 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" vga_test.v(27) " "Verilog HDL syntax error at vga_test.v(27) near text \"-\";  expecting \";\"" {  } { { "vga_test.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/VGA_Test/vga_test.v" 27 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1656891628861 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "blue vga_test.v(28) " "Verilog HDL Declaration error at vga_test.v(28): identifier \"blue\" is already declared in the present scope" {  } { { "vga_test.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/VGA_Test/vga_test.v" 28 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1656891628861 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" vga_test.v(28) " "Verilog HDL syntax error at vga_test.v(28) near text \"-\";  expecting \";\"" {  } { { "vga_test.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/VGA_Test/vga_test.v" 28 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1656891628861 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" vga_test.v(31) " "Verilog HDL syntax error at vga_test.v(31) near text \"-\";  expecting \";\"" {  } { { "vga_test.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/VGA_Test/vga_test.v" 31 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1656891628861 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "gray vga_test.v(32) " "Verilog HDL Declaration error at vga_test.v(32): identifier \"gray\" is already declared in the present scope" {  } { { "vga_test.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/VGA_Test/vga_test.v" 32 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1656891628861 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" vga_test.v(32) " "Verilog HDL syntax error at vga_test.v(32) near text \"-\";  expecting \";\"" {  } { { "vga_test.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/VGA_Test/vga_test.v" 32 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1656891628861 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "gray vga_test.v(33) " "Verilog HDL Declaration error at vga_test.v(33): identifier \"gray\" is already declared in the present scope" {  } { { "vga_test.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/VGA_Test/vga_test.v" 33 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1656891628861 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" vga_test.v(33) " "Verilog HDL syntax error at vga_test.v(33) near text \"-\";  expecting \";\"" {  } { { "vga_test.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/VGA_Test/vga_test.v" 33 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1656891628861 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" vga_test.v(36) " "Verilog HDL syntax error at vga_test.v(36) near text \"-\";  expecting \";\"" {  } { { "vga_test.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/VGA_Test/vga_test.v" 36 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1656891628861 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "red vga_test.v(37) " "Verilog HDL Declaration error at vga_test.v(37): identifier \"red\" is already declared in the present scope" {  } { { "vga_test.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/VGA_Test/vga_test.v" 37 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1656891628861 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"-\";  expecting \";\" vga_test.v(37) " "Verilog HDL syntax error at vga_test.v(37) near text \"-\";  expecting \";\"" {  } { { "vga_test.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/VGA_Test/vga_test.v" 37 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1656891628861 ""}
{ "Error" "EVRFX_VERI_IDENTIFIER_ALREADY_DECLARED" "red vga_test.v(38) " "Verilog HDL Declaration error at vga_test.v(38): identifier \"red\" is already declared in the present scope" {  } { { "vga_test.v" "" { Text "C:/Users/Pineapple/Desktop/damn_okul/EE314/Term_Project/EE314-TermProject/3.Firmware/VGA_Test/vga_test.v" 38 0 0 } }  } 0 10149 "Verilog HDL Declaration error at %2!s!: identifier \"%1!s!\" is already declared in the present scope" 0 0 "Quartus II" 0 -1 1656891628861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_test.v 0 0 " "Found 0 design units, including 0 entities, in source file vga_test.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656891628861 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4655 " "Peak virtual memory: 4655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656891628926 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jul 04 02:40:28 2022 " "Processing ended: Mon Jul 04 02:40:28 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656891628926 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656891628926 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656891628926 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656891628926 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 0 s " "Quartus II Full Compilation was unsuccessful. 21 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656891629477 ""}
