{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1543013113692 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543013113692 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 16:45:13 2018 " "Processing started: Fri Nov 23 16:45:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543013113692 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543013113692 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TLS_Mk2_Test -c TLS_Mk2_Test " "Command: quartus_map --read_settings_files=on --write_settings_files=off TLS_Mk2_Test -c TLS_Mk2_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543013113692 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1543013114536 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1543013114536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "acl_mk2_test.bdf 1 1 " "Found 1 design units, including 1 entities, in source file acl_mk2_test.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ACL_Mk2_Test " "Found entity 1: ACL_Mk2_Test" {  } { { "ACL_Mk2_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/ACL_Mk2_Test.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543013122446 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1543013122446 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ACL_Mk2_Test " "Elaborating entity \"ACL_Mk2_Test\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1543013122634 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acl_machine_mk2.bdf 1 1 " "Using design file acl_machine_mk2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ACL_Machine_Mk2 " "Found entity 1: ACL_Machine_Mk2" {  } { { "acl_machine_mk2.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/acl_machine_mk2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543013122712 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543013122712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACL_Machine_Mk2 ACL_Machine_Mk2:inst " "Elaborating entity \"ACL_Machine_Mk2\" for hierarchy \"ACL_Machine_Mk2:inst\"" {  } { { "ACL_Mk2_Test.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/ACL_Mk2_Test.bdf" { { 336 544 840 432 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543013122712 ""}
{ "Warning" "WSGN_SEARCH_FILE" "tls_machine_mk2.bdf 1 1 " "Using design file tls_machine_mk2.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 TLS_Machine_Mk2 " "Found entity 1: TLS_Machine_Mk2" {  } { { "tls_machine_mk2.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/tls_machine_mk2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543013122806 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543013122806 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "TLS_Machine_Mk2 ACL_Machine_Mk2:inst\|TLS_Machine_Mk2:inst " "Elaborating entity \"TLS_Machine_Mk2\" for hierarchy \"ACL_Machine_Mk2:inst\|TLS_Machine_Mk2:inst\"" {  } { { "acl_machine_mk2.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/acl_machine_mk2.bdf" { { 392 400 712 488 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543013122822 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_tls.v 1 1 " "Using design file input_logic_tls.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_TLS " "Found entity 1: Input_Logic_TLS" {  } { { "input_logic_tls.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/input_logic_tls.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543013122931 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543013122931 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_TLS ACL_Machine_Mk2:inst\|TLS_Machine_Mk2:inst\|Input_Logic_TLS:inst " "Elaborating entity \"Input_Logic_TLS\" for hierarchy \"ACL_Machine_Mk2:inst\|TLS_Machine_Mk2:inst\|Input_Logic_TLS:inst\"" {  } { { "tls_machine_mk2.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/tls_machine_mk2.bdf" { { 320 328 480 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543013122931 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_tls.v 1 1 " "Using design file output_logic_tls.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_TLS " "Found entity 1: Output_Logic_TLS" {  } { { "output_logic_tls.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/output_logic_tls.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543013123025 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543013123025 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_TLS ACL_Machine_Mk2:inst\|TLS_Machine_Mk2:inst\|Output_Logic_TLS:inst5 " "Elaborating entity \"Output_Logic_TLS\" for hierarchy \"ACL_Machine_Mk2:inst\|TLS_Machine_Mk2:inst\|Output_Logic_TLS:inst5\"" {  } { { "tls_machine_mk2.bdf" "inst5" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/tls_machine_mk2.bdf" { { 320 632 784 400 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543013123025 ""}
{ "Warning" "WSGN_SEARCH_FILE" "acl_machine.bdf 1 1 " "Using design file acl_machine.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ACL_Machine " "Found entity 1: ACL_Machine" {  } { { "acl_machine.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/acl_machine.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543013123103 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543013123103 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ACL_Machine ACL_Machine_Mk2:inst\|ACL_Machine:inst4 " "Elaborating entity \"ACL_Machine\" for hierarchy \"ACL_Machine_Mk2:inst\|ACL_Machine:inst4\"" {  } { { "acl_machine_mk2.bdf" "inst4" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/acl_machine_mk2.bdf" { { 408 112 384 536 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543013123103 ""}
{ "Warning" "WSGN_SEARCH_FILE" "change_lane_acl.v 1 1 " "Using design file change_lane_acl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Change_Lane_ACL " "Found entity 1: Change_Lane_ACL" {  } { { "change_lane_acl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/change_lane_acl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543013123197 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543013123197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Change_Lane_ACL ACL_Machine_Mk2:inst\|ACL_Machine:inst4\|Change_Lane_ACL:inst2 " "Elaborating entity \"Change_Lane_ACL\" for hierarchy \"ACL_Machine_Mk2:inst\|ACL_Machine:inst4\|Change_Lane_ACL:inst2\"" {  } { { "acl_machine.bdf" "inst2" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/acl_machine.bdf" { { 376 992 1152 456 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543013123197 ""}
{ "Warning" "WSGN_SEARCH_FILE" "bus_combiner_acl.v 1 1 " "Using design file bus_combiner_acl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Bus_Combiner_ACL " "Found entity 1: Bus_Combiner_ACL" {  } { { "bus_combiner_acl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/bus_combiner_acl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543013123290 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543013123290 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bus_Combiner_ACL ACL_Machine_Mk2:inst\|ACL_Machine:inst4\|Bus_Combiner_ACL:inst " "Elaborating entity \"Bus_Combiner_ACL\" for hierarchy \"ACL_Machine_Mk2:inst\|ACL_Machine:inst4\|Bus_Combiner_ACL:inst\"" {  } { { "acl_machine.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/acl_machine.bdf" { { 376 816 968 456 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543013123290 ""}
{ "Warning" "WSGN_SEARCH_FILE" "mod5_counter_acl.bdf 1 1 " "Using design file mod5_counter_acl.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Mod5_Counter_ACL " "Found entity 1: Mod5_Counter_ACL" {  } { { "mod5_counter_acl.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/mod5_counter_acl.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543013123400 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543013123400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Mod5_Counter_ACL ACL_Machine_Mk2:inst\|ACL_Machine:inst4\|Mod5_Counter_ACL:ddfgs " "Elaborating entity \"Mod5_Counter_ACL\" for hierarchy \"ACL_Machine_Mk2:inst\|ACL_Machine:inst4\|Mod5_Counter_ACL:ddfgs\"" {  } { { "acl_machine.bdf" "ddfgs" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/acl_machine.bdf" { { 392 512 720 488 "ddfgs" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543013123400 ""}
{ "Warning" "WSGN_SEARCH_FILE" "output_logic_mod5_counter_acl.v 1 1 " "Using design file output_logic_mod5_counter_acl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Output_Logic_Mod5_Counter_ACL " "Found entity 1: Output_Logic_Mod5_Counter_ACL" {  } { { "output_logic_mod5_counter_acl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/output_logic_mod5_counter_acl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543013123509 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543013123509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Output_Logic_Mod5_Counter_ACL ACL_Machine_Mk2:inst\|ACL_Machine:inst4\|Mod5_Counter_ACL:ddfgs\|Output_Logic_Mod5_Counter_ACL:inst9 " "Elaborating entity \"Output_Logic_Mod5_Counter_ACL\" for hierarchy \"ACL_Machine_Mk2:inst\|ACL_Machine:inst4\|Mod5_Counter_ACL:ddfgs\|Output_Logic_Mod5_Counter_ACL:inst9\"" {  } { { "mod5_counter_acl.bdf" "inst9" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/mod5_counter_acl.bdf" { { 400 776 928 480 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543013123509 ""}
{ "Warning" "WSGN_SEARCH_FILE" "input_logic_mod5_counter_acl.v 1 1 " "Using design file input_logic_mod5_counter_acl.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Input_Logic_Mod5_Counter_ACL " "Found entity 1: Input_Logic_Mod5_Counter_ACL" {  } { { "input_logic_mod5_counter_acl.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/input_logic_mod5_counter_acl.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543013123603 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543013123603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Input_Logic_Mod5_Counter_ACL ACL_Machine_Mk2:inst\|ACL_Machine:inst4\|Mod5_Counter_ACL:ddfgs\|Input_Logic_Mod5_Counter_ACL:inst " "Elaborating entity \"Input_Logic_Mod5_Counter_ACL\" for hierarchy \"ACL_Machine_Mk2:inst\|ACL_Machine:inst4\|Mod5_Counter_ACL:ddfgs\|Input_Logic_Mod5_Counter_ACL:inst\"" {  } { { "mod5_counter_acl.bdf" "inst" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/mod5_counter_acl.bdf" { { 392 480 632 472 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543013123603 ""}
{ "Warning" "WSGN_SEARCH_FILE" "priority_encoder_4to2_tls.v 1 1 " "Using design file priority_encoder_4to2_tls.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Priority_Encoder_4to2_TLS " "Found entity 1: Priority_Encoder_4to2_TLS" {  } { { "priority_encoder_4to2_tls.v" "" { Text "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/priority_encoder_4to2_tls.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1543013123697 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1543013123697 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Priority_Encoder_4to2_TLS ACL_Machine_Mk2:inst\|Priority_Encoder_4to2_TLS:inst6 " "Elaborating entity \"Priority_Encoder_4to2_TLS\" for hierarchy \"ACL_Machine_Mk2:inst\|Priority_Encoder_4to2_TLS:inst6\"" {  } { { "acl_machine_mk2.bdf" "inst6" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/acl_machine_mk2.bdf" { { 408 -72 80 488 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543013123712 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1543013124853 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1543013126016 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1543013126016 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Select\[0\] " "No output dependent on input pin \"Select\[0\]\"" {  } { { "ACL_Mk2_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/ACL_Mk2_Test.bdf" { { 392 376 544 408 "Select" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1543013126566 "|ACL_Mk2_Test|Select[0]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1543013126566 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "15 " "Implemented 15 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1543013126566 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1543013126566 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1543013126566 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1543013126566 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "655 " "Peak virtual memory: 655 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543013126785 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 23 16:45:26 2018 " "Processing ended: Fri Nov 23 16:45:26 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543013126785 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543013126785 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543013126785 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1543013126785 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1543013128643 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1543013128643 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 23 16:45:28 2018 " "Processing started: Fri Nov 23 16:45:28 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1543013128643 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1543013128643 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off TLS_Mk2_Test -c TLS_Mk2_Test " "Command: quartus_fit --read_settings_files=off --write_settings_files=off TLS_Mk2_Test -c TLS_Mk2_Test" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1543013128643 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1543013128737 ""}
{ "Info" "0" "" "Project  = TLS_Mk2_Test" {  } {  } 0 0 "Project  = TLS_Mk2_Test" 0 0 "Fitter" 0 0 1543013128737 ""}
{ "Info" "0" "" "Revision = TLS_Mk2_Test" {  } {  } 0 0 "Revision = TLS_Mk2_Test" 0 0 "Fitter" 0 0 1543013128737 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1543013129003 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1543013129003 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "TLS_Mk2_Test EP4CE6E22C6 " "Automatically selected device EP4CE6E22C6 for design TLS_Mk2_Test" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1543013129190 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1543013129222 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1543013129222 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1543013129394 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "Selection\[1\] PIN_F19 " "Can't place node \"Selection\[1\]\" -- illegal location assignment PIN_F19" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { Selection[1] } } } { "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Selection\[1\]" } } } } { "ACL_Mk2_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/ACL_Mk2_Test.bdf" { { 360 840 1016 376 "Selection" "" } } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1543013129550 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "Selection\[0\] PIN_G19 " "Can't place node \"Selection\[0\]\" -- illegal location assignment PIN_G19" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { Selection[0] } } } { "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Selection\[0\]" } } } } { "ACL_Mk2_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/ACL_Mk2_Test.bdf" { { 360 840 1016 376 "Selection" "" } } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1543013129550 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "Select\[0\] PIN_AB28 " "Can't place node \"Select\[0\]\" -- illegal location assignment PIN_AB28" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { Select[0] } } } { "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Select\[0\]" } } } } { "ACL_Mk2_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/ACL_Mk2_Test.bdf" { { 392 376 544 408 "Select" "" } } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1543013129550 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "Select\[2\] PIN_AC27 " "Can't place node \"Select\[2\]\" -- illegal location assignment PIN_AC27" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { Select[2] } } } { "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Select\[2\]" } } } } { "ACL_Mk2_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/ACL_Mk2_Test.bdf" { { 392 376 544 408 "Select" "" } } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1543013129565 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "Select\[1\] PIN_AC28 " "Can't place node \"Select\[1\]\" -- illegal location assignment PIN_AC28" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { Select[1] } } } { "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Select\[1\]" } } } } { "ACL_Mk2_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/ACL_Mk2_Test.bdf" { { 392 376 544 408 "Select" "" } } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1543013129565 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "Select\[3\] PIN_AD27 " "Can't place node \"Select\[3\]\" -- illegal location assignment PIN_AD27" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { Select[3] } } } { "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Select\[3\]" } } } } { "ACL_Mk2_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/ACL_Mk2_Test.bdf" { { 392 376 544 408 "Select" "" } } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1543013129565 ""}
{ "Error" "EFITCC_FITCC_ILLEGAL_LOCATION_ASSIGNMENT" "Clock PIN_M23 " "Can't place node \"Clock\" -- illegal location assignment PIN_M23" {  } { { "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/intelfpga/18.0/quartus/bin64/pin_planner.ppl" { Clock } } } { "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/intelfpga/18.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "Clock" } } } } { "ACL_Mk2_Test.bdf" "" { Schematic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/ACL_Mk2_Test.bdf" { { 360 376 544 376 "Clock" "" } } } } { "temporary_test_loc" "" { Generic "U:/Classes/CPRE281/finalProj/Test_Files/Traffic_Light_Select_Mk2_Test/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 171016 "Can't place node \"%1!s!\" -- illegal location assignment %2!s!" 0 0 "Fitter" 0 -1 1543013129565 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1543013129565 ""}
{ "Error" "EFITCC_FITCC_FAIL" "" "Can't fit design in device" {  } {  } 0 171000 "Can't fit design in device" 0 0 "Fitter" 0 -1 1543013129690 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Fitter 8 s 1  Quartus Prime " "Quartus Prime Fitter was unsuccessful. 8 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "862 " "Peak virtual memory: 862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1543013130209 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 23 16:45:30 2018 " "Processing ended: Fri Nov 23 16:45:30 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1543013130209 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1543013130209 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1543013130209 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543013130209 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 10 s 15 s " "Quartus Prime Full Compilation was unsuccessful. 10 errors, 15 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1543013131460 ""}
