INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clarke/Desktop/Hardware-Software Interface/FinalProject/Sobel/Sobel.srcs/sources_1/new/Sobel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sobel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Clarke/Desktop/Hardware-Software Interface/FinalProject/Sobel/Sobel.srcs/sim_1/new/Sobel_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Sobel_tb
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [C:/Users/Clarke/Desktop/Hardware-Software Interface/FinalProject/Sobel/Sobel.srcs/sim_1/new/Sobel_tb.v:84]
