$date
	Wed Oct 07 17:52:48 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 2 ! M [1:0] $end
$var wire 4 " LCD [3:0] $end
$var reg 1 # PushC $end
$var reg 1 $ PushS $end
$var reg 1 % clock $end
$var reg 1 & reset $end
$scope module Caf1 $end
$var wire 1 # PushC $end
$var wire 1 $ PushS $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 1 ' TMR2ON $end
$var wire 1 ( TMR2 $end
$var wire 1 ) TMR1ON $end
$var wire 1 * TMR1 $end
$var wire 2 + T [1:0] $end
$var wire 1 , SignalS $end
$var wire 1 - SignalC $end
$var wire 2 . OK [1:0] $end
$var wire 2 / M [1:0] $end
$var wire 4 0 LCD [3:0] $end
$var wire 1 1 L1 $end
$var wire 1 2 F $end
$var wire 2 3 C [1:0] $end
$scope module Cafe1 $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 1 , Signal $end
$var wire 2 4 SN [1:0] $end
$var wire 2 5 S [1:0] $end
$var wire 2 6 OK [1:0] $end
$var wire 2 7 C [1:0] $end
$scope module C1 $end
$var wire 2 8 D [1:0] $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var reg 2 9 Q [1:0] $end
$upscope $end
$upscope $end
$scope module Confirm1 $end
$var wire 1 # Push $end
$var wire 1 : SN $end
$var wire 1 - Signal $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 1 ; S $end
$scope module D1 $end
$var wire 1 : D $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var reg 1 ; Q $end
$upscope $end
$upscope $end
$scope module LCD1 $end
$var wire 2 < C [1:0] $end
$var wire 1 ) TMR1ON $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 1 * TMR1 $end
$var wire 2 = T [1:0] $end
$var wire 4 > SN [3:0] $end
$var wire 4 ? S [3:0] $end
$var wire 2 @ OK [1:0] $end
$var wire 4 A LCD [3:0] $end
$var wire 1 2 F $end
$scope module D1 $end
$var wire 4 B D [3:0] $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var reg 4 C Q [3:0] $end
$upscope $end
$upscope $end
$scope module Okay1 $end
$var wire 1 - Signal $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 2 D SN [1:0] $end
$var wire 2 E S [1:0] $end
$var wire 2 F OK [1:0] $end
$scope module C1 $end
$var wire 2 G D [1:0] $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var reg 2 H Q [1:0] $end
$upscope $end
$upscope $end
$scope module Prepa1 $end
$var wire 1 2 F $end
$var wire 2 I OK [1:0] $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 1 ' TMR2ON $end
$var wire 1 ( TMR2 $end
$var wire 3 J SN [2:0] $end
$var wire 3 K S [2:0] $end
$var wire 2 L M [1:0] $end
$var wire 1 1 L1 $end
$scope module P1 $end
$var wire 3 M D [2:0] $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var reg 3 N Q [2:0] $end
$upscope $end
$upscope $end
$scope module Select1 $end
$var wire 1 $ Push $end
$var wire 1 O SN $end
$var wire 1 , Signal $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 1 P S $end
$scope module D1 $end
$var wire 1 O D $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var reg 1 P Q $end
$upscope $end
$upscope $end
$scope module T1 $end
$var wire 1 Q CLK $end
$var wire 1 ) TMR1ON $end
$var wire 1 % clock $end
$var wire 1 R zero $end
$var wire 8 S value [7:0] $end
$var wire 1 * TMR1 $end
$scope module T1 $end
$var wire 1 Q clock $end
$var wire 8 T maxvalue [7:0] $end
$var wire 1 U reset $end
$var reg 8 V value [7:0] $end
$var reg 1 R zero $end
$upscope $end
$scope module T2 $end
$var wire 1 W D $end
$var wire 1 R clock $end
$var wire 1 X reset $end
$var reg 1 * Q $end
$upscope $end
$upscope $end
$scope module T2 $end
$var wire 2 Y C [1:0] $end
$var wire 1 Z CLK $end
$var wire 1 1 L1 $end
$var wire 1 ' TMR2ON $end
$var wire 1 % clock $end
$var wire 1 [ zero2 $end
$var wire 1 \ zero1 $end
$var wire 8 ] value2 [7:0] $end
$var wire 8 ^ value1 [7:0] $end
$var wire 8 _ maxvalue2 [7:0] $end
$var wire 8 ` maxvalue1 [7:0] $end
$var wire 1 ( TMR2 $end
$var wire 2 a T [1:0] $end
$scope module T1 $end
$var wire 1 Z clock $end
$var wire 8 b maxvalue [7:0] $end
$var wire 1 c reset $end
$var reg 8 d value [7:0] $end
$var reg 1 \ zero $end
$upscope $end
$scope module T2 $end
$var wire 1 \ clock $end
$var wire 8 e maxvalue [7:0] $end
$var wire 1 f reset $end
$var reg 8 g value [7:0] $end
$var reg 1 [ zero $end
$upscope $end
$scope module T3 $end
$var wire 1 h D $end
$var wire 1 [ clock $end
$var wire 1 i reset $end
$var reg 1 ( Q $end
$upscope $end
$upscope $end
$scope module Tama1 $end
$var wire 2 j OK [1:0] $end
$var wire 1 , Signal $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var wire 2 k T [1:0] $end
$var wire 2 l SN [1:0] $end
$var wire 2 m S [1:0] $end
$scope module S1 $end
$var wire 2 n D [1:0] $end
$var wire 1 % clock $end
$var wire 1 & reset $end
$var reg 2 o Q [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx o
bx n
bx m
bx l
bx k
bx j
xi
1h
bx g
xf
b0xx e
bx d
xc
b0xxx b
bx a
b0xxx `
b0xx _
bx ^
bx ]
x\
x[
0Z
bx Y
xX
1W
bx V
xU
b101 T
bx S
xR
0Q
xP
0O
bx N
bx M
bx L
bx K
bx J
bx I
bx H
bx G
bx F
bx E
bx D
bx C
bx B
bx A
bx @
bx ?
bx >
bx =
bx <
x;
0:
bx 9
bx 8
bx 7
bx 6
bx 5
bx 4
bx 3
x2
x1
bx 0
bx /
bx .
0-
0,
bx +
x*
x)
x(
x'
0&
0%
0$
0#
bx "
bx !
$end
#1
0P
0;
xQ
xZ
1%
#2
0R
b0 S
b0 V
0*
0\
b0 ^
b0 d
0[
b0 ]
b0 g
0(
1U
1X
0)
b1 >
b1 B
b0 4
b0 8
b0 l
b0 n
b0 J
b0 M
b0 `
b0 b
1c
1f
1i
02
b0 _
b0 e
b0 D
b0 G
0'
01
b0 !
b0 /
b0 L
b0 "
b0 0
b0 A
b0 3
b0 7
b0 <
b0 Y
b0 +
b0 =
b0 a
b0 k
b0 .
b0 6
b0 @
b0 F
b0 I
b0 j
0Q
0Z
b0 K
b0 N
b0 ?
b0 C
b0 5
b0 9
b0 m
b0 o
b0 E
b0 H
0%
1&
#3
1%
#4
0%
0&
#5
b10 >
b10 B
b1 "
b1 0
b1 A
b1 ?
b1 C
1%
#6
0%
#7
b1 S
b1 V
1Q
0U
0X
1)
b10 >
b10 B
b10 "
b10 0
b10 A
b10 ?
b10 C
1%
#8
0Q
0%
#9
b10 S
b10 V
1Q
1%
#10
0Q
0%
#11
b11 S
b11 V
1Q
1%
#12
0Q
0%
b1 l
b1 n
1,
1O
1$
#13
b1 l
b1 n
b1 _
b1 e
0,
b1 +
b1 =
b1 a
b1 k
b100 S
b100 V
b1 m
b1 o
1P
1Q
1%
#14
0Q
0%
#15
b101 S
b101 V
1Q
1%
#16
0Q
0%
0O
0$
#17
b11 >
b11 B
1*
1R
b0 S
b0 V
0P
1Q
1%
#18
0Q
0%
#19
0*
1U
1X
0)
b11 "
b11 0
b11 A
0R
b0 S
b0 V
b11 ?
b11 C
0Q
1%
#20
0%
#21
1%
#22
0%
#23
1%
#24
0%
b10 l
b10 n
1,
1O
1$
#25
b100 >
b100 B
b10 l
b10 n
b10 _
b10 e
0,
b10 +
b10 =
b10 a
b10 k
b10 m
b10 o
1P
1%
#26
0%
#27
b100 >
b100 B
b100 "
b100 0
b100 A
b100 ?
b100 C
1%
#28
0%
0O
0$
#29
0P
1%
#30
0%
#31
1%
#32
0%
#33
1%
#34
0%
#35
1%
#36
0%
b11 l
b11 n
1,
1O
1$
#37
b101 >
b101 B
b11 l
b11 n
b11 _
b11 e
0,
b11 +
b11 =
b11 a
b11 k
b11 m
b11 o
1P
1%
#38
0%
#39
b101 "
b101 0
b101 A
b101 ?
b101 C
1%
#40
0%
0O
0$
#41
0P
1%
#42
0%
#43
1%
#44
0%
#45
1%
#46
0%
#47
1%
#48
0%
b1 l
b1 n
1,
1O
1$
#49
b11 >
b11 B
b1 l
b1 n
b1 _
b1 e
0,
b1 +
b1 =
b1 a
b1 k
b1 m
b1 o
1P
1%
#50
0%
#51
b11 "
b11 0
b11 A
b11 ?
b11 C
1%
#52
0%
0O
0$
#53
0P
1%
#54
0%
#55
1%
#56
0%
#57
1%
#58
0%
b1 D
b1 G
1-
1:
1#
#59
b110 >
b110 B
0-
b1 D
b1 G
b1 .
b1 6
b1 @
b1 F
b1 I
b1 j
1;
b1 E
b1 H
1%
#60
0%
#61
b1 S
b1 V
1Q
0U
0X
1)
b110 >
b110 B
b110 "
b110 0
b110 A
b110 ?
b110 C
1%
#62
0Q
0%
#63
b10 S
b10 V
1Q
1%
#64
0Q
0%
#65
b11 S
b11 V
1Q
1%
#66
0Q
0%
0:
0#
#67
b100 S
b100 V
0;
1Q
1%
#68
0Q
0%
#69
b101 S
b101 V
1Q
1%
#70
0Q
0%
#71
b111 >
b111 B
1*
1R
b0 S
b0 V
1Q
1%
#72
0Q
0%
#73
b111 "
b111 0
b111 A
0R
b1 S
b1 V
b111 ?
b111 C
1Q
1%
#74
0Q
0%
b1 4
b1 8
1,
1O
1$
#75
b1 4
b1 8
b1000 >
b1000 B
b100 `
b100 b
0,
b1 3
b1 7
b1 <
b1 Y
b10 S
b10 V
1P
b1 5
b1 9
1Q
1%
#76
0Q
0%
#77
0*
1U
1X
0)
b1000 "
b1000 0
b1000 A
b0 S
b0 V
b1000 ?
b1000 C
0Q
1%
#78
0%
0O
0$
#79
0P
1%
#80
0%
#81
1%
#82
0%
#83
1%
#84
0%
#85
1%
#86
0%
b10 4
b10 8
1,
1O
1$
#87
b1001 >
b1001 B
b10 4
b10 8
b10 `
b10 b
0,
b10 3
b10 7
b10 <
b10 Y
1P
b10 5
b10 9
1%
#88
0%
#89
b1001 "
b1001 0
b1001 A
b1001 ?
b1001 C
1%
#90
0%
0O
0$
#91
0P
1%
#92
0%
#93
1%
#94
0%
#95
1%
#96
0%
#97
1%
#98
0%
b11 4
b11 8
1,
1O
1$
#99
b1010 >
b1010 B
b11 4
b11 8
b100 `
b100 b
0,
b11 3
b11 7
b11 <
b11 Y
1P
b11 5
b11 9
1%
#100
0%
#101
b1010 "
b1010 0
b1010 A
b1010 ?
b1010 C
1%
#102
0%
0O
0$
#103
0P
1%
#104
0%
#105
1%
#106
0%
#107
1%
#108
0%
#109
1%
#110
0%
b1 4
b1 8
1,
1O
1$
#111
b1000 >
b1000 B
b1 4
b1 8
0,
b1 3
b1 7
b1 <
b1 Y
1P
b1 5
b1 9
1%
#112
0%
#113
b1000 "
b1000 0
b1000 A
b1000 ?
b1000 C
1%
#114
0%
0O
0$
#115
0P
1%
#116
0%
#117
1%
#118
0%
#119
1%
#120
0%
b10 D
b10 G
1-
1:
1#
#121
b1011 >
b1011 B
b10 D
b10 G
0-
b10 .
b10 6
b10 @
b10 F
b10 I
b10 j
b10 E
b10 H
1;
1%
#122
0%
0:
0#
#123
b1 S
b1 V
b1011 >
b1011 B
1Q
0U
0X
1)
b1011 "
b1011 0
b1011 A
0;
b1011 ?
b1011 C
1%
#124
0Q
0%
#125
b10 S
b10 V
1Q
1%
#126
0Q
0%
#127
b11 S
b11 V
1Q
1%
#128
0Q
0%
#129
b100 S
b100 V
1Q
1%
#130
0Q
0%
#131
b101 S
b101 V
1Q
1%
#132
0Q
0%
#133
b1101 >
b1101 B
1*
1R
b0 S
b0 V
1Q
1%
#134
0Q
0%
#135
0*
1U
1X
0)
b1101 "
b1101 0
b1101 A
0R
b0 S
b0 V
b1101 ?
b1101 C
0Q
1%
#136
0%
#137
1%
#138
0%
b11 D
b11 G
1-
1:
1#
#139
b0 >
b0 B
b1 J
b1 M
0-
b11 D
b11 G
b11 .
b11 6
b11 @
b11 F
b11 I
b11 j
1;
b11 E
b11 H
1%
#140
0%
0:
0#
#141
b1 ^
b1 d
1Z
0c
0f
0i
12
b1 !
b1 /
b1 L
1'
b0 "
b0 0
b0 A
b1 K
b1 N
b0 ?
b0 C
0;
1%
#142
0Z
0%
#143
b10 ^
b10 d
1Z
1%
#144
0Z
0%
#145
b11 ^
b11 d
1Z
1%
#146
0Z
0%
#147
b100 ^
b100 d
1Z
1%
#148
0Z
0%
#149
b1 ]
b1 g
1\
b0 ^
b0 d
1Z
1%
#150
0Z
0%
#151
0\
b1 ^
b1 d
1Z
1%
#152
0Z
0%
#153
b10 ^
b10 d
1Z
1%
#154
0Z
0%
#155
b11 ^
b11 d
1Z
1%
#156
0Z
0%
#157
b100 ^
b100 d
1Z
1%
#158
0Z
0%
#159
b10 J
b10 M
1(
1[
b0 ]
b0 g
1\
b0 ^
b0 d
1Z
1%
#160
0Z
0%
#161
0[
0(
b11 J
b11 M
b1 `
b1 b
1c
1f
1i
0'
11
b10 !
b10 /
b10 L
0\
b0 ^
b0 d
b10 K
b10 N
0Z
1%
#162
0%
#163
b1 ^
b1 d
1Z
0c
0f
0i
1'
b11 K
b11 N
1%
#164
0Z
0%
#165
b1 ]
b1 g
1\
b0 ^
b0 d
1Z
1%
#166
0Z
0%
#167
0\
b1 ^
b1 d
1Z
1%
#168
0Z
0%
#169
b100 J
b100 M
1(
1[
b0 ]
b0 g
1\
b0 ^
b0 d
1Z
1%
#170
0Z
0%
#171
0[
0(
b1 >
b1 B
b100 `
b100 b
1c
1f
1i
02
0'
01
b0 !
b0 /
b0 L
0\
b0 ^
b0 d
b100 K
b100 N
0Z
1%
#172
0%
#173
b1 "
b1 0
b1 A
b1 ?
b1 C
1%
#174
0%
b0 D
b0 G
1-
1:
1#
#175
b10 >
b10 B
b0 J
b0 M
0-
b0 D
b0 G
b0 .
b0 6
b0 @
b0 F
b0 I
b0 j
1;
b0 E
b0 H
1%
#176
0%
0:
0#
#177
b1 S
b1 V
1Q
0U
0X
1)
b10 >
b10 B
b10 "
b10 0
b10 A
b0 K
b0 N
b10 ?
b10 C
0;
1%
#178
0Q
0%
#179
b10 S
b10 V
1Q
1%
#180
0Q
0%
#181
b11 S
b11 V
1Q
1%
#182
0Q
0%
#183
b100 S
b100 V
1Q
1%
#184
0Q
0%
#185
b101 S
b101 V
1Q
1%
#186
0Q
0%
#187
b11 >
b11 B
1*
1R
b0 S
b0 V
1Q
1%
#188
0Q
0%
#189
0*
1U
1X
0)
b11 "
b11 0
b11 A
0R
b0 S
b0 V
b11 ?
b11 C
0Q
1%
#190
0%
#191
1%
#192
0%
#193
1%
#194
0%
#195
1%
#196
0%
#197
1%
#198
0%
#199
1%
#200
0%
