
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//grolbp_clang_-O3:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401400 <.init>:
  401400:	stp	x29, x30, [sp, #-16]!
  401404:	mov	x29, sp
  401408:	bl	4019fc <sqrt@plt+0x26c>
  40140c:	ldp	x29, x30, [sp], #16
  401410:	ret

Disassembly of section .plt:

0000000000401420 <_Znam@plt-0x20>:
  401420:	stp	x16, x30, [sp, #-16]!
  401424:	adrp	x16, 425000 <_ZdlPvm@@Base+0x156e4>
  401428:	ldr	x17, [x16, #4088]
  40142c:	add	x16, x16, #0xff8
  401430:	br	x17
  401434:	nop
  401438:	nop
  40143c:	nop

0000000000401440 <_Znam@plt>:
  401440:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401444:	ldr	x17, [x16]
  401448:	add	x16, x16, #0x0
  40144c:	br	x17

0000000000401450 <fputs@plt>:
  401450:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401454:	ldr	x17, [x16, #8]
  401458:	add	x16, x16, #0x8
  40145c:	br	x17

0000000000401460 <memcpy@plt>:
  401460:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401464:	ldr	x17, [x16, #16]
  401468:	add	x16, x16, #0x10
  40146c:	br	x17

0000000000401470 <fread@plt>:
  401470:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401474:	ldr	x17, [x16, #24]
  401478:	add	x16, x16, #0x18
  40147c:	br	x17

0000000000401480 <ungetc@plt>:
  401480:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401484:	ldr	x17, [x16, #32]
  401488:	add	x16, x16, #0x20
  40148c:	br	x17

0000000000401490 <_ZSt9terminatev@plt>:
  401490:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401494:	ldr	x17, [x16, #40]
  401498:	add	x16, x16, #0x28
  40149c:	br	x17

00000000004014a0 <strlen@plt>:
  4014a0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4014a4:	ldr	x17, [x16, #48]
  4014a8:	add	x16, x16, #0x30
  4014ac:	br	x17

00000000004014b0 <fprintf@plt>:
  4014b0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4014b4:	ldr	x17, [x16, #56]
  4014b8:	add	x16, x16, #0x38
  4014bc:	br	x17

00000000004014c0 <perror@plt>:
  4014c0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4014c4:	ldr	x17, [x16, #64]
  4014c8:	add	x16, x16, #0x40
  4014cc:	br	x17

00000000004014d0 <__cxa_begin_catch@plt>:
  4014d0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4014d4:	ldr	x17, [x16, #72]
  4014d8:	add	x16, x16, #0x48
  4014dc:	br	x17

00000000004014e0 <putc@plt>:
  4014e0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4014e4:	ldr	x17, [x16, #80]
  4014e8:	add	x16, x16, #0x50
  4014ec:	br	x17

00000000004014f0 <fclose@plt>:
  4014f0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4014f4:	ldr	x17, [x16, #88]
  4014f8:	add	x16, x16, #0x58
  4014fc:	br	x17

0000000000401500 <strtol@plt>:
  401500:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401504:	ldr	x17, [x16, #96]
  401508:	add	x16, x16, #0x60
  40150c:	br	x17

0000000000401510 <free@plt>:
  401510:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401514:	ldr	x17, [x16, #104]
  401518:	add	x16, x16, #0x68
  40151c:	br	x17

0000000000401520 <memset@plt>:
  401520:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401524:	ldr	x17, [x16, #112]
  401528:	add	x16, x16, #0x70
  40152c:	br	x17

0000000000401530 <strchr@plt>:
  401530:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401534:	ldr	x17, [x16, #120]
  401538:	add	x16, x16, #0x78
  40153c:	br	x17

0000000000401540 <_exit@plt>:
  401540:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401544:	ldr	x17, [x16, #128]
  401548:	add	x16, x16, #0x80
  40154c:	br	x17

0000000000401550 <strcpy@plt>:
  401550:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401554:	ldr	x17, [x16, #136]
  401558:	add	x16, x16, #0x88
  40155c:	br	x17

0000000000401560 <strtok@plt>:
  401560:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401564:	ldr	x17, [x16, #144]
  401568:	add	x16, x16, #0x90
  40156c:	br	x17

0000000000401570 <sprintf@plt>:
  401570:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401574:	ldr	x17, [x16, #152]
  401578:	add	x16, x16, #0x98
  40157c:	br	x17

0000000000401580 <__libc_start_main@plt>:
  401580:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401584:	ldr	x17, [x16, #160]
  401588:	add	x16, x16, #0xa0
  40158c:	br	x17

0000000000401590 <getc@plt>:
  401590:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401594:	ldr	x17, [x16, #168]
  401598:	add	x16, x16, #0xa8
  40159c:	br	x17

00000000004015a0 <strncmp@plt>:
  4015a0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4015a4:	ldr	x17, [x16, #176]
  4015a8:	add	x16, x16, #0xb0
  4015ac:	br	x17

00000000004015b0 <strncpy@plt>:
  4015b0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4015b4:	ldr	x17, [x16, #184]
  4015b8:	add	x16, x16, #0xb8
  4015bc:	br	x17

00000000004015c0 <fputc@plt>:
  4015c0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4015c4:	ldr	x17, [x16, #192]
  4015c8:	add	x16, x16, #0xc0
  4015cc:	br	x17

00000000004015d0 <fgets_unlocked@plt>:
  4015d0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4015d4:	ldr	x17, [x16, #200]
  4015d8:	add	x16, x16, #0xc8
  4015dc:	br	x17

00000000004015e0 <__ctype_b_loc@plt>:
  4015e0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4015e4:	ldr	x17, [x16, #208]
  4015e8:	add	x16, x16, #0xd0
  4015ec:	br	x17

00000000004015f0 <__isoc99_sscanf@plt>:
  4015f0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4015f4:	ldr	x17, [x16, #216]
  4015f8:	add	x16, x16, #0xd8
  4015fc:	br	x17

0000000000401600 <__cxa_atexit@plt>:
  401600:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401604:	ldr	x17, [x16, #224]
  401608:	add	x16, x16, #0xe0
  40160c:	br	x17

0000000000401610 <fflush@plt>:
  401610:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401614:	ldr	x17, [x16, #232]
  401618:	add	x16, x16, #0xe8
  40161c:	br	x17

0000000000401620 <tmpfile@plt>:
  401620:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401624:	ldr	x17, [x16, #240]
  401628:	add	x16, x16, #0xf0
  40162c:	br	x17

0000000000401630 <rewind@plt>:
  401630:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401634:	ldr	x17, [x16, #248]
  401638:	add	x16, x16, #0xf8
  40163c:	br	x17

0000000000401640 <_ZdaPv@plt>:
  401640:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401644:	ldr	x17, [x16, #256]
  401648:	add	x16, x16, #0x100
  40164c:	br	x17

0000000000401650 <__errno_location@plt>:
  401650:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401654:	ldr	x17, [x16, #264]
  401658:	add	x16, x16, #0x108
  40165c:	br	x17

0000000000401660 <wcwidth@plt>:
  401660:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401664:	ldr	x17, [x16, #272]
  401668:	add	x16, x16, #0x110
  40166c:	br	x17

0000000000401670 <fopen@plt>:
  401670:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401674:	ldr	x17, [x16, #280]
  401678:	add	x16, x16, #0x118
  40167c:	br	x17

0000000000401680 <strcmp@plt>:
  401680:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401684:	ldr	x17, [x16, #288]
  401688:	add	x16, x16, #0x120
  40168c:	br	x17

0000000000401690 <write@plt>:
  401690:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401694:	ldr	x17, [x16, #296]
  401698:	add	x16, x16, #0x128
  40169c:	br	x17

00000000004016a0 <malloc@plt>:
  4016a0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4016a4:	ldr	x17, [x16, #304]
  4016a8:	add	x16, x16, #0x130
  4016ac:	br	x17

00000000004016b0 <abort@plt>:
  4016b0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4016b4:	ldr	x17, [x16, #312]
  4016b8:	add	x16, x16, #0x138
  4016bc:	br	x17

00000000004016c0 <getenv@plt>:
  4016c0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4016c4:	ldr	x17, [x16, #320]
  4016c8:	add	x16, x16, #0x140
  4016cc:	br	x17

00000000004016d0 <strcasecmp@plt>:
  4016d0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4016d4:	ldr	x17, [x16, #328]
  4016d8:	add	x16, x16, #0x148
  4016dc:	br	x17

00000000004016e0 <__gxx_personality_v0@plt>:
  4016e0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4016e4:	ldr	x17, [x16, #336]
  4016e8:	add	x16, x16, #0x150
  4016ec:	br	x17

00000000004016f0 <tan@plt>:
  4016f0:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  4016f4:	ldr	x17, [x16, #344]
  4016f8:	add	x16, x16, #0x158
  4016fc:	br	x17

0000000000401700 <exit@plt>:
  401700:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401704:	ldr	x17, [x16, #352]
  401708:	add	x16, x16, #0x160
  40170c:	br	x17

0000000000401710 <fwrite@plt>:
  401710:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401714:	ldr	x17, [x16, #360]
  401718:	add	x16, x16, #0x168
  40171c:	br	x17

0000000000401720 <_Unwind_Resume@plt>:
  401720:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401724:	ldr	x17, [x16, #368]
  401728:	add	x16, x16, #0x170
  40172c:	br	x17

0000000000401730 <ferror@plt>:
  401730:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401734:	ldr	x17, [x16, #376]
  401738:	add	x16, x16, #0x178
  40173c:	br	x17

0000000000401740 <__gmon_start__@plt>:
  401740:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401744:	ldr	x17, [x16, #384]
  401748:	add	x16, x16, #0x180
  40174c:	br	x17

0000000000401750 <__cxa_pure_virtual@plt>:
  401750:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401754:	ldr	x17, [x16, #392]
  401758:	add	x16, x16, #0x188
  40175c:	br	x17

0000000000401760 <strcat@plt>:
  401760:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401764:	ldr	x17, [x16, #400]
  401768:	add	x16, x16, #0x190
  40176c:	br	x17

0000000000401770 <printf@plt>:
  401770:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401774:	ldr	x17, [x16, #408]
  401778:	add	x16, x16, #0x198
  40177c:	br	x17

0000000000401780 <vfprintf@plt>:
  401780:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401784:	ldr	x17, [x16, #416]
  401788:	add	x16, x16, #0x1a0
  40178c:	br	x17

0000000000401790 <sqrt@plt>:
  401790:	adrp	x16, 426000 <_Znam@GLIBCXX_3.4>
  401794:	ldr	x17, [x16, #424]
  401798:	add	x16, x16, #0x1a8
  40179c:	br	x17

Disassembly of section .text:

00000000004017a0 <_Znwm@@Base-0xe0cc>:
  4017a0:	adrp	x0, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4017a4:	add	x0, x0, #0x210
  4017a8:	b	40f928 <_ZdlPvm@@Base+0xc>
  4017ac:	stp	x29, x30, [sp, #-16]!
  4017b0:	mov	x29, sp
  4017b4:	adrp	x0, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4017b8:	add	x0, x0, #0x3a0
  4017bc:	bl	409614 <sqrt@plt+0x7e84>
  4017c0:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  4017c4:	ldr	x8, [x8, #1056]
  4017c8:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4017cc:	add	x9, x9, #0x3a8
  4017d0:	str	wzr, [x9]
  4017d4:	str	x8, [x9, #32]
  4017d8:	ldp	x29, x30, [sp], #16
  4017dc:	ret
  4017e0:	b	409614 <sqrt@plt+0x7e84>
  4017e4:	stp	x29, x30, [sp, #-32]!
  4017e8:	str	x19, [sp, #16]
  4017ec:	mov	x29, sp
  4017f0:	adrp	x19, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4017f4:	add	x19, x19, #0xee8
  4017f8:	mov	x0, x19
  4017fc:	bl	409614 <sqrt@plt+0x7e84>
  401800:	add	x0, x19, #0x1
  401804:	ldr	x19, [sp, #16]
  401808:	ldp	x29, x30, [sp], #32
  40180c:	b	40f928 <_ZdlPvm@@Base+0xc>
  401810:	stp	x29, x30, [sp, #-32]!
  401814:	str	x19, [sp, #16]
  401818:	mov	x29, sp
  40181c:	adrp	x19, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401820:	add	x19, x19, #0xef0
  401824:	adrp	x1, 412000 <_ZdlPvm@@Base+0x26e4>
  401828:	adrp	x2, 412000 <_ZdlPvm@@Base+0x26e4>
  40182c:	add	x1, x1, #0x2a4
  401830:	add	x2, x2, #0x2b4
  401834:	mov	x0, x19
  401838:	mov	w3, wzr
  40183c:	mov	w4, wzr
  401840:	bl	40fe28 <_ZdlPvm@@Base+0x50c>
  401844:	mov	x1, x19
  401848:	ldr	x19, [sp, #16]
  40184c:	adrp	x0, 40f000 <sqrt@plt+0xd870>
  401850:	adrp	x2, 426000 <_Znam@GLIBCXX_3.4>
  401854:	add	x0, x0, #0xfd8
  401858:	add	x2, x2, #0x1b8
  40185c:	ldp	x29, x30, [sp], #32
  401860:	b	401600 <__cxa_atexit@plt>
  401864:	stp	x29, x30, [sp, #-48]!
  401868:	str	x21, [sp, #16]
  40186c:	stp	x20, x19, [sp, #32]
  401870:	mov	x29, sp
  401874:	adrp	x19, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401878:	add	x19, x19, #0xfa0
  40187c:	mov	w8, #0x11                  	// #17
  401880:	mov	w0, #0x110                 	// #272
  401884:	str	w8, [x19, #8]
  401888:	bl	401440 <_Znam@plt>
  40188c:	movi	v0.2d, #0x0
  401890:	str	x0, [x19]
  401894:	stp	q0, q0, [x0]
  401898:	stp	q0, q0, [x0, #32]
  40189c:	stp	q0, q0, [x0, #64]
  4018a0:	stp	q0, q0, [x0, #96]
  4018a4:	stp	q0, q0, [x0, #128]
  4018a8:	stp	q0, q0, [x0, #160]
  4018ac:	stp	q0, q0, [x0, #192]
  4018b0:	stp	q0, q0, [x0, #224]
  4018b4:	str	q0, [x0, #256]
  4018b8:	adrp	x0, 40e000 <sqrt@plt+0xc870>
  4018bc:	adrp	x2, 426000 <_Znam@GLIBCXX_3.4>
  4018c0:	add	x0, x0, #0x274
  4018c4:	add	x2, x2, #0x1b8
  4018c8:	mov	x1, x19
  4018cc:	str	wzr, [x19, #12]
  4018d0:	bl	401600 <__cxa_atexit@plt>
  4018d4:	adrp	x21, 426000 <_Znam@GLIBCXX_3.4>
  4018d8:	mov	x20, #0xffffffffffffe500    	// #-6912
  4018dc:	add	x21, x21, #0x5d8
  4018e0:	mov	w0, #0x8                   	// #8
  4018e4:	bl	401440 <_Znam@plt>
  4018e8:	add	x8, x21, x20
  4018ec:	ldr	x9, [x8, #6920]
  4018f0:	ldr	x1, [x8, #6912]
  4018f4:	mov	x2, x0
  4018f8:	str	x9, [x0]
  4018fc:	mov	x0, x19
  401900:	bl	40e2e0 <sqrt@plt+0xcb50>
  401904:	adds	x20, x20, #0x10
  401908:	b.ne	4018e0 <sqrt@plt+0x150>  // b.any
  40190c:	ldp	x20, x19, [sp, #32]
  401910:	ldr	x21, [sp, #16]
  401914:	ldp	x29, x30, [sp], #48
  401918:	ret
  40191c:	stp	x29, x30, [sp, #-32]!
  401920:	str	x19, [sp, #16]
  401924:	mov	x29, sp
  401928:	adrp	x19, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40192c:	add	x19, x19, #0xfe0
  401930:	mov	x0, x19
  401934:	bl	40f200 <sqrt@plt+0xda70>
  401938:	mov	x1, x19
  40193c:	ldr	x19, [sp, #16]
  401940:	adrp	x0, 40f000 <sqrt@plt+0xd870>
  401944:	adrp	x2, 426000 <_Znam@GLIBCXX_3.4>
  401948:	add	x0, x0, #0x374
  40194c:	add	x2, x2, #0x1b8
  401950:	ldp	x29, x30, [sp], #32
  401954:	b	401600 <__cxa_atexit@plt>
  401958:	b	40f928 <_ZdlPvm@@Base+0xc>
  40195c:	stp	x29, x30, [sp, #-16]!
  401960:	mov	x29, sp
  401964:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  401968:	adrp	x1, 410000 <_ZdlPvm@@Base+0x6e4>
  40196c:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  401970:	add	x0, x0, #0x418
  401974:	add	x1, x1, #0xfab
  401978:	mov	w2, wzr
  40197c:	str	xzr, [x8, #1040]
  401980:	bl	41051c <_ZdlPvm@@Base+0xc00>
  401984:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  401988:	adrp	x1, 413000 <_ZdlPvm@@Base+0x36e4>
  40198c:	add	x0, x0, #0x420
  401990:	add	x1, x1, #0x2b8
  401994:	mov	w2, wzr
  401998:	ldp	x29, x30, [sp], #16
  40199c:	b	41051c <_ZdlPvm@@Base+0xc00>
  4019a0:	adrp	x0, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  4019a4:	add	x0, x0, #0x428
  4019a8:	b	409614 <sqrt@plt+0x7e84>
  4019ac:	mov	x29, #0x0                   	// #0
  4019b0:	mov	x30, #0x0                   	// #0
  4019b4:	mov	x5, x0
  4019b8:	ldr	x1, [sp]
  4019bc:	add	x2, sp, #0x8
  4019c0:	mov	x6, sp
  4019c4:	movz	x0, #0x0, lsl #48
  4019c8:	movk	x0, #0x0, lsl #32
  4019cc:	movk	x0, #0x40, lsl #16
  4019d0:	movk	x0, #0x3b80
  4019d4:	movz	x3, #0x0, lsl #48
  4019d8:	movk	x3, #0x0, lsl #32
  4019dc:	movk	x3, #0x41, lsl #16
  4019e0:	movk	x3, #0x9a0
  4019e4:	movz	x4, #0x0, lsl #48
  4019e8:	movk	x4, #0x0, lsl #32
  4019ec:	movk	x4, #0x41, lsl #16
  4019f0:	movk	x4, #0xa20
  4019f4:	bl	401580 <__libc_start_main@plt>
  4019f8:	bl	4016b0 <abort@plt>
  4019fc:	adrp	x0, 425000 <_ZdlPvm@@Base+0x156e4>
  401a00:	ldr	x0, [x0, #4064]
  401a04:	cbz	x0, 401a0c <sqrt@plt+0x27c>
  401a08:	b	401740 <__gmon_start__@plt>
  401a0c:	ret
  401a10:	adrp	x0, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401a14:	add	x0, x0, #0x1f0
  401a18:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401a1c:	add	x1, x1, #0x1f0
  401a20:	cmp	x1, x0
  401a24:	b.eq	401a3c <sqrt@plt+0x2ac>  // b.none
  401a28:	adrp	x1, 410000 <_ZdlPvm@@Base+0x6e4>
  401a2c:	ldr	x1, [x1, #2632]
  401a30:	cbz	x1, 401a3c <sqrt@plt+0x2ac>
  401a34:	mov	x16, x1
  401a38:	br	x16
  401a3c:	ret
  401a40:	adrp	x0, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401a44:	add	x0, x0, #0x1f0
  401a48:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401a4c:	add	x1, x1, #0x1f0
  401a50:	sub	x1, x1, x0
  401a54:	lsr	x2, x1, #63
  401a58:	add	x1, x2, x1, asr #3
  401a5c:	cmp	xzr, x1, asr #1
  401a60:	asr	x1, x1, #1
  401a64:	b.eq	401a7c <sqrt@plt+0x2ec>  // b.none
  401a68:	adrp	x2, 410000 <_ZdlPvm@@Base+0x6e4>
  401a6c:	ldr	x2, [x2, #2640]
  401a70:	cbz	x2, 401a7c <sqrt@plt+0x2ec>
  401a74:	mov	x16, x2
  401a78:	br	x16
  401a7c:	ret
  401a80:	stp	x29, x30, [sp, #-32]!
  401a84:	mov	x29, sp
  401a88:	str	x19, [sp, #16]
  401a8c:	adrp	x19, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401a90:	ldrb	w0, [x19, #520]
  401a94:	cbnz	w0, 401aa4 <sqrt@plt+0x314>
  401a98:	bl	401a10 <sqrt@plt+0x280>
  401a9c:	mov	w0, #0x1                   	// #1
  401aa0:	strb	w0, [x19, #520]
  401aa4:	ldr	x19, [sp, #16]
  401aa8:	ldp	x29, x30, [sp], #32
  401aac:	ret
  401ab0:	b	401a40 <sqrt@plt+0x2b0>
  401ab4:	stp	x29, x30, [sp, #-32]!
  401ab8:	str	x19, [sp, #16]
  401abc:	mov	x29, sp
  401ac0:	mov	x19, x0
  401ac4:	bl	40a070 <sqrt@plt+0x88e0>
  401ac8:	adrp	x8, 410000 <_ZdlPvm@@Base+0x6e4>
  401acc:	add	x8, x8, #0xb28
  401ad0:	str	x8, [x19]
  401ad4:	ldr	x19, [sp, #16]
  401ad8:	ldp	x29, x30, [sp], #32
  401adc:	ret
  401ae0:	b	40a0d8 <sqrt@plt+0x8948>
  401ae4:	stp	x29, x30, [sp, #-32]!
  401ae8:	str	x19, [sp, #16]
  401aec:	mov	x29, sp
  401af0:	mov	x19, x0
  401af4:	bl	40a0d8 <sqrt@plt+0x8948>
  401af8:	mov	x0, x19
  401afc:	ldr	x19, [sp, #16]
  401b00:	ldp	x29, x30, [sp], #32
  401b04:	b	40f910 <_ZdlPv@@Base>
  401b08:	stp	x29, x30, [sp, #-32]!
  401b0c:	stp	x20, x19, [sp, #16]
  401b10:	mov	x29, sp
  401b14:	mov	x20, x0
  401b18:	mov	w0, #0x78                  	// #120
  401b1c:	bl	40f86c <_Znwm@@Base>
  401b20:	mov	x19, x0
  401b24:	mov	x1, x20
  401b28:	bl	40a070 <sqrt@plt+0x88e0>
  401b2c:	adrp	x8, 410000 <_ZdlPvm@@Base+0x6e4>
  401b30:	add	x8, x8, #0xb28
  401b34:	mov	w9, #0x1                   	// #1
  401b38:	mov	x0, x19
  401b3c:	mov	x1, xzr
  401b40:	mov	w2, wzr
  401b44:	str	xzr, [x19, #104]
  401b48:	str	x8, [x19]
  401b4c:	strb	w9, [x19, #112]
  401b50:	bl	40b408 <sqrt@plt+0x9c78>
  401b54:	cbz	w0, 401b68 <sqrt@plt+0x3d8>
  401b58:	mov	x0, x19
  401b5c:	ldp	x20, x19, [sp, #16]
  401b60:	ldp	x29, x30, [sp], #32
  401b64:	ret
  401b68:	ldr	x8, [x19]
  401b6c:	mov	x0, x19
  401b70:	ldr	x8, [x8, #8]
  401b74:	blr	x8
  401b78:	mov	x19, xzr
  401b7c:	mov	x0, x19
  401b80:	ldp	x20, x19, [sp, #16]
  401b84:	ldp	x29, x30, [sp], #32
  401b88:	ret
  401b8c:	mov	x20, x0
  401b90:	mov	x0, x19
  401b94:	bl	40f910 <_ZdlPv@@Base>
  401b98:	mov	x0, x20
  401b9c:	bl	401720 <_Unwind_Resume@plt>
  401ba0:	sub	sp, sp, #0x50
  401ba4:	stp	x29, x30, [sp, #16]
  401ba8:	str	x23, [sp, #32]
  401bac:	stp	x22, x21, [sp, #48]
  401bb0:	stp	x20, x19, [sp, #64]
  401bb4:	add	x29, sp, #0x10
  401bb8:	mov	x23, x1
  401bbc:	adrp	x1, 410000 <_ZdlPvm@@Base+0x6e4>
  401bc0:	mov	x19, x0
  401bc4:	add	x1, x1, #0xc48
  401bc8:	mov	x0, x23
  401bcc:	mov	w21, w4
  401bd0:	mov	x22, x3
  401bd4:	mov	x20, x2
  401bd8:	bl	401680 <strcmp@plt>
  401bdc:	cbnz	w0, 401c40 <sqrt@plt+0x4b0>
  401be0:	cbnz	x20, 401c14 <sqrt@plt+0x484>
  401be4:	mov	x0, sp
  401be8:	mov	x1, x23
  401bec:	bl	4097e0 <sqrt@plt+0x8050>
  401bf0:	adrp	x4, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401bf4:	adrp	x2, 410000 <_ZdlPvm@@Base+0x6e4>
  401bf8:	add	x4, x4, #0xed8
  401bfc:	add	x2, x2, #0xc50
  401c00:	mov	x3, sp
  401c04:	mov	x0, x22
  401c08:	mov	w1, w21
  401c0c:	mov	x5, x4
  401c10:	bl	409c94 <sqrt@plt+0x8504>
  401c14:	mov	x0, x20
  401c18:	bl	4014a0 <strlen@plt>
  401c1c:	add	x0, x0, #0x1
  401c20:	bl	401440 <_Znam@plt>
  401c24:	mov	x1, x20
  401c28:	str	x0, [x19, #104]
  401c2c:	bl	401550 <strcpy@plt>
  401c30:	ldrb	w8, [x20]
  401c34:	cmp	w8, #0x4e
  401c38:	b.ne	401c40 <sqrt@plt+0x4b0>  // b.any
  401c3c:	strb	wzr, [x19, #112]
  401c40:	ldp	x20, x19, [sp, #64]
  401c44:	ldp	x22, x21, [sp, #48]
  401c48:	ldr	x23, [sp, #32]
  401c4c:	ldp	x29, x30, [sp, #16]
  401c50:	add	sp, sp, #0x50
  401c54:	ret
  401c58:	sub	sp, sp, #0x60
  401c5c:	stp	x29, x30, [sp, #32]
  401c60:	str	x23, [sp, #48]
  401c64:	stp	x22, x21, [sp, #64]
  401c68:	stp	x20, x19, [sp, #80]
  401c6c:	add	x29, sp, #0x20
  401c70:	stp	q0, q1, [sp]
  401c74:	mov	w20, w1
  401c78:	mov	x19, x0
  401c7c:	bl	408168 <sqrt@plt+0x69d8>
  401c80:	adrp	x9, 410000 <_ZdlPvm@@Base+0x6e4>
  401c84:	ldr	d0, [x9, #2648]
  401c88:	adrp	x8, 410000 <_ZdlPvm@@Base+0x6e4>
  401c8c:	add	x8, x8, #0xb50
  401c90:	mov	w10, #0xffffffff            	// #-1
  401c94:	str	xzr, [x19, #72]
  401c98:	str	wzr, [x19, #80]
  401c9c:	strh	wzr, [x19, #84]
  401ca0:	str	x8, [x19]
  401ca4:	str	w10, [x19, #60]
  401ca8:	str	w10, [x19, #92]
  401cac:	stur	d0, [x19, #52]
  401cb0:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401cb4:	ldr	x3, [x8, #504]
  401cb8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  401cbc:	adrp	x22, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401cc0:	add	x0, x0, #0xc72
  401cc4:	mov	w1, #0x1f                  	// #31
  401cc8:	mov	w2, #0x1                   	// #1
  401ccc:	str	x3, [x22, #568]
  401cd0:	bl	401710 <fwrite@plt>
  401cd4:	ldr	x3, [x22, #568]
  401cd8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  401cdc:	add	x0, x0, #0xf33
  401ce0:	mov	w1, #0x17                  	// #23
  401ce4:	mov	w2, #0x1                   	// #1
  401ce8:	bl	401710 <fwrite@plt>
  401cec:	adrp	x23, 426000 <_Znam@GLIBCXX_3.4>
  401cf0:	mov	x21, xzr
  401cf4:	add	x23, x23, #0x1c0
  401cf8:	ldrb	w0, [x23, x21]
  401cfc:	ldr	x1, [x22, #568]
  401d00:	bl	4015c0 <fputc@plt>
  401d04:	add	x21, x21, #0x1
  401d08:	cmp	x21, #0x2ca
  401d0c:	b.ne	401cf8 <sqrt@plt+0x568>  // b.any
  401d10:	ldr	x3, [x22, #568]
  401d14:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  401d18:	add	x0, x0, #0xf4b
  401d1c:	mov	w1, #0x9                   	// #9
  401d20:	mov	w2, #0x1                   	// #1
  401d24:	bl	401710 <fwrite@plt>
  401d28:	ldr	x3, [x22, #568]
  401d2c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  401d30:	add	x0, x0, #0xc7b
  401d34:	mov	w1, #0x16                  	// #22
  401d38:	mov	w2, #0x1                   	// #1
  401d3c:	bl	401710 <fwrite@plt>
  401d40:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  401d44:	ldr	w23, [x8, #1168]
  401d48:	tbz	w23, #31, 401d54 <sqrt@plt+0x5c4>
  401d4c:	mov	w23, wzr
  401d50:	str	wzr, [x8, #1168]
  401d54:	mov	w8, #0xe                   	// #14
  401d58:	str	w8, [x19, #96]
  401d5c:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401d60:	ldr	x21, [x9, #3856]
  401d64:	cbz	x21, 401e04 <sqrt@plt+0x674>
  401d68:	adrp	x0, 412000 <_ZdlPvm@@Base+0x26e4>
  401d6c:	add	x0, x0, #0x716
  401d70:	mov	x1, x21
  401d74:	bl	4016d0 <strcasecmp@plt>
  401d78:	cbz	w0, 401dc0 <sqrt@plt+0x630>
  401d7c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  401d80:	add	x0, x0, #0xff0
  401d84:	mov	x1, x21
  401d88:	bl	4016d0 <strcasecmp@plt>
  401d8c:	cbz	w0, 401dc8 <sqrt@plt+0x638>
  401d90:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  401d94:	add	x0, x0, #0xff7
  401d98:	mov	x1, x21
  401d9c:	bl	4016d0 <strcasecmp@plt>
  401da0:	cbz	w0, 401dd0 <sqrt@plt+0x640>
  401da4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  401da8:	add	x0, x0, #0xffd
  401dac:	mov	x1, x21
  401db0:	bl	4016d0 <strcasecmp@plt>
  401db4:	cbz	w0, 401dd8 <sqrt@plt+0x648>
  401db8:	mov	w8, #0x52                  	// #82
  401dbc:	b	401dec <sqrt@plt+0x65c>
  401dc0:	mov	x8, xzr
  401dc4:	b	401ddc <sqrt@plt+0x64c>
  401dc8:	mov	w8, #0x1                   	// #1
  401dcc:	b	401ddc <sqrt@plt+0x64c>
  401dd0:	mov	w8, #0x2                   	// #2
  401dd4:	b	401ddc <sqrt@plt+0x64c>
  401dd8:	mov	w8, #0x3                   	// #3
  401ddc:	adrp	x9, 410000 <_ZdlPvm@@Base+0x6e4>
  401de0:	add	x9, x9, #0xc08
  401de4:	add	x8, x9, x8, lsl #4
  401de8:	ldr	w8, [x8, #8]
  401dec:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401df0:	ldr	w9, [x9, #3852]
  401df4:	stp	w8, w9, [x19, #96]
  401df8:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401dfc:	ldr	w9, [x9, #3848]
  401e00:	str	w9, [x19, #104]
  401e04:	tbnz	w20, #31, 401e40 <sqrt@plt+0x6b0>
  401e08:	str	w20, [x19, #96]
  401e0c:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401e10:	ldr	s0, [x8, #3840]
  401e14:	ldp	q2, q1, [sp]
  401e18:	mov	w8, w20
  401e1c:	sxtl	v0.2d, v0.2s
  401e20:	mov	v1.d[1], v2.d[0]
  401e24:	scvtf	d0, d0
  401e28:	fmul	v0.2d, v1.2d, v0.d[0]
  401e2c:	fmov	v1.2d, #5.000000000000000000e-01
  401e30:	fadd	v0.2d, v0.2d, v1.2d
  401e34:	fcvtzs	v0.2d, v0.2d
  401e38:	xtn	v0.2s, v0.2d
  401e3c:	stur	d0, [x19, #100]
  401e40:	cmp	w8, #0x4f
  401e44:	orr	w1, w23, w8
  401e48:	b.gt	401e5c <sqrt@plt+0x6cc>
  401e4c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  401e50:	add	x0, x0, #0xc92
  401e54:	bl	401efc <sqrt@plt+0x76c>
  401e58:	b	401e6c <sqrt@plt+0x6dc>
  401e5c:	ldp	w2, w3, [x19, #100]
  401e60:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  401e64:	add	x0, x0, #0xc98
  401e68:	bl	401efc <sqrt@plt+0x76c>
  401e6c:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  401e70:	ldr	w1, [x8, #1172]
  401e74:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  401e78:	add	x0, x0, #0xca4
  401e7c:	bl	401efc <sqrt@plt+0x76c>
  401e80:	ldr	x3, [x22, #568]
  401e84:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  401e88:	add	x0, x0, #0xcab
  401e8c:	mov	w1, #0x15                  	// #21
  401e90:	mov	w2, #0x1                   	// #1
  401e94:	bl	401710 <fwrite@plt>
  401e98:	ldr	x0, [x22, #568]
  401e9c:	adrp	x1, 410000 <_ZdlPvm@@Base+0x6e4>
  401ea0:	add	x1, x1, #0xf55
  401ea4:	mov	w2, wzr
  401ea8:	mov	w3, wzr
  401eac:	bl	4014b0 <fprintf@plt>
  401eb0:	ldr	x3, [x22, #568]
  401eb4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  401eb8:	add	x0, x0, #0xcc1
  401ebc:	mov	w1, #0x8                   	// #8
  401ec0:	mov	w2, #0x1                   	// #1
  401ec4:	bl	401710 <fwrite@plt>
  401ec8:	ldr	x3, [x22, #568]
  401ecc:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  401ed0:	add	x0, x0, #0xcca
  401ed4:	mov	w1, #0xa                   	// #10
  401ed8:	mov	w2, #0x1                   	// #1
  401edc:	bl	401710 <fwrite@plt>
  401ee0:	strh	wzr, [x19, #84]
  401ee4:	ldp	x20, x19, [sp, #80]
  401ee8:	ldp	x22, x21, [sp, #64]
  401eec:	ldr	x23, [sp, #48]
  401ef0:	ldp	x29, x30, [sp, #32]
  401ef4:	add	sp, sp, #0x60
  401ef8:	ret
  401efc:	sub	sp, sp, #0x120
  401f00:	stp	x29, x30, [sp, #256]
  401f04:	add	x29, sp, #0x100
  401f08:	mov	x9, #0xffffffffffffffc8    	// #-56
  401f0c:	mov	x10, sp
  401f10:	sub	x11, x29, #0x78
  401f14:	movk	x9, #0xff80, lsl #32
  401f18:	add	x12, x29, #0x20
  401f1c:	add	x10, x10, #0x80
  401f20:	add	x11, x11, #0x38
  401f24:	adrp	x13, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401f28:	stp	x10, x9, [x29, #-16]
  401f2c:	stp	x12, x11, [x29, #-32]
  401f30:	mov	x8, x0
  401f34:	stp	x1, x2, [x29, #-120]
  401f38:	stp	x3, x4, [x29, #-104]
  401f3c:	stp	x5, x6, [x29, #-88]
  401f40:	stur	x7, [x29, #-72]
  401f44:	stp	q0, q1, [sp]
  401f48:	ldr	x0, [x13, #568]
  401f4c:	ldp	q0, q1, [x29, #-32]
  401f50:	sub	x2, x29, #0x40
  401f54:	mov	x1, x8
  401f58:	str	x28, [sp, #272]
  401f5c:	stp	q2, q3, [sp, #32]
  401f60:	stp	q4, q5, [sp, #64]
  401f64:	stp	q6, q7, [sp, #96]
  401f68:	stp	q0, q1, [x29, #-64]
  401f6c:	bl	401780 <vfprintf@plt>
  401f70:	ldr	x28, [sp, #272]
  401f74:	ldp	x29, x30, [sp, #256]
  401f78:	add	sp, sp, #0x120
  401f7c:	ret
  401f80:	stp	x29, x30, [sp, #-32]!
  401f84:	stp	x20, x19, [sp, #16]
  401f88:	mov	x29, sp
  401f8c:	adrp	x8, 410000 <_ZdlPvm@@Base+0x6e4>
  401f90:	add	x8, x8, #0xb50
  401f94:	str	x8, [x0]
  401f98:	adrp	x20, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401f9c:	ldr	x3, [x20, #568]
  401fa0:	mov	x19, x0
  401fa4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  401fa8:	add	x0, x0, #0xcd5
  401fac:	mov	w1, #0x6                   	// #6
  401fb0:	mov	w2, #0x1                   	// #1
  401fb4:	bl	401710 <fwrite@plt>
  401fb8:	ldr	x3, [x20, #568]
  401fbc:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  401fc0:	add	x0, x0, #0xcdc
  401fc4:	mov	w1, #0x4                   	// #4
  401fc8:	mov	w2, #0x1                   	// #1
  401fcc:	bl	401710 <fwrite@plt>
  401fd0:	mov	x0, x19
  401fd4:	ldp	x20, x19, [sp, #16]
  401fd8:	ldp	x29, x30, [sp], #32
  401fdc:	b	408180 <sqrt@plt+0x69f0>
  401fe0:	stp	x29, x30, [sp, #-32]!
  401fe4:	stp	x20, x19, [sp, #16]
  401fe8:	mov	x29, sp
  401fec:	adrp	x8, 410000 <_ZdlPvm@@Base+0x6e4>
  401ff0:	add	x8, x8, #0xb50
  401ff4:	str	x8, [x0]
  401ff8:	adrp	x20, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  401ffc:	ldr	x3, [x20, #568]
  402000:	mov	x19, x0
  402004:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  402008:	add	x0, x0, #0xcd5
  40200c:	mov	w1, #0x6                   	// #6
  402010:	mov	w2, #0x1                   	// #1
  402014:	bl	401710 <fwrite@plt>
  402018:	ldr	x3, [x20, #568]
  40201c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  402020:	add	x0, x0, #0xcdc
  402024:	mov	w1, #0x4                   	// #4
  402028:	mov	w2, #0x1                   	// #1
  40202c:	bl	401710 <fwrite@plt>
  402030:	mov	x0, x19
  402034:	bl	408180 <sqrt@plt+0x69f0>
  402038:	mov	x0, x19
  40203c:	ldp	x20, x19, [sp, #16]
  402040:	ldp	x29, x30, [sp], #32
  402044:	b	40f910 <_ZdlPv@@Base>
  402048:	ret
  40204c:	stp	x29, x30, [sp, #-32]!
  402050:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402054:	ldr	x8, [x8, #576]
  402058:	str	x19, [sp, #16]
  40205c:	mov	x19, x0
  402060:	mov	x29, sp
  402064:	cbz	x8, 40206c <sqrt@plt+0x8dc>
  402068:	bl	402090 <sqrt@plt+0x900>
  40206c:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402070:	ldr	x1, [x8, #568]
  402074:	mov	w0, #0xc                   	// #12
  402078:	bl	4015c0 <fputc@plt>
  40207c:	mov	w8, #0xffffffff            	// #-1
  402080:	str	w8, [x19, #60]
  402084:	ldr	x19, [sp, #16]
  402088:	ldp	x29, x30, [sp], #32
  40208c:	ret
  402090:	stp	x29, x30, [sp, #-32]!
  402094:	stp	x28, x19, [sp, #16]
  402098:	mov	x29, sp
  40209c:	sub	sp, sp, #0x400
  4020a0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  4020a4:	add	x0, x0, #0xf88
  4020a8:	bl	403fd0 <sqrt@plt+0x2840>
  4020ac:	adrp	x19, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4020b0:	add	x19, x19, #0x238
  4020b4:	ldr	x0, [x19]
  4020b8:	bl	401610 <fflush@plt>
  4020bc:	ldr	x0, [x19, #8]
  4020c0:	bl	401630 <rewind@plt>
  4020c4:	ldr	x3, [x19, #8]
  4020c8:	mov	x0, sp
  4020cc:	mov	w1, #0x1                   	// #1
  4020d0:	mov	w2, #0x400                 	// #1024
  4020d4:	bl	401470 <fread@plt>
  4020d8:	ldr	x3, [x19]
  4020dc:	sxtw	x2, w0
  4020e0:	mov	x0, sp
  4020e4:	mov	w1, #0x1                   	// #1
  4020e8:	bl	401710 <fwrite@plt>
  4020ec:	cmp	w0, #0x400
  4020f0:	b.eq	4020c4 <sqrt@plt+0x934>  // b.none
  4020f4:	adrp	x19, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4020f8:	ldr	x0, [x19, #576]
  4020fc:	bl	4014f0 <fclose@plt>
  402100:	str	xzr, [x19, #576]
  402104:	add	sp, sp, #0x400
  402108:	ldp	x28, x19, [sp, #16]
  40210c:	ldp	x29, x30, [sp], #32
  402110:	ret
  402114:	mov	w8, #0xffffffff            	// #-1
  402118:	str	w8, [x0, #60]
  40211c:	ret
  402120:	stp	x29, x30, [sp, #-80]!
  402124:	str	x25, [sp, #16]
  402128:	stp	x24, x23, [sp, #32]
  40212c:	stp	x22, x21, [sp, #48]
  402130:	stp	x20, x19, [sp, #64]
  402134:	mov	x29, sp
  402138:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40213c:	adrp	x9, 426000 <_Znam@GLIBCXX_3.4>
  402140:	strb	wzr, [x8, #608]
  402144:	ldr	w9, [x9, #1168]
  402148:	ldr	x24, [x1, #104]
  40214c:	mov	w10, #0x52                  	// #82
  402150:	mov	w8, #0x4e                  	// #78
  402154:	cmp	w9, #0x0
  402158:	mov	x0, x24
  40215c:	mov	w22, w2
  402160:	mov	x23, x1
  402164:	csel	w19, w8, w10, eq  // eq = none
  402168:	bl	4014a0 <strlen@plt>
  40216c:	add	x8, x0, x24
  402170:	ldurb	w20, [x8, #-1]
  402174:	sub	x0, x0, #0x2
  402178:	bl	401440 <_Znam@plt>
  40217c:	mov	x21, x0
  402180:	mov	x0, x24
  402184:	add	x25, x24, #0x1
  402188:	bl	4014a0 <strlen@plt>
  40218c:	sub	x2, x0, #0x2
  402190:	mov	x0, x21
  402194:	mov	x1, x25
  402198:	bl	4015b0 <strncpy@plt>
  40219c:	ldr	x0, [x23, #104]
  4021a0:	bl	4014a0 <strlen@plt>
  4021a4:	adrp	x1, 410000 <_ZdlPvm@@Base+0x6e4>
  4021a8:	add	x8, x0, x21
  4021ac:	add	x1, x1, #0xce1
  4021b0:	mov	x0, x21
  4021b4:	sturb	wzr, [x8, #-2]
  4021b8:	bl	4016d0 <strcasecmp@plt>
  4021bc:	cmp	w0, #0x0
  4021c0:	adrp	x1, 410000 <_ZdlPvm@@Base+0x6e4>
  4021c4:	mov	w23, #0x11                  	// #17
  4021c8:	ccmp	w22, #0xb, #0x4, eq  // eq = none
  4021cc:	mov	w8, #0xa                   	// #10
  4021d0:	add	x1, x1, #0xce9
  4021d4:	mov	x0, x21
  4021d8:	csel	w24, w8, w23, gt
  4021dc:	bl	4016d0 <strcasecmp@plt>
  4021e0:	cmp	w22, #0x9
  4021e4:	mov	w8, #0xc                   	// #12
  4021e8:	csel	w8, w8, w23, gt
  4021ec:	cmp	w0, #0x0
  4021f0:	csel	w4, w8, w24, eq  // eq = none
  4021f4:	cmp	w20, #0x42
  4021f8:	b.eq	402204 <sqrt@plt+0xa74>  // b.none
  4021fc:	cmp	w20, #0x49
  402200:	b.ne	402228 <sqrt@plt+0xa98>  // b.any
  402204:	adrp	x0, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402208:	adrp	x1, 410000 <_ZdlPvm@@Base+0x6e4>
  40220c:	add	x0, x0, #0x260
  402210:	add	x1, x1, #0xcf6
  402214:	mov	w2, w19
  402218:	mov	x3, x21
  40221c:	mov	w5, w20
  402220:	bl	401570 <sprintf@plt>
  402224:	b	402244 <sqrt@plt+0xab4>
  402228:	adrp	x0, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40222c:	adrp	x1, 410000 <_ZdlPvm@@Base+0x6e4>
  402230:	add	x0, x0, #0x260
  402234:	add	x1, x1, #0xcef
  402238:	mov	w2, w19
  40223c:	mov	x3, x21
  402240:	bl	401570 <sprintf@plt>
  402244:	ldp	x20, x19, [sp, #64]
  402248:	ldp	x22, x21, [sp, #48]
  40224c:	ldp	x24, x23, [sp, #32]
  402250:	ldr	x25, [sp, #16]
  402254:	adrp	x0, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402258:	add	x0, x0, #0x260
  40225c:	ldp	x29, x30, [sp], #80
  402260:	ret
  402264:	stp	x29, x30, [sp, #-80]!
  402268:	str	x25, [sp, #16]
  40226c:	stp	x24, x23, [sp, #32]
  402270:	stp	x22, x21, [sp, #48]
  402274:	stp	x20, x19, [sp, #64]
  402278:	mov	x29, sp
  40227c:	mov	x20, x0
  402280:	mov	x0, x2
  402284:	mov	w19, w4
  402288:	mov	x22, x3
  40228c:	mov	x23, x2
  402290:	bl	40a844 <sqrt@plt+0x90b4>
  402294:	ldr	x8, [x20, #72]
  402298:	mov	w21, w0
  40229c:	adrp	x24, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4022a0:	cmp	x8, x23
  4022a4:	b.eq	4023f4 <sqrt@plt+0xc64>  // b.none
  4022a8:	ldrb	w8, [x23, #112]
  4022ac:	cbz	w8, 4022ec <sqrt@plt+0xb5c>
  4022b0:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4022b4:	ldr	w8, [x22, #4]
  4022b8:	ldr	w9, [x9, #3840]
  4022bc:	mov	w10, #0x8e39                	// #36409
  4022c0:	ldr	x1, [x23, #104]
  4022c4:	movk	w10, #0x38e3, lsl #16
  4022c8:	mul	w8, w9, w8
  4022cc:	smull	x8, w8, w10
  4022d0:	lsr	x9, x8, #63
  4022d4:	asr	x8, x8, #36
  4022d8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  4022dc:	add	w2, w8, w9
  4022e0:	add	x0, x0, #0xcff
  4022e4:	bl	401efc <sqrt@plt+0x76c>
  4022e8:	b	40230c <sqrt@plt+0xb7c>
  4022ec:	ldr	w2, [x22, #4]
  4022f0:	mov	x1, x23
  4022f4:	bl	402120 <sqrt@plt+0x990>
  4022f8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  4022fc:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402300:	add	x0, x0, #0xd12
  402304:	add	x1, x1, #0x260
  402308:	bl	401efc <sqrt@plt+0x76c>
  40230c:	ldr	x3, [x24, #568]
  402310:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  402314:	add	x0, x0, #0xccf
  402318:	mov	w1, #0x5                   	// #5
  40231c:	mov	w2, #0x1                   	// #1
  402320:	bl	401710 <fwrite@plt>
  402324:	ldr	w25, [x20, #92]
  402328:	str	x23, [x20, #72]
  40232c:	strh	wzr, [x20, #84]
  402330:	tbz	w25, #31, 4023ec <sqrt@plt+0xc5c>
  402334:	ldr	w8, [x22, #4]
  402338:	ldr	w9, [x20, #80]
  40233c:	cmp	w8, w9
  402340:	b.eq	4023ec <sqrt@plt+0xc5c>  // b.none
  402344:	adrp	x9, 426000 <_Znam@GLIBCXX_3.4>
  402348:	ldr	w9, [x9, #1180]
  40234c:	adrp	x10, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402350:	ldr	w10, [x10, #3840]
  402354:	mul	w8, w9, w8
  402358:	mov	w9, #0x296b                	// #10603
  40235c:	movk	w9, #0x7482, lsl #16
  402360:	mul	w8, w8, w10
  402364:	mov	w10, #0x1940                	// #6464
  402368:	movk	w10, #0x1, lsl #16
  40236c:	smull	x9, w8, w9
  402370:	cmp	w8, w10
  402374:	lsr	x8, x9, #63
  402378:	asr	x9, x9, #47
  40237c:	add	w8, w9, w8
  402380:	csinc	w8, w8, wzr, ge  // ge = tcont
  402384:	str	w8, [x20, #88]
  402388:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40238c:	ldr	x9, [x9, #576]
  402390:	cbz	x9, 4023e8 <sqrt@plt+0xc58>
  402394:	add	x9, x29, #0x1c
  402398:	ubfx	w11, w8, #10, #6
  40239c:	lsr	w10, w8, #10
  4023a0:	cbz	w11, 4023b0 <sqrt@plt+0xc20>
  4023a4:	orr	w11, w11, #0x40
  4023a8:	orr	x9, x9, #0x1
  4023ac:	strb	w11, [x29, #28]
  4023b0:	orr	w10, w10, w8, lsr #4
  4023b4:	tst	w10, #0x3f
  4023b8:	b.eq	4023c8 <sqrt@plt+0xc38>  // b.none
  4023bc:	mov	w10, #0x40                  	// #64
  4023c0:	bfxil	w10, w8, #4, #6
  4023c4:	strb	w10, [x9], #1
  4023c8:	mov	w10, #0x30                  	// #48
  4023cc:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  4023d0:	bfxil	w10, w8, #0, #4
  4023d4:	add	x0, x0, #0xf82
  4023d8:	add	x1, x29, #0x1c
  4023dc:	strb	w10, [x9]
  4023e0:	strb	wzr, [x9, #1]
  4023e4:	bl	403fd0 <sqrt@plt+0x2840>
  4023e8:	str	w25, [x20, #92]
  4023ec:	ldr	w8, [x22, #4]
  4023f0:	str	w8, [x20, #80]
  4023f4:	ldrh	w8, [x20, #84]
  4023f8:	lsr	w23, w21, #8
  4023fc:	cmp	w8, w23, uxth
  402400:	b.eq	40250c <sqrt@plt+0xd7c>  // b.none
  402404:	cmp	w8, #0x3
  402408:	b.ne	402448 <sqrt@plt+0xcb8>  // b.any
  40240c:	adrp	x10, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402410:	ldr	x8, [x20, #72]
  402414:	ldr	w9, [x22, #4]
  402418:	ldr	w10, [x10, #3840]
  40241c:	mov	w11, #0x8e39                	// #36409
  402420:	movk	w11, #0x38e3, lsl #16
  402424:	ldr	x1, [x8, #104]
  402428:	mul	w8, w10, w9
  40242c:	smull	x8, w8, w11
  402430:	lsr	x9, x8, #63
  402434:	asr	x8, x8, #36
  402438:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  40243c:	add	w2, w8, w9
  402440:	add	x0, x0, #0xcff
  402444:	bl	401efc <sqrt@plt+0x76c>
  402448:	ubfx	w8, w21, #8, #16
  40244c:	cmp	w8, #0x4
  402450:	b.hi	402508 <sqrt@plt+0xd78>  // b.pmore
  402454:	adrp	x9, 410000 <_ZdlPvm@@Base+0x6e4>
  402458:	ubfx	x8, x21, #8, #16
  40245c:	add	x9, x9, #0xa60
  402460:	adr	x10, 402470 <sqrt@plt+0xce0>
  402464:	ldrb	w11, [x9, x8]
  402468:	add	x10, x10, x11, lsl #2
  40246c:	br	x10
  402470:	ldr	x3, [x24, #568]
  402474:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  402478:	add	x0, x0, #0xcca
  40247c:	mov	w1, #0xa                   	// #10
  402480:	b	402500 <sqrt@plt+0xd70>
  402484:	ldr	x3, [x24, #568]
  402488:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  40248c:	add	x0, x0, #0xd20
  402490:	mov	w1, #0x8                   	// #8
  402494:	b	402500 <sqrt@plt+0xd70>
  402498:	ldr	x3, [x24, #568]
  40249c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  4024a0:	add	x0, x0, #0xd29
  4024a4:	mov	w1, #0xa                   	// #10
  4024a8:	b	402500 <sqrt@plt+0xd70>
  4024ac:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4024b0:	ldr	w8, [x22, #4]
  4024b4:	ldr	w9, [x9, #3840]
  4024b8:	mov	w10, #0x8e39                	// #36409
  4024bc:	movk	w10, #0x38e3, lsl #16
  4024c0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  4024c4:	mul	w8, w9, w8
  4024c8:	smull	x8, w8, w10
  4024cc:	lsr	x9, x8, #63
  4024d0:	asr	x8, x8, #36
  4024d4:	add	w1, w8, w9
  4024d8:	add	x0, x0, #0xd34
  4024dc:	bl	401efc <sqrt@plt+0x76c>
  4024e0:	ldr	x3, [x24, #568]
  4024e4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  4024e8:	add	x0, x0, #0xd4b
  4024ec:	b	4024fc <sqrt@plt+0xd6c>
  4024f0:	ldr	x3, [x24, #568]
  4024f4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  4024f8:	add	x0, x0, #0xd58
  4024fc:	mov	w1, #0xc                   	// #12
  402500:	mov	w2, #0x1                   	// #1
  402504:	bl	401710 <fwrite@plt>
  402508:	strh	w23, [x20, #84]
  40250c:	ldr	w2, [x22, #4]
  402510:	ldr	w8, [x20, #80]
  402514:	cmp	w2, w8
  402518:	b.eq	402568 <sqrt@plt+0xdd8>  // b.none
  40251c:	ldr	x1, [x20, #72]
  402520:	ldrb	w8, [x1, #112]
  402524:	cbz	w8, 4025bc <sqrt@plt+0xe2c>
  402528:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40252c:	ldr	w8, [x8, #3840]
  402530:	mov	w9, #0x8e39                	// #36409
  402534:	movk	w9, #0x38e3, lsl #16
  402538:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  40253c:	mul	w8, w8, w2
  402540:	smull	x8, w8, w9
  402544:	lsr	x9, x8, #63
  402548:	asr	x8, x8, #36
  40254c:	add	w1, w8, w9
  402550:	add	x0, x0, #0xd0b
  402554:	bl	401efc <sqrt@plt+0x76c>
  402558:	ldr	w8, [x22, #4]
  40255c:	ldr	w23, [x20, #92]
  402560:	str	w8, [x20, #80]
  402564:	tbnz	w23, #31, 4025e4 <sqrt@plt+0xe54>
  402568:	ldr	w10, [x20, #60]
  40256c:	ldp	w8, w9, [x22, #8]
  402570:	cmp	w8, w10
  402574:	b.ne	40269c <sqrt@plt+0xf0c>  // b.any
  402578:	ldr	w10, [x20, #64]
  40257c:	cmp	w9, w10
  402580:	b.ne	40269c <sqrt@plt+0xf0c>  // b.any
  402584:	tst	w21, #0x60
  402588:	b.eq	4026c4 <sqrt@plt+0xf34>  // b.none
  40258c:	ldr	x1, [x24, #568]
  402590:	and	w0, w21, #0xff
  402594:	bl	4015c0 <fputc@plt>
  402598:	ldr	w8, [x20, #60]
  40259c:	ldr	x25, [sp, #16]
  4025a0:	add	w8, w8, w19
  4025a4:	str	w8, [x20, #60]
  4025a8:	ldp	x20, x19, [sp, #64]
  4025ac:	ldp	x22, x21, [sp, #48]
  4025b0:	ldp	x24, x23, [sp, #32]
  4025b4:	ldp	x29, x30, [sp], #80
  4025b8:	ret
  4025bc:	bl	402120 <sqrt@plt+0x990>
  4025c0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  4025c4:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4025c8:	add	x0, x0, #0xd12
  4025cc:	add	x1, x1, #0x260
  4025d0:	bl	401efc <sqrt@plt+0x76c>
  4025d4:	ldr	w8, [x22, #4]
  4025d8:	ldr	w23, [x20, #92]
  4025dc:	str	w8, [x20, #80]
  4025e0:	tbz	w23, #31, 402568 <sqrt@plt+0xdd8>
  4025e4:	adrp	x9, 426000 <_Znam@GLIBCXX_3.4>
  4025e8:	ldr	w9, [x9, #1180]
  4025ec:	adrp	x10, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4025f0:	ldr	w10, [x10, #3840]
  4025f4:	mul	w8, w9, w8
  4025f8:	mov	w9, #0x296b                	// #10603
  4025fc:	movk	w9, #0x7482, lsl #16
  402600:	mul	w8, w8, w10
  402604:	mov	w10, #0x1940                	// #6464
  402608:	movk	w10, #0x1, lsl #16
  40260c:	smull	x9, w8, w9
  402610:	cmp	w8, w10
  402614:	lsr	x8, x9, #63
  402618:	asr	x9, x9, #47
  40261c:	add	w8, w9, w8
  402620:	csinc	w8, w8, wzr, ge  // ge = tcont
  402624:	str	w8, [x20, #88]
  402628:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40262c:	ldr	x9, [x9, #576]
  402630:	cbz	x9, 402688 <sqrt@plt+0xef8>
  402634:	add	x9, x29, #0x1c
  402638:	ubfx	w11, w8, #10, #6
  40263c:	lsr	w10, w8, #10
  402640:	cbz	w11, 402650 <sqrt@plt+0xec0>
  402644:	orr	w11, w11, #0x40
  402648:	orr	x9, x9, #0x1
  40264c:	strb	w11, [x29, #28]
  402650:	orr	w10, w10, w8, lsr #4
  402654:	tst	w10, #0x3f
  402658:	b.eq	402668 <sqrt@plt+0xed8>  // b.none
  40265c:	mov	w10, #0x40                  	// #64
  402660:	bfxil	w10, w8, #4, #6
  402664:	strb	w10, [x9], #1
  402668:	mov	w10, #0x30                  	// #48
  40266c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  402670:	bfxil	w10, w8, #0, #4
  402674:	add	x0, x0, #0xf82
  402678:	add	x1, x29, #0x1c
  40267c:	strb	w10, [x9]
  402680:	strb	wzr, [x9, #1]
  402684:	bl	403fd0 <sqrt@plt+0x2840>
  402688:	str	w23, [x20, #92]
  40268c:	ldr	w10, [x20, #60]
  402690:	ldp	w8, w9, [x22, #8]
  402694:	cmp	w8, w10
  402698:	b.eq	402578 <sqrt@plt+0xde8>  // b.none
  40269c:	ldr	x0, [x24, #568]
  4026a0:	adrp	x1, 410000 <_ZdlPvm@@Base+0x6e4>
  4026a4:	sub	w3, w8, #0x40
  4026a8:	sub	w2, w9, #0x40
  4026ac:	add	x1, x1, #0xf55
  4026b0:	bl	4014b0 <fprintf@plt>
  4026b4:	ldr	x8, [x22, #8]
  4026b8:	stur	x8, [x20, #60]
  4026bc:	tst	w21, #0x60
  4026c0:	b.ne	40258c <sqrt@plt+0xdfc>  // b.any
  4026c4:	ldr	x3, [x24, #568]
  4026c8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  4026cc:	add	x0, x0, #0xd65
  4026d0:	mov	w1, #0x5                   	// #5
  4026d4:	mov	w2, #0x1                   	// #1
  4026d8:	bl	401710 <fwrite@plt>
  4026dc:	b	40258c <sqrt@plt+0xdfc>
  4026e0:	sub	sp, sp, #0x30
  4026e4:	stp	x29, x30, [sp, #16]
  4026e8:	str	x19, [sp, #32]
  4026ec:	add	x29, sp, #0x10
  4026f0:	mov	x19, x0
  4026f4:	bl	401650 <__errno_location@plt>
  4026f8:	str	wzr, [x0]
  4026fc:	bl	401620 <tmpfile@plt>
  402700:	cbz	x0, 4027f0 <sqrt@plt+0x1060>
  402704:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402708:	mov	w9, #0x23                  	// #35
  40270c:	mov	w10, #0x31                  	// #49
  402710:	str	x0, [x8, #576]
  402714:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  402718:	add	x0, x0, #0xf5e
  40271c:	add	x1, x29, #0x1c
  402720:	add	x2, x29, #0x18
  402724:	sub	x3, x29, #0x4
  402728:	strh	w9, [x29, #28]
  40272c:	strh	w10, [x29, #24]
  402730:	sturh	w10, [x29, #-4]
  402734:	bl	403fd0 <sqrt@plt+0x2840>
  402738:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40273c:	ldrb	w9, [x8, #536]
  402740:	tbnz	w9, #0, 402774 <sqrt@plt+0xfe4>
  402744:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  402748:	mov	w9, #0x1                   	// #1
  40274c:	mov	w10, #0x2f43                	// #12099
  402750:	mov	w11, #0x30                  	// #48
  402754:	add	x0, x0, #0xf7a
  402758:	add	x1, x29, #0x1c
  40275c:	add	x2, x29, #0x18
  402760:	strb	wzr, [x29, #30]
  402764:	strb	w9, [x8, #536]
  402768:	strh	w10, [x29, #28]
  40276c:	strh	w11, [x29, #24]
  402770:	bl	403fd0 <sqrt@plt+0x2840>
  402774:	ldr	w10, [x19, #88]
  402778:	add	x8, x29, #0x1c
  40277c:	cmp	w10, #0x0
  402780:	cneg	w9, w10, mi  // mi = first
  402784:	ubfx	w12, w9, #10, #6
  402788:	lsr	w11, w9, #10
  40278c:	cbz	w12, 40279c <sqrt@plt+0x100c>
  402790:	orr	w12, w12, #0x40
  402794:	orr	x8, x8, #0x1
  402798:	strb	w12, [x29, #28]
  40279c:	orr	w11, w11, w9, lsr #4
  4027a0:	tst	w11, #0x3f
  4027a4:	b.eq	4027b4 <sqrt@plt+0x1024>  // b.none
  4027a8:	mov	w11, #0x40                  	// #64
  4027ac:	bfxil	w11, w9, #4, #6
  4027b0:	strb	w11, [x8], #1
  4027b4:	cmp	w10, #0x0
  4027b8:	mov	w10, #0x20                  	// #32
  4027bc:	mov	w11, #0x30                  	// #48
  4027c0:	csel	w10, w11, w10, ge  // ge = tcont
  4027c4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  4027c8:	bfxil	w10, w9, #0, #4
  4027cc:	add	x0, x0, #0xf82
  4027d0:	add	x1, x29, #0x1c
  4027d4:	strb	w10, [x8]
  4027d8:	strb	wzr, [x8, #1]
  4027dc:	bl	403fd0 <sqrt@plt+0x2840>
  4027e0:	ldr	x19, [sp, #32]
  4027e4:	ldp	x29, x30, [sp, #16]
  4027e8:	add	sp, sp, #0x30
  4027ec:	ret
  4027f0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  4027f4:	add	x0, x0, #0xd6b
  4027f8:	bl	4014c0 <perror@plt>
  4027fc:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402800:	mov	w9, #0x23                  	// #35
  402804:	mov	w10, #0x31                  	// #49
  402808:	str	xzr, [x8, #576]
  40280c:	b	402714 <sqrt@plt+0xf84>
  402810:	sub	sp, sp, #0xd0
  402814:	stp	d15, d14, [sp, #64]
  402818:	stp	d13, d12, [sp, #80]
  40281c:	stp	d11, d10, [sp, #96]
  402820:	stp	d9, d8, [sp, #112]
  402824:	stp	x29, x30, [sp, #128]
  402828:	stp	x26, x25, [sp, #144]
  40282c:	stp	x24, x23, [sp, #160]
  402830:	stp	x22, x21, [sp, #176]
  402834:	stp	x20, x19, [sp, #192]
  402838:	add	x29, sp, #0x40
  40283c:	ldr	w24, [x0, #92]
  402840:	mov	x21, x4
  402844:	mov	w22, w3
  402848:	mov	x19, x2
  40284c:	mov	x20, x0
  402850:	mov	w23, w1
  402854:	tbz	w24, #31, 402910 <sqrt@plt+0x1180>
  402858:	ldr	w8, [x21, #4]
  40285c:	ldr	w9, [x20, #80]
  402860:	cmp	w8, w9
  402864:	b.eq	402910 <sqrt@plt+0x1180>  // b.none
  402868:	adrp	x9, 426000 <_Znam@GLIBCXX_3.4>
  40286c:	ldr	w9, [x9, #1180]
  402870:	adrp	x10, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402874:	ldr	w10, [x10, #3840]
  402878:	mul	w8, w9, w8
  40287c:	mov	w9, #0x296b                	// #10603
  402880:	movk	w9, #0x7482, lsl #16
  402884:	mul	w8, w8, w10
  402888:	mov	w10, #0x1940                	// #6464
  40288c:	movk	w10, #0x1, lsl #16
  402890:	smull	x9, w8, w9
  402894:	cmp	w8, w10
  402898:	lsr	x8, x9, #63
  40289c:	asr	x9, x9, #47
  4028a0:	add	w8, w9, w8
  4028a4:	csinc	w8, w8, wzr, ge  // ge = tcont
  4028a8:	str	w8, [x20, #88]
  4028ac:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4028b0:	ldr	x9, [x9, #576]
  4028b4:	cbz	x9, 40290c <sqrt@plt+0x117c>
  4028b8:	add	x9, sp, #0x20
  4028bc:	ubfx	w11, w8, #10, #6
  4028c0:	lsr	w10, w8, #10
  4028c4:	cbz	w11, 4028d4 <sqrt@plt+0x1144>
  4028c8:	orr	w11, w11, #0x40
  4028cc:	orr	x9, x9, #0x1
  4028d0:	strb	w11, [sp, #32]
  4028d4:	orr	w10, w10, w8, lsr #4
  4028d8:	tst	w10, #0x3f
  4028dc:	b.eq	4028ec <sqrt@plt+0x115c>  // b.none
  4028e0:	mov	w10, #0x40                  	// #64
  4028e4:	bfxil	w10, w8, #4, #6
  4028e8:	strb	w10, [x9], #1
  4028ec:	mov	w10, #0x30                  	// #48
  4028f0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  4028f4:	bfxil	w10, w8, #0, #4
  4028f8:	add	x0, x0, #0xf82
  4028fc:	add	x1, sp, #0x20
  402900:	strb	w10, [x9]
  402904:	strb	wzr, [x9, #1]
  402908:	bl	403fd0 <sqrt@plt+0x2840>
  40290c:	str	w24, [x20, #92]
  402910:	sub	w8, w23, #0x43
  402914:	cmp	w8, #0x3b
  402918:	b.hi	402da0 <sqrt@plt+0x1610>  // b.pmore
  40291c:	adrp	x9, 410000 <_ZdlPvm@@Base+0x6e4>
  402920:	add	x9, x9, #0xa66
  402924:	adr	x10, 402934 <sqrt@plt+0x11a4>
  402928:	ldrh	w11, [x9, x8, lsl #1]
  40292c:	add	x10, x10, x11, lsl #2
  402930:	br	x10
  402934:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402938:	ldr	x8, [x8, #576]
  40293c:	cbnz	x8, 402948 <sqrt@plt+0x11b8>
  402940:	mov	x0, x20
  402944:	bl	4026e0 <sqrt@plt+0xf50>
  402948:	ldr	w1, [x20, #52]
  40294c:	mov	x0, x20
  402950:	bl	4044e8 <sqrt@plt+0x2d58>
  402954:	b	4031c0 <sqrt@plt+0x1a30>
  402958:	cmp	w22, #0x2
  40295c:	b.ne	40369c <sqrt@plt+0x1f0c>  // b.any
  402960:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402964:	ldr	x8, [x8, #576]
  402968:	cbz	x8, 403838 <sqrt@plt+0x20a8>
  40296c:	ldr	w1, [x20, #52]
  402970:	mov	x0, x20
  402974:	bl	4044e8 <sqrt@plt+0x2d58>
  402978:	ldp	w14, w9, [x21, #8]
  40297c:	ldp	w10, w8, [x19]
  402980:	add	x12, sp, #0x20
  402984:	cmp	w14, #0x0
  402988:	cneg	w13, w14, mi  // mi = first
  40298c:	ubfx	w15, w13, #10, #6
  402990:	lsr	w11, w13, #10
  402994:	cbz	w15, 4029a4 <sqrt@plt+0x1214>
  402998:	orr	w15, w15, #0x40
  40299c:	orr	x12, x12, #0x1
  4029a0:	strb	w15, [sp, #32]
  4029a4:	orr	w11, w11, w13, lsr #4
  4029a8:	tst	w11, #0x3f
  4029ac:	b.eq	4029bc <sqrt@plt+0x122c>  // b.none
  4029b0:	mov	w11, #0x40                  	// #64
  4029b4:	bfxil	w11, w13, #4, #6
  4029b8:	strb	w11, [x12], #1
  4029bc:	cmp	w14, #0x0
  4029c0:	mov	w14, #0x20                  	// #32
  4029c4:	mov	w15, #0x30                  	// #48
  4029c8:	csel	w14, w15, w14, ge  // ge = tcont
  4029cc:	cmp	w10, #0x0
  4029d0:	bfxil	w14, w13, #0, #4
  4029d4:	cneg	w13, w10, mi  // mi = first
  4029d8:	sub	x11, x29, #0x18
  4029dc:	strb	wzr, [x12, #1]
  4029e0:	strb	w14, [x12]
  4029e4:	ubfx	w14, w13, #10, #6
  4029e8:	lsr	w12, w13, #10
  4029ec:	cbz	w14, 4029fc <sqrt@plt+0x126c>
  4029f0:	orr	w14, w14, #0x40
  4029f4:	orr	x11, x11, #0x1
  4029f8:	sturb	w14, [x29, #-24]
  4029fc:	orr	w12, w12, w13, lsr #4
  402a00:	tst	w12, #0x3f
  402a04:	b.eq	402a14 <sqrt@plt+0x1284>  // b.none
  402a08:	mov	w12, #0x40                  	// #64
  402a0c:	bfxil	w12, w13, #4, #6
  402a10:	strb	w12, [x11], #1
  402a14:	cmp	w10, #0x0
  402a18:	mov	w10, #0x20                  	// #32
  402a1c:	mov	w14, #0x30                  	// #48
  402a20:	csel	w10, w14, w10, ge  // ge = tcont
  402a24:	cmp	w9, #0x0
  402a28:	bfxil	w10, w13, #0, #4
  402a2c:	cneg	w13, w9, mi  // mi = first
  402a30:	sub	x12, x29, #0x14
  402a34:	strb	wzr, [x11, #1]
  402a38:	strb	w10, [x11]
  402a3c:	ubfx	w11, w13, #10, #6
  402a40:	lsr	w10, w13, #10
  402a44:	cbz	w11, 402a54 <sqrt@plt+0x12c4>
  402a48:	orr	w11, w11, #0x40
  402a4c:	orr	x12, x12, #0x1
  402a50:	sturb	w11, [x29, #-20]
  402a54:	orr	w10, w10, w13, lsr #4
  402a58:	tst	w10, #0x3f
  402a5c:	b.eq	402a6c <sqrt@plt+0x12dc>  // b.none
  402a60:	mov	w10, #0x40                  	// #64
  402a64:	bfxil	w10, w13, #4, #6
  402a68:	strb	w10, [x12], #1
  402a6c:	cmp	w9, #0x0
  402a70:	mov	w9, #0x20                  	// #32
  402a74:	mov	w11, #0x30                  	// #48
  402a78:	csel	w11, w11, w9, ge  // ge = tcont
  402a7c:	cmp	w8, #0x0
  402a80:	bfxil	w11, w13, #0, #4
  402a84:	cneg	w9, w8, mi  // mi = first
  402a88:	sub	x10, x29, #0x1c
  402a8c:	strb	wzr, [x12, #1]
  402a90:	strb	w11, [x12]
  402a94:	ubfx	w12, w9, #10, #6
  402a98:	lsr	w11, w9, #10
  402a9c:	cbz	w12, 402aac <sqrt@plt+0x131c>
  402aa0:	orr	w12, w12, #0x40
  402aa4:	orr	x10, x10, #0x1
  402aa8:	sturb	w12, [x29, #-28]
  402aac:	orr	w11, w11, w9, lsr #4
  402ab0:	tst	w11, #0x3f
  402ab4:	b.eq	402ac4 <sqrt@plt+0x1334>  // b.none
  402ab8:	mov	w11, #0x40                  	// #64
  402abc:	bfxil	w11, w9, #4, #6
  402ac0:	strb	w11, [x10], #1
  402ac4:	cmp	w8, #0x0
  402ac8:	mov	w8, #0x20                  	// #32
  402acc:	mov	w11, #0x30                  	// #48
  402ad0:	csel	w8, w11, w8, ge  // ge = tcont
  402ad4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  402ad8:	bfxil	w8, w9, #0, #4
  402adc:	add	x0, x0, #0xf9f
  402ae0:	add	x1, sp, #0x20
  402ae4:	sub	x2, x29, #0x18
  402ae8:	sub	x3, x29, #0x14
  402aec:	sub	x4, x29, #0x1c
  402af0:	strb	w8, [x10]
  402af4:	strb	wzr, [x10, #1]
  402af8:	bl	403fd0 <sqrt@plt+0x2840>
  402afc:	b	403918 <sqrt@plt+0x2188>
  402b00:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402b04:	ldr	x8, [x8, #576]
  402b08:	cbnz	x8, 402b14 <sqrt@plt+0x1384>
  402b0c:	mov	x0, x20
  402b10:	bl	4026e0 <sqrt@plt+0xf50>
  402b14:	ldr	w8, [x20, #56]
  402b18:	cbz	w8, 402e0c <sqrt@plt+0x167c>
  402b1c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  402b20:	mov	w8, #0x30                  	// #48
  402b24:	mov	w9, #0x31                  	// #49
  402b28:	add	x0, x0, #0xf92
  402b2c:	add	x1, sp, #0x20
  402b30:	sub	x2, x29, #0x14
  402b34:	sub	x3, x29, #0x18
  402b38:	sub	x4, x29, #0x1c
  402b3c:	sub	x5, x29, #0x10
  402b40:	strh	w8, [sp, #32]
  402b44:	sturh	w9, [x29, #-20]
  402b48:	sturh	w8, [x29, #-24]
  402b4c:	sturh	w8, [x29, #-28]
  402b50:	sturh	w8, [x29, #-16]
  402b54:	bl	403fd0 <sqrt@plt+0x2840>
  402b58:	str	wzr, [x20, #56]
  402b5c:	b	402e0c <sqrt@plt+0x167c>
  402b60:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402b64:	ldr	x8, [x8, #576]
  402b68:	cbnz	x8, 402b74 <sqrt@plt+0x13e4>
  402b6c:	mov	x0, x20
  402b70:	bl	4026e0 <sqrt@plt+0xf50>
  402b74:	ldr	w8, [x20, #56]
  402b78:	cbz	w8, 402bbc <sqrt@plt+0x142c>
  402b7c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  402b80:	mov	w8, #0x30                  	// #48
  402b84:	mov	w9, #0x31                  	// #49
  402b88:	add	x0, x0, #0xf92
  402b8c:	add	x1, sp, #0x20
  402b90:	sub	x2, x29, #0x14
  402b94:	sub	x3, x29, #0x18
  402b98:	sub	x4, x29, #0x1c
  402b9c:	sub	x5, x29, #0x10
  402ba0:	strh	w8, [sp, #32]
  402ba4:	sturh	w9, [x29, #-20]
  402ba8:	sturh	w8, [x29, #-24]
  402bac:	sturh	w8, [x29, #-28]
  402bb0:	sturh	w8, [x29, #-16]
  402bb4:	bl	403fd0 <sqrt@plt+0x2840>
  402bb8:	str	wzr, [x20, #56]
  402bbc:	ldp	w23, w21, [x21, #8]
  402bc0:	ldp	w8, w10, [x19]
  402bc4:	cmp	w22, #0x0
  402bc8:	cinc	w20, w22, lt  // lt = tstop
  402bcc:	cmp	w23, #0x0
  402bd0:	add	w11, w8, w23
  402bd4:	add	w8, w10, w21
  402bd8:	cneg	w10, w23, mi  // mi = first
  402bdc:	sub	x9, x29, #0x18
  402be0:	ubfx	w13, w10, #10, #6
  402be4:	lsr	w12, w10, #10
  402be8:	cbz	w13, 402bf8 <sqrt@plt+0x1468>
  402bec:	orr	w13, w13, #0x40
  402bf0:	orr	x9, x9, #0x1
  402bf4:	sturb	w13, [x29, #-24]
  402bf8:	scvtf	d14, w11
  402bfc:	orr	w11, w12, w10, lsr #4
  402c00:	scvtf	d10, w23
  402c04:	scvtf	d11, w21
  402c08:	tst	w11, #0x3f
  402c0c:	scvtf	d15, w8
  402c10:	b.eq	402c20 <sqrt@plt+0x1490>  // b.none
  402c14:	mov	w8, #0x40                  	// #64
  402c18:	bfxil	w8, w10, #4, #6
  402c1c:	strb	w8, [x9], #1
  402c20:	cmp	w23, #0x0
  402c24:	mov	w11, #0x20                  	// #32
  402c28:	mov	w12, #0x30                  	// #48
  402c2c:	csel	w11, w12, w11, ge  // ge = tcont
  402c30:	cmp	w21, #0x0
  402c34:	bfxil	w11, w10, #0, #4
  402c38:	cneg	w10, w21, mi  // mi = first
  402c3c:	fadd	d1, d10, d14
  402c40:	fmov	d13, #5.000000000000000000e-01
  402c44:	fadd	d0, d11, d15
  402c48:	sub	x8, x29, #0x1c
  402c4c:	strb	wzr, [x9, #1]
  402c50:	strb	w11, [x9]
  402c54:	ubfx	w11, w10, #10, #6
  402c58:	lsr	w9, w10, #10
  402c5c:	cbz	w11, 402c6c <sqrt@plt+0x14dc>
  402c60:	orr	w11, w11, #0x40
  402c64:	orr	x8, x8, #0x1
  402c68:	sturb	w11, [x29, #-28]
  402c6c:	orr	w9, w9, w10, lsr #4
  402c70:	fmul	d8, d1, d13
  402c74:	tst	w9, #0x3f
  402c78:	fmul	d9, d0, d13
  402c7c:	b.eq	402c8c <sqrt@plt+0x14fc>  // b.none
  402c80:	mov	w9, #0x40                  	// #64
  402c84:	bfxil	w9, w10, #4, #6
  402c88:	strb	w9, [x8], #1
  402c8c:	cmp	w21, #0x0
  402c90:	mov	w9, #0x20                  	// #32
  402c94:	mov	w11, #0x30                  	// #48
  402c98:	csel	w9, w11, w9, ge  // ge = tcont
  402c9c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  402ca0:	bfxil	w9, w10, #0, #4
  402ca4:	add	x0, x0, #0xf8c
  402ca8:	sub	x1, x29, #0x18
  402cac:	sub	x2, x29, #0x1c
  402cb0:	strb	w9, [x8]
  402cb4:	strb	wzr, [x8, #1]
  402cb8:	bl	403fd0 <sqrt@plt+0x2840>
  402cbc:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402cc0:	add	x8, x8, #0x220
  402cc4:	mov	v0.16b, v8.16b
  402cc8:	mov	v1.16b, v9.16b
  402ccc:	mov	w0, wzr
  402cd0:	stp	w23, w21, [x8]
  402cd4:	bl	40409c <sqrt@plt+0x290c>
  402cd8:	cmp	w22, #0x4
  402cdc:	b.lt	4036a8 <sqrt@plt+0x1f18>  // b.tstop
  402ce0:	fmov	d1, #3.000000000000000000e+00
  402ce4:	asr	w8, w20, #1
  402ce8:	fmul	d0, d14, d1
  402cec:	fmul	d1, d15, d1
  402cf0:	add	x19, x19, #0xc
  402cf4:	sub	x20, x8, #0x1
  402cf8:	fadd	d2, d0, d10
  402cfc:	fadd	d3, d1, d11
  402d00:	mov	v0.16b, v8.16b
  402d04:	mov	v1.16b, v9.16b
  402d08:	fmov	d9, #3.000000000000000000e+00
  402d0c:	ldp	s6, s7, [x19, #-4]
  402d10:	fmul	d4, d14, d9
  402d14:	fmul	d5, d15, d9
  402d18:	fmov	d16, #2.500000000000000000e-01
  402d1c:	sxtl	v6.2d, v6.2s
  402d20:	sxtl	v7.2d, v7.2s
  402d24:	scvtf	d6, d6
  402d28:	scvtf	d7, d7
  402d2c:	fadd	d10, d14, d6
  402d30:	fadd	d11, d15, d7
  402d34:	fadd	d6, d14, d10
  402d38:	fadd	d7, d15, d11
  402d3c:	fadd	d4, d4, d10
  402d40:	fadd	d5, d5, d11
  402d44:	fmul	d12, d6, d13
  402d48:	mov	v8.16b, v13.16b
  402d4c:	fmul	d13, d7, d13
  402d50:	fmul	d3, d3, d16
  402d54:	fmul	d2, d2, d16
  402d58:	fmul	d4, d4, d16
  402d5c:	fmul	d5, d5, d16
  402d60:	mov	v6.16b, v12.16b
  402d64:	mov	v7.16b, v13.16b
  402d68:	bl	40439c <sqrt@plt+0x2c0c>
  402d6c:	fmul	d0, d10, d9
  402d70:	fmul	d1, d11, d9
  402d74:	subs	x20, x20, #0x1
  402d78:	fadd	d2, d14, d0
  402d7c:	fadd	d3, d15, d1
  402d80:	add	x19, x19, #0x8
  402d84:	mov	v15.16b, v11.16b
  402d88:	mov	v14.16b, v10.16b
  402d8c:	mov	v1.16b, v13.16b
  402d90:	mov	v13.16b, v8.16b
  402d94:	mov	v0.16b, v12.16b
  402d98:	b.ne	402d0c <sqrt@plt+0x157c>  // b.any
  402d9c:	b	4036b0 <sqrt@plt+0x1f20>
  402da0:	add	x0, sp, #0x10
  402da4:	mov	w1, w23
  402da8:	bl	409828 <sqrt@plt+0x8098>
  402dac:	adrp	x2, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402db0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  402db4:	add	x2, x2, #0xed8
  402db8:	add	x0, x0, #0xe02
  402dbc:	add	x1, sp, #0x10
  402dc0:	mov	x3, x2
  402dc4:	b	403800 <sqrt@plt+0x2070>
  402dc8:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402dcc:	ldr	x8, [x8, #576]
  402dd0:	cbnz	x8, 402ddc <sqrt@plt+0x164c>
  402dd4:	mov	x0, x20
  402dd8:	bl	4026e0 <sqrt@plt+0xf50>
  402ddc:	ldr	w1, [x20, #52]
  402de0:	mov	x0, x20
  402de4:	bl	4044e8 <sqrt@plt+0x2d58>
  402de8:	b	403354 <sqrt@plt+0x1bc4>
  402dec:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402df0:	ldr	x8, [x8, #576]
  402df4:	cbnz	x8, 402e00 <sqrt@plt+0x1670>
  402df8:	mov	x0, x20
  402dfc:	bl	4026e0 <sqrt@plt+0xf50>
  402e00:	ldr	w1, [x20, #52]
  402e04:	mov	x0, x20
  402e08:	bl	4044e8 <sqrt@plt+0x2d58>
  402e0c:	ldp	w1, w2, [x21, #8]
  402e10:	mov	x0, x20
  402e14:	mov	w3, w22
  402e18:	mov	x4, x19
  402e1c:	bl	4045d4 <sqrt@plt+0x2e44>
  402e20:	b	403918 <sqrt@plt+0x2188>
  402e24:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  402e28:	ldr	x8, [x8, #576]
  402e2c:	cbnz	x8, 402e38 <sqrt@plt+0x16a8>
  402e30:	mov	x0, x20
  402e34:	bl	4026e0 <sqrt@plt+0xf50>
  402e38:	ldr	w8, [x20, #56]
  402e3c:	cbz	w8, 402e80 <sqrt@plt+0x16f0>
  402e40:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  402e44:	mov	w8, #0x30                  	// #48
  402e48:	mov	w9, #0x31                  	// #49
  402e4c:	add	x0, x0, #0xf92
  402e50:	add	x1, sp, #0x20
  402e54:	sub	x2, x29, #0x14
  402e58:	sub	x3, x29, #0x18
  402e5c:	sub	x4, x29, #0x1c
  402e60:	sub	x5, x29, #0x10
  402e64:	strh	w8, [sp, #32]
  402e68:	sturh	w9, [x29, #-20]
  402e6c:	sturh	w8, [x29, #-24]
  402e70:	sturh	w8, [x29, #-28]
  402e74:	sturh	w8, [x29, #-16]
  402e78:	bl	403fd0 <sqrt@plt+0x2840>
  402e7c:	str	wzr, [x20, #56]
  402e80:	ldp	w8, w22, [x19]
  402e84:	ldp	w9, w21, [x21, #8]
  402e88:	mul	w10, w8, w8
  402e8c:	madd	w10, w22, w22, w10
  402e90:	scvtf	d1, w10
  402e94:	fsqrt	d0, d1
  402e98:	fcmp	d0, d0
  402e9c:	add	w20, w8, w9
  402ea0:	b.vs	403a88 <sqrt@plt+0x22f8>
  402ea4:	ldp	w11, w10, [x19, #8]
  402ea8:	ldp	w9, w8, [x19]
  402eac:	cmp	w20, #0x0
  402eb0:	mov	w12, #0x32                  	// #50
  402eb4:	cneg	w15, w20, mi  // mi = first
  402eb8:	add	x13, sp, #0x20
  402ebc:	sturh	w12, [x29, #-12]
  402ec0:	ubfx	w14, w15, #10, #6
  402ec4:	lsr	w12, w15, #10
  402ec8:	cbz	w14, 402ed8 <sqrt@plt+0x1748>
  402ecc:	orr	w14, w14, #0x40
  402ed0:	orr	x13, x13, #0x1
  402ed4:	strb	w14, [sp, #32]
  402ed8:	orr	w12, w12, w15, lsr #4
  402edc:	tst	w12, #0x3f
  402ee0:	add	w12, w22, w21
  402ee4:	b.eq	402ef4 <sqrt@plt+0x1764>  // b.none
  402ee8:	mov	w14, #0x40                  	// #64
  402eec:	bfxil	w14, w15, #4, #6
  402ef0:	strb	w14, [x13], #1
  402ef4:	cmp	w20, #0x0
  402ef8:	mov	w16, #0x20                  	// #32
  402efc:	mov	w17, #0x30                  	// #48
  402f00:	csel	w17, w17, w16, ge  // ge = tcont
  402f04:	cmp	w12, #0x0
  402f08:	bfxil	w17, w15, #0, #4
  402f0c:	cneg	w16, w12, mi  // mi = first
  402f10:	sub	x14, x29, #0x14
  402f14:	strb	wzr, [x13, #1]
  402f18:	strb	w17, [x13]
  402f1c:	ubfx	w15, w16, #10, #6
  402f20:	lsr	w13, w16, #10
  402f24:	cbz	w15, 402f34 <sqrt@plt+0x17a4>
  402f28:	orr	w15, w15, #0x40
  402f2c:	orr	x14, x14, #0x1
  402f30:	sturb	w15, [x29, #-20]
  402f34:	orr	w13, w13, w16, lsr #4
  402f38:	tst	w13, #0x3f
  402f3c:	fcvtzs	w13, d0
  402f40:	b.eq	402f50 <sqrt@plt+0x17c0>  // b.none
  402f44:	mov	w15, #0x40                  	// #64
  402f48:	bfxil	w15, w16, #4, #6
  402f4c:	strb	w15, [x14], #1
  402f50:	cmp	w12, #0x0
  402f54:	mov	w12, #0x20                  	// #32
  402f58:	mov	w17, #0x30                  	// #48
  402f5c:	csel	w12, w17, w12, ge  // ge = tcont
  402f60:	cmp	w13, #0x0
  402f64:	bfxil	w12, w16, #0, #4
  402f68:	cneg	w16, w13, mi  // mi = first
  402f6c:	sub	x15, x29, #0x18
  402f70:	strb	wzr, [x14, #1]
  402f74:	strb	w12, [x14]
  402f78:	ubfx	w14, w16, #10, #6
  402f7c:	lsr	w12, w16, #10
  402f80:	cbz	w14, 402f90 <sqrt@plt+0x1800>
  402f84:	orr	w14, w14, #0x40
  402f88:	orr	x15, x15, #0x1
  402f8c:	sturb	w14, [x29, #-24]
  402f90:	orr	w12, w12, w16, lsr #4
  402f94:	tst	w12, #0x3f
  402f98:	b.eq	402fa8 <sqrt@plt+0x1818>  // b.none
  402f9c:	mov	w12, #0x40                  	// #64
  402fa0:	bfxil	w12, w16, #4, #6
  402fa4:	strb	w12, [x15], #1
  402fa8:	cmp	w13, #0x0
  402fac:	mov	w13, #0x20                  	// #32
  402fb0:	mov	w14, #0x30                  	// #48
  402fb4:	csel	w13, w14, w13, ge  // ge = tcont
  402fb8:	cmp	w11, #0x0
  402fbc:	bfxil	w13, w16, #0, #4
  402fc0:	cneg	w14, w11, mi  // mi = first
  402fc4:	sub	x12, x29, #0x1c
  402fc8:	strb	wzr, [x15, #1]
  402fcc:	strb	w13, [x15]
  402fd0:	ubfx	w15, w14, #10, #6
  402fd4:	lsr	w13, w14, #10
  402fd8:	cbz	w15, 402fe8 <sqrt@plt+0x1858>
  402fdc:	orr	w15, w15, #0x40
  402fe0:	orr	x12, x12, #0x1
  402fe4:	sturb	w15, [x29, #-28]
  402fe8:	orr	w13, w13, w14, lsr #4
  402fec:	tst	w13, #0x3f
  402ff0:	b.eq	403000 <sqrt@plt+0x1870>  // b.none
  402ff4:	mov	w13, #0x40                  	// #64
  402ff8:	bfxil	w13, w14, #4, #6
  402ffc:	strb	w13, [x12], #1
  403000:	cmp	w11, #0x0
  403004:	mov	w11, #0x20                  	// #32
  403008:	mov	w15, #0x30                  	// #48
  40300c:	csel	w11, w15, w11, ge  // ge = tcont
  403010:	cmp	w10, #0x0
  403014:	bfxil	w11, w14, #0, #4
  403018:	cneg	w14, w10, mi  // mi = first
  40301c:	sub	x13, x29, #0x10
  403020:	strb	wzr, [x12, #1]
  403024:	strb	w11, [x12]
  403028:	ubfx	w12, w14, #10, #6
  40302c:	lsr	w11, w14, #10
  403030:	cbz	w12, 403040 <sqrt@plt+0x18b0>
  403034:	orr	w12, w12, #0x40
  403038:	orr	x13, x13, #0x1
  40303c:	sturb	w12, [x29, #-16]
  403040:	orr	w11, w11, w14, lsr #4
  403044:	tst	w11, #0x3f
  403048:	b.eq	403058 <sqrt@plt+0x18c8>  // b.none
  40304c:	mov	w11, #0x40                  	// #64
  403050:	bfxil	w11, w14, #4, #6
  403054:	strb	w11, [x13], #1
  403058:	cmp	w10, #0x0
  40305c:	mov	w10, #0x20                  	// #32
  403060:	mov	w12, #0x30                  	// #48
  403064:	csel	w10, w12, w10, ge  // ge = tcont
  403068:	cmp	w9, #0x0
  40306c:	bfxil	w10, w14, #0, #4
  403070:	cneg	w12, w9, mi  // mi = first
  403074:	add	x11, sp, #0x10
  403078:	strb	wzr, [x13, #1]
  40307c:	strb	w10, [x13]
  403080:	ubfx	w13, w12, #10, #6
  403084:	lsr	w10, w12, #10
  403088:	cbz	w13, 403098 <sqrt@plt+0x1908>
  40308c:	orr	w13, w13, #0x40
  403090:	orr	x11, x11, #0x1
  403094:	strb	w13, [sp, #16]
  403098:	orr	w10, w10, w12, lsr #4
  40309c:	tst	w10, #0x3f
  4030a0:	b.eq	4030b0 <sqrt@plt+0x1920>  // b.none
  4030a4:	mov	w10, #0x40                  	// #64
  4030a8:	bfxil	w10, w12, #4, #6
  4030ac:	strb	w10, [x11], #1
  4030b0:	cmp	w9, #0x1
  4030b4:	mov	w9, #0x20                  	// #32
  4030b8:	mov	w13, #0x30                  	// #48
  4030bc:	csel	w13, w13, w9, lt  // lt = tstop
  4030c0:	cmp	w8, #0x0
  4030c4:	bfxil	w13, w12, #0, #4
  4030c8:	cneg	w9, w8, mi  // mi = first
  4030cc:	sub	x10, x29, #0x4
  4030d0:	strb	wzr, [x11, #1]
  4030d4:	strb	w13, [x11]
  4030d8:	ubfx	w12, w9, #10, #6
  4030dc:	lsr	w11, w9, #10
  4030e0:	cbz	w12, 4030f0 <sqrt@plt+0x1960>
  4030e4:	orr	w12, w12, #0x40
  4030e8:	orr	x10, x10, #0x1
  4030ec:	sturb	w12, [x29, #-4]
  4030f0:	orr	w11, w11, w9, lsr #4
  4030f4:	tst	w11, #0x3f
  4030f8:	b.eq	403108 <sqrt@plt+0x1978>  // b.none
  4030fc:	mov	w11, #0x40                  	// #64
  403100:	bfxil	w11, w9, #4, #6
  403104:	strb	w11, [x10], #1
  403108:	cmp	w8, #0x1
  40310c:	mov	w8, #0x20                  	// #32
  403110:	mov	w11, #0x30                  	// #48
  403114:	csel	w8, w11, w8, lt  // lt = tstop
  403118:	bfxil	w8, w9, #0, #4
  40311c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  403120:	mov	w12, #0x31                  	// #49
  403124:	strb	w8, [x10]
  403128:	sub	x8, x29, #0x8
  40312c:	sub	x9, x29, #0x4
  403130:	add	x0, x0, #0xfda
  403134:	sub	x1, x29, #0xc
  403138:	add	x2, sp, #0x20
  40313c:	sub	x3, x29, #0x14
  403140:	sub	x4, x29, #0x18
  403144:	sub	x5, x29, #0x1c
  403148:	sub	x6, x29, #0x10
  40314c:	add	x7, sp, #0x10
  403150:	strb	wzr, [x10, #1]
  403154:	sturh	w12, [x29, #-8]
  403158:	stp	x9, x8, [sp]
  40315c:	bl	403fd0 <sqrt@plt+0x2840>
  403160:	b	403918 <sqrt@plt+0x2188>
  403164:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403168:	ldr	x8, [x8, #576]
  40316c:	cbnz	x8, 403178 <sqrt@plt+0x19e8>
  403170:	mov	x0, x20
  403174:	bl	4026e0 <sqrt@plt+0xf50>
  403178:	ldr	w8, [x20, #56]
  40317c:	cbz	w8, 4031c0 <sqrt@plt+0x1a30>
  403180:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  403184:	mov	w8, #0x30                  	// #48
  403188:	mov	w9, #0x31                  	// #49
  40318c:	add	x0, x0, #0xf92
  403190:	add	x1, sp, #0x20
  403194:	sub	x2, x29, #0x14
  403198:	sub	x3, x29, #0x18
  40319c:	sub	x4, x29, #0x1c
  4031a0:	sub	x5, x29, #0x10
  4031a4:	strh	w8, [sp, #32]
  4031a8:	sturh	w9, [x29, #-20]
  4031ac:	sturh	w8, [x29, #-24]
  4031b0:	sturh	w8, [x29, #-28]
  4031b4:	sturh	w8, [x29, #-16]
  4031b8:	bl	403fd0 <sqrt@plt+0x2840>
  4031bc:	str	wzr, [x20, #56]
  4031c0:	ldr	w8, [x19]
  4031c4:	ldp	w11, w10, [x21, #8]
  4031c8:	add	x12, sp, #0x20
  4031cc:	cmp	w8, #0x0
  4031d0:	cinc	w9, w8, lt  // lt = tstop
  4031d4:	asr	w9, w9, #1
  4031d8:	adds	w14, w9, w11
  4031dc:	cneg	w13, w14, mi  // mi = first
  4031e0:	ubfx	w15, w13, #10, #6
  4031e4:	lsr	w11, w13, #10
  4031e8:	cbz	w15, 4031f8 <sqrt@plt+0x1a68>
  4031ec:	orr	w15, w15, #0x40
  4031f0:	orr	x12, x12, #0x1
  4031f4:	strb	w15, [sp, #32]
  4031f8:	orr	w11, w11, w13, lsr #4
  4031fc:	tst	w11, #0x3f
  403200:	b.eq	403210 <sqrt@plt+0x1a80>  // b.none
  403204:	mov	w11, #0x40                  	// #64
  403208:	bfxil	w11, w13, #4, #6
  40320c:	strb	w11, [x12], #1
  403210:	cmp	w14, #0x0
  403214:	mov	w14, #0x20                  	// #32
  403218:	mov	w15, #0x30                  	// #48
  40321c:	csel	w14, w15, w14, ge  // ge = tcont
  403220:	cmp	w10, #0x0
  403224:	bfxil	w14, w13, #0, #4
  403228:	cneg	w13, w10, mi  // mi = first
  40322c:	sub	x11, x29, #0x14
  403230:	strb	wzr, [x12, #1]
  403234:	strb	w14, [x12]
  403238:	ubfx	w14, w13, #10, #6
  40323c:	lsr	w12, w13, #10
  403240:	cbz	w14, 403250 <sqrt@plt+0x1ac0>
  403244:	orr	w14, w14, #0x40
  403248:	orr	x11, x11, #0x1
  40324c:	sturb	w14, [x29, #-20]
  403250:	orr	w12, w12, w13, lsr #4
  403254:	tst	w12, #0x3f
  403258:	b.eq	403268 <sqrt@plt+0x1ad8>  // b.none
  40325c:	mov	w12, #0x40                  	// #64
  403260:	bfxil	w12, w13, #4, #6
  403264:	strb	w12, [x11], #1
  403268:	cmp	w10, #0x0
  40326c:	mov	w10, #0x20                  	// #32
  403270:	mov	w14, #0x30                  	// #48
  403274:	csel	w10, w14, w10, ge  // ge = tcont
  403278:	cmp	w9, #0x0
  40327c:	bfxil	w10, w13, #0, #4
  403280:	cneg	w9, w9, mi  // mi = first
  403284:	sub	x12, x29, #0x18
  403288:	strb	wzr, [x11, #1]
  40328c:	strb	w10, [x11]
  403290:	ubfx	w11, w9, #10, #6
  403294:	lsr	w10, w9, #10
  403298:	cbz	w11, 4032a8 <sqrt@plt+0x1b18>
  40329c:	orr	w11, w11, #0x40
  4032a0:	orr	x12, x12, #0x1
  4032a4:	sturb	w11, [x29, #-24]
  4032a8:	orr	w10, w10, w9, lsr #4
  4032ac:	tst	w10, #0x3f
  4032b0:	b.eq	4032c0 <sqrt@plt+0x1b30>  // b.none
  4032b4:	mov	w10, #0x40                  	// #64
  4032b8:	bfxil	w10, w9, #4, #6
  4032bc:	strb	w10, [x12], #1
  4032c0:	cmn	w8, #0x2
  4032c4:	mov	w8, #0x20                  	// #32
  4032c8:	mov	w10, #0x30                  	// #48
  4032cc:	csel	w8, w10, w8, gt
  4032d0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  4032d4:	bfxil	w8, w9, #0, #4
  4032d8:	add	x0, x0, #0xfc2
  4032dc:	add	x1, sp, #0x20
  4032e0:	sub	x2, x29, #0x14
  4032e4:	sub	x3, x29, #0x18
  4032e8:	strb	w8, [x12]
  4032ec:	strb	wzr, [x12, #1]
  4032f0:	bl	403fd0 <sqrt@plt+0x2840>
  4032f4:	b	403918 <sqrt@plt+0x2188>
  4032f8:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4032fc:	ldr	x8, [x8, #576]
  403300:	cbnz	x8, 40330c <sqrt@plt+0x1b7c>
  403304:	mov	x0, x20
  403308:	bl	4026e0 <sqrt@plt+0xf50>
  40330c:	ldr	w8, [x20, #56]
  403310:	cbz	w8, 403354 <sqrt@plt+0x1bc4>
  403314:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  403318:	mov	w8, #0x30                  	// #48
  40331c:	mov	w9, #0x31                  	// #49
  403320:	add	x0, x0, #0xf92
  403324:	add	x1, sp, #0x20
  403328:	sub	x2, x29, #0x14
  40332c:	sub	x3, x29, #0x18
  403330:	sub	x4, x29, #0x1c
  403334:	sub	x5, x29, #0x10
  403338:	strh	w8, [sp, #32]
  40333c:	sturh	w9, [x29, #-20]
  403340:	sturh	w8, [x29, #-24]
  403344:	sturh	w8, [x29, #-28]
  403348:	sturh	w8, [x29, #-16]
  40334c:	bl	403fd0 <sqrt@plt+0x2840>
  403350:	str	wzr, [x20, #56]
  403354:	ldp	w9, w8, [x19]
  403358:	ldp	w13, w12, [x21, #8]
  40335c:	cmp	w9, #0x0
  403360:	cinc	w10, w9, lt  // lt = tstop
  403364:	asr	w11, w10, #1
  403368:	cmp	w8, #0x0
  40336c:	add	w16, w11, w13
  403370:	cinc	w10, w8, lt  // lt = tstop
  403374:	cmp	w16, #0x0
  403378:	cneg	w15, w16, mi  // mi = first
  40337c:	add	x13, sp, #0x20
  403380:	ubfx	w17, w15, #10, #6
  403384:	lsr	w14, w15, #10
  403388:	cbz	w17, 403398 <sqrt@plt+0x1c08>
  40338c:	orr	w17, w17, #0x40
  403390:	orr	x13, x13, #0x1
  403394:	strb	w17, [sp, #32]
  403398:	orr	w14, w14, w15, lsr #4
  40339c:	tst	w14, #0x3f
  4033a0:	b.eq	4033b0 <sqrt@plt+0x1c20>  // b.none
  4033a4:	mov	w14, #0x40                  	// #64
  4033a8:	bfxil	w14, w15, #4, #6
  4033ac:	strb	w14, [x13], #1
  4033b0:	cmp	w16, #0x0
  4033b4:	mov	w16, #0x20                  	// #32
  4033b8:	mov	w17, #0x30                  	// #48
  4033bc:	csel	w16, w17, w16, ge  // ge = tcont
  4033c0:	cmp	w12, #0x0
  4033c4:	bfxil	w16, w15, #0, #4
  4033c8:	cneg	w15, w12, mi  // mi = first
  4033cc:	sub	x14, x29, #0x14
  4033d0:	strb	wzr, [x13, #1]
  4033d4:	strb	w16, [x13]
  4033d8:	ubfx	w16, w15, #10, #6
  4033dc:	lsr	w13, w15, #10
  4033e0:	cbz	w16, 4033f0 <sqrt@plt+0x1c60>
  4033e4:	orr	w16, w16, #0x40
  4033e8:	orr	x14, x14, #0x1
  4033ec:	sturb	w16, [x29, #-20]
  4033f0:	orr	w13, w13, w15, lsr #4
  4033f4:	tst	w13, #0x3f
  4033f8:	b.eq	403408 <sqrt@plt+0x1c78>  // b.none
  4033fc:	mov	w13, #0x40                  	// #64
  403400:	bfxil	w13, w15, #4, #6
  403404:	strb	w13, [x14], #1
  403408:	cmp	w12, #0x0
  40340c:	mov	w12, #0x20                  	// #32
  403410:	mov	w16, #0x30                  	// #48
  403414:	csel	w12, w16, w12, ge  // ge = tcont
  403418:	cmp	w11, #0x0
  40341c:	bfxil	w12, w15, #0, #4
  403420:	cneg	w11, w11, mi  // mi = first
  403424:	sub	x13, x29, #0x18
  403428:	strb	wzr, [x14, #1]
  40342c:	strb	w12, [x14]
  403430:	ubfx	w14, w11, #10, #6
  403434:	lsr	w12, w11, #10
  403438:	cbz	w14, 403448 <sqrt@plt+0x1cb8>
  40343c:	orr	w14, w14, #0x40
  403440:	orr	x13, x13, #0x1
  403444:	sturb	w14, [x29, #-24]
  403448:	orr	w12, w12, w11, lsr #4
  40344c:	tst	w12, #0x3f
  403450:	asr	w12, w10, #1
  403454:	b.eq	403464 <sqrt@plt+0x1cd4>  // b.none
  403458:	mov	w10, #0x40                  	// #64
  40345c:	bfxil	w10, w11, #4, #6
  403460:	strb	w10, [x13], #1
  403464:	cmn	w9, #0x2
  403468:	mov	w9, #0x20                  	// #32
  40346c:	mov	w14, #0x30                  	// #48
  403470:	csel	w14, w14, w9, gt
  403474:	cmp	w12, #0x0
  403478:	cneg	w9, w12, mi  // mi = first
  40347c:	sub	x10, x29, #0x1c
  403480:	bfxil	w14, w11, #0, #4
  403484:	ubfx	w12, w9, #10, #6
  403488:	lsr	w11, w9, #10
  40348c:	strb	wzr, [x13, #1]
  403490:	strb	w14, [x13]
  403494:	cbz	w12, 4034a4 <sqrt@plt+0x1d14>
  403498:	orr	w12, w12, #0x40
  40349c:	orr	x10, x10, #0x1
  4034a0:	sturb	w12, [x29, #-28]
  4034a4:	orr	w11, w11, w9, lsr #4
  4034a8:	tst	w11, #0x3f
  4034ac:	b.eq	4034bc <sqrt@plt+0x1d2c>  // b.none
  4034b0:	mov	w11, #0x40                  	// #64
  4034b4:	bfxil	w11, w9, #4, #6
  4034b8:	strb	w11, [x10], #1
  4034bc:	cmn	w8, #0x2
  4034c0:	mov	w8, #0x20                  	// #32
  4034c4:	mov	w11, #0x30                  	// #48
  4034c8:	csel	w8, w11, w8, gt
  4034cc:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  4034d0:	bfxil	w8, w9, #0, #4
  4034d4:	add	x0, x0, #0xfcb
  4034d8:	add	x1, sp, #0x20
  4034dc:	sub	x2, x29, #0x14
  4034e0:	sub	x3, x29, #0x18
  4034e4:	sub	x4, x29, #0x1c
  4034e8:	sub	x5, x29, #0x10
  4034ec:	strb	wzr, [x10, #1]
  4034f0:	strb	w8, [x10]
  4034f4:	sturh	w11, [x29, #-16]
  4034f8:	bl	403fd0 <sqrt@plt+0x2840>
  4034fc:	b	403918 <sqrt@plt+0x2188>
  403500:	sub	w8, w22, #0x1
  403504:	cmp	w8, #0x2
  403508:	b.cc	4037b4 <sqrt@plt+0x2024>  // b.lo, b.ul, b.last
  40350c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  403510:	add	x0, x0, #0xde5
  403514:	b	4037f0 <sqrt@plt+0x2060>
  403518:	cmp	w22, #0x2
  40351c:	b.ne	4037e8 <sqrt@plt+0x2058>  // b.any
  403520:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403524:	ldr	x8, [x8, #576]
  403528:	cbnz	x8, 403534 <sqrt@plt+0x1da4>
  40352c:	mov	x0, x20
  403530:	bl	4026e0 <sqrt@plt+0xf50>
  403534:	ldp	w12, w8, [x21, #8]
  403538:	ldp	w20, w19, [x19]
  40353c:	add	x10, sp, #0x20
  403540:	cmp	w12, #0x0
  403544:	cneg	w11, w12, mi  // mi = first
  403548:	ubfx	w13, w11, #10, #6
  40354c:	lsr	w9, w11, #10
  403550:	cbz	w13, 403560 <sqrt@plt+0x1dd0>
  403554:	orr	w13, w13, #0x40
  403558:	orr	x10, x10, #0x1
  40355c:	strb	w13, [sp, #32]
  403560:	orr	w9, w9, w11, lsr #4
  403564:	tst	w9, #0x3f
  403568:	b.eq	403578 <sqrt@plt+0x1de8>  // b.none
  40356c:	mov	w9, #0x40                  	// #64
  403570:	bfxil	w9, w11, #4, #6
  403574:	strb	w9, [x10], #1
  403578:	cmp	w12, #0x0
  40357c:	mov	w12, #0x20                  	// #32
  403580:	mov	w13, #0x30                  	// #48
  403584:	csel	w12, w13, w12, ge  // ge = tcont
  403588:	cmp	w8, #0x0
  40358c:	bfxil	w12, w11, #0, #4
  403590:	cneg	w11, w8, mi  // mi = first
  403594:	sub	x9, x29, #0x14
  403598:	strb	wzr, [x10, #1]
  40359c:	strb	w12, [x10]
  4035a0:	ubfx	w12, w11, #10, #6
  4035a4:	lsr	w10, w11, #10
  4035a8:	cbz	w12, 4035b8 <sqrt@plt+0x1e28>
  4035ac:	orr	w12, w12, #0x40
  4035b0:	orr	x9, x9, #0x1
  4035b4:	sturb	w12, [x29, #-20]
  4035b8:	orr	w10, w10, w11, lsr #4
  4035bc:	tst	w10, #0x3f
  4035c0:	b.eq	4035d0 <sqrt@plt+0x1e40>  // b.none
  4035c4:	mov	w10, #0x40                  	// #64
  4035c8:	bfxil	w10, w11, #4, #6
  4035cc:	strb	w10, [x9], #1
  4035d0:	cmp	w8, #0x0
  4035d4:	mov	w8, #0x20                  	// #32
  4035d8:	mov	w10, #0x30                  	// #48
  4035dc:	csel	w8, w10, w8, ge  // ge = tcont
  4035e0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  4035e4:	bfxil	w8, w11, #0, #4
  4035e8:	add	x0, x0, #0xf8c
  4035ec:	add	x1, sp, #0x20
  4035f0:	sub	x2, x29, #0x14
  4035f4:	add	x21, sp, #0x20
  4035f8:	strb	w8, [x9]
  4035fc:	strb	wzr, [x9, #1]
  403600:	sub	x22, x29, #0x14
  403604:	bl	403fd0 <sqrt@plt+0x2840>
  403608:	cmp	w20, #0x0
  40360c:	cneg	w8, w20, mi  // mi = first
  403610:	ubfx	w10, w8, #10, #6
  403614:	lsr	w9, w8, #10
  403618:	cbz	w10, 403628 <sqrt@plt+0x1e98>
  40361c:	orr	x21, x21, #0x1
  403620:	orr	w10, w10, #0x40
  403624:	strb	w10, [sp, #32]
  403628:	orr	w9, w9, w8, lsr #4
  40362c:	tst	w9, #0x3f
  403630:	b.eq	403640 <sqrt@plt+0x1eb0>  // b.none
  403634:	mov	w9, #0x40                  	// #64
  403638:	bfxil	w9, w8, #4, #6
  40363c:	strb	w9, [x21], #1
  403640:	cmp	w20, #0x0
  403644:	mov	w9, #0x20                  	// #32
  403648:	mov	w10, #0x30                  	// #48
  40364c:	csel	w9, w10, w9, ge  // ge = tcont
  403650:	cmp	w19, #0x0
  403654:	bfxil	w9, w8, #0, #4
  403658:	cneg	w8, w19, mi  // mi = first
  40365c:	ubfx	w11, w8, #10, #6
  403660:	lsr	w10, w8, #10
  403664:	strb	wzr, [x21, #1]
  403668:	strb	w9, [x21]
  40366c:	cbz	w11, 4038c0 <sqrt@plt+0x2130>
  403670:	orr	x9, x22, #0x1
  403674:	orr	w11, w11, #0x40
  403678:	sturb	w11, [x29, #-20]
  40367c:	b	4038c4 <sqrt@plt+0x2134>
  403680:	cbz	w22, 403808 <sqrt@plt+0x2078>
  403684:	sub	w8, w22, #0x1
  403688:	cmp	w8, #0x2
  40368c:	b.cc	403814 <sqrt@plt+0x2084>  // b.lo, b.ul, b.last
  403690:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  403694:	add	x0, x0, #0xd82
  403698:	b	4037f0 <sqrt@plt+0x2060>
  40369c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  4036a0:	add	x0, x0, #0xdc7
  4036a4:	b	4037f0 <sqrt@plt+0x2060>
  4036a8:	mov	v10.16b, v14.16b
  4036ac:	mov	v11.16b, v15.16b
  4036b0:	mov	v0.16b, v10.16b
  4036b4:	mov	v1.16b, v11.16b
  4036b8:	mov	w0, wzr
  4036bc:	bl	40409c <sqrt@plt+0x290c>
  4036c0:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4036c4:	add	x8, x8, #0x228
  4036c8:	ldp	w11, w8, [x8]
  4036cc:	orr	w8, w8, w11
  4036d0:	cbz	w8, 4037a0 <sqrt@plt+0x2010>
  4036d4:	cmp	w11, #0x0
  4036d8:	cneg	w10, w11, mi  // mi = first
  4036dc:	add	x9, sp, #0x20
  4036e0:	ubfx	w12, w10, #10, #6
  4036e4:	lsr	w8, w10, #10
  4036e8:	cbz	w12, 4036f8 <sqrt@plt+0x1f68>
  4036ec:	orr	w12, w12, #0x40
  4036f0:	orr	x9, x9, #0x1
  4036f4:	strb	w12, [sp, #32]
  4036f8:	orr	w8, w8, w10, lsr #4
  4036fc:	tst	w8, #0x3f
  403700:	b.eq	403710 <sqrt@plt+0x1f80>  // b.none
  403704:	mov	w8, #0x40                  	// #64
  403708:	bfxil	w8, w10, #4, #6
  40370c:	strb	w8, [x9], #1
  403710:	cmp	w11, #0x0
  403714:	mov	w11, #0x20                  	// #32
  403718:	mov	w12, #0x30                  	// #48
  40371c:	adrp	x13, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403720:	csel	w12, w12, w11, ge  // ge = tcont
  403724:	ldr	w11, [x13, #556]
  403728:	bfxil	w12, w10, #0, #4
  40372c:	strb	w12, [x9]
  403730:	strb	wzr, [x9, #1]
  403734:	cmp	w11, #0x0
  403738:	cneg	w9, w11, mi  // mi = first
  40373c:	sub	x8, x29, #0x14
  403740:	ubfx	w12, w9, #10, #6
  403744:	lsr	w10, w9, #10
  403748:	cbz	w12, 403758 <sqrt@plt+0x1fc8>
  40374c:	orr	w12, w12, #0x40
  403750:	orr	x8, x8, #0x1
  403754:	sturb	w12, [x29, #-20]
  403758:	orr	w10, w10, w9, lsr #4
  40375c:	tst	w10, #0x3f
  403760:	b.eq	403770 <sqrt@plt+0x1fe0>  // b.none
  403764:	mov	w10, #0x40                  	// #64
  403768:	bfxil	w10, w9, #4, #6
  40376c:	strb	w10, [x8], #1
  403770:	cmp	w11, #0x0
  403774:	mov	w10, #0x20                  	// #32
  403778:	mov	w11, #0x30                  	// #48
  40377c:	csel	w10, w11, w10, ge  // ge = tcont
  403780:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  403784:	bfxil	w10, w9, #0, #4
  403788:	add	x0, x0, #0xf8d
  40378c:	add	x1, sp, #0x20
  403790:	sub	x2, x29, #0x14
  403794:	strb	w10, [x8]
  403798:	strb	wzr, [x8, #1]
  40379c:	bl	403fd0 <sqrt@plt+0x2840>
  4037a0:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4037a4:	add	x8, x8, #0x21c
  4037a8:	stur	xzr, [x8, #12]
  4037ac:	strb	wzr, [x8]
  4037b0:	b	40390c <sqrt@plt+0x217c>
  4037b4:	ldr	w8, [x19]
  4037b8:	cmp	w8, #0x1
  4037bc:	b.eq	40382c <sqrt@plt+0x209c>  // b.none
  4037c0:	cmp	w8, #0x3e8
  4037c4:	b.ge	40382c <sqrt@plt+0x209c>  // b.tcont
  4037c8:	cbz	w8, 40394c <sqrt@plt+0x21bc>
  4037cc:	cmp	w8, #0x2
  4037d0:	b.lt	403918 <sqrt@plt+0x2188>  // b.tstop
  4037d4:	cmp	w8, #0x3de
  4037d8:	b.lt	403a04 <sqrt@plt+0x2274>  // b.tstop
  4037dc:	mov	w8, #0xffffffe9            	// #-23
  4037e0:	str	w8, [x20, #52]
  4037e4:	b	403918 <sqrt@plt+0x2188>
  4037e8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  4037ec:	add	x0, x0, #0xda9
  4037f0:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4037f4:	add	x1, x1, #0xed8
  4037f8:	mov	x2, x1
  4037fc:	mov	x3, x1
  403800:	bl	409a30 <sqrt@plt+0x82a0>
  403804:	b	403918 <sqrt@plt+0x2188>
  403808:	mov	w8, #0x1                   	// #1
  40380c:	str	w8, [x20, #88]
  403810:	b	403918 <sqrt@plt+0x2188>
  403814:	ldr	w19, [x19]
  403818:	cbz	w19, 403944 <sqrt@plt+0x21b4>
  40381c:	tbnz	w19, #31, 403954 <sqrt@plt+0x21c4>
  403820:	str	w19, [x20, #88]
  403824:	mov	w8, w19
  403828:	b	40399c <sqrt@plt+0x220c>
  40382c:	mov	w8, #0x1                   	// #1
  403830:	str	w8, [x20, #52]
  403834:	b	403918 <sqrt@plt+0x2188>
  403838:	ldp	w8, w9, [x21, #8]
  40383c:	adrp	x26, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403840:	ldr	x0, [x26, #568]
  403844:	ldp	w24, w25, [x19]
  403848:	adrp	x23, 410000 <_ZdlPvm@@Base+0x6e4>
  40384c:	sub	w21, w8, #0x40
  403850:	sub	w22, w9, #0x40
  403854:	add	x23, x23, #0xf55
  403858:	mov	x1, x23
  40385c:	mov	w2, w22
  403860:	mov	w3, w21
  403864:	bl	4014b0 <fprintf@plt>
  403868:	ldr	x3, [x26, #568]
  40386c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  403870:	add	x0, x0, #0xfac
  403874:	mov	w1, #0xa                   	// #10
  403878:	mov	w2, #0x1                   	// #1
  40387c:	bl	401710 <fwrite@plt>
  403880:	ldr	x0, [x26, #568]
  403884:	add	w3, w24, w21
  403888:	add	w2, w25, w22
  40388c:	mov	x1, x23
  403890:	bl	4014b0 <fprintf@plt>
  403894:	ldr	x3, [x26, #568]
  403898:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  40389c:	add	x0, x0, #0xfb7
  4038a0:	mov	w1, #0x4                   	// #4
  4038a4:	mov	w2, #0x1                   	// #1
  4038a8:	bl	401710 <fwrite@plt>
  4038ac:	ldr	w8, [x19, #4]
  4038b0:	str	w8, [x20, #64]
  4038b4:	ldr	w8, [x19]
  4038b8:	str	w8, [x20, #60]
  4038bc:	b	403918 <sqrt@plt+0x2188>
  4038c0:	sub	x9, x29, #0x14
  4038c4:	orr	w10, w10, w8, lsr #4
  4038c8:	tst	w10, #0x3f
  4038cc:	b.eq	4038dc <sqrt@plt+0x214c>  // b.none
  4038d0:	mov	w10, #0x40                  	// #64
  4038d4:	bfxil	w10, w8, #4, #6
  4038d8:	strb	w10, [x9], #1
  4038dc:	cmp	w19, #0x0
  4038e0:	mov	w10, #0x20                  	// #32
  4038e4:	mov	w11, #0x30                  	// #48
  4038e8:	csel	w10, w11, w10, ge  // ge = tcont
  4038ec:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  4038f0:	bfxil	w10, w8, #0, #4
  4038f4:	add	x0, x0, #0xf8d
  4038f8:	add	x1, sp, #0x20
  4038fc:	sub	x2, x29, #0x14
  403900:	strb	w10, [x9]
  403904:	strb	wzr, [x9, #1]
  403908:	bl	403fd0 <sqrt@plt+0x2840>
  40390c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  403910:	add	x0, x0, #0xfa9
  403914:	bl	403fd0 <sqrt@plt+0x2840>
  403918:	ldp	x20, x19, [sp, #192]
  40391c:	ldp	x22, x21, [sp, #176]
  403920:	ldp	x24, x23, [sp, #160]
  403924:	ldp	x26, x25, [sp, #144]
  403928:	ldp	x29, x30, [sp, #128]
  40392c:	ldp	d9, d8, [sp, #112]
  403930:	ldp	d11, d10, [sp, #96]
  403934:	ldp	d13, d12, [sp, #80]
  403938:	ldp	d15, d14, [sp, #64]
  40393c:	add	sp, sp, #0xd0
  403940:	ret
  403944:	mov	w8, #0x1                   	// #1
  403948:	b	403998 <sqrt@plt+0x2208>
  40394c:	str	wzr, [x20, #52]
  403950:	b	403918 <sqrt@plt+0x2188>
  403954:	adrp	x9, 426000 <_Znam@GLIBCXX_3.4>
  403958:	ldr	w8, [x21, #4]
  40395c:	ldr	w9, [x9, #1180]
  403960:	adrp	x10, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403964:	ldr	w10, [x10, #3840]
  403968:	mul	w8, w9, w8
  40396c:	mov	w9, #0x296b                	// #10603
  403970:	movk	w9, #0x7482, lsl #16
  403974:	mul	w8, w8, w10
  403978:	smull	x9, w8, w9
  40397c:	lsr	x10, x9, #63
  403980:	asr	x9, x9, #47
  403984:	add	w9, w9, w10
  403988:	mov	w10, #0x1940                	// #6464
  40398c:	movk	w10, #0x1, lsl #16
  403990:	cmp	w8, w10
  403994:	csinc	w8, w9, wzr, ge  // ge = tcont
  403998:	str	w8, [x20, #88]
  40399c:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4039a0:	ldr	x9, [x9, #576]
  4039a4:	cbz	x9, 4039fc <sqrt@plt+0x226c>
  4039a8:	add	x9, sp, #0x20
  4039ac:	ubfx	w11, w8, #10, #6
  4039b0:	lsr	w10, w8, #10
  4039b4:	cbz	w11, 4039c4 <sqrt@plt+0x2234>
  4039b8:	orr	w11, w11, #0x40
  4039bc:	orr	x9, x9, #0x1
  4039c0:	strb	w11, [sp, #32]
  4039c4:	orr	w10, w10, w8, lsr #4
  4039c8:	tst	w10, #0x3f
  4039cc:	b.eq	4039dc <sqrt@plt+0x224c>  // b.none
  4039d0:	mov	w10, #0x40                  	// #64
  4039d4:	bfxil	w10, w8, #4, #6
  4039d8:	strb	w10, [x9], #1
  4039dc:	mov	w10, #0x30                  	// #48
  4039e0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  4039e4:	bfxil	w10, w8, #0, #4
  4039e8:	add	x0, x0, #0xf82
  4039ec:	add	x1, sp, #0x20
  4039f0:	strb	w10, [x9]
  4039f4:	strb	wzr, [x9, #1]
  4039f8:	bl	403fd0 <sqrt@plt+0x2840>
  4039fc:	str	w19, [x20, #92]
  403a00:	b	403918 <sqrt@plt+0x2188>
  403a04:	cmp	w8, #0x2bc
  403a08:	b.lt	403a18 <sqrt@plt+0x2288>  // b.tstop
  403a0c:	mov	w8, #0xffffffe4            	// #-28
  403a10:	str	w8, [x20, #52]
  403a14:	b	403918 <sqrt@plt+0x2188>
  403a18:	cmp	w8, #0x1f4
  403a1c:	b.lt	403a2c <sqrt@plt+0x229c>  // b.tstop
  403a20:	mov	w8, #0xffffffe5            	// #-27
  403a24:	str	w8, [x20, #52]
  403a28:	b	403918 <sqrt@plt+0x2188>
  403a2c:	cmp	w8, #0x190
  403a30:	b.lt	403a40 <sqrt@plt+0x22b0>  // b.tstop
  403a34:	mov	w8, #0xffffffe6            	// #-26
  403a38:	str	w8, [x20, #52]
  403a3c:	b	403918 <sqrt@plt+0x2188>
  403a40:	cmp	w8, #0x12c
  403a44:	b.lt	403a54 <sqrt@plt+0x22c4>  // b.tstop
  403a48:	mov	w8, #0xffffffe7            	// #-25
  403a4c:	str	w8, [x20, #52]
  403a50:	b	403918 <sqrt@plt+0x2188>
  403a54:	cmp	w8, #0xc8
  403a58:	b.lt	403a68 <sqrt@plt+0x22d8>  // b.tstop
  403a5c:	mov	w8, #0xffffffea            	// #-22
  403a60:	str	w8, [x20, #52]
  403a64:	b	403918 <sqrt@plt+0x2188>
  403a68:	cmp	w8, #0x64
  403a6c:	b.lt	403a7c <sqrt@plt+0x22ec>  // b.tstop
  403a70:	mov	w8, #0xffffffe8            	// #-24
  403a74:	str	w8, [x20, #52]
  403a78:	b	403918 <sqrt@plt+0x2188>
  403a7c:	mov	w8, #0xffffffeb            	// #-21
  403a80:	str	w8, [x20, #52]
  403a84:	b	403918 <sqrt@plt+0x2188>
  403a88:	mov	v0.16b, v1.16b
  403a8c:	bl	401790 <sqrt@plt>
  403a90:	b	402ea4 <sqrt@plt+0x1714>
  403a94:	stp	x29, x30, [sp, #-32]!
  403a98:	stp	x20, x19, [sp, #16]
  403a9c:	mov	x29, sp
  403aa0:	mov	w0, #0x78                  	// #120
  403aa4:	mov	x20, x1
  403aa8:	bl	40f86c <_Znwm@@Base>
  403aac:	mov	x19, x0
  403ab0:	mov	x1, x20
  403ab4:	bl	40a070 <sqrt@plt+0x88e0>
  403ab8:	adrp	x8, 410000 <_ZdlPvm@@Base+0x6e4>
  403abc:	add	x8, x8, #0xb28
  403ac0:	mov	w9, #0x1                   	// #1
  403ac4:	mov	x0, x19
  403ac8:	mov	x1, xzr
  403acc:	mov	w2, wzr
  403ad0:	str	xzr, [x19, #104]
  403ad4:	str	x8, [x19]
  403ad8:	strb	w9, [x19, #112]
  403adc:	bl	40b408 <sqrt@plt+0x9c78>
  403ae0:	cbz	w0, 403af4 <sqrt@plt+0x2364>
  403ae4:	mov	x0, x19
  403ae8:	ldp	x20, x19, [sp, #16]
  403aec:	ldp	x29, x30, [sp], #32
  403af0:	ret
  403af4:	ldr	x8, [x19]
  403af8:	mov	x0, x19
  403afc:	ldr	x8, [x8, #8]
  403b00:	blr	x8
  403b04:	mov	x19, xzr
  403b08:	mov	x0, x19
  403b0c:	ldp	x20, x19, [sp, #16]
  403b10:	ldp	x29, x30, [sp], #32
  403b14:	ret
  403b18:	mov	x20, x0
  403b1c:	mov	x0, x19
  403b20:	bl	40f910 <_ZdlPv@@Base>
  403b24:	mov	x0, x20
  403b28:	bl	401720 <_Unwind_Resume@plt>
  403b2c:	stp	x29, x30, [sp, #-32]!
  403b30:	stp	x20, x19, [sp, #16]
  403b34:	mov	x29, sp
  403b38:	mov	w0, #0x70                  	// #112
  403b3c:	bl	40f86c <_Znwm@@Base>
  403b40:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  403b44:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403b48:	add	x9, x9, #0x248
  403b4c:	ldr	w1, [x8, #1176]
  403b50:	ldp	d0, d1, [x9]
  403b54:	mov	x19, x0
  403b58:	bl	401c58 <sqrt@plt+0x4c8>
  403b5c:	mov	x0, x19
  403b60:	ldp	x20, x19, [sp, #16]
  403b64:	ldp	x29, x30, [sp], #32
  403b68:	ret
  403b6c:	mov	x20, x0
  403b70:	mov	x0, x19
  403b74:	bl	40f910 <_ZdlPv@@Base>
  403b78:	mov	x0, x20
  403b7c:	bl	401720 <_Unwind_Resume@plt>
  403b80:	sub	sp, sp, #0x80
  403b84:	stp	x29, x30, [sp, #32]
  403b88:	stp	x28, x27, [sp, #48]
  403b8c:	stp	x26, x25, [sp, #64]
  403b90:	stp	x24, x23, [sp, #80]
  403b94:	stp	x22, x21, [sp, #96]
  403b98:	stp	x20, x19, [sp, #112]
  403b9c:	add	x29, sp, #0x20
  403ba0:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  403ba4:	ldr	x8, [x21, #1000]
  403ba8:	mov	x19, x1
  403bac:	mov	w20, w0
  403bb0:	cbnz	x8, 403bc0 <sqrt@plt+0x2430>
  403bb4:	ldr	x0, [x19]
  403bb8:	bl	4104e8 <_ZdlPvm@@Base+0xbcc>
  403bbc:	str	x0, [x21, #1000]
  403bc0:	adrp	x0, 403000 <sqrt@plt+0x1870>
  403bc4:	add	x0, x0, #0xeec
  403bc8:	bl	40d0bc <sqrt@plt+0xb92c>
  403bcc:	adrp	x21, 410000 <_ZdlPvm@@Base+0x6e4>
  403bd0:	adrp	x22, 426000 <_Znam@GLIBCXX_3.4>
  403bd4:	adrp	x28, 410000 <_ZdlPvm@@Base+0x6e4>
  403bd8:	adrp	x24, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403bdc:	adrp	x23, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403be0:	add	x21, x21, #0xe24
  403be4:	add	x22, x22, #0x4a0
  403be8:	add	x28, x28, #0xade
  403bec:	adrp	x26, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  403bf0:	add	x24, x24, #0xed8
  403bf4:	add	x23, x23, #0x248
  403bf8:	stur	wzr, [x29, #-4]
  403bfc:	b	403c10 <sqrt@plt+0x2480>
  403c00:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  403c04:	mov	w9, #0x1                   	// #1
  403c08:	str	w9, [x8, #1168]
  403c0c:	tbnz	w25, #31, 403e2c <sqrt@plt+0x269c>
  403c10:	sub	x4, x29, #0x4
  403c14:	mov	w0, w20
  403c18:	mov	x1, x19
  403c1c:	mov	x2, x21
  403c20:	mov	x3, x22
  403c24:	bl	40e1d8 <sqrt@plt+0xca48>
  403c28:	sub	w8, w0, #0x3f
  403c2c:	mov	w25, w0
  403c30:	cmp	w8, #0x38
  403c34:	b.hi	403c0c <sqrt@plt+0x247c>  // b.pmore
  403c38:	adr	x9, 403c00 <sqrt@plt+0x2470>
  403c3c:	ldrb	w10, [x28, x8]
  403c40:	add	x9, x9, x10, lsl #2
  403c44:	br	x9
  403c48:	ldr	x0, [x26, #1072]
  403c4c:	bl	40d23c <sqrt@plt+0xbaac>
  403c50:	b	403c0c <sqrt@plt+0x247c>
  403c54:	ldr	x0, [x26, #1072]
  403c58:	mov	x1, sp
  403c5c:	mov	w2, #0xa                   	// #10
  403c60:	bl	401500 <strtol@plt>
  403c64:	cmp	x0, #0x0
  403c68:	b.le	403d6c <sqrt@plt+0x25dc>
  403c6c:	sub	x8, x0, #0x1
  403c70:	mov	w9, #0x7fff                	// #32767
  403c74:	cmp	x8, x9
  403c78:	b.cs	403d7c <sqrt@plt+0x25ec>  // b.hs, b.nlast
  403c7c:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  403c80:	str	w0, [x8, #1172]
  403c84:	b	403c0c <sqrt@plt+0x247c>
  403c88:	ldr	x27, [x26, #1072]
  403c8c:	adrp	x1, 410000 <_ZdlPvm@@Base+0x6e4>
  403c90:	add	x1, x1, #0xe73
  403c94:	mov	x0, x27
  403c98:	bl	4016d0 <strcasecmp@plt>
  403c9c:	cbz	w0, 403d88 <sqrt@plt+0x25f8>
  403ca0:	adrp	x1, 410000 <_ZdlPvm@@Base+0x6e4>
  403ca4:	mov	x0, x27
  403ca8:	add	x1, x1, #0xe7c
  403cac:	bl	4016d0 <strcasecmp@plt>
  403cb0:	cbz	w0, 403c00 <sqrt@plt+0x2470>
  403cb4:	mov	x0, sp
  403cb8:	mov	x1, x27
  403cbc:	bl	4097e0 <sqrt@plt+0x8050>
  403cc0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  403cc4:	mov	x1, sp
  403cc8:	add	x0, x0, #0xe86
  403ccc:	b	403df4 <sqrt@plt+0x2664>
  403cd0:	ldr	x0, [x26, #1072]
  403cd4:	add	x2, x23, #0x8
  403cd8:	add	x1, sp, #0x10
  403cdc:	mov	x3, x23
  403ce0:	bl	40c26c <sqrt@plt+0xaadc>
  403ce4:	cbz	w0, 403d94 <sqrt@plt+0x2604>
  403ce8:	ldr	x27, [sp, #16]
  403cec:	adrp	x0, 412000 <_ZdlPvm@@Base+0x26e4>
  403cf0:	add	x0, x0, #0x716
  403cf4:	mov	x1, x27
  403cf8:	bl	4016d0 <strcasecmp@plt>
  403cfc:	cbz	w0, 403dcc <sqrt@plt+0x263c>
  403d00:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  403d04:	add	x0, x0, #0xff0
  403d08:	mov	x1, x27
  403d0c:	bl	4016d0 <strcasecmp@plt>
  403d10:	cbz	w0, 403dd4 <sqrt@plt+0x2644>
  403d14:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  403d18:	add	x0, x0, #0xff7
  403d1c:	mov	x1, x27
  403d20:	bl	4016d0 <strcasecmp@plt>
  403d24:	cbz	w0, 403e04 <sqrt@plt+0x2674>
  403d28:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  403d2c:	add	x0, x0, #0xffd
  403d30:	mov	x1, x27
  403d34:	bl	4016d0 <strcasecmp@plt>
  403d38:	cbz	w0, 403e0c <sqrt@plt+0x267c>
  403d3c:	mov	w8, #0x52                  	// #82
  403d40:	b	403e20 <sqrt@plt+0x2690>
  403d44:	ldr	x0, [x26, #1072]
  403d48:	mov	x1, sp
  403d4c:	mov	w2, #0xa                   	// #10
  403d50:	bl	401500 <strtol@plt>
  403d54:	cbz	x0, 403db0 <sqrt@plt+0x2620>
  403d58:	lsr	x8, x0, #31
  403d5c:	cbz	x8, 403dc0 <sqrt@plt+0x2630>
  403d60:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  403d64:	add	x0, x0, #0xf16
  403d68:	b	403df0 <sqrt@plt+0x2660>
  403d6c:	ldr	x8, [sp]
  403d70:	ldr	x9, [x26, #1072]
  403d74:	cmp	x8, x9
  403d78:	b.eq	403ddc <sqrt@plt+0x264c>  // b.none
  403d7c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  403d80:	add	x0, x0, #0xeca
  403d84:	b	403df0 <sqrt@plt+0x2660>
  403d88:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  403d8c:	str	wzr, [x8, #1168]
  403d90:	b	403c0c <sqrt@plt+0x247c>
  403d94:	ldr	x1, [x26, #1072]
  403d98:	mov	x0, sp
  403d9c:	bl	4097e0 <sqrt@plt+0x8050>
  403da0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  403da4:	mov	x1, sp
  403da8:	add	x0, x0, #0xe34
  403dac:	b	403df4 <sqrt@plt+0x2664>
  403db0:	ldr	x8, [sp]
  403db4:	ldr	x9, [x26, #1072]
  403db8:	cmp	x8, x9
  403dbc:	b.eq	403de8 <sqrt@plt+0x2658>  // b.none
  403dc0:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  403dc4:	str	w0, [x8, #1180]
  403dc8:	b	403c0c <sqrt@plt+0x247c>
  403dcc:	mov	x8, xzr
  403dd0:	b	403e10 <sqrt@plt+0x2680>
  403dd4:	mov	w8, #0x1                   	// #1
  403dd8:	b	403e10 <sqrt@plt+0x2680>
  403ddc:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  403de0:	add	x0, x0, #0xe9f
  403de4:	b	403df0 <sqrt@plt+0x2660>
  403de8:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  403dec:	add	x0, x0, #0xee7
  403df0:	mov	x1, x24
  403df4:	mov	x2, x24
  403df8:	mov	x3, x24
  403dfc:	bl	409a30 <sqrt@plt+0x82a0>
  403e00:	b	403c0c <sqrt@plt+0x247c>
  403e04:	mov	w8, #0x2                   	// #2
  403e08:	b	403e10 <sqrt@plt+0x2680>
  403e0c:	mov	w8, #0x3                   	// #3
  403e10:	adrp	x9, 410000 <_ZdlPvm@@Base+0x6e4>
  403e14:	add	x9, x9, #0xc08
  403e18:	add	x8, x9, x8, lsl #4
  403e1c:	ldr	w8, [x8, #8]
  403e20:	adrp	x9, 426000 <_Znam@GLIBCXX_3.4>
  403e24:	str	w8, [x9, #1176]
  403e28:	b	403c0c <sqrt@plt+0x247c>
  403e2c:	adrp	x21, 426000 <_Znam@GLIBCXX_3.4>
  403e30:	ldr	w8, [x21, #1484]
  403e34:	cmp	w8, w20
  403e38:	b.lt	403ea0 <sqrt@plt+0x2710>  // b.tstop
  403e3c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x26e4>
  403e40:	add	x0, x0, #0x776
  403e44:	b	403e98 <sqrt@plt+0x2708>
  403e48:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403e4c:	ldr	x0, [x8, #504]
  403e50:	bl	403fbc <sqrt@plt+0x282c>
  403e54:	mov	w0, wzr
  403e58:	bl	401700 <exit@plt>
  403e5c:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403e60:	ldr	x0, [x8, #512]
  403e64:	bl	403fbc <sqrt@plt+0x282c>
  403e68:	mov	w0, #0x1                   	// #1
  403e6c:	bl	401700 <exit@plt>
  403e70:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403e74:	ldr	x1, [x8, #488]
  403e78:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  403e7c:	add	x0, x0, #0xe54
  403e80:	bl	401770 <printf@plt>
  403e84:	mov	w0, wzr
  403e88:	bl	401700 <exit@plt>
  403e8c:	add	w9, w8, #0x1
  403e90:	str	w9, [x21, #1484]
  403e94:	ldr	x0, [x19, w8, sxtw #3]
  403e98:	bl	40768c <sqrt@plt+0x5efc>
  403e9c:	ldr	w8, [x21, #1484]
  403ea0:	cmp	w8, w20
  403ea4:	b.lt	403e8c <sqrt@plt+0x26fc>  // b.tstop
  403ea8:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403eac:	ldr	x3, [x8, #568]
  403eb0:	cbz	x3, 403ec8 <sqrt@plt+0x2738>
  403eb4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  403eb8:	add	x0, x0, #0xcdc
  403ebc:	mov	w1, #0x4                   	// #4
  403ec0:	mov	w2, #0x1                   	// #1
  403ec4:	bl	401710 <fwrite@plt>
  403ec8:	ldp	x20, x19, [sp, #112]
  403ecc:	ldp	x22, x21, [sp, #96]
  403ed0:	ldp	x24, x23, [sp, #80]
  403ed4:	ldp	x26, x25, [sp, #64]
  403ed8:	ldp	x28, x27, [sp, #48]
  403edc:	ldp	x29, x30, [sp, #32]
  403ee0:	mov	w0, wzr
  403ee4:	add	sp, sp, #0x80
  403ee8:	ret
  403eec:	stp	x29, x30, [sp, #-48]!
  403ef0:	stp	x22, x21, [sp, #16]
  403ef4:	stp	x20, x19, [sp, #32]
  403ef8:	mov	x29, sp
  403efc:	mov	x21, x1
  403f00:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  403f04:	add	x1, x1, #0x7
  403f08:	mov	w19, w3
  403f0c:	mov	x20, x2
  403f10:	bl	4016d0 <strcasecmp@plt>
  403f14:	cbnz	w0, 403f94 <sqrt@plt+0x2804>
  403f18:	adrp	x22, 426000 <_Znam@GLIBCXX_3.4>
  403f1c:	ldr	w8, [x22, #1168]
  403f20:	cmp	w8, #0x0
  403f24:	b.gt	403f94 <sqrt@plt+0x2804>
  403f28:	cbz	x21, 403f60 <sqrt@plt+0x27d0>
  403f2c:	adrp	x1, 410000 <_ZdlPvm@@Base+0x6e4>
  403f30:	add	x1, x1, #0xe73
  403f34:	mov	x0, x21
  403f38:	bl	4016d0 <strcasecmp@plt>
  403f3c:	cbz	w0, 403f90 <sqrt@plt+0x2800>
  403f40:	adrp	x1, 410000 <_ZdlPvm@@Base+0x6e4>
  403f44:	add	x1, x1, #0xe7c
  403f48:	mov	x0, x21
  403f4c:	bl	4016d0 <strcasecmp@plt>
  403f50:	cbz	w0, 403fa4 <sqrt@plt+0x2814>
  403f54:	adrp	x2, 411000 <_ZdlPvm@@Base+0x16e4>
  403f58:	add	x2, x2, #0x3e
  403f5c:	b	403f68 <sqrt@plt+0x27d8>
  403f60:	adrp	x2, 411000 <_ZdlPvm@@Base+0x16e4>
  403f64:	add	x2, x2, #0x13
  403f68:	mov	x0, x20
  403f6c:	mov	w1, w19
  403f70:	ldp	x20, x19, [sp, #32]
  403f74:	ldp	x22, x21, [sp, #16]
  403f78:	adrp	x3, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403f7c:	add	x3, x3, #0xed8
  403f80:	mov	x4, x3
  403f84:	mov	x5, x3
  403f88:	ldp	x29, x30, [sp], #48
  403f8c:	b	409acc <sqrt@plt+0x833c>
  403f90:	str	wzr, [x22, #1168]
  403f94:	ldp	x20, x19, [sp, #32]
  403f98:	ldp	x22, x21, [sp, #16]
  403f9c:	ldp	x29, x30, [sp], #48
  403fa0:	ret
  403fa4:	mov	w8, #0x1                   	// #1
  403fa8:	str	w8, [x22, #1168]
  403fac:	ldp	x20, x19, [sp, #32]
  403fb0:	ldp	x22, x21, [sp, #16]
  403fb4:	ldp	x29, x30, [sp], #48
  403fb8:	ret
  403fbc:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  403fc0:	ldr	x2, [x8, #1000]
  403fc4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  403fc8:	add	x1, x1, #0x98
  403fcc:	b	4014b0 <fprintf@plt>
  403fd0:	sub	sp, sp, #0x140
  403fd4:	stp	x28, x21, [sp, #288]
  403fd8:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  403fdc:	ldr	x8, [x21, #576]
  403fe0:	stp	x29, x30, [sp, #272]
  403fe4:	add	x29, sp, #0x110
  403fe8:	stp	x20, x19, [sp, #304]
  403fec:	mov	x19, x0
  403ff0:	sub	x20, x29, #0x28
  403ff4:	stp	x1, x2, [sp, #136]
  403ff8:	stp	x3, x4, [sp, #152]
  403ffc:	stp	x5, x6, [sp, #168]
  404000:	str	x7, [sp, #184]
  404004:	stp	q0, q1, [sp]
  404008:	stp	q2, q3, [sp, #32]
  40400c:	stp	q4, q5, [sp, #64]
  404010:	stp	q6, q7, [sp, #96]
  404014:	cbnz	x8, 40404c <sqrt@plt+0x28bc>
  404018:	bl	401620 <tmpfile@plt>
  40401c:	str	x0, [x21, #576]
  404020:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  404024:	mov	w8, #0x23                  	// #35
  404028:	mov	w9, #0x31                  	// #49
  40402c:	add	x0, x0, #0xf5e
  404030:	sub	x1, x29, #0x28
  404034:	sub	x2, x29, #0x4
  404038:	sub	x3, x29, #0x8
  40403c:	sturh	w8, [x29, #-40]
  404040:	sturh	w9, [x29, #-4]
  404044:	sturh	w9, [x29, #-8]
  404048:	bl	403fd0 <sqrt@plt+0x2840>
  40404c:	mov	x8, #0xffffffffffffffc8    	// #-56
  404050:	mov	x10, sp
  404054:	add	x11, sp, #0x88
  404058:	movk	x8, #0xff80, lsl #32
  40405c:	add	x9, x29, #0x30
  404060:	add	x10, x10, #0x80
  404064:	add	x11, x11, #0x38
  404068:	stp	x10, x8, [x29, #-24]
  40406c:	stp	x9, x11, [x29, #-40]
  404070:	ldp	q0, q1, [x20]
  404074:	ldr	x0, [x21, #576]
  404078:	sub	x2, x29, #0x50
  40407c:	mov	x1, x19
  404080:	stp	q0, q1, [x29, #-80]
  404084:	bl	401780 <vfprintf@plt>
  404088:	ldp	x20, x19, [sp, #304]
  40408c:	ldp	x28, x21, [sp, #288]
  404090:	ldp	x29, x30, [sp, #272]
  404094:	add	sp, sp, #0x140
  404098:	ret
  40409c:	sub	sp, sp, #0x50
  4040a0:	stp	d9, d8, [sp, #16]
  4040a4:	stp	x20, x19, [sp, #64]
  4040a8:	mov	w19, w0
  4040ac:	mov	v8.16b, v1.16b
  4040b0:	mov	v9.16b, v0.16b
  4040b4:	stp	x29, x30, [sp, #32]
  4040b8:	stp	x22, x21, [sp, #48]
  4040bc:	add	x29, sp, #0x10
  4040c0:	cbz	w0, 4040e4 <sqrt@plt+0x2954>
  4040c4:	cmn	w19, #0x1
  4040c8:	b.ne	404154 <sqrt@plt+0x29c4>  // b.any
  4040cc:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4040d0:	fcvtzs	w8, d9
  4040d4:	add	x9, x9, #0x220
  4040d8:	fcvtzs	w10, d8
  4040dc:	stp	w8, w10, [x9]
  4040e0:	b	404348 <sqrt@plt+0x2bb8>
  4040e4:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4040e8:	add	x8, x8, #0x220
  4040ec:	ldp	w9, w8, [x8]
  4040f0:	fcvtzs	w10, d9
  4040f4:	fcvtzs	w11, d8
  4040f8:	sub	w20, w10, w9
  4040fc:	sub	w21, w11, w8
  404100:	orr	w8, w21, w20
  404104:	cbz	w8, 404348 <sqrt@plt+0x2bb8>
  404108:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40410c:	asr	w8, w20, #31
  404110:	add	x9, x9, #0x21c
  404114:	cbz	w21, 404360 <sqrt@plt+0x2bd0>
  404118:	ldur	d1, [x9, #60]
  40411c:	scvtf	d0, w20
  404120:	scvtf	d2, w21
  404124:	fdiv	d0, d0, d2
  404128:	mov	w10, #0x1                   	// #1
  40412c:	fcmp	d0, d1
  404130:	strb	w10, [x9]
  404134:	b.ne	404388 <sqrt@plt+0x2bf8>  // b.any
  404138:	ldr	w9, [x9, #20]
  40413c:	cmp	w9, w8
  404140:	b.ne	404388 <sqrt@plt+0x2bf8>  // b.any
  404144:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404148:	add	x8, x8, #0x228
  40414c:	stp	w20, w21, [x8]
  404150:	b	404348 <sqrt@plt+0x2bb8>
  404154:	mov	w21, wzr
  404158:	mov	w20, wzr
  40415c:	adrp	x22, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404160:	add	x22, x22, #0x228
  404164:	ldp	w11, w8, [x22]
  404168:	orr	w8, w8, w11
  40416c:	cbz	w8, 40423c <sqrt@plt+0x2aac>
  404170:	cmp	w11, #0x0
  404174:	cneg	w10, w11, mi  // mi = first
  404178:	sub	x9, x29, #0x4
  40417c:	ubfx	w12, w10, #10, #6
  404180:	lsr	w8, w10, #10
  404184:	cbz	w12, 404194 <sqrt@plt+0x2a04>
  404188:	orr	w12, w12, #0x40
  40418c:	orr	x9, x9, #0x1
  404190:	sturb	w12, [x29, #-4]
  404194:	orr	w8, w8, w10, lsr #4
  404198:	tst	w8, #0x3f
  40419c:	b.eq	4041ac <sqrt@plt+0x2a1c>  // b.none
  4041a0:	mov	w8, #0x40                  	// #64
  4041a4:	bfxil	w8, w10, #4, #6
  4041a8:	strb	w8, [x9], #1
  4041ac:	cmp	w11, #0x0
  4041b0:	mov	w11, #0x20                  	// #32
  4041b4:	mov	w12, #0x30                  	// #48
  4041b8:	adrp	x13, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4041bc:	csel	w12, w12, w11, ge  // ge = tcont
  4041c0:	ldr	w11, [x13, #556]
  4041c4:	bfxil	w12, w10, #0, #4
  4041c8:	strb	w12, [x9]
  4041cc:	strb	wzr, [x9, #1]
  4041d0:	cmp	w11, #0x0
  4041d4:	cneg	w9, w11, mi  // mi = first
  4041d8:	add	x8, sp, #0x8
  4041dc:	ubfx	w12, w9, #10, #6
  4041e0:	lsr	w10, w9, #10
  4041e4:	cbz	w12, 4041f4 <sqrt@plt+0x2a64>
  4041e8:	orr	w12, w12, #0x40
  4041ec:	orr	x8, x8, #0x1
  4041f0:	strb	w12, [sp, #8]
  4041f4:	orr	w10, w10, w9, lsr #4
  4041f8:	tst	w10, #0x3f
  4041fc:	b.eq	40420c <sqrt@plt+0x2a7c>  // b.none
  404200:	mov	w10, #0x40                  	// #64
  404204:	bfxil	w10, w9, #4, #6
  404208:	strb	w10, [x8], #1
  40420c:	cmp	w11, #0x0
  404210:	mov	w10, #0x20                  	// #32
  404214:	mov	w11, #0x30                  	// #48
  404218:	csel	w10, w11, w10, ge  // ge = tcont
  40421c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  404220:	bfxil	w10, w9, #0, #4
  404224:	add	x0, x0, #0xf8d
  404228:	sub	x1, x29, #0x4
  40422c:	add	x2, sp, #0x8
  404230:	strb	w10, [x8]
  404234:	strb	wzr, [x8, #1]
  404238:	bl	403fd0 <sqrt@plt+0x2840>
  40423c:	cbz	w19, 404254 <sqrt@plt+0x2ac4>
  404240:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404244:	add	x8, x8, #0x21c
  404248:	stur	xzr, [x8, #12]
  40424c:	strb	wzr, [x8]
  404250:	b	404348 <sqrt@plt+0x2bb8>
  404254:	ldp	w8, w9, [x22]
  404258:	sub	w12, w20, w8
  40425c:	sub	w8, w21, w9
  404260:	orr	w9, w8, w12
  404264:	cbz	w9, 40432c <sqrt@plt+0x2b9c>
  404268:	cmp	w12, #0x0
  40426c:	cneg	w11, w12, mi  // mi = first
  404270:	sub	x10, x29, #0x4
  404274:	ubfx	w13, w11, #10, #6
  404278:	lsr	w9, w11, #10
  40427c:	cbz	w13, 40428c <sqrt@plt+0x2afc>
  404280:	orr	w13, w13, #0x40
  404284:	orr	x10, x10, #0x1
  404288:	sturb	w13, [x29, #-4]
  40428c:	orr	w9, w9, w11, lsr #4
  404290:	tst	w9, #0x3f
  404294:	b.eq	4042a4 <sqrt@plt+0x2b14>  // b.none
  404298:	mov	w9, #0x40                  	// #64
  40429c:	bfxil	w9, w11, #4, #6
  4042a0:	strb	w9, [x10], #1
  4042a4:	cmp	w12, #0x0
  4042a8:	mov	w12, #0x20                  	// #32
  4042ac:	mov	w13, #0x30                  	// #48
  4042b0:	csel	w12, w13, w12, ge  // ge = tcont
  4042b4:	cmp	w8, #0x0
  4042b8:	bfxil	w12, w11, #0, #4
  4042bc:	cneg	w11, w8, mi  // mi = first
  4042c0:	add	x9, sp, #0x8
  4042c4:	strb	wzr, [x10, #1]
  4042c8:	strb	w12, [x10]
  4042cc:	ubfx	w12, w11, #10, #6
  4042d0:	lsr	w10, w11, #10
  4042d4:	cbz	w12, 4042e4 <sqrt@plt+0x2b54>
  4042d8:	orr	w12, w12, #0x40
  4042dc:	orr	x9, x9, #0x1
  4042e0:	strb	w12, [sp, #8]
  4042e4:	orr	w10, w10, w11, lsr #4
  4042e8:	tst	w10, #0x3f
  4042ec:	b.eq	4042fc <sqrt@plt+0x2b6c>  // b.none
  4042f0:	mov	w10, #0x40                  	// #64
  4042f4:	bfxil	w10, w11, #4, #6
  4042f8:	strb	w10, [x9], #1
  4042fc:	cmp	w8, #0x0
  404300:	mov	w8, #0x20                  	// #32
  404304:	mov	w10, #0x30                  	// #48
  404308:	csel	w8, w10, w8, ge  // ge = tcont
  40430c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  404310:	bfxil	w8, w11, #0, #4
  404314:	add	x0, x0, #0xf8d
  404318:	sub	x1, x29, #0x4
  40431c:	add	x2, sp, #0x8
  404320:	strb	w8, [x9]
  404324:	strb	wzr, [x9, #1]
  404328:	bl	403fd0 <sqrt@plt+0x2840>
  40432c:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404330:	fcvtzs	w8, d9
  404334:	add	x9, x9, #0x21c
  404338:	fcvtzs	w10, d8
  40433c:	stp	w8, w10, [x9, #4]
  404340:	stur	xzr, [x9, #12]
  404344:	strb	wzr, [x9]
  404348:	ldp	x20, x19, [sp, #64]
  40434c:	ldp	x22, x21, [sp, #48]
  404350:	ldp	x29, x30, [sp, #32]
  404354:	ldp	d9, d8, [sp, #16]
  404358:	add	sp, sp, #0x50
  40435c:	ret
  404360:	ldr	w10, [x9, #20]
  404364:	str	w20, [x9, #12]
  404368:	cmp	w8, w10
  40436c:	b.ne	404378 <sqrt@plt+0x2be8>  // b.any
  404370:	ldrb	w8, [x9]
  404374:	cbz	w8, 404348 <sqrt@plt+0x2bb8>
  404378:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40437c:	mov	w21, wzr
  404380:	strb	wzr, [x8, #540]
  404384:	b	40415c <sqrt@plt+0x29cc>
  404388:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40438c:	add	x9, x9, #0x230
  404390:	str	w8, [x9]
  404394:	str	d0, [x9, #40]
  404398:	b	40415c <sqrt@plt+0x29cc>
  40439c:	sub	sp, sp, #0x60
  4043a0:	stp	d13, d12, [sp, #32]
  4043a4:	stp	d11, d10, [sp, #48]
  4043a8:	stp	d9, d8, [sp, #64]
  4043ac:	mov	v9.16b, v6.16b
  4043b0:	mov	v10.16b, v5.16b
  4043b4:	mov	v13.16b, v4.16b
  4043b8:	mov	v11.16b, v3.16b
  4043bc:	mov	v12.16b, v2.16b
  4043c0:	fmov	d8, #5.000000000000000000e-01
  4043c4:	fmov	d4, #1.000000000000000000e+00
  4043c8:	stp	d15, d14, [sp, #16]
  4043cc:	stp	x29, x30, [sp, #80]
  4043d0:	add	x29, sp, #0x10
  4043d4:	str	d7, [sp, #8]
  4043d8:	b	404418 <sqrt@plt+0x2c88>
  4043dc:	ldr	d3, [sp, #8]
  4043e0:	fmov	d1, #3.000000000000000000e+00
  4043e4:	fmul	d0, d13, d1
  4043e8:	fmul	d1, d10, d1
  4043ec:	fadd	d2, d13, d9
  4043f0:	fadd	d3, d10, d3
  4043f4:	fadd	d0, d12, d0
  4043f8:	fadd	d1, d11, d1
  4043fc:	fmul	d13, d2, d8
  404400:	fmov	d2, #2.500000000000000000e-01
  404404:	fmul	d12, d0, d2
  404408:	fmul	d11, d1, d2
  40440c:	fmul	d10, d3, d8
  404410:	mov	v0.16b, v14.16b
  404414:	mov	v1.16b, v15.16b
  404418:	fadd	d2, d12, d13
  40441c:	fmul	d14, d2, d8
  404420:	fadd	d2, d11, d10
  404424:	fabd	d3, d0, d14
  404428:	fcmp	d3, d4
  40442c:	fmul	d15, d2, d8
  404430:	b.pl	404464 <sqrt@plt+0x2cd4>  // b.nfrst
  404434:	fabd	d2, d1, d15
  404438:	fcmp	d2, d4
  40443c:	b.pl	404464 <sqrt@plt+0x2cd4>  // b.nfrst
  404440:	mov	v0.16b, v14.16b
  404444:	mov	v1.16b, v15.16b
  404448:	mov	w0, wzr
  40444c:	bl	40409c <sqrt@plt+0x290c>
  404450:	fmov	d4, #1.000000000000000000e+00
  404454:	fabd	d0, d14, d9
  404458:	fcmp	d0, d4
  40445c:	b.pl	4043dc <sqrt@plt+0x2c4c>  // b.nfrst
  404460:	b	4044b0 <sqrt@plt+0x2d20>
  404464:	fmov	d5, #3.000000000000000000e+00
  404468:	fmul	d4, d12, d5
  40446c:	fmul	d5, d11, d5
  404470:	fadd	d2, d0, d12
  404474:	fadd	d3, d1, d11
  404478:	fadd	d4, d4, d13
  40447c:	fadd	d5, d5, d10
  404480:	fmov	d6, #2.500000000000000000e-01
  404484:	fmul	d2, d2, d8
  404488:	fmul	d3, d3, d8
  40448c:	fmul	d4, d4, d6
  404490:	fmul	d5, d5, d6
  404494:	mov	v6.16b, v14.16b
  404498:	mov	v7.16b, v15.16b
  40449c:	bl	40439c <sqrt@plt+0x2c0c>
  4044a0:	fmov	d4, #1.000000000000000000e+00
  4044a4:	fabd	d0, d14, d9
  4044a8:	fcmp	d0, d4
  4044ac:	b.pl	4043dc <sqrt@plt+0x2c4c>  // b.nfrst
  4044b0:	ldr	d0, [sp, #8]
  4044b4:	fabd	d0, d15, d0
  4044b8:	fcmp	d0, d4
  4044bc:	b.pl	4043dc <sqrt@plt+0x2c4c>  // b.nfrst
  4044c0:	mov	v0.16b, v9.16b
  4044c4:	ldr	d1, [sp, #8]
  4044c8:	ldp	x29, x30, [sp, #80]
  4044cc:	ldp	d9, d8, [sp, #64]
  4044d0:	ldp	d11, d10, [sp, #48]
  4044d4:	ldp	d13, d12, [sp, #32]
  4044d8:	ldp	d15, d14, [sp, #16]
  4044dc:	mov	w0, wzr
  4044e0:	add	sp, sp, #0x60
  4044e4:	b	40409c <sqrt@plt+0x290c>
  4044e8:	sub	sp, sp, #0x40
  4044ec:	stp	x29, x30, [sp, #32]
  4044f0:	stp	x20, x19, [sp, #48]
  4044f4:	add	x29, sp, #0x20
  4044f8:	ldr	w8, [x0, #56]
  4044fc:	cmp	w8, w1
  404500:	b.eq	4045c4 <sqrt@plt+0x2e34>  // b.none
  404504:	mov	x19, x0
  404508:	mov	w20, w1
  40450c:	cmp	w1, #0x1
  404510:	b.ne	404534 <sqrt@plt+0x2da4>  // b.any
  404514:	mov	w8, #0x31                  	// #49
  404518:	mov	w9, #0x30                  	// #48
  40451c:	sturh	w8, [x29, #-4]
  404520:	sturh	w8, [x29, #-8]
  404524:	sturh	w9, [x29, #-12]
  404528:	strh	w9, [sp, #16]
  40452c:	strh	w8, [sp, #12]
  404530:	b	4045a0 <sqrt@plt+0x2e10>
  404534:	cmp	w20, #0x0
  404538:	cneg	w9, w20, mi  // mi = first
  40453c:	sub	x8, x29, #0x4
  404540:	ubfx	w11, w9, #10, #6
  404544:	lsr	w10, w9, #10
  404548:	cbz	w11, 404558 <sqrt@plt+0x2dc8>
  40454c:	orr	w11, w11, #0x40
  404550:	orr	x8, x8, #0x1
  404554:	sturb	w11, [x29, #-4]
  404558:	orr	w10, w10, w9, lsr #4
  40455c:	tst	w10, #0x3f
  404560:	b.eq	404570 <sqrt@plt+0x2de0>  // b.none
  404564:	mov	w10, #0x40                  	// #64
  404568:	bfxil	w10, w9, #4, #6
  40456c:	strb	w10, [x8], #1
  404570:	cmp	w20, #0x0
  404574:	mov	w10, #0x20                  	// #32
  404578:	mov	w11, #0x30                  	// #48
  40457c:	csel	w10, w11, w10, ge  // ge = tcont
  404580:	mov	w12, #0x31                  	// #49
  404584:	bfxil	w10, w9, #0, #4
  404588:	strb	wzr, [x8, #1]
  40458c:	sturh	w12, [x29, #-8]
  404590:	sturh	w11, [x29, #-12]
  404594:	strh	w11, [sp, #16]
  404598:	strb	w10, [x8]
  40459c:	strh	w11, [sp, #12]
  4045a0:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  4045a4:	add	x0, x0, #0xf92
  4045a8:	sub	x1, x29, #0x4
  4045ac:	sub	x2, x29, #0x8
  4045b0:	sub	x3, x29, #0xc
  4045b4:	add	x4, sp, #0x10
  4045b8:	add	x5, sp, #0xc
  4045bc:	bl	403fd0 <sqrt@plt+0x2840>
  4045c0:	str	w20, [x19, #56]
  4045c4:	ldp	x20, x19, [sp, #48]
  4045c8:	ldp	x29, x30, [sp, #32]
  4045cc:	add	sp, sp, #0x40
  4045d0:	ret
  4045d4:	stp	x29, x30, [sp, #-80]!
  4045d8:	str	x25, [sp, #16]
  4045dc:	stp	x24, x23, [sp, #32]
  4045e0:	stp	x22, x21, [sp, #48]
  4045e4:	stp	x20, x19, [sp, #64]
  4045e8:	mov	x29, sp
  4045ec:	add	w8, w3, #0x2
  4045f0:	sxtw	x9, w8
  4045f4:	sbfiz	x8, x8, #2, #32
  4045f8:	cmp	xzr, x9, lsr #62
  4045fc:	csinv	x0, x8, xzr, eq  // eq = none
  404600:	mov	x22, x4
  404604:	mov	w21, w3
  404608:	mov	w23, w2
  40460c:	mov	w20, w1
  404610:	bl	401440 <_Znam@plt>
  404614:	mov	x19, x0
  404618:	cmp	w21, #0x1
  40461c:	stp	w20, w23, [x0]
  404620:	b.lt	404638 <sqrt@plt+0x2ea8>  // b.tstop
  404624:	mov	w8, w21
  404628:	add	x0, x19, #0x8
  40462c:	lsl	x2, x8, #2
  404630:	mov	x1, x22
  404634:	bl	401460 <memcpy@plt>
  404638:	cmp	w21, #0x0
  40463c:	cinc	w8, w21, lt  // lt = tstop
  404640:	cmp	w21, #0x1
  404644:	b.le	404828 <sqrt@plt+0x3098>
  404648:	cmp	w20, #0x0
  40464c:	cneg	w11, w20, mi  // mi = first
  404650:	add	x10, x29, #0x1c
  404654:	ubfx	w12, w11, #10, #6
  404658:	lsr	w9, w11, #10
  40465c:	cbz	w12, 40466c <sqrt@plt+0x2edc>
  404660:	orr	w12, w12, #0x40
  404664:	orr	x10, x10, #0x1
  404668:	strb	w12, [x29, #28]
  40466c:	orr	w9, w9, w11, lsr #4
  404670:	tst	w9, #0x3f
  404674:	b.eq	404684 <sqrt@plt+0x2ef4>  // b.none
  404678:	mov	w9, #0x40                  	// #64
  40467c:	bfxil	w9, w11, #4, #6
  404680:	strb	w9, [x10], #1
  404684:	ldr	w12, [x19, #4]
  404688:	cmp	w20, #0x0
  40468c:	mov	w13, #0x20                  	// #32
  404690:	mov	w14, #0x30                  	// #48
  404694:	csel	w13, w14, w13, ge  // ge = tcont
  404698:	bfxil	w13, w11, #0, #4
  40469c:	cmp	w12, #0x0
  4046a0:	strb	w13, [x10]
  4046a4:	strb	wzr, [x10, #1]
  4046a8:	cneg	w10, w12, mi  // mi = first
  4046ac:	add	x9, x29, #0x18
  4046b0:	ubfx	w13, w10, #10, #6
  4046b4:	lsr	w11, w10, #10
  4046b8:	cbz	w13, 4046c8 <sqrt@plt+0x2f38>
  4046bc:	orr	w13, w13, #0x40
  4046c0:	orr	x9, x9, #0x1
  4046c4:	strb	w13, [x29, #24]
  4046c8:	orr	w11, w11, w10, lsr #4
  4046cc:	tst	w11, #0x3f
  4046d0:	asr	w20, w8, #1
  4046d4:	b.eq	4046e4 <sqrt@plt+0x2f54>  // b.none
  4046d8:	mov	w8, #0x40                  	// #64
  4046dc:	bfxil	w8, w10, #4, #6
  4046e0:	strb	w8, [x9], #1
  4046e4:	cmp	w12, #0x0
  4046e8:	mov	w21, #0x20                  	// #32
  4046ec:	mov	w22, #0x30                  	// #48
  4046f0:	csel	w8, w22, w21, ge  // ge = tcont
  4046f4:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  4046f8:	bfxil	w8, w10, #0, #4
  4046fc:	add	x0, x0, #0xfbc
  404700:	add	x1, x29, #0x1c
  404704:	add	x2, x29, #0x18
  404708:	strb	w8, [x9]
  40470c:	strb	wzr, [x9, #1]
  404710:	add	x23, x29, #0x1c
  404714:	add	x24, x29, #0x18
  404718:	bl	403fd0 <sqrt@plt+0x2840>
  40471c:	add	x25, x19, #0xc
  404720:	adrp	x19, 410000 <_ZdlPvm@@Base+0x6e4>
  404724:	orr	x23, x23, #0x1
  404728:	orr	x24, x24, #0x1
  40472c:	add	x19, x19, #0xf8d
  404730:	b	404764 <sqrt@plt+0x2fd4>
  404734:	cmp	w9, #0x0
  404738:	csel	w9, w22, w21, ge  // ge = tcont
  40473c:	bfxil	w9, w8, #0, #4
  404740:	add	x1, x29, #0x1c
  404744:	add	x2, x29, #0x18
  404748:	mov	x0, x19
  40474c:	strb	w9, [x10]
  404750:	strb	wzr, [x10, #1]
  404754:	bl	403fd0 <sqrt@plt+0x2840>
  404758:	subs	w20, w20, #0x1
  40475c:	add	x25, x25, #0x8
  404760:	b.eq	40481c <sqrt@plt+0x308c>  // b.none
  404764:	ldur	w9, [x25, #-4]
  404768:	cmp	w9, #0x0
  40476c:	cneg	w8, w9, mi  // mi = first
  404770:	ubfx	w10, w8, #10, #6
  404774:	lsr	w11, w8, #10
  404778:	cbz	w10, 4047e8 <sqrt@plt+0x3058>
  40477c:	orr	w10, w10, #0x40
  404780:	strb	w10, [x29, #28]
  404784:	mov	x10, x23
  404788:	orr	w11, w11, w8, lsr #4
  40478c:	tst	w11, #0x3f
  404790:	b.eq	4047a0 <sqrt@plt+0x3010>  // b.none
  404794:	mov	w11, #0x40                  	// #64
  404798:	bfxil	w11, w8, #4, #6
  40479c:	strb	w11, [x10], #1
  4047a0:	cmp	w9, #0x0
  4047a4:	ldr	w9, [x25]
  4047a8:	csel	w11, w22, w21, ge  // ge = tcont
  4047ac:	bfxil	w11, w8, #0, #4
  4047b0:	strb	w11, [x10]
  4047b4:	cmp	w9, #0x0
  4047b8:	cneg	w8, w9, mi  // mi = first
  4047bc:	strb	wzr, [x10, #1]
  4047c0:	ubfx	w10, w8, #10, #6
  4047c4:	lsr	w11, w8, #10
  4047c8:	cbz	w10, 4047fc <sqrt@plt+0x306c>
  4047cc:	orr	w10, w10, #0x40
  4047d0:	strb	w10, [x29, #24]
  4047d4:	mov	x10, x24
  4047d8:	orr	w11, w11, w8, lsr #4
  4047dc:	tst	w11, #0x3f
  4047e0:	b.ne	40480c <sqrt@plt+0x307c>  // b.any
  4047e4:	b	404734 <sqrt@plt+0x2fa4>
  4047e8:	add	x10, x29, #0x1c
  4047ec:	orr	w11, w11, w8, lsr #4
  4047f0:	tst	w11, #0x3f
  4047f4:	b.ne	404794 <sqrt@plt+0x3004>  // b.any
  4047f8:	b	4047a0 <sqrt@plt+0x3010>
  4047fc:	add	x10, x29, #0x18
  404800:	orr	w11, w11, w8, lsr #4
  404804:	tst	w11, #0x3f
  404808:	b.eq	404734 <sqrt@plt+0x2fa4>  // b.none
  40480c:	mov	w11, #0x40                  	// #64
  404810:	bfxil	w11, w8, #4, #6
  404814:	strb	w11, [x10], #1
  404818:	b	404734 <sqrt@plt+0x2fa4>
  40481c:	adrp	x0, 410000 <_ZdlPvm@@Base+0x6e4>
  404820:	add	x0, x0, #0xfa9
  404824:	bl	403fd0 <sqrt@plt+0x2840>
  404828:	ldp	x20, x19, [sp, #64]
  40482c:	ldp	x22, x21, [sp, #48]
  404830:	ldp	x24, x23, [sp, #32]
  404834:	ldr	x25, [sp, #16]
  404838:	ldp	x29, x30, [sp], #80
  40483c:	ret
  404840:	stp	x29, x30, [sp, #-32]!
  404844:	str	x19, [sp, #16]
  404848:	mov	x29, sp
  40484c:	mov	w8, #0x4                   	// #4
  404850:	mov	x19, x0
  404854:	str	x8, [x0]
  404858:	mov	w0, #0x10                  	// #16
  40485c:	bl	401440 <_Znam@plt>
  404860:	stp	xzr, x0, [x19, #8]
  404864:	ldr	x19, [sp, #16]
  404868:	ldp	x29, x30, [sp], #32
  40486c:	ret
  404870:	stp	x29, x30, [sp, #-32]!
  404874:	stp	x20, x19, [sp, #16]
  404878:	mov	x29, sp
  40487c:	mov	x20, x1
  404880:	mov	x19, x0
  404884:	cbnz	x1, 4048a4 <sqrt@plt+0x3114>
  404888:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40488c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  404890:	add	x1, x1, #0xed8
  404894:	add	x0, x0, #0x404
  404898:	mov	x2, x1
  40489c:	mov	x3, x1
  4048a0:	bl	409a98 <sqrt@plt+0x8308>
  4048a4:	lsl	x8, x20, #2
  4048a8:	cmp	xzr, x20, lsr #62
  4048ac:	csinv	x0, x8, xzr, eq  // eq = none
  4048b0:	str	x20, [x19]
  4048b4:	bl	401440 <_Znam@plt>
  4048b8:	stp	xzr, x0, [x19, #8]
  4048bc:	ldp	x20, x19, [sp, #16]
  4048c0:	ldp	x29, x30, [sp], #32
  4048c4:	ret
  4048c8:	ldr	x0, [x0, #16]
  4048cc:	cbz	x0, 4048d4 <sqrt@plt+0x3144>
  4048d0:	b	401640 <_ZdaPv@plt>
  4048d4:	ret
  4048d8:	stp	x29, x30, [sp, #-48]!
  4048dc:	stp	x22, x21, [sp, #16]
  4048e0:	stp	x20, x19, [sp, #32]
  4048e4:	mov	x29, sp
  4048e8:	ldp	x8, x22, [x0]
  4048ec:	mov	x19, x0
  4048f0:	mov	w20, w1
  4048f4:	cmp	x22, x8
  4048f8:	b.cc	4049b4 <sqrt@plt+0x3224>  // b.lo, b.ul, b.last
  4048fc:	ldr	x21, [x19, #16]
  404900:	lsl	x9, x8, #1
  404904:	lsl	x8, x8, #3
  404908:	cmp	xzr, x9, lsr #62
  40490c:	csinv	x0, x8, xzr, eq  // eq = none
  404910:	str	x9, [x19]
  404914:	bl	401440 <_Znam@plt>
  404918:	str	x0, [x19, #16]
  40491c:	cbz	x22, 40496c <sqrt@plt+0x31dc>
  404920:	cmp	x22, #0x7
  404924:	b.ls	404944 <sqrt@plt+0x31b4>  // b.plast
  404928:	lsl	x8, x22, #2
  40492c:	add	x9, x21, x8
  404930:	cmp	x0, x9
  404934:	b.cs	404978 <sqrt@plt+0x31e8>  // b.hs, b.nlast
  404938:	add	x8, x0, x8
  40493c:	cmp	x8, x21
  404940:	b.ls	404978 <sqrt@plt+0x31e8>  // b.plast
  404944:	mov	x8, xzr
  404948:	lsl	x10, x8, #2
  40494c:	sub	x9, x22, x8
  404950:	add	x8, x0, x10
  404954:	add	x10, x21, x10
  404958:	ldr	w11, [x10], #4
  40495c:	subs	x9, x9, #0x1
  404960:	str	w11, [x8], #4
  404964:	b.ne	404958 <sqrt@plt+0x31c8>  // b.any
  404968:	b	4049a8 <sqrt@plt+0x3218>
  40496c:	cbnz	x21, 4049a8 <sqrt@plt+0x3218>
  404970:	mov	x22, xzr
  404974:	b	4049b4 <sqrt@plt+0x3224>
  404978:	and	x8, x22, #0xfffffffffffffff8
  40497c:	add	x9, x21, #0x10
  404980:	add	x10, x0, #0x10
  404984:	mov	x11, x8
  404988:	ldp	q0, q1, [x9, #-16]
  40498c:	add	x9, x9, #0x20
  404990:	subs	x11, x11, #0x8
  404994:	stp	q0, q1, [x10, #-16]
  404998:	add	x10, x10, #0x20
  40499c:	b.ne	404988 <sqrt@plt+0x31f8>  // b.any
  4049a0:	cmp	x22, x8
  4049a4:	b.ne	404948 <sqrt@plt+0x31b8>  // b.any
  4049a8:	mov	x0, x21
  4049ac:	bl	401640 <_ZdaPv@plt>
  4049b0:	ldr	x22, [x19, #8]
  4049b4:	ldr	x8, [x19, #16]
  4049b8:	add	x9, x22, #0x1
  4049bc:	str	w20, [x8, x22, lsl #2]
  4049c0:	str	x9, [x19, #8]
  4049c4:	ldp	x20, x19, [sp, #32]
  4049c8:	ldp	x22, x21, [sp, #16]
  4049cc:	ldp	x29, x30, [sp], #48
  4049d0:	ret
  4049d4:	stp	x29, x30, [sp, #-32]!
  4049d8:	str	x19, [sp, #16]
  4049dc:	mov	x29, sp
  4049e0:	adrp	x8, 411000 <_ZdlPvm@@Base+0x16e4>
  4049e4:	ldr	q0, [x8, #432]
  4049e8:	mov	x19, x0
  4049ec:	str	q0, [x0]
  4049f0:	mov	w0, #0x200                 	// #512
  4049f4:	bl	401440 <_Znam@plt>
  4049f8:	movi	v0.2d, #0x0
  4049fc:	stp	q0, q0, [x0]
  404a00:	stp	q0, q0, [x0, #32]
  404a04:	stp	q0, q0, [x0, #64]
  404a08:	stp	q0, q0, [x0, #96]
  404a0c:	stp	q0, q0, [x0, #128]
  404a10:	stp	q0, q0, [x0, #160]
  404a14:	stp	q0, q0, [x0, #192]
  404a18:	stp	q0, q0, [x0, #224]
  404a1c:	stp	q0, q0, [x0, #256]
  404a20:	stp	q0, q0, [x0, #288]
  404a24:	stp	q0, q0, [x0, #320]
  404a28:	stp	q0, q0, [x0, #352]
  404a2c:	stp	q0, q0, [x0, #384]
  404a30:	stp	q0, q0, [x0, #416]
  404a34:	stp	q0, q0, [x0, #448]
  404a38:	stp	q0, q0, [x0, #480]
  404a3c:	str	x0, [x19, #16]
  404a40:	ldr	x19, [sp, #16]
  404a44:	ldp	x29, x30, [sp], #32
  404a48:	ret
  404a4c:	ldr	x0, [x0, #16]
  404a50:	cbz	x0, 404a58 <sqrt@plt+0x32c8>
  404a54:	b	401640 <_ZdaPv@plt>
  404a58:	ret
  404a5c:	stp	x29, x30, [sp, #-80]!
  404a60:	str	x25, [sp, #16]
  404a64:	stp	x24, x23, [sp, #32]
  404a68:	stp	x22, x21, [sp, #48]
  404a6c:	stp	x20, x19, [sp, #64]
  404a70:	mov	x29, sp
  404a74:	ldp	x8, x24, [x0]
  404a78:	mov	x19, x0
  404a7c:	mov	x20, x1
  404a80:	cmp	x24, x8
  404a84:	b.cc	404b58 <sqrt@plt+0x33c8>  // b.lo, b.ul, b.last
  404a88:	ldr	x21, [x19, #16]
  404a8c:	lsl	x25, x8, #1
  404a90:	lsl	x23, x8, #3
  404a94:	cmp	xzr, x25, lsr #62
  404a98:	csinv	x0, x23, xzr, eq  // eq = none
  404a9c:	str	x25, [x19]
  404aa0:	bl	401440 <_Znam@plt>
  404aa4:	mov	x22, x0
  404aa8:	cbz	x25, 404abc <sqrt@plt+0x332c>
  404aac:	mov	x0, x22
  404ab0:	mov	w1, wzr
  404ab4:	mov	x2, x23
  404ab8:	bl	401520 <memset@plt>
  404abc:	str	x22, [x19, #16]
  404ac0:	cbz	x24, 404b10 <sqrt@plt+0x3380>
  404ac4:	cmp	x24, #0x7
  404ac8:	b.ls	404ae8 <sqrt@plt+0x3358>  // b.plast
  404acc:	lsl	x8, x24, #2
  404ad0:	add	x9, x21, x8
  404ad4:	cmp	x22, x9
  404ad8:	b.cs	404b1c <sqrt@plt+0x338c>  // b.hs, b.nlast
  404adc:	add	x8, x22, x8
  404ae0:	cmp	x8, x21
  404ae4:	b.ls	404b1c <sqrt@plt+0x338c>  // b.plast
  404ae8:	mov	x8, xzr
  404aec:	lsl	x10, x8, #2
  404af0:	sub	x9, x24, x8
  404af4:	add	x8, x22, x10
  404af8:	add	x10, x21, x10
  404afc:	ldr	w11, [x10], #4
  404b00:	subs	x9, x9, #0x1
  404b04:	str	w11, [x8], #4
  404b08:	b.ne	404afc <sqrt@plt+0x336c>  // b.any
  404b0c:	b	404b4c <sqrt@plt+0x33bc>
  404b10:	cbnz	x21, 404b4c <sqrt@plt+0x33bc>
  404b14:	mov	x24, xzr
  404b18:	b	404b58 <sqrt@plt+0x33c8>
  404b1c:	and	x8, x24, #0xfffffffffffffff8
  404b20:	add	x9, x21, #0x10
  404b24:	add	x10, x22, #0x10
  404b28:	mov	x11, x8
  404b2c:	ldp	q0, q1, [x9, #-16]
  404b30:	add	x9, x9, #0x20
  404b34:	subs	x11, x11, #0x8
  404b38:	stp	q0, q1, [x10, #-16]
  404b3c:	add	x10, x10, #0x20
  404b40:	b.ne	404b2c <sqrt@plt+0x339c>  // b.any
  404b44:	cmp	x24, x8
  404b48:	b.ne	404aec <sqrt@plt+0x335c>  // b.any
  404b4c:	mov	x0, x21
  404b50:	bl	401640 <_ZdaPv@plt>
  404b54:	ldr	x24, [x19, #8]
  404b58:	ldr	x8, [x19, #16]
  404b5c:	ldr	x25, [sp, #16]
  404b60:	str	w20, [x8, x24, lsl #2]
  404b64:	ldr	x8, [x19, #8]
  404b68:	add	x8, x8, #0x1
  404b6c:	str	x8, [x19, #8]
  404b70:	ldp	x20, x19, [sp, #64]
  404b74:	ldp	x22, x21, [sp, #48]
  404b78:	ldp	x24, x23, [sp, #32]
  404b7c:	ldp	x29, x30, [sp], #80
  404b80:	ret
  404b84:	stp	x29, x30, [sp, #-32]!
  404b88:	stp	x20, x19, [sp, #16]
  404b8c:	mov	x29, sp
  404b90:	ldr	x20, [x0, #8]
  404b94:	mov	x19, x0
  404b98:	add	x0, x20, #0x1
  404b9c:	bl	401440 <_Znam@plt>
  404ba0:	cbz	x20, 404c18 <sqrt@plt+0x3488>
  404ba4:	ldr	x8, [x19, #16]
  404ba8:	cmp	x20, #0x7
  404bac:	b.hi	404bb8 <sqrt@plt+0x3428>  // b.pmore
  404bb0:	mov	x9, xzr
  404bb4:	b	404bfc <sqrt@plt+0x346c>
  404bb8:	and	x9, x20, #0xfffffffffffffff8
  404bbc:	add	x10, x8, #0x10
  404bc0:	add	x11, x0, #0x4
  404bc4:	mov	x12, x9
  404bc8:	ldp	q0, q1, [x10, #-16]
  404bcc:	add	x10, x10, #0x20
  404bd0:	subs	x12, x12, #0x8
  404bd4:	xtn	v0.4h, v0.4s
  404bd8:	xtn	v1.4h, v1.4s
  404bdc:	xtn	v0.8b, v0.8h
  404be0:	xtn	v1.8b, v1.8h
  404be4:	mov	v0.s[1], v1.s[0]
  404be8:	stur	d0, [x11, #-4]
  404bec:	add	x11, x11, #0x8
  404bf0:	b.ne	404bc8 <sqrt@plt+0x3438>  // b.any
  404bf4:	cmp	x20, x9
  404bf8:	b.eq	404c18 <sqrt@plt+0x3488>  // b.none
  404bfc:	sub	x10, x20, x9
  404c00:	add	x11, x0, x9
  404c04:	add	x8, x8, x9, lsl #2
  404c08:	ldr	w9, [x8], #4
  404c0c:	subs	x10, x10, #0x1
  404c10:	strb	w9, [x11], #1
  404c14:	b.ne	404c08 <sqrt@plt+0x3478>  // b.any
  404c18:	strb	wzr, [x0, x20]
  404c1c:	ldp	x20, x19, [sp, #16]
  404c20:	ldp	x29, x30, [sp], #32
  404c24:	ret
  404c28:	str	xzr, [x0, #8]
  404c2c:	ret
  404c30:	mov	w8, #0x3e80000             	// #65536000
  404c34:	mov	w9, #0x4dd3                	// #19923
  404c38:	sub	w8, w8, w0, lsl #16
  404c3c:	movk	w9, #0x1062, lsl #16
  404c40:	umull	x8, w8, w9
  404c44:	lsr	x0, x8, #38
  404c48:	ret
  404c4c:	stp	x29, x30, [sp, #-32]!
  404c50:	stp	x20, x19, [sp, #16]
  404c54:	adrp	x20, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404c58:	ldr	x0, [x20, #920]
  404c5c:	mov	x29, sp
  404c60:	ldr	x19, [x0, #24]
  404c64:	cbz	x19, 404c7c <sqrt@plt+0x34ec>
  404c68:	mov	x0, x19
  404c6c:	bl	40891c <sqrt@plt+0x718c>
  404c70:	mov	x0, x19
  404c74:	bl	40f910 <_ZdlPv@@Base>
  404c78:	ldr	x0, [x20, #920]
  404c7c:	ldr	x19, [x0, #32]
  404c80:	cbz	x19, 404c98 <sqrt@plt+0x3508>
  404c84:	mov	x0, x19
  404c88:	bl	40891c <sqrt@plt+0x718c>
  404c8c:	mov	x0, x19
  404c90:	bl	40f910 <_ZdlPv@@Base>
  404c94:	ldr	x0, [x20, #920]
  404c98:	cbz	x0, 404ca0 <sqrt@plt+0x3510>
  404c9c:	bl	40f910 <_ZdlPv@@Base>
  404ca0:	str	xzr, [x20, #920]
  404ca4:	ldp	x20, x19, [sp, #16]
  404ca8:	ldp	x29, x30, [sp], #32
  404cac:	ret
  404cb0:	sub	sp, sp, #0x20
  404cb4:	stp	x29, x30, [sp, #16]
  404cb8:	add	x29, sp, #0x10
  404cbc:	mov	w1, w0
  404cc0:	mov	x0, sp
  404cc4:	bl	409828 <sqrt@plt+0x8098>
  404cc8:	adrp	x2, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404ccc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  404cd0:	add	x2, x2, #0xed8
  404cd4:	add	x0, x0, #0x433
  404cd8:	mov	x1, sp
  404cdc:	mov	x3, x2
  404ce0:	bl	409a98 <sqrt@plt+0x8308>
  404ce4:	ldp	x29, x30, [sp, #16]
  404ce8:	add	sp, sp, #0x20
  404cec:	ret
  404cf0:	stp	x29, x30, [sp, #-16]!
  404cf4:	mov	x29, sp
  404cf8:	bl	404d2c <sqrt@plt+0x359c>
  404cfc:	cmp	w0, #0x10, lsl #12
  404d00:	b.ls	404d24 <sqrt@plt+0x3594>  // b.plast
  404d04:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404d08:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  404d0c:	add	x1, x1, #0xed8
  404d10:	add	x0, x0, #0x461
  404d14:	mov	x2, x1
  404d18:	mov	x3, x1
  404d1c:	bl	409a30 <sqrt@plt+0x82a0>
  404d20:	mov	w0, wzr
  404d24:	ldp	x29, x30, [sp], #16
  404d28:	ret
  404d2c:	stp	x29, x30, [sp, #-96]!
  404d30:	str	x27, [sp, #16]
  404d34:	stp	x26, x25, [sp, #32]
  404d38:	stp	x24, x23, [sp, #48]
  404d3c:	stp	x22, x21, [sp, #64]
  404d40:	stp	x20, x19, [sp, #80]
  404d44:	mov	x29, sp
  404d48:	mov	w0, #0x200                 	// #512
  404d4c:	bl	401440 <_Znam@plt>
  404d50:	mov	x19, x0
  404d54:	movi	v0.2d, #0x0
  404d58:	stp	q0, q0, [x0]
  404d5c:	stp	q0, q0, [x0, #32]
  404d60:	stp	q0, q0, [x0, #64]
  404d64:	stp	q0, q0, [x0, #96]
  404d68:	stp	q0, q0, [x0, #128]
  404d6c:	stp	q0, q0, [x0, #160]
  404d70:	stp	q0, q0, [x0, #192]
  404d74:	stp	q0, q0, [x0, #224]
  404d78:	stp	q0, q0, [x0, #256]
  404d7c:	stp	q0, q0, [x0, #288]
  404d80:	stp	q0, q0, [x0, #320]
  404d84:	stp	q0, q0, [x0, #352]
  404d88:	stp	q0, q0, [x0, #384]
  404d8c:	stp	q0, q0, [x0, #416]
  404d90:	stp	q0, q0, [x0, #448]
  404d94:	stp	q0, q0, [x0, #480]
  404d98:	bl	405ea0 <sqrt@plt+0x4710>
  404d9c:	mov	x20, x0
  404da0:	cmp	w20, #0x2d
  404da4:	adrp	x24, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404da8:	b.ne	404f0c <sqrt@plt+0x377c>  // b.any
  404dac:	ldr	x0, [x24, #904]
  404db0:	mov	w8, #0x2d                  	// #45
  404db4:	str	w8, [x19]
  404db8:	bl	401590 <getc@plt>
  404dbc:	mov	w20, w0
  404dc0:	mov	w25, #0x1                   	// #1
  404dc4:	sub	w8, w20, #0x30
  404dc8:	cmp	w8, #0x9
  404dcc:	b.ls	404f1c <sqrt@plt+0x378c>  // b.plast
  404dd0:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404dd4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  404dd8:	add	x1, x1, #0xed8
  404ddc:	add	x0, x0, #0x4f9
  404de0:	mov	x2, x1
  404de4:	mov	x3, x1
  404de8:	bl	409a98 <sqrt@plt+0x8308>
  404dec:	mov	x23, x25
  404df0:	cmn	w20, #0x1
  404df4:	b.eq	404e28 <sqrt@plt+0x3698>  // b.none
  404df8:	ldr	x1, [x24, #904]
  404dfc:	mov	w0, w20
  404e00:	bl	401480 <ungetc@plt>
  404e04:	cmn	w0, #0x1
  404e08:	b.ne	404e28 <sqrt@plt+0x3698>  // b.any
  404e0c:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404e10:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  404e14:	add	x1, x1, #0xed8
  404e18:	add	x0, x0, #0x847
  404e1c:	mov	x2, x1
  404e20:	mov	x3, x1
  404e24:	bl	409a98 <sqrt@plt+0x8308>
  404e28:	add	x0, x23, #0x1
  404e2c:	bl	401440 <_Znam@plt>
  404e30:	mov	x20, x0
  404e34:	cbz	x23, 404e78 <sqrt@plt+0x36e8>
  404e38:	cmp	x23, #0x8
  404e3c:	b.cc	404e58 <sqrt@plt+0x36c8>  // b.lo, b.ul, b.last
  404e40:	add	x8, x19, x23, lsl #2
  404e44:	cmp	x20, x8
  404e48:	b.cs	405020 <sqrt@plt+0x3890>  // b.hs, b.nlast
  404e4c:	add	x8, x20, x23
  404e50:	cmp	x8, x19
  404e54:	b.ls	405020 <sqrt@plt+0x3890>  // b.plast
  404e58:	mov	x8, xzr
  404e5c:	sub	x9, x23, x8
  404e60:	add	x10, x20, x8
  404e64:	add	x8, x19, x8, lsl #2
  404e68:	ldr	w11, [x8], #4
  404e6c:	subs	x9, x9, #0x1
  404e70:	strb	w11, [x10], #1
  404e74:	b.ne	404e68 <sqrt@plt+0x36d8>  // b.any
  404e78:	strb	wzr, [x20, x23]
  404e7c:	bl	401650 <__errno_location@plt>
  404e80:	mov	x22, x0
  404e84:	str	wzr, [x0]
  404e88:	mov	w2, #0xa                   	// #10
  404e8c:	mov	x0, x20
  404e90:	mov	x1, xzr
  404e94:	bl	401500 <strtol@plt>
  404e98:	mov	w8, #0x7fffffff            	// #2147483647
  404e9c:	add	x8, x0, x8
  404ea0:	mov	w9, #0xfffffffe            	// #-2
  404ea4:	cmp	x8, x9
  404ea8:	b.hi	404eb8 <sqrt@plt+0x3728>  // b.pmore
  404eac:	ldr	w8, [x22]
  404eb0:	mov	x21, x0
  404eb4:	cbz	w8, 404ed8 <sqrt@plt+0x3748>
  404eb8:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  404ebc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  404ec0:	add	x1, x1, #0xed8
  404ec4:	add	x0, x0, #0x513
  404ec8:	mov	x2, x1
  404ecc:	mov	x3, x1
  404ed0:	bl	409a30 <sqrt@plt+0x82a0>
  404ed4:	mov	x21, xzr
  404ed8:	mov	x0, x20
  404edc:	bl	401640 <_ZdaPv@plt>
  404ee0:	cbz	x19, 404eec <sqrt@plt+0x375c>
  404ee4:	mov	x0, x19
  404ee8:	bl	401640 <_ZdaPv@plt>
  404eec:	mov	w0, w21
  404ef0:	ldp	x20, x19, [sp, #80]
  404ef4:	ldp	x22, x21, [sp, #64]
  404ef8:	ldp	x24, x23, [sp, #48]
  404efc:	ldp	x26, x25, [sp, #32]
  404f00:	ldr	x27, [sp, #16]
  404f04:	ldp	x29, x30, [sp], #96
  404f08:	ret
  404f0c:	mov	x25, xzr
  404f10:	sub	w8, w20, #0x30
  404f14:	cmp	w8, #0x9
  404f18:	b.hi	404dd0 <sqrt@plt+0x3640>  // b.pmore
  404f1c:	mov	x26, xzr
  404f20:	mov	w8, #0x80                  	// #128
  404f24:	mov	x23, x25
  404f28:	b	404f58 <sqrt@plt+0x37c8>
  404f2c:	mov	x27, x8
  404f30:	ldr	x0, [x24, #904]
  404f34:	str	w20, [x19, x23, lsl #2]
  404f38:	add	x23, x23, #0x1
  404f3c:	bl	401590 <getc@plt>
  404f40:	sub	w8, w0, #0x30
  404f44:	mov	w20, w0
  404f48:	cmp	w8, #0xa
  404f4c:	add	x26, x26, #0x1
  404f50:	mov	x8, x27
  404f54:	b.cs	404df0 <sqrt@plt+0x3660>  // b.hs, b.nlast
  404f58:	cmp	x23, x8
  404f5c:	b.cc	404f2c <sqrt@plt+0x379c>  // b.lo, b.ul, b.last
  404f60:	lsl	x27, x8, #1
  404f64:	lsl	x22, x8, #3
  404f68:	cmp	xzr, x27, lsr #62
  404f6c:	csinv	x0, x22, xzr, eq  // eq = none
  404f70:	bl	401440 <_Znam@plt>
  404f74:	mov	x21, x0
  404f78:	cbz	x27, 404f8c <sqrt@plt+0x37fc>
  404f7c:	mov	x0, x21
  404f80:	mov	w1, wzr
  404f84:	mov	x2, x22
  404f88:	bl	401520 <memset@plt>
  404f8c:	cbz	x23, 404fd8 <sqrt@plt+0x3848>
  404f90:	add	x9, x25, x26
  404f94:	cmp	x9, #0x7
  404f98:	b.ls	404fb8 <sqrt@plt+0x3828>  // b.plast
  404f9c:	add	x8, x19, x9, lsl #2
  404fa0:	cmp	x21, x8
  404fa4:	b.cs	404fe0 <sqrt@plt+0x3850>  // b.hs, b.nlast
  404fa8:	lsl	x8, x9, #2
  404fac:	add	x8, x21, x8
  404fb0:	cmp	x8, x19
  404fb4:	b.ls	404fe0 <sqrt@plt+0x3850>  // b.plast
  404fb8:	mov	x8, xzr
  404fbc:	lsl	x9, x8, #2
  404fc0:	ldr	w10, [x19, x9]
  404fc4:	add	x8, x8, #0x1
  404fc8:	cmp	x23, x8
  404fcc:	str	w10, [x21, x9]
  404fd0:	b.ne	404fbc <sqrt@plt+0x382c>  // b.any
  404fd4:	b	405010 <sqrt@plt+0x3880>
  404fd8:	cbnz	x19, 405010 <sqrt@plt+0x3880>
  404fdc:	b	405018 <sqrt@plt+0x3888>
  404fe0:	and	x10, x23, #0xfffffffffffffff8
  404fe4:	and	x8, x9, #0xfffffffffffffff8
  404fe8:	add	x11, x19, #0x10
  404fec:	add	x12, x21, #0x10
  404ff0:	ldp	q0, q1, [x11, #-16]
  404ff4:	add	x11, x11, #0x20
  404ff8:	subs	x10, x10, #0x8
  404ffc:	stp	q0, q1, [x12, #-16]
  405000:	add	x12, x12, #0x20
  405004:	b.ne	404ff0 <sqrt@plt+0x3860>  // b.any
  405008:	cmp	x9, x8
  40500c:	b.ne	404fbc <sqrt@plt+0x382c>  // b.any
  405010:	mov	x0, x19
  405014:	bl	401640 <_ZdaPv@plt>
  405018:	mov	x19, x21
  40501c:	b	404f30 <sqrt@plt+0x37a0>
  405020:	and	x8, x23, #0xfffffffffffffff8
  405024:	add	x9, x19, #0x10
  405028:	add	x10, x20, #0x4
  40502c:	mov	x11, x8
  405030:	ldp	q0, q1, [x9, #-16]
  405034:	add	x9, x9, #0x20
  405038:	subs	x11, x11, #0x8
  40503c:	xtn	v0.4h, v0.4s
  405040:	xtn	v1.4h, v1.4s
  405044:	xtn	v0.8b, v0.8h
  405048:	xtn	v1.8b, v1.8h
  40504c:	mov	v0.s[1], v1.s[0]
  405050:	stur	d0, [x10, #-4]
  405054:	add	x10, x10, #0x8
  405058:	b.ne	405030 <sqrt@plt+0x38a0>  // b.any
  40505c:	cmp	x23, x8
  405060:	b.eq	404e78 <sqrt@plt+0x36e8>  // b.none
  405064:	b	404e5c <sqrt@plt+0x36cc>
  405068:	b	405074 <sqrt@plt+0x38e4>
  40506c:	b	405074 <sqrt@plt+0x38e4>
  405070:	b	405074 <sqrt@plt+0x38e4>
  405074:	mov	x20, x0
  405078:	cbz	x19, 405084 <sqrt@plt+0x38f4>
  40507c:	mov	x0, x19
  405080:	bl	401640 <_ZdaPv@plt>
  405084:	mov	x0, x20
  405088:	bl	401720 <_Unwind_Resume@plt>
  40508c:	stp	x29, x30, [sp, #-64]!
  405090:	stp	x24, x23, [sp, #16]
  405094:	stp	x22, x21, [sp, #32]
  405098:	stp	x20, x19, [sp, #48]
  40509c:	mov	x29, sp
  4050a0:	mov	x20, x0
  4050a4:	cbz	x0, 4050b8 <sqrt@plt+0x3928>
  4050a8:	mov	w0, #0x18                  	// #24
  4050ac:	bl	40f86c <_Znwm@@Base>
  4050b0:	mov	x19, x0
  4050b4:	b	4050fc <sqrt@plt+0x396c>
  4050b8:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4050bc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  4050c0:	add	x21, x21, #0xed8
  4050c4:	add	x0, x0, #0x487
  4050c8:	mov	x1, x21
  4050cc:	mov	x2, x21
  4050d0:	mov	x3, x21
  4050d4:	bl	409a98 <sqrt@plt+0x8308>
  4050d8:	mov	w0, #0x18                  	// #24
  4050dc:	bl	40f86c <_Znwm@@Base>
  4050e0:	mov	x19, x0
  4050e4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  4050e8:	add	x0, x0, #0x404
  4050ec:	mov	x1, x21
  4050f0:	mov	x2, x21
  4050f4:	mov	x3, x21
  4050f8:	bl	409a98 <sqrt@plt+0x8308>
  4050fc:	lsl	x8, x20, #2
  405100:	cmp	xzr, x20, lsr #62
  405104:	csinv	x0, x8, xzr, eq  // eq = none
  405108:	str	x20, [x19]
  40510c:	bl	401440 <_Znam@plt>
  405110:	stp	xzr, x0, [x19, #8]
  405114:	cbz	x20, 40520c <sqrt@plt+0x3a7c>
  405118:	mov	x23, xzr
  40511c:	b	40514c <sqrt@plt+0x39bc>
  405120:	cbz	x22, 405204 <sqrt@plt+0x3a74>
  405124:	mov	x0, x22
  405128:	bl	401640 <_ZdaPv@plt>
  40512c:	ldr	x24, [x19, #8]
  405130:	ldr	x8, [x19, #16]
  405134:	add	x23, x23, #0x1
  405138:	add	x9, x24, #0x1
  40513c:	cmp	x23, x20
  405140:	str	w21, [x8, x24, lsl #2]
  405144:	str	x9, [x19, #8]
  405148:	b.eq	40520c <sqrt@plt+0x3a7c>  // b.none
  40514c:	bl	404d2c <sqrt@plt+0x359c>
  405150:	ldp	x8, x24, [x19]
  405154:	mov	w21, w0
  405158:	cmp	x24, x8
  40515c:	b.cc	405130 <sqrt@plt+0x39a0>  // b.lo, b.ul, b.last
  405160:	ldr	x22, [x19, #16]
  405164:	lsl	x9, x8, #1
  405168:	lsl	x8, x8, #3
  40516c:	cmp	xzr, x9, lsr #62
  405170:	csinv	x0, x8, xzr, eq  // eq = none
  405174:	str	x9, [x19]
  405178:	bl	401440 <_Znam@plt>
  40517c:	str	x0, [x19, #16]
  405180:	cbz	x24, 405120 <sqrt@plt+0x3990>
  405184:	cmp	x24, #0x7
  405188:	b.ls	4051a8 <sqrt@plt+0x3a18>  // b.plast
  40518c:	lsl	x8, x24, #2
  405190:	add	x9, x22, x8
  405194:	cmp	x0, x9
  405198:	b.cs	4051d0 <sqrt@plt+0x3a40>  // b.hs, b.nlast
  40519c:	add	x8, x0, x8
  4051a0:	cmp	x8, x22
  4051a4:	b.ls	4051d0 <sqrt@plt+0x3a40>  // b.plast
  4051a8:	mov	x8, xzr
  4051ac:	lsl	x10, x8, #2
  4051b0:	sub	x9, x24, x8
  4051b4:	add	x8, x0, x10
  4051b8:	add	x10, x22, x10
  4051bc:	ldr	w11, [x10], #4
  4051c0:	subs	x9, x9, #0x1
  4051c4:	str	w11, [x8], #4
  4051c8:	b.ne	4051bc <sqrt@plt+0x3a2c>  // b.any
  4051cc:	b	405124 <sqrt@plt+0x3994>
  4051d0:	and	x8, x24, #0xfffffffffffffff8
  4051d4:	add	x9, x22, #0x10
  4051d8:	add	x10, x0, #0x10
  4051dc:	mov	x11, x8
  4051e0:	ldp	q0, q1, [x9, #-16]
  4051e4:	add	x9, x9, #0x20
  4051e8:	subs	x11, x11, #0x8
  4051ec:	stp	q0, q1, [x10, #-16]
  4051f0:	add	x10, x10, #0x20
  4051f4:	b.ne	4051e0 <sqrt@plt+0x3a50>  // b.any
  4051f8:	cmp	x24, x8
  4051fc:	b.eq	405124 <sqrt@plt+0x3994>  // b.none
  405200:	b	4051ac <sqrt@plt+0x3a1c>
  405204:	mov	x24, xzr
  405208:	b	405130 <sqrt@plt+0x39a0>
  40520c:	bl	406530 <sqrt@plt+0x4da0>
  405210:	tbnz	w0, #0, 40524c <sqrt@plt+0x3abc>
  405214:	adrp	x20, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405218:	ldr	w8, [x20, #880]
  40521c:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405220:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  405224:	add	x1, x1, #0xed8
  405228:	sub	w8, w8, #0x1
  40522c:	add	x0, x0, #0x593
  405230:	mov	x2, x1
  405234:	mov	x3, x1
  405238:	str	w8, [x20, #880]
  40523c:	bl	409a64 <sqrt@plt+0x82d4>
  405240:	ldr	w8, [x20, #880]
  405244:	add	w8, w8, #0x1
  405248:	str	w8, [x20, #880]
  40524c:	mov	x0, x19
  405250:	ldp	x20, x19, [sp, #48]
  405254:	ldp	x22, x21, [sp, #32]
  405258:	ldp	x24, x23, [sp, #16]
  40525c:	ldp	x29, x30, [sp], #64
  405260:	ret
  405264:	mov	x20, x0
  405268:	mov	x0, x19
  40526c:	bl	40f910 <_ZdlPv@@Base>
  405270:	mov	x0, x20
  405274:	bl	401720 <_Unwind_Resume@plt>
  405278:	stp	x29, x30, [sp, #-32]!
  40527c:	str	x19, [sp, #16]
  405280:	mov	x29, sp
  405284:	bl	406530 <sqrt@plt+0x4da0>
  405288:	tbnz	w0, #0, 4052c4 <sqrt@plt+0x3b34>
  40528c:	adrp	x19, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405290:	ldr	w8, [x19, #880]
  405294:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405298:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  40529c:	add	x1, x1, #0xed8
  4052a0:	sub	w8, w8, #0x1
  4052a4:	add	x0, x0, #0x593
  4052a8:	mov	x2, x1
  4052ac:	mov	x3, x1
  4052b0:	str	w8, [x19, #880]
  4052b4:	bl	409a64 <sqrt@plt+0x82d4>
  4052b8:	ldr	w8, [x19, #880]
  4052bc:	add	w8, w8, #0x1
  4052c0:	str	w8, [x19, #880]
  4052c4:	ldr	x19, [sp, #16]
  4052c8:	ldp	x29, x30, [sp], #32
  4052cc:	ret
  4052d0:	stp	x29, x30, [sp, #-64]!
  4052d4:	stp	x24, x23, [sp, #16]
  4052d8:	stp	x22, x21, [sp, #32]
  4052dc:	stp	x20, x19, [sp, #48]
  4052e0:	mov	x29, sp
  4052e4:	mov	x20, x0
  4052e8:	cbz	x0, 4052fc <sqrt@plt+0x3b6c>
  4052ec:	mov	w0, #0x18                  	// #24
  4052f0:	bl	40f86c <_Znwm@@Base>
  4052f4:	mov	x19, x0
  4052f8:	b	405340 <sqrt@plt+0x3bb0>
  4052fc:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405300:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  405304:	add	x21, x21, #0xed8
  405308:	add	x0, x0, #0x487
  40530c:	mov	x1, x21
  405310:	mov	x2, x21
  405314:	mov	x3, x21
  405318:	bl	409a98 <sqrt@plt+0x8308>
  40531c:	mov	w0, #0x18                  	// #24
  405320:	bl	40f86c <_Znwm@@Base>
  405324:	mov	x19, x0
  405328:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  40532c:	add	x0, x0, #0x404
  405330:	mov	x1, x21
  405334:	mov	x2, x21
  405338:	mov	x3, x21
  40533c:	bl	409a98 <sqrt@plt+0x8308>
  405340:	lsl	x8, x20, #2
  405344:	cmp	xzr, x20, lsr #62
  405348:	csinv	x0, x8, xzr, eq  // eq = none
  40534c:	str	x20, [x19]
  405350:	bl	401440 <_Znam@plt>
  405354:	stp	xzr, x0, [x19, #8]
  405358:	cbz	x20, 405498 <sqrt@plt+0x3d08>
  40535c:	mov	x23, xzr
  405360:	b	405390 <sqrt@plt+0x3c00>
  405364:	cbz	x22, 405448 <sqrt@plt+0x3cb8>
  405368:	mov	x0, x22
  40536c:	bl	401640 <_ZdaPv@plt>
  405370:	ldr	x24, [x19, #8]
  405374:	ldr	x8, [x19, #16]
  405378:	add	x23, x23, #0x1
  40537c:	add	x9, x24, #0x1
  405380:	cmp	x23, x20
  405384:	str	w21, [x8, x24, lsl #2]
  405388:	str	x9, [x19, #8]
  40538c:	b.eq	405450 <sqrt@plt+0x3cc0>  // b.none
  405390:	bl	404d2c <sqrt@plt+0x359c>
  405394:	ldp	x8, x24, [x19]
  405398:	mov	w21, w0
  40539c:	cmp	x24, x8
  4053a0:	b.cc	405374 <sqrt@plt+0x3be4>  // b.lo, b.ul, b.last
  4053a4:	ldr	x22, [x19, #16]
  4053a8:	lsl	x9, x8, #1
  4053ac:	lsl	x8, x8, #3
  4053b0:	cmp	xzr, x9, lsr #62
  4053b4:	csinv	x0, x8, xzr, eq  // eq = none
  4053b8:	str	x9, [x19]
  4053bc:	bl	401440 <_Znam@plt>
  4053c0:	str	x0, [x19, #16]
  4053c4:	cbz	x24, 405364 <sqrt@plt+0x3bd4>
  4053c8:	cmp	x24, #0x7
  4053cc:	b.ls	4053ec <sqrt@plt+0x3c5c>  // b.plast
  4053d0:	lsl	x8, x24, #2
  4053d4:	add	x9, x22, x8
  4053d8:	cmp	x0, x9
  4053dc:	b.cs	405414 <sqrt@plt+0x3c84>  // b.hs, b.nlast
  4053e0:	add	x8, x0, x8
  4053e4:	cmp	x8, x22
  4053e8:	b.ls	405414 <sqrt@plt+0x3c84>  // b.plast
  4053ec:	mov	x8, xzr
  4053f0:	lsl	x10, x8, #2
  4053f4:	sub	x9, x24, x8
  4053f8:	add	x8, x0, x10
  4053fc:	add	x10, x22, x10
  405400:	ldr	w11, [x10], #4
  405404:	subs	x9, x9, #0x1
  405408:	str	w11, [x8], #4
  40540c:	b.ne	405400 <sqrt@plt+0x3c70>  // b.any
  405410:	b	405368 <sqrt@plt+0x3bd8>
  405414:	and	x8, x24, #0xfffffffffffffff8
  405418:	add	x9, x22, #0x10
  40541c:	add	x10, x0, #0x10
  405420:	mov	x11, x8
  405424:	ldp	q0, q1, [x9, #-16]
  405428:	add	x9, x9, #0x20
  40542c:	subs	x11, x11, #0x8
  405430:	stp	q0, q1, [x10, #-16]
  405434:	add	x10, x10, #0x20
  405438:	b.ne	405424 <sqrt@plt+0x3c94>  // b.any
  40543c:	cmp	x24, x8
  405440:	b.eq	405368 <sqrt@plt+0x3bd8>  // b.none
  405444:	b	4053f0 <sqrt@plt+0x3c60>
  405448:	mov	x24, xzr
  40544c:	b	405374 <sqrt@plt+0x3be4>
  405450:	tbz	w20, #0, 405498 <sqrt@plt+0x3d08>
  405454:	bl	405504 <sqrt@plt+0x3d74>
  405458:	ldr	x8, [x0, #8]
  40545c:	mov	x20, x0
  405460:	cmp	x8, #0x2
  405464:	b.cc	405484 <sqrt@plt+0x3cf4>  // b.lo, b.ul, b.last
  405468:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40546c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  405470:	add	x1, x1, #0xed8
  405474:	add	x0, x0, #0x4b1
  405478:	mov	x2, x1
  40547c:	mov	x3, x1
  405480:	bl	409a30 <sqrt@plt+0x82a0>
  405484:	ldr	x0, [x20, #16]
  405488:	cbz	x0, 405490 <sqrt@plt+0x3d00>
  40548c:	bl	401640 <_ZdaPv@plt>
  405490:	mov	x0, x20
  405494:	bl	40f910 <_ZdlPv@@Base>
  405498:	bl	406530 <sqrt@plt+0x4da0>
  40549c:	tbnz	w0, #0, 4054d8 <sqrt@plt+0x3d48>
  4054a0:	adrp	x20, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4054a4:	ldr	w8, [x20, #880]
  4054a8:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4054ac:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  4054b0:	add	x1, x1, #0xed8
  4054b4:	sub	w8, w8, #0x1
  4054b8:	add	x0, x0, #0x593
  4054bc:	mov	x2, x1
  4054c0:	mov	x3, x1
  4054c4:	str	w8, [x20, #880]
  4054c8:	bl	409a64 <sqrt@plt+0x82d4>
  4054cc:	ldr	w8, [x20, #880]
  4054d0:	add	w8, w8, #0x1
  4054d4:	str	w8, [x20, #880]
  4054d8:	mov	x0, x19
  4054dc:	ldp	x20, x19, [sp, #48]
  4054e0:	ldp	x22, x21, [sp, #32]
  4054e4:	ldp	x24, x23, [sp, #16]
  4054e8:	ldp	x29, x30, [sp], #64
  4054ec:	ret
  4054f0:	mov	x20, x0
  4054f4:	mov	x0, x19
  4054f8:	bl	40f910 <_ZdlPv@@Base>
  4054fc:	mov	x0, x20
  405500:	bl	401720 <_Unwind_Resume@plt>
  405504:	stp	x29, x30, [sp, #-96]!
  405508:	stp	x28, x27, [sp, #16]
  40550c:	stp	x26, x25, [sp, #32]
  405510:	stp	x24, x23, [sp, #48]
  405514:	stp	x22, x21, [sp, #64]
  405518:	stp	x20, x19, [sp, #80]
  40551c:	mov	x29, sp
  405520:	mov	w0, #0x200                 	// #512
  405524:	bl	401440 <_Znam@plt>
  405528:	movi	v0.2d, #0x0
  40552c:	adrp	x27, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405530:	mov	x19, x0
  405534:	stp	q0, q0, [x0]
  405538:	stp	q0, q0, [x0, #32]
  40553c:	stp	q0, q0, [x0, #64]
  405540:	stp	q0, q0, [x0, #96]
  405544:	stp	q0, q0, [x0, #128]
  405548:	stp	q0, q0, [x0, #160]
  40554c:	stp	q0, q0, [x0, #192]
  405550:	stp	q0, q0, [x0, #224]
  405554:	stp	q0, q0, [x0, #256]
  405558:	stp	q0, q0, [x0, #288]
  40555c:	stp	q0, q0, [x0, #320]
  405560:	stp	q0, q0, [x0, #352]
  405564:	stp	q0, q0, [x0, #384]
  405568:	stp	q0, q0, [x0, #416]
  40556c:	ldr	x0, [x27, #904]
  405570:	stp	q0, q0, [x19, #448]
  405574:	stp	q0, q0, [x19, #480]
  405578:	bl	401590 <getc@plt>
  40557c:	mov	w21, w0
  405580:	mov	w0, #0x18                  	// #24
  405584:	bl	40f86c <_Znwm@@Base>
  405588:	mov	x20, x0
  40558c:	mov	w8, #0x4                   	// #4
  405590:	str	x8, [x0]
  405594:	mov	w0, #0x10                  	// #16
  405598:	bl	401440 <_Znam@plt>
  40559c:	mov	w28, #0x80                  	// #128
  4055a0:	stp	xzr, x0, [x20, #8]
  4055a4:	b	4055b4 <sqrt@plt+0x3e24>
  4055a8:	ldr	x0, [x27, #904]
  4055ac:	bl	401590 <getc@plt>
  4055b0:	mov	w21, w0
  4055b4:	cmp	w21, #0x9
  4055b8:	b.eq	4055a8 <sqrt@plt+0x3e18>  // b.none
  4055bc:	cmp	w21, #0x20
  4055c0:	b.eq	4055a8 <sqrt@plt+0x3e18>  // b.none
  4055c4:	cmp	w21, #0x2d
  4055c8:	b.ne	4056c0 <sqrt@plt+0x3f30>  // b.any
  4055cc:	ldr	x0, [x27, #904]
  4055d0:	bl	401590 <getc@plt>
  4055d4:	sub	w8, w0, #0x30
  4055d8:	mov	w21, w0
  4055dc:	cmp	w8, #0x9
  4055e0:	b.hi	4059b8 <sqrt@plt+0x4228>  // b.pmore
  4055e4:	cbnz	x28, 405604 <sqrt@plt+0x3e74>
  4055e8:	mov	x0, xzr
  4055ec:	bl	401440 <_Znam@plt>
  4055f0:	mov	x24, x0
  4055f4:	cbz	x19, 405600 <sqrt@plt+0x3e70>
  4055f8:	mov	x0, x19
  4055fc:	bl	401640 <_ZdaPv@plt>
  405600:	mov	x19, x24
  405604:	mov	w8, #0x2d                  	// #45
  405608:	mov	w23, #0x1                   	// #1
  40560c:	str	w8, [x19]
  405610:	sub	w8, w21, #0x30
  405614:	cmp	w8, #0x9
  405618:	b.ls	4056d0 <sqrt@plt+0x3f40>  // b.plast
  40561c:	mov	x26, x23
  405620:	cbz	x26, 405918 <sqrt@plt+0x4188>
  405624:	add	x0, x26, #0x1
  405628:	bl	401440 <_Znam@plt>
  40562c:	mov	x24, x0
  405630:	cmp	x26, #0x8
  405634:	b.cc	405650 <sqrt@plt+0x3ec0>  // b.lo, b.ul, b.last
  405638:	add	x8, x19, x26, lsl #2
  40563c:	cmp	x24, x8
  405640:	b.cs	405870 <sqrt@plt+0x40e0>  // b.hs, b.nlast
  405644:	add	x8, x24, x26
  405648:	cmp	x8, x19
  40564c:	b.ls	405870 <sqrt@plt+0x40e0>  // b.plast
  405650:	mov	x8, xzr
  405654:	sub	x9, x26, x8
  405658:	add	x10, x24, x8
  40565c:	add	x8, x19, x8, lsl #2
  405660:	ldr	w11, [x8], #4
  405664:	subs	x9, x9, #0x1
  405668:	strb	w11, [x10], #1
  40566c:	b.ne	405660 <sqrt@plt+0x3ed0>  // b.any
  405670:	strb	wzr, [x24, x26]
  405674:	bl	401650 <__errno_location@plt>
  405678:	mov	x26, x0
  40567c:	str	wzr, [x0]
  405680:	mov	w2, #0xa                   	// #10
  405684:	mov	x0, x24
  405688:	mov	x1, xzr
  40568c:	bl	401500 <strtol@plt>
  405690:	mov	w8, #0x7fffffff            	// #2147483647
  405694:	add	x8, x0, x8
  405698:	mov	w9, #0xfffffffe            	// #-2
  40569c:	cmp	x8, x9
  4056a0:	b.hi	4057d4 <sqrt@plt+0x4044>  // b.pmore
  4056a4:	ldr	w8, [x26]
  4056a8:	mov	x25, x0
  4056ac:	cbnz	w8, 4057d4 <sqrt@plt+0x4044>
  4056b0:	ldp	x8, x22, [x20]
  4056b4:	cmp	x22, x8
  4056b8:	b.cs	405800 <sqrt@plt+0x4070>  // b.hs, b.nlast
  4056bc:	b	405900 <sqrt@plt+0x4170>
  4056c0:	mov	x23, xzr
  4056c4:	sub	w8, w21, #0x30
  4056c8:	cmp	w8, #0x9
  4056cc:	b.hi	40561c <sqrt@plt+0x3e8c>  // b.pmore
  4056d0:	mov	x22, xzr
  4056d4:	mov	x8, x28
  4056d8:	mov	x26, x23
  4056dc:	b	40570c <sqrt@plt+0x3f7c>
  4056e0:	mov	x28, x8
  4056e4:	ldr	x0, [x27, #904]
  4056e8:	str	w21, [x19, x26, lsl #2]
  4056ec:	add	x26, x26, #0x1
  4056f0:	bl	401590 <getc@plt>
  4056f4:	sub	w8, w0, #0x30
  4056f8:	mov	w21, w0
  4056fc:	cmp	w8, #0xa
  405700:	add	x22, x22, #0x1
  405704:	mov	x8, x28
  405708:	b.cs	405620 <sqrt@plt+0x3e90>  // b.hs, b.nlast
  40570c:	cmp	x26, x8
  405710:	b.cc	4056e0 <sqrt@plt+0x3f50>  // b.lo, b.ul, b.last
  405714:	lsl	x28, x8, #1
  405718:	lsl	x25, x8, #3
  40571c:	cmp	xzr, x28, lsr #62
  405720:	csinv	x0, x25, xzr, eq  // eq = none
  405724:	bl	401440 <_Znam@plt>
  405728:	mov	x24, x0
  40572c:	cbz	x28, 405740 <sqrt@plt+0x3fb0>
  405730:	mov	x0, x24
  405734:	mov	w1, wzr
  405738:	mov	x2, x25
  40573c:	bl	401520 <memset@plt>
  405740:	cbz	x26, 40578c <sqrt@plt+0x3ffc>
  405744:	add	x9, x23, x22
  405748:	cmp	x9, #0x7
  40574c:	b.ls	40576c <sqrt@plt+0x3fdc>  // b.plast
  405750:	add	x8, x19, x9, lsl #2
  405754:	cmp	x24, x8
  405758:	b.cs	405794 <sqrt@plt+0x4004>  // b.hs, b.nlast
  40575c:	lsl	x8, x9, #2
  405760:	add	x8, x24, x8
  405764:	cmp	x8, x19
  405768:	b.ls	405794 <sqrt@plt+0x4004>  // b.plast
  40576c:	mov	x8, xzr
  405770:	lsl	x9, x8, #2
  405774:	ldr	w10, [x19, x9]
  405778:	add	x8, x8, #0x1
  40577c:	cmp	x26, x8
  405780:	str	w10, [x24, x9]
  405784:	b.ne	405770 <sqrt@plt+0x3fe0>  // b.any
  405788:	b	4057c4 <sqrt@plt+0x4034>
  40578c:	cbnz	x19, 4057c4 <sqrt@plt+0x4034>
  405790:	b	4057cc <sqrt@plt+0x403c>
  405794:	and	x10, x26, #0xfffffffffffffff8
  405798:	and	x8, x9, #0xfffffffffffffff8
  40579c:	add	x11, x19, #0x10
  4057a0:	add	x12, x24, #0x10
  4057a4:	ldp	q0, q1, [x11, #-16]
  4057a8:	add	x11, x11, #0x20
  4057ac:	subs	x10, x10, #0x8
  4057b0:	stp	q0, q1, [x12, #-16]
  4057b4:	add	x12, x12, #0x20
  4057b8:	b.ne	4057a4 <sqrt@plt+0x4014>  // b.any
  4057bc:	cmp	x9, x8
  4057c0:	b.ne	405770 <sqrt@plt+0x3fe0>  // b.any
  4057c4:	mov	x0, x19
  4057c8:	bl	401640 <_ZdaPv@plt>
  4057cc:	mov	x19, x24
  4057d0:	b	4056e4 <sqrt@plt+0x3f54>
  4057d4:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4057d8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  4057dc:	add	x1, x1, #0xed8
  4057e0:	add	x0, x0, #0x52e
  4057e4:	mov	x2, x1
  4057e8:	mov	x3, x1
  4057ec:	bl	409a30 <sqrt@plt+0x82a0>
  4057f0:	mov	x25, xzr
  4057f4:	ldp	x8, x22, [x20]
  4057f8:	cmp	x22, x8
  4057fc:	b.cc	405900 <sqrt@plt+0x4170>  // b.lo, b.ul, b.last
  405800:	ldr	x26, [x20, #16]
  405804:	lsl	x9, x8, #1
  405808:	lsl	x8, x8, #3
  40580c:	cmp	xzr, x9, lsr #62
  405810:	csinv	x0, x8, xzr, eq  // eq = none
  405814:	str	x9, [x20]
  405818:	bl	401440 <_Znam@plt>
  40581c:	str	x0, [x20, #16]
  405820:	cbz	x22, 4058b8 <sqrt@plt+0x4128>
  405824:	cmp	x22, #0x7
  405828:	b.ls	405848 <sqrt@plt+0x40b8>  // b.plast
  40582c:	lsl	x8, x22, #2
  405830:	add	x9, x26, x8
  405834:	cmp	x0, x9
  405838:	b.cs	4058c4 <sqrt@plt+0x4134>  // b.hs, b.nlast
  40583c:	add	x8, x0, x8
  405840:	cmp	x8, x26
  405844:	b.ls	4058c4 <sqrt@plt+0x4134>  // b.plast
  405848:	mov	x8, xzr
  40584c:	lsl	x10, x8, #2
  405850:	sub	x9, x22, x8
  405854:	add	x8, x0, x10
  405858:	add	x10, x26, x10
  40585c:	ldr	w11, [x10], #4
  405860:	subs	x9, x9, #0x1
  405864:	str	w11, [x8], #4
  405868:	b.ne	40585c <sqrt@plt+0x40cc>  // b.any
  40586c:	b	4058f4 <sqrt@plt+0x4164>
  405870:	and	x8, x26, #0xfffffffffffffff8
  405874:	add	x9, x19, #0x10
  405878:	add	x10, x24, #0x4
  40587c:	mov	x11, x8
  405880:	ldp	q0, q1, [x9, #-16]
  405884:	add	x9, x9, #0x20
  405888:	subs	x11, x11, #0x8
  40588c:	xtn	v0.4h, v0.4s
  405890:	xtn	v1.4h, v1.4s
  405894:	xtn	v0.8b, v0.8h
  405898:	xtn	v1.8b, v1.8h
  40589c:	mov	v0.s[1], v1.s[0]
  4058a0:	stur	d0, [x10, #-4]
  4058a4:	add	x10, x10, #0x8
  4058a8:	b.ne	405880 <sqrt@plt+0x40f0>  // b.any
  4058ac:	cmp	x26, x8
  4058b0:	b.eq	405670 <sqrt@plt+0x3ee0>  // b.none
  4058b4:	b	405654 <sqrt@plt+0x3ec4>
  4058b8:	cbnz	x26, 4058f4 <sqrt@plt+0x4164>
  4058bc:	mov	x22, xzr
  4058c0:	b	405900 <sqrt@plt+0x4170>
  4058c4:	and	x8, x22, #0xfffffffffffffff8
  4058c8:	add	x9, x26, #0x10
  4058cc:	add	x10, x0, #0x10
  4058d0:	mov	x11, x8
  4058d4:	ldp	q0, q1, [x9, #-16]
  4058d8:	add	x9, x9, #0x20
  4058dc:	subs	x11, x11, #0x8
  4058e0:	stp	q0, q1, [x10, #-16]
  4058e4:	add	x10, x10, #0x20
  4058e8:	b.ne	4058d4 <sqrt@plt+0x4144>  // b.any
  4058ec:	cmp	x22, x8
  4058f0:	b.ne	40584c <sqrt@plt+0x40bc>  // b.any
  4058f4:	mov	x0, x26
  4058f8:	bl	401640 <_ZdaPv@plt>
  4058fc:	ldr	x22, [x20, #8]
  405900:	ldr	x8, [x20, #16]
  405904:	add	x9, x22, #0x1
  405908:	mov	x0, x24
  40590c:	str	w25, [x8, x22, lsl #2]
  405910:	str	x9, [x20, #8]
  405914:	bl	401640 <_ZdaPv@plt>
  405918:	add	w8, w21, #0x1
  40591c:	cmp	w8, #0x24
  405920:	b.hi	4059f0 <sqrt@plt+0x4260>  // b.pmore
  405924:	adrp	x11, 411000 <_ZdlPvm@@Base+0x16e4>
  405928:	add	x11, x11, #0x1c0
  40592c:	adr	x9, 4055b4 <sqrt@plt+0x3e24>
  405930:	ldrh	w10, [x11, x8, lsl #1]
  405934:	add	x9, x9, x10, lsl #2
  405938:	br	x9
  40593c:	ldr	x1, [x27, #904]
  405940:	mov	w0, #0xa                   	// #10
  405944:	bl	401480 <ungetc@plt>
  405948:	cmn	w0, #0x1
  40594c:	b.ne	405a0c <sqrt@plt+0x427c>  // b.any
  405950:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405954:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  405958:	add	x1, x1, #0xed8
  40595c:	add	x0, x0, #0x847
  405960:	mov	x2, x1
  405964:	mov	x3, x1
  405968:	bl	409a98 <sqrt@plt+0x8308>
  40596c:	b	405a0c <sqrt@plt+0x427c>
  405970:	ldr	x0, [x27, #904]
  405974:	bl	401590 <getc@plt>
  405978:	cmn	w0, #0x1
  40597c:	b.eq	405a0c <sqrt@plt+0x427c>  // b.none
  405980:	cmp	w0, #0xa
  405984:	b.ne	405970 <sqrt@plt+0x41e0>  // b.any
  405988:	ldr	x1, [x27, #904]
  40598c:	bl	401480 <ungetc@plt>
  405990:	cmn	w0, #0x1
  405994:	b.ne	405a0c <sqrt@plt+0x427c>  // b.any
  405998:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40599c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  4059a0:	add	x1, x1, #0xed8
  4059a4:	add	x0, x0, #0x847
  4059a8:	mov	x2, x1
  4059ac:	mov	x3, x1
  4059b0:	bl	409a98 <sqrt@plt+0x8308>
  4059b4:	b	405a0c <sqrt@plt+0x427c>
  4059b8:	cmn	w21, #0x1
  4059bc:	b.eq	4059f0 <sqrt@plt+0x4260>  // b.none
  4059c0:	ldr	x1, [x27, #904]
  4059c4:	mov	w0, w21
  4059c8:	bl	401480 <ungetc@plt>
  4059cc:	cmn	w0, #0x1
  4059d0:	b.ne	4059f0 <sqrt@plt+0x4260>  // b.any
  4059d4:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4059d8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  4059dc:	add	x1, x1, #0xed8
  4059e0:	add	x0, x0, #0x847
  4059e4:	mov	x2, x1
  4059e8:	mov	x3, x1
  4059ec:	bl	409a98 <sqrt@plt+0x8308>
  4059f0:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4059f4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  4059f8:	add	x1, x1, #0xed8
  4059fc:	add	x0, x0, #0x4f9
  405a00:	mov	x2, x1
  405a04:	mov	x3, x1
  405a08:	bl	409a30 <sqrt@plt+0x82a0>
  405a0c:	cbz	x19, 405a18 <sqrt@plt+0x4288>
  405a10:	mov	x0, x19
  405a14:	bl	401640 <_ZdaPv@plt>
  405a18:	mov	x0, x20
  405a1c:	ldp	x20, x19, [sp, #80]
  405a20:	ldp	x22, x21, [sp, #64]
  405a24:	ldp	x24, x23, [sp, #48]
  405a28:	ldp	x26, x25, [sp, #32]
  405a2c:	ldp	x28, x27, [sp, #16]
  405a30:	ldp	x29, x30, [sp], #96
  405a34:	ret
  405a38:	b	405a64 <sqrt@plt+0x42d4>
  405a3c:	b	405a64 <sqrt@plt+0x42d4>
  405a40:	mov	x21, x0
  405a44:	mov	x0, x20
  405a48:	bl	40f910 <_ZdlPv@@Base>
  405a4c:	b	405a6c <sqrt@plt+0x42dc>
  405a50:	b	405a64 <sqrt@plt+0x42d4>
  405a54:	b	405a64 <sqrt@plt+0x42d4>
  405a58:	mov	x21, x0
  405a5c:	b	405a6c <sqrt@plt+0x42dc>
  405a60:	b	405a64 <sqrt@plt+0x42d4>
  405a64:	mov	x21, x0
  405a68:	cbz	x19, 405a74 <sqrt@plt+0x42e4>
  405a6c:	mov	x0, x19
  405a70:	bl	401640 <_ZdaPv@plt>
  405a74:	mov	x0, x21
  405a78:	bl	401720 <_Unwind_Resume@plt>
  405a7c:	stp	x29, x30, [sp, #-32]!
  405a80:	stp	x20, x19, [sp, #16]
  405a84:	mov	x29, sp
  405a88:	bl	405504 <sqrt@plt+0x3d74>
  405a8c:	ldr	x8, [x0, #8]
  405a90:	mov	x19, x0
  405a94:	cbz	x8, 405ab4 <sqrt@plt+0x4324>
  405a98:	tbnz	w8, #0, 405ac0 <sqrt@plt+0x4330>
  405a9c:	bl	406530 <sqrt@plt+0x4da0>
  405aa0:	tbz	w0, #0, 405ae4 <sqrt@plt+0x4354>
  405aa4:	mov	x0, x19
  405aa8:	ldp	x20, x19, [sp, #16]
  405aac:	ldp	x29, x30, [sp], #32
  405ab0:	ret
  405ab4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  405ab8:	add	x0, x0, #0x4c4
  405abc:	b	405ac8 <sqrt@plt+0x4338>
  405ac0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  405ac4:	add	x0, x0, #0x4d7
  405ac8:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405acc:	add	x1, x1, #0xed8
  405ad0:	mov	x2, x1
  405ad4:	mov	x3, x1
  405ad8:	bl	409a30 <sqrt@plt+0x82a0>
  405adc:	bl	406530 <sqrt@plt+0x4da0>
  405ae0:	tbnz	w0, #0, 405aa4 <sqrt@plt+0x4314>
  405ae4:	adrp	x20, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405ae8:	ldr	w8, [x20, #880]
  405aec:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405af0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  405af4:	add	x1, x1, #0xed8
  405af8:	sub	w8, w8, #0x1
  405afc:	add	x0, x0, #0x593
  405b00:	mov	x2, x1
  405b04:	mov	x3, x1
  405b08:	str	w8, [x20, #880]
  405b0c:	bl	409a64 <sqrt@plt+0x82d4>
  405b10:	ldr	w8, [x20, #880]
  405b14:	add	w8, w8, #0x1
  405b18:	str	w8, [x20, #880]
  405b1c:	mov	x0, x19
  405b20:	ldp	x20, x19, [sp, #16]
  405b24:	ldp	x29, x30, [sp], #32
  405b28:	ret
  405b2c:	stp	x29, x30, [sp, #-96]!
  405b30:	stp	x28, x27, [sp, #16]
  405b34:	stp	x26, x25, [sp, #32]
  405b38:	stp	x24, x23, [sp, #48]
  405b3c:	stp	x22, x21, [sp, #64]
  405b40:	stp	x20, x19, [sp, #80]
  405b44:	mov	x29, sp
  405b48:	mov	w0, #0x200                 	// #512
  405b4c:	bl	401440 <_Znam@plt>
  405b50:	mov	x19, x0
  405b54:	movi	v0.2d, #0x0
  405b58:	stp	q0, q0, [x0]
  405b5c:	stp	q0, q0, [x0, #32]
  405b60:	stp	q0, q0, [x0, #64]
  405b64:	stp	q0, q0, [x0, #96]
  405b68:	stp	q0, q0, [x0, #128]
  405b6c:	stp	q0, q0, [x0, #160]
  405b70:	stp	q0, q0, [x0, #192]
  405b74:	stp	q0, q0, [x0, #224]
  405b78:	stp	q0, q0, [x0, #256]
  405b7c:	stp	q0, q0, [x0, #288]
  405b80:	stp	q0, q0, [x0, #320]
  405b84:	stp	q0, q0, [x0, #352]
  405b88:	stp	q0, q0, [x0, #384]
  405b8c:	stp	q0, q0, [x0, #416]
  405b90:	stp	q0, q0, [x0, #448]
  405b94:	stp	q0, q0, [x0, #480]
  405b98:	bl	405ea0 <sqrt@plt+0x4710>
  405b9c:	mov	x20, x0
  405ba0:	mov	x23, xzr
  405ba4:	mov	w21, #0x80                  	// #128
  405ba8:	adrp	x25, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405bac:	adrp	x24, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405bb0:	b	405bdc <sqrt@plt+0x444c>
  405bb4:	cbz	x19, 405bc0 <sqrt@plt+0x4430>
  405bb8:	mov	x0, x19
  405bbc:	bl	401640 <_ZdaPv@plt>
  405bc0:	mov	x19, x21
  405bc4:	ldr	x0, [x24, #904]
  405bc8:	str	w20, [x19, x23, lsl #2]
  405bcc:	add	x23, x23, #0x1
  405bd0:	bl	401590 <getc@plt>
  405bd4:	mov	w20, w0
  405bd8:	mov	x21, x26
  405bdc:	and	x27, x23, #0xfffffffffffffff8
  405be0:	cmp	w20, #0xa
  405be4:	lsl	x28, x23, #2
  405be8:	b.eq	405c04 <sqrt@plt+0x4474>  // b.none
  405bec:	cmn	w20, #0x1
  405bf0:	b.eq	405dc0 <sqrt@plt+0x4630>  // b.none
  405bf4:	cmp	x23, x21
  405bf8:	b.cs	405c34 <sqrt@plt+0x44a4>  // b.hs, b.nlast
  405bfc:	mov	x26, x21
  405c00:	b	405bc4 <sqrt@plt+0x4434>
  405c04:	ldr	w8, [x25, #880]
  405c08:	ldr	x0, [x24, #904]
  405c0c:	add	w8, w8, #0x1
  405c10:	str	w8, [x25, #880]
  405c14:	bl	401590 <getc@plt>
  405c18:	cmp	w0, #0x2b
  405c1c:	b.ne	405d8c <sqrt@plt+0x45fc>  // b.any
  405c20:	cmp	x23, x21
  405c24:	b.cs	405ca4 <sqrt@plt+0x4514>  // b.hs, b.nlast
  405c28:	mov	w20, #0xa                   	// #10
  405c2c:	mov	x26, x21
  405c30:	b	405bc4 <sqrt@plt+0x4434>
  405c34:	lsl	x26, x21, #1
  405c38:	lsl	x22, x21, #3
  405c3c:	cmp	xzr, x26, lsr #62
  405c40:	csinv	x0, x22, xzr, eq  // eq = none
  405c44:	bl	401440 <_Znam@plt>
  405c48:	mov	x21, x0
  405c4c:	cbz	x26, 405c60 <sqrt@plt+0x44d0>
  405c50:	mov	x0, x21
  405c54:	mov	w1, wzr
  405c58:	mov	x2, x22
  405c5c:	bl	401520 <memset@plt>
  405c60:	cbz	x23, 405bb4 <sqrt@plt+0x4424>
  405c64:	cmp	x23, #0x7
  405c68:	b.ls	405c84 <sqrt@plt+0x44f4>  // b.plast
  405c6c:	add	x8, x19, x23, lsl #2
  405c70:	cmp	x21, x8
  405c74:	b.cs	405d20 <sqrt@plt+0x4590>  // b.hs, b.nlast
  405c78:	add	x8, x21, x28
  405c7c:	cmp	x8, x19
  405c80:	b.ls	405d20 <sqrt@plt+0x4590>  // b.plast
  405c84:	mov	x8, xzr
  405c88:	lsl	x9, x8, #2
  405c8c:	ldr	w10, [x19, x9]
  405c90:	add	x8, x8, #0x1
  405c94:	cmp	x23, x8
  405c98:	str	w10, [x21, x9]
  405c9c:	b.ne	405c88 <sqrt@plt+0x44f8>  // b.any
  405ca0:	b	405bb8 <sqrt@plt+0x4428>
  405ca4:	lsl	x26, x21, #1
  405ca8:	lsl	x20, x21, #3
  405cac:	cmp	xzr, x26, lsr #62
  405cb0:	csinv	x0, x20, xzr, eq  // eq = none
  405cb4:	bl	401440 <_Znam@plt>
  405cb8:	mov	x21, x0
  405cbc:	cbz	x26, 405cd0 <sqrt@plt+0x4540>
  405cc0:	mov	x0, x21
  405cc4:	mov	w1, wzr
  405cc8:	mov	x2, x20
  405ccc:	bl	401520 <memset@plt>
  405cd0:	cbz	x23, 405d14 <sqrt@plt+0x4584>
  405cd4:	cmp	x23, #0x7
  405cd8:	b.ls	405cf4 <sqrt@plt+0x4564>  // b.plast
  405cdc:	add	x8, x19, x23, lsl #2
  405ce0:	cmp	x21, x8
  405ce4:	b.cs	405d50 <sqrt@plt+0x45c0>  // b.hs, b.nlast
  405ce8:	add	x8, x21, x28
  405cec:	cmp	x8, x19
  405cf0:	b.ls	405d50 <sqrt@plt+0x45c0>  // b.plast
  405cf4:	mov	x8, xzr
  405cf8:	lsl	x9, x8, #2
  405cfc:	ldr	w10, [x19, x9]
  405d00:	add	x8, x8, #0x1
  405d04:	cmp	x23, x8
  405d08:	str	w10, [x21, x9]
  405d0c:	b.ne	405cf8 <sqrt@plt+0x4568>  // b.any
  405d10:	b	405d7c <sqrt@plt+0x45ec>
  405d14:	cbnz	x19, 405d7c <sqrt@plt+0x45ec>
  405d18:	mov	w20, #0xa                   	// #10
  405d1c:	b	405bc0 <sqrt@plt+0x4430>
  405d20:	and	x8, x23, #0xfffffffffffffff8
  405d24:	add	x9, x19, #0x10
  405d28:	add	x10, x21, #0x10
  405d2c:	ldp	q0, q1, [x9, #-16]
  405d30:	add	x9, x9, #0x20
  405d34:	subs	x27, x27, #0x8
  405d38:	stp	q0, q1, [x10, #-16]
  405d3c:	add	x10, x10, #0x20
  405d40:	b.ne	405d2c <sqrt@plt+0x459c>  // b.any
  405d44:	cmp	x23, x8
  405d48:	b.ne	405c88 <sqrt@plt+0x44f8>  // b.any
  405d4c:	b	405bb8 <sqrt@plt+0x4428>
  405d50:	and	x8, x23, #0xfffffffffffffff8
  405d54:	add	x9, x19, #0x10
  405d58:	add	x10, x21, #0x10
  405d5c:	ldp	q0, q1, [x9, #-16]
  405d60:	add	x9, x9, #0x20
  405d64:	subs	x27, x27, #0x8
  405d68:	stp	q0, q1, [x10, #-16]
  405d6c:	add	x10, x10, #0x20
  405d70:	b.ne	405d5c <sqrt@plt+0x45cc>  // b.any
  405d74:	cmp	x23, x8
  405d78:	b.ne	405cf8 <sqrt@plt+0x4568>  // b.any
  405d7c:	mov	x0, x19
  405d80:	bl	401640 <_ZdaPv@plt>
  405d84:	mov	w20, #0xa                   	// #10
  405d88:	b	405bc0 <sqrt@plt+0x4430>
  405d8c:	cmn	w0, #0x1
  405d90:	b.eq	405dc0 <sqrt@plt+0x4630>  // b.none
  405d94:	ldr	x1, [x24, #904]
  405d98:	bl	401480 <ungetc@plt>
  405d9c:	cmn	w0, #0x1
  405da0:	b.ne	405dc0 <sqrt@plt+0x4630>  // b.any
  405da4:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405da8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  405dac:	add	x1, x1, #0xed8
  405db0:	add	x0, x0, #0x847
  405db4:	mov	x2, x1
  405db8:	mov	x3, x1
  405dbc:	bl	409a98 <sqrt@plt+0x8308>
  405dc0:	add	x0, x23, #0x1
  405dc4:	bl	401440 <_Znam@plt>
  405dc8:	mov	x20, x0
  405dcc:	cbz	x23, 405df8 <sqrt@plt+0x4668>
  405dd0:	cmp	x23, #0x8
  405dd4:	b.cc	405df0 <sqrt@plt+0x4660>  // b.lo, b.ul, b.last
  405dd8:	add	x8, x19, x23, lsl #2
  405ddc:	cmp	x20, x8
  405de0:	b.cs	405e04 <sqrt@plt+0x4674>  // b.hs, b.nlast
  405de4:	add	x8, x20, x23
  405de8:	cmp	x8, x19
  405dec:	b.ls	405e04 <sqrt@plt+0x4674>  // b.plast
  405df0:	mov	x8, xzr
  405df4:	b	405e60 <sqrt@plt+0x46d0>
  405df8:	strb	wzr, [x20]
  405dfc:	cbnz	x19, 405e78 <sqrt@plt+0x46e8>
  405e00:	b	405e80 <sqrt@plt+0x46f0>
  405e04:	and	x8, x23, #0xfffffffffffffff8
  405e08:	add	x9, x19, #0x10
  405e0c:	add	x10, x20, #0x4
  405e10:	mov	x11, x8
  405e14:	ldp	q0, q1, [x9, #-16]
  405e18:	add	x9, x9, #0x20
  405e1c:	subs	x11, x11, #0x8
  405e20:	xtn	v0.4h, v0.4s
  405e24:	xtn	v1.4h, v1.4s
  405e28:	xtn	v0.8b, v0.8h
  405e2c:	xtn	v1.8b, v1.8h
  405e30:	mov	v0.s[1], v1.s[0]
  405e34:	stur	d0, [x10, #-4]
  405e38:	add	x10, x10, #0x8
  405e3c:	b.ne	405e14 <sqrt@plt+0x4684>  // b.any
  405e40:	b	405e6c <sqrt@plt+0x46dc>
  405e44:	b	405e48 <sqrt@plt+0x46b8>
  405e48:	mov	x20, x0
  405e4c:	cbz	x19, 405e58 <sqrt@plt+0x46c8>
  405e50:	mov	x0, x19
  405e54:	bl	401640 <_ZdaPv@plt>
  405e58:	mov	x0, x20
  405e5c:	bl	401720 <_Unwind_Resume@plt>
  405e60:	ldr	w9, [x19, x8, lsl #2]
  405e64:	strb	w9, [x20, x8]
  405e68:	add	x8, x8, #0x1
  405e6c:	cmp	x23, x8
  405e70:	b.ne	405e60 <sqrt@plt+0x46d0>  // b.any
  405e74:	strb	wzr, [x20, x23]
  405e78:	mov	x0, x19
  405e7c:	bl	401640 <_ZdaPv@plt>
  405e80:	mov	x0, x20
  405e84:	ldp	x20, x19, [sp, #80]
  405e88:	ldp	x22, x21, [sp, #64]
  405e8c:	ldp	x24, x23, [sp, #48]
  405e90:	ldp	x26, x25, [sp, #32]
  405e94:	ldp	x28, x27, [sp, #16]
  405e98:	ldp	x29, x30, [sp], #96
  405e9c:	ret
  405ea0:	stp	x29, x30, [sp, #-48]!
  405ea4:	str	x21, [sp, #16]
  405ea8:	stp	x20, x19, [sp, #32]
  405eac:	mov	x29, sp
  405eb0:	adrp	x21, 411000 <_ZdlPvm@@Base+0x16e4>
  405eb4:	adrp	x20, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405eb8:	add	x21, x21, #0x20a
  405ebc:	ldr	x0, [x20, #904]
  405ec0:	bl	401590 <getc@plt>
  405ec4:	add	w8, w0, #0x1
  405ec8:	mov	w19, w0
  405ecc:	cmp	w8, #0x21
  405ed0:	b.hi	405f00 <sqrt@plt+0x4770>  // b.pmore
  405ed4:	adr	x9, 405ebc <sqrt@plt+0x472c>
  405ed8:	ldrb	w10, [x21, x8]
  405edc:	add	x9, x9, x10, lsl #2
  405ee0:	br	x9
  405ee4:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405ee8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  405eec:	add	x1, x1, #0xed8
  405ef0:	add	x0, x0, #0x551
  405ef4:	mov	x2, x1
  405ef8:	mov	x3, x1
  405efc:	bl	409a30 <sqrt@plt+0x82a0>
  405f00:	mov	w0, w19
  405f04:	ldp	x20, x19, [sp, #32]
  405f08:	ldr	x21, [sp, #16]
  405f0c:	ldp	x29, x30, [sp], #48
  405f10:	ret
  405f14:	stp	x29, x30, [sp, #-32]!
  405f18:	str	x19, [sp, #16]
  405f1c:	mov	x29, sp
  405f20:	adrp	x19, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405f24:	ldr	x0, [x19, #904]
  405f28:	bl	401590 <getc@plt>
  405f2c:	cmn	w0, #0x1
  405f30:	b.eq	405f4c <sqrt@plt+0x47bc>  // b.none
  405f34:	cmp	w0, #0xa
  405f38:	b.ne	405f24 <sqrt@plt+0x4794>  // b.any
  405f3c:	ldr	x1, [x19, #904]
  405f40:	bl	401480 <ungetc@plt>
  405f44:	cmn	w0, #0x1
  405f48:	b.eq	405f58 <sqrt@plt+0x47c8>  // b.none
  405f4c:	ldr	x19, [sp, #16]
  405f50:	ldp	x29, x30, [sp], #32
  405f54:	ret
  405f58:	ldr	x19, [sp, #16]
  405f5c:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405f60:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  405f64:	add	x1, x1, #0xed8
  405f68:	add	x0, x0, #0x847
  405f6c:	mov	x2, x1
  405f70:	mov	x3, x1
  405f74:	ldp	x29, x30, [sp], #32
  405f78:	b	409a98 <sqrt@plt+0x8308>
  405f7c:	stp	x29, x30, [sp, #-80]!
  405f80:	str	x25, [sp, #16]
  405f84:	stp	x24, x23, [sp, #32]
  405f88:	stp	x22, x21, [sp, #48]
  405f8c:	stp	x20, x19, [sp, #64]
  405f90:	mov	x29, sp
  405f94:	mov	w0, #0x200                 	// #512
  405f98:	bl	401440 <_Znam@plt>
  405f9c:	mov	x19, x0
  405fa0:	movi	v0.2d, #0x0
  405fa4:	stp	q0, q0, [x0]
  405fa8:	stp	q0, q0, [x0, #32]
  405fac:	stp	q0, q0, [x0, #64]
  405fb0:	stp	q0, q0, [x0, #96]
  405fb4:	stp	q0, q0, [x0, #128]
  405fb8:	stp	q0, q0, [x0, #160]
  405fbc:	stp	q0, q0, [x0, #192]
  405fc0:	stp	q0, q0, [x0, #224]
  405fc4:	stp	q0, q0, [x0, #256]
  405fc8:	stp	q0, q0, [x0, #288]
  405fcc:	stp	q0, q0, [x0, #320]
  405fd0:	stp	q0, q0, [x0, #352]
  405fd4:	stp	q0, q0, [x0, #384]
  405fd8:	stp	q0, q0, [x0, #416]
  405fdc:	stp	q0, q0, [x0, #448]
  405fe0:	stp	q0, q0, [x0, #480]
  405fe4:	bl	405ea0 <sqrt@plt+0x4710>
  405fe8:	mov	x20, x0
  405fec:	mov	x23, xzr
  405ff0:	mov	w8, #0x80                  	// #128
  405ff4:	adrp	x24, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  405ff8:	b	406018 <sqrt@plt+0x4888>
  405ffc:	mov	x25, x8
  406000:	ldr	x0, [x24, #904]
  406004:	str	w20, [x19, x23, lsl #2]
  406008:	add	x23, x23, #0x1
  40600c:	bl	401590 <getc@plt>
  406010:	mov	w20, w0
  406014:	mov	x8, x25
  406018:	sub	w9, w20, #0x9
  40601c:	cmp	w9, #0x2
  406020:	b.cc	4060f8 <sqrt@plt+0x4968>  // b.lo, b.ul, b.last
  406024:	cmn	w20, #0x1
  406028:	b.eq	406128 <sqrt@plt+0x4998>  // b.none
  40602c:	cmp	w20, #0x20
  406030:	b.eq	4060f8 <sqrt@plt+0x4968>  // b.none
  406034:	cmp	x23, x8
  406038:	b.cc	405ffc <sqrt@plt+0x486c>  // b.lo, b.ul, b.last
  40603c:	lsl	x25, x8, #1
  406040:	lsl	x22, x8, #3
  406044:	cmp	xzr, x25, lsr #62
  406048:	csinv	x0, x22, xzr, eq  // eq = none
  40604c:	bl	401440 <_Znam@plt>
  406050:	mov	x21, x0
  406054:	cbz	x25, 406068 <sqrt@plt+0x48d8>
  406058:	mov	x0, x21
  40605c:	mov	w1, wzr
  406060:	mov	x2, x22
  406064:	bl	401520 <memset@plt>
  406068:	cbz	x23, 4060b0 <sqrt@plt+0x4920>
  40606c:	cmp	x23, #0x7
  406070:	b.ls	406090 <sqrt@plt+0x4900>  // b.plast
  406074:	add	x8, x19, x23, lsl #2
  406078:	cmp	x21, x8
  40607c:	b.cs	4060b8 <sqrt@plt+0x4928>  // b.hs, b.nlast
  406080:	lsl	x8, x23, #2
  406084:	add	x8, x21, x8
  406088:	cmp	x8, x19
  40608c:	b.ls	4060b8 <sqrt@plt+0x4928>  // b.plast
  406090:	mov	x8, xzr
  406094:	lsl	x9, x8, #2
  406098:	ldr	w10, [x19, x9]
  40609c:	add	x8, x8, #0x1
  4060a0:	cmp	x23, x8
  4060a4:	str	w10, [x21, x9]
  4060a8:	b.ne	406094 <sqrt@plt+0x4904>  // b.any
  4060ac:	b	4060e8 <sqrt@plt+0x4958>
  4060b0:	cbnz	x19, 4060e8 <sqrt@plt+0x4958>
  4060b4:	b	4060f0 <sqrt@plt+0x4960>
  4060b8:	and	x9, x23, #0xfffffffffffffff8
  4060bc:	and	x8, x23, #0xfffffffffffffff8
  4060c0:	add	x10, x19, #0x10
  4060c4:	add	x11, x21, #0x10
  4060c8:	ldp	q0, q1, [x10, #-16]
  4060cc:	add	x10, x10, #0x20
  4060d0:	subs	x9, x9, #0x8
  4060d4:	stp	q0, q1, [x11, #-16]
  4060d8:	add	x11, x11, #0x20
  4060dc:	b.ne	4060c8 <sqrt@plt+0x4938>  // b.any
  4060e0:	cmp	x23, x8
  4060e4:	b.ne	406094 <sqrt@plt+0x4904>  // b.any
  4060e8:	mov	x0, x19
  4060ec:	bl	401640 <_ZdaPv@plt>
  4060f0:	mov	x19, x21
  4060f4:	b	406000 <sqrt@plt+0x4870>
  4060f8:	ldr	x1, [x24, #904]
  4060fc:	mov	w0, w20
  406100:	bl	401480 <ungetc@plt>
  406104:	cmn	w0, #0x1
  406108:	b.ne	406128 <sqrt@plt+0x4998>  // b.any
  40610c:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406110:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  406114:	add	x1, x1, #0xed8
  406118:	add	x0, x0, #0x847
  40611c:	mov	x2, x1
  406120:	mov	x3, x1
  406124:	bl	409a98 <sqrt@plt+0x8308>
  406128:	add	x0, x23, #0x1
  40612c:	bl	401440 <_Znam@plt>
  406130:	mov	x20, x0
  406134:	cbz	x23, 406160 <sqrt@plt+0x49d0>
  406138:	cmp	x23, #0x8
  40613c:	b.cc	406158 <sqrt@plt+0x49c8>  // b.lo, b.ul, b.last
  406140:	add	x8, x19, x23, lsl #2
  406144:	cmp	x20, x8
  406148:	b.cs	40616c <sqrt@plt+0x49dc>  // b.hs, b.nlast
  40614c:	add	x8, x20, x23
  406150:	cmp	x8, x19
  406154:	b.ls	40616c <sqrt@plt+0x49dc>  // b.plast
  406158:	mov	x8, xzr
  40615c:	b	4061c8 <sqrt@plt+0x4a38>
  406160:	strb	wzr, [x20]
  406164:	cbnz	x19, 4061e0 <sqrt@plt+0x4a50>
  406168:	b	4061e8 <sqrt@plt+0x4a58>
  40616c:	and	x8, x23, #0xfffffffffffffff8
  406170:	add	x9, x19, #0x10
  406174:	add	x10, x20, #0x4
  406178:	mov	x11, x8
  40617c:	ldp	q0, q1, [x9, #-16]
  406180:	add	x9, x9, #0x20
  406184:	subs	x11, x11, #0x8
  406188:	xtn	v0.4h, v0.4s
  40618c:	xtn	v1.4h, v1.4s
  406190:	xtn	v0.8b, v0.8h
  406194:	xtn	v1.8b, v1.8h
  406198:	mov	v0.s[1], v1.s[0]
  40619c:	stur	d0, [x10, #-4]
  4061a0:	add	x10, x10, #0x8
  4061a4:	b.ne	40617c <sqrt@plt+0x49ec>  // b.any
  4061a8:	b	4061d4 <sqrt@plt+0x4a44>
  4061ac:	b	4061b0 <sqrt@plt+0x4a20>
  4061b0:	mov	x20, x0
  4061b4:	cbz	x19, 4061c0 <sqrt@plt+0x4a30>
  4061b8:	mov	x0, x19
  4061bc:	bl	401640 <_ZdaPv@plt>
  4061c0:	mov	x0, x20
  4061c4:	bl	401720 <_Unwind_Resume@plt>
  4061c8:	ldr	w9, [x19, x8, lsl #2]
  4061cc:	strb	w9, [x20, x8]
  4061d0:	add	x8, x8, #0x1
  4061d4:	cmp	x23, x8
  4061d8:	b.ne	4061c8 <sqrt@plt+0x4a38>  // b.any
  4061dc:	strb	wzr, [x20, x23]
  4061e0:	mov	x0, x19
  4061e4:	bl	401640 <_ZdaPv@plt>
  4061e8:	mov	x0, x20
  4061ec:	ldp	x20, x19, [sp, #64]
  4061f0:	ldp	x22, x21, [sp, #48]
  4061f4:	ldp	x24, x23, [sp, #32]
  4061f8:	ldr	x25, [sp, #16]
  4061fc:	ldp	x29, x30, [sp], #80
  406200:	ret
  406204:	stp	x29, x30, [sp, #-48]!
  406208:	stp	x20, x19, [sp, #32]
  40620c:	adrp	x20, 411000 <_ZdlPvm@@Base+0x16e4>
  406210:	str	x21, [sp, #16]
  406214:	adrp	x19, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406218:	add	x20, x20, #0x22c
  40621c:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406220:	mov	x29, sp
  406224:	b	406234 <sqrt@plt+0x4aa4>
  406228:	ldr	w8, [x21, #880]
  40622c:	add	w8, w8, #0x1
  406230:	str	w8, [x21, #880]
  406234:	ldr	x0, [x19, #904]
  406238:	bl	401590 <getc@plt>
  40623c:	sub	w8, w0, #0x9
  406240:	cmp	w8, #0x1a
  406244:	b.hi	406274 <sqrt@plt+0x4ae4>  // b.pmore
  406248:	adr	x9, 406228 <sqrt@plt+0x4a98>
  40624c:	ldrb	w10, [x20, x8]
  406250:	add	x9, x9, x10, lsl #2
  406254:	br	x9
  406258:	ldr	x0, [x19, #904]
  40625c:	bl	401590 <getc@plt>
  406260:	cmn	w0, #0x1
  406264:	b.eq	406234 <sqrt@plt+0x4aa4>  // b.none
  406268:	cmp	w0, #0xa
  40626c:	b.ne	406258 <sqrt@plt+0x4ac8>  // b.any
  406270:	b	406228 <sqrt@plt+0x4a98>
  406274:	ldp	x20, x19, [sp, #32]
  406278:	ldr	x21, [sp, #16]
  40627c:	mov	w0, w0
  406280:	ldp	x29, x30, [sp], #48
  406284:	ret
  406288:	stp	x29, x30, [sp, #-32]!
  40628c:	str	x19, [sp, #16]
  406290:	adrp	x19, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406294:	mov	x29, sp
  406298:	ldr	x0, [x19, #904]
  40629c:	bl	401590 <getc@plt>
  4062a0:	cmn	w0, #0x1
  4062a4:	b.eq	4062c0 <sqrt@plt+0x4b30>  // b.none
  4062a8:	cmp	w0, #0xa
  4062ac:	b.ne	406298 <sqrt@plt+0x4b08>  // b.any
  4062b0:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4062b4:	ldr	w9, [x8, #880]
  4062b8:	add	w9, w9, #0x1
  4062bc:	str	w9, [x8, #880]
  4062c0:	ldr	x19, [sp, #16]
  4062c4:	ldp	x29, x30, [sp], #32
  4062c8:	ret
  4062cc:	stp	x29, x30, [sp, #-64]!
  4062d0:	stp	x24, x23, [sp, #16]
  4062d4:	stp	x22, x21, [sp, #32]
  4062d8:	stp	x20, x19, [sp, #48]
  4062dc:	mov	x29, sp
  4062e0:	ldr	x22, [x0, #8]
  4062e4:	cbz	x22, 4063c0 <sqrt@plt+0x4c30>
  4062e8:	adrp	x20, 411000 <_ZdlPvm@@Base+0x16e4>
  4062ec:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4062f0:	mov	x19, x0
  4062f4:	mov	x24, xzr
  4062f8:	adrp	x23, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4062fc:	add	x20, x20, #0x834
  406300:	add	x21, x21, #0xed8
  406304:	mov	x8, x22
  406308:	cmp	x8, x24
  40630c:	b.hi	406324 <sqrt@plt+0x4b94>  // b.pmore
  406310:	mov	x0, x20
  406314:	mov	x1, x21
  406318:	mov	x2, x21
  40631c:	mov	x3, x21
  406320:	bl	409a98 <sqrt@plt+0x8308>
  406324:	ldr	x8, [x19, #16]
  406328:	ldr	x9, [x23, #920]
  40632c:	ldr	w8, [x8, x24, lsl #2]
  406330:	ldr	w10, [x9, #8]
  406334:	add	x24, x24, #0x2
  406338:	cmp	x24, x22
  40633c:	add	w8, w10, w8
  406340:	str	w8, [x9, #8]
  406344:	b.cs	406358 <sqrt@plt+0x4bc8>  // b.hs, b.nlast
  406348:	ldr	x8, [x19, #8]
  40634c:	cmp	x8, x24
  406350:	b.ls	406310 <sqrt@plt+0x4b80>  // b.plast
  406354:	b	406324 <sqrt@plt+0x4b94>
  406358:	cmp	x22, #0x2
  40635c:	b.cc	4063c0 <sqrt@plt+0x4c30>  // b.lo, b.ul, b.last
  406360:	adrp	x20, 411000 <_ZdlPvm@@Base+0x16e4>
  406364:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406368:	mov	w24, #0x1                   	// #1
  40636c:	add	x20, x20, #0x834
  406370:	add	x21, x21, #0xed8
  406374:	b	40639c <sqrt@plt+0x4c0c>
  406378:	ldr	x8, [x19, #16]
  40637c:	ldr	x9, [x23, #920]
  406380:	ldr	w8, [x8, x24, lsl #2]
  406384:	ldr	w10, [x9, #12]
  406388:	add	x24, x24, #0x2
  40638c:	cmp	x24, x22
  406390:	add	w8, w10, w8
  406394:	str	w8, [x9, #12]
  406398:	b.cs	4063c0 <sqrt@plt+0x4c30>  // b.hs, b.nlast
  40639c:	ldr	x8, [x19, #8]
  4063a0:	cmp	x8, x24
  4063a4:	b.hi	406378 <sqrt@plt+0x4be8>  // b.pmore
  4063a8:	mov	x0, x20
  4063ac:	mov	x1, x21
  4063b0:	mov	x2, x21
  4063b4:	mov	x3, x21
  4063b8:	bl	409a98 <sqrt@plt+0x8308>
  4063bc:	b	406378 <sqrt@plt+0x4be8>
  4063c0:	ldp	x20, x19, [sp, #48]
  4063c4:	ldp	x22, x21, [sp, #32]
  4063c8:	ldp	x24, x23, [sp, #16]
  4063cc:	ldp	x29, x30, [sp], #64
  4063d0:	ret
  4063d4:	stp	x29, x30, [sp, #-48]!
  4063d8:	str	x21, [sp, #16]
  4063dc:	stp	x20, x19, [sp, #32]
  4063e0:	mov	x29, sp
  4063e4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x26e4>
  4063e8:	add	x1, x1, #0x776
  4063ec:	mov	x19, x0
  4063f0:	bl	401680 <strcmp@plt>
  4063f4:	adrp	x8, 411000 <_ZdlPvm@@Base+0x16e4>
  4063f8:	add	x8, x8, #0x562
  4063fc:	cmp	w0, #0x0
  406400:	csel	x19, x8, x19, eq  // eq = none
  406404:	mov	x0, x19
  406408:	bl	4014a0 <strlen@plt>
  40640c:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406410:	ldr	x8, [x21, #864]
  406414:	add	x20, x0, #0x1
  406418:	cbz	x8, 406424 <sqrt@plt+0x4c94>
  40641c:	mov	x0, x8
  406420:	bl	401510 <free@plt>
  406424:	mov	x0, x20
  406428:	bl	4016a0 <malloc@plt>
  40642c:	str	x0, [x21, #864]
  406430:	cbnz	x0, 406454 <sqrt@plt+0x4cc4>
  406434:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406438:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  40643c:	add	x1, x1, #0xed8
  406440:	add	x0, x0, #0x573
  406444:	mov	x2, x1
  406448:	mov	x3, x1
  40644c:	bl	409a98 <sqrt@plt+0x8308>
  406450:	ldr	x0, [x21, #864]
  406454:	mov	x1, x19
  406458:	mov	x2, x20
  40645c:	ldp	x20, x19, [sp, #32]
  406460:	ldr	x21, [sp, #16]
  406464:	ldp	x29, x30, [sp], #48
  406468:	b	4015b0 <strncpy@plt>
  40646c:	stp	x29, x30, [sp, #-48]!
  406470:	str	x21, [sp, #16]
  406474:	stp	x20, x19, [sp, #32]
  406478:	mov	x29, sp
  40647c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x26e4>
  406480:	add	x1, x1, #0x776
  406484:	mov	x19, x0
  406488:	bl	401680 <strcmp@plt>
  40648c:	adrp	x8, 411000 <_ZdlPvm@@Base+0x16e4>
  406490:	add	x8, x8, #0x562
  406494:	cmp	w0, #0x0
  406498:	csel	x19, x8, x19, eq  // eq = none
  40649c:	mov	x0, x19
  4064a0:	bl	4014a0 <strlen@plt>
  4064a4:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4064a8:	ldr	x8, [x21, #872]
  4064ac:	add	x20, x0, #0x1
  4064b0:	cbz	x8, 4064bc <sqrt@plt+0x4d2c>
  4064b4:	mov	x0, x8
  4064b8:	bl	401510 <free@plt>
  4064bc:	mov	x0, x20
  4064c0:	bl	4016a0 <malloc@plt>
  4064c4:	str	x0, [x21, #872]
  4064c8:	cbnz	x0, 4064ec <sqrt@plt+0x4d5c>
  4064cc:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4064d0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  4064d4:	add	x1, x1, #0xed8
  4064d8:	add	x0, x0, #0x573
  4064dc:	mov	x2, x1
  4064e0:	mov	x3, x1
  4064e4:	bl	409a98 <sqrt@plt+0x8308>
  4064e8:	ldr	x0, [x21, #872]
  4064ec:	mov	x1, x19
  4064f0:	mov	x2, x20
  4064f4:	ldp	x20, x19, [sp, #32]
  4064f8:	ldr	x21, [sp, #16]
  4064fc:	ldp	x29, x30, [sp], #48
  406500:	b	4015b0 <strncpy@plt>
  406504:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406508:	ldr	x8, [x8, #896]
  40650c:	adrp	x10, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406510:	ldr	w3, [x1, #8]
  406514:	ldr	x2, [x1, #16]
  406518:	ldr	x9, [x8]
  40651c:	ldr	x4, [x10, #920]
  406520:	mov	x1, x0
  406524:	mov	x0, x8
  406528:	ldr	x5, [x9, #24]
  40652c:	br	x5
  406530:	stp	x29, x30, [sp, #-32]!
  406534:	stp	x20, x19, [sp, #16]
  406538:	adrp	x20, 411000 <_ZdlPvm@@Base+0x16e4>
  40653c:	adrp	x19, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406540:	add	x20, x20, #0x247
  406544:	mov	x29, sp
  406548:	ldr	x0, [x19, #904]
  40654c:	bl	401590 <getc@plt>
  406550:	add	w8, w0, #0x1
  406554:	cmp	w8, #0x24
  406558:	b.hi	4065ac <sqrt@plt+0x4e1c>  // b.pmore
  40655c:	adr	x9, 406548 <sqrt@plt+0x4db8>
  406560:	ldrb	w10, [x20, x8]
  406564:	add	x9, x9, x10, lsl #2
  406568:	br	x9
  40656c:	ldr	x0, [x19, #904]
  406570:	bl	401590 <getc@plt>
  406574:	cmn	w0, #0x1
  406578:	b.eq	406594 <sqrt@plt+0x4e04>  // b.none
  40657c:	cmp	w0, #0xa
  406580:	b.ne	40656c <sqrt@plt+0x4ddc>  // b.any
  406584:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406588:	ldr	w9, [x8, #880]
  40658c:	add	w9, w9, #0x1
  406590:	str	w9, [x8, #880]
  406594:	mov	w0, #0x1                   	// #1
  406598:	ldp	x20, x19, [sp, #16]
  40659c:	ldp	x29, x30, [sp], #32
  4065a0:	ret
  4065a4:	cmp	w0, #0xa
  4065a8:	b.eq	4065cc <sqrt@plt+0x4e3c>  // b.none
  4065ac:	ldr	x0, [x19, #904]
  4065b0:	bl	401590 <getc@plt>
  4065b4:	cmn	w0, #0x1
  4065b8:	b.ne	4065a4 <sqrt@plt+0x4e14>  // b.any
  4065bc:	mov	w0, wzr
  4065c0:	ldp	x20, x19, [sp, #16]
  4065c4:	ldp	x29, x30, [sp], #32
  4065c8:	ret
  4065cc:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4065d0:	ldr	w9, [x8, #880]
  4065d4:	mov	w0, wzr
  4065d8:	add	w9, w9, #0x1
  4065dc:	str	w9, [x8, #880]
  4065e0:	ldp	x20, x19, [sp, #16]
  4065e4:	ldp	x29, x30, [sp], #32
  4065e8:	ret
  4065ec:	stp	x29, x30, [sp, #-32]!
  4065f0:	str	x19, [sp, #16]
  4065f4:	mov	x29, sp
  4065f8:	bl	406530 <sqrt@plt+0x4da0>
  4065fc:	tbnz	w0, #0, 406638 <sqrt@plt+0x4ea8>
  406600:	adrp	x19, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406604:	ldr	w8, [x19, #880]
  406608:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40660c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  406610:	add	x1, x1, #0xed8
  406614:	sub	w8, w8, #0x1
  406618:	add	x0, x0, #0x4b1
  40661c:	mov	x2, x1
  406620:	mov	x3, x1
  406624:	str	w8, [x19, #880]
  406628:	bl	409a30 <sqrt@plt+0x82a0>
  40662c:	ldr	w8, [x19, #880]
  406630:	add	w8, w8, #0x1
  406634:	str	w8, [x19, #880]
  406638:	ldr	x19, [sp, #16]
  40663c:	ldp	x29, x30, [sp], #32
  406640:	ret
  406644:	stp	x29, x30, [sp, #-32]!
  406648:	str	x19, [sp, #16]
  40664c:	mov	x29, sp
  406650:	bl	406530 <sqrt@plt+0x4da0>
  406654:	tbnz	w0, #0, 406690 <sqrt@plt+0x4f00>
  406658:	adrp	x19, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40665c:	ldr	w8, [x19, #880]
  406660:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406664:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  406668:	add	x1, x1, #0xed8
  40666c:	sub	w8, w8, #0x1
  406670:	add	x0, x0, #0x593
  406674:	mov	x2, x1
  406678:	mov	x3, x1
  40667c:	str	w8, [x19, #880]
  406680:	bl	409a64 <sqrt@plt+0x82d4>
  406684:	ldr	w8, [x19, #880]
  406688:	add	w8, w8, #0x1
  40668c:	str	w8, [x19, #880]
  406690:	ldr	x19, [sp, #16]
  406694:	ldp	x29, x30, [sp], #32
  406698:	ret
  40669c:	stp	x29, x30, [sp, #-32]!
  4066a0:	str	x19, [sp, #16]
  4066a4:	mov	x29, sp
  4066a8:	bl	406530 <sqrt@plt+0x4da0>
  4066ac:	tbnz	w0, #0, 4066e8 <sqrt@plt+0x4f58>
  4066b0:	adrp	x19, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4066b4:	ldr	w8, [x19, #880]
  4066b8:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4066bc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  4066c0:	add	x1, x1, #0xed8
  4066c4:	sub	w8, w8, #0x1
  4066c8:	add	x0, x0, #0x593
  4066cc:	mov	x2, x1
  4066d0:	mov	x3, x1
  4066d4:	str	w8, [x19, #880]
  4066d8:	bl	409a64 <sqrt@plt+0x82d4>
  4066dc:	ldr	w8, [x19, #880]
  4066e0:	add	w8, w8, #0x1
  4066e4:	str	w8, [x19, #880]
  4066e8:	ldr	x19, [sp, #16]
  4066ec:	ldp	x29, x30, [sp], #32
  4066f0:	ret
  4066f4:	sub	sp, sp, #0x40
  4066f8:	stp	x29, x30, [sp, #16]
  4066fc:	stp	x22, x21, [sp, #32]
  406700:	stp	x20, x19, [sp, #48]
  406704:	add	x29, sp, #0x10
  406708:	mov	x19, x0
  40670c:	bl	405ea0 <sqrt@plt+0x4710>
  406710:	mov	x1, x0
  406714:	sub	w8, w1, #0x63
  406718:	cmp	w8, #0xf
  40671c:	b.hi	4067c0 <sqrt@plt+0x5030>  // b.pmore
  406720:	adrp	x9, 411000 <_ZdlPvm@@Base+0x16e4>
  406724:	add	x9, x9, #0x26c
  406728:	adr	x10, 406738 <sqrt@plt+0x4fa8>
  40672c:	ldrb	w11, [x9, x8]
  406730:	add	x10, x10, x11, lsl #2
  406734:	br	x10
  406738:	bl	404d2c <sqrt@plt+0x359c>
  40673c:	mov	w20, w0
  406740:	cmp	w0, #0x10, lsl #12
  406744:	b.hi	406934 <sqrt@plt+0x51a4>  // b.pmore
  406748:	bl	404d2c <sqrt@plt+0x359c>
  40674c:	mov	w21, w0
  406750:	cmp	w0, #0x10, lsl #12
  406754:	b.hi	406964 <sqrt@plt+0x51d4>  // b.pmore
  406758:	bl	404d2c <sqrt@plt+0x359c>
  40675c:	mov	w3, w0
  406760:	cmp	w0, #0x10, lsl #12
  406764:	b.ls	406788 <sqrt@plt+0x4ff8>  // b.plast
  406768:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40676c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  406770:	add	x1, x1, #0xed8
  406774:	add	x0, x0, #0x461
  406778:	mov	x2, x1
  40677c:	mov	x3, x1
  406780:	bl	409a30 <sqrt@plt+0x82a0>
  406784:	mov	w3, wzr
  406788:	mov	x0, x19
  40678c:	mov	w1, w20
  406790:	mov	w2, w21
  406794:	ldp	x20, x19, [sp, #48]
  406798:	ldp	x22, x21, [sp, #32]
  40679c:	ldp	x29, x30, [sp, #16]
  4067a0:	add	sp, sp, #0x40
  4067a4:	b	408b8c <sqrt@plt+0x73fc>
  4067a8:	mov	x0, x19
  4067ac:	ldp	x20, x19, [sp, #48]
  4067b0:	ldp	x22, x21, [sp, #32]
  4067b4:	ldp	x29, x30, [sp, #16]
  4067b8:	add	sp, sp, #0x40
  4067bc:	b	408b58 <sqrt@plt+0x73c8>
  4067c0:	mov	x0, sp
  4067c4:	bl	409808 <sqrt@plt+0x8078>
  4067c8:	adrp	x2, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4067cc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  4067d0:	add	x2, x2, #0xed8
  4067d4:	add	x0, x0, #0x5b6
  4067d8:	mov	x1, sp
  4067dc:	mov	x3, x2
  4067e0:	bl	409a30 <sqrt@plt+0x82a0>
  4067e4:	ldp	x20, x19, [sp, #48]
  4067e8:	ldp	x22, x21, [sp, #32]
  4067ec:	ldp	x29, x30, [sp, #16]
  4067f0:	add	sp, sp, #0x40
  4067f4:	ret
  4067f8:	bl	404d2c <sqrt@plt+0x359c>
  4067fc:	mov	w1, w0
  406800:	cmp	w0, #0x10, lsl #12
  406804:	b.ls	406828 <sqrt@plt+0x5098>  // b.plast
  406808:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40680c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  406810:	add	x1, x1, #0xed8
  406814:	add	x0, x0, #0x461
  406818:	mov	x2, x1
  40681c:	mov	x3, x1
  406820:	bl	409a30 <sqrt@plt+0x82a0>
  406824:	mov	w1, wzr
  406828:	mov	x0, x19
  40682c:	ldp	x20, x19, [sp, #48]
  406830:	ldp	x22, x21, [sp, #32]
  406834:	ldp	x29, x30, [sp, #16]
  406838:	add	sp, sp, #0x40
  40683c:	b	408bf0 <sqrt@plt+0x7460>
  406840:	bl	404d2c <sqrt@plt+0x359c>
  406844:	mov	w20, w0
  406848:	cmp	w0, #0x10, lsl #12
  40684c:	b.hi	406998 <sqrt@plt+0x5208>  // b.pmore
  406850:	bl	404d2c <sqrt@plt+0x359c>
  406854:	mov	w21, w0
  406858:	cmp	w0, #0x10, lsl #12
  40685c:	b.hi	4069c8 <sqrt@plt+0x5238>  // b.pmore
  406860:	bl	404d2c <sqrt@plt+0x359c>
  406864:	mov	w22, w0
  406868:	cmp	w0, #0x10, lsl #12
  40686c:	b.hi	4069f8 <sqrt@plt+0x5268>  // b.pmore
  406870:	bl	404d2c <sqrt@plt+0x359c>
  406874:	mov	w4, w0
  406878:	cmp	w0, #0x10, lsl #12
  40687c:	b.ls	4068a0 <sqrt@plt+0x5110>  // b.plast
  406880:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406884:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  406888:	add	x1, x1, #0xed8
  40688c:	add	x0, x0, #0x461
  406890:	mov	x2, x1
  406894:	mov	x3, x1
  406898:	bl	409a30 <sqrt@plt+0x82a0>
  40689c:	mov	w4, wzr
  4068a0:	mov	x0, x19
  4068a4:	mov	w1, w20
  4068a8:	mov	w2, w21
  4068ac:	mov	w3, w22
  4068b0:	ldp	x20, x19, [sp, #48]
  4068b4:	ldp	x22, x21, [sp, #32]
  4068b8:	ldp	x29, x30, [sp, #16]
  4068bc:	add	sp, sp, #0x40
  4068c0:	b	408bb8 <sqrt@plt+0x7428>
  4068c4:	bl	404d2c <sqrt@plt+0x359c>
  4068c8:	mov	w20, w0
  4068cc:	cmp	w0, #0x10, lsl #12
  4068d0:	b.hi	406a2c <sqrt@plt+0x529c>  // b.pmore
  4068d4:	bl	404d2c <sqrt@plt+0x359c>
  4068d8:	mov	w21, w0
  4068dc:	cmp	w0, #0x10, lsl #12
  4068e0:	b.hi	406a5c <sqrt@plt+0x52cc>  // b.pmore
  4068e4:	bl	404d2c <sqrt@plt+0x359c>
  4068e8:	mov	w3, w0
  4068ec:	cmp	w0, #0x10, lsl #12
  4068f0:	b.ls	406914 <sqrt@plt+0x5184>  // b.plast
  4068f4:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4068f8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  4068fc:	add	x1, x1, #0xed8
  406900:	add	x0, x0, #0x461
  406904:	mov	x2, x1
  406908:	mov	x3, x1
  40690c:	bl	409a30 <sqrt@plt+0x82a0>
  406910:	mov	w3, wzr
  406914:	mov	x0, x19
  406918:	mov	w1, w20
  40691c:	mov	w2, w21
  406920:	ldp	x20, x19, [sp, #48]
  406924:	ldp	x22, x21, [sp, #32]
  406928:	ldp	x29, x30, [sp, #16]
  40692c:	add	sp, sp, #0x40
  406930:	b	408b60 <sqrt@plt+0x73d0>
  406934:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406938:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  40693c:	add	x1, x1, #0xed8
  406940:	add	x0, x0, #0x461
  406944:	mov	x2, x1
  406948:	mov	x3, x1
  40694c:	bl	409a30 <sqrt@plt+0x82a0>
  406950:	mov	w20, wzr
  406954:	bl	404d2c <sqrt@plt+0x359c>
  406958:	mov	w21, w0
  40695c:	cmp	w0, #0x10, lsl #12
  406960:	b.ls	406758 <sqrt@plt+0x4fc8>  // b.plast
  406964:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406968:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  40696c:	add	x1, x1, #0xed8
  406970:	add	x0, x0, #0x461
  406974:	mov	x2, x1
  406978:	mov	x3, x1
  40697c:	bl	409a30 <sqrt@plt+0x82a0>
  406980:	mov	w21, wzr
  406984:	bl	404d2c <sqrt@plt+0x359c>
  406988:	mov	w3, w0
  40698c:	cmp	w0, #0x10, lsl #12
  406990:	b.hi	406768 <sqrt@plt+0x4fd8>  // b.pmore
  406994:	b	406788 <sqrt@plt+0x4ff8>
  406998:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40699c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  4069a0:	add	x1, x1, #0xed8
  4069a4:	add	x0, x0, #0x461
  4069a8:	mov	x2, x1
  4069ac:	mov	x3, x1
  4069b0:	bl	409a30 <sqrt@plt+0x82a0>
  4069b4:	mov	w20, wzr
  4069b8:	bl	404d2c <sqrt@plt+0x359c>
  4069bc:	mov	w21, w0
  4069c0:	cmp	w0, #0x10, lsl #12
  4069c4:	b.ls	406860 <sqrt@plt+0x50d0>  // b.plast
  4069c8:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4069cc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  4069d0:	add	x1, x1, #0xed8
  4069d4:	add	x0, x0, #0x461
  4069d8:	mov	x2, x1
  4069dc:	mov	x3, x1
  4069e0:	bl	409a30 <sqrt@plt+0x82a0>
  4069e4:	mov	w21, wzr
  4069e8:	bl	404d2c <sqrt@plt+0x359c>
  4069ec:	mov	w22, w0
  4069f0:	cmp	w0, #0x10, lsl #12
  4069f4:	b.ls	406870 <sqrt@plt+0x50e0>  // b.plast
  4069f8:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4069fc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  406a00:	add	x1, x1, #0xed8
  406a04:	add	x0, x0, #0x461
  406a08:	mov	x2, x1
  406a0c:	mov	x3, x1
  406a10:	bl	409a30 <sqrt@plt+0x82a0>
  406a14:	mov	w22, wzr
  406a18:	bl	404d2c <sqrt@plt+0x359c>
  406a1c:	mov	w4, w0
  406a20:	cmp	w0, #0x10, lsl #12
  406a24:	b.hi	406880 <sqrt@plt+0x50f0>  // b.pmore
  406a28:	b	4068a0 <sqrt@plt+0x5110>
  406a2c:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406a30:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  406a34:	add	x1, x1, #0xed8
  406a38:	add	x0, x0, #0x461
  406a3c:	mov	x2, x1
  406a40:	mov	x3, x1
  406a44:	bl	409a30 <sqrt@plt+0x82a0>
  406a48:	mov	w20, wzr
  406a4c:	bl	404d2c <sqrt@plt+0x359c>
  406a50:	mov	w21, w0
  406a54:	cmp	w0, #0x10, lsl #12
  406a58:	b.ls	4068e4 <sqrt@plt+0x5154>  // b.plast
  406a5c:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406a60:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  406a64:	add	x1, x1, #0xed8
  406a68:	add	x0, x0, #0x461
  406a6c:	mov	x2, x1
  406a70:	mov	x3, x1
  406a74:	bl	409a30 <sqrt@plt+0x82a0>
  406a78:	mov	w21, wzr
  406a7c:	bl	404d2c <sqrt@plt+0x359c>
  406a80:	mov	w3, w0
  406a84:	cmp	w0, #0x10, lsl #12
  406a88:	b.hi	4068f4 <sqrt@plt+0x5164>  // b.pmore
  406a8c:	b	406914 <sqrt@plt+0x5184>
  406a90:	stp	x29, x30, [sp, #-64]!
  406a94:	stp	x24, x23, [sp, #16]
  406a98:	stp	x22, x21, [sp, #32]
  406a9c:	stp	x20, x19, [sp, #48]
  406aa0:	mov	x29, sp
  406aa4:	bl	405ea0 <sqrt@plt+0x4710>
  406aa8:	mov	x20, x0
  406aac:	sub	w8, w20, #0x43
  406ab0:	cmp	w8, #0x31
  406ab4:	b.hi	406e20 <sqrt@plt+0x5690>  // b.pmore
  406ab8:	adrp	x9, 411000 <_ZdlPvm@@Base+0x16e4>
  406abc:	add	x9, x9, #0x27c
  406ac0:	adr	x10, 406ad0 <sqrt@plt+0x5340>
  406ac4:	ldrh	w11, [x9, x8, lsl #1]
  406ac8:	add	x10, x10, x11, lsl #2
  406acc:	br	x10
  406ad0:	mov	w0, #0x2                   	// #2
  406ad4:	bl	40508c <sqrt@plt+0x38fc>
  406ad8:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406adc:	mov	x19, x0
  406ae0:	ldr	x0, [x8, #896]
  406ae4:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406ae8:	ldr	w3, [x19, #8]
  406aec:	ldr	x2, [x19, #16]
  406af0:	ldr	x8, [x0]
  406af4:	ldr	x4, [x21, #920]
  406af8:	mov	w1, w20
  406afc:	ldr	x8, [x8, #24]
  406b00:	blr	x8
  406b04:	ldr	x8, [x19, #8]
  406b08:	cbnz	x8, 406b28 <sqrt@plt+0x5398>
  406b0c:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406b10:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  406b14:	add	x1, x1, #0xed8
  406b18:	add	x0, x0, #0x834
  406b1c:	mov	x2, x1
  406b20:	mov	x3, x1
  406b24:	bl	409a98 <sqrt@plt+0x8308>
  406b28:	ldr	x0, [x19, #16]
  406b2c:	ldr	x8, [x21, #920]
  406b30:	b	406e0c <sqrt@plt+0x567c>
  406b34:	bl	405504 <sqrt@plt+0x3d74>
  406b38:	ldr	x8, [x0, #8]
  406b3c:	mov	x19, x0
  406b40:	cbz	x8, 407008 <sqrt@plt+0x5878>
  406b44:	tbz	w8, #0, 407024 <sqrt@plt+0x5894>
  406b48:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  406b4c:	add	x0, x0, #0x4d7
  406b50:	b	407010 <sqrt@plt+0x5880>
  406b54:	mov	w0, #0x1                   	// #1
  406b58:	bl	40508c <sqrt@plt+0x38fc>
  406b5c:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406b60:	mov	x19, x0
  406b64:	ldr	x0, [x8, #896]
  406b68:	adrp	x20, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406b6c:	ldr	w3, [x19, #8]
  406b70:	ldr	x2, [x19, #16]
  406b74:	ldr	x8, [x0]
  406b78:	ldr	x4, [x20, #920]
  406b7c:	mov	w1, #0x63                  	// #99
  406b80:	ldr	x8, [x8, #24]
  406b84:	blr	x8
  406b88:	ldr	x8, [x19, #8]
  406b8c:	cbnz	x8, 406e04 <sqrt@plt+0x5674>
  406b90:	b	406de8 <sqrt@plt+0x5658>
  406b94:	mov	w0, #0x2                   	// #2
  406b98:	bl	40508c <sqrt@plt+0x38fc>
  406b9c:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406ba0:	mov	x19, x0
  406ba4:	ldr	x0, [x8, #896]
  406ba8:	adrp	x22, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406bac:	ldr	w3, [x19, #8]
  406bb0:	ldr	x2, [x19, #16]
  406bb4:	ldr	x8, [x0]
  406bb8:	ldr	x4, [x22, #920]
  406bbc:	mov	w1, #0x6c                  	// #108
  406bc0:	ldr	x8, [x8, #24]
  406bc4:	blr	x8
  406bc8:	ldr	x23, [x19, #8]
  406bcc:	cbz	x23, 407164 <sqrt@plt+0x59d4>
  406bd0:	adrp	x20, 411000 <_ZdlPvm@@Base+0x16e4>
  406bd4:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406bd8:	mov	x24, xzr
  406bdc:	add	x20, x20, #0x834
  406be0:	add	x21, x21, #0xed8
  406be4:	mov	x8, x23
  406be8:	cmp	x8, x24
  406bec:	b.hi	406c14 <sqrt@plt+0x5484>  // b.pmore
  406bf0:	b	406c00 <sqrt@plt+0x5470>
  406bf4:	ldr	x8, [x19, #8]
  406bf8:	cmp	x8, x24
  406bfc:	b.hi	406c14 <sqrt@plt+0x5484>  // b.pmore
  406c00:	mov	x0, x20
  406c04:	mov	x1, x21
  406c08:	mov	x2, x21
  406c0c:	mov	x3, x21
  406c10:	bl	409a98 <sqrt@plt+0x8308>
  406c14:	ldr	x0, [x19, #16]
  406c18:	ldr	x8, [x22, #920]
  406c1c:	ldr	w9, [x0, x24, lsl #2]
  406c20:	ldr	w10, [x8, #8]
  406c24:	add	x24, x24, #0x2
  406c28:	cmp	x24, x23
  406c2c:	add	w9, w10, w9
  406c30:	str	w9, [x8, #8]
  406c34:	b.cc	406bf4 <sqrt@plt+0x5464>  // b.lo, b.ul, b.last
  406c38:	cmp	x23, #0x2
  406c3c:	b.cc	407348 <sqrt@plt+0x5bb8>  // b.lo, b.ul, b.last
  406c40:	adrp	x20, 411000 <_ZdlPvm@@Base+0x16e4>
  406c44:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406c48:	mov	w24, #0x1                   	// #1
  406c4c:	add	x20, x20, #0x834
  406c50:	add	x21, x21, #0xed8
  406c54:	b	406c74 <sqrt@plt+0x54e4>
  406c58:	ldr	w9, [x0, x24, lsl #2]
  406c5c:	ldr	w10, [x8, #12]
  406c60:	add	x24, x24, #0x2
  406c64:	cmp	x24, x23
  406c68:	add	w9, w10, w9
  406c6c:	str	w9, [x8, #12]
  406c70:	b.cs	407348 <sqrt@plt+0x5bb8>  // b.hs, b.nlast
  406c74:	ldr	x9, [x19, #8]
  406c78:	cmp	x9, x24
  406c7c:	b.hi	406c58 <sqrt@plt+0x54c8>  // b.pmore
  406c80:	mov	x0, x20
  406c84:	mov	x1, x21
  406c88:	mov	x2, x21
  406c8c:	mov	x3, x21
  406c90:	bl	409a98 <sqrt@plt+0x8308>
  406c94:	ldr	x0, [x19, #16]
  406c98:	ldr	x8, [x22, #920]
  406c9c:	b	406c58 <sqrt@plt+0x54c8>
  406ca0:	mov	w0, #0x1                   	// #1
  406ca4:	bl	4052d0 <sqrt@plt+0x3b40>
  406ca8:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406cac:	mov	x19, x0
  406cb0:	ldr	x0, [x8, #896]
  406cb4:	adrp	x22, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406cb8:	ldr	w3, [x19, #8]
  406cbc:	ldr	x2, [x19, #16]
  406cc0:	ldr	x8, [x0]
  406cc4:	ldr	x4, [x22, #920]
  406cc8:	mov	w1, #0x74                  	// #116
  406ccc:	ldr	x8, [x8, #24]
  406cd0:	blr	x8
  406cd4:	ldr	x23, [x19, #8]
  406cd8:	cbz	x23, 407164 <sqrt@plt+0x59d4>
  406cdc:	adrp	x20, 411000 <_ZdlPvm@@Base+0x16e4>
  406ce0:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406ce4:	mov	x24, xzr
  406ce8:	add	x20, x20, #0x834
  406cec:	add	x21, x21, #0xed8
  406cf0:	mov	x8, x23
  406cf4:	cmp	x8, x24
  406cf8:	b.hi	406d20 <sqrt@plt+0x5590>  // b.pmore
  406cfc:	b	406d0c <sqrt@plt+0x557c>
  406d00:	ldr	x8, [x19, #8]
  406d04:	cmp	x8, x24
  406d08:	b.hi	406d20 <sqrt@plt+0x5590>  // b.pmore
  406d0c:	mov	x0, x20
  406d10:	mov	x1, x21
  406d14:	mov	x2, x21
  406d18:	mov	x3, x21
  406d1c:	bl	409a98 <sqrt@plt+0x8308>
  406d20:	ldr	x0, [x19, #16]
  406d24:	ldr	x8, [x22, #920]
  406d28:	ldr	w9, [x0, x24, lsl #2]
  406d2c:	ldr	w10, [x8, #8]
  406d30:	add	x24, x24, #0x2
  406d34:	cmp	x24, x23
  406d38:	add	w9, w10, w9
  406d3c:	str	w9, [x8, #8]
  406d40:	b.cc	406d00 <sqrt@plt+0x5570>  // b.lo, b.ul, b.last
  406d44:	cmp	x23, #0x2
  406d48:	b.cc	407348 <sqrt@plt+0x5bb8>  // b.lo, b.ul, b.last
  406d4c:	adrp	x20, 411000 <_ZdlPvm@@Base+0x16e4>
  406d50:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406d54:	mov	w24, #0x1                   	// #1
  406d58:	add	x20, x20, #0x834
  406d5c:	add	x21, x21, #0xed8
  406d60:	b	406d80 <sqrt@plt+0x55f0>
  406d64:	ldr	w9, [x0, x24, lsl #2]
  406d68:	ldr	w10, [x8, #12]
  406d6c:	add	x24, x24, #0x2
  406d70:	cmp	x24, x23
  406d74:	add	w9, w10, w9
  406d78:	str	w9, [x8, #12]
  406d7c:	b.cs	407348 <sqrt@plt+0x5bb8>  // b.hs, b.nlast
  406d80:	ldr	x9, [x19, #8]
  406d84:	cmp	x9, x24
  406d88:	b.hi	406d64 <sqrt@plt+0x55d4>  // b.pmore
  406d8c:	mov	x0, x20
  406d90:	mov	x1, x21
  406d94:	mov	x2, x21
  406d98:	mov	x3, x21
  406d9c:	bl	409a98 <sqrt@plt+0x8308>
  406da0:	ldr	x0, [x19, #16]
  406da4:	ldr	x8, [x22, #920]
  406da8:	b	406d64 <sqrt@plt+0x55d4>
  406dac:	mov	w0, #0x1                   	// #1
  406db0:	bl	4052d0 <sqrt@plt+0x3b40>
  406db4:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406db8:	mov	x19, x0
  406dbc:	ldr	x0, [x8, #896]
  406dc0:	adrp	x20, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406dc4:	ldr	w3, [x19, #8]
  406dc8:	ldr	x2, [x19, #16]
  406dcc:	ldr	x8, [x0]
  406dd0:	ldr	x4, [x20, #920]
  406dd4:	mov	w1, #0x43                  	// #67
  406dd8:	ldr	x8, [x8, #24]
  406ddc:	blr	x8
  406de0:	ldr	x8, [x19, #8]
  406de4:	cbnz	x8, 406e04 <sqrt@plt+0x5674>
  406de8:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406dec:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  406df0:	add	x1, x1, #0xed8
  406df4:	add	x0, x0, #0x834
  406df8:	mov	x2, x1
  406dfc:	mov	x3, x1
  406e00:	bl	409a98 <sqrt@plt+0x8308>
  406e04:	ldr	x0, [x19, #16]
  406e08:	ldr	x8, [x20, #920]
  406e0c:	ldr	w9, [x0]
  406e10:	ldr	w10, [x8, #8]
  406e14:	add	w9, w10, w9
  406e18:	str	w9, [x8, #8]
  406e1c:	b	40734c <sqrt@plt+0x5bbc>
  406e20:	bl	405504 <sqrt@plt+0x3d74>
  406e24:	ldr	x8, [x0, #8]
  406e28:	mov	x19, x0
  406e2c:	cbz	x8, 4071e8 <sqrt@plt+0x5a58>
  406e30:	tbz	w8, #0, 407204 <sqrt@plt+0x5a74>
  406e34:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  406e38:	add	x0, x0, #0x4d7
  406e3c:	b	4071f0 <sqrt@plt+0x5a60>
  406e40:	adrp	x19, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406e44:	ldr	x8, [x19, #920]
  406e48:	ldr	x0, [x8, #32]
  406e4c:	bl	4066f4 <sqrt@plt+0x4f64>
  406e50:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406e54:	ldr	x0, [x8, #896]
  406e58:	ldr	x1, [x19, #920]
  406e5c:	ldr	x8, [x0]
  406e60:	ldr	x8, [x8, #40]
  406e64:	blr	x8
  406e68:	bl	406530 <sqrt@plt+0x4da0>
  406e6c:	tbnz	w0, #0, 406ea8 <sqrt@plt+0x5718>
  406e70:	adrp	x19, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406e74:	ldr	w8, [x19, #880]
  406e78:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406e7c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  406e80:	add	x1, x1, #0xed8
  406e84:	sub	w8, w8, #0x1
  406e88:	add	x0, x0, #0x593
  406e8c:	mov	x2, x1
  406e90:	mov	x3, x1
  406e94:	str	w8, [x19, #880]
  406e98:	bl	409a64 <sqrt@plt+0x82d4>
  406e9c:	ldr	w8, [x19, #880]
  406ea0:	add	w8, w8, #0x1
  406ea4:	str	w8, [x19, #880]
  406ea8:	ldp	x20, x19, [sp, #48]
  406eac:	ldp	x22, x21, [sp, #32]
  406eb0:	ldp	x24, x23, [sp, #16]
  406eb4:	ldp	x29, x30, [sp], #64
  406eb8:	ret
  406ebc:	mov	w0, #0x4                   	// #4
  406ec0:	bl	40508c <sqrt@plt+0x38fc>
  406ec4:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406ec8:	mov	x19, x0
  406ecc:	ldr	x0, [x8, #896]
  406ed0:	adrp	x22, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406ed4:	ldr	w3, [x19, #8]
  406ed8:	ldr	x2, [x19, #16]
  406edc:	ldr	x8, [x0]
  406ee0:	ldr	x4, [x22, #920]
  406ee4:	mov	w1, #0x61                  	// #97
  406ee8:	ldr	x8, [x8, #24]
  406eec:	blr	x8
  406ef0:	ldr	x23, [x19, #8]
  406ef4:	cbz	x23, 407164 <sqrt@plt+0x59d4>
  406ef8:	adrp	x20, 411000 <_ZdlPvm@@Base+0x16e4>
  406efc:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406f00:	mov	x24, xzr
  406f04:	add	x20, x20, #0x834
  406f08:	add	x21, x21, #0xed8
  406f0c:	mov	x8, x23
  406f10:	cmp	x8, x24
  406f14:	b.hi	406f3c <sqrt@plt+0x57ac>  // b.pmore
  406f18:	b	406f28 <sqrt@plt+0x5798>
  406f1c:	ldr	x8, [x19, #8]
  406f20:	cmp	x8, x24
  406f24:	b.hi	406f3c <sqrt@plt+0x57ac>  // b.pmore
  406f28:	mov	x0, x20
  406f2c:	mov	x1, x21
  406f30:	mov	x2, x21
  406f34:	mov	x3, x21
  406f38:	bl	409a98 <sqrt@plt+0x8308>
  406f3c:	ldr	x0, [x19, #16]
  406f40:	ldr	x8, [x22, #920]
  406f44:	ldr	w9, [x0, x24, lsl #2]
  406f48:	ldr	w10, [x8, #8]
  406f4c:	add	x24, x24, #0x2
  406f50:	cmp	x24, x23
  406f54:	add	w9, w10, w9
  406f58:	str	w9, [x8, #8]
  406f5c:	b.cc	406f1c <sqrt@plt+0x578c>  // b.lo, b.ul, b.last
  406f60:	cmp	x23, #0x2
  406f64:	b.cc	407348 <sqrt@plt+0x5bb8>  // b.lo, b.ul, b.last
  406f68:	adrp	x20, 411000 <_ZdlPvm@@Base+0x16e4>
  406f6c:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406f70:	mov	w24, #0x1                   	// #1
  406f74:	add	x20, x20, #0x834
  406f78:	add	x21, x21, #0xed8
  406f7c:	b	406f9c <sqrt@plt+0x580c>
  406f80:	ldr	w9, [x0, x24, lsl #2]
  406f84:	ldr	w10, [x8, #12]
  406f88:	add	x24, x24, #0x2
  406f8c:	cmp	x24, x23
  406f90:	add	w9, w10, w9
  406f94:	str	w9, [x8, #12]
  406f98:	b.cs	407348 <sqrt@plt+0x5bb8>  // b.hs, b.nlast
  406f9c:	ldr	x9, [x19, #8]
  406fa0:	cmp	x9, x24
  406fa4:	b.hi	406f80 <sqrt@plt+0x57f0>  // b.pmore
  406fa8:	mov	x0, x20
  406fac:	mov	x1, x21
  406fb0:	mov	x2, x21
  406fb4:	mov	x3, x21
  406fb8:	bl	409a98 <sqrt@plt+0x8308>
  406fbc:	ldr	x0, [x19, #16]
  406fc0:	ldr	x8, [x22, #920]
  406fc4:	b	406f80 <sqrt@plt+0x57f0>
  406fc8:	bl	404d2c <sqrt@plt+0x359c>
  406fcc:	mov	w19, w0
  406fd0:	cmp	w0, #0x3e8
  406fd4:	b.hi	407170 <sqrt@plt+0x59e0>  // b.pmore
  406fd8:	adrp	x20, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  406fdc:	ldr	x8, [x20, #920]
  406fe0:	mov	w9, #0x3e80000             	// #65536000
  406fe4:	sub	w9, w9, w19, lsl #16
  406fe8:	ldr	x0, [x8, #32]
  406fec:	mov	w8, #0x4dd3                	// #19923
  406ff0:	movk	w8, #0x1062, lsl #16
  406ff4:	umull	x8, w9, w8
  406ff8:	lsr	x1, x8, #38
  406ffc:	bl	408bf0 <sqrt@plt+0x7460>
  407000:	ldr	x1, [x20, #920]
  407004:	b	4071b0 <sqrt@plt+0x5a20>
  407008:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  40700c:	add	x0, x0, #0x4c4
  407010:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407014:	add	x1, x1, #0xed8
  407018:	mov	x2, x1
  40701c:	mov	x3, x1
  407020:	bl	409a30 <sqrt@plt+0x82a0>
  407024:	bl	406530 <sqrt@plt+0x4da0>
  407028:	tbnz	w0, #0, 407064 <sqrt@plt+0x58d4>
  40702c:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407030:	ldr	w8, [x21, #880]
  407034:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407038:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  40703c:	add	x1, x1, #0xed8
  407040:	sub	w8, w8, #0x1
  407044:	add	x0, x0, #0x593
  407048:	mov	x2, x1
  40704c:	mov	x3, x1
  407050:	str	w8, [x21, #880]
  407054:	bl	409a64 <sqrt@plt+0x82d4>
  407058:	ldr	w8, [x21, #880]
  40705c:	add	w8, w8, #0x1
  407060:	str	w8, [x21, #880]
  407064:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407068:	ldr	x0, [x8, #896]
  40706c:	adrp	x22, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407070:	ldr	w3, [x19, #8]
  407074:	ldr	x2, [x19, #16]
  407078:	ldr	x8, [x0]
  40707c:	ldr	x4, [x22, #920]
  407080:	mov	w1, w20
  407084:	ldr	x8, [x8, #24]
  407088:	blr	x8
  40708c:	ldr	x23, [x19, #8]
  407090:	cbz	x23, 407164 <sqrt@plt+0x59d4>
  407094:	adrp	x20, 411000 <_ZdlPvm@@Base+0x16e4>
  407098:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40709c:	mov	x24, xzr
  4070a0:	add	x20, x20, #0x834
  4070a4:	add	x21, x21, #0xed8
  4070a8:	mov	x8, x23
  4070ac:	cmp	x8, x24
  4070b0:	b.hi	4070d8 <sqrt@plt+0x5948>  // b.pmore
  4070b4:	b	4070c4 <sqrt@plt+0x5934>
  4070b8:	ldr	x8, [x19, #8]
  4070bc:	cmp	x8, x24
  4070c0:	b.hi	4070d8 <sqrt@plt+0x5948>  // b.pmore
  4070c4:	mov	x0, x20
  4070c8:	mov	x1, x21
  4070cc:	mov	x2, x21
  4070d0:	mov	x3, x21
  4070d4:	bl	409a98 <sqrt@plt+0x8308>
  4070d8:	ldr	x0, [x19, #16]
  4070dc:	ldr	x8, [x22, #920]
  4070e0:	ldr	w9, [x0, x24, lsl #2]
  4070e4:	ldr	w10, [x8, #8]
  4070e8:	add	x24, x24, #0x2
  4070ec:	cmp	x24, x23
  4070f0:	add	w9, w10, w9
  4070f4:	str	w9, [x8, #8]
  4070f8:	b.cc	4070b8 <sqrt@plt+0x5928>  // b.lo, b.ul, b.last
  4070fc:	cmp	x23, #0x2
  407100:	b.cc	407348 <sqrt@plt+0x5bb8>  // b.lo, b.ul, b.last
  407104:	adrp	x20, 411000 <_ZdlPvm@@Base+0x16e4>
  407108:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40710c:	mov	w24, #0x1                   	// #1
  407110:	add	x20, x20, #0x834
  407114:	add	x21, x21, #0xed8
  407118:	b	407138 <sqrt@plt+0x59a8>
  40711c:	ldr	w9, [x0, x24, lsl #2]
  407120:	ldr	w10, [x8, #12]
  407124:	add	x24, x24, #0x2
  407128:	cmp	x24, x23
  40712c:	add	w9, w10, w9
  407130:	str	w9, [x8, #12]
  407134:	b.cs	407348 <sqrt@plt+0x5bb8>  // b.hs, b.nlast
  407138:	ldr	x9, [x19, #8]
  40713c:	cmp	x9, x24
  407140:	b.hi	40711c <sqrt@plt+0x598c>  // b.pmore
  407144:	mov	x0, x20
  407148:	mov	x1, x21
  40714c:	mov	x2, x21
  407150:	mov	x3, x21
  407154:	bl	409a98 <sqrt@plt+0x8308>
  407158:	ldr	x0, [x19, #16]
  40715c:	ldr	x8, [x22, #920]
  407160:	b	40711c <sqrt@plt+0x598c>
  407164:	ldr	x0, [x19, #16]
  407168:	cbnz	x0, 40734c <sqrt@plt+0x5bbc>
  40716c:	b	407350 <sqrt@plt+0x5bc0>
  407170:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407174:	ldr	x22, [x21, #920]
  407178:	ldr	x20, [x22, #32]
  40717c:	cbz	x20, 407194 <sqrt@plt+0x5a04>
  407180:	mov	x0, x20
  407184:	bl	40891c <sqrt@plt+0x718c>
  407188:	mov	x0, x20
  40718c:	bl	40f910 <_ZdlPv@@Base>
  407190:	ldr	x22, [x21, #920]
  407194:	mov	w0, #0x28                  	// #40
  407198:	bl	40f86c <_Znwm@@Base>
  40719c:	ldr	x1, [x22, #24]
  4071a0:	mov	x20, x0
  4071a4:	bl	4088ec <sqrt@plt+0x715c>
  4071a8:	ldr	x1, [x21, #920]
  4071ac:	str	x20, [x1, #32]
  4071b0:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4071b4:	ldr	x0, [x8, #896]
  4071b8:	ldr	x8, [x0]
  4071bc:	ldr	x8, [x8, #40]
  4071c0:	blr	x8
  4071c4:	bl	404d2c <sqrt@plt+0x359c>
  4071c8:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4071cc:	ldr	x8, [x8, #920]
  4071d0:	ldr	w9, [x8, #8]
  4071d4:	add	w9, w9, w19
  4071d8:	str	w9, [x8, #8]
  4071dc:	bl	406530 <sqrt@plt+0x4da0>
  4071e0:	tbz	w0, #0, 406e70 <sqrt@plt+0x56e0>
  4071e4:	b	406ea8 <sqrt@plt+0x5718>
  4071e8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  4071ec:	add	x0, x0, #0x4c4
  4071f0:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4071f4:	add	x1, x1, #0xed8
  4071f8:	mov	x2, x1
  4071fc:	mov	x3, x1
  407200:	bl	409a30 <sqrt@plt+0x82a0>
  407204:	bl	406530 <sqrt@plt+0x4da0>
  407208:	tbnz	w0, #0, 407244 <sqrt@plt+0x5ab4>
  40720c:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407210:	ldr	w8, [x21, #880]
  407214:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407218:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  40721c:	add	x1, x1, #0xed8
  407220:	sub	w8, w8, #0x1
  407224:	add	x0, x0, #0x593
  407228:	mov	x2, x1
  40722c:	mov	x3, x1
  407230:	str	w8, [x21, #880]
  407234:	bl	409a64 <sqrt@plt+0x82d4>
  407238:	ldr	w8, [x21, #880]
  40723c:	add	w8, w8, #0x1
  407240:	str	w8, [x21, #880]
  407244:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407248:	ldr	x0, [x8, #896]
  40724c:	adrp	x22, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407250:	ldr	w3, [x19, #8]
  407254:	ldr	x2, [x19, #16]
  407258:	ldr	x8, [x0]
  40725c:	ldr	x4, [x22, #920]
  407260:	mov	w1, w20
  407264:	ldr	x8, [x8, #24]
  407268:	blr	x8
  40726c:	ldr	x23, [x19, #8]
  407270:	cbz	x23, 407344 <sqrt@plt+0x5bb4>
  407274:	adrp	x20, 411000 <_ZdlPvm@@Base+0x16e4>
  407278:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40727c:	mov	x24, xzr
  407280:	add	x20, x20, #0x834
  407284:	add	x21, x21, #0xed8
  407288:	mov	x8, x23
  40728c:	cmp	x8, x24
  407290:	b.hi	4072b8 <sqrt@plt+0x5b28>  // b.pmore
  407294:	b	4072a4 <sqrt@plt+0x5b14>
  407298:	ldr	x8, [x19, #8]
  40729c:	cmp	x8, x24
  4072a0:	b.hi	4072b8 <sqrt@plt+0x5b28>  // b.pmore
  4072a4:	mov	x0, x20
  4072a8:	mov	x1, x21
  4072ac:	mov	x2, x21
  4072b0:	mov	x3, x21
  4072b4:	bl	409a98 <sqrt@plt+0x8308>
  4072b8:	ldr	x0, [x19, #16]
  4072bc:	ldr	x8, [x22, #920]
  4072c0:	ldr	w9, [x0, x24, lsl #2]
  4072c4:	ldr	w10, [x8, #8]
  4072c8:	add	x24, x24, #0x2
  4072cc:	cmp	x24, x23
  4072d0:	add	w9, w10, w9
  4072d4:	str	w9, [x8, #8]
  4072d8:	b.cc	407298 <sqrt@plt+0x5b08>  // b.lo, b.ul, b.last
  4072dc:	cmp	x23, #0x2
  4072e0:	b.cc	407348 <sqrt@plt+0x5bb8>  // b.lo, b.ul, b.last
  4072e4:	adrp	x20, 411000 <_ZdlPvm@@Base+0x16e4>
  4072e8:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4072ec:	mov	w24, #0x1                   	// #1
  4072f0:	add	x20, x20, #0x834
  4072f4:	add	x21, x21, #0xed8
  4072f8:	b	407318 <sqrt@plt+0x5b88>
  4072fc:	ldr	w9, [x0, x24, lsl #2]
  407300:	ldr	w10, [x8, #12]
  407304:	add	x24, x24, #0x2
  407308:	cmp	x24, x23
  40730c:	add	w9, w10, w9
  407310:	str	w9, [x8, #12]
  407314:	b.cs	407348 <sqrt@plt+0x5bb8>  // b.hs, b.nlast
  407318:	ldr	x9, [x19, #8]
  40731c:	cmp	x9, x24
  407320:	b.hi	4072fc <sqrt@plt+0x5b6c>  // b.pmore
  407324:	mov	x0, x20
  407328:	mov	x1, x21
  40732c:	mov	x2, x21
  407330:	mov	x3, x21
  407334:	bl	409a98 <sqrt@plt+0x8308>
  407338:	ldr	x0, [x19, #16]
  40733c:	ldr	x8, [x22, #920]
  407340:	b	4072fc <sqrt@plt+0x5b6c>
  407344:	ldr	x0, [x19, #16]
  407348:	cbz	x0, 407350 <sqrt@plt+0x5bc0>
  40734c:	bl	401640 <_ZdaPv@plt>
  407350:	mov	x0, x19
  407354:	ldp	x20, x19, [sp, #48]
  407358:	ldp	x22, x21, [sp, #32]
  40735c:	ldp	x24, x23, [sp, #16]
  407360:	ldp	x29, x30, [sp], #64
  407364:	b	40f910 <_ZdlPv@@Base>
  407368:	mov	x19, x0
  40736c:	mov	x0, x20
  407370:	bl	40f910 <_ZdlPv@@Base>
  407374:	mov	x0, x19
  407378:	bl	401720 <_Unwind_Resume@plt>
  40737c:	sub	sp, sp, #0x40
  407380:	stp	x29, x30, [sp, #16]
  407384:	str	x21, [sp, #32]
  407388:	stp	x20, x19, [sp, #48]
  40738c:	add	x29, sp, #0x10
  407390:	bl	405f7c <sqrt@plt+0x47ec>
  407394:	ldrb	w1, [x0]
  407398:	mov	x19, x0
  40739c:	sub	w8, w1, #0x46
  4073a0:	cmp	w8, #0x2f
  4073a4:	b.hi	4073d0 <sqrt@plt+0x5c40>  // b.pmore
  4073a8:	adrp	x9, 411000 <_ZdlPvm@@Base+0x16e4>
  4073ac:	add	x9, x9, #0x2e0
  4073b0:	adr	x10, 4073c0 <sqrt@plt+0x5c30>
  4073b4:	ldrb	w11, [x9, x8]
  4073b8:	add	x10, x10, x11, lsl #2
  4073bc:	br	x10
  4073c0:	bl	405b2c <sqrt@plt+0x439c>
  4073c4:	mov	x20, x0
  4073c8:	bl	40646c <sqrt@plt+0x4cdc>
  4073cc:	b	407660 <sqrt@plt+0x5ed0>
  4073d0:	mov	x0, sp
  4073d4:	bl	409828 <sqrt@plt+0x8098>
  4073d8:	adrp	x2, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4073dc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  4073e0:	add	x2, x2, #0xed8
  4073e4:	add	x0, x0, #0x654
  4073e8:	mov	x1, sp
  4073ec:	mov	x3, x2
  4073f0:	bl	409a64 <sqrt@plt+0x82d4>
  4073f4:	adrp	x20, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4073f8:	ldr	x0, [x20, #904]
  4073fc:	bl	401590 <getc@plt>
  407400:	cmn	w0, #0x1
  407404:	b.eq	407668 <sqrt@plt+0x5ed8>  // b.none
  407408:	cmp	w0, #0xa
  40740c:	b.ne	4073f8 <sqrt@plt+0x5c68>  // b.any
  407410:	b	407494 <sqrt@plt+0x5d04>
  407414:	bl	404d2c <sqrt@plt+0x359c>
  407418:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40741c:	ldr	x8, [x8, #920]
  407420:	ldr	w9, [x8, #4]
  407424:	cmp	w0, w9
  407428:	csel	w9, wzr, w0, eq  // eq = none
  40742c:	str	w9, [x8, #16]
  407430:	bl	406530 <sqrt@plt+0x4da0>
  407434:	mov	w20, wzr
  407438:	tbz	w0, #0, 4075ac <sqrt@plt+0x5e1c>
  40743c:	b	40766c <sqrt@plt+0x5edc>
  407440:	bl	404d2c <sqrt@plt+0x359c>
  407444:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407448:	ldr	x8, [x8, #920]
  40744c:	str	w0, [x8, #20]
  407450:	bl	406530 <sqrt@plt+0x4da0>
  407454:	tbz	w0, #0, 4075ac <sqrt@plt+0x5e1c>
  407458:	b	407668 <sqrt@plt+0x5ed8>
  40745c:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407460:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  407464:	add	x1, x1, #0xed8
  407468:	add	x0, x0, #0x605
  40746c:	mov	x2, x1
  407470:	mov	x3, x1
  407474:	bl	409a30 <sqrt@plt+0x82a0>
  407478:	adrp	x20, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40747c:	ldr	x0, [x20, #904]
  407480:	bl	401590 <getc@plt>
  407484:	cmn	w0, #0x1
  407488:	b.eq	407668 <sqrt@plt+0x5ed8>  // b.none
  40748c:	cmp	w0, #0xa
  407490:	b.ne	40747c <sqrt@plt+0x5cec>  // b.any
  407494:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407498:	ldr	w9, [x8, #880]
  40749c:	mov	w20, wzr
  4074a0:	add	w9, w9, #0x1
  4074a4:	str	w9, [x8, #880]
  4074a8:	b	40766c <sqrt@plt+0x5edc>
  4074ac:	bl	405b2c <sqrt@plt+0x439c>
  4074b0:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4074b4:	ldr	w8, [x8, #912]
  4074b8:	mov	x20, x0
  4074bc:	cmp	w8, #0x0
  4074c0:	b.le	40762c <sqrt@plt+0x5e9c>
  4074c4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  4074c8:	add	x1, x1, #0x64c
  4074cc:	mov	w2, #0x7                   	// #7
  4074d0:	mov	x0, x20
  4074d4:	bl	4015a0 <strncmp@plt>
  4074d8:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4074dc:	ldr	x8, [x8, #896]
  4074e0:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4074e4:	ldr	x2, [x9, #920]
  4074e8:	ldr	x9, [x8]
  4074ec:	cbz	w0, 40764c <sqrt@plt+0x5ebc>
  4074f0:	ldr	x9, [x9, #80]
  4074f4:	b	407650 <sqrt@plt+0x5ec0>
  4074f8:	bl	404d2c <sqrt@plt+0x359c>
  4074fc:	mov	w20, w0
  407500:	bl	405f7c <sqrt@plt+0x47ec>
  407504:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407508:	ldr	x8, [x8, #896]
  40750c:	mov	x21, x0
  407510:	mov	w1, w20
  407514:	mov	x2, x21
  407518:	mov	x0, x8
  40751c:	bl	408230 <sqrt@plt+0x6aa0>
  407520:	mov	x0, x21
  407524:	b	4075a0 <sqrt@plt+0x5e10>
  407528:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  40752c:	add	x0, x0, #0x5d0
  407530:	b	40753c <sqrt@plt+0x5dac>
  407534:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  407538:	add	x0, x0, #0x5eb
  40753c:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407540:	add	x1, x1, #0xed8
  407544:	mov	x2, x1
  407548:	mov	x3, x1
  40754c:	bl	409a30 <sqrt@plt+0x82a0>
  407550:	bl	406530 <sqrt@plt+0x4da0>
  407554:	tbz	w0, #0, 4075ac <sqrt@plt+0x5e1c>
  407558:	b	407668 <sqrt@plt+0x5ed8>
  40755c:	bl	406530 <sqrt@plt+0x4da0>
  407560:	tbz	w0, #0, 4075ec <sqrt@plt+0x5e5c>
  407564:	mov	w20, #0x1                   	// #1
  407568:	b	40766c <sqrt@plt+0x5edc>
  40756c:	bl	405f7c <sqrt@plt+0x47ec>
  407570:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407574:	ldr	x8, [x8, #896]
  407578:	adrp	x10, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40757c:	ldr	x2, [x10, #920]
  407580:	mov	x20, x0
  407584:	ldr	x9, [x8]
  407588:	mov	w3, #0x75                  	// #117
  40758c:	mov	x0, x8
  407590:	mov	x1, x20
  407594:	ldr	x9, [x9, #80]
  407598:	blr	x9
  40759c:	mov	x0, x20
  4075a0:	bl	401640 <_ZdaPv@plt>
  4075a4:	bl	406530 <sqrt@plt+0x4da0>
  4075a8:	tbnz	w0, #0, 407668 <sqrt@plt+0x5ed8>
  4075ac:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4075b0:	ldr	w8, [x21, #880]
  4075b4:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4075b8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  4075bc:	add	x1, x1, #0xed8
  4075c0:	sub	w8, w8, #0x1
  4075c4:	add	x0, x0, #0x593
  4075c8:	mov	x2, x1
  4075cc:	mov	x3, x1
  4075d0:	str	w8, [x21, #880]
  4075d4:	bl	409a64 <sqrt@plt+0x82d4>
  4075d8:	ldr	w8, [x21, #880]
  4075dc:	mov	w20, wzr
  4075e0:	add	w8, w8, #0x1
  4075e4:	str	w8, [x21, #880]
  4075e8:	b	40766c <sqrt@plt+0x5edc>
  4075ec:	adrp	x20, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4075f0:	ldr	w8, [x20, #880]
  4075f4:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4075f8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  4075fc:	add	x1, x1, #0xed8
  407600:	sub	w8, w8, #0x1
  407604:	add	x0, x0, #0x593
  407608:	mov	x2, x1
  40760c:	mov	x3, x1
  407610:	str	w8, [x20, #880]
  407614:	bl	409a64 <sqrt@plt+0x82d4>
  407618:	ldr	w8, [x20, #880]
  40761c:	add	w8, w8, #0x1
  407620:	str	w8, [x20, #880]
  407624:	mov	w20, #0x1                   	// #1
  407628:	b	40766c <sqrt@plt+0x5edc>
  40762c:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407630:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  407634:	add	x1, x1, #0xed8
  407638:	add	x0, x0, #0x61d
  40763c:	mov	x2, x1
  407640:	mov	x3, x1
  407644:	bl	409a30 <sqrt@plt+0x82a0>
  407648:	b	407660 <sqrt@plt+0x5ed0>
  40764c:	ldr	x9, [x9, #88]
  407650:	mov	w3, #0x70                  	// #112
  407654:	mov	x0, x8
  407658:	mov	x1, x20
  40765c:	blr	x9
  407660:	mov	x0, x20
  407664:	bl	401640 <_ZdaPv@plt>
  407668:	mov	w20, wzr
  40766c:	mov	x0, x19
  407670:	bl	401640 <_ZdaPv@plt>
  407674:	mov	w0, w20
  407678:	ldp	x20, x19, [sp, #48]
  40767c:	ldr	x21, [sp, #32]
  407680:	ldp	x29, x30, [sp, #16]
  407684:	add	sp, sp, #0x40
  407688:	ret
  40768c:	sub	sp, sp, #0x80
  407690:	stp	x29, x30, [sp, #32]
  407694:	stp	x28, x27, [sp, #48]
  407698:	stp	x26, x25, [sp, #64]
  40769c:	stp	x24, x23, [sp, #80]
  4076a0:	stp	x22, x21, [sp, #96]
  4076a4:	stp	x20, x19, [sp, #112]
  4076a8:	add	x29, sp, #0x20
  4076ac:	adrp	x24, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4076b0:	adrp	x22, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4076b4:	mov	w8, #0x1                   	// #1
  4076b8:	str	wzr, [x24, #912]
  4076bc:	str	w8, [x22, #880]
  4076c0:	ldrb	w8, [x0]
  4076c4:	mov	x19, x0
  4076c8:	adrp	x25, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4076cc:	cmp	w8, #0x2d
  4076d0:	b.ne	4076dc <sqrt@plt+0x5f4c>  // b.any
  4076d4:	ldrb	w8, [x19, #1]
  4076d8:	cbz	w8, 407734 <sqrt@plt+0x5fa4>
  4076dc:	bl	401650 <__errno_location@plt>
  4076e0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x26e4>
  4076e4:	mov	x20, x0
  4076e8:	str	wzr, [x0]
  4076ec:	add	x1, x1, #0xbcc
  4076f0:	mov	x0, x19
  4076f4:	bl	401670 <fopen@plt>
  4076f8:	str	x0, [x25, #904]
  4076fc:	cbz	x0, 407708 <sqrt@plt+0x5f78>
  407700:	ldr	w8, [x20]
  407704:	cbz	w8, 407740 <sqrt@plt+0x5fb0>
  407708:	add	x0, sp, #0x10
  40770c:	mov	x1, x19
  407710:	bl	4097e0 <sqrt@plt+0x8050>
  407714:	adrp	x2, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407718:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  40771c:	add	x2, x2, #0xed8
  407720:	add	x0, x0, #0x66b
  407724:	add	x1, sp, #0x10
  407728:	mov	x3, x2
  40772c:	bl	409a30 <sqrt@plt+0x82a0>
  407730:	b	408140 <sqrt@plt+0x69b0>
  407734:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407738:	ldr	x8, [x8, #496]
  40773c:	str	x8, [x25, #904]
  407740:	mov	x0, x19
  407744:	bl	4063d4 <sqrt@plt+0x4c44>
  407748:	adrp	x28, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40774c:	ldr	x0, [x28, #920]
  407750:	cbz	x0, 407798 <sqrt@plt+0x6008>
  407754:	ldr	x19, [x0, #24]
  407758:	cbz	x19, 407770 <sqrt@plt+0x5fe0>
  40775c:	mov	x0, x19
  407760:	bl	40891c <sqrt@plt+0x718c>
  407764:	mov	x0, x19
  407768:	bl	40f910 <_ZdlPv@@Base>
  40776c:	ldr	x0, [x28, #920]
  407770:	ldr	x19, [x0, #32]
  407774:	cbz	x19, 40778c <sqrt@plt+0x5ffc>
  407778:	mov	x0, x19
  40777c:	bl	40891c <sqrt@plt+0x718c>
  407780:	mov	x0, x19
  407784:	bl	40f910 <_ZdlPv@@Base>
  407788:	ldr	x0, [x28, #920]
  40778c:	cbz	x0, 407794 <sqrt@plt+0x6004>
  407790:	bl	40f910 <_ZdlPv@@Base>
  407794:	str	xzr, [x28, #920]
  407798:	mov	w0, #0x28                  	// #40
  40779c:	bl	40f86c <_Znwm@@Base>
  4077a0:	mov	x19, x0
  4077a4:	str	x0, [x28, #920]
  4077a8:	mov	w0, #0x28                  	// #40
  4077ac:	bl	40f86c <_Znwm@@Base>
  4077b0:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  4077b4:	ldr	x20, [x8, #1056]
  4077b8:	str	wzr, [x0]
  4077bc:	str	x0, [x19, #24]
  4077c0:	str	x20, [x0, #32]
  4077c4:	mov	w0, #0x28                  	// #40
  4077c8:	bl	40f86c <_Znwm@@Base>
  4077cc:	movi	d0, #0xffffffff
  4077d0:	movi	v1.2d, #0xffffffffffffffff
  4077d4:	str	wzr, [x0]
  4077d8:	str	x20, [x0, #32]
  4077dc:	str	x0, [x19, #32]
  4077e0:	str	xzr, [x19, #16]
  4077e4:	stp	d0, d1, [x19]
  4077e8:	bl	406204 <sqrt@plt+0x4a74>
  4077ec:	cmn	w0, #0x1
  4077f0:	b.eq	408140 <sqrt@plt+0x69b0>  // b.none
  4077f4:	cmp	w0, #0x78
  4077f8:	b.eq	407818 <sqrt@plt+0x6088>  // b.none
  4077fc:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407800:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  407804:	add	x1, x1, #0xed8
  407808:	add	x0, x0, #0x680
  40780c:	mov	x2, x1
  407810:	mov	x3, x1
  407814:	bl	409a98 <sqrt@plt+0x8308>
  407818:	bl	405f7c <sqrt@plt+0x47ec>
  40781c:	ldrb	w8, [x0]
  407820:	mov	x19, x0
  407824:	cmp	w8, #0x54
  407828:	b.eq	407848 <sqrt@plt+0x60b8>  // b.none
  40782c:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407830:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  407834:	add	x1, x1, #0xed8
  407838:	add	x0, x0, #0x680
  40783c:	mov	x2, x1
  407840:	mov	x3, x1
  407844:	bl	409a98 <sqrt@plt+0x8308>
  407848:	mov	x0, x19
  40784c:	bl	401640 <_ZdaPv@plt>
  407850:	bl	405f7c <sqrt@plt+0x47ec>
  407854:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407858:	ldr	x9, [x21, #896]
  40785c:	mov	x19, x0
  407860:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407864:	cbz	x9, 4078a4 <sqrt@plt+0x6114>
  407868:	ldr	x0, [x8, #888]
  40786c:	cbz	x0, 40787c <sqrt@plt+0x60ec>
  407870:	mov	x1, x19
  407874:	bl	401680 <strcmp@plt>
  407878:	cbz	w0, 407898 <sqrt@plt+0x6108>
  40787c:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407880:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  407884:	add	x1, x1, #0xed8
  407888:	add	x0, x0, #0x6c8
  40788c:	mov	x2, x1
  407890:	mov	x3, x1
  407894:	bl	409a98 <sqrt@plt+0x8308>
  407898:	mov	x0, x19
  40789c:	bl	401640 <_ZdaPv@plt>
  4078a0:	b	4078cc <sqrt@plt+0x613c>
  4078a4:	str	x19, [x8, #888]
  4078a8:	bl	40c4c8 <sqrt@plt+0xad38>
  4078ac:	cbnz	w0, 4078cc <sqrt@plt+0x613c>
  4078b0:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4078b4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  4078b8:	add	x1, x1, #0xed8
  4078bc:	add	x0, x0, #0x6a0
  4078c0:	mov	x2, x1
  4078c4:	mov	x3, x1
  4078c8:	bl	409a98 <sqrt@plt+0x8308>
  4078cc:	bl	406530 <sqrt@plt+0x4da0>
  4078d0:	tbnz	w0, #0, 407908 <sqrt@plt+0x6178>
  4078d4:	ldr	w8, [x22, #880]
  4078d8:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4078dc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  4078e0:	add	x1, x1, #0xed8
  4078e4:	sub	w8, w8, #0x1
  4078e8:	add	x0, x0, #0x593
  4078ec:	mov	x2, x1
  4078f0:	mov	x3, x1
  4078f4:	str	w8, [x22, #880]
  4078f8:	bl	409a64 <sqrt@plt+0x82d4>
  4078fc:	ldr	w8, [x22, #880]
  407900:	add	w8, w8, #0x1
  407904:	str	w8, [x22, #880]
  407908:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  40790c:	ldr	w8, [x8, #1480]
  407910:	ldr	x9, [x28, #920]
  407914:	add	w8, w8, w8, lsl #2
  407918:	lsl	w8, w8, #1
  40791c:	str	w8, [x9, #4]
  407920:	bl	406204 <sqrt@plt+0x4a74>
  407924:	cmp	w0, #0x78
  407928:	b.eq	407948 <sqrt@plt+0x61b8>  // b.none
  40792c:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407930:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  407934:	add	x1, x1, #0xed8
  407938:	add	x0, x0, #0x6eb
  40793c:	mov	x2, x1
  407940:	mov	x3, x1
  407944:	bl	409a98 <sqrt@plt+0x8308>
  407948:	bl	405f7c <sqrt@plt+0x47ec>
  40794c:	ldrb	w8, [x0]
  407950:	mov	x19, x0
  407954:	cmp	w8, #0x72
  407958:	b.eq	407978 <sqrt@plt+0x61e8>  // b.none
  40795c:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407960:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  407964:	add	x1, x1, #0xed8
  407968:	add	x0, x0, #0x6eb
  40796c:	mov	x2, x1
  407970:	mov	x3, x1
  407974:	bl	409a98 <sqrt@plt+0x8308>
  407978:	mov	x0, x19
  40797c:	bl	401640 <_ZdaPv@plt>
  407980:	bl	404d2c <sqrt@plt+0x359c>
  407984:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407988:	ldr	w8, [x8, #3840]
  40798c:	cmp	w0, w8
  407990:	b.eq	4079b0 <sqrt@plt+0x6220>  // b.none
  407994:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407998:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  40799c:	add	x1, x1, #0xed8
  4079a0:	add	x0, x0, #0x70e
  4079a4:	mov	x2, x1
  4079a8:	mov	x3, x1
  4079ac:	bl	409a98 <sqrt@plt+0x8308>
  4079b0:	bl	404d2c <sqrt@plt+0x359c>
  4079b4:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  4079b8:	ldr	w8, [x8, #1472]
  4079bc:	cmp	w0, w8
  4079c0:	b.eq	4079e0 <sqrt@plt+0x6250>  // b.none
  4079c4:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4079c8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  4079cc:	add	x1, x1, #0xed8
  4079d0:	add	x0, x0, #0x728
  4079d4:	mov	x2, x1
  4079d8:	mov	x3, x1
  4079dc:	bl	409a98 <sqrt@plt+0x8308>
  4079e0:	bl	404d2c <sqrt@plt+0x359c>
  4079e4:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  4079e8:	ldr	w8, [x8, #1476]
  4079ec:	cmp	w0, w8
  4079f0:	b.ne	407fb4 <sqrt@plt+0x6824>  // b.any
  4079f4:	bl	406530 <sqrt@plt+0x4da0>
  4079f8:	tbz	w0, #0, 407fd8 <sqrt@plt+0x6848>
  4079fc:	bl	406204 <sqrt@plt+0x4a74>
  407a00:	cmp	w0, #0x78
  407a04:	b.eq	407a24 <sqrt@plt+0x6294>  // b.none
  407a08:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407a0c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  407a10:	add	x1, x1, #0xed8
  407a14:	add	x0, x0, #0x778
  407a18:	mov	x2, x1
  407a1c:	mov	x3, x1
  407a20:	bl	409a98 <sqrt@plt+0x8308>
  407a24:	bl	405f7c <sqrt@plt+0x47ec>
  407a28:	ldrb	w8, [x0]
  407a2c:	mov	x19, x0
  407a30:	cmp	w8, #0x69
  407a34:	b.ne	40801c <sqrt@plt+0x688c>  // b.any
  407a38:	mov	x0, x19
  407a3c:	bl	401640 <_ZdaPv@plt>
  407a40:	bl	406530 <sqrt@plt+0x4da0>
  407a44:	tbz	w0, #0, 408048 <sqrt@plt+0x68b8>
  407a48:	ldr	x8, [x21, #896]
  407a4c:	cbz	x8, 408084 <sqrt@plt+0x68f4>
  407a50:	adrp	x20, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407a54:	adrp	x19, 411000 <_ZdlPvm@@Base+0x16e4>
  407a58:	adrp	x23, 411000 <_ZdlPvm@@Base+0x16e4>
  407a5c:	adrp	x22, 411000 <_ZdlPvm@@Base+0x16e4>
  407a60:	add	x20, x20, #0xed8
  407a64:	add	x19, x19, #0x310
  407a68:	add	x23, x23, #0x433
  407a6c:	add	x22, x22, #0x7c4
  407a70:	b	407a84 <sqrt@plt+0x62f4>
  407a74:	ldr	x0, [x21, #896]
  407a78:	ldr	x2, [x28, #920]
  407a7c:	mov	x3, xzr
  407a80:	bl	4084d8 <sqrt@plt+0x6d48>
  407a84:	bl	406204 <sqrt@plt+0x4a74>
  407a88:	mov	x26, x0
  407a8c:	add	w8, w26, #0x1
  407a90:	cmp	w8, #0x79
  407a94:	b.hi	407d4c <sqrt@plt+0x65bc>  // b.pmore
  407a98:	adr	x9, 407a84 <sqrt@plt+0x62f4>
  407a9c:	ldrh	w10, [x19, x8, lsl #1]
  407aa0:	add	x9, x9, x10, lsl #2
  407aa4:	mov	w27, wzr
  407aa8:	br	x9
  407aac:	bl	405ea0 <sqrt@plt+0x4710>
  407ab0:	ldr	w8, [x24, #912]
  407ab4:	mov	x27, x0
  407ab8:	cmp	w8, #0x0
  407abc:	b.le	407b90 <sqrt@plt+0x6400>
  407ac0:	sub	w8, w27, #0x30
  407ac4:	cmp	w8, #0xa
  407ac8:	b.cc	407ae8 <sqrt@plt+0x6358>  // b.lo, b.ul, b.last
  407acc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  407ad0:	add	x0, x0, #0x79b
  407ad4:	mov	x1, x20
  407ad8:	mov	x2, x20
  407adc:	mov	x3, x20
  407ae0:	bl	409a30 <sqrt@plt+0x82a0>
  407ae4:	mov	w27, wzr
  407ae8:	strb	w26, [sp, #12]
  407aec:	strb	w27, [sp, #13]
  407af0:	strb	wzr, [sp, #14]
  407af4:	bl	401650 <__errno_location@plt>
  407af8:	mov	x26, x0
  407afc:	str	wzr, [x0]
  407b00:	add	x0, sp, #0xc
  407b04:	mov	w2, #0xa                   	// #10
  407b08:	mov	x1, xzr
  407b0c:	bl	401500 <strtol@plt>
  407b10:	ldr	w8, [x26]
  407b14:	mov	x26, x0
  407b18:	cbz	w8, 407b34 <sqrt@plt+0x63a4>
  407b1c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  407b20:	add	x0, x0, #0x7aa
  407b24:	mov	x1, x20
  407b28:	mov	x2, x20
  407b2c:	mov	x3, x20
  407b30:	bl	409a30 <sqrt@plt+0x82a0>
  407b34:	ldr	x8, [x28, #920]
  407b38:	ldr	w9, [x8, #8]
  407b3c:	add	w9, w9, w26
  407b40:	str	w9, [x8, #8]
  407b44:	bl	405ea0 <sqrt@plt+0x4710>
  407b48:	mov	x1, x0
  407b4c:	cmp	w1, #0xa
  407b50:	b.eq	407b5c <sqrt@plt+0x63cc>  // b.none
  407b54:	cmn	w1, #0x1
  407b58:	b.ne	407a74 <sqrt@plt+0x62e4>  // b.any
  407b5c:	mov	x0, x22
  407b60:	mov	x1, x20
  407b64:	mov	x2, x20
  407b68:	mov	x3, x20
  407b6c:	bl	409a30 <sqrt@plt+0x82a0>
  407b70:	b	407a84 <sqrt@plt+0x62f4>
  407b74:	ldr	x0, [x25, #904]
  407b78:	bl	401590 <getc@plt>
  407b7c:	cmn	w0, #0x1
  407b80:	b.eq	407a84 <sqrt@plt+0x62f4>  // b.none
  407b84:	cmp	w0, #0xa
  407b88:	b.ne	407b74 <sqrt@plt+0x63e4>  // b.any
  407b8c:	b	407d88 <sqrt@plt+0x65f8>
  407b90:	add	x0, sp, #0x10
  407b94:	mov	w1, w26
  407b98:	bl	409828 <sqrt@plt+0x8098>
  407b9c:	add	x1, sp, #0x10
  407ba0:	mov	x0, x23
  407ba4:	mov	x2, x20
  407ba8:	mov	x3, x20
  407bac:	bl	409a98 <sqrt@plt+0x8308>
  407bb0:	sub	w8, w27, #0x30
  407bb4:	cmp	w8, #0xa
  407bb8:	b.cs	407acc <sqrt@plt+0x633c>  // b.hs, b.nlast
  407bbc:	b	407ae8 <sqrt@plt+0x6358>
  407bc0:	ldr	w8, [x24, #912]
  407bc4:	cmp	w8, #0x0
  407bc8:	b.gt	407bec <sqrt@plt+0x645c>
  407bcc:	add	x0, sp, #0x10
  407bd0:	mov	w1, w26
  407bd4:	bl	409828 <sqrt@plt+0x8098>
  407bd8:	add	x1, sp, #0x10
  407bdc:	mov	x0, x23
  407be0:	mov	x2, x20
  407be4:	mov	x3, x20
  407be8:	bl	409a98 <sqrt@plt+0x8308>
  407bec:	bl	405f7c <sqrt@plt+0x47ec>
  407bf0:	ldr	x8, [x21, #896]
  407bf4:	ldr	x2, [x28, #920]
  407bf8:	mov	x26, x0
  407bfc:	mov	x1, x26
  407c00:	mov	x0, x8
  407c04:	mov	x3, xzr
  407c08:	bl	4086a8 <sqrt@plt+0x6f18>
  407c0c:	b	407ddc <sqrt@plt+0x664c>
  407c10:	bl	404d2c <sqrt@plt+0x359c>
  407c14:	ldr	x8, [x28, #920]
  407c18:	str	w0, [x8, #8]
  407c1c:	b	407a84 <sqrt@plt+0x62f4>
  407c20:	ldr	w8, [x24, #912]
  407c24:	cmp	w8, #0x0
  407c28:	b.gt	407c4c <sqrt@plt+0x64bc>
  407c2c:	add	x0, sp, #0x10
  407c30:	mov	w1, w26
  407c34:	bl	409828 <sqrt@plt+0x8098>
  407c38:	add	x1, sp, #0x10
  407c3c:	mov	x0, x23
  407c40:	mov	x2, x20
  407c44:	mov	x3, x20
  407c48:	bl	409a98 <sqrt@plt+0x8308>
  407c4c:	ldr	x26, [x21, #896]
  407c50:	bl	404d2c <sqrt@plt+0x359c>
  407c54:	ldr	x8, [x26]
  407c58:	ldr	x2, [x28, #920]
  407c5c:	mov	w1, w0
  407c60:	mov	x0, x26
  407c64:	ldr	x8, [x8, #16]
  407c68:	mov	x3, xzr
  407c6c:	blr	x8
  407c70:	b	407a84 <sqrt@plt+0x62f4>
  407c74:	bl	404d2c <sqrt@plt+0x359c>
  407c78:	ldr	x8, [x28, #920]
  407c7c:	str	w0, [x8, #12]
  407c80:	b	407a84 <sqrt@plt+0x62f4>
  407c84:	ldr	w8, [x24, #912]
  407c88:	cmp	w8, #0x0
  407c8c:	b.le	407f70 <sqrt@plt+0x67e0>
  407c90:	bl	405ea0 <sqrt@plt+0x4710>
  407c94:	mov	x1, x0
  407c98:	cmp	w1, #0xa
  407c9c:	b.ne	407fa0 <sqrt@plt+0x6810>  // b.any
  407ca0:	b	407fa8 <sqrt@plt+0x6818>
  407ca4:	bl	404d2c <sqrt@plt+0x359c>
  407ca8:	ldr	x8, [x28, #920]
  407cac:	str	w0, [x8]
  407cb0:	b	407a84 <sqrt@plt+0x62f4>
  407cb4:	ldr	w8, [x24, #912]
  407cb8:	cmp	w8, #0x0
  407cbc:	b.gt	407ce0 <sqrt@plt+0x6550>
  407cc0:	add	x0, sp, #0x10
  407cc4:	mov	w1, w26
  407cc8:	bl	409828 <sqrt@plt+0x8098>
  407ccc:	add	x1, sp, #0x10
  407cd0:	mov	x0, x23
  407cd4:	mov	x2, x20
  407cd8:	mov	x3, x20
  407cdc:	bl	409a98 <sqrt@plt+0x8308>
  407ce0:	bl	405f7c <sqrt@plt+0x47ec>
  407ce4:	ldrb	w1, [x0]
  407ce8:	mov	x26, x0
  407cec:	cbz	w1, 407d20 <sqrt@plt+0x6590>
  407cf0:	ldr	x2, [x28, #920]
  407cf4:	add	x23, x26, #0x1
  407cf8:	ldr	x0, [x21, #896]
  407cfc:	add	x3, sp, #0x10
  407d00:	bl	4084d8 <sqrt@plt+0x6d48>
  407d04:	ldr	x2, [x28, #920]
  407d08:	ldr	w8, [sp, #16]
  407d0c:	ldr	w9, [x2, #8]
  407d10:	add	w8, w9, w8
  407d14:	str	w8, [x2, #8]
  407d18:	ldrb	w1, [x23], #1
  407d1c:	cbnz	w1, 407cf8 <sqrt@plt+0x6568>
  407d20:	mov	x0, x26
  407d24:	b	407f60 <sqrt@plt+0x67d0>
  407d28:	bl	404d2c <sqrt@plt+0x359c>
  407d2c:	ldr	x8, [x28, #920]
  407d30:	ldr	w9, [x8, #12]
  407d34:	add	w9, w9, w0
  407d38:	str	w9, [x8, #12]
  407d3c:	b	407a84 <sqrt@plt+0x62f4>
  407d40:	bl	40737c <sqrt@plt+0x5bec>
  407d44:	tbz	w0, #0, 407a84 <sqrt@plt+0x62f4>
  407d48:	b	408090 <sqrt@plt+0x6900>
  407d4c:	add	x0, sp, #0x10
  407d50:	mov	w1, w26
  407d54:	bl	409838 <sqrt@plt+0x80a8>
  407d58:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  407d5c:	add	x1, sp, #0x10
  407d60:	add	x0, x0, #0x800
  407d64:	mov	x2, x20
  407d68:	mov	x3, x20
  407d6c:	bl	409a64 <sqrt@plt+0x82d4>
  407d70:	ldr	x0, [x25, #904]
  407d74:	bl	401590 <getc@plt>
  407d78:	cmn	w0, #0x1
  407d7c:	b.eq	407a84 <sqrt@plt+0x62f4>  // b.none
  407d80:	cmp	w0, #0xa
  407d84:	b.ne	407d70 <sqrt@plt+0x65e0>  // b.any
  407d88:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407d8c:	ldr	w8, [x9, #880]
  407d90:	add	w8, w8, #0x1
  407d94:	str	w8, [x9, #880]
  407d98:	b	407a84 <sqrt@plt+0x62f4>
  407d9c:	ldr	w8, [x24, #912]
  407da0:	cmp	w8, #0x0
  407da4:	b.gt	407dc8 <sqrt@plt+0x6638>
  407da8:	add	x0, sp, #0x10
  407dac:	mov	w1, w26
  407db0:	bl	409828 <sqrt@plt+0x8098>
  407db4:	add	x1, sp, #0x10
  407db8:	mov	x0, x23
  407dbc:	mov	x2, x20
  407dc0:	mov	x3, x20
  407dc4:	bl	409a98 <sqrt@plt+0x8308>
  407dc8:	bl	406a90 <sqrt@plt+0x5300>
  407dcc:	b	407a84 <sqrt@plt+0x62f4>
  407dd0:	bl	405b2c <sqrt@plt+0x439c>
  407dd4:	mov	x26, x0
  407dd8:	bl	40646c <sqrt@plt+0x4cdc>
  407ddc:	mov	x0, x26
  407de0:	bl	401640 <_ZdaPv@plt>
  407de4:	b	407a84 <sqrt@plt+0x62f4>
  407de8:	bl	404d2c <sqrt@plt+0x359c>
  407dec:	ldr	x8, [x28, #920]
  407df0:	ldr	w9, [x8, #8]
  407df4:	add	w9, w9, w0
  407df8:	str	w9, [x8, #8]
  407dfc:	b	407a84 <sqrt@plt+0x62f4>
  407e00:	ldr	x8, [x28, #920]
  407e04:	ldr	x0, [x8, #24]
  407e08:	bl	4066f4 <sqrt@plt+0x4f64>
  407e0c:	ldr	x0, [x21, #896]
  407e10:	ldr	x1, [x28, #920]
  407e14:	ldr	x8, [x0]
  407e18:	ldr	x8, [x8, #32]
  407e1c:	blr	x8
  407e20:	b	407a84 <sqrt@plt+0x62f4>
  407e24:	ldr	w8, [x24, #912]
  407e28:	cmp	w8, #0x0
  407e2c:	b.gt	407e50 <sqrt@plt+0x66c0>
  407e30:	add	x0, sp, #0x10
  407e34:	mov	w1, w26
  407e38:	bl	409828 <sqrt@plt+0x8098>
  407e3c:	add	x1, sp, #0x10
  407e40:	mov	x0, x23
  407e44:	mov	x2, x20
  407e48:	mov	x3, x20
  407e4c:	bl	409a98 <sqrt@plt+0x8308>
  407e50:	ldr	x0, [x21, #896]
  407e54:	ldr	x8, [x0]
  407e58:	ldr	x8, [x8, #72]
  407e5c:	blr	x8
  407e60:	bl	404d2c <sqrt@plt+0x359c>
  407e64:	bl	404d2c <sqrt@plt+0x359c>
  407e68:	b	407a84 <sqrt@plt+0x62f4>
  407e6c:	ldr	w8, [x24, #912]
  407e70:	cmp	w8, #0x1
  407e74:	b.lt	407e94 <sqrt@plt+0x6704>  // b.tstop
  407e78:	ldr	x0, [x21, #896]
  407e7c:	ldr	x8, [x28, #920]
  407e80:	ldr	x9, [x0]
  407e84:	ldr	w1, [x8, #12]
  407e88:	ldr	x8, [x9, #56]
  407e8c:	blr	x8
  407e90:	ldr	w8, [x24, #912]
  407e94:	ldr	x26, [x21, #896]
  407e98:	add	w8, w8, #0x1
  407e9c:	str	w8, [x24, #912]
  407ea0:	bl	404d2c <sqrt@plt+0x359c>
  407ea4:	ldr	x8, [x26]
  407ea8:	mov	w1, w0
  407eac:	mov	x0, x26
  407eb0:	ldr	x8, [x8, #48]
  407eb4:	blr	x8
  407eb8:	ldr	x8, [x28, #920]
  407ebc:	str	wzr, [x8, #12]
  407ec0:	b	407a84 <sqrt@plt+0x62f4>
  407ec4:	bl	404d2c <sqrt@plt+0x359c>
  407ec8:	ldr	x8, [x28, #920]
  407ecc:	ldr	w9, [x8, #16]
  407ed0:	str	w0, [x8, #4]
  407ed4:	cmp	w9, w0
  407ed8:	b.ne	407a84 <sqrt@plt+0x62f4>  // b.any
  407edc:	str	wzr, [x8, #16]
  407ee0:	b	407a84 <sqrt@plt+0x62f4>
  407ee4:	ldr	w8, [x24, #912]
  407ee8:	cmp	w8, #0x0
  407eec:	b.gt	407f10 <sqrt@plt+0x6780>
  407ef0:	add	x0, sp, #0x10
  407ef4:	mov	w1, w26
  407ef8:	bl	409828 <sqrt@plt+0x8098>
  407efc:	add	x1, sp, #0x10
  407f00:	mov	x0, x23
  407f04:	mov	x2, x20
  407f08:	mov	x3, x20
  407f0c:	bl	409a98 <sqrt@plt+0x8308>
  407f10:	bl	404d2c <sqrt@plt+0x359c>
  407f14:	mov	w26, w0
  407f18:	bl	405f7c <sqrt@plt+0x47ec>
  407f1c:	ldrb	w1, [x0]
  407f20:	mov	x27, x0
  407f24:	cbz	w1, 407f5c <sqrt@plt+0x67cc>
  407f28:	ldr	x2, [x28, #920]
  407f2c:	add	x23, x27, #0x1
  407f30:	ldr	x0, [x21, #896]
  407f34:	add	x3, sp, #0x10
  407f38:	bl	4084d8 <sqrt@plt+0x6d48>
  407f3c:	ldr	x2, [x28, #920]
  407f40:	ldr	w8, [sp, #16]
  407f44:	ldr	w9, [x2, #8]
  407f48:	add	w8, w8, w26
  407f4c:	add	w8, w8, w9
  407f50:	str	w8, [x2, #8]
  407f54:	ldrb	w1, [x23], #1
  407f58:	cbnz	w1, 407f30 <sqrt@plt+0x67a0>
  407f5c:	mov	x0, x27
  407f60:	bl	401640 <_ZdaPv@plt>
  407f64:	adrp	x23, 411000 <_ZdlPvm@@Base+0x16e4>
  407f68:	add	x23, x23, #0x433
  407f6c:	b	407a84 <sqrt@plt+0x62f4>
  407f70:	add	x0, sp, #0x10
  407f74:	mov	w1, w26
  407f78:	bl	409828 <sqrt@plt+0x8098>
  407f7c:	add	x1, sp, #0x10
  407f80:	mov	x0, x23
  407f84:	mov	x2, x20
  407f88:	mov	x3, x20
  407f8c:	bl	409a98 <sqrt@plt+0x8308>
  407f90:	bl	405ea0 <sqrt@plt+0x4710>
  407f94:	mov	x1, x0
  407f98:	cmp	w1, #0xa
  407f9c:	b.eq	407fa8 <sqrt@plt+0x6818>  // b.none
  407fa0:	cmn	w1, #0x1
  407fa4:	b.ne	407a74 <sqrt@plt+0x62e4>  // b.any
  407fa8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  407fac:	add	x0, x0, #0x7e0
  407fb0:	b	407b60 <sqrt@plt+0x63d0>
  407fb4:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407fb8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  407fbc:	add	x1, x1, #0xed8
  407fc0:	add	x0, x0, #0x751
  407fc4:	mov	x2, x1
  407fc8:	mov	x3, x1
  407fcc:	bl	409a98 <sqrt@plt+0x8308>
  407fd0:	bl	406530 <sqrt@plt+0x4da0>
  407fd4:	tbnz	w0, #0, 4079fc <sqrt@plt+0x626c>
  407fd8:	ldr	w8, [x22, #880]
  407fdc:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  407fe0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  407fe4:	add	x1, x1, #0xed8
  407fe8:	sub	w8, w8, #0x1
  407fec:	add	x0, x0, #0x593
  407ff0:	mov	x2, x1
  407ff4:	mov	x3, x1
  407ff8:	str	w8, [x22, #880]
  407ffc:	bl	409a64 <sqrt@plt+0x82d4>
  408000:	ldr	w8, [x22, #880]
  408004:	add	w8, w8, #0x1
  408008:	str	w8, [x22, #880]
  40800c:	bl	406204 <sqrt@plt+0x4a74>
  408010:	cmp	w0, #0x78
  408014:	b.ne	407a08 <sqrt@plt+0x6278>  // b.any
  408018:	b	407a24 <sqrt@plt+0x6294>
  40801c:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408020:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  408024:	add	x1, x1, #0xed8
  408028:	add	x0, x0, #0x778
  40802c:	mov	x2, x1
  408030:	mov	x3, x1
  408034:	bl	409a98 <sqrt@plt+0x8308>
  408038:	mov	x0, x19
  40803c:	bl	401640 <_ZdaPv@plt>
  408040:	bl	406530 <sqrt@plt+0x4da0>
  408044:	tbnz	w0, #0, 407a48 <sqrt@plt+0x62b8>
  408048:	ldr	w8, [x22, #880]
  40804c:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408050:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  408054:	add	x1, x1, #0xed8
  408058:	sub	w8, w8, #0x1
  40805c:	add	x0, x0, #0x593
  408060:	mov	x2, x1
  408064:	mov	x3, x1
  408068:	str	w8, [x22, #880]
  40806c:	bl	409a64 <sqrt@plt+0x82d4>
  408070:	ldr	w8, [x22, #880]
  408074:	add	w8, w8, #0x1
  408078:	str	w8, [x22, #880]
  40807c:	ldr	x8, [x21, #896]
  408080:	cbnz	x8, 407a50 <sqrt@plt+0x62c0>
  408084:	bl	403b2c <sqrt@plt+0x239c>
  408088:	str	x0, [x21, #896]
  40808c:	b	407a50 <sqrt@plt+0x62c0>
  408090:	mov	w27, #0x1                   	// #1
  408094:	ldr	w8, [x24, #912]
  408098:	cmp	w8, #0x1
  40809c:	b.lt	4080b8 <sqrt@plt+0x6928>  // b.tstop
  4080a0:	ldr	x0, [x21, #896]
  4080a4:	ldr	x8, [x28, #920]
  4080a8:	ldr	x9, [x0]
  4080ac:	ldr	w1, [x8, #12]
  4080b0:	ldr	x8, [x9, #56]
  4080b4:	blr	x8
  4080b8:	ldr	x0, [x21, #896]
  4080bc:	cbz	x0, 4080cc <sqrt@plt+0x693c>
  4080c0:	ldr	x8, [x0]
  4080c4:	ldr	x8, [x8, #8]
  4080c8:	blr	x8
  4080cc:	ldr	x0, [x25, #904]
  4080d0:	str	xzr, [x21, #896]
  4080d4:	bl	4014f0 <fclose@plt>
  4080d8:	tbnz	w27, #0, 4080f8 <sqrt@plt+0x6968>
  4080dc:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4080e0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  4080e4:	add	x1, x1, #0xed8
  4080e8:	add	x0, x0, #0x81a
  4080ec:	mov	x2, x1
  4080f0:	mov	x3, x1
  4080f4:	bl	409a64 <sqrt@plt+0x82d4>
  4080f8:	ldr	x0, [x28, #920]
  4080fc:	ldr	x19, [x0, #24]
  408100:	cbz	x19, 408118 <sqrt@plt+0x6988>
  408104:	mov	x0, x19
  408108:	bl	40891c <sqrt@plt+0x718c>
  40810c:	mov	x0, x19
  408110:	bl	40f910 <_ZdlPv@@Base>
  408114:	ldr	x0, [x28, #920]
  408118:	ldr	x19, [x0, #32]
  40811c:	cbz	x19, 408134 <sqrt@plt+0x69a4>
  408120:	mov	x0, x19
  408124:	bl	40891c <sqrt@plt+0x718c>
  408128:	mov	x0, x19
  40812c:	bl	40f910 <_ZdlPv@@Base>
  408130:	ldr	x0, [x28, #920]
  408134:	cbz	x0, 40813c <sqrt@plt+0x69ac>
  408138:	bl	40f910 <_ZdlPv@@Base>
  40813c:	str	xzr, [x28, #920]
  408140:	ldp	x20, x19, [sp, #112]
  408144:	ldp	x22, x21, [sp, #96]
  408148:	ldp	x24, x23, [sp, #80]
  40814c:	ldp	x26, x25, [sp, #64]
  408150:	ldp	x28, x27, [sp, #48]
  408154:	ldp	x29, x30, [sp, #32]
  408158:	add	sp, sp, #0x80
  40815c:	ret
  408160:	stp	x1, x2, [x0]
  408164:	ret
  408168:	adrp	x8, 411000 <_ZdlPvm@@Base+0x16e4>
  40816c:	add	x8, x8, #0x878
  408170:	stp	xzr, xzr, [x0, #8]
  408174:	str	x8, [x0]
  408178:	str	wzr, [x0, #24]
  40817c:	ret
  408180:	stp	x29, x30, [sp, #-32]!
  408184:	stp	x20, x19, [sp, #16]
  408188:	mov	x29, sp
  40818c:	mov	x19, x0
  408190:	ldr	x0, [x0, #16]
  408194:	adrp	x8, 411000 <_ZdlPvm@@Base+0x16e4>
  408198:	add	x8, x8, #0x878
  40819c:	str	x8, [x19]
  4081a0:	cbz	x0, 4081b4 <sqrt@plt+0x6a24>
  4081a4:	bl	401640 <_ZdaPv@plt>
  4081a8:	b	4081b4 <sqrt@plt+0x6a24>
  4081ac:	mov	x0, x20
  4081b0:	bl	40f910 <_ZdlPv@@Base>
  4081b4:	ldr	x20, [x19, #8]
  4081b8:	cbz	x20, 4081dc <sqrt@plt+0x6a4c>
  4081bc:	ldr	x8, [x20, #8]
  4081c0:	str	x8, [x19, #8]
  4081c4:	ldr	x0, [x20]
  4081c8:	cbz	x0, 4081ac <sqrt@plt+0x6a1c>
  4081cc:	ldr	x8, [x0]
  4081d0:	ldr	x8, [x8, #8]
  4081d4:	blr	x8
  4081d8:	b	4081ac <sqrt@plt+0x6a1c>
  4081dc:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4081e0:	ldr	x19, [x8, #504]
  4081e4:	mov	x0, x19
  4081e8:	bl	401730 <ferror@plt>
  4081ec:	cbz	w0, 408210 <sqrt@plt+0x6a80>
  4081f0:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4081f4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  4081f8:	add	x1, x1, #0xed8
  4081fc:	add	x0, x0, #0x900
  408200:	mov	x2, x1
  408204:	mov	x3, x1
  408208:	bl	409a98 <sqrt@plt+0x8308>
  40820c:	b	40821c <sqrt@plt+0x6a8c>
  408210:	mov	x0, x19
  408214:	bl	401610 <fflush@plt>
  408218:	tbnz	w0, #31, 4081f0 <sqrt@plt+0x6a60>
  40821c:	ldp	x20, x19, [sp, #16]
  408220:	ldp	x29, x30, [sp], #32
  408224:	ret
  408228:	bl	408884 <sqrt@plt+0x70f4>
  40822c:	brk	#0x1
  408230:	stp	x29, x30, [sp, #-80]!
  408234:	str	x25, [sp, #16]
  408238:	stp	x24, x23, [sp, #32]
  40823c:	stp	x22, x21, [sp, #48]
  408240:	stp	x20, x19, [sp, #64]
  408244:	mov	x29, sp
  408248:	mov	x21, x2
  40824c:	mov	w19, w1
  408250:	mov	x20, x0
  408254:	tbnz	w1, #31, 408268 <sqrt@plt+0x6ad8>
  408258:	ldr	w24, [x20, #24]
  40825c:	cmp	w24, w19
  408260:	b.le	408284 <sqrt@plt+0x6af4>
  408264:	b	408374 <sqrt@plt+0x6be4>
  408268:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40826c:	add	x1, x1, #0x90d
  408270:	mov	w0, #0x64                  	// #100
  408274:	bl	408890 <sqrt@plt+0x7100>
  408278:	ldr	w24, [x20, #24]
  40827c:	cmp	w24, w19
  408280:	b.gt	408374 <sqrt@plt+0x6be4>
  408284:	sxtw	x23, w24
  408288:	cbz	w23, 40831c <sqrt@plt+0x6b8c>
  40828c:	lsl	w8, w24, #1
  408290:	cmp	w8, w19
  408294:	csinc	w8, w8, w19, gt
  408298:	ldr	x22, [x20, #16]
  40829c:	sxtw	x25, w8
  4082a0:	str	w8, [x20, #24]
  4082a4:	sbfiz	x8, x8, #3, #32
  4082a8:	cmp	xzr, x25, lsr #61
  4082ac:	csinv	x0, x8, xzr, eq  // eq = none
  4082b0:	bl	401440 <_Znam@plt>
  4082b4:	cmp	w23, #0x1
  4082b8:	str	x0, [x20, #16]
  4082bc:	b.lt	4082f0 <sqrt@plt+0x6b60>  // b.tstop
  4082c0:	ldr	x8, [x22]
  4082c4:	cmp	w24, #0x1
  4082c8:	str	x8, [x0]
  4082cc:	b.eq	4082f0 <sqrt@plt+0x6b60>  // b.none
  4082d0:	mov	w8, #0x1                   	// #1
  4082d4:	lsl	x10, x8, #3
  4082d8:	ldr	x9, [x20, #16]
  4082dc:	ldr	x11, [x22, x10]
  4082e0:	add	x8, x8, #0x1
  4082e4:	cmp	x24, x8
  4082e8:	str	x11, [x9, x10]
  4082ec:	b.ne	4082d4 <sqrt@plt+0x6b44>  // b.any
  4082f0:	cmp	w23, w25
  4082f4:	b.ge	40830c <sqrt@plt+0x6b7c>  // b.tcont
  4082f8:	ldr	x8, [x20, #16]
  4082fc:	str	xzr, [x8, x23, lsl #3]
  408300:	add	x23, x23, #0x1
  408304:	cmp	x25, x23
  408308:	b.ne	4082f8 <sqrt@plt+0x6b68>  // b.any
  40830c:	cbz	x22, 408374 <sqrt@plt+0x6be4>
  408310:	mov	x0, x22
  408314:	bl	401640 <_ZdaPv@plt>
  408318:	b	408374 <sqrt@plt+0x6be4>
  40831c:	cmp	w19, #0xa
  408320:	mov	w8, #0xa                   	// #10
  408324:	csinc	w22, w8, w19, lt  // lt = tstop
  408328:	sxtw	x8, w22
  40832c:	sbfiz	x9, x22, #3, #32
  408330:	cmp	xzr, x8, lsr #61
  408334:	csinv	x0, x9, xzr, eq  // eq = none
  408338:	str	w22, [x20, #24]
  40833c:	bl	401440 <_Znam@plt>
  408340:	cmp	w22, #0x1
  408344:	str	x0, [x20, #16]
  408348:	b.lt	408374 <sqrt@plt+0x6be4>  // b.tstop
  40834c:	cmp	w22, #0x1
  408350:	str	xzr, [x0]
  408354:	b.eq	408374 <sqrt@plt+0x6be4>  // b.none
  408358:	mov	w8, w22
  40835c:	mov	w9, #0x1                   	// #1
  408360:	ldr	x10, [x20, #16]
  408364:	str	xzr, [x10, x9, lsl #3]
  408368:	add	x9, x9, #0x1
  40836c:	cmp	x8, x9
  408370:	b.ne	408360 <sqrt@plt+0x6bd0>  // b.any
  408374:	ldr	x22, [x20, #8]
  408378:	cbz	x22, 408398 <sqrt@plt+0x6c08>
  40837c:	ldr	x0, [x22]
  408380:	bl	40adb0 <sqrt@plt+0x9620>
  408384:	mov	x1, x21
  408388:	bl	401680 <strcmp@plt>
  40838c:	cbz	w0, 4083e8 <sqrt@plt+0x6c58>
  408390:	ldr	x22, [x22, #8]
  408394:	cbnz	x22, 40837c <sqrt@plt+0x6bec>
  408398:	ldr	x8, [x20]
  40839c:	mov	x0, x20
  4083a0:	mov	x1, x21
  4083a4:	ldr	x8, [x8, #64]
  4083a8:	blr	x8
  4083ac:	mov	x21, x0
  4083b0:	cbnz	x0, 4083d0 <sqrt@plt+0x6c40>
  4083b4:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4083b8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  4083bc:	add	x1, x1, #0xed8
  4083c0:	add	x0, x0, #0x92c
  4083c4:	mov	x2, x1
  4083c8:	mov	x3, x1
  4083cc:	bl	409a98 <sqrt@plt+0x8308>
  4083d0:	mov	w0, #0x10                  	// #16
  4083d4:	bl	40f86c <_Znwm@@Base>
  4083d8:	ldr	x8, [x20, #8]
  4083dc:	stp	x21, x8, [x0]
  4083e0:	str	x0, [x20, #8]
  4083e4:	b	4083ec <sqrt@plt+0x6c5c>
  4083e8:	ldr	x21, [x22]
  4083ec:	ldr	x8, [x20, #16]
  4083f0:	ldr	x25, [sp, #16]
  4083f4:	str	x21, [x8, w19, sxtw #3]
  4083f8:	ldp	x20, x19, [sp, #64]
  4083fc:	ldp	x22, x21, [sp, #48]
  408400:	ldp	x24, x23, [sp, #32]
  408404:	ldp	x29, x30, [sp], #80
  408408:	ret
  40840c:	stp	x29, x30, [sp, #-48]!
  408410:	str	x21, [sp, #16]
  408414:	stp	x20, x19, [sp, #32]
  408418:	mov	x29, sp
  40841c:	ldr	x21, [x0, #8]
  408420:	mov	x19, x0
  408424:	mov	x20, x1
  408428:	cbz	x21, 408448 <sqrt@plt+0x6cb8>
  40842c:	ldr	x0, [x21]
  408430:	bl	40adb0 <sqrt@plt+0x9620>
  408434:	mov	x1, x20
  408438:	bl	401680 <strcmp@plt>
  40843c:	cbz	w0, 408498 <sqrt@plt+0x6d08>
  408440:	ldr	x21, [x21, #8]
  408444:	cbnz	x21, 40842c <sqrt@plt+0x6c9c>
  408448:	ldr	x8, [x19]
  40844c:	mov	x0, x19
  408450:	mov	x1, x20
  408454:	ldr	x8, [x8, #64]
  408458:	blr	x8
  40845c:	mov	x20, x0
  408460:	cbnz	x0, 408480 <sqrt@plt+0x6cf0>
  408464:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408468:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  40846c:	add	x1, x1, #0xed8
  408470:	add	x0, x0, #0x92c
  408474:	mov	x2, x1
  408478:	mov	x3, x1
  40847c:	bl	409a98 <sqrt@plt+0x8308>
  408480:	mov	w0, #0x10                  	// #16
  408484:	bl	40f86c <_Znwm@@Base>
  408488:	ldr	x8, [x19, #8]
  40848c:	stp	x20, x8, [x0]
  408490:	str	x0, [x19, #8]
  408494:	b	40849c <sqrt@plt+0x6d0c>
  408498:	ldr	x20, [x21]
  40849c:	mov	x0, x20
  4084a0:	ldp	x20, x19, [sp, #32]
  4084a4:	ldr	x21, [sp, #16]
  4084a8:	ldp	x29, x30, [sp], #48
  4084ac:	ret
  4084b0:	mov	x0, x1
  4084b4:	mov	x1, xzr
  4084b8:	mov	w2, wzr
  4084bc:	b	40b348 <sqrt@plt+0x9bb8>
  4084c0:	ret
  4084c4:	ret
  4084c8:	ret
  4084cc:	ret
  4084d0:	ret
  4084d4:	ret
  4084d8:	sub	sp, sp, #0x40
  4084dc:	stp	x29, x30, [sp, #16]
  4084e0:	str	x21, [sp, #32]
  4084e4:	stp	x20, x19, [sp, #48]
  4084e8:	add	x29, sp, #0x10
  4084ec:	mov	x19, x3
  4084f0:	strb	w1, [x29, #28]
  4084f4:	add	x1, x29, #0x1c
  4084f8:	add	x3, x29, #0x18
  4084fc:	add	x4, sp, #0x8
  408500:	mov	x20, x2
  408504:	mov	x21, x0
  408508:	strb	wzr, [x29, #29]
  40850c:	bl	408554 <sqrt@plt+0x6dc4>
  408510:	ldr	x8, [x21]
  408514:	ldr	x2, [sp, #8]
  408518:	ldr	w4, [x29, #24]
  40851c:	mov	x1, x0
  408520:	ldr	x8, [x8, #96]
  408524:	mov	x0, x21
  408528:	mov	x3, x20
  40852c:	mov	x5, xzr
  408530:	blr	x8
  408534:	cbz	x19, 408540 <sqrt@plt+0x6db0>
  408538:	ldr	w8, [x29, #24]
  40853c:	str	w8, [x19]
  408540:	ldp	x20, x19, [sp, #48]
  408544:	ldr	x21, [sp, #32]
  408548:	ldp	x29, x30, [sp, #16]
  40854c:	add	sp, sp, #0x40
  408550:	ret
  408554:	sub	sp, sp, #0x60
  408558:	stp	x29, x30, [sp, #32]
  40855c:	stp	x24, x23, [sp, #48]
  408560:	stp	x22, x21, [sp, #64]
  408564:	stp	x20, x19, [sp, #80]
  408568:	add	x29, sp, #0x20
  40856c:	mov	x24, x0
  408570:	mov	x0, x1
  408574:	mov	x22, x4
  408578:	mov	x21, x3
  40857c:	mov	x23, x2
  408580:	mov	x19, x1
  408584:	bl	40f4cc <sqrt@plt+0xdd3c>
  408588:	ldr	w1, [x23]
  40858c:	tbnz	w1, #31, 4085d8 <sqrt@plt+0x6e48>
  408590:	ldr	w8, [x24, #24]
  408594:	cmp	w1, w8
  408598:	b.ge	4085d8 <sqrt@plt+0x6e48>  // b.tcont
  40859c:	ldr	x8, [x24, #16]
  4085a0:	mov	x20, x0
  4085a4:	ldr	x0, [x8, x1, lsl #3]
  4085a8:	str	x0, [x22]
  4085ac:	cbz	x0, 40861c <sqrt@plt+0x6e8c>
  4085b0:	mov	x1, x20
  4085b4:	bl	40a424 <sqrt@plt+0x8c94>
  4085b8:	cbz	w0, 408630 <sqrt@plt+0x6ea0>
  4085bc:	ldr	x0, [x22]
  4085c0:	ldr	w2, [x23, #4]
  4085c4:	mov	x1, x20
  4085c8:	bl	40a534 <sqrt@plt+0x8da4>
  4085cc:	cbz	x21, 408600 <sqrt@plt+0x6e70>
  4085d0:	str	w0, [x21]
  4085d4:	b	408600 <sqrt@plt+0x6e70>
  4085d8:	add	x0, sp, #0x10
  4085dc:	bl	409808 <sqrt@plt+0x8078>
  4085e0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  4085e4:	add	x0, x0, #0x944
  4085e8:	adrp	x2, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4085ec:	add	x2, x2, #0xed8
  4085f0:	add	x1, sp, #0x10
  4085f4:	mov	x3, x2
  4085f8:	bl	409a30 <sqrt@plt+0x82a0>
  4085fc:	mov	x20, xzr
  408600:	mov	x0, x20
  408604:	ldp	x20, x19, [sp, #80]
  408608:	ldp	x22, x21, [sp, #64]
  40860c:	ldp	x24, x23, [sp, #48]
  408610:	ldp	x29, x30, [sp, #32]
  408614:	add	sp, sp, #0x60
  408618:	ret
  40861c:	add	x0, sp, #0x10
  408620:	bl	409808 <sqrt@plt+0x8078>
  408624:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  408628:	add	x0, x0, #0x95b
  40862c:	b	4085e8 <sqrt@plt+0x6e58>
  408630:	ldrb	w8, [x19]
  408634:	cbz	w8, 408640 <sqrt@plt+0x6eb0>
  408638:	ldrb	w8, [x19, #1]
  40863c:	cbz	w8, 40866c <sqrt@plt+0x6edc>
  408640:	ldr	x0, [x22]
  408644:	bl	40adb0 <sqrt@plt+0x9620>
  408648:	mov	x1, x0
  40864c:	add	x0, sp, #0x10
  408650:	bl	4097e0 <sqrt@plt+0x8050>
  408654:	mov	x0, sp
  408658:	mov	x1, x19
  40865c:	bl	4097e0 <sqrt@plt+0x8050>
  408660:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  408664:	add	x0, x0, #0x9a3
  408668:	b	408694 <sqrt@plt+0x6f04>
  40866c:	ldr	x0, [x22]
  408670:	bl	40adb0 <sqrt@plt+0x9620>
  408674:	mov	x1, x0
  408678:	add	x0, sp, #0x10
  40867c:	bl	4097e0 <sqrt@plt+0x8050>
  408680:	ldrb	w1, [x19]
  408684:	mov	x0, sp
  408688:	bl	409828 <sqrt@plt+0x8098>
  40868c:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  408690:	add	x0, x0, #0x973
  408694:	adrp	x3, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408698:	add	x3, x3, #0xed8
  40869c:	add	x1, sp, #0x10
  4086a0:	mov	x2, sp
  4086a4:	b	4085f8 <sqrt@plt+0x6e68>
  4086a8:	sub	sp, sp, #0x40
  4086ac:	stp	x29, x30, [sp, #16]
  4086b0:	stp	x22, x21, [sp, #32]
  4086b4:	stp	x20, x19, [sp, #48]
  4086b8:	add	x29, sp, #0x10
  4086bc:	mov	x19, x3
  4086c0:	add	x3, sp, #0x4
  4086c4:	add	x4, sp, #0x8
  4086c8:	mov	x21, x2
  4086cc:	mov	x20, x1
  4086d0:	mov	x22, x0
  4086d4:	bl	408554 <sqrt@plt+0x6dc4>
  4086d8:	cbz	x0, 40870c <sqrt@plt+0x6f7c>
  4086dc:	ldr	x8, [x22]
  4086e0:	ldr	x2, [sp, #8]
  4086e4:	ldr	w4, [sp, #4]
  4086e8:	mov	x1, x0
  4086ec:	ldr	x8, [x8, #96]
  4086f0:	mov	x0, x22
  4086f4:	mov	x3, x21
  4086f8:	mov	x5, x20
  4086fc:	blr	x8
  408700:	cbz	x19, 40870c <sqrt@plt+0x6f7c>
  408704:	ldr	w8, [sp, #4]
  408708:	str	w8, [x19]
  40870c:	ldp	x20, x19, [sp, #48]
  408710:	ldp	x22, x21, [sp, #32]
  408714:	ldp	x29, x30, [sp, #16]
  408718:	add	sp, sp, #0x40
  40871c:	ret
  408720:	sub	sp, sp, #0x60
  408724:	stp	x29, x30, [sp, #32]
  408728:	stp	x24, x23, [sp, #48]
  40872c:	stp	x22, x21, [sp, #64]
  408730:	stp	x20, x19, [sp, #80]
  408734:	add	x29, sp, #0x20
  408738:	mov	x20, x0
  40873c:	mov	w0, w1
  408740:	mov	x22, x3
  408744:	mov	x19, x2
  408748:	mov	w21, w1
  40874c:	bl	40f4b8 <sqrt@plt+0xdd28>
  408750:	ldr	w1, [x19]
  408754:	tbnz	w1, #31, 4087d4 <sqrt@plt+0x7044>
  408758:	ldr	w8, [x20, #24]
  40875c:	cmp	w1, w8
  408760:	b.ge	4087d4 <sqrt@plt+0x7044>  // b.tcont
  408764:	ldr	x8, [x20, #16]
  408768:	ldr	x24, [x8, x1, lsl #3]
  40876c:	cbz	x24, 408810 <sqrt@plt+0x7080>
  408770:	mov	x23, x0
  408774:	mov	x0, x24
  408778:	mov	x1, x23
  40877c:	bl	40a424 <sqrt@plt+0x8c94>
  408780:	cbz	w0, 408824 <sqrt@plt+0x7094>
  408784:	ldr	w2, [x19, #4]
  408788:	mov	x0, x24
  40878c:	mov	x1, x23
  408790:	bl	40a534 <sqrt@plt+0x8da4>
  408794:	mov	w4, w0
  408798:	cbz	x22, 4087a0 <sqrt@plt+0x7010>
  40879c:	str	w4, [x22]
  4087a0:	ldr	x8, [x20]
  4087a4:	mov	x0, x20
  4087a8:	mov	x1, x23
  4087ac:	mov	x2, x24
  4087b0:	ldr	x6, [x8, #96]
  4087b4:	mov	x3, x19
  4087b8:	ldp	x20, x19, [sp, #80]
  4087bc:	ldp	x22, x21, [sp, #64]
  4087c0:	ldp	x24, x23, [sp, #48]
  4087c4:	ldp	x29, x30, [sp, #32]
  4087c8:	mov	x5, xzr
  4087cc:	add	sp, sp, #0x60
  4087d0:	br	x6
  4087d4:	add	x0, sp, #0x10
  4087d8:	bl	409808 <sqrt@plt+0x8078>
  4087dc:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  4087e0:	add	x0, x0, #0x944
  4087e4:	adrp	x2, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4087e8:	add	x2, x2, #0xed8
  4087ec:	add	x1, sp, #0x10
  4087f0:	mov	x3, x2
  4087f4:	bl	409a30 <sqrt@plt+0x82a0>
  4087f8:	ldp	x20, x19, [sp, #80]
  4087fc:	ldp	x22, x21, [sp, #64]
  408800:	ldp	x24, x23, [sp, #48]
  408804:	ldp	x29, x30, [sp, #32]
  408808:	add	sp, sp, #0x60
  40880c:	ret
  408810:	add	x0, sp, #0x10
  408814:	bl	409808 <sqrt@plt+0x8078>
  408818:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  40881c:	add	x0, x0, #0x95b
  408820:	b	4087e4 <sqrt@plt+0x7054>
  408824:	mov	x0, x24
  408828:	bl	40adb0 <sqrt@plt+0x9620>
  40882c:	mov	x1, x0
  408830:	add	x0, sp, #0x10
  408834:	bl	4097e0 <sqrt@plt+0x8050>
  408838:	mov	x0, sp
  40883c:	mov	w1, w21
  408840:	bl	409808 <sqrt@plt+0x8078>
  408844:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  408848:	adrp	x3, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40884c:	add	x0, x0, #0x9d5
  408850:	add	x3, x3, #0xed8
  408854:	add	x1, sp, #0x10
  408858:	mov	x2, sp
  40885c:	b	4087f4 <sqrt@plt+0x7064>
  408860:	tbnz	w1, #31, 40887c <sqrt@plt+0x70ec>
  408864:	ldr	w8, [x0, #24]
  408868:	cmp	w8, w1
  40886c:	b.le	40887c <sqrt@plt+0x70ec>
  408870:	ldr	x8, [x0, #16]
  408874:	ldr	x0, [x8, w1, uxtw #3]
  408878:	ret
  40887c:	mov	x0, xzr
  408880:	ret
  408884:	str	x30, [sp, #-16]!
  408888:	bl	4014d0 <__cxa_begin_catch@plt>
  40888c:	bl	401490 <_ZSt9terminatev@plt>
  408890:	stp	x29, x30, [sp, #-48]!
  408894:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  408898:	ldr	x2, [x8, #1000]
  40889c:	str	x21, [sp, #16]
  4088a0:	stp	x20, x19, [sp, #32]
  4088a4:	mov	x19, x1
  4088a8:	mov	w20, w0
  4088ac:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4088b0:	mov	x29, sp
  4088b4:	cbz	x2, 4088c8 <sqrt@plt+0x7138>
  4088b8:	ldr	x0, [x21, #512]
  4088bc:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  4088c0:	add	x1, x1, #0xa06
  4088c4:	bl	4014b0 <fprintf@plt>
  4088c8:	ldr	x0, [x21, #512]
  4088cc:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  4088d0:	add	x1, x1, #0xa0b
  4088d4:	mov	w2, w20
  4088d8:	mov	x3, x19
  4088dc:	bl	4014b0 <fprintf@plt>
  4088e0:	ldr	x0, [x21, #512]
  4088e4:	bl	401610 <fflush@plt>
  4088e8:	bl	4016b0 <abort@plt>
  4088ec:	str	xzr, [x0, #32]
  4088f0:	ldr	x8, [x1, #32]
  4088f4:	str	x8, [x0, #32]
  4088f8:	ldr	x8, [x1]
  4088fc:	str	x8, [x0]
  408900:	ldr	w8, [x1, #8]
  408904:	str	w8, [x0, #8]
  408908:	ldr	w8, [x1, #12]
  40890c:	str	w8, [x0, #12]
  408910:	ldr	w8, [x1, #16]
  408914:	str	w8, [x0, #16]
  408918:	ret
  40891c:	ret
  408920:	ldr	w8, [x0]
  408924:	ldr	w9, [x1]
  408928:	cmp	w8, w9
  40892c:	b.ne	408a20 <sqrt@plt+0x7290>  // b.any
  408930:	sub	w8, w8, #0x1
  408934:	cmp	w8, #0x3
  408938:	b.hi	4089d0 <sqrt@plt+0x7240>  // b.pmore
  40893c:	adrp	x9, 411000 <_ZdlPvm@@Base+0x16e4>
  408940:	add	x9, x9, #0xa34
  408944:	adr	x10, 408954 <sqrt@plt+0x71c4>
  408948:	ldrb	w11, [x9, x8]
  40894c:	add	x10, x10, x11, lsl #2
  408950:	br	x10
  408954:	ldr	w8, [x0, #4]
  408958:	ldr	w9, [x1, #4]
  40895c:	cmp	w8, w9
  408960:	b.ne	408a20 <sqrt@plt+0x7290>  // b.any
  408964:	ldr	w8, [x0, #8]
  408968:	ldr	w9, [x1, #8]
  40896c:	cmp	w8, w9
  408970:	b.ne	408a20 <sqrt@plt+0x7290>  // b.any
  408974:	ldr	w8, [x0, #12]
  408978:	ldr	w9, [x1, #12]
  40897c:	cmp	w8, w9
  408980:	b.eq	4089d0 <sqrt@plt+0x7240>  // b.none
  408984:	b	408a20 <sqrt@plt+0x7290>
  408988:	ldr	w8, [x0, #4]
  40898c:	ldr	w9, [x1, #4]
  408990:	cmp	w8, w9
  408994:	b.ne	408a20 <sqrt@plt+0x7290>  // b.any
  408998:	ldr	w8, [x0, #8]
  40899c:	ldr	w9, [x1, #8]
  4089a0:	cmp	w8, w9
  4089a4:	b.ne	408a20 <sqrt@plt+0x7290>  // b.any
  4089a8:	ldr	w8, [x0, #12]
  4089ac:	ldr	w9, [x1, #12]
  4089b0:	cmp	w8, w9
  4089b4:	b.eq	4089d0 <sqrt@plt+0x7240>  // b.none
  4089b8:	mov	w0, wzr
  4089bc:	ret
  4089c0:	ldr	w8, [x0, #4]
  4089c4:	ldr	w9, [x1, #4]
  4089c8:	cmp	w8, w9
  4089cc:	b.ne	408a20 <sqrt@plt+0x7290>  // b.any
  4089d0:	mov	w0, #0x1                   	// #1
  4089d4:	ret
  4089d8:	ldr	w8, [x0, #4]
  4089dc:	ldr	w9, [x1, #4]
  4089e0:	cmp	w8, w9
  4089e4:	b.ne	408a20 <sqrt@plt+0x7290>  // b.any
  4089e8:	ldr	w8, [x0, #8]
  4089ec:	ldr	w9, [x1, #8]
  4089f0:	cmp	w8, w9
  4089f4:	b.ne	408a20 <sqrt@plt+0x7290>  // b.any
  4089f8:	ldr	w8, [x0, #12]
  4089fc:	ldr	w9, [x1, #12]
  408a00:	cmp	w8, w9
  408a04:	b.ne	408a20 <sqrt@plt+0x7290>  // b.any
  408a08:	ldr	w8, [x0, #16]
  408a0c:	ldr	w9, [x1, #16]
  408a10:	cmp	w8, w9
  408a14:	b.eq	4089d0 <sqrt@plt+0x7240>  // b.none
  408a18:	mov	w0, wzr
  408a1c:	ret
  408a20:	mov	w0, wzr
  408a24:	ret
  408a28:	ldr	w8, [x0]
  408a2c:	ldr	w9, [x1]
  408a30:	cmp	w8, w9
  408a34:	b.ne	408b28 <sqrt@plt+0x7398>  // b.any
  408a38:	sub	w8, w8, #0x1
  408a3c:	cmp	w8, #0x3
  408a40:	b.hi	408ad8 <sqrt@plt+0x7348>  // b.pmore
  408a44:	adrp	x9, 411000 <_ZdlPvm@@Base+0x16e4>
  408a48:	add	x9, x9, #0xa38
  408a4c:	adr	x10, 408a5c <sqrt@plt+0x72cc>
  408a50:	ldrb	w11, [x9, x8]
  408a54:	add	x10, x10, x11, lsl #2
  408a58:	br	x10
  408a5c:	ldr	w8, [x0, #4]
  408a60:	ldr	w9, [x1, #4]
  408a64:	cmp	w8, w9
  408a68:	b.ne	408b28 <sqrt@plt+0x7398>  // b.any
  408a6c:	ldr	w8, [x0, #8]
  408a70:	ldr	w9, [x1, #8]
  408a74:	cmp	w8, w9
  408a78:	b.ne	408b28 <sqrt@plt+0x7398>  // b.any
  408a7c:	ldr	w8, [x0, #12]
  408a80:	ldr	w9, [x1, #12]
  408a84:	cmp	w8, w9
  408a88:	b.eq	408ad8 <sqrt@plt+0x7348>  // b.none
  408a8c:	b	408b28 <sqrt@plt+0x7398>
  408a90:	ldr	w8, [x0, #4]
  408a94:	ldr	w9, [x1, #4]
  408a98:	cmp	w8, w9
  408a9c:	b.ne	408b28 <sqrt@plt+0x7398>  // b.any
  408aa0:	ldr	w8, [x0, #8]
  408aa4:	ldr	w9, [x1, #8]
  408aa8:	cmp	w8, w9
  408aac:	b.ne	408b28 <sqrt@plt+0x7398>  // b.any
  408ab0:	ldr	w8, [x0, #12]
  408ab4:	ldr	w9, [x1, #12]
  408ab8:	cmp	w8, w9
  408abc:	b.eq	408ad8 <sqrt@plt+0x7348>  // b.none
  408ac0:	mov	w0, #0x1                   	// #1
  408ac4:	ret
  408ac8:	ldr	w8, [x0, #4]
  408acc:	ldr	w9, [x1, #4]
  408ad0:	cmp	w8, w9
  408ad4:	b.ne	408b28 <sqrt@plt+0x7398>  // b.any
  408ad8:	mov	w0, wzr
  408adc:	ret
  408ae0:	ldr	w8, [x0, #4]
  408ae4:	ldr	w9, [x1, #4]
  408ae8:	cmp	w8, w9
  408aec:	b.ne	408b28 <sqrt@plt+0x7398>  // b.any
  408af0:	ldr	w8, [x0, #8]
  408af4:	ldr	w9, [x1, #8]
  408af8:	cmp	w8, w9
  408afc:	b.ne	408b28 <sqrt@plt+0x7398>  // b.any
  408b00:	ldr	w8, [x0, #12]
  408b04:	ldr	w9, [x1, #12]
  408b08:	cmp	w8, w9
  408b0c:	b.ne	408b28 <sqrt@plt+0x7398>  // b.any
  408b10:	ldr	w8, [x0, #16]
  408b14:	ldr	w9, [x1, #16]
  408b18:	cmp	w8, w9
  408b1c:	b.eq	408ad8 <sqrt@plt+0x7348>  // b.none
  408b20:	mov	w0, #0x1                   	// #1
  408b24:	ret
  408b28:	mov	w0, #0x1                   	// #1
  408b2c:	ret
  408b30:	ldr	w8, [x0, #4]
  408b34:	str	w8, [x1]
  408b38:	ldr	w8, [x0, #8]
  408b3c:	str	w8, [x1, #4]
  408b40:	ldr	w8, [x0, #12]
  408b44:	str	w8, [x1, #8]
  408b48:	ldr	w8, [x0, #16]
  408b4c:	str	w8, [x1, #12]
  408b50:	ldr	w0, [x0]
  408b54:	ret
  408b58:	str	wzr, [x0]
  408b5c:	ret
  408b60:	mov	w9, #0xffff                	// #65535
  408b64:	cmp	w1, w9
  408b68:	mov	w8, #0x3                   	// #3
  408b6c:	csel	w10, w1, w9, cc  // cc = lo, ul, last
  408b70:	cmp	w2, w9
  408b74:	stp	w8, w10, [x0]
  408b78:	csel	w8, w2, w9, cc  // cc = lo, ul, last
  408b7c:	cmp	w3, w9
  408b80:	csel	w9, w3, w9, cc  // cc = lo, ul, last
  408b84:	stp	w8, w9, [x0, #8]
  408b88:	ret
  408b8c:	mov	w9, #0xffff                	// #65535
  408b90:	cmp	w1, w9
  408b94:	mov	w8, #0x1                   	// #1
  408b98:	csel	w10, w1, w9, cc  // cc = lo, ul, last
  408b9c:	cmp	w2, w9
  408ba0:	stp	w8, w10, [x0]
  408ba4:	csel	w8, w2, w9, cc  // cc = lo, ul, last
  408ba8:	cmp	w3, w9
  408bac:	csel	w9, w3, w9, cc  // cc = lo, ul, last
  408bb0:	stp	w8, w9, [x0, #8]
  408bb4:	ret
  408bb8:	mov	w9, #0xffff                	// #65535
  408bbc:	cmp	w1, w9
  408bc0:	mov	w8, #0x2                   	// #2
  408bc4:	csel	w10, w1, w9, cc  // cc = lo, ul, last
  408bc8:	cmp	w2, w9
  408bcc:	stp	w8, w10, [x0]
  408bd0:	csel	w8, w2, w9, cc  // cc = lo, ul, last
  408bd4:	cmp	w3, w9
  408bd8:	csel	w10, w3, w9, cc  // cc = lo, ul, last
  408bdc:	cmp	w4, w9
  408be0:	stp	w8, w10, [x0, #8]
  408be4:	csel	w8, w4, w9, cc  // cc = lo, ul, last
  408be8:	str	w8, [x0, #16]
  408bec:	ret
  408bf0:	mov	w9, #0xffff                	// #65535
  408bf4:	cmp	w1, w9
  408bf8:	mov	w8, #0x4                   	// #4
  408bfc:	csel	w9, w1, w9, cc  // cc = lo, ul, last
  408c00:	stp	w8, w9, [x0]
  408c04:	ret
  408c08:	str	w1, [x0]
  408c0c:	mov	x9, x2
  408c10:	ldrb	w10, [x9, #1]!
  408c14:	mov	w8, #0x2                   	// #2
  408c18:	mov	w11, #0x4                   	// #4
  408c1c:	cmp	w10, #0x23
  408c20:	csel	x8, x11, x8, eq  // eq = none
  408c24:	cbz	x3, 408d60 <sqrt@plt+0x75d0>
  408c28:	cmp	w10, #0x23
  408c2c:	b.ne	408cc8 <sqrt@plt+0x7538>  // b.any
  408c30:	adrp	x11, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408c34:	adrp	x12, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408c38:	adrp	x13, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408c3c:	mov	x9, xzr
  408c40:	add	x10, x2, #0x2
  408c44:	add	x11, x11, #0x7d0
  408c48:	add	x12, x12, #0x6d0
  408c4c:	add	x13, x13, #0x4d0
  408c50:	b	408c70 <sqrt@plt+0x74e0>
  408c54:	cmp	x8, x15
  408c58:	b.ne	408d68 <sqrt@plt+0x75d8>  // b.any
  408c5c:	add	x9, x9, #0x1
  408c60:	cmp	x9, x3
  408c64:	add	x10, x10, x8
  408c68:	str	w16, [x14]
  408c6c:	b.eq	408d60 <sqrt@plt+0x75d0>  // b.none
  408c70:	add	x14, x0, x9, lsl #2
  408c74:	mov	w16, wzr
  408c78:	mov	x15, xzr
  408c7c:	add	x14, x14, #0x4
  408c80:	b	408c98 <sqrt@plt+0x7508>
  408c84:	add	w16, w17, w16, lsl #4
  408c88:	sub	w16, w16, #0x30
  408c8c:	add	x15, x15, #0x1
  408c90:	cmp	x8, x15
  408c94:	b.eq	408c5c <sqrt@plt+0x74cc>  // b.none
  408c98:	ldrb	w17, [x10, x15]
  408c9c:	ldrb	w18, [x11, x17]
  408ca0:	cbz	w18, 408c54 <sqrt@plt+0x74c4>
  408ca4:	ldrb	w18, [x12, x17]
  408ca8:	cbnz	w18, 408c84 <sqrt@plt+0x74f4>
  408cac:	ldrb	w18, [x13, x17]
  408cb0:	add	w16, w17, w16, lsl #4
  408cb4:	cbz	w18, 408cc0 <sqrt@plt+0x7530>
  408cb8:	sub	w16, w16, #0x37
  408cbc:	b	408c8c <sqrt@plt+0x74fc>
  408cc0:	sub	w16, w16, #0x57
  408cc4:	b	408c8c <sqrt@plt+0x74fc>
  408cc8:	adrp	x11, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408ccc:	adrp	x12, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408cd0:	adrp	x13, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  408cd4:	mov	x10, xzr
  408cd8:	add	x11, x11, #0x7d0
  408cdc:	add	x12, x12, #0x6d0
  408ce0:	add	x13, x13, #0x4d0
  408ce4:	b	408d08 <sqrt@plt+0x7578>
  408ce8:	cmp	x8, x15
  408cec:	b.ne	408d68 <sqrt@plt+0x75d8>  // b.any
  408cf0:	add	x10, x10, #0x1
  408cf4:	add	w15, w16, w16, lsl #8
  408cf8:	cmp	x10, x3
  408cfc:	add	x9, x9, x8
  408d00:	str	w15, [x14]
  408d04:	b.eq	408d60 <sqrt@plt+0x75d0>  // b.none
  408d08:	add	x14, x0, x10, lsl #2
  408d0c:	mov	w16, wzr
  408d10:	mov	x15, xzr
  408d14:	add	x14, x14, #0x4
  408d18:	b	408d30 <sqrt@plt+0x75a0>
  408d1c:	add	w16, w17, w16, lsl #4
  408d20:	sub	w16, w16, #0x30
  408d24:	add	x15, x15, #0x1
  408d28:	cmp	x8, x15
  408d2c:	b.eq	408cf0 <sqrt@plt+0x7560>  // b.none
  408d30:	ldrb	w17, [x9, x15]
  408d34:	ldrb	w18, [x11, x17]
  408d38:	cbz	w18, 408ce8 <sqrt@plt+0x7558>
  408d3c:	ldrb	w18, [x12, x17]
  408d40:	cbnz	w18, 408d1c <sqrt@plt+0x758c>
  408d44:	ldrb	w18, [x13, x17]
  408d48:	add	w16, w17, w16, lsl #4
  408d4c:	cbz	w18, 408d58 <sqrt@plt+0x75c8>
  408d50:	sub	w16, w16, #0x37
  408d54:	b	408d24 <sqrt@plt+0x7594>
  408d58:	sub	w16, w16, #0x57
  408d5c:	b	408d24 <sqrt@plt+0x7594>
  408d60:	mov	w0, #0x1                   	// #1
  408d64:	ret
  408d68:	mov	w0, wzr
  408d6c:	ret
  408d70:	mov	x2, x1
  408d74:	mov	w1, #0x3                   	// #3
  408d78:	mov	w3, #0x3                   	// #3
  408d7c:	b	408c08 <sqrt@plt+0x7478>
  408d80:	mov	x2, x1
  408d84:	mov	w1, #0x1                   	// #1
  408d88:	mov	w3, #0x3                   	// #3
  408d8c:	b	408c08 <sqrt@plt+0x7478>
  408d90:	mov	x2, x1
  408d94:	mov	w1, #0x2                   	// #2
  408d98:	mov	w3, #0x4                   	// #4
  408d9c:	b	408c08 <sqrt@plt+0x7478>
  408da0:	mov	x2, x1
  408da4:	mov	w1, #0x4                   	// #4
  408da8:	mov	w3, #0x1                   	// #1
  408dac:	b	408c08 <sqrt@plt+0x7478>
  408db0:	ldr	w8, [x0]
  408db4:	sub	w8, w8, #0x1
  408db8:	cmp	w8, #0x3
  408dbc:	b.hi	408e04 <sqrt@plt+0x7674>  // b.pmore
  408dc0:	adrp	x9, 411000 <_ZdlPvm@@Base+0x16e4>
  408dc4:	add	x9, x9, #0xa3c
  408dc8:	adr	x10, 408dd8 <sqrt@plt+0x7648>
  408dcc:	ldrb	w11, [x9, x8]
  408dd0:	add	x10, x10, x11, lsl #2
  408dd4:	br	x10
  408dd8:	ldr	w8, [x0, #4]
  408ddc:	mov	w9, #0xffff                	// #65535
  408de0:	sub	w8, w9, w8
  408de4:	str	w8, [x1]
  408de8:	ldr	w8, [x0, #8]
  408dec:	sub	w8, w9, w8
  408df0:	str	w8, [x2]
  408df4:	ldr	w8, [x0, #12]
  408df8:	sub	w8, w9, w8
  408dfc:	str	w8, [x3]
  408e00:	ret
  408e04:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  408e08:	add	x1, x1, #0xa51
  408e0c:	mov	w0, #0x100                 	// #256
  408e10:	b	408890 <sqrt@plt+0x7100>
  408e14:	ldr	w8, [x0, #16]
  408e18:	ldr	w9, [x0, #4]
  408e1c:	mov	w10, #0xffff                	// #65535
  408e20:	sub	w11, w10, w8
  408e24:	mul	w9, w11, w9
  408e28:	mov	w11, #0x8001                	// #32769
  408e2c:	movk	w11, #0x8000, lsl #16
  408e30:	umull	x9, w9, w11
  408e34:	lsr	x9, x9, #47
  408e38:	add	w8, w9, w8
  408e3c:	cmp	w8, w10
  408e40:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  408e44:	eor	w8, w8, #0xffff
  408e48:	str	w8, [x1]
  408e4c:	ldr	w8, [x0, #16]
  408e50:	ldr	w9, [x0, #8]
  408e54:	sub	w12, w10, w8
  408e58:	mul	w9, w12, w9
  408e5c:	umull	x9, w9, w11
  408e60:	lsr	x9, x9, #47
  408e64:	add	w8, w9, w8
  408e68:	cmp	w8, w10
  408e6c:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  408e70:	eor	w8, w8, #0xffff
  408e74:	str	w8, [x2]
  408e78:	ldp	w9, w8, [x0, #12]
  408e7c:	sub	w12, w10, w8
  408e80:	mul	w9, w12, w9
  408e84:	umull	x9, w9, w11
  408e88:	lsr	x9, x9, #47
  408e8c:	add	w8, w9, w8
  408e90:	cmp	w8, w10
  408e94:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  408e98:	eor	w8, w8, #0xffff
  408e9c:	str	w8, [x3]
  408ea0:	ret
  408ea4:	ldr	w8, [x0, #4]
  408ea8:	str	w8, [x1]
  408eac:	ldr	w8, [x0, #8]
  408eb0:	str	w8, [x2]
  408eb4:	ldr	w8, [x0, #12]
  408eb8:	str	w8, [x3]
  408ebc:	ret
  408ec0:	ldr	w8, [x0, #4]
  408ec4:	str	w8, [x3]
  408ec8:	str	w8, [x2]
  408ecc:	str	w8, [x1]
  408ed0:	ret
  408ed4:	ldr	w8, [x0]
  408ed8:	sub	w8, w8, #0x1
  408edc:	cmp	w8, #0x3
  408ee0:	b.hi	408f18 <sqrt@plt+0x7788>  // b.pmore
  408ee4:	adrp	x9, 411000 <_ZdlPvm@@Base+0x16e4>
  408ee8:	add	x9, x9, #0xa40
  408eec:	adr	x10, 408efc <sqrt@plt+0x776c>
  408ef0:	ldrb	w11, [x9, x8]
  408ef4:	add	x10, x10, x11, lsl #2
  408ef8:	br	x10
  408efc:	ldr	w8, [x0, #4]
  408f00:	str	w8, [x1]
  408f04:	ldr	w8, [x0, #8]
  408f08:	str	w8, [x2]
  408f0c:	ldr	w8, [x0, #12]
  408f10:	str	w8, [x3]
  408f14:	ret
  408f18:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  408f1c:	add	x1, x1, #0xa51
  408f20:	mov	w0, #0x11f                 	// #287
  408f24:	b	408890 <sqrt@plt+0x7100>
  408f28:	ldr	w8, [x0, #16]
  408f2c:	ldr	w9, [x0, #4]
  408f30:	mov	w10, #0xffff                	// #65535
  408f34:	sub	w11, w10, w8
  408f38:	mul	w9, w11, w9
  408f3c:	mov	w11, #0x8001                	// #32769
  408f40:	movk	w11, #0x8000, lsl #16
  408f44:	umull	x9, w9, w11
  408f48:	lsr	x9, x9, #47
  408f4c:	add	w8, w9, w8
  408f50:	cmp	w8, w10
  408f54:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  408f58:	str	w8, [x1]
  408f5c:	ldr	w8, [x0, #16]
  408f60:	ldr	w9, [x0, #8]
  408f64:	sub	w12, w10, w8
  408f68:	mul	w9, w12, w9
  408f6c:	umull	x9, w9, w11
  408f70:	lsr	x9, x9, #47
  408f74:	add	w8, w9, w8
  408f78:	cmp	w8, w10
  408f7c:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  408f80:	str	w8, [x2]
  408f84:	ldp	w9, w8, [x0, #12]
  408f88:	sub	w12, w10, w8
  408f8c:	mul	w9, w12, w9
  408f90:	umull	x9, w9, w11
  408f94:	lsr	x9, x9, #47
  408f98:	add	w8, w9, w8
  408f9c:	cmp	w8, w10
  408fa0:	csel	w8, w8, w10, cc  // cc = lo, ul, last
  408fa4:	str	w8, [x3]
  408fa8:	ret
  408fac:	ldr	w8, [x0, #4]
  408fb0:	mov	w9, #0xffff                	// #65535
  408fb4:	sub	w8, w9, w8
  408fb8:	str	w8, [x1]
  408fbc:	ldr	w8, [x0, #8]
  408fc0:	sub	w8, w9, w8
  408fc4:	str	w8, [x2]
  408fc8:	ldr	w8, [x0, #12]
  408fcc:	sub	w8, w9, w8
  408fd0:	str	w8, [x3]
  408fd4:	ret
  408fd8:	ldr	w8, [x0, #4]
  408fdc:	mov	w9, #0xffff                	// #65535
  408fe0:	sub	w8, w9, w8
  408fe4:	str	w8, [x3]
  408fe8:	str	w8, [x2]
  408fec:	str	w8, [x1]
  408ff0:	ret
  408ff4:	ldr	w8, [x0]
  408ff8:	sub	w8, w8, #0x1
  408ffc:	cmp	w8, #0x3
  409000:	b.hi	4090f4 <sqrt@plt+0x7964>  // b.pmore
  409004:	adrp	x9, 411000 <_ZdlPvm@@Base+0x16e4>
  409008:	add	x9, x9, #0xa44
  40900c:	adr	x10, 40901c <sqrt@plt+0x788c>
  409010:	ldrb	w11, [x9, x8]
  409014:	add	x10, x10, x11, lsl #2
  409018:	br	x10
  40901c:	ldp	w8, w9, [x0, #8]
  409020:	ldr	w10, [x0, #4]
  409024:	cmp	w8, w9
  409028:	csel	w8, w8, w9, cc  // cc = lo, ul, last
  40902c:	cmp	w10, w8
  409030:	csel	w9, w10, w8, cc  // cc = lo, ul, last
  409034:	mov	w8, #0xffff                	// #65535
  409038:	cmp	w9, w8
  40903c:	str	w9, [x4]
  409040:	b.eq	4090c4 <sqrt@plt+0x7934>  // b.none
  409044:	ldr	w10, [x0, #4]
  409048:	sub	w11, w8, w9
  40904c:	sub	w9, w10, w9
  409050:	lsl	w10, w9, #16
  409054:	sub	w9, w10, w9
  409058:	udiv	w9, w9, w11
  40905c:	str	w9, [x1]
  409060:	ldr	w9, [x0, #8]
  409064:	ldr	w10, [x4]
  409068:	sub	w9, w9, w10
  40906c:	lsl	w11, w9, #16
  409070:	sub	w10, w8, w10
  409074:	sub	w9, w11, w9
  409078:	udiv	w9, w9, w10
  40907c:	str	w9, [x2]
  409080:	ldr	w9, [x0, #12]
  409084:	ldr	w10, [x4]
  409088:	sub	w9, w9, w10
  40908c:	b	409178 <sqrt@plt+0x79e8>
  409090:	ldp	w9, w10, [x0, #4]
  409094:	ldr	w11, [x0, #12]
  409098:	mov	w8, #0xffff                	// #65535
  40909c:	sub	w10, w8, w10
  4090a0:	sub	w11, w8, w11
  4090a4:	cmp	w10, w11
  4090a8:	sub	w9, w8, w9
  4090ac:	csel	w10, w10, w11, cc  // cc = lo, ul, last
  4090b0:	cmp	w9, w10
  4090b4:	csel	w9, w9, w10, cc  // cc = lo, ul, last
  4090b8:	cmp	w9, w8
  4090bc:	str	w9, [x4]
  4090c0:	b.ne	409128 <sqrt@plt+0x7998>  // b.any
  4090c4:	str	w8, [x1]
  4090c8:	str	w8, [x2]
  4090cc:	str	w8, [x3]
  4090d0:	ret
  4090d4:	str	wzr, [x3]
  4090d8:	str	wzr, [x2]
  4090dc:	str	wzr, [x1]
  4090e0:	ldr	w8, [x0, #4]
  4090e4:	mov	w9, #0xffff                	// #65535
  4090e8:	sub	w8, w9, w8
  4090ec:	str	w8, [x4]
  4090f0:	ret
  4090f4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  4090f8:	add	x1, x1, #0xa51
  4090fc:	mov	w0, #0x151                 	// #337
  409100:	b	408890 <sqrt@plt+0x7100>
  409104:	ldr	w8, [x0, #4]
  409108:	str	w8, [x1]
  40910c:	ldr	w8, [x0, #8]
  409110:	str	w8, [x2]
  409114:	ldr	w8, [x0, #12]
  409118:	str	w8, [x3]
  40911c:	ldr	w8, [x0, #16]
  409120:	str	w8, [x4]
  409124:	ret
  409128:	ldr	w10, [x0, #4]
  40912c:	sub	w9, w8, w9
  409130:	sub	w10, w9, w10
  409134:	lsl	w11, w10, #16
  409138:	sub	w10, w11, w10
  40913c:	udiv	w9, w10, w9
  409140:	str	w9, [x1]
  409144:	ldr	w9, [x0, #8]
  409148:	ldr	w10, [x4]
  40914c:	add	w9, w9, w10
  409150:	sub	w9, w8, w9
  409154:	lsl	w11, w9, #16
  409158:	sub	w10, w8, w10
  40915c:	sub	w9, w11, w9
  409160:	udiv	w9, w9, w10
  409164:	str	w9, [x2]
  409168:	ldr	w9, [x0, #12]
  40916c:	ldr	w10, [x4]
  409170:	add	w9, w9, w10
  409174:	sub	w9, w8, w9
  409178:	lsl	w11, w9, #16
  40917c:	sub	w9, w11, w9
  409180:	sub	w8, w8, w10
  409184:	udiv	w8, w9, w8
  409188:	str	w8, [x3]
  40918c:	ret
  409190:	ldr	w8, [x0]
  409194:	sub	w8, w8, #0x1
  409198:	cmp	w8, #0x3
  40919c:	b.hi	4091f8 <sqrt@plt+0x7a68>  // b.pmore
  4091a0:	adrp	x9, 411000 <_ZdlPvm@@Base+0x16e4>
  4091a4:	add	x9, x9, #0xa48
  4091a8:	adr	x10, 4091b8 <sqrt@plt+0x7a28>
  4091ac:	ldrb	w11, [x9, x8]
  4091b0:	add	x10, x10, x11, lsl #2
  4091b4:	br	x10
  4091b8:	ldp	w9, w10, [x0, #4]
  4091bc:	ldr	w12, [x0, #12]
  4091c0:	mov	w8, #0xde                  	// #222
  4091c4:	mov	w11, #0x2c3                 	// #707
  4091c8:	mul	w8, w9, w8
  4091cc:	mov	w13, #0x47                  	// #71
  4091d0:	mov	w14, #0x4dd3                	// #19923
  4091d4:	madd	w8, w10, w11, w8
  4091d8:	movk	w14, #0x1062, lsl #16
  4091dc:	madd	w8, w12, w13, w8
  4091e0:	umull	x8, w8, w14
  4091e4:	lsr	x8, x8, #38
  4091e8:	mov	w9, #0xffff                	// #65535
  4091ec:	sub	w8, w9, w8
  4091f0:	str	w8, [x1]
  4091f4:	ret
  4091f8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  4091fc:	add	x1, x1, #0xa51
  409200:	mov	w0, #0x16a                 	// #362
  409204:	b	408890 <sqrt@plt+0x7100>
  409208:	ldp	w8, w10, [x0, #4]
  40920c:	mov	w9, #0xde                  	// #222
  409210:	mov	w11, #0x2c3                 	// #707
  409214:	mul	w8, w8, w9
  409218:	madd	w8, w10, w11, w8
  40921c:	ldp	w9, w11, [x0, #12]
  409220:	mov	w10, #0x47                  	// #71
  409224:	madd	w8, w9, w10, w8
  409228:	mov	w9, #0x4dd3                	// #19923
  40922c:	movk	w9, #0x1062, lsl #16
  409230:	umull	x8, w8, w9
  409234:	mov	w10, #0xffff                	// #65535
  409238:	lsr	x8, x8, #38
  40923c:	sub	w8, w10, w8
  409240:	sub	w9, w10, w11
  409244:	mul	w8, w8, w9
  409248:	str	w8, [x1]
  40924c:	ret
  409250:	ldp	w9, w10, [x0, #4]
  409254:	ldr	w12, [x0, #12]
  409258:	mov	w8, #0xde                  	// #222
  40925c:	mov	w11, #0x2c3                 	// #707
  409260:	mul	w8, w9, w8
  409264:	mov	w13, #0x47                  	// #71
  409268:	madd	w8, w10, w11, w8
  40926c:	mov	w9, #0x4dd3                	// #19923
  409270:	madd	w8, w12, w13, w8
  409274:	movk	w9, #0x1062, lsl #16
  409278:	umull	x8, w8, w9
  40927c:	lsr	x8, x8, #38
  409280:	str	w8, [x1]
  409284:	ret
  409288:	ldr	w8, [x0, #4]
  40928c:	str	w8, [x1]
  409290:	ret
  409294:	stp	x29, x30, [sp, #-32]!
  409298:	stp	x20, x19, [sp, #16]
  40929c:	mov	x29, sp
  4092a0:	mov	x20, x0
  4092a4:	mov	w0, #0x1e                  	// #30
  4092a8:	bl	401440 <_Znam@plt>
  4092ac:	ldr	w8, [x20]
  4092b0:	mov	x19, x0
  4092b4:	cmp	w8, #0x4
  4092b8:	b.hi	4092e8 <sqrt@plt+0x7b58>  // b.pmore
  4092bc:	adrp	x9, 411000 <_ZdlPvm@@Base+0x16e4>
  4092c0:	add	x9, x9, #0xa4c
  4092c4:	adr	x10, 4092d4 <sqrt@plt+0x7b44>
  4092c8:	ldrb	w11, [x9, x8]
  4092cc:	add	x10, x10, x11, lsl #2
  4092d0:	br	x10
  4092d4:	mov	x8, #0x6564                	// #25956
  4092d8:	movk	x8, #0x6166, lsl #16
  4092dc:	movk	x8, #0x6c75, lsl #32
  4092e0:	movk	x8, #0x74, lsl #48
  4092e4:	str	x8, [x19]
  4092e8:	mov	x0, x19
  4092ec:	ldp	x20, x19, [sp, #16]
  4092f0:	ldp	x29, x30, [sp], #32
  4092f4:	ret
  4092f8:	ldp	s0, s1, [x20, #4]
  4092fc:	ldr	s2, [x20, #12]
  409300:	mov	x8, #0xffe000000000        	// #281337537757184
  409304:	movk	x8, #0x40ef, lsl #48
  409308:	fmov	d3, x8
  40930c:	ucvtf	d0, d0
  409310:	ucvtf	d1, d1
  409314:	ucvtf	d2, d2
  409318:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40931c:	fdiv	d0, d0, d3
  409320:	fdiv	d1, d1, d3
  409324:	fdiv	d2, d2, d3
  409328:	add	x1, x1, #0xa83
  40932c:	b	4093b8 <sqrt@plt+0x7c28>
  409330:	ldp	s0, s1, [x20, #4]
  409334:	ldp	s2, s3, [x20, #12]
  409338:	mov	x8, #0xffe000000000        	// #281337537757184
  40933c:	movk	x8, #0x40ef, lsl #48
  409340:	fmov	d4, x8
  409344:	ucvtf	d0, d0
  409348:	ucvtf	d1, d1
  40934c:	ucvtf	d2, d2
  409350:	ucvtf	d3, d3
  409354:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  409358:	fdiv	d0, d0, d4
  40935c:	fdiv	d1, d1, d4
  409360:	fdiv	d2, d2, d4
  409364:	fdiv	d3, d3, d4
  409368:	add	x1, x1, #0xa99
  40936c:	mov	x0, x19
  409370:	bl	401570 <sprintf@plt>
  409374:	mov	x0, x19
  409378:	ldp	x20, x19, [sp, #16]
  40937c:	ldp	x29, x30, [sp], #32
  409380:	ret
  409384:	ldp	s0, s1, [x20, #4]
  409388:	ldr	s2, [x20, #12]
  40938c:	mov	x8, #0xffe000000000        	// #281337537757184
  409390:	movk	x8, #0x40ef, lsl #48
  409394:	fmov	d3, x8
  409398:	ucvtf	d0, d0
  40939c:	ucvtf	d1, d1
  4093a0:	ucvtf	d2, d2
  4093a4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  4093a8:	fdiv	d0, d0, d3
  4093ac:	fdiv	d1, d1, d3
  4093b0:	fdiv	d2, d2, d3
  4093b4:	add	x1, x1, #0xa6d
  4093b8:	mov	x0, x19
  4093bc:	bl	401570 <sprintf@plt>
  4093c0:	mov	x0, x19
  4093c4:	ldp	x20, x19, [sp, #16]
  4093c8:	ldp	x29, x30, [sp], #32
  4093cc:	ret
  4093d0:	ldr	s0, [x20, #4]
  4093d4:	mov	x8, #0xffe000000000        	// #281337537757184
  4093d8:	movk	x8, #0x40ef, lsl #48
  4093dc:	fmov	d1, x8
  4093e0:	ucvtf	d0, d0
  4093e4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  4093e8:	fdiv	d0, d0, d1
  4093ec:	add	x1, x1, #0xab6
  4093f0:	mov	x0, x19
  4093f4:	bl	401570 <sprintf@plt>
  4093f8:	mov	x0, x19
  4093fc:	ldp	x20, x19, [sp, #16]
  409400:	ldp	x29, x30, [sp], #32
  409404:	ret
  409408:	movi	v0.2d, #0x0
  40940c:	stp	q0, q0, [x0, #224]
  409410:	stp	q0, q0, [x0, #192]
  409414:	stp	q0, q0, [x0, #160]
  409418:	stp	q0, q0, [x0, #128]
  40941c:	stp	q0, q0, [x0, #96]
  409420:	stp	q0, q0, [x0, #64]
  409424:	stp	q0, q0, [x0, #32]
  409428:	stp	q0, q0, [x0]
  40942c:	ret
  409430:	movi	v0.2d, #0x0
  409434:	stp	q0, q0, [x0, #224]
  409438:	stp	q0, q0, [x0, #192]
  40943c:	stp	q0, q0, [x0, #160]
  409440:	stp	q0, q0, [x0, #128]
  409444:	stp	q0, q0, [x0, #96]
  409448:	stp	q0, q0, [x0, #64]
  40944c:	stp	q0, q0, [x0, #32]
  409450:	stp	q0, q0, [x0]
  409454:	ret
  409458:	movi	v0.2d, #0x0
  40945c:	stp	q0, q0, [x0, #224]
  409460:	stp	q0, q0, [x0, #192]
  409464:	stp	q0, q0, [x0, #160]
  409468:	stp	q0, q0, [x0, #128]
  40946c:	stp	q0, q0, [x0, #96]
  409470:	stp	q0, q0, [x0, #64]
  409474:	stp	q0, q0, [x0, #32]
  409478:	stp	q0, q0, [x0]
  40947c:	ldrb	w8, [x1]
  409480:	cbz	w8, 40949c <sqrt@plt+0x7d0c>
  409484:	add	x9, x1, #0x1
  409488:	mov	w10, #0x1                   	// #1
  40948c:	and	x8, x8, #0xff
  409490:	strb	w10, [x0, x8]
  409494:	ldrb	w8, [x9], #1
  409498:	cbnz	w8, 40948c <sqrt@plt+0x7cfc>
  40949c:	ret
  4094a0:	movi	v0.2d, #0x0
  4094a4:	stp	q0, q0, [x0, #224]
  4094a8:	stp	q0, q0, [x0, #192]
  4094ac:	stp	q0, q0, [x0, #160]
  4094b0:	stp	q0, q0, [x0, #128]
  4094b4:	stp	q0, q0, [x0, #96]
  4094b8:	stp	q0, q0, [x0, #64]
  4094bc:	stp	q0, q0, [x0, #32]
  4094c0:	stp	q0, q0, [x0]
  4094c4:	ldrb	w8, [x1]
  4094c8:	cbz	w8, 4094e4 <sqrt@plt+0x7d54>
  4094cc:	add	x9, x1, #0x1
  4094d0:	mov	w10, #0x1                   	// #1
  4094d4:	and	x8, x8, #0xff
  4094d8:	strb	w10, [x0, x8]
  4094dc:	ldrb	w8, [x9], #1
  4094e0:	cbnz	w8, 4094d4 <sqrt@plt+0x7d44>
  4094e4:	ret
  4094e8:	ret
  4094ec:	add	x8, x1, #0x100
  4094f0:	cmp	x0, x8
  4094f4:	b.cs	40952c <sqrt@plt+0x7d9c>  // b.hs, b.nlast
  4094f8:	add	x8, x0, #0x100
  4094fc:	cmp	x1, x8
  409500:	b.cs	40952c <sqrt@plt+0x7d9c>  // b.hs, b.nlast
  409504:	mov	x8, xzr
  409508:	mov	w9, #0x1                   	// #1
  40950c:	b	40951c <sqrt@plt+0x7d8c>
  409510:	add	x8, x8, #0x1
  409514:	cmp	x8, #0x100
  409518:	b.eq	409610 <sqrt@plt+0x7e80>  // b.none
  40951c:	ldrb	w10, [x1, x8]
  409520:	cbz	w10, 409510 <sqrt@plt+0x7d80>
  409524:	strb	w9, [x0, x8]
  409528:	b	409510 <sqrt@plt+0x7d80>
  40952c:	mov	x8, xzr
  409530:	add	x9, x0, #0x7
  409534:	mov	w10, #0x1                   	// #1
  409538:	b	409548 <sqrt@plt+0x7db8>
  40953c:	add	x8, x8, #0x8
  409540:	cmp	x8, #0x100
  409544:	b.eq	409610 <sqrt@plt+0x7e80>  // b.none
  409548:	ldr	d0, [x1, x8]
  40954c:	cmeq	v0.8b, v0.8b, #0
  409550:	mvn	v0.8b, v0.8b
  409554:	umov	w11, v0.b[0]
  409558:	tbnz	w11, #0, 409598 <sqrt@plt+0x7e08>
  40955c:	umov	w11, v0.b[1]
  409560:	tbnz	w11, #0, 4095a8 <sqrt@plt+0x7e18>
  409564:	umov	w11, v0.b[2]
  409568:	tbnz	w11, #0, 4095b8 <sqrt@plt+0x7e28>
  40956c:	umov	w11, v0.b[3]
  409570:	tbnz	w11, #0, 4095c8 <sqrt@plt+0x7e38>
  409574:	umov	w11, v0.b[4]
  409578:	tbnz	w11, #0, 4095d8 <sqrt@plt+0x7e48>
  40957c:	umov	w11, v0.b[5]
  409580:	tbnz	w11, #0, 4095e8 <sqrt@plt+0x7e58>
  409584:	umov	w11, v0.b[6]
  409588:	tbnz	w11, #0, 4095f8 <sqrt@plt+0x7e68>
  40958c:	umov	w11, v0.b[7]
  409590:	tbz	w11, #0, 40953c <sqrt@plt+0x7dac>
  409594:	b	409608 <sqrt@plt+0x7e78>
  409598:	add	x11, x9, x8
  40959c:	sturb	w10, [x11, #-7]
  4095a0:	umov	w11, v0.b[1]
  4095a4:	tbz	w11, #0, 409564 <sqrt@plt+0x7dd4>
  4095a8:	add	x11, x9, x8
  4095ac:	sturb	w10, [x11, #-6]
  4095b0:	umov	w11, v0.b[2]
  4095b4:	tbz	w11, #0, 40956c <sqrt@plt+0x7ddc>
  4095b8:	add	x11, x9, x8
  4095bc:	sturb	w10, [x11, #-5]
  4095c0:	umov	w11, v0.b[3]
  4095c4:	tbz	w11, #0, 409574 <sqrt@plt+0x7de4>
  4095c8:	add	x11, x9, x8
  4095cc:	sturb	w10, [x11, #-4]
  4095d0:	umov	w11, v0.b[4]
  4095d4:	tbz	w11, #0, 40957c <sqrt@plt+0x7dec>
  4095d8:	add	x11, x9, x8
  4095dc:	sturb	w10, [x11, #-3]
  4095e0:	umov	w11, v0.b[5]
  4095e4:	tbz	w11, #0, 409584 <sqrt@plt+0x7df4>
  4095e8:	add	x11, x9, x8
  4095ec:	sturb	w10, [x11, #-2]
  4095f0:	umov	w11, v0.b[6]
  4095f4:	tbz	w11, #0, 40958c <sqrt@plt+0x7dfc>
  4095f8:	add	x11, x9, x8
  4095fc:	sturb	w10, [x11, #-1]
  409600:	umov	w11, v0.b[7]
  409604:	tbz	w11, #0, 40953c <sqrt@plt+0x7dac>
  409608:	strb	w10, [x9, x8]
  40960c:	b	40953c <sqrt@plt+0x7dac>
  409610:	ret
  409614:	stp	x29, x30, [sp, #-96]!
  409618:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40961c:	ldr	w9, [x8, #3792]
  409620:	stp	x28, x27, [sp, #16]
  409624:	stp	x26, x25, [sp, #32]
  409628:	stp	x24, x23, [sp, #48]
  40962c:	stp	x22, x21, [sp, #64]
  409630:	stp	x20, x19, [sp, #80]
  409634:	mov	x29, sp
  409638:	cbz	w9, 409658 <sqrt@plt+0x7ec8>
  40963c:	ldp	x20, x19, [sp, #80]
  409640:	ldp	x22, x21, [sp, #64]
  409644:	ldp	x24, x23, [sp, #48]
  409648:	ldp	x26, x25, [sp, #32]
  40964c:	ldp	x28, x27, [sp, #16]
  409650:	ldp	x29, x30, [sp], #96
  409654:	ret
  409658:	mov	w9, #0x1                   	// #1
  40965c:	adrp	x22, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409660:	adrp	x23, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409664:	adrp	x24, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409668:	adrp	x25, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40966c:	adrp	x26, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409670:	adrp	x27, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409674:	adrp	x28, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409678:	adrp	x20, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40967c:	adrp	x18, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409680:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409684:	str	w9, [x8, #3792]
  409688:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40968c:	mov	x19, xzr
  409690:	add	x22, x22, #0x3d0
  409694:	add	x23, x23, #0x4d0
  409698:	add	x24, x24, #0x5d0
  40969c:	add	x25, x25, #0x6d0
  4096a0:	add	x26, x26, #0x7d0
  4096a4:	add	x27, x27, #0x8d0
  4096a8:	add	x28, x28, #0x9d0
  4096ac:	add	x20, x20, #0xad0
  4096b0:	add	x18, x18, #0xbd0
  4096b4:	add	x21, x21, #0xcd0
  4096b8:	add	x9, x9, #0xdd0
  4096bc:	b	4096fc <sqrt@plt+0x7f6c>
  4096c0:	mov	w8, wzr
  4096c4:	strb	wzr, [x22, x19]
  4096c8:	strb	wzr, [x23, x19]
  4096cc:	strb	wzr, [x24, x19]
  4096d0:	strb	wzr, [x25, x19]
  4096d4:	strb	wzr, [x26, x19]
  4096d8:	strb	wzr, [x27, x19]
  4096dc:	strb	wzr, [x28, x19]
  4096e0:	strb	wzr, [x20, x19]
  4096e4:	strb	wzr, [x18, x19]
  4096e8:	strb	wzr, [x21, x19]
  4096ec:	strb	w8, [x9, x19]
  4096f0:	add	x19, x19, #0x1
  4096f4:	cmp	x19, #0x100
  4096f8:	b.eq	40963c <sqrt@plt+0x7eac>  // b.none
  4096fc:	tst	x19, #0x7fffff80
  409700:	b.ne	4096c0 <sqrt@plt+0x7f30>  // b.any
  409704:	bl	4015e0 <__ctype_b_loc@plt>
  409708:	ldr	x8, [x0]
  40970c:	lsl	x9, x19, #1
  409710:	adrp	x18, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409714:	add	x18, x18, #0xbd0
  409718:	ldrh	w8, [x8, x9]
  40971c:	ubfx	w8, w8, #10, #1
  409720:	strb	w8, [x22, x19]
  409724:	ldr	x8, [x0]
  409728:	add	x8, x8, x9
  40972c:	ldrb	w8, [x8, #1]
  409730:	and	w8, w8, #0x1
  409734:	strb	w8, [x23, x19]
  409738:	ldr	x8, [x0]
  40973c:	ldrh	w8, [x8, x9]
  409740:	ubfx	w8, w8, #9, #1
  409744:	strb	w8, [x24, x19]
  409748:	ldr	x8, [x0]
  40974c:	ldrh	w8, [x8, x9]
  409750:	ubfx	w8, w8, #11, #1
  409754:	strb	w8, [x25, x19]
  409758:	ldr	x8, [x0]
  40975c:	ldrh	w8, [x8, x9]
  409760:	ubfx	w8, w8, #12, #1
  409764:	strb	w8, [x26, x19]
  409768:	ldr	x8, [x0]
  40976c:	ldrh	w8, [x8, x9]
  409770:	ubfx	w8, w8, #13, #1
  409774:	strb	w8, [x27, x19]
  409778:	ldr	x8, [x0]
  40977c:	ldrb	w8, [x8, x9]
  409780:	ubfx	w8, w8, #2, #1
  409784:	strb	w8, [x28, x19]
  409788:	ldr	x8, [x0]
  40978c:	ldrb	w8, [x8, x9]
  409790:	ubfx	w8, w8, #3, #1
  409794:	strb	w8, [x20, x19]
  409798:	ldr	x8, [x0]
  40979c:	ldrh	w8, [x8, x9]
  4097a0:	ubfx	w8, w8, #14, #1
  4097a4:	strb	w8, [x18, x19]
  4097a8:	ldr	x8, [x0]
  4097ac:	ldrh	w8, [x8, x9]
  4097b0:	lsr	w8, w8, #15
  4097b4:	strb	w8, [x21, x19]
  4097b8:	ldr	x8, [x0]
  4097bc:	ldrb	w8, [x8, x9]
  4097c0:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4097c4:	add	x9, x9, #0xdd0
  4097c8:	ubfx	w8, w8, #1, #1
  4097cc:	strb	w8, [x9, x19]
  4097d0:	add	x19, x19, #0x1
  4097d4:	cmp	x19, #0x100
  4097d8:	b.ne	4096fc <sqrt@plt+0x7f6c>  // b.any
  4097dc:	b	40963c <sqrt@plt+0x7eac>
  4097e0:	adrp	x9, 411000 <_ZdlPvm@@Base+0x16e4>
  4097e4:	mov	w8, #0x1                   	// #1
  4097e8:	add	x9, x9, #0xad5
  4097ec:	cmp	x1, #0x0
  4097f0:	str	w8, [x0]
  4097f4:	csel	x8, x9, x1, eq  // eq = none
  4097f8:	str	x8, [x0, #8]
  4097fc:	ret
  409800:	str	wzr, [x0]
  409804:	ret
  409808:	mov	w8, #0x3                   	// #3
  40980c:	str	w8, [x0]
  409810:	str	w1, [x0, #8]
  409814:	ret
  409818:	mov	w8, #0x4                   	// #4
  40981c:	str	w8, [x0]
  409820:	str	w1, [x0, #8]
  409824:	ret
  409828:	mov	w8, #0x2                   	// #2
  40982c:	str	w8, [x0]
  409830:	strb	w1, [x0, #8]
  409834:	ret
  409838:	mov	w8, #0x2                   	// #2
  40983c:	str	w8, [x0]
  409840:	strb	w1, [x0, #8]
  409844:	ret
  409848:	mov	w8, #0x5                   	// #5
  40984c:	str	w8, [x0]
  409850:	str	d0, [x0, #8]
  409854:	ret
  409858:	ldr	w8, [x0]
  40985c:	cmp	w8, #0x0
  409860:	cset	w0, eq  // eq = none
  409864:	ret
  409868:	stp	x29, x30, [sp, #-16]!
  40986c:	mov	x29, sp
  409870:	ldr	w8, [x0]
  409874:	sub	w8, w8, #0x1
  409878:	cmp	w8, #0x4
  40987c:	b.hi	4098ac <sqrt@plt+0x811c>  // b.pmore
  409880:	adrp	x9, 411000 <_ZdlPvm@@Base+0x16e4>
  409884:	add	x9, x9, #0xac1
  409888:	adr	x10, 409898 <sqrt@plt+0x8108>
  40988c:	ldrb	w11, [x9, x8]
  409890:	add	x10, x10, x11, lsl #2
  409894:	br	x10
  409898:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40989c:	ldrb	w0, [x0, #8]
  4098a0:	ldr	x1, [x8, #512]
  4098a4:	ldp	x29, x30, [sp], #16
  4098a8:	b	4014e0 <putc@plt>
  4098ac:	ldp	x29, x30, [sp], #16
  4098b0:	ret
  4098b4:	ldr	x0, [x0, #8]
  4098b8:	b	4098d0 <sqrt@plt+0x8140>
  4098bc:	ldr	w0, [x0, #8]
  4098c0:	bl	40e7ec <sqrt@plt+0xd05c>
  4098c4:	b	4098d0 <sqrt@plt+0x8140>
  4098c8:	ldr	w0, [x0, #8]
  4098cc:	bl	40e888 <sqrt@plt+0xd0f8>
  4098d0:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4098d4:	ldr	x1, [x8, #512]
  4098d8:	ldp	x29, x30, [sp], #16
  4098dc:	b	401450 <fputs@plt>
  4098e0:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4098e4:	ldr	x8, [x8, #512]
  4098e8:	ldr	d0, [x0, #8]
  4098ec:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  4098f0:	add	x1, x1, #0xadc
  4098f4:	mov	x0, x8
  4098f8:	ldp	x29, x30, [sp], #16
  4098fc:	b	4014b0 <fprintf@plt>
  409900:	stp	x29, x30, [sp, #-80]!
  409904:	stp	x26, x25, [sp, #16]
  409908:	stp	x24, x23, [sp, #32]
  40990c:	stp	x22, x21, [sp, #48]
  409910:	stp	x20, x19, [sp, #64]
  409914:	mov	x29, sp
  409918:	mov	x19, x3
  40991c:	mov	x20, x2
  409920:	mov	x21, x1
  409924:	mov	x23, x0
  409928:	cbnz	x0, 40993c <sqrt@plt+0x81ac>
  40992c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  409930:	add	x1, x1, #0xadf
  409934:	mov	w0, #0x62                  	// #98
  409938:	bl	408890 <sqrt@plt+0x7100>
  40993c:	adrp	x22, 411000 <_ZdlPvm@@Base+0x16e4>
  409940:	adrp	x24, 411000 <_ZdlPvm@@Base+0x16e4>
  409944:	add	x22, x22, #0xadf
  409948:	add	x24, x24, #0xac6
  40994c:	adrp	x25, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409950:	b	409960 <sqrt@plt+0x81d0>
  409954:	mov	w0, #0x78                  	// #120
  409958:	mov	x1, x22
  40995c:	bl	408890 <sqrt@plt+0x7100>
  409960:	mov	x26, x23
  409964:	ldrb	w0, [x26], #1
  409968:	cmp	w0, #0x25
  40996c:	b.eq	409984 <sqrt@plt+0x81f4>  // b.none
  409970:	cbz	w0, 409a18 <sqrt@plt+0x8288>
  409974:	ldr	x1, [x25, #512]
  409978:	bl	4014e0 <putc@plt>
  40997c:	mov	x23, x26
  409980:	b	409960 <sqrt@plt+0x81d0>
  409984:	ldrb	w8, [x23, #1]
  409988:	add	x23, x23, #0x2
  40998c:	sub	w8, w8, #0x25
  409990:	cmp	w8, #0xe
  409994:	b.hi	409954 <sqrt@plt+0x81c4>  // b.pmore
  409998:	adr	x9, 409954 <sqrt@plt+0x81c4>
  40999c:	ldrb	w10, [x24, x8]
  4099a0:	add	x9, x9, x10, lsl #2
  4099a4:	br	x9
  4099a8:	ldr	w8, [x21]
  4099ac:	cbnz	w8, 4099bc <sqrt@plt+0x822c>
  4099b0:	mov	w0, #0x6c                  	// #108
  4099b4:	mov	x1, x22
  4099b8:	bl	408890 <sqrt@plt+0x7100>
  4099bc:	mov	x0, x21
  4099c0:	bl	409868 <sqrt@plt+0x80d8>
  4099c4:	b	409960 <sqrt@plt+0x81d0>
  4099c8:	ldr	w8, [x20]
  4099cc:	cbnz	w8, 4099dc <sqrt@plt+0x824c>
  4099d0:	mov	w0, #0x70                  	// #112
  4099d4:	mov	x1, x22
  4099d8:	bl	408890 <sqrt@plt+0x7100>
  4099dc:	mov	x0, x20
  4099e0:	bl	409868 <sqrt@plt+0x80d8>
  4099e4:	b	409960 <sqrt@plt+0x81d0>
  4099e8:	ldr	w8, [x19]
  4099ec:	cbnz	w8, 4099fc <sqrt@plt+0x826c>
  4099f0:	mov	w0, #0x74                  	// #116
  4099f4:	mov	x1, x22
  4099f8:	bl	408890 <sqrt@plt+0x7100>
  4099fc:	mov	x0, x19
  409a00:	bl	409868 <sqrt@plt+0x80d8>
  409a04:	b	409960 <sqrt@plt+0x81d0>
  409a08:	ldr	x1, [x25, #512]
  409a0c:	mov	w0, #0x25                  	// #37
  409a10:	bl	4015c0 <fputc@plt>
  409a14:	b	409960 <sqrt@plt+0x81d0>
  409a18:	ldp	x20, x19, [sp, #64]
  409a1c:	ldp	x22, x21, [sp, #48]
  409a20:	ldp	x24, x23, [sp, #32]
  409a24:	ldp	x26, x25, [sp, #16]
  409a28:	ldp	x29, x30, [sp], #80
  409a2c:	ret
  409a30:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409a34:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409a38:	adrp	x10, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409a3c:	ldr	x8, [x8, #864]
  409a40:	mov	x6, x2
  409a44:	mov	x5, x1
  409a48:	ldr	x1, [x9, #872]
  409a4c:	ldr	w2, [x10, #880]
  409a50:	mov	x7, x3
  409a54:	mov	w3, #0x1                   	// #1
  409a58:	mov	x4, x0
  409a5c:	mov	x0, x8
  409a60:	b	409aec <sqrt@plt+0x835c>
  409a64:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409a68:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409a6c:	adrp	x10, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409a70:	ldr	x8, [x8, #864]
  409a74:	mov	x6, x2
  409a78:	mov	x5, x1
  409a7c:	ldr	x1, [x9, #872]
  409a80:	ldr	w2, [x10, #880]
  409a84:	mov	x7, x3
  409a88:	mov	x4, x0
  409a8c:	mov	x0, x8
  409a90:	mov	w3, wzr
  409a94:	b	409aec <sqrt@plt+0x835c>
  409a98:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409a9c:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409aa0:	adrp	x10, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409aa4:	ldr	x8, [x8, #864]
  409aa8:	mov	x6, x2
  409aac:	mov	x5, x1
  409ab0:	ldr	x1, [x9, #872]
  409ab4:	ldr	w2, [x10, #880]
  409ab8:	mov	x7, x3
  409abc:	mov	w3, #0x2                   	// #2
  409ac0:	mov	x4, x0
  409ac4:	mov	x0, x8
  409ac8:	b	409aec <sqrt@plt+0x835c>
  409acc:	mov	x7, x5
  409ad0:	mov	x6, x4
  409ad4:	mov	x5, x3
  409ad8:	mov	x4, x2
  409adc:	mov	w2, w1
  409ae0:	mov	w3, #0x1                   	// #1
  409ae4:	mov	x1, xzr
  409ae8:	b	409aec <sqrt@plt+0x835c>
  409aec:	stp	x29, x30, [sp, #-96]!
  409af0:	str	x27, [sp, #16]
  409af4:	stp	x26, x25, [sp, #32]
  409af8:	stp	x24, x23, [sp, #48]
  409afc:	stp	x22, x21, [sp, #64]
  409b00:	stp	x20, x19, [sp, #80]
  409b04:	mov	x29, sp
  409b08:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  409b0c:	mov	w24, w2
  409b10:	ldr	x2, [x8, #1000]
  409b14:	mov	x20, x7
  409b18:	mov	x21, x6
  409b1c:	mov	x22, x5
  409b20:	mov	x23, x4
  409b24:	mov	w19, w3
  409b28:	mov	x25, x1
  409b2c:	mov	x26, x0
  409b30:	adrp	x27, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409b34:	cbnz	x2, 409b44 <sqrt@plt+0x83b4>
  409b38:	mov	w8, wzr
  409b3c:	cbnz	x26, 409b5c <sqrt@plt+0x83cc>
  409b40:	b	409ba0 <sqrt@plt+0x8410>
  409b44:	ldr	x0, [x27, #512]
  409b48:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  409b4c:	add	x1, x1, #0xafc
  409b50:	bl	4014b0 <fprintf@plt>
  409b54:	mov	w8, #0x1                   	// #1
  409b58:	cbz	x26, 409ba0 <sqrt@plt+0x8410>
  409b5c:	tbnz	w24, #31, 409ba0 <sqrt@plt+0x8410>
  409b60:	adrp	x1, 412000 <_ZdlPvm@@Base+0x26e4>
  409b64:	add	x1, x1, #0x776
  409b68:	mov	x0, x26
  409b6c:	bl	401680 <strcmp@plt>
  409b70:	mov	w8, w0
  409b74:	ldr	x0, [x27, #512]
  409b78:	adrp	x9, 411000 <_ZdlPvm@@Base+0x16e4>
  409b7c:	add	x9, x9, #0x562
  409b80:	cmp	w8, #0x0
  409b84:	csel	x2, x9, x26, eq  // eq = none
  409b88:	cbnz	x25, 409bc4 <sqrt@plt+0x8434>
  409b8c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  409b90:	add	x1, x1, #0xb0c
  409b94:	mov	w3, w24
  409b98:	bl	4014b0 <fprintf@plt>
  409b9c:	b	409bd8 <sqrt@plt+0x8448>
  409ba0:	cbnz	w8, 409bd8 <sqrt@plt+0x8448>
  409ba4:	cbz	w19, 409be8 <sqrt@plt+0x8458>
  409ba8:	cmp	w19, #0x2
  409bac:	b.ne	409c0c <sqrt@plt+0x847c>  // b.any
  409bb0:	ldr	x3, [x27, #512]
  409bb4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  409bb8:	add	x0, x0, #0xb13
  409bbc:	mov	w1, #0xc                   	// #12
  409bc0:	b	409bf8 <sqrt@plt+0x8468>
  409bc4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  409bc8:	add	x1, x1, #0xb00
  409bcc:	mov	x3, x25
  409bd0:	mov	w4, w24
  409bd4:	bl	4014b0 <fprintf@plt>
  409bd8:	ldr	x1, [x27, #512]
  409bdc:	mov	w0, #0x20                  	// #32
  409be0:	bl	4015c0 <fputc@plt>
  409be4:	cbnz	w19, 409ba8 <sqrt@plt+0x8418>
  409be8:	ldr	x3, [x27, #512]
  409bec:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  409bf0:	add	x0, x0, #0xb20
  409bf4:	mov	w1, #0x8                   	// #8
  409bf8:	mov	w2, #0x1                   	// #1
  409bfc:	bl	401710 <fwrite@plt>
  409c00:	ldr	x1, [x27, #512]
  409c04:	mov	w0, #0x20                  	// #32
  409c08:	bl	4015c0 <fputc@plt>
  409c0c:	mov	x0, x23
  409c10:	mov	x1, x22
  409c14:	mov	x2, x21
  409c18:	mov	x3, x20
  409c1c:	bl	409900 <sqrt@plt+0x8170>
  409c20:	ldr	x1, [x27, #512]
  409c24:	mov	w0, #0xa                   	// #10
  409c28:	bl	4015c0 <fputc@plt>
  409c2c:	ldr	x0, [x27, #512]
  409c30:	bl	401610 <fflush@plt>
  409c34:	cmp	w19, #0x2
  409c38:	b.ne	409c58 <sqrt@plt+0x84c8>  // b.any
  409c3c:	ldp	x20, x19, [sp, #80]
  409c40:	ldp	x22, x21, [sp, #64]
  409c44:	ldp	x24, x23, [sp, #48]
  409c48:	ldp	x26, x25, [sp, #32]
  409c4c:	ldr	x27, [sp, #16]
  409c50:	ldp	x29, x30, [sp], #96
  409c54:	b	409cb4 <sqrt@plt+0x8524>
  409c58:	ldp	x20, x19, [sp, #80]
  409c5c:	ldp	x22, x21, [sp, #64]
  409c60:	ldp	x24, x23, [sp, #48]
  409c64:	ldp	x26, x25, [sp, #32]
  409c68:	ldr	x27, [sp, #16]
  409c6c:	ldp	x29, x30, [sp], #96
  409c70:	ret
  409c74:	mov	x7, x5
  409c78:	mov	x6, x4
  409c7c:	mov	x5, x3
  409c80:	mov	x4, x2
  409c84:	mov	w2, w1
  409c88:	mov	x1, xzr
  409c8c:	mov	w3, wzr
  409c90:	b	409aec <sqrt@plt+0x835c>
  409c94:	mov	x7, x5
  409c98:	mov	x6, x4
  409c9c:	mov	x5, x3
  409ca0:	mov	x4, x2
  409ca4:	mov	w2, w1
  409ca8:	mov	w3, #0x2                   	// #2
  409cac:	mov	x1, xzr
  409cb0:	b	409aec <sqrt@plt+0x835c>
  409cb4:	stp	x29, x30, [sp, #-16]!
  409cb8:	mov	w0, #0x3                   	// #3
  409cbc:	mov	x29, sp
  409cc0:	bl	401700 <exit@plt>
  409cc4:	adrp	x8, 410000 <_ZdlPvm@@Base+0x6e4>
  409cc8:	ldr	d0, [x8, #2648]
  409ccc:	stp	x1, x2, [x0]
  409cd0:	str	xzr, [x0, #16]
  409cd4:	str	xzr, [x0, #32]
  409cd8:	str	d0, [x0, #24]
  409cdc:	ret
  409ce0:	stp	x29, x30, [sp, #-32]!
  409ce4:	str	x19, [sp, #16]
  409ce8:	mov	x29, sp
  409cec:	mov	x19, x0
  409cf0:	ldr	x0, [x0, #32]
  409cf4:	cbz	x0, 409cfc <sqrt@plt+0x856c>
  409cf8:	bl	401640 <_ZdaPv@plt>
  409cfc:	ldr	x0, [x19, #8]
  409d00:	bl	401510 <free@plt>
  409d04:	ldr	x0, [x19]
  409d08:	cbz	x0, 409d18 <sqrt@plt+0x8588>
  409d0c:	ldr	x19, [sp, #16]
  409d10:	ldp	x29, x30, [sp], #32
  409d14:	b	4014f0 <fclose@plt>
  409d18:	ldr	x19, [sp, #16]
  409d1c:	ldp	x29, x30, [sp], #32
  409d20:	ret
  409d24:	sub	sp, sp, #0x70
  409d28:	stp	x29, x30, [sp, #16]
  409d2c:	stp	x28, x27, [sp, #32]
  409d30:	stp	x26, x25, [sp, #48]
  409d34:	stp	x24, x23, [sp, #64]
  409d38:	stp	x22, x21, [sp, #80]
  409d3c:	stp	x20, x19, [sp, #96]
  409d40:	add	x29, sp, #0x10
  409d44:	ldr	x20, [x0]
  409d48:	cbz	x20, 409ecc <sqrt@plt+0x873c>
  409d4c:	ldr	x8, [x0, #32]
  409d50:	mov	x19, x0
  409d54:	cbz	x8, 409d6c <sqrt@plt+0x85dc>
  409d58:	mov	x0, x20
  409d5c:	bl	401590 <getc@plt>
  409d60:	cmn	w0, #0x1
  409d64:	b.ne	409d90 <sqrt@plt+0x8600>  // b.any
  409d68:	b	409ecc <sqrt@plt+0x873c>
  409d6c:	mov	w0, #0x80                  	// #128
  409d70:	mov	w21, #0x80                  	// #128
  409d74:	bl	401440 <_Znam@plt>
  409d78:	str	x0, [x19, #32]
  409d7c:	str	w21, [x19, #20]
  409d80:	mov	x0, x20
  409d84:	bl	401590 <getc@plt>
  409d88:	cmn	w0, #0x1
  409d8c:	b.eq	409ecc <sqrt@plt+0x873c>  // b.none
  409d90:	adrp	x26, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409d94:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409d98:	adrp	x27, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  409d9c:	mov	w22, w0
  409da0:	mov	w20, wzr
  409da4:	add	x26, x26, #0xd8
  409da8:	add	x21, x21, #0xed8
  409dac:	add	x27, x27, #0x8d0
  409db0:	b	409dd0 <sqrt@plt+0x8640>
  409db4:	ldr	x0, [x19]
  409db8:	bl	401590 <getc@plt>
  409dbc:	mov	w22, w0
  409dc0:	mov	w20, wzr
  409dc4:	cmn	w0, #0x1
  409dc8:	mov	w0, wzr
  409dcc:	b.eq	409ed0 <sqrt@plt+0x8740>  // b.none
  409dd0:	tbnz	w22, #31, 409e18 <sqrt@plt+0x8688>
  409dd4:	ldrb	w8, [x26, w22, uxtw]
  409dd8:	cbz	w8, 409e18 <sqrt@plt+0x8688>
  409ddc:	mov	x0, sp
  409de0:	mov	w1, w22
  409de4:	bl	409808 <sqrt@plt+0x8078>
  409de8:	ldr	w8, [x19, #28]
  409dec:	cbnz	w8, 409e10 <sqrt@plt+0x8680>
  409df0:	ldr	x0, [x19, #8]
  409df4:	ldr	w1, [x19, #16]
  409df8:	adrp	x2, 411000 <_ZdlPvm@@Base+0x16e4>
  409dfc:	mov	x3, sp
  409e00:	add	x2, x2, #0xc88
  409e04:	mov	x4, x21
  409e08:	mov	x5, x21
  409e0c:	bl	409acc <sqrt@plt+0x833c>
  409e10:	mov	w28, w20
  409e14:	b	409e74 <sqrt@plt+0x86e4>
  409e18:	ldrsw	x24, [x19, #20]
  409e1c:	add	w28, w20, #0x1
  409e20:	cmp	w28, w24
  409e24:	b.lt	409e60 <sqrt@plt+0x86d0>  // b.tstop
  409e28:	ldr	x25, [x19, #32]
  409e2c:	lsl	x23, x24, #1
  409e30:	mov	x0, x23
  409e34:	bl	401440 <_Znam@plt>
  409e38:	mov	x1, x25
  409e3c:	mov	x2, x24
  409e40:	str	x0, [x19, #32]
  409e44:	bl	401460 <memcpy@plt>
  409e48:	cbz	x25, 409e5c <sqrt@plt+0x86cc>
  409e4c:	mov	x0, x25
  409e50:	bl	401640 <_ZdaPv@plt>
  409e54:	ldr	w8, [x19, #20]
  409e58:	lsl	w23, w8, #1
  409e5c:	str	w23, [x19, #20]
  409e60:	ldr	x8, [x19, #32]
  409e64:	cmp	w22, #0xa
  409e68:	strb	w22, [x8, w20, sxtw]
  409e6c:	mov	w20, w28
  409e70:	b.eq	409e88 <sqrt@plt+0x86f8>  // b.none
  409e74:	ldr	x0, [x19]
  409e78:	bl	401590 <getc@plt>
  409e7c:	mov	w22, w0
  409e80:	cmn	w0, #0x1
  409e84:	b.ne	409dd0 <sqrt@plt+0x8640>  // b.any
  409e88:	cbz	w28, 409ecc <sqrt@plt+0x873c>
  409e8c:	ldr	x8, [x19, #32]
  409e90:	strb	wzr, [x8, w28, sxtw]
  409e94:	ldr	w8, [x19, #16]
  409e98:	ldr	x9, [x19, #32]
  409e9c:	add	w8, w8, #0x1
  409ea0:	str	w8, [x19, #16]
  409ea4:	ldrb	w8, [x9], #1
  409ea8:	ldrb	w10, [x27, x8]
  409eac:	cbnz	w10, 409ea4 <sqrt@plt+0x8714>
  409eb0:	cbz	w8, 409db4 <sqrt@plt+0x8624>
  409eb4:	cmp	w8, #0x23
  409eb8:	mov	w0, #0x1                   	// #1
  409ebc:	b.ne	409ed0 <sqrt@plt+0x8740>  // b.any
  409ec0:	ldr	w8, [x19, #24]
  409ec4:	cbnz	w8, 409db4 <sqrt@plt+0x8624>
  409ec8:	b	409ed0 <sqrt@plt+0x8740>
  409ecc:	mov	w0, wzr
  409ed0:	ldp	x20, x19, [sp, #96]
  409ed4:	ldp	x22, x21, [sp, #80]
  409ed8:	ldp	x24, x23, [sp, #64]
  409edc:	ldp	x26, x25, [sp, #48]
  409ee0:	ldp	x28, x27, [sp, #32]
  409ee4:	ldp	x29, x30, [sp, #16]
  409ee8:	add	sp, sp, #0x70
  409eec:	ret
  409ef0:	ldr	w8, [x0, #28]
  409ef4:	cbz	w8, 409efc <sqrt@plt+0x876c>
  409ef8:	ret
  409efc:	ldr	x8, [x0, #8]
  409f00:	mov	x5, x4
  409f04:	mov	x4, x3
  409f08:	mov	x3, x2
  409f0c:	mov	x2, x1
  409f10:	ldr	w1, [x0, #16]
  409f14:	mov	x0, x8
  409f18:	b	409acc <sqrt@plt+0x833c>
  409f1c:	sub	sp, sp, #0x30
  409f20:	stp	x29, x30, [sp, #16]
  409f24:	str	x19, [sp, #32]
  409f28:	add	x29, sp, #0x10
  409f2c:	bl	40f5ac <sqrt@plt+0xde1c>
  409f30:	cbz	x0, 40a04c <sqrt@plt+0x88bc>
  409f34:	ldrb	w8, [x0]
  409f38:	mov	x19, x0
  409f3c:	cmp	w8, #0x63
  409f40:	b.ne	409fd4 <sqrt@plt+0x8844>  // b.any
  409f44:	ldrb	w8, [x19, #1]
  409f48:	cmp	w8, #0x68
  409f4c:	b.ne	409fd4 <sqrt@plt+0x8844>  // b.any
  409f50:	ldrb	w8, [x19, #2]
  409f54:	cmp	w8, #0x61
  409f58:	b.ne	409fd4 <sqrt@plt+0x8844>  // b.any
  409f5c:	ldrb	w8, [x19, #3]
  409f60:	cmp	w8, #0x72
  409f64:	b.ne	409fd4 <sqrt@plt+0x8844>  // b.any
  409f68:	ldrb	w9, [x19, #4]
  409f6c:	sub	w0, w9, #0x30
  409f70:	cmp	w0, #0x9
  409f74:	b.hi	409fd4 <sqrt@plt+0x8844>  // b.pmore
  409f78:	ldrb	w8, [x19, #5]
  409f7c:	cbz	w8, 409ff0 <sqrt@plt+0x8860>
  409f80:	cmp	w9, #0x31
  409f84:	b.cc	409fd4 <sqrt@plt+0x8844>  // b.lo, b.ul, b.last
  409f88:	sub	w9, w8, #0x30
  409f8c:	and	w9, w9, #0xff
  409f90:	cmp	w9, #0x9
  409f94:	b.hi	409fd4 <sqrt@plt+0x8844>  // b.pmore
  409f98:	ldrb	w9, [x19, #6]
  409f9c:	mov	w10, #0xa                   	// #10
  409fa0:	madd	w8, w0, w10, w8
  409fa4:	sub	w0, w8, #0x30
  409fa8:	cbz	w9, 409ff0 <sqrt@plt+0x8860>
  409fac:	sub	w8, w9, #0x30
  409fb0:	cmp	w8, #0x9
  409fb4:	b.hi	409fd4 <sqrt@plt+0x8844>  // b.pmore
  409fb8:	mov	w8, #0xa                   	// #10
  409fbc:	madd	w8, w0, w8, w9
  409fc0:	sub	w0, w8, #0x30
  409fc4:	cmp	w0, #0x7f
  409fc8:	b.gt	409fd4 <sqrt@plt+0x8844>
  409fcc:	ldrb	w8, [x19, #7]
  409fd0:	cbz	w8, 409ff0 <sqrt@plt+0x8860>
  409fd4:	mov	x0, x19
  409fd8:	bl	4108c4 <_ZdlPvm@@Base+0xfa8>
  409fdc:	cbz	x0, 40a000 <sqrt@plt+0x8870>
  409fe0:	add	x0, x19, #0x1
  409fe4:	add	x1, x29, #0x18
  409fe8:	mov	w2, #0x10                  	// #16
  409fec:	bl	401500 <strtol@plt>
  409ff0:	ldr	x19, [sp, #32]
  409ff4:	ldp	x29, x30, [sp, #16]
  409ff8:	add	sp, sp, #0x30
  409ffc:	ret
  40a000:	mov	w8, #0x5c                  	// #92
  40a004:	sturb	wzr, [x29, #-2]
  40a008:	sturh	w8, [x29, #-4]
  40a00c:	ldrb	w8, [x19, #1]
  40a010:	cbz	w8, 40a024 <sqrt@plt+0x8894>
  40a014:	mov	x0, x19
  40a018:	bl	40e730 <sqrt@plt+0xcfa0>
  40a01c:	cbnz	x0, 40a03c <sqrt@plt+0x88ac>
  40a020:	b	40a04c <sqrt@plt+0x88bc>
  40a024:	ldrb	w8, [x19]
  40a028:	sub	x19, x29, #0x4
  40a02c:	sturb	w8, [x29, #-3]
  40a030:	mov	x0, x19
  40a034:	bl	40e730 <sqrt@plt+0xcfa0>
  40a038:	cbz	x0, 40a04c <sqrt@plt+0x88bc>
  40a03c:	mov	w1, #0x5f                  	// #95
  40a040:	mov	x19, x0
  40a044:	bl	401530 <strchr@plt>
  40a048:	cbz	x0, 40a060 <sqrt@plt+0x88d0>
  40a04c:	mov	w0, #0xffffffff            	// #-1
  40a050:	ldr	x19, [sp, #32]
  40a054:	ldp	x29, x30, [sp, #16]
  40a058:	add	sp, sp, #0x30
  40a05c:	ret
  40a060:	add	x1, x29, #0x18
  40a064:	mov	w2, #0x10                  	// #16
  40a068:	mov	x0, x19
  40a06c:	b	409fec <sqrt@plt+0x885c>
  40a070:	stp	x29, x30, [sp, #-32]!
  40a074:	stp	x20, x19, [sp, #16]
  40a078:	mov	x29, sp
  40a07c:	adrp	x8, 411000 <_ZdlPvm@@Base+0x16e4>
  40a080:	add	x8, x8, #0xbb8
  40a084:	mov	x20, x0
  40a088:	str	wzr, [x0, #8]
  40a08c:	str	xzr, [x0, #64]
  40a090:	str	wzr, [x0, #72]
  40a094:	stp	xzr, xzr, [x0, #16]
  40a098:	stp	xzr, xzr, [x0, #88]
  40a09c:	str	x8, [x0]
  40a0a0:	str	xzr, [x0, #80]
  40a0a4:	mov	x0, x1
  40a0a8:	mov	x19, x1
  40a0ac:	bl	4014a0 <strlen@plt>
  40a0b0:	add	x0, x0, #0x1
  40a0b4:	bl	401440 <_Znam@plt>
  40a0b8:	mov	x1, x19
  40a0bc:	str	x0, [x20, #32]
  40a0c0:	bl	401550 <strcpy@plt>
  40a0c4:	stp	xzr, xzr, [x20, #40]
  40a0c8:	str	wzr, [x20, #56]
  40a0cc:	ldp	x20, x19, [sp, #16]
  40a0d0:	ldp	x29, x30, [sp], #32
  40a0d4:	ret
  40a0d8:	stp	x29, x30, [sp, #-48]!
  40a0dc:	stp	x20, x19, [sp, #32]
  40a0e0:	ldr	w9, [x0, #88]
  40a0e4:	mov	x19, x0
  40a0e8:	ldr	x0, [x0, #80]
  40a0ec:	adrp	x8, 411000 <_ZdlPvm@@Base+0x16e4>
  40a0f0:	add	x8, x8, #0xbb8
  40a0f4:	cmp	w9, #0x1
  40a0f8:	str	x21, [sp, #16]
  40a0fc:	mov	x29, sp
  40a100:	str	x8, [x19]
  40a104:	b.lt	40a140 <sqrt@plt+0x89b0>  // b.tstop
  40a108:	mov	x20, xzr
  40a10c:	mov	w21, #0x20                  	// #32
  40a110:	b	40a124 <sqrt@plt+0x8994>
  40a114:	add	x20, x20, #0x1
  40a118:	cmp	x20, w9, sxtw
  40a11c:	add	x21, x21, #0x28
  40a120:	b.ge	40a140 <sqrt@plt+0x89b0>  // b.tcont
  40a124:	ldr	x8, [x0, x21]
  40a128:	cbz	x8, 40a114 <sqrt@plt+0x8984>
  40a12c:	mov	x0, x8
  40a130:	bl	401640 <_ZdaPv@plt>
  40a134:	ldr	w9, [x19, #88]
  40a138:	ldr	x0, [x19, #80]
  40a13c:	b	40a114 <sqrt@plt+0x8984>
  40a140:	cbz	x0, 40a148 <sqrt@plt+0x89b8>
  40a144:	bl	401640 <_ZdaPv@plt>
  40a148:	ldr	x0, [x19, #64]
  40a14c:	cbz	x0, 40a154 <sqrt@plt+0x89c4>
  40a150:	bl	401640 <_ZdaPv@plt>
  40a154:	ldr	x0, [x19, #16]
  40a158:	cbz	x0, 40a19c <sqrt@plt+0x8a0c>
  40a15c:	mov	x20, xzr
  40a160:	b	40a170 <sqrt@plt+0x89e0>
  40a164:	add	x20, x20, #0x1
  40a168:	cmp	x20, #0x1f7
  40a16c:	b.eq	40a194 <sqrt@plt+0x8a04>  // b.none
  40a170:	ldr	x8, [x0, x20, lsl #3]
  40a174:	cbz	x8, 40a164 <sqrt@plt+0x89d4>
  40a178:	ldr	x21, [x8, #24]
  40a17c:	mov	x0, x8
  40a180:	bl	40f910 <_ZdlPv@@Base>
  40a184:	mov	x8, x21
  40a188:	cbnz	x21, 40a178 <sqrt@plt+0x89e8>
  40a18c:	ldr	x0, [x19, #16]
  40a190:	b	40a164 <sqrt@plt+0x89d4>
  40a194:	cbz	x0, 40a19c <sqrt@plt+0x8a0c>
  40a198:	bl	401640 <_ZdaPv@plt>
  40a19c:	ldr	x0, [x19, #32]
  40a1a0:	cbz	x0, 40a1a8 <sqrt@plt+0x8a18>
  40a1a4:	bl	401640 <_ZdaPv@plt>
  40a1a8:	ldr	x0, [x19, #40]
  40a1ac:	cbz	x0, 40a1c0 <sqrt@plt+0x8a30>
  40a1b0:	bl	401640 <_ZdaPv@plt>
  40a1b4:	b	40a1c0 <sqrt@plt+0x8a30>
  40a1b8:	mov	x0, x20
  40a1bc:	bl	40f910 <_ZdlPv@@Base>
  40a1c0:	ldr	x20, [x19, #96]
  40a1c4:	cbz	x20, 40a1e0 <sqrt@plt+0x8a50>
  40a1c8:	ldr	x8, [x20]
  40a1cc:	str	x8, [x19, #96]
  40a1d0:	ldr	x0, [x20, #16]
  40a1d4:	cbz	x0, 40a1b8 <sqrt@plt+0x8a28>
  40a1d8:	bl	401640 <_ZdaPv@plt>
  40a1dc:	b	40a1b8 <sqrt@plt+0x8a28>
  40a1e0:	ldp	x20, x19, [sp, #32]
  40a1e4:	ldr	x21, [sp, #16]
  40a1e8:	ldp	x29, x30, [sp], #48
  40a1ec:	ret
  40a1f0:	stp	x29, x30, [sp, #-32]!
  40a1f4:	str	x19, [sp, #16]
  40a1f8:	mov	x29, sp
  40a1fc:	mov	x19, x0
  40a200:	bl	40a0d8 <sqrt@plt+0x8948>
  40a204:	mov	x0, x19
  40a208:	ldr	x19, [sp, #16]
  40a20c:	ldp	x29, x30, [sp], #32
  40a210:	b	40f910 <_ZdlPv@@Base>
  40a214:	stp	x29, x30, [sp, #-16]!
  40a218:	mov	x29, sp
  40a21c:	and	w8, w1, #0xff
  40a220:	sub	w8, w8, #0x50
  40a224:	cmp	w8, #0x20
  40a228:	b.hi	40a250 <sqrt@plt+0x8ac0>  // b.pmore
  40a22c:	adrp	x9, 411000 <_ZdlPvm@@Base+0x16e4>
  40a230:	add	x9, x9, #0xb40
  40a234:	adr	x10, 40a248 <sqrt@plt+0x8ab8>
  40a238:	ldrb	w11, [x9, x8]
  40a23c:	add	x10, x10, x11, lsl #2
  40a240:	fmov	d0, #1.000000000000000000e+00
  40a244:	br	x10
  40a248:	fmov	d0, #6.000000000000000000e+00
  40a24c:	b	40a280 <sqrt@plt+0x8af0>
  40a250:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40a254:	add	x1, x1, #0xcaa
  40a258:	mov	w0, #0x11f                 	// #287
  40a25c:	bl	408890 <sqrt@plt+0x7100>
  40a260:	mov	w0, wzr
  40a264:	ldp	x29, x30, [sp], #16
  40a268:	ret
  40a26c:	adrp	x8, 411000 <_ZdlPvm@@Base+0x16e4>
  40a270:	ldr	d0, [x8, #2864]
  40a274:	b	40a280 <sqrt@plt+0x8af0>
  40a278:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  40a27c:	fmov	d0, x8
  40a280:	ldr	d1, [x0]
  40a284:	fdiv	d0, d1, d0
  40a288:	str	d0, [x0]
  40a28c:	mov	w0, #0x1                   	// #1
  40a290:	ldp	x29, x30, [sp], #16
  40a294:	ret
  40a298:	str	d8, [sp, #-64]!
  40a29c:	stp	x29, x30, [sp, #16]
  40a2a0:	stp	x22, x21, [sp, #32]
  40a2a4:	stp	x20, x19, [sp, #48]
  40a2a8:	mov	x29, sp
  40a2ac:	ldrsw	x22, [x1]
  40a2b0:	mov	w19, w3
  40a2b4:	mov	w21, w2
  40a2b8:	mov	x20, x0
  40a2bc:	tbnz	w22, #31, 40a2d0 <sqrt@plt+0x8b40>
  40a2c0:	ldr	w8, [x20, #72]
  40a2c4:	cmp	w22, w8
  40a2c8:	b.lt	40a2ec <sqrt@plt+0x8b5c>  // b.tstop
  40a2cc:	b	40a31c <sqrt@plt+0x8b8c>
  40a2d0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40a2d4:	add	x1, x1, #0xcaa
  40a2d8:	mov	w0, #0x190                 	// #400
  40a2dc:	bl	408890 <sqrt@plt+0x7100>
  40a2e0:	ldr	w8, [x20, #72]
  40a2e4:	cmp	w22, w8
  40a2e8:	b.ge	40a31c <sqrt@plt+0x8b8c>  // b.tcont
  40a2ec:	ldr	x8, [x20, #64]
  40a2f0:	ldr	w8, [x8, x22, lsl #2]
  40a2f4:	tbnz	w8, #31, 40a31c <sqrt@plt+0x8b8c>
  40a2f8:	ldr	x9, [x20, #80]
  40a2fc:	mov	w10, #0x28                  	// #40
  40a300:	mov	x0, x20
  40a304:	mov	w2, w21
  40a308:	madd	x8, x8, x10, x9
  40a30c:	ldr	w1, [x8, #12]
  40a310:	bl	40d0d0 <sqrt@plt+0xb940>
  40a314:	scvtf	d8, w0
  40a318:	b	40a32c <sqrt@plt+0x8b9c>
  40a31c:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a320:	ldr	w8, [x8, #3888]
  40a324:	fmov	d8, xzr
  40a328:	cbz	w8, 40a37c <sqrt@plt+0x8bec>
  40a32c:	ldr	d0, [x20, #48]
  40a330:	adrp	x8, 411000 <_ZdlPvm@@Base+0x16e4>
  40a334:	ldr	d1, [x8, #2872]
  40a338:	scvtf	d2, w19
  40a33c:	mov	x8, #0x800000000000        	// #140737488355328
  40a340:	fadd	d0, d0, d2
  40a344:	movk	x8, #0x4066, lsl #48
  40a348:	fmul	d0, d0, d1
  40a34c:	fmov	d1, x8
  40a350:	fdiv	d0, d0, d1
  40a354:	bl	4016f0 <tan@plt>
  40a358:	ldp	x20, x19, [sp, #48]
  40a35c:	ldp	x22, x21, [sp, #32]
  40a360:	ldp	x29, x30, [sp, #16]
  40a364:	fmul	d0, d8, d0
  40a368:	fmov	d1, #5.000000000000000000e-01
  40a36c:	fadd	d0, d0, d1
  40a370:	fcvtzs	w0, d0
  40a374:	ldr	d8, [sp], #64
  40a378:	ret
  40a37c:	bl	4016b0 <abort@plt>
  40a380:	stp	x29, x30, [sp, #-48]!
  40a384:	str	x21, [sp, #16]
  40a388:	stp	x20, x19, [sp, #32]
  40a38c:	mov	x29, sp
  40a390:	ldrsw	x21, [x1]
  40a394:	mov	w19, w2
  40a398:	mov	x20, x0
  40a39c:	tbnz	w21, #31, 40a3b0 <sqrt@plt+0x8c20>
  40a3a0:	ldr	w8, [x20, #72]
  40a3a4:	cmp	w21, w8
  40a3a8:	b.lt	40a3cc <sqrt@plt+0x8c3c>  // b.tstop
  40a3ac:	b	40a400 <sqrt@plt+0x8c70>
  40a3b0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40a3b4:	add	x1, x1, #0xcaa
  40a3b8:	mov	w0, #0x190                 	// #400
  40a3bc:	bl	408890 <sqrt@plt+0x7100>
  40a3c0:	ldr	w8, [x20, #72]
  40a3c4:	cmp	w21, w8
  40a3c8:	b.ge	40a400 <sqrt@plt+0x8c70>  // b.tcont
  40a3cc:	ldr	x8, [x20, #64]
  40a3d0:	ldr	w8, [x8, x21, lsl #2]
  40a3d4:	tbnz	w8, #31, 40a400 <sqrt@plt+0x8c70>
  40a3d8:	ldr	x9, [x20, #80]
  40a3dc:	mov	w10, #0x28                  	// #40
  40a3e0:	mov	x0, x20
  40a3e4:	mov	w2, w19
  40a3e8:	madd	x8, x8, x10, x9
  40a3ec:	ldr	w1, [x8, #12]
  40a3f0:	ldp	x20, x19, [sp, #32]
  40a3f4:	ldr	x21, [sp, #16]
  40a3f8:	ldp	x29, x30, [sp], #48
  40a3fc:	b	40d0d0 <sqrt@plt+0xb940>
  40a400:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a404:	ldr	w8, [x8, #3888]
  40a408:	cbz	w8, 40a420 <sqrt@plt+0x8c90>
  40a40c:	ldp	x20, x19, [sp, #32]
  40a410:	ldr	x21, [sp, #16]
  40a414:	mov	w0, wzr
  40a418:	ldp	x29, x30, [sp], #48
  40a41c:	ret
  40a420:	bl	4016b0 <abort@plt>
  40a424:	stp	x29, x30, [sp, #-48]!
  40a428:	str	x21, [sp, #16]
  40a42c:	stp	x20, x19, [sp, #32]
  40a430:	mov	x29, sp
  40a434:	ldrsw	x21, [x1]
  40a438:	mov	x19, x1
  40a43c:	mov	x20, x0
  40a440:	tbnz	w21, #31, 40a454 <sqrt@plt+0x8cc4>
  40a444:	ldr	w8, [x20, #72]
  40a448:	cmp	w21, w8
  40a44c:	b.lt	40a470 <sqrt@plt+0x8ce0>  // b.tstop
  40a450:	b	40a47c <sqrt@plt+0x8cec>
  40a454:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40a458:	add	x1, x1, #0xcaa
  40a45c:	mov	w0, #0x132                 	// #306
  40a460:	bl	408890 <sqrt@plt+0x7100>
  40a464:	ldr	w8, [x20, #72]
  40a468:	cmp	w21, w8
  40a46c:	b.ge	40a47c <sqrt@plt+0x8cec>  // b.tcont
  40a470:	ldr	x8, [x20, #64]
  40a474:	ldr	w8, [x8, x21, lsl #2]
  40a478:	tbz	w8, #31, 40a49c <sqrt@plt+0x8d0c>
  40a47c:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a480:	ldr	w8, [x8, #3888]
  40a484:	cbz	w8, 40a4b0 <sqrt@plt+0x8d20>
  40a488:	mov	x0, x19
  40a48c:	bl	409f1c <sqrt@plt+0x878c>
  40a490:	tbz	w0, #31, 40a49c <sqrt@plt+0x8d0c>
  40a494:	ldr	w8, [x19, #4]
  40a498:	tbnz	w8, #31, 40a4b0 <sqrt@plt+0x8d20>
  40a49c:	mov	w0, #0x1                   	// #1
  40a4a0:	ldp	x20, x19, [sp, #32]
  40a4a4:	ldr	x21, [sp, #16]
  40a4a8:	ldp	x29, x30, [sp], #48
  40a4ac:	ret
  40a4b0:	mov	w0, wzr
  40a4b4:	ldp	x20, x19, [sp, #32]
  40a4b8:	ldr	x21, [sp, #16]
  40a4bc:	ldp	x29, x30, [sp], #48
  40a4c0:	ret
  40a4c4:	ldr	w0, [x0, #28]
  40a4c8:	ret
  40a4cc:	stp	x29, x30, [sp, #-32]!
  40a4d0:	stp	x20, x19, [sp, #16]
  40a4d4:	mov	x29, sp
  40a4d8:	mov	w19, w2
  40a4dc:	sxtw	x8, w19
  40a4e0:	sbfiz	x9, x19, #2, #32
  40a4e4:	cmp	xzr, x8, lsr #62
  40a4e8:	mov	x20, x0
  40a4ec:	str	x3, [x0]
  40a4f0:	str	w1, [x0, #8]
  40a4f4:	csinv	x0, x9, xzr, eq  // eq = none
  40a4f8:	bl	401440 <_Znam@plt>
  40a4fc:	cmp	w19, #0x1
  40a500:	str	x0, [x20, #16]
  40a504:	b.lt	40a518 <sqrt@plt+0x8d88>  // b.tstop
  40a508:	mov	w8, w19
  40a50c:	lsl	x2, x8, #2
  40a510:	mov	w1, #0xff                  	// #255
  40a514:	bl	401520 <memset@plt>
  40a518:	ldp	x20, x19, [sp, #16]
  40a51c:	ldp	x29, x30, [sp], #32
  40a520:	ret
  40a524:	ldr	x0, [x0, #16]
  40a528:	cbz	x0, 40a530 <sqrt@plt+0x8da0>
  40a52c:	b	401640 <_ZdaPv@plt>
  40a530:	ret
  40a534:	stp	x29, x30, [sp, #-80]!
  40a538:	str	x25, [sp, #16]
  40a53c:	stp	x24, x23, [sp, #32]
  40a540:	stp	x22, x21, [sp, #48]
  40a544:	stp	x20, x19, [sp, #64]
  40a548:	mov	x29, sp
  40a54c:	ldrsw	x23, [x1]
  40a550:	mov	w19, w2
  40a554:	mov	x21, x1
  40a558:	mov	x20, x0
  40a55c:	tbz	w23, #31, 40a570 <sqrt@plt+0x8de0>
  40a560:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40a564:	add	x1, x1, #0xcaa
  40a568:	mov	w0, #0x158                 	// #344
  40a56c:	bl	408890 <sqrt@plt+0x7100>
  40a570:	ldr	w8, [x20, #56]
  40a574:	mov	w22, w19
  40a578:	cbz	w8, 40a5b8 <sqrt@plt+0x8e28>
  40a57c:	mov	w9, #0xfe0b                	// #65035
  40a580:	movk	w9, #0x7fff, lsl #16
  40a584:	sdiv	w9, w9, w8
  40a588:	cmp	w9, w19
  40a58c:	b.ge	40a5c8 <sqrt@plt+0x8e38>  // b.tcont
  40a590:	scvtf	d1, w8
  40a594:	mov	x8, #0x400000000000        	// #70368744177664
  40a598:	scvtf	d0, w19
  40a59c:	movk	x8, #0x408f, lsl #48
  40a5a0:	fmul	d0, d0, d1
  40a5a4:	fmov	d1, x8
  40a5a8:	fdiv	d0, d0, d1
  40a5ac:	fmov	d1, #5.000000000000000000e-01
  40a5b0:	fadd	d0, d0, d1
  40a5b4:	fcvtzs	w22, d0
  40a5b8:	ldr	w8, [x20, #72]
  40a5bc:	cmp	w23, w8
  40a5c0:	b.lt	40a5f4 <sqrt@plt+0x8e64>  // b.tstop
  40a5c4:	b	40a644 <sqrt@plt+0x8eb4>
  40a5c8:	mul	w8, w8, w19
  40a5cc:	mov	w9, #0x4dd3                	// #19923
  40a5d0:	movk	w9, #0x1062, lsl #16
  40a5d4:	add	w8, w8, #0x1f4
  40a5d8:	smull	x8, w8, w9
  40a5dc:	lsr	x9, x8, #63
  40a5e0:	asr	x8, x8, #38
  40a5e4:	add	w22, w8, w9
  40a5e8:	ldr	w8, [x20, #72]
  40a5ec:	cmp	w23, w8
  40a5f0:	b.ge	40a644 <sqrt@plt+0x8eb4>  // b.tcont
  40a5f4:	ldr	x9, [x20, #64]
  40a5f8:	ldr	w23, [x9, x23, lsl #2]
  40a5fc:	tbnz	w23, #31, 40a644 <sqrt@plt+0x8eb4>
  40a600:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a604:	ldr	w8, [x8, #3844]
  40a608:	cmp	w22, w8
  40a60c:	b.eq	40a710 <sqrt@plt+0x8f80>  // b.none
  40a610:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a614:	ldr	w8, [x8, #3880]
  40a618:	cbnz	w8, 40a710 <sqrt@plt+0x8f80>
  40a61c:	ldr	x24, [x20, #96]
  40a620:	cbz	x24, 40a724 <sqrt@plt+0x8f94>
  40a624:	ldr	w8, [x24, #8]
  40a628:	cmp	w8, w22
  40a62c:	b.ne	40a760 <sqrt@plt+0x8fd0>  // b.any
  40a630:	mov	x21, x24
  40a634:	ldr	x21, [x21, #16]
  40a638:	ldr	w1, [x21, w23, sxtw #2]
  40a63c:	tbz	w1, #31, 40a80c <sqrt@plt+0x907c>
  40a640:	b	40a7e4 <sqrt@plt+0x9054>
  40a644:	adrp	x23, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a648:	ldr	w9, [x23, #3888]
  40a64c:	cbz	w9, 40a828 <sqrt@plt+0x9098>
  40a650:	ldrsw	x24, [x21]
  40a654:	tbnz	w24, #31, 40a664 <sqrt@plt+0x8ed4>
  40a658:	cmp	w24, w8
  40a65c:	b.lt	40a680 <sqrt@plt+0x8ef0>  // b.tstop
  40a660:	b	40a6a0 <sqrt@plt+0x8f10>
  40a664:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40a668:	add	x1, x1, #0xcaa
  40a66c:	mov	w0, #0x224                 	// #548
  40a670:	bl	408890 <sqrt@plt+0x7100>
  40a674:	ldr	w8, [x20, #72]
  40a678:	cmp	w24, w8
  40a67c:	b.ge	40a6a0 <sqrt@plt+0x8f10>  // b.tcont
  40a680:	ldr	x8, [x20, #64]
  40a684:	ldr	w8, [x8, x24, lsl #2]
  40a688:	tbnz	w8, #31, 40a6a0 <sqrt@plt+0x8f10>
  40a68c:	ldr	x9, [x20, #80]
  40a690:	mov	w10, #0x28                  	// #40
  40a694:	madd	x8, x8, x10, x9
  40a698:	ldr	w0, [x8, #4]
  40a69c:	b	40a6bc <sqrt@plt+0x8f2c>
  40a6a0:	ldr	w8, [x23, #3888]
  40a6a4:	cbz	w8, 40a828 <sqrt@plt+0x9098>
  40a6a8:	mov	x0, x21
  40a6ac:	bl	409f1c <sqrt@plt+0x878c>
  40a6b0:	tbz	w0, #31, 40a6bc <sqrt@plt+0x8f2c>
  40a6b4:	ldr	w0, [x21, #4]
  40a6b8:	tbnz	w0, #31, 40a828 <sqrt@plt+0x9098>
  40a6bc:	bl	401660 <wcwidth@plt>
  40a6c0:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a6c4:	ldr	w9, [x9, #3844]
  40a6c8:	add	w8, w0, w0, lsl #1
  40a6cc:	lsl	w8, w8, #3
  40a6d0:	cmp	w0, #0x1
  40a6d4:	mov	w10, #0x18                  	// #24
  40a6d8:	csel	w1, w8, w10, gt
  40a6dc:	cmp	w22, w9
  40a6e0:	b.eq	40a80c <sqrt@plt+0x907c>  // b.none
  40a6e4:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a6e8:	ldr	w8, [x8, #3880]
  40a6ec:	cbnz	w8, 40a80c <sqrt@plt+0x907c>
  40a6f0:	mov	x0, x20
  40a6f4:	mov	w2, w19
  40a6f8:	ldp	x20, x19, [sp, #64]
  40a6fc:	ldp	x22, x21, [sp, #48]
  40a700:	ldp	x24, x23, [sp, #32]
  40a704:	ldr	x25, [sp, #16]
  40a708:	ldp	x29, x30, [sp], #80
  40a70c:	b	40d0d0 <sqrt@plt+0xb940>
  40a710:	ldr	x8, [x20, #80]
  40a714:	mov	w9, #0x28                  	// #40
  40a718:	madd	x8, x23, x9, x8
  40a71c:	ldr	w1, [x8, #8]
  40a720:	b	40a80c <sqrt@plt+0x907c>
  40a724:	mov	w0, #0x18                  	// #24
  40a728:	bl	40f86c <_Znwm@@Base>
  40a72c:	ldrsw	x24, [x20, #92]
  40a730:	mov	x21, x0
  40a734:	str	xzr, [x0]
  40a738:	str	w22, [x0, #8]
  40a73c:	lsl	x8, x24, #2
  40a740:	cmp	xzr, x24, lsr #62
  40a744:	csinv	x0, x8, xzr, eq  // eq = none
  40a748:	bl	401440 <_Znam@plt>
  40a74c:	and	x8, x24, #0xffffffff
  40a750:	cmp	w8, #0x1
  40a754:	str	x0, [x21, #16]
  40a758:	b.ge	40a7c8 <sqrt@plt+0x9038>  // b.tcont
  40a75c:	b	40a7d4 <sqrt@plt+0x9044>
  40a760:	mov	x21, x24
  40a764:	mov	x8, x21
  40a768:	ldr	x21, [x21]
  40a76c:	cbz	x21, 40a790 <sqrt@plt+0x9000>
  40a770:	ldr	w9, [x21, #8]
  40a774:	cmp	w9, w22
  40a778:	b.ne	40a764 <sqrt@plt+0x8fd4>  // b.any
  40a77c:	ldr	x9, [x21]
  40a780:	str	x9, [x8]
  40a784:	ldr	x8, [x20, #96]
  40a788:	str	x8, [x21]
  40a78c:	b	40a7d4 <sqrt@plt+0x9044>
  40a790:	mov	w0, #0x18                  	// #24
  40a794:	bl	40f86c <_Znwm@@Base>
  40a798:	ldrsw	x25, [x20, #92]
  40a79c:	mov	x21, x0
  40a7a0:	str	x24, [x0]
  40a7a4:	str	w22, [x0, #8]
  40a7a8:	lsl	x8, x25, #2
  40a7ac:	cmp	xzr, x25, lsr #62
  40a7b0:	csinv	x0, x8, xzr, eq  // eq = none
  40a7b4:	bl	401440 <_Znam@plt>
  40a7b8:	and	x8, x25, #0xffffffff
  40a7bc:	cmp	w8, #0x1
  40a7c0:	str	x0, [x21, #16]
  40a7c4:	b.lt	40a7d4 <sqrt@plt+0x9044>  // b.tstop
  40a7c8:	lsl	x2, x8, #2
  40a7cc:	mov	w1, #0xff                  	// #255
  40a7d0:	bl	401520 <memset@plt>
  40a7d4:	str	x21, [x20, #96]
  40a7d8:	ldr	x21, [x21, #16]
  40a7dc:	ldr	w1, [x21, w23, sxtw #2]
  40a7e0:	tbz	w1, #31, 40a80c <sqrt@plt+0x907c>
  40a7e4:	ldr	x8, [x20, #80]
  40a7e8:	sxtw	x22, w23
  40a7ec:	mov	w9, #0x28                  	// #40
  40a7f0:	mov	x0, x20
  40a7f4:	madd	x8, x22, x9, x8
  40a7f8:	ldr	w1, [x8, #8]
  40a7fc:	mov	w2, w19
  40a800:	bl	40d0d0 <sqrt@plt+0xb940>
  40a804:	mov	w1, w0
  40a808:	str	w0, [x21, x22, lsl #2]
  40a80c:	ldp	x20, x19, [sp, #64]
  40a810:	ldp	x22, x21, [sp, #48]
  40a814:	ldp	x24, x23, [sp, #32]
  40a818:	ldr	x25, [sp, #16]
  40a81c:	mov	w0, w1
  40a820:	ldp	x29, x30, [sp], #80
  40a824:	ret
  40a828:	bl	4016b0 <abort@plt>
  40a82c:	b	40a830 <sqrt@plt+0x90a0>
  40a830:	mov	x19, x0
  40a834:	mov	x0, x21
  40a838:	bl	40f910 <_ZdlPv@@Base>
  40a83c:	mov	x0, x19
  40a840:	bl	401720 <_Unwind_Resume@plt>
  40a844:	stp	x29, x30, [sp, #-48]!
  40a848:	str	x21, [sp, #16]
  40a84c:	stp	x20, x19, [sp, #32]
  40a850:	mov	x29, sp
  40a854:	ldrsw	x21, [x1]
  40a858:	mov	x19, x1
  40a85c:	mov	x20, x0
  40a860:	tbnz	w21, #31, 40a874 <sqrt@plt+0x90e4>
  40a864:	ldr	w8, [x20, #72]
  40a868:	cmp	w21, w8
  40a86c:	b.lt	40a890 <sqrt@plt+0x9100>  // b.tstop
  40a870:	b	40a8b0 <sqrt@plt+0x9120>
  40a874:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40a878:	add	x1, x1, #0xcaa
  40a87c:	mov	w0, #0x224                 	// #548
  40a880:	bl	408890 <sqrt@plt+0x7100>
  40a884:	ldr	w8, [x20, #72]
  40a888:	cmp	w21, w8
  40a88c:	b.ge	40a8b0 <sqrt@plt+0x9120>  // b.tcont
  40a890:	ldr	x8, [x20, #64]
  40a894:	ldr	w8, [x8, x21, lsl #2]
  40a898:	tbnz	w8, #31, 40a8b0 <sqrt@plt+0x9120>
  40a89c:	ldr	x9, [x20, #80]
  40a8a0:	mov	w10, #0x28                  	// #40
  40a8a4:	madd	x8, x8, x10, x9
  40a8a8:	ldr	w0, [x8, #4]
  40a8ac:	b	40a8d0 <sqrt@plt+0x9140>
  40a8b0:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a8b4:	ldr	w8, [x8, #3888]
  40a8b8:	cbz	w8, 40a8e0 <sqrt@plt+0x9150>
  40a8bc:	mov	x0, x19
  40a8c0:	bl	409f1c <sqrt@plt+0x878c>
  40a8c4:	tbz	w0, #31, 40a8d0 <sqrt@plt+0x9140>
  40a8c8:	ldr	w0, [x19, #4]
  40a8cc:	tbnz	w0, #31, 40a8e0 <sqrt@plt+0x9150>
  40a8d0:	ldp	x20, x19, [sp, #32]
  40a8d4:	ldr	x21, [sp, #16]
  40a8d8:	ldp	x29, x30, [sp], #48
  40a8dc:	ret
  40a8e0:	bl	4016b0 <abort@plt>
  40a8e4:	stp	x29, x30, [sp, #-48]!
  40a8e8:	str	x21, [sp, #16]
  40a8ec:	stp	x20, x19, [sp, #32]
  40a8f0:	mov	x29, sp
  40a8f4:	ldrsw	x21, [x1]
  40a8f8:	mov	w19, w2
  40a8fc:	mov	x20, x0
  40a900:	tbnz	w21, #31, 40a914 <sqrt@plt+0x9184>
  40a904:	ldr	w8, [x20, #72]
  40a908:	cmp	w21, w8
  40a90c:	b.lt	40a930 <sqrt@plt+0x91a0>  // b.tstop
  40a910:	b	40a964 <sqrt@plt+0x91d4>
  40a914:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40a918:	add	x1, x1, #0xcaa
  40a91c:	mov	w0, #0x19f                 	// #415
  40a920:	bl	408890 <sqrt@plt+0x7100>
  40a924:	ldr	w8, [x20, #72]
  40a928:	cmp	w21, w8
  40a92c:	b.ge	40a964 <sqrt@plt+0x91d4>  // b.tcont
  40a930:	ldr	x8, [x20, #64]
  40a934:	ldr	w8, [x8, x21, lsl #2]
  40a938:	tbnz	w8, #31, 40a964 <sqrt@plt+0x91d4>
  40a93c:	ldr	x9, [x20, #80]
  40a940:	mov	w10, #0x28                  	// #40
  40a944:	mov	x0, x20
  40a948:	mov	w2, w19
  40a94c:	madd	x8, x8, x10, x9
  40a950:	ldr	w1, [x8, #16]
  40a954:	ldp	x20, x19, [sp, #32]
  40a958:	ldr	x21, [sp, #16]
  40a95c:	ldp	x29, x30, [sp], #48
  40a960:	b	40d0d0 <sqrt@plt+0xb940>
  40a964:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40a968:	ldr	w8, [x8, #3888]
  40a96c:	cbz	w8, 40a984 <sqrt@plt+0x91f4>
  40a970:	ldp	x20, x19, [sp, #32]
  40a974:	ldr	x21, [sp, #16]
  40a978:	mov	w0, wzr
  40a97c:	ldp	x29, x30, [sp], #48
  40a980:	ret
  40a984:	bl	4016b0 <abort@plt>
  40a988:	stp	x29, x30, [sp, #-48]!
  40a98c:	str	x21, [sp, #16]
  40a990:	stp	x20, x19, [sp, #32]
  40a994:	mov	x29, sp
  40a998:	ldrsw	x21, [x1]
  40a99c:	mov	w19, w2
  40a9a0:	mov	x20, x0
  40a9a4:	tbnz	w21, #31, 40a9b8 <sqrt@plt+0x9228>
  40a9a8:	ldr	w8, [x20, #72]
  40a9ac:	cmp	w21, w8
  40a9b0:	b.lt	40a9d4 <sqrt@plt+0x9244>  // b.tstop
  40a9b4:	b	40aa08 <sqrt@plt+0x9278>
  40a9b8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40a9bc:	add	x1, x1, #0xcaa
  40a9c0:	mov	w0, #0x1ae                 	// #430
  40a9c4:	bl	408890 <sqrt@plt+0x7100>
  40a9c8:	ldr	w8, [x20, #72]
  40a9cc:	cmp	w21, w8
  40a9d0:	b.ge	40aa08 <sqrt@plt+0x9278>  // b.tcont
  40a9d4:	ldr	x8, [x20, #64]
  40a9d8:	ldr	w8, [x8, x21, lsl #2]
  40a9dc:	tbnz	w8, #31, 40aa08 <sqrt@plt+0x9278>
  40a9e0:	ldr	x9, [x20, #80]
  40a9e4:	mov	w10, #0x28                  	// #40
  40a9e8:	mov	x0, x20
  40a9ec:	mov	w2, w19
  40a9f0:	madd	x8, x8, x10, x9
  40a9f4:	ldr	w1, [x8, #24]
  40a9f8:	ldp	x20, x19, [sp, #32]
  40a9fc:	ldr	x21, [sp, #16]
  40aa00:	ldp	x29, x30, [sp], #48
  40aa04:	b	40d0d0 <sqrt@plt+0xb940>
  40aa08:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40aa0c:	ldr	w8, [x8, #3888]
  40aa10:	cbz	w8, 40aa28 <sqrt@plt+0x9298>
  40aa14:	ldp	x20, x19, [sp, #32]
  40aa18:	ldr	x21, [sp, #16]
  40aa1c:	mov	w0, wzr
  40aa20:	ldp	x29, x30, [sp], #48
  40aa24:	ret
  40aa28:	bl	4016b0 <abort@plt>
  40aa2c:	stp	x29, x30, [sp, #-48]!
  40aa30:	str	x21, [sp, #16]
  40aa34:	stp	x20, x19, [sp, #32]
  40aa38:	mov	x29, sp
  40aa3c:	ldrsw	x21, [x1]
  40aa40:	mov	w19, w2
  40aa44:	mov	x20, x0
  40aa48:	tbnz	w21, #31, 40aa5c <sqrt@plt+0x92cc>
  40aa4c:	ldr	w8, [x20, #72]
  40aa50:	cmp	w21, w8
  40aa54:	b.lt	40aa78 <sqrt@plt+0x92e8>  // b.tstop
  40aa58:	b	40aaac <sqrt@plt+0x931c>
  40aa5c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40aa60:	add	x1, x1, #0xcaa
  40aa64:	mov	w0, #0x1bd                 	// #445
  40aa68:	bl	408890 <sqrt@plt+0x7100>
  40aa6c:	ldr	w8, [x20, #72]
  40aa70:	cmp	w21, w8
  40aa74:	b.ge	40aaac <sqrt@plt+0x931c>  // b.tcont
  40aa78:	ldr	x8, [x20, #64]
  40aa7c:	ldr	w8, [x8, x21, lsl #2]
  40aa80:	tbnz	w8, #31, 40aaac <sqrt@plt+0x931c>
  40aa84:	ldr	x9, [x20, #80]
  40aa88:	mov	w10, #0x28                  	// #40
  40aa8c:	mov	x0, x20
  40aa90:	mov	w2, w19
  40aa94:	madd	x8, x8, x10, x9
  40aa98:	ldr	w1, [x8, #20]
  40aa9c:	ldp	x20, x19, [sp, #32]
  40aaa0:	ldr	x21, [sp, #16]
  40aaa4:	ldp	x29, x30, [sp], #48
  40aaa8:	b	40d0d0 <sqrt@plt+0xb940>
  40aaac:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40aab0:	ldr	w8, [x8, #3888]
  40aab4:	cbz	w8, 40aacc <sqrt@plt+0x933c>
  40aab8:	ldp	x20, x19, [sp, #32]
  40aabc:	ldr	x21, [sp, #16]
  40aac0:	mov	w0, wzr
  40aac4:	ldp	x29, x30, [sp], #48
  40aac8:	ret
  40aacc:	bl	4016b0 <abort@plt>
  40aad0:	stp	x29, x30, [sp, #-48]!
  40aad4:	str	x21, [sp, #16]
  40aad8:	stp	x20, x19, [sp, #32]
  40aadc:	mov	x29, sp
  40aae0:	ldrsw	x21, [x1]
  40aae4:	mov	w19, w2
  40aae8:	mov	x20, x0
  40aaec:	tbnz	w21, #31, 40ab00 <sqrt@plt+0x9370>
  40aaf0:	ldr	w8, [x20, #72]
  40aaf4:	cmp	w21, w8
  40aaf8:	b.lt	40ab1c <sqrt@plt+0x938c>  // b.tstop
  40aafc:	b	40ab50 <sqrt@plt+0x93c0>
  40ab00:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40ab04:	add	x1, x1, #0xcaa
  40ab08:	mov	w0, #0x1cc                 	// #460
  40ab0c:	bl	408890 <sqrt@plt+0x7100>
  40ab10:	ldr	w8, [x20, #72]
  40ab14:	cmp	w21, w8
  40ab18:	b.ge	40ab50 <sqrt@plt+0x93c0>  // b.tcont
  40ab1c:	ldr	x8, [x20, #64]
  40ab20:	ldr	w8, [x8, x21, lsl #2]
  40ab24:	tbnz	w8, #31, 40ab50 <sqrt@plt+0x93c0>
  40ab28:	ldr	x9, [x20, #80]
  40ab2c:	mov	w10, #0x28                  	// #40
  40ab30:	mov	x0, x20
  40ab34:	mov	w2, w19
  40ab38:	madd	x8, x8, x10, x9
  40ab3c:	ldr	w1, [x8, #28]
  40ab40:	ldp	x20, x19, [sp, #32]
  40ab44:	ldr	x21, [sp, #16]
  40ab48:	ldp	x29, x30, [sp], #48
  40ab4c:	b	40d0d0 <sqrt@plt+0xb940>
  40ab50:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ab54:	ldr	w8, [x8, #3888]
  40ab58:	cbz	w8, 40ab70 <sqrt@plt+0x93e0>
  40ab5c:	ldp	x20, x19, [sp, #32]
  40ab60:	ldr	x21, [sp, #16]
  40ab64:	mov	w0, wzr
  40ab68:	ldp	x29, x30, [sp], #48
  40ab6c:	ret
  40ab70:	bl	4016b0 <abort@plt>
  40ab74:	stp	x29, x30, [sp, #-32]!
  40ab78:	stp	x20, x19, [sp, #16]
  40ab7c:	mov	x29, sp
  40ab80:	mov	w20, w1
  40ab84:	mov	x19, x0
  40ab88:	tbz	w1, #31, 40ab9c <sqrt@plt+0x940c>
  40ab8c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40ab90:	add	x1, x1, #0xcaa
  40ab94:	mov	w0, #0x1da                 	// #474
  40ab98:	bl	408890 <sqrt@plt+0x7100>
  40ab9c:	cmp	w20, #0x3e8
  40aba0:	csel	w8, wzr, w20, eq  // eq = none
  40aba4:	str	w8, [x19, #56]
  40aba8:	ldp	x20, x19, [sp, #16]
  40abac:	ldp	x29, x30, [sp], #32
  40abb0:	ret
  40abb4:	ldr	w0, [x0, #56]
  40abb8:	ret
  40abbc:	ldr	w8, [x0, #24]
  40abc0:	mov	w2, w1
  40abc4:	mov	w1, w8
  40abc8:	b	40d0d0 <sqrt@plt+0xb940>
  40abcc:	stp	x1, x2, [x0]
  40abd0:	str	w3, [x0, #16]
  40abd4:	str	x4, [x0, #24]
  40abd8:	ret
  40abdc:	stp	x29, x30, [sp, #-64]!
  40abe0:	str	x23, [sp, #16]
  40abe4:	stp	x22, x21, [sp, #32]
  40abe8:	stp	x20, x19, [sp, #48]
  40abec:	mov	x29, sp
  40abf0:	ldr	x22, [x0, #16]
  40abf4:	mov	w19, w3
  40abf8:	mov	x20, x2
  40abfc:	mov	x21, x1
  40ac00:	cbnz	x22, 40ac30 <sqrt@plt+0x94a0>
  40ac04:	mov	x23, x0
  40ac08:	mov	w0, #0xfb8                 	// #4024
  40ac0c:	bl	401440 <_Znam@plt>
  40ac10:	mov	x22, x0
  40ac14:	mov	x8, xzr
  40ac18:	str	x0, [x23, #16]
  40ac1c:	str	xzr, [x22, x8]
  40ac20:	ldr	x22, [x23, #16]
  40ac24:	add	x8, x8, #0x8
  40ac28:	cmp	x8, #0xfb8
  40ac2c:	b.ne	40ac1c <sqrt@plt+0x948c>  // b.any
  40ac30:	ldr	w8, [x21]
  40ac34:	ldr	w9, [x20]
  40ac38:	mov	w10, #0x4e61                	// #20065
  40ac3c:	movk	w10, #0x824a, lsl #16
  40ac40:	mov	w0, #0x20                  	// #32
  40ac44:	add	w8, w9, w8, lsl #10
  40ac48:	smull	x9, w8, w10
  40ac4c:	lsr	x9, x9, #32
  40ac50:	add	w9, w9, w8
  40ac54:	asr	w10, w9, #8
  40ac58:	add	w9, w10, w9, lsr #31
  40ac5c:	mov	w10, #0x1f7                 	// #503
  40ac60:	msub	w8, w9, w10, w8
  40ac64:	cmp	w8, #0x0
  40ac68:	cneg	w8, w8, mi  // mi = first
  40ac6c:	lsl	x23, x8, #3
  40ac70:	bl	40f86c <_Znwm@@Base>
  40ac74:	ldr	x8, [x22, x23]
  40ac78:	stp	x21, x20, [x0]
  40ac7c:	str	w19, [x0, #16]
  40ac80:	str	x8, [x0, #24]
  40ac84:	str	x0, [x22, x23]
  40ac88:	ldp	x20, x19, [sp, #48]
  40ac8c:	ldp	x22, x21, [sp, #32]
  40ac90:	ldr	x23, [sp, #16]
  40ac94:	ldp	x29, x30, [sp], #64
  40ac98:	ret
  40ac9c:	ldr	x8, [x0, #16]
  40aca0:	cbz	x8, 40ace4 <sqrt@plt+0x9554>
  40aca4:	ldr	w9, [x1]
  40aca8:	ldr	w10, [x2]
  40acac:	mov	w11, #0x4e61                	// #20065
  40acb0:	movk	w11, #0x824a, lsl #16
  40acb4:	add	w9, w10, w9, lsl #10
  40acb8:	smull	x10, w9, w11
  40acbc:	lsr	x10, x10, #32
  40acc0:	add	w10, w10, w9
  40acc4:	asr	w11, w10, #8
  40acc8:	add	w10, w11, w10, lsr #31
  40accc:	mov	w11, #0x1f7                 	// #503
  40acd0:	msub	w9, w10, w11, w9
  40acd4:	cmp	w9, #0x0
  40acd8:	cneg	w9, w9, mi  // mi = first
  40acdc:	ldr	x8, [x8, w9, uxtw #3]
  40ace0:	cbnz	x8, 40acf4 <sqrt@plt+0x9564>
  40ace4:	mov	w0, wzr
  40ace8:	ret
  40acec:	ldr	x8, [x8, #24]
  40acf0:	cbz	x8, 40ace4 <sqrt@plt+0x9554>
  40acf4:	ldr	x9, [x8]
  40acf8:	cmp	x9, x1
  40acfc:	b.ne	40acec <sqrt@plt+0x955c>  // b.any
  40ad00:	ldr	x9, [x8, #8]
  40ad04:	cmp	x9, x2
  40ad08:	b.ne	40acec <sqrt@plt+0x955c>  // b.any
  40ad0c:	ldr	w1, [x8, #16]
  40ad10:	mov	w2, w3
  40ad14:	b	40d0d0 <sqrt@plt+0xb940>
  40ad18:	ldr	w8, [x0, #8]
  40ad1c:	and	w0, w8, w1
  40ad20:	ret
  40ad24:	stp	x29, x30, [sp, #-32]!
  40ad28:	stp	x20, x19, [sp, #16]
  40ad2c:	mov	x29, sp
  40ad30:	ldrsw	x20, [x1]
  40ad34:	mov	x19, x0
  40ad38:	tbnz	w20, #31, 40ad4c <sqrt@plt+0x95bc>
  40ad3c:	ldr	w8, [x19, #72]
  40ad40:	cmp	w20, w8
  40ad44:	b.lt	40ad68 <sqrt@plt+0x95d8>  // b.tstop
  40ad48:	b	40ad90 <sqrt@plt+0x9600>
  40ad4c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40ad50:	add	x1, x1, #0xcaa
  40ad54:	mov	w0, #0x215                 	// #533
  40ad58:	bl	408890 <sqrt@plt+0x7100>
  40ad5c:	ldr	w8, [x19, #72]
  40ad60:	cmp	w20, w8
  40ad64:	b.ge	40ad90 <sqrt@plt+0x9600>  // b.tcont
  40ad68:	ldr	x8, [x19, #64]
  40ad6c:	ldr	w8, [x8, x20, lsl #2]
  40ad70:	tbnz	w8, #31, 40ad90 <sqrt@plt+0x9600>
  40ad74:	ldr	x9, [x19, #80]
  40ad78:	mov	w10, #0x28                  	// #40
  40ad7c:	mul	x8, x8, x10
  40ad80:	ldrb	w0, [x9, x8]
  40ad84:	ldp	x20, x19, [sp, #16]
  40ad88:	ldp	x29, x30, [sp], #32
  40ad8c:	ret
  40ad90:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ad94:	ldr	w8, [x8, #3888]
  40ad98:	cbz	w8, 40adac <sqrt@plt+0x961c>
  40ad9c:	mov	w0, wzr
  40ada0:	ldp	x20, x19, [sp, #16]
  40ada4:	ldp	x29, x30, [sp], #32
  40ada8:	ret
  40adac:	bl	4016b0 <abort@plt>
  40adb0:	ldr	x0, [x0, #32]
  40adb4:	ret
  40adb8:	ldr	x0, [x0, #40]
  40adbc:	ret
  40adc0:	stp	x29, x30, [sp, #-32]!
  40adc4:	stp	x20, x19, [sp, #16]
  40adc8:	mov	x29, sp
  40adcc:	ldrsw	x20, [x1]
  40add0:	mov	x19, x0
  40add4:	tbnz	w20, #31, 40ade8 <sqrt@plt+0x9658>
  40add8:	ldr	w8, [x19, #72]
  40addc:	cmp	w20, w8
  40ade0:	b.lt	40ae04 <sqrt@plt+0x9674>  // b.tstop
  40ade4:	b	40ae2c <sqrt@plt+0x969c>
  40ade8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40adec:	add	x1, x1, #0xcaa
  40adf0:	mov	w0, #0x245                 	// #581
  40adf4:	bl	408890 <sqrt@plt+0x7100>
  40adf8:	ldr	w8, [x19, #72]
  40adfc:	cmp	w20, w8
  40ae00:	b.ge	40ae2c <sqrt@plt+0x969c>  // b.tcont
  40ae04:	ldr	x8, [x19, #64]
  40ae08:	ldr	w8, [x8, x20, lsl #2]
  40ae0c:	tbnz	w8, #31, 40ae2c <sqrt@plt+0x969c>
  40ae10:	ldr	x9, [x19, #80]
  40ae14:	mov	w10, #0x28                  	// #40
  40ae18:	madd	x8, x8, x10, x9
  40ae1c:	ldr	x0, [x8, #32]
  40ae20:	ldp	x20, x19, [sp, #16]
  40ae24:	ldp	x29, x30, [sp], #32
  40ae28:	ret
  40ae2c:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ae30:	ldr	w8, [x8, #3888]
  40ae34:	cbz	w8, 40ae48 <sqrt@plt+0x96b8>
  40ae38:	mov	x0, xzr
  40ae3c:	ldp	x20, x19, [sp, #16]
  40ae40:	ldp	x29, x30, [sp], #32
  40ae44:	ret
  40ae48:	bl	4016b0 <abort@plt>
  40ae4c:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ae50:	ldr	x0, [x8, #3896]
  40ae54:	ret
  40ae58:	stp	x29, x30, [sp, #-64]!
  40ae5c:	stp	x24, x23, [sp, #16]
  40ae60:	stp	x22, x21, [sp, #32]
  40ae64:	stp	x20, x19, [sp, #48]
  40ae68:	mov	x29, sp
  40ae6c:	ldrsw	x23, [x0, #72]
  40ae70:	mov	x21, x0
  40ae74:	cbz	w23, 40af2c <sqrt@plt+0x979c>
  40ae78:	lsl	w8, w23, #1
  40ae7c:	add	w9, w1, #0xa
  40ae80:	cmp	w8, w1
  40ae84:	csel	w24, w8, w9, gt
  40ae88:	ldr	x19, [x21, #64]
  40ae8c:	sxtw	x22, w24
  40ae90:	sbfiz	x8, x24, #2, #32
  40ae94:	cmp	xzr, x22, lsr #62
  40ae98:	csinv	x0, x8, xzr, eq  // eq = none
  40ae9c:	str	w24, [x21, #72]
  40aea0:	bl	401440 <_Znam@plt>
  40aea4:	lsl	x2, x23, #2
  40aea8:	mov	x1, x19
  40aeac:	mov	x20, x0
  40aeb0:	str	x0, [x21, #64]
  40aeb4:	bl	401460 <memcpy@plt>
  40aeb8:	cmp	w23, w24
  40aebc:	b.ge	40af10 <sqrt@plt+0x9780>  // b.tcont
  40aec0:	sub	x8, x22, x23
  40aec4:	cmp	x8, #0x7
  40aec8:	b.ls	40aefc <sqrt@plt+0x976c>  // b.plast
  40aecc:	and	x9, x8, #0xfffffffffffffff8
  40aed0:	add	x10, x20, x23, lsl #2
  40aed4:	add	x23, x9, x23
  40aed8:	add	x10, x10, #0x10
  40aedc:	movi	v0.2d, #0xffffffffffffffff
  40aee0:	mov	x11, x9
  40aee4:	stp	q0, q0, [x10, #-16]
  40aee8:	subs	x11, x11, #0x8
  40aeec:	add	x10, x10, #0x20
  40aef0:	b.ne	40aee4 <sqrt@plt+0x9754>  // b.any
  40aef4:	cmp	x8, x9
  40aef8:	b.eq	40af10 <sqrt@plt+0x9780>  // b.none
  40aefc:	mov	w8, #0xffffffff            	// #-1
  40af00:	str	w8, [x20, x23, lsl #2]
  40af04:	add	x23, x23, #0x1
  40af08:	cmp	x23, x22
  40af0c:	b.lt	40af00 <sqrt@plt+0x9770>  // b.tstop
  40af10:	cbz	x19, 40afac <sqrt@plt+0x981c>
  40af14:	mov	x0, x19
  40af18:	ldp	x20, x19, [sp, #48]
  40af1c:	ldp	x22, x21, [sp, #32]
  40af20:	ldp	x24, x23, [sp, #16]
  40af24:	ldp	x29, x30, [sp], #64
  40af28:	b	401640 <_ZdaPv@plt>
  40af2c:	add	w8, w1, #0xa
  40af30:	cmp	w1, #0x80
  40af34:	mov	w9, #0x80                  	// #128
  40af38:	csel	w20, w9, w8, lt  // lt = tstop
  40af3c:	sxtw	x19, w20
  40af40:	sbfiz	x8, x20, #2, #32
  40af44:	cmp	xzr, x19, lsr #62
  40af48:	csinv	x0, x8, xzr, eq  // eq = none
  40af4c:	str	w20, [x21, #72]
  40af50:	bl	401440 <_Znam@plt>
  40af54:	cmp	w20, #0x1
  40af58:	str	x0, [x21, #64]
  40af5c:	b.lt	40afac <sqrt@plt+0x981c>  // b.tstop
  40af60:	cmp	w19, #0x8
  40af64:	b.cs	40af70 <sqrt@plt+0x97e0>  // b.hs, b.nlast
  40af68:	mov	x8, xzr
  40af6c:	b	40af98 <sqrt@plt+0x9808>
  40af70:	and	x8, x19, #0xfffffffffffffff8
  40af74:	add	x9, x0, #0x10
  40af78:	movi	v0.2d, #0xffffffffffffffff
  40af7c:	mov	x10, x8
  40af80:	stp	q0, q0, [x9, #-16]
  40af84:	subs	x10, x10, #0x8
  40af88:	add	x9, x9, #0x20
  40af8c:	b.ne	40af80 <sqrt@plt+0x97f0>  // b.any
  40af90:	cmp	x8, x19
  40af94:	b.eq	40afac <sqrt@plt+0x981c>  // b.none
  40af98:	mov	w9, #0xffffffff            	// #-1
  40af9c:	str	w9, [x0, x8, lsl #2]
  40afa0:	add	x8, x8, #0x1
  40afa4:	cmp	x8, x19
  40afa8:	b.lt	40af9c <sqrt@plt+0x980c>  // b.tstop
  40afac:	ldp	x20, x19, [sp, #48]
  40afb0:	ldp	x22, x21, [sp, #32]
  40afb4:	ldp	x24, x23, [sp, #16]
  40afb8:	ldp	x29, x30, [sp], #64
  40afbc:	ret
  40afc0:	stp	x29, x30, [sp, #-48]!
  40afc4:	str	x21, [sp, #16]
  40afc8:	stp	x20, x19, [sp, #32]
  40afcc:	mov	x29, sp
  40afd0:	ldr	x20, [x0, #80]
  40afd4:	mov	x19, x0
  40afd8:	cbz	x20, 40b028 <sqrt@plt+0x9898>
  40afdc:	ldrsw	x8, [x19, #92]
  40afe0:	mov	w9, #0x28                  	// #40
  40afe4:	lsl	x10, x8, #1
  40afe8:	add	x21, x8, x8, lsl #2
  40afec:	umulh	x8, x10, x9
  40aff0:	lsl	x9, x21, #4
  40aff4:	cmp	xzr, x8
  40aff8:	csinv	x0, x9, xzr, eq  // eq = none
  40affc:	str	w10, [x19, #92]
  40b000:	bl	401440 <_Znam@plt>
  40b004:	lsl	x2, x21, #3
  40b008:	mov	x1, x20
  40b00c:	str	x0, [x19, #80]
  40b010:	bl	401460 <memcpy@plt>
  40b014:	mov	x0, x20
  40b018:	ldp	x20, x19, [sp, #32]
  40b01c:	ldr	x21, [sp, #16]
  40b020:	ldp	x29, x30, [sp], #48
  40b024:	b	401640 <_ZdaPv@plt>
  40b028:	mov	w8, #0x10                  	// #16
  40b02c:	mov	w0, #0x280                 	// #640
  40b030:	str	w8, [x19, #92]
  40b034:	bl	401440 <_Znam@plt>
  40b038:	str	x0, [x19, #80]
  40b03c:	ldp	x20, x19, [sp, #32]
  40b040:	ldr	x21, [sp, #16]
  40b044:	ldp	x29, x30, [sp], #48
  40b048:	ret
  40b04c:	stp	x29, x30, [sp, #-48]!
  40b050:	stp	x22, x21, [sp, #16]
  40b054:	stp	x20, x19, [sp, #32]
  40b058:	mov	x29, sp
  40b05c:	ldrsw	x8, [x0, #72]
  40b060:	mov	x19, x0
  40b064:	mov	x10, #0xffffffff00000000    	// #-4294967296
  40b068:	lsl	x12, x8, #32
  40b06c:	mov	x11, x8
  40b070:	mov	x22, x11
  40b074:	subs	x11, x11, #0x1
  40b078:	mov	x9, x12
  40b07c:	b.lt	40b094 <sqrt@plt+0x9904>  // b.tstop
  40b080:	ldr	x12, [x19, #64]
  40b084:	add	x12, x12, x22, lsl #2
  40b088:	ldur	w13, [x12, #-4]
  40b08c:	add	x12, x9, x10
  40b090:	tbnz	w13, #31, 40b070 <sqrt@plt+0x98e0>
  40b094:	cmp	w8, w22
  40b098:	b.gt	40b0b8 <sqrt@plt+0x9928>
  40b09c:	ldp	w22, w8, [x19, #88]
  40b0a0:	cmp	w22, w8
  40b0a4:	b.lt	40b0fc <sqrt@plt+0x996c>  // b.tstop
  40b0a8:	ldp	x20, x19, [sp, #32]
  40b0ac:	ldp	x22, x21, [sp, #16]
  40b0b0:	ldp	x29, x30, [sp], #48
  40b0b4:	ret
  40b0b8:	ldr	x20, [x19, #64]
  40b0bc:	asr	x8, x9, #32
  40b0c0:	cmp	xzr, x8, lsr #62
  40b0c4:	asr	x21, x9, #30
  40b0c8:	csinv	x0, x21, xzr, eq  // eq = none
  40b0cc:	bl	401440 <_Znam@plt>
  40b0d0:	mov	x1, x20
  40b0d4:	mov	x2, x21
  40b0d8:	str	x0, [x19, #64]
  40b0dc:	bl	401460 <memcpy@plt>
  40b0e0:	cbz	x20, 40b0ec <sqrt@plt+0x995c>
  40b0e4:	mov	x0, x20
  40b0e8:	bl	401640 <_ZdaPv@plt>
  40b0ec:	str	w22, [x19, #72]
  40b0f0:	ldp	w22, w8, [x19, #88]
  40b0f4:	cmp	w22, w8
  40b0f8:	b.ge	40b0a8 <sqrt@plt+0x9918>  // b.tcont
  40b0fc:	sxtw	x8, w22
  40b100:	mov	w9, #0x28                  	// #40
  40b104:	ldr	x20, [x19, #80]
  40b108:	umulh	x9, x8, x9
  40b10c:	add	x8, x8, x8, lsl #2
  40b110:	lsl	x21, x8, #3
  40b114:	cmp	xzr, x9
  40b118:	csinv	x0, x21, xzr, eq  // eq = none
  40b11c:	bl	401440 <_Znam@plt>
  40b120:	mov	x1, x20
  40b124:	mov	x2, x21
  40b128:	str	x0, [x19, #80]
  40b12c:	bl	401460 <memcpy@plt>
  40b130:	cbz	x20, 40b140 <sqrt@plt+0x99b0>
  40b134:	mov	x0, x20
  40b138:	bl	401640 <_ZdaPv@plt>
  40b13c:	ldr	w22, [x19, #88]
  40b140:	str	w22, [x19, #92]
  40b144:	ldp	x20, x19, [sp, #32]
  40b148:	ldp	x22, x21, [sp, #16]
  40b14c:	ldp	x29, x30, [sp], #48
  40b150:	ret
  40b154:	stp	x29, x30, [sp, #-80]!
  40b158:	str	x25, [sp, #16]
  40b15c:	stp	x24, x23, [sp, #32]
  40b160:	stp	x22, x21, [sp, #48]
  40b164:	stp	x20, x19, [sp, #64]
  40b168:	mov	x29, sp
  40b16c:	ldrsw	x21, [x1]
  40b170:	mov	x19, x2
  40b174:	mov	x20, x0
  40b178:	tbnz	w21, #31, 40b204 <sqrt@plt+0x9a74>
  40b17c:	ldr	w8, [x20, #72]
  40b180:	cmp	w21, w8
  40b184:	b.ge	40b220 <sqrt@plt+0x9a90>  // b.tcont
  40b188:	cmp	w21, w8
  40b18c:	b.ge	40b238 <sqrt@plt+0x9aa8>  // b.tcont
  40b190:	ldp	w23, w24, [x20, #88]
  40b194:	add	w25, w23, #0x1
  40b198:	cmp	w25, w24
  40b19c:	b.ge	40b258 <sqrt@plt+0x9ac8>  // b.tcont
  40b1a0:	cmp	w25, w24
  40b1a4:	b.lt	40b1bc <sqrt@plt+0x9a2c>  // b.tstop
  40b1a8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40b1ac:	add	x1, x1, #0xcaa
  40b1b0:	mov	w0, #0x29c                 	// #668
  40b1b4:	bl	408890 <sqrt@plt+0x7100>
  40b1b8:	ldr	w23, [x20, #88]
  40b1bc:	ldr	x8, [x20, #64]
  40b1c0:	mov	w11, #0x28                  	// #40
  40b1c4:	str	w23, [x8, x21, lsl #2]
  40b1c8:	ldrsw	x8, [x20, #88]
  40b1cc:	ldr	x9, [x20, #80]
  40b1d0:	add	w10, w8, #0x1
  40b1d4:	str	w10, [x20, #88]
  40b1d8:	ldr	x10, [x19, #32]
  40b1dc:	ldp	q0, q1, [x19]
  40b1e0:	madd	x8, x8, x11, x9
  40b1e4:	str	x10, [x8, #32]
  40b1e8:	stp	q0, q1, [x8]
  40b1ec:	ldp	x20, x19, [sp, #64]
  40b1f0:	ldp	x22, x21, [sp, #48]
  40b1f4:	ldp	x24, x23, [sp, #32]
  40b1f8:	ldr	x25, [sp, #16]
  40b1fc:	ldp	x29, x30, [sp], #80
  40b200:	ret
  40b204:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40b208:	add	x1, x1, #0xcaa
  40b20c:	mov	w0, #0x296                 	// #662
  40b210:	bl	408890 <sqrt@plt+0x7100>
  40b214:	ldr	w8, [x20, #72]
  40b218:	cmp	w21, w8
  40b21c:	b.lt	40b188 <sqrt@plt+0x99f8>  // b.tstop
  40b220:	mov	x0, x20
  40b224:	mov	w1, w21
  40b228:	bl	40ae58 <sqrt@plt+0x96c8>
  40b22c:	ldr	w8, [x20, #72]
  40b230:	cmp	w21, w8
  40b234:	b.lt	40b190 <sqrt@plt+0x9a00>  // b.tstop
  40b238:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40b23c:	add	x1, x1, #0xcaa
  40b240:	mov	w0, #0x299                 	// #665
  40b244:	bl	408890 <sqrt@plt+0x7100>
  40b248:	ldp	w23, w24, [x20, #88]
  40b24c:	add	w25, w23, #0x1
  40b250:	cmp	w25, w24
  40b254:	b.lt	40b1a0 <sqrt@plt+0x9a10>  // b.tstop
  40b258:	ldr	x22, [x20, #80]
  40b25c:	cbz	x22, 40b2b4 <sqrt@plt+0x9b24>
  40b260:	sxtw	x8, w24
  40b264:	mov	w9, #0x28                  	// #40
  40b268:	lsl	x10, x8, #1
  40b26c:	add	x23, x8, x8, lsl #2
  40b270:	umulh	x8, x10, x9
  40b274:	lsl	x9, x23, #4
  40b278:	cmp	xzr, x8
  40b27c:	csinv	x0, x9, xzr, eq  // eq = none
  40b280:	str	w10, [x20, #92]
  40b284:	bl	401440 <_Znam@plt>
  40b288:	lsl	x2, x23, #3
  40b28c:	mov	x1, x22
  40b290:	str	x0, [x20, #80]
  40b294:	bl	401460 <memcpy@plt>
  40b298:	mov	x0, x22
  40b29c:	bl	401640 <_ZdaPv@plt>
  40b2a0:	ldp	w23, w24, [x20, #88]
  40b2a4:	add	w25, w23, #0x1
  40b2a8:	cmp	w25, w24
  40b2ac:	b.ge	40b1a8 <sqrt@plt+0x9a18>  // b.tcont
  40b2b0:	b	40b1bc <sqrt@plt+0x9a2c>
  40b2b4:	mov	w24, #0x10                  	// #16
  40b2b8:	mov	w0, #0x280                 	// #640
  40b2bc:	str	w24, [x20, #92]
  40b2c0:	bl	401440 <_Znam@plt>
  40b2c4:	str	x0, [x20, #80]
  40b2c8:	cmp	w25, w24
  40b2cc:	b.ge	40b1a8 <sqrt@plt+0x9a18>  // b.tcont
  40b2d0:	b	40b1bc <sqrt@plt+0x9a2c>
  40b2d4:	stp	x29, x30, [sp, #-48]!
  40b2d8:	str	x21, [sp, #16]
  40b2dc:	stp	x20, x19, [sp, #32]
  40b2e0:	mov	x29, sp
  40b2e4:	ldrsw	x19, [x1]
  40b2e8:	ldrsw	x21, [x2]
  40b2ec:	mov	x20, x0
  40b2f0:	orr	w8, w21, w19
  40b2f4:	tbnz	w8, #31, 40b304 <sqrt@plt+0x9b74>
  40b2f8:	ldr	w8, [x20, #72]
  40b2fc:	cmp	w21, w8
  40b300:	b.lt	40b318 <sqrt@plt+0x9b88>  // b.tstop
  40b304:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40b308:	add	x1, x1, #0xcaa
  40b30c:	mov	w0, #0x2a5                 	// #677
  40b310:	bl	408890 <sqrt@plt+0x7100>
  40b314:	ldr	w8, [x20, #72]
  40b318:	cmp	w19, w8
  40b31c:	b.lt	40b32c <sqrt@plt+0x9b9c>  // b.tstop
  40b320:	mov	x0, x20
  40b324:	mov	w1, w19
  40b328:	bl	40ae58 <sqrt@plt+0x96c8>
  40b32c:	ldr	x8, [x20, #64]
  40b330:	ldr	w9, [x8, x21, lsl #2]
  40b334:	ldr	x21, [sp, #16]
  40b338:	str	w9, [x8, x19, lsl #2]
  40b33c:	ldp	x20, x19, [sp, #32]
  40b340:	ldp	x29, x30, [sp], #48
  40b344:	ret
  40b348:	stp	x29, x30, [sp, #-48]!
  40b34c:	stp	x22, x21, [sp, #16]
  40b350:	stp	x20, x19, [sp, #32]
  40b354:	mov	x29, sp
  40b358:	mov	x22, x0
  40b35c:	mov	w0, #0x68                  	// #104
  40b360:	mov	w20, w2
  40b364:	mov	x21, x1
  40b368:	bl	40f86c <_Znwm@@Base>
  40b36c:	adrp	x8, 411000 <_ZdlPvm@@Base+0x16e4>
  40b370:	add	x8, x8, #0xbb8
  40b374:	mov	x19, x0
  40b378:	str	wzr, [x0, #8]
  40b37c:	str	xzr, [x0, #64]
  40b380:	str	wzr, [x0, #72]
  40b384:	stp	xzr, xzr, [x0, #16]
  40b388:	stp	xzr, xzr, [x0, #88]
  40b38c:	str	x8, [x0]
  40b390:	str	xzr, [x0, #80]
  40b394:	mov	x0, x22
  40b398:	bl	4014a0 <strlen@plt>
  40b39c:	add	x0, x0, #0x1
  40b3a0:	bl	401440 <_Znam@plt>
  40b3a4:	mov	x1, x22
  40b3a8:	str	x0, [x19, #32]
  40b3ac:	bl	401550 <strcpy@plt>
  40b3b0:	mov	x0, x19
  40b3b4:	mov	x1, x21
  40b3b8:	mov	w2, w20
  40b3bc:	stp	xzr, xzr, [x19, #40]
  40b3c0:	str	wzr, [x19, #56]
  40b3c4:	bl	40b408 <sqrt@plt+0x9c78>
  40b3c8:	cbnz	w0, 40b3e0 <sqrt@plt+0x9c50>
  40b3cc:	ldr	x8, [x19]
  40b3d0:	mov	x0, x19
  40b3d4:	ldr	x8, [x8, #8]
  40b3d8:	blr	x8
  40b3dc:	mov	x19, xzr
  40b3e0:	mov	x0, x19
  40b3e4:	ldp	x20, x19, [sp, #32]
  40b3e8:	ldp	x22, x21, [sp, #16]
  40b3ec:	ldp	x29, x30, [sp], #48
  40b3f0:	ret
  40b3f4:	mov	x20, x0
  40b3f8:	mov	x0, x19
  40b3fc:	bl	40f910 <_ZdlPv@@Base>
  40b400:	mov	x0, x20
  40b404:	bl	401720 <_Unwind_Resume@plt>
  40b408:	sub	sp, sp, #0x130
  40b40c:	stp	x29, x30, [sp, #208]
  40b410:	stp	x28, x27, [sp, #224]
  40b414:	stp	x26, x25, [sp, #240]
  40b418:	stp	x24, x23, [sp, #256]
  40b41c:	stp	x22, x21, [sp, #272]
  40b420:	stp	x20, x19, [sp, #288]
  40b424:	add	x29, sp, #0xd0
  40b428:	ldr	x21, [x0, #32]
  40b42c:	mov	x20, x1
  40b430:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40b434:	mov	x19, x0
  40b438:	add	x1, x1, #0xce4
  40b43c:	mov	x0, x21
  40b440:	mov	w24, w2
  40b444:	bl	401680 <strcmp@plt>
  40b448:	cbz	w0, 40b7a8 <sqrt@plt+0xa018>
  40b44c:	sub	x1, x29, #0x10
  40b450:	mov	x0, x21
  40b454:	bl	40d250 <sqrt@plt+0xbac0>
  40b458:	cbz	x0, 40b7c8 <sqrt@plt+0xa038>
  40b45c:	ldur	x8, [x29, #-16]
  40b460:	adrp	x21, 411000 <_ZdlPvm@@Base+0x16e4>
  40b464:	adrp	x22, 411000 <_ZdlPvm@@Base+0x16e4>
  40b468:	adrp	x23, 411000 <_ZdlPvm@@Base+0x16e4>
  40b46c:	adrp	x28, 411000 <_ZdlPvm@@Base+0x16e4>
  40b470:	adrp	x25, 411000 <_ZdlPvm@@Base+0x16e4>
  40b474:	adrp	x27, 411000 <_ZdlPvm@@Base+0x16e4>
  40b478:	mov	x20, #0x800000000000        	// #140737488355328
  40b47c:	adrp	x26, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b480:	mov	w9, #0x1                   	// #1
  40b484:	add	x21, x21, #0xd28
  40b488:	add	x22, x22, #0xd09
  40b48c:	add	x23, x23, #0xd2d
  40b490:	add	x28, x28, #0xe99
  40b494:	add	x25, x25, #0xd5e
  40b498:	add	x27, x27, #0xd64
  40b49c:	movk	x20, #0xc056, lsl #48
  40b4a0:	add	x26, x26, #0x8d0
  40b4a4:	stur	xzr, [x29, #-40]
  40b4a8:	stur	xzr, [x29, #-24]
  40b4ac:	stp	w9, w24, [x29, #-32]
  40b4b0:	str	w24, [sp, #60]
  40b4b4:	stp	x0, x8, [x29, #-56]
  40b4b8:	sub	x0, x29, #0x38
  40b4bc:	bl	409d24 <sqrt@plt+0x8594>
  40b4c0:	cbz	w0, 40bca0 <sqrt@plt+0xa510>
  40b4c4:	ldur	x0, [x29, #-24]
  40b4c8:	mov	x1, x21
  40b4cc:	bl	401560 <strtok@plt>
  40b4d0:	mov	x1, x22
  40b4d4:	mov	x24, x0
  40b4d8:	bl	401680 <strcmp@plt>
  40b4dc:	cbz	w0, 40b4b8 <sqrt@plt+0x9d28>
  40b4e0:	mov	x0, x24
  40b4e4:	mov	x1, x23
  40b4e8:	bl	401680 <strcmp@plt>
  40b4ec:	cbz	w0, 40b5c8 <sqrt@plt+0x9e38>
  40b4f0:	mov	x0, x24
  40b4f4:	mov	x1, x25
  40b4f8:	bl	401680 <strcmp@plt>
  40b4fc:	cbz	w0, 40b600 <sqrt@plt+0x9e70>
  40b500:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40b504:	mov	x0, x24
  40b508:	add	x1, x1, #0xd89
  40b50c:	bl	401680 <strcmp@plt>
  40b510:	cbz	w0, 40b658 <sqrt@plt+0x9ec8>
  40b514:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40b518:	mov	x0, x24
  40b51c:	add	x1, x1, #0xdb6
  40b520:	bl	401680 <strcmp@plt>
  40b524:	cbz	w0, 40b72c <sqrt@plt+0x9f9c>
  40b528:	adrp	x1, 412000 <_ZdlPvm@@Base+0x26e4>
  40b52c:	mov	x0, x24
  40b530:	add	x1, x1, #0x170
  40b534:	bl	401680 <strcmp@plt>
  40b538:	cbz	w0, 40b75c <sqrt@plt+0x9fcc>
  40b53c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40b540:	mov	x0, x24
  40b544:	add	x1, x1, #0xdec
  40b548:	bl	401680 <strcmp@plt>
  40b54c:	cbz	w0, 40b878 <sqrt@plt+0xa0e8>
  40b550:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40b554:	mov	x0, x24
  40b558:	add	x1, x1, #0xdf6
  40b55c:	bl	401680 <strcmp@plt>
  40b560:	cbz	w0, 40b878 <sqrt@plt+0xa0e8>
  40b564:	adrp	x1, 410000 <_ZdlPvm@@Base+0x6e4>
  40b568:	mov	x0, xzr
  40b56c:	add	x1, x1, #0xfaa
  40b570:	mov	x20, x27
  40b574:	mov	x27, x23
  40b578:	mov	x23, x25
  40b57c:	mov	x25, x28
  40b580:	bl	401560 <strtok@plt>
  40b584:	cbz	x0, 40b768 <sqrt@plt+0x9fd8>
  40b588:	sub	x28, x0, #0x1
  40b58c:	ldrb	w8, [x28, #1]!
  40b590:	ldrb	w8, [x26, x8]
  40b594:	cbnz	w8, 40b58c <sqrt@plt+0x9dfc>
  40b598:	mov	x0, x28
  40b59c:	bl	4014a0 <strlen@plt>
  40b5a0:	add	x9, x28, x0
  40b5a4:	mov	x8, x9
  40b5a8:	cmp	x9, x28
  40b5ac:	b.ls	40b5c0 <sqrt@plt+0x9e30>  // b.plast
  40b5b0:	mov	x9, x8
  40b5b4:	ldrb	w10, [x9, #-1]!
  40b5b8:	ldrb	w10, [x26, x10]
  40b5bc:	cbnz	w10, 40b5a4 <sqrt@plt+0x9e14>
  40b5c0:	strb	wzr, [x8]
  40b5c4:	b	40b76c <sqrt@plt+0x9fdc>
  40b5c8:	mov	x0, xzr
  40b5cc:	mov	x1, x21
  40b5d0:	bl	401560 <strtok@plt>
  40b5d4:	cbz	x0, 40b80c <sqrt@plt+0xa07c>
  40b5d8:	sub	x2, x29, #0x60
  40b5dc:	mov	x1, x28
  40b5e0:	bl	4015f0 <__isoc99_sscanf@plt>
  40b5e4:	cmp	w0, #0x1
  40b5e8:	b.ne	40b80c <sqrt@plt+0xa07c>  // b.any
  40b5ec:	ldur	w8, [x29, #-96]
  40b5f0:	cmp	w8, #0x0
  40b5f4:	b.le	40b80c <sqrt@plt+0xa07c>
  40b5f8:	str	w8, [x19, #24]
  40b5fc:	b	40b4b8 <sqrt@plt+0x9d28>
  40b600:	mov	x0, xzr
  40b604:	mov	x1, x21
  40b608:	bl	401560 <strtok@plt>
  40b60c:	mov	x24, x0
  40b610:	cbz	x0, 40b83c <sqrt@plt+0xa0ac>
  40b614:	add	x2, sp, #0x60
  40b618:	mov	x0, x24
  40b61c:	mov	x1, x27
  40b620:	bl	4015f0 <__isoc99_sscanf@plt>
  40b624:	ldr	d0, [sp, #96]
  40b628:	fmov	d1, x20
  40b62c:	fcmp	d0, d1
  40b630:	b.ls	40b83c <sqrt@plt+0xa0ac>  // b.plast
  40b634:	cmp	w0, #0x1
  40b638:	b.ne	40b83c <sqrt@plt+0xa0ac>  // b.any
  40b63c:	mov	x8, #0x800000000000        	// #140737488355328
  40b640:	movk	x8, #0x4056, lsl #48
  40b644:	fmov	d1, x8
  40b648:	fcmp	d0, d1
  40b64c:	b.ge	40b83c <sqrt@plt+0xa0ac>  // b.tcont
  40b650:	str	d0, [x19, #48]
  40b654:	b	40b4b8 <sqrt@plt+0x9d28>
  40b658:	mov	x0, xzr
  40b65c:	mov	x1, x21
  40b660:	bl	401560 <strtok@plt>
  40b664:	cbz	x0, 40b4b8 <sqrt@plt+0x9d28>
  40b668:	mov	x24, x0
  40b66c:	b	40b694 <sqrt@plt+0x9f04>
  40b670:	mov	w8, #0x1                   	// #1
  40b674:	ldr	w9, [x19, #8]
  40b678:	mov	x0, xzr
  40b67c:	mov	x1, x21
  40b680:	orr	w8, w9, w8
  40b684:	str	w8, [x19, #8]
  40b688:	bl	401560 <strtok@plt>
  40b68c:	mov	x24, x0
  40b690:	cbz	x0, 40b4b8 <sqrt@plt+0x9d28>
  40b694:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40b698:	mov	x0, x24
  40b69c:	add	x1, x1, #0x431
  40b6a0:	bl	401680 <strcmp@plt>
  40b6a4:	cbz	w0, 40b4b8 <sqrt@plt+0x9d28>
  40b6a8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40b6ac:	mov	x0, x24
  40b6b0:	add	x1, x1, #0xa80
  40b6b4:	bl	401680 <strcmp@plt>
  40b6b8:	cbz	w0, 40b670 <sqrt@plt+0x9ee0>
  40b6bc:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40b6c0:	mov	x0, x24
  40b6c4:	add	x1, x1, #0xd94
  40b6c8:	bl	401680 <strcmp@plt>
  40b6cc:	cbz	w0, 40b714 <sqrt@plt+0x9f84>
  40b6d0:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40b6d4:	mov	x0, x24
  40b6d8:	add	x1, x1, #0xd98
  40b6dc:	bl	401680 <strcmp@plt>
  40b6e0:	cbz	w0, 40b71c <sqrt@plt+0x9f8c>
  40b6e4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40b6e8:	mov	x0, x24
  40b6ec:	add	x1, x1, #0xd93
  40b6f0:	bl	401680 <strcmp@plt>
  40b6f4:	cbz	w0, 40b724 <sqrt@plt+0x9f94>
  40b6f8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40b6fc:	mov	x0, x24
  40b700:	add	x1, x1, #0xd97
  40b704:	bl	401680 <strcmp@plt>
  40b708:	cbnz	w0, 40bdb0 <sqrt@plt+0xa620>
  40b70c:	mov	w8, #0x10                  	// #16
  40b710:	b	40b674 <sqrt@plt+0x9ee4>
  40b714:	mov	w8, #0x2                   	// #2
  40b718:	b	40b674 <sqrt@plt+0x9ee4>
  40b71c:	mov	w8, #0x4                   	// #4
  40b720:	b	40b674 <sqrt@plt+0x9ee4>
  40b724:	mov	w8, #0x8                   	// #8
  40b728:	b	40b674 <sqrt@plt+0x9ee4>
  40b72c:	mov	x0, xzr
  40b730:	mov	x1, x21
  40b734:	bl	401560 <strtok@plt>
  40b738:	cbz	x0, 40be50 <sqrt@plt+0xa6c0>
  40b73c:	mov	x24, x0
  40b740:	bl	4014a0 <strlen@plt>
  40b744:	add	x0, x0, #0x1
  40b748:	bl	401440 <_Znam@plt>
  40b74c:	mov	x1, x24
  40b750:	str	x0, [x19, #40]
  40b754:	bl	401550 <strcpy@plt>
  40b758:	b	40b4b8 <sqrt@plt+0x9d28>
  40b75c:	mov	w8, #0x1                   	// #1
  40b760:	str	w8, [x19, #28]
  40b764:	b	40b4b8 <sqrt@plt+0x9d28>
  40b768:	mov	x28, xzr
  40b76c:	ldr	x8, [x19]
  40b770:	ldur	x3, [x29, #-48]
  40b774:	ldur	w4, [x29, #-40]
  40b778:	ldr	x8, [x8, #16]
  40b77c:	mov	x0, x19
  40b780:	mov	x1, x24
  40b784:	mov	x2, x28
  40b788:	blr	x8
  40b78c:	mov	x28, x25
  40b790:	mov	x25, x23
  40b794:	mov	x23, x27
  40b798:	mov	x27, x20
  40b79c:	mov	x20, #0x800000000000        	// #140737488355328
  40b7a0:	movk	x20, #0xc056, lsl #48
  40b7a4:	b	40b4b8 <sqrt@plt+0x9d28>
  40b7a8:	cbnz	x20, 40b7cc <sqrt@plt+0xa03c>
  40b7ac:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b7b0:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  40b7b4:	add	x1, x1, #0xed8
  40b7b8:	add	x0, x0, #0xce9
  40b7bc:	mov	x2, x1
  40b7c0:	mov	x3, x1
  40b7c4:	b	40b800 <sqrt@plt+0xa070>
  40b7c8:	cbz	x20, 40b7dc <sqrt@plt+0xa04c>
  40b7cc:	mov	w19, wzr
  40b7d0:	mov	w8, #0x1                   	// #1
  40b7d4:	str	w8, [x20]
  40b7d8:	b	40c19c <sqrt@plt+0xaa0c>
  40b7dc:	ldr	x1, [x19, #32]
  40b7e0:	sub	x0, x29, #0x38
  40b7e4:	bl	4097e0 <sqrt@plt+0x8050>
  40b7e8:	adrp	x2, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b7ec:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  40b7f0:	add	x2, x2, #0xed8
  40b7f4:	add	x0, x0, #0xd0e
  40b7f8:	sub	x1, x29, #0x38
  40b7fc:	mov	x3, x2
  40b800:	bl	409a30 <sqrt@plt+0x82a0>
  40b804:	mov	w19, wzr
  40b808:	b	40c19c <sqrt@plt+0xaa0c>
  40b80c:	ldur	w8, [x29, #-28]
  40b810:	cbnz	w8, 40c178 <sqrt@plt+0xa9e8>
  40b814:	ldur	x0, [x29, #-48]
  40b818:	ldur	w1, [x29, #-40]
  40b81c:	adrp	x3, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b820:	adrp	x2, 411000 <_ZdlPvm@@Base+0x16e4>
  40b824:	add	x3, x3, #0xed8
  40b828:	add	x2, x2, #0xd38
  40b82c:	mov	x4, x3
  40b830:	mov	x5, x3
  40b834:	bl	409acc <sqrt@plt+0x833c>
  40b838:	b	40c178 <sqrt@plt+0xa9e8>
  40b83c:	sub	x0, x29, #0x60
  40b840:	mov	x1, x24
  40b844:	bl	4097e0 <sqrt@plt+0x8050>
  40b848:	ldur	w8, [x29, #-28]
  40b84c:	cbnz	w8, 40c178 <sqrt@plt+0xa9e8>
  40b850:	ldur	x0, [x29, #-48]
  40b854:	ldur	w1, [x29, #-40]
  40b858:	adrp	x4, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40b85c:	adrp	x2, 411000 <_ZdlPvm@@Base+0x16e4>
  40b860:	add	x4, x4, #0xed8
  40b864:	add	x2, x2, #0xd68
  40b868:	sub	x3, x29, #0x60
  40b86c:	mov	x5, x4
  40b870:	bl	409acc <sqrt@plt+0x833c>
  40b874:	b	40c178 <sqrt@plt+0xa9e8>
  40b878:	cbz	x24, 40bca0 <sqrt@plt+0xa510>
  40b87c:	sub	x8, x29, #0x60
  40b880:	add	x9, x8, #0xc
  40b884:	str	x9, [sp, #48]
  40b888:	add	x9, x8, #0x10
  40b88c:	str	x9, [sp, #40]
  40b890:	add	x9, x8, #0x14
  40b894:	adrp	x23, 411000 <_ZdlPvm@@Base+0x16e4>
  40b898:	adrp	x22, 411000 <_ZdlPvm@@Base+0x16e4>
  40b89c:	adrp	x25, 411000 <_ZdlPvm@@Base+0x16e4>
  40b8a0:	adrp	x26, 411000 <_ZdlPvm@@Base+0x16e4>
  40b8a4:	adrp	x27, 411000 <_ZdlPvm@@Base+0x16e4>
  40b8a8:	str	x9, [sp, #32]
  40b8ac:	add	x9, x8, #0x18
  40b8b0:	mov	w21, wzr
  40b8b4:	add	x23, x23, #0xdec
  40b8b8:	add	x22, x22, #0xd28
  40b8bc:	add	x25, x25, #0xe60
  40b8c0:	add	x26, x26, #0xcaa
  40b8c4:	add	x27, x27, #0xe8a
  40b8c8:	str	x9, [sp, #24]
  40b8cc:	add	x9, x8, #0x1c
  40b8d0:	add	x8, x8, #0x8
  40b8d4:	stur	wzr, [x29, #-32]
  40b8d8:	stp	x8, x9, [sp, #8]
  40b8dc:	mov	x0, x24
  40b8e0:	mov	x1, x23
  40b8e4:	bl	401680 <strcmp@plt>
  40b8e8:	cbz	w0, 40bb4c <sqrt@plt+0xa3bc>
  40b8ec:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40b8f0:	mov	x0, x24
  40b8f4:	add	x1, x1, #0xdf6
  40b8f8:	bl	401680 <strcmp@plt>
  40b8fc:	cbnz	w0, 40bfa0 <sqrt@plt+0xa810>
  40b900:	ldr	w8, [sp, #60]
  40b904:	cbnz	w8, 40bcc0 <sqrt@plt+0xa530>
  40b908:	mov	x20, xzr
  40b90c:	b	40b91c <sqrt@plt+0xa18c>
  40b910:	ldr	x8, [x19, #64]
  40b914:	ldr	w9, [x8, x21, lsl #2]
  40b918:	str	w9, [x8, x24, lsl #2]
  40b91c:	sub	x0, x29, #0x38
  40b920:	bl	409d24 <sqrt@plt+0x8594>
  40b924:	cbz	w0, 40bc64 <sqrt@plt+0xa4d4>
  40b928:	ldur	x0, [x29, #-24]
  40b92c:	mov	x1, x22
  40b930:	bl	401560 <strtok@plt>
  40b934:	cbz	x0, 40b91c <sqrt@plt+0xa18c>
  40b938:	mov	x24, x0
  40b93c:	mov	x0, xzr
  40b940:	mov	x1, x22
  40b944:	bl	401560 <strtok@plt>
  40b948:	cbz	x0, 40bc68 <sqrt@plt+0xa4d8>
  40b94c:	ldrb	w8, [x0]
  40b950:	cmp	w8, #0x22
  40b954:	b.ne	40b9b8 <sqrt@plt+0xa228>  // b.any
  40b958:	cbz	x20, 40bec4 <sqrt@plt+0xa734>
  40b95c:	mov	x0, x24
  40b960:	mov	x1, x25
  40b964:	bl	401680 <strcmp@plt>
  40b968:	cbz	w0, 40bef4 <sqrt@plt+0xa764>
  40b96c:	mov	x0, x24
  40b970:	bl	40f4cc <sqrt@plt+0xdd3c>
  40b974:	ldrsw	x24, [x0]
  40b978:	ldrsw	x21, [x20]
  40b97c:	orr	w8, w21, w24
  40b980:	tbnz	w8, #31, 40b990 <sqrt@plt+0xa200>
  40b984:	ldr	w8, [x19, #72]
  40b988:	cmp	w21, w8
  40b98c:	b.lt	40b9a0 <sqrt@plt+0xa210>  // b.tstop
  40b990:	mov	w0, #0x2a5                 	// #677
  40b994:	mov	x1, x26
  40b998:	bl	408890 <sqrt@plt+0x7100>
  40b99c:	ldr	w8, [x19, #72]
  40b9a0:	cmp	w24, w8
  40b9a4:	b.lt	40b910 <sqrt@plt+0xa180>  // b.tstop
  40b9a8:	mov	x0, x19
  40b9ac:	mov	w1, w24
  40b9b0:	bl	40ae58 <sqrt@plt+0x96c8>
  40b9b4:	b	40b910 <sqrt@plt+0xa180>
  40b9b8:	ldp	x4, x3, [sp, #40]
  40b9bc:	ldp	x2, x7, [sp, #8]
  40b9c0:	ldp	x5, x6, [sp, #24]
  40b9c4:	mov	x1, x27
  40b9c8:	stp	xzr, xzr, [x3]
  40b9cc:	str	wzr, [x3, #16]
  40b9d0:	bl	4015f0 <__isoc99_sscanf@plt>
  40b9d4:	cmp	w0, #0x0
  40b9d8:	b.le	40c00c <sqrt@plt+0xa87c>
  40b9dc:	mov	x0, xzr
  40b9e0:	mov	x1, x22
  40b9e4:	bl	401560 <strtok@plt>
  40b9e8:	cbz	x0, 40c048 <sqrt@plt+0xa8b8>
  40b9ec:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40b9f0:	add	x2, sp, #0x5c
  40b9f4:	add	x1, x1, #0xe99
  40b9f8:	bl	4015f0 <__isoc99_sscanf@plt>
  40b9fc:	cmp	w0, #0x1
  40ba00:	b.ne	40c084 <sqrt@plt+0xa8f4>  // b.any
  40ba04:	ldr	w1, [sp, #92]
  40ba08:	cmp	w1, #0x100
  40ba0c:	b.cs	40c0c0 <sqrt@plt+0xa930>  // b.hs, b.nlast
  40ba10:	sturb	w1, [x29, #-96]
  40ba14:	mov	x0, xzr
  40ba18:	mov	x1, x22
  40ba1c:	bl	401560 <strtok@plt>
  40ba20:	cbz	x0, 40c0f8 <sqrt@plt+0xa968>
  40ba24:	add	x1, sp, #0x50
  40ba28:	mov	w2, wzr
  40ba2c:	mov	x20, x0
  40ba30:	bl	401500 <strtol@plt>
  40ba34:	stur	w0, [x29, #-92]
  40ba38:	cbnz	w0, 40ba48 <sqrt@plt+0xa2b8>
  40ba3c:	ldr	x8, [sp, #80]
  40ba40:	cmp	x8, x20
  40ba44:	b.eq	40c134 <sqrt@plt+0xa9a4>  // b.none
  40ba48:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ba4c:	ldr	w8, [x8, #3888]
  40ba50:	cbz	w8, 40ba6c <sqrt@plt+0xa2dc>
  40ba54:	bl	401660 <wcwidth@plt>
  40ba58:	cmp	w0, #0x2
  40ba5c:	b.lt	40ba6c <sqrt@plt+0xa2dc>  // b.tstop
  40ba60:	ldur	w8, [x29, #-88]
  40ba64:	mul	w8, w8, w0
  40ba68:	stur	w8, [x29, #-88]
  40ba6c:	mov	x0, xzr
  40ba70:	mov	x1, x22
  40ba74:	bl	401560 <strtok@plt>
  40ba78:	cbz	x0, 40bab0 <sqrt@plt+0xa320>
  40ba7c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40ba80:	add	x1, x1, #0xe61
  40ba84:	mov	x20, x0
  40ba88:	bl	401680 <strcmp@plt>
  40ba8c:	cbz	w0, 40baac <sqrt@plt+0xa31c>
  40ba90:	mov	x0, x20
  40ba94:	bl	4014a0 <strlen@plt>
  40ba98:	add	x0, x0, #0x1
  40ba9c:	bl	401440 <_Znam@plt>
  40baa0:	mov	x1, x20
  40baa4:	bl	401550 <strcpy@plt>
  40baa8:	b	40bab0 <sqrt@plt+0xa320>
  40baac:	mov	x0, xzr
  40bab0:	stur	x0, [x29, #-64]
  40bab4:	mov	x0, x24
  40bab8:	mov	x1, x25
  40babc:	bl	401680 <strcmp@plt>
  40bac0:	cbz	w0, 40bb2c <sqrt@plt+0xa39c>
  40bac4:	mov	x0, x24
  40bac8:	bl	40f4cc <sqrt@plt+0xdd3c>
  40bacc:	mov	x20, x0
  40bad0:	sub	x2, x29, #0x60
  40bad4:	mov	x0, x19
  40bad8:	mov	x1, x20
  40badc:	bl	40b154 <sqrt@plt+0x99c4>
  40bae0:	ldur	w0, [x29, #-92]
  40bae4:	bl	40f4b8 <sqrt@plt+0xdd28>
  40bae8:	ldrsw	x24, [x0]
  40baec:	ldrsw	x21, [x20]
  40baf0:	orr	w8, w21, w24
  40baf4:	tbnz	w8, #31, 40bb04 <sqrt@plt+0xa374>
  40baf8:	ldr	w8, [x19, #72]
  40bafc:	cmp	w21, w8
  40bb00:	b.lt	40bb14 <sqrt@plt+0xa384>  // b.tstop
  40bb04:	mov	w0, #0x2a5                 	// #677
  40bb08:	mov	x1, x26
  40bb0c:	bl	408890 <sqrt@plt+0x7100>
  40bb10:	ldr	w8, [x19, #72]
  40bb14:	cmp	w24, w8
  40bb18:	b.lt	40b910 <sqrt@plt+0xa180>  // b.tstop
  40bb1c:	mov	x0, x19
  40bb20:	mov	w1, w24
  40bb24:	bl	40ae58 <sqrt@plt+0x96c8>
  40bb28:	b	40b910 <sqrt@plt+0xa180>
  40bb2c:	ldur	w0, [x29, #-92]
  40bb30:	bl	40f4b8 <sqrt@plt+0xdd28>
  40bb34:	mov	x20, x0
  40bb38:	sub	x2, x29, #0x60
  40bb3c:	mov	x0, x19
  40bb40:	mov	x1, x20
  40bb44:	bl	40b154 <sqrt@plt+0x99c4>
  40bb48:	b	40b91c <sqrt@plt+0xa18c>
  40bb4c:	ldr	w8, [sp, #60]
  40bb50:	cbnz	w8, 40bcc0 <sqrt@plt+0xa530>
  40bb54:	sub	x0, x29, #0x38
  40bb58:	bl	409d24 <sqrt@plt+0x8594>
  40bb5c:	cbz	w0, 40bc8c <sqrt@plt+0xa4fc>
  40bb60:	ldur	x0, [x29, #-24]
  40bb64:	mov	x1, x22
  40bb68:	bl	401560 <strtok@plt>
  40bb6c:	cbz	x0, 40bb54 <sqrt@plt+0xa3c4>
  40bb70:	mov	x24, x0
  40bb74:	mov	x0, xzr
  40bb78:	mov	x1, x22
  40bb7c:	bl	401560 <strtok@plt>
  40bb80:	cbz	x0, 40bc78 <sqrt@plt+0xa4e8>
  40bb84:	mov	x27, x0
  40bb88:	mov	x0, xzr
  40bb8c:	mov	x1, x22
  40bb90:	bl	401560 <strtok@plt>
  40bb94:	cbz	x0, 40bf34 <sqrt@plt+0xa7a4>
  40bb98:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40bb9c:	add	x2, sp, #0x60
  40bba0:	add	x1, x1, #0xe99
  40bba4:	mov	x20, x0
  40bba8:	bl	4015f0 <__isoc99_sscanf@plt>
  40bbac:	cmp	w0, #0x1
  40bbb0:	b.ne	40bf64 <sqrt@plt+0xa7d4>  // b.any
  40bbb4:	mov	x0, x24
  40bbb8:	mov	x26, x23
  40bbbc:	bl	40f4cc <sqrt@plt+0xdd3c>
  40bbc0:	mov	x20, x0
  40bbc4:	mov	x0, x27
  40bbc8:	bl	40f4cc <sqrt@plt+0xdd3c>
  40bbcc:	ldr	x27, [x19, #16]
  40bbd0:	ldr	w28, [sp, #96]
  40bbd4:	mov	x24, x0
  40bbd8:	cbnz	x27, 40bc04 <sqrt@plt+0xa474>
  40bbdc:	mov	w0, #0xfb8                 	// #4024
  40bbe0:	bl	401440 <_Znam@plt>
  40bbe4:	mov	x27, x0
  40bbe8:	mov	x8, xzr
  40bbec:	str	x0, [x19, #16]
  40bbf0:	str	xzr, [x27, x8]
  40bbf4:	ldr	x27, [x19, #16]
  40bbf8:	add	x8, x8, #0x8
  40bbfc:	cmp	x8, #0xfb8
  40bc00:	b.ne	40bbf0 <sqrt@plt+0xa460>  // b.any
  40bc04:	ldr	w8, [x20]
  40bc08:	ldr	w9, [x24]
  40bc0c:	add	w8, w9, w8, lsl #10
  40bc10:	mov	w9, #0x4e61                	// #20065
  40bc14:	movk	w9, #0x824a, lsl #16
  40bc18:	smull	x9, w8, w9
  40bc1c:	lsr	x9, x9, #32
  40bc20:	add	w9, w9, w8
  40bc24:	asr	w10, w9, #8
  40bc28:	add	w9, w10, w9, lsr #31
  40bc2c:	mov	w10, #0x1f7                 	// #503
  40bc30:	msub	w8, w9, w10, w8
  40bc34:	cmp	w8, #0x0
  40bc38:	cneg	w23, w8, mi  // mi = first
  40bc3c:	mov	w0, #0x20                  	// #32
  40bc40:	bl	40f86c <_Znwm@@Base>
  40bc44:	lsl	x8, x23, #3
  40bc48:	ldr	x9, [x27, x8]
  40bc4c:	stp	x20, x24, [x0]
  40bc50:	str	w28, [x0, #16]
  40bc54:	mov	x23, x26
  40bc58:	str	x9, [x0, #24]
  40bc5c:	str	x0, [x27, x8]
  40bc60:	b	40bb54 <sqrt@plt+0xa3c4>
  40bc64:	mov	x24, xzr
  40bc68:	cbz	x20, 40bfdc <sqrt@plt+0xa84c>
  40bc6c:	mov	w21, #0x1                   	// #1
  40bc70:	cbnz	x24, 40b8dc <sqrt@plt+0xa14c>
  40bc74:	b	40bc8c <sqrt@plt+0xa4fc>
  40bc78:	adrp	x26, 411000 <_ZdlPvm@@Base+0x16e4>
  40bc7c:	adrp	x27, 411000 <_ZdlPvm@@Base+0x16e4>
  40bc80:	add	x26, x26, #0xcaa
  40bc84:	add	x27, x27, #0xe8a
  40bc88:	cbnz	x24, 40b8dc <sqrt@plt+0xa14c>
  40bc8c:	mov	x0, x19
  40bc90:	bl	40b04c <sqrt@plt+0x98bc>
  40bc94:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bc98:	ldr	w8, [x8, #3888]
  40bc9c:	b	40bcb0 <sqrt@plt+0xa520>
  40bca0:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bca4:	ldr	w8, [x8, #3888]
  40bca8:	cbz	w8, 40bcc8 <sqrt@plt+0xa538>
  40bcac:	mov	w21, wzr
  40bcb0:	orr	w8, w8, w21
  40bcb4:	cbz	w8, 40bcf8 <sqrt@plt+0xa568>
  40bcb8:	ldr	w8, [x19, #24]
  40bcbc:	cbz	w8, 40bd28 <sqrt@plt+0xa598>
  40bcc0:	mov	w19, #0x1                   	// #1
  40bcc4:	b	40c17c <sqrt@plt+0xa9ec>
  40bcc8:	ldur	w8, [x29, #-28]
  40bccc:	cbnz	w8, 40c178 <sqrt@plt+0xa9e8>
  40bcd0:	ldur	x0, [x29, #-48]
  40bcd4:	ldur	w1, [x29, #-40]
  40bcd8:	adrp	x3, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bcdc:	adrp	x2, 411000 <_ZdlPvm@@Base+0x16e4>
  40bce0:	add	x3, x3, #0xed8
  40bce4:	add	x2, x2, #0xdfe
  40bce8:	mov	x4, x3
  40bcec:	mov	x5, x3
  40bcf0:	bl	409acc <sqrt@plt+0x833c>
  40bcf4:	b	40c178 <sqrt@plt+0xa9e8>
  40bcf8:	ldur	w8, [x29, #-28]
  40bcfc:	cbnz	w8, 40c178 <sqrt@plt+0xa9e8>
  40bd00:	ldur	x0, [x29, #-48]
  40bd04:	ldur	w1, [x29, #-40]
  40bd08:	adrp	x3, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bd0c:	adrp	x2, 411000 <_ZdlPvm@@Base+0x16e4>
  40bd10:	add	x3, x3, #0xed8
  40bd14:	add	x2, x2, #0xfa9
  40bd18:	mov	x4, x3
  40bd1c:	mov	x5, x3
  40bd20:	bl	409acc <sqrt@plt+0x833c>
  40bd24:	b	40c178 <sqrt@plt+0xa9e8>
  40bd28:	adrp	x10, 426000 <_Znam@GLIBCXX_3.4>
  40bd2c:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bd30:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bd34:	ldr	w24, [x10, #1480]
  40bd38:	ldr	w23, [x19, #56]
  40bd3c:	ldr	w20, [x8, #3844]
  40bd40:	ldr	w22, [x9, #3840]
  40bd44:	mov	w8, #0xd8                  	// #216
  40bd48:	mul	w21, w24, w8
  40bd4c:	cbz	w23, 40bdec <sqrt@plt+0xa65c>
  40bd50:	cmp	w23, #0x1
  40bd54:	b.lt	40bd64 <sqrt@plt+0xa5d4>  // b.tstop
  40bd58:	tbnz	w22, #31, 40bd64 <sqrt@plt+0xa5d4>
  40bd5c:	cmp	w24, #0x0
  40bd60:	b.gt	40bd74 <sqrt@plt+0xa5e4>
  40bd64:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40bd68:	add	x1, x1, #0xcaa
  40bd6c:	mov	w0, #0xfc                  	// #252
  40bd70:	bl	408890 <sqrt@plt+0x7100>
  40bd74:	cbz	w22, 40be48 <sqrt@plt+0xa6b8>
  40bd78:	mov	x8, #0x400000000000        	// #70368744177664
  40bd7c:	scvtf	d0, w20
  40bd80:	scvtf	d1, w22
  40bd84:	movk	x8, #0x408f, lsl #48
  40bd88:	scvtf	d2, w21
  40bd8c:	scvtf	d3, w23
  40bd90:	fmul	d0, d0, d1
  40bd94:	fmov	d1, x8
  40bd98:	fdiv	d0, d0, d2
  40bd9c:	fdiv	d1, d3, d1
  40bda0:	fmul	d0, d1, d0
  40bda4:	tbnz	w20, #31, 40beac <sqrt@plt+0xa71c>
  40bda8:	fmov	d1, #5.000000000000000000e-01
  40bdac:	b	40beb0 <sqrt@plt+0xa720>
  40bdb0:	sub	x0, x29, #0x60
  40bdb4:	mov	x1, x24
  40bdb8:	bl	4097e0 <sqrt@plt+0x8050>
  40bdbc:	ldur	w8, [x29, #-28]
  40bdc0:	cbnz	w8, 40c178 <sqrt@plt+0xa9e8>
  40bdc4:	ldur	x0, [x29, #-48]
  40bdc8:	ldur	w1, [x29, #-40]
  40bdcc:	adrp	x4, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bdd0:	adrp	x2, 411000 <_ZdlPvm@@Base+0x16e4>
  40bdd4:	add	x4, x4, #0xed8
  40bdd8:	add	x2, x2, #0xd9b
  40bddc:	sub	x3, x29, #0x60
  40bde0:	mov	x5, x4
  40bde4:	bl	409acc <sqrt@plt+0x833c>
  40bde8:	b	40c178 <sqrt@plt+0xa9e8>
  40bdec:	tbnz	w22, #31, 40bdf8 <sqrt@plt+0xa668>
  40bdf0:	cmp	w24, #0x0
  40bdf4:	b.gt	40be08 <sqrt@plt+0xa678>
  40bdf8:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40bdfc:	add	x1, x1, #0xcaa
  40be00:	mov	w0, #0xea                  	// #234
  40be04:	bl	408890 <sqrt@plt+0x7100>
  40be08:	cbz	w22, 40be48 <sqrt@plt+0xa6b8>
  40be0c:	mov	w8, #0x6c                  	// #108
  40be10:	mul	w8, w24, w8
  40be14:	tbnz	w20, #31, 40be80 <sqrt@plt+0xa6f0>
  40be18:	mov	w9, #0x7fffffff            	// #2147483647
  40be1c:	sub	w9, w9, w8
  40be20:	sdiv	w9, w9, w22
  40be24:	cmp	w9, w20
  40be28:	b.ge	40bf28 <sqrt@plt+0xa798>  // b.tcont
  40be2c:	scvtf	d0, w20
  40be30:	scvtf	d1, w22
  40be34:	scvtf	d2, w21
  40be38:	fmul	d0, d0, d1
  40be3c:	fdiv	d0, d0, d2
  40be40:	fmov	d1, #5.000000000000000000e-01
  40be44:	b	40beb0 <sqrt@plt+0xa720>
  40be48:	mov	w8, wzr
  40be4c:	b	40beb8 <sqrt@plt+0xa728>
  40be50:	ldur	w8, [x29, #-28]
  40be54:	cbnz	w8, 40c178 <sqrt@plt+0xa9e8>
  40be58:	ldur	x0, [x29, #-48]
  40be5c:	ldur	w1, [x29, #-40]
  40be60:	adrp	x3, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40be64:	adrp	x2, 411000 <_ZdlPvm@@Base+0x16e4>
  40be68:	add	x3, x3, #0xed8
  40be6c:	add	x2, x2, #0xdc3
  40be70:	mov	x4, x3
  40be74:	mov	x5, x3
  40be78:	bl	409acc <sqrt@plt+0x833c>
  40be7c:	b	40c178 <sqrt@plt+0xa9e8>
  40be80:	mov	w10, #0x80000000            	// #-2147483648
  40be84:	sub	w10, w10, w8
  40be88:	neg	w9, w20
  40be8c:	udiv	w10, w10, w22
  40be90:	cmp	w10, w9
  40be94:	b.cs	40bf24 <sqrt@plt+0xa794>  // b.hs, b.nlast
  40be98:	scvtf	d0, w20
  40be9c:	scvtf	d1, w22
  40bea0:	scvtf	d2, w21
  40bea4:	fmul	d0, d0, d1
  40bea8:	fdiv	d0, d0, d2
  40beac:	fmov	d1, #-5.000000000000000000e-01
  40beb0:	fadd	d0, d0, d1
  40beb4:	fcvtzs	w8, d0
  40beb8:	str	w8, [x19, #24]
  40bebc:	mov	w19, #0x1                   	// #1
  40bec0:	b	40c17c <sqrt@plt+0xa9ec>
  40bec4:	ldur	w8, [x29, #-28]
  40bec8:	cbnz	w8, 40c178 <sqrt@plt+0xa9e8>
  40becc:	ldur	x0, [x29, #-48]
  40bed0:	ldur	w1, [x29, #-40]
  40bed4:	adrp	x3, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bed8:	adrp	x2, 411000 <_ZdlPvm@@Base+0x16e4>
  40bedc:	add	x3, x3, #0xed8
  40bee0:	add	x2, x2, #0xe3f
  40bee4:	mov	x4, x3
  40bee8:	mov	x5, x3
  40beec:	bl	409acc <sqrt@plt+0x833c>
  40bef0:	b	40c178 <sqrt@plt+0xa9e8>
  40bef4:	ldur	w8, [x29, #-28]
  40bef8:	cbnz	w8, 40c178 <sqrt@plt+0xa9e8>
  40befc:	ldur	x0, [x29, #-48]
  40bf00:	ldur	w1, [x29, #-40]
  40bf04:	adrp	x3, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bf08:	adrp	x2, 411000 <_ZdlPvm@@Base+0x16e4>
  40bf0c:	add	x3, x3, #0xed8
  40bf10:	add	x2, x2, #0xe64
  40bf14:	mov	x4, x3
  40bf18:	mov	x5, x3
  40bf1c:	bl	409acc <sqrt@plt+0x833c>
  40bf20:	b	40c178 <sqrt@plt+0xa9e8>
  40bf24:	neg	w8, w8
  40bf28:	madd	w8, w22, w20, w8
  40bf2c:	sdiv	w8, w8, w21
  40bf30:	b	40beb8 <sqrt@plt+0xa728>
  40bf34:	ldur	w8, [x29, #-28]
  40bf38:	cbnz	w8, 40c178 <sqrt@plt+0xa9e8>
  40bf3c:	ldur	x0, [x29, #-48]
  40bf40:	ldur	w1, [x29, #-40]
  40bf44:	adrp	x3, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bf48:	adrp	x2, 411000 <_ZdlPvm@@Base+0x16e4>
  40bf4c:	add	x3, x3, #0xed8
  40bf50:	add	x2, x2, #0xe16
  40bf54:	mov	x4, x3
  40bf58:	mov	x5, x3
  40bf5c:	bl	409acc <sqrt@plt+0x833c>
  40bf60:	b	40c178 <sqrt@plt+0xa9e8>
  40bf64:	sub	x0, x29, #0x60
  40bf68:	mov	x1, x20
  40bf6c:	bl	4097e0 <sqrt@plt+0x8050>
  40bf70:	ldur	w8, [x29, #-28]
  40bf74:	cbnz	w8, 40c178 <sqrt@plt+0xa9e8>
  40bf78:	ldur	x0, [x29, #-48]
  40bf7c:	ldur	w1, [x29, #-40]
  40bf80:	adrp	x4, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bf84:	adrp	x2, 411000 <_ZdlPvm@@Base+0x16e4>
  40bf88:	add	x4, x4, #0xed8
  40bf8c:	add	x2, x2, #0xe2a
  40bf90:	sub	x3, x29, #0x60
  40bf94:	mov	x5, x4
  40bf98:	bl	409acc <sqrt@plt+0x833c>
  40bf9c:	b	40c178 <sqrt@plt+0xa9e8>
  40bfa0:	sub	x0, x29, #0x60
  40bfa4:	mov	x1, x24
  40bfa8:	bl	4097e0 <sqrt@plt+0x8050>
  40bfac:	ldur	w8, [x29, #-28]
  40bfb0:	cbnz	w8, 40c178 <sqrt@plt+0xa9e8>
  40bfb4:	ldur	x0, [x29, #-48]
  40bfb8:	ldur	w1, [x29, #-40]
  40bfbc:	adrp	x4, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bfc0:	adrp	x2, 411000 <_ZdlPvm@@Base+0x16e4>
  40bfc4:	add	x4, x4, #0xed8
  40bfc8:	add	x2, x2, #0xf68
  40bfcc:	sub	x3, x29, #0x60
  40bfd0:	mov	x5, x4
  40bfd4:	bl	409acc <sqrt@plt+0x833c>
  40bfd8:	b	40c178 <sqrt@plt+0xa9e8>
  40bfdc:	ldur	w8, [x29, #-28]
  40bfe0:	cbnz	w8, 40c178 <sqrt@plt+0xa9e8>
  40bfe4:	ldur	x0, [x29, #-48]
  40bfe8:	ldur	w1, [x29, #-40]
  40bfec:	adrp	x3, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40bff0:	adrp	x2, 411000 <_ZdlPvm@@Base+0x16e4>
  40bff4:	add	x3, x3, #0xed8
  40bff8:	add	x2, x2, #0xf43
  40bffc:	mov	x4, x3
  40c000:	mov	x5, x3
  40c004:	bl	409acc <sqrt@plt+0x833c>
  40c008:	b	40c178 <sqrt@plt+0xa9e8>
  40c00c:	add	x0, sp, #0x60
  40c010:	mov	x1, x24
  40c014:	bl	4097e0 <sqrt@plt+0x8050>
  40c018:	ldur	w8, [x29, #-28]
  40c01c:	cbnz	w8, 40c178 <sqrt@plt+0xa9e8>
  40c020:	ldur	x0, [x29, #-48]
  40c024:	ldur	w1, [x29, #-40]
  40c028:	adrp	x4, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c02c:	adrp	x2, 411000 <_ZdlPvm@@Base+0x16e4>
  40c030:	add	x4, x4, #0xed8
  40c034:	add	x2, x2, #0xe9c
  40c038:	add	x3, sp, #0x60
  40c03c:	mov	x5, x4
  40c040:	bl	409acc <sqrt@plt+0x833c>
  40c044:	b	40c178 <sqrt@plt+0xa9e8>
  40c048:	add	x0, sp, #0x60
  40c04c:	mov	x1, x24
  40c050:	bl	4097e0 <sqrt@plt+0x8050>
  40c054:	ldur	w8, [x29, #-28]
  40c058:	cbnz	w8, 40c178 <sqrt@plt+0xa9e8>
  40c05c:	ldur	x0, [x29, #-48]
  40c060:	ldur	w1, [x29, #-40]
  40c064:	adrp	x4, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c068:	adrp	x2, 411000 <_ZdlPvm@@Base+0x16e4>
  40c06c:	add	x4, x4, #0xed8
  40c070:	add	x2, x2, #0xeaf
  40c074:	add	x3, sp, #0x60
  40c078:	mov	x5, x4
  40c07c:	bl	409acc <sqrt@plt+0x833c>
  40c080:	b	40c178 <sqrt@plt+0xa9e8>
  40c084:	add	x0, sp, #0x60
  40c088:	mov	x1, x24
  40c08c:	bl	4097e0 <sqrt@plt+0x8050>
  40c090:	ldur	w8, [x29, #-28]
  40c094:	cbnz	w8, 40c178 <sqrt@plt+0xa9e8>
  40c098:	ldur	x0, [x29, #-48]
  40c09c:	ldur	w1, [x29, #-40]
  40c0a0:	adrp	x4, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c0a4:	adrp	x2, 411000 <_ZdlPvm@@Base+0x16e4>
  40c0a8:	add	x4, x4, #0xed8
  40c0ac:	add	x2, x2, #0xecf
  40c0b0:	add	x3, sp, #0x60
  40c0b4:	mov	x5, x4
  40c0b8:	bl	409acc <sqrt@plt+0x833c>
  40c0bc:	b	40c178 <sqrt@plt+0xa9e8>
  40c0c0:	add	x0, sp, #0x60
  40c0c4:	bl	409808 <sqrt@plt+0x8078>
  40c0c8:	ldur	w8, [x29, #-28]
  40c0cc:	cbnz	w8, 40c178 <sqrt@plt+0xa9e8>
  40c0d0:	ldur	x0, [x29, #-48]
  40c0d4:	ldur	w1, [x29, #-40]
  40c0d8:	adrp	x4, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c0dc:	adrp	x2, 411000 <_ZdlPvm@@Base+0x16e4>
  40c0e0:	add	x4, x4, #0xed8
  40c0e4:	add	x2, x2, #0xeeb
  40c0e8:	add	x3, sp, #0x60
  40c0ec:	mov	x5, x4
  40c0f0:	bl	409acc <sqrt@plt+0x833c>
  40c0f4:	b	40c178 <sqrt@plt+0xa9e8>
  40c0f8:	add	x0, sp, #0x60
  40c0fc:	mov	x1, x24
  40c100:	bl	4097e0 <sqrt@plt+0x8050>
  40c104:	ldur	w8, [x29, #-28]
  40c108:	cbnz	w8, 40c178 <sqrt@plt+0xa9e8>
  40c10c:	ldur	x0, [x29, #-48]
  40c110:	ldur	w1, [x29, #-40]
  40c114:	adrp	x4, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c118:	adrp	x2, 411000 <_ZdlPvm@@Base+0x16e4>
  40c11c:	add	x4, x4, #0xed8
  40c120:	add	x2, x2, #0xf0c
  40c124:	add	x3, sp, #0x60
  40c128:	mov	x5, x4
  40c12c:	bl	409acc <sqrt@plt+0x833c>
  40c130:	b	40c178 <sqrt@plt+0xa9e8>
  40c134:	add	x0, sp, #0x60
  40c138:	mov	x1, x20
  40c13c:	bl	4097e0 <sqrt@plt+0x8050>
  40c140:	add	x0, sp, #0x40
  40c144:	mov	x1, x24
  40c148:	bl	4097e0 <sqrt@plt+0x8050>
  40c14c:	ldur	w8, [x29, #-28]
  40c150:	cbnz	w8, 40c178 <sqrt@plt+0xa9e8>
  40c154:	ldur	x0, [x29, #-48]
  40c158:	ldur	w1, [x29, #-40]
  40c15c:	adrp	x2, 411000 <_ZdlPvm@@Base+0x16e4>
  40c160:	adrp	x5, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c164:	add	x2, x2, #0xf22
  40c168:	add	x5, x5, #0xed8
  40c16c:	add	x3, sp, #0x60
  40c170:	add	x4, sp, #0x40
  40c174:	bl	409acc <sqrt@plt+0x833c>
  40c178:	mov	w19, wzr
  40c17c:	ldur	x0, [x29, #-24]
  40c180:	cbz	x0, 40c188 <sqrt@plt+0xa9f8>
  40c184:	bl	401640 <_ZdaPv@plt>
  40c188:	ldur	x0, [x29, #-48]
  40c18c:	bl	401510 <free@plt>
  40c190:	ldur	x0, [x29, #-56]
  40c194:	cbz	x0, 40c19c <sqrt@plt+0xaa0c>
  40c198:	bl	4014f0 <fclose@plt>
  40c19c:	mov	w0, w19
  40c1a0:	ldp	x20, x19, [sp, #288]
  40c1a4:	ldp	x22, x21, [sp, #272]
  40c1a8:	ldp	x24, x23, [sp, #256]
  40c1ac:	ldp	x26, x25, [sp, #240]
  40c1b0:	ldp	x28, x27, [sp, #224]
  40c1b4:	ldp	x29, x30, [sp, #208]
  40c1b8:	add	sp, sp, #0x130
  40c1bc:	ret
  40c1c0:	b	40c228 <sqrt@plt+0xaa98>
  40c1c4:	b	40c228 <sqrt@plt+0xaa98>
  40c1c8:	b	40c228 <sqrt@plt+0xaa98>
  40c1cc:	b	40c228 <sqrt@plt+0xaa98>
  40c1d0:	b	40c228 <sqrt@plt+0xaa98>
  40c1d4:	b	40c228 <sqrt@plt+0xaa98>
  40c1d8:	b	40c228 <sqrt@plt+0xaa98>
  40c1dc:	b	40c228 <sqrt@plt+0xaa98>
  40c1e0:	b	40c228 <sqrt@plt+0xaa98>
  40c1e4:	b	40c228 <sqrt@plt+0xaa98>
  40c1e8:	b	40c228 <sqrt@plt+0xaa98>
  40c1ec:	b	40c228 <sqrt@plt+0xaa98>
  40c1f0:	b	40c228 <sqrt@plt+0xaa98>
  40c1f4:	b	40c228 <sqrt@plt+0xaa98>
  40c1f8:	b	40c228 <sqrt@plt+0xaa98>
  40c1fc:	b	40c228 <sqrt@plt+0xaa98>
  40c200:	b	40c228 <sqrt@plt+0xaa98>
  40c204:	b	40c228 <sqrt@plt+0xaa98>
  40c208:	b	40c228 <sqrt@plt+0xaa98>
  40c20c:	b	40c228 <sqrt@plt+0xaa98>
  40c210:	b	40c228 <sqrt@plt+0xaa98>
  40c214:	b	40c228 <sqrt@plt+0xaa98>
  40c218:	b	40c228 <sqrt@plt+0xaa98>
  40c21c:	b	40c228 <sqrt@plt+0xaa98>
  40c220:	b	40c228 <sqrt@plt+0xaa98>
  40c224:	b	40c228 <sqrt@plt+0xaa98>
  40c228:	mov	x19, x0
  40c22c:	ldur	x0, [x29, #-24]
  40c230:	cbnz	x0, 40c24c <sqrt@plt+0xaabc>
  40c234:	ldur	x0, [x29, #-48]
  40c238:	bl	401510 <free@plt>
  40c23c:	ldur	x0, [x29, #-56]
  40c240:	cbnz	x0, 40c260 <sqrt@plt+0xaad0>
  40c244:	mov	x0, x19
  40c248:	bl	401720 <_Unwind_Resume@plt>
  40c24c:	bl	401640 <_ZdaPv@plt>
  40c250:	ldur	x0, [x29, #-48]
  40c254:	bl	401510 <free@plt>
  40c258:	ldur	x0, [x29, #-56]
  40c25c:	cbz	x0, 40c244 <sqrt@plt+0xaab4>
  40c260:	bl	4014f0 <fclose@plt>
  40c264:	mov	x0, x19
  40c268:	bl	401720 <_Unwind_Resume@plt>
  40c26c:	sub	sp, sp, #0x190
  40c270:	stp	x29, x30, [sp, #304]
  40c274:	stp	x28, x27, [sp, #320]
  40c278:	stp	x26, x25, [sp, #336]
  40c27c:	stp	x24, x23, [sp, #352]
  40c280:	stp	x22, x21, [sp, #368]
  40c284:	stp	x20, x19, [sp, #384]
  40c288:	add	x29, sp, #0x130
  40c28c:	ldrb	w8, [x0]
  40c290:	adrp	x27, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c294:	add	x27, x27, #0x6d0
  40c298:	mov	x21, x2
  40c29c:	ldrb	w8, [x27, x8]
  40c2a0:	mov	x22, x0
  40c2a4:	mov	x20, x1
  40c2a8:	str	x3, [sp, #8]
  40c2ac:	cbz	w8, 40c330 <sqrt@plt+0xaba0>
  40c2b0:	mov	x24, x22
  40c2b4:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40c2b8:	add	x1, x1, #0xcc5
  40c2bc:	sub	x2, x29, #0x10
  40c2c0:	sub	x3, x29, #0x1c
  40c2c4:	sub	x4, x29, #0x18
  40c2c8:	sub	x5, x29, #0x20
  40c2cc:	mov	x0, x24
  40c2d0:	bl	4015f0 <__isoc99_sscanf@plt>
  40c2d4:	cmp	w0, #0x4
  40c2d8:	mov	w0, wzr
  40c2dc:	b.ne	40c4a8 <sqrt@plt+0xad18>  // b.any
  40c2e0:	ldur	d2, [x29, #-16]
  40c2e4:	fcmp	d2, #0.0
  40c2e8:	b.le	40c4a8 <sqrt@plt+0xad18>
  40c2ec:	ldur	d0, [x29, #-24]
  40c2f0:	fcmp	d0, #0.0
  40c2f4:	b.le	40c4a8 <sqrt@plt+0xad18>
  40c2f8:	ldurb	w8, [x29, #-28]
  40c2fc:	sub	w8, w8, #0x50
  40c300:	cmp	w8, #0x20
  40c304:	b.hi	40c44c <sqrt@plt+0xacbc>  // b.pmore
  40c308:	adrp	x9, 411000 <_ZdlPvm@@Base+0x16e4>
  40c30c:	add	x9, x9, #0xb61
  40c310:	fmov	d1, #1.000000000000000000e+00
  40c314:	adr	x10, 40c328 <sqrt@plt+0xab98>
  40c318:	ldrb	w11, [x9, x8]
  40c31c:	add	x10, x10, x11, lsl #2
  40c320:	mov	v3.16b, v1.16b
  40c324:	br	x10
  40c328:	fmov	d3, #6.000000000000000000e+00
  40c32c:	b	40c414 <sqrt@plt+0xac84>
  40c330:	add	x8, sp, #0x10
  40c334:	adrp	x26, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  40c338:	mov	w23, #0x1                   	// #1
  40c33c:	add	x26, x26, #0x8
  40c340:	sub	x28, x8, #0x1
  40c344:	mov	x24, x22
  40c348:	mov	x19, xzr
  40c34c:	ldr	x25, [x26, x19]
  40c350:	mov	x1, x24
  40c354:	mov	x0, x25
  40c358:	bl	4016d0 <strcasecmp@plt>
  40c35c:	cbz	w0, 40c3d0 <sqrt@plt+0xac40>
  40c360:	add	x19, x19, #0x18
  40c364:	cmp	x19, #0x3d8
  40c368:	b.ne	40c34c <sqrt@plt+0xabbc>  // b.any
  40c36c:	cbz	w23, 40c45c <sqrt@plt+0xaccc>
  40c370:	adrp	x1, 412000 <_ZdlPvm@@Base+0x26e4>
  40c374:	mov	x0, x22
  40c378:	add	x1, x1, #0xbcc
  40c37c:	bl	401670 <fopen@plt>
  40c380:	cbz	x0, 40c4a8 <sqrt@plt+0xad18>
  40c384:	mov	x24, x0
  40c388:	add	x0, sp, #0x10
  40c38c:	mov	w1, #0xfe                  	// #254
  40c390:	mov	x2, x24
  40c394:	bl	4015d0 <fgets_unlocked@plt>
  40c398:	mov	x0, x24
  40c39c:	bl	4014f0 <fclose@plt>
  40c3a0:	add	x0, sp, #0x10
  40c3a4:	bl	4014a0 <strlen@plt>
  40c3a8:	ldrb	w8, [x28, x0]
  40c3ac:	cmp	w8, #0xa
  40c3b0:	b.ne	40c3b8 <sqrt@plt+0xac28>  // b.any
  40c3b4:	strb	wzr, [x28, x0]
  40c3b8:	ldrb	w8, [sp, #16]
  40c3bc:	mov	w23, wzr
  40c3c0:	add	x24, sp, #0x10
  40c3c4:	ldrb	w8, [x27, x8]
  40c3c8:	cbz	w8, 40c348 <sqrt@plt+0xabb8>
  40c3cc:	b	40c2b4 <sqrt@plt+0xab24>
  40c3d0:	cbz	x21, 40c3e0 <sqrt@plt+0xac50>
  40c3d4:	add	x8, x26, x19
  40c3d8:	ldr	x8, [x8, #8]
  40c3dc:	str	x8, [x21]
  40c3e0:	ldr	x9, [sp, #8]
  40c3e4:	cbz	x9, 40c3f4 <sqrt@plt+0xac64>
  40c3e8:	add	x8, x26, x19
  40c3ec:	ldr	x8, [x8, #16]
  40c3f0:	str	x8, [x9]
  40c3f4:	cbz	x20, 40c4a4 <sqrt@plt+0xad14>
  40c3f8:	str	x25, [x20]
  40c3fc:	b	40c4a4 <sqrt@plt+0xad14>
  40c400:	adrp	x8, 411000 <_ZdlPvm@@Base+0x16e4>
  40c404:	ldr	d3, [x8, #2864]
  40c408:	b	40c414 <sqrt@plt+0xac84>
  40c40c:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  40c410:	fmov	d3, x8
  40c414:	ldurb	w8, [x29, #-32]
  40c418:	fdiv	d2, d2, d3
  40c41c:	stur	d2, [x29, #-16]
  40c420:	sub	w8, w8, #0x50
  40c424:	cmp	w8, #0x20
  40c428:	b.hi	40c44c <sqrt@plt+0xacbc>  // b.pmore
  40c42c:	adrp	x9, 411000 <_ZdlPvm@@Base+0x16e4>
  40c430:	add	x9, x9, #0xb82
  40c434:	adr	x10, 40c444 <sqrt@plt+0xacb4>
  40c438:	ldrb	w11, [x9, x8]
  40c43c:	add	x10, x10, x11, lsl #2
  40c440:	br	x10
  40c444:	fmov	d1, #6.000000000000000000e+00
  40c448:	b	40c478 <sqrt@plt+0xace8>
  40c44c:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40c450:	add	x1, x1, #0xcaa
  40c454:	mov	w0, #0x11f                 	// #287
  40c458:	bl	408890 <sqrt@plt+0x7100>
  40c45c:	mov	w0, wzr
  40c460:	b	40c4a8 <sqrt@plt+0xad18>
  40c464:	adrp	x8, 411000 <_ZdlPvm@@Base+0x16e4>
  40c468:	ldr	d1, [x8, #2864]
  40c46c:	b	40c478 <sqrt@plt+0xace8>
  40c470:	mov	x8, #0x4052000000000000    	// #4634766966517661696
  40c474:	fmov	d1, x8
  40c478:	fdiv	d0, d0, d1
  40c47c:	stur	d0, [x29, #-24]
  40c480:	cbz	x21, 40c488 <sqrt@plt+0xacf8>
  40c484:	str	d2, [x21]
  40c488:	ldr	x8, [sp, #8]
  40c48c:	cbz	x8, 40c494 <sqrt@plt+0xad04>
  40c490:	str	d0, [x8]
  40c494:	cbz	x20, 40c4a4 <sqrt@plt+0xad14>
  40c498:	adrp	x8, 411000 <_ZdlPvm@@Base+0x16e4>
  40c49c:	add	x8, x8, #0xcdd
  40c4a0:	str	x8, [x20]
  40c4a4:	mov	w0, #0x1                   	// #1
  40c4a8:	ldp	x20, x19, [sp, #384]
  40c4ac:	ldp	x22, x21, [sp, #368]
  40c4b0:	ldp	x24, x23, [sp, #352]
  40c4b4:	ldp	x26, x25, [sp, #336]
  40c4b8:	ldp	x28, x27, [sp, #320]
  40c4bc:	ldp	x29, x30, [sp, #304]
  40c4c0:	add	sp, sp, #0x190
  40c4c4:	ret
  40c4c8:	sub	sp, sp, #0xc0
  40c4cc:	str	d8, [sp, #80]
  40c4d0:	stp	x29, x30, [sp, #96]
  40c4d4:	stp	x28, x27, [sp, #112]
  40c4d8:	stp	x26, x25, [sp, #128]
  40c4dc:	stp	x24, x23, [sp, #144]
  40c4e0:	stp	x22, x21, [sp, #160]
  40c4e4:	stp	x20, x19, [sp, #176]
  40c4e8:	add	x29, sp, #0x50
  40c4ec:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  40c4f0:	add	x0, x0, #0xce4
  40c4f4:	sub	x1, x29, #0x8
  40c4f8:	str	wzr, [x29, #12]
  40c4fc:	bl	40d250 <sqrt@plt+0xbac0>
  40c500:	cbz	x0, 40cb8c <sqrt@plt+0xb3fc>
  40c504:	adrp	x9, 410000 <_ZdlPvm@@Base+0x6e4>
  40c508:	ldur	x8, [x29, #-8]
  40c50c:	ldr	d0, [x9, #2648]
  40c510:	adrp	x19, 411000 <_ZdlPvm@@Base+0x16e4>
  40c514:	adrp	x23, 411000 <_ZdlPvm@@Base+0x16e4>
  40c518:	adrp	x24, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c51c:	adrp	x10, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c520:	add	x19, x19, #0xd28
  40c524:	add	x23, x23, #0xbd0
  40c528:	add	x24, x24, #0xf10
  40c52c:	fmov	d8, #5.000000000000000000e-01
  40c530:	adrp	x22, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c534:	stp	x8, xzr, [sp, #40]
  40c538:	str	xzr, [sp, #64]
  40c53c:	str	d0, [sp, #56]
  40c540:	str	x0, [sp, #32]
  40c544:	str	wzr, [x10, #3840]
  40c548:	add	x0, sp, #0x20
  40c54c:	bl	409d24 <sqrt@plt+0x8594>
  40c550:	cbz	w0, 40cbe0 <sqrt@plt+0xb450>
  40c554:	ldr	x0, [sp, #64]
  40c558:	mov	x1, x19
  40c55c:	bl	401560 <strtok@plt>
  40c560:	mov	x27, x0
  40c564:	mov	x25, xzr
  40c568:	mov	w21, wzr
  40c56c:	mov	x20, x23
  40c570:	ldr	x0, [x20], #16
  40c574:	mov	x1, x27
  40c578:	bl	401680 <strcmp@plt>
  40c57c:	cmp	w0, #0x0
  40c580:	csinc	w21, w21, wzr, ne  // ne = any
  40c584:	cmp	x25, #0x8
  40c588:	b.hi	40c594 <sqrt@plt+0xae04>  // b.pmore
  40c58c:	add	x25, x25, #0x1
  40c590:	cbz	w21, 40c570 <sqrt@plt+0xade0>
  40c594:	cbz	w21, 40c5c8 <sqrt@plt+0xae38>
  40c598:	mov	x0, xzr
  40c59c:	mov	x1, x19
  40c5a0:	bl	401560 <strtok@plt>
  40c5a4:	cbz	x0, 40cc78 <sqrt@plt+0xb4e8>
  40c5a8:	ldur	x2, [x20, #-8]
  40c5ac:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40c5b0:	add	x1, x1, #0xe99
  40c5b4:	mov	x28, x0
  40c5b8:	bl	4015f0 <__isoc99_sscanf@plt>
  40c5bc:	cmp	w0, #0x1
  40c5c0:	b.eq	40c548 <sqrt@plt+0xadb8>  // b.none
  40c5c4:	b	40ccb4 <sqrt@plt+0xb524>
  40c5c8:	adrp	x0, 412000 <_ZdlPvm@@Base+0x26e4>
  40c5cc:	add	x0, x0, #0x9
  40c5d0:	mov	x1, x27
  40c5d4:	bl	401680 <strcmp@plt>
  40c5d8:	cbz	w0, 40c72c <sqrt@plt+0xaf9c>
  40c5dc:	adrp	x0, 412000 <_ZdlPvm@@Base+0x26e4>
  40c5e0:	add	x0, x0, #0x99
  40c5e4:	mov	x1, x27
  40c5e8:	bl	401680 <strcmp@plt>
  40c5ec:	adrp	x25, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c5f0:	cbz	w0, 40c760 <sqrt@plt+0xafd0>
  40c5f4:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  40c5f8:	add	x0, x0, #0x77
  40c5fc:	mov	x1, x27
  40c600:	bl	401680 <strcmp@plt>
  40c604:	cbz	w0, 40c838 <sqrt@plt+0xb0a8>
  40c608:	adrp	x0, 412000 <_ZdlPvm@@Base+0x26e4>
  40c60c:	add	x0, x0, #0xd5
  40c610:	mov	x1, x27
  40c614:	bl	401680 <strcmp@plt>
  40c618:	cbz	w0, 40c870 <sqrt@plt+0xb0e0>
  40c61c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x26e4>
  40c620:	add	x0, x0, #0xe9
  40c624:	mov	x1, x27
  40c628:	bl	401680 <strcmp@plt>
  40c62c:	cbz	w0, 40c8c0 <sqrt@plt+0xb130>
  40c630:	adrp	x0, 412000 <_ZdlPvm@@Base+0x26e4>
  40c634:	add	x0, x0, #0x149
  40c638:	mov	x1, x27
  40c63c:	bl	401680 <strcmp@plt>
  40c640:	cbz	w0, 40c8d0 <sqrt@plt+0xb140>
  40c644:	adrp	x0, 412000 <_ZdlPvm@@Base+0x26e4>
  40c648:	add	x0, x0, #0x14f
  40c64c:	mov	x1, x27
  40c650:	bl	401680 <strcmp@plt>
  40c654:	cbz	w0, 40ca04 <sqrt@plt+0xb274>
  40c658:	adrp	x0, 412000 <_ZdlPvm@@Base+0x26e4>
  40c65c:	add	x0, x0, #0x156
  40c660:	mov	x1, x27
  40c664:	bl	401680 <strcmp@plt>
  40c668:	cbz	w0, 40cb18 <sqrt@plt+0xb388>
  40c66c:	adrp	x0, 412000 <_ZdlPvm@@Base+0x26e4>
  40c670:	add	x0, x0, #0x15f
  40c674:	mov	x1, x27
  40c678:	bl	401680 <strcmp@plt>
  40c67c:	cbz	w0, 40cb28 <sqrt@plt+0xb398>
  40c680:	adrp	x0, 412000 <_ZdlPvm@@Base+0x26e4>
  40c684:	add	x0, x0, #0x178
  40c688:	mov	x1, x27
  40c68c:	bl	401680 <strcmp@plt>
  40c690:	cbz	w0, 40cb38 <sqrt@plt+0xb3a8>
  40c694:	adrp	x0, 412000 <_ZdlPvm@@Base+0x26e4>
  40c698:	add	x0, x0, #0x180
  40c69c:	mov	x1, x27
  40c6a0:	bl	401680 <strcmp@plt>
  40c6a4:	cbz	w0, 40cb48 <sqrt@plt+0xb3b8>
  40c6a8:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  40c6ac:	add	x0, x0, #0xdf6
  40c6b0:	mov	x1, x27
  40c6b4:	bl	401680 <strcmp@plt>
  40c6b8:	cbz	w0, 40cbe0 <sqrt@plt+0xb450>
  40c6bc:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c6c0:	ldr	x8, [x8, #3936]
  40c6c4:	cbz	x8, 40c548 <sqrt@plt+0xadb8>
  40c6c8:	adrp	x1, 410000 <_ZdlPvm@@Base+0x6e4>
  40c6cc:	mov	x0, xzr
  40c6d0:	add	x1, x1, #0xfaa
  40c6d4:	bl	401560 <strtok@plt>
  40c6d8:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c6dc:	ldr	x20, [x8, #3936]
  40c6e0:	cbz	x0, 40cb70 <sqrt@plt+0xb3e0>
  40c6e4:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c6e8:	sub	x28, x0, #0x1
  40c6ec:	add	x21, x21, #0x8d0
  40c6f0:	ldrb	w8, [x28, #1]!
  40c6f4:	ldrb	w8, [x21, x8]
  40c6f8:	cbnz	w8, 40c6f0 <sqrt@plt+0xaf60>
  40c6fc:	mov	x0, x28
  40c700:	bl	4014a0 <strlen@plt>
  40c704:	add	x9, x28, x0
  40c708:	mov	x8, x9
  40c70c:	cmp	x9, x28
  40c710:	b.ls	40c724 <sqrt@plt+0xaf94>  // b.plast
  40c714:	mov	x9, x8
  40c718:	ldrb	w10, [x9, #-1]!
  40c71c:	ldrb	w10, [x21, x10]
  40c720:	cbnz	w10, 40c708 <sqrt@plt+0xaf78>
  40c724:	strb	wzr, [x8]
  40c728:	b	40cb74 <sqrt@plt+0xb3e4>
  40c72c:	mov	x0, xzr
  40c730:	mov	x1, x19
  40c734:	bl	401560 <strtok@plt>
  40c738:	cbz	x0, 40cdec <sqrt@plt+0xb65c>
  40c73c:	mov	x27, x0
  40c740:	bl	4014a0 <strlen@plt>
  40c744:	add	x0, x0, #0x1
  40c748:	bl	401440 <_Znam@plt>
  40c74c:	mov	x1, x27
  40c750:	bl	401550 <strcpy@plt>
  40c754:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c758:	str	x0, [x8, #3920]
  40c75c:	b	40c548 <sqrt@plt+0xadb8>
  40c760:	mov	x0, xzr
  40c764:	mov	x1, x19
  40c768:	bl	401560 <strtok@plt>
  40c76c:	mov	x27, x0
  40c770:	cbz	x0, 40cd80 <sqrt@plt+0xb5f0>
  40c774:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40c778:	add	x2, x29, #0xc
  40c77c:	mov	x0, x27
  40c780:	add	x1, x1, #0xe99
  40c784:	bl	4015f0 <__isoc99_sscanf@plt>
  40c788:	cmp	w0, #0x1
  40c78c:	b.ne	40cd80 <sqrt@plt+0xb5f0>  // b.any
  40c790:	ldr	w8, [x29, #12]
  40c794:	cmp	w8, #0x0
  40c798:	b.le	40cd80 <sqrt@plt+0xb5f0>
  40c79c:	add	w8, w8, #0x1
  40c7a0:	sbfiz	x0, x8, #3, #32
  40c7a4:	bl	401440 <_Znam@plt>
  40c7a8:	str	x0, [x25, #3904]
  40c7ac:	mov	x0, xzr
  40c7b0:	mov	x1, x19
  40c7b4:	bl	401560 <strtok@plt>
  40c7b8:	mov	x27, x0
  40c7bc:	mov	x21, xzr
  40c7c0:	cbnz	x27, 40c7e4 <sqrt@plt+0xb054>
  40c7c4:	add	x0, sp, #0x20
  40c7c8:	bl	409d24 <sqrt@plt+0x8594>
  40c7cc:	cbz	w0, 40cbb0 <sqrt@plt+0xb420>
  40c7d0:	ldr	x0, [sp, #64]
  40c7d4:	mov	x1, x19
  40c7d8:	bl	401560 <strtok@plt>
  40c7dc:	cbz	x0, 40c7c4 <sqrt@plt+0xb034>
  40c7e0:	mov	x27, x0
  40c7e4:	mov	x0, x27
  40c7e8:	bl	4014a0 <strlen@plt>
  40c7ec:	add	x0, x0, #0x1
  40c7f0:	bl	401440 <_Znam@plt>
  40c7f4:	mov	x1, x27
  40c7f8:	bl	401550 <strcpy@plt>
  40c7fc:	ldr	x8, [x25, #3904]
  40c800:	mov	x1, x19
  40c804:	str	x0, [x8, x21, lsl #3]
  40c808:	ldrsw	x20, [x29, #12]
  40c80c:	mov	x0, xzr
  40c810:	add	x21, x21, #0x1
  40c814:	bl	401560 <strtok@plt>
  40c818:	cmp	x21, x20
  40c81c:	mov	x27, x0
  40c820:	b.lt	40c7c0 <sqrt@plt+0xb030>  // b.tstop
  40c824:	cbnz	x27, 40cf48 <sqrt@plt+0xb7b8>
  40c828:	ldr	x8, [x25, #3904]
  40c82c:	ldrsw	x9, [x29, #12]
  40c830:	str	xzr, [x8, x9, lsl #3]
  40c834:	b	40c548 <sqrt@plt+0xadb8>
  40c838:	mov	x0, xzr
  40c83c:	mov	x1, x19
  40c840:	bl	401560 <strtok@plt>
  40c844:	cbz	x0, 40ceb8 <sqrt@plt+0xb728>
  40c848:	add	x2, sp, #0x8
  40c84c:	add	x3, sp, #0x10
  40c850:	mov	x1, x24
  40c854:	bl	40c26c <sqrt@plt+0xaadc>
  40c858:	cbnz	w0, 40c880 <sqrt@plt+0xb0f0>
  40c85c:	mov	x0, xzr
  40c860:	mov	x1, x19
  40c864:	bl	401560 <strtok@plt>
  40c868:	cbnz	x0, 40c848 <sqrt@plt+0xb0b8>
  40c86c:	b	40cc48 <sqrt@plt+0xb4b8>
  40c870:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c874:	mov	w9, #0x1                   	// #1
  40c878:	str	w9, [x8, #3880]
  40c87c:	b	40c548 <sqrt@plt+0xadb8>
  40c880:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c884:	ldr	s0, [x8, #3840]
  40c888:	ldp	d2, d1, [sp, #8]
  40c88c:	adrp	x10, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c890:	sxtl	v0.2d, v0.2s
  40c894:	scvtf	d0, d0
  40c898:	fmul	d1, d1, d0
  40c89c:	fmul	d0, d2, d0
  40c8a0:	fadd	d1, d1, d8
  40c8a4:	fadd	d0, d0, d8
  40c8a8:	fcvtzs	w8, d1
  40c8ac:	fcvtzs	w9, d0
  40c8b0:	str	w8, [x10, #3848]
  40c8b4:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c8b8:	str	w9, [x8, #3852]
  40c8bc:	b	40c548 <sqrt@plt+0xadb8>
  40c8c0:	mov	w8, #0x1                   	// #1
  40c8c4:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c8c8:	str	w8, [x9, #3876]
  40c8cc:	b	40c548 <sqrt@plt+0xadb8>
  40c8d0:	mov	w0, #0x40                  	// #64
  40c8d4:	bl	401440 <_Znam@plt>
  40c8d8:	mov	x28, xzr
  40c8dc:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c8e0:	mov	w21, #0x10                  	// #16
  40c8e4:	str	x0, [x8, #3912]
  40c8e8:	mov	x0, xzr
  40c8ec:	mov	x1, x19
  40c8f0:	bl	401560 <strtok@plt>
  40c8f4:	mov	x27, x0
  40c8f8:	cbnz	x0, 40c91c <sqrt@plt+0xb18c>
  40c8fc:	add	x0, sp, #0x20
  40c900:	bl	409d24 <sqrt@plt+0x8594>
  40c904:	cbz	w0, 40cd20 <sqrt@plt+0xb590>
  40c908:	ldr	x0, [sp, #64]
  40c90c:	mov	x1, x19
  40c910:	bl	401560 <strtok@plt>
  40c914:	cbz	x0, 40c8fc <sqrt@plt+0xb16c>
  40c918:	mov	x27, x0
  40c91c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x26e4>
  40c920:	add	x2, sp, #0x8
  40c924:	add	x3, x29, #0x8
  40c928:	mov	x0, x27
  40c92c:	add	x1, x1, #0x120
  40c930:	bl	4015f0 <__isoc99_sscanf@plt>
  40c934:	cmp	w0, #0x1
  40c938:	b.eq	40c950 <sqrt@plt+0xb1c0>  // b.none
  40c93c:	cmp	w0, #0x2
  40c940:	b.ne	40ce4c <sqrt@plt+0xb6bc>  // b.any
  40c944:	ldr	w25, [sp, #8]
  40c948:	ldr	w8, [x29, #8]
  40c94c:	b	40c95c <sqrt@plt+0xb1cc>
  40c950:	ldr	w8, [sp, #8]
  40c954:	mov	w25, w8
  40c958:	str	w8, [x29, #8]
  40c95c:	tbnz	w25, #31, 40ce4c <sqrt@plt+0xb6bc>
  40c960:	cmp	w25, w8
  40c964:	b.gt	40ce4c <sqrt@plt+0xb6bc>
  40c968:	add	x26, x28, #0x2
  40c96c:	cmp	w21, w26
  40c970:	b.ge	40c9d0 <sqrt@plt+0xb240>  // b.tcont
  40c974:	str	x28, [sp]
  40c978:	mov	x28, x23
  40c97c:	mov	x23, x24
  40c980:	adrp	x24, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c984:	ldr	x27, [x24, #3912]
  40c988:	lsl	w20, w21, #1
  40c98c:	sxtw	x8, w20
  40c990:	sbfiz	x9, x20, #2, #32
  40c994:	cmp	xzr, x8, lsr #62
  40c998:	csinv	x0, x9, xzr, eq  // eq = none
  40c99c:	bl	401440 <_Znam@plt>
  40c9a0:	sbfiz	x2, x21, #2, #32
  40c9a4:	mov	x1, x27
  40c9a8:	str	x0, [x24, #3912]
  40c9ac:	bl	401460 <memcpy@plt>
  40c9b0:	cbz	x27, 40c9c0 <sqrt@plt+0xb230>
  40c9b4:	mov	x0, x27
  40c9b8:	bl	401640 <_ZdaPv@plt>
  40c9bc:	ldr	w25, [sp, #8]
  40c9c0:	mov	x24, x23
  40c9c4:	mov	x23, x28
  40c9c8:	ldr	x28, [sp]
  40c9cc:	b	40c9d4 <sqrt@plt+0xb244>
  40c9d0:	mov	w20, w21
  40c9d4:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40c9d8:	ldr	x8, [x8, #3912]
  40c9dc:	str	w25, [x8, x28, lsl #2]
  40c9e0:	ldr	w9, [sp, #8]
  40c9e4:	cbz	w9, 40cb68 <sqrt@plt+0xb3d8>
  40c9e8:	ldr	w9, [x29, #8]
  40c9ec:	lsl	x10, x28, #2
  40c9f0:	orr	x10, x10, #0x4
  40c9f4:	mov	x28, x26
  40c9f8:	str	w9, [x8, x10]
  40c9fc:	mov	w21, w20
  40ca00:	b	40c8e8 <sqrt@plt+0xb158>
  40ca04:	mov	w0, #0x28                  	// #40
  40ca08:	bl	401440 <_Znam@plt>
  40ca0c:	movi	v0.2d, #0x0
  40ca10:	str	x0, [x22, #3928]
  40ca14:	str	xzr, [x0, #32]
  40ca18:	stp	q0, q0, [x0]
  40ca1c:	mov	x0, xzr
  40ca20:	mov	x1, x19
  40ca24:	bl	401560 <strtok@plt>
  40ca28:	cbz	x0, 40c548 <sqrt@plt+0xadb8>
  40ca2c:	mov	x27, x0
  40ca30:	mov	x21, xzr
  40ca34:	mov	w26, #0x5                   	// #5
  40ca38:	add	x25, x21, #0x1
  40ca3c:	cmp	w26, w25
  40ca40:	b.gt	40cadc <sqrt@plt+0xb34c>
  40ca44:	ldr	x28, [x22, #3928]
  40ca48:	lsl	w26, w26, #1
  40ca4c:	sxtw	x8, w26
  40ca50:	sbfiz	x9, x26, #3, #32
  40ca54:	cmp	xzr, x8, lsr #61
  40ca58:	csinv	x0, x9, xzr, eq  // eq = none
  40ca5c:	bl	401440 <_Znam@plt>
  40ca60:	str	x0, [x22, #3928]
  40ca64:	cbz	x21, 40caa8 <sqrt@plt+0xb318>
  40ca68:	ldr	x8, [x28]
  40ca6c:	cmp	x21, #0x1
  40ca70:	str	x8, [x0]
  40ca74:	b.eq	40ca98 <sqrt@plt+0xb308>  // b.none
  40ca78:	mov	w8, #0x1                   	// #1
  40ca7c:	lsl	x10, x8, #3
  40ca80:	ldr	x9, [x22, #3928]
  40ca84:	ldr	x11, [x28, x10]
  40ca88:	add	x8, x8, #0x1
  40ca8c:	cmp	x21, x8
  40ca90:	str	x11, [x9, x10]
  40ca94:	b.ne	40ca7c <sqrt@plt+0xb2ec>  // b.any
  40ca98:	mov	w8, w21
  40ca9c:	cmp	w8, w26
  40caa0:	b.lt	40cab4 <sqrt@plt+0xb324>  // b.tstop
  40caa4:	b	40cad0 <sqrt@plt+0xb340>
  40caa8:	mov	w8, wzr
  40caac:	cmp	w8, w26
  40cab0:	b.ge	40cad0 <sqrt@plt+0xb340>  // b.tcont
  40cab4:	mov	w8, w8
  40cab8:	mov	w9, w26
  40cabc:	ldr	x10, [x22, #3928]
  40cac0:	str	xzr, [x10, x8, lsl #3]
  40cac4:	add	x8, x8, #0x1
  40cac8:	cmp	x9, x8
  40cacc:	b.ne	40cabc <sqrt@plt+0xb32c>  // b.any
  40cad0:	cbz	x28, 40cadc <sqrt@plt+0xb34c>
  40cad4:	mov	x0, x28
  40cad8:	bl	401640 <_ZdaPv@plt>
  40cadc:	mov	x0, x27
  40cae0:	bl	4014a0 <strlen@plt>
  40cae4:	add	x0, x0, #0x1
  40cae8:	bl	401440 <_Znam@plt>
  40caec:	mov	x1, x27
  40caf0:	bl	401550 <strcpy@plt>
  40caf4:	ldr	x8, [x22, #3928]
  40caf8:	mov	x1, x19
  40cafc:	str	x0, [x8, x21, lsl #3]
  40cb00:	mov	x0, xzr
  40cb04:	bl	401560 <strtok@plt>
  40cb08:	mov	x27, x0
  40cb0c:	mov	x21, x25
  40cb10:	cbnz	x0, 40ca38 <sqrt@plt+0xb2a8>
  40cb14:	b	40c548 <sqrt@plt+0xadb8>
  40cb18:	mov	w8, #0x1                   	// #1
  40cb1c:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cb20:	str	w8, [x9, #3872]
  40cb24:	b	40c548 <sqrt@plt+0xadb8>
  40cb28:	mov	w8, #0x1                   	// #1
  40cb2c:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cb30:	str	w8, [x9, #3884]
  40cb34:	b	40c548 <sqrt@plt+0xadb8>
  40cb38:	mov	w8, #0x1                   	// #1
  40cb3c:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cb40:	str	w8, [x9, #3888]
  40cb44:	b	40c548 <sqrt@plt+0xadb8>
  40cb48:	mov	x0, xzr
  40cb4c:	mov	x1, x19
  40cb50:	bl	401560 <strtok@plt>
  40cb54:	cbz	x0, 40cfc0 <sqrt@plt+0xb830>
  40cb58:	bl	4104e8 <_ZdlPvm@@Base+0xbcc>
  40cb5c:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cb60:	str	x0, [x8, #3896]
  40cb64:	b	40c548 <sqrt@plt+0xadb8>
  40cb68:	cbnz	w28, 40c548 <sqrt@plt+0xadb8>
  40cb6c:	b	40cff0 <sqrt@plt+0xb860>
  40cb70:	mov	x28, xzr
  40cb74:	ldr	x2, [sp, #40]
  40cb78:	ldr	w3, [sp, #48]
  40cb7c:	mov	x0, x27
  40cb80:	mov	x1, x28
  40cb84:	blr	x20
  40cb88:	b	40c548 <sqrt@plt+0xadb8>
  40cb8c:	adrp	x1, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cb90:	adrp	x0, 411000 <_ZdlPvm@@Base+0x16e4>
  40cb94:	add	x1, x1, #0xed8
  40cb98:	add	x0, x0, #0xfc3
  40cb9c:	mov	x2, x1
  40cba0:	mov	x3, x1
  40cba4:	bl	409a30 <sqrt@plt+0x82a0>
  40cba8:	mov	w19, wzr
  40cbac:	b	40cf98 <sqrt@plt+0xb808>
  40cbb0:	ldr	w8, [sp, #60]
  40cbb4:	cbnz	w8, 40cf74 <sqrt@plt+0xb7e4>
  40cbb8:	ldr	x0, [sp, #40]
  40cbbc:	ldr	w1, [sp, #48]
  40cbc0:	adrp	x3, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cbc4:	adrp	x2, 412000 <_ZdlPvm@@Base+0x26e4>
  40cbc8:	add	x3, x3, #0xed8
  40cbcc:	add	x2, x2, #0x4d
  40cbd0:	mov	x4, x3
  40cbd4:	mov	x5, x3
  40cbd8:	bl	409acc <sqrt@plt+0x833c>
  40cbdc:	b	40cf74 <sqrt@plt+0xb7e4>
  40cbe0:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cbe4:	ldr	w8, [x8, #3840]
  40cbe8:	cbz	w8, 40ccf0 <sqrt@plt+0xb560>
  40cbec:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cbf0:	ldr	w8, [x8, #3844]
  40cbf4:	cbz	w8, 40cd50 <sqrt@plt+0xb5c0>
  40cbf8:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cbfc:	ldr	x8, [x8, #3904]
  40cc00:	cbz	x8, 40cdbc <sqrt@plt+0xb62c>
  40cc04:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cc08:	ldr	x8, [x8, #3912]
  40cc0c:	cbz	x8, 40ce1c <sqrt@plt+0xb68c>
  40cc10:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  40cc14:	ldr	w8, [x8, #1480]
  40cc18:	cmp	w8, #0x0
  40cc1c:	b.le	40ce88 <sqrt@plt+0xb6f8>
  40cc20:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  40cc24:	ldr	w8, [x8, #1472]
  40cc28:	cmp	w8, #0x0
  40cc2c:	b.le	40cee8 <sqrt@plt+0xb758>
  40cc30:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  40cc34:	ldr	w8, [x8, #1476]
  40cc38:	cmp	w8, #0x0
  40cc3c:	b.le	40cf18 <sqrt@plt+0xb788>
  40cc40:	mov	w19, #0x1                   	// #1
  40cc44:	b	40cf78 <sqrt@plt+0xb7e8>
  40cc48:	ldr	w8, [sp, #60]
  40cc4c:	cbnz	w8, 40cf74 <sqrt@plt+0xb7e4>
  40cc50:	ldr	x0, [sp, #40]
  40cc54:	ldr	w1, [sp, #48]
  40cc58:	adrp	x3, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cc5c:	adrp	x2, 412000 <_ZdlPvm@@Base+0x26e4>
  40cc60:	add	x3, x3, #0xed8
  40cc64:	add	x2, x2, #0xc6
  40cc68:	mov	x4, x3
  40cc6c:	mov	x5, x3
  40cc70:	bl	409acc <sqrt@plt+0x833c>
  40cc74:	b	40cf74 <sqrt@plt+0xb7e4>
  40cc78:	add	x0, sp, #0x10
  40cc7c:	mov	x1, x27
  40cc80:	bl	4097e0 <sqrt@plt+0x8050>
  40cc84:	ldr	w8, [sp, #60]
  40cc88:	cbnz	w8, 40cf74 <sqrt@plt+0xb7e4>
  40cc8c:	ldr	x0, [sp, #40]
  40cc90:	ldr	w1, [sp, #48]
  40cc94:	adrp	x4, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cc98:	adrp	x2, 411000 <_ZdlPvm@@Base+0x16e4>
  40cc9c:	add	x4, x4, #0xed8
  40cca0:	add	x2, x2, #0xfda
  40cca4:	add	x3, sp, #0x10
  40cca8:	mov	x5, x4
  40ccac:	bl	409acc <sqrt@plt+0x833c>
  40ccb0:	b	40cf74 <sqrt@plt+0xb7e4>
  40ccb4:	add	x0, sp, #0x10
  40ccb8:	mov	x1, x28
  40ccbc:	bl	4097e0 <sqrt@plt+0x8050>
  40ccc0:	ldr	w8, [sp, #60]
  40ccc4:	cbnz	w8, 40cf74 <sqrt@plt+0xb7e4>
  40ccc8:	ldr	x0, [sp, #40]
  40cccc:	ldr	w1, [sp, #48]
  40ccd0:	adrp	x4, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ccd4:	adrp	x2, 411000 <_ZdlPvm@@Base+0x16e4>
  40ccd8:	add	x4, x4, #0xed8
  40ccdc:	add	x2, x2, #0xff9
  40cce0:	add	x3, sp, #0x10
  40cce4:	mov	x5, x4
  40cce8:	bl	409acc <sqrt@plt+0x833c>
  40ccec:	b	40cf74 <sqrt@plt+0xb7e4>
  40ccf0:	ldr	w8, [sp, #60]
  40ccf4:	cbnz	w8, 40cf74 <sqrt@plt+0xb7e4>
  40ccf8:	ldr	x0, [sp, #40]
  40ccfc:	ldr	w1, [sp, #48]
  40cd00:	adrp	x3, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cd04:	adrp	x2, 412000 <_ZdlPvm@@Base+0x26e4>
  40cd08:	add	x3, x3, #0xed8
  40cd0c:	add	x2, x2, #0x1bd
  40cd10:	mov	x4, x3
  40cd14:	mov	x5, x3
  40cd18:	bl	409acc <sqrt@plt+0x833c>
  40cd1c:	b	40cf74 <sqrt@plt+0xb7e4>
  40cd20:	ldr	w8, [sp, #60]
  40cd24:	cbnz	w8, 40cf74 <sqrt@plt+0xb7e4>
  40cd28:	ldr	x0, [sp, #40]
  40cd2c:	ldr	w1, [sp, #48]
  40cd30:	adrp	x3, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cd34:	adrp	x2, 412000 <_ZdlPvm@@Base+0x26e4>
  40cd38:	add	x3, x3, #0xed8
  40cd3c:	add	x2, x2, #0xf8
  40cd40:	mov	x4, x3
  40cd44:	mov	x5, x3
  40cd48:	bl	409acc <sqrt@plt+0x833c>
  40cd4c:	b	40cf74 <sqrt@plt+0xb7e4>
  40cd50:	ldr	w8, [sp, #60]
  40cd54:	cbnz	w8, 40cf74 <sqrt@plt+0xb7e4>
  40cd58:	ldr	x0, [sp, #40]
  40cd5c:	ldr	w1, [sp, #48]
  40cd60:	adrp	x3, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cd64:	adrp	x2, 412000 <_ZdlPvm@@Base+0x26e4>
  40cd68:	add	x3, x3, #0xed8
  40cd6c:	add	x2, x2, #0x1d3
  40cd70:	mov	x4, x3
  40cd74:	mov	x5, x3
  40cd78:	bl	409acc <sqrt@plt+0x833c>
  40cd7c:	b	40cf74 <sqrt@plt+0xb7e4>
  40cd80:	add	x0, sp, #0x10
  40cd84:	mov	x1, x27
  40cd88:	bl	4097e0 <sqrt@plt+0x8050>
  40cd8c:	ldr	w8, [sp, #60]
  40cd90:	cbnz	w8, 40cf74 <sqrt@plt+0xb7e4>
  40cd94:	ldr	x0, [sp, #40]
  40cd98:	ldr	w1, [sp, #48]
  40cd9c:	adrp	x4, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cda0:	adrp	x2, 412000 <_ZdlPvm@@Base+0x26e4>
  40cda4:	add	x4, x4, #0xed8
  40cda8:	add	x2, x2, #0x34
  40cdac:	add	x3, sp, #0x10
  40cdb0:	mov	x5, x4
  40cdb4:	bl	409acc <sqrt@plt+0x833c>
  40cdb8:	b	40cf74 <sqrt@plt+0xb7e4>
  40cdbc:	ldr	w8, [sp, #60]
  40cdc0:	cbnz	w8, 40cf74 <sqrt@plt+0xb7e4>
  40cdc4:	ldr	x0, [sp, #40]
  40cdc8:	ldr	w1, [sp, #48]
  40cdcc:	adrp	x3, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cdd0:	adrp	x2, 412000 <_ZdlPvm@@Base+0x26e4>
  40cdd4:	add	x3, x3, #0xed8
  40cdd8:	add	x2, x2, #0x1ef
  40cddc:	mov	x4, x3
  40cde0:	mov	x5, x3
  40cde4:	bl	409acc <sqrt@plt+0x833c>
  40cde8:	b	40cf74 <sqrt@plt+0xb7e4>
  40cdec:	ldr	w8, [sp, #60]
  40cdf0:	cbnz	w8, 40cf74 <sqrt@plt+0xb7e4>
  40cdf4:	ldr	x0, [sp, #40]
  40cdf8:	ldr	w1, [sp, #48]
  40cdfc:	adrp	x3, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ce00:	adrp	x2, 412000 <_ZdlPvm@@Base+0x26e4>
  40ce04:	add	x3, x3, #0xed8
  40ce08:	add	x2, x2, #0x10
  40ce0c:	mov	x4, x3
  40ce10:	mov	x5, x3
  40ce14:	bl	409acc <sqrt@plt+0x833c>
  40ce18:	b	40cf74 <sqrt@plt+0xb7e4>
  40ce1c:	ldr	w8, [sp, #60]
  40ce20:	cbnz	w8, 40cf74 <sqrt@plt+0xb7e4>
  40ce24:	ldr	x0, [sp, #40]
  40ce28:	ldr	w1, [sp, #48]
  40ce2c:	adrp	x3, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ce30:	adrp	x2, 412000 <_ZdlPvm@@Base+0x26e4>
  40ce34:	add	x3, x3, #0xed8
  40ce38:	add	x2, x2, #0x207
  40ce3c:	mov	x4, x3
  40ce40:	mov	x5, x3
  40ce44:	bl	409acc <sqrt@plt+0x833c>
  40ce48:	b	40cf74 <sqrt@plt+0xb7e4>
  40ce4c:	add	x0, sp, #0x10
  40ce50:	mov	x1, x27
  40ce54:	bl	4097e0 <sqrt@plt+0x8050>
  40ce58:	ldr	w8, [sp, #60]
  40ce5c:	cbnz	w8, 40cf74 <sqrt@plt+0xb7e4>
  40ce60:	ldr	x0, [sp, #40]
  40ce64:	ldr	w1, [sp, #48]
  40ce68:	adrp	x4, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ce6c:	adrp	x2, 412000 <_ZdlPvm@@Base+0x26e4>
  40ce70:	add	x4, x4, #0xed8
  40ce74:	add	x2, x2, #0x126
  40ce78:	add	x3, sp, #0x10
  40ce7c:	mov	x5, x4
  40ce80:	bl	409acc <sqrt@plt+0x833c>
  40ce84:	b	40cf74 <sqrt@plt+0xb7e4>
  40ce88:	ldr	w8, [sp, #60]
  40ce8c:	cbnz	w8, 40cf74 <sqrt@plt+0xb7e4>
  40ce90:	ldr	x0, [sp, #40]
  40ce94:	ldr	w1, [sp, #48]
  40ce98:	adrp	x3, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40ce9c:	adrp	x2, 412000 <_ZdlPvm@@Base+0x26e4>
  40cea0:	add	x3, x3, #0xed8
  40cea4:	add	x2, x2, #0x21f
  40cea8:	mov	x4, x3
  40ceac:	mov	x5, x3
  40ceb0:	bl	409acc <sqrt@plt+0x833c>
  40ceb4:	b	40cf74 <sqrt@plt+0xb7e4>
  40ceb8:	ldr	w8, [sp, #60]
  40cebc:	cbnz	w8, 40cf74 <sqrt@plt+0xb7e4>
  40cec0:	ldr	x0, [sp, #40]
  40cec4:	ldr	w1, [sp, #48]
  40cec8:	adrp	x3, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cecc:	adrp	x2, 412000 <_ZdlPvm@@Base+0x26e4>
  40ced0:	add	x3, x3, #0xed8
  40ced4:	add	x2, x2, #0x9f
  40ced8:	mov	x4, x3
  40cedc:	mov	x5, x3
  40cee0:	bl	409acc <sqrt@plt+0x833c>
  40cee4:	b	40cf74 <sqrt@plt+0xb7e4>
  40cee8:	ldr	w8, [sp, #60]
  40ceec:	cbnz	w8, 40cf74 <sqrt@plt+0xb7e4>
  40cef0:	ldr	x0, [sp, #40]
  40cef4:	ldr	w1, [sp, #48]
  40cef8:	adrp	x3, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cefc:	adrp	x2, 412000 <_ZdlPvm@@Base+0x26e4>
  40cf00:	add	x3, x3, #0xed8
  40cf04:	add	x2, x2, #0x235
  40cf08:	mov	x4, x3
  40cf0c:	mov	x5, x3
  40cf10:	bl	409acc <sqrt@plt+0x833c>
  40cf14:	b	40cf74 <sqrt@plt+0xb7e4>
  40cf18:	ldr	w8, [sp, #60]
  40cf1c:	cbnz	w8, 40cf74 <sqrt@plt+0xb7e4>
  40cf20:	ldr	x0, [sp, #40]
  40cf24:	ldr	w1, [sp, #48]
  40cf28:	adrp	x3, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cf2c:	adrp	x2, 412000 <_ZdlPvm@@Base+0x26e4>
  40cf30:	add	x3, x3, #0xed8
  40cf34:	add	x2, x2, #0x245
  40cf38:	mov	x4, x3
  40cf3c:	mov	x5, x3
  40cf40:	bl	409acc <sqrt@plt+0x833c>
  40cf44:	b	40cf74 <sqrt@plt+0xb7e4>
  40cf48:	ldr	w8, [sp, #60]
  40cf4c:	cbnz	w8, 40cf74 <sqrt@plt+0xb7e4>
  40cf50:	ldr	x0, [sp, #40]
  40cf54:	ldr	w1, [sp, #48]
  40cf58:	adrp	x3, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cf5c:	adrp	x2, 412000 <_ZdlPvm@@Base+0x26e4>
  40cf60:	add	x3, x3, #0xed8
  40cf64:	add	x2, x2, #0x75
  40cf68:	mov	x4, x3
  40cf6c:	mov	x5, x3
  40cf70:	bl	409acc <sqrt@plt+0x833c>
  40cf74:	mov	w19, wzr
  40cf78:	ldr	x0, [sp, #64]
  40cf7c:	cbz	x0, 40cf84 <sqrt@plt+0xb7f4>
  40cf80:	bl	401640 <_ZdaPv@plt>
  40cf84:	ldr	x0, [sp, #40]
  40cf88:	bl	401510 <free@plt>
  40cf8c:	ldr	x0, [sp, #32]
  40cf90:	cbz	x0, 40cf98 <sqrt@plt+0xb808>
  40cf94:	bl	4014f0 <fclose@plt>
  40cf98:	mov	w0, w19
  40cf9c:	ldp	x20, x19, [sp, #176]
  40cfa0:	ldp	x22, x21, [sp, #160]
  40cfa4:	ldp	x24, x23, [sp, #144]
  40cfa8:	ldp	x26, x25, [sp, #128]
  40cfac:	ldp	x28, x27, [sp, #112]
  40cfb0:	ldp	x29, x30, [sp, #96]
  40cfb4:	ldr	d8, [sp, #80]
  40cfb8:	add	sp, sp, #0xc0
  40cfbc:	ret
  40cfc0:	ldr	w8, [sp, #60]
  40cfc4:	cbnz	w8, 40cf74 <sqrt@plt+0xb7e4>
  40cfc8:	ldr	x0, [sp, #40]
  40cfcc:	ldr	w1, [sp, #48]
  40cfd0:	adrp	x3, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40cfd4:	adrp	x2, 412000 <_ZdlPvm@@Base+0x26e4>
  40cfd8:	add	x3, x3, #0xed8
  40cfdc:	add	x2, x2, #0x190
  40cfe0:	mov	x4, x3
  40cfe4:	mov	x5, x3
  40cfe8:	bl	409acc <sqrt@plt+0x833c>
  40cfec:	b	40cf74 <sqrt@plt+0xb7e4>
  40cff0:	ldr	w8, [sp, #60]
  40cff4:	cbnz	w8, 40cf74 <sqrt@plt+0xb7e4>
  40cff8:	ldr	x0, [sp, #40]
  40cffc:	ldr	w1, [sp, #48]
  40d000:	adrp	x3, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d004:	adrp	x2, 412000 <_ZdlPvm@@Base+0x26e4>
  40d008:	add	x3, x3, #0xed8
  40d00c:	add	x2, x2, #0x13a
  40d010:	mov	x4, x3
  40d014:	mov	x5, x3
  40d018:	bl	409acc <sqrt@plt+0x833c>
  40d01c:	b	40cf74 <sqrt@plt+0xb7e4>
  40d020:	b	40d074 <sqrt@plt+0xb8e4>
  40d024:	b	40d074 <sqrt@plt+0xb8e4>
  40d028:	b	40d074 <sqrt@plt+0xb8e4>
  40d02c:	b	40d074 <sqrt@plt+0xb8e4>
  40d030:	b	40d074 <sqrt@plt+0xb8e4>
  40d034:	b	40d074 <sqrt@plt+0xb8e4>
  40d038:	b	40d074 <sqrt@plt+0xb8e4>
  40d03c:	b	40d074 <sqrt@plt+0xb8e4>
  40d040:	b	40d074 <sqrt@plt+0xb8e4>
  40d044:	b	40d074 <sqrt@plt+0xb8e4>
  40d048:	b	40d074 <sqrt@plt+0xb8e4>
  40d04c:	b	40d074 <sqrt@plt+0xb8e4>
  40d050:	b	40d074 <sqrt@plt+0xb8e4>
  40d054:	b	40d074 <sqrt@plt+0xb8e4>
  40d058:	b	40d074 <sqrt@plt+0xb8e4>
  40d05c:	b	40d074 <sqrt@plt+0xb8e4>
  40d060:	b	40d074 <sqrt@plt+0xb8e4>
  40d064:	b	40d074 <sqrt@plt+0xb8e4>
  40d068:	b	40d074 <sqrt@plt+0xb8e4>
  40d06c:	b	40d074 <sqrt@plt+0xb8e4>
  40d070:	b	40d074 <sqrt@plt+0xb8e4>
  40d074:	mov	x19, x0
  40d078:	ldr	x0, [sp, #64]
  40d07c:	cbnz	x0, 40d098 <sqrt@plt+0xb908>
  40d080:	ldr	x0, [sp, #40]
  40d084:	bl	401510 <free@plt>
  40d088:	ldr	x0, [sp, #32]
  40d08c:	cbnz	x0, 40d0ac <sqrt@plt+0xb91c>
  40d090:	mov	x0, x19
  40d094:	bl	401720 <_Unwind_Resume@plt>
  40d098:	bl	401640 <_ZdaPv@plt>
  40d09c:	ldr	x0, [sp, #40]
  40d0a0:	bl	401510 <free@plt>
  40d0a4:	ldr	x0, [sp, #32]
  40d0a8:	cbz	x0, 40d090 <sqrt@plt+0xb900>
  40d0ac:	bl	4014f0 <fclose@plt>
  40d0b0:	mov	x0, x19
  40d0b4:	bl	401720 <_Unwind_Resume@plt>
  40d0b8:	ret
  40d0bc:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d0c0:	ldr	x8, [x9, #3936]
  40d0c4:	str	x0, [x9, #3936]
  40d0c8:	mov	x0, x8
  40d0cc:	ret
  40d0d0:	stp	x29, x30, [sp, #-48]!
  40d0d4:	stp	x22, x21, [sp, #16]
  40d0d8:	stp	x20, x19, [sp, #32]
  40d0dc:	mov	x29, sp
  40d0e0:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d0e4:	ldr	w22, [x0, #56]
  40d0e8:	ldr	w21, [x8, #3844]
  40d0ec:	mov	w20, w2
  40d0f0:	mov	w19, w1
  40d0f4:	cbz	w22, 40d114 <sqrt@plt+0xb984>
  40d0f8:	cmp	w22, #0x1
  40d0fc:	b.lt	40d138 <sqrt@plt+0xb9a8>  // b.tstop
  40d100:	tbnz	w20, #31, 40d138 <sqrt@plt+0xb9a8>
  40d104:	cmp	w21, #0x0
  40d108:	b.le	40d138 <sqrt@plt+0xb9a8>
  40d10c:	cbnz	w20, 40d14c <sqrt@plt+0xb9bc>
  40d110:	b	40d1d8 <sqrt@plt+0xba48>
  40d114:	cmp	w21, w20
  40d118:	b.eq	40d218 <sqrt@plt+0xba88>  // b.none
  40d11c:	tbnz	w20, #31, 40d184 <sqrt@plt+0xb9f4>
  40d120:	cmp	w21, #0x0
  40d124:	b.le	40d184 <sqrt@plt+0xb9f4>
  40d128:	cmp	w21, #0x0
  40d12c:	cinc	w8, w21, lt  // lt = tstop
  40d130:	cbnz	w20, 40d1a0 <sqrt@plt+0xba10>
  40d134:	b	40d1d8 <sqrt@plt+0xba48>
  40d138:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40d13c:	add	x1, x1, #0xcaa
  40d140:	mov	w0, #0xfc                  	// #252
  40d144:	bl	408890 <sqrt@plt+0x7100>
  40d148:	cbz	w20, 40d1d8 <sqrt@plt+0xba48>
  40d14c:	mov	x8, #0x400000000000        	// #70368744177664
  40d150:	scvtf	d0, w19
  40d154:	scvtf	d1, w20
  40d158:	movk	x8, #0x408f, lsl #48
  40d15c:	scvtf	d2, w21
  40d160:	scvtf	d3, w22
  40d164:	fmul	d0, d0, d1
  40d168:	fmov	d1, x8
  40d16c:	fdiv	d0, d0, d2
  40d170:	fdiv	d1, d3, d1
  40d174:	fmul	d0, d1, d0
  40d178:	tbnz	w19, #31, 40d20c <sqrt@plt+0xba7c>
  40d17c:	fmov	d1, #5.000000000000000000e-01
  40d180:	b	40d210 <sqrt@plt+0xba80>
  40d184:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40d188:	add	x1, x1, #0xcaa
  40d18c:	mov	w0, #0xea                  	// #234
  40d190:	bl	408890 <sqrt@plt+0x7100>
  40d194:	cmp	w21, #0x0
  40d198:	cinc	w8, w21, lt  // lt = tstop
  40d19c:	cbz	w20, 40d1d8 <sqrt@plt+0xba48>
  40d1a0:	asr	w8, w8, #1
  40d1a4:	tbnz	w19, #31, 40d1e0 <sqrt@plt+0xba50>
  40d1a8:	mov	w9, #0x7fffffff            	// #2147483647
  40d1ac:	sub	w9, w9, w8
  40d1b0:	sdiv	w9, w9, w20
  40d1b4:	cmp	w9, w19
  40d1b8:	b.ge	40d230 <sqrt@plt+0xbaa0>  // b.tcont
  40d1bc:	scvtf	d0, w19
  40d1c0:	scvtf	d1, w20
  40d1c4:	scvtf	d2, w21
  40d1c8:	fmul	d0, d0, d1
  40d1cc:	fdiv	d0, d0, d2
  40d1d0:	fmov	d1, #5.000000000000000000e-01
  40d1d4:	b	40d210 <sqrt@plt+0xba80>
  40d1d8:	mov	w19, wzr
  40d1dc:	b	40d218 <sqrt@plt+0xba88>
  40d1e0:	mov	w10, #0x80000000            	// #-2147483648
  40d1e4:	sub	w10, w10, w8
  40d1e8:	neg	w9, w19
  40d1ec:	udiv	w10, w10, w20
  40d1f0:	cmp	w10, w9
  40d1f4:	b.cs	40d22c <sqrt@plt+0xba9c>  // b.hs, b.nlast
  40d1f8:	scvtf	d0, w19
  40d1fc:	scvtf	d1, w20
  40d200:	scvtf	d2, w21
  40d204:	fmul	d0, d0, d1
  40d208:	fdiv	d0, d0, d2
  40d20c:	fmov	d1, #-5.000000000000000000e-01
  40d210:	fadd	d0, d0, d1
  40d214:	fcvtzs	w19, d0
  40d218:	mov	w0, w19
  40d21c:	ldp	x20, x19, [sp, #32]
  40d220:	ldp	x22, x21, [sp, #16]
  40d224:	ldp	x29, x30, [sp], #48
  40d228:	ret
  40d22c:	neg	w8, w8
  40d230:	madd	w8, w20, w19, w8
  40d234:	sdiv	w19, w8, w21
  40d238:	b	40d218 <sqrt@plt+0xba88>
  40d23c:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d240:	add	x8, x8, #0xef0
  40d244:	mov	x1, x0
  40d248:	mov	x0, x8
  40d24c:	b	40ffe8 <_ZdlPvm@@Base+0x6cc>
  40d250:	stp	x29, x30, [sp, #-48]!
  40d254:	stp	x22, x21, [sp, #16]
  40d258:	stp	x20, x19, [sp, #32]
  40d25c:	mov	x29, sp
  40d260:	mov	x19, x1
  40d264:	mov	x20, x0
  40d268:	bl	4014a0 <strlen@plt>
  40d26c:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d270:	ldr	x21, [x8, #888]
  40d274:	mov	x22, x0
  40d278:	mov	x0, x21
  40d27c:	bl	4014a0 <strlen@plt>
  40d280:	add	x8, x22, x0
  40d284:	add	x0, x8, #0x5
  40d288:	bl	401440 <_Znam@plt>
  40d28c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x26e4>
  40d290:	add	x1, x1, #0x2fa
  40d294:	mov	x2, x21
  40d298:	mov	x3, x20
  40d29c:	mov	x22, x0
  40d2a0:	bl	401570 <sprintf@plt>
  40d2a4:	adrp	x0, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40d2a8:	add	x0, x0, #0xef0
  40d2ac:	mov	x1, x22
  40d2b0:	mov	x2, x19
  40d2b4:	bl	4100f0 <_ZdlPvm@@Base+0x7d4>
  40d2b8:	mov	x19, x0
  40d2bc:	mov	x0, x22
  40d2c0:	bl	401640 <_ZdaPv@plt>
  40d2c4:	mov	x0, x19
  40d2c8:	ldp	x20, x19, [sp, #32]
  40d2cc:	ldp	x22, x21, [sp, #16]
  40d2d0:	ldp	x29, x30, [sp], #48
  40d2d4:	ret
  40d2d8:	sub	sp, sp, #0xc0
  40d2dc:	stp	x29, x30, [sp, #96]
  40d2e0:	stp	x28, x27, [sp, #112]
  40d2e4:	stp	x26, x25, [sp, #128]
  40d2e8:	stp	x24, x23, [sp, #144]
  40d2ec:	stp	x22, x21, [sp, #160]
  40d2f0:	stp	x20, x19, [sp, #176]
  40d2f4:	ldrb	w8, [x2]
  40d2f8:	ldr	w9, [x7, #4]
  40d2fc:	add	x29, sp, #0x60
  40d300:	cmp	w8, #0x3a
  40d304:	csel	w26, wzr, w9, eq  // eq = none
  40d308:	cmp	w0, #0x1
  40d30c:	b.lt	40da04 <sqrt@plt+0xc274>  // b.tstop
  40d310:	ldr	w23, [x7]
  40d314:	mov	x19, x7
  40d318:	mov	x27, x3
  40d31c:	mov	x24, x2
  40d320:	mov	w21, w0
  40d324:	mov	x20, x1
  40d328:	mov	x22, x4
  40d32c:	str	xzr, [x7, #16]
  40d330:	stur	x3, [x29, #-8]
  40d334:	stur	x4, [x29, #-24]
  40d338:	stur	w26, [x29, #-12]
  40d33c:	cbz	w23, 40d3dc <sqrt@plt+0xbc4c>
  40d340:	ldr	w8, [x19, #24]
  40d344:	cbz	w8, 40d3e4 <sqrt@plt+0xbc54>
  40d348:	mov	x25, x19
  40d34c:	ldr	x22, [x25, #32]!
  40d350:	cbz	x22, 40d4e0 <sqrt@plt+0xbd50>
  40d354:	ldrb	w8, [x22]
  40d358:	cbz	w8, 40d4e0 <sqrt@plt+0xbd50>
  40d35c:	cbz	x27, 40dbac <sqrt@plt+0xc41c>
  40d360:	ldr	x9, [x20, w23, sxtw #3]
  40d364:	ldrb	w10, [x9, #1]
  40d368:	cmp	w10, #0x2d
  40d36c:	b.eq	40d37c <sqrt@plt+0xbbec>  // b.none
  40d370:	cbz	w5, 40dbac <sqrt@plt+0xc41c>
  40d374:	ldrb	w8, [x9, #2]
  40d378:	cbz	w8, 40db84 <sqrt@plt+0xc3f4>
  40d37c:	sxtw	x8, w23
  40d380:	mov	x26, x22
  40d384:	str	x8, [sp, #16]
  40d388:	ldrb	w8, [x26]
  40d38c:	cbz	w8, 40d3a0 <sqrt@plt+0xbc10>
  40d390:	cmp	w8, #0x3d
  40d394:	b.eq	40d3a0 <sqrt@plt+0xbc10>  // b.none
  40d398:	ldrb	w8, [x26, #1]!
  40d39c:	cbnz	w8, 40d390 <sqrt@plt+0xbc00>
  40d3a0:	ldr	x28, [x27]
  40d3a4:	str	x9, [sp, #32]
  40d3a8:	cbz	x28, 40db30 <sqrt@plt+0xc3a0>
  40d3ac:	str	x24, [sp, #24]
  40d3b0:	sub	x27, x26, x22
  40d3b4:	mov	w24, wzr
  40d3b8:	stp	w10, w5, [sp, #8]
  40d3bc:	str	x25, [sp, #40]
  40d3c0:	cbz	w5, 40da2c <sqrt@plt+0xc29c>
  40d3c4:	ldur	x25, [x29, #-8]
  40d3c8:	mov	w8, #0xffffffff            	// #-1
  40d3cc:	stur	wzr, [x29, #-36]
  40d3d0:	stur	xzr, [x29, #-32]
  40d3d4:	str	w8, [sp, #48]
  40d3d8:	b	40d450 <sqrt@plt+0xbcc0>
  40d3dc:	mov	w23, #0x1                   	// #1
  40d3e0:	str	w23, [x19]
  40d3e4:	stp	w23, w23, [x19, #48]
  40d3e8:	str	xzr, [x19, #32]
  40d3ec:	cbz	w6, 40d488 <sqrt@plt+0xbcf8>
  40d3f0:	mov	w8, #0x1                   	// #1
  40d3f4:	str	w8, [x19, #44]
  40d3f8:	ldrb	w9, [x24]
  40d3fc:	cmp	w9, #0x2b
  40d400:	b.eq	40d4b4 <sqrt@plt+0xbd24>  // b.none
  40d404:	cmp	w9, #0x2d
  40d408:	b.ne	40d4c0 <sqrt@plt+0xbd30>  // b.any
  40d40c:	mov	w8, #0x2                   	// #2
  40d410:	str	w8, [x19, #40]
  40d414:	add	x24, x24, #0x1
  40d418:	b	40d4d4 <sqrt@plt+0xbd44>
  40d41c:	ldur	x8, [x29, #-32]
  40d420:	cmp	x8, #0x0
  40d424:	csel	x8, x25, x8, eq  // eq = none
  40d428:	stur	x8, [x29, #-32]
  40d42c:	ldur	w8, [x29, #-36]
  40d430:	csinc	w8, w8, wzr, eq  // eq = none
  40d434:	stur	w8, [x29, #-36]
  40d438:	ldr	w8, [sp, #48]
  40d43c:	csel	w8, w24, w8, eq  // eq = none
  40d440:	str	w8, [sp, #48]
  40d444:	ldr	x28, [x25, #32]!
  40d448:	add	w24, w24, #0x1
  40d44c:	cbz	x28, 40dac4 <sqrt@plt+0xc334>
  40d450:	mov	x0, x28
  40d454:	mov	x1, x22
  40d458:	mov	x2, x27
  40d45c:	bl	4015a0 <strncmp@plt>
  40d460:	cbnz	w0, 40d444 <sqrt@plt+0xbcb4>
  40d464:	mov	x0, x28
  40d468:	bl	4014a0 <strlen@plt>
  40d46c:	cmp	w27, w0
  40d470:	b.ne	40d41c <sqrt@plt+0xbc8c>  // b.any
  40d474:	mov	x27, x25
  40d478:	mov	w28, w24
  40d47c:	ldr	x24, [sp, #24]
  40d480:	ldr	x25, [sp, #40]
  40d484:	b	40db04 <sqrt@plt+0xc374>
  40d488:	adrp	x0, 412000 <_ZdlPvm@@Base+0x26e4>
  40d48c:	add	x0, x0, #0x48b
  40d490:	mov	w25, w5
  40d494:	bl	4016c0 <getenv@plt>
  40d498:	cmp	x0, #0x0
  40d49c:	mov	w5, w25
  40d4a0:	cset	w8, ne  // ne = any
  40d4a4:	str	w8, [x19, #44]
  40d4a8:	ldrb	w9, [x24]
  40d4ac:	cmp	w9, #0x2b
  40d4b0:	b.ne	40d404 <sqrt@plt+0xbc74>  // b.any
  40d4b4:	str	wzr, [x19, #40]
  40d4b8:	add	x24, x24, #0x1
  40d4bc:	b	40d4d4 <sqrt@plt+0xbd44>
  40d4c0:	cbz	w8, 40d4cc <sqrt@plt+0xbd3c>
  40d4c4:	str	wzr, [x19, #40]
  40d4c8:	b	40d4d4 <sqrt@plt+0xbd44>
  40d4cc:	mov	w8, #0x1                   	// #1
  40d4d0:	str	w8, [x19, #40]
  40d4d4:	mov	w8, #0x1                   	// #1
  40d4d8:	add	x25, x19, #0x20
  40d4dc:	str	w8, [x19, #24]
  40d4e0:	ldr	w27, [x19, #52]
  40d4e4:	cmp	w27, w23
  40d4e8:	b.le	40d6c8 <sqrt@plt+0xbf38>
  40d4ec:	mov	w27, w23
  40d4f0:	str	w23, [x19, #52]
  40d4f4:	ldr	w26, [x19, #48]
  40d4f8:	cmp	w26, w23
  40d4fc:	b.gt	40d6d4 <sqrt@plt+0xbf44>
  40d500:	ldr	w22, [x19, #40]
  40d504:	cmp	w22, #0x1
  40d508:	b.ne	40d6e8 <sqrt@plt+0xbf58>  // b.any
  40d50c:	cmp	w26, w27
  40d510:	b.eq	40d6f4 <sqrt@plt+0xbf64>  // b.none
  40d514:	cmp	w27, w23
  40d518:	b.eq	40d6f4 <sqrt@plt+0xbf64>  // b.none
  40d51c:	cmp	w23, w27
  40d520:	b.le	40d710 <sqrt@plt+0xbf80>
  40d524:	cmp	w26, w27
  40d528:	b.ge	40d710 <sqrt@plt+0xbf80>  // b.tcont
  40d52c:	add	x9, x20, w27, sxtw #3
  40d530:	sxtw	x8, w27
  40d534:	add	x10, x20, #0x10
  40d538:	add	x11, x9, #0x10
  40d53c:	mov	w12, w26
  40d540:	mov	w13, w23
  40d544:	sub	w14, w13, w27
  40d548:	sub	w15, w27, w12
  40d54c:	cmp	w14, w15
  40d550:	b.le	40d5d0 <sqrt@plt+0xbe40>
  40d554:	cmp	w15, #0x1
  40d558:	sub	w13, w13, w15
  40d55c:	b.lt	40d63c <sqrt@plt+0xbeac>  // b.tstop
  40d560:	sxtw	x14, w12
  40d564:	sxtw	x16, w13
  40d568:	cmp	w15, #0x4
  40d56c:	mov	w15, w15
  40d570:	b.cc	40d59c <sqrt@plt+0xbe0c>  // b.lo, b.ul, b.last
  40d574:	add	x18, x16, x15
  40d578:	add	x17, x20, x14, lsl #3
  40d57c:	add	x18, x20, x18, lsl #3
  40d580:	cmp	x17, x18
  40d584:	b.cs	40d650 <sqrt@plt+0xbec0>  // b.hs, b.nlast
  40d588:	add	x17, x14, x15
  40d58c:	add	x17, x20, x17, lsl #3
  40d590:	add	x18, x20, x16, lsl #3
  40d594:	cmp	x18, x17
  40d598:	b.cs	40d650 <sqrt@plt+0xbec0>  // b.hs, b.nlast
  40d59c:	mov	x17, xzr
  40d5a0:	add	x16, x17, x16
  40d5a4:	add	x18, x17, x14
  40d5a8:	add	x14, x20, x16, lsl #3
  40d5ac:	add	x16, x20, x18, lsl #3
  40d5b0:	sub	x15, x15, x17
  40d5b4:	ldr	x17, [x14]
  40d5b8:	ldr	x18, [x16]
  40d5bc:	subs	x15, x15, #0x1
  40d5c0:	str	x17, [x16], #8
  40d5c4:	str	x18, [x14], #8
  40d5c8:	b.ne	40d5b4 <sqrt@plt+0xbe24>  // b.any
  40d5cc:	b	40d63c <sqrt@plt+0xbeac>
  40d5d0:	cmp	w14, #0x1
  40d5d4:	b.lt	40d638 <sqrt@plt+0xbea8>  // b.tstop
  40d5d8:	sxtw	x15, w12
  40d5dc:	cmp	w14, #0x3
  40d5e0:	mov	w16, w14
  40d5e4:	b.ls	40d608 <sqrt@plt+0xbe78>  // b.plast
  40d5e8:	add	x17, x20, x15, lsl #3
  40d5ec:	add	x18, x9, x16, lsl #3
  40d5f0:	cmp	x17, x18
  40d5f4:	b.cs	40d68c <sqrt@plt+0xbefc>  // b.hs, b.nlast
  40d5f8:	add	x17, x15, x16
  40d5fc:	add	x17, x20, x17, lsl #3
  40d600:	cmp	x9, x17
  40d604:	b.cs	40d68c <sqrt@plt+0xbefc>  // b.hs, b.nlast
  40d608:	mov	x17, xzr
  40d60c:	add	x18, x8, x17
  40d610:	add	x0, x17, x15
  40d614:	add	x15, x20, x18, lsl #3
  40d618:	add	x18, x20, x0, lsl #3
  40d61c:	sub	x16, x16, x17
  40d620:	ldr	x17, [x15]
  40d624:	ldr	x0, [x18]
  40d628:	subs	x16, x16, #0x1
  40d62c:	str	x17, [x18], #8
  40d630:	str	x0, [x15], #8
  40d634:	b.ne	40d620 <sqrt@plt+0xbe90>  // b.any
  40d638:	add	w12, w14, w12
  40d63c:	cmp	w13, w27
  40d640:	b.le	40d710 <sqrt@plt+0xbf80>
  40d644:	cmp	w27, w12
  40d648:	b.gt	40d544 <sqrt@plt+0xbdb4>
  40d64c:	b	40d710 <sqrt@plt+0xbf80>
  40d650:	and	x17, x15, #0xfffffffc
  40d654:	add	x18, x10, x14, lsl #3
  40d658:	add	x0, x10, x16, lsl #3
  40d65c:	mov	x1, x17
  40d660:	ldp	q0, q3, [x18, #-16]
  40d664:	ldp	q1, q2, [x0, #-16]
  40d668:	subs	x1, x1, #0x4
  40d66c:	stp	q1, q2, [x18, #-16]
  40d670:	stp	q0, q3, [x0, #-16]
  40d674:	add	x18, x18, #0x20
  40d678:	add	x0, x0, #0x20
  40d67c:	b.ne	40d660 <sqrt@plt+0xbed0>  // b.any
  40d680:	cmp	x17, x15
  40d684:	b.eq	40d63c <sqrt@plt+0xbeac>  // b.none
  40d688:	b	40d5a0 <sqrt@plt+0xbe10>
  40d68c:	and	x17, x16, #0xfffffffc
  40d690:	add	x18, x10, x15, lsl #3
  40d694:	mov	x0, x17
  40d698:	mov	x1, x11
  40d69c:	ldp	q0, q3, [x18, #-16]
  40d6a0:	ldp	q1, q2, [x1, #-16]
  40d6a4:	subs	x0, x0, #0x4
  40d6a8:	stp	q1, q2, [x18, #-16]
  40d6ac:	stp	q0, q3, [x1, #-16]
  40d6b0:	add	x18, x18, #0x20
  40d6b4:	add	x1, x1, #0x20
  40d6b8:	b.ne	40d69c <sqrt@plt+0xbf0c>  // b.any
  40d6bc:	cmp	x17, x16
  40d6c0:	b.ne	40d60c <sqrt@plt+0xbe7c>  // b.any
  40d6c4:	b	40d638 <sqrt@plt+0xbea8>
  40d6c8:	ldr	w26, [x19, #48]
  40d6cc:	cmp	w26, w23
  40d6d0:	b.le	40d500 <sqrt@plt+0xbd70>
  40d6d4:	mov	w26, w23
  40d6d8:	str	w23, [x19, #48]
  40d6dc:	ldr	w22, [x19, #40]
  40d6e0:	cmp	w22, #0x1
  40d6e4:	b.eq	40d50c <sqrt@plt+0xbd7c>  // b.none
  40d6e8:	cmp	w23, w21
  40d6ec:	b.ne	40d780 <sqrt@plt+0xbff0>  // b.any
  40d6f0:	b	40d9f8 <sqrt@plt+0xc268>
  40d6f4:	cmp	w27, w23
  40d6f8:	b.eq	40d704 <sqrt@plt+0xbf74>  // b.none
  40d6fc:	mov	w26, w23
  40d700:	str	w23, [x19, #48]
  40d704:	cmp	w23, w21
  40d708:	b.ge	40d758 <sqrt@plt+0xbfc8>  // b.tcont
  40d70c:	b	40d724 <sqrt@plt+0xbf94>
  40d710:	add	w8, w26, w23
  40d714:	sub	w26, w8, w27
  40d718:	stp	w26, w23, [x19, #48]
  40d71c:	cmp	w23, w21
  40d720:	b.ge	40d758 <sqrt@plt+0xbfc8>  // b.tcont
  40d724:	add	x8, x20, w23, sxtw #3
  40d728:	b	40d740 <sqrt@plt+0xbfb0>
  40d72c:	add	w23, w23, #0x1
  40d730:	cmp	w21, w23
  40d734:	add	x8, x8, #0x8
  40d738:	str	w23, [x19]
  40d73c:	b.eq	40d76c <sqrt@plt+0xbfdc>  // b.none
  40d740:	ldr	x9, [x8]
  40d744:	ldrb	w10, [x9]
  40d748:	cmp	w10, #0x2d
  40d74c:	b.ne	40d72c <sqrt@plt+0xbf9c>  // b.any
  40d750:	ldrb	w9, [x9, #1]
  40d754:	cbz	w9, 40d72c <sqrt@plt+0xbf9c>
  40d758:	mov	w27, w23
  40d75c:	str	w23, [x19, #52]
  40d760:	cmp	w23, w21
  40d764:	b.ne	40d780 <sqrt@plt+0xbff0>  // b.any
  40d768:	b	40d9f8 <sqrt@plt+0xc268>
  40d76c:	mov	w23, w21
  40d770:	mov	w27, w23
  40d774:	str	w23, [x19, #52]
  40d778:	cmp	w23, w21
  40d77c:	b.eq	40d9f8 <sqrt@plt+0xc268>  // b.none
  40d780:	ldr	x0, [x20, w23, sxtw #3]
  40d784:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40d788:	add	x1, x1, #0xe61
  40d78c:	mov	w28, w5
  40d790:	bl	401680 <strcmp@plt>
  40d794:	cbz	w0, 40d7f0 <sqrt@plt+0xc060>
  40d798:	cmp	w23, w21
  40d79c:	b.eq	40d9f8 <sqrt@plt+0xc268>  // b.none
  40d7a0:	sxtw	x8, w23
  40d7a4:	ldr	x8, [x20, x8, lsl #3]
  40d7a8:	ldrb	w9, [x8]
  40d7ac:	cmp	w9, #0x2d
  40d7b0:	b.ne	40d9b4 <sqrt@plt+0xc224>  // b.any
  40d7b4:	mov	x9, x8
  40d7b8:	ldrb	w10, [x9, #1]!
  40d7bc:	cbz	w10, 40d9b4 <sqrt@plt+0xc224>
  40d7c0:	ldur	x27, [x29, #-8]
  40d7c4:	ldur	w26, [x29, #-12]
  40d7c8:	mov	w5, w28
  40d7cc:	cmp	x27, #0x0
  40d7d0:	cset	w8, ne  // ne = any
  40d7d4:	cmp	w10, #0x2d
  40d7d8:	cset	w10, eq  // eq = none
  40d7dc:	and	w8, w8, w10
  40d7e0:	add	x22, x9, x8
  40d7e4:	str	x22, [x25]
  40d7e8:	cbnz	x27, 40d360 <sqrt@plt+0xbbd0>
  40d7ec:	b	40dbac <sqrt@plt+0xc41c>
  40d7f0:	add	w8, w23, #0x1
  40d7f4:	cmp	w26, w27
  40d7f8:	str	w8, [x19]
  40d7fc:	b.eq	40d9cc <sqrt@plt+0xc23c>  // b.none
  40d800:	cmp	w27, w8
  40d804:	b.eq	40d9cc <sqrt@plt+0xc23c>  // b.none
  40d808:	cmp	w23, w27
  40d80c:	b.lt	40d9e0 <sqrt@plt+0xc250>  // b.tstop
  40d810:	cmp	w26, w27
  40d814:	b.ge	40d9e0 <sqrt@plt+0xc250>  // b.tcont
  40d818:	add	x10, x20, w27, sxtw #3
  40d81c:	sxtw	x9, w27
  40d820:	add	x11, x20, #0x10
  40d824:	add	x12, x10, #0x10
  40d828:	mov	w13, w26
  40d82c:	mov	w14, w8
  40d830:	sub	w15, w14, w27
  40d834:	sub	w16, w27, w13
  40d838:	cmp	w15, w16
  40d83c:	b.le	40d8bc <sqrt@plt+0xc12c>
  40d840:	cmp	w16, #0x1
  40d844:	sub	w14, w14, w16
  40d848:	b.lt	40d928 <sqrt@plt+0xc198>  // b.tstop
  40d84c:	sxtw	x15, w13
  40d850:	sxtw	x17, w14
  40d854:	cmp	w16, #0x4
  40d858:	mov	w16, w16
  40d85c:	b.cc	40d888 <sqrt@plt+0xc0f8>  // b.lo, b.ul, b.last
  40d860:	add	x0, x17, x16
  40d864:	add	x18, x20, x15, lsl #3
  40d868:	add	x0, x20, x0, lsl #3
  40d86c:	cmp	x18, x0
  40d870:	b.cs	40d93c <sqrt@plt+0xc1ac>  // b.hs, b.nlast
  40d874:	add	x18, x15, x16
  40d878:	add	x18, x20, x18, lsl #3
  40d87c:	add	x0, x20, x17, lsl #3
  40d880:	cmp	x0, x18
  40d884:	b.cs	40d93c <sqrt@plt+0xc1ac>  // b.hs, b.nlast
  40d888:	mov	x18, xzr
  40d88c:	add	x17, x18, x17
  40d890:	add	x0, x18, x15
  40d894:	add	x15, x20, x17, lsl #3
  40d898:	add	x17, x20, x0, lsl #3
  40d89c:	sub	x16, x16, x18
  40d8a0:	ldr	x18, [x15]
  40d8a4:	ldr	x0, [x17]
  40d8a8:	subs	x16, x16, #0x1
  40d8ac:	str	x18, [x17], #8
  40d8b0:	str	x0, [x15], #8
  40d8b4:	b.ne	40d8a0 <sqrt@plt+0xc110>  // b.any
  40d8b8:	b	40d928 <sqrt@plt+0xc198>
  40d8bc:	cmp	w15, #0x1
  40d8c0:	b.lt	40d924 <sqrt@plt+0xc194>  // b.tstop
  40d8c4:	sxtw	x16, w13
  40d8c8:	cmp	w15, #0x3
  40d8cc:	mov	w17, w15
  40d8d0:	b.ls	40d8f4 <sqrt@plt+0xc164>  // b.plast
  40d8d4:	add	x18, x20, x16, lsl #3
  40d8d8:	add	x0, x10, x17, lsl #3
  40d8dc:	cmp	x18, x0
  40d8e0:	b.cs	40d978 <sqrt@plt+0xc1e8>  // b.hs, b.nlast
  40d8e4:	add	x18, x16, x17
  40d8e8:	add	x18, x20, x18, lsl #3
  40d8ec:	cmp	x10, x18
  40d8f0:	b.cs	40d978 <sqrt@plt+0xc1e8>  // b.hs, b.nlast
  40d8f4:	mov	x18, xzr
  40d8f8:	add	x0, x9, x18
  40d8fc:	add	x1, x18, x16
  40d900:	add	x16, x20, x0, lsl #3
  40d904:	add	x0, x20, x1, lsl #3
  40d908:	sub	x17, x17, x18
  40d90c:	ldr	x18, [x16]
  40d910:	ldr	x1, [x0]
  40d914:	subs	x17, x17, #0x1
  40d918:	str	x18, [x0], #8
  40d91c:	str	x1, [x16], #8
  40d920:	b.ne	40d90c <sqrt@plt+0xc17c>  // b.any
  40d924:	add	w13, w15, w13
  40d928:	cmp	w14, w27
  40d92c:	b.le	40d9e0 <sqrt@plt+0xc250>
  40d930:	cmp	w27, w13
  40d934:	b.gt	40d830 <sqrt@plt+0xc0a0>
  40d938:	b	40d9e0 <sqrt@plt+0xc250>
  40d93c:	and	x18, x16, #0xfffffffc
  40d940:	add	x0, x11, x15, lsl #3
  40d944:	add	x1, x11, x17, lsl #3
  40d948:	mov	x2, x18
  40d94c:	ldp	q0, q3, [x0, #-16]
  40d950:	ldp	q1, q2, [x1, #-16]
  40d954:	subs	x2, x2, #0x4
  40d958:	stp	q1, q2, [x0, #-16]
  40d95c:	stp	q0, q3, [x1, #-16]
  40d960:	add	x0, x0, #0x20
  40d964:	add	x1, x1, #0x20
  40d968:	b.ne	40d94c <sqrt@plt+0xc1bc>  // b.any
  40d96c:	cmp	x18, x16
  40d970:	b.eq	40d928 <sqrt@plt+0xc198>  // b.none
  40d974:	b	40d88c <sqrt@plt+0xc0fc>
  40d978:	and	x18, x17, #0xfffffffc
  40d97c:	add	x0, x11, x16, lsl #3
  40d980:	mov	x1, x18
  40d984:	mov	x2, x12
  40d988:	ldp	q0, q3, [x0, #-16]
  40d98c:	ldp	q1, q2, [x2, #-16]
  40d990:	subs	x1, x1, #0x4
  40d994:	stp	q1, q2, [x0, #-16]
  40d998:	stp	q0, q3, [x2, #-16]
  40d99c:	add	x0, x0, #0x20
  40d9a0:	add	x2, x2, #0x20
  40d9a4:	b.ne	40d988 <sqrt@plt+0xc1f8>  // b.any
  40d9a8:	cmp	x18, x17
  40d9ac:	b.ne	40d8f8 <sqrt@plt+0xc168>  // b.any
  40d9b0:	b	40d924 <sqrt@plt+0xc194>
  40d9b4:	cbz	w22, 40da04 <sqrt@plt+0xc274>
  40d9b8:	add	w9, w23, #0x1
  40d9bc:	str	x8, [x19, #16]
  40d9c0:	str	w9, [x19]
  40d9c4:	mov	w27, #0x1                   	// #1
  40d9c8:	b	40da08 <sqrt@plt+0xc278>
  40d9cc:	cmp	w26, w27
  40d9d0:	b.ne	40d9ec <sqrt@plt+0xc25c>  // b.any
  40d9d4:	mov	w26, w8
  40d9d8:	str	w8, [x19, #48]
  40d9dc:	b	40d9ec <sqrt@plt+0xc25c>
  40d9e0:	add	w9, w26, w8
  40d9e4:	sub	w26, w9, w27
  40d9e8:	stp	w26, w8, [x19, #48]
  40d9ec:	str	w21, [x19, #52]
  40d9f0:	str	w21, [x19]
  40d9f4:	mov	w27, w21
  40d9f8:	cmp	w26, w27
  40d9fc:	b.eq	40da04 <sqrt@plt+0xc274>  // b.none
  40da00:	str	w26, [x19]
  40da04:	mov	w27, #0xffffffff            	// #-1
  40da08:	mov	w0, w27
  40da0c:	ldp	x20, x19, [sp, #176]
  40da10:	ldp	x22, x21, [sp, #160]
  40da14:	ldp	x24, x23, [sp, #144]
  40da18:	ldp	x26, x25, [sp, #128]
  40da1c:	ldp	x28, x27, [sp, #112]
  40da20:	ldp	x29, x30, [sp, #96]
  40da24:	add	sp, sp, #0xc0
  40da28:	ret
  40da2c:	ldur	x25, [x29, #-8]
  40da30:	mov	w8, #0xffffffff            	// #-1
  40da34:	stur	wzr, [x29, #-36]
  40da38:	stur	xzr, [x29, #-32]
  40da3c:	str	w8, [sp, #48]
  40da40:	b	40da58 <sqrt@plt+0xc2c8>
  40da44:	mov	w8, #0x1                   	// #1
  40da48:	stur	w8, [x29, #-36]
  40da4c:	ldr	x28, [x25, #32]!
  40da50:	add	w24, w24, #0x1
  40da54:	cbz	x28, 40dac4 <sqrt@plt+0xc334>
  40da58:	mov	x0, x28
  40da5c:	mov	x1, x22
  40da60:	mov	x2, x27
  40da64:	bl	4015a0 <strncmp@plt>
  40da68:	cbnz	w0, 40da4c <sqrt@plt+0xc2bc>
  40da6c:	mov	x0, x28
  40da70:	bl	4014a0 <strlen@plt>
  40da74:	cmp	w27, w0
  40da78:	b.eq	40d474 <sqrt@plt+0xbce4>  // b.none
  40da7c:	ldur	x10, [x29, #-32]
  40da80:	cbz	x10, 40dab8 <sqrt@plt+0xc328>
  40da84:	ldr	w8, [x10, #8]
  40da88:	ldr	w9, [x25, #8]
  40da8c:	cmp	w8, w9
  40da90:	b.ne	40da44 <sqrt@plt+0xc2b4>  // b.any
  40da94:	ldr	x8, [x10, #16]
  40da98:	ldr	x9, [x25, #16]
  40da9c:	cmp	x8, x9
  40daa0:	b.ne	40da44 <sqrt@plt+0xc2b4>  // b.any
  40daa4:	ldr	w8, [x10, #24]
  40daa8:	ldr	w9, [x25, #24]
  40daac:	cmp	w8, w9
  40dab0:	b.ne	40da44 <sqrt@plt+0xc2b4>  // b.any
  40dab4:	b	40da4c <sqrt@plt+0xc2bc>
  40dab8:	stur	x25, [x29, #-32]
  40dabc:	str	w24, [sp, #48]
  40dac0:	b	40da4c <sqrt@plt+0xc2bc>
  40dac4:	ldr	x24, [sp, #24]
  40dac8:	ldr	x25, [sp, #40]
  40dacc:	ldur	w8, [x29, #-36]
  40dad0:	cbz	w8, 40daf4 <sqrt@plt+0xc364>
  40dad4:	ldur	w8, [x29, #-12]
  40dad8:	cbnz	w8, 40df70 <sqrt@plt+0xc7e0>
  40dadc:	mov	x0, x22
  40dae0:	bl	4014a0 <strlen@plt>
  40dae4:	add	x8, x22, x0
  40dae8:	add	w9, w23, #0x1
  40daec:	str	wzr, [x19, #8]
  40daf0:	b	40ddec <sqrt@plt+0xc65c>
  40daf4:	ldp	w10, w5, [sp, #8]
  40daf8:	ldur	x27, [x29, #-32]
  40dafc:	ldr	w28, [sp, #48]
  40db00:	cbz	x27, 40db30 <sqrt@plt+0xc3a0>
  40db04:	ldr	x8, [sp, #16]
  40db08:	add	x8, x8, #0x1
  40db0c:	str	w8, [x19]
  40db10:	ldrb	w10, [x26]
  40db14:	ldr	w9, [x27, #8]
  40db18:	cbz	w10, 40dc5c <sqrt@plt+0xc4cc>
  40db1c:	ldr	x10, [sp, #32]
  40db20:	cbz	w9, 40dcc0 <sqrt@plt+0xc530>
  40db24:	add	x8, x26, #0x1
  40db28:	str	x8, [x19, #16]
  40db2c:	b	40dc7c <sqrt@plt+0xc4ec>
  40db30:	ldur	w26, [x29, #-12]
  40db34:	ldr	x27, [sp, #32]
  40db38:	cbz	w5, 40db5c <sqrt@plt+0xc3cc>
  40db3c:	cmp	w10, #0x2d
  40db40:	b.eq	40db5c <sqrt@plt+0xc3cc>  // b.none
  40db44:	ldrb	w1, [x22]
  40db48:	mov	x0, x24
  40db4c:	mov	w28, w10
  40db50:	bl	401530 <strchr@plt>
  40db54:	mov	w10, w28
  40db58:	cbnz	x0, 40dbac <sqrt@plt+0xc41c>
  40db5c:	cbnz	w26, 40df28 <sqrt@plt+0xc798>
  40db60:	ldr	w8, [x19]
  40db64:	adrp	x9, 410000 <_ZdlPvm@@Base+0x6e4>
  40db68:	add	x9, x9, #0xfab
  40db6c:	str	wzr, [x19, #8]
  40db70:	add	w8, w8, #0x1
  40db74:	str	x9, [x19, #32]
  40db78:	str	w8, [x19]
  40db7c:	mov	w27, #0x3f                  	// #63
  40db80:	b	40da08 <sqrt@plt+0xc278>
  40db84:	mov	x0, x24
  40db88:	mov	w1, w10
  40db8c:	mov	w28, w10
  40db90:	stp	x9, x25, [sp, #32]
  40db94:	mov	w25, w5
  40db98:	bl	401530 <strchr@plt>
  40db9c:	mov	w5, w25
  40dba0:	ldp	x9, x25, [sp, #32]
  40dba4:	mov	w10, w28
  40dba8:	cbz	x0, 40d37c <sqrt@plt+0xbbec>
  40dbac:	add	x28, x22, #0x1
  40dbb0:	str	x28, [x25]
  40dbb4:	ldrb	w27, [x22]
  40dbb8:	mov	x0, x24
  40dbbc:	mov	w1, w27
  40dbc0:	bl	401530 <strchr@plt>
  40dbc4:	ldrb	w8, [x22, #1]
  40dbc8:	cbnz	w8, 40dbd4 <sqrt@plt+0xc444>
  40dbcc:	add	w23, w23, #0x1
  40dbd0:	str	w23, [x19]
  40dbd4:	cmp	w27, #0x3a
  40dbd8:	b.eq	40dc14 <sqrt@plt+0xc484>  // b.none
  40dbdc:	cbz	x0, 40dc14 <sqrt@plt+0xc484>
  40dbe0:	ldrb	w9, [x0]
  40dbe4:	ldrb	w8, [x0, #1]
  40dbe8:	cmp	w9, #0x57
  40dbec:	b.ne	40dc24 <sqrt@plt+0xc494>  // b.any
  40dbf0:	cmp	w8, #0x3b
  40dbf4:	b.ne	40dc24 <sqrt@plt+0xc494>  // b.any
  40dbf8:	ldrb	w8, [x28]
  40dbfc:	cbz	w8, 40dc48 <sqrt@plt+0xc4b8>
  40dc00:	add	w8, w23, #0x1
  40dc04:	str	x28, [x19, #16]
  40dc08:	str	w8, [sp, #32]
  40dc0c:	str	w8, [x19]
  40dc10:	b	40dd00 <sqrt@plt+0xc570>
  40dc14:	cbnz	w26, 40de50 <sqrt@plt+0xc6c0>
  40dc18:	str	w27, [x19, #8]
  40dc1c:	mov	w27, #0x3f                  	// #63
  40dc20:	b	40da08 <sqrt@plt+0xc278>
  40dc24:	cmp	w8, #0x3a
  40dc28:	b.ne	40da08 <sqrt@plt+0xc278>  // b.any
  40dc2c:	ldrb	w9, [x0, #2]
  40dc30:	ldrb	w8, [x28]
  40dc34:	cmp	w9, #0x3a
  40dc38:	b.ne	40dca8 <sqrt@plt+0xc518>  // b.any
  40dc3c:	cbnz	w8, 40dcac <sqrt@plt+0xc51c>
  40dc40:	str	xzr, [x19, #16]
  40dc44:	b	40dcb8 <sqrt@plt+0xc528>
  40dc48:	cmp	w23, w21
  40dc4c:	b.ne	40dcec <sqrt@plt+0xc55c>  // b.any
  40dc50:	cbnz	w26, 40e044 <sqrt@plt+0xc8b4>
  40dc54:	str	w27, [x19, #8]
  40dc58:	b	40dfd8 <sqrt@plt+0xc848>
  40dc5c:	cmp	w9, #0x1
  40dc60:	b.ne	40dc7c <sqrt@plt+0xc4ec>  // b.any
  40dc64:	cmp	w8, w21
  40dc68:	b.ge	40df04 <sqrt@plt+0xc774>  // b.tcont
  40dc6c:	add	w9, w23, #0x2
  40dc70:	str	w9, [x19]
  40dc74:	ldr	x8, [x20, x8, lsl #3]
  40dc78:	b	40db28 <sqrt@plt+0xc398>
  40dc7c:	mov	x0, x22
  40dc80:	bl	4014a0 <strlen@plt>
  40dc84:	add	x8, x22, x0
  40dc88:	str	x8, [x25]
  40dc8c:	ldur	x8, [x29, #-24]
  40dc90:	cbz	x8, 40dc98 <sqrt@plt+0xc508>
  40dc94:	str	w28, [x8]
  40dc98:	ldr	x8, [x27, #16]
  40dc9c:	ldr	w27, [x27, #24]
  40dca0:	cbnz	x8, 40def8 <sqrt@plt+0xc768>
  40dca4:	b	40da08 <sqrt@plt+0xc278>
  40dca8:	cbz	w8, 40de84 <sqrt@plt+0xc6f4>
  40dcac:	add	w8, w23, #0x1
  40dcb0:	str	x28, [x19, #16]
  40dcb4:	str	w8, [x19]
  40dcb8:	str	xzr, [x25]
  40dcbc:	b	40da08 <sqrt@plt+0xc278>
  40dcc0:	ldur	w8, [x29, #-12]
  40dcc4:	cbnz	w8, 40e018 <sqrt@plt+0xc888>
  40dcc8:	ldr	x20, [x19, #32]
  40dccc:	mov	x0, x20
  40dcd0:	bl	4014a0 <strlen@plt>
  40dcd4:	add	x8, x20, x0
  40dcd8:	str	x8, [x19, #32]
  40dcdc:	ldr	w8, [x27, #24]
  40dce0:	mov	w27, #0x3f                  	// #63
  40dce4:	str	w8, [x19, #8]
  40dce8:	b	40da08 <sqrt@plt+0xc278>
  40dcec:	add	w8, w23, #0x1
  40dcf0:	str	w8, [x19]
  40dcf4:	ldr	x28, [x20, w23, sxtw #3]
  40dcf8:	str	w8, [sp, #32]
  40dcfc:	str	x28, [x19, #16]
  40dd00:	ldur	x8, [x29, #-8]
  40dd04:	str	x25, [sp, #40]
  40dd08:	str	x28, [x25]
  40dd0c:	mov	x25, x28
  40dd10:	ldrb	w22, [x25]
  40dd14:	cbz	w22, 40dd28 <sqrt@plt+0xc598>
  40dd18:	cmp	w22, #0x3d
  40dd1c:	b.eq	40dd28 <sqrt@plt+0xc598>  // b.none
  40dd20:	ldrb	w22, [x25, #1]!
  40dd24:	cbnz	w22, 40dd18 <sqrt@plt+0xc588>
  40dd28:	ldr	x27, [x8]
  40dd2c:	cbz	x27, 40de40 <sqrt@plt+0xc6b0>
  40dd30:	mov	x8, x28
  40dd34:	sub	x26, x25, x8
  40dd38:	str	x24, [sp, #24]
  40dd3c:	mov	w24, wzr
  40dd40:	mov	w28, wzr
  40dd44:	mov	x23, x8
  40dd48:	and	x8, x26, #0xffffffff
  40dd4c:	stur	wzr, [x29, #-36]
  40dd50:	stur	xzr, [x29, #-32]
  40dd54:	str	x8, [sp, #48]
  40dd58:	b	40dd70 <sqrt@plt+0xc5e0>
  40dd5c:	ldur	x8, [x29, #-8]
  40dd60:	ldr	x27, [x8, #32]!
  40dd64:	add	w24, w24, #0x1
  40dd68:	stur	x8, [x29, #-8]
  40dd6c:	cbz	x27, 40ddcc <sqrt@plt+0xc63c>
  40dd70:	mov	x0, x27
  40dd74:	mov	x1, x23
  40dd78:	mov	x2, x26
  40dd7c:	bl	4015a0 <strncmp@plt>
  40dd80:	cbnz	w0, 40dd5c <sqrt@plt+0xc5cc>
  40dd84:	mov	x0, x27
  40dd88:	bl	4014a0 <strlen@plt>
  40dd8c:	ldr	x8, [sp, #48]
  40dd90:	cmp	x8, x0
  40dd94:	b.eq	40ddfc <sqrt@plt+0xc66c>  // b.none
  40dd98:	ldur	x9, [x29, #-32]
  40dd9c:	ldur	x8, [x29, #-8]
  40dda0:	cmp	x9, #0x0
  40dda4:	csel	x9, x8, x9, eq  // eq = none
  40dda8:	stur	x9, [x29, #-32]
  40ddac:	ldur	w9, [x29, #-36]
  40ddb0:	csinc	w28, w28, wzr, eq  // eq = none
  40ddb4:	csel	w9, w24, w9, eq  // eq = none
  40ddb8:	stur	w9, [x29, #-36]
  40ddbc:	ldr	x27, [x8, #32]!
  40ddc0:	add	w24, w24, #0x1
  40ddc4:	stur	x8, [x29, #-8]
  40ddc8:	cbnz	x27, 40dd70 <sqrt@plt+0xc5e0>
  40ddcc:	cbz	w28, 40de10 <sqrt@plt+0xc680>
  40ddd0:	ldur	w8, [x29, #-12]
  40ddd4:	cbnz	w8, 40dfec <sqrt@plt+0xc85c>
  40ddd8:	ldr	w20, [sp, #32]
  40dddc:	mov	x0, x23
  40dde0:	bl	4014a0 <strlen@plt>
  40dde4:	add	x8, x23, x0
  40dde8:	add	w9, w20, #0x1
  40ddec:	str	x8, [x19, #32]
  40ddf0:	str	w9, [x19]
  40ddf4:	mov	w27, #0x3f                  	// #63
  40ddf8:	b	40da08 <sqrt@plt+0xc278>
  40ddfc:	ldur	x26, [x29, #-8]
  40de00:	mov	w27, w24
  40de04:	ldr	x24, [sp, #24]
  40de08:	ldur	w9, [x29, #-12]
  40de0c:	b	40de24 <sqrt@plt+0xc694>
  40de10:	ldr	x24, [sp, #24]
  40de14:	ldur	w9, [x29, #-12]
  40de18:	ldur	x26, [x29, #-32]
  40de1c:	ldur	w27, [x29, #-36]
  40de20:	cbz	x26, 40de40 <sqrt@plt+0xc6b0>
  40de24:	ldr	w8, [x26, #8]
  40de28:	cbz	w22, 40dea8 <sqrt@plt+0xc718>
  40de2c:	cbz	w8, 40df50 <sqrt@plt+0xc7c0>
  40de30:	ldr	x22, [sp, #40]
  40de34:	add	x8, x25, #0x1
  40de38:	str	x8, [x19, #16]
  40de3c:	b	40ded0 <sqrt@plt+0xc740>
  40de40:	ldr	x8, [sp, #40]
  40de44:	mov	w27, #0x57                  	// #87
  40de48:	str	xzr, [x8]
  40de4c:	b	40da08 <sqrt@plt+0xc278>
  40de50:	ldr	w8, [x19, #44]
  40de54:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40de58:	ldr	x0, [x9, #512]
  40de5c:	ldr	x2, [x20]
  40de60:	adrp	x9, 412000 <_ZdlPvm@@Base+0x26e4>
  40de64:	adrp	x10, 412000 <_ZdlPvm@@Base+0x26e4>
  40de68:	add	x9, x9, #0x3e1
  40de6c:	add	x10, x10, #0x3fb
  40de70:	cmp	w8, #0x0
  40de74:	csel	x1, x10, x9, eq  // eq = none
  40de78:	mov	w3, w27
  40de7c:	bl	4014b0 <fprintf@plt>
  40de80:	b	40dc18 <sqrt@plt+0xc488>
  40de84:	cmp	w23, w21
  40de88:	b.ne	40df98 <sqrt@plt+0xc808>  // b.any
  40de8c:	cbnz	w26, 40e0c8 <sqrt@plt+0xc938>
  40de90:	str	w27, [x19, #8]
  40de94:	ldrb	w8, [x24]
  40de98:	mov	w9, #0x3f                  	// #63
  40de9c:	cmp	w8, #0x3a
  40dea0:	csel	w27, w8, w9, eq  // eq = none
  40dea4:	b	40dcb8 <sqrt@plt+0xc528>
  40dea8:	ldr	x22, [sp, #40]
  40deac:	cmp	w8, #0x1
  40deb0:	b.ne	40ded0 <sqrt@plt+0xc740>  // b.any
  40deb4:	ldr	w10, [sp, #32]
  40deb8:	cmp	w10, w21
  40debc:	b.ge	40dfc4 <sqrt@plt+0xc834>  // b.tcont
  40dec0:	add	w8, w10, #0x1
  40dec4:	str	w8, [x19]
  40dec8:	ldr	x8, [x20, w10, sxtw #3]
  40decc:	b	40de38 <sqrt@plt+0xc6a8>
  40ded0:	mov	x0, x23
  40ded4:	bl	4014a0 <strlen@plt>
  40ded8:	add	x8, x23, x0
  40dedc:	str	x8, [x22]
  40dee0:	ldur	x8, [x29, #-24]
  40dee4:	cbz	x8, 40deec <sqrt@plt+0xc75c>
  40dee8:	str	w27, [x8]
  40deec:	ldr	x8, [x26, #16]
  40def0:	ldr	w27, [x26, #24]
  40def4:	cbz	x8, 40da08 <sqrt@plt+0xc278>
  40def8:	str	w27, [x8]
  40defc:	mov	w27, wzr
  40df00:	b	40da08 <sqrt@plt+0xc278>
  40df04:	ldur	w8, [x29, #-12]
  40df08:	cbnz	w8, 40e07c <sqrt@plt+0xc8ec>
  40df0c:	mov	x0, x22
  40df10:	bl	4014a0 <strlen@plt>
  40df14:	add	x8, x22, x0
  40df18:	str	x8, [x19, #32]
  40df1c:	ldr	w8, [x27, #24]
  40df20:	str	w8, [x19, #8]
  40df24:	b	40dfd8 <sqrt@plt+0xc848>
  40df28:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40df2c:	ldr	x0, [x8, #512]
  40df30:	ldr	x2, [x20]
  40df34:	cmp	w10, #0x2d
  40df38:	b.ne	40dfac <sqrt@plt+0xc81c>  // b.any
  40df3c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x26e4>
  40df40:	add	x1, x1, #0x3a1
  40df44:	mov	x3, x22
  40df48:	bl	4014b0 <fprintf@plt>
  40df4c:	b	40db60 <sqrt@plt+0xc3d0>
  40df50:	cbnz	w9, 40e0a0 <sqrt@plt+0xc910>
  40df54:	mov	x0, x23
  40df58:	bl	4014a0 <strlen@plt>
  40df5c:	ldr	x9, [sp, #40]
  40df60:	add	x8, x23, x0
  40df64:	mov	w27, #0x3f                  	// #63
  40df68:	str	x8, [x9]
  40df6c:	b	40da08 <sqrt@plt+0xc278>
  40df70:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40df74:	ldr	x0, [x8, #512]
  40df78:	ldr	x2, [x20]
  40df7c:	ldr	x3, [sp, #32]
  40df80:	adrp	x1, 412000 <_ZdlPvm@@Base+0x26e4>
  40df84:	add	x1, x1, #0x303
  40df88:	bl	4014b0 <fprintf@plt>
  40df8c:	ldr	x22, [x19, #32]
  40df90:	ldr	w23, [x19]
  40df94:	b	40dadc <sqrt@plt+0xc34c>
  40df98:	add	w8, w23, #0x1
  40df9c:	str	w8, [x19]
  40dfa0:	ldr	x8, [x20, w23, sxtw #3]
  40dfa4:	str	x8, [x19, #16]
  40dfa8:	b	40dcb8 <sqrt@plt+0xc528>
  40dfac:	ldrb	w3, [x27]
  40dfb0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x26e4>
  40dfb4:	add	x1, x1, #0x3c1
  40dfb8:	mov	x4, x22
  40dfbc:	bl	4014b0 <fprintf@plt>
  40dfc0:	b	40db60 <sqrt@plt+0xc3d0>
  40dfc4:	cbnz	w9, 40e0e8 <sqrt@plt+0xc958>
  40dfc8:	mov	x0, x23
  40dfcc:	bl	4014a0 <strlen@plt>
  40dfd0:	add	x8, x23, x0
  40dfd4:	str	x8, [x22]
  40dfd8:	ldrb	w8, [x24]
  40dfdc:	mov	w9, #0x3f                  	// #63
  40dfe0:	cmp	w8, #0x3a
  40dfe4:	csel	w27, w8, w9, eq  // eq = none
  40dfe8:	b	40da08 <sqrt@plt+0xc278>
  40dfec:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40dff0:	ldr	x0, [x8, #512]
  40dff4:	ldr	w8, [sp, #32]
  40dff8:	ldr	x2, [x20]
  40dffc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x26e4>
  40e000:	add	x1, x1, #0x43c
  40e004:	ldr	x3, [x20, w8, sxtw #3]
  40e008:	bl	4014b0 <fprintf@plt>
  40e00c:	ldr	x23, [x19, #32]
  40e010:	ldr	w20, [x19]
  40e014:	b	40dddc <sqrt@plt+0xc64c>
  40e018:	ldrb	w8, [x10, #1]
  40e01c:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e020:	ldr	x0, [x9, #512]
  40e024:	ldr	x2, [x20]
  40e028:	cmp	w8, #0x2d
  40e02c:	b.ne	40e064 <sqrt@plt+0xc8d4>  // b.any
  40e030:	ldr	x3, [x27]
  40e034:	adrp	x1, 412000 <_ZdlPvm@@Base+0x26e4>
  40e038:	add	x1, x1, #0x321
  40e03c:	bl	4014b0 <fprintf@plt>
  40e040:	b	40dcc8 <sqrt@plt+0xc538>
  40e044:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e048:	ldr	x0, [x8, #512]
  40e04c:	ldr	x2, [x20]
  40e050:	adrp	x1, 412000 <_ZdlPvm@@Base+0x26e4>
  40e054:	add	x1, x1, #0x415
  40e058:	mov	w3, w27
  40e05c:	bl	4014b0 <fprintf@plt>
  40e060:	b	40dc54 <sqrt@plt+0xc4c4>
  40e064:	ldrb	w3, [x10]
  40e068:	ldr	x4, [x27]
  40e06c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x26e4>
  40e070:	add	x1, x1, #0x34e
  40e074:	bl	4014b0 <fprintf@plt>
  40e078:	b	40dcc8 <sqrt@plt+0xc538>
  40e07c:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e080:	ldr	x0, [x8, #512]
  40e084:	ldr	x2, [x20]
  40e088:	ldr	x3, [sp, #32]
  40e08c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x26e4>
  40e090:	add	x1, x1, #0x37b
  40e094:	bl	4014b0 <fprintf@plt>
  40e098:	ldr	x22, [x25]
  40e09c:	b	40df0c <sqrt@plt+0xc77c>
  40e0a0:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e0a4:	ldr	x2, [x20]
  40e0a8:	ldr	x0, [x8, #512]
  40e0ac:	ldr	x3, [x26]
  40e0b0:	adrp	x1, 412000 <_ZdlPvm@@Base+0x26e4>
  40e0b4:	add	x1, x1, #0x45d
  40e0b8:	bl	4014b0 <fprintf@plt>
  40e0bc:	ldr	x8, [sp, #40]
  40e0c0:	ldr	x23, [x8]
  40e0c4:	b	40df54 <sqrt@plt+0xc7c4>
  40e0c8:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e0cc:	ldr	x0, [x8, #512]
  40e0d0:	ldr	x2, [x20]
  40e0d4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x26e4>
  40e0d8:	add	x1, x1, #0x415
  40e0dc:	mov	w3, w27
  40e0e0:	bl	4014b0 <fprintf@plt>
  40e0e4:	b	40de90 <sqrt@plt+0xc700>
  40e0e8:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e0ec:	add	x9, x20, w10, sxtw #3
  40e0f0:	ldr	x2, [x20]
  40e0f4:	ldr	x0, [x8, #512]
  40e0f8:	ldur	x3, [x9, #-8]
  40e0fc:	adrp	x1, 412000 <_ZdlPvm@@Base+0x26e4>
  40e100:	add	x1, x1, #0x37b
  40e104:	bl	4014b0 <fprintf@plt>
  40e108:	ldr	x23, [x22]
  40e10c:	b	40dfc8 <sqrt@plt+0xc838>
  40e110:	stp	x29, x30, [sp, #-32]!
  40e114:	stp	x20, x19, [sp, #16]
  40e118:	adrp	x20, 426000 <_Znam@GLIBCXX_3.4>
  40e11c:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  40e120:	ldr	w9, [x20, #1484]
  40e124:	ldr	w8, [x8, #1488]
  40e128:	adrp	x19, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e12c:	add	x19, x19, #0xf68
  40e130:	mov	x7, x19
  40e134:	mov	x29, sp
  40e138:	stp	w9, w8, [x19]
  40e13c:	bl	40d2d8 <sqrt@plt+0xbb48>
  40e140:	ldr	w8, [x19]
  40e144:	ldr	x9, [x19, #16]
  40e148:	ldr	w11, [x19, #8]
  40e14c:	adrp	x10, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  40e150:	str	w8, [x20, #1484]
  40e154:	ldp	x20, x19, [sp, #16]
  40e158:	adrp	x12, 426000 <_Znam@GLIBCXX_3.4>
  40e15c:	str	x9, [x10, #1072]
  40e160:	str	w11, [x12, #1492]
  40e164:	ldp	x29, x30, [sp], #32
  40e168:	ret
  40e16c:	stp	x29, x30, [sp, #-32]!
  40e170:	stp	x20, x19, [sp, #16]
  40e174:	adrp	x20, 426000 <_Znam@GLIBCXX_3.4>
  40e178:	adrp	x8, 426000 <_Znam@GLIBCXX_3.4>
  40e17c:	ldr	w9, [x20, #1484]
  40e180:	ldr	w8, [x8, #1488]
  40e184:	adrp	x19, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e188:	add	x19, x19, #0xf68
  40e18c:	mov	w6, #0x1                   	// #1
  40e190:	mov	x3, xzr
  40e194:	mov	x4, xzr
  40e198:	mov	w5, wzr
  40e19c:	mov	x7, x19
  40e1a0:	mov	x29, sp
  40e1a4:	stp	w9, w8, [x19]
  40e1a8:	bl	40d2d8 <sqrt@plt+0xbb48>
  40e1ac:	ldr	w8, [x19]
  40e1b0:	ldr	x9, [x19, #16]
  40e1b4:	ldr	w11, [x19, #8]
  40e1b8:	adrp	x10, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  40e1bc:	str	w8, [x20, #1484]
  40e1c0:	ldp	x20, x19, [sp, #16]
  40e1c4:	adrp	x12, 426000 <_Znam@GLIBCXX_3.4>
  40e1c8:	str	x9, [x10, #1072]
  40e1cc:	str	w11, [x12, #1492]
  40e1d0:	ldp	x29, x30, [sp], #32
  40e1d4:	ret
  40e1d8:	mov	w5, wzr
  40e1dc:	mov	w6, wzr
  40e1e0:	b	40e110 <sqrt@plt+0xc980>
  40e1e4:	mov	x7, x5
  40e1e8:	mov	w5, wzr
  40e1ec:	mov	w6, wzr
  40e1f0:	b	40d2d8 <sqrt@plt+0xbb48>
  40e1f4:	mov	w5, #0x1                   	// #1
  40e1f8:	mov	w6, wzr
  40e1fc:	b	40e110 <sqrt@plt+0xc980>
  40e200:	mov	x7, x5
  40e204:	mov	w5, #0x1                   	// #1
  40e208:	mov	w6, wzr
  40e20c:	b	40d2d8 <sqrt@plt+0xbb48>
  40e210:	stp	xzr, xzr, [x0]
  40e214:	ret
  40e218:	stp	x29, x30, [sp, #-32]!
  40e21c:	str	x19, [sp, #16]
  40e220:	mov	x29, sp
  40e224:	mov	w8, #0x11                  	// #17
  40e228:	mov	x19, x0
  40e22c:	str	w8, [x0, #8]
  40e230:	mov	w0, #0x110                 	// #272
  40e234:	bl	401440 <_Znam@plt>
  40e238:	movi	v0.2d, #0x0
  40e23c:	stp	q0, q0, [x0]
  40e240:	stp	q0, q0, [x0, #32]
  40e244:	stp	q0, q0, [x0, #64]
  40e248:	stp	q0, q0, [x0, #96]
  40e24c:	stp	q0, q0, [x0, #128]
  40e250:	stp	q0, q0, [x0, #160]
  40e254:	stp	q0, q0, [x0, #192]
  40e258:	stp	q0, q0, [x0, #224]
  40e25c:	str	q0, [x0, #256]
  40e260:	str	x0, [x19]
  40e264:	str	wzr, [x19, #12]
  40e268:	ldr	x19, [sp, #16]
  40e26c:	ldp	x29, x30, [sp], #32
  40e270:	ret
  40e274:	stp	x29, x30, [sp, #-48]!
  40e278:	stp	x20, x19, [sp, #32]
  40e27c:	mov	x19, x0
  40e280:	ldr	w8, [x0, #8]
  40e284:	ldr	x0, [x0]
  40e288:	str	x21, [sp, #16]
  40e28c:	mov	x29, sp
  40e290:	cbz	w8, 40e2bc <sqrt@plt+0xcb2c>
  40e294:	mov	x20, xzr
  40e298:	mov	x21, xzr
  40e29c:	ldr	x0, [x0, x20]
  40e2a0:	bl	401510 <free@plt>
  40e2a4:	ldr	w8, [x19, #8]
  40e2a8:	ldr	x0, [x19]
  40e2ac:	add	x21, x21, #0x1
  40e2b0:	add	x20, x20, #0x10
  40e2b4:	cmp	x21, x8
  40e2b8:	b.cc	40e29c <sqrt@plt+0xcb0c>  // b.lo, b.ul, b.last
  40e2bc:	cbz	x0, 40e2d0 <sqrt@plt+0xcb40>
  40e2c0:	ldp	x20, x19, [sp, #32]
  40e2c4:	ldr	x21, [sp, #16]
  40e2c8:	ldp	x29, x30, [sp], #48
  40e2cc:	b	401640 <_ZdaPv@plt>
  40e2d0:	ldp	x20, x19, [sp, #32]
  40e2d4:	ldr	x21, [sp, #16]
  40e2d8:	ldp	x29, x30, [sp], #48
  40e2dc:	ret
  40e2e0:	stp	x29, x30, [sp, #-96]!
  40e2e4:	stp	x28, x27, [sp, #16]
  40e2e8:	stp	x26, x25, [sp, #32]
  40e2ec:	stp	x24, x23, [sp, #48]
  40e2f0:	stp	x22, x21, [sp, #64]
  40e2f4:	stp	x20, x19, [sp, #80]
  40e2f8:	mov	x29, sp
  40e2fc:	mov	x19, x2
  40e300:	mov	x21, x1
  40e304:	mov	x20, x0
  40e308:	cbnz	x1, 40e31c <sqrt@plt+0xcb8c>
  40e30c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x26e4>
  40e310:	add	x1, x1, #0x49b
  40e314:	mov	w0, #0x1f                  	// #31
  40e318:	bl	408890 <sqrt@plt+0x7100>
  40e31c:	mov	x0, x21
  40e320:	bl	40fd34 <_ZdlPvm@@Base+0x418>
  40e324:	ldr	w24, [x20, #8]
  40e328:	ldr	x22, [x20]
  40e32c:	mov	x23, x0
  40e330:	udiv	x8, x0, x24
  40e334:	msub	x27, x8, x24, x0
  40e338:	lsl	x8, x27, #4
  40e33c:	ldr	x25, [x22, x8]
  40e340:	cbz	x25, 40e38c <sqrt@plt+0xcbfc>
  40e344:	mov	x0, x25
  40e348:	mov	x1, x21
  40e34c:	bl	401680 <strcmp@plt>
  40e350:	cbz	w0, 40e380 <sqrt@plt+0xcbf0>
  40e354:	cmp	w27, #0x0
  40e358:	csel	w8, w24, w27, eq  // eq = none
  40e35c:	sub	w27, w8, #0x1
  40e360:	lsl	x8, x27, #4
  40e364:	ldr	x25, [x22, x8]
  40e368:	cbz	x25, 40e38c <sqrt@plt+0xcbfc>
  40e36c:	mov	x0, x25
  40e370:	mov	x1, x21
  40e374:	bl	401680 <strcmp@plt>
  40e378:	cbnz	w0, 40e354 <sqrt@plt+0xcbc4>
  40e37c:	mov	w27, w27
  40e380:	add	x8, x22, x27, lsl #4
  40e384:	str	x19, [x8, #8]
  40e388:	b	40e4e0 <sqrt@plt+0xcd50>
  40e38c:	cbz	x19, 40e460 <sqrt@plt+0xccd0>
  40e390:	ldr	w8, [x20, #12]
  40e394:	cmp	w24, w8, lsl #2
  40e398:	b.hi	40e4ac <sqrt@plt+0xcd1c>  // b.pmore
  40e39c:	mov	w0, w24
  40e3a0:	bl	40fdb0 <_ZdlPvm@@Base+0x494>
  40e3a4:	mov	w28, w0
  40e3a8:	lsl	x27, x28, #4
  40e3ac:	mov	w25, w0
  40e3b0:	str	w0, [x20, #8]
  40e3b4:	mov	x0, x27
  40e3b8:	bl	401440 <_Znam@plt>
  40e3bc:	mov	x26, x0
  40e3c0:	cbz	w25, 40e3d4 <sqrt@plt+0xcc44>
  40e3c4:	mov	x0, x26
  40e3c8:	mov	w1, wzr
  40e3cc:	mov	x2, x27
  40e3d0:	bl	401520 <memset@plt>
  40e3d4:	str	x26, [x20]
  40e3d8:	cbz	w24, 40e474 <sqrt@plt+0xcce4>
  40e3dc:	mov	x25, xzr
  40e3e0:	b	40e3f4 <sqrt@plt+0xcc64>
  40e3e4:	bl	401510 <free@plt>
  40e3e8:	add	x25, x25, #0x1
  40e3ec:	cmp	x25, x24
  40e3f0:	b.eq	40e468 <sqrt@plt+0xccd8>  // b.none
  40e3f4:	add	x26, x22, x25, lsl #4
  40e3f8:	ldr	x0, [x26]
  40e3fc:	cbz	x0, 40e3e8 <sqrt@plt+0xcc58>
  40e400:	mov	x27, x26
  40e404:	ldr	x8, [x27, #8]!
  40e408:	cbz	x8, 40e3e4 <sqrt@plt+0xcc54>
  40e40c:	bl	40fd34 <_ZdlPvm@@Base+0x418>
  40e410:	ldr	w10, [x20, #8]
  40e414:	ldr	x8, [x20]
  40e418:	udiv	x9, x0, x10
  40e41c:	msub	x9, x9, x10, x0
  40e420:	add	x11, x8, x9, lsl #4
  40e424:	ldr	x12, [x11]
  40e428:	cbz	x12, 40e448 <sqrt@plt+0xccb8>
  40e42c:	cmp	w9, #0x0
  40e430:	csel	w9, w10, w9, eq  // eq = none
  40e434:	sub	w9, w9, #0x1
  40e438:	add	x11, x8, w9, uxtw #4
  40e43c:	ldr	x12, [x11]
  40e440:	cbnz	x12, 40e42c <sqrt@plt+0xcc9c>
  40e444:	mov	w9, w9
  40e448:	ldr	x10, [x26]
  40e44c:	add	x8, x8, x9, lsl #4
  40e450:	str	x10, [x11]
  40e454:	ldr	x10, [x27]
  40e458:	str	x10, [x8, #8]
  40e45c:	b	40e3e8 <sqrt@plt+0xcc58>
  40e460:	mov	x25, xzr
  40e464:	b	40e4e0 <sqrt@plt+0xcd50>
  40e468:	ldr	w28, [x20, #8]
  40e46c:	ldr	x26, [x20]
  40e470:	mov	w25, w28
  40e474:	udiv	x8, x23, x28
  40e478:	msub	x27, x8, x28, x23
  40e47c:	lsl	x8, x27, #4
  40e480:	ldr	x8, [x26, x8]
  40e484:	cbz	x8, 40e4a0 <sqrt@plt+0xcd10>
  40e488:	cmp	w27, #0x0
  40e48c:	csel	w8, w25, w27, eq  // eq = none
  40e490:	sub	w27, w8, #0x1
  40e494:	lsl	x8, x27, #4
  40e498:	ldr	x8, [x26, x8]
  40e49c:	cbnz	x8, 40e488 <sqrt@plt+0xccf8>
  40e4a0:	cbz	x22, 40e4ac <sqrt@plt+0xcd1c>
  40e4a4:	mov	x0, x22
  40e4a8:	bl	401640 <_ZdaPv@plt>
  40e4ac:	mov	x0, x21
  40e4b0:	bl	4014a0 <strlen@plt>
  40e4b4:	add	x0, x0, #0x1
  40e4b8:	bl	4016a0 <malloc@plt>
  40e4bc:	mov	x1, x21
  40e4c0:	mov	x25, x0
  40e4c4:	bl	401550 <strcpy@plt>
  40e4c8:	ldr	x8, [x20]
  40e4cc:	add	x8, x8, w27, uxtw #4
  40e4d0:	stp	x0, x19, [x8]
  40e4d4:	ldr	w8, [x20, #12]
  40e4d8:	add	w8, w8, #0x1
  40e4dc:	str	w8, [x20, #12]
  40e4e0:	mov	x0, x25
  40e4e4:	ldp	x20, x19, [sp, #80]
  40e4e8:	ldp	x22, x21, [sp, #64]
  40e4ec:	ldp	x24, x23, [sp, #48]
  40e4f0:	ldp	x26, x25, [sp, #32]
  40e4f4:	ldp	x28, x27, [sp, #16]
  40e4f8:	ldp	x29, x30, [sp], #96
  40e4fc:	ret
  40e500:	stp	x29, x30, [sp, #-48]!
  40e504:	stp	x22, x21, [sp, #16]
  40e508:	stp	x20, x19, [sp, #32]
  40e50c:	mov	x29, sp
  40e510:	mov	x19, x1
  40e514:	mov	x20, x0
  40e518:	cbnz	x1, 40e52c <sqrt@plt+0xcd9c>
  40e51c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x26e4>
  40e520:	add	x1, x1, #0x49b
  40e524:	mov	w0, #0x1f                  	// #31
  40e528:	bl	408890 <sqrt@plt+0x7100>
  40e52c:	mov	x0, x19
  40e530:	bl	40fd34 <_ZdlPvm@@Base+0x418>
  40e534:	ldr	w22, [x20, #8]
  40e538:	ldr	x20, [x20]
  40e53c:	udiv	x8, x0, x22
  40e540:	msub	x21, x8, x22, x0
  40e544:	lsl	x8, x21, #4
  40e548:	ldr	x0, [x20, x8]
  40e54c:	cbz	x0, 40e58c <sqrt@plt+0xcdfc>
  40e550:	mov	x1, x19
  40e554:	bl	401680 <strcmp@plt>
  40e558:	cbz	w0, 40e584 <sqrt@plt+0xcdf4>
  40e55c:	cmp	w21, #0x0
  40e560:	csel	w8, w22, w21, eq  // eq = none
  40e564:	sub	w21, w8, #0x1
  40e568:	lsl	x8, x21, #4
  40e56c:	ldr	x0, [x20, x8]
  40e570:	cbz	x0, 40e58c <sqrt@plt+0xcdfc>
  40e574:	mov	x1, x19
  40e578:	bl	401680 <strcmp@plt>
  40e57c:	cbnz	w0, 40e55c <sqrt@plt+0xcdcc>
  40e580:	mov	w21, w21
  40e584:	add	x8, x20, x21, lsl #4
  40e588:	ldr	x0, [x8, #8]
  40e58c:	ldp	x20, x19, [sp, #32]
  40e590:	ldp	x22, x21, [sp, #16]
  40e594:	ldp	x29, x30, [sp], #48
  40e598:	ret
  40e59c:	stp	x29, x30, [sp, #-80]!
  40e5a0:	str	x25, [sp, #16]
  40e5a4:	stp	x24, x23, [sp, #32]
  40e5a8:	stp	x22, x21, [sp, #48]
  40e5ac:	stp	x20, x19, [sp, #64]
  40e5b0:	mov	x29, sp
  40e5b4:	ldr	x21, [x1]
  40e5b8:	mov	x19, x1
  40e5bc:	mov	x20, x0
  40e5c0:	cbnz	x21, 40e5d4 <sqrt@plt+0xce44>
  40e5c4:	adrp	x1, 412000 <_ZdlPvm@@Base+0x26e4>
  40e5c8:	add	x1, x1, #0x49b
  40e5cc:	mov	w0, #0x1f                  	// #31
  40e5d0:	bl	408890 <sqrt@plt+0x7100>
  40e5d4:	mov	x0, x21
  40e5d8:	bl	40fd34 <_ZdlPvm@@Base+0x418>
  40e5dc:	ldr	w24, [x20, #8]
  40e5e0:	ldr	x25, [x20]
  40e5e4:	udiv	x8, x0, x24
  40e5e8:	msub	x23, x8, x24, x0
  40e5ec:	lsl	x8, x23, #4
  40e5f0:	ldr	x22, [x25, x8]
  40e5f4:	cbz	x22, 40e648 <sqrt@plt+0xceb8>
  40e5f8:	mov	x0, x22
  40e5fc:	mov	x1, x21
  40e600:	bl	401680 <strcmp@plt>
  40e604:	cbz	w0, 40e634 <sqrt@plt+0xcea4>
  40e608:	cmp	w23, #0x0
  40e60c:	csel	w8, w24, w23, eq  // eq = none
  40e610:	sub	w23, w8, #0x1
  40e614:	lsl	x8, x23, #4
  40e618:	ldr	x22, [x25, x8]
  40e61c:	cbz	x22, 40e648 <sqrt@plt+0xceb8>
  40e620:	mov	x0, x22
  40e624:	mov	x1, x21
  40e628:	bl	401680 <strcmp@plt>
  40e62c:	cbnz	w0, 40e608 <sqrt@plt+0xce78>
  40e630:	mov	w23, w23
  40e634:	str	x22, [x19]
  40e638:	ldr	x8, [x20]
  40e63c:	add	x8, x8, x23, lsl #4
  40e640:	ldr	x0, [x8, #8]
  40e644:	b	40e64c <sqrt@plt+0xcebc>
  40e648:	mov	x0, xzr
  40e64c:	ldp	x20, x19, [sp, #64]
  40e650:	ldp	x22, x21, [sp, #48]
  40e654:	ldp	x24, x23, [sp, #32]
  40e658:	ldr	x25, [sp, #16]
  40e65c:	ldp	x29, x30, [sp], #80
  40e660:	ret
  40e664:	str	x1, [x0]
  40e668:	str	wzr, [x0, #8]
  40e66c:	ret
  40e670:	ldr	x10, [x0]
  40e674:	ldr	w8, [x0, #8]
  40e678:	ldr	w9, [x10, #8]
  40e67c:	cmp	w8, w9
  40e680:	b.cs	40e6a8 <sqrt@plt+0xcf18>  // b.hs, b.nlast
  40e684:	ldr	x10, [x10]
  40e688:	add	x11, x10, x8, lsl #4
  40e68c:	ldr	x12, [x11]
  40e690:	cbnz	x12, 40e6b0 <sqrt@plt+0xcf20>
  40e694:	add	x8, x8, #0x1
  40e698:	cmp	w9, w8
  40e69c:	add	x11, x11, #0x10
  40e6a0:	str	w8, [x0, #8]
  40e6a4:	b.ne	40e68c <sqrt@plt+0xcefc>  // b.any
  40e6a8:	mov	w0, wzr
  40e6ac:	ret
  40e6b0:	str	x12, [x1]
  40e6b4:	add	x9, x10, w8, uxtw #4
  40e6b8:	ldr	x9, [x9, #8]
  40e6bc:	add	w8, w8, #0x1
  40e6c0:	str	x9, [x2]
  40e6c4:	str	w8, [x0, #8]
  40e6c8:	mov	w0, #0x1                   	// #1
  40e6cc:	ret
  40e6d0:	stp	x29, x30, [sp, #-48]!
  40e6d4:	str	x21, [sp, #16]
  40e6d8:	stp	x20, x19, [sp, #32]
  40e6dc:	mov	x29, sp
  40e6e0:	adrp	x21, 426000 <_Znam@GLIBCXX_3.4>
  40e6e4:	adrp	x19, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e6e8:	mov	x20, #0xffffffffffffe500    	// #-6912
  40e6ec:	add	x21, x21, #0x5d8
  40e6f0:	add	x19, x19, #0xfa0
  40e6f4:	mov	w0, #0x8                   	// #8
  40e6f8:	bl	401440 <_Znam@plt>
  40e6fc:	add	x8, x21, x20
  40e700:	ldr	x9, [x8, #6920]
  40e704:	ldr	x1, [x8, #6912]
  40e708:	mov	x2, x0
  40e70c:	str	x9, [x0]
  40e710:	mov	x0, x19
  40e714:	bl	40e2e0 <sqrt@plt+0xcb50>
  40e718:	adds	x20, x20, #0x10
  40e71c:	b.ne	40e6f4 <sqrt@plt+0xcf64>  // b.any
  40e720:	ldp	x20, x19, [sp, #32]
  40e724:	ldr	x21, [sp, #16]
  40e728:	ldp	x29, x30, [sp], #48
  40e72c:	ret
  40e730:	stp	x29, x30, [sp, #-48]!
  40e734:	stp	x22, x21, [sp, #16]
  40e738:	stp	x20, x19, [sp, #32]
  40e73c:	mov	x29, sp
  40e740:	mov	x19, x0
  40e744:	cbnz	x0, 40e758 <sqrt@plt+0xcfc8>
  40e748:	adrp	x1, 412000 <_ZdlPvm@@Base+0x26e4>
  40e74c:	add	x1, x1, #0x49b
  40e750:	mov	w0, #0x1f                  	// #31
  40e754:	bl	408890 <sqrt@plt+0x7100>
  40e758:	mov	x0, x19
  40e75c:	bl	40fd34 <_ZdlPvm@@Base+0x418>
  40e760:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e764:	add	x8, x8, #0xfa0
  40e768:	ldr	w22, [x8, #8]
  40e76c:	ldr	x20, [x8]
  40e770:	udiv	x8, x0, x22
  40e774:	msub	x21, x8, x22, x0
  40e778:	lsl	x8, x21, #4
  40e77c:	ldr	x0, [x20, x8]
  40e780:	cbz	x0, 40e7c8 <sqrt@plt+0xd038>
  40e784:	mov	x1, x19
  40e788:	bl	401680 <strcmp@plt>
  40e78c:	cbz	w0, 40e7b8 <sqrt@plt+0xd028>
  40e790:	cmp	w21, #0x0
  40e794:	csel	w8, w22, w21, eq  // eq = none
  40e798:	sub	w21, w8, #0x1
  40e79c:	lsl	x8, x21, #4
  40e7a0:	ldr	x0, [x20, x8]
  40e7a4:	cbz	x0, 40e7c8 <sqrt@plt+0xd038>
  40e7a8:	mov	x1, x19
  40e7ac:	bl	401680 <strcmp@plt>
  40e7b0:	cbnz	w0, 40e790 <sqrt@plt+0xd000>
  40e7b4:	mov	w21, w21
  40e7b8:	add	x8, x20, x21, lsl #4
  40e7bc:	ldr	x8, [x8, #8]
  40e7c0:	cbz	x8, 40e7d8 <sqrt@plt+0xd048>
  40e7c4:	ldr	x0, [x8]
  40e7c8:	ldp	x20, x19, [sp, #32]
  40e7cc:	ldp	x22, x21, [sp, #16]
  40e7d0:	ldp	x29, x30, [sp], #48
  40e7d4:	ret
  40e7d8:	mov	x0, xzr
  40e7dc:	ldp	x20, x19, [sp, #32]
  40e7e0:	ldp	x22, x21, [sp, #16]
  40e7e4:	ldp	x29, x30, [sp], #48
  40e7e8:	ret
  40e7ec:	mov	w8, w0
  40e7f0:	tbnz	w0, #31, 40e838 <sqrt@plt+0xd0a8>
  40e7f4:	adrp	x0, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e7f8:	mov	w9, #0x6667                	// #26215
  40e7fc:	add	x0, x0, #0xfc4
  40e800:	movk	w9, #0x6666, lsl #16
  40e804:	mov	w10, #0xa                   	// #10
  40e808:	smull	x11, w8, w9
  40e80c:	lsr	x13, x11, #63
  40e810:	asr	x11, x11, #34
  40e814:	add	w11, w11, w13
  40e818:	add	w12, w8, #0x9
  40e81c:	msub	w8, w11, w10, w8
  40e820:	add	w8, w8, #0x30
  40e824:	cmp	w12, #0x12
  40e828:	strb	w8, [x0, #-1]!
  40e82c:	mov	w8, w11
  40e830:	b.hi	40e808 <sqrt@plt+0xd078>  // b.pmore
  40e834:	ret
  40e838:	adrp	x0, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e83c:	mov	w9, #0x6667                	// #26215
  40e840:	add	x0, x0, #0xfc3
  40e844:	movk	w9, #0x6666, lsl #16
  40e848:	mov	w10, #0xa                   	// #10
  40e84c:	smull	x11, w8, w9
  40e850:	lsr	x13, x11, #63
  40e854:	asr	x11, x11, #34
  40e858:	neg	w12, w8
  40e85c:	add	w11, w11, w13
  40e860:	madd	w12, w11, w10, w12
  40e864:	add	w8, w8, #0x9
  40e868:	add	w12, w12, #0x30
  40e86c:	cmp	w8, #0x12
  40e870:	strb	w12, [x0], #-1
  40e874:	mov	w8, w11
  40e878:	b.hi	40e84c <sqrt@plt+0xd0bc>  // b.pmore
  40e87c:	mov	w8, #0x2d                  	// #45
  40e880:	strb	w8, [x0]
  40e884:	ret
  40e888:	mov	w8, w0
  40e88c:	adrp	x0, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40e890:	mov	w9, #0xcccd                	// #52429
  40e894:	add	x0, x0, #0xfd9
  40e898:	movk	w9, #0xcccc, lsl #16
  40e89c:	mov	w10, #0xa                   	// #10
  40e8a0:	umull	x11, w8, w9
  40e8a4:	lsr	x11, x11, #35
  40e8a8:	msub	w12, w11, w10, w8
  40e8ac:	orr	w12, w12, #0x30
  40e8b0:	cmp	w8, #0x9
  40e8b4:	strb	w12, [x0, #-1]!
  40e8b8:	mov	w8, w11
  40e8bc:	b.hi	40e8a0 <sqrt@plt+0xd110>  // b.pmore
  40e8c0:	ret
  40e8c4:	stp	xzr, xzr, [x0]
  40e8c8:	ret
  40e8cc:	stp	x29, x30, [sp, #-32]!
  40e8d0:	str	x19, [sp, #16]
  40e8d4:	mov	x29, sp
  40e8d8:	mov	w8, #0x11                  	// #17
  40e8dc:	mov	x19, x0
  40e8e0:	str	w8, [x0, #8]
  40e8e4:	mov	w0, #0x110                 	// #272
  40e8e8:	bl	401440 <_Znam@plt>
  40e8ec:	movi	v0.2d, #0x0
  40e8f0:	stp	q0, q0, [x0]
  40e8f4:	stp	q0, q0, [x0, #32]
  40e8f8:	stp	q0, q0, [x0, #64]
  40e8fc:	stp	q0, q0, [x0, #96]
  40e900:	stp	q0, q0, [x0, #128]
  40e904:	stp	q0, q0, [x0, #160]
  40e908:	stp	q0, q0, [x0, #192]
  40e90c:	stp	q0, q0, [x0, #224]
  40e910:	str	q0, [x0, #256]
  40e914:	str	x0, [x19]
  40e918:	str	wzr, [x19, #12]
  40e91c:	ldr	x19, [sp, #16]
  40e920:	ldp	x29, x30, [sp], #32
  40e924:	ret
  40e928:	stp	x29, x30, [sp, #-48]!
  40e92c:	stp	x20, x19, [sp, #32]
  40e930:	mov	x19, x0
  40e934:	ldr	w8, [x0, #8]
  40e938:	ldr	x0, [x0]
  40e93c:	str	x21, [sp, #16]
  40e940:	mov	x29, sp
  40e944:	cbz	w8, 40e970 <sqrt@plt+0xd1e0>
  40e948:	mov	x20, xzr
  40e94c:	mov	x21, xzr
  40e950:	ldr	x0, [x0, x20]
  40e954:	bl	401510 <free@plt>
  40e958:	ldr	w8, [x19, #8]
  40e95c:	ldr	x0, [x19]
  40e960:	add	x21, x21, #0x1
  40e964:	add	x20, x20, #0x10
  40e968:	cmp	x21, x8
  40e96c:	b.cc	40e950 <sqrt@plt+0xd1c0>  // b.lo, b.ul, b.last
  40e970:	cbz	x0, 40e984 <sqrt@plt+0xd1f4>
  40e974:	ldp	x20, x19, [sp, #32]
  40e978:	ldr	x21, [sp, #16]
  40e97c:	ldp	x29, x30, [sp], #48
  40e980:	b	401640 <_ZdaPv@plt>
  40e984:	ldp	x20, x19, [sp, #32]
  40e988:	ldr	x21, [sp, #16]
  40e98c:	ldp	x29, x30, [sp], #48
  40e990:	ret
  40e994:	stp	x29, x30, [sp, #-96]!
  40e998:	stp	x28, x27, [sp, #16]
  40e99c:	stp	x26, x25, [sp, #32]
  40e9a0:	stp	x24, x23, [sp, #48]
  40e9a4:	stp	x22, x21, [sp, #64]
  40e9a8:	stp	x20, x19, [sp, #80]
  40e9ac:	mov	x29, sp
  40e9b0:	mov	x19, x2
  40e9b4:	mov	x21, x1
  40e9b8:	mov	x20, x0
  40e9bc:	cbnz	x1, 40e9d0 <sqrt@plt+0xd240>
  40e9c0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x36e4>
  40e9c4:	add	x1, x1, #0x109
  40e9c8:	mov	w0, #0x28                  	// #40
  40e9cc:	bl	408890 <sqrt@plt+0x7100>
  40e9d0:	mov	x0, x21
  40e9d4:	bl	40fd34 <_ZdlPvm@@Base+0x418>
  40e9d8:	ldr	w24, [x20, #8]
  40e9dc:	ldr	x22, [x20]
  40e9e0:	mov	x23, x0
  40e9e4:	udiv	x8, x0, x24
  40e9e8:	msub	x27, x8, x24, x0
  40e9ec:	lsl	x8, x27, #4
  40e9f0:	ldr	x25, [x22, x8]
  40e9f4:	cbz	x25, 40ea40 <sqrt@plt+0xd2b0>
  40e9f8:	mov	x0, x25
  40e9fc:	mov	x1, x21
  40ea00:	bl	401680 <strcmp@plt>
  40ea04:	cbz	w0, 40ea34 <sqrt@plt+0xd2a4>
  40ea08:	cmp	w27, #0x0
  40ea0c:	csel	w8, w24, w27, eq  // eq = none
  40ea10:	sub	w27, w8, #0x1
  40ea14:	lsl	x8, x27, #4
  40ea18:	ldr	x25, [x22, x8]
  40ea1c:	cbz	x25, 40ea40 <sqrt@plt+0xd2b0>
  40ea20:	mov	x0, x25
  40ea24:	mov	x1, x21
  40ea28:	bl	401680 <strcmp@plt>
  40ea2c:	cbnz	w0, 40ea08 <sqrt@plt+0xd278>
  40ea30:	mov	w27, w27
  40ea34:	add	x8, x22, x27, lsl #4
  40ea38:	str	x19, [x8, #8]
  40ea3c:	b	40eb94 <sqrt@plt+0xd404>
  40ea40:	cbz	x19, 40eb14 <sqrt@plt+0xd384>
  40ea44:	ldr	w8, [x20, #12]
  40ea48:	cmp	w24, w8, lsl #2
  40ea4c:	b.hi	40eb60 <sqrt@plt+0xd3d0>  // b.pmore
  40ea50:	mov	w0, w24
  40ea54:	bl	40fdb0 <_ZdlPvm@@Base+0x494>
  40ea58:	mov	w28, w0
  40ea5c:	lsl	x27, x28, #4
  40ea60:	mov	w25, w0
  40ea64:	str	w0, [x20, #8]
  40ea68:	mov	x0, x27
  40ea6c:	bl	401440 <_Znam@plt>
  40ea70:	mov	x26, x0
  40ea74:	cbz	w25, 40ea88 <sqrt@plt+0xd2f8>
  40ea78:	mov	x0, x26
  40ea7c:	mov	w1, wzr
  40ea80:	mov	x2, x27
  40ea84:	bl	401520 <memset@plt>
  40ea88:	str	x26, [x20]
  40ea8c:	cbz	w24, 40eb28 <sqrt@plt+0xd398>
  40ea90:	mov	x25, xzr
  40ea94:	b	40eaa8 <sqrt@plt+0xd318>
  40ea98:	bl	401510 <free@plt>
  40ea9c:	add	x25, x25, #0x1
  40eaa0:	cmp	x25, x24
  40eaa4:	b.eq	40eb1c <sqrt@plt+0xd38c>  // b.none
  40eaa8:	add	x26, x22, x25, lsl #4
  40eaac:	ldr	x0, [x26]
  40eab0:	cbz	x0, 40ea9c <sqrt@plt+0xd30c>
  40eab4:	mov	x27, x26
  40eab8:	ldr	x8, [x27, #8]!
  40eabc:	cbz	x8, 40ea98 <sqrt@plt+0xd308>
  40eac0:	bl	40fd34 <_ZdlPvm@@Base+0x418>
  40eac4:	ldr	w10, [x20, #8]
  40eac8:	ldr	x8, [x20]
  40eacc:	udiv	x9, x0, x10
  40ead0:	msub	x9, x9, x10, x0
  40ead4:	add	x11, x8, x9, lsl #4
  40ead8:	ldr	x12, [x11]
  40eadc:	cbz	x12, 40eafc <sqrt@plt+0xd36c>
  40eae0:	cmp	w9, #0x0
  40eae4:	csel	w9, w10, w9, eq  // eq = none
  40eae8:	sub	w9, w9, #0x1
  40eaec:	add	x11, x8, w9, uxtw #4
  40eaf0:	ldr	x12, [x11]
  40eaf4:	cbnz	x12, 40eae0 <sqrt@plt+0xd350>
  40eaf8:	mov	w9, w9
  40eafc:	ldr	x10, [x26]
  40eb00:	add	x8, x8, x9, lsl #4
  40eb04:	str	x10, [x11]
  40eb08:	ldr	x10, [x27]
  40eb0c:	str	x10, [x8, #8]
  40eb10:	b	40ea9c <sqrt@plt+0xd30c>
  40eb14:	mov	x25, xzr
  40eb18:	b	40eb94 <sqrt@plt+0xd404>
  40eb1c:	ldr	w28, [x20, #8]
  40eb20:	ldr	x26, [x20]
  40eb24:	mov	w25, w28
  40eb28:	udiv	x8, x23, x28
  40eb2c:	msub	x27, x8, x28, x23
  40eb30:	lsl	x8, x27, #4
  40eb34:	ldr	x8, [x26, x8]
  40eb38:	cbz	x8, 40eb54 <sqrt@plt+0xd3c4>
  40eb3c:	cmp	w27, #0x0
  40eb40:	csel	w8, w25, w27, eq  // eq = none
  40eb44:	sub	w27, w8, #0x1
  40eb48:	lsl	x8, x27, #4
  40eb4c:	ldr	x8, [x26, x8]
  40eb50:	cbnz	x8, 40eb3c <sqrt@plt+0xd3ac>
  40eb54:	cbz	x22, 40eb60 <sqrt@plt+0xd3d0>
  40eb58:	mov	x0, x22
  40eb5c:	bl	401640 <_ZdaPv@plt>
  40eb60:	mov	x0, x21
  40eb64:	bl	4014a0 <strlen@plt>
  40eb68:	add	x0, x0, #0x1
  40eb6c:	bl	4016a0 <malloc@plt>
  40eb70:	mov	x1, x21
  40eb74:	mov	x25, x0
  40eb78:	bl	401550 <strcpy@plt>
  40eb7c:	ldr	x8, [x20]
  40eb80:	add	x8, x8, w27, uxtw #4
  40eb84:	stp	x0, x19, [x8]
  40eb88:	ldr	w8, [x20, #12]
  40eb8c:	add	w8, w8, #0x1
  40eb90:	str	w8, [x20, #12]
  40eb94:	mov	x0, x25
  40eb98:	ldp	x20, x19, [sp, #80]
  40eb9c:	ldp	x22, x21, [sp, #64]
  40eba0:	ldp	x24, x23, [sp, #48]
  40eba4:	ldp	x26, x25, [sp, #32]
  40eba8:	ldp	x28, x27, [sp, #16]
  40ebac:	ldp	x29, x30, [sp], #96
  40ebb0:	ret
  40ebb4:	stp	x29, x30, [sp, #-48]!
  40ebb8:	stp	x22, x21, [sp, #16]
  40ebbc:	stp	x20, x19, [sp, #32]
  40ebc0:	mov	x29, sp
  40ebc4:	mov	x19, x1
  40ebc8:	mov	x20, x0
  40ebcc:	cbnz	x1, 40ebe0 <sqrt@plt+0xd450>
  40ebd0:	adrp	x1, 413000 <_ZdlPvm@@Base+0x36e4>
  40ebd4:	add	x1, x1, #0x109
  40ebd8:	mov	w0, #0x28                  	// #40
  40ebdc:	bl	408890 <sqrt@plt+0x7100>
  40ebe0:	mov	x0, x19
  40ebe4:	bl	40fd34 <_ZdlPvm@@Base+0x418>
  40ebe8:	ldr	w22, [x20, #8]
  40ebec:	ldr	x20, [x20]
  40ebf0:	udiv	x8, x0, x22
  40ebf4:	msub	x21, x8, x22, x0
  40ebf8:	lsl	x8, x21, #4
  40ebfc:	ldr	x0, [x20, x8]
  40ec00:	cbz	x0, 40ec40 <sqrt@plt+0xd4b0>
  40ec04:	mov	x1, x19
  40ec08:	bl	401680 <strcmp@plt>
  40ec0c:	cbz	w0, 40ec38 <sqrt@plt+0xd4a8>
  40ec10:	cmp	w21, #0x0
  40ec14:	csel	w8, w22, w21, eq  // eq = none
  40ec18:	sub	w21, w8, #0x1
  40ec1c:	lsl	x8, x21, #4
  40ec20:	ldr	x0, [x20, x8]
  40ec24:	cbz	x0, 40ec40 <sqrt@plt+0xd4b0>
  40ec28:	mov	x1, x19
  40ec2c:	bl	401680 <strcmp@plt>
  40ec30:	cbnz	w0, 40ec10 <sqrt@plt+0xd480>
  40ec34:	mov	w21, w21
  40ec38:	add	x8, x20, x21, lsl #4
  40ec3c:	ldr	x0, [x8, #8]
  40ec40:	ldp	x20, x19, [sp, #32]
  40ec44:	ldp	x22, x21, [sp, #16]
  40ec48:	ldp	x29, x30, [sp], #48
  40ec4c:	ret
  40ec50:	stp	x29, x30, [sp, #-80]!
  40ec54:	str	x25, [sp, #16]
  40ec58:	stp	x24, x23, [sp, #32]
  40ec5c:	stp	x22, x21, [sp, #48]
  40ec60:	stp	x20, x19, [sp, #64]
  40ec64:	mov	x29, sp
  40ec68:	ldr	x21, [x1]
  40ec6c:	mov	x19, x1
  40ec70:	mov	x20, x0
  40ec74:	cbnz	x21, 40ec88 <sqrt@plt+0xd4f8>
  40ec78:	adrp	x1, 413000 <_ZdlPvm@@Base+0x36e4>
  40ec7c:	add	x1, x1, #0x109
  40ec80:	mov	w0, #0x28                  	// #40
  40ec84:	bl	408890 <sqrt@plt+0x7100>
  40ec88:	mov	x0, x21
  40ec8c:	bl	40fd34 <_ZdlPvm@@Base+0x418>
  40ec90:	ldr	w24, [x20, #8]
  40ec94:	ldr	x25, [x20]
  40ec98:	udiv	x8, x0, x24
  40ec9c:	msub	x23, x8, x24, x0
  40eca0:	lsl	x8, x23, #4
  40eca4:	ldr	x22, [x25, x8]
  40eca8:	cbz	x22, 40ecfc <sqrt@plt+0xd56c>
  40ecac:	mov	x0, x22
  40ecb0:	mov	x1, x21
  40ecb4:	bl	401680 <strcmp@plt>
  40ecb8:	cbz	w0, 40ece8 <sqrt@plt+0xd558>
  40ecbc:	cmp	w23, #0x0
  40ecc0:	csel	w8, w24, w23, eq  // eq = none
  40ecc4:	sub	w23, w8, #0x1
  40ecc8:	lsl	x8, x23, #4
  40eccc:	ldr	x22, [x25, x8]
  40ecd0:	cbz	x22, 40ecfc <sqrt@plt+0xd56c>
  40ecd4:	mov	x0, x22
  40ecd8:	mov	x1, x21
  40ecdc:	bl	401680 <strcmp@plt>
  40ece0:	cbnz	w0, 40ecbc <sqrt@plt+0xd52c>
  40ece4:	mov	w23, w23
  40ece8:	str	x22, [x19]
  40ecec:	ldr	x8, [x20]
  40ecf0:	add	x8, x8, x23, lsl #4
  40ecf4:	ldr	x0, [x8, #8]
  40ecf8:	b	40ed00 <sqrt@plt+0xd570>
  40ecfc:	mov	x0, xzr
  40ed00:	ldp	x20, x19, [sp, #64]
  40ed04:	ldp	x22, x21, [sp, #48]
  40ed08:	ldp	x24, x23, [sp, #32]
  40ed0c:	ldr	x25, [sp, #16]
  40ed10:	ldp	x29, x30, [sp], #80
  40ed14:	ret
  40ed18:	str	x1, [x0]
  40ed1c:	str	wzr, [x0, #8]
  40ed20:	ret
  40ed24:	ldr	x10, [x0]
  40ed28:	ldr	w8, [x0, #8]
  40ed2c:	ldr	w9, [x10, #8]
  40ed30:	cmp	w8, w9
  40ed34:	b.cs	40ed5c <sqrt@plt+0xd5cc>  // b.hs, b.nlast
  40ed38:	ldr	x10, [x10]
  40ed3c:	add	x11, x10, x8, lsl #4
  40ed40:	ldr	x12, [x11]
  40ed44:	cbnz	x12, 40ed64 <sqrt@plt+0xd5d4>
  40ed48:	add	x8, x8, #0x1
  40ed4c:	cmp	w9, w8
  40ed50:	add	x11, x11, #0x10
  40ed54:	str	w8, [x0, #8]
  40ed58:	b.ne	40ed40 <sqrt@plt+0xd5b0>  // b.any
  40ed5c:	mov	w0, wzr
  40ed60:	ret
  40ed64:	str	x12, [x1]
  40ed68:	add	x9, x10, w8, uxtw #4
  40ed6c:	ldr	x9, [x9, #8]
  40ed70:	add	w8, w8, #0x1
  40ed74:	str	x9, [x2]
  40ed78:	str	w8, [x0, #8]
  40ed7c:	mov	w0, #0x1                   	// #1
  40ed80:	ret
  40ed84:	mov	w8, #0xffffffff            	// #-1
  40ed88:	str	w8, [x0]
  40ed8c:	str	xzr, [x0, #8]
  40ed90:	ret
  40ed94:	stp	x29, x30, [sp, #-32]!
  40ed98:	str	x19, [sp, #16]
  40ed9c:	mov	x29, sp
  40eda0:	mov	w8, #0x11                  	// #17
  40eda4:	mov	x19, x0
  40eda8:	str	w8, [x0, #8]
  40edac:	mov	w0, #0x110                 	// #272
  40edb0:	bl	401440 <_Znam@plt>
  40edb4:	mov	w8, #0xffffffff            	// #-1
  40edb8:	str	xzr, [x0, #8]
  40edbc:	str	xzr, [x0, #24]
  40edc0:	str	xzr, [x0, #40]
  40edc4:	str	xzr, [x0, #56]
  40edc8:	str	xzr, [x0, #72]
  40edcc:	str	xzr, [x0, #88]
  40edd0:	str	xzr, [x0, #104]
  40edd4:	str	xzr, [x0, #120]
  40edd8:	str	xzr, [x0, #136]
  40eddc:	str	xzr, [x0, #152]
  40ede0:	str	xzr, [x0, #168]
  40ede4:	str	xzr, [x0, #184]
  40ede8:	str	xzr, [x0, #200]
  40edec:	str	xzr, [x0, #216]
  40edf0:	str	xzr, [x0, #232]
  40edf4:	str	xzr, [x0, #248]
  40edf8:	str	xzr, [x0, #264]
  40edfc:	str	w8, [x0]
  40ee00:	str	w8, [x0, #16]
  40ee04:	str	w8, [x0, #32]
  40ee08:	str	w8, [x0, #48]
  40ee0c:	str	w8, [x0, #64]
  40ee10:	str	w8, [x0, #80]
  40ee14:	str	w8, [x0, #96]
  40ee18:	str	w8, [x0, #112]
  40ee1c:	str	w8, [x0, #128]
  40ee20:	str	w8, [x0, #144]
  40ee24:	str	w8, [x0, #160]
  40ee28:	str	w8, [x0, #176]
  40ee2c:	str	w8, [x0, #192]
  40ee30:	str	w8, [x0, #208]
  40ee34:	str	w8, [x0, #224]
  40ee38:	str	w8, [x0, #240]
  40ee3c:	str	w8, [x0, #256]
  40ee40:	str	x0, [x19]
  40ee44:	str	wzr, [x19, #12]
  40ee48:	ldr	x19, [sp, #16]
  40ee4c:	ldp	x29, x30, [sp], #32
  40ee50:	ret
  40ee54:	stp	x29, x30, [sp, #-48]!
  40ee58:	stp	x20, x19, [sp, #32]
  40ee5c:	mov	x19, x0
  40ee60:	ldr	w9, [x0, #8]
  40ee64:	ldr	x0, [x0]
  40ee68:	str	x21, [sp, #16]
  40ee6c:	mov	x29, sp
  40ee70:	cbz	w9, 40eeac <sqrt@plt+0xd71c>
  40ee74:	mov	x20, xzr
  40ee78:	mov	w21, #0x8                   	// #8
  40ee7c:	b	40ee90 <sqrt@plt+0xd700>
  40ee80:	add	x20, x20, #0x1
  40ee84:	cmp	x20, w9, uxtw
  40ee88:	add	x21, x21, #0x10
  40ee8c:	b.cs	40eeac <sqrt@plt+0xd71c>  // b.hs, b.nlast
  40ee90:	ldr	x8, [x0, x21]
  40ee94:	cbz	x8, 40ee80 <sqrt@plt+0xd6f0>
  40ee98:	mov	x0, x8
  40ee9c:	bl	401640 <_ZdaPv@plt>
  40eea0:	ldr	w9, [x19, #8]
  40eea4:	ldr	x0, [x19]
  40eea8:	b	40ee80 <sqrt@plt+0xd6f0>
  40eeac:	cbz	x0, 40eec0 <sqrt@plt+0xd730>
  40eeb0:	ldp	x20, x19, [sp, #32]
  40eeb4:	ldr	x21, [sp, #16]
  40eeb8:	ldp	x29, x30, [sp], #48
  40eebc:	b	401640 <_ZdaPv@plt>
  40eec0:	ldp	x20, x19, [sp, #32]
  40eec4:	ldr	x21, [sp, #16]
  40eec8:	ldp	x29, x30, [sp], #48
  40eecc:	ret
  40eed0:	stp	x29, x30, [sp, #-80]!
  40eed4:	stp	x26, x25, [sp, #16]
  40eed8:	stp	x24, x23, [sp, #32]
  40eedc:	stp	x22, x21, [sp, #48]
  40eee0:	stp	x20, x19, [sp, #64]
  40eee4:	mov	x29, sp
  40eee8:	mov	x19, x2
  40eeec:	mov	w21, w1
  40eef0:	mov	x20, x0
  40eef4:	tbz	w1, #31, 40ef08 <sqrt@plt+0xd778>
  40eef8:	adrp	x1, 413000 <_ZdlPvm@@Base+0x36e4>
  40eefc:	add	x1, x1, #0x109
  40ef00:	mov	w0, #0x2c                  	// #44
  40ef04:	bl	408890 <sqrt@plt+0x7100>
  40ef08:	ldr	w23, [x20, #8]
  40ef0c:	ldr	x22, [x20]
  40ef10:	udiv	w8, w21, w23
  40ef14:	msub	w24, w8, w23, w21
  40ef18:	lsl	x8, x24, #4
  40ef1c:	ldr	w8, [x22, x8]
  40ef20:	tbnz	w8, #31, 40ef70 <sqrt@plt+0xd7e0>
  40ef24:	cmp	w8, w21
  40ef28:	b.eq	40ef50 <sqrt@plt+0xd7c0>  // b.none
  40ef2c:	cmp	w24, #0x0
  40ef30:	csel	w8, w23, w24, eq  // eq = none
  40ef34:	sub	w24, w8, #0x1
  40ef38:	lsl	x8, x24, #4
  40ef3c:	ldr	w8, [x22, x8]
  40ef40:	tbnz	w8, #31, 40ef70 <sqrt@plt+0xd7e0>
  40ef44:	cmp	w8, w21
  40ef48:	b.ne	40ef2c <sqrt@plt+0xd79c>  // b.any
  40ef4c:	mov	w24, w24
  40ef50:	add	x8, x22, x24, lsl #4
  40ef54:	ldr	x0, [x8, #8]
  40ef58:	cbz	x0, 40ef64 <sqrt@plt+0xd7d4>
  40ef5c:	bl	401640 <_ZdaPv@plt>
  40ef60:	ldr	x22, [x20]
  40ef64:	add	x8, x22, x24, lsl #4
  40ef68:	str	x19, [x8, #8]
  40ef6c:	b	40f0e4 <sqrt@plt+0xd954>
  40ef70:	cbz	x19, 40f0e4 <sqrt@plt+0xd954>
  40ef74:	ldr	w8, [x20, #12]
  40ef78:	add	w8, w8, w8, lsl #1
  40ef7c:	cmp	w8, w23, lsl #1
  40ef80:	b.cc	40f0cc <sqrt@plt+0xd93c>  // b.lo, b.ul, b.last
  40ef84:	mov	w0, w23
  40ef88:	bl	40fdb0 <_ZdlPvm@@Base+0x494>
  40ef8c:	mov	w26, w0
  40ef90:	lsl	x24, x26, #4
  40ef94:	mov	w25, w0
  40ef98:	str	w0, [x20, #8]
  40ef9c:	mov	x0, x24
  40efa0:	bl	401440 <_Znam@plt>
  40efa4:	cbz	w25, 40f014 <sqrt@plt+0xd884>
  40efa8:	subs	x8, x24, #0x10
  40efac:	b.eq	40eff4 <sqrt@plt+0xd864>  // b.none
  40efb0:	lsr	x8, x8, #4
  40efb4:	add	x9, x8, #0x1
  40efb8:	and	x10, x9, #0x1ffffffffffffffe
  40efbc:	add	x11, x0, #0x10
  40efc0:	add	x8, x0, x10, lsl #4
  40efc4:	mov	w12, #0xffffffff            	// #-1
  40efc8:	mov	x13, x10
  40efcc:	stur	w12, [x11, #-16]
  40efd0:	str	w12, [x11]
  40efd4:	stur	xzr, [x11, #-8]
  40efd8:	str	xzr, [x11, #8]
  40efdc:	subs	x13, x13, #0x2
  40efe0:	add	x11, x11, #0x20
  40efe4:	b.ne	40efcc <sqrt@plt+0xd83c>  // b.any
  40efe8:	cmp	x9, x10
  40efec:	b.ne	40eff8 <sqrt@plt+0xd868>  // b.any
  40eff0:	b	40f014 <sqrt@plt+0xd884>
  40eff4:	mov	x8, x0
  40eff8:	add	x9, x0, x24
  40effc:	mov	w10, #0xffffffff            	// #-1
  40f000:	str	w10, [x8]
  40f004:	str	xzr, [x8, #8]
  40f008:	add	x8, x8, #0x10
  40f00c:	cmp	x8, x9
  40f010:	b.ne	40f000 <sqrt@plt+0xd870>  // b.any
  40f014:	str	x0, [x20]
  40f018:	cbz	w23, 40f088 <sqrt@plt+0xd8f8>
  40f01c:	mov	x8, xzr
  40f020:	b	40f03c <sqrt@plt+0xd8ac>
  40f024:	str	w9, [x12]
  40f028:	add	x9, x0, x11, lsl #4
  40f02c:	str	x10, [x9, #8]
  40f030:	add	x8, x8, #0x1
  40f034:	cmp	x8, x23
  40f038:	b.eq	40f088 <sqrt@plt+0xd8f8>  // b.none
  40f03c:	lsl	x9, x8, #4
  40f040:	ldr	w9, [x22, x9]
  40f044:	tbnz	w9, #31, 40f030 <sqrt@plt+0xd8a0>
  40f048:	add	x10, x22, x8, lsl #4
  40f04c:	ldr	x10, [x10, #8]
  40f050:	cbz	x10, 40f030 <sqrt@plt+0xd8a0>
  40f054:	udiv	w11, w9, w26
  40f058:	msub	w11, w11, w26, w9
  40f05c:	add	x12, x0, w11, uxtw #4
  40f060:	ldr	w13, [x12]
  40f064:	tbnz	w13, #31, 40f024 <sqrt@plt+0xd894>
  40f068:	cmp	w11, #0x0
  40f06c:	csel	w11, w26, w11, eq  // eq = none
  40f070:	sub	w11, w11, #0x1
  40f074:	add	x12, x0, w11, uxtw #4
  40f078:	ldr	w13, [x12]
  40f07c:	tbz	w13, #31, 40f068 <sqrt@plt+0xd8d8>
  40f080:	mov	w11, w11
  40f084:	b	40f024 <sqrt@plt+0xd894>
  40f088:	udiv	w8, w21, w26
  40f08c:	msub	w24, w8, w26, w21
  40f090:	lsl	x8, x24, #4
  40f094:	ldr	w8, [x0, x8]
  40f098:	tbnz	w8, #31, 40f0b4 <sqrt@plt+0xd924>
  40f09c:	cmp	w24, #0x0
  40f0a0:	csel	w8, w26, w24, eq  // eq = none
  40f0a4:	sub	w24, w8, #0x1
  40f0a8:	lsl	x8, x24, #4
  40f0ac:	ldr	w8, [x0, x8]
  40f0b0:	tbz	w8, #31, 40f09c <sqrt@plt+0xd90c>
  40f0b4:	cbz	x22, 40f0c8 <sqrt@plt+0xd938>
  40f0b8:	mov	x0, x22
  40f0bc:	bl	401640 <_ZdaPv@plt>
  40f0c0:	ldr	x22, [x20]
  40f0c4:	b	40f0cc <sqrt@plt+0xd93c>
  40f0c8:	mov	x22, x0
  40f0cc:	add	x8, x22, w24, uxtw #4
  40f0d0:	str	w21, [x8]
  40f0d4:	str	x19, [x8, #8]
  40f0d8:	ldr	w8, [x20, #12]
  40f0dc:	add	w8, w8, #0x1
  40f0e0:	str	w8, [x20, #12]
  40f0e4:	ldp	x20, x19, [sp, #64]
  40f0e8:	ldp	x22, x21, [sp, #48]
  40f0ec:	ldp	x24, x23, [sp, #32]
  40f0f0:	ldp	x26, x25, [sp, #16]
  40f0f4:	ldp	x29, x30, [sp], #80
  40f0f8:	ret
  40f0fc:	stp	x29, x30, [sp, #-32]!
  40f100:	stp	x20, x19, [sp, #16]
  40f104:	mov	x29, sp
  40f108:	mov	w19, w1
  40f10c:	mov	x20, x0
  40f110:	tbz	w1, #31, 40f124 <sqrt@plt+0xd994>
  40f114:	adrp	x1, 413000 <_ZdlPvm@@Base+0x36e4>
  40f118:	add	x1, x1, #0x109
  40f11c:	mov	w0, #0x2c                  	// #44
  40f120:	bl	408890 <sqrt@plt+0x7100>
  40f124:	ldr	w10, [x20, #8]
  40f128:	ldr	x8, [x20]
  40f12c:	udiv	w9, w19, w10
  40f130:	msub	w9, w9, w10, w19
  40f134:	lsl	x11, x9, #4
  40f138:	ldr	w11, [x8, x11]
  40f13c:	tbnz	w11, #31, 40f180 <sqrt@plt+0xd9f0>
  40f140:	cmp	w11, w19
  40f144:	b.eq	40f16c <sqrt@plt+0xd9dc>  // b.none
  40f148:	cmp	w9, #0x0
  40f14c:	csel	w9, w10, w9, eq  // eq = none
  40f150:	sub	w9, w9, #0x1
  40f154:	lsl	x11, x9, #4
  40f158:	ldr	w11, [x8, x11]
  40f15c:	tbnz	w11, #31, 40f180 <sqrt@plt+0xd9f0>
  40f160:	cmp	w11, w19
  40f164:	b.ne	40f148 <sqrt@plt+0xd9b8>  // b.any
  40f168:	mov	w9, w9
  40f16c:	add	x8, x8, x9, lsl #4
  40f170:	ldr	x0, [x8, #8]
  40f174:	ldp	x20, x19, [sp, #16]
  40f178:	ldp	x29, x30, [sp], #32
  40f17c:	ret
  40f180:	mov	x0, xzr
  40f184:	ldp	x20, x19, [sp, #16]
  40f188:	ldp	x29, x30, [sp], #32
  40f18c:	ret
  40f190:	str	x1, [x0]
  40f194:	str	wzr, [x0, #8]
  40f198:	ret
  40f19c:	ldr	x8, [x0]
  40f1a0:	ldr	w10, [x0, #8]
  40f1a4:	ldr	w9, [x8, #8]
  40f1a8:	cmp	w10, w9
  40f1ac:	b.cs	40f1d4 <sqrt@plt+0xda44>  // b.hs, b.nlast
  40f1b0:	ldr	x8, [x8]
  40f1b4:	add	x11, x8, x10, lsl #4
  40f1b8:	ldr	w12, [x11]
  40f1bc:	tbz	w12, #31, 40f1dc <sqrt@plt+0xda4c>
  40f1c0:	add	w10, w10, #0x1
  40f1c4:	cmp	w9, w10
  40f1c8:	add	x11, x11, #0x10
  40f1cc:	str	w10, [x0, #8]
  40f1d0:	b.ne	40f1b8 <sqrt@plt+0xda28>  // b.any
  40f1d4:	mov	w0, wzr
  40f1d8:	ret
  40f1dc:	str	w12, [x1]
  40f1e0:	ldr	w9, [x0, #8]
  40f1e4:	add	x8, x8, x9, lsl #4
  40f1e8:	ldr	x8, [x8, #8]
  40f1ec:	add	w9, w9, #0x1
  40f1f0:	str	x8, [x2]
  40f1f4:	str	w9, [x0, #8]
  40f1f8:	mov	w0, #0x1                   	// #1
  40f1fc:	ret
  40f200:	stp	x29, x30, [sp, #-64]!
  40f204:	str	x23, [sp, #16]
  40f208:	stp	x22, x21, [sp, #32]
  40f20c:	stp	x20, x19, [sp, #48]
  40f210:	mov	x29, sp
  40f214:	mov	w21, #0x11                  	// #17
  40f218:	mov	x19, x0
  40f21c:	str	wzr, [x0]
  40f220:	str	w21, [x0, #16]
  40f224:	mov	w0, #0x110                 	// #272
  40f228:	bl	401440 <_Znam@plt>
  40f22c:	mov	x20, x0
  40f230:	movi	v0.2d, #0x0
  40f234:	stp	q0, q0, [x0]
  40f238:	stp	q0, q0, [x0, #32]
  40f23c:	stp	q0, q0, [x0, #64]
  40f240:	stp	q0, q0, [x0, #96]
  40f244:	stp	q0, q0, [x0, #128]
  40f248:	stp	q0, q0, [x0, #160]
  40f24c:	stp	q0, q0, [x0, #192]
  40f250:	stp	q0, q0, [x0, #224]
  40f254:	str	q0, [x0, #256]
  40f258:	str	x0, [x19, #8]
  40f25c:	str	wzr, [x19, #20]
  40f260:	str	w21, [x19, #2080]
  40f264:	mov	w0, #0x110                 	// #272
  40f268:	bl	401440 <_Znam@plt>
  40f26c:	add	x20, x19, #0x818
  40f270:	mov	w8, #0xffffffff            	// #-1
  40f274:	str	xzr, [x0, #8]
  40f278:	str	xzr, [x0, #24]
  40f27c:	str	xzr, [x0, #40]
  40f280:	str	xzr, [x0, #56]
  40f284:	str	xzr, [x0, #72]
  40f288:	str	xzr, [x0, #88]
  40f28c:	str	xzr, [x0, #104]
  40f290:	str	xzr, [x0, #120]
  40f294:	str	xzr, [x0, #136]
  40f298:	str	xzr, [x0, #152]
  40f29c:	str	xzr, [x0, #168]
  40f2a0:	str	xzr, [x0, #184]
  40f2a4:	str	xzr, [x0, #200]
  40f2a8:	str	xzr, [x0, #216]
  40f2ac:	str	xzr, [x0, #232]
  40f2b0:	str	xzr, [x0, #248]
  40f2b4:	str	xzr, [x0, #264]
  40f2b8:	str	w8, [x0]
  40f2bc:	str	w8, [x0, #16]
  40f2c0:	str	w8, [x0, #32]
  40f2c4:	str	w8, [x0, #48]
  40f2c8:	str	w8, [x0, #64]
  40f2cc:	str	w8, [x0, #80]
  40f2d0:	str	w8, [x0, #96]
  40f2d4:	str	w8, [x0, #112]
  40f2d8:	str	w8, [x0, #128]
  40f2dc:	str	w8, [x0, #144]
  40f2e0:	str	w8, [x0, #160]
  40f2e4:	str	w8, [x0, #176]
  40f2e8:	str	w8, [x0, #192]
  40f2ec:	str	w8, [x0, #208]
  40f2f0:	str	w8, [x0, #224]
  40f2f4:	str	w8, [x0, #240]
  40f2f8:	str	w8, [x0, #256]
  40f2fc:	str	x0, [x20], #12
  40f300:	add	x0, x19, #0x18
  40f304:	mov	w2, #0x800                 	// #2048
  40f308:	mov	w1, wzr
  40f30c:	bl	401520 <memset@plt>
  40f310:	mov	w2, #0x804                 	// #2052
  40f314:	mov	x0, x20
  40f318:	mov	w1, wzr
  40f31c:	bl	401520 <memset@plt>
  40f320:	ldp	x20, x19, [sp, #48]
  40f324:	ldp	x22, x21, [sp, #32]
  40f328:	ldr	x23, [sp, #16]
  40f32c:	ldp	x29, x30, [sp], #64
  40f330:	ret
  40f334:	mov	x21, x0
  40f338:	mov	x22, xzr
  40f33c:	mov	x23, xzr
  40f340:	ldr	x0, [x20, x22]
  40f344:	bl	401510 <free@plt>
  40f348:	ldr	w8, [x19, #16]
  40f34c:	ldr	x20, [x19, #8]
  40f350:	add	x23, x23, #0x1
  40f354:	add	x22, x22, #0x10
  40f358:	cmp	x23, x8
  40f35c:	b.cc	40f340 <sqrt@plt+0xdbb0>  // b.lo, b.ul, b.last
  40f360:	cbz	x20, 40f36c <sqrt@plt+0xdbdc>
  40f364:	mov	x0, x20
  40f368:	bl	401640 <_ZdaPv@plt>
  40f36c:	mov	x0, x21
  40f370:	bl	401720 <_Unwind_Resume@plt>
  40f374:	stp	x29, x30, [sp, #-48]!
  40f378:	stp	x20, x19, [sp, #32]
  40f37c:	mov	x19, x0
  40f380:	ldr	w9, [x0, #2080]
  40f384:	ldr	x0, [x0, #2072]
  40f388:	str	x21, [sp, #16]
  40f38c:	mov	x29, sp
  40f390:	cbz	w9, 40f3cc <sqrt@plt+0xdc3c>
  40f394:	mov	x20, xzr
  40f398:	mov	w21, #0x8                   	// #8
  40f39c:	b	40f3b0 <sqrt@plt+0xdc20>
  40f3a0:	add	x20, x20, #0x1
  40f3a4:	cmp	x20, w9, uxtw
  40f3a8:	add	x21, x21, #0x10
  40f3ac:	b.cs	40f3cc <sqrt@plt+0xdc3c>  // b.hs, b.nlast
  40f3b0:	ldr	x8, [x0, x21]
  40f3b4:	cbz	x8, 40f3a0 <sqrt@plt+0xdc10>
  40f3b8:	mov	x0, x8
  40f3bc:	bl	401640 <_ZdaPv@plt>
  40f3c0:	ldr	w9, [x19, #2080]
  40f3c4:	ldr	x0, [x19, #2072]
  40f3c8:	b	40f3a0 <sqrt@plt+0xdc10>
  40f3cc:	cbz	x0, 40f3d4 <sqrt@plt+0xdc44>
  40f3d0:	bl	401640 <_ZdaPv@plt>
  40f3d4:	ldr	w8, [x19, #16]
  40f3d8:	ldr	x0, [x19, #8]
  40f3dc:	cbz	w8, 40f408 <sqrt@plt+0xdc78>
  40f3e0:	mov	x20, xzr
  40f3e4:	mov	x21, xzr
  40f3e8:	ldr	x0, [x0, x20]
  40f3ec:	bl	401510 <free@plt>
  40f3f0:	ldr	w8, [x19, #16]
  40f3f4:	ldr	x0, [x19, #8]
  40f3f8:	add	x21, x21, #0x1
  40f3fc:	add	x20, x20, #0x10
  40f400:	cmp	x21, x8
  40f404:	b.cc	40f3e8 <sqrt@plt+0xdc58>  // b.lo, b.ul, b.last
  40f408:	cbz	x0, 40f41c <sqrt@plt+0xdc8c>
  40f40c:	ldp	x20, x19, [sp, #32]
  40f410:	ldr	x21, [sp, #16]
  40f414:	ldp	x29, x30, [sp], #48
  40f418:	b	401640 <_ZdaPv@plt>
  40f41c:	ldp	x20, x19, [sp, #32]
  40f420:	ldr	x21, [sp, #16]
  40f424:	ldp	x29, x30, [sp], #48
  40f428:	ret
  40f42c:	stp	x29, x30, [sp, #-48]!
  40f430:	str	x21, [sp, #16]
  40f434:	stp	x20, x19, [sp, #32]
  40f438:	mov	x29, sp
  40f43c:	add	x21, x0, w1, uxtb #3
  40f440:	ldr	x20, [x21, #24]!
  40f444:	cbnz	x20, 40f4a4 <sqrt@plt+0xdd14>
  40f448:	mov	w8, #0x6863                	// #26723
  40f44c:	mov	x19, x0
  40f450:	movk	w8, #0x7261, lsl #16
  40f454:	add	x9, x29, #0x18
  40f458:	and	w0, w1, #0xff
  40f45c:	str	w8, [x29, #24]
  40f460:	add	x20, x9, #0x4
  40f464:	bl	40e7ec <sqrt@plt+0xd05c>
  40f468:	mov	x1, x0
  40f46c:	mov	x0, x20
  40f470:	bl	401550 <strcpy@plt>
  40f474:	mov	w0, #0x10                  	// #16
  40f478:	bl	40f86c <_Znwm@@Base>
  40f47c:	ldr	w8, [x19]
  40f480:	mov	w9, #0xffffffff            	// #-1
  40f484:	mov	x20, x0
  40f488:	add	w10, w8, #0x1
  40f48c:	str	w10, [x19]
  40f490:	stp	w8, w9, [x0]
  40f494:	add	x0, x29, #0x18
  40f498:	bl	4104e8 <_ZdlPvm@@Base+0xbcc>
  40f49c:	str	x0, [x20, #8]
  40f4a0:	str	x20, [x21]
  40f4a4:	mov	x0, x20
  40f4a8:	ldp	x20, x19, [sp, #32]
  40f4ac:	ldr	x21, [sp, #16]
  40f4b0:	ldp	x29, x30, [sp], #48
  40f4b4:	ret
  40f4b8:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40f4bc:	add	x8, x8, #0xfe0
  40f4c0:	mov	w1, w0
  40f4c4:	mov	x0, x8
  40f4c8:	b	40f5b4 <sqrt@plt+0xde24>
  40f4cc:	sub	sp, sp, #0x30
  40f4d0:	stp	x29, x30, [sp, #16]
  40f4d4:	stp	x20, x19, [sp, #32]
  40f4d8:	add	x29, sp, #0x10
  40f4dc:	mov	x19, x0
  40f4e0:	cbz	x0, 40f4f4 <sqrt@plt+0xdd64>
  40f4e4:	ldrb	w8, [x19]
  40f4e8:	orr	w8, w8, #0x20
  40f4ec:	cmp	w8, #0x20
  40f4f0:	b.ne	40f504 <sqrt@plt+0xdd74>  // b.any
  40f4f4:	adrp	x1, 413000 <_ZdlPvm@@Base+0x36e4>
  40f4f8:	add	x1, x1, #0x109
  40f4fc:	mov	w0, #0x96                  	// #150
  40f500:	bl	408890 <sqrt@plt+0x7100>
  40f504:	ldrb	w8, [x19, #1]
  40f508:	cbz	w8, 40f528 <sqrt@plt+0xdd98>
  40f50c:	mov	x1, x19
  40f510:	ldp	x20, x19, [sp, #32]
  40f514:	ldp	x29, x30, [sp, #16]
  40f518:	adrp	x0, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40f51c:	add	x0, x0, #0xfe0
  40f520:	add	sp, sp, #0x30
  40f524:	b	40f6bc <sqrt@plt+0xdf2c>
  40f528:	ldrb	w0, [x19]
  40f52c:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40f530:	add	x8, x8, #0xfe0
  40f534:	add	x20, x8, x0, lsl #3
  40f538:	ldr	x19, [x20, #24]!
  40f53c:	cbnz	x19, 40f598 <sqrt@plt+0xde08>
  40f540:	mov	w8, #0x6863                	// #26723
  40f544:	movk	w8, #0x7261, lsl #16
  40f548:	add	x9, sp, #0x8
  40f54c:	str	w8, [sp, #8]
  40f550:	add	x19, x9, #0x4
  40f554:	bl	40e7ec <sqrt@plt+0xd05c>
  40f558:	mov	x1, x0
  40f55c:	mov	x0, x19
  40f560:	bl	401550 <strcpy@plt>
  40f564:	mov	w0, #0x10                  	// #16
  40f568:	bl	40f86c <_Znwm@@Base>
  40f56c:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40f570:	ldr	w9, [x8, #4064]
  40f574:	mov	w10, #0xffffffff            	// #-1
  40f578:	mov	x19, x0
  40f57c:	add	w11, w9, #0x1
  40f580:	stp	w9, w10, [x0]
  40f584:	add	x0, sp, #0x8
  40f588:	str	w11, [x8, #4064]
  40f58c:	bl	4104e8 <_ZdlPvm@@Base+0xbcc>
  40f590:	str	x0, [x19, #8]
  40f594:	str	x19, [x20]
  40f598:	mov	x0, x19
  40f59c:	ldp	x20, x19, [sp, #32]
  40f5a0:	ldp	x29, x30, [sp, #16]
  40f5a4:	add	sp, sp, #0x30
  40f5a8:	ret
  40f5ac:	ldr	x0, [x0, #8]
  40f5b0:	ret
  40f5b4:	stp	x29, x30, [sp, #-48]!
  40f5b8:	stp	x22, x21, [sp, #16]
  40f5bc:	stp	x20, x19, [sp, #32]
  40f5c0:	mov	x29, sp
  40f5c4:	mov	w19, w1
  40f5c8:	cmp	w1, #0xff
  40f5cc:	mov	x20, x0
  40f5d0:	b.hi	40f60c <sqrt@plt+0xde7c>  // b.pmore
  40f5d4:	add	x8, x20, w19, uxtw #3
  40f5d8:	ldr	x21, [x8, #2088]
  40f5dc:	cbnz	x21, 40f6a8 <sqrt@plt+0xdf18>
  40f5e0:	mov	w0, #0x10                  	// #16
  40f5e4:	add	x22, x8, #0x828
  40f5e8:	bl	40f86c <_Znwm@@Base>
  40f5ec:	ldr	w8, [x20]
  40f5f0:	mov	x21, x0
  40f5f4:	add	w9, w8, #0x1
  40f5f8:	str	w9, [x20]
  40f5fc:	stp	w8, w19, [x0]
  40f600:	str	xzr, [x0, #8]
  40f604:	str	x0, [x22]
  40f608:	b	40f6a8 <sqrt@plt+0xdf18>
  40f60c:	tbz	w19, #31, 40f620 <sqrt@plt+0xde90>
  40f610:	adrp	x1, 413000 <_ZdlPvm@@Base+0x36e4>
  40f614:	add	x1, x1, #0x109
  40f618:	mov	w0, #0x2c                  	// #44
  40f61c:	bl	408890 <sqrt@plt+0x7100>
  40f620:	ldr	w10, [x20, #2080]
  40f624:	ldr	x8, [x20, #2072]
  40f628:	udiv	w9, w19, w10
  40f62c:	msub	w9, w9, w10, w19
  40f630:	lsl	x11, x9, #4
  40f634:	ldr	w11, [x8, x11]
  40f638:	tbnz	w11, #31, 40f674 <sqrt@plt+0xdee4>
  40f63c:	cmp	w11, w19
  40f640:	b.eq	40f668 <sqrt@plt+0xded8>  // b.none
  40f644:	cmp	w9, #0x0
  40f648:	csel	w9, w10, w9, eq  // eq = none
  40f64c:	sub	w9, w9, #0x1
  40f650:	lsl	x11, x9, #4
  40f654:	ldr	w11, [x8, x11]
  40f658:	tbnz	w11, #31, 40f674 <sqrt@plt+0xdee4>
  40f65c:	cmp	w11, w19
  40f660:	b.ne	40f644 <sqrt@plt+0xdeb4>  // b.any
  40f664:	mov	w9, w9
  40f668:	add	x8, x8, x9, lsl #4
  40f66c:	ldr	x21, [x8, #8]
  40f670:	cbnz	x21, 40f6a8 <sqrt@plt+0xdf18>
  40f674:	mov	w0, #0x10                  	// #16
  40f678:	add	x22, x20, #0x818
  40f67c:	bl	401440 <_Znam@plt>
  40f680:	ldr	w8, [x20]
  40f684:	mov	x21, x0
  40f688:	mov	w1, w19
  40f68c:	mov	x2, x21
  40f690:	add	w9, w8, #0x1
  40f694:	str	w9, [x20]
  40f698:	stp	w8, w19, [x0]
  40f69c:	str	xzr, [x0, #8]
  40f6a0:	mov	x0, x22
  40f6a4:	bl	40eed0 <sqrt@plt+0xd740>
  40f6a8:	mov	x0, x21
  40f6ac:	ldp	x20, x19, [sp, #32]
  40f6b0:	ldp	x22, x21, [sp, #16]
  40f6b4:	ldp	x29, x30, [sp], #48
  40f6b8:	ret
  40f6bc:	sub	sp, sp, #0x60
  40f6c0:	stp	x29, x30, [sp, #16]
  40f6c4:	str	x25, [sp, #32]
  40f6c8:	stp	x24, x23, [sp, #48]
  40f6cc:	stp	x22, x21, [sp, #64]
  40f6d0:	stp	x20, x19, [sp, #80]
  40f6d4:	add	x29, sp, #0x10
  40f6d8:	ldrb	w8, [x1]
  40f6dc:	mov	x20, x1
  40f6e0:	mov	x19, x0
  40f6e4:	cmp	w8, #0x63
  40f6e8:	b.ne	40f7a4 <sqrt@plt+0xe014>  // b.any
  40f6ec:	ldrb	w8, [x20, #1]
  40f6f0:	cmp	w8, #0x68
  40f6f4:	b.ne	40f7a4 <sqrt@plt+0xe014>  // b.any
  40f6f8:	ldrb	w8, [x20, #2]
  40f6fc:	cmp	w8, #0x61
  40f700:	b.ne	40f7a4 <sqrt@plt+0xe014>  // b.any
  40f704:	ldrb	w8, [x20, #3]
  40f708:	cmp	w8, #0x72
  40f70c:	b.ne	40f7a4 <sqrt@plt+0xe014>  // b.any
  40f710:	add	x21, x20, #0x4
  40f714:	add	x1, sp, #0x8
  40f718:	mov	w2, #0xa                   	// #10
  40f71c:	mov	x0, x21
  40f720:	bl	401500 <strtol@plt>
  40f724:	ldr	x8, [sp, #8]
  40f728:	cmp	x8, x21
  40f72c:	b.eq	40f7a4 <sqrt@plt+0xe014>  // b.none
  40f730:	cmp	x0, #0xff
  40f734:	b.hi	40f7a4 <sqrt@plt+0xe014>  // b.pmore
  40f738:	ldrb	w8, [x8]
  40f73c:	cbnz	w8, 40f7a4 <sqrt@plt+0xe014>
  40f740:	add	x21, x19, x0, lsl #3
  40f744:	ldr	x22, [x21, #24]!
  40f748:	cbnz	x22, 40f84c <sqrt@plt+0xe0bc>
  40f74c:	mov	w8, #0x6863                	// #26723
  40f750:	movk	w8, #0x7261, lsl #16
  40f754:	add	x9, x29, #0x18
  40f758:	str	w8, [x29, #24]
  40f75c:	add	x20, x9, #0x4
  40f760:	bl	40e7ec <sqrt@plt+0xd05c>
  40f764:	mov	x1, x0
  40f768:	mov	x0, x20
  40f76c:	bl	401550 <strcpy@plt>
  40f770:	mov	w0, #0x10                  	// #16
  40f774:	bl	40f86c <_Znwm@@Base>
  40f778:	ldr	w8, [x19]
  40f77c:	mov	w9, #0xffffffff            	// #-1
  40f780:	mov	x22, x0
  40f784:	add	w10, w8, #0x1
  40f788:	str	w10, [x19]
  40f78c:	stp	w8, w9, [x0]
  40f790:	add	x0, x29, #0x18
  40f794:	bl	4104e8 <_ZdlPvm@@Base+0xbcc>
  40f798:	str	x0, [x22, #8]
  40f79c:	str	x22, [x21]
  40f7a0:	b	40f84c <sqrt@plt+0xe0bc>
  40f7a4:	mov	x0, x20
  40f7a8:	bl	40fd34 <_ZdlPvm@@Base+0x418>
  40f7ac:	mov	x21, x19
  40f7b0:	ldr	x22, [x21, #8]!
  40f7b4:	ldr	w25, [x21, #8]
  40f7b8:	udiv	x8, x0, x25
  40f7bc:	msub	x24, x8, x25, x0
  40f7c0:	lsl	x8, x24, #4
  40f7c4:	ldr	x23, [x22, x8]
  40f7c8:	cbz	x23, 40f818 <sqrt@plt+0xe088>
  40f7cc:	mov	x0, x23
  40f7d0:	mov	x1, x20
  40f7d4:	bl	401680 <strcmp@plt>
  40f7d8:	cbz	w0, 40f808 <sqrt@plt+0xe078>
  40f7dc:	cmp	w24, #0x0
  40f7e0:	csel	w8, w25, w24, eq  // eq = none
  40f7e4:	sub	w24, w8, #0x1
  40f7e8:	lsl	x8, x24, #4
  40f7ec:	ldr	x23, [x22, x8]
  40f7f0:	cbz	x23, 40f818 <sqrt@plt+0xe088>
  40f7f4:	mov	x0, x23
  40f7f8:	mov	x1, x20
  40f7fc:	bl	401680 <strcmp@plt>
  40f800:	cbnz	w0, 40f7dc <sqrt@plt+0xe04c>
  40f804:	mov	w24, w24
  40f808:	add	x8, x22, x24, lsl #4
  40f80c:	ldr	x22, [x8, #8]
  40f810:	mov	x20, x23
  40f814:	cbnz	x22, 40f84c <sqrt@plt+0xe0bc>
  40f818:	mov	w0, #0x10                  	// #16
  40f81c:	bl	401440 <_Znam@plt>
  40f820:	ldr	w8, [x19]
  40f824:	mov	x22, x0
  40f828:	mov	w9, #0xffffffff            	// #-1
  40f82c:	mov	x1, x20
  40f830:	add	w10, w8, #0x1
  40f834:	str	w10, [x19]
  40f838:	stp	w8, w9, [x0]
  40f83c:	mov	x0, x21
  40f840:	mov	x2, x22
  40f844:	bl	40e994 <sqrt@plt+0xd204>
  40f848:	str	x0, [x22, #8]
  40f84c:	mov	x0, x22
  40f850:	ldp	x20, x19, [sp, #80]
  40f854:	ldp	x22, x21, [sp, #64]
  40f858:	ldp	x24, x23, [sp, #48]
  40f85c:	ldr	x25, [sp, #32]
  40f860:	ldp	x29, x30, [sp, #16]
  40f864:	add	sp, sp, #0x60
  40f868:	ret

000000000040f86c <_Znwm@@Base>:
  40f86c:	stp	x29, x30, [sp, #-32]!
  40f870:	str	x19, [sp, #16]
  40f874:	mov	x29, sp
  40f878:	and	x8, x0, #0xffffffff
  40f87c:	cmp	x0, #0x0
  40f880:	csinc	x0, x8, xzr, ne  // ne = any
  40f884:	bl	4016a0 <malloc@plt>
  40f888:	cbz	x0, 40f898 <_Znwm@@Base+0x2c>
  40f88c:	ldr	x19, [sp, #16]
  40f890:	ldp	x29, x30, [sp], #32
  40f894:	ret
  40f898:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  40f89c:	ldr	x19, [x8, #1000]
  40f8a0:	cbz	x19, 40f8d0 <_Znwm@@Base+0x64>
  40f8a4:	mov	x0, x19
  40f8a8:	bl	4014a0 <strlen@plt>
  40f8ac:	mov	x2, x0
  40f8b0:	mov	w0, #0x2                   	// #2
  40f8b4:	mov	x1, x19
  40f8b8:	bl	401690 <write@plt>
  40f8bc:	adrp	x1, 411000 <_ZdlPvm@@Base+0x16e4>
  40f8c0:	add	x1, x1, #0xa08
  40f8c4:	mov	w0, #0x2                   	// #2
  40f8c8:	mov	w2, #0x2                   	// #2
  40f8cc:	bl	401690 <write@plt>
  40f8d0:	adrp	x0, 413000 <_ZdlPvm@@Base+0x36e4>
  40f8d4:	add	x0, x0, #0x12b
  40f8d8:	bl	40f8e4 <_Znwm@@Base+0x78>
  40f8dc:	mov	w0, #0xffffffff            	// #-1
  40f8e0:	bl	401540 <_exit@plt>
  40f8e4:	stp	x29, x30, [sp, #-32]!
  40f8e8:	str	x19, [sp, #16]
  40f8ec:	mov	x29, sp
  40f8f0:	mov	x19, x0
  40f8f4:	bl	4014a0 <strlen@plt>
  40f8f8:	mov	x1, x19
  40f8fc:	ldr	x19, [sp, #16]
  40f900:	mov	x2, x0
  40f904:	mov	w0, #0x2                   	// #2
  40f908:	ldp	x29, x30, [sp], #32
  40f90c:	b	401690 <write@plt>

000000000040f910 <_ZdlPv@@Base>:
  40f910:	cbz	x0, 40f918 <_ZdlPv@@Base+0x8>
  40f914:	b	401510 <free@plt>
  40f918:	ret

000000000040f91c <_ZdlPvm@@Base>:
  40f91c:	cbz	x0, 40f924 <_ZdlPvm@@Base+0x8>
  40f920:	b	401510 <free@plt>
  40f924:	ret
  40f928:	stp	x29, x30, [sp, #-32]!
  40f92c:	str	x19, [sp, #16]
  40f930:	mov	x29, sp
  40f934:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  40f938:	ldr	w9, [x8, #992]
  40f93c:	cbz	w9, 40f94c <_ZdlPvm@@Base+0x30>
  40f940:	ldr	x19, [sp, #16]
  40f944:	ldp	x29, x30, [sp], #32
  40f948:	ret
  40f94c:	mov	w9, #0x1                   	// #1
  40f950:	mov	w0, #0x61                  	// #97
  40f954:	mov	w2, #0x4a5                 	// #1189
  40f958:	mov	w3, #0x349                 	// #841
  40f95c:	mov	w1, wzr
  40f960:	str	w9, [x8, #992]
  40f964:	bl	40fb4c <_ZdlPvm@@Base+0x230>
  40f968:	mov	w0, #0x62                  	// #98
  40f96c:	mov	w1, #0x8                   	// #8
  40f970:	mov	w2, #0x586                 	// #1414
  40f974:	mov	w3, #0x3e8                 	// #1000
  40f978:	bl	40fb4c <_ZdlPvm@@Base+0x230>
  40f97c:	mov	w0, #0x63                  	// #99
  40f980:	mov	w1, #0x10                  	// #16
  40f984:	mov	w2, #0x511                 	// #1297
  40f988:	mov	w3, #0x395                 	// #917
  40f98c:	bl	40fb4c <_ZdlPvm@@Base+0x230>
  40f990:	mov	w0, #0x64                  	// #100
  40f994:	mov	w1, #0x18                  	// #24
  40f998:	mov	w2, #0x442                 	// #1090
  40f99c:	mov	w3, #0x303                 	// #771
  40f9a0:	bl	40fb4c <_ZdlPvm@@Base+0x230>
  40f9a4:	mov	w0, #0x7                   	// #7
  40f9a8:	bl	401440 <_Znam@plt>
  40f9ac:	adrp	x10, 413000 <_ZdlPvm@@Base+0x36e4>
  40f9b0:	ldr	q0, [x10, #320]
  40f9b4:	mov	w8, #0x656c                	// #25964
  40f9b8:	mov	w9, #0x6574                	// #25972
  40f9bc:	adrp	x19, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  40f9c0:	movk	w8, #0x7474, lsl #16
  40f9c4:	movk	w9, #0x72, lsl #16
  40f9c8:	add	x19, x19, #0x308
  40f9cc:	str	w8, [x0]
  40f9d0:	stur	w9, [x0, #3]
  40f9d4:	str	x0, [x19]
  40f9d8:	mov	w0, #0x6                   	// #6
  40f9dc:	stur	q0, [x19, #8]
  40f9e0:	bl	401440 <_Znam@plt>
  40f9e4:	adrp	x9, 413000 <_ZdlPvm@@Base+0x36e4>
  40f9e8:	mov	w8, #0x656c                	// #25964
  40f9ec:	ldr	q0, [x9, #336]
  40f9f0:	movk	w8, #0x6167, lsl #16
  40f9f4:	str	w8, [x0]
  40f9f8:	mov	w8, #0x6c                  	// #108
  40f9fc:	strh	w8, [x0, #4]
  40fa00:	str	x0, [x19, #24]
  40fa04:	mov	w0, #0x8                   	// #8
  40fa08:	str	q0, [x19, #32]
  40fa0c:	bl	401440 <_Znam@plt>
  40fa10:	adrp	x8, 413000 <_ZdlPvm@@Base+0x36e4>
  40fa14:	ldr	q0, [x8, #352]
  40fa18:	mov	x8, #0x6174                	// #24948
  40fa1c:	movk	x8, #0x6c62, lsl #16
  40fa20:	movk	x8, #0x696f, lsl #32
  40fa24:	movk	x8, #0x64, lsl #48
  40fa28:	str	x8, [x0]
  40fa2c:	str	x0, [x19, #48]
  40fa30:	mov	w0, #0x7                   	// #7
  40fa34:	stur	q0, [x19, #56]
  40fa38:	bl	401440 <_Znam@plt>
  40fa3c:	mov	w8, #0x656c                	// #25964
  40fa40:	adrp	x9, 413000 <_ZdlPvm@@Base+0x36e4>
  40fa44:	movk	w8, #0x6764, lsl #16
  40fa48:	ldr	q0, [x9, #368]
  40fa4c:	str	w8, [x0]
  40fa50:	mov	w8, #0x6567                	// #25959
  40fa54:	movk	w8, #0x72, lsl #16
  40fa58:	stur	w8, [x0, #3]
  40fa5c:	str	x0, [x19, #72]
  40fa60:	mov	w0, #0xa                   	// #10
  40fa64:	str	q0, [x19, #80]
  40fa68:	bl	401440 <_Znam@plt>
  40fa6c:	adrp	x9, 413000 <_ZdlPvm@@Base+0x36e4>
  40fa70:	add	x9, x9, #0x1d7
  40fa74:	adrp	x10, 413000 <_ZdlPvm@@Base+0x36e4>
  40fa78:	ldr	x9, [x9]
  40fa7c:	ldr	q0, [x10, #384]
  40fa80:	mov	w8, #0x74                  	// #116
  40fa84:	str	x0, [x19, #96]
  40fa88:	strh	w8, [x0, #8]
  40fa8c:	str	x9, [x0]
  40fa90:	mov	w0, #0xa                   	// #10
  40fa94:	stur	q0, [x19, #104]
  40fa98:	bl	401440 <_Znam@plt>
  40fa9c:	adrp	x9, 410000 <_ZdlPvm@@Base+0x6e4>
  40faa0:	add	x9, x9, #0xffd
  40faa4:	adrp	x10, 413000 <_ZdlPvm@@Base+0x36e4>
  40faa8:	ldr	x9, [x9]
  40faac:	ldr	q0, [x10, #400]
  40fab0:	mov	w8, #0x65                  	// #101
  40fab4:	str	x0, [x19, #120]
  40fab8:	strh	w8, [x0, #8]
  40fabc:	str	x9, [x0]
  40fac0:	mov	w0, #0x6                   	// #6
  40fac4:	str	q0, [x19, #128]
  40fac8:	bl	401440 <_Znam@plt>
  40facc:	adrp	x9, 413000 <_ZdlPvm@@Base+0x36e4>
  40fad0:	mov	w8, #0x6f63                	// #28515
  40fad4:	ldr	q0, [x9, #416]
  40fad8:	movk	w8, #0x316d, lsl #16
  40fadc:	str	w8, [x0]
  40fae0:	mov	w8, #0x30                  	// #48
  40fae4:	strh	w8, [x0, #4]
  40fae8:	str	x0, [x19, #144]
  40faec:	mov	w0, #0x8                   	// #8
  40faf0:	stur	q0, [x19, #152]
  40faf4:	bl	401440 <_Znam@plt>
  40faf8:	adrp	x8, 413000 <_ZdlPvm@@Base+0x36e4>
  40fafc:	ldr	q0, [x8, #432]
  40fb00:	mov	x8, #0x6f6d                	// #28525
  40fb04:	movk	x8, #0x616e, lsl #16
  40fb08:	movk	x8, #0x6372, lsl #32
  40fb0c:	movk	x8, #0x68, lsl #48
  40fb10:	str	x8, [x0]
  40fb14:	str	x0, [x19, #168]
  40fb18:	mov	w0, #0x3                   	// #3
  40fb1c:	str	q0, [x19, #176]
  40fb20:	bl	401440 <_Znam@plt>
  40fb24:	adrp	x9, 413000 <_ZdlPvm@@Base+0x36e4>
  40fb28:	ldr	q0, [x9, #448]
  40fb2c:	mov	w8, #0x6c64                	// #27748
  40fb30:	strh	w8, [x0]
  40fb34:	strb	wzr, [x0, #2]
  40fb38:	str	x0, [x19, #192]
  40fb3c:	stur	q0, [x19, #200]
  40fb40:	ldr	x19, [sp, #16]
  40fb44:	ldp	x29, x30, [sp], #32
  40fb48:	ret
  40fb4c:	str	d10, [sp, #-96]!
  40fb50:	stp	d9, d8, [sp, #8]
  40fb54:	stp	x29, x30, [sp, #24]
  40fb58:	str	x25, [sp, #40]
  40fb5c:	stp	x24, x23, [sp, #48]
  40fb60:	stp	x22, x21, [sp, #64]
  40fb64:	stp	x20, x19, [sp, #80]
  40fb68:	mov	x29, sp
  40fb6c:	mov	w19, w0
  40fb70:	mov	w0, #0x3                   	// #3
  40fb74:	mov	w20, w3
  40fb78:	mov	w21, w2
  40fb7c:	mov	w22, w1
  40fb80:	bl	401440 <_Znam@plt>
  40fb84:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  40fb88:	add	x8, x8, #0x8
  40fb8c:	mov	w9, #0x18                  	// #24
  40fb90:	smaddl	x22, w22, w9, x8
  40fb94:	mov	x9, #0x6666666666666666    	// #7378697629483820646
  40fb98:	movk	x9, #0x4039, lsl #48
  40fb9c:	mov	w8, #0x30                  	// #48
  40fba0:	scvtf	d0, w21
  40fba4:	scvtf	d1, w20
  40fba8:	fmov	d8, x9
  40fbac:	strb	w19, [x0]
  40fbb0:	sturh	w8, [x0, #1]
  40fbb4:	fdiv	d0, d0, d8
  40fbb8:	fdiv	d9, d1, d8
  40fbbc:	str	x0, [x22]
  40fbc0:	mov	w0, #0x3                   	// #3
  40fbc4:	stp	d0, d9, [x22, #8]
  40fbc8:	bl	401440 <_Znam@plt>
  40fbcc:	cmp	w21, #0x0
  40fbd0:	mov	w8, #0x31                  	// #49
  40fbd4:	cinc	w9, w21, lt  // lt = tstop
  40fbd8:	sturh	w8, [x0, #1]
  40fbdc:	asr	w8, w9, #1
  40fbe0:	scvtf	d0, w8
  40fbe4:	strb	w19, [x0]
  40fbe8:	str	x0, [x22, #24]
  40fbec:	fdiv	d10, d0, d8
  40fbf0:	add	w8, w21, #0x3
  40fbf4:	add	w9, w21, #0x7
  40fbf8:	add	w10, w21, #0xf
  40fbfc:	mov	w0, #0x3                   	// #3
  40fc00:	stp	d9, d10, [x22, #32]
  40fc04:	csel	w23, w8, w21, lt  // lt = tstop
  40fc08:	csel	w24, w9, w21, lt  // lt = tstop
  40fc0c:	csel	w21, w10, w21, lt  // lt = tstop
  40fc10:	bl	401440 <_Znam@plt>
  40fc14:	cmp	w20, #0x0
  40fc18:	mov	w8, #0x32                  	// #50
  40fc1c:	cinc	w9, w20, lt  // lt = tstop
  40fc20:	sturh	w8, [x0, #1]
  40fc24:	asr	w8, w9, #1
  40fc28:	scvtf	d0, w8
  40fc2c:	strb	w19, [x0]
  40fc30:	str	x0, [x22, #48]
  40fc34:	fdiv	d9, d0, d8
  40fc38:	add	w8, w20, #0x3
  40fc3c:	add	w9, w20, #0x7
  40fc40:	mov	w0, #0x3                   	// #3
  40fc44:	stp	d10, d9, [x22, #56]
  40fc48:	asr	w23, w23, #2
  40fc4c:	csel	w25, w8, w20, lt  // lt = tstop
  40fc50:	csel	w20, w9, w20, lt  // lt = tstop
  40fc54:	bl	401440 <_Znam@plt>
  40fc58:	mov	w8, #0x33                  	// #51
  40fc5c:	scvtf	d0, w23
  40fc60:	strb	w19, [x0]
  40fc64:	str	x0, [x22, #72]
  40fc68:	sturh	w8, [x0, #1]
  40fc6c:	fdiv	d10, d0, d8
  40fc70:	mov	w0, #0x3                   	// #3
  40fc74:	stp	d9, d10, [x22, #80]
  40fc78:	asr	w23, w25, #2
  40fc7c:	bl	401440 <_Znam@plt>
  40fc80:	mov	w8, #0x34                  	// #52
  40fc84:	scvtf	d0, w23
  40fc88:	strb	w19, [x0]
  40fc8c:	str	x0, [x22, #96]
  40fc90:	sturh	w8, [x0, #1]
  40fc94:	fdiv	d9, d0, d8
  40fc98:	mov	w0, #0x3                   	// #3
  40fc9c:	stp	d10, d9, [x22, #104]
  40fca0:	asr	w23, w24, #3
  40fca4:	bl	401440 <_Znam@plt>
  40fca8:	mov	w8, #0x35                  	// #53
  40fcac:	scvtf	d0, w23
  40fcb0:	strb	w19, [x0]
  40fcb4:	str	x0, [x22, #120]
  40fcb8:	sturh	w8, [x0, #1]
  40fcbc:	fdiv	d10, d0, d8
  40fcc0:	mov	w0, #0x3                   	// #3
  40fcc4:	stp	d9, d10, [x22, #128]
  40fcc8:	asr	w20, w20, #3
  40fccc:	bl	401440 <_Znam@plt>
  40fcd0:	mov	w8, #0x36                  	// #54
  40fcd4:	scvtf	d0, w20
  40fcd8:	strb	w19, [x0]
  40fcdc:	str	x0, [x22, #144]
  40fce0:	sturh	w8, [x0, #1]
  40fce4:	fdiv	d9, d0, d8
  40fce8:	mov	w0, #0x3                   	// #3
  40fcec:	stp	d10, d9, [x22, #152]
  40fcf0:	asr	w20, w21, #4
  40fcf4:	bl	401440 <_Znam@plt>
  40fcf8:	scvtf	d0, w20
  40fcfc:	fdiv	d0, d0, d8
  40fd00:	strb	w19, [x0]
  40fd04:	str	x0, [x22, #168]
  40fd08:	stp	d9, d0, [x22, #176]
  40fd0c:	ldp	x20, x19, [sp, #80]
  40fd10:	ldp	x22, x21, [sp, #64]
  40fd14:	ldp	x24, x23, [sp, #48]
  40fd18:	ldr	x25, [sp, #40]
  40fd1c:	ldp	x29, x30, [sp, #24]
  40fd20:	ldp	d9, d8, [sp, #8]
  40fd24:	mov	w8, #0x37                  	// #55
  40fd28:	sturh	w8, [x0, #1]
  40fd2c:	ldr	d10, [sp], #96
  40fd30:	ret
  40fd34:	stp	x29, x30, [sp, #-32]!
  40fd38:	str	x19, [sp, #16]
  40fd3c:	mov	x29, sp
  40fd40:	mov	x19, x0
  40fd44:	cbz	x0, 40fd88 <_ZdlPvm@@Base+0x46c>
  40fd48:	ldrb	w9, [x19]
  40fd4c:	cbz	w9, 40fda0 <_ZdlPvm@@Base+0x484>
  40fd50:	mov	x0, xzr
  40fd54:	add	x8, x19, #0x1
  40fd58:	lsl	x10, x0, #4
  40fd5c:	add	x10, x10, w9, uxtb
  40fd60:	ldrb	w9, [x8], #1
  40fd64:	and	x11, x10, #0xf0000000
  40fd68:	and	x12, x10, #0xffffffff0fffffff
  40fd6c:	eor	x11, x12, x11, lsr #24
  40fd70:	tst	x10, #0xf0000000
  40fd74:	csel	x0, x10, x11, eq  // eq = none
  40fd78:	cbnz	w9, 40fd58 <_ZdlPvm@@Base+0x43c>
  40fd7c:	ldr	x19, [sp, #16]
  40fd80:	ldp	x29, x30, [sp], #32
  40fd84:	ret
  40fd88:	adrp	x1, 413000 <_ZdlPvm@@Base+0x36e4>
  40fd8c:	add	x1, x1, #0x1ea
  40fd90:	mov	w0, #0x1b                  	// #27
  40fd94:	bl	408890 <sqrt@plt+0x7100>
  40fd98:	ldrb	w9, [x19]
  40fd9c:	cbnz	w9, 40fd50 <_ZdlPvm@@Base+0x434>
  40fda0:	mov	x0, xzr
  40fda4:	ldr	x19, [sp, #16]
  40fda8:	ldp	x29, x30, [sp], #32
  40fdac:	ret
  40fdb0:	stp	x29, x30, [sp, #-48]!
  40fdb4:	stp	x22, x21, [sp, #16]
  40fdb8:	stp	x20, x19, [sp, #32]
  40fdbc:	mov	x29, sp
  40fdc0:	cmp	w0, #0x65
  40fdc4:	b.cs	40fddc <_ZdlPvm@@Base+0x4c0>  // b.hs, b.nlast
  40fdc8:	mov	w0, #0x65                  	// #101
  40fdcc:	ldp	x20, x19, [sp, #32]
  40fdd0:	ldp	x22, x21, [sp, #16]
  40fdd4:	ldp	x29, x30, [sp], #48
  40fdd8:	ret
  40fddc:	adrp	x22, 413000 <_ZdlPvm@@Base+0x36e4>
  40fde0:	adrp	x20, 413000 <_ZdlPvm@@Base+0x36e4>
  40fde4:	adrp	x21, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  40fde8:	mov	w19, w0
  40fdec:	mov	w0, #0x65                  	// #101
  40fdf0:	add	x22, x22, #0x220
  40fdf4:	add	x20, x20, #0x207
  40fdf8:	add	x21, x21, #0xed8
  40fdfc:	b	40fe0c <_ZdlPvm@@Base+0x4f0>
  40fe00:	ldr	w0, [x22], #4
  40fe04:	cmp	w0, w19
  40fe08:	b.hi	40fdcc <_ZdlPvm@@Base+0x4b0>  // b.pmore
  40fe0c:	cbnz	w0, 40fe00 <_ZdlPvm@@Base+0x4e4>
  40fe10:	mov	x0, x20
  40fe14:	mov	x1, x21
  40fe18:	mov	x2, x21
  40fe1c:	mov	x3, x21
  40fe20:	bl	409a98 <sqrt@plt+0x8308>
  40fe24:	b	40fe00 <_ZdlPvm@@Base+0x4e4>
  40fe28:	stp	x29, x30, [sp, #-80]!
  40fe2c:	stp	x26, x25, [sp, #16]
  40fe30:	stp	x24, x23, [sp, #32]
  40fe34:	stp	x22, x21, [sp, #48]
  40fe38:	stp	x20, x19, [sp, #64]
  40fe3c:	mov	x29, sp
  40fe40:	mov	w22, w4
  40fe44:	mov	x20, x2
  40fe48:	mov	x23, x1
  40fe4c:	mov	x19, x0
  40fe50:	cbz	w3, 40fe6c <_ZdlPvm@@Base+0x550>
  40fe54:	adrp	x0, 413000 <_ZdlPvm@@Base+0x36e4>
  40fe58:	add	x0, x0, #0x274
  40fe5c:	bl	4016c0 <getenv@plt>
  40fe60:	mov	x21, x0
  40fe64:	cbnz	x23, 40fe74 <_ZdlPvm@@Base+0x558>
  40fe68:	b	40fea4 <_ZdlPvm@@Base+0x588>
  40fe6c:	mov	x21, xzr
  40fe70:	cbz	x23, 40fea4 <_ZdlPvm@@Base+0x588>
  40fe74:	mov	x0, x23
  40fe78:	bl	4016c0 <getenv@plt>
  40fe7c:	mov	x23, x0
  40fe80:	cbz	x0, 40fea4 <_ZdlPvm@@Base+0x588>
  40fe84:	ldrb	w8, [x23]
  40fe88:	cbz	w8, 40fecc <_ZdlPvm@@Base+0x5b0>
  40fe8c:	mov	x0, x23
  40fe90:	bl	4014a0 <strlen@plt>
  40fe94:	add	x25, x0, #0x1
  40fe98:	mov	w24, #0x1                   	// #1
  40fe9c:	cbnz	x21, 40feb0 <_ZdlPvm@@Base+0x594>
  40fea0:	b	40fed8 <_ZdlPvm@@Base+0x5bc>
  40fea4:	mov	w24, wzr
  40fea8:	mov	x25, xzr
  40feac:	cbz	x21, 40fed8 <_ZdlPvm@@Base+0x5bc>
  40feb0:	ldrb	w8, [x21]
  40feb4:	cbz	w8, 40fed8 <_ZdlPvm@@Base+0x5bc>
  40feb8:	mov	x0, x21
  40febc:	bl	4014a0 <strlen@plt>
  40fec0:	add	x26, x0, #0x1
  40fec4:	cbnz	x20, 40fee0 <_ZdlPvm@@Base+0x5c4>
  40fec8:	b	40fef4 <_ZdlPvm@@Base+0x5d8>
  40fecc:	mov	x25, xzr
  40fed0:	mov	w24, #0x1                   	// #1
  40fed4:	cbnz	x21, 40feb0 <_ZdlPvm@@Base+0x594>
  40fed8:	mov	x26, xzr
  40fedc:	cbz	x20, 40fef4 <_ZdlPvm@@Base+0x5d8>
  40fee0:	ldrb	w8, [x20]
  40fee4:	cbz	w8, 40fef4 <_ZdlPvm@@Base+0x5d8>
  40fee8:	mov	x0, x20
  40feec:	bl	4014a0 <strlen@plt>
  40fef0:	b	40fef8 <_ZdlPvm@@Base+0x5dc>
  40fef4:	mov	x0, xzr
  40fef8:	cmp	w22, #0x0
  40fefc:	mov	w8, #0x3                   	// #3
  40ff00:	csinc	x8, x8, xzr, ne  // ne = any
  40ff04:	add	x8, x8, x25
  40ff08:	add	x8, x8, x26
  40ff0c:	add	x0, x8, x0
  40ff10:	bl	401440 <_Znam@plt>
  40ff14:	str	x0, [x19]
  40ff18:	strb	wzr, [x0]
  40ff1c:	cbz	w24, 40ff44 <_ZdlPvm@@Base+0x628>
  40ff20:	ldrb	w8, [x23]
  40ff24:	cbz	w8, 40ff44 <_ZdlPvm@@Base+0x628>
  40ff28:	mov	x1, x23
  40ff2c:	bl	401760 <strcat@plt>
  40ff30:	ldr	x23, [x19]
  40ff34:	mov	x0, x23
  40ff38:	bl	4014a0 <strlen@plt>
  40ff3c:	mov	w8, #0x3a                  	// #58
  40ff40:	strh	w8, [x23, x0]
  40ff44:	cbz	w22, 40ff70 <_ZdlPvm@@Base+0x654>
  40ff48:	ldr	x22, [x19]
  40ff4c:	mov	x0, x22
  40ff50:	bl	4014a0 <strlen@plt>
  40ff54:	mov	w8, #0x2e                  	// #46
  40ff58:	strh	w8, [x22, x0]
  40ff5c:	ldr	x22, [x19]
  40ff60:	mov	x0, x22
  40ff64:	bl	4014a0 <strlen@plt>
  40ff68:	mov	w8, #0x3a                  	// #58
  40ff6c:	strh	w8, [x22, x0]
  40ff70:	cbz	x21, 40ff9c <_ZdlPvm@@Base+0x680>
  40ff74:	ldrb	w8, [x21]
  40ff78:	cbz	w8, 40ff9c <_ZdlPvm@@Base+0x680>
  40ff7c:	ldr	x0, [x19]
  40ff80:	mov	x1, x21
  40ff84:	bl	401760 <strcat@plt>
  40ff88:	ldr	x21, [x19]
  40ff8c:	mov	x0, x21
  40ff90:	bl	4014a0 <strlen@plt>
  40ff94:	mov	w8, #0x3a                  	// #58
  40ff98:	strh	w8, [x21, x0]
  40ff9c:	cbz	x20, 40ffb4 <_ZdlPvm@@Base+0x698>
  40ffa0:	ldrb	w8, [x20]
  40ffa4:	cbz	w8, 40ffb4 <_ZdlPvm@@Base+0x698>
  40ffa8:	ldr	x0, [x19]
  40ffac:	mov	x1, x20
  40ffb0:	bl	401760 <strcat@plt>
  40ffb4:	ldr	x0, [x19]
  40ffb8:	bl	4014a0 <strlen@plt>
  40ffbc:	str	w0, [x19, #8]
  40ffc0:	ldp	x20, x19, [sp, #64]
  40ffc4:	ldp	x22, x21, [sp, #48]
  40ffc8:	ldp	x24, x23, [sp, #32]
  40ffcc:	ldp	x26, x25, [sp, #16]
  40ffd0:	ldp	x29, x30, [sp], #80
  40ffd4:	ret
  40ffd8:	ldr	x0, [x0]
  40ffdc:	cbz	x0, 40ffe4 <_ZdlPvm@@Base+0x6c8>
  40ffe0:	b	401640 <_ZdaPv@plt>
  40ffe4:	ret
  40ffe8:	stp	x29, x30, [sp, #-80]!
  40ffec:	str	x25, [sp, #16]
  40fff0:	stp	x24, x23, [sp, #32]
  40fff4:	stp	x22, x21, [sp, #48]
  40fff8:	stp	x20, x19, [sp, #64]
  40fffc:	mov	x29, sp
  410000:	ldr	x19, [x0]
  410004:	mov	x24, x0
  410008:	mov	x20, x1
  41000c:	mov	x0, x19
  410010:	bl	4014a0 <strlen@plt>
  410014:	mov	x21, x0
  410018:	mov	x0, x20
  41001c:	bl	4014a0 <strlen@plt>
  410020:	mov	x23, x0
  410024:	add	w8, w21, w23
  410028:	add	w0, w8, #0x2
  41002c:	bl	401440 <_Znam@plt>
  410030:	ldr	w22, [x24, #8]
  410034:	str	x0, [x24]
  410038:	mov	x1, x19
  41003c:	mov	x25, x0
  410040:	sub	w24, w21, w22
  410044:	mov	x2, x24
  410048:	bl	401460 <memcpy@plt>
  41004c:	add	x24, x25, x24
  410050:	cbz	w22, 4100b0 <_ZdlPvm@@Base+0x794>
  410054:	and	x23, x23, #0xffffffff
  410058:	mov	x0, x24
  41005c:	mov	x1, x20
  410060:	mov	x2, x23
  410064:	bl	401460 <memcpy@plt>
  410068:	add	x20, x24, x23
  41006c:	mov	w8, #0x3a                  	// #58
  410070:	add	x9, x19, w21, uxtw
  410074:	strb	w8, [x20], #1
  410078:	sub	x1, x9, x22
  41007c:	mov	x0, x20
  410080:	mov	x2, x22
  410084:	bl	401460 <memcpy@plt>
  410088:	add	x8, x20, x22
  41008c:	strb	wzr, [x8]
  410090:	cbz	x19, 4100d8 <_ZdlPvm@@Base+0x7bc>
  410094:	mov	x0, x19
  410098:	ldp	x20, x19, [sp, #64]
  41009c:	ldp	x22, x21, [sp, #48]
  4100a0:	ldp	x24, x23, [sp, #32]
  4100a4:	ldr	x25, [sp, #16]
  4100a8:	ldp	x29, x30, [sp], #80
  4100ac:	b	401640 <_ZdaPv@plt>
  4100b0:	mov	w8, #0x3a                  	// #58
  4100b4:	strb	w8, [x24], #1
  4100b8:	and	x21, x23, #0xffffffff
  4100bc:	mov	x0, x24
  4100c0:	mov	x1, x20
  4100c4:	mov	x2, x21
  4100c8:	bl	401460 <memcpy@plt>
  4100cc:	add	x8, x24, x21
  4100d0:	strb	wzr, [x8]
  4100d4:	cbnz	x19, 410094 <_ZdlPvm@@Base+0x778>
  4100d8:	ldp	x20, x19, [sp, #64]
  4100dc:	ldp	x22, x21, [sp, #48]
  4100e0:	ldp	x24, x23, [sp, #32]
  4100e4:	ldr	x25, [sp, #16]
  4100e8:	ldp	x29, x30, [sp], #80
  4100ec:	ret
  4100f0:	sub	sp, sp, #0x70
  4100f4:	stp	x29, x30, [sp, #16]
  4100f8:	stp	x28, x27, [sp, #32]
  4100fc:	stp	x26, x25, [sp, #48]
  410100:	stp	x24, x23, [sp, #64]
  410104:	stp	x22, x21, [sp, #80]
  410108:	stp	x20, x19, [sp, #96]
  41010c:	add	x29, sp, #0x10
  410110:	mov	x19, x2
  410114:	mov	x20, x1
  410118:	mov	x21, x0
  41011c:	cbz	x1, 410130 <_ZdlPvm@@Base+0x814>
  410120:	ldrb	w8, [x20]
  410124:	cmp	w8, #0x2f
  410128:	b.ne	41014c <_ZdlPvm@@Base+0x830>  // b.any
  41012c:	b	41024c <_ZdlPvm@@Base+0x930>
  410130:	adrp	x1, 413000 <_ZdlPvm@@Base+0x36e4>
  410134:	add	x1, x1, #0x279
  410138:	mov	w0, #0x61                  	// #97
  41013c:	bl	408890 <sqrt@plt+0x7100>
  410140:	ldrb	w8, [x20]
  410144:	cmp	w8, #0x2f
  410148:	b.eq	41024c <_ZdlPvm@@Base+0x930>  // b.none
  41014c:	ldr	x23, [x21]
  410150:	ldrb	w8, [x23]
  410154:	cbz	w8, 41024c <_ZdlPvm@@Base+0x930>
  410158:	mov	x0, x20
  41015c:	str	x19, [sp, #8]
  410160:	bl	4014a0 <strlen@plt>
  410164:	and	x8, x0, #0xffffffff
  410168:	mov	x27, #0x1                   	// #1
  41016c:	adrp	x21, 412000 <_ZdlPvm@@Base+0x26e4>
  410170:	movk	x27, #0x8000, lsl #32
  410174:	mov	w28, #0x2f                  	// #47
  410178:	add	x19, x8, #0x1
  41017c:	add	x21, x21, #0xbcc
  410180:	mov	w1, #0x3a                  	// #58
  410184:	mov	x0, x23
  410188:	bl	401530 <strchr@plt>
  41018c:	mov	x22, x0
  410190:	cbz	x0, 4101c0 <_ZdlPvm@@Base+0x8a4>
  410194:	subs	x24, x22, x23
  410198:	b.ls	4101d4 <_ZdlPvm@@Base+0x8b8>  // b.plast
  41019c:	ldurb	w8, [x22, #-1]
  4101a0:	mov	w9, #0x1                   	// #1
  4101a4:	cmp	x8, #0x3f
  4101a8:	lsl	x8, x9, x8
  4101ac:	cset	w9, hi  // hi = pmore
  4101b0:	tst	x8, x27
  4101b4:	cset	w8, eq  // eq = none
  4101b8:	orr	w26, w9, w8
  4101bc:	b	4101d8 <_ZdlPvm@@Base+0x8bc>
  4101c0:	mov	x0, x23
  4101c4:	bl	4014a0 <strlen@plt>
  4101c8:	add	x22, x23, x0
  4101cc:	subs	x24, x22, x23
  4101d0:	b.hi	41019c <_ZdlPvm@@Base+0x880>  // b.pmore
  4101d4:	mov	w26, wzr
  4101d8:	add	x8, x19, x24
  4101dc:	add	x0, x8, x26
  4101e0:	bl	401440 <_Znam@plt>
  4101e4:	mov	x1, x23
  4101e8:	mov	x2, x24
  4101ec:	mov	x25, x0
  4101f0:	bl	401460 <memcpy@plt>
  4101f4:	cbz	w26, 4101fc <_ZdlPvm@@Base+0x8e0>
  4101f8:	strb	w28, [x25, x24]
  4101fc:	add	x8, x25, x24
  410200:	add	x0, x8, x26
  410204:	mov	x1, x20
  410208:	bl	401550 <strcpy@plt>
  41020c:	mov	x0, x25
  410210:	bl	4104e8 <_ZdlPvm@@Base+0xbcc>
  410214:	mov	x24, x0
  410218:	mov	x0, x25
  41021c:	bl	401640 <_ZdaPv@plt>
  410220:	mov	x0, x24
  410224:	mov	x1, x21
  410228:	bl	401670 <fopen@plt>
  41022c:	cbnz	x0, 410278 <_ZdlPvm@@Base+0x95c>
  410230:	mov	x0, x24
  410234:	bl	401510 <free@plt>
  410238:	ldrb	w8, [x22], #1
  41023c:	mov	x23, x22
  410240:	cbnz	w8, 410180 <_ZdlPvm@@Base+0x864>
  410244:	mov	x23, xzr
  410248:	b	410294 <_ZdlPvm@@Base+0x978>
  41024c:	adrp	x1, 412000 <_ZdlPvm@@Base+0x26e4>
  410250:	add	x1, x1, #0xbcc
  410254:	mov	x0, x20
  410258:	bl	401670 <fopen@plt>
  41025c:	mov	x23, x0
  410260:	cbz	x0, 410294 <_ZdlPvm@@Base+0x978>
  410264:	cbz	x19, 410294 <_ZdlPvm@@Base+0x978>
  410268:	mov	x0, x20
  41026c:	bl	4104e8 <_ZdlPvm@@Base+0xbcc>
  410270:	str	x0, [x19]
  410274:	b	410294 <_ZdlPvm@@Base+0x978>
  410278:	ldr	x8, [sp, #8]
  41027c:	mov	x23, x0
  410280:	cbz	x8, 41028c <_ZdlPvm@@Base+0x970>
  410284:	str	x24, [x8]
  410288:	b	410294 <_ZdlPvm@@Base+0x978>
  41028c:	mov	x0, x24
  410290:	bl	401510 <free@plt>
  410294:	mov	x0, x23
  410298:	ldp	x20, x19, [sp, #96]
  41029c:	ldp	x22, x21, [sp, #80]
  4102a0:	ldp	x24, x23, [sp, #64]
  4102a4:	ldp	x26, x25, [sp, #48]
  4102a8:	ldp	x28, x27, [sp, #32]
  4102ac:	ldp	x29, x30, [sp, #16]
  4102b0:	add	sp, sp, #0x70
  4102b4:	ret
  4102b8:	stp	x29, x30, [sp, #-96]!
  4102bc:	stp	x28, x27, [sp, #16]
  4102c0:	stp	x26, x25, [sp, #32]
  4102c4:	stp	x24, x23, [sp, #48]
  4102c8:	stp	x22, x21, [sp, #64]
  4102cc:	stp	x20, x19, [sp, #80]
  4102d0:	mov	x29, sp
  4102d4:	adrp	x8, 412000 <_ZdlPvm@@Base+0x26e4>
  4102d8:	add	x8, x8, #0xbcc
  4102dc:	cmp	x3, #0x0
  4102e0:	csel	x21, x8, x3, eq  // eq = none
  4102e4:	mov	x20, x1
  4102e8:	mov	x22, x0
  4102ec:	mov	w1, #0x72                  	// #114
  4102f0:	mov	x0, x21
  4102f4:	mov	x19, x2
  4102f8:	bl	401530 <strchr@plt>
  4102fc:	mov	x23, x0
  410300:	cbz	x20, 410438 <_ZdlPvm@@Base+0xb1c>
  410304:	adrp	x1, 412000 <_ZdlPvm@@Base+0x26e4>
  410308:	add	x1, x1, #0x776
  41030c:	mov	x0, x20
  410310:	bl	401680 <strcmp@plt>
  410314:	cbz	w0, 410438 <_ZdlPvm@@Base+0xb1c>
  410318:	cbz	x23, 410498 <_ZdlPvm@@Base+0xb7c>
  41031c:	ldrb	w8, [x20]
  410320:	cmp	w8, #0x2f
  410324:	b.eq	410498 <_ZdlPvm@@Base+0xb7c>  // b.none
  410328:	ldr	x23, [x22]
  41032c:	ldrb	w8, [x23]
  410330:	cbz	w8, 410498 <_ZdlPvm@@Base+0xb7c>
  410334:	mov	x0, x20
  410338:	bl	4014a0 <strlen@plt>
  41033c:	and	x8, x0, #0xffffffff
  410340:	add	x28, x8, #0x1
  410344:	mov	w26, #0x2f                  	// #47
  410348:	mov	w1, #0x3a                  	// #58
  41034c:	mov	x0, x23
  410350:	bl	401530 <strchr@plt>
  410354:	mov	x22, x0
  410358:	cbz	x0, 410390 <_ZdlPvm@@Base+0xa74>
  41035c:	subs	x24, x22, x23
  410360:	b.ls	4103a4 <_ZdlPvm@@Base+0xa88>  // b.plast
  410364:	ldurb	w8, [x22, #-1]
  410368:	mov	w9, #0x1                   	// #1
  41036c:	mov	x10, #0x1                   	// #1
  410370:	movk	x10, #0x8000, lsl #32
  410374:	cmp	x8, #0x3f
  410378:	lsl	x8, x9, x8
  41037c:	cset	w9, hi  // hi = pmore
  410380:	tst	x8, x10
  410384:	cset	w8, eq  // eq = none
  410388:	orr	w27, w9, w8
  41038c:	b	4103a8 <_ZdlPvm@@Base+0xa8c>
  410390:	mov	x0, x23
  410394:	bl	4014a0 <strlen@plt>
  410398:	add	x22, x23, x0
  41039c:	subs	x24, x22, x23
  4103a0:	b.hi	410364 <_ZdlPvm@@Base+0xa48>  // b.pmore
  4103a4:	mov	w27, wzr
  4103a8:	add	x8, x28, x24
  4103ac:	add	x0, x8, x27
  4103b0:	bl	401440 <_Znam@plt>
  4103b4:	mov	x1, x23
  4103b8:	mov	x2, x24
  4103bc:	mov	x25, x0
  4103c0:	bl	401460 <memcpy@plt>
  4103c4:	cbz	w27, 4103cc <_ZdlPvm@@Base+0xab0>
  4103c8:	strb	w26, [x25, x24]
  4103cc:	add	x8, x25, x24
  4103d0:	add	x0, x8, x27
  4103d4:	mov	x1, x20
  4103d8:	bl	401550 <strcpy@plt>
  4103dc:	mov	x0, x25
  4103e0:	bl	4104e8 <_ZdlPvm@@Base+0xbcc>
  4103e4:	mov	x24, x0
  4103e8:	mov	x0, x25
  4103ec:	bl	401640 <_ZdaPv@plt>
  4103f0:	mov	x0, x24
  4103f4:	mov	x1, x21
  4103f8:	bl	401670 <fopen@plt>
  4103fc:	cbnz	x0, 4104c0 <_ZdlPvm@@Base+0xba4>
  410400:	bl	401650 <__errno_location@plt>
  410404:	ldr	w27, [x0]
  410408:	mov	x25, x0
  41040c:	mov	x0, x24
  410410:	bl	401510 <free@plt>
  410414:	cmp	w27, #0x2
  410418:	b.ne	4104d0 <_ZdlPvm@@Base+0xbb4>  // b.any
  41041c:	ldrb	w8, [x22], #1
  410420:	mov	x23, x22
  410424:	cbnz	w8, 410348 <_ZdlPvm@@Base+0xa2c>
  410428:	mov	x23, xzr
  41042c:	mov	w8, #0x2                   	// #2
  410430:	str	w8, [x25]
  410434:	b	410478 <_ZdlPvm@@Base+0xb5c>
  410438:	cbz	x19, 41045c <_ZdlPvm@@Base+0xb40>
  41043c:	adrp	x8, 413000 <_ZdlPvm@@Base+0x36e4>
  410440:	adrp	x9, 413000 <_ZdlPvm@@Base+0x36e4>
  410444:	add	x8, x8, #0x2a0
  410448:	add	x9, x9, #0x29a
  41044c:	cmp	x23, #0x0
  410450:	csel	x0, x9, x8, ne  // ne = any
  410454:	bl	4104e8 <_ZdlPvm@@Base+0xbcc>
  410458:	str	x0, [x19]
  41045c:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410460:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410464:	add	x8, x8, #0x1f0
  410468:	add	x9, x9, #0x1f8
  41046c:	cmp	x23, #0x0
  410470:	csel	x8, x8, x9, ne  // ne = any
  410474:	ldr	x23, [x8]
  410478:	mov	x0, x23
  41047c:	ldp	x20, x19, [sp, #80]
  410480:	ldp	x22, x21, [sp, #64]
  410484:	ldp	x24, x23, [sp, #48]
  410488:	ldp	x26, x25, [sp, #32]
  41048c:	ldp	x28, x27, [sp, #16]
  410490:	ldp	x29, x30, [sp], #96
  410494:	ret
  410498:	mov	x0, x20
  41049c:	mov	x1, x21
  4104a0:	bl	401670 <fopen@plt>
  4104a4:	mov	x23, x0
  4104a8:	cbz	x0, 410478 <_ZdlPvm@@Base+0xb5c>
  4104ac:	cbz	x19, 410478 <_ZdlPvm@@Base+0xb5c>
  4104b0:	mov	x0, x20
  4104b4:	bl	4104e8 <_ZdlPvm@@Base+0xbcc>
  4104b8:	str	x0, [x19]
  4104bc:	b	410478 <_ZdlPvm@@Base+0xb5c>
  4104c0:	mov	x23, x0
  4104c4:	cbz	x19, 4104dc <_ZdlPvm@@Base+0xbc0>
  4104c8:	str	x24, [x19]
  4104cc:	b	410478 <_ZdlPvm@@Base+0xb5c>
  4104d0:	mov	x23, xzr
  4104d4:	str	w27, [x25]
  4104d8:	b	410478 <_ZdlPvm@@Base+0xb5c>
  4104dc:	mov	x0, x24
  4104e0:	bl	401510 <free@plt>
  4104e4:	b	410478 <_ZdlPvm@@Base+0xb5c>
  4104e8:	cbz	x0, 410518 <_ZdlPvm@@Base+0xbfc>
  4104ec:	stp	x29, x30, [sp, #-32]!
  4104f0:	str	x19, [sp, #16]
  4104f4:	mov	x29, sp
  4104f8:	mov	x19, x0
  4104fc:	bl	4014a0 <strlen@plt>
  410500:	add	x0, x0, #0x1
  410504:	bl	4016a0 <malloc@plt>
  410508:	mov	x1, x19
  41050c:	bl	401550 <strcpy@plt>
  410510:	ldr	x19, [sp, #16]
  410514:	ldp	x29, x30, [sp], #32
  410518:	ret
  41051c:	sub	sp, sp, #0x80
  410520:	stp	x29, x30, [sp, #32]
  410524:	stp	x28, x27, [sp, #48]
  410528:	stp	x26, x25, [sp, #64]
  41052c:	stp	x24, x23, [sp, #80]
  410530:	stp	x22, x21, [sp, #96]
  410534:	stp	x20, x19, [sp, #112]
  410538:	add	x29, sp, #0x20
  41053c:	mov	x19, x0
  410540:	cbz	x1, 410614 <_ZdlPvm@@Base+0xcf8>
  410544:	ldrb	w27, [x1]
  410548:	mov	x20, x1
  41054c:	cbz	w27, 41061c <_ZdlPvm@@Base+0xd00>
  410550:	adrp	x25, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  410554:	ldr	x8, [x25, #1008]
  410558:	mov	w28, w2
  41055c:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  410560:	cbnz	x8, 4105a4 <_ZdlPvm@@Base+0xc88>
  410564:	mov	w8, #0x65                  	// #101
  410568:	mov	w0, #0x328                 	// #808
  41056c:	str	w8, [x21, #1020]
  410570:	bl	401440 <_Znam@plt>
  410574:	mov	w8, #0x8                   	// #8
  410578:	str	x0, [x25, #1008]
  41057c:	str	xzr, [x0]
  410580:	ldr	x9, [x25, #1008]
  410584:	str	xzr, [x9, x8]
  410588:	add	x8, x8, #0x8
  41058c:	cmp	x8, #0x328
  410590:	b.ne	410580 <_ZdlPvm@@Base+0xc64>  // b.any
  410594:	adrp	x8, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  410598:	str	wzr, [x8, #1016]
  41059c:	ldrb	w27, [x20]
  4105a0:	cbz	w27, 4105cc <_ZdlPvm@@Base+0xcb0>
  4105a4:	ldrb	w9, [x20, #1]
  4105a8:	cbz	w9, 4105cc <_ZdlPvm@@Base+0xcb0>
  4105ac:	ldrb	w8, [x20, #2]
  4105b0:	add	w27, w9, w27, lsl #7
  4105b4:	cbz	w8, 4105cc <_ZdlPvm@@Base+0xcb0>
  4105b8:	add	x9, x20, #0x3
  4105bc:	lsl	w10, w27, #4
  4105c0:	add	w27, w10, w8, uxtb
  4105c4:	ldrb	w8, [x9], #1
  4105c8:	cbnz	w8, 4105bc <_ZdlPvm@@Base+0xca0>
  4105cc:	ldrsw	x26, [x21, #1020]
  4105d0:	ldr	x22, [x25, #1008]
  4105d4:	udiv	w8, w27, w26
  4105d8:	msub	w8, w8, w26, w27
  4105dc:	add	x24, x22, w8, uxtw #3
  4105e0:	ldr	x23, [x24]
  4105e4:	cbz	x23, 41060c <_ZdlPvm@@Base+0xcf0>
  4105e8:	add	x21, x22, x26, lsl #3
  4105ec:	mov	x0, x20
  4105f0:	mov	x1, x23
  4105f4:	bl	401680 <strcmp@plt>
  4105f8:	cbz	w0, 410680 <_ZdlPvm@@Base+0xd64>
  4105fc:	cmp	x24, x22
  410600:	csel	x24, x21, x24, eq  // eq = none
  410604:	ldr	x23, [x24, #-8]!
  410608:	cbnz	x23, 4105ec <_ZdlPvm@@Base+0xcd0>
  41060c:	cmp	w28, #0x2
  410610:	b.ne	41062c <_ZdlPvm@@Base+0xd10>  // b.any
  410614:	str	xzr, [x19]
  410618:	b	410830 <_ZdlPvm@@Base+0xf14>
  41061c:	adrp	x8, 410000 <_ZdlPvm@@Base+0x6e4>
  410620:	add	x8, x8, #0xfab
  410624:	str	x8, [x19]
  410628:	b	410830 <_ZdlPvm@@Base+0xf14>
  41062c:	adrp	x23, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  410630:	ldr	w8, [x23, #1016]
  410634:	sub	w9, w26, #0x1
  410638:	stur	w28, [x29, #-12]
  41063c:	and	x28, x26, #0xffffffff
  410640:	cmp	w8, w9
  410644:	b.ge	410668 <_ZdlPvm@@Base+0xd4c>  // b.tcont
  410648:	scvtf	d0, w8
  41064c:	mov	x8, #0x3333333333333333    	// #3689348814741910323
  410650:	movk	x8, #0x3fd3, lsl #48
  410654:	scvtf	d1, w28
  410658:	fmov	d2, x8
  41065c:	fmul	d1, d1, d2
  410660:	fcmp	d1, d0
  410664:	b.hi	41079c <_ZdlPvm@@Base+0xe80>  // b.pmore
  410668:	cmp	w26, #0x1f7
  41066c:	str	x19, [sp, #8]
  410670:	b.cs	410688 <_ZdlPvm@@Base+0xd6c>  // b.hs, b.nlast
  410674:	mov	w26, #0x1f7                 	// #503
  410678:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  41067c:	b	4106e4 <_ZdlPvm@@Base+0xdc8>
  410680:	str	x23, [x19]
  410684:	b	410830 <_ZdlPvm@@Base+0xf14>
  410688:	adrp	x23, 413000 <_ZdlPvm@@Base+0x36e4>
  41068c:	adrp	x24, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  410690:	adrp	x19, 413000 <_ZdlPvm@@Base+0x36e4>
  410694:	mov	x21, xzr
  410698:	add	x23, x23, #0x2a7
  41069c:	add	x24, x24, #0xed8
  4106a0:	add	x19, x19, #0x2c0
  4106a4:	b	4106bc <_ZdlPvm@@Base+0xda0>
  4106a8:	add	x8, x19, x21, lsl #2
  4106ac:	ldr	w26, [x8, #8]
  4106b0:	add	x21, x21, #0x1
  4106b4:	cmp	w26, w28
  4106b8:	b.hi	4106dc <_ZdlPvm@@Base+0xdc0>  // b.pmore
  4106bc:	cmp	x21, #0xf
  4106c0:	b.ne	4106a8 <_ZdlPvm@@Base+0xd8c>  // b.any
  4106c4:	mov	x0, x23
  4106c8:	mov	x1, x24
  4106cc:	mov	x2, x24
  4106d0:	mov	x3, x24
  4106d4:	bl	409a98 <sqrt@plt+0x8308>
  4106d8:	b	4106a8 <_ZdlPvm@@Base+0xd8c>
  4106dc:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  4106e0:	adrp	x23, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  4106e4:	sxtw	x8, w26
  4106e8:	sbfiz	x9, x26, #3, #32
  4106ec:	cmp	xzr, x8, lsr #61
  4106f0:	csinv	x0, x9, xzr, eq  // eq = none
  4106f4:	str	w26, [x21, #1020]
  4106f8:	str	wzr, [x23, #1016]
  4106fc:	bl	401440 <_Znam@plt>
  410700:	cmp	w26, #0x1
  410704:	str	x0, [x25, #1008]
  410708:	b.lt	410734 <_ZdlPvm@@Base+0xe18>  // b.tstop
  41070c:	cmp	w26, #0x1
  410710:	str	xzr, [x0]
  410714:	b.eq	410734 <_ZdlPvm@@Base+0xe18>  // b.none
  410718:	mov	w8, w26
  41071c:	mov	w9, #0x1                   	// #1
  410720:	ldr	x10, [x25, #1008]
  410724:	str	xzr, [x10, x9, lsl #3]
  410728:	add	x9, x9, #0x1
  41072c:	cmp	x8, x9
  410730:	b.ne	410720 <_ZdlPvm@@Base+0xe04>  // b.any
  410734:	add	x8, x22, x28, lsl #3
  410738:	sub	x19, x8, #0x8
  41073c:	cmp	x19, x22
  410740:	b.cc	41075c <_ZdlPvm@@Base+0xe40>  // b.lo, b.ul, b.last
  410744:	ldr	x1, [x19], #-8
  410748:	sub	x0, x29, #0x8
  41074c:	mov	w2, #0x1                   	// #1
  410750:	bl	41051c <_ZdlPvm@@Base+0xc00>
  410754:	cmp	x19, x22
  410758:	b.cs	410744 <_ZdlPvm@@Base+0xe28>  // b.hs, b.nlast
  41075c:	cbz	x22, 410768 <_ZdlPvm@@Base+0xe4c>
  410760:	mov	x0, x22
  410764:	bl	401640 <_ZdaPv@plt>
  410768:	ldrsw	x9, [x21, #1020]
  41076c:	ldr	x8, [x25, #1008]
  410770:	ldr	x19, [sp, #8]
  410774:	udiv	w10, w27, w9
  410778:	msub	w10, w10, w9, w27
  41077c:	add	x24, x8, w10, uxtw #3
  410780:	ldr	x10, [x24]
  410784:	cbz	x10, 41079c <_ZdlPvm@@Base+0xe80>
  410788:	add	x9, x8, x9, lsl #3
  41078c:	cmp	x24, x8
  410790:	csel	x24, x9, x24, eq  // eq = none
  410794:	ldr	x10, [x24, #-8]!
  410798:	cbnz	x10, 41078c <_ZdlPvm@@Base+0xe70>
  41079c:	ldr	w8, [x23, #1016]
  4107a0:	ldur	w9, [x29, #-12]
  4107a4:	add	w8, w8, #0x1
  4107a8:	cmp	w9, #0x1
  4107ac:	str	w8, [x23, #1016]
  4107b0:	b.ne	4107c0 <_ZdlPvm@@Base+0xea4>  // b.any
  4107b4:	str	x20, [x24]
  4107b8:	str	x20, [x19]
  4107bc:	b	410830 <_ZdlPvm@@Base+0xf14>
  4107c0:	mov	x0, x20
  4107c4:	bl	4014a0 <strlen@plt>
  4107c8:	adrp	x21, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  4107cc:	mov	x8, x0
  4107d0:	ldr	x0, [x21, #1024]
  4107d4:	add	w23, w8, #0x1
  4107d8:	adrp	x22, 42a000 <stderr@@GLIBC_2.17+0x1e00>
  4107dc:	cbz	x0, 4107ec <_ZdlPvm@@Base+0xed0>
  4107e0:	ldr	w8, [x22, #1032]
  4107e4:	cmp	w8, w23
  4107e8:	b.ge	410804 <_ZdlPvm@@Base+0xee8>  // b.tcont
  4107ec:	cmp	w23, #0x400
  4107f0:	mov	w8, #0x400                 	// #1024
  4107f4:	csel	w0, w23, w8, gt
  4107f8:	str	w0, [x22, #1032]
  4107fc:	bl	401440 <_Znam@plt>
  410800:	str	x0, [x21, #1024]
  410804:	mov	x1, x20
  410808:	bl	401550 <strcpy@plt>
  41080c:	ldr	x8, [x21, #1024]
  410810:	str	x8, [x24]
  410814:	str	x8, [x19]
  410818:	ldr	x8, [x21, #1024]
  41081c:	ldr	w9, [x22, #1032]
  410820:	add	x8, x8, w23, sxtw
  410824:	sub	w9, w9, w23
  410828:	str	x8, [x21, #1024]
  41082c:	str	w9, [x22, #1032]
  410830:	ldp	x20, x19, [sp, #112]
  410834:	ldp	x22, x21, [sp, #96]
  410838:	ldp	x24, x23, [sp, #80]
  41083c:	ldp	x26, x25, [sp, #64]
  410840:	ldp	x28, x27, [sp, #48]
  410844:	ldp	x29, x30, [sp, #32]
  410848:	add	sp, sp, #0x80
  41084c:	ret
  410850:	stp	x29, x30, [sp, #-48]!
  410854:	str	x21, [sp, #16]
  410858:	stp	x20, x19, [sp, #32]
  41085c:	mov	x29, sp
  410860:	mov	x19, x1
  410864:	mov	x20, x0
  410868:	bl	4014a0 <strlen@plt>
  41086c:	mov	x21, x0
  410870:	mov	x0, x19
  410874:	bl	4014a0 <strlen@plt>
  410878:	add	x8, x21, x0
  41087c:	add	x0, x8, #0x1
  410880:	bl	401440 <_Znam@plt>
  410884:	mov	x1, x20
  410888:	mov	x21, x0
  41088c:	bl	401550 <strcpy@plt>
  410890:	mov	x1, x19
  410894:	bl	401760 <strcat@plt>
  410898:	add	x0, x29, #0x18
  41089c:	mov	x1, x21
  4108a0:	mov	w2, wzr
  4108a4:	bl	41051c <_ZdlPvm@@Base+0xc00>
  4108a8:	mov	x0, x21
  4108ac:	bl	401640 <_ZdaPv@plt>
  4108b0:	ldr	x0, [x29, #24]
  4108b4:	ldp	x20, x19, [sp, #32]
  4108b8:	ldr	x21, [sp, #16]
  4108bc:	ldp	x29, x30, [sp], #48
  4108c0:	ret
  4108c4:	ldrb	w8, [x0]
  4108c8:	cmp	w8, #0x75
  4108cc:	b.ne	410994 <_ZdlPvm@@Base+0x1078>  // b.any
  4108d0:	add	x0, x0, #0x1
  4108d4:	adrp	x8, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4108d8:	adrp	x9, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4108dc:	adrp	x10, 428000 <_ZTVN10__cxxabiv120__si_class_type_infoE@@CXXABI_1.3+0x2290>
  4108e0:	add	x8, x8, #0x7d0
  4108e4:	add	x9, x9, #0x6d0
  4108e8:	add	x10, x10, #0x4d0
  4108ec:	mov	x11, x0
  4108f0:	mov	x12, x11
  4108f4:	ldrb	w13, [x11], #1
  4108f8:	mov	w14, wzr
  4108fc:	mov	w15, w13
  410900:	and	x15, x15, #0xff
  410904:	ldrb	w16, [x8, x15]
  410908:	cbz	w16, 410994 <_ZdlPvm@@Base+0x1078>
  41090c:	ldrb	w16, [x9, x15]
  410910:	cbz	w16, 41092c <_ZdlPvm@@Base+0x1010>
  410914:	mov	w16, #0xffffffd0            	// #-48
  410918:	add	w14, w16, w14, lsl #4
  41091c:	add	w14, w14, w15
  410920:	cmp	w14, #0x110, lsl #12
  410924:	b.lt	410948 <_ZdlPvm@@Base+0x102c>  // b.tstop
  410928:	b	410994 <_ZdlPvm@@Base+0x1078>
  41092c:	ldrb	w16, [x10, x15]
  410930:	cbz	w16, 410994 <_ZdlPvm@@Base+0x1078>
  410934:	mov	w16, #0xffffffc9            	// #-55
  410938:	add	w14, w16, w14, lsl #4
  41093c:	add	w14, w14, w15
  410940:	cmp	w14, #0x110, lsl #12
  410944:	b.ge	410994 <_ZdlPvm@@Base+0x1078>  // b.tcont
  410948:	ldrb	w15, [x11], #1
  41094c:	cmp	w15, #0x5f
  410950:	b.eq	410958 <_ZdlPvm@@Base+0x103c>  // b.none
  410954:	cbnz	w15, 410900 <_ZdlPvm@@Base+0xfe4>
  410958:	orr	w16, w14, #0x400
  41095c:	lsr	w16, w16, #10
  410960:	cmp	w16, #0x37
  410964:	b.eq	410994 <_ZdlPvm@@Base+0x1078>  // b.none
  410968:	cmp	w14, #0x10, lsl #12
  41096c:	b.lt	41097c <_ZdlPvm@@Base+0x1060>  // b.tstop
  410970:	cmp	w13, #0x30
  410974:	b.ne	41098c <_ZdlPvm@@Base+0x1070>  // b.any
  410978:	b	410994 <_ZdlPvm@@Base+0x1078>
  41097c:	sub	x13, x11, #0x1
  410980:	sub	x12, x13, x12
  410984:	cmp	x12, #0x4
  410988:	b.ne	410994 <_ZdlPvm@@Base+0x1078>  // b.any
  41098c:	cbnz	w15, 4108f0 <_ZdlPvm@@Base+0xfd4>
  410990:	ret
  410994:	mov	x0, xzr
  410998:	ret
  41099c:	nop
  4109a0:	stp	x29, x30, [sp, #-64]!
  4109a4:	mov	x29, sp
  4109a8:	stp	x19, x20, [sp, #16]
  4109ac:	adrp	x20, 425000 <_ZdlPvm@@Base+0x156e4>
  4109b0:	add	x20, x20, #0xd10
  4109b4:	stp	x21, x22, [sp, #32]
  4109b8:	adrp	x21, 425000 <_ZdlPvm@@Base+0x156e4>
  4109bc:	add	x21, x21, #0xcb8
  4109c0:	sub	x20, x20, x21
  4109c4:	mov	w22, w0
  4109c8:	stp	x23, x24, [sp, #48]
  4109cc:	mov	x23, x1
  4109d0:	mov	x24, x2
  4109d4:	bl	401400 <_Znam@plt-0x40>
  4109d8:	cmp	xzr, x20, asr #3
  4109dc:	b.eq	410a08 <_ZdlPvm@@Base+0x10ec>  // b.none
  4109e0:	asr	x20, x20, #3
  4109e4:	mov	x19, #0x0                   	// #0
  4109e8:	ldr	x3, [x21, x19, lsl #3]
  4109ec:	mov	x2, x24
  4109f0:	add	x19, x19, #0x1
  4109f4:	mov	x1, x23
  4109f8:	mov	w0, w22
  4109fc:	blr	x3
  410a00:	cmp	x20, x19
  410a04:	b.ne	4109e8 <_ZdlPvm@@Base+0x10cc>  // b.any
  410a08:	ldp	x19, x20, [sp, #16]
  410a0c:	ldp	x21, x22, [sp, #32]
  410a10:	ldp	x23, x24, [sp, #48]
  410a14:	ldp	x29, x30, [sp], #64
  410a18:	ret
  410a1c:	nop
  410a20:	ret

Disassembly of section .fini:

0000000000410a24 <.fini>:
  410a24:	stp	x29, x30, [sp, #-16]!
  410a28:	mov	x29, sp
  410a2c:	ldp	x29, x30, [sp], #16
  410a30:	ret
