{"vcs1":{"timestamp_begin":1769497474.726399109, "rt":6.65, "ut":6.40, "st":0.18}}
{"vcselab":{"timestamp_begin":1769497481.427483891, "rt":0.29, "ut":0.20, "st":0.07}}
{"link":{"timestamp_begin":1769497481.758164493, "rt":0.23, "ut":0.16, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769497474.463955130}
{"VCS_COMP_START_TIME": 1769497474.463955130}
{"VCS_COMP_END_TIME": 1769497482.051844086}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 350952}}
{"vcselab": {"peak_mem": 173712}}
