Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Tue May  7 16:14:21 2019
| Host         : physics-ThinkPad-13-2nd-Gen running 64-bit Ubuntu 16.04.5 LTS
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 13 register/latch pins with no clock driven by root clock pin: design_1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0 (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.995        0.000                      0                   54        0.180        0.000                      0                   54        3.000        0.000                       0                    31  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)       Period(ns)      Frequency(MHz)
-----                            ------------       ----------      --------------
sys_clk_pin                      {0.000 5.000}      10.000          100.000         
sys_clock                        {0.000 5.000}      10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         
  clkfbout_design_1_clk_wiz_0_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                            5.995        0.000                      0                   54        0.180        0.000                      0                   54        4.500        0.000                       0                    25  
sys_clock                                                                                                                                                                          3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     2  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.995ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DAC_0/U0/DAC_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.934ns (26.552%)  route 2.584ns (73.448%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 11.422 - 10.000 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          1.537     1.537    design_1_i/DAC_0/U0/clk
    SLICE_X29Y77         FDRE                                         r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456     1.993 r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/Q
                         net (fo=3, routed)           1.089     3.082    design_1_i/DAC_0/U0/fivebitcount_reg_reg__0[4]
    SLICE_X29Y77         LUT4 (Prop_lut4_I2_O)        0.152     3.234 f  design_1_i/DAC_0/U0/DAC_reg[15]_i_3/O
                         net (fo=15, routed)          0.719     3.953    design_1_i/DAC_0/U0/DAC_reg[15]_i_3_n_0
    SLICE_X28Y75         LUT4 (Prop_lut4_I3_O)        0.326     4.279 r  design_1_i/DAC_0/U0/DAC_reg[15]_i_1/O
                         net (fo=4, routed)           0.775     5.055    design_1_i/DAC_0/U0/DAC_reg[15]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          1.422    11.422    design_1_i/DAC_0/U0/clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[12]/C
                         clock pessimism              0.092    11.514    
                         clock uncertainty           -0.035    11.479    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429    11.050    design_1_i/DAC_0/U0/DAC_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DAC_0/U0/DAC_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.934ns (26.552%)  route 2.584ns (73.448%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 11.422 - 10.000 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          1.537     1.537    design_1_i/DAC_0/U0/clk
    SLICE_X29Y77         FDRE                                         r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456     1.993 r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/Q
                         net (fo=3, routed)           1.089     3.082    design_1_i/DAC_0/U0/fivebitcount_reg_reg__0[4]
    SLICE_X29Y77         LUT4 (Prop_lut4_I2_O)        0.152     3.234 f  design_1_i/DAC_0/U0/DAC_reg[15]_i_3/O
                         net (fo=15, routed)          0.719     3.953    design_1_i/DAC_0/U0/DAC_reg[15]_i_3_n_0
    SLICE_X28Y75         LUT4 (Prop_lut4_I3_O)        0.326     4.279 r  design_1_i/DAC_0/U0/DAC_reg[15]_i_1/O
                         net (fo=4, routed)           0.775     5.055    design_1_i/DAC_0/U0/DAC_reg[15]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          1.422    11.422    design_1_i/DAC_0/U0/clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[13]/C
                         clock pessimism              0.092    11.514    
                         clock uncertainty           -0.035    11.479    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429    11.050    design_1_i/DAC_0/U0/DAC_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DAC_0/U0/DAC_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.934ns (26.552%)  route 2.584ns (73.448%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 11.422 - 10.000 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          1.537     1.537    design_1_i/DAC_0/U0/clk
    SLICE_X29Y77         FDRE                                         r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456     1.993 r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/Q
                         net (fo=3, routed)           1.089     3.082    design_1_i/DAC_0/U0/fivebitcount_reg_reg__0[4]
    SLICE_X29Y77         LUT4 (Prop_lut4_I2_O)        0.152     3.234 f  design_1_i/DAC_0/U0/DAC_reg[15]_i_3/O
                         net (fo=15, routed)          0.719     3.953    design_1_i/DAC_0/U0/DAC_reg[15]_i_3_n_0
    SLICE_X28Y75         LUT4 (Prop_lut4_I3_O)        0.326     4.279 r  design_1_i/DAC_0/U0/DAC_reg[15]_i_1/O
                         net (fo=4, routed)           0.775     5.055    design_1_i/DAC_0/U0/DAC_reg[15]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          1.422    11.422    design_1_i/DAC_0/U0/clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[14]/C
                         clock pessimism              0.092    11.514    
                         clock uncertainty           -0.035    11.479    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429    11.050    design_1_i/DAC_0/U0/DAC_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             5.995ns  (required time - arrival time)
  Source:                 design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DAC_0/U0/DAC_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.518ns  (logic 0.934ns (26.552%)  route 2.584ns (73.448%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 11.422 - 10.000 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          1.537     1.537    design_1_i/DAC_0/U0/clk
    SLICE_X29Y77         FDRE                                         r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456     1.993 r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/Q
                         net (fo=3, routed)           1.089     3.082    design_1_i/DAC_0/U0/fivebitcount_reg_reg__0[4]
    SLICE_X29Y77         LUT4 (Prop_lut4_I2_O)        0.152     3.234 f  design_1_i/DAC_0/U0/DAC_reg[15]_i_3/O
                         net (fo=15, routed)          0.719     3.953    design_1_i/DAC_0/U0/DAC_reg[15]_i_3_n_0
    SLICE_X28Y75         LUT4 (Prop_lut4_I3_O)        0.326     4.279 r  design_1_i/DAC_0/U0/DAC_reg[15]_i_1/O
                         net (fo=4, routed)           0.775     5.055    design_1_i/DAC_0/U0/DAC_reg[15]_i_1_n_0
    SLICE_X28Y76         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          1.422    11.422    design_1_i/DAC_0/U0/clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[15]/C
                         clock pessimism              0.092    11.514    
                         clock uncertainty           -0.035    11.479    
    SLICE_X28Y76         FDRE (Setup_fdre_C_R)       -0.429    11.050    design_1_i/DAC_0/U0/DAC_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         11.050    
                         arrival time                          -5.055    
  -------------------------------------------------------------------
                         slack                                  5.995    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DAC_0/U0/DAC_reg_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.934ns (26.192%)  route 2.632ns (73.808%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 11.422 - 10.000 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          1.537     1.537    design_1_i/DAC_0/U0/clk
    SLICE_X29Y77         FDRE                                         r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456     1.993 r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/Q
                         net (fo=3, routed)           1.089     3.082    design_1_i/DAC_0/U0/fivebitcount_reg_reg__0[4]
    SLICE_X29Y77         LUT4 (Prop_lut4_I2_O)        0.152     3.234 f  design_1_i/DAC_0/U0/DAC_reg[15]_i_3/O
                         net (fo=15, routed)          0.891     4.125    design_1_i/DAC_0/U0/DAC_reg[15]_i_3_n_0
    SLICE_X30Y77         LUT5 (Prop_lut5_I0_O)        0.326     4.451 r  design_1_i/DAC_0/U0/DAC_reg[15]_i_2/O
                         net (fo=15, routed)          0.652     5.103    design_1_i/DAC_0/U0/DAC_reg[15]_i_2_n_0
    SLICE_X29Y76         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          1.422    11.422    design_1_i/DAC_0/U0/clk
    SLICE_X29Y76         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[11]/C
                         clock pessimism              0.092    11.514    
                         clock uncertainty           -0.035    11.479    
    SLICE_X29Y76         FDRE (Setup_fdre_C_CE)      -0.205    11.274    design_1_i/DAC_0/U0/DAC_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         11.274    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DAC_0/U0/DAC_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.934ns (26.192%)  route 2.632ns (73.808%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 11.422 - 10.000 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          1.537     1.537    design_1_i/DAC_0/U0/clk
    SLICE_X29Y77         FDRE                                         r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456     1.993 r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/Q
                         net (fo=3, routed)           1.089     3.082    design_1_i/DAC_0/U0/fivebitcount_reg_reg__0[4]
    SLICE_X29Y77         LUT4 (Prop_lut4_I2_O)        0.152     3.234 f  design_1_i/DAC_0/U0/DAC_reg[15]_i_3/O
                         net (fo=15, routed)          0.891     4.125    design_1_i/DAC_0/U0/DAC_reg[15]_i_3_n_0
    SLICE_X30Y77         LUT5 (Prop_lut5_I0_O)        0.326     4.451 r  design_1_i/DAC_0/U0/DAC_reg[15]_i_2/O
                         net (fo=15, routed)          0.652     5.103    design_1_i/DAC_0/U0/DAC_reg[15]_i_2_n_0
    SLICE_X29Y76         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          1.422    11.422    design_1_i/DAC_0/U0/clk
    SLICE_X29Y76         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[5]/C
                         clock pessimism              0.092    11.514    
                         clock uncertainty           -0.035    11.479    
    SLICE_X29Y76         FDRE (Setup_fdre_C_CE)      -0.205    11.274    design_1_i/DAC_0/U0/DAC_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         11.274    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DAC_0/U0/DAC_reg_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.934ns (26.192%)  route 2.632ns (73.808%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 11.422 - 10.000 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          1.537     1.537    design_1_i/DAC_0/U0/clk
    SLICE_X29Y77         FDRE                                         r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456     1.993 r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/Q
                         net (fo=3, routed)           1.089     3.082    design_1_i/DAC_0/U0/fivebitcount_reg_reg__0[4]
    SLICE_X29Y77         LUT4 (Prop_lut4_I2_O)        0.152     3.234 f  design_1_i/DAC_0/U0/DAC_reg[15]_i_3/O
                         net (fo=15, routed)          0.891     4.125    design_1_i/DAC_0/U0/DAC_reg[15]_i_3_n_0
    SLICE_X30Y77         LUT5 (Prop_lut5_I0_O)        0.326     4.451 r  design_1_i/DAC_0/U0/DAC_reg[15]_i_2/O
                         net (fo=15, routed)          0.652     5.103    design_1_i/DAC_0/U0/DAC_reg[15]_i_2_n_0
    SLICE_X29Y76         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          1.422    11.422    design_1_i/DAC_0/U0/clk
    SLICE_X29Y76         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[6]/C
                         clock pessimism              0.092    11.514    
                         clock uncertainty           -0.035    11.479    
    SLICE_X29Y76         FDRE (Setup_fdre_C_CE)      -0.205    11.274    design_1_i/DAC_0/U0/DAC_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         11.274    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.171ns  (required time - arrival time)
  Source:                 design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DAC_0/U0/DAC_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.566ns  (logic 0.934ns (26.192%)  route 2.632ns (73.808%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.422ns = ( 11.422 - 10.000 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.092ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          1.537     1.537    design_1_i/DAC_0/U0/clk
    SLICE_X29Y77         FDRE                                         r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456     1.993 r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/Q
                         net (fo=3, routed)           1.089     3.082    design_1_i/DAC_0/U0/fivebitcount_reg_reg__0[4]
    SLICE_X29Y77         LUT4 (Prop_lut4_I2_O)        0.152     3.234 f  design_1_i/DAC_0/U0/DAC_reg[15]_i_3/O
                         net (fo=15, routed)          0.891     4.125    design_1_i/DAC_0/U0/DAC_reg[15]_i_3_n_0
    SLICE_X30Y77         LUT5 (Prop_lut5_I0_O)        0.326     4.451 r  design_1_i/DAC_0/U0/DAC_reg[15]_i_2/O
                         net (fo=15, routed)          0.652     5.103    design_1_i/DAC_0/U0/DAC_reg[15]_i_2_n_0
    SLICE_X29Y76         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          1.422    11.422    design_1_i/DAC_0/U0/clk
    SLICE_X29Y76         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[7]/C
                         clock pessimism              0.092    11.514    
                         clock uncertainty           -0.035    11.479    
    SLICE_X29Y76         FDRE (Setup_fdre_C_CE)      -0.205    11.274    design_1_i/DAC_0/U0/DAC_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         11.274    
                         arrival time                          -5.103    
  -------------------------------------------------------------------
                         slack                                  6.171    

Slack (MET) :             6.260ns  (required time - arrival time)
  Source:                 design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DAC_0/U0/fivebitcount_reg_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.934ns (28.511%)  route 2.342ns (71.489%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 11.423 - 10.000 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          1.537     1.537    design_1_i/DAC_0/U0/clk
    SLICE_X29Y77         FDRE                                         r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456     1.993 r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/Q
                         net (fo=3, routed)           1.089     3.082    design_1_i/DAC_0/U0/fivebitcount_reg_reg__0[4]
    SLICE_X29Y77         LUT4 (Prop_lut4_I2_O)        0.152     3.234 f  design_1_i/DAC_0/U0/DAC_reg[15]_i_3/O
                         net (fo=15, routed)          0.723     3.957    design_1_i/DAC_0/U0/DAC_reg[15]_i_3_n_0
    SLICE_X28Y75         LUT4 (Prop_lut4_I3_O)        0.326     4.283 r  design_1_i/DAC_0/U0/fivebitcount_reg[4]_i_1/O
                         net (fo=5, routed)           0.529     4.813    design_1_i/DAC_0/U0/fivebitcount_reg[4]_i_1_n_0
    SLICE_X29Y77         FDRE                                         r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          1.423    11.423    design_1_i/DAC_0/U0/clk
    SLICE_X29Y77         FDRE                                         r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[0]/C
                         clock pessimism              0.114    11.537    
                         clock uncertainty           -0.035    11.502    
    SLICE_X29Y77         FDRE (Setup_fdre_C_R)       -0.429    11.073    design_1_i/DAC_0/U0/fivebitcount_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.073    
                         arrival time                          -4.813    
  -------------------------------------------------------------------
                         slack                                  6.260    

Slack (MET) :             6.260ns  (required time - arrival time)
  Source:                 design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DAC_0/U0/fivebitcount_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.276ns  (logic 0.934ns (28.511%)  route 2.342ns (71.489%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.423ns = ( 11.423 - 10.000 ) 
    Source Clock Delay      (SCD):    1.537ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          1.537     1.537    design_1_i/DAC_0/U0/clk
    SLICE_X29Y77         FDRE                                         r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.456     1.993 r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/Q
                         net (fo=3, routed)           1.089     3.082    design_1_i/DAC_0/U0/fivebitcount_reg_reg__0[4]
    SLICE_X29Y77         LUT4 (Prop_lut4_I2_O)        0.152     3.234 f  design_1_i/DAC_0/U0/DAC_reg[15]_i_3/O
                         net (fo=15, routed)          0.723     3.957    design_1_i/DAC_0/U0/DAC_reg[15]_i_3_n_0
    SLICE_X28Y75         LUT4 (Prop_lut4_I3_O)        0.326     4.283 r  design_1_i/DAC_0/U0/fivebitcount_reg[4]_i_1/O
                         net (fo=5, routed)           0.529     4.813    design_1_i/DAC_0/U0/fivebitcount_reg[4]_i_1_n_0
    SLICE_X29Y77         FDRE                                         r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          1.423    11.423    design_1_i/DAC_0/U0/clk
    SLICE_X29Y77         FDRE                                         r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[1]/C
                         clock pessimism              0.114    11.537    
                         clock uncertainty           -0.035    11.502    
    SLICE_X29Y77         FDRE (Setup_fdre_C_R)       -0.429    11.073    design_1_i/DAC_0/U0/fivebitcount_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.073    
                         arrival time                          -4.813    
  -------------------------------------------------------------------
                         slack                                  6.260    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 design_1_i/DAC_0/U0/DAC_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DAC_0/U0/DAC_reg_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.607%)  route 0.122ns (46.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          0.549     0.549    design_1_i/DAC_0/U0/clk
    SLICE_X29Y76         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  design_1_i/DAC_0/U0/DAC_reg_reg[11]/Q
                         net (fo=1, routed)           0.122     0.812    design_1_i/DAC_0/U0/DAC_reg[11]
    SLICE_X28Y76         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          0.816     0.816    design_1_i/DAC_0/U0/clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[12]/C
                         clock pessimism             -0.254     0.562    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.070     0.632    design_1_i/DAC_0/U0/DAC_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.632    
                         arrival time                           0.812    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 design_1_i/DAC_0/U0/DAC_reg_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DAC_0/U0/DAC_reg_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.186ns (62.301%)  route 0.113ns (37.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          0.549     0.549    design_1_i/DAC_0/U0/clk
    SLICE_X29Y76         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y76         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  design_1_i/DAC_0/U0/DAC_reg_reg[7]/Q
                         net (fo=1, routed)           0.113     0.802    design_1_i/DAC_0/U0/DAC_reg[7]
    SLICE_X28Y77         LUT6 (Prop_lut6_I0_O)        0.045     0.847 r  design_1_i/DAC_0/U0/DAC_reg[8]_i_1/O
                         net (fo=1, routed)           0.000     0.847    design_1_i/DAC_0/U0/DAC_next[8]
    SLICE_X28Y77         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          0.817     0.817    design_1_i/DAC_0/U0/clk
    SLICE_X28Y77         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[8]/C
                         clock pessimism             -0.254     0.564    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.091     0.655    design_1_i/DAC_0/U0/DAC_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.655    
                         arrival time                           0.847    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 design_1_i/DAC_0/U0/fivebitcount_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DAC_0/U0/DAC_reg_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.215%)  route 0.128ns (40.785%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          0.551     0.551    design_1_i/DAC_0/U0/clk
    SLICE_X29Y77         FDRE                                         r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[2]/Q
                         net (fo=19, routed)          0.128     0.820    design_1_i/DAC_0/U0/fivebitcount_reg_reg__0[2]
    SLICE_X28Y77         LUT6 (Prop_lut6_I2_O)        0.045     0.865 r  design_1_i/DAC_0/U0/DAC_reg[10]_i_1/O
                         net (fo=1, routed)           0.000     0.865    design_1_i/DAC_0/U0/DAC_next[10]
    SLICE_X28Y77         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          0.817     0.817    design_1_i/DAC_0/U0/clk
    SLICE_X28Y77         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[10]/C
                         clock pessimism             -0.254     0.564    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.092     0.656    design_1_i/DAC_0/U0/DAC_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.656    
                         arrival time                           0.865    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 design_1_i/DAC_0/U0/DAC_reg_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DAC_0/U0/DAC_reg_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          0.549     0.549    design_1_i/DAC_0/U0/clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  design_1_i/DAC_0/U0/DAC_reg_reg[13]/Q
                         net (fo=1, routed)           0.172     0.862    design_1_i/DAC_0/U0/DAC_reg[13]
    SLICE_X28Y76         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          0.816     0.816    design_1_i/DAC_0/U0/clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[14]/C
                         clock pessimism             -0.267     0.549    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.070     0.619    design_1_i/DAC_0/U0/DAC_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.862    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 design_1_i/DAC_0/U0/DAC_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DAC_0/U0/DAC_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.186ns (46.734%)  route 0.212ns (53.266%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          0.548     0.548    design_1_i/DAC_0/U0/clk
    SLICE_X29Y75         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y75         FDRE (Prop_fdre_C_Q)         0.141     0.689 r  design_1_i/DAC_0/U0/DAC_reg_reg[0]/Q
                         net (fo=2, routed)           0.212     0.901    design_1_i/DAC_0/U0/DAC_reg[0]
    SLICE_X30Y75         LUT6 (Prop_lut6_I0_O)        0.045     0.946 r  design_1_i/DAC_0/U0/DAC_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.946    design_1_i/DAC_0/U0/DAC_next[1]
    SLICE_X30Y75         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          0.813     0.813    design_1_i/DAC_0/U0/clk
    SLICE_X30Y75         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[1]/C
                         clock pessimism             -0.234     0.580    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.120     0.700    design_1_i/DAC_0/U0/DAC_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.700    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/DAC_0/U0/slowcount_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DAC_0/U0/slowcount_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.183ns (51.463%)  route 0.173ns (48.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.853ns
    Source Clock Delay      (SCD):    0.585ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          0.585     0.585    design_1_i/DAC_0/U0/clk
    SLICE_X0Y22          FDRE                                         r  design_1_i/DAC_0/U0/slowcount_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     0.726 r  design_1_i/DAC_0/U0/slowcount_reg_reg[0]/Q
                         net (fo=2, routed)           0.173     0.898    design_1_i/DAC_0/U0/slowcount_reg[0]
    SLICE_X0Y22          LUT2 (Prop_lut2_I0_O)        0.042     0.940 r  design_1_i/DAC_0/U0/slowcount_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.940    design_1_i/DAC_0/U0/slowcount_reg[1]_i_1_n_0
    SLICE_X0Y22          FDRE                                         r  design_1_i/DAC_0/U0/slowcount_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          0.853     0.853    design_1_i/DAC_0/U0/clk
    SLICE_X0Y22          FDRE                                         r  design_1_i/DAC_0/U0/slowcount_reg_reg[1]/C
                         clock pessimism             -0.268     0.585    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.107     0.692    design_1_i/DAC_0/U0/slowcount_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.692    
                         arrival time                           0.940    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/DAC_0/U0/fivebitcount_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.226ns (66.352%)  route 0.115ns (33.648%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          0.551     0.551    design_1_i/DAC_0/U0/clk
    SLICE_X29Y77         FDRE                                         r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y77         FDRE (Prop_fdre_C_Q)         0.128     0.679 r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[3]/Q
                         net (fo=4, routed)           0.115     0.793    design_1_i/DAC_0/U0/fivebitcount_reg_reg__0[3]
    SLICE_X29Y77         LUT5 (Prop_lut5_I3_O)        0.098     0.891 r  design_1_i/DAC_0/U0/fivebitcount_reg[4]_i_3/O
                         net (fo=1, routed)           0.000     0.891    design_1_i/DAC_0/U0/plusOp__0[4]
    SLICE_X29Y77         FDRE                                         r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          0.817     0.817    design_1_i/DAC_0/U0/clk
    SLICE_X29Y77         FDRE                                         r  design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]/C
                         clock pessimism             -0.267     0.551    
    SLICE_X29Y77         FDRE (Hold_fdre_C_D)         0.092     0.643    design_1_i/DAC_0/U0/fivebitcount_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.891    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 design_1_i/DAC_0/U0/DAC_reg_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DAC_0/U0/DAC_reg_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.816ns
    Source Clock Delay      (SCD):    0.549ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          0.549     0.549    design_1_i/DAC_0/U0/clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y76         FDRE (Prop_fdre_C_Q)         0.141     0.690 r  design_1_i/DAC_0/U0/DAC_reg_reg[12]/Q
                         net (fo=1, routed)           0.174     0.864    design_1_i/DAC_0/U0/DAC_reg[12]
    SLICE_X28Y76         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          0.816     0.816    design_1_i/DAC_0/U0/clk
    SLICE_X28Y76         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[13]/C
                         clock pessimism             -0.267     0.549    
    SLICE_X28Y76         FDRE (Hold_fdre_C_D)         0.066     0.615    design_1_i/DAC_0/U0/DAC_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.615    
                         arrival time                           0.864    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 design_1_i/DAC_0/U0/DAC_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DAC_0/U0/DAC_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.209ns (56.167%)  route 0.163ns (43.833%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.813ns
    Source Clock Delay      (SCD):    0.548ns
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          0.548     0.548    design_1_i/DAC_0/U0/clk
    SLICE_X30Y75         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y75         FDRE (Prop_fdre_C_Q)         0.164     0.712 r  design_1_i/DAC_0/U0/DAC_reg_reg[1]/Q
                         net (fo=1, routed)           0.163     0.875    design_1_i/DAC_0/U0/DAC_reg[1]
    SLICE_X30Y75         LUT6 (Prop_lut6_I0_O)        0.045     0.920 r  design_1_i/DAC_0/U0/DAC_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.920    design_1_i/DAC_0/U0/DAC_next[2]
    SLICE_X30Y75         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          0.813     0.813    design_1_i/DAC_0/U0/clk
    SLICE_X30Y75         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[2]/C
                         clock pessimism             -0.266     0.548    
    SLICE_X30Y75         FDRE (Hold_fdre_C_D)         0.121     0.669    design_1_i/DAC_0/U0/DAC_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.669    
                         arrival time                           0.920    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 design_1_i/DAC_0/U0/DAC_reg_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/DAC_0/U0/DAC_reg_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.497%)  route 0.162ns (46.503%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.817ns
    Source Clock Delay      (SCD):    0.551ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          0.551     0.551    design_1_i/DAC_0/U0/clk
    SLICE_X28Y77         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y77         FDRE (Prop_fdre_C_Q)         0.141     0.692 r  design_1_i/DAC_0/U0/DAC_reg_reg[8]/Q
                         net (fo=1, routed)           0.162     0.853    design_1_i/DAC_0/U0/DAC_reg[8]
    SLICE_X28Y77         LUT6 (Prop_lut6_I0_O)        0.045     0.898 r  design_1_i/DAC_0/U0/DAC_reg[9]_i_1/O
                         net (fo=1, routed)           0.000     0.898    design_1_i/DAC_0/U0/DAC_next[9]
    SLICE_X28Y77         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  design_1_i/clk_wiz_0/U0/clkout1_buf/O
                         net (fo=38, routed)          0.817     0.817    design_1_i/DAC_0/U0/clk
    SLICE_X28Y77         FDRE                                         r  design_1_i/DAC_0/U0/DAC_reg_reg[9]/C
                         clock pessimism             -0.267     0.551    
    SLICE_X28Y77         FDRE (Hold_fdre_C_D)         0.092     0.643    design_1_i/DAC_0/U0/DAC_reg_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.643    
                         arrival time                           0.898    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/DAC_0/U0/clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y75  design_1_i/DAC_0/U0/DAC_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y77  design_1_i/DAC_0/U0/DAC_reg_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X29Y76  design_1_i/DAC_0/U0/DAC_reg_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y76  design_1_i/DAC_0/U0/DAC_reg_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y76  design_1_i/DAC_0/U0/DAC_reg_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y76  design_1_i/DAC_0/U0/DAC_reg_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X28Y76  design_1_i/DAC_0/U0/DAC_reg_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y75  design_1_i/DAC_0/U0/DAC_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y75  design_1_i/DAC_0/U0/DAC_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X30Y75  design_1_i/DAC_0/U0/DAC_reg_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y75  design_1_i/DAC_0/U0/DAC_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y76  design_1_i/DAC_0/U0/DAC_reg_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y76  design_1_i/DAC_0/U0/DAC_reg_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y76  design_1_i/DAC_0/U0/DAC_reg_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y76  design_1_i/DAC_0/U0/DAC_reg_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y76  design_1_i/DAC_0/U0/DAC_reg_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y75  design_1_i/DAC_0/U0/DAC_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y75  design_1_i/DAC_0/U0/DAC_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y75  design_1_i/DAC_0/U0/DAC_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X30Y75  design_1_i/DAC_0/U0/DAC_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y75  design_1_i/DAC_0/U0/DAC_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y75  design_1_i/DAC_0/U0/DAC_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y77  design_1_i/DAC_0/U0/DAC_reg_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y77  design_1_i/DAC_0/U0/DAC_reg_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y76  design_1_i/DAC_0/U0/DAC_reg_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X29Y76  design_1_i/DAC_0/U0/DAC_reg_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y76  design_1_i/DAC_0/U0/DAC_reg_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y76  design_1_i/DAC_0/U0/DAC_reg_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y76  design_1_i/DAC_0/U0/DAC_reg_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X28Y76  design_1_i/DAC_0/U0/DAC_reg_reg[13]/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clock
  To Clock:  sys_clock

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clock
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { sys_clock }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0 }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    design_1_i/clk_wiz_0/U0/clkout1_buf/I
Min Period  n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0
Max Period  n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKOUT0



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { design_1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    design_1_i/clk_wiz_0/U0/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBIN
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBOUT
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  design_1_i/clk_wiz_0/U0/mmcm_adv_inst/CLKFBOUT



