// Seed: 201208612
module module_0 (
    output tri1  id_0,
    output wor   id_1,
    output uwire id_2,
    input  tri1  id_3,
    output tri   id_4
    , id_6
);
  wire id_7;
  assign module_1.id_4 = 0;
  assign id_2 = 1'b0;
  wire id_8;
  localparam id_9 = 1;
endmodule
module module_1 (
    input tri0 id_0,
    input tri id_1,
    input tri id_2,
    input tri1 id_3,
    input wand id_4,
    output supply0 id_5,
    output supply1 id_6,
    output supply0 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input tri0 id_10,
    input wire id_11
);
  logic id_13 = 1;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_6,
      id_3,
      id_7
  );
  generate
    logic id_14;
  endgenerate
endmodule
