Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Apr 30 13:22:27 2018
| Host         : DESKTOP-OQNQAOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file SoC_fpga_timing_summary_routed.rpt -rpx SoC_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : SoC_fpga
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 540 register/latch pins with no clock driven by root clock pin: bd/debounced_button_reg/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clk_gen/clk_5KHz_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1705 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.249        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.249        0.000                      0                   33        0.261        0.000                      0                   33        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.249ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.249ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.754ns  (logic 2.247ns (47.269%)  route 2.507ns (52.731%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    clk_gen/CLK
    SLICE_X1Y91          FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.820     6.603    clk_gen/count2[16]
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.416     7.143    clk_gen/count20_carry_i_9_n_0
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.267 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.271     8.537    clk_gen/count20_carry_i_5_n_0
    SLICE_X1Y88          LUT5 (Prop_lut5_I3_O)        0.124     8.661 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.661    clk_gen/count2_0[4]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.062 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.062    clk_gen/count20_carry_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    clk_gen/count20_carry__0_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.290    clk_gen/count20_carry__1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.404 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.404    clk_gen/count20_carry__2_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.518 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.518    clk_gen/count20_carry__3_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.632 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.632    clk_gen/count20_carry__4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.746 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.746    clk_gen/count20_carry__5_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    10.080 r  clk_gen/count20_carry__6/O[1]
                         net (fo=1, routed)           0.000    10.080    clk_gen/count20_carry__6_n_6
    SLICE_X1Y95          FDRE                                         r  clk_gen/count2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    15.028    clk_gen/CLK
    SLICE_X1Y95          FDRE                                         r  clk_gen/count2_reg[30]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)        0.062    15.329    clk_gen/count2_reg[30]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                         -10.080    
  -------------------------------------------------------------------
                         slack                                  5.249    

Slack (MET) :             5.344ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.659ns  (logic 2.152ns (46.194%)  route 2.507ns (53.806%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    clk_gen/CLK
    SLICE_X1Y91          FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.820     6.603    clk_gen/count2[16]
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.416     7.143    clk_gen/count20_carry_i_9_n_0
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.267 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.271     8.537    clk_gen/count20_carry_i_5_n_0
    SLICE_X1Y88          LUT5 (Prop_lut5_I3_O)        0.124     8.661 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.661    clk_gen/count2_0[4]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.062 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.062    clk_gen/count20_carry_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    clk_gen/count20_carry__0_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.290    clk_gen/count20_carry__1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.404 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.404    clk_gen/count20_carry__2_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.518 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.518    clk_gen/count20_carry__3_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.632 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.632    clk_gen/count20_carry__4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.746 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.746    clk_gen/count20_carry__5_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.985 r  clk_gen/count20_carry__6/O[2]
                         net (fo=1, routed)           0.000     9.985    clk_gen/count20_carry__6_n_5
    SLICE_X1Y95          FDRE                                         r  clk_gen/count2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    15.028    clk_gen/CLK
    SLICE_X1Y95          FDRE                                         r  clk_gen/count2_reg[31]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)        0.062    15.329    clk_gen/count2_reg[31]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -9.985    
  -------------------------------------------------------------------
                         slack                                  5.344    

Slack (MET) :             5.360ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.643ns  (logic 2.136ns (46.009%)  route 2.507ns (53.991%))
  Logic Levels:           11  (CARRY4=8 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    clk_gen/CLK
    SLICE_X1Y91          FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.820     6.603    clk_gen/count2[16]
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.416     7.143    clk_gen/count20_carry_i_9_n_0
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.267 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.271     8.537    clk_gen/count20_carry_i_5_n_0
    SLICE_X1Y88          LUT5 (Prop_lut5_I3_O)        0.124     8.661 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.661    clk_gen/count2_0[4]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.062 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.062    clk_gen/count20_carry_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    clk_gen/count20_carry__0_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.290    clk_gen/count20_carry__1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.404 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.404    clk_gen/count20_carry__2_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.518 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.518    clk_gen/count20_carry__3_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.632 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.632    clk_gen/count20_carry__4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.746 r  clk_gen/count20_carry__5/CO[3]
                         net (fo=1, routed)           0.000     9.746    clk_gen/count20_carry__5_n_0
    SLICE_X1Y95          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.969 r  clk_gen/count20_carry__6/O[0]
                         net (fo=1, routed)           0.000     9.969    clk_gen/count20_carry__6_n_7
    SLICE_X1Y95          FDRE                                         r  clk_gen/count2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    15.028    clk_gen/CLK
    SLICE_X1Y95          FDRE                                         r  clk_gen/count2_reg[29]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)        0.062    15.329    clk_gen/count2_reg[29]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -9.969    
  -------------------------------------------------------------------
                         slack                                  5.360    

Slack (MET) :             5.363ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 2.133ns (45.974%)  route 2.507ns (54.026%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    clk_gen/CLK
    SLICE_X1Y91          FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.820     6.603    clk_gen/count2[16]
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.416     7.143    clk_gen/count20_carry_i_9_n_0
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.267 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.271     8.537    clk_gen/count20_carry_i_5_n_0
    SLICE_X1Y88          LUT5 (Prop_lut5_I3_O)        0.124     8.661 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.661    clk_gen/count2_0[4]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.062 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.062    clk_gen/count20_carry_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    clk_gen/count20_carry__0_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.290    clk_gen/count20_carry__1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.404 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.404    clk_gen/count20_carry__2_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.518 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.518    clk_gen/count20_carry__3_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.632 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.632    clk_gen/count20_carry__4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.966 r  clk_gen/count20_carry__5/O[1]
                         net (fo=1, routed)           0.000     9.966    clk_gen/count20_carry__5_n_6
    SLICE_X1Y94          FDRE                                         r  clk_gen/count2_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    15.028    clk_gen/CLK
    SLICE_X1Y94          FDRE                                         r  clk_gen/count2_reg[26]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y94          FDRE (Setup_fdre_C_D)        0.062    15.329    clk_gen/count2_reg[26]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -9.966    
  -------------------------------------------------------------------
                         slack                                  5.363    

Slack (MET) :             5.384ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.619ns  (logic 2.112ns (45.728%)  route 2.507ns (54.272%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    clk_gen/CLK
    SLICE_X1Y91          FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.820     6.603    clk_gen/count2[16]
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.416     7.143    clk_gen/count20_carry_i_9_n_0
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.267 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.271     8.537    clk_gen/count20_carry_i_5_n_0
    SLICE_X1Y88          LUT5 (Prop_lut5_I3_O)        0.124     8.661 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.661    clk_gen/count2_0[4]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.062 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.062    clk_gen/count20_carry_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    clk_gen/count20_carry__0_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.290    clk_gen/count20_carry__1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.404 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.404    clk_gen/count20_carry__2_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.518 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.518    clk_gen/count20_carry__3_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.632 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.632    clk_gen/count20_carry__4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.945 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     9.945    clk_gen/count20_carry__5_n_4
    SLICE_X1Y94          FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    15.028    clk_gen/CLK
    SLICE_X1Y94          FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y94          FDRE (Setup_fdre_C_D)        0.062    15.329    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -9.945    
  -------------------------------------------------------------------
                         slack                                  5.384    

Slack (MET) :             5.458ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.545ns  (logic 2.038ns (44.844%)  route 2.507ns (55.156%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    clk_gen/CLK
    SLICE_X1Y91          FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.820     6.603    clk_gen/count2[16]
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.416     7.143    clk_gen/count20_carry_i_9_n_0
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.267 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.271     8.537    clk_gen/count20_carry_i_5_n_0
    SLICE_X1Y88          LUT5 (Prop_lut5_I3_O)        0.124     8.661 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.661    clk_gen/count2_0[4]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.062 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.062    clk_gen/count20_carry_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    clk_gen/count20_carry__0_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.290    clk_gen/count20_carry__1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.404 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.404    clk_gen/count20_carry__2_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.518 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.518    clk_gen/count20_carry__3_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.632 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.632    clk_gen/count20_carry__4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.871 r  clk_gen/count20_carry__5/O[2]
                         net (fo=1, routed)           0.000     9.871    clk_gen/count20_carry__5_n_5
    SLICE_X1Y94          FDRE                                         r  clk_gen/count2_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    15.028    clk_gen/CLK
    SLICE_X1Y94          FDRE                                         r  clk_gen/count2_reg[27]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y94          FDRE (Setup_fdre_C_D)        0.062    15.329    clk_gen/count2_reg[27]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -9.871    
  -------------------------------------------------------------------
                         slack                                  5.458    

Slack (MET) :             5.474ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.529ns  (logic 2.022ns (44.650%)  route 2.507ns (55.350%))
  Logic Levels:           10  (CARRY4=7 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    clk_gen/CLK
    SLICE_X1Y91          FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.820     6.603    clk_gen/count2[16]
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.416     7.143    clk_gen/count20_carry_i_9_n_0
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.267 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.271     8.537    clk_gen/count20_carry_i_5_n_0
    SLICE_X1Y88          LUT5 (Prop_lut5_I3_O)        0.124     8.661 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.661    clk_gen/count2_0[4]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.062 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.062    clk_gen/count20_carry_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    clk_gen/count20_carry__0_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.290    clk_gen/count20_carry__1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.404 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.404    clk_gen/count20_carry__2_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.518 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.518    clk_gen/count20_carry__3_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.632 r  clk_gen/count20_carry__4/CO[3]
                         net (fo=1, routed)           0.000     9.632    clk_gen/count20_carry__4_n_0
    SLICE_X1Y94          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     9.855 r  clk_gen/count20_carry__5/O[0]
                         net (fo=1, routed)           0.000     9.855    clk_gen/count20_carry__5_n_7
    SLICE_X1Y94          FDRE                                         r  clk_gen/count2_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    15.028    clk_gen/CLK
    SLICE_X1Y94          FDRE                                         r  clk_gen/count2_reg[25]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y94          FDRE (Setup_fdre_C_D)        0.062    15.329    clk_gen/count2_reg[25]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -9.855    
  -------------------------------------------------------------------
                         slack                                  5.474    

Slack (MET) :             5.477ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.526ns  (logic 2.019ns (44.613%)  route 2.507ns (55.387%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    clk_gen/CLK
    SLICE_X1Y91          FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.820     6.603    clk_gen/count2[16]
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.416     7.143    clk_gen/count20_carry_i_9_n_0
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.267 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.271     8.537    clk_gen/count20_carry_i_5_n_0
    SLICE_X1Y88          LUT5 (Prop_lut5_I3_O)        0.124     8.661 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.661    clk_gen/count2_0[4]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.062 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.062    clk_gen/count20_carry_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    clk_gen/count20_carry__0_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.290    clk_gen/count20_carry__1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.404 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.404    clk_gen/count20_carry__2_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.518 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.518    clk_gen/count20_carry__3_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.852 r  clk_gen/count20_carry__4/O[1]
                         net (fo=1, routed)           0.000     9.852    clk_gen/count20_carry__4_n_6
    SLICE_X1Y93          FDRE                                         r  clk_gen/count2_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    15.028    clk_gen/CLK
    SLICE_X1Y93          FDRE                                         r  clk_gen/count2_reg[22]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.062    15.329    clk_gen/count2_reg[22]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -9.852    
  -------------------------------------------------------------------
                         slack                                  5.477    

Slack (MET) :             5.498ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.505ns  (logic 1.998ns (44.355%)  route 2.507ns (55.645%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    clk_gen/CLK
    SLICE_X1Y91          FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.820     6.603    clk_gen/count2[16]
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.416     7.143    clk_gen/count20_carry_i_9_n_0
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.267 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.271     8.537    clk_gen/count20_carry_i_5_n_0
    SLICE_X1Y88          LUT5 (Prop_lut5_I3_O)        0.124     8.661 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.661    clk_gen/count2_0[4]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.062 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.062    clk_gen/count20_carry_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    clk_gen/count20_carry__0_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.290    clk_gen/count20_carry__1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.404 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.404    clk_gen/count20_carry__2_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.518 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.518    clk_gen/count20_carry__3_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.831 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     9.831    clk_gen/count20_carry__4_n_4
    SLICE_X1Y93          FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    15.028    clk_gen/CLK
    SLICE_X1Y93          FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.062    15.329    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -9.831    
  -------------------------------------------------------------------
                         slack                                  5.498    

Slack (MET) :             5.572ns  (required time - arrival time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.431ns  (logic 1.924ns (43.425%)  route 2.507ns (56.575%))
  Logic Levels:           9  (CARRY4=6 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.327ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.724     5.327    clk_gen/CLK
    SLICE_X1Y91          FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.456     5.783 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.820     6.603    clk_gen/count2[16]
    SLICE_X0Y92          LUT4 (Prop_lut4_I1_O)        0.124     6.727 r  clk_gen/count20_carry_i_9/O
                         net (fo=1, routed)           0.416     7.143    clk_gen/count20_carry_i_9_n_0
    SLICE_X0Y93          LUT5 (Prop_lut5_I4_O)        0.124     7.267 r  clk_gen/count20_carry_i_5/O
                         net (fo=6, routed)           1.271     8.537    clk_gen/count20_carry_i_5_n_0
    SLICE_X1Y88          LUT5 (Prop_lut5_I3_O)        0.124     8.661 r  clk_gen/count20_carry_i_1/O
                         net (fo=1, routed)           0.000     8.661    clk_gen/count2_0[4]
    SLICE_X1Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.062 r  clk_gen/count20_carry/CO[3]
                         net (fo=1, routed)           0.000     9.062    clk_gen/count20_carry_n_0
    SLICE_X1Y89          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.176 r  clk_gen/count20_carry__0/CO[3]
                         net (fo=1, routed)           0.000     9.176    clk_gen/count20_carry__0_n_0
    SLICE_X1Y90          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.290 r  clk_gen/count20_carry__1/CO[3]
                         net (fo=1, routed)           0.000     9.290    clk_gen/count20_carry__1_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.404 r  clk_gen/count20_carry__2/CO[3]
                         net (fo=1, routed)           0.000     9.404    clk_gen/count20_carry__2_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     9.518 r  clk_gen/count20_carry__3/CO[3]
                         net (fo=1, routed)           0.000     9.518    clk_gen/count20_carry__3_n_0
    SLICE_X1Y93          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.757 r  clk_gen/count20_carry__4/O[2]
                         net (fo=1, routed)           0.000     9.757    clk_gen/count20_carry__4_n_5
    SLICE_X1Y93          FDRE                                         r  clk_gen/count2_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.605    15.028    clk_gen/CLK
    SLICE_X1Y93          FDRE                                         r  clk_gen/count2_reg[23]/C
                         clock pessimism              0.275    15.303    
                         clock uncertainty           -0.035    15.267    
    SLICE_X1Y93          FDRE (Setup_fdre_C_D)        0.062    15.329    clk_gen/count2_reg[23]
  -------------------------------------------------------------------
                         required time                         15.329    
                         arrival time                          -9.757    
  -------------------------------------------------------------------
                         slack                                  5.572    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.522    clk_gen/CLK
    SLICE_X1Y92          FDRE                                         r  clk_gen/count2_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  clk_gen/count2_reg[20]/Q
                         net (fo=2, routed)           0.117     1.781    clk_gen/count2[20]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.889 r  clk_gen/count20_carry__3/O[3]
                         net (fo=1, routed)           0.000     1.889    clk_gen/count20_carry__3_n_4
    SLICE_X1Y92          FDRE                                         r  clk_gen/count2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.041    clk_gen/CLK
    SLICE_X1Y92          FDRE                                         r  clk_gen/count2_reg[20]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    clk_gen/count2_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.522    clk_gen/CLK
    SLICE_X0Y90          FDRE                                         r  clk_gen/count2_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 f  clk_gen/count2_reg[0]/Q
                         net (fo=3, routed)           0.185     1.848    clk_gen/count2[0]
    SLICE_X0Y90          LUT1 (Prop_lut1_I0_O)        0.042     1.890 r  clk_gen/count2[0]_i_1/O
                         net (fo=1, routed)           0.000     1.890    clk_gen/count2[0]_i_1_n_0
    SLICE_X0Y90          FDRE                                         r  clk_gen/count2_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.041    clk_gen/CLK
    SLICE_X0Y90          FDRE                                         r  clk_gen/count2_reg[0]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X0Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    clk_gen/count2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.890    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.522    clk_gen/CLK
    SLICE_X1Y90          FDRE                                         r  clk_gen/count2_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  clk_gen/count2_reg[12]/Q
                         net (fo=2, routed)           0.120     1.784    clk_gen/count2[12]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  clk_gen/count20_carry__1/O[3]
                         net (fo=1, routed)           0.000     1.892    clk_gen/count20_carry__1_n_4
    SLICE_X1Y90          FDRE                                         r  clk_gen/count2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.041    clk_gen/CLK
    SLICE_X1Y90          FDRE                                         r  clk_gen/count2_reg[12]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    clk_gen/count2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.522    clk_gen/CLK
    SLICE_X1Y91          FDRE                                         r  clk_gen/count2_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y91          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  clk_gen/count2_reg[16]/Q
                         net (fo=2, routed)           0.120     1.784    clk_gen/count2[16]
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.892 r  clk_gen/count20_carry__2/O[3]
                         net (fo=1, routed)           0.000     1.892    clk_gen/count20_carry__2_n_4
    SLICE_X1Y91          FDRE                                         r  clk_gen/count2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.041    clk_gen/CLK
    SLICE_X1Y91          FDRE                                         r  clk_gen/count2_reg[16]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y91          FDRE (Hold_fdre_C_D)         0.105     1.627    clk_gen/count2_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.604     1.523    clk_gen/CLK
    SLICE_X1Y93          FDRE                                         r  clk_gen/count2_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y93          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  clk_gen/count2_reg[24]/Q
                         net (fo=2, routed)           0.120     1.785    clk_gen/count2[24]
    SLICE_X1Y93          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  clk_gen/count20_carry__4/O[3]
                         net (fo=1, routed)           0.000     1.893    clk_gen/count20_carry__4_n_4
    SLICE_X1Y93          FDRE                                         r  clk_gen/count2_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877     2.042    clk_gen/CLK
    SLICE_X1Y93          FDRE                                         r  clk_gen/count2_reg[24]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y93          FDRE (Hold_fdre_C_D)         0.105     1.628    clk_gen/count2_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.412%)  route 0.120ns (32.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.604     1.523    clk_gen/CLK
    SLICE_X1Y94          FDRE                                         r  clk_gen/count2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y94          FDRE (Prop_fdre_C_Q)         0.141     1.664 r  clk_gen/count2_reg[28]/Q
                         net (fo=2, routed)           0.120     1.785    clk_gen/count2[28]
    SLICE_X1Y94          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.893 r  clk_gen/count20_carry__5/O[3]
                         net (fo=1, routed)           0.000     1.893    clk_gen/count20_carry__5_n_4
    SLICE_X1Y94          FDRE                                         r  clk_gen/count2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.877     2.042    clk_gen/CLK
    SLICE_X1Y94          FDRE                                         r  clk_gen/count2_reg[28]/C
                         clock pessimism             -0.518     1.523    
    SLICE_X1Y94          FDRE (Hold_fdre_C_D)         0.105     1.628    clk_gen/count2_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.256ns (68.766%)  route 0.116ns (31.234%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.522    clk_gen/CLK
    SLICE_X1Y92          FDRE                                         r  clk_gen/count2_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  clk_gen/count2_reg[17]/Q
                         net (fo=2, routed)           0.116     1.780    clk_gen/count2[17]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.895 r  clk_gen/count20_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.895    clk_gen/count20_carry__3_n_7
    SLICE_X1Y92          FDRE                                         r  clk_gen/count2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.041    clk_gen/CLK
    SLICE_X1Y92          FDRE                                         r  clk_gen/count2_reg[17]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    clk_gen/count2_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.252ns (67.654%)  route 0.120ns (32.346%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.522    clk_gen/CLK
    SLICE_X1Y92          FDRE                                         r  clk_gen/count2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y92          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  clk_gen/count2_reg[19]/Q
                         net (fo=2, routed)           0.120     1.784    clk_gen/count2[19]
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.895 r  clk_gen/count20_carry__3/O[2]
                         net (fo=1, routed)           0.000     1.895    clk_gen/count20_carry__3_n_5
    SLICE_X1Y92          FDRE                                         r  clk_gen/count2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.041    clk_gen/CLK
    SLICE_X1Y92          FDRE                                         r  clk_gen/count2_reg[19]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y92          FDRE (Hold_fdre_C_D)         0.105     1.627    clk_gen/count2_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.602     1.521    clk_gen/CLK
    SLICE_X1Y89          FDRE                                         r  clk_gen/count2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y89          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  clk_gen/count2_reg[7]/Q
                         net (fo=2, routed)           0.121     1.783    clk_gen/count2[7]
    SLICE_X1Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.894 r  clk_gen/count20_carry__0/O[2]
                         net (fo=1, routed)           0.000     1.894    clk_gen/count20_carry__0_n_5
    SLICE_X1Y89          FDRE                                         r  clk_gen/count2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.875     2.040    clk_gen/CLK
    SLICE_X1Y89          FDRE                                         r  clk_gen/count2_reg[7]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X1Y89          FDRE (Hold_fdre_C_D)         0.105     1.626    clk_gen/count2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 clk_gen/count2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_gen/count2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.414%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.522ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.603     1.522    clk_gen/CLK
    SLICE_X1Y90          FDRE                                         r  clk_gen/count2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDRE (Prop_fdre_C_Q)         0.141     1.663 r  clk_gen/count2_reg[11]/Q
                         net (fo=2, routed)           0.121     1.784    clk_gen/count2[11]
    SLICE_X1Y90          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.895 r  clk_gen/count20_carry__1/O[2]
                         net (fo=1, routed)           0.000     1.895    clk_gen/count20_carry__1_n_5
    SLICE_X1Y90          FDRE                                         r  clk_gen/count2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.876     2.041    clk_gen/CLK
    SLICE_X1Y90          FDRE                                         r  clk_gen/count2_reg[11]/C
                         clock pessimism             -0.518     1.522    
    SLICE_X1Y90          FDRE (Hold_fdre_C_D)         0.105     1.627    clk_gen/count2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     clk_gen/clk_5KHz_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     clk_gen/count2_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y90     clk_gen/count2_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y90     clk_gen/count2_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y90     clk_gen/count2_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     clk_gen/count2_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     clk_gen/count2_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     clk_gen/count2_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y91     clk_gen/count2_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     clk_gen/clk_5KHz_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     clk_gen/count2_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     clk_gen/count2_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     clk_gen/count2_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     clk_gen/count2_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     clk_gen/count2_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     clk_gen/count2_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     clk_gen/count2_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y93     clk_gen/count2_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y94     clk_gen/count2_reg[25]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     clk_gen/clk_5KHz_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     clk_gen/clk_5KHz_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y90     clk_gen/count2_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     clk_gen/count2_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     clk_gen/count2_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y90     clk_gen/count2_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     clk_gen/count2_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     clk_gen/count2_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     clk_gen/count2_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y91     clk_gen/count2_reg[16]/C



