INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/project5/project5.srcs/sources_1/imports/project5_files/constants.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/project5/project5.srcs/sources_1/imports/project5_files/memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module memory
WARNING: [VRFC 10-1315] redeclaration of ansi port data is not allowed [C:/Users/ECE/Desktop/project5/project5.srcs/sources_1/imports/project5_files/memory.v:11]
WARNING: [VRFC 10-1315] redeclaration of ansi port inputReady is not allowed [C:/Users/ECE/Desktop/project5/project5.srcs/sources_1/imports/project5_files/memory.v:13]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/project5/project5.srcs/sources_1/imports/project5_files/constants.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/project5/project5.srcs/sources_1/imports/project5_files/cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/project5/project5.srcs/sources_1/imports/project5_files/constants.v" into library xil_defaultlib
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/project5/project5.srcs/sim_1/imports/project5_files/cpu_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cpu_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ECE/Desktop/project5/project5.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
