Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (lin64) Build 3526262 Mon Apr 18 15:47:01 MDT 2022
| Date         : Wed Sep 14 16:47:23 2022
| Host         : aditya-Vostro-3559 running 64-bit Ubuntu 22.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file async_fifo1_timing_summary_routed.rpt -pb async_fifo1_timing_summary_routed.pb -rpx async_fifo1_timing_summary_routed.rpx -warn_on_violation
| Design       : async_fifo1
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  52          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (52)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (150)
5. checking no_input_delay (12)
6. checking no_output_delay (10)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (52)
-------------------------
 There are 20 register/latch pins with no clock driven by root clock pin: rclk (HIGH)

 There are 32 register/latch pins with no clock driven by root clock pin: wclk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (150)
--------------------------------------------------
 There are 150 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (10)
--------------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  160          inf        0.000                      0                  160           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           160 Endpoints
Min Delay           160 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rptr_empty/rbin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rdata[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.921ns  (logic 3.692ns (53.352%)  route 3.228ns (46.648%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE                         0.000     0.000 r  rptr_empty/rbin_reg[1]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  rptr_empty/rbin_reg[1]/Q
                         net (fo=15, routed)          1.182     1.660    fifomem/mem_reg_0_15_0_5/ADDRB1
    SLICE_X2Y60          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.323     1.983 r  fifomem/mem_reg_0_15_0_5/RAMB/O
                         net (fo=1, routed)           2.047     4.029    rdata_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         2.891     6.921 r  rdata_OBUF[2]_inst/O
                         net (fo=0)                   0.000     6.921    rdata[2]
    T9                                                                r  rdata[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/rbin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rdata[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.755ns  (logic 3.647ns (53.997%)  route 3.107ns (46.003%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE                         0.000     0.000 r  rptr_empty/rbin_reg[1]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  rptr_empty/rbin_reg[1]/Q
                         net (fo=15, routed)          1.190     1.668    fifomem/mem_reg_0_15_0_5/ADDRA1
    SLICE_X2Y60          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.317     1.985 r  fifomem/mem_reg_0_15_0_5/RAMA/O
                         net (fo=1, routed)           1.918     3.902    rdata_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         2.852     6.755 r  rdata_OBUF[0]_inst/O
                         net (fo=0)                   0.000     6.755    rdata[0]
    R10                                                               r  rdata[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/rbin_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rdata[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.609ns  (logic 3.466ns (52.442%)  route 3.143ns (47.558%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDCE                         0.000     0.000 r  rptr_empty/rbin_reg[3]/C
    SLICE_X1Y61          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rptr_empty/rbin_reg[3]/Q
                         net (fo=13, routed)          1.282     1.738    fifomem/mem_reg_0_15_0_5/ADDRC3
    SLICE_X2Y60          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.153     1.891 r  fifomem/mem_reg_0_15_0_5/RAMC/O
                         net (fo=1, routed)           1.861     3.752    rdata_OBUF[4]
    T13                  OBUF (Prop_obuf_I_O)         2.857     6.609 r  rdata_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.609    rdata[4]
    T13                                                               r  rdata[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/rbin_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rdata[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.606ns  (logic 3.540ns (53.591%)  route 3.066ns (46.409%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE                         0.000     0.000 r  rptr_empty/rbin_reg[0]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  rptr_empty/rbin_reg[0]/Q
                         net (fo=16, routed)          1.190     1.708    fifomem/mem_reg_0_15_6_7__0/DPRA0
    SLICE_X2Y61          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.153     1.861 r  fifomem/mem_reg_0_15_6_7__0/DP/O
                         net (fo=1, routed)           1.875     3.737    rdata_OBUF[7]
    V11                  OBUF (Prop_obuf_I_O)         2.869     6.606 r  rdata_OBUF[7]_inst/O
                         net (fo=0)                   0.000     6.606    rdata[7]
    V11                                                               r  rdata[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/rbin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rdata[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.558ns  (logic 3.443ns (52.501%)  route 3.115ns (47.499%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE                         0.000     0.000 r  rptr_empty/rbin_reg[1]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  rptr_empty/rbin_reg[1]/Q
                         net (fo=15, routed)          1.190     1.668    fifomem/mem_reg_0_15_0_5/ADDRA1
    SLICE_X2Y60          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.295     1.963 r  fifomem/mem_reg_0_15_0_5/RAMA_D1/O
                         net (fo=1, routed)           1.925     3.888    rdata_OBUF[1]
    T10                  OBUF (Prop_obuf_I_O)         2.670     6.558 r  rdata_OBUF[1]_inst/O
                         net (fo=0)                   0.000     6.558    rdata[1]
    T10                                                               r  rdata[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/rbin_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rdata[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.478ns  (logic 3.419ns (52.787%)  route 3.058ns (47.213%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE                         0.000     0.000 r  rptr_empty/rbin_reg[1]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.478     0.478 r  rptr_empty/rbin_reg[1]/Q
                         net (fo=15, routed)          1.182     1.660    fifomem/mem_reg_0_15_0_5/ADDRB1
    SLICE_X2Y60          RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.295     1.955 r  fifomem/mem_reg_0_15_0_5/RAMB_D1/O
                         net (fo=1, routed)           1.877     3.831    rdata_OBUF[3]
    U13                  OBUF (Prop_obuf_I_O)         2.646     6.478 r  rdata_OBUF[3]_inst/O
                         net (fo=0)                   0.000     6.478    rdata[3]
    U13                                                               r  rdata[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/rbin_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rdata[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.370ns  (logic 3.227ns (50.658%)  route 3.143ns (49.342%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDCE                         0.000     0.000 r  rptr_empty/rbin_reg[3]/C
    SLICE_X1Y61          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  rptr_empty/rbin_reg[3]/Q
                         net (fo=13, routed)          1.282     1.738    fifomem/mem_reg_0_15_0_5/ADDRC3
    SLICE_X2Y60          RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     1.862 r  fifomem/mem_reg_0_15_0_5/RAMC_D1/O
                         net (fo=1, routed)           1.861     3.723    rdata_OBUF[5]
    V14                  OBUF (Prop_obuf_I_O)         2.647     6.370 r  rdata_OBUF[5]_inst/O
                         net (fo=0)                   0.000     6.370    rdata[5]
    V14                                                               r  rdata[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/rbin_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rdata[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.339ns  (logic 3.287ns (51.861%)  route 3.052ns (48.139%))
  Logic Levels:           3  (FDCE=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE                         0.000     0.000 r  rptr_empty/rbin_reg[0]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.518     0.518 r  rptr_empty/rbin_reg[0]/Q
                         net (fo=16, routed)          1.190     1.708    fifomem/mem_reg_0_15_6_7/DPRA0
    SLICE_X2Y61          RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     1.832 r  fifomem/mem_reg_0_15_6_7/DP/O
                         net (fo=1, routed)           1.861     3.694    rdata_OBUF[6]
    U14                  OBUF (Prop_obuf_I_O)         2.645     6.339 r  rdata_OBUF[6]_inst/O
                         net (fo=0)                   0.000     6.339    rdata[6]
    U14                                                               r  rdata[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/rempty_reg/C
                            (rising edge-triggered cell FDPE)
  Destination:            rempty
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.031ns  (logic 3.128ns (62.175%)  route 1.903ns (37.825%))
  Logic Levels:           2  (FDPE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y62          FDPE                         0.000     0.000 r  rptr_empty/rempty_reg/C
    SLICE_X1Y62          FDPE (Prop_fdpe_C_Q)         0.456     0.456 r  rptr_empty/rempty_reg/Q
                         net (fo=9, routed)           1.903     2.359    rempty_OBUF
    V10                  OBUF (Prop_obuf_I_O)         2.672     5.031 r  rempty_OBUF_inst/O
                         net (fo=0)                   0.000     5.031    rempty
    V10                                                               r  rempty (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_full/wfull_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            wfull
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.961ns  (logic 3.119ns (62.875%)  route 1.842ns (37.125%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDCE                         0.000     0.000 r  wptr_full/wfull_reg/C
    SLICE_X3Y61          FDCE (Prop_fdce_C_Q)         0.456     0.456 r  wptr_full/wfull_reg/Q
                         net (fo=10, routed)          1.842     2.298    wfull_OBUF
    V12                  OBUF (Prop_obuf_I_O)         2.663     4.961 r  wfull_OBUF_inst/O
                         net (fo=0)                   0.000     4.961    wfull
    V12                                                               r  wfull (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rptr_empty/rptr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sync_r2w/wq1_rptr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.243ns  (logic 0.141ns (58.024%)  route 0.102ns (41.976%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y63          FDCE                         0.000     0.000 r  rptr_empty/rptr_reg[0]/C
    SLICE_X1Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  rptr_empty/rptr_reg[0]/Q
                         net (fo=1, routed)           0.102     0.243    sync_r2w/D[0]
    SLICE_X2Y63          FDCE                                         r  sync_r2w/wq1_rptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_w2r/rq1_wptr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sync_w2r/rq2_wptr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.257ns  (logic 0.141ns (54.828%)  route 0.116ns (45.172%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDCE                         0.000     0.000 r  sync_w2r/rq1_wptr_reg[3]/C
    SLICE_X1Y61          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sync_w2r/rq1_wptr_reg[3]/Q
                         net (fo=1, routed)           0.116     0.257    sync_w2r/rq1_wptr[3]
    SLICE_X1Y61          FDCE                                         r  sync_w2r/rq2_wptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/rptr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sync_r2w/wq1_rptr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.164ns (59.419%)  route 0.112ns (40.581%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE                         0.000     0.000 r  rptr_empty/rptr_reg[1]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  rptr_empty/rptr_reg[1]/Q
                         net (fo=1, routed)           0.112     0.276    sync_r2w/D[1]
    SLICE_X2Y63          FDCE                                         r  sync_r2w/wq1_rptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_full/wptr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sync_w2r/rq1_wptr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.298ns  (logic 0.128ns (42.990%)  route 0.170ns (57.010%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y62          FDCE                         0.000     0.000 r  wptr_full/wptr_reg[2]/C
    SLICE_X3Y62          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  wptr_full/wptr_reg[2]/Q
                         net (fo=1, routed)           0.170     0.298    sync_w2r/Q[2]
    SLICE_X0Y62          FDCE                                         r  sync_w2r/rq1_wptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_r2w/wq1_rptr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sync_r2w/wq2_rptr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y63          FDCE                         0.000     0.000 r  sync_r2w/wq1_rptr_reg[2]/C
    SLICE_X3Y63          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sync_r2w/wq1_rptr_reg[2]/Q
                         net (fo=1, routed)           0.170     0.311    sync_r2w/wq1_rptr[2]
    SLICE_X3Y63          FDCE                                         r  sync_r2w/wq2_rptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 wptr_full/wptr_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sync_w2r/rq1_wptr_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y61          FDCE                         0.000     0.000 r  wptr_full/wptr_reg[1]/C
    SLICE_X0Y61          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  wptr_full/wptr_reg[1]/Q
                         net (fo=1, routed)           0.174     0.315    sync_w2r/Q[1]
    SLICE_X1Y61          FDCE                                         r  sync_w2r/rq1_wptr_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_w2r/rq1_wptr_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sync_w2r/rq2_wptr_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y62          FDCE                         0.000     0.000 r  sync_w2r/rq1_wptr_reg[2]/C
    SLICE_X0Y62          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sync_w2r/rq1_wptr_reg[2]/Q
                         net (fo=1, routed)           0.174     0.315    sync_w2r/rq1_wptr[2]
    SLICE_X1Y62          FDCE                                         r  sync_w2r/rq2_wptr_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_r2w/wq1_rptr_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sync_r2w/wq2_rptr_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.323ns  (logic 0.128ns (39.651%)  route 0.195ns (60.349%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y61          FDCE                         0.000     0.000 r  sync_r2w/wq1_rptr_reg[3]/C
    SLICE_X3Y61          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  sync_r2w/wq1_rptr_reg[3]/Q
                         net (fo=1, routed)           0.195     0.323    sync_r2w/wq1_rptr[3]
    SLICE_X3Y61          FDCE                                         r  sync_r2w/wq2_rptr_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sync_w2r/rq1_wptr_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            sync_w2r/rq2_wptr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.324ns  (logic 0.141ns (43.458%)  route 0.183ns (56.542%))
  Logic Levels:           1  (FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y61          FDCE                         0.000     0.000 r  sync_w2r/rq1_wptr_reg[0]/C
    SLICE_X1Y61          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  sync_w2r/rq1_wptr_reg[0]/Q
                         net (fo=1, routed)           0.183     0.324    sync_w2r/rq1_wptr[0]
    SLICE_X0Y62          FDCE                                         r  sync_w2r/rq2_wptr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rptr_empty/rbin_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            rptr_empty/rempty_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.328ns  (logic 0.209ns (63.627%)  route 0.119ns (36.372%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y62          FDCE                         0.000     0.000 r  rptr_empty/rbin_reg[4]/C
    SLICE_X2Y62          FDCE (Prop_fdce_C_Q)         0.164     0.164 r  rptr_empty/rbin_reg[4]/Q
                         net (fo=4, routed)           0.119     0.283    rptr_empty/rbin_reg[4]_0
    SLICE_X1Y62          LUT6 (Prop_lut6_I3_O)        0.045     0.328 r  rptr_empty/rempty_i_1/O
                         net (fo=1, routed)           0.000     0.328    rptr_empty/rempty_val
    SLICE_X1Y62          FDPE                                         r  rptr_empty/rempty_reg/D
  -------------------------------------------------------------------    -------------------





