INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yamaguchi/CPU-Adelie/core/src/core_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yamaguchi/CPU-Adelie/core/src/core_alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yamaguchi/CPU-Adelie/core/src/core_decode.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_decode
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yamaguchi/CPU-Adelie/core/src/core_top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module core_top
INFO: [VRFC 10-2458] undeclared symbol r0, assumed default net type wire [/home/yamaguchi/CPU-Adelie/core/src/core_top.v:86]
INFO: [VRFC 10-2458] undeclared symbol ine, assumed default net type wire [/home/yamaguchi/CPU-Adelie/core/src/core_top.v:352]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yamaguchi/CPU-Adelie/koara/koara.ip_user_files/bd/design_1/ip/design_1_core_top_0_0_1/sim/design_1_core_top_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_core_top_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yamaguchi/CPU-Adelie/koara/koara.ip_user_files/bd/design_1/ipshared/68f7/hdl/sim_clk_gen.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_clk_gen
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yamaguchi/CPU-Adelie/koara/koara.ip_user_files/bd/design_1/ip/design_1_sim_clk_gen_0_0_1/sim/design_1_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yamaguchi/CPU-Adelie/koara/koara.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_0_0_1/sim/design_1_blk_mem_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yamaguchi/CPU-Adelie/koara/koara.ip_user_files/bd/design_1/ip/design_1_blk_mem_gen_1_0_1/sim/design_1_blk_mem_gen_1_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_blk_mem_gen_1_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yamaguchi/CPU-Adelie/koara/koara.ip_user_files/bd/design_1/hdl/design_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1
INFO: [VRFC 10-311] analyzing module design_1_core_top_0_axi_periph_0
INFO: [VRFC 10-311] analyzing module s00_couplers_imp_1T2I6AR
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yamaguchi/CPU-Adelie/koara/koara.ip_user_files/bd/design_1/ipshared/e147/xlconstant.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module xlconstant
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yamaguchi/CPU-Adelie/koara/koara.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_0/sim/design_1_xlconstant_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yamaguchi/CPU-Adelie/koara/koara.ip_user_files/bd/design_1/ip/design_1_xlconstant_0_1/sim/design_1_xlconstant_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_xlconstant_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yamaguchi/CPU-Adelie/koara/koara.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module design_1_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/yamaguchi/CPU-Adelie/koara/koara.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
