---
layout: default
title: 2.2 NAND„ÉªNOR„ÉªXOR„ÅÆË´ñÁêÜ„Å®CMOSÊßãÊàê
---

---

# 2.2 NAND„ÉªNOR„ÉªXOR„ÅÆË´ñÁêÜ„Å®CMOSÊßãÊàê  
**2.2 NAND, NOR, XOR Logic and CMOS Structures**

---

## üéØ Êú¨ÁØÄ„ÅÆ„Å≠„Çâ„ÅÑÔΩúGoal of This Section

Êú¨ÁØÄ„Åß„ÅØ„ÄÅCMOSË´ñÁêÜÂõûË∑Ø„ÅÆÂü∫Êú¨ÊßãÊàêÂçò‰Ωç„Åß„ÅÇ„Çã **NAND„Ç≤„Éº„Éà** „Å® **NOR„Ç≤„Éº„Éà**„ÄÅ  
„Åù„Åó„Å¶Âä†ÁÆóÂô®„Å™„Å©„ÅßÈ†ªÁπÅ„Å´Áî®„ÅÑ„Çâ„Çå„Çã **XOR„Ç≤„Éº„Éà** „Å´„Å§„ÅÑ„Å¶„ÄÅ  
„Åù„Çå„Åû„Çå„ÅÆ**Ë´ñÁêÜÁöÑÊÄßË≥™„Å®CMOSÊßãÊàê**„ÇíÊï¥ÁêÜ„Åó„Åæ„Åô„ÄÇ  
> This section introduces **NAND**, **NOR**, and **XOR gates** ‚Äî core components in CMOS logic design ‚Äî covering their **logic behavior and CMOS implementation**.

---

## üîπ NAND„Ç≤„Éº„ÉàÔΩúNAND Gate

### ‚ñ∂ Ë´ñÁêÜÂºè / Logic ExpressionÔºö

$$
Y = \overline{A \cdot B}
$$

### ‚ñ∂ ÁúüÁêÜÂÄ§Ë°® / Truth TableÔºö

| A | B | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

### ‚ñ∂ CMOSÊßãÊàê / CMOS StructureÔºö

- **pMOSÔºö‰∏¶Âàó**  
- **nMOSÔºöÁõ¥Âàó**  
> - **pMOS: parallel**, **nMOS: series**

ÂÖ•Âäõ„Åå‰∏°ÊñπHigh„ÅÆ„Å®„Åç„ÅÆ„Åø„ÄÅnMOSÁµåË∑Ø„ÅåON ‚Üí Âá∫Âäõ„ÅØGND„Å´Â∞éÈÄö„Åï„Çå **0** „ÇíËøî„Åô„ÄÇ  
„Åù„Çå‰ª•Â§ñ„Åß„ÅØ„ÄÅpMOS„ÅÆ„Å©„Å°„Çâ„Åã„ÅåON„Å®„Å™„ÇäÂá∫Âäõ„ÅØ **1**„ÄÇ

> **Âõ≥2.2-1ÔºöNAND„Ç≤„Éº„Éà„ÅÆCMOSÊßãÊàêÂõ≥**  
> `![Âõ≥2.2-1 NAND„Ç≤„Éº„ÉàCMOSÊßãÊàê](./images/chapter2_nand_gate_cmos.png)`

---

## üîπ NOR„Ç≤„Éº„ÉàÔΩúNOR Gate

### ‚ñ∂ Ë´ñÁêÜÂºè / Logic ExpressionÔºö

$$
Y = \overline{A + B}
$$

### ‚ñ∂ ÁúüÁêÜÂÄ§Ë°® / Truth TableÔºö

| A | B | Y |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 0 |

### ‚ñ∂ CMOSÊßãÊàê / CMOS StructureÔºö

- **pMOSÔºöÁõ¥Âàó**  
- **nMOSÔºö‰∏¶Âàó**  
> - **pMOS: series**, **nMOS: parallel**

‰∏°Êñπ„ÅÆÂÖ•Âäõ„ÅåLowÔºà0Ôºâ„ÅÆ„Å®„Åç„ÅÆ„Åø„ÄÅpMOSÁµåË∑Ø„ÅåON ‚Üí Âá∫Âäõ„ÅØ **1**„ÄÇ  
„ÅÑ„Åö„Çå„Åã„ÅÆÂÖ•Âäõ„ÅåHigh„ÅÆÂ†¥Âêà„ÄÅnMOSÁµåË∑Ø„ÅåON ‚Üí Âá∫Âäõ„ÅØ **0**„ÄÇ

> **Âõ≥2.2-2ÔºöNOR„Ç≤„Éº„Éà„ÅÆCMOSÊßãÊàêÂõ≥**  
> `![Âõ≥2.2-2 NOR„Ç≤„Éº„ÉàCMOSÊßãÊàê](./images/chapter2_nor_gate_cmos.png)`

---

## üîπ XOR„Ç≤„Éº„ÉàÔΩúXOR Gate (Exclusive-OR)

### ‚ñ∂ Ë´ñÁêÜÂºè / Logic ExpressionÔºö

$$
Y = \overline{A} \cdot B + A \cdot \overline{B}
$$

### ‚ñ∂ ÁúüÁêÜÂÄ§Ë°® / Truth TableÔºö

| A | B | Y |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |

### ‚ñ∂ CMOSÊßãÊàê / CMOS StructureÔºö

- XOR„ÅØÂçòÁ¥î„Å™Áõ¥ÂàóÔºè‰∏¶Âàó„ÅßÊßãÊàê„Åß„Åç„Åö„ÄÅ**Ë§áÂêàÊßãÈÄ†**„ÅåÂøÖË¶Å  
> Cannot be built by simple series/parallel pMOS/nMOS ‚Äî **complex network required**

- Â§ö„Åè„ÅÆÂ†¥Âêà„ÄÅ**8„Äú12ÂÄã„ÅÆMOS„Éà„É©„É≥„Ç∏„Çπ„Çø**„Çí‰ΩøÁî®  
> Typically requires **8 to 12 MOSFETs**

- Ë´ñÁêÜÂºè„ÅÆÂêÑÈ†Ö„ÇíÂÄãÂà•„Å´ÊßãÊàê„Åó„ÄÅORÂõûË∑Ø„ÅßÂêàÊàê  
> Each term is built separately and merged by OR logic

> **Âõ≥2.2-3ÔºöXOR„Ç≤„Éº„Éà„ÅÆÊßãÊàê‰æãÔºàCMOSÔºâ**  
> `![Âõ≥2.2-3 XOR„Ç≤„Éº„ÉàCMOSÊßãÊàê](./images/chapter2_xor_gate_cmos.png)`

---

## üîß „Éà„É©„É≥„Ç∏„Çπ„ÇøÊï∞„Å®ÂõûË∑ØË¶èÊ®°„ÅÆÊØîËºÉ  
## üîß Transistor Count Comparison

| „Ç≤„Éº„ÉàÁ®ÆÂà• / Gate | Ê©üËÉΩ / Function | CMOS„Éà„É©„É≥„Ç∏„Çπ„ÇøÊï∞ÔºàÁõÆÂÆâÔºâ / Approx. Transistor Count |
|------------------|-----------------|--------------------------------------------------------|
| NOT              | ÂèçËª¢ / Inverter  | 2                                                      |
| NAND / NOR       | Âê¶ÂÆöË´ñÁêÜ / Negated Logic | 4                                                  |
| AND / OR         | Âê¶ÂÆö„Ç≤„Éº„ÉàÔºãNOTÔºàÂêàÊàêÔºâ | 6                                                  |
| XOR              | Êéí‰ªñÁöÑË´ñÁêÜÂíå / Exclusive-OR | 8„Äú12                                              |

---

## ‚úÖ „Åæ„Å®„ÇÅÔΩúSummary

- **NAND / NOR„ÅØ„ÄÅCMOSË´ñÁêÜ„Å´„Åä„Åë„ÇãÂü∫Êú¨ÊßãÊàê„Éñ„É≠„ÉÉ„ÇØ**  
> NAND and NOR are **fundamental CMOS logic primitives**, efficient in layout and performance

- **XOR„ÅØÊßãÊàê„ÅåË§áÈõë**„Å™„Åü„ÇÅ„ÄÅË®≠Ë®àÊôÇ„Å´Ê≥®ÊÑè„ÅåÂøÖË¶Å  
> XOR has **complex structure and higher transistor cost**

- Êú¨Á´†„ÅßÊâ±„Å£„Åü„Ç≤„Éº„Éà„ÅØ„ÄÅÊ¨°ÁØÄ„ÅßÂ≠¶„Å∂ **ÁúüÁêÜÂÄ§Ë°®„Å®Âãï‰ΩúÊ≥¢ÂΩ¢Ê§úË®º**„ÅÆÂü∫Á§é„Å®„Å™„Çã  
> These gates are foundational for upcoming sections on **truth tables and waveform simulation**

---

üìé **Ê¨°ÁØÄ„Å∏Ôºö[`2.3_truth_table_waveform.md`](./2.3_truth_table_waveform.md)**  
> **Next:** Simulating logic gates with truth tables and waveforms

---

[‚Üê Êàª„Çã / Back to Chapter 2: Combinational Logic Top](../chapter2_comb_logic/README.md)

