<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p318" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_318{left:671px;bottom:68px;letter-spacing:0.11px;}
#t2_318{left:69px;bottom:1141px;letter-spacing:-0.13px;}
#t3_318{left:69px;bottom:68px;letter-spacing:0.12px;}
#t4_318{left:110px;bottom:68px;letter-spacing:0.1px;}
#t5_318{left:69px;bottom:1083px;letter-spacing:0.19px;word-spacing:-0.05px;}
#t6_318{left:359px;bottom:703px;letter-spacing:0.13px;word-spacing:0.02px;}
#t7_318{left:69px;bottom:617px;letter-spacing:0.13px;}
#t8_318{left:69px;bottom:594px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t9_318{left:69px;bottom:577px;letter-spacing:-0.15px;word-spacing:-0.44px;}
#ta_318{left:69px;bottom:561px;letter-spacing:-0.16px;word-spacing:-0.46px;}
#tb_318{left:69px;bottom:536px;letter-spacing:-0.17px;word-spacing:-0.44px;}
#tc_318{left:69px;bottom:519px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#td_318{left:69px;bottom:503px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#te_318{left:69px;bottom:486px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tf_318{left:69px;bottom:461px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#tg_318{left:69px;bottom:444px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#th_318{left:69px;bottom:428px;letter-spacing:-0.14px;word-spacing:-0.45px;}
#ti_318{left:69px;bottom:391px;letter-spacing:0.13px;word-spacing:-0.07px;}
#tj_318{left:69px;bottom:368px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tk_318{left:69px;bottom:331px;letter-spacing:0.13px;}
#tl_318{left:69px;bottom:309px;letter-spacing:-0.11px;}
#tm_318{left:159px;bottom:307px;}
#tn_318{left:171px;bottom:309px;letter-spacing:-0.12px;}
#to_318{left:69px;bottom:290px;letter-spacing:-0.14px;word-spacing:0.01px;}
#tp_318{left:69px;bottom:272px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tq_318{left:157px;bottom:270px;}
#tr_318{left:170px;bottom:272px;letter-spacing:-0.18px;}
#ts_318{left:90px;bottom:254px;letter-spacing:-0.14px;}
#tt_318{left:117px;bottom:235px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tu_318{left:117px;bottom:217px;letter-spacing:-0.12px;}
#tv_318{left:90px;bottom:199px;letter-spacing:-0.11px;}
#tw_318{left:117px;bottom:180px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tx_318{left:117px;bottom:162px;letter-spacing:-0.12px;}
#ty_318{left:117px;bottom:144px;letter-spacing:-0.12px;}
#tz_318{left:69px;bottom:125px;letter-spacing:-0.11px;}
#t10_318{left:74px;bottom:1059px;letter-spacing:-0.14px;}
#t11_318{left:74px;bottom:1043px;letter-spacing:-0.12px;}
#t12_318{left:301px;bottom:1059px;letter-spacing:-0.11px;}
#t13_318{left:301px;bottom:1043px;letter-spacing:-0.09px;}
#t14_318{left:339px;bottom:1059px;letter-spacing:-0.1px;}
#t15_318{left:339px;bottom:1043px;letter-spacing:-0.15px;}
#t16_318{left:412px;bottom:1059px;letter-spacing:-0.15px;}
#t17_318{left:412px;bottom:1043px;letter-spacing:-0.14px;word-spacing:-0.04px;}
#t18_318{left:483px;bottom:1059px;letter-spacing:-0.12px;}
#t19_318{left:74px;bottom:1020px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1a_318{left:74px;bottom:999px;letter-spacing:-0.13px;}
#t1b_318{left:301px;bottom:1020px;letter-spacing:-0.16px;}
#t1c_318{left:339px;bottom:1020px;letter-spacing:-0.11px;}
#t1d_318{left:412px;bottom:1020px;letter-spacing:-0.11px;}
#t1e_318{left:483px;bottom:1020px;letter-spacing:-0.11px;}
#t1f_318{left:483px;bottom:1004px;letter-spacing:-0.11px;}
#t1g_318{left:74px;bottom:976px;letter-spacing:-0.13px;}
#t1h_318{left:74px;bottom:955px;letter-spacing:-0.13px;}
#t1i_318{left:301px;bottom:976px;letter-spacing:-0.16px;}
#t1j_318{left:339px;bottom:976px;letter-spacing:-0.11px;}
#t1k_318{left:412px;bottom:976px;letter-spacing:-0.11px;}
#t1l_318{left:483px;bottom:976px;letter-spacing:-0.11px;}
#t1m_318{left:483px;bottom:959px;letter-spacing:-0.11px;}
#t1n_318{left:74px;bottom:932px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1o_318{left:74px;bottom:910px;letter-spacing:-0.14px;}
#t1p_318{left:301px;bottom:932px;letter-spacing:-0.14px;}
#t1q_318{left:339px;bottom:932px;letter-spacing:-0.1px;}
#t1r_318{left:412px;bottom:932px;letter-spacing:-0.11px;}
#t1s_318{left:483px;bottom:932px;letter-spacing:-0.11px;}
#t1t_318{left:483px;bottom:915px;letter-spacing:-0.11px;}
#t1u_318{left:74px;bottom:888px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t1v_318{left:74px;bottom:866px;letter-spacing:-0.14px;}
#t1w_318{left:301px;bottom:888px;letter-spacing:-0.15px;}
#t1x_318{left:339px;bottom:888px;letter-spacing:-0.11px;}
#t1y_318{left:412px;bottom:888px;letter-spacing:-0.12px;}
#t1z_318{left:483px;bottom:888px;letter-spacing:-0.11px;}
#t20_318{left:483px;bottom:871px;letter-spacing:-0.11px;}
#t21_318{left:74px;bottom:843px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t22_318{left:74px;bottom:822px;letter-spacing:-0.14px;}
#t23_318{left:301px;bottom:843px;letter-spacing:-0.15px;}
#t24_318{left:339px;bottom:843px;letter-spacing:-0.11px;}
#t25_318{left:412px;bottom:843px;letter-spacing:-0.12px;}
#t26_318{left:483px;bottom:843px;letter-spacing:-0.11px;}
#t27_318{left:483px;bottom:826px;letter-spacing:-0.11px;}
#t28_318{left:74px;bottom:799px;letter-spacing:-0.16px;}
#t29_318{left:74px;bottom:779px;}
#t2a_318{left:88px;bottom:779px;letter-spacing:-0.11px;}
#t2b_318{left:74px;bottom:759px;letter-spacing:-0.11px;word-spacing:-0.04px;}
#t2c_318{left:85px;bottom:681px;letter-spacing:-0.15px;}
#t2d_318{left:203px;bottom:681px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2e_318{left:390px;bottom:681px;letter-spacing:-0.13px;word-spacing:0.05px;}
#t2f_318{left:565px;bottom:681px;letter-spacing:-0.15px;word-spacing:-0.03px;}
#t2g_318{left:734px;bottom:681px;letter-spacing:-0.14px;word-spacing:0.05px;}
#t2h_318{left:94px;bottom:657px;letter-spacing:-0.21px;}
#t2i_318{left:186px;bottom:657px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2j_318{left:382px;bottom:657px;letter-spacing:-0.13px;word-spacing:0.01px;}
#t2k_318{left:586px;bottom:657px;letter-spacing:-0.14px;}
#t2l_318{left:755px;bottom:657px;letter-spacing:-0.12px;}

.s1_318{font-size:12px;font-family:NeoSansIntel_34d0;color:#000;}
.s2_318{font-size:14px;font-family:NeoSansIntel_34d0;color:#0860A8;}
.s3_318{font-size:18px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s4_318{font-size:15px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
.s5_318{font-size:14px;font-family:Verdana_5k9;color:#000;}
.s6_318{font-size:14px;font-family:NeoSansIntel_34d0;color:#000;}
.s7_318{font-size:17px;font-family:Symbol_5kh;color:#000;}
.s8_318{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#000;}
.s9_318{font-size:14px;font-family:NeoSansIntelMedium_34c-;color:#0860A8;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts318" type="text/css" >

@font-face {
	font-family: NeoSansIntelMedium_34c-;
	src: url("fonts/NeoSansIntelMedium_34c-.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_34d0;
	src: url("fonts/NeoSansIntel_34d0.woff") format("woff");
}

@font-face {
	font-family: Symbol_5kh;
	src: url("fonts/Symbol_5kh.woff") format("woff");
}

@font-face {
	font-family: Verdana_5k9;
	src: url("fonts/Verdana_5k9.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg318Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg318" style="-webkit-user-select: none;"><object width="935" height="1210" data="318/318.svg" type="image/svg+xml" id="pdf318" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_318" class="t s1_318">CMPXCHG—Compare and Exchange </span>
<span id="t2_318" class="t s2_318">INSTRUCTION SET REFERENCE, A-L </span>
<span id="t3_318" class="t s1_318">3-208 </span><span id="t4_318" class="t s1_318">Vol. 2A </span>
<span id="t5_318" class="t s3_318">CMPXCHG—Compare and Exchange </span>
<span id="t6_318" class="t s4_318">Instruction Operand Encoding </span>
<span id="t7_318" class="t s4_318">Description </span>
<span id="t8_318" class="t s5_318">Compares the value in the AL, AX, EAX, or RAX register with the first operand (destination operand). If the two </span>
<span id="t9_318" class="t s5_318">values are equal, the second operand (source operand) is loaded into the destination operand. Otherwise, the </span>
<span id="ta_318" class="t s5_318">destination operand is loaded into the AL, AX, EAX or RAX register. RAX register is available only in 64-bit mode. </span>
<span id="tb_318" class="t s5_318">This instruction can be used with a LOCK prefix to allow the instruction to be executed atomically. To simplify the </span>
<span id="tc_318" class="t s5_318">interface to the processor’s bus, the destination operand receives a write cycle without regard to the result of the </span>
<span id="td_318" class="t s5_318">comparison. The destination operand is written back if the comparison fails; otherwise, the source operand is </span>
<span id="te_318" class="t s5_318">written into the destination. (The processor never produces a locked read without also producing a locked write.) </span>
<span id="tf_318" class="t s5_318">In 64-bit mode, the instruction’s default operation size is 32 bits. Use of the REX.R prefix permits access to addi- </span>
<span id="tg_318" class="t s5_318">tional registers (R8-R15). Use of the REX.W prefix promotes operation to 64 bits. See the summary chart at the </span>
<span id="th_318" class="t s5_318">beginning of this section for encoding data and limits. </span>
<span id="ti_318" class="t s4_318">IA-32 Architecture Compatibility </span>
<span id="tj_318" class="t s5_318">This instruction is not supported on Intel processors earlier than the Intel486 processors. </span>
<span id="tk_318" class="t s4_318">Operation </span>
<span id="tl_318" class="t s6_318">(* Accumulator </span><span id="tm_318" class="t s7_318">= </span><span id="tn_318" class="t s6_318">AL, AX, EAX, or RAX depending on whether a byte, word, doubleword, or quadword comparison is being performed *) </span>
<span id="to_318" class="t s6_318">TEMP := DEST </span>
<span id="tp_318" class="t s6_318">IF accumulator </span><span id="tq_318" class="t s7_318">= </span><span id="tr_318" class="t s6_318">TEMP </span>
<span id="ts_318" class="t s6_318">THEN </span>
<span id="tt_318" class="t s6_318">ZF := 1; </span>
<span id="tu_318" class="t s6_318">DEST := SRC; </span>
<span id="tv_318" class="t s6_318">ELSE </span>
<span id="tw_318" class="t s6_318">ZF := 0; </span>
<span id="tx_318" class="t s6_318">accumulator := TEMP; </span>
<span id="ty_318" class="t s6_318">DEST := TEMP; </span>
<span id="tz_318" class="t s6_318">FI; </span>
<span id="t10_318" class="t s8_318">Opcode/ </span>
<span id="t11_318" class="t s8_318">Instruction </span>
<span id="t12_318" class="t s8_318">Op/ </span>
<span id="t13_318" class="t s8_318">En </span>
<span id="t14_318" class="t s8_318">64-Bit </span>
<span id="t15_318" class="t s8_318">Mode </span>
<span id="t16_318" class="t s8_318">Compat/ </span>
<span id="t17_318" class="t s8_318">Leg Mode </span>
<span id="t18_318" class="t s8_318">Description </span>
<span id="t19_318" class="t s6_318">0F B0/r </span>
<span id="t1a_318" class="t s6_318">CMPXCHG r/m8, r8 </span>
<span id="t1b_318" class="t s6_318">MR </span><span id="t1c_318" class="t s6_318">Valid </span><span id="t1d_318" class="t s6_318">Valid* </span><span id="t1e_318" class="t s6_318">Compare AL with r/m8. If equal, ZF is set and r8 is loaded into </span>
<span id="t1f_318" class="t s6_318">r/m8. Else, clear ZF and load r/m8 into AL. </span>
<span id="t1g_318" class="t s6_318">REX + 0F B0/r </span>
<span id="t1h_318" class="t s6_318">CMPXCHG r/m8**,r8 </span>
<span id="t1i_318" class="t s6_318">MR </span><span id="t1j_318" class="t s6_318">Valid </span><span id="t1k_318" class="t s6_318">N.E. </span><span id="t1l_318" class="t s6_318">Compare AL with r/m8. If equal, ZF is set and r8 is loaded into </span>
<span id="t1m_318" class="t s6_318">r/m8. Else, clear ZF and load r/m8 into AL. </span>
<span id="t1n_318" class="t s6_318">0F B1/r </span>
<span id="t1o_318" class="t s6_318">CMPXCHG r/m16, r16 </span>
<span id="t1p_318" class="t s6_318">MR </span><span id="t1q_318" class="t s6_318">Valid </span><span id="t1r_318" class="t s6_318">Valid* </span><span id="t1s_318" class="t s6_318">Compare AX with r/m16. If equal, ZF is set and r16 is loaded </span>
<span id="t1t_318" class="t s6_318">into r/m16. Else, clear ZF and load r/m16 into AX. </span>
<span id="t1u_318" class="t s6_318">0F B1/r </span>
<span id="t1v_318" class="t s6_318">CMPXCHG r/m32, r32 </span>
<span id="t1w_318" class="t s6_318">MR </span><span id="t1x_318" class="t s6_318">Valid </span><span id="t1y_318" class="t s6_318">Valid* </span><span id="t1z_318" class="t s6_318">Compare EAX with r/m32. If equal, ZF is set and r32 is loaded </span>
<span id="t20_318" class="t s6_318">into r/m32. Else, clear ZF and load r/m32 into EAX. </span>
<span id="t21_318" class="t s6_318">REX.W + 0F B1/r </span>
<span id="t22_318" class="t s6_318">CMPXCHG r/m64, r64 </span>
<span id="t23_318" class="t s6_318">MR </span><span id="t24_318" class="t s6_318">Valid </span><span id="t25_318" class="t s6_318">N.E. </span><span id="t26_318" class="t s6_318">Compare RAX with r/m64. If equal, ZF is set and r64 is loaded </span>
<span id="t27_318" class="t s6_318">into r/m64. Else, clear ZF and load r/m64 into RAX. </span>
<span id="t28_318" class="t s9_318">NOTES: </span>
<span id="t29_318" class="t s6_318">* </span><span id="t2a_318" class="t s6_318">See the IA-32 Architecture Compatibility section below. </span>
<span id="t2b_318" class="t s6_318">** In 64-bit mode, r/m8 can not be encoded to access the following byte registers if a REX prefix is used: AH, BH, CH, DH. </span>
<span id="t2c_318" class="t s8_318">Op/En </span><span id="t2d_318" class="t s8_318">Operand 1 </span><span id="t2e_318" class="t s8_318">Operand 2 </span><span id="t2f_318" class="t s8_318">Operand 3 </span><span id="t2g_318" class="t s8_318">Operand 4 </span>
<span id="t2h_318" class="t s6_318">MR </span><span id="t2i_318" class="t s6_318">ModRM:r/m (r, w) </span><span id="t2j_318" class="t s6_318">ModRM:reg (r) </span><span id="t2k_318" class="t s6_318">N/A </span><span id="t2l_318" class="t s6_318">N/A </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
