$date
	Wed Jun 25 21:23:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module sign_extender_tb $end
$var wire 32 ! IMMEDIATE [31:0] $end
$var reg 32 " INSTRUCTION [31:0] $end
$scope module sign_extender $end
$var wire 32 # INSTRUCTION [31:0] $end
$var wire 7 $ OPCODE [6:0] $end
$var reg 32 % IMMEDIATE [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b11111111111111111111100000000000 %
b11 $
b10000000000000000000000010000011 #
b10000000000000000000000010000011 "
b11111111111111111111100000000000 !
$end
#10
b1 !
b1 %
b10011 $
b100000000000010010011 "
b100000000000010010011 #
#20
b11111111111111111111111111111111 !
b11111111111111111111111111111111 %
b1100111 $
b11111111111100000000000011100111 "
b11111111111100000000000011100111 #
#30
b11111111111111111111100000000001 !
b11111111111111111111100000000001 %
b100011 $
b10000000000100000010000010100011 "
b10000000000100000010000010100011 #
#40
b10000000000000000000000000000000 !
b10000000000000000000000000000000 %
b110111 $
b10000000000000000000000010110111 "
b10000000000000000000000010110111 #
#50
b111100000000000000000000 !
b111100000000000000000000 %
b10111 $
b111100000000000010010111 "
b111100000000000010010111 #
#60
b11111111111111111111000000000010 !
b11111111111111111111000000000010 %
b1100011 $
b10000000000100000000000101100011 "
b10000000000100000000000101100011 #
#70
b11111111111110000001000000000000 !
b11111111111110000001000000000000 %
b1101111 $
b10000000000010000001000011101111 "
b10000000000010000001000011101111 #
#80
b0 !
b0 %
b1111110 $
b11111111111111111111111111111110 "
b11111111111111111111111111111110 #
#110
