*-------------------------------------------------------------------------------
* Cirrus Logic device configuration file
* Created by WISCE.exe utility version 3.2.5.3 at 30/03/2015 10:30:06
*
* Devices on system: 
*   WM8280 at SMBUS/0x34 
*   Unknown at SMBUS/0x44 
*   Unknown at SMBUS/0x6C 
*   Unknown at SMBUS/0xD8 
*-------------------------------------------------------------------------------

*-------------------------------------------------------------------------------
* Register operations have the following format:
*
*      <register> <value> <access_type> <action> [<dev_addr>] [<mask>]
*
* where:
*      <register>      is the register index
*      <value>         is the data value
*      <access_type>   is one of:
*          AC97_16_bit_data
*          3wire_9_bit_data
*          2wire_9_bit_data
*      <action>        is one of
*          Write         - write the given value
*          Read          - documents the value that was read
*          RModW         - read/modify/write
*                          (newval = (currval & ~<mask>) | <value>)
*      <dev_addr>      is the 2wire device address
*      <mask>          is the mask for the RModW operation
*
* for example:
*   R12  0x1234  AC97_16_bit_data Write
*     - this would write the hex value 0x1234 to register 12 (decimal)
*       using AC97
*
*   R36  0x1F5   2wire_9_bit_data Write 0x34
*     - this would write the hexadecimal value 0x1F5 to register
*       36 (decimal) on the 2-wire device at address 0x34 (hex)
*
*   0xC  4660    AC97_16_bit_data Write
*   0x24 501     2wire_9_bit_data Write 0x34
*     - these are the same two operations using hexadecimal registers
*       and decimal values
*
* Lines beginning with// are comments and are ignored when processing
* the file.
*
* The register index can be written either in decimal format, prefixed by 'R'
* or in hexadecimal format, prefixed by '0x'.
*
* For 9-bit 2- and 3-wire operations, <value> is the actual 9 bit register
* contents, NOT the 16 bit data word.
*
* Entries in a line can be separated by spaces or tabs. The amount of
* space between each entry does not matter but entries must be arranged
* in the correct order from left to right. A file can be created in a text
* editor (e.g. Notepad), or created in Excel and saved as .txt format
* (tab separated).
*
*-------------------------------------------------------------------------------

* ----- ------ -------------------- ------- --------- ------------------------------
*  REG   DATA         ACCESS        READ OR  DEVICE
* INDEX  VALUE         TYPE          WRITE   ADDRESS  COMMENT (for information only)
* ----- ------ -------------------- ------- --------- ------------------------------
   0x00 0x8280 SMbus_32inx_16dat     Write  0x34      * [WMR_RESET]Software Reset(00H):     8280  SW_RST_DEV_ID=8280

   0x08 0x0002 SMbus_8_bit_data      Write  0x44      * [WMR_REG_NOT_PRESENT]
   0x09 0x0003 SMbus_8_bit_data      Write  0x44      * [WMR_REG_NOT_PRESENT]
   0x0A 0x0000 SMbus_8_bit_data      Write  0x44      * [WMR_REG_NOT_PRESENT]
   0x0B 0x0002 SMbus_8_bit_data      Write  0x44      * [WMR_REG_NOT_PRESENT]
   0x0C 0x0003 SMbus_8_bit_data      Write  0x44      * [WMR_REG_NOT_PRESENT]
   0x0D 0x0077 SMbus_8_bit_data      Write  0x44      * [WMR_REG_NOT_PRESENT]
   0x0E 0x0003 SMbus_8_bit_data      Write  0x44      * [WMR_REG_NOT_PRESENT]
   0x0F 0x0000 SMbus_8_bit_data      Write  0x44      * [WMR_REG_NOT_PRESENT]
   0x10 0x0000 SMbus_8_bit_data      Write  0x44      * [WMR_REG_NOT_PRESENT]
   0x11 0x0000 SMbus_8_bit_data      Write  0x44      * [WMR_REG_NOT_PRESENT]
   0x12 0x0000 SMbus_8_bit_data      Write  0x44      * [WMR_REG_NOT_PRESENT]
   0x13 0x0000 SMbus_8_bit_data      Write  0x44      * [WMR_REG_NOT_PRESENT]
   0x14 0x0000 SMbus_8_bit_data      Write  0x44      * [WMR_REG_NOT_PRESENT]
   0x15 0x0000 SMbus_8_bit_data      Write  0x44      * [WMR_REG_NOT_PRESENT]
   0x16 0x0011 SMbus_8_bit_data      Write  0x44      * [WMR_REG_NOT_PRESENT]
   0x17 0x0004 SMbus_8_bit_data      Write  0x44      * [WMR_REG_NOT_PRESENT]
   0x18 0x0005 SMbus_8_bit_data      Write  0x44      * [WMR_REG_NOT_PRESENT]
   0x19 0x0000 SMbus_8_bit_data      Write  0x44      * [WMR_REG_NOT_PRESENT]
   0x27 0x0080 SMbus_8_bit_data      Write  0x44      * [WMR_REG_NOT_PRESENT]


  0x171 0x0002 SMbus_32inx_16dat     Write  0x34      * FLL1 Control 1(171H):    0002  FLL1_FREERUN=1, FLL1_ENA=0
  0x172 0x8008 SMbus_32inx_16dat     Write  0x34      * FLL1 Control 2(172H):    8008  FLL1_CTRL_UPD=1, FLL1_N=8
  0x173 0x0018 SMbus_32inx_16dat     Write  0x34      * FLL1 Control 3(173H):    0018  FLL1_THETA=24
  0x174 0x007D SMbus_32inx_16dat     Write  0x34      * FLL1 Control 4(174H):    007D  FLL1_LAMBDA=125
  0x175 0x0004 SMbus_32inx_16dat     Write  0x34      * FLL1 Control 5(175H):    0004  FLL1_FRATIO=1, FLL1_OUTDIV=2
  0x176 0x0000 SMbus_32inx_16dat     Write  0x34      * FLL1 Control 6(176H):    0000  FLL1_REFCLK_DIV=1, FLL1_REFCLK_SRC=MCLK1
  0x177 0x0732 SMbus_32inx_16dat     Write  0x34      * FLL1 Loop Filter Test 1(177H): 0732  FLL1_FRC_INTEG_UPD=0, FLL1_FRC_INTEG_VAL=0111_0011_0010
  0x171 0x0003 SMbus_32inx_16dat     Write  0x34      * FLL1 Control 1(171H):    0003  FLL1_FREERUN=1, FLL1_ENA=1

  0x300 0x000C SMbus_32inx_16dat     Write  0x34      * Input Enables(300H):     000C  IN4L_ENA=0, IN4R_ENA=0, IN3L_ENA=0, IN3R_ENA=0, IN2L_ENA=1, IN2R_ENA=1, IN1L_ENA=0, IN1R_ENA=0
  0x319 0x0080 SMbus_32inx_16dat     Write  0x34      * ADC Digital Volume 2L(319H): 0080  IN_VU=0, IN2L_MUTE=0, IN2L_VOL=0dB
  0x31D 0x0080 SMbus_32inx_16dat     Write  0x34      * ADC Digital Volume 2R(31DH): 0080  IN_VU=0, IN2R_MUTE=0, IN2R_VOL=0dB
  0x400 0x0003 SMbus_32inx_16dat     Write  0x34      * Output Enables 1(400H):  0003  OUT6L_ENA=0, OUT6R_ENA=0, OUT5L_ENA=0, OUT5R_ENA=0, SPKOUTL_ENA=0, SPKOUTR_ENA=0, HP3L_ENA=0, HP3R_ENA=0, HP2L_ENA=0, HP2R_ENA=0, HP1L_ENA=1, HP1R_ENA=1
  0x171 0x0003 SMbus_32inx_16dat     Write  0x34      * FLL1 Control 1(171H):    0003  FLL1_FREERUN=1, FLL1_ENA=1

  0x101 0x0644 SMbus_32inx_16dat     Write  0x34      * System Clock 1(101H):    0644  SYSCLK_FRAC=Integer Rate, SYSCLK_FREQ=147.456MHz (135.4752MHz), SYSCLK_ENA=1, SYSCLK_SRC=FLL1

  0x102 0x0012 SMbus_32inx_16dat     Write  0x34      * Sample rate 1(102H):     0012  SAMPLE_RATE_1=16kHz
  0x103 0x0012 SMbus_32inx_16dat     Write  0x34      * Sample rate 2(103H):     0012  SAMPLE_RATE_2=16kHz
  0x300 0x000C SMbus_32inx_16dat     Write  0x34      * Input Enables(300H):     000C  IN4L_ENA=0, IN4R_ENA=0, IN3L_ENA=0, IN3R_ENA=0, IN2L_ENA=1, IN2R_ENA=1, IN1L_ENA=0, IN1R_ENA=0
  0x318 0x2280 SMbus_32inx_16dat     Write  0x34      * IN2L Control(318H):      2280  IN2L_HPF=0, IN2_OSR=3.072MHz, IN2_DMIC_SUP=MICVDD, IN2_MODE=Single-ended (IN1xP), IN2L_PGA_VOL=0dB
  0x319 0x0280 SMbus_32inx_16dat     Write  0x34      * ADC Digital Volume 2L(319H): 0280  IN_VU=1, IN2L_MUTE=0, IN2L_VOL=0dB
  0x31D 0x0280 SMbus_32inx_16dat     Write  0x34      * ADC Digital Volume 2R(31DH): 0280  IN_VU=1, IN2R_MUTE=0, IN2R_VOL=0dB
  0x400 0x0003 SMbus_32inx_16dat     Write  0x34      * Output Enables 1(400H):  0003  OUT6L_ENA=0, OUT6R_ENA=0, OUT5L_ENA=0, OUT5R_ENA=0, SPKOUTL_ENA=0, SPKOUTR_ENA=0, HP3L_ENA=0, HP3R_ENA=0, HP2L_ENA=0, HP2R_ENA=0, HP1L_ENA=1, HP1R_ENA=1
  0x405 0x003C SMbus_32inx_16dat     Write  0x34      * [WMR_REG_NOT_PRESENT]
  0x411 0x0280 SMbus_32inx_16dat     Write  0x34      * DAC Digital Volume 1L(411H): 0280  OUT_VU=1, OUT1L_MUTE=0, OUT1L_VOL=0dB
  0x415 0x0280 SMbus_32inx_16dat     Write  0x34      * DAC Digital Volume 1R(415H): 0280  OUT_VU=1, OUT1R_MUTE=0, OUT1R_VOL=0dB
  0x680 0x0012 SMbus_32inx_16dat     Write  0x34      * OUT1LMIX Input 1 Source(680H): 0012  OUT1LMIX_STS1=0, OUT1LMIX_SRC1=IN2L
  0x688 0x0013 SMbus_32inx_16dat     Write  0x34      * OUT1RMIX Input 1 Source(688H): 0013  OUT1RMIX_STS1=0, OUT1RMIX_SRC1=IN2R
  0x408 0x0000 SMbus_32inx_16dat     Write  0x34      * Output Rate 1(408H):     0000  OUT_RATE=Sample Rate 1
  0x308 0x1000 SMbus_32inx_16dat     Write  0x34      * Input Rate(308H):        1000  IN_RATE=Sample Rate 3


* AIF Set up ******************************
  0x500 0x0012 SMbus_32inx_16dat     Write  0x34      * AIF1 BCLK Ctrl(500H):    0012  AIF1_BCLK_INV=Normal, AIF1_BCLK_FRC=Normal, AIF1_BCLK_MSTR=Slave mode, AIF1_BCLK_FREQ=24.576MHz (22.5792MHz)
  0x504 0x0000 SMbus_32inx_16dat     Write  0x34      * AIF1 Format(504H):       0000  AIF1_FMT=DSP Mode A
  0x505 0x0100 SMbus_32inx_16dat     Write  0x34      * AIF1 Tx BCLK Rate(505H): 0100  AIF1TX_BCPF=256cycles
  0x506 0x0100 SMbus_32inx_16dat     Write  0x34      * AIF1 Rx BCLK Rate(506H): 0100  AIF1RX_BCPF=256cycles
  0x507 0x1820 SMbus_32inx_16dat     Write  0x34      * AIF1 Frame Ctrl 1(507H): 1820  AIF1TX_WL=24bits, AIF1TX_SLOT_LEN=32cycles
  0x508 0x1820 SMbus_32inx_16dat     Write  0x34      * AIF1 Frame Ctrl 2(508H): 1820  AIF1RX_WL=24bits, AIF1RX_SLOT_LEN=32cycles
  0x519 0x0001 SMbus_32inx_16dat     Write  0x34      * AIF1 Tx Enables(519H):   0001  AIF1TX8_ENA=0, AIF1TX7_ENA=0, AIF1TX6_ENA=0, AIF1TX5_ENA=0, AIF1TX4_ENA=0, AIF1TX3_ENA=0, AIF1TX2_ENA=0, AIF1TX1_ENA=1
  0x51A 0x0001 SMbus_32inx_16dat     Write  0x34      * AIF1 Rx Enables(51AH):   0001  AIF1RX8_ENA=0, AIF1RX7_ENA=0, AIF1RX6_ENA=0, AIF1RX5_ENA=0, AIF1RX4_ENA=0, AIF1RX3_ENA=0, AIF1RX2_ENA=0, AIF1RX1_ENA=1
*

  0x700 0x0020 SMbus_32inx_16dat     Write  0x34      * AIF1TX1MIX Input 1 Source(700H): 0020  AIF1TX1MIX_STS1=0, AIF1TX1MIX_SRC1=AIF1RX1
* Finished LOAD_FILE C:\Users\esmith\Documents\My Received Files\acra_ts2k.txt
  0x688 0x0000 SMbus_32inx_16dat     Write  0x34      * OUT1RMIX Input 1 Source(688H): 0000  OUT1RMIX_STS1=0, OUT1RMIX_SRC1=Silence (input muted)
  0x680 0x0000 SMbus_32inx_16dat     Write  0x34      * OUT1LMIX Input 1 Source(680H): 0000  OUT1LMIX_STS1=0, OUT1LMIX_SRC1=Silence (input muted)
  0x680 0x0020 SMbus_32inx_16dat     Write  0x34      * OUT1LMIX Input 1 Source(680H): 0020  OUT1LMIX_STS1=0, OUT1LMIX_SRC1=AIF1RX1
  0x708 0x0021 SMbus_32inx_16dat     Write  0x34      * AIF1TX2MIX Input 1 Source(708H): 0021  AIF1TX2MIX_STS1=0, AIF1TX2MIX_SRC1=AIF1RX2
  0x710 0x0022 SMbus_32inx_16dat     Write  0x34      * AIF1TX3MIX Input 1 Source(710H): 0022  AIF1TX3MIX_STS1=0, AIF1TX3MIX_SRC1=AIF1RX3
  0x718 0x0023 SMbus_32inx_16dat     Write  0x34      * AIF1TX4MIX Input 1 Source(718H): 0023  AIF1TX4MIX_STS1=0, AIF1TX4MIX_SRC1=AIF1RX4
  0x720 0x0024 SMbus_32inx_16dat     Write  0x34      * AIF1TX5MIX Input 1 Source(720H): 0024  AIF1TX5MIX_STS1=0, AIF1TX5MIX_SRC1=AIF1RX5
  0x728 0x0025 SMbus_32inx_16dat     Write  0x34      * AIF1TX6MIX Input 1 Source(728H): 0025  AIF1TX6MIX_STS1=0, AIF1TX6MIX_SRC1=AIF1RX6
  0x51A 0x0003 SMbus_32inx_16dat     Write  0x34      * AIF1 Rx Enables(51AH):   0003  AIF1RX8_ENA=0, AIF1RX7_ENA=0, AIF1RX6_ENA=0, AIF1RX5_ENA=0, AIF1RX4_ENA=0, AIF1RX3_ENA=0, AIF1RX2_ENA=1, AIF1RX1_ENA=1
  0x51A 0x0007 SMbus_32inx_16dat     Write  0x34      * AIF1 Rx Enables(51AH):   0007  AIF1RX8_ENA=0, AIF1RX7_ENA=0, AIF1RX6_ENA=0, AIF1RX5_ENA=0, AIF1RX4_ENA=0, AIF1RX3_ENA=1, AIF1RX2_ENA=1, AIF1RX1_ENA=1
  0x51A 0x000F SMbus_32inx_16dat     Write  0x34      * AIF1 Rx Enables(51AH):   000F  AIF1RX8_ENA=0, AIF1RX7_ENA=0, AIF1RX6_ENA=0, AIF1RX5_ENA=0, AIF1RX4_ENA=1, AIF1RX3_ENA=1, AIF1RX2_ENA=1, AIF1RX1_ENA=1
  0x51A 0x001F SMbus_32inx_16dat     Write  0x34      * AIF1 Rx Enables(51AH):   001F  AIF1RX8_ENA=0, AIF1RX7_ENA=0, AIF1RX6_ENA=0, AIF1RX5_ENA=1, AIF1RX4_ENA=1, AIF1RX3_ENA=1, AIF1RX2_ENA=1, AIF1RX1_ENA=1
  0x51A 0x003F SMbus_32inx_16dat     Write  0x34      * AIF1 Rx Enables(51AH):   003F  AIF1RX8_ENA=0, AIF1RX7_ENA=0, AIF1RX6_ENA=1, AIF1RX5_ENA=1, AIF1RX4_ENA=1, AIF1RX3_ENA=1, AIF1RX2_ENA=1, AIF1RX1_ENA=1
  0x51A 0x007F SMbus_32inx_16dat     Write  0x34      * AIF1 Rx Enables(51AH):   007F  AIF1RX8_ENA=0, AIF1RX7_ENA=1, AIF1RX6_ENA=1, AIF1RX5_ENA=1, AIF1RX4_ENA=1, AIF1RX3_ENA=1, AIF1RX2_ENA=1, AIF1RX1_ENA=1
  0x51A 0x00FF SMbus_32inx_16dat     Write  0x34      * AIF1 Rx Enables(51AH):   00FF  AIF1RX8_ENA=1, AIF1RX7_ENA=1, AIF1RX6_ENA=1, AIF1RX5_ENA=1, AIF1RX4_ENA=1, AIF1RX3_ENA=1, AIF1RX2_ENA=1, AIF1RX1_ENA=1
  0x519 0x0003 SMbus_32inx_16dat     Write  0x34      * AIF1 Tx Enables(519H):   0003  AIF1TX8_ENA=0, AIF1TX7_ENA=0, AIF1TX6_ENA=0, AIF1TX5_ENA=0, AIF1TX4_ENA=0, AIF1TX3_ENA=0, AIF1TX2_ENA=1, AIF1TX1_ENA=1
  0x519 0x0007 SMbus_32inx_16dat     Write  0x34      * AIF1 Tx Enables(519H):   0007  AIF1TX8_ENA=0, AIF1TX7_ENA=0, AIF1TX6_ENA=0, AIF1TX5_ENA=0, AIF1TX4_ENA=0, AIF1TX3_ENA=1, AIF1TX2_ENA=1, AIF1TX1_ENA=1
  0x519 0x000F SMbus_32inx_16dat     Write  0x34      * AIF1 Tx Enables(519H):   000F  AIF1TX8_ENA=0, AIF1TX7_ENA=0, AIF1TX6_ENA=0, AIF1TX5_ENA=0, AIF1TX4_ENA=1, AIF1TX3_ENA=1, AIF1TX2_ENA=1, AIF1TX1_ENA=1
  0x519 0x001F SMbus_32inx_16dat     Write  0x34      * AIF1 Tx Enables(519H):   001F  AIF1TX8_ENA=0, AIF1TX7_ENA=0, AIF1TX6_ENA=0, AIF1TX5_ENA=1, AIF1TX4_ENA=1, AIF1TX3_ENA=1, AIF1TX2_ENA=1, AIF1TX1_ENA=1
  0x519 0x003F SMbus_32inx_16dat     Write  0x34      * AIF1 Tx Enables(519H):   003F  AIF1TX8_ENA=0, AIF1TX7_ENA=0, AIF1TX6_ENA=1, AIF1TX5_ENA=1, AIF1TX4_ENA=1, AIF1TX3_ENA=1, AIF1TX2_ENA=1, AIF1TX1_ENA=1
  0x519 0x007F SMbus_32inx_16dat     Write  0x34      * AIF1 Tx Enables(519H):   007F  AIF1TX8_ENA=0, AIF1TX7_ENA=1, AIF1TX6_ENA=1, AIF1TX5_ENA=1, AIF1TX4_ENA=1, AIF1TX3_ENA=1, AIF1TX2_ENA=1, AIF1TX1_ENA=1
  0x519 0x00FF SMbus_32inx_16dat     Write  0x34      * AIF1 Tx Enables(519H):   00FF  AIF1TX8_ENA=1, AIF1TX7_ENA=1, AIF1TX6_ENA=1, AIF1TX5_ENA=1, AIF1TX4_ENA=1, AIF1TX3_ENA=1, AIF1TX2_ENA=1, AIF1TX1_ENA=1

 * Attenuate signal
  0x681 0x0044 SMbus_32inx_16dat     Write  0x34      * OUT1LMIX Input 1 Volume(681H): 0044  OUT1LMIX_VOL1=-30dB
  0x689 0x0044 SMbus_32inx_16dat     Write  0x34      * OUT1RMIX Input 1 Volume(689H): 0044  OUT1RMIX_VOL1=-30dB
