/*
 * Copyright (c) 2014 MediaTek Inc.
 * Author: Eddie Huang <eddie.huang@mediatek.com>
 *
 * This program is free software; you can redistribute it and/or modify
 * it under the terms of the GNU General Public License version 2 as
 * published by the Free Software Foundation.
 *
 * This program is distributed in the hope that it will be useful,
 * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
 * GNU General Public License for more details.
 */

#include "skeleton.dtsi"

/ {
	model = "MT8173";
	compatible = "mediatek,mt8173";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	cpu-map {
		cluster0 {
			core0 {
				cpu = <&cpu0>;
				};
			core1 {
				cpu = <&cpu1>;
				};
		};

		cluster1 {
			core0 {
				cpu = <&cpu2>;
				};
			core1 {
				cpu = <&cpu3>;
				};
		};
	};

	cpus {
		#address-cells = <1>;
		#size-cells = <0>;

		cpu0: cpu@0 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x000>;
			enable-method = "mt-boot";
			cpu-release-addr = <0x0 0x40000200>;
		};

		cpu1: cpu@1 {
			device_type = "cpu";
			compatible = "arm,cortex-a53";
			reg = <0x001>;
			enable-method = "mt-boot";
			cpu-release-addr = <0x0 0x40000200>;
		};

		cpu2: cpu@2 {
			device_type = "cpu";
			compatible = "arm,cortex-a57";
			reg = <0x100>;
			enable-method = "mt-boot";
			cpu-release-addr = <0x0 0x40000200>;
		};

		cpu3: cpu@3 {
			device_type = "cpu";
			compatible = "arm,cortex-a57";
			reg = <0x101>;
			enable-method = "mt-boot";
			cpu-release-addr = <0x0 0x40000200>;
		};

	};

	clocks {
		clk_null: clk_null {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <0>;
		};

		clk26m: clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <26000000>;
		};

		clk32k: clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32000>;
		};

		uart_clk: dummy26m {
			compatible = "fixed-clock";
			clock-frequency = <26000000>;
			#clock-cells = <0>;
		};
	};

	timer {
		compatible = "arm,armv8-timer";
		interrupts = <1 13 0x8>,
			     <1 14 0x8>,
			     <1 11 0x8>,
			     <1 10 0x8>;
		clock-frequency = <13000000>;
             };

	soc {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "simple-bus";
		ranges;

	        apxgpt@0x10008000 {
        	        compatible = "mediatek,mt8173-timer","mediatek,mt6577-timer";
                	reg = <0 0x10008000 0 0x1000>;
	                interrupts = <0 144 0x8>;
        	        clock-frequency = <13000000>;
	        };

		cpuxgpt@0x10200000 {
			compatible = "mediatek,mt8173-cputimer";
			reg = <0 0x10200000 0 0x1000>;
			interrupts = <0 56 0x4>,
				     <0 57 0x4>,
				     <0 58 0x4>,
				     <0 59 0x4>,
				     <0 60 0x4>,
				     <0 61 0x4>,
				     <0 62 0x4>,
				     <0 63 0x4>;
		};

		intpol: intpol-controller@0x10200620 {
			compatible = "mediatek,mt6577-intpol";
			reg = <0 0x10200620 0 0x1000>;
			interrupt-controller;
		};
		
		gic: interrupt-controller@0x10220000 {
			compatible = "arm,cortex-a15-gic", "arm,cortex-a9-gic";
			#interrupt-cells = <3>;
			#address-cells = <0>;
			interrupt-controller;
			reg = <0 0x10221000 0 0x1000>,
		    	  <0 0x10222000 0 0x1000>,
		      	<0 0x10200620 0 0x1000>;
			interrupts = <1 9 0xf04>;
		};

		uart0: serial@11002000 {
			compatible = "mediatek,mt8173-uart","mediatek,mt6577-uart";
			reg = <0 0x11002000 0 0x400>;
			interrupts = <0 83 8>;
			clocks = <&uart_clk>;
		};

		uart1: serial@11003000 {
			compatible = "mediatek,mt8173-uart","mediatek,mt6577-uart";
			reg = <0 0x11003000 0 0x400>;
			interrupts = <0 84 8>;
			clocks = <&uart_clk>;
		};

		uart2: serial@11004000 {
			compatible = "mediatek,mt8173-uart","mediatek,mt6577-uart";
			reg = <0 0x11004000 0 0x400>;
			interrupts = <0 85 8>;
			clocks = <&uart_clk>;
		};

		uart3: serial@11005000 {
			compatible = "mediatek,mt8173-uart","mediatek,mt6577-uart";
			reg = <0 0x11005000 0 0x400>;
			interrupts = <0 86 8>;
			clocks = <&uart_clk>;
		};
	};

};

