--------------------------------------------------------------------------------
Release 12.4 Trace  (nt)
Copyright (c) 1995-2010 Xilinx, Inc.  All rights reserved.

C:\Xilinx\12.4\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -v 3 -s 4 -n
3 -fastpaths -xml Control_matriz.twx Control_matriz.ncd -o Control_matriz.twr
Control_matriz.pcf -ucf pines.ucf

Design file:              Control_matriz.ncd
Physical constraint file: Control_matriz.pcf
Device,package,speed:     xc3s500e,fg320,-4 (PRODUCTION 1.27 2010-11-18)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: NET "CLK_50MHz_IBUF1" PERIOD = 20 ns HIGH 60%;

 14 paths analyzed, 14 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   2.799ns.
--------------------------------------------------------------------------------

Paths for end point Cuenta_3 (SLICE_X29Y79.F3), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.201ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cuenta_0 (LATCH)
  Destination:          Cuenta_3 (LATCH)
  Requirement:          20.000ns
  Data Path Delay:      2.793ns (Levels of Logic = 1)
  Clock Path Skew:      -0.006ns (0.002 - 0.008)
  Source Clock:         CLK_50MHz_IBUF falling at 12.000ns
  Destination Clock:    CLK_50MHz_IBUF falling at 32.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Cuenta_0 to Cuenta_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y83.XQ      Tcklo                 0.676   Cuenta<0>
                                                       Cuenta_0
    SLICE_X29Y79.F3      net (fanout=10)       1.280   Cuenta<0>
    SLICE_X29Y79.CLK     Tfck                  0.837   Cuenta<3>
                                                       Madd_Cuenta_add0000_xor<3>11
                                                       Cuenta_3
    -------------------------------------------------  ---------------------------
    Total                                      2.793ns (1.513ns logic, 1.280ns route)
                                                       (54.2% logic, 45.8% route)

--------------------------------------------------------------------------------

Paths for end point An_1 (SLICE_X23Y84.BX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.385ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cuenta_1 (LATCH)
  Destination:          An_1 (LATCH)
  Requirement:          20.000ns
  Data Path Delay:      2.602ns (Levels of Logic = 0)
  Clock Path Skew:      -0.013ns (0.030 - 0.043)
  Source Clock:         CLK_50MHz_IBUF falling at 12.000ns
  Destination Clock:    CLK_50MHz_IBUF falling at 32.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Cuenta_1 to An_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y83.YQ      Tcklo                 0.666   Cuenta<0>
                                                       Cuenta_1
    SLICE_X23Y84.BX      net (fanout=9)        1.628   Cuenta<1>
    SLICE_X23Y84.CLK     Tdick                 0.308   An_1
                                                       An_1
    -------------------------------------------------  ---------------------------
    Total                                      2.602ns (0.974ns logic, 1.628ns route)
                                                       (37.4% logic, 62.6% route)

--------------------------------------------------------------------------------

Paths for end point An_2 (SLICE_X26Y83.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     17.477ns (requirement - (data path - clock path skew + uncertainty))
  Source:               Cuenta_2 (LATCH)
  Destination:          An_2 (LATCH)
  Requirement:          20.000ns
  Data Path Delay:      2.523ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_IBUF falling at 12.000ns
  Destination Clock:    CLK_50MHz_IBUF falling at 32.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: Cuenta_2 to An_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y79.YQ      Tcklo                 0.666   Cuenta<3>
                                                       Cuenta_2
    SLICE_X26Y83.BY      net (fanout=6)        1.475   Cuenta<2>
    SLICE_X26Y83.CLK     Tdick                 0.382   An_3
                                                       An_2
    -------------------------------------------------  ---------------------------
    Total                                      2.523ns (1.048ns logic, 1.475ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "CLK_50MHz_IBUF1" PERIOD = 20 ns HIGH 60%;
--------------------------------------------------------------------------------

Paths for end point Cuenta_0 (SLICE_X29Y83.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Cuenta_0 (LATCH)
  Destination:          Cuenta_0 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.141ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_IBUF falling at 32.000ns
  Destination Clock:    CLK_50MHz_IBUF falling at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Cuenta_0 to Cuenta_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y83.XQ      Tcklo                 0.541   Cuenta<0>
                                                       Cuenta_0
    SLICE_X29Y83.BX      net (fanout=10)       0.507   Cuenta<0>
    SLICE_X29Y83.CLK     Tckdi       (-Th)    -0.093   Cuenta<0>
                                                       Cuenta_0
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (0.634ns logic, 0.507ns route)
                                                       (55.6% logic, 44.4% route)

--------------------------------------------------------------------------------

Paths for end point Cuenta_3 (SLICE_X29Y79.F4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Cuenta_3 (LATCH)
  Destination:          Cuenta_3 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_IBUF falling at 32.000ns
  Destination Clock:    CLK_50MHz_IBUF falling at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Cuenta_3 to Cuenta_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y79.XQ      Tcklo                 0.541   Cuenta<3>
                                                       Cuenta_3
    SLICE_X29Y79.F4      net (fanout=5)        0.340   Cuenta<3>
    SLICE_X29Y79.CLK     Tckf        (-Th)    -0.516   Cuenta<3>
                                                       Madd_Cuenta_add0000_xor<3>11
                                                       Cuenta_3
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (1.057ns logic, 0.340ns route)
                                                       (75.7% logic, 24.3% route)

--------------------------------------------------------------------------------

Paths for end point Cuenta_1 (SLICE_X29Y83.G4), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.490ns (requirement - (clock path skew + uncertainty - data path))
  Source:               Cuenta_0 (LATCH)
  Destination:          Cuenta_1 (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.490ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         CLK_50MHz_IBUF falling at 32.000ns
  Destination Clock:    CLK_50MHz_IBUF falling at 32.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: Cuenta_0 to Cuenta_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y83.XQ      Tcklo                 0.541   Cuenta<0>
                                                       Cuenta_0
    SLICE_X29Y83.G4      net (fanout=10)       0.433   Cuenta<0>
    SLICE_X29Y83.CLK     Tckg        (-Th)    -0.516   Cuenta<0>
                                                       Madd_Cuenta_add0000_xor<1>11
                                                       Cuenta_1
    -------------------------------------------------  ---------------------------
    Total                                      1.490ns (1.057ns logic, 0.433ns route)
                                                       (70.9% logic, 29.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "CLK_50MHz_IBUF1" PERIOD = 20 ns HIGH 60%;
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 8.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: An_3/CLK
  Logical resource: An_3/CK
  Location pin: SLICE_X26Y83.CLK
  Clock network: CLK_50MHz_IBUF
--------------------------------------------------------------------------------
Slack: 17.935ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 8.000ns
  Low pulse limit: 0.826ns (Tcl)
  Physical resource: An_3/CLK
  Logical resource: An_2/CK
  Location pin: SLICE_X26Y83.CLK
  Clock network: CLK_50MHz_IBUF
--------------------------------------------------------------------------------
Slack: 18.005ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 8.000ns
  Low pulse limit: 0.798ns (Tcl)
  Physical resource: An_1/CLK
  Logical resource: An_1/CK
  Location pin: SLICE_X23Y84.CLK
  Clock network: CLK_50MHz_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_50MHz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_50MHz      |         |         |         |    2.799|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 14 paths, 0 nets, and 19 connections

Design statistics:
   Minimum period:   2.799ns{1}   (Maximum frequency: 357.270MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Dec 01 00:26:27 2021 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 113 MB



