INFO: [HLS 200-10] Running 'C:/Xilinx/Vivado/2020.1/bin/unwrapped/win64.o/vivado_hls.exe'
INFO: [HLS 200-10] For user 'sidjha' on host 'desktop-fi0vqlj' (Windows NT_amd64 version 6.2) on Thu Nov 04 15:51:19 +0530 2021
INFO: [HLS 200-10] In directory 'C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter'
Sourcing Tcl script 'C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/csim.tcl'
INFO: [HLS 200-10] Opening project 'C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft'.
INFO: [HLS 200-10] Opening solution 'C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [SYN 201-201] Setting up clock 'default' with an uncertainty of 1.25ns.
WARNING: [HLS 200-40] Cannot find library 'C:/Xilinx/Vivado/2020.1/common/technology/xilinx/zynquplusRFSOC/zynquplusRFSOC.lib'.
WARNING: [HLS 200-40] Cannot find library 'xilinx/zynquplusRFSOC/zynquplusRFSOC'.
INFO: [HLS 200-10] Setting target device to 'xczu28dr-ffvg1517-2-e'
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: config_export -vivado_optimization_level=2
INFO: [HLS 200-435] Setting 'config_sdx -target' configuration: set_clock_uncertainty default
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
   Compiling ../../../../testbench_matchedfilter.cpp in debug mode
   Compiling ../../../../top_matchedfilter.cpp in debug mode
   Generating csim.exe
In file included from C:/Xilinx/Vivado/2020.1/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from C:/Xilinx/Vivado/2020.1/include/hls_fpo.h:186,
                 from C:/Xilinx/Vivado/2020.1/include/hls_half.h:44,
                 from C:/Xilinx/Vivado/2020.1/include/etc/ap_private.h:90,
                 from C:/Xilinx/Vivado/2020.1/include/ap_common.h:641,
                 from C:/Xilinx/Vivado/2020.1/include/ap_int.h:54,
                 from C:/Xilinx/Vivado/2020.1/include/ap_axi_sdata.h:86,
                 from ../../../../matchedfilter.h:10,
                 from ../../../../testbench_matchedfilter.cpp:1:
C:/Xilinx/Vivado/2020.1/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vivado/2020.1/include/hls_fpo.h:186:0,
                 from C:/Xilinx/Vivado/2020.1/include/hls_half.h:44,
                 from C:/Xilinx/Vivado/2020.1/include/etc/ap_private.h:90,
                 from C:/Xilinx/Vivado/2020.1/include/ap_common.h:641,
                 from C:/Xilinx/Vivado/2020.1/include/ap_int.h:54,
                 from C:/Xilinx/Vivado/2020.1/include/ap_axi_sdata.h:86,
                 from ../../../../matchedfilter.h:10,
                 from ../../../../testbench_matchedfilter.cpp:1:
C:/Xilinx/Vivado/2020.1/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
In file included from C:/Xilinx/Vivado/2020.1/include/floating_point_v7_0_bitacc_cmodel.h:143:0,
                 from C:/Xilinx/Vivado/2020.1/include/hls_fpo.h:186,
                 from C:/Xilinx/Vivado/2020.1/include/hls_half.h:44,
                 from C:/Xilinx/Vivado/2020.1/include/etc/ap_private.h:90,
                 from C:/Xilinx/Vivado/2020.1/include/ap_common.h:641,
                 from C:/Xilinx/Vivado/2020.1/include/ap_int.h:54,
                 from C:/Xilinx/Vivado/2020.1/include/ap_axi_sdata.h:86,
                 from ../../../../matchedfilter.h:10,
                 from ../../../../top_matchedfilter.cpp:1:
C:/Xilinx/Vivado/2020.1/include/gmp.h:62:0: warning: "__GMP_LIBGMP_DLL" redefined
 #define __GMP_LIBGMP_DLL  0
 
In file included from C:/Xilinx/Vivado/2020.1/include/hls_fpo.h:186:0,
                 from C:/Xilinx/Vivado/2020.1/include/hls_half.h:44,
                 from C:/Xilinx/Vivado/2020.1/include/etc/ap_private.h:90,
                 from C:/Xilinx/Vivado/2020.1/include/ap_common.h:641,
                 from C:/Xilinx/Vivado/2020.1/include/ap_int.h:54,
                 from C:/Xilinx/Vivado/2020.1/include/ap_axi_sdata.h:86,
                 from ../../../../matchedfilter.h:10,
                 from ../../../../top_matchedfilter.cpp:1:
C:/Xilinx/Vivado/2020.1/include/floating_point_v7_0_bitacc_cmodel.h:135:0: note: this is the location of the previous definition
 #define __GMP_LIBGMP_DLL 1
 
@E Simulation failed: SIGSEGV.
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
4
    while executing
"source C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/csim.tcl"
    invoked from within
"hls::main C:/Users/sidjha/Documents/BTP/JRC-HLS/MatchedFilter/matchedfilter_fft/solution1/csim.tcl"
    ("uplevel" body line 1)
    invoked from within
"uplevel 1 hls::main {*}$args"
    (procedure "hls_proc" line 5)
    invoked from within
"hls_proc $argv"
