// Seed: 1616340944
module module_0 (
    input id_0,
    output id_1,
    output id_2,
    input logic id_3,
    output logic id_4,
    input id_5
);
  assign id_2 = 1 + 1;
  assign id_2 = 1'b0;
  type_10(
      1, id_0[1]
  );
  logic id_6, id_7;
endmodule
