Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Fri Feb 11 09:46:35 2022
| Host         : trevormax-precision5550 running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file palu_top_timing_summary_routed.rpt -pb palu_top_timing_summary_routed.pb -rpx palu_top_timing_summary_routed.rpx -warn_on_violation
| Design       : palu_top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule  Severity  Description  Violations  
----  --------  -----------  ----------  

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (0)
6. checking no_output_delay (0)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (0)
------------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (0)
-------------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                    9          inf        0.000                      0                    9           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.203ns  (logic 6.452ns (27.807%)  route 16.751ns (72.193%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    Y6                   IBUF (Prop_ibuf_I_O)         1.499     1.499 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           7.596     9.095    palu/sw_IBUF[1]
    SLICE_X113Y100       LUT2 (Prop_lut2_I0_O)        0.152     9.247 r  palu/f0_carry_i_3/O
                         net (fo=1, routed)           0.598     9.845    palu/f0_carry_i_3_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.969    10.814 r  palu/f0_carry/O[3]
                         net (fo=1, routed)           0.644    11.457    palu/f02_in[3]
    SLICE_X113Y100       LUT5 (Prop_lut5_I3_O)        0.307    11.764 r  palu/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           7.913    19.678    led_OBUF[3]
    W6                   OBUF (Prop_obuf_I_O)         3.526    23.203 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000    23.203    led[3]
    W6                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        23.012ns  (logic 6.591ns (28.643%)  route 16.421ns (71.357%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    Y6                   IBUF (Prop_ibuf_I_O)         1.499     1.499 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           7.596     9.095    palu/sw_IBUF[1]
    SLICE_X113Y100       LUT2 (Prop_lut2_I0_O)        0.152     9.247 r  palu/f0_carry_i_3/O
                         net (fo=1, routed)           0.598     9.845    palu/f0_carry_i_3_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.859    10.704 r  palu/f0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.704    palu/f0_carry_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    10.923 r  palu/f0_carry__0/O[0]
                         net (fo=1, routed)           0.859    11.782    palu/f02_in[4]
    SLICE_X113Y101       LUT4 (Prop_lut4_I3_O)        0.295    12.077 r  palu/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           7.367    19.445    led_OBUF[4]
    Y7                   OBUF (Prop_obuf_I_O)         3.568    23.012 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000    23.012    led[4]
    Y7                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        22.704ns  (logic 6.429ns (28.318%)  route 16.274ns (71.682%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    Y6                   IBUF (Prop_ibuf_I_O)         1.499     1.499 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           7.596     9.095    palu/sw_IBUF[1]
    SLICE_X113Y100       LUT2 (Prop_lut2_I0_O)        0.152     9.247 r  palu/f0_carry_i_3/O
                         net (fo=1, routed)           0.598     9.845    palu/f0_carry_i_3_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.904    10.749 r  palu/f0_carry/O[2]
                         net (fo=1, routed)           0.501    11.250    palu/f02_in[2]
    SLICE_X113Y100       LUT5 (Prop_lut5_I3_O)        0.301    11.551 r  palu/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           7.579    19.130    led_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.574    22.704 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000    22.704    led[2]
    U8                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        21.278ns  (logic 6.135ns (28.831%)  route 15.143ns (71.169%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    Y6                   IBUF (Prop_ibuf_I_O)         1.499     1.499 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           7.596     9.095    palu/sw_IBUF[1]
    SLICE_X113Y100       LUT2 (Prop_lut2_I0_O)        0.152     9.247 r  palu/f0_carry_i_3/O
                         net (fo=1, routed)           0.598     9.845    palu/f0_carry_i_3_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.556    10.401 r  palu/f0_carry/O[1]
                         net (fo=1, routed)           0.849    11.250    palu/f02_in[1]
    SLICE_X113Y100       LUT5 (Prop_lut5_I3_O)        0.306    11.556 r  palu/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           6.100    17.656    led_OBUF[1]
    W8                   OBUF (Prop_obuf_I_O)         3.622    21.278 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    21.278    led[1]
    W8                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.857ns  (logic 6.919ns (38.747%)  route 10.938ns (61.253%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    Y6                   IBUF (Prop_ibuf_I_O)         1.499     1.499 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           7.596     9.095    palu/sw_IBUF[1]
    SLICE_X113Y100       LUT2 (Prop_lut2_I0_O)        0.152     9.247 r  palu/f0_carry_i_3/O
                         net (fo=1, routed)           0.598     9.845    palu/f0_carry_i_3_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.859    10.704 r  palu/f0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.704    palu/f0_carry_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.019 r  palu/f0_carry__0/O[3]
                         net (fo=2, routed)           0.659    11.678    palu/f02_in[7]
    SLICE_X113Y101       LUT4 (Prop_lut4_I0_O)        0.335    12.013 r  palu/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.084    14.097    led_OBUF[7]
    P14                  OBUF (Prop_obuf_I_O)         3.759    17.857 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    17.857    led[7]
    P14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.856ns  (logic 6.579ns (36.846%)  route 11.277ns (63.154%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    Y6                   IBUF (Prop_ibuf_I_O)         1.499     1.499 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           7.596     9.095    palu/sw_IBUF[1]
    SLICE_X113Y100       LUT2 (Prop_lut2_I0_O)        0.152     9.247 r  palu/f0_carry_i_3/O
                         net (fo=1, routed)           0.598     9.845    palu/f0_carry_i_3_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.859    10.704 r  palu/f0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.704    palu/f0_carry_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    10.943 r  palu/f0_carry__0/O[2]
                         net (fo=1, routed)           0.848    11.791    palu/f02_in[6]
    SLICE_X113Y101       LUT4 (Prop_lut4_I0_O)        0.301    12.092 r  palu/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.234    14.326    led_OBUF[6]
    R14                  OBUF (Prop_obuf_I_O)         3.530    17.856 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000    17.856    led[6]
    R14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.764ns  (logic 6.651ns (37.444%)  route 11.112ns (62.556%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    Y6                   IBUF (Prop_ibuf_I_O)         1.499     1.499 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           7.596     9.095    palu/sw_IBUF[1]
    SLICE_X113Y100       LUT2 (Prop_lut2_I0_O)        0.152     9.247 r  palu/f0_carry_i_3/O
                         net (fo=1, routed)           0.598     9.845    palu/f0_carry_i_3_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.859    10.704 r  palu/f0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.704    palu/f0_carry_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.027 r  palu/f0_carry__0/O[1]
                         net (fo=1, routed)           0.812    11.839    palu/f02_in[5]
    SLICE_X113Y102       LUT4 (Prop_lut4_I0_O)        0.306    12.145 r  palu/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.106    14.251    led_OBUF[5]
    F20                  OBUF (Prop_obuf_I_O)         3.513    17.764 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000    17.764    led[5]
    F20                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            ovf_ctrl
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        17.417ns  (logic 6.713ns (38.540%)  route 10.705ns (61.460%))
  Logic Levels:           6  (CARRY4=2 IBUF=1 LUT2=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    Y6                                                0.000     0.000 r  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    Y6                   IBUF (Prop_ibuf_I_O)         1.499     1.499 r  sw_IBUF[1]_inst/O
                         net (fo=3, routed)           7.596     9.095    palu/sw_IBUF[1]
    SLICE_X113Y100       LUT2 (Prop_lut2_I0_O)        0.152     9.247 r  palu/f0_carry_i_3/O
                         net (fo=1, routed)           0.598     9.845    palu/f0_carry_i_3_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.859    10.704 r  palu/f0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.704    palu/f0_carry_n_0
    SLICE_X112Y101       CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    11.019 r  palu/f0_carry__0/O[3]
                         net (fo=2, routed)           0.659    11.678    palu/f02_in[7]
    SLICE_X113Y101       LUT4 (Prop_lut4_I1_O)        0.307    11.985 r  palu/ovf/O
                         net (fo=1, routed)           1.851    13.836    ovf_ctrl_OBUF
    M14                  OBUF (Prop_obuf_I_O)         3.581    17.417 r  ovf_ctrl_OBUF_inst/O
                         net (fo=0)                   0.000    17.417    ovf_ctrl
    M14                                                               r  ovf_ctrl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        16.914ns  (logic 5.785ns (34.205%)  route 11.129ns (65.795%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V6                                                0.000     0.000 r  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V6                   IBUF (Prop_ibuf_I_O)         1.466     1.466 r  sw_IBUF[0]_inst/O
                         net (fo=3, routed)           7.311     8.777    palu/sw_IBUF[0]
    SLICE_X113Y101       LUT2 (Prop_lut2_I0_O)        0.124     8.901 r  palu/f0_carry_i_4/O
                         net (fo=1, routed)           0.495     9.396    palu/f0_carry_i_4_n_0
    SLICE_X112Y100       CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.376     9.772 r  palu/f0_carry/O[0]
                         net (fo=1, routed)           0.301    10.073    palu/f02_in[0]
    SLICE_X113Y102       LUT5 (Prop_lut5_I3_O)        0.295    10.368 r  palu/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.021    13.389    led_OBUF[0]
    B20                  OBUF (Prop_obuf_I_O)         3.525    16.914 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.914    led[0]
    B20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            ovf_ctrl
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.837ns  (logic 1.626ns (57.328%)  route 1.211ns (42.672%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  sw_IBUF[9]_inst/O
                         net (fo=9, routed)           0.805     1.104    palu/sw_IBUF[9]
    SLICE_X113Y101       LUT4 (Prop_lut4_I3_O)        0.045     1.149 r  palu/ovf/O
                         net (fo=1, routed)           0.406     1.555    ovf_ctrl_OBUF
    M14                  OBUF (Prop_obuf_I_O)         1.281     2.837 r  ovf_ctrl_OBUF_inst/O
                         net (fo=0)                   0.000     2.837    ovf_ctrl
    M14                                                               r  ovf_ctrl (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.879ns  (logic 1.576ns (54.736%)  route 1.303ns (45.264%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  sw_IBUF[9]_inst/O
                         net (fo=9, routed)           0.758     1.058    palu/sw_IBUF[9]
    SLICE_X113Y101       LUT4 (Prop_lut4_I2_O)        0.045     1.103 r  palu/led_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.545     1.648    led_OBUF[6]
    R14                  OBUF (Prop_obuf_I_O)         1.231     2.879 r  led_OBUF[6]_inst/O
                         net (fo=0)                   0.000     2.879    led[6]
    R14                                                               r  led[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.916ns  (logic 1.559ns (53.450%)  route 1.358ns (46.550%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  sw_IBUF[9]_inst/O
                         net (fo=9, routed)           0.834     1.134    palu/sw_IBUF[9]
    SLICE_X113Y102       LUT4 (Prop_lut4_I2_O)        0.045     1.179 r  palu/led_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.524     1.702    led_OBUF[5]
    F20                  OBUF (Prop_obuf_I_O)         1.214     2.916 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     2.916    led[5]
    F20                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.970ns  (logic 1.666ns (56.096%)  route 1.304ns (43.904%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 f  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 f  sw_IBUF[9]_inst/O
                         net (fo=9, routed)           0.805     1.104    palu/sw_IBUF[9]
    SLICE_X113Y101       LUT4 (Prop_lut4_I2_O)        0.046     1.150 r  palu/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.499     1.650    led_OBUF[7]
    P14                  OBUF (Prop_obuf_I_O)         1.320     2.970 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     2.970    led[7]
    P14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.282ns  (logic 1.571ns (47.867%)  route 1.711ns (52.133%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw_IBUF[9]_inst/O
                         net (fo=9, routed)           0.832     1.132    palu/sw_IBUF[9]
    SLICE_X113Y102       LUT5 (Prop_lut5_I2_O)        0.045     1.177 r  palu/led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.879     2.056    led_OBUF[0]
    B20                  OBUF (Prop_obuf_I_O)         1.226     3.282 r  led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.282    led[0]
    B20                                                               r  led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        4.908ns  (logic 1.599ns (32.575%)  route 3.309ns (67.425%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    D20                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    D20                  IBUF (Prop_ibuf_I_O)         0.232     0.232 r  btn_IBUF[1]_inst/O
                         net (fo=2, routed)           0.944     1.176    palu/btn_IBUF[1]
    SLICE_X113Y100       LUT5 (Prop_lut5_I1_O)        0.045     1.221 r  palu/led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.365     3.586    led_OBUF[1]
    W8                   OBUF (Prop_obuf_I_O)         1.322     4.908 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.908    led[1]
    W8                                                                r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.506ns  (logic 1.613ns (29.298%)  route 3.893ns (70.702%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw_IBUF[9]_inst/O
                         net (fo=9, routed)           0.753     1.052    palu/sw_IBUF[9]
    SLICE_X113Y101       LUT4 (Prop_lut4_I2_O)        0.045     1.097 r  palu/led_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           3.140     4.238    led_OBUF[4]
    Y7                   OBUF (Prop_obuf_I_O)         1.268     5.506 r  led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     5.506    led[4]
    Y7                                                                r  led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[9]
                            (input port)
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.677ns  (logic 1.619ns (28.521%)  route 4.058ns (71.479%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M19                                               0.000     0.000 r  sw[9] (IN)
                         net (fo=0)                   0.000     0.000    sw[9]
    M19                  IBUF (Prop_ibuf_I_O)         0.300     0.300 r  sw_IBUF[9]_inst/O
                         net (fo=9, routed)           0.824     1.124    palu/sw_IBUF[9]
    SLICE_X113Y100       LUT5 (Prop_lut5_I2_O)        0.045     1.169 r  palu/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           3.234     4.403    led_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.274     5.677 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     5.677    led[2]
    U8                                                                r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[8]
                            (input port)
  Destination:            led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        5.729ns  (logic 1.581ns (27.594%)  route 4.148ns (72.406%))
  Logic Levels:           3  (IBUF=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M20                                               0.000     0.000 r  sw[8] (IN)
                         net (fo=0)                   0.000     0.000    sw[8]
    M20                  IBUF (Prop_ibuf_I_O)         0.309     0.309 r  sw_IBUF[8]_inst/O
                         net (fo=9, routed)           0.772     1.082    palu/sw_IBUF[8]
    SLICE_X113Y100       LUT5 (Prop_lut5_I4_O)        0.045     1.127 r  palu/led_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.376     4.503    led_OBUF[3]
    W6                   OBUF (Prop_obuf_I_O)         1.226     5.729 r  led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     5.729    led[3]
    W6                                                                r  led[3] (OUT)
  -------------------------------------------------------------------    -------------------





