

================================================================
== Vitis HLS Report for 'mSP_findStartIndex'
================================================================
* Date:           Sun Jul 26 20:07:04 2020

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PatchMaker_tanishGit
* Solution:       solutionSC (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu19p-fsvb3824-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.225 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- mSP_findStartIndex_startValue  |        ?|        ?|         9|          6|          1|     ?|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 6, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 6, D = 9, States = { 2 3 4 5 6 7 8 9 10 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 11 10 
10 --> 2 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 0.38>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%projectionToRow_read = read i34 @_ssdm_op_Read.ap_auto.i34, i34 %projectionToRow"   --->   Operation 12 'read' 'projectionToRow_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%row_list_size_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %row_list_size"   --->   Operation 13 'read' 'row_list_size_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.38ns)   --->   "%br_ln1641 = br void" [patchMaker.cpp:1641]   --->   Operation 14 'br' 'br_ln1641' <Predicate = true> <Delay = 0.38>

State 2 <SV = 1> <Delay = 1.19>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%j = phi i32 0, void %.lr.ph, i32 %add_ln1641, void %.split" [patchMaker.cpp:1645]   --->   Operation 15 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.85ns)   --->   "%icmp_ln1641 = icmp_eq  i32 %j, i32 %row_list_size_read" [patchMaker.cpp:1641]   --->   Operation 16 'icmp' 'icmp_ln1641' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln1641 = br i1 %icmp_ln1641, void %.split, void %._crit_edge.loopexit" [patchMaker.cpp:1641]   --->   Operation 17 'br' 'br_ln1641' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln1645_cast = zext i32 %j" [patchMaker.cpp:1645]   --->   Operation 18 'zext' 'trunc_ln1645_cast' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%row_list_addr = getelementptr i32 %row_list, i64 0, i64 %trunc_ln1645_cast"   --->   Operation 19 'getelementptr' 'row_list_addr' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (1.19ns)   --->   "%row_list_load = load i8 %row_list_addr"   --->   Operation 20 'load' 'row_list_load' <Predicate = (!icmp_ln1641)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>

State 3 <SV = 2> <Delay = 3.22>
ST_3 : Operation 21 [1/2] (1.19ns)   --->   "%row_list_load = load i8 %row_list_addr"   --->   Operation 21 'load' 'row_list_load' <Predicate = (!icmp_ln1641)> <Delay = 1.19> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.19> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%sext_ln1347 = sext i32 %row_list_load"   --->   Operation 22 'sext' 'sext_ln1347' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (0.90ns)   --->   "%sub_ln534 = sub i34 %sext_ln1347, i34 %projectionToRow_read"   --->   Operation 23 'sub' 'sub_ln534' <Predicate = (!icmp_ln1641)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.90ns)   --->   "%sub_ln180 = sub i34 0, i34 %sub_ln534" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 24 'sub' 'sub_ln180' <Predicate = (!icmp_ln1641)> <Delay = 0.90> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i34.i32, i34 %sub_ln534, i32 33" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 25 'bitselect' 'tmp' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_3 : Operation 26 [1/1] (0.22ns)   --->   "%select_ln180 = select i1 %tmp, i34 %sub_ln180, i34 %sub_ln534" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 26 'select' 'select_ln180' <Predicate = (!icmp_ln1641)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 4 <SV = 3> <Delay = 2.61>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%sext_ln1643 = sext i34 %select_ln180" [patchMaker.cpp:1643]   --->   Operation 27 'sext' 'sext_ln1643' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_4 : Operation 28 [4/4] (2.61ns)   --->   "%conv = sitodp i64 %sext_ln1643" [patchMaker.cpp:1643]   --->   Operation 28 'sitodp' 'conv' <Predicate = (!icmp_ln1641)> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 2.61>
ST_5 : Operation 29 [1/1] (0.00ns)   --->   "%p_x_assign_1 = phi i64 9223372036854775807, void %.lr.ph, i64 %select_ln1643_2, void %.split" [patchMaker.cpp:1643]   --->   Operation 29 'phi' 'p_x_assign_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 30 [3/4] (2.61ns)   --->   "%conv = sitodp i64 %sext_ln1643" [patchMaker.cpp:1643]   --->   Operation 30 'sitodp' 'conv' <Predicate = (!icmp_ln1641)> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 31 [4/4] (2.61ns)   --->   "%dc = sitodp i64 %p_x_assign_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 31 'sitodp' 'dc' <Predicate = (!icmp_ln1641)> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 2.61>
ST_6 : Operation 32 [2/4] (2.61ns)   --->   "%conv = sitodp i64 %sext_ln1643" [patchMaker.cpp:1643]   --->   Operation 32 'sitodp' 'conv' <Predicate = (!icmp_ln1641)> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 33 [3/4] (2.61ns)   --->   "%dc = sitodp i64 %p_x_assign_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 33 'sitodp' 'dc' <Predicate = (!icmp_ln1641)> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 2.61>
ST_7 : Operation 34 [1/1] (0.88ns)   --->   "%add_ln1641 = add i32 %j, i32 1" [patchMaker.cpp:1641]   --->   Operation 34 'add' 'add_ln1641' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.90> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 35 [1/4] (2.61ns)   --->   "%conv = sitodp i64 %sext_ln1643" [patchMaker.cpp:1643]   --->   Operation 35 'sitodp' 'conv' <Predicate = (!icmp_ln1641)> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 36 [2/4] (2.61ns)   --->   "%dc = sitodp i64 %p_x_assign_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 36 'sitodp' 'dc' <Predicate = (!icmp_ln1641)> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 2.61>
ST_8 : Operation 37 [1/4] (2.61ns)   --->   "%dc = sitodp i64 %p_x_assign_1" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277]   --->   Operation 37 'sitodp' 'dc' <Predicate = (!icmp_ln1641)> <Delay = 2.61> <CoreInst = "Int2Double">   --->   Core 66 'Int2Double' <Latency = 3> <II = 1> <Delay = 2.61> <FuncUnit> <Opcode : 'sitodp' 'uitodp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 2.01>
ST_9 : Operation 38 [1/1] (0.00ns)   --->   "%start_index_write_assign = phi i32 0, void %.lr.ph, i32 %select_ln1643, void %.split" [patchMaker.cpp:1643]   --->   Operation 38 'phi' 'start_index_write_assign' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 39 [1/1] (0.00ns)   --->   "%start_value_write_assign = phi i64 9223372036854775807, void %.lr.ph, i64 %select_ln1643_1, void %.split" [patchMaker.cpp:1643]   --->   Operation 39 'phi' 'start_value_write_assign' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 40 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 41 [1/1] (0.00ns)   --->   "%data_V = bitcast i64 %dc" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:483]   --->   Operation 41 'bitcast' 'data_V' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_9 : Operation 42 [1/1] (0.00ns)   --->   "%trunc_ln368 = trunc i64 %data_V"   --->   Operation 42 'trunc' 'trunc_ln368' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_9 : Operation 43 [1/1] (0.00ns)   --->   "%trunc_ln1643 = trunc i64 %data_V" [patchMaker.cpp:1643]   --->   Operation 43 'trunc' 'trunc_ln1643' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_9 : Operation 44 [1/1] (0.00ns)   --->   "%p_Result_s = bitconcatenate i64 @_ssdm_op_BitConcatenate.i64.i1.i63, i1 0, i63 %trunc_ln368"   --->   Operation 44 'bitconcatenate' 'p_Result_s' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_9 : Operation 45 [1/1] (0.00ns)   --->   "%bitcast_ln521 = bitcast i64 %p_Result_s" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:521]   --->   Operation 45 'bitcast' 'bitcast_ln521' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_9 : Operation 46 [1/1] (0.00ns)   --->   "%bitcast_ln1643 = bitcast i64 %conv" [patchMaker.cpp:1643]   --->   Operation 46 'bitcast' 'bitcast_ln1643' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_9 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln1643, i32 52, i32 62" [patchMaker.cpp:1643]   --->   Operation 47 'partselect' 'tmp_34' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_9 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln1643_1 = trunc i64 %bitcast_ln1643" [patchMaker.cpp:1643]   --->   Operation 48 'trunc' 'trunc_ln1643_1' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_9 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %data_V, i32 52, i32 62" [patchMaker.cpp:1643]   --->   Operation 49 'partselect' 'tmp_35' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_9 : Operation 50 [1/1] (0.61ns)   --->   "%icmp_ln1643 = icmp_ne  i11 %tmp_34, i11 2047" [patchMaker.cpp:1643]   --->   Operation 50 'icmp' 'icmp_ln1643' <Predicate = (!icmp_ln1641)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 51 [1/1] (0.98ns)   --->   "%icmp_ln1643_1 = icmp_eq  i52 %trunc_ln1643_1, i52 0" [patchMaker.cpp:1643]   --->   Operation 51 'icmp' 'icmp_ln1643_1' <Predicate = (!icmp_ln1641)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 52 [1/1] (0.61ns)   --->   "%icmp_ln1643_2 = icmp_ne  i11 %tmp_35, i11 2047" [patchMaker.cpp:1643]   --->   Operation 52 'icmp' 'icmp_ln1643_2' <Predicate = (!icmp_ln1641)> <Delay = 0.61> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 53 [1/1] (0.98ns)   --->   "%icmp_ln1643_3 = icmp_eq  i52 %trunc_ln1643, i52 0" [patchMaker.cpp:1643]   --->   Operation 53 'icmp' 'icmp_ln1643_3' <Predicate = (!icmp_ln1641)> <Delay = 0.98> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 54 [2/2] (2.01ns)   --->   "%tmp_36 = fcmp_olt  i64 %conv, i64 %bitcast_ln521" [patchMaker.cpp:1643]   --->   Operation 54 'dcmp' 'tmp_36' <Predicate = (!icmp_ln1641)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 2.54>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%specloopname_ln500 = specloopname void @_ssdm_op_SpecLoopName, void @empty_3" [r:/ci/prod/2020.2/rdi_builds/continuous/2020_11_18_3064766/src/shared/hls/clib/src/hls\utils/x_hls_utils.h:500]   --->   Operation 55 'specloopname' 'specloopname_ln500' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_10 : Operation 56 [1/1] (0.00ns)   --->   "%sext_ln180 = sext i34 %sub_ln534" [C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180]   --->   Operation 56 'sext' 'sext_ln180' <Predicate = (!icmp_ln1641)> <Delay = 0.00>
ST_10 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node and_ln1643_1)   --->   "%or_ln1643 = or i1 %icmp_ln1643_1, i1 %icmp_ln1643" [patchMaker.cpp:1643]   --->   Operation 57 'or' 'or_ln1643' <Predicate = (!icmp_ln1641)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 58 [1/1] (0.00ns) (grouped into LUT with out node and_ln1643_1)   --->   "%or_ln1643_1 = or i1 %icmp_ln1643_3, i1 %icmp_ln1643_2" [patchMaker.cpp:1643]   --->   Operation 58 'or' 'or_ln1643_1' <Predicate = (!icmp_ln1641)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln1643_1)   --->   "%and_ln1643 = and i1 %or_ln1643, i1 %or_ln1643_1" [patchMaker.cpp:1643]   --->   Operation 59 'and' 'and_ln1643' <Predicate = (!icmp_ln1641)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 60 [1/2] (2.01ns)   --->   "%tmp_36 = fcmp_olt  i64 %conv, i64 %bitcast_ln521" [patchMaker.cpp:1643]   --->   Operation 60 'dcmp' 'tmp_36' <Predicate = (!icmp_ln1641)> <Delay = 2.01> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.01> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 61 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln1643_1 = and i1 %and_ln1643, i1 %tmp_36" [patchMaker.cpp:1643]   --->   Operation 61 'and' 'and_ln1643_1' <Predicate = (!icmp_ln1641)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 62 [1/1] (0.22ns)   --->   "%select_ln1643 = select i1 %and_ln1643_1, i32 %j, i32 %start_index_write_assign" [patchMaker.cpp:1643]   --->   Operation 62 'select' 'select_ln1643' <Predicate = (!icmp_ln1641)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 63 [1/1] (0.41ns)   --->   "%select_ln1643_1 = select i1 %and_ln1643_1, i64 %sext_ln180, i64 %start_value_write_assign" [patchMaker.cpp:1643]   --->   Operation 63 'select' 'select_ln1643_1' <Predicate = (!icmp_ln1641)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 64 [1/1] (0.41ns)   --->   "%select_ln1643_2 = select i1 %and_ln1643_1, i64 %sext_ln180, i64 %p_x_assign_1" [patchMaker.cpp:1643]   --->   Operation 64 'select' 'select_ln1643_2' <Predicate = (!icmp_ln1641)> <Delay = 0.41> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.41> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 65 'br' 'br_ln0' <Predicate = (!icmp_ln1641)> <Delay = 0.00>

State 11 <SV = 9> <Delay = 0.00>
ST_11 : Operation 66 [1/1] (0.00ns)   --->   "%mrv = insertvalue i96 <undef>, i32 %start_index_write_assign" [patchMaker.cpp:1649]   --->   Operation 66 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 67 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i96 %mrv, i64 %start_value_write_assign" [patchMaker.cpp:1649]   --->   Operation 67 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln1649 = ret i96 %mrv_1" [patchMaker.cpp:1649]   --->   Operation 68 'ret' 'ret_ln1649' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5ns, clock uncertainty: 1.35ns.

 <State 1>: 0.387ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('start_index', patchMaker.cpp:1643) with incoming values : ('start_index', patchMaker.cpp:1643) [8]  (0.387 ns)

 <State 2>: 1.2ns
The critical path consists of the following:
	'phi' operation ('j', patchMaker.cpp:1645) with incoming values : ('add_ln1641', patchMaker.cpp:1641) [10]  (0 ns)
	'getelementptr' operation ('row_list_addr') [19]  (0 ns)
	'load' operation ('row_list_load') on array 'row_list' [20]  (1.2 ns)

 <State 3>: 3.23ns
The critical path consists of the following:
	'load' operation ('row_list_load') on array 'row_list' [20]  (1.2 ns)
	'sub' operation ('__x') [22]  (0.901 ns)
	'sub' operation ('sub_ln180', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [24]  (0.901 ns)
	'select' operation ('select_ln180', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cstdlib:180) [26]  (0.228 ns)

 <State 4>: 2.61ns
The critical path consists of the following:
	'sitodp' operation ('conv', patchMaker.cpp:1643) [28]  (2.61 ns)

 <State 5>: 2.61ns
The critical path consists of the following:
	'sitodp' operation ('conv', patchMaker.cpp:1643) [28]  (2.61 ns)

 <State 6>: 2.61ns
The critical path consists of the following:
	'sitodp' operation ('conv', patchMaker.cpp:1643) [28]  (2.61 ns)

 <State 7>: 2.61ns
The critical path consists of the following:
	'sitodp' operation ('conv', patchMaker.cpp:1643) [28]  (2.61 ns)

 <State 8>: 2.61ns
The critical path consists of the following:
	'sitodp' operation ('x', C:/Xilinx/Vitis_HLS/2020.2/tps/mingw/6.2.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\6.2.0\include\c++\cmath:277) [29]  (2.61 ns)

 <State 9>: 2.01ns
The critical path consists of the following:
	'dcmp' operation ('tmp_36', patchMaker.cpp:1643) [46]  (2.01 ns)

 <State 10>: 2.54ns
The critical path consists of the following:
	'dcmp' operation ('tmp_36', patchMaker.cpp:1643) [46]  (2.01 ns)
	'and' operation ('and_ln1643_1', patchMaker.cpp:1643) [47]  (0.122 ns)
	'select' operation ('__x', patchMaker.cpp:1643) [49]  (0.411 ns)

 <State 11>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
