{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607628711277 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607628711278 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 14:31:51 2020 " "Processing started: Thu Dec 10 14:31:51 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607628711278 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607628711278 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off buzzer -c buzzer " "Command: quartus_map --read_settings_files=on --write_settings_files=off buzzer -c buzzer" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607628711278 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Analysis & Synthesis" 0 -1 1607628712029 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607628712114 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607628712114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buzzer.v 1 1 " "Found 1 design units, including 1 entities, in source file buzzer.v" { { "Info" "ISGN_ENTITY_NAME" "1 buzzer " "Found entity 1: buzzer" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/Lab/ARCHIVOS ALTERA/A-C4E6E10 board/Verilog-Examples/bell/buzzer.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607628737588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607628737588 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "buzzer " "Elaborating entity \"buzzer\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607628737638 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 buzzer.v(31) " "Verilog HDL assignment warning at buzzer.v(31): truncated value with size 32 to match size of target (4)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/Lab/ARCHIVOS ALTERA/A-C4E6E10 board/Verilog-Examples/bell/buzzer.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607628737656 "|buzzer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 buzzer.v(48) " "Verilog HDL assignment warning at buzzer.v(48): truncated value with size 32 to match size of target (22)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/Lab/ARCHIVOS ALTERA/A-C4E6E10 board/Verilog-Examples/bell/buzzer.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607628737657 "|buzzer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 buzzer.v(52) " "Verilog HDL assignment warning at buzzer.v(52): truncated value with size 32 to match size of target (13)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/Lab/ARCHIVOS ALTERA/A-C4E6E10 board/Verilog-Examples/bell/buzzer.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607628737658 "|buzzer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 buzzer.v(59) " "Verilog HDL assignment warning at buzzer.v(59): truncated value with size 32 to match size of target (22)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/Lab/ARCHIVOS ALTERA/A-C4E6E10 board/Verilog-Examples/bell/buzzer.v" 59 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607628737658 "|buzzer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 buzzer.v(63) " "Verilog HDL assignment warning at buzzer.v(63): truncated value with size 32 to match size of target (13)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/Lab/ARCHIVOS ALTERA/A-C4E6E10 board/Verilog-Examples/bell/buzzer.v" 63 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607628737659 "|buzzer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 buzzer.v(70) " "Verilog HDL assignment warning at buzzer.v(70): truncated value with size 32 to match size of target (22)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/Lab/ARCHIVOS ALTERA/A-C4E6E10 board/Verilog-Examples/bell/buzzer.v" 70 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607628737659 "|buzzer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 buzzer.v(74) " "Verilog HDL assignment warning at buzzer.v(74): truncated value with size 32 to match size of target (13)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/Lab/ARCHIVOS ALTERA/A-C4E6E10 board/Verilog-Examples/bell/buzzer.v" 74 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607628737659 "|buzzer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 buzzer.v(81) " "Verilog HDL assignment warning at buzzer.v(81): truncated value with size 32 to match size of target (22)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/Lab/ARCHIVOS ALTERA/A-C4E6E10 board/Verilog-Examples/bell/buzzer.v" 81 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607628737659 "|buzzer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 buzzer.v(85) " "Verilog HDL assignment warning at buzzer.v(85): truncated value with size 32 to match size of target (13)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/Lab/ARCHIVOS ALTERA/A-C4E6E10 board/Verilog-Examples/bell/buzzer.v" 85 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607628737660 "|buzzer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 buzzer.v(92) " "Verilog HDL assignment warning at buzzer.v(92): truncated value with size 32 to match size of target (22)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/Lab/ARCHIVOS ALTERA/A-C4E6E10 board/Verilog-Examples/bell/buzzer.v" 92 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607628737660 "|buzzer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 buzzer.v(96) " "Verilog HDL assignment warning at buzzer.v(96): truncated value with size 32 to match size of target (13)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/Lab/ARCHIVOS ALTERA/A-C4E6E10 board/Verilog-Examples/bell/buzzer.v" 96 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607628737661 "|buzzer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 buzzer.v(103) " "Verilog HDL assignment warning at buzzer.v(103): truncated value with size 32 to match size of target (22)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/Lab/ARCHIVOS ALTERA/A-C4E6E10 board/Verilog-Examples/bell/buzzer.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607628737661 "|buzzer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 buzzer.v(107) " "Verilog HDL assignment warning at buzzer.v(107): truncated value with size 32 to match size of target (13)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/Lab/ARCHIVOS ALTERA/A-C4E6E10 board/Verilog-Examples/bell/buzzer.v" 107 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607628737661 "|buzzer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 buzzer.v(114) " "Verilog HDL assignment warning at buzzer.v(114): truncated value with size 32 to match size of target (22)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/Lab/ARCHIVOS ALTERA/A-C4E6E10 board/Verilog-Examples/bell/buzzer.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607628737661 "|buzzer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 buzzer.v(118) " "Verilog HDL assignment warning at buzzer.v(118): truncated value with size 32 to match size of target (13)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/Lab/ARCHIVOS ALTERA/A-C4E6E10 board/Verilog-Examples/bell/buzzer.v" 118 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607628737662 "|buzzer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 22 buzzer.v(125) " "Verilog HDL assignment warning at buzzer.v(125): truncated value with size 32 to match size of target (22)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/Lab/ARCHIVOS ALTERA/A-C4E6E10 board/Verilog-Examples/bell/buzzer.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607628737662 "|buzzer"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 buzzer.v(129) " "Verilog HDL assignment warning at buzzer.v(129): truncated value with size 32 to match size of target (13)" {  } { { "buzzer.v" "" { Text "C:/Users/Usuario/Documents/Cosas de Sebastian/Electrónica Digital I/Lab/ARCHIVOS ALTERA/A-C4E6E10 board/Verilog-Examples/bell/buzzer.v" 129 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607628737662 "|buzzer"}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Analysis & Synthesis" 0 -1 1607628737883 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607628739584 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1607628740566 ""}
{ "Critical Warning" "WIDU_QIC_OFF_NOT_SUPPORTED" "" "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." {  } {  } 1 138069 "Setting INCREMENTAL_COMPILATION to \"OFF\" is no longer supported. Assignment is ignored. To disable partitions, set the IGNORE_PARTITIONS global assignment to \"ON\" instead." 0 0 "Analysis & Synthesis" 0 -1 1607628740797 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607628740877 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607628740877 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "101 " "Implemented 101 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607628740981 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607628740981 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98 " "Implemented 98 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607628740981 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607628740981 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 21 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4744 " "Peak virtual memory: 4744 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607628741042 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 14:32:21 2020 " "Processing ended: Thu Dec 10 14:32:21 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607628741042 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607628741042 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:42 " "Total CPU time (on all processors): 00:00:42" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607628741042 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607628741042 ""}
