From ce64ea95b1c96ae442a56420cc4d8acce31debc7 Mon Sep 17 00:00:00 2001
From: Sergey Temerkhanov <s.temerkhanov@gmail.com>
Date: Thu, 5 Nov 2015 20:33:28 -0800
Subject: [PATCH 0348/1239] cavium: Update FDT source This commit includes
 range settings for PEMs

---
 arch/arm/dts/thunder-88xx.dtsi | 16 +++++++---------
 1 file changed, 7 insertions(+), 9 deletions(-)

diff --git a/arch/arm/dts/thunder-88xx.dtsi b/arch/arm/dts/thunder-88xx.dtsi
index e17a5b552a..2deaf4a0ff 100644
--- a/arch/arm/dts/thunder-88xx.dtsi
+++ b/arch/arm/dts/thunder-88xx.dtsi
@@ -619,9 +619,10 @@
 		#size-cells = <2>;
 		#address-cells = <3>;
 		#stream-id-cells = <1>;
-		reg = <0x8480 0x00000000 0 0x10000000>;  /* Configuration space */
-		ranges = <0x03000000 0x8010 0x00000000 0x8010 0x00000000 0x70 0x00000000>, /* mem ranges */
-			 <0x03000000 0x8300 0x00000000 0x8300 0x00000000 0x500 0x00000000>;
+		reg = <0x00008480 0x00000000 0x00000000 0x10000000>;  /* Configuration space */
+		ranges = <0x03000000 0x00008010 0x00000000  0x8010 0x00000000  0x070 0x00000000
+			  0x03000000 0x00008680 0x00000000  0x8680 0x00000000  0x160 0x24000000
+			  0x03000000 0x000087e0 0x26000000  0x87e0 0x26000000  0x01f 0xda000000>;
         };
 
 	pcie1: pcie1@0x8490,00000000 {
@@ -633,8 +634,7 @@
 		#address-cells = <3>;
 		#stream-id-cells = <1>;
 		reg = <0x8490 0x00000000 0 0x10000000>;  /* Configuration space */
-		ranges = <0x03000000 0x8310 0x00000000 0x8310 0x00000000 0x00 0x10000000>, /* mem ranges */
-			<0x03000000 0x8100 0x00000000 0x8100 0x00000000 0x80 0x00000000>;
+		ranges = <0x3000000 0x00008100 0x00000000  0x00008100 0x00000000  0x80 0x00>;
         };
 
 	pcie2: pcie2@0x84a0,00000000 {
@@ -646,8 +646,7 @@
 		#address-cells = <3>;
 		#stream-id-cells = <1>;
 		reg = <0x84a0 0x00000000 0 0x10000000>;  /* Configuration space */
-		ranges = <0x03000000 0x8320 0x00000000 0x8320 0x00000000 0x00 0x10000000>, /* mem ranges */
-			<0x03000000 0x8430 0x00000000 0x8430 0x00000000 0x01 0x00000000>;
+		ranges = <0x3000000 0x00008420 0x00000000  0x00008420 0x00000000  0x20 0x00>;
         };
 
 	pcie3: pcie3@0x84b0,00000000 {
@@ -659,8 +658,7 @@
 		#address-cells = <3>;
 		#stream-id-cells = <1>;
 		reg = <0x84b0 0x00000000 0 0x10000000>;  /* Configuration space */
-		ranges = <0x03000000 0x8330 0x00000000 0x8330 0x00000000 0x00 0x10000000>, /* mem ranges */
-			<0x03000000 0x8180 0x00000000 0x8180 0x00000000 0x80 0x00000000>;
+		ranges = <0x3000000 0x00008180 0x00000000  0x00008180 0x00000000  0x80 0x00>;
         };
 
 	smmu0@0x8300,00000000 {
-- 
2.29.0

