Determining the location of the ModelSim executable...

Using: c:/intelfpga_lite/19.1/modelsim_ase/win32aloem/

To specify a ModelSim executable directory, select: Tools -> Options -> EDA Tool Options
Note: if both ModelSim-Altera and ModelSim executables are available, ModelSim-Altera will be used.

**** Generating the ModelSim Testbench ****

quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Proyecto -c Proyecto --vector_source="C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Waveform8.vwf" --testbench_file="C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/simulation/qsim/Waveform8.vwf.vht"

Warning (292006): Can't contact license server "1976@200.9.176.227" -- this server will be ignored.
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri Feb 02 15:27:43 2024
Info: Command: quartus_eda --gen_testbench --tool=modelsim_oem --format=vhdl --write_settings_files=off Proyecto -c Proyecto --vector_source=C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Waveform8.vwf --testbench_file=C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/simulation/qsim/Waveform8.vwf.vht
Info (119006): Selected device 5CSXFC6D6F31C6 for design "Proyecto"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.

Completed successfully. 

**** Generating the functional simulation netlist ****

quartus_eda --write_settings_files=off --simulation --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory="C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/simulation/qsim/" Proyecto -c Proyecto

Warning (292006): Can't contact license server "1976@200.9.176.227" -- this server will be ignored.
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition
    Info: Copyright (C) 2019  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and any partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details, at
    Info: https://fpgasoftware.intel.com/eula.
    Info: Processing started: Fri Feb 02 15:27:46 2024
Info: Command: quartus_eda --write_settings_files=off --simulation=on --functional=on --flatten_buses=off --tool=modelsim_oem --format=vhdl --output_directory=C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/simulation/qsim/ Proyecto -c Proyecto
Info (119006): Selected device 5CSXFC6D6F31C6 for design "Proyecto"
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (204019): Generated file Proyecto.vho in folder "C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/simulation/qsim//" for EDA simulation tool
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 2 warnings
    Info: Peak virtual memory: 4748 megabytes
    Info: Processing ended: Fri Feb 02 15:27:50 2024
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:01

Completed successfully. 

**** Generating the ModelSim .do script ****

C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/simulation/qsim/Proyecto.do generated.

Completed successfully. 

**** Running the ModelSim simulation ****

c:/intelfpga_lite/19.1/modelsim_ase/win32aloem//vsim -c -do Proyecto.do

Reading C:/intelFPGA_lite/19.1/modelsim_ase/tcl/vsim/pref.tcl

# 10.5b

# do Proyecto.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:51 on Feb 02,2024
# vcom -work work Proyecto.vho 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package VITAL_Timing
# -- Loading package VITAL_Primitives
# -- Loading package dffeas_pack
# -- Loading package altera_primitives_components
# -- Loading package altera_lnsim_components
# -- Loading package cyclonev_atom_pack
# -- Loading package cyclonev_components
# -- Compiling entity Proyecto

# -- Compiling architecture structure of Proyecto

# End time: 15:27:51 on Feb 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 15:27:51 on Feb 02,2024
# vcom -work work Waveform8.vwf.vht 
# -- Loading package STANDARD

# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Proyecto_vhd_vec_tst
# -- Compiling architecture Proyecto_arch of Proyecto_vhd_vec_tst
# End time: 15:27:51 on Feb 02,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0

# vsim -novopt -c -t 1ps -L cyclonev -L altera -L altera_mf -L 220model -L sgate -L altera_lnsim work.Proyecto_vhd_vec_tst 
# Start time: 15:27:52 on Feb 02,2024
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.proyecto_vhd_vec_tst(proyecto_arch)
# Loading ieee.vital_timing(body)
# Loading ieee.vital_primitives(body)
# Loading altera.dffeas_pack
# Loading altera.altera_primitives_components
# Loading altera_lnsim.altera_lnsim_components
# Loading cyclonev.cyclonev_atom_pack(body)
# Loading cyclonev.cyclonev_components
# Loading work.proyecto(structure)
# Loading altera.dffeas(vital_dffeas)
# Loading cyclonev.cyclonev_lcell_comb(vital_lcell_comb)
# Loading ieee.std_logic_arith(body)
# Loading cyclonev.cyclonev_io_obuf(arch)
# Loading cyclonev.cyclonev_io_ibuf(arch)
# Loading cyclonev.cyclonev_mac(behavior)
# Loading cyclonev.cyclonev_jtag(behavior)
# Loading cyclonev.cyclonev_ram_block(block_arch)
# Loading sv_std.std
# Loading altera_lnsim.generic_m10k
# Loading altera_lnsim.altera_lnsim_functions
# Loading altera_lnsim.common_28nm_ram_block
# Loading altera_lnsim.common_28nm_ram_register
# Loading altera_lnsim.common_28nm_ram_pulse_generator
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /proyecto_vhd_vec_tst/i1/\inst41|Mult0~mac\/inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /proyecto_vhd_vec_tst/i1/\inst41|Mult0~mac\/inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /proyecto_vhd_vec_tst/i1/\inst39|Mult0~mac\/inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /proyecto_vhd_vec_tst/i1/\inst39|Mult0~mac\/inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /proyecto_vhd_vec_tst/i1/\inst40|Mult0~mac\/inst/ File: nofile
# ** Warning: (vsim-3015) (): [PCDPC] - Port size () does not match connection size () for .
#    Time: 0 ps  Iteration: 0  Protected: /proyecto_vhd_vec_tst/i1/\inst40|Mult0~mac\/inst/ File: nofile
# ** Warning: Design size of 694295 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# after#34

# Simulation time: 4055001 ps

# Simulation time: 4055001 ps

# Simulation time: 4055001 ps

# Simulation time: 4055001 ps

# End time: 15:28:03 on Feb 02,2024, Elapsed time: 0:00:11
# Errors: 0, Warnings: 7

Completed successfully. 

**** Converting ModelSim VCD to vector waveform ****

Reading C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/Waveform8.vwf...

Reading C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/simulation/qsim/Proyecto.msim.vcd...

Processing channel transitions... 

Writing the resulting VWF to C:/Users/Estudiante/Downloads/PROYECTO_EDIFICIO/simulation/qsim/Proyecto_20240202152803.sim.vwf

Finished VCD to VWF conversion.

Completed successfully. 

All completed.