// Seed: 1769339038
module module_0 (
    input logic id_0,
    input reg id_1,
    input id_2,
    input id_3,
    input id_4,
    input id_5,
    input id_6
);
  assign id_7 = id_1;
  reg id_8;
  always @(posedge 1) begin
    id_7 <= 1;
    id_8 <= #1 1 == id_2;
  end
  logic id_9 = 1'b0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  inout id_9;
  output id_8;
  inout id_7;
  output id_6;
  input id_5;
  inout id_4;
  inout id_3;
  inout id_2;
  output id_1;
  logic id_10 = 1;
  logic id_11 = 1;
endmodule
