{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677278030100 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677278030106 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 00:33:49 2023 " "Processing started: Sat Feb 25 00:33:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677278030106 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677278030106 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU -c ALU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677278030106 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677278030515 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677278030515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/senior 1 (spring)/computer architecture/lab solutions/lab1/select_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /senior 1 (spring)/computer architecture/lab solutions/lab1/select_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 select_adder-a_my_adder " "Found design unit 1: select_adder-a_my_adder" {  } { { "../Lab1/select_adder.vhd" "" { Text "D:/Senior 1 (Spring)/Computer Architecture/Lab Solutions/Lab1/select_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677278041242 ""} { "Info" "ISGN_ENTITY_NAME" "1 select_adder " "Found entity 1: select_adder" {  } { { "../Lab1/select_adder.vhd" "" { Text "D:/Senior 1 (Spring)/Computer Architecture/Lab Solutions/Lab1/select_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677278041242 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677278041242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/senior 1 (spring)/computer architecture/lab solutions/lab1/partd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /senior 1 (spring)/computer architecture/lab solutions/lab1/partd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 partD-impPartD " "Found design unit 1: partD-impPartD" {  } { { "../Lab1/partD.vhd" "" { Text "D:/Senior 1 (Spring)/Computer Architecture/Lab Solutions/Lab1/partD.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677278041243 ""} { "Info" "ISGN_ENTITY_NAME" "1 partD " "Found entity 1: partD" {  } { { "../Lab1/partD.vhd" "" { Text "D:/Senior 1 (Spring)/Computer Architecture/Lab Solutions/Lab1/partD.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677278041243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677278041243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/senior 1 (spring)/computer architecture/lab solutions/lab1/partc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /senior 1 (spring)/computer architecture/lab solutions/lab1/partc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 partC-impPartC " "Found design unit 1: partC-impPartC" {  } { { "../Lab1/partC.vhd" "" { Text "D:/Senior 1 (Spring)/Computer Architecture/Lab Solutions/Lab1/partC.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677278041246 ""} { "Info" "ISGN_ENTITY_NAME" "1 partC " "Found entity 1: partC" {  } { { "../Lab1/partC.vhd" "" { Text "D:/Senior 1 (Spring)/Computer Architecture/Lab Solutions/Lab1/partC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677278041246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677278041246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/senior 1 (spring)/computer architecture/lab solutions/lab1/partb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /senior 1 (spring)/computer architecture/lab solutions/lab1/partb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 partB-impPartB " "Found design unit 1: partB-impPartB" {  } { { "../Lab1/partB.vhd" "" { Text "D:/Senior 1 (Spring)/Computer Architecture/Lab Solutions/Lab1/partB.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677278041247 ""} { "Info" "ISGN_ENTITY_NAME" "1 partB " "Found entity 1: partB" {  } { { "../Lab1/partB.vhd" "" { Text "D:/Senior 1 (Spring)/Computer Architecture/Lab Solutions/Lab1/partB.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677278041247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677278041247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/senior 1 (spring)/computer architecture/lab solutions/lab1/parta.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /senior 1 (spring)/computer architecture/lab solutions/lab1/parta.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 partA-impPartA " "Found design unit 1: partA-impPartA" {  } { { "../Lab1/partA.vhd" "" { Text "D:/Senior 1 (Spring)/Computer Architecture/Lab Solutions/Lab1/partA.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677278041249 ""} { "Info" "ISGN_ENTITY_NAME" "1 partA " "Found entity 1: partA" {  } { { "../Lab1/partA.vhd" "" { Text "D:/Senior 1 (Spring)/Computer Architecture/Lab Solutions/Lab1/partA.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677278041249 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677278041249 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/senior 1 (spring)/computer architecture/lab solutions/lab1/nbit_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /senior 1 (spring)/computer architecture/lab solutions/lab1/nbit_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nbit_adder-imp_nbit_adder " "Found design unit 1: nbit_adder-imp_nbit_adder" {  } { { "../Lab1/nbit_adder.vhd" "" { Text "D:/Senior 1 (Spring)/Computer Architecture/Lab Solutions/Lab1/nbit_adder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677278041251 ""} { "Info" "ISGN_ENTITY_NAME" "1 nbit_adder " "Found entity 1: nbit_adder" {  } { { "../Lab1/nbit_adder.vhd" "" { Text "D:/Senior 1 (Spring)/Computer Architecture/Lab Solutions/Lab1/nbit_adder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677278041251 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677278041251 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/senior 1 (spring)/computer architecture/lab solutions/lab1/my_nadder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /senior 1 (spring)/computer architecture/lab solutions/lab1/my_nadder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_nadder-a_my_adder " "Found design unit 1: my_nadder-a_my_adder" {  } { { "../Lab1/my_nadder.vhd" "" { Text "D:/Senior 1 (Spring)/Computer Architecture/Lab Solutions/Lab1/my_nadder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677278041253 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_nadder " "Found entity 1: my_nadder" {  } { { "../Lab1/my_nadder.vhd" "" { Text "D:/Senior 1 (Spring)/Computer Architecture/Lab Solutions/Lab1/my_nadder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677278041253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677278041253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/senior 1 (spring)/computer architecture/lab solutions/lab1/my_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /senior 1 (spring)/computer architecture/lab solutions/lab1/my_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 my_adder-a_my_adder " "Found design unit 1: my_adder-a_my_adder" {  } { { "../Lab1/my_adder.vhd" "" { Text "D:/Senior 1 (Spring)/Computer Architecture/Lab Solutions/Lab1/my_adder.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677278041254 ""} { "Info" "ISGN_ENTITY_NAME" "1 my_adder " "Found entity 1: my_adder" {  } { { "../Lab1/my_adder.vhd" "" { Text "D:/Senior 1 (Spring)/Computer Architecture/Lab Solutions/Lab1/my_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677278041254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677278041254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/senior 1 (spring)/computer architecture/lab solutions/lab1/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /senior 1 (spring)/computer architecture/lab solutions/lab1/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-struct " "Found design unit 1: ALU-struct" {  } { { "../Lab1/ALU.vhd" "" { Text "D:/Senior 1 (Spring)/Computer Architecture/Lab Solutions/Lab1/ALU.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677278041256 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Lab1/ALU.vhd" "" { Text "D:/Senior 1 (Spring)/Computer Architecture/Lab Solutions/Lab1/ALU.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677278041256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677278041256 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU " "Elaborating entity \"ALU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677278041925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "partA partA:pA " "Elaborating entity \"partA\" for hierarchy \"partA:pA\"" {  } { { "../Lab1/ALU.vhd" "pA" { Text "D:/Senior 1 (Spring)/Computer Architecture/Lab Solutions/Lab1/ALU.vhd" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677278042609 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nbit_adder partA:pA\|nbit_adder:Z1 " "Elaborating entity \"nbit_adder\" for hierarchy \"partA:pA\|nbit_adder:Z1\"" {  } { { "../Lab1/partA.vhd" "Z1" { Text "D:/Senior 1 (Spring)/Computer Architecture/Lab Solutions/Lab1/partA.vhd" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677278042619 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_nadder partA:pA\|nbit_adder:Z1\|my_nadder:U1 " "Elaborating entity \"my_nadder\" for hierarchy \"partA:pA\|nbit_adder:Z1\|my_nadder:U1\"" {  } { { "../Lab1/nbit_adder.vhd" "U1" { Text "D:/Senior 1 (Spring)/Computer Architecture/Lab Solutions/Lab1/nbit_adder.vhd" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677278042624 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_adder partA:pA\|nbit_adder:Z1\|my_nadder:U1\|my_adder:\\loop1:0:fx " "Elaborating entity \"my_adder\" for hierarchy \"partA:pA\|nbit_adder:Z1\|my_nadder:U1\|my_adder:\\loop1:0:fx\"" {  } { { "../Lab1/my_nadder.vhd" "\\loop1:0:fx" { Text "D:/Senior 1 (Spring)/Computer Architecture/Lab Solutions/Lab1/my_nadder.vhd" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677278042629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "select_adder partA:pA\|nbit_adder:Z1\|select_adder:\\loop1:1:UX " "Elaborating entity \"select_adder\" for hierarchy \"partA:pA\|nbit_adder:Z1\|select_adder:\\loop1:1:UX\"" {  } { { "../Lab1/nbit_adder.vhd" "\\loop1:1:UX" { Text "D:/Senior 1 (Spring)/Computer Architecture/Lab Solutions/Lab1/nbit_adder.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677278042636 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "partB partB:pB " "Elaborating entity \"partB\" for hierarchy \"partB:pB\"" {  } { { "../Lab1/ALU.vhd" "pB" { Text "D:/Senior 1 (Spring)/Computer Architecture/Lab Solutions/Lab1/ALU.vhd" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677278042658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "partC partC:pC " "Elaborating entity \"partC\" for hierarchy \"partC:pC\"" {  } { { "../Lab1/ALU.vhd" "pC" { Text "D:/Senior 1 (Spring)/Computer Architecture/Lab Solutions/Lab1/ALU.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677278042666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "partD partD:pD " "Elaborating entity \"partD\" for hierarchy \"partD:pD\"" {  } { { "../Lab1/ALU.vhd" "pD" { Text "D:/Senior 1 (Spring)/Computer Architecture/Lab Solutions/Lab1/ALU.vhd" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677278042672 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677278044687 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677278045872 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677278045872 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "103 " "Implemented 103 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "25 " "Implemented 25 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677278046788 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677278046788 ""} { "Info" "ICUT_CUT_TM_LCELLS" "67 " "Implemented 67 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677278046788 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677278046788 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4856 " "Peak virtual memory: 4856 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677278046799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 00:34:06 2023 " "Processing ended: Sat Feb 25 00:34:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677278046799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677278046799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:26 " "Total CPU time (on all processors): 00:00:26" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677278046799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677278046799 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677278064366 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Netlist Viewers Preprocess Quartus Prime " "Running Quartus Prime Netlist Viewers Preprocess" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677278064371 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 25 00:34:24 2023 " "Processing started: Sat Feb 25 00:34:24 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677278064371 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1677278064371 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_npp ALU -c ALU --netlist_type=sgate " "Command: quartus_npp ALU -c ALU --netlist_type=sgate" {  } {  } 0 0 "Command: %1!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1677278064371 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Netlist Viewers Preprocess" 0 -1 1677278064522 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Netlist Viewers Preprocess 0 s 1  Quartus Prime " "Quartus Prime Netlist Viewers Preprocess was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4539 " "Peak virtual memory: 4539 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677278064654 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 25 00:34:24 2023 " "Processing ended: Sat Feb 25 00:34:24 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677278064654 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677278064654 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677278064654 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Netlist Viewers Preprocess" 0 -1 1677278064654 ""}
