# Info: [9566]: Logging project transcript to file /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1/precision.log
# Info: [9566]: Logging suppressed messages transcript to file /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1/precision.log.suppressed
# Info: [9550]: Activated implementation PRESENT_impl_1 in project /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT.psp.
new_project -name PRESENT -folder /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga -createimpl_name PRESENT_impl_1 -force
# COMMAND: setup_design -vhdl=true -vendor_constraint_file=false
setup_design -vhdl=true -vendor_constraint_file=false
# COMMAND: setup_design -manufacturer Xilinx -family SPARTAN3 -part 3s400fg456 -speed -5
# Info: [15297]: Setting up the design to use synthesis library "xis3.syn"
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
# Info: [15323]: Setting Part to: "3s400fg456".
# Info: [15324]: Setting Process to: "5".
# Info: [7512]: The place and route tool for current technology is ISE.
setup_design -manufacturer Xilinx -family SPARTAN3 -part 3s400fg456 -speed -5
# COMMAND: setup_design -max_fanout=10000
# Info: [573]: The global max fanout is currently set to 10000 for Xilinx - SPARTAN3.
setup_design -max_fanout=10000
# COMMAND: add_input_file {../../vhd/add_Round_Key.vhd ../../vhd/block_Cypher.vhd ../../vhd/fsm_present.vhd ../../vhd/fsm_present_MEM.vhd ../../vhd/key_Schedule.vhd ../../vhd/key_Schedule_128.vhd ../../vhd/memory.vhd ../../vhd/p_Layer.vhd ../../vhd/p_Layer_Inv.vhd ../../vhd/present.vhd ../../vhd/present_library.vhd ../../vhd/register_80_Bits.vhd ../../vhd/register_WIDTH_Bits.vhd ../../vhd/s_Box_4_Bits.vhd ../../vhd/s_Box_4x16_Bits.vhd ../../vhd/s_Box_Inv_4_Bits.vhd ../../vhd/s_Box_Inv_4x16_Bits.vhd}
add_input_file {../../vhd/add_Round_Key.vhd ../../vhd/block_Cypher.vhd ../../vhd/fsm_present.vhd ../../vhd/fsm_present_MEM.vhd ../../vhd/key_Schedule.vhd ../../vhd/key_Schedule_128.vhd ../../vhd/memory.vhd ../../vhd/p_Layer.vhd ../../vhd/p_Layer_Inv.vhd ../../vhd/present.vhd ../../vhd/present_library.vhd ../../vhd/register_80_Bits.vhd ../../vhd/register_WIDTH_Bits.vhd ../../vhd/s_Box_4_Bits.vhd ../../vhd/s_Box_4x16_Bits.vhd ../../vhd/s_Box_Inv_4_Bits.vhd ../../vhd/s_Box_Inv_4x16_Bits.vhd}
# COMMAND: move_input_file_to_bottom -from {9}
move_input_file_to_bottom -from {9}
# COMMAND: compile
# Info: [3022]: Reading file: /softslin/precision2014a_64b/Mgc_home/pkgs/psr/techlibs/xis3.syn.
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/add_Round_Key.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/memory.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/present_library.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/p_Layer_Inv.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/p_Layer.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule_128.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/register_80_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/register_WIDTH_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_Inv_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_Inv_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/present.vhd" ...
# Warning: [15258]: Multiple tops found: fsm_Present
# Info:      present
# Info: [656]: Top module of the design is set to: present.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.present(A): Pre-processing...
# Info: [44506]: Module work.block_Cypher(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Pre-processing...
# Info: [44506]: Module work.s_Box_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_Inv_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_Inv_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.add_Round_Key(A): Pre-processing...
# Info: [44506]: Module work.p_Layer(A): Pre-processing...
# Info: [44506]: Module work.p_Layer_Inv(A): Pre-processing...
# Info: [44506]: Module work.fsm_Present_MEM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 25: Enumerated type STATE with 7 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[6-0]
# Info: [40000]: RESET_S                            	                       0000001
# Info: [40000]: LOAD_KEY                           	                       0000010
# Info: [40000]: GENERATE_KEY                       	                       0000100
# Info: [40000]: WAIT_MEM                           	                       0001000
# Info: [40000]: LOAD_TEXT                          	                       0010000
# Info: [40000]: LOOP_TEXT                          	                       0100000
# Info: [40000]: TEXT_OUT                           	                       1000000
# Info: [45144]: Extracted FSM in module work.fsm_Present_MEM(A), with state variable = current_state[6:0], async set/reset state(s) = 0000001 , number of states = 7.
# Info: [45144]: Re-encoding 7 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	       State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	          RESET_S	                            0000001	                       0000001
# Info: [40000]: FSM:	    1	         LOAD_KEY	                            0000010	                       0000010
# Info: [40000]: FSM:	    2	     GENERATE_KEY	                            0000100	                       0000100
# Info: [40000]: FSM:	    3	         WAIT_MEM	                            0001000	                       0001000
# Info: [40000]: FSM:	    4	        LOAD_TEXT	                            0010000	                       0010000
# Info: [40000]: FSM:	    5	        LOOP_TEXT	                            0100000	                       0100000
# Info: [40000]: FSM:	    6	         TEXT_OUT	                            1000000	                       1000000
# Info: [44506]: Module work.key_Schedule(A): Pre-processing...
# Info: [44506]: Module work.register_80_bits(A): Pre-processing...
# Info: [44506]: Module work.key_Schedule_128(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 128)}: Pre-processing...
# Info: [44506]: Module work.sync_ram(RTL): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': sync_ram.ram depth = 32, width = 64'.
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Compiling...
# Info: [44508]: Module work.s_Box_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_Inv_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_Inv_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.add_Round_Key(A): Compiling...
# Info: [44508]: Module work.p_Layer(A): Compiling...
# Info: [44508]: Module work.p_Layer_Inv(A): Compiling...
# Info: [44508]: Module work.block_Cypher(A): Compiling...
# Warning: [45784]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 102: Module work.block_Cypher(A), Net(s) xor_In[63:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44508]: Module work.fsm_Present_MEM(A): Compiling...
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 28: Initial value for round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 28: Initial value for next_round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 144: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "address_write".
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 145: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "address_read".
# Info: [44508]: Module work.register_80_bits(A): Compiling...
# Info: [44508]: Module work.key_Schedule(A): Compiling...
# Warning: [45784]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule.vhd", line 56: Module work.key_Schedule(A), Net(s) key[79:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 128)}: Compiling...
# Info: [44508]: Module work.key_Schedule_128(A): Compiling...
# Warning: [45784]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule_128.vhd", line 59: Module work.key_Schedule_128(A), Net(s) key[127:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44508]: Module work.sync_ram(RTL): Compiling...
# Info: [44523]: Root Module work.present(A): Compiling...
# Info: [45307]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 17: The driving logic for the net cypher_Text[63:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45193]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 14: Net CNT_text_Out is unused after optimization
# Info: [45193]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 14: Net CNT_write is unused after optimization
# Info: [45205]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 68: Module work.fsm_Present_MEM(A), Net(s) next_round_Counter_s[4:0]: Latch inferred.
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 3, Inferred (Modgen/Selcounter/AddSub) : 2 (0 / 2 / 0), AcrossDH (Merged/Not-Merged) : (0 / 2), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 1 ===
# Info: [44856]: Total lines of RTL compiled: 1786.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 4.0 secs.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/add_Round_Key.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/memory.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/present_library.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/p_Layer_Inv.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/p_Layer.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule_128.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/register_80_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/register_WIDTH_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_Inv_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_Inv_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/present.vhd" ...
# Warning: [15258]: Multiple tops found: fsm_Present
# Info:      present
# Info: [656]: Top module of the design is set to: present.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.present(A): Pre-processing...
# Info: [44506]: Module work.block_Cypher(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Pre-processing...
# Info: [44506]: Module work.s_Box_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_Inv_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_Inv_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.add_Round_Key(A): Pre-processing...
# Info: [44506]: Module work.p_Layer(A): Pre-processing...
# Info: [44506]: Module work.p_Layer_Inv(A): Pre-processing...
# Info: [44506]: Module work.fsm_Present_MEM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 25: Enumerated type STATE with 7 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[6-0]
# Info: [40000]: RESET_S                            	                       0000001
# Info: [40000]: LOAD_KEY                           	                       0000010
# Info: [40000]: GENERATE_KEY                       	                       0000100
# Info: [40000]: WAIT_MEM                           	                       0001000
# Info: [40000]: LOAD_TEXT                          	                       0010000
# Info: [40000]: LOOP_TEXT                          	                       0100000
# Info: [40000]: TEXT_OUT                           	                       1000000
# Info: [45144]: Extracted FSM in module work.fsm_Present_MEM(A), with state variable = current_state[6:0], async set/reset state(s) = 0000001 , number of states = 7.
# Info: [45144]: Re-encoding 7 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	       State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	          RESET_S	                            0000001	                       0000001
# Info: [40000]: FSM:	    1	         LOAD_KEY	                            0000010	                       0000010
# Info: [40000]: FSM:	    2	     GENERATE_KEY	                            0000100	                       0000100
# Info: [40000]: FSM:	    3	         WAIT_MEM	                            0001000	                       0001000
# Info: [40000]: FSM:	    4	        LOAD_TEXT	                            0010000	                       0010000
# Info: [40000]: FSM:	    5	        LOOP_TEXT	                            0100000	                       0100000
# Info: [40000]: FSM:	    6	         TEXT_OUT	                            1000000	                       1000000
# Info: [44506]: Module work.key_Schedule(A): Pre-processing...
# Info: [44506]: Module work.register_80_bits(A): Pre-processing...
# Info: [44506]: Module work.key_Schedule_128(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 128)}: Pre-processing...
# Info: [44506]: Module work.sync_ram(RTL): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': sync_ram.ram depth = 32, width = 64'.
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Compiling...
# Info: [44508]: Module work.s_Box_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_Inv_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_Inv_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.add_Round_Key(A): Compiling...
# Info: [44508]: Module work.p_Layer(A): Compiling...
# Info: [44508]: Module work.p_Layer_Inv(A): Compiling...
# Info: [44508]: Module work.block_Cypher(A): Compiling...
# Info: [44508]: Module work.fsm_Present_MEM(A): Compiling...
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 28: Initial value for round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 28: Initial value for next_round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 144: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "address_write".
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 145: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "address_read".
# Info: [44508]: Module work.register_80_bits(A): Compiling...
# Info: [44508]: Module work.key_Schedule(A): Compiling...
# Warning: [45784]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule.vhd", line 56: Module work.key_Schedule(A), Net(s) key[79:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 128)}: Compiling...
# Info: [44508]: Module work.key_Schedule_128(A): Compiling...
# Warning: [45784]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule_128.vhd", line 59: Module work.key_Schedule_128(A), Net(s) key[127:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44508]: Module work.sync_ram(RTL): Compiling...
# Info: [44523]: Root Module work.present(A): Compiling...
# Info: [45307]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 17: The driving logic for the net cypher_Text[63:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45193]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 14: Net CNT_text_Out is unused after optimization
# Info: [45193]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 14: Net CNT_write is unused after optimization
# Info: [45205]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 68: Module work.fsm_Present_MEM(A), Net(s) next_round_Counter_s[4:0]: Latch inferred.
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 3, Inferred (Modgen/Selcounter/AddSub) : 2 (0 / 2 / 0), AcrossDH (Merged/Not-Merged) : (0 / 2), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 1 ===
# Info: [44856]: Total lines of RTL compiled: 1786.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/add_Round_Key.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/memory.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/present_library.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/p_Layer_Inv.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/p_Layer.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule_128.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/register_80_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/register_WIDTH_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_Inv_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_Inv_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/present.vhd" ...
# Warning: [15258]: Multiple tops found: fsm_Present
# Info:      present
# Info: [656]: Top module of the design is set to: present.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.present(A): Pre-processing...
# Info: [44506]: Module work.block_Cypher(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Pre-processing...
# Info: [44506]: Module work.s_Box_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_Inv_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_Inv_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.add_Round_Key(A): Pre-processing...
# Info: [44506]: Module work.p_Layer(A): Pre-processing...
# Info: [44506]: Module work.p_Layer_Inv(A): Pre-processing...
# Info: [44506]: Module work.fsm_Present_MEM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 25: Enumerated type STATE with 7 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[6-0]
# Info: [40000]: RESET_S                            	                       0000001
# Info: [40000]: LOAD_KEY                           	                       0000010
# Info: [40000]: GENERATE_KEY                       	                       0000100
# Info: [40000]: WAIT_MEM                           	                       0001000
# Info: [40000]: LOAD_TEXT                          	                       0010000
# Info: [40000]: LOOP_TEXT                          	                       0100000
# Info: [40000]: TEXT_OUT                           	                       1000000
# Info: [45144]: Extracted FSM in module work.fsm_Present_MEM(A), with state variable = current_state[6:0], async set/reset state(s) = 0000001 , number of states = 7.
# Info: [45144]: Re-encoding 7 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	       State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	          RESET_S	                            0000001	                       0000001
# Info: [40000]: FSM:	    1	         LOAD_KEY	                            0000010	                       0000010
# Info: [40000]: FSM:	    2	     GENERATE_KEY	                            0000100	                       0000100
# Info: [40000]: FSM:	    3	         WAIT_MEM	                            0001000	                       0001000
# Info: [40000]: FSM:	    4	        LOAD_TEXT	                            0010000	                       0010000
# Info: [40000]: FSM:	    5	        LOOP_TEXT	                            0100000	                       0100000
# Info: [40000]: FSM:	    6	         TEXT_OUT	                            1000000	                       1000000
# Info: [44506]: Module work.key_Schedule(A): Pre-processing...
# Info: [44506]: Module work.register_80_bits(A): Pre-processing...
# Info: [44506]: Module work.key_Schedule_128(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 128)}: Pre-processing...
# Info: [44506]: Module work.sync_ram(RTL): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': sync_ram.ram depth = 32, width = 64'.
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Compiling...
# Info: [44508]: Module work.s_Box_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_Inv_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_Inv_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.add_Round_Key(A): Compiling...
# Info: [44508]: Module work.p_Layer(A): Compiling...
# Info: [44508]: Module work.p_Layer_Inv(A): Compiling...
# Info: [44508]: Module work.block_Cypher(A): Compiling...
# Info: [44508]: Module work.fsm_Present_MEM(A): Compiling...
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 28: Initial value for round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 28: Initial value for next_round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 144: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "address_write".
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 145: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "address_read".
# Info: [44508]: Module work.register_80_bits(A): Compiling...
# Info: [44508]: Module work.key_Schedule(A): Compiling...
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 128)}: Compiling...
# Info: [44508]: Module work.key_Schedule_128(A): Compiling...
# Warning: [45784]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule_128.vhd", line 59: Module work.key_Schedule_128(A), Net(s) key[127:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44508]: Module work.sync_ram(RTL): Compiling...
# Info: [44523]: Root Module work.present(A): Compiling...
# Info: [45307]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 17: The driving logic for the net cypher_Text[63:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45193]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 14: Net CNT_text_Out is unused after optimization
# Info: [45193]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 14: Net CNT_write is unused after optimization
# Info: [45205]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 68: Module work.fsm_Present_MEM(A), Net(s) next_round_Counter_s[4:0]: Latch inferred.
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 3, Inferred (Modgen/Selcounter/AddSub) : 2 (0 / 2 / 0), AcrossDH (Merged/Not-Merged) : (0 / 2), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 1 ===
# Info: [44856]: Total lines of RTL compiled: 1786.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/add_Round_Key.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/memory.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/present_library.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/p_Layer_Inv.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/p_Layer.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule_128.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/register_80_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/register_WIDTH_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_Inv_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_Inv_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/present.vhd" ...
# Warning: [15258]: Multiple tops found: fsm_Present
# Info:      present
# Info: [656]: Top module of the design is set to: present.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.present(A): Pre-processing...
# Info: [44506]: Module work.block_Cypher(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Pre-processing...
# Info: [44506]: Module work.s_Box_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_Inv_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_Inv_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.add_Round_Key(A): Pre-processing...
# Info: [44506]: Module work.p_Layer(A): Pre-processing...
# Info: [44506]: Module work.p_Layer_Inv(A): Pre-processing...
# Info: [44506]: Module work.fsm_Present_MEM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 25: Enumerated type STATE with 7 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[6-0]
# Info: [40000]: RESET_S                            	                       0000001
# Info: [40000]: LOAD_KEY                           	                       0000010
# Info: [40000]: GENERATE_KEY                       	                       0000100
# Info: [40000]: WAIT_MEM                           	                       0001000
# Info: [40000]: LOAD_TEXT                          	                       0010000
# Info: [40000]: LOOP_TEXT                          	                       0100000
# Info: [40000]: TEXT_OUT                           	                       1000000
# Info: [45144]: Extracted FSM in module work.fsm_Present_MEM(A), with state variable = current_state[6:0], async set/reset state(s) = 0000001 , number of states = 7.
# Info: [45144]: Re-encoding 7 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	       State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	          RESET_S	                            0000001	                       0000001
# Info: [40000]: FSM:	    1	         LOAD_KEY	                            0000010	                       0000010
# Info: [40000]: FSM:	    2	     GENERATE_KEY	                            0000100	                       0000100
# Info: [40000]: FSM:	    3	         WAIT_MEM	                            0001000	                       0001000
# Info: [40000]: FSM:	    4	        LOAD_TEXT	                            0010000	                       0010000
# Info: [40000]: FSM:	    5	        LOOP_TEXT	                            0100000	                       0100000
# Info: [40000]: FSM:	    6	         TEXT_OUT	                            1000000	                       1000000
# Info: [44506]: Module work.key_Schedule(A): Pre-processing...
# Info: [44506]: Module work.register_80_bits(A): Pre-processing...
# Info: [44506]: Module work.key_Schedule_128(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 128)}: Pre-processing...
# Info: [44506]: Module work.sync_ram(RTL): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': sync_ram.ram depth = 32, width = 64'.
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Compiling...
# Info: [44508]: Module work.s_Box_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_Inv_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_Inv_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.add_Round_Key(A): Compiling...
# Info: [44508]: Module work.p_Layer(A): Compiling...
# Info: [44508]: Module work.p_Layer_Inv(A): Compiling...
# Info: [44508]: Module work.block_Cypher(A): Compiling...
# Info: [44508]: Module work.fsm_Present_MEM(A): Compiling...
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 28: Initial value for round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 28: Initial value for next_round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 144: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "address_write".
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 145: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "address_read".
# Info: [44508]: Module work.register_80_bits(A): Compiling...
# Info: [44508]: Module work.key_Schedule(A): Compiling...
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 128)}: Compiling...
# Info: [44508]: Module work.key_Schedule_128(A): Compiling...
# Warning: [45784]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule_128.vhd", line 59: Module work.key_Schedule_128(A), Net(s) key[127:0]: Although this signal is not part of the sensitivity list of this block, it is being read. This may lead to simulation mismatch.
# Info: [44508]: Module work.sync_ram(RTL): Compiling...
# Info: [44523]: Root Module work.present(A): Compiling...
# Info: [45307]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 17: The driving logic for the net cypher_Text[63:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45193]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 14: Net CNT_text_Out is unused after optimization
# Info: [45193]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 14: Net CNT_write is unused after optimization
# Info: [45205]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 68: Module work.fsm_Present_MEM(A), Net(s) next_round_Counter_s[4:0]: Latch inferred.
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 3, Inferred (Modgen/Selcounter/AddSub) : 2 (0 / 2 / 0), AcrossDH (Merged/Not-Merged) : (0 / 2), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 1 ===
# Info: [44856]: Total lines of RTL compiled: 1786.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/add_Round_Key.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/memory.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/present_library.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/p_Layer_Inv.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/p_Layer.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule_128.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/register_80_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/register_WIDTH_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_Inv_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_Inv_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/present.vhd" ...
# Warning: [15258]: Multiple tops found: fsm_Present
# Info:      present
# Info: [656]: Top module of the design is set to: present.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.present(A): Pre-processing...
# Info: [44506]: Module work.block_Cypher(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Pre-processing...
# Info: [44506]: Module work.s_Box_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_Inv_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_Inv_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.add_Round_Key(A): Pre-processing...
# Info: [44506]: Module work.p_Layer(A): Pre-processing...
# Info: [44506]: Module work.p_Layer_Inv(A): Pre-processing...
# Info: [44506]: Module work.fsm_Present_MEM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 25: Enumerated type STATE with 7 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[6-0]
# Info: [40000]: RESET_S                            	                       0000001
# Info: [40000]: LOAD_KEY                           	                       0000010
# Info: [40000]: GENERATE_KEY                       	                       0000100
# Info: [40000]: WAIT_MEM                           	                       0001000
# Info: [40000]: LOAD_TEXT                          	                       0010000
# Info: [40000]: LOOP_TEXT                          	                       0100000
# Info: [40000]: TEXT_OUT                           	                       1000000
# Info: [45144]: Extracted FSM in module work.fsm_Present_MEM(A), with state variable = current_state[6:0], async set/reset state(s) = 0000001 , number of states = 7.
# Info: [45144]: Re-encoding 7 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	       State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	          RESET_S	                            0000001	                       0000001
# Info: [40000]: FSM:	    1	         LOAD_KEY	                            0000010	                       0000010
# Info: [40000]: FSM:	    2	     GENERATE_KEY	                            0000100	                       0000100
# Info: [40000]: FSM:	    3	         WAIT_MEM	                            0001000	                       0001000
# Info: [40000]: FSM:	    4	        LOAD_TEXT	                            0010000	                       0010000
# Info: [40000]: FSM:	    5	        LOOP_TEXT	                            0100000	                       0100000
# Info: [40000]: FSM:	    6	         TEXT_OUT	                            1000000	                       1000000
# Info: [44506]: Module work.key_Schedule(A): Pre-processing...
# Info: [44506]: Module work.register_80_bits(A): Pre-processing...
# Info: [44506]: Module work.key_Schedule_128(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 128)}: Pre-processing...
# Info: [44506]: Module work.sync_ram(RTL): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': sync_ram.ram depth = 32, width = 64'.
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Compiling...
# Info: [44508]: Module work.s_Box_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_Inv_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_Inv_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.add_Round_Key(A): Compiling...
# Info: [44508]: Module work.p_Layer(A): Compiling...
# Info: [44508]: Module work.p_Layer_Inv(A): Compiling...
# Info: [44508]: Module work.block_Cypher(A): Compiling...
# Info: [44508]: Module work.fsm_Present_MEM(A): Compiling...
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 28: Initial value for round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 28: Initial value for next_round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 144: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "address_write".
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 145: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "address_read".
# Info: [44508]: Module work.register_80_bits(A): Compiling...
# Info: [44508]: Module work.key_Schedule(A): Compiling...
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 128)}: Compiling...
# Info: [44508]: Module work.key_Schedule_128(A): Compiling...
# Info: [44508]: Module work.sync_ram(RTL): Compiling...
# Info: [44523]: Root Module work.present(A): Compiling...
# Info: [45307]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 17: The driving logic for the net cypher_Text[63:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45193]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 14: Net CNT_text_Out is unused after optimization
# Info: [45193]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 14: Net CNT_write is unused after optimization
# Info: [45205]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 68: Module work.fsm_Present_MEM(A), Net(s) next_round_Counter_s[4:0]: Latch inferred.
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 3, Inferred (Modgen/Selcounter/AddSub) : 2 (0 / 2 / 0), AcrossDH (Merged/Not-Merged) : (0 / 2), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 1 ===
# Info: [44856]: Total lines of RTL compiled: 1786.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: save_project
# Info: [9562]: Saved implementation PRESENT_impl_1 in project /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT.psp.
save_project
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/add_Round_Key.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/memory.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/present_library.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/p_Layer_Inv.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/p_Layer.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule_128.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/register_80_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/register_WIDTH_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_Inv_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_Inv_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/present.vhd" ...
# Warning: [15258]: Multiple tops found: fsm_Present
# Info:      present
# Info: [656]: Top module of the design is set to: present.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.present(A): Pre-processing...
# Info: [44506]: Module work.block_Cypher(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Pre-processing...
# Info: [44506]: Module work.s_Box_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_Inv_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_Inv_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.add_Round_Key(A): Pre-processing...
# Info: [44506]: Module work.p_Layer(A): Pre-processing...
# Info: [44506]: Module work.p_Layer_Inv(A): Pre-processing...
# Info: [44506]: Module work.fsm_Present_MEM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 25: Enumerated type STATE with 7 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[6-0]
# Info: [40000]: RESET_S                            	                       0000001
# Info: [40000]: LOAD_KEY                           	                       0000010
# Info: [40000]: GENERATE_KEY                       	                       0000100
# Info: [40000]: WAIT_MEM                           	                       0001000
# Info: [40000]: LOAD_TEXT                          	                       0010000
# Info: [40000]: LOOP_TEXT                          	                       0100000
# Info: [40000]: TEXT_OUT                           	                       1000000
# Info: [45144]: Extracted FSM in module work.fsm_Present_MEM(A), with state variable = current_state[6:0], async set/reset state(s) = 0000001 , number of states = 7.
# Info: [45144]: Re-encoding 7 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	       State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	          RESET_S	                            0000001	                       0000001
# Info: [40000]: FSM:	    1	         LOAD_KEY	                            0000010	                       0000010
# Info: [40000]: FSM:	    2	     GENERATE_KEY	                            0000100	                       0000100
# Info: [40000]: FSM:	    3	         WAIT_MEM	                            0001000	                       0001000
# Info: [40000]: FSM:	    4	        LOAD_TEXT	                            0010000	                       0010000
# Info: [40000]: FSM:	    5	        LOOP_TEXT	                            0100000	                       0100000
# Info: [40000]: FSM:	    6	         TEXT_OUT	                            1000000	                       1000000
# Info: [44506]: Module work.key_Schedule(A): Pre-processing...
# Info: [44506]: Module work.register_80_bits(A): Pre-processing...
# Info: [44506]: Module work.key_Schedule_128(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 128)}: Pre-processing...
# Info: [44506]: Module work.sync_ram(RTL): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': sync_ram.ram depth = 32, width = 64'.
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Compiling...
# Info: [44508]: Module work.s_Box_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_Inv_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_Inv_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.add_Round_Key(A): Compiling...
# Info: [44508]: Module work.p_Layer(A): Compiling...
# Info: [44508]: Module work.p_Layer_Inv(A): Compiling...
# Info: [44508]: Module work.block_Cypher(A): Compiling...
# Info: [44508]: Module work.fsm_Present_MEM(A): Compiling...
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 28: Initial value for round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 28: Initial value for next_round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 144: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "address_write".
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 145: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "address_read".
# Info: [44508]: Module work.register_80_bits(A): Compiling...
# Info: [44508]: Module work.key_Schedule(A): Compiling...
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 128)}: Compiling...
# Info: [44508]: Module work.key_Schedule_128(A): Compiling...
# Info: [44508]: Module work.sync_ram(RTL): Compiling...
# Info: [44523]: Root Module work.present(A): Compiling...
# Info: [45307]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 17: The driving logic for the net cypher_Text[63:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45193]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 14: Net CNT_text_Out is unused after optimization
# Info: [45193]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 14: Net CNT_write is unused after optimization
# Info: [45205]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 68: Module work.fsm_Present_MEM(A), Net(s) next_round_Counter_s[4:0]: Latch inferred.
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 3, Inferred (Modgen/Selcounter/AddSub) : 2 (0 / 2 / 0), AcrossDH (Merged/Not-Merged) : (0 / 2), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 1 ===
# Info: [44856]: Total lines of RTL compiled: 1786.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/add_Round_Key.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/memory.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/present_library.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/p_Layer_Inv.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/p_Layer.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule_128.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/register_80_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/register_WIDTH_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_Inv_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_Inv_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/present.vhd" ...
# Warning: [15258]: Multiple tops found: fsm_Present
# Info:      present
# Info: [656]: Top module of the design is set to: present.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.present(A): Pre-processing...
# Info: [44506]: Module work.block_Cypher(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Pre-processing...
# Info: [44506]: Module work.s_Box_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_Inv_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_Inv_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.add_Round_Key(A): Pre-processing...
# Info: [44506]: Module work.p_Layer(A): Pre-processing...
# Info: [44506]: Module work.p_Layer_Inv(A): Pre-processing...
# Info: [44506]: Module work.fsm_Present_MEM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 25: Enumerated type STATE with 7 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[6-0]
# Info: [40000]: RESET_S                            	                       0000001
# Info: [40000]: LOAD_KEY                           	                       0000010
# Info: [40000]: GENERATE_KEY                       	                       0000100
# Info: [40000]: WAIT_MEM                           	                       0001000
# Info: [40000]: LOAD_TEXT                          	                       0010000
# Info: [40000]: LOOP_TEXT                          	                       0100000
# Info: [40000]: TEXT_OUT                           	                       1000000
# Info: [45144]: Extracted FSM in module work.fsm_Present_MEM(A), with state variable = current_state[6:0], async set/reset state(s) = 0000001 , number of states = 7.
# Info: [45144]: Re-encoding 7 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	       State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	          RESET_S	                            0000001	                       0000001
# Info: [40000]: FSM:	    1	         LOAD_KEY	                            0000010	                       0000010
# Info: [40000]: FSM:	    2	     GENERATE_KEY	                            0000100	                       0000100
# Info: [40000]: FSM:	    3	         WAIT_MEM	                            0001000	                       0001000
# Info: [40000]: FSM:	    4	        LOAD_TEXT	                            0010000	                       0010000
# Info: [40000]: FSM:	    5	        LOOP_TEXT	                            0100000	                       0100000
# Info: [40000]: FSM:	    6	         TEXT_OUT	                            1000000	                       1000000
# Info: [44506]: Module work.key_Schedule(A): Pre-processing...
# Info: [44506]: Module work.register_80_bits(A): Pre-processing...
# Info: [44506]: Module work.key_Schedule_128(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 128)}: Pre-processing...
# Info: [44506]: Module work.sync_ram(RTL): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': sync_ram.ram depth = 32, width = 64'.
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Compiling...
# Info: [44508]: Module work.s_Box_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_Inv_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_Inv_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.add_Round_Key(A): Compiling...
# Info: [44508]: Module work.p_Layer(A): Compiling...
# Info: [44508]: Module work.p_Layer_Inv(A): Compiling...
# Info: [44508]: Module work.block_Cypher(A): Compiling...
# Info: [44508]: Module work.fsm_Present_MEM(A): Compiling...
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 28: Initial value for round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 28: Initial value for next_round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 144: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "address_write".
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 145: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "address_read".
# Info: [44508]: Module work.register_80_bits(A): Compiling...
# Info: [44508]: Module work.key_Schedule(A): Compiling...
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 128)}: Compiling...
# Info: [44508]: Module work.key_Schedule_128(A): Compiling...
# Info: [44508]: Module work.sync_ram(RTL): Compiling...
# Info: [44523]: Root Module work.present(A): Compiling...
# Info: [45307]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 17: The driving logic for the net cypher_Text[63:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45193]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 14: Net CNT_text_Out is unused after optimization
# Info: [45193]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 14: Net CNT_write is unused after optimization
# Info: [45205]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 68: Module work.fsm_Present_MEM(A), Net(s) next_round_Counter_s[4:0]: Latch inferred.
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 3, Inferred (Modgen/Selcounter/AddSub) : 2 (0 / 2 / 0), AcrossDH (Merged/Not-Merged) : (0 / 2), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 1 ===
# Info: [44856]: Total lines of RTL compiled: 1786.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [4556]: 2 Instances are flattened in hierarchical block .work.block_Cypher.A_unfolded0_unfold_1508.
# Info: [15002]: Optimizing design view:.work.block_Cypher.A_unfolded0_unfold_1508
# Info: [15002]: Optimizing design view:.work.fsm_Present_MEM.A_unfold_853
# Info: [15002]: Optimizing design view:.work.register_80_bits.A
# Info: [15002]: Optimizing design view:.work.key_Schedule.A
# Info: [15002]: Optimizing design view:.work.register_WIDTH_bits_128.A
# Info: [15002]: Optimizing design view:.work.key_Schedule_128.A
# Info: [15002]: Optimizing design view:.OPERATORS.ram_dq_64_0.IMPLEMENTATION
# Info: [15002]: Optimizing design view:.work.present.A
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1/present.edf.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1/present.vhd.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 11.7 s secs.
# Info: [11020]: Overall running time for synthesis: 12.9 s secs.
synthesize
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/add_Round_Key.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/memory.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/present_library.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/p_Layer_Inv.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/p_Layer.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule_128.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/register_80_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/register_WIDTH_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_Inv_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_Inv_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/present.vhd" ...
# Warning: [15258]: Multiple tops found: fsm_Present
# Info:      present
# Info: [656]: Top module of the design is set to: present.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.present(A): Pre-processing...
# Info: [44506]: Module work.block_Cypher(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Pre-processing...
# Info: [44506]: Module work.s_Box_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_Inv_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_Inv_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.add_Round_Key(A): Pre-processing...
# Info: [44506]: Module work.p_Layer(A): Pre-processing...
# Info: [44506]: Module work.p_Layer_Inv(A): Pre-processing...
# Info: [44506]: Module work.fsm_Present_MEM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 25: Enumerated type STATE with 7 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[6-0]
# Info: [40000]: RESET_S                            	                       0000001
# Info: [40000]: LOAD_KEY                           	                       0000010
# Info: [40000]: GENERATE_KEY                       	                       0000100
# Info: [40000]: WAIT_MEM                           	                       0001000
# Info: [40000]: LOAD_TEXT                          	                       0010000
# Info: [40000]: LOOP_TEXT                          	                       0100000
# Info: [40000]: TEXT_OUT                           	                       1000000
# Info: [45144]: Extracted FSM in module work.fsm_Present_MEM(A), with state variable = current_state[6:0], async set/reset state(s) = 0000001 , number of states = 7.
# Info: [45144]: Re-encoding 7 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	       State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	          RESET_S	                            0000001	                       0000001
# Info: [40000]: FSM:	    1	         LOAD_KEY	                            0000010	                       0000010
# Info: [40000]: FSM:	    2	     GENERATE_KEY	                            0000100	                       0000100
# Info: [40000]: FSM:	    3	         WAIT_MEM	                            0001000	                       0001000
# Info: [40000]: FSM:	    4	        LOAD_TEXT	                            0010000	                       0010000
# Info: [40000]: FSM:	    5	        LOOP_TEXT	                            0100000	                       0100000
# Info: [40000]: FSM:	    6	         TEXT_OUT	                            1000000	                       1000000
# Info: [44506]: Module work.key_Schedule(A): Pre-processing...
# Info: [44506]: Module work.register_80_bits(A): Pre-processing...
# Info: [44506]: Module work.key_Schedule_128(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 128)}: Pre-processing...
# Info: [44506]: Module work.sync_ram(RTL): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': sync_ram.ram depth = 32, width = 64'.
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Compiling...
# Info: [44508]: Module work.s_Box_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_Inv_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_Inv_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.add_Round_Key(A): Compiling...
# Info: [44508]: Module work.p_Layer(A): Compiling...
# Info: [44508]: Module work.p_Layer_Inv(A): Compiling...
# Info: [44508]: Module work.block_Cypher(A): Compiling...
# Info: [44508]: Module work.fsm_Present_MEM(A): Compiling...
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 28: Initial value for round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 28: Initial value for next_round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 144: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "address_write".
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 145: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "address_read".
# Info: [44508]: Module work.register_80_bits(A): Compiling...
# Info: [44508]: Module work.key_Schedule(A): Compiling...
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 128)}: Compiling...
# Info: [44508]: Module work.key_Schedule_128(A): Compiling...
# Info: [44508]: Module work.sync_ram(RTL): Compiling...
# Info: [44523]: Root Module work.present(A): Compiling...
# Info: [45307]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 17: The driving logic for the net cypher_Text[63:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45193]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 14: Net CNT_text_Out is unused after optimization
# Info: [45193]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 14: Net CNT_write is unused after optimization
# Info: [45205]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 68: Module work.fsm_Present_MEM(A), Net(s) next_round_Counter_s[4:0]: Latch inferred.
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 3, Inferred (Modgen/Selcounter/AddSub) : 2 (0 / 2 / 0), AcrossDH (Merged/Not-Merged) : (0 / 2), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 1 ===
# Info: [44856]: Total lines of RTL compiled: 1786.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [4556]: 2 Instances are flattened in hierarchical block .work.block_Cypher.A_unfolded0_unfold_1508.
# Info: [15002]: Optimizing design view:.work.block_Cypher.A_unfolded0_unfold_1508
# Info: [15002]: Optimizing design view:.work.fsm_Present_MEM.A_unfold_853
# Info: [15002]: Optimizing design view:.work.register_80_bits.A
# Info: [15002]: Optimizing design view:.work.key_Schedule.A
# Info: [15002]: Optimizing design view:.work.register_WIDTH_bits_128.A
# Info: [15002]: Optimizing design view:.work.key_Schedule_128.A
# Info: [15002]: Optimizing design view:.OPERATORS.ram_dq_64_0.IMPLEMENTATION
# Info: [15002]: Optimizing design view:.work.present.A
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1/present.edf.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1/present.vhd.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 11.9 s secs.
# Info: [11020]: Overall running time for synthesis: 12.9 s secs.
synthesize
# COMMAND: save_project
# Info: [9562]: Saved implementation PRESENT_impl_1 in project /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT.psp.
save_project
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/add_Round_Key.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/memory.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/present_library.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/p_Layer_Inv.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/p_Layer.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule_128.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/register_80_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/register_WIDTH_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_Inv_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_Inv_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/present.vhd" ...
# Warning: [15258]: Multiple tops found: fsm_Present
# Info:      present
# Info: [656]: Top module of the design is set to: present.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.present(A): Pre-processing...
# Info: [44506]: Module work.block_Cypher(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Pre-processing...
# Info: [44506]: Module work.s_Box_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_Inv_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_Inv_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.add_Round_Key(A): Pre-processing...
# Info: [44506]: Module work.p_Layer(A): Pre-processing...
# Info: [44506]: Module work.p_Layer_Inv(A): Pre-processing...
# Info: [44506]: Module work.fsm_Present_MEM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 25: Enumerated type STATE with 7 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[6-0]
# Info: [40000]: RESET_S                            	                       0000001
# Info: [40000]: LOAD_KEY                           	                       0000010
# Info: [40000]: GENERATE_KEY                       	                       0000100
# Info: [40000]: WAIT_MEM                           	                       0001000
# Info: [40000]: LOAD_TEXT                          	                       0010000
# Info: [40000]: LOOP_TEXT                          	                       0100000
# Info: [40000]: TEXT_OUT                           	                       1000000
# Info: [45144]: Extracted FSM in module work.fsm_Present_MEM(A), with state variable = current_state[6:0], async set/reset state(s) = 0000001 , number of states = 7.
# Info: [45144]: Re-encoding 7 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	       State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	          RESET_S	                            0000001	                       0000001
# Info: [40000]: FSM:	    1	         LOAD_KEY	                            0000010	                       0000010
# Info: [40000]: FSM:	    2	     GENERATE_KEY	                            0000100	                       0000100
# Info: [40000]: FSM:	    3	         WAIT_MEM	                            0001000	                       0001000
# Info: [40000]: FSM:	    4	        LOAD_TEXT	                            0010000	                       0010000
# Info: [40000]: FSM:	    5	        LOOP_TEXT	                            0100000	                       0100000
# Info: [40000]: FSM:	    6	         TEXT_OUT	                            1000000	                       1000000
# Info: [44506]: Module work.key_Schedule(A): Pre-processing...
# Info: [44506]: Module work.register_80_bits(A): Pre-processing...
# Info: [44506]: Module work.key_Schedule_128(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 128)}: Pre-processing...
# Info: [44506]: Module work.sync_ram(RTL): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': sync_ram.ram depth = 32, width = 64'.
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Compiling...
# Info: [44508]: Module work.s_Box_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_Inv_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_Inv_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.add_Round_Key(A): Compiling...
# Info: [44508]: Module work.p_Layer(A): Compiling...
# Info: [44508]: Module work.p_Layer_Inv(A): Compiling...
# Info: [44508]: Module work.block_Cypher(A): Compiling...
# Info: [44508]: Module work.fsm_Present_MEM(A): Compiling...
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 28: Initial value for round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 28: Initial value for next_round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 144: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "address_write".
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 145: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "address_read".
# Info: [44508]: Module work.register_80_bits(A): Compiling...
# Info: [44508]: Module work.key_Schedule(A): Compiling...
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 128)}: Compiling...
# Info: [44508]: Module work.key_Schedule_128(A): Compiling...
# Info: [44508]: Module work.sync_ram(RTL): Compiling...
# Info: [44523]: Root Module work.present(A): Compiling...
# Info: [45307]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 17: The driving logic for the net cypher_Text[63:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45193]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 14: Net CNT_text_Out is unused after optimization
# Info: [45193]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 14: Net CNT_write is unused after optimization
# Info: [45205]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 68: Module work.fsm_Present_MEM(A), Net(s) next_round_Counter_s[4:0]: Latch inferred.
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 3, Inferred (Modgen/Selcounter/AddSub) : 2 (0 / 2 / 0), AcrossDH (Merged/Not-Merged) : (0 / 2), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 1 ===
# Info: [44856]: Total lines of RTL compiled: 1786.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: enable
# Error: [580]: invalid command name "enable"
enable
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/add_Round_Key.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/memory.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/present_library.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/p_Layer_Inv.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/p_Layer.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule_128.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/register_80_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/register_WIDTH_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_Inv_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_Inv_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/present.vhd" ...
# Warning: [15258]: Multiple tops found: fsm_Present
# Info:      present
# Info: [656]: Top module of the design is set to: present.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.present(A): Pre-processing...
# Info: [44506]: Module work.block_Cypher(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Pre-processing...
# Info: [44506]: Module work.s_Box_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_Inv_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_Inv_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.add_Round_Key(A): Pre-processing...
# Info: [44506]: Module work.p_Layer(A): Pre-processing...
# Info: [44506]: Module work.p_Layer_Inv(A): Pre-processing...
# Info: [44506]: Module work.fsm_Present_MEM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 25: Enumerated type STATE with 7 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[6-0]
# Info: [40000]: RESET_S                            	                       0000001
# Info: [40000]: LOAD_KEY                           	                       0000010
# Info: [40000]: GENERATE_KEY                       	                       0000100
# Info: [40000]: WAIT_MEM                           	                       0001000
# Info: [40000]: LOAD_TEXT                          	                       0010000
# Info: [40000]: LOOP_TEXT                          	                       0100000
# Info: [40000]: TEXT_OUT                           	                       1000000
# Info: [45144]: Extracted FSM in module work.fsm_Present_MEM(A), with state variable = current_state[6:0], async set/reset state(s) = 0000001 , number of states = 7.
# Info: [45144]: Re-encoding 7 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	       State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	          RESET_S	                            0000001	                       0000001
# Info: [40000]: FSM:	    1	         LOAD_KEY	                            0000010	                       0000010
# Info: [40000]: FSM:	    2	     GENERATE_KEY	                            0000100	                       0000100
# Info: [40000]: FSM:	    3	         WAIT_MEM	                            0001000	                       0001000
# Info: [40000]: FSM:	    4	        LOAD_TEXT	                            0010000	                       0010000
# Info: [40000]: FSM:	    5	        LOOP_TEXT	                            0100000	                       0100000
# Info: [40000]: FSM:	    6	         TEXT_OUT	                            1000000	                       1000000
# Info: [44506]: Module work.key_Schedule(A): Pre-processing...
# Info: [44506]: Module work.register_80_bits(A): Pre-processing...
# Info: [44506]: Module work.key_Schedule_128(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 128)}: Pre-processing...
# Info: [44506]: Module work.sync_ram(RTL): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': sync_ram.ram depth = 32, width = 64'.
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Compiling...
# Info: [44508]: Module work.s_Box_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_Inv_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_Inv_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.add_Round_Key(A): Compiling...
# Info: [44508]: Module work.p_Layer(A): Compiling...
# Info: [44508]: Module work.p_Layer_Inv(A): Compiling...
# Info: [44508]: Module work.block_Cypher(A): Compiling...
# Info: [44508]: Module work.fsm_Present_MEM(A): Compiling...
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 28: Initial value for round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 28: Initial value for next_round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 144: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "address_write".
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 145: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "address_read".
# Info: [44508]: Module work.register_80_bits(A): Compiling...
# Info: [44508]: Module work.key_Schedule(A): Compiling...
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 128)}: Compiling...
# Info: [44508]: Module work.key_Schedule_128(A): Compiling...
# Info: [44508]: Module work.sync_ram(RTL): Compiling...
# Info: [44523]: Root Module work.present(A): Compiling...
# Info: [45307]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 17: The driving logic for the net cypher_Text[63:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45193]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 14: Net CNT_text_Out is unused after optimization
# Info: [45193]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 14: Net CNT_write is unused after optimization
# Info: [45205]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 68: Module work.fsm_Present_MEM(A), Net(s) next_round_Counter_s[4:0]: Latch inferred.
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 3, Inferred (Modgen/Selcounter/AddSub) : 2 (0 / 2 / 0), AcrossDH (Merged/Not-Merged) : (0 / 2), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 1 ===
# Info: [44856]: Total lines of RTL compiled: 1786.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: save_project
# Info: [9562]: Saved implementation PRESENT_impl_1 in project /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT.psp.
save_project
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/add_Round_Key.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/memory.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/present_library.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/p_Layer_Inv.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/p_Layer.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule_128.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/register_80_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/register_WIDTH_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_Inv_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_Inv_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/present.vhd" ...
# Warning: [15258]: Multiple tops found: fsm_Present
# Info:      present
# Info: [656]: Top module of the design is set to: present.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.present(A): Pre-processing...
# Info: [44506]: Module work.block_Cypher(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Pre-processing...
# Info: [44506]: Module work.s_Box_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_Inv_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_Inv_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.add_Round_Key(A): Pre-processing...
# Info: [44506]: Module work.p_Layer(A): Pre-processing...
# Info: [44506]: Module work.p_Layer_Inv(A): Pre-processing...
# Info: [44506]: Module work.fsm_Present_MEM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 25: Enumerated type STATE with 7 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[6-0]
# Info: [40000]: RESET_S                            	                       0000001
# Info: [40000]: LOAD_KEY                           	                       0000010
# Info: [40000]: GENERATE_KEY                       	                       0000100
# Info: [40000]: WAIT_MEM                           	                       0001000
# Info: [40000]: LOAD_TEXT                          	                       0010000
# Info: [40000]: LOOP_TEXT                          	                       0100000
# Info: [40000]: TEXT_OUT                           	                       1000000
# Info: [45144]: Extracted FSM in module work.fsm_Present_MEM(A), with state variable = current_state[6:0], async set/reset state(s) = 0000001 , number of states = 7.
# Info: [45144]: Re-encoding 7 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	       State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	          RESET_S	                            0000001	                       0000001
# Info: [40000]: FSM:	    1	         LOAD_KEY	                            0000010	                       0000010
# Info: [40000]: FSM:	    2	     GENERATE_KEY	                            0000100	                       0000100
# Info: [40000]: FSM:	    3	         WAIT_MEM	                            0001000	                       0001000
# Info: [40000]: FSM:	    4	        LOAD_TEXT	                            0010000	                       0010000
# Info: [40000]: FSM:	    5	        LOOP_TEXT	                            0100000	                       0100000
# Info: [40000]: FSM:	    6	         TEXT_OUT	                            1000000	                       1000000
# Info: [44506]: Module work.key_Schedule(A): Pre-processing...
# Info: [44506]: Module work.register_80_bits(A): Pre-processing...
# Info: [44506]: Module work.key_Schedule_128(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 128)}: Pre-processing...
# Info: [44506]: Module work.sync_ram(RTL): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': sync_ram.ram depth = 32, width = 64'.
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Compiling...
# Info: [44508]: Module work.s_Box_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_Inv_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_Inv_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.add_Round_Key(A): Compiling...
# Info: [44508]: Module work.p_Layer(A): Compiling...
# Info: [44508]: Module work.p_Layer_Inv(A): Compiling...
# Info: [44508]: Module work.block_Cypher(A): Compiling...
# Info: [44508]: Module work.fsm_Present_MEM(A): Compiling...
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 28: Initial value for round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 28: Initial value for next_round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 144: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "address_write".
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 145: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "address_read".
# Info: [44508]: Module work.register_80_bits(A): Compiling...
# Info: [44508]: Module work.key_Schedule(A): Compiling...
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 128)}: Compiling...
# Info: [44508]: Module work.key_Schedule_128(A): Compiling...
# Info: [44508]: Module work.sync_ram(RTL): Compiling...
# Info: [44523]: Root Module work.present(A): Compiling...
# Info: [45307]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 17: The driving logic for the net cypher_Text[63:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45193]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 14: Net CNT_text_Out is unused after optimization
# Info: [45193]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 14: Net CNT_write is unused after optimization
# Info: [45205]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 68: Module work.fsm_Present_MEM(A), Net(s) next_round_Counter_s[4:0]: Latch inferred.
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 3, Inferred (Modgen/Selcounter/AddSub) : 2 (0 / 2 / 0), AcrossDH (Merged/Not-Merged) : (0 / 2), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 1 ===
# Info: [44856]: Total lines of RTL compiled: 1786.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 2.0 secs.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: execute -cmd /softslin/precision2014a_64b/Mgc_home/bin/preciseip -dir /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga
execute -cmd /softslin/precision2014a_64b/Mgc_home/bin/preciseip -dir /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga
# COMMAND: setup_design -manufacturer Xilinx -family SPARTAN3 -part 3s400fg456 -speed -5
# Info: [15297]: Setting up the design to use synthesis library "xis3.syn"
# Info: [15323]: Setting Part to: "3s400fg456".
# Info: [15324]: Setting Process to: "5".
setup_design -manufacturer Xilinx -family SPARTAN3 -part 3s400fg456 -speed -5
# COMMAND: compile
# Info: [631]: Loading library initialization file /softslin/precision2014a_64b/Mgc_home/pkgs/psr/userware/xilinx_rename.tcl
# Info: XILINX
# Info: [40000]: vhdlorder, Release 2014a.1
# Info: [40000]: Files sorted successfully.
# Info: [40000]: hdl-analyze, Release RTLC-Precision 2014a.1
# Info: [42502]: Analyzing input file "/softl2/XILINX/ise_edk_147i/14.7/ISE_DS/ISE/vhdl/src/unisims/unisim_VCOMP.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/add_Round_Key.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/memory.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/present_library.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/p_Layer_Inv.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/p_Layer.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule_128.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/key_Schedule.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/register_80_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/register_WIDTH_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_Inv_4_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/s_Box_Inv_4x16_Bits.vhd" ...
# Info: [42502]: Analyzing input file "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/present.vhd" ...
# Warning: [15258]: Multiple tops found: fsm_Present
# Info:      present
# Info: [656]: Top module of the design is set to: present.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [40000]: RTLC-Driver, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 20:01:23
# Info: [44512]: Initializing...
# Info: [44504]: Partitioning design ....
# Info: [40000]: RTLCompiler, Release RTLC-Precision 2014a.1
# Info: [40000]: Last compiled on Feb 21 2014 08:49:08
# Info: [44512]: Initializing...
# Info: [44522]: Root Module work.present(A): Pre-processing...
# Info: [44506]: Module work.block_Cypher(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Pre-processing...
# Info: [44506]: Module work.s_Box_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_Inv_4x16_Bits(A): Pre-processing...
# Info: [44506]: Module work.s_Box_Inv_4_Bits(A): Pre-processing...
# Info: [44506]: Module work.add_Round_Key(A): Pre-processing...
# Info: [44506]: Module work.p_Layer(A): Pre-processing...
# Info: [44506]: Module work.p_Layer_Inv(A): Pre-processing...
# Info: [44506]: Module work.fsm_Present_MEM(A): Pre-processing...
# Info: [45143]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 25: Enumerated type STATE with 7 elements encoded as onehot.
# Info: [45144]: Encodings for STATE values.
# Info: [40000]: value                              	                         STATE[6-0]
# Info: [40000]: RESET_S                            	                       0000001
# Info: [40000]: LOAD_KEY                           	                       0000010
# Info: [40000]: GENERATE_KEY                       	                       0000100
# Info: [40000]: WAIT_MEM                           	                       0001000
# Info: [40000]: LOAD_TEXT                          	                       0010000
# Info: [40000]: LOOP_TEXT                          	                       0100000
# Info: [40000]: TEXT_OUT                           	                       1000000
# Info: [45144]: Extracted FSM in module work.fsm_Present_MEM(A), with state variable = current_state[6:0], async set/reset state(s) = 0000001 , number of states = 7.
# Info: [45144]: Re-encoding 7 state FSM as "onehot".
# Info: [45144]: FSM: State encoding table.
# Info: [40000]: FSM:	Index	       State Name	                            Literal	                      Encoding
# Info: [40000]: FSM:	    0	          RESET_S	                            0000001	                       0000001
# Info: [40000]: FSM:	    1	         LOAD_KEY	                            0000010	                       0000010
# Info: [40000]: FSM:	    2	     GENERATE_KEY	                            0000100	                       0000100
# Info: [40000]: FSM:	    3	         WAIT_MEM	                            0001000	                       0001000
# Info: [40000]: FSM:	    4	        LOAD_TEXT	                            0010000	                       0010000
# Info: [40000]: FSM:	    5	        LOOP_TEXT	                            0100000	                       0100000
# Info: [40000]: FSM:	    6	         TEXT_OUT	                            1000000	                       1000000
# Info: [44506]: Module work.key_Schedule(A): Pre-processing...
# Info: [44506]: Module work.register_80_bits(A): Pre-processing...
# Info: [44506]: Module work.key_Schedule_128(A): Pre-processing...
# Info: [44506]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 128)}: Pre-processing...
# Info: [44506]: Module work.sync_ram(RTL): Pre-processing...
# Info: [45251]: Built-in hardware memory core inferred for variable ': sync_ram.ram depth = 32, width = 64'.
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 64)}: Compiling...
# Info: [44508]: Module work.s_Box_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_Inv_4_Bits(A): Compiling...
# Info: [44508]: Module work.s_Box_Inv_4x16_Bits(A): Compiling...
# Info: [44508]: Module work.add_Round_Key(A): Compiling...
# Info: [44508]: Module work.p_Layer(A): Compiling...
# Info: [44508]: Module work.p_Layer_Inv(A): Compiling...
# Info: [44508]: Module work.block_Cypher(A): Compiling...
# Info: [44508]: Module work.fsm_Present_MEM(A): Compiling...
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 28: Initial value for round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Warning: [45702]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 28: Initial value for next_round_Counter_s[4:0] is ignored for synthesis. To allow initial value for synthesis, please set the attribute "allow_init_val" in HDL or enable the global support for initial value synthesis through "compile_initial_values" switch.
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 144: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "address_write".
# Info: [44838]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 145: Macro Selcounter "selcounter_5_5_5_0_1_flatten" inferred for node "address_read".
# Info: [44508]: Module work.register_80_bits(A): Compiling...
# Info: [44508]: Module work.key_Schedule(A): Compiling...
# Info: [44508]: Module work.register_WIDTH_bits(A){generic map (WIDTH => 128)}: Compiling...
# Info: [44508]: Module work.key_Schedule_128(A): Compiling...
# Info: [44508]: Module work.sync_ram(RTL): Compiling...
# Info: [44523]: Root Module work.present(A): Compiling...
# Info: [45307]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 17: The driving logic for the net cypher_Text[63:0] has been moved across hierarchy due to cross-hierarchy optimization
# Info: [45193]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 14: Net CNT_text_Out is unused after optimization
# Info: [45193]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/block_Cypher.vhd", line 14: Net CNT_write is unused after optimization
# Info: [45205]: "/tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/../../vhd/fsm_present_MEM.vhd", line 68: Module work.fsm_Present_MEM(A), Net(s) next_round_Counter_s[4:0]: Latch inferred.
# Info: [44842]: Compilation successfully completed.
# Info: [44841]: Counter Inferencing === Detected : 3, Inferred (Modgen/Selcounter/AddSub) : 2 (0 / 2 / 0), AcrossDH (Merged/Not-Merged) : (0 / 2), Not-Inferred (Acrossdh/Attempted) : (0 / 0), Local Vars : 1 ===
# Info: [44856]: Total lines of RTL compiled: 1786.
# Info: [44835]: Total CPU time for compilation: 0.0 secs.
# Info: [44513]: Overall running time for compilation: 1.0 secs.
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [15329]: Doing rtl optimizations.
# Info: [657]: Finished compiling design.
compile
# COMMAND: synthesize
# Info: [654]: Current working directory: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1.
# Info: [4556]: 2 Instances are flattened in hierarchical block .work.block_Cypher.A_unfolded0_unfold_1508.
# Info: [15002]: Optimizing design view:.work.block_Cypher.A_unfolded0_unfold_1508
# Info: [15002]: Optimizing design view:.work.fsm_Present_MEM.A_unfold_853
# Info: [15002]: Optimizing design view:.work.register_80_bits.A
# Info: [15002]: Optimizing design view:.work.key_Schedule.A
# Info: [15002]: Optimizing design view:.work.register_WIDTH_bits_128.A
# Info: [15002]: Optimizing design view:.work.key_Schedule_128.A
# Info: [15002]: Optimizing design view:.OPERATORS.ram_dq_64_0.IMPLEMENTATION
# Info: [15002]: Optimizing design view:.work.present.A
# Info: [8045]: Added global buffer BUFGP for Port port:clk
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1/present.edf.
# Info: [3027]: Writing file: /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT_impl_1/present.vhd.
# Info: [657]: Finished synthesizing design.
# Info: [11019]: Total CPU time for synthesis: 11.9 s secs.
# Info: [11020]: Overall running time for synthesis: 12.9 s secs.
# Info: [708]: preciseip: Executing on platform: CentOS release 5.3 (Final)  -- 3.2.0-4-amd64 -- x86_64 
# Info: [708]: child process exited abnormally
synthesize
# COMMAND: save_project
# Info: [9562]: Saved implementation PRESENT_impl_1 in project /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT.psp.
save_project
# COMMAND: save_project
# Info: [9562]: Saved implementation PRESENT_impl_1 in project /tp/xph2sei/xph2sei401/ProjetNumeriquePhelma/synth/fpga/PRESENT.psp.
save_project
# COMMAND: exit -force
