# do Superscalar_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying /home/pranjal/intelFPGA_lite/20.1/modelsim_ase/linuxaloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vcom -93 -work work {/home/pranjal/CS232/Superscalar/Regfile.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:23:50 on Dec 07,2022
# vcom -reportprogress 300 -93 -work work /home/pranjal/CS232/Superscalar/Regfile.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity regFile
# -- Compiling architecture arcRF of regFile
# End time: 17:23:51 on Dec 07,2022, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/pranjal/CS232/Superscalar/Reg.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:23:51 on Dec 07,2022
# vcom -reportprogress 300 -93 -work work /home/pranjal/CS232/Superscalar/Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity reg
# -- Compiling architecture arc_reg of reg
# End time: 17:23:51 on Dec 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/pranjal/CS232/Superscalar/Decode.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:23:51 on Dec 07,2022
# vcom -reportprogress 300 -93 -work work /home/pranjal/CS232/Superscalar/Decode.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Decode
# -- Compiling architecture id_arch of Decode
# End time: 17:23:51 on Dec 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/pranjal/CS232/Superscalar/Superscalar.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:23:51 on Dec 07,2022
# vcom -reportprogress 300 -93 -work work /home/pranjal/CS232/Superscalar/Superscalar.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Superscalar
# -- Compiling architecture Superscalar_arch of Superscalar
# End time: 17:23:51 on Dec 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/pranjal/CS232/Superscalar/Memory.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:23:51 on Dec 07,2022
# vcom -reportprogress 300 -93 -work work /home/pranjal/CS232/Superscalar/Memory.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package MATH_REAL
# -- Loading package NUMERIC_STD
# -- Compiling entity memory
# -- Compiling architecture mem of memory
# End time: 17:23:51 on Dec 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {/home/pranjal/CS232/Superscalar/Fetch.vhd}
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 17:23:51 on Dec 07,2022
# vcom -reportprogress 300 -93 -work work /home/pranjal/CS232/Superscalar/Fetch.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity Fetch
# -- Compiling architecture load of Fetch
# End time: 17:23:51 on Dec 07,2022, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# 
# stdin: <EOF>
