{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1564759757841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 32-bit " "Running Quartus II 32-bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1564759757843 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Aug  2 23:29:17 2019 " "Processing started: Fri Aug  2 23:29:17 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1564759757843 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1564759757843 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Boolean -c Boolean " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Boolean -c Boolean" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1564759757844 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Boolean_6_1200mv_85c_slow.vho /home/timmy/Git/Learn-VHDL/CH4/CH4-1/simulation/modelsim/ simulation " "Generated file Boolean_6_1200mv_85c_slow.vho in folder \"/home/timmy/Git/Learn-VHDL/CH4/CH4-1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1564759758440 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Boolean_6_1200mv_0c_slow.vho /home/timmy/Git/Learn-VHDL/CH4/CH4-1/simulation/modelsim/ simulation " "Generated file Boolean_6_1200mv_0c_slow.vho in folder \"/home/timmy/Git/Learn-VHDL/CH4/CH4-1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1564759758480 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Boolean_min_1200mv_0c_fast.vho /home/timmy/Git/Learn-VHDL/CH4/CH4-1/simulation/modelsim/ simulation " "Generated file Boolean_min_1200mv_0c_fast.vho in folder \"/home/timmy/Git/Learn-VHDL/CH4/CH4-1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1564759758509 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Boolean.vho /home/timmy/Git/Learn-VHDL/CH4/CH4-1/simulation/modelsim/ simulation " "Generated file Boolean.vho in folder \"/home/timmy/Git/Learn-VHDL/CH4/CH4-1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1564759758538 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Boolean_6_1200mv_85c_vhd_slow.sdo /home/timmy/Git/Learn-VHDL/CH4/CH4-1/simulation/modelsim/ simulation " "Generated file Boolean_6_1200mv_85c_vhd_slow.sdo in folder \"/home/timmy/Git/Learn-VHDL/CH4/CH4-1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1564759758577 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Boolean_6_1200mv_0c_vhd_slow.sdo /home/timmy/Git/Learn-VHDL/CH4/CH4-1/simulation/modelsim/ simulation " "Generated file Boolean_6_1200mv_0c_vhd_slow.sdo in folder \"/home/timmy/Git/Learn-VHDL/CH4/CH4-1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1564759758606 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Boolean_min_1200mv_0c_vhd_fast.sdo /home/timmy/Git/Learn-VHDL/CH4/CH4-1/simulation/modelsim/ simulation " "Generated file Boolean_min_1200mv_0c_vhd_fast.sdo in folder \"/home/timmy/Git/Learn-VHDL/CH4/CH4-1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1564759758634 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "Boolean_vhd.sdo /home/timmy/Git/Learn-VHDL/CH4/CH4-1/simulation/modelsim/ simulation " "Generated file Boolean_vhd.sdo in folder \"/home/timmy/Git/Learn-VHDL/CH4/CH4-1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1564759758665 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 32-bit " "Quartus II 32-bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "348 " "Peak virtual memory: 348 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1564759758727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Aug  2 23:29:18 2019 " "Processing ended: Fri Aug  2 23:29:18 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1564759758727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1564759758727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1564759758727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1564759758727 ""}
