
iCAP_testproject_CM7.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000298  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00009ab4  08000298  08000298  00001298  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000040  08009d4c  08009d4c  0000ad4c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08009d8c  08009d8c  0000b010  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08009d8c  08009d8c  0000ad8c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08009d94  08009d94  0000b010  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08009d94  08009d94  0000ad94  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08009d98  08009d98  0000ad98  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000010  24000000  08009d9c  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00007fa0  24000010  08009dac  0000b010  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  24007fb0  08009dac  0000bfb0  2**0
                  ALLOC
 11 .ARM.attributes 0000002e  00000000  00000000  0000b010  2**0
                  CONTENTS, READONLY
 12 .debug_info   00012fa1  00000000  00000000  0000b03e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 0000255d  00000000  00000000  0001dfdf  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000c88  00000000  00000000  00020540  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000009b6  00000000  00000000  000211c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00039968  00000000  00000000  00021b7e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00012839  00000000  00000000  0005b4e6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0017bbeb  00000000  00000000  0006dd1f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001e990a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003360  00000000  00000000  001e9950  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000057  00000000  00000000  001eccb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000298 <__do_global_dtors_aux>:
 8000298:	b510      	push	{r4, lr}
 800029a:	4c05      	ldr	r4, [pc, #20]	@ (80002b0 <__do_global_dtors_aux+0x18>)
 800029c:	7823      	ldrb	r3, [r4, #0]
 800029e:	b933      	cbnz	r3, 80002ae <__do_global_dtors_aux+0x16>
 80002a0:	4b04      	ldr	r3, [pc, #16]	@ (80002b4 <__do_global_dtors_aux+0x1c>)
 80002a2:	b113      	cbz	r3, 80002aa <__do_global_dtors_aux+0x12>
 80002a4:	4804      	ldr	r0, [pc, #16]	@ (80002b8 <__do_global_dtors_aux+0x20>)
 80002a6:	f3af 8000 	nop.w
 80002aa:	2301      	movs	r3, #1
 80002ac:	7023      	strb	r3, [r4, #0]
 80002ae:	bd10      	pop	{r4, pc}
 80002b0:	24000010 	.word	0x24000010
 80002b4:	00000000 	.word	0x00000000
 80002b8:	08009d34 	.word	0x08009d34

080002bc <frame_dummy>:
 80002bc:	b508      	push	{r3, lr}
 80002be:	4b03      	ldr	r3, [pc, #12]	@ (80002cc <frame_dummy+0x10>)
 80002c0:	b11b      	cbz	r3, 80002ca <frame_dummy+0xe>
 80002c2:	4903      	ldr	r1, [pc, #12]	@ (80002d0 <frame_dummy+0x14>)
 80002c4:	4803      	ldr	r0, [pc, #12]	@ (80002d4 <frame_dummy+0x18>)
 80002c6:	f3af 8000 	nop.w
 80002ca:	bd08      	pop	{r3, pc}
 80002cc:	00000000 	.word	0x00000000
 80002d0:	24000014 	.word	0x24000014
 80002d4:	08009d34 	.word	0x08009d34

080002d8 <__aeabi_uldivmod>:
 80002d8:	b953      	cbnz	r3, 80002f0 <__aeabi_uldivmod+0x18>
 80002da:	b94a      	cbnz	r2, 80002f0 <__aeabi_uldivmod+0x18>
 80002dc:	2900      	cmp	r1, #0
 80002de:	bf08      	it	eq
 80002e0:	2800      	cmpeq	r0, #0
 80002e2:	bf1c      	itt	ne
 80002e4:	f04f 31ff 	movne.w	r1, #4294967295
 80002e8:	f04f 30ff 	movne.w	r0, #4294967295
 80002ec:	f000 b988 	b.w	8000600 <__aeabi_idiv0>
 80002f0:	f1ad 0c08 	sub.w	ip, sp, #8
 80002f4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002f8:	f000 f806 	bl	8000308 <__udivmoddi4>
 80002fc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000300:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000304:	b004      	add	sp, #16
 8000306:	4770      	bx	lr

08000308 <__udivmoddi4>:
 8000308:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800030c:	9d08      	ldr	r5, [sp, #32]
 800030e:	468e      	mov	lr, r1
 8000310:	4604      	mov	r4, r0
 8000312:	4688      	mov	r8, r1
 8000314:	2b00      	cmp	r3, #0
 8000316:	d14a      	bne.n	80003ae <__udivmoddi4+0xa6>
 8000318:	428a      	cmp	r2, r1
 800031a:	4617      	mov	r7, r2
 800031c:	d962      	bls.n	80003e4 <__udivmoddi4+0xdc>
 800031e:	fab2 f682 	clz	r6, r2
 8000322:	b14e      	cbz	r6, 8000338 <__udivmoddi4+0x30>
 8000324:	f1c6 0320 	rsb	r3, r6, #32
 8000328:	fa01 f806 	lsl.w	r8, r1, r6
 800032c:	fa20 f303 	lsr.w	r3, r0, r3
 8000330:	40b7      	lsls	r7, r6
 8000332:	ea43 0808 	orr.w	r8, r3, r8
 8000336:	40b4      	lsls	r4, r6
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	fa1f fc87 	uxth.w	ip, r7
 8000340:	fbb8 f1fe 	udiv	r1, r8, lr
 8000344:	0c23      	lsrs	r3, r4, #16
 8000346:	fb0e 8811 	mls	r8, lr, r1, r8
 800034a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800034e:	fb01 f20c 	mul.w	r2, r1, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d909      	bls.n	800036a <__udivmoddi4+0x62>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f101 30ff 	add.w	r0, r1, #4294967295
 800035c:	f080 80ea 	bcs.w	8000534 <__udivmoddi4+0x22c>
 8000360:	429a      	cmp	r2, r3
 8000362:	f240 80e7 	bls.w	8000534 <__udivmoddi4+0x22c>
 8000366:	3902      	subs	r1, #2
 8000368:	443b      	add	r3, r7
 800036a:	1a9a      	subs	r2, r3, r2
 800036c:	b2a3      	uxth	r3, r4
 800036e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000372:	fb0e 2210 	mls	r2, lr, r0, r2
 8000376:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800037a:	fb00 fc0c 	mul.w	ip, r0, ip
 800037e:	459c      	cmp	ip, r3
 8000380:	d909      	bls.n	8000396 <__udivmoddi4+0x8e>
 8000382:	18fb      	adds	r3, r7, r3
 8000384:	f100 32ff 	add.w	r2, r0, #4294967295
 8000388:	f080 80d6 	bcs.w	8000538 <__udivmoddi4+0x230>
 800038c:	459c      	cmp	ip, r3
 800038e:	f240 80d3 	bls.w	8000538 <__udivmoddi4+0x230>
 8000392:	443b      	add	r3, r7
 8000394:	3802      	subs	r0, #2
 8000396:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 800039a:	eba3 030c 	sub.w	r3, r3, ip
 800039e:	2100      	movs	r1, #0
 80003a0:	b11d      	cbz	r5, 80003aa <__udivmoddi4+0xa2>
 80003a2:	40f3      	lsrs	r3, r6
 80003a4:	2200      	movs	r2, #0
 80003a6:	e9c5 3200 	strd	r3, r2, [r5]
 80003aa:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003ae:	428b      	cmp	r3, r1
 80003b0:	d905      	bls.n	80003be <__udivmoddi4+0xb6>
 80003b2:	b10d      	cbz	r5, 80003b8 <__udivmoddi4+0xb0>
 80003b4:	e9c5 0100 	strd	r0, r1, [r5]
 80003b8:	2100      	movs	r1, #0
 80003ba:	4608      	mov	r0, r1
 80003bc:	e7f5      	b.n	80003aa <__udivmoddi4+0xa2>
 80003be:	fab3 f183 	clz	r1, r3
 80003c2:	2900      	cmp	r1, #0
 80003c4:	d146      	bne.n	8000454 <__udivmoddi4+0x14c>
 80003c6:	4573      	cmp	r3, lr
 80003c8:	d302      	bcc.n	80003d0 <__udivmoddi4+0xc8>
 80003ca:	4282      	cmp	r2, r0
 80003cc:	f200 8105 	bhi.w	80005da <__udivmoddi4+0x2d2>
 80003d0:	1a84      	subs	r4, r0, r2
 80003d2:	eb6e 0203 	sbc.w	r2, lr, r3
 80003d6:	2001      	movs	r0, #1
 80003d8:	4690      	mov	r8, r2
 80003da:	2d00      	cmp	r5, #0
 80003dc:	d0e5      	beq.n	80003aa <__udivmoddi4+0xa2>
 80003de:	e9c5 4800 	strd	r4, r8, [r5]
 80003e2:	e7e2      	b.n	80003aa <__udivmoddi4+0xa2>
 80003e4:	2a00      	cmp	r2, #0
 80003e6:	f000 8090 	beq.w	800050a <__udivmoddi4+0x202>
 80003ea:	fab2 f682 	clz	r6, r2
 80003ee:	2e00      	cmp	r6, #0
 80003f0:	f040 80a4 	bne.w	800053c <__udivmoddi4+0x234>
 80003f4:	1a8a      	subs	r2, r1, r2
 80003f6:	0c03      	lsrs	r3, r0, #16
 80003f8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fc:	b280      	uxth	r0, r0
 80003fe:	b2bc      	uxth	r4, r7
 8000400:	2101      	movs	r1, #1
 8000402:	fbb2 fcfe 	udiv	ip, r2, lr
 8000406:	fb0e 221c 	mls	r2, lr, ip, r2
 800040a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800040e:	fb04 f20c 	mul.w	r2, r4, ip
 8000412:	429a      	cmp	r2, r3
 8000414:	d907      	bls.n	8000426 <__udivmoddi4+0x11e>
 8000416:	18fb      	adds	r3, r7, r3
 8000418:	f10c 38ff 	add.w	r8, ip, #4294967295
 800041c:	d202      	bcs.n	8000424 <__udivmoddi4+0x11c>
 800041e:	429a      	cmp	r2, r3
 8000420:	f200 80e0 	bhi.w	80005e4 <__udivmoddi4+0x2dc>
 8000424:	46c4      	mov	ip, r8
 8000426:	1a9b      	subs	r3, r3, r2
 8000428:	fbb3 f2fe 	udiv	r2, r3, lr
 800042c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000430:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000434:	fb02 f404 	mul.w	r4, r2, r4
 8000438:	429c      	cmp	r4, r3
 800043a:	d907      	bls.n	800044c <__udivmoddi4+0x144>
 800043c:	18fb      	adds	r3, r7, r3
 800043e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000442:	d202      	bcs.n	800044a <__udivmoddi4+0x142>
 8000444:	429c      	cmp	r4, r3
 8000446:	f200 80ca 	bhi.w	80005de <__udivmoddi4+0x2d6>
 800044a:	4602      	mov	r2, r0
 800044c:	1b1b      	subs	r3, r3, r4
 800044e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000452:	e7a5      	b.n	80003a0 <__udivmoddi4+0x98>
 8000454:	f1c1 0620 	rsb	r6, r1, #32
 8000458:	408b      	lsls	r3, r1
 800045a:	fa22 f706 	lsr.w	r7, r2, r6
 800045e:	431f      	orrs	r7, r3
 8000460:	fa0e f401 	lsl.w	r4, lr, r1
 8000464:	fa20 f306 	lsr.w	r3, r0, r6
 8000468:	fa2e fe06 	lsr.w	lr, lr, r6
 800046c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000470:	4323      	orrs	r3, r4
 8000472:	fa00 f801 	lsl.w	r8, r0, r1
 8000476:	fa1f fc87 	uxth.w	ip, r7
 800047a:	fbbe f0f9 	udiv	r0, lr, r9
 800047e:	0c1c      	lsrs	r4, r3, #16
 8000480:	fb09 ee10 	mls	lr, r9, r0, lr
 8000484:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000488:	fb00 fe0c 	mul.w	lr, r0, ip
 800048c:	45a6      	cmp	lr, r4
 800048e:	fa02 f201 	lsl.w	r2, r2, r1
 8000492:	d909      	bls.n	80004a8 <__udivmoddi4+0x1a0>
 8000494:	193c      	adds	r4, r7, r4
 8000496:	f100 3aff 	add.w	sl, r0, #4294967295
 800049a:	f080 809c 	bcs.w	80005d6 <__udivmoddi4+0x2ce>
 800049e:	45a6      	cmp	lr, r4
 80004a0:	f240 8099 	bls.w	80005d6 <__udivmoddi4+0x2ce>
 80004a4:	3802      	subs	r0, #2
 80004a6:	443c      	add	r4, r7
 80004a8:	eba4 040e 	sub.w	r4, r4, lr
 80004ac:	fa1f fe83 	uxth.w	lr, r3
 80004b0:	fbb4 f3f9 	udiv	r3, r4, r9
 80004b4:	fb09 4413 	mls	r4, r9, r3, r4
 80004b8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80004bc:	fb03 fc0c 	mul.w	ip, r3, ip
 80004c0:	45a4      	cmp	ip, r4
 80004c2:	d908      	bls.n	80004d6 <__udivmoddi4+0x1ce>
 80004c4:	193c      	adds	r4, r7, r4
 80004c6:	f103 3eff 	add.w	lr, r3, #4294967295
 80004ca:	f080 8082 	bcs.w	80005d2 <__udivmoddi4+0x2ca>
 80004ce:	45a4      	cmp	ip, r4
 80004d0:	d97f      	bls.n	80005d2 <__udivmoddi4+0x2ca>
 80004d2:	3b02      	subs	r3, #2
 80004d4:	443c      	add	r4, r7
 80004d6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 80004da:	eba4 040c 	sub.w	r4, r4, ip
 80004de:	fba0 ec02 	umull	lr, ip, r0, r2
 80004e2:	4564      	cmp	r4, ip
 80004e4:	4673      	mov	r3, lr
 80004e6:	46e1      	mov	r9, ip
 80004e8:	d362      	bcc.n	80005b0 <__udivmoddi4+0x2a8>
 80004ea:	d05f      	beq.n	80005ac <__udivmoddi4+0x2a4>
 80004ec:	b15d      	cbz	r5, 8000506 <__udivmoddi4+0x1fe>
 80004ee:	ebb8 0203 	subs.w	r2, r8, r3
 80004f2:	eb64 0409 	sbc.w	r4, r4, r9
 80004f6:	fa04 f606 	lsl.w	r6, r4, r6
 80004fa:	fa22 f301 	lsr.w	r3, r2, r1
 80004fe:	431e      	orrs	r6, r3
 8000500:	40cc      	lsrs	r4, r1
 8000502:	e9c5 6400 	strd	r6, r4, [r5]
 8000506:	2100      	movs	r1, #0
 8000508:	e74f      	b.n	80003aa <__udivmoddi4+0xa2>
 800050a:	fbb1 fcf2 	udiv	ip, r1, r2
 800050e:	0c01      	lsrs	r1, r0, #16
 8000510:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000514:	b280      	uxth	r0, r0
 8000516:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800051a:	463b      	mov	r3, r7
 800051c:	4638      	mov	r0, r7
 800051e:	463c      	mov	r4, r7
 8000520:	46b8      	mov	r8, r7
 8000522:	46be      	mov	lr, r7
 8000524:	2620      	movs	r6, #32
 8000526:	fbb1 f1f7 	udiv	r1, r1, r7
 800052a:	eba2 0208 	sub.w	r2, r2, r8
 800052e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000532:	e766      	b.n	8000402 <__udivmoddi4+0xfa>
 8000534:	4601      	mov	r1, r0
 8000536:	e718      	b.n	800036a <__udivmoddi4+0x62>
 8000538:	4610      	mov	r0, r2
 800053a:	e72c      	b.n	8000396 <__udivmoddi4+0x8e>
 800053c:	f1c6 0220 	rsb	r2, r6, #32
 8000540:	fa2e f302 	lsr.w	r3, lr, r2
 8000544:	40b7      	lsls	r7, r6
 8000546:	40b1      	lsls	r1, r6
 8000548:	fa20 f202 	lsr.w	r2, r0, r2
 800054c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000550:	430a      	orrs	r2, r1
 8000552:	fbb3 f8fe 	udiv	r8, r3, lr
 8000556:	b2bc      	uxth	r4, r7
 8000558:	fb0e 3318 	mls	r3, lr, r8, r3
 800055c:	0c11      	lsrs	r1, r2, #16
 800055e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000562:	fb08 f904 	mul.w	r9, r8, r4
 8000566:	40b0      	lsls	r0, r6
 8000568:	4589      	cmp	r9, r1
 800056a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 800056e:	b280      	uxth	r0, r0
 8000570:	d93e      	bls.n	80005f0 <__udivmoddi4+0x2e8>
 8000572:	1879      	adds	r1, r7, r1
 8000574:	f108 3cff 	add.w	ip, r8, #4294967295
 8000578:	d201      	bcs.n	800057e <__udivmoddi4+0x276>
 800057a:	4589      	cmp	r9, r1
 800057c:	d81f      	bhi.n	80005be <__udivmoddi4+0x2b6>
 800057e:	eba1 0109 	sub.w	r1, r1, r9
 8000582:	fbb1 f9fe 	udiv	r9, r1, lr
 8000586:	fb09 f804 	mul.w	r8, r9, r4
 800058a:	fb0e 1119 	mls	r1, lr, r9, r1
 800058e:	b292      	uxth	r2, r2
 8000590:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000594:	4542      	cmp	r2, r8
 8000596:	d229      	bcs.n	80005ec <__udivmoddi4+0x2e4>
 8000598:	18ba      	adds	r2, r7, r2
 800059a:	f109 31ff 	add.w	r1, r9, #4294967295
 800059e:	d2c4      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a0:	4542      	cmp	r2, r8
 80005a2:	d2c2      	bcs.n	800052a <__udivmoddi4+0x222>
 80005a4:	f1a9 0102 	sub.w	r1, r9, #2
 80005a8:	443a      	add	r2, r7
 80005aa:	e7be      	b.n	800052a <__udivmoddi4+0x222>
 80005ac:	45f0      	cmp	r8, lr
 80005ae:	d29d      	bcs.n	80004ec <__udivmoddi4+0x1e4>
 80005b0:	ebbe 0302 	subs.w	r3, lr, r2
 80005b4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80005b8:	3801      	subs	r0, #1
 80005ba:	46e1      	mov	r9, ip
 80005bc:	e796      	b.n	80004ec <__udivmoddi4+0x1e4>
 80005be:	eba7 0909 	sub.w	r9, r7, r9
 80005c2:	4449      	add	r1, r9
 80005c4:	f1a8 0c02 	sub.w	ip, r8, #2
 80005c8:	fbb1 f9fe 	udiv	r9, r1, lr
 80005cc:	fb09 f804 	mul.w	r8, r9, r4
 80005d0:	e7db      	b.n	800058a <__udivmoddi4+0x282>
 80005d2:	4673      	mov	r3, lr
 80005d4:	e77f      	b.n	80004d6 <__udivmoddi4+0x1ce>
 80005d6:	4650      	mov	r0, sl
 80005d8:	e766      	b.n	80004a8 <__udivmoddi4+0x1a0>
 80005da:	4608      	mov	r0, r1
 80005dc:	e6fd      	b.n	80003da <__udivmoddi4+0xd2>
 80005de:	443b      	add	r3, r7
 80005e0:	3a02      	subs	r2, #2
 80005e2:	e733      	b.n	800044c <__udivmoddi4+0x144>
 80005e4:	f1ac 0c02 	sub.w	ip, ip, #2
 80005e8:	443b      	add	r3, r7
 80005ea:	e71c      	b.n	8000426 <__udivmoddi4+0x11e>
 80005ec:	4649      	mov	r1, r9
 80005ee:	e79c      	b.n	800052a <__udivmoddi4+0x222>
 80005f0:	eba1 0109 	sub.w	r1, r1, r9
 80005f4:	46c4      	mov	ip, r8
 80005f6:	fbb1 f9fe 	udiv	r9, r1, lr
 80005fa:	fb09 f804 	mul.w	r8, r9, r4
 80005fe:	e7c4      	b.n	800058a <__udivmoddi4+0x282>

08000600 <__aeabi_idiv0>:
 8000600:	4770      	bx	lr
 8000602:	bf00      	nop

08000604 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8000604:	b480      	push	{r7}
 8000606:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000608:	4b49      	ldr	r3, [pc, #292]	@ (8000730 <SystemInit+0x12c>)
 800060a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800060e:	4a48      	ldr	r2, [pc, #288]	@ (8000730 <SystemInit+0x12c>)
 8000610:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000614:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

    /*SEVONPEND enabled so that an interrupt coming from the CPU(n) interrupt signal is
     detectable by the CPU after a WFI/WFE instruction.*/
 SCB->SCR |= SCB_SCR_SEVONPEND_Msk;
 8000618:	4b45      	ldr	r3, [pc, #276]	@ (8000730 <SystemInit+0x12c>)
 800061a:	691b      	ldr	r3, [r3, #16]
 800061c:	4a44      	ldr	r2, [pc, #272]	@ (8000730 <SystemInit+0x12c>)
 800061e:	f043 0310 	orr.w	r3, r3, #16
 8000622:	6113      	str	r3, [r2, #16]

#if defined(CORE_CM7)
  /* Reset the RCC clock configuration to the default reset state ------------*/
   /* Increasing the CPU frequency */
  if(FLASH_LATENCY_DEFAULT  > (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 8000624:	4b43      	ldr	r3, [pc, #268]	@ (8000734 <SystemInit+0x130>)
 8000626:	681b      	ldr	r3, [r3, #0]
 8000628:	f003 030f 	and.w	r3, r3, #15
 800062c:	2b06      	cmp	r3, #6
 800062e:	d807      	bhi.n	8000640 <SystemInit+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 8000630:	4b40      	ldr	r3, [pc, #256]	@ (8000734 <SystemInit+0x130>)
 8000632:	681b      	ldr	r3, [r3, #0]
 8000634:	f023 030f 	bic.w	r3, r3, #15
 8000638:	4a3e      	ldr	r2, [pc, #248]	@ (8000734 <SystemInit+0x130>)
 800063a:	f043 0307 	orr.w	r3, r3, #7
 800063e:	6013      	str	r3, [r2, #0]
  }

  /* Set HSION bit */
  RCC->CR |= RCC_CR_HSION;
 8000640:	4b3d      	ldr	r3, [pc, #244]	@ (8000738 <SystemInit+0x134>)
 8000642:	681b      	ldr	r3, [r3, #0]
 8000644:	4a3c      	ldr	r2, [pc, #240]	@ (8000738 <SystemInit+0x134>)
 8000646:	f043 0301 	orr.w	r3, r3, #1
 800064a:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 800064c:	4b3a      	ldr	r3, [pc, #232]	@ (8000738 <SystemInit+0x134>)
 800064e:	2200      	movs	r2, #0
 8000650:	611a      	str	r2, [r3, #16]

  /* Reset HSEON, HSECSSON, CSION, HSI48ON, CSIKERON, PLL1ON, PLL2ON and PLL3ON bits */
  RCC->CR &= 0xEAF6ED7FU;
 8000652:	4b39      	ldr	r3, [pc, #228]	@ (8000738 <SystemInit+0x134>)
 8000654:	681a      	ldr	r2, [r3, #0]
 8000656:	4938      	ldr	r1, [pc, #224]	@ (8000738 <SystemInit+0x134>)
 8000658:	4b38      	ldr	r3, [pc, #224]	@ (800073c <SystemInit+0x138>)
 800065a:	4013      	ands	r3, r2
 800065c:	600b      	str	r3, [r1, #0]

   /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLASH_LATENCY_DEFAULT  < (READ_BIT((FLASH->ACR), FLASH_ACR_LATENCY)))
 800065e:	4b35      	ldr	r3, [pc, #212]	@ (8000734 <SystemInit+0x130>)
 8000660:	681b      	ldr	r3, [r3, #0]
 8000662:	f003 0308 	and.w	r3, r3, #8
 8000666:	2b00      	cmp	r3, #0
 8000668:	d007      	beq.n	800067a <SystemInit+0x76>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, (uint32_t)(FLASH_LATENCY_DEFAULT));
 800066a:	4b32      	ldr	r3, [pc, #200]	@ (8000734 <SystemInit+0x130>)
 800066c:	681b      	ldr	r3, [r3, #0]
 800066e:	f023 030f 	bic.w	r3, r3, #15
 8000672:	4a30      	ldr	r2, [pc, #192]	@ (8000734 <SystemInit+0x130>)
 8000674:	f043 0307 	orr.w	r3, r3, #7
 8000678:	6013      	str	r3, [r2, #0]
  }

  /* Reset D1CFGR register */
  RCC->D1CFGR = 0x00000000;
 800067a:	4b2f      	ldr	r3, [pc, #188]	@ (8000738 <SystemInit+0x134>)
 800067c:	2200      	movs	r2, #0
 800067e:	619a      	str	r2, [r3, #24]

  /* Reset D2CFGR register */
  RCC->D2CFGR = 0x00000000;
 8000680:	4b2d      	ldr	r3, [pc, #180]	@ (8000738 <SystemInit+0x134>)
 8000682:	2200      	movs	r2, #0
 8000684:	61da      	str	r2, [r3, #28]

  /* Reset D3CFGR register */
  RCC->D3CFGR = 0x00000000;
 8000686:	4b2c      	ldr	r3, [pc, #176]	@ (8000738 <SystemInit+0x134>)
 8000688:	2200      	movs	r2, #0
 800068a:	621a      	str	r2, [r3, #32]

  /* Reset PLLCKSELR register */
  RCC->PLLCKSELR = 0x02020200;
 800068c:	4b2a      	ldr	r3, [pc, #168]	@ (8000738 <SystemInit+0x134>)
 800068e:	4a2c      	ldr	r2, [pc, #176]	@ (8000740 <SystemInit+0x13c>)
 8000690:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x01FF0000;
 8000692:	4b29      	ldr	r3, [pc, #164]	@ (8000738 <SystemInit+0x134>)
 8000694:	4a2b      	ldr	r2, [pc, #172]	@ (8000744 <SystemInit+0x140>)
 8000696:	62da      	str	r2, [r3, #44]	@ 0x2c
  /* Reset PLL1DIVR register */
  RCC->PLL1DIVR = 0x01010280;
 8000698:	4b27      	ldr	r3, [pc, #156]	@ (8000738 <SystemInit+0x134>)
 800069a:	4a2b      	ldr	r2, [pc, #172]	@ (8000748 <SystemInit+0x144>)
 800069c:	631a      	str	r2, [r3, #48]	@ 0x30
  /* Reset PLL1FRACR register */
  RCC->PLL1FRACR = 0x00000000;
 800069e:	4b26      	ldr	r3, [pc, #152]	@ (8000738 <SystemInit+0x134>)
 80006a0:	2200      	movs	r2, #0
 80006a2:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Reset PLL2DIVR register */
  RCC->PLL2DIVR = 0x01010280;
 80006a4:	4b24      	ldr	r3, [pc, #144]	@ (8000738 <SystemInit+0x134>)
 80006a6:	4a28      	ldr	r2, [pc, #160]	@ (8000748 <SystemInit+0x144>)
 80006a8:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Reset PLL2FRACR register */

  RCC->PLL2FRACR = 0x00000000;
 80006aa:	4b23      	ldr	r3, [pc, #140]	@ (8000738 <SystemInit+0x134>)
 80006ac:	2200      	movs	r2, #0
 80006ae:	63da      	str	r2, [r3, #60]	@ 0x3c
  /* Reset PLL3DIVR register */
  RCC->PLL3DIVR = 0x01010280;
 80006b0:	4b21      	ldr	r3, [pc, #132]	@ (8000738 <SystemInit+0x134>)
 80006b2:	4a25      	ldr	r2, [pc, #148]	@ (8000748 <SystemInit+0x144>)
 80006b4:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Reset PLL3FRACR register */
  RCC->PLL3FRACR = 0x00000000;
 80006b6:	4b20      	ldr	r3, [pc, #128]	@ (8000738 <SystemInit+0x134>)
 80006b8:	2200      	movs	r2, #0
 80006ba:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 80006bc:	4b1e      	ldr	r3, [pc, #120]	@ (8000738 <SystemInit+0x134>)
 80006be:	681b      	ldr	r3, [r3, #0]
 80006c0:	4a1d      	ldr	r2, [pc, #116]	@ (8000738 <SystemInit+0x134>)
 80006c2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80006c6:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 80006c8:	4b1b      	ldr	r3, [pc, #108]	@ (8000738 <SystemInit+0x134>)
 80006ca:	2200      	movs	r2, #0
 80006cc:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Enable CortexM7 HSEM EXTI line (line 78)*/
  EXTI_D2->EMR3 |= 0x4000UL;
 80006ce:	4b1f      	ldr	r3, [pc, #124]	@ (800074c <SystemInit+0x148>)
 80006d0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80006d2:	4a1e      	ldr	r2, [pc, #120]	@ (800074c <SystemInit+0x148>)
 80006d4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80006d8:	6253      	str	r3, [r2, #36]	@ 0x24

  if((DBGMCU->IDCODE & 0xFFFF0000U) < 0x20000000U)
 80006da:	4b1d      	ldr	r3, [pc, #116]	@ (8000750 <SystemInit+0x14c>)
 80006dc:	681a      	ldr	r2, [r3, #0]
 80006de:	4b1d      	ldr	r3, [pc, #116]	@ (8000754 <SystemInit+0x150>)
 80006e0:	4013      	ands	r3, r2
 80006e2:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80006e6:	d202      	bcs.n	80006ee <SystemInit+0xea>
  {
    /* if stm32h7 revY*/
    /* Change  the switch matrix read issuing capability to 1 for the AXI SRAM target (Target 7) */
    *((__IO uint32_t*)0x51008108) = 0x000000001U;
 80006e8:	4b1b      	ldr	r3, [pc, #108]	@ (8000758 <SystemInit+0x154>)
 80006ea:	2201      	movs	r2, #1
 80006ec:	601a      	str	r2, [r3, #0]
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal D2 AXI-RAM or in Internal FLASH */
#endif /* USER_VECT_TAB_ADDRESS */

#elif defined(CORE_CM7)
  if(READ_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN) == 0U)
 80006ee:	4b12      	ldr	r3, [pc, #72]	@ (8000738 <SystemInit+0x134>)
 80006f0:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 80006f4:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80006f8:	2b00      	cmp	r3, #0
 80006fa:	d113      	bne.n	8000724 <SystemInit+0x120>
  {
    /* Enable the FMC interface clock */
    SET_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 80006fc:	4b0e      	ldr	r3, [pc, #56]	@ (8000738 <SystemInit+0x134>)
 80006fe:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 8000702:	4a0d      	ldr	r2, [pc, #52]	@ (8000738 <SystemInit+0x134>)
 8000704:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000708:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
    /*
     * Disable the FMC bank1 (enabled after reset).
     * This, prevents CPU speculation access on this bank which blocks the use of FMC during
     * 24us. During this time the others FMC master (such as LTDC) cannot use it!
     */
    FMC_Bank1_R->BTCR[0] = 0x000030D2;
 800070c:	4b13      	ldr	r3, [pc, #76]	@ (800075c <SystemInit+0x158>)
 800070e:	f243 02d2 	movw	r2, #12498	@ 0x30d2
 8000712:	601a      	str	r2, [r3, #0]

    /* Disable the FMC interface clock */
    CLEAR_BIT(RCC->AHB3ENR, RCC_AHB3ENR_FMCEN);
 8000714:	4b08      	ldr	r3, [pc, #32]	@ (8000738 <SystemInit+0x134>)
 8000716:	f8d3 30d4 	ldr.w	r3, [r3, #212]	@ 0xd4
 800071a:	4a07      	ldr	r2, [pc, #28]	@ (8000738 <SystemInit+0x134>)
 800071c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000720:	f8c2 30d4 	str.w	r3, [r2, #212]	@ 0xd4
#endif /* USER_VECT_TAB_ADDRESS */

#else
#error Please #define CORE_CM4 or CORE_CM7
#endif /* CORE_CM4 */
}
 8000724:	bf00      	nop
 8000726:	46bd      	mov	sp, r7
 8000728:	f85d 7b04 	ldr.w	r7, [sp], #4
 800072c:	4770      	bx	lr
 800072e:	bf00      	nop
 8000730:	e000ed00 	.word	0xe000ed00
 8000734:	52002000 	.word	0x52002000
 8000738:	58024400 	.word	0x58024400
 800073c:	eaf6ed7f 	.word	0xeaf6ed7f
 8000740:	02020200 	.word	0x02020200
 8000744:	01ff0000 	.word	0x01ff0000
 8000748:	01010280 	.word	0x01010280
 800074c:	580000c0 	.word	0x580000c0
 8000750:	5c001000 	.word	0x5c001000
 8000754:	ffff0000 	.word	0xffff0000
 8000758:	51008108 	.word	0x51008108
 800075c:	52004000 	.word	0x52004000

08000760 <ExitRun0Mode>:
  *
  * @param  None
  * @retval None
  */
void ExitRun0Mode(void)
{
 8000760:	b480      	push	{r7}
 8000762:	af00      	add	r7, sp, #0
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#elif defined(USE_PWR_DIRECT_SMPS_SUPPLY) && defined(SMPS)
  /* Exit Run* mode */
  PWR->CR3 &= ~(PWR_CR3_LDOEN);
 8000764:	4b09      	ldr	r3, [pc, #36]	@ (800078c <ExitRun0Mode+0x2c>)
 8000766:	68db      	ldr	r3, [r3, #12]
 8000768:	4a08      	ldr	r2, [pc, #32]	@ (800078c <ExitRun0Mode+0x2c>)
 800076a:	f023 0302 	bic.w	r3, r3, #2
 800076e:	60d3      	str	r3, [r2, #12]
  /* Wait till voltage level flag is set */
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
 8000770:	bf00      	nop
 8000772:	4b06      	ldr	r3, [pc, #24]	@ (800078c <ExitRun0Mode+0x2c>)
 8000774:	685b      	ldr	r3, [r3, #4]
 8000776:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800077a:	2b00      	cmp	r3, #0
 800077c:	d0f9      	beq.n	8000772 <ExitRun0Mode+0x12>
  while ((PWR->CSR1 & PWR_CSR1_ACTVOSRDY) == 0U)
  {}
#else
  /* No system power supply configuration is selected at exit Run* mode */
#endif /* USE_PWR_LDO_SUPPLY */
}
 800077e:	bf00      	nop
 8000780:	bf00      	nop
 8000782:	46bd      	mov	sp, r7
 8000784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000788:	4770      	bx	lr
 800078a:	bf00      	nop
 800078c:	58024800 	.word	0x58024800

08000790 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000790:	b580      	push	{r7, lr}
 8000792:	b0c6      	sub	sp, #280	@ 0x118
 8000794:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Boot_Mode_Sequence_0 */
  int32_t timeout;
/* USER CODE END Boot_Mode_Sequence_0 */

  /* MPU Configuration--------------------------------------------------------*/
  MPU_Config();
 8000796:	f000 fa39 	bl	8000c0c <MPU_Config>

/* USER CODE BEGIN Boot_Mode_Sequence_1 */
  /* Wait until CPU2 boots and enters in stop mode or timeout*/
  timeout = 0xFFFF;
 800079a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800079e:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
  while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) != RESET) && (timeout-- > 0));
 80007a2:	bf00      	nop
 80007a4:	4b37      	ldr	r3, [pc, #220]	@ (8000884 <main+0xf4>)
 80007a6:	681b      	ldr	r3, [r3, #0]
 80007a8:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d006      	beq.n	80007be <main+0x2e>
 80007b0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80007b4:	1e5a      	subs	r2, r3, #1
 80007b6:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
 80007ba:	2b00      	cmp	r3, #0
 80007bc:	dcf2      	bgt.n	80007a4 <main+0x14>
  }
/* USER CODE END Boot_Mode_Sequence_1 */
  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80007be:	f001 f94f 	bl	8001a60 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80007c2:	f000 f865 	bl	8000890 <SystemClock_Config>
/* USER CODE BEGIN Boot_Mode_Sequence_2 */
/* When system initialization is finished, Cortex-M7 will release Cortex-M4 by means of
HSEM notification */
/*HW semaphore Clock enable*/
__HAL_RCC_HSEM_CLK_ENABLE();
 80007c6:	4b2f      	ldr	r3, [pc, #188]	@ (8000884 <main+0xf4>)
 80007c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007cc:	4a2d      	ldr	r2, [pc, #180]	@ (8000884 <main+0xf4>)
 80007ce:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80007d2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 80007d6:	4b2b      	ldr	r3, [pc, #172]	@ (8000884 <main+0xf4>)
 80007d8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80007dc:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80007e0:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 80007e4:	f8d7 310c 	ldr.w	r3, [r7, #268]	@ 0x10c
/*Take HSEM */
HAL_HSEM_FastTake(HSEM_ID_0);
 80007e8:	2000      	movs	r0, #0
 80007ea:	f004 fbc5 	bl	8004f78 <HAL_HSEM_FastTake>
/*Release HSEM in order to notify the CPU2(CM4)*/
HAL_HSEM_Release(HSEM_ID_0,0);
 80007ee:	2100      	movs	r1, #0
 80007f0:	2000      	movs	r0, #0
 80007f2:	f004 fbdb 	bl	8004fac <HAL_HSEM_Release>
/* wait until CPU2 wakes up from stop mode */
timeout = 0xFFFF;
 80007f6:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 80007fa:	f8c7 3114 	str.w	r3, [r7, #276]	@ 0x114
while((__HAL_RCC_GET_FLAG(RCC_FLAG_D2CKRDY) == RESET) && (timeout-- > 0));
 80007fe:	bf00      	nop
 8000800:	4b20      	ldr	r3, [pc, #128]	@ (8000884 <main+0xf4>)
 8000802:	681b      	ldr	r3, [r3, #0]
 8000804:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8000808:	2b00      	cmp	r3, #0
 800080a:	d106      	bne.n	800081a <main+0x8a>
 800080c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8000810:	1e5a      	subs	r2, r3, #1
 8000812:	f8c7 2114 	str.w	r2, [r7, #276]	@ 0x114
 8000816:	2b00      	cmp	r3, #0
 8000818:	dcf2      	bgt.n	8000800 <main+0x70>
if ( timeout < 0 )
 800081a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800081e:	2b00      	cmp	r3, #0
 8000820:	da01      	bge.n	8000826 <main+0x96>
{
Error_Handler();
 8000822:	f000 fa1f 	bl	8000c64 <Error_Handler>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000826:	f000 f969 	bl	8000afc <MX_GPIO_Init>
  MX_DMA_Init();
 800082a:	f000 f937 	bl	8000a9c <MX_DMA_Init>
  MX_UART4_Init();
 800082e:	f000 f89b 	bl	8000968 <MX_UART4_Init>
  MX_USART1_UART_Init();
 8000832:	f000 f8e7 	bl	8000a04 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  
  /* Set PC0, PC1, PC2, PC3 to High (ON) state */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_SET);
 8000836:	2201      	movs	r2, #1
 8000838:	210f      	movs	r1, #15
 800083a:	4813      	ldr	r0, [pc, #76]	@ (8000888 <main+0xf8>)
 800083c:	f004 fb68 	bl	8004f10 <HAL_GPIO_WritePin>

  /* Initialize UART1 for test (115200 baud) */
  if (!UART_Init(UART_UMBILICAL, 115200)) {
 8000840:	f44f 31e1 	mov.w	r1, #115200	@ 0x1c200
 8000844:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 8000848:	f000 ff4c 	bl	80016e4 <UART_Init>
    //Error_Handler();
  }
  
  /* Initialize UART4 for Honeywell i400 IMU - Factory default baud rate is 1Mbps (1,000,000) */
  if (!UART_Init(UART_IMU, 1000000)) {
 800084c:	490f      	ldr	r1, [pc, #60]	@ (800088c <main+0xfc>)
 800084e:	f240 102f 	movw	r0, #303	@ 0x12f
 8000852:	f000 ff47 	bl	80016e4 <UART_Init>
 8000856:	4603      	mov	r3, r0
 8000858:	f083 0301 	eor.w	r3, r3, #1
 800085c:	b2db      	uxtb	r3, r3
 800085e:	2b00      	cmp	r3, #0
 8000860:	d001      	beq.n	8000866 <main+0xd6>
    Error_Handler();
 8000862:	f000 f9ff 	bl	8000c64 <Error_Handler>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* UART Echo Test: Receive data and send back with "RCVD: " prefix */
    uint16_t available = UART_GetAvailableBytes(UART_UMBILICAL);
 8000866:	f44f 7096 	mov.w	r0, #300	@ 0x12c
 800086a:	f000 fff3 	bl	8001854 <UART_GetAvailableBytes>
 800086e:	4603      	mov	r3, r0
 8000870:	f8a7 3112 	strh.w	r3, [r7, #274]	@ 0x112
    
    if (available > 0) {
 8000874:	f8b7 3112 	ldrh.w	r3, [r7, #274]	@ 0x112
 8000878:	2b00      	cmp	r3, #0
 800087a:	d0f4      	beq.n	8000866 <main+0xd6>
//        uint16_t tx_length = 6 + received + 2;
//
//        /* Transmit response */
//        UART_Transmit(UART_UMBILICAL, tx_buffer, tx_length);
//      }
      HAL_Delay(1);
 800087c:	2001      	movs	r0, #1
 800087e:	f001 f981 	bl	8001b84 <HAL_Delay>
  {
 8000882:	e7f0      	b.n	8000866 <main+0xd6>
 8000884:	58024400 	.word	0x58024400
 8000888:	58020800 	.word	0x58020800
 800088c:	000f4240 	.word	0x000f4240

08000890 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b09c      	sub	sp, #112	@ 0x70
 8000894:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000896:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800089a:	224c      	movs	r2, #76	@ 0x4c
 800089c:	2100      	movs	r1, #0
 800089e:	4618      	mov	r0, r3
 80008a0:	f009 fa1c 	bl	8009cdc <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80008a4:	1d3b      	adds	r3, r7, #4
 80008a6:	2220      	movs	r2, #32
 80008a8:	2100      	movs	r1, #0
 80008aa:	4618      	mov	r0, r3
 80008ac:	f009 fa16 	bl	8009cdc <memset>

  /** Supply configuration update enable
  */
  HAL_PWREx_ConfigSupply(PWR_DIRECT_SMPS_SUPPLY);
 80008b0:	2004      	movs	r0, #4
 80008b2:	f004 fb8f 	bl	8004fd4 <HAL_PWREx_ConfigSupply>

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE3);
 80008b6:	2300      	movs	r3, #0
 80008b8:	603b      	str	r3, [r7, #0]
 80008ba:	4b29      	ldr	r3, [pc, #164]	@ (8000960 <SystemClock_Config+0xd0>)
 80008bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008be:	4a28      	ldr	r2, [pc, #160]	@ (8000960 <SystemClock_Config+0xd0>)
 80008c0:	f023 0301 	bic.w	r3, r3, #1
 80008c4:	62d3      	str	r3, [r2, #44]	@ 0x2c
 80008c6:	4b26      	ldr	r3, [pc, #152]	@ (8000960 <SystemClock_Config+0xd0>)
 80008c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80008ca:	f003 0301 	and.w	r3, r3, #1
 80008ce:	603b      	str	r3, [r7, #0]
 80008d0:	4b24      	ldr	r3, [pc, #144]	@ (8000964 <SystemClock_Config+0xd4>)
 80008d2:	699b      	ldr	r3, [r3, #24]
 80008d4:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 80008d8:	4a22      	ldr	r2, [pc, #136]	@ (8000964 <SystemClock_Config+0xd4>)
 80008da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80008de:	6193      	str	r3, [r2, #24]
 80008e0:	4b20      	ldr	r3, [pc, #128]	@ (8000964 <SystemClock_Config+0xd4>)
 80008e2:	699b      	ldr	r3, [r3, #24]
 80008e4:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 80008e8:	603b      	str	r3, [r7, #0]
 80008ea:	683b      	ldr	r3, [r7, #0]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_VOSRDY)) {}
 80008ec:	bf00      	nop
 80008ee:	4b1d      	ldr	r3, [pc, #116]	@ (8000964 <SystemClock_Config+0xd4>)
 80008f0:	699b      	ldr	r3, [r3, #24]
 80008f2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80008f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80008fa:	d1f8      	bne.n	80008ee <SystemClock_Config+0x5e>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80008fc:	2302      	movs	r3, #2
 80008fe:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_DIV2;
 8000900:	2309      	movs	r3, #9
 8000902:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000904:	2340      	movs	r3, #64	@ 0x40
 8000906:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000908:	2300      	movs	r3, #0
 800090a:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800090c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000910:	4618      	mov	r0, r3
 8000912:	f004 fbb9 	bl	8005088 <HAL_RCC_OscConfig>
 8000916:	4603      	mov	r3, r0
 8000918:	2b00      	cmp	r3, #0
 800091a:	d001      	beq.n	8000920 <SystemClock_Config+0x90>
  {
    Error_Handler();
 800091c:	f000 f9a2 	bl	8000c64 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000920:	233f      	movs	r3, #63	@ 0x3f
 8000922:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_D3PCLK1|RCC_CLOCKTYPE_D1PCLK1;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000924:	2300      	movs	r3, #0
 8000926:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.SYSCLKDivider = RCC_SYSCLK_DIV1;
 8000928:	2300      	movs	r3, #0
 800092a:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_HCLK_DIV1;
 800092c:	2300      	movs	r3, #0
 800092e:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_APB3_DIV1;
 8000930:	2300      	movs	r3, #0
 8000932:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_APB1_DIV2;
 8000934:	2340      	movs	r3, #64	@ 0x40
 8000936:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_APB2_DIV2;
 8000938:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800093c:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB4CLKDivider = RCC_APB4_DIV1;
 800093e:	2300      	movs	r3, #0
 8000940:	623b      	str	r3, [r7, #32]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 8000942:	1d3b      	adds	r3, r7, #4
 8000944:	2100      	movs	r1, #0
 8000946:	4618      	mov	r0, r3
 8000948:	f004 fff8 	bl	800593c <HAL_RCC_ClockConfig>
 800094c:	4603      	mov	r3, r0
 800094e:	2b00      	cmp	r3, #0
 8000950:	d001      	beq.n	8000956 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8000952:	f000 f987 	bl	8000c64 <Error_Handler>
  }
}
 8000956:	bf00      	nop
 8000958:	3770      	adds	r7, #112	@ 0x70
 800095a:	46bd      	mov	sp, r7
 800095c:	bd80      	pop	{r7, pc}
 800095e:	bf00      	nop
 8000960:	58000400 	.word	0x58000400
 8000964:	58024800 	.word	0x58024800

08000968 <MX_UART4_Init>:
  * @brief UART4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_UART4_Init(void)
{
 8000968:	b580      	push	{r7, lr}
 800096a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800096c:	4b22      	ldr	r3, [pc, #136]	@ (80009f8 <MX_UART4_Init+0x90>)
 800096e:	4a23      	ldr	r2, [pc, #140]	@ (80009fc <MX_UART4_Init+0x94>)
 8000970:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 1000000;
 8000972:	4b21      	ldr	r3, [pc, #132]	@ (80009f8 <MX_UART4_Init+0x90>)
 8000974:	4a22      	ldr	r2, [pc, #136]	@ (8000a00 <MX_UART4_Init+0x98>)
 8000976:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8000978:	4b1f      	ldr	r3, [pc, #124]	@ (80009f8 <MX_UART4_Init+0x90>)
 800097a:	2200      	movs	r2, #0
 800097c:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 800097e:	4b1e      	ldr	r3, [pc, #120]	@ (80009f8 <MX_UART4_Init+0x90>)
 8000980:	2200      	movs	r2, #0
 8000982:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8000984:	4b1c      	ldr	r3, [pc, #112]	@ (80009f8 <MX_UART4_Init+0x90>)
 8000986:	2200      	movs	r2, #0
 8000988:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 800098a:	4b1b      	ldr	r3, [pc, #108]	@ (80009f8 <MX_UART4_Init+0x90>)
 800098c:	220c      	movs	r2, #12
 800098e:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000990:	4b19      	ldr	r3, [pc, #100]	@ (80009f8 <MX_UART4_Init+0x90>)
 8000992:	2200      	movs	r2, #0
 8000994:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8000996:	4b18      	ldr	r3, [pc, #96]	@ (80009f8 <MX_UART4_Init+0x90>)
 8000998:	2200      	movs	r2, #0
 800099a:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800099c:	4b16      	ldr	r3, [pc, #88]	@ (80009f8 <MX_UART4_Init+0x90>)
 800099e:	2200      	movs	r2, #0
 80009a0:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 80009a2:	4b15      	ldr	r3, [pc, #84]	@ (80009f8 <MX_UART4_Init+0x90>)
 80009a4:	2200      	movs	r2, #0
 80009a6:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 80009a8:	4b13      	ldr	r3, [pc, #76]	@ (80009f8 <MX_UART4_Init+0x90>)
 80009aa:	2200      	movs	r2, #0
 80009ac:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80009ae:	4812      	ldr	r0, [pc, #72]	@ (80009f8 <MX_UART4_Init+0x90>)
 80009b0:	f007 f97c 	bl	8007cac <HAL_UART_Init>
 80009b4:	4603      	mov	r3, r0
 80009b6:	2b00      	cmp	r3, #0
 80009b8:	d001      	beq.n	80009be <MX_UART4_Init+0x56>
  {
    Error_Handler();
 80009ba:	f000 f953 	bl	8000c64 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009be:	2100      	movs	r1, #0
 80009c0:	480d      	ldr	r0, [pc, #52]	@ (80009f8 <MX_UART4_Init+0x90>)
 80009c2:	f009 f8c1 	bl	8009b48 <HAL_UARTEx_SetTxFifoThreshold>
 80009c6:	4603      	mov	r3, r0
 80009c8:	2b00      	cmp	r3, #0
 80009ca:	d001      	beq.n	80009d0 <MX_UART4_Init+0x68>
  {
    Error_Handler();
 80009cc:	f000 f94a 	bl	8000c64 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80009d0:	2100      	movs	r1, #0
 80009d2:	4809      	ldr	r0, [pc, #36]	@ (80009f8 <MX_UART4_Init+0x90>)
 80009d4:	f009 f8f6 	bl	8009bc4 <HAL_UARTEx_SetRxFifoThreshold>
 80009d8:	4603      	mov	r3, r0
 80009da:	2b00      	cmp	r3, #0
 80009dc:	d001      	beq.n	80009e2 <MX_UART4_Init+0x7a>
  {
    Error_Handler();
 80009de:	f000 f941 	bl	8000c64 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart4) != HAL_OK)
 80009e2:	4805      	ldr	r0, [pc, #20]	@ (80009f8 <MX_UART4_Init+0x90>)
 80009e4:	f009 f83c 	bl	8009a60 <HAL_UARTEx_EnableFifoMode>
 80009e8:	4603      	mov	r3, r0
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d001      	beq.n	80009f2 <MX_UART4_Init+0x8a>
  {
    Error_Handler();
 80009ee:	f000 f939 	bl	8000c64 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80009f2:	bf00      	nop
 80009f4:	bd80      	pop	{r7, pc}
 80009f6:	bf00      	nop
 80009f8:	2400002c 	.word	0x2400002c
 80009fc:	40004c00 	.word	0x40004c00
 8000a00:	000f4240 	.word	0x000f4240

08000a04 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000a08:	4b22      	ldr	r3, [pc, #136]	@ (8000a94 <MX_USART1_UART_Init+0x90>)
 8000a0a:	4a23      	ldr	r2, [pc, #140]	@ (8000a98 <MX_USART1_UART_Init+0x94>)
 8000a0c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000a0e:	4b21      	ldr	r3, [pc, #132]	@ (8000a94 <MX_USART1_UART_Init+0x90>)
 8000a10:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000a14:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000a16:	4b1f      	ldr	r3, [pc, #124]	@ (8000a94 <MX_USART1_UART_Init+0x90>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000a1c:	4b1d      	ldr	r3, [pc, #116]	@ (8000a94 <MX_USART1_UART_Init+0x90>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000a22:	4b1c      	ldr	r3, [pc, #112]	@ (8000a94 <MX_USART1_UART_Init+0x90>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000a28:	4b1a      	ldr	r3, [pc, #104]	@ (8000a94 <MX_USART1_UART_Init+0x90>)
 8000a2a:	220c      	movs	r2, #12
 8000a2c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000a2e:	4b19      	ldr	r3, [pc, #100]	@ (8000a94 <MX_USART1_UART_Init+0x90>)
 8000a30:	2200      	movs	r2, #0
 8000a32:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000a34:	4b17      	ldr	r3, [pc, #92]	@ (8000a94 <MX_USART1_UART_Init+0x90>)
 8000a36:	2200      	movs	r2, #0
 8000a38:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000a3a:	4b16      	ldr	r3, [pc, #88]	@ (8000a94 <MX_USART1_UART_Init+0x90>)
 8000a3c:	2200      	movs	r2, #0
 8000a3e:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000a40:	4b14      	ldr	r3, [pc, #80]	@ (8000a94 <MX_USART1_UART_Init+0x90>)
 8000a42:	2200      	movs	r2, #0
 8000a44:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000a46:	4b13      	ldr	r3, [pc, #76]	@ (8000a94 <MX_USART1_UART_Init+0x90>)
 8000a48:	2200      	movs	r2, #0
 8000a4a:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000a4c:	4811      	ldr	r0, [pc, #68]	@ (8000a94 <MX_USART1_UART_Init+0x90>)
 8000a4e:	f007 f92d 	bl	8007cac <HAL_UART_Init>
 8000a52:	4603      	mov	r3, r0
 8000a54:	2b00      	cmp	r3, #0
 8000a56:	d001      	beq.n	8000a5c <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000a58:	f000 f904 	bl	8000c64 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a5c:	2100      	movs	r1, #0
 8000a5e:	480d      	ldr	r0, [pc, #52]	@ (8000a94 <MX_USART1_UART_Init+0x90>)
 8000a60:	f009 f872 	bl	8009b48 <HAL_UARTEx_SetTxFifoThreshold>
 8000a64:	4603      	mov	r3, r0
 8000a66:	2b00      	cmp	r3, #0
 8000a68:	d001      	beq.n	8000a6e <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000a6a:	f000 f8fb 	bl	8000c64 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000a6e:	2100      	movs	r1, #0
 8000a70:	4808      	ldr	r0, [pc, #32]	@ (8000a94 <MX_USART1_UART_Init+0x90>)
 8000a72:	f009 f8a7 	bl	8009bc4 <HAL_UARTEx_SetRxFifoThreshold>
 8000a76:	4603      	mov	r3, r0
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	d001      	beq.n	8000a80 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000a7c:	f000 f8f2 	bl	8000c64 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000a80:	4804      	ldr	r0, [pc, #16]	@ (8000a94 <MX_USART1_UART_Init+0x90>)
 8000a82:	f009 f828 	bl	8009ad6 <HAL_UARTEx_DisableFifoMode>
 8000a86:	4603      	mov	r3, r0
 8000a88:	2b00      	cmp	r3, #0
 8000a8a:	d001      	beq.n	8000a90 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000a8c:	f000 f8ea 	bl	8000c64 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000a90:	bf00      	nop
 8000a92:	bd80      	pop	{r7, pc}
 8000a94:	240000c0 	.word	0x240000c0
 8000a98:	40011000 	.word	0x40011000

08000a9c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8000a9c:	b580      	push	{r7, lr}
 8000a9e:	b082      	sub	sp, #8
 8000aa0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 8000aa2:	4b15      	ldr	r3, [pc, #84]	@ (8000af8 <MX_DMA_Init+0x5c>)
 8000aa4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000aa8:	4a13      	ldr	r2, [pc, #76]	@ (8000af8 <MX_DMA_Init+0x5c>)
 8000aaa:	f043 0301 	orr.w	r3, r3, #1
 8000aae:	f8c2 30d8 	str.w	r3, [r2, #216]	@ 0xd8
 8000ab2:	4b11      	ldr	r3, [pc, #68]	@ (8000af8 <MX_DMA_Init+0x5c>)
 8000ab4:	f8d3 30d8 	ldr.w	r3, [r3, #216]	@ 0xd8
 8000ab8:	f003 0301 	and.w	r3, r3, #1
 8000abc:	607b      	str	r3, [r7, #4]
 8000abe:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream0_IRQn, 0, 0);
 8000ac0:	2200      	movs	r2, #0
 8000ac2:	2100      	movs	r1, #0
 8000ac4:	200b      	movs	r0, #11
 8000ac6:	f001 f97e 	bl	8001dc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream0_IRQn);
 8000aca:	200b      	movs	r0, #11
 8000acc:	f001 f995 	bl	8001dfa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream1_IRQn, 0, 0);
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	2100      	movs	r1, #0
 8000ad4:	200c      	movs	r0, #12
 8000ad6:	f001 f976 	bl	8001dc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream1_IRQn);
 8000ada:	200c      	movs	r0, #12
 8000adc:	f001 f98d 	bl	8001dfa <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream2_IRQn, 0, 0);
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	2100      	movs	r1, #0
 8000ae4:	200d      	movs	r0, #13
 8000ae6:	f001 f96e 	bl	8001dc6 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream2_IRQn);
 8000aea:	200d      	movs	r0, #13
 8000aec:	f001 f985 	bl	8001dfa <HAL_NVIC_EnableIRQ>

}
 8000af0:	bf00      	nop
 8000af2:	3708      	adds	r7, #8
 8000af4:	46bd      	mov	sp, r7
 8000af6:	bd80      	pop	{r7, pc}
 8000af8:	58024400 	.word	0x58024400

08000afc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000afc:	b580      	push	{r7, lr}
 8000afe:	b088      	sub	sp, #32
 8000b00:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000b02:	f107 030c 	add.w	r3, r7, #12
 8000b06:	2200      	movs	r2, #0
 8000b08:	601a      	str	r2, [r3, #0]
 8000b0a:	605a      	str	r2, [r3, #4]
 8000b0c:	609a      	str	r2, [r3, #8]
 8000b0e:	60da      	str	r2, [r3, #12]
 8000b10:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000b12:	4b3a      	ldr	r3, [pc, #232]	@ (8000bfc <MX_GPIO_Init+0x100>)
 8000b14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b18:	4a38      	ldr	r2, [pc, #224]	@ (8000bfc <MX_GPIO_Init+0x100>)
 8000b1a:	f043 0304 	orr.w	r3, r3, #4
 8000b1e:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b22:	4b36      	ldr	r3, [pc, #216]	@ (8000bfc <MX_GPIO_Init+0x100>)
 8000b24:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b28:	f003 0304 	and.w	r3, r3, #4
 8000b2c:	60bb      	str	r3, [r7, #8]
 8000b2e:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000b30:	4b32      	ldr	r3, [pc, #200]	@ (8000bfc <MX_GPIO_Init+0x100>)
 8000b32:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b36:	4a31      	ldr	r2, [pc, #196]	@ (8000bfc <MX_GPIO_Init+0x100>)
 8000b38:	f043 0301 	orr.w	r3, r3, #1
 8000b3c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b40:	4b2e      	ldr	r3, [pc, #184]	@ (8000bfc <MX_GPIO_Init+0x100>)
 8000b42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b46:	f003 0301 	and.w	r3, r3, #1
 8000b4a:	607b      	str	r3, [r7, #4]
 8000b4c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000b4e:	4b2b      	ldr	r3, [pc, #172]	@ (8000bfc <MX_GPIO_Init+0x100>)
 8000b50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b54:	4a29      	ldr	r2, [pc, #164]	@ (8000bfc <MX_GPIO_Init+0x100>)
 8000b56:	f043 0308 	orr.w	r3, r3, #8
 8000b5a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000b5e:	4b27      	ldr	r3, [pc, #156]	@ (8000bfc <MX_GPIO_Init+0x100>)
 8000b60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000b64:	f003 0308 	and.w	r3, r3, #8
 8000b68:	603b      	str	r3, [r7, #0]
 8000b6a:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8000b6c:	2200      	movs	r2, #0
 8000b6e:	210f      	movs	r1, #15
 8000b70:	4823      	ldr	r0, [pc, #140]	@ (8000c00 <MX_GPIO_Init+0x104>)
 8000b72:	f004 f9cd 	bl	8004f10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_2, GPIO_PIN_SET);
 8000b76:	2201      	movs	r2, #1
 8000b78:	2104      	movs	r1, #4
 8000b7a:	4822      	ldr	r0, [pc, #136]	@ (8000c04 <MX_GPIO_Init+0x108>)
 8000b7c:	f004 f9c8 	bl	8004f10 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3, GPIO_PIN_RESET);
 8000b80:	2200      	movs	r2, #0
 8000b82:	210f      	movs	r1, #15
 8000b84:	4820      	ldr	r0, [pc, #128]	@ (8000c08 <MX_GPIO_Init+0x10c>)
 8000b86:	f004 f9c3 	bl	8004f10 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC0 PC1 PC2 PC3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000b8a:	230f      	movs	r3, #15
 8000b8c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000b8e:	2301      	movs	r3, #1
 8000b90:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b92:	2300      	movs	r3, #0
 8000b94:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000b96:	2300      	movs	r3, #0
 8000b98:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000b9a:	f107 030c 	add.w	r3, r7, #12
 8000b9e:	4619      	mov	r1, r3
 8000ba0:	4817      	ldr	r0, [pc, #92]	@ (8000c00 <MX_GPIO_Init+0x104>)
 8000ba2:	f004 f805 	bl	8004bb0 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA2 */
  GPIO_InitStruct.Pin = GPIO_PIN_2;
 8000ba6:	2304      	movs	r3, #4
 8000ba8:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000baa:	2301      	movs	r3, #1
 8000bac:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bae:	2300      	movs	r3, #0
 8000bb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bb2:	2300      	movs	r3, #0
 8000bb4:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000bb6:	f107 030c 	add.w	r3, r7, #12
 8000bba:	4619      	mov	r1, r3
 8000bbc:	4811      	ldr	r0, [pc, #68]	@ (8000c04 <MX_GPIO_Init+0x108>)
 8000bbe:	f003 fff7 	bl	8004bb0 <HAL_GPIO_Init>

  /*Configure GPIO pins : PD0 PD1 PD2 PD3 */
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2|GPIO_PIN_3;
 8000bc2:	230f      	movs	r3, #15
 8000bc4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000bce:	2300      	movs	r3, #0
 8000bd0:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8000bd2:	f107 030c 	add.w	r3, r7, #12
 8000bd6:	4619      	mov	r1, r3
 8000bd8:	480b      	ldr	r0, [pc, #44]	@ (8000c08 <MX_GPIO_Init+0x10c>)
 8000bda:	f003 ffe9 	bl	8004bb0 <HAL_GPIO_Init>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC2, SYSCFG_SWITCH_PC2_CLOSE);
 8000bde:	2100      	movs	r1, #0
 8000be0:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8000be4:	f000 fffe 	bl	8001be4 <HAL_SYSCFG_AnalogSwitchConfig>

  /*AnalogSwitch Config */
  HAL_SYSCFG_AnalogSwitchConfig(SYSCFG_SWITCH_PC3, SYSCFG_SWITCH_PC3_CLOSE);
 8000be8:	2100      	movs	r1, #0
 8000bea:	f04f 6000 	mov.w	r0, #134217728	@ 0x8000000
 8000bee:	f000 fff9 	bl	8001be4 <HAL_SYSCFG_AnalogSwitchConfig>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8000bf2:	bf00      	nop
 8000bf4:	3720      	adds	r7, #32
 8000bf6:	46bd      	mov	sp, r7
 8000bf8:	bd80      	pop	{r7, pc}
 8000bfa:	bf00      	nop
 8000bfc:	58024400 	.word	0x58024400
 8000c00:	58020800 	.word	0x58020800
 8000c04:	58020000 	.word	0x58020000
 8000c08:	58020c00 	.word	0x58020c00

08000c0c <MPU_Config>:
/* USER CODE END 4 */

 /* MPU Configuration */

void MPU_Config(void)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b084      	sub	sp, #16
 8000c10:	af00      	add	r7, sp, #0
  MPU_Region_InitTypeDef MPU_InitStruct = {0};
 8000c12:	463b      	mov	r3, r7
 8000c14:	2200      	movs	r2, #0
 8000c16:	601a      	str	r2, [r3, #0]
 8000c18:	605a      	str	r2, [r3, #4]
 8000c1a:	609a      	str	r2, [r3, #8]
 8000c1c:	60da      	str	r2, [r3, #12]

  /* Disables the MPU */
  HAL_MPU_Disable();
 8000c1e:	f001 f907 	bl	8001e30 <HAL_MPU_Disable>

  /** Initializes and configures the Region and the memory to be protected
  */
  MPU_InitStruct.Enable = MPU_REGION_ENABLE;
 8000c22:	2301      	movs	r3, #1
 8000c24:	703b      	strb	r3, [r7, #0]
  MPU_InitStruct.Number = MPU_REGION_NUMBER0;
 8000c26:	2300      	movs	r3, #0
 8000c28:	707b      	strb	r3, [r7, #1]
  MPU_InitStruct.BaseAddress = 0x0;
 8000c2a:	2300      	movs	r3, #0
 8000c2c:	607b      	str	r3, [r7, #4]
  MPU_InitStruct.Size = MPU_REGION_SIZE_4GB;
 8000c2e:	231f      	movs	r3, #31
 8000c30:	723b      	strb	r3, [r7, #8]
  MPU_InitStruct.SubRegionDisable = 0x87;
 8000c32:	2387      	movs	r3, #135	@ 0x87
 8000c34:	727b      	strb	r3, [r7, #9]
  MPU_InitStruct.TypeExtField = MPU_TEX_LEVEL0;
 8000c36:	2300      	movs	r3, #0
 8000c38:	72bb      	strb	r3, [r7, #10]
  MPU_InitStruct.AccessPermission = MPU_REGION_NO_ACCESS;
 8000c3a:	2300      	movs	r3, #0
 8000c3c:	72fb      	strb	r3, [r7, #11]
  MPU_InitStruct.DisableExec = MPU_INSTRUCTION_ACCESS_DISABLE;
 8000c3e:	2301      	movs	r3, #1
 8000c40:	733b      	strb	r3, [r7, #12]
  MPU_InitStruct.IsShareable = MPU_ACCESS_SHAREABLE;
 8000c42:	2301      	movs	r3, #1
 8000c44:	737b      	strb	r3, [r7, #13]
  MPU_InitStruct.IsCacheable = MPU_ACCESS_NOT_CACHEABLE;
 8000c46:	2300      	movs	r3, #0
 8000c48:	73bb      	strb	r3, [r7, #14]
  MPU_InitStruct.IsBufferable = MPU_ACCESS_NOT_BUFFERABLE;
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	73fb      	strb	r3, [r7, #15]

  HAL_MPU_ConfigRegion(&MPU_InitStruct);
 8000c4e:	463b      	mov	r3, r7
 8000c50:	4618      	mov	r0, r3
 8000c52:	f001 f925 	bl	8001ea0 <HAL_MPU_ConfigRegion>
  /* Enables the MPU */
  HAL_MPU_Enable(MPU_PRIVILEGED_DEFAULT);
 8000c56:	2004      	movs	r0, #4
 8000c58:	f001 f902 	bl	8001e60 <HAL_MPU_Enable>

}
 8000c5c:	bf00      	nop
 8000c5e:	3710      	adds	r7, #16
 8000c60:	46bd      	mov	sp, r7
 8000c62:	bd80      	pop	{r7, pc}

08000c64 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000c64:	b480      	push	{r7}
 8000c66:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000c68:	b672      	cpsid	i
}
 8000c6a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000c6c:	bf00      	nop
 8000c6e:	e7fd      	b.n	8000c6c <Error_Handler+0x8>

08000c70 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c70:	b480      	push	{r7}
 8000c72:	b083      	sub	sp, #12
 8000c74:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c76:	4b0a      	ldr	r3, [pc, #40]	@ (8000ca0 <HAL_MspInit+0x30>)
 8000c78:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c7c:	4a08      	ldr	r2, [pc, #32]	@ (8000ca0 <HAL_MspInit+0x30>)
 8000c7e:	f043 0302 	orr.w	r3, r3, #2
 8000c82:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8000c86:	4b06      	ldr	r3, [pc, #24]	@ (8000ca0 <HAL_MspInit+0x30>)
 8000c88:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8000c8c:	f003 0302 	and.w	r3, r3, #2
 8000c90:	607b      	str	r3, [r7, #4]
 8000c92:	687b      	ldr	r3, [r7, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000c94:	bf00      	nop
 8000c96:	370c      	adds	r7, #12
 8000c98:	46bd      	mov	sp, r7
 8000c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9e:	4770      	bx	lr
 8000ca0:	58024400 	.word	0x58024400

08000ca4 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000ca4:	b580      	push	{r7, lr}
 8000ca6:	b0bc      	sub	sp, #240	@ 0xf0
 8000ca8:	af00      	add	r7, sp, #0
 8000caa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000cac:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000cb0:	2200      	movs	r2, #0
 8000cb2:	601a      	str	r2, [r3, #0]
 8000cb4:	605a      	str	r2, [r3, #4]
 8000cb6:	609a      	str	r2, [r3, #8]
 8000cb8:	60da      	str	r2, [r3, #12]
 8000cba:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8000cbc:	f107 0318 	add.w	r3, r7, #24
 8000cc0:	22c0      	movs	r2, #192	@ 0xc0
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	4618      	mov	r0, r3
 8000cc6:	f009 f809 	bl	8009cdc <memset>
  if(huart->Instance==UART4)
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	681b      	ldr	r3, [r3, #0]
 8000cce:	4aa6      	ldr	r2, [pc, #664]	@ (8000f68 <HAL_UART_MspInit+0x2c4>)
 8000cd0:	4293      	cmp	r3, r2
 8000cd2:	f040 8094 	bne.w	8000dfe <HAL_UART_MspInit+0x15a>

    /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8000cd6:	f04f 0202 	mov.w	r2, #2
 8000cda:	f04f 0300 	mov.w	r3, #0
 8000cde:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart234578ClockSelection = RCC_USART234578CLKSOURCE_D2PCLK1;
 8000ce2:	2300      	movs	r3, #0
 8000ce4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000ce8:	f107 0318 	add.w	r3, r7, #24
 8000cec:	4618      	mov	r0, r3
 8000cee:	f005 f9b1 	bl	8006054 <HAL_RCCEx_PeriphCLKConfig>
 8000cf2:	4603      	mov	r3, r0
 8000cf4:	2b00      	cmp	r3, #0
 8000cf6:	d001      	beq.n	8000cfc <HAL_UART_MspInit+0x58>
    {
      Error_Handler();
 8000cf8:	f7ff ffb4 	bl	8000c64 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8000cfc:	4b9b      	ldr	r3, [pc, #620]	@ (8000f6c <HAL_UART_MspInit+0x2c8>)
 8000cfe:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000d02:	4a9a      	ldr	r2, [pc, #616]	@ (8000f6c <HAL_UART_MspInit+0x2c8>)
 8000d04:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8000d08:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 8000d0c:	4b97      	ldr	r3, [pc, #604]	@ (8000f6c <HAL_UART_MspInit+0x2c8>)
 8000d0e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8000d12:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8000d16:	617b      	str	r3, [r7, #20]
 8000d18:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000d1a:	4b94      	ldr	r3, [pc, #592]	@ (8000f6c <HAL_UART_MspInit+0x2c8>)
 8000d1c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d20:	4a92      	ldr	r2, [pc, #584]	@ (8000f6c <HAL_UART_MspInit+0x2c8>)
 8000d22:	f043 0301 	orr.w	r3, r3, #1
 8000d26:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000d2a:	4b90      	ldr	r3, [pc, #576]	@ (8000f6c <HAL_UART_MspInit+0x2c8>)
 8000d2c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000d30:	f003 0301 	and.w	r3, r3, #1
 8000d34:	613b      	str	r3, [r7, #16]
 8000d36:	693b      	ldr	r3, [r7, #16]
    /**UART4 GPIO Configuration
    PA0     ------> UART4_TX
    PA1     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8000d38:	2301      	movs	r3, #1
 8000d3a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d3e:	2302      	movs	r3, #2
 8000d40:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000d44:	2300      	movs	r3, #0
 8000d46:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d4a:	2303      	movs	r3, #3
 8000d4c:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000d50:	2308      	movs	r3, #8
 8000d52:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d56:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000d5a:	4619      	mov	r1, r3
 8000d5c:	4884      	ldr	r0, [pc, #528]	@ (8000f70 <HAL_UART_MspInit+0x2cc>)
 8000d5e:	f003 ff27 	bl	8004bb0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8000d62:	2302      	movs	r3, #2
 8000d64:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000d68:	2302      	movs	r3, #2
 8000d6a:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000d6e:	2301      	movs	r3, #1
 8000d70:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000d74:	2303      	movs	r3, #3
 8000d76:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 8000d7a:	2308      	movs	r3, #8
 8000d7c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000d80:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000d84:	4619      	mov	r1, r3
 8000d86:	487a      	ldr	r0, [pc, #488]	@ (8000f70 <HAL_UART_MspInit+0x2cc>)
 8000d88:	f003 ff12 	bl	8004bb0 <HAL_GPIO_Init>

    /* UART4 DMA Init */
    /* UART4_RX Init */
    hdma_uart4_rx.Instance = DMA1_Stream2;
 8000d8c:	4b79      	ldr	r3, [pc, #484]	@ (8000f74 <HAL_UART_MspInit+0x2d0>)
 8000d8e:	4a7a      	ldr	r2, [pc, #488]	@ (8000f78 <HAL_UART_MspInit+0x2d4>)
 8000d90:	601a      	str	r2, [r3, #0]
    hdma_uart4_rx.Init.Request = DMA_REQUEST_UART4_RX;
 8000d92:	4b78      	ldr	r3, [pc, #480]	@ (8000f74 <HAL_UART_MspInit+0x2d0>)
 8000d94:	223f      	movs	r2, #63	@ 0x3f
 8000d96:	605a      	str	r2, [r3, #4]
    hdma_uart4_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000d98:	4b76      	ldr	r3, [pc, #472]	@ (8000f74 <HAL_UART_MspInit+0x2d0>)
 8000d9a:	2200      	movs	r2, #0
 8000d9c:	609a      	str	r2, [r3, #8]
    hdma_uart4_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000d9e:	4b75      	ldr	r3, [pc, #468]	@ (8000f74 <HAL_UART_MspInit+0x2d0>)
 8000da0:	2200      	movs	r2, #0
 8000da2:	60da      	str	r2, [r3, #12]
    hdma_uart4_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000da4:	4b73      	ldr	r3, [pc, #460]	@ (8000f74 <HAL_UART_MspInit+0x2d0>)
 8000da6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000daa:	611a      	str	r2, [r3, #16]
    hdma_uart4_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000dac:	4b71      	ldr	r3, [pc, #452]	@ (8000f74 <HAL_UART_MspInit+0x2d0>)
 8000dae:	2200      	movs	r2, #0
 8000db0:	615a      	str	r2, [r3, #20]
    hdma_uart4_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000db2:	4b70      	ldr	r3, [pc, #448]	@ (8000f74 <HAL_UART_MspInit+0x2d0>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	619a      	str	r2, [r3, #24]
    hdma_uart4_rx.Init.Mode = DMA_CIRCULAR;
 8000db8:	4b6e      	ldr	r3, [pc, #440]	@ (8000f74 <HAL_UART_MspInit+0x2d0>)
 8000dba:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8000dbe:	61da      	str	r2, [r3, #28]
    hdma_uart4_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8000dc0:	4b6c      	ldr	r3, [pc, #432]	@ (8000f74 <HAL_UART_MspInit+0x2d0>)
 8000dc2:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8000dc6:	621a      	str	r2, [r3, #32]
    hdma_uart4_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000dc8:	4b6a      	ldr	r3, [pc, #424]	@ (8000f74 <HAL_UART_MspInit+0x2d0>)
 8000dca:	2200      	movs	r2, #0
 8000dcc:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_uart4_rx) != HAL_OK)
 8000dce:	4869      	ldr	r0, [pc, #420]	@ (8000f74 <HAL_UART_MspInit+0x2d0>)
 8000dd0:	f001 f8a6 	bl	8001f20 <HAL_DMA_Init>
 8000dd4:	4603      	mov	r3, r0
 8000dd6:	2b00      	cmp	r3, #0
 8000dd8:	d001      	beq.n	8000dde <HAL_UART_MspInit+0x13a>
    {
      Error_Handler();
 8000dda:	f7ff ff43 	bl	8000c64 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_uart4_rx);
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	4a64      	ldr	r2, [pc, #400]	@ (8000f74 <HAL_UART_MspInit+0x2d0>)
 8000de2:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000de6:	4a63      	ldr	r2, [pc, #396]	@ (8000f74 <HAL_UART_MspInit+0x2d0>)
 8000de8:	687b      	ldr	r3, [r7, #4]
 8000dea:	6393      	str	r3, [r2, #56]	@ 0x38

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8000dec:	2200      	movs	r2, #0
 8000dee:	2100      	movs	r1, #0
 8000df0:	2034      	movs	r0, #52	@ 0x34
 8000df2:	f000 ffe8 	bl	8001dc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8000df6:	2034      	movs	r0, #52	@ 0x34
 8000df8:	f000 ffff 	bl	8001dfa <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN USART1_MspInit 1 */

    /* USER CODE END USART1_MspInit 1 */
  }

}
 8000dfc:	e0af      	b.n	8000f5e <HAL_UART_MspInit+0x2ba>
  else if(huart->Instance==USART1)
 8000dfe:	687b      	ldr	r3, [r7, #4]
 8000e00:	681b      	ldr	r3, [r3, #0]
 8000e02:	4a5e      	ldr	r2, [pc, #376]	@ (8000f7c <HAL_UART_MspInit+0x2d8>)
 8000e04:	4293      	cmp	r3, r2
 8000e06:	f040 80aa 	bne.w	8000f5e <HAL_UART_MspInit+0x2ba>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8000e0a:	f04f 0201 	mov.w	r2, #1
 8000e0e:	f04f 0300 	mov.w	r3, #0
 8000e12:	e9c7 2306 	strd	r2, r3, [r7, #24]
    PeriphClkInitStruct.Usart16ClockSelection = RCC_USART16CLKSOURCE_D2PCLK2;
 8000e16:	2300      	movs	r3, #0
 8000e18:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8000e1c:	f107 0318 	add.w	r3, r7, #24
 8000e20:	4618      	mov	r0, r3
 8000e22:	f005 f917 	bl	8006054 <HAL_RCCEx_PeriphCLKConfig>
 8000e26:	4603      	mov	r3, r0
 8000e28:	2b00      	cmp	r3, #0
 8000e2a:	d001      	beq.n	8000e30 <HAL_UART_MspInit+0x18c>
      Error_Handler();
 8000e2c:	f7ff ff1a 	bl	8000c64 <Error_Handler>
    __HAL_RCC_USART1_CLK_ENABLE();
 8000e30:	4b4e      	ldr	r3, [pc, #312]	@ (8000f6c <HAL_UART_MspInit+0x2c8>)
 8000e32:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000e36:	4a4d      	ldr	r2, [pc, #308]	@ (8000f6c <HAL_UART_MspInit+0x2c8>)
 8000e38:	f043 0310 	orr.w	r3, r3, #16
 8000e3c:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8000e40:	4b4a      	ldr	r3, [pc, #296]	@ (8000f6c <HAL_UART_MspInit+0x2c8>)
 8000e42:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8000e46:	f003 0310 	and.w	r3, r3, #16
 8000e4a:	60fb      	str	r3, [r7, #12]
 8000e4c:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000e4e:	4b47      	ldr	r3, [pc, #284]	@ (8000f6c <HAL_UART_MspInit+0x2c8>)
 8000e50:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e54:	4a45      	ldr	r2, [pc, #276]	@ (8000f6c <HAL_UART_MspInit+0x2c8>)
 8000e56:	f043 0301 	orr.w	r3, r3, #1
 8000e5a:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8000e5e:	4b43      	ldr	r3, [pc, #268]	@ (8000f6c <HAL_UART_MspInit+0x2c8>)
 8000e60:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8000e64:	f003 0301 	and.w	r3, r3, #1
 8000e68:	60bb      	str	r3, [r7, #8]
 8000e6a:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = UART1_TX_Pin|UART1_RX_Pin;
 8000e6c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8000e70:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000e74:	2302      	movs	r3, #2
 8000e76:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000e7a:	2300      	movs	r3, #0
 8000e7c:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000e80:	2300      	movs	r3, #0
 8000e82:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8000e86:	2307      	movs	r3, #7
 8000e88:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e8c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8000e90:	4619      	mov	r1, r3
 8000e92:	4837      	ldr	r0, [pc, #220]	@ (8000f70 <HAL_UART_MspInit+0x2cc>)
 8000e94:	f003 fe8c 	bl	8004bb0 <HAL_GPIO_Init>
    hdma_usart1_rx.Instance = DMA1_Stream0;
 8000e98:	4b39      	ldr	r3, [pc, #228]	@ (8000f80 <HAL_UART_MspInit+0x2dc>)
 8000e9a:	4a3a      	ldr	r2, [pc, #232]	@ (8000f84 <HAL_UART_MspInit+0x2e0>)
 8000e9c:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8000e9e:	4b38      	ldr	r3, [pc, #224]	@ (8000f80 <HAL_UART_MspInit+0x2dc>)
 8000ea0:	2229      	movs	r2, #41	@ 0x29
 8000ea2:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000ea4:	4b36      	ldr	r3, [pc, #216]	@ (8000f80 <HAL_UART_MspInit+0x2dc>)
 8000ea6:	2200      	movs	r2, #0
 8000ea8:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000eaa:	4b35      	ldr	r3, [pc, #212]	@ (8000f80 <HAL_UART_MspInit+0x2dc>)
 8000eac:	2200      	movs	r2, #0
 8000eae:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000eb0:	4b33      	ldr	r3, [pc, #204]	@ (8000f80 <HAL_UART_MspInit+0x2dc>)
 8000eb2:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000eb6:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000eb8:	4b31      	ldr	r3, [pc, #196]	@ (8000f80 <HAL_UART_MspInit+0x2dc>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ebe:	4b30      	ldr	r3, [pc, #192]	@ (8000f80 <HAL_UART_MspInit+0x2dc>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8000ec4:	4b2e      	ldr	r3, [pc, #184]	@ (8000f80 <HAL_UART_MspInit+0x2dc>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000eca:	4b2d      	ldr	r3, [pc, #180]	@ (8000f80 <HAL_UART_MspInit+0x2dc>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000ed0:	4b2b      	ldr	r3, [pc, #172]	@ (8000f80 <HAL_UART_MspInit+0x2dc>)
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8000ed6:	482a      	ldr	r0, [pc, #168]	@ (8000f80 <HAL_UART_MspInit+0x2dc>)
 8000ed8:	f001 f822 	bl	8001f20 <HAL_DMA_Init>
 8000edc:	4603      	mov	r3, r0
 8000ede:	2b00      	cmp	r3, #0
 8000ee0:	d001      	beq.n	8000ee6 <HAL_UART_MspInit+0x242>
      Error_Handler();
 8000ee2:	f7ff febf 	bl	8000c64 <Error_Handler>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8000ee6:	687b      	ldr	r3, [r7, #4]
 8000ee8:	4a25      	ldr	r2, [pc, #148]	@ (8000f80 <HAL_UART_MspInit+0x2dc>)
 8000eea:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8000eee:	4a24      	ldr	r2, [pc, #144]	@ (8000f80 <HAL_UART_MspInit+0x2dc>)
 8000ef0:	687b      	ldr	r3, [r7, #4]
 8000ef2:	6393      	str	r3, [r2, #56]	@ 0x38
    hdma_usart1_tx.Instance = DMA1_Stream1;
 8000ef4:	4b24      	ldr	r3, [pc, #144]	@ (8000f88 <HAL_UART_MspInit+0x2e4>)
 8000ef6:	4a25      	ldr	r2, [pc, #148]	@ (8000f8c <HAL_UART_MspInit+0x2e8>)
 8000ef8:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8000efa:	4b23      	ldr	r3, [pc, #140]	@ (8000f88 <HAL_UART_MspInit+0x2e4>)
 8000efc:	222a      	movs	r2, #42	@ 0x2a
 8000efe:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000f00:	4b21      	ldr	r3, [pc, #132]	@ (8000f88 <HAL_UART_MspInit+0x2e4>)
 8000f02:	2240      	movs	r2, #64	@ 0x40
 8000f04:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000f06:	4b20      	ldr	r3, [pc, #128]	@ (8000f88 <HAL_UART_MspInit+0x2e4>)
 8000f08:	2200      	movs	r2, #0
 8000f0a:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000f0c:	4b1e      	ldr	r3, [pc, #120]	@ (8000f88 <HAL_UART_MspInit+0x2e4>)
 8000f0e:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8000f12:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000f14:	4b1c      	ldr	r3, [pc, #112]	@ (8000f88 <HAL_UART_MspInit+0x2e4>)
 8000f16:	2200      	movs	r2, #0
 8000f18:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000f1a:	4b1b      	ldr	r3, [pc, #108]	@ (8000f88 <HAL_UART_MspInit+0x2e4>)
 8000f1c:	2200      	movs	r2, #0
 8000f1e:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8000f20:	4b19      	ldr	r3, [pc, #100]	@ (8000f88 <HAL_UART_MspInit+0x2e4>)
 8000f22:	2200      	movs	r2, #0
 8000f24:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000f26:	4b18      	ldr	r3, [pc, #96]	@ (8000f88 <HAL_UART_MspInit+0x2e4>)
 8000f28:	2200      	movs	r2, #0
 8000f2a:	621a      	str	r2, [r3, #32]
    hdma_usart1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000f2c:	4b16      	ldr	r3, [pc, #88]	@ (8000f88 <HAL_UART_MspInit+0x2e4>)
 8000f2e:	2200      	movs	r2, #0
 8000f30:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8000f32:	4815      	ldr	r0, [pc, #84]	@ (8000f88 <HAL_UART_MspInit+0x2e4>)
 8000f34:	f000 fff4 	bl	8001f20 <HAL_DMA_Init>
 8000f38:	4603      	mov	r3, r0
 8000f3a:	2b00      	cmp	r3, #0
 8000f3c:	d001      	beq.n	8000f42 <HAL_UART_MspInit+0x29e>
      Error_Handler();
 8000f3e:	f7ff fe91 	bl	8000c64 <Error_Handler>
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8000f42:	687b      	ldr	r3, [r7, #4]
 8000f44:	4a10      	ldr	r2, [pc, #64]	@ (8000f88 <HAL_UART_MspInit+0x2e4>)
 8000f46:	67da      	str	r2, [r3, #124]	@ 0x7c
 8000f48:	4a0f      	ldr	r2, [pc, #60]	@ (8000f88 <HAL_UART_MspInit+0x2e4>)
 8000f4a:	687b      	ldr	r3, [r7, #4]
 8000f4c:	6393      	str	r3, [r2, #56]	@ 0x38
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000f4e:	2200      	movs	r2, #0
 8000f50:	2100      	movs	r1, #0
 8000f52:	2025      	movs	r0, #37	@ 0x25
 8000f54:	f000 ff37 	bl	8001dc6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000f58:	2025      	movs	r0, #37	@ 0x25
 8000f5a:	f000 ff4e 	bl	8001dfa <HAL_NVIC_EnableIRQ>
}
 8000f5e:	bf00      	nop
 8000f60:	37f0      	adds	r7, #240	@ 0xf0
 8000f62:	46bd      	mov	sp, r7
 8000f64:	bd80      	pop	{r7, pc}
 8000f66:	bf00      	nop
 8000f68:	40004c00 	.word	0x40004c00
 8000f6c:	58024400 	.word	0x58024400
 8000f70:	58020000 	.word	0x58020000
 8000f74:	24000154 	.word	0x24000154
 8000f78:	40020040 	.word	0x40020040
 8000f7c:	40011000 	.word	0x40011000
 8000f80:	240001cc 	.word	0x240001cc
 8000f84:	40020010 	.word	0x40020010
 8000f88:	24000244 	.word	0x24000244
 8000f8c:	40020028 	.word	0x40020028

08000f90 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000f90:	b480      	push	{r7}
 8000f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000f94:	bf00      	nop
 8000f96:	e7fd      	b.n	8000f94 <NMI_Handler+0x4>

08000f98 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000f98:	b480      	push	{r7}
 8000f9a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000f9c:	bf00      	nop
 8000f9e:	e7fd      	b.n	8000f9c <HardFault_Handler+0x4>

08000fa0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000fa0:	b480      	push	{r7}
 8000fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000fa4:	bf00      	nop
 8000fa6:	e7fd      	b.n	8000fa4 <MemManage_Handler+0x4>

08000fa8 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000fa8:	b480      	push	{r7}
 8000faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000fac:	bf00      	nop
 8000fae:	e7fd      	b.n	8000fac <BusFault_Handler+0x4>

08000fb0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000fb4:	bf00      	nop
 8000fb6:	e7fd      	b.n	8000fb4 <UsageFault_Handler+0x4>

08000fb8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000fb8:	b480      	push	{r7}
 8000fba:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000fbc:	bf00      	nop
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr

08000fc6 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000fc6:	b480      	push	{r7}
 8000fc8:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000fca:	bf00      	nop
 8000fcc:	46bd      	mov	sp, r7
 8000fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fd2:	4770      	bx	lr

08000fd4 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000fd4:	b480      	push	{r7}
 8000fd6:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000fd8:	bf00      	nop
 8000fda:	46bd      	mov	sp, r7
 8000fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fe0:	4770      	bx	lr

08000fe2 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000fe2:	b580      	push	{r7, lr}
 8000fe4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000fe6:	f000 fdad 	bl	8001b44 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000fea:	bf00      	nop
 8000fec:	bd80      	pop	{r7, pc}
	...

08000ff0 <DMA1_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA1 stream0 global interrupt.
  */
void DMA1_Stream0_IRQHandler(void)
{
 8000ff0:	b580      	push	{r7, lr}
 8000ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream0_IRQn 0 */

  /* USER CODE END DMA1_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8000ff4:	4802      	ldr	r0, [pc, #8]	@ (8001000 <DMA1_Stream0_IRQHandler+0x10>)
 8000ff6:	f002 fabd 	bl	8003574 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream0_IRQn 1 */

  /* USER CODE END DMA1_Stream0_IRQn 1 */
}
 8000ffa:	bf00      	nop
 8000ffc:	bd80      	pop	{r7, pc}
 8000ffe:	bf00      	nop
 8001000:	240001cc 	.word	0x240001cc

08001004 <DMA1_Stream1_IRQHandler>:

/**
  * @brief This function handles DMA1 stream1 global interrupt.
  */
void DMA1_Stream1_IRQHandler(void)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream1_IRQn 0 */

  /* USER CODE END DMA1_Stream1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001008:	4802      	ldr	r0, [pc, #8]	@ (8001014 <DMA1_Stream1_IRQHandler+0x10>)
 800100a:	f002 fab3 	bl	8003574 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream1_IRQn 1 */

  /* USER CODE END DMA1_Stream1_IRQn 1 */
}
 800100e:	bf00      	nop
 8001010:	bd80      	pop	{r7, pc}
 8001012:	bf00      	nop
 8001014:	24000244 	.word	0x24000244

08001018 <DMA1_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA1 stream2 global interrupt.
  */
void DMA1_Stream2_IRQHandler(void)
{
 8001018:	b580      	push	{r7, lr}
 800101a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream2_IRQn 0 */

  /* USER CODE END DMA1_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_uart4_rx);
 800101c:	4802      	ldr	r0, [pc, #8]	@ (8001028 <DMA1_Stream2_IRQHandler+0x10>)
 800101e:	f002 faa9 	bl	8003574 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream2_IRQn 1 */

  /* USER CODE END DMA1_Stream2_IRQn 1 */
}
 8001022:	bf00      	nop
 8001024:	bd80      	pop	{r7, pc}
 8001026:	bf00      	nop
 8001028:	24000154 	.word	0x24000154

0800102c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001030:	4802      	ldr	r0, [pc, #8]	@ (800103c <USART1_IRQHandler+0x10>)
 8001032:	f006 ff6d 	bl	8007f10 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001036:	bf00      	nop
 8001038:	bd80      	pop	{r7, pc}
 800103a:	bf00      	nop
 800103c:	240000c0 	.word	0x240000c0

08001040 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001040:	b580      	push	{r7, lr}
 8001042:	b082      	sub	sp, #8
 8001044:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */
  /* Check for IDLE line interrupt (for DMA + IDLE mode) */
  if (__HAL_UART_GET_FLAG(&huart4, UART_FLAG_IDLE) != RESET) {
 8001046:	4b4e      	ldr	r3, [pc, #312]	@ (8001180 <UART4_IRQHandler+0x140>)
 8001048:	681b      	ldr	r3, [r3, #0]
 800104a:	69db      	ldr	r3, [r3, #28]
 800104c:	f003 0310 	and.w	r3, r3, #16
 8001050:	2b10      	cmp	r3, #16
 8001052:	f040 808d 	bne.w	8001170 <UART4_IRQHandler+0x130>
    /* Clear IDLE flag - MUST be cleared */
    __HAL_UART_CLEAR_IDLEFLAG(&huart4);
 8001056:	4b4a      	ldr	r3, [pc, #296]	@ (8001180 <UART4_IRQHandler+0x140>)
 8001058:	681b      	ldr	r3, [r3, #0]
 800105a:	2210      	movs	r2, #16
 800105c:	621a      	str	r2, [r3, #32]
    /* HAL_UART_Receive_DMA doesn't automatically trigger RxEventCallback */
    extern void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size);
    
    /* Calculate received size from DMA counter */
    /* RX_DMA_BUFFER_SIZE is defined in UARTComm.h (4096 bytes) */
    uint16_t received_size = RX_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(huart4.hdmarx);
 800105e:	4b48      	ldr	r3, [pc, #288]	@ (8001180 <UART4_IRQHandler+0x140>)
 8001060:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001064:	681b      	ldr	r3, [r3, #0]
 8001066:	4a47      	ldr	r2, [pc, #284]	@ (8001184 <UART4_IRQHandler+0x144>)
 8001068:	4293      	cmp	r3, r2
 800106a:	d068      	beq.n	800113e <UART4_IRQHandler+0xfe>
 800106c:	4b44      	ldr	r3, [pc, #272]	@ (8001180 <UART4_IRQHandler+0x140>)
 800106e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001072:	681b      	ldr	r3, [r3, #0]
 8001074:	4a44      	ldr	r2, [pc, #272]	@ (8001188 <UART4_IRQHandler+0x148>)
 8001076:	4293      	cmp	r3, r2
 8001078:	d061      	beq.n	800113e <UART4_IRQHandler+0xfe>
 800107a:	4b41      	ldr	r3, [pc, #260]	@ (8001180 <UART4_IRQHandler+0x140>)
 800107c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001080:	681b      	ldr	r3, [r3, #0]
 8001082:	4a42      	ldr	r2, [pc, #264]	@ (800118c <UART4_IRQHandler+0x14c>)
 8001084:	4293      	cmp	r3, r2
 8001086:	d05a      	beq.n	800113e <UART4_IRQHandler+0xfe>
 8001088:	4b3d      	ldr	r3, [pc, #244]	@ (8001180 <UART4_IRQHandler+0x140>)
 800108a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800108e:	681b      	ldr	r3, [r3, #0]
 8001090:	4a3f      	ldr	r2, [pc, #252]	@ (8001190 <UART4_IRQHandler+0x150>)
 8001092:	4293      	cmp	r3, r2
 8001094:	d053      	beq.n	800113e <UART4_IRQHandler+0xfe>
 8001096:	4b3a      	ldr	r3, [pc, #232]	@ (8001180 <UART4_IRQHandler+0x140>)
 8001098:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	4a3d      	ldr	r2, [pc, #244]	@ (8001194 <UART4_IRQHandler+0x154>)
 80010a0:	4293      	cmp	r3, r2
 80010a2:	d04c      	beq.n	800113e <UART4_IRQHandler+0xfe>
 80010a4:	4b36      	ldr	r3, [pc, #216]	@ (8001180 <UART4_IRQHandler+0x140>)
 80010a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80010aa:	681b      	ldr	r3, [r3, #0]
 80010ac:	4a3a      	ldr	r2, [pc, #232]	@ (8001198 <UART4_IRQHandler+0x158>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d045      	beq.n	800113e <UART4_IRQHandler+0xfe>
 80010b2:	4b33      	ldr	r3, [pc, #204]	@ (8001180 <UART4_IRQHandler+0x140>)
 80010b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80010b8:	681b      	ldr	r3, [r3, #0]
 80010ba:	4a38      	ldr	r2, [pc, #224]	@ (800119c <UART4_IRQHandler+0x15c>)
 80010bc:	4293      	cmp	r3, r2
 80010be:	d03e      	beq.n	800113e <UART4_IRQHandler+0xfe>
 80010c0:	4b2f      	ldr	r3, [pc, #188]	@ (8001180 <UART4_IRQHandler+0x140>)
 80010c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80010c6:	681b      	ldr	r3, [r3, #0]
 80010c8:	4a35      	ldr	r2, [pc, #212]	@ (80011a0 <UART4_IRQHandler+0x160>)
 80010ca:	4293      	cmp	r3, r2
 80010cc:	d037      	beq.n	800113e <UART4_IRQHandler+0xfe>
 80010ce:	4b2c      	ldr	r3, [pc, #176]	@ (8001180 <UART4_IRQHandler+0x140>)
 80010d0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80010d4:	681b      	ldr	r3, [r3, #0]
 80010d6:	4a33      	ldr	r2, [pc, #204]	@ (80011a4 <UART4_IRQHandler+0x164>)
 80010d8:	4293      	cmp	r3, r2
 80010da:	d030      	beq.n	800113e <UART4_IRQHandler+0xfe>
 80010dc:	4b28      	ldr	r3, [pc, #160]	@ (8001180 <UART4_IRQHandler+0x140>)
 80010de:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80010e2:	681b      	ldr	r3, [r3, #0]
 80010e4:	4a30      	ldr	r2, [pc, #192]	@ (80011a8 <UART4_IRQHandler+0x168>)
 80010e6:	4293      	cmp	r3, r2
 80010e8:	d029      	beq.n	800113e <UART4_IRQHandler+0xfe>
 80010ea:	4b25      	ldr	r3, [pc, #148]	@ (8001180 <UART4_IRQHandler+0x140>)
 80010ec:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80010f0:	681b      	ldr	r3, [r3, #0]
 80010f2:	4a2e      	ldr	r2, [pc, #184]	@ (80011ac <UART4_IRQHandler+0x16c>)
 80010f4:	4293      	cmp	r3, r2
 80010f6:	d022      	beq.n	800113e <UART4_IRQHandler+0xfe>
 80010f8:	4b21      	ldr	r3, [pc, #132]	@ (8001180 <UART4_IRQHandler+0x140>)
 80010fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80010fe:	681b      	ldr	r3, [r3, #0]
 8001100:	4a2b      	ldr	r2, [pc, #172]	@ (80011b0 <UART4_IRQHandler+0x170>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d01b      	beq.n	800113e <UART4_IRQHandler+0xfe>
 8001106:	4b1e      	ldr	r3, [pc, #120]	@ (8001180 <UART4_IRQHandler+0x140>)
 8001108:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800110c:	681b      	ldr	r3, [r3, #0]
 800110e:	4a29      	ldr	r2, [pc, #164]	@ (80011b4 <UART4_IRQHandler+0x174>)
 8001110:	4293      	cmp	r3, r2
 8001112:	d014      	beq.n	800113e <UART4_IRQHandler+0xfe>
 8001114:	4b1a      	ldr	r3, [pc, #104]	@ (8001180 <UART4_IRQHandler+0x140>)
 8001116:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800111a:	681b      	ldr	r3, [r3, #0]
 800111c:	4a26      	ldr	r2, [pc, #152]	@ (80011b8 <UART4_IRQHandler+0x178>)
 800111e:	4293      	cmp	r3, r2
 8001120:	d00d      	beq.n	800113e <UART4_IRQHandler+0xfe>
 8001122:	4b17      	ldr	r3, [pc, #92]	@ (8001180 <UART4_IRQHandler+0x140>)
 8001124:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001128:	681b      	ldr	r3, [r3, #0]
 800112a:	4a24      	ldr	r2, [pc, #144]	@ (80011bc <UART4_IRQHandler+0x17c>)
 800112c:	4293      	cmp	r3, r2
 800112e:	d006      	beq.n	800113e <UART4_IRQHandler+0xfe>
 8001130:	4b13      	ldr	r3, [pc, #76]	@ (8001180 <UART4_IRQHandler+0x140>)
 8001132:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001136:	681b      	ldr	r3, [r3, #0]
 8001138:	4a21      	ldr	r2, [pc, #132]	@ (80011c0 <UART4_IRQHandler+0x180>)
 800113a:	4293      	cmp	r3, r2
 800113c:	d109      	bne.n	8001152 <UART4_IRQHandler+0x112>
 800113e:	4b10      	ldr	r3, [pc, #64]	@ (8001180 <UART4_IRQHandler+0x140>)
 8001140:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001144:	681b      	ldr	r3, [r3, #0]
 8001146:	685b      	ldr	r3, [r3, #4]
 8001148:	b29b      	uxth	r3, r3
 800114a:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 800114e:	b29b      	uxth	r3, r3
 8001150:	e008      	b.n	8001164 <UART4_IRQHandler+0x124>
 8001152:	4b0b      	ldr	r3, [pc, #44]	@ (8001180 <UART4_IRQHandler+0x140>)
 8001154:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001158:	681b      	ldr	r3, [r3, #0]
 800115a:	685b      	ldr	r3, [r3, #4]
 800115c:	b29b      	uxth	r3, r3
 800115e:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8001162:	b29b      	uxth	r3, r3
 8001164:	80fb      	strh	r3, [r7, #6]
    HAL_UARTEx_RxEventCallback(&huart4, received_size);
 8001166:	88fb      	ldrh	r3, [r7, #6]
 8001168:	4619      	mov	r1, r3
 800116a:	4805      	ldr	r0, [pc, #20]	@ (8001180 <UART4_IRQHandler+0x140>)
 800116c:	f000 fb7e 	bl	800186c <HAL_UARTEx_RxEventCallback>
  }
  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001170:	4803      	ldr	r0, [pc, #12]	@ (8001180 <UART4_IRQHandler+0x140>)
 8001172:	f006 fecd 	bl	8007f10 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001176:	bf00      	nop
 8001178:	3708      	adds	r7, #8
 800117a:	46bd      	mov	sp, r7
 800117c:	bd80      	pop	{r7, pc}
 800117e:	bf00      	nop
 8001180:	2400002c 	.word	0x2400002c
 8001184:	40020010 	.word	0x40020010
 8001188:	40020028 	.word	0x40020028
 800118c:	40020040 	.word	0x40020040
 8001190:	40020058 	.word	0x40020058
 8001194:	40020070 	.word	0x40020070
 8001198:	40020088 	.word	0x40020088
 800119c:	400200a0 	.word	0x400200a0
 80011a0:	400200b8 	.word	0x400200b8
 80011a4:	40020410 	.word	0x40020410
 80011a8:	40020428 	.word	0x40020428
 80011ac:	40020440 	.word	0x40020440
 80011b0:	40020458 	.word	0x40020458
 80011b4:	40020470 	.word	0x40020470
 80011b8:	40020488 	.word	0x40020488
 80011bc:	400204a0 	.word	0x400204a0
 80011c0:	400204b8 	.word	0x400204b8

080011c4 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack      /* set stack pointer */
 80011c4:	f8df d038 	ldr.w	sp, [pc, #56]	@ 8001200 <LoopFillZerobss+0xe>

/* Call the ExitRun0Mode function to configure the power supply */
  bl  ExitRun0Mode
 80011c8:	f7ff faca 	bl	8000760 <ExitRun0Mode>
/* Call the clock system initialization function.*/
  bl  SystemInit
 80011cc:	f7ff fa1a 	bl	8000604 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80011d0:	480c      	ldr	r0, [pc, #48]	@ (8001204 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80011d2:	490d      	ldr	r1, [pc, #52]	@ (8001208 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80011d4:	4a0d      	ldr	r2, [pc, #52]	@ (800120c <LoopFillZerobss+0x1a>)
  movs r3, #0
 80011d6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80011d8:	e002      	b.n	80011e0 <LoopCopyDataInit>

080011da <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80011da:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80011dc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80011de:	3304      	adds	r3, #4

080011e0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80011e0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80011e2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80011e4:	d3f9      	bcc.n	80011da <CopyDataInit>
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80011e6:	4a0a      	ldr	r2, [pc, #40]	@ (8001210 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80011e8:	4c0a      	ldr	r4, [pc, #40]	@ (8001214 <LoopFillZerobss+0x22>)
  movs r3, #0
 80011ea:	2300      	movs	r3, #0
  b LoopFillZerobss
 80011ec:	e001      	b.n	80011f2 <LoopFillZerobss>

080011ee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80011ee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011f0:	3204      	adds	r2, #4

080011f2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011f2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011f4:	d3fb      	bcc.n	80011ee <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80011f6:	f008 fd79 	bl	8009cec <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011fa:	f7ff fac9 	bl	8000790 <main>
  bx  lr
 80011fe:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8001200:	24080000 	.word	0x24080000
  ldr r0, =_sdata
 8001204:	24000000 	.word	0x24000000
  ldr r1, =_edata
 8001208:	24000010 	.word	0x24000010
  ldr r2, =_sidata
 800120c:	08009d9c 	.word	0x08009d9c
  ldr r2, =_sbss
 8001210:	24000010 	.word	0x24000010
  ldr r4, =_ebss
 8001214:	24007fb0 	.word	0x24007fb0

08001218 <ADC3_IRQHandler>:
 * @retval None
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8001218:	e7fe      	b.n	8001218 <ADC3_IRQHandler>
	...

0800121c <GetChannelIndex>:
static bool ParseI400Packet(uint16_t channel_idx, uint8_t *packet_data);
static void ProcessDmaBuffer(uint16_t channel_idx);

/* Helper Functions */
static uint16_t GetChannelIndex(uint16_t Channel)
{
 800121c:	b480      	push	{r7}
 800121e:	b083      	sub	sp, #12
 8001220:	af00      	add	r7, sp, #0
 8001222:	4603      	mov	r3, r0
 8001224:	80fb      	strh	r3, [r7, #6]
    switch (Channel) {
 8001226:	88fb      	ldrh	r3, [r7, #6]
 8001228:	f5a3 7396 	sub.w	r3, r3, #300	@ 0x12c
 800122c:	2b05      	cmp	r3, #5
 800122e:	d819      	bhi.n	8001264 <GetChannelIndex+0x48>
 8001230:	a201      	add	r2, pc, #4	@ (adr r2, 8001238 <GetChannelIndex+0x1c>)
 8001232:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001236:	bf00      	nop
 8001238:	08001251 	.word	0x08001251
 800123c:	08001255 	.word	0x08001255
 8001240:	08001261 	.word	0x08001261
 8001244:	08001259 	.word	0x08001259
 8001248:	08001265 	.word	0x08001265
 800124c:	0800125d 	.word	0x0800125d
        case UART_UMBILICAL: return UART_CH_UMBILICAL;
 8001250:	2300      	movs	r3, #0
 8001252:	e008      	b.n	8001266 <GetChannelIndex+0x4a>
        case UART_RPI: return UART_CH_RPI;
 8001254:	2302      	movs	r3, #2
 8001256:	e006      	b.n	8001266 <GetChannelIndex+0x4a>
        case UART_IMU: return UART_CH_IMU;
 8001258:	2303      	movs	r3, #3
 800125a:	e004      	b.n	8001266 <GetChannelIndex+0x4a>
        case UART_CERTUS: return UART_CH_CERTUS;
 800125c:	2304      	movs	r3, #4
 800125e:	e002      	b.n	8001266 <GetChannelIndex+0x4a>
        case UART_GPS: return UART_CH_GPS;
 8001260:	2305      	movs	r3, #5
 8001262:	e000      	b.n	8001266 <GetChannelIndex+0x4a>
        default: return UART_CHANNEL_MAX;
 8001264:	2307      	movs	r3, #7
    }
}
 8001266:	4618      	mov	r0, r3
 8001268:	370c      	adds	r7, #12
 800126a:	46bd      	mov	sp, r7
 800126c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001270:	4770      	bx	lr
 8001272:	bf00      	nop

08001274 <InitChannelMapping>:

static void InitChannelMapping(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
    /* UART1 (UMBILICAL) */
    uart_instances[0].huart = &huart1;
 8001278:	4b11      	ldr	r3, [pc, #68]	@ (80012c0 <InitChannelMapping+0x4c>)
 800127a:	4a12      	ldr	r2, [pc, #72]	@ (80012c4 <InitChannelMapping+0x50>)
 800127c:	601a      	str	r2, [r3, #0]
    uart_instances[0].hdma_rx = &hdma_usart1_rx;
 800127e:	4b10      	ldr	r3, [pc, #64]	@ (80012c0 <InitChannelMapping+0x4c>)
 8001280:	4a11      	ldr	r2, [pc, #68]	@ (80012c8 <InitChannelMapping+0x54>)
 8001282:	605a      	str	r2, [r3, #4]
    uart_instances[0].hdma_tx = &hdma_usart1_tx;
 8001284:	4b0e      	ldr	r3, [pc, #56]	@ (80012c0 <InitChannelMapping+0x4c>)
 8001286:	4a11      	ldr	r2, [pc, #68]	@ (80012cc <InitChannelMapping+0x58>)
 8001288:	609a      	str	r2, [r3, #8]
    
    /* UART4 (IMU) */
    uart_instances[3].huart = &huart4;
 800128a:	4b0d      	ldr	r3, [pc, #52]	@ (80012c0 <InitChannelMapping+0x4c>)
 800128c:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 8001290:	461a      	mov	r2, r3
 8001292:	4b0f      	ldr	r3, [pc, #60]	@ (80012d0 <InitChannelMapping+0x5c>)
 8001294:	f8c2 3558 	str.w	r3, [r2, #1368]	@ 0x558
    uart_instances[3].hdma_rx = &hdma_uart4_rx;
 8001298:	4b09      	ldr	r3, [pc, #36]	@ (80012c0 <InitChannelMapping+0x4c>)
 800129a:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 800129e:	461a      	mov	r2, r3
 80012a0:	4b0c      	ldr	r3, [pc, #48]	@ (80012d4 <InitChannelMapping+0x60>)
 80012a2:	f8c2 355c 	str.w	r3, [r2, #1372]	@ 0x55c
    uart_instances[3].hdma_tx = &hdma_uart4_tx;
 80012a6:	4b06      	ldr	r3, [pc, #24]	@ (80012c0 <InitChannelMapping+0x4c>)
 80012a8:	f503 5340 	add.w	r3, r3, #12288	@ 0x3000
 80012ac:	461a      	mov	r2, r3
 80012ae:	4b0a      	ldr	r3, [pc, #40]	@ (80012d8 <InitChannelMapping+0x64>)
 80012b0:	f8c2 3560 	str.w	r3, [r2, #1376]	@ 0x560
}
 80012b4:	bf00      	nop
 80012b6:	46bd      	mov	sp, r7
 80012b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012bc:	4770      	bx	lr
 80012be:	bf00      	nop
 80012c0:	24000334 	.word	0x24000334
 80012c4:	240000c0 	.word	0x240000c0
 80012c8:	240001cc 	.word	0x240001cc
 80012cc:	24000244 	.word	0x24000244
 80012d0:	2400002c 	.word	0x2400002c
 80012d4:	24000154 	.word	0x24000154
 80012d8:	240002bc 	.word	0x240002bc

080012dc <ProcessDmaBuffer>:
 * This function processes new data in DMA circular buffer
 * 
 * @param channel_idx: UART channel index
 */
static void ProcessDmaBuffer(uint16_t channel_idx)
{
 80012dc:	b580      	push	{r7, lr}
 80012de:	b094      	sub	sp, #80	@ 0x50
 80012e0:	af00      	add	r7, sp, #0
 80012e2:	4603      	mov	r3, r0
 80012e4:	80fb      	strh	r3, [r7, #6]
    UART_Instance_t *inst = &uart_instances[channel_idx];
 80012e6:	88fb      	ldrh	r3, [r7, #6]
 80012e8:	f241 12c8 	movw	r2, #4552	@ 0x11c8
 80012ec:	fb02 f303 	mul.w	r3, r2, r3
 80012f0:	4a9c      	ldr	r2, [pc, #624]	@ (8001564 <ProcessDmaBuffer+0x288>)
 80012f2:	4413      	add	r3, r2
 80012f4:	643b      	str	r3, [r7, #64]	@ 0x40
    
    if (channel_idx != UART_CH_IMU) return;
 80012f6:	88fb      	ldrh	r3, [r7, #6]
 80012f8:	2b03      	cmp	r3, #3
 80012fa:	f040 81ed 	bne.w	80016d8 <ProcessDmaBuffer+0x3fc>

    /* Get current DMA position */
    uint16_t current_pos = RX_DMA_BUFFER_SIZE - __HAL_DMA_GET_COUNTER(inst->huart->hdmarx);
 80012fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001300:	681b      	ldr	r3, [r3, #0]
 8001302:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001306:	681b      	ldr	r3, [r3, #0]
 8001308:	4a97      	ldr	r2, [pc, #604]	@ (8001568 <ProcessDmaBuffer+0x28c>)
 800130a:	4293      	cmp	r3, r2
 800130c:	d077      	beq.n	80013fe <ProcessDmaBuffer+0x122>
 800130e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001310:	681b      	ldr	r3, [r3, #0]
 8001312:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001316:	681b      	ldr	r3, [r3, #0]
 8001318:	4a94      	ldr	r2, [pc, #592]	@ (800156c <ProcessDmaBuffer+0x290>)
 800131a:	4293      	cmp	r3, r2
 800131c:	d06f      	beq.n	80013fe <ProcessDmaBuffer+0x122>
 800131e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a91      	ldr	r2, [pc, #580]	@ (8001570 <ProcessDmaBuffer+0x294>)
 800132a:	4293      	cmp	r3, r2
 800132c:	d067      	beq.n	80013fe <ProcessDmaBuffer+0x122>
 800132e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001330:	681b      	ldr	r3, [r3, #0]
 8001332:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001336:	681b      	ldr	r3, [r3, #0]
 8001338:	4a8e      	ldr	r2, [pc, #568]	@ (8001574 <ProcessDmaBuffer+0x298>)
 800133a:	4293      	cmp	r3, r2
 800133c:	d05f      	beq.n	80013fe <ProcessDmaBuffer+0x122>
 800133e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001340:	681b      	ldr	r3, [r3, #0]
 8001342:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	4a8b      	ldr	r2, [pc, #556]	@ (8001578 <ProcessDmaBuffer+0x29c>)
 800134a:	4293      	cmp	r3, r2
 800134c:	d057      	beq.n	80013fe <ProcessDmaBuffer+0x122>
 800134e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001350:	681b      	ldr	r3, [r3, #0]
 8001352:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001356:	681b      	ldr	r3, [r3, #0]
 8001358:	4a88      	ldr	r2, [pc, #544]	@ (800157c <ProcessDmaBuffer+0x2a0>)
 800135a:	4293      	cmp	r3, r2
 800135c:	d04f      	beq.n	80013fe <ProcessDmaBuffer+0x122>
 800135e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001366:	681b      	ldr	r3, [r3, #0]
 8001368:	4a85      	ldr	r2, [pc, #532]	@ (8001580 <ProcessDmaBuffer+0x2a4>)
 800136a:	4293      	cmp	r3, r2
 800136c:	d047      	beq.n	80013fe <ProcessDmaBuffer+0x122>
 800136e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001370:	681b      	ldr	r3, [r3, #0]
 8001372:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001376:	681b      	ldr	r3, [r3, #0]
 8001378:	4a82      	ldr	r2, [pc, #520]	@ (8001584 <ProcessDmaBuffer+0x2a8>)
 800137a:	4293      	cmp	r3, r2
 800137c:	d03f      	beq.n	80013fe <ProcessDmaBuffer+0x122>
 800137e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001380:	681b      	ldr	r3, [r3, #0]
 8001382:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001386:	681b      	ldr	r3, [r3, #0]
 8001388:	4a7f      	ldr	r2, [pc, #508]	@ (8001588 <ProcessDmaBuffer+0x2ac>)
 800138a:	4293      	cmp	r3, r2
 800138c:	d037      	beq.n	80013fe <ProcessDmaBuffer+0x122>
 800138e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001390:	681b      	ldr	r3, [r3, #0]
 8001392:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001396:	681b      	ldr	r3, [r3, #0]
 8001398:	4a7c      	ldr	r2, [pc, #496]	@ (800158c <ProcessDmaBuffer+0x2b0>)
 800139a:	4293      	cmp	r3, r2
 800139c:	d02f      	beq.n	80013fe <ProcessDmaBuffer+0x122>
 800139e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80013a0:	681b      	ldr	r3, [r3, #0]
 80013a2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013a6:	681b      	ldr	r3, [r3, #0]
 80013a8:	4a79      	ldr	r2, [pc, #484]	@ (8001590 <ProcessDmaBuffer+0x2b4>)
 80013aa:	4293      	cmp	r3, r2
 80013ac:	d027      	beq.n	80013fe <ProcessDmaBuffer+0x122>
 80013ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80013b0:	681b      	ldr	r3, [r3, #0]
 80013b2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013b6:	681b      	ldr	r3, [r3, #0]
 80013b8:	4a76      	ldr	r2, [pc, #472]	@ (8001594 <ProcessDmaBuffer+0x2b8>)
 80013ba:	4293      	cmp	r3, r2
 80013bc:	d01f      	beq.n	80013fe <ProcessDmaBuffer+0x122>
 80013be:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013c6:	681b      	ldr	r3, [r3, #0]
 80013c8:	4a73      	ldr	r2, [pc, #460]	@ (8001598 <ProcessDmaBuffer+0x2bc>)
 80013ca:	4293      	cmp	r3, r2
 80013cc:	d017      	beq.n	80013fe <ProcessDmaBuffer+0x122>
 80013ce:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013d6:	681b      	ldr	r3, [r3, #0]
 80013d8:	4a70      	ldr	r2, [pc, #448]	@ (800159c <ProcessDmaBuffer+0x2c0>)
 80013da:	4293      	cmp	r3, r2
 80013dc:	d00f      	beq.n	80013fe <ProcessDmaBuffer+0x122>
 80013de:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013e6:	681b      	ldr	r3, [r3, #0]
 80013e8:	4a6d      	ldr	r2, [pc, #436]	@ (80015a0 <ProcessDmaBuffer+0x2c4>)
 80013ea:	4293      	cmp	r3, r2
 80013ec:	d007      	beq.n	80013fe <ProcessDmaBuffer+0x122>
 80013ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80013f0:	681b      	ldr	r3, [r3, #0]
 80013f2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80013f6:	681b      	ldr	r3, [r3, #0]
 80013f8:	4a6a      	ldr	r2, [pc, #424]	@ (80015a4 <ProcessDmaBuffer+0x2c8>)
 80013fa:	4293      	cmp	r3, r2
 80013fc:	d10a      	bne.n	8001414 <ProcessDmaBuffer+0x138>
 80013fe:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001400:	681b      	ldr	r3, [r3, #0]
 8001402:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001406:	681b      	ldr	r3, [r3, #0]
 8001408:	685b      	ldr	r3, [r3, #4]
 800140a:	b29b      	uxth	r3, r3
 800140c:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8001410:	b29b      	uxth	r3, r3
 8001412:	e009      	b.n	8001428 <ProcessDmaBuffer+0x14c>
 8001414:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800141c:	681b      	ldr	r3, [r3, #0]
 800141e:	685b      	ldr	r3, [r3, #4]
 8001420:	b29b      	uxth	r3, r3
 8001422:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8001426:	b29b      	uxth	r3, r3
 8001428:	87fb      	strh	r3, [r7, #62]	@ 0x3e
    inst->rx_dma_current_pos = current_pos;
 800142a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800142c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001430:	461a      	mov	r2, r3
 8001432:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8001434:	81d3      	strh	r3, [r2, #14]

    /* Calculate available bytes to process */
    uint16_t available;
    if (current_pos >= inst->rx_dma_last_pos) {
 8001436:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001438:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800143c:	899b      	ldrh	r3, [r3, #12]
 800143e:	b29b      	uxth	r3, r3
 8001440:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001442:	429a      	cmp	r2, r3
 8001444:	d309      	bcc.n	800145a <ProcessDmaBuffer+0x17e>
        available = current_pos - inst->rx_dma_last_pos;
 8001446:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001448:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800144c:	899b      	ldrh	r3, [r3, #12]
 800144e:	b29b      	uxth	r3, r3
 8001450:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001452:	1ad3      	subs	r3, r2, r3
 8001454:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8001458:	e138      	b.n	80016cc <ProcessDmaBuffer+0x3f0>
    } else {
        available = (RX_DMA_BUFFER_SIZE - inst->rx_dma_last_pos) + current_pos;
 800145a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800145c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001460:	899b      	ldrh	r3, [r3, #12]
 8001462:	b29b      	uxth	r3, r3
 8001464:	8ffa      	ldrh	r2, [r7, #62]	@ 0x3e
 8001466:	1ad3      	subs	r3, r2, r3
 8001468:	b29b      	uxth	r3, r3
 800146a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800146e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    }

    /* Process buffer while we have enough data for a packet header at least */
    while (available >= IMU_PACKET_SIZE) {
 8001472:	e12b      	b.n	80016cc <ProcessDmaBuffer+0x3f0>
        uint16_t pos = inst->rx_dma_last_pos;
 8001474:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001476:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800147a:	899b      	ldrh	r3, [r3, #12]
 800147c:	87bb      	strh	r3, [r7, #60]	@ 0x3c

        /* Check for Sync Byte (0x0E) */
        if (inst->rx_dma_buffer[pos] == IMU_SYNC_BYTE) {
 800147e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001480:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001482:	4413      	add	r3, r2
 8001484:	7b1b      	ldrb	r3, [r3, #12]
 8001486:	2b0e      	cmp	r3, #14
 8001488:	f040 810d 	bne.w	80016a6 <ProcessDmaBuffer+0x3ca>
            /* Found 0x0E, now check for 0xA2 Message ID at next position */
            uint16_t next_pos = (pos + 1) % RX_DMA_BUFFER_SIZE;
 800148c:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 800148e:	3301      	adds	r3, #1
 8001490:	425a      	negs	r2, r3
 8001492:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001496:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800149a:	bf58      	it	pl
 800149c:	4253      	negpl	r3, r2
 800149e:	877b      	strh	r3, [r7, #58]	@ 0x3a
            
            if (inst->rx_dma_buffer[next_pos] == IMU_MSG_ID_NAV) {
 80014a0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 80014a2:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80014a4:	4413      	add	r3, r2
 80014a6:	7b1b      	ldrb	r3, [r3, #12]
 80014a8:	2ba2      	cmp	r3, #162	@ 0xa2
 80014aa:	f040 80dd 	bne.w	8001668 <ProcessDmaBuffer+0x38c>
                /* We have 0x0E and 0xA2. Extract full 44 bytes (handle wrap-around) */
                uint8_t packet[IMU_PACKET_SIZE];
                for (uint16_t i = 0; i < IMU_PACKET_SIZE; i++) {
 80014ae:	2300      	movs	r3, #0
 80014b0:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 80014b4:	e014      	b.n	80014e0 <ProcessDmaBuffer+0x204>
                    packet[i] = inst->rx_dma_buffer[(pos + i) % RX_DMA_BUFFER_SIZE];
 80014b6:	8fba      	ldrh	r2, [r7, #60]	@ 0x3c
 80014b8:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80014bc:	4413      	add	r3, r2
 80014be:	b29b      	uxth	r3, r3
 80014c0:	f3c3 020b 	ubfx	r2, r3, #0, #12
 80014c4:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80014c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80014ca:	440a      	add	r2, r1
 80014cc:	7b12      	ldrb	r2, [r2, #12]
 80014ce:	3350      	adds	r3, #80	@ 0x50
 80014d0:	443b      	add	r3, r7
 80014d2:	f803 2c48 	strb.w	r2, [r3, #-72]
                for (uint16_t i = 0; i < IMU_PACKET_SIZE; i++) {
 80014d6:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80014da:	3301      	adds	r3, #1
 80014dc:	f8a7 304c 	strh.w	r3, [r7, #76]	@ 0x4c
 80014e0:	f8b7 304c 	ldrh.w	r3, [r7, #76]	@ 0x4c
 80014e4:	2b2b      	cmp	r3, #43	@ 0x2b
 80014e6:	d9e6      	bls.n	80014b6 <ProcessDmaBuffer+0x1da>
                }

                /* Verify checksum FIRST using 16-bit Word Sum (Method 3) */
                uint16_t sum = 0;
 80014e8:	2300      	movs	r3, #0
 80014ea:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
                for (uint16_t j = 0; j < (IMU_PACKET_SIZE - 2); j += 2) {
 80014ee:	2300      	movs	r3, #0
 80014f0:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 80014f4:	e01e      	b.n	8001534 <ProcessDmaBuffer+0x258>
                    /* Create 16-bit word using Little Endian (pPacket[i+1] << 8 | pPacket[i]) */
                    uint16_t word = (uint16_t)packet[j] | ((uint16_t)packet[j + 1] << 8);
 80014f6:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 80014fa:	3350      	adds	r3, #80	@ 0x50
 80014fc:	443b      	add	r3, r7
 80014fe:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001502:	b21a      	sxth	r2, r3
 8001504:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001508:	3301      	adds	r3, #1
 800150a:	3350      	adds	r3, #80	@ 0x50
 800150c:	443b      	add	r3, r7
 800150e:	f813 3c48 	ldrb.w	r3, [r3, #-72]
 8001512:	b21b      	sxth	r3, r3
 8001514:	021b      	lsls	r3, r3, #8
 8001516:	b21b      	sxth	r3, r3
 8001518:	4313      	orrs	r3, r2
 800151a:	b21b      	sxth	r3, r3
 800151c:	86fb      	strh	r3, [r7, #54]	@ 0x36
                    sum += word;
 800151e:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8001522:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8001524:	4413      	add	r3, r2
 8001526:	f8a7 304a 	strh.w	r3, [r7, #74]	@ 0x4a
                for (uint16_t j = 0; j < (IMU_PACKET_SIZE - 2); j += 2) {
 800152a:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 800152e:	3302      	adds	r3, #2
 8001530:	f8a7 3048 	strh.w	r3, [r7, #72]	@ 0x48
 8001534:	f8b7 3048 	ldrh.w	r3, [r7, #72]	@ 0x48
 8001538:	2b29      	cmp	r3, #41	@ 0x29
 800153a:	d9dc      	bls.n	80014f6 <ProcessDmaBuffer+0x21a>
                }
                uint16_t received_checksum = (uint16_t)packet[42] | ((uint16_t)packet[43] << 8);
 800153c:	f897 3032 	ldrb.w	r3, [r7, #50]	@ 0x32
 8001540:	b21a      	sxth	r2, r3
 8001542:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8001546:	b21b      	sxth	r3, r3
 8001548:	021b      	lsls	r3, r3, #8
 800154a:	b21b      	sxth	r3, r3
 800154c:	4313      	orrs	r3, r2
 800154e:	b21b      	sxth	r3, r3
 8001550:	873b      	strh	r3, [r7, #56]	@ 0x38

                if (sum == received_checksum) {
 8001552:	f8b7 204a 	ldrh.w	r2, [r7, #74]	@ 0x4a
 8001556:	8f3b      	ldrh	r3, [r7, #56]	@ 0x38
 8001558:	429a      	cmp	r2, r3
 800155a:	d166      	bne.n	800162a <ProcessDmaBuffer+0x34e>
                    /* Valid packet! Update storage and pointers */
                    for (uint16_t j = 0; j < IMU_PACKET_SIZE; j++) {
 800155c:	2300      	movs	r3, #0
 800155e:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 8001562:	e035      	b.n	80015d0 <ProcessDmaBuffer+0x2f4>
 8001564:	24000334 	.word	0x24000334
 8001568:	40020010 	.word	0x40020010
 800156c:	40020028 	.word	0x40020028
 8001570:	40020040 	.word	0x40020040
 8001574:	40020058 	.word	0x40020058
 8001578:	40020070 	.word	0x40020070
 800157c:	40020088 	.word	0x40020088
 8001580:	400200a0 	.word	0x400200a0
 8001584:	400200b8 	.word	0x400200b8
 8001588:	40020410 	.word	0x40020410
 800158c:	40020428 	.word	0x40020428
 8001590:	40020440 	.word	0x40020440
 8001594:	40020458 	.word	0x40020458
 8001598:	40020470 	.word	0x40020470
 800159c:	40020488 	.word	0x40020488
 80015a0:	400204a0 	.word	0x400204a0
 80015a4:	400204b8 	.word	0x400204b8
                        inst->completed_packet[j] = packet[j];
 80015a8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80015ac:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80015b0:	3250      	adds	r2, #80	@ 0x50
 80015b2:	443a      	add	r2, r7
 80015b4:	f812 1c48 	ldrb.w	r1, [r2, #-72]
 80015b8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80015ba:	441a      	add	r2, r3
 80015bc:	f241 135c 	movw	r3, #4444	@ 0x115c
 80015c0:	4413      	add	r3, r2
 80015c2:	460a      	mov	r2, r1
 80015c4:	701a      	strb	r2, [r3, #0]
                    for (uint16_t j = 0; j < IMU_PACKET_SIZE; j++) {
 80015c6:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80015ca:	3301      	adds	r3, #1
 80015cc:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80015d0:	f8b7 3046 	ldrh.w	r3, [r7, #70]	@ 0x46
 80015d4:	2b2b      	cmp	r3, #43	@ 0x2b
 80015d6:	d9e7      	bls.n	80015a8 <ProcessDmaBuffer+0x2cc>
                    }
                    inst->packet_ready = true;
 80015d8:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80015da:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80015de:	2201      	movs	r2, #1
 80015e0:	f883 2188 	strb.w	r2, [r3, #392]	@ 0x188
                    inst->packet_count++;
 80015e4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80015e6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80015ea:	f8d3 311c 	ldr.w	r3, [r3, #284]	@ 0x11c
 80015ee:	3301      	adds	r3, #1
 80015f0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80015f2:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 80015f6:	f8c2 311c 	str.w	r3, [r2, #284]	@ 0x11c

                    /* Toggle PA2 to indicate valid IMU data reception */
                    HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_2);
 80015fa:	2104      	movs	r1, #4
 80015fc:	4838      	ldr	r0, [pc, #224]	@ (80016e0 <ProcessDmaBuffer+0x404>)
 80015fe:	f003 fca0 	bl	8004f42 <HAL_GPIO_TogglePin>

                    /* Advance last_pos by full packet size */
                    inst->rx_dma_last_pos = (pos + IMU_PACKET_SIZE) % RX_DMA_BUFFER_SIZE;
 8001602:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001604:	332c      	adds	r3, #44	@ 0x2c
 8001606:	425a      	negs	r2, r3
 8001608:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800160c:	f3c2 020b 	ubfx	r2, r2, #0, #12
 8001610:	bf58      	it	pl
 8001612:	4253      	negpl	r3, r2
 8001614:	b29a      	uxth	r2, r3
 8001616:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001618:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800161c:	819a      	strh	r2, [r3, #12]
                    available -= IMU_PACKET_SIZE;
 800161e:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001622:	3b2c      	subs	r3, #44	@ 0x2c
 8001624:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
                    continue; /* Search for next packet */
 8001628:	e050      	b.n	80016cc <ProcessDmaBuffer+0x3f0>
                } else {
                    /* Checksum failed - False Sync (0x0E was in data) */
                    inst->checksum_error_count++;
 800162a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800162c:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001630:	f8d3 3124 	ldr.w	r3, [r3, #292]	@ 0x124
 8001634:	3301      	adds	r3, #1
 8001636:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001638:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800163c:	f8c2 3124 	str.w	r3, [r2, #292]	@ 0x124
                    /* Advance by only 1 byte to search from next position */
                    inst->rx_dma_last_pos = (pos + 1) % RX_DMA_BUFFER_SIZE;
 8001640:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001642:	3301      	adds	r3, #1
 8001644:	425a      	negs	r2, r3
 8001646:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800164a:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800164e:	bf58      	it	pl
 8001650:	4253      	negpl	r3, r2
 8001652:	b29a      	uxth	r2, r3
 8001654:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001656:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800165a:	819a      	strh	r2, [r3, #12]
                    available--;
 800165c:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8001660:	3b01      	subs	r3, #1
 8001662:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
                    continue;
 8001666:	e031      	b.n	80016cc <ProcessDmaBuffer+0x3f0>
                }
            } else {
                /* Not 0xA2 after 0x0E - Skip this 0x0E */
                inst->sync_error_count++;
 8001668:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800166a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800166e:	f8d3 3120 	ldr.w	r3, [r3, #288]	@ 0x120
 8001672:	3301      	adds	r3, #1
 8001674:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001676:	f502 5280 	add.w	r2, r2, #4096	@ 0x1000
 800167a:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120
                inst->rx_dma_last_pos = (pos + 1) % RX_DMA_BUFFER_SIZE;
 800167e:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8001680:	3301      	adds	r3, #1
 8001682:	425a      	negs	r2, r3
 8001684:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8001688:	f3c2 020b 	ubfx	r2, r2, #0, #12
 800168c:	bf58      	it	pl
 800168e:	4253      	negpl	r3, r2
 8001690:	b29a      	uxth	r2, r3
 8001692:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001694:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001698:	819a      	strh	r2, [r3, #12]
                available--;
 800169a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800169e:	3b01      	subs	r3, #1
 80016a0:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
                continue;
 80016a4:	e012      	b.n	80016cc <ProcessDmaBuffer+0x3f0>
            }
        }
        
        /* Not 0x0E - Skip to next byte */
        inst->rx_dma_last_pos = (pos + 1) % RX_DMA_BUFFER_SIZE;
 80016a6:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 80016a8:	3301      	adds	r3, #1
 80016aa:	425a      	negs	r2, r3
 80016ac:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80016b0:	f3c2 020b 	ubfx	r2, r2, #0, #12
 80016b4:	bf58      	it	pl
 80016b6:	4253      	negpl	r3, r2
 80016b8:	b29a      	uxth	r2, r3
 80016ba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80016bc:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80016c0:	819a      	strh	r2, [r3, #12]
        available--;
 80016c2:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80016c6:	3b01      	subs	r3, #1
 80016c8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
    while (available >= IMU_PACKET_SIZE) {
 80016cc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 80016d0:	2b2b      	cmp	r3, #43	@ 0x2b
 80016d2:	f63f aecf 	bhi.w	8001474 <ProcessDmaBuffer+0x198>
 80016d6:	e000      	b.n	80016da <ProcessDmaBuffer+0x3fe>
    if (channel_idx != UART_CH_IMU) return;
 80016d8:	bf00      	nop
    }
}
 80016da:	3750      	adds	r7, #80	@ 0x50
 80016dc:	46bd      	mov	sp, r7
 80016de:	bd80      	pop	{r7, pc}
 80016e0:	58020000 	.word	0x58020000

080016e4 <UART_Init>:

/* Public Functions */

bool UART_Init(uint16_t Channel, uint32_t baudrate)
{
 80016e4:	b580      	push	{r7, lr}
 80016e6:	b084      	sub	sp, #16
 80016e8:	af00      	add	r7, sp, #0
 80016ea:	4603      	mov	r3, r0
 80016ec:	6039      	str	r1, [r7, #0]
 80016ee:	80fb      	strh	r3, [r7, #6]
    uint16_t channel_idx = GetChannelIndex(Channel);
 80016f0:	88fb      	ldrh	r3, [r7, #6]
 80016f2:	4618      	mov	r0, r3
 80016f4:	f7ff fd92 	bl	800121c <GetChannelIndex>
 80016f8:	4603      	mov	r3, r0
 80016fa:	81fb      	strh	r3, [r7, #14]
    if (channel_idx >= UART_CHANNEL_MAX) {
 80016fc:	89fb      	ldrh	r3, [r7, #14]
 80016fe:	2b06      	cmp	r3, #6
 8001700:	d901      	bls.n	8001706 <UART_Init+0x22>
        return false;
 8001702:	2300      	movs	r3, #0
 8001704:	e09f      	b.n	8001846 <UART_Init+0x162>
    }
    
    InitChannelMapping();
 8001706:	f7ff fdb5 	bl	8001274 <InitChannelMapping>
    
    UART_Instance_t *inst = &uart_instances[channel_idx];
 800170a:	89fb      	ldrh	r3, [r7, #14]
 800170c:	f241 12c8 	movw	r2, #4552	@ 0x11c8
 8001710:	fb02 f303 	mul.w	r3, r2, r3
 8001714:	4a4e      	ldr	r2, [pc, #312]	@ (8001850 <UART_Init+0x16c>)
 8001716:	4413      	add	r3, r2
 8001718:	60bb      	str	r3, [r7, #8]
    
    /* Configure UART baudrate */
    inst->huart->Init.BaudRate = baudrate;
 800171a:	68bb      	ldr	r3, [r7, #8]
 800171c:	681b      	ldr	r3, [r3, #0]
 800171e:	683a      	ldr	r2, [r7, #0]
 8001720:	605a      	str	r2, [r3, #4]
    if (HAL_UART_Init(inst->huart) != HAL_OK) {
 8001722:	68bb      	ldr	r3, [r7, #8]
 8001724:	681b      	ldr	r3, [r3, #0]
 8001726:	4618      	mov	r0, r3
 8001728:	f006 fac0 	bl	8007cac <HAL_UART_Init>
 800172c:	4603      	mov	r3, r0
 800172e:	2b00      	cmp	r3, #0
 8001730:	d001      	beq.n	8001736 <UART_Init+0x52>
        return false;
 8001732:	2300      	movs	r3, #0
 8001734:	e087      	b.n	8001846 <UART_Init+0x162>
    }
    
    /* Initialize instance */
    inst->tx_busy = false;
 8001736:	68bb      	ldr	r3, [r7, #8]
 8001738:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800173c:	2200      	movs	r2, #0
 800173e:	741a      	strb	r2, [r3, #16]
    inst->tx_index = 0;
 8001740:	68bb      	ldr	r3, [r7, #8]
 8001742:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001746:	2200      	movs	r2, #0
 8001748:	f8a3 2112 	strh.w	r2, [r3, #274]	@ 0x112
    inst->tx_length = 0;
 800174c:	68bb      	ldr	r3, [r7, #8]
 800174e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001752:	2200      	movs	r2, #0
 8001754:	f8a3 2114 	strh.w	r2, [r3, #276]	@ 0x114
    inst->initialized = false;
 8001758:	68bb      	ldr	r3, [r7, #8]
 800175a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800175e:	2200      	movs	r2, #0
 8001760:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    inst->error_count = 0;
 8001764:	68bb      	ldr	r3, [r7, #8]
 8001766:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800176a:	461a      	mov	r2, r3
 800176c:	2300      	movs	r3, #0
 800176e:	f8c2 3118 	str.w	r3, [r2, #280]	@ 0x118
    inst->packet_count = 0;
 8001772:	68bb      	ldr	r3, [r7, #8]
 8001774:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001778:	461a      	mov	r2, r3
 800177a:	2300      	movs	r3, #0
 800177c:	f8c2 311c 	str.w	r3, [r2, #284]	@ 0x11c
    inst->sync_error_count = 0;
 8001780:	68bb      	ldr	r3, [r7, #8]
 8001782:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001786:	461a      	mov	r2, r3
 8001788:	2300      	movs	r3, #0
 800178a:	f8c2 3120 	str.w	r3, [r2, #288]	@ 0x120
    inst->checksum_error_count = 0;
 800178e:	68bb      	ldr	r3, [r7, #8]
 8001790:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8001794:	461a      	mov	r2, r3
 8001796:	2300      	movs	r3, #0
 8001798:	f8c2 3124 	str.w	r3, [r2, #292]	@ 0x124
    inst->data_loss_count = 0;
 800179c:	68bb      	ldr	r3, [r7, #8]
 800179e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017a2:	461a      	mov	r2, r3
 80017a4:	2300      	movs	r3, #0
 80017a6:	f8c2 3128 	str.w	r3, [r2, #296]	@ 0x128
    inst->imu_data_ready = false;
 80017aa:	68bb      	ldr	r3, [r7, #8]
 80017ac:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017b0:	2200      	movs	r2, #0
 80017b2:	f883 21c4 	strb.w	r2, [r3, #452]	@ 0x1c4
    inst->packet_ready = false;
 80017b6:	68bb      	ldr	r3, [r7, #8]
 80017b8:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017bc:	2200      	movs	r2, #0
 80017be:	f883 2188 	strb.w	r2, [r3, #392]	@ 0x188
    
    /* Initialize DMA buffer pointers */
    inst->rx_dma_last_pos = 0;
 80017c2:	68bb      	ldr	r3, [r7, #8]
 80017c4:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017c8:	2200      	movs	r2, #0
 80017ca:	819a      	strh	r2, [r3, #12]
    inst->rx_dma_current_pos = 0;
 80017cc:	68bb      	ldr	r3, [r7, #8]
 80017ce:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 80017d2:	2200      	movs	r2, #0
 80017d4:	81da      	strh	r2, [r3, #14]
    memset(inst->rx_dma_buffer, 0, RX_DMA_BUFFER_SIZE);
 80017d6:	68bb      	ldr	r3, [r7, #8]
 80017d8:	330c      	adds	r3, #12
 80017da:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 80017de:	2100      	movs	r1, #0
 80017e0:	4618      	mov	r0, r3
 80017e2:	f008 fa7b 	bl	8009cdc <memset>
    memset(inst->completed_packet, 0, IMU_PACKET_SIZE);
 80017e6:	68ba      	ldr	r2, [r7, #8]
 80017e8:	f241 135c 	movw	r3, #4444	@ 0x115c
 80017ec:	4413      	add	r3, r2
 80017ee:	222c      	movs	r2, #44	@ 0x2c
 80017f0:	2100      	movs	r1, #0
 80017f2:	4618      	mov	r0, r3
 80017f4:	f008 fa72 	bl	8009cdc <memset>
    
    /* For UART4 (IMU), start DMA reception in Circular mode */
    if (channel_idx == UART_CH_IMU) {
 80017f8:	89fb      	ldrh	r3, [r7, #14]
 80017fa:	2b03      	cmp	r3, #3
 80017fc:	d11c      	bne.n	8001838 <UART_Init+0x154>
        /* Clear any pending IDLE flag */
        __HAL_UART_CLEAR_IDLEFLAG(inst->huart);
 80017fe:	68bb      	ldr	r3, [r7, #8]
 8001800:	681b      	ldr	r3, [r3, #0]
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	2210      	movs	r2, #16
 8001806:	621a      	str	r2, [r3, #32]
        
        /* Enable IDLE line interrupt for packet detection */
        __HAL_UART_ENABLE_IT(inst->huart, UART_IT_IDLE);
 8001808:	68bb      	ldr	r3, [r7, #8]
 800180a:	681b      	ldr	r3, [r3, #0]
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	681a      	ldr	r2, [r3, #0]
 8001810:	68bb      	ldr	r3, [r7, #8]
 8001812:	681b      	ldr	r3, [r3, #0]
 8001814:	681b      	ldr	r3, [r3, #0]
 8001816:	f042 0210 	orr.w	r2, r2, #16
 800181a:	601a      	str	r2, [r3, #0]
        
        /* Start DMA reception in Circular mode */
        if (HAL_UART_Receive_DMA(inst->huart, inst->rx_dma_buffer, RX_DMA_BUFFER_SIZE) != HAL_OK) {
 800181c:	68bb      	ldr	r3, [r7, #8]
 800181e:	6818      	ldr	r0, [r3, #0]
 8001820:	68bb      	ldr	r3, [r7, #8]
 8001822:	330c      	adds	r3, #12
 8001824:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001828:	4619      	mov	r1, r3
 800182a:	f006 fa8f 	bl	8007d4c <HAL_UART_Receive_DMA>
 800182e:	4603      	mov	r3, r0
 8001830:	2b00      	cmp	r3, #0
 8001832:	d001      	beq.n	8001838 <UART_Init+0x154>
            return false;
 8001834:	2300      	movs	r3, #0
 8001836:	e006      	b.n	8001846 <UART_Init+0x162>
        }
    }
    
    inst->initialized = true;
 8001838:	68bb      	ldr	r3, [r7, #8]
 800183a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800183e:	2201      	movs	r2, #1
 8001840:	f883 2116 	strb.w	r2, [r3, #278]	@ 0x116
    return true;
 8001844:	2301      	movs	r3, #1
}
 8001846:	4618      	mov	r0, r3
 8001848:	3710      	adds	r7, #16
 800184a:	46bd      	mov	sp, r7
 800184c:	bd80      	pop	{r7, pc}
 800184e:	bf00      	nop
 8001850:	24000334 	.word	0x24000334

08001854 <UART_GetAvailableBytes>:
    UART_Instance_t *inst = &uart_instances[channel_idx];
    return !inst->tx_busy;
}

uint16_t UART_GetAvailableBytes(uint16_t Channel)
{
 8001854:	b480      	push	{r7}
 8001856:	b083      	sub	sp, #12
 8001858:	af00      	add	r7, sp, #0
 800185a:	4603      	mov	r3, r0
 800185c:	80fb      	strh	r3, [r7, #6]
    /* For double buffering mode (UART4 IMU), this function is not used
     * as data is processed directly in HAL callbacks */
    (void)Channel;
    return 0;
 800185e:	2300      	movs	r3, #0
}
 8001860:	4618      	mov	r0, r3
 8001862:	370c      	adds	r7, #12
 8001864:	46bd      	mov	sp, r7
 8001866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800186a:	4770      	bx	lr

0800186c <HAL_UARTEx_RxEventCallback>:

/* HAL UART Callbacks */

/* IDLE Line Callback - Called when IDLE line detected (DMA mode) */
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800186c:	b580      	push	{r7, lr}
 800186e:	b084      	sub	sp, #16
 8001870:	af00      	add	r7, sp, #0
 8001872:	6078      	str	r0, [r7, #4]
 8001874:	460b      	mov	r3, r1
 8001876:	807b      	strh	r3, [r7, #2]
    /* Find which channel this UART belongs to */
    for (uint16_t i = 0; i < UART_CHANNEL_MAX; i++) {
 8001878:	2300      	movs	r3, #0
 800187a:	81fb      	strh	r3, [r7, #14]
 800187c:	e023      	b.n	80018c6 <HAL_UARTEx_RxEventCallback+0x5a>
        if (uart_instances[i].huart == huart && uart_instances[i].initialized) {
 800187e:	89fb      	ldrh	r3, [r7, #14]
 8001880:	4a15      	ldr	r2, [pc, #84]	@ (80018d8 <HAL_UARTEx_RxEventCallback+0x6c>)
 8001882:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8001886:	fb01 f303 	mul.w	r3, r1, r3
 800188a:	4413      	add	r3, r2
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	687a      	ldr	r2, [r7, #4]
 8001890:	429a      	cmp	r2, r3
 8001892:	d115      	bne.n	80018c0 <HAL_UARTEx_RxEventCallback+0x54>
 8001894:	89fb      	ldrh	r3, [r7, #14]
 8001896:	4a10      	ldr	r2, [pc, #64]	@ (80018d8 <HAL_UARTEx_RxEventCallback+0x6c>)
 8001898:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 800189c:	fb01 f303 	mul.w	r3, r1, r3
 80018a0:	441a      	add	r2, r3
 80018a2:	f241 1316 	movw	r3, #4374	@ 0x1116
 80018a6:	4413      	add	r3, r2
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	b2db      	uxtb	r3, r3
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d007      	beq.n	80018c0 <HAL_UARTEx_RxEventCallback+0x54>
            /* For UART4 (IMU), process DMA buffer when IDLE detected */
            if (i == UART_CH_IMU) {
 80018b0:	89fb      	ldrh	r3, [r7, #14]
 80018b2:	2b03      	cmp	r3, #3
 80018b4:	d10b      	bne.n	80018ce <HAL_UARTEx_RxEventCallback+0x62>
                /* Process new data in DMA buffer */
                ProcessDmaBuffer(i);
 80018b6:	89fb      	ldrh	r3, [r7, #14]
 80018b8:	4618      	mov	r0, r3
 80018ba:	f7ff fd0f 	bl	80012dc <ProcessDmaBuffer>
            }
            break;
 80018be:	e006      	b.n	80018ce <HAL_UARTEx_RxEventCallback+0x62>
    for (uint16_t i = 0; i < UART_CHANNEL_MAX; i++) {
 80018c0:	89fb      	ldrh	r3, [r7, #14]
 80018c2:	3301      	adds	r3, #1
 80018c4:	81fb      	strh	r3, [r7, #14]
 80018c6:	89fb      	ldrh	r3, [r7, #14]
 80018c8:	2b06      	cmp	r3, #6
 80018ca:	d9d8      	bls.n	800187e <HAL_UARTEx_RxEventCallback+0x12>
        }
    }
}
 80018cc:	e000      	b.n	80018d0 <HAL_UARTEx_RxEventCallback+0x64>
            break;
 80018ce:	bf00      	nop
}
 80018d0:	bf00      	nop
 80018d2:	3710      	adds	r7, #16
 80018d4:	46bd      	mov	sp, r7
 80018d6:	bd80      	pop	{r7, pc}
 80018d8:	24000334 	.word	0x24000334

080018dc <HAL_UART_TxCpltCallback>:

/* Transmit Complete Callback */
void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80018dc:	b480      	push	{r7}
 80018de:	b085      	sub	sp, #20
 80018e0:	af00      	add	r7, sp, #0
 80018e2:	6078      	str	r0, [r7, #4]
    /* Find which channel this UART belongs to */
    for (uint16_t i = 0; i < UART_CHANNEL_MAX; i++) {
 80018e4:	2300      	movs	r3, #0
 80018e6:	81fb      	strh	r3, [r7, #14]
 80018e8:	e032      	b.n	8001950 <HAL_UART_TxCpltCallback+0x74>
        if (uart_instances[i].huart == huart) {
 80018ea:	89fb      	ldrh	r3, [r7, #14]
 80018ec:	4a1d      	ldr	r2, [pc, #116]	@ (8001964 <HAL_UART_TxCpltCallback+0x88>)
 80018ee:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 80018f2:	fb01 f303 	mul.w	r3, r1, r3
 80018f6:	4413      	add	r3, r2
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	687a      	ldr	r2, [r7, #4]
 80018fc:	429a      	cmp	r2, r3
 80018fe:	d124      	bne.n	800194a <HAL_UART_TxCpltCallback+0x6e>
            uart_instances[i].tx_busy = false;
 8001900:	89fb      	ldrh	r3, [r7, #14]
 8001902:	4a18      	ldr	r2, [pc, #96]	@ (8001964 <HAL_UART_TxCpltCallback+0x88>)
 8001904:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8001908:	fb01 f303 	mul.w	r3, r1, r3
 800190c:	441a      	add	r2, r3
 800190e:	f241 0310 	movw	r3, #4112	@ 0x1010
 8001912:	4413      	add	r3, r2
 8001914:	2200      	movs	r2, #0
 8001916:	701a      	strb	r2, [r3, #0]
            uart_instances[i].tx_index = 0;
 8001918:	89fb      	ldrh	r3, [r7, #14]
 800191a:	4a12      	ldr	r2, [pc, #72]	@ (8001964 <HAL_UART_TxCpltCallback+0x88>)
 800191c:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8001920:	fb01 f303 	mul.w	r3, r1, r3
 8001924:	441a      	add	r2, r3
 8001926:	f241 1312 	movw	r3, #4370	@ 0x1112
 800192a:	4413      	add	r3, r2
 800192c:	2200      	movs	r2, #0
 800192e:	801a      	strh	r2, [r3, #0]
            uart_instances[i].tx_length = 0;
 8001930:	89fb      	ldrh	r3, [r7, #14]
 8001932:	4a0c      	ldr	r2, [pc, #48]	@ (8001964 <HAL_UART_TxCpltCallback+0x88>)
 8001934:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8001938:	fb01 f303 	mul.w	r3, r1, r3
 800193c:	441a      	add	r2, r3
 800193e:	f241 1314 	movw	r3, #4372	@ 0x1114
 8001942:	4413      	add	r3, r2
 8001944:	2200      	movs	r2, #0
 8001946:	801a      	strh	r2, [r3, #0]
            break;
 8001948:	e006      	b.n	8001958 <HAL_UART_TxCpltCallback+0x7c>
    for (uint16_t i = 0; i < UART_CHANNEL_MAX; i++) {
 800194a:	89fb      	ldrh	r3, [r7, #14]
 800194c:	3301      	adds	r3, #1
 800194e:	81fb      	strh	r3, [r7, #14]
 8001950:	89fb      	ldrh	r3, [r7, #14]
 8001952:	2b06      	cmp	r3, #6
 8001954:	d9c9      	bls.n	80018ea <HAL_UART_TxCpltCallback+0xe>
        }
    }
}
 8001956:	bf00      	nop
 8001958:	bf00      	nop
 800195a:	3714      	adds	r7, #20
 800195c:	46bd      	mov	sp, r7
 800195e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001962:	4770      	bx	lr
 8001964:	24000334 	.word	0x24000334

08001968 <HAL_UART_ErrorCallback>:

/* Error Callback */
void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8001968:	b580      	push	{r7, lr}
 800196a:	b084      	sub	sp, #16
 800196c:	af00      	add	r7, sp, #0
 800196e:	6078      	str	r0, [r7, #4]
    /* Find which channel this UART belongs to */
    for (uint16_t i = 0; i < UART_CHANNEL_MAX; i++) {
 8001970:	2300      	movs	r3, #0
 8001972:	81fb      	strh	r3, [r7, #14]
 8001974:	e06a      	b.n	8001a4c <HAL_UART_ErrorCallback+0xe4>
        if (uart_instances[i].huart == huart && uart_instances[i].initialized) {
 8001976:	89fb      	ldrh	r3, [r7, #14]
 8001978:	4a38      	ldr	r2, [pc, #224]	@ (8001a5c <HAL_UART_ErrorCallback+0xf4>)
 800197a:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 800197e:	fb01 f303 	mul.w	r3, r1, r3
 8001982:	4413      	add	r3, r2
 8001984:	681b      	ldr	r3, [r3, #0]
 8001986:	687a      	ldr	r2, [r7, #4]
 8001988:	429a      	cmp	r2, r3
 800198a:	d15c      	bne.n	8001a46 <HAL_UART_ErrorCallback+0xde>
 800198c:	89fb      	ldrh	r3, [r7, #14]
 800198e:	4a33      	ldr	r2, [pc, #204]	@ (8001a5c <HAL_UART_ErrorCallback+0xf4>)
 8001990:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 8001994:	fb01 f303 	mul.w	r3, r1, r3
 8001998:	441a      	add	r2, r3
 800199a:	f241 1316 	movw	r3, #4374	@ 0x1116
 800199e:	4413      	add	r3, r2
 80019a0:	781b      	ldrb	r3, [r3, #0]
 80019a2:	b2db      	uxtb	r3, r3
 80019a4:	2b00      	cmp	r3, #0
 80019a6:	d04e      	beq.n	8001a46 <HAL_UART_ErrorCallback+0xde>
            /* Check for overrun error */
            if (huart->ErrorCode & HAL_UART_ERROR_ORE) {
 80019a8:	687b      	ldr	r3, [r7, #4]
 80019aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80019ae:	f003 0308 	and.w	r3, r3, #8
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d030      	beq.n	8001a18 <HAL_UART_ErrorCallback+0xb0>
                /* Clear overrun flag immediately using direct register access for reliability */
                __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	681b      	ldr	r3, [r3, #0]
 80019ba:	2208      	movs	r2, #8
 80019bc:	621a      	str	r2, [r3, #32]
                
                /* For UART_IMU (UART4), restart DMA and reset processing pointers */
                if (i == UART_CH_IMU) {
 80019be:	89fb      	ldrh	r3, [r7, #14]
 80019c0:	2b03      	cmp	r3, #3
 80019c2:	d129      	bne.n	8001a18 <HAL_UART_ErrorCallback+0xb0>
                    HAL_UART_DMAStop(huart);
 80019c4:	6878      	ldr	r0, [r7, #4]
 80019c6:	f006 fa0d 	bl	8007de4 <HAL_UART_DMAStop>
                    
                    /* Reset pointers to avoid processing corrupted or legacy data */
                    uart_instances[i].rx_dma_last_pos = 0;
 80019ca:	89fb      	ldrh	r3, [r7, #14]
 80019cc:	4a23      	ldr	r2, [pc, #140]	@ (8001a5c <HAL_UART_ErrorCallback+0xf4>)
 80019ce:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 80019d2:	fb01 f303 	mul.w	r3, r1, r3
 80019d6:	441a      	add	r2, r3
 80019d8:	f241 030c 	movw	r3, #4108	@ 0x100c
 80019dc:	4413      	add	r3, r2
 80019de:	2200      	movs	r2, #0
 80019e0:	801a      	strh	r2, [r3, #0]
                    uart_instances[i].rx_dma_current_pos = 0;
 80019e2:	89fb      	ldrh	r3, [r7, #14]
 80019e4:	4a1d      	ldr	r2, [pc, #116]	@ (8001a5c <HAL_UART_ErrorCallback+0xf4>)
 80019e6:	f241 11c8 	movw	r1, #4552	@ 0x11c8
 80019ea:	fb01 f303 	mul.w	r3, r1, r3
 80019ee:	441a      	add	r2, r3
 80019f0:	f241 030e 	movw	r3, #4110	@ 0x100e
 80019f4:	4413      	add	r3, r2
 80019f6:	2200      	movs	r2, #0
 80019f8:	801a      	strh	r2, [r3, #0]
                    
                    HAL_UART_Receive_DMA(huart, uart_instances[i].rx_dma_buffer, RX_DMA_BUFFER_SIZE);
 80019fa:	89fb      	ldrh	r3, [r7, #14]
 80019fc:	f241 12c8 	movw	r2, #4552	@ 0x11c8
 8001a00:	fb02 f303 	mul.w	r3, r2, r3
 8001a04:	3308      	adds	r3, #8
 8001a06:	4a15      	ldr	r2, [pc, #84]	@ (8001a5c <HAL_UART_ErrorCallback+0xf4>)
 8001a08:	4413      	add	r3, r2
 8001a0a:	3304      	adds	r3, #4
 8001a0c:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001a10:	4619      	mov	r1, r3
 8001a12:	6878      	ldr	r0, [r7, #4]
 8001a14:	f006 f99a 	bl	8007d4c <HAL_UART_Receive_DMA>
                }
            }
            
            uart_instances[i].error_count++;
 8001a18:	89fa      	ldrh	r2, [r7, #14]
 8001a1a:	4910      	ldr	r1, [pc, #64]	@ (8001a5c <HAL_UART_ErrorCallback+0xf4>)
 8001a1c:	f241 13c8 	movw	r3, #4552	@ 0x11c8
 8001a20:	fb02 f303 	mul.w	r3, r2, r3
 8001a24:	4419      	add	r1, r3
 8001a26:	f241 1318 	movw	r3, #4376	@ 0x1118
 8001a2a:	440b      	add	r3, r1
 8001a2c:	681b      	ldr	r3, [r3, #0]
 8001a2e:	1c59      	adds	r1, r3, #1
 8001a30:	480a      	ldr	r0, [pc, #40]	@ (8001a5c <HAL_UART_ErrorCallback+0xf4>)
 8001a32:	f241 13c8 	movw	r3, #4552	@ 0x11c8
 8001a36:	fb02 f303 	mul.w	r3, r2, r3
 8001a3a:	18c2      	adds	r2, r0, r3
 8001a3c:	f241 1318 	movw	r3, #4376	@ 0x1118
 8001a40:	4413      	add	r3, r2
 8001a42:	6019      	str	r1, [r3, #0]
            break;
 8001a44:	e006      	b.n	8001a54 <HAL_UART_ErrorCallback+0xec>
    for (uint16_t i = 0; i < UART_CHANNEL_MAX; i++) {
 8001a46:	89fb      	ldrh	r3, [r7, #14]
 8001a48:	3301      	adds	r3, #1
 8001a4a:	81fb      	strh	r3, [r7, #14]
 8001a4c:	89fb      	ldrh	r3, [r7, #14]
 8001a4e:	2b06      	cmp	r3, #6
 8001a50:	d991      	bls.n	8001976 <HAL_UART_ErrorCallback+0xe>
        }
    }
}
 8001a52:	bf00      	nop
 8001a54:	bf00      	nop
 8001a56:	3710      	adds	r7, #16
 8001a58:	46bd      	mov	sp, r7
 8001a5a:	bd80      	pop	{r7, pc}
 8001a5c:	24000334 	.word	0x24000334

08001a60 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001a60:	b580      	push	{r7, lr}
 8001a62:	b082      	sub	sp, #8
 8001a64:	af00      	add	r7, sp, #0
   __HAL_ART_CONFIG_BASE_ADDRESS(0x08100000UL);  /* Configure the Cortex-M4 ART Base address to the Flash Bank 2 : */
   __HAL_ART_ENABLE();                           /* Enable the Cortex-M4 ART */
#endif /* DUAL_CORE &&  CORE_CM4 */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001a66:	2003      	movs	r0, #3
 8001a68:	f000 f9a2 	bl	8001db0 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE)>> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8001a6c:	f004 f91c 	bl	8005ca8 <HAL_RCC_GetSysClockFreq>
 8001a70:	4602      	mov	r2, r0
 8001a72:	4b15      	ldr	r3, [pc, #84]	@ (8001ac8 <HAL_Init+0x68>)
 8001a74:	699b      	ldr	r3, [r3, #24]
 8001a76:	0a1b      	lsrs	r3, r3, #8
 8001a78:	f003 030f 	and.w	r3, r3, #15
 8001a7c:	4913      	ldr	r1, [pc, #76]	@ (8001acc <HAL_Init+0x6c>)
 8001a7e:	5ccb      	ldrb	r3, [r1, r3]
 8001a80:	f003 031f 	and.w	r3, r3, #31
 8001a84:	fa22 f303 	lsr.w	r3, r2, r3
 8001a88:	607b      	str	r3, [r7, #4]
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE)>> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

  /* Update the SystemD2Clock global variable */
#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE)>> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8001a8a:	4b0f      	ldr	r3, [pc, #60]	@ (8001ac8 <HAL_Init+0x68>)
 8001a8c:	699b      	ldr	r3, [r3, #24]
 8001a8e:	f003 030f 	and.w	r3, r3, #15
 8001a92:	4a0e      	ldr	r2, [pc, #56]	@ (8001acc <HAL_Init+0x6c>)
 8001a94:	5cd3      	ldrb	r3, [r2, r3]
 8001a96:	f003 031f 	and.w	r3, r3, #31
 8001a9a:	687a      	ldr	r2, [r7, #4]
 8001a9c:	fa22 f303 	lsr.w	r3, r2, r3
 8001aa0:	4a0b      	ldr	r2, [pc, #44]	@ (8001ad0 <HAL_Init+0x70>)
 8001aa2:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8001aa4:	4a0b      	ldr	r2, [pc, #44]	@ (8001ad4 <HAL_Init+0x74>)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if(HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001aaa:	200f      	movs	r0, #15
 8001aac:	f000 f814 	bl	8001ad8 <HAL_InitTick>
 8001ab0:	4603      	mov	r3, r0
 8001ab2:	2b00      	cmp	r3, #0
 8001ab4:	d001      	beq.n	8001aba <HAL_Init+0x5a>
  {
    return HAL_ERROR;
 8001ab6:	2301      	movs	r3, #1
 8001ab8:	e002      	b.n	8001ac0 <HAL_Init+0x60>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001aba:	f7ff f8d9 	bl	8000c70 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001abe:	2300      	movs	r3, #0
}
 8001ac0:	4618      	mov	r0, r3
 8001ac2:	3708      	adds	r7, #8
 8001ac4:	46bd      	mov	sp, r7
 8001ac6:	bd80      	pop	{r7, pc}
 8001ac8:	58024400 	.word	0x58024400
 8001acc:	08009d4c 	.word	0x08009d4c
 8001ad0:	24000004 	.word	0x24000004
 8001ad4:	24000000 	.word	0x24000000

08001ad8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b082      	sub	sp, #8
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if((uint32_t)uwTickFreq == 0UL)
 8001ae0:	4b15      	ldr	r3, [pc, #84]	@ (8001b38 <HAL_InitTick+0x60>)
 8001ae2:	781b      	ldrb	r3, [r3, #0]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d101      	bne.n	8001aec <HAL_InitTick+0x14>
  {
    return HAL_ERROR;
 8001ae8:	2301      	movs	r3, #1
 8001aea:	e021      	b.n	8001b30 <HAL_InitTick+0x58>
  }

    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000UL / (uint32_t)uwTickFreq)) > 0U)
 8001aec:	4b13      	ldr	r3, [pc, #76]	@ (8001b3c <HAL_InitTick+0x64>)
 8001aee:	681a      	ldr	r2, [r3, #0]
 8001af0:	4b11      	ldr	r3, [pc, #68]	@ (8001b38 <HAL_InitTick+0x60>)
 8001af2:	781b      	ldrb	r3, [r3, #0]
 8001af4:	4619      	mov	r1, r3
 8001af6:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001afa:	fbb3 f3f1 	udiv	r3, r3, r1
 8001afe:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b02:	4618      	mov	r0, r3
 8001b04:	f000 f987 	bl	8001e16 <HAL_SYSTICK_Config>
 8001b08:	4603      	mov	r3, r0
 8001b0a:	2b00      	cmp	r3, #0
 8001b0c:	d001      	beq.n	8001b12 <HAL_InitTick+0x3a>
    {
      return HAL_ERROR;
 8001b0e:	2301      	movs	r3, #1
 8001b10:	e00e      	b.n	8001b30 <HAL_InitTick+0x58>
    }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	2b0f      	cmp	r3, #15
 8001b16:	d80a      	bhi.n	8001b2e <HAL_InitTick+0x56>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001b18:	2200      	movs	r2, #0
 8001b1a:	6879      	ldr	r1, [r7, #4]
 8001b1c:	f04f 30ff 	mov.w	r0, #4294967295
 8001b20:	f000 f951 	bl	8001dc6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001b24:	4a06      	ldr	r2, [pc, #24]	@ (8001b40 <HAL_InitTick+0x68>)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	e000      	b.n	8001b30 <HAL_InitTick+0x58>
    return HAL_ERROR;
 8001b2e:	2301      	movs	r3, #1
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	3708      	adds	r7, #8
 8001b34:	46bd      	mov	sp, r7
 8001b36:	bd80      	pop	{r7, pc}
 8001b38:	2400000c 	.word	0x2400000c
 8001b3c:	24000000 	.word	0x24000000
 8001b40:	24000008 	.word	0x24000008

08001b44 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001b44:	b480      	push	{r7}
 8001b46:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001b48:	4b06      	ldr	r3, [pc, #24]	@ (8001b64 <HAL_IncTick+0x20>)
 8001b4a:	781b      	ldrb	r3, [r3, #0]
 8001b4c:	461a      	mov	r2, r3
 8001b4e:	4b06      	ldr	r3, [pc, #24]	@ (8001b68 <HAL_IncTick+0x24>)
 8001b50:	681b      	ldr	r3, [r3, #0]
 8001b52:	4413      	add	r3, r2
 8001b54:	4a04      	ldr	r2, [pc, #16]	@ (8001b68 <HAL_IncTick+0x24>)
 8001b56:	6013      	str	r3, [r2, #0]
}
 8001b58:	bf00      	nop
 8001b5a:	46bd      	mov	sp, r7
 8001b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b60:	4770      	bx	lr
 8001b62:	bf00      	nop
 8001b64:	2400000c 	.word	0x2400000c
 8001b68:	24007fac 	.word	0x24007fac

08001b6c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001b6c:	b480      	push	{r7}
 8001b6e:	af00      	add	r7, sp, #0
  return uwTick;
 8001b70:	4b03      	ldr	r3, [pc, #12]	@ (8001b80 <HAL_GetTick+0x14>)
 8001b72:	681b      	ldr	r3, [r3, #0]
}
 8001b74:	4618      	mov	r0, r3
 8001b76:	46bd      	mov	sp, r7
 8001b78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7c:	4770      	bx	lr
 8001b7e:	bf00      	nop
 8001b80:	24007fac 	.word	0x24007fac

08001b84 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b084      	sub	sp, #16
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8001b8c:	f7ff ffee 	bl	8001b6c <HAL_GetTick>
 8001b90:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8001b96:	68fb      	ldr	r3, [r7, #12]
 8001b98:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001b9c:	d005      	beq.n	8001baa <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8001b9e:	4b0a      	ldr	r3, [pc, #40]	@ (8001bc8 <HAL_Delay+0x44>)
 8001ba0:	781b      	ldrb	r3, [r3, #0]
 8001ba2:	461a      	mov	r2, r3
 8001ba4:	68fb      	ldr	r3, [r7, #12]
 8001ba6:	4413      	add	r3, r2
 8001ba8:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8001baa:	bf00      	nop
 8001bac:	f7ff ffde 	bl	8001b6c <HAL_GetTick>
 8001bb0:	4602      	mov	r2, r0
 8001bb2:	68bb      	ldr	r3, [r7, #8]
 8001bb4:	1ad3      	subs	r3, r2, r3
 8001bb6:	68fa      	ldr	r2, [r7, #12]
 8001bb8:	429a      	cmp	r2, r3
 8001bba:	d8f7      	bhi.n	8001bac <HAL_Delay+0x28>
  {
  }
}
 8001bbc:	bf00      	nop
 8001bbe:	bf00      	nop
 8001bc0:	3710      	adds	r7, #16
 8001bc2:	46bd      	mov	sp, r7
 8001bc4:	bd80      	pop	{r7, pc}
 8001bc6:	bf00      	nop
 8001bc8:	2400000c 	.word	0x2400000c

08001bcc <HAL_GetREVID>:
/**
  * @brief  Returns the device revision identifier.
  * @retval Device revision identifier
  */
uint32_t HAL_GetREVID(void)
{
 8001bcc:	b480      	push	{r7}
 8001bce:	af00      	add	r7, sp, #0
   return((DBGMCU->IDCODE) >> 16);
 8001bd0:	4b03      	ldr	r3, [pc, #12]	@ (8001be0 <HAL_GetREVID+0x14>)
 8001bd2:	681b      	ldr	r3, [r3, #0]
 8001bd4:	0c1b      	lsrs	r3, r3, #16
}
 8001bd6:	4618      	mov	r0, r3
 8001bd8:	46bd      	mov	sp, r7
 8001bda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bde:	4770      	bx	lr
 8001be0:	5c001000 	.word	0x5c001000

08001be4 <HAL_SYSCFG_AnalogSwitchConfig>:
  *   @arg SYSCFG_SWITCH_PC3_CLOSE
  * @retval None
  */

void HAL_SYSCFG_AnalogSwitchConfig(uint32_t SYSCFG_AnalogSwitch , uint32_t SYSCFG_SwitchState )
{
 8001be4:	b480      	push	{r7}
 8001be6:	b083      	sub	sp, #12
 8001be8:	af00      	add	r7, sp, #0
 8001bea:	6078      	str	r0, [r7, #4]
 8001bec:	6039      	str	r1, [r7, #0]
  /* Check the parameter */
  assert_param(IS_SYSCFG_ANALOG_SWITCH(SYSCFG_AnalogSwitch));
  assert_param(IS_SYSCFG_SWITCH_STATE(SYSCFG_SwitchState));

  MODIFY_REG(SYSCFG->PMCR, (uint32_t) SYSCFG_AnalogSwitch, (uint32_t)(SYSCFG_SwitchState));
 8001bee:	4b07      	ldr	r3, [pc, #28]	@ (8001c0c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001bf0:	685a      	ldr	r2, [r3, #4]
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	43db      	mvns	r3, r3
 8001bf6:	401a      	ands	r2, r3
 8001bf8:	4904      	ldr	r1, [pc, #16]	@ (8001c0c <HAL_SYSCFG_AnalogSwitchConfig+0x28>)
 8001bfa:	683b      	ldr	r3, [r7, #0]
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	604b      	str	r3, [r1, #4]
}
 8001c00:	bf00      	nop
 8001c02:	370c      	adds	r7, #12
 8001c04:	46bd      	mov	sp, r7
 8001c06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c0a:	4770      	bx	lr
 8001c0c:	58000400 	.word	0x58000400

08001c10 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b085      	sub	sp, #20
 8001c14:	af00      	add	r7, sp, #0
 8001c16:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	f003 0307 	and.w	r3, r3, #7
 8001c1e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001c20:	4b0b      	ldr	r3, [pc, #44]	@ (8001c50 <__NVIC_SetPriorityGrouping+0x40>)
 8001c22:	68db      	ldr	r3, [r3, #12]
 8001c24:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001c26:	68ba      	ldr	r2, [r7, #8]
 8001c28:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001c2c:	4013      	ands	r3, r2
 8001c2e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001c30:	68fb      	ldr	r3, [r7, #12]
 8001c32:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001c34:	68bb      	ldr	r3, [r7, #8]
 8001c36:	431a      	orrs	r2, r3
  reg_value  =  (reg_value                                   |
 8001c38:	4b06      	ldr	r3, [pc, #24]	@ (8001c54 <__NVIC_SetPriorityGrouping+0x44>)
 8001c3a:	4313      	orrs	r3, r2
 8001c3c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001c3e:	4a04      	ldr	r2, [pc, #16]	@ (8001c50 <__NVIC_SetPriorityGrouping+0x40>)
 8001c40:	68bb      	ldr	r3, [r7, #8]
 8001c42:	60d3      	str	r3, [r2, #12]
}
 8001c44:	bf00      	nop
 8001c46:	3714      	adds	r7, #20
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c4e:	4770      	bx	lr
 8001c50:	e000ed00 	.word	0xe000ed00
 8001c54:	05fa0000 	.word	0x05fa0000

08001c58 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001c58:	b480      	push	{r7}
 8001c5a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001c5c:	4b04      	ldr	r3, [pc, #16]	@ (8001c70 <__NVIC_GetPriorityGrouping+0x18>)
 8001c5e:	68db      	ldr	r3, [r3, #12]
 8001c60:	0a1b      	lsrs	r3, r3, #8
 8001c62:	f003 0307 	and.w	r3, r3, #7
}
 8001c66:	4618      	mov	r0, r3
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c6e:	4770      	bx	lr
 8001c70:	e000ed00 	.word	0xe000ed00

08001c74 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	4603      	mov	r3, r0
 8001c7c:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001c7e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c82:	2b00      	cmp	r3, #0
 8001c84:	db0b      	blt.n	8001c9e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001c86:	88fb      	ldrh	r3, [r7, #6]
 8001c88:	f003 021f 	and.w	r2, r3, #31
 8001c8c:	4907      	ldr	r1, [pc, #28]	@ (8001cac <__NVIC_EnableIRQ+0x38>)
 8001c8e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001c92:	095b      	lsrs	r3, r3, #5
 8001c94:	2001      	movs	r0, #1
 8001c96:	fa00 f202 	lsl.w	r2, r0, r2
 8001c9a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001c9e:	bf00      	nop
 8001ca0:	370c      	adds	r7, #12
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca8:	4770      	bx	lr
 8001caa:	bf00      	nop
 8001cac:	e000e100 	.word	0xe000e100

08001cb0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001cb0:	b480      	push	{r7}
 8001cb2:	b083      	sub	sp, #12
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	4603      	mov	r3, r0
 8001cb8:	6039      	str	r1, [r7, #0]
 8001cba:	80fb      	strh	r3, [r7, #6]
  if ((int32_t)(IRQn) >= 0)
 8001cbc:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cc0:	2b00      	cmp	r3, #0
 8001cc2:	db0a      	blt.n	8001cda <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]                = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cc4:	683b      	ldr	r3, [r7, #0]
 8001cc6:	b2da      	uxtb	r2, r3
 8001cc8:	490c      	ldr	r1, [pc, #48]	@ (8001cfc <__NVIC_SetPriority+0x4c>)
 8001cca:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001cce:	0112      	lsls	r2, r2, #4
 8001cd0:	b2d2      	uxtb	r2, r2
 8001cd2:	440b      	add	r3, r1
 8001cd4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001cd8:	e00a      	b.n	8001cf0 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001cda:	683b      	ldr	r3, [r7, #0]
 8001cdc:	b2da      	uxtb	r2, r3
 8001cde:	4908      	ldr	r1, [pc, #32]	@ (8001d00 <__NVIC_SetPriority+0x50>)
 8001ce0:	88fb      	ldrh	r3, [r7, #6]
 8001ce2:	f003 030f 	and.w	r3, r3, #15
 8001ce6:	3b04      	subs	r3, #4
 8001ce8:	0112      	lsls	r2, r2, #4
 8001cea:	b2d2      	uxtb	r2, r2
 8001cec:	440b      	add	r3, r1
 8001cee:	761a      	strb	r2, [r3, #24]
}
 8001cf0:	bf00      	nop
 8001cf2:	370c      	adds	r7, #12
 8001cf4:	46bd      	mov	sp, r7
 8001cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cfa:	4770      	bx	lr
 8001cfc:	e000e100 	.word	0xe000e100
 8001d00:	e000ed00 	.word	0xe000ed00

08001d04 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001d04:	b480      	push	{r7}
 8001d06:	b089      	sub	sp, #36	@ 0x24
 8001d08:	af00      	add	r7, sp, #0
 8001d0a:	60f8      	str	r0, [r7, #12]
 8001d0c:	60b9      	str	r1, [r7, #8]
 8001d0e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001d10:	68fb      	ldr	r3, [r7, #12]
 8001d12:	f003 0307 	and.w	r3, r3, #7
 8001d16:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001d18:	69fb      	ldr	r3, [r7, #28]
 8001d1a:	f1c3 0307 	rsb	r3, r3, #7
 8001d1e:	2b04      	cmp	r3, #4
 8001d20:	bf28      	it	cs
 8001d22:	2304      	movcs	r3, #4
 8001d24:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001d26:	69fb      	ldr	r3, [r7, #28]
 8001d28:	3304      	adds	r3, #4
 8001d2a:	2b06      	cmp	r3, #6
 8001d2c:	d902      	bls.n	8001d34 <NVIC_EncodePriority+0x30>
 8001d2e:	69fb      	ldr	r3, [r7, #28]
 8001d30:	3b03      	subs	r3, #3
 8001d32:	e000      	b.n	8001d36 <NVIC_EncodePriority+0x32>
 8001d34:	2300      	movs	r3, #0
 8001d36:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d38:	f04f 32ff 	mov.w	r2, #4294967295
 8001d3c:	69bb      	ldr	r3, [r7, #24]
 8001d3e:	fa02 f303 	lsl.w	r3, r2, r3
 8001d42:	43da      	mvns	r2, r3
 8001d44:	68bb      	ldr	r3, [r7, #8]
 8001d46:	401a      	ands	r2, r3
 8001d48:	697b      	ldr	r3, [r7, #20]
 8001d4a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001d4c:	f04f 31ff 	mov.w	r1, #4294967295
 8001d50:	697b      	ldr	r3, [r7, #20]
 8001d52:	fa01 f303 	lsl.w	r3, r1, r3
 8001d56:	43d9      	mvns	r1, r3
 8001d58:	687b      	ldr	r3, [r7, #4]
 8001d5a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001d5c:	4313      	orrs	r3, r2
         );
}
 8001d5e:	4618      	mov	r0, r3
 8001d60:	3724      	adds	r7, #36	@ 0x24
 8001d62:	46bd      	mov	sp, r7
 8001d64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d68:	4770      	bx	lr
	...

08001d6c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001d6c:	b580      	push	{r7, lr}
 8001d6e:	b082      	sub	sp, #8
 8001d70:	af00      	add	r7, sp, #0
 8001d72:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001d74:	687b      	ldr	r3, [r7, #4]
 8001d76:	3b01      	subs	r3, #1
 8001d78:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001d7c:	d301      	bcc.n	8001d82 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001d7e:	2301      	movs	r3, #1
 8001d80:	e00f      	b.n	8001da2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001d82:	4a0a      	ldr	r2, [pc, #40]	@ (8001dac <SysTick_Config+0x40>)
 8001d84:	687b      	ldr	r3, [r7, #4]
 8001d86:	3b01      	subs	r3, #1
 8001d88:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001d8a:	210f      	movs	r1, #15
 8001d8c:	f04f 30ff 	mov.w	r0, #4294967295
 8001d90:	f7ff ff8e 	bl	8001cb0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001d94:	4b05      	ldr	r3, [pc, #20]	@ (8001dac <SysTick_Config+0x40>)
 8001d96:	2200      	movs	r2, #0
 8001d98:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001d9a:	4b04      	ldr	r3, [pc, #16]	@ (8001dac <SysTick_Config+0x40>)
 8001d9c:	2207      	movs	r2, #7
 8001d9e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001da0:	2300      	movs	r3, #0
}
 8001da2:	4618      	mov	r0, r3
 8001da4:	3708      	adds	r7, #8
 8001da6:	46bd      	mov	sp, r7
 8001da8:	bd80      	pop	{r7, pc}
 8001daa:	bf00      	nop
 8001dac:	e000e010 	.word	0xe000e010

08001db0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001db0:	b580      	push	{r7, lr}
 8001db2:	b082      	sub	sp, #8
 8001db4:	af00      	add	r7, sp, #0
 8001db6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001db8:	6878      	ldr	r0, [r7, #4]
 8001dba:	f7ff ff29 	bl	8001c10 <__NVIC_SetPriorityGrouping>
}
 8001dbe:	bf00      	nop
 8001dc0:	3708      	adds	r7, #8
 8001dc2:	46bd      	mov	sp, r7
 8001dc4:	bd80      	pop	{r7, pc}

08001dc6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001dc6:	b580      	push	{r7, lr}
 8001dc8:	b086      	sub	sp, #24
 8001dca:	af00      	add	r7, sp, #0
 8001dcc:	4603      	mov	r3, r0
 8001dce:	60b9      	str	r1, [r7, #8]
 8001dd0:	607a      	str	r2, [r7, #4]
 8001dd2:	81fb      	strh	r3, [r7, #14]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001dd4:	f7ff ff40 	bl	8001c58 <__NVIC_GetPriorityGrouping>
 8001dd8:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001dda:	687a      	ldr	r2, [r7, #4]
 8001ddc:	68b9      	ldr	r1, [r7, #8]
 8001dde:	6978      	ldr	r0, [r7, #20]
 8001de0:	f7ff ff90 	bl	8001d04 <NVIC_EncodePriority>
 8001de4:	4602      	mov	r2, r0
 8001de6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001dea:	4611      	mov	r1, r2
 8001dec:	4618      	mov	r0, r3
 8001dee:	f7ff ff5f 	bl	8001cb0 <__NVIC_SetPriority>
}
 8001df2:	bf00      	nop
 8001df4:	3718      	adds	r7, #24
 8001df6:	46bd      	mov	sp, r7
 8001df8:	bd80      	pop	{r7, pc}

08001dfa <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32h7xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001dfa:	b580      	push	{r7, lr}
 8001dfc:	b082      	sub	sp, #8
 8001dfe:	af00      	add	r7, sp, #0
 8001e00:	4603      	mov	r3, r0
 8001e02:	80fb      	strh	r3, [r7, #6]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001e04:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8001e08:	4618      	mov	r0, r3
 8001e0a:	f7ff ff33 	bl	8001c74 <__NVIC_EnableIRQ>
}
 8001e0e:	bf00      	nop
 8001e10:	3708      	adds	r7, #8
 8001e12:	46bd      	mov	sp, r7
 8001e14:	bd80      	pop	{r7, pc}

08001e16 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status   - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001e16:	b580      	push	{r7, lr}
 8001e18:	b082      	sub	sp, #8
 8001e1a:	af00      	add	r7, sp, #0
 8001e1c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001e1e:	6878      	ldr	r0, [r7, #4]
 8001e20:	f7ff ffa4 	bl	8001d6c <SysTick_Config>
 8001e24:	4603      	mov	r3, r0
}
 8001e26:	4618      	mov	r0, r3
 8001e28:	3708      	adds	r7, #8
 8001e2a:	46bd      	mov	sp, r7
 8001e2c:	bd80      	pop	{r7, pc}
	...

08001e30 <HAL_MPU_Disable>:
/**
  * @brief  Disables the MPU
  * @retval None
  */
void HAL_MPU_Disable(void)
{
 8001e30:	b480      	push	{r7}
 8001e32:	af00      	add	r7, sp, #0
  \details Ensures the apparent order of the explicit memory operations before
           and after the instruction, without ensuring their completion.
 */
__STATIC_FORCEINLINE void __DMB(void)
{
  __ASM volatile ("dmb 0xF":::"memory");
 8001e34:	f3bf 8f5f 	dmb	sy
}
 8001e38:	bf00      	nop
  /* Make sure outstanding transfers are done */
  __DMB();

  /* Disable fault exceptions */
  SCB->SHCSR &= ~SCB_SHCSR_MEMFAULTENA_Msk;
 8001e3a:	4b07      	ldr	r3, [pc, #28]	@ (8001e58 <HAL_MPU_Disable+0x28>)
 8001e3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e3e:	4a06      	ldr	r2, [pc, #24]	@ (8001e58 <HAL_MPU_Disable+0x28>)
 8001e40:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001e44:	6253      	str	r3, [r2, #36]	@ 0x24

  /* Disable the MPU and clear the control register*/
  MPU->CTRL = 0;
 8001e46:	4b05      	ldr	r3, [pc, #20]	@ (8001e5c <HAL_MPU_Disable+0x2c>)
 8001e48:	2200      	movs	r2, #0
 8001e4a:	605a      	str	r2, [r3, #4]
}
 8001e4c:	bf00      	nop
 8001e4e:	46bd      	mov	sp, r7
 8001e50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e54:	4770      	bx	lr
 8001e56:	bf00      	nop
 8001e58:	e000ed00 	.word	0xe000ed00
 8001e5c:	e000ed90 	.word	0xe000ed90

08001e60 <HAL_MPU_Enable>:
  *            @arg MPU_PRIVILEGED_DEFAULT
  *            @arg MPU_HFNMI_PRIVDEF
  * @retval None
  */
void HAL_MPU_Enable(uint32_t MPU_Control)
{
 8001e60:	b480      	push	{r7}
 8001e62:	b083      	sub	sp, #12
 8001e64:	af00      	add	r7, sp, #0
 8001e66:	6078      	str	r0, [r7, #4]
  /* Enable the MPU */
  MPU->CTRL = MPU_Control | MPU_CTRL_ENABLE_Msk;
 8001e68:	4a0b      	ldr	r2, [pc, #44]	@ (8001e98 <HAL_MPU_Enable+0x38>)
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	f043 0301 	orr.w	r3, r3, #1
 8001e70:	6053      	str	r3, [r2, #4]

  /* Enable fault exceptions */
  SCB->SHCSR |= SCB_SHCSR_MEMFAULTENA_Msk;
 8001e72:	4b0a      	ldr	r3, [pc, #40]	@ (8001e9c <HAL_MPU_Enable+0x3c>)
 8001e74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001e76:	4a09      	ldr	r2, [pc, #36]	@ (8001e9c <HAL_MPU_Enable+0x3c>)
 8001e78:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001e7c:	6253      	str	r3, [r2, #36]	@ 0x24
  __ASM volatile ("dsb 0xF":::"memory");
 8001e7e:	f3bf 8f4f 	dsb	sy
}
 8001e82:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8001e84:	f3bf 8f6f 	isb	sy
}
 8001e88:	bf00      	nop

  /* Ensure MPU setting take effects */
  __DSB();
  __ISB();
}
 8001e8a:	bf00      	nop
 8001e8c:	370c      	adds	r7, #12
 8001e8e:	46bd      	mov	sp, r7
 8001e90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e94:	4770      	bx	lr
 8001e96:	bf00      	nop
 8001e98:	e000ed90 	.word	0xe000ed90
 8001e9c:	e000ed00 	.word	0xe000ed00

08001ea0 <HAL_MPU_ConfigRegion>:
  * @param MPU_Init Pointer to a MPU_Region_InitTypeDef structure that contains
  *                the initialization and configuration information.
  * @retval None
  */
void HAL_MPU_ConfigRegion(const MPU_Region_InitTypeDef *MPU_Init)
{
 8001ea0:	b480      	push	{r7}
 8001ea2:	b083      	sub	sp, #12
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  assert_param(IS_MPU_ACCESS_BUFFERABLE(MPU_Init->IsBufferable));
  assert_param(IS_MPU_SUB_REGION_DISABLE(MPU_Init->SubRegionDisable));
  assert_param(IS_MPU_REGION_SIZE(MPU_Init->Size));

  /* Set the Region number */
  MPU->RNR = MPU_Init->Number;
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	785a      	ldrb	r2, [r3, #1]
 8001eac:	4b1b      	ldr	r3, [pc, #108]	@ (8001f1c <HAL_MPU_ConfigRegion+0x7c>)
 8001eae:	609a      	str	r2, [r3, #8]

  /* Disable the Region */
  CLEAR_BIT(MPU->RASR, MPU_RASR_ENABLE_Msk);
 8001eb0:	4b1a      	ldr	r3, [pc, #104]	@ (8001f1c <HAL_MPU_ConfigRegion+0x7c>)
 8001eb2:	691b      	ldr	r3, [r3, #16]
 8001eb4:	4a19      	ldr	r2, [pc, #100]	@ (8001f1c <HAL_MPU_ConfigRegion+0x7c>)
 8001eb6:	f023 0301 	bic.w	r3, r3, #1
 8001eba:	6113      	str	r3, [r2, #16]

  /* Apply configuration */
  MPU->RBAR = MPU_Init->BaseAddress;
 8001ebc:	4a17      	ldr	r2, [pc, #92]	@ (8001f1c <HAL_MPU_ConfigRegion+0x7c>)
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	60d3      	str	r3, [r2, #12]
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	7b1b      	ldrb	r3, [r3, #12]
 8001ec8:	071a      	lsls	r2, r3, #28
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	7adb      	ldrb	r3, [r3, #11]
 8001ece:	061b      	lsls	r3, r3, #24
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001ed0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001ed2:	687b      	ldr	r3, [r7, #4]
 8001ed4:	7a9b      	ldrb	r3, [r3, #10]
 8001ed6:	04db      	lsls	r3, r3, #19
              ((uint32_t)MPU_Init->AccessPermission        << MPU_RASR_AP_Pos)   |
 8001ed8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	7b5b      	ldrb	r3, [r3, #13]
 8001ede:	049b      	lsls	r3, r3, #18
              ((uint32_t)MPU_Init->TypeExtField            << MPU_RASR_TEX_Pos)  |
 8001ee0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	7b9b      	ldrb	r3, [r3, #14]
 8001ee6:	045b      	lsls	r3, r3, #17
              ((uint32_t)MPU_Init->IsShareable             << MPU_RASR_S_Pos)    |
 8001ee8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	7bdb      	ldrb	r3, [r3, #15]
 8001eee:	041b      	lsls	r3, r3, #16
              ((uint32_t)MPU_Init->IsCacheable             << MPU_RASR_C_Pos)    |
 8001ef0:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	7a5b      	ldrb	r3, [r3, #9]
 8001ef6:	021b      	lsls	r3, r3, #8
              ((uint32_t)MPU_Init->IsBufferable            << MPU_RASR_B_Pos)    |
 8001ef8:	431a      	orrs	r2, r3
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001efa:	687b      	ldr	r3, [r7, #4]
 8001efc:	7a1b      	ldrb	r3, [r3, #8]
 8001efe:	005b      	lsls	r3, r3, #1
              ((uint32_t)MPU_Init->SubRegionDisable        << MPU_RASR_SRD_Pos)  |
 8001f00:	4313      	orrs	r3, r2
              ((uint32_t)MPU_Init->Enable                  << MPU_RASR_ENABLE_Pos);
 8001f02:	687a      	ldr	r2, [r7, #4]
 8001f04:	7812      	ldrb	r2, [r2, #0]
 8001f06:	4611      	mov	r1, r2
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001f08:	4a04      	ldr	r2, [pc, #16]	@ (8001f1c <HAL_MPU_ConfigRegion+0x7c>)
              ((uint32_t)MPU_Init->Size                    << MPU_RASR_SIZE_Pos) |
 8001f0a:	430b      	orrs	r3, r1
  MPU->RASR = ((uint32_t)MPU_Init->DisableExec             << MPU_RASR_XN_Pos)   |
 8001f0c:	6113      	str	r3, [r2, #16]
}
 8001f0e:	bf00      	nop
 8001f10:	370c      	adds	r7, #12
 8001f12:	46bd      	mov	sp, r7
 8001f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f18:	4770      	bx	lr
 8001f1a:	bf00      	nop
 8001f1c:	e000ed90 	.word	0xe000ed90

08001f20 <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001f20:	b580      	push	{r7, lr}
 8001f22:	b086      	sub	sp, #24
 8001f24:	af00      	add	r7, sp, #0
 8001f26:	6078      	str	r0, [r7, #4]
  uint32_t registerValue;
  uint32_t tickstart = HAL_GetTick();
 8001f28:	f7ff fe20 	bl	8001b6c <HAL_GetTick>
 8001f2c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	2b00      	cmp	r3, #0
 8001f32:	d101      	bne.n	8001f38 <HAL_DMA_Init+0x18>
  {
    return HAL_ERROR;
 8001f34:	2301      	movs	r3, #1
 8001f36:	e316      	b.n	8002566 <HAL_DMA_Init+0x646>
  assert_param(IS_DMA_PERIPHERAL_DATA_SIZE(hdma->Init.PeriphDataAlignment));
  assert_param(IS_DMA_MEMORY_DATA_SIZE(hdma->Init.MemDataAlignment));
  assert_param(IS_DMA_MODE(hdma->Init.Mode));
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8001f38:	687b      	ldr	r3, [r7, #4]
 8001f3a:	681b      	ldr	r3, [r3, #0]
 8001f3c:	4a66      	ldr	r2, [pc, #408]	@ (80020d8 <HAL_DMA_Init+0x1b8>)
 8001f3e:	4293      	cmp	r3, r2
 8001f40:	d04a      	beq.n	8001fd8 <HAL_DMA_Init+0xb8>
 8001f42:	687b      	ldr	r3, [r7, #4]
 8001f44:	681b      	ldr	r3, [r3, #0]
 8001f46:	4a65      	ldr	r2, [pc, #404]	@ (80020dc <HAL_DMA_Init+0x1bc>)
 8001f48:	4293      	cmp	r3, r2
 8001f4a:	d045      	beq.n	8001fd8 <HAL_DMA_Init+0xb8>
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	4a63      	ldr	r2, [pc, #396]	@ (80020e0 <HAL_DMA_Init+0x1c0>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d040      	beq.n	8001fd8 <HAL_DMA_Init+0xb8>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	681b      	ldr	r3, [r3, #0]
 8001f5a:	4a62      	ldr	r2, [pc, #392]	@ (80020e4 <HAL_DMA_Init+0x1c4>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d03b      	beq.n	8001fd8 <HAL_DMA_Init+0xb8>
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	4a60      	ldr	r2, [pc, #384]	@ (80020e8 <HAL_DMA_Init+0x1c8>)
 8001f66:	4293      	cmp	r3, r2
 8001f68:	d036      	beq.n	8001fd8 <HAL_DMA_Init+0xb8>
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	4a5f      	ldr	r2, [pc, #380]	@ (80020ec <HAL_DMA_Init+0x1cc>)
 8001f70:	4293      	cmp	r3, r2
 8001f72:	d031      	beq.n	8001fd8 <HAL_DMA_Init+0xb8>
 8001f74:	687b      	ldr	r3, [r7, #4]
 8001f76:	681b      	ldr	r3, [r3, #0]
 8001f78:	4a5d      	ldr	r2, [pc, #372]	@ (80020f0 <HAL_DMA_Init+0x1d0>)
 8001f7a:	4293      	cmp	r3, r2
 8001f7c:	d02c      	beq.n	8001fd8 <HAL_DMA_Init+0xb8>
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	681b      	ldr	r3, [r3, #0]
 8001f82:	4a5c      	ldr	r2, [pc, #368]	@ (80020f4 <HAL_DMA_Init+0x1d4>)
 8001f84:	4293      	cmp	r3, r2
 8001f86:	d027      	beq.n	8001fd8 <HAL_DMA_Init+0xb8>
 8001f88:	687b      	ldr	r3, [r7, #4]
 8001f8a:	681b      	ldr	r3, [r3, #0]
 8001f8c:	4a5a      	ldr	r2, [pc, #360]	@ (80020f8 <HAL_DMA_Init+0x1d8>)
 8001f8e:	4293      	cmp	r3, r2
 8001f90:	d022      	beq.n	8001fd8 <HAL_DMA_Init+0xb8>
 8001f92:	687b      	ldr	r3, [r7, #4]
 8001f94:	681b      	ldr	r3, [r3, #0]
 8001f96:	4a59      	ldr	r2, [pc, #356]	@ (80020fc <HAL_DMA_Init+0x1dc>)
 8001f98:	4293      	cmp	r3, r2
 8001f9a:	d01d      	beq.n	8001fd8 <HAL_DMA_Init+0xb8>
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	681b      	ldr	r3, [r3, #0]
 8001fa0:	4a57      	ldr	r2, [pc, #348]	@ (8002100 <HAL_DMA_Init+0x1e0>)
 8001fa2:	4293      	cmp	r3, r2
 8001fa4:	d018      	beq.n	8001fd8 <HAL_DMA_Init+0xb8>
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	681b      	ldr	r3, [r3, #0]
 8001faa:	4a56      	ldr	r2, [pc, #344]	@ (8002104 <HAL_DMA_Init+0x1e4>)
 8001fac:	4293      	cmp	r3, r2
 8001fae:	d013      	beq.n	8001fd8 <HAL_DMA_Init+0xb8>
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	681b      	ldr	r3, [r3, #0]
 8001fb4:	4a54      	ldr	r2, [pc, #336]	@ (8002108 <HAL_DMA_Init+0x1e8>)
 8001fb6:	4293      	cmp	r3, r2
 8001fb8:	d00e      	beq.n	8001fd8 <HAL_DMA_Init+0xb8>
 8001fba:	687b      	ldr	r3, [r7, #4]
 8001fbc:	681b      	ldr	r3, [r3, #0]
 8001fbe:	4a53      	ldr	r2, [pc, #332]	@ (800210c <HAL_DMA_Init+0x1ec>)
 8001fc0:	4293      	cmp	r3, r2
 8001fc2:	d009      	beq.n	8001fd8 <HAL_DMA_Init+0xb8>
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	681b      	ldr	r3, [r3, #0]
 8001fc8:	4a51      	ldr	r2, [pc, #324]	@ (8002110 <HAL_DMA_Init+0x1f0>)
 8001fca:	4293      	cmp	r3, r2
 8001fcc:	d004      	beq.n	8001fd8 <HAL_DMA_Init+0xb8>
 8001fce:	687b      	ldr	r3, [r7, #4]
 8001fd0:	681b      	ldr	r3, [r3, #0]
 8001fd2:	4a50      	ldr	r2, [pc, #320]	@ (8002114 <HAL_DMA_Init+0x1f4>)
 8001fd4:	4293      	cmp	r3, r2
 8001fd6:	d101      	bne.n	8001fdc <HAL_DMA_Init+0xbc>
 8001fd8:	2301      	movs	r3, #1
 8001fda:	e000      	b.n	8001fde <HAL_DMA_Init+0xbe>
 8001fdc:	2300      	movs	r3, #0
 8001fde:	2b00      	cmp	r3, #0
 8001fe0:	f000 813b 	beq.w	800225a <HAL_DMA_Init+0x33a>
      assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
      assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	2202      	movs	r2, #2
 8001fe8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	2200      	movs	r2, #0
 8001ff0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	681b      	ldr	r3, [r3, #0]
 8001ff8:	4a37      	ldr	r2, [pc, #220]	@ (80020d8 <HAL_DMA_Init+0x1b8>)
 8001ffa:	4293      	cmp	r3, r2
 8001ffc:	d04a      	beq.n	8002094 <HAL_DMA_Init+0x174>
 8001ffe:	687b      	ldr	r3, [r7, #4]
 8002000:	681b      	ldr	r3, [r3, #0]
 8002002:	4a36      	ldr	r2, [pc, #216]	@ (80020dc <HAL_DMA_Init+0x1bc>)
 8002004:	4293      	cmp	r3, r2
 8002006:	d045      	beq.n	8002094 <HAL_DMA_Init+0x174>
 8002008:	687b      	ldr	r3, [r7, #4]
 800200a:	681b      	ldr	r3, [r3, #0]
 800200c:	4a34      	ldr	r2, [pc, #208]	@ (80020e0 <HAL_DMA_Init+0x1c0>)
 800200e:	4293      	cmp	r3, r2
 8002010:	d040      	beq.n	8002094 <HAL_DMA_Init+0x174>
 8002012:	687b      	ldr	r3, [r7, #4]
 8002014:	681b      	ldr	r3, [r3, #0]
 8002016:	4a33      	ldr	r2, [pc, #204]	@ (80020e4 <HAL_DMA_Init+0x1c4>)
 8002018:	4293      	cmp	r3, r2
 800201a:	d03b      	beq.n	8002094 <HAL_DMA_Init+0x174>
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	4a31      	ldr	r2, [pc, #196]	@ (80020e8 <HAL_DMA_Init+0x1c8>)
 8002022:	4293      	cmp	r3, r2
 8002024:	d036      	beq.n	8002094 <HAL_DMA_Init+0x174>
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	681b      	ldr	r3, [r3, #0]
 800202a:	4a30      	ldr	r2, [pc, #192]	@ (80020ec <HAL_DMA_Init+0x1cc>)
 800202c:	4293      	cmp	r3, r2
 800202e:	d031      	beq.n	8002094 <HAL_DMA_Init+0x174>
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	681b      	ldr	r3, [r3, #0]
 8002034:	4a2e      	ldr	r2, [pc, #184]	@ (80020f0 <HAL_DMA_Init+0x1d0>)
 8002036:	4293      	cmp	r3, r2
 8002038:	d02c      	beq.n	8002094 <HAL_DMA_Init+0x174>
 800203a:	687b      	ldr	r3, [r7, #4]
 800203c:	681b      	ldr	r3, [r3, #0]
 800203e:	4a2d      	ldr	r2, [pc, #180]	@ (80020f4 <HAL_DMA_Init+0x1d4>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d027      	beq.n	8002094 <HAL_DMA_Init+0x174>
 8002044:	687b      	ldr	r3, [r7, #4]
 8002046:	681b      	ldr	r3, [r3, #0]
 8002048:	4a2b      	ldr	r2, [pc, #172]	@ (80020f8 <HAL_DMA_Init+0x1d8>)
 800204a:	4293      	cmp	r3, r2
 800204c:	d022      	beq.n	8002094 <HAL_DMA_Init+0x174>
 800204e:	687b      	ldr	r3, [r7, #4]
 8002050:	681b      	ldr	r3, [r3, #0]
 8002052:	4a2a      	ldr	r2, [pc, #168]	@ (80020fc <HAL_DMA_Init+0x1dc>)
 8002054:	4293      	cmp	r3, r2
 8002056:	d01d      	beq.n	8002094 <HAL_DMA_Init+0x174>
 8002058:	687b      	ldr	r3, [r7, #4]
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a28      	ldr	r2, [pc, #160]	@ (8002100 <HAL_DMA_Init+0x1e0>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d018      	beq.n	8002094 <HAL_DMA_Init+0x174>
 8002062:	687b      	ldr	r3, [r7, #4]
 8002064:	681b      	ldr	r3, [r3, #0]
 8002066:	4a27      	ldr	r2, [pc, #156]	@ (8002104 <HAL_DMA_Init+0x1e4>)
 8002068:	4293      	cmp	r3, r2
 800206a:	d013      	beq.n	8002094 <HAL_DMA_Init+0x174>
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a25      	ldr	r2, [pc, #148]	@ (8002108 <HAL_DMA_Init+0x1e8>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d00e      	beq.n	8002094 <HAL_DMA_Init+0x174>
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	4a24      	ldr	r2, [pc, #144]	@ (800210c <HAL_DMA_Init+0x1ec>)
 800207c:	4293      	cmp	r3, r2
 800207e:	d009      	beq.n	8002094 <HAL_DMA_Init+0x174>
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	681b      	ldr	r3, [r3, #0]
 8002084:	4a22      	ldr	r2, [pc, #136]	@ (8002110 <HAL_DMA_Init+0x1f0>)
 8002086:	4293      	cmp	r3, r2
 8002088:	d004      	beq.n	8002094 <HAL_DMA_Init+0x174>
 800208a:	687b      	ldr	r3, [r7, #4]
 800208c:	681b      	ldr	r3, [r3, #0]
 800208e:	4a21      	ldr	r2, [pc, #132]	@ (8002114 <HAL_DMA_Init+0x1f4>)
 8002090:	4293      	cmp	r3, r2
 8002092:	d108      	bne.n	80020a6 <HAL_DMA_Init+0x186>
 8002094:	687b      	ldr	r3, [r7, #4]
 8002096:	681b      	ldr	r3, [r3, #0]
 8002098:	681a      	ldr	r2, [r3, #0]
 800209a:	687b      	ldr	r3, [r7, #4]
 800209c:	681b      	ldr	r3, [r3, #0]
 800209e:	f022 0201 	bic.w	r2, r2, #1
 80020a2:	601a      	str	r2, [r3, #0]
 80020a4:	e007      	b.n	80020b6 <HAL_DMA_Init+0x196>
 80020a6:	687b      	ldr	r3, [r7, #4]
 80020a8:	681b      	ldr	r3, [r3, #0]
 80020aa:	681a      	ldr	r2, [r3, #0]
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	681b      	ldr	r3, [r3, #0]
 80020b0:	f022 0201 	bic.w	r2, r2, #1
 80020b4:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 80020b6:	e02f      	b.n	8002118 <HAL_DMA_Init+0x1f8>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80020b8:	f7ff fd58 	bl	8001b6c <HAL_GetTick>
 80020bc:	4602      	mov	r2, r0
 80020be:	693b      	ldr	r3, [r7, #16]
 80020c0:	1ad3      	subs	r3, r2, r3
 80020c2:	2b05      	cmp	r3, #5
 80020c4:	d928      	bls.n	8002118 <HAL_DMA_Init+0x1f8>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80020c6:	687b      	ldr	r3, [r7, #4]
 80020c8:	2220      	movs	r2, #32
 80020ca:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	2203      	movs	r2, #3
 80020d0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        return HAL_ERROR;
 80020d4:	2301      	movs	r3, #1
 80020d6:	e246      	b.n	8002566 <HAL_DMA_Init+0x646>
 80020d8:	40020010 	.word	0x40020010
 80020dc:	40020028 	.word	0x40020028
 80020e0:	40020040 	.word	0x40020040
 80020e4:	40020058 	.word	0x40020058
 80020e8:	40020070 	.word	0x40020070
 80020ec:	40020088 	.word	0x40020088
 80020f0:	400200a0 	.word	0x400200a0
 80020f4:	400200b8 	.word	0x400200b8
 80020f8:	40020410 	.word	0x40020410
 80020fc:	40020428 	.word	0x40020428
 8002100:	40020440 	.word	0x40020440
 8002104:	40020458 	.word	0x40020458
 8002108:	40020470 	.word	0x40020470
 800210c:	40020488 	.word	0x40020488
 8002110:	400204a0 	.word	0x400204a0
 8002114:	400204b8 	.word	0x400204b8
    while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8002118:	687b      	ldr	r3, [r7, #4]
 800211a:	681b      	ldr	r3, [r3, #0]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	f003 0301 	and.w	r3, r3, #1
 8002122:	2b00      	cmp	r3, #0
 8002124:	d1c8      	bne.n	80020b8 <HAL_DMA_Init+0x198>
      }
    }

    /* Get the CR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->CR;
 8002126:	687b      	ldr	r3, [r7, #4]
 8002128:	681b      	ldr	r3, [r3, #0]
 800212a:	681b      	ldr	r3, [r3, #0]
 800212c:	617b      	str	r3, [r7, #20]

    /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
    registerValue &= ((uint32_t)~(DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 800212e:	697a      	ldr	r2, [r7, #20]
 8002130:	4b83      	ldr	r3, [pc, #524]	@ (8002340 <HAL_DMA_Init+0x420>)
 8002132:	4013      	ands	r3, r2
 8002134:	617b      	str	r3, [r7, #20]
                        DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                        DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                        DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

    /* Prepare the DMA Stream configuration */
    registerValue |=  hdma->Init.Direction           |
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	689a      	ldr	r2, [r3, #8]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800213a:	687b      	ldr	r3, [r7, #4]
 800213c:	68db      	ldr	r3, [r3, #12]
    registerValue |=  hdma->Init.Direction           |
 800213e:	431a      	orrs	r2, r3
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002140:	687b      	ldr	r3, [r7, #4]
 8002142:	691b      	ldr	r3, [r3, #16]
 8002144:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002146:	687b      	ldr	r3, [r7, #4]
 8002148:	695b      	ldr	r3, [r3, #20]
            hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 800214a:	431a      	orrs	r2, r3
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	699b      	ldr	r3, [r3, #24]
 8002150:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002152:	687b      	ldr	r3, [r7, #4]
 8002154:	69db      	ldr	r3, [r3, #28]
            hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002156:	431a      	orrs	r2, r3
            hdma->Init.Mode                | hdma->Init.Priority;
 8002158:	687b      	ldr	r3, [r7, #4]
 800215a:	6a1b      	ldr	r3, [r3, #32]
 800215c:	4313      	orrs	r3, r2
    registerValue |=  hdma->Init.Direction           |
 800215e:	697a      	ldr	r2, [r7, #20]
 8002160:	4313      	orrs	r3, r2
 8002162:	617b      	str	r3, [r7, #20]

    /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002168:	2b04      	cmp	r3, #4
 800216a:	d107      	bne.n	800217c <HAL_DMA_Init+0x25c>
    {
      /* Get memory burst and peripheral burst */
      registerValue |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 800216c:	687b      	ldr	r3, [r7, #4]
 800216e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002170:	687b      	ldr	r3, [r7, #4]
 8002172:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002174:	4313      	orrs	r3, r2
 8002176:	697a      	ldr	r2, [r7, #20]
 8002178:	4313      	orrs	r3, r2
 800217a:	617b      	str	r3, [r7, #20]
    }

    /* Work around for Errata 2.22: UART/USART- DMA transfer lock: DMA stream could be
                                    lock when transferring data to/from USART/UART */
#if (STM32H7_DEV_ID == 0x450UL)
    if((DBGMCU->IDCODE & 0xFFFF0000U) >= 0x20000000U)
 800217c:	4b71      	ldr	r3, [pc, #452]	@ (8002344 <HAL_DMA_Init+0x424>)
 800217e:	681a      	ldr	r2, [r3, #0]
 8002180:	4b71      	ldr	r3, [pc, #452]	@ (8002348 <HAL_DMA_Init+0x428>)
 8002182:	4013      	ands	r3, r2
 8002184:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8002188:	d328      	bcc.n	80021dc <HAL_DMA_Init+0x2bc>
    {
#endif /* STM32H7_DEV_ID == 0x450UL */
      if(IS_DMA_UART_USART_REQUEST(hdma->Init.Request) != 0U)
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	685b      	ldr	r3, [r3, #4]
 800218e:	2b28      	cmp	r3, #40	@ 0x28
 8002190:	d903      	bls.n	800219a <HAL_DMA_Init+0x27a>
 8002192:	687b      	ldr	r3, [r7, #4]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	2b2e      	cmp	r3, #46	@ 0x2e
 8002198:	d917      	bls.n	80021ca <HAL_DMA_Init+0x2aa>
 800219a:	687b      	ldr	r3, [r7, #4]
 800219c:	685b      	ldr	r3, [r3, #4]
 800219e:	2b3e      	cmp	r3, #62	@ 0x3e
 80021a0:	d903      	bls.n	80021aa <HAL_DMA_Init+0x28a>
 80021a2:	687b      	ldr	r3, [r7, #4]
 80021a4:	685b      	ldr	r3, [r3, #4]
 80021a6:	2b42      	cmp	r3, #66	@ 0x42
 80021a8:	d90f      	bls.n	80021ca <HAL_DMA_Init+0x2aa>
 80021aa:	687b      	ldr	r3, [r7, #4]
 80021ac:	685b      	ldr	r3, [r3, #4]
 80021ae:	2b46      	cmp	r3, #70	@ 0x46
 80021b0:	d903      	bls.n	80021ba <HAL_DMA_Init+0x29a>
 80021b2:	687b      	ldr	r3, [r7, #4]
 80021b4:	685b      	ldr	r3, [r3, #4]
 80021b6:	2b48      	cmp	r3, #72	@ 0x48
 80021b8:	d907      	bls.n	80021ca <HAL_DMA_Init+0x2aa>
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	685b      	ldr	r3, [r3, #4]
 80021be:	2b4e      	cmp	r3, #78	@ 0x4e
 80021c0:	d905      	bls.n	80021ce <HAL_DMA_Init+0x2ae>
 80021c2:	687b      	ldr	r3, [r7, #4]
 80021c4:	685b      	ldr	r3, [r3, #4]
 80021c6:	2b52      	cmp	r3, #82	@ 0x52
 80021c8:	d801      	bhi.n	80021ce <HAL_DMA_Init+0x2ae>
 80021ca:	2301      	movs	r3, #1
 80021cc:	e000      	b.n	80021d0 <HAL_DMA_Init+0x2b0>
 80021ce:	2300      	movs	r3, #0
 80021d0:	2b00      	cmp	r3, #0
 80021d2:	d003      	beq.n	80021dc <HAL_DMA_Init+0x2bc>
      {
        registerValue |= DMA_SxCR_TRBUFF;
 80021d4:	697b      	ldr	r3, [r7, #20]
 80021d6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80021da:	617b      	str	r3, [r7, #20]
#if (STM32H7_DEV_ID == 0x450UL)
    }
#endif /* STM32H7_DEV_ID == 0x450UL */

    /* Write to DMA Stream CR register */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->CR = registerValue;
 80021dc:	687b      	ldr	r3, [r7, #4]
 80021de:	681b      	ldr	r3, [r3, #0]
 80021e0:	697a      	ldr	r2, [r7, #20]
 80021e2:	601a      	str	r2, [r3, #0]

    /* Get the FCR register value */
    registerValue = ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	681b      	ldr	r3, [r3, #0]
 80021e8:	695b      	ldr	r3, [r3, #20]
 80021ea:	617b      	str	r3, [r7, #20]

    /* Clear Direct mode and FIFO threshold bits */
    registerValue &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80021ec:	697b      	ldr	r3, [r7, #20]
 80021ee:	f023 0307 	bic.w	r3, r3, #7
 80021f2:	617b      	str	r3, [r7, #20]

    /* Prepare the DMA Stream FIFO configuration */
    registerValue |= hdma->Init.FIFOMode;
 80021f4:	687b      	ldr	r3, [r7, #4]
 80021f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80021f8:	697a      	ldr	r2, [r7, #20]
 80021fa:	4313      	orrs	r3, r2
 80021fc:	617b      	str	r3, [r7, #20]

    /* the FIFO threshold is not used when the FIFO mode is disabled */
    if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80021fe:	687b      	ldr	r3, [r7, #4]
 8002200:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002202:	2b04      	cmp	r3, #4
 8002204:	d117      	bne.n	8002236 <HAL_DMA_Init+0x316>
    {
      /* Get the FIFO threshold */
      registerValue |= hdma->Init.FIFOThreshold;
 8002206:	687b      	ldr	r3, [r7, #4]
 8002208:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800220a:	697a      	ldr	r2, [r7, #20]
 800220c:	4313      	orrs	r3, r2
 800220e:	617b      	str	r3, [r7, #20]

      /* Check compatibility between FIFO threshold level and size of the memory burst */
      /* for INCR4, INCR8, INCR16 */
      if(hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002214:	2b00      	cmp	r3, #0
 8002216:	d00e      	beq.n	8002236 <HAL_DMA_Init+0x316>
      {
        if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002218:	6878      	ldr	r0, [r7, #4]
 800221a:	f002 fb3f 	bl	800489c <DMA_CheckFifoParam>
 800221e:	4603      	mov	r3, r0
 8002220:	2b00      	cmp	r3, #0
 8002222:	d008      	beq.n	8002236 <HAL_DMA_Init+0x316>
        {
          /* Update error code */
          hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	2240      	movs	r2, #64	@ 0x40
 8002228:	655a      	str	r2, [r3, #84]	@ 0x54

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	2201      	movs	r2, #1
 800222e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          return HAL_ERROR;
 8002232:	2301      	movs	r3, #1
 8002234:	e197      	b.n	8002566 <HAL_DMA_Init+0x646>
        }
      }
    }

    /* Write to DMA Stream FCR */
    ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR = registerValue;
 8002236:	687b      	ldr	r3, [r7, #4]
 8002238:	681b      	ldr	r3, [r3, #0]
 800223a:	697a      	ldr	r2, [r7, #20]
 800223c:	615a      	str	r2, [r3, #20]

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
       DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_dma = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800223e:	6878      	ldr	r0, [r7, #4]
 8002240:	f002 fa7a 	bl	8004738 <DMA_CalcBaseAndBitshift>
 8002244:	4603      	mov	r3, r0
 8002246:	60bb      	str	r3, [r7, #8]

    /* Clear all interrupt flags */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800224c:	f003 031f 	and.w	r3, r3, #31
 8002250:	223f      	movs	r2, #63	@ 0x3f
 8002252:	409a      	lsls	r2, r3
 8002254:	68bb      	ldr	r3, [r7, #8]
 8002256:	609a      	str	r2, [r3, #8]
 8002258:	e0cd      	b.n	80023f6 <HAL_DMA_Init+0x4d6>
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800225a:	687b      	ldr	r3, [r7, #4]
 800225c:	681b      	ldr	r3, [r3, #0]
 800225e:	4a3b      	ldr	r2, [pc, #236]	@ (800234c <HAL_DMA_Init+0x42c>)
 8002260:	4293      	cmp	r3, r2
 8002262:	d022      	beq.n	80022aa <HAL_DMA_Init+0x38a>
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	681b      	ldr	r3, [r3, #0]
 8002268:	4a39      	ldr	r2, [pc, #228]	@ (8002350 <HAL_DMA_Init+0x430>)
 800226a:	4293      	cmp	r3, r2
 800226c:	d01d      	beq.n	80022aa <HAL_DMA_Init+0x38a>
 800226e:	687b      	ldr	r3, [r7, #4]
 8002270:	681b      	ldr	r3, [r3, #0]
 8002272:	4a38      	ldr	r2, [pc, #224]	@ (8002354 <HAL_DMA_Init+0x434>)
 8002274:	4293      	cmp	r3, r2
 8002276:	d018      	beq.n	80022aa <HAL_DMA_Init+0x38a>
 8002278:	687b      	ldr	r3, [r7, #4]
 800227a:	681b      	ldr	r3, [r3, #0]
 800227c:	4a36      	ldr	r2, [pc, #216]	@ (8002358 <HAL_DMA_Init+0x438>)
 800227e:	4293      	cmp	r3, r2
 8002280:	d013      	beq.n	80022aa <HAL_DMA_Init+0x38a>
 8002282:	687b      	ldr	r3, [r7, #4]
 8002284:	681b      	ldr	r3, [r3, #0]
 8002286:	4a35      	ldr	r2, [pc, #212]	@ (800235c <HAL_DMA_Init+0x43c>)
 8002288:	4293      	cmp	r3, r2
 800228a:	d00e      	beq.n	80022aa <HAL_DMA_Init+0x38a>
 800228c:	687b      	ldr	r3, [r7, #4]
 800228e:	681b      	ldr	r3, [r3, #0]
 8002290:	4a33      	ldr	r2, [pc, #204]	@ (8002360 <HAL_DMA_Init+0x440>)
 8002292:	4293      	cmp	r3, r2
 8002294:	d009      	beq.n	80022aa <HAL_DMA_Init+0x38a>
 8002296:	687b      	ldr	r3, [r7, #4]
 8002298:	681b      	ldr	r3, [r3, #0]
 800229a:	4a32      	ldr	r2, [pc, #200]	@ (8002364 <HAL_DMA_Init+0x444>)
 800229c:	4293      	cmp	r3, r2
 800229e:	d004      	beq.n	80022aa <HAL_DMA_Init+0x38a>
 80022a0:	687b      	ldr	r3, [r7, #4]
 80022a2:	681b      	ldr	r3, [r3, #0]
 80022a4:	4a30      	ldr	r2, [pc, #192]	@ (8002368 <HAL_DMA_Init+0x448>)
 80022a6:	4293      	cmp	r3, r2
 80022a8:	d101      	bne.n	80022ae <HAL_DMA_Init+0x38e>
 80022aa:	2301      	movs	r3, #1
 80022ac:	e000      	b.n	80022b0 <HAL_DMA_Init+0x390>
 80022ae:	2300      	movs	r3, #0
 80022b0:	2b00      	cmp	r3, #0
 80022b2:	f000 8097 	beq.w	80023e4 <HAL_DMA_Init+0x4c4>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	681b      	ldr	r3, [r3, #0]
 80022ba:	4a24      	ldr	r2, [pc, #144]	@ (800234c <HAL_DMA_Init+0x42c>)
 80022bc:	4293      	cmp	r3, r2
 80022be:	d021      	beq.n	8002304 <HAL_DMA_Init+0x3e4>
 80022c0:	687b      	ldr	r3, [r7, #4]
 80022c2:	681b      	ldr	r3, [r3, #0]
 80022c4:	4a22      	ldr	r2, [pc, #136]	@ (8002350 <HAL_DMA_Init+0x430>)
 80022c6:	4293      	cmp	r3, r2
 80022c8:	d01c      	beq.n	8002304 <HAL_DMA_Init+0x3e4>
 80022ca:	687b      	ldr	r3, [r7, #4]
 80022cc:	681b      	ldr	r3, [r3, #0]
 80022ce:	4a21      	ldr	r2, [pc, #132]	@ (8002354 <HAL_DMA_Init+0x434>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d017      	beq.n	8002304 <HAL_DMA_Init+0x3e4>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	681b      	ldr	r3, [r3, #0]
 80022d8:	4a1f      	ldr	r2, [pc, #124]	@ (8002358 <HAL_DMA_Init+0x438>)
 80022da:	4293      	cmp	r3, r2
 80022dc:	d012      	beq.n	8002304 <HAL_DMA_Init+0x3e4>
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	681b      	ldr	r3, [r3, #0]
 80022e2:	4a1e      	ldr	r2, [pc, #120]	@ (800235c <HAL_DMA_Init+0x43c>)
 80022e4:	4293      	cmp	r3, r2
 80022e6:	d00d      	beq.n	8002304 <HAL_DMA_Init+0x3e4>
 80022e8:	687b      	ldr	r3, [r7, #4]
 80022ea:	681b      	ldr	r3, [r3, #0]
 80022ec:	4a1c      	ldr	r2, [pc, #112]	@ (8002360 <HAL_DMA_Init+0x440>)
 80022ee:	4293      	cmp	r3, r2
 80022f0:	d008      	beq.n	8002304 <HAL_DMA_Init+0x3e4>
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	681b      	ldr	r3, [r3, #0]
 80022f6:	4a1b      	ldr	r2, [pc, #108]	@ (8002364 <HAL_DMA_Init+0x444>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d003      	beq.n	8002304 <HAL_DMA_Init+0x3e4>
 80022fc:	687b      	ldr	r3, [r7, #4]
 80022fe:	681b      	ldr	r3, [r3, #0]
 8002300:	4a19      	ldr	r2, [pc, #100]	@ (8002368 <HAL_DMA_Init+0x448>)
 8002302:	4293      	cmp	r3, r2
      /* Check the request parameter */
      assert_param(IS_BDMA_REQUEST(hdma->Init.Request));
    }

    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002304:	687b      	ldr	r3, [r7, #4]
 8002306:	2202      	movs	r2, #2
 8002308:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Allocate lock resource */
    __HAL_UNLOCK(hdma);
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2200      	movs	r2, #0
 8002310:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Get the CR register value */
    registerValue = ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR;
 8002314:	687b      	ldr	r3, [r7, #4]
 8002316:	681b      	ldr	r3, [r3, #0]
 8002318:	681b      	ldr	r3, [r3, #0]
 800231a:	617b      	str	r3, [r7, #20]

    /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, MEM2MEM, DBM and CT bits */
    registerValue &= ((uint32_t)~(BDMA_CCR_PL    | BDMA_CCR_MSIZE   | BDMA_CCR_PSIZE  | \
 800231c:	697a      	ldr	r2, [r7, #20]
 800231e:	4b13      	ldr	r3, [pc, #76]	@ (800236c <HAL_DMA_Init+0x44c>)
 8002320:	4013      	ands	r3, r2
 8002322:	617b      	str	r3, [r7, #20]
                                  BDMA_CCR_MINC  | BDMA_CCR_PINC    | BDMA_CCR_CIRC   | \
                                  BDMA_CCR_DIR   | BDMA_CCR_MEM2MEM | BDMA_CCR_DBM    | \
                                  BDMA_CCR_CT));

    /* Prepare the DMA Channel configuration */
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	689b      	ldr	r3, [r3, #8]
 8002328:	2b40      	cmp	r3, #64	@ 0x40
 800232a:	d021      	beq.n	8002370 <HAL_DMA_Init+0x450>
 800232c:	687b      	ldr	r3, [r7, #4]
 800232e:	689b      	ldr	r3, [r3, #8]
 8002330:	2b80      	cmp	r3, #128	@ 0x80
 8002332:	d102      	bne.n	800233a <HAL_DMA_Init+0x41a>
 8002334:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8002338:	e01b      	b.n	8002372 <HAL_DMA_Init+0x452>
 800233a:	2300      	movs	r3, #0
 800233c:	e019      	b.n	8002372 <HAL_DMA_Init+0x452>
 800233e:	bf00      	nop
 8002340:	fe10803f 	.word	0xfe10803f
 8002344:	5c001000 	.word	0x5c001000
 8002348:	ffff0000 	.word	0xffff0000
 800234c:	58025408 	.word	0x58025408
 8002350:	5802541c 	.word	0x5802541c
 8002354:	58025430 	.word	0x58025430
 8002358:	58025444 	.word	0x58025444
 800235c:	58025458 	.word	0x58025458
 8002360:	5802546c 	.word	0x5802546c
 8002364:	58025480 	.word	0x58025480
 8002368:	58025494 	.word	0x58025494
 800236c:	fffe000f 	.word	0xfffe000f
 8002370:	2310      	movs	r3, #16
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002372:	687a      	ldr	r2, [r7, #4]
 8002374:	68d2      	ldr	r2, [r2, #12]
 8002376:	08d2      	lsrs	r2, r2, #3
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 8002378:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 800237a:	687b      	ldr	r3, [r7, #4]
 800237c:	691b      	ldr	r3, [r3, #16]
 800237e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PERIPHERAL_INC(hdma->Init.PeriphInc)       |
 8002380:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002382:	687b      	ldr	r3, [r7, #4]
 8002384:	695b      	ldr	r3, [r3, #20]
 8002386:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MEMORY_INC(hdma->Init.MemInc)              |
 8002388:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	699b      	ldr	r3, [r3, #24]
 800238e:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_PDATA_SIZE(hdma->Init.PeriphDataAlignment) |
 8002390:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	69db      	ldr	r3, [r3, #28]
 8002396:	08db      	lsrs	r3, r3, #3
                      DMA_TO_BDMA_MDATA_SIZE(hdma->Init.MemDataAlignment)    |
 8002398:	431a      	orrs	r2, r3
                      DMA_TO_BDMA_PRIORITY(hdma->Init.Priority);
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	6a1b      	ldr	r3, [r3, #32]
 800239e:	091b      	lsrs	r3, r3, #4
                      DMA_TO_BDMA_MODE(hdma->Init.Mode)                      |
 80023a0:	4313      	orrs	r3, r2
    registerValue |=  DMA_TO_BDMA_DIRECTION(hdma->Init.Direction)            |
 80023a2:	697a      	ldr	r2, [r7, #20]
 80023a4:	4313      	orrs	r3, r2
 80023a6:	617b      	str	r3, [r7, #20]

    /* Write to DMA Channel CR register */
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CCR = registerValue;
 80023a8:	687b      	ldr	r3, [r7, #4]
 80023aa:	681b      	ldr	r3, [r3, #0]
 80023ac:	697a      	ldr	r2, [r7, #20]
 80023ae:	601a      	str	r2, [r3, #0]

    /* calculation of the channel index */
    hdma->StreamIndex = (((uint32_t)((uint32_t*)hdma->Instance) - (uint32_t)BDMA_Channel0) / ((uint32_t)BDMA_Channel1 - (uint32_t)BDMA_Channel0)) << 2U;
 80023b0:	687b      	ldr	r3, [r7, #4]
 80023b2:	681b      	ldr	r3, [r3, #0]
 80023b4:	461a      	mov	r2, r3
 80023b6:	4b6e      	ldr	r3, [pc, #440]	@ (8002570 <HAL_DMA_Init+0x650>)
 80023b8:	4413      	add	r3, r2
 80023ba:	4a6e      	ldr	r2, [pc, #440]	@ (8002574 <HAL_DMA_Init+0x654>)
 80023bc:	fba2 2303 	umull	r2, r3, r2, r3
 80023c0:	091b      	lsrs	r3, r3, #4
 80023c2:	009a      	lsls	r2, r3, #2
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
    DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
    regs_bdma = (BDMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 80023c8:	6878      	ldr	r0, [r7, #4]
 80023ca:	f002 f9b5 	bl	8004738 <DMA_CalcBaseAndBitshift>
 80023ce:	4603      	mov	r3, r0
 80023d0:	60fb      	str	r3, [r7, #12]

    /* Clear all interrupt flags */
    regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 80023d2:	687b      	ldr	r3, [r7, #4]
 80023d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80023d6:	f003 031f 	and.w	r3, r3, #31
 80023da:	2201      	movs	r2, #1
 80023dc:	409a      	lsls	r2, r3
 80023de:	68fb      	ldr	r3, [r7, #12]
 80023e0:	605a      	str	r2, [r3, #4]
 80023e2:	e008      	b.n	80023f6 <HAL_DMA_Init+0x4d6>
  }
  else
  {
    hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 80023e4:	687b      	ldr	r3, [r7, #4]
 80023e6:	2240      	movs	r2, #64	@ 0x40
 80023e8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->State     = HAL_DMA_STATE_ERROR;
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	2203      	movs	r2, #3
 80023ee:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    return HAL_ERROR;
 80023f2:	2301      	movs	r3, #1
 80023f4:	e0b7      	b.n	8002566 <HAL_DMA_Init+0x646>
  }

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80023f6:	687b      	ldr	r3, [r7, #4]
 80023f8:	681b      	ldr	r3, [r3, #0]
 80023fa:	4a5f      	ldr	r2, [pc, #380]	@ (8002578 <HAL_DMA_Init+0x658>)
 80023fc:	4293      	cmp	r3, r2
 80023fe:	d072      	beq.n	80024e6 <HAL_DMA_Init+0x5c6>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	681b      	ldr	r3, [r3, #0]
 8002404:	4a5d      	ldr	r2, [pc, #372]	@ (800257c <HAL_DMA_Init+0x65c>)
 8002406:	4293      	cmp	r3, r2
 8002408:	d06d      	beq.n	80024e6 <HAL_DMA_Init+0x5c6>
 800240a:	687b      	ldr	r3, [r7, #4]
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	4a5c      	ldr	r2, [pc, #368]	@ (8002580 <HAL_DMA_Init+0x660>)
 8002410:	4293      	cmp	r3, r2
 8002412:	d068      	beq.n	80024e6 <HAL_DMA_Init+0x5c6>
 8002414:	687b      	ldr	r3, [r7, #4]
 8002416:	681b      	ldr	r3, [r3, #0]
 8002418:	4a5a      	ldr	r2, [pc, #360]	@ (8002584 <HAL_DMA_Init+0x664>)
 800241a:	4293      	cmp	r3, r2
 800241c:	d063      	beq.n	80024e6 <HAL_DMA_Init+0x5c6>
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	681b      	ldr	r3, [r3, #0]
 8002422:	4a59      	ldr	r2, [pc, #356]	@ (8002588 <HAL_DMA_Init+0x668>)
 8002424:	4293      	cmp	r3, r2
 8002426:	d05e      	beq.n	80024e6 <HAL_DMA_Init+0x5c6>
 8002428:	687b      	ldr	r3, [r7, #4]
 800242a:	681b      	ldr	r3, [r3, #0]
 800242c:	4a57      	ldr	r2, [pc, #348]	@ (800258c <HAL_DMA_Init+0x66c>)
 800242e:	4293      	cmp	r3, r2
 8002430:	d059      	beq.n	80024e6 <HAL_DMA_Init+0x5c6>
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a56      	ldr	r2, [pc, #344]	@ (8002590 <HAL_DMA_Init+0x670>)
 8002438:	4293      	cmp	r3, r2
 800243a:	d054      	beq.n	80024e6 <HAL_DMA_Init+0x5c6>
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a54      	ldr	r2, [pc, #336]	@ (8002594 <HAL_DMA_Init+0x674>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d04f      	beq.n	80024e6 <HAL_DMA_Init+0x5c6>
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	681b      	ldr	r3, [r3, #0]
 800244a:	4a53      	ldr	r2, [pc, #332]	@ (8002598 <HAL_DMA_Init+0x678>)
 800244c:	4293      	cmp	r3, r2
 800244e:	d04a      	beq.n	80024e6 <HAL_DMA_Init+0x5c6>
 8002450:	687b      	ldr	r3, [r7, #4]
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	4a51      	ldr	r2, [pc, #324]	@ (800259c <HAL_DMA_Init+0x67c>)
 8002456:	4293      	cmp	r3, r2
 8002458:	d045      	beq.n	80024e6 <HAL_DMA_Init+0x5c6>
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	4a50      	ldr	r2, [pc, #320]	@ (80025a0 <HAL_DMA_Init+0x680>)
 8002460:	4293      	cmp	r3, r2
 8002462:	d040      	beq.n	80024e6 <HAL_DMA_Init+0x5c6>
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	681b      	ldr	r3, [r3, #0]
 8002468:	4a4e      	ldr	r2, [pc, #312]	@ (80025a4 <HAL_DMA_Init+0x684>)
 800246a:	4293      	cmp	r3, r2
 800246c:	d03b      	beq.n	80024e6 <HAL_DMA_Init+0x5c6>
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a4d      	ldr	r2, [pc, #308]	@ (80025a8 <HAL_DMA_Init+0x688>)
 8002474:	4293      	cmp	r3, r2
 8002476:	d036      	beq.n	80024e6 <HAL_DMA_Init+0x5c6>
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	681b      	ldr	r3, [r3, #0]
 800247c:	4a4b      	ldr	r2, [pc, #300]	@ (80025ac <HAL_DMA_Init+0x68c>)
 800247e:	4293      	cmp	r3, r2
 8002480:	d031      	beq.n	80024e6 <HAL_DMA_Init+0x5c6>
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	681b      	ldr	r3, [r3, #0]
 8002486:	4a4a      	ldr	r2, [pc, #296]	@ (80025b0 <HAL_DMA_Init+0x690>)
 8002488:	4293      	cmp	r3, r2
 800248a:	d02c      	beq.n	80024e6 <HAL_DMA_Init+0x5c6>
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	4a48      	ldr	r2, [pc, #288]	@ (80025b4 <HAL_DMA_Init+0x694>)
 8002492:	4293      	cmp	r3, r2
 8002494:	d027      	beq.n	80024e6 <HAL_DMA_Init+0x5c6>
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a47      	ldr	r2, [pc, #284]	@ (80025b8 <HAL_DMA_Init+0x698>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d022      	beq.n	80024e6 <HAL_DMA_Init+0x5c6>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	4a45      	ldr	r2, [pc, #276]	@ (80025bc <HAL_DMA_Init+0x69c>)
 80024a6:	4293      	cmp	r3, r2
 80024a8:	d01d      	beq.n	80024e6 <HAL_DMA_Init+0x5c6>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a44      	ldr	r2, [pc, #272]	@ (80025c0 <HAL_DMA_Init+0x6a0>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d018      	beq.n	80024e6 <HAL_DMA_Init+0x5c6>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a42      	ldr	r2, [pc, #264]	@ (80025c4 <HAL_DMA_Init+0x6a4>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d013      	beq.n	80024e6 <HAL_DMA_Init+0x5c6>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a41      	ldr	r2, [pc, #260]	@ (80025c8 <HAL_DMA_Init+0x6a8>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d00e      	beq.n	80024e6 <HAL_DMA_Init+0x5c6>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a3f      	ldr	r2, [pc, #252]	@ (80025cc <HAL_DMA_Init+0x6ac>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d009      	beq.n	80024e6 <HAL_DMA_Init+0x5c6>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a3e      	ldr	r2, [pc, #248]	@ (80025d0 <HAL_DMA_Init+0x6b0>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d004      	beq.n	80024e6 <HAL_DMA_Init+0x5c6>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a3c      	ldr	r2, [pc, #240]	@ (80025d4 <HAL_DMA_Init+0x6b4>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d101      	bne.n	80024ea <HAL_DMA_Init+0x5ca>
 80024e6:	2301      	movs	r3, #1
 80024e8:	e000      	b.n	80024ec <HAL_DMA_Init+0x5cc>
 80024ea:	2300      	movs	r3, #0
 80024ec:	2b00      	cmp	r3, #0
 80024ee:	d032      	beq.n	8002556 <HAL_DMA_Init+0x636>
  {
    /* Initialize parameters for DMAMUX channel :
    DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
    */
    DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80024f0:	6878      	ldr	r0, [r7, #4]
 80024f2:	f002 fa4f 	bl	8004994 <DMA_CalcDMAMUXChannelBaseAndMask>

    if(hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80024f6:	687b      	ldr	r3, [r7, #4]
 80024f8:	689b      	ldr	r3, [r3, #8]
 80024fa:	2b80      	cmp	r3, #128	@ 0x80
 80024fc:	d102      	bne.n	8002504 <HAL_DMA_Init+0x5e4>
    {
      /* if memory to memory force the request to 0*/
      hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	2200      	movs	r2, #0
 8002502:	605a      	str	r2, [r3, #4]
    }

    /* Set peripheral request  to DMAMUX channel */
    hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	685a      	ldr	r2, [r3, #4]
 8002508:	687b      	ldr	r3, [r7, #4]
 800250a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800250c:	b2d2      	uxtb	r2, r2
 800250e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8002518:	605a      	str	r2, [r3, #4]

    /* Initialize parameters for DMAMUX request generator :
    if the DMA request is DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR7
    */
    if((hdma->Init.Request >= DMA_REQUEST_GENERATOR0) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR7))
 800251a:	687b      	ldr	r3, [r7, #4]
 800251c:	685b      	ldr	r3, [r3, #4]
 800251e:	2b00      	cmp	r3, #0
 8002520:	d010      	beq.n	8002544 <HAL_DMA_Init+0x624>
 8002522:	687b      	ldr	r3, [r7, #4]
 8002524:	685b      	ldr	r3, [r3, #4]
 8002526:	2b08      	cmp	r3, #8
 8002528:	d80c      	bhi.n	8002544 <HAL_DMA_Init+0x624>
    {
      /* Initialize parameters for DMAMUX request generator :
      DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask */
      DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 800252a:	6878      	ldr	r0, [r7, #4]
 800252c:	f002 facc 	bl	8004ac8 <DMA_CalcDMAMUXRequestGenBaseAndMask>

      /* Reset the DMAMUX request generator register */
      hdma->DMAmuxRequestGen->RGCR = 0U;
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002534:	2200      	movs	r2, #0
 8002536:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002538:	687b      	ldr	r3, [r7, #4]
 800253a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800253c:	687a      	ldr	r2, [r7, #4]
 800253e:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8002540:	605a      	str	r2, [r3, #4]
 8002542:	e008      	b.n	8002556 <HAL_DMA_Init+0x636>
    }
    else
    {
      hdma->DMAmuxRequestGen = 0U;
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	2200      	movs	r2, #0
 8002548:	66da      	str	r2, [r3, #108]	@ 0x6c
      hdma->DMAmuxRequestGenStatus = 0U;
 800254a:	687b      	ldr	r3, [r7, #4]
 800254c:	2200      	movs	r2, #0
 800254e:	671a      	str	r2, [r3, #112]	@ 0x70
      hdma->DMAmuxRequestGenStatusMask = 0U;
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	2200      	movs	r2, #0
 8002554:	675a      	str	r2, [r3, #116]	@ 0x74
    }
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002556:	687b      	ldr	r3, [r7, #4]
 8002558:	2200      	movs	r2, #0
 800255a:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 800255c:	687b      	ldr	r3, [r7, #4]
 800255e:	2201      	movs	r2, #1
 8002560:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 8002564:	2300      	movs	r3, #0
}
 8002566:	4618      	mov	r0, r3
 8002568:	3718      	adds	r7, #24
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	a7fdabf8 	.word	0xa7fdabf8
 8002574:	cccccccd 	.word	0xcccccccd
 8002578:	40020010 	.word	0x40020010
 800257c:	40020028 	.word	0x40020028
 8002580:	40020040 	.word	0x40020040
 8002584:	40020058 	.word	0x40020058
 8002588:	40020070 	.word	0x40020070
 800258c:	40020088 	.word	0x40020088
 8002590:	400200a0 	.word	0x400200a0
 8002594:	400200b8 	.word	0x400200b8
 8002598:	40020410 	.word	0x40020410
 800259c:	40020428 	.word	0x40020428
 80025a0:	40020440 	.word	0x40020440
 80025a4:	40020458 	.word	0x40020458
 80025a8:	40020470 	.word	0x40020470
 80025ac:	40020488 	.word	0x40020488
 80025b0:	400204a0 	.word	0x400204a0
 80025b4:	400204b8 	.word	0x400204b8
 80025b8:	58025408 	.word	0x58025408
 80025bc:	5802541c 	.word	0x5802541c
 80025c0:	58025430 	.word	0x58025430
 80025c4:	58025444 	.word	0x58025444
 80025c8:	58025458 	.word	0x58025458
 80025cc:	5802546c 	.word	0x5802546c
 80025d0:	58025480 	.word	0x58025480
 80025d4:	58025494 	.word	0x58025494

080025d8 <HAL_DMA_Start_IT>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80025d8:	b580      	push	{r7, lr}
 80025da:	b086      	sub	sp, #24
 80025dc:	af00      	add	r7, sp, #0
 80025de:	60f8      	str	r0, [r7, #12]
 80025e0:	60b9      	str	r1, [r7, #8]
 80025e2:	607a      	str	r2, [r7, #4]
 80025e4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80025e6:	2300      	movs	r3, #0
 80025e8:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80025ea:	68fb      	ldr	r3, [r7, #12]
 80025ec:	2b00      	cmp	r3, #0
 80025ee:	d101      	bne.n	80025f4 <HAL_DMA_Start_IT+0x1c>
  {
    return HAL_ERROR;
 80025f0:	2301      	movs	r3, #1
 80025f2:	e226      	b.n	8002a42 <HAL_DMA_Start_IT+0x46a>
  }

  /* Process locked */
  __HAL_LOCK(hdma);
 80025f4:	68fb      	ldr	r3, [r7, #12]
 80025f6:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80025fa:	2b01      	cmp	r3, #1
 80025fc:	d101      	bne.n	8002602 <HAL_DMA_Start_IT+0x2a>
 80025fe:	2302      	movs	r3, #2
 8002600:	e21f      	b.n	8002a42 <HAL_DMA_Start_IT+0x46a>
 8002602:	68fb      	ldr	r3, [r7, #12]
 8002604:	2201      	movs	r2, #1
 8002606:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

  if(HAL_DMA_STATE_READY == hdma->State)
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002610:	b2db      	uxtb	r3, r3
 8002612:	2b01      	cmp	r3, #1
 8002614:	f040 820a 	bne.w	8002a2c <HAL_DMA_Start_IT+0x454>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	2202      	movs	r2, #2
 800261c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	2200      	movs	r2, #0
 8002624:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	4a68      	ldr	r2, [pc, #416]	@ (80027cc <HAL_DMA_Start_IT+0x1f4>)
 800262c:	4293      	cmp	r3, r2
 800262e:	d04a      	beq.n	80026c6 <HAL_DMA_Start_IT+0xee>
 8002630:	68fb      	ldr	r3, [r7, #12]
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a66      	ldr	r2, [pc, #408]	@ (80027d0 <HAL_DMA_Start_IT+0x1f8>)
 8002636:	4293      	cmp	r3, r2
 8002638:	d045      	beq.n	80026c6 <HAL_DMA_Start_IT+0xee>
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	681b      	ldr	r3, [r3, #0]
 800263e:	4a65      	ldr	r2, [pc, #404]	@ (80027d4 <HAL_DMA_Start_IT+0x1fc>)
 8002640:	4293      	cmp	r3, r2
 8002642:	d040      	beq.n	80026c6 <HAL_DMA_Start_IT+0xee>
 8002644:	68fb      	ldr	r3, [r7, #12]
 8002646:	681b      	ldr	r3, [r3, #0]
 8002648:	4a63      	ldr	r2, [pc, #396]	@ (80027d8 <HAL_DMA_Start_IT+0x200>)
 800264a:	4293      	cmp	r3, r2
 800264c:	d03b      	beq.n	80026c6 <HAL_DMA_Start_IT+0xee>
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a62      	ldr	r2, [pc, #392]	@ (80027dc <HAL_DMA_Start_IT+0x204>)
 8002654:	4293      	cmp	r3, r2
 8002656:	d036      	beq.n	80026c6 <HAL_DMA_Start_IT+0xee>
 8002658:	68fb      	ldr	r3, [r7, #12]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	4a60      	ldr	r2, [pc, #384]	@ (80027e0 <HAL_DMA_Start_IT+0x208>)
 800265e:	4293      	cmp	r3, r2
 8002660:	d031      	beq.n	80026c6 <HAL_DMA_Start_IT+0xee>
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	4a5f      	ldr	r2, [pc, #380]	@ (80027e4 <HAL_DMA_Start_IT+0x20c>)
 8002668:	4293      	cmp	r3, r2
 800266a:	d02c      	beq.n	80026c6 <HAL_DMA_Start_IT+0xee>
 800266c:	68fb      	ldr	r3, [r7, #12]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a5d      	ldr	r2, [pc, #372]	@ (80027e8 <HAL_DMA_Start_IT+0x210>)
 8002672:	4293      	cmp	r3, r2
 8002674:	d027      	beq.n	80026c6 <HAL_DMA_Start_IT+0xee>
 8002676:	68fb      	ldr	r3, [r7, #12]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	4a5c      	ldr	r2, [pc, #368]	@ (80027ec <HAL_DMA_Start_IT+0x214>)
 800267c:	4293      	cmp	r3, r2
 800267e:	d022      	beq.n	80026c6 <HAL_DMA_Start_IT+0xee>
 8002680:	68fb      	ldr	r3, [r7, #12]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a5a      	ldr	r2, [pc, #360]	@ (80027f0 <HAL_DMA_Start_IT+0x218>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d01d      	beq.n	80026c6 <HAL_DMA_Start_IT+0xee>
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	681b      	ldr	r3, [r3, #0]
 800268e:	4a59      	ldr	r2, [pc, #356]	@ (80027f4 <HAL_DMA_Start_IT+0x21c>)
 8002690:	4293      	cmp	r3, r2
 8002692:	d018      	beq.n	80026c6 <HAL_DMA_Start_IT+0xee>
 8002694:	68fb      	ldr	r3, [r7, #12]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	4a57      	ldr	r2, [pc, #348]	@ (80027f8 <HAL_DMA_Start_IT+0x220>)
 800269a:	4293      	cmp	r3, r2
 800269c:	d013      	beq.n	80026c6 <HAL_DMA_Start_IT+0xee>
 800269e:	68fb      	ldr	r3, [r7, #12]
 80026a0:	681b      	ldr	r3, [r3, #0]
 80026a2:	4a56      	ldr	r2, [pc, #344]	@ (80027fc <HAL_DMA_Start_IT+0x224>)
 80026a4:	4293      	cmp	r3, r2
 80026a6:	d00e      	beq.n	80026c6 <HAL_DMA_Start_IT+0xee>
 80026a8:	68fb      	ldr	r3, [r7, #12]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	4a54      	ldr	r2, [pc, #336]	@ (8002800 <HAL_DMA_Start_IT+0x228>)
 80026ae:	4293      	cmp	r3, r2
 80026b0:	d009      	beq.n	80026c6 <HAL_DMA_Start_IT+0xee>
 80026b2:	68fb      	ldr	r3, [r7, #12]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	4a53      	ldr	r2, [pc, #332]	@ (8002804 <HAL_DMA_Start_IT+0x22c>)
 80026b8:	4293      	cmp	r3, r2
 80026ba:	d004      	beq.n	80026c6 <HAL_DMA_Start_IT+0xee>
 80026bc:	68fb      	ldr	r3, [r7, #12]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	4a51      	ldr	r2, [pc, #324]	@ (8002808 <HAL_DMA_Start_IT+0x230>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	d108      	bne.n	80026d8 <HAL_DMA_Start_IT+0x100>
 80026c6:	68fb      	ldr	r3, [r7, #12]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	681a      	ldr	r2, [r3, #0]
 80026cc:	68fb      	ldr	r3, [r7, #12]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	f022 0201 	bic.w	r2, r2, #1
 80026d4:	601a      	str	r2, [r3, #0]
 80026d6:	e007      	b.n	80026e8 <HAL_DMA_Start_IT+0x110>
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	681a      	ldr	r2, [r3, #0]
 80026de:	68fb      	ldr	r3, [r7, #12]
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	f022 0201 	bic.w	r2, r2, #1
 80026e6:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80026e8:	683b      	ldr	r3, [r7, #0]
 80026ea:	687a      	ldr	r2, [r7, #4]
 80026ec:	68b9      	ldr	r1, [r7, #8]
 80026ee:	68f8      	ldr	r0, [r7, #12]
 80026f0:	f001 fe76 	bl	80043e0 <DMA_SetConfig>

    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 80026f4:	68fb      	ldr	r3, [r7, #12]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a34      	ldr	r2, [pc, #208]	@ (80027cc <HAL_DMA_Start_IT+0x1f4>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d04a      	beq.n	8002794 <HAL_DMA_Start_IT+0x1bc>
 80026fe:	68fb      	ldr	r3, [r7, #12]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	4a33      	ldr	r2, [pc, #204]	@ (80027d0 <HAL_DMA_Start_IT+0x1f8>)
 8002704:	4293      	cmp	r3, r2
 8002706:	d045      	beq.n	8002794 <HAL_DMA_Start_IT+0x1bc>
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a31      	ldr	r2, [pc, #196]	@ (80027d4 <HAL_DMA_Start_IT+0x1fc>)
 800270e:	4293      	cmp	r3, r2
 8002710:	d040      	beq.n	8002794 <HAL_DMA_Start_IT+0x1bc>
 8002712:	68fb      	ldr	r3, [r7, #12]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	4a30      	ldr	r2, [pc, #192]	@ (80027d8 <HAL_DMA_Start_IT+0x200>)
 8002718:	4293      	cmp	r3, r2
 800271a:	d03b      	beq.n	8002794 <HAL_DMA_Start_IT+0x1bc>
 800271c:	68fb      	ldr	r3, [r7, #12]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a2e      	ldr	r2, [pc, #184]	@ (80027dc <HAL_DMA_Start_IT+0x204>)
 8002722:	4293      	cmp	r3, r2
 8002724:	d036      	beq.n	8002794 <HAL_DMA_Start_IT+0x1bc>
 8002726:	68fb      	ldr	r3, [r7, #12]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a2d      	ldr	r2, [pc, #180]	@ (80027e0 <HAL_DMA_Start_IT+0x208>)
 800272c:	4293      	cmp	r3, r2
 800272e:	d031      	beq.n	8002794 <HAL_DMA_Start_IT+0x1bc>
 8002730:	68fb      	ldr	r3, [r7, #12]
 8002732:	681b      	ldr	r3, [r3, #0]
 8002734:	4a2b      	ldr	r2, [pc, #172]	@ (80027e4 <HAL_DMA_Start_IT+0x20c>)
 8002736:	4293      	cmp	r3, r2
 8002738:	d02c      	beq.n	8002794 <HAL_DMA_Start_IT+0x1bc>
 800273a:	68fb      	ldr	r3, [r7, #12]
 800273c:	681b      	ldr	r3, [r3, #0]
 800273e:	4a2a      	ldr	r2, [pc, #168]	@ (80027e8 <HAL_DMA_Start_IT+0x210>)
 8002740:	4293      	cmp	r3, r2
 8002742:	d027      	beq.n	8002794 <HAL_DMA_Start_IT+0x1bc>
 8002744:	68fb      	ldr	r3, [r7, #12]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	4a28      	ldr	r2, [pc, #160]	@ (80027ec <HAL_DMA_Start_IT+0x214>)
 800274a:	4293      	cmp	r3, r2
 800274c:	d022      	beq.n	8002794 <HAL_DMA_Start_IT+0x1bc>
 800274e:	68fb      	ldr	r3, [r7, #12]
 8002750:	681b      	ldr	r3, [r3, #0]
 8002752:	4a27      	ldr	r2, [pc, #156]	@ (80027f0 <HAL_DMA_Start_IT+0x218>)
 8002754:	4293      	cmp	r3, r2
 8002756:	d01d      	beq.n	8002794 <HAL_DMA_Start_IT+0x1bc>
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	681b      	ldr	r3, [r3, #0]
 800275c:	4a25      	ldr	r2, [pc, #148]	@ (80027f4 <HAL_DMA_Start_IT+0x21c>)
 800275e:	4293      	cmp	r3, r2
 8002760:	d018      	beq.n	8002794 <HAL_DMA_Start_IT+0x1bc>
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	4a24      	ldr	r2, [pc, #144]	@ (80027f8 <HAL_DMA_Start_IT+0x220>)
 8002768:	4293      	cmp	r3, r2
 800276a:	d013      	beq.n	8002794 <HAL_DMA_Start_IT+0x1bc>
 800276c:	68fb      	ldr	r3, [r7, #12]
 800276e:	681b      	ldr	r3, [r3, #0]
 8002770:	4a22      	ldr	r2, [pc, #136]	@ (80027fc <HAL_DMA_Start_IT+0x224>)
 8002772:	4293      	cmp	r3, r2
 8002774:	d00e      	beq.n	8002794 <HAL_DMA_Start_IT+0x1bc>
 8002776:	68fb      	ldr	r3, [r7, #12]
 8002778:	681b      	ldr	r3, [r3, #0]
 800277a:	4a21      	ldr	r2, [pc, #132]	@ (8002800 <HAL_DMA_Start_IT+0x228>)
 800277c:	4293      	cmp	r3, r2
 800277e:	d009      	beq.n	8002794 <HAL_DMA_Start_IT+0x1bc>
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	4a1f      	ldr	r2, [pc, #124]	@ (8002804 <HAL_DMA_Start_IT+0x22c>)
 8002786:	4293      	cmp	r3, r2
 8002788:	d004      	beq.n	8002794 <HAL_DMA_Start_IT+0x1bc>
 800278a:	68fb      	ldr	r3, [r7, #12]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	4a1e      	ldr	r2, [pc, #120]	@ (8002808 <HAL_DMA_Start_IT+0x230>)
 8002790:	4293      	cmp	r3, r2
 8002792:	d101      	bne.n	8002798 <HAL_DMA_Start_IT+0x1c0>
 8002794:	2301      	movs	r3, #1
 8002796:	e000      	b.n	800279a <HAL_DMA_Start_IT+0x1c2>
 8002798:	2300      	movs	r3, #0
 800279a:	2b00      	cmp	r3, #0
 800279c:	d036      	beq.n	800280c <HAL_DMA_Start_IT+0x234>
    {
      /* Enable Common interrupts*/
      MODIFY_REG(((DMA_Stream_TypeDef   *)hdma->Instance)->CR, (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT), (DMA_IT_TC | DMA_IT_TE | DMA_IT_DME));
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	681b      	ldr	r3, [r3, #0]
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f023 021e 	bic.w	r2, r3, #30
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	f042 0216 	orr.w	r2, r2, #22
 80027b0:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 80027b2:	68fb      	ldr	r3, [r7, #12]
 80027b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80027b6:	2b00      	cmp	r3, #0
 80027b8:	d03e      	beq.n	8002838 <HAL_DMA_Start_IT+0x260>
      {
        /* Enable Half Transfer IT if corresponding Callback is set */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  |= DMA_IT_HT;
 80027ba:	68fb      	ldr	r3, [r7, #12]
 80027bc:	681b      	ldr	r3, [r3, #0]
 80027be:	681a      	ldr	r2, [r3, #0]
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	681b      	ldr	r3, [r3, #0]
 80027c4:	f042 0208 	orr.w	r2, r2, #8
 80027c8:	601a      	str	r2, [r3, #0]
 80027ca:	e035      	b.n	8002838 <HAL_DMA_Start_IT+0x260>
 80027cc:	40020010 	.word	0x40020010
 80027d0:	40020028 	.word	0x40020028
 80027d4:	40020040 	.word	0x40020040
 80027d8:	40020058 	.word	0x40020058
 80027dc:	40020070 	.word	0x40020070
 80027e0:	40020088 	.word	0x40020088
 80027e4:	400200a0 	.word	0x400200a0
 80027e8:	400200b8 	.word	0x400200b8
 80027ec:	40020410 	.word	0x40020410
 80027f0:	40020428 	.word	0x40020428
 80027f4:	40020440 	.word	0x40020440
 80027f8:	40020458 	.word	0x40020458
 80027fc:	40020470 	.word	0x40020470
 8002800:	40020488 	.word	0x40020488
 8002804:	400204a0 	.word	0x400204a0
 8002808:	400204b8 	.word	0x400204b8
      }
    }
    else /* BDMA channel */
    {
      /* Enable Common interrupts */
      MODIFY_REG(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR, (BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE), (BDMA_CCR_TCIE | BDMA_CCR_TEIE));
 800280c:	68fb      	ldr	r3, [r7, #12]
 800280e:	681b      	ldr	r3, [r3, #0]
 8002810:	681b      	ldr	r3, [r3, #0]
 8002812:	f023 020e 	bic.w	r2, r3, #14
 8002816:	68fb      	ldr	r3, [r7, #12]
 8002818:	681b      	ldr	r3, [r3, #0]
 800281a:	f042 020a 	orr.w	r2, r2, #10
 800281e:	601a      	str	r2, [r3, #0]

      if(hdma->XferHalfCpltCallback != NULL)
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002824:	2b00      	cmp	r3, #0
 8002826:	d007      	beq.n	8002838 <HAL_DMA_Start_IT+0x260>
      {
        /*Enable Half Transfer IT if corresponding Callback is set */
        ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  |= BDMA_CCR_HTIE;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	681b      	ldr	r3, [r3, #0]
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	68fb      	ldr	r3, [r7, #12]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f042 0204 	orr.w	r2, r2, #4
 8002836:	601a      	str	r2, [r3, #0]
      }
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002838:	68fb      	ldr	r3, [r7, #12]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	4a83      	ldr	r2, [pc, #524]	@ (8002a4c <HAL_DMA_Start_IT+0x474>)
 800283e:	4293      	cmp	r3, r2
 8002840:	d072      	beq.n	8002928 <HAL_DMA_Start_IT+0x350>
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	4a82      	ldr	r2, [pc, #520]	@ (8002a50 <HAL_DMA_Start_IT+0x478>)
 8002848:	4293      	cmp	r3, r2
 800284a:	d06d      	beq.n	8002928 <HAL_DMA_Start_IT+0x350>
 800284c:	68fb      	ldr	r3, [r7, #12]
 800284e:	681b      	ldr	r3, [r3, #0]
 8002850:	4a80      	ldr	r2, [pc, #512]	@ (8002a54 <HAL_DMA_Start_IT+0x47c>)
 8002852:	4293      	cmp	r3, r2
 8002854:	d068      	beq.n	8002928 <HAL_DMA_Start_IT+0x350>
 8002856:	68fb      	ldr	r3, [r7, #12]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	4a7f      	ldr	r2, [pc, #508]	@ (8002a58 <HAL_DMA_Start_IT+0x480>)
 800285c:	4293      	cmp	r3, r2
 800285e:	d063      	beq.n	8002928 <HAL_DMA_Start_IT+0x350>
 8002860:	68fb      	ldr	r3, [r7, #12]
 8002862:	681b      	ldr	r3, [r3, #0]
 8002864:	4a7d      	ldr	r2, [pc, #500]	@ (8002a5c <HAL_DMA_Start_IT+0x484>)
 8002866:	4293      	cmp	r3, r2
 8002868:	d05e      	beq.n	8002928 <HAL_DMA_Start_IT+0x350>
 800286a:	68fb      	ldr	r3, [r7, #12]
 800286c:	681b      	ldr	r3, [r3, #0]
 800286e:	4a7c      	ldr	r2, [pc, #496]	@ (8002a60 <HAL_DMA_Start_IT+0x488>)
 8002870:	4293      	cmp	r3, r2
 8002872:	d059      	beq.n	8002928 <HAL_DMA_Start_IT+0x350>
 8002874:	68fb      	ldr	r3, [r7, #12]
 8002876:	681b      	ldr	r3, [r3, #0]
 8002878:	4a7a      	ldr	r2, [pc, #488]	@ (8002a64 <HAL_DMA_Start_IT+0x48c>)
 800287a:	4293      	cmp	r3, r2
 800287c:	d054      	beq.n	8002928 <HAL_DMA_Start_IT+0x350>
 800287e:	68fb      	ldr	r3, [r7, #12]
 8002880:	681b      	ldr	r3, [r3, #0]
 8002882:	4a79      	ldr	r2, [pc, #484]	@ (8002a68 <HAL_DMA_Start_IT+0x490>)
 8002884:	4293      	cmp	r3, r2
 8002886:	d04f      	beq.n	8002928 <HAL_DMA_Start_IT+0x350>
 8002888:	68fb      	ldr	r3, [r7, #12]
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	4a77      	ldr	r2, [pc, #476]	@ (8002a6c <HAL_DMA_Start_IT+0x494>)
 800288e:	4293      	cmp	r3, r2
 8002890:	d04a      	beq.n	8002928 <HAL_DMA_Start_IT+0x350>
 8002892:	68fb      	ldr	r3, [r7, #12]
 8002894:	681b      	ldr	r3, [r3, #0]
 8002896:	4a76      	ldr	r2, [pc, #472]	@ (8002a70 <HAL_DMA_Start_IT+0x498>)
 8002898:	4293      	cmp	r3, r2
 800289a:	d045      	beq.n	8002928 <HAL_DMA_Start_IT+0x350>
 800289c:	68fb      	ldr	r3, [r7, #12]
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	4a74      	ldr	r2, [pc, #464]	@ (8002a74 <HAL_DMA_Start_IT+0x49c>)
 80028a2:	4293      	cmp	r3, r2
 80028a4:	d040      	beq.n	8002928 <HAL_DMA_Start_IT+0x350>
 80028a6:	68fb      	ldr	r3, [r7, #12]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	4a73      	ldr	r2, [pc, #460]	@ (8002a78 <HAL_DMA_Start_IT+0x4a0>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d03b      	beq.n	8002928 <HAL_DMA_Start_IT+0x350>
 80028b0:	68fb      	ldr	r3, [r7, #12]
 80028b2:	681b      	ldr	r3, [r3, #0]
 80028b4:	4a71      	ldr	r2, [pc, #452]	@ (8002a7c <HAL_DMA_Start_IT+0x4a4>)
 80028b6:	4293      	cmp	r3, r2
 80028b8:	d036      	beq.n	8002928 <HAL_DMA_Start_IT+0x350>
 80028ba:	68fb      	ldr	r3, [r7, #12]
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	4a70      	ldr	r2, [pc, #448]	@ (8002a80 <HAL_DMA_Start_IT+0x4a8>)
 80028c0:	4293      	cmp	r3, r2
 80028c2:	d031      	beq.n	8002928 <HAL_DMA_Start_IT+0x350>
 80028c4:	68fb      	ldr	r3, [r7, #12]
 80028c6:	681b      	ldr	r3, [r3, #0]
 80028c8:	4a6e      	ldr	r2, [pc, #440]	@ (8002a84 <HAL_DMA_Start_IT+0x4ac>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d02c      	beq.n	8002928 <HAL_DMA_Start_IT+0x350>
 80028ce:	68fb      	ldr	r3, [r7, #12]
 80028d0:	681b      	ldr	r3, [r3, #0]
 80028d2:	4a6d      	ldr	r2, [pc, #436]	@ (8002a88 <HAL_DMA_Start_IT+0x4b0>)
 80028d4:	4293      	cmp	r3, r2
 80028d6:	d027      	beq.n	8002928 <HAL_DMA_Start_IT+0x350>
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	4a6b      	ldr	r2, [pc, #428]	@ (8002a8c <HAL_DMA_Start_IT+0x4b4>)
 80028de:	4293      	cmp	r3, r2
 80028e0:	d022      	beq.n	8002928 <HAL_DMA_Start_IT+0x350>
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	4a6a      	ldr	r2, [pc, #424]	@ (8002a90 <HAL_DMA_Start_IT+0x4b8>)
 80028e8:	4293      	cmp	r3, r2
 80028ea:	d01d      	beq.n	8002928 <HAL_DMA_Start_IT+0x350>
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	4a68      	ldr	r2, [pc, #416]	@ (8002a94 <HAL_DMA_Start_IT+0x4bc>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d018      	beq.n	8002928 <HAL_DMA_Start_IT+0x350>
 80028f6:	68fb      	ldr	r3, [r7, #12]
 80028f8:	681b      	ldr	r3, [r3, #0]
 80028fa:	4a67      	ldr	r2, [pc, #412]	@ (8002a98 <HAL_DMA_Start_IT+0x4c0>)
 80028fc:	4293      	cmp	r3, r2
 80028fe:	d013      	beq.n	8002928 <HAL_DMA_Start_IT+0x350>
 8002900:	68fb      	ldr	r3, [r7, #12]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	4a65      	ldr	r2, [pc, #404]	@ (8002a9c <HAL_DMA_Start_IT+0x4c4>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d00e      	beq.n	8002928 <HAL_DMA_Start_IT+0x350>
 800290a:	68fb      	ldr	r3, [r7, #12]
 800290c:	681b      	ldr	r3, [r3, #0]
 800290e:	4a64      	ldr	r2, [pc, #400]	@ (8002aa0 <HAL_DMA_Start_IT+0x4c8>)
 8002910:	4293      	cmp	r3, r2
 8002912:	d009      	beq.n	8002928 <HAL_DMA_Start_IT+0x350>
 8002914:	68fb      	ldr	r3, [r7, #12]
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4a62      	ldr	r2, [pc, #392]	@ (8002aa4 <HAL_DMA_Start_IT+0x4cc>)
 800291a:	4293      	cmp	r3, r2
 800291c:	d004      	beq.n	8002928 <HAL_DMA_Start_IT+0x350>
 800291e:	68fb      	ldr	r3, [r7, #12]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	4a61      	ldr	r2, [pc, #388]	@ (8002aa8 <HAL_DMA_Start_IT+0x4d0>)
 8002924:	4293      	cmp	r3, r2
 8002926:	d101      	bne.n	800292c <HAL_DMA_Start_IT+0x354>
 8002928:	2301      	movs	r3, #1
 800292a:	e000      	b.n	800292e <HAL_DMA_Start_IT+0x356>
 800292c:	2300      	movs	r3, #0
 800292e:	2b00      	cmp	r3, #0
 8002930:	d01a      	beq.n	8002968 <HAL_DMA_Start_IT+0x390>
    {
      /* Check if DMAMUX Synchronization is enabled */
      if((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800293c:	2b00      	cmp	r3, #0
 800293e:	d007      	beq.n	8002950 <HAL_DMA_Start_IT+0x378>
      {
        /* Enable DMAMUX sync overrun IT*/
        hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002940:	68fb      	ldr	r3, [r7, #12]
 8002942:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002944:	681a      	ldr	r2, [r3, #0]
 8002946:	68fb      	ldr	r3, [r7, #12]
 8002948:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800294a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800294e:	601a      	str	r2, [r3, #0]
      }

      if(hdma->DMAmuxRequestGen != 0U)
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002954:	2b00      	cmp	r3, #0
 8002956:	d007      	beq.n	8002968 <HAL_DMA_Start_IT+0x390>
      {
        /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
        /* enable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002958:	68fb      	ldr	r3, [r7, #12]
 800295a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800295c:	681a      	ldr	r2, [r3, #0]
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8002962:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002966:	601a      	str	r2, [r3, #0]
      }
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002968:	68fb      	ldr	r3, [r7, #12]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	4a37      	ldr	r2, [pc, #220]	@ (8002a4c <HAL_DMA_Start_IT+0x474>)
 800296e:	4293      	cmp	r3, r2
 8002970:	d04a      	beq.n	8002a08 <HAL_DMA_Start_IT+0x430>
 8002972:	68fb      	ldr	r3, [r7, #12]
 8002974:	681b      	ldr	r3, [r3, #0]
 8002976:	4a36      	ldr	r2, [pc, #216]	@ (8002a50 <HAL_DMA_Start_IT+0x478>)
 8002978:	4293      	cmp	r3, r2
 800297a:	d045      	beq.n	8002a08 <HAL_DMA_Start_IT+0x430>
 800297c:	68fb      	ldr	r3, [r7, #12]
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a34      	ldr	r2, [pc, #208]	@ (8002a54 <HAL_DMA_Start_IT+0x47c>)
 8002982:	4293      	cmp	r3, r2
 8002984:	d040      	beq.n	8002a08 <HAL_DMA_Start_IT+0x430>
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	681b      	ldr	r3, [r3, #0]
 800298a:	4a33      	ldr	r2, [pc, #204]	@ (8002a58 <HAL_DMA_Start_IT+0x480>)
 800298c:	4293      	cmp	r3, r2
 800298e:	d03b      	beq.n	8002a08 <HAL_DMA_Start_IT+0x430>
 8002990:	68fb      	ldr	r3, [r7, #12]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	4a31      	ldr	r2, [pc, #196]	@ (8002a5c <HAL_DMA_Start_IT+0x484>)
 8002996:	4293      	cmp	r3, r2
 8002998:	d036      	beq.n	8002a08 <HAL_DMA_Start_IT+0x430>
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	681b      	ldr	r3, [r3, #0]
 800299e:	4a30      	ldr	r2, [pc, #192]	@ (8002a60 <HAL_DMA_Start_IT+0x488>)
 80029a0:	4293      	cmp	r3, r2
 80029a2:	d031      	beq.n	8002a08 <HAL_DMA_Start_IT+0x430>
 80029a4:	68fb      	ldr	r3, [r7, #12]
 80029a6:	681b      	ldr	r3, [r3, #0]
 80029a8:	4a2e      	ldr	r2, [pc, #184]	@ (8002a64 <HAL_DMA_Start_IT+0x48c>)
 80029aa:	4293      	cmp	r3, r2
 80029ac:	d02c      	beq.n	8002a08 <HAL_DMA_Start_IT+0x430>
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	4a2d      	ldr	r2, [pc, #180]	@ (8002a68 <HAL_DMA_Start_IT+0x490>)
 80029b4:	4293      	cmp	r3, r2
 80029b6:	d027      	beq.n	8002a08 <HAL_DMA_Start_IT+0x430>
 80029b8:	68fb      	ldr	r3, [r7, #12]
 80029ba:	681b      	ldr	r3, [r3, #0]
 80029bc:	4a2b      	ldr	r2, [pc, #172]	@ (8002a6c <HAL_DMA_Start_IT+0x494>)
 80029be:	4293      	cmp	r3, r2
 80029c0:	d022      	beq.n	8002a08 <HAL_DMA_Start_IT+0x430>
 80029c2:	68fb      	ldr	r3, [r7, #12]
 80029c4:	681b      	ldr	r3, [r3, #0]
 80029c6:	4a2a      	ldr	r2, [pc, #168]	@ (8002a70 <HAL_DMA_Start_IT+0x498>)
 80029c8:	4293      	cmp	r3, r2
 80029ca:	d01d      	beq.n	8002a08 <HAL_DMA_Start_IT+0x430>
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	681b      	ldr	r3, [r3, #0]
 80029d0:	4a28      	ldr	r2, [pc, #160]	@ (8002a74 <HAL_DMA_Start_IT+0x49c>)
 80029d2:	4293      	cmp	r3, r2
 80029d4:	d018      	beq.n	8002a08 <HAL_DMA_Start_IT+0x430>
 80029d6:	68fb      	ldr	r3, [r7, #12]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	4a27      	ldr	r2, [pc, #156]	@ (8002a78 <HAL_DMA_Start_IT+0x4a0>)
 80029dc:	4293      	cmp	r3, r2
 80029de:	d013      	beq.n	8002a08 <HAL_DMA_Start_IT+0x430>
 80029e0:	68fb      	ldr	r3, [r7, #12]
 80029e2:	681b      	ldr	r3, [r3, #0]
 80029e4:	4a25      	ldr	r2, [pc, #148]	@ (8002a7c <HAL_DMA_Start_IT+0x4a4>)
 80029e6:	4293      	cmp	r3, r2
 80029e8:	d00e      	beq.n	8002a08 <HAL_DMA_Start_IT+0x430>
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	4a24      	ldr	r2, [pc, #144]	@ (8002a80 <HAL_DMA_Start_IT+0x4a8>)
 80029f0:	4293      	cmp	r3, r2
 80029f2:	d009      	beq.n	8002a08 <HAL_DMA_Start_IT+0x430>
 80029f4:	68fb      	ldr	r3, [r7, #12]
 80029f6:	681b      	ldr	r3, [r3, #0]
 80029f8:	4a22      	ldr	r2, [pc, #136]	@ (8002a84 <HAL_DMA_Start_IT+0x4ac>)
 80029fa:	4293      	cmp	r3, r2
 80029fc:	d004      	beq.n	8002a08 <HAL_DMA_Start_IT+0x430>
 80029fe:	68fb      	ldr	r3, [r7, #12]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	4a21      	ldr	r2, [pc, #132]	@ (8002a88 <HAL_DMA_Start_IT+0x4b0>)
 8002a04:	4293      	cmp	r3, r2
 8002a06:	d108      	bne.n	8002a1a <HAL_DMA_Start_IT+0x442>
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	681b      	ldr	r3, [r3, #0]
 8002a0c:	681a      	ldr	r2, [r3, #0]
 8002a0e:	68fb      	ldr	r3, [r7, #12]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	f042 0201 	orr.w	r2, r2, #1
 8002a16:	601a      	str	r2, [r3, #0]
 8002a18:	e012      	b.n	8002a40 <HAL_DMA_Start_IT+0x468>
 8002a1a:	68fb      	ldr	r3, [r7, #12]
 8002a1c:	681b      	ldr	r3, [r3, #0]
 8002a1e:	681a      	ldr	r2, [r3, #0]
 8002a20:	68fb      	ldr	r3, [r7, #12]
 8002a22:	681b      	ldr	r3, [r3, #0]
 8002a24:	f042 0201 	orr.w	r2, r2, #1
 8002a28:	601a      	str	r2, [r3, #0]
 8002a2a:	e009      	b.n	8002a40 <HAL_DMA_Start_IT+0x468>
  }
  else
  {
    /* Set the error code to busy */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8002a2c:	68fb      	ldr	r3, [r7, #12]
 8002a2e:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8002a32:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process unlocked */
    __HAL_UNLOCK(hdma);
 8002a34:	68fb      	ldr	r3, [r7, #12]
 8002a36:	2200      	movs	r2, #0
 8002a38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    /* Return error status */
    status = HAL_ERROR;
 8002a3c:	2301      	movs	r3, #1
 8002a3e:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8002a40:	7dfb      	ldrb	r3, [r7, #23]
}
 8002a42:	4618      	mov	r0, r3
 8002a44:	3718      	adds	r7, #24
 8002a46:	46bd      	mov	sp, r7
 8002a48:	bd80      	pop	{r7, pc}
 8002a4a:	bf00      	nop
 8002a4c:	40020010 	.word	0x40020010
 8002a50:	40020028 	.word	0x40020028
 8002a54:	40020040 	.word	0x40020040
 8002a58:	40020058 	.word	0x40020058
 8002a5c:	40020070 	.word	0x40020070
 8002a60:	40020088 	.word	0x40020088
 8002a64:	400200a0 	.word	0x400200a0
 8002a68:	400200b8 	.word	0x400200b8
 8002a6c:	40020410 	.word	0x40020410
 8002a70:	40020428 	.word	0x40020428
 8002a74:	40020440 	.word	0x40020440
 8002a78:	40020458 	.word	0x40020458
 8002a7c:	40020470 	.word	0x40020470
 8002a80:	40020488 	.word	0x40020488
 8002a84:	400204a0 	.word	0x400204a0
 8002a88:	400204b8 	.word	0x400204b8
 8002a8c:	58025408 	.word	0x58025408
 8002a90:	5802541c 	.word	0x5802541c
 8002a94:	58025430 	.word	0x58025430
 8002a98:	58025444 	.word	0x58025444
 8002a9c:	58025458 	.word	0x58025458
 8002aa0:	5802546c 	.word	0x5802546c
 8002aa4:	58025480 	.word	0x58025480
 8002aa8:	58025494 	.word	0x58025494

08002aac <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002aac:	b580      	push	{r7, lr}
 8002aae:	b086      	sub	sp, #24
 8002ab0:	af00      	add	r7, sp, #0
 8002ab2:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs_dma;
  BDMA_Base_Registers *regs_bdma;
  const __IO uint32_t *enableRegister;

  uint32_t tickstart = HAL_GetTick();
 8002ab4:	f7ff f85a 	bl	8001b6c <HAL_GetTick>
 8002ab8:	6138      	str	r0, [r7, #16]

 /* Check the DMA peripheral handle */
  if(hdma == NULL)
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	2b00      	cmp	r3, #0
 8002abe:	d101      	bne.n	8002ac4 <HAL_DMA_Abort+0x18>
  {
    return HAL_ERROR;
 8002ac0:	2301      	movs	r3, #1
 8002ac2:	e2dc      	b.n	800307e <HAL_DMA_Abort+0x5d2>
  }

  /* Check the DMA peripheral state */
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002aca:	b2db      	uxtb	r3, r3
 8002acc:	2b02      	cmp	r3, #2
 8002ace:	d008      	beq.n	8002ae2 <HAL_DMA_Abort+0x36>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002ad0:	687b      	ldr	r3, [r7, #4]
 8002ad2:	2280      	movs	r2, #128	@ 0x80
 8002ad4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	2200      	movs	r2, #0
 8002ada:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

    return HAL_ERROR;
 8002ade:	2301      	movs	r3, #1
 8002ae0:	e2cd      	b.n	800307e <HAL_DMA_Abort+0x5d2>
  }
  else
  {
    /* Disable all the transfer interrupts */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	681b      	ldr	r3, [r3, #0]
 8002ae6:	4a76      	ldr	r2, [pc, #472]	@ (8002cc0 <HAL_DMA_Abort+0x214>)
 8002ae8:	4293      	cmp	r3, r2
 8002aea:	d04a      	beq.n	8002b82 <HAL_DMA_Abort+0xd6>
 8002aec:	687b      	ldr	r3, [r7, #4]
 8002aee:	681b      	ldr	r3, [r3, #0]
 8002af0:	4a74      	ldr	r2, [pc, #464]	@ (8002cc4 <HAL_DMA_Abort+0x218>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d045      	beq.n	8002b82 <HAL_DMA_Abort+0xd6>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	681b      	ldr	r3, [r3, #0]
 8002afa:	4a73      	ldr	r2, [pc, #460]	@ (8002cc8 <HAL_DMA_Abort+0x21c>)
 8002afc:	4293      	cmp	r3, r2
 8002afe:	d040      	beq.n	8002b82 <HAL_DMA_Abort+0xd6>
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	681b      	ldr	r3, [r3, #0]
 8002b04:	4a71      	ldr	r2, [pc, #452]	@ (8002ccc <HAL_DMA_Abort+0x220>)
 8002b06:	4293      	cmp	r3, r2
 8002b08:	d03b      	beq.n	8002b82 <HAL_DMA_Abort+0xd6>
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	4a70      	ldr	r2, [pc, #448]	@ (8002cd0 <HAL_DMA_Abort+0x224>)
 8002b10:	4293      	cmp	r3, r2
 8002b12:	d036      	beq.n	8002b82 <HAL_DMA_Abort+0xd6>
 8002b14:	687b      	ldr	r3, [r7, #4]
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	4a6e      	ldr	r2, [pc, #440]	@ (8002cd4 <HAL_DMA_Abort+0x228>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d031      	beq.n	8002b82 <HAL_DMA_Abort+0xd6>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	681b      	ldr	r3, [r3, #0]
 8002b22:	4a6d      	ldr	r2, [pc, #436]	@ (8002cd8 <HAL_DMA_Abort+0x22c>)
 8002b24:	4293      	cmp	r3, r2
 8002b26:	d02c      	beq.n	8002b82 <HAL_DMA_Abort+0xd6>
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	681b      	ldr	r3, [r3, #0]
 8002b2c:	4a6b      	ldr	r2, [pc, #428]	@ (8002cdc <HAL_DMA_Abort+0x230>)
 8002b2e:	4293      	cmp	r3, r2
 8002b30:	d027      	beq.n	8002b82 <HAL_DMA_Abort+0xd6>
 8002b32:	687b      	ldr	r3, [r7, #4]
 8002b34:	681b      	ldr	r3, [r3, #0]
 8002b36:	4a6a      	ldr	r2, [pc, #424]	@ (8002ce0 <HAL_DMA_Abort+0x234>)
 8002b38:	4293      	cmp	r3, r2
 8002b3a:	d022      	beq.n	8002b82 <HAL_DMA_Abort+0xd6>
 8002b3c:	687b      	ldr	r3, [r7, #4]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a68      	ldr	r2, [pc, #416]	@ (8002ce4 <HAL_DMA_Abort+0x238>)
 8002b42:	4293      	cmp	r3, r2
 8002b44:	d01d      	beq.n	8002b82 <HAL_DMA_Abort+0xd6>
 8002b46:	687b      	ldr	r3, [r7, #4]
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	4a67      	ldr	r2, [pc, #412]	@ (8002ce8 <HAL_DMA_Abort+0x23c>)
 8002b4c:	4293      	cmp	r3, r2
 8002b4e:	d018      	beq.n	8002b82 <HAL_DMA_Abort+0xd6>
 8002b50:	687b      	ldr	r3, [r7, #4]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	4a65      	ldr	r2, [pc, #404]	@ (8002cec <HAL_DMA_Abort+0x240>)
 8002b56:	4293      	cmp	r3, r2
 8002b58:	d013      	beq.n	8002b82 <HAL_DMA_Abort+0xd6>
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	4a64      	ldr	r2, [pc, #400]	@ (8002cf0 <HAL_DMA_Abort+0x244>)
 8002b60:	4293      	cmp	r3, r2
 8002b62:	d00e      	beq.n	8002b82 <HAL_DMA_Abort+0xd6>
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	4a62      	ldr	r2, [pc, #392]	@ (8002cf4 <HAL_DMA_Abort+0x248>)
 8002b6a:	4293      	cmp	r3, r2
 8002b6c:	d009      	beq.n	8002b82 <HAL_DMA_Abort+0xd6>
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	681b      	ldr	r3, [r3, #0]
 8002b72:	4a61      	ldr	r2, [pc, #388]	@ (8002cf8 <HAL_DMA_Abort+0x24c>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d004      	beq.n	8002b82 <HAL_DMA_Abort+0xd6>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	681b      	ldr	r3, [r3, #0]
 8002b7c:	4a5f      	ldr	r2, [pc, #380]	@ (8002cfc <HAL_DMA_Abort+0x250>)
 8002b7e:	4293      	cmp	r3, r2
 8002b80:	d101      	bne.n	8002b86 <HAL_DMA_Abort+0xda>
 8002b82:	2301      	movs	r3, #1
 8002b84:	e000      	b.n	8002b88 <HAL_DMA_Abort+0xdc>
 8002b86:	2300      	movs	r3, #0
 8002b88:	2b00      	cmp	r3, #0
 8002b8a:	d013      	beq.n	8002bb4 <HAL_DMA_Abort+0x108>
    {
       /* Disable DMA All Interrupts  */
      ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME | DMA_IT_HT);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	681a      	ldr	r2, [r3, #0]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f022 021e 	bic.w	r2, r2, #30
 8002b9a:	601a      	str	r2, [r3, #0]
      ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	695a      	ldr	r2, [r3, #20]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	681b      	ldr	r3, [r3, #0]
 8002ba6:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002baa:	615a      	str	r2, [r3, #20]

      enableRegister = (__IO uint32_t *)(&(((DMA_Stream_TypeDef   *)hdma->Instance)->CR));
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	617b      	str	r3, [r7, #20]
 8002bb2:	e00a      	b.n	8002bca <HAL_DMA_Abort+0x11e>
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	681a      	ldr	r2, [r3, #0]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f022 020e 	bic.w	r2, r2, #14
 8002bc2:	601a      	str	r2, [r3, #0]

      enableRegister = (__IO uint32_t *)(&(((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR));
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	617b      	str	r3, [r7, #20]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	4a3c      	ldr	r2, [pc, #240]	@ (8002cc0 <HAL_DMA_Abort+0x214>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d072      	beq.n	8002cba <HAL_DMA_Abort+0x20e>
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	4a3a      	ldr	r2, [pc, #232]	@ (8002cc4 <HAL_DMA_Abort+0x218>)
 8002bda:	4293      	cmp	r3, r2
 8002bdc:	d06d      	beq.n	8002cba <HAL_DMA_Abort+0x20e>
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	4a39      	ldr	r2, [pc, #228]	@ (8002cc8 <HAL_DMA_Abort+0x21c>)
 8002be4:	4293      	cmp	r3, r2
 8002be6:	d068      	beq.n	8002cba <HAL_DMA_Abort+0x20e>
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	681b      	ldr	r3, [r3, #0]
 8002bec:	4a37      	ldr	r2, [pc, #220]	@ (8002ccc <HAL_DMA_Abort+0x220>)
 8002bee:	4293      	cmp	r3, r2
 8002bf0:	d063      	beq.n	8002cba <HAL_DMA_Abort+0x20e>
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	681b      	ldr	r3, [r3, #0]
 8002bf6:	4a36      	ldr	r2, [pc, #216]	@ (8002cd0 <HAL_DMA_Abort+0x224>)
 8002bf8:	4293      	cmp	r3, r2
 8002bfa:	d05e      	beq.n	8002cba <HAL_DMA_Abort+0x20e>
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	681b      	ldr	r3, [r3, #0]
 8002c00:	4a34      	ldr	r2, [pc, #208]	@ (8002cd4 <HAL_DMA_Abort+0x228>)
 8002c02:	4293      	cmp	r3, r2
 8002c04:	d059      	beq.n	8002cba <HAL_DMA_Abort+0x20e>
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	4a33      	ldr	r2, [pc, #204]	@ (8002cd8 <HAL_DMA_Abort+0x22c>)
 8002c0c:	4293      	cmp	r3, r2
 8002c0e:	d054      	beq.n	8002cba <HAL_DMA_Abort+0x20e>
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a31      	ldr	r2, [pc, #196]	@ (8002cdc <HAL_DMA_Abort+0x230>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d04f      	beq.n	8002cba <HAL_DMA_Abort+0x20e>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a30      	ldr	r2, [pc, #192]	@ (8002ce0 <HAL_DMA_Abort+0x234>)
 8002c20:	4293      	cmp	r3, r2
 8002c22:	d04a      	beq.n	8002cba <HAL_DMA_Abort+0x20e>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a2e      	ldr	r2, [pc, #184]	@ (8002ce4 <HAL_DMA_Abort+0x238>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d045      	beq.n	8002cba <HAL_DMA_Abort+0x20e>
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	4a2d      	ldr	r2, [pc, #180]	@ (8002ce8 <HAL_DMA_Abort+0x23c>)
 8002c34:	4293      	cmp	r3, r2
 8002c36:	d040      	beq.n	8002cba <HAL_DMA_Abort+0x20e>
 8002c38:	687b      	ldr	r3, [r7, #4]
 8002c3a:	681b      	ldr	r3, [r3, #0]
 8002c3c:	4a2b      	ldr	r2, [pc, #172]	@ (8002cec <HAL_DMA_Abort+0x240>)
 8002c3e:	4293      	cmp	r3, r2
 8002c40:	d03b      	beq.n	8002cba <HAL_DMA_Abort+0x20e>
 8002c42:	687b      	ldr	r3, [r7, #4]
 8002c44:	681b      	ldr	r3, [r3, #0]
 8002c46:	4a2a      	ldr	r2, [pc, #168]	@ (8002cf0 <HAL_DMA_Abort+0x244>)
 8002c48:	4293      	cmp	r3, r2
 8002c4a:	d036      	beq.n	8002cba <HAL_DMA_Abort+0x20e>
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	4a28      	ldr	r2, [pc, #160]	@ (8002cf4 <HAL_DMA_Abort+0x248>)
 8002c52:	4293      	cmp	r3, r2
 8002c54:	d031      	beq.n	8002cba <HAL_DMA_Abort+0x20e>
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	681b      	ldr	r3, [r3, #0]
 8002c5a:	4a27      	ldr	r2, [pc, #156]	@ (8002cf8 <HAL_DMA_Abort+0x24c>)
 8002c5c:	4293      	cmp	r3, r2
 8002c5e:	d02c      	beq.n	8002cba <HAL_DMA_Abort+0x20e>
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	4a25      	ldr	r2, [pc, #148]	@ (8002cfc <HAL_DMA_Abort+0x250>)
 8002c66:	4293      	cmp	r3, r2
 8002c68:	d027      	beq.n	8002cba <HAL_DMA_Abort+0x20e>
 8002c6a:	687b      	ldr	r3, [r7, #4]
 8002c6c:	681b      	ldr	r3, [r3, #0]
 8002c6e:	4a24      	ldr	r2, [pc, #144]	@ (8002d00 <HAL_DMA_Abort+0x254>)
 8002c70:	4293      	cmp	r3, r2
 8002c72:	d022      	beq.n	8002cba <HAL_DMA_Abort+0x20e>
 8002c74:	687b      	ldr	r3, [r7, #4]
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	4a22      	ldr	r2, [pc, #136]	@ (8002d04 <HAL_DMA_Abort+0x258>)
 8002c7a:	4293      	cmp	r3, r2
 8002c7c:	d01d      	beq.n	8002cba <HAL_DMA_Abort+0x20e>
 8002c7e:	687b      	ldr	r3, [r7, #4]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	4a21      	ldr	r2, [pc, #132]	@ (8002d08 <HAL_DMA_Abort+0x25c>)
 8002c84:	4293      	cmp	r3, r2
 8002c86:	d018      	beq.n	8002cba <HAL_DMA_Abort+0x20e>
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	4a1f      	ldr	r2, [pc, #124]	@ (8002d0c <HAL_DMA_Abort+0x260>)
 8002c8e:	4293      	cmp	r3, r2
 8002c90:	d013      	beq.n	8002cba <HAL_DMA_Abort+0x20e>
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	4a1e      	ldr	r2, [pc, #120]	@ (8002d10 <HAL_DMA_Abort+0x264>)
 8002c98:	4293      	cmp	r3, r2
 8002c9a:	d00e      	beq.n	8002cba <HAL_DMA_Abort+0x20e>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	681b      	ldr	r3, [r3, #0]
 8002ca0:	4a1c      	ldr	r2, [pc, #112]	@ (8002d14 <HAL_DMA_Abort+0x268>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d009      	beq.n	8002cba <HAL_DMA_Abort+0x20e>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	4a1b      	ldr	r2, [pc, #108]	@ (8002d18 <HAL_DMA_Abort+0x26c>)
 8002cac:	4293      	cmp	r3, r2
 8002cae:	d004      	beq.n	8002cba <HAL_DMA_Abort+0x20e>
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	4a19      	ldr	r2, [pc, #100]	@ (8002d1c <HAL_DMA_Abort+0x270>)
 8002cb6:	4293      	cmp	r3, r2
 8002cb8:	d132      	bne.n	8002d20 <HAL_DMA_Abort+0x274>
 8002cba:	2301      	movs	r3, #1
 8002cbc:	e031      	b.n	8002d22 <HAL_DMA_Abort+0x276>
 8002cbe:	bf00      	nop
 8002cc0:	40020010 	.word	0x40020010
 8002cc4:	40020028 	.word	0x40020028
 8002cc8:	40020040 	.word	0x40020040
 8002ccc:	40020058 	.word	0x40020058
 8002cd0:	40020070 	.word	0x40020070
 8002cd4:	40020088 	.word	0x40020088
 8002cd8:	400200a0 	.word	0x400200a0
 8002cdc:	400200b8 	.word	0x400200b8
 8002ce0:	40020410 	.word	0x40020410
 8002ce4:	40020428 	.word	0x40020428
 8002ce8:	40020440 	.word	0x40020440
 8002cec:	40020458 	.word	0x40020458
 8002cf0:	40020470 	.word	0x40020470
 8002cf4:	40020488 	.word	0x40020488
 8002cf8:	400204a0 	.word	0x400204a0
 8002cfc:	400204b8 	.word	0x400204b8
 8002d00:	58025408 	.word	0x58025408
 8002d04:	5802541c 	.word	0x5802541c
 8002d08:	58025430 	.word	0x58025430
 8002d0c:	58025444 	.word	0x58025444
 8002d10:	58025458 	.word	0x58025458
 8002d14:	5802546c 	.word	0x5802546c
 8002d18:	58025480 	.word	0x58025480
 8002d1c:	58025494 	.word	0x58025494
 8002d20:	2300      	movs	r3, #0
 8002d22:	2b00      	cmp	r3, #0
 8002d24:	d007      	beq.n	8002d36 <HAL_DMA_Abort+0x28a>
    {
      /* disable the DMAMUX sync overrun IT */
      hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d2a:	681a      	ldr	r2, [r3, #0]
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002d30:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d34:	601a      	str	r2, [r3, #0]
    }

    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	681b      	ldr	r3, [r3, #0]
 8002d3a:	4a6d      	ldr	r2, [pc, #436]	@ (8002ef0 <HAL_DMA_Abort+0x444>)
 8002d3c:	4293      	cmp	r3, r2
 8002d3e:	d04a      	beq.n	8002dd6 <HAL_DMA_Abort+0x32a>
 8002d40:	687b      	ldr	r3, [r7, #4]
 8002d42:	681b      	ldr	r3, [r3, #0]
 8002d44:	4a6b      	ldr	r2, [pc, #428]	@ (8002ef4 <HAL_DMA_Abort+0x448>)
 8002d46:	4293      	cmp	r3, r2
 8002d48:	d045      	beq.n	8002dd6 <HAL_DMA_Abort+0x32a>
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a6a      	ldr	r2, [pc, #424]	@ (8002ef8 <HAL_DMA_Abort+0x44c>)
 8002d50:	4293      	cmp	r3, r2
 8002d52:	d040      	beq.n	8002dd6 <HAL_DMA_Abort+0x32a>
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	4a68      	ldr	r2, [pc, #416]	@ (8002efc <HAL_DMA_Abort+0x450>)
 8002d5a:	4293      	cmp	r3, r2
 8002d5c:	d03b      	beq.n	8002dd6 <HAL_DMA_Abort+0x32a>
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	681b      	ldr	r3, [r3, #0]
 8002d62:	4a67      	ldr	r2, [pc, #412]	@ (8002f00 <HAL_DMA_Abort+0x454>)
 8002d64:	4293      	cmp	r3, r2
 8002d66:	d036      	beq.n	8002dd6 <HAL_DMA_Abort+0x32a>
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	681b      	ldr	r3, [r3, #0]
 8002d6c:	4a65      	ldr	r2, [pc, #404]	@ (8002f04 <HAL_DMA_Abort+0x458>)
 8002d6e:	4293      	cmp	r3, r2
 8002d70:	d031      	beq.n	8002dd6 <HAL_DMA_Abort+0x32a>
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	4a64      	ldr	r2, [pc, #400]	@ (8002f08 <HAL_DMA_Abort+0x45c>)
 8002d78:	4293      	cmp	r3, r2
 8002d7a:	d02c      	beq.n	8002dd6 <HAL_DMA_Abort+0x32a>
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	681b      	ldr	r3, [r3, #0]
 8002d80:	4a62      	ldr	r2, [pc, #392]	@ (8002f0c <HAL_DMA_Abort+0x460>)
 8002d82:	4293      	cmp	r3, r2
 8002d84:	d027      	beq.n	8002dd6 <HAL_DMA_Abort+0x32a>
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	4a61      	ldr	r2, [pc, #388]	@ (8002f10 <HAL_DMA_Abort+0x464>)
 8002d8c:	4293      	cmp	r3, r2
 8002d8e:	d022      	beq.n	8002dd6 <HAL_DMA_Abort+0x32a>
 8002d90:	687b      	ldr	r3, [r7, #4]
 8002d92:	681b      	ldr	r3, [r3, #0]
 8002d94:	4a5f      	ldr	r2, [pc, #380]	@ (8002f14 <HAL_DMA_Abort+0x468>)
 8002d96:	4293      	cmp	r3, r2
 8002d98:	d01d      	beq.n	8002dd6 <HAL_DMA_Abort+0x32a>
 8002d9a:	687b      	ldr	r3, [r7, #4]
 8002d9c:	681b      	ldr	r3, [r3, #0]
 8002d9e:	4a5e      	ldr	r2, [pc, #376]	@ (8002f18 <HAL_DMA_Abort+0x46c>)
 8002da0:	4293      	cmp	r3, r2
 8002da2:	d018      	beq.n	8002dd6 <HAL_DMA_Abort+0x32a>
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	681b      	ldr	r3, [r3, #0]
 8002da8:	4a5c      	ldr	r2, [pc, #368]	@ (8002f1c <HAL_DMA_Abort+0x470>)
 8002daa:	4293      	cmp	r3, r2
 8002dac:	d013      	beq.n	8002dd6 <HAL_DMA_Abort+0x32a>
 8002dae:	687b      	ldr	r3, [r7, #4]
 8002db0:	681b      	ldr	r3, [r3, #0]
 8002db2:	4a5b      	ldr	r2, [pc, #364]	@ (8002f20 <HAL_DMA_Abort+0x474>)
 8002db4:	4293      	cmp	r3, r2
 8002db6:	d00e      	beq.n	8002dd6 <HAL_DMA_Abort+0x32a>
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	4a59      	ldr	r2, [pc, #356]	@ (8002f24 <HAL_DMA_Abort+0x478>)
 8002dbe:	4293      	cmp	r3, r2
 8002dc0:	d009      	beq.n	8002dd6 <HAL_DMA_Abort+0x32a>
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	681b      	ldr	r3, [r3, #0]
 8002dc6:	4a58      	ldr	r2, [pc, #352]	@ (8002f28 <HAL_DMA_Abort+0x47c>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d004      	beq.n	8002dd6 <HAL_DMA_Abort+0x32a>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	4a56      	ldr	r2, [pc, #344]	@ (8002f2c <HAL_DMA_Abort+0x480>)
 8002dd2:	4293      	cmp	r3, r2
 8002dd4:	d108      	bne.n	8002de8 <HAL_DMA_Abort+0x33c>
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	681b      	ldr	r3, [r3, #0]
 8002dda:	681a      	ldr	r2, [r3, #0]
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	681b      	ldr	r3, [r3, #0]
 8002de0:	f022 0201 	bic.w	r2, r2, #1
 8002de4:	601a      	str	r2, [r3, #0]
 8002de6:	e007      	b.n	8002df8 <HAL_DMA_Abort+0x34c>
 8002de8:	687b      	ldr	r3, [r7, #4]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	681a      	ldr	r2, [r3, #0]
 8002dee:	687b      	ldr	r3, [r7, #4]
 8002df0:	681b      	ldr	r3, [r3, #0]
 8002df2:	f022 0201 	bic.w	r2, r2, #1
 8002df6:	601a      	str	r2, [r3, #0]

    /* Check if the DMA Stream is effectively disabled */
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002df8:	e013      	b.n	8002e22 <HAL_DMA_Abort+0x376>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002dfa:	f7fe feb7 	bl	8001b6c <HAL_GetTick>
 8002dfe:	4602      	mov	r2, r0
 8002e00:	693b      	ldr	r3, [r7, #16]
 8002e02:	1ad3      	subs	r3, r2, r3
 8002e04:	2b05      	cmp	r3, #5
 8002e06:	d90c      	bls.n	8002e22 <HAL_DMA_Abort+0x376>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	2220      	movs	r2, #32
 8002e0c:	655a      	str	r2, [r3, #84]	@ 0x54

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_ERROR;
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	2203      	movs	r2, #3
 8002e12:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	2200      	movs	r2, #0
 8002e1a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        return HAL_ERROR;
 8002e1e:	2301      	movs	r3, #1
 8002e20:	e12d      	b.n	800307e <HAL_DMA_Abort+0x5d2>
    while(((*enableRegister) & DMA_SxCR_EN) != 0U)
 8002e22:	697b      	ldr	r3, [r7, #20]
 8002e24:	681b      	ldr	r3, [r3, #0]
 8002e26:	f003 0301 	and.w	r3, r3, #1
 8002e2a:	2b00      	cmp	r3, #0
 8002e2c:	d1e5      	bne.n	8002dfa <HAL_DMA_Abort+0x34e>
      }
    }

    /* Clear all interrupt flags at correct offset within the register */
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	4a2f      	ldr	r2, [pc, #188]	@ (8002ef0 <HAL_DMA_Abort+0x444>)
 8002e34:	4293      	cmp	r3, r2
 8002e36:	d04a      	beq.n	8002ece <HAL_DMA_Abort+0x422>
 8002e38:	687b      	ldr	r3, [r7, #4]
 8002e3a:	681b      	ldr	r3, [r3, #0]
 8002e3c:	4a2d      	ldr	r2, [pc, #180]	@ (8002ef4 <HAL_DMA_Abort+0x448>)
 8002e3e:	4293      	cmp	r3, r2
 8002e40:	d045      	beq.n	8002ece <HAL_DMA_Abort+0x422>
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	4a2c      	ldr	r2, [pc, #176]	@ (8002ef8 <HAL_DMA_Abort+0x44c>)
 8002e48:	4293      	cmp	r3, r2
 8002e4a:	d040      	beq.n	8002ece <HAL_DMA_Abort+0x422>
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	681b      	ldr	r3, [r3, #0]
 8002e50:	4a2a      	ldr	r2, [pc, #168]	@ (8002efc <HAL_DMA_Abort+0x450>)
 8002e52:	4293      	cmp	r3, r2
 8002e54:	d03b      	beq.n	8002ece <HAL_DMA_Abort+0x422>
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	681b      	ldr	r3, [r3, #0]
 8002e5a:	4a29      	ldr	r2, [pc, #164]	@ (8002f00 <HAL_DMA_Abort+0x454>)
 8002e5c:	4293      	cmp	r3, r2
 8002e5e:	d036      	beq.n	8002ece <HAL_DMA_Abort+0x422>
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	4a27      	ldr	r2, [pc, #156]	@ (8002f04 <HAL_DMA_Abort+0x458>)
 8002e66:	4293      	cmp	r3, r2
 8002e68:	d031      	beq.n	8002ece <HAL_DMA_Abort+0x422>
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	4a26      	ldr	r2, [pc, #152]	@ (8002f08 <HAL_DMA_Abort+0x45c>)
 8002e70:	4293      	cmp	r3, r2
 8002e72:	d02c      	beq.n	8002ece <HAL_DMA_Abort+0x422>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	681b      	ldr	r3, [r3, #0]
 8002e78:	4a24      	ldr	r2, [pc, #144]	@ (8002f0c <HAL_DMA_Abort+0x460>)
 8002e7a:	4293      	cmp	r3, r2
 8002e7c:	d027      	beq.n	8002ece <HAL_DMA_Abort+0x422>
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	681b      	ldr	r3, [r3, #0]
 8002e82:	4a23      	ldr	r2, [pc, #140]	@ (8002f10 <HAL_DMA_Abort+0x464>)
 8002e84:	4293      	cmp	r3, r2
 8002e86:	d022      	beq.n	8002ece <HAL_DMA_Abort+0x422>
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	681b      	ldr	r3, [r3, #0]
 8002e8c:	4a21      	ldr	r2, [pc, #132]	@ (8002f14 <HAL_DMA_Abort+0x468>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d01d      	beq.n	8002ece <HAL_DMA_Abort+0x422>
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	4a20      	ldr	r2, [pc, #128]	@ (8002f18 <HAL_DMA_Abort+0x46c>)
 8002e98:	4293      	cmp	r3, r2
 8002e9a:	d018      	beq.n	8002ece <HAL_DMA_Abort+0x422>
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	4a1e      	ldr	r2, [pc, #120]	@ (8002f1c <HAL_DMA_Abort+0x470>)
 8002ea2:	4293      	cmp	r3, r2
 8002ea4:	d013      	beq.n	8002ece <HAL_DMA_Abort+0x422>
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	4a1d      	ldr	r2, [pc, #116]	@ (8002f20 <HAL_DMA_Abort+0x474>)
 8002eac:	4293      	cmp	r3, r2
 8002eae:	d00e      	beq.n	8002ece <HAL_DMA_Abort+0x422>
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	4a1b      	ldr	r2, [pc, #108]	@ (8002f24 <HAL_DMA_Abort+0x478>)
 8002eb6:	4293      	cmp	r3, r2
 8002eb8:	d009      	beq.n	8002ece <HAL_DMA_Abort+0x422>
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	4a1a      	ldr	r2, [pc, #104]	@ (8002f28 <HAL_DMA_Abort+0x47c>)
 8002ec0:	4293      	cmp	r3, r2
 8002ec2:	d004      	beq.n	8002ece <HAL_DMA_Abort+0x422>
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	681b      	ldr	r3, [r3, #0]
 8002ec8:	4a18      	ldr	r2, [pc, #96]	@ (8002f2c <HAL_DMA_Abort+0x480>)
 8002eca:	4293      	cmp	r3, r2
 8002ecc:	d101      	bne.n	8002ed2 <HAL_DMA_Abort+0x426>
 8002ece:	2301      	movs	r3, #1
 8002ed0:	e000      	b.n	8002ed4 <HAL_DMA_Abort+0x428>
 8002ed2:	2300      	movs	r3, #0
 8002ed4:	2b00      	cmp	r3, #0
 8002ed6:	d02b      	beq.n	8002f30 <HAL_DMA_Abort+0x484>
    {
      regs_dma = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002ed8:	687b      	ldr	r3, [r7, #4]
 8002eda:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002edc:	60bb      	str	r3, [r7, #8]
      regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8002ede:	687b      	ldr	r3, [r7, #4]
 8002ee0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002ee2:	f003 031f 	and.w	r3, r3, #31
 8002ee6:	223f      	movs	r2, #63	@ 0x3f
 8002ee8:	409a      	lsls	r2, r3
 8002eea:	68bb      	ldr	r3, [r7, #8]
 8002eec:	609a      	str	r2, [r3, #8]
 8002eee:	e02a      	b.n	8002f46 <HAL_DMA_Abort+0x49a>
 8002ef0:	40020010 	.word	0x40020010
 8002ef4:	40020028 	.word	0x40020028
 8002ef8:	40020040 	.word	0x40020040
 8002efc:	40020058 	.word	0x40020058
 8002f00:	40020070 	.word	0x40020070
 8002f04:	40020088 	.word	0x40020088
 8002f08:	400200a0 	.word	0x400200a0
 8002f0c:	400200b8 	.word	0x400200b8
 8002f10:	40020410 	.word	0x40020410
 8002f14:	40020428 	.word	0x40020428
 8002f18:	40020440 	.word	0x40020440
 8002f1c:	40020458 	.word	0x40020458
 8002f20:	40020470 	.word	0x40020470
 8002f24:	40020488 	.word	0x40020488
 8002f28:	400204a0 	.word	0x400204a0
 8002f2c:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002f34:	60fb      	str	r3, [r7, #12]
      regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 8002f36:	687b      	ldr	r3, [r7, #4]
 8002f38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8002f3a:	f003 031f 	and.w	r3, r3, #31
 8002f3e:	2201      	movs	r2, #1
 8002f40:	409a      	lsls	r2, r3
 8002f42:	68fb      	ldr	r3, [r7, #12]
 8002f44:	605a      	str	r2, [r3, #4]
    }

    if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	4a4f      	ldr	r2, [pc, #316]	@ (8003088 <HAL_DMA_Abort+0x5dc>)
 8002f4c:	4293      	cmp	r3, r2
 8002f4e:	d072      	beq.n	8003036 <HAL_DMA_Abort+0x58a>
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	4a4d      	ldr	r2, [pc, #308]	@ (800308c <HAL_DMA_Abort+0x5e0>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d06d      	beq.n	8003036 <HAL_DMA_Abort+0x58a>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	4a4c      	ldr	r2, [pc, #304]	@ (8003090 <HAL_DMA_Abort+0x5e4>)
 8002f60:	4293      	cmp	r3, r2
 8002f62:	d068      	beq.n	8003036 <HAL_DMA_Abort+0x58a>
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	4a4a      	ldr	r2, [pc, #296]	@ (8003094 <HAL_DMA_Abort+0x5e8>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d063      	beq.n	8003036 <HAL_DMA_Abort+0x58a>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	4a49      	ldr	r2, [pc, #292]	@ (8003098 <HAL_DMA_Abort+0x5ec>)
 8002f74:	4293      	cmp	r3, r2
 8002f76:	d05e      	beq.n	8003036 <HAL_DMA_Abort+0x58a>
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	4a47      	ldr	r2, [pc, #284]	@ (800309c <HAL_DMA_Abort+0x5f0>)
 8002f7e:	4293      	cmp	r3, r2
 8002f80:	d059      	beq.n	8003036 <HAL_DMA_Abort+0x58a>
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	4a46      	ldr	r2, [pc, #280]	@ (80030a0 <HAL_DMA_Abort+0x5f4>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d054      	beq.n	8003036 <HAL_DMA_Abort+0x58a>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	681b      	ldr	r3, [r3, #0]
 8002f90:	4a44      	ldr	r2, [pc, #272]	@ (80030a4 <HAL_DMA_Abort+0x5f8>)
 8002f92:	4293      	cmp	r3, r2
 8002f94:	d04f      	beq.n	8003036 <HAL_DMA_Abort+0x58a>
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	681b      	ldr	r3, [r3, #0]
 8002f9a:	4a43      	ldr	r2, [pc, #268]	@ (80030a8 <HAL_DMA_Abort+0x5fc>)
 8002f9c:	4293      	cmp	r3, r2
 8002f9e:	d04a      	beq.n	8003036 <HAL_DMA_Abort+0x58a>
 8002fa0:	687b      	ldr	r3, [r7, #4]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	4a41      	ldr	r2, [pc, #260]	@ (80030ac <HAL_DMA_Abort+0x600>)
 8002fa6:	4293      	cmp	r3, r2
 8002fa8:	d045      	beq.n	8003036 <HAL_DMA_Abort+0x58a>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	681b      	ldr	r3, [r3, #0]
 8002fae:	4a40      	ldr	r2, [pc, #256]	@ (80030b0 <HAL_DMA_Abort+0x604>)
 8002fb0:	4293      	cmp	r3, r2
 8002fb2:	d040      	beq.n	8003036 <HAL_DMA_Abort+0x58a>
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	681b      	ldr	r3, [r3, #0]
 8002fb8:	4a3e      	ldr	r2, [pc, #248]	@ (80030b4 <HAL_DMA_Abort+0x608>)
 8002fba:	4293      	cmp	r3, r2
 8002fbc:	d03b      	beq.n	8003036 <HAL_DMA_Abort+0x58a>
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a3d      	ldr	r2, [pc, #244]	@ (80030b8 <HAL_DMA_Abort+0x60c>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d036      	beq.n	8003036 <HAL_DMA_Abort+0x58a>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	681b      	ldr	r3, [r3, #0]
 8002fcc:	4a3b      	ldr	r2, [pc, #236]	@ (80030bc <HAL_DMA_Abort+0x610>)
 8002fce:	4293      	cmp	r3, r2
 8002fd0:	d031      	beq.n	8003036 <HAL_DMA_Abort+0x58a>
 8002fd2:	687b      	ldr	r3, [r7, #4]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	4a3a      	ldr	r2, [pc, #232]	@ (80030c0 <HAL_DMA_Abort+0x614>)
 8002fd8:	4293      	cmp	r3, r2
 8002fda:	d02c      	beq.n	8003036 <HAL_DMA_Abort+0x58a>
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	4a38      	ldr	r2, [pc, #224]	@ (80030c4 <HAL_DMA_Abort+0x618>)
 8002fe2:	4293      	cmp	r3, r2
 8002fe4:	d027      	beq.n	8003036 <HAL_DMA_Abort+0x58a>
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	681b      	ldr	r3, [r3, #0]
 8002fea:	4a37      	ldr	r2, [pc, #220]	@ (80030c8 <HAL_DMA_Abort+0x61c>)
 8002fec:	4293      	cmp	r3, r2
 8002fee:	d022      	beq.n	8003036 <HAL_DMA_Abort+0x58a>
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	4a35      	ldr	r2, [pc, #212]	@ (80030cc <HAL_DMA_Abort+0x620>)
 8002ff6:	4293      	cmp	r3, r2
 8002ff8:	d01d      	beq.n	8003036 <HAL_DMA_Abort+0x58a>
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	681b      	ldr	r3, [r3, #0]
 8002ffe:	4a34      	ldr	r2, [pc, #208]	@ (80030d0 <HAL_DMA_Abort+0x624>)
 8003000:	4293      	cmp	r3, r2
 8003002:	d018      	beq.n	8003036 <HAL_DMA_Abort+0x58a>
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	4a32      	ldr	r2, [pc, #200]	@ (80030d4 <HAL_DMA_Abort+0x628>)
 800300a:	4293      	cmp	r3, r2
 800300c:	d013      	beq.n	8003036 <HAL_DMA_Abort+0x58a>
 800300e:	687b      	ldr	r3, [r7, #4]
 8003010:	681b      	ldr	r3, [r3, #0]
 8003012:	4a31      	ldr	r2, [pc, #196]	@ (80030d8 <HAL_DMA_Abort+0x62c>)
 8003014:	4293      	cmp	r3, r2
 8003016:	d00e      	beq.n	8003036 <HAL_DMA_Abort+0x58a>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	681b      	ldr	r3, [r3, #0]
 800301c:	4a2f      	ldr	r2, [pc, #188]	@ (80030dc <HAL_DMA_Abort+0x630>)
 800301e:	4293      	cmp	r3, r2
 8003020:	d009      	beq.n	8003036 <HAL_DMA_Abort+0x58a>
 8003022:	687b      	ldr	r3, [r7, #4]
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	4a2e      	ldr	r2, [pc, #184]	@ (80030e0 <HAL_DMA_Abort+0x634>)
 8003028:	4293      	cmp	r3, r2
 800302a:	d004      	beq.n	8003036 <HAL_DMA_Abort+0x58a>
 800302c:	687b      	ldr	r3, [r7, #4]
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	4a2c      	ldr	r2, [pc, #176]	@ (80030e4 <HAL_DMA_Abort+0x638>)
 8003032:	4293      	cmp	r3, r2
 8003034:	d101      	bne.n	800303a <HAL_DMA_Abort+0x58e>
 8003036:	2301      	movs	r3, #1
 8003038:	e000      	b.n	800303c <HAL_DMA_Abort+0x590>
 800303a:	2300      	movs	r3, #0
 800303c:	2b00      	cmp	r3, #0
 800303e:	d015      	beq.n	800306c <HAL_DMA_Abort+0x5c0>
    {
      /* Clear the DMAMUX synchro overrun flag */
      hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003044:	687a      	ldr	r2, [r7, #4]
 8003046:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003048:	605a      	str	r2, [r3, #4]

      if(hdma->DMAmuxRequestGen != 0U)
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800304e:	2b00      	cmp	r3, #0
 8003050:	d00c      	beq.n	800306c <HAL_DMA_Abort+0x5c0>
      {
        /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT */
        /* disable the request gen overrun IT */
        hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003056:	681a      	ldr	r2, [r3, #0]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800305c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003060:	601a      	str	r2, [r3, #0]

        /* Clear the DMAMUX request generator overrun flag */
        hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003066:	687a      	ldr	r2, [r7, #4]
 8003068:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800306a:	605a      	str	r2, [r3, #4]
      }
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	2201      	movs	r2, #1
 8003070:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	2200      	movs	r2, #0
 8003078:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }

  return HAL_OK;
 800307c:	2300      	movs	r3, #0
}
 800307e:	4618      	mov	r0, r3
 8003080:	3718      	adds	r7, #24
 8003082:	46bd      	mov	sp, r7
 8003084:	bd80      	pop	{r7, pc}
 8003086:	bf00      	nop
 8003088:	40020010 	.word	0x40020010
 800308c:	40020028 	.word	0x40020028
 8003090:	40020040 	.word	0x40020040
 8003094:	40020058 	.word	0x40020058
 8003098:	40020070 	.word	0x40020070
 800309c:	40020088 	.word	0x40020088
 80030a0:	400200a0 	.word	0x400200a0
 80030a4:	400200b8 	.word	0x400200b8
 80030a8:	40020410 	.word	0x40020410
 80030ac:	40020428 	.word	0x40020428
 80030b0:	40020440 	.word	0x40020440
 80030b4:	40020458 	.word	0x40020458
 80030b8:	40020470 	.word	0x40020470
 80030bc:	40020488 	.word	0x40020488
 80030c0:	400204a0 	.word	0x400204a0
 80030c4:	400204b8 	.word	0x400204b8
 80030c8:	58025408 	.word	0x58025408
 80030cc:	5802541c 	.word	0x5802541c
 80030d0:	58025430 	.word	0x58025430
 80030d4:	58025444 	.word	0x58025444
 80030d8:	58025458 	.word	0x58025458
 80030dc:	5802546c 	.word	0x5802546c
 80030e0:	58025480 	.word	0x58025480
 80030e4:	58025494 	.word	0x58025494

080030e8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80030e8:	b580      	push	{r7, lr}
 80030ea:	b084      	sub	sp, #16
 80030ec:	af00      	add	r7, sp, #0
 80030ee:	6078      	str	r0, [r7, #4]
  BDMA_Base_Registers *regs_bdma;

  /* Check the DMA peripheral handle */
  if(hdma == NULL)
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	2b00      	cmp	r3, #0
 80030f4:	d101      	bne.n	80030fa <HAL_DMA_Abort_IT+0x12>
  {
    return HAL_ERROR;
 80030f6:	2301      	movs	r3, #1
 80030f8:	e237      	b.n	800356a <HAL_DMA_Abort_IT+0x482>
  }

  if(hdma->State != HAL_DMA_STATE_BUSY)
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003100:	b2db      	uxtb	r3, r3
 8003102:	2b02      	cmp	r3, #2
 8003104:	d004      	beq.n	8003110 <HAL_DMA_Abort_IT+0x28>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	2280      	movs	r2, #128	@ 0x80
 800310a:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 800310c:	2301      	movs	r3, #1
 800310e:	e22c      	b.n	800356a <HAL_DMA_Abort_IT+0x482>
  }
  else
  {
    if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8003110:	687b      	ldr	r3, [r7, #4]
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	4a5c      	ldr	r2, [pc, #368]	@ (8003288 <HAL_DMA_Abort_IT+0x1a0>)
 8003116:	4293      	cmp	r3, r2
 8003118:	d04a      	beq.n	80031b0 <HAL_DMA_Abort_IT+0xc8>
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	4a5b      	ldr	r2, [pc, #364]	@ (800328c <HAL_DMA_Abort_IT+0x1a4>)
 8003120:	4293      	cmp	r3, r2
 8003122:	d045      	beq.n	80031b0 <HAL_DMA_Abort_IT+0xc8>
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	681b      	ldr	r3, [r3, #0]
 8003128:	4a59      	ldr	r2, [pc, #356]	@ (8003290 <HAL_DMA_Abort_IT+0x1a8>)
 800312a:	4293      	cmp	r3, r2
 800312c:	d040      	beq.n	80031b0 <HAL_DMA_Abort_IT+0xc8>
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	681b      	ldr	r3, [r3, #0]
 8003132:	4a58      	ldr	r2, [pc, #352]	@ (8003294 <HAL_DMA_Abort_IT+0x1ac>)
 8003134:	4293      	cmp	r3, r2
 8003136:	d03b      	beq.n	80031b0 <HAL_DMA_Abort_IT+0xc8>
 8003138:	687b      	ldr	r3, [r7, #4]
 800313a:	681b      	ldr	r3, [r3, #0]
 800313c:	4a56      	ldr	r2, [pc, #344]	@ (8003298 <HAL_DMA_Abort_IT+0x1b0>)
 800313e:	4293      	cmp	r3, r2
 8003140:	d036      	beq.n	80031b0 <HAL_DMA_Abort_IT+0xc8>
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	4a55      	ldr	r2, [pc, #340]	@ (800329c <HAL_DMA_Abort_IT+0x1b4>)
 8003148:	4293      	cmp	r3, r2
 800314a:	d031      	beq.n	80031b0 <HAL_DMA_Abort_IT+0xc8>
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	681b      	ldr	r3, [r3, #0]
 8003150:	4a53      	ldr	r2, [pc, #332]	@ (80032a0 <HAL_DMA_Abort_IT+0x1b8>)
 8003152:	4293      	cmp	r3, r2
 8003154:	d02c      	beq.n	80031b0 <HAL_DMA_Abort_IT+0xc8>
 8003156:	687b      	ldr	r3, [r7, #4]
 8003158:	681b      	ldr	r3, [r3, #0]
 800315a:	4a52      	ldr	r2, [pc, #328]	@ (80032a4 <HAL_DMA_Abort_IT+0x1bc>)
 800315c:	4293      	cmp	r3, r2
 800315e:	d027      	beq.n	80031b0 <HAL_DMA_Abort_IT+0xc8>
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	4a50      	ldr	r2, [pc, #320]	@ (80032a8 <HAL_DMA_Abort_IT+0x1c0>)
 8003166:	4293      	cmp	r3, r2
 8003168:	d022      	beq.n	80031b0 <HAL_DMA_Abort_IT+0xc8>
 800316a:	687b      	ldr	r3, [r7, #4]
 800316c:	681b      	ldr	r3, [r3, #0]
 800316e:	4a4f      	ldr	r2, [pc, #316]	@ (80032ac <HAL_DMA_Abort_IT+0x1c4>)
 8003170:	4293      	cmp	r3, r2
 8003172:	d01d      	beq.n	80031b0 <HAL_DMA_Abort_IT+0xc8>
 8003174:	687b      	ldr	r3, [r7, #4]
 8003176:	681b      	ldr	r3, [r3, #0]
 8003178:	4a4d      	ldr	r2, [pc, #308]	@ (80032b0 <HAL_DMA_Abort_IT+0x1c8>)
 800317a:	4293      	cmp	r3, r2
 800317c:	d018      	beq.n	80031b0 <HAL_DMA_Abort_IT+0xc8>
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	681b      	ldr	r3, [r3, #0]
 8003182:	4a4c      	ldr	r2, [pc, #304]	@ (80032b4 <HAL_DMA_Abort_IT+0x1cc>)
 8003184:	4293      	cmp	r3, r2
 8003186:	d013      	beq.n	80031b0 <HAL_DMA_Abort_IT+0xc8>
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	681b      	ldr	r3, [r3, #0]
 800318c:	4a4a      	ldr	r2, [pc, #296]	@ (80032b8 <HAL_DMA_Abort_IT+0x1d0>)
 800318e:	4293      	cmp	r3, r2
 8003190:	d00e      	beq.n	80031b0 <HAL_DMA_Abort_IT+0xc8>
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	681b      	ldr	r3, [r3, #0]
 8003196:	4a49      	ldr	r2, [pc, #292]	@ (80032bc <HAL_DMA_Abort_IT+0x1d4>)
 8003198:	4293      	cmp	r3, r2
 800319a:	d009      	beq.n	80031b0 <HAL_DMA_Abort_IT+0xc8>
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	681b      	ldr	r3, [r3, #0]
 80031a0:	4a47      	ldr	r2, [pc, #284]	@ (80032c0 <HAL_DMA_Abort_IT+0x1d8>)
 80031a2:	4293      	cmp	r3, r2
 80031a4:	d004      	beq.n	80031b0 <HAL_DMA_Abort_IT+0xc8>
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	681b      	ldr	r3, [r3, #0]
 80031aa:	4a46      	ldr	r2, [pc, #280]	@ (80032c4 <HAL_DMA_Abort_IT+0x1dc>)
 80031ac:	4293      	cmp	r3, r2
 80031ae:	d101      	bne.n	80031b4 <HAL_DMA_Abort_IT+0xcc>
 80031b0:	2301      	movs	r3, #1
 80031b2:	e000      	b.n	80031b6 <HAL_DMA_Abort_IT+0xce>
 80031b4:	2300      	movs	r3, #0
 80031b6:	2b00      	cmp	r3, #0
 80031b8:	f000 8086 	beq.w	80032c8 <HAL_DMA_Abort_IT+0x1e0>
    {
      /* Set Abort State  */
      hdma->State = HAL_DMA_STATE_ABORT;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	2204      	movs	r2, #4
 80031c0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80031c4:	687b      	ldr	r3, [r7, #4]
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	4a2f      	ldr	r2, [pc, #188]	@ (8003288 <HAL_DMA_Abort_IT+0x1a0>)
 80031ca:	4293      	cmp	r3, r2
 80031cc:	d04a      	beq.n	8003264 <HAL_DMA_Abort_IT+0x17c>
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	4a2e      	ldr	r2, [pc, #184]	@ (800328c <HAL_DMA_Abort_IT+0x1a4>)
 80031d4:	4293      	cmp	r3, r2
 80031d6:	d045      	beq.n	8003264 <HAL_DMA_Abort_IT+0x17c>
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	4a2c      	ldr	r2, [pc, #176]	@ (8003290 <HAL_DMA_Abort_IT+0x1a8>)
 80031de:	4293      	cmp	r3, r2
 80031e0:	d040      	beq.n	8003264 <HAL_DMA_Abort_IT+0x17c>
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	4a2b      	ldr	r2, [pc, #172]	@ (8003294 <HAL_DMA_Abort_IT+0x1ac>)
 80031e8:	4293      	cmp	r3, r2
 80031ea:	d03b      	beq.n	8003264 <HAL_DMA_Abort_IT+0x17c>
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	4a29      	ldr	r2, [pc, #164]	@ (8003298 <HAL_DMA_Abort_IT+0x1b0>)
 80031f2:	4293      	cmp	r3, r2
 80031f4:	d036      	beq.n	8003264 <HAL_DMA_Abort_IT+0x17c>
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	4a28      	ldr	r2, [pc, #160]	@ (800329c <HAL_DMA_Abort_IT+0x1b4>)
 80031fc:	4293      	cmp	r3, r2
 80031fe:	d031      	beq.n	8003264 <HAL_DMA_Abort_IT+0x17c>
 8003200:	687b      	ldr	r3, [r7, #4]
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	4a26      	ldr	r2, [pc, #152]	@ (80032a0 <HAL_DMA_Abort_IT+0x1b8>)
 8003206:	4293      	cmp	r3, r2
 8003208:	d02c      	beq.n	8003264 <HAL_DMA_Abort_IT+0x17c>
 800320a:	687b      	ldr	r3, [r7, #4]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	4a25      	ldr	r2, [pc, #148]	@ (80032a4 <HAL_DMA_Abort_IT+0x1bc>)
 8003210:	4293      	cmp	r3, r2
 8003212:	d027      	beq.n	8003264 <HAL_DMA_Abort_IT+0x17c>
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a23      	ldr	r2, [pc, #140]	@ (80032a8 <HAL_DMA_Abort_IT+0x1c0>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d022      	beq.n	8003264 <HAL_DMA_Abort_IT+0x17c>
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	4a22      	ldr	r2, [pc, #136]	@ (80032ac <HAL_DMA_Abort_IT+0x1c4>)
 8003224:	4293      	cmp	r3, r2
 8003226:	d01d      	beq.n	8003264 <HAL_DMA_Abort_IT+0x17c>
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	4a20      	ldr	r2, [pc, #128]	@ (80032b0 <HAL_DMA_Abort_IT+0x1c8>)
 800322e:	4293      	cmp	r3, r2
 8003230:	d018      	beq.n	8003264 <HAL_DMA_Abort_IT+0x17c>
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	681b      	ldr	r3, [r3, #0]
 8003236:	4a1f      	ldr	r2, [pc, #124]	@ (80032b4 <HAL_DMA_Abort_IT+0x1cc>)
 8003238:	4293      	cmp	r3, r2
 800323a:	d013      	beq.n	8003264 <HAL_DMA_Abort_IT+0x17c>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	4a1d      	ldr	r2, [pc, #116]	@ (80032b8 <HAL_DMA_Abort_IT+0x1d0>)
 8003242:	4293      	cmp	r3, r2
 8003244:	d00e      	beq.n	8003264 <HAL_DMA_Abort_IT+0x17c>
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	4a1c      	ldr	r2, [pc, #112]	@ (80032bc <HAL_DMA_Abort_IT+0x1d4>)
 800324c:	4293      	cmp	r3, r2
 800324e:	d009      	beq.n	8003264 <HAL_DMA_Abort_IT+0x17c>
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	4a1a      	ldr	r2, [pc, #104]	@ (80032c0 <HAL_DMA_Abort_IT+0x1d8>)
 8003256:	4293      	cmp	r3, r2
 8003258:	d004      	beq.n	8003264 <HAL_DMA_Abort_IT+0x17c>
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	681b      	ldr	r3, [r3, #0]
 800325e:	4a19      	ldr	r2, [pc, #100]	@ (80032c4 <HAL_DMA_Abort_IT+0x1dc>)
 8003260:	4293      	cmp	r3, r2
 8003262:	d108      	bne.n	8003276 <HAL_DMA_Abort_IT+0x18e>
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	681a      	ldr	r2, [r3, #0]
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	681b      	ldr	r3, [r3, #0]
 800326e:	f022 0201 	bic.w	r2, r2, #1
 8003272:	601a      	str	r2, [r3, #0]
 8003274:	e178      	b.n	8003568 <HAL_DMA_Abort_IT+0x480>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	681a      	ldr	r2, [r3, #0]
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	f022 0201 	bic.w	r2, r2, #1
 8003284:	601a      	str	r2, [r3, #0]
 8003286:	e16f      	b.n	8003568 <HAL_DMA_Abort_IT+0x480>
 8003288:	40020010 	.word	0x40020010
 800328c:	40020028 	.word	0x40020028
 8003290:	40020040 	.word	0x40020040
 8003294:	40020058 	.word	0x40020058
 8003298:	40020070 	.word	0x40020070
 800329c:	40020088 	.word	0x40020088
 80032a0:	400200a0 	.word	0x400200a0
 80032a4:	400200b8 	.word	0x400200b8
 80032a8:	40020410 	.word	0x40020410
 80032ac:	40020428 	.word	0x40020428
 80032b0:	40020440 	.word	0x40020440
 80032b4:	40020458 	.word	0x40020458
 80032b8:	40020470 	.word	0x40020470
 80032bc:	40020488 	.word	0x40020488
 80032c0:	400204a0 	.word	0x400204a0
 80032c4:	400204b8 	.word	0x400204b8
    }
    else /* BDMA channel */
    {
      /* Disable DMA All Interrupts  */
      ((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR  &= ~(BDMA_CCR_TCIE | BDMA_CCR_HTIE | BDMA_CCR_TEIE);
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	681a      	ldr	r2, [r3, #0]
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f022 020e 	bic.w	r2, r2, #14
 80032d6:	601a      	str	r2, [r3, #0]

      /* Disable the channel */
      __HAL_DMA_DISABLE(hdma);
 80032d8:	687b      	ldr	r3, [r7, #4]
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4a6c      	ldr	r2, [pc, #432]	@ (8003490 <HAL_DMA_Abort_IT+0x3a8>)
 80032de:	4293      	cmp	r3, r2
 80032e0:	d04a      	beq.n	8003378 <HAL_DMA_Abort_IT+0x290>
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	4a6b      	ldr	r2, [pc, #428]	@ (8003494 <HAL_DMA_Abort_IT+0x3ac>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d045      	beq.n	8003378 <HAL_DMA_Abort_IT+0x290>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	681b      	ldr	r3, [r3, #0]
 80032f0:	4a69      	ldr	r2, [pc, #420]	@ (8003498 <HAL_DMA_Abort_IT+0x3b0>)
 80032f2:	4293      	cmp	r3, r2
 80032f4:	d040      	beq.n	8003378 <HAL_DMA_Abort_IT+0x290>
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	4a68      	ldr	r2, [pc, #416]	@ (800349c <HAL_DMA_Abort_IT+0x3b4>)
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d03b      	beq.n	8003378 <HAL_DMA_Abort_IT+0x290>
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a66      	ldr	r2, [pc, #408]	@ (80034a0 <HAL_DMA_Abort_IT+0x3b8>)
 8003306:	4293      	cmp	r3, r2
 8003308:	d036      	beq.n	8003378 <HAL_DMA_Abort_IT+0x290>
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	4a65      	ldr	r2, [pc, #404]	@ (80034a4 <HAL_DMA_Abort_IT+0x3bc>)
 8003310:	4293      	cmp	r3, r2
 8003312:	d031      	beq.n	8003378 <HAL_DMA_Abort_IT+0x290>
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	4a63      	ldr	r2, [pc, #396]	@ (80034a8 <HAL_DMA_Abort_IT+0x3c0>)
 800331a:	4293      	cmp	r3, r2
 800331c:	d02c      	beq.n	8003378 <HAL_DMA_Abort_IT+0x290>
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	4a62      	ldr	r2, [pc, #392]	@ (80034ac <HAL_DMA_Abort_IT+0x3c4>)
 8003324:	4293      	cmp	r3, r2
 8003326:	d027      	beq.n	8003378 <HAL_DMA_Abort_IT+0x290>
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	681b      	ldr	r3, [r3, #0]
 800332c:	4a60      	ldr	r2, [pc, #384]	@ (80034b0 <HAL_DMA_Abort_IT+0x3c8>)
 800332e:	4293      	cmp	r3, r2
 8003330:	d022      	beq.n	8003378 <HAL_DMA_Abort_IT+0x290>
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	4a5f      	ldr	r2, [pc, #380]	@ (80034b4 <HAL_DMA_Abort_IT+0x3cc>)
 8003338:	4293      	cmp	r3, r2
 800333a:	d01d      	beq.n	8003378 <HAL_DMA_Abort_IT+0x290>
 800333c:	687b      	ldr	r3, [r7, #4]
 800333e:	681b      	ldr	r3, [r3, #0]
 8003340:	4a5d      	ldr	r2, [pc, #372]	@ (80034b8 <HAL_DMA_Abort_IT+0x3d0>)
 8003342:	4293      	cmp	r3, r2
 8003344:	d018      	beq.n	8003378 <HAL_DMA_Abort_IT+0x290>
 8003346:	687b      	ldr	r3, [r7, #4]
 8003348:	681b      	ldr	r3, [r3, #0]
 800334a:	4a5c      	ldr	r2, [pc, #368]	@ (80034bc <HAL_DMA_Abort_IT+0x3d4>)
 800334c:	4293      	cmp	r3, r2
 800334e:	d013      	beq.n	8003378 <HAL_DMA_Abort_IT+0x290>
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	4a5a      	ldr	r2, [pc, #360]	@ (80034c0 <HAL_DMA_Abort_IT+0x3d8>)
 8003356:	4293      	cmp	r3, r2
 8003358:	d00e      	beq.n	8003378 <HAL_DMA_Abort_IT+0x290>
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a59      	ldr	r2, [pc, #356]	@ (80034c4 <HAL_DMA_Abort_IT+0x3dc>)
 8003360:	4293      	cmp	r3, r2
 8003362:	d009      	beq.n	8003378 <HAL_DMA_Abort_IT+0x290>
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	4a57      	ldr	r2, [pc, #348]	@ (80034c8 <HAL_DMA_Abort_IT+0x3e0>)
 800336a:	4293      	cmp	r3, r2
 800336c:	d004      	beq.n	8003378 <HAL_DMA_Abort_IT+0x290>
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	681b      	ldr	r3, [r3, #0]
 8003372:	4a56      	ldr	r2, [pc, #344]	@ (80034cc <HAL_DMA_Abort_IT+0x3e4>)
 8003374:	4293      	cmp	r3, r2
 8003376:	d108      	bne.n	800338a <HAL_DMA_Abort_IT+0x2a2>
 8003378:	687b      	ldr	r3, [r7, #4]
 800337a:	681b      	ldr	r3, [r3, #0]
 800337c:	681a      	ldr	r2, [r3, #0]
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	f022 0201 	bic.w	r2, r2, #1
 8003386:	601a      	str	r2, [r3, #0]
 8003388:	e007      	b.n	800339a <HAL_DMA_Abort_IT+0x2b2>
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	681b      	ldr	r3, [r3, #0]
 800338e:	681a      	ldr	r2, [r3, #0]
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f022 0201 	bic.w	r2, r2, #1
 8003398:	601a      	str	r2, [r3, #0]

      if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	4a3c      	ldr	r2, [pc, #240]	@ (8003490 <HAL_DMA_Abort_IT+0x3a8>)
 80033a0:	4293      	cmp	r3, r2
 80033a2:	d072      	beq.n	800348a <HAL_DMA_Abort_IT+0x3a2>
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	681b      	ldr	r3, [r3, #0]
 80033a8:	4a3a      	ldr	r2, [pc, #232]	@ (8003494 <HAL_DMA_Abort_IT+0x3ac>)
 80033aa:	4293      	cmp	r3, r2
 80033ac:	d06d      	beq.n	800348a <HAL_DMA_Abort_IT+0x3a2>
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	4a39      	ldr	r2, [pc, #228]	@ (8003498 <HAL_DMA_Abort_IT+0x3b0>)
 80033b4:	4293      	cmp	r3, r2
 80033b6:	d068      	beq.n	800348a <HAL_DMA_Abort_IT+0x3a2>
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	681b      	ldr	r3, [r3, #0]
 80033bc:	4a37      	ldr	r2, [pc, #220]	@ (800349c <HAL_DMA_Abort_IT+0x3b4>)
 80033be:	4293      	cmp	r3, r2
 80033c0:	d063      	beq.n	800348a <HAL_DMA_Abort_IT+0x3a2>
 80033c2:	687b      	ldr	r3, [r7, #4]
 80033c4:	681b      	ldr	r3, [r3, #0]
 80033c6:	4a36      	ldr	r2, [pc, #216]	@ (80034a0 <HAL_DMA_Abort_IT+0x3b8>)
 80033c8:	4293      	cmp	r3, r2
 80033ca:	d05e      	beq.n	800348a <HAL_DMA_Abort_IT+0x3a2>
 80033cc:	687b      	ldr	r3, [r7, #4]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	4a34      	ldr	r2, [pc, #208]	@ (80034a4 <HAL_DMA_Abort_IT+0x3bc>)
 80033d2:	4293      	cmp	r3, r2
 80033d4:	d059      	beq.n	800348a <HAL_DMA_Abort_IT+0x3a2>
 80033d6:	687b      	ldr	r3, [r7, #4]
 80033d8:	681b      	ldr	r3, [r3, #0]
 80033da:	4a33      	ldr	r2, [pc, #204]	@ (80034a8 <HAL_DMA_Abort_IT+0x3c0>)
 80033dc:	4293      	cmp	r3, r2
 80033de:	d054      	beq.n	800348a <HAL_DMA_Abort_IT+0x3a2>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	681b      	ldr	r3, [r3, #0]
 80033e4:	4a31      	ldr	r2, [pc, #196]	@ (80034ac <HAL_DMA_Abort_IT+0x3c4>)
 80033e6:	4293      	cmp	r3, r2
 80033e8:	d04f      	beq.n	800348a <HAL_DMA_Abort_IT+0x3a2>
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	681b      	ldr	r3, [r3, #0]
 80033ee:	4a30      	ldr	r2, [pc, #192]	@ (80034b0 <HAL_DMA_Abort_IT+0x3c8>)
 80033f0:	4293      	cmp	r3, r2
 80033f2:	d04a      	beq.n	800348a <HAL_DMA_Abort_IT+0x3a2>
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	4a2e      	ldr	r2, [pc, #184]	@ (80034b4 <HAL_DMA_Abort_IT+0x3cc>)
 80033fa:	4293      	cmp	r3, r2
 80033fc:	d045      	beq.n	800348a <HAL_DMA_Abort_IT+0x3a2>
 80033fe:	687b      	ldr	r3, [r7, #4]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	4a2d      	ldr	r2, [pc, #180]	@ (80034b8 <HAL_DMA_Abort_IT+0x3d0>)
 8003404:	4293      	cmp	r3, r2
 8003406:	d040      	beq.n	800348a <HAL_DMA_Abort_IT+0x3a2>
 8003408:	687b      	ldr	r3, [r7, #4]
 800340a:	681b      	ldr	r3, [r3, #0]
 800340c:	4a2b      	ldr	r2, [pc, #172]	@ (80034bc <HAL_DMA_Abort_IT+0x3d4>)
 800340e:	4293      	cmp	r3, r2
 8003410:	d03b      	beq.n	800348a <HAL_DMA_Abort_IT+0x3a2>
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	681b      	ldr	r3, [r3, #0]
 8003416:	4a2a      	ldr	r2, [pc, #168]	@ (80034c0 <HAL_DMA_Abort_IT+0x3d8>)
 8003418:	4293      	cmp	r3, r2
 800341a:	d036      	beq.n	800348a <HAL_DMA_Abort_IT+0x3a2>
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	4a28      	ldr	r2, [pc, #160]	@ (80034c4 <HAL_DMA_Abort_IT+0x3dc>)
 8003422:	4293      	cmp	r3, r2
 8003424:	d031      	beq.n	800348a <HAL_DMA_Abort_IT+0x3a2>
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	4a27      	ldr	r2, [pc, #156]	@ (80034c8 <HAL_DMA_Abort_IT+0x3e0>)
 800342c:	4293      	cmp	r3, r2
 800342e:	d02c      	beq.n	800348a <HAL_DMA_Abort_IT+0x3a2>
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	681b      	ldr	r3, [r3, #0]
 8003434:	4a25      	ldr	r2, [pc, #148]	@ (80034cc <HAL_DMA_Abort_IT+0x3e4>)
 8003436:	4293      	cmp	r3, r2
 8003438:	d027      	beq.n	800348a <HAL_DMA_Abort_IT+0x3a2>
 800343a:	687b      	ldr	r3, [r7, #4]
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	4a24      	ldr	r2, [pc, #144]	@ (80034d0 <HAL_DMA_Abort_IT+0x3e8>)
 8003440:	4293      	cmp	r3, r2
 8003442:	d022      	beq.n	800348a <HAL_DMA_Abort_IT+0x3a2>
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	4a22      	ldr	r2, [pc, #136]	@ (80034d4 <HAL_DMA_Abort_IT+0x3ec>)
 800344a:	4293      	cmp	r3, r2
 800344c:	d01d      	beq.n	800348a <HAL_DMA_Abort_IT+0x3a2>
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	4a21      	ldr	r2, [pc, #132]	@ (80034d8 <HAL_DMA_Abort_IT+0x3f0>)
 8003454:	4293      	cmp	r3, r2
 8003456:	d018      	beq.n	800348a <HAL_DMA_Abort_IT+0x3a2>
 8003458:	687b      	ldr	r3, [r7, #4]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	4a1f      	ldr	r2, [pc, #124]	@ (80034dc <HAL_DMA_Abort_IT+0x3f4>)
 800345e:	4293      	cmp	r3, r2
 8003460:	d013      	beq.n	800348a <HAL_DMA_Abort_IT+0x3a2>
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	4a1e      	ldr	r2, [pc, #120]	@ (80034e0 <HAL_DMA_Abort_IT+0x3f8>)
 8003468:	4293      	cmp	r3, r2
 800346a:	d00e      	beq.n	800348a <HAL_DMA_Abort_IT+0x3a2>
 800346c:	687b      	ldr	r3, [r7, #4]
 800346e:	681b      	ldr	r3, [r3, #0]
 8003470:	4a1c      	ldr	r2, [pc, #112]	@ (80034e4 <HAL_DMA_Abort_IT+0x3fc>)
 8003472:	4293      	cmp	r3, r2
 8003474:	d009      	beq.n	800348a <HAL_DMA_Abort_IT+0x3a2>
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	4a1b      	ldr	r2, [pc, #108]	@ (80034e8 <HAL_DMA_Abort_IT+0x400>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d004      	beq.n	800348a <HAL_DMA_Abort_IT+0x3a2>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	681b      	ldr	r3, [r3, #0]
 8003484:	4a19      	ldr	r2, [pc, #100]	@ (80034ec <HAL_DMA_Abort_IT+0x404>)
 8003486:	4293      	cmp	r3, r2
 8003488:	d132      	bne.n	80034f0 <HAL_DMA_Abort_IT+0x408>
 800348a:	2301      	movs	r3, #1
 800348c:	e031      	b.n	80034f2 <HAL_DMA_Abort_IT+0x40a>
 800348e:	bf00      	nop
 8003490:	40020010 	.word	0x40020010
 8003494:	40020028 	.word	0x40020028
 8003498:	40020040 	.word	0x40020040
 800349c:	40020058 	.word	0x40020058
 80034a0:	40020070 	.word	0x40020070
 80034a4:	40020088 	.word	0x40020088
 80034a8:	400200a0 	.word	0x400200a0
 80034ac:	400200b8 	.word	0x400200b8
 80034b0:	40020410 	.word	0x40020410
 80034b4:	40020428 	.word	0x40020428
 80034b8:	40020440 	.word	0x40020440
 80034bc:	40020458 	.word	0x40020458
 80034c0:	40020470 	.word	0x40020470
 80034c4:	40020488 	.word	0x40020488
 80034c8:	400204a0 	.word	0x400204a0
 80034cc:	400204b8 	.word	0x400204b8
 80034d0:	58025408 	.word	0x58025408
 80034d4:	5802541c 	.word	0x5802541c
 80034d8:	58025430 	.word	0x58025430
 80034dc:	58025444 	.word	0x58025444
 80034e0:	58025458 	.word	0x58025458
 80034e4:	5802546c 	.word	0x5802546c
 80034e8:	58025480 	.word	0x58025480
 80034ec:	58025494 	.word	0x58025494
 80034f0:	2300      	movs	r3, #0
 80034f2:	2b00      	cmp	r3, #0
 80034f4:	d028      	beq.n	8003548 <HAL_DMA_Abort_IT+0x460>
      {
        /* disable the DMAMUX sync overrun IT */
        hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80034fa:	681a      	ldr	r2, [r3, #0]
 80034fc:	687b      	ldr	r3, [r7, #4]
 80034fe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003500:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003504:	601a      	str	r2, [r3, #0]

        /* Clear all flags */
        regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003506:	687b      	ldr	r3, [r7, #4]
 8003508:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800350a:	60fb      	str	r3, [r7, #12]
        regs_bdma->IFCR = ((BDMA_IFCR_CGIF0) << (hdma->StreamIndex & 0x1FU));
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003510:	f003 031f 	and.w	r3, r3, #31
 8003514:	2201      	movs	r2, #1
 8003516:	409a      	lsls	r2, r3
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	605a      	str	r2, [r3, #4]

        /* Clear the DMAMUX synchro overrun flag */
        hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003520:	687a      	ldr	r2, [r7, #4]
 8003522:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 8003524:	605a      	str	r2, [r3, #4]

        if(hdma->DMAmuxRequestGen != 0U)
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800352a:	2b00      	cmp	r3, #0
 800352c:	d00c      	beq.n	8003548 <HAL_DMA_Abort_IT+0x460>
        {
          /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
          /* disable the request gen overrun IT */
          hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800352e:	687b      	ldr	r3, [r7, #4]
 8003530:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003532:	681a      	ldr	r2, [r3, #0]
 8003534:	687b      	ldr	r3, [r7, #4]
 8003536:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003538:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800353c:	601a      	str	r2, [r3, #0]

          /* Clear the DMAMUX request generator overrun flag */
          hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800353e:	687b      	ldr	r3, [r7, #4]
 8003540:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003542:	687a      	ldr	r2, [r7, #4]
 8003544:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 8003546:	605a      	str	r2, [r3, #4]
        }
      }

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003548:	687b      	ldr	r3, [r7, #4]
 800354a:	2201      	movs	r2, #1
 800354c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003550:	687b      	ldr	r3, [r7, #4]
 8003552:	2200      	movs	r2, #0
 8003554:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      /* Call User Abort callback */
      if(hdma->XferAbortCallback != NULL)
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800355c:	2b00      	cmp	r3, #0
 800355e:	d003      	beq.n	8003568 <HAL_DMA_Abort_IT+0x480>
      {
        hdma->XferAbortCallback(hdma);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003564:	6878      	ldr	r0, [r7, #4]
 8003566:	4798      	blx	r3
      }
    }
  }

  return HAL_OK;
 8003568:	2300      	movs	r3, #0
}
 800356a:	4618      	mov	r0, r3
 800356c:	3710      	adds	r7, #16
 800356e:	46bd      	mov	sp, r7
 8003570:	bd80      	pop	{r7, pc}
 8003572:	bf00      	nop

08003574 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003574:	b580      	push	{r7, lr}
 8003576:	b08a      	sub	sp, #40	@ 0x28
 8003578:	af00      	add	r7, sp, #0
 800357a:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr_dma, tmpisr_bdma;
  uint32_t ccr_reg;
  __IO uint32_t count = 0U;
 800357c:	2300      	movs	r3, #0
 800357e:	60fb      	str	r3, [r7, #12]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003580:	4b67      	ldr	r3, [pc, #412]	@ (8003720 <HAL_DMA_IRQHandler+0x1ac>)
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	4a67      	ldr	r2, [pc, #412]	@ (8003724 <HAL_DMA_IRQHandler+0x1b0>)
 8003586:	fba2 2303 	umull	r2, r3, r2, r3
 800358a:	0a9b      	lsrs	r3, r3, #10
 800358c:	627b      	str	r3, [r7, #36]	@ 0x24

  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003592:	623b      	str	r3, [r7, #32]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003598:	61fb      	str	r3, [r7, #28]

  tmpisr_dma  = regs_dma->ISR;
 800359a:	6a3b      	ldr	r3, [r7, #32]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	61bb      	str	r3, [r7, #24]
  tmpisr_bdma = regs_bdma->ISR;
 80035a0:	69fb      	ldr	r3, [r7, #28]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	617b      	str	r3, [r7, #20]

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U)  /* DMA1 or DMA2 instance */
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	681b      	ldr	r3, [r3, #0]
 80035aa:	4a5f      	ldr	r2, [pc, #380]	@ (8003728 <HAL_DMA_IRQHandler+0x1b4>)
 80035ac:	4293      	cmp	r3, r2
 80035ae:	d04a      	beq.n	8003646 <HAL_DMA_IRQHandler+0xd2>
 80035b0:	687b      	ldr	r3, [r7, #4]
 80035b2:	681b      	ldr	r3, [r3, #0]
 80035b4:	4a5d      	ldr	r2, [pc, #372]	@ (800372c <HAL_DMA_IRQHandler+0x1b8>)
 80035b6:	4293      	cmp	r3, r2
 80035b8:	d045      	beq.n	8003646 <HAL_DMA_IRQHandler+0xd2>
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	4a5c      	ldr	r2, [pc, #368]	@ (8003730 <HAL_DMA_IRQHandler+0x1bc>)
 80035c0:	4293      	cmp	r3, r2
 80035c2:	d040      	beq.n	8003646 <HAL_DMA_IRQHandler+0xd2>
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	4a5a      	ldr	r2, [pc, #360]	@ (8003734 <HAL_DMA_IRQHandler+0x1c0>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d03b      	beq.n	8003646 <HAL_DMA_IRQHandler+0xd2>
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	681b      	ldr	r3, [r3, #0]
 80035d2:	4a59      	ldr	r2, [pc, #356]	@ (8003738 <HAL_DMA_IRQHandler+0x1c4>)
 80035d4:	4293      	cmp	r3, r2
 80035d6:	d036      	beq.n	8003646 <HAL_DMA_IRQHandler+0xd2>
 80035d8:	687b      	ldr	r3, [r7, #4]
 80035da:	681b      	ldr	r3, [r3, #0]
 80035dc:	4a57      	ldr	r2, [pc, #348]	@ (800373c <HAL_DMA_IRQHandler+0x1c8>)
 80035de:	4293      	cmp	r3, r2
 80035e0:	d031      	beq.n	8003646 <HAL_DMA_IRQHandler+0xd2>
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	681b      	ldr	r3, [r3, #0]
 80035e6:	4a56      	ldr	r2, [pc, #344]	@ (8003740 <HAL_DMA_IRQHandler+0x1cc>)
 80035e8:	4293      	cmp	r3, r2
 80035ea:	d02c      	beq.n	8003646 <HAL_DMA_IRQHandler+0xd2>
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	681b      	ldr	r3, [r3, #0]
 80035f0:	4a54      	ldr	r2, [pc, #336]	@ (8003744 <HAL_DMA_IRQHandler+0x1d0>)
 80035f2:	4293      	cmp	r3, r2
 80035f4:	d027      	beq.n	8003646 <HAL_DMA_IRQHandler+0xd2>
 80035f6:	687b      	ldr	r3, [r7, #4]
 80035f8:	681b      	ldr	r3, [r3, #0]
 80035fa:	4a53      	ldr	r2, [pc, #332]	@ (8003748 <HAL_DMA_IRQHandler+0x1d4>)
 80035fc:	4293      	cmp	r3, r2
 80035fe:	d022      	beq.n	8003646 <HAL_DMA_IRQHandler+0xd2>
 8003600:	687b      	ldr	r3, [r7, #4]
 8003602:	681b      	ldr	r3, [r3, #0]
 8003604:	4a51      	ldr	r2, [pc, #324]	@ (800374c <HAL_DMA_IRQHandler+0x1d8>)
 8003606:	4293      	cmp	r3, r2
 8003608:	d01d      	beq.n	8003646 <HAL_DMA_IRQHandler+0xd2>
 800360a:	687b      	ldr	r3, [r7, #4]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	4a50      	ldr	r2, [pc, #320]	@ (8003750 <HAL_DMA_IRQHandler+0x1dc>)
 8003610:	4293      	cmp	r3, r2
 8003612:	d018      	beq.n	8003646 <HAL_DMA_IRQHandler+0xd2>
 8003614:	687b      	ldr	r3, [r7, #4]
 8003616:	681b      	ldr	r3, [r3, #0]
 8003618:	4a4e      	ldr	r2, [pc, #312]	@ (8003754 <HAL_DMA_IRQHandler+0x1e0>)
 800361a:	4293      	cmp	r3, r2
 800361c:	d013      	beq.n	8003646 <HAL_DMA_IRQHandler+0xd2>
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	4a4d      	ldr	r2, [pc, #308]	@ (8003758 <HAL_DMA_IRQHandler+0x1e4>)
 8003624:	4293      	cmp	r3, r2
 8003626:	d00e      	beq.n	8003646 <HAL_DMA_IRQHandler+0xd2>
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	4a4b      	ldr	r2, [pc, #300]	@ (800375c <HAL_DMA_IRQHandler+0x1e8>)
 800362e:	4293      	cmp	r3, r2
 8003630:	d009      	beq.n	8003646 <HAL_DMA_IRQHandler+0xd2>
 8003632:	687b      	ldr	r3, [r7, #4]
 8003634:	681b      	ldr	r3, [r3, #0]
 8003636:	4a4a      	ldr	r2, [pc, #296]	@ (8003760 <HAL_DMA_IRQHandler+0x1ec>)
 8003638:	4293      	cmp	r3, r2
 800363a:	d004      	beq.n	8003646 <HAL_DMA_IRQHandler+0xd2>
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	681b      	ldr	r3, [r3, #0]
 8003640:	4a48      	ldr	r2, [pc, #288]	@ (8003764 <HAL_DMA_IRQHandler+0x1f0>)
 8003642:	4293      	cmp	r3, r2
 8003644:	d101      	bne.n	800364a <HAL_DMA_IRQHandler+0xd6>
 8003646:	2301      	movs	r3, #1
 8003648:	e000      	b.n	800364c <HAL_DMA_IRQHandler+0xd8>
 800364a:	2300      	movs	r3, #0
 800364c:	2b00      	cmp	r3, #0
 800364e:	f000 842b 	beq.w	8003ea8 <HAL_DMA_IRQHandler+0x934>
  {
    /* Transfer Error Interrupt management ***************************************/
    if ((tmpisr_dma & (DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003656:	f003 031f 	and.w	r3, r3, #31
 800365a:	2208      	movs	r2, #8
 800365c:	409a      	lsls	r2, r3
 800365e:	69bb      	ldr	r3, [r7, #24]
 8003660:	4013      	ands	r3, r2
 8003662:	2b00      	cmp	r3, #0
 8003664:	f000 80a2 	beq.w	80037ac <HAL_DMA_IRQHandler+0x238>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != 0U)
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	681b      	ldr	r3, [r3, #0]
 800366c:	4a2e      	ldr	r2, [pc, #184]	@ (8003728 <HAL_DMA_IRQHandler+0x1b4>)
 800366e:	4293      	cmp	r3, r2
 8003670:	d04a      	beq.n	8003708 <HAL_DMA_IRQHandler+0x194>
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	681b      	ldr	r3, [r3, #0]
 8003676:	4a2d      	ldr	r2, [pc, #180]	@ (800372c <HAL_DMA_IRQHandler+0x1b8>)
 8003678:	4293      	cmp	r3, r2
 800367a:	d045      	beq.n	8003708 <HAL_DMA_IRQHandler+0x194>
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	681b      	ldr	r3, [r3, #0]
 8003680:	4a2b      	ldr	r2, [pc, #172]	@ (8003730 <HAL_DMA_IRQHandler+0x1bc>)
 8003682:	4293      	cmp	r3, r2
 8003684:	d040      	beq.n	8003708 <HAL_DMA_IRQHandler+0x194>
 8003686:	687b      	ldr	r3, [r7, #4]
 8003688:	681b      	ldr	r3, [r3, #0]
 800368a:	4a2a      	ldr	r2, [pc, #168]	@ (8003734 <HAL_DMA_IRQHandler+0x1c0>)
 800368c:	4293      	cmp	r3, r2
 800368e:	d03b      	beq.n	8003708 <HAL_DMA_IRQHandler+0x194>
 8003690:	687b      	ldr	r3, [r7, #4]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	4a28      	ldr	r2, [pc, #160]	@ (8003738 <HAL_DMA_IRQHandler+0x1c4>)
 8003696:	4293      	cmp	r3, r2
 8003698:	d036      	beq.n	8003708 <HAL_DMA_IRQHandler+0x194>
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	4a27      	ldr	r2, [pc, #156]	@ (800373c <HAL_DMA_IRQHandler+0x1c8>)
 80036a0:	4293      	cmp	r3, r2
 80036a2:	d031      	beq.n	8003708 <HAL_DMA_IRQHandler+0x194>
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	4a25      	ldr	r2, [pc, #148]	@ (8003740 <HAL_DMA_IRQHandler+0x1cc>)
 80036aa:	4293      	cmp	r3, r2
 80036ac:	d02c      	beq.n	8003708 <HAL_DMA_IRQHandler+0x194>
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	4a24      	ldr	r2, [pc, #144]	@ (8003744 <HAL_DMA_IRQHandler+0x1d0>)
 80036b4:	4293      	cmp	r3, r2
 80036b6:	d027      	beq.n	8003708 <HAL_DMA_IRQHandler+0x194>
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	4a22      	ldr	r2, [pc, #136]	@ (8003748 <HAL_DMA_IRQHandler+0x1d4>)
 80036be:	4293      	cmp	r3, r2
 80036c0:	d022      	beq.n	8003708 <HAL_DMA_IRQHandler+0x194>
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	4a21      	ldr	r2, [pc, #132]	@ (800374c <HAL_DMA_IRQHandler+0x1d8>)
 80036c8:	4293      	cmp	r3, r2
 80036ca:	d01d      	beq.n	8003708 <HAL_DMA_IRQHandler+0x194>
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a1f      	ldr	r2, [pc, #124]	@ (8003750 <HAL_DMA_IRQHandler+0x1dc>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d018      	beq.n	8003708 <HAL_DMA_IRQHandler+0x194>
 80036d6:	687b      	ldr	r3, [r7, #4]
 80036d8:	681b      	ldr	r3, [r3, #0]
 80036da:	4a1e      	ldr	r2, [pc, #120]	@ (8003754 <HAL_DMA_IRQHandler+0x1e0>)
 80036dc:	4293      	cmp	r3, r2
 80036de:	d013      	beq.n	8003708 <HAL_DMA_IRQHandler+0x194>
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	681b      	ldr	r3, [r3, #0]
 80036e4:	4a1c      	ldr	r2, [pc, #112]	@ (8003758 <HAL_DMA_IRQHandler+0x1e4>)
 80036e6:	4293      	cmp	r3, r2
 80036e8:	d00e      	beq.n	8003708 <HAL_DMA_IRQHandler+0x194>
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	4a1b      	ldr	r2, [pc, #108]	@ (800375c <HAL_DMA_IRQHandler+0x1e8>)
 80036f0:	4293      	cmp	r3, r2
 80036f2:	d009      	beq.n	8003708 <HAL_DMA_IRQHandler+0x194>
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	681b      	ldr	r3, [r3, #0]
 80036f8:	4a19      	ldr	r2, [pc, #100]	@ (8003760 <HAL_DMA_IRQHandler+0x1ec>)
 80036fa:	4293      	cmp	r3, r2
 80036fc:	d004      	beq.n	8003708 <HAL_DMA_IRQHandler+0x194>
 80036fe:	687b      	ldr	r3, [r7, #4]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	4a18      	ldr	r2, [pc, #96]	@ (8003764 <HAL_DMA_IRQHandler+0x1f0>)
 8003704:	4293      	cmp	r3, r2
 8003706:	d12f      	bne.n	8003768 <HAL_DMA_IRQHandler+0x1f4>
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	681b      	ldr	r3, [r3, #0]
 800370c:	681b      	ldr	r3, [r3, #0]
 800370e:	f003 0304 	and.w	r3, r3, #4
 8003712:	2b00      	cmp	r3, #0
 8003714:	bf14      	ite	ne
 8003716:	2301      	movne	r3, #1
 8003718:	2300      	moveq	r3, #0
 800371a:	b2db      	uxtb	r3, r3
 800371c:	e02e      	b.n	800377c <HAL_DMA_IRQHandler+0x208>
 800371e:	bf00      	nop
 8003720:	24000000 	.word	0x24000000
 8003724:	1b4e81b5 	.word	0x1b4e81b5
 8003728:	40020010 	.word	0x40020010
 800372c:	40020028 	.word	0x40020028
 8003730:	40020040 	.word	0x40020040
 8003734:	40020058 	.word	0x40020058
 8003738:	40020070 	.word	0x40020070
 800373c:	40020088 	.word	0x40020088
 8003740:	400200a0 	.word	0x400200a0
 8003744:	400200b8 	.word	0x400200b8
 8003748:	40020410 	.word	0x40020410
 800374c:	40020428 	.word	0x40020428
 8003750:	40020440 	.word	0x40020440
 8003754:	40020458 	.word	0x40020458
 8003758:	40020470 	.word	0x40020470
 800375c:	40020488 	.word	0x40020488
 8003760:	400204a0 	.word	0x400204a0
 8003764:	400204b8 	.word	0x400204b8
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f003 0308 	and.w	r3, r3, #8
 8003772:	2b00      	cmp	r3, #0
 8003774:	bf14      	ite	ne
 8003776:	2301      	movne	r3, #1
 8003778:	2300      	moveq	r3, #0
 800377a:	b2db      	uxtb	r3, r3
 800377c:	2b00      	cmp	r3, #0
 800377e:	d015      	beq.n	80037ac <HAL_DMA_IRQHandler+0x238>
      {
        /* Disable the transfer error interrupt */
        ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TE);
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	681a      	ldr	r2, [r3, #0]
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	f022 0204 	bic.w	r2, r2, #4
 800378e:	601a      	str	r2, [r3, #0]

        /* Clear the transfer error flag */
        regs_dma->IFCR = DMA_FLAG_TEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003794:	f003 031f 	and.w	r3, r3, #31
 8003798:	2208      	movs	r2, #8
 800379a:	409a      	lsls	r2, r3
 800379c:	6a3b      	ldr	r3, [r7, #32]
 800379e:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80037a4:	f043 0201 	orr.w	r2, r3, #1
 80037a8:	687b      	ldr	r3, [r7, #4]
 80037aa:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* FIFO Error Interrupt management ******************************************/
    if ((tmpisr_dma & (DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80037b0:	f003 031f 	and.w	r3, r3, #31
 80037b4:	69ba      	ldr	r2, [r7, #24]
 80037b6:	fa22 f303 	lsr.w	r3, r2, r3
 80037ba:	f003 0301 	and.w	r3, r3, #1
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d06e      	beq.n	80038a0 <HAL_DMA_IRQHandler+0x32c>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != 0U)
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	4a69      	ldr	r2, [pc, #420]	@ (800396c <HAL_DMA_IRQHandler+0x3f8>)
 80037c8:	4293      	cmp	r3, r2
 80037ca:	d04a      	beq.n	8003862 <HAL_DMA_IRQHandler+0x2ee>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	4a67      	ldr	r2, [pc, #412]	@ (8003970 <HAL_DMA_IRQHandler+0x3fc>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d045      	beq.n	8003862 <HAL_DMA_IRQHandler+0x2ee>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	4a66      	ldr	r2, [pc, #408]	@ (8003974 <HAL_DMA_IRQHandler+0x400>)
 80037dc:	4293      	cmp	r3, r2
 80037de:	d040      	beq.n	8003862 <HAL_DMA_IRQHandler+0x2ee>
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	4a64      	ldr	r2, [pc, #400]	@ (8003978 <HAL_DMA_IRQHandler+0x404>)
 80037e6:	4293      	cmp	r3, r2
 80037e8:	d03b      	beq.n	8003862 <HAL_DMA_IRQHandler+0x2ee>
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	4a63      	ldr	r2, [pc, #396]	@ (800397c <HAL_DMA_IRQHandler+0x408>)
 80037f0:	4293      	cmp	r3, r2
 80037f2:	d036      	beq.n	8003862 <HAL_DMA_IRQHandler+0x2ee>
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	4a61      	ldr	r2, [pc, #388]	@ (8003980 <HAL_DMA_IRQHandler+0x40c>)
 80037fa:	4293      	cmp	r3, r2
 80037fc:	d031      	beq.n	8003862 <HAL_DMA_IRQHandler+0x2ee>
 80037fe:	687b      	ldr	r3, [r7, #4]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	4a60      	ldr	r2, [pc, #384]	@ (8003984 <HAL_DMA_IRQHandler+0x410>)
 8003804:	4293      	cmp	r3, r2
 8003806:	d02c      	beq.n	8003862 <HAL_DMA_IRQHandler+0x2ee>
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	4a5e      	ldr	r2, [pc, #376]	@ (8003988 <HAL_DMA_IRQHandler+0x414>)
 800380e:	4293      	cmp	r3, r2
 8003810:	d027      	beq.n	8003862 <HAL_DMA_IRQHandler+0x2ee>
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	4a5d      	ldr	r2, [pc, #372]	@ (800398c <HAL_DMA_IRQHandler+0x418>)
 8003818:	4293      	cmp	r3, r2
 800381a:	d022      	beq.n	8003862 <HAL_DMA_IRQHandler+0x2ee>
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	4a5b      	ldr	r2, [pc, #364]	@ (8003990 <HAL_DMA_IRQHandler+0x41c>)
 8003822:	4293      	cmp	r3, r2
 8003824:	d01d      	beq.n	8003862 <HAL_DMA_IRQHandler+0x2ee>
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a5a      	ldr	r2, [pc, #360]	@ (8003994 <HAL_DMA_IRQHandler+0x420>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d018      	beq.n	8003862 <HAL_DMA_IRQHandler+0x2ee>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	4a58      	ldr	r2, [pc, #352]	@ (8003998 <HAL_DMA_IRQHandler+0x424>)
 8003836:	4293      	cmp	r3, r2
 8003838:	d013      	beq.n	8003862 <HAL_DMA_IRQHandler+0x2ee>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a57      	ldr	r2, [pc, #348]	@ (800399c <HAL_DMA_IRQHandler+0x428>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d00e      	beq.n	8003862 <HAL_DMA_IRQHandler+0x2ee>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a55      	ldr	r2, [pc, #340]	@ (80039a0 <HAL_DMA_IRQHandler+0x42c>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d009      	beq.n	8003862 <HAL_DMA_IRQHandler+0x2ee>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a54      	ldr	r2, [pc, #336]	@ (80039a4 <HAL_DMA_IRQHandler+0x430>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d004      	beq.n	8003862 <HAL_DMA_IRQHandler+0x2ee>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a52      	ldr	r2, [pc, #328]	@ (80039a8 <HAL_DMA_IRQHandler+0x434>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d10a      	bne.n	8003878 <HAL_DMA_IRQHandler+0x304>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	695b      	ldr	r3, [r3, #20]
 8003868:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800386c:	2b00      	cmp	r3, #0
 800386e:	bf14      	ite	ne
 8003870:	2301      	movne	r3, #1
 8003872:	2300      	moveq	r3, #0
 8003874:	b2db      	uxtb	r3, r3
 8003876:	e003      	b.n	8003880 <HAL_DMA_IRQHandler+0x30c>
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	681b      	ldr	r3, [r3, #0]
 800387c:	681b      	ldr	r3, [r3, #0]
 800387e:	2300      	movs	r3, #0
 8003880:	2b00      	cmp	r3, #0
 8003882:	d00d      	beq.n	80038a0 <HAL_DMA_IRQHandler+0x32c>
      {
        /* Clear the FIFO error flag */
        regs_dma->IFCR = DMA_FLAG_FEIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003884:	687b      	ldr	r3, [r7, #4]
 8003886:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003888:	f003 031f 	and.w	r3, r3, #31
 800388c:	2201      	movs	r2, #1
 800388e:	409a      	lsls	r2, r3
 8003890:	6a3b      	ldr	r3, [r7, #32]
 8003892:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003898:	f043 0202 	orr.w	r2, r3, #2
 800389c:	687b      	ldr	r3, [r7, #4]
 800389e:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Direct Mode Error Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038a4:	f003 031f 	and.w	r3, r3, #31
 80038a8:	2204      	movs	r2, #4
 80038aa:	409a      	lsls	r2, r3
 80038ac:	69bb      	ldr	r3, [r7, #24]
 80038ae:	4013      	ands	r3, r2
 80038b0:	2b00      	cmp	r3, #0
 80038b2:	f000 808f 	beq.w	80039d4 <HAL_DMA_IRQHandler+0x460>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != 0U)
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	4a2c      	ldr	r2, [pc, #176]	@ (800396c <HAL_DMA_IRQHandler+0x3f8>)
 80038bc:	4293      	cmp	r3, r2
 80038be:	d04a      	beq.n	8003956 <HAL_DMA_IRQHandler+0x3e2>
 80038c0:	687b      	ldr	r3, [r7, #4]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	4a2a      	ldr	r2, [pc, #168]	@ (8003970 <HAL_DMA_IRQHandler+0x3fc>)
 80038c6:	4293      	cmp	r3, r2
 80038c8:	d045      	beq.n	8003956 <HAL_DMA_IRQHandler+0x3e2>
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	4a29      	ldr	r2, [pc, #164]	@ (8003974 <HAL_DMA_IRQHandler+0x400>)
 80038d0:	4293      	cmp	r3, r2
 80038d2:	d040      	beq.n	8003956 <HAL_DMA_IRQHandler+0x3e2>
 80038d4:	687b      	ldr	r3, [r7, #4]
 80038d6:	681b      	ldr	r3, [r3, #0]
 80038d8:	4a27      	ldr	r2, [pc, #156]	@ (8003978 <HAL_DMA_IRQHandler+0x404>)
 80038da:	4293      	cmp	r3, r2
 80038dc:	d03b      	beq.n	8003956 <HAL_DMA_IRQHandler+0x3e2>
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	681b      	ldr	r3, [r3, #0]
 80038e2:	4a26      	ldr	r2, [pc, #152]	@ (800397c <HAL_DMA_IRQHandler+0x408>)
 80038e4:	4293      	cmp	r3, r2
 80038e6:	d036      	beq.n	8003956 <HAL_DMA_IRQHandler+0x3e2>
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a24      	ldr	r2, [pc, #144]	@ (8003980 <HAL_DMA_IRQHandler+0x40c>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d031      	beq.n	8003956 <HAL_DMA_IRQHandler+0x3e2>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a23      	ldr	r2, [pc, #140]	@ (8003984 <HAL_DMA_IRQHandler+0x410>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d02c      	beq.n	8003956 <HAL_DMA_IRQHandler+0x3e2>
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4a21      	ldr	r2, [pc, #132]	@ (8003988 <HAL_DMA_IRQHandler+0x414>)
 8003902:	4293      	cmp	r3, r2
 8003904:	d027      	beq.n	8003956 <HAL_DMA_IRQHandler+0x3e2>
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	4a20      	ldr	r2, [pc, #128]	@ (800398c <HAL_DMA_IRQHandler+0x418>)
 800390c:	4293      	cmp	r3, r2
 800390e:	d022      	beq.n	8003956 <HAL_DMA_IRQHandler+0x3e2>
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	4a1e      	ldr	r2, [pc, #120]	@ (8003990 <HAL_DMA_IRQHandler+0x41c>)
 8003916:	4293      	cmp	r3, r2
 8003918:	d01d      	beq.n	8003956 <HAL_DMA_IRQHandler+0x3e2>
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	681b      	ldr	r3, [r3, #0]
 800391e:	4a1d      	ldr	r2, [pc, #116]	@ (8003994 <HAL_DMA_IRQHandler+0x420>)
 8003920:	4293      	cmp	r3, r2
 8003922:	d018      	beq.n	8003956 <HAL_DMA_IRQHandler+0x3e2>
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	4a1b      	ldr	r2, [pc, #108]	@ (8003998 <HAL_DMA_IRQHandler+0x424>)
 800392a:	4293      	cmp	r3, r2
 800392c:	d013      	beq.n	8003956 <HAL_DMA_IRQHandler+0x3e2>
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	681b      	ldr	r3, [r3, #0]
 8003932:	4a1a      	ldr	r2, [pc, #104]	@ (800399c <HAL_DMA_IRQHandler+0x428>)
 8003934:	4293      	cmp	r3, r2
 8003936:	d00e      	beq.n	8003956 <HAL_DMA_IRQHandler+0x3e2>
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	4a18      	ldr	r2, [pc, #96]	@ (80039a0 <HAL_DMA_IRQHandler+0x42c>)
 800393e:	4293      	cmp	r3, r2
 8003940:	d009      	beq.n	8003956 <HAL_DMA_IRQHandler+0x3e2>
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	4a17      	ldr	r2, [pc, #92]	@ (80039a4 <HAL_DMA_IRQHandler+0x430>)
 8003948:	4293      	cmp	r3, r2
 800394a:	d004      	beq.n	8003956 <HAL_DMA_IRQHandler+0x3e2>
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	4a15      	ldr	r2, [pc, #84]	@ (80039a8 <HAL_DMA_IRQHandler+0x434>)
 8003952:	4293      	cmp	r3, r2
 8003954:	d12a      	bne.n	80039ac <HAL_DMA_IRQHandler+0x438>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681b      	ldr	r3, [r3, #0]
 800395c:	f003 0302 	and.w	r3, r3, #2
 8003960:	2b00      	cmp	r3, #0
 8003962:	bf14      	ite	ne
 8003964:	2301      	movne	r3, #1
 8003966:	2300      	moveq	r3, #0
 8003968:	b2db      	uxtb	r3, r3
 800396a:	e023      	b.n	80039b4 <HAL_DMA_IRQHandler+0x440>
 800396c:	40020010 	.word	0x40020010
 8003970:	40020028 	.word	0x40020028
 8003974:	40020040 	.word	0x40020040
 8003978:	40020058 	.word	0x40020058
 800397c:	40020070 	.word	0x40020070
 8003980:	40020088 	.word	0x40020088
 8003984:	400200a0 	.word	0x400200a0
 8003988:	400200b8 	.word	0x400200b8
 800398c:	40020410 	.word	0x40020410
 8003990:	40020428 	.word	0x40020428
 8003994:	40020440 	.word	0x40020440
 8003998:	40020458 	.word	0x40020458
 800399c:	40020470 	.word	0x40020470
 80039a0:	40020488 	.word	0x40020488
 80039a4:	400204a0 	.word	0x400204a0
 80039a8:	400204b8 	.word	0x400204b8
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	681b      	ldr	r3, [r3, #0]
 80039b2:	2300      	movs	r3, #0
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	d00d      	beq.n	80039d4 <HAL_DMA_IRQHandler+0x460>
      {
        /* Clear the direct mode error flag */
        regs_dma->IFCR = DMA_FLAG_DMEIF0_4 << (hdma->StreamIndex & 0x1FU);
 80039b8:	687b      	ldr	r3, [r7, #4]
 80039ba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039bc:	f003 031f 	and.w	r3, r3, #31
 80039c0:	2204      	movs	r2, #4
 80039c2:	409a      	lsls	r2, r3
 80039c4:	6a3b      	ldr	r3, [r7, #32]
 80039c6:	609a      	str	r2, [r3, #8]

        /* Update error code */
        hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80039cc:	f043 0204 	orr.w	r2, r3, #4
 80039d0:	687b      	ldr	r3, [r7, #4]
 80039d2:	655a      	str	r2, [r3, #84]	@ 0x54
      }
    }
    /* Half Transfer Complete Interrupt management ******************************/
    if ((tmpisr_dma & (DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039d8:	f003 031f 	and.w	r3, r3, #31
 80039dc:	2210      	movs	r2, #16
 80039de:	409a      	lsls	r2, r3
 80039e0:	69bb      	ldr	r3, [r7, #24]
 80039e2:	4013      	ands	r3, r2
 80039e4:	2b00      	cmp	r3, #0
 80039e6:	f000 80a6 	beq.w	8003b36 <HAL_DMA_IRQHandler+0x5c2>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != 0U)
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	4a85      	ldr	r2, [pc, #532]	@ (8003c04 <HAL_DMA_IRQHandler+0x690>)
 80039f0:	4293      	cmp	r3, r2
 80039f2:	d04a      	beq.n	8003a8a <HAL_DMA_IRQHandler+0x516>
 80039f4:	687b      	ldr	r3, [r7, #4]
 80039f6:	681b      	ldr	r3, [r3, #0]
 80039f8:	4a83      	ldr	r2, [pc, #524]	@ (8003c08 <HAL_DMA_IRQHandler+0x694>)
 80039fa:	4293      	cmp	r3, r2
 80039fc:	d045      	beq.n	8003a8a <HAL_DMA_IRQHandler+0x516>
 80039fe:	687b      	ldr	r3, [r7, #4]
 8003a00:	681b      	ldr	r3, [r3, #0]
 8003a02:	4a82      	ldr	r2, [pc, #520]	@ (8003c0c <HAL_DMA_IRQHandler+0x698>)
 8003a04:	4293      	cmp	r3, r2
 8003a06:	d040      	beq.n	8003a8a <HAL_DMA_IRQHandler+0x516>
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	4a80      	ldr	r2, [pc, #512]	@ (8003c10 <HAL_DMA_IRQHandler+0x69c>)
 8003a0e:	4293      	cmp	r3, r2
 8003a10:	d03b      	beq.n	8003a8a <HAL_DMA_IRQHandler+0x516>
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a7f      	ldr	r2, [pc, #508]	@ (8003c14 <HAL_DMA_IRQHandler+0x6a0>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	d036      	beq.n	8003a8a <HAL_DMA_IRQHandler+0x516>
 8003a1c:	687b      	ldr	r3, [r7, #4]
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a7d      	ldr	r2, [pc, #500]	@ (8003c18 <HAL_DMA_IRQHandler+0x6a4>)
 8003a22:	4293      	cmp	r3, r2
 8003a24:	d031      	beq.n	8003a8a <HAL_DMA_IRQHandler+0x516>
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	681b      	ldr	r3, [r3, #0]
 8003a2a:	4a7c      	ldr	r2, [pc, #496]	@ (8003c1c <HAL_DMA_IRQHandler+0x6a8>)
 8003a2c:	4293      	cmp	r3, r2
 8003a2e:	d02c      	beq.n	8003a8a <HAL_DMA_IRQHandler+0x516>
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	681b      	ldr	r3, [r3, #0]
 8003a34:	4a7a      	ldr	r2, [pc, #488]	@ (8003c20 <HAL_DMA_IRQHandler+0x6ac>)
 8003a36:	4293      	cmp	r3, r2
 8003a38:	d027      	beq.n	8003a8a <HAL_DMA_IRQHandler+0x516>
 8003a3a:	687b      	ldr	r3, [r7, #4]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	4a79      	ldr	r2, [pc, #484]	@ (8003c24 <HAL_DMA_IRQHandler+0x6b0>)
 8003a40:	4293      	cmp	r3, r2
 8003a42:	d022      	beq.n	8003a8a <HAL_DMA_IRQHandler+0x516>
 8003a44:	687b      	ldr	r3, [r7, #4]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	4a77      	ldr	r2, [pc, #476]	@ (8003c28 <HAL_DMA_IRQHandler+0x6b4>)
 8003a4a:	4293      	cmp	r3, r2
 8003a4c:	d01d      	beq.n	8003a8a <HAL_DMA_IRQHandler+0x516>
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	4a76      	ldr	r2, [pc, #472]	@ (8003c2c <HAL_DMA_IRQHandler+0x6b8>)
 8003a54:	4293      	cmp	r3, r2
 8003a56:	d018      	beq.n	8003a8a <HAL_DMA_IRQHandler+0x516>
 8003a58:	687b      	ldr	r3, [r7, #4]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	4a74      	ldr	r2, [pc, #464]	@ (8003c30 <HAL_DMA_IRQHandler+0x6bc>)
 8003a5e:	4293      	cmp	r3, r2
 8003a60:	d013      	beq.n	8003a8a <HAL_DMA_IRQHandler+0x516>
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	681b      	ldr	r3, [r3, #0]
 8003a66:	4a73      	ldr	r2, [pc, #460]	@ (8003c34 <HAL_DMA_IRQHandler+0x6c0>)
 8003a68:	4293      	cmp	r3, r2
 8003a6a:	d00e      	beq.n	8003a8a <HAL_DMA_IRQHandler+0x516>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	681b      	ldr	r3, [r3, #0]
 8003a70:	4a71      	ldr	r2, [pc, #452]	@ (8003c38 <HAL_DMA_IRQHandler+0x6c4>)
 8003a72:	4293      	cmp	r3, r2
 8003a74:	d009      	beq.n	8003a8a <HAL_DMA_IRQHandler+0x516>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	681b      	ldr	r3, [r3, #0]
 8003a7a:	4a70      	ldr	r2, [pc, #448]	@ (8003c3c <HAL_DMA_IRQHandler+0x6c8>)
 8003a7c:	4293      	cmp	r3, r2
 8003a7e:	d004      	beq.n	8003a8a <HAL_DMA_IRQHandler+0x516>
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	4a6e      	ldr	r2, [pc, #440]	@ (8003c40 <HAL_DMA_IRQHandler+0x6cc>)
 8003a86:	4293      	cmp	r3, r2
 8003a88:	d10a      	bne.n	8003aa0 <HAL_DMA_IRQHandler+0x52c>
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f003 0308 	and.w	r3, r3, #8
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	bf14      	ite	ne
 8003a98:	2301      	movne	r3, #1
 8003a9a:	2300      	moveq	r3, #0
 8003a9c:	b2db      	uxtb	r3, r3
 8003a9e:	e009      	b.n	8003ab4 <HAL_DMA_IRQHandler+0x540>
 8003aa0:	687b      	ldr	r3, [r7, #4]
 8003aa2:	681b      	ldr	r3, [r3, #0]
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	f003 0304 	and.w	r3, r3, #4
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	bf14      	ite	ne
 8003aae:	2301      	movne	r3, #1
 8003ab0:	2300      	moveq	r3, #0
 8003ab2:	b2db      	uxtb	r3, r3
 8003ab4:	2b00      	cmp	r3, #0
 8003ab6:	d03e      	beq.n	8003b36 <HAL_DMA_IRQHandler+0x5c2>
      {
        /* Clear the half transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_HTIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003abc:	f003 031f 	and.w	r3, r3, #31
 8003ac0:	2210      	movs	r2, #16
 8003ac2:	409a      	lsls	r2, r3
 8003ac4:	6a3b      	ldr	r3, [r7, #32]
 8003ac6:	609a      	str	r2, [r3, #8]

        /* Multi_Buffering mode enabled */
        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d018      	beq.n	8003b08 <HAL_DMA_IRQHandler+0x594>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	681b      	ldr	r3, [r3, #0]
 8003adc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003ae0:	2b00      	cmp	r3, #0
 8003ae2:	d108      	bne.n	8003af6 <HAL_DMA_IRQHandler+0x582>
          {
            if(hdma->XferHalfCpltCallback != NULL)
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003ae8:	2b00      	cmp	r3, #0
 8003aea:	d024      	beq.n	8003b36 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferHalfCpltCallback(hdma);
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003af0:	6878      	ldr	r0, [r7, #4]
 8003af2:	4798      	blx	r3
 8003af4:	e01f      	b.n	8003b36 <HAL_DMA_IRQHandler+0x5c2>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferM1HalfCpltCallback != NULL)
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003afa:	2b00      	cmp	r3, #0
 8003afc:	d01b      	beq.n	8003b36 <HAL_DMA_IRQHandler+0x5c2>
            {
              /* Half transfer callback */
              hdma->XferM1HalfCpltCallback(hdma);
 8003afe:	687b      	ldr	r3, [r7, #4]
 8003b00:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003b02:	6878      	ldr	r0, [r7, #4]
 8003b04:	4798      	blx	r3
 8003b06:	e016      	b.n	8003b36 <HAL_DMA_IRQHandler+0x5c2>
          }
        }
        else
        {
          /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	681b      	ldr	r3, [r3, #0]
 8003b0e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003b12:	2b00      	cmp	r3, #0
 8003b14:	d107      	bne.n	8003b26 <HAL_DMA_IRQHandler+0x5b2>
          {
            /* Disable the half transfer interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	681b      	ldr	r3, [r3, #0]
 8003b1a:	681a      	ldr	r2, [r3, #0]
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	681b      	ldr	r3, [r3, #0]
 8003b20:	f022 0208 	bic.w	r2, r2, #8
 8003b24:	601a      	str	r2, [r3, #0]
          }

          if(hdma->XferHalfCpltCallback != NULL)
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d003      	beq.n	8003b36 <HAL_DMA_IRQHandler+0x5c2>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003b32:	6878      	ldr	r0, [r7, #4]
 8003b34:	4798      	blx	r3
          }
        }
      }
    }
    /* Transfer Complete Interrupt management ***********************************/
    if ((tmpisr_dma & (DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU))) != 0U)
 8003b36:	687b      	ldr	r3, [r7, #4]
 8003b38:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003b3a:	f003 031f 	and.w	r3, r3, #31
 8003b3e:	2220      	movs	r2, #32
 8003b40:	409a      	lsls	r2, r3
 8003b42:	69bb      	ldr	r3, [r7, #24]
 8003b44:	4013      	ands	r3, r2
 8003b46:	2b00      	cmp	r3, #0
 8003b48:	f000 8110 	beq.w	8003d6c <HAL_DMA_IRQHandler+0x7f8>
    {
      if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != 0U)
 8003b4c:	687b      	ldr	r3, [r7, #4]
 8003b4e:	681b      	ldr	r3, [r3, #0]
 8003b50:	4a2c      	ldr	r2, [pc, #176]	@ (8003c04 <HAL_DMA_IRQHandler+0x690>)
 8003b52:	4293      	cmp	r3, r2
 8003b54:	d04a      	beq.n	8003bec <HAL_DMA_IRQHandler+0x678>
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	4a2b      	ldr	r2, [pc, #172]	@ (8003c08 <HAL_DMA_IRQHandler+0x694>)
 8003b5c:	4293      	cmp	r3, r2
 8003b5e:	d045      	beq.n	8003bec <HAL_DMA_IRQHandler+0x678>
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	4a29      	ldr	r2, [pc, #164]	@ (8003c0c <HAL_DMA_IRQHandler+0x698>)
 8003b66:	4293      	cmp	r3, r2
 8003b68:	d040      	beq.n	8003bec <HAL_DMA_IRQHandler+0x678>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	4a28      	ldr	r2, [pc, #160]	@ (8003c10 <HAL_DMA_IRQHandler+0x69c>)
 8003b70:	4293      	cmp	r3, r2
 8003b72:	d03b      	beq.n	8003bec <HAL_DMA_IRQHandler+0x678>
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	4a26      	ldr	r2, [pc, #152]	@ (8003c14 <HAL_DMA_IRQHandler+0x6a0>)
 8003b7a:	4293      	cmp	r3, r2
 8003b7c:	d036      	beq.n	8003bec <HAL_DMA_IRQHandler+0x678>
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	4a25      	ldr	r2, [pc, #148]	@ (8003c18 <HAL_DMA_IRQHandler+0x6a4>)
 8003b84:	4293      	cmp	r3, r2
 8003b86:	d031      	beq.n	8003bec <HAL_DMA_IRQHandler+0x678>
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	4a23      	ldr	r2, [pc, #140]	@ (8003c1c <HAL_DMA_IRQHandler+0x6a8>)
 8003b8e:	4293      	cmp	r3, r2
 8003b90:	d02c      	beq.n	8003bec <HAL_DMA_IRQHandler+0x678>
 8003b92:	687b      	ldr	r3, [r7, #4]
 8003b94:	681b      	ldr	r3, [r3, #0]
 8003b96:	4a22      	ldr	r2, [pc, #136]	@ (8003c20 <HAL_DMA_IRQHandler+0x6ac>)
 8003b98:	4293      	cmp	r3, r2
 8003b9a:	d027      	beq.n	8003bec <HAL_DMA_IRQHandler+0x678>
 8003b9c:	687b      	ldr	r3, [r7, #4]
 8003b9e:	681b      	ldr	r3, [r3, #0]
 8003ba0:	4a20      	ldr	r2, [pc, #128]	@ (8003c24 <HAL_DMA_IRQHandler+0x6b0>)
 8003ba2:	4293      	cmp	r3, r2
 8003ba4:	d022      	beq.n	8003bec <HAL_DMA_IRQHandler+0x678>
 8003ba6:	687b      	ldr	r3, [r7, #4]
 8003ba8:	681b      	ldr	r3, [r3, #0]
 8003baa:	4a1f      	ldr	r2, [pc, #124]	@ (8003c28 <HAL_DMA_IRQHandler+0x6b4>)
 8003bac:	4293      	cmp	r3, r2
 8003bae:	d01d      	beq.n	8003bec <HAL_DMA_IRQHandler+0x678>
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	4a1d      	ldr	r2, [pc, #116]	@ (8003c2c <HAL_DMA_IRQHandler+0x6b8>)
 8003bb6:	4293      	cmp	r3, r2
 8003bb8:	d018      	beq.n	8003bec <HAL_DMA_IRQHandler+0x678>
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	4a1c      	ldr	r2, [pc, #112]	@ (8003c30 <HAL_DMA_IRQHandler+0x6bc>)
 8003bc0:	4293      	cmp	r3, r2
 8003bc2:	d013      	beq.n	8003bec <HAL_DMA_IRQHandler+0x678>
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4a1a      	ldr	r2, [pc, #104]	@ (8003c34 <HAL_DMA_IRQHandler+0x6c0>)
 8003bca:	4293      	cmp	r3, r2
 8003bcc:	d00e      	beq.n	8003bec <HAL_DMA_IRQHandler+0x678>
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	4a19      	ldr	r2, [pc, #100]	@ (8003c38 <HAL_DMA_IRQHandler+0x6c4>)
 8003bd4:	4293      	cmp	r3, r2
 8003bd6:	d009      	beq.n	8003bec <HAL_DMA_IRQHandler+0x678>
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	4a17      	ldr	r2, [pc, #92]	@ (8003c3c <HAL_DMA_IRQHandler+0x6c8>)
 8003bde:	4293      	cmp	r3, r2
 8003be0:	d004      	beq.n	8003bec <HAL_DMA_IRQHandler+0x678>
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	681b      	ldr	r3, [r3, #0]
 8003be6:	4a16      	ldr	r2, [pc, #88]	@ (8003c40 <HAL_DMA_IRQHandler+0x6cc>)
 8003be8:	4293      	cmp	r3, r2
 8003bea:	d12b      	bne.n	8003c44 <HAL_DMA_IRQHandler+0x6d0>
 8003bec:	687b      	ldr	r3, [r7, #4]
 8003bee:	681b      	ldr	r3, [r3, #0]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	f003 0310 	and.w	r3, r3, #16
 8003bf6:	2b00      	cmp	r3, #0
 8003bf8:	bf14      	ite	ne
 8003bfa:	2301      	movne	r3, #1
 8003bfc:	2300      	moveq	r3, #0
 8003bfe:	b2db      	uxtb	r3, r3
 8003c00:	e02a      	b.n	8003c58 <HAL_DMA_IRQHandler+0x6e4>
 8003c02:	bf00      	nop
 8003c04:	40020010 	.word	0x40020010
 8003c08:	40020028 	.word	0x40020028
 8003c0c:	40020040 	.word	0x40020040
 8003c10:	40020058 	.word	0x40020058
 8003c14:	40020070 	.word	0x40020070
 8003c18:	40020088 	.word	0x40020088
 8003c1c:	400200a0 	.word	0x400200a0
 8003c20:	400200b8 	.word	0x400200b8
 8003c24:	40020410 	.word	0x40020410
 8003c28:	40020428 	.word	0x40020428
 8003c2c:	40020440 	.word	0x40020440
 8003c30:	40020458 	.word	0x40020458
 8003c34:	40020470 	.word	0x40020470
 8003c38:	40020488 	.word	0x40020488
 8003c3c:	400204a0 	.word	0x400204a0
 8003c40:	400204b8 	.word	0x400204b8
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	681b      	ldr	r3, [r3, #0]
 8003c4a:	f003 0302 	and.w	r3, r3, #2
 8003c4e:	2b00      	cmp	r3, #0
 8003c50:	bf14      	ite	ne
 8003c52:	2301      	movne	r3, #1
 8003c54:	2300      	moveq	r3, #0
 8003c56:	b2db      	uxtb	r3, r3
 8003c58:	2b00      	cmp	r3, #0
 8003c5a:	f000 8087 	beq.w	8003d6c <HAL_DMA_IRQHandler+0x7f8>
      {
        /* Clear the transfer complete flag */
        regs_dma->IFCR = DMA_FLAG_TCIF0_4 << (hdma->StreamIndex & 0x1FU);
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003c62:	f003 031f 	and.w	r3, r3, #31
 8003c66:	2220      	movs	r2, #32
 8003c68:	409a      	lsls	r2, r3
 8003c6a:	6a3b      	ldr	r3, [r7, #32]
 8003c6c:	609a      	str	r2, [r3, #8]

        if(HAL_DMA_STATE_ABORT == hdma->State)
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003c74:	b2db      	uxtb	r3, r3
 8003c76:	2b04      	cmp	r3, #4
 8003c78:	d139      	bne.n	8003cee <HAL_DMA_IRQHandler+0x77a>
        {
          /* Disable all the transfer interrupts */
          ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003c7a:	687b      	ldr	r3, [r7, #4]
 8003c7c:	681b      	ldr	r3, [r3, #0]
 8003c7e:	681a      	ldr	r2, [r3, #0]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f022 0216 	bic.w	r2, r2, #22
 8003c88:	601a      	str	r2, [r3, #0]
          ((DMA_Stream_TypeDef   *)hdma->Instance)->FCR &= ~(DMA_IT_FE);
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	681b      	ldr	r3, [r3, #0]
 8003c8e:	695a      	ldr	r2, [r3, #20]
 8003c90:	687b      	ldr	r3, [r7, #4]
 8003c92:	681b      	ldr	r3, [r3, #0]
 8003c94:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003c98:	615a      	str	r2, [r3, #20]

          if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003c9a:	687b      	ldr	r3, [r7, #4]
 8003c9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d103      	bne.n	8003caa <HAL_DMA_IRQHandler+0x736>
 8003ca2:	687b      	ldr	r3, [r7, #4]
 8003ca4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d007      	beq.n	8003cba <HAL_DMA_IRQHandler+0x746>
          {
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_HT);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	681a      	ldr	r2, [r3, #0]
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	681b      	ldr	r3, [r3, #0]
 8003cb4:	f022 0208 	bic.w	r2, r2, #8
 8003cb8:	601a      	str	r2, [r3, #0]
          }

          /* Clear all interrupt flags at correct offset within the register */
          regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 8003cba:	687b      	ldr	r3, [r7, #4]
 8003cbc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003cbe:	f003 031f 	and.w	r3, r3, #31
 8003cc2:	223f      	movs	r2, #63	@ 0x3f
 8003cc4:	409a      	lsls	r2, r3
 8003cc6:	6a3b      	ldr	r3, [r7, #32]
 8003cc8:	609a      	str	r2, [r3, #8]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003cca:	687b      	ldr	r3, [r7, #4]
 8003ccc:	2201      	movs	r2, #1
 8003cce:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003cd2:	687b      	ldr	r3, [r7, #4]
 8003cd4:	2200      	movs	r2, #0
 8003cd6:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

          if(hdma->XferAbortCallback != NULL)
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	f000 834a 	beq.w	8004378 <HAL_DMA_IRQHandler+0xe04>
          {
            hdma->XferAbortCallback(hdma);
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003ce8:	6878      	ldr	r0, [r7, #4]
 8003cea:	4798      	blx	r3
          }
          return;
 8003cec:	e344      	b.n	8004378 <HAL_DMA_IRQHandler+0xe04>
        }

        if(((((DMA_Stream_TypeDef   *)hdma->Instance)->CR) & (uint32_t)(DMA_SxCR_DBM)) != 0U)
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	681b      	ldr	r3, [r3, #0]
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d018      	beq.n	8003d2e <HAL_DMA_IRQHandler+0x7ba>
        {
          /* Current memory buffer used is Memory 0 */
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CT) == 0U)
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	681b      	ldr	r3, [r3, #0]
 8003d00:	681b      	ldr	r3, [r3, #0]
 8003d02:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003d06:	2b00      	cmp	r3, #0
 8003d08:	d108      	bne.n	8003d1c <HAL_DMA_IRQHandler+0x7a8>
          {
            if(hdma->XferM1CpltCallback != NULL)
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d0e:	2b00      	cmp	r3, #0
 8003d10:	d02c      	beq.n	8003d6c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory1 */
              hdma->XferM1CpltCallback(hdma);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003d16:	6878      	ldr	r0, [r7, #4]
 8003d18:	4798      	blx	r3
 8003d1a:	e027      	b.n	8003d6c <HAL_DMA_IRQHandler+0x7f8>
            }
          }
          /* Current memory buffer used is Memory 1 */
          else
          {
            if(hdma->XferCpltCallback != NULL)
 8003d1c:	687b      	ldr	r3, [r7, #4]
 8003d1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d20:	2b00      	cmp	r3, #0
 8003d22:	d023      	beq.n	8003d6c <HAL_DMA_IRQHandler+0x7f8>
            {
              /* Transfer complete Callback for memory0 */
              hdma->XferCpltCallback(hdma);
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d28:	6878      	ldr	r0, [r7, #4]
 8003d2a:	4798      	blx	r3
 8003d2c:	e01e      	b.n	8003d6c <HAL_DMA_IRQHandler+0x7f8>
          }
        }
        /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
        else
        {
          if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_CIRC) == 0U)
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	681b      	ldr	r3, [r3, #0]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003d38:	2b00      	cmp	r3, #0
 8003d3a:	d10f      	bne.n	8003d5c <HAL_DMA_IRQHandler+0x7e8>
          {
            /* Disable the transfer complete interrupt */
            ((DMA_Stream_TypeDef   *)hdma->Instance)->CR  &= ~(DMA_IT_TC);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	681a      	ldr	r2, [r3, #0]
 8003d42:	687b      	ldr	r3, [r7, #4]
 8003d44:	681b      	ldr	r3, [r3, #0]
 8003d46:	f022 0210 	bic.w	r2, r2, #16
 8003d4a:	601a      	str	r2, [r3, #0]

            /* Change the DMA state */
            hdma->State = HAL_DMA_STATE_READY;
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	2201      	movs	r2, #1
 8003d50:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

            /* Process Unlocked */
            __HAL_UNLOCK(hdma);
 8003d54:	687b      	ldr	r3, [r7, #4]
 8003d56:	2200      	movs	r2, #0
 8003d58:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
          }

          if(hdma->XferCpltCallback != NULL)
 8003d5c:	687b      	ldr	r3, [r7, #4]
 8003d5e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d60:	2b00      	cmp	r3, #0
 8003d62:	d003      	beq.n	8003d6c <HAL_DMA_IRQHandler+0x7f8>
          {
            /* Transfer complete callback */
            hdma->XferCpltCallback(hdma);
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003d68:	6878      	ldr	r0, [r7, #4]
 8003d6a:	4798      	blx	r3
        }
      }
    }

    /* manage error case */
    if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	f000 8306 	beq.w	8004382 <HAL_DMA_IRQHandler+0xe0e>
    {
      if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != 0U)
 8003d76:	687b      	ldr	r3, [r7, #4]
 8003d78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003d7a:	f003 0301 	and.w	r3, r3, #1
 8003d7e:	2b00      	cmp	r3, #0
 8003d80:	f000 8088 	beq.w	8003e94 <HAL_DMA_IRQHandler+0x920>
      {
        hdma->State = HAL_DMA_STATE_ABORT;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	2204      	movs	r2, #4
 8003d88:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Disable the stream */
        __HAL_DMA_DISABLE(hdma);
 8003d8c:	687b      	ldr	r3, [r7, #4]
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	4a7a      	ldr	r2, [pc, #488]	@ (8003f7c <HAL_DMA_IRQHandler+0xa08>)
 8003d92:	4293      	cmp	r3, r2
 8003d94:	d04a      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x8b8>
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	681b      	ldr	r3, [r3, #0]
 8003d9a:	4a79      	ldr	r2, [pc, #484]	@ (8003f80 <HAL_DMA_IRQHandler+0xa0c>)
 8003d9c:	4293      	cmp	r3, r2
 8003d9e:	d045      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x8b8>
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	4a77      	ldr	r2, [pc, #476]	@ (8003f84 <HAL_DMA_IRQHandler+0xa10>)
 8003da6:	4293      	cmp	r3, r2
 8003da8:	d040      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x8b8>
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4a76      	ldr	r2, [pc, #472]	@ (8003f88 <HAL_DMA_IRQHandler+0xa14>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d03b      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x8b8>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	4a74      	ldr	r2, [pc, #464]	@ (8003f8c <HAL_DMA_IRQHandler+0xa18>)
 8003dba:	4293      	cmp	r3, r2
 8003dbc:	d036      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x8b8>
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	4a73      	ldr	r2, [pc, #460]	@ (8003f90 <HAL_DMA_IRQHandler+0xa1c>)
 8003dc4:	4293      	cmp	r3, r2
 8003dc6:	d031      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x8b8>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	681b      	ldr	r3, [r3, #0]
 8003dcc:	4a71      	ldr	r2, [pc, #452]	@ (8003f94 <HAL_DMA_IRQHandler+0xa20>)
 8003dce:	4293      	cmp	r3, r2
 8003dd0:	d02c      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x8b8>
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	4a70      	ldr	r2, [pc, #448]	@ (8003f98 <HAL_DMA_IRQHandler+0xa24>)
 8003dd8:	4293      	cmp	r3, r2
 8003dda:	d027      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x8b8>
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	681b      	ldr	r3, [r3, #0]
 8003de0:	4a6e      	ldr	r2, [pc, #440]	@ (8003f9c <HAL_DMA_IRQHandler+0xa28>)
 8003de2:	4293      	cmp	r3, r2
 8003de4:	d022      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x8b8>
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	681b      	ldr	r3, [r3, #0]
 8003dea:	4a6d      	ldr	r2, [pc, #436]	@ (8003fa0 <HAL_DMA_IRQHandler+0xa2c>)
 8003dec:	4293      	cmp	r3, r2
 8003dee:	d01d      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x8b8>
 8003df0:	687b      	ldr	r3, [r7, #4]
 8003df2:	681b      	ldr	r3, [r3, #0]
 8003df4:	4a6b      	ldr	r2, [pc, #428]	@ (8003fa4 <HAL_DMA_IRQHandler+0xa30>)
 8003df6:	4293      	cmp	r3, r2
 8003df8:	d018      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x8b8>
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	4a6a      	ldr	r2, [pc, #424]	@ (8003fa8 <HAL_DMA_IRQHandler+0xa34>)
 8003e00:	4293      	cmp	r3, r2
 8003e02:	d013      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x8b8>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	681b      	ldr	r3, [r3, #0]
 8003e08:	4a68      	ldr	r2, [pc, #416]	@ (8003fac <HAL_DMA_IRQHandler+0xa38>)
 8003e0a:	4293      	cmp	r3, r2
 8003e0c:	d00e      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x8b8>
 8003e0e:	687b      	ldr	r3, [r7, #4]
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4a67      	ldr	r2, [pc, #412]	@ (8003fb0 <HAL_DMA_IRQHandler+0xa3c>)
 8003e14:	4293      	cmp	r3, r2
 8003e16:	d009      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x8b8>
 8003e18:	687b      	ldr	r3, [r7, #4]
 8003e1a:	681b      	ldr	r3, [r3, #0]
 8003e1c:	4a65      	ldr	r2, [pc, #404]	@ (8003fb4 <HAL_DMA_IRQHandler+0xa40>)
 8003e1e:	4293      	cmp	r3, r2
 8003e20:	d004      	beq.n	8003e2c <HAL_DMA_IRQHandler+0x8b8>
 8003e22:	687b      	ldr	r3, [r7, #4]
 8003e24:	681b      	ldr	r3, [r3, #0]
 8003e26:	4a64      	ldr	r2, [pc, #400]	@ (8003fb8 <HAL_DMA_IRQHandler+0xa44>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d108      	bne.n	8003e3e <HAL_DMA_IRQHandler+0x8ca>
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	681b      	ldr	r3, [r3, #0]
 8003e30:	681a      	ldr	r2, [r3, #0]
 8003e32:	687b      	ldr	r3, [r7, #4]
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	f022 0201 	bic.w	r2, r2, #1
 8003e3a:	601a      	str	r2, [r3, #0]
 8003e3c:	e007      	b.n	8003e4e <HAL_DMA_IRQHandler+0x8da>
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f022 0201 	bic.w	r2, r2, #1
 8003e4c:	601a      	str	r2, [r3, #0]

        do
        {
          if (++count > timeout)
 8003e4e:	68fb      	ldr	r3, [r7, #12]
 8003e50:	3301      	adds	r3, #1
 8003e52:	60fb      	str	r3, [r7, #12]
 8003e54:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003e56:	429a      	cmp	r2, r3
 8003e58:	d307      	bcc.n	8003e6a <HAL_DMA_IRQHandler+0x8f6>
          {
            break;
          }
        }
        while((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U);
 8003e5a:	687b      	ldr	r3, [r7, #4]
 8003e5c:	681b      	ldr	r3, [r3, #0]
 8003e5e:	681b      	ldr	r3, [r3, #0]
 8003e60:	f003 0301 	and.w	r3, r3, #1
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d1f2      	bne.n	8003e4e <HAL_DMA_IRQHandler+0x8da>
 8003e68:	e000      	b.n	8003e6c <HAL_DMA_IRQHandler+0x8f8>
            break;
 8003e6a:	bf00      	nop

        if((((DMA_Stream_TypeDef   *)hdma->Instance)->CR & DMA_SxCR_EN) != 0U)
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	681b      	ldr	r3, [r3, #0]
 8003e70:	681b      	ldr	r3, [r3, #0]
 8003e72:	f003 0301 	and.w	r3, r3, #1
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d004      	beq.n	8003e84 <HAL_DMA_IRQHandler+0x910>
        {
          /* Change the DMA state to error if DMA disable fails */
          hdma->State = HAL_DMA_STATE_ERROR;
 8003e7a:	687b      	ldr	r3, [r7, #4]
 8003e7c:	2203      	movs	r2, #3
 8003e7e:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
 8003e82:	e003      	b.n	8003e8c <HAL_DMA_IRQHandler+0x918>
        }
        else
        {
          /* Change the DMA state to Ready if DMA disable success */
          hdma->State = HAL_DMA_STATE_READY;
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	2201      	movs	r2, #1
 8003e88:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        }

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	2200      	movs	r2, #0
 8003e90:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
      }

      if(hdma->XferErrorCallback != NULL)
 8003e94:	687b      	ldr	r3, [r7, #4]
 8003e96:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003e98:	2b00      	cmp	r3, #0
 8003e9a:	f000 8272 	beq.w	8004382 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003ea2:	6878      	ldr	r0, [r7, #4]
 8003ea4:	4798      	blx	r3
 8003ea6:	e26c      	b.n	8004382 <HAL_DMA_IRQHandler+0xe0e>
      }
    }
  }
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U)  /* BDMA instance(s) */
 8003ea8:	687b      	ldr	r3, [r7, #4]
 8003eaa:	681b      	ldr	r3, [r3, #0]
 8003eac:	4a43      	ldr	r2, [pc, #268]	@ (8003fbc <HAL_DMA_IRQHandler+0xa48>)
 8003eae:	4293      	cmp	r3, r2
 8003eb0:	d022      	beq.n	8003ef8 <HAL_DMA_IRQHandler+0x984>
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	681b      	ldr	r3, [r3, #0]
 8003eb6:	4a42      	ldr	r2, [pc, #264]	@ (8003fc0 <HAL_DMA_IRQHandler+0xa4c>)
 8003eb8:	4293      	cmp	r3, r2
 8003eba:	d01d      	beq.n	8003ef8 <HAL_DMA_IRQHandler+0x984>
 8003ebc:	687b      	ldr	r3, [r7, #4]
 8003ebe:	681b      	ldr	r3, [r3, #0]
 8003ec0:	4a40      	ldr	r2, [pc, #256]	@ (8003fc4 <HAL_DMA_IRQHandler+0xa50>)
 8003ec2:	4293      	cmp	r3, r2
 8003ec4:	d018      	beq.n	8003ef8 <HAL_DMA_IRQHandler+0x984>
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	681b      	ldr	r3, [r3, #0]
 8003eca:	4a3f      	ldr	r2, [pc, #252]	@ (8003fc8 <HAL_DMA_IRQHandler+0xa54>)
 8003ecc:	4293      	cmp	r3, r2
 8003ece:	d013      	beq.n	8003ef8 <HAL_DMA_IRQHandler+0x984>
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	4a3d      	ldr	r2, [pc, #244]	@ (8003fcc <HAL_DMA_IRQHandler+0xa58>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d00e      	beq.n	8003ef8 <HAL_DMA_IRQHandler+0x984>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	4a3c      	ldr	r2, [pc, #240]	@ (8003fd0 <HAL_DMA_IRQHandler+0xa5c>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d009      	beq.n	8003ef8 <HAL_DMA_IRQHandler+0x984>
 8003ee4:	687b      	ldr	r3, [r7, #4]
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	4a3a      	ldr	r2, [pc, #232]	@ (8003fd4 <HAL_DMA_IRQHandler+0xa60>)
 8003eea:	4293      	cmp	r3, r2
 8003eec:	d004      	beq.n	8003ef8 <HAL_DMA_IRQHandler+0x984>
 8003eee:	687b      	ldr	r3, [r7, #4]
 8003ef0:	681b      	ldr	r3, [r3, #0]
 8003ef2:	4a39      	ldr	r2, [pc, #228]	@ (8003fd8 <HAL_DMA_IRQHandler+0xa64>)
 8003ef4:	4293      	cmp	r3, r2
 8003ef6:	d101      	bne.n	8003efc <HAL_DMA_IRQHandler+0x988>
 8003ef8:	2301      	movs	r3, #1
 8003efa:	e000      	b.n	8003efe <HAL_DMA_IRQHandler+0x98a>
 8003efc:	2300      	movs	r3, #0
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	f000 823f 	beq.w	8004382 <HAL_DMA_IRQHandler+0xe0e>
  {
    ccr_reg = (((BDMA_Channel_TypeDef   *)hdma->Instance)->CCR);
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	681b      	ldr	r3, [r3, #0]
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	613b      	str	r3, [r7, #16]

    /* Half Transfer Complete Interrupt management ******************************/
    if (((tmpisr_bdma & (BDMA_FLAG_HT0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_HTIE) != 0U))
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f10:	f003 031f 	and.w	r3, r3, #31
 8003f14:	2204      	movs	r2, #4
 8003f16:	409a      	lsls	r2, r3
 8003f18:	697b      	ldr	r3, [r7, #20]
 8003f1a:	4013      	ands	r3, r2
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	f000 80cd 	beq.w	80040bc <HAL_DMA_IRQHandler+0xb48>
 8003f22:	693b      	ldr	r3, [r7, #16]
 8003f24:	f003 0304 	and.w	r3, r3, #4
 8003f28:	2b00      	cmp	r3, #0
 8003f2a:	f000 80c7 	beq.w	80040bc <HAL_DMA_IRQHandler+0xb48>
    {
      /* Clear the half transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_HTIF0 << (hdma->StreamIndex & 0x1FU));
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003f32:	f003 031f 	and.w	r3, r3, #31
 8003f36:	2204      	movs	r2, #4
 8003f38:	409a      	lsls	r2, r3
 8003f3a:	69fb      	ldr	r3, [r7, #28]
 8003f3c:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d049      	beq.n	8003fdc <HAL_DMA_IRQHandler+0xa68>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 8003f48:	693b      	ldr	r3, [r7, #16]
 8003f4a:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	d109      	bne.n	8003f66 <HAL_DMA_IRQHandler+0x9f2>
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003f52:	687b      	ldr	r3, [r7, #4]
 8003f54:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f56:	2b00      	cmp	r3, #0
 8003f58:	f000 8210 	beq.w	800437c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 1 */
            hdma->XferM1HalfCpltCallback(hdma);
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003f60:	6878      	ldr	r0, [r7, #4]
 8003f62:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003f64:	e20a      	b.n	800437c <HAL_DMA_IRQHandler+0xe08>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f6a:	2b00      	cmp	r3, #0
 8003f6c:	f000 8206 	beq.w	800437c <HAL_DMA_IRQHandler+0xe08>
          {
            /* Half transfer Callback for Memory 0 */
            hdma->XferHalfCpltCallback(hdma);
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003f74:	6878      	ldr	r0, [r7, #4]
 8003f76:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8003f78:	e200      	b.n	800437c <HAL_DMA_IRQHandler+0xe08>
 8003f7a:	bf00      	nop
 8003f7c:	40020010 	.word	0x40020010
 8003f80:	40020028 	.word	0x40020028
 8003f84:	40020040 	.word	0x40020040
 8003f88:	40020058 	.word	0x40020058
 8003f8c:	40020070 	.word	0x40020070
 8003f90:	40020088 	.word	0x40020088
 8003f94:	400200a0 	.word	0x400200a0
 8003f98:	400200b8 	.word	0x400200b8
 8003f9c:	40020410 	.word	0x40020410
 8003fa0:	40020428 	.word	0x40020428
 8003fa4:	40020440 	.word	0x40020440
 8003fa8:	40020458 	.word	0x40020458
 8003fac:	40020470 	.word	0x40020470
 8003fb0:	40020488 	.word	0x40020488
 8003fb4:	400204a0 	.word	0x400204a0
 8003fb8:	400204b8 	.word	0x400204b8
 8003fbc:	58025408 	.word	0x58025408
 8003fc0:	5802541c 	.word	0x5802541c
 8003fc4:	58025430 	.word	0x58025430
 8003fc8:	58025444 	.word	0x58025444
 8003fcc:	58025458 	.word	0x58025458
 8003fd0:	5802546c 	.word	0x5802546c
 8003fd4:	58025480 	.word	0x58025480
 8003fd8:	58025494 	.word	0x58025494
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 8003fdc:	693b      	ldr	r3, [r7, #16]
 8003fde:	f003 0320 	and.w	r3, r3, #32
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	d160      	bne.n	80040a8 <HAL_DMA_IRQHandler+0xb34>
        {
          /* Disable the half transfer interrupt */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8003fe6:	687b      	ldr	r3, [r7, #4]
 8003fe8:	681b      	ldr	r3, [r3, #0]
 8003fea:	4a7f      	ldr	r2, [pc, #508]	@ (80041e8 <HAL_DMA_IRQHandler+0xc74>)
 8003fec:	4293      	cmp	r3, r2
 8003fee:	d04a      	beq.n	8004086 <HAL_DMA_IRQHandler+0xb12>
 8003ff0:	687b      	ldr	r3, [r7, #4]
 8003ff2:	681b      	ldr	r3, [r3, #0]
 8003ff4:	4a7d      	ldr	r2, [pc, #500]	@ (80041ec <HAL_DMA_IRQHandler+0xc78>)
 8003ff6:	4293      	cmp	r3, r2
 8003ff8:	d045      	beq.n	8004086 <HAL_DMA_IRQHandler+0xb12>
 8003ffa:	687b      	ldr	r3, [r7, #4]
 8003ffc:	681b      	ldr	r3, [r3, #0]
 8003ffe:	4a7c      	ldr	r2, [pc, #496]	@ (80041f0 <HAL_DMA_IRQHandler+0xc7c>)
 8004000:	4293      	cmp	r3, r2
 8004002:	d040      	beq.n	8004086 <HAL_DMA_IRQHandler+0xb12>
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	681b      	ldr	r3, [r3, #0]
 8004008:	4a7a      	ldr	r2, [pc, #488]	@ (80041f4 <HAL_DMA_IRQHandler+0xc80>)
 800400a:	4293      	cmp	r3, r2
 800400c:	d03b      	beq.n	8004086 <HAL_DMA_IRQHandler+0xb12>
 800400e:	687b      	ldr	r3, [r7, #4]
 8004010:	681b      	ldr	r3, [r3, #0]
 8004012:	4a79      	ldr	r2, [pc, #484]	@ (80041f8 <HAL_DMA_IRQHandler+0xc84>)
 8004014:	4293      	cmp	r3, r2
 8004016:	d036      	beq.n	8004086 <HAL_DMA_IRQHandler+0xb12>
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	4a77      	ldr	r2, [pc, #476]	@ (80041fc <HAL_DMA_IRQHandler+0xc88>)
 800401e:	4293      	cmp	r3, r2
 8004020:	d031      	beq.n	8004086 <HAL_DMA_IRQHandler+0xb12>
 8004022:	687b      	ldr	r3, [r7, #4]
 8004024:	681b      	ldr	r3, [r3, #0]
 8004026:	4a76      	ldr	r2, [pc, #472]	@ (8004200 <HAL_DMA_IRQHandler+0xc8c>)
 8004028:	4293      	cmp	r3, r2
 800402a:	d02c      	beq.n	8004086 <HAL_DMA_IRQHandler+0xb12>
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	4a74      	ldr	r2, [pc, #464]	@ (8004204 <HAL_DMA_IRQHandler+0xc90>)
 8004032:	4293      	cmp	r3, r2
 8004034:	d027      	beq.n	8004086 <HAL_DMA_IRQHandler+0xb12>
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	4a73      	ldr	r2, [pc, #460]	@ (8004208 <HAL_DMA_IRQHandler+0xc94>)
 800403c:	4293      	cmp	r3, r2
 800403e:	d022      	beq.n	8004086 <HAL_DMA_IRQHandler+0xb12>
 8004040:	687b      	ldr	r3, [r7, #4]
 8004042:	681b      	ldr	r3, [r3, #0]
 8004044:	4a71      	ldr	r2, [pc, #452]	@ (800420c <HAL_DMA_IRQHandler+0xc98>)
 8004046:	4293      	cmp	r3, r2
 8004048:	d01d      	beq.n	8004086 <HAL_DMA_IRQHandler+0xb12>
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	681b      	ldr	r3, [r3, #0]
 800404e:	4a70      	ldr	r2, [pc, #448]	@ (8004210 <HAL_DMA_IRQHandler+0xc9c>)
 8004050:	4293      	cmp	r3, r2
 8004052:	d018      	beq.n	8004086 <HAL_DMA_IRQHandler+0xb12>
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	4a6e      	ldr	r2, [pc, #440]	@ (8004214 <HAL_DMA_IRQHandler+0xca0>)
 800405a:	4293      	cmp	r3, r2
 800405c:	d013      	beq.n	8004086 <HAL_DMA_IRQHandler+0xb12>
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	681b      	ldr	r3, [r3, #0]
 8004062:	4a6d      	ldr	r2, [pc, #436]	@ (8004218 <HAL_DMA_IRQHandler+0xca4>)
 8004064:	4293      	cmp	r3, r2
 8004066:	d00e      	beq.n	8004086 <HAL_DMA_IRQHandler+0xb12>
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	681b      	ldr	r3, [r3, #0]
 800406c:	4a6b      	ldr	r2, [pc, #428]	@ (800421c <HAL_DMA_IRQHandler+0xca8>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d009      	beq.n	8004086 <HAL_DMA_IRQHandler+0xb12>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	4a6a      	ldr	r2, [pc, #424]	@ (8004220 <HAL_DMA_IRQHandler+0xcac>)
 8004078:	4293      	cmp	r3, r2
 800407a:	d004      	beq.n	8004086 <HAL_DMA_IRQHandler+0xb12>
 800407c:	687b      	ldr	r3, [r7, #4]
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	4a68      	ldr	r2, [pc, #416]	@ (8004224 <HAL_DMA_IRQHandler+0xcb0>)
 8004082:	4293      	cmp	r3, r2
 8004084:	d108      	bne.n	8004098 <HAL_DMA_IRQHandler+0xb24>
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	681a      	ldr	r2, [r3, #0]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f022 0208 	bic.w	r2, r2, #8
 8004094:	601a      	str	r2, [r3, #0]
 8004096:	e007      	b.n	80040a8 <HAL_DMA_IRQHandler+0xb34>
 8004098:	687b      	ldr	r3, [r7, #4]
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	681a      	ldr	r2, [r3, #0]
 800409e:	687b      	ldr	r3, [r7, #4]
 80040a0:	681b      	ldr	r3, [r3, #0]
 80040a2:	f022 0204 	bic.w	r2, r2, #4
 80040a6:	601a      	str	r2, [r3, #0]
        }

        /* DMA peripheral state is not updated in Half Transfer */
        /* but in Transfer Complete case */

       if(hdma->XferHalfCpltCallback != NULL)
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	f000 8165 	beq.w	800437c <HAL_DMA_IRQHandler+0xe08>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80040ba:	e15f      	b.n	800437c <HAL_DMA_IRQHandler+0xe08>
        }
      }
    }

    /* Transfer Complete Interrupt management ***********************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TC0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TCIE) != 0U))
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040c0:	f003 031f 	and.w	r3, r3, #31
 80040c4:	2202      	movs	r2, #2
 80040c6:	409a      	lsls	r2, r3
 80040c8:	697b      	ldr	r3, [r7, #20]
 80040ca:	4013      	ands	r3, r2
 80040cc:	2b00      	cmp	r3, #0
 80040ce:	f000 80c5 	beq.w	800425c <HAL_DMA_IRQHandler+0xce8>
 80040d2:	693b      	ldr	r3, [r7, #16]
 80040d4:	f003 0302 	and.w	r3, r3, #2
 80040d8:	2b00      	cmp	r3, #0
 80040da:	f000 80bf 	beq.w	800425c <HAL_DMA_IRQHandler+0xce8>
    {
      /* Clear the transfer complete flag */
      regs_bdma->IFCR = (BDMA_ISR_TCIF0) << (hdma->StreamIndex & 0x1FU);
 80040de:	687b      	ldr	r3, [r7, #4]
 80040e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80040e2:	f003 031f 	and.w	r3, r3, #31
 80040e6:	2202      	movs	r2, #2
 80040e8:	409a      	lsls	r2, r3
 80040ea:	69fb      	ldr	r3, [r7, #28]
 80040ec:	605a      	str	r2, [r3, #4]

      /* Disable the transfer complete interrupt if the DMA mode is Double Buffering */
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 80040ee:	693b      	ldr	r3, [r7, #16]
 80040f0:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80040f4:	2b00      	cmp	r3, #0
 80040f6:	d018      	beq.n	800412a <HAL_DMA_IRQHandler+0xbb6>
      {
        /* Current memory buffer used is Memory 0 */
        if((ccr_reg & BDMA_CCR_CT) == 0U)
 80040f8:	693b      	ldr	r3, [r7, #16]
 80040fa:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80040fe:	2b00      	cmp	r3, #0
 8004100:	d109      	bne.n	8004116 <HAL_DMA_IRQHandler+0xba2>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004106:	2b00      	cmp	r3, #0
 8004108:	f000 813a 	beq.w	8004380 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 1 */
            hdma->XferM1CpltCallback(hdma);
 800410c:	687b      	ldr	r3, [r7, #4]
 800410e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004110:	6878      	ldr	r0, [r7, #4]
 8004112:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004114:	e134      	b.n	8004380 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800411a:	2b00      	cmp	r3, #0
 800411c:	f000 8130 	beq.w	8004380 <HAL_DMA_IRQHandler+0xe0c>
          {
            /* Transfer complete Callback for Memory 0 */
            hdma->XferCpltCallback(hdma);
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004124:	6878      	ldr	r0, [r7, #4]
 8004126:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004128:	e12a      	b.n	8004380 <HAL_DMA_IRQHandler+0xe0c>
          }
        }
      }
      else
      {
        if((ccr_reg & BDMA_CCR_CIRC) == 0U)
 800412a:	693b      	ldr	r3, [r7, #16]
 800412c:	f003 0320 	and.w	r3, r3, #32
 8004130:	2b00      	cmp	r3, #0
 8004132:	f040 8089 	bne.w	8004248 <HAL_DMA_IRQHandler+0xcd4>
        {
          /* Disable the transfer complete and error interrupt, if the DMA mode is not CIRCULAR */
          __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	681b      	ldr	r3, [r3, #0]
 800413a:	4a2b      	ldr	r2, [pc, #172]	@ (80041e8 <HAL_DMA_IRQHandler+0xc74>)
 800413c:	4293      	cmp	r3, r2
 800413e:	d04a      	beq.n	80041d6 <HAL_DMA_IRQHandler+0xc62>
 8004140:	687b      	ldr	r3, [r7, #4]
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a29      	ldr	r2, [pc, #164]	@ (80041ec <HAL_DMA_IRQHandler+0xc78>)
 8004146:	4293      	cmp	r3, r2
 8004148:	d045      	beq.n	80041d6 <HAL_DMA_IRQHandler+0xc62>
 800414a:	687b      	ldr	r3, [r7, #4]
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	4a28      	ldr	r2, [pc, #160]	@ (80041f0 <HAL_DMA_IRQHandler+0xc7c>)
 8004150:	4293      	cmp	r3, r2
 8004152:	d040      	beq.n	80041d6 <HAL_DMA_IRQHandler+0xc62>
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	4a26      	ldr	r2, [pc, #152]	@ (80041f4 <HAL_DMA_IRQHandler+0xc80>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d03b      	beq.n	80041d6 <HAL_DMA_IRQHandler+0xc62>
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	681b      	ldr	r3, [r3, #0]
 8004162:	4a25      	ldr	r2, [pc, #148]	@ (80041f8 <HAL_DMA_IRQHandler+0xc84>)
 8004164:	4293      	cmp	r3, r2
 8004166:	d036      	beq.n	80041d6 <HAL_DMA_IRQHandler+0xc62>
 8004168:	687b      	ldr	r3, [r7, #4]
 800416a:	681b      	ldr	r3, [r3, #0]
 800416c:	4a23      	ldr	r2, [pc, #140]	@ (80041fc <HAL_DMA_IRQHandler+0xc88>)
 800416e:	4293      	cmp	r3, r2
 8004170:	d031      	beq.n	80041d6 <HAL_DMA_IRQHandler+0xc62>
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4a22      	ldr	r2, [pc, #136]	@ (8004200 <HAL_DMA_IRQHandler+0xc8c>)
 8004178:	4293      	cmp	r3, r2
 800417a:	d02c      	beq.n	80041d6 <HAL_DMA_IRQHandler+0xc62>
 800417c:	687b      	ldr	r3, [r7, #4]
 800417e:	681b      	ldr	r3, [r3, #0]
 8004180:	4a20      	ldr	r2, [pc, #128]	@ (8004204 <HAL_DMA_IRQHandler+0xc90>)
 8004182:	4293      	cmp	r3, r2
 8004184:	d027      	beq.n	80041d6 <HAL_DMA_IRQHandler+0xc62>
 8004186:	687b      	ldr	r3, [r7, #4]
 8004188:	681b      	ldr	r3, [r3, #0]
 800418a:	4a1f      	ldr	r2, [pc, #124]	@ (8004208 <HAL_DMA_IRQHandler+0xc94>)
 800418c:	4293      	cmp	r3, r2
 800418e:	d022      	beq.n	80041d6 <HAL_DMA_IRQHandler+0xc62>
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	681b      	ldr	r3, [r3, #0]
 8004194:	4a1d      	ldr	r2, [pc, #116]	@ (800420c <HAL_DMA_IRQHandler+0xc98>)
 8004196:	4293      	cmp	r3, r2
 8004198:	d01d      	beq.n	80041d6 <HAL_DMA_IRQHandler+0xc62>
 800419a:	687b      	ldr	r3, [r7, #4]
 800419c:	681b      	ldr	r3, [r3, #0]
 800419e:	4a1c      	ldr	r2, [pc, #112]	@ (8004210 <HAL_DMA_IRQHandler+0xc9c>)
 80041a0:	4293      	cmp	r3, r2
 80041a2:	d018      	beq.n	80041d6 <HAL_DMA_IRQHandler+0xc62>
 80041a4:	687b      	ldr	r3, [r7, #4]
 80041a6:	681b      	ldr	r3, [r3, #0]
 80041a8:	4a1a      	ldr	r2, [pc, #104]	@ (8004214 <HAL_DMA_IRQHandler+0xca0>)
 80041aa:	4293      	cmp	r3, r2
 80041ac:	d013      	beq.n	80041d6 <HAL_DMA_IRQHandler+0xc62>
 80041ae:	687b      	ldr	r3, [r7, #4]
 80041b0:	681b      	ldr	r3, [r3, #0]
 80041b2:	4a19      	ldr	r2, [pc, #100]	@ (8004218 <HAL_DMA_IRQHandler+0xca4>)
 80041b4:	4293      	cmp	r3, r2
 80041b6:	d00e      	beq.n	80041d6 <HAL_DMA_IRQHandler+0xc62>
 80041b8:	687b      	ldr	r3, [r7, #4]
 80041ba:	681b      	ldr	r3, [r3, #0]
 80041bc:	4a17      	ldr	r2, [pc, #92]	@ (800421c <HAL_DMA_IRQHandler+0xca8>)
 80041be:	4293      	cmp	r3, r2
 80041c0:	d009      	beq.n	80041d6 <HAL_DMA_IRQHandler+0xc62>
 80041c2:	687b      	ldr	r3, [r7, #4]
 80041c4:	681b      	ldr	r3, [r3, #0]
 80041c6:	4a16      	ldr	r2, [pc, #88]	@ (8004220 <HAL_DMA_IRQHandler+0xcac>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d004      	beq.n	80041d6 <HAL_DMA_IRQHandler+0xc62>
 80041cc:	687b      	ldr	r3, [r7, #4]
 80041ce:	681b      	ldr	r3, [r3, #0]
 80041d0:	4a14      	ldr	r2, [pc, #80]	@ (8004224 <HAL_DMA_IRQHandler+0xcb0>)
 80041d2:	4293      	cmp	r3, r2
 80041d4:	d128      	bne.n	8004228 <HAL_DMA_IRQHandler+0xcb4>
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	681a      	ldr	r2, [r3, #0]
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f022 0214 	bic.w	r2, r2, #20
 80041e4:	601a      	str	r2, [r3, #0]
 80041e6:	e027      	b.n	8004238 <HAL_DMA_IRQHandler+0xcc4>
 80041e8:	40020010 	.word	0x40020010
 80041ec:	40020028 	.word	0x40020028
 80041f0:	40020040 	.word	0x40020040
 80041f4:	40020058 	.word	0x40020058
 80041f8:	40020070 	.word	0x40020070
 80041fc:	40020088 	.word	0x40020088
 8004200:	400200a0 	.word	0x400200a0
 8004204:	400200b8 	.word	0x400200b8
 8004208:	40020410 	.word	0x40020410
 800420c:	40020428 	.word	0x40020428
 8004210:	40020440 	.word	0x40020440
 8004214:	40020458 	.word	0x40020458
 8004218:	40020470 	.word	0x40020470
 800421c:	40020488 	.word	0x40020488
 8004220:	400204a0 	.word	0x400204a0
 8004224:	400204b8 	.word	0x400204b8
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	681b      	ldr	r3, [r3, #0]
 800422c:	681a      	ldr	r2, [r3, #0]
 800422e:	687b      	ldr	r3, [r7, #4]
 8004230:	681b      	ldr	r3, [r3, #0]
 8004232:	f022 020a 	bic.w	r2, r2, #10
 8004236:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	2201      	movs	r2, #1
 800423c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	2200      	movs	r2, #0
 8004244:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8004248:	687b      	ldr	r3, [r7, #4]
 800424a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800424c:	2b00      	cmp	r3, #0
 800424e:	f000 8097 	beq.w	8004380 <HAL_DMA_IRQHandler+0xe0c>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8004252:	687b      	ldr	r3, [r7, #4]
 8004254:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004256:	6878      	ldr	r0, [r7, #4]
 8004258:	4798      	blx	r3
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800425a:	e091      	b.n	8004380 <HAL_DMA_IRQHandler+0xe0c>
        }
      }
    }
    /* Transfer Error Interrupt management **************************************/
    else if (((tmpisr_bdma & (BDMA_FLAG_TE0 << (hdma->StreamIndex & 0x1FU))) != 0U) && ((ccr_reg & BDMA_CCR_TEIE) != 0U))
 800425c:	687b      	ldr	r3, [r7, #4]
 800425e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004260:	f003 031f 	and.w	r3, r3, #31
 8004264:	2208      	movs	r2, #8
 8004266:	409a      	lsls	r2, r3
 8004268:	697b      	ldr	r3, [r7, #20]
 800426a:	4013      	ands	r3, r2
 800426c:	2b00      	cmp	r3, #0
 800426e:	f000 8088 	beq.w	8004382 <HAL_DMA_IRQHandler+0xe0e>
 8004272:	693b      	ldr	r3, [r7, #16]
 8004274:	f003 0308 	and.w	r3, r3, #8
 8004278:	2b00      	cmp	r3, #0
 800427a:	f000 8082 	beq.w	8004382 <HAL_DMA_IRQHandler+0xe0e>
    {
      /* When a DMA transfer error occurs */
      /* A hardware clear of its EN bits is performed */
      /* Disable ALL DMA IT */
      __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800427e:	687b      	ldr	r3, [r7, #4]
 8004280:	681b      	ldr	r3, [r3, #0]
 8004282:	4a41      	ldr	r2, [pc, #260]	@ (8004388 <HAL_DMA_IRQHandler+0xe14>)
 8004284:	4293      	cmp	r3, r2
 8004286:	d04a      	beq.n	800431e <HAL_DMA_IRQHandler+0xdaa>
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	681b      	ldr	r3, [r3, #0]
 800428c:	4a3f      	ldr	r2, [pc, #252]	@ (800438c <HAL_DMA_IRQHandler+0xe18>)
 800428e:	4293      	cmp	r3, r2
 8004290:	d045      	beq.n	800431e <HAL_DMA_IRQHandler+0xdaa>
 8004292:	687b      	ldr	r3, [r7, #4]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	4a3e      	ldr	r2, [pc, #248]	@ (8004390 <HAL_DMA_IRQHandler+0xe1c>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d040      	beq.n	800431e <HAL_DMA_IRQHandler+0xdaa>
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	681b      	ldr	r3, [r3, #0]
 80042a0:	4a3c      	ldr	r2, [pc, #240]	@ (8004394 <HAL_DMA_IRQHandler+0xe20>)
 80042a2:	4293      	cmp	r3, r2
 80042a4:	d03b      	beq.n	800431e <HAL_DMA_IRQHandler+0xdaa>
 80042a6:	687b      	ldr	r3, [r7, #4]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	4a3b      	ldr	r2, [pc, #236]	@ (8004398 <HAL_DMA_IRQHandler+0xe24>)
 80042ac:	4293      	cmp	r3, r2
 80042ae:	d036      	beq.n	800431e <HAL_DMA_IRQHandler+0xdaa>
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	681b      	ldr	r3, [r3, #0]
 80042b4:	4a39      	ldr	r2, [pc, #228]	@ (800439c <HAL_DMA_IRQHandler+0xe28>)
 80042b6:	4293      	cmp	r3, r2
 80042b8:	d031      	beq.n	800431e <HAL_DMA_IRQHandler+0xdaa>
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	681b      	ldr	r3, [r3, #0]
 80042be:	4a38      	ldr	r2, [pc, #224]	@ (80043a0 <HAL_DMA_IRQHandler+0xe2c>)
 80042c0:	4293      	cmp	r3, r2
 80042c2:	d02c      	beq.n	800431e <HAL_DMA_IRQHandler+0xdaa>
 80042c4:	687b      	ldr	r3, [r7, #4]
 80042c6:	681b      	ldr	r3, [r3, #0]
 80042c8:	4a36      	ldr	r2, [pc, #216]	@ (80043a4 <HAL_DMA_IRQHandler+0xe30>)
 80042ca:	4293      	cmp	r3, r2
 80042cc:	d027      	beq.n	800431e <HAL_DMA_IRQHandler+0xdaa>
 80042ce:	687b      	ldr	r3, [r7, #4]
 80042d0:	681b      	ldr	r3, [r3, #0]
 80042d2:	4a35      	ldr	r2, [pc, #212]	@ (80043a8 <HAL_DMA_IRQHandler+0xe34>)
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d022      	beq.n	800431e <HAL_DMA_IRQHandler+0xdaa>
 80042d8:	687b      	ldr	r3, [r7, #4]
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	4a33      	ldr	r2, [pc, #204]	@ (80043ac <HAL_DMA_IRQHandler+0xe38>)
 80042de:	4293      	cmp	r3, r2
 80042e0:	d01d      	beq.n	800431e <HAL_DMA_IRQHandler+0xdaa>
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	4a32      	ldr	r2, [pc, #200]	@ (80043b0 <HAL_DMA_IRQHandler+0xe3c>)
 80042e8:	4293      	cmp	r3, r2
 80042ea:	d018      	beq.n	800431e <HAL_DMA_IRQHandler+0xdaa>
 80042ec:	687b      	ldr	r3, [r7, #4]
 80042ee:	681b      	ldr	r3, [r3, #0]
 80042f0:	4a30      	ldr	r2, [pc, #192]	@ (80043b4 <HAL_DMA_IRQHandler+0xe40>)
 80042f2:	4293      	cmp	r3, r2
 80042f4:	d013      	beq.n	800431e <HAL_DMA_IRQHandler+0xdaa>
 80042f6:	687b      	ldr	r3, [r7, #4]
 80042f8:	681b      	ldr	r3, [r3, #0]
 80042fa:	4a2f      	ldr	r2, [pc, #188]	@ (80043b8 <HAL_DMA_IRQHandler+0xe44>)
 80042fc:	4293      	cmp	r3, r2
 80042fe:	d00e      	beq.n	800431e <HAL_DMA_IRQHandler+0xdaa>
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	681b      	ldr	r3, [r3, #0]
 8004304:	4a2d      	ldr	r2, [pc, #180]	@ (80043bc <HAL_DMA_IRQHandler+0xe48>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d009      	beq.n	800431e <HAL_DMA_IRQHandler+0xdaa>
 800430a:	687b      	ldr	r3, [r7, #4]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	4a2c      	ldr	r2, [pc, #176]	@ (80043c0 <HAL_DMA_IRQHandler+0xe4c>)
 8004310:	4293      	cmp	r3, r2
 8004312:	d004      	beq.n	800431e <HAL_DMA_IRQHandler+0xdaa>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	681b      	ldr	r3, [r3, #0]
 8004318:	4a2a      	ldr	r2, [pc, #168]	@ (80043c4 <HAL_DMA_IRQHandler+0xe50>)
 800431a:	4293      	cmp	r3, r2
 800431c:	d108      	bne.n	8004330 <HAL_DMA_IRQHandler+0xdbc>
 800431e:	687b      	ldr	r3, [r7, #4]
 8004320:	681b      	ldr	r3, [r3, #0]
 8004322:	681a      	ldr	r2, [r3, #0]
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	f022 021c 	bic.w	r2, r2, #28
 800432c:	601a      	str	r2, [r3, #0]
 800432e:	e007      	b.n	8004340 <HAL_DMA_IRQHandler+0xdcc>
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	681b      	ldr	r3, [r3, #0]
 8004334:	681a      	ldr	r2, [r3, #0]
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	681b      	ldr	r3, [r3, #0]
 800433a:	f022 020e 	bic.w	r2, r2, #14
 800433e:	601a      	str	r2, [r3, #0]

      /* Clear all flags */
      regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8004344:	f003 031f 	and.w	r3, r3, #31
 8004348:	2201      	movs	r2, #1
 800434a:	409a      	lsls	r2, r3
 800434c:	69fb      	ldr	r3, [r7, #28]
 800434e:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2201      	movs	r2, #1
 8004354:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	2201      	movs	r2, #1
 800435a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800435e:	687b      	ldr	r3, [r7, #4]
 8004360:	2200      	movs	r2, #0
 8004362:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

      if (hdma->XferErrorCallback != NULL)
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800436a:	2b00      	cmp	r3, #0
 800436c:	d009      	beq.n	8004382 <HAL_DMA_IRQHandler+0xe0e>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 800436e:	687b      	ldr	r3, [r7, #4]
 8004370:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004372:	6878      	ldr	r0, [r7, #4]
 8004374:	4798      	blx	r3
 8004376:	e004      	b.n	8004382 <HAL_DMA_IRQHandler+0xe0e>
          return;
 8004378:	bf00      	nop
 800437a:	e002      	b.n	8004382 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 800437c:	bf00      	nop
 800437e:	e000      	b.n	8004382 <HAL_DMA_IRQHandler+0xe0e>
      if((ccr_reg & BDMA_CCR_DBM) != 0U)
 8004380:	bf00      	nop
  }
  else
  {
    /* Nothing To Do */
  }
}
 8004382:	3728      	adds	r7, #40	@ 0x28
 8004384:	46bd      	mov	sp, r7
 8004386:	bd80      	pop	{r7, pc}
 8004388:	40020010 	.word	0x40020010
 800438c:	40020028 	.word	0x40020028
 8004390:	40020040 	.word	0x40020040
 8004394:	40020058 	.word	0x40020058
 8004398:	40020070 	.word	0x40020070
 800439c:	40020088 	.word	0x40020088
 80043a0:	400200a0 	.word	0x400200a0
 80043a4:	400200b8 	.word	0x400200b8
 80043a8:	40020410 	.word	0x40020410
 80043ac:	40020428 	.word	0x40020428
 80043b0:	40020440 	.word	0x40020440
 80043b4:	40020458 	.word	0x40020458
 80043b8:	40020470 	.word	0x40020470
 80043bc:	40020488 	.word	0x40020488
 80043c0:	400204a0 	.word	0x400204a0
 80043c4:	400204b8 	.word	0x400204b8

080043c8 <HAL_DMA_GetError>:
  * @param  hdma : pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Stream.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(const DMA_HandleTypeDef *hdma)
{
 80043c8:	b480      	push	{r7}
 80043ca:	b083      	sub	sp, #12
 80043cc:	af00      	add	r7, sp, #0
 80043ce:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 80043d0:	687b      	ldr	r3, [r7, #4]
 80043d2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
}
 80043d4:	4618      	mov	r0, r3
 80043d6:	370c      	adds	r7, #12
 80043d8:	46bd      	mov	sp, r7
 80043da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043de:	4770      	bx	lr

080043e0 <DMA_SetConfig>:
  * @param  DstAddress: The destination memory Buffer address
  * @param  DataLength: The length of data to be transferred from source to destination
  * @retval None
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 80043e0:	b480      	push	{r7}
 80043e2:	b087      	sub	sp, #28
 80043e4:	af00      	add	r7, sp, #0
 80043e6:	60f8      	str	r0, [r7, #12]
 80043e8:	60b9      	str	r1, [r7, #8]
 80043ea:	607a      	str	r2, [r7, #4]
 80043ec:	603b      	str	r3, [r7, #0]
  /* calculate DMA base and stream number */
  DMA_Base_Registers  *regs_dma  = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80043ee:	68fb      	ldr	r3, [r7, #12]
 80043f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043f2:	617b      	str	r3, [r7, #20]
  BDMA_Base_Registers *regs_bdma = (BDMA_Base_Registers *)hdma->StreamBaseAddress;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80043f8:	613b      	str	r3, [r7, #16]

  if(IS_DMA_DMAMUX_ALL_INSTANCE(hdma->Instance) != 0U) /* No DMAMUX available for BDMA1 */
 80043fa:	68fb      	ldr	r3, [r7, #12]
 80043fc:	681b      	ldr	r3, [r3, #0]
 80043fe:	4a7f      	ldr	r2, [pc, #508]	@ (80045fc <DMA_SetConfig+0x21c>)
 8004400:	4293      	cmp	r3, r2
 8004402:	d072      	beq.n	80044ea <DMA_SetConfig+0x10a>
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	4a7d      	ldr	r2, [pc, #500]	@ (8004600 <DMA_SetConfig+0x220>)
 800440a:	4293      	cmp	r3, r2
 800440c:	d06d      	beq.n	80044ea <DMA_SetConfig+0x10a>
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	4a7c      	ldr	r2, [pc, #496]	@ (8004604 <DMA_SetConfig+0x224>)
 8004414:	4293      	cmp	r3, r2
 8004416:	d068      	beq.n	80044ea <DMA_SetConfig+0x10a>
 8004418:	68fb      	ldr	r3, [r7, #12]
 800441a:	681b      	ldr	r3, [r3, #0]
 800441c:	4a7a      	ldr	r2, [pc, #488]	@ (8004608 <DMA_SetConfig+0x228>)
 800441e:	4293      	cmp	r3, r2
 8004420:	d063      	beq.n	80044ea <DMA_SetConfig+0x10a>
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	4a79      	ldr	r2, [pc, #484]	@ (800460c <DMA_SetConfig+0x22c>)
 8004428:	4293      	cmp	r3, r2
 800442a:	d05e      	beq.n	80044ea <DMA_SetConfig+0x10a>
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	681b      	ldr	r3, [r3, #0]
 8004430:	4a77      	ldr	r2, [pc, #476]	@ (8004610 <DMA_SetConfig+0x230>)
 8004432:	4293      	cmp	r3, r2
 8004434:	d059      	beq.n	80044ea <DMA_SetConfig+0x10a>
 8004436:	68fb      	ldr	r3, [r7, #12]
 8004438:	681b      	ldr	r3, [r3, #0]
 800443a:	4a76      	ldr	r2, [pc, #472]	@ (8004614 <DMA_SetConfig+0x234>)
 800443c:	4293      	cmp	r3, r2
 800443e:	d054      	beq.n	80044ea <DMA_SetConfig+0x10a>
 8004440:	68fb      	ldr	r3, [r7, #12]
 8004442:	681b      	ldr	r3, [r3, #0]
 8004444:	4a74      	ldr	r2, [pc, #464]	@ (8004618 <DMA_SetConfig+0x238>)
 8004446:	4293      	cmp	r3, r2
 8004448:	d04f      	beq.n	80044ea <DMA_SetConfig+0x10a>
 800444a:	68fb      	ldr	r3, [r7, #12]
 800444c:	681b      	ldr	r3, [r3, #0]
 800444e:	4a73      	ldr	r2, [pc, #460]	@ (800461c <DMA_SetConfig+0x23c>)
 8004450:	4293      	cmp	r3, r2
 8004452:	d04a      	beq.n	80044ea <DMA_SetConfig+0x10a>
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	4a71      	ldr	r2, [pc, #452]	@ (8004620 <DMA_SetConfig+0x240>)
 800445a:	4293      	cmp	r3, r2
 800445c:	d045      	beq.n	80044ea <DMA_SetConfig+0x10a>
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	4a70      	ldr	r2, [pc, #448]	@ (8004624 <DMA_SetConfig+0x244>)
 8004464:	4293      	cmp	r3, r2
 8004466:	d040      	beq.n	80044ea <DMA_SetConfig+0x10a>
 8004468:	68fb      	ldr	r3, [r7, #12]
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	4a6e      	ldr	r2, [pc, #440]	@ (8004628 <DMA_SetConfig+0x248>)
 800446e:	4293      	cmp	r3, r2
 8004470:	d03b      	beq.n	80044ea <DMA_SetConfig+0x10a>
 8004472:	68fb      	ldr	r3, [r7, #12]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	4a6d      	ldr	r2, [pc, #436]	@ (800462c <DMA_SetConfig+0x24c>)
 8004478:	4293      	cmp	r3, r2
 800447a:	d036      	beq.n	80044ea <DMA_SetConfig+0x10a>
 800447c:	68fb      	ldr	r3, [r7, #12]
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	4a6b      	ldr	r2, [pc, #428]	@ (8004630 <DMA_SetConfig+0x250>)
 8004482:	4293      	cmp	r3, r2
 8004484:	d031      	beq.n	80044ea <DMA_SetConfig+0x10a>
 8004486:	68fb      	ldr	r3, [r7, #12]
 8004488:	681b      	ldr	r3, [r3, #0]
 800448a:	4a6a      	ldr	r2, [pc, #424]	@ (8004634 <DMA_SetConfig+0x254>)
 800448c:	4293      	cmp	r3, r2
 800448e:	d02c      	beq.n	80044ea <DMA_SetConfig+0x10a>
 8004490:	68fb      	ldr	r3, [r7, #12]
 8004492:	681b      	ldr	r3, [r3, #0]
 8004494:	4a68      	ldr	r2, [pc, #416]	@ (8004638 <DMA_SetConfig+0x258>)
 8004496:	4293      	cmp	r3, r2
 8004498:	d027      	beq.n	80044ea <DMA_SetConfig+0x10a>
 800449a:	68fb      	ldr	r3, [r7, #12]
 800449c:	681b      	ldr	r3, [r3, #0]
 800449e:	4a67      	ldr	r2, [pc, #412]	@ (800463c <DMA_SetConfig+0x25c>)
 80044a0:	4293      	cmp	r3, r2
 80044a2:	d022      	beq.n	80044ea <DMA_SetConfig+0x10a>
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	681b      	ldr	r3, [r3, #0]
 80044a8:	4a65      	ldr	r2, [pc, #404]	@ (8004640 <DMA_SetConfig+0x260>)
 80044aa:	4293      	cmp	r3, r2
 80044ac:	d01d      	beq.n	80044ea <DMA_SetConfig+0x10a>
 80044ae:	68fb      	ldr	r3, [r7, #12]
 80044b0:	681b      	ldr	r3, [r3, #0]
 80044b2:	4a64      	ldr	r2, [pc, #400]	@ (8004644 <DMA_SetConfig+0x264>)
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d018      	beq.n	80044ea <DMA_SetConfig+0x10a>
 80044b8:	68fb      	ldr	r3, [r7, #12]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4a62      	ldr	r2, [pc, #392]	@ (8004648 <DMA_SetConfig+0x268>)
 80044be:	4293      	cmp	r3, r2
 80044c0:	d013      	beq.n	80044ea <DMA_SetConfig+0x10a>
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	4a61      	ldr	r2, [pc, #388]	@ (800464c <DMA_SetConfig+0x26c>)
 80044c8:	4293      	cmp	r3, r2
 80044ca:	d00e      	beq.n	80044ea <DMA_SetConfig+0x10a>
 80044cc:	68fb      	ldr	r3, [r7, #12]
 80044ce:	681b      	ldr	r3, [r3, #0]
 80044d0:	4a5f      	ldr	r2, [pc, #380]	@ (8004650 <DMA_SetConfig+0x270>)
 80044d2:	4293      	cmp	r3, r2
 80044d4:	d009      	beq.n	80044ea <DMA_SetConfig+0x10a>
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	4a5e      	ldr	r2, [pc, #376]	@ (8004654 <DMA_SetConfig+0x274>)
 80044dc:	4293      	cmp	r3, r2
 80044de:	d004      	beq.n	80044ea <DMA_SetConfig+0x10a>
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	681b      	ldr	r3, [r3, #0]
 80044e4:	4a5c      	ldr	r2, [pc, #368]	@ (8004658 <DMA_SetConfig+0x278>)
 80044e6:	4293      	cmp	r3, r2
 80044e8:	d101      	bne.n	80044ee <DMA_SetConfig+0x10e>
 80044ea:	2301      	movs	r3, #1
 80044ec:	e000      	b.n	80044f0 <DMA_SetConfig+0x110>
 80044ee:	2300      	movs	r3, #0
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d00d      	beq.n	8004510 <DMA_SetConfig+0x130>
  {
    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80044f4:	68fb      	ldr	r3, [r7, #12]
 80044f6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 80044f8:	68fa      	ldr	r2, [r7, #12]
 80044fa:	6e92      	ldr	r2, [r2, #104]	@ 0x68
 80044fc:	605a      	str	r2, [r3, #4]

    if(hdma->DMAmuxRequestGen != 0U)
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8004502:	2b00      	cmp	r3, #0
 8004504:	d004      	beq.n	8004510 <DMA_SetConfig+0x130>
    {
      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004506:	68fb      	ldr	r3, [r7, #12]
 8004508:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800450a:	68fa      	ldr	r2, [r7, #12]
 800450c:	6f52      	ldr	r2, [r2, #116]	@ 0x74
 800450e:	605a      	str	r2, [r3, #4]
    }
  }

  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004510:	68fb      	ldr	r3, [r7, #12]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	4a39      	ldr	r2, [pc, #228]	@ (80045fc <DMA_SetConfig+0x21c>)
 8004516:	4293      	cmp	r3, r2
 8004518:	d04a      	beq.n	80045b0 <DMA_SetConfig+0x1d0>
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	4a38      	ldr	r2, [pc, #224]	@ (8004600 <DMA_SetConfig+0x220>)
 8004520:	4293      	cmp	r3, r2
 8004522:	d045      	beq.n	80045b0 <DMA_SetConfig+0x1d0>
 8004524:	68fb      	ldr	r3, [r7, #12]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	4a36      	ldr	r2, [pc, #216]	@ (8004604 <DMA_SetConfig+0x224>)
 800452a:	4293      	cmp	r3, r2
 800452c:	d040      	beq.n	80045b0 <DMA_SetConfig+0x1d0>
 800452e:	68fb      	ldr	r3, [r7, #12]
 8004530:	681b      	ldr	r3, [r3, #0]
 8004532:	4a35      	ldr	r2, [pc, #212]	@ (8004608 <DMA_SetConfig+0x228>)
 8004534:	4293      	cmp	r3, r2
 8004536:	d03b      	beq.n	80045b0 <DMA_SetConfig+0x1d0>
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	4a33      	ldr	r2, [pc, #204]	@ (800460c <DMA_SetConfig+0x22c>)
 800453e:	4293      	cmp	r3, r2
 8004540:	d036      	beq.n	80045b0 <DMA_SetConfig+0x1d0>
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	4a32      	ldr	r2, [pc, #200]	@ (8004610 <DMA_SetConfig+0x230>)
 8004548:	4293      	cmp	r3, r2
 800454a:	d031      	beq.n	80045b0 <DMA_SetConfig+0x1d0>
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	681b      	ldr	r3, [r3, #0]
 8004550:	4a30      	ldr	r2, [pc, #192]	@ (8004614 <DMA_SetConfig+0x234>)
 8004552:	4293      	cmp	r3, r2
 8004554:	d02c      	beq.n	80045b0 <DMA_SetConfig+0x1d0>
 8004556:	68fb      	ldr	r3, [r7, #12]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	4a2f      	ldr	r2, [pc, #188]	@ (8004618 <DMA_SetConfig+0x238>)
 800455c:	4293      	cmp	r3, r2
 800455e:	d027      	beq.n	80045b0 <DMA_SetConfig+0x1d0>
 8004560:	68fb      	ldr	r3, [r7, #12]
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	4a2d      	ldr	r2, [pc, #180]	@ (800461c <DMA_SetConfig+0x23c>)
 8004566:	4293      	cmp	r3, r2
 8004568:	d022      	beq.n	80045b0 <DMA_SetConfig+0x1d0>
 800456a:	68fb      	ldr	r3, [r7, #12]
 800456c:	681b      	ldr	r3, [r3, #0]
 800456e:	4a2c      	ldr	r2, [pc, #176]	@ (8004620 <DMA_SetConfig+0x240>)
 8004570:	4293      	cmp	r3, r2
 8004572:	d01d      	beq.n	80045b0 <DMA_SetConfig+0x1d0>
 8004574:	68fb      	ldr	r3, [r7, #12]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4a2a      	ldr	r2, [pc, #168]	@ (8004624 <DMA_SetConfig+0x244>)
 800457a:	4293      	cmp	r3, r2
 800457c:	d018      	beq.n	80045b0 <DMA_SetConfig+0x1d0>
 800457e:	68fb      	ldr	r3, [r7, #12]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4a29      	ldr	r2, [pc, #164]	@ (8004628 <DMA_SetConfig+0x248>)
 8004584:	4293      	cmp	r3, r2
 8004586:	d013      	beq.n	80045b0 <DMA_SetConfig+0x1d0>
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	681b      	ldr	r3, [r3, #0]
 800458c:	4a27      	ldr	r2, [pc, #156]	@ (800462c <DMA_SetConfig+0x24c>)
 800458e:	4293      	cmp	r3, r2
 8004590:	d00e      	beq.n	80045b0 <DMA_SetConfig+0x1d0>
 8004592:	68fb      	ldr	r3, [r7, #12]
 8004594:	681b      	ldr	r3, [r3, #0]
 8004596:	4a26      	ldr	r2, [pc, #152]	@ (8004630 <DMA_SetConfig+0x250>)
 8004598:	4293      	cmp	r3, r2
 800459a:	d009      	beq.n	80045b0 <DMA_SetConfig+0x1d0>
 800459c:	68fb      	ldr	r3, [r7, #12]
 800459e:	681b      	ldr	r3, [r3, #0]
 80045a0:	4a24      	ldr	r2, [pc, #144]	@ (8004634 <DMA_SetConfig+0x254>)
 80045a2:	4293      	cmp	r3, r2
 80045a4:	d004      	beq.n	80045b0 <DMA_SetConfig+0x1d0>
 80045a6:	68fb      	ldr	r3, [r7, #12]
 80045a8:	681b      	ldr	r3, [r3, #0]
 80045aa:	4a23      	ldr	r2, [pc, #140]	@ (8004638 <DMA_SetConfig+0x258>)
 80045ac:	4293      	cmp	r3, r2
 80045ae:	d101      	bne.n	80045b4 <DMA_SetConfig+0x1d4>
 80045b0:	2301      	movs	r3, #1
 80045b2:	e000      	b.n	80045b6 <DMA_SetConfig+0x1d6>
 80045b4:	2300      	movs	r3, #0
 80045b6:	2b00      	cmp	r3, #0
 80045b8:	d059      	beq.n	800466e <DMA_SetConfig+0x28e>
  {
    /* Clear all interrupt flags at correct offset within the register */
    regs_dma->IFCR = 0x3FUL << (hdma->StreamIndex & 0x1FU);
 80045ba:	68fb      	ldr	r3, [r7, #12]
 80045bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80045be:	f003 031f 	and.w	r3, r3, #31
 80045c2:	223f      	movs	r2, #63	@ 0x3f
 80045c4:	409a      	lsls	r2, r3
 80045c6:	697b      	ldr	r3, [r7, #20]
 80045c8:	609a      	str	r2, [r3, #8]

    /* Clear DBM bit */
    ((DMA_Stream_TypeDef *)hdma->Instance)->CR &= (uint32_t)(~DMA_SxCR_DBM);
 80045ca:	68fb      	ldr	r3, [r7, #12]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	681a      	ldr	r2, [r3, #0]
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	681b      	ldr	r3, [r3, #0]
 80045d4:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 80045d8:	601a      	str	r2, [r3, #0]

    /* Configure DMA Stream data length */
    ((DMA_Stream_TypeDef *)hdma->Instance)->NDTR = DataLength;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	681b      	ldr	r3, [r3, #0]
 80045de:	683a      	ldr	r2, [r7, #0]
 80045e0:	605a      	str	r2, [r3, #4]

    /* Peripheral to Memory */
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	689b      	ldr	r3, [r3, #8]
 80045e6:	2b40      	cmp	r3, #64	@ 0x40
 80045e8:	d138      	bne.n	800465c <DMA_SetConfig+0x27c>
    {
      /* Configure DMA Stream destination address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = DstAddress;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	687a      	ldr	r2, [r7, #4]
 80045f0:	609a      	str	r2, [r3, #8]

      /* Configure DMA Stream source address */
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = SrcAddress;
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	681b      	ldr	r3, [r3, #0]
 80045f6:	68ba      	ldr	r2, [r7, #8]
 80045f8:	60da      	str	r2, [r3, #12]
  }
  else
  {
    /* Nothing To Do */
  }
}
 80045fa:	e086      	b.n	800470a <DMA_SetConfig+0x32a>
 80045fc:	40020010 	.word	0x40020010
 8004600:	40020028 	.word	0x40020028
 8004604:	40020040 	.word	0x40020040
 8004608:	40020058 	.word	0x40020058
 800460c:	40020070 	.word	0x40020070
 8004610:	40020088 	.word	0x40020088
 8004614:	400200a0 	.word	0x400200a0
 8004618:	400200b8 	.word	0x400200b8
 800461c:	40020410 	.word	0x40020410
 8004620:	40020428 	.word	0x40020428
 8004624:	40020440 	.word	0x40020440
 8004628:	40020458 	.word	0x40020458
 800462c:	40020470 	.word	0x40020470
 8004630:	40020488 	.word	0x40020488
 8004634:	400204a0 	.word	0x400204a0
 8004638:	400204b8 	.word	0x400204b8
 800463c:	58025408 	.word	0x58025408
 8004640:	5802541c 	.word	0x5802541c
 8004644:	58025430 	.word	0x58025430
 8004648:	58025444 	.word	0x58025444
 800464c:	58025458 	.word	0x58025458
 8004650:	5802546c 	.word	0x5802546c
 8004654:	58025480 	.word	0x58025480
 8004658:	58025494 	.word	0x58025494
      ((DMA_Stream_TypeDef *)hdma->Instance)->PAR = SrcAddress;
 800465c:	68fb      	ldr	r3, [r7, #12]
 800465e:	681b      	ldr	r3, [r3, #0]
 8004660:	68ba      	ldr	r2, [r7, #8]
 8004662:	609a      	str	r2, [r3, #8]
      ((DMA_Stream_TypeDef *)hdma->Instance)->M0AR = DstAddress;
 8004664:	68fb      	ldr	r3, [r7, #12]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	60da      	str	r2, [r3, #12]
}
 800466c:	e04d      	b.n	800470a <DMA_SetConfig+0x32a>
  else if(IS_BDMA_CHANNEL_INSTANCE(hdma->Instance) != 0U) /* BDMA instance(s) */
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	681b      	ldr	r3, [r3, #0]
 8004672:	4a29      	ldr	r2, [pc, #164]	@ (8004718 <DMA_SetConfig+0x338>)
 8004674:	4293      	cmp	r3, r2
 8004676:	d022      	beq.n	80046be <DMA_SetConfig+0x2de>
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	4a27      	ldr	r2, [pc, #156]	@ (800471c <DMA_SetConfig+0x33c>)
 800467e:	4293      	cmp	r3, r2
 8004680:	d01d      	beq.n	80046be <DMA_SetConfig+0x2de>
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	681b      	ldr	r3, [r3, #0]
 8004686:	4a26      	ldr	r2, [pc, #152]	@ (8004720 <DMA_SetConfig+0x340>)
 8004688:	4293      	cmp	r3, r2
 800468a:	d018      	beq.n	80046be <DMA_SetConfig+0x2de>
 800468c:	68fb      	ldr	r3, [r7, #12]
 800468e:	681b      	ldr	r3, [r3, #0]
 8004690:	4a24      	ldr	r2, [pc, #144]	@ (8004724 <DMA_SetConfig+0x344>)
 8004692:	4293      	cmp	r3, r2
 8004694:	d013      	beq.n	80046be <DMA_SetConfig+0x2de>
 8004696:	68fb      	ldr	r3, [r7, #12]
 8004698:	681b      	ldr	r3, [r3, #0]
 800469a:	4a23      	ldr	r2, [pc, #140]	@ (8004728 <DMA_SetConfig+0x348>)
 800469c:	4293      	cmp	r3, r2
 800469e:	d00e      	beq.n	80046be <DMA_SetConfig+0x2de>
 80046a0:	68fb      	ldr	r3, [r7, #12]
 80046a2:	681b      	ldr	r3, [r3, #0]
 80046a4:	4a21      	ldr	r2, [pc, #132]	@ (800472c <DMA_SetConfig+0x34c>)
 80046a6:	4293      	cmp	r3, r2
 80046a8:	d009      	beq.n	80046be <DMA_SetConfig+0x2de>
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	681b      	ldr	r3, [r3, #0]
 80046ae:	4a20      	ldr	r2, [pc, #128]	@ (8004730 <DMA_SetConfig+0x350>)
 80046b0:	4293      	cmp	r3, r2
 80046b2:	d004      	beq.n	80046be <DMA_SetConfig+0x2de>
 80046b4:	68fb      	ldr	r3, [r7, #12]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	4a1e      	ldr	r2, [pc, #120]	@ (8004734 <DMA_SetConfig+0x354>)
 80046ba:	4293      	cmp	r3, r2
 80046bc:	d101      	bne.n	80046c2 <DMA_SetConfig+0x2e2>
 80046be:	2301      	movs	r3, #1
 80046c0:	e000      	b.n	80046c4 <DMA_SetConfig+0x2e4>
 80046c2:	2300      	movs	r3, #0
 80046c4:	2b00      	cmp	r3, #0
 80046c6:	d020      	beq.n	800470a <DMA_SetConfig+0x32a>
    regs_bdma->IFCR = (BDMA_ISR_GIF0) << (hdma->StreamIndex & 0x1FU);
 80046c8:	68fb      	ldr	r3, [r7, #12]
 80046ca:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80046cc:	f003 031f 	and.w	r3, r3, #31
 80046d0:	2201      	movs	r2, #1
 80046d2:	409a      	lsls	r2, r3
 80046d4:	693b      	ldr	r3, [r7, #16]
 80046d6:	605a      	str	r2, [r3, #4]
    ((BDMA_Channel_TypeDef *)hdma->Instance)->CNDTR = DataLength;
 80046d8:	68fb      	ldr	r3, [r7, #12]
 80046da:	681b      	ldr	r3, [r3, #0]
 80046dc:	683a      	ldr	r2, [r7, #0]
 80046de:	605a      	str	r2, [r3, #4]
    if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 80046e0:	68fb      	ldr	r3, [r7, #12]
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	2b40      	cmp	r3, #64	@ 0x40
 80046e6:	d108      	bne.n	80046fa <DMA_SetConfig+0x31a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = DstAddress;
 80046e8:	68fb      	ldr	r3, [r7, #12]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	687a      	ldr	r2, [r7, #4]
 80046ee:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = SrcAddress;
 80046f0:	68fb      	ldr	r3, [r7, #12]
 80046f2:	681b      	ldr	r3, [r3, #0]
 80046f4:	68ba      	ldr	r2, [r7, #8]
 80046f6:	60da      	str	r2, [r3, #12]
}
 80046f8:	e007      	b.n	800470a <DMA_SetConfig+0x32a>
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CPAR = SrcAddress;
 80046fa:	68fb      	ldr	r3, [r7, #12]
 80046fc:	681b      	ldr	r3, [r3, #0]
 80046fe:	68ba      	ldr	r2, [r7, #8]
 8004700:	609a      	str	r2, [r3, #8]
      ((BDMA_Channel_TypeDef *)hdma->Instance)->CM0AR = DstAddress;
 8004702:	68fb      	ldr	r3, [r7, #12]
 8004704:	681b      	ldr	r3, [r3, #0]
 8004706:	687a      	ldr	r2, [r7, #4]
 8004708:	60da      	str	r2, [r3, #12]
}
 800470a:	bf00      	nop
 800470c:	371c      	adds	r7, #28
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr
 8004716:	bf00      	nop
 8004718:	58025408 	.word	0x58025408
 800471c:	5802541c 	.word	0x5802541c
 8004720:	58025430 	.word	0x58025430
 8004724:	58025444 	.word	0x58025444
 8004728:	58025458 	.word	0x58025458
 800472c:	5802546c 	.word	0x5802546c
 8004730:	58025480 	.word	0x58025480
 8004734:	58025494 	.word	0x58025494

08004738 <DMA_CalcBaseAndBitshift>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8004738:	b480      	push	{r7}
 800473a:	b085      	sub	sp, #20
 800473c:	af00      	add	r7, sp, #0
 800473e:	6078      	str	r0, [r7, #4]
  if(IS_DMA_STREAM_INSTANCE(hdma->Instance) != 0U) /* DMA1 or DMA2 instance */
 8004740:	687b      	ldr	r3, [r7, #4]
 8004742:	681b      	ldr	r3, [r3, #0]
 8004744:	4a42      	ldr	r2, [pc, #264]	@ (8004850 <DMA_CalcBaseAndBitshift+0x118>)
 8004746:	4293      	cmp	r3, r2
 8004748:	d04a      	beq.n	80047e0 <DMA_CalcBaseAndBitshift+0xa8>
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	681b      	ldr	r3, [r3, #0]
 800474e:	4a41      	ldr	r2, [pc, #260]	@ (8004854 <DMA_CalcBaseAndBitshift+0x11c>)
 8004750:	4293      	cmp	r3, r2
 8004752:	d045      	beq.n	80047e0 <DMA_CalcBaseAndBitshift+0xa8>
 8004754:	687b      	ldr	r3, [r7, #4]
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	4a3f      	ldr	r2, [pc, #252]	@ (8004858 <DMA_CalcBaseAndBitshift+0x120>)
 800475a:	4293      	cmp	r3, r2
 800475c:	d040      	beq.n	80047e0 <DMA_CalcBaseAndBitshift+0xa8>
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	681b      	ldr	r3, [r3, #0]
 8004762:	4a3e      	ldr	r2, [pc, #248]	@ (800485c <DMA_CalcBaseAndBitshift+0x124>)
 8004764:	4293      	cmp	r3, r2
 8004766:	d03b      	beq.n	80047e0 <DMA_CalcBaseAndBitshift+0xa8>
 8004768:	687b      	ldr	r3, [r7, #4]
 800476a:	681b      	ldr	r3, [r3, #0]
 800476c:	4a3c      	ldr	r2, [pc, #240]	@ (8004860 <DMA_CalcBaseAndBitshift+0x128>)
 800476e:	4293      	cmp	r3, r2
 8004770:	d036      	beq.n	80047e0 <DMA_CalcBaseAndBitshift+0xa8>
 8004772:	687b      	ldr	r3, [r7, #4]
 8004774:	681b      	ldr	r3, [r3, #0]
 8004776:	4a3b      	ldr	r2, [pc, #236]	@ (8004864 <DMA_CalcBaseAndBitshift+0x12c>)
 8004778:	4293      	cmp	r3, r2
 800477a:	d031      	beq.n	80047e0 <DMA_CalcBaseAndBitshift+0xa8>
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	4a39      	ldr	r2, [pc, #228]	@ (8004868 <DMA_CalcBaseAndBitshift+0x130>)
 8004782:	4293      	cmp	r3, r2
 8004784:	d02c      	beq.n	80047e0 <DMA_CalcBaseAndBitshift+0xa8>
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	4a38      	ldr	r2, [pc, #224]	@ (800486c <DMA_CalcBaseAndBitshift+0x134>)
 800478c:	4293      	cmp	r3, r2
 800478e:	d027      	beq.n	80047e0 <DMA_CalcBaseAndBitshift+0xa8>
 8004790:	687b      	ldr	r3, [r7, #4]
 8004792:	681b      	ldr	r3, [r3, #0]
 8004794:	4a36      	ldr	r2, [pc, #216]	@ (8004870 <DMA_CalcBaseAndBitshift+0x138>)
 8004796:	4293      	cmp	r3, r2
 8004798:	d022      	beq.n	80047e0 <DMA_CalcBaseAndBitshift+0xa8>
 800479a:	687b      	ldr	r3, [r7, #4]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	4a35      	ldr	r2, [pc, #212]	@ (8004874 <DMA_CalcBaseAndBitshift+0x13c>)
 80047a0:	4293      	cmp	r3, r2
 80047a2:	d01d      	beq.n	80047e0 <DMA_CalcBaseAndBitshift+0xa8>
 80047a4:	687b      	ldr	r3, [r7, #4]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	4a33      	ldr	r2, [pc, #204]	@ (8004878 <DMA_CalcBaseAndBitshift+0x140>)
 80047aa:	4293      	cmp	r3, r2
 80047ac:	d018      	beq.n	80047e0 <DMA_CalcBaseAndBitshift+0xa8>
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	4a32      	ldr	r2, [pc, #200]	@ (800487c <DMA_CalcBaseAndBitshift+0x144>)
 80047b4:	4293      	cmp	r3, r2
 80047b6:	d013      	beq.n	80047e0 <DMA_CalcBaseAndBitshift+0xa8>
 80047b8:	687b      	ldr	r3, [r7, #4]
 80047ba:	681b      	ldr	r3, [r3, #0]
 80047bc:	4a30      	ldr	r2, [pc, #192]	@ (8004880 <DMA_CalcBaseAndBitshift+0x148>)
 80047be:	4293      	cmp	r3, r2
 80047c0:	d00e      	beq.n	80047e0 <DMA_CalcBaseAndBitshift+0xa8>
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	681b      	ldr	r3, [r3, #0]
 80047c6:	4a2f      	ldr	r2, [pc, #188]	@ (8004884 <DMA_CalcBaseAndBitshift+0x14c>)
 80047c8:	4293      	cmp	r3, r2
 80047ca:	d009      	beq.n	80047e0 <DMA_CalcBaseAndBitshift+0xa8>
 80047cc:	687b      	ldr	r3, [r7, #4]
 80047ce:	681b      	ldr	r3, [r3, #0]
 80047d0:	4a2d      	ldr	r2, [pc, #180]	@ (8004888 <DMA_CalcBaseAndBitshift+0x150>)
 80047d2:	4293      	cmp	r3, r2
 80047d4:	d004      	beq.n	80047e0 <DMA_CalcBaseAndBitshift+0xa8>
 80047d6:	687b      	ldr	r3, [r7, #4]
 80047d8:	681b      	ldr	r3, [r3, #0]
 80047da:	4a2c      	ldr	r2, [pc, #176]	@ (800488c <DMA_CalcBaseAndBitshift+0x154>)
 80047dc:	4293      	cmp	r3, r2
 80047de:	d101      	bne.n	80047e4 <DMA_CalcBaseAndBitshift+0xac>
 80047e0:	2301      	movs	r3, #1
 80047e2:	e000      	b.n	80047e6 <DMA_CalcBaseAndBitshift+0xae>
 80047e4:	2300      	movs	r3, #0
 80047e6:	2b00      	cmp	r3, #0
 80047e8:	d024      	beq.n	8004834 <DMA_CalcBaseAndBitshift+0xfc>
  {
    uint32_t stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	b2db      	uxtb	r3, r3
 80047f0:	3b10      	subs	r3, #16
 80047f2:	4a27      	ldr	r2, [pc, #156]	@ (8004890 <DMA_CalcBaseAndBitshift+0x158>)
 80047f4:	fba2 2303 	umull	r2, r3, r2, r3
 80047f8:	091b      	lsrs	r3, r3, #4
 80047fa:	60fb      	str	r3, [r7, #12]

    /* lookup table for necessary bitshift of flags within status registers */
    static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
    hdma->StreamIndex = flagBitshiftOffset[stream_number & 0x7U];
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	f003 0307 	and.w	r3, r3, #7
 8004802:	4a24      	ldr	r2, [pc, #144]	@ (8004894 <DMA_CalcBaseAndBitshift+0x15c>)
 8004804:	5cd3      	ldrb	r3, [r2, r3]
 8004806:	461a      	mov	r2, r3
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	65da      	str	r2, [r3, #92]	@ 0x5c

    if (stream_number > 3U)
 800480c:	68fb      	ldr	r3, [r7, #12]
 800480e:	2b03      	cmp	r3, #3
 8004810:	d908      	bls.n	8004824 <DMA_CalcBaseAndBitshift+0xec>
    {
      /* return pointer to HISR and HIFCR */
      hdma->StreamBaseAddress = (((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU)) + 4U);
 8004812:	687b      	ldr	r3, [r7, #4]
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	461a      	mov	r2, r3
 8004818:	4b1f      	ldr	r3, [pc, #124]	@ (8004898 <DMA_CalcBaseAndBitshift+0x160>)
 800481a:	4013      	ands	r3, r2
 800481c:	1d1a      	adds	r2, r3, #4
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	659a      	str	r2, [r3, #88]	@ 0x58
 8004822:	e00d      	b.n	8004840 <DMA_CalcBaseAndBitshift+0x108>
    }
    else
    {
      /* return pointer to LISR and LIFCR */
      hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0x3FFU));
 8004824:	687b      	ldr	r3, [r7, #4]
 8004826:	681b      	ldr	r3, [r3, #0]
 8004828:	461a      	mov	r2, r3
 800482a:	4b1b      	ldr	r3, [pc, #108]	@ (8004898 <DMA_CalcBaseAndBitshift+0x160>)
 800482c:	4013      	ands	r3, r2
 800482e:	687a      	ldr	r2, [r7, #4]
 8004830:	6593      	str	r3, [r2, #88]	@ 0x58
 8004832:	e005      	b.n	8004840 <DMA_CalcBaseAndBitshift+0x108>
    }
  }
  else /* BDMA instance(s) */
  {
    /* return pointer to ISR and IFCR */
    hdma->StreamBaseAddress = ((uint32_t)((uint32_t*)hdma->Instance) & (uint32_t)(~0xFFU));
 8004834:	687b      	ldr	r3, [r7, #4]
 8004836:	681b      	ldr	r3, [r3, #0]
 8004838:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	659a      	str	r2, [r3, #88]	@ 0x58
  }

  return hdma->StreamBaseAddress;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8004844:	4618      	mov	r0, r3
 8004846:	3714      	adds	r7, #20
 8004848:	46bd      	mov	sp, r7
 800484a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800484e:	4770      	bx	lr
 8004850:	40020010 	.word	0x40020010
 8004854:	40020028 	.word	0x40020028
 8004858:	40020040 	.word	0x40020040
 800485c:	40020058 	.word	0x40020058
 8004860:	40020070 	.word	0x40020070
 8004864:	40020088 	.word	0x40020088
 8004868:	400200a0 	.word	0x400200a0
 800486c:	400200b8 	.word	0x400200b8
 8004870:	40020410 	.word	0x40020410
 8004874:	40020428 	.word	0x40020428
 8004878:	40020440 	.word	0x40020440
 800487c:	40020458 	.word	0x40020458
 8004880:	40020470 	.word	0x40020470
 8004884:	40020488 	.word	0x40020488
 8004888:	400204a0 	.word	0x400204a0
 800488c:	400204b8 	.word	0x400204b8
 8004890:	aaaaaaab 	.word	0xaaaaaaab
 8004894:	08009d5c 	.word	0x08009d5c
 8004898:	fffffc00 	.word	0xfffffc00

0800489c <DMA_CheckFifoParam>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(const DMA_HandleTypeDef *hdma)
{
 800489c:	b480      	push	{r7}
 800489e:	b085      	sub	sp, #20
 80048a0:	af00      	add	r7, sp, #0
 80048a2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80048a4:	2300      	movs	r3, #0
 80048a6:	73fb      	strb	r3, [r7, #15]

  /* Memory Data size equal to Byte */
  if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	699b      	ldr	r3, [r3, #24]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d120      	bne.n	80048f2 <DMA_CheckFifoParam+0x56>
  {
    switch (hdma->Init.FIFOThreshold)
 80048b0:	687b      	ldr	r3, [r7, #4]
 80048b2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80048b4:	2b03      	cmp	r3, #3
 80048b6:	d858      	bhi.n	800496a <DMA_CheckFifoParam+0xce>
 80048b8:	a201      	add	r2, pc, #4	@ (adr r2, 80048c0 <DMA_CheckFifoParam+0x24>)
 80048ba:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80048be:	bf00      	nop
 80048c0:	080048d1 	.word	0x080048d1
 80048c4:	080048e3 	.word	0x080048e3
 80048c8:	080048d1 	.word	0x080048d1
 80048cc:	0800496b 	.word	0x0800496b
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:

        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80048d0:	687b      	ldr	r3, [r7, #4]
 80048d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048d4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80048d8:	2b00      	cmp	r3, #0
 80048da:	d048      	beq.n	800496e <DMA_CheckFifoParam+0xd2>
        {
          status = HAL_ERROR;
 80048dc:	2301      	movs	r3, #1
 80048de:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80048e0:	e045      	b.n	800496e <DMA_CheckFifoParam+0xd2>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 80048e2:	687b      	ldr	r3, [r7, #4]
 80048e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80048e6:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 80048ea:	d142      	bne.n	8004972 <DMA_CheckFifoParam+0xd6>
        {
          status = HAL_ERROR;
 80048ec:	2301      	movs	r3, #1
 80048ee:	73fb      	strb	r3, [r7, #15]
        }
        break;
 80048f0:	e03f      	b.n	8004972 <DMA_CheckFifoParam+0xd6>
        break;
    }
  }

  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 80048f2:	687b      	ldr	r3, [r7, #4]
 80048f4:	699b      	ldr	r3, [r3, #24]
 80048f6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80048fa:	d123      	bne.n	8004944 <DMA_CheckFifoParam+0xa8>
  {
    switch (hdma->Init.FIFOThreshold)
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004900:	2b03      	cmp	r3, #3
 8004902:	d838      	bhi.n	8004976 <DMA_CheckFifoParam+0xda>
 8004904:	a201      	add	r2, pc, #4	@ (adr r2, 800490c <DMA_CheckFifoParam+0x70>)
 8004906:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800490a:	bf00      	nop
 800490c:	0800491d 	.word	0x0800491d
 8004910:	08004923 	.word	0x08004923
 8004914:	0800491d 	.word	0x0800491d
 8004918:	08004935 	.word	0x08004935
    {
      case DMA_FIFO_THRESHOLD_1QUARTERFULL:
      case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
        status = HAL_ERROR;
 800491c:	2301      	movs	r3, #1
 800491e:	73fb      	strb	r3, [r7, #15]
        break;
 8004920:	e030      	b.n	8004984 <DMA_CheckFifoParam+0xe8>

      case DMA_FIFO_THRESHOLD_HALFFULL:
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004926:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800492a:	2b00      	cmp	r3, #0
 800492c:	d025      	beq.n	800497a <DMA_CheckFifoParam+0xde>
        {
          status = HAL_ERROR;
 800492e:	2301      	movs	r3, #1
 8004930:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004932:	e022      	b.n	800497a <DMA_CheckFifoParam+0xde>

      case DMA_FIFO_THRESHOLD_FULL:
        if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004938:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800493c:	d11f      	bne.n	800497e <DMA_CheckFifoParam+0xe2>
        {
          status = HAL_ERROR;
 800493e:	2301      	movs	r3, #1
 8004940:	73fb      	strb	r3, [r7, #15]
        }
        break;
 8004942:	e01c      	b.n	800497e <DMA_CheckFifoParam+0xe2>
  }

  /* Memory Data size equal to Word */
  else
  {
    switch (hdma->Init.FIFOThreshold)
 8004944:	687b      	ldr	r3, [r7, #4]
 8004946:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004948:	2b02      	cmp	r3, #2
 800494a:	d902      	bls.n	8004952 <DMA_CheckFifoParam+0xb6>
 800494c:	2b03      	cmp	r3, #3
 800494e:	d003      	beq.n	8004958 <DMA_CheckFifoParam+0xbc>
          status = HAL_ERROR;
        }
    break;

      default:
        break;
 8004950:	e018      	b.n	8004984 <DMA_CheckFifoParam+0xe8>
        status = HAL_ERROR;
 8004952:	2301      	movs	r3, #1
 8004954:	73fb      	strb	r3, [r7, #15]
        break;
 8004956:	e015      	b.n	8004984 <DMA_CheckFifoParam+0xe8>
        if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800495c:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8004960:	2b00      	cmp	r3, #0
 8004962:	d00e      	beq.n	8004982 <DMA_CheckFifoParam+0xe6>
          status = HAL_ERROR;
 8004964:	2301      	movs	r3, #1
 8004966:	73fb      	strb	r3, [r7, #15]
    break;
 8004968:	e00b      	b.n	8004982 <DMA_CheckFifoParam+0xe6>
        break;
 800496a:	bf00      	nop
 800496c:	e00a      	b.n	8004984 <DMA_CheckFifoParam+0xe8>
        break;
 800496e:	bf00      	nop
 8004970:	e008      	b.n	8004984 <DMA_CheckFifoParam+0xe8>
        break;
 8004972:	bf00      	nop
 8004974:	e006      	b.n	8004984 <DMA_CheckFifoParam+0xe8>
        break;
 8004976:	bf00      	nop
 8004978:	e004      	b.n	8004984 <DMA_CheckFifoParam+0xe8>
        break;
 800497a:	bf00      	nop
 800497c:	e002      	b.n	8004984 <DMA_CheckFifoParam+0xe8>
        break;
 800497e:	bf00      	nop
 8004980:	e000      	b.n	8004984 <DMA_CheckFifoParam+0xe8>
    break;
 8004982:	bf00      	nop
    }
  }

  return status;
 8004984:	7bfb      	ldrb	r3, [r7, #15]
}
 8004986:	4618      	mov	r0, r3
 8004988:	3714      	adds	r7, #20
 800498a:	46bd      	mov	sp, r7
 800498c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004990:	4770      	bx	lr
 8004992:	bf00      	nop

08004994 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004994:	b480      	push	{r7}
 8004996:	b085      	sub	sp, #20
 8004998:	af00      	add	r7, sp, #0
 800499a:	6078      	str	r0, [r7, #4]
  uint32_t stream_number;
  uint32_t stream_baseaddress = (uint32_t)((uint32_t*)hdma->Instance);
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	681b      	ldr	r3, [r3, #0]
 80049a0:	60bb      	str	r3, [r7, #8]

  if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 80049a2:	687b      	ldr	r3, [r7, #4]
 80049a4:	681b      	ldr	r3, [r3, #0]
 80049a6:	4a38      	ldr	r2, [pc, #224]	@ (8004a88 <DMA_CalcDMAMUXChannelBaseAndMask+0xf4>)
 80049a8:	4293      	cmp	r3, r2
 80049aa:	d022      	beq.n	80049f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80049ac:	687b      	ldr	r3, [r7, #4]
 80049ae:	681b      	ldr	r3, [r3, #0]
 80049b0:	4a36      	ldr	r2, [pc, #216]	@ (8004a8c <DMA_CalcDMAMUXChannelBaseAndMask+0xf8>)
 80049b2:	4293      	cmp	r3, r2
 80049b4:	d01d      	beq.n	80049f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80049b6:	687b      	ldr	r3, [r7, #4]
 80049b8:	681b      	ldr	r3, [r3, #0]
 80049ba:	4a35      	ldr	r2, [pc, #212]	@ (8004a90 <DMA_CalcDMAMUXChannelBaseAndMask+0xfc>)
 80049bc:	4293      	cmp	r3, r2
 80049be:	d018      	beq.n	80049f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80049c0:	687b      	ldr	r3, [r7, #4]
 80049c2:	681b      	ldr	r3, [r3, #0]
 80049c4:	4a33      	ldr	r2, [pc, #204]	@ (8004a94 <DMA_CalcDMAMUXChannelBaseAndMask+0x100>)
 80049c6:	4293      	cmp	r3, r2
 80049c8:	d013      	beq.n	80049f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	681b      	ldr	r3, [r3, #0]
 80049ce:	4a32      	ldr	r2, [pc, #200]	@ (8004a98 <DMA_CalcDMAMUXChannelBaseAndMask+0x104>)
 80049d0:	4293      	cmp	r3, r2
 80049d2:	d00e      	beq.n	80049f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	681b      	ldr	r3, [r3, #0]
 80049d8:	4a30      	ldr	r2, [pc, #192]	@ (8004a9c <DMA_CalcDMAMUXChannelBaseAndMask+0x108>)
 80049da:	4293      	cmp	r3, r2
 80049dc:	d009      	beq.n	80049f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	681b      	ldr	r3, [r3, #0]
 80049e2:	4a2f      	ldr	r2, [pc, #188]	@ (8004aa0 <DMA_CalcDMAMUXChannelBaseAndMask+0x10c>)
 80049e4:	4293      	cmp	r3, r2
 80049e6:	d004      	beq.n	80049f2 <DMA_CalcDMAMUXChannelBaseAndMask+0x5e>
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	681b      	ldr	r3, [r3, #0]
 80049ec:	4a2d      	ldr	r2, [pc, #180]	@ (8004aa4 <DMA_CalcDMAMUXChannelBaseAndMask+0x110>)
 80049ee:	4293      	cmp	r3, r2
 80049f0:	d101      	bne.n	80049f6 <DMA_CalcDMAMUXChannelBaseAndMask+0x62>
 80049f2:	2301      	movs	r3, #1
 80049f4:	e000      	b.n	80049f8 <DMA_CalcDMAMUXChannelBaseAndMask+0x64>
 80049f6:	2300      	movs	r3, #0
 80049f8:	2b00      	cmp	r3, #0
 80049fa:	d01a      	beq.n	8004a32 <DMA_CalcDMAMUXChannelBaseAndMask+0x9e>
  {
    /* BDMA Channels are connected to DMAMUX2 channels */
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 8U) / 20U;
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	681b      	ldr	r3, [r3, #0]
 8004a00:	b2db      	uxtb	r3, r3
 8004a02:	3b08      	subs	r3, #8
 8004a04:	4a28      	ldr	r2, [pc, #160]	@ (8004aa8 <DMA_CalcDMAMUXChannelBaseAndMask+0x114>)
 8004a06:	fba2 2303 	umull	r2, r3, r2, r3
 8004a0a:	091b      	lsrs	r3, r3, #4
 8004a0c:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_Channel0) + (stream_number * 4U)));
 8004a0e:	68fa      	ldr	r2, [r7, #12]
 8004a10:	4b26      	ldr	r3, [pc, #152]	@ (8004aac <DMA_CalcDMAMUXChannelBaseAndMask+0x118>)
 8004a12:	4413      	add	r3, r2
 8004a14:	009b      	lsls	r3, r3, #2
 8004a16:	461a      	mov	r2, r3
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX2_ChannelStatus;
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	4a24      	ldr	r2, [pc, #144]	@ (8004ab0 <DMA_CalcDMAMUXChannelBaseAndMask+0x11c>)
 8004a20:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004a22:	68fb      	ldr	r3, [r7, #12]
 8004a24:	f003 031f 	and.w	r3, r3, #31
 8004a28:	2201      	movs	r2, #1
 8004a2a:	409a      	lsls	r2, r3
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	669a      	str	r2, [r3, #104]	@ 0x68
    }
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
  }
}
 8004a30:	e024      	b.n	8004a7c <DMA_CalcDMAMUXChannelBaseAndMask+0xe8>
    stream_number = (((uint32_t)((uint32_t*)hdma->Instance) & 0xFFU) - 16U) / 24U;
 8004a32:	687b      	ldr	r3, [r7, #4]
 8004a34:	681b      	ldr	r3, [r3, #0]
 8004a36:	b2db      	uxtb	r3, r3
 8004a38:	3b10      	subs	r3, #16
 8004a3a:	4a1e      	ldr	r2, [pc, #120]	@ (8004ab4 <DMA_CalcDMAMUXChannelBaseAndMask+0x120>)
 8004a3c:	fba2 2303 	umull	r2, r3, r2, r3
 8004a40:	091b      	lsrs	r3, r3, #4
 8004a42:	60fb      	str	r3, [r7, #12]
    if((stream_baseaddress <= ((uint32_t)DMA2_Stream7) ) && \
 8004a44:	68bb      	ldr	r3, [r7, #8]
 8004a46:	4a1c      	ldr	r2, [pc, #112]	@ (8004ab8 <DMA_CalcDMAMUXChannelBaseAndMask+0x124>)
 8004a48:	4293      	cmp	r3, r2
 8004a4a:	d806      	bhi.n	8004a5a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
 8004a4c:	68bb      	ldr	r3, [r7, #8]
 8004a4e:	4a1b      	ldr	r2, [pc, #108]	@ (8004abc <DMA_CalcDMAMUXChannelBaseAndMask+0x128>)
 8004a50:	4293      	cmp	r3, r2
 8004a52:	d902      	bls.n	8004a5a <DMA_CalcDMAMUXChannelBaseAndMask+0xc6>
      stream_number += 8U;
 8004a54:	68fb      	ldr	r3, [r7, #12]
 8004a56:	3308      	adds	r3, #8
 8004a58:	60fb      	str	r3, [r7, #12]
    hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_Channel0) + (stream_number * 4U)));
 8004a5a:	68fa      	ldr	r2, [r7, #12]
 8004a5c:	4b18      	ldr	r3, [pc, #96]	@ (8004ac0 <DMA_CalcDMAMUXChannelBaseAndMask+0x12c>)
 8004a5e:	4413      	add	r3, r2
 8004a60:	009b      	lsls	r3, r3, #2
 8004a62:	461a      	mov	r2, r3
 8004a64:	687b      	ldr	r3, [r7, #4]
 8004a66:	661a      	str	r2, [r3, #96]	@ 0x60
    hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004a68:	687b      	ldr	r3, [r7, #4]
 8004a6a:	4a16      	ldr	r2, [pc, #88]	@ (8004ac4 <DMA_CalcDMAMUXChannelBaseAndMask+0x130>)
 8004a6c:	665a      	str	r2, [r3, #100]	@ 0x64
    hdma->DMAmuxChannelStatusMask = 1UL << (stream_number & 0x1FU);
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	f003 031f 	and.w	r3, r3, #31
 8004a74:	2201      	movs	r2, #1
 8004a76:	409a      	lsls	r2, r3
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	669a      	str	r2, [r3, #104]	@ 0x68
}
 8004a7c:	bf00      	nop
 8004a7e:	3714      	adds	r7, #20
 8004a80:	46bd      	mov	sp, r7
 8004a82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a86:	4770      	bx	lr
 8004a88:	58025408 	.word	0x58025408
 8004a8c:	5802541c 	.word	0x5802541c
 8004a90:	58025430 	.word	0x58025430
 8004a94:	58025444 	.word	0x58025444
 8004a98:	58025458 	.word	0x58025458
 8004a9c:	5802546c 	.word	0x5802546c
 8004aa0:	58025480 	.word	0x58025480
 8004aa4:	58025494 	.word	0x58025494
 8004aa8:	cccccccd 	.word	0xcccccccd
 8004aac:	16009600 	.word	0x16009600
 8004ab0:	58025880 	.word	0x58025880
 8004ab4:	aaaaaaab 	.word	0xaaaaaaab
 8004ab8:	400204b8 	.word	0x400204b8
 8004abc:	4002040f 	.word	0x4002040f
 8004ac0:	10008200 	.word	0x10008200
 8004ac4:	40020880 	.word	0x40020880

08004ac8 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  * @param  hdma:       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004ac8:	b480      	push	{r7}
 8004aca:	b085      	sub	sp, #20
 8004acc:	af00      	add	r7, sp, #0
 8004ace:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	685b      	ldr	r3, [r3, #4]
 8004ad4:	b2db      	uxtb	r3, r3
 8004ad6:	60fb      	str	r3, [r7, #12]

  if((request >= DMA_REQUEST_GENERATOR0) && (request <= DMA_REQUEST_GENERATOR7))
 8004ad8:	68fb      	ldr	r3, [r7, #12]
 8004ada:	2b00      	cmp	r3, #0
 8004adc:	d04a      	beq.n	8004b74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
 8004ade:	68fb      	ldr	r3, [r7, #12]
 8004ae0:	2b08      	cmp	r3, #8
 8004ae2:	d847      	bhi.n	8004b74 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xac>
  {
    if(IS_BDMA_CHANNEL_DMAMUX_INSTANCE(hdma->Instance) != 0U)
 8004ae4:	687b      	ldr	r3, [r7, #4]
 8004ae6:	681b      	ldr	r3, [r3, #0]
 8004ae8:	4a25      	ldr	r2, [pc, #148]	@ (8004b80 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xb8>)
 8004aea:	4293      	cmp	r3, r2
 8004aec:	d022      	beq.n	8004b34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004aee:	687b      	ldr	r3, [r7, #4]
 8004af0:	681b      	ldr	r3, [r3, #0]
 8004af2:	4a24      	ldr	r2, [pc, #144]	@ (8004b84 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xbc>)
 8004af4:	4293      	cmp	r3, r2
 8004af6:	d01d      	beq.n	8004b34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004af8:	687b      	ldr	r3, [r7, #4]
 8004afa:	681b      	ldr	r3, [r3, #0]
 8004afc:	4a22      	ldr	r2, [pc, #136]	@ (8004b88 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc0>)
 8004afe:	4293      	cmp	r3, r2
 8004b00:	d018      	beq.n	8004b34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	4a21      	ldr	r2, [pc, #132]	@ (8004b8c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc4>)
 8004b08:	4293      	cmp	r3, r2
 8004b0a:	d013      	beq.n	8004b34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004b0c:	687b      	ldr	r3, [r7, #4]
 8004b0e:	681b      	ldr	r3, [r3, #0]
 8004b10:	4a1f      	ldr	r2, [pc, #124]	@ (8004b90 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xc8>)
 8004b12:	4293      	cmp	r3, r2
 8004b14:	d00e      	beq.n	8004b34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	681b      	ldr	r3, [r3, #0]
 8004b1a:	4a1e      	ldr	r2, [pc, #120]	@ (8004b94 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xcc>)
 8004b1c:	4293      	cmp	r3, r2
 8004b1e:	d009      	beq.n	8004b34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	681b      	ldr	r3, [r3, #0]
 8004b24:	4a1c      	ldr	r2, [pc, #112]	@ (8004b98 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd0>)
 8004b26:	4293      	cmp	r3, r2
 8004b28:	d004      	beq.n	8004b34 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x6c>
 8004b2a:	687b      	ldr	r3, [r7, #4]
 8004b2c:	681b      	ldr	r3, [r3, #0]
 8004b2e:	4a1b      	ldr	r2, [pc, #108]	@ (8004b9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd4>)
 8004b30:	4293      	cmp	r3, r2
 8004b32:	d101      	bne.n	8004b38 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x70>
 8004b34:	2301      	movs	r3, #1
 8004b36:	e000      	b.n	8004b3a <DMA_CalcDMAMUXRequestGenBaseAndMask+0x72>
 8004b38:	2300      	movs	r3, #0
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d00a      	beq.n	8004b54 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x8c>
    {
      /* BDMA Channels are connected to DMAMUX2 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX2_RequestGenerator0) + ((request - 1U) * 4U)));
 8004b3e:	68fa      	ldr	r2, [r7, #12]
 8004b40:	4b17      	ldr	r3, [pc, #92]	@ (8004ba0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xd8>)
 8004b42:	4413      	add	r3, r2
 8004b44:	009b      	lsls	r3, r3, #2
 8004b46:	461a      	mov	r2, r3
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX2_RequestGenStatus;
 8004b4c:	687b      	ldr	r3, [r7, #4]
 8004b4e:	4a15      	ldr	r2, [pc, #84]	@ (8004ba4 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xdc>)
 8004b50:	671a      	str	r2, [r3, #112]	@ 0x70
 8004b52:	e009      	b.n	8004b68 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xa0>
    }
    else
    {
      /* DMA1 and DMA2 Streams use DMAMUX1 request generator blocks */
      hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004b54:	68fa      	ldr	r2, [r7, #12]
 8004b56:	4b14      	ldr	r3, [pc, #80]	@ (8004ba8 <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe0>)
 8004b58:	4413      	add	r3, r2
 8004b5a:	009b      	lsls	r3, r3, #2
 8004b5c:	461a      	mov	r2, r3
 8004b5e:	687b      	ldr	r3, [r7, #4]
 8004b60:	66da      	str	r2, [r3, #108]	@ 0x6c

      hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	4a11      	ldr	r2, [pc, #68]	@ (8004bac <DMA_CalcDMAMUXRequestGenBaseAndMask+0xe4>)
 8004b66:	671a      	str	r2, [r3, #112]	@ 0x70
    }

    hdma->DMAmuxRequestGenStatusMask = 1UL << (request - 1U);
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	3b01      	subs	r3, #1
 8004b6c:	2201      	movs	r2, #1
 8004b6e:	409a      	lsls	r2, r3
 8004b70:	687b      	ldr	r3, [r7, #4]
 8004b72:	675a      	str	r2, [r3, #116]	@ 0x74
  }
}
 8004b74:	bf00      	nop
 8004b76:	3714      	adds	r7, #20
 8004b78:	46bd      	mov	sp, r7
 8004b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b7e:	4770      	bx	lr
 8004b80:	58025408 	.word	0x58025408
 8004b84:	5802541c 	.word	0x5802541c
 8004b88:	58025430 	.word	0x58025430
 8004b8c:	58025444 	.word	0x58025444
 8004b90:	58025458 	.word	0x58025458
 8004b94:	5802546c 	.word	0x5802546c
 8004b98:	58025480 	.word	0x58025480
 8004b9c:	58025494 	.word	0x58025494
 8004ba0:	1600963f 	.word	0x1600963f
 8004ba4:	58025940 	.word	0x58025940
 8004ba8:	1000823f 	.word	0x1000823f
 8004bac:	40020940 	.word	0x40020940

08004bb0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *GPIO_Init)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b089      	sub	sp, #36	@ 0x24
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
 8004bb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	61fb      	str	r3, [r7, #28]
  EXTI_Core_TypeDef *EXTI_CurrentCPU;

#if defined(DUAL_CORE) && defined(CORE_CM4)
  EXTI_CurrentCPU = EXTI_D2; /* EXTI for CM4 CPU */
#else
  EXTI_CurrentCPU = EXTI_D1; /* EXTI for CM7 CPU */
 8004bbe:	4b89      	ldr	r3, [pc, #548]	@ (8004de4 <HAL_GPIO_Init+0x234>)
 8004bc0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004bc2:	e194      	b.n	8004eee <HAL_GPIO_Init+0x33e>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8004bc4:	683b      	ldr	r3, [r7, #0]
 8004bc6:	681a      	ldr	r2, [r3, #0]
 8004bc8:	2101      	movs	r1, #1
 8004bca:	69fb      	ldr	r3, [r7, #28]
 8004bcc:	fa01 f303 	lsl.w	r3, r1, r3
 8004bd0:	4013      	ands	r3, r2
 8004bd2:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00U)
 8004bd4:	693b      	ldr	r3, [r7, #16]
 8004bd6:	2b00      	cmp	r3, #0
 8004bd8:	f000 8186 	beq.w	8004ee8 <HAL_GPIO_Init+0x338>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8004bdc:	683b      	ldr	r3, [r7, #0]
 8004bde:	685b      	ldr	r3, [r3, #4]
 8004be0:	f003 0303 	and.w	r3, r3, #3
 8004be4:	2b01      	cmp	r3, #1
 8004be6:	d005      	beq.n	8004bf4 <HAL_GPIO_Init+0x44>
 8004be8:	683b      	ldr	r3, [r7, #0]
 8004bea:	685b      	ldr	r3, [r3, #4]
 8004bec:	f003 0303 	and.w	r3, r3, #3
 8004bf0:	2b02      	cmp	r3, #2
 8004bf2:	d130      	bne.n	8004c56 <HAL_GPIO_Init+0xa6>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004bf4:	687b      	ldr	r3, [r7, #4]
 8004bf6:	689b      	ldr	r3, [r3, #8]
 8004bf8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004bfa:	69fb      	ldr	r3, [r7, #28]
 8004bfc:	005b      	lsls	r3, r3, #1
 8004bfe:	2203      	movs	r2, #3
 8004c00:	fa02 f303 	lsl.w	r3, r2, r3
 8004c04:	43db      	mvns	r3, r3
 8004c06:	69ba      	ldr	r2, [r7, #24]
 8004c08:	4013      	ands	r3, r2
 8004c0a:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	68da      	ldr	r2, [r3, #12]
 8004c10:	69fb      	ldr	r3, [r7, #28]
 8004c12:	005b      	lsls	r3, r3, #1
 8004c14:	fa02 f303 	lsl.w	r3, r2, r3
 8004c18:	69ba      	ldr	r2, [r7, #24]
 8004c1a:	4313      	orrs	r3, r2
 8004c1c:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	69ba      	ldr	r2, [r7, #24]
 8004c22:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	685b      	ldr	r3, [r3, #4]
 8004c28:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8004c2a:	2201      	movs	r2, #1
 8004c2c:	69fb      	ldr	r3, [r7, #28]
 8004c2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c32:	43db      	mvns	r3, r3
 8004c34:	69ba      	ldr	r2, [r7, #24]
 8004c36:	4013      	ands	r3, r2
 8004c38:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004c3a:	683b      	ldr	r3, [r7, #0]
 8004c3c:	685b      	ldr	r3, [r3, #4]
 8004c3e:	091b      	lsrs	r3, r3, #4
 8004c40:	f003 0201 	and.w	r2, r3, #1
 8004c44:	69fb      	ldr	r3, [r7, #28]
 8004c46:	fa02 f303 	lsl.w	r3, r2, r3
 8004c4a:	69ba      	ldr	r2, [r7, #24]
 8004c4c:	4313      	orrs	r3, r2
 8004c4e:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	69ba      	ldr	r2, [r7, #24]
 8004c54:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004c56:	683b      	ldr	r3, [r7, #0]
 8004c58:	685b      	ldr	r3, [r3, #4]
 8004c5a:	f003 0303 	and.w	r3, r3, #3
 8004c5e:	2b03      	cmp	r3, #3
 8004c60:	d017      	beq.n	8004c92 <HAL_GPIO_Init+0xe2>
      {
       /* Check the Pull parameter */
       assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	68db      	ldr	r3, [r3, #12]
 8004c66:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004c68:	69fb      	ldr	r3, [r7, #28]
 8004c6a:	005b      	lsls	r3, r3, #1
 8004c6c:	2203      	movs	r2, #3
 8004c6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c72:	43db      	mvns	r3, r3
 8004c74:	69ba      	ldr	r2, [r7, #24]
 8004c76:	4013      	ands	r3, r2
 8004c78:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	689a      	ldr	r2, [r3, #8]
 8004c7e:	69fb      	ldr	r3, [r7, #28]
 8004c80:	005b      	lsls	r3, r3, #1
 8004c82:	fa02 f303 	lsl.w	r3, r2, r3
 8004c86:	69ba      	ldr	r2, [r7, #24]
 8004c88:	4313      	orrs	r3, r2
 8004c8a:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	69ba      	ldr	r2, [r7, #24]
 8004c90:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	685b      	ldr	r3, [r3, #4]
 8004c96:	f003 0303 	and.w	r3, r3, #3
 8004c9a:	2b02      	cmp	r3, #2
 8004c9c:	d123      	bne.n	8004ce6 <HAL_GPIO_Init+0x136>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004c9e:	69fb      	ldr	r3, [r7, #28]
 8004ca0:	08da      	lsrs	r2, r3, #3
 8004ca2:	687b      	ldr	r3, [r7, #4]
 8004ca4:	3208      	adds	r2, #8
 8004ca6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004caa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8004cac:	69fb      	ldr	r3, [r7, #28]
 8004cae:	f003 0307 	and.w	r3, r3, #7
 8004cb2:	009b      	lsls	r3, r3, #2
 8004cb4:	220f      	movs	r2, #15
 8004cb6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cba:	43db      	mvns	r3, r3
 8004cbc:	69ba      	ldr	r2, [r7, #24]
 8004cbe:	4013      	ands	r3, r2
 8004cc0:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8004cc2:	683b      	ldr	r3, [r7, #0]
 8004cc4:	691a      	ldr	r2, [r3, #16]
 8004cc6:	69fb      	ldr	r3, [r7, #28]
 8004cc8:	f003 0307 	and.w	r3, r3, #7
 8004ccc:	009b      	lsls	r3, r3, #2
 8004cce:	fa02 f303 	lsl.w	r3, r2, r3
 8004cd2:	69ba      	ldr	r2, [r7, #24]
 8004cd4:	4313      	orrs	r3, r2
 8004cd6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004cd8:	69fb      	ldr	r3, [r7, #28]
 8004cda:	08da      	lsrs	r2, r3, #3
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	3208      	adds	r2, #8
 8004ce0:	69b9      	ldr	r1, [r7, #24]
 8004ce2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004cec:	69fb      	ldr	r3, [r7, #28]
 8004cee:	005b      	lsls	r3, r3, #1
 8004cf0:	2203      	movs	r2, #3
 8004cf2:	fa02 f303 	lsl.w	r3, r2, r3
 8004cf6:	43db      	mvns	r3, r3
 8004cf8:	69ba      	ldr	r2, [r7, #24]
 8004cfa:	4013      	ands	r3, r2
 8004cfc:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004cfe:	683b      	ldr	r3, [r7, #0]
 8004d00:	685b      	ldr	r3, [r3, #4]
 8004d02:	f003 0203 	and.w	r2, r3, #3
 8004d06:	69fb      	ldr	r3, [r7, #28]
 8004d08:	005b      	lsls	r3, r3, #1
 8004d0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004d0e:	69ba      	ldr	r2, [r7, #24]
 8004d10:	4313      	orrs	r3, r2
 8004d12:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004d14:	687b      	ldr	r3, [r7, #4]
 8004d16:	69ba      	ldr	r2, [r7, #24]
 8004d18:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004d1a:	683b      	ldr	r3, [r7, #0]
 8004d1c:	685b      	ldr	r3, [r3, #4]
 8004d1e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	f000 80e0 	beq.w	8004ee8 <HAL_GPIO_Init+0x338>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004d28:	4b2f      	ldr	r3, [pc, #188]	@ (8004de8 <HAL_GPIO_Init+0x238>)
 8004d2a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004d2e:	4a2e      	ldr	r2, [pc, #184]	@ (8004de8 <HAL_GPIO_Init+0x238>)
 8004d30:	f043 0302 	orr.w	r3, r3, #2
 8004d34:	f8c2 30f4 	str.w	r3, [r2, #244]	@ 0xf4
 8004d38:	4b2b      	ldr	r3, [pc, #172]	@ (8004de8 <HAL_GPIO_Init+0x238>)
 8004d3a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004d3e:	f003 0302 	and.w	r3, r3, #2
 8004d42:	60fb      	str	r3, [r7, #12]
 8004d44:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004d46:	4a29      	ldr	r2, [pc, #164]	@ (8004dec <HAL_GPIO_Init+0x23c>)
 8004d48:	69fb      	ldr	r3, [r7, #28]
 8004d4a:	089b      	lsrs	r3, r3, #2
 8004d4c:	3302      	adds	r3, #2
 8004d4e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d52:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8004d54:	69fb      	ldr	r3, [r7, #28]
 8004d56:	f003 0303 	and.w	r3, r3, #3
 8004d5a:	009b      	lsls	r3, r3, #2
 8004d5c:	220f      	movs	r2, #15
 8004d5e:	fa02 f303 	lsl.w	r3, r2, r3
 8004d62:	43db      	mvns	r3, r3
 8004d64:	69ba      	ldr	r2, [r7, #24]
 8004d66:	4013      	ands	r3, r2
 8004d68:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004d6a:	687b      	ldr	r3, [r7, #4]
 8004d6c:	4a20      	ldr	r2, [pc, #128]	@ (8004df0 <HAL_GPIO_Init+0x240>)
 8004d6e:	4293      	cmp	r3, r2
 8004d70:	d052      	beq.n	8004e18 <HAL_GPIO_Init+0x268>
 8004d72:	687b      	ldr	r3, [r7, #4]
 8004d74:	4a1f      	ldr	r2, [pc, #124]	@ (8004df4 <HAL_GPIO_Init+0x244>)
 8004d76:	4293      	cmp	r3, r2
 8004d78:	d031      	beq.n	8004dde <HAL_GPIO_Init+0x22e>
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	4a1e      	ldr	r2, [pc, #120]	@ (8004df8 <HAL_GPIO_Init+0x248>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d02b      	beq.n	8004dda <HAL_GPIO_Init+0x22a>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	4a1d      	ldr	r2, [pc, #116]	@ (8004dfc <HAL_GPIO_Init+0x24c>)
 8004d86:	4293      	cmp	r3, r2
 8004d88:	d025      	beq.n	8004dd6 <HAL_GPIO_Init+0x226>
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	4a1c      	ldr	r2, [pc, #112]	@ (8004e00 <HAL_GPIO_Init+0x250>)
 8004d8e:	4293      	cmp	r3, r2
 8004d90:	d01f      	beq.n	8004dd2 <HAL_GPIO_Init+0x222>
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	4a1b      	ldr	r2, [pc, #108]	@ (8004e04 <HAL_GPIO_Init+0x254>)
 8004d96:	4293      	cmp	r3, r2
 8004d98:	d019      	beq.n	8004dce <HAL_GPIO_Init+0x21e>
 8004d9a:	687b      	ldr	r3, [r7, #4]
 8004d9c:	4a1a      	ldr	r2, [pc, #104]	@ (8004e08 <HAL_GPIO_Init+0x258>)
 8004d9e:	4293      	cmp	r3, r2
 8004da0:	d013      	beq.n	8004dca <HAL_GPIO_Init+0x21a>
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	4a19      	ldr	r2, [pc, #100]	@ (8004e0c <HAL_GPIO_Init+0x25c>)
 8004da6:	4293      	cmp	r3, r2
 8004da8:	d00d      	beq.n	8004dc6 <HAL_GPIO_Init+0x216>
 8004daa:	687b      	ldr	r3, [r7, #4]
 8004dac:	4a18      	ldr	r2, [pc, #96]	@ (8004e10 <HAL_GPIO_Init+0x260>)
 8004dae:	4293      	cmp	r3, r2
 8004db0:	d007      	beq.n	8004dc2 <HAL_GPIO_Init+0x212>
 8004db2:	687b      	ldr	r3, [r7, #4]
 8004db4:	4a17      	ldr	r2, [pc, #92]	@ (8004e14 <HAL_GPIO_Init+0x264>)
 8004db6:	4293      	cmp	r3, r2
 8004db8:	d101      	bne.n	8004dbe <HAL_GPIO_Init+0x20e>
 8004dba:	2309      	movs	r3, #9
 8004dbc:	e02d      	b.n	8004e1a <HAL_GPIO_Init+0x26a>
 8004dbe:	230a      	movs	r3, #10
 8004dc0:	e02b      	b.n	8004e1a <HAL_GPIO_Init+0x26a>
 8004dc2:	2308      	movs	r3, #8
 8004dc4:	e029      	b.n	8004e1a <HAL_GPIO_Init+0x26a>
 8004dc6:	2307      	movs	r3, #7
 8004dc8:	e027      	b.n	8004e1a <HAL_GPIO_Init+0x26a>
 8004dca:	2306      	movs	r3, #6
 8004dcc:	e025      	b.n	8004e1a <HAL_GPIO_Init+0x26a>
 8004dce:	2305      	movs	r3, #5
 8004dd0:	e023      	b.n	8004e1a <HAL_GPIO_Init+0x26a>
 8004dd2:	2304      	movs	r3, #4
 8004dd4:	e021      	b.n	8004e1a <HAL_GPIO_Init+0x26a>
 8004dd6:	2303      	movs	r3, #3
 8004dd8:	e01f      	b.n	8004e1a <HAL_GPIO_Init+0x26a>
 8004dda:	2302      	movs	r3, #2
 8004ddc:	e01d      	b.n	8004e1a <HAL_GPIO_Init+0x26a>
 8004dde:	2301      	movs	r3, #1
 8004de0:	e01b      	b.n	8004e1a <HAL_GPIO_Init+0x26a>
 8004de2:	bf00      	nop
 8004de4:	58000080 	.word	0x58000080
 8004de8:	58024400 	.word	0x58024400
 8004dec:	58000400 	.word	0x58000400
 8004df0:	58020000 	.word	0x58020000
 8004df4:	58020400 	.word	0x58020400
 8004df8:	58020800 	.word	0x58020800
 8004dfc:	58020c00 	.word	0x58020c00
 8004e00:	58021000 	.word	0x58021000
 8004e04:	58021400 	.word	0x58021400
 8004e08:	58021800 	.word	0x58021800
 8004e0c:	58021c00 	.word	0x58021c00
 8004e10:	58022000 	.word	0x58022000
 8004e14:	58022400 	.word	0x58022400
 8004e18:	2300      	movs	r3, #0
 8004e1a:	69fa      	ldr	r2, [r7, #28]
 8004e1c:	f002 0203 	and.w	r2, r2, #3
 8004e20:	0092      	lsls	r2, r2, #2
 8004e22:	4093      	lsls	r3, r2
 8004e24:	69ba      	ldr	r2, [r7, #24]
 8004e26:	4313      	orrs	r3, r2
 8004e28:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004e2a:	4938      	ldr	r1, [pc, #224]	@ (8004f0c <HAL_GPIO_Init+0x35c>)
 8004e2c:	69fb      	ldr	r3, [r7, #28]
 8004e2e:	089b      	lsrs	r3, r3, #2
 8004e30:	3302      	adds	r3, #2
 8004e32:	69ba      	ldr	r2, [r7, #24]
 8004e34:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004e38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e3c:	681b      	ldr	r3, [r3, #0]
 8004e3e:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004e40:	693b      	ldr	r3, [r7, #16]
 8004e42:	43db      	mvns	r3, r3
 8004e44:	69ba      	ldr	r2, [r7, #24]
 8004e46:	4013      	ands	r3, r2
 8004e48:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	685b      	ldr	r3, [r3, #4]
 8004e4e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004e52:	2b00      	cmp	r3, #0
 8004e54:	d003      	beq.n	8004e5e <HAL_GPIO_Init+0x2ae>
        {
          temp |= iocurrent;
 8004e56:	69ba      	ldr	r2, [r7, #24]
 8004e58:	693b      	ldr	r3, [r7, #16]
 8004e5a:	4313      	orrs	r3, r2
 8004e5c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR1 = temp;
 8004e5e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004e62:	69bb      	ldr	r3, [r7, #24]
 8004e64:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004e66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e6a:	685b      	ldr	r3, [r3, #4]
 8004e6c:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004e6e:	693b      	ldr	r3, [r7, #16]
 8004e70:	43db      	mvns	r3, r3
 8004e72:	69ba      	ldr	r2, [r7, #24]
 8004e74:	4013      	ands	r3, r2
 8004e76:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004e78:	683b      	ldr	r3, [r7, #0]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004e80:	2b00      	cmp	r3, #0
 8004e82:	d003      	beq.n	8004e8c <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8004e84:	69ba      	ldr	r2, [r7, #24]
 8004e86:	693b      	ldr	r3, [r7, #16]
 8004e88:	4313      	orrs	r3, r2
 8004e8a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR1 = temp;
 8004e8c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004e90:	69bb      	ldr	r3, [r7, #24]
 8004e92:	6053      	str	r3, [r2, #4]

        temp = EXTI_CurrentCPU->EMR1;
 8004e94:	697b      	ldr	r3, [r7, #20]
 8004e96:	685b      	ldr	r3, [r3, #4]
 8004e98:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	43db      	mvns	r3, r3
 8004e9e:	69ba      	ldr	r2, [r7, #24]
 8004ea0:	4013      	ands	r3, r2
 8004ea2:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	685b      	ldr	r3, [r3, #4]
 8004ea8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004eac:	2b00      	cmp	r3, #0
 8004eae:	d003      	beq.n	8004eb8 <HAL_GPIO_Init+0x308>
        {
          temp |= iocurrent;
 8004eb0:	69ba      	ldr	r2, [r7, #24]
 8004eb2:	693b      	ldr	r3, [r7, #16]
 8004eb4:	4313      	orrs	r3, r2
 8004eb6:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->EMR1 = temp;
 8004eb8:	697b      	ldr	r3, [r7, #20]
 8004eba:	69ba      	ldr	r2, [r7, #24]
 8004ebc:	605a      	str	r2, [r3, #4]

        /* Clear EXTI line configuration */
        temp = EXTI_CurrentCPU->IMR1;
 8004ebe:	697b      	ldr	r3, [r7, #20]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	61bb      	str	r3, [r7, #24]
        temp &= ~(iocurrent);
 8004ec4:	693b      	ldr	r3, [r7, #16]
 8004ec6:	43db      	mvns	r3, r3
 8004ec8:	69ba      	ldr	r2, [r7, #24]
 8004eca:	4013      	ands	r3, r2
 8004ecc:	61bb      	str	r3, [r7, #24]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004ece:	683b      	ldr	r3, [r7, #0]
 8004ed0:	685b      	ldr	r3, [r3, #4]
 8004ed2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004ed6:	2b00      	cmp	r3, #0
 8004ed8:	d003      	beq.n	8004ee2 <HAL_GPIO_Init+0x332>
        {
          temp |= iocurrent;
 8004eda:	69ba      	ldr	r2, [r7, #24]
 8004edc:	693b      	ldr	r3, [r7, #16]
 8004ede:	4313      	orrs	r3, r2
 8004ee0:	61bb      	str	r3, [r7, #24]
        }
        EXTI_CurrentCPU->IMR1 = temp;
 8004ee2:	697b      	ldr	r3, [r7, #20]
 8004ee4:	69ba      	ldr	r2, [r7, #24]
 8004ee6:	601a      	str	r2, [r3, #0]
      }
    }

    position++;
 8004ee8:	69fb      	ldr	r3, [r7, #28]
 8004eea:	3301      	adds	r3, #1
 8004eec:	61fb      	str	r3, [r7, #28]
  while (((GPIO_Init->Pin) >> position) != 0x00U)
 8004eee:	683b      	ldr	r3, [r7, #0]
 8004ef0:	681a      	ldr	r2, [r3, #0]
 8004ef2:	69fb      	ldr	r3, [r7, #28]
 8004ef4:	fa22 f303 	lsr.w	r3, r2, r3
 8004ef8:	2b00      	cmp	r3, #0
 8004efa:	f47f ae63 	bne.w	8004bc4 <HAL_GPIO_Init+0x14>
  }
}
 8004efe:	bf00      	nop
 8004f00:	bf00      	nop
 8004f02:	3724      	adds	r7, #36	@ 0x24
 8004f04:	46bd      	mov	sp, r7
 8004f06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f0a:	4770      	bx	lr
 8004f0c:	58000400 	.word	0x58000400

08004f10 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004f10:	b480      	push	{r7}
 8004f12:	b083      	sub	sp, #12
 8004f14:	af00      	add	r7, sp, #0
 8004f16:	6078      	str	r0, [r7, #4]
 8004f18:	460b      	mov	r3, r1
 8004f1a:	807b      	strh	r3, [r7, #2]
 8004f1c:	4613      	mov	r3, r2
 8004f1e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004f20:	787b      	ldrb	r3, [r7, #1]
 8004f22:	2b00      	cmp	r3, #0
 8004f24:	d003      	beq.n	8004f2e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004f26:	887a      	ldrh	r2, [r7, #2]
 8004f28:	687b      	ldr	r3, [r7, #4]
 8004f2a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
  }
}
 8004f2c:	e003      	b.n	8004f36 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8004f2e:	887b      	ldrh	r3, [r7, #2]
 8004f30:	041a      	lsls	r2, r3, #16
 8004f32:	687b      	ldr	r3, [r7, #4]
 8004f34:	619a      	str	r2, [r3, #24]
}
 8004f36:	bf00      	nop
 8004f38:	370c      	adds	r7, #12
 8004f3a:	46bd      	mov	sp, r7
 8004f3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f40:	4770      	bx	lr

08004f42 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: Where x can be (A..K) to select the GPIO peripheral.
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8004f42:	b480      	push	{r7}
 8004f44:	b085      	sub	sp, #20
 8004f46:	af00      	add	r7, sp, #0
 8004f48:	6078      	str	r0, [r7, #4]
 8004f4a:	460b      	mov	r3, r1
 8004f4c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004f4e:	687b      	ldr	r3, [r7, #4]
 8004f50:	695b      	ldr	r3, [r3, #20]
 8004f52:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004f54:	887a      	ldrh	r2, [r7, #2]
 8004f56:	68fb      	ldr	r3, [r7, #12]
 8004f58:	4013      	ands	r3, r2
 8004f5a:	041a      	lsls	r2, r3, #16
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	43d9      	mvns	r1, r3
 8004f60:	887b      	ldrh	r3, [r7, #2]
 8004f62:	400b      	ands	r3, r1
 8004f64:	431a      	orrs	r2, r3
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	619a      	str	r2, [r3, #24]
}
 8004f6a:	bf00      	nop
 8004f6c:	3714      	adds	r7, #20
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f74:	4770      	bx	lr
	...

08004f78 <HAL_HSEM_FastTake>:
  * @brief  Fast Take a semaphore with 1 Step mode.
  * @param  SemID: semaphore ID from 0 to 31
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_HSEM_FastTake(uint32_t SemID)
{
 8004f78:	b480      	push	{r7}
 8004f7a:	b083      	sub	sp, #12
 8004f7c:	af00      	add	r7, sp, #0
 8004f7e:	6078      	str	r0, [r7, #4]
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
  }
#else
  /* Read the RLR register to take the semaphore */
  if (HSEM->RLR[SemID] == (HSEM_CR_COREID_CURRENT | HSEM_RLR_LOCK))
 8004f80:	4a08      	ldr	r2, [pc, #32]	@ (8004fa4 <HAL_HSEM_FastTake+0x2c>)
 8004f82:	687b      	ldr	r3, [r7, #4]
 8004f84:	3320      	adds	r3, #32
 8004f86:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f8a:	4a07      	ldr	r2, [pc, #28]	@ (8004fa8 <HAL_HSEM_FastTake+0x30>)
 8004f8c:	4293      	cmp	r3, r2
 8004f8e:	d101      	bne.n	8004f94 <HAL_HSEM_FastTake+0x1c>
  {
    /*take success when MasterID match and take bit set*/
    return HAL_OK;
 8004f90:	2300      	movs	r3, #0
 8004f92:	e000      	b.n	8004f96 <HAL_HSEM_FastTake+0x1e>
  }
#endif

  /* Semaphore take fails */
  return HAL_ERROR;
 8004f94:	2301      	movs	r3, #1
}
 8004f96:	4618      	mov	r0, r3
 8004f98:	370c      	adds	r7, #12
 8004f9a:	46bd      	mov	sp, r7
 8004f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fa0:	4770      	bx	lr
 8004fa2:	bf00      	nop
 8004fa4:	58026400 	.word	0x58026400
 8004fa8:	80000300 	.word	0x80000300

08004fac <HAL_HSEM_Release>:
  * @param  SemID: semaphore ID from 0 to 31
  * @param  ProcessID: Process ID from 0 to 255
  * @retval None
  */
void  HAL_HSEM_Release(uint32_t SemID, uint32_t ProcessID)
{
 8004fac:	b480      	push	{r7}
 8004fae:	b083      	sub	sp, #12
 8004fb0:	af00      	add	r7, sp, #0
 8004fb2:	6078      	str	r0, [r7, #4]
 8004fb4:	6039      	str	r1, [r7, #0]

  /* Clear the semaphore by writing to the R register : the MasterID , the processID and take bit = 0  */
#if  USE_MULTI_CORE_SHARED_CODE != 0U
  HSEM->R[SemID] = (ProcessID | ((HAL_GetCurrentCPUID() << POSITION_VAL(HSEM_R_MASTERID)) & HSEM_R_MASTERID));
#else
  HSEM->R[SemID] = (ProcessID | HSEM_CR_COREID_CURRENT);
 8004fb6:	4906      	ldr	r1, [pc, #24]	@ (8004fd0 <HAL_HSEM_Release+0x24>)
 8004fb8:	683b      	ldr	r3, [r7, #0]
 8004fba:	f443 7240 	orr.w	r2, r3, #768	@ 0x300
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
#endif

}
 8004fc4:	bf00      	nop
 8004fc6:	370c      	adds	r7, #12
 8004fc8:	46bd      	mov	sp, r7
 8004fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fce:	4770      	bx	lr
 8004fd0:	58026400 	.word	0x58026400

08004fd4 <HAL_PWREx_ConfigSupply>:
  *         process during startup.
  *         For more details, please refer to the power control chapter in the reference manual
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply (uint32_t SupplySource)
{
 8004fd4:	b580      	push	{r7, lr}
 8004fd6:	b084      	sub	sp, #16
 8004fd8:	af00      	add	r7, sp, #0
 8004fda:	6078      	str	r0, [r7, #4]

  /* Check if supply source was configured */
#if defined (PWR_FLAG_SCUEN)
  if (__HAL_PWR_GET_FLAG (PWR_FLAG_SCUEN) == 0U)
#else
  if ((PWR->CR3 & (PWR_CR3_SMPSEN | PWR_CR3_LDOEN | PWR_CR3_BYPASS)) != (PWR_CR3_SMPSEN | PWR_CR3_LDOEN))
 8004fdc:	4b29      	ldr	r3, [pc, #164]	@ (8005084 <HAL_PWREx_ConfigSupply+0xb0>)
 8004fde:	68db      	ldr	r3, [r3, #12]
 8004fe0:	f003 0307 	and.w	r3, r3, #7
 8004fe4:	2b06      	cmp	r3, #6
 8004fe6:	d00a      	beq.n	8004ffe <HAL_PWREx_ConfigSupply+0x2a>
#endif /* defined (PWR_FLAG_SCUEN) */
  {
    /* Check supply configuration */
    if ((PWR->CR3 & PWR_SUPPLY_CONFIG_MASK) != SupplySource)
 8004fe8:	4b26      	ldr	r3, [pc, #152]	@ (8005084 <HAL_PWREx_ConfigSupply+0xb0>)
 8004fea:	68db      	ldr	r3, [r3, #12]
 8004fec:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8004ff0:	687a      	ldr	r2, [r7, #4]
 8004ff2:	429a      	cmp	r2, r3
 8004ff4:	d001      	beq.n	8004ffa <HAL_PWREx_ConfigSupply+0x26>
    {
      /* Supply configuration update locked, can't apply a new supply config */
      return HAL_ERROR;
 8004ff6:	2301      	movs	r3, #1
 8004ff8:	e040      	b.n	800507c <HAL_PWREx_ConfigSupply+0xa8>
    else
    {
      /* Supply configuration update locked, but new supply configuration
         matches with old supply configuration : nothing to do
      */
      return HAL_OK;
 8004ffa:	2300      	movs	r3, #0
 8004ffc:	e03e      	b.n	800507c <HAL_PWREx_ConfigSupply+0xa8>
    }
  }

  /* Set the power supply configuration */
  MODIFY_REG (PWR->CR3, PWR_SUPPLY_CONFIG_MASK, SupplySource);
 8004ffe:	4b21      	ldr	r3, [pc, #132]	@ (8005084 <HAL_PWREx_ConfigSupply+0xb0>)
 8005000:	68db      	ldr	r3, [r3, #12]
 8005002:	f023 023f 	bic.w	r2, r3, #63	@ 0x3f
 8005006:	491f      	ldr	r1, [pc, #124]	@ (8005084 <HAL_PWREx_ConfigSupply+0xb0>)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	4313      	orrs	r3, r2
 800500c:	60cb      	str	r3, [r1, #12]

  /* Get tick */
  tickstart = HAL_GetTick ();
 800500e:	f7fc fdad 	bl	8001b6c <HAL_GetTick>
 8005012:	60f8      	str	r0, [r7, #12]

  /* Wait till voltage level flag is set */
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 8005014:	e009      	b.n	800502a <HAL_PWREx_ConfigSupply+0x56>
  {
    if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005016:	f7fc fda9 	bl	8001b6c <HAL_GetTick>
 800501a:	4602      	mov	r2, r0
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	1ad3      	subs	r3, r2, r3
 8005020:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005024:	d901      	bls.n	800502a <HAL_PWREx_ConfigSupply+0x56>
    {
      return HAL_ERROR;
 8005026:	2301      	movs	r3, #1
 8005028:	e028      	b.n	800507c <HAL_PWREx_ConfigSupply+0xa8>
  while (__HAL_PWR_GET_FLAG (PWR_FLAG_ACTVOSRDY) == 0U)
 800502a:	4b16      	ldr	r3, [pc, #88]	@ (8005084 <HAL_PWREx_ConfigSupply+0xb0>)
 800502c:	685b      	ldr	r3, [r3, #4]
 800502e:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005032:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005036:	d1ee      	bne.n	8005016 <HAL_PWREx_ConfigSupply+0x42>
    }
  }

#if defined (SMPS)
  /* When the SMPS supplies external circuits verify that SDEXTRDY flag is set */
  if ((SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT_AND_LDO) ||
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	2b1e      	cmp	r3, #30
 800503c:	d008      	beq.n	8005050 <HAL_PWREx_ConfigSupply+0x7c>
 800503e:	687b      	ldr	r3, [r7, #4]
 8005040:	2b2e      	cmp	r3, #46	@ 0x2e
 8005042:	d005      	beq.n	8005050 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT_AND_LDO) ||
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	2b1d      	cmp	r3, #29
 8005048:	d002      	beq.n	8005050 <HAL_PWREx_ConfigSupply+0x7c>
      (SupplySource == PWR_SMPS_1V8_SUPPLIES_EXT)         ||
 800504a:	687b      	ldr	r3, [r7, #4]
 800504c:	2b2d      	cmp	r3, #45	@ 0x2d
 800504e:	d114      	bne.n	800507a <HAL_PWREx_ConfigSupply+0xa6>
      (SupplySource == PWR_SMPS_2V5_SUPPLIES_EXT))
  {
    /* Get the current tick number */
    tickstart = HAL_GetTick ();
 8005050:	f7fc fd8c 	bl	8001b6c <HAL_GetTick>
 8005054:	60f8      	str	r0, [r7, #12]

    /* Wait till SMPS external supply ready flag is set */
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 8005056:	e009      	b.n	800506c <HAL_PWREx_ConfigSupply+0x98>
    {
      if ((HAL_GetTick () - tickstart) > PWR_FLAG_SETTING_DELAY)
 8005058:	f7fc fd88 	bl	8001b6c <HAL_GetTick>
 800505c:	4602      	mov	r2, r0
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	1ad3      	subs	r3, r2, r3
 8005062:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8005066:	d901      	bls.n	800506c <HAL_PWREx_ConfigSupply+0x98>
      {
        return HAL_ERROR;
 8005068:	2301      	movs	r3, #1
 800506a:	e007      	b.n	800507c <HAL_PWREx_ConfigSupply+0xa8>
    while (__HAL_PWR_GET_FLAG (PWR_FLAG_SMPSEXTRDY) == 0U)
 800506c:	4b05      	ldr	r3, [pc, #20]	@ (8005084 <HAL_PWREx_ConfigSupply+0xb0>)
 800506e:	68db      	ldr	r3, [r3, #12]
 8005070:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005074:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005078:	d1ee      	bne.n	8005058 <HAL_PWREx_ConfigSupply+0x84>
      }
    }
  }
#endif /* defined (SMPS) */

  return HAL_OK;
 800507a:	2300      	movs	r3, #0
}
 800507c:	4618      	mov	r0, r3
 800507e:	3710      	adds	r7, #16
 8005080:	46bd      	mov	sp, r7
 8005082:	bd80      	pop	{r7, pc}
 8005084:	58024800 	.word	0x58024800

08005088 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005088:	b580      	push	{r7, lr}
 800508a:	b08c      	sub	sp, #48	@ 0x30
 800508c:	af00      	add	r7, sp, #0
 800508e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp1_pllckcfg, temp2_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005090:	687b      	ldr	r3, [r7, #4]
 8005092:	2b00      	cmp	r3, #0
 8005094:	d102      	bne.n	800509c <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8005096:	2301      	movs	r3, #1
 8005098:	f000 bc48 	b.w	800592c <HAL_RCC_OscConfig+0x8a4>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	f003 0301 	and.w	r3, r3, #1
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	f000 8088 	beq.w	80051ba <HAL_RCC_OscConfig+0x132>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80050aa:	4b99      	ldr	r3, [pc, #612]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 80050ac:	691b      	ldr	r3, [r3, #16]
 80050ae:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80050b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80050b4:	4b96      	ldr	r3, [pc, #600]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 80050b6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80050b8:	62bb      	str	r3, [r7, #40]	@ 0x28
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSE) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSE)))
 80050ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050bc:	2b10      	cmp	r3, #16
 80050be:	d007      	beq.n	80050d0 <HAL_RCC_OscConfig+0x48>
 80050c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80050c2:	2b18      	cmp	r3, #24
 80050c4:	d111      	bne.n	80050ea <HAL_RCC_OscConfig+0x62>
 80050c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80050c8:	f003 0303 	and.w	r3, r3, #3
 80050cc:	2b02      	cmp	r3, #2
 80050ce:	d10c      	bne.n	80050ea <HAL_RCC_OscConfig+0x62>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80050d0:	4b8f      	ldr	r3, [pc, #572]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 80050d2:	681b      	ldr	r3, [r3, #0]
 80050d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d06d      	beq.n	80051b8 <HAL_RCC_OscConfig+0x130>
 80050dc:	687b      	ldr	r3, [r7, #4]
 80050de:	685b      	ldr	r3, [r3, #4]
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d169      	bne.n	80051b8 <HAL_RCC_OscConfig+0x130>
      {
        return HAL_ERROR;
 80050e4:	2301      	movs	r3, #1
 80050e6:	f000 bc21 	b.w	800592c <HAL_RCC_OscConfig+0x8a4>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	685b      	ldr	r3, [r3, #4]
 80050ee:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80050f2:	d106      	bne.n	8005102 <HAL_RCC_OscConfig+0x7a>
 80050f4:	4b86      	ldr	r3, [pc, #536]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	4a85      	ldr	r2, [pc, #532]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 80050fa:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80050fe:	6013      	str	r3, [r2, #0]
 8005100:	e02e      	b.n	8005160 <HAL_RCC_OscConfig+0xd8>
 8005102:	687b      	ldr	r3, [r7, #4]
 8005104:	685b      	ldr	r3, [r3, #4]
 8005106:	2b00      	cmp	r3, #0
 8005108:	d10c      	bne.n	8005124 <HAL_RCC_OscConfig+0x9c>
 800510a:	4b81      	ldr	r3, [pc, #516]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 800510c:	681b      	ldr	r3, [r3, #0]
 800510e:	4a80      	ldr	r2, [pc, #512]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 8005110:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005114:	6013      	str	r3, [r2, #0]
 8005116:	4b7e      	ldr	r3, [pc, #504]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 8005118:	681b      	ldr	r3, [r3, #0]
 800511a:	4a7d      	ldr	r2, [pc, #500]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 800511c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005120:	6013      	str	r3, [r2, #0]
 8005122:	e01d      	b.n	8005160 <HAL_RCC_OscConfig+0xd8>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	685b      	ldr	r3, [r3, #4]
 8005128:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800512c:	d10c      	bne.n	8005148 <HAL_RCC_OscConfig+0xc0>
 800512e:	4b78      	ldr	r3, [pc, #480]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a77      	ldr	r2, [pc, #476]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 8005134:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8005138:	6013      	str	r3, [r2, #0]
 800513a:	4b75      	ldr	r3, [pc, #468]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	4a74      	ldr	r2, [pc, #464]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 8005140:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005144:	6013      	str	r3, [r2, #0]
 8005146:	e00b      	b.n	8005160 <HAL_RCC_OscConfig+0xd8>
 8005148:	4b71      	ldr	r3, [pc, #452]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 800514a:	681b      	ldr	r3, [r3, #0]
 800514c:	4a70      	ldr	r2, [pc, #448]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 800514e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005152:	6013      	str	r3, [r2, #0]
 8005154:	4b6e      	ldr	r3, [pc, #440]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	4a6d      	ldr	r2, [pc, #436]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 800515a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800515e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005160:	687b      	ldr	r3, [r7, #4]
 8005162:	685b      	ldr	r3, [r3, #4]
 8005164:	2b00      	cmp	r3, #0
 8005166:	d013      	beq.n	8005190 <HAL_RCC_OscConfig+0x108>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005168:	f7fc fd00 	bl	8001b6c <HAL_GetTick>
 800516c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 800516e:	e008      	b.n	8005182 <HAL_RCC_OscConfig+0xfa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005170:	f7fc fcfc 	bl	8001b6c <HAL_GetTick>
 8005174:	4602      	mov	r2, r0
 8005176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005178:	1ad3      	subs	r3, r2, r3
 800517a:	2b64      	cmp	r3, #100	@ 0x64
 800517c:	d901      	bls.n	8005182 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800517e:	2303      	movs	r3, #3
 8005180:	e3d4      	b.n	800592c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005182:	4b63      	ldr	r3, [pc, #396]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 8005184:	681b      	ldr	r3, [r3, #0]
 8005186:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800518a:	2b00      	cmp	r3, #0
 800518c:	d0f0      	beq.n	8005170 <HAL_RCC_OscConfig+0xe8>
 800518e:	e014      	b.n	80051ba <HAL_RCC_OscConfig+0x132>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005190:	f7fc fcec 	bl	8001b6c <HAL_GetTick>
 8005194:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 8005196:	e008      	b.n	80051aa <HAL_RCC_OscConfig+0x122>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005198:	f7fc fce8 	bl	8001b6c <HAL_GetTick>
 800519c:	4602      	mov	r2, r0
 800519e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051a0:	1ad3      	subs	r3, r2, r3
 80051a2:	2b64      	cmp	r3, #100	@ 0x64
 80051a4:	d901      	bls.n	80051aa <HAL_RCC_OscConfig+0x122>
          {
            return HAL_TIMEOUT;
 80051a6:	2303      	movs	r3, #3
 80051a8:	e3c0      	b.n	800592c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U)
 80051aa:	4b59      	ldr	r3, [pc, #356]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051b2:	2b00      	cmp	r3, #0
 80051b4:	d1f0      	bne.n	8005198 <HAL_RCC_OscConfig+0x110>
 80051b6:	e000      	b.n	80051ba <HAL_RCC_OscConfig+0x132>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80051b8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 0302 	and.w	r3, r3, #2
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	f000 80ca 	beq.w	800535c <HAL_RCC_OscConfig+0x2d4>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSICALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* When the HSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80051c8:	4b51      	ldr	r3, [pc, #324]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 80051ca:	691b      	ldr	r3, [r3, #16]
 80051cc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80051d0:	623b      	str	r3, [r7, #32]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 80051d2:	4b4f      	ldr	r3, [pc, #316]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 80051d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051d6:	61fb      	str	r3, [r7, #28]
    if ((temp_sysclksrc == RCC_CFGR_SWS_HSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_HSI)))
 80051d8:	6a3b      	ldr	r3, [r7, #32]
 80051da:	2b00      	cmp	r3, #0
 80051dc:	d007      	beq.n	80051ee <HAL_RCC_OscConfig+0x166>
 80051de:	6a3b      	ldr	r3, [r7, #32]
 80051e0:	2b18      	cmp	r3, #24
 80051e2:	d156      	bne.n	8005292 <HAL_RCC_OscConfig+0x20a>
 80051e4:	69fb      	ldr	r3, [r7, #28]
 80051e6:	f003 0303 	and.w	r3, r3, #3
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d151      	bne.n	8005292 <HAL_RCC_OscConfig+0x20a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80051ee:	4b48      	ldr	r3, [pc, #288]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f003 0304 	and.w	r3, r3, #4
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d005      	beq.n	8005206 <HAL_RCC_OscConfig+0x17e>
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	68db      	ldr	r3, [r3, #12]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d101      	bne.n	8005206 <HAL_RCC_OscConfig+0x17e>
      {
        return HAL_ERROR;
 8005202:	2301      	movs	r3, #1
 8005204:	e392      	b.n	800592c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, only HSI division and calibration are allowed */
      else
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2, HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 8005206:	4b42      	ldr	r3, [pc, #264]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f023 0219 	bic.w	r2, r3, #25
 800520e:	687b      	ldr	r3, [r7, #4]
 8005210:	68db      	ldr	r3, [r3, #12]
 8005212:	493f      	ldr	r1, [pc, #252]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 8005214:	4313      	orrs	r3, r2
 8005216:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005218:	f7fc fca8 	bl	8001b6c <HAL_GetTick>
 800521c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 800521e:	e008      	b.n	8005232 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((uint32_t)(HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005220:	f7fc fca4 	bl	8001b6c <HAL_GetTick>
 8005224:	4602      	mov	r2, r0
 8005226:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005228:	1ad3      	subs	r3, r2, r3
 800522a:	2b02      	cmp	r3, #2
 800522c:	d901      	bls.n	8005232 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800522e:	2303      	movs	r3, #3
 8005230:	e37c      	b.n	800592c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005232:	4b37      	ldr	r3, [pc, #220]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 8005234:	681b      	ldr	r3, [r3, #0]
 8005236:	f003 0304 	and.w	r3, r3, #4
 800523a:	2b00      	cmp	r3, #0
 800523c:	d0f0      	beq.n	8005220 <HAL_RCC_OscConfig+0x198>
          }
        }
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800523e:	f7fc fcc5 	bl	8001bcc <HAL_GetREVID>
 8005242:	4603      	mov	r3, r0
 8005244:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005248:	4293      	cmp	r3, r2
 800524a:	d817      	bhi.n	800527c <HAL_RCC_OscConfig+0x1f4>
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	691b      	ldr	r3, [r3, #16]
 8005250:	2b40      	cmp	r3, #64	@ 0x40
 8005252:	d108      	bne.n	8005266 <HAL_RCC_OscConfig+0x1de>
 8005254:	4b2e      	ldr	r3, [pc, #184]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 8005256:	685b      	ldr	r3, [r3, #4]
 8005258:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 800525c:	4a2c      	ldr	r2, [pc, #176]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 800525e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8005262:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005264:	e07a      	b.n	800535c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005266:	4b2a      	ldr	r3, [pc, #168]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 8005268:	685b      	ldr	r3, [r3, #4]
 800526a:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 800526e:	687b      	ldr	r3, [r7, #4]
 8005270:	691b      	ldr	r3, [r3, #16]
 8005272:	031b      	lsls	r3, r3, #12
 8005274:	4926      	ldr	r1, [pc, #152]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 8005276:	4313      	orrs	r3, r2
 8005278:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800527a:	e06f      	b.n	800535c <HAL_RCC_OscConfig+0x2d4>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800527c:	4b24      	ldr	r3, [pc, #144]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	691b      	ldr	r3, [r3, #16]
 8005288:	061b      	lsls	r3, r3, #24
 800528a:	4921      	ldr	r1, [pc, #132]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 800528c:	4313      	orrs	r3, r2
 800528e:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005290:	e064      	b.n	800535c <HAL_RCC_OscConfig+0x2d4>
    }

    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8005292:	687b      	ldr	r3, [r7, #4]
 8005294:	68db      	ldr	r3, [r3, #12]
 8005296:	2b00      	cmp	r3, #0
 8005298:	d047      	beq.n	800532a <HAL_RCC_OscConfig+0x2a2>
      {
        /* Enable the Internal High Speed oscillator (HSI, HSIDIV2,HSIDIV4, or HSIDIV8) */
        __HAL_RCC_HSI_CONFIG(RCC_OscInitStruct->HSIState);
 800529a:	4b1d      	ldr	r3, [pc, #116]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 800529c:	681b      	ldr	r3, [r3, #0]
 800529e:	f023 0219 	bic.w	r2, r3, #25
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	68db      	ldr	r3, [r3, #12]
 80052a6:	491a      	ldr	r1, [pc, #104]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 80052a8:	4313      	orrs	r3, r2
 80052aa:	600b      	str	r3, [r1, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052ac:	f7fc fc5e 	bl	8001b6c <HAL_GetTick>
 80052b0:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80052b2:	e008      	b.n	80052c6 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80052b4:	f7fc fc5a 	bl	8001b6c <HAL_GetTick>
 80052b8:	4602      	mov	r2, r0
 80052ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052bc:	1ad3      	subs	r3, r2, r3
 80052be:	2b02      	cmp	r3, #2
 80052c0:	d901      	bls.n	80052c6 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 80052c2:	2303      	movs	r3, #3
 80052c4:	e332      	b.n	800592c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 80052c6:	4b12      	ldr	r3, [pc, #72]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 80052c8:	681b      	ldr	r3, [r3, #0]
 80052ca:	f003 0304 	and.w	r3, r3, #4
 80052ce:	2b00      	cmp	r3, #0
 80052d0:	d0f0      	beq.n	80052b4 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052d2:	f7fc fc7b 	bl	8001bcc <HAL_GetREVID>
 80052d6:	4603      	mov	r3, r0
 80052d8:	f241 0203 	movw	r2, #4099	@ 0x1003
 80052dc:	4293      	cmp	r3, r2
 80052de:	d819      	bhi.n	8005314 <HAL_RCC_OscConfig+0x28c>
 80052e0:	687b      	ldr	r3, [r7, #4]
 80052e2:	691b      	ldr	r3, [r3, #16]
 80052e4:	2b40      	cmp	r3, #64	@ 0x40
 80052e6:	d108      	bne.n	80052fa <HAL_RCC_OscConfig+0x272>
 80052e8:	4b09      	ldr	r3, [pc, #36]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 80052ea:	685b      	ldr	r3, [r3, #4]
 80052ec:	f423 337c 	bic.w	r3, r3, #258048	@ 0x3f000
 80052f0:	4a07      	ldr	r2, [pc, #28]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 80052f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80052f6:	6053      	str	r3, [r2, #4]
 80052f8:	e030      	b.n	800535c <HAL_RCC_OscConfig+0x2d4>
 80052fa:	4b05      	ldr	r3, [pc, #20]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 80052fc:	685b      	ldr	r3, [r3, #4]
 80052fe:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	691b      	ldr	r3, [r3, #16]
 8005306:	031b      	lsls	r3, r3, #12
 8005308:	4901      	ldr	r1, [pc, #4]	@ (8005310 <HAL_RCC_OscConfig+0x288>)
 800530a:	4313      	orrs	r3, r2
 800530c:	604b      	str	r3, [r1, #4]
 800530e:	e025      	b.n	800535c <HAL_RCC_OscConfig+0x2d4>
 8005310:	58024400 	.word	0x58024400
 8005314:	4b9a      	ldr	r3, [pc, #616]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 8005316:	685b      	ldr	r3, [r3, #4]
 8005318:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	691b      	ldr	r3, [r3, #16]
 8005320:	061b      	lsls	r3, r3, #24
 8005322:	4997      	ldr	r1, [pc, #604]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 8005324:	4313      	orrs	r3, r2
 8005326:	604b      	str	r3, [r1, #4]
 8005328:	e018      	b.n	800535c <HAL_RCC_OscConfig+0x2d4>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800532a:	4b95      	ldr	r3, [pc, #596]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	4a94      	ldr	r2, [pc, #592]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 8005330:	f023 0301 	bic.w	r3, r3, #1
 8005334:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005336:	f7fc fc19 	bl	8001b6c <HAL_GetTick>
 800533a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 800533c:	e008      	b.n	8005350 <HAL_RCC_OscConfig+0x2c8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800533e:	f7fc fc15 	bl	8001b6c <HAL_GetTick>
 8005342:	4602      	mov	r2, r0
 8005344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005346:	1ad3      	subs	r3, r2, r3
 8005348:	2b02      	cmp	r3, #2
 800534a:	d901      	bls.n	8005350 <HAL_RCC_OscConfig+0x2c8>
          {
            return HAL_TIMEOUT;
 800534c:	2303      	movs	r3, #3
 800534e:	e2ed      	b.n	800592c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != 0U)
 8005350:	4b8b      	ldr	r3, [pc, #556]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	f003 0304 	and.w	r3, r3, #4
 8005358:	2b00      	cmp	r3, #0
 800535a:	d1f0      	bne.n	800533e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }
  }
  /*----------------------------- CSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_CSI) == RCC_OSCILLATORTYPE_CSI)
 800535c:	687b      	ldr	r3, [r7, #4]
 800535e:	681b      	ldr	r3, [r3, #0]
 8005360:	f003 0310 	and.w	r3, r3, #16
 8005364:	2b00      	cmp	r3, #0
 8005366:	f000 80a9 	beq.w	80054bc <HAL_RCC_OscConfig+0x434>
    /* Check the parameters */
    assert_param(IS_RCC_CSI(RCC_OscInitStruct->CSIState));
    assert_param(IS_RCC_CSICALIBRATION_VALUE(RCC_OscInitStruct->CSICalibrationValue));

    /* When the CSI is used as system clock it will not disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800536a:	4b85      	ldr	r3, [pc, #532]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 800536c:	691b      	ldr	r3, [r3, #16]
 800536e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005372:	61bb      	str	r3, [r7, #24]
    const uint32_t temp_pllckselr = RCC->PLLCKSELR;
 8005374:	4b82      	ldr	r3, [pc, #520]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 8005376:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005378:	617b      	str	r3, [r7, #20]
    if ((temp_sysclksrc == RCC_CFGR_SWS_CSI) || ((temp_sysclksrc == RCC_CFGR_SWS_PLL1) && ((temp_pllckselr & RCC_PLLCKSELR_PLLSRC) == RCC_PLLCKSELR_PLLSRC_CSI)))
 800537a:	69bb      	ldr	r3, [r7, #24]
 800537c:	2b08      	cmp	r3, #8
 800537e:	d007      	beq.n	8005390 <HAL_RCC_OscConfig+0x308>
 8005380:	69bb      	ldr	r3, [r7, #24]
 8005382:	2b18      	cmp	r3, #24
 8005384:	d13a      	bne.n	80053fc <HAL_RCC_OscConfig+0x374>
 8005386:	697b      	ldr	r3, [r7, #20]
 8005388:	f003 0303 	and.w	r3, r3, #3
 800538c:	2b01      	cmp	r3, #1
 800538e:	d135      	bne.n	80053fc <HAL_RCC_OscConfig+0x374>
    {
      /* When CSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 8005390:	4b7b      	ldr	r3, [pc, #492]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 8005392:	681b      	ldr	r3, [r3, #0]
 8005394:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005398:	2b00      	cmp	r3, #0
 800539a:	d005      	beq.n	80053a8 <HAL_RCC_OscConfig+0x320>
 800539c:	687b      	ldr	r3, [r7, #4]
 800539e:	69db      	ldr	r3, [r3, #28]
 80053a0:	2b80      	cmp	r3, #128	@ 0x80
 80053a2:	d001      	beq.n	80053a8 <HAL_RCC_OscConfig+0x320>
      {
        return HAL_ERROR;
 80053a4:	2301      	movs	r3, #1
 80053a6:	e2c1      	b.n	800592c <HAL_RCC_OscConfig+0x8a4>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80053a8:	f7fc fc10 	bl	8001bcc <HAL_GetREVID>
 80053ac:	4603      	mov	r3, r0
 80053ae:	f241 0203 	movw	r2, #4099	@ 0x1003
 80053b2:	4293      	cmp	r3, r2
 80053b4:	d817      	bhi.n	80053e6 <HAL_RCC_OscConfig+0x35e>
 80053b6:	687b      	ldr	r3, [r7, #4]
 80053b8:	6a1b      	ldr	r3, [r3, #32]
 80053ba:	2b20      	cmp	r3, #32
 80053bc:	d108      	bne.n	80053d0 <HAL_RCC_OscConfig+0x348>
 80053be:	4b70      	ldr	r3, [pc, #448]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 80053c0:	685b      	ldr	r3, [r3, #4]
 80053c2:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 80053c6:	4a6e      	ldr	r2, [pc, #440]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 80053c8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80053cc:	6053      	str	r3, [r2, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80053ce:	e075      	b.n	80054bc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80053d0:	4b6b      	ldr	r3, [pc, #428]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 80053d2:	685b      	ldr	r3, [r3, #4]
 80053d4:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 80053d8:	687b      	ldr	r3, [r7, #4]
 80053da:	6a1b      	ldr	r3, [r3, #32]
 80053dc:	069b      	lsls	r3, r3, #26
 80053de:	4968      	ldr	r1, [pc, #416]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 80053e0:	4313      	orrs	r3, r2
 80053e2:	604b      	str	r3, [r1, #4]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80053e4:	e06a      	b.n	80054bc <HAL_RCC_OscConfig+0x434>
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 80053e6:	4b66      	ldr	r3, [pc, #408]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 80053e8:	68db      	ldr	r3, [r3, #12]
 80053ea:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 80053ee:	687b      	ldr	r3, [r7, #4]
 80053f0:	6a1b      	ldr	r3, [r3, #32]
 80053f2:	061b      	lsls	r3, r3, #24
 80053f4:	4962      	ldr	r1, [pc, #392]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 80053f6:	4313      	orrs	r3, r2
 80053f8:	60cb      	str	r3, [r1, #12]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U) && (RCC_OscInitStruct->CSIState != RCC_CSI_ON))
 80053fa:	e05f      	b.n	80054bc <HAL_RCC_OscConfig+0x434>
      }
    }
    else
    {
      /* Check the CSI State */
      if ((RCC_OscInitStruct->CSIState) != RCC_CSI_OFF)
 80053fc:	687b      	ldr	r3, [r7, #4]
 80053fe:	69db      	ldr	r3, [r3, #28]
 8005400:	2b00      	cmp	r3, #0
 8005402:	d042      	beq.n	800548a <HAL_RCC_OscConfig+0x402>
      {
        /* Enable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_ENABLE();
 8005404:	4b5e      	ldr	r3, [pc, #376]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 8005406:	681b      	ldr	r3, [r3, #0]
 8005408:	4a5d      	ldr	r2, [pc, #372]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 800540a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800540e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005410:	f7fc fbac 	bl	8001b6c <HAL_GetTick>
 8005414:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005416:	e008      	b.n	800542a <HAL_RCC_OscConfig+0x3a2>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 8005418:	f7fc fba8 	bl	8001b6c <HAL_GetTick>
 800541c:	4602      	mov	r2, r0
 800541e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005420:	1ad3      	subs	r3, r2, r3
 8005422:	2b02      	cmp	r3, #2
 8005424:	d901      	bls.n	800542a <HAL_RCC_OscConfig+0x3a2>
          {
            return HAL_TIMEOUT;
 8005426:	2303      	movs	r3, #3
 8005428:	e280      	b.n	800592c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 800542a:	4b55      	ldr	r3, [pc, #340]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005432:	2b00      	cmp	r3, #0
 8005434:	d0f0      	beq.n	8005418 <HAL_RCC_OscConfig+0x390>
          }
        }

        /* Adjusts the Internal High Speed oscillator (CSI) calibration value.*/
        __HAL_RCC_CSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->CSICalibrationValue);
 8005436:	f7fc fbc9 	bl	8001bcc <HAL_GetREVID>
 800543a:	4603      	mov	r3, r0
 800543c:	f241 0203 	movw	r2, #4099	@ 0x1003
 8005440:	4293      	cmp	r3, r2
 8005442:	d817      	bhi.n	8005474 <HAL_RCC_OscConfig+0x3ec>
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	6a1b      	ldr	r3, [r3, #32]
 8005448:	2b20      	cmp	r3, #32
 800544a:	d108      	bne.n	800545e <HAL_RCC_OscConfig+0x3d6>
 800544c:	4b4c      	ldr	r3, [pc, #304]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 800544e:	685b      	ldr	r3, [r3, #4]
 8005450:	f023 43f8 	bic.w	r3, r3, #2080374784	@ 0x7c000000
 8005454:	4a4a      	ldr	r2, [pc, #296]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 8005456:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800545a:	6053      	str	r3, [r2, #4]
 800545c:	e02e      	b.n	80054bc <HAL_RCC_OscConfig+0x434>
 800545e:	4b48      	ldr	r3, [pc, #288]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 8005460:	685b      	ldr	r3, [r3, #4]
 8005462:	f023 42f8 	bic.w	r2, r3, #2080374784	@ 0x7c000000
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	6a1b      	ldr	r3, [r3, #32]
 800546a:	069b      	lsls	r3, r3, #26
 800546c:	4944      	ldr	r1, [pc, #272]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 800546e:	4313      	orrs	r3, r2
 8005470:	604b      	str	r3, [r1, #4]
 8005472:	e023      	b.n	80054bc <HAL_RCC_OscConfig+0x434>
 8005474:	4b42      	ldr	r3, [pc, #264]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 8005476:	68db      	ldr	r3, [r3, #12]
 8005478:	f023 527c 	bic.w	r2, r3, #1056964608	@ 0x3f000000
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	6a1b      	ldr	r3, [r3, #32]
 8005480:	061b      	lsls	r3, r3, #24
 8005482:	493f      	ldr	r1, [pc, #252]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 8005484:	4313      	orrs	r3, r2
 8005486:	60cb      	str	r3, [r1, #12]
 8005488:	e018      	b.n	80054bc <HAL_RCC_OscConfig+0x434>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (CSI). */
        __HAL_RCC_CSI_DISABLE();
 800548a:	4b3d      	ldr	r3, [pc, #244]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 800548c:	681b      	ldr	r3, [r3, #0]
 800548e:	4a3c      	ldr	r2, [pc, #240]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 8005490:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005494:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005496:	f7fc fb69 	bl	8001b6c <HAL_GetTick>
 800549a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till CSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 800549c:	e008      	b.n	80054b0 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > CSI_TIMEOUT_VALUE)
 800549e:	f7fc fb65 	bl	8001b6c <HAL_GetTick>
 80054a2:	4602      	mov	r2, r0
 80054a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054a6:	1ad3      	subs	r3, r2, r3
 80054a8:	2b02      	cmp	r3, #2
 80054aa:	d901      	bls.n	80054b0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80054ac:	2303      	movs	r3, #3
 80054ae:	e23d      	b.n	800592c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) != 0U)
 80054b0:	4b33      	ldr	r3, [pc, #204]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 80054b2:	681b      	ldr	r3, [r3, #0]
 80054b4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d1f0      	bne.n	800549e <HAL_RCC_OscConfig+0x416>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80054bc:	687b      	ldr	r3, [r7, #4]
 80054be:	681b      	ldr	r3, [r3, #0]
 80054c0:	f003 0308 	and.w	r3, r3, #8
 80054c4:	2b00      	cmp	r3, #0
 80054c6:	d036      	beq.n	8005536 <HAL_RCC_OscConfig+0x4ae>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	695b      	ldr	r3, [r3, #20]
 80054cc:	2b00      	cmp	r3, #0
 80054ce:	d019      	beq.n	8005504 <HAL_RCC_OscConfig+0x47c>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80054d0:	4b2b      	ldr	r3, [pc, #172]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 80054d2:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054d4:	4a2a      	ldr	r2, [pc, #168]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 80054d6:	f043 0301 	orr.w	r3, r3, #1
 80054da:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054dc:	f7fc fb46 	bl	8001b6c <HAL_GetTick>
 80054e0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80054e2:	e008      	b.n	80054f6 <HAL_RCC_OscConfig+0x46e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80054e4:	f7fc fb42 	bl	8001b6c <HAL_GetTick>
 80054e8:	4602      	mov	r2, r0
 80054ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ec:	1ad3      	subs	r3, r2, r3
 80054ee:	2b02      	cmp	r3, #2
 80054f0:	d901      	bls.n	80054f6 <HAL_RCC_OscConfig+0x46e>
        {
          return HAL_TIMEOUT;
 80054f2:	2303      	movs	r3, #3
 80054f4:	e21a      	b.n	800592c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == 0U)
 80054f6:	4b22      	ldr	r3, [pc, #136]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 80054f8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80054fa:	f003 0302 	and.w	r3, r3, #2
 80054fe:	2b00      	cmp	r3, #0
 8005500:	d0f0      	beq.n	80054e4 <HAL_RCC_OscConfig+0x45c>
 8005502:	e018      	b.n	8005536 <HAL_RCC_OscConfig+0x4ae>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005504:	4b1e      	ldr	r3, [pc, #120]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 8005506:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8005508:	4a1d      	ldr	r2, [pc, #116]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 800550a:	f023 0301 	bic.w	r3, r3, #1
 800550e:	6753      	str	r3, [r2, #116]	@ 0x74

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005510:	f7fc fb2c 	bl	8001b6c <HAL_GetTick>
 8005514:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 8005516:	e008      	b.n	800552a <HAL_RCC_OscConfig+0x4a2>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005518:	f7fc fb28 	bl	8001b6c <HAL_GetTick>
 800551c:	4602      	mov	r2, r0
 800551e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005520:	1ad3      	subs	r3, r2, r3
 8005522:	2b02      	cmp	r3, #2
 8005524:	d901      	bls.n	800552a <HAL_RCC_OscConfig+0x4a2>
        {
          return HAL_TIMEOUT;
 8005526:	2303      	movs	r3, #3
 8005528:	e200      	b.n	800592c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != 0U)
 800552a:	4b15      	ldr	r3, [pc, #84]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 800552c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800552e:	f003 0302 	and.w	r3, r3, #2
 8005532:	2b00      	cmp	r3, #0
 8005534:	d1f0      	bne.n	8005518 <HAL_RCC_OscConfig+0x490>
      }
    }
  }

  /*------------------------------ HSI48 Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005536:	687b      	ldr	r3, [r7, #4]
 8005538:	681b      	ldr	r3, [r3, #0]
 800553a:	f003 0320 	and.w	r3, r3, #32
 800553e:	2b00      	cmp	r3, #0
 8005540:	d039      	beq.n	80055b6 <HAL_RCC_OscConfig+0x52e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if ((RCC_OscInitStruct->HSI48State) != RCC_HSI48_OFF)
 8005542:	687b      	ldr	r3, [r7, #4]
 8005544:	699b      	ldr	r3, [r3, #24]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d01c      	beq.n	8005584 <HAL_RCC_OscConfig+0x4fc>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800554a:	4b0d      	ldr	r3, [pc, #52]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	4a0c      	ldr	r2, [pc, #48]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 8005550:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8005554:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005556:	f7fc fb09 	bl	8001b6c <HAL_GetTick>
 800555a:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 800555c:	e008      	b.n	8005570 <HAL_RCC_OscConfig+0x4e8>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800555e:	f7fc fb05 	bl	8001b6c <HAL_GetTick>
 8005562:	4602      	mov	r2, r0
 8005564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005566:	1ad3      	subs	r3, r2, r3
 8005568:	2b02      	cmp	r3, #2
 800556a:	d901      	bls.n	8005570 <HAL_RCC_OscConfig+0x4e8>
        {
          return HAL_TIMEOUT;
 800556c:	2303      	movs	r3, #3
 800556e:	e1dd      	b.n	800592c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) == 0U)
 8005570:	4b03      	ldr	r3, [pc, #12]	@ (8005580 <HAL_RCC_OscConfig+0x4f8>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005578:	2b00      	cmp	r3, #0
 800557a:	d0f0      	beq.n	800555e <HAL_RCC_OscConfig+0x4d6>
 800557c:	e01b      	b.n	80055b6 <HAL_RCC_OscConfig+0x52e>
 800557e:	bf00      	nop
 8005580:	58024400 	.word	0x58024400
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005584:	4b9b      	ldr	r3, [pc, #620]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	4a9a      	ldr	r2, [pc, #616]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 800558a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800558e:	6013      	str	r3, [r2, #0]

      /* Get time-out */
      tickstart = HAL_GetTick();
 8005590:	f7fc faec 	bl	8001b6c <HAL_GetTick>
 8005594:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 8005596:	e008      	b.n	80055aa <HAL_RCC_OscConfig+0x522>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005598:	f7fc fae8 	bl	8001b6c <HAL_GetTick>
 800559c:	4602      	mov	r2, r0
 800559e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a0:	1ad3      	subs	r3, r2, r3
 80055a2:	2b02      	cmp	r3, #2
 80055a4:	d901      	bls.n	80055aa <HAL_RCC_OscConfig+0x522>
        {
          return HAL_TIMEOUT;
 80055a6:	2303      	movs	r3, #3
 80055a8:	e1c0      	b.n	800592c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSI48RDY) != 0U)
 80055aa:	4b92      	ldr	r3, [pc, #584]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 80055ac:	681b      	ldr	r3, [r3, #0]
 80055ae:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80055b2:	2b00      	cmp	r3, #0
 80055b4:	d1f0      	bne.n	8005598 <HAL_RCC_OscConfig+0x510>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	681b      	ldr	r3, [r3, #0]
 80055ba:	f003 0304 	and.w	r3, r3, #4
 80055be:	2b00      	cmp	r3, #0
 80055c0:	f000 8081 	beq.w	80056c6 <HAL_RCC_OscConfig+0x63e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Enable write access to Backup domain */
    PWR->CR1 |= PWR_CR1_DBP;
 80055c4:	4b8c      	ldr	r3, [pc, #560]	@ (80057f8 <HAL_RCC_OscConfig+0x770>)
 80055c6:	681b      	ldr	r3, [r3, #0]
 80055c8:	4a8b      	ldr	r2, [pc, #556]	@ (80057f8 <HAL_RCC_OscConfig+0x770>)
 80055ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055ce:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 80055d0:	f7fc facc 	bl	8001b6c <HAL_GetTick>
 80055d4:	6278      	str	r0, [r7, #36]	@ 0x24

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80055d6:	e008      	b.n	80055ea <HAL_RCC_OscConfig+0x562>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80055d8:	f7fc fac8 	bl	8001b6c <HAL_GetTick>
 80055dc:	4602      	mov	r2, r0
 80055de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055e0:	1ad3      	subs	r3, r2, r3
 80055e2:	2b64      	cmp	r3, #100	@ 0x64
 80055e4:	d901      	bls.n	80055ea <HAL_RCC_OscConfig+0x562>
      {
        return HAL_TIMEOUT;
 80055e6:	2303      	movs	r3, #3
 80055e8:	e1a0      	b.n	800592c <HAL_RCC_OscConfig+0x8a4>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 80055ea:	4b83      	ldr	r3, [pc, #524]	@ (80057f8 <HAL_RCC_OscConfig+0x770>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80055f2:	2b00      	cmp	r3, #0
 80055f4:	d0f0      	beq.n	80055d8 <HAL_RCC_OscConfig+0x550>
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80055f6:	687b      	ldr	r3, [r7, #4]
 80055f8:	689b      	ldr	r3, [r3, #8]
 80055fa:	2b01      	cmp	r3, #1
 80055fc:	d106      	bne.n	800560c <HAL_RCC_OscConfig+0x584>
 80055fe:	4b7d      	ldr	r3, [pc, #500]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 8005600:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005602:	4a7c      	ldr	r2, [pc, #496]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 8005604:	f043 0301 	orr.w	r3, r3, #1
 8005608:	6713      	str	r3, [r2, #112]	@ 0x70
 800560a:	e02d      	b.n	8005668 <HAL_RCC_OscConfig+0x5e0>
 800560c:	687b      	ldr	r3, [r7, #4]
 800560e:	689b      	ldr	r3, [r3, #8]
 8005610:	2b00      	cmp	r3, #0
 8005612:	d10c      	bne.n	800562e <HAL_RCC_OscConfig+0x5a6>
 8005614:	4b77      	ldr	r3, [pc, #476]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 8005616:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005618:	4a76      	ldr	r2, [pc, #472]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 800561a:	f023 0301 	bic.w	r3, r3, #1
 800561e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005620:	4b74      	ldr	r3, [pc, #464]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 8005622:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005624:	4a73      	ldr	r2, [pc, #460]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 8005626:	f023 0304 	bic.w	r3, r3, #4
 800562a:	6713      	str	r3, [r2, #112]	@ 0x70
 800562c:	e01c      	b.n	8005668 <HAL_RCC_OscConfig+0x5e0>
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	2b05      	cmp	r3, #5
 8005634:	d10c      	bne.n	8005650 <HAL_RCC_OscConfig+0x5c8>
 8005636:	4b6f      	ldr	r3, [pc, #444]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 8005638:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800563a:	4a6e      	ldr	r2, [pc, #440]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 800563c:	f043 0304 	orr.w	r3, r3, #4
 8005640:	6713      	str	r3, [r2, #112]	@ 0x70
 8005642:	4b6c      	ldr	r3, [pc, #432]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 8005644:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005646:	4a6b      	ldr	r2, [pc, #428]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 8005648:	f043 0301 	orr.w	r3, r3, #1
 800564c:	6713      	str	r3, [r2, #112]	@ 0x70
 800564e:	e00b      	b.n	8005668 <HAL_RCC_OscConfig+0x5e0>
 8005650:	4b68      	ldr	r3, [pc, #416]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 8005652:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005654:	4a67      	ldr	r2, [pc, #412]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 8005656:	f023 0301 	bic.w	r3, r3, #1
 800565a:	6713      	str	r3, [r2, #112]	@ 0x70
 800565c:	4b65      	ldr	r3, [pc, #404]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 800565e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005660:	4a64      	ldr	r2, [pc, #400]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 8005662:	f023 0304 	bic.w	r3, r3, #4
 8005666:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	689b      	ldr	r3, [r3, #8]
 800566c:	2b00      	cmp	r3, #0
 800566e:	d015      	beq.n	800569c <HAL_RCC_OscConfig+0x614>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005670:	f7fc fa7c 	bl	8001b6c <HAL_GetTick>
 8005674:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 8005676:	e00a      	b.n	800568e <HAL_RCC_OscConfig+0x606>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005678:	f7fc fa78 	bl	8001b6c <HAL_GetTick>
 800567c:	4602      	mov	r2, r0
 800567e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005680:	1ad3      	subs	r3, r2, r3
 8005682:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005686:	4293      	cmp	r3, r2
 8005688:	d901      	bls.n	800568e <HAL_RCC_OscConfig+0x606>
        {
          return HAL_TIMEOUT;
 800568a:	2303      	movs	r3, #3
 800568c:	e14e      	b.n	800592c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 800568e:	4b59      	ldr	r3, [pc, #356]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 8005690:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005692:	f003 0302 	and.w	r3, r3, #2
 8005696:	2b00      	cmp	r3, #0
 8005698:	d0ee      	beq.n	8005678 <HAL_RCC_OscConfig+0x5f0>
 800569a:	e014      	b.n	80056c6 <HAL_RCC_OscConfig+0x63e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800569c:	f7fc fa66 	bl	8001b6c <HAL_GetTick>
 80056a0:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80056a2:	e00a      	b.n	80056ba <HAL_RCC_OscConfig+0x632>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80056a4:	f7fc fa62 	bl	8001b6c <HAL_GetTick>
 80056a8:	4602      	mov	r2, r0
 80056aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80056ac:	1ad3      	subs	r3, r2, r3
 80056ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80056b2:	4293      	cmp	r3, r2
 80056b4:	d901      	bls.n	80056ba <HAL_RCC_OscConfig+0x632>
        {
          return HAL_TIMEOUT;
 80056b6:	2303      	movs	r3, #3
 80056b8:	e138      	b.n	800592c <HAL_RCC_OscConfig+0x8a4>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != 0U)
 80056ba:	4b4e      	ldr	r3, [pc, #312]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 80056bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80056be:	f003 0302 	and.w	r3, r3, #2
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d1ee      	bne.n	80056a4 <HAL_RCC_OscConfig+0x61c>
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056ca:	2b00      	cmp	r3, #0
 80056cc:	f000 812d 	beq.w	800592a <HAL_RCC_OscConfig+0x8a2>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL1)
 80056d0:	4b48      	ldr	r3, [pc, #288]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 80056d2:	691b      	ldr	r3, [r3, #16]
 80056d4:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80056d8:	2b18      	cmp	r3, #24
 80056da:	f000 80bd 	beq.w	8005858 <HAL_RCC_OscConfig+0x7d0>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80056e2:	2b02      	cmp	r3, #2
 80056e4:	f040 809e 	bne.w	8005824 <HAL_RCC_OscConfig+0x79c>
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));
        assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80056e8:	4b42      	ldr	r3, [pc, #264]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 80056ea:	681b      	ldr	r3, [r3, #0]
 80056ec:	4a41      	ldr	r2, [pc, #260]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 80056ee:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80056f2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80056f4:	f7fc fa3a 	bl	8001b6c <HAL_GetTick>
 80056f8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 80056fa:	e008      	b.n	800570e <HAL_RCC_OscConfig+0x686>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80056fc:	f7fc fa36 	bl	8001b6c <HAL_GetTick>
 8005700:	4602      	mov	r2, r0
 8005702:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005704:	1ad3      	subs	r3, r2, r3
 8005706:	2b02      	cmp	r3, #2
 8005708:	d901      	bls.n	800570e <HAL_RCC_OscConfig+0x686>
          {
            return HAL_TIMEOUT;
 800570a:	2303      	movs	r3, #3
 800570c:	e10e      	b.n	800592c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800570e:	4b39      	ldr	r3, [pc, #228]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005716:	2b00      	cmp	r3, #0
 8005718:	d1f0      	bne.n	80056fc <HAL_RCC_OscConfig+0x674>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800571a:	4b36      	ldr	r3, [pc, #216]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 800571c:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800571e:	4b37      	ldr	r3, [pc, #220]	@ (80057fc <HAL_RCC_OscConfig+0x774>)
 8005720:	4013      	ands	r3, r2
 8005722:	687a      	ldr	r2, [r7, #4]
 8005724:	6a91      	ldr	r1, [r2, #40]	@ 0x28
 8005726:	687a      	ldr	r2, [r7, #4]
 8005728:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 800572a:	0112      	lsls	r2, r2, #4
 800572c:	430a      	orrs	r2, r1
 800572e:	4931      	ldr	r1, [pc, #196]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 8005730:	4313      	orrs	r3, r2
 8005732:	628b      	str	r3, [r1, #40]	@ 0x28
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005738:	3b01      	subs	r3, #1
 800573a:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005742:	3b01      	subs	r3, #1
 8005744:	025b      	lsls	r3, r3, #9
 8005746:	b29b      	uxth	r3, r3
 8005748:	431a      	orrs	r2, r3
 800574a:	687b      	ldr	r3, [r7, #4]
 800574c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800574e:	3b01      	subs	r3, #1
 8005750:	041b      	lsls	r3, r3, #16
 8005752:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8005756:	431a      	orrs	r2, r3
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800575c:	3b01      	subs	r3, #1
 800575e:	061b      	lsls	r3, r3, #24
 8005760:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8005764:	4923      	ldr	r1, [pc, #140]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 8005766:	4313      	orrs	r3, r2
 8005768:	630b      	str	r3, [r1, #48]	@ 0x30
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Disable PLLFRACN . */
        __HAL_RCC_PLLFRACN_DISABLE();
 800576a:	4b22      	ldr	r3, [pc, #136]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 800576c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800576e:	4a21      	ldr	r2, [pc, #132]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 8005770:	f023 0301 	bic.w	r3, r3, #1
 8005774:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 8005776:	4b1f      	ldr	r3, [pc, #124]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 8005778:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800577a:	4b21      	ldr	r3, [pc, #132]	@ (8005800 <HAL_RCC_OscConfig+0x778>)
 800577c:	4013      	ands	r3, r2
 800577e:	687a      	ldr	r2, [r7, #4]
 8005780:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005782:	00d2      	lsls	r2, r2, #3
 8005784:	491b      	ldr	r1, [pc, #108]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 8005786:	4313      	orrs	r3, r2
 8005788:	634b      	str	r3, [r1, #52]	@ 0x34

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(RCC_OscInitStruct->PLL.PLLRGE) ;
 800578a:	4b1a      	ldr	r3, [pc, #104]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 800578c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800578e:	f023 020c 	bic.w	r2, r3, #12
 8005792:	687b      	ldr	r3, [r7, #4]
 8005794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8005796:	4917      	ldr	r1, [pc, #92]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 8005798:	4313      	orrs	r3, r2
 800579a:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Select PLL1 output frequency range : VCO */
        __HAL_RCC_PLL_VCORANGE(RCC_OscInitStruct->PLL.PLLVCOSEL) ;
 800579c:	4b15      	ldr	r3, [pc, #84]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 800579e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057a0:	f023 0202 	bic.w	r2, r3, #2
 80057a4:	687b      	ldr	r3, [r7, #4]
 80057a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80057a8:	4912      	ldr	r1, [pc, #72]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 80057aa:	4313      	orrs	r3, r2
 80057ac:	62cb      	str	r3, [r1, #44]	@ 0x2c

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80057ae:	4b11      	ldr	r3, [pc, #68]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 80057b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057b2:	4a10      	ldr	r2, [pc, #64]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 80057b4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057b8:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1Q Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80057ba:	4b0e      	ldr	r3, [pc, #56]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 80057bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057be:	4a0d      	ldr	r2, [pc, #52]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 80057c0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80057c4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1R  Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80057c6:	4b0b      	ldr	r3, [pc, #44]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 80057c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057ca:	4a0a      	ldr	r2, [pc, #40]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 80057cc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80057d0:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable PLL1FRACN . */
        __HAL_RCC_PLLFRACN_ENABLE();
 80057d2:	4b08      	ldr	r3, [pc, #32]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 80057d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057d6:	4a07      	ldr	r2, [pc, #28]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 80057d8:	f043 0301 	orr.w	r3, r3, #1
 80057dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80057de:	4b05      	ldr	r3, [pc, #20]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a04      	ldr	r2, [pc, #16]	@ (80057f4 <HAL_RCC_OscConfig+0x76c>)
 80057e4:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80057e8:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80057ea:	f7fc f9bf 	bl	8001b6c <HAL_GetTick>
 80057ee:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 80057f0:	e011      	b.n	8005816 <HAL_RCC_OscConfig+0x78e>
 80057f2:	bf00      	nop
 80057f4:	58024400 	.word	0x58024400
 80057f8:	58024800 	.word	0x58024800
 80057fc:	fffffc0c 	.word	0xfffffc0c
 8005800:	ffff0007 	.word	0xffff0007
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005804:	f7fc f9b2 	bl	8001b6c <HAL_GetTick>
 8005808:	4602      	mov	r2, r0
 800580a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800580c:	1ad3      	subs	r3, r2, r3
 800580e:	2b02      	cmp	r3, #2
 8005810:	d901      	bls.n	8005816 <HAL_RCC_OscConfig+0x78e>
          {
            return HAL_TIMEOUT;
 8005812:	2303      	movs	r3, #3
 8005814:	e08a      	b.n	800592c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005816:	4b47      	ldr	r3, [pc, #284]	@ (8005934 <HAL_RCC_OscConfig+0x8ac>)
 8005818:	681b      	ldr	r3, [r3, #0]
 800581a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800581e:	2b00      	cmp	r3, #0
 8005820:	d0f0      	beq.n	8005804 <HAL_RCC_OscConfig+0x77c>
 8005822:	e082      	b.n	800592a <HAL_RCC_OscConfig+0x8a2>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005824:	4b43      	ldr	r3, [pc, #268]	@ (8005934 <HAL_RCC_OscConfig+0x8ac>)
 8005826:	681b      	ldr	r3, [r3, #0]
 8005828:	4a42      	ldr	r2, [pc, #264]	@ (8005934 <HAL_RCC_OscConfig+0x8ac>)
 800582a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800582e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005830:	f7fc f99c 	bl	8001b6c <HAL_GetTick>
 8005834:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 8005836:	e008      	b.n	800584a <HAL_RCC_OscConfig+0x7c2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005838:	f7fc f998 	bl	8001b6c <HAL_GetTick>
 800583c:	4602      	mov	r2, r0
 800583e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005840:	1ad3      	subs	r3, r2, r3
 8005842:	2b02      	cmp	r3, #2
 8005844:	d901      	bls.n	800584a <HAL_RCC_OscConfig+0x7c2>
          {
            return HAL_TIMEOUT;
 8005846:	2303      	movs	r3, #3
 8005848:	e070      	b.n	800592c <HAL_RCC_OscConfig+0x8a4>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != 0U)
 800584a:	4b3a      	ldr	r3, [pc, #232]	@ (8005934 <HAL_RCC_OscConfig+0x8ac>)
 800584c:	681b      	ldr	r3, [r3, #0]
 800584e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005852:	2b00      	cmp	r3, #0
 8005854:	d1f0      	bne.n	8005838 <HAL_RCC_OscConfig+0x7b0>
 8005856:	e068      	b.n	800592a <HAL_RCC_OscConfig+0x8a2>
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLLCKSELR;
 8005858:	4b36      	ldr	r3, [pc, #216]	@ (8005934 <HAL_RCC_OscConfig+0x8ac>)
 800585a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800585c:	613b      	str	r3, [r7, #16]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800585e:	4b35      	ldr	r3, [pc, #212]	@ (8005934 <HAL_RCC_OscConfig+0x8ac>)
 8005860:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005862:	60fb      	str	r3, [r7, #12]
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005864:	687b      	ldr	r3, [r7, #4]
 8005866:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005868:	2b01      	cmp	r3, #1
 800586a:	d031      	beq.n	80058d0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800586c:	693b      	ldr	r3, [r7, #16]
 800586e:	f003 0203 	and.w	r2, r3, #3
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
      if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8005876:	429a      	cmp	r2, r3
 8005878:	d12a      	bne.n	80058d0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 800587a:	693b      	ldr	r3, [r7, #16]
 800587c:	091b      	lsrs	r3, r3, #4
 800587e:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 8005882:	687b      	ldr	r3, [r7, #4]
 8005884:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          (READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005886:	429a      	cmp	r2, r3
 8005888:	d122      	bne.n	80058d0 <HAL_RCC_OscConfig+0x848>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 800588a:	68fb      	ldr	r3, [r7, #12]
 800588c:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005894:	3b01      	subs	r3, #1
          ((READ_BIT(temp1_pllckcfg, RCC_PLLCKSELR_DIVM1) >> RCC_PLLCKSELR_DIVM1_Pos) != RCC_OscInitStruct->PLL.PLLM) ||
 8005896:	429a      	cmp	r2, r3
 8005898:	d11a      	bne.n	80058d0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800589a:	68fb      	ldr	r3, [r7, #12]
 800589c:	0a5b      	lsrs	r3, r3, #9
 800589e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058a6:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_N1) != (RCC_OscInitStruct->PLL.PLLN - 1U)) ||
 80058a8:	429a      	cmp	r2, r3
 80058aa:	d111      	bne.n	80058d0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	0c1b      	lsrs	r3, r3, #16
 80058b0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80058b8:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_P1) >> RCC_PLL1DIVR_P1_Pos) != (RCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80058ba:	429a      	cmp	r2, r3
 80058bc:	d108      	bne.n	80058d0 <HAL_RCC_OscConfig+0x848>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_R1) >> RCC_PLL1DIVR_R1_Pos) != (RCC_OscInitStruct->PLL.PLLR - 1U)))
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	0e1b      	lsrs	r3, r3, #24
 80058c2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80058c6:	687b      	ldr	r3, [r7, #4]
 80058c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80058ca:	3b01      	subs	r3, #1
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_Q1) >> RCC_PLL1DIVR_Q1_Pos) != (RCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d001      	beq.n	80058d4 <HAL_RCC_OscConfig+0x84c>
      {
        return HAL_ERROR;
 80058d0:	2301      	movs	r3, #1
 80058d2:	e02b      	b.n	800592c <HAL_RCC_OscConfig+0x8a4>
      }
      else
      {
        /* Check if only fractional part needs to be updated  */
        temp1_pllckcfg = ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> RCC_PLL1FRACR_FRACN1_Pos);
 80058d4:	4b17      	ldr	r3, [pc, #92]	@ (8005934 <HAL_RCC_OscConfig+0x8ac>)
 80058d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80058d8:	08db      	lsrs	r3, r3, #3
 80058da:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80058de:	613b      	str	r3, [r7, #16]
        if (RCC_OscInitStruct->PLL.PLLFRACN != temp1_pllckcfg)
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80058e4:	693a      	ldr	r2, [r7, #16]
 80058e6:	429a      	cmp	r2, r3
 80058e8:	d01f      	beq.n	800592a <HAL_RCC_OscConfig+0x8a2>
        {
          assert_param(IS_RCC_PLLFRACN_VALUE(RCC_OscInitStruct->PLL.PLLFRACN));
          /* Disable PLL1FRACEN */
          __HAL_RCC_PLLFRACN_DISABLE();
 80058ea:	4b12      	ldr	r3, [pc, #72]	@ (8005934 <HAL_RCC_OscConfig+0x8ac>)
 80058ec:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80058ee:	4a11      	ldr	r2, [pc, #68]	@ (8005934 <HAL_RCC_OscConfig+0x8ac>)
 80058f0:	f023 0301 	bic.w	r3, r3, #1
 80058f4:	62d3      	str	r3, [r2, #44]	@ 0x2c
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80058f6:	f7fc f939 	bl	8001b6c <HAL_GetTick>
 80058fa:	6278      	str	r0, [r7, #36]	@ 0x24
          /* Wait at least 2 CK_REF (PLL input source divided by M) period to make sure next latched value will be taken into account. */
          while ((HAL_GetTick() - tickstart) < PLL_FRAC_TIMEOUT_VALUE)
 80058fc:	bf00      	nop
 80058fe:	f7fc f935 	bl	8001b6c <HAL_GetTick>
 8005902:	4602      	mov	r2, r0
 8005904:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005906:	4293      	cmp	r3, r2
 8005908:	d0f9      	beq.n	80058fe <HAL_RCC_OscConfig+0x876>
          {
          }
          /* Configure PLL1 PLL1FRACN */
          __HAL_RCC_PLLFRACN_CONFIG(RCC_OscInitStruct->PLL.PLLFRACN);
 800590a:	4b0a      	ldr	r3, [pc, #40]	@ (8005934 <HAL_RCC_OscConfig+0x8ac>)
 800590c:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800590e:	4b0a      	ldr	r3, [pc, #40]	@ (8005938 <HAL_RCC_OscConfig+0x8b0>)
 8005910:	4013      	ands	r3, r2
 8005912:	687a      	ldr	r2, [r7, #4]
 8005914:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005916:	00d2      	lsls	r2, r2, #3
 8005918:	4906      	ldr	r1, [pc, #24]	@ (8005934 <HAL_RCC_OscConfig+0x8ac>)
 800591a:	4313      	orrs	r3, r2
 800591c:	634b      	str	r3, [r1, #52]	@ 0x34
          /* Enable PLL1FRACEN to latch new value. */
          __HAL_RCC_PLLFRACN_ENABLE();
 800591e:	4b05      	ldr	r3, [pc, #20]	@ (8005934 <HAL_RCC_OscConfig+0x8ac>)
 8005920:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005922:	4a04      	ldr	r2, [pc, #16]	@ (8005934 <HAL_RCC_OscConfig+0x8ac>)
 8005924:	f043 0301 	orr.w	r3, r3, #1
 8005928:	62d3      	str	r3, [r2, #44]	@ 0x2c
        }
      }
    }
  }
  return HAL_OK;
 800592a:	2300      	movs	r3, #0
}
 800592c:	4618      	mov	r0, r3
 800592e:	3730      	adds	r7, #48	@ 0x30
 8005930:	46bd      	mov	sp, r7
 8005932:	bd80      	pop	{r7, pc}
 8005934:	58024400 	.word	0x58024400
 8005938:	ffff0007 	.word	0xffff0007

0800593c <HAL_RCC_ClockConfig>:
  *         D1CPRE[3:0] bits to ensure that  Domain1 core clock not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800593c:	b580      	push	{r7, lr}
 800593e:	b086      	sub	sp, #24
 8005940:	af00      	add	r7, sp, #0
 8005942:	6078      	str	r0, [r7, #4]
 8005944:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef halstatus;
  uint32_t tickstart;
  uint32_t common_system_clock;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	2b00      	cmp	r3, #0
 800594a:	d101      	bne.n	8005950 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800594c:	2301      	movs	r3, #1
 800594e:	e19c      	b.n	8005c8a <HAL_RCC_ClockConfig+0x34e>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005950:	4b8a      	ldr	r3, [pc, #552]	@ (8005b7c <HAL_RCC_ClockConfig+0x240>)
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	f003 030f 	and.w	r3, r3, #15
 8005958:	683a      	ldr	r2, [r7, #0]
 800595a:	429a      	cmp	r2, r3
 800595c:	d910      	bls.n	8005980 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800595e:	4b87      	ldr	r3, [pc, #540]	@ (8005b7c <HAL_RCC_ClockConfig+0x240>)
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	f023 020f 	bic.w	r2, r3, #15
 8005966:	4985      	ldr	r1, [pc, #532]	@ (8005b7c <HAL_RCC_ClockConfig+0x240>)
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	4313      	orrs	r3, r2
 800596c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800596e:	4b83      	ldr	r3, [pc, #524]	@ (8005b7c <HAL_RCC_ClockConfig+0x240>)
 8005970:	681b      	ldr	r3, [r3, #0]
 8005972:	f003 030f 	and.w	r3, r3, #15
 8005976:	683a      	ldr	r2, [r7, #0]
 8005978:	429a      	cmp	r2, r3
 800597a:	d001      	beq.n	8005980 <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 800597c:	2301      	movs	r3, #1
 800597e:	e184      	b.n	8005c8a <HAL_RCC_ClockConfig+0x34e>

  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- D1PCLK1/CDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	f003 0304 	and.w	r3, r3, #4
 8005988:	2b00      	cmp	r3, #0
 800598a:	d010      	beq.n	80059ae <HAL_RCC_ClockConfig+0x72>
  {
#if defined (RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 800598c:	687b      	ldr	r3, [r7, #4]
 800598e:	691a      	ldr	r2, [r3, #16]
 8005990:	4b7b      	ldr	r3, [pc, #492]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 8005992:	699b      	ldr	r3, [r3, #24]
 8005994:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005998:	429a      	cmp	r2, r3
 800599a:	d908      	bls.n	80059ae <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 800599c:	4b78      	ldr	r3, [pc, #480]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 800599e:	699b      	ldr	r3, [r3, #24]
 80059a0:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	691b      	ldr	r3, [r3, #16]
 80059a8:	4975      	ldr	r1, [pc, #468]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 80059aa:	4313      	orrs	r3, r2
 80059ac:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	681b      	ldr	r3, [r3, #0]
 80059b2:	f003 0308 	and.w	r3, r3, #8
 80059b6:	2b00      	cmp	r3, #0
 80059b8:	d010      	beq.n	80059dc <HAL_RCC_ClockConfig+0xa0>
  {
#if defined (RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	695a      	ldr	r2, [r3, #20]
 80059be:	4b70      	ldr	r3, [pc, #448]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 80059c0:	69db      	ldr	r3, [r3, #28]
 80059c2:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80059c6:	429a      	cmp	r2, r3
 80059c8:	d908      	bls.n	80059dc <HAL_RCC_ClockConfig+0xa0>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 80059ca:	4b6d      	ldr	r3, [pc, #436]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 80059cc:	69db      	ldr	r3, [r3, #28]
 80059ce:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	695b      	ldr	r3, [r3, #20]
 80059d6:	496a      	ldr	r1, [pc, #424]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 80059d8:	4313      	orrs	r3, r2
 80059da:	61cb      	str	r3, [r1, #28]
      MODIFY_REG(RCC->CDCFGR2, RCC_CDCFGR2_CDPPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
    }
#endif
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80059dc:	687b      	ldr	r3, [r7, #4]
 80059de:	681b      	ldr	r3, [r3, #0]
 80059e0:	f003 0310 	and.w	r3, r3, #16
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d010      	beq.n	8005a0a <HAL_RCC_ClockConfig+0xce>
  {
#if defined(RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) > (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	699a      	ldr	r2, [r3, #24]
 80059ec:	4b64      	ldr	r3, [pc, #400]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 80059ee:	69db      	ldr	r3, [r3, #28]
 80059f0:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80059f4:	429a      	cmp	r2, r3
 80059f6:	d908      	bls.n	8005a0a <HAL_RCC_ClockConfig+0xce>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 80059f8:	4b61      	ldr	r3, [pc, #388]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 80059fa:	69db      	ldr	r3, [r3, #28]
 80059fc:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005a00:	687b      	ldr	r3, [r7, #4]
 8005a02:	699b      	ldr	r3, [r3, #24]
 8005a04:	495e      	ldr	r1, [pc, #376]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 8005a06:	4313      	orrs	r3, r2
 8005a08:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005a0a:	687b      	ldr	r3, [r7, #4]
 8005a0c:	681b      	ldr	r3, [r3, #0]
 8005a0e:	f003 0320 	and.w	r3, r3, #32
 8005a12:	2b00      	cmp	r3, #0
 8005a14:	d010      	beq.n	8005a38 <HAL_RCC_ClockConfig+0xfc>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) > (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005a16:	687b      	ldr	r3, [r7, #4]
 8005a18:	69da      	ldr	r2, [r3, #28]
 8005a1a:	4b59      	ldr	r3, [pc, #356]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 8005a1c:	6a1b      	ldr	r3, [r3, #32]
 8005a1e:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005a22:	429a      	cmp	r2, r3
 8005a24:	d908      	bls.n	8005a38 <HAL_RCC_ClockConfig+0xfc>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005a26:	4b56      	ldr	r3, [pc, #344]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 8005a28:	6a1b      	ldr	r3, [r3, #32]
 8005a2a:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005a2e:	687b      	ldr	r3, [r7, #4]
 8005a30:	69db      	ldr	r3, [r3, #28]
 8005a32:	4953      	ldr	r1, [pc, #332]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 8005a34:	4313      	orrs	r3, r2
 8005a36:	620b      	str	r3, [r1, #32]
    }
#endif
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005a38:	687b      	ldr	r3, [r7, #4]
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	f003 0302 	and.w	r3, r3, #2
 8005a40:	2b00      	cmp	r3, #0
 8005a42:	d010      	beq.n	8005a66 <HAL_RCC_ClockConfig+0x12a>
  {
#if defined (RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) > (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	68da      	ldr	r2, [r3, #12]
 8005a48:	4b4d      	ldr	r3, [pc, #308]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 8005a4a:	699b      	ldr	r3, [r3, #24]
 8005a4c:	f003 030f 	and.w	r3, r3, #15
 8005a50:	429a      	cmp	r2, r3
 8005a52:	d908      	bls.n	8005a66 <HAL_RCC_ClockConfig+0x12a>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005a54:	4b4a      	ldr	r3, [pc, #296]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 8005a56:	699b      	ldr	r3, [r3, #24]
 8005a58:	f023 020f 	bic.w	r2, r3, #15
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	68db      	ldr	r3, [r3, #12]
 8005a60:	4947      	ldr	r1, [pc, #284]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 8005a62:	4313      	orrs	r3, r2
 8005a64:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*------------------------- SYSCLK Configuration -------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	681b      	ldr	r3, [r3, #0]
 8005a6a:	f003 0301 	and.w	r3, r3, #1
 8005a6e:	2b00      	cmp	r3, #0
 8005a70:	d055      	beq.n	8005b1e <HAL_RCC_ClockConfig+0x1e2>
  {
    assert_param(IS_RCC_SYSCLK(RCC_ClkInitStruct->SYSCLKDivider));
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));
#if defined(RCC_D1CFGR_D1CPRE)
    MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1CPRE, RCC_ClkInitStruct->SYSCLKDivider);
 8005a72:	4b43      	ldr	r3, [pc, #268]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 8005a74:	699b      	ldr	r3, [r3, #24]
 8005a76:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	689b      	ldr	r3, [r3, #8]
 8005a7e:	4940      	ldr	r1, [pc, #256]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 8005a80:	4313      	orrs	r3, r2
 8005a82:	618b      	str	r3, [r1, #24]
#else
    MODIFY_REG(RCC->CDCFGR1, RCC_CDCFGR1_CDCPRE, RCC_ClkInitStruct->SYSCLKDivider);
#endif
    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005a84:	687b      	ldr	r3, [r7, #4]
 8005a86:	685b      	ldr	r3, [r3, #4]
 8005a88:	2b02      	cmp	r3, #2
 8005a8a:	d107      	bne.n	8005a9c <HAL_RCC_ClockConfig+0x160>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == 0U)
 8005a8c:	4b3c      	ldr	r3, [pc, #240]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005a94:	2b00      	cmp	r3, #0
 8005a96:	d121      	bne.n	8005adc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005a98:	2301      	movs	r3, #1
 8005a9a:	e0f6      	b.n	8005c8a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005a9c:	687b      	ldr	r3, [r7, #4]
 8005a9e:	685b      	ldr	r3, [r3, #4]
 8005aa0:	2b03      	cmp	r3, #3
 8005aa2:	d107      	bne.n	8005ab4 <HAL_RCC_ClockConfig+0x178>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == 0U)
 8005aa4:	4b36      	ldr	r3, [pc, #216]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 8005aa6:	681b      	ldr	r3, [r3, #0]
 8005aa8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005aac:	2b00      	cmp	r3, #0
 8005aae:	d115      	bne.n	8005adc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005ab0:	2301      	movs	r3, #1
 8005ab2:	e0ea      	b.n	8005c8a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    /* CSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_CSI)
 8005ab4:	687b      	ldr	r3, [r7, #4]
 8005ab6:	685b      	ldr	r3, [r3, #4]
 8005ab8:	2b01      	cmp	r3, #1
 8005aba:	d107      	bne.n	8005acc <HAL_RCC_ClockConfig+0x190>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_CSIRDY) == 0U)
 8005abc:	4b30      	ldr	r3, [pc, #192]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d109      	bne.n	8005adc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005ac8:	2301      	movs	r3, #1
 8005aca:	e0de      	b.n	8005c8a <HAL_RCC_ClockConfig+0x34e>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == 0U)
 8005acc:	4b2c      	ldr	r3, [pc, #176]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f003 0304 	and.w	r3, r3, #4
 8005ad4:	2b00      	cmp	r3, #0
 8005ad6:	d101      	bne.n	8005adc <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 8005ad8:	2301      	movs	r3, #1
 8005ada:	e0d6      	b.n	8005c8a <HAL_RCC_ClockConfig+0x34e>
      }
    }
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005adc:	4b28      	ldr	r3, [pc, #160]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 8005ade:	691b      	ldr	r3, [r3, #16]
 8005ae0:	f023 0207 	bic.w	r2, r3, #7
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	685b      	ldr	r3, [r3, #4]
 8005ae8:	4925      	ldr	r1, [pc, #148]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 8005aea:	4313      	orrs	r3, r2
 8005aec:	610b      	str	r3, [r1, #16]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005aee:	f7fc f83d 	bl	8001b6c <HAL_GetTick>
 8005af2:	6178      	str	r0, [r7, #20]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005af4:	e00a      	b.n	8005b0c <HAL_RCC_ClockConfig+0x1d0>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005af6:	f7fc f839 	bl	8001b6c <HAL_GetTick>
 8005afa:	4602      	mov	r2, r0
 8005afc:	697b      	ldr	r3, [r7, #20]
 8005afe:	1ad3      	subs	r3, r2, r3
 8005b00:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b04:	4293      	cmp	r3, r2
 8005b06:	d901      	bls.n	8005b0c <HAL_RCC_ClockConfig+0x1d0>
      {
        return HAL_TIMEOUT;
 8005b08:	2303      	movs	r3, #3
 8005b0a:	e0be      	b.n	8005c8a <HAL_RCC_ClockConfig+0x34e>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005b0c:	4b1c      	ldr	r3, [pc, #112]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 8005b0e:	691b      	ldr	r3, [r3, #16]
 8005b10:	f003 0238 	and.w	r2, r3, #56	@ 0x38
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	685b      	ldr	r3, [r3, #4]
 8005b18:	00db      	lsls	r3, r3, #3
 8005b1a:	429a      	cmp	r2, r3
 8005b1c:	d1eb      	bne.n	8005af6 <HAL_RCC_ClockConfig+0x1ba>

  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	681b      	ldr	r3, [r3, #0]
 8005b22:	f003 0302 	and.w	r3, r3, #2
 8005b26:	2b00      	cmp	r3, #0
 8005b28:	d010      	beq.n	8005b4c <HAL_RCC_ClockConfig+0x210>
  {
#if defined(RCC_D1CFGR_HPRE)
    if ((RCC_ClkInitStruct->AHBCLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_HPRE))
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	68da      	ldr	r2, [r3, #12]
 8005b2e:	4b14      	ldr	r3, [pc, #80]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 8005b30:	699b      	ldr	r3, [r3, #24]
 8005b32:	f003 030f 	and.w	r3, r3, #15
 8005b36:	429a      	cmp	r2, r3
 8005b38:	d208      	bcs.n	8005b4c <HAL_RCC_ClockConfig+0x210>
    {
      /* Set the new HCLK clock divider */
      assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005b3a:	4b11      	ldr	r3, [pc, #68]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 8005b3c:	699b      	ldr	r3, [r3, #24]
 8005b3e:	f023 020f 	bic.w	r2, r3, #15
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	68db      	ldr	r3, [r3, #12]
 8005b46:	490e      	ldr	r1, [pc, #56]	@ (8005b80 <HAL_RCC_ClockConfig+0x244>)
 8005b48:	4313      	orrs	r3, r2
 8005b4a:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005b4c:	4b0b      	ldr	r3, [pc, #44]	@ (8005b7c <HAL_RCC_ClockConfig+0x240>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f003 030f 	and.w	r3, r3, #15
 8005b54:	683a      	ldr	r2, [r7, #0]
 8005b56:	429a      	cmp	r2, r3
 8005b58:	d214      	bcs.n	8005b84 <HAL_RCC_ClockConfig+0x248>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005b5a:	4b08      	ldr	r3, [pc, #32]	@ (8005b7c <HAL_RCC_ClockConfig+0x240>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	f023 020f 	bic.w	r2, r3, #15
 8005b62:	4906      	ldr	r1, [pc, #24]	@ (8005b7c <HAL_RCC_ClockConfig+0x240>)
 8005b64:	683b      	ldr	r3, [r7, #0]
 8005b66:	4313      	orrs	r3, r2
 8005b68:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005b6a:	4b04      	ldr	r3, [pc, #16]	@ (8005b7c <HAL_RCC_ClockConfig+0x240>)
 8005b6c:	681b      	ldr	r3, [r3, #0]
 8005b6e:	f003 030f 	and.w	r3, r3, #15
 8005b72:	683a      	ldr	r2, [r7, #0]
 8005b74:	429a      	cmp	r2, r3
 8005b76:	d005      	beq.n	8005b84 <HAL_RCC_ClockConfig+0x248>
    {
      return HAL_ERROR;
 8005b78:	2301      	movs	r3, #1
 8005b7a:	e086      	b.n	8005c8a <HAL_RCC_ClockConfig+0x34e>
 8005b7c:	52002000 	.word	0x52002000
 8005b80:	58024400 	.word	0x58024400
    }
  }

  /*-------------------------- D1PCLK1/CDPCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D1PCLK1) == RCC_CLOCKTYPE_D1PCLK1)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	f003 0304 	and.w	r3, r3, #4
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d010      	beq.n	8005bb2 <HAL_RCC_ClockConfig+0x276>
  {
#if defined(RCC_D1CFGR_D1PPRE)
    if ((RCC_ClkInitStruct->APB3CLKDivider) < (RCC->D1CFGR & RCC_D1CFGR_D1PPRE))
 8005b90:	687b      	ldr	r3, [r7, #4]
 8005b92:	691a      	ldr	r2, [r3, #16]
 8005b94:	4b3f      	ldr	r3, [pc, #252]	@ (8005c94 <HAL_RCC_ClockConfig+0x358>)
 8005b96:	699b      	ldr	r3, [r3, #24]
 8005b98:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005b9c:	429a      	cmp	r2, r3
 8005b9e:	d208      	bcs.n	8005bb2 <HAL_RCC_ClockConfig+0x276>
    {
      assert_param(IS_RCC_D1PCLK1(RCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->D1CFGR, RCC_D1CFGR_D1PPRE, RCC_ClkInitStruct->APB3CLKDivider);
 8005ba0:	4b3c      	ldr	r3, [pc, #240]	@ (8005c94 <HAL_RCC_ClockConfig+0x358>)
 8005ba2:	699b      	ldr	r3, [r3, #24]
 8005ba4:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005ba8:	687b      	ldr	r3, [r7, #4]
 8005baa:	691b      	ldr	r3, [r3, #16]
 8005bac:	4939      	ldr	r1, [pc, #228]	@ (8005c94 <HAL_RCC_ClockConfig+0x358>)
 8005bae:	4313      	orrs	r3, r2
 8005bb0:	618b      	str	r3, [r1, #24]
    }
#endif
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	681b      	ldr	r3, [r3, #0]
 8005bb6:	f003 0308 	and.w	r3, r3, #8
 8005bba:	2b00      	cmp	r3, #0
 8005bbc:	d010      	beq.n	8005be0 <HAL_RCC_ClockConfig+0x2a4>
  {
#if defined(RCC_D2CFGR_D2PPRE1)
    if ((RCC_ClkInitStruct->APB1CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE1))
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	695a      	ldr	r2, [r3, #20]
 8005bc2:	4b34      	ldr	r3, [pc, #208]	@ (8005c94 <HAL_RCC_ClockConfig+0x358>)
 8005bc4:	69db      	ldr	r3, [r3, #28]
 8005bc6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005bca:	429a      	cmp	r2, r3
 8005bcc:	d208      	bcs.n	8005be0 <HAL_RCC_ClockConfig+0x2a4>
    {
      assert_param(IS_RCC_PCLK1(RCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE1, (RCC_ClkInitStruct->APB1CLKDivider));
 8005bce:	4b31      	ldr	r3, [pc, #196]	@ (8005c94 <HAL_RCC_ClockConfig+0x358>)
 8005bd0:	69db      	ldr	r3, [r3, #28]
 8005bd2:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005bd6:	687b      	ldr	r3, [r7, #4]
 8005bd8:	695b      	ldr	r3, [r3, #20]
 8005bda:	492e      	ldr	r1, [pc, #184]	@ (8005c94 <HAL_RCC_ClockConfig+0x358>)
 8005bdc:	4313      	orrs	r3, r2
 8005bde:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f003 0310 	and.w	r3, r3, #16
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d010      	beq.n	8005c0e <HAL_RCC_ClockConfig+0x2d2>
  {
#if defined (RCC_D2CFGR_D2PPRE2)
    if ((RCC_ClkInitStruct->APB2CLKDivider) < (RCC->D2CFGR & RCC_D2CFGR_D2PPRE2))
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	699a      	ldr	r2, [r3, #24]
 8005bf0:	4b28      	ldr	r3, [pc, #160]	@ (8005c94 <HAL_RCC_ClockConfig+0x358>)
 8005bf2:	69db      	ldr	r3, [r3, #28]
 8005bf4:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8005bf8:	429a      	cmp	r2, r3
 8005bfa:	d208      	bcs.n	8005c0e <HAL_RCC_ClockConfig+0x2d2>
    {
      assert_param(IS_RCC_PCLK2(RCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->D2CFGR, RCC_D2CFGR_D2PPRE2, (RCC_ClkInitStruct->APB2CLKDivider));
 8005bfc:	4b25      	ldr	r3, [pc, #148]	@ (8005c94 <HAL_RCC_ClockConfig+0x358>)
 8005bfe:	69db      	ldr	r3, [r3, #28]
 8005c00:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	699b      	ldr	r3, [r3, #24]
 8005c08:	4922      	ldr	r1, [pc, #136]	@ (8005c94 <HAL_RCC_ClockConfig+0x358>)
 8005c0a:	4313      	orrs	r3, r2
 8005c0c:	61cb      	str	r3, [r1, #28]
    }
#endif
  }

  /*-------------------------- D3PCLK1/SRDPCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_D3PCLK1) == RCC_CLOCKTYPE_D3PCLK1)
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	f003 0320 	and.w	r3, r3, #32
 8005c16:	2b00      	cmp	r3, #0
 8005c18:	d010      	beq.n	8005c3c <HAL_RCC_ClockConfig+0x300>
  {
#if defined(RCC_D3CFGR_D3PPRE)
    if ((RCC_ClkInitStruct->APB4CLKDivider) < (RCC->D3CFGR & RCC_D3CFGR_D3PPRE))
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	69da      	ldr	r2, [r3, #28]
 8005c1e:	4b1d      	ldr	r3, [pc, #116]	@ (8005c94 <HAL_RCC_ClockConfig+0x358>)
 8005c20:	6a1b      	ldr	r3, [r3, #32]
 8005c22:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8005c26:	429a      	cmp	r2, r3
 8005c28:	d208      	bcs.n	8005c3c <HAL_RCC_ClockConfig+0x300>
    {
      assert_param(IS_RCC_D3PCLK1(RCC_ClkInitStruct->APB4CLKDivider));
      MODIFY_REG(RCC->D3CFGR, RCC_D3CFGR_D3PPRE, (RCC_ClkInitStruct->APB4CLKDivider));
 8005c2a:	4b1a      	ldr	r3, [pc, #104]	@ (8005c94 <HAL_RCC_ClockConfig+0x358>)
 8005c2c:	6a1b      	ldr	r3, [r3, #32]
 8005c2e:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8005c32:	687b      	ldr	r3, [r7, #4]
 8005c34:	69db      	ldr	r3, [r3, #28]
 8005c36:	4917      	ldr	r1, [pc, #92]	@ (8005c94 <HAL_RCC_ClockConfig+0x358>)
 8005c38:	4313      	orrs	r3, r2
 8005c3a:	620b      	str	r3, [r1, #32]
#endif
  }

  /* Update the SystemCoreClock global variable */
#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos]) & 0x1FU);
 8005c3c:	f000 f834 	bl	8005ca8 <HAL_RCC_GetSysClockFreq>
 8005c40:	4602      	mov	r2, r0
 8005c42:	4b14      	ldr	r3, [pc, #80]	@ (8005c94 <HAL_RCC_ClockConfig+0x358>)
 8005c44:	699b      	ldr	r3, [r3, #24]
 8005c46:	0a1b      	lsrs	r3, r3, #8
 8005c48:	f003 030f 	and.w	r3, r3, #15
 8005c4c:	4912      	ldr	r1, [pc, #72]	@ (8005c98 <HAL_RCC_ClockConfig+0x35c>)
 8005c4e:	5ccb      	ldrb	r3, [r1, r3]
 8005c50:	f003 031f 	and.w	r3, r3, #31
 8005c54:	fa22 f303 	lsr.w	r3, r2, r3
 8005c58:	613b      	str	r3, [r7, #16]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> ((D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos]) & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005c5a:	4b0e      	ldr	r3, [pc, #56]	@ (8005c94 <HAL_RCC_ClockConfig+0x358>)
 8005c5c:	699b      	ldr	r3, [r3, #24]
 8005c5e:	f003 030f 	and.w	r3, r3, #15
 8005c62:	4a0d      	ldr	r2, [pc, #52]	@ (8005c98 <HAL_RCC_ClockConfig+0x35c>)
 8005c64:	5cd3      	ldrb	r3, [r2, r3]
 8005c66:	f003 031f 	and.w	r3, r3, #31
 8005c6a:	693a      	ldr	r2, [r7, #16]
 8005c6c:	fa22 f303 	lsr.w	r3, r2, r3
 8005c70:	4a0a      	ldr	r2, [pc, #40]	@ (8005c9c <HAL_RCC_ClockConfig+0x360>)
 8005c72:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005c74:	4a0a      	ldr	r2, [pc, #40]	@ (8005ca0 <HAL_RCC_ClockConfig+0x364>)
 8005c76:	693b      	ldr	r3, [r7, #16]
 8005c78:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  /* Configure the source of time base considering new system clocks settings*/
  halstatus = HAL_InitTick(uwTickPrio);
 8005c7a:	4b0a      	ldr	r3, [pc, #40]	@ (8005ca4 <HAL_RCC_ClockConfig+0x368>)
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	4618      	mov	r0, r3
 8005c80:	f7fb ff2a 	bl	8001ad8 <HAL_InitTick>
 8005c84:	4603      	mov	r3, r0
 8005c86:	73fb      	strb	r3, [r7, #15]

  return halstatus;
 8005c88:	7bfb      	ldrb	r3, [r7, #15]
}
 8005c8a:	4618      	mov	r0, r3
 8005c8c:	3718      	adds	r7, #24
 8005c8e:	46bd      	mov	sp, r7
 8005c90:	bd80      	pop	{r7, pc}
 8005c92:	bf00      	nop
 8005c94:	58024400 	.word	0x58024400
 8005c98:	08009d4c 	.word	0x08009d4c
 8005c9c:	24000004 	.word	0x24000004
 8005ca0:	24000000 	.word	0x24000000
 8005ca4:	24000008 	.word	0x24000008

08005ca8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ca8:	b480      	push	{r7}
 8005caa:	b089      	sub	sp, #36	@ 0x24
 8005cac:	af00      	add	r7, sp, #0
  float_t fracn1, pllvco;
  uint32_t sysclockfreq;

  /* Get SYSCLK source -------------------------------------------------------*/

  switch (RCC->CFGR & RCC_CFGR_SWS)
 8005cae:	4bb3      	ldr	r3, [pc, #716]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005cb0:	691b      	ldr	r3, [r3, #16]
 8005cb2:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8005cb6:	2b18      	cmp	r3, #24
 8005cb8:	f200 8155 	bhi.w	8005f66 <HAL_RCC_GetSysClockFreq+0x2be>
 8005cbc:	a201      	add	r2, pc, #4	@ (adr r2, 8005cc4 <HAL_RCC_GetSysClockFreq+0x1c>)
 8005cbe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005cc2:	bf00      	nop
 8005cc4:	08005d29 	.word	0x08005d29
 8005cc8:	08005f67 	.word	0x08005f67
 8005ccc:	08005f67 	.word	0x08005f67
 8005cd0:	08005f67 	.word	0x08005f67
 8005cd4:	08005f67 	.word	0x08005f67
 8005cd8:	08005f67 	.word	0x08005f67
 8005cdc:	08005f67 	.word	0x08005f67
 8005ce0:	08005f67 	.word	0x08005f67
 8005ce4:	08005d4f 	.word	0x08005d4f
 8005ce8:	08005f67 	.word	0x08005f67
 8005cec:	08005f67 	.word	0x08005f67
 8005cf0:	08005f67 	.word	0x08005f67
 8005cf4:	08005f67 	.word	0x08005f67
 8005cf8:	08005f67 	.word	0x08005f67
 8005cfc:	08005f67 	.word	0x08005f67
 8005d00:	08005f67 	.word	0x08005f67
 8005d04:	08005d55 	.word	0x08005d55
 8005d08:	08005f67 	.word	0x08005f67
 8005d0c:	08005f67 	.word	0x08005f67
 8005d10:	08005f67 	.word	0x08005f67
 8005d14:	08005f67 	.word	0x08005f67
 8005d18:	08005f67 	.word	0x08005f67
 8005d1c:	08005f67 	.word	0x08005f67
 8005d20:	08005f67 	.word	0x08005f67
 8005d24:	08005d5b 	.word	0x08005d5b
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */

      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005d28:	4b94      	ldr	r3, [pc, #592]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f003 0320 	and.w	r3, r3, #32
 8005d30:	2b00      	cmp	r3, #0
 8005d32:	d009      	beq.n	8005d48 <HAL_RCC_GetSysClockFreq+0xa0>
      {
        sysclockfreq = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005d34:	4b91      	ldr	r3, [pc, #580]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	08db      	lsrs	r3, r3, #3
 8005d3a:	f003 0303 	and.w	r3, r3, #3
 8005d3e:	4a90      	ldr	r2, [pc, #576]	@ (8005f80 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005d40:	fa22 f303 	lsr.w	r3, r2, r3
 8005d44:	61bb      	str	r3, [r7, #24]
      else
      {
        sysclockfreq = (uint32_t) HSI_VALUE;
      }

      break;
 8005d46:	e111      	b.n	8005f6c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = (uint32_t) HSI_VALUE;
 8005d48:	4b8d      	ldr	r3, [pc, #564]	@ (8005f80 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005d4a:	61bb      	str	r3, [r7, #24]
      break;
 8005d4c:	e10e      	b.n	8005f6c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_CSI:  /* CSI used as system clock  source */
      sysclockfreq = CSI_VALUE;
 8005d4e:	4b8d      	ldr	r3, [pc, #564]	@ (8005f84 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005d50:	61bb      	str	r3, [r7, #24]
      break;
 8005d52:	e10b      	b.n	8005f6c <HAL_RCC_GetSysClockFreq+0x2c4>

    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
      sysclockfreq = HSE_VALUE;
 8005d54:	4b8c      	ldr	r3, [pc, #560]	@ (8005f88 <HAL_RCC_GetSysClockFreq+0x2e0>)
 8005d56:	61bb      	str	r3, [r7, #24]
      break;
 8005d58:	e108      	b.n	8005f6c <HAL_RCC_GetSysClockFreq+0x2c4>
    case RCC_CFGR_SWS_PLL1:  /* PLL1 used as system clock  source */

      /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR
      */
      pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8005d5a:	4b88      	ldr	r3, [pc, #544]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d5c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d5e:	f003 0303 	and.w	r3, r3, #3
 8005d62:	617b      	str	r3, [r7, #20]
      pllm = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM1) >> 4)  ;
 8005d64:	4b85      	ldr	r3, [pc, #532]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d66:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d68:	091b      	lsrs	r3, r3, #4
 8005d6a:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8005d6e:	613b      	str	r3, [r7, #16]
      pllfracen = ((RCC-> PLLCFGR & RCC_PLLCFGR_PLL1FRACEN) >> RCC_PLLCFGR_PLL1FRACEN_Pos);
 8005d70:	4b82      	ldr	r3, [pc, #520]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d74:	f003 0301 	and.w	r3, r3, #1
 8005d78:	60fb      	str	r3, [r7, #12]
      fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_FRACN1) >> 3));
 8005d7a:	4b80      	ldr	r3, [pc, #512]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005d7c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d7e:	08db      	lsrs	r3, r3, #3
 8005d80:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8005d84:	68fa      	ldr	r2, [r7, #12]
 8005d86:	fb02 f303 	mul.w	r3, r2, r3
 8005d8a:	ee07 3a90 	vmov	s15, r3
 8005d8e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005d92:	edc7 7a02 	vstr	s15, [r7, #8]

      if (pllm != 0U)
 8005d96:	693b      	ldr	r3, [r7, #16]
 8005d98:	2b00      	cmp	r3, #0
 8005d9a:	f000 80e1 	beq.w	8005f60 <HAL_RCC_GetSysClockFreq+0x2b8>
      {
        switch (pllsource)
 8005d9e:	697b      	ldr	r3, [r7, #20]
 8005da0:	2b02      	cmp	r3, #2
 8005da2:	f000 8083 	beq.w	8005eac <HAL_RCC_GetSysClockFreq+0x204>
 8005da6:	697b      	ldr	r3, [r7, #20]
 8005da8:	2b02      	cmp	r3, #2
 8005daa:	f200 80a1 	bhi.w	8005ef0 <HAL_RCC_GetSysClockFreq+0x248>
 8005dae:	697b      	ldr	r3, [r7, #20]
 8005db0:	2b00      	cmp	r3, #0
 8005db2:	d003      	beq.n	8005dbc <HAL_RCC_GetSysClockFreq+0x114>
 8005db4:	697b      	ldr	r3, [r7, #20]
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d056      	beq.n	8005e68 <HAL_RCC_GetSysClockFreq+0x1c0>
 8005dba:	e099      	b.n	8005ef0 <HAL_RCC_GetSysClockFreq+0x248>
        {
          case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

            if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8005dbc:	4b6f      	ldr	r3, [pc, #444]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	f003 0320 	and.w	r3, r3, #32
 8005dc4:	2b00      	cmp	r3, #0
 8005dc6:	d02d      	beq.n	8005e24 <HAL_RCC_GetSysClockFreq+0x17c>
            {
              hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 8005dc8:	4b6c      	ldr	r3, [pc, #432]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005dca:	681b      	ldr	r3, [r3, #0]
 8005dcc:	08db      	lsrs	r3, r3, #3
 8005dce:	f003 0303 	and.w	r3, r3, #3
 8005dd2:	4a6b      	ldr	r2, [pc, #428]	@ (8005f80 <HAL_RCC_GetSysClockFreq+0x2d8>)
 8005dd4:	fa22 f303 	lsr.w	r3, r2, r3
 8005dd8:	607b      	str	r3, [r7, #4]
              pllvco = ((float_t)hsivalue / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	ee07 3a90 	vmov	s15, r3
 8005de0:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005de4:	693b      	ldr	r3, [r7, #16]
 8005de6:	ee07 3a90 	vmov	s15, r3
 8005dea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005dee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005df2:	4b62      	ldr	r3, [pc, #392]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005df4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005df6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005dfa:	ee07 3a90 	vmov	s15, r3
 8005dfe:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e02:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e06:	eddf 5a61 	vldr	s11, [pc, #388]	@ 8005f8c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005e0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e16:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e1e:	edc7 7a07 	vstr	s15, [r7, #28]
            }
            else
            {
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
            }
            break;
 8005e22:	e087      	b.n	8005f34 <HAL_RCC_GetSysClockFreq+0x28c>
              pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005e24:	693b      	ldr	r3, [r7, #16]
 8005e26:	ee07 3a90 	vmov	s15, r3
 8005e2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e2e:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8005f90 <HAL_RCC_GetSysClockFreq+0x2e8>
 8005e32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e36:	4b51      	ldr	r3, [pc, #324]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e38:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e3e:	ee07 3a90 	vmov	s15, r3
 8005e42:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e46:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e4a:	eddf 5a50 	vldr	s11, [pc, #320]	@ 8005f8c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005e4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e52:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005e5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005e62:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005e66:	e065      	b.n	8005f34 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005e68:	693b      	ldr	r3, [r7, #16]
 8005e6a:	ee07 3a90 	vmov	s15, r3
 8005e6e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005e72:	eddf 6a48 	vldr	s13, [pc, #288]	@ 8005f94 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005e76:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005e7a:	4b40      	ldr	r3, [pc, #256]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005e7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e7e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005e82:	ee07 3a90 	vmov	s15, r3
 8005e86:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005e8a:	ed97 6a02 	vldr	s12, [r7, #8]
 8005e8e:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 8005f8c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005e92:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005e96:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005e9a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005e9e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ea2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ea6:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005eaa:	e043      	b.n	8005f34 <HAL_RCC_GetSysClockFreq+0x28c>

          case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
            pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005eac:	693b      	ldr	r3, [r7, #16]
 8005eae:	ee07 3a90 	vmov	s15, r3
 8005eb2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005eb6:	eddf 6a38 	vldr	s13, [pc, #224]	@ 8005f98 <HAL_RCC_GetSysClockFreq+0x2f0>
 8005eba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005ebe:	4b2f      	ldr	r3, [pc, #188]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005ec2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005ec6:	ee07 3a90 	vmov	s15, r3
 8005eca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005ece:	ed97 6a02 	vldr	s12, [r7, #8]
 8005ed2:	eddf 5a2e 	vldr	s11, [pc, #184]	@ 8005f8c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005ed6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005eda:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005ede:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005ee2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005ee6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005eea:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005eee:	e021      	b.n	8005f34 <HAL_RCC_GetSysClockFreq+0x28c>

          default:
            pllvco = ((float_t)CSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_N1) + (fracn1 / (float_t)0x2000) + (float_t)1);
 8005ef0:	693b      	ldr	r3, [r7, #16]
 8005ef2:	ee07 3a90 	vmov	s15, r3
 8005ef6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005efa:	eddf 6a26 	vldr	s13, [pc, #152]	@ 8005f94 <HAL_RCC_GetSysClockFreq+0x2ec>
 8005efe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005f02:	4b1e      	ldr	r3, [pc, #120]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f06:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005f0a:	ee07 3a90 	vmov	s15, r3
 8005f0e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005f12:	ed97 6a02 	vldr	s12, [r7, #8]
 8005f16:	eddf 5a1d 	vldr	s11, [pc, #116]	@ 8005f8c <HAL_RCC_GetSysClockFreq+0x2e4>
 8005f1a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8005f1e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8005f22:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005f26:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8005f2a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f2e:	edc7 7a07 	vstr	s15, [r7, #28]
            break;
 8005f32:	bf00      	nop
        }
        pllp = (((RCC->PLL1DIVR & RCC_PLL1DIVR_P1) >> 9) + 1U) ;
 8005f34:	4b11      	ldr	r3, [pc, #68]	@ (8005f7c <HAL_RCC_GetSysClockFreq+0x2d4>)
 8005f36:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005f38:	0a5b      	lsrs	r3, r3, #9
 8005f3a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005f3e:	3301      	adds	r3, #1
 8005f40:	603b      	str	r3, [r7, #0]
        sysclockfreq = (uint32_t)(float_t)(pllvco / (float_t)pllp);
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	ee07 3a90 	vmov	s15, r3
 8005f48:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8005f4c:	edd7 6a07 	vldr	s13, [r7, #28]
 8005f50:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005f54:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005f58:	ee17 3a90 	vmov	r3, s15
 8005f5c:	61bb      	str	r3, [r7, #24]
      }
      else
      {
        sysclockfreq = 0U;
      }
      break;
 8005f5e:	e005      	b.n	8005f6c <HAL_RCC_GetSysClockFreq+0x2c4>
        sysclockfreq = 0U;
 8005f60:	2300      	movs	r3, #0
 8005f62:	61bb      	str	r3, [r7, #24]
      break;
 8005f64:	e002      	b.n	8005f6c <HAL_RCC_GetSysClockFreq+0x2c4>

    default:
      sysclockfreq = CSI_VALUE;
 8005f66:	4b07      	ldr	r3, [pc, #28]	@ (8005f84 <HAL_RCC_GetSysClockFreq+0x2dc>)
 8005f68:	61bb      	str	r3, [r7, #24]
      break;
 8005f6a:	bf00      	nop
  }

  return sysclockfreq;
 8005f6c:	69bb      	ldr	r3, [r7, #24]
}
 8005f6e:	4618      	mov	r0, r3
 8005f70:	3724      	adds	r7, #36	@ 0x24
 8005f72:	46bd      	mov	sp, r7
 8005f74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f78:	4770      	bx	lr
 8005f7a:	bf00      	nop
 8005f7c:	58024400 	.word	0x58024400
 8005f80:	03d09000 	.word	0x03d09000
 8005f84:	003d0900 	.word	0x003d0900
 8005f88:	017d7840 	.word	0x017d7840
 8005f8c:	46000000 	.word	0x46000000
 8005f90:	4c742400 	.word	0x4c742400
 8005f94:	4a742400 	.word	0x4a742400
 8005f98:	4bbebc20 	.word	0x4bbebc20

08005f9c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemD2Clock CMSIS variable is used to store System domain2 Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005f9c:	b580      	push	{r7, lr}
 8005f9e:	b082      	sub	sp, #8
 8005fa0:	af00      	add	r7, sp, #0
  uint32_t common_system_clock;

#if defined(RCC_D1CFGR_D1CPRE)
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_D1CPRE) >> RCC_D1CFGR_D1CPRE_Pos] & 0x1FU);
 8005fa2:	f7ff fe81 	bl	8005ca8 <HAL_RCC_GetSysClockFreq>
 8005fa6:	4602      	mov	r2, r0
 8005fa8:	4b10      	ldr	r3, [pc, #64]	@ (8005fec <HAL_RCC_GetHCLKFreq+0x50>)
 8005faa:	699b      	ldr	r3, [r3, #24]
 8005fac:	0a1b      	lsrs	r3, r3, #8
 8005fae:	f003 030f 	and.w	r3, r3, #15
 8005fb2:	490f      	ldr	r1, [pc, #60]	@ (8005ff0 <HAL_RCC_GetHCLKFreq+0x54>)
 8005fb4:	5ccb      	ldrb	r3, [r1, r3]
 8005fb6:	f003 031f 	and.w	r3, r3, #31
 8005fba:	fa22 f303 	lsr.w	r3, r2, r3
 8005fbe:	607b      	str	r3, [r7, #4]
#else
  common_system_clock = HAL_RCC_GetSysClockFreq() >> (D1CorePrescTable[(RCC->CDCFGR1 & RCC_CDCFGR1_CDCPRE) >> RCC_CDCFGR1_CDCPRE_Pos] & 0x1FU);
#endif

#if defined(RCC_D1CFGR_HPRE)
  SystemD2Clock = (common_system_clock >> ((D1CorePrescTable[(RCC->D1CFGR & RCC_D1CFGR_HPRE) >> RCC_D1CFGR_HPRE_Pos]) & 0x1FU));
 8005fc0:	4b0a      	ldr	r3, [pc, #40]	@ (8005fec <HAL_RCC_GetHCLKFreq+0x50>)
 8005fc2:	699b      	ldr	r3, [r3, #24]
 8005fc4:	f003 030f 	and.w	r3, r3, #15
 8005fc8:	4a09      	ldr	r2, [pc, #36]	@ (8005ff0 <HAL_RCC_GetHCLKFreq+0x54>)
 8005fca:	5cd3      	ldrb	r3, [r2, r3]
 8005fcc:	f003 031f 	and.w	r3, r3, #31
 8005fd0:	687a      	ldr	r2, [r7, #4]
 8005fd2:	fa22 f303 	lsr.w	r3, r2, r3
 8005fd6:	4a07      	ldr	r2, [pc, #28]	@ (8005ff4 <HAL_RCC_GetHCLKFreq+0x58>)
 8005fd8:	6013      	str	r3, [r2, #0]
#endif

#if defined(DUAL_CORE) && defined(CORE_CM4)
  SystemCoreClock = SystemD2Clock;
#else
  SystemCoreClock = common_system_clock;
 8005fda:	4a07      	ldr	r2, [pc, #28]	@ (8005ff8 <HAL_RCC_GetHCLKFreq+0x5c>)
 8005fdc:	687b      	ldr	r3, [r7, #4]
 8005fde:	6013      	str	r3, [r2, #0]
#endif /* DUAL_CORE && CORE_CM4 */

  return SystemD2Clock;
 8005fe0:	4b04      	ldr	r3, [pc, #16]	@ (8005ff4 <HAL_RCC_GetHCLKFreq+0x58>)
 8005fe2:	681b      	ldr	r3, [r3, #0]
}
 8005fe4:	4618      	mov	r0, r3
 8005fe6:	3708      	adds	r7, #8
 8005fe8:	46bd      	mov	sp, r7
 8005fea:	bd80      	pop	{r7, pc}
 8005fec:	58024400 	.word	0x58024400
 8005ff0:	08009d4c 	.word	0x08009d4c
 8005ff4:	24000004 	.word	0x24000004
 8005ff8:	24000000 	.word	0x24000000

08005ffc <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	af00      	add	r7, sp, #0
#if defined (RCC_D2CFGR_D2PPRE1)
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE1) >> RCC_D2CFGR_D2PPRE1_Pos]) & 0x1FU));
 8006000:	f7ff ffcc 	bl	8005f9c <HAL_RCC_GetHCLKFreq>
 8006004:	4602      	mov	r2, r0
 8006006:	4b06      	ldr	r3, [pc, #24]	@ (8006020 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006008:	69db      	ldr	r3, [r3, #28]
 800600a:	091b      	lsrs	r3, r3, #4
 800600c:	f003 0307 	and.w	r3, r3, #7
 8006010:	4904      	ldr	r1, [pc, #16]	@ (8006024 <HAL_RCC_GetPCLK1Freq+0x28>)
 8006012:	5ccb      	ldrb	r3, [r1, r3]
 8006014:	f003 031f 	and.w	r3, r3, #31
 8006018:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE1) >> RCC_CDCFGR2_CDPPRE1_Pos]) & 0x1FU));
#endif
}
 800601c:	4618      	mov	r0, r3
 800601e:	bd80      	pop	{r7, pc}
 8006020:	58024400 	.word	0x58024400
 8006024:	08009d4c 	.word	0x08009d4c

08006028 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006028:	b580      	push	{r7, lr}
 800602a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
#if defined(RCC_D2CFGR_D2PPRE2)
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->D2CFGR & RCC_D2CFGR_D2PPRE2) >> RCC_D2CFGR_D2PPRE2_Pos]) & 0x1FU));
 800602c:	f7ff ffb6 	bl	8005f9c <HAL_RCC_GetHCLKFreq>
 8006030:	4602      	mov	r2, r0
 8006032:	4b06      	ldr	r3, [pc, #24]	@ (800604c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006034:	69db      	ldr	r3, [r3, #28]
 8006036:	0a1b      	lsrs	r3, r3, #8
 8006038:	f003 0307 	and.w	r3, r3, #7
 800603c:	4904      	ldr	r1, [pc, #16]	@ (8006050 <HAL_RCC_GetPCLK2Freq+0x28>)
 800603e:	5ccb      	ldrb	r3, [r1, r3]
 8006040:	f003 031f 	and.w	r3, r3, #31
 8006044:	fa22 f303 	lsr.w	r3, r2, r3
#else
  return (HAL_RCC_GetHCLKFreq() >> ((D1CorePrescTable[(RCC->CDCFGR2 & RCC_CDCFGR2_CDPPRE2) >> RCC_CDCFGR2_CDPPRE2_Pos]) & 0x1FU));
#endif
}
 8006048:	4618      	mov	r0, r3
 800604a:	bd80      	pop	{r7, pc}
 800604c:	58024400 	.word	0x58024400
 8006050:	08009d4c 	.word	0x08009d4c

08006054 <HAL_RCCEx_PeriphCLKConfig>:
  * (*) : Available on some STM32H7 lines only.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006054:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006058:	b0ca      	sub	sp, #296	@ 0x128
 800605a:	af00      	add	r7, sp, #0
 800605c:	f8c7 0114 	str.w	r0, [r7, #276]	@ 0x114
  uint32_t tmpreg;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006060:	2300      	movs	r3, #0
 8006062:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006066:	2300      	movs	r3, #0
 8006068:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

  /*---------------------------- SPDIFRX configuration -------------------------------*/

  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPDIFRX) == RCC_PERIPHCLK_SPDIFRX)
 800606c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006070:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006074:	f002 6400 	and.w	r4, r2, #134217728	@ 0x8000000
 8006078:	2500      	movs	r5, #0
 800607a:	ea54 0305 	orrs.w	r3, r4, r5
 800607e:	d049      	beq.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0xc0>
  {

    switch (PeriphClkInit->SpdifrxClockSelection)
 8006080:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006084:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006086:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800608a:	d02f      	beq.n	80060ec <HAL_RCCEx_PeriphCLKConfig+0x98>
 800608c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006090:	d828      	bhi.n	80060e4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 8006092:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006096:	d01a      	beq.n	80060ce <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8006098:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800609c:	d822      	bhi.n	80060e4 <HAL_RCCEx_PeriphCLKConfig+0x90>
 800609e:	2b00      	cmp	r3, #0
 80060a0:	d003      	beq.n	80060aa <HAL_RCCEx_PeriphCLKConfig+0x56>
 80060a2:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80060a6:	d007      	beq.n	80060b8 <HAL_RCCEx_PeriphCLKConfig+0x64>
 80060a8:	e01c      	b.n	80060e4 <HAL_RCCEx_PeriphCLKConfig+0x90>
    {
      case RCC_SPDIFRXCLKSOURCE_PLL:      /* PLL is used as clock source for SPDIFRX*/
        /* Enable PLL1Q Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80060aa:	4bb8      	ldr	r3, [pc, #736]	@ (800638c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80060ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80060ae:	4ab7      	ldr	r2, [pc, #732]	@ (800638c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80060b0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80060b4:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80060b6:	e01a      	b.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL2: /* PLL2 is used as clock source for SPDIFRX*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80060b8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060bc:	3308      	adds	r3, #8
 80060be:	2102      	movs	r1, #2
 80060c0:	4618      	mov	r0, r3
 80060c2:	f001 fc8f 	bl	80079e4 <RCCEx_PLL2_Config>
 80060c6:	4603      	mov	r3, r0
 80060c8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80060cc:	e00f      	b.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x9a>

      case RCC_SPDIFRXCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPDIFRX*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 80060ce:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80060d2:	3328      	adds	r3, #40	@ 0x28
 80060d4:	2102      	movs	r1, #2
 80060d6:	4618      	mov	r0, r3
 80060d8:	f001 fd36 	bl	8007b48 <RCCEx_PLL3_Config>
 80060dc:	4603      	mov	r3, r0
 80060de:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPDIFRX clock source configuration done later after clock selection check */
        break;
 80060e2:	e004      	b.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x9a>
        /* Internal OSC clock is used as source of SPDIFRX clock*/
        /* SPDIFRX clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80060e4:	2301      	movs	r3, #1
 80060e6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80060ea:	e000      	b.n	80060ee <HAL_RCCEx_PeriphCLKConfig+0x9a>
        break;
 80060ec:	bf00      	nop
    }

    if (ret == HAL_OK)
 80060ee:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80060f2:	2b00      	cmp	r3, #0
 80060f4:	d10a      	bne.n	800610c <HAL_RCCEx_PeriphCLKConfig+0xb8>
    {
      /* Set the source of SPDIFRX clock*/
      __HAL_RCC_SPDIFRX_CONFIG(PeriphClkInit->SpdifrxClockSelection);
 80060f6:	4ba5      	ldr	r3, [pc, #660]	@ (800638c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80060f8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80060fa:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 80060fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006102:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8006104:	4aa1      	ldr	r2, [pc, #644]	@ (800638c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006106:	430b      	orrs	r3, r1
 8006108:	6513      	str	r3, [r2, #80]	@ 0x50
 800610a:	e003      	b.n	8006114 <HAL_RCCEx_PeriphCLKConfig+0xc0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800610c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006110:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SAI1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006114:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006118:	e9d3 2300 	ldrd	r2, r3, [r3]
 800611c:	f402 7880 	and.w	r8, r2, #256	@ 0x100
 8006120:	f04f 0900 	mov.w	r9, #0
 8006124:	ea58 0309 	orrs.w	r3, r8, r9
 8006128:	d047      	beq.n	80061ba <HAL_RCCEx_PeriphCLKConfig+0x166>
  {
    switch (PeriphClkInit->Sai1ClockSelection)
 800612a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800612e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006130:	2b04      	cmp	r3, #4
 8006132:	d82a      	bhi.n	800618a <HAL_RCCEx_PeriphCLKConfig+0x136>
 8006134:	a201      	add	r2, pc, #4	@ (adr r2, 800613c <HAL_RCCEx_PeriphCLKConfig+0xe8>)
 8006136:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800613a:	bf00      	nop
 800613c:	08006151 	.word	0x08006151
 8006140:	0800615f 	.word	0x0800615f
 8006144:	08006175 	.word	0x08006175
 8006148:	08006193 	.word	0x08006193
 800614c:	08006193 	.word	0x08006193
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006150:	4b8e      	ldr	r3, [pc, #568]	@ (800638c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006152:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006154:	4a8d      	ldr	r2, [pc, #564]	@ (800638c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006156:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800615a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800615c:	e01a      	b.n	8006194 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800615e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006162:	3308      	adds	r3, #8
 8006164:	2100      	movs	r1, #0
 8006166:	4618      	mov	r0, r3
 8006168:	f001 fc3c 	bl	80079e4 <RCCEx_PLL2_Config>
 800616c:	4603      	mov	r3, r0
 800616e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006172:	e00f      	b.n	8006194 <HAL_RCCEx_PeriphCLKConfig+0x140>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006174:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006178:	3328      	adds	r3, #40	@ 0x28
 800617a:	2100      	movs	r1, #0
 800617c:	4618      	mov	r0, r3
 800617e:	f001 fce3 	bl	8007b48 <RCCEx_PLL3_Config>
 8006182:	4603      	mov	r3, r0
 8006184:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 8006188:	e004      	b.n	8006194 <HAL_RCCEx_PeriphCLKConfig+0x140>
        /* HSI, HSE, or CSI oscillator is used as source of SAI1 clock */
        /* SAI1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 800618a:	2301      	movs	r3, #1
 800618c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006190:	e000      	b.n	8006194 <HAL_RCCEx_PeriphCLKConfig+0x140>
        break;
 8006192:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006194:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006198:	2b00      	cmp	r3, #0
 800619a:	d10a      	bne.n	80061b2 <HAL_RCCEx_PeriphCLKConfig+0x15e>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800619c:	4b7b      	ldr	r3, [pc, #492]	@ (800638c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800619e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80061a0:	f023 0107 	bic.w	r1, r3, #7
 80061a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80061aa:	4a78      	ldr	r2, [pc, #480]	@ (800638c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80061ac:	430b      	orrs	r3, r1
 80061ae:	6513      	str	r3, [r2, #80]	@ 0x50
 80061b0:	e003      	b.n	80061ba <HAL_RCCEx_PeriphCLKConfig+0x166>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80061b2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80061b6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(SAI3)
  /*---------------------------- SAI2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI23) == RCC_PERIPHCLK_SAI23)
 80061ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061c2:	f402 7a00 	and.w	sl, r2, #512	@ 0x200
 80061c6:	f04f 0b00 	mov.w	fp, #0
 80061ca:	ea5a 030b 	orrs.w	r3, sl, fp
 80061ce:	d04c      	beq.n	800626a <HAL_RCCEx_PeriphCLKConfig+0x216>
  {
    switch (PeriphClkInit->Sai23ClockSelection)
 80061d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80061d4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80061d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061da:	d030      	beq.n	800623e <HAL_RCCEx_PeriphCLKConfig+0x1ea>
 80061dc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80061e0:	d829      	bhi.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80061e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80061e4:	d02d      	beq.n	8006242 <HAL_RCCEx_PeriphCLKConfig+0x1ee>
 80061e6:	2bc0      	cmp	r3, #192	@ 0xc0
 80061e8:	d825      	bhi.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80061ea:	2b80      	cmp	r3, #128	@ 0x80
 80061ec:	d018      	beq.n	8006220 <HAL_RCCEx_PeriphCLKConfig+0x1cc>
 80061ee:	2b80      	cmp	r3, #128	@ 0x80
 80061f0:	d821      	bhi.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d002      	beq.n	80061fc <HAL_RCCEx_PeriphCLKConfig+0x1a8>
 80061f6:	2b40      	cmp	r3, #64	@ 0x40
 80061f8:	d007      	beq.n	800620a <HAL_RCCEx_PeriphCLKConfig+0x1b6>
 80061fa:	e01c      	b.n	8006236 <HAL_RCCEx_PeriphCLKConfig+0x1e2>
    {
      case RCC_SAI23CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2/3 */
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80061fc:	4b63      	ldr	r3, [pc, #396]	@ (800638c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80061fe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006200:	4a62      	ldr	r2, [pc, #392]	@ (800638c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006202:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006206:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006208:	e01c      	b.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2/3 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800620a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800620e:	3308      	adds	r3, #8
 8006210:	2100      	movs	r1, #0
 8006212:	4618      	mov	r0, r3
 8006214:	f001 fbe6 	bl	80079e4 <RCCEx_PLL2_Config>
 8006218:	4603      	mov	r3, r0
 800621a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 800621e:	e011      	b.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0x1f0>

      case RCC_SAI23CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006220:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006224:	3328      	adds	r3, #40	@ 0x28
 8006226:	2100      	movs	r1, #0
 8006228:	4618      	mov	r0, r3
 800622a:	f001 fc8d 	bl	8007b48 <RCCEx_PLL3_Config>
 800622e:	4603      	mov	r3, r0
 8006230:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2/3 clock source configuration done later after clock selection check */
        break;
 8006234:	e006      	b.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        /* HSI, HSE, or CSI oscillator is used as source of SAI2/3 clock */
        /* SAI2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006236:	2301      	movs	r3, #1
 8006238:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800623c:	e002      	b.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 800623e:	bf00      	nop
 8006240:	e000      	b.n	8006244 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
        break;
 8006242:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006244:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006248:	2b00      	cmp	r3, #0
 800624a:	d10a      	bne.n	8006262 <HAL_RCCEx_PeriphCLKConfig+0x20e>
    {
      /* Set the source of SAI2/3 clock*/
      __HAL_RCC_SAI23_CONFIG(PeriphClkInit->Sai23ClockSelection);
 800624c:	4b4f      	ldr	r3, [pc, #316]	@ (800638c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800624e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006250:	f423 71e0 	bic.w	r1, r3, #448	@ 0x1c0
 8006254:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006258:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800625a:	4a4c      	ldr	r2, [pc, #304]	@ (800638c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 800625c:	430b      	orrs	r3, r1
 800625e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006260:	e003      	b.n	800626a <HAL_RCCEx_PeriphCLKConfig+0x216>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006262:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006266:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI2B*/

#if defined(SAI4)
  /*---------------------------- SAI4A configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4A) == RCC_PERIPHCLK_SAI4A)
 800626a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800626e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006272:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8006276:	f8c7 3108 	str.w	r3, [r7, #264]	@ 0x108
 800627a:	2300      	movs	r3, #0
 800627c:	f8c7 310c 	str.w	r3, [r7, #268]	@ 0x10c
 8006280:	e9d7 1242 	ldrd	r1, r2, [r7, #264]	@ 0x108
 8006284:	460b      	mov	r3, r1
 8006286:	4313      	orrs	r3, r2
 8006288:	d053      	beq.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0x2de>
  {
    switch (PeriphClkInit->Sai4AClockSelection)
 800628a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800628e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006292:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8006296:	d035      	beq.n	8006304 <HAL_RCCEx_PeriphCLKConfig+0x2b0>
 8006298:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800629c:	d82e      	bhi.n	80062fc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 800629e:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80062a2:	d031      	beq.n	8006308 <HAL_RCCEx_PeriphCLKConfig+0x2b4>
 80062a4:	f5b3 0fc0 	cmp.w	r3, #6291456	@ 0x600000
 80062a8:	d828      	bhi.n	80062fc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80062aa:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80062ae:	d01a      	beq.n	80062e6 <HAL_RCCEx_PeriphCLKConfig+0x292>
 80062b0:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80062b4:	d822      	bhi.n	80062fc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
 80062b6:	2b00      	cmp	r3, #0
 80062b8:	d003      	beq.n	80062c2 <HAL_RCCEx_PeriphCLKConfig+0x26e>
 80062ba:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80062be:	d007      	beq.n	80062d0 <HAL_RCCEx_PeriphCLKConfig+0x27c>
 80062c0:	e01c      	b.n	80062fc <HAL_RCCEx_PeriphCLKConfig+0x2a8>
    {
      case RCC_SAI4ACLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80062c2:	4b32      	ldr	r3, [pc, #200]	@ (800638c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80062c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80062c6:	4a31      	ldr	r2, [pc, #196]	@ (800638c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 80062c8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80062cc:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80062ce:	e01c      	b.n	800630a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80062d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062d4:	3308      	adds	r3, #8
 80062d6:	2100      	movs	r1, #0
 80062d8:	4618      	mov	r0, r3
 80062da:	f001 fb83 	bl	80079e4 <RCCEx_PLL2_Config>
 80062de:	4603      	mov	r3, r0
 80062e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80062e4:	e011      	b.n	800630a <HAL_RCCEx_PeriphCLKConfig+0x2b6>

      case RCC_SAI4ACLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80062e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80062ea:	3328      	adds	r3, #40	@ 0x28
 80062ec:	2100      	movs	r1, #0
 80062ee:	4618      	mov	r0, r3
 80062f0:	f001 fc2a 	bl	8007b48 <RCCEx_PLL3_Config>
 80062f4:	4603      	mov	r3, r0
 80062f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80062fa:	e006      	b.n	800630a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        /* SAI4A clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80062fc:	2301      	movs	r3, #1
 80062fe:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006302:	e002      	b.n	800630a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006304:	bf00      	nop
 8006306:	e000      	b.n	800630a <HAL_RCCEx_PeriphCLKConfig+0x2b6>
        break;
 8006308:	bf00      	nop
    }

    if (ret == HAL_OK)
 800630a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800630e:	2b00      	cmp	r3, #0
 8006310:	d10b      	bne.n	800632a <HAL_RCCEx_PeriphCLKConfig+0x2d6>
    {
      /* Set the source of SAI4A clock*/
      __HAL_RCC_SAI4A_CONFIG(PeriphClkInit->Sai4AClockSelection);
 8006312:	4b1e      	ldr	r3, [pc, #120]	@ (800638c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006314:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006316:	f423 0160 	bic.w	r1, r3, #14680064	@ 0xe00000
 800631a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800631e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8006322:	4a1a      	ldr	r2, [pc, #104]	@ (800638c <HAL_RCCEx_PeriphCLKConfig+0x338>)
 8006324:	430b      	orrs	r3, r1
 8006326:	6593      	str	r3, [r2, #88]	@ 0x58
 8006328:	e003      	b.n	8006332 <HAL_RCCEx_PeriphCLKConfig+0x2de>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800632a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800632e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  /*---------------------------- SAI4B configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI4B) == RCC_PERIPHCLK_SAI4B)
 8006332:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006336:	e9d3 2300 	ldrd	r2, r3, [r3]
 800633a:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800633e:	f8c7 3100 	str.w	r3, [r7, #256]	@ 0x100
 8006342:	2300      	movs	r3, #0
 8006344:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104
 8006348:	e9d7 1240 	ldrd	r1, r2, [r7, #256]	@ 0x100
 800634c:	460b      	mov	r3, r1
 800634e:	4313      	orrs	r3, r2
 8006350:	d056      	beq.n	8006400 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
  {
    switch (PeriphClkInit->Sai4BClockSelection)
 8006352:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006356:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800635a:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800635e:	d038      	beq.n	80063d2 <HAL_RCCEx_PeriphCLKConfig+0x37e>
 8006360:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8006364:	d831      	bhi.n	80063ca <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006366:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 800636a:	d034      	beq.n	80063d6 <HAL_RCCEx_PeriphCLKConfig+0x382>
 800636c:	f1b3 7f40 	cmp.w	r3, #50331648	@ 0x3000000
 8006370:	d82b      	bhi.n	80063ca <HAL_RCCEx_PeriphCLKConfig+0x376>
 8006372:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8006376:	d01d      	beq.n	80063b4 <HAL_RCCEx_PeriphCLKConfig+0x360>
 8006378:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800637c:	d825      	bhi.n	80063ca <HAL_RCCEx_PeriphCLKConfig+0x376>
 800637e:	2b00      	cmp	r3, #0
 8006380:	d006      	beq.n	8006390 <HAL_RCCEx_PeriphCLKConfig+0x33c>
 8006382:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006386:	d00a      	beq.n	800639e <HAL_RCCEx_PeriphCLKConfig+0x34a>
 8006388:	e01f      	b.n	80063ca <HAL_RCCEx_PeriphCLKConfig+0x376>
 800638a:	bf00      	nop
 800638c:	58024400 	.word	0x58024400
    {
      case RCC_SAI4BCLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006390:	4ba2      	ldr	r3, [pc, #648]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006392:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006394:	4aa1      	ldr	r2, [pc, #644]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006396:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800639a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 800639c:	e01c      	b.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 800639e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063a2:	3308      	adds	r3, #8
 80063a4:	2100      	movs	r1, #0
 80063a6:	4618      	mov	r0, r3
 80063a8:	f001 fb1c 	bl	80079e4 <RCCEx_PLL2_Config>
 80063ac:	4603      	mov	r3, r0
 80063ae:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI2 clock source configuration done later after clock selection check */
        break;
 80063b2:	e011      	b.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0x384>

      case RCC_SAI4BCLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80063b4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063b8:	3328      	adds	r3, #40	@ 0x28
 80063ba:	2100      	movs	r1, #0
 80063bc:	4618      	mov	r0, r3
 80063be:	f001 fbc3 	bl	8007b48 <RCCEx_PLL3_Config>
 80063c2:	4603      	mov	r3, r0
 80063c4:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SAI1 clock source configuration done later after clock selection check */
        break;
 80063c8:	e006      	b.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        /* SAI4B clock source configuration done later after clock selection check */
        break;
#endif /* RCC_VER_3_0 */

      default:
        ret = HAL_ERROR;
 80063ca:	2301      	movs	r3, #1
 80063cc:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80063d0:	e002      	b.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80063d2:	bf00      	nop
 80063d4:	e000      	b.n	80063d8 <HAL_RCCEx_PeriphCLKConfig+0x384>
        break;
 80063d6:	bf00      	nop
    }

    if (ret == HAL_OK)
 80063d8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d10b      	bne.n	80063f8 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Set the source of SAI4B clock*/
      __HAL_RCC_SAI4B_CONFIG(PeriphClkInit->Sai4BClockSelection);
 80063e0:	4b8e      	ldr	r3, [pc, #568]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80063e2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80063e4:	f023 61e0 	bic.w	r1, r3, #117440512	@ 0x7000000
 80063e8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80063ec:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 80063f0:	4a8a      	ldr	r2, [pc, #552]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80063f2:	430b      	orrs	r3, r1
 80063f4:	6593      	str	r3, [r2, #88]	@ 0x58
 80063f6:	e003      	b.n	8006400 <HAL_RCCEx_PeriphCLKConfig+0x3ac>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80063f8:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80063fc:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif  /*SAI4*/

#if defined(QUADSPI)
  /*---------------------------- QSPI configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8006400:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006404:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006408:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 800640c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
 8006410:	2300      	movs	r3, #0
 8006412:	f8c7 30fc 	str.w	r3, [r7, #252]	@ 0xfc
 8006416:	e9d7 123e 	ldrd	r1, r2, [r7, #248]	@ 0xf8
 800641a:	460b      	mov	r3, r1
 800641c:	4313      	orrs	r3, r2
 800641e:	d03a      	beq.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x442>
  {
    switch (PeriphClkInit->QspiClockSelection)
 8006420:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006424:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006426:	2b30      	cmp	r3, #48	@ 0x30
 8006428:	d01f      	beq.n	800646a <HAL_RCCEx_PeriphCLKConfig+0x416>
 800642a:	2b30      	cmp	r3, #48	@ 0x30
 800642c:	d819      	bhi.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 800642e:	2b20      	cmp	r3, #32
 8006430:	d00c      	beq.n	800644c <HAL_RCCEx_PeriphCLKConfig+0x3f8>
 8006432:	2b20      	cmp	r3, #32
 8006434:	d815      	bhi.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x40e>
 8006436:	2b00      	cmp	r3, #0
 8006438:	d019      	beq.n	800646e <HAL_RCCEx_PeriphCLKConfig+0x41a>
 800643a:	2b10      	cmp	r3, #16
 800643c:	d111      	bne.n	8006462 <HAL_RCCEx_PeriphCLKConfig+0x40e>
    {
      case RCC_QSPICLKSOURCE_PLL:      /* PLL is used as clock source for QSPI*/
        /* Enable QSPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 800643e:	4b77      	ldr	r3, [pc, #476]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006440:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006442:	4a76      	ldr	r2, [pc, #472]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006444:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006448:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* QSPI clock source configuration done later after clock selection check */
        break;
 800644a:	e011      	b.n	8006470 <HAL_RCCEx_PeriphCLKConfig+0x41c>

      case RCC_QSPICLKSOURCE_PLL2: /* PLL2 is used as clock source for QSPI*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800644c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006450:	3308      	adds	r3, #8
 8006452:	2102      	movs	r1, #2
 8006454:	4618      	mov	r0, r3
 8006456:	f001 fac5 	bl	80079e4 <RCCEx_PLL2_Config>
 800645a:	4603      	mov	r3, r0
 800645c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* QSPI clock source configuration done later after clock selection check */
        break;
 8006460:	e006      	b.n	8006470 <HAL_RCCEx_PeriphCLKConfig+0x41c>
      case RCC_QSPICLKSOURCE_D1HCLK:
        /* Domain1 HCLK  clock selected as QSPI kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 8006462:	2301      	movs	r3, #1
 8006464:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006468:	e002      	b.n	8006470 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800646a:	bf00      	nop
 800646c:	e000      	b.n	8006470 <HAL_RCCEx_PeriphCLKConfig+0x41c>
        break;
 800646e:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006470:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006474:	2b00      	cmp	r3, #0
 8006476:	d10a      	bne.n	800648e <HAL_RCCEx_PeriphCLKConfig+0x43a>
    {
      /* Set the source of QSPI clock*/
      __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8006478:	4b68      	ldr	r3, [pc, #416]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800647a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800647c:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8006480:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006484:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006486:	4a65      	ldr	r2, [pc, #404]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006488:	430b      	orrs	r3, r1
 800648a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800648c:	e003      	b.n	8006496 <HAL_RCCEx_PeriphCLKConfig+0x442>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800648e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006492:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif  /*OCTOSPI*/

  /*---------------------------- SPI1/2/3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI123) == RCC_PERIPHCLK_SPI123)
 8006496:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800649a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800649e:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80064a2:	f8c7 30f0 	str.w	r3, [r7, #240]	@ 0xf0
 80064a6:	2300      	movs	r3, #0
 80064a8:	f8c7 30f4 	str.w	r3, [r7, #244]	@ 0xf4
 80064ac:	e9d7 123c 	ldrd	r1, r2, [r7, #240]	@ 0xf0
 80064b0:	460b      	mov	r3, r1
 80064b2:	4313      	orrs	r3, r2
 80064b4:	d051      	beq.n	800655a <HAL_RCCEx_PeriphCLKConfig+0x506>
  {
    switch (PeriphClkInit->Spi123ClockSelection)
 80064b6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064ba:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064bc:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80064c0:	d035      	beq.n	800652e <HAL_RCCEx_PeriphCLKConfig+0x4da>
 80064c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80064c6:	d82e      	bhi.n	8006526 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80064c8:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80064cc:	d031      	beq.n	8006532 <HAL_RCCEx_PeriphCLKConfig+0x4de>
 80064ce:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80064d2:	d828      	bhi.n	8006526 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80064d4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80064d8:	d01a      	beq.n	8006510 <HAL_RCCEx_PeriphCLKConfig+0x4bc>
 80064da:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80064de:	d822      	bhi.n	8006526 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
 80064e0:	2b00      	cmp	r3, #0
 80064e2:	d003      	beq.n	80064ec <HAL_RCCEx_PeriphCLKConfig+0x498>
 80064e4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064e8:	d007      	beq.n	80064fa <HAL_RCCEx_PeriphCLKConfig+0x4a6>
 80064ea:	e01c      	b.n	8006526 <HAL_RCCEx_PeriphCLKConfig+0x4d2>
    {
      case RCC_SPI123CLKSOURCE_PLL:      /* PLL is used as clock source for SPI1/2/3 */
        /* Enable SPI Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80064ec:	4b4b      	ldr	r3, [pc, #300]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80064ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064f0:	4a4a      	ldr	r2, [pc, #296]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 80064f2:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80064f6:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 80064f8:	e01c      	b.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80064fa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80064fe:	3308      	adds	r3, #8
 8006500:	2100      	movs	r1, #0
 8006502:	4618      	mov	r0, r3
 8006504:	f001 fa6e 	bl	80079e4 <RCCEx_PLL2_Config>
 8006508:	4603      	mov	r3, r0
 800650a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 800650e:	e011      	b.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0x4e0>

      case RCC_SPI123CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI1/2/3 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 8006510:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006514:	3328      	adds	r3, #40	@ 0x28
 8006516:	2100      	movs	r1, #0
 8006518:	4618      	mov	r0, r3
 800651a:	f001 fb15 	bl	8007b48 <RCCEx_PLL3_Config>
 800651e:	4603      	mov	r3, r0
 8006520:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;
 8006524:	e006      	b.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        /* HSI, HSE, or CSI oscillator is used as source of SPI1/2/3 clock */
        /* SPI1/2/3 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006526:	2301      	movs	r3, #1
 8006528:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800652c:	e002      	b.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 800652e:	bf00      	nop
 8006530:	e000      	b.n	8006534 <HAL_RCCEx_PeriphCLKConfig+0x4e0>
        break;
 8006532:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006534:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006538:	2b00      	cmp	r3, #0
 800653a:	d10a      	bne.n	8006552 <HAL_RCCEx_PeriphCLKConfig+0x4fe>
    {
      /* Set the source of SPI1/2/3 clock*/
      __HAL_RCC_SPI123_CONFIG(PeriphClkInit->Spi123ClockSelection);
 800653c:	4b37      	ldr	r3, [pc, #220]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800653e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006540:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 8006544:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006548:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800654a:	4a34      	ldr	r2, [pc, #208]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 800654c:	430b      	orrs	r3, r1
 800654e:	6513      	str	r3, [r2, #80]	@ 0x50
 8006550:	e003      	b.n	800655a <HAL_RCCEx_PeriphCLKConfig+0x506>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006552:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006556:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI4/5 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI45) == RCC_PERIPHCLK_SPI45)
 800655a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800655e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006562:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8006566:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800656a:	2300      	movs	r3, #0
 800656c:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
 8006570:	e9d7 123a 	ldrd	r1, r2, [r7, #232]	@ 0xe8
 8006574:	460b      	mov	r3, r1
 8006576:	4313      	orrs	r3, r2
 8006578:	d056      	beq.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
  {
    switch (PeriphClkInit->Spi45ClockSelection)
 800657a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800657e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006580:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8006584:	d033      	beq.n	80065ee <HAL_RCCEx_PeriphCLKConfig+0x59a>
 8006586:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800658a:	d82c      	bhi.n	80065e6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 800658c:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006590:	d02f      	beq.n	80065f2 <HAL_RCCEx_PeriphCLKConfig+0x59e>
 8006592:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8006596:	d826      	bhi.n	80065e6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 8006598:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800659c:	d02b      	beq.n	80065f6 <HAL_RCCEx_PeriphCLKConfig+0x5a2>
 800659e:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80065a2:	d820      	bhi.n	80065e6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80065a4:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80065a8:	d012      	beq.n	80065d0 <HAL_RCCEx_PeriphCLKConfig+0x57c>
 80065aa:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80065ae:	d81a      	bhi.n	80065e6 <HAL_RCCEx_PeriphCLKConfig+0x592>
 80065b0:	2b00      	cmp	r3, #0
 80065b2:	d022      	beq.n	80065fa <HAL_RCCEx_PeriphCLKConfig+0x5a6>
 80065b4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80065b8:	d115      	bne.n	80065e6 <HAL_RCCEx_PeriphCLKConfig+0x592>
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI45CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI4/5 */

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 80065ba:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065be:	3308      	adds	r3, #8
 80065c0:	2101      	movs	r1, #1
 80065c2:	4618      	mov	r0, r3
 80065c4:	f001 fa0e 	bl	80079e4 <RCCEx_PLL2_Config>
 80065c8:	4603      	mov	r3, r0
 80065ca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80065ce:	e015      	b.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
      case RCC_SPI45CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80065d0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80065d4:	3328      	adds	r3, #40	@ 0x28
 80065d6:	2101      	movs	r1, #1
 80065d8:	4618      	mov	r0, r3
 80065da:	f001 fab5 	bl	8007b48 <RCCEx_PLL3_Config>
 80065de:	4603      	mov	r3, r0
 80065e0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;
 80065e4:	e00a      	b.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        /* HSE,  oscillator is used as source of SPI4/5 clock */
        /* SPI4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80065e6:	2301      	movs	r3, #1
 80065e8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80065ec:	e006      	b.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80065ee:	bf00      	nop
 80065f0:	e004      	b.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80065f2:	bf00      	nop
 80065f4:	e002      	b.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80065f6:	bf00      	nop
 80065f8:	e000      	b.n	80065fc <HAL_RCCEx_PeriphCLKConfig+0x5a8>
        break;
 80065fa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80065fc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006600:	2b00      	cmp	r3, #0
 8006602:	d10d      	bne.n	8006620 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* Set the source of SPI4/5 clock*/
      __HAL_RCC_SPI45_CONFIG(PeriphClkInit->Spi45ClockSelection);
 8006604:	4b05      	ldr	r3, [pc, #20]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006606:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8006608:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 800660c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006610:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8006612:	4a02      	ldr	r2, [pc, #8]	@ (800661c <HAL_RCCEx_PeriphCLKConfig+0x5c8>)
 8006614:	430b      	orrs	r3, r1
 8006616:	6513      	str	r3, [r2, #80]	@ 0x50
 8006618:	e006      	b.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0x5d4>
 800661a:	bf00      	nop
 800661c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006620:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006624:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- SPI6 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI6) == RCC_PERIPHCLK_SPI6)
 8006628:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800662c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006630:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8006634:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006638:	2300      	movs	r3, #0
 800663a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800663e:	e9d7 1238 	ldrd	r1, r2, [r7, #224]	@ 0xe0
 8006642:	460b      	mov	r3, r1
 8006644:	4313      	orrs	r3, r2
 8006646:	d055      	beq.n	80066f4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
  {
    switch (PeriphClkInit->Spi6ClockSelection)
 8006648:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800664c:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8006650:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006654:	d033      	beq.n	80066be <HAL_RCCEx_PeriphCLKConfig+0x66a>
 8006656:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800665a:	d82c      	bhi.n	80066b6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 800665c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006660:	d02f      	beq.n	80066c2 <HAL_RCCEx_PeriphCLKConfig+0x66e>
 8006662:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006666:	d826      	bhi.n	80066b6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006668:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 800666c:	d02b      	beq.n	80066c6 <HAL_RCCEx_PeriphCLKConfig+0x672>
 800666e:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006672:	d820      	bhi.n	80066b6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006674:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006678:	d012      	beq.n	80066a0 <HAL_RCCEx_PeriphCLKConfig+0x64c>
 800667a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800667e:	d81a      	bhi.n	80066b6 <HAL_RCCEx_PeriphCLKConfig+0x662>
 8006680:	2b00      	cmp	r3, #0
 8006682:	d022      	beq.n	80066ca <HAL_RCCEx_PeriphCLKConfig+0x676>
 8006684:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006688:	d115      	bne.n	80066b6 <HAL_RCCEx_PeriphCLKConfig+0x662>
        /* SPI6 clock source configuration done later after clock selection check */
        break;

      case RCC_SPI6CLKSOURCE_PLL2: /* PLL2 is used as clock source for SPI6*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800668a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800668e:	3308      	adds	r3, #8
 8006690:	2101      	movs	r1, #1
 8006692:	4618      	mov	r0, r3
 8006694:	f001 f9a6 	bl	80079e4 <RCCEx_PLL2_Config>
 8006698:	4603      	mov	r3, r0
 800669a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SPI6 clock source configuration done later after clock selection check */
        break;
 800669e:	e015      	b.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0x678>
      case RCC_SPI6CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SPI6*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80066a0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066a4:	3328      	adds	r3, #40	@ 0x28
 80066a6:	2101      	movs	r1, #1
 80066a8:	4618      	mov	r0, r3
 80066aa:	f001 fa4d 	bl	8007b48 <RCCEx_PLL3_Config>
 80066ae:	4603      	mov	r3, r0
 80066b0:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* SPI6 clock source configuration done later after clock selection check */
        break;
 80066b4:	e00a      	b.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0x678>
        /* SPI6 clock source configuration done later after clock selection check */
        break;
#endif

      default:
        ret = HAL_ERROR;
 80066b6:	2301      	movs	r3, #1
 80066b8:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80066bc:	e006      	b.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80066be:	bf00      	nop
 80066c0:	e004      	b.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80066c2:	bf00      	nop
 80066c4:	e002      	b.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80066c6:	bf00      	nop
 80066c8:	e000      	b.n	80066cc <HAL_RCCEx_PeriphCLKConfig+0x678>
        break;
 80066ca:	bf00      	nop
    }

    if (ret == HAL_OK)
 80066cc:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80066d0:	2b00      	cmp	r3, #0
 80066d2:	d10b      	bne.n	80066ec <HAL_RCCEx_PeriphCLKConfig+0x698>
    {
      /* Set the source of SPI6 clock*/
      __HAL_RCC_SPI6_CONFIG(PeriphClkInit->Spi6ClockSelection);
 80066d4:	4ba3      	ldr	r3, [pc, #652]	@ (8006964 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80066d6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80066d8:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 80066dc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066e0:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 80066e4:	4a9f      	ldr	r2, [pc, #636]	@ (8006964 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80066e6:	430b      	orrs	r3, r1
 80066e8:	6593      	str	r3, [r2, #88]	@ 0x58
 80066ea:	e003      	b.n	80066f4 <HAL_RCCEx_PeriphCLKConfig+0x6a0>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80066ec:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80066f0:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
  }
#endif /*DSI*/

#if defined(FDCAN1) || defined(FDCAN2)
  /*---------------------------- FDCAN configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80066f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80066f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066fc:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8006700:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8006704:	2300      	movs	r3, #0
 8006706:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
 800670a:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 800670e:	460b      	mov	r3, r1
 8006710:	4313      	orrs	r3, r2
 8006712:	d037      	beq.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x730>
  {
    switch (PeriphClkInit->FdcanClockSelection)
 8006714:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006718:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800671a:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800671e:	d00e      	beq.n	800673e <HAL_RCCEx_PeriphCLKConfig+0x6ea>
 8006720:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006724:	d816      	bhi.n	8006754 <HAL_RCCEx_PeriphCLKConfig+0x700>
 8006726:	2b00      	cmp	r3, #0
 8006728:	d018      	beq.n	800675c <HAL_RCCEx_PeriphCLKConfig+0x708>
 800672a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800672e:	d111      	bne.n	8006754 <HAL_RCCEx_PeriphCLKConfig+0x700>
    {
      case RCC_FDCANCLKSOURCE_PLL:      /* PLL is used as clock source for FDCAN*/
        /* Enable FDCAN Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006730:	4b8c      	ldr	r3, [pc, #560]	@ (8006964 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006732:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006734:	4a8b      	ldr	r2, [pc, #556]	@ (8006964 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006736:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800673a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 800673c:	e00f      	b.n	800675e <HAL_RCCEx_PeriphCLKConfig+0x70a>

      case RCC_FDCANCLKSOURCE_PLL2: /* PLL2 is used as clock source for FDCAN*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 800673e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006742:	3308      	adds	r3, #8
 8006744:	2101      	movs	r1, #1
 8006746:	4618      	mov	r0, r3
 8006748:	f001 f94c 	bl	80079e4 <RCCEx_PLL2_Config>
 800674c:	4603      	mov	r3, r0
 800674e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FDCAN clock source configuration done later after clock selection check */
        break;
 8006752:	e004      	b.n	800675e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        /* HSE is used as clock source for FDCAN*/
        /* FDCAN clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006754:	2301      	movs	r3, #1
 8006756:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 800675a:	e000      	b.n	800675e <HAL_RCCEx_PeriphCLKConfig+0x70a>
        break;
 800675c:	bf00      	nop
    }

    if (ret == HAL_OK)
 800675e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006762:	2b00      	cmp	r3, #0
 8006764:	d10a      	bne.n	800677c <HAL_RCCEx_PeriphCLKConfig+0x728>
    {
      /* Set the source of FDCAN clock*/
      __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006766:	4b7f      	ldr	r3, [pc, #508]	@ (8006964 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006768:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800676a:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800676e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006772:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006774:	4a7b      	ldr	r2, [pc, #492]	@ (8006964 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006776:	430b      	orrs	r3, r1
 8006778:	6513      	str	r3, [r2, #80]	@ 0x50
 800677a:	e003      	b.n	8006784 <HAL_RCCEx_PeriphCLKConfig+0x730>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800677c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006780:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /*FDCAN1 || FDCAN2*/

  /*---------------------------- FMC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FMC) == RCC_PERIPHCLK_FMC)
 8006784:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006788:	e9d3 2300 	ldrd	r2, r3, [r3]
 800678c:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 8006790:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006794:	2300      	movs	r3, #0
 8006796:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
 800679a:	e9d7 1234 	ldrd	r1, r2, [r7, #208]	@ 0xd0
 800679e:	460b      	mov	r3, r1
 80067a0:	4313      	orrs	r3, r2
 80067a2:	d039      	beq.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
  {
    switch (PeriphClkInit->FmcClockSelection)
 80067a4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067a8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80067aa:	2b03      	cmp	r3, #3
 80067ac:	d81c      	bhi.n	80067e8 <HAL_RCCEx_PeriphCLKConfig+0x794>
 80067ae:	a201      	add	r2, pc, #4	@ (adr r2, 80067b4 <HAL_RCCEx_PeriphCLKConfig+0x760>)
 80067b0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80067b4:	080067f1 	.word	0x080067f1
 80067b8:	080067c5 	.word	0x080067c5
 80067bc:	080067d3 	.word	0x080067d3
 80067c0:	080067f1 	.word	0x080067f1
    {
      case RCC_FMCCLKSOURCE_PLL:      /* PLL is used as clock source for FMC*/
        /* Enable FMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80067c4:	4b67      	ldr	r3, [pc, #412]	@ (8006964 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80067c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80067c8:	4a66      	ldr	r2, [pc, #408]	@ (8006964 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80067ca:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80067ce:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* FMC clock source configuration done later after clock selection check */
        break;
 80067d0:	e00f      	b.n	80067f2 <HAL_RCCEx_PeriphCLKConfig+0x79e>

      case RCC_FMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for FMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 80067d2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80067d6:	3308      	adds	r3, #8
 80067d8:	2102      	movs	r1, #2
 80067da:	4618      	mov	r0, r3
 80067dc:	f001 f902 	bl	80079e4 <RCCEx_PLL2_Config>
 80067e0:	4603      	mov	r3, r0
 80067e2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* FMC clock source configuration done later after clock selection check */
        break;
 80067e6:	e004      	b.n	80067f2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
      case RCC_FMCCLKSOURCE_HCLK:
        /* D1/CD HCLK  clock selected as FMC kernel peripheral clock */
        break;

      default:
        ret = HAL_ERROR;
 80067e8:	2301      	movs	r3, #1
 80067ea:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80067ee:	e000      	b.n	80067f2 <HAL_RCCEx_PeriphCLKConfig+0x79e>
        break;
 80067f0:	bf00      	nop
    }

    if (ret == HAL_OK)
 80067f2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d10a      	bne.n	8006810 <HAL_RCCEx_PeriphCLKConfig+0x7bc>
    {
      /* Set the source of FMC clock*/
      __HAL_RCC_FMC_CONFIG(PeriphClkInit->FmcClockSelection);
 80067fa:	4b5a      	ldr	r3, [pc, #360]	@ (8006964 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80067fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80067fe:	f023 0103 	bic.w	r1, r3, #3
 8006802:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006806:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006808:	4a56      	ldr	r2, [pc, #344]	@ (8006964 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800680a:	430b      	orrs	r3, r1
 800680c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800680e:	e003      	b.n	8006818 <HAL_RCCEx_PeriphCLKConfig+0x7c4>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006810:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006814:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- RTC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006818:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800681c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006820:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8006824:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006828:	2300      	movs	r3, #0
 800682a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 800682e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8006832:	460b      	mov	r3, r1
 8006834:	4313      	orrs	r3, r2
 8006836:	f000 809f 	beq.w	8006978 <HAL_RCCEx_PeriphCLKConfig+0x924>
  {
    /* check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800683a:	4b4b      	ldr	r3, [pc, #300]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800683c:	681b      	ldr	r3, [r3, #0]
 800683e:	4a4a      	ldr	r2, [pc, #296]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 8006840:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8006844:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006846:	f7fb f991 	bl	8001b6c <HAL_GetTick>
 800684a:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800684e:	e00b      	b.n	8006868 <HAL_RCCEx_PeriphCLKConfig+0x814>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006850:	f7fb f98c 	bl	8001b6c <HAL_GetTick>
 8006854:	4602      	mov	r2, r0
 8006856:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 800685a:	1ad3      	subs	r3, r2, r3
 800685c:	2b64      	cmp	r3, #100	@ 0x64
 800685e:	d903      	bls.n	8006868 <HAL_RCCEx_PeriphCLKConfig+0x814>
      {
        ret = HAL_TIMEOUT;
 8006860:	2303      	movs	r3, #3
 8006862:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006866:	e005      	b.n	8006874 <HAL_RCCEx_PeriphCLKConfig+0x820>
    while ((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006868:	4b3f      	ldr	r3, [pc, #252]	@ (8006968 <HAL_RCCEx_PeriphCLKConfig+0x914>)
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006870:	2b00      	cmp	r3, #0
 8006872:	d0ed      	beq.n	8006850 <HAL_RCCEx_PeriphCLKConfig+0x7fc>
      }
    }

    if (ret == HAL_OK)
 8006874:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006878:	2b00      	cmp	r3, #0
 800687a:	d179      	bne.n	8006970 <HAL_RCCEx_PeriphCLKConfig+0x91c>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if ((RCC->BDCR & RCC_BDCR_RTCSEL) != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL))
 800687c:	4b39      	ldr	r3, [pc, #228]	@ (8006964 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800687e:	6f1a      	ldr	r2, [r3, #112]	@ 0x70
 8006880:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006884:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006888:	4053      	eors	r3, r2
 800688a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800688e:	2b00      	cmp	r3, #0
 8006890:	d015      	beq.n	80068be <HAL_RCCEx_PeriphCLKConfig+0x86a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpreg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 8006892:	4b34      	ldr	r3, [pc, #208]	@ (8006964 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006894:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006896:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800689a:	f8c7 311c 	str.w	r3, [r7, #284]	@ 0x11c
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 800689e:	4b31      	ldr	r3, [pc, #196]	@ (8006964 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80068a0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068a2:	4a30      	ldr	r2, [pc, #192]	@ (8006964 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80068a4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80068a8:	6713      	str	r3, [r2, #112]	@ 0x70
        __HAL_RCC_BACKUPRESET_RELEASE();
 80068aa:	4b2e      	ldr	r3, [pc, #184]	@ (8006964 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80068ac:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068ae:	4a2d      	ldr	r2, [pc, #180]	@ (8006964 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80068b0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80068b4:	6713      	str	r3, [r2, #112]	@ 0x70
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpreg;
 80068b6:	4a2b      	ldr	r2, [pc, #172]	@ (8006964 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80068b8:	f8d7 311c 	ldr.w	r3, [r7, #284]	@ 0x11c
 80068bc:	6713      	str	r3, [r2, #112]	@ 0x70
      }

      /* If LSE is selected as RTC clock source (and enabled prior to Backup Domain reset), wait for LSE reactivation */
      if (PeriphClkInit->RTCClockSelection == RCC_RTCCLKSOURCE_LSE)
 80068be:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80068c2:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 80068c6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80068ca:	d118      	bne.n	80068fe <HAL_RCCEx_PeriphCLKConfig+0x8aa>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80068cc:	f7fb f94e 	bl	8001b6c <HAL_GetTick>
 80068d0:	f8c7 0120 	str.w	r0, [r7, #288]	@ 0x120

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80068d4:	e00d      	b.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80068d6:	f7fb f949 	bl	8001b6c <HAL_GetTick>
 80068da:	4602      	mov	r2, r0
 80068dc:	f8d7 3120 	ldr.w	r3, [r7, #288]	@ 0x120
 80068e0:	1ad2      	subs	r2, r2, r3
 80068e2:	f241 3388 	movw	r3, #5000	@ 0x1388
 80068e6:	429a      	cmp	r2, r3
 80068e8:	d903      	bls.n	80068f2 <HAL_RCCEx_PeriphCLKConfig+0x89e>
          {
            ret = HAL_TIMEOUT;
 80068ea:	2303      	movs	r3, #3
 80068ec:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
            break;
 80068f0:	e005      	b.n	80068fe <HAL_RCCEx_PeriphCLKConfig+0x8aa>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == 0U)
 80068f2:	4b1c      	ldr	r3, [pc, #112]	@ (8006964 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 80068f4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80068f6:	f003 0302 	and.w	r3, r3, #2
 80068fa:	2b00      	cmp	r3, #0
 80068fc:	d0eb      	beq.n	80068d6 <HAL_RCCEx_PeriphCLKConfig+0x882>
          }
        }
      }

      if (ret == HAL_OK)
 80068fe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006902:	2b00      	cmp	r3, #0
 8006904:	d129      	bne.n	800695a <HAL_RCCEx_PeriphCLKConfig+0x906>
      {
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006906:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800690a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800690e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006912:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006916:	d10e      	bne.n	8006936 <HAL_RCCEx_PeriphCLKConfig+0x8e2>
 8006918:	4b12      	ldr	r3, [pc, #72]	@ (8006964 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800691a:	691b      	ldr	r3, [r3, #16]
 800691c:	f423 517c 	bic.w	r1, r3, #16128	@ 0x3f00
 8006920:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006924:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8006928:	091a      	lsrs	r2, r3, #4
 800692a:	4b10      	ldr	r3, [pc, #64]	@ (800696c <HAL_RCCEx_PeriphCLKConfig+0x918>)
 800692c:	4013      	ands	r3, r2
 800692e:	4a0d      	ldr	r2, [pc, #52]	@ (8006964 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006930:	430b      	orrs	r3, r1
 8006932:	6113      	str	r3, [r2, #16]
 8006934:	e005      	b.n	8006942 <HAL_RCCEx_PeriphCLKConfig+0x8ee>
 8006936:	4b0b      	ldr	r3, [pc, #44]	@ (8006964 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006938:	691b      	ldr	r3, [r3, #16]
 800693a:	4a0a      	ldr	r2, [pc, #40]	@ (8006964 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 800693c:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006940:	6113      	str	r3, [r2, #16]
 8006942:	4b08      	ldr	r3, [pc, #32]	@ (8006964 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006944:	6f19      	ldr	r1, [r3, #112]	@ 0x70
 8006946:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800694a:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 800694e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8006952:	4a04      	ldr	r2, [pc, #16]	@ (8006964 <HAL_RCCEx_PeriphCLKConfig+0x910>)
 8006954:	430b      	orrs	r3, r1
 8006956:	6713      	str	r3, [r2, #112]	@ 0x70
 8006958:	e00e      	b.n	8006978 <HAL_RCCEx_PeriphCLKConfig+0x924>
      }
      else
      {
        /* set overall return value */
        status = ret;
 800695a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800695e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
 8006962:	e009      	b.n	8006978 <HAL_RCCEx_PeriphCLKConfig+0x924>
 8006964:	58024400 	.word	0x58024400
 8006968:	58024800 	.word	0x58024800
 800696c:	00ffffcf 	.word	0x00ffffcf
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006970:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006974:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }


  /*-------------------------- USART1/6 configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART16) == RCC_PERIPHCLK_USART16)
 8006978:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800697c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006980:	f002 0301 	and.w	r3, r2, #1
 8006984:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006988:	2300      	movs	r3, #0
 800698a:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800698e:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006992:	460b      	mov	r3, r1
 8006994:	4313      	orrs	r3, r2
 8006996:	f000 8089 	beq.w	8006aac <HAL_RCCEx_PeriphCLKConfig+0xa58>
  {
    switch (PeriphClkInit->Usart16ClockSelection)
 800699a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800699e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80069a0:	2b28      	cmp	r3, #40	@ 0x28
 80069a2:	d86b      	bhi.n	8006a7c <HAL_RCCEx_PeriphCLKConfig+0xa28>
 80069a4:	a201      	add	r2, pc, #4	@ (adr r2, 80069ac <HAL_RCCEx_PeriphCLKConfig+0x958>)
 80069a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80069aa:	bf00      	nop
 80069ac:	08006a85 	.word	0x08006a85
 80069b0:	08006a7d 	.word	0x08006a7d
 80069b4:	08006a7d 	.word	0x08006a7d
 80069b8:	08006a7d 	.word	0x08006a7d
 80069bc:	08006a7d 	.word	0x08006a7d
 80069c0:	08006a7d 	.word	0x08006a7d
 80069c4:	08006a7d 	.word	0x08006a7d
 80069c8:	08006a7d 	.word	0x08006a7d
 80069cc:	08006a51 	.word	0x08006a51
 80069d0:	08006a7d 	.word	0x08006a7d
 80069d4:	08006a7d 	.word	0x08006a7d
 80069d8:	08006a7d 	.word	0x08006a7d
 80069dc:	08006a7d 	.word	0x08006a7d
 80069e0:	08006a7d 	.word	0x08006a7d
 80069e4:	08006a7d 	.word	0x08006a7d
 80069e8:	08006a7d 	.word	0x08006a7d
 80069ec:	08006a67 	.word	0x08006a67
 80069f0:	08006a7d 	.word	0x08006a7d
 80069f4:	08006a7d 	.word	0x08006a7d
 80069f8:	08006a7d 	.word	0x08006a7d
 80069fc:	08006a7d 	.word	0x08006a7d
 8006a00:	08006a7d 	.word	0x08006a7d
 8006a04:	08006a7d 	.word	0x08006a7d
 8006a08:	08006a7d 	.word	0x08006a7d
 8006a0c:	08006a85 	.word	0x08006a85
 8006a10:	08006a7d 	.word	0x08006a7d
 8006a14:	08006a7d 	.word	0x08006a7d
 8006a18:	08006a7d 	.word	0x08006a7d
 8006a1c:	08006a7d 	.word	0x08006a7d
 8006a20:	08006a7d 	.word	0x08006a7d
 8006a24:	08006a7d 	.word	0x08006a7d
 8006a28:	08006a7d 	.word	0x08006a7d
 8006a2c:	08006a85 	.word	0x08006a85
 8006a30:	08006a7d 	.word	0x08006a7d
 8006a34:	08006a7d 	.word	0x08006a7d
 8006a38:	08006a7d 	.word	0x08006a7d
 8006a3c:	08006a7d 	.word	0x08006a7d
 8006a40:	08006a7d 	.word	0x08006a7d
 8006a44:	08006a7d 	.word	0x08006a7d
 8006a48:	08006a7d 	.word	0x08006a7d
 8006a4c:	08006a85 	.word	0x08006a85
      case RCC_USART16CLKSOURCE_PCLK2: /* CD/D2 PCLK2 as clock source for USART1/6 */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      case RCC_USART16CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART1/6 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006a50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a54:	3308      	adds	r3, #8
 8006a56:	2101      	movs	r1, #1
 8006a58:	4618      	mov	r0, r3
 8006a5a:	f000 ffc3 	bl	80079e4 <RCCEx_PLL2_Config>
 8006a5e:	4603      	mov	r3, r0
 8006a60:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006a64:	e00f      	b.n	8006a86 <HAL_RCCEx_PeriphCLKConfig+0xa32>

      case RCC_USART16CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART1/6 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006a66:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a6a:	3328      	adds	r3, #40	@ 0x28
 8006a6c:	2101      	movs	r1, #1
 8006a6e:	4618      	mov	r0, r3
 8006a70:	f001 f86a 	bl	8007b48 <RCCEx_PLL3_Config>
 8006a74:	4603      	mov	r3, r0
 8006a76:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART1/6 clock source configuration done later after clock selection check */
        break;
 8006a7a:	e004      	b.n	8006a86 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        /* LSE,  oscillator is used as source of USART1/6 clock */
        /* USART1/6 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006a7c:	2301      	movs	r3, #1
 8006a7e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006a82:	e000      	b.n	8006a86 <HAL_RCCEx_PeriphCLKConfig+0xa32>
        break;
 8006a84:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006a86:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006a8a:	2b00      	cmp	r3, #0
 8006a8c:	d10a      	bne.n	8006aa4 <HAL_RCCEx_PeriphCLKConfig+0xa50>
    {
      /* Set the source of USART1/6 clock */
      __HAL_RCC_USART16_CONFIG(PeriphClkInit->Usart16ClockSelection);
 8006a8e:	4bbf      	ldr	r3, [pc, #764]	@ (8006d8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006a90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006a92:	f023 0138 	bic.w	r1, r3, #56	@ 0x38
 8006a96:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006a9a:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8006a9c:	4abb      	ldr	r2, [pc, #748]	@ (8006d8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006a9e:	430b      	orrs	r3, r1
 8006aa0:	6553      	str	r3, [r2, #84]	@ 0x54
 8006aa2:	e003      	b.n	8006aac <HAL_RCCEx_PeriphCLKConfig+0xa58>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006aa4:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006aa8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- USART2/3/4/5/7/8 Configuration --------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART234578) == RCC_PERIPHCLK_USART234578)
 8006aac:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ab4:	f002 0302 	and.w	r3, r2, #2
 8006ab8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006abc:	2300      	movs	r3, #0
 8006abe:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8006ac2:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8006ac6:	460b      	mov	r3, r1
 8006ac8:	4313      	orrs	r3, r2
 8006aca:	d041      	beq.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0xafc>
  {
    switch (PeriphClkInit->Usart234578ClockSelection)
 8006acc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ad0:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006ad2:	2b05      	cmp	r3, #5
 8006ad4:	d824      	bhi.n	8006b20 <HAL_RCCEx_PeriphCLKConfig+0xacc>
 8006ad6:	a201      	add	r2, pc, #4	@ (adr r2, 8006adc <HAL_RCCEx_PeriphCLKConfig+0xa88>)
 8006ad8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006adc:	08006b29 	.word	0x08006b29
 8006ae0:	08006af5 	.word	0x08006af5
 8006ae4:	08006b0b 	.word	0x08006b0b
 8006ae8:	08006b29 	.word	0x08006b29
 8006aec:	08006b29 	.word	0x08006b29
 8006af0:	08006b29 	.word	0x08006b29
      case RCC_USART234578CLKSOURCE_PCLK1: /* CD/D2 PCLK1 as clock source for USART2/3/4/5/7/8 */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      case RCC_USART234578CLKSOURCE_PLL2: /* PLL2 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006af4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006af8:	3308      	adds	r3, #8
 8006afa:	2101      	movs	r1, #1
 8006afc:	4618      	mov	r0, r3
 8006afe:	f000 ff71 	bl	80079e4 <RCCEx_PLL2_Config>
 8006b02:	4603      	mov	r3, r0
 8006b04:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006b08:	e00f      	b.n	8006b2a <HAL_RCCEx_PeriphCLKConfig+0xad6>

      case RCC_USART234578CLKSOURCE_PLL3: /* PLL3 is used as clock source for USART2/3/4/5/7/8 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006b0a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b0e:	3328      	adds	r3, #40	@ 0x28
 8006b10:	2101      	movs	r1, #1
 8006b12:	4618      	mov	r0, r3
 8006b14:	f001 f818 	bl	8007b48 <RCCEx_PLL3_Config>
 8006b18:	4603      	mov	r3, r0
 8006b1a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;
 8006b1e:	e004      	b.n	8006b2a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        /* LSE,  oscillator is used as source of USART2/3/4/5/7/8 clock */
        /* USART2/3/4/5/7/8 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006b20:	2301      	movs	r3, #1
 8006b22:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006b26:	e000      	b.n	8006b2a <HAL_RCCEx_PeriphCLKConfig+0xad6>
        break;
 8006b28:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006b2a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b2e:	2b00      	cmp	r3, #0
 8006b30:	d10a      	bne.n	8006b48 <HAL_RCCEx_PeriphCLKConfig+0xaf4>
    {
      /* Set the source of USART2/3/4/5/7/8 clock */
      __HAL_RCC_USART234578_CONFIG(PeriphClkInit->Usart234578ClockSelection);
 8006b32:	4b96      	ldr	r3, [pc, #600]	@ (8006d8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006b34:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006b36:	f023 0107 	bic.w	r1, r3, #7
 8006b3a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b3e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006b40:	4a92      	ldr	r2, [pc, #584]	@ (8006d8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006b42:	430b      	orrs	r3, r1
 8006b44:	6553      	str	r3, [r2, #84]	@ 0x54
 8006b46:	e003      	b.n	8006b50 <HAL_RCCEx_PeriphCLKConfig+0xafc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006b48:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006b4c:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*-------------------------- LPUART1 Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006b50:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b58:	f002 0304 	and.w	r3, r2, #4
 8006b5c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006b60:	2300      	movs	r3, #0
 8006b62:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006b66:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8006b6a:	460b      	mov	r3, r1
 8006b6c:	4313      	orrs	r3, r2
 8006b6e:	d044      	beq.n	8006bfa <HAL_RCCEx_PeriphCLKConfig+0xba6>
  {
    switch (PeriphClkInit->Lpuart1ClockSelection)
 8006b70:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006b74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006b78:	2b05      	cmp	r3, #5
 8006b7a:	d825      	bhi.n	8006bc8 <HAL_RCCEx_PeriphCLKConfig+0xb74>
 8006b7c:	a201      	add	r2, pc, #4	@ (adr r2, 8006b84 <HAL_RCCEx_PeriphCLKConfig+0xb30>)
 8006b7e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006b82:	bf00      	nop
 8006b84:	08006bd1 	.word	0x08006bd1
 8006b88:	08006b9d 	.word	0x08006b9d
 8006b8c:	08006bb3 	.word	0x08006bb3
 8006b90:	08006bd1 	.word	0x08006bd1
 8006b94:	08006bd1 	.word	0x08006bd1
 8006b98:	08006bd1 	.word	0x08006bd1
      case RCC_LPUART1CLKSOURCE_PCLK4: /* SRD/D3 PCLK1 (PCLK4) as clock source for LPUART1 */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPUART1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPUART1 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8006b9c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ba0:	3308      	adds	r3, #8
 8006ba2:	2101      	movs	r1, #1
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	f000 ff1d 	bl	80079e4 <RCCEx_PLL2_Config>
 8006baa:	4603      	mov	r3, r0
 8006bac:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006bb0:	e00f      	b.n	8006bd2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>

      case RCC_LPUART1CLKSOURCE_PLL3: /* PLL3 is used as clock source for LPUART1 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 8006bb2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bb6:	3328      	adds	r3, #40	@ 0x28
 8006bb8:	2101      	movs	r1, #1
 8006bba:	4618      	mov	r0, r3
 8006bbc:	f000 ffc4 	bl	8007b48 <RCCEx_PLL3_Config>
 8006bc0:	4603      	mov	r3, r0
 8006bc2:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        /* LPUART1 clock source configuration done later after clock selection check */
        break;
 8006bc6:	e004      	b.n	8006bd2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        /* LSE,  oscillator is used as source of LPUART1 clock */
        /* LPUART1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006bc8:	2301      	movs	r3, #1
 8006bca:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006bce:	e000      	b.n	8006bd2 <HAL_RCCEx_PeriphCLKConfig+0xb7e>
        break;
 8006bd0:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006bd2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d10b      	bne.n	8006bf2 <HAL_RCCEx_PeriphCLKConfig+0xb9e>
    {
      /* Set the source of LPUART1 clock */
      __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006bda:	4b6c      	ldr	r3, [pc, #432]	@ (8006d8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006bdc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bde:	f023 0107 	bic.w	r1, r3, #7
 8006be2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006be6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8006bea:	4a68      	ldr	r2, [pc, #416]	@ (8006d8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006bec:	430b      	orrs	r3, r1
 8006bee:	6593      	str	r3, [r2, #88]	@ 0x58
 8006bf0:	e003      	b.n	8006bfa <HAL_RCCEx_PeriphCLKConfig+0xba6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006bf2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006bf6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM1 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006bfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006bfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c02:	f002 0320 	and.w	r3, r2, #32
 8006c06:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8006c0a:	2300      	movs	r3, #0
 8006c0c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006c10:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006c14:	460b      	mov	r3, r1
 8006c16:	4313      	orrs	r3, r2
 8006c18:	d055      	beq.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
  {
    switch (PeriphClkInit->Lptim1ClockSelection)
 8006c1a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006c22:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006c26:	d033      	beq.n	8006c90 <HAL_RCCEx_PeriphCLKConfig+0xc3c>
 8006c28:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006c2c:	d82c      	bhi.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006c2e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c32:	d02f      	beq.n	8006c94 <HAL_RCCEx_PeriphCLKConfig+0xc40>
 8006c34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006c38:	d826      	bhi.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006c3a:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006c3e:	d02b      	beq.n	8006c98 <HAL_RCCEx_PeriphCLKConfig+0xc44>
 8006c40:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8006c44:	d820      	bhi.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006c46:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c4a:	d012      	beq.n	8006c72 <HAL_RCCEx_PeriphCLKConfig+0xc1e>
 8006c4c:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8006c50:	d81a      	bhi.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0xc34>
 8006c52:	2b00      	cmp	r3, #0
 8006c54:	d022      	beq.n	8006c9c <HAL_RCCEx_PeriphCLKConfig+0xc48>
 8006c56:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006c5a:	d115      	bne.n	8006c88 <HAL_RCCEx_PeriphCLKConfig+0xc34>
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM1CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM1*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006c5c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c60:	3308      	adds	r3, #8
 8006c62:	2100      	movs	r1, #0
 8006c64:	4618      	mov	r0, r3
 8006c66:	f000 febd 	bl	80079e4 <RCCEx_PLL2_Config>
 8006c6a:	4603      	mov	r3, r0
 8006c6c:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006c70:	e015      	b.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0xc4a>

      case RCC_LPTIM1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM1*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006c72:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006c76:	3328      	adds	r3, #40	@ 0x28
 8006c78:	2102      	movs	r1, #2
 8006c7a:	4618      	mov	r0, r3
 8006c7c:	f000 ff64 	bl	8007b48 <RCCEx_PLL3_Config>
 8006c80:	4603      	mov	r3, r0
 8006c82:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM1 clock source configuration done later after clock selection check */
        break;
 8006c86:	e00a      	b.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM1 clock */
        /* LPTIM1 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006c88:	2301      	movs	r3, #1
 8006c8a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006c8e:	e006      	b.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006c90:	bf00      	nop
 8006c92:	e004      	b.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006c94:	bf00      	nop
 8006c96:	e002      	b.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006c98:	bf00      	nop
 8006c9a:	e000      	b.n	8006c9e <HAL_RCCEx_PeriphCLKConfig+0xc4a>
        break;
 8006c9c:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006c9e:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006ca2:	2b00      	cmp	r3, #0
 8006ca4:	d10b      	bne.n	8006cbe <HAL_RCCEx_PeriphCLKConfig+0xc6a>
    {
      /* Set the source of LPTIM1 clock*/
      __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006ca6:	4b39      	ldr	r3, [pc, #228]	@ (8006d8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006ca8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006caa:	f023 41e0 	bic.w	r1, r3, #1879048192	@ 0x70000000
 8006cae:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cb2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006cb6:	4a35      	ldr	r2, [pc, #212]	@ (8006d8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006cb8:	430b      	orrs	r3, r1
 8006cba:	6553      	str	r3, [r2, #84]	@ 0x54
 8006cbc:	e003      	b.n	8006cc6 <HAL_RCCEx_PeriphCLKConfig+0xc72>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006cbe:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006cc2:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == RCC_PERIPHCLK_LPTIM2)
 8006cc6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cca:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006cce:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8006cd2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006cd6:	2300      	movs	r3, #0
 8006cd8:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8006cdc:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8006ce0:	460b      	mov	r3, r1
 8006ce2:	4313      	orrs	r3, r2
 8006ce4:	d058      	beq.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0xd44>
  {
    switch (PeriphClkInit->Lptim2ClockSelection)
 8006ce6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006cea:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006cee:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006cf2:	d033      	beq.n	8006d5c <HAL_RCCEx_PeriphCLKConfig+0xd08>
 8006cf4:	f5b3 5fa0 	cmp.w	r3, #5120	@ 0x1400
 8006cf8:	d82c      	bhi.n	8006d54 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006cfa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006cfe:	d02f      	beq.n	8006d60 <HAL_RCCEx_PeriphCLKConfig+0xd0c>
 8006d00:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006d04:	d826      	bhi.n	8006d54 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006d06:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006d0a:	d02b      	beq.n	8006d64 <HAL_RCCEx_PeriphCLKConfig+0xd10>
 8006d0c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8006d10:	d820      	bhi.n	8006d54 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006d12:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006d16:	d012      	beq.n	8006d3e <HAL_RCCEx_PeriphCLKConfig+0xcea>
 8006d18:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006d1c:	d81a      	bhi.n	8006d54 <HAL_RCCEx_PeriphCLKConfig+0xd00>
 8006d1e:	2b00      	cmp	r3, #0
 8006d20:	d022      	beq.n	8006d68 <HAL_RCCEx_PeriphCLKConfig+0xd14>
 8006d22:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006d26:	d115      	bne.n	8006d54 <HAL_RCCEx_PeriphCLKConfig+0xd00>
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM2CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM2*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006d28:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d2c:	3308      	adds	r3, #8
 8006d2e:	2100      	movs	r1, #0
 8006d30:	4618      	mov	r0, r3
 8006d32:	f000 fe57 	bl	80079e4 <RCCEx_PLL2_Config>
 8006d36:	4603      	mov	r3, r0
 8006d38:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006d3c:	e015      	b.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0xd16>

      case RCC_LPTIM2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM2*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006d3e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d42:	3328      	adds	r3, #40	@ 0x28
 8006d44:	2102      	movs	r1, #2
 8006d46:	4618      	mov	r0, r3
 8006d48:	f000 fefe 	bl	8007b48 <RCCEx_PLL3_Config>
 8006d4c:	4603      	mov	r3, r0
 8006d4e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM2 clock source configuration done later after clock selection check */
        break;
 8006d52:	e00a      	b.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM2 clock */
        /* LPTIM2 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006d54:	2301      	movs	r3, #1
 8006d56:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006d5a:	e006      	b.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006d5c:	bf00      	nop
 8006d5e:	e004      	b.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006d60:	bf00      	nop
 8006d62:	e002      	b.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006d64:	bf00      	nop
 8006d66:	e000      	b.n	8006d6a <HAL_RCCEx_PeriphCLKConfig+0xd16>
        break;
 8006d68:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006d6a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d6e:	2b00      	cmp	r3, #0
 8006d70:	d10e      	bne.n	8006d90 <HAL_RCCEx_PeriphCLKConfig+0xd3c>
    {
      /* Set the source of LPTIM2 clock*/
      __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006d72:	4b06      	ldr	r3, [pc, #24]	@ (8006d8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006d74:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d76:	f423 51e0 	bic.w	r1, r3, #7168	@ 0x1c00
 8006d7a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d7e:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8006d82:	4a02      	ldr	r2, [pc, #8]	@ (8006d8c <HAL_RCCEx_PeriphCLKConfig+0xd38>)
 8006d84:	430b      	orrs	r3, r1
 8006d86:	6593      	str	r3, [r2, #88]	@ 0x58
 8006d88:	e006      	b.n	8006d98 <HAL_RCCEx_PeriphCLKConfig+0xd44>
 8006d8a:	bf00      	nop
 8006d8c:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006d90:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006d94:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*---------------------------- LPTIM345 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM345) == RCC_PERIPHCLK_LPTIM345)
 8006d98:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006d9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006da0:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8006da4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006da8:	2300      	movs	r3, #0
 8006daa:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006dae:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8006db2:	460b      	mov	r3, r1
 8006db4:	4313      	orrs	r3, r2
 8006db6:	d055      	beq.n	8006e64 <HAL_RCCEx_PeriphCLKConfig+0xe10>
  {
    switch (PeriphClkInit->Lptim345ClockSelection)
 8006db8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dbc:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006dc0:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006dc4:	d033      	beq.n	8006e2e <HAL_RCCEx_PeriphCLKConfig+0xdda>
 8006dc6:	f5b3 4f20 	cmp.w	r3, #40960	@ 0xa000
 8006dca:	d82c      	bhi.n	8006e26 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006dcc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006dd0:	d02f      	beq.n	8006e32 <HAL_RCCEx_PeriphCLKConfig+0xdde>
 8006dd2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006dd6:	d826      	bhi.n	8006e26 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006dd8:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006ddc:	d02b      	beq.n	8006e36 <HAL_RCCEx_PeriphCLKConfig+0xde2>
 8006dde:	f5b3 4fc0 	cmp.w	r3, #24576	@ 0x6000
 8006de2:	d820      	bhi.n	8006e26 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006de4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006de8:	d012      	beq.n	8006e10 <HAL_RCCEx_PeriphCLKConfig+0xdbc>
 8006dea:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006dee:	d81a      	bhi.n	8006e26 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
 8006df0:	2b00      	cmp	r3, #0
 8006df2:	d022      	beq.n	8006e3a <HAL_RCCEx_PeriphCLKConfig+0xde6>
 8006df4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006df8:	d115      	bne.n	8006e26 <HAL_RCCEx_PeriphCLKConfig+0xdd2>
      case RCC_LPTIM345CLKSOURCE_PCLK4:      /* SRD/D3 PCLK1 (PCLK4) as clock source for LPTIM3/4/5 */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      case RCC_LPTIM345CLKSOURCE_PLL2: /* PLL2 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006dfa:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006dfe:	3308      	adds	r3, #8
 8006e00:	2100      	movs	r1, #0
 8006e02:	4618      	mov	r0, r3
 8006e04:	f000 fdee 	bl	80079e4 <RCCEx_PLL2_Config>
 8006e08:	4603      	mov	r3, r0
 8006e0a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006e0e:	e015      	b.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0xde8>

      case RCC_LPTIM345CLKSOURCE_PLL3:  /* PLL3 is used as clock source for LPTIM3/4/5 */
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006e10:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e14:	3328      	adds	r3, #40	@ 0x28
 8006e16:	2102      	movs	r1, #2
 8006e18:	4618      	mov	r0, r3
 8006e1a:	f000 fe95 	bl	8007b48 <RCCEx_PLL3_Config>
 8006e1e:	4603      	mov	r3, r0
 8006e20:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;
 8006e24:	e00a      	b.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        /* HSI, HSE, or CSI oscillator is used as source of LPTIM3/4/5 clock */
        /* LPTIM3/4/5 clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006e26:	2301      	movs	r3, #1
 8006e28:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006e2c:	e006      	b.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006e2e:	bf00      	nop
 8006e30:	e004      	b.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006e32:	bf00      	nop
 8006e34:	e002      	b.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006e36:	bf00      	nop
 8006e38:	e000      	b.n	8006e3c <HAL_RCCEx_PeriphCLKConfig+0xde8>
        break;
 8006e3a:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006e3c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d10b      	bne.n	8006e5c <HAL_RCCEx_PeriphCLKConfig+0xe08>
    {
      /* Set the source of LPTIM3/4/5 clock */
      __HAL_RCC_LPTIM345_CONFIG(PeriphClkInit->Lptim345ClockSelection);
 8006e44:	4ba1      	ldr	r3, [pc, #644]	@ (80070cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006e46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e48:	f423 4160 	bic.w	r1, r3, #57344	@ 0xe000
 8006e4c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e50:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8006e54:	4a9d      	ldr	r2, [pc, #628]	@ (80070cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006e56:	430b      	orrs	r3, r1
 8006e58:	6593      	str	r3, [r2, #88]	@ 0x58
 8006e5a:	e003      	b.n	8006e64 <HAL_RCCEx_PeriphCLKConfig+0xe10>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006e5c:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006e60:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126

    __HAL_RCC_I2C1235_CONFIG(PeriphClkInit->I2c1235ClockSelection);

  }
#else
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C123) == RCC_PERIPHCLK_I2C123)
 8006e64:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006e6c:	f002 0308 	and.w	r3, r2, #8
 8006e70:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006e74:	2300      	movs	r3, #0
 8006e76:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006e7a:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8006e7e:	460b      	mov	r3, r1
 8006e80:	4313      	orrs	r3, r2
 8006e82:	d01e      	beq.n	8006ec2 <HAL_RCCEx_PeriphCLKConfig+0xe6e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C123CLKSOURCE(PeriphClkInit->I2c123ClockSelection));

    if ((PeriphClkInit->I2c123ClockSelection) == RCC_I2C123CLKSOURCE_PLL3)
 8006e84:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e88:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006e8c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006e90:	d10c      	bne.n	8006eac <HAL_RCCEx_PeriphCLKConfig+0xe58>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006e92:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006e96:	3328      	adds	r3, #40	@ 0x28
 8006e98:	2102      	movs	r1, #2
 8006e9a:	4618      	mov	r0, r3
 8006e9c:	f000 fe54 	bl	8007b48 <RCCEx_PLL3_Config>
 8006ea0:	4603      	mov	r3, r0
 8006ea2:	2b00      	cmp	r3, #0
 8006ea4:	d002      	beq.n	8006eac <HAL_RCCEx_PeriphCLKConfig+0xe58>
      {
        status = HAL_ERROR;
 8006ea6:	2301      	movs	r3, #1
 8006ea8:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C123_CONFIG(PeriphClkInit->I2c123ClockSelection);
 8006eac:	4b87      	ldr	r3, [pc, #540]	@ (80070cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006eae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006eb0:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006eb4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006eb8:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8006ebc:	4a83      	ldr	r2, [pc, #524]	@ (80070cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006ebe:	430b      	orrs	r3, r1
 8006ec0:	6553      	str	r3, [r2, #84]	@ 0x54

  }
#endif /* I2C5 */

  /*------------------------------ I2C4 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8006ec2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ec6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006eca:	f002 0310 	and.w	r3, r2, #16
 8006ece:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006ed2:	2300      	movs	r3, #0
 8006ed4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8006ed8:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8006edc:	460b      	mov	r3, r1
 8006ede:	4313      	orrs	r3, r2
 8006ee0:	d01e      	beq.n	8006f20 <HAL_RCCEx_PeriphCLKConfig+0xecc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    if ((PeriphClkInit->I2c4ClockSelection) == RCC_I2C4CLKSOURCE_PLL3)
 8006ee2:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ee6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006eea:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8006eee:	d10c      	bne.n	8006f0a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
    {
      if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 8006ef0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006ef4:	3328      	adds	r3, #40	@ 0x28
 8006ef6:	2102      	movs	r1, #2
 8006ef8:	4618      	mov	r0, r3
 8006efa:	f000 fe25 	bl	8007b48 <RCCEx_PLL3_Config>
 8006efe:	4603      	mov	r3, r0
 8006f00:	2b00      	cmp	r3, #0
 8006f02:	d002      	beq.n	8006f0a <HAL_RCCEx_PeriphCLKConfig+0xeb6>
      {
        status = HAL_ERROR;
 8006f04:	2301      	movs	r3, #1
 8006f06:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
      }
    }

    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8006f0a:	4b70      	ldr	r3, [pc, #448]	@ (80070cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006f0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006f0e:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8006f12:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f16:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8006f1a:	4a6c      	ldr	r2, [pc, #432]	@ (80070cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006f1c:	430b      	orrs	r3, r1
 8006f1e:	6593      	str	r3, [r2, #88]	@ 0x58

  }

  /*---------------------------- ADC configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8006f20:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f24:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006f28:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 8006f2c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006f30:	2300      	movs	r3, #0
 8006f32:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006f36:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 8006f3a:	460b      	mov	r3, r1
 8006f3c:	4313      	orrs	r3, r2
 8006f3e:	d03e      	beq.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0xf6a>
  {
    switch (PeriphClkInit->AdcClockSelection)
 8006f40:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f44:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006f48:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006f4c:	d022      	beq.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0xf40>
 8006f4e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006f52:	d81b      	bhi.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0xf38>
 8006f54:	2b00      	cmp	r3, #0
 8006f56:	d003      	beq.n	8006f60 <HAL_RCCEx_PeriphCLKConfig+0xf0c>
 8006f58:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006f5c:	d00b      	beq.n	8006f76 <HAL_RCCEx_PeriphCLKConfig+0xf22>
 8006f5e:	e015      	b.n	8006f8c <HAL_RCCEx_PeriphCLKConfig+0xf38>
    {

      case RCC_ADCCLKSOURCE_PLL2: /* PLL2 is used as clock source for ADC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 8006f60:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f64:	3308      	adds	r3, #8
 8006f66:	2100      	movs	r1, #0
 8006f68:	4618      	mov	r0, r3
 8006f6a:	f000 fd3b 	bl	80079e4 <RCCEx_PLL2_Config>
 8006f6e:	4603      	mov	r3, r0
 8006f70:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006f74:	e00f      	b.n	8006f96 <HAL_RCCEx_PeriphCLKConfig+0xf42>

      case RCC_ADCCLKSOURCE_PLL3:  /* PLL3 is used as clock source for ADC*/
        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8006f76:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006f7a:	3328      	adds	r3, #40	@ 0x28
 8006f7c:	2102      	movs	r1, #2
 8006f7e:	4618      	mov	r0, r3
 8006f80:	f000 fde2 	bl	8007b48 <RCCEx_PLL3_Config>
 8006f84:	4603      	mov	r3, r0
 8006f86:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* ADC clock source configuration done later after clock selection check */
        break;
 8006f8a:	e004      	b.n	8006f96 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        /* HSI, HSE, or CSI oscillator is used as source of ADC clock */
        /* ADC clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8006f8c:	2301      	movs	r3, #1
 8006f8e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8006f92:	e000      	b.n	8006f96 <HAL_RCCEx_PeriphCLKConfig+0xf42>
        break;
 8006f94:	bf00      	nop
    }

    if (ret == HAL_OK)
 8006f96:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006f9a:	2b00      	cmp	r3, #0
 8006f9c:	d10b      	bne.n	8006fb6 <HAL_RCCEx_PeriphCLKConfig+0xf62>
    {
      /* Set the source of ADC clock*/
      __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8006f9e:	4b4b      	ldr	r3, [pc, #300]	@ (80070cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006fa0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006fa2:	f423 3140 	bic.w	r1, r3, #196608	@ 0x30000
 8006fa6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006faa:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8006fae:	4a47      	ldr	r2, [pc, #284]	@ (80070cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006fb0:	430b      	orrs	r3, r1
 8006fb2:	6593      	str	r3, [r2, #88]	@ 0x58
 8006fb4:	e003      	b.n	8006fbe <HAL_RCCEx_PeriphCLKConfig+0xf6a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006fb6:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8006fba:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

  /*------------------------------ USB Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8006fbe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fc6:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8006fca:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006fcc:	2300      	movs	r3, #0
 8006fce:	67fb      	str	r3, [r7, #124]	@ 0x7c
 8006fd0:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 8006fd4:	460b      	mov	r3, r1
 8006fd6:	4313      	orrs	r3, r2
 8006fd8:	d03b      	beq.n	8007052 <HAL_RCCEx_PeriphCLKConfig+0xffe>
  {

    switch (PeriphClkInit->UsbClockSelection)
 8006fda:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8006fde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fe2:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006fe6:	d01f      	beq.n	8007028 <HAL_RCCEx_PeriphCLKConfig+0xfd4>
 8006fe8:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006fec:	d818      	bhi.n	8007020 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
 8006fee:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006ff2:	d003      	beq.n	8006ffc <HAL_RCCEx_PeriphCLKConfig+0xfa8>
 8006ff4:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006ff8:	d007      	beq.n	800700a <HAL_RCCEx_PeriphCLKConfig+0xfb6>
 8006ffa:	e011      	b.n	8007020 <HAL_RCCEx_PeriphCLKConfig+0xfcc>
    {
      case RCC_USBCLKSOURCE_PLL:      /* PLL is used as clock source for USB*/
        /* Enable USB Clock output generated form System USB . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8006ffc:	4b33      	ldr	r3, [pc, #204]	@ (80070cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8006ffe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007000:	4a32      	ldr	r2, [pc, #200]	@ (80070cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007002:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8007006:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* USB clock source configuration done later after clock selection check */
        break;
 8007008:	e00f      	b.n	800702a <HAL_RCCEx_PeriphCLKConfig+0xfd6>

      case RCC_USBCLKSOURCE_PLL3: /* PLL3 is used as clock source for USB*/

        ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 800700a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800700e:	3328      	adds	r3, #40	@ 0x28
 8007010:	2101      	movs	r1, #1
 8007012:	4618      	mov	r0, r3
 8007014:	f000 fd98 	bl	8007b48 <RCCEx_PLL3_Config>
 8007018:	4603      	mov	r3, r0
 800701a:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* USB clock source configuration done later after clock selection check */
        break;
 800701e:	e004      	b.n	800702a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        /* HSI48 oscillator is used as source of USB clock */
        /* USB clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007020:	2301      	movs	r3, #1
 8007022:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007026:	e000      	b.n	800702a <HAL_RCCEx_PeriphCLKConfig+0xfd6>
        break;
 8007028:	bf00      	nop
    }

    if (ret == HAL_OK)
 800702a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800702e:	2b00      	cmp	r3, #0
 8007030:	d10b      	bne.n	800704a <HAL_RCCEx_PeriphCLKConfig+0xff6>
    {
      /* Set the source of USB clock*/
      __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007032:	4b26      	ldr	r3, [pc, #152]	@ (80070cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007034:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007036:	f423 1140 	bic.w	r1, r3, #3145728	@ 0x300000
 800703a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800703e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007042:	4a22      	ldr	r2, [pc, #136]	@ (80070cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007044:	430b      	orrs	r3, r1
 8007046:	6553      	str	r3, [r2, #84]	@ 0x54
 8007048:	e003      	b.n	8007052 <HAL_RCCEx_PeriphCLKConfig+0xffe>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800704a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800704e:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------------- SDMMC Configuration ------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == RCC_PERIPHCLK_SDMMC)
 8007052:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800705a:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 800705e:	673b      	str	r3, [r7, #112]	@ 0x70
 8007060:	2300      	movs	r3, #0
 8007062:	677b      	str	r3, [r7, #116]	@ 0x74
 8007064:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 8007068:	460b      	mov	r3, r1
 800706a:	4313      	orrs	r3, r2
 800706c:	d034      	beq.n	80070d8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMC(PeriphClkInit->SdmmcClockSelection));

    switch (PeriphClkInit->SdmmcClockSelection)
 800706e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007072:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007074:	2b00      	cmp	r3, #0
 8007076:	d003      	beq.n	8007080 <HAL_RCCEx_PeriphCLKConfig+0x102c>
 8007078:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800707c:	d007      	beq.n	800708e <HAL_RCCEx_PeriphCLKConfig+0x103a>
 800707e:	e011      	b.n	80070a4 <HAL_RCCEx_PeriphCLKConfig+0x1050>
    {
      case RCC_SDMMCCLKSOURCE_PLL:      /* PLL is used as clock source for SDMMC*/
        /* Enable SDMMC Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007080:	4b12      	ldr	r3, [pc, #72]	@ (80070cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007082:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007084:	4a11      	ldr	r2, [pc, #68]	@ (80070cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 8007086:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800708a:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 800708c:	e00e      	b.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0x1058>

      case RCC_SDMMCCLKSOURCE_PLL2: /* PLL2 is used as clock source for SDMMC*/

        ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 800708e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007092:	3308      	adds	r3, #8
 8007094:	2102      	movs	r1, #2
 8007096:	4618      	mov	r0, r3
 8007098:	f000 fca4 	bl	80079e4 <RCCEx_PLL2_Config>
 800709c:	4603      	mov	r3, r0
 800709e:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127

        /* SDMMC clock source configuration done later after clock selection check */
        break;
 80070a2:	e003      	b.n	80070ac <HAL_RCCEx_PeriphCLKConfig+0x1058>

      default:
        ret = HAL_ERROR;
 80070a4:	2301      	movs	r3, #1
 80070a6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 80070aa:	bf00      	nop
    }

    if (ret == HAL_OK)
 80070ac:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d10d      	bne.n	80070d0 <HAL_RCCEx_PeriphCLKConfig+0x107c>
    {
      /* Set the source of SDMMC clock*/
      __HAL_RCC_SDMMC_CONFIG(PeriphClkInit->SdmmcClockSelection);
 80070b4:	4b05      	ldr	r3, [pc, #20]	@ (80070cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80070b6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80070b8:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80070bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070c0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80070c2:	4a02      	ldr	r2, [pc, #8]	@ (80070cc <HAL_RCCEx_PeriphCLKConfig+0x1078>)
 80070c4:	430b      	orrs	r3, r1
 80070c6:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80070c8:	e006      	b.n	80070d8 <HAL_RCCEx_PeriphCLKConfig+0x1084>
 80070ca:	bf00      	nop
 80070cc:	58024400 	.word	0x58024400
    }
    else
    {
      /* set overall return value */
      status = ret;
 80070d0:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80070d4:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }

#if defined(LTDC)
  /*-------------------------------------- LTDC Configuration -----------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LTDC) == RCC_PERIPHCLK_LTDC)
 80070d8:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070e0:	f002 5300 	and.w	r3, r2, #536870912	@ 0x20000000
 80070e4:	66bb      	str	r3, [r7, #104]	@ 0x68
 80070e6:	2300      	movs	r3, #0
 80070e8:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80070ea:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 80070ee:	460b      	mov	r3, r1
 80070f0:	4313      	orrs	r3, r2
 80070f2:	d00c      	beq.n	800710e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
  {
    if (RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE) != HAL_OK)
 80070f4:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80070f8:	3328      	adds	r3, #40	@ 0x28
 80070fa:	2102      	movs	r1, #2
 80070fc:	4618      	mov	r0, r3
 80070fe:	f000 fd23 	bl	8007b48 <RCCEx_PLL3_Config>
 8007102:	4603      	mov	r3, r0
 8007104:	2b00      	cmp	r3, #0
 8007106:	d002      	beq.n	800710e <HAL_RCCEx_PeriphCLKConfig+0x10ba>
    {
      status = HAL_ERROR;
 8007108:	2301      	movs	r3, #1
 800710a:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
#endif /* LTDC */

  /*------------------------------ RNG Configuration -------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 800710e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007116:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800711a:	663b      	str	r3, [r7, #96]	@ 0x60
 800711c:	2300      	movs	r3, #0
 800711e:	667b      	str	r3, [r7, #100]	@ 0x64
 8007120:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 8007124:	460b      	mov	r3, r1
 8007126:	4313      	orrs	r3, r2
 8007128:	d038      	beq.n	800719c <HAL_RCCEx_PeriphCLKConfig+0x1148>
  {

    switch (PeriphClkInit->RngClockSelection)
 800712a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800712e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007132:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8007136:	d018      	beq.n	800716a <HAL_RCCEx_PeriphCLKConfig+0x1116>
 8007138:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800713c:	d811      	bhi.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800713e:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007142:	d014      	beq.n	800716e <HAL_RCCEx_PeriphCLKConfig+0x111a>
 8007144:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007148:	d80b      	bhi.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x110e>
 800714a:	2b00      	cmp	r3, #0
 800714c:	d011      	beq.n	8007172 <HAL_RCCEx_PeriphCLKConfig+0x111e>
 800714e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8007152:	d106      	bne.n	8007162 <HAL_RCCEx_PeriphCLKConfig+0x110e>
    {
      case RCC_RNGCLKSOURCE_PLL:     /* PLL is used as clock source for RNG*/
        /* Enable RNG Clock output generated form System RNG . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8007154:	4bc3      	ldr	r3, [pc, #780]	@ (8007464 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007156:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007158:	4ac2      	ldr	r2, [pc, #776]	@ (8007464 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800715a:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800715e:	62d3      	str	r3, [r2, #44]	@ 0x2c

        /* RNG clock source configuration done later after clock selection check */
        break;
 8007160:	e008      	b.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8007162:	2301      	movs	r3, #1
 8007164:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
        break;
 8007168:	e004      	b.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800716a:	bf00      	nop
 800716c:	e002      	b.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 800716e:	bf00      	nop
 8007170:	e000      	b.n	8007174 <HAL_RCCEx_PeriphCLKConfig+0x1120>
        break;
 8007172:	bf00      	nop
    }

    if (ret == HAL_OK)
 8007174:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007178:	2b00      	cmp	r3, #0
 800717a:	d10b      	bne.n	8007194 <HAL_RCCEx_PeriphCLKConfig+0x1140>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800717c:	4bb9      	ldr	r3, [pc, #740]	@ (8007464 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800717e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007180:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8007184:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007188:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800718c:	4ab5      	ldr	r2, [pc, #724]	@ (8007464 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800718e:	430b      	orrs	r3, r1
 8007190:	6553      	str	r3, [r2, #84]	@ 0x54
 8007192:	e003      	b.n	800719c <HAL_RCCEx_PeriphCLKConfig+0x1148>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007194:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007198:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }

  }

  /*------------------------------ SWPMI1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SWPMI1) == RCC_PERIPHCLK_SWPMI1)
 800719c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071a4:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 80071a8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80071aa:	2300      	movs	r3, #0
 80071ac:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80071ae:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 80071b2:	460b      	mov	r3, r1
 80071b4:	4313      	orrs	r3, r2
 80071b6:	d009      	beq.n	80071cc <HAL_RCCEx_PeriphCLKConfig+0x1178>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SWPMI1CLKSOURCE(PeriphClkInit->Swpmi1ClockSelection));

    /* Configure the SWPMI1 interface clock source */
    __HAL_RCC_SWPMI1_CONFIG(PeriphClkInit->Swpmi1ClockSelection);
 80071b8:	4baa      	ldr	r3, [pc, #680]	@ (8007464 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80071ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80071bc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 80071c0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071c4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80071c6:	4aa7      	ldr	r2, [pc, #668]	@ (8007464 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80071c8:	430b      	orrs	r3, r1
 80071ca:	6513      	str	r3, [r2, #80]	@ 0x50
  }
#if defined(HRTIM1)
  /*------------------------------ HRTIM1 clock Configuration ----------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_HRTIM1) == RCC_PERIPHCLK_HRTIM1)
 80071cc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80071d4:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80071d8:	653b      	str	r3, [r7, #80]	@ 0x50
 80071da:	2300      	movs	r3, #0
 80071dc:	657b      	str	r3, [r7, #84]	@ 0x54
 80071de:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 80071e2:	460b      	mov	r3, r1
 80071e4:	4313      	orrs	r3, r2
 80071e6:	d00a      	beq.n	80071fe <HAL_RCCEx_PeriphCLKConfig+0x11aa>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HRTIM1CLKSOURCE(PeriphClkInit->Hrtim1ClockSelection));

    /* Configure the HRTIM1 clock source */
    __HAL_RCC_HRTIM1_CONFIG(PeriphClkInit->Hrtim1ClockSelection);
 80071e8:	4b9e      	ldr	r3, [pc, #632]	@ (8007464 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80071ea:	691b      	ldr	r3, [r3, #16]
 80071ec:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 80071f0:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80071f4:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80071f8:	4a9a      	ldr	r2, [pc, #616]	@ (8007464 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80071fa:	430b      	orrs	r3, r1
 80071fc:	6113      	str	r3, [r2, #16]
  }
#endif  /*HRTIM1*/
  /*------------------------------ DFSDM1 Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80071fe:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007206:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 800720a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800720c:	2300      	movs	r3, #0
 800720e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007210:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 8007214:	460b      	mov	r3, r1
 8007216:	4313      	orrs	r3, r2
 8007218:	d009      	beq.n	800722e <HAL_RCCEx_PeriphCLKConfig+0x11da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 800721a:	4b92      	ldr	r3, [pc, #584]	@ (8007464 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800721c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800721e:	f023 7180 	bic.w	r1, r3, #16777216	@ 0x1000000
 8007222:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007226:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007228:	4a8e      	ldr	r2, [pc, #568]	@ (8007464 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800722a:	430b      	orrs	r3, r1
 800722c:	6513      	str	r3, [r2, #80]	@ 0x50
    __HAL_RCC_DFSDM2_CONFIG(PeriphClkInit->Dfsdm2ClockSelection);
  }
#endif  /* DFSDM2 */

  /*------------------------------------ TIM configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_TIM) == RCC_PERIPHCLK_TIM)
 800722e:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007232:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007236:	f002 4380 	and.w	r3, r2, #1073741824	@ 0x40000000
 800723a:	643b      	str	r3, [r7, #64]	@ 0x40
 800723c:	2300      	movs	r3, #0
 800723e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007240:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8007244:	460b      	mov	r3, r1
 8007246:	4313      	orrs	r3, r2
 8007248:	d00e      	beq.n	8007268 <HAL_RCCEx_PeriphCLKConfig+0x1214>
  {
    /* Check the parameters */
    assert_param(IS_RCC_TIMPRES(PeriphClkInit->TIMPresSelection));

    /* Configure Timer Prescaler */
    __HAL_RCC_TIMCLKPRESCALER(PeriphClkInit->TIMPresSelection);
 800724a:	4b86      	ldr	r3, [pc, #536]	@ (8007464 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 800724c:	691b      	ldr	r3, [r3, #16]
 800724e:	4a85      	ldr	r2, [pc, #532]	@ (8007464 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007250:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8007254:	6113      	str	r3, [r2, #16]
 8007256:	4b83      	ldr	r3, [pc, #524]	@ (8007464 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007258:	6919      	ldr	r1, [r3, #16]
 800725a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800725e:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 8007262:	4a80      	ldr	r2, [pc, #512]	@ (8007464 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007264:	430b      	orrs	r3, r1
 8007266:	6113      	str	r3, [r2, #16]
  }

  /*------------------------------------ CKPER configuration --------------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CKPER) == RCC_PERIPHCLK_CKPER)
 8007268:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800726c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007270:	f002 4300 	and.w	r3, r2, #2147483648	@ 0x80000000
 8007274:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007276:	2300      	movs	r3, #0
 8007278:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800727a:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 800727e:	460b      	mov	r3, r1
 8007280:	4313      	orrs	r3, r2
 8007282:	d009      	beq.n	8007298 <HAL_RCCEx_PeriphCLKConfig+0x1244>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CLKPSOURCE(PeriphClkInit->CkperClockSelection));

    /* Configure the CKPER clock source */
    __HAL_RCC_CLKP_CONFIG(PeriphClkInit->CkperClockSelection);
 8007284:	4b77      	ldr	r3, [pc, #476]	@ (8007464 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007286:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007288:	f023 5140 	bic.w	r1, r3, #805306368	@ 0x30000000
 800728c:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 8007290:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007292:	4a74      	ldr	r2, [pc, #464]	@ (8007464 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 8007294:	430b      	orrs	r3, r1
 8007296:	64d3      	str	r3, [r2, #76]	@ 0x4c
  }

  /*------------------------------ CEC Configuration ------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_CEC) == RCC_PERIPHCLK_CEC)
 8007298:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800729c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a0:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 80072a4:	633b      	str	r3, [r7, #48]	@ 0x30
 80072a6:	2300      	movs	r3, #0
 80072a8:	637b      	str	r3, [r7, #52]	@ 0x34
 80072aa:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 80072ae:	460b      	mov	r3, r1
 80072b0:	4313      	orrs	r3, r2
 80072b2:	d00a      	beq.n	80072ca <HAL_RCCEx_PeriphCLKConfig+0x1276>
  {
    /* Check the parameters */
    assert_param(IS_RCC_CECCLKSOURCE(PeriphClkInit->CecClockSelection));

    /* Configure the CEC interface clock source */
    __HAL_RCC_CEC_CONFIG(PeriphClkInit->CecClockSelection);
 80072b4:	4b6b      	ldr	r3, [pc, #428]	@ (8007464 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80072b6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80072b8:	f423 0140 	bic.w	r1, r3, #12582912	@ 0xc00000
 80072bc:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072c0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80072c4:	4a67      	ldr	r2, [pc, #412]	@ (8007464 <HAL_RCCEx_PeriphCLKConfig+0x1410>)
 80072c6:	430b      	orrs	r3, r1
 80072c8:	6553      	str	r3, [r2, #84]	@ 0x54
  }

  /*---------------------------- PLL2 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVP) == RCC_PERIPHCLK_PLL2_DIVP)
 80072ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072d2:	2100      	movs	r1, #0
 80072d4:	62b9      	str	r1, [r7, #40]	@ 0x28
 80072d6:	f003 0301 	and.w	r3, r3, #1
 80072da:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80072dc:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 80072e0:	460b      	mov	r3, r1
 80072e2:	4313      	orrs	r3, r2
 80072e4:	d011      	beq.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_P_UPDATE);
 80072e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80072ea:	3308      	adds	r3, #8
 80072ec:	2100      	movs	r1, #0
 80072ee:	4618      	mov	r0, r3
 80072f0:	f000 fb78 	bl	80079e4 <RCCEx_PLL2_Config>
 80072f4:	4603      	mov	r3, r0
 80072f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80072fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80072fe:	2b00      	cmp	r3, #0
 8007300:	d003      	beq.n	800730a <HAL_RCCEx_PeriphCLKConfig+0x12b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007302:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007306:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVQ) == RCC_PERIPHCLK_PLL2_DIVQ)
 800730a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800730e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007312:	2100      	movs	r1, #0
 8007314:	6239      	str	r1, [r7, #32]
 8007316:	f003 0302 	and.w	r3, r3, #2
 800731a:	627b      	str	r3, [r7, #36]	@ 0x24
 800731c:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8007320:	460b      	mov	r3, r1
 8007322:	4313      	orrs	r3, r2
 8007324:	d011      	beq.n	800734a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_Q_UPDATE);
 8007326:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800732a:	3308      	adds	r3, #8
 800732c:	2101      	movs	r1, #1
 800732e:	4618      	mov	r0, r3
 8007330:	f000 fb58 	bl	80079e4 <RCCEx_PLL2_Config>
 8007334:	4603      	mov	r3, r0
 8007336:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800733a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800733e:	2b00      	cmp	r3, #0
 8007340:	d003      	beq.n	800734a <HAL_RCCEx_PeriphCLKConfig+0x12f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007342:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007346:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL2_DIVR) == RCC_PERIPHCLK_PLL2_DIVR)
 800734a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800734e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007352:	2100      	movs	r1, #0
 8007354:	61b9      	str	r1, [r7, #24]
 8007356:	f003 0304 	and.w	r3, r3, #4
 800735a:	61fb      	str	r3, [r7, #28]
 800735c:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 8007360:	460b      	mov	r3, r1
 8007362:	4313      	orrs	r3, r2
 8007364:	d011      	beq.n	800738a <HAL_RCCEx_PeriphCLKConfig+0x1336>
  {
    ret = RCCEx_PLL2_Config(&(PeriphClkInit->PLL2), DIVIDER_R_UPDATE);
 8007366:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800736a:	3308      	adds	r3, #8
 800736c:	2102      	movs	r1, #2
 800736e:	4618      	mov	r0, r3
 8007370:	f000 fb38 	bl	80079e4 <RCCEx_PLL2_Config>
 8007374:	4603      	mov	r3, r0
 8007376:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800737a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800737e:	2b00      	cmp	r3, #0
 8007380:	d003      	beq.n	800738a <HAL_RCCEx_PeriphCLKConfig+0x1336>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007382:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007386:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  

  /*---------------------------- PLL3 configuration -------------------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVP) == RCC_PERIPHCLK_PLL3_DIVP)
 800738a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800738e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007392:	2100      	movs	r1, #0
 8007394:	6139      	str	r1, [r7, #16]
 8007396:	f003 0308 	and.w	r3, r3, #8
 800739a:	617b      	str	r3, [r7, #20]
 800739c:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80073a0:	460b      	mov	r3, r1
 80073a2:	4313      	orrs	r3, r2
 80073a4:	d011      	beq.n	80073ca <HAL_RCCEx_PeriphCLKConfig+0x1376>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_P_UPDATE);
 80073a6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073aa:	3328      	adds	r3, #40	@ 0x28
 80073ac:	2100      	movs	r1, #0
 80073ae:	4618      	mov	r0, r3
 80073b0:	f000 fbca 	bl	8007b48 <RCCEx_PLL3_Config>
 80073b4:	4603      	mov	r3, r0
 80073b6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
  
    if (ret == HAL_OK)
 80073ba:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073be:	2b00      	cmp	r3, #0
 80073c0:	d003      	beq.n	80073ca <HAL_RCCEx_PeriphCLKConfig+0x1376>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 80073c2:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073c6:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVQ) == RCC_PERIPHCLK_PLL3_DIVQ)
 80073ca:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073d2:	2100      	movs	r1, #0
 80073d4:	60b9      	str	r1, [r7, #8]
 80073d6:	f003 0310 	and.w	r3, r3, #16
 80073da:	60fb      	str	r3, [r7, #12]
 80073dc:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 80073e0:	460b      	mov	r3, r1
 80073e2:	4313      	orrs	r3, r2
 80073e4:	d011      	beq.n	800740a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_Q_UPDATE);
 80073e6:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 80073ea:	3328      	adds	r3, #40	@ 0x28
 80073ec:	2101      	movs	r1, #1
 80073ee:	4618      	mov	r0, r3
 80073f0:	f000 fbaa 	bl	8007b48 <RCCEx_PLL3_Config>
 80073f4:	4603      	mov	r3, r0
 80073f6:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 80073fa:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 80073fe:	2b00      	cmp	r3, #0
 8007400:	d003      	beq.n	800740a <HAL_RCCEx_PeriphCLKConfig+0x13b6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007402:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007406:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    }
  }
  
  
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_PLL3_DIVR) == RCC_PERIPHCLK_PLL3_DIVR)
 800740a:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800740e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007412:	2100      	movs	r1, #0
 8007414:	6039      	str	r1, [r7, #0]
 8007416:	f003 0320 	and.w	r3, r3, #32
 800741a:	607b      	str	r3, [r7, #4]
 800741c:	e9d7 1200 	ldrd	r1, r2, [r7]
 8007420:	460b      	mov	r3, r1
 8007422:	4313      	orrs	r3, r2
 8007424:	d011      	beq.n	800744a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
  {
    ret = RCCEx_PLL3_Config(&(PeriphClkInit->PLL3), DIVIDER_R_UPDATE);
 8007426:	f8d7 3114 	ldr.w	r3, [r7, #276]	@ 0x114
 800742a:	3328      	adds	r3, #40	@ 0x28
 800742c:	2102      	movs	r1, #2
 800742e:	4618      	mov	r0, r3
 8007430:	f000 fb8a 	bl	8007b48 <RCCEx_PLL3_Config>
 8007434:	4603      	mov	r3, r0
 8007436:	f887 3127 	strb.w	r3, [r7, #295]	@ 0x127
    
    if (ret == HAL_OK)
 800743a:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 800743e:	2b00      	cmp	r3, #0
 8007440:	d003      	beq.n	800744a <HAL_RCCEx_PeriphCLKConfig+0x13f6>
      /*Nothing to do*/
    }
    else
    {
      /* set overall return value */
      status = ret;
 8007442:	f897 3127 	ldrb.w	r3, [r7, #295]	@ 0x127
 8007446:	f887 3126 	strb.w	r3, [r7, #294]	@ 0x126
    } 
  }

  if (status == HAL_OK)
 800744a:	f897 3126 	ldrb.w	r3, [r7, #294]	@ 0x126
 800744e:	2b00      	cmp	r3, #0
 8007450:	d101      	bne.n	8007456 <HAL_RCCEx_PeriphCLKConfig+0x1402>
  {
    return HAL_OK;
 8007452:	2300      	movs	r3, #0
 8007454:	e000      	b.n	8007458 <HAL_RCCEx_PeriphCLKConfig+0x1404>
  }
  return HAL_ERROR;
 8007456:	2301      	movs	r3, #1
}
 8007458:	4618      	mov	r0, r3
 800745a:	f507 7794 	add.w	r7, r7, #296	@ 0x128
 800745e:	46bd      	mov	sp, r7
 8007460:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007464:	58024400 	.word	0x58024400

08007468 <HAL_RCCEx_GetD3PCLK1Freq>:
  * @note   Each time D3PCLK1 changes, this function must be called to update the
  *         right D3PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval D3PCLK1 frequency
  */
uint32_t HAL_RCCEx_GetD3PCLK1Freq(void)
{
 8007468:	b580      	push	{r7, lr}
 800746a:	af00      	add	r7, sp, #0
#if defined(RCC_D3CFGR_D3PPRE)
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->D3CFGR & RCC_D3CFGR_D3PPRE) >> RCC_D3CFGR_D3PPRE_Pos] & 0x1FU));
 800746c:	f7fe fd96 	bl	8005f9c <HAL_RCC_GetHCLKFreq>
 8007470:	4602      	mov	r2, r0
 8007472:	4b06      	ldr	r3, [pc, #24]	@ (800748c <HAL_RCCEx_GetD3PCLK1Freq+0x24>)
 8007474:	6a1b      	ldr	r3, [r3, #32]
 8007476:	091b      	lsrs	r3, r3, #4
 8007478:	f003 0307 	and.w	r3, r3, #7
 800747c:	4904      	ldr	r1, [pc, #16]	@ (8007490 <HAL_RCCEx_GetD3PCLK1Freq+0x28>)
 800747e:	5ccb      	ldrb	r3, [r1, r3]
 8007480:	f003 031f 	and.w	r3, r3, #31
 8007484:	fa22 f303 	lsr.w	r3, r2, r3
#else
  /* Get HCLK source and Compute D3PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (D1CorePrescTable[(RCC->SRDCFGR & RCC_SRDCFGR_SRDPPRE) >> RCC_SRDCFGR_SRDPPRE_Pos] & 0x1FU));
#endif
}
 8007488:	4618      	mov	r0, r3
 800748a:	bd80      	pop	{r7, pc}
 800748c:	58024400 	.word	0x58024400
 8007490:	08009d4c 	.word	0x08009d4c

08007494 <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8007494:	b480      	push	{r7}
 8007496:	b089      	sub	sp, #36	@ 0x24
 8007498:	af00      	add	r7, sp, #0
 800749a:	6078      	str	r0, [r7, #4]
  float_t fracn2, pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 800749c:	4ba1      	ldr	r3, [pc, #644]	@ (8007724 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800749e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074a0:	f003 0303 	and.w	r3, r3, #3
 80074a4:	61bb      	str	r3, [r7, #24]
  pll2m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM2) >> 12);
 80074a6:	4b9f      	ldr	r3, [pc, #636]	@ (8007724 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80074a8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074aa:	0b1b      	lsrs	r3, r3, #12
 80074ac:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80074b0:	617b      	str	r3, [r7, #20]
  pll2fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL2FRACEN) >> RCC_PLLCFGR_PLL2FRACEN_Pos;
 80074b2:	4b9c      	ldr	r3, [pc, #624]	@ (8007724 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80074b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80074b6:	091b      	lsrs	r3, r3, #4
 80074b8:	f003 0301 	and.w	r3, r3, #1
 80074bc:	613b      	str	r3, [r7, #16]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_FRACN2) >> 3));
 80074be:	4b99      	ldr	r3, [pc, #612]	@ (8007724 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80074c0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80074c2:	08db      	lsrs	r3, r3, #3
 80074c4:	f3c3 030c 	ubfx	r3, r3, #0, #13
 80074c8:	693a      	ldr	r2, [r7, #16]
 80074ca:	fb02 f303 	mul.w	r3, r2, r3
 80074ce:	ee07 3a90 	vmov	s15, r3
 80074d2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80074d6:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll2m != 0U)
 80074da:	697b      	ldr	r3, [r7, #20]
 80074dc:	2b00      	cmp	r3, #0
 80074de:	f000 8111 	beq.w	8007704 <HAL_RCCEx_GetPLL2ClockFreq+0x270>
  {
    switch (pllsource)
 80074e2:	69bb      	ldr	r3, [r7, #24]
 80074e4:	2b02      	cmp	r3, #2
 80074e6:	f000 8083 	beq.w	80075f0 <HAL_RCCEx_GetPLL2ClockFreq+0x15c>
 80074ea:	69bb      	ldr	r3, [r7, #24]
 80074ec:	2b02      	cmp	r3, #2
 80074ee:	f200 80a1 	bhi.w	8007634 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
 80074f2:	69bb      	ldr	r3, [r7, #24]
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d003      	beq.n	8007500 <HAL_RCCEx_GetPLL2ClockFreq+0x6c>
 80074f8:	69bb      	ldr	r3, [r7, #24]
 80074fa:	2b01      	cmp	r3, #1
 80074fc:	d056      	beq.n	80075ac <HAL_RCCEx_GetPLL2ClockFreq+0x118>
 80074fe:	e099      	b.n	8007634 <HAL_RCCEx_GetPLL2ClockFreq+0x1a0>
    {

      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8007500:	4b88      	ldr	r3, [pc, #544]	@ (8007724 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007502:	681b      	ldr	r3, [r3, #0]
 8007504:	f003 0320 	and.w	r3, r3, #32
 8007508:	2b00      	cmp	r3, #0
 800750a:	d02d      	beq.n	8007568 <HAL_RCCEx_GetPLL2ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 800750c:	4b85      	ldr	r3, [pc, #532]	@ (8007724 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800750e:	681b      	ldr	r3, [r3, #0]
 8007510:	08db      	lsrs	r3, r3, #3
 8007512:	f003 0303 	and.w	r3, r3, #3
 8007516:	4a84      	ldr	r2, [pc, #528]	@ (8007728 <HAL_RCCEx_GetPLL2ClockFreq+0x294>)
 8007518:	fa22 f303 	lsr.w	r3, r2, r3
 800751c:	60bb      	str	r3, [r7, #8]
          pll2vco = ((float_t)hsivalue / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 800751e:	68bb      	ldr	r3, [r7, #8]
 8007520:	ee07 3a90 	vmov	s15, r3
 8007524:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007528:	697b      	ldr	r3, [r7, #20]
 800752a:	ee07 3a90 	vmov	s15, r3
 800752e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007532:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007536:	4b7b      	ldr	r3, [pc, #492]	@ (8007724 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007538:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800753a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800753e:	ee07 3a90 	vmov	s15, r3
 8007542:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007546:	ed97 6a03 	vldr	s12, [r7, #12]
 800754a:	eddf 5a78 	vldr	s11, [pc, #480]	@ 800772c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800754e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007552:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007556:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800755a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800755e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007562:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
        }
        break;
 8007566:	e087      	b.n	8007678 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>
          pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007568:	697b      	ldr	r3, [r7, #20]
 800756a:	ee07 3a90 	vmov	s15, r3
 800756e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007572:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 8007730 <HAL_RCCEx_GetPLL2ClockFreq+0x29c>
 8007576:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 800757a:	4b6a      	ldr	r3, [pc, #424]	@ (8007724 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800757c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800757e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007582:	ee07 3a90 	vmov	s15, r3
 8007586:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800758a:	ed97 6a03 	vldr	s12, [r7, #12]
 800758e:	eddf 5a67 	vldr	s11, [pc, #412]	@ 800772c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 8007592:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007596:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800759a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800759e:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80075a2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075a6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80075aa:	e065      	b.n	8007678 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80075ac:	697b      	ldr	r3, [r7, #20]
 80075ae:	ee07 3a90 	vmov	s15, r3
 80075b2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075b6:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8007734 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 80075ba:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80075be:	4b59      	ldr	r3, [pc, #356]	@ (8007724 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80075c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80075c2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80075c6:	ee07 3a90 	vmov	s15, r3
 80075ca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80075ce:	ed97 6a03 	vldr	s12, [r7, #12]
 80075d2:	eddf 5a56 	vldr	s11, [pc, #344]	@ 800772c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 80075d6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80075da:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075de:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80075e2:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80075e6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80075ea:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80075ee:	e043      	b.n	8007678 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 80075f0:	697b      	ldr	r3, [r7, #20]
 80075f2:	ee07 3a90 	vmov	s15, r3
 80075f6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80075fa:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 8007738 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>
 80075fe:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007602:	4b48      	ldr	r3, [pc, #288]	@ (8007724 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007604:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007606:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800760a:	ee07 3a90 	vmov	s15, r3
 800760e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007612:	ed97 6a03 	vldr	s12, [r7, #12]
 8007616:	eddf 5a45 	vldr	s11, [pc, #276]	@ 800772c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800761a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800761e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007622:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007626:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800762a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800762e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007632:	e021      	b.n	8007678 <HAL_RCCEx_GetPLL2ClockFreq+0x1e4>

      default:
        pll2vco = ((float_t)CSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_N2) + (fracn2 / (float_t)0x2000) + (float_t)1);
 8007634:	697b      	ldr	r3, [r7, #20]
 8007636:	ee07 3a90 	vmov	s15, r3
 800763a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800763e:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 8007734 <HAL_RCCEx_GetPLL2ClockFreq+0x2a0>
 8007642:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007646:	4b37      	ldr	r3, [pc, #220]	@ (8007724 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 8007648:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800764a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800764e:	ee07 3a90 	vmov	s15, r3
 8007652:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007656:	ed97 6a03 	vldr	s12, [r7, #12]
 800765a:	eddf 5a34 	vldr	s11, [pc, #208]	@ 800772c <HAL_RCCEx_GetPLL2ClockFreq+0x298>
 800765e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007662:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007666:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800766a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800766e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007672:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007676:	bf00      	nop
    }
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_P2) >> 9)  + (float_t)1)) ;
 8007678:	4b2a      	ldr	r3, [pc, #168]	@ (8007724 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 800767a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800767c:	0a5b      	lsrs	r3, r3, #9
 800767e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007682:	ee07 3a90 	vmov	s15, r3
 8007686:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800768a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800768e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007692:	edd7 6a07 	vldr	s13, [r7, #28]
 8007696:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800769a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800769e:	ee17 2a90 	vmov	r2, s15
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_Q2) >> 16) + (float_t)1)) ;
 80076a6:	4b1f      	ldr	r3, [pc, #124]	@ (8007724 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80076a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076aa:	0c1b      	lsrs	r3, r3, #16
 80076ac:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076b0:	ee07 3a90 	vmov	s15, r3
 80076b4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076b8:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80076bc:	ee37 7a87 	vadd.f32	s14, s15, s14
 80076c0:	edd7 6a07 	vldr	s13, [r7, #28]
 80076c4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80076c8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80076cc:	ee17 2a90 	vmov	r2, s15
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & RCC_PLL2DIVR_R2) >> 24) + (float_t)1)) ;
 80076d4:	4b13      	ldr	r3, [pc, #76]	@ (8007724 <HAL_RCCEx_GetPLL2ClockFreq+0x290>)
 80076d6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80076d8:	0e1b      	lsrs	r3, r3, #24
 80076da:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80076de:	ee07 3a90 	vmov	s15, r3
 80076e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80076e6:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80076ea:	ee37 7a87 	vadd.f32	s14, s15, s14
 80076ee:	edd7 6a07 	vldr	s13, [r7, #28]
 80076f2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80076f6:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80076fa:	ee17 2a90 	vmov	r2, s15
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	609a      	str	r2, [r3, #8]
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8007702:	e008      	b.n	8007716 <HAL_RCCEx_GetPLL2ClockFreq+0x282>
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8007704:	687b      	ldr	r3, [r7, #4]
 8007706:	2200      	movs	r2, #0
 8007708:	601a      	str	r2, [r3, #0]
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2200      	movs	r2, #0
 800770e:	605a      	str	r2, [r3, #4]
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8007710:	687b      	ldr	r3, [r7, #4]
 8007712:	2200      	movs	r2, #0
 8007714:	609a      	str	r2, [r3, #8]
}
 8007716:	bf00      	nop
 8007718:	3724      	adds	r7, #36	@ 0x24
 800771a:	46bd      	mov	sp, r7
 800771c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007720:	4770      	bx	lr
 8007722:	bf00      	nop
 8007724:	58024400 	.word	0x58024400
 8007728:	03d09000 	.word	0x03d09000
 800772c:	46000000 	.word	0x46000000
 8007730:	4c742400 	.word	0x4c742400
 8007734:	4a742400 	.word	0x4a742400
 8007738:	4bbebc20 	.word	0x4bbebc20

0800773c <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 800773c:	b480      	push	{r7}
 800773e:	b089      	sub	sp, #36	@ 0x24
 8007740:	af00      	add	r7, sp, #0
 8007742:	6078      	str	r0, [r7, #4]
  float_t fracn3, pll3vco;

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
     PLL3xCLK = PLL3_VCO / PLLxR
  */
  pllsource = (RCC->PLLCKSELR & RCC_PLLCKSELR_PLLSRC);
 8007744:	4ba1      	ldr	r3, [pc, #644]	@ (80079cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007746:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007748:	f003 0303 	and.w	r3, r3, #3
 800774c:	61bb      	str	r3, [r7, #24]
  pll3m = ((RCC->PLLCKSELR & RCC_PLLCKSELR_DIVM3) >> 20)  ;
 800774e:	4b9f      	ldr	r3, [pc, #636]	@ (80079cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007750:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007752:	0d1b      	lsrs	r3, r3, #20
 8007754:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8007758:	617b      	str	r3, [r7, #20]
  pll3fracen = (RCC->PLLCFGR & RCC_PLLCFGR_PLL3FRACEN) >> RCC_PLLCFGR_PLL3FRACEN_Pos;
 800775a:	4b9c      	ldr	r3, [pc, #624]	@ (80079cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800775c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800775e:	0a1b      	lsrs	r3, r3, #8
 8007760:	f003 0301 	and.w	r3, r3, #1
 8007764:	613b      	str	r3, [r7, #16]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_FRACN3) >> 3));
 8007766:	4b99      	ldr	r3, [pc, #612]	@ (80079cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007768:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800776a:	08db      	lsrs	r3, r3, #3
 800776c:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8007770:	693a      	ldr	r2, [r7, #16]
 8007772:	fb02 f303 	mul.w	r3, r2, r3
 8007776:	ee07 3a90 	vmov	s15, r3
 800777a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800777e:	edc7 7a03 	vstr	s15, [r7, #12]

  if (pll3m != 0U)
 8007782:	697b      	ldr	r3, [r7, #20]
 8007784:	2b00      	cmp	r3, #0
 8007786:	f000 8111 	beq.w	80079ac <HAL_RCCEx_GetPLL3ClockFreq+0x270>
  {
    switch (pllsource)
 800778a:	69bb      	ldr	r3, [r7, #24]
 800778c:	2b02      	cmp	r3, #2
 800778e:	f000 8083 	beq.w	8007898 <HAL_RCCEx_GetPLL3ClockFreq+0x15c>
 8007792:	69bb      	ldr	r3, [r7, #24]
 8007794:	2b02      	cmp	r3, #2
 8007796:	f200 80a1 	bhi.w	80078dc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
 800779a:	69bb      	ldr	r3, [r7, #24]
 800779c:	2b00      	cmp	r3, #0
 800779e:	d003      	beq.n	80077a8 <HAL_RCCEx_GetPLL3ClockFreq+0x6c>
 80077a0:	69bb      	ldr	r3, [r7, #24]
 80077a2:	2b01      	cmp	r3, #1
 80077a4:	d056      	beq.n	8007854 <HAL_RCCEx_GetPLL3ClockFreq+0x118>
 80077a6:	e099      	b.n	80078dc <HAL_RCCEx_GetPLL3ClockFreq+0x1a0>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */

        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80077a8:	4b88      	ldr	r3, [pc, #544]	@ (80079cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	f003 0320 	and.w	r3, r3, #32
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d02d      	beq.n	8007810 <HAL_RCCEx_GetPLL3ClockFreq+0xd4>
        {
          hsivalue = (HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3));
 80077b4:	4b85      	ldr	r3, [pc, #532]	@ (80079cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80077b6:	681b      	ldr	r3, [r3, #0]
 80077b8:	08db      	lsrs	r3, r3, #3
 80077ba:	f003 0303 	and.w	r3, r3, #3
 80077be:	4a84      	ldr	r2, [pc, #528]	@ (80079d0 <HAL_RCCEx_GetPLL3ClockFreq+0x294>)
 80077c0:	fa22 f303 	lsr.w	r3, r2, r3
 80077c4:	60bb      	str	r3, [r7, #8]
          pll3vco = ((float_t)hsivalue / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80077c6:	68bb      	ldr	r3, [r7, #8]
 80077c8:	ee07 3a90 	vmov	s15, r3
 80077cc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80077d0:	697b      	ldr	r3, [r7, #20]
 80077d2:	ee07 3a90 	vmov	s15, r3
 80077d6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80077da:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80077de:	4b7b      	ldr	r3, [pc, #492]	@ (80079cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80077e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80077e2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80077e6:	ee07 3a90 	vmov	s15, r3
 80077ea:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80077ee:	ed97 6a03 	vldr	s12, [r7, #12]
 80077f2:	eddf 5a78 	vldr	s11, [pc, #480]	@ 80079d4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80077f6:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80077fa:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80077fe:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007802:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007806:	ee67 7a27 	vmul.f32	s15, s14, s15
 800780a:	edc7 7a07 	vstr	s15, [r7, #28]
        }
        else
        {
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
        }
        break;
 800780e:	e087      	b.n	8007920 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
          pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007810:	697b      	ldr	r3, [r7, #20]
 8007812:	ee07 3a90 	vmov	s15, r3
 8007816:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800781a:	eddf 6a6f 	vldr	s13, [pc, #444]	@ 80079d8 <HAL_RCCEx_GetPLL3ClockFreq+0x29c>
 800781e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007822:	4b6a      	ldr	r3, [pc, #424]	@ (80079cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007824:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007826:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800782a:	ee07 3a90 	vmov	s15, r3
 800782e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007832:	ed97 6a03 	vldr	s12, [r7, #12]
 8007836:	eddf 5a67 	vldr	s11, [pc, #412]	@ 80079d4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800783a:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800783e:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007842:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007846:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800784a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800784e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007852:	e065      	b.n	8007920 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>
      case RCC_PLLSOURCE_CSI:  /* CSI used as PLL clock source */
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007854:	697b      	ldr	r3, [r7, #20]
 8007856:	ee07 3a90 	vmov	s15, r3
 800785a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800785e:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 80079dc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 8007862:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8007866:	4b59      	ldr	r3, [pc, #356]	@ (80079cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007868:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800786a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800786e:	ee07 3a90 	vmov	s15, r3
 8007872:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8007876:	ed97 6a03 	vldr	s12, [r7, #12]
 800787a:	eddf 5a56 	vldr	s11, [pc, #344]	@ 80079d4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 800787e:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8007882:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007886:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800788a:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800788e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8007892:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8007896:	e043      	b.n	8007920 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 8007898:	697b      	ldr	r3, [r7, #20]
 800789a:	ee07 3a90 	vmov	s15, r3
 800789e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078a2:	eddf 6a4f 	vldr	s13, [pc, #316]	@ 80079e0 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>
 80078a6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078aa:	4b48      	ldr	r3, [pc, #288]	@ (80079cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80078ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078ae:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078b2:	ee07 3a90 	vmov	s15, r3
 80078b6:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078ba:	ed97 6a03 	vldr	s12, [r7, #12]
 80078be:	eddf 5a45 	vldr	s11, [pc, #276]	@ 80079d4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 80078c2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80078c6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80078ca:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80078ce:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80078d2:	ee67 7a27 	vmul.f32	s15, s14, s15
 80078d6:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 80078da:	e021      	b.n	8007920 <HAL_RCCEx_GetPLL3ClockFreq+0x1e4>

      default:
        pll3vco = ((float_t)CSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_N3) + (fracn3 / (float_t)0x2000) + (float_t)1);
 80078dc:	697b      	ldr	r3, [r7, #20]
 80078de:	ee07 3a90 	vmov	s15, r3
 80078e2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80078e6:	eddf 6a3d 	vldr	s13, [pc, #244]	@ 80079dc <HAL_RCCEx_GetPLL3ClockFreq+0x2a0>
 80078ea:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80078ee:	4b37      	ldr	r3, [pc, #220]	@ (80079cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 80078f0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80078f2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80078f6:	ee07 3a90 	vmov	s15, r3
 80078fa:	eef8 6a67 	vcvt.f32.u32	s13, s15
 80078fe:	ed97 6a03 	vldr	s12, [r7, #12]
 8007902:	eddf 5a34 	vldr	s11, [pc, #208]	@ 80079d4 <HAL_RCCEx_GetPLL3ClockFreq+0x298>
 8007906:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800790a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800790e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8007912:	ee77 7aa6 	vadd.f32	s15, s15, s13
 8007916:	ee67 7a27 	vmul.f32	s15, s14, s15
 800791a:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 800791e:	bf00      	nop
    }
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_P3) >> 9)  + (float_t)1)) ;
 8007920:	4b2a      	ldr	r3, [pc, #168]	@ (80079cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007922:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007924:	0a5b      	lsrs	r3, r3, #9
 8007926:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800792a:	ee07 3a90 	vmov	s15, r3
 800792e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007932:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007936:	ee37 7a87 	vadd.f32	s14, s15, s14
 800793a:	edd7 6a07 	vldr	s13, [r7, #28]
 800793e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007942:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007946:	ee17 2a90 	vmov	r2, s15
 800794a:	687b      	ldr	r3, [r7, #4]
 800794c:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_Q3) >> 16) + (float_t)1)) ;
 800794e:	4b1f      	ldr	r3, [pc, #124]	@ (80079cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 8007950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007952:	0c1b      	lsrs	r3, r3, #16
 8007954:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007958:	ee07 3a90 	vmov	s15, r3
 800795c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8007960:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007964:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007968:	edd7 6a07 	vldr	s13, [r7, #28]
 800796c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8007970:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8007974:	ee17 2a90 	vmov	r2, s15
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & RCC_PLL3DIVR_R3) >> 24) + (float_t)1)) ;
 800797c:	4b13      	ldr	r3, [pc, #76]	@ (80079cc <HAL_RCCEx_GetPLL3ClockFreq+0x290>)
 800797e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8007980:	0e1b      	lsrs	r3, r3, #24
 8007982:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8007986:	ee07 3a90 	vmov	s15, r3
 800798a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800798e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8007992:	ee37 7a87 	vadd.f32	s14, s15, s14
 8007996:	edd7 6a07 	vldr	s13, [r7, #28]
 800799a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800799e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80079a2:	ee17 2a90 	vmov	r2, s15
 80079a6:	687b      	ldr	r3, [r7, #4]
 80079a8:	609a      	str	r2, [r3, #8]
    PLL3_Clocks->PLL3_P_Frequency = 0U;
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 80079aa:	e008      	b.n	80079be <HAL_RCCEx_GetPLL3ClockFreq+0x282>
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2200      	movs	r2, #0
 80079b0:	601a      	str	r2, [r3, #0]
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	2200      	movs	r2, #0
 80079b6:	605a      	str	r2, [r3, #4]
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 80079b8:	687b      	ldr	r3, [r7, #4]
 80079ba:	2200      	movs	r2, #0
 80079bc:	609a      	str	r2, [r3, #8]
}
 80079be:	bf00      	nop
 80079c0:	3724      	adds	r7, #36	@ 0x24
 80079c2:	46bd      	mov	sp, r7
 80079c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c8:	4770      	bx	lr
 80079ca:	bf00      	nop
 80079cc:	58024400 	.word	0x58024400
 80079d0:	03d09000 	.word	0x03d09000
 80079d4:	46000000 	.word	0x46000000
 80079d8:	4c742400 	.word	0x4c742400
 80079dc:	4a742400 	.word	0x4a742400
 80079e0:	4bbebc20 	.word	0x4bbebc20

080079e4 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2, uint32_t Divider)
{
 80079e4:	b580      	push	{r7, lr}
 80079e6:	b084      	sub	sp, #16
 80079e8:	af00      	add	r7, sp, #0
 80079ea:	6078      	str	r0, [r7, #4]
 80079ec:	6039      	str	r1, [r7, #0]

  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 80079ee:	2300      	movs	r3, #0
 80079f0:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL2RGE_VALUE(pll2->PLL2RGE));
  assert_param(IS_RCC_PLL2VCO_VALUE(pll2->PLL2VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll2->PLL2FRACN));

  /* Check that PLL2 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 80079f2:	4b53      	ldr	r3, [pc, #332]	@ (8007b40 <RCCEx_PLL2_Config+0x15c>)
 80079f4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80079f6:	f003 0303 	and.w	r3, r3, #3
 80079fa:	2b03      	cmp	r3, #3
 80079fc:	d101      	bne.n	8007a02 <RCCEx_PLL2_Config+0x1e>
  {
    return HAL_ERROR;
 80079fe:	2301      	movs	r3, #1
 8007a00:	e099      	b.n	8007b36 <RCCEx_PLL2_Config+0x152>


  else
  {
    /* Disable  PLL2. */
    __HAL_RCC_PLL2_DISABLE();
 8007a02:	4b4f      	ldr	r3, [pc, #316]	@ (8007b40 <RCCEx_PLL2_Config+0x15c>)
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	4a4e      	ldr	r2, [pc, #312]	@ (8007b40 <RCCEx_PLL2_Config+0x15c>)
 8007a08:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 8007a0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007a0e:	f7fa f8ad 	bl	8001b6c <HAL_GetTick>
 8007a12:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL is disabled */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007a14:	e008      	b.n	8007a28 <RCCEx_PLL2_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007a16:	f7fa f8a9 	bl	8001b6c <HAL_GetTick>
 8007a1a:	4602      	mov	r2, r0
 8007a1c:	68bb      	ldr	r3, [r7, #8]
 8007a1e:	1ad3      	subs	r3, r2, r3
 8007a20:	2b02      	cmp	r3, #2
 8007a22:	d901      	bls.n	8007a28 <RCCEx_PLL2_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007a24:	2303      	movs	r3, #3
 8007a26:	e086      	b.n	8007b36 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8007a28:	4b45      	ldr	r3, [pc, #276]	@ (8007b40 <RCCEx_PLL2_Config+0x15c>)
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007a30:	2b00      	cmp	r3, #0
 8007a32:	d1f0      	bne.n	8007a16 <RCCEx_PLL2_Config+0x32>
      }
    }

    /* Configure PLL2 multiplication and division factors. */
    __HAL_RCC_PLL2_CONFIG(pll2->PLL2M,
 8007a34:	4b42      	ldr	r3, [pc, #264]	@ (8007b40 <RCCEx_PLL2_Config+0x15c>)
 8007a36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007a38:	f423 327c 	bic.w	r2, r3, #258048	@ 0x3f000
 8007a3c:	687b      	ldr	r3, [r7, #4]
 8007a3e:	681b      	ldr	r3, [r3, #0]
 8007a40:	031b      	lsls	r3, r3, #12
 8007a42:	493f      	ldr	r1, [pc, #252]	@ (8007b40 <RCCEx_PLL2_Config+0x15c>)
 8007a44:	4313      	orrs	r3, r2
 8007a46:	628b      	str	r3, [r1, #40]	@ 0x28
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	685b      	ldr	r3, [r3, #4]
 8007a4c:	3b01      	subs	r3, #1
 8007a4e:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007a52:	687b      	ldr	r3, [r7, #4]
 8007a54:	689b      	ldr	r3, [r3, #8]
 8007a56:	3b01      	subs	r3, #1
 8007a58:	025b      	lsls	r3, r3, #9
 8007a5a:	b29b      	uxth	r3, r3
 8007a5c:	431a      	orrs	r2, r3
 8007a5e:	687b      	ldr	r3, [r7, #4]
 8007a60:	68db      	ldr	r3, [r3, #12]
 8007a62:	3b01      	subs	r3, #1
 8007a64:	041b      	lsls	r3, r3, #16
 8007a66:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007a6a:	431a      	orrs	r2, r3
 8007a6c:	687b      	ldr	r3, [r7, #4]
 8007a6e:	691b      	ldr	r3, [r3, #16]
 8007a70:	3b01      	subs	r3, #1
 8007a72:	061b      	lsls	r3, r3, #24
 8007a74:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007a78:	4931      	ldr	r1, [pc, #196]	@ (8007b40 <RCCEx_PLL2_Config+0x15c>)
 8007a7a:	4313      	orrs	r3, r2
 8007a7c:	638b      	str	r3, [r1, #56]	@ 0x38
                          pll2->PLL2P,
                          pll2->PLL2Q,
                          pll2->PLL2R);

    /* Select PLL2 input reference frequency range: VCI */
    __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE) ;
 8007a7e:	4b30      	ldr	r3, [pc, #192]	@ (8007b40 <RCCEx_PLL2_Config+0x15c>)
 8007a80:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a82:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8007a86:	687b      	ldr	r3, [r7, #4]
 8007a88:	695b      	ldr	r3, [r3, #20]
 8007a8a:	492d      	ldr	r1, [pc, #180]	@ (8007b40 <RCCEx_PLL2_Config+0x15c>)
 8007a8c:	4313      	orrs	r3, r2
 8007a8e:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL2 output frequency range : VCO */
    __HAL_RCC_PLL2_VCORANGE(pll2->PLL2VCOSEL) ;
 8007a90:	4b2b      	ldr	r3, [pc, #172]	@ (8007b40 <RCCEx_PLL2_Config+0x15c>)
 8007a92:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007a94:	f023 0220 	bic.w	r2, r3, #32
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	699b      	ldr	r3, [r3, #24]
 8007a9c:	4928      	ldr	r1, [pc, #160]	@ (8007b40 <RCCEx_PLL2_Config+0x15c>)
 8007a9e:	4313      	orrs	r3, r2
 8007aa0:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_DISABLE();
 8007aa2:	4b27      	ldr	r3, [pc, #156]	@ (8007b40 <RCCEx_PLL2_Config+0x15c>)
 8007aa4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007aa6:	4a26      	ldr	r2, [pc, #152]	@ (8007b40 <RCCEx_PLL2_Config+0x15c>)
 8007aa8:	f023 0310 	bic.w	r3, r3, #16
 8007aac:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 8007aae:	4b24      	ldr	r3, [pc, #144]	@ (8007b40 <RCCEx_PLL2_Config+0x15c>)
 8007ab0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007ab2:	4b24      	ldr	r3, [pc, #144]	@ (8007b44 <RCCEx_PLL2_Config+0x160>)
 8007ab4:	4013      	ands	r3, r2
 8007ab6:	687a      	ldr	r2, [r7, #4]
 8007ab8:	69d2      	ldr	r2, [r2, #28]
 8007aba:	00d2      	lsls	r2, r2, #3
 8007abc:	4920      	ldr	r1, [pc, #128]	@ (8007b40 <RCCEx_PLL2_Config+0x15c>)
 8007abe:	4313      	orrs	r3, r2
 8007ac0:	63cb      	str	r3, [r1, #60]	@ 0x3c

    /* Enable PLL2FRACN . */
    __HAL_RCC_PLL2FRACN_ENABLE();
 8007ac2:	4b1f      	ldr	r3, [pc, #124]	@ (8007b40 <RCCEx_PLL2_Config+0x15c>)
 8007ac4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ac6:	4a1e      	ldr	r2, [pc, #120]	@ (8007b40 <RCCEx_PLL2_Config+0x15c>)
 8007ac8:	f043 0310 	orr.w	r3, r3, #16
 8007acc:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL2 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007ace:	683b      	ldr	r3, [r7, #0]
 8007ad0:	2b00      	cmp	r3, #0
 8007ad2:	d106      	bne.n	8007ae2 <RCCEx_PLL2_Config+0xfe>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVP);
 8007ad4:	4b1a      	ldr	r3, [pc, #104]	@ (8007b40 <RCCEx_PLL2_Config+0x15c>)
 8007ad6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007ad8:	4a19      	ldr	r2, [pc, #100]	@ (8007b40 <RCCEx_PLL2_Config+0x15c>)
 8007ada:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007ade:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007ae0:	e00f      	b.n	8007b02 <RCCEx_PLL2_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	2b01      	cmp	r3, #1
 8007ae6:	d106      	bne.n	8007af6 <RCCEx_PLL2_Config+0x112>
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVQ);
 8007ae8:	4b15      	ldr	r3, [pc, #84]	@ (8007b40 <RCCEx_PLL2_Config+0x15c>)
 8007aea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007aec:	4a14      	ldr	r2, [pc, #80]	@ (8007b40 <RCCEx_PLL2_Config+0x15c>)
 8007aee:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007af2:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007af4:	e005      	b.n	8007b02 <RCCEx_PLL2_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL2CLKOUT_ENABLE(RCC_PLL2_DIVR);
 8007af6:	4b12      	ldr	r3, [pc, #72]	@ (8007b40 <RCCEx_PLL2_Config+0x15c>)
 8007af8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007afa:	4a11      	ldr	r2, [pc, #68]	@ (8007b40 <RCCEx_PLL2_Config+0x15c>)
 8007afc:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007b00:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL2. */
    __HAL_RCC_PLL2_ENABLE();
 8007b02:	4b0f      	ldr	r3, [pc, #60]	@ (8007b40 <RCCEx_PLL2_Config+0x15c>)
 8007b04:	681b      	ldr	r3, [r3, #0]
 8007b06:	4a0e      	ldr	r2, [pc, #56]	@ (8007b40 <RCCEx_PLL2_Config+0x15c>)
 8007b08:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007b0c:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b0e:	f7fa f82d 	bl	8001b6c <HAL_GetTick>
 8007b12:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL2 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007b14:	e008      	b.n	8007b28 <RCCEx_PLL2_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8007b16:	f7fa f829 	bl	8001b6c <HAL_GetTick>
 8007b1a:	4602      	mov	r2, r0
 8007b1c:	68bb      	ldr	r3, [r7, #8]
 8007b1e:	1ad3      	subs	r3, r2, r3
 8007b20:	2b02      	cmp	r3, #2
 8007b22:	d901      	bls.n	8007b28 <RCCEx_PLL2_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007b24:	2303      	movs	r3, #3
 8007b26:	e006      	b.n	8007b36 <RCCEx_PLL2_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8007b28:	4b05      	ldr	r3, [pc, #20]	@ (8007b40 <RCCEx_PLL2_Config+0x15c>)
 8007b2a:	681b      	ldr	r3, [r3, #0]
 8007b2c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8007b30:	2b00      	cmp	r3, #0
 8007b32:	d0f0      	beq.n	8007b16 <RCCEx_PLL2_Config+0x132>
    }

  }


  return status;
 8007b34:	7bfb      	ldrb	r3, [r7, #15]
}
 8007b36:	4618      	mov	r0, r3
 8007b38:	3710      	adds	r7, #16
 8007b3a:	46bd      	mov	sp, r7
 8007b3c:	bd80      	pop	{r7, pc}
 8007b3e:	bf00      	nop
 8007b40:	58024400 	.word	0x58024400
 8007b44:	ffff0007 	.word	0xffff0007

08007b48 <RCCEx_PLL3_Config>:
  * @note   PLL3 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3, uint32_t Divider)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b084      	sub	sp, #16
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
 8007b50:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007b52:	2300      	movs	r3, #0
 8007b54:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLL3RGE_VALUE(pll3->PLL3RGE));
  assert_param(IS_RCC_PLL3VCO_VALUE(pll3->PLL3VCOSEL));
  assert_param(IS_RCC_PLLFRACN_VALUE(pll3->PLL3FRACN));

  /* Check that PLL3 OSC clock source is already set */
  if (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_NONE)
 8007b56:	4b53      	ldr	r3, [pc, #332]	@ (8007ca4 <RCCEx_PLL3_Config+0x15c>)
 8007b58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b5a:	f003 0303 	and.w	r3, r3, #3
 8007b5e:	2b03      	cmp	r3, #3
 8007b60:	d101      	bne.n	8007b66 <RCCEx_PLL3_Config+0x1e>
  {
    return HAL_ERROR;
 8007b62:	2301      	movs	r3, #1
 8007b64:	e099      	b.n	8007c9a <RCCEx_PLL3_Config+0x152>


  else
  {
    /* Disable  PLL3. */
    __HAL_RCC_PLL3_DISABLE();
 8007b66:	4b4f      	ldr	r3, [pc, #316]	@ (8007ca4 <RCCEx_PLL3_Config+0x15c>)
 8007b68:	681b      	ldr	r3, [r3, #0]
 8007b6a:	4a4e      	ldr	r2, [pc, #312]	@ (8007ca4 <RCCEx_PLL3_Config+0x15c>)
 8007b6c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007b70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007b72:	f7f9 fffb 	bl	8001b6c <HAL_GetTick>
 8007b76:	60b8      	str	r0, [r7, #8]
    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007b78:	e008      	b.n	8007b8c <RCCEx_PLL3_Config+0x44>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007b7a:	f7f9 fff7 	bl	8001b6c <HAL_GetTick>
 8007b7e:	4602      	mov	r2, r0
 8007b80:	68bb      	ldr	r3, [r7, #8]
 8007b82:	1ad3      	subs	r3, r2, r3
 8007b84:	2b02      	cmp	r3, #2
 8007b86:	d901      	bls.n	8007b8c <RCCEx_PLL3_Config+0x44>
      {
        return HAL_TIMEOUT;
 8007b88:	2303      	movs	r3, #3
 8007b8a:	e086      	b.n	8007c9a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8007b8c:	4b45      	ldr	r3, [pc, #276]	@ (8007ca4 <RCCEx_PLL3_Config+0x15c>)
 8007b8e:	681b      	ldr	r3, [r3, #0]
 8007b90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007b94:	2b00      	cmp	r3, #0
 8007b96:	d1f0      	bne.n	8007b7a <RCCEx_PLL3_Config+0x32>
      }
    }

    /* Configure the PLL3  multiplication and division factors. */
    __HAL_RCC_PLL3_CONFIG(pll3->PLL3M,
 8007b98:	4b42      	ldr	r3, [pc, #264]	@ (8007ca4 <RCCEx_PLL3_Config+0x15c>)
 8007b9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b9c:	f023 727c 	bic.w	r2, r3, #66060288	@ 0x3f00000
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	051b      	lsls	r3, r3, #20
 8007ba6:	493f      	ldr	r1, [pc, #252]	@ (8007ca4 <RCCEx_PLL3_Config+0x15c>)
 8007ba8:	4313      	orrs	r3, r2
 8007baa:	628b      	str	r3, [r1, #40]	@ 0x28
 8007bac:	687b      	ldr	r3, [r7, #4]
 8007bae:	685b      	ldr	r3, [r3, #4]
 8007bb0:	3b01      	subs	r3, #1
 8007bb2:	f3c3 0208 	ubfx	r2, r3, #0, #9
 8007bb6:	687b      	ldr	r3, [r7, #4]
 8007bb8:	689b      	ldr	r3, [r3, #8]
 8007bba:	3b01      	subs	r3, #1
 8007bbc:	025b      	lsls	r3, r3, #9
 8007bbe:	b29b      	uxth	r3, r3
 8007bc0:	431a      	orrs	r2, r3
 8007bc2:	687b      	ldr	r3, [r7, #4]
 8007bc4:	68db      	ldr	r3, [r3, #12]
 8007bc6:	3b01      	subs	r3, #1
 8007bc8:	041b      	lsls	r3, r3, #16
 8007bca:	f403 03fe 	and.w	r3, r3, #8323072	@ 0x7f0000
 8007bce:	431a      	orrs	r2, r3
 8007bd0:	687b      	ldr	r3, [r7, #4]
 8007bd2:	691b      	ldr	r3, [r3, #16]
 8007bd4:	3b01      	subs	r3, #1
 8007bd6:	061b      	lsls	r3, r3, #24
 8007bd8:	f003 43fe 	and.w	r3, r3, #2130706432	@ 0x7f000000
 8007bdc:	4931      	ldr	r1, [pc, #196]	@ (8007ca4 <RCCEx_PLL3_Config+0x15c>)
 8007bde:	4313      	orrs	r3, r2
 8007be0:	640b      	str	r3, [r1, #64]	@ 0x40
                          pll3->PLL3P,
                          pll3->PLL3Q,
                          pll3->PLL3R);

    /* Select PLL3 input reference frequency range: VCI */
    __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE) ;
 8007be2:	4b30      	ldr	r3, [pc, #192]	@ (8007ca4 <RCCEx_PLL3_Config+0x15c>)
 8007be4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007be6:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	695b      	ldr	r3, [r3, #20]
 8007bee:	492d      	ldr	r1, [pc, #180]	@ (8007ca4 <RCCEx_PLL3_Config+0x15c>)
 8007bf0:	4313      	orrs	r3, r2
 8007bf2:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Select PLL3 output frequency range : VCO */
    __HAL_RCC_PLL3_VCORANGE(pll3->PLL3VCOSEL) ;
 8007bf4:	4b2b      	ldr	r3, [pc, #172]	@ (8007ca4 <RCCEx_PLL3_Config+0x15c>)
 8007bf6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bf8:	f423 7200 	bic.w	r2, r3, #512	@ 0x200
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	699b      	ldr	r3, [r3, #24]
 8007c00:	4928      	ldr	r1, [pc, #160]	@ (8007ca4 <RCCEx_PLL3_Config+0x15c>)
 8007c02:	4313      	orrs	r3, r2
 8007c04:	62cb      	str	r3, [r1, #44]	@ 0x2c

    /* Disable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_DISABLE();
 8007c06:	4b27      	ldr	r3, [pc, #156]	@ (8007ca4 <RCCEx_PLL3_Config+0x15c>)
 8007c08:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c0a:	4a26      	ldr	r2, [pc, #152]	@ (8007ca4 <RCCEx_PLL3_Config+0x15c>)
 8007c0c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007c10:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
    __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 8007c12:	4b24      	ldr	r3, [pc, #144]	@ (8007ca4 <RCCEx_PLL3_Config+0x15c>)
 8007c14:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007c16:	4b24      	ldr	r3, [pc, #144]	@ (8007ca8 <RCCEx_PLL3_Config+0x160>)
 8007c18:	4013      	ands	r3, r2
 8007c1a:	687a      	ldr	r2, [r7, #4]
 8007c1c:	69d2      	ldr	r2, [r2, #28]
 8007c1e:	00d2      	lsls	r2, r2, #3
 8007c20:	4920      	ldr	r1, [pc, #128]	@ (8007ca4 <RCCEx_PLL3_Config+0x15c>)
 8007c22:	4313      	orrs	r3, r2
 8007c24:	644b      	str	r3, [r1, #68]	@ 0x44

    /* Enable PLL3FRACN . */
    __HAL_RCC_PLL3FRACN_ENABLE();
 8007c26:	4b1f      	ldr	r3, [pc, #124]	@ (8007ca4 <RCCEx_PLL3_Config+0x15c>)
 8007c28:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c2a:	4a1e      	ldr	r2, [pc, #120]	@ (8007ca4 <RCCEx_PLL3_Config+0x15c>)
 8007c2c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8007c30:	62d3      	str	r3, [r2, #44]	@ 0x2c

    /* Enable the PLL3 clock output */
    if (Divider == DIVIDER_P_UPDATE)
 8007c32:	683b      	ldr	r3, [r7, #0]
 8007c34:	2b00      	cmp	r3, #0
 8007c36:	d106      	bne.n	8007c46 <RCCEx_PLL3_Config+0xfe>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVP);
 8007c38:	4b1a      	ldr	r3, [pc, #104]	@ (8007ca4 <RCCEx_PLL3_Config+0x15c>)
 8007c3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c3c:	4a19      	ldr	r2, [pc, #100]	@ (8007ca4 <RCCEx_PLL3_Config+0x15c>)
 8007c3e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8007c42:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007c44:	e00f      	b.n	8007c66 <RCCEx_PLL3_Config+0x11e>
    }
    else if (Divider == DIVIDER_Q_UPDATE)
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	2b01      	cmp	r3, #1
 8007c4a:	d106      	bne.n	8007c5a <RCCEx_PLL3_Config+0x112>
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVQ);
 8007c4c:	4b15      	ldr	r3, [pc, #84]	@ (8007ca4 <RCCEx_PLL3_Config+0x15c>)
 8007c4e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c50:	4a14      	ldr	r2, [pc, #80]	@ (8007ca4 <RCCEx_PLL3_Config+0x15c>)
 8007c52:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8007c56:	62d3      	str	r3, [r2, #44]	@ 0x2c
 8007c58:	e005      	b.n	8007c66 <RCCEx_PLL3_Config+0x11e>
    }
    else
    {
      __HAL_RCC_PLL3CLKOUT_ENABLE(RCC_PLL3_DIVR);
 8007c5a:	4b12      	ldr	r3, [pc, #72]	@ (8007ca4 <RCCEx_PLL3_Config+0x15c>)
 8007c5c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007c5e:	4a11      	ldr	r2, [pc, #68]	@ (8007ca4 <RCCEx_PLL3_Config+0x15c>)
 8007c60:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8007c64:	62d3      	str	r3, [r2, #44]	@ 0x2c
    }

    /* Enable  PLL3. */
    __HAL_RCC_PLL3_ENABLE();
 8007c66:	4b0f      	ldr	r3, [pc, #60]	@ (8007ca4 <RCCEx_PLL3_Config+0x15c>)
 8007c68:	681b      	ldr	r3, [r3, #0]
 8007c6a:	4a0e      	ldr	r2, [pc, #56]	@ (8007ca4 <RCCEx_PLL3_Config+0x15c>)
 8007c6c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007c70:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8007c72:	f7f9 ff7b 	bl	8001b6c <HAL_GetTick>
 8007c76:	60b8      	str	r0, [r7, #8]

    /* Wait till PLL3 is ready */
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007c78:	e008      	b.n	8007c8c <RCCEx_PLL3_Config+0x144>
    {
      if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8007c7a:	f7f9 ff77 	bl	8001b6c <HAL_GetTick>
 8007c7e:	4602      	mov	r2, r0
 8007c80:	68bb      	ldr	r3, [r7, #8]
 8007c82:	1ad3      	subs	r3, r2, r3
 8007c84:	2b02      	cmp	r3, #2
 8007c86:	d901      	bls.n	8007c8c <RCCEx_PLL3_Config+0x144>
      {
        return HAL_TIMEOUT;
 8007c88:	2303      	movs	r3, #3
 8007c8a:	e006      	b.n	8007c9a <RCCEx_PLL3_Config+0x152>
    while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8007c8c:	4b05      	ldr	r3, [pc, #20]	@ (8007ca4 <RCCEx_PLL3_Config+0x15c>)
 8007c8e:	681b      	ldr	r3, [r3, #0]
 8007c90:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8007c94:	2b00      	cmp	r3, #0
 8007c96:	d0f0      	beq.n	8007c7a <RCCEx_PLL3_Config+0x132>
    }

  }


  return status;
 8007c98:	7bfb      	ldrb	r3, [r7, #15]
}
 8007c9a:	4618      	mov	r0, r3
 8007c9c:	3710      	adds	r7, #16
 8007c9e:	46bd      	mov	sp, r7
 8007ca0:	bd80      	pop	{r7, pc}
 8007ca2:	bf00      	nop
 8007ca4:	58024400 	.word	0x58024400
 8007ca8:	ffff0007 	.word	0xffff0007

08007cac <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007cac:	b580      	push	{r7, lr}
 8007cae:	b082      	sub	sp, #8
 8007cb0:	af00      	add	r7, sp, #0
 8007cb2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007cb4:	687b      	ldr	r3, [r7, #4]
 8007cb6:	2b00      	cmp	r3, #0
 8007cb8:	d101      	bne.n	8007cbe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007cba:	2301      	movs	r3, #1
 8007cbc:	e042      	b.n	8007d44 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007cc4:	2b00      	cmp	r3, #0
 8007cc6:	d106      	bne.n	8007cd6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	2200      	movs	r2, #0
 8007ccc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007cd0:	6878      	ldr	r0, [r7, #4]
 8007cd2:	f7f8 ffe7 	bl	8000ca4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	2224      	movs	r2, #36	@ 0x24
 8007cda:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8007cde:	687b      	ldr	r3, [r7, #4]
 8007ce0:	681b      	ldr	r3, [r3, #0]
 8007ce2:	681a      	ldr	r2, [r3, #0]
 8007ce4:	687b      	ldr	r3, [r7, #4]
 8007ce6:	681b      	ldr	r3, [r3, #0]
 8007ce8:	f022 0201 	bic.w	r2, r2, #1
 8007cec:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	d002      	beq.n	8007cfc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8007cf6:	6878      	ldr	r0, [r7, #4]
 8007cf8:	f001 fa5c 	bl	80091b4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8007cfc:	6878      	ldr	r0, [r7, #4]
 8007cfe:	f000 fcf1 	bl	80086e4 <UART_SetConfig>
 8007d02:	4603      	mov	r3, r0
 8007d04:	2b01      	cmp	r3, #1
 8007d06:	d101      	bne.n	8007d0c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8007d08:	2301      	movs	r3, #1
 8007d0a:	e01b      	b.n	8007d44 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007d0c:	687b      	ldr	r3, [r7, #4]
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	685a      	ldr	r2, [r3, #4]
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007d1a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	689a      	ldr	r2, [r3, #8]
 8007d22:	687b      	ldr	r3, [r7, #4]
 8007d24:	681b      	ldr	r3, [r3, #0]
 8007d26:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007d2a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8007d2c:	687b      	ldr	r3, [r7, #4]
 8007d2e:	681b      	ldr	r3, [r3, #0]
 8007d30:	681a      	ldr	r2, [r3, #0]
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	681b      	ldr	r3, [r3, #0]
 8007d36:	f042 0201 	orr.w	r2, r2, #1
 8007d3a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8007d3c:	6878      	ldr	r0, [r7, #4]
 8007d3e:	f001 fadb 	bl	80092f8 <UART_CheckIdleState>
 8007d42:	4603      	mov	r3, r0
}
 8007d44:	4618      	mov	r0, r3
 8007d46:	3708      	adds	r7, #8
 8007d48:	46bd      	mov	sp, r7
 8007d4a:	bd80      	pop	{r7, pc}

08007d4c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007d4c:	b580      	push	{r7, lr}
 8007d4e:	b08a      	sub	sp, #40	@ 0x28
 8007d50:	af00      	add	r7, sp, #0
 8007d52:	60f8      	str	r0, [r7, #12]
 8007d54:	60b9      	str	r1, [r7, #8]
 8007d56:	4613      	mov	r3, r2
 8007d58:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007d5a:	68fb      	ldr	r3, [r7, #12]
 8007d5c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007d60:	2b20      	cmp	r3, #32
 8007d62:	d137      	bne.n	8007dd4 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 8007d64:	68bb      	ldr	r3, [r7, #8]
 8007d66:	2b00      	cmp	r3, #0
 8007d68:	d002      	beq.n	8007d70 <HAL_UART_Receive_DMA+0x24>
 8007d6a:	88fb      	ldrh	r3, [r7, #6]
 8007d6c:	2b00      	cmp	r3, #0
 8007d6e:	d101      	bne.n	8007d74 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 8007d70:	2301      	movs	r3, #1
 8007d72:	e030      	b.n	8007dd6 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	2200      	movs	r2, #0
 8007d78:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 8007d7a:	68fb      	ldr	r3, [r7, #12]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	4a18      	ldr	r2, [pc, #96]	@ (8007de0 <HAL_UART_Receive_DMA+0x94>)
 8007d80:	4293      	cmp	r3, r2
 8007d82:	d01f      	beq.n	8007dc4 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 8007d84:	68fb      	ldr	r3, [r7, #12]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	685b      	ldr	r3, [r3, #4]
 8007d8a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8007d8e:	2b00      	cmp	r3, #0
 8007d90:	d018      	beq.n	8007dc4 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 8007d92:	68fb      	ldr	r3, [r7, #12]
 8007d94:	681b      	ldr	r3, [r3, #0]
 8007d96:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d98:	697b      	ldr	r3, [r7, #20]
 8007d9a:	e853 3f00 	ldrex	r3, [r3]
 8007d9e:	613b      	str	r3, [r7, #16]
   return(result);
 8007da0:	693b      	ldr	r3, [r7, #16]
 8007da2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8007da6:	627b      	str	r3, [r7, #36]	@ 0x24
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	681b      	ldr	r3, [r3, #0]
 8007dac:	461a      	mov	r2, r3
 8007dae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007db0:	623b      	str	r3, [r7, #32]
 8007db2:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007db4:	69f9      	ldr	r1, [r7, #28]
 8007db6:	6a3a      	ldr	r2, [r7, #32]
 8007db8:	e841 2300 	strex	r3, r2, [r1]
 8007dbc:	61bb      	str	r3, [r7, #24]
   return(result);
 8007dbe:	69bb      	ldr	r3, [r7, #24]
 8007dc0:	2b00      	cmp	r3, #0
 8007dc2:	d1e6      	bne.n	8007d92 <HAL_UART_Receive_DMA+0x46>
      }
    }

    return (UART_Start_Receive_DMA(huart, pData, Size));
 8007dc4:	88fb      	ldrh	r3, [r7, #6]
 8007dc6:	461a      	mov	r2, r3
 8007dc8:	68b9      	ldr	r1, [r7, #8]
 8007dca:	68f8      	ldr	r0, [r7, #12]
 8007dcc:	f001 fbac 	bl	8009528 <UART_Start_Receive_DMA>
 8007dd0:	4603      	mov	r3, r0
 8007dd2:	e000      	b.n	8007dd6 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007dd4:	2302      	movs	r3, #2
  }
}
 8007dd6:	4618      	mov	r0, r3
 8007dd8:	3728      	adds	r7, #40	@ 0x28
 8007dda:	46bd      	mov	sp, r7
 8007ddc:	bd80      	pop	{r7, pc}
 8007dde:	bf00      	nop
 8007de0:	58000c00 	.word	0x58000c00

08007de4 <HAL_UART_DMAStop>:
  * @brief Stop the DMA Transfer.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_DMAStop(UART_HandleTypeDef *huart)
{
 8007de4:	b580      	push	{r7, lr}
 8007de6:	b090      	sub	sp, #64	@ 0x40
 8007de8:	af00      	add	r7, sp, #0
 8007dea:	6078      	str	r0, [r7, #4]
     HAL_UART_TxHalfCpltCallback / HAL_UART_RxHalfCpltCallback:
     indeed, when HAL_DMA_Abort() API is called, the DMA TX/RX Transfer or Half Transfer complete
     interrupt is generated if the DMA transfer interruption occurs at the middle or at the end of
     the stream and the corresponding call back is executed. */

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007df2:	63fb      	str	r3, [r7, #60]	@ 0x3c
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007df4:	687b      	ldr	r3, [r7, #4]
 8007df6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007dfa:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	689b      	ldr	r3, [r3, #8]
 8007e02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007e06:	2b80      	cmp	r3, #128	@ 0x80
 8007e08:	d139      	bne.n	8007e7e <HAL_UART_DMAStop+0x9a>
 8007e0a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007e0c:	2b21      	cmp	r3, #33	@ 0x21
 8007e0e:	d136      	bne.n	8007e7e <HAL_UART_DMAStop+0x9a>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007e10:	687b      	ldr	r3, [r7, #4]
 8007e12:	681b      	ldr	r3, [r3, #0]
 8007e14:	3308      	adds	r3, #8
 8007e16:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e18:	6a3b      	ldr	r3, [r7, #32]
 8007e1a:	e853 3f00 	ldrex	r3, [r3]
 8007e1e:	61fb      	str	r3, [r7, #28]
   return(result);
 8007e20:	69fb      	ldr	r3, [r7, #28]
 8007e22:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007e26:	637b      	str	r3, [r7, #52]	@ 0x34
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	3308      	adds	r3, #8
 8007e2e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007e30:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007e32:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e34:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007e36:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007e38:	e841 2300 	strex	r3, r2, [r1]
 8007e3c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007e3e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e40:	2b00      	cmp	r3, #0
 8007e42:	d1e5      	bne.n	8007e10 <HAL_UART_DMAStop+0x2c>

    /* Abort the UART DMA Tx channel */
    if (huart->hdmatx != NULL)
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007e48:	2b00      	cmp	r3, #0
 8007e4a:	d015      	beq.n	8007e78 <HAL_UART_DMAStop+0x94>
    {
      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007e50:	4618      	mov	r0, r3
 8007e52:	f7fa fe2b 	bl	8002aac <HAL_DMA_Abort>
 8007e56:	4603      	mov	r3, r0
 8007e58:	2b00      	cmp	r3, #0
 8007e5a:	d00d      	beq.n	8007e78 <HAL_UART_DMAStop+0x94>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8007e60:	4618      	mov	r0, r3
 8007e62:	f7fc fab1 	bl	80043c8 <HAL_DMA_GetError>
 8007e66:	4603      	mov	r3, r0
 8007e68:	2b20      	cmp	r3, #32
 8007e6a:	d105      	bne.n	8007e78 <HAL_UART_DMAStop+0x94>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007e6c:	687b      	ldr	r3, [r7, #4]
 8007e6e:	2210      	movs	r2, #16
 8007e70:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8007e74:	2303      	movs	r3, #3
 8007e76:	e047      	b.n	8007f08 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndTxTransfer(huart);
 8007e78:	6878      	ldr	r0, [r7, #4]
 8007e7a:	f001 fbfb 	bl	8009674 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007e7e:	687b      	ldr	r3, [r7, #4]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	689b      	ldr	r3, [r3, #8]
 8007e84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007e88:	2b40      	cmp	r3, #64	@ 0x40
 8007e8a:	d13c      	bne.n	8007f06 <HAL_UART_DMAStop+0x122>
 8007e8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007e8e:	2b22      	cmp	r3, #34	@ 0x22
 8007e90:	d139      	bne.n	8007f06 <HAL_UART_DMAStop+0x122>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007e92:	687b      	ldr	r3, [r7, #4]
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	3308      	adds	r3, #8
 8007e98:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e9a:	68fb      	ldr	r3, [r7, #12]
 8007e9c:	e853 3f00 	ldrex	r3, [r3]
 8007ea0:	60bb      	str	r3, [r7, #8]
   return(result);
 8007ea2:	68bb      	ldr	r3, [r7, #8]
 8007ea4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007ea8:	633b      	str	r3, [r7, #48]	@ 0x30
 8007eaa:	687b      	ldr	r3, [r7, #4]
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	3308      	adds	r3, #8
 8007eb0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007eb2:	61ba      	str	r2, [r7, #24]
 8007eb4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007eb6:	6979      	ldr	r1, [r7, #20]
 8007eb8:	69ba      	ldr	r2, [r7, #24]
 8007eba:	e841 2300 	strex	r3, r2, [r1]
 8007ebe:	613b      	str	r3, [r7, #16]
   return(result);
 8007ec0:	693b      	ldr	r3, [r7, #16]
 8007ec2:	2b00      	cmp	r3, #0
 8007ec4:	d1e5      	bne.n	8007e92 <HAL_UART_DMAStop+0xae>

    /* Abort the UART DMA Rx channel */
    if (huart->hdmarx != NULL)
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ecc:	2b00      	cmp	r3, #0
 8007ece:	d017      	beq.n	8007f00 <HAL_UART_DMAStop+0x11c>
    {
      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ed6:	4618      	mov	r0, r3
 8007ed8:	f7fa fde8 	bl	8002aac <HAL_DMA_Abort>
 8007edc:	4603      	mov	r3, r0
 8007ede:	2b00      	cmp	r3, #0
 8007ee0:	d00e      	beq.n	8007f00 <HAL_UART_DMAStop+0x11c>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 8007ee2:	687b      	ldr	r3, [r7, #4]
 8007ee4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ee8:	4618      	mov	r0, r3
 8007eea:	f7fc fa6d 	bl	80043c8 <HAL_DMA_GetError>
 8007eee:	4603      	mov	r3, r0
 8007ef0:	2b20      	cmp	r3, #32
 8007ef2:	d105      	bne.n	8007f00 <HAL_UART_DMAStop+0x11c>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007ef4:	687b      	ldr	r3, [r7, #4]
 8007ef6:	2210      	movs	r2, #16
 8007ef8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 8007efc:	2303      	movs	r3, #3
 8007efe:	e003      	b.n	8007f08 <HAL_UART_DMAStop+0x124>
        }
      }
    }

    UART_EndRxTransfer(huart);
 8007f00:	6878      	ldr	r0, [r7, #4]
 8007f02:	f001 fbf9 	bl	80096f8 <UART_EndRxTransfer>
  }

  return HAL_OK;
 8007f06:	2300      	movs	r3, #0
}
 8007f08:	4618      	mov	r0, r3
 8007f0a:	3740      	adds	r7, #64	@ 0x40
 8007f0c:	46bd      	mov	sp, r7
 8007f0e:	bd80      	pop	{r7, pc}

08007f10 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007f10:	b580      	push	{r7, lr}
 8007f12:	b0ba      	sub	sp, #232	@ 0xe8
 8007f14:	af00      	add	r7, sp, #0
 8007f16:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007f18:	687b      	ldr	r3, [r7, #4]
 8007f1a:	681b      	ldr	r3, [r3, #0]
 8007f1c:	69db      	ldr	r3, [r3, #28]
 8007f1e:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007f2c:	687b      	ldr	r3, [r7, #4]
 8007f2e:	681b      	ldr	r3, [r3, #0]
 8007f30:	689b      	ldr	r3, [r3, #8]
 8007f32:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007f36:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007f3a:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007f3e:	4013      	ands	r3, r2
 8007f40:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007f44:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d11b      	bne.n	8007f84 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007f4c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007f50:	f003 0320 	and.w	r3, r3, #32
 8007f54:	2b00      	cmp	r3, #0
 8007f56:	d015      	beq.n	8007f84 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007f58:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007f5c:	f003 0320 	and.w	r3, r3, #32
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d105      	bne.n	8007f70 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007f64:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007f68:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007f6c:	2b00      	cmp	r3, #0
 8007f6e:	d009      	beq.n	8007f84 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f74:	2b00      	cmp	r3, #0
 8007f76:	f000 8393 	beq.w	80086a0 <HAL_UART_IRQHandler+0x790>
      {
        huart->RxISR(huart);
 8007f7a:	687b      	ldr	r3, [r7, #4]
 8007f7c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007f7e:	6878      	ldr	r0, [r7, #4]
 8007f80:	4798      	blx	r3
      }
      return;
 8007f82:	e38d      	b.n	80086a0 <HAL_UART_IRQHandler+0x790>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007f84:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	f000 8123 	beq.w	80081d4 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007f8e:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007f92:	4b8d      	ldr	r3, [pc, #564]	@ (80081c8 <HAL_UART_IRQHandler+0x2b8>)
 8007f94:	4013      	ands	r3, r2
 8007f96:	2b00      	cmp	r3, #0
 8007f98:	d106      	bne.n	8007fa8 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007f9a:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007f9e:	4b8b      	ldr	r3, [pc, #556]	@ (80081cc <HAL_UART_IRQHandler+0x2bc>)
 8007fa0:	4013      	ands	r3, r2
 8007fa2:	2b00      	cmp	r3, #0
 8007fa4:	f000 8116 	beq.w	80081d4 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007fa8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fac:	f003 0301 	and.w	r3, r3, #1
 8007fb0:	2b00      	cmp	r3, #0
 8007fb2:	d011      	beq.n	8007fd8 <HAL_UART_IRQHandler+0xc8>
 8007fb4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007fb8:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007fbc:	2b00      	cmp	r3, #0
 8007fbe:	d00b      	beq.n	8007fd8 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	2201      	movs	r2, #1
 8007fc6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007fc8:	687b      	ldr	r3, [r7, #4]
 8007fca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007fce:	f043 0201 	orr.w	r2, r3, #1
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007fd8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fdc:	f003 0302 	and.w	r3, r3, #2
 8007fe0:	2b00      	cmp	r3, #0
 8007fe2:	d011      	beq.n	8008008 <HAL_UART_IRQHandler+0xf8>
 8007fe4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007fe8:	f003 0301 	and.w	r3, r3, #1
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d00b      	beq.n	8008008 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007ff0:	687b      	ldr	r3, [r7, #4]
 8007ff2:	681b      	ldr	r3, [r3, #0]
 8007ff4:	2202      	movs	r2, #2
 8007ff6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ffe:	f043 0204 	orr.w	r2, r3, #4
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008008:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800800c:	f003 0304 	and.w	r3, r3, #4
 8008010:	2b00      	cmp	r3, #0
 8008012:	d011      	beq.n	8008038 <HAL_UART_IRQHandler+0x128>
 8008014:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008018:	f003 0301 	and.w	r3, r3, #1
 800801c:	2b00      	cmp	r3, #0
 800801e:	d00b      	beq.n	8008038 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	681b      	ldr	r3, [r3, #0]
 8008024:	2204      	movs	r2, #4
 8008026:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800802e:	f043 0202 	orr.w	r2, r3, #2
 8008032:	687b      	ldr	r3, [r7, #4]
 8008034:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008038:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800803c:	f003 0308 	and.w	r3, r3, #8
 8008040:	2b00      	cmp	r3, #0
 8008042:	d017      	beq.n	8008074 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008044:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008048:	f003 0320 	and.w	r3, r3, #32
 800804c:	2b00      	cmp	r3, #0
 800804e:	d105      	bne.n	800805c <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008050:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8008054:	4b5c      	ldr	r3, [pc, #368]	@ (80081c8 <HAL_UART_IRQHandler+0x2b8>)
 8008056:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008058:	2b00      	cmp	r3, #0
 800805a:	d00b      	beq.n	8008074 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800805c:	687b      	ldr	r3, [r7, #4]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	2208      	movs	r2, #8
 8008062:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008064:	687b      	ldr	r3, [r7, #4]
 8008066:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800806a:	f043 0208 	orr.w	r2, r3, #8
 800806e:	687b      	ldr	r3, [r7, #4]
 8008070:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008074:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008078:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800807c:	2b00      	cmp	r3, #0
 800807e:	d012      	beq.n	80080a6 <HAL_UART_IRQHandler+0x196>
 8008080:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008084:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8008088:	2b00      	cmp	r3, #0
 800808a:	d00c      	beq.n	80080a6 <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	681b      	ldr	r3, [r3, #0]
 8008090:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8008094:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008096:	687b      	ldr	r3, [r7, #4]
 8008098:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800809c:	f043 0220 	orr.w	r2, r3, #32
 80080a0:	687b      	ldr	r3, [r7, #4]
 80080a2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80080a6:	687b      	ldr	r3, [r7, #4]
 80080a8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080ac:	2b00      	cmp	r3, #0
 80080ae:	f000 82f9 	beq.w	80086a4 <HAL_UART_IRQHandler+0x794>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80080b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080b6:	f003 0320 	and.w	r3, r3, #32
 80080ba:	2b00      	cmp	r3, #0
 80080bc:	d013      	beq.n	80080e6 <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80080be:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080c2:	f003 0320 	and.w	r3, r3, #32
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d105      	bne.n	80080d6 <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80080ca:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80080ce:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80080d2:	2b00      	cmp	r3, #0
 80080d4:	d007      	beq.n	80080e6 <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 80080d6:	687b      	ldr	r3, [r7, #4]
 80080d8:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d003      	beq.n	80080e6 <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80080e2:	6878      	ldr	r0, [r7, #4]
 80080e4:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80080ec:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80080f0:	687b      	ldr	r3, [r7, #4]
 80080f2:	681b      	ldr	r3, [r3, #0]
 80080f4:	689b      	ldr	r3, [r3, #8]
 80080f6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80080fa:	2b40      	cmp	r3, #64	@ 0x40
 80080fc:	d005      	beq.n	800810a <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 80080fe:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8008102:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008106:	2b00      	cmp	r3, #0
 8008108:	d054      	beq.n	80081b4 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800810a:	6878      	ldr	r0, [r7, #4]
 800810c:	f001 faf4 	bl	80096f8 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008110:	687b      	ldr	r3, [r7, #4]
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	689b      	ldr	r3, [r3, #8]
 8008116:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800811a:	2b40      	cmp	r3, #64	@ 0x40
 800811c:	d146      	bne.n	80081ac <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	681b      	ldr	r3, [r3, #0]
 8008122:	3308      	adds	r3, #8
 8008124:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008128:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800812c:	e853 3f00 	ldrex	r3, [r3]
 8008130:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8008134:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008138:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800813c:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008140:	687b      	ldr	r3, [r7, #4]
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	3308      	adds	r3, #8
 8008146:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800814a:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800814e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008152:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8008156:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800815a:	e841 2300 	strex	r3, r2, [r1]
 800815e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8008162:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8008166:	2b00      	cmp	r3, #0
 8008168:	d1d9      	bne.n	800811e <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800816a:	687b      	ldr	r3, [r7, #4]
 800816c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008170:	2b00      	cmp	r3, #0
 8008172:	d017      	beq.n	80081a4 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800817a:	4a15      	ldr	r2, [pc, #84]	@ (80081d0 <HAL_UART_IRQHandler+0x2c0>)
 800817c:	651a      	str	r2, [r3, #80]	@ 0x50

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800817e:	687b      	ldr	r3, [r7, #4]
 8008180:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008184:	4618      	mov	r0, r3
 8008186:	f7fa ffaf 	bl	80030e8 <HAL_DMA_Abort_IT>
 800818a:	4603      	mov	r3, r0
 800818c:	2b00      	cmp	r3, #0
 800818e:	d019      	beq.n	80081c4 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008190:	687b      	ldr	r3, [r7, #4]
 8008192:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008196:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008198:	687a      	ldr	r2, [r7, #4]
 800819a:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800819e:	4610      	mov	r0, r2
 80081a0:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081a2:	e00f      	b.n	80081c4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80081a4:	6878      	ldr	r0, [r7, #4]
 80081a6:	f7f9 fbdf 	bl	8001968 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081aa:	e00b      	b.n	80081c4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	f7f9 fbdb 	bl	8001968 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081b2:	e007      	b.n	80081c4 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80081b4:	6878      	ldr	r0, [r7, #4]
 80081b6:	f7f9 fbd7 	bl	8001968 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	2200      	movs	r2, #0
 80081be:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 80081c2:	e26f      	b.n	80086a4 <HAL_UART_IRQHandler+0x794>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081c4:	bf00      	nop
    return;
 80081c6:	e26d      	b.n	80086a4 <HAL_UART_IRQHandler+0x794>
 80081c8:	10000001 	.word	0x10000001
 80081cc:	04000120 	.word	0x04000120
 80081d0:	080099ab 	.word	0x080099ab

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081d4:	687b      	ldr	r3, [r7, #4]
 80081d6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80081d8:	2b01      	cmp	r3, #1
 80081da:	f040 8203 	bne.w	80085e4 <HAL_UART_IRQHandler+0x6d4>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 80081de:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081e2:	f003 0310 	and.w	r3, r3, #16
 80081e6:	2b00      	cmp	r3, #0
 80081e8:	f000 81fc 	beq.w	80085e4 <HAL_UART_IRQHandler+0x6d4>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 80081ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80081f0:	f003 0310 	and.w	r3, r3, #16
 80081f4:	2b00      	cmp	r3, #0
 80081f6:	f000 81f5 	beq.w	80085e4 <HAL_UART_IRQHandler+0x6d4>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80081fa:	687b      	ldr	r3, [r7, #4]
 80081fc:	681b      	ldr	r3, [r3, #0]
 80081fe:	2210      	movs	r2, #16
 8008200:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	689b      	ldr	r3, [r3, #8]
 8008208:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800820c:	2b40      	cmp	r3, #64	@ 0x40
 800820e:	f040 816d 	bne.w	80084ec <HAL_UART_IRQHandler+0x5dc>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008212:	687b      	ldr	r3, [r7, #4]
 8008214:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	4aa4      	ldr	r2, [pc, #656]	@ (80084ac <HAL_UART_IRQHandler+0x59c>)
 800821c:	4293      	cmp	r3, r2
 800821e:	d068      	beq.n	80082f2 <HAL_UART_IRQHandler+0x3e2>
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008226:	681b      	ldr	r3, [r3, #0]
 8008228:	4aa1      	ldr	r2, [pc, #644]	@ (80084b0 <HAL_UART_IRQHandler+0x5a0>)
 800822a:	4293      	cmp	r3, r2
 800822c:	d061      	beq.n	80082f2 <HAL_UART_IRQHandler+0x3e2>
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	4a9f      	ldr	r2, [pc, #636]	@ (80084b4 <HAL_UART_IRQHandler+0x5a4>)
 8008238:	4293      	cmp	r3, r2
 800823a:	d05a      	beq.n	80082f2 <HAL_UART_IRQHandler+0x3e2>
 800823c:	687b      	ldr	r3, [r7, #4]
 800823e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008242:	681b      	ldr	r3, [r3, #0]
 8008244:	4a9c      	ldr	r2, [pc, #624]	@ (80084b8 <HAL_UART_IRQHandler+0x5a8>)
 8008246:	4293      	cmp	r3, r2
 8008248:	d053      	beq.n	80082f2 <HAL_UART_IRQHandler+0x3e2>
 800824a:	687b      	ldr	r3, [r7, #4]
 800824c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008250:	681b      	ldr	r3, [r3, #0]
 8008252:	4a9a      	ldr	r2, [pc, #616]	@ (80084bc <HAL_UART_IRQHandler+0x5ac>)
 8008254:	4293      	cmp	r3, r2
 8008256:	d04c      	beq.n	80082f2 <HAL_UART_IRQHandler+0x3e2>
 8008258:	687b      	ldr	r3, [r7, #4]
 800825a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800825e:	681b      	ldr	r3, [r3, #0]
 8008260:	4a97      	ldr	r2, [pc, #604]	@ (80084c0 <HAL_UART_IRQHandler+0x5b0>)
 8008262:	4293      	cmp	r3, r2
 8008264:	d045      	beq.n	80082f2 <HAL_UART_IRQHandler+0x3e2>
 8008266:	687b      	ldr	r3, [r7, #4]
 8008268:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	4a95      	ldr	r2, [pc, #596]	@ (80084c4 <HAL_UART_IRQHandler+0x5b4>)
 8008270:	4293      	cmp	r3, r2
 8008272:	d03e      	beq.n	80082f2 <HAL_UART_IRQHandler+0x3e2>
 8008274:	687b      	ldr	r3, [r7, #4]
 8008276:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800827a:	681b      	ldr	r3, [r3, #0]
 800827c:	4a92      	ldr	r2, [pc, #584]	@ (80084c8 <HAL_UART_IRQHandler+0x5b8>)
 800827e:	4293      	cmp	r3, r2
 8008280:	d037      	beq.n	80082f2 <HAL_UART_IRQHandler+0x3e2>
 8008282:	687b      	ldr	r3, [r7, #4]
 8008284:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008288:	681b      	ldr	r3, [r3, #0]
 800828a:	4a90      	ldr	r2, [pc, #576]	@ (80084cc <HAL_UART_IRQHandler+0x5bc>)
 800828c:	4293      	cmp	r3, r2
 800828e:	d030      	beq.n	80082f2 <HAL_UART_IRQHandler+0x3e2>
 8008290:	687b      	ldr	r3, [r7, #4]
 8008292:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4a8d      	ldr	r2, [pc, #564]	@ (80084d0 <HAL_UART_IRQHandler+0x5c0>)
 800829a:	4293      	cmp	r3, r2
 800829c:	d029      	beq.n	80082f2 <HAL_UART_IRQHandler+0x3e2>
 800829e:	687b      	ldr	r3, [r7, #4]
 80082a0:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082a4:	681b      	ldr	r3, [r3, #0]
 80082a6:	4a8b      	ldr	r2, [pc, #556]	@ (80084d4 <HAL_UART_IRQHandler+0x5c4>)
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d022      	beq.n	80082f2 <HAL_UART_IRQHandler+0x3e2>
 80082ac:	687b      	ldr	r3, [r7, #4]
 80082ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082b2:	681b      	ldr	r3, [r3, #0]
 80082b4:	4a88      	ldr	r2, [pc, #544]	@ (80084d8 <HAL_UART_IRQHandler+0x5c8>)
 80082b6:	4293      	cmp	r3, r2
 80082b8:	d01b      	beq.n	80082f2 <HAL_UART_IRQHandler+0x3e2>
 80082ba:	687b      	ldr	r3, [r7, #4]
 80082bc:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082c0:	681b      	ldr	r3, [r3, #0]
 80082c2:	4a86      	ldr	r2, [pc, #536]	@ (80084dc <HAL_UART_IRQHandler+0x5cc>)
 80082c4:	4293      	cmp	r3, r2
 80082c6:	d014      	beq.n	80082f2 <HAL_UART_IRQHandler+0x3e2>
 80082c8:	687b      	ldr	r3, [r7, #4]
 80082ca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082ce:	681b      	ldr	r3, [r3, #0]
 80082d0:	4a83      	ldr	r2, [pc, #524]	@ (80084e0 <HAL_UART_IRQHandler+0x5d0>)
 80082d2:	4293      	cmp	r3, r2
 80082d4:	d00d      	beq.n	80082f2 <HAL_UART_IRQHandler+0x3e2>
 80082d6:	687b      	ldr	r3, [r7, #4]
 80082d8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	4a81      	ldr	r2, [pc, #516]	@ (80084e4 <HAL_UART_IRQHandler+0x5d4>)
 80082e0:	4293      	cmp	r3, r2
 80082e2:	d006      	beq.n	80082f2 <HAL_UART_IRQHandler+0x3e2>
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082ea:	681b      	ldr	r3, [r3, #0]
 80082ec:	4a7e      	ldr	r2, [pc, #504]	@ (80084e8 <HAL_UART_IRQHandler+0x5d8>)
 80082ee:	4293      	cmp	r3, r2
 80082f0:	d106      	bne.n	8008300 <HAL_UART_IRQHandler+0x3f0>
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80082f8:	681b      	ldr	r3, [r3, #0]
 80082fa:	685b      	ldr	r3, [r3, #4]
 80082fc:	b29b      	uxth	r3, r3
 80082fe:	e005      	b.n	800830c <HAL_UART_IRQHandler+0x3fc>
 8008300:	687b      	ldr	r3, [r7, #4]
 8008302:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008306:	681b      	ldr	r3, [r3, #0]
 8008308:	685b      	ldr	r3, [r3, #4]
 800830a:	b29b      	uxth	r3, r3
 800830c:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8008310:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008314:	2b00      	cmp	r3, #0
 8008316:	f000 80ad 	beq.w	8008474 <HAL_UART_IRQHandler+0x564>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8008320:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008324:	429a      	cmp	r2, r3
 8008326:	f080 80a5 	bcs.w	8008474 <HAL_UART_IRQHandler+0x564>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8008330:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8008334:	687b      	ldr	r3, [r7, #4]
 8008336:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800833a:	69db      	ldr	r3, [r3, #28]
 800833c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008340:	f000 8087 	beq.w	8008452 <HAL_UART_IRQHandler+0x542>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008344:	687b      	ldr	r3, [r7, #4]
 8008346:	681b      	ldr	r3, [r3, #0]
 8008348:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800834c:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008350:	e853 3f00 	ldrex	r3, [r3]
 8008354:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008358:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800835c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008360:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008364:	687b      	ldr	r3, [r7, #4]
 8008366:	681b      	ldr	r3, [r3, #0]
 8008368:	461a      	mov	r2, r3
 800836a:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800836e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8008372:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008376:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800837a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800837e:	e841 2300 	strex	r3, r2, [r1]
 8008382:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8008386:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800838a:	2b00      	cmp	r3, #0
 800838c:	d1da      	bne.n	8008344 <HAL_UART_IRQHandler+0x434>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800838e:	687b      	ldr	r3, [r7, #4]
 8008390:	681b      	ldr	r3, [r3, #0]
 8008392:	3308      	adds	r3, #8
 8008394:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008396:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8008398:	e853 3f00 	ldrex	r3, [r3]
 800839c:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800839e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80083a0:	f023 0301 	bic.w	r3, r3, #1
 80083a4:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	681b      	ldr	r3, [r3, #0]
 80083ac:	3308      	adds	r3, #8
 80083ae:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80083b2:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80083b6:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083b8:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80083ba:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80083be:	e841 2300 	strex	r3, r2, [r1]
 80083c2:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80083c4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80083c6:	2b00      	cmp	r3, #0
 80083c8:	d1e1      	bne.n	800838e <HAL_UART_IRQHandler+0x47e>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80083ca:	687b      	ldr	r3, [r7, #4]
 80083cc:	681b      	ldr	r3, [r3, #0]
 80083ce:	3308      	adds	r3, #8
 80083d0:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083d2:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80083d4:	e853 3f00 	ldrex	r3, [r3]
 80083d8:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80083da:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80083dc:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80083e0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	3308      	adds	r3, #8
 80083ea:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 80083ee:	66fa      	str	r2, [r7, #108]	@ 0x6c
 80083f0:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80083f2:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 80083f4:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 80083f6:	e841 2300 	strex	r3, r2, [r1]
 80083fa:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 80083fc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80083fe:	2b00      	cmp	r3, #0
 8008400:	d1e3      	bne.n	80083ca <HAL_UART_IRQHandler+0x4ba>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008402:	687b      	ldr	r3, [r7, #4]
 8008404:	2220      	movs	r2, #32
 8008406:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800840a:	687b      	ldr	r3, [r7, #4]
 800840c:	2200      	movs	r2, #0
 800840e:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008416:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008418:	e853 3f00 	ldrex	r3, [r3]
 800841c:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800841e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008420:	f023 0310 	bic.w	r3, r3, #16
 8008424:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	681b      	ldr	r3, [r3, #0]
 800842c:	461a      	mov	r2, r3
 800842e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8008432:	65bb      	str	r3, [r7, #88]	@ 0x58
 8008434:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008436:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008438:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800843a:	e841 2300 	strex	r3, r2, [r1]
 800843e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8008440:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008442:	2b00      	cmp	r3, #0
 8008444:	d1e4      	bne.n	8008410 <HAL_UART_IRQHandler+0x500>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008446:	687b      	ldr	r3, [r7, #4]
 8008448:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800844c:	4618      	mov	r0, r3
 800844e:	f7fa fb2d 	bl	8002aac <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008452:	687b      	ldr	r3, [r7, #4]
 8008454:	2202      	movs	r2, #2
 8008456:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800845e:	687b      	ldr	r3, [r7, #4]
 8008460:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008464:	b29b      	uxth	r3, r3
 8008466:	1ad3      	subs	r3, r2, r3
 8008468:	b29b      	uxth	r3, r3
 800846a:	4619      	mov	r1, r3
 800846c:	6878      	ldr	r0, [r7, #4]
 800846e:	f7f9 f9fd 	bl	800186c <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008472:	e119      	b.n	80086a8 <HAL_UART_IRQHandler+0x798>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008474:	687b      	ldr	r3, [r7, #4]
 8008476:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800847a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800847e:	429a      	cmp	r2, r3
 8008480:	f040 8112 	bne.w	80086a8 <HAL_UART_IRQHandler+0x798>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800848a:	69db      	ldr	r3, [r3, #28]
 800848c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008490:	f040 810a 	bne.w	80086a8 <HAL_UART_IRQHandler+0x798>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8008494:	687b      	ldr	r3, [r7, #4]
 8008496:	2202      	movs	r2, #2
 8008498:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800849a:	687b      	ldr	r3, [r7, #4]
 800849c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80084a0:	4619      	mov	r1, r3
 80084a2:	6878      	ldr	r0, [r7, #4]
 80084a4:	f7f9 f9e2 	bl	800186c <HAL_UARTEx_RxEventCallback>
      return;
 80084a8:	e0fe      	b.n	80086a8 <HAL_UART_IRQHandler+0x798>
 80084aa:	bf00      	nop
 80084ac:	40020010 	.word	0x40020010
 80084b0:	40020028 	.word	0x40020028
 80084b4:	40020040 	.word	0x40020040
 80084b8:	40020058 	.word	0x40020058
 80084bc:	40020070 	.word	0x40020070
 80084c0:	40020088 	.word	0x40020088
 80084c4:	400200a0 	.word	0x400200a0
 80084c8:	400200b8 	.word	0x400200b8
 80084cc:	40020410 	.word	0x40020410
 80084d0:	40020428 	.word	0x40020428
 80084d4:	40020440 	.word	0x40020440
 80084d8:	40020458 	.word	0x40020458
 80084dc:	40020470 	.word	0x40020470
 80084e0:	40020488 	.word	0x40020488
 80084e4:	400204a0 	.word	0x400204a0
 80084e8:	400204b8 	.word	0x400204b8
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 80084f8:	b29b      	uxth	r3, r3
 80084fa:	1ad3      	subs	r3, r2, r3
 80084fc:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8008500:	687b      	ldr	r3, [r7, #4]
 8008502:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8008506:	b29b      	uxth	r3, r3
 8008508:	2b00      	cmp	r3, #0
 800850a:	f000 80cf 	beq.w	80086ac <HAL_UART_IRQHandler+0x79c>
          && (nb_rx_data > 0U))
 800850e:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8008512:	2b00      	cmp	r3, #0
 8008514:	f000 80ca 	beq.w	80086ac <HAL_UART_IRQHandler+0x79c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800851e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008520:	e853 3f00 	ldrex	r3, [r3]
 8008524:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008526:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008528:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800852c:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008530:	687b      	ldr	r3, [r7, #4]
 8008532:	681b      	ldr	r3, [r3, #0]
 8008534:	461a      	mov	r2, r3
 8008536:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800853a:	647b      	str	r3, [r7, #68]	@ 0x44
 800853c:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800853e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008540:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008542:	e841 2300 	strex	r3, r2, [r1]
 8008546:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008548:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800854a:	2b00      	cmp	r3, #0
 800854c:	d1e4      	bne.n	8008518 <HAL_UART_IRQHandler+0x608>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800854e:	687b      	ldr	r3, [r7, #4]
 8008550:	681b      	ldr	r3, [r3, #0]
 8008552:	3308      	adds	r3, #8
 8008554:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008558:	e853 3f00 	ldrex	r3, [r3]
 800855c:	623b      	str	r3, [r7, #32]
   return(result);
 800855e:	6a3a      	ldr	r2, [r7, #32]
 8008560:	4b55      	ldr	r3, [pc, #340]	@ (80086b8 <HAL_UART_IRQHandler+0x7a8>)
 8008562:	4013      	ands	r3, r2
 8008564:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	681b      	ldr	r3, [r3, #0]
 800856c:	3308      	adds	r3, #8
 800856e:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8008572:	633a      	str	r2, [r7, #48]	@ 0x30
 8008574:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008576:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008578:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800857a:	e841 2300 	strex	r3, r2, [r1]
 800857e:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8008580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008582:	2b00      	cmp	r3, #0
 8008584:	d1e3      	bne.n	800854e <HAL_UART_IRQHandler+0x63e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008586:	687b      	ldr	r3, [r7, #4]
 8008588:	2220      	movs	r2, #32
 800858a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800858e:	687b      	ldr	r3, [r7, #4]
 8008590:	2200      	movs	r2, #0
 8008592:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	2200      	movs	r2, #0
 8008598:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800859a:	687b      	ldr	r3, [r7, #4]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	e853 3f00 	ldrex	r3, [r3]
 80085a6:	60fb      	str	r3, [r7, #12]
   return(result);
 80085a8:	68fb      	ldr	r3, [r7, #12]
 80085aa:	f023 0310 	bic.w	r3, r3, #16
 80085ae:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 80085b2:	687b      	ldr	r3, [r7, #4]
 80085b4:	681b      	ldr	r3, [r3, #0]
 80085b6:	461a      	mov	r2, r3
 80085b8:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80085bc:	61fb      	str	r3, [r7, #28]
 80085be:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80085c0:	69b9      	ldr	r1, [r7, #24]
 80085c2:	69fa      	ldr	r2, [r7, #28]
 80085c4:	e841 2300 	strex	r3, r2, [r1]
 80085c8:	617b      	str	r3, [r7, #20]
   return(result);
 80085ca:	697b      	ldr	r3, [r7, #20]
 80085cc:	2b00      	cmp	r3, #0
 80085ce:	d1e4      	bne.n	800859a <HAL_UART_IRQHandler+0x68a>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	2202      	movs	r2, #2
 80085d4:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80085d6:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80085da:	4619      	mov	r1, r3
 80085dc:	6878      	ldr	r0, [r7, #4]
 80085de:	f7f9 f945 	bl	800186c <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 80085e2:	e063      	b.n	80086ac <HAL_UART_IRQHandler+0x79c>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80085e4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80085e8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d00e      	beq.n	800860e <HAL_UART_IRQHandler+0x6fe>
 80085f0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80085f4:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80085f8:	2b00      	cmp	r3, #0
 80085fa:	d008      	beq.n	800860e <HAL_UART_IRQHandler+0x6fe>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 80085fc:	687b      	ldr	r3, [r7, #4]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8008604:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008606:	6878      	ldr	r0, [r7, #4]
 8008608:	f001 fa0c 	bl	8009a24 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800860c:	e051      	b.n	80086b2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800860e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008612:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008616:	2b00      	cmp	r3, #0
 8008618:	d014      	beq.n	8008644 <HAL_UART_IRQHandler+0x734>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800861a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800861e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008622:	2b00      	cmp	r3, #0
 8008624:	d105      	bne.n	8008632 <HAL_UART_IRQHandler+0x722>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008626:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800862a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800862e:	2b00      	cmp	r3, #0
 8008630:	d008      	beq.n	8008644 <HAL_UART_IRQHandler+0x734>
  {
    if (huart->TxISR != NULL)
 8008632:	687b      	ldr	r3, [r7, #4]
 8008634:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008636:	2b00      	cmp	r3, #0
 8008638:	d03a      	beq.n	80086b0 <HAL_UART_IRQHandler+0x7a0>
    {
      huart->TxISR(huart);
 800863a:	687b      	ldr	r3, [r7, #4]
 800863c:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800863e:	6878      	ldr	r0, [r7, #4]
 8008640:	4798      	blx	r3
    }
    return;
 8008642:	e035      	b.n	80086b0 <HAL_UART_IRQHandler+0x7a0>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008644:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008648:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800864c:	2b00      	cmp	r3, #0
 800864e:	d009      	beq.n	8008664 <HAL_UART_IRQHandler+0x754>
 8008650:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008654:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008658:	2b00      	cmp	r3, #0
 800865a:	d003      	beq.n	8008664 <HAL_UART_IRQHandler+0x754>
  {
    UART_EndTransmit_IT(huart);
 800865c:	6878      	ldr	r0, [r7, #4]
 800865e:	f001 f9b6 	bl	80099ce <UART_EndTransmit_IT>
    return;
 8008662:	e026      	b.n	80086b2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008664:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008668:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800866c:	2b00      	cmp	r3, #0
 800866e:	d009      	beq.n	8008684 <HAL_UART_IRQHandler+0x774>
 8008670:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008674:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008678:	2b00      	cmp	r3, #0
 800867a:	d003      	beq.n	8008684 <HAL_UART_IRQHandler+0x774>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800867c:	6878      	ldr	r0, [r7, #4]
 800867e:	f001 f9e5 	bl	8009a4c <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008682:	e016      	b.n	80086b2 <HAL_UART_IRQHandler+0x7a2>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008684:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008688:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800868c:	2b00      	cmp	r3, #0
 800868e:	d010      	beq.n	80086b2 <HAL_UART_IRQHandler+0x7a2>
 8008690:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008694:	2b00      	cmp	r3, #0
 8008696:	da0c      	bge.n	80086b2 <HAL_UART_IRQHandler+0x7a2>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008698:	6878      	ldr	r0, [r7, #4]
 800869a:	f001 f9cd 	bl	8009a38 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800869e:	e008      	b.n	80086b2 <HAL_UART_IRQHandler+0x7a2>
      return;
 80086a0:	bf00      	nop
 80086a2:	e006      	b.n	80086b2 <HAL_UART_IRQHandler+0x7a2>
    return;
 80086a4:	bf00      	nop
 80086a6:	e004      	b.n	80086b2 <HAL_UART_IRQHandler+0x7a2>
      return;
 80086a8:	bf00      	nop
 80086aa:	e002      	b.n	80086b2 <HAL_UART_IRQHandler+0x7a2>
      return;
 80086ac:	bf00      	nop
 80086ae:	e000      	b.n	80086b2 <HAL_UART_IRQHandler+0x7a2>
    return;
 80086b0:	bf00      	nop
  }
}
 80086b2:	37e8      	adds	r7, #232	@ 0xe8
 80086b4:	46bd      	mov	sp, r7
 80086b6:	bd80      	pop	{r7, pc}
 80086b8:	effffffe 	.word	0xeffffffe

080086bc <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80086bc:	b480      	push	{r7}
 80086be:	b083      	sub	sp, #12
 80086c0:	af00      	add	r7, sp, #0
 80086c2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 80086c4:	bf00      	nop
 80086c6:	370c      	adds	r7, #12
 80086c8:	46bd      	mov	sp, r7
 80086ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086ce:	4770      	bx	lr

080086d0 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80086d0:	b480      	push	{r7}
 80086d2:	b083      	sub	sp, #12
 80086d4:	af00      	add	r7, sp, #0
 80086d6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 80086d8:	bf00      	nop
 80086da:	370c      	adds	r7, #12
 80086dc:	46bd      	mov	sp, r7
 80086de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80086e2:	4770      	bx	lr

080086e4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80086e4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80086e8:	b092      	sub	sp, #72	@ 0x48
 80086ea:	af00      	add	r7, sp, #0
 80086ec:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80086ee:	2300      	movs	r3, #0
 80086f0:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80086f4:	697b      	ldr	r3, [r7, #20]
 80086f6:	689a      	ldr	r2, [r3, #8]
 80086f8:	697b      	ldr	r3, [r7, #20]
 80086fa:	691b      	ldr	r3, [r3, #16]
 80086fc:	431a      	orrs	r2, r3
 80086fe:	697b      	ldr	r3, [r7, #20]
 8008700:	695b      	ldr	r3, [r3, #20]
 8008702:	431a      	orrs	r2, r3
 8008704:	697b      	ldr	r3, [r7, #20]
 8008706:	69db      	ldr	r3, [r3, #28]
 8008708:	4313      	orrs	r3, r2
 800870a:	647b      	str	r3, [r7, #68]	@ 0x44
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800870c:	697b      	ldr	r3, [r7, #20]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	681a      	ldr	r2, [r3, #0]
 8008712:	4bbe      	ldr	r3, [pc, #760]	@ (8008a0c <UART_SetConfig+0x328>)
 8008714:	4013      	ands	r3, r2
 8008716:	697a      	ldr	r2, [r7, #20]
 8008718:	6812      	ldr	r2, [r2, #0]
 800871a:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800871c:	430b      	orrs	r3, r1
 800871e:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008720:	697b      	ldr	r3, [r7, #20]
 8008722:	681b      	ldr	r3, [r3, #0]
 8008724:	685b      	ldr	r3, [r3, #4]
 8008726:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800872a:	697b      	ldr	r3, [r7, #20]
 800872c:	68da      	ldr	r2, [r3, #12]
 800872e:	697b      	ldr	r3, [r7, #20]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	430a      	orrs	r2, r1
 8008734:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008736:	697b      	ldr	r3, [r7, #20]
 8008738:	699b      	ldr	r3, [r3, #24]
 800873a:	647b      	str	r3, [r7, #68]	@ 0x44

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800873c:	697b      	ldr	r3, [r7, #20]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	4ab3      	ldr	r2, [pc, #716]	@ (8008a10 <UART_SetConfig+0x32c>)
 8008742:	4293      	cmp	r3, r2
 8008744:	d004      	beq.n	8008750 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008746:	697b      	ldr	r3, [r7, #20]
 8008748:	6a1b      	ldr	r3, [r3, #32]
 800874a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800874c:	4313      	orrs	r3, r2
 800874e:	647b      	str	r3, [r7, #68]	@ 0x44
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008750:	697b      	ldr	r3, [r7, #20]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	689a      	ldr	r2, [r3, #8]
 8008756:	4baf      	ldr	r3, [pc, #700]	@ (8008a14 <UART_SetConfig+0x330>)
 8008758:	4013      	ands	r3, r2
 800875a:	697a      	ldr	r2, [r7, #20]
 800875c:	6812      	ldr	r2, [r2, #0]
 800875e:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 8008760:	430b      	orrs	r3, r1
 8008762:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008764:	697b      	ldr	r3, [r7, #20]
 8008766:	681b      	ldr	r3, [r3, #0]
 8008768:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800876a:	f023 010f 	bic.w	r1, r3, #15
 800876e:	697b      	ldr	r3, [r7, #20]
 8008770:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8008772:	697b      	ldr	r3, [r7, #20]
 8008774:	681b      	ldr	r3, [r3, #0]
 8008776:	430a      	orrs	r2, r1
 8008778:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800877a:	697b      	ldr	r3, [r7, #20]
 800877c:	681b      	ldr	r3, [r3, #0]
 800877e:	4aa6      	ldr	r2, [pc, #664]	@ (8008a18 <UART_SetConfig+0x334>)
 8008780:	4293      	cmp	r3, r2
 8008782:	d177      	bne.n	8008874 <UART_SetConfig+0x190>
 8008784:	4ba5      	ldr	r3, [pc, #660]	@ (8008a1c <UART_SetConfig+0x338>)
 8008786:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008788:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800878c:	2b28      	cmp	r3, #40	@ 0x28
 800878e:	d86d      	bhi.n	800886c <UART_SetConfig+0x188>
 8008790:	a201      	add	r2, pc, #4	@ (adr r2, 8008798 <UART_SetConfig+0xb4>)
 8008792:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008796:	bf00      	nop
 8008798:	0800883d 	.word	0x0800883d
 800879c:	0800886d 	.word	0x0800886d
 80087a0:	0800886d 	.word	0x0800886d
 80087a4:	0800886d 	.word	0x0800886d
 80087a8:	0800886d 	.word	0x0800886d
 80087ac:	0800886d 	.word	0x0800886d
 80087b0:	0800886d 	.word	0x0800886d
 80087b4:	0800886d 	.word	0x0800886d
 80087b8:	08008845 	.word	0x08008845
 80087bc:	0800886d 	.word	0x0800886d
 80087c0:	0800886d 	.word	0x0800886d
 80087c4:	0800886d 	.word	0x0800886d
 80087c8:	0800886d 	.word	0x0800886d
 80087cc:	0800886d 	.word	0x0800886d
 80087d0:	0800886d 	.word	0x0800886d
 80087d4:	0800886d 	.word	0x0800886d
 80087d8:	0800884d 	.word	0x0800884d
 80087dc:	0800886d 	.word	0x0800886d
 80087e0:	0800886d 	.word	0x0800886d
 80087e4:	0800886d 	.word	0x0800886d
 80087e8:	0800886d 	.word	0x0800886d
 80087ec:	0800886d 	.word	0x0800886d
 80087f0:	0800886d 	.word	0x0800886d
 80087f4:	0800886d 	.word	0x0800886d
 80087f8:	08008855 	.word	0x08008855
 80087fc:	0800886d 	.word	0x0800886d
 8008800:	0800886d 	.word	0x0800886d
 8008804:	0800886d 	.word	0x0800886d
 8008808:	0800886d 	.word	0x0800886d
 800880c:	0800886d 	.word	0x0800886d
 8008810:	0800886d 	.word	0x0800886d
 8008814:	0800886d 	.word	0x0800886d
 8008818:	0800885d 	.word	0x0800885d
 800881c:	0800886d 	.word	0x0800886d
 8008820:	0800886d 	.word	0x0800886d
 8008824:	0800886d 	.word	0x0800886d
 8008828:	0800886d 	.word	0x0800886d
 800882c:	0800886d 	.word	0x0800886d
 8008830:	0800886d 	.word	0x0800886d
 8008834:	0800886d 	.word	0x0800886d
 8008838:	08008865 	.word	0x08008865
 800883c:	2301      	movs	r3, #1
 800883e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008842:	e222      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008844:	2304      	movs	r3, #4
 8008846:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800884a:	e21e      	b.n	8008c8a <UART_SetConfig+0x5a6>
 800884c:	2308      	movs	r3, #8
 800884e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008852:	e21a      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008854:	2310      	movs	r3, #16
 8008856:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800885a:	e216      	b.n	8008c8a <UART_SetConfig+0x5a6>
 800885c:	2320      	movs	r3, #32
 800885e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008862:	e212      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008864:	2340      	movs	r3, #64	@ 0x40
 8008866:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800886a:	e20e      	b.n	8008c8a <UART_SetConfig+0x5a6>
 800886c:	2380      	movs	r3, #128	@ 0x80
 800886e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008872:	e20a      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008874:	697b      	ldr	r3, [r7, #20]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	4a69      	ldr	r2, [pc, #420]	@ (8008a20 <UART_SetConfig+0x33c>)
 800887a:	4293      	cmp	r3, r2
 800887c:	d130      	bne.n	80088e0 <UART_SetConfig+0x1fc>
 800887e:	4b67      	ldr	r3, [pc, #412]	@ (8008a1c <UART_SetConfig+0x338>)
 8008880:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008882:	f003 0307 	and.w	r3, r3, #7
 8008886:	2b05      	cmp	r3, #5
 8008888:	d826      	bhi.n	80088d8 <UART_SetConfig+0x1f4>
 800888a:	a201      	add	r2, pc, #4	@ (adr r2, 8008890 <UART_SetConfig+0x1ac>)
 800888c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008890:	080088a9 	.word	0x080088a9
 8008894:	080088b1 	.word	0x080088b1
 8008898:	080088b9 	.word	0x080088b9
 800889c:	080088c1 	.word	0x080088c1
 80088a0:	080088c9 	.word	0x080088c9
 80088a4:	080088d1 	.word	0x080088d1
 80088a8:	2300      	movs	r3, #0
 80088aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088ae:	e1ec      	b.n	8008c8a <UART_SetConfig+0x5a6>
 80088b0:	2304      	movs	r3, #4
 80088b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088b6:	e1e8      	b.n	8008c8a <UART_SetConfig+0x5a6>
 80088b8:	2308      	movs	r3, #8
 80088ba:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088be:	e1e4      	b.n	8008c8a <UART_SetConfig+0x5a6>
 80088c0:	2310      	movs	r3, #16
 80088c2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088c6:	e1e0      	b.n	8008c8a <UART_SetConfig+0x5a6>
 80088c8:	2320      	movs	r3, #32
 80088ca:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088ce:	e1dc      	b.n	8008c8a <UART_SetConfig+0x5a6>
 80088d0:	2340      	movs	r3, #64	@ 0x40
 80088d2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088d6:	e1d8      	b.n	8008c8a <UART_SetConfig+0x5a6>
 80088d8:	2380      	movs	r3, #128	@ 0x80
 80088da:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80088de:	e1d4      	b.n	8008c8a <UART_SetConfig+0x5a6>
 80088e0:	697b      	ldr	r3, [r7, #20]
 80088e2:	681b      	ldr	r3, [r3, #0]
 80088e4:	4a4f      	ldr	r2, [pc, #316]	@ (8008a24 <UART_SetConfig+0x340>)
 80088e6:	4293      	cmp	r3, r2
 80088e8:	d130      	bne.n	800894c <UART_SetConfig+0x268>
 80088ea:	4b4c      	ldr	r3, [pc, #304]	@ (8008a1c <UART_SetConfig+0x338>)
 80088ec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80088ee:	f003 0307 	and.w	r3, r3, #7
 80088f2:	2b05      	cmp	r3, #5
 80088f4:	d826      	bhi.n	8008944 <UART_SetConfig+0x260>
 80088f6:	a201      	add	r2, pc, #4	@ (adr r2, 80088fc <UART_SetConfig+0x218>)
 80088f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088fc:	08008915 	.word	0x08008915
 8008900:	0800891d 	.word	0x0800891d
 8008904:	08008925 	.word	0x08008925
 8008908:	0800892d 	.word	0x0800892d
 800890c:	08008935 	.word	0x08008935
 8008910:	0800893d 	.word	0x0800893d
 8008914:	2300      	movs	r3, #0
 8008916:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800891a:	e1b6      	b.n	8008c8a <UART_SetConfig+0x5a6>
 800891c:	2304      	movs	r3, #4
 800891e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008922:	e1b2      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008924:	2308      	movs	r3, #8
 8008926:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800892a:	e1ae      	b.n	8008c8a <UART_SetConfig+0x5a6>
 800892c:	2310      	movs	r3, #16
 800892e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008932:	e1aa      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008934:	2320      	movs	r3, #32
 8008936:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800893a:	e1a6      	b.n	8008c8a <UART_SetConfig+0x5a6>
 800893c:	2340      	movs	r3, #64	@ 0x40
 800893e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008942:	e1a2      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008944:	2380      	movs	r3, #128	@ 0x80
 8008946:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800894a:	e19e      	b.n	8008c8a <UART_SetConfig+0x5a6>
 800894c:	697b      	ldr	r3, [r7, #20]
 800894e:	681b      	ldr	r3, [r3, #0]
 8008950:	4a35      	ldr	r2, [pc, #212]	@ (8008a28 <UART_SetConfig+0x344>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d130      	bne.n	80089b8 <UART_SetConfig+0x2d4>
 8008956:	4b31      	ldr	r3, [pc, #196]	@ (8008a1c <UART_SetConfig+0x338>)
 8008958:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800895a:	f003 0307 	and.w	r3, r3, #7
 800895e:	2b05      	cmp	r3, #5
 8008960:	d826      	bhi.n	80089b0 <UART_SetConfig+0x2cc>
 8008962:	a201      	add	r2, pc, #4	@ (adr r2, 8008968 <UART_SetConfig+0x284>)
 8008964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008968:	08008981 	.word	0x08008981
 800896c:	08008989 	.word	0x08008989
 8008970:	08008991 	.word	0x08008991
 8008974:	08008999 	.word	0x08008999
 8008978:	080089a1 	.word	0x080089a1
 800897c:	080089a9 	.word	0x080089a9
 8008980:	2300      	movs	r3, #0
 8008982:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008986:	e180      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008988:	2304      	movs	r3, #4
 800898a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800898e:	e17c      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008990:	2308      	movs	r3, #8
 8008992:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008996:	e178      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008998:	2310      	movs	r3, #16
 800899a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 800899e:	e174      	b.n	8008c8a <UART_SetConfig+0x5a6>
 80089a0:	2320      	movs	r3, #32
 80089a2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089a6:	e170      	b.n	8008c8a <UART_SetConfig+0x5a6>
 80089a8:	2340      	movs	r3, #64	@ 0x40
 80089aa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089ae:	e16c      	b.n	8008c8a <UART_SetConfig+0x5a6>
 80089b0:	2380      	movs	r3, #128	@ 0x80
 80089b2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089b6:	e168      	b.n	8008c8a <UART_SetConfig+0x5a6>
 80089b8:	697b      	ldr	r3, [r7, #20]
 80089ba:	681b      	ldr	r3, [r3, #0]
 80089bc:	4a1b      	ldr	r2, [pc, #108]	@ (8008a2c <UART_SetConfig+0x348>)
 80089be:	4293      	cmp	r3, r2
 80089c0:	d142      	bne.n	8008a48 <UART_SetConfig+0x364>
 80089c2:	4b16      	ldr	r3, [pc, #88]	@ (8008a1c <UART_SetConfig+0x338>)
 80089c4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80089c6:	f003 0307 	and.w	r3, r3, #7
 80089ca:	2b05      	cmp	r3, #5
 80089cc:	d838      	bhi.n	8008a40 <UART_SetConfig+0x35c>
 80089ce:	a201      	add	r2, pc, #4	@ (adr r2, 80089d4 <UART_SetConfig+0x2f0>)
 80089d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089d4:	080089ed 	.word	0x080089ed
 80089d8:	080089f5 	.word	0x080089f5
 80089dc:	080089fd 	.word	0x080089fd
 80089e0:	08008a05 	.word	0x08008a05
 80089e4:	08008a31 	.word	0x08008a31
 80089e8:	08008a39 	.word	0x08008a39
 80089ec:	2300      	movs	r3, #0
 80089ee:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089f2:	e14a      	b.n	8008c8a <UART_SetConfig+0x5a6>
 80089f4:	2304      	movs	r3, #4
 80089f6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 80089fa:	e146      	b.n	8008c8a <UART_SetConfig+0x5a6>
 80089fc:	2308      	movs	r3, #8
 80089fe:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a02:	e142      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008a04:	2310      	movs	r3, #16
 8008a06:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a0a:	e13e      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008a0c:	cfff69f3 	.word	0xcfff69f3
 8008a10:	58000c00 	.word	0x58000c00
 8008a14:	11fff4ff 	.word	0x11fff4ff
 8008a18:	40011000 	.word	0x40011000
 8008a1c:	58024400 	.word	0x58024400
 8008a20:	40004400 	.word	0x40004400
 8008a24:	40004800 	.word	0x40004800
 8008a28:	40004c00 	.word	0x40004c00
 8008a2c:	40005000 	.word	0x40005000
 8008a30:	2320      	movs	r3, #32
 8008a32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a36:	e128      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008a38:	2340      	movs	r3, #64	@ 0x40
 8008a3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a3e:	e124      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008a40:	2380      	movs	r3, #128	@ 0x80
 8008a42:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008a46:	e120      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008a48:	697b      	ldr	r3, [r7, #20]
 8008a4a:	681b      	ldr	r3, [r3, #0]
 8008a4c:	4acb      	ldr	r2, [pc, #812]	@ (8008d7c <UART_SetConfig+0x698>)
 8008a4e:	4293      	cmp	r3, r2
 8008a50:	d176      	bne.n	8008b40 <UART_SetConfig+0x45c>
 8008a52:	4bcb      	ldr	r3, [pc, #812]	@ (8008d80 <UART_SetConfig+0x69c>)
 8008a54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008a56:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8008a5a:	2b28      	cmp	r3, #40	@ 0x28
 8008a5c:	d86c      	bhi.n	8008b38 <UART_SetConfig+0x454>
 8008a5e:	a201      	add	r2, pc, #4	@ (adr r2, 8008a64 <UART_SetConfig+0x380>)
 8008a60:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a64:	08008b09 	.word	0x08008b09
 8008a68:	08008b39 	.word	0x08008b39
 8008a6c:	08008b39 	.word	0x08008b39
 8008a70:	08008b39 	.word	0x08008b39
 8008a74:	08008b39 	.word	0x08008b39
 8008a78:	08008b39 	.word	0x08008b39
 8008a7c:	08008b39 	.word	0x08008b39
 8008a80:	08008b39 	.word	0x08008b39
 8008a84:	08008b11 	.word	0x08008b11
 8008a88:	08008b39 	.word	0x08008b39
 8008a8c:	08008b39 	.word	0x08008b39
 8008a90:	08008b39 	.word	0x08008b39
 8008a94:	08008b39 	.word	0x08008b39
 8008a98:	08008b39 	.word	0x08008b39
 8008a9c:	08008b39 	.word	0x08008b39
 8008aa0:	08008b39 	.word	0x08008b39
 8008aa4:	08008b19 	.word	0x08008b19
 8008aa8:	08008b39 	.word	0x08008b39
 8008aac:	08008b39 	.word	0x08008b39
 8008ab0:	08008b39 	.word	0x08008b39
 8008ab4:	08008b39 	.word	0x08008b39
 8008ab8:	08008b39 	.word	0x08008b39
 8008abc:	08008b39 	.word	0x08008b39
 8008ac0:	08008b39 	.word	0x08008b39
 8008ac4:	08008b21 	.word	0x08008b21
 8008ac8:	08008b39 	.word	0x08008b39
 8008acc:	08008b39 	.word	0x08008b39
 8008ad0:	08008b39 	.word	0x08008b39
 8008ad4:	08008b39 	.word	0x08008b39
 8008ad8:	08008b39 	.word	0x08008b39
 8008adc:	08008b39 	.word	0x08008b39
 8008ae0:	08008b39 	.word	0x08008b39
 8008ae4:	08008b29 	.word	0x08008b29
 8008ae8:	08008b39 	.word	0x08008b39
 8008aec:	08008b39 	.word	0x08008b39
 8008af0:	08008b39 	.word	0x08008b39
 8008af4:	08008b39 	.word	0x08008b39
 8008af8:	08008b39 	.word	0x08008b39
 8008afc:	08008b39 	.word	0x08008b39
 8008b00:	08008b39 	.word	0x08008b39
 8008b04:	08008b31 	.word	0x08008b31
 8008b08:	2301      	movs	r3, #1
 8008b0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b0e:	e0bc      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008b10:	2304      	movs	r3, #4
 8008b12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b16:	e0b8      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008b18:	2308      	movs	r3, #8
 8008b1a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b1e:	e0b4      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008b20:	2310      	movs	r3, #16
 8008b22:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b26:	e0b0      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008b28:	2320      	movs	r3, #32
 8008b2a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b2e:	e0ac      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008b30:	2340      	movs	r3, #64	@ 0x40
 8008b32:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b36:	e0a8      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008b38:	2380      	movs	r3, #128	@ 0x80
 8008b3a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b3e:	e0a4      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008b40:	697b      	ldr	r3, [r7, #20]
 8008b42:	681b      	ldr	r3, [r3, #0]
 8008b44:	4a8f      	ldr	r2, [pc, #572]	@ (8008d84 <UART_SetConfig+0x6a0>)
 8008b46:	4293      	cmp	r3, r2
 8008b48:	d130      	bne.n	8008bac <UART_SetConfig+0x4c8>
 8008b4a:	4b8d      	ldr	r3, [pc, #564]	@ (8008d80 <UART_SetConfig+0x69c>)
 8008b4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008b4e:	f003 0307 	and.w	r3, r3, #7
 8008b52:	2b05      	cmp	r3, #5
 8008b54:	d826      	bhi.n	8008ba4 <UART_SetConfig+0x4c0>
 8008b56:	a201      	add	r2, pc, #4	@ (adr r2, 8008b5c <UART_SetConfig+0x478>)
 8008b58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008b5c:	08008b75 	.word	0x08008b75
 8008b60:	08008b7d 	.word	0x08008b7d
 8008b64:	08008b85 	.word	0x08008b85
 8008b68:	08008b8d 	.word	0x08008b8d
 8008b6c:	08008b95 	.word	0x08008b95
 8008b70:	08008b9d 	.word	0x08008b9d
 8008b74:	2300      	movs	r3, #0
 8008b76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b7a:	e086      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008b7c:	2304      	movs	r3, #4
 8008b7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b82:	e082      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008b84:	2308      	movs	r3, #8
 8008b86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b8a:	e07e      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008b8c:	2310      	movs	r3, #16
 8008b8e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b92:	e07a      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008b94:	2320      	movs	r3, #32
 8008b96:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008b9a:	e076      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008b9c:	2340      	movs	r3, #64	@ 0x40
 8008b9e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008ba2:	e072      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008ba4:	2380      	movs	r3, #128	@ 0x80
 8008ba6:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008baa:	e06e      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008bac:	697b      	ldr	r3, [r7, #20]
 8008bae:	681b      	ldr	r3, [r3, #0]
 8008bb0:	4a75      	ldr	r2, [pc, #468]	@ (8008d88 <UART_SetConfig+0x6a4>)
 8008bb2:	4293      	cmp	r3, r2
 8008bb4:	d130      	bne.n	8008c18 <UART_SetConfig+0x534>
 8008bb6:	4b72      	ldr	r3, [pc, #456]	@ (8008d80 <UART_SetConfig+0x69c>)
 8008bb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8008bba:	f003 0307 	and.w	r3, r3, #7
 8008bbe:	2b05      	cmp	r3, #5
 8008bc0:	d826      	bhi.n	8008c10 <UART_SetConfig+0x52c>
 8008bc2:	a201      	add	r2, pc, #4	@ (adr r2, 8008bc8 <UART_SetConfig+0x4e4>)
 8008bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bc8:	08008be1 	.word	0x08008be1
 8008bcc:	08008be9 	.word	0x08008be9
 8008bd0:	08008bf1 	.word	0x08008bf1
 8008bd4:	08008bf9 	.word	0x08008bf9
 8008bd8:	08008c01 	.word	0x08008c01
 8008bdc:	08008c09 	.word	0x08008c09
 8008be0:	2300      	movs	r3, #0
 8008be2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008be6:	e050      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008be8:	2304      	movs	r3, #4
 8008bea:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008bee:	e04c      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008bf0:	2308      	movs	r3, #8
 8008bf2:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008bf6:	e048      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008bf8:	2310      	movs	r3, #16
 8008bfa:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008bfe:	e044      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008c00:	2320      	movs	r3, #32
 8008c02:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c06:	e040      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008c08:	2340      	movs	r3, #64	@ 0x40
 8008c0a:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c0e:	e03c      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008c10:	2380      	movs	r3, #128	@ 0x80
 8008c12:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c16:	e038      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008c18:	697b      	ldr	r3, [r7, #20]
 8008c1a:	681b      	ldr	r3, [r3, #0]
 8008c1c:	4a5b      	ldr	r2, [pc, #364]	@ (8008d8c <UART_SetConfig+0x6a8>)
 8008c1e:	4293      	cmp	r3, r2
 8008c20:	d130      	bne.n	8008c84 <UART_SetConfig+0x5a0>
 8008c22:	4b57      	ldr	r3, [pc, #348]	@ (8008d80 <UART_SetConfig+0x69c>)
 8008c24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c26:	f003 0307 	and.w	r3, r3, #7
 8008c2a:	2b05      	cmp	r3, #5
 8008c2c:	d826      	bhi.n	8008c7c <UART_SetConfig+0x598>
 8008c2e:	a201      	add	r2, pc, #4	@ (adr r2, 8008c34 <UART_SetConfig+0x550>)
 8008c30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008c34:	08008c4d 	.word	0x08008c4d
 8008c38:	08008c55 	.word	0x08008c55
 8008c3c:	08008c5d 	.word	0x08008c5d
 8008c40:	08008c65 	.word	0x08008c65
 8008c44:	08008c6d 	.word	0x08008c6d
 8008c48:	08008c75 	.word	0x08008c75
 8008c4c:	2302      	movs	r3, #2
 8008c4e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c52:	e01a      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008c54:	2304      	movs	r3, #4
 8008c56:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c5a:	e016      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008c5c:	2308      	movs	r3, #8
 8008c5e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c62:	e012      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008c64:	2310      	movs	r3, #16
 8008c66:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c6a:	e00e      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008c6c:	2320      	movs	r3, #32
 8008c6e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c72:	e00a      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008c74:	2340      	movs	r3, #64	@ 0x40
 8008c76:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c7a:	e006      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008c7c:	2380      	movs	r3, #128	@ 0x80
 8008c7e:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43
 8008c82:	e002      	b.n	8008c8a <UART_SetConfig+0x5a6>
 8008c84:	2380      	movs	r3, #128	@ 0x80
 8008c86:	f887 3043 	strb.w	r3, [r7, #67]	@ 0x43

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008c8a:	697b      	ldr	r3, [r7, #20]
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	4a3f      	ldr	r2, [pc, #252]	@ (8008d8c <UART_SetConfig+0x6a8>)
 8008c90:	4293      	cmp	r3, r2
 8008c92:	f040 80f8 	bne.w	8008e86 <UART_SetConfig+0x7a2>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008c96:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008c9a:	2b20      	cmp	r3, #32
 8008c9c:	dc46      	bgt.n	8008d2c <UART_SetConfig+0x648>
 8008c9e:	2b02      	cmp	r3, #2
 8008ca0:	f2c0 8082 	blt.w	8008da8 <UART_SetConfig+0x6c4>
 8008ca4:	3b02      	subs	r3, #2
 8008ca6:	2b1e      	cmp	r3, #30
 8008ca8:	d87e      	bhi.n	8008da8 <UART_SetConfig+0x6c4>
 8008caa:	a201      	add	r2, pc, #4	@ (adr r2, 8008cb0 <UART_SetConfig+0x5cc>)
 8008cac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008cb0:	08008d33 	.word	0x08008d33
 8008cb4:	08008da9 	.word	0x08008da9
 8008cb8:	08008d3b 	.word	0x08008d3b
 8008cbc:	08008da9 	.word	0x08008da9
 8008cc0:	08008da9 	.word	0x08008da9
 8008cc4:	08008da9 	.word	0x08008da9
 8008cc8:	08008d4b 	.word	0x08008d4b
 8008ccc:	08008da9 	.word	0x08008da9
 8008cd0:	08008da9 	.word	0x08008da9
 8008cd4:	08008da9 	.word	0x08008da9
 8008cd8:	08008da9 	.word	0x08008da9
 8008cdc:	08008da9 	.word	0x08008da9
 8008ce0:	08008da9 	.word	0x08008da9
 8008ce4:	08008da9 	.word	0x08008da9
 8008ce8:	08008d5b 	.word	0x08008d5b
 8008cec:	08008da9 	.word	0x08008da9
 8008cf0:	08008da9 	.word	0x08008da9
 8008cf4:	08008da9 	.word	0x08008da9
 8008cf8:	08008da9 	.word	0x08008da9
 8008cfc:	08008da9 	.word	0x08008da9
 8008d00:	08008da9 	.word	0x08008da9
 8008d04:	08008da9 	.word	0x08008da9
 8008d08:	08008da9 	.word	0x08008da9
 8008d0c:	08008da9 	.word	0x08008da9
 8008d10:	08008da9 	.word	0x08008da9
 8008d14:	08008da9 	.word	0x08008da9
 8008d18:	08008da9 	.word	0x08008da9
 8008d1c:	08008da9 	.word	0x08008da9
 8008d20:	08008da9 	.word	0x08008da9
 8008d24:	08008da9 	.word	0x08008da9
 8008d28:	08008d9b 	.word	0x08008d9b
 8008d2c:	2b40      	cmp	r3, #64	@ 0x40
 8008d2e:	d037      	beq.n	8008da0 <UART_SetConfig+0x6bc>
 8008d30:	e03a      	b.n	8008da8 <UART_SetConfig+0x6c4>
    {
      case UART_CLOCKSOURCE_D3PCLK1:
        pclk = HAL_RCCEx_GetD3PCLK1Freq();
 8008d32:	f7fe fb99 	bl	8007468 <HAL_RCCEx_GetD3PCLK1Freq>
 8008d36:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008d38:	e03c      	b.n	8008db4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008d3a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008d3e:	4618      	mov	r0, r3
 8008d40:	f7fe fba8 	bl	8007494 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008d44:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d46:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d48:	e034      	b.n	8008db4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008d4a:	f107 0318 	add.w	r3, r7, #24
 8008d4e:	4618      	mov	r0, r3
 8008d50:	f7fe fcf4 	bl	800773c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008d54:	69fb      	ldr	r3, [r7, #28]
 8008d56:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d58:	e02c      	b.n	8008db4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008d5a:	4b09      	ldr	r3, [pc, #36]	@ (8008d80 <UART_SetConfig+0x69c>)
 8008d5c:	681b      	ldr	r3, [r3, #0]
 8008d5e:	f003 0320 	and.w	r3, r3, #32
 8008d62:	2b00      	cmp	r3, #0
 8008d64:	d016      	beq.n	8008d94 <UART_SetConfig+0x6b0>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008d66:	4b06      	ldr	r3, [pc, #24]	@ (8008d80 <UART_SetConfig+0x69c>)
 8008d68:	681b      	ldr	r3, [r3, #0]
 8008d6a:	08db      	lsrs	r3, r3, #3
 8008d6c:	f003 0303 	and.w	r3, r3, #3
 8008d70:	4a07      	ldr	r2, [pc, #28]	@ (8008d90 <UART_SetConfig+0x6ac>)
 8008d72:	fa22 f303 	lsr.w	r3, r2, r3
 8008d76:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008d78:	e01c      	b.n	8008db4 <UART_SetConfig+0x6d0>
 8008d7a:	bf00      	nop
 8008d7c:	40011400 	.word	0x40011400
 8008d80:	58024400 	.word	0x58024400
 8008d84:	40007800 	.word	0x40007800
 8008d88:	40007c00 	.word	0x40007c00
 8008d8c:	58000c00 	.word	0x58000c00
 8008d90:	03d09000 	.word	0x03d09000
          pclk = (uint32_t) HSI_VALUE;
 8008d94:	4b9d      	ldr	r3, [pc, #628]	@ (800900c <UART_SetConfig+0x928>)
 8008d96:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d98:	e00c      	b.n	8008db4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008d9a:	4b9d      	ldr	r3, [pc, #628]	@ (8009010 <UART_SetConfig+0x92c>)
 8008d9c:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008d9e:	e009      	b.n	8008db4 <UART_SetConfig+0x6d0>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008da0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008da4:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008da6:	e005      	b.n	8008db4 <UART_SetConfig+0x6d0>
      default:
        pclk = 0U;
 8008da8:	2300      	movs	r3, #0
 8008daa:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008dac:	2301      	movs	r3, #1
 8008dae:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008db2:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008db4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008db6:	2b00      	cmp	r3, #0
 8008db8:	f000 81de 	beq.w	8009178 <UART_SetConfig+0xa94>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008dbc:	697b      	ldr	r3, [r7, #20]
 8008dbe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008dc0:	4a94      	ldr	r2, [pc, #592]	@ (8009014 <UART_SetConfig+0x930>)
 8008dc2:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008dc6:	461a      	mov	r2, r3
 8008dc8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008dca:	fbb3 f3f2 	udiv	r3, r3, r2
 8008dce:	633b      	str	r3, [r7, #48]	@ 0x30

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008dd0:	697b      	ldr	r3, [r7, #20]
 8008dd2:	685a      	ldr	r2, [r3, #4]
 8008dd4:	4613      	mov	r3, r2
 8008dd6:	005b      	lsls	r3, r3, #1
 8008dd8:	4413      	add	r3, r2
 8008dda:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008ddc:	429a      	cmp	r2, r3
 8008dde:	d305      	bcc.n	8008dec <UART_SetConfig+0x708>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008de0:	697b      	ldr	r3, [r7, #20]
 8008de2:	685b      	ldr	r3, [r3, #4]
 8008de4:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008de6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008de8:	429a      	cmp	r2, r3
 8008dea:	d903      	bls.n	8008df4 <UART_SetConfig+0x710>
      {
        ret = HAL_ERROR;
 8008dec:	2301      	movs	r3, #1
 8008dee:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008df2:	e1c1      	b.n	8009178 <UART_SetConfig+0xa94>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008df4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008df6:	2200      	movs	r2, #0
 8008df8:	60bb      	str	r3, [r7, #8]
 8008dfa:	60fa      	str	r2, [r7, #12]
 8008dfc:	697b      	ldr	r3, [r7, #20]
 8008dfe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e00:	4a84      	ldr	r2, [pc, #528]	@ (8009014 <UART_SetConfig+0x930>)
 8008e02:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008e06:	b29b      	uxth	r3, r3
 8008e08:	2200      	movs	r2, #0
 8008e0a:	603b      	str	r3, [r7, #0]
 8008e0c:	607a      	str	r2, [r7, #4]
 8008e0e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8008e12:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008e16:	f7f7 fa5f 	bl	80002d8 <__aeabi_uldivmod>
 8008e1a:	4602      	mov	r2, r0
 8008e1c:	460b      	mov	r3, r1
 8008e1e:	4610      	mov	r0, r2
 8008e20:	4619      	mov	r1, r3
 8008e22:	f04f 0200 	mov.w	r2, #0
 8008e26:	f04f 0300 	mov.w	r3, #0
 8008e2a:	020b      	lsls	r3, r1, #8
 8008e2c:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008e30:	0202      	lsls	r2, r0, #8
 8008e32:	6979      	ldr	r1, [r7, #20]
 8008e34:	6849      	ldr	r1, [r1, #4]
 8008e36:	0849      	lsrs	r1, r1, #1
 8008e38:	2000      	movs	r0, #0
 8008e3a:	460c      	mov	r4, r1
 8008e3c:	4605      	mov	r5, r0
 8008e3e:	eb12 0804 	adds.w	r8, r2, r4
 8008e42:	eb43 0905 	adc.w	r9, r3, r5
 8008e46:	697b      	ldr	r3, [r7, #20]
 8008e48:	685b      	ldr	r3, [r3, #4]
 8008e4a:	2200      	movs	r2, #0
 8008e4c:	469a      	mov	sl, r3
 8008e4e:	4693      	mov	fp, r2
 8008e50:	4652      	mov	r2, sl
 8008e52:	465b      	mov	r3, fp
 8008e54:	4640      	mov	r0, r8
 8008e56:	4649      	mov	r1, r9
 8008e58:	f7f7 fa3e 	bl	80002d8 <__aeabi_uldivmod>
 8008e5c:	4602      	mov	r2, r0
 8008e5e:	460b      	mov	r3, r1
 8008e60:	4613      	mov	r3, r2
 8008e62:	63bb      	str	r3, [r7, #56]	@ 0x38
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008e64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e66:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008e6a:	d308      	bcc.n	8008e7e <UART_SetConfig+0x79a>
 8008e6c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008e6e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008e72:	d204      	bcs.n	8008e7e <UART_SetConfig+0x79a>
        {
          huart->Instance->BRR = usartdiv;
 8008e74:	697b      	ldr	r3, [r7, #20]
 8008e76:	681b      	ldr	r3, [r3, #0]
 8008e78:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8008e7a:	60da      	str	r2, [r3, #12]
 8008e7c:	e17c      	b.n	8009178 <UART_SetConfig+0xa94>
        }
        else
        {
          ret = HAL_ERROR;
 8008e7e:	2301      	movs	r3, #1
 8008e80:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 8008e84:	e178      	b.n	8009178 <UART_SetConfig+0xa94>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008e86:	697b      	ldr	r3, [r7, #20]
 8008e88:	69db      	ldr	r3, [r3, #28]
 8008e8a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008e8e:	f040 80c5 	bne.w	800901c <UART_SetConfig+0x938>
  {
    switch (clocksource)
 8008e92:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8008e96:	2b20      	cmp	r3, #32
 8008e98:	dc48      	bgt.n	8008f2c <UART_SetConfig+0x848>
 8008e9a:	2b00      	cmp	r3, #0
 8008e9c:	db7b      	blt.n	8008f96 <UART_SetConfig+0x8b2>
 8008e9e:	2b20      	cmp	r3, #32
 8008ea0:	d879      	bhi.n	8008f96 <UART_SetConfig+0x8b2>
 8008ea2:	a201      	add	r2, pc, #4	@ (adr r2, 8008ea8 <UART_SetConfig+0x7c4>)
 8008ea4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008ea8:	08008f33 	.word	0x08008f33
 8008eac:	08008f3b 	.word	0x08008f3b
 8008eb0:	08008f97 	.word	0x08008f97
 8008eb4:	08008f97 	.word	0x08008f97
 8008eb8:	08008f43 	.word	0x08008f43
 8008ebc:	08008f97 	.word	0x08008f97
 8008ec0:	08008f97 	.word	0x08008f97
 8008ec4:	08008f97 	.word	0x08008f97
 8008ec8:	08008f53 	.word	0x08008f53
 8008ecc:	08008f97 	.word	0x08008f97
 8008ed0:	08008f97 	.word	0x08008f97
 8008ed4:	08008f97 	.word	0x08008f97
 8008ed8:	08008f97 	.word	0x08008f97
 8008edc:	08008f97 	.word	0x08008f97
 8008ee0:	08008f97 	.word	0x08008f97
 8008ee4:	08008f97 	.word	0x08008f97
 8008ee8:	08008f63 	.word	0x08008f63
 8008eec:	08008f97 	.word	0x08008f97
 8008ef0:	08008f97 	.word	0x08008f97
 8008ef4:	08008f97 	.word	0x08008f97
 8008ef8:	08008f97 	.word	0x08008f97
 8008efc:	08008f97 	.word	0x08008f97
 8008f00:	08008f97 	.word	0x08008f97
 8008f04:	08008f97 	.word	0x08008f97
 8008f08:	08008f97 	.word	0x08008f97
 8008f0c:	08008f97 	.word	0x08008f97
 8008f10:	08008f97 	.word	0x08008f97
 8008f14:	08008f97 	.word	0x08008f97
 8008f18:	08008f97 	.word	0x08008f97
 8008f1c:	08008f97 	.word	0x08008f97
 8008f20:	08008f97 	.word	0x08008f97
 8008f24:	08008f97 	.word	0x08008f97
 8008f28:	08008f89 	.word	0x08008f89
 8008f2c:	2b40      	cmp	r3, #64	@ 0x40
 8008f2e:	d02e      	beq.n	8008f8e <UART_SetConfig+0x8aa>
 8008f30:	e031      	b.n	8008f96 <UART_SetConfig+0x8b2>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008f32:	f7fd f863 	bl	8005ffc <HAL_RCC_GetPCLK1Freq>
 8008f36:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008f38:	e033      	b.n	8008fa2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008f3a:	f7fd f875 	bl	8006028 <HAL_RCC_GetPCLK2Freq>
 8008f3e:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 8008f40:	e02f      	b.n	8008fa2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8008f42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8008f46:	4618      	mov	r0, r3
 8008f48:	f7fe faa4 	bl	8007494 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 8008f4c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008f4e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f50:	e027      	b.n	8008fa2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8008f52:	f107 0318 	add.w	r3, r7, #24
 8008f56:	4618      	mov	r0, r3
 8008f58:	f7fe fbf0 	bl	800773c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 8008f5c:	69fb      	ldr	r3, [r7, #28]
 8008f5e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f60:	e01f      	b.n	8008fa2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 8008f62:	4b2d      	ldr	r3, [pc, #180]	@ (8009018 <UART_SetConfig+0x934>)
 8008f64:	681b      	ldr	r3, [r3, #0]
 8008f66:	f003 0320 	and.w	r3, r3, #32
 8008f6a:	2b00      	cmp	r3, #0
 8008f6c:	d009      	beq.n	8008f82 <UART_SetConfig+0x89e>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 8008f6e:	4b2a      	ldr	r3, [pc, #168]	@ (8009018 <UART_SetConfig+0x934>)
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	08db      	lsrs	r3, r3, #3
 8008f74:	f003 0303 	and.w	r3, r3, #3
 8008f78:	4a24      	ldr	r2, [pc, #144]	@ (800900c <UART_SetConfig+0x928>)
 8008f7a:	fa22 f303 	lsr.w	r3, r2, r3
 8008f7e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 8008f80:	e00f      	b.n	8008fa2 <UART_SetConfig+0x8be>
          pclk = (uint32_t) HSI_VALUE;
 8008f82:	4b22      	ldr	r3, [pc, #136]	@ (800900c <UART_SetConfig+0x928>)
 8008f84:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f86:	e00c      	b.n	8008fa2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8008f88:	4b21      	ldr	r3, [pc, #132]	@ (8009010 <UART_SetConfig+0x92c>)
 8008f8a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f8c:	e009      	b.n	8008fa2 <UART_SetConfig+0x8be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008f8e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008f92:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8008f94:	e005      	b.n	8008fa2 <UART_SetConfig+0x8be>
      default:
        pclk = 0U;
 8008f96:	2300      	movs	r3, #0
 8008f98:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8008f9a:	2301      	movs	r3, #1
 8008f9c:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 8008fa0:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008fa2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	f000 80e7 	beq.w	8009178 <UART_SetConfig+0xa94>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008faa:	697b      	ldr	r3, [r7, #20]
 8008fac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008fae:	4a19      	ldr	r2, [pc, #100]	@ (8009014 <UART_SetConfig+0x930>)
 8008fb0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008fb4:	461a      	mov	r2, r3
 8008fb6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008fb8:	fbb3 f3f2 	udiv	r3, r3, r2
 8008fbc:	005a      	lsls	r2, r3, #1
 8008fbe:	697b      	ldr	r3, [r7, #20]
 8008fc0:	685b      	ldr	r3, [r3, #4]
 8008fc2:	085b      	lsrs	r3, r3, #1
 8008fc4:	441a      	add	r2, r3
 8008fc6:	697b      	ldr	r3, [r7, #20]
 8008fc8:	685b      	ldr	r3, [r3, #4]
 8008fca:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fce:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008fd0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fd2:	2b0f      	cmp	r3, #15
 8008fd4:	d916      	bls.n	8009004 <UART_SetConfig+0x920>
 8008fd6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008fdc:	d212      	bcs.n	8009004 <UART_SetConfig+0x920>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008fde:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fe0:	b29b      	uxth	r3, r3
 8008fe2:	f023 030f 	bic.w	r3, r3, #15
 8008fe6:	86fb      	strh	r3, [r7, #54]	@ 0x36
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008fe8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008fea:	085b      	lsrs	r3, r3, #1
 8008fec:	b29b      	uxth	r3, r3
 8008fee:	f003 0307 	and.w	r3, r3, #7
 8008ff2:	b29a      	uxth	r2, r3
 8008ff4:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 8008ff6:	4313      	orrs	r3, r2
 8008ff8:	86fb      	strh	r3, [r7, #54]	@ 0x36
        huart->Instance->BRR = brrtemp;
 8008ffa:	697b      	ldr	r3, [r7, #20]
 8008ffc:	681b      	ldr	r3, [r3, #0]
 8008ffe:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 8009000:	60da      	str	r2, [r3, #12]
 8009002:	e0b9      	b.n	8009178 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009004:	2301      	movs	r3, #1
 8009006:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
 800900a:	e0b5      	b.n	8009178 <UART_SetConfig+0xa94>
 800900c:	03d09000 	.word	0x03d09000
 8009010:	003d0900 	.word	0x003d0900
 8009014:	08009d64 	.word	0x08009d64
 8009018:	58024400 	.word	0x58024400
      }
    }
  }
  else
  {
    switch (clocksource)
 800901c:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 8009020:	2b20      	cmp	r3, #32
 8009022:	dc49      	bgt.n	80090b8 <UART_SetConfig+0x9d4>
 8009024:	2b00      	cmp	r3, #0
 8009026:	db7c      	blt.n	8009122 <UART_SetConfig+0xa3e>
 8009028:	2b20      	cmp	r3, #32
 800902a:	d87a      	bhi.n	8009122 <UART_SetConfig+0xa3e>
 800902c:	a201      	add	r2, pc, #4	@ (adr r2, 8009034 <UART_SetConfig+0x950>)
 800902e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009032:	bf00      	nop
 8009034:	080090bf 	.word	0x080090bf
 8009038:	080090c7 	.word	0x080090c7
 800903c:	08009123 	.word	0x08009123
 8009040:	08009123 	.word	0x08009123
 8009044:	080090cf 	.word	0x080090cf
 8009048:	08009123 	.word	0x08009123
 800904c:	08009123 	.word	0x08009123
 8009050:	08009123 	.word	0x08009123
 8009054:	080090df 	.word	0x080090df
 8009058:	08009123 	.word	0x08009123
 800905c:	08009123 	.word	0x08009123
 8009060:	08009123 	.word	0x08009123
 8009064:	08009123 	.word	0x08009123
 8009068:	08009123 	.word	0x08009123
 800906c:	08009123 	.word	0x08009123
 8009070:	08009123 	.word	0x08009123
 8009074:	080090ef 	.word	0x080090ef
 8009078:	08009123 	.word	0x08009123
 800907c:	08009123 	.word	0x08009123
 8009080:	08009123 	.word	0x08009123
 8009084:	08009123 	.word	0x08009123
 8009088:	08009123 	.word	0x08009123
 800908c:	08009123 	.word	0x08009123
 8009090:	08009123 	.word	0x08009123
 8009094:	08009123 	.word	0x08009123
 8009098:	08009123 	.word	0x08009123
 800909c:	08009123 	.word	0x08009123
 80090a0:	08009123 	.word	0x08009123
 80090a4:	08009123 	.word	0x08009123
 80090a8:	08009123 	.word	0x08009123
 80090ac:	08009123 	.word	0x08009123
 80090b0:	08009123 	.word	0x08009123
 80090b4:	08009115 	.word	0x08009115
 80090b8:	2b40      	cmp	r3, #64	@ 0x40
 80090ba:	d02e      	beq.n	800911a <UART_SetConfig+0xa36>
 80090bc:	e031      	b.n	8009122 <UART_SetConfig+0xa3e>
    {
      case UART_CLOCKSOURCE_D2PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80090be:	f7fc ff9d 	bl	8005ffc <HAL_RCC_GetPCLK1Freq>
 80090c2:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80090c4:	e033      	b.n	800912e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_D2PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80090c6:	f7fc ffaf 	bl	8006028 <HAL_RCC_GetPCLK2Freq>
 80090ca:	63f8      	str	r0, [r7, #60]	@ 0x3c
        break;
 80090cc:	e02f      	b.n	800912e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL2:
        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80090ce:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80090d2:	4618      	mov	r0, r3
 80090d4:	f7fe f9de 	bl	8007494 <HAL_RCCEx_GetPLL2ClockFreq>
        pclk = pll2_clocks.PLL2_Q_Frequency;
 80090d8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80090da:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80090dc:	e027      	b.n	800912e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_PLL3:
        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 80090de:	f107 0318 	add.w	r3, r7, #24
 80090e2:	4618      	mov	r0, r3
 80090e4:	f7fe fb2a 	bl	800773c <HAL_RCCEx_GetPLL3ClockFreq>
        pclk = pll3_clocks.PLL3_Q_Frequency;
 80090e8:	69fb      	ldr	r3, [r7, #28]
 80090ea:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 80090ec:	e01f      	b.n	800912e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_HSI:
        if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIDIV) != 0U)
 80090ee:	4b2d      	ldr	r3, [pc, #180]	@ (80091a4 <UART_SetConfig+0xac0>)
 80090f0:	681b      	ldr	r3, [r3, #0]
 80090f2:	f003 0320 	and.w	r3, r3, #32
 80090f6:	2b00      	cmp	r3, #0
 80090f8:	d009      	beq.n	800910e <UART_SetConfig+0xa2a>
        {
          pclk = (uint32_t)(HSI_VALUE >> (__HAL_RCC_GET_HSI_DIVIDER() >> 3U));
 80090fa:	4b2a      	ldr	r3, [pc, #168]	@ (80091a4 <UART_SetConfig+0xac0>)
 80090fc:	681b      	ldr	r3, [r3, #0]
 80090fe:	08db      	lsrs	r3, r3, #3
 8009100:	f003 0303 	and.w	r3, r3, #3
 8009104:	4a28      	ldr	r2, [pc, #160]	@ (80091a8 <UART_SetConfig+0xac4>)
 8009106:	fa22 f303 	lsr.w	r3, r2, r3
 800910a:	63fb      	str	r3, [r7, #60]	@ 0x3c
        }
        else
        {
          pclk = (uint32_t) HSI_VALUE;
        }
        break;
 800910c:	e00f      	b.n	800912e <UART_SetConfig+0xa4a>
          pclk = (uint32_t) HSI_VALUE;
 800910e:	4b26      	ldr	r3, [pc, #152]	@ (80091a8 <UART_SetConfig+0xac4>)
 8009110:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009112:	e00c      	b.n	800912e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_CSI:
        pclk = (uint32_t) CSI_VALUE;
 8009114:	4b25      	ldr	r3, [pc, #148]	@ (80091ac <UART_SetConfig+0xac8>)
 8009116:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009118:	e009      	b.n	800912e <UART_SetConfig+0xa4a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800911a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800911e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        break;
 8009120:	e005      	b.n	800912e <UART_SetConfig+0xa4a>
      default:
        pclk = 0U;
 8009122:	2300      	movs	r3, #0
 8009124:	63fb      	str	r3, [r7, #60]	@ 0x3c
        ret = HAL_ERROR;
 8009126:	2301      	movs	r3, #1
 8009128:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
        break;
 800912c:	bf00      	nop
    }

    if (pclk != 0U)
 800912e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009130:	2b00      	cmp	r3, #0
 8009132:	d021      	beq.n	8009178 <UART_SetConfig+0xa94>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8009134:	697b      	ldr	r3, [r7, #20]
 8009136:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009138:	4a1d      	ldr	r2, [pc, #116]	@ (80091b0 <UART_SetConfig+0xacc>)
 800913a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800913e:	461a      	mov	r2, r3
 8009140:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009142:	fbb3 f2f2 	udiv	r2, r3, r2
 8009146:	697b      	ldr	r3, [r7, #20]
 8009148:	685b      	ldr	r3, [r3, #4]
 800914a:	085b      	lsrs	r3, r3, #1
 800914c:	441a      	add	r2, r3
 800914e:	697b      	ldr	r3, [r7, #20]
 8009150:	685b      	ldr	r3, [r3, #4]
 8009152:	fbb2 f3f3 	udiv	r3, r2, r3
 8009156:	63bb      	str	r3, [r7, #56]	@ 0x38
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009158:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800915a:	2b0f      	cmp	r3, #15
 800915c:	d909      	bls.n	8009172 <UART_SetConfig+0xa8e>
 800915e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009160:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009164:	d205      	bcs.n	8009172 <UART_SetConfig+0xa8e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8009166:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009168:	b29a      	uxth	r2, r3
 800916a:	697b      	ldr	r3, [r7, #20]
 800916c:	681b      	ldr	r3, [r3, #0]
 800916e:	60da      	str	r2, [r3, #12]
 8009170:	e002      	b.n	8009178 <UART_SetConfig+0xa94>
      }
      else
      {
        ret = HAL_ERROR;
 8009172:	2301      	movs	r3, #1
 8009174:	f887 3042 	strb.w	r3, [r7, #66]	@ 0x42
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8009178:	697b      	ldr	r3, [r7, #20]
 800917a:	2201      	movs	r2, #1
 800917c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8009180:	697b      	ldr	r3, [r7, #20]
 8009182:	2201      	movs	r2, #1
 8009184:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8009188:	697b      	ldr	r3, [r7, #20]
 800918a:	2200      	movs	r2, #0
 800918c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800918e:	697b      	ldr	r3, [r7, #20]
 8009190:	2200      	movs	r2, #0
 8009192:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8009194:	f897 3042 	ldrb.w	r3, [r7, #66]	@ 0x42
}
 8009198:	4618      	mov	r0, r3
 800919a:	3748      	adds	r7, #72	@ 0x48
 800919c:	46bd      	mov	sp, r7
 800919e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80091a2:	bf00      	nop
 80091a4:	58024400 	.word	0x58024400
 80091a8:	03d09000 	.word	0x03d09000
 80091ac:	003d0900 	.word	0x003d0900
 80091b0:	08009d64 	.word	0x08009d64

080091b4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80091b4:	b480      	push	{r7}
 80091b6:	b083      	sub	sp, #12
 80091b8:	af00      	add	r7, sp, #0
 80091ba:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091c0:	f003 0308 	and.w	r3, r3, #8
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d00a      	beq.n	80091de <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80091c8:	687b      	ldr	r3, [r7, #4]
 80091ca:	681b      	ldr	r3, [r3, #0]
 80091cc:	685b      	ldr	r3, [r3, #4]
 80091ce:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	430a      	orrs	r2, r1
 80091dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091e2:	f003 0301 	and.w	r3, r3, #1
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d00a      	beq.n	8009200 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80091ea:	687b      	ldr	r3, [r7, #4]
 80091ec:	681b      	ldr	r3, [r3, #0]
 80091ee:	685b      	ldr	r3, [r3, #4]
 80091f0:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80091f4:	687b      	ldr	r3, [r7, #4]
 80091f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	681b      	ldr	r3, [r3, #0]
 80091fc:	430a      	orrs	r2, r1
 80091fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8009200:	687b      	ldr	r3, [r7, #4]
 8009202:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009204:	f003 0302 	and.w	r3, r3, #2
 8009208:	2b00      	cmp	r3, #0
 800920a:	d00a      	beq.n	8009222 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800920c:	687b      	ldr	r3, [r7, #4]
 800920e:	681b      	ldr	r3, [r3, #0]
 8009210:	685b      	ldr	r3, [r3, #4]
 8009212:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800921a:	687b      	ldr	r3, [r7, #4]
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	430a      	orrs	r2, r1
 8009220:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8009222:	687b      	ldr	r3, [r7, #4]
 8009224:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009226:	f003 0304 	and.w	r3, r3, #4
 800922a:	2b00      	cmp	r3, #0
 800922c:	d00a      	beq.n	8009244 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800922e:	687b      	ldr	r3, [r7, #4]
 8009230:	681b      	ldr	r3, [r3, #0]
 8009232:	685b      	ldr	r3, [r3, #4]
 8009234:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8009238:	687b      	ldr	r3, [r7, #4]
 800923a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800923c:	687b      	ldr	r3, [r7, #4]
 800923e:	681b      	ldr	r3, [r3, #0]
 8009240:	430a      	orrs	r2, r1
 8009242:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009248:	f003 0310 	and.w	r3, r3, #16
 800924c:	2b00      	cmp	r3, #0
 800924e:	d00a      	beq.n	8009266 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009250:	687b      	ldr	r3, [r7, #4]
 8009252:	681b      	ldr	r3, [r3, #0]
 8009254:	689b      	ldr	r3, [r3, #8]
 8009256:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800925a:	687b      	ldr	r3, [r7, #4]
 800925c:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800925e:	687b      	ldr	r3, [r7, #4]
 8009260:	681b      	ldr	r3, [r3, #0]
 8009262:	430a      	orrs	r2, r1
 8009264:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800926a:	f003 0320 	and.w	r3, r3, #32
 800926e:	2b00      	cmp	r3, #0
 8009270:	d00a      	beq.n	8009288 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009272:	687b      	ldr	r3, [r7, #4]
 8009274:	681b      	ldr	r3, [r3, #0]
 8009276:	689b      	ldr	r3, [r3, #8]
 8009278:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800927c:	687b      	ldr	r3, [r7, #4]
 800927e:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8009280:	687b      	ldr	r3, [r7, #4]
 8009282:	681b      	ldr	r3, [r3, #0]
 8009284:	430a      	orrs	r2, r1
 8009286:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009288:	687b      	ldr	r3, [r7, #4]
 800928a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800928c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009290:	2b00      	cmp	r3, #0
 8009292:	d01a      	beq.n	80092ca <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009294:	687b      	ldr	r3, [r7, #4]
 8009296:	681b      	ldr	r3, [r3, #0]
 8009298:	685b      	ldr	r3, [r3, #4]
 800929a:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800929e:	687b      	ldr	r3, [r7, #4]
 80092a0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	681b      	ldr	r3, [r3, #0]
 80092a6:	430a      	orrs	r2, r1
 80092a8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80092ae:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80092b2:	d10a      	bne.n	80092ca <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	681b      	ldr	r3, [r3, #0]
 80092b8:	685b      	ldr	r3, [r3, #4]
 80092ba:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80092be:	687b      	ldr	r3, [r7, #4]
 80092c0:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80092c2:	687b      	ldr	r3, [r7, #4]
 80092c4:	681b      	ldr	r3, [r3, #0]
 80092c6:	430a      	orrs	r2, r1
 80092c8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80092ca:	687b      	ldr	r3, [r7, #4]
 80092cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80092ce:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80092d2:	2b00      	cmp	r3, #0
 80092d4:	d00a      	beq.n	80092ec <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80092d6:	687b      	ldr	r3, [r7, #4]
 80092d8:	681b      	ldr	r3, [r3, #0]
 80092da:	685b      	ldr	r3, [r3, #4]
 80092dc:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80092e4:	687b      	ldr	r3, [r7, #4]
 80092e6:	681b      	ldr	r3, [r3, #0]
 80092e8:	430a      	orrs	r2, r1
 80092ea:	605a      	str	r2, [r3, #4]
  }
}
 80092ec:	bf00      	nop
 80092ee:	370c      	adds	r7, #12
 80092f0:	46bd      	mov	sp, r7
 80092f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092f6:	4770      	bx	lr

080092f8 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80092f8:	b580      	push	{r7, lr}
 80092fa:	b098      	sub	sp, #96	@ 0x60
 80092fc:	af02      	add	r7, sp, #8
 80092fe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009300:	687b      	ldr	r3, [r7, #4]
 8009302:	2200      	movs	r2, #0
 8009304:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009308:	f7f8 fc30 	bl	8001b6c <HAL_GetTick>
 800930c:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	681b      	ldr	r3, [r3, #0]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	f003 0308 	and.w	r3, r3, #8
 8009318:	2b08      	cmp	r3, #8
 800931a:	d12f      	bne.n	800937c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800931c:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8009320:	9300      	str	r3, [sp, #0]
 8009322:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009324:	2200      	movs	r2, #0
 8009326:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800932a:	6878      	ldr	r0, [r7, #4]
 800932c:	f000 f88e 	bl	800944c <UART_WaitOnFlagUntilTimeout>
 8009330:	4603      	mov	r3, r0
 8009332:	2b00      	cmp	r3, #0
 8009334:	d022      	beq.n	800937c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8009336:	687b      	ldr	r3, [r7, #4]
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800933c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800933e:	e853 3f00 	ldrex	r3, [r3]
 8009342:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009344:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009346:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800934a:	653b      	str	r3, [r7, #80]	@ 0x50
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	461a      	mov	r2, r3
 8009352:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009354:	647b      	str	r3, [r7, #68]	@ 0x44
 8009356:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009358:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800935a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800935c:	e841 2300 	strex	r3, r2, [r1]
 8009360:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009362:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009364:	2b00      	cmp	r3, #0
 8009366:	d1e6      	bne.n	8009336 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	2220      	movs	r2, #32
 800936c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	2200      	movs	r2, #0
 8009374:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8009378:	2303      	movs	r3, #3
 800937a:	e063      	b.n	8009444 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800937c:	687b      	ldr	r3, [r7, #4]
 800937e:	681b      	ldr	r3, [r3, #0]
 8009380:	681b      	ldr	r3, [r3, #0]
 8009382:	f003 0304 	and.w	r3, r3, #4
 8009386:	2b04      	cmp	r3, #4
 8009388:	d149      	bne.n	800941e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800938a:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800938e:	9300      	str	r3, [sp, #0]
 8009390:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8009392:	2200      	movs	r2, #0
 8009394:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8009398:	6878      	ldr	r0, [r7, #4]
 800939a:	f000 f857 	bl	800944c <UART_WaitOnFlagUntilTimeout>
 800939e:	4603      	mov	r3, r0
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d03c      	beq.n	800941e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80093a4:	687b      	ldr	r3, [r7, #4]
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093aa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093ac:	e853 3f00 	ldrex	r3, [r3]
 80093b0:	623b      	str	r3, [r7, #32]
   return(result);
 80093b2:	6a3b      	ldr	r3, [r7, #32]
 80093b4:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80093b8:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80093ba:	687b      	ldr	r3, [r7, #4]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	461a      	mov	r2, r3
 80093c0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80093c2:	633b      	str	r3, [r7, #48]	@ 0x30
 80093c4:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80093c8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80093ca:	e841 2300 	strex	r3, r2, [r1]
 80093ce:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80093d0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d1e6      	bne.n	80093a4 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093d6:	687b      	ldr	r3, [r7, #4]
 80093d8:	681b      	ldr	r3, [r3, #0]
 80093da:	3308      	adds	r3, #8
 80093dc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093de:	693b      	ldr	r3, [r7, #16]
 80093e0:	e853 3f00 	ldrex	r3, [r3]
 80093e4:	60fb      	str	r3, [r7, #12]
   return(result);
 80093e6:	68fb      	ldr	r3, [r7, #12]
 80093e8:	f023 0301 	bic.w	r3, r3, #1
 80093ec:	64bb      	str	r3, [r7, #72]	@ 0x48
 80093ee:	687b      	ldr	r3, [r7, #4]
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	3308      	adds	r3, #8
 80093f4:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80093f6:	61fa      	str	r2, [r7, #28]
 80093f8:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093fa:	69b9      	ldr	r1, [r7, #24]
 80093fc:	69fa      	ldr	r2, [r7, #28]
 80093fe:	e841 2300 	strex	r3, r2, [r1]
 8009402:	617b      	str	r3, [r7, #20]
   return(result);
 8009404:	697b      	ldr	r3, [r7, #20]
 8009406:	2b00      	cmp	r3, #0
 8009408:	d1e5      	bne.n	80093d6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	2220      	movs	r2, #32
 800940e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8009412:	687b      	ldr	r3, [r7, #4]
 8009414:	2200      	movs	r2, #0
 8009416:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800941a:	2303      	movs	r3, #3
 800941c:	e012      	b.n	8009444 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800941e:	687b      	ldr	r3, [r7, #4]
 8009420:	2220      	movs	r2, #32
 8009422:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8009426:	687b      	ldr	r3, [r7, #4]
 8009428:	2220      	movs	r2, #32
 800942a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800942e:	687b      	ldr	r3, [r7, #4]
 8009430:	2200      	movs	r2, #0
 8009432:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	2200      	movs	r2, #0
 8009438:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	2200      	movs	r2, #0
 800943e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009442:	2300      	movs	r3, #0
}
 8009444:	4618      	mov	r0, r3
 8009446:	3758      	adds	r7, #88	@ 0x58
 8009448:	46bd      	mov	sp, r7
 800944a:	bd80      	pop	{r7, pc}

0800944c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800944c:	b580      	push	{r7, lr}
 800944e:	b084      	sub	sp, #16
 8009450:	af00      	add	r7, sp, #0
 8009452:	60f8      	str	r0, [r7, #12]
 8009454:	60b9      	str	r1, [r7, #8]
 8009456:	603b      	str	r3, [r7, #0]
 8009458:	4613      	mov	r3, r2
 800945a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800945c:	e04f      	b.n	80094fe <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800945e:	69bb      	ldr	r3, [r7, #24]
 8009460:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009464:	d04b      	beq.n	80094fe <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8009466:	f7f8 fb81 	bl	8001b6c <HAL_GetTick>
 800946a:	4602      	mov	r2, r0
 800946c:	683b      	ldr	r3, [r7, #0]
 800946e:	1ad3      	subs	r3, r2, r3
 8009470:	69ba      	ldr	r2, [r7, #24]
 8009472:	429a      	cmp	r2, r3
 8009474:	d302      	bcc.n	800947c <UART_WaitOnFlagUntilTimeout+0x30>
 8009476:	69bb      	ldr	r3, [r7, #24]
 8009478:	2b00      	cmp	r3, #0
 800947a:	d101      	bne.n	8009480 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800947c:	2303      	movs	r3, #3
 800947e:	e04e      	b.n	800951e <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8009480:	68fb      	ldr	r3, [r7, #12]
 8009482:	681b      	ldr	r3, [r3, #0]
 8009484:	681b      	ldr	r3, [r3, #0]
 8009486:	f003 0304 	and.w	r3, r3, #4
 800948a:	2b00      	cmp	r3, #0
 800948c:	d037      	beq.n	80094fe <UART_WaitOnFlagUntilTimeout+0xb2>
 800948e:	68bb      	ldr	r3, [r7, #8]
 8009490:	2b80      	cmp	r3, #128	@ 0x80
 8009492:	d034      	beq.n	80094fe <UART_WaitOnFlagUntilTimeout+0xb2>
 8009494:	68bb      	ldr	r3, [r7, #8]
 8009496:	2b40      	cmp	r3, #64	@ 0x40
 8009498:	d031      	beq.n	80094fe <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800949a:	68fb      	ldr	r3, [r7, #12]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	69db      	ldr	r3, [r3, #28]
 80094a0:	f003 0308 	and.w	r3, r3, #8
 80094a4:	2b08      	cmp	r3, #8
 80094a6:	d110      	bne.n	80094ca <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	681b      	ldr	r3, [r3, #0]
 80094ac:	2208      	movs	r2, #8
 80094ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80094b0:	68f8      	ldr	r0, [r7, #12]
 80094b2:	f000 f921 	bl	80096f8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	2208      	movs	r2, #8
 80094ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80094be:	68fb      	ldr	r3, [r7, #12]
 80094c0:	2200      	movs	r2, #0
 80094c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80094c6:	2301      	movs	r3, #1
 80094c8:	e029      	b.n	800951e <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	69db      	ldr	r3, [r3, #28]
 80094d0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80094d4:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80094d8:	d111      	bne.n	80094fe <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80094da:	68fb      	ldr	r3, [r7, #12]
 80094dc:	681b      	ldr	r3, [r3, #0]
 80094de:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80094e2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80094e4:	68f8      	ldr	r0, [r7, #12]
 80094e6:	f000 f907 	bl	80096f8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80094ea:	68fb      	ldr	r3, [r7, #12]
 80094ec:	2220      	movs	r2, #32
 80094ee:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80094f2:	68fb      	ldr	r3, [r7, #12]
 80094f4:	2200      	movs	r2, #0
 80094f6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80094fa:	2303      	movs	r3, #3
 80094fc:	e00f      	b.n	800951e <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	69da      	ldr	r2, [r3, #28]
 8009504:	68bb      	ldr	r3, [r7, #8]
 8009506:	4013      	ands	r3, r2
 8009508:	68ba      	ldr	r2, [r7, #8]
 800950a:	429a      	cmp	r2, r3
 800950c:	bf0c      	ite	eq
 800950e:	2301      	moveq	r3, #1
 8009510:	2300      	movne	r3, #0
 8009512:	b2db      	uxtb	r3, r3
 8009514:	461a      	mov	r2, r3
 8009516:	79fb      	ldrb	r3, [r7, #7]
 8009518:	429a      	cmp	r2, r3
 800951a:	d0a0      	beq.n	800945e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800951c:	2300      	movs	r3, #0
}
 800951e:	4618      	mov	r0, r3
 8009520:	3710      	adds	r7, #16
 8009522:	46bd      	mov	sp, r7
 8009524:	bd80      	pop	{r7, pc}
	...

08009528 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8009528:	b580      	push	{r7, lr}
 800952a:	b096      	sub	sp, #88	@ 0x58
 800952c:	af00      	add	r7, sp, #0
 800952e:	60f8      	str	r0, [r7, #12]
 8009530:	60b9      	str	r1, [r7, #8]
 8009532:	4613      	mov	r3, r2
 8009534:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	68ba      	ldr	r2, [r7, #8]
 800953a:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	88fa      	ldrh	r2, [r7, #6]
 8009540:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009544:	68fb      	ldr	r3, [r7, #12]
 8009546:	2200      	movs	r2, #0
 8009548:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800954c:	68fb      	ldr	r3, [r7, #12]
 800954e:	2222      	movs	r2, #34	@ 0x22
 8009550:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8009554:	68fb      	ldr	r3, [r7, #12]
 8009556:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800955a:	2b00      	cmp	r3, #0
 800955c:	d02d      	beq.n	80095ba <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009564:	4a40      	ldr	r2, [pc, #256]	@ (8009668 <UART_Start_Receive_DMA+0x140>)
 8009566:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8009568:	68fb      	ldr	r3, [r7, #12]
 800956a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800956e:	4a3f      	ldr	r2, [pc, #252]	@ (800966c <UART_Start_Receive_DMA+0x144>)
 8009570:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009572:	68fb      	ldr	r3, [r7, #12]
 8009574:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009578:	4a3d      	ldr	r2, [pc, #244]	@ (8009670 <UART_Start_Receive_DMA+0x148>)
 800957a:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8009582:	2200      	movs	r2, #0
 8009584:	651a      	str	r2, [r3, #80]	@ 0x50

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800958c:	68fb      	ldr	r3, [r7, #12]
 800958e:	681b      	ldr	r3, [r3, #0]
 8009590:	3324      	adds	r3, #36	@ 0x24
 8009592:	4619      	mov	r1, r3
 8009594:	68fb      	ldr	r3, [r7, #12]
 8009596:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8009598:	461a      	mov	r2, r3
 800959a:	88fb      	ldrh	r3, [r7, #6]
 800959c:	f7f9 f81c 	bl	80025d8 <HAL_DMA_Start_IT>
 80095a0:	4603      	mov	r3, r0
 80095a2:	2b00      	cmp	r3, #0
 80095a4:	d009      	beq.n	80095ba <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 80095a6:	68fb      	ldr	r3, [r7, #12]
 80095a8:	2210      	movs	r2, #16
 80095aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	2220      	movs	r2, #32
 80095b2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80095b6:	2301      	movs	r3, #1
 80095b8:	e051      	b.n	800965e <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	691b      	ldr	r3, [r3, #16]
 80095be:	2b00      	cmp	r3, #0
 80095c0:	d018      	beq.n	80095f4 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	681b      	ldr	r3, [r3, #0]
 80095c6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095c8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80095ca:	e853 3f00 	ldrex	r3, [r3]
 80095ce:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80095d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80095d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80095d6:	657b      	str	r3, [r7, #84]	@ 0x54
 80095d8:	68fb      	ldr	r3, [r7, #12]
 80095da:	681b      	ldr	r3, [r3, #0]
 80095dc:	461a      	mov	r2, r3
 80095de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80095e0:	64bb      	str	r3, [r7, #72]	@ 0x48
 80095e2:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80095e4:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80095e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80095e8:	e841 2300 	strex	r3, r2, [r1]
 80095ec:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80095ee:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80095f0:	2b00      	cmp	r3, #0
 80095f2:	d1e6      	bne.n	80095c2 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	681b      	ldr	r3, [r3, #0]
 80095f8:	3308      	adds	r3, #8
 80095fa:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80095fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095fe:	e853 3f00 	ldrex	r3, [r3]
 8009602:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009606:	f043 0301 	orr.w	r3, r3, #1
 800960a:	653b      	str	r3, [r7, #80]	@ 0x50
 800960c:	68fb      	ldr	r3, [r7, #12]
 800960e:	681b      	ldr	r3, [r3, #0]
 8009610:	3308      	adds	r3, #8
 8009612:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8009614:	637a      	str	r2, [r7, #52]	@ 0x34
 8009616:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009618:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800961a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800961c:	e841 2300 	strex	r3, r2, [r1]
 8009620:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 8009622:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009624:	2b00      	cmp	r3, #0
 8009626:	d1e5      	bne.n	80095f4 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8009628:	68fb      	ldr	r3, [r7, #12]
 800962a:	681b      	ldr	r3, [r3, #0]
 800962c:	3308      	adds	r3, #8
 800962e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009630:	697b      	ldr	r3, [r7, #20]
 8009632:	e853 3f00 	ldrex	r3, [r3]
 8009636:	613b      	str	r3, [r7, #16]
   return(result);
 8009638:	693b      	ldr	r3, [r7, #16]
 800963a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800963e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009640:	68fb      	ldr	r3, [r7, #12]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	3308      	adds	r3, #8
 8009646:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8009648:	623a      	str	r2, [r7, #32]
 800964a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800964c:	69f9      	ldr	r1, [r7, #28]
 800964e:	6a3a      	ldr	r2, [r7, #32]
 8009650:	e841 2300 	strex	r3, r2, [r1]
 8009654:	61bb      	str	r3, [r7, #24]
   return(result);
 8009656:	69bb      	ldr	r3, [r7, #24]
 8009658:	2b00      	cmp	r3, #0
 800965a:	d1e5      	bne.n	8009628 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800965c:	2300      	movs	r3, #0
}
 800965e:	4618      	mov	r0, r3
 8009660:	3758      	adds	r7, #88	@ 0x58
 8009662:	46bd      	mov	sp, r7
 8009664:	bd80      	pop	{r7, pc}
 8009666:	bf00      	nop
 8009668:	080097c5 	.word	0x080097c5
 800966c:	080098ed 	.word	0x080098ed
 8009670:	0800992b 	.word	0x0800992b

08009674 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8009674:	b480      	push	{r7}
 8009676:	b08f      	sub	sp, #60	@ 0x3c
 8009678:	af00      	add	r7, sp, #0
 800967a:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800967c:	687b      	ldr	r3, [r7, #4]
 800967e:	681b      	ldr	r3, [r3, #0]
 8009680:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009682:	6a3b      	ldr	r3, [r7, #32]
 8009684:	e853 3f00 	ldrex	r3, [r3]
 8009688:	61fb      	str	r3, [r7, #28]
   return(result);
 800968a:	69fb      	ldr	r3, [r7, #28]
 800968c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 8009690:	637b      	str	r3, [r7, #52]	@ 0x34
 8009692:	687b      	ldr	r3, [r7, #4]
 8009694:	681b      	ldr	r3, [r3, #0]
 8009696:	461a      	mov	r2, r3
 8009698:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800969a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800969c:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800969e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80096a0:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80096a2:	e841 2300 	strex	r3, r2, [r1]
 80096a6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80096a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80096aa:	2b00      	cmp	r3, #0
 80096ac:	d1e6      	bne.n	800967c <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80096ae:	687b      	ldr	r3, [r7, #4]
 80096b0:	681b      	ldr	r3, [r3, #0]
 80096b2:	3308      	adds	r3, #8
 80096b4:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80096b6:	68fb      	ldr	r3, [r7, #12]
 80096b8:	e853 3f00 	ldrex	r3, [r3]
 80096bc:	60bb      	str	r3, [r7, #8]
   return(result);
 80096be:	68bb      	ldr	r3, [r7, #8]
 80096c0:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80096c4:	633b      	str	r3, [r7, #48]	@ 0x30
 80096c6:	687b      	ldr	r3, [r7, #4]
 80096c8:	681b      	ldr	r3, [r3, #0]
 80096ca:	3308      	adds	r3, #8
 80096cc:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096ce:	61ba      	str	r2, [r7, #24]
 80096d0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80096d2:	6979      	ldr	r1, [r7, #20]
 80096d4:	69ba      	ldr	r2, [r7, #24]
 80096d6:	e841 2300 	strex	r3, r2, [r1]
 80096da:	613b      	str	r3, [r7, #16]
   return(result);
 80096dc:	693b      	ldr	r3, [r7, #16]
 80096de:	2b00      	cmp	r3, #0
 80096e0:	d1e5      	bne.n	80096ae <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	2220      	movs	r2, #32
 80096e6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80096ea:	bf00      	nop
 80096ec:	373c      	adds	r7, #60	@ 0x3c
 80096ee:	46bd      	mov	sp, r7
 80096f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096f4:	4770      	bx	lr
	...

080096f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80096f8:	b480      	push	{r7}
 80096fa:	b095      	sub	sp, #84	@ 0x54
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009700:	687b      	ldr	r3, [r7, #4]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009706:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009708:	e853 3f00 	ldrex	r3, [r3]
 800970c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800970e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009710:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8009714:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8009716:	687b      	ldr	r3, [r7, #4]
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	461a      	mov	r2, r3
 800971c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800971e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009720:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009722:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8009724:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8009726:	e841 2300 	strex	r3, r2, [r1]
 800972a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800972c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800972e:	2b00      	cmp	r3, #0
 8009730:	d1e6      	bne.n	8009700 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	681b      	ldr	r3, [r3, #0]
 8009736:	3308      	adds	r3, #8
 8009738:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800973a:	6a3b      	ldr	r3, [r7, #32]
 800973c:	e853 3f00 	ldrex	r3, [r3]
 8009740:	61fb      	str	r3, [r7, #28]
   return(result);
 8009742:	69fa      	ldr	r2, [r7, #28]
 8009744:	4b1e      	ldr	r3, [pc, #120]	@ (80097c0 <UART_EndRxTransfer+0xc8>)
 8009746:	4013      	ands	r3, r2
 8009748:	64bb      	str	r3, [r7, #72]	@ 0x48
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	3308      	adds	r3, #8
 8009750:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8009752:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8009754:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009756:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8009758:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800975a:	e841 2300 	strex	r3, r2, [r1]
 800975e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8009760:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009762:	2b00      	cmp	r3, #0
 8009764:	d1e5      	bne.n	8009732 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800976a:	2b01      	cmp	r3, #1
 800976c:	d118      	bne.n	80097a0 <UART_EndRxTransfer+0xa8>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800976e:	687b      	ldr	r3, [r7, #4]
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	e853 3f00 	ldrex	r3, [r3]
 800977a:	60bb      	str	r3, [r7, #8]
   return(result);
 800977c:	68bb      	ldr	r3, [r7, #8]
 800977e:	f023 0310 	bic.w	r3, r3, #16
 8009782:	647b      	str	r3, [r7, #68]	@ 0x44
 8009784:	687b      	ldr	r3, [r7, #4]
 8009786:	681b      	ldr	r3, [r3, #0]
 8009788:	461a      	mov	r2, r3
 800978a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800978c:	61bb      	str	r3, [r7, #24]
 800978e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009790:	6979      	ldr	r1, [r7, #20]
 8009792:	69ba      	ldr	r2, [r7, #24]
 8009794:	e841 2300 	strex	r3, r2, [r1]
 8009798:	613b      	str	r3, [r7, #16]
   return(result);
 800979a:	693b      	ldr	r3, [r7, #16]
 800979c:	2b00      	cmp	r3, #0
 800979e:	d1e6      	bne.n	800976e <UART_EndRxTransfer+0x76>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80097a0:	687b      	ldr	r3, [r7, #4]
 80097a2:	2220      	movs	r2, #32
 80097a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80097a8:	687b      	ldr	r3, [r7, #4]
 80097aa:	2200      	movs	r2, #0
 80097ac:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80097ae:	687b      	ldr	r3, [r7, #4]
 80097b0:	2200      	movs	r2, #0
 80097b2:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80097b4:	bf00      	nop
 80097b6:	3754      	adds	r7, #84	@ 0x54
 80097b8:	46bd      	mov	sp, r7
 80097ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097be:	4770      	bx	lr
 80097c0:	effffffe 	.word	0xeffffffe

080097c4 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 80097c4:	b580      	push	{r7, lr}
 80097c6:	b09c      	sub	sp, #112	@ 0x70
 80097c8:	af00      	add	r7, sp, #0
 80097ca:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80097cc:	687b      	ldr	r3, [r7, #4]
 80097ce:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80097d0:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (hdma->Init.Mode != DMA_CIRCULAR)
 80097d2:	687b      	ldr	r3, [r7, #4]
 80097d4:	69db      	ldr	r3, [r3, #28]
 80097d6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80097da:	d071      	beq.n	80098c0 <UART_DMAReceiveCplt+0xfc>
  {
    huart->RxXferCount = 0U;
 80097dc:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097de:	2200      	movs	r2, #0
 80097e0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80097e4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097e6:	681b      	ldr	r3, [r3, #0]
 80097e8:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80097ea:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80097ec:	e853 3f00 	ldrex	r3, [r3]
 80097f0:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 80097f2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80097f4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80097f8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80097fa:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80097fc:	681b      	ldr	r3, [r3, #0]
 80097fe:	461a      	mov	r2, r3
 8009800:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009802:	65bb      	str	r3, [r7, #88]	@ 0x58
 8009804:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009806:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8009808:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800980a:	e841 2300 	strex	r3, r2, [r1]
 800980e:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8009810:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009812:	2b00      	cmp	r3, #0
 8009814:	d1e6      	bne.n	80097e4 <UART_DMAReceiveCplt+0x20>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009816:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009818:	681b      	ldr	r3, [r3, #0]
 800981a:	3308      	adds	r3, #8
 800981c:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800981e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8009820:	e853 3f00 	ldrex	r3, [r3]
 8009824:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8009826:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009828:	f023 0301 	bic.w	r3, r3, #1
 800982c:	667b      	str	r3, [r7, #100]	@ 0x64
 800982e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	3308      	adds	r3, #8
 8009834:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8009836:	647a      	str	r2, [r7, #68]	@ 0x44
 8009838:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800983a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800983c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800983e:	e841 2300 	strex	r3, r2, [r1]
 8009842:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8009844:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009846:	2b00      	cmp	r3, #0
 8009848:	d1e5      	bne.n	8009816 <UART_DMAReceiveCplt+0x52>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800984a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	3308      	adds	r3, #8
 8009850:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009852:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009854:	e853 3f00 	ldrex	r3, [r3]
 8009858:	623b      	str	r3, [r7, #32]
   return(result);
 800985a:	6a3b      	ldr	r3, [r7, #32]
 800985c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009860:	663b      	str	r3, [r7, #96]	@ 0x60
 8009862:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	3308      	adds	r3, #8
 8009868:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800986a:	633a      	str	r2, [r7, #48]	@ 0x30
 800986c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800986e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8009870:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009872:	e841 2300 	strex	r3, r2, [r1]
 8009876:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8009878:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800987a:	2b00      	cmp	r3, #0
 800987c:	d1e5      	bne.n	800984a <UART_DMAReceiveCplt+0x86>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800987e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009880:	2220      	movs	r2, #32
 8009882:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009886:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009888:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800988a:	2b01      	cmp	r3, #1
 800988c:	d118      	bne.n	80098c0 <UART_DMAReceiveCplt+0xfc>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800988e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009890:	681b      	ldr	r3, [r3, #0]
 8009892:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009894:	693b      	ldr	r3, [r7, #16]
 8009896:	e853 3f00 	ldrex	r3, [r3]
 800989a:	60fb      	str	r3, [r7, #12]
   return(result);
 800989c:	68fb      	ldr	r3, [r7, #12]
 800989e:	f023 0310 	bic.w	r3, r3, #16
 80098a2:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80098a4:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80098a6:	681b      	ldr	r3, [r3, #0]
 80098a8:	461a      	mov	r2, r3
 80098aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80098ac:	61fb      	str	r3, [r7, #28]
 80098ae:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80098b0:	69b9      	ldr	r1, [r7, #24]
 80098b2:	69fa      	ldr	r2, [r7, #28]
 80098b4:	e841 2300 	strex	r3, r2, [r1]
 80098b8:	617b      	str	r3, [r7, #20]
   return(result);
 80098ba:	697b      	ldr	r3, [r7, #20]
 80098bc:	2b00      	cmp	r3, #0
 80098be:	d1e6      	bne.n	800988e <UART_DMAReceiveCplt+0xca>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80098c0:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80098c2:	2200      	movs	r2, #0
 80098c4:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80098c6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80098c8:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 80098ca:	2b01      	cmp	r3, #1
 80098cc:	d107      	bne.n	80098de <UART_DMAReceiveCplt+0x11a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80098ce:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80098d0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 80098d4:	4619      	mov	r1, r3
 80098d6:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80098d8:	f7f7 ffc8 	bl	800186c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80098dc:	e002      	b.n	80098e4 <UART_DMAReceiveCplt+0x120>
    HAL_UART_RxCpltCallback(huart);
 80098de:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 80098e0:	f7fe feec 	bl	80086bc <HAL_UART_RxCpltCallback>
}
 80098e4:	bf00      	nop
 80098e6:	3770      	adds	r7, #112	@ 0x70
 80098e8:	46bd      	mov	sp, r7
 80098ea:	bd80      	pop	{r7, pc}

080098ec <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b084      	sub	sp, #16
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80098f4:	687b      	ldr	r3, [r7, #4]
 80098f6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80098f8:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	2201      	movs	r2, #1
 80098fe:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009900:	68fb      	ldr	r3, [r7, #12]
 8009902:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8009904:	2b01      	cmp	r3, #1
 8009906:	d109      	bne.n	800991c <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800990e:	085b      	lsrs	r3, r3, #1
 8009910:	b29b      	uxth	r3, r3
 8009912:	4619      	mov	r1, r3
 8009914:	68f8      	ldr	r0, [r7, #12]
 8009916:	f7f7 ffa9 	bl	800186c <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800991a:	e002      	b.n	8009922 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 800991c:	68f8      	ldr	r0, [r7, #12]
 800991e:	f7fe fed7 	bl	80086d0 <HAL_UART_RxHalfCpltCallback>
}
 8009922:	bf00      	nop
 8009924:	3710      	adds	r7, #16
 8009926:	46bd      	mov	sp, r7
 8009928:	bd80      	pop	{r7, pc}

0800992a <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800992a:	b580      	push	{r7, lr}
 800992c:	b086      	sub	sp, #24
 800992e:	af00      	add	r7, sp, #0
 8009930:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009932:	687b      	ldr	r3, [r7, #4]
 8009934:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009936:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8009938:	697b      	ldr	r3, [r7, #20]
 800993a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800993e:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009940:	697b      	ldr	r3, [r7, #20]
 8009942:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8009946:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8009948:	697b      	ldr	r3, [r7, #20]
 800994a:	681b      	ldr	r3, [r3, #0]
 800994c:	689b      	ldr	r3, [r3, #8]
 800994e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8009952:	2b80      	cmp	r3, #128	@ 0x80
 8009954:	d109      	bne.n	800996a <UART_DMAError+0x40>
 8009956:	693b      	ldr	r3, [r7, #16]
 8009958:	2b21      	cmp	r3, #33	@ 0x21
 800995a:	d106      	bne.n	800996a <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800995c:	697b      	ldr	r3, [r7, #20]
 800995e:	2200      	movs	r2, #0
 8009960:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8009964:	6978      	ldr	r0, [r7, #20]
 8009966:	f7ff fe85 	bl	8009674 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800996a:	697b      	ldr	r3, [r7, #20]
 800996c:	681b      	ldr	r3, [r3, #0]
 800996e:	689b      	ldr	r3, [r3, #8]
 8009970:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009974:	2b40      	cmp	r3, #64	@ 0x40
 8009976:	d109      	bne.n	800998c <UART_DMAError+0x62>
 8009978:	68fb      	ldr	r3, [r7, #12]
 800997a:	2b22      	cmp	r3, #34	@ 0x22
 800997c:	d106      	bne.n	800998c <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800997e:	697b      	ldr	r3, [r7, #20]
 8009980:	2200      	movs	r2, #0
 8009982:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8009986:	6978      	ldr	r0, [r7, #20]
 8009988:	f7ff feb6 	bl	80096f8 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800998c:	697b      	ldr	r3, [r7, #20]
 800998e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009992:	f043 0210 	orr.w	r2, r3, #16
 8009996:	697b      	ldr	r3, [r7, #20]
 8009998:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800999c:	6978      	ldr	r0, [r7, #20]
 800999e:	f7f7 ffe3 	bl	8001968 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80099a2:	bf00      	nop
 80099a4:	3718      	adds	r7, #24
 80099a6:	46bd      	mov	sp, r7
 80099a8:	bd80      	pop	{r7, pc}

080099aa <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80099aa:	b580      	push	{r7, lr}
 80099ac:	b084      	sub	sp, #16
 80099ae:	af00      	add	r7, sp, #0
 80099b0:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80099b2:	687b      	ldr	r3, [r7, #4]
 80099b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80099b6:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 80099b8:	68fb      	ldr	r3, [r7, #12]
 80099ba:	2200      	movs	r2, #0
 80099bc:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80099c0:	68f8      	ldr	r0, [r7, #12]
 80099c2:	f7f7 ffd1 	bl	8001968 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80099c6:	bf00      	nop
 80099c8:	3710      	adds	r7, #16
 80099ca:	46bd      	mov	sp, r7
 80099cc:	bd80      	pop	{r7, pc}

080099ce <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80099ce:	b580      	push	{r7, lr}
 80099d0:	b088      	sub	sp, #32
 80099d2:	af00      	add	r7, sp, #0
 80099d4:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80099d6:	687b      	ldr	r3, [r7, #4]
 80099d8:	681b      	ldr	r3, [r3, #0]
 80099da:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80099dc:	68fb      	ldr	r3, [r7, #12]
 80099de:	e853 3f00 	ldrex	r3, [r3]
 80099e2:	60bb      	str	r3, [r7, #8]
   return(result);
 80099e4:	68bb      	ldr	r3, [r7, #8]
 80099e6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80099ea:	61fb      	str	r3, [r7, #28]
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	681b      	ldr	r3, [r3, #0]
 80099f0:	461a      	mov	r2, r3
 80099f2:	69fb      	ldr	r3, [r7, #28]
 80099f4:	61bb      	str	r3, [r7, #24]
 80099f6:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80099f8:	6979      	ldr	r1, [r7, #20]
 80099fa:	69ba      	ldr	r2, [r7, #24]
 80099fc:	e841 2300 	strex	r3, r2, [r1]
 8009a00:	613b      	str	r3, [r7, #16]
   return(result);
 8009a02:	693b      	ldr	r3, [r7, #16]
 8009a04:	2b00      	cmp	r3, #0
 8009a06:	d1e6      	bne.n	80099d6 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	2220      	movs	r2, #32
 8009a0c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	2200      	movs	r2, #0
 8009a14:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8009a16:	6878      	ldr	r0, [r7, #4]
 8009a18:	f7f7 ff60 	bl	80018dc <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009a1c:	bf00      	nop
 8009a1e:	3720      	adds	r7, #32
 8009a20:	46bd      	mov	sp, r7
 8009a22:	bd80      	pop	{r7, pc}

08009a24 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009a24:	b480      	push	{r7}
 8009a26:	b083      	sub	sp, #12
 8009a28:	af00      	add	r7, sp, #0
 8009a2a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009a2c:	bf00      	nop
 8009a2e:	370c      	adds	r7, #12
 8009a30:	46bd      	mov	sp, r7
 8009a32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a36:	4770      	bx	lr

08009a38 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8009a38:	b480      	push	{r7}
 8009a3a:	b083      	sub	sp, #12
 8009a3c:	af00      	add	r7, sp, #0
 8009a3e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8009a40:	bf00      	nop
 8009a42:	370c      	adds	r7, #12
 8009a44:	46bd      	mov	sp, r7
 8009a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a4a:	4770      	bx	lr

08009a4c <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8009a4c:	b480      	push	{r7}
 8009a4e:	b083      	sub	sp, #12
 8009a50:	af00      	add	r7, sp, #0
 8009a52:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8009a54:	bf00      	nop
 8009a56:	370c      	adds	r7, #12
 8009a58:	46bd      	mov	sp, r7
 8009a5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a5e:	4770      	bx	lr

08009a60 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 8009a60:	b580      	push	{r7, lr}
 8009a62:	b084      	sub	sp, #16
 8009a64:	af00      	add	r7, sp, #0
 8009a66:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009a68:	687b      	ldr	r3, [r7, #4]
 8009a6a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009a6e:	2b01      	cmp	r3, #1
 8009a70:	d101      	bne.n	8009a76 <HAL_UARTEx_EnableFifoMode+0x16>
 8009a72:	2302      	movs	r3, #2
 8009a74:	e02b      	b.n	8009ace <HAL_UARTEx_EnableFifoMode+0x6e>
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	2201      	movs	r2, #1
 8009a7a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009a7e:	687b      	ldr	r3, [r7, #4]
 8009a80:	2224      	movs	r2, #36	@ 0x24
 8009a82:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	681b      	ldr	r3, [r3, #0]
 8009a8c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	681a      	ldr	r2, [r3, #0]
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	f022 0201 	bic.w	r2, r2, #1
 8009a9c:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009a9e:	68fb      	ldr	r3, [r7, #12]
 8009aa0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009aa4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	f04f 5200 	mov.w	r2, #536870912	@ 0x20000000
 8009aac:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009aae:	687b      	ldr	r3, [r7, #4]
 8009ab0:	681b      	ldr	r3, [r3, #0]
 8009ab2:	68fa      	ldr	r2, [r7, #12]
 8009ab4:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009ab6:	6878      	ldr	r0, [r7, #4]
 8009ab8:	f000 f8c2 	bl	8009c40 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	2220      	movs	r2, #32
 8009ac0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009ac4:	687b      	ldr	r3, [r7, #4]
 8009ac6:	2200      	movs	r2, #0
 8009ac8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009acc:	2300      	movs	r3, #0
}
 8009ace:	4618      	mov	r0, r3
 8009ad0:	3710      	adds	r7, #16
 8009ad2:	46bd      	mov	sp, r7
 8009ad4:	bd80      	pop	{r7, pc}

08009ad6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8009ad6:	b480      	push	{r7}
 8009ad8:	b085      	sub	sp, #20
 8009ada:	af00      	add	r7, sp, #0
 8009adc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009ae4:	2b01      	cmp	r3, #1
 8009ae6:	d101      	bne.n	8009aec <HAL_UARTEx_DisableFifoMode+0x16>
 8009ae8:	2302      	movs	r3, #2
 8009aea:	e027      	b.n	8009b3c <HAL_UARTEx_DisableFifoMode+0x66>
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	2201      	movs	r2, #1
 8009af0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009af4:	687b      	ldr	r3, [r7, #4]
 8009af6:	2224      	movs	r2, #36	@ 0x24
 8009af8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	681b      	ldr	r3, [r3, #0]
 8009b02:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009b04:	687b      	ldr	r3, [r7, #4]
 8009b06:	681b      	ldr	r3, [r3, #0]
 8009b08:	681a      	ldr	r2, [r3, #0]
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	681b      	ldr	r3, [r3, #0]
 8009b0e:	f022 0201 	bic.w	r2, r2, #1
 8009b12:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009b14:	68fb      	ldr	r3, [r7, #12]
 8009b16:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8009b1a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	2200      	movs	r2, #0
 8009b20:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009b22:	687b      	ldr	r3, [r7, #4]
 8009b24:	681b      	ldr	r3, [r3, #0]
 8009b26:	68fa      	ldr	r2, [r7, #12]
 8009b28:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009b2a:	687b      	ldr	r3, [r7, #4]
 8009b2c:	2220      	movs	r2, #32
 8009b2e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009b32:	687b      	ldr	r3, [r7, #4]
 8009b34:	2200      	movs	r2, #0
 8009b36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009b3a:	2300      	movs	r3, #0
}
 8009b3c:	4618      	mov	r0, r3
 8009b3e:	3714      	adds	r7, #20
 8009b40:	46bd      	mov	sp, r7
 8009b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b46:	4770      	bx	lr

08009b48 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009b48:	b580      	push	{r7, lr}
 8009b4a:	b084      	sub	sp, #16
 8009b4c:	af00      	add	r7, sp, #0
 8009b4e:	6078      	str	r0, [r7, #4]
 8009b50:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009b52:	687b      	ldr	r3, [r7, #4]
 8009b54:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009b58:	2b01      	cmp	r3, #1
 8009b5a:	d101      	bne.n	8009b60 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009b5c:	2302      	movs	r3, #2
 8009b5e:	e02d      	b.n	8009bbc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	2201      	movs	r2, #1
 8009b64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2224      	movs	r2, #36	@ 0x24
 8009b6c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	681b      	ldr	r3, [r3, #0]
 8009b74:	681b      	ldr	r3, [r3, #0]
 8009b76:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	681b      	ldr	r3, [r3, #0]
 8009b7c:	681a      	ldr	r2, [r3, #0]
 8009b7e:	687b      	ldr	r3, [r7, #4]
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	f022 0201 	bic.w	r2, r2, #1
 8009b86:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009b88:	687b      	ldr	r3, [r7, #4]
 8009b8a:	681b      	ldr	r3, [r3, #0]
 8009b8c:	689b      	ldr	r3, [r3, #8]
 8009b8e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8009b92:	687b      	ldr	r3, [r7, #4]
 8009b94:	681b      	ldr	r3, [r3, #0]
 8009b96:	683a      	ldr	r2, [r7, #0]
 8009b98:	430a      	orrs	r2, r1
 8009b9a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009b9c:	6878      	ldr	r0, [r7, #4]
 8009b9e:	f000 f84f 	bl	8009c40 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009ba2:	687b      	ldr	r3, [r7, #4]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	68fa      	ldr	r2, [r7, #12]
 8009ba8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009baa:	687b      	ldr	r3, [r7, #4]
 8009bac:	2220      	movs	r2, #32
 8009bae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009bb2:	687b      	ldr	r3, [r7, #4]
 8009bb4:	2200      	movs	r2, #0
 8009bb6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009bba:	2300      	movs	r3, #0
}
 8009bbc:	4618      	mov	r0, r3
 8009bbe:	3710      	adds	r7, #16
 8009bc0:	46bd      	mov	sp, r7
 8009bc2:	bd80      	pop	{r7, pc}

08009bc4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009bc4:	b580      	push	{r7, lr}
 8009bc6:	b084      	sub	sp, #16
 8009bc8:	af00      	add	r7, sp, #0
 8009bca:	6078      	str	r0, [r7, #4]
 8009bcc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009bce:	687b      	ldr	r3, [r7, #4]
 8009bd0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8009bd4:	2b01      	cmp	r3, #1
 8009bd6:	d101      	bne.n	8009bdc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009bd8:	2302      	movs	r3, #2
 8009bda:	e02d      	b.n	8009c38 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009bdc:	687b      	ldr	r3, [r7, #4]
 8009bde:	2201      	movs	r2, #1
 8009be0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8009be4:	687b      	ldr	r3, [r7, #4]
 8009be6:	2224      	movs	r2, #36	@ 0x24
 8009be8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	681b      	ldr	r3, [r3, #0]
 8009bf0:	681b      	ldr	r3, [r3, #0]
 8009bf2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009bf4:	687b      	ldr	r3, [r7, #4]
 8009bf6:	681b      	ldr	r3, [r3, #0]
 8009bf8:	681a      	ldr	r2, [r3, #0]
 8009bfa:	687b      	ldr	r3, [r7, #4]
 8009bfc:	681b      	ldr	r3, [r3, #0]
 8009bfe:	f022 0201 	bic.w	r2, r2, #1
 8009c02:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	681b      	ldr	r3, [r3, #0]
 8009c08:	689b      	ldr	r3, [r3, #8]
 8009c0a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8009c0e:	687b      	ldr	r3, [r7, #4]
 8009c10:	681b      	ldr	r3, [r3, #0]
 8009c12:	683a      	ldr	r2, [r7, #0]
 8009c14:	430a      	orrs	r2, r1
 8009c16:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009c18:	6878      	ldr	r0, [r7, #4]
 8009c1a:	f000 f811 	bl	8009c40 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009c1e:	687b      	ldr	r3, [r7, #4]
 8009c20:	681b      	ldr	r3, [r3, #0]
 8009c22:	68fa      	ldr	r2, [r7, #12]
 8009c24:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	2220      	movs	r2, #32
 8009c2a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009c2e:	687b      	ldr	r3, [r7, #4]
 8009c30:	2200      	movs	r2, #0
 8009c32:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8009c36:	2300      	movs	r3, #0
}
 8009c38:	4618      	mov	r0, r3
 8009c3a:	3710      	adds	r7, #16
 8009c3c:	46bd      	mov	sp, r7
 8009c3e:	bd80      	pop	{r7, pc}

08009c40 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009c40:	b480      	push	{r7}
 8009c42:	b085      	sub	sp, #20
 8009c44:	af00      	add	r7, sp, #0
 8009c46:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009c48:	687b      	ldr	r3, [r7, #4]
 8009c4a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8009c4c:	2b00      	cmp	r3, #0
 8009c4e:	d108      	bne.n	8009c62 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8009c50:	687b      	ldr	r3, [r7, #4]
 8009c52:	2201      	movs	r2, #1
 8009c54:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8009c58:	687b      	ldr	r3, [r7, #4]
 8009c5a:	2201      	movs	r2, #1
 8009c5c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009c60:	e031      	b.n	8009cc6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009c62:	2310      	movs	r3, #16
 8009c64:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009c66:	2310      	movs	r3, #16
 8009c68:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009c6a:	687b      	ldr	r3, [r7, #4]
 8009c6c:	681b      	ldr	r3, [r3, #0]
 8009c6e:	689b      	ldr	r3, [r3, #8]
 8009c70:	0e5b      	lsrs	r3, r3, #25
 8009c72:	b2db      	uxtb	r3, r3
 8009c74:	f003 0307 	and.w	r3, r3, #7
 8009c78:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	681b      	ldr	r3, [r3, #0]
 8009c7e:	689b      	ldr	r3, [r3, #8]
 8009c80:	0f5b      	lsrs	r3, r3, #29
 8009c82:	b2db      	uxtb	r3, r3
 8009c84:	f003 0307 	and.w	r3, r3, #7
 8009c88:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009c8a:	7bbb      	ldrb	r3, [r7, #14]
 8009c8c:	7b3a      	ldrb	r2, [r7, #12]
 8009c8e:	4911      	ldr	r1, [pc, #68]	@ (8009cd4 <UARTEx_SetNbDataToProcess+0x94>)
 8009c90:	5c8a      	ldrb	r2, [r1, r2]
 8009c92:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009c96:	7b3a      	ldrb	r2, [r7, #12]
 8009c98:	490f      	ldr	r1, [pc, #60]	@ (8009cd8 <UARTEx_SetNbDataToProcess+0x98>)
 8009c9a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009c9c:	fb93 f3f2 	sdiv	r3, r3, r2
 8009ca0:	b29a      	uxth	r2, r3
 8009ca2:	687b      	ldr	r3, [r7, #4]
 8009ca4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009ca8:	7bfb      	ldrb	r3, [r7, #15]
 8009caa:	7b7a      	ldrb	r2, [r7, #13]
 8009cac:	4909      	ldr	r1, [pc, #36]	@ (8009cd4 <UARTEx_SetNbDataToProcess+0x94>)
 8009cae:	5c8a      	ldrb	r2, [r1, r2]
 8009cb0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009cb4:	7b7a      	ldrb	r2, [r7, #13]
 8009cb6:	4908      	ldr	r1, [pc, #32]	@ (8009cd8 <UARTEx_SetNbDataToProcess+0x98>)
 8009cb8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009cba:	fb93 f3f2 	sdiv	r3, r3, r2
 8009cbe:	b29a      	uxth	r2, r3
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8009cc6:	bf00      	nop
 8009cc8:	3714      	adds	r7, #20
 8009cca:	46bd      	mov	sp, r7
 8009ccc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cd0:	4770      	bx	lr
 8009cd2:	bf00      	nop
 8009cd4:	08009d7c 	.word	0x08009d7c
 8009cd8:	08009d84 	.word	0x08009d84

08009cdc <memset>:
 8009cdc:	4402      	add	r2, r0
 8009cde:	4603      	mov	r3, r0
 8009ce0:	4293      	cmp	r3, r2
 8009ce2:	d100      	bne.n	8009ce6 <memset+0xa>
 8009ce4:	4770      	bx	lr
 8009ce6:	f803 1b01 	strb.w	r1, [r3], #1
 8009cea:	e7f9      	b.n	8009ce0 <memset+0x4>

08009cec <__libc_init_array>:
 8009cec:	b570      	push	{r4, r5, r6, lr}
 8009cee:	4d0d      	ldr	r5, [pc, #52]	@ (8009d24 <__libc_init_array+0x38>)
 8009cf0:	4c0d      	ldr	r4, [pc, #52]	@ (8009d28 <__libc_init_array+0x3c>)
 8009cf2:	1b64      	subs	r4, r4, r5
 8009cf4:	10a4      	asrs	r4, r4, #2
 8009cf6:	2600      	movs	r6, #0
 8009cf8:	42a6      	cmp	r6, r4
 8009cfa:	d109      	bne.n	8009d10 <__libc_init_array+0x24>
 8009cfc:	4d0b      	ldr	r5, [pc, #44]	@ (8009d2c <__libc_init_array+0x40>)
 8009cfe:	4c0c      	ldr	r4, [pc, #48]	@ (8009d30 <__libc_init_array+0x44>)
 8009d00:	f000 f818 	bl	8009d34 <_init>
 8009d04:	1b64      	subs	r4, r4, r5
 8009d06:	10a4      	asrs	r4, r4, #2
 8009d08:	2600      	movs	r6, #0
 8009d0a:	42a6      	cmp	r6, r4
 8009d0c:	d105      	bne.n	8009d1a <__libc_init_array+0x2e>
 8009d0e:	bd70      	pop	{r4, r5, r6, pc}
 8009d10:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d14:	4798      	blx	r3
 8009d16:	3601      	adds	r6, #1
 8009d18:	e7ee      	b.n	8009cf8 <__libc_init_array+0xc>
 8009d1a:	f855 3b04 	ldr.w	r3, [r5], #4
 8009d1e:	4798      	blx	r3
 8009d20:	3601      	adds	r6, #1
 8009d22:	e7f2      	b.n	8009d0a <__libc_init_array+0x1e>
 8009d24:	08009d94 	.word	0x08009d94
 8009d28:	08009d94 	.word	0x08009d94
 8009d2c:	08009d94 	.word	0x08009d94
 8009d30:	08009d98 	.word	0x08009d98

08009d34 <_init>:
 8009d34:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d36:	bf00      	nop
 8009d38:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d3a:	bc08      	pop	{r3}
 8009d3c:	469e      	mov	lr, r3
 8009d3e:	4770      	bx	lr

08009d40 <_fini>:
 8009d40:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8009d42:	bf00      	nop
 8009d44:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009d46:	bc08      	pop	{r3}
 8009d48:	469e      	mov	lr, r3
 8009d4a:	4770      	bx	lr
