/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [10:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_18z;
  wire [13:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_22z;
  wire celloutsig_0_2z;
  wire celloutsig_0_36z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [4:0] celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire [14:0] celloutsig_1_11z;
  wire celloutsig_1_16z;
  wire [12:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [21:0] celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [2:0] celloutsig_1_3z;
  wire [6:0] celloutsig_1_5z;
  wire [17:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [5:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_18z = ~(celloutsig_1_5z[4] | celloutsig_1_16z);
  assign celloutsig_0_0z = ~((in_data[87] | in_data[46]) & (in_data[29] | in_data[56]));
  assign celloutsig_1_9z = ~((celloutsig_1_1z[17] | _00_) & (celloutsig_1_5z[4] | celloutsig_1_3z[1]));
  assign celloutsig_0_13z = ~((celloutsig_0_7z | celloutsig_0_7z) & (celloutsig_0_8z | celloutsig_0_7z));
  assign celloutsig_0_1z = ~((in_data[68] | celloutsig_0_0z) & (celloutsig_0_0z | in_data[67]));
  assign celloutsig_0_14z = celloutsig_0_3z | ~(celloutsig_0_10z);
  assign celloutsig_0_22z = celloutsig_0_3z | ~(celloutsig_0_6z[0]);
  reg [15:0] _09_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _09_ <= 16'h0000;
    else _09_ <= { celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_22z };
  assign out_data[47:32] = _09_;
  reg [10:0] _10_;
  always_ff @(negedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _10_ <= 11'h000;
    else _10_ <= celloutsig_1_1z[12:2];
  assign { _01_[10:4], _00_, _01_[2:0] } = _10_;
  assign celloutsig_0_19z = { in_data[33:21], celloutsig_0_7z } / { 1'h1, celloutsig_0_13z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_4z };
  assign celloutsig_0_4z = { in_data[54:49], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z } == { in_data[77:70], celloutsig_0_0z };
  assign celloutsig_0_36z = { celloutsig_0_18z, celloutsig_0_12z, celloutsig_0_7z, celloutsig_0_14z } > out_data[47:44];
  assign celloutsig_1_0z = in_data[147:136] > in_data[147:136];
  assign celloutsig_1_19z = { celloutsig_1_2z[4:1], celloutsig_1_18z } > celloutsig_1_17z[9:5];
  assign celloutsig_0_3z = in_data[89:86] && { celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_8z = { celloutsig_0_5z[4:1], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_5z[4:1], celloutsig_0_3z } && { in_data[76:73], celloutsig_0_5z[4:1], celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_7z };
  assign celloutsig_1_7z = { celloutsig_1_5z[5:0], celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z } < { in_data[184:175], celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_0z };
  assign celloutsig_0_7z = { in_data[49:47], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z } < { celloutsig_0_5z[4:1], celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_18z = { celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_12z, celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_10z, celloutsig_0_2z, celloutsig_0_6z } < { in_data[45:35], celloutsig_0_10z };
  assign celloutsig_1_3z = in_data[177:175] % { 1'h1, in_data[113:112] };
  assign celloutsig_1_1z = { in_data[172:152], celloutsig_1_0z } % { 1'h1, in_data[165:147], celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_6z = { in_data[178:162], celloutsig_1_0z } % { 1'h1, in_data[177:171], celloutsig_1_3z, celloutsig_1_5z };
  assign celloutsig_0_5z[4:1] = celloutsig_0_2z ? { celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_0z, 1'h1 } : in_data[57:54];
  assign celloutsig_0_6z = - in_data[27:24];
  assign celloutsig_0_2z = in_data[32:10] !== in_data[48:26];
  assign celloutsig_0_11z = { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_9z, celloutsig_0_5z[4:1], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_7z, celloutsig_0_4z } !== { celloutsig_0_6z[3:1], celloutsig_0_7z, celloutsig_0_6z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_8z };
  assign celloutsig_0_9z = & in_data[26:3];
  assign celloutsig_1_16z = celloutsig_1_11z[2] & celloutsig_1_9z;
  assign celloutsig_0_12z = ~^ { celloutsig_0_6z[3:2], celloutsig_0_0z };
  assign celloutsig_1_5z = { _01_[7:4], _00_, _01_[2:1] } << { in_data[151:148], celloutsig_1_3z };
  assign celloutsig_1_8z = { celloutsig_1_6z[16], celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_7z } >> { _00_, celloutsig_1_2z };
  assign celloutsig_1_10z = celloutsig_1_1z[21:17] >> { _01_[6:4], _00_, _01_[2] };
  assign celloutsig_1_11z = { in_data[149:145], celloutsig_1_8z, celloutsig_1_3z, celloutsig_1_0z } >> { _01_[8:4], _00_, _01_[2:0], celloutsig_1_9z, celloutsig_1_10z };
  assign celloutsig_1_2z = celloutsig_1_1z[7:3] - { celloutsig_1_1z[3:0], celloutsig_1_0z };
  assign celloutsig_1_17z = { celloutsig_1_6z[16:6], celloutsig_1_9z, celloutsig_1_16z } - { in_data[166], _01_[10:4], _00_, _01_[2:0], celloutsig_1_9z };
  assign celloutsig_0_10z = ~((celloutsig_0_1z & celloutsig_0_9z) | (celloutsig_0_5z[2] & celloutsig_0_5z[3]));
  assign _01_[3] = _00_;
  assign celloutsig_0_5z[0] = celloutsig_0_3z;
  assign { out_data[128], out_data[96], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_36z };
endmodule
