Vivado Simulator 2019.1
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.1/bin/unwrapped/win64.o/xelab.exe -wto 121e9139d4874ad996190e20d7f7f85b --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L secureip --snapshot design_1_wrapper_func_synth xil_defaultlib.design_1_wrapper -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-4940] 'dbg_hub_cv' remains a black box since it has no binding entity [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/lab5_fresh.sim/sim_1/synth/func/xsim/design_1_wrapper_func_synth.vhd:13820]
WARNING: [VRFC 10-4940] 'u_ila_0_cv' remains a black box since it has no binding entity [D:/My_DevOps/Fall_2022/EE365/EE365_Labs/lab5_fresh/lab5_fresh.sim/sim_1/synth/func/xsim/design_1_wrapper_func_synth.vhd:13867]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package unisim.vcomponents
Compiling package ieee.vital_timing
Compiling package ieee.vital_primitives
Compiling package unisim.vpkg
Compiling package ieee.std_logic_arith
Compiling architecture pullup_v of entity unisim.PULLUP [pullup_default]
Compiling architecture ibuf_v of entity unisim.IBUF [\IBUF(1,9)(1,1)(1,4)(1,7)\]
Compiling architecture obuf_v of entity unisim.OBUF [\OBUF(1,9)(1,7)(1,4)\]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0010")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.LUT [lut_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00100000")(0,7)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0111")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1000")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1011")(0,3)\]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0100")(0,3)\]
Compiling architecture fdpe_v of entity unisim.FDPE [\FDPE(is_c_inverted='1')\]
Compiling architecture carry4_v of entity unisim.CARRY4 [carry4_default]
Compiling architecture fdce_v of entity unisim.FDCE [\FDCE(is_c_inverted='1')\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10101010001000001000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="1110")(0,3)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111010101110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101111101000001100...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101010101000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0010")(0,3)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000100000100000")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000100000000...]
Compiling architecture lut1_v of entity unisim.LUT1 [\LUT1(init="0001")(0,3)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00111100001111000011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0111111111111111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01101010")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00101010101010101000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101010101010101010...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="10001010101010100010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10101010001010101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111111")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00111111111110110000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000111111100000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0001111110100000")(0...]
Compiling architecture structure of entity xil_defaultlib.SPI_master [spi_master_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10001111")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000111111111000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1011110011001100")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000010")(0,7)\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000100011110000")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [fdre_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010000")(0...]
Compiling architecture fdre_v of entity unisim.FDRE [\FDRE(init='1')\]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000010")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110110101010101")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111101011110000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000101000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11110000111100001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001111000000000000...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10101100")(0,7)\]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="00000001")(0,7)\]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111101")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111111110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000010000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000000001")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11001100110011001111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1100110011000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111000001000")(0...]
Compiling architecture structure of entity xil_defaultlib.TTL_SPI_user_logic [ttl_spi_user_logic_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000111111110010...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="01111000")(0,7)\]
Compiling architecture fdce_v of entity unisim.FDCE [fdce_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0010101000101000")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111000")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111000111111111000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111100000001111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11101111010000001111...]
Compiling architecture fdpe_v of entity unisim.FDPE [fdpe_default]
Compiling architecture muxf7_v of entity unisim.MUXF7 [muxf7_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111110110000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00100000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111111111101111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000010000000...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0001")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.TTL_serial [ttl_serial_default]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111010000...]
Compiling architecture structure of entity xil_defaultlib.TTL_Serial_user_logic [ttl_serial_user_logic_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1111101111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111011111111111...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="00000000000000000000...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111111...]
Compiling architecture structure of entity xil_defaultlib.Reset_Delay [reset_delay_default]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="11111111111111111111...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1110111111111111")(0...]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="11111111111111111011...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1101111111111111")(0...]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10100010")(0,7)\]
Compiling architecture structure of entity xil_defaultlib.clk_enabler [clk_enabler_default]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100001101010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000101000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1010101011011100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101011101010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010001100110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101010100110100")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000110110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100011101000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0101000101010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100000000000110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000000101000")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0100010100010110")(0...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="0000000100010110")(0...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="10001000100010001000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000000000000000...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00000000101000101010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00001010101000001010...]
Compiling architecture lut6_v of entity unisim.LUT6 [\LUT6(init="00101010100010101000...]
Compiling architecture structure of entity xil_defaultlib.univ_bin_counter [univ_bin_counter_default]
Compiling architecture lut3_v of entity unisim.LUT3 [\LUT3(init="10111110")(0,7)\]
Compiling architecture lut5_v of entity unisim.LUT5 [\LUT5(init="01111111111111111111...]
Compiling architecture lut4_v of entity unisim.LUT4 [\LUT4(init="1000000000000000")(0...]
Compiling architecture lut2_v of entity unisim.LUT2 [\LUT2(init="0110")(0,3)\]
Compiling architecture structure of entity xil_defaultlib.btn_debounce_toggle [btn_debounce_toggle_default]
Compiling architecture structure of entity xil_defaultlib.btn_debounce_toggle_0 [btn_debounce_toggle_0_default]
Compiling architecture structure of entity xil_defaultlib.btn_debounce_toggle_1 [btn_debounce_toggle_1_default]
Compiling architecture structure of entity xil_defaultlib.lab5 [lab5_default]
Compiling architecture structure of entity xil_defaultlib.design_1_lab5_0_0 [design_1_lab5_0_0_default]
Compiling architecture bibuf_v of entity unisim.BIBUF [bibuf_default]
Compiling architecture gnd_v of entity unisim.GND [gnd_default]
Compiling architecture ps7_v of entity unisim.PS7 [\PS7:design_1_wrapper:design_1_i...]
Compiling architecture vcc_v of entity unisim.VCC [vcc_default]
Compiling architecture bufg_v of entity unisim.BUFG [bufg_default]
Compiling architecture structure of entity xil_defaultlib.processing_system7_v5_5_processing_system7 [\processing_system7_v5_5_process...]
Compiling architecture structure of entity xil_defaultlib.design_1_processing_system7_0_0 [\design_1_processing_system7_0_0...]
Compiling architecture structure of entity xil_defaultlib.design_1 [\design_1:design_1_wrapper:desig...]
Compiling architecture structure of entity xil_defaultlib.design_1_wrapper
Built simulation snapshot design_1_wrapper_func_synth
