#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Fri Feb  7 12:32:56 2025
# Process ID: 17772
# Current directory: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29900 C:\Users\ladyc\Desktop\ASDI\Progetto_ASDI\Sistema_PO_PC\Sistema_PO_PC.xpr
# Log file: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/vivado.log
# Journal file: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC\vivado.jou
# Running On: MadamImAdam, OS: Windows, CPU Frequency: 2995 MHz, CPU Physical cores: 16, Host memory: 33752 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.xpr
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.gen/sources_1'.
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-25:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/arty-s7-25/E.0/board.xml as part xc7s25csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-s7-50:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/arty-s7-50/B.0/board.xml as part xc7s50csga324-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/arty-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:arty-z7-20:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/arty-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cmod-s7-25:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/cmod-s7-25/B.0/board.xml as part xc7s25csga225-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-07s:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/cora-z7-07s/B.0/board.xml as part xc7z007sclg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:cora-z7-10:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/cora-z7-10/B.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/eclypse-z7/A.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:eclypse-z7:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/eclypse-z7/B.0/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:genesys2:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/genesys2/H/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/B.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_3eg:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-3eg/D.0/board.xml as part xczu3eg-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:gzu_5ev:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/genesys-zu-5ev/C.0/board.xml as part xczu5ev-sfvc784-1-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:sword:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/sword/C.0/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zedboard:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/zedboard/1.3/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-10:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/zybo-z7-10/A.0/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo-z7-20:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/zybo-z7-20/A.0/board.xml as part xc7z020clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/zybo/B.3/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part digilentinc.com:zybo:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/boards/board_files/zybo/B.4/board.xml as part xc7z010clg400-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kc705/1.6/board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.0/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/sp701/1.1/board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc707/1.4/board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vc709/1.8/board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/2.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190/production/3.2/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.0/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vck190_newl/production/1.1/board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.0/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_a/1.1/board.xml as part xcve2802-vsvh1760-2lp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.0/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vek280/es/rev_b/1.1/board.xml as part xcve2802-vsvh1760-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_mpsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_mpsoc/1.0/board.xml as part xczu19eg-ffvd1760-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vermeo_t1_rfsoc:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vermeo_t1_rfsoc/1.0/board.xml as part xczu21dr-ffvd1156-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/production/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.0/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vhk158/es/1.1/board.xml as part xcvh1582-vsva3697-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/2.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180/production/3.2/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.0/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vmk180_newl/production/1.1/board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/production/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.3/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.1/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/production/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.0/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180_es:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk180/es/1.1/board.xml as part xcvp1802-lsvc4072-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc702:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc702/1.4/board.xml as part xc7z020clg484-1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zc706:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zc706/1.4/board.xml as part xc7z045ffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.3/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu102:part0:3.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu102/3.4/board.xml as part xczu9eg-ffvb1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu104:part0:1.1 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu104/1.1/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.4/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.5 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.5/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu106:part0:2.6 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu106/2.6/board.xml as part xczu7ev-ffvc1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.2 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.2/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.3 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.3/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu111:part0:1.4 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu111/1.4/board.xml as part xczu28dr-ffvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1275:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1275/1.0/board.xml as part xczu29dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu1285:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu1285/1.0/board.xml as part xczu39dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208/production/2.0/board.xml as part xczu48dr-fsvg1517-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216/production/2.0/board.xml as part xczu49dr-ffvf1760-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2023.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.1/data/ip'.
open_project: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 1543.723 ; gain = 474.547
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_sistemaPO_PC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sistemaPO_PC' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sistemaPO_PC_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sistemaPO_PC_behav xil_defaultlib.tb_sistemaPO_PC -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sistemaPO_PC_behav xil_defaultlib.tb_sistemaPO_PC -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sistemaPO_PC_behav -key {Behavioral:sim_1:Functional:tb_sistemaPO_PC} -tclbatch {tb_sistemaPO_PC.tcl} -view {C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/tb_sistemaPO_PC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/tb_sistemaPO_PC_behav.wcfg
source tb_sistemaPO_PC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: RESET iniziale
Time: 0 ps  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/Sistema_PO_PC_tb.vhd
Note: Test 2: START attivo
Time: 40 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/Sistema_PO_PC_tb.vhd
Note: Test 3: Disattivazione START
Time: 90 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/Sistema_PO_PC_tb.vhd
Note: Test 4: RESET durante il funzionamento
Time: 140 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/Sistema_PO_PC_tb.vhd
Note: Test 5: Riavvio dopo RESET
Time: 210 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/Sistema_PO_PC_tb.vhd
Note: Test 6: U_max raggiunto (simulato)
Time: 310 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/Sistema_PO_PC_tb.vhd
Note: Test 7: Periodo di inattività
Time: 410 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/Sistema_PO_PC_tb.vhd
Note: Test COMPLETATO con SUCCESSO!
Time: 610 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/Sistema_PO_PC_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sistemaPO_PC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 1647.637 ; gain = 84.016
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sistemaPO_PC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: Impossibile accedere al file. Il file è utilizzato da un altro processo: "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim/simulate.log"
update_compile_order -fileset sim_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'sistemaPO_PC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'sistemaPO_PC' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj sistemaPO_PC_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/new/Control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/imports/Progetto_ASDI/Contatore_cronometro/Contatore_cronometro.srcs/sources_1/new/contatore.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'cont_mod16'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/new/Sistema_PO_PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sistemaPO_PC'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sistemaPO_PC_behav xil_defaultlib.sistemaPO_PC -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot sistemaPO_PC_behav xil_defaultlib.sistemaPO_PC -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Control_unit [control_unit_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod16 [cont_mod16_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture dataflow of entity xil_defaultlib.myFA [myfa_default]
Compiling architecture dataflow of entity xil_defaultlib.RCA_Nbit [rca_nbit_default]
Compiling architecture sistema of entity xil_defaultlib.Sistema_ROM_M [sistema_rom_m_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_out [mem_out_default]
Compiling architecture structural of entity xil_defaultlib.sistemapo_pc
Built simulation snapshot sistemaPO_PC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "sistemaPO_PC_behav -key {Behavioral:sim_1:Functional:sistemaPO_PC} -tclbatch {sistemaPO_PC.tcl} -view {C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/tb_sistemaPO_PC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/tb_sistemaPO_PC_behav.wcfg
WARNING: Simulation object /tb_sistemaPO_PC/clk_tb was not found in the design.
WARNING: Simulation object /tb_sistemaPO_PC/reset_tb was not found in the design.
WARNING: Simulation object /tb_sistemaPO_PC/start_tb was not found in the design.
WARNING: Simulation object /tb_sistemaPO_PC/output_tb was not found in the design.
WARNING: Simulation object /tb_sistemaPO_PC/state_tb was not found in the design.
WARNING: Simulation object /tb_sistemaPO_PC/CLK_PERIOD was not found in the design.
source sistemaPO_PC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'sistemaPO_PC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1662.488 ; gain = 14.852
set_property top tb_Control_unit [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Control_unit'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: Impossibile accedere al file. Il file è utilizzato da un altro processo: "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_Control_unit'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_Control_unit' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_Control_unit_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/Sistema_PO_PC_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_Control_unit'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Control_unit_behav xil_defaultlib.tb_Control_unit -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_Control_unit_behav xil_defaultlib.tb_Control_unit -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling architecture behavioral of entity xil_defaultlib.Control_unit [control_unit_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_control_unit
Built simulation snapshot tb_Control_unit_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_Control_unit_behav -key {Behavioral:sim_1:Functional:tb_Control_unit} -tclbatch {tb_Control_unit.tcl} -view {C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/tb_sistemaPO_PC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/tb_sistemaPO_PC_behav.wcfg
WARNING: Simulation object /tb_sistemaPO_PC/clk_tb was not found in the design.
WARNING: Simulation object /tb_sistemaPO_PC/reset_tb was not found in the design.
WARNING: Simulation object /tb_sistemaPO_PC/start_tb was not found in the design.
WARNING: Simulation object /tb_sistemaPO_PC/output_tb was not found in the design.
WARNING: Simulation object /tb_sistemaPO_PC/state_tb was not found in the design.
WARNING: Simulation object /tb_sistemaPO_PC/CLK_PERIOD was not found in the design.
source tb_Control_unit.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: RESET iniziale
Time: 0 ps  Iteration: 0  Process: /tb_Control_unit/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/Sistema_PO_PC_tb.vhd
Note: Test 2: START attivo
Time: 40 ns  Iteration: 0  Process: /tb_Control_unit/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/Sistema_PO_PC_tb.vhd
Error: Errore: Stato non READ_STATE dopo START
Time: 60 ns  Iteration: 0  Process: /tb_Control_unit/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/Sistema_PO_PC_tb.vhd
Error: Errore: Stato non WRITE_STATE
Time: 70 ns  Iteration: 0  Process: /tb_Control_unit/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/Sistema_PO_PC_tb.vhd
Error: Errore: Stato non COUNT_STATE
Time: 80 ns  Iteration: 0  Process: /tb_Control_unit/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/Sistema_PO_PC_tb.vhd
Error: Errore: Stato non IDLE dopo massimo conteggio
Time: 250 ns  Iteration: 0  Process: /tb_Control_unit/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/Sistema_PO_PC_tb.vhd
Note: Test 7: RESET durante il funzionamento
Time: 250 ns  Iteration: 0  Process: /tb_Control_unit/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/Sistema_PO_PC_tb.vhd
Error: Errore: Stato non IDLE dopo reset
Time: 310 ns  Iteration: 0  Process: /tb_Control_unit/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/Sistema_PO_PC_tb.vhd
Note: Test COMPLETATO con SUCCESSO!
Time: 310 ns  Iteration: 0  Process: /tb_Control_unit/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/Sistema_PO_PC_tb.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_Control_unit_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema_PO_PC.vhd w ]
add_files -fileset sim_1 C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema_PO_PC.vhd
update_compile_order -fileset sim_1
set_property top tb_Sistema_PO_PC [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
export_ip_user_files -of_objects  [get_files C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/Sistema_PO_PC_tb.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/Sistema_PO_PC_tb.vhd
export_ip_user_files -of_objects  [get_files C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema_PO_PC.vhd] -no_script -reset -force -quiet
remove_files  -fileset sim_1 C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema_PO_PC.vhd
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd w ]
add_files -fileset sim_1 C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_sistemaPO_PC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
boost::filesystem::remove: Impossibile accedere al file. Il file è utilizzato da un altro processo: "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim/simulate.log"
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_sistemaPO_PC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sistemaPO_PC' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sistemaPO_PC_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/new/Sistema_PO_PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sistemaPO_PC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sistemaPO_PC'
ERROR: [VRFC 10-2989] 'to_integer' is not declared [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd:93]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd:8]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_sistemaPO_PC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sistemaPO_PC' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sistemaPO_PC_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/new/Sistema_PO_PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sistemaPO_PC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sistemaPO_PC'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sistemaPO_PC_behav xil_defaultlib.tb_sistemaPO_PC -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sistemaPO_PC_behav xil_defaultlib.tb_sistemaPO_PC -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Control_unit [control_unit_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod16 [cont_mod16_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture dataflow of entity xil_defaultlib.myFA [myfa_default]
Compiling architecture dataflow of entity xil_defaultlib.RCA_Nbit [rca_nbit_default]
Compiling architecture sistema of entity xil_defaultlib.Sistema_ROM_M [sistema_rom_m_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_out [mem_out_default]
Compiling architecture structural of entity xil_defaultlib.sistemaPO_PC [sistemapo_pc_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sistemapo_pc
Built simulation snapshot tb_sistemaPO_PC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sistemaPO_PC_behav -key {Behavioral:sim_1:Functional:tb_sistemaPO_PC} -tclbatch {tb_sistemaPO_PC.tcl} -view {C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/tb_sistemaPO_PC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/tb_sistemaPO_PC_behav.wcfg
source tb_sistemaPO_PC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: RESET iniziale
Time: 0 ps  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Note: Test 2: START attivo
Time: 40 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Error: Errore: Stato non READ_STATE dopo START
Time: 60 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Error: Errore: Stato non WRITE_STATE
Time: 70 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Error: Errore: Stato non COUNT_STATE
Time: 80 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Note: Test 5: Simulazione contatore
Time: 80 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Error: Errore: Stato non IDLE dopo massimo conteggio
Time: 250 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Note: Test 6: RESET durante il funzionamento
Time: 250 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Error: Errore: Stato non IDLE dopo reset
Time: 310 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Note: Test 7: Controllo output della MEM
Time: 310 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Note: Test COMPLETATO con SUCCESSO!
Time: 410 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sistemaPO_PC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 2737.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_sistemaPO_PC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sistemaPO_PC' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sistemaPO_PC_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/new/Control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/new/Sistema_PO_PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sistemaPO_PC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sistemaPO_PC'
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sistemaPO_PC_behav xil_defaultlib.tb_sistemaPO_PC -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sistemaPO_PC_behav xil_defaultlib.tb_sistemaPO_PC -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Control_unit [control_unit_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod16 [cont_mod16_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture dataflow of entity xil_defaultlib.myFA [myfa_default]
Compiling architecture dataflow of entity xil_defaultlib.RCA_Nbit [rca_nbit_default]
Compiling architecture sistema of entity xil_defaultlib.Sistema_ROM_M [sistema_rom_m_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_out [mem_out_default]
Compiling architecture structural of entity xil_defaultlib.sistemaPO_PC [sistemapo_pc_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sistemapo_pc
Built simulation snapshot tb_sistemaPO_PC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sistemaPO_PC_behav -key {Behavioral:sim_1:Functional:tb_sistemaPO_PC} -tclbatch {tb_sistemaPO_PC.tcl} -view {C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/tb_sistemaPO_PC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/tb_sistemaPO_PC_behav.wcfg
source tb_sistemaPO_PC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: RESET iniziale
Time: 0 ps  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Note: Test 2: START attivo
Time: 40 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Error: Errore: Stato non READ_STATE dopo START
Time: 60 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Error: Errore: Stato non WRITE_STATE
Time: 70 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Error: Errore: Stato non COUNT_STATE
Time: 80 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Note: Test 5: Simulazione contatore
Time: 80 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Error: Errore: Stato non IDLE dopo massimo conteggio
Time: 250 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Note: Test 6: RESET durante il funzionamento
Time: 250 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Error: Errore: Stato non IDLE dopo reset
Time: 310 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Note: Test 7: Controllo output della MEM
Time: 310 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Note: Test COMPLETATO con SUCCESSO!
Time: 410 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sistemaPO_PC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2737.094 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_sistemaPO_PC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sistemaPO_PC' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sistemaPO_PC_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/new/Control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/new/Sistema_PO_PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sistemaPO_PC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sistemaPO_PC'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sistemaPO_PC_behav xil_defaultlib.tb_sistemaPO_PC -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sistemaPO_PC_behav xil_defaultlib.tb_sistemaPO_PC -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Control_unit [control_unit_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod16 [cont_mod16_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture dataflow of entity xil_defaultlib.myFA [myfa_default]
Compiling architecture dataflow of entity xil_defaultlib.RCA_Nbit [rca_nbit_default]
Compiling architecture sistema of entity xil_defaultlib.Sistema_ROM_M [sistema_rom_m_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_out [mem_out_default]
Compiling architecture structural of entity xil_defaultlib.sistemaPO_PC [sistemapo_pc_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sistemapo_pc
Built simulation snapshot tb_sistemaPO_PC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sistemaPO_PC_behav -key {Behavioral:sim_1:Functional:tb_sistemaPO_PC} -tclbatch {tb_sistemaPO_PC.tcl} -view {C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/tb_sistemaPO_PC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/tb_sistemaPO_PC_behav.wcfg
source tb_sistemaPO_PC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: RESET iniziale
Time: 0 ps  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Note: Test 2: START attivo
Time: 40 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Error: Errore: Stato non READ_STATE dopo START
Time: 60 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Error: Errore: Stato non WRITE_STATE
Time: 70 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Error: Errore: Stato non COUNT_STATE
Time: 80 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Note: Test 5: Simulazione contatore
Time: 80 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Note: Test 6: RESET durante il funzionamento
Time: 250 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Error: Errore: Stato non IDLE dopo reset
Time: 310 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Note: Test 7: Controllo output della MEM
Time: 310 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Note: Test COMPLETATO con SUCCESSO!
Time: 410 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sistemaPO_PC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 2752.574 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_sistemaPO_PC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sistemaPO_PC' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sistemaPO_PC_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/new/Sistema_PO_PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sistemaPO_PC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sistemaPO_PC'
ERROR: [VRFC 10-2989] 'to_integer' is not declared [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd:90]
ERROR: [VRFC 10-9458] unit 'behavioral' is ignored due to previous errors [C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd:8]
INFO: [VRFC 10-8704] VHDL file 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd' is ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_sistemaPO_PC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sistemaPO_PC' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sistemaPO_PC_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/new/Sistema_PO_PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sistemaPO_PC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sistemaPO_PC'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sistemaPO_PC_behav xil_defaultlib.tb_sistemaPO_PC -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sistemaPO_PC_behav xil_defaultlib.tb_sistemaPO_PC -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Control_unit [control_unit_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod16 [cont_mod16_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture dataflow of entity xil_defaultlib.myFA [myfa_default]
Compiling architecture dataflow of entity xil_defaultlib.RCA_Nbit [rca_nbit_default]
Compiling architecture sistema of entity xil_defaultlib.Sistema_ROM_M [sistema_rom_m_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_out [mem_out_default]
Compiling architecture structural of entity xil_defaultlib.sistemaPO_PC [sistemapo_pc_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sistemapo_pc
Built simulation snapshot tb_sistemaPO_PC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sistemaPO_PC_behav -key {Behavioral:sim_1:Functional:tb_sistemaPO_PC} -tclbatch {tb_sistemaPO_PC.tcl} -view {C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/tb_sistemaPO_PC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/tb_sistemaPO_PC_behav.wcfg
source tb_sistemaPO_PC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: RESET iniziale
Time: 0 ps  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Note: Test 2: Attivazione START
Time: 40 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sistemaPO_PC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_sistemaPO_PC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sistemaPO_PC' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sistemaPO_PC_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/new/Control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/new/Sistema_PO_PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sistemaPO_PC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sistemaPO_PC'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sistemaPO_PC_behav xil_defaultlib.tb_sistemaPO_PC -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sistemaPO_PC_behav xil_defaultlib.tb_sistemaPO_PC -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Control_unit [control_unit_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod16 [cont_mod16_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture dataflow of entity xil_defaultlib.myFA [myfa_default]
Compiling architecture dataflow of entity xil_defaultlib.RCA_Nbit [rca_nbit_default]
Compiling architecture sistema of entity xil_defaultlib.Sistema_ROM_M [sistema_rom_m_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_out [mem_out_default]
Compiling architecture structural of entity xil_defaultlib.sistemaPO_PC [sistemapo_pc_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sistemapo_pc
Built simulation snapshot tb_sistemaPO_PC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sistemaPO_PC_behav -key {Behavioral:sim_1:Functional:tb_sistemaPO_PC} -tclbatch {tb_sistemaPO_PC.tcl} -view {C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/tb_sistemaPO_PC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/tb_sistemaPO_PC_behav.wcfg
source tb_sistemaPO_PC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: RESET iniziale
Time: 0 ps  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Note: Test 2: Attivazione START
Time: 40 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sistemaPO_PC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-12493] Simulation top is 'tb_sistemaPO_PC'
WARNING: [Vivado 12-13340] Unable to auto find GCC executables from simulator install path! (path not set)
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-72] Using boost library from 'C:/Xilinx/Vivado/2023.1/tps/boost_1_72_0'
INFO: [SIM-utils-54] Inspecting design source files for 'tb_sistemaPO_PC' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
"xvhdl --incr --relax -prj tb_sistemaPO_PC_vhdl.prj"
ECHO disattivato.
ECHO disattivato.
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/new/Control_unit.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'Control_unit'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sources_1/new/Sistema_PO_PC.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sistemaPO_PC'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_sistemaPO_PC'
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
"xelab --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sistemaPO_PC_behav xil_defaultlib.tb_sistemaPO_PC -log elaborate.log"
ECHO disattivato.
ECHO disattivato.
Vivado Simulator v2023.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2023.1/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot tb_sistemaPO_PC_behav xil_defaultlib.tb_sistemaPO_PC -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.Control_unit [control_unit_default]
Compiling architecture behavioural of entity xil_defaultlib.cont_mod16 [cont_mod16_default]
Compiling architecture behavioral of entity xil_defaultlib.ROM [rom_default]
Compiling architecture dataflow of entity xil_defaultlib.myFA [myfa_default]
Compiling architecture dataflow of entity xil_defaultlib.RCA_Nbit [rca_nbit_default]
Compiling architecture sistema of entity xil_defaultlib.Sistema_ROM_M [sistema_rom_m_default]
Compiling architecture behavioral of entity xil_defaultlib.mem_out [mem_out_default]
Compiling architecture structural of entity xil_defaultlib.sistemaPO_PC [sistemapo_pc_default]
Compiling architecture behavioral of entity xil_defaultlib.tb_sistemapo_pc
Built simulation snapshot tb_sistemaPO_PC_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "tb_sistemaPO_PC_behav -key {Behavioral:sim_1:Functional:tb_sistemaPO_PC} -tclbatch {tb_sistemaPO_PC.tcl} -view {C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/tb_sistemaPO_PC_behav.wcfg} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Time resolution is 1 ps
open_wave_config C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/tb_sistemaPO_PC_behav.wcfg
source tb_sistemaPO_PC.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Test 1: RESET iniziale
Time: 0 ps  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
Note: Test 2: Attivazione START
Time: 40 ns  Iteration: 0  Process: /tb_sistemaPO_PC/stimulus_process  File: C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.srcs/sim_1/new/tb_Sistema.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'tb_sistemaPO_PC_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
archive_project C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC_aggiornato.xpr.zip -temp_dir C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/.Xil/Vivado-17772-MadamImAdam -force -include_local_ip_cache
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/.Xil/Vivado-17772-MadamImAdam' for archiving project
INFO: [filemgmt 56-3] Default IP Output Path : Could not find the directory 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/Sistema_PO_PC.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [ProjectBase 1-495] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience any problem with archiving the project, please consider setting environment variable $TEMP to a shorter path.
Current project path is 'C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/.Xil/Vivado-17772-MadamImAdam/PrjAr/_X_'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/ladyc/Desktop/ASDI/Progetto_ASDI/Sistema_PO_PC/.Xil/Vivado-17772-MadamImAdam/PrjAr/_X_/Sistema_PO_PC.cache/ip 
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sources_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
