<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:xilinx="http://www.xilinx.com" xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1685-2009" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
  <spirit:vendor>nettimelogic.com</spirit:vendor>
  <spirit:library>TimeCardLib</spirit:library>
  <spirit:name>TC_CommunicationSelector</spirit:name>
  <spirit:version>1.0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>I2cIrq_DatIn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>I2cIrq_DatIn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.I2CIRQ_DATIN.SENSITIVITY">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>UartIrq_DatIn</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:slave/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>UartIrq_DatIn</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.UARTIRQ_DATIN.SENSITIVITY">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
    <spirit:busInterface>
      <spirit:name>Irq_DatOut</spirit:name>
      <spirit:busType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt" spirit:version="1.0"/>
      <spirit:abstractionType spirit:vendor="xilinx.com" spirit:library="signal" spirit:name="interrupt_rtl" spirit:version="1.0"/>
      <spirit:master/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>INTERRUPT</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>Irq_DatOut</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
      <spirit:parameters>
        <spirit:parameter>
          <spirit:name>SENSITIVITY</spirit:name>
          <spirit:value spirit:id="BUSIFPARAM_VALUE.IRQ_DATOUT.SENSITIVITY">LEVEL_HIGH</spirit:value>
        </spirit:parameter>
      </spirit:parameters>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:views>
      <spirit:view>
        <spirit:name>xilinx_anylanguagesynthesis</spirit:name>
        <spirit:displayName>Synthesis</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:synthesis</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>CommunicationSelector</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagesynthesis_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b16f97ac</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_anylanguagebehavioralsimulation</spirit:name>
        <spirit:displayName>Simulation</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:simulation</spirit:envIdentifier>
        <spirit:language>VHDL</spirit:language>
        <spirit:modelName>CommunicationSelector</spirit:modelName>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>b16f97ac</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
      <spirit:view>
        <spirit:name>xilinx_xpgui</spirit:name>
        <spirit:displayName>UI Layout</spirit:displayName>
        <spirit:envIdentifier>:vivado.xilinx.com:xgui.ui</spirit:envIdentifier>
        <spirit:fileSetRef>
          <spirit:localName>xilinx_xpgui_view_fileset</spirit:localName>
        </spirit:fileSetRef>
        <spirit:parameters>
          <spirit:parameter>
            <spirit:name>viewChecksum</spirit:name>
            <spirit:value>f64a5dae</spirit:value>
          </spirit:parameter>
        </spirit:parameters>
      </spirit:view>
    </spirit:views>
    <spirit:ports>
      <spirit:port>
        <spirit:name>SelIn_DatIn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TxScl_DatIn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TxScl_DatOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>TxSclT_EnaOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RxSda_DatIn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RxSda_DatOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>RxSdaT_EnaOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>Irq_DatOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>UartTx_DatIn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>UartRx_DatOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>UartIrq_DatIn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>I2cSclIn_DatOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>I2cSclOut_DatIn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>I2cSclT_EnaIn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>I2cSdaIn_DatOut</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>I2cSdaOut_DatIn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>I2cSdaT_EnaIn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>I2cIrq_DatIn</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:wireTypeDefs>
            <spirit:wireTypeDef>
              <spirit:typeName>std_logic</spirit:typeName>
              <spirit:viewNameRef>xilinx_anylanguagesynthesis</spirit:viewNameRef>
              <spirit:viewNameRef>xilinx_anylanguagebehavioralsimulation</spirit:viewNameRef>
            </spirit:wireTypeDef>
          </spirit:wireTypeDefs>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
  <spirit:fileSets>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagesynthesis_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../CommunicationSelector.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_b16f97ac</spirit:userFileType>
        <spirit:logicalName>TimeCardLib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_anylanguagebehavioralsimulation_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>../CommunicationSelector.vhd</spirit:name>
        <spirit:fileType>vhdlSource</spirit:fileType>
        <spirit:userFileType>USED_IN_ipstatic</spirit:userFileType>
        <spirit:logicalName>TimeCardLib</spirit:logicalName>
      </spirit:file>
    </spirit:fileSet>
    <spirit:fileSet>
      <spirit:name>xilinx_xpgui_view_fileset</spirit:name>
      <spirit:file>
        <spirit:name>xgui/TC_CommunicationSelector_v1_0.tcl</spirit:name>
        <spirit:fileType>tclSource</spirit:fileType>
        <spirit:userFileType>CHECKSUM_f64a5dae</spirit:userFileType>
        <spirit:userFileType>XGUI_VERSION_2</spirit:userFileType>
      </spirit:file>
    </spirit:fileSet>
  </spirit:fileSets>
  <spirit:description>TC_CommunicationSelector_v1_0</spirit:description>
  <spirit:parameters>
    <spirit:parameter>
      <spirit:name>Component_Name</spirit:name>
      <spirit:value spirit:resolve="user" spirit:id="PARAM_VALUE.Component_Name" spirit:order="1">CommunicationSelector_v1_0</spirit:value>
    </spirit:parameter>
  </spirit:parameters>
  <spirit:vendorExtensions>
    <xilinx:coreExtensions>
      <xilinx:supportedFamilies>
        <xilinx:family xilinx:lifeCycle="Production">virtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qvirtex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qkintex7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">akintex7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">artix7l</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qartix7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">qzynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">azynq</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">spartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">aspartan7</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexu</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">zynquplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">virtexuplusHBM</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexuplus</xilinx:family>
        <xilinx:family xilinx:lifeCycle="Production">kintexu</xilinx:family>
      </xilinx:supportedFamilies>
      <xilinx:taxonomies>
        <xilinx:taxonomy>/UserIP</xilinx:taxonomy>
      </xilinx:taxonomies>
      <xilinx:displayName>TC_CommunicationSelector_v1_0</xilinx:displayName>
      <xilinx:definitionSource>package_project</xilinx:definitionSource>
      <xilinx:vendorDisplayName>NetTimeLogic</xilinx:vendorDisplayName>
      <xilinx:vendorURL>https://www.nettimelogic.com</xilinx:vendorURL>
      <xilinx:coreRevision>2</xilinx:coreRevision>
      <xilinx:upgrades>
        <xilinx:canUpgradeFrom>xilinx.com:user:CommunicationSelector:1.0</xilinx:canUpgradeFrom>
      </xilinx:upgrades>
      <xilinx:coreCreationDateTime>2022-09-13T15:30:33Z</xilinx:coreCreationDateTime>
      <xilinx:tags>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7bf44ef5_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6119cc75_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2de6f50f_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3128e1eb_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@6970874c_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13a83efb_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@16063a6e_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5bbb9ad9_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@12eac6b9_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@77d43908_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3d5e0f4a_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@17d1b2ea_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1def9386_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@124dfe6d_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@45139888_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@1b264934_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70157cd8_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5adb3cb0_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2f8e979f_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@36c36a05_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@30fa9df5_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@7dfb9ca3_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2c06b4bc_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@54279ef5_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@79712d46_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@26f2c1b8_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@243ecfb5_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@74c64e7a_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@70190e5a_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f458e3f_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@5fb20044_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@13f294db_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@228c02ea_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@d7aab6b_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@4f293f3d_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@65369398_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@37f969b8_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2548704c_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@2763fc93_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@3ad7a0fd_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@355c04ea_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
        <xilinx:tag xilinx:name="ui.data.coregen.dd@386d0578_ARCHIVE_LOCATION">c:/NetTimeLogic/Customers/Facebook/GitRepo4/TIMECARD/Ips/CommunicationSelector/Xilinx</xilinx:tag>
      </xilinx:tags>
    </xilinx:coreExtensions>
    <xilinx:packagingInfo>
      <xilinx:xilinxVersion>2019.1</xilinx:xilinxVersion>
      <xilinx:checksum xilinx:scope="busInterfaces" xilinx:value="47ed6054"/>
      <xilinx:checksum xilinx:scope="fileGroups" xilinx:value="3d6354be"/>
      <xilinx:checksum xilinx:scope="ports" xilinx:value="eb673e7b"/>
      <xilinx:checksum xilinx:scope="parameters" xilinx:value="0065b628"/>
    </xilinx:packagingInfo>
  </spirit:vendorExtensions>
</spirit:component>
