<!doctype html><html lang=en><head><meta charset=utf-8><meta http-equiv=x-ua-compatible content="IE=edge"><meta name=viewport content="width=device-width,initial-scale=1,shrink-to-fit=no"><title>IBM's POWER10 Processor on Samsung 7nm (10:00am PT) -</title><meta name=robots content="index,follow,noarchive"><meta name=description content="01:08PM EDT - Time for Power10! Bill Starke and Brian Thompto


01:09PM EDT - Bill is chief architect of POWER10
01:09PM EDT - Brian is chief core architect

01:09PM EDT - Power roadmap - power is about the enterprise
01:09PM EDT - It's the building block for the world's most powerful supercomputers
01:10PM EDT - Financial systems, commercial, healthcare, governments
01:10PM EDT - Power10 is made smarter for everyone"><meta name=author content="Larita Shotwell"><link rel="preload stylesheet" as=style href=https://assets.cdnweb.info/hugo/paper/css/app.css><link rel="preload stylesheet" as=style href=https://assets.cdnweb.info/hugo/paper/css/an-old-hope.min.css><script defer src=https://assets.cdnweb.info/hugo/paper/js/highlight.min.js onload=hljs.initHighlightingOnLoad()></script>
<link rel=preload as=image href=./theme.png><link rel=icon href=./favicon.ico><link rel=apple-touch-icon href=./apple-touch-icon.png><meta name=generator content="Hugo 0.98.0"><meta property="og:title" content="IBM's POWER10 Processor on Samsung 7nm (10:00am PT)"><meta property="og:description" content="01:08PM EDT - Time for Power10! Bill Starke and Brian Thompto 01:09PM EDT - Bill is chief architect of POWER10 01:09PM EDT - Brian is chief core architect 01:09PM EDT - Power roadmap - power is about the enterprise"><meta property="og:type" content="article"><meta property="og:url" content="/hot-chips-2020-live-blog-ibms-power10-processor-on-samsung-7nm-1000am-pt.html"><meta property="article:section" content="post"><meta property="article:published_time" content="2024-05-28T00:00:00+00:00"><meta property="article:modified_time" content="2024-05-28T00:00:00+00:00"><meta itemprop=name content="IBM's POWER10 Processor on Samsung 7nm (10:00am PT)"><meta itemprop=description content="01:08PM EDT - Time for Power10! Bill Starke and Brian Thompto 01:09PM EDT - Bill is chief architect of POWER10 01:09PM EDT - Brian is chief core architect 01:09PM EDT - Power roadmap - power is about the enterprise"><meta itemprop=datePublished content="2024-05-28T00:00:00+00:00"><meta itemprop=dateModified content="2024-05-28T00:00:00+00:00"><meta itemprop=wordCount content="1149"><meta itemprop=keywords content><meta name=twitter:card content="summary"><meta name=twitter:title content="IBM's POWER10 Processor on Samsung 7nm (10:00am PT)"><meta name=twitter:description content="01:08PM EDT - Time for Power10! Bill Starke and Brian Thompto 01:09PM EDT - Bill is chief architect of POWER10 01:09PM EDT - Brian is chief core architect 01:09PM EDT - Power roadmap - power is about the enterprise"></head><body class=not-ready data-menu=true><header class=header><p class=logo><a class=site-name href=./index.html>JadeZ</a><a class=btn-dark></a></p><script>let bodyClx=document.body.classList,btnDark=document.querySelector(".btn-dark"),sysDark=window.matchMedia("(prefers-color-scheme: dark)"),darkVal=localStorage.getItem("dark"),setDark=e=>{bodyClx[e?"add":"remove"]("dark"),localStorage.setItem("dark",e?"yes":"no")};setDark(darkVal?darkVal==="yes":sysDark.matches),requestAnimationFrame(()=>bodyClx.remove("not-ready")),btnDark.addEventListener("click",()=>setDark(!bodyClx.contains("dark"))),sysDark.addEventListener("change",e=>setDark(e.matches))</script><nav class=menu><a href=./sitemap.xml>Sitemap</a></nav></header><main class=main><article class=post-single><header class=post-title><p><time>May 28, 2024</time>
<span>Larita Shotwell</span></p><h1>IBM's POWER10 Processor on Samsung 7nm (10:00am PT)</h1></header><section class=post-content><p><a id=post0817130844 href=#><span class=lb_time>01:08PM EDT</span></a> - Time for Power10! Bill Starke and Brian Thompto</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171808501_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171809041_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0817130917 href=#><span class=lb_time>01:09PM EDT</span></a> - Bill is chief architect of POWER10</p><p><a id=post0817130926 href=#><span class=lb_time>01:09PM EDT</span></a> - Brian is chief core architect</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171809261_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0817130940 href=#><span class=lb_time>01:09PM EDT</span></a> - Power roadmap - power is about the enterprise</p><p><a id=post0817130949 href=#><span class=lb_time>01:09PM EDT</span></a> - It's the building block for the world's most powerful supercomputers</p><p><a id=post0817131003 href=#><span class=lb_time>01:10PM EDT</span></a> - Financial systems, commercial, healthcare, governments</p><p><a id=post0817131010 href=#><span class=lb_time>01:10PM EDT</span></a> - Power10 is made smarter for everyone</p><p><a id=post0817131017 href=#><span class=lb_time>01:10PM EDT</span></a> - First hardware back in the laps</p><p><a id=post0817131028 href=#><span class=lb_time>01:10PM EDT</span></a> - On track to deliver systems in 12 months</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171810281_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0817131051 href=#><span class=lb_time>01:10PM EDT</span></a> - New abilities, ground-up rearchitecting for power efficiency</p><p><a id=post0817131055 href=#><span class=lb_time>01:10PM EDT</span></a> - maturing AI landscape</p><p><a id=post0817131103 href=#><span class=lb_time>01:11PM EDT</span></a> - AI acceleration in the processor core</p><p><a id=post0817131110 href=#><span class=lb_time>01:11PM EDT</span></a> - Integrating into enterprise workflows</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171811101_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0817131128 href=#><span class=lb_time>01:11PM EDT</span></a> - 18B transistors on Samsung 7nm, 602B transistors</p><p><a id=post0817131143 href=#><span class=lb_time>01:11PM EDT</span></a> - Two versions of the core: SMT4 and SMT8. This chip is the SMT8 version</p><p><a id=post0817131202 href=#><span class=lb_time>01:12PM EDT</span></a> - 16 physical cores, but 15 will be enabled. Improves economics of yield</p><p><a id=post0817131214 href=#><span class=lb_time>01:12PM EDT</span></a> - High bandwidth PHYs, OMI and PowerAXON and PCIe G5</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171812131_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0817131232 href=#><span class=lb_time>01:12PM EDT</span></a> - Two packaging options: Single and Dual chip modules</p><p><a id=post0817131245 href=#><span class=lb_time>01:12PM EDT</span></a> - SCM allows for 16-socket, DCM is 4-socket</p><p><a id=post0817131259 href=#><span class=lb_time>01:12PM EDT</span></a> - Dual chip module is two 602 mm2 chips into one package</p><p><a id=post0817131306 href=#><span class=lb_time>01:13PM EDT</span></a> - 16-socket for big iron systems</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171813081_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0817131328 href=#><span class=lb_time>01:13PM EDT</span></a> - PowerAXON and OMI support 1TB/sec each</p><p><a id=post0817131334 href=#><span class=lb_time>01:13PM EDT</span></a> - 150 micron bumps</p><p><a id=post0817131345 href=#><span class=lb_time>01:13PM EDT</span></a> - optimized placement for packaging</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171813471_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0817131414 href=#><span class=lb_time>01:14PM EDT</span></a> - PowerAXON is for chip-to-chip connectivity</p><p><a id=post0817131435 href=#><span class=lb_time>01:14PM EDT</span></a> - Several new scaling capabilities</p><p><a id=post0817131442 href=#><span class=lb_time>01:14PM EDT</span></a> - OMI is OpenCAPI Memory Interface</p><p><a id=post0817131450 href=#><span class=lb_time>01:14PM EDT</span></a> - Grandchild of Centaur memory</p><p><a id=post0817131500 href=#><span class=lb_time>01:15PM EDT</span></a> - Tech agnostic - supports any media with OMI buffer</p><p><a id=post0817131522 href=#><span class=lb_time>01:15PM EDT</span></a> - Supports DDR4 at 410 GB/sec bandwidth per Power10 CPU</p><p><a id=post0817131541 href=#><span class=lb_time>01:15PM EDT</span></a> - Will support DDR5 when DDR5 is ready - no new system, just need new OMI buffer chip</p><p><a id=post0817131557 href=#><span class=lb_time>01:15PM EDT</span></a> - Also supports GDDR for up to 800 GB/sec</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171815591_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0817131619 href=#><span class=lb_time>01:16PM EDT</span></a> - Also supports storage class memory up to 2 TB</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171816211_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0817131647 href=#><span class=lb_time>01:16PM EDT</span></a> - PowerAXON supports direct attach SCM or ASIC/FPGA</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171816471_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0817131715 href=#><span class=lb_time>01:17PM EDT</span></a> - Memory Inception comes to Power10 - access memory from any socket in the cluster</p><p><a id=post0817131726 href=#><span class=lb_time>01:17PM EDT</span></a> - Full hardware load/store access to other server memory</p><p><a id=post0817131744 href=#><span class=lb_time>01:17PM EDT</span></a> - Only +150ns compared to accessing far memory within the same server</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171817331_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0817131812 href=#><span class=lb_time>01:18PM EDT</span></a> - Supports up to 2 PB of memory</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171818111_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0817131834 href=#><span class=lb_time>01:18PM EDT</span></a> - Connect multiple 16-socket systems with Memory Inception</p><p><a id=post0817131852 href=#><span class=lb_time>01:18PM EDT</span></a> - Or servers without memory borrowing from a big server</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171818511_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0817131904 href=#><span class=lb_time>01:19PM EDT</span></a> - Paging tables as routing tables</p><p><a id=post0817131910 href=#><span class=lb_time>01:19PM EDT</span></a> - Robust virtual channel management</p><p><a id=post0817131922 href=#><span class=lb_time>01:19PM EDT</span></a> - Allows 1000s of nodes to access memory across the whole system</p><p><a id=post0817131933 href=#><span class=lb_time>01:19PM EDT</span></a> - Pod-level memory resource pooling with extra gear</p><p><a id=post0817131943 href=#><span class=lb_time>01:19PM EDT</span></a> - Memory disaggregation becomes a reality.</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171819431_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0817131955 href=#><span class=lb_time>01:19PM EDT</span></a> - Also 64 lanes of PCIe G5</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171819571_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0817132023 href=#><span class=lb_time>01:20PM EDT</span></a> - 2.2-4.4x socket performance compared to Power9</p><p><a id=post0817132052 href=#><span class=lb_time>01:20PM EDT</span></a> - *602mm2, correction from earlier</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171820531_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0817132112 href=#><span class=lb_time>01:21PM EDT</span></a> - Up to 8 threads per core</p><p><a id=post0817132122 href=#><span class=lb_time>01:21PM EDT</span></a> - +30% average perf against POWER9, +20% in ST</p><p><a id=post0817132129 href=#><span class=lb_time>01:21PM EDT</span></a> - 2.6x perf/watt improvement</p><p><a id=post0817132141 href=#><span class=lb_time>01:21PM EDT</span></a> - DCM is more efficient</p><p><a id=post0817132204 href=#><span class=lb_time>01:22PM EDT</span></a> - In SMT8 mode, 15 cores per chip. In SMT4 mode, 30 cores per chip</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171822241_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0817132234 href=#><span class=lb_time>01:22PM EDT</span></a> - Core is modular</p><p><a id=post0817132258 href=#><span class=lb_time>01:22PM EDT</span></a> - Container based stack support over PowerVM hypervisor</p><p><a id=post0817132311 href=#><span class=lb_time>01:23PM EDT</span></a> - High performance nested hypervisors with enhanced security</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171823101_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0817132326 href=#><span class=lb_time>01:23PM EDT</span></a> - Power ISA 3.1</p><p><a id=post0817132338 href=#><span class=lb_time>01:23PM EDT</span></a> - 64-bit prefix instructions in a RISC-friendly away</p><p><a id=post0817132348 href=#><span class=lb_time>01:23PM EDT</span></a> - New op-code space for instruction instruction</p><p><a id=post0817132410 href=#><span class=lb_time>01:24PM EDT</span></a> - Optimizations for memory tiers</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171824091_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0817132420 href=#><span class=lb_time>01:24PM EDT</span></a> - Security and isolation</p><p><a id=post0817132436 href=#><span class=lb_time>01:24PM EDT</span></a> - Crypto perf for future algorithms already accelerated</p><p><a id=post0817132452 href=#><span class=lb_time>01:24PM EDT</span></a> - Secure containers supported at hardware and virtualization layers</p><p><a id=post0817132457 href=#><span class=lb_time>01:24PM EDT</span></a> - Full memory encryption</p><p><a id=post0817132513 href=#><span class=lb_time>01:25PM EDT</span></a> - Active management for enhanced performance and avoids side channel</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171825141_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0817132534 href=#><span class=lb_time>01:25PM EDT</span></a> - Here's a core diagram - this is half an SMT8 core</p><p><a id=post0817132558 href=#><span class=lb_time>01:25PM EDT</span></a> - Each SMT4 segment can do 2x512b and 4x128b per cycle</p><p><a id=post0817132606 href=#><span class=lb_time>01:26PM EDT</span></a> - 4x in mixed math acceleration</p><p><a id=post0817132616 href=#><span class=lb_time>01:26PM EDT</span></a> - 1.5x L1-cache, 4x L2, 4x TLB</p><p><a id=post0817132624 href=#><span class=lb_time>01:26PM EDT</span></a> - 1000 instructions in flight per SMT8 core</p><p><a id=post0817132632 href=#><span class=lb_time>01:26PM EDT</span></a> - L2 is 13.5 cycle</p><p><a id=post0817132635 href=#><span class=lb_time>01:26PM EDT</span></a> - L2 is 13.5 cycle</p><p><a id=post0817132642 href=#><span class=lb_time>01:26PM EDT</span></a> - L3 is 27.5 cycle</p><p><a id=post0817132648 href=#><span class=lb_time>01:26PM EDT</span></a> - New tag predictors</p><p><a id=post0817132657 href=#><span class=lb_time>01:26PM EDT</span></a> - Branch execution has been improvement</p><p><a id=post0817132713 href=#><span class=lb_time>01:27PM EDT</span></a> - New instruction fusion opportunities</p><p><a id=post0817132717 href=#><span class=lb_time>01:27PM EDT</span></a> - Eliminates dependencies</p><p><a id=post0817132737 href=#><span class=lb_time>01:27PM EDT</span></a> - Fuse consecutive load/store instructions, double wide load/store bw</p><p><a id=post0817132744 href=#><span class=lb_time>01:27PM EDT</span></a> - Improved clock gaiting</p><p><a id=post0817132756 href=#><span class=lb_time>01:27PM EDT</span></a> - each design element was redesigned for performance and efficiency</p><p><a id=post0817132806 href=#><span class=lb_time>01:28PM EDT</span></a> - Redesigned major structures such as queues</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171828051_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0817132838 href=#><span class=lb_time>01:28PM EDT</span></a> - 1.3x perf at 0.5x power vs Power9</p><p><a id=post0817132846 href=#><span class=lb_time>01:28PM EDT</span></a> - = 2.6x perf/watt overall at the core level</p><p><a id=post0817132851 href=#><span class=lb_time>01:28PM EDT</span></a> - 3x perf/watt at socket level</p><p><a id=post0817132911 href=#><span class=lb_time>01:29PM EDT</span></a> - Also improved memory bandwidth</p><p><a id=post0817132921 href=#><span class=lb_time>01:29PM EDT</span></a> - 2x bytes from all sources: L1, L2, L3, OMI</p><p><a id=post0817132934 href=#><span class=lb_time>01:29PM EDT</span></a> - 4x 32B loads, 2x 32B stores per SMT8 core (Fusion required)</p><p><a id=post0817132953 href=#><span class=lb_time>01:29PM EDT</span></a> - OMI to one core - 256 GB/sec peak, 120 GB/s sustained, 3x L3 prefetch and mem prefetch extensions</p><p><a id=post0817133011 href=#><span class=lb_time>01:30PM EDT</span></a> - 8 SIMD 128-bit engines per SMT8 core</p><p><a id=post0817133017 href=#><span class=lb_time>01:30PM EDT</span></a> - supports fixed, float, permute</p><p><a id=post0817133032 href=#><span class=lb_time>01:30PM EDT</span></a> - 4 512b engines per SMT8 core</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171830201_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0817133054 href=#><span class=lb_time>01:30PM EDT</span></a> - supports FP64, FP32, FP16, BF16, INT16, INT8, INT4</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171831281_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0817133150 href=#><span class=lb_time>01:31PM EDT</span></a> - New MMA enhanced infernece acceleration</p><p><a id=post0817133202 href=#><span class=lb_time>01:32PM EDT</span></a> - Simple library update needed in most cases</p><p><a id=post0817133213 href=#><span class=lb_time>01:32PM EDT</span></a> - Implements data-reuse efficiency</p><p><a id=post0817133232 href=#><span class=lb_time>01:32PM EDT</span></a> - 3x inference latency reduction</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171832311_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0817133249 href=#><span class=lb_time>01:32PM EDT</span></a> - Improvements over POWER9</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171832511_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0817133331 href=#><span class=lb_time>01:33PM EDT</span></a> - Time scale for Power10 is that initial systems for IBM partners will be available Q4 2021</p><p><a id=post0817133347 href=#><span class=lb_time>01:33PM EDT</span></a> - (IBM usually does this - announce a core/product 12 months in advance)</p><p><a id=post0817133356 href=#><span class=lb_time>01:33PM EDT</span></a> - To allow for customers and developers to adjust</p><p><a id=post0817133421 href=#><span class=lb_time>01:34PM EDT</span></a> - Q&A time</p><p><a href=#><img src=https://cdn.statically.io/img/images.anandtech.com/doci/15985/202008171835111_575px.jpg alt style=margin:auto;display:block;text-align:center;max-width:100%;height:auto></a></p><p><a id=post0817133537 href=#><span class=lb_time>01:35PM EDT</span></a> - Q: PCIe Gen6? Will future Power10 enable this? A: No talk about our future products. We're glad that PCIe is speeding up, we always look at market conditions to create chips.</p><p><a id=post0817133607 href=#><span class=lb_time>01:36PM EDT</span></a> - Q: Read latency increase with OMI DIMM? A: less than +10ns</p><p><a id=post0817133703 href=#><span class=lb_time>01:37PM EDT</span></a> - Q: Did power delivery get upgraded, or still on-die LDOs? A: Go into detail at ISSCC. Still similar delivery platform of Power9</p><p><a id=post0817133917 href=#><span class=lb_time>01:39PM EDT</span></a> - Q: Does POWER and z work together? A: Yes, all the time. Peer review each other. We get questions about arch differences - each product is suited for each client bases. Extremely justified. We do the peer review, so we becomes experts in both. We share IP as well, like OMI, as well as other features. Also physical design etc. Lots of synergy, but also lots of differences</p><p><a id=post0817133935 href=#><span class=lb_time>01:39PM EDT</span></a> - That's a wrap. Next talk is ThunderX3 from Marvell</p><p class=postsid style=color:rgba(255,0,0,0)>ncG1vNJzZmivp6x7orrAp5utnZOde6S7zGiqoaenZH52hZduZqGnpGKwqbXPrGRraGJleq211Z5km6SfnHqqrsysZKmnp5q%2FcnyMqamom5WowLC%2BjKilZquRosC2usZmbqelXWZ9cXzApmSprA%3D%3D</p></section><nav class=post-nav><a class=prev href=./danny-ainge-age-birthday-wikipedia-who-nationality-biography-89887-html.html><span>←</span><span>Danny Ainge Age, Birthday, Wikipedia, Who, Nationality, Biography</span></a>
<a class=next href=./nirvanastalk-to-me-lyrics.html><span>NirvanasTalk To Me Lyrics</span><span>→</span></a></nav></article></main><footer class=footer><p>&copy; 2024 <a href=./></a></p><p>Powered by <a href=https://gohugo.io/ rel=noopener target=_blank>Hugo️️</a>️</p></footer><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://js.zainuddin.my.id/banner.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script type=text/javascript>(function(){var n=Math.floor(Date.now()/1e3),t=document.getElementsByTagName("script")[0],e=document.createElement("script");e.src="https://js.zainuddin.my.id/tracking_server_6.js?v="+n+"",e.type="text/javascript",e.async=!0,e.defer=!0,t.parentNode.insertBefore(e,t)})()</script><script>var _paq=window._paq=window._paq||[];_paq.push(["trackPageView"]),_paq.push(["enableLinkTracking"]),function(){e="//analytics.cdnweb.info/",_paq.push(["setTrackerUrl",e+"matomo.php"]),_paq.push(["setSiteId","1"]);var e,n=document,t=n.createElement("script"),s=n.getElementsByTagName("script")[0];t.async=!0,t.src=e+"matomo.js",s.parentNode.insertBefore(t,s)}()</script></body></html>