// Seed: 667423389
module module_0 (
    input logic id_0,
    output logic id_1,
    input id_2,
    output logic id_3,
    input logic id_4,
    input id_5,
    input logic id_6
);
  logic id_7;
  logic id_8;
  logic id_9 = id_2;
  assign id_7 = id_0 != id_4;
endmodule
