<!DOCTYPE html>
<html lang="en">
<head>
  <meta charset="UTF-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <title>Chips &amp; System Integration | Xu Bin Lab</title>
  <meta name="description" content="Understanding custom chip architecture and integrating CFD/CAE solvers with custom chips for hardware-software co-design." />
  <link rel="stylesheet" href="/assets/css/main.css">
  <link rel="canonical" href="https://xubinlab.com/tech-stack/chips-system.html" />
  <link rel="alternate" hreflang="zh-cn" href="https://xubinlab.com/zh/tech-stack/chips-system.html" />
  <link rel="alternate" hreflang="en" href="https://xubinlab.com/tech-stack/chips-system.html" />
  <script src="/assets/js/site-nav.js"></script>
</head>
<body>
<header id="site-nav"></header>

<main>
  <section id="chips-system">
    <h2>Chips &amp; System Integration</h2>
    <p class="muted">
      Without disclosing confidential information, discussing how to understand custom chip architecture
      and integrate CFD / CAE solvers with custom chips and system platforms for hardware-software co-design.
    </p>

    <h3>1. Chip Architecture Understanding</h3>
    <p class="muted">
      Understanding computational units, memory hierarchy, and bandwidth characteristics is fundamental to hardware-software co-design.
    </p>
    <ul>
      <li><strong>1.1 Compute Arrays &amp; Cores</strong> Organization of compute units, peak performance, instruction set characteristics. Operator types suitable for different compute units (matrix-vector, multiple RHS, multigrid, etc.).</li>
      <li><strong>1.2 Memory Hierarchy</strong> On-chip cache, off-chip memory, bandwidth and latency characteristics. How to match memory hierarchy through data layout and access patterns.</li>
      <li><strong>1.3 Communication &amp; Interconnect</strong> On-chip communication, multi-chip interconnect, interfaces with CPU. Impact of communication overhead on algorithm design.</li>
      <li><strong>1.4 Power &amp; Thermal Management</strong> Power characteristics, thermal design, performance-power trade-offs. Balancing performance and energy efficiency in engineering applications.</li>
    </ul>

    <h3>2. Operator Mapping</h3>
    <p class="muted">
      Not all operators are suitable for chip deployment. Need to identify which operators gain significant acceleration and which should remain on CPU.
    </p>
    <ul>
      <li><strong>2.1 Matrix Operations</strong> Sparse matrix-vector multiply, matrix-matrix operations, their mapping to chip compute units.</li>
      <li><strong>2.2 Data Layout</strong> How to organize data to match chip memory hierarchy, minimizing data movement.</li>
      <li><strong>2.3 Hybrid Execution</strong> Partitioning workloads between CPU and chip, coordinating execution.</li>
    </ul>

    <h3>3. System Integration</h3>
    <ul>
      <li><strong>3.1 Driver &amp; API Design</strong> How solvers interface with chip drivers, API design for transparency.</li>
      <li><strong>3.2 Performance Optimization</strong> Identifying bottlenecks, optimizing data transfer and computation overlap.</li>
      <li><strong>3.3 Validation &amp; Verification</strong> Ensuring numerical correctness and reproducibility across platforms.</li>
    </ul>

    <h3>4. My Practice</h3>
    <p>Currently working on:</p>
    <ul>
      <li>Mapping CFD sparse linear system solvers to custom chips.</li>
      <li>Optimizing memory access patterns for chip architectures.</li>
      <li>Hardware-software co-design for maximum performance while maintaining numerical accuracy.</li>
    </ul>
    <p class="muted">
      Specific implementation details and performance analysis will be documented in <a href="/projects/">projects</a> and <a href="/notes/">technical notes</a>.
    </p>
  </section>
</main>

<footer>
  © <span id="year"></span> Xu Bin Lab · Chips &amp; System
</footer>
<script>
  document.getElementById('year').textContent = new Date().getFullYear();
</script>
</body>
</html>

