

================================================================
== Vitis HLS Report for 'reconstructor2'
================================================================
* Date:           Tue Oct 28 17:21:42 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        srcnn_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.474 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      613|      613|  6.130 us|  6.130 us|  613|  613|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_66_1   |      612|      612|        36|          -|          -|    17|        no|
        | + VITIS_LOOP_67_2  |       34|       34|         2|          -|          -|    17|        no|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     157|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      44|    -|
|Register         |        -|     -|      73|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      73|     201|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln66_fu_141_p2    |         +|   0|  0|  12|           5|           1|
    |add_ln67_fu_190_p2    |         +|   0|  0|  12|           5|           1|
    |add_ln68_1_fu_125_p2  |         +|   0|  0|  16|           9|           9|
    |add_ln68_2_fu_174_p2  |         +|   0|  0|  16|           9|           9|
    |add_ln68_3_fu_205_p2  |         +|   0|  0|  23|          16|          16|
    |add_ln68_fu_196_p2    |         +|   0|  0|  16|           9|           9|
    |empty_fu_147_p2       |         +|   0|  0|  15|           8|           8|
    |sub_ln68_fu_164_p2    |         -|   0|  0|  23|          16|          16|
    |icmp_ln66_fu_135_p2   |      icmp|   0|  0|  12|           5|           5|
    |icmp_ln67_fu_184_p2   |      icmp|   0|  0|  12|           5|           5|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0| 157|          87|          79|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  26|          5|    1|          5|
    |i_fu_48    |   9|          2|    5|         10|
    |j_reg_90   |   9|          2|    5|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |  44|          9|   11|         25|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +--------------------+----+----+-----+-----------+
    |        Name        | FF | LUT| Bits| Const Bits|
    +--------------------+----+----+-----+-----------+
    |add_ln66_reg_248    |   5|   0|    5|          0|
    |add_ln67_reg_266    |   5|   0|    5|          0|
    |add_ln68_1_reg_240  |   9|   0|    9|          0|
    |add_ln68_3_reg_271  |  16|   0|   16|          0|
    |ap_CS_fsm           |   4|   0|    4|          0|
    |i_fu_48             |   5|   0|    5|          0|
    |j_reg_90            |   5|   0|    5|          0|
    |sub_ln68_reg_253    |  16|   0|   16|          0|
    |zext_ln66_reg_235   |   8|   0|    9|          1|
    +--------------------+----+----+-----+-----------+
    |Total               |  73|   0|   74|          1|
    +--------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |  Source Object |    C Type    |
+-----------------------+-----+-----+------------+----------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  reconstructor2|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  reconstructor2|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  reconstructor2|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  reconstructor2|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  reconstructor2|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  reconstructor2|  return value|
|output_ftmap_address0  |  out|   16|   ap_memory|    output_ftmap|         array|
|output_ftmap_ce0       |  out|    1|   ap_memory|    output_ftmap|         array|
|output_ftmap_we0       |  out|    1|   ap_memory|    output_ftmap|         array|
|output_ftmap_d0        |  out|   32|   ap_memory|    output_ftmap|         array|
|output_tile_address0   |  out|    9|   ap_memory|     output_tile|         array|
|output_tile_ce0        |  out|    1|   ap_memory|     output_tile|         array|
|output_tile_q0         |   in|   32|   ap_memory|     output_tile|         array|
|tile_h                 |   in|    8|     ap_none|          tile_h|        scalar|
|tile_w                 |   in|    8|     ap_none|          tile_w|        scalar|
+-----------------------+-----+-----+------------+----------------+--------------+

