name = "TinyJAMBU_third_order"
description = "TinyJAMBU with 3rd order masking"
author = ["Nicolai Mueller", "Amir Moradi"]
url = "https://github.com/GMUCERG/TinyJAMBU" # Reference design which we protect
license = "GPL-3.0"
version = "0.1.0"

dependencies = [
    { uri = "git+https://github.com/GMUCERG/LWC.git#hardware/LWC_SCA.toml", rtl.pos = 2 },
    "../../gadgets.toml",
    { uri = "../../LWC/wrapper.toml", rtl.pos = -1 },
]


[rtl]
sources = [
  "src_rtl/LWC_config.vhd",
  "src_rtl/design_pkg.vhd",
  "src_rtl/nlfsr.vhd",
  "src_rtl/nlfsr_core_HPC2_ClockGating_d3.v",
  "src_rtl/tinyjambu_control.vhd",
  "src_rtl/tinyjambu_datapath.vhd",
  "src_rtl/CryptoCore_SCA.vhd",

    # "LWC/data_piso.vhd",
    # "LWC/data_sipo.vhd",
    # "LWC/FIFO.vhd",
    # "LWC/key_piso.vhd",
    # "LWC/LWC_SCA.vhd",
    # "LWC/NIST_LWAPI.vhd",
    # "LWC/PostProcessor.vhd",
    # "LWC/PreProcessor.vhd",
    # "HPC2/and_HPC2.vhd",
    # "HPC2/xnor_HPC2.vhd",
    # "HPC2/xor_HPC2.vhd",
    # "General/Gates.v",
    # "General/not_masked.v",
    # "General/reg.vhd",
    # "General/xnor_2.vhd",
    # "General/xor_2.vhd",
]

top = "LWC_SCA_wrapper"
parameters.XW = 32

[language]
vhdl.version = "2008"
# vhdl.synopsys = false
verilog.version = "2001"

[lwc]
block_bits = {XT = 32}
aead.algorithm = "tinyjambu128"

[lwc.ports]
# pdi.bit_width = 32
pdi.num_shares = 4
rdi.bit_width = 192
# sdi.bit_width = 32
sdi.num_shares = 4
[lwc.sca_protection]
target = ["spa", "dpa", "cpa", "timing"]
order = 3