// Seed: 498699206
module module_0 (
    input tri1 id_0,
    input supply1 id_1,
    input supply1 id_2
);
  assign id_4 = 1;
  assign id_4 = 1;
  always #id_5 id_4 <= 1;
  wire id_6;
endmodule
module module_1 (
    input tri1 id_0,
    output tri1 id_1,
    output supply1 id_2,
    output tri1 id_3,
    output wor id_4,
    input tri0 id_5,
    output uwire id_6,
    output tri0 id_7,
    input supply0 id_8,
    input supply1 id_9,
    output supply0 id_10,
    output tri0 id_11,
    input tri id_12
);
  tri1 id_14 = id_5;
  module_0(
      id_8, id_12, id_12
  );
endmodule
