<div id="pf2b0" class="pf w0 h0" data-page-no="2b0"><div class="pc pc2b0 w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg2b0.png"/><div class="t m0 x33 hf yf6 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>10-bit address extension</div><div class="t m0 x33 hf yf7 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Support for <span class="ff4">System Management Bus (SMBus) Specification, version 2</span></div><div class="t m0 x33 hf yf8 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Programmable glitch input filter</div><div class="t m0 x33 hf yf9 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Low power mode wakeup on slave address match</div><div class="t m0 x33 hf yfa ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Range slave address support</div><div class="t m0 x33 hf yfb ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>DMA support</div><div class="t m0 x9 he y3c83 ff1 fs1 fc0 sc0 ls0 ws0">38.1.2<span class="_ _b"> </span>Modes of operation</div><div class="t m0 x9 hf y1b2a ff3 fs5 fc0 sc0 ls0 ws0">The I2C module&apos;s operation in various low power modes is as follows:</div><div class="t m0 x33 hf y2add ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Run mode: This is the basic mode of operation. To conserve power in this mode,</div><div class="t m0 x34 hf y2ade ff3 fs5 fc0 sc0 ls0 ws0">disable the module.</div><div class="t m0 x33 hf y3c84 ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Wait mode: The module continues to operate when the core is in Wait mode and can</div><div class="t m0 x34 hf y1b2d ff3 fs5 fc0 sc0 ls0 ws0">provide a wakeup interrupt.</div><div class="t m0 x33 hf y1b2e ff3 fs5 fc0 sc0 ls0 ws0">•<span class="_ _11"> </span>Stop mode: The module is inactive in Stop mode for reduced power consumption,</div><div class="t m0 x34 hf y3624 ff3 fs5 fc0 sc0 ls0 ws0">except that address matching is enabled in Stop mode. The STOP instruction does</div><div class="t m0 x34 hf y3625 ff3 fs5 fc0 sc0 ls0 ws0">not affect the I2C module&apos;s register states.</div><div class="t m0 x9 he y3c85 ff1 fs1 fc0 sc0 ls0 ws0">38.1.3<span class="_ _b"> </span>Block diagram</div><div class="t m0 x9 hf y268a ff3 fs5 fc0 sc0 ls0 ws0">The following figure is a functional block diagram of the I2C module.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0">Introduction</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">688<span class="_ _113"> </span>Freescale Semiconductor, Inc.</div></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
