vendor_name = ModelSim
source_file = 1, C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Comportamental/Projeto05/registradorDescricaoComportamental.v
source_file = 1, C:/Users/valmy/Documents/GitHub/verilog_HDL/Descrição Comportamental/Projeto05/db/registradorDescricaoComportamental.cbx.xml
design_name = registradorDescricaoComportamental
instance = comp, \Q[0]~output , Q[0]~output, registradorDescricaoComportamental, 1
instance = comp, \Q[1]~output , Q[1]~output, registradorDescricaoComportamental, 1
instance = comp, \Q[2]~output , Q[2]~output, registradorDescricaoComportamental, 1
instance = comp, \Q[3]~output , Q[3]~output, registradorDescricaoComportamental, 1
instance = comp, \clock~input , clock~input, registradorDescricaoComportamental, 1
instance = comp, \clock~inputclkctrl , clock~inputclkctrl, registradorDescricaoComportamental, 1
instance = comp, \d[0]~input , d[0]~input, registradorDescricaoComportamental, 1
instance = comp, \ld~input , ld~input, registradorDescricaoComportamental, 1
instance = comp, \Q[0]~reg0 , Q[0]~reg0, registradorDescricaoComportamental, 1
instance = comp, \d[1]~input , d[1]~input, registradorDescricaoComportamental, 1
instance = comp, \Q[1]~reg0 , Q[1]~reg0, registradorDescricaoComportamental, 1
instance = comp, \d[2]~input , d[2]~input, registradorDescricaoComportamental, 1
instance = comp, \Q[2]~reg0feeder , Q[2]~reg0feeder, registradorDescricaoComportamental, 1
instance = comp, \Q[2]~reg0 , Q[2]~reg0, registradorDescricaoComportamental, 1
instance = comp, \d[3]~input , d[3]~input, registradorDescricaoComportamental, 1
instance = comp, \Q[3]~reg0 , Q[3]~reg0, registradorDescricaoComportamental, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
