title:Processor reliability enhancement through compiler-directed register
file peak temperature reduction
author:Chengmo Yang and
Alex Orailoglu
978-1-4244-4421-2/09/$25.00 c(cid:13)2009 IEEE
468
Authorized licensed use limited to: Tsinghua University. Downloaded on March 20,2021 at 09:58:58 UTC from IEEE Xplore.  Restrictions apply. 
ProcessorReliabilityEnhancementthroughCompiler-DirectedRegisterFilePeakTemperatureReductionChengmoYangandAlexOrailogluComputerScienceandEngineeringDepartmentUniversityofCalifornia,SanDiego9500GilmanDrive,LaJolla,CA92093{c5yang,alex}@cs.ucsd.eduAbstract—Eachsemiconductortechnologygenerationbringsusclosertotheimminentprocessorarchitectureheatwall,withallitsassociatedadverseeffectsonsystemperformanceandreliability.Temperaturehotspotsnotonlyacceleratethephysicalfailuremechanismssuchaselectromigrationanddi-electricbreakdown,butfurthermoremakethesystemmorevulnerabletotiming-relatedintermittentfailures.Traditionalthermalmanagementtechniquessufferfromconsiderableper-formanceoverheadastheentireprocessorneedstobestalledorsloweddowntoprecludeheataccumulation.Giventhesigniﬁcanttemporalandspatialvariationsofthechip-widetemperature,weproposeinthispaperatechniquethatdirectlytargetsoneoftheresourcesthatismostlikelytooverheatincurrentprocessors,namely,theregisterﬁles.Insteadofduplicatingorphysicallydistributingtheregisterﬁle,wesuggesttoattainpowerdensitycontrolthroughexploitingtheextantspatialslackassociatedwithregisterﬁleaccesses.Basedonapplication-speciﬁcaccessproﬁles,acompiler-directedregistershufﬂingstrategyisproposedtodeterministicallyconstructthelogicaltophysicalregistermap-pinginarotatingmanner.Simulationresultsconﬁrmthattheproposedtechniqueattains,withinalimitedhardwarebudgetandnegligibleperformancedegradation,effectivereductioninpeaktemperatureandhenceintheexpectedfaultratesfortheentirechip.I.INTRODUCTIONAdvancesinICfabricationprocesseshaveenableddramaticnumbersoftransistorstobeintegratedonasinglechip,intheprocessthoughunfortunatelybringinguseverclosertotheimminentprocessorarchitectureheatwall.Thecontinuousscalingofcircuitcurrent,clockspeedanddevicedensityfurtherleadtosigniﬁcanttemperatureincreasesthatadverselydegradetheperformanceandreliabilityofthechip.Previousworkshowsthatahighertemperatureacceleratesthechemicalprocessestakingplaceinsidethechip,thusmakingthesystemmuchmorevulnerabletovariousfailuremechanismssuchaselectromigration,stressmigrationanddielectricbreakdown[1].Amere10–15°Criseintheoperatingtemperaturecouldhalvethelifespanofthecircuit[2].Meanwhile,temperaturehotspotsalsoelevatetheamountofintermittentandtransientfaultsthatmayoccurduringexe-cution.Ahighertemperaturereducesthemobilityofthechargecarriers,thusdiminishingtheswitchingspeedofthetransistors.Negativebiastemperatureinstability(NBTI)andhotcarrierinjection(HCI)furthermorecauseviolationsofcircuittimingconstraints[3].Asreportedin[4],delayfaultratesdoubleforeach10°Cincreaseintemperature.Moreover,asevery20°Cincreaseintemperaturecausesa5-6%increaseinElmoredelayininterconnects,clockskewproblemsbecomenoticeablefortemperaturespatialvariationsofaround20°Candabove[5].Theseperformanceandreliabilityissuesarefurtherworsenedbythepositivefeedbackloopbetweentemperatureandleakagepower;notonlyarethetwopositivelycorrelatedbutleakagecurrentisfurthermoreexponentiallyrelatedtotemperature,exacerbatingfurthertheeffectsofthepositivefeedback.Traditionalpackagingandcoolingsolutionstypicallyneedtotargetworstcasepeaktemperature,resultinginextremelyexpensivepackagingsolutionsasprevailingtemperaturelev-elsrise(approximately$10perWattabove65°C).Tokeepthechip-widetemperaturewithinthethermalcapacityofthecoolingpackage,system-levelDynamicThermalManagement(DTM)techniquesbecomeindispensableforbothhigh-endgeneralpurposeprocessors[6]andlow-powerembeddedcores[7],[8].TheseDTMtechniques,suchasclockgating[9],fetchtoggling[10],anddynamicfrequencyandvoltagescaling[6],controlworst-casetemperaturethroughgloballystallingorslowingdownthecomputationofanoverheatedcore,thusimposingsigniﬁcantperformancedeterioration.Duetoitshighutilization(accessed2–3timesperin-struction)andrelativelysmallarea,theregisterﬁlehasbeenestablishedasoneofthehardwareunitsmostlikelytooverheatincurrentprocessors[6].Thislocalized“hotspot”canreachcriticaltemperaturelevelsregardlessofaverageorpeakexternalpackagetemperature,thusendingupconstrainingtheoverallperformanceandreliabilityofthewholechip.Morecrucially,duetothefactthat90%oftheexecutiontimeisspentonloopswhereonlyasmallsubsetofregistersisrepetitivelyaccessed,registerﬁleaccessesalsoexhibithighasymmetryduringprogramexecution.Thisasymmetricregisterutilizationfurthermoreleadstoconsiderabletemperaturedifferentials,sincemostoftheheatgeneratedwithinamicroarchitecturalblockisdissipatedverticallytotheheatsinkratherthanlaterallytoadjacentblocks[6].Theaforementionedregisterﬁleaccesscharacteristicsin-dicatethatthepeaktemperaturewithinaregisterﬁle,thehottestspotofamodernprocessor,canbeeffectivelycontrolledthroughminimizingthepeakpowerdensityacrosstheregisterﬁle,whichinturncanbeaccomplishedthroughdistributingtheaccessesuniformlythroughouttheregisterﬁle.Toachievethisgoal,theregisternamesobtainedatthedecodestagecannotbedirectlyusedtoaccesstheregisterﬁle,astheywouldresultinahighlyasymmetricaccessdistribution.Instead,weproposeinthispaperaniteration-basedregistershufﬂingtechniquewhich,throughphysicalremappingofheavilyaccessedlogicalregisterspriortolocalheatbuildup,effectivelycontrolsthe978-1-4244-4421-2/09/$25.00 c(cid:13)2009 IEEE
469