
bluebil.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000027a0  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  080028ac  080028ac  000040cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  080028ac  080028ac  000040cc  2**0
                  CONTENTS
  4 .ARM          00000000  080028ac  080028ac  000040cc  2**0
                  CONTENTS
  5 .preinit_array 00000000  080028ac  080028ac  000040cc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080028ac  080028ac  000038ac  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080028b0  080028b0  000038b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000cc  20000000  080028b4  00004000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000110  200000cc  08002980  000040cc  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200001dc  08002980  000041dc  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  000040cc  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000222a  00000000  00000000  000040f5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000d9a  00000000  00000000  0000631f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000408  00000000  00000000  000070c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000026d  00000000  00000000  000074c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0000217e  00000000  00000000  00007735  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002d75  00000000  00000000  000098b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00083ba7  00000000  00000000  0000c628  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      000000be  00000000  00000000  000901cf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00000d0c  00000000  00000000  00090290  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_ranges 00000088  00000000  00000000  00090f9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000051  00000000  00000000  00091024  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	200000cc 	.word	0x200000cc
 8000128:	00000000 	.word	0x00000000
 800012c:	08002894 	.word	0x08002894

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	200000d0 	.word	0x200000d0
 8000148:	08002894 	.word	0x08002894

0800014c <EXTI0_IRQHandler>:
	EXTI0_CallBack = ptr ;
	
}	

void EXTI0_IRQHandler(void)
{
 800014c:	b580      	push	{r7, lr}
 800014e:	af00      	add	r7, sp, #0
	EXTI0_CallBack();
 8000150:	4b05      	ldr	r3, [pc, #20]	@ (8000168 <EXTI0_IRQHandler+0x1c>)
 8000152:	681b      	ldr	r3, [r3, #0]
 8000154:	4798      	blx	r3
	/*	Clear pending Bit For EXTI0		*/
	SET_BIT(EXTI -> PR , 0);	
 8000156:	4b05      	ldr	r3, [pc, #20]	@ (800016c <EXTI0_IRQHandler+0x20>)
 8000158:	695b      	ldr	r3, [r3, #20]
 800015a:	4a04      	ldr	r2, [pc, #16]	@ (800016c <EXTI0_IRQHandler+0x20>)
 800015c:	f043 0301 	orr.w	r3, r3, #1
 8000160:	6153      	str	r3, [r2, #20]
}	
 8000162:	bf00      	nop
 8000164:	bd80      	pop	{r7, pc}
 8000166:	bf00      	nop
 8000168:	200000e8 	.word	0x200000e8
 800016c:	40010400 	.word	0x40010400

08000170 <GPIO_voidSetPinMode>:
					
}
void  GPIO_VoidDeInit();

u8 GPIO_voidSetPinMode(u8 copy_u8portID,u8 copy_u8PinID,u8 copy_u8Mode)
{
 8000170:	b480      	push	{r7}
 8000172:	b085      	sub	sp, #20
 8000174:	af00      	add	r7, sp, #0
 8000176:	4603      	mov	r3, r0
 8000178:	71fb      	strb	r3, [r7, #7]
 800017a:	460b      	mov	r3, r1
 800017c:	71bb      	strb	r3, [r7, #6]
 800017e:	4613      	mov	r3, r2
 8000180:	717b      	strb	r3, [r7, #5]
	u8 lacal_u8ErrorState = STD_TYPE_OK;
 8000182:	2301      	movs	r3, #1
 8000184:	73fb      	strb	r3, [r7, #15]
	if(copy_u8portID <= GPIO_PORTG && copy_u8PinID <= GPIO_PIN15 && copy_u8Mode <= GPIO_OUTPUT_50M_AF_OD)
 8000186:	79fb      	ldrb	r3, [r7, #7]
 8000188:	2b07      	cmp	r3, #7
 800018a:	f200 817a 	bhi.w	8000482 <GPIO_voidSetPinMode+0x312>
 800018e:	79bb      	ldrb	r3, [r7, #6]
 8000190:	2b0f      	cmp	r3, #15
 8000192:	f200 8176 	bhi.w	8000482 <GPIO_voidSetPinMode+0x312>
 8000196:	797b      	ldrb	r3, [r7, #5]
 8000198:	2b0f      	cmp	r3, #15
 800019a:	f200 8172 	bhi.w	8000482 <GPIO_voidSetPinMode+0x312>
	{
		switch(copy_u8portID)
 800019e:	79fb      	ldrb	r3, [r7, #7]
 80001a0:	3b01      	subs	r3, #1
 80001a2:	2b06      	cmp	r3, #6
 80001a4:	f200 816f 	bhi.w	8000486 <GPIO_voidSetPinMode+0x316>
 80001a8:	a201      	add	r2, pc, #4	@ (adr r2, 80001b0 <GPIO_voidSetPinMode+0x40>)
 80001aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80001ae:	bf00      	nop
 80001b0:	080001cd 	.word	0x080001cd
 80001b4:	0800022d 	.word	0x0800022d
 80001b8:	0800028d 	.word	0x0800028d
 80001bc:	080002ed 	.word	0x080002ed
 80001c0:	0800034d 	.word	0x0800034d
 80001c4:	080003ab 	.word	0x080003ab
 80001c8:	08000409 	.word	0x08000409
		{
			case GPIO_PORTA: 
				if(copy_u8PinID<=7)
 80001cc:	79bb      	ldrb	r3, [r7, #6]
 80001ce:	2b07      	cmp	r3, #7
 80001d0:	d812      	bhi.n	80001f8 <GPIO_voidSetPinMode+0x88>
				{
					SET_4BIT_Val(GPIOA->CRL,copy_u8PinID*4,copy_u8Mode);
 80001d2:	4bb0      	ldr	r3, [pc, #704]	@ (8000494 <GPIO_voidSetPinMode+0x324>)
 80001d4:	681b      	ldr	r3, [r3, #0]
 80001d6:	79ba      	ldrb	r2, [r7, #6]
 80001d8:	0092      	lsls	r2, r2, #2
 80001da:	210f      	movs	r1, #15
 80001dc:	fa01 f202 	lsl.w	r2, r1, r2
 80001e0:	43d2      	mvns	r2, r2
 80001e2:	4013      	ands	r3, r2
 80001e4:	7979      	ldrb	r1, [r7, #5]
 80001e6:	79ba      	ldrb	r2, [r7, #6]
 80001e8:	0092      	lsls	r2, r2, #2
 80001ea:	fa01 f202 	lsl.w	r2, r1, r2
 80001ee:	4611      	mov	r1, r2
 80001f0:	4aa8      	ldr	r2, [pc, #672]	@ (8000494 <GPIO_voidSetPinMode+0x324>)
 80001f2:	430b      	orrs	r3, r1
 80001f4:	6013      	str	r3, [r2, #0]
				else if(copy_u8PinID <=15)
				{
					copy_u8PinID-=8;
					SET_4BIT_Val(GPIOA->CRH,copy_u8PinID*4,copy_u8Mode);
				}
				break;
 80001f6:	e136      	b.n	8000466 <GPIO_voidSetPinMode+0x2f6>
				else if(copy_u8PinID <=15)
 80001f8:	79bb      	ldrb	r3, [r7, #6]
 80001fa:	2b0f      	cmp	r3, #15
 80001fc:	f200 8133 	bhi.w	8000466 <GPIO_voidSetPinMode+0x2f6>
					copy_u8PinID-=8;
 8000200:	79bb      	ldrb	r3, [r7, #6]
 8000202:	3b08      	subs	r3, #8
 8000204:	71bb      	strb	r3, [r7, #6]
					SET_4BIT_Val(GPIOA->CRH,copy_u8PinID*4,copy_u8Mode);
 8000206:	4ba3      	ldr	r3, [pc, #652]	@ (8000494 <GPIO_voidSetPinMode+0x324>)
 8000208:	685b      	ldr	r3, [r3, #4]
 800020a:	79ba      	ldrb	r2, [r7, #6]
 800020c:	0092      	lsls	r2, r2, #2
 800020e:	210f      	movs	r1, #15
 8000210:	fa01 f202 	lsl.w	r2, r1, r2
 8000214:	43d2      	mvns	r2, r2
 8000216:	4013      	ands	r3, r2
 8000218:	7979      	ldrb	r1, [r7, #5]
 800021a:	79ba      	ldrb	r2, [r7, #6]
 800021c:	0092      	lsls	r2, r2, #2
 800021e:	fa01 f202 	lsl.w	r2, r1, r2
 8000222:	4611      	mov	r1, r2
 8000224:	4a9b      	ldr	r2, [pc, #620]	@ (8000494 <GPIO_voidSetPinMode+0x324>)
 8000226:	430b      	orrs	r3, r1
 8000228:	6053      	str	r3, [r2, #4]
				break;
 800022a:	e11c      	b.n	8000466 <GPIO_voidSetPinMode+0x2f6>
			case GPIO_PORTB: 
				if(copy_u8PinID<=7)
 800022c:	79bb      	ldrb	r3, [r7, #6]
 800022e:	2b07      	cmp	r3, #7
 8000230:	d812      	bhi.n	8000258 <GPIO_voidSetPinMode+0xe8>
				{
					SET_4BIT_Val(GPIOB->CRL,copy_u8PinID*4,copy_u8Mode);
 8000232:	4b99      	ldr	r3, [pc, #612]	@ (8000498 <GPIO_voidSetPinMode+0x328>)
 8000234:	681b      	ldr	r3, [r3, #0]
 8000236:	79ba      	ldrb	r2, [r7, #6]
 8000238:	0092      	lsls	r2, r2, #2
 800023a:	210f      	movs	r1, #15
 800023c:	fa01 f202 	lsl.w	r2, r1, r2
 8000240:	43d2      	mvns	r2, r2
 8000242:	4013      	ands	r3, r2
 8000244:	7979      	ldrb	r1, [r7, #5]
 8000246:	79ba      	ldrb	r2, [r7, #6]
 8000248:	0092      	lsls	r2, r2, #2
 800024a:	fa01 f202 	lsl.w	r2, r1, r2
 800024e:	4611      	mov	r1, r2
 8000250:	4a91      	ldr	r2, [pc, #580]	@ (8000498 <GPIO_voidSetPinMode+0x328>)
 8000252:	430b      	orrs	r3, r1
 8000254:	6013      	str	r3, [r2, #0]
				else if(copy_u8PinID <=15)
				{
					copy_u8PinID-=8;
					SET_4BIT_Val(GPIOB->CRH,copy_u8PinID*4,copy_u8Mode);
				}
				break;
 8000256:	e108      	b.n	800046a <GPIO_voidSetPinMode+0x2fa>
				else if(copy_u8PinID <=15)
 8000258:	79bb      	ldrb	r3, [r7, #6]
 800025a:	2b0f      	cmp	r3, #15
 800025c:	f200 8105 	bhi.w	800046a <GPIO_voidSetPinMode+0x2fa>
					copy_u8PinID-=8;
 8000260:	79bb      	ldrb	r3, [r7, #6]
 8000262:	3b08      	subs	r3, #8
 8000264:	71bb      	strb	r3, [r7, #6]
					SET_4BIT_Val(GPIOB->CRH,copy_u8PinID*4,copy_u8Mode);
 8000266:	4b8c      	ldr	r3, [pc, #560]	@ (8000498 <GPIO_voidSetPinMode+0x328>)
 8000268:	685b      	ldr	r3, [r3, #4]
 800026a:	79ba      	ldrb	r2, [r7, #6]
 800026c:	0092      	lsls	r2, r2, #2
 800026e:	210f      	movs	r1, #15
 8000270:	fa01 f202 	lsl.w	r2, r1, r2
 8000274:	43d2      	mvns	r2, r2
 8000276:	4013      	ands	r3, r2
 8000278:	7979      	ldrb	r1, [r7, #5]
 800027a:	79ba      	ldrb	r2, [r7, #6]
 800027c:	0092      	lsls	r2, r2, #2
 800027e:	fa01 f202 	lsl.w	r2, r1, r2
 8000282:	4611      	mov	r1, r2
 8000284:	4a84      	ldr	r2, [pc, #528]	@ (8000498 <GPIO_voidSetPinMode+0x328>)
 8000286:	430b      	orrs	r3, r1
 8000288:	6053      	str	r3, [r2, #4]
				break;
 800028a:	e0ee      	b.n	800046a <GPIO_voidSetPinMode+0x2fa>
			case GPIO_PORTC: 
				if(copy_u8PinID<=7)
 800028c:	79bb      	ldrb	r3, [r7, #6]
 800028e:	2b07      	cmp	r3, #7
 8000290:	d812      	bhi.n	80002b8 <GPIO_voidSetPinMode+0x148>
				{
					SET_4BIT_Val(GPIOC->CRL,copy_u8PinID*4,copy_u8Mode);
 8000292:	4b82      	ldr	r3, [pc, #520]	@ (800049c <GPIO_voidSetPinMode+0x32c>)
 8000294:	681b      	ldr	r3, [r3, #0]
 8000296:	79ba      	ldrb	r2, [r7, #6]
 8000298:	0092      	lsls	r2, r2, #2
 800029a:	210f      	movs	r1, #15
 800029c:	fa01 f202 	lsl.w	r2, r1, r2
 80002a0:	43d2      	mvns	r2, r2
 80002a2:	4013      	ands	r3, r2
 80002a4:	7979      	ldrb	r1, [r7, #5]
 80002a6:	79ba      	ldrb	r2, [r7, #6]
 80002a8:	0092      	lsls	r2, r2, #2
 80002aa:	fa01 f202 	lsl.w	r2, r1, r2
 80002ae:	4611      	mov	r1, r2
 80002b0:	4a7a      	ldr	r2, [pc, #488]	@ (800049c <GPIO_voidSetPinMode+0x32c>)
 80002b2:	430b      	orrs	r3, r1
 80002b4:	6013      	str	r3, [r2, #0]
				else if(copy_u8PinID <=15)
				{
					copy_u8PinID-=8;
					SET_4BIT_Val(GPIOC->CRH,copy_u8PinID*4,copy_u8Mode);
				}
				break;
 80002b6:	e0da      	b.n	800046e <GPIO_voidSetPinMode+0x2fe>
				else if(copy_u8PinID <=15)
 80002b8:	79bb      	ldrb	r3, [r7, #6]
 80002ba:	2b0f      	cmp	r3, #15
 80002bc:	f200 80d7 	bhi.w	800046e <GPIO_voidSetPinMode+0x2fe>
					copy_u8PinID-=8;
 80002c0:	79bb      	ldrb	r3, [r7, #6]
 80002c2:	3b08      	subs	r3, #8
 80002c4:	71bb      	strb	r3, [r7, #6]
					SET_4BIT_Val(GPIOC->CRH,copy_u8PinID*4,copy_u8Mode);
 80002c6:	4b75      	ldr	r3, [pc, #468]	@ (800049c <GPIO_voidSetPinMode+0x32c>)
 80002c8:	685b      	ldr	r3, [r3, #4]
 80002ca:	79ba      	ldrb	r2, [r7, #6]
 80002cc:	0092      	lsls	r2, r2, #2
 80002ce:	210f      	movs	r1, #15
 80002d0:	fa01 f202 	lsl.w	r2, r1, r2
 80002d4:	43d2      	mvns	r2, r2
 80002d6:	4013      	ands	r3, r2
 80002d8:	7979      	ldrb	r1, [r7, #5]
 80002da:	79ba      	ldrb	r2, [r7, #6]
 80002dc:	0092      	lsls	r2, r2, #2
 80002de:	fa01 f202 	lsl.w	r2, r1, r2
 80002e2:	4611      	mov	r1, r2
 80002e4:	4a6d      	ldr	r2, [pc, #436]	@ (800049c <GPIO_voidSetPinMode+0x32c>)
 80002e6:	430b      	orrs	r3, r1
 80002e8:	6053      	str	r3, [r2, #4]
				break;
 80002ea:	e0c0      	b.n	800046e <GPIO_voidSetPinMode+0x2fe>
			case GPIO_PORTD: 
				if(copy_u8PinID<=7)
 80002ec:	79bb      	ldrb	r3, [r7, #6]
 80002ee:	2b07      	cmp	r3, #7
 80002f0:	d812      	bhi.n	8000318 <GPIO_voidSetPinMode+0x1a8>
				{
					SET_4BIT_Val(GPIOD->CRL,copy_u8PinID*4,copy_u8Mode);
 80002f2:	4b6b      	ldr	r3, [pc, #428]	@ (80004a0 <GPIO_voidSetPinMode+0x330>)
 80002f4:	681b      	ldr	r3, [r3, #0]
 80002f6:	79ba      	ldrb	r2, [r7, #6]
 80002f8:	0092      	lsls	r2, r2, #2
 80002fa:	210f      	movs	r1, #15
 80002fc:	fa01 f202 	lsl.w	r2, r1, r2
 8000300:	43d2      	mvns	r2, r2
 8000302:	4013      	ands	r3, r2
 8000304:	7979      	ldrb	r1, [r7, #5]
 8000306:	79ba      	ldrb	r2, [r7, #6]
 8000308:	0092      	lsls	r2, r2, #2
 800030a:	fa01 f202 	lsl.w	r2, r1, r2
 800030e:	4611      	mov	r1, r2
 8000310:	4a63      	ldr	r2, [pc, #396]	@ (80004a0 <GPIO_voidSetPinMode+0x330>)
 8000312:	430b      	orrs	r3, r1
 8000314:	6013      	str	r3, [r2, #0]
				else if(copy_u8PinID <=15)
				{
					copy_u8PinID-=8;
					SET_4BIT_Val(GPIOD->CRH,copy_u8PinID*4,copy_u8Mode);
				}
				break;
 8000316:	e0ac      	b.n	8000472 <GPIO_voidSetPinMode+0x302>
				else if(copy_u8PinID <=15)
 8000318:	79bb      	ldrb	r3, [r7, #6]
 800031a:	2b0f      	cmp	r3, #15
 800031c:	f200 80a9 	bhi.w	8000472 <GPIO_voidSetPinMode+0x302>
					copy_u8PinID-=8;
 8000320:	79bb      	ldrb	r3, [r7, #6]
 8000322:	3b08      	subs	r3, #8
 8000324:	71bb      	strb	r3, [r7, #6]
					SET_4BIT_Val(GPIOD->CRH,copy_u8PinID*4,copy_u8Mode);
 8000326:	4b5e      	ldr	r3, [pc, #376]	@ (80004a0 <GPIO_voidSetPinMode+0x330>)
 8000328:	685b      	ldr	r3, [r3, #4]
 800032a:	79ba      	ldrb	r2, [r7, #6]
 800032c:	0092      	lsls	r2, r2, #2
 800032e:	210f      	movs	r1, #15
 8000330:	fa01 f202 	lsl.w	r2, r1, r2
 8000334:	43d2      	mvns	r2, r2
 8000336:	4013      	ands	r3, r2
 8000338:	7979      	ldrb	r1, [r7, #5]
 800033a:	79ba      	ldrb	r2, [r7, #6]
 800033c:	0092      	lsls	r2, r2, #2
 800033e:	fa01 f202 	lsl.w	r2, r1, r2
 8000342:	4611      	mov	r1, r2
 8000344:	4a56      	ldr	r2, [pc, #344]	@ (80004a0 <GPIO_voidSetPinMode+0x330>)
 8000346:	430b      	orrs	r3, r1
 8000348:	6053      	str	r3, [r2, #4]
				break;
 800034a:	e092      	b.n	8000472 <GPIO_voidSetPinMode+0x302>
			case GPIO_PORTE: 
				if(copy_u8PinID<=7)
 800034c:	79bb      	ldrb	r3, [r7, #6]
 800034e:	2b07      	cmp	r3, #7
 8000350:	d812      	bhi.n	8000378 <GPIO_voidSetPinMode+0x208>
				{
					SET_4BIT_Val(GPIOE->CRL,copy_u8PinID*4,copy_u8Mode);
 8000352:	4b54      	ldr	r3, [pc, #336]	@ (80004a4 <GPIO_voidSetPinMode+0x334>)
 8000354:	681b      	ldr	r3, [r3, #0]
 8000356:	79ba      	ldrb	r2, [r7, #6]
 8000358:	0092      	lsls	r2, r2, #2
 800035a:	210f      	movs	r1, #15
 800035c:	fa01 f202 	lsl.w	r2, r1, r2
 8000360:	43d2      	mvns	r2, r2
 8000362:	4013      	ands	r3, r2
 8000364:	7979      	ldrb	r1, [r7, #5]
 8000366:	79ba      	ldrb	r2, [r7, #6]
 8000368:	0092      	lsls	r2, r2, #2
 800036a:	fa01 f202 	lsl.w	r2, r1, r2
 800036e:	4611      	mov	r1, r2
 8000370:	4a4c      	ldr	r2, [pc, #304]	@ (80004a4 <GPIO_voidSetPinMode+0x334>)
 8000372:	430b      	orrs	r3, r1
 8000374:	6013      	str	r3, [r2, #0]
				else if(copy_u8PinID <=15)
				{
					copy_u8PinID-=8;
					SET_4BIT_Val(GPIOE->CRH,copy_u8PinID*4,copy_u8Mode);
				}
				break;
 8000376:	e07e      	b.n	8000476 <GPIO_voidSetPinMode+0x306>
				else if(copy_u8PinID <=15)
 8000378:	79bb      	ldrb	r3, [r7, #6]
 800037a:	2b0f      	cmp	r3, #15
 800037c:	d87b      	bhi.n	8000476 <GPIO_voidSetPinMode+0x306>
					copy_u8PinID-=8;
 800037e:	79bb      	ldrb	r3, [r7, #6]
 8000380:	3b08      	subs	r3, #8
 8000382:	71bb      	strb	r3, [r7, #6]
					SET_4BIT_Val(GPIOE->CRH,copy_u8PinID*4,copy_u8Mode);
 8000384:	4b47      	ldr	r3, [pc, #284]	@ (80004a4 <GPIO_voidSetPinMode+0x334>)
 8000386:	685b      	ldr	r3, [r3, #4]
 8000388:	79ba      	ldrb	r2, [r7, #6]
 800038a:	0092      	lsls	r2, r2, #2
 800038c:	210f      	movs	r1, #15
 800038e:	fa01 f202 	lsl.w	r2, r1, r2
 8000392:	43d2      	mvns	r2, r2
 8000394:	4013      	ands	r3, r2
 8000396:	7979      	ldrb	r1, [r7, #5]
 8000398:	79ba      	ldrb	r2, [r7, #6]
 800039a:	0092      	lsls	r2, r2, #2
 800039c:	fa01 f202 	lsl.w	r2, r1, r2
 80003a0:	4611      	mov	r1, r2
 80003a2:	4a40      	ldr	r2, [pc, #256]	@ (80004a4 <GPIO_voidSetPinMode+0x334>)
 80003a4:	430b      	orrs	r3, r1
 80003a6:	6053      	str	r3, [r2, #4]
				break;
 80003a8:	e065      	b.n	8000476 <GPIO_voidSetPinMode+0x306>
		    case GPIO_PORTF: 
				if(copy_u8PinID<=7)
 80003aa:	79bb      	ldrb	r3, [r7, #6]
 80003ac:	2b07      	cmp	r3, #7
 80003ae:	d812      	bhi.n	80003d6 <GPIO_voidSetPinMode+0x266>
				{
					SET_4BIT_Val(GPIOF->CRL,copy_u8PinID*4,copy_u8Mode);
 80003b0:	4b3d      	ldr	r3, [pc, #244]	@ (80004a8 <GPIO_voidSetPinMode+0x338>)
 80003b2:	681b      	ldr	r3, [r3, #0]
 80003b4:	79ba      	ldrb	r2, [r7, #6]
 80003b6:	0092      	lsls	r2, r2, #2
 80003b8:	210f      	movs	r1, #15
 80003ba:	fa01 f202 	lsl.w	r2, r1, r2
 80003be:	43d2      	mvns	r2, r2
 80003c0:	4013      	ands	r3, r2
 80003c2:	7979      	ldrb	r1, [r7, #5]
 80003c4:	79ba      	ldrb	r2, [r7, #6]
 80003c6:	0092      	lsls	r2, r2, #2
 80003c8:	fa01 f202 	lsl.w	r2, r1, r2
 80003cc:	4611      	mov	r1, r2
 80003ce:	4a36      	ldr	r2, [pc, #216]	@ (80004a8 <GPIO_voidSetPinMode+0x338>)
 80003d0:	430b      	orrs	r3, r1
 80003d2:	6013      	str	r3, [r2, #0]
				else if(copy_u8PinID <=15)
				{
					copy_u8PinID-=8;
					SET_4BIT_Val(GPIOF->CRH,copy_u8PinID*4,copy_u8Mode);
				}
				break;
 80003d4:	e051      	b.n	800047a <GPIO_voidSetPinMode+0x30a>
				else if(copy_u8PinID <=15)
 80003d6:	79bb      	ldrb	r3, [r7, #6]
 80003d8:	2b0f      	cmp	r3, #15
 80003da:	d84e      	bhi.n	800047a <GPIO_voidSetPinMode+0x30a>
					copy_u8PinID-=8;
 80003dc:	79bb      	ldrb	r3, [r7, #6]
 80003de:	3b08      	subs	r3, #8
 80003e0:	71bb      	strb	r3, [r7, #6]
					SET_4BIT_Val(GPIOF->CRH,copy_u8PinID*4,copy_u8Mode);
 80003e2:	4b31      	ldr	r3, [pc, #196]	@ (80004a8 <GPIO_voidSetPinMode+0x338>)
 80003e4:	685b      	ldr	r3, [r3, #4]
 80003e6:	79ba      	ldrb	r2, [r7, #6]
 80003e8:	0092      	lsls	r2, r2, #2
 80003ea:	210f      	movs	r1, #15
 80003ec:	fa01 f202 	lsl.w	r2, r1, r2
 80003f0:	43d2      	mvns	r2, r2
 80003f2:	4013      	ands	r3, r2
 80003f4:	7979      	ldrb	r1, [r7, #5]
 80003f6:	79ba      	ldrb	r2, [r7, #6]
 80003f8:	0092      	lsls	r2, r2, #2
 80003fa:	fa01 f202 	lsl.w	r2, r1, r2
 80003fe:	4611      	mov	r1, r2
 8000400:	4a29      	ldr	r2, [pc, #164]	@ (80004a8 <GPIO_voidSetPinMode+0x338>)
 8000402:	430b      	orrs	r3, r1
 8000404:	6053      	str	r3, [r2, #4]
				break;
 8000406:	e038      	b.n	800047a <GPIO_voidSetPinMode+0x30a>
			case GPIO_PORTG: 
				if(copy_u8PinID<=7)
 8000408:	79bb      	ldrb	r3, [r7, #6]
 800040a:	2b07      	cmp	r3, #7
 800040c:	d812      	bhi.n	8000434 <GPIO_voidSetPinMode+0x2c4>
				{
					SET_4BIT_Val(GPIOG->CRL,copy_u8PinID*4,copy_u8Mode);
 800040e:	4b27      	ldr	r3, [pc, #156]	@ (80004ac <GPIO_voidSetPinMode+0x33c>)
 8000410:	681b      	ldr	r3, [r3, #0]
 8000412:	79ba      	ldrb	r2, [r7, #6]
 8000414:	0092      	lsls	r2, r2, #2
 8000416:	210f      	movs	r1, #15
 8000418:	fa01 f202 	lsl.w	r2, r1, r2
 800041c:	43d2      	mvns	r2, r2
 800041e:	4013      	ands	r3, r2
 8000420:	7979      	ldrb	r1, [r7, #5]
 8000422:	79ba      	ldrb	r2, [r7, #6]
 8000424:	0092      	lsls	r2, r2, #2
 8000426:	fa01 f202 	lsl.w	r2, r1, r2
 800042a:	4611      	mov	r1, r2
 800042c:	4a1f      	ldr	r2, [pc, #124]	@ (80004ac <GPIO_voidSetPinMode+0x33c>)
 800042e:	430b      	orrs	r3, r1
 8000430:	6013      	str	r3, [r2, #0]
				else if(copy_u8PinID <=15)
				{
					copy_u8PinID-=8;
					SET_4BIT_Val(GPIOG->CRH,copy_u8PinID*4,copy_u8Mode);
				}
				break;
 8000432:	e024      	b.n	800047e <GPIO_voidSetPinMode+0x30e>
				else if(copy_u8PinID <=15)
 8000434:	79bb      	ldrb	r3, [r7, #6]
 8000436:	2b0f      	cmp	r3, #15
 8000438:	d821      	bhi.n	800047e <GPIO_voidSetPinMode+0x30e>
					copy_u8PinID-=8;
 800043a:	79bb      	ldrb	r3, [r7, #6]
 800043c:	3b08      	subs	r3, #8
 800043e:	71bb      	strb	r3, [r7, #6]
					SET_4BIT_Val(GPIOG->CRH,copy_u8PinID*4,copy_u8Mode);
 8000440:	4b1a      	ldr	r3, [pc, #104]	@ (80004ac <GPIO_voidSetPinMode+0x33c>)
 8000442:	685b      	ldr	r3, [r3, #4]
 8000444:	79ba      	ldrb	r2, [r7, #6]
 8000446:	0092      	lsls	r2, r2, #2
 8000448:	210f      	movs	r1, #15
 800044a:	fa01 f202 	lsl.w	r2, r1, r2
 800044e:	43d2      	mvns	r2, r2
 8000450:	4013      	ands	r3, r2
 8000452:	7979      	ldrb	r1, [r7, #5]
 8000454:	79ba      	ldrb	r2, [r7, #6]
 8000456:	0092      	lsls	r2, r2, #2
 8000458:	fa01 f202 	lsl.w	r2, r1, r2
 800045c:	4611      	mov	r1, r2
 800045e:	4a13      	ldr	r2, [pc, #76]	@ (80004ac <GPIO_voidSetPinMode+0x33c>)
 8000460:	430b      	orrs	r3, r1
 8000462:	6053      	str	r3, [r2, #4]
				break;
 8000464:	e00b      	b.n	800047e <GPIO_voidSetPinMode+0x30e>
				break;
 8000466:	bf00      	nop
 8000468:	e00d      	b.n	8000486 <GPIO_voidSetPinMode+0x316>
				break;
 800046a:	bf00      	nop
 800046c:	e00b      	b.n	8000486 <GPIO_voidSetPinMode+0x316>
				break;
 800046e:	bf00      	nop
 8000470:	e009      	b.n	8000486 <GPIO_voidSetPinMode+0x316>
				break;
 8000472:	bf00      	nop
 8000474:	e007      	b.n	8000486 <GPIO_voidSetPinMode+0x316>
				break;
 8000476:	bf00      	nop
 8000478:	e005      	b.n	8000486 <GPIO_voidSetPinMode+0x316>
				break;
 800047a:	bf00      	nop
 800047c:	e003      	b.n	8000486 <GPIO_voidSetPinMode+0x316>
				break;
 800047e:	bf00      	nop
		switch(copy_u8portID)
 8000480:	e001      	b.n	8000486 <GPIO_voidSetPinMode+0x316>
		}
	}
	else 
		lacal_u8ErrorState = STD_TYPE_NOK;
 8000482:	2300      	movs	r3, #0
 8000484:	73fb      	strb	r3, [r7, #15]
	return lacal_u8ErrorState;
 8000486:	7bfb      	ldrb	r3, [r7, #15]
}
 8000488:	4618      	mov	r0, r3
 800048a:	3714      	adds	r7, #20
 800048c:	46bd      	mov	sp, r7
 800048e:	bc80      	pop	{r7}
 8000490:	4770      	bx	lr
 8000492:	bf00      	nop
 8000494:	40010800 	.word	0x40010800
 8000498:	40010c00 	.word	0x40010c00
 800049c:	40011000 	.word	0x40011000
 80004a0:	40011400 	.word	0x40011400
 80004a4:	40011800 	.word	0x40011800
 80004a8:	40011c00 	.word	0x40011c00
 80004ac:	40012000 	.word	0x40012000

080004b0 <GPIO_voidSetPinValue>:


u8 GPIO_voidSetPinValue(u8 copy_u8portID,u8 copy_u8PinID,u8 copy_u8PinValue)
{
 80004b0:	b480      	push	{r7}
 80004b2:	b085      	sub	sp, #20
 80004b4:	af00      	add	r7, sp, #0
 80004b6:	4603      	mov	r3, r0
 80004b8:	71fb      	strb	r3, [r7, #7]
 80004ba:	460b      	mov	r3, r1
 80004bc:	71bb      	strb	r3, [r7, #6]
 80004be:	4613      	mov	r3, r2
 80004c0:	717b      	strb	r3, [r7, #5]
	u8 lacal_u8ErrorState = STD_TYPE_OK;
 80004c2:	2301      	movs	r3, #1
 80004c4:	73fb      	strb	r3, [r7, #15]
	if(copy_u8portID <= GPIO_PORTG && copy_u8PinID <= GPIO_PIN15 && (copy_u8PinValue == 1 || copy_u8PinValue ==0 ))
 80004c6:	79fb      	ldrb	r3, [r7, #7]
 80004c8:	2b07      	cmp	r3, #7
 80004ca:	f200 80a7 	bhi.w	800061c <GPIO_voidSetPinValue+0x16c>
 80004ce:	79bb      	ldrb	r3, [r7, #6]
 80004d0:	2b0f      	cmp	r3, #15
 80004d2:	f200 80a3 	bhi.w	800061c <GPIO_voidSetPinValue+0x16c>
 80004d6:	797b      	ldrb	r3, [r7, #5]
 80004d8:	2b01      	cmp	r3, #1
 80004da:	d003      	beq.n	80004e4 <GPIO_voidSetPinValue+0x34>
 80004dc:	797b      	ldrb	r3, [r7, #5]
 80004de:	2b00      	cmp	r3, #0
 80004e0:	f040 809c 	bne.w	800061c <GPIO_voidSetPinValue+0x16c>
	{
		switch(copy_u8portID)
 80004e4:	79fb      	ldrb	r3, [r7, #7]
 80004e6:	3b01      	subs	r3, #1
 80004e8:	2b06      	cmp	r3, #6
 80004ea:	f200 8099 	bhi.w	8000620 <GPIO_voidSetPinValue+0x170>
 80004ee:	a201      	add	r2, pc, #4	@ (adr r2, 80004f4 <GPIO_voidSetPinValue+0x44>)
 80004f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80004f4:	08000511 	.word	0x08000511
 80004f8:	08000537 	.word	0x08000537
 80004fc:	0800055d 	.word	0x0800055d
 8000500:	08000583 	.word	0x08000583
 8000504:	080005a9 	.word	0x080005a9
 8000508:	080005cf 	.word	0x080005cf
 800050c:	080005f5 	.word	0x080005f5
		{
			case GPIO_PORTA:
				switch(copy_u8PinValue){
 8000510:	797b      	ldrb	r3, [r7, #5]
 8000512:	2b00      	cmp	r3, #0
 8000514:	d002      	beq.n	800051c <GPIO_voidSetPinValue+0x6c>
 8000516:	2b01      	cmp	r3, #1
 8000518:	d006      	beq.n	8000528 <GPIO_voidSetPinValue+0x78>
				case 0:WRITE_BIT(GPIOA->BRR,copy_u8PinID);break;
				case 1:WRITE_BIT(GPIOA->BSRR,copy_u8PinID);break;}
				break;
 800051a:	e07e      	b.n	800061a <GPIO_voidSetPinValue+0x16a>
				case 0:WRITE_BIT(GPIOA->BRR,copy_u8PinID);break;
 800051c:	79bb      	ldrb	r3, [r7, #6]
 800051e:	2201      	movs	r2, #1
 8000520:	409a      	lsls	r2, r3
 8000522:	4b42      	ldr	r3, [pc, #264]	@ (800062c <GPIO_voidSetPinValue+0x17c>)
 8000524:	615a      	str	r2, [r3, #20]
 8000526:	e005      	b.n	8000534 <GPIO_voidSetPinValue+0x84>
				case 1:WRITE_BIT(GPIOA->BSRR,copy_u8PinID);break;}
 8000528:	79bb      	ldrb	r3, [r7, #6]
 800052a:	2201      	movs	r2, #1
 800052c:	409a      	lsls	r2, r3
 800052e:	4b3f      	ldr	r3, [pc, #252]	@ (800062c <GPIO_voidSetPinValue+0x17c>)
 8000530:	611a      	str	r2, [r3, #16]
 8000532:	bf00      	nop
				break;
 8000534:	e071      	b.n	800061a <GPIO_voidSetPinValue+0x16a>
			case GPIO_PORTB:
				switch(copy_u8PinValue){
 8000536:	797b      	ldrb	r3, [r7, #5]
 8000538:	2b00      	cmp	r3, #0
 800053a:	d002      	beq.n	8000542 <GPIO_voidSetPinValue+0x92>
 800053c:	2b01      	cmp	r3, #1
 800053e:	d006      	beq.n	800054e <GPIO_voidSetPinValue+0x9e>
				case 0:WRITE_BIT(GPIOB->BRR,copy_u8PinID);break;
				case 1:WRITE_BIT(GPIOB->BSRR,copy_u8PinID);break;}
				break;
 8000540:	e06b      	b.n	800061a <GPIO_voidSetPinValue+0x16a>
				case 0:WRITE_BIT(GPIOB->BRR,copy_u8PinID);break;
 8000542:	79bb      	ldrb	r3, [r7, #6]
 8000544:	2201      	movs	r2, #1
 8000546:	409a      	lsls	r2, r3
 8000548:	4b39      	ldr	r3, [pc, #228]	@ (8000630 <GPIO_voidSetPinValue+0x180>)
 800054a:	615a      	str	r2, [r3, #20]
 800054c:	e005      	b.n	800055a <GPIO_voidSetPinValue+0xaa>
				case 1:WRITE_BIT(GPIOB->BSRR,copy_u8PinID);break;}
 800054e:	79bb      	ldrb	r3, [r7, #6]
 8000550:	2201      	movs	r2, #1
 8000552:	409a      	lsls	r2, r3
 8000554:	4b36      	ldr	r3, [pc, #216]	@ (8000630 <GPIO_voidSetPinValue+0x180>)
 8000556:	611a      	str	r2, [r3, #16]
 8000558:	bf00      	nop
				break;
 800055a:	e05e      	b.n	800061a <GPIO_voidSetPinValue+0x16a>
			case GPIO_PORTC:
				switch(copy_u8PinValue){
 800055c:	797b      	ldrb	r3, [r7, #5]
 800055e:	2b00      	cmp	r3, #0
 8000560:	d002      	beq.n	8000568 <GPIO_voidSetPinValue+0xb8>
 8000562:	2b01      	cmp	r3, #1
 8000564:	d006      	beq.n	8000574 <GPIO_voidSetPinValue+0xc4>
				case 0:WRITE_BIT(GPIOC->BRR,copy_u8PinID);break;
				case 1:WRITE_BIT(GPIOC->BSRR,copy_u8PinID);break;}
				break;
 8000566:	e058      	b.n	800061a <GPIO_voidSetPinValue+0x16a>
				case 0:WRITE_BIT(GPIOC->BRR,copy_u8PinID);break;
 8000568:	79bb      	ldrb	r3, [r7, #6]
 800056a:	2201      	movs	r2, #1
 800056c:	409a      	lsls	r2, r3
 800056e:	4b31      	ldr	r3, [pc, #196]	@ (8000634 <GPIO_voidSetPinValue+0x184>)
 8000570:	615a      	str	r2, [r3, #20]
 8000572:	e005      	b.n	8000580 <GPIO_voidSetPinValue+0xd0>
				case 1:WRITE_BIT(GPIOC->BSRR,copy_u8PinID);break;}
 8000574:	79bb      	ldrb	r3, [r7, #6]
 8000576:	2201      	movs	r2, #1
 8000578:	409a      	lsls	r2, r3
 800057a:	4b2e      	ldr	r3, [pc, #184]	@ (8000634 <GPIO_voidSetPinValue+0x184>)
 800057c:	611a      	str	r2, [r3, #16]
 800057e:	bf00      	nop
				break;
 8000580:	e04b      	b.n	800061a <GPIO_voidSetPinValue+0x16a>
			case GPIO_PORTD:
				switch(copy_u8PinValue){
 8000582:	797b      	ldrb	r3, [r7, #5]
 8000584:	2b00      	cmp	r3, #0
 8000586:	d002      	beq.n	800058e <GPIO_voidSetPinValue+0xde>
 8000588:	2b01      	cmp	r3, #1
 800058a:	d006      	beq.n	800059a <GPIO_voidSetPinValue+0xea>
				case 0:WRITE_BIT(GPIOD->BRR,copy_u8PinID);break;
				case 1:WRITE_BIT(GPIOD->BSRR,copy_u8PinID);break;}
				break;
 800058c:	e045      	b.n	800061a <GPIO_voidSetPinValue+0x16a>
				case 0:WRITE_BIT(GPIOD->BRR,copy_u8PinID);break;
 800058e:	79bb      	ldrb	r3, [r7, #6]
 8000590:	2201      	movs	r2, #1
 8000592:	409a      	lsls	r2, r3
 8000594:	4b28      	ldr	r3, [pc, #160]	@ (8000638 <GPIO_voidSetPinValue+0x188>)
 8000596:	615a      	str	r2, [r3, #20]
 8000598:	e005      	b.n	80005a6 <GPIO_voidSetPinValue+0xf6>
				case 1:WRITE_BIT(GPIOD->BSRR,copy_u8PinID);break;}
 800059a:	79bb      	ldrb	r3, [r7, #6]
 800059c:	2201      	movs	r2, #1
 800059e:	409a      	lsls	r2, r3
 80005a0:	4b25      	ldr	r3, [pc, #148]	@ (8000638 <GPIO_voidSetPinValue+0x188>)
 80005a2:	611a      	str	r2, [r3, #16]
 80005a4:	bf00      	nop
				break;
 80005a6:	e038      	b.n	800061a <GPIO_voidSetPinValue+0x16a>
			case GPIO_PORTE:
				switch(copy_u8PinValue){
 80005a8:	797b      	ldrb	r3, [r7, #5]
 80005aa:	2b00      	cmp	r3, #0
 80005ac:	d002      	beq.n	80005b4 <GPIO_voidSetPinValue+0x104>
 80005ae:	2b01      	cmp	r3, #1
 80005b0:	d006      	beq.n	80005c0 <GPIO_voidSetPinValue+0x110>
				case 0:WRITE_BIT(GPIOE->BRR,copy_u8PinID);break;
				case 1:WRITE_BIT(GPIOE->BSRR,copy_u8PinID);break;}
				break;
 80005b2:	e032      	b.n	800061a <GPIO_voidSetPinValue+0x16a>
				case 0:WRITE_BIT(GPIOE->BRR,copy_u8PinID);break;
 80005b4:	79bb      	ldrb	r3, [r7, #6]
 80005b6:	2201      	movs	r2, #1
 80005b8:	409a      	lsls	r2, r3
 80005ba:	4b20      	ldr	r3, [pc, #128]	@ (800063c <GPIO_voidSetPinValue+0x18c>)
 80005bc:	615a      	str	r2, [r3, #20]
 80005be:	e005      	b.n	80005cc <GPIO_voidSetPinValue+0x11c>
				case 1:WRITE_BIT(GPIOE->BSRR,copy_u8PinID);break;}
 80005c0:	79bb      	ldrb	r3, [r7, #6]
 80005c2:	2201      	movs	r2, #1
 80005c4:	409a      	lsls	r2, r3
 80005c6:	4b1d      	ldr	r3, [pc, #116]	@ (800063c <GPIO_voidSetPinValue+0x18c>)
 80005c8:	611a      	str	r2, [r3, #16]
 80005ca:	bf00      	nop
				break;
 80005cc:	e025      	b.n	800061a <GPIO_voidSetPinValue+0x16a>
			case GPIO_PORTF:
				switch(copy_u8PinValue){
 80005ce:	797b      	ldrb	r3, [r7, #5]
 80005d0:	2b00      	cmp	r3, #0
 80005d2:	d002      	beq.n	80005da <GPIO_voidSetPinValue+0x12a>
 80005d4:	2b01      	cmp	r3, #1
 80005d6:	d006      	beq.n	80005e6 <GPIO_voidSetPinValue+0x136>
				case 0:WRITE_BIT(GPIOF->BRR,copy_u8PinID);break;
				case 1:WRITE_BIT(GPIOF->BSRR,copy_u8PinID);break;}
				break;
 80005d8:	e01f      	b.n	800061a <GPIO_voidSetPinValue+0x16a>
				case 0:WRITE_BIT(GPIOF->BRR,copy_u8PinID);break;
 80005da:	79bb      	ldrb	r3, [r7, #6]
 80005dc:	2201      	movs	r2, #1
 80005de:	409a      	lsls	r2, r3
 80005e0:	4b17      	ldr	r3, [pc, #92]	@ (8000640 <GPIO_voidSetPinValue+0x190>)
 80005e2:	615a      	str	r2, [r3, #20]
 80005e4:	e005      	b.n	80005f2 <GPIO_voidSetPinValue+0x142>
				case 1:WRITE_BIT(GPIOF->BSRR,copy_u8PinID);break;}
 80005e6:	79bb      	ldrb	r3, [r7, #6]
 80005e8:	2201      	movs	r2, #1
 80005ea:	409a      	lsls	r2, r3
 80005ec:	4b14      	ldr	r3, [pc, #80]	@ (8000640 <GPIO_voidSetPinValue+0x190>)
 80005ee:	611a      	str	r2, [r3, #16]
 80005f0:	bf00      	nop
				break;
 80005f2:	e012      	b.n	800061a <GPIO_voidSetPinValue+0x16a>
			case GPIO_PORTG:
				switch(copy_u8PinValue){
 80005f4:	797b      	ldrb	r3, [r7, #5]
 80005f6:	2b00      	cmp	r3, #0
 80005f8:	d002      	beq.n	8000600 <GPIO_voidSetPinValue+0x150>
 80005fa:	2b01      	cmp	r3, #1
 80005fc:	d006      	beq.n	800060c <GPIO_voidSetPinValue+0x15c>
				case 0:WRITE_BIT(GPIOG->BRR,copy_u8PinID);break;
				case 1:WRITE_BIT(GPIOG->BSRR,copy_u8PinID);break;}
				break;
 80005fe:	e00b      	b.n	8000618 <GPIO_voidSetPinValue+0x168>
				case 0:WRITE_BIT(GPIOG->BRR,copy_u8PinID);break;
 8000600:	79bb      	ldrb	r3, [r7, #6]
 8000602:	2201      	movs	r2, #1
 8000604:	409a      	lsls	r2, r3
 8000606:	4b0f      	ldr	r3, [pc, #60]	@ (8000644 <GPIO_voidSetPinValue+0x194>)
 8000608:	615a      	str	r2, [r3, #20]
 800060a:	e005      	b.n	8000618 <GPIO_voidSetPinValue+0x168>
				case 1:WRITE_BIT(GPIOG->BSRR,copy_u8PinID);break;}
 800060c:	79bb      	ldrb	r3, [r7, #6]
 800060e:	2201      	movs	r2, #1
 8000610:	409a      	lsls	r2, r3
 8000612:	4b0c      	ldr	r3, [pc, #48]	@ (8000644 <GPIO_voidSetPinValue+0x194>)
 8000614:	611a      	str	r2, [r3, #16]
 8000616:	bf00      	nop
				break;
 8000618:	bf00      	nop
		switch(copy_u8portID)
 800061a:	e001      	b.n	8000620 <GPIO_voidSetPinValue+0x170>
		}
	}
    else 
		lacal_u8ErrorState = STD_TYPE_NOK;
 800061c:	2300      	movs	r3, #0
 800061e:	73fb      	strb	r3, [r7, #15]
	return lacal_u8ErrorState;
 8000620:	7bfb      	ldrb	r3, [r7, #15]
}
 8000622:	4618      	mov	r0, r3
 8000624:	3714      	adds	r7, #20
 8000626:	46bd      	mov	sp, r7
 8000628:	bc80      	pop	{r7}
 800062a:	4770      	bx	lr
 800062c:	40010800 	.word	0x40010800
 8000630:	40010c00 	.word	0x40010c00
 8000634:	40011000 	.word	0x40011000
 8000638:	40011400 	.word	0x40011400
 800063c:	40011800 	.word	0x40011800
 8000640:	40011c00 	.word	0x40011c00
 8000644:	40012000 	.word	0x40012000

08000648 <MOTOR_init>:
#include "PWM_DCmotor_init.h"
#include "GPIO_interface.h"


void MOTOR_init (u8 A_u8MotorNum)
{
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	4603      	mov	r3, r0
 8000650:	71fb      	strb	r3, [r7, #7]
	if (A_u8MotorNum>0)
 8000652:	79fb      	ldrb	r3, [r7, #7]
 8000654:	2b00      	cmp	r3, #0
 8000656:	d021      	beq.n	800069c <MOTOR_init+0x54>
	{
		switch(A_u8MotorNum)
 8000658:	79fb      	ldrb	r3, [r7, #7]
 800065a:	2b01      	cmp	r3, #1
 800065c:	d002      	beq.n	8000664 <MOTOR_init+0x1c>
 800065e:	2b02      	cmp	r3, #2
 8000660:	d00e      	beq.n	8000680 <MOTOR_init+0x38>
			GPIO_voidSetPinMode(MOTOR2_PORT,MOTOR2_PINL,GPIO_OUTPUT_10M_PP);
//			MTimer_voidInit(MOTOR2_SecondTimerType);
			break;
		}
	}
}
 8000662:	e01b      	b.n	800069c <MOTOR_init+0x54>
			MTimer_voidInit(MOTOR1_FirstTimerType);
 8000664:	2001      	movs	r0, #1
 8000666:	f000 f9a5 	bl	80009b4 <MTimer_voidInit>
			GPIO_voidSetPinMode(MOTOR1_PORT,MOTOR1_PINR,GPIO_OUTPUT_10M_PP);
 800066a:	2201      	movs	r2, #1
 800066c:	2103      	movs	r1, #3
 800066e:	2002      	movs	r0, #2
 8000670:	f7ff fd7e 	bl	8000170 <GPIO_voidSetPinMode>
		    GPIO_voidSetPinMode(MOTOR1_PORT,MOTOR1_PINL,GPIO_OUTPUT_10M_PP);
 8000674:	2201      	movs	r2, #1
 8000676:	2104      	movs	r1, #4
 8000678:	2002      	movs	r0, #2
 800067a:	f7ff fd79 	bl	8000170 <GPIO_voidSetPinMode>
			break;
 800067e:	e00d      	b.n	800069c <MOTOR_init+0x54>
			MTimer_voidInit(MOTOR2_FirstTimerType);
 8000680:	2001      	movs	r0, #1
 8000682:	f000 f997 	bl	80009b4 <MTimer_voidInit>
			GPIO_voidSetPinMode(MOTOR2_PORT,MOTOR2_PINR,GPIO_OUTPUT_10M_PP);
 8000686:	2201      	movs	r2, #1
 8000688:	2105      	movs	r1, #5
 800068a:	2002      	movs	r0, #2
 800068c:	f7ff fd70 	bl	8000170 <GPIO_voidSetPinMode>
			GPIO_voidSetPinMode(MOTOR2_PORT,MOTOR2_PINL,GPIO_OUTPUT_10M_PP);
 8000690:	2201      	movs	r2, #1
 8000692:	2106      	movs	r1, #6
 8000694:	2002      	movs	r0, #2
 8000696:	f7ff fd6b 	bl	8000170 <GPIO_voidSetPinMode>
			break;
 800069a:	bf00      	nop
}
 800069c:	bf00      	nop
 800069e:	3708      	adds	r7, #8
 80006a0:	46bd      	mov	sp, r7
 80006a2:	bd80      	pop	{r7, pc}

080006a4 <MOTOR_CounterClockWise>:

void MOTOR_CounterClockWise  (u8 A_u8MotorNum , u16 A_u16CaptureValue )
{
 80006a4:	b580      	push	{r7, lr}
 80006a6:	b082      	sub	sp, #8
 80006a8:	af00      	add	r7, sp, #0
 80006aa:	4603      	mov	r3, r0
 80006ac:	460a      	mov	r2, r1
 80006ae:	71fb      	strb	r3, [r7, #7]
 80006b0:	4613      	mov	r3, r2
 80006b2:	80bb      	strh	r3, [r7, #4]
	if (A_u8MotorNum >0 &&A_u8MotorNum < 3)
 80006b4:	79fb      	ldrb	r3, [r7, #7]
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d02a      	beq.n	8000710 <MOTOR_CounterClockWise+0x6c>
 80006ba:	79fb      	ldrb	r3, [r7, #7]
 80006bc:	2b02      	cmp	r3, #2
 80006be:	d827      	bhi.n	8000710 <MOTOR_CounterClockWise+0x6c>
	{
		switch(A_u8MotorNum)
 80006c0:	79fb      	ldrb	r3, [r7, #7]
 80006c2:	2b01      	cmp	r3, #1
 80006c4:	d002      	beq.n	80006cc <MOTOR_CounterClockWise+0x28>
 80006c6:	2b02      	cmp	r3, #2
 80006c8:	d011      	beq.n	80006ee <MOTOR_CounterClockWise+0x4a>
			GPIO_voidSetPinValue(MOTOR1_PORT, MOTOR2_PINL, GPIO_LOW);
//			MTimer_voidPWM(MOTOR2_FirstTimerType,MOTOR2_SecondChannelNumber,0);
			break;
		}
	}
}
 80006ca:	e021      	b.n	8000710 <MOTOR_CounterClockWise+0x6c>
			MTimer_voidPWM(MOTOR1_FirstTimerType,MOTOR1_FirstChannelNumber,A_u16CaptureValue);
 80006cc:	88bb      	ldrh	r3, [r7, #4]
 80006ce:	461a      	mov	r2, r3
 80006d0:	2101      	movs	r1, #1
 80006d2:	2001      	movs	r0, #1
 80006d4:	f000 fa88 	bl	8000be8 <MTimer_voidPWM>
			GPIO_voidSetPinValue(MOTOR1_PORT, MOTOR1_PINR, GPIO_HIGH);
 80006d8:	2201      	movs	r2, #1
 80006da:	2103      	movs	r1, #3
 80006dc:	2002      	movs	r0, #2
 80006de:	f7ff fee7 	bl	80004b0 <GPIO_voidSetPinValue>
			GPIO_voidSetPinValue(MOTOR1_PORT, MOTOR1_PINL, GPIO_LOW);
 80006e2:	2200      	movs	r2, #0
 80006e4:	2104      	movs	r1, #4
 80006e6:	2002      	movs	r0, #2
 80006e8:	f7ff fee2 	bl	80004b0 <GPIO_voidSetPinValue>
			break;
 80006ec:	e010      	b.n	8000710 <MOTOR_CounterClockWise+0x6c>
			MTimer_voidPWM(MOTOR2_FirstTimerType,MOTOR2_FirstChannelNumber,A_u16CaptureValue);
 80006ee:	88bb      	ldrh	r3, [r7, #4]
 80006f0:	461a      	mov	r2, r3
 80006f2:	2102      	movs	r1, #2
 80006f4:	2001      	movs	r0, #1
 80006f6:	f000 fa77 	bl	8000be8 <MTimer_voidPWM>
			GPIO_voidSetPinValue(MOTOR1_PORT, MOTOR2_PINR, GPIO_HIGH);
 80006fa:	2201      	movs	r2, #1
 80006fc:	2105      	movs	r1, #5
 80006fe:	2002      	movs	r0, #2
 8000700:	f7ff fed6 	bl	80004b0 <GPIO_voidSetPinValue>
			GPIO_voidSetPinValue(MOTOR1_PORT, MOTOR2_PINL, GPIO_LOW);
 8000704:	2200      	movs	r2, #0
 8000706:	2106      	movs	r1, #6
 8000708:	2002      	movs	r0, #2
 800070a:	f7ff fed1 	bl	80004b0 <GPIO_voidSetPinValue>
			break;
 800070e:	bf00      	nop
}
 8000710:	bf00      	nop
 8000712:	3708      	adds	r7, #8
 8000714:	46bd      	mov	sp, r7
 8000716:	bd80      	pop	{r7, pc}

08000718 <MOTOR_ClockWise>:

void MOTOR_ClockWise  (u8 A_u8MotorNum , u16 A_u16CaptureValue)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b082      	sub	sp, #8
 800071c:	af00      	add	r7, sp, #0
 800071e:	4603      	mov	r3, r0
 8000720:	460a      	mov	r2, r1
 8000722:	71fb      	strb	r3, [r7, #7]
 8000724:	4613      	mov	r3, r2
 8000726:	80bb      	strh	r3, [r7, #4]
	if (A_u8MotorNum >0 &&A_u8MotorNum < 3)
 8000728:	79fb      	ldrb	r3, [r7, #7]
 800072a:	2b00      	cmp	r3, #0
 800072c:	d028      	beq.n	8000780 <MOTOR_ClockWise+0x68>
 800072e:	79fb      	ldrb	r3, [r7, #7]
 8000730:	2b02      	cmp	r3, #2
 8000732:	d825      	bhi.n	8000780 <MOTOR_ClockWise+0x68>
	{
		switch(A_u8MotorNum)
 8000734:	79fb      	ldrb	r3, [r7, #7]
 8000736:	2b01      	cmp	r3, #1
 8000738:	d002      	beq.n	8000740 <MOTOR_ClockWise+0x28>
 800073a:	2b02      	cmp	r3, #2
 800073c:	d010      	beq.n	8000760 <MOTOR_ClockWise+0x48>
			GPIO_voidSetPinValue(MOTOR1_PORT, MOTOR2_PINL, GPIO_HIGH);
//			MTimer_voidPWM(MOTOR1_FirstTimerType,MOTOR2_SecondChannelNumber,A_u16CaptureValue);
			break;
		}
	}
}
 800073e:	e01f      	b.n	8000780 <MOTOR_ClockWise+0x68>
			MTimer_voidPWM(MOTOR1_FirstTimerType,MOTOR1_FirstChannelNumber,0);
 8000740:	2200      	movs	r2, #0
 8000742:	2101      	movs	r1, #1
 8000744:	2001      	movs	r0, #1
 8000746:	f000 fa4f 	bl	8000be8 <MTimer_voidPWM>
			GPIO_voidSetPinValue(MOTOR1_PORT, MOTOR1_PINR, GPIO_LOW);
 800074a:	2200      	movs	r2, #0
 800074c:	2103      	movs	r1, #3
 800074e:	2002      	movs	r0, #2
 8000750:	f7ff feae 	bl	80004b0 <GPIO_voidSetPinValue>
			GPIO_voidSetPinValue(MOTOR1_PORT, MOTOR1_PINL, GPIO_HIGH);
 8000754:	2201      	movs	r2, #1
 8000756:	2104      	movs	r1, #4
 8000758:	2002      	movs	r0, #2
 800075a:	f7ff fea9 	bl	80004b0 <GPIO_voidSetPinValue>
			break;
 800075e:	e00f      	b.n	8000780 <MOTOR_ClockWise+0x68>
			MTimer_voidPWM(MOTOR1_FirstTimerType,MOTOR2_FirstChannelNumber,0);
 8000760:	2200      	movs	r2, #0
 8000762:	2102      	movs	r1, #2
 8000764:	2001      	movs	r0, #1
 8000766:	f000 fa3f 	bl	8000be8 <MTimer_voidPWM>
			GPIO_voidSetPinValue(MOTOR1_PORT, MOTOR2_PINR, GPIO_LOW);
 800076a:	2200      	movs	r2, #0
 800076c:	2105      	movs	r1, #5
 800076e:	2002      	movs	r0, #2
 8000770:	f7ff fe9e 	bl	80004b0 <GPIO_voidSetPinValue>
			GPIO_voidSetPinValue(MOTOR1_PORT, MOTOR2_PINL, GPIO_HIGH);
 8000774:	2201      	movs	r2, #1
 8000776:	2106      	movs	r1, #6
 8000778:	2002      	movs	r0, #2
 800077a:	f7ff fe99 	bl	80004b0 <GPIO_voidSetPinValue>
			break;
 800077e:	bf00      	nop
}
 8000780:	bf00      	nop
 8000782:	3708      	adds	r7, #8
 8000784:	46bd      	mov	sp, r7
 8000786:	bd80      	pop	{r7, pc}

08000788 <MOTOR_Stop>:

void MOTOR_Stop  (u8 A_u8MotorNum)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0
 800078e:	4603      	mov	r3, r0
 8000790:	71fb      	strb	r3, [r7, #7]
	if (A_u8MotorNum >0 &&A_u8MotorNum < 3)
 8000792:	79fb      	ldrb	r3, [r7, #7]
 8000794:	2b00      	cmp	r3, #0
 8000796:	d014      	beq.n	80007c2 <MOTOR_Stop+0x3a>
 8000798:	79fb      	ldrb	r3, [r7, #7]
 800079a:	2b02      	cmp	r3, #2
 800079c:	d811      	bhi.n	80007c2 <MOTOR_Stop+0x3a>
	{
		switch(A_u8MotorNum)
 800079e:	79fb      	ldrb	r3, [r7, #7]
 80007a0:	2b01      	cmp	r3, #1
 80007a2:	d002      	beq.n	80007aa <MOTOR_Stop+0x22>
 80007a4:	2b02      	cmp	r3, #2
 80007a6:	d006      	beq.n	80007b6 <MOTOR_Stop+0x2e>
			MTimer_voidPWM(MOTOR2_FirstTimerType,MOTOR2_FirstChannelNumber,0);
//			MTimer_voidPWM(MOTOR2_FirstTimerType,MOTOR2_SecondChannelNumber,0);
			break;
		}
	}
}
 80007a8:	e00b      	b.n	80007c2 <MOTOR_Stop+0x3a>
			MTimer_voidPWM(MOTOR1_FirstTimerType,MOTOR1_FirstChannelNumber,0);
 80007aa:	2200      	movs	r2, #0
 80007ac:	2101      	movs	r1, #1
 80007ae:	2001      	movs	r0, #1
 80007b0:	f000 fa1a 	bl	8000be8 <MTimer_voidPWM>
			break;
 80007b4:	e005      	b.n	80007c2 <MOTOR_Stop+0x3a>
			MTimer_voidPWM(MOTOR2_FirstTimerType,MOTOR2_FirstChannelNumber,0);
 80007b6:	2200      	movs	r2, #0
 80007b8:	2102      	movs	r1, #2
 80007ba:	2001      	movs	r0, #1
 80007bc:	f000 fa14 	bl	8000be8 <MTimer_voidPWM>
			break;
 80007c0:	bf00      	nop
}
 80007c2:	bf00      	nop
 80007c4:	3708      	adds	r7, #8
 80007c6:	46bd      	mov	sp, r7
 80007c8:	bd80      	pop	{r7, pc}
	...

080007cc <RCC_voidInitSysClock>:
#include "RCC_interface.h"
#include "RCC_config.h"


void RCC_voidInitSysClock(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
	#if RCC_CLOCK_TYPE == RCC_HSE_CRYSTAL
		SET_BIT(RCC->RCC_CR,16);
 80007d0:	4b16      	ldr	r3, [pc, #88]	@ (800082c <RCC_voidInitSysClock+0x60>)
 80007d2:	681b      	ldr	r3, [r3, #0]
 80007d4:	4a15      	ldr	r2, [pc, #84]	@ (800082c <RCC_voidInitSysClock+0x60>)
 80007d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80007da:	6013      	str	r3, [r2, #0]
		SET_BIT(RCC->RCC_CR,18);
 80007dc:	4b13      	ldr	r3, [pc, #76]	@ (800082c <RCC_voidInitSysClock+0x60>)
 80007de:	681b      	ldr	r3, [r3, #0]
 80007e0:	4a12      	ldr	r2, [pc, #72]	@ (800082c <RCC_voidInitSysClock+0x60>)
 80007e2:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80007e6:	6013      	str	r3, [r2, #0]
		SET_BIT(RCC->RCC_CFGR,0);
 80007e8:	4b10      	ldr	r3, [pc, #64]	@ (800082c <RCC_voidInitSysClock+0x60>)
 80007ea:	685b      	ldr	r3, [r3, #4]
 80007ec:	4a0f      	ldr	r2, [pc, #60]	@ (800082c <RCC_voidInitSysClock+0x60>)
 80007ee:	f043 0301 	orr.w	r3, r3, #1
 80007f2:	6053      	str	r3, [r2, #4]
		CLR_BIT(RCC->RCC_CFGR,1);
 80007f4:	4b0d      	ldr	r3, [pc, #52]	@ (800082c <RCC_voidInitSysClock+0x60>)
 80007f6:	685b      	ldr	r3, [r3, #4]
 80007f8:	4a0c      	ldr	r2, [pc, #48]	@ (800082c <RCC_voidInitSysClock+0x60>)
 80007fa:	f023 0302 	bic.w	r3, r3, #2
 80007fe:	6053      	str	r3, [r2, #4]
		SET_BIT(RCC->RCC_CFGR,1);
	#else 
		#error("wrong choise")
	#endif
	#if RCC_AHP_PRESCALER   ==RCC_AHP_DIV_1
		CLR_BIT(RCC->RCC_CFGR,7);
 8000800:	4b0a      	ldr	r3, [pc, #40]	@ (800082c <RCC_voidInitSysClock+0x60>)
 8000802:	685b      	ldr	r3, [r3, #4]
 8000804:	4a09      	ldr	r2, [pc, #36]	@ (800082c <RCC_voidInitSysClock+0x60>)
 8000806:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800080a:	6053      	str	r3, [r2, #4]
	     SET_BIT(RCC->RCC_CFGR,7);
	#else 
		#error("wrong choise")
	#endif
	#if RCC_APB1_PRESCALER   ==RCC_APB1_DIV_1
		CLR_BIT(RCC->RCC_CFGR,8);
 800080c:	4b07      	ldr	r3, [pc, #28]	@ (800082c <RCC_voidInitSysClock+0x60>)
 800080e:	685b      	ldr	r3, [r3, #4]
 8000810:	4a06      	ldr	r2, [pc, #24]	@ (800082c <RCC_voidInitSysClock+0x60>)
 8000812:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000816:	6053      	str	r3, [r2, #4]
	    SET_BIT(RCC->RCC_CFGR,10);
	#else 
		#error("wrong choise")
	#endif
	#if RCC_APB2_PRESCALER   ==RCC_APB2_DIV_1
		CLR_BIT(RCC->RCC_CFGR,11);
 8000818:	4b04      	ldr	r3, [pc, #16]	@ (800082c <RCC_voidInitSysClock+0x60>)
 800081a:	685b      	ldr	r3, [r3, #4]
 800081c:	4a03      	ldr	r2, [pc, #12]	@ (800082c <RCC_voidInitSysClock+0x60>)
 800081e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000822:	6053      	str	r3, [r2, #4]
	    SET_BIT(RCC->RCC_CFGR,12);
	    SET_BIT(RCC->RCC_CFGR,13);
	#else 
		#error("wrong choise")
	#endif
}
 8000824:	bf00      	nop
 8000826:	46bd      	mov	sp, r7
 8000828:	bc80      	pop	{r7}
 800082a:	4770      	bx	lr
 800082c:	40021000 	.word	0x40021000

08000830 <RCC_voidEnablePeripheral>:
	#endif
}


void RCC_voidEnablePeripheral(u8 Copy_u8Bus, u8 Copy_u8Peripheral)
{
 8000830:	b480      	push	{r7}
 8000832:	b083      	sub	sp, #12
 8000834:	af00      	add	r7, sp, #0
 8000836:	4603      	mov	r3, r0
 8000838:	460a      	mov	r2, r1
 800083a:	71fb      	strb	r3, [r7, #7]
 800083c:	4613      	mov	r3, r2
 800083e:	71bb      	strb	r3, [r7, #6]
	switch(Copy_u8Bus)
 8000840:	79fb      	ldrb	r3, [r7, #7]
 8000842:	2b02      	cmp	r3, #2
 8000844:	d01c      	beq.n	8000880 <RCC_voidEnablePeripheral+0x50>
 8000846:	2b02      	cmp	r3, #2
 8000848:	dc25      	bgt.n	8000896 <RCC_voidEnablePeripheral+0x66>
 800084a:	2b00      	cmp	r3, #0
 800084c:	d002      	beq.n	8000854 <RCC_voidEnablePeripheral+0x24>
 800084e:	2b01      	cmp	r3, #1
 8000850:	d00b      	beq.n	800086a <RCC_voidEnablePeripheral+0x3a>
			break;
		case RCC_APB2:
			SET_BIT(RCC->RCC_APB2ENR,Copy_u8Peripheral);
			break;
	}
}
 8000852:	e020      	b.n	8000896 <RCC_voidEnablePeripheral+0x66>
			SET_BIT(RCC->RCC_AHBENR,Copy_u8Peripheral);
 8000854:	4b12      	ldr	r3, [pc, #72]	@ (80008a0 <RCC_voidEnablePeripheral+0x70>)
 8000856:	695b      	ldr	r3, [r3, #20]
 8000858:	79ba      	ldrb	r2, [r7, #6]
 800085a:	2101      	movs	r1, #1
 800085c:	fa01 f202 	lsl.w	r2, r1, r2
 8000860:	4611      	mov	r1, r2
 8000862:	4a0f      	ldr	r2, [pc, #60]	@ (80008a0 <RCC_voidEnablePeripheral+0x70>)
 8000864:	430b      	orrs	r3, r1
 8000866:	6153      	str	r3, [r2, #20]
			break;
 8000868:	e015      	b.n	8000896 <RCC_voidEnablePeripheral+0x66>
			SET_BIT(RCC->RCC_APB1ENR,Copy_u8Peripheral);
 800086a:	4b0d      	ldr	r3, [pc, #52]	@ (80008a0 <RCC_voidEnablePeripheral+0x70>)
 800086c:	69db      	ldr	r3, [r3, #28]
 800086e:	79ba      	ldrb	r2, [r7, #6]
 8000870:	2101      	movs	r1, #1
 8000872:	fa01 f202 	lsl.w	r2, r1, r2
 8000876:	4611      	mov	r1, r2
 8000878:	4a09      	ldr	r2, [pc, #36]	@ (80008a0 <RCC_voidEnablePeripheral+0x70>)
 800087a:	430b      	orrs	r3, r1
 800087c:	61d3      	str	r3, [r2, #28]
			break;
 800087e:	e00a      	b.n	8000896 <RCC_voidEnablePeripheral+0x66>
			SET_BIT(RCC->RCC_APB2ENR,Copy_u8Peripheral);
 8000880:	4b07      	ldr	r3, [pc, #28]	@ (80008a0 <RCC_voidEnablePeripheral+0x70>)
 8000882:	699b      	ldr	r3, [r3, #24]
 8000884:	79ba      	ldrb	r2, [r7, #6]
 8000886:	2101      	movs	r1, #1
 8000888:	fa01 f202 	lsl.w	r2, r1, r2
 800088c:	4611      	mov	r1, r2
 800088e:	4a04      	ldr	r2, [pc, #16]	@ (80008a0 <RCC_voidEnablePeripheral+0x70>)
 8000890:	430b      	orrs	r3, r1
 8000892:	6193      	str	r3, [r2, #24]
			break;
 8000894:	bf00      	nop
}
 8000896:	bf00      	nop
 8000898:	370c      	adds	r7, #12
 800089a:	46bd      	mov	sp, r7
 800089c:	bc80      	pop	{r7}
 800089e:	4770      	bx	lr
 80008a0:	40021000 	.word	0x40021000

080008a4 <truncate_queue>:
}


// function to handle dequeue operation
static SPI_ERROR_STATUS_t truncate_queue(void)
{
 80008a4:	b480      	push	{r7}
 80008a6:	b083      	sub	sp, #12
 80008a8:	af00      	add	r7, sp, #0
	
	//status code
    SPI_ERROR_STATUS_t loc_enu_StatusCode = SPI_OKAY;
 80008aa:	2300      	movs	r3, #0
 80008ac:	71fb      	strb	r3, [r7, #7]
	
	// check if all bytes has been sent OR queue is empty
	if((gl_SPI_data_queue.s16_front_queue > gl_SPI_data_queue.s16_rear_queue) || (gl_SPI_data_queue.s16_front_queue == EMPTY_POSITOIN))
 80008ae:	4b19      	ldr	r3, [pc, #100]	@ (8000914 <truncate_queue+0x70>)
 80008b0:	f993 20c8 	ldrsb.w	r2, [r3, #200]	@ 0xc8
 80008b4:	4b17      	ldr	r3, [pc, #92]	@ (8000914 <truncate_queue+0x70>)
 80008b6:	f993 30c9 	ldrsb.w	r3, [r3, #201]	@ 0xc9
 80008ba:	429a      	cmp	r2, r3
 80008bc:	dc05      	bgt.n	80008ca <truncate_queue+0x26>
 80008be:	4b15      	ldr	r3, [pc, #84]	@ (8000914 <truncate_queue+0x70>)
 80008c0:	f993 30c8 	ldrsb.w	r3, [r3, #200]	@ 0xc8
 80008c4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80008c8:	d10a      	bne.n	80008e0 <truncate_queue+0x3c>
	{
		// set front and rear to defaults
		gl_SPI_data_queue.s16_front_queue = EMPTY_POSITOIN;
 80008ca:	4b12      	ldr	r3, [pc, #72]	@ (8000914 <truncate_queue+0x70>)
 80008cc:	22ff      	movs	r2, #255	@ 0xff
 80008ce:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
		gl_SPI_data_queue.s16_rear_queue  = EMPTY_POSITOIN;
 80008d2:	4b10      	ldr	r3, [pc, #64]	@ (8000914 <truncate_queue+0x70>)
 80008d4:	22ff      	movs	r2, #255	@ 0xff
 80008d6:	f883 20c9 	strb.w	r2, [r3, #201]	@ 0xc9
		
		//status code queue is empty
		loc_enu_StatusCode = QUEUE_EMPTY;
 80008da:	2302      	movs	r3, #2
 80008dc:	71fb      	strb	r3, [r7, #7]
 80008de:	e012      	b.n	8000906 <truncate_queue+0x62>
	}
	else
	{
		//send current byte and increment front
		SPI1->DR = gl_SPI_data_queue.u16_arr_data[gl_SPI_data_queue.s16_front_queue];
 80008e0:	4b0c      	ldr	r3, [pc, #48]	@ (8000914 <truncate_queue+0x70>)
 80008e2:	f993 30c8 	ldrsb.w	r3, [r3, #200]	@ 0xc8
 80008e6:	461a      	mov	r2, r3
 80008e8:	4b0a      	ldr	r3, [pc, #40]	@ (8000914 <truncate_queue+0x70>)
 80008ea:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 80008ee:	4b0a      	ldr	r3, [pc, #40]	@ (8000918 <truncate_queue+0x74>)
 80008f0:	60da      	str	r2, [r3, #12]
		gl_SPI_data_queue.s16_front_queue++;
 80008f2:	4b08      	ldr	r3, [pc, #32]	@ (8000914 <truncate_queue+0x70>)
 80008f4:	f993 30c8 	ldrsb.w	r3, [r3, #200]	@ 0xc8
 80008f8:	b2db      	uxtb	r3, r3
 80008fa:	3301      	adds	r3, #1
 80008fc:	b2db      	uxtb	r3, r3
 80008fe:	b25a      	sxtb	r2, r3
 8000900:	4b04      	ldr	r3, [pc, #16]	@ (8000914 <truncate_queue+0x70>)
 8000902:	f883 20c8 	strb.w	r2, [r3, #200]	@ 0xc8
	}
	return loc_enu_StatusCode;
 8000906:	79fb      	ldrb	r3, [r7, #7]
}
 8000908:	4618      	mov	r0, r3
 800090a:	370c      	adds	r7, #12
 800090c:	46bd      	mov	sp, r7
 800090e:	bc80      	pop	{r7}
 8000910:	4770      	bx	lr
 8000912:	bf00      	nop
 8000914:	20000000 	.word	0x20000000
 8000918:	40013000 	.word	0x40013000

0800091c <SPI1_IRQHandler>:


void SPI1_IRQHandler(void)
{
 800091c:	b580      	push	{r7, lr}
 800091e:	af00      	add	r7, sp, #0
    // TODO HANDLE ISR FOR RECEPTION
	#if   SPI1_MASTER_SLAVE == SPI_SLAVE
       sgl_Recieve_Index = (u8)SPI1->DR;
       gl_ptr_Function();
    #elif SPI1_MASTER_SLAVE == SPI_MASTER
      if (truncate_queue() == QUEUE_EMPTY)
 8000920:	f7ff ffc0 	bl	80008a4 <truncate_queue>
 8000924:	4603      	mov	r3, r0
 8000926:	2b02      	cmp	r3, #2
 8000928:	d106      	bne.n	8000938 <SPI1_IRQHandler+0x1c>
      {
        if (gl_ptr_Function != PTR_NULL)
 800092a:	4b04      	ldr	r3, [pc, #16]	@ (800093c <SPI1_IRQHandler+0x20>)
 800092c:	681b      	ldr	r3, [r3, #0]
 800092e:	2b00      	cmp	r3, #0
 8000930:	d002      	beq.n	8000938 <SPI1_IRQHandler+0x1c>
        {
            gl_ptr_Function();
 8000932:	4b02      	ldr	r3, [pc, #8]	@ (800093c <SPI1_IRQHandler+0x20>)
 8000934:	681b      	ldr	r3, [r3, #0]
 8000936:	4798      	blx	r3
        }
      }
    #endif

}
 8000938:	bf00      	nop
 800093a:	bd80      	pop	{r7, pc}
 800093c:	200000ec 	.word	0x200000ec

08000940 <MSTK_voidInit>:

/* Define Variable for interval mode */
static u8 MSTK_u8ModeOfInterval;

void MSTK_voidInit(void)
{
 8000940:	b480      	push	{r7}
 8000942:	af00      	add	r7, sp, #0
#if MSTK_CLK_SRC == MSTK_SRC_AHB
    /* Disable STK - Disable STK Interrupt - Set clock source AHB */
	MSTK -> CTRL = 0x00000004;
#else
    /* Disable STK - Disable STK Interrupt - Set clock source AHB/8 */
	MSTK -> CTRL = 0;
 8000944:	4b03      	ldr	r3, [pc, #12]	@ (8000954 <MSTK_voidInit+0x14>)
 8000946:	2200      	movs	r2, #0
 8000948:	601a      	str	r2, [r3, #0]

#endif
}
 800094a:	bf00      	nop
 800094c:	46bd      	mov	sp, r7
 800094e:	bc80      	pop	{r7}
 8000950:	4770      	bx	lr
 8000952:	bf00      	nop
 8000954:	e000e010 	.word	0xe000e010

08000958 <SysTick_Handler>:

	return Local_u32RemainTime;
}

void SysTick_Handler(void)
{
 8000958:	b580      	push	{r7, lr}
 800095a:	b082      	sub	sp, #8
 800095c:	af00      	add	r7, sp, #0
	u8 Local_u8Temporary ;

	if (MSTK_u8ModeOfInterval == MSTK_SINGLE_INTERVAL)
 800095e:	4b12      	ldr	r3, [pc, #72]	@ (80009a8 <SysTick_Handler+0x50>)
 8000960:	781b      	ldrb	r3, [r3, #0]
 8000962:	2b00      	cmp	r3, #0
 8000964:	d111      	bne.n	800098a <SysTick_Handler+0x32>
	{
		/* Disable STK Interrupt */
		CLR_BIT(MSTK->CTRL, 1);
 8000966:	4b11      	ldr	r3, [pc, #68]	@ (80009ac <SysTick_Handler+0x54>)
 8000968:	681b      	ldr	r3, [r3, #0]
 800096a:	4a10      	ldr	r2, [pc, #64]	@ (80009ac <SysTick_Handler+0x54>)
 800096c:	f023 0302 	bic.w	r3, r3, #2
 8000970:	6013      	str	r3, [r2, #0]

		/* Stop Timer */
		SET_BIT(MSTK->CTRL, 0);
 8000972:	4b0e      	ldr	r3, [pc, #56]	@ (80009ac <SysTick_Handler+0x54>)
 8000974:	681b      	ldr	r3, [r3, #0]
 8000976:	4a0d      	ldr	r2, [pc, #52]	@ (80009ac <SysTick_Handler+0x54>)
 8000978:	f043 0301 	orr.w	r3, r3, #1
 800097c:	6013      	str	r3, [r2, #0]
		MSTK -> LOAD = 0;
 800097e:	4b0b      	ldr	r3, [pc, #44]	@ (80009ac <SysTick_Handler+0x54>)
 8000980:	2200      	movs	r2, #0
 8000982:	605a      	str	r2, [r3, #4]
		MSTK -> VAL  = 0;
 8000984:	4b09      	ldr	r3, [pc, #36]	@ (80009ac <SysTick_Handler+0x54>)
 8000986:	2200      	movs	r2, #0
 8000988:	609a      	str	r2, [r3, #8]
	}

	/* Callback notification */
	MSTK_CallBack();
 800098a:	4b09      	ldr	r3, [pc, #36]	@ (80009b0 <SysTick_Handler+0x58>)
 800098c:	681b      	ldr	r3, [r3, #0]
 800098e:	4798      	blx	r3

	/* Clear interrupt flag */
	Local_u8Temporary = GET_BIT(MSTK->CTRL,16);
 8000990:	4b06      	ldr	r3, [pc, #24]	@ (80009ac <SysTick_Handler+0x54>)
 8000992:	681b      	ldr	r3, [r3, #0]
 8000994:	0c1b      	lsrs	r3, r3, #16
 8000996:	b2db      	uxtb	r3, r3
 8000998:	f003 0301 	and.w	r3, r3, #1
 800099c:	71fb      	strb	r3, [r7, #7]
}
 800099e:	bf00      	nop
 80009a0:	3708      	adds	r7, #8
 80009a2:	46bd      	mov	sp, r7
 80009a4:	bd80      	pop	{r7, pc}
 80009a6:	bf00      	nop
 80009a8:	200000f4 	.word	0x200000f4
 80009ac:	e000e010 	.word	0xe000e010
 80009b0:	200000f0 	.word	0x200000f0

080009b4 <MTimer_voidInit>:

u8 channel1_set=0;
u8 channel2_set=0;

void MTimer_voidInit (u8 A_u8TimerSelected)
{
 80009b4:	b480      	push	{r7}
 80009b6:	b083      	sub	sp, #12
 80009b8:	af00      	add	r7, sp, #0
 80009ba:	4603      	mov	r3, r0
 80009bc:	71fb      	strb	r3, [r7, #7]

	/* Enable pinout of ADC (PortA , PORTB) from RCC */
	//MRCC_voidEnablePerephiralClock(RCC_AHB1 , RCC_EN_GPIOA) ;
	//MRCC_voidEnablePerephiralClock(RCC_AHB1 , RCC_EN_GPIOB) ;

	switch (A_u8TimerSelected)
 80009be:	79fb      	ldrb	r3, [r7, #7]
 80009c0:	3b01      	subs	r3, #1
 80009c2:	2b03      	cmp	r3, #3
 80009c4:	f200 8107 	bhi.w	8000bd6 <MTimer_voidInit+0x222>
 80009c8:	a201      	add	r2, pc, #4	@ (adr r2, 80009d0 <MTimer_voidInit+0x1c>)
 80009ca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80009ce:	bf00      	nop
 80009d0:	080009e1 	.word	0x080009e1
 80009d4:	08000a45 	.word	0x08000a45
 80009d8:	08000ad7 	.word	0x08000ad7
 80009dc:	08000b69 	.word	0x08000b69
		/**                             Init TIM1                                    **/
		/******************************************************************************/

			/* Select the Direction */
            #if   TIM1_DIRECTION == UP_COUNTER
			      CLR_BIT(TIM_1->CR1 , TIM1_CR1_DIR_BIT) ;
 80009e0:	4b7f      	ldr	r3, [pc, #508]	@ (8000be0 <MTimer_voidInit+0x22c>)
 80009e2:	681b      	ldr	r3, [r3, #0]
 80009e4:	4a7e      	ldr	r2, [pc, #504]	@ (8000be0 <MTimer_voidInit+0x22c>)
 80009e6:	f023 0310 	bic.w	r3, r3, #16
 80009ea:	6013      	str	r3, [r2, #0]
            #else
                  #error "Invalid Selection of TIM1_DIRECTION"
            #endif

			/* Edge-aligned mode */
			CLR_BIT(TIM_1->CR1 , TIM1_CR1_CMS_BIT0) ;
 80009ec:	4b7c      	ldr	r3, [pc, #496]	@ (8000be0 <MTimer_voidInit+0x22c>)
 80009ee:	681b      	ldr	r3, [r3, #0]
 80009f0:	4a7b      	ldr	r2, [pc, #492]	@ (8000be0 <MTimer_voidInit+0x22c>)
 80009f2:	f023 0320 	bic.w	r3, r3, #32
 80009f6:	6013      	str	r3, [r2, #0]
			CLR_BIT(TIM_1->CR1 , TIM1_CR1_CMS_BIT1) ;
 80009f8:	4b79      	ldr	r3, [pc, #484]	@ (8000be0 <MTimer_voidInit+0x22c>)
 80009fa:	681b      	ldr	r3, [r3, #0]
 80009fc:	4a78      	ldr	r2, [pc, #480]	@ (8000be0 <MTimer_voidInit+0x22c>)
 80009fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000a02:	6013      	str	r3, [r2, #0]

			/* set the timer division */
            #if   TIM1_DIVISION == tCK_INT_x_1
			      CLR_BIT(TIM_1->CR1 , TIM1_CR1_CKD_BIT0) ;
 8000a04:	4b76      	ldr	r3, [pc, #472]	@ (8000be0 <MTimer_voidInit+0x22c>)
 8000a06:	681b      	ldr	r3, [r3, #0]
 8000a08:	4a75      	ldr	r2, [pc, #468]	@ (8000be0 <MTimer_voidInit+0x22c>)
 8000a0a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000a0e:	6013      	str	r3, [r2, #0]
			      CLR_BIT(TIM_1->CR1 , TIM1_CR1_CKD_BIT1) ;
 8000a10:	4b73      	ldr	r3, [pc, #460]	@ (8000be0 <MTimer_voidInit+0x22c>)
 8000a12:	681b      	ldr	r3, [r3, #0]
 8000a14:	4a72      	ldr	r2, [pc, #456]	@ (8000be0 <MTimer_voidInit+0x22c>)
 8000a16:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000a1a:	6013      	str	r3, [r2, #0]
                  #error "Invalid Selection of TIM1_DIVISION"
            #endif

			/* set the timer prescaller */
            #if    TIM1_PRESCALLER <= MAX_TIM_PRESCALLER
            	   TIM_1 ->PSC = TIM1_PRESCALLER ;
 8000a1c:	4b70      	ldr	r3, [pc, #448]	@ (8000be0 <MTimer_voidInit+0x22c>)
 8000a1e:	2208      	movs	r2, #8
 8000a20:	629a      	str	r2, [r3, #40]	@ 0x28
            #else
                   #error "TIM1_PRESCALLER out of range"
            #endif

            /* Enable auto-reload preload */
            SET_BIT(TIM_1->CR1 , TIM1_CR1_ARPE_BIT) ;
 8000a22:	4b6f      	ldr	r3, [pc, #444]	@ (8000be0 <MTimer_voidInit+0x22c>)
 8000a24:	681b      	ldr	r3, [r3, #0]
 8000a26:	4a6e      	ldr	r2, [pc, #440]	@ (8000be0 <MTimer_voidInit+0x22c>)
 8000a28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a2c:	6013      	str	r3, [r2, #0]

            /* Set the Auto-reload value */
            #if  TIM1_PRELOAD_VALUE <= MAX_TIM_PRELOAD_VALUE
            	   TIM_1->ARR = TIM1_PRELOAD_VALUE ;
 8000a2e:	4b6c      	ldr	r3, [pc, #432]	@ (8000be0 <MTimer_voidInit+0x22c>)
 8000a30:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8000a34:	62da      	str	r2, [r3, #44]	@ 0x2c
           //       #error "REPETATION_COUNTER out of range"
           // #endif

            /* Generate an update event to reload the Prescaler
            and the repetition counter(only for TIM1 and TIM5) value immediately */
            SET_BIT(TIM_1->EGR , TIM1_EGR_UG_BIT );
 8000a36:	4b6a      	ldr	r3, [pc, #424]	@ (8000be0 <MTimer_voidInit+0x22c>)
 8000a38:	695b      	ldr	r3, [r3, #20]
 8000a3a:	4a69      	ldr	r2, [pc, #420]	@ (8000be0 <MTimer_voidInit+0x22c>)
 8000a3c:	f043 0301 	orr.w	r3, r3, #1
 8000a40:	6153      	str	r3, [r2, #20]

		break ;
 8000a42:	e0c8      	b.n	8000bd6 <MTimer_voidInit+0x222>
		/******************************************************************************/
		/**                             Init TIM2                                    **/
		/******************************************************************************/

			/* Disable slave mode to clock the prescaler directly with the internal clock */
			SET_BIT(TIM_2 -> SMCR , TIM2_TO_TIM5_SMCR_MSM_BIT );
 8000a44:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a48:	689b      	ldr	r3, [r3, #8]
 8000a4a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a4e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000a52:	6093      	str	r3, [r2, #8]

			/* Select the Direction */
            #if   TIM2_DIRECTION == UP_COUNTER
			      CLR_BIT(TIM_2->CR1 , TIM2_TO_TIM5_CR1_DIR_BIT) ;
 8000a54:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a58:	681b      	ldr	r3, [r3, #0]
 8000a5a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a5e:	f023 0310 	bic.w	r3, r3, #16
 8000a62:	6013      	str	r3, [r2, #0]
            #else
                  #error "Invalid Selection of TIM2_DIRECTION"
            #endif

			/* Edge-aligned mode */
			CLR_BIT(TIM_2->CR1 , TIM2_TO_TIM5_CR1_CMS_BIT0) ;
 8000a64:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a68:	681b      	ldr	r3, [r3, #0]
 8000a6a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a6e:	f023 0320 	bic.w	r3, r3, #32
 8000a72:	6013      	str	r3, [r2, #0]
			CLR_BIT(TIM_2->CR1 , TIM2_TO_TIM5_CR1_CMS_BIT1) ;
 8000a74:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a78:	681b      	ldr	r3, [r3, #0]
 8000a7a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a7e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000a82:	6013      	str	r3, [r2, #0]

			/* set the timer division */
			#if   TIM2_DIVISION == tCK_INT_x_1
		      CLR_BIT(TIM_2->CR1 , TIM2_TO_TIM5_CR1_CKD_BIT0) ;
 8000a84:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a88:	681b      	ldr	r3, [r3, #0]
 8000a8a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a8e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000a92:	6013      	str	r3, [r2, #0]
		      CLR_BIT(TIM_2->CR1 , TIM2_TO_TIM5_CR1_CKD_BIT1) ;
 8000a94:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000a98:	681b      	ldr	r3, [r3, #0]
 8000a9a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000a9e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000aa2:	6013      	str	r3, [r2, #0]
			      #error "Invalid Selection of TIM2_DIVISION"
			#endif

		    /* set the timer prescaller */
	        #if    TIM2_PRESCALLER <= MAX_TIM_PRESCALLER
	        	   TIM_2 ->PSC = TIM2_PRESCALLER ;
 8000aa4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000aa8:	2208      	movs	r2, #8
 8000aaa:	629a      	str	r2, [r3, #40]	@ 0x28
	        #else
	               #error "TIM2_PRESCALLER out of range"
	        #endif

	        /* Enable auto-reload preload */
	        SET_BIT(TIM_2->CR1 , TIM2_TO_TIM5_CR1_ARPE_BIT) ;
 8000aac:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000ab0:	681b      	ldr	r3, [r3, #0]
 8000ab2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ab6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000aba:	6013      	str	r3, [r2, #0]

	        /* Set the Auto-reload value */
	        #if  TIM2_PRELOAD_VALUE <= MAX_TIM_PRELOAD_VALUE
	        	   TIM_2->ARR = TIM2_PRELOAD_VALUE ;
 8000abc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000ac0:	220f      	movs	r2, #15
 8000ac2:	62da      	str	r2, [r3, #44]	@ 0x2c
	              #error "TIM2_PRELOAD_VALUE out of range"
	        #endif

	        /* Generate an update event to reload the Prescaler
	         and the repetition counter(only for TIM1 and TIM5) value immediately */
	        SET_BIT(TIM_2->EGR , TIM2_TO_TIM5_EGR_UG_BIT );
 8000ac4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000ac8:	695b      	ldr	r3, [r3, #20]
 8000aca:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000ace:	f043 0301 	orr.w	r3, r3, #1
 8000ad2:	6153      	str	r3, [r2, #20]

		break ;
 8000ad4:	e07f      	b.n	8000bd6 <MTimer_voidInit+0x222>
		/******************************************************************************/
		/**                             Init TIM3                                    **/
		/******************************************************************************/

			/* Disable slave mode to clock the prescaler directly with the internal clock */
			SET_BIT(TIM_3 -> SMCR , TIM2_TO_TIM5_SMCR_MSM_BIT );
 8000ad6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8000ada:	689b      	ldr	r3, [r3, #8]
 8000adc:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8000ae0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000ae4:	6093      	str	r3, [r2, #8]

			/* Select the Direction */
            #if   TIM3_DIRECTION == UP_COUNTER
	           CLR_BIT(TIM_3->CR1 , TIM2_TO_TIM5_CR1_DIR_BIT) ;
 8000ae6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8000aea:	681b      	ldr	r3, [r3, #0]
 8000aec:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8000af0:	f023 0310 	bic.w	r3, r3, #16
 8000af4:	6013      	str	r3, [r2, #0]
            #else
                  #error "Invalid Selection of TIM3_DIRECTION"
            #endif

	        /* Edge-aligned mode */
	        CLR_BIT(TIM_3->CR1 , TIM2_TO_TIM5_CR1_CMS_BIT0) ;
 8000af6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8000afa:	681b      	ldr	r3, [r3, #0]
 8000afc:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8000b00:	f023 0320 	bic.w	r3, r3, #32
 8000b04:	6013      	str	r3, [r2, #0]
	        CLR_BIT(TIM_3->CR1 , TIM2_TO_TIM5_CR1_CMS_BIT1) ;
 8000b06:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8000b0a:	681b      	ldr	r3, [r3, #0]
 8000b0c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8000b10:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000b14:	6013      	str	r3, [r2, #0]

			/* set the timer division */
			#if   TIM3_DIVISION == tCK_INT_x_1
		      CLR_BIT(TIM_3->CR1 , TIM2_TO_TIM5_CR1_CKD_BIT0) ;
 8000b16:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8000b1a:	681b      	ldr	r3, [r3, #0]
 8000b1c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8000b20:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000b24:	6013      	str	r3, [r2, #0]
		      CLR_BIT(TIM_3->CR1 , TIM2_TO_TIM5_CR1_CKD_BIT1) ;
 8000b26:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8000b2a:	681b      	ldr	r3, [r3, #0]
 8000b2c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8000b30:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000b34:	6013      	str	r3, [r2, #0]
			      #error "Invalid Selection of TIM3_DIVISION"
			#endif

			/* set the timer prescaller */
		    #if    TIM3_PRESCALLER <= MAX_TIM_PRESCALLER
		    	   TIM_3 ->PSC = TIM3_PRESCALLER ;
 8000b36:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8000b3a:	2208      	movs	r2, #8
 8000b3c:	629a      	str	r2, [r3, #40]	@ 0x28
		    #else
		           #error "TIM3_PRESCALLER out of range"
		    #endif

		    /* Enable auto-reload preload */
			SET_BIT(TIM_3->CR1 , TIM2_TO_TIM5_CR1_ARPE_BIT) ;
 8000b3e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8000b42:	681b      	ldr	r3, [r3, #0]
 8000b44:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8000b48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b4c:	6013      	str	r3, [r2, #0]

			/* Set the Auto-reload value */
			#if  TIM3_PRELOAD_VALUE <= MAX_TIM_PRELOAD_VALUE
				   TIM_3->ARR = TIM3_PRELOAD_VALUE ;
 8000b4e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8000b52:	220f      	movs	r2, #15
 8000b54:	62da      	str	r2, [r3, #44]	@ 0x2c
			      #error "TIM3_PRELOAD_VALUE out of range"
			#endif

			/* Generate an update event to reload the Prescaler
			 and the repetition counter(only for TIM1 and TIM5) value immediately */
			SET_BIT(TIM_3->EGR , TIM2_TO_TIM5_EGR_UG_BIT );
 8000b56:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8000b5a:	695b      	ldr	r3, [r3, #20]
 8000b5c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8000b60:	f043 0301 	orr.w	r3, r3, #1
 8000b64:	6153      	str	r3, [r2, #20]

		break ;
 8000b66:	e036      	b.n	8000bd6 <MTimer_voidInit+0x222>
		/******************************************************************************/
		/**                             Init TIM4                                    **/
		/******************************************************************************/

			/* Disable slave mode to clock the prescaler directly with the internal clock */
			SET_BIT(TIM_4 -> SMCR , TIM2_TO_TIM5_SMCR_MSM_BIT );
 8000b68:	4b1e      	ldr	r3, [pc, #120]	@ (8000be4 <MTimer_voidInit+0x230>)
 8000b6a:	689b      	ldr	r3, [r3, #8]
 8000b6c:	4a1d      	ldr	r2, [pc, #116]	@ (8000be4 <MTimer_voidInit+0x230>)
 8000b6e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000b72:	6093      	str	r3, [r2, #8]

			/* Select the Direction */
			#if   TIM4_DIRECTION == UP_COUNTER
			     CLR_BIT(TIM_4->CR1 , TIM2_TO_TIM5_CR1_DIR_BIT) ;
 8000b74:	4b1b      	ldr	r3, [pc, #108]	@ (8000be4 <MTimer_voidInit+0x230>)
 8000b76:	681b      	ldr	r3, [r3, #0]
 8000b78:	4a1a      	ldr	r2, [pc, #104]	@ (8000be4 <MTimer_voidInit+0x230>)
 8000b7a:	f023 0310 	bic.w	r3, r3, #16
 8000b7e:	6013      	str	r3, [r2, #0]
			#else
			      #error "Invalid Selection of TIM4_DIRECTION"
			#endif

			/* Edge-aligned mode */
			CLR_BIT(TIM_4->CR1 , TIM2_TO_TIM5_CR1_CMS_BIT0) ;
 8000b80:	4b18      	ldr	r3, [pc, #96]	@ (8000be4 <MTimer_voidInit+0x230>)
 8000b82:	681b      	ldr	r3, [r3, #0]
 8000b84:	4a17      	ldr	r2, [pc, #92]	@ (8000be4 <MTimer_voidInit+0x230>)
 8000b86:	f023 0320 	bic.w	r3, r3, #32
 8000b8a:	6013      	str	r3, [r2, #0]
			CLR_BIT(TIM_4->CR1 , TIM2_TO_TIM5_CR1_CMS_BIT1) ;
 8000b8c:	4b15      	ldr	r3, [pc, #84]	@ (8000be4 <MTimer_voidInit+0x230>)
 8000b8e:	681b      	ldr	r3, [r3, #0]
 8000b90:	4a14      	ldr	r2, [pc, #80]	@ (8000be4 <MTimer_voidInit+0x230>)
 8000b92:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000b96:	6013      	str	r3, [r2, #0]

			/* set the timer division */
			#if   TIM4_DIVISION == tCK_INT_x_1
		      CLR_BIT(TIM_4->CR1 , TIM2_TO_TIM5_CR1_CKD_BIT0) ;
 8000b98:	4b12      	ldr	r3, [pc, #72]	@ (8000be4 <MTimer_voidInit+0x230>)
 8000b9a:	681b      	ldr	r3, [r3, #0]
 8000b9c:	4a11      	ldr	r2, [pc, #68]	@ (8000be4 <MTimer_voidInit+0x230>)
 8000b9e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000ba2:	6013      	str	r3, [r2, #0]
		      CLR_BIT(TIM_4->CR1 , TIM2_TO_TIM5_CR1_CKD_BIT1) ;
 8000ba4:	4b0f      	ldr	r3, [pc, #60]	@ (8000be4 <MTimer_voidInit+0x230>)
 8000ba6:	681b      	ldr	r3, [r3, #0]
 8000ba8:	4a0e      	ldr	r2, [pc, #56]	@ (8000be4 <MTimer_voidInit+0x230>)
 8000baa:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000bae:	6013      	str	r3, [r2, #0]
			      #error "Invalid Selection of TIM4_DIVISION"
			#endif

		    /* set the timer prescaller */
			#if    TIM4_PRESCALLER <= MAX_TIM_PRESCALLER
				   TIM_4 ->PSC = TIM4_PRESCALLER ;
 8000bb0:	4b0c      	ldr	r3, [pc, #48]	@ (8000be4 <MTimer_voidInit+0x230>)
 8000bb2:	2208      	movs	r2, #8
 8000bb4:	629a      	str	r2, [r3, #40]	@ 0x28
			#else
			       #error "TIM4_PRESCALLER out of range"
			#endif

			/* Enable auto-reload preload */
			SET_BIT(TIM_4->CR1 , TIM2_TO_TIM5_CR1_ARPE_BIT) ;
 8000bb6:	4b0b      	ldr	r3, [pc, #44]	@ (8000be4 <MTimer_voidInit+0x230>)
 8000bb8:	681b      	ldr	r3, [r3, #0]
 8000bba:	4a0a      	ldr	r2, [pc, #40]	@ (8000be4 <MTimer_voidInit+0x230>)
 8000bbc:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000bc0:	6013      	str	r3, [r2, #0]

			/* Set the Auto-reload value */
			#if  TIM4_PRELOAD_VALUE <= MAX_TIM_PRELOAD_VALUE
				   TIM_4->ARR = TIM4_PRELOAD_VALUE ;
 8000bc2:	4b08      	ldr	r3, [pc, #32]	@ (8000be4 <MTimer_voidInit+0x230>)
 8000bc4:	220f      	movs	r2, #15
 8000bc6:	62da      	str	r2, [r3, #44]	@ 0x2c
			      #error "TIM4_PRELOAD_VALUE out of range"
			#endif

		    /* Generate an update event to reload the Prescaler
		    	  and the repetition counter(only for TIM1 and TIM5) value immediately */
		    SET_BIT(TIM_4->EGR , TIM2_TO_TIM5_EGR_UG_BIT );
 8000bc8:	4b06      	ldr	r3, [pc, #24]	@ (8000be4 <MTimer_voidInit+0x230>)
 8000bca:	695b      	ldr	r3, [r3, #20]
 8000bcc:	4a05      	ldr	r2, [pc, #20]	@ (8000be4 <MTimer_voidInit+0x230>)
 8000bce:	f043 0301 	orr.w	r3, r3, #1
 8000bd2:	6153      	str	r3, [r2, #20]
		break ;
 8000bd4:	bf00      	nop
	}
}
 8000bd6:	bf00      	nop
 8000bd8:	370c      	adds	r7, #12
 8000bda:	46bd      	mov	sp, r7
 8000bdc:	bc80      	pop	{r7}
 8000bde:	4770      	bx	lr
 8000be0:	40012c00 	.word	0x40012c00
 8000be4:	40008000 	.word	0x40008000

08000be8 <MTimer_voidPWM>:

void MTimer_voidPWM (u8 A_u8TimerSelected , u8 A_u8Channel , u16 A_u16CompareValue)
{
 8000be8:	b580      	push	{r7, lr}
 8000bea:	b0b2      	sub	sp, #200	@ 0xc8
 8000bec:	af00      	add	r7, sp, #0
 8000bee:	4603      	mov	r3, r0
 8000bf0:	71fb      	strb	r3, [r7, #7]
 8000bf2:	460b      	mov	r3, r1
 8000bf4:	71bb      	strb	r3, [r7, #6]
 8000bf6:	4613      	mov	r3, r2
 8000bf8:	80bb      	strh	r3, [r7, #4]
	if (A_u8TimerSelected == TIM1_TYPE)
 8000bfa:	79fb      	ldrb	r3, [r7, #7]
 8000bfc:	2b01      	cmp	r3, #1
 8000bfe:	f040 81d0 	bne.w	8000fa2 <MTimer_voidPWM+0x3ba>
	{
		if (A_u8Channel == TIM_CHANNEL_1)
 8000c02:	79bb      	ldrb	r3, [r7, #6]
 8000c04:	2b01      	cmp	r3, #1
 8000c06:	d178      	bne.n	8000cfa <MTimer_voidPWM+0x112>
		{
			if (channel1_set==0)
 8000c08:	4b7a      	ldr	r3, [pc, #488]	@ (8000df4 <MTimer_voidPWM+0x20c>)
 8000c0a:	781b      	ldrb	r3, [r3, #0]
 8000c0c:	2b00      	cmp	r3, #0
 8000c0e:	d107      	bne.n	8000c20 <MTimer_voidPWM+0x38>
			{
				GPIO_voidSetPinMode(GPIO_PORTA,GPIO_PIN8,GPIO_OUTPUT_10M_AF_PP);
 8000c10:	2209      	movs	r2, #9
 8000c12:	2108      	movs	r1, #8
 8000c14:	2001      	movs	r0, #1
 8000c16:	f7ff faab 	bl	8000170 <GPIO_voidSetPinMode>
				channel1_set=1;
 8000c1a:	4b76      	ldr	r3, [pc, #472]	@ (8000df4 <MTimer_voidPWM+0x20c>)
 8000c1c:	2201      	movs	r2, #1
 8000c1e:	701a      	strb	r2, [r3, #0]
			}

			u32 L_u32TempCCMRX = 0 ;
 8000c20:	2300      	movs	r3, #0
 8000c22:	613b      	str	r3, [r7, #16]
			u32 L_u32TempCCER  = 0 ;
 8000c24:	2300      	movs	r3, #0
 8000c26:	60fb      	str	r3, [r7, #12]
		    u32 L_u32TempCR2   = 0 ;
 8000c28:	2300      	movs	r3, #0
 8000c2a:	60bb      	str	r3, [r7, #8]

			/* Disable the Channel 1: Reset the CC1E Bit */
			CLR_BIT(TIM_1->CCER , TIM1_CCER_CC1E_BIT) ;
 8000c2c:	4b72      	ldr	r3, [pc, #456]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000c2e:	6a1b      	ldr	r3, [r3, #32]
 8000c30:	4a71      	ldr	r2, [pc, #452]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000c32:	f023 0301 	bic.w	r3, r3, #1
 8000c36:	6213      	str	r3, [r2, #32]

			/* Get the TIM CCER register value */
			L_u32TempCCMRX = TIM_1->CCER;
 8000c38:	4b6f      	ldr	r3, [pc, #444]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000c3a:	6a1b      	ldr	r3, [r3, #32]
 8000c3c:	613b      	str	r3, [r7, #16]
			/* Get the TIM CR2 register value */
			L_u32TempCR2 = TIM_1->CR2;
 8000c3e:	4b6e      	ldr	r3, [pc, #440]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000c40:	685b      	ldr	r3, [r3, #4]
 8000c42:	60bb      	str	r3, [r7, #8]

			/* Get the TIM CCMR1 register value */
			L_u32TempCCMRX = TIM_1->CCMR1;
 8000c44:	4b6c      	ldr	r3, [pc, #432]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000c46:	699b      	ldr	r3, [r3, #24]
 8000c48:	613b      	str	r3, [r7, #16]

			/* Reset the Output Compare Mode Bits */
			CLR_BIT(L_u32TempCCMRX , TIM1_CCMR1_OC1M_BIT0) ;
 8000c4a:	693b      	ldr	r3, [r7, #16]
 8000c4c:	f023 0310 	bic.w	r3, r3, #16
 8000c50:	613b      	str	r3, [r7, #16]
			CLR_BIT(L_u32TempCCMRX , TIM1_CCMR1_OC1M_BIT1) ;
 8000c52:	693b      	ldr	r3, [r7, #16]
 8000c54:	f023 0320 	bic.w	r3, r3, #32
 8000c58:	613b      	str	r3, [r7, #16]
			CLR_BIT(L_u32TempCCMRX , TIM1_CCMR1_OC1M_BIT2) ;
 8000c5a:	693b      	ldr	r3, [r7, #16]
 8000c5c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000c60:	613b      	str	r3, [r7, #16]
			CLR_BIT(L_u32TempCCMRX , TIM1_CCMR1_CC1S_BIT0) ;
 8000c62:	693b      	ldr	r3, [r7, #16]
 8000c64:	f023 0301 	bic.w	r3, r3, #1
 8000c68:	613b      	str	r3, [r7, #16]
			CLR_BIT(L_u32TempCCMRX , TIM1_CCMR1_CC1S_BIT1) ;
 8000c6a:	693b      	ldr	r3, [r7, #16]
 8000c6c:	f023 0302 	bic.w	r3, r3, #2
 8000c70:	613b      	str	r3, [r7, #16]
			/* Select the Output Compare Mode1 */
			L_u32TempCCMRX |= (TIM_PWM_MODE1 << 4U) ;
 8000c72:	693b      	ldr	r3, [r7, #16]
 8000c74:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000c78:	613b      	str	r3, [r7, #16]

			/* Set the Output Compare Polarity as active high */
			CLR_BIT(L_u32TempCCER , TIM1_CCER_CC1P_BIT);
 8000c7a:	68fb      	ldr	r3, [r7, #12]
 8000c7c:	f023 0302 	bic.w	r3, r3, #2
 8000c80:	60fb      	str	r3, [r7, #12]

			/* Set the Output N Polarity as active high */
			CLR_BIT(L_u32TempCCER , TIM1_CCER_CC1NP_BIT) ;
 8000c82:	68fb      	ldr	r3, [r7, #12]
 8000c84:	f023 0308 	bic.w	r3, r3, #8
 8000c88:	60fb      	str	r3, [r7, #12]
			/* Reset the Output N State */
			CLR_BIT(L_u32TempCCER , TIM1_CCER_CC1NE_BIT) ;
 8000c8a:	68fb      	ldr	r3, [r7, #12]
 8000c8c:	f023 0304 	bic.w	r3, r3, #4
 8000c90:	60fb      	str	r3, [r7, #12]

			/* Reset the Output Compare and Output Compare N IDLE State */
			CLR_BIT(L_u32TempCR2 , TIM1_CR2_OIS1N_BIT) ;
 8000c92:	68bb      	ldr	r3, [r7, #8]
 8000c94:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000c98:	60bb      	str	r3, [r7, #8]
			CLR_BIT(L_u32TempCR2 , TIM1_CR2_OIS1N_BIT) ;
 8000c9a:	68bb      	ldr	r3, [r7, #8]
 8000c9c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000ca0:	60bb      	str	r3, [r7, #8]

			/* Write to TIM CR2 */
			TIM_1->CR2 = L_u32TempCR2;
 8000ca2:	4a55      	ldr	r2, [pc, #340]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000ca4:	68bb      	ldr	r3, [r7, #8]
 8000ca6:	6053      	str	r3, [r2, #4]

			/* Write to TIM CCMR1 */
			TIM_1->CCMR1 = L_u32TempCCMRX;
 8000ca8:	4a53      	ldr	r2, [pc, #332]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000caa:	693b      	ldr	r3, [r7, #16]
 8000cac:	6193      	str	r3, [r2, #24]

			/* Set the Capture Compare Register value */
			TIM_1->CCR1 = A_u16CompareValue ;
 8000cae:	4a52      	ldr	r2, [pc, #328]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000cb0:	88bb      	ldrh	r3, [r7, #4]
 8000cb2:	6353      	str	r3, [r2, #52]	@ 0x34

			/* Write to TIM CCER */
			TIM_1->CCER = L_u32TempCCER;
 8000cb4:	4a50      	ldr	r2, [pc, #320]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000cb6:	68fb      	ldr	r3, [r7, #12]
 8000cb8:	6213      	str	r3, [r2, #32]

			/* Set the Preload enable bit for channel1 */
			SET_BIT (TIM_1->CCMR1 , TIM1_CCMR1_OC1PE_BIT);
 8000cba:	4b4f      	ldr	r3, [pc, #316]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000cbc:	699b      	ldr	r3, [r3, #24]
 8000cbe:	4a4e      	ldr	r2, [pc, #312]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000cc0:	f043 0308 	orr.w	r3, r3, #8
 8000cc4:	6193      	str	r3, [r2, #24]

			/* Configure the Output Fast mode */
			SET_BIT (TIM_1->CCMR1 , TIM1_CCMR1_OC1FE_BIT) ;
 8000cc6:	4b4c      	ldr	r3, [pc, #304]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000cc8:	699b      	ldr	r3, [r3, #24]
 8000cca:	4a4b      	ldr	r2, [pc, #300]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000ccc:	f043 0304 	orr.w	r3, r3, #4
 8000cd0:	6193      	str	r3, [r2, #24]

			/* Enable the Capture compare channel */
			SET_BIT(TIM_1-> CCER , TIM1_CCER_CC1E_BIT) ;
 8000cd2:	4b49      	ldr	r3, [pc, #292]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000cd4:	6a1b      	ldr	r3, [r3, #32]
 8000cd6:	4a48      	ldr	r2, [pc, #288]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000cd8:	f043 0301 	orr.w	r3, r3, #1
 8000cdc:	6213      	str	r3, [r2, #32]

			/* Enable the main output */
			SET_BIT(TIM_1 ->BDTR , TIM1_BDTR_MOE_BIT ) ;
 8000cde:	4b46      	ldr	r3, [pc, #280]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000ce0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ce2:	4a45      	ldr	r2, [pc, #276]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000ce4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000ce8:	6453      	str	r3, [r2, #68]	@ 0x44

			/* Enable the timer */
			SET_BIT(TIM_1 -> CR1 , TIM1_CR1_CEN_BIT) ;
 8000cea:	4b43      	ldr	r3, [pc, #268]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000cec:	681b      	ldr	r3, [r3, #0]
 8000cee:	4a42      	ldr	r2, [pc, #264]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000cf0:	f043 0301 	orr.w	r3, r3, #1
 8000cf4:	6013      	str	r3, [r2, #0]
	}
	else
	{
		// error type of A_u8TimerSelected
	}
}
 8000cf6:	f000 be96 	b.w	8001a26 <MTimer_voidPWM+0xe3e>
		else if (A_u8Channel == TIM_CHANNEL_2)
 8000cfa:	79bb      	ldrb	r3, [r7, #6]
 8000cfc:	2b02      	cmp	r3, #2
 8000cfe:	d17f      	bne.n	8000e00 <MTimer_voidPWM+0x218>
			if (channel2_set==0)
 8000d00:	4b3e      	ldr	r3, [pc, #248]	@ (8000dfc <MTimer_voidPWM+0x214>)
 8000d02:	781b      	ldrb	r3, [r3, #0]
 8000d04:	2b00      	cmp	r3, #0
 8000d06:	d107      	bne.n	8000d18 <MTimer_voidPWM+0x130>
					GPIO_voidSetPinMode(GPIO_PORTA,GPIO_PIN9,GPIO_OUTPUT_10M_AF_PP);
 8000d08:	2209      	movs	r2, #9
 8000d0a:	2109      	movs	r1, #9
 8000d0c:	2001      	movs	r0, #1
 8000d0e:	f7ff fa2f 	bl	8000170 <GPIO_voidSetPinMode>
					channel2_set=1;
 8000d12:	4b3a      	ldr	r3, [pc, #232]	@ (8000dfc <MTimer_voidPWM+0x214>)
 8000d14:	2201      	movs	r2, #1
 8000d16:	701a      	strb	r2, [r3, #0]
			u32 L_u32TempCCMRX = 0 ;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	61fb      	str	r3, [r7, #28]
			u32 L_u32TempCCER  = 0 ;
 8000d1c:	2300      	movs	r3, #0
 8000d1e:	61bb      	str	r3, [r7, #24]
		    u32 L_u32TempCR2   = 0 ;
 8000d20:	2300      	movs	r3, #0
 8000d22:	617b      	str	r3, [r7, #20]
		    CLR_BIT(TIM_1->CCER , TIM1_CCER_CC2E_BIT);
 8000d24:	4b34      	ldr	r3, [pc, #208]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000d26:	6a1b      	ldr	r3, [r3, #32]
 8000d28:	4a33      	ldr	r2, [pc, #204]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000d2a:	f023 0310 	bic.w	r3, r3, #16
 8000d2e:	6213      	str	r3, [r2, #32]
		    L_u32TempCCER = TIM_1->CCER;
 8000d30:	4b31      	ldr	r3, [pc, #196]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000d32:	6a1b      	ldr	r3, [r3, #32]
 8000d34:	61bb      	str	r3, [r7, #24]
		    L_u32TempCR2 = TIM_1->CR2;
 8000d36:	4b30      	ldr	r3, [pc, #192]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000d38:	685b      	ldr	r3, [r3, #4]
 8000d3a:	617b      	str	r3, [r7, #20]
		    L_u32TempCCMRX = TIM_1->CCMR1;
 8000d3c:	4b2e      	ldr	r3, [pc, #184]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000d3e:	699b      	ldr	r3, [r3, #24]
 8000d40:	61fb      	str	r3, [r7, #28]
		    CLR_BIT(L_u32TempCCMRX , TIM1_CCMR1_OC2M_BIT0);
 8000d42:	69fb      	ldr	r3, [r7, #28]
 8000d44:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000d48:	61fb      	str	r3, [r7, #28]
		    CLR_BIT(L_u32TempCCMRX , TIM1_CCMR1_OC2M_BIT1);
 8000d4a:	69fb      	ldr	r3, [r7, #28]
 8000d4c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000d50:	61fb      	str	r3, [r7, #28]
		    CLR_BIT(L_u32TempCCMRX , TIM1_CCMR1_CC2S_BIT0);
 8000d52:	69fb      	ldr	r3, [r7, #28]
 8000d54:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000d58:	61fb      	str	r3, [r7, #28]
		    CLR_BIT(L_u32TempCCMRX , TIM1_CCMR1_CC2S_BIT1);
 8000d5a:	69fb      	ldr	r3, [r7, #28]
 8000d5c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000d60:	61fb      	str	r3, [r7, #28]
		    L_u32TempCCMRX |= (TIM_PWM_MODE1 << 12U) ;
 8000d62:	69fb      	ldr	r3, [r7, #28]
 8000d64:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8000d68:	61fb      	str	r3, [r7, #28]
		    CLR_BIT(L_u32TempCCER , TIM1_CCER_CC2P_BIT);
 8000d6a:	69bb      	ldr	r3, [r7, #24]
 8000d6c:	f023 0320 	bic.w	r3, r3, #32
 8000d70:	61bb      	str	r3, [r7, #24]
		    CLR_BIT(L_u32TempCCER , TIM1_CCER_CC2NP_BIT) ;
 8000d72:	69bb      	ldr	r3, [r7, #24]
 8000d74:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000d78:	61bb      	str	r3, [r7, #24]
		    CLR_BIT(L_u32TempCCER , TIM1_CCER_CC2NP_BIT) ;
 8000d7a:	69bb      	ldr	r3, [r7, #24]
 8000d7c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000d80:	61bb      	str	r3, [r7, #24]
		    CLR_BIT(L_u32TempCCER , TIM1_CCER_CC2NE_BIT);
 8000d82:	69bb      	ldr	r3, [r7, #24]
 8000d84:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000d88:	61bb      	str	r3, [r7, #24]
		    CLR_BIT(L_u32TempCR2 , TIM1_CR2_OIS2_BIT);
 8000d8a:	697b      	ldr	r3, [r7, #20]
 8000d8c:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000d90:	617b      	str	r3, [r7, #20]
		    CLR_BIT(L_u32TempCR2 , TIM1_CR2_OIS2N_BIT);
 8000d92:	697b      	ldr	r3, [r7, #20]
 8000d94:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000d98:	617b      	str	r3, [r7, #20]
		    TIM_1->CR2 = L_u32TempCR2;
 8000d9a:	4a17      	ldr	r2, [pc, #92]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000d9c:	697b      	ldr	r3, [r7, #20]
 8000d9e:	6053      	str	r3, [r2, #4]
		    TIM_1->CCMR1 = L_u32TempCCMRX;
 8000da0:	4a15      	ldr	r2, [pc, #84]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000da2:	69fb      	ldr	r3, [r7, #28]
 8000da4:	6193      	str	r3, [r2, #24]
		    TIM_1->CCR2 = A_u16CompareValue;
 8000da6:	4a14      	ldr	r2, [pc, #80]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000da8:	88bb      	ldrh	r3, [r7, #4]
 8000daa:	6393      	str	r3, [r2, #56]	@ 0x38
		    TIM_1->CCER = L_u32TempCCER;
 8000dac:	4a12      	ldr	r2, [pc, #72]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000dae:	69bb      	ldr	r3, [r7, #24]
 8000db0:	6213      	str	r3, [r2, #32]
		    SET_BIT (TIM_1->CCMR1 , TIM1_CCMR1_OC2PE_BIT);
 8000db2:	4b11      	ldr	r3, [pc, #68]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000db4:	699b      	ldr	r3, [r3, #24]
 8000db6:	4a10      	ldr	r2, [pc, #64]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000db8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000dbc:	6193      	str	r3, [r2, #24]
		    SET_BIT (TIM_1->CCMR1 , TIM1_CCMR1_OC2FE_BIT) ;
 8000dbe:	4b0e      	ldr	r3, [pc, #56]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000dc0:	699b      	ldr	r3, [r3, #24]
 8000dc2:	4a0d      	ldr	r2, [pc, #52]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000dc4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000dc8:	6193      	str	r3, [r2, #24]
		    SET_BIT(TIM_1-> CCER , TIM1_CCER_CC2E_BIT) ;
 8000dca:	4b0b      	ldr	r3, [pc, #44]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000dcc:	6a1b      	ldr	r3, [r3, #32]
 8000dce:	4a0a      	ldr	r2, [pc, #40]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000dd0:	f043 0310 	orr.w	r3, r3, #16
 8000dd4:	6213      	str	r3, [r2, #32]
		    SET_BIT(TIM_1 ->BDTR , TIM1_BDTR_MOE_BIT ) ;
 8000dd6:	4b08      	ldr	r3, [pc, #32]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000dd8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000dda:	4a07      	ldr	r2, [pc, #28]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000ddc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000de0:	6453      	str	r3, [r2, #68]	@ 0x44
		    SET_BIT(TIM_1 -> CR1 , TIM1_CR1_CEN_BIT) ;
 8000de2:	4b05      	ldr	r3, [pc, #20]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000de4:	681b      	ldr	r3, [r3, #0]
 8000de6:	4a04      	ldr	r2, [pc, #16]	@ (8000df8 <MTimer_voidPWM+0x210>)
 8000de8:	f043 0301 	orr.w	r3, r3, #1
 8000dec:	6013      	str	r3, [r2, #0]
}
 8000dee:	f000 be1a 	b.w	8001a26 <MTimer_voidPWM+0xe3e>
 8000df2:	bf00      	nop
 8000df4:	200000f5 	.word	0x200000f5
 8000df8:	40012c00 	.word	0x40012c00
 8000dfc:	200000f6 	.word	0x200000f6
		else if (A_u8Channel == TIM_CHANNEL_3)
 8000e00:	79bb      	ldrb	r3, [r7, #6]
 8000e02:	2b03      	cmp	r3, #3
 8000e04:	d16c      	bne.n	8000ee0 <MTimer_voidPWM+0x2f8>
			u32 L_u32TempCCMRX = 0 ;
 8000e06:	2300      	movs	r3, #0
 8000e08:	62bb      	str	r3, [r7, #40]	@ 0x28
			u32 L_u32TempCCER  = 0 ;
 8000e0a:	2300      	movs	r3, #0
 8000e0c:	627b      	str	r3, [r7, #36]	@ 0x24
			u32 L_u32TempCR2   = 0 ;
 8000e0e:	2300      	movs	r3, #0
 8000e10:	623b      	str	r3, [r7, #32]
			CLR_BIT(TIM_1->CCER , TIM1_CCER_CC3E_BIT);
 8000e12:	4b9b      	ldr	r3, [pc, #620]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000e14:	6a1b      	ldr	r3, [r3, #32]
 8000e16:	4a9a      	ldr	r2, [pc, #616]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000e18:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000e1c:	6213      	str	r3, [r2, #32]
			L_u32TempCCER = TIM_1->CCER;
 8000e1e:	4b98      	ldr	r3, [pc, #608]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000e20:	6a1b      	ldr	r3, [r3, #32]
 8000e22:	627b      	str	r3, [r7, #36]	@ 0x24
			L_u32TempCR2 = TIM_1->CR2;
 8000e24:	4b96      	ldr	r3, [pc, #600]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000e26:	685b      	ldr	r3, [r3, #4]
 8000e28:	623b      	str	r3, [r7, #32]
			L_u32TempCCMRX = TIM_1->CCMR2;
 8000e2a:	4b95      	ldr	r3, [pc, #596]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000e2c:	69db      	ldr	r3, [r3, #28]
 8000e2e:	62bb      	str	r3, [r7, #40]	@ 0x28
			CLR_BIT(L_u32TempCCMRX , TIM1_CCMR2_OC3M_BIT0);
 8000e30:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e32:	f023 0310 	bic.w	r3, r3, #16
 8000e36:	62bb      	str	r3, [r7, #40]	@ 0x28
			CLR_BIT(L_u32TempCCMRX , TIM1_CCMR2_OC3M_BIT1);
 8000e38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e3a:	f023 0320 	bic.w	r3, r3, #32
 8000e3e:	62bb      	str	r3, [r7, #40]	@ 0x28
			CLR_BIT(L_u32TempCCMRX , TIM1_CCMR2_CC3S_BIT0);
 8000e40:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e42:	f023 0301 	bic.w	r3, r3, #1
 8000e46:	62bb      	str	r3, [r7, #40]	@ 0x28
			CLR_BIT(L_u32TempCCMRX , TIM1_CCMR2_CC3S_BIT1);
 8000e48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e4a:	f023 0302 	bic.w	r3, r3, #2
 8000e4e:	62bb      	str	r3, [r7, #40]	@ 0x28
			L_u32TempCCMRX |= (TIM_PWM_MODE1 << 4U);
 8000e50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e52:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8000e56:	62bb      	str	r3, [r7, #40]	@ 0x28
			CLR_BIT(L_u32TempCCER , TIM1_CCER_CC3P_BIT);
 8000e58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e5a:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000e5e:	627b      	str	r3, [r7, #36]	@ 0x24
			CLR_BIT(L_u32TempCCER , TIM1_CCER_CC3NP_BIT) ;
 8000e60:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e62:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000e66:	627b      	str	r3, [r7, #36]	@ 0x24
			CLR_BIT(L_u32TempCCER , TIM1_CCER_CC3NP_BIT) ;
 8000e68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e6a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8000e6e:	627b      	str	r3, [r7, #36]	@ 0x24
			CLR_BIT(L_u32TempCCER , TIM1_CCER_CC3NE_BIT);
 8000e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e72:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8000e76:	627b      	str	r3, [r7, #36]	@ 0x24
			CLR_BIT(L_u32TempCR2 , TIM1_CR2_OIS3_BIT);
 8000e78:	6a3b      	ldr	r3, [r7, #32]
 8000e7a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000e7e:	623b      	str	r3, [r7, #32]
			CLR_BIT(L_u32TempCR2 , TIM1_CR2_OIS3N_BIT);
 8000e80:	6a3b      	ldr	r3, [r7, #32]
 8000e82:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000e86:	623b      	str	r3, [r7, #32]
			TIM_1->CR2 = L_u32TempCR2;
 8000e88:	4a7d      	ldr	r2, [pc, #500]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000e8a:	6a3b      	ldr	r3, [r7, #32]
 8000e8c:	6053      	str	r3, [r2, #4]
			TIM_1->CCMR2 = L_u32TempCCMRX;
 8000e8e:	4a7c      	ldr	r2, [pc, #496]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000e90:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000e92:	61d3      	str	r3, [r2, #28]
			TIM_1->CCR3 = A_u16CompareValue;
 8000e94:	4a7a      	ldr	r2, [pc, #488]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000e96:	88bb      	ldrh	r3, [r7, #4]
 8000e98:	63d3      	str	r3, [r2, #60]	@ 0x3c
			TIM_1->CCER = L_u32TempCCER;
 8000e9a:	4a79      	ldr	r2, [pc, #484]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000e9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000e9e:	6213      	str	r3, [r2, #32]
		    SET_BIT (TIM_1->CCMR2 , TIM1_CCMR2_OC3PE_BIT);
 8000ea0:	4b77      	ldr	r3, [pc, #476]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000ea2:	69db      	ldr	r3, [r3, #28]
 8000ea4:	4a76      	ldr	r2, [pc, #472]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000ea6:	f043 0308 	orr.w	r3, r3, #8
 8000eaa:	61d3      	str	r3, [r2, #28]
		    SET_BIT (TIM_1->CCMR2 , TIM1_CCMR2_OC3FE_BIT) ;
 8000eac:	4b74      	ldr	r3, [pc, #464]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000eae:	69db      	ldr	r3, [r3, #28]
 8000eb0:	4a73      	ldr	r2, [pc, #460]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000eb2:	f043 0304 	orr.w	r3, r3, #4
 8000eb6:	61d3      	str	r3, [r2, #28]
		    SET_BIT(TIM_1-> CCER , TIM1_CCER_CC3E_BIT) ;
 8000eb8:	4b71      	ldr	r3, [pc, #452]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000eba:	6a1b      	ldr	r3, [r3, #32]
 8000ebc:	4a70      	ldr	r2, [pc, #448]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000ebe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000ec2:	6213      	str	r3, [r2, #32]
		    SET_BIT(TIM_1 ->BDTR , TIM1_BDTR_MOE_BIT ) ;
 8000ec4:	4b6e      	ldr	r3, [pc, #440]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000ec6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000ec8:	4a6d      	ldr	r2, [pc, #436]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000eca:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000ece:	6453      	str	r3, [r2, #68]	@ 0x44
		    SET_BIT(TIM_1 -> CR1 , TIM1_CR1_CEN_BIT) ;
 8000ed0:	4b6b      	ldr	r3, [pc, #428]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000ed2:	681b      	ldr	r3, [r3, #0]
 8000ed4:	4a6a      	ldr	r2, [pc, #424]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000ed6:	f043 0301 	orr.w	r3, r3, #1
 8000eda:	6013      	str	r3, [r2, #0]
}
 8000edc:	f000 bda3 	b.w	8001a26 <MTimer_voidPWM+0xe3e>
		else if (A_u8Channel == TIM_CHANNEL_4)
 8000ee0:	79bb      	ldrb	r3, [r7, #6]
 8000ee2:	2b04      	cmp	r3, #4
 8000ee4:	f040 859f 	bne.w	8001a26 <MTimer_voidPWM+0xe3e>
			u32 L_u32TempCCMRX = 0 ;
 8000ee8:	2300      	movs	r3, #0
 8000eea:	637b      	str	r3, [r7, #52]	@ 0x34
			u32 L_u32TempCCER  = 0 ;
 8000eec:	2300      	movs	r3, #0
 8000eee:	633b      	str	r3, [r7, #48]	@ 0x30
			u32 L_u32TempCR2   = 0 ;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	62fb      	str	r3, [r7, #44]	@ 0x2c
			CLR_BIT(TIM_1->CCER , TIM1_CCER_CC4E_BIT);
 8000ef4:	4b62      	ldr	r3, [pc, #392]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000ef6:	6a1b      	ldr	r3, [r3, #32]
 8000ef8:	4a61      	ldr	r2, [pc, #388]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000efa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000efe:	6213      	str	r3, [r2, #32]
			L_u32TempCCER = TIM_1->CCER;
 8000f00:	4b5f      	ldr	r3, [pc, #380]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000f02:	6a1b      	ldr	r3, [r3, #32]
 8000f04:	633b      	str	r3, [r7, #48]	@ 0x30
			L_u32TempCR2 = TIM_1->CR2;
 8000f06:	4b5e      	ldr	r3, [pc, #376]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	62fb      	str	r3, [r7, #44]	@ 0x2c
			L_u32TempCCMRX = TIM_1->CCMR2;
 8000f0c:	4b5c      	ldr	r3, [pc, #368]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000f0e:	69db      	ldr	r3, [r3, #28]
 8000f10:	637b      	str	r3, [r7, #52]	@ 0x34
			CLR_BIT(L_u32TempCCMRX , TIM1_CCMR1_OC2M_BIT0);
 8000f12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f14:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8000f18:	637b      	str	r3, [r7, #52]	@ 0x34
			CLR_BIT(L_u32TempCCMRX , TIM1_CCMR1_OC2M_BIT1);
 8000f1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f1c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000f20:	637b      	str	r3, [r7, #52]	@ 0x34
			CLR_BIT(L_u32TempCCMRX , TIM1_CCMR1_CC2S_BIT0);
 8000f22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f24:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000f28:	637b      	str	r3, [r7, #52]	@ 0x34
			CLR_BIT(L_u32TempCCMRX , TIM1_CCMR1_CC2S_BIT1);
 8000f2a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f2c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8000f30:	637b      	str	r3, [r7, #52]	@ 0x34
			L_u32TempCCMRX |= (TIM_PWM_MODE1 << 12U) ;
 8000f32:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f34:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8000f38:	637b      	str	r3, [r7, #52]	@ 0x34
			CLR_BIT(L_u32TempCCER , TIM1_CCER_CC4P_BIT);
 8000f3a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f3c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8000f40:	633b      	str	r3, [r7, #48]	@ 0x30
			CLR_BIT(L_u32TempCR2 , TIM1_CR2_OIS4_BIT);
 8000f42:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f44:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8000f48:	62fb      	str	r3, [r7, #44]	@ 0x2c
			TIM_1->CR2 = L_u32TempCR2;
 8000f4a:	4a4d      	ldr	r2, [pc, #308]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000f4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000f4e:	6053      	str	r3, [r2, #4]
			TIM_1->CCMR2 = L_u32TempCCMRX;
 8000f50:	4a4b      	ldr	r2, [pc, #300]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000f52:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8000f54:	61d3      	str	r3, [r2, #28]
			TIM_1->CCR4 = A_u16CompareValue;
 8000f56:	4a4a      	ldr	r2, [pc, #296]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000f58:	88bb      	ldrh	r3, [r7, #4]
 8000f5a:	6413      	str	r3, [r2, #64]	@ 0x40
			TIM_1->CCER = L_u32TempCCER;
 8000f5c:	4a48      	ldr	r2, [pc, #288]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000f5e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f60:	6213      	str	r3, [r2, #32]
			SET_BIT (TIM_1->CCMR2 , TIM1_CCMR2_OC4PE_BIT);
 8000f62:	4b47      	ldr	r3, [pc, #284]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000f64:	69db      	ldr	r3, [r3, #28]
 8000f66:	4a46      	ldr	r2, [pc, #280]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000f68:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8000f6c:	61d3      	str	r3, [r2, #28]
			SET_BIT (TIM_1->CCMR2 , TIM1_CCMR2_OC4FE_BIT) ;
 8000f6e:	4b44      	ldr	r3, [pc, #272]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000f70:	69db      	ldr	r3, [r3, #28]
 8000f72:	4a43      	ldr	r2, [pc, #268]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000f74:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8000f78:	61d3      	str	r3, [r2, #28]
			SET_BIT(TIM_1-> CCER , TIM1_CCER_CC4E_BIT) ;
 8000f7a:	4b41      	ldr	r3, [pc, #260]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000f7c:	6a1b      	ldr	r3, [r3, #32]
 8000f7e:	4a40      	ldr	r2, [pc, #256]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000f80:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8000f84:	6213      	str	r3, [r2, #32]
			SET_BIT(TIM_1 ->BDTR , TIM1_BDTR_MOE_BIT ) ;
 8000f86:	4b3e      	ldr	r3, [pc, #248]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000f88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8000f8a:	4a3d      	ldr	r2, [pc, #244]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000f8c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000f90:	6453      	str	r3, [r2, #68]	@ 0x44
			SET_BIT(TIM_1 -> CR1 , TIM1_CR1_CEN_BIT) ;
 8000f92:	4b3b      	ldr	r3, [pc, #236]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000f94:	681b      	ldr	r3, [r3, #0]
 8000f96:	4a3a      	ldr	r2, [pc, #232]	@ (8001080 <MTimer_voidPWM+0x498>)
 8000f98:	f043 0301 	orr.w	r3, r3, #1
 8000f9c:	6013      	str	r3, [r2, #0]
}
 8000f9e:	f000 bd42 	b.w	8001a26 <MTimer_voidPWM+0xe3e>
	else if (A_u8TimerSelected == TIM2_TYPE)
 8000fa2:	79fb      	ldrb	r3, [r7, #7]
 8000fa4:	2b02      	cmp	r3, #2
 8000fa6:	f040 81a9 	bne.w	80012fc <MTimer_voidPWM+0x714>
		if (A_u8Channel == TIM_CHANNEL_1)
 8000faa:	79bb      	ldrb	r3, [r7, #6]
 8000fac:	2b01      	cmp	r3, #1
 8000fae:	d169      	bne.n	8001084 <MTimer_voidPWM+0x49c>
			u32 L_u32TempCCMRX = 0 ;
 8000fb0:	2300      	movs	r3, #0
 8000fb2:	643b      	str	r3, [r7, #64]	@ 0x40
			u32 L_u32TempCCER  = 0 ;
 8000fb4:	2300      	movs	r3, #0
 8000fb6:	63fb      	str	r3, [r7, #60]	@ 0x3c
			u32 L_u32TempCR2   = 0 ;
 8000fb8:	2300      	movs	r3, #0
 8000fba:	63bb      	str	r3, [r7, #56]	@ 0x38
			CLR_BIT(TIM_2->CCER , TIM2_TO_TIM5_CCER_CC1E_BIT) ;
 8000fbc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000fc0:	6a1b      	ldr	r3, [r3, #32]
 8000fc2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000fc6:	f023 0301 	bic.w	r3, r3, #1
 8000fca:	6213      	str	r3, [r2, #32]
			L_u32TempCCMRX = TIM_2->CCER;
 8000fcc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000fd0:	6a1b      	ldr	r3, [r3, #32]
 8000fd2:	643b      	str	r3, [r7, #64]	@ 0x40
			L_u32TempCR2 = TIM_2->CR2;
 8000fd4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000fd8:	685b      	ldr	r3, [r3, #4]
 8000fda:	63bb      	str	r3, [r7, #56]	@ 0x38
			L_u32TempCCMRX = TIM_2->CCMR1;
 8000fdc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8000fe0:	699b      	ldr	r3, [r3, #24]
 8000fe2:	643b      	str	r3, [r7, #64]	@ 0x40
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_OC1M_BIT0) ;
 8000fe4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000fe6:	f023 0310 	bic.w	r3, r3, #16
 8000fea:	643b      	str	r3, [r7, #64]	@ 0x40
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_OC1M_BIT1) ;
 8000fec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000fee:	f023 0320 	bic.w	r3, r3, #32
 8000ff2:	643b      	str	r3, [r7, #64]	@ 0x40
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_OC1M_BIT2) ;
 8000ff4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000ff6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8000ffa:	643b      	str	r3, [r7, #64]	@ 0x40
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_CC1S_BIT0) ;
 8000ffc:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8000ffe:	f023 0301 	bic.w	r3, r3, #1
 8001002:	643b      	str	r3, [r7, #64]	@ 0x40
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_CC1S_BIT1) ;
 8001004:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001006:	f023 0302 	bic.w	r3, r3, #2
 800100a:	643b      	str	r3, [r7, #64]	@ 0x40
			L_u32TempCCMRX |= (TIM_PWM_MODE1 << 4U) ;
 800100c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800100e:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 8001012:	643b      	str	r3, [r7, #64]	@ 0x40
			CLR_BIT(L_u32TempCCER , TIM2_TO_TIM5_CCER_CC1P_BIT);
 8001014:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8001016:	f023 0302 	bic.w	r3, r3, #2
 800101a:	63fb      	str	r3, [r7, #60]	@ 0x3c
			TIM_2->CR2 = L_u32TempCR2;
 800101c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001020:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8001022:	6053      	str	r3, [r2, #4]
			TIM_2->CCMR1 = L_u32TempCCMRX;
 8001024:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001028:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800102a:	6193      	str	r3, [r2, #24]
			TIM_2->CCR1 = A_u16CompareValue;
 800102c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001030:	88bb      	ldrh	r3, [r7, #4]
 8001032:	6353      	str	r3, [r2, #52]	@ 0x34
			TIM_2->CCER = L_u32TempCCER;
 8001034:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001038:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800103a:	6213      	str	r3, [r2, #32]
			SET_BIT (TIM_2->CCMR1 , TIM2_TO_TIM5_CCMR1_OC1PE_BIT);
 800103c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001040:	699b      	ldr	r3, [r3, #24]
 8001042:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001046:	f043 0308 	orr.w	r3, r3, #8
 800104a:	6193      	str	r3, [r2, #24]
			SET_BIT (TIM_2->CCMR1 , TIM2_TO_TIM5_CCMR1_OC1FE_BIT) ;
 800104c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001050:	699b      	ldr	r3, [r3, #24]
 8001052:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001056:	f043 0304 	orr.w	r3, r3, #4
 800105a:	6193      	str	r3, [r2, #24]
			SET_BIT(TIM_2-> CCER , TIM2_TO_TIM5_CCER_CC1E_BIT) ;
 800105c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001060:	6a1b      	ldr	r3, [r3, #32]
 8001062:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001066:	f043 0301 	orr.w	r3, r3, #1
 800106a:	6213      	str	r3, [r2, #32]
			SET_BIT(TIM_2 -> CR1 , TIM2_TO_TIM5_CR1_CEN_BIT) ;
 800106c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001070:	681b      	ldr	r3, [r3, #0]
 8001072:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001076:	f043 0301 	orr.w	r3, r3, #1
 800107a:	6013      	str	r3, [r2, #0]
}
 800107c:	f000 bcd3 	b.w	8001a26 <MTimer_voidPWM+0xe3e>
 8001080:	40012c00 	.word	0x40012c00
		else if (A_u8Channel == TIM_CHANNEL_2)
 8001084:	79bb      	ldrb	r3, [r7, #6]
 8001086:	2b02      	cmp	r3, #2
 8001088:	d167      	bne.n	800115a <MTimer_voidPWM+0x572>
			u32 L_u32TempCCMRX = 0 ;
 800108a:	2300      	movs	r3, #0
 800108c:	64fb      	str	r3, [r7, #76]	@ 0x4c
			u32 L_u32TempCCER  = 0 ;
 800108e:	2300      	movs	r3, #0
 8001090:	64bb      	str	r3, [r7, #72]	@ 0x48
		    u32 L_u32TempCR2   = 0 ;
 8001092:	2300      	movs	r3, #0
 8001094:	647b      	str	r3, [r7, #68]	@ 0x44
		    CLR_BIT(TIM_2->CCER , TIM2_TO_TIM5_CCER_CC2E_BIT);
 8001096:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800109a:	6a1b      	ldr	r3, [r3, #32]
 800109c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80010a0:	f023 0310 	bic.w	r3, r3, #16
 80010a4:	6213      	str	r3, [r2, #32]
		    L_u32TempCCER = TIM_2->CCER;
 80010a6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010aa:	6a1b      	ldr	r3, [r3, #32]
 80010ac:	64bb      	str	r3, [r7, #72]	@ 0x48
		    L_u32TempCR2 = TIM_2->CR2;
 80010ae:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010b2:	685b      	ldr	r3, [r3, #4]
 80010b4:	647b      	str	r3, [r7, #68]	@ 0x44
		    L_u32TempCCMRX = TIM_2->CCMR1;
 80010b6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80010ba:	699b      	ldr	r3, [r3, #24]
 80010bc:	64fb      	str	r3, [r7, #76]	@ 0x4c
		    CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_OC2M_BIT0);
 80010be:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010c0:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80010c4:	64fb      	str	r3, [r7, #76]	@ 0x4c
		    CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_OC2M_BIT1);
 80010c6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010c8:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80010cc:	64fb      	str	r3, [r7, #76]	@ 0x4c
		    CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_CC2S_BIT0);
 80010ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010d0:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80010d4:	64fb      	str	r3, [r7, #76]	@ 0x4c
		    CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_CC2S_BIT1);
 80010d6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010d8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80010dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
		    L_u32TempCCMRX |= (TIM_PWM_MODE1 << 12U) ;
 80010de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80010e0:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 80010e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
		    CLR_BIT(L_u32TempCCER , TIM2_TO_TIM5_CCER_CC2P_BIT);
 80010e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80010e8:	f023 0320 	bic.w	r3, r3, #32
 80010ec:	64bb      	str	r3, [r7, #72]	@ 0x48
		    CLR_BIT(L_u32TempCCER , TIM2_TO_TIM5_CCER_CC2NP_BIT) ;
 80010ee:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80010f0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80010f4:	64bb      	str	r3, [r7, #72]	@ 0x48
		    TIM_2->CR2 = L_u32TempCR2;
 80010f6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80010fa:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80010fc:	6053      	str	r3, [r2, #4]
		    TIM_2->CCMR1 = L_u32TempCCMRX;
 80010fe:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001102:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8001104:	6193      	str	r3, [r2, #24]
		    TIM_2->CCR2 = A_u16CompareValue;
 8001106:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800110a:	88bb      	ldrh	r3, [r7, #4]
 800110c:	6393      	str	r3, [r2, #56]	@ 0x38
		    TIM_2->CCER = L_u32TempCCER;
 800110e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001112:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8001114:	6213      	str	r3, [r2, #32]
		    SET_BIT (TIM_2->CCMR1 , TIM2_TO_TIM5_CCMR1_OC2PE_BIT);
 8001116:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800111a:	699b      	ldr	r3, [r3, #24]
 800111c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001120:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001124:	6193      	str	r3, [r2, #24]
		    SET_BIT (TIM_2->CCMR1 , TIM2_TO_TIM5_CCMR1_OC2FE_BIT) ;
 8001126:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800112a:	699b      	ldr	r3, [r3, #24]
 800112c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001130:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001134:	6193      	str	r3, [r2, #24]
		    SET_BIT(TIM_2-> CCER , TIM2_TO_TIM5_CCER_CC2E_BIT) ;
 8001136:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800113a:	6a1b      	ldr	r3, [r3, #32]
 800113c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001140:	f043 0310 	orr.w	r3, r3, #16
 8001144:	6213      	str	r3, [r2, #32]
		    SET_BIT(TIM_2 -> CR1 , TIM2_TO_TIM5_CR1_CEN_BIT) ;
 8001146:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001150:	f043 0301 	orr.w	r3, r3, #1
 8001154:	6013      	str	r3, [r2, #0]
}
 8001156:	f000 bc66 	b.w	8001a26 <MTimer_voidPWM+0xe3e>
		else if (A_u8Channel == TIM_CHANNEL_3)
 800115a:	79bb      	ldrb	r3, [r7, #6]
 800115c:	2b03      	cmp	r3, #3
 800115e:	d166      	bne.n	800122e <MTimer_voidPWM+0x646>
			u32 L_u32TempCCMRX = 0 ;
 8001160:	2300      	movs	r3, #0
 8001162:	65bb      	str	r3, [r7, #88]	@ 0x58
			u32 L_u32TempCCER  = 0 ;
 8001164:	2300      	movs	r3, #0
 8001166:	657b      	str	r3, [r7, #84]	@ 0x54
			u32 L_u32TempCR2   = 0 ;
 8001168:	2300      	movs	r3, #0
 800116a:	653b      	str	r3, [r7, #80]	@ 0x50
			CLR_BIT(TIM_2->CCER , TIM2_TO_TIM5_CCER_CC3E_BIT);
 800116c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001170:	6a1b      	ldr	r3, [r3, #32]
 8001172:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001176:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800117a:	6213      	str	r3, [r2, #32]
			L_u32TempCCER = TIM_2->CCER;
 800117c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001180:	6a1b      	ldr	r3, [r3, #32]
 8001182:	657b      	str	r3, [r7, #84]	@ 0x54
			L_u32TempCR2 = TIM_2->CR2;
 8001184:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001188:	685b      	ldr	r3, [r3, #4]
 800118a:	653b      	str	r3, [r7, #80]	@ 0x50
			L_u32TempCCMRX = TIM_2->CCMR2;
 800118c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001190:	69db      	ldr	r3, [r3, #28]
 8001192:	65bb      	str	r3, [r7, #88]	@ 0x58
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR2_OC3M_BIT0);
 8001194:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001196:	f023 0310 	bic.w	r3, r3, #16
 800119a:	65bb      	str	r3, [r7, #88]	@ 0x58
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR2_OC3M_BIT1);
 800119c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800119e:	f023 0320 	bic.w	r3, r3, #32
 80011a2:	65bb      	str	r3, [r7, #88]	@ 0x58
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR2_CC3S_BIT0);
 80011a4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80011a6:	f023 0301 	bic.w	r3, r3, #1
 80011aa:	65bb      	str	r3, [r7, #88]	@ 0x58
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR2_CC3S_BIT1);
 80011ac:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80011ae:	f023 0302 	bic.w	r3, r3, #2
 80011b2:	65bb      	str	r3, [r7, #88]	@ 0x58
			L_u32TempCCMRX |= (TIM_PWM_MODE1 << 4U) ;
 80011b4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80011b6:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80011ba:	65bb      	str	r3, [r7, #88]	@ 0x58
			CLR_BIT(L_u32TempCCER , TIM2_TO_TIM5_CCER_CC3P_BIT);
 80011bc:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80011be:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80011c2:	657b      	str	r3, [r7, #84]	@ 0x54
			CLR_BIT(L_u32TempCCER , TIM2_TO_TIM5_CCER_CC3NP_BIT) ;
 80011c4:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80011c6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80011ca:	657b      	str	r3, [r7, #84]	@ 0x54
			TIM_2->CR2 = L_u32TempCR2;
 80011cc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011d0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80011d2:	6053      	str	r3, [r2, #4]
			TIM_2->CCMR2 = L_u32TempCCMRX;
 80011d4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011d8:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80011da:	61d3      	str	r3, [r2, #28]
			TIM_2->CCR3 = A_u16CompareValue;
 80011dc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011e0:	88bb      	ldrh	r3, [r7, #4]
 80011e2:	63d3      	str	r3, [r2, #60]	@ 0x3c
			TIM_2->CCER = L_u32TempCCER;
 80011e4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011e8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80011ea:	6213      	str	r3, [r2, #32]
			SET_BIT (TIM_2->CCMR2 , TIM2_TO_TIM5_CCMR2_OC3PE_BIT);
 80011ec:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80011f0:	69db      	ldr	r3, [r3, #28]
 80011f2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80011f6:	f043 0308 	orr.w	r3, r3, #8
 80011fa:	61d3      	str	r3, [r2, #28]
			SET_BIT (TIM_2->CCMR2 , TIM2_TO_TIM5_CCMR2_OC3FE_BIT) ;
 80011fc:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001200:	69db      	ldr	r3, [r3, #28]
 8001202:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001206:	f043 0304 	orr.w	r3, r3, #4
 800120a:	61d3      	str	r3, [r2, #28]
			SET_BIT(TIM_2-> CCER , TIM2_TO_TIM5_CCER_CC3E_BIT) ;
 800120c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001210:	6a1b      	ldr	r3, [r3, #32]
 8001212:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001216:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800121a:	6213      	str	r3, [r2, #32]
			SET_BIT(TIM_2 -> CR1 , TIM2_TO_TIM5_CR1_CEN_BIT) ;
 800121c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001220:	681b      	ldr	r3, [r3, #0]
 8001222:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001226:	f043 0301 	orr.w	r3, r3, #1
 800122a:	6013      	str	r3, [r2, #0]
}
 800122c:	e3fb      	b.n	8001a26 <MTimer_voidPWM+0xe3e>
		else if (A_u8Channel == TIM_CHANNEL_4)
 800122e:	79bb      	ldrb	r3, [r7, #6]
 8001230:	2b04      	cmp	r3, #4
 8001232:	f040 83f8 	bne.w	8001a26 <MTimer_voidPWM+0xe3e>
			u32 L_u32TempCCMRX = 0 ;
 8001236:	2300      	movs	r3, #0
 8001238:	667b      	str	r3, [r7, #100]	@ 0x64
			u32 L_u32TempCCER  = 0 ;
 800123a:	2300      	movs	r3, #0
 800123c:	663b      	str	r3, [r7, #96]	@ 0x60
			u32 L_u32TempCR2   = 0 ;
 800123e:	2300      	movs	r3, #0
 8001240:	65fb      	str	r3, [r7, #92]	@ 0x5c
			CLR_BIT(TIM_2->CCER , TIM2_TO_TIM5_CCER_CC4E_BIT);
 8001242:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001246:	6a1b      	ldr	r3, [r3, #32]
 8001248:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800124c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001250:	6213      	str	r3, [r2, #32]
			L_u32TempCCER = TIM_2->CCER;
 8001252:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001256:	6a1b      	ldr	r3, [r3, #32]
 8001258:	663b      	str	r3, [r7, #96]	@ 0x60
			L_u32TempCR2 = TIM_2->CR2;
 800125a:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800125e:	685b      	ldr	r3, [r3, #4]
 8001260:	65fb      	str	r3, [r7, #92]	@ 0x5c
			L_u32TempCCMRX = TIM_2->CCMR2;
 8001262:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8001266:	69db      	ldr	r3, [r3, #28]
 8001268:	667b      	str	r3, [r7, #100]	@ 0x64
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR2_OC4M_BIT0);
 800126a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800126c:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001270:	667b      	str	r3, [r7, #100]	@ 0x64
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR2_OC4M_BIT1);
 8001272:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001274:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001278:	667b      	str	r3, [r7, #100]	@ 0x64
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR2_CC4S_BIT0);
 800127a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800127c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001280:	667b      	str	r3, [r7, #100]	@ 0x64
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR2_CC4S_BIT1);
 8001282:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8001284:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001288:	667b      	str	r3, [r7, #100]	@ 0x64
			L_u32TempCCMRX |= (TIM_PWM_MODE1 << 12U) ;
 800128a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800128c:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8001290:	667b      	str	r3, [r7, #100]	@ 0x64
			CLR_BIT(L_u32TempCCER , TIM2_TO_TIM5_CCER_CC4P_BIT);
 8001292:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8001294:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001298:	663b      	str	r3, [r7, #96]	@ 0x60
			TIM_2->CR2 = L_u32TempCR2;
 800129a:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 800129e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80012a0:	6053      	str	r3, [r2, #4]
			TIM_2->CCMR2 = L_u32TempCCMRX;
 80012a2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012a6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80012a8:	61d3      	str	r3, [r2, #28]
			TIM_2->CCR4 = A_u16CompareValue;
 80012aa:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012ae:	88bb      	ldrh	r3, [r7, #4]
 80012b0:	6413      	str	r3, [r2, #64]	@ 0x40
			TIM_2->CCER = L_u32TempCCER;
 80012b2:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012b6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80012b8:	6213      	str	r3, [r2, #32]
			SET_BIT (TIM_2->CCMR2 , TIM2_TO_TIM5_CCMR2_OC4PE_BIT);
 80012ba:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80012be:	69db      	ldr	r3, [r3, #28]
 80012c0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012c4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80012c8:	61d3      	str	r3, [r2, #28]
			SET_BIT (TIM_2->CCMR2 , TIM2_TO_TIM5_CCMR2_OC4FE_BIT) ;
 80012ca:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80012ce:	69db      	ldr	r3, [r3, #28]
 80012d0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012d4:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80012d8:	61d3      	str	r3, [r2, #28]
			SET_BIT(TIM_2-> CCER , TIM2_TO_TIM5_CCER_CC4E_BIT) ;
 80012da:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80012de:	6a1b      	ldr	r3, [r3, #32]
 80012e0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012e4:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80012e8:	6213      	str	r3, [r2, #32]
			SET_BIT(TIM_2 -> CR1 , TIM2_TO_TIM5_CR1_CEN_BIT) ;
 80012ea:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 80012ee:	681b      	ldr	r3, [r3, #0]
 80012f0:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80012f4:	f043 0301 	orr.w	r3, r3, #1
 80012f8:	6013      	str	r3, [r2, #0]
}
 80012fa:	e394      	b.n	8001a26 <MTimer_voidPWM+0xe3e>
	else if (A_u8TimerSelected == TIM3_TYPE)
 80012fc:	79fb      	ldrb	r3, [r7, #7]
 80012fe:	2b03      	cmp	r3, #3
 8001300:	f040 81d1 	bne.w	80016a6 <MTimer_voidPWM+0xabe>
		if (A_u8Channel == TIM_CHANNEL_1)
 8001304:	79bb      	ldrb	r3, [r7, #6]
 8001306:	2b01      	cmp	r3, #1
 8001308:	d166      	bne.n	80013d8 <MTimer_voidPWM+0x7f0>
			u32 L_u32TempCCMRX = 0 ;
 800130a:	2300      	movs	r3, #0
 800130c:	673b      	str	r3, [r7, #112]	@ 0x70
			u32 L_u32TempCCER  = 0 ;
 800130e:	2300      	movs	r3, #0
 8001310:	66fb      	str	r3, [r7, #108]	@ 0x6c
			u32 L_u32TempCR2   = 0 ;
 8001312:	2300      	movs	r3, #0
 8001314:	66bb      	str	r3, [r7, #104]	@ 0x68
			CLR_BIT(TIM_3->CCER , TIM2_TO_TIM5_CCER_CC1E_BIT) ;
 8001316:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800131a:	6a1b      	ldr	r3, [r3, #32]
 800131c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8001320:	f023 0301 	bic.w	r3, r3, #1
 8001324:	6213      	str	r3, [r2, #32]
			L_u32TempCCMRX = TIM_3->CCER;
 8001326:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800132a:	6a1b      	ldr	r3, [r3, #32]
 800132c:	673b      	str	r3, [r7, #112]	@ 0x70
			L_u32TempCR2 = TIM_3->CR2;
 800132e:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001332:	685b      	ldr	r3, [r3, #4]
 8001334:	66bb      	str	r3, [r7, #104]	@ 0x68
			L_u32TempCCMRX = TIM_3->CCMR1;
 8001336:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800133a:	699b      	ldr	r3, [r3, #24]
 800133c:	673b      	str	r3, [r7, #112]	@ 0x70
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_OC1M_BIT0) ;
 800133e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001340:	f023 0310 	bic.w	r3, r3, #16
 8001344:	673b      	str	r3, [r7, #112]	@ 0x70
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_OC1M_BIT1) ;
 8001346:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001348:	f023 0320 	bic.w	r3, r3, #32
 800134c:	673b      	str	r3, [r7, #112]	@ 0x70
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_OC1M_BIT2) ;
 800134e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001350:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001354:	673b      	str	r3, [r7, #112]	@ 0x70
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_CC1S_BIT0) ;
 8001356:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001358:	f023 0301 	bic.w	r3, r3, #1
 800135c:	673b      	str	r3, [r7, #112]	@ 0x70
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_CC1S_BIT1) ;
 800135e:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001360:	f023 0302 	bic.w	r3, r3, #2
 8001364:	673b      	str	r3, [r7, #112]	@ 0x70
			L_u32TempCCMRX |= (TIM_PWM_MODE1 << 4U) ;
 8001366:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001368:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800136c:	673b      	str	r3, [r7, #112]	@ 0x70
			CLR_BIT(L_u32TempCCER , TIM2_TO_TIM5_CCER_CC1P_BIT);
 800136e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001370:	f023 0302 	bic.w	r3, r3, #2
 8001374:	66fb      	str	r3, [r7, #108]	@ 0x6c
			TIM_3->CR2 = L_u32TempCR2;
 8001376:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800137a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800137c:	6053      	str	r3, [r2, #4]
			TIM_3->CCMR1 = L_u32TempCCMRX;
 800137e:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8001382:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001384:	6193      	str	r3, [r2, #24]
			TIM_3->CCR1 = A_u16CompareValue;
 8001386:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800138a:	88bb      	ldrh	r3, [r7, #4]
 800138c:	6353      	str	r3, [r2, #52]	@ 0x34
			TIM_3->CCER = L_u32TempCCER;
 800138e:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8001392:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001394:	6213      	str	r3, [r2, #32]
			SET_BIT (TIM_3->CCMR1 , TIM2_TO_TIM5_CCMR1_OC1PE_BIT);
 8001396:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800139a:	699b      	ldr	r3, [r3, #24]
 800139c:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80013a0:	f043 0308 	orr.w	r3, r3, #8
 80013a4:	6193      	str	r3, [r2, #24]
			SET_BIT (TIM_3->CCMR1 , TIM2_TO_TIM5_CCMR1_OC1FE_BIT) ;
 80013a6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80013aa:	699b      	ldr	r3, [r3, #24]
 80013ac:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80013b0:	f043 0304 	orr.w	r3, r3, #4
 80013b4:	6193      	str	r3, [r2, #24]
			SET_BIT(TIM_3-> CCER , TIM2_TO_TIM5_CCER_CC1E_BIT) ;
 80013b6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80013ba:	6a1b      	ldr	r3, [r3, #32]
 80013bc:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80013c0:	f043 0301 	orr.w	r3, r3, #1
 80013c4:	6213      	str	r3, [r2, #32]
			SET_BIT(TIM_3 -> CR1 , TIM2_TO_TIM5_CR1_CEN_BIT) ;
 80013c6:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80013ca:	681b      	ldr	r3, [r3, #0]
 80013cc:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80013d0:	f043 0301 	orr.w	r3, r3, #1
 80013d4:	6013      	str	r3, [r2, #0]
}
 80013d6:	e326      	b.n	8001a26 <MTimer_voidPWM+0xe3e>
		else if (A_u8Channel == TIM_CHANNEL_2)
 80013d8:	79bb      	ldrb	r3, [r7, #6]
 80013da:	2b02      	cmp	r3, #2
 80013dc:	d166      	bne.n	80014ac <MTimer_voidPWM+0x8c4>
			u32 L_u32TempCCMRX = 0 ;
 80013de:	2300      	movs	r3, #0
 80013e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
			u32 L_u32TempCCER  = 0 ;
 80013e2:	2300      	movs	r3, #0
 80013e4:	67bb      	str	r3, [r7, #120]	@ 0x78
		    u32 L_u32TempCR2   = 0 ;
 80013e6:	2300      	movs	r3, #0
 80013e8:	677b      	str	r3, [r7, #116]	@ 0x74
		    CLR_BIT(TIM_3->CCER , TIM2_TO_TIM5_CCER_CC2E_BIT);
 80013ea:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80013ee:	6a1b      	ldr	r3, [r3, #32]
 80013f0:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80013f4:	f023 0310 	bic.w	r3, r3, #16
 80013f8:	6213      	str	r3, [r2, #32]
		    L_u32TempCCER = TIM_3->CCER;
 80013fa:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80013fe:	6a1b      	ldr	r3, [r3, #32]
 8001400:	67bb      	str	r3, [r7, #120]	@ 0x78
		    L_u32TempCR2 = TIM_3->CR2;
 8001402:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	677b      	str	r3, [r7, #116]	@ 0x74
		    L_u32TempCCMRX = TIM_3->CCMR1;
 800140a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800140e:	699b      	ldr	r3, [r3, #24]
 8001410:	67fb      	str	r3, [r7, #124]	@ 0x7c
		    CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_OC2M_BIT0);
 8001412:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001414:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001418:	67fb      	str	r3, [r7, #124]	@ 0x7c
		    CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_OC2M_BIT1);
 800141a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800141c:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8001420:	67fb      	str	r3, [r7, #124]	@ 0x7c
		    CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_CC2S_BIT0);
 8001422:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001424:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001428:	67fb      	str	r3, [r7, #124]	@ 0x7c
		    CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_CC2S_BIT1);
 800142a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800142c:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001430:	67fb      	str	r3, [r7, #124]	@ 0x7c
		    L_u32TempCCMRX |= (TIM_PWM_MODE1 << 12U) ;
 8001432:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001434:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8001438:	67fb      	str	r3, [r7, #124]	@ 0x7c
		    CLR_BIT(L_u32TempCCER , TIM2_TO_TIM5_CCER_CC2P_BIT);
 800143a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800143c:	f023 0320 	bic.w	r3, r3, #32
 8001440:	67bb      	str	r3, [r7, #120]	@ 0x78
		    CLR_BIT(L_u32TempCCER , TIM2_TO_TIM5_CCER_CC2NP_BIT) ;
 8001442:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001444:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8001448:	67bb      	str	r3, [r7, #120]	@ 0x78
		    TIM_3->CR2 = L_u32TempCR2;
 800144a:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800144e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001450:	6053      	str	r3, [r2, #4]
		    TIM_3->CCMR1 = L_u32TempCCMRX;
 8001452:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8001456:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001458:	6193      	str	r3, [r2, #24]
		    TIM_3->CCR2 = A_u16CompareValue;
 800145a:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800145e:	88bb      	ldrh	r3, [r7, #4]
 8001460:	6393      	str	r3, [r2, #56]	@ 0x38
		    TIM_3->CCER = L_u32TempCCER;
 8001462:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8001466:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001468:	6213      	str	r3, [r2, #32]
		    SET_BIT (TIM_3->CCMR1 , TIM2_TO_TIM5_CCMR1_OC2PE_BIT);
 800146a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800146e:	699b      	ldr	r3, [r3, #24]
 8001470:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8001474:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001478:	6193      	str	r3, [r2, #24]
		    SET_BIT (TIM_3->CCMR1 , TIM2_TO_TIM5_CCMR1_OC2FE_BIT) ;
 800147a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800147e:	699b      	ldr	r3, [r3, #24]
 8001480:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8001484:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001488:	6193      	str	r3, [r2, #24]
		    SET_BIT(TIM_3-> CCER , TIM2_TO_TIM5_CCER_CC2E_BIT) ;
 800148a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800148e:	6a1b      	ldr	r3, [r3, #32]
 8001490:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8001494:	f043 0310 	orr.w	r3, r3, #16
 8001498:	6213      	str	r3, [r2, #32]
		    SET_BIT(TIM_3 -> CR1 , TIM2_TO_TIM5_CR1_CEN_BIT) ;
 800149a:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 800149e:	681b      	ldr	r3, [r3, #0]
 80014a0:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80014a4:	f043 0301 	orr.w	r3, r3, #1
 80014a8:	6013      	str	r3, [r2, #0]
}
 80014aa:	e2bc      	b.n	8001a26 <MTimer_voidPWM+0xe3e>
		else if (A_u8Channel == TIM_CHANNEL_3)
 80014ac:	79bb      	ldrb	r3, [r7, #6]
 80014ae:	2b03      	cmp	r3, #3
 80014b0:	d17d      	bne.n	80015ae <MTimer_voidPWM+0x9c6>
			u32 L_u32TempCCMRX = 0 ;
 80014b2:	2300      	movs	r3, #0
 80014b4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			u32 L_u32TempCCER  = 0 ;
 80014b8:	2300      	movs	r3, #0
 80014ba:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			u32 L_u32TempCR2   = 0 ;
 80014be:	2300      	movs	r3, #0
 80014c0:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
            CLR_BIT(TIM_3->CCER , TIM2_TO_TIM5_CCER_CC3E_BIT);
 80014c4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80014c8:	6a1b      	ldr	r3, [r3, #32]
 80014ca:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80014ce:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80014d2:	6213      	str	r3, [r2, #32]
			L_u32TempCCER = TIM_3->CCER;
 80014d4:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80014d8:	6a1b      	ldr	r3, [r3, #32]
 80014da:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			L_u32TempCR2 = TIM_3->CR2;
 80014de:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80014e2:	685b      	ldr	r3, [r3, #4]
 80014e4:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
			L_u32TempCCMRX = TIM_3->CCMR2;
 80014e8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80014ec:	69db      	ldr	r3, [r3, #28]
 80014ee:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR2_OC3M_BIT0);
 80014f2:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 80014f6:	f023 0310 	bic.w	r3, r3, #16
 80014fa:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR2_OC3M_BIT1);
 80014fe:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001502:	f023 0320 	bic.w	r3, r3, #32
 8001506:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR2_CC3S_BIT0);
 800150a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800150e:	f023 0301 	bic.w	r3, r3, #1
 8001512:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR2_CC3S_BIT1);
 8001516:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800151a:	f023 0302 	bic.w	r3, r3, #2
 800151e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			L_u32TempCCMRX |= (TIM_PWM_MODE1 <<4U) ;
 8001522:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001526:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800152a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			CLR_BIT(L_u32TempCCER , TIM2_TO_TIM5_CCER_CC3P_BIT);
 800152e:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001532:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001536:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			CLR_BIT(L_u32TempCCER , TIM2_TO_TIM5_CCER_CC3NP_BIT) ;
 800153a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800153e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8001542:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			TIM_3->CR2 = L_u32TempCR2;
 8001546:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800154a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800154e:	6053      	str	r3, [r2, #4]
			TIM_3->CCMR2 = L_u32TempCCMRX;
 8001550:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8001554:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8001558:	61d3      	str	r3, [r2, #28]
			TIM_3->CCR3 = A_u16CompareValue;
 800155a:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800155e:	88bb      	ldrh	r3, [r7, #4]
 8001560:	63d3      	str	r3, [r2, #60]	@ 0x3c
			TIM_3->CCER = L_u32TempCCER;
 8001562:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8001566:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800156a:	6213      	str	r3, [r2, #32]
			SET_BIT (TIM_3->CCMR2 , TIM2_TO_TIM5_CCMR2_OC3PE_BIT);
 800156c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001570:	69db      	ldr	r3, [r3, #28]
 8001572:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8001576:	f043 0308 	orr.w	r3, r3, #8
 800157a:	61d3      	str	r3, [r2, #28]
			SET_BIT (TIM_3->CCMR2 , TIM2_TO_TIM5_CCMR2_OC3FE_BIT) ;
 800157c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001580:	69db      	ldr	r3, [r3, #28]
 8001582:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8001586:	f043 0304 	orr.w	r3, r3, #4
 800158a:	61d3      	str	r3, [r2, #28]
			SET_BIT(TIM_3-> CCER , TIM2_TO_TIM5_CCER_CC3E_BIT) ;
 800158c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001590:	6a1b      	ldr	r3, [r3, #32]
 8001592:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8001596:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800159a:	6213      	str	r3, [r2, #32]
			SET_BIT(TIM_3 -> CR1 , TIM2_TO_TIM5_CR1_CEN_BIT) ;
 800159c:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80015a0:	681b      	ldr	r3, [r3, #0]
 80015a2:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80015a6:	f043 0301 	orr.w	r3, r3, #1
 80015aa:	6013      	str	r3, [r2, #0]
}
 80015ac:	e23b      	b.n	8001a26 <MTimer_voidPWM+0xe3e>
		else if (A_u8Channel == TIM_CHANNEL_4)
 80015ae:	79bb      	ldrb	r3, [r7, #6]
 80015b0:	2b04      	cmp	r3, #4
 80015b2:	f040 8238 	bne.w	8001a26 <MTimer_voidPWM+0xe3e>
			u32 L_u32TempCCMRX = 0 ;
 80015b6:	2300      	movs	r3, #0
 80015b8:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
			u32 L_u32TempCCER  = 0 ;
 80015bc:	2300      	movs	r3, #0
 80015be:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
			u32 L_u32TempCR2   = 0 ;
 80015c2:	2300      	movs	r3, #0
 80015c4:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
			CLR_BIT(TIM_3->CCER , TIM2_TO_TIM5_CCER_CC4E_BIT);
 80015c8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80015cc:	6a1b      	ldr	r3, [r3, #32]
 80015ce:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 80015d2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80015d6:	6213      	str	r3, [r2, #32]
			L_u32TempCCER = TIM_3->CCER;
 80015d8:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80015dc:	6a1b      	ldr	r3, [r3, #32]
 80015de:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
			L_u32TempCR2 = TIM_3->CR2;
 80015e2:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80015e6:	685b      	ldr	r3, [r3, #4]
 80015e8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
			L_u32TempCCMRX = TIM_3->CCMR2;
 80015ec:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 80015f0:	69db      	ldr	r3, [r3, #28]
 80015f2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_OC2M_BIT0);
 80015f6:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 80015fa:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80015fe:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_OC2M_BIT1);
 8001602:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001606:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800160a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_CC2S_BIT0);
 800160e:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001612:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001616:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_CC2S_BIT1);
 800161a:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800161e:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8001622:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
			L_u32TempCCMRX |= (TIM_PWM_MODE1 << 12U) ;
 8001626:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800162a:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 800162e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
			CLR_BIT(L_u32TempCCER , TIM2_TO_TIM5_CCER_CC4P_BIT);
 8001632:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001636:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800163a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
			TIM_3->CR2 = L_u32TempCR2;
 800163e:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8001642:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8001646:	6053      	str	r3, [r2, #4]
			TIM_3->CCMR2 = L_u32TempCCMRX;
 8001648:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800164c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8001650:	61d3      	str	r3, [r2, #28]
			TIM_3->CCR4 = A_u16CompareValue;
 8001652:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 8001656:	88bb      	ldrh	r3, [r7, #4]
 8001658:	6413      	str	r3, [r2, #64]	@ 0x40
			TIM_3->CCER = L_u32TempCCER;
 800165a:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800165e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8001662:	6213      	str	r3, [r2, #32]
			SET_BIT (TIM_3->CCMR2 , TIM2_TO_TIM5_CCMR2_OC4PE_BIT);
 8001664:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001668:	69db      	ldr	r3, [r3, #28]
 800166a:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800166e:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001672:	61d3      	str	r3, [r2, #28]
			SET_BIT (TIM_3->CCMR2 , TIM2_TO_TIM5_CCMR2_OC4FE_BIT) ;
 8001674:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001678:	69db      	ldr	r3, [r3, #28]
 800167a:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800167e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001682:	61d3      	str	r3, [r2, #28]
			SET_BIT(TIM_3-> CCER , TIM2_TO_TIM5_CCER_CC4E_BIT) ;
 8001684:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001688:	6a1b      	ldr	r3, [r3, #32]
 800168a:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800168e:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001692:	6213      	str	r3, [r2, #32]
			SET_BIT(TIM_3 -> CR1 , TIM2_TO_TIM5_CR1_CEN_BIT) ;
 8001694:	f04f 2340 	mov.w	r3, #1073758208	@ 0x40004000
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	f04f 2240 	mov.w	r2, #1073758208	@ 0x40004000
 800169e:	f043 0301 	orr.w	r3, r3, #1
 80016a2:	6013      	str	r3, [r2, #0]
}
 80016a4:	e1bf      	b.n	8001a26 <MTimer_voidPWM+0xe3e>
	else if (A_u8TimerSelected == TIM4_TYPE)
 80016a6:	79fb      	ldrb	r3, [r7, #7]
 80016a8:	2b04      	cmp	r3, #4
 80016aa:	f040 81bc 	bne.w	8001a26 <MTimer_voidPWM+0xe3e>
		if (A_u8Channel == TIM_CHANNEL_1)
 80016ae:	79bb      	ldrb	r3, [r7, #6]
 80016b0:	2b01      	cmp	r3, #1
 80016b2:	d16c      	bne.n	800178e <MTimer_voidPWM+0xba6>
			u32 L_u32TempCCMRX = 0 ;
 80016b4:	2300      	movs	r3, #0
 80016b6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
			u32 L_u32TempCCER  = 0 ;
 80016ba:	2300      	movs	r3, #0
 80016bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
			u32 L_u32TempCR2   = 0 ;
 80016c0:	2300      	movs	r3, #0
 80016c2:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
			CLR_BIT(TIM_4->CCER , TIM2_TO_TIM5_CCER_CC1E_BIT) ;
 80016c6:	4ba2      	ldr	r3, [pc, #648]	@ (8001950 <MTimer_voidPWM+0xd68>)
 80016c8:	6a1b      	ldr	r3, [r3, #32]
 80016ca:	4aa1      	ldr	r2, [pc, #644]	@ (8001950 <MTimer_voidPWM+0xd68>)
 80016cc:	f023 0301 	bic.w	r3, r3, #1
 80016d0:	6213      	str	r3, [r2, #32]
			L_u32TempCCMRX = TIM_4->CCER;
 80016d2:	4b9f      	ldr	r3, [pc, #636]	@ (8001950 <MTimer_voidPWM+0xd68>)
 80016d4:	6a1b      	ldr	r3, [r3, #32]
 80016d6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
			L_u32TempCR2 = TIM_4->CR2;
 80016da:	4b9d      	ldr	r3, [pc, #628]	@ (8001950 <MTimer_voidPWM+0xd68>)
 80016dc:	685b      	ldr	r3, [r3, #4]
 80016de:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
			L_u32TempCCMRX = TIM_4->CCMR1;
 80016e2:	4b9b      	ldr	r3, [pc, #620]	@ (8001950 <MTimer_voidPWM+0xd68>)
 80016e4:	699b      	ldr	r3, [r3, #24]
 80016e6:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_OC1M_BIT0) ;
 80016ea:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80016ee:	f023 0310 	bic.w	r3, r3, #16
 80016f2:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_OC1M_BIT1) ;
 80016f6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 80016fa:	f023 0320 	bic.w	r3, r3, #32
 80016fe:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_OC1M_BIT2) ;
 8001702:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001706:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800170a:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_CC1S_BIT0) ;
 800170e:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001712:	f023 0301 	bic.w	r3, r3, #1
 8001716:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_CC1S_BIT1) ;
 800171a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800171e:	f023 0302 	bic.w	r3, r3, #2
 8001722:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
			L_u32TempCCMRX |= (TIM_PWM_MODE1 << 4U) ;
 8001726:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800172a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800172e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
			CLR_BIT(L_u32TempCCER , TIM2_TO_TIM5_CCER_CC1P_BIT);
 8001732:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001736:	f023 0302 	bic.w	r3, r3, #2
 800173a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
			TIM_4->CR2 = L_u32TempCR2;
 800173e:	4a84      	ldr	r2, [pc, #528]	@ (8001950 <MTimer_voidPWM+0xd68>)
 8001740:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001744:	6053      	str	r3, [r2, #4]
			TIM_4->CCMR1 = L_u32TempCCMRX;
 8001746:	4a82      	ldr	r2, [pc, #520]	@ (8001950 <MTimer_voidPWM+0xd68>)
 8001748:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800174c:	6193      	str	r3, [r2, #24]
			TIM_4->CCR1 = A_u16CompareValue;
 800174e:	4a80      	ldr	r2, [pc, #512]	@ (8001950 <MTimer_voidPWM+0xd68>)
 8001750:	88bb      	ldrh	r3, [r7, #4]
 8001752:	6353      	str	r3, [r2, #52]	@ 0x34
			TIM_4->CCER = L_u32TempCCER;
 8001754:	4a7e      	ldr	r2, [pc, #504]	@ (8001950 <MTimer_voidPWM+0xd68>)
 8001756:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800175a:	6213      	str	r3, [r2, #32]
			SET_BIT (TIM_4->CCMR1 , TIM2_TO_TIM5_CCMR1_OC1PE_BIT);
 800175c:	4b7c      	ldr	r3, [pc, #496]	@ (8001950 <MTimer_voidPWM+0xd68>)
 800175e:	699b      	ldr	r3, [r3, #24]
 8001760:	4a7b      	ldr	r2, [pc, #492]	@ (8001950 <MTimer_voidPWM+0xd68>)
 8001762:	f043 0308 	orr.w	r3, r3, #8
 8001766:	6193      	str	r3, [r2, #24]
			SET_BIT (TIM_4->CCMR1 , TIM2_TO_TIM5_CCMR1_OC1FE_BIT) ;
 8001768:	4b79      	ldr	r3, [pc, #484]	@ (8001950 <MTimer_voidPWM+0xd68>)
 800176a:	699b      	ldr	r3, [r3, #24]
 800176c:	4a78      	ldr	r2, [pc, #480]	@ (8001950 <MTimer_voidPWM+0xd68>)
 800176e:	f043 0304 	orr.w	r3, r3, #4
 8001772:	6193      	str	r3, [r2, #24]
			SET_BIT(TIM_4-> CCER , TIM2_TO_TIM5_CCER_CC1E_BIT) ;
 8001774:	4b76      	ldr	r3, [pc, #472]	@ (8001950 <MTimer_voidPWM+0xd68>)
 8001776:	6a1b      	ldr	r3, [r3, #32]
 8001778:	4a75      	ldr	r2, [pc, #468]	@ (8001950 <MTimer_voidPWM+0xd68>)
 800177a:	f043 0301 	orr.w	r3, r3, #1
 800177e:	6213      	str	r3, [r2, #32]
			SET_BIT(TIM_4 -> CR1 , TIM2_TO_TIM5_CR1_CEN_BIT) ;
 8001780:	4b73      	ldr	r3, [pc, #460]	@ (8001950 <MTimer_voidPWM+0xd68>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	4a72      	ldr	r2, [pc, #456]	@ (8001950 <MTimer_voidPWM+0xd68>)
 8001786:	f043 0301 	orr.w	r3, r3, #1
 800178a:	6013      	str	r3, [r2, #0]
}
 800178c:	e14b      	b.n	8001a26 <MTimer_voidPWM+0xe3e>
		else if (A_u8Channel == TIM_CHANNEL_2)
 800178e:	79bb      	ldrb	r3, [r7, #6]
 8001790:	2b02      	cmp	r3, #2
 8001792:	d16c      	bne.n	800186e <MTimer_voidPWM+0xc86>
			u32 L_u32TempCCMRX = 0 ;
 8001794:	2300      	movs	r3, #0
 8001796:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
			u32 L_u32TempCCER  = 0 ;
 800179a:	2300      	movs	r3, #0
 800179c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		    u32 L_u32TempCR2   = 0 ;
 80017a0:	2300      	movs	r3, #0
 80017a2:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		    CLR_BIT(TIM_4->CCER , TIM2_TO_TIM5_CCER_CC2E_BIT);
 80017a6:	4b6a      	ldr	r3, [pc, #424]	@ (8001950 <MTimer_voidPWM+0xd68>)
 80017a8:	6a1b      	ldr	r3, [r3, #32]
 80017aa:	4a69      	ldr	r2, [pc, #420]	@ (8001950 <MTimer_voidPWM+0xd68>)
 80017ac:	f023 0310 	bic.w	r3, r3, #16
 80017b0:	6213      	str	r3, [r2, #32]
		    L_u32TempCCER = TIM_4->CCER;
 80017b2:	4b67      	ldr	r3, [pc, #412]	@ (8001950 <MTimer_voidPWM+0xd68>)
 80017b4:	6a1b      	ldr	r3, [r3, #32]
 80017b6:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		    L_u32TempCR2 = TIM_4->CR2;
 80017ba:	4b65      	ldr	r3, [pc, #404]	@ (8001950 <MTimer_voidPWM+0xd68>)
 80017bc:	685b      	ldr	r3, [r3, #4]
 80017be:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
		    L_u32TempCCMRX = TIM_4->CCMR1;
 80017c2:	4b63      	ldr	r3, [pc, #396]	@ (8001950 <MTimer_voidPWM+0xd68>)
 80017c4:	699b      	ldr	r3, [r3, #24]
 80017c6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		    CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_OC2M_BIT0);
 80017ca:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80017ce:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80017d2:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		    CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_OC2M_BIT1);
 80017d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80017da:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80017de:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		    CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_CC2S_BIT0);
 80017e2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80017e6:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80017ea:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		    CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_CC2S_BIT1);
 80017ee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80017f2:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80017f6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		    L_u32TempCCMRX |= (TIM_PWM_MODE1 << 12U) ;
 80017fa:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 80017fe:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 8001802:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
		    CLR_BIT(L_u32TempCCER , TIM2_TO_TIM5_CCER_CC2P_BIT);
 8001806:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800180a:	f023 0320 	bic.w	r3, r3, #32
 800180e:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		    CLR_BIT(L_u32TempCCER , TIM2_TO_TIM5_CCER_CC2NP_BIT) ;
 8001812:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8001816:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800181a:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
		    TIM_4->CR2 = L_u32TempCR2;
 800181e:	4a4c      	ldr	r2, [pc, #304]	@ (8001950 <MTimer_voidPWM+0xd68>)
 8001820:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8001824:	6053      	str	r3, [r2, #4]
		    TIM_4->CCMR1 = L_u32TempCCMRX;
 8001826:	4a4a      	ldr	r2, [pc, #296]	@ (8001950 <MTimer_voidPWM+0xd68>)
 8001828:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800182c:	6193      	str	r3, [r2, #24]
		    TIM_4->CCR2 = A_u16CompareValue;
 800182e:	4a48      	ldr	r2, [pc, #288]	@ (8001950 <MTimer_voidPWM+0xd68>)
 8001830:	88bb      	ldrh	r3, [r7, #4]
 8001832:	6393      	str	r3, [r2, #56]	@ 0x38
		    TIM_4->CCER = L_u32TempCCER;
 8001834:	4a46      	ldr	r2, [pc, #280]	@ (8001950 <MTimer_voidPWM+0xd68>)
 8001836:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800183a:	6213      	str	r3, [r2, #32]
		    SET_BIT (TIM_4->CCMR1 , TIM2_TO_TIM5_CCMR1_OC2PE_BIT);
 800183c:	4b44      	ldr	r3, [pc, #272]	@ (8001950 <MTimer_voidPWM+0xd68>)
 800183e:	699b      	ldr	r3, [r3, #24]
 8001840:	4a43      	ldr	r2, [pc, #268]	@ (8001950 <MTimer_voidPWM+0xd68>)
 8001842:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001846:	6193      	str	r3, [r2, #24]
		    SET_BIT (TIM_4->CCMR1 , TIM2_TO_TIM5_CCMR1_OC2FE_BIT) ;
 8001848:	4b41      	ldr	r3, [pc, #260]	@ (8001950 <MTimer_voidPWM+0xd68>)
 800184a:	699b      	ldr	r3, [r3, #24]
 800184c:	4a40      	ldr	r2, [pc, #256]	@ (8001950 <MTimer_voidPWM+0xd68>)
 800184e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001852:	6193      	str	r3, [r2, #24]
		    SET_BIT(TIM_4-> CCER , TIM2_TO_TIM5_CCER_CC2E_BIT) ;
 8001854:	4b3e      	ldr	r3, [pc, #248]	@ (8001950 <MTimer_voidPWM+0xd68>)
 8001856:	6a1b      	ldr	r3, [r3, #32]
 8001858:	4a3d      	ldr	r2, [pc, #244]	@ (8001950 <MTimer_voidPWM+0xd68>)
 800185a:	f043 0310 	orr.w	r3, r3, #16
 800185e:	6213      	str	r3, [r2, #32]
		    SET_BIT(TIM_4 -> CR1 , TIM2_TO_TIM5_CR1_CEN_BIT) ;
 8001860:	4b3b      	ldr	r3, [pc, #236]	@ (8001950 <MTimer_voidPWM+0xd68>)
 8001862:	681b      	ldr	r3, [r3, #0]
 8001864:	4a3a      	ldr	r2, [pc, #232]	@ (8001950 <MTimer_voidPWM+0xd68>)
 8001866:	f043 0301 	orr.w	r3, r3, #1
 800186a:	6013      	str	r3, [r2, #0]
}
 800186c:	e0db      	b.n	8001a26 <MTimer_voidPWM+0xe3e>
		else if (A_u8Channel == TIM_CHANNEL_3)
 800186e:	79bb      	ldrb	r3, [r7, #6]
 8001870:	2b03      	cmp	r3, #3
 8001872:	d16f      	bne.n	8001954 <MTimer_voidPWM+0xd6c>
			u32 L_u32TempCCMRX = 0 ;
 8001874:	2300      	movs	r3, #0
 8001876:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
			u32 L_u32TempCCER  = 0 ;
 800187a:	2300      	movs	r3, #0
 800187c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
			u32 L_u32TempCR2   = 0 ;
 8001880:	2300      	movs	r3, #0
 8001882:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
			CLR_BIT(TIM_4->CCER , TIM2_TO_TIM5_CCER_CC3E_BIT);
 8001886:	4b32      	ldr	r3, [pc, #200]	@ (8001950 <MTimer_voidPWM+0xd68>)
 8001888:	6a1b      	ldr	r3, [r3, #32]
 800188a:	4a31      	ldr	r2, [pc, #196]	@ (8001950 <MTimer_voidPWM+0xd68>)
 800188c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001890:	6213      	str	r3, [r2, #32]
			L_u32TempCCER = TIM_4->CCER;
 8001892:	4b2f      	ldr	r3, [pc, #188]	@ (8001950 <MTimer_voidPWM+0xd68>)
 8001894:	6a1b      	ldr	r3, [r3, #32]
 8001896:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
			L_u32TempCR2 = TIM_4->CR2;
 800189a:	4b2d      	ldr	r3, [pc, #180]	@ (8001950 <MTimer_voidPWM+0xd68>)
 800189c:	685b      	ldr	r3, [r3, #4]
 800189e:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
			L_u32TempCCMRX = TIM_4->CCMR2;
 80018a2:	4b2b      	ldr	r3, [pc, #172]	@ (8001950 <MTimer_voidPWM+0xd68>)
 80018a4:	69db      	ldr	r3, [r3, #28]
 80018a6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR2_OC3M_BIT0);
 80018aa:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80018ae:	f023 0310 	bic.w	r3, r3, #16
 80018b2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR2_OC3M_BIT1);
 80018b6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80018ba:	f023 0320 	bic.w	r3, r3, #32
 80018be:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR2_CC3S_BIT0);
 80018c2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80018c6:	f023 0301 	bic.w	r3, r3, #1
 80018ca:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR2_CC3S_BIT1);
 80018ce:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80018d2:	f023 0302 	bic.w	r3, r3, #2
 80018d6:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
			L_u32TempCCMRX |= (TIM_PWM_MODE1 << 4U) ;
 80018da:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 80018de:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 80018e2:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
			CLR_BIT(L_u32TempCCER , TIM2_TO_TIM5_CCER_CC3P_BIT);
 80018e6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80018ea:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80018ee:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
			CLR_BIT(L_u32TempCCER , TIM2_TO_TIM5_CCER_CC3NP_BIT) ;
 80018f2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 80018f6:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80018fa:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
			TIM_4->CR2 = L_u32TempCR2;
 80018fe:	4a14      	ldr	r2, [pc, #80]	@ (8001950 <MTimer_voidPWM+0xd68>)
 8001900:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8001904:	6053      	str	r3, [r2, #4]
			TIM_4->CCMR2 = L_u32TempCCMRX;
 8001906:	4a12      	ldr	r2, [pc, #72]	@ (8001950 <MTimer_voidPWM+0xd68>)
 8001908:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800190c:	61d3      	str	r3, [r2, #28]
			TIM_4->CCR3 = A_u16CompareValue;
 800190e:	4a10      	ldr	r2, [pc, #64]	@ (8001950 <MTimer_voidPWM+0xd68>)
 8001910:	88bb      	ldrh	r3, [r7, #4]
 8001912:	63d3      	str	r3, [r2, #60]	@ 0x3c
			TIM_4->CCER = L_u32TempCCER;
 8001914:	4a0e      	ldr	r2, [pc, #56]	@ (8001950 <MTimer_voidPWM+0xd68>)
 8001916:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800191a:	6213      	str	r3, [r2, #32]
			SET_BIT (TIM_4->CCMR2 , TIM2_TO_TIM5_CCMR2_OC3PE_BIT);
 800191c:	4b0c      	ldr	r3, [pc, #48]	@ (8001950 <MTimer_voidPWM+0xd68>)
 800191e:	69db      	ldr	r3, [r3, #28]
 8001920:	4a0b      	ldr	r2, [pc, #44]	@ (8001950 <MTimer_voidPWM+0xd68>)
 8001922:	f043 0308 	orr.w	r3, r3, #8
 8001926:	61d3      	str	r3, [r2, #28]
			SET_BIT (TIM_4->CCMR2 , TIM2_TO_TIM5_CCMR2_OC3FE_BIT) ;
 8001928:	4b09      	ldr	r3, [pc, #36]	@ (8001950 <MTimer_voidPWM+0xd68>)
 800192a:	69db      	ldr	r3, [r3, #28]
 800192c:	4a08      	ldr	r2, [pc, #32]	@ (8001950 <MTimer_voidPWM+0xd68>)
 800192e:	f043 0304 	orr.w	r3, r3, #4
 8001932:	61d3      	str	r3, [r2, #28]
			SET_BIT(TIM_4-> CCER , TIM2_TO_TIM5_CCER_CC3E_BIT) ;
 8001934:	4b06      	ldr	r3, [pc, #24]	@ (8001950 <MTimer_voidPWM+0xd68>)
 8001936:	6a1b      	ldr	r3, [r3, #32]
 8001938:	4a05      	ldr	r2, [pc, #20]	@ (8001950 <MTimer_voidPWM+0xd68>)
 800193a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800193e:	6213      	str	r3, [r2, #32]
			SET_BIT(TIM_4 -> CR1 , TIM2_TO_TIM5_CR1_CEN_BIT) ;
 8001940:	4b03      	ldr	r3, [pc, #12]	@ (8001950 <MTimer_voidPWM+0xd68>)
 8001942:	681b      	ldr	r3, [r3, #0]
 8001944:	4a02      	ldr	r2, [pc, #8]	@ (8001950 <MTimer_voidPWM+0xd68>)
 8001946:	f043 0301 	orr.w	r3, r3, #1
 800194a:	6013      	str	r3, [r2, #0]
}
 800194c:	e06b      	b.n	8001a26 <MTimer_voidPWM+0xe3e>
 800194e:	bf00      	nop
 8001950:	40008000 	.word	0x40008000
		else if (A_u8Channel == TIM_CHANNEL_4)
 8001954:	79bb      	ldrb	r3, [r7, #6]
 8001956:	2b04      	cmp	r3, #4
 8001958:	d165      	bne.n	8001a26 <MTimer_voidPWM+0xe3e>
			u32 L_u32TempCCMRX = 0 ;
 800195a:	2300      	movs	r3, #0
 800195c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
			u32 L_u32TempCCER  = 0 ;
 8001960:	2300      	movs	r3, #0
 8001962:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
			u32 L_u32TempCR2   = 0 ;
 8001966:	2300      	movs	r3, #0
 8001968:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
			CLR_BIT(TIM_4->CCER , TIM2_TO_TIM5_CCER_CC4E_BIT);
 800196c:	4b30      	ldr	r3, [pc, #192]	@ (8001a30 <MTimer_voidPWM+0xe48>)
 800196e:	6a1b      	ldr	r3, [r3, #32]
 8001970:	4a2f      	ldr	r2, [pc, #188]	@ (8001a30 <MTimer_voidPWM+0xe48>)
 8001972:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001976:	6213      	str	r3, [r2, #32]
			L_u32TempCCER = TIM_4->CCER;
 8001978:	4b2d      	ldr	r3, [pc, #180]	@ (8001a30 <MTimer_voidPWM+0xe48>)
 800197a:	6a1b      	ldr	r3, [r3, #32]
 800197c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
			L_u32TempCR2 = TIM_4->CR2;
 8001980:	4b2b      	ldr	r3, [pc, #172]	@ (8001a30 <MTimer_voidPWM+0xe48>)
 8001982:	685b      	ldr	r3, [r3, #4]
 8001984:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
			L_u32TempCCMRX = TIM_4->CCMR2;
 8001988:	4b29      	ldr	r3, [pc, #164]	@ (8001a30 <MTimer_voidPWM+0xe48>)
 800198a:	69db      	ldr	r3, [r3, #28]
 800198c:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_OC2M_BIT0);
 8001990:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8001994:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8001998:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_OC2M_BIT1);
 800199c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80019a0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80019a4:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_CC2S_BIT0);
 80019a8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80019ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80019b0:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
			CLR_BIT(L_u32TempCCMRX , TIM2_TO_TIM5_CCMR1_CC2S_BIT1);
 80019b4:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80019b8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80019bc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
			L_u32TempCCMRX |= (TIM_PWM_MODE1 << 12U) ;
 80019c0:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80019c4:	f443 43c0 	orr.w	r3, r3, #24576	@ 0x6000
 80019c8:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
			CLR_BIT(L_u32TempCCER , TIM2_TO_TIM5_CCER_CC4P_BIT);
 80019cc:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80019d0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80019d4:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
			TIM_4->CR2 = L_u32TempCR2;
 80019d8:	4a15      	ldr	r2, [pc, #84]	@ (8001a30 <MTimer_voidPWM+0xe48>)
 80019da:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 80019de:	6053      	str	r3, [r2, #4]
			TIM_4->CCMR2 = L_u32TempCCMRX;
 80019e0:	4a13      	ldr	r2, [pc, #76]	@ (8001a30 <MTimer_voidPWM+0xe48>)
 80019e2:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80019e6:	61d3      	str	r3, [r2, #28]
			TIM_4->CCR4 = A_u16CompareValue;
 80019e8:	4a11      	ldr	r2, [pc, #68]	@ (8001a30 <MTimer_voidPWM+0xe48>)
 80019ea:	88bb      	ldrh	r3, [r7, #4]
 80019ec:	6413      	str	r3, [r2, #64]	@ 0x40
			TIM_4->CCER = L_u32TempCCER;
 80019ee:	4a10      	ldr	r2, [pc, #64]	@ (8001a30 <MTimer_voidPWM+0xe48>)
 80019f0:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 80019f4:	6213      	str	r3, [r2, #32]
			SET_BIT (TIM_4->CCMR2 , TIM2_TO_TIM5_CCMR2_OC4PE_BIT);
 80019f6:	4b0e      	ldr	r3, [pc, #56]	@ (8001a30 <MTimer_voidPWM+0xe48>)
 80019f8:	69db      	ldr	r3, [r3, #28]
 80019fa:	4a0d      	ldr	r2, [pc, #52]	@ (8001a30 <MTimer_voidPWM+0xe48>)
 80019fc:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001a00:	61d3      	str	r3, [r2, #28]
			SET_BIT (TIM_4->CCMR2 , TIM2_TO_TIM5_CCMR2_OC4FE_BIT) ;
 8001a02:	4b0b      	ldr	r3, [pc, #44]	@ (8001a30 <MTimer_voidPWM+0xe48>)
 8001a04:	69db      	ldr	r3, [r3, #28]
 8001a06:	4a0a      	ldr	r2, [pc, #40]	@ (8001a30 <MTimer_voidPWM+0xe48>)
 8001a08:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001a0c:	61d3      	str	r3, [r2, #28]
			SET_BIT(TIM_4-> CCER , TIM2_TO_TIM5_CCER_CC4E_BIT) ;
 8001a0e:	4b08      	ldr	r3, [pc, #32]	@ (8001a30 <MTimer_voidPWM+0xe48>)
 8001a10:	6a1b      	ldr	r3, [r3, #32]
 8001a12:	4a07      	ldr	r2, [pc, #28]	@ (8001a30 <MTimer_voidPWM+0xe48>)
 8001a14:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001a18:	6213      	str	r3, [r2, #32]
			SET_BIT(TIM_4 -> CR1 , TIM2_TO_TIM5_CR1_CEN_BIT) ;
 8001a1a:	4b05      	ldr	r3, [pc, #20]	@ (8001a30 <MTimer_voidPWM+0xe48>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	4a04      	ldr	r2, [pc, #16]	@ (8001a30 <MTimer_voidPWM+0xe48>)
 8001a20:	f043 0301 	orr.w	r3, r3, #1
 8001a24:	6013      	str	r3, [r2, #0]
}
 8001a26:	bf00      	nop
 8001a28:	37c8      	adds	r7, #200	@ 0xc8
 8001a2a:	46bd      	mov	sp, r7
 8001a2c:	bd80      	pop	{r7, pc}
 8001a2e:	bf00      	nop
 8001a30:	40008000 	.word	0x40008000

08001a34 <MUART_voidEnable>:
 8001a34:	b480      	push	{r7}
 8001a36:	b083      	sub	sp, #12
 8001a38:	af00      	add	r7, sp, #0
 8001a3a:	6078      	str	r0, [r7, #4]
 8001a3c:	687b      	ldr	r3, [r7, #4]
 8001a3e:	68db      	ldr	r3, [r3, #12]
 8001a40:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 8001a44:	687b      	ldr	r3, [r7, #4]
 8001a46:	60da      	str	r2, [r3, #12]
 8001a48:	bf00      	nop
 8001a4a:	370c      	adds	r7, #12
 8001a4c:	46bd      	mov	sp, r7
 8001a4e:	bc80      	pop	{r7}
 8001a50:	4770      	bx	lr
	...

08001a54 <MUART_u8ReceiveByteASynch>:
 8001a54:	b480      	push	{r7}
 8001a56:	b083      	sub	sp, #12
 8001a58:	af00      	add	r7, sp, #0
 8001a5a:	6078      	str	r0, [r7, #4]
 8001a5c:	4b08      	ldr	r3, [pc, #32]	@ (8001a80 <MUART_u8ReceiveByteASynch+0x2c>)
 8001a5e:	781b      	ldrb	r3, [r3, #0]
 8001a60:	2b00      	cmp	r3, #0
 8001a62:	d108      	bne.n	8001a76 <MUART_u8ReceiveByteASynch+0x22>
 8001a64:	4b06      	ldr	r3, [pc, #24]	@ (8001a80 <MUART_u8ReceiveByteASynch+0x2c>)
 8001a66:	2201      	movs	r2, #1
 8001a68:	701a      	strb	r2, [r3, #0]
 8001a6a:	687b      	ldr	r3, [r7, #4]
 8001a6c:	68db      	ldr	r3, [r3, #12]
 8001a6e:	f043 0220 	orr.w	r2, r3, #32
 8001a72:	687b      	ldr	r3, [r7, #4]
 8001a74:	60da      	str	r2, [r3, #12]
 8001a76:	bf00      	nop
 8001a78:	370c      	adds	r7, #12
 8001a7a:	46bd      	mov	sp, r7
 8001a7c:	bc80      	pop	{r7}
 8001a7e:	4770      	bx	lr
 8001a80:	200000f7 	.word	0x200000f7

08001a84 <MUART_u8ReadDataRegister>:
 8001a84:	b480      	push	{r7}
 8001a86:	b083      	sub	sp, #12
 8001a88:	af00      	add	r7, sp, #0
 8001a8a:	6078      	str	r0, [r7, #4]
 8001a8c:	687b      	ldr	r3, [r7, #4]
 8001a8e:	685b      	ldr	r3, [r3, #4]
 8001a90:	b2db      	uxtb	r3, r3
 8001a92:	4618      	mov	r0, r3
 8001a94:	370c      	adds	r7, #12
 8001a96:	46bd      	mov	sp, r7
 8001a98:	bc80      	pop	{r7}
 8001a9a:	4770      	bx	lr

08001a9c <MUART1_voidSetCallBack>:
 8001a9c:	b480      	push	{r7}
 8001a9e:	b083      	sub	sp, #12
 8001aa0:	af00      	add	r7, sp, #0
 8001aa2:	6078      	str	r0, [r7, #4]
 8001aa4:	4a03      	ldr	r2, [pc, #12]	@ (8001ab4 <MUART1_voidSetCallBack+0x18>)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	6013      	str	r3, [r2, #0]
 8001aaa:	bf00      	nop
 8001aac:	370c      	adds	r7, #12
 8001aae:	46bd      	mov	sp, r7
 8001ab0:	bc80      	pop	{r7}
 8001ab2:	4770      	bx	lr
 8001ab4:	200001d4 	.word	0x200001d4

08001ab8 <USART1_IRQHandler>:
 8001ab8:	b580      	push	{r7, lr}
 8001aba:	af00      	add	r7, sp, #0
 8001abc:	4b07      	ldr	r3, [pc, #28]	@ (8001adc <USART1_IRQHandler+0x24>)
 8001abe:	2200      	movs	r2, #0
 8001ac0:	601a      	str	r2, [r3, #0]
 8001ac2:	4b07      	ldr	r3, [pc, #28]	@ (8001ae0 <USART1_IRQHandler+0x28>)
 8001ac4:	2200      	movs	r2, #0
 8001ac6:	701a      	strb	r2, [r3, #0]
 8001ac8:	4b06      	ldr	r3, [pc, #24]	@ (8001ae4 <USART1_IRQHandler+0x2c>)
 8001aca:	681b      	ldr	r3, [r3, #0]
 8001acc:	2b00      	cmp	r3, #0
 8001ace:	d002      	beq.n	8001ad6 <USART1_IRQHandler+0x1e>
 8001ad0:	4b04      	ldr	r3, [pc, #16]	@ (8001ae4 <USART1_IRQHandler+0x2c>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	4798      	blx	r3
 8001ad6:	bf00      	nop
 8001ad8:	bd80      	pop	{r7, pc}
 8001ada:	bf00      	nop
 8001adc:	40013800 	.word	0x40013800
 8001ae0:	200000f7 	.word	0x200000f7
 8001ae4:	200001d4 	.word	0x200001d4

08001ae8 <USART2_IRQHandler>:
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	af00      	add	r7, sp, #0
 8001aec:	4b07      	ldr	r3, [pc, #28]	@ (8001b0c <USART2_IRQHandler+0x24>)
 8001aee:	2200      	movs	r2, #0
 8001af0:	601a      	str	r2, [r3, #0]
 8001af2:	4b07      	ldr	r3, [pc, #28]	@ (8001b10 <USART2_IRQHandler+0x28>)
 8001af4:	2200      	movs	r2, #0
 8001af6:	701a      	strb	r2, [r3, #0]
 8001af8:	4b06      	ldr	r3, [pc, #24]	@ (8001b14 <USART2_IRQHandler+0x2c>)
 8001afa:	681b      	ldr	r3, [r3, #0]
 8001afc:	2b00      	cmp	r3, #0
 8001afe:	d002      	beq.n	8001b06 <USART2_IRQHandler+0x1e>
 8001b00:	4b04      	ldr	r3, [pc, #16]	@ (8001b14 <USART2_IRQHandler+0x2c>)
 8001b02:	681b      	ldr	r3, [r3, #0]
 8001b04:	4798      	blx	r3
 8001b06:	bf00      	nop
 8001b08:	bd80      	pop	{r7, pc}
 8001b0a:	bf00      	nop
 8001b0c:	40004400 	.word	0x40004400
 8001b10:	200000f7 	.word	0x200000f7
 8001b14:	200001d0 	.word	0x200001d0

08001b18 <HUltrasonic_voidInit>:
	return 0;
}


void HUltrasonic_voidInit (u8 Ultra_Num)
{
 8001b18:	b580      	push	{r7, lr}
 8001b1a:	b082      	sub	sp, #8
 8001b1c:	af00      	add	r7, sp, #0
 8001b1e:	4603      	mov	r3, r0
 8001b20:	71fb      	strb	r3, [r7, #7]
	switch(Ultra_Num)
 8001b22:	79fb      	ldrb	r3, [r7, #7]
 8001b24:	3b01      	subs	r3, #1
 8001b26:	2b03      	cmp	r3, #3
 8001b28:	d84a      	bhi.n	8001bc0 <HUltrasonic_voidInit+0xa8>
 8001b2a:	a201      	add	r2, pc, #4	@ (adr r2, 8001b30 <HUltrasonic_voidInit+0x18>)
 8001b2c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b30:	08001b41 	.word	0x08001b41
 8001b34:	08001b61 	.word	0x08001b61
 8001b38:	08001b81 	.word	0x08001b81
 8001b3c:	08001ba1 	.word	0x08001ba1
	{
	case 1:
		/*initialize Trig pin from GPIO*/
		GPIO_voidSetPinMode(Ultrasonic1_TrigPort,Ultrasonic1_TrigPin,GPIO_OUTPUT_2M_PP);
 8001b40:	2202      	movs	r2, #2
 8001b42:	2109      	movs	r1, #9
 8001b44:	2001      	movs	r0, #1
 8001b46:	f7fe fb13 	bl	8000170 <GPIO_voidSetPinMode>
		//MGPIO_voidSetPinOutputType(Ultrasonic1_TrigPort, Ultrasonic1_TrigPin, GPIO_OTYPE_PUSHPULL);
		/*initialize Echo pin from GPIO*/
		GPIO_voidSetPinMode(Ultrasonic1_EchoPort,Ultrasonic1_EchoPin,GPIO_INPUT_PU_PD);
 8001b4a:	2208      	movs	r2, #8
 8001b4c:	210a      	movs	r1, #10
 8001b4e:	2001      	movs	r0, #1
 8001b50:	f7fe fb0e 	bl	8000170 <GPIO_voidSetPinMode>
		GPIO_voidSetPinValue(Ultrasonic1_EchoPort, Ultrasonic1_EchoPin, GPIO_INPUT_PD);
 8001b54:	2200      	movs	r2, #0
 8001b56:	210a      	movs	r1, #10
 8001b58:	2001      	movs	r0, #1
 8001b5a:	f7fe fca9 	bl	80004b0 <GPIO_voidSetPinValue>
		break;
 8001b5e:	e02f      	b.n	8001bc0 <HUltrasonic_voidInit+0xa8>
	case 2:
		/*initialize Trig pin from GPIO*/
		GPIO_voidSetPinMode(Ultrasonic2_TrigPort,Ultrasonic2_TrigPin,GPIO_OUTPUT_2M_PP);
 8001b60:	2202      	movs	r2, #2
 8001b62:	2102      	movs	r1, #2
 8001b64:	2001      	movs	r0, #1
 8001b66:	f7fe fb03 	bl	8000170 <GPIO_voidSetPinMode>
		//MGPIO_voidSetPinOutputType(Ultrasonic2_TrigPort, Ultrasonic2_TrigPin, GPIO_OTYPE_PUSHPULL);
		/*initialize Echo pin from GPIO*/
		GPIO_voidSetPinMode(Ultrasonic2_EchoPort,Ultrasonic2_EchoPin,GPIO_INPUT_PU_PD);
 8001b6a:	2208      	movs	r2, #8
 8001b6c:	2103      	movs	r1, #3
 8001b6e:	2001      	movs	r0, #1
 8001b70:	f7fe fafe 	bl	8000170 <GPIO_voidSetPinMode>
		GPIO_voidSetPinValue(Ultrasonic2_EchoPort, Ultrasonic2_EchoPin, GPIO_INPUT_PD);
 8001b74:	2200      	movs	r2, #0
 8001b76:	2103      	movs	r1, #3
 8001b78:	2001      	movs	r0, #1
 8001b7a:	f7fe fc99 	bl	80004b0 <GPIO_voidSetPinValue>
		break;
 8001b7e:	e01f      	b.n	8001bc0 <HUltrasonic_voidInit+0xa8>
	case 3:
		/*initialize Trig pin from GPIO*/
		GPIO_voidSetPinMode(Ultrasonic3_TrigPort,Ultrasonic3_TrigPin,GPIO_OUTPUT_2M_PP);
 8001b80:	2202      	movs	r2, #2
 8001b82:	2104      	movs	r1, #4
 8001b84:	2001      	movs	r0, #1
 8001b86:	f7fe faf3 	bl	8000170 <GPIO_voidSetPinMode>
		//MGPIO_voidSetPinOutputType(Ultrasonic3_TrigPort, Ultrasonic3_TrigPin, GPIO_OTYPE_PUSHPULL);
		/*initialize Echo pin from GPIO*/
		GPIO_voidSetPinMode(Ultrasonic3_EchoPort,Ultrasonic3_EchoPin,GPIO_INPUT_PU_PD);
 8001b8a:	2208      	movs	r2, #8
 8001b8c:	2105      	movs	r1, #5
 8001b8e:	2001      	movs	r0, #1
 8001b90:	f7fe faee 	bl	8000170 <GPIO_voidSetPinMode>
		GPIO_voidSetPinValue(Ultrasonic3_EchoPort, Ultrasonic3_EchoPin, GPIO_INPUT_PD);
 8001b94:	2200      	movs	r2, #0
 8001b96:	2105      	movs	r1, #5
 8001b98:	2001      	movs	r0, #1
 8001b9a:	f7fe fc89 	bl	80004b0 <GPIO_voidSetPinValue>
		break;
 8001b9e:	e00f      	b.n	8001bc0 <HUltrasonic_voidInit+0xa8>
	case 4:
		/*initialize Trig pin from GPIO*/
		GPIO_voidSetPinMode(Ultrasonic4_TrigPort,Ultrasonic4_TrigPin,GPIO_OUTPUT_2M_PP);
 8001ba0:	2202      	movs	r2, #2
 8001ba2:	2107      	movs	r1, #7
 8001ba4:	2001      	movs	r0, #1
 8001ba6:	f7fe fae3 	bl	8000170 <GPIO_voidSetPinMode>
		//MGPIO_voidSetPinOutputType(Ultrasonic3_TrigPort, Ultrasonic3_TrigPin, GPIO_OTYPE_PUSHPULL);
		/*initialize Echo pin from GPIO*/
		GPIO_voidSetPinMode(Ultrasonic4_EchoPort,Ultrasonic4_EchoPin,GPIO_INPUT_PU_PD);
 8001baa:	2208      	movs	r2, #8
 8001bac:	2108      	movs	r1, #8
 8001bae:	2001      	movs	r0, #1
 8001bb0:	f7fe fade 	bl	8000170 <GPIO_voidSetPinMode>
		GPIO_voidSetPinValue(Ultrasonic4_EchoPort, Ultrasonic4_EchoPin, GPIO_INPUT_PD);
 8001bb4:	2200      	movs	r2, #0
 8001bb6:	2108      	movs	r1, #8
 8001bb8:	2001      	movs	r0, #1
 8001bba:	f7fe fc79 	bl	80004b0 <GPIO_voidSetPinValue>
		break;
 8001bbe:	bf00      	nop
	}
	/*initialize systick timer*/
	MSTK_voidInit() ;
 8001bc0:	f7fe febe 	bl	8000940 <MSTK_voidInit>
}
 8001bc4:	bf00      	nop
 8001bc6:	3708      	adds	r7, #8
 8001bc8:	46bd      	mov	sp, r7
 8001bca:	bd80      	pop	{r7, pc}

08001bcc <init_conf>:
My_Data G_u16DataAfterProccing = {0,0,0};



void init_conf()
{
 8001bcc:	b580      	push	{r7, lr}
 8001bce:	af00      	add	r7, sp, #0
	RCC_voidInitSysClock();
 8001bd0:	f7fe fdfc 	bl	80007cc <RCC_voidInitSysClock>
	RCC_voidEnablePeripheral(RCC_APB2,GPIOA);
 8001bd4:	2102      	movs	r1, #2
 8001bd6:	2002      	movs	r0, #2
 8001bd8:	f7fe fe2a 	bl	8000830 <RCC_voidEnablePeripheral>
	RCC_voidEnablePeripheral(RCC_APB2,GPIOB);
 8001bdc:	2103      	movs	r1, #3
 8001bde:	2002      	movs	r0, #2
 8001be0:	f7fe fe26 	bl	8000830 <RCC_voidEnablePeripheral>
	RCC_voidEnablePeripheral(RCC_APB2,GPIOC);
 8001be4:	2104      	movs	r1, #4
 8001be6:	2002      	movs	r0, #2
 8001be8:	f7fe fe22 	bl	8000830 <RCC_voidEnablePeripheral>
	RCC_voidEnablePeripheral(RCC_APB2,TIM1);
 8001bec:	210b      	movs	r1, #11
 8001bee:	2002      	movs	r0, #2
 8001bf0:	f7fe fe1e 	bl	8000830 <RCC_voidEnablePeripheral>
	RCC_voidEnablePeripheral(RCC_APB2,USART1);
 8001bf4:	210e      	movs	r1, #14
 8001bf6:	2002      	movs	r0, #2
 8001bf8:	f7fe fe1a 	bl	8000830 <RCC_voidEnablePeripheral>
	MSTK_voidInit();
 8001bfc:	f7fe fea0 	bl	8000940 <MSTK_voidInit>
	MOTOR_init(MOTOR_1);
 8001c00:	2001      	movs	r0, #1
 8001c02:	f7fe fd21 	bl	8000648 <MOTOR_init>
	MOTOR_init(MOTOR_2);
 8001c06:	2002      	movs	r0, #2
 8001c08:	f7fe fd1e 	bl	8000648 <MOTOR_init>
	HUltrasonic_voidInit(ULTR_1);
 8001c0c:	2001      	movs	r0, #1
 8001c0e:	f7ff ff83 	bl	8001b18 <HUltrasonic_voidInit>
	HUltrasonic_voidInit(ULTR_2);
 8001c12:	2002      	movs	r0, #2
 8001c14:	f7ff ff80 	bl	8001b18 <HUltrasonic_voidInit>
	HUltrasonic_voidInit(ULTR_3);
 8001c18:	2003      	movs	r0, #3
 8001c1a:	f7ff ff7d 	bl	8001b18 <HUltrasonic_voidInit>
	HUltrasonic_voidInit(ULTR_4);
 8001c1e:	2004      	movs	r0, #4
 8001c20:	f7ff ff7a 	bl	8001b18 <HUltrasonic_voidInit>
	MUART1_voidSetCallBack(&APP_GET_UART_Command);
 8001c24:	4805      	ldr	r0, [pc, #20]	@ (8001c3c <init_conf+0x70>)
 8001c26:	f7ff ff39 	bl	8001a9c <MUART1_voidSetCallBack>
	MUART_voidEnable(UART1);
 8001c2a:	4805      	ldr	r0, [pc, #20]	@ (8001c40 <init_conf+0x74>)
 8001c2c:	f7ff ff02 	bl	8001a34 <MUART_voidEnable>
	MUART_u8ReceiveByteASynch(UART1);
 8001c30:	4803      	ldr	r0, [pc, #12]	@ (8001c40 <init_conf+0x74>)
 8001c32:	f7ff ff0f 	bl	8001a54 <MUART_u8ReceiveByteASynch>
}
 8001c36:	bf00      	nop
 8001c38:	bd80      	pop	{r7, pc}
 8001c3a:	bf00      	nop
 8001c3c:	0800233d 	.word	0x0800233d
 8001c40:	40013800 	.word	0x40013800

08001c44 <main>:


int main()
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
	u16  L_u16Speed = 0;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	80fb      	strh	r3, [r7, #6]
	u8  L_u8Direction = 0 ;
 8001c4e:	2300      	movs	r3, #0
 8001c50:	717b      	strb	r3, [r7, #5]
	u8  L_u8Flag = 0;
 8001c52:	2300      	movs	r3, #0
 8001c54:	713b      	strb	r3, [r7, #4]

	init_conf();
 8001c56:	f7ff ffb9 	bl	8001bcc <init_conf>

	while(1)
	{
		ProcessingFun();
 8001c5a:	f000 fb7f 	bl	800235c <ProcessingFun>

		/*Encoding received data and take Direction (second 3bits)*/
		L_u8Direction = G_u16DataAfterProccing.Direction;
 8001c5e:	4b46      	ldr	r3, [pc, #280]	@ (8001d78 <main+0x134>)
 8001c60:	781b      	ldrb	r3, [r3, #0]
 8001c62:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001c66:	b2db      	uxtb	r3, r3
 8001c68:	717b      	strb	r3, [r7, #5]
		/*Encoding received data and take Speed (first 4bits)*/
		L_u16Speed = G_u16DataAfterProccing.Speed;
 8001c6a:	4b43      	ldr	r3, [pc, #268]	@ (8001d78 <main+0x134>)
 8001c6c:	781b      	ldrb	r3, [r3, #0]
 8001c6e:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001c72:	b2db      	uxtb	r3, r3
 8001c74:	80fb      	strh	r3, [r7, #6]
		/*Encoding received data and take Flag (last bit)*/
		L_u8Flag = G_u16DataAfterProccing.Flag;
 8001c76:	4b40      	ldr	r3, [pc, #256]	@ (8001d78 <main+0x134>)
 8001c78:	785b      	ldrb	r3, [r3, #1]
 8001c7a:	f3c3 0301 	ubfx	r3, r3, #0, #2
 8001c7e:	b2db      	uxtb	r3, r3
 8001c80:	713b      	strb	r3, [r7, #4]

		if (L_u8Direction == Stop){
 8001c82:	797b      	ldrb	r3, [r7, #5]
 8001c84:	2b08      	cmp	r3, #8
 8001c86:	d106      	bne.n	8001c96 <main+0x52>
			MOTOR_Stop(MOTOR_1) ;
 8001c88:	2001      	movs	r0, #1
 8001c8a:	f7fe fd7d 	bl	8000788 <MOTOR_Stop>
			MOTOR_Stop(MOTOR_2) ;
 8001c8e:	2002      	movs	r0, #2
 8001c90:	f7fe fd7a 	bl	8000788 <MOTOR_Stop>
 8001c94:	e7e1      	b.n	8001c5a <main+0x16>
			/*
			 * first speed  = 1 +  =
			 * second speed = 2 +  =
			 * third speed  = 3 +  =
			 */
			L_u16Speed = (0Xff<<G_xMy_Data.Speed) + 0xf0;
 8001c96:	4b39      	ldr	r3, [pc, #228]	@ (8001d7c <main+0x138>)
 8001c98:	781b      	ldrb	r3, [r3, #0]
 8001c9a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001c9e:	b2db      	uxtb	r3, r3
 8001ca0:	461a      	mov	r2, r3
 8001ca2:	23ff      	movs	r3, #255	@ 0xff
 8001ca4:	4093      	lsls	r3, r2
 8001ca6:	b29b      	uxth	r3, r3
 8001ca8:	33f0      	adds	r3, #240	@ 0xf0
 8001caa:	80fb      	strh	r3, [r7, #6]

			if (L_u8Direction == Go)  //Forward direction
 8001cac:	797b      	ldrb	r3, [r7, #5]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d10a      	bne.n	8001cc8 <main+0x84>
			{
				MOTOR_ClockWise(MOTOR_1 , L_u16Speed) ;
 8001cb2:	88fb      	ldrh	r3, [r7, #6]
 8001cb4:	4619      	mov	r1, r3
 8001cb6:	2001      	movs	r0, #1
 8001cb8:	f7fe fd2e 	bl	8000718 <MOTOR_ClockWise>
				MOTOR_ClockWise(MOTOR_2 , L_u16Speed) ;
 8001cbc:	88fb      	ldrh	r3, [r7, #6]
 8001cbe:	4619      	mov	r1, r3
 8001cc0:	2002      	movs	r0, #2
 8001cc2:	f7fe fd29 	bl	8000718 <MOTOR_ClockWise>
 8001cc6:	e7c8      	b.n	8001c5a <main+0x16>
			}
			else if (L_u8Direction == Back)  //Backward direction
 8001cc8:	797b      	ldrb	r3, [r7, #5]
 8001cca:	2b01      	cmp	r3, #1
 8001ccc:	d10a      	bne.n	8001ce4 <main+0xa0>
			{
				MOTOR_CounterClockWise(MOTOR_1 , L_u16Speed) ;
 8001cce:	88fb      	ldrh	r3, [r7, #6]
 8001cd0:	4619      	mov	r1, r3
 8001cd2:	2001      	movs	r0, #1
 8001cd4:	f7fe fce6 	bl	80006a4 <MOTOR_CounterClockWise>
				MOTOR_CounterClockWise(MOTOR_2 , L_u16Speed) ;
 8001cd8:	88fb      	ldrh	r3, [r7, #6]
 8001cda:	4619      	mov	r1, r3
 8001cdc:	2002      	movs	r0, #2
 8001cde:	f7fe fce1 	bl	80006a4 <MOTOR_CounterClockWise>
 8001ce2:	e7ba      	b.n	8001c5a <main+0x16>
			}
			else if (L_u8Direction == Right)  //Right direction
 8001ce4:	797b      	ldrb	r3, [r7, #5]
 8001ce6:	2b02      	cmp	r3, #2
 8001ce8:	d108      	bne.n	8001cfc <main+0xb8>
			{
				MOTOR_Stop(MOTOR_1) ;
 8001cea:	2001      	movs	r0, #1
 8001cec:	f7fe fd4c 	bl	8000788 <MOTOR_Stop>
				MOTOR_ClockWise(MOTOR_2 , L_u16Speed) ;
 8001cf0:	88fb      	ldrh	r3, [r7, #6]
 8001cf2:	4619      	mov	r1, r3
 8001cf4:	2002      	movs	r0, #2
 8001cf6:	f7fe fd0f 	bl	8000718 <MOTOR_ClockWise>
 8001cfa:	e7ae      	b.n	8001c5a <main+0x16>
			}
			else if (L_u8Direction == Left)  //Left direction
 8001cfc:	797b      	ldrb	r3, [r7, #5]
 8001cfe:	2b03      	cmp	r3, #3
 8001d00:	d108      	bne.n	8001d14 <main+0xd0>
			{
				MOTOR_ClockWise(MOTOR_1 , L_u16Speed) ;
 8001d02:	88fb      	ldrh	r3, [r7, #6]
 8001d04:	4619      	mov	r1, r3
 8001d06:	2001      	movs	r0, #1
 8001d08:	f7fe fd06 	bl	8000718 <MOTOR_ClockWise>
				MOTOR_Stop(MOTOR_2) ;
 8001d0c:	2002      	movs	r0, #2
 8001d0e:	f7fe fd3b 	bl	8000788 <MOTOR_Stop>
 8001d12:	e7a2      	b.n	8001c5a <main+0x16>
			}
			else if (L_u8Direction == Forward_Right)  //forward right
 8001d14:	797b      	ldrb	r3, [r7, #5]
 8001d16:	2b04      	cmp	r3, #4
 8001d18:	d108      	bne.n	8001d2c <main+0xe8>
			{
				MOTOR_ClockWise(MOTOR_1 , 0xa) ;
 8001d1a:	210a      	movs	r1, #10
 8001d1c:	2001      	movs	r0, #1
 8001d1e:	f7fe fcfb 	bl	8000718 <MOTOR_ClockWise>
				MOTOR_ClockWise(MOTOR_2 , 0xc) ;
 8001d22:	210c      	movs	r1, #12
 8001d24:	2002      	movs	r0, #2
 8001d26:	f7fe fcf7 	bl	8000718 <MOTOR_ClockWise>
 8001d2a:	e796      	b.n	8001c5a <main+0x16>
			}
			else if (L_u8Direction == Forward_Left)  //forward left
 8001d2c:	797b      	ldrb	r3, [r7, #5]
 8001d2e:	2b05      	cmp	r3, #5
 8001d30:	d108      	bne.n	8001d44 <main+0x100>
			{
				MOTOR_ClockWise(MOTOR_1 , 0xa) ;
 8001d32:	210a      	movs	r1, #10
 8001d34:	2001      	movs	r0, #1
 8001d36:	f7fe fcef 	bl	8000718 <MOTOR_ClockWise>
				MOTOR_ClockWise(MOTOR_2 , 0xc) ;
 8001d3a:	210c      	movs	r1, #12
 8001d3c:	2002      	movs	r0, #2
 8001d3e:	f7fe fceb 	bl	8000718 <MOTOR_ClockWise>
 8001d42:	e78a      	b.n	8001c5a <main+0x16>
			}
			else if (L_u8Direction == Backward_Right)  //backward right
 8001d44:	797b      	ldrb	r3, [r7, #5]
 8001d46:	2b06      	cmp	r3, #6
 8001d48:	d108      	bne.n	8001d5c <main+0x118>
			{
				MOTOR_CounterClockWise(MOTOR_1 , 0xa) ;
 8001d4a:	210a      	movs	r1, #10
 8001d4c:	2001      	movs	r0, #1
 8001d4e:	f7fe fca9 	bl	80006a4 <MOTOR_CounterClockWise>
				MOTOR_CounterClockWise(MOTOR_2 , 0xc) ;
 8001d52:	210c      	movs	r1, #12
 8001d54:	2002      	movs	r0, #2
 8001d56:	f7fe fca5 	bl	80006a4 <MOTOR_CounterClockWise>
 8001d5a:	e77e      	b.n	8001c5a <main+0x16>
			}
			else if (L_u8Direction == Backward_Left)  //backward left
 8001d5c:	797b      	ldrb	r3, [r7, #5]
 8001d5e:	2b07      	cmp	r3, #7
 8001d60:	f47f af7b 	bne.w	8001c5a <main+0x16>
			{
				MOTOR_CounterClockWise(MOTOR_1 , 0xa) ;
 8001d64:	210a      	movs	r1, #10
 8001d66:	2001      	movs	r0, #1
 8001d68:	f7fe fc9c 	bl	80006a4 <MOTOR_CounterClockWise>
				MOTOR_CounterClockWise(MOTOR_2 , 0xc) ;
 8001d6c:	210c      	movs	r1, #12
 8001d6e:	2002      	movs	r0, #2
 8001d70:	f7fe fc98 	bl	80006a4 <MOTOR_CounterClockWise>
		ProcessingFun();
 8001d74:	e771      	b.n	8001c5a <main+0x16>
 8001d76:	bf00      	nop
 8001d78:	20000104 	.word	0x20000104
 8001d7c:	200000f8 	.word	0x200000f8

08001d80 <APP_VoidStop>:
	G_xNear_Distance.Distance_Left = HUltrasonic_f32CalcDistance(ULTR_1);
}


void APP_VoidStop()
{
 8001d80:	b480      	push	{r7}
 8001d82:	af00      	add	r7, sp, #0
	//direction = stop
	G_u16DataAfterProccing.Direction = Stop;
 8001d84:	4a07      	ldr	r2, [pc, #28]	@ (8001da4 <APP_VoidStop+0x24>)
 8001d86:	7813      	ldrb	r3, [r2, #0]
 8001d88:	2108      	movs	r1, #8
 8001d8a:	f361 0303 	bfi	r3, r1, #0, #4
 8001d8e:	7013      	strb	r3, [r2, #0]
	/*flag = 3*/
	G_u16DataAfterProccing.Flag = 3;
 8001d90:	4a04      	ldr	r2, [pc, #16]	@ (8001da4 <APP_VoidStop+0x24>)
 8001d92:	7853      	ldrb	r3, [r2, #1]
 8001d94:	f043 0303 	orr.w	r3, r3, #3
 8001d98:	7053      	strb	r3, [r2, #1]
	/*stop car + alarm*/
//	G_u16DataAfterProccing = G_u16DataAfterProccing & 0xFF8F ;
}
 8001d9a:	bf00      	nop
 8001d9c:	46bd      	mov	sp, r7
 8001d9e:	bc80      	pop	{r7}
 8001da0:	4770      	bx	lr
 8001da2:	bf00      	nop
 8001da4:	20000104 	.word	0x20000104

08001da8 <APP_voidGoTasks>:

void APP_voidGoTasks ()
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
	if (G_xNear_Distance.Distance_Forword  <= SO_SHORT_DISTANCE) // stop car
 8001dac:	4b35      	ldr	r3, [pc, #212]	@ (8001e84 <APP_voidGoTasks+0xdc>)
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	2b0a      	cmp	r3, #10
 8001db2:	d80b      	bhi.n	8001dcc <APP_voidGoTasks+0x24>
		{
			//direction = stop
			G_u16DataAfterProccing.Direction = Stop;
 8001db4:	4a34      	ldr	r2, [pc, #208]	@ (8001e88 <APP_voidGoTasks+0xe0>)
 8001db6:	7813      	ldrb	r3, [r2, #0]
 8001db8:	2108      	movs	r1, #8
 8001dba:	f361 0303 	bfi	r3, r1, #0, #4
 8001dbe:	7013      	strb	r3, [r2, #0]
			/*flag = 3*/
			G_u16DataAfterProccing.Flag = 3;
 8001dc0:	4a31      	ldr	r2, [pc, #196]	@ (8001e88 <APP_voidGoTasks+0xe0>)
 8001dc2:	7853      	ldrb	r3, [r2, #1]
 8001dc4:	f043 0303 	orr.w	r3, r3, #3
 8001dc8:	7053      	strb	r3, [r2, #1]
			if (speed_control_Automatic == Automatic_ON)
				G_u16DataAfterProccing.Speed = max_speed;
			else
				G_u16DataAfterProccing.Speed = G_xMy_Data.Speed;
		}
}
 8001dca:	e057      	b.n	8001e7c <APP_voidGoTasks+0xd4>
	else if (G_xNear_Distance.Distance_Forword <= UN_SAFE_DISTANCE) //Un Safed Distance
 8001dcc:	4b2d      	ldr	r3, [pc, #180]	@ (8001e84 <APP_voidGoTasks+0xdc>)
 8001dce:	781b      	ldrb	r3, [r3, #0]
 8001dd0:	2b14      	cmp	r3, #20
 8001dd2:	d83f      	bhi.n	8001e54 <APP_voidGoTasks+0xac>
			if (G_xMy_Data.Speed <= G_u8_LimetedSpeed)
 8001dd4:	4b2d      	ldr	r3, [pc, #180]	@ (8001e8c <APP_voidGoTasks+0xe4>)
 8001dd6:	781b      	ldrb	r3, [r3, #0]
 8001dd8:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001ddc:	b2db      	uxtb	r3, r3
 8001dde:	461a      	mov	r2, r3
 8001de0:	4b2b      	ldr	r3, [pc, #172]	@ (8001e90 <APP_voidGoTasks+0xe8>)
 8001de2:	781b      	ldrb	r3, [r3, #0]
 8001de4:	429a      	cmp	r2, r3
 8001de6:	dc1a      	bgt.n	8001e1e <APP_voidGoTasks+0x76>
				G_u16DataAfterProccing.Flag = 1;
 8001de8:	4a27      	ldr	r2, [pc, #156]	@ (8001e88 <APP_voidGoTasks+0xe0>)
 8001dea:	7853      	ldrb	r3, [r2, #1]
 8001dec:	2101      	movs	r1, #1
 8001dee:	f361 0301 	bfi	r3, r1, #0, #2
 8001df2:	7053      	strb	r3, [r2, #1]
				G_u16DataAfterProccing.Direction = G_xMy_Data.Direction;
 8001df4:	4b25      	ldr	r3, [pc, #148]	@ (8001e8c <APP_voidGoTasks+0xe4>)
 8001df6:	781b      	ldrb	r3, [r3, #0]
 8001df8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001dfc:	b2d9      	uxtb	r1, r3
 8001dfe:	4a22      	ldr	r2, [pc, #136]	@ (8001e88 <APP_voidGoTasks+0xe0>)
 8001e00:	7813      	ldrb	r3, [r2, #0]
 8001e02:	f361 0303 	bfi	r3, r1, #0, #4
 8001e06:	7013      	strb	r3, [r2, #0]
				G_u16DataAfterProccing.Speed = G_xMy_Data.Speed;
 8001e08:	4b20      	ldr	r3, [pc, #128]	@ (8001e8c <APP_voidGoTasks+0xe4>)
 8001e0a:	781b      	ldrb	r3, [r3, #0]
 8001e0c:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001e10:	b2d9      	uxtb	r1, r3
 8001e12:	4a1d      	ldr	r2, [pc, #116]	@ (8001e88 <APP_voidGoTasks+0xe0>)
 8001e14:	7813      	ldrb	r3, [r2, #0]
 8001e16:	f361 1306 	bfi	r3, r1, #4, #3
 8001e1a:	7013      	strb	r3, [r2, #0]
}
 8001e1c:	e02e      	b.n	8001e7c <APP_voidGoTasks+0xd4>
				G_u16DataAfterProccing.Flag = 2;
 8001e1e:	4a1a      	ldr	r2, [pc, #104]	@ (8001e88 <APP_voidGoTasks+0xe0>)
 8001e20:	7853      	ldrb	r3, [r2, #1]
 8001e22:	2102      	movs	r1, #2
 8001e24:	f361 0301 	bfi	r3, r1, #0, #2
 8001e28:	7053      	strb	r3, [r2, #1]
				G_u16DataAfterProccing.Direction = G_xMy_Data.Direction;
 8001e2a:	4b18      	ldr	r3, [pc, #96]	@ (8001e8c <APP_voidGoTasks+0xe4>)
 8001e2c:	781b      	ldrb	r3, [r3, #0]
 8001e2e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001e32:	b2d9      	uxtb	r1, r3
 8001e34:	4a14      	ldr	r2, [pc, #80]	@ (8001e88 <APP_voidGoTasks+0xe0>)
 8001e36:	7813      	ldrb	r3, [r2, #0]
 8001e38:	f361 0303 	bfi	r3, r1, #0, #4
 8001e3c:	7013      	strb	r3, [r2, #0]
				G_u16DataAfterProccing.Speed = G_xMy_Data.Speed;
 8001e3e:	4b13      	ldr	r3, [pc, #76]	@ (8001e8c <APP_voidGoTasks+0xe4>)
 8001e40:	781b      	ldrb	r3, [r3, #0]
 8001e42:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001e46:	b2d9      	uxtb	r1, r3
 8001e48:	4a0f      	ldr	r2, [pc, #60]	@ (8001e88 <APP_voidGoTasks+0xe0>)
 8001e4a:	7813      	ldrb	r3, [r2, #0]
 8001e4c:	f361 1306 	bfi	r3, r1, #4, #3
 8001e50:	7013      	strb	r3, [r2, #0]
}
 8001e52:	e013      	b.n	8001e7c <APP_voidGoTasks+0xd4>
			G_u16DataAfterProccing.Flag = 0;
 8001e54:	4a0c      	ldr	r2, [pc, #48]	@ (8001e88 <APP_voidGoTasks+0xe0>)
 8001e56:	7853      	ldrb	r3, [r2, #1]
 8001e58:	f36f 0301 	bfc	r3, #0, #2
 8001e5c:	7053      	strb	r3, [r2, #1]
			G_u16DataAfterProccing.Direction = G_xMy_Data.Direction;
 8001e5e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e8c <APP_voidGoTasks+0xe4>)
 8001e60:	781b      	ldrb	r3, [r3, #0]
 8001e62:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001e66:	b2d9      	uxtb	r1, r3
 8001e68:	4a07      	ldr	r2, [pc, #28]	@ (8001e88 <APP_voidGoTasks+0xe0>)
 8001e6a:	7813      	ldrb	r3, [r2, #0]
 8001e6c:	f361 0303 	bfi	r3, r1, #0, #4
 8001e70:	7013      	strb	r3, [r2, #0]
				G_u16DataAfterProccing.Speed = max_speed;
 8001e72:	4a05      	ldr	r2, [pc, #20]	@ (8001e88 <APP_voidGoTasks+0xe0>)
 8001e74:	7813      	ldrb	r3, [r2, #0]
 8001e76:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8001e7a:	7013      	strb	r3, [r2, #0]
}
 8001e7c:	bf00      	nop
 8001e7e:	46bd      	mov	sp, r7
 8001e80:	bc80      	pop	{r7}
 8001e82:	4770      	bx	lr
 8001e84:	200000fc 	.word	0x200000fc
 8001e88:	20000104 	.word	0x20000104
 8001e8c:	200000f8 	.word	0x200000f8
 8001e90:	200000ca 	.word	0x200000ca

08001e94 <APP_voidBackTasks>:
void APP_voidBackTasks ()
{
 8001e94:	b480      	push	{r7}
 8001e96:	af00      	add	r7, sp, #0
	if (G_xNear_Distance.Distance_Back  <= SO_SHORT_DISTANCE) // stop car
 8001e98:	4b35      	ldr	r3, [pc, #212]	@ (8001f70 <APP_voidBackTasks+0xdc>)
 8001e9a:	785b      	ldrb	r3, [r3, #1]
 8001e9c:	2b0a      	cmp	r3, #10
 8001e9e:	d80b      	bhi.n	8001eb8 <APP_voidBackTasks+0x24>
	{
		//direction = stop
		G_u16DataAfterProccing.Direction = Stop;
 8001ea0:	4a34      	ldr	r2, [pc, #208]	@ (8001f74 <APP_voidBackTasks+0xe0>)
 8001ea2:	7813      	ldrb	r3, [r2, #0]
 8001ea4:	2108      	movs	r1, #8
 8001ea6:	f361 0303 	bfi	r3, r1, #0, #4
 8001eaa:	7013      	strb	r3, [r2, #0]
		/*flag = 3*/
		G_u16DataAfterProccing.Flag = 3;
 8001eac:	4a31      	ldr	r2, [pc, #196]	@ (8001f74 <APP_voidBackTasks+0xe0>)
 8001eae:	7853      	ldrb	r3, [r2, #1]
 8001eb0:	f043 0303 	orr.w	r3, r3, #3
 8001eb4:	7053      	strb	r3, [r2, #1]
		if (speed_control_Automatic == Automatic_ON)
			G_u16DataAfterProccing.Speed = max_speed;
		else
			G_u16DataAfterProccing.Speed = G_xMy_Data.Speed ;
	}
}
 8001eb6:	e057      	b.n	8001f68 <APP_voidBackTasks+0xd4>
	else if (G_xNear_Distance.Distance_Back <= UN_SAFE_DISTANCE) //Un Safed Distance
 8001eb8:	4b2d      	ldr	r3, [pc, #180]	@ (8001f70 <APP_voidBackTasks+0xdc>)
 8001eba:	785b      	ldrb	r3, [r3, #1]
 8001ebc:	2b14      	cmp	r3, #20
 8001ebe:	d83f      	bhi.n	8001f40 <APP_voidBackTasks+0xac>
		if (G_xMy_Data.Speed <= G_u8_LimetedSpeed)
 8001ec0:	4b2d      	ldr	r3, [pc, #180]	@ (8001f78 <APP_voidBackTasks+0xe4>)
 8001ec2:	781b      	ldrb	r3, [r3, #0]
 8001ec4:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001ec8:	b2db      	uxtb	r3, r3
 8001eca:	461a      	mov	r2, r3
 8001ecc:	4b2b      	ldr	r3, [pc, #172]	@ (8001f7c <APP_voidBackTasks+0xe8>)
 8001ece:	781b      	ldrb	r3, [r3, #0]
 8001ed0:	429a      	cmp	r2, r3
 8001ed2:	dc1a      	bgt.n	8001f0a <APP_voidBackTasks+0x76>
			G_u16DataAfterProccing.Flag = 1; ;
 8001ed4:	4a27      	ldr	r2, [pc, #156]	@ (8001f74 <APP_voidBackTasks+0xe0>)
 8001ed6:	7853      	ldrb	r3, [r2, #1]
 8001ed8:	2101      	movs	r1, #1
 8001eda:	f361 0301 	bfi	r3, r1, #0, #2
 8001ede:	7053      	strb	r3, [r2, #1]
			G_u16DataAfterProccing.Direction = G_xMy_Data.Direction ;
 8001ee0:	4b25      	ldr	r3, [pc, #148]	@ (8001f78 <APP_voidBackTasks+0xe4>)
 8001ee2:	781b      	ldrb	r3, [r3, #0]
 8001ee4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001ee8:	b2d9      	uxtb	r1, r3
 8001eea:	4a22      	ldr	r2, [pc, #136]	@ (8001f74 <APP_voidBackTasks+0xe0>)
 8001eec:	7813      	ldrb	r3, [r2, #0]
 8001eee:	f361 0303 	bfi	r3, r1, #0, #4
 8001ef2:	7013      	strb	r3, [r2, #0]
			G_u16DataAfterProccing.Speed = G_xMy_Data.Speed ;
 8001ef4:	4b20      	ldr	r3, [pc, #128]	@ (8001f78 <APP_voidBackTasks+0xe4>)
 8001ef6:	781b      	ldrb	r3, [r3, #0]
 8001ef8:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001efc:	b2d9      	uxtb	r1, r3
 8001efe:	4a1d      	ldr	r2, [pc, #116]	@ (8001f74 <APP_voidBackTasks+0xe0>)
 8001f00:	7813      	ldrb	r3, [r2, #0]
 8001f02:	f361 1306 	bfi	r3, r1, #4, #3
 8001f06:	7013      	strb	r3, [r2, #0]
}
 8001f08:	e02e      	b.n	8001f68 <APP_voidBackTasks+0xd4>
			G_u16DataAfterProccing.Flag = 2;
 8001f0a:	4a1a      	ldr	r2, [pc, #104]	@ (8001f74 <APP_voidBackTasks+0xe0>)
 8001f0c:	7853      	ldrb	r3, [r2, #1]
 8001f0e:	2102      	movs	r1, #2
 8001f10:	f361 0301 	bfi	r3, r1, #0, #2
 8001f14:	7053      	strb	r3, [r2, #1]
			G_u16DataAfterProccing.Direction = G_xMy_Data.Direction ;
 8001f16:	4b18      	ldr	r3, [pc, #96]	@ (8001f78 <APP_voidBackTasks+0xe4>)
 8001f18:	781b      	ldrb	r3, [r3, #0]
 8001f1a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001f1e:	b2d9      	uxtb	r1, r3
 8001f20:	4a14      	ldr	r2, [pc, #80]	@ (8001f74 <APP_voidBackTasks+0xe0>)
 8001f22:	7813      	ldrb	r3, [r2, #0]
 8001f24:	f361 0303 	bfi	r3, r1, #0, #4
 8001f28:	7013      	strb	r3, [r2, #0]
			G_u16DataAfterProccing.Speed = G_u8_LimetedSpeed ;
 8001f2a:	4b14      	ldr	r3, [pc, #80]	@ (8001f7c <APP_voidBackTasks+0xe8>)
 8001f2c:	781b      	ldrb	r3, [r3, #0]
 8001f2e:	f003 0307 	and.w	r3, r3, #7
 8001f32:	b2d9      	uxtb	r1, r3
 8001f34:	4a0f      	ldr	r2, [pc, #60]	@ (8001f74 <APP_voidBackTasks+0xe0>)
 8001f36:	7813      	ldrb	r3, [r2, #0]
 8001f38:	f361 1306 	bfi	r3, r1, #4, #3
 8001f3c:	7013      	strb	r3, [r2, #0]
}
 8001f3e:	e013      	b.n	8001f68 <APP_voidBackTasks+0xd4>
		G_u16DataAfterProccing.Flag = 0;
 8001f40:	4a0c      	ldr	r2, [pc, #48]	@ (8001f74 <APP_voidBackTasks+0xe0>)
 8001f42:	7853      	ldrb	r3, [r2, #1]
 8001f44:	f36f 0301 	bfc	r3, #0, #2
 8001f48:	7053      	strb	r3, [r2, #1]
		G_u16DataAfterProccing.Direction = G_xMy_Data.Direction ;
 8001f4a:	4b0b      	ldr	r3, [pc, #44]	@ (8001f78 <APP_voidBackTasks+0xe4>)
 8001f4c:	781b      	ldrb	r3, [r3, #0]
 8001f4e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001f52:	b2d9      	uxtb	r1, r3
 8001f54:	4a07      	ldr	r2, [pc, #28]	@ (8001f74 <APP_voidBackTasks+0xe0>)
 8001f56:	7813      	ldrb	r3, [r2, #0]
 8001f58:	f361 0303 	bfi	r3, r1, #0, #4
 8001f5c:	7013      	strb	r3, [r2, #0]
			G_u16DataAfterProccing.Speed = max_speed;
 8001f5e:	4a05      	ldr	r2, [pc, #20]	@ (8001f74 <APP_voidBackTasks+0xe0>)
 8001f60:	7813      	ldrb	r3, [r2, #0]
 8001f62:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8001f66:	7013      	strb	r3, [r2, #0]
}
 8001f68:	bf00      	nop
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	bc80      	pop	{r7}
 8001f6e:	4770      	bx	lr
 8001f70:	200000fc 	.word	0x200000fc
 8001f74:	20000104 	.word	0x20000104
 8001f78:	200000f8 	.word	0x200000f8
 8001f7c:	200000ca 	.word	0x200000ca

08001f80 <APP_voidBackward_RightTasks>:
void APP_voidBackward_RightTasks ()
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
	if (G_xNear_Distance.Distance_Left  <= SO_SHORT_DISTANCE) // stop car
 8001f84:	4b35      	ldr	r3, [pc, #212]	@ (800205c <APP_voidBackward_RightTasks+0xdc>)
 8001f86:	789b      	ldrb	r3, [r3, #2]
 8001f88:	2b0a      	cmp	r3, #10
 8001f8a:	d80b      	bhi.n	8001fa4 <APP_voidBackward_RightTasks+0x24>
	{
		//direction = stop
		G_u16DataAfterProccing.Direction = Stop;
 8001f8c:	4a34      	ldr	r2, [pc, #208]	@ (8002060 <APP_voidBackward_RightTasks+0xe0>)
 8001f8e:	7813      	ldrb	r3, [r2, #0]
 8001f90:	2108      	movs	r1, #8
 8001f92:	f361 0303 	bfi	r3, r1, #0, #4
 8001f96:	7013      	strb	r3, [r2, #0]
		/*flag = 3*/
		G_u16DataAfterProccing.Flag = 3;
 8001f98:	4a31      	ldr	r2, [pc, #196]	@ (8002060 <APP_voidBackward_RightTasks+0xe0>)
 8001f9a:	7853      	ldrb	r3, [r2, #1]
 8001f9c:	f043 0303 	orr.w	r3, r3, #3
 8001fa0:	7053      	strb	r3, [r2, #1]
		if (speed_control_Automatic == Automatic_ON)
			G_u16DataAfterProccing.Speed = max_speed;
		else
			G_u16DataAfterProccing.Speed = G_xMy_Data.Speed ;
	}
}
 8001fa2:	e057      	b.n	8002054 <APP_voidBackward_RightTasks+0xd4>
	else if (G_xNear_Distance.Distance_Left <= UN_SAFE_DISTANCE) //Un Safed Distance
 8001fa4:	4b2d      	ldr	r3, [pc, #180]	@ (800205c <APP_voidBackward_RightTasks+0xdc>)
 8001fa6:	789b      	ldrb	r3, [r3, #2]
 8001fa8:	2b14      	cmp	r3, #20
 8001faa:	d83f      	bhi.n	800202c <APP_voidBackward_RightTasks+0xac>
		if (G_xMy_Data.Speed <= G_u8_LimetedSpeed)
 8001fac:	4b2d      	ldr	r3, [pc, #180]	@ (8002064 <APP_voidBackward_RightTasks+0xe4>)
 8001fae:	781b      	ldrb	r3, [r3, #0]
 8001fb0:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001fb4:	b2db      	uxtb	r3, r3
 8001fb6:	461a      	mov	r2, r3
 8001fb8:	4b2b      	ldr	r3, [pc, #172]	@ (8002068 <APP_voidBackward_RightTasks+0xe8>)
 8001fba:	781b      	ldrb	r3, [r3, #0]
 8001fbc:	429a      	cmp	r2, r3
 8001fbe:	dc1a      	bgt.n	8001ff6 <APP_voidBackward_RightTasks+0x76>
			G_u16DataAfterProccing.Flag = 1; ;
 8001fc0:	4a27      	ldr	r2, [pc, #156]	@ (8002060 <APP_voidBackward_RightTasks+0xe0>)
 8001fc2:	7853      	ldrb	r3, [r2, #1]
 8001fc4:	2101      	movs	r1, #1
 8001fc6:	f361 0301 	bfi	r3, r1, #0, #2
 8001fca:	7053      	strb	r3, [r2, #1]
			G_u16DataAfterProccing.Direction = G_xMy_Data.Direction ;
 8001fcc:	4b25      	ldr	r3, [pc, #148]	@ (8002064 <APP_voidBackward_RightTasks+0xe4>)
 8001fce:	781b      	ldrb	r3, [r3, #0]
 8001fd0:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8001fd4:	b2d9      	uxtb	r1, r3
 8001fd6:	4a22      	ldr	r2, [pc, #136]	@ (8002060 <APP_voidBackward_RightTasks+0xe0>)
 8001fd8:	7813      	ldrb	r3, [r2, #0]
 8001fda:	f361 0303 	bfi	r3, r1, #0, #4
 8001fde:	7013      	strb	r3, [r2, #0]
			G_u16DataAfterProccing.Speed = G_xMy_Data.Speed ;
 8001fe0:	4b20      	ldr	r3, [pc, #128]	@ (8002064 <APP_voidBackward_RightTasks+0xe4>)
 8001fe2:	781b      	ldrb	r3, [r3, #0]
 8001fe4:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8001fe8:	b2d9      	uxtb	r1, r3
 8001fea:	4a1d      	ldr	r2, [pc, #116]	@ (8002060 <APP_voidBackward_RightTasks+0xe0>)
 8001fec:	7813      	ldrb	r3, [r2, #0]
 8001fee:	f361 1306 	bfi	r3, r1, #4, #3
 8001ff2:	7013      	strb	r3, [r2, #0]
}
 8001ff4:	e02e      	b.n	8002054 <APP_voidBackward_RightTasks+0xd4>
			G_u16DataAfterProccing.Flag = 2;
 8001ff6:	4a1a      	ldr	r2, [pc, #104]	@ (8002060 <APP_voidBackward_RightTasks+0xe0>)
 8001ff8:	7853      	ldrb	r3, [r2, #1]
 8001ffa:	2102      	movs	r1, #2
 8001ffc:	f361 0301 	bfi	r3, r1, #0, #2
 8002000:	7053      	strb	r3, [r2, #1]
			G_u16DataAfterProccing.Direction = G_xMy_Data.Direction ;
 8002002:	4b18      	ldr	r3, [pc, #96]	@ (8002064 <APP_voidBackward_RightTasks+0xe4>)
 8002004:	781b      	ldrb	r3, [r3, #0]
 8002006:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800200a:	b2d9      	uxtb	r1, r3
 800200c:	4a14      	ldr	r2, [pc, #80]	@ (8002060 <APP_voidBackward_RightTasks+0xe0>)
 800200e:	7813      	ldrb	r3, [r2, #0]
 8002010:	f361 0303 	bfi	r3, r1, #0, #4
 8002014:	7013      	strb	r3, [r2, #0]
			G_u16DataAfterProccing.Speed = G_u8_LimetedSpeed ;
 8002016:	4b14      	ldr	r3, [pc, #80]	@ (8002068 <APP_voidBackward_RightTasks+0xe8>)
 8002018:	781b      	ldrb	r3, [r3, #0]
 800201a:	f003 0307 	and.w	r3, r3, #7
 800201e:	b2d9      	uxtb	r1, r3
 8002020:	4a0f      	ldr	r2, [pc, #60]	@ (8002060 <APP_voidBackward_RightTasks+0xe0>)
 8002022:	7813      	ldrb	r3, [r2, #0]
 8002024:	f361 1306 	bfi	r3, r1, #4, #3
 8002028:	7013      	strb	r3, [r2, #0]
}
 800202a:	e013      	b.n	8002054 <APP_voidBackward_RightTasks+0xd4>
		G_u16DataAfterProccing.Flag = 0;
 800202c:	4a0c      	ldr	r2, [pc, #48]	@ (8002060 <APP_voidBackward_RightTasks+0xe0>)
 800202e:	7853      	ldrb	r3, [r2, #1]
 8002030:	f36f 0301 	bfc	r3, #0, #2
 8002034:	7053      	strb	r3, [r2, #1]
		G_u16DataAfterProccing.Direction = G_xMy_Data.Direction ;
 8002036:	4b0b      	ldr	r3, [pc, #44]	@ (8002064 <APP_voidBackward_RightTasks+0xe4>)
 8002038:	781b      	ldrb	r3, [r3, #0]
 800203a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800203e:	b2d9      	uxtb	r1, r3
 8002040:	4a07      	ldr	r2, [pc, #28]	@ (8002060 <APP_voidBackward_RightTasks+0xe0>)
 8002042:	7813      	ldrb	r3, [r2, #0]
 8002044:	f361 0303 	bfi	r3, r1, #0, #4
 8002048:	7013      	strb	r3, [r2, #0]
			G_u16DataAfterProccing.Speed = max_speed;
 800204a:	4a05      	ldr	r2, [pc, #20]	@ (8002060 <APP_voidBackward_RightTasks+0xe0>)
 800204c:	7813      	ldrb	r3, [r2, #0]
 800204e:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8002052:	7013      	strb	r3, [r2, #0]
}
 8002054:	bf00      	nop
 8002056:	46bd      	mov	sp, r7
 8002058:	bc80      	pop	{r7}
 800205a:	4770      	bx	lr
 800205c:	200000fc 	.word	0x200000fc
 8002060:	20000104 	.word	0x20000104
 8002064:	200000f8 	.word	0x200000f8
 8002068:	200000ca 	.word	0x200000ca

0800206c <APP_voidBackward_LEFTTasks>:
void APP_voidBackward_LEFTTasks ()
{
 800206c:	b480      	push	{r7}
 800206e:	af00      	add	r7, sp, #0
	if (G_xNear_Distance.Distance_Right  <= SO_SHORT_DISTANCE) // stop car
 8002070:	4b35      	ldr	r3, [pc, #212]	@ (8002148 <APP_voidBackward_LEFTTasks+0xdc>)
 8002072:	78db      	ldrb	r3, [r3, #3]
 8002074:	2b0a      	cmp	r3, #10
 8002076:	d80b      	bhi.n	8002090 <APP_voidBackward_LEFTTasks+0x24>
	{
		//direction = stop
		G_u16DataAfterProccing.Direction = Stop;
 8002078:	4a34      	ldr	r2, [pc, #208]	@ (800214c <APP_voidBackward_LEFTTasks+0xe0>)
 800207a:	7813      	ldrb	r3, [r2, #0]
 800207c:	2108      	movs	r1, #8
 800207e:	f361 0303 	bfi	r3, r1, #0, #4
 8002082:	7013      	strb	r3, [r2, #0]
		/*flag = 3*/
		G_u16DataAfterProccing.Flag = 3;
 8002084:	4a31      	ldr	r2, [pc, #196]	@ (800214c <APP_voidBackward_LEFTTasks+0xe0>)
 8002086:	7853      	ldrb	r3, [r2, #1]
 8002088:	f043 0303 	orr.w	r3, r3, #3
 800208c:	7053      	strb	r3, [r2, #1]
		if (speed_control_Automatic == Automatic_ON)
			G_u16DataAfterProccing.Speed = max_speed;
		else
			G_u16DataAfterProccing.Speed = G_xMy_Data.Speed ;
	}
}
 800208e:	e057      	b.n	8002140 <APP_voidBackward_LEFTTasks+0xd4>
	else if (G_xNear_Distance.Distance_Right <= UN_SAFE_DISTANCE) //Un Safed Distance
 8002090:	4b2d      	ldr	r3, [pc, #180]	@ (8002148 <APP_voidBackward_LEFTTasks+0xdc>)
 8002092:	78db      	ldrb	r3, [r3, #3]
 8002094:	2b14      	cmp	r3, #20
 8002096:	d83f      	bhi.n	8002118 <APP_voidBackward_LEFTTasks+0xac>
		if (G_xMy_Data.Speed <= G_u8_LimetedSpeed)
 8002098:	4b2d      	ldr	r3, [pc, #180]	@ (8002150 <APP_voidBackward_LEFTTasks+0xe4>)
 800209a:	781b      	ldrb	r3, [r3, #0]
 800209c:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80020a0:	b2db      	uxtb	r3, r3
 80020a2:	461a      	mov	r2, r3
 80020a4:	4b2b      	ldr	r3, [pc, #172]	@ (8002154 <APP_voidBackward_LEFTTasks+0xe8>)
 80020a6:	781b      	ldrb	r3, [r3, #0]
 80020a8:	429a      	cmp	r2, r3
 80020aa:	dc1a      	bgt.n	80020e2 <APP_voidBackward_LEFTTasks+0x76>
			G_u16DataAfterProccing.Flag = 1;
 80020ac:	4a27      	ldr	r2, [pc, #156]	@ (800214c <APP_voidBackward_LEFTTasks+0xe0>)
 80020ae:	7853      	ldrb	r3, [r2, #1]
 80020b0:	2101      	movs	r1, #1
 80020b2:	f361 0301 	bfi	r3, r1, #0, #2
 80020b6:	7053      	strb	r3, [r2, #1]
			G_u16DataAfterProccing.Direction = G_xMy_Data.Direction ;
 80020b8:	4b25      	ldr	r3, [pc, #148]	@ (8002150 <APP_voidBackward_LEFTTasks+0xe4>)
 80020ba:	781b      	ldrb	r3, [r3, #0]
 80020bc:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80020c0:	b2d9      	uxtb	r1, r3
 80020c2:	4a22      	ldr	r2, [pc, #136]	@ (800214c <APP_voidBackward_LEFTTasks+0xe0>)
 80020c4:	7813      	ldrb	r3, [r2, #0]
 80020c6:	f361 0303 	bfi	r3, r1, #0, #4
 80020ca:	7013      	strb	r3, [r2, #0]
			G_u16DataAfterProccing.Speed = G_xMy_Data.Speed ;
 80020cc:	4b20      	ldr	r3, [pc, #128]	@ (8002150 <APP_voidBackward_LEFTTasks+0xe4>)
 80020ce:	781b      	ldrb	r3, [r3, #0]
 80020d0:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80020d4:	b2d9      	uxtb	r1, r3
 80020d6:	4a1d      	ldr	r2, [pc, #116]	@ (800214c <APP_voidBackward_LEFTTasks+0xe0>)
 80020d8:	7813      	ldrb	r3, [r2, #0]
 80020da:	f361 1306 	bfi	r3, r1, #4, #3
 80020de:	7013      	strb	r3, [r2, #0]
}
 80020e0:	e02e      	b.n	8002140 <APP_voidBackward_LEFTTasks+0xd4>
			G_u16DataAfterProccing.Flag = 2;
 80020e2:	4a1a      	ldr	r2, [pc, #104]	@ (800214c <APP_voidBackward_LEFTTasks+0xe0>)
 80020e4:	7853      	ldrb	r3, [r2, #1]
 80020e6:	2102      	movs	r1, #2
 80020e8:	f361 0301 	bfi	r3, r1, #0, #2
 80020ec:	7053      	strb	r3, [r2, #1]
			G_u16DataAfterProccing.Direction = G_xMy_Data.Direction ;
 80020ee:	4b18      	ldr	r3, [pc, #96]	@ (8002150 <APP_voidBackward_LEFTTasks+0xe4>)
 80020f0:	781b      	ldrb	r3, [r3, #0]
 80020f2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80020f6:	b2d9      	uxtb	r1, r3
 80020f8:	4a14      	ldr	r2, [pc, #80]	@ (800214c <APP_voidBackward_LEFTTasks+0xe0>)
 80020fa:	7813      	ldrb	r3, [r2, #0]
 80020fc:	f361 0303 	bfi	r3, r1, #0, #4
 8002100:	7013      	strb	r3, [r2, #0]
			G_u16DataAfterProccing.Speed = G_u8_LimetedSpeed ;
 8002102:	4b14      	ldr	r3, [pc, #80]	@ (8002154 <APP_voidBackward_LEFTTasks+0xe8>)
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	f003 0307 	and.w	r3, r3, #7
 800210a:	b2d9      	uxtb	r1, r3
 800210c:	4a0f      	ldr	r2, [pc, #60]	@ (800214c <APP_voidBackward_LEFTTasks+0xe0>)
 800210e:	7813      	ldrb	r3, [r2, #0]
 8002110:	f361 1306 	bfi	r3, r1, #4, #3
 8002114:	7013      	strb	r3, [r2, #0]
}
 8002116:	e013      	b.n	8002140 <APP_voidBackward_LEFTTasks+0xd4>
		G_u16DataAfterProccing.Flag = 0;
 8002118:	4a0c      	ldr	r2, [pc, #48]	@ (800214c <APP_voidBackward_LEFTTasks+0xe0>)
 800211a:	7853      	ldrb	r3, [r2, #1]
 800211c:	f36f 0301 	bfc	r3, #0, #2
 8002120:	7053      	strb	r3, [r2, #1]
		G_u16DataAfterProccing.Direction = G_xMy_Data.Direction ;
 8002122:	4b0b      	ldr	r3, [pc, #44]	@ (8002150 <APP_voidBackward_LEFTTasks+0xe4>)
 8002124:	781b      	ldrb	r3, [r3, #0]
 8002126:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800212a:	b2d9      	uxtb	r1, r3
 800212c:	4a07      	ldr	r2, [pc, #28]	@ (800214c <APP_voidBackward_LEFTTasks+0xe0>)
 800212e:	7813      	ldrb	r3, [r2, #0]
 8002130:	f361 0303 	bfi	r3, r1, #0, #4
 8002134:	7013      	strb	r3, [r2, #0]
			G_u16DataAfterProccing.Speed = max_speed;
 8002136:	4a05      	ldr	r2, [pc, #20]	@ (800214c <APP_voidBackward_LEFTTasks+0xe0>)
 8002138:	7813      	ldrb	r3, [r2, #0]
 800213a:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 800213e:	7013      	strb	r3, [r2, #0]
}
 8002140:	bf00      	nop
 8002142:	46bd      	mov	sp, r7
 8002144:	bc80      	pop	{r7}
 8002146:	4770      	bx	lr
 8002148:	200000fc 	.word	0x200000fc
 800214c:	20000104 	.word	0x20000104
 8002150:	200000f8 	.word	0x200000f8
 8002154:	200000ca 	.word	0x200000ca

08002158 <APP_voidRight_LeftTasks>:
void APP_voidRight_LeftTasks ()
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0

}
 800215c:	bf00      	nop
 800215e:	46bd      	mov	sp, r7
 8002160:	bc80      	pop	{r7}
 8002162:	4770      	bx	lr

08002164 <APP_voidForward_RightTasks>:
void APP_voidForward_RightTasks ()
{
 8002164:	b480      	push	{r7}
 8002166:	af00      	add	r7, sp, #0
	if (G_xNear_Distance.Distance_Right  <= SO_SHORT_DISTANCE) // stop car
 8002168:	4b35      	ldr	r3, [pc, #212]	@ (8002240 <APP_voidForward_RightTasks+0xdc>)
 800216a:	78db      	ldrb	r3, [r3, #3]
 800216c:	2b0a      	cmp	r3, #10
 800216e:	d80b      	bhi.n	8002188 <APP_voidForward_RightTasks+0x24>
	{
		//direction = stop
		G_u16DataAfterProccing.Direction = Stop;
 8002170:	4a34      	ldr	r2, [pc, #208]	@ (8002244 <APP_voidForward_RightTasks+0xe0>)
 8002172:	7813      	ldrb	r3, [r2, #0]
 8002174:	2108      	movs	r1, #8
 8002176:	f361 0303 	bfi	r3, r1, #0, #4
 800217a:	7013      	strb	r3, [r2, #0]
		/*flag = 3*/
		G_u16DataAfterProccing.Flag = 3;
 800217c:	4a31      	ldr	r2, [pc, #196]	@ (8002244 <APP_voidForward_RightTasks+0xe0>)
 800217e:	7853      	ldrb	r3, [r2, #1]
 8002180:	f043 0303 	orr.w	r3, r3, #3
 8002184:	7053      	strb	r3, [r2, #1]
		if (speed_control_Automatic == Automatic_ON)
			G_u16DataAfterProccing.Speed = max_speed;
		else
			G_u16DataAfterProccing.Speed = G_xMy_Data.Speed ;
	}
}
 8002186:	e057      	b.n	8002238 <APP_voidForward_RightTasks+0xd4>
	else if (G_xNear_Distance.Distance_Right <= UN_SAFE_DISTANCE) //Un Safed Distance
 8002188:	4b2d      	ldr	r3, [pc, #180]	@ (8002240 <APP_voidForward_RightTasks+0xdc>)
 800218a:	78db      	ldrb	r3, [r3, #3]
 800218c:	2b14      	cmp	r3, #20
 800218e:	d83f      	bhi.n	8002210 <APP_voidForward_RightTasks+0xac>
		if (G_xMy_Data.Speed <= G_u8_LimetedSpeed)
 8002190:	4b2d      	ldr	r3, [pc, #180]	@ (8002248 <APP_voidForward_RightTasks+0xe4>)
 8002192:	781b      	ldrb	r3, [r3, #0]
 8002194:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002198:	b2db      	uxtb	r3, r3
 800219a:	461a      	mov	r2, r3
 800219c:	4b2b      	ldr	r3, [pc, #172]	@ (800224c <APP_voidForward_RightTasks+0xe8>)
 800219e:	781b      	ldrb	r3, [r3, #0]
 80021a0:	429a      	cmp	r2, r3
 80021a2:	dc1a      	bgt.n	80021da <APP_voidForward_RightTasks+0x76>
			G_u16DataAfterProccing.Flag = 1;
 80021a4:	4a27      	ldr	r2, [pc, #156]	@ (8002244 <APP_voidForward_RightTasks+0xe0>)
 80021a6:	7853      	ldrb	r3, [r2, #1]
 80021a8:	2101      	movs	r1, #1
 80021aa:	f361 0301 	bfi	r3, r1, #0, #2
 80021ae:	7053      	strb	r3, [r2, #1]
			G_u16DataAfterProccing.Direction = G_xMy_Data.Direction ;
 80021b0:	4b25      	ldr	r3, [pc, #148]	@ (8002248 <APP_voidForward_RightTasks+0xe4>)
 80021b2:	781b      	ldrb	r3, [r3, #0]
 80021b4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80021b8:	b2d9      	uxtb	r1, r3
 80021ba:	4a22      	ldr	r2, [pc, #136]	@ (8002244 <APP_voidForward_RightTasks+0xe0>)
 80021bc:	7813      	ldrb	r3, [r2, #0]
 80021be:	f361 0303 	bfi	r3, r1, #0, #4
 80021c2:	7013      	strb	r3, [r2, #0]
			G_u16DataAfterProccing.Speed = G_xMy_Data.Speed ;
 80021c4:	4b20      	ldr	r3, [pc, #128]	@ (8002248 <APP_voidForward_RightTasks+0xe4>)
 80021c6:	781b      	ldrb	r3, [r3, #0]
 80021c8:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80021cc:	b2d9      	uxtb	r1, r3
 80021ce:	4a1d      	ldr	r2, [pc, #116]	@ (8002244 <APP_voidForward_RightTasks+0xe0>)
 80021d0:	7813      	ldrb	r3, [r2, #0]
 80021d2:	f361 1306 	bfi	r3, r1, #4, #3
 80021d6:	7013      	strb	r3, [r2, #0]
}
 80021d8:	e02e      	b.n	8002238 <APP_voidForward_RightTasks+0xd4>
			G_u16DataAfterProccing.Flag = 2;
 80021da:	4a1a      	ldr	r2, [pc, #104]	@ (8002244 <APP_voidForward_RightTasks+0xe0>)
 80021dc:	7853      	ldrb	r3, [r2, #1]
 80021de:	2102      	movs	r1, #2
 80021e0:	f361 0301 	bfi	r3, r1, #0, #2
 80021e4:	7053      	strb	r3, [r2, #1]
			G_u16DataAfterProccing.Direction = G_xMy_Data.Direction ;
 80021e6:	4b18      	ldr	r3, [pc, #96]	@ (8002248 <APP_voidForward_RightTasks+0xe4>)
 80021e8:	781b      	ldrb	r3, [r3, #0]
 80021ea:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80021ee:	b2d9      	uxtb	r1, r3
 80021f0:	4a14      	ldr	r2, [pc, #80]	@ (8002244 <APP_voidForward_RightTasks+0xe0>)
 80021f2:	7813      	ldrb	r3, [r2, #0]
 80021f4:	f361 0303 	bfi	r3, r1, #0, #4
 80021f8:	7013      	strb	r3, [r2, #0]
			G_u16DataAfterProccing.Speed = G_u8_LimetedSpeed ;
 80021fa:	4b14      	ldr	r3, [pc, #80]	@ (800224c <APP_voidForward_RightTasks+0xe8>)
 80021fc:	781b      	ldrb	r3, [r3, #0]
 80021fe:	f003 0307 	and.w	r3, r3, #7
 8002202:	b2d9      	uxtb	r1, r3
 8002204:	4a0f      	ldr	r2, [pc, #60]	@ (8002244 <APP_voidForward_RightTasks+0xe0>)
 8002206:	7813      	ldrb	r3, [r2, #0]
 8002208:	f361 1306 	bfi	r3, r1, #4, #3
 800220c:	7013      	strb	r3, [r2, #0]
}
 800220e:	e013      	b.n	8002238 <APP_voidForward_RightTasks+0xd4>
		G_u16DataAfterProccing.Flag = 0;
 8002210:	4a0c      	ldr	r2, [pc, #48]	@ (8002244 <APP_voidForward_RightTasks+0xe0>)
 8002212:	7853      	ldrb	r3, [r2, #1]
 8002214:	f36f 0301 	bfc	r3, #0, #2
 8002218:	7053      	strb	r3, [r2, #1]
		G_u16DataAfterProccing.Direction = G_xMy_Data.Direction ;
 800221a:	4b0b      	ldr	r3, [pc, #44]	@ (8002248 <APP_voidForward_RightTasks+0xe4>)
 800221c:	781b      	ldrb	r3, [r3, #0]
 800221e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002222:	b2d9      	uxtb	r1, r3
 8002224:	4a07      	ldr	r2, [pc, #28]	@ (8002244 <APP_voidForward_RightTasks+0xe0>)
 8002226:	7813      	ldrb	r3, [r2, #0]
 8002228:	f361 0303 	bfi	r3, r1, #0, #4
 800222c:	7013      	strb	r3, [r2, #0]
			G_u16DataAfterProccing.Speed = max_speed;
 800222e:	4a05      	ldr	r2, [pc, #20]	@ (8002244 <APP_voidForward_RightTasks+0xe0>)
 8002230:	7813      	ldrb	r3, [r2, #0]
 8002232:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8002236:	7013      	strb	r3, [r2, #0]
}
 8002238:	bf00      	nop
 800223a:	46bd      	mov	sp, r7
 800223c:	bc80      	pop	{r7}
 800223e:	4770      	bx	lr
 8002240:	200000fc 	.word	0x200000fc
 8002244:	20000104 	.word	0x20000104
 8002248:	200000f8 	.word	0x200000f8
 800224c:	200000ca 	.word	0x200000ca

08002250 <APP_voidForward_LeftTasks>:
void APP_voidForward_LeftTasks ()
{
 8002250:	b480      	push	{r7}
 8002252:	af00      	add	r7, sp, #0
	if (G_xNear_Distance.Distance_Left  <= SO_SHORT_DISTANCE) // stop car
 8002254:	4b35      	ldr	r3, [pc, #212]	@ (800232c <APP_voidForward_LeftTasks+0xdc>)
 8002256:	789b      	ldrb	r3, [r3, #2]
 8002258:	2b0a      	cmp	r3, #10
 800225a:	d80b      	bhi.n	8002274 <APP_voidForward_LeftTasks+0x24>
	{
		//direction = stop
		G_u16DataAfterProccing.Direction = Stop;
 800225c:	4a34      	ldr	r2, [pc, #208]	@ (8002330 <APP_voidForward_LeftTasks+0xe0>)
 800225e:	7813      	ldrb	r3, [r2, #0]
 8002260:	2108      	movs	r1, #8
 8002262:	f361 0303 	bfi	r3, r1, #0, #4
 8002266:	7013      	strb	r3, [r2, #0]
		/*flag = 3*/
		G_u16DataAfterProccing.Flag = 3;
 8002268:	4a31      	ldr	r2, [pc, #196]	@ (8002330 <APP_voidForward_LeftTasks+0xe0>)
 800226a:	7853      	ldrb	r3, [r2, #1]
 800226c:	f043 0303 	orr.w	r3, r3, #3
 8002270:	7053      	strb	r3, [r2, #1]
		if (speed_control_Automatic == Automatic_ON)
			G_u16DataAfterProccing.Speed = max_speed;
		else
			G_u16DataAfterProccing.Speed = G_xMy_Data.Speed ;
	}
}
 8002272:	e057      	b.n	8002324 <APP_voidForward_LeftTasks+0xd4>
	else if (G_xNear_Distance.Distance_Left <= UN_SAFE_DISTANCE) //Un Safed Distance
 8002274:	4b2d      	ldr	r3, [pc, #180]	@ (800232c <APP_voidForward_LeftTasks+0xdc>)
 8002276:	789b      	ldrb	r3, [r3, #2]
 8002278:	2b14      	cmp	r3, #20
 800227a:	d83f      	bhi.n	80022fc <APP_voidForward_LeftTasks+0xac>
		if (G_xMy_Data.Speed <= G_u8_LimetedSpeed)
 800227c:	4b2d      	ldr	r3, [pc, #180]	@ (8002334 <APP_voidForward_LeftTasks+0xe4>)
 800227e:	781b      	ldrb	r3, [r3, #0]
 8002280:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002284:	b2db      	uxtb	r3, r3
 8002286:	461a      	mov	r2, r3
 8002288:	4b2b      	ldr	r3, [pc, #172]	@ (8002338 <APP_voidForward_LeftTasks+0xe8>)
 800228a:	781b      	ldrb	r3, [r3, #0]
 800228c:	429a      	cmp	r2, r3
 800228e:	dc1a      	bgt.n	80022c6 <APP_voidForward_LeftTasks+0x76>
			G_u16DataAfterProccing.Flag = 1;
 8002290:	4a27      	ldr	r2, [pc, #156]	@ (8002330 <APP_voidForward_LeftTasks+0xe0>)
 8002292:	7853      	ldrb	r3, [r2, #1]
 8002294:	2101      	movs	r1, #1
 8002296:	f361 0301 	bfi	r3, r1, #0, #2
 800229a:	7053      	strb	r3, [r2, #1]
			G_u16DataAfterProccing.Direction = G_xMy_Data.Direction ;
 800229c:	4b25      	ldr	r3, [pc, #148]	@ (8002334 <APP_voidForward_LeftTasks+0xe4>)
 800229e:	781b      	ldrb	r3, [r3, #0]
 80022a0:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80022a4:	b2d9      	uxtb	r1, r3
 80022a6:	4a22      	ldr	r2, [pc, #136]	@ (8002330 <APP_voidForward_LeftTasks+0xe0>)
 80022a8:	7813      	ldrb	r3, [r2, #0]
 80022aa:	f361 0303 	bfi	r3, r1, #0, #4
 80022ae:	7013      	strb	r3, [r2, #0]
			G_u16DataAfterProccing.Speed = G_xMy_Data.Speed ;
 80022b0:	4b20      	ldr	r3, [pc, #128]	@ (8002334 <APP_voidForward_LeftTasks+0xe4>)
 80022b2:	781b      	ldrb	r3, [r3, #0]
 80022b4:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80022b8:	b2d9      	uxtb	r1, r3
 80022ba:	4a1d      	ldr	r2, [pc, #116]	@ (8002330 <APP_voidForward_LeftTasks+0xe0>)
 80022bc:	7813      	ldrb	r3, [r2, #0]
 80022be:	f361 1306 	bfi	r3, r1, #4, #3
 80022c2:	7013      	strb	r3, [r2, #0]
}
 80022c4:	e02e      	b.n	8002324 <APP_voidForward_LeftTasks+0xd4>
			G_u16DataAfterProccing.Flag = 2;
 80022c6:	4a1a      	ldr	r2, [pc, #104]	@ (8002330 <APP_voidForward_LeftTasks+0xe0>)
 80022c8:	7853      	ldrb	r3, [r2, #1]
 80022ca:	2102      	movs	r1, #2
 80022cc:	f361 0301 	bfi	r3, r1, #0, #2
 80022d0:	7053      	strb	r3, [r2, #1]
			G_u16DataAfterProccing.Direction = G_xMy_Data.Direction ;
 80022d2:	4b18      	ldr	r3, [pc, #96]	@ (8002334 <APP_voidForward_LeftTasks+0xe4>)
 80022d4:	781b      	ldrb	r3, [r3, #0]
 80022d6:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80022da:	b2d9      	uxtb	r1, r3
 80022dc:	4a14      	ldr	r2, [pc, #80]	@ (8002330 <APP_voidForward_LeftTasks+0xe0>)
 80022de:	7813      	ldrb	r3, [r2, #0]
 80022e0:	f361 0303 	bfi	r3, r1, #0, #4
 80022e4:	7013      	strb	r3, [r2, #0]
			G_u16DataAfterProccing.Speed = G_u8_LimetedSpeed;
 80022e6:	4b14      	ldr	r3, [pc, #80]	@ (8002338 <APP_voidForward_LeftTasks+0xe8>)
 80022e8:	781b      	ldrb	r3, [r3, #0]
 80022ea:	f003 0307 	and.w	r3, r3, #7
 80022ee:	b2d9      	uxtb	r1, r3
 80022f0:	4a0f      	ldr	r2, [pc, #60]	@ (8002330 <APP_voidForward_LeftTasks+0xe0>)
 80022f2:	7813      	ldrb	r3, [r2, #0]
 80022f4:	f361 1306 	bfi	r3, r1, #4, #3
 80022f8:	7013      	strb	r3, [r2, #0]
}
 80022fa:	e013      	b.n	8002324 <APP_voidForward_LeftTasks+0xd4>
		G_u16DataAfterProccing.Flag = 0;
 80022fc:	4a0c      	ldr	r2, [pc, #48]	@ (8002330 <APP_voidForward_LeftTasks+0xe0>)
 80022fe:	7853      	ldrb	r3, [r2, #1]
 8002300:	f36f 0301 	bfc	r3, #0, #2
 8002304:	7053      	strb	r3, [r2, #1]
		G_u16DataAfterProccing.Direction = G_xMy_Data.Direction ;
 8002306:	4b0b      	ldr	r3, [pc, #44]	@ (8002334 <APP_voidForward_LeftTasks+0xe4>)
 8002308:	781b      	ldrb	r3, [r3, #0]
 800230a:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800230e:	b2d9      	uxtb	r1, r3
 8002310:	4a07      	ldr	r2, [pc, #28]	@ (8002330 <APP_voidForward_LeftTasks+0xe0>)
 8002312:	7813      	ldrb	r3, [r2, #0]
 8002314:	f361 0303 	bfi	r3, r1, #0, #4
 8002318:	7013      	strb	r3, [r2, #0]
			G_u16DataAfterProccing.Speed = max_speed;
 800231a:	4a05      	ldr	r2, [pc, #20]	@ (8002330 <APP_voidForward_LeftTasks+0xe0>)
 800231c:	7813      	ldrb	r3, [r2, #0]
 800231e:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8002322:	7013      	strb	r3, [r2, #0]
}
 8002324:	bf00      	nop
 8002326:	46bd      	mov	sp, r7
 8002328:	bc80      	pop	{r7}
 800232a:	4770      	bx	lr
 800232c:	200000fc 	.word	0x200000fc
 8002330:	20000104 	.word	0x20000104
 8002334:	200000f8 	.word	0x200000f8
 8002338:	200000ca 	.word	0x200000ca

0800233c <APP_GET_UART_Command>:


}

void APP_GET_UART_Command()
{
 800233c:	b580      	push	{r7, lr}
 800233e:	af00      	add	r7, sp, #0
	APP_G_u8DataFromUART = MUART_u8ReadDataRegister(UART1);
 8002340:	4804      	ldr	r0, [pc, #16]	@ (8002354 <APP_GET_UART_Command+0x18>)
 8002342:	f7ff fb9f 	bl	8001a84 <MUART_u8ReadDataRegister>
 8002346:	4603      	mov	r3, r0
 8002348:	461a      	mov	r2, r3
 800234a:	4b03      	ldr	r3, [pc, #12]	@ (8002358 <APP_GET_UART_Command+0x1c>)
 800234c:	701a      	strb	r2, [r3, #0]
}
 800234e:	bf00      	nop
 8002350:	bd80      	pop	{r7, pc}
 8002352:	bf00      	nop
 8002354:	40013800 	.word	0x40013800
 8002358:	20000100 	.word	0x20000100

0800235c <ProcessingFun>:

////ahmed hassan and ayman saad

void ProcessingFun (void)
{
 800235c:	b580      	push	{r7, lr}
 800235e:	af00      	add	r7, sp, #0
	/*Mapping data from UART*/
	switch (APP_G_u8DataFromUART)
 8002360:	4bd4      	ldr	r3, [pc, #848]	@ (80026b4 <ProcessingFun+0x358>)
 8002362:	781b      	ldrb	r3, [r3, #0]
 8002364:	3b10      	subs	r3, #16
 8002366:	2b6c      	cmp	r3, #108	@ 0x6c
 8002368:	f200 81cb 	bhi.w	8002702 <ProcessingFun+0x3a6>
 800236c:	a201      	add	r2, pc, #4	@ (adr r2, 8002374 <ProcessingFun+0x18>)
 800236e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002372:	bf00      	nop
 8002374:	08002529 	.word	0x08002529
 8002378:	08002703 	.word	0x08002703
 800237c:	08002703 	.word	0x08002703
 8002380:	08002703 	.word	0x08002703
 8002384:	08002703 	.word	0x08002703
 8002388:	08002703 	.word	0x08002703
 800238c:	08002703 	.word	0x08002703
 8002390:	08002703 	.word	0x08002703
 8002394:	08002703 	.word	0x08002703
 8002398:	08002703 	.word	0x08002703
 800239c:	08002703 	.word	0x08002703
 80023a0:	08002703 	.word	0x08002703
 80023a4:	08002703 	.word	0x08002703
 80023a8:	08002703 	.word	0x08002703
 80023ac:	08002703 	.word	0x08002703
 80023b0:	08002703 	.word	0x08002703
 80023b4:	08002537 	.word	0x08002537
 80023b8:	08002703 	.word	0x08002703
 80023bc:	08002703 	.word	0x08002703
 80023c0:	08002703 	.word	0x08002703
 80023c4:	08002703 	.word	0x08002703
 80023c8:	08002703 	.word	0x08002703
 80023cc:	08002703 	.word	0x08002703
 80023d0:	08002703 	.word	0x08002703
 80023d4:	08002703 	.word	0x08002703
 80023d8:	08002703 	.word	0x08002703
 80023dc:	08002703 	.word	0x08002703
 80023e0:	08002703 	.word	0x08002703
 80023e4:	08002703 	.word	0x08002703
 80023e8:	08002703 	.word	0x08002703
 80023ec:	08002703 	.word	0x08002703
 80023f0:	08002703 	.word	0x08002703
 80023f4:	08002703 	.word	0x08002703
 80023f8:	08002703 	.word	0x08002703
 80023fc:	08002703 	.word	0x08002703
 8002400:	08002703 	.word	0x08002703
 8002404:	08002703 	.word	0x08002703
 8002408:	08002703 	.word	0x08002703
 800240c:	08002703 	.word	0x08002703
 8002410:	08002703 	.word	0x08002703
 8002414:	08002703 	.word	0x08002703
 8002418:	08002703 	.word	0x08002703
 800241c:	08002703 	.word	0x08002703
 8002420:	08002703 	.word	0x08002703
 8002424:	08002703 	.word	0x08002703
 8002428:	08002703 	.word	0x08002703
 800242c:	08002703 	.word	0x08002703
 8002430:	08002703 	.word	0x08002703
 8002434:	08002545 	.word	0x08002545
 8002438:	08002703 	.word	0x08002703
 800243c:	08002703 	.word	0x08002703
 8002440:	08002703 	.word	0x08002703
 8002444:	08002703 	.word	0x08002703
 8002448:	08002703 	.word	0x08002703
 800244c:	08002703 	.word	0x08002703
 8002450:	08002703 	.word	0x08002703
 8002454:	08002553 	.word	0x08002553
 8002458:	08002703 	.word	0x08002703
 800245c:	08002703 	.word	0x08002703
 8002460:	08002703 	.word	0x08002703
 8002464:	08002561 	.word	0x08002561
 8002468:	08002703 	.word	0x08002703
 800246c:	08002703 	.word	0x08002703
 8002470:	08002703 	.word	0x08002703
 8002474:	0800256f 	.word	0x0800256f
 8002478:	08002703 	.word	0x08002703
 800247c:	08002703 	.word	0x08002703
 8002480:	08002703 	.word	0x08002703
 8002484:	08002703 	.word	0x08002703
 8002488:	08002703 	.word	0x08002703
 800248c:	08002703 	.word	0x08002703
 8002490:	08002703 	.word	0x08002703
 8002494:	0800257d 	.word	0x0800257d
 8002498:	08002703 	.word	0x08002703
 800249c:	08002703 	.word	0x08002703
 80024a0:	08002703 	.word	0x08002703
 80024a4:	0800258b 	.word	0x0800258b
 80024a8:	08002703 	.word	0x08002703
 80024ac:	08002703 	.word	0x08002703
 80024b0:	08002703 	.word	0x08002703
 80024b4:	08002599 	.word	0x08002599
 80024b8:	08002703 	.word	0x08002703
 80024bc:	08002703 	.word	0x08002703
 80024c0:	08002703 	.word	0x08002703
 80024c4:	08002703 	.word	0x08002703
 80024c8:	08002703 	.word	0x08002703
 80024cc:	08002703 	.word	0x08002703
 80024d0:	08002703 	.word	0x08002703
 80024d4:	080025d5 	.word	0x080025d5
 80024d8:	08002703 	.word	0x08002703
 80024dc:	08002703 	.word	0x08002703
 80024e0:	08002703 	.word	0x08002703
 80024e4:	08002611 	.word	0x08002611
 80024e8:	08002703 	.word	0x08002703
 80024ec:	08002703 	.word	0x08002703
 80024f0:	08002703 	.word	0x08002703
 80024f4:	0800264d 	.word	0x0800264d
 80024f8:	08002703 	.word	0x08002703
 80024fc:	08002703 	.word	0x08002703
 8002500:	08002703 	.word	0x08002703
 8002504:	08002703 	.word	0x08002703
 8002508:	08002703 	.word	0x08002703
 800250c:	08002703 	.word	0x08002703
 8002510:	08002703 	.word	0x08002703
 8002514:	08002687 	.word	0x08002687
 8002518:	08002703 	.word	0x08002703
 800251c:	08002703 	.word	0x08002703
 8002520:	08002703 	.word	0x08002703
 8002524:	080026c9 	.word	0x080026c9
	{
	case 0x10: //forced stop
		G_xMy_Data.Direction = Stop ;
 8002528:	4a63      	ldr	r2, [pc, #396]	@ (80026b8 <ProcessingFun+0x35c>)
 800252a:	7813      	ldrb	r3, [r2, #0]
 800252c:	2108      	movs	r1, #8
 800252e:	f361 0303 	bfi	r3, r1, #0, #4
 8002532:	7013      	strb	r3, [r2, #0]
		//TODO make it forced
		break;
 8002534:	e0e5      	b.n	8002702 <ProcessingFun+0x3a6>
	case 0x20: //normal stop
		G_xMy_Data.Direction = Stop ;
 8002536:	4a60      	ldr	r2, [pc, #384]	@ (80026b8 <ProcessingFun+0x35c>)
 8002538:	7813      	ldrb	r3, [r2, #0]
 800253a:	2108      	movs	r1, #8
 800253c:	f361 0303 	bfi	r3, r1, #0, #4
 8002540:	7013      	strb	r3, [r2, #0]
		break;
 8002542:	e0de      	b.n	8002702 <ProcessingFun+0x3a6>
	case 0x40: //turn left extremely
		G_xMy_Data.Direction = Left;
 8002544:	4a5c      	ldr	r2, [pc, #368]	@ (80026b8 <ProcessingFun+0x35c>)
 8002546:	7813      	ldrb	r3, [r2, #0]
 8002548:	2103      	movs	r1, #3
 800254a:	f361 0303 	bfi	r3, r1, #0, #4
 800254e:	7013      	strb	r3, [r2, #0]
		break;
 8002550:	e0d7      	b.n	8002702 <ProcessingFun+0x3a6>
	case 0x48: //turn left normal (forward left)
		G_xMy_Data.Direction = Forward_Left;
 8002552:	4a59      	ldr	r2, [pc, #356]	@ (80026b8 <ProcessingFun+0x35c>)
 8002554:	7813      	ldrb	r3, [r2, #0]
 8002556:	2105      	movs	r1, #5
 8002558:	f361 0303 	bfi	r3, r1, #0, #4
 800255c:	7013      	strb	r3, [r2, #0]
		break;
 800255e:	e0d0      	b.n	8002702 <ProcessingFun+0x3a6>
	case 0x4c: //turn left slightly
		G_xMy_Data.Direction = Forward_Left;
 8002560:	4a55      	ldr	r2, [pc, #340]	@ (80026b8 <ProcessingFun+0x35c>)
 8002562:	7813      	ldrb	r3, [r2, #0]
 8002564:	2105      	movs	r1, #5
 8002566:	f361 0303 	bfi	r3, r1, #0, #4
 800256a:	7013      	strb	r3, [r2, #0]
		//TODO make it slight
		break;
 800256c:	e0c9      	b.n	8002702 <ProcessingFun+0x3a6>
	case 0x50: //turn Right extremely
		G_xMy_Data.Direction = Right;
 800256e:	4a52      	ldr	r2, [pc, #328]	@ (80026b8 <ProcessingFun+0x35c>)
 8002570:	7813      	ldrb	r3, [r2, #0]
 8002572:	2102      	movs	r1, #2
 8002574:	f361 0303 	bfi	r3, r1, #0, #4
 8002578:	7013      	strb	r3, [r2, #0]
		break;
 800257a:	e0c2      	b.n	8002702 <ProcessingFun+0x3a6>
	case 0x58: //turn Right normal (forward Right)
		G_xMy_Data.Direction = Forward_Right;
 800257c:	4a4e      	ldr	r2, [pc, #312]	@ (80026b8 <ProcessingFun+0x35c>)
 800257e:	7813      	ldrb	r3, [r2, #0]
 8002580:	2104      	movs	r1, #4
 8002582:	f361 0303 	bfi	r3, r1, #0, #4
 8002586:	7013      	strb	r3, [r2, #0]
		break;
 8002588:	e0bb      	b.n	8002702 <ProcessingFun+0x3a6>
	case 0x5c: //turn Right slightly
		G_xMy_Data.Direction = Forward_Right;
 800258a:	4a4b      	ldr	r2, [pc, #300]	@ (80026b8 <ProcessingFun+0x35c>)
 800258c:	7813      	ldrb	r3, [r2, #0]
 800258e:	2104      	movs	r1, #4
 8002590:	f361 0303 	bfi	r3, r1, #0, #4
 8002594:	7013      	strb	r3, [r2, #0]
		//TODO make it slight
		break;
 8002596:	e0b4      	b.n	8002702 <ProcessingFun+0x3a6>
	case 0x60: //Decrease speed greatly
		//TODO
		if(G_xMy_Data.Speed > 4){
 8002598:	4b47      	ldr	r3, [pc, #284]	@ (80026b8 <ProcessingFun+0x35c>)
 800259a:	781b      	ldrb	r3, [r3, #0]
 800259c:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80025a0:	b2db      	uxtb	r3, r3
 80025a2:	2b04      	cmp	r3, #4
 80025a4:	d90f      	bls.n	80025c6 <ProcessingFun+0x26a>
			G_xMy_Data.Speed -= 4;
 80025a6:	4b44      	ldr	r3, [pc, #272]	@ (80026b8 <ProcessingFun+0x35c>)
 80025a8:	781b      	ldrb	r3, [r3, #0]
 80025aa:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80025ae:	b2db      	uxtb	r3, r3
 80025b0:	3b04      	subs	r3, #4
 80025b2:	b2db      	uxtb	r3, r3
 80025b4:	f003 0307 	and.w	r3, r3, #7
 80025b8:	b2d9      	uxtb	r1, r3
 80025ba:	4a3f      	ldr	r2, [pc, #252]	@ (80026b8 <ProcessingFun+0x35c>)
 80025bc:	7813      	ldrb	r3, [r2, #0]
 80025be:	f361 1306 	bfi	r3, r1, #4, #3
 80025c2:	7013      	strb	r3, [r2, #0]
		}else{
			G_xMy_Data.Speed = Speed1;
		}
		break;
 80025c4:	e09d      	b.n	8002702 <ProcessingFun+0x3a6>
			G_xMy_Data.Speed = Speed1;
 80025c6:	4a3c      	ldr	r2, [pc, #240]	@ (80026b8 <ProcessingFun+0x35c>)
 80025c8:	7813      	ldrb	r3, [r2, #0]
 80025ca:	2101      	movs	r1, #1
 80025cc:	f361 1306 	bfi	r3, r1, #4, #3
 80025d0:	7013      	strb	r3, [r2, #0]
		break;
 80025d2:	e096      	b.n	8002702 <ProcessingFun+0x3a6>
	case 0x68: //Decrease speed
		//TODO
		if(G_xMy_Data.Speed > 2){
 80025d4:	4b38      	ldr	r3, [pc, #224]	@ (80026b8 <ProcessingFun+0x35c>)
 80025d6:	781b      	ldrb	r3, [r3, #0]
 80025d8:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80025dc:	b2db      	uxtb	r3, r3
 80025de:	2b02      	cmp	r3, #2
 80025e0:	d90f      	bls.n	8002602 <ProcessingFun+0x2a6>
			G_xMy_Data.Speed -= 2;
 80025e2:	4b35      	ldr	r3, [pc, #212]	@ (80026b8 <ProcessingFun+0x35c>)
 80025e4:	781b      	ldrb	r3, [r3, #0]
 80025e6:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80025ea:	b2db      	uxtb	r3, r3
 80025ec:	3b02      	subs	r3, #2
 80025ee:	b2db      	uxtb	r3, r3
 80025f0:	f003 0307 	and.w	r3, r3, #7
 80025f4:	b2d9      	uxtb	r1, r3
 80025f6:	4a30      	ldr	r2, [pc, #192]	@ (80026b8 <ProcessingFun+0x35c>)
 80025f8:	7813      	ldrb	r3, [r2, #0]
 80025fa:	f361 1306 	bfi	r3, r1, #4, #3
 80025fe:	7013      	strb	r3, [r2, #0]
		}else{
			G_xMy_Data.Speed = Speed1;
		}
		break;
 8002600:	e07f      	b.n	8002702 <ProcessingFun+0x3a6>
			G_xMy_Data.Speed = Speed1;
 8002602:	4a2d      	ldr	r2, [pc, #180]	@ (80026b8 <ProcessingFun+0x35c>)
 8002604:	7813      	ldrb	r3, [r2, #0]
 8002606:	2101      	movs	r1, #1
 8002608:	f361 1306 	bfi	r3, r1, #4, #3
 800260c:	7013      	strb	r3, [r2, #0]
		break;
 800260e:	e078      	b.n	8002702 <ProcessingFun+0x3a6>
	case 0x6c: //Decrease speed lightly
		//TODO
		if(G_xMy_Data.Speed > 1){
 8002610:	4b29      	ldr	r3, [pc, #164]	@ (80026b8 <ProcessingFun+0x35c>)
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002618:	b2db      	uxtb	r3, r3
 800261a:	2b01      	cmp	r3, #1
 800261c:	d90f      	bls.n	800263e <ProcessingFun+0x2e2>
			G_xMy_Data.Speed -= 1;
 800261e:	4b26      	ldr	r3, [pc, #152]	@ (80026b8 <ProcessingFun+0x35c>)
 8002620:	781b      	ldrb	r3, [r3, #0]
 8002622:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002626:	b2db      	uxtb	r3, r3
 8002628:	3b01      	subs	r3, #1
 800262a:	b2db      	uxtb	r3, r3
 800262c:	f003 0307 	and.w	r3, r3, #7
 8002630:	b2d9      	uxtb	r1, r3
 8002632:	4a21      	ldr	r2, [pc, #132]	@ (80026b8 <ProcessingFun+0x35c>)
 8002634:	7813      	ldrb	r3, [r2, #0]
 8002636:	f361 1306 	bfi	r3, r1, #4, #3
 800263a:	7013      	strb	r3, [r2, #0]
		}else{
			G_xMy_Data.Direction = Stop;
		}
		break;
 800263c:	e061      	b.n	8002702 <ProcessingFun+0x3a6>
			G_xMy_Data.Direction = Stop;
 800263e:	4a1e      	ldr	r2, [pc, #120]	@ (80026b8 <ProcessingFun+0x35c>)
 8002640:	7813      	ldrb	r3, [r2, #0]
 8002642:	2108      	movs	r1, #8
 8002644:	f361 0303 	bfi	r3, r1, #0, #4
 8002648:	7013      	strb	r3, [r2, #0]
		break;
 800264a:	e05a      	b.n	8002702 <ProcessingFun+0x3a6>
	case 0x70: //Increase speed greatly
		//TODO
		if(G_xMy_Data.Speed+4 < 8){
 800264c:	4b1a      	ldr	r3, [pc, #104]	@ (80026b8 <ProcessingFun+0x35c>)
 800264e:	781b      	ldrb	r3, [r3, #0]
 8002650:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002654:	b2db      	uxtb	r3, r3
 8002656:	2b03      	cmp	r3, #3
 8002658:	d80f      	bhi.n	800267a <ProcessingFun+0x31e>
			G_xMy_Data.Speed += 4;
 800265a:	4b17      	ldr	r3, [pc, #92]	@ (80026b8 <ProcessingFun+0x35c>)
 800265c:	781b      	ldrb	r3, [r3, #0]
 800265e:	f3c3 1302 	ubfx	r3, r3, #4, #3
 8002662:	b2db      	uxtb	r3, r3
 8002664:	3304      	adds	r3, #4
 8002666:	b2db      	uxtb	r3, r3
 8002668:	f003 0307 	and.w	r3, r3, #7
 800266c:	b2d9      	uxtb	r1, r3
 800266e:	4a12      	ldr	r2, [pc, #72]	@ (80026b8 <ProcessingFun+0x35c>)
 8002670:	7813      	ldrb	r3, [r2, #0]
 8002672:	f361 1306 	bfi	r3, r1, #4, #3
 8002676:	7013      	strb	r3, [r2, #0]
		}else{
			G_xMy_Data.Speed = Speed7;
		}
		break;
 8002678:	e043      	b.n	8002702 <ProcessingFun+0x3a6>
			G_xMy_Data.Speed = Speed7;
 800267a:	4a0f      	ldr	r2, [pc, #60]	@ (80026b8 <ProcessingFun+0x35c>)
 800267c:	7813      	ldrb	r3, [r2, #0]
 800267e:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 8002682:	7013      	strb	r3, [r2, #0]
		break;
 8002684:	e03d      	b.n	8002702 <ProcessingFun+0x3a6>
	case 0x78: //Increase speed
		//TODO
		if(G_xMy_Data.Speed+2 < 8){
 8002686:	4b0c      	ldr	r3, [pc, #48]	@ (80026b8 <ProcessingFun+0x35c>)
 8002688:	781b      	ldrb	r3, [r3, #0]
 800268a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800268e:	b2db      	uxtb	r3, r3
 8002690:	2b05      	cmp	r3, #5
 8002692:	d813      	bhi.n	80026bc <ProcessingFun+0x360>
			G_xMy_Data.Speed += 2;
 8002694:	4b08      	ldr	r3, [pc, #32]	@ (80026b8 <ProcessingFun+0x35c>)
 8002696:	781b      	ldrb	r3, [r3, #0]
 8002698:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800269c:	b2db      	uxtb	r3, r3
 800269e:	3302      	adds	r3, #2
 80026a0:	b2db      	uxtb	r3, r3
 80026a2:	f003 0307 	and.w	r3, r3, #7
 80026a6:	b2d9      	uxtb	r1, r3
 80026a8:	4a03      	ldr	r2, [pc, #12]	@ (80026b8 <ProcessingFun+0x35c>)
 80026aa:	7813      	ldrb	r3, [r2, #0]
 80026ac:	f361 1306 	bfi	r3, r1, #4, #3
 80026b0:	7013      	strb	r3, [r2, #0]
		}else{
			G_xMy_Data.Speed = Speed7;
		}
		break;
 80026b2:	e026      	b.n	8002702 <ProcessingFun+0x3a6>
 80026b4:	20000100 	.word	0x20000100
 80026b8:	200000f8 	.word	0x200000f8
			G_xMy_Data.Speed = Speed7;
 80026bc:	4a37      	ldr	r2, [pc, #220]	@ (800279c <ProcessingFun+0x440>)
 80026be:	7813      	ldrb	r3, [r2, #0]
 80026c0:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80026c4:	7013      	strb	r3, [r2, #0]
		break;
 80026c6:	e01c      	b.n	8002702 <ProcessingFun+0x3a6>
	case 0x7c: //Increase speed lightly
		//TODO
		if(G_xMy_Data.Speed != Speed7){
 80026c8:	4b34      	ldr	r3, [pc, #208]	@ (800279c <ProcessingFun+0x440>)
 80026ca:	781b      	ldrb	r3, [r3, #0]
 80026cc:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80026d0:	b2db      	uxtb	r3, r3
 80026d2:	2b70      	cmp	r3, #112	@ 0x70
 80026d4:	d00f      	beq.n	80026f6 <ProcessingFun+0x39a>
			G_xMy_Data.Speed += 1;
 80026d6:	4b31      	ldr	r3, [pc, #196]	@ (800279c <ProcessingFun+0x440>)
 80026d8:	781b      	ldrb	r3, [r3, #0]
 80026da:	f3c3 1302 	ubfx	r3, r3, #4, #3
 80026de:	b2db      	uxtb	r3, r3
 80026e0:	3301      	adds	r3, #1
 80026e2:	b2db      	uxtb	r3, r3
 80026e4:	f003 0307 	and.w	r3, r3, #7
 80026e8:	b2d9      	uxtb	r1, r3
 80026ea:	4a2c      	ldr	r2, [pc, #176]	@ (800279c <ProcessingFun+0x440>)
 80026ec:	7813      	ldrb	r3, [r2, #0]
 80026ee:	f361 1306 	bfi	r3, r1, #4, #3
 80026f2:	7013      	strb	r3, [r2, #0]
		}else{
			G_xMy_Data.Speed = Speed7;
		}
		break;
 80026f4:	e004      	b.n	8002700 <ProcessingFun+0x3a4>
			G_xMy_Data.Speed = Speed7;
 80026f6:	4a29      	ldr	r2, [pc, #164]	@ (800279c <ProcessingFun+0x440>)
 80026f8:	7813      	ldrb	r3, [r2, #0]
 80026fa:	f043 0370 	orr.w	r3, r3, #112	@ 0x70
 80026fe:	7013      	strb	r3, [r2, #0]
		break;
 8002700:	bf00      	nop
	}

	G_u16DataAfterProccing.Direction = G_xMy_Data.Direction;
 8002702:	4b26      	ldr	r3, [pc, #152]	@ (800279c <ProcessingFun+0x440>)
 8002704:	781b      	ldrb	r3, [r3, #0]
 8002706:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800270a:	b2d9      	uxtb	r1, r3
 800270c:	4a24      	ldr	r2, [pc, #144]	@ (80027a0 <ProcessingFun+0x444>)
 800270e:	7813      	ldrb	r3, [r2, #0]
 8002710:	f361 0303 	bfi	r3, r1, #0, #4
 8002714:	7013      	strb	r3, [r2, #0]
	G_u16DataAfterProccing.Speed = G_xMy_Data.Speed ;
 8002716:	4b21      	ldr	r3, [pc, #132]	@ (800279c <ProcessingFun+0x440>)
 8002718:	781b      	ldrb	r3, [r3, #0]
 800271a:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800271e:	b2d9      	uxtb	r1, r3
 8002720:	4a1f      	ldr	r2, [pc, #124]	@ (80027a0 <ProcessingFun+0x444>)
 8002722:	7813      	ldrb	r3, [r2, #0]
 8002724:	f361 1306 	bfi	r3, r1, #4, #3
 8002728:	7013      	strb	r3, [r2, #0]
	switch(G_xMy_Data.Direction){
 800272a:	4b1c      	ldr	r3, [pc, #112]	@ (800279c <ProcessingFun+0x440>)
 800272c:	781b      	ldrb	r3, [r3, #0]
 800272e:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8002732:	b2db      	uxtb	r3, r3
 8002734:	2b08      	cmp	r3, #8
 8002736:	d82d      	bhi.n	8002794 <ProcessingFun+0x438>
 8002738:	a201      	add	r2, pc, #4	@ (adr r2, 8002740 <ProcessingFun+0x3e4>)
 800273a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800273e:	bf00      	nop
 8002740:	08002765 	.word	0x08002765
 8002744:	08002771 	.word	0x08002771
 8002748:	0800278f 	.word	0x0800278f
 800274c:	0800278f 	.word	0x0800278f
 8002750:	08002783 	.word	0x08002783
 8002754:	08002789 	.word	0x08002789
 8002758:	08002777 	.word	0x08002777
 800275c:	0800277d 	.word	0x0800277d
 8002760:	0800276b 	.word	0x0800276b
	case Go:
		APP_voidGoTasks();
 8002764:	f7ff fb20 	bl	8001da8 <APP_voidGoTasks>
		break;
 8002768:	e015      	b.n	8002796 <ProcessingFun+0x43a>
	case Stop:
		APP_VoidStop();
 800276a:	f7ff fb09 	bl	8001d80 <APP_VoidStop>
		break;
 800276e:	e012      	b.n	8002796 <ProcessingFun+0x43a>
	case Back:
		APP_voidBackTasks();
 8002770:	f7ff fb90 	bl	8001e94 <APP_voidBackTasks>
		break;
 8002774:	e00f      	b.n	8002796 <ProcessingFun+0x43a>
	case Backward_Right:
		APP_voidBackward_RightTasks();
 8002776:	f7ff fc03 	bl	8001f80 <APP_voidBackward_RightTasks>
		break;
 800277a:	e00c      	b.n	8002796 <ProcessingFun+0x43a>
	case Backward_Left:
		APP_voidBackward_LEFTTasks();
 800277c:	f7ff fc76 	bl	800206c <APP_voidBackward_LEFTTasks>
		break;
 8002780:	e009      	b.n	8002796 <ProcessingFun+0x43a>
	case Forward_Right:
		APP_voidForward_RightTasks();
 8002782:	f7ff fcef 	bl	8002164 <APP_voidForward_RightTasks>
		break;
 8002786:	e006      	b.n	8002796 <ProcessingFun+0x43a>
	case Forward_Left:
		APP_voidForward_LeftTasks();
 8002788:	f7ff fd62 	bl	8002250 <APP_voidForward_LeftTasks>
		break;
 800278c:	e003      	b.n	8002796 <ProcessingFun+0x43a>
	case Right:
	case Left:
		APP_voidRight_LeftTasks();
 800278e:	f7ff fce3 	bl	8002158 <APP_voidRight_LeftTasks>
		break;
 8002792:	e000      	b.n	8002796 <ProcessingFun+0x43a>
	default:
		//do nothing
		break;
 8002794:	bf00      	nop
	}
	return;
 8002796:	bf00      	nop

}
 8002798:	bd80      	pop	{r7, pc}
 800279a:	bf00      	nop
 800279c:	200000f8 	.word	0x200000f8
 80027a0:	20000104 	.word	0x20000104

080027a4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80027a8:	bf00      	nop
 80027aa:	46bd      	mov	sp, r7
 80027ac:	bc80      	pop	{r7}
 80027ae:	4770      	bx	lr

080027b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80027b0:	b480      	push	{r7}
 80027b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80027b4:	bf00      	nop
 80027b6:	e7fd      	b.n	80027b4 <HardFault_Handler+0x4>

080027b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80027bc:	bf00      	nop
 80027be:	e7fd      	b.n	80027bc <MemManage_Handler+0x4>

080027c0 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80027c0:	b480      	push	{r7}
 80027c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027c4:	bf00      	nop
 80027c6:	e7fd      	b.n	80027c4 <BusFault_Handler+0x4>

080027c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027c8:	b480      	push	{r7}
 80027ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027cc:	bf00      	nop
 80027ce:	e7fd      	b.n	80027cc <UsageFault_Handler+0x4>

080027d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027d0:	b480      	push	{r7}
 80027d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027d4:	bf00      	nop
 80027d6:	46bd      	mov	sp, r7
 80027d8:	bc80      	pop	{r7}
 80027da:	4770      	bx	lr

080027dc <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027dc:	b480      	push	{r7}
 80027de:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027e0:	bf00      	nop
 80027e2:	46bd      	mov	sp, r7
 80027e4:	bc80      	pop	{r7}
 80027e6:	4770      	bx	lr

080027e8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027e8:	b480      	push	{r7}
 80027ea:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027ec:	bf00      	nop
 80027ee:	46bd      	mov	sp, r7
 80027f0:	bc80      	pop	{r7}
 80027f2:	4770      	bx	lr

080027f4 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80027f4:	b480      	push	{r7}
 80027f6:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80027f8:	bf00      	nop
 80027fa:	46bd      	mov	sp, r7
 80027fc:	bc80      	pop	{r7}
 80027fe:	4770      	bx	lr

08002800 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002800:	480c      	ldr	r0, [pc, #48]	@ (8002834 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002802:	490d      	ldr	r1, [pc, #52]	@ (8002838 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002804:	4a0d      	ldr	r2, [pc, #52]	@ (800283c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002806:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002808:	e002      	b.n	8002810 <LoopCopyDataInit>

0800280a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800280a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800280c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800280e:	3304      	adds	r3, #4

08002810 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002810:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002812:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002814:	d3f9      	bcc.n	800280a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002816:	4a0a      	ldr	r2, [pc, #40]	@ (8002840 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002818:	4c0a      	ldr	r4, [pc, #40]	@ (8002844 <LoopFillZerobss+0x22>)
  movs r3, #0
 800281a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800281c:	e001      	b.n	8002822 <LoopFillZerobss>

0800281e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800281e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002820:	3204      	adds	r2, #4

08002822 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002822:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002824:	d3fb      	bcc.n	800281e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 8002826:	f7ff ffe5 	bl	80027f4 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800282a:	f000 f80f 	bl	800284c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800282e:	f7ff fa09 	bl	8001c44 <main>
  bx lr
 8002832:	4770      	bx	lr
  ldr r0, =_sdata
 8002834:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002838:	200000cc 	.word	0x200000cc
  ldr r2, =_sidata
 800283c:	080028b4 	.word	0x080028b4
  ldr r2, =_sbss
 8002840:	200000cc 	.word	0x200000cc
  ldr r4, =_ebss
 8002844:	200001dc 	.word	0x200001dc

08002848 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002848:	e7fe      	b.n	8002848 <ADC1_2_IRQHandler>
	...

0800284c <__libc_init_array>:
 800284c:	b570      	push	{r4, r5, r6, lr}
 800284e:	2600      	movs	r6, #0
 8002850:	4d0c      	ldr	r5, [pc, #48]	@ (8002884 <__libc_init_array+0x38>)
 8002852:	4c0d      	ldr	r4, [pc, #52]	@ (8002888 <__libc_init_array+0x3c>)
 8002854:	1b64      	subs	r4, r4, r5
 8002856:	10a4      	asrs	r4, r4, #2
 8002858:	42a6      	cmp	r6, r4
 800285a:	d109      	bne.n	8002870 <__libc_init_array+0x24>
 800285c:	f000 f81a 	bl	8002894 <_init>
 8002860:	2600      	movs	r6, #0
 8002862:	4d0a      	ldr	r5, [pc, #40]	@ (800288c <__libc_init_array+0x40>)
 8002864:	4c0a      	ldr	r4, [pc, #40]	@ (8002890 <__libc_init_array+0x44>)
 8002866:	1b64      	subs	r4, r4, r5
 8002868:	10a4      	asrs	r4, r4, #2
 800286a:	42a6      	cmp	r6, r4
 800286c:	d105      	bne.n	800287a <__libc_init_array+0x2e>
 800286e:	bd70      	pop	{r4, r5, r6, pc}
 8002870:	f855 3b04 	ldr.w	r3, [r5], #4
 8002874:	4798      	blx	r3
 8002876:	3601      	adds	r6, #1
 8002878:	e7ee      	b.n	8002858 <__libc_init_array+0xc>
 800287a:	f855 3b04 	ldr.w	r3, [r5], #4
 800287e:	4798      	blx	r3
 8002880:	3601      	adds	r6, #1
 8002882:	e7f2      	b.n	800286a <__libc_init_array+0x1e>
 8002884:	080028ac 	.word	0x080028ac
 8002888:	080028ac 	.word	0x080028ac
 800288c:	080028ac 	.word	0x080028ac
 8002890:	080028b0 	.word	0x080028b0

08002894 <_init>:
 8002894:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8002896:	bf00      	nop
 8002898:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800289a:	bc08      	pop	{r3}
 800289c:	469e      	mov	lr, r3
 800289e:	4770      	bx	lr

080028a0 <_fini>:
 80028a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80028a2:	bf00      	nop
 80028a4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80028a6:	bc08      	pop	{r3}
 80028a8:	469e      	mov	lr, r3
 80028aa:	4770      	bx	lr
