 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : SME
Version: K-2015.06-SP1
Date   : Tue Dec 29 05:24:10 2020
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: reset (input port clocked by clk)
  Endpoint: s1/dp1/o_fail_func_reg[9]
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  SME                tsmc090_wl50          slow

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (fall edge)                                   2.50       2.50
  clock network delay (ideal)                             0.50       3.00
  input external delay                                    0.00       3.00 f
  reset (in)                                              0.05       3.05 f
  s1/reset (shared_memory)                                0.00       3.05 f
  s1/U456/Y (BUFX14)                                      0.08       3.13 f
  s1/U482/Y (BUFX20)                                      0.09       3.22 f
  s1/U572/Y (CLKBUFX40)                                   0.14       3.36 f
  s1/dp1/reset (DP_FailFunc)                              0.00       3.36 f
  s1/dp1/U205/Y (CLKBUFX40)                               0.15       3.51 f
  s1/dp1/U143/Y (BUFX20)                                  0.10       3.61 f
  s1/dp1/U108/Y (CLKINVX40)                               0.09       3.70 r
  s1/dp1/U114/Y (AND3X8)                                  0.22       3.92 r
  s1/dp1/U74/Y (NAND2X6)                                  0.17       4.09 f
  s1/dp1/U76/Y (INVX20)                                   0.17       4.26 r
  s1/dp1/U35/Y (NAND2X8)                                  0.22       4.48 f
  s1/dp1/U91/Y (AOI2BB1X4)                                0.24       4.73 f
  s1/dp1/U4/Y (BUFX12)                                    0.25       4.97 f
  s1/dp1/U21/Y (OAI2BB2X4)                                0.31       5.28 r
  s1/dp1/o_fail_func_reg[9]/D (DFFHQX8)                   0.00       5.28 r
  data arrival time                                                  5.28

  clock clk (rise edge)                                   5.00       5.00
  clock network delay (ideal)                             0.50       5.50
  clock uncertainty                                      -0.10       5.40
  s1/dp1/o_fail_func_reg[9]/CK (DFFHQX8)                  0.00       5.40 r
  library setup time                                     -0.12       5.28
  data required time                                                 5.28
  --------------------------------------------------------------------------
  data required time                                                 5.28
  data arrival time                                                 -5.28
  --------------------------------------------------------------------------
  slack (MET)                                                        0.00


1
