<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>syn_noprune</title><link rel="Prev" href="syn_multstyle.htm" title="Previous" /><link rel="Next" href="syn_pipeline.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/lse_constraints_directives.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="puiKhuIflb7H44WykJ4nqCA" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/Constraints%20Ref/syn_noprune_hdl_directive.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="Constraints_Reference_Guide.htm#1014439">Constraints Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="lattice_synthesis_engine_constraints.htm#1014439">Lattice Synthesis Engine (LSE) Constraints</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="HDL%20Attributes%20and%20Directives.htm#1014439">Lattice Synthesis Engine-Supported HDL Attributes</a> &gt; syn_noprune</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1014439" class="Heading3"><span></span>syn_noprune</h4><p id="ww998570" class="BodyAfterHead"><span></span>This attribute prevents instance optimization for black-box modules (including technology-specific primitives) with unused output ports. This attribute is not a global attribute. It works on the component basis. The user must set the attribute on the instance.</p><h5 id="ww998571" class="HeadingRunIn"><span></span>Verilog Syntax</h5><p id="ww998572" class="BodyAfterHead"><span></span>object /* synthesis syn_noprune = 1 */ ;</p><p id="ww998573" class="Body"><span></span>where object is a module an instance. The data type is Boolean.</p><h5 id="ww998588" class="HeadingRunIn"><span></span>Verilog Example</h5><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww998576" class="Code">module top(a1,b1,c1,d1,y1,clk);</pre><pre id="ww998577" class="Code">output y1;</pre><pre id="ww998578" class="Code">input a1,b1,c1,d1;</pre><pre id="ww998579" class="Code">input clk;</pre><pre id="ww998580" class="Code">wire x2,y2;</pre><pre id="ww998581" class="Code">reg y1;</pre><pre id="ww998582" class="Code">syn_noprune u1(a1,b1,c1,d1,x2,y2) /* synthesis syn_noprune=1 */;</pre><pre id="ww998583" class="Code">&nbsp;</pre><pre id="ww998584" class="Code">always @(posedge clk)</pre><pre id="ww998585" class="Code">   y1&lt;= a1;</pre><pre id="ww998586" class="Code">&nbsp;</pre><pre id="ww998587" class="Code">endmodule </pre></td></tr></table></div><h5 id="ww998589" class="HeadingRunIn"><span></span>VHDL Syntax </h5><p id="ww998590" class="BodyAfterHead"><span></span>attribute syn_noprune of object : objectType is true ; </p><p id="ww998591" class="Body"><span></span>where the data type is boolean, and object is a component.</p><h5 id="ww998616" class="HeadingRunIn"><span></span>VHDL Example</h5><div class="ww_skin_page_overflow"><table class="Code" cellspacing="0" summary=""><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: solid; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: solid; border-right-width: 0px; border-top-color: #a0a0a0; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 4px; padding-left: 4px; padding-right: 4px; padding-top: 4px; vertical-align: top; width: 342pt"><pre id="ww998594" class="Code">library ieee;</pre><pre id="ww998595" class="Code">use ieee.std_logic_1164.all; </pre><pre id="ww998596" class="Code">entity top is</pre><pre id="ww998597" class="Code">   port (a1, b1 : in std_logic;</pre><pre id="ww998598" class="Code">         c1,d1,clk : in std_logic;</pre><pre id="ww998599" class="Code">         y1 :out std_logic );</pre><pre id="ww998600" class="Code">end ; </pre><pre id="ww998601" class="Code">architecture behave of top is</pre><pre id="ww998602" class="Code">component noprune </pre><pre id="ww998603" class="Code">port (a, b, c, d : in std_logic;</pre><pre id="ww998604" class="Code">      x,y : out std_logic );</pre><pre id="ww998605" class="Code">end component; </pre><pre id="ww998606" class="Code">signal x2,y2 : std_logic;</pre><pre id="ww1037271" class="Code">attribute syn_noprune : boolean;</pre><pre id="ww1037272" class="Code">attribute syn_noprune of noprune : component is true;</pre><pre id="ww998609" class="Code">begin</pre><pre id="ww998610" class="Code">   u1: noprune port map(a1, b1, c1, d1, x2, y2);</pre><pre id="ww998611" class="Code">   process begin</pre><pre id="ww998612" class="Code">      wait until (clk = '1') and clk'event;</pre><pre id="ww998613" class="Code">      y1 &lt;= a1;</pre><pre id="ww998614" class="Code">   end process;</pre><pre id="ww998615" class="Code">end;</pre></td></tr></table></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>