// Seed: 3241359402
module module_0 (
    id_1
);
  inout wire id_1;
  logic id_2;
  assign id_1 = id_1;
  wor id_3 = -1;
  assign id_2 = -1'b0 ** {!id_1{1}};
  wire id_4;
endmodule
module module_1 #(
    parameter id_7 = 32'd30
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    _id_7,
    id_8
);
  input wire id_8;
  inout wire _id_7;
  inout wire id_6;
  inout logic [7:0] id_5;
  output wire id_4;
  module_0 modCall_1 (id_6);
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always @(*) begin : LABEL_0
    if (1) begin : LABEL_1
      id_5[id_7] <= id_6;
    end
  end
endmodule
