Lattice Timing Report -  Setup  and Hold, Version Radiant Software (64-bit) 3.0.0.24.1

Wed Nov 17 21:56:56 2021

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2021 Lattice Semiconductor Corporation,  All rights reserved.

Command line:    timing -sethld -v 10 -u 10 -endpoints 10 -nperend 1 -sp High-Performance_1.2V -hsp m -pwrprd -html -rpt ModuloAlarmaTP2_impl_1.twr ModuloAlarmaTP2_impl_1.udb -gui

-----------------------------------------
Design:          MainModule
Family:          iCE40UP
Device:          iCE40UP5K
Package:         SG48
Performance:     High-Performance_1.2V
Package Status:                     Preliminary    Version 1.5
*Performance Hardware Data Status :   Advanced Version 1.0
-----------------------------------------


=====================================================================
                    Table of Contents
=====================================================================
    1  DESIGN CHECKING
        1.1  SDC Constraints
        1.2  Combinational Loop
    2  CLOCK SUMMARY
        2.1  Clock SERCLK_OUT_c
    3  TIMING ANALYSIS SUMMARY
        3.1  Overall (Setup and Hold)
            3.1.1  Constraint Coverage
            3.1.2  Timing Errors
            3.1.3  Total Timing Score
        3.2  Setup Summary Report
        3.3  Hold Summary Report
        3.4  Unconstrained Report
            3.4.1  Unconstrained Start/End Points
            3.4.2  Start/End Points Without Timing Constraints
    4  DETAILED REPORT
        4.1  Setup Detailed Report
        4.2  Hold Detailed Report

=====================================================================
                    End of Table of Contents
=====================================================================

==============================================
1  DESIGN CHECKING
==============================================

1.1  SDC Constraints
=====================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Operating conditions:
--------------------
    Temperature: 85
    Core voltage: 1.14 V

1.2  Combinational Loop
========================
Combinational Loops
-------------------
++++ Loop1
i1_4_lut/Z	->	i1_4_lut_adj_46/Z

++++ Loop2
i364_4_lut/A	->	i364_4_lut/Z

++++ Loop3
i366_4_lut/A	->	i366_4_lut/Z

==============================================
2  CLOCK SUMMARY
==============================================

2.1 Clock "SERCLK_OUT_c"
=======================
create_clock -name {SERCLK_OUT_c} -period 100000 [get_pins {OSCInst1/CLKLF }] 

Single Clock Domain
-------------------------------------------------------------------------------------------------------
           Clock SERCLK_OUT_c           |                    |       Period       |     Frequency      
-------------------------------------------------------------------------------------------------------
 From SERCLK_OUT_c                      |             Target |      100000.000 ns |          0.010 MHz 
                                        | Actual (all paths) |      100000.000 ns |          0.010 MHz 
OSCInst1/CLKLF (MPW)                    |   (50% duty cycle) |      100000.000 ns |          0.010 MHz 
-------------------------------------------------------------------------------------------------------

Clock Domain Crossing

==============================================
3  TIMING ANALYSIS SUMMARY
==============================================

3.1  Overall (Setup and Hold)
==============================

3.1.1  Constraint Coverage
---------------------------
Constraint Coverage: 65.8798%

3.1.2  Timing Errors
---------------------
Timing Errors: 0 endpoints (setup), 0 endpoints (hold)

3.1.3  Total Timing Score
--------------------------
Total Negative Slack: 0.000 ns (setup), 0.000 ns (hold)

3.2  Setup Summary Report
==========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/serial/counter_i31/D           |99977.779 ns 
STATE_OUT/serial/counter_i30/D           |99978.561 ns 
STATE_OUT/serial/counter_i28/D           |99979.051 ns 
STATE_OUT/serial/counter_i29/D           |99979.157 ns 
STATE_OUT/serial/counter_i27/D           |99979.329 ns 
STATE_OUT/serial/counter_i26/D           |99979.673 ns 
STATE_OUT/serial/counter_i24/D           |99980.163 ns 
STATE_OUT/serial/counter_i25/D           |99980.269 ns 
STATE_OUT/serial/counter_i23/D           |99980.559 ns 
STATE_OUT/serial/counter_i22/D           |99980.679 ns 
-------------------------------------------------------
                                         |             
Setup # of endpoints with negative slack:|           0 
                                         |             
-------------------------------------------------------

3.3  Hold Summary Report
=========================

-------------------------------------------------------
          Listing 10 End Points          |    Slack    
-------------------------------------------------------
STATE_OUT/serial/aux_i2/D                |    1.719 ns 
STATE_OUT/serial/counter_i4/D            |    1.719 ns 
STATE_OUT/serial/counter_i6/D            |    1.719 ns 
STATE_OUT/serial/counter_i12/D           |    1.719 ns 
STATE_OUT/serial/counter_i16/D           |    1.719 ns 
STATE_OUT/serial/counter_i27/D           |    1.719 ns 
STATE_OUT/serial/counter_i1/D            |    1.719 ns 
STATE_OUT/cont_143__i2/D                 |    1.719 ns 
STATE_OUT/cont_143__i1/D                 |    1.719 ns 
Sreg_i2/D                                |    1.719 ns 
-------------------------------------------------------
                                         |             
Hold # of endpoints with negative slack: |           0 
                                         |             
-------------------------------------------------------

3.4  Unconstrained Report
===========================

3.4.1  Unconstrained Start/End Points
--------------------------------------

Clocked but unconstrained timing start points
-------------------------------------------------------------------
         Listing 1 Start Points         |           Type           
-------------------------------------------------------------------
STATE_OUT/serial/status_out/Q           |          No required time
-------------------------------------------------------------------
                                        |                          
Number of unconstrained timing start po |                          
ints                                    |                         1
                                        |                          
-------------------------------------------------------------------

Clocked but unconstrained timing end points
--------------------------------------------------
There is no end point satisfying reporting criteria


3.4.2  Start/End Points Without Timing Constraints
---------------------------------------------------

I/O ports without constraint
----------------------------
Possible constraints to use on I/O ports are:
set_input_delay,
set_output_delay,
set_max_delay,
create_clock,
create_generated_clock,
...

-------------------------------------------------------------------
     Listing 10 Start or End Points     |           Type           
-------------------------------------------------------------------
SENSOR1_IN                              |                     input
SENSOR2_IN                              |                     input
KB_IN[1]                                |                     input
KB_IN[0]                                |                     input
KB_RECV                                 |                     input
STATUS_OUT                              |                    output
SIREN_OUT                               |                    output
STATUS_SEND                             |                    output
SERCLK_OUT                              |                    output
Sreg[1]                                 |                    output
-------------------------------------------------------------------
                                        |                          
Number of I/O ports without constraint  |                        15
                                        |                          
-------------------------------------------------------------------

Registers without clock definition
Define the clock for these registers.
-------------------------------------------------------------------
         Listing 10 Instance(s)         |           Type           
-------------------------------------------------------------------
Keyboard/counter_144__i23               |                  No Clock
Keyboard/counter_144__i1                |                  No Clock
Keyboard/counter_144__i21               |                  No Clock
Keyboard/counter_144__i5                |                  No Clock
Keyboard/counter_144__i3                |                  No Clock
Keyboard/counter_144__i17               |                  No Clock
Keyboard/counter_144__i13               |                  No Clock
Keyboard/counter_144__i19               |                  No Clock
Keyboard/counter_144__i15               |                  No Clock
Keyboard/counter_144__i32               |                  No Clock
-------------------------------------------------------------------
                                        |                          
Number of registers without clock defin |                          
ition                                   |                       159
                                        |                          
-------------------------------------------------------------------

==============================================
4  DETAILED REPORT
==============================================

4.1  Setup Detailed Report
===========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (SLICE_R22C17C)
Path End         : STATE_OUT/serial/counter_i31/D  (SLICE_R25C21A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 35
Delay Ratio      : 47.9% (route), 52.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99977.779 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  37      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  37      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   SLICE_R22C17C   CLK_TO_Q1_DELAY      1.391         6.901  68      
STATE_OUT/serial/init                                     NET DELAY            2.146         9.047  68      
STATE_OUT/i1_2_lut_adj_40/A->STATE_OUT/i1_2_lut_adj_40/Z
                                          SLICE_R22C17C   A0_TO_F0_DELAY       0.450         9.497  1       
STATE_OUT/serial/counter_31__N_121[0]                     NET DELAY            3.086        12.583  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE_R24C17A   B1_TO_COUT1_DELAY    0.358        12.941  2       
STATE_OUT/serial/n826                                     NET DELAY            0.000        12.941  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE_R24C17B   CIN0_TO_COUT0_DELAY  0.278        13.219  2       
STATE_OUT/serial/n2232                                    NET DELAY            0.000        13.219  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R24C17B   CIN1_TO_COUT1_DELAY  0.278        13.497  2       
STATE_OUT/serial/n828                                     NET DELAY            0.000        13.497  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R24C17C   CIN0_TO_COUT0_DELAY  0.278        13.775  2       
STATE_OUT/serial/n2235                                    NET DELAY            0.000        13.775  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R24C17C   CIN1_TO_COUT1_DELAY  0.278        14.053  2       
STATE_OUT/serial/n830                                     NET DELAY            0.000        14.053  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R24C17D   CIN0_TO_COUT0_DELAY  0.278        14.331  2       
STATE_OUT/serial/n2238                                    NET DELAY            0.000        14.331  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R24C17D   CIN1_TO_COUT1_DELAY  0.278        14.609  2       
STATE_OUT/serial/n832                                     NET DELAY            0.556        15.165  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R24C18A   CIN0_TO_COUT0_DELAY  0.278        15.443  2       
STATE_OUT/serial/n2241                                    NET DELAY            0.000        15.443  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R24C18A   CIN1_TO_COUT1_DELAY  0.278        15.721  2       
STATE_OUT/serial/n834                                     NET DELAY            0.000        15.721  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R24C18B   CIN0_TO_COUT0_DELAY  0.278        15.999  2       
STATE_OUT/serial/n2244                                    NET DELAY            0.000        15.999  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R24C18B   CIN1_TO_COUT1_DELAY  0.278        16.277  2       
STATE_OUT/serial/n836                                     NET DELAY            0.000        16.277  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R24C18C   CIN0_TO_COUT0_DELAY  0.278        16.555  2       
STATE_OUT/serial/n2247                                    NET DELAY            0.000        16.555  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R24C18C   CIN1_TO_COUT1_DELAY  0.278        16.833  2       
STATE_OUT/serial/n838                                     NET DELAY            0.000        16.833  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R24C18D   CIN0_TO_COUT0_DELAY  0.278        17.111  2       
STATE_OUT/serial/n2250                                    NET DELAY            0.000        17.111  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R24C18D   CIN1_TO_COUT1_DELAY  0.278        17.389  2       
STATE_OUT/serial/n840                                     NET DELAY            0.556        17.945  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R24C19A   CIN0_TO_COUT0_DELAY  0.278        18.223  2       
STATE_OUT/serial/n2253                                    NET DELAY            0.000        18.223  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R24C19A   CIN1_TO_COUT1_DELAY  0.278        18.501  2       
STATE_OUT/serial/n842                                     NET DELAY            0.000        18.501  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R24C19B   CIN0_TO_COUT0_DELAY  0.278        18.779  2       
STATE_OUT/serial/n2256                                    NET DELAY            0.000        18.779  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R24C19B   CIN1_TO_COUT1_DELAY  0.278        19.057  2       
STATE_OUT/serial/n844                                     NET DELAY            0.000        19.057  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R24C19C   CIN0_TO_COUT0_DELAY  0.278        19.335  2       
STATE_OUT/serial/n2259                                    NET DELAY            0.000        19.335  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R24C19C   CIN1_TO_COUT1_DELAY  0.278        19.613  2       
STATE_OUT/serial/n846                                     NET DELAY            0.000        19.613  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R24C19D   CIN0_TO_COUT0_DELAY  0.278        19.891  2       
STATE_OUT/serial/n2262                                    NET DELAY            0.000        19.891  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R24C19D   CIN1_TO_COUT1_DELAY  0.278        20.169  2       
STATE_OUT/serial/n848                                     NET DELAY            0.556        20.725  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R24C20A   CIN0_TO_COUT0_DELAY  0.278        21.003  2       
STATE_OUT/serial/n2265                                    NET DELAY            0.000        21.003  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R24C20A   CIN1_TO_COUT1_DELAY  0.278        21.281  2       
STATE_OUT/serial/n850                                     NET DELAY            0.000        21.281  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE_R24C20B   CIN0_TO_COUT0_DELAY  0.278        21.559  2       
STATE_OUT/serial/n2268                                    NET DELAY            0.000        21.559  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE_R24C20B   CIN1_TO_COUT1_DELAY  0.278        21.837  2       
STATE_OUT/serial/n852                                     NET DELAY            0.000        21.837  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          SLICE_R24C20C   CIN0_TO_COUT0_DELAY  0.278        22.115  2       
STATE_OUT/serial/n2271                                    NET DELAY            0.000        22.115  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          SLICE_R24C20C   CIN1_TO_COUT1_DELAY  0.278        22.393  2       
STATE_OUT/serial/n854                                     NET DELAY            0.000        22.393  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI0->STATE_OUT/serial/sub_11_add_2_add_5_31/CO0
                                          SLICE_R24C20D   CIN0_TO_COUT0_DELAY  0.278        22.671  2       
STATE_OUT/serial/n2274                                    NET DELAY            0.000        22.671  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI1->STATE_OUT/serial/sub_11_add_2_add_5_31/CO1
                                          SLICE_R24C20D   CIN1_TO_COUT1_DELAY  0.278        22.949  2       
STATE_OUT/serial/n856                                     NET DELAY            1.219        24.168  2       
STATE_OUT/serial/sub_11_add_2_add_5_33/D0->STATE_OUT/serial/sub_11_add_2_add_5_33/S0
                                          SLICE_R24C21A   D0_TO_F0_DELAY       0.450        24.618  1       
STATE_OUT/serial/counter_31__N_153[31]                    NET DELAY            2.437        27.055  1       
STATE_OUT/serial/counter_31__I_36_i32_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i32_3_lut_4_lut/Z
                                          SLICE_R25C21A   C0_TO_F0_DELAY       0.477        27.532  1       
STATE_OUT/serial/counter_31__N_84[31] ( DI0 )
                                                          NET DELAY            0.000        27.532  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  37      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  37      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -27.532  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99977.779  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (SLICE_R22C17C)
Path End         : STATE_OUT/serial/counter_i30/D  (SLICE_R25C21A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 34
Delay Ratio      : 47.3% (route), 52.7% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99978.561 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  37      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  37      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   SLICE_R22C17C   CLK_TO_Q1_DELAY      1.391         6.901  68      
STATE_OUT/serial/init                                     NET DELAY            2.146         9.047  68      
STATE_OUT/i1_2_lut_adj_40/A->STATE_OUT/i1_2_lut_adj_40/Z
                                          SLICE_R22C17C   A0_TO_F0_DELAY       0.450         9.497  1       
STATE_OUT/serial/counter_31__N_121[0]                     NET DELAY            3.086        12.583  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE_R24C17A   B1_TO_COUT1_DELAY    0.358        12.941  2       
STATE_OUT/serial/n826                                     NET DELAY            0.000        12.941  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE_R24C17B   CIN0_TO_COUT0_DELAY  0.278        13.219  2       
STATE_OUT/serial/n2232                                    NET DELAY            0.000        13.219  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R24C17B   CIN1_TO_COUT1_DELAY  0.278        13.497  2       
STATE_OUT/serial/n828                                     NET DELAY            0.000        13.497  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R24C17C   CIN0_TO_COUT0_DELAY  0.278        13.775  2       
STATE_OUT/serial/n2235                                    NET DELAY            0.000        13.775  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R24C17C   CIN1_TO_COUT1_DELAY  0.278        14.053  2       
STATE_OUT/serial/n830                                     NET DELAY            0.000        14.053  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R24C17D   CIN0_TO_COUT0_DELAY  0.278        14.331  2       
STATE_OUT/serial/n2238                                    NET DELAY            0.000        14.331  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R24C17D   CIN1_TO_COUT1_DELAY  0.278        14.609  2       
STATE_OUT/serial/n832                                     NET DELAY            0.556        15.165  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R24C18A   CIN0_TO_COUT0_DELAY  0.278        15.443  2       
STATE_OUT/serial/n2241                                    NET DELAY            0.000        15.443  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R24C18A   CIN1_TO_COUT1_DELAY  0.278        15.721  2       
STATE_OUT/serial/n834                                     NET DELAY            0.000        15.721  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R24C18B   CIN0_TO_COUT0_DELAY  0.278        15.999  2       
STATE_OUT/serial/n2244                                    NET DELAY            0.000        15.999  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R24C18B   CIN1_TO_COUT1_DELAY  0.278        16.277  2       
STATE_OUT/serial/n836                                     NET DELAY            0.000        16.277  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R24C18C   CIN0_TO_COUT0_DELAY  0.278        16.555  2       
STATE_OUT/serial/n2247                                    NET DELAY            0.000        16.555  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R24C18C   CIN1_TO_COUT1_DELAY  0.278        16.833  2       
STATE_OUT/serial/n838                                     NET DELAY            0.000        16.833  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R24C18D   CIN0_TO_COUT0_DELAY  0.278        17.111  2       
STATE_OUT/serial/n2250                                    NET DELAY            0.000        17.111  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R24C18D   CIN1_TO_COUT1_DELAY  0.278        17.389  2       
STATE_OUT/serial/n840                                     NET DELAY            0.556        17.945  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R24C19A   CIN0_TO_COUT0_DELAY  0.278        18.223  2       
STATE_OUT/serial/n2253                                    NET DELAY            0.000        18.223  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R24C19A   CIN1_TO_COUT1_DELAY  0.278        18.501  2       
STATE_OUT/serial/n842                                     NET DELAY            0.000        18.501  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R24C19B   CIN0_TO_COUT0_DELAY  0.278        18.779  2       
STATE_OUT/serial/n2256                                    NET DELAY            0.000        18.779  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R24C19B   CIN1_TO_COUT1_DELAY  0.278        19.057  2       
STATE_OUT/serial/n844                                     NET DELAY            0.000        19.057  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R24C19C   CIN0_TO_COUT0_DELAY  0.278        19.335  2       
STATE_OUT/serial/n2259                                    NET DELAY            0.000        19.335  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R24C19C   CIN1_TO_COUT1_DELAY  0.278        19.613  2       
STATE_OUT/serial/n846                                     NET DELAY            0.000        19.613  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R24C19D   CIN0_TO_COUT0_DELAY  0.278        19.891  2       
STATE_OUT/serial/n2262                                    NET DELAY            0.000        19.891  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R24C19D   CIN1_TO_COUT1_DELAY  0.278        20.169  2       
STATE_OUT/serial/n848                                     NET DELAY            0.556        20.725  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R24C20A   CIN0_TO_COUT0_DELAY  0.278        21.003  2       
STATE_OUT/serial/n2265                                    NET DELAY            0.000        21.003  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R24C20A   CIN1_TO_COUT1_DELAY  0.278        21.281  2       
STATE_OUT/serial/n850                                     NET DELAY            0.000        21.281  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE_R24C20B   CIN0_TO_COUT0_DELAY  0.278        21.559  2       
STATE_OUT/serial/n2268                                    NET DELAY            0.000        21.559  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE_R24C20B   CIN1_TO_COUT1_DELAY  0.278        21.837  2       
STATE_OUT/serial/n852                                     NET DELAY            0.000        21.837  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          SLICE_R24C20C   CIN0_TO_COUT0_DELAY  0.278        22.115  2       
STATE_OUT/serial/n2271                                    NET DELAY            0.000        22.115  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          SLICE_R24C20C   CIN1_TO_COUT1_DELAY  0.278        22.393  2       
STATE_OUT/serial/n854                                     NET DELAY            0.000        22.393  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/CI0->STATE_OUT/serial/sub_11_add_2_add_5_31/CO0
                                          SLICE_R24C20D   CIN0_TO_COUT0_DELAY  0.278        22.671  2       
STATE_OUT/serial/n2274                                    NET DELAY            0.662        23.333  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/D1->STATE_OUT/serial/sub_11_add_2_add_5_31/S1
                                          SLICE_R24C20D   D1_TO_F1_DELAY       0.450        23.783  1       
STATE_OUT/serial/counter_31__N_153[30]                    NET DELAY            2.490        26.273  1       
STATE_OUT/serial/counter_31__I_36_i31_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i31_3_lut_4_lut/Z
                                          SLICE_R25C21A   B1_TO_F1_DELAY       0.477        26.750  1       
STATE_OUT/serial/counter_31__N_84[30] ( DI1 )
                                                          NET DELAY            0.000        26.750  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  37      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  37      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -26.750  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99978.561  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (SLICE_R22C17C)
Path End         : STATE_OUT/serial/counter_i28/D  (SLICE_R23C20B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 32
Delay Ratio      : 48.8% (route), 51.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99979.051 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  37      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  37      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   SLICE_R22C17C   CLK_TO_Q1_DELAY      1.391         6.901  68      
STATE_OUT/serial/init                                     NET DELAY            2.146         9.047  68      
STATE_OUT/i1_2_lut_adj_40/A->STATE_OUT/i1_2_lut_adj_40/Z
                                          SLICE_R22C17C   A0_TO_F0_DELAY       0.450         9.497  1       
STATE_OUT/serial/counter_31__N_121[0]                     NET DELAY            3.086        12.583  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE_R24C17A   B1_TO_COUT1_DELAY    0.358        12.941  2       
STATE_OUT/serial/n826                                     NET DELAY            0.000        12.941  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE_R24C17B   CIN0_TO_COUT0_DELAY  0.278        13.219  2       
STATE_OUT/serial/n2232                                    NET DELAY            0.000        13.219  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R24C17B   CIN1_TO_COUT1_DELAY  0.278        13.497  2       
STATE_OUT/serial/n828                                     NET DELAY            0.000        13.497  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R24C17C   CIN0_TO_COUT0_DELAY  0.278        13.775  2       
STATE_OUT/serial/n2235                                    NET DELAY            0.000        13.775  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R24C17C   CIN1_TO_COUT1_DELAY  0.278        14.053  2       
STATE_OUT/serial/n830                                     NET DELAY            0.000        14.053  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R24C17D   CIN0_TO_COUT0_DELAY  0.278        14.331  2       
STATE_OUT/serial/n2238                                    NET DELAY            0.000        14.331  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R24C17D   CIN1_TO_COUT1_DELAY  0.278        14.609  2       
STATE_OUT/serial/n832                                     NET DELAY            0.556        15.165  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R24C18A   CIN0_TO_COUT0_DELAY  0.278        15.443  2       
STATE_OUT/serial/n2241                                    NET DELAY            0.000        15.443  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R24C18A   CIN1_TO_COUT1_DELAY  0.278        15.721  2       
STATE_OUT/serial/n834                                     NET DELAY            0.000        15.721  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R24C18B   CIN0_TO_COUT0_DELAY  0.278        15.999  2       
STATE_OUT/serial/n2244                                    NET DELAY            0.000        15.999  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R24C18B   CIN1_TO_COUT1_DELAY  0.278        16.277  2       
STATE_OUT/serial/n836                                     NET DELAY            0.000        16.277  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R24C18C   CIN0_TO_COUT0_DELAY  0.278        16.555  2       
STATE_OUT/serial/n2247                                    NET DELAY            0.000        16.555  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R24C18C   CIN1_TO_COUT1_DELAY  0.278        16.833  2       
STATE_OUT/serial/n838                                     NET DELAY            0.000        16.833  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R24C18D   CIN0_TO_COUT0_DELAY  0.278        17.111  2       
STATE_OUT/serial/n2250                                    NET DELAY            0.000        17.111  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R24C18D   CIN1_TO_COUT1_DELAY  0.278        17.389  2       
STATE_OUT/serial/n840                                     NET DELAY            0.556        17.945  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R24C19A   CIN0_TO_COUT0_DELAY  0.278        18.223  2       
STATE_OUT/serial/n2253                                    NET DELAY            0.000        18.223  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R24C19A   CIN1_TO_COUT1_DELAY  0.278        18.501  2       
STATE_OUT/serial/n842                                     NET DELAY            0.000        18.501  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R24C19B   CIN0_TO_COUT0_DELAY  0.278        18.779  2       
STATE_OUT/serial/n2256                                    NET DELAY            0.000        18.779  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R24C19B   CIN1_TO_COUT1_DELAY  0.278        19.057  2       
STATE_OUT/serial/n844                                     NET DELAY            0.000        19.057  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R24C19C   CIN0_TO_COUT0_DELAY  0.278        19.335  2       
STATE_OUT/serial/n2259                                    NET DELAY            0.000        19.335  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R24C19C   CIN1_TO_COUT1_DELAY  0.278        19.613  2       
STATE_OUT/serial/n846                                     NET DELAY            0.000        19.613  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R24C19D   CIN0_TO_COUT0_DELAY  0.278        19.891  2       
STATE_OUT/serial/n2262                                    NET DELAY            0.000        19.891  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R24C19D   CIN1_TO_COUT1_DELAY  0.278        20.169  2       
STATE_OUT/serial/n848                                     NET DELAY            0.556        20.725  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R24C20A   CIN0_TO_COUT0_DELAY  0.278        21.003  2       
STATE_OUT/serial/n2265                                    NET DELAY            0.000        21.003  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R24C20A   CIN1_TO_COUT1_DELAY  0.278        21.281  2       
STATE_OUT/serial/n850                                     NET DELAY            0.000        21.281  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE_R24C20B   CIN0_TO_COUT0_DELAY  0.278        21.559  2       
STATE_OUT/serial/n2268                                    NET DELAY            0.000        21.559  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE_R24C20B   CIN1_TO_COUT1_DELAY  0.278        21.837  2       
STATE_OUT/serial/n852                                     NET DELAY            0.000        21.837  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          SLICE_R24C20C   CIN0_TO_COUT0_DELAY  0.278        22.115  2       
STATE_OUT/serial/n2271                                    NET DELAY            0.662        22.777  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/D1->STATE_OUT/serial/sub_11_add_2_add_5_29/S1
                                          SLICE_R24C20C   D1_TO_F1_DELAY       0.450        23.227  1       
STATE_OUT/serial/counter_31__N_153[28]                    NET DELAY            2.556        25.783  1       
STATE_OUT/serial/counter_31__I_36_i29_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i29_3_lut_4_lut/Z
                                          SLICE_R23C20B   A1_TO_F1_DELAY       0.477        26.260  1       
STATE_OUT/serial/counter_31__N_84[28] ( DI1 )
                                                          NET DELAY            0.000        26.260  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  37      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  37      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -26.260  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99979.051  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (SLICE_R22C17C)
Path End         : STATE_OUT/serial/counter_i29/D  (SLICE_R23C20B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 33
Delay Ratio      : 47.2% (route), 52.8% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99979.157 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  37      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  37      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   SLICE_R22C17C   CLK_TO_Q1_DELAY      1.391         6.901  68      
STATE_OUT/serial/init                                     NET DELAY            2.146         9.047  68      
STATE_OUT/i1_2_lut_adj_40/A->STATE_OUT/i1_2_lut_adj_40/Z
                                          SLICE_R22C17C   A0_TO_F0_DELAY       0.450         9.497  1       
STATE_OUT/serial/counter_31__N_121[0]                     NET DELAY            3.086        12.583  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE_R24C17A   B1_TO_COUT1_DELAY    0.358        12.941  2       
STATE_OUT/serial/n826                                     NET DELAY            0.000        12.941  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE_R24C17B   CIN0_TO_COUT0_DELAY  0.278        13.219  2       
STATE_OUT/serial/n2232                                    NET DELAY            0.000        13.219  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R24C17B   CIN1_TO_COUT1_DELAY  0.278        13.497  2       
STATE_OUT/serial/n828                                     NET DELAY            0.000        13.497  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R24C17C   CIN0_TO_COUT0_DELAY  0.278        13.775  2       
STATE_OUT/serial/n2235                                    NET DELAY            0.000        13.775  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R24C17C   CIN1_TO_COUT1_DELAY  0.278        14.053  2       
STATE_OUT/serial/n830                                     NET DELAY            0.000        14.053  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R24C17D   CIN0_TO_COUT0_DELAY  0.278        14.331  2       
STATE_OUT/serial/n2238                                    NET DELAY            0.000        14.331  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R24C17D   CIN1_TO_COUT1_DELAY  0.278        14.609  2       
STATE_OUT/serial/n832                                     NET DELAY            0.556        15.165  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R24C18A   CIN0_TO_COUT0_DELAY  0.278        15.443  2       
STATE_OUT/serial/n2241                                    NET DELAY            0.000        15.443  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R24C18A   CIN1_TO_COUT1_DELAY  0.278        15.721  2       
STATE_OUT/serial/n834                                     NET DELAY            0.000        15.721  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R24C18B   CIN0_TO_COUT0_DELAY  0.278        15.999  2       
STATE_OUT/serial/n2244                                    NET DELAY            0.000        15.999  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R24C18B   CIN1_TO_COUT1_DELAY  0.278        16.277  2       
STATE_OUT/serial/n836                                     NET DELAY            0.000        16.277  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R24C18C   CIN0_TO_COUT0_DELAY  0.278        16.555  2       
STATE_OUT/serial/n2247                                    NET DELAY            0.000        16.555  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R24C18C   CIN1_TO_COUT1_DELAY  0.278        16.833  2       
STATE_OUT/serial/n838                                     NET DELAY            0.000        16.833  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R24C18D   CIN0_TO_COUT0_DELAY  0.278        17.111  2       
STATE_OUT/serial/n2250                                    NET DELAY            0.000        17.111  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R24C18D   CIN1_TO_COUT1_DELAY  0.278        17.389  2       
STATE_OUT/serial/n840                                     NET DELAY            0.556        17.945  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R24C19A   CIN0_TO_COUT0_DELAY  0.278        18.223  2       
STATE_OUT/serial/n2253                                    NET DELAY            0.000        18.223  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R24C19A   CIN1_TO_COUT1_DELAY  0.278        18.501  2       
STATE_OUT/serial/n842                                     NET DELAY            0.000        18.501  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R24C19B   CIN0_TO_COUT0_DELAY  0.278        18.779  2       
STATE_OUT/serial/n2256                                    NET DELAY            0.000        18.779  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R24C19B   CIN1_TO_COUT1_DELAY  0.278        19.057  2       
STATE_OUT/serial/n844                                     NET DELAY            0.000        19.057  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R24C19C   CIN0_TO_COUT0_DELAY  0.278        19.335  2       
STATE_OUT/serial/n2259                                    NET DELAY            0.000        19.335  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R24C19C   CIN1_TO_COUT1_DELAY  0.278        19.613  2       
STATE_OUT/serial/n846                                     NET DELAY            0.000        19.613  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R24C19D   CIN0_TO_COUT0_DELAY  0.278        19.891  2       
STATE_OUT/serial/n2262                                    NET DELAY            0.000        19.891  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R24C19D   CIN1_TO_COUT1_DELAY  0.278        20.169  2       
STATE_OUT/serial/n848                                     NET DELAY            0.556        20.725  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R24C20A   CIN0_TO_COUT0_DELAY  0.278        21.003  2       
STATE_OUT/serial/n2265                                    NET DELAY            0.000        21.003  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R24C20A   CIN1_TO_COUT1_DELAY  0.278        21.281  2       
STATE_OUT/serial/n850                                     NET DELAY            0.000        21.281  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE_R24C20B   CIN0_TO_COUT0_DELAY  0.278        21.559  2       
STATE_OUT/serial/n2268                                    NET DELAY            0.000        21.559  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE_R24C20B   CIN1_TO_COUT1_DELAY  0.278        21.837  2       
STATE_OUT/serial/n852                                     NET DELAY            0.000        21.837  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI0->STATE_OUT/serial/sub_11_add_2_add_5_29/CO0
                                          SLICE_R24C20C   CIN0_TO_COUT0_DELAY  0.278        22.115  2       
STATE_OUT/serial/n2271                                    NET DELAY            0.000        22.115  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/CI1->STATE_OUT/serial/sub_11_add_2_add_5_29/CO1
                                          SLICE_R24C20C   CIN1_TO_COUT1_DELAY  0.278        22.393  2       
STATE_OUT/serial/n854                                     NET DELAY            0.662        23.055  2       
STATE_OUT/serial/sub_11_add_2_add_5_31/D0->STATE_OUT/serial/sub_11_add_2_add_5_31/S0
                                          SLICE_R24C20D   D0_TO_F0_DELAY       0.450        23.505  1       
STATE_OUT/serial/counter_31__N_153[29]                    NET DELAY            2.172        25.677  1       
STATE_OUT/serial/counter_31__I_36_i30_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i30_3_lut_4_lut/Z
                                          SLICE_R23C20B   D0_TO_F0_DELAY       0.477        26.154  1       
STATE_OUT/serial/counter_31__N_84[29] ( DI0 )
                                                          NET DELAY            0.000        26.154  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  37      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  37      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -26.154  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99979.157  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (SLICE_R22C17C)
Path End         : STATE_OUT/serial/counter_i27/D  (SLICE_R25C20C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 31
Delay Ratio      : 49.4% (route), 50.6% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99979.329 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  37      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  37      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   SLICE_R22C17C   CLK_TO_Q1_DELAY      1.391         6.901  68      
STATE_OUT/serial/init                                     NET DELAY            2.146         9.047  68      
STATE_OUT/i1_2_lut_adj_40/A->STATE_OUT/i1_2_lut_adj_40/Z
                                          SLICE_R22C17C   A0_TO_F0_DELAY       0.450         9.497  1       
STATE_OUT/serial/counter_31__N_121[0]                     NET DELAY            3.086        12.583  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE_R24C17A   B1_TO_COUT1_DELAY    0.358        12.941  2       
STATE_OUT/serial/n826                                     NET DELAY            0.000        12.941  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE_R24C17B   CIN0_TO_COUT0_DELAY  0.278        13.219  2       
STATE_OUT/serial/n2232                                    NET DELAY            0.000        13.219  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R24C17B   CIN1_TO_COUT1_DELAY  0.278        13.497  2       
STATE_OUT/serial/n828                                     NET DELAY            0.000        13.497  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R24C17C   CIN0_TO_COUT0_DELAY  0.278        13.775  2       
STATE_OUT/serial/n2235                                    NET DELAY            0.000        13.775  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R24C17C   CIN1_TO_COUT1_DELAY  0.278        14.053  2       
STATE_OUT/serial/n830                                     NET DELAY            0.000        14.053  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R24C17D   CIN0_TO_COUT0_DELAY  0.278        14.331  2       
STATE_OUT/serial/n2238                                    NET DELAY            0.000        14.331  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R24C17D   CIN1_TO_COUT1_DELAY  0.278        14.609  2       
STATE_OUT/serial/n832                                     NET DELAY            0.556        15.165  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R24C18A   CIN0_TO_COUT0_DELAY  0.278        15.443  2       
STATE_OUT/serial/n2241                                    NET DELAY            0.000        15.443  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R24C18A   CIN1_TO_COUT1_DELAY  0.278        15.721  2       
STATE_OUT/serial/n834                                     NET DELAY            0.000        15.721  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R24C18B   CIN0_TO_COUT0_DELAY  0.278        15.999  2       
STATE_OUT/serial/n2244                                    NET DELAY            0.000        15.999  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R24C18B   CIN1_TO_COUT1_DELAY  0.278        16.277  2       
STATE_OUT/serial/n836                                     NET DELAY            0.000        16.277  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R24C18C   CIN0_TO_COUT0_DELAY  0.278        16.555  2       
STATE_OUT/serial/n2247                                    NET DELAY            0.000        16.555  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R24C18C   CIN1_TO_COUT1_DELAY  0.278        16.833  2       
STATE_OUT/serial/n838                                     NET DELAY            0.000        16.833  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R24C18D   CIN0_TO_COUT0_DELAY  0.278        17.111  2       
STATE_OUT/serial/n2250                                    NET DELAY            0.000        17.111  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R24C18D   CIN1_TO_COUT1_DELAY  0.278        17.389  2       
STATE_OUT/serial/n840                                     NET DELAY            0.556        17.945  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R24C19A   CIN0_TO_COUT0_DELAY  0.278        18.223  2       
STATE_OUT/serial/n2253                                    NET DELAY            0.000        18.223  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R24C19A   CIN1_TO_COUT1_DELAY  0.278        18.501  2       
STATE_OUT/serial/n842                                     NET DELAY            0.000        18.501  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R24C19B   CIN0_TO_COUT0_DELAY  0.278        18.779  2       
STATE_OUT/serial/n2256                                    NET DELAY            0.000        18.779  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R24C19B   CIN1_TO_COUT1_DELAY  0.278        19.057  2       
STATE_OUT/serial/n844                                     NET DELAY            0.000        19.057  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R24C19C   CIN0_TO_COUT0_DELAY  0.278        19.335  2       
STATE_OUT/serial/n2259                                    NET DELAY            0.000        19.335  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R24C19C   CIN1_TO_COUT1_DELAY  0.278        19.613  2       
STATE_OUT/serial/n846                                     NET DELAY            0.000        19.613  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R24C19D   CIN0_TO_COUT0_DELAY  0.278        19.891  2       
STATE_OUT/serial/n2262                                    NET DELAY            0.000        19.891  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R24C19D   CIN1_TO_COUT1_DELAY  0.278        20.169  2       
STATE_OUT/serial/n848                                     NET DELAY            0.556        20.725  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R24C20A   CIN0_TO_COUT0_DELAY  0.278        21.003  2       
STATE_OUT/serial/n2265                                    NET DELAY            0.000        21.003  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R24C20A   CIN1_TO_COUT1_DELAY  0.278        21.281  2       
STATE_OUT/serial/n850                                     NET DELAY            0.000        21.281  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE_R24C20B   CIN0_TO_COUT0_DELAY  0.278        21.559  2       
STATE_OUT/serial/n2268                                    NET DELAY            0.000        21.559  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI1->STATE_OUT/serial/sub_11_add_2_add_5_27/CO1
                                          SLICE_R24C20B   CIN1_TO_COUT1_DELAY  0.278        21.837  2       
STATE_OUT/serial/n852                                     NET DELAY            0.662        22.499  2       
STATE_OUT/serial/sub_11_add_2_add_5_29/D0->STATE_OUT/serial/sub_11_add_2_add_5_29/S0
                                          SLICE_R24C20C   D0_TO_F0_DELAY       0.450        22.949  1       
STATE_OUT/serial/counter_31__N_153[27]                    NET DELAY            2.556        25.505  1       
STATE_OUT/serial/counter_31__I_36_i28_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i28_3_lut_4_lut/Z
                                          SLICE_R25C20C   A0_TO_F0_DELAY       0.477        25.982  1       
STATE_OUT/serial/counter_31__N_84[27] ( DI0 )
                                                          NET DELAY            0.000        25.982  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  37      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  37      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -25.982  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99979.329  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (SLICE_R22C17C)
Path End         : STATE_OUT/serial/counter_i26/D  (SLICE_R25C20C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 30
Delay Ratio      : 49.9% (route), 50.1% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99979.673 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  37      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  37      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   SLICE_R22C17C   CLK_TO_Q1_DELAY      1.391         6.901  68      
STATE_OUT/serial/init                                     NET DELAY            2.146         9.047  68      
STATE_OUT/i1_2_lut_adj_40/A->STATE_OUT/i1_2_lut_adj_40/Z
                                          SLICE_R22C17C   A0_TO_F0_DELAY       0.450         9.497  1       
STATE_OUT/serial/counter_31__N_121[0]                     NET DELAY            3.086        12.583  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE_R24C17A   B1_TO_COUT1_DELAY    0.358        12.941  2       
STATE_OUT/serial/n826                                     NET DELAY            0.000        12.941  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE_R24C17B   CIN0_TO_COUT0_DELAY  0.278        13.219  2       
STATE_OUT/serial/n2232                                    NET DELAY            0.000        13.219  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R24C17B   CIN1_TO_COUT1_DELAY  0.278        13.497  2       
STATE_OUT/serial/n828                                     NET DELAY            0.000        13.497  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R24C17C   CIN0_TO_COUT0_DELAY  0.278        13.775  2       
STATE_OUT/serial/n2235                                    NET DELAY            0.000        13.775  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R24C17C   CIN1_TO_COUT1_DELAY  0.278        14.053  2       
STATE_OUT/serial/n830                                     NET DELAY            0.000        14.053  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R24C17D   CIN0_TO_COUT0_DELAY  0.278        14.331  2       
STATE_OUT/serial/n2238                                    NET DELAY            0.000        14.331  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R24C17D   CIN1_TO_COUT1_DELAY  0.278        14.609  2       
STATE_OUT/serial/n832                                     NET DELAY            0.556        15.165  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R24C18A   CIN0_TO_COUT0_DELAY  0.278        15.443  2       
STATE_OUT/serial/n2241                                    NET DELAY            0.000        15.443  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R24C18A   CIN1_TO_COUT1_DELAY  0.278        15.721  2       
STATE_OUT/serial/n834                                     NET DELAY            0.000        15.721  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R24C18B   CIN0_TO_COUT0_DELAY  0.278        15.999  2       
STATE_OUT/serial/n2244                                    NET DELAY            0.000        15.999  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R24C18B   CIN1_TO_COUT1_DELAY  0.278        16.277  2       
STATE_OUT/serial/n836                                     NET DELAY            0.000        16.277  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R24C18C   CIN0_TO_COUT0_DELAY  0.278        16.555  2       
STATE_OUT/serial/n2247                                    NET DELAY            0.000        16.555  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R24C18C   CIN1_TO_COUT1_DELAY  0.278        16.833  2       
STATE_OUT/serial/n838                                     NET DELAY            0.000        16.833  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R24C18D   CIN0_TO_COUT0_DELAY  0.278        17.111  2       
STATE_OUT/serial/n2250                                    NET DELAY            0.000        17.111  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R24C18D   CIN1_TO_COUT1_DELAY  0.278        17.389  2       
STATE_OUT/serial/n840                                     NET DELAY            0.556        17.945  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R24C19A   CIN0_TO_COUT0_DELAY  0.278        18.223  2       
STATE_OUT/serial/n2253                                    NET DELAY            0.000        18.223  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R24C19A   CIN1_TO_COUT1_DELAY  0.278        18.501  2       
STATE_OUT/serial/n842                                     NET DELAY            0.000        18.501  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R24C19B   CIN0_TO_COUT0_DELAY  0.278        18.779  2       
STATE_OUT/serial/n2256                                    NET DELAY            0.000        18.779  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R24C19B   CIN1_TO_COUT1_DELAY  0.278        19.057  2       
STATE_OUT/serial/n844                                     NET DELAY            0.000        19.057  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R24C19C   CIN0_TO_COUT0_DELAY  0.278        19.335  2       
STATE_OUT/serial/n2259                                    NET DELAY            0.000        19.335  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R24C19C   CIN1_TO_COUT1_DELAY  0.278        19.613  2       
STATE_OUT/serial/n846                                     NET DELAY            0.000        19.613  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R24C19D   CIN0_TO_COUT0_DELAY  0.278        19.891  2       
STATE_OUT/serial/n2262                                    NET DELAY            0.000        19.891  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R24C19D   CIN1_TO_COUT1_DELAY  0.278        20.169  2       
STATE_OUT/serial/n848                                     NET DELAY            0.556        20.725  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R24C20A   CIN0_TO_COUT0_DELAY  0.278        21.003  2       
STATE_OUT/serial/n2265                                    NET DELAY            0.000        21.003  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R24C20A   CIN1_TO_COUT1_DELAY  0.278        21.281  2       
STATE_OUT/serial/n850                                     NET DELAY            0.000        21.281  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/CI0->STATE_OUT/serial/sub_11_add_2_add_5_27/CO0
                                          SLICE_R24C20B   CIN0_TO_COUT0_DELAY  0.278        21.559  2       
STATE_OUT/serial/n2268                                    NET DELAY            0.662        22.221  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/D1->STATE_OUT/serial/sub_11_add_2_add_5_27/S1
                                          SLICE_R24C20B   D1_TO_F1_DELAY       0.450        22.671  1       
STATE_OUT/serial/counter_31__N_153[26]                    NET DELAY            2.490        25.161  1       
STATE_OUT/serial/counter_31__I_36_i27_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i27_3_lut_4_lut/Z
                                          SLICE_R25C20C   B1_TO_F1_DELAY       0.477        25.638  1       
STATE_OUT/serial/counter_31__N_84[26] ( DI1 )
                                                          NET DELAY            0.000        25.638  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  37      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  37      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -25.638  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99979.673  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (SLICE_R22C17C)
Path End         : STATE_OUT/serial/counter_i24/D  (SLICE_R23C20A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 28
Delay Ratio      : 51.5% (route), 48.5% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99980.163 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  37      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  37      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   SLICE_R22C17C   CLK_TO_Q1_DELAY      1.391         6.901  68      
STATE_OUT/serial/init                                     NET DELAY            2.146         9.047  68      
STATE_OUT/i1_2_lut_adj_40/A->STATE_OUT/i1_2_lut_adj_40/Z
                                          SLICE_R22C17C   A0_TO_F0_DELAY       0.450         9.497  1       
STATE_OUT/serial/counter_31__N_121[0]                     NET DELAY            3.086        12.583  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE_R24C17A   B1_TO_COUT1_DELAY    0.358        12.941  2       
STATE_OUT/serial/n826                                     NET DELAY            0.000        12.941  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE_R24C17B   CIN0_TO_COUT0_DELAY  0.278        13.219  2       
STATE_OUT/serial/n2232                                    NET DELAY            0.000        13.219  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R24C17B   CIN1_TO_COUT1_DELAY  0.278        13.497  2       
STATE_OUT/serial/n828                                     NET DELAY            0.000        13.497  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R24C17C   CIN0_TO_COUT0_DELAY  0.278        13.775  2       
STATE_OUT/serial/n2235                                    NET DELAY            0.000        13.775  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R24C17C   CIN1_TO_COUT1_DELAY  0.278        14.053  2       
STATE_OUT/serial/n830                                     NET DELAY            0.000        14.053  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R24C17D   CIN0_TO_COUT0_DELAY  0.278        14.331  2       
STATE_OUT/serial/n2238                                    NET DELAY            0.000        14.331  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R24C17D   CIN1_TO_COUT1_DELAY  0.278        14.609  2       
STATE_OUT/serial/n832                                     NET DELAY            0.556        15.165  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R24C18A   CIN0_TO_COUT0_DELAY  0.278        15.443  2       
STATE_OUT/serial/n2241                                    NET DELAY            0.000        15.443  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R24C18A   CIN1_TO_COUT1_DELAY  0.278        15.721  2       
STATE_OUT/serial/n834                                     NET DELAY            0.000        15.721  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R24C18B   CIN0_TO_COUT0_DELAY  0.278        15.999  2       
STATE_OUT/serial/n2244                                    NET DELAY            0.000        15.999  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R24C18B   CIN1_TO_COUT1_DELAY  0.278        16.277  2       
STATE_OUT/serial/n836                                     NET DELAY            0.000        16.277  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R24C18C   CIN0_TO_COUT0_DELAY  0.278        16.555  2       
STATE_OUT/serial/n2247                                    NET DELAY            0.000        16.555  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R24C18C   CIN1_TO_COUT1_DELAY  0.278        16.833  2       
STATE_OUT/serial/n838                                     NET DELAY            0.000        16.833  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R24C18D   CIN0_TO_COUT0_DELAY  0.278        17.111  2       
STATE_OUT/serial/n2250                                    NET DELAY            0.000        17.111  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R24C18D   CIN1_TO_COUT1_DELAY  0.278        17.389  2       
STATE_OUT/serial/n840                                     NET DELAY            0.556        17.945  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R24C19A   CIN0_TO_COUT0_DELAY  0.278        18.223  2       
STATE_OUT/serial/n2253                                    NET DELAY            0.000        18.223  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R24C19A   CIN1_TO_COUT1_DELAY  0.278        18.501  2       
STATE_OUT/serial/n842                                     NET DELAY            0.000        18.501  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R24C19B   CIN0_TO_COUT0_DELAY  0.278        18.779  2       
STATE_OUT/serial/n2256                                    NET DELAY            0.000        18.779  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R24C19B   CIN1_TO_COUT1_DELAY  0.278        19.057  2       
STATE_OUT/serial/n844                                     NET DELAY            0.000        19.057  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R24C19C   CIN0_TO_COUT0_DELAY  0.278        19.335  2       
STATE_OUT/serial/n2259                                    NET DELAY            0.000        19.335  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R24C19C   CIN1_TO_COUT1_DELAY  0.278        19.613  2       
STATE_OUT/serial/n846                                     NET DELAY            0.000        19.613  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R24C19D   CIN0_TO_COUT0_DELAY  0.278        19.891  2       
STATE_OUT/serial/n2262                                    NET DELAY            0.000        19.891  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R24C19D   CIN1_TO_COUT1_DELAY  0.278        20.169  2       
STATE_OUT/serial/n848                                     NET DELAY            0.556        20.725  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R24C20A   CIN0_TO_COUT0_DELAY  0.278        21.003  2       
STATE_OUT/serial/n2265                                    NET DELAY            0.662        21.665  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/D1->STATE_OUT/serial/sub_11_add_2_add_5_25/S1
                                          SLICE_R24C20A   D1_TO_F1_DELAY       0.450        22.115  1       
STATE_OUT/serial/counter_31__N_153[24]                    NET DELAY            2.556        24.671  1       
STATE_OUT/serial/counter_31__I_36_i25_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i25_3_lut_4_lut/Z
                                          SLICE_R23C20A   A1_TO_F1_DELAY       0.477        25.148  1       
STATE_OUT/serial/counter_31__N_84[24] ( DI1 )
                                                          NET DELAY            0.000        25.148  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  37      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  37      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -25.148  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99980.163  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (SLICE_R22C17C)
Path End         : STATE_OUT/serial/counter_i25/D  (SLICE_R23C20A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 29
Delay Ratio      : 49.8% (route), 50.2% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99980.269 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  37      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  37      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   SLICE_R22C17C   CLK_TO_Q1_DELAY      1.391         6.901  68      
STATE_OUT/serial/init                                     NET DELAY            2.146         9.047  68      
STATE_OUT/i1_2_lut_adj_40/A->STATE_OUT/i1_2_lut_adj_40/Z
                                          SLICE_R22C17C   A0_TO_F0_DELAY       0.450         9.497  1       
STATE_OUT/serial/counter_31__N_121[0]                     NET DELAY            3.086        12.583  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE_R24C17A   B1_TO_COUT1_DELAY    0.358        12.941  2       
STATE_OUT/serial/n826                                     NET DELAY            0.000        12.941  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE_R24C17B   CIN0_TO_COUT0_DELAY  0.278        13.219  2       
STATE_OUT/serial/n2232                                    NET DELAY            0.000        13.219  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R24C17B   CIN1_TO_COUT1_DELAY  0.278        13.497  2       
STATE_OUT/serial/n828                                     NET DELAY            0.000        13.497  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R24C17C   CIN0_TO_COUT0_DELAY  0.278        13.775  2       
STATE_OUT/serial/n2235                                    NET DELAY            0.000        13.775  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R24C17C   CIN1_TO_COUT1_DELAY  0.278        14.053  2       
STATE_OUT/serial/n830                                     NET DELAY            0.000        14.053  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R24C17D   CIN0_TO_COUT0_DELAY  0.278        14.331  2       
STATE_OUT/serial/n2238                                    NET DELAY            0.000        14.331  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R24C17D   CIN1_TO_COUT1_DELAY  0.278        14.609  2       
STATE_OUT/serial/n832                                     NET DELAY            0.556        15.165  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R24C18A   CIN0_TO_COUT0_DELAY  0.278        15.443  2       
STATE_OUT/serial/n2241                                    NET DELAY            0.000        15.443  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R24C18A   CIN1_TO_COUT1_DELAY  0.278        15.721  2       
STATE_OUT/serial/n834                                     NET DELAY            0.000        15.721  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R24C18B   CIN0_TO_COUT0_DELAY  0.278        15.999  2       
STATE_OUT/serial/n2244                                    NET DELAY            0.000        15.999  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R24C18B   CIN1_TO_COUT1_DELAY  0.278        16.277  2       
STATE_OUT/serial/n836                                     NET DELAY            0.000        16.277  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R24C18C   CIN0_TO_COUT0_DELAY  0.278        16.555  2       
STATE_OUT/serial/n2247                                    NET DELAY            0.000        16.555  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R24C18C   CIN1_TO_COUT1_DELAY  0.278        16.833  2       
STATE_OUT/serial/n838                                     NET DELAY            0.000        16.833  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R24C18D   CIN0_TO_COUT0_DELAY  0.278        17.111  2       
STATE_OUT/serial/n2250                                    NET DELAY            0.000        17.111  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R24C18D   CIN1_TO_COUT1_DELAY  0.278        17.389  2       
STATE_OUT/serial/n840                                     NET DELAY            0.556        17.945  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R24C19A   CIN0_TO_COUT0_DELAY  0.278        18.223  2       
STATE_OUT/serial/n2253                                    NET DELAY            0.000        18.223  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R24C19A   CIN1_TO_COUT1_DELAY  0.278        18.501  2       
STATE_OUT/serial/n842                                     NET DELAY            0.000        18.501  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R24C19B   CIN0_TO_COUT0_DELAY  0.278        18.779  2       
STATE_OUT/serial/n2256                                    NET DELAY            0.000        18.779  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R24C19B   CIN1_TO_COUT1_DELAY  0.278        19.057  2       
STATE_OUT/serial/n844                                     NET DELAY            0.000        19.057  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R24C19C   CIN0_TO_COUT0_DELAY  0.278        19.335  2       
STATE_OUT/serial/n2259                                    NET DELAY            0.000        19.335  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R24C19C   CIN1_TO_COUT1_DELAY  0.278        19.613  2       
STATE_OUT/serial/n846                                     NET DELAY            0.000        19.613  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R24C19D   CIN0_TO_COUT0_DELAY  0.278        19.891  2       
STATE_OUT/serial/n2262                                    NET DELAY            0.000        19.891  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R24C19D   CIN1_TO_COUT1_DELAY  0.278        20.169  2       
STATE_OUT/serial/n848                                     NET DELAY            0.556        20.725  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI0->STATE_OUT/serial/sub_11_add_2_add_5_25/CO0
                                          SLICE_R24C20A   CIN0_TO_COUT0_DELAY  0.278        21.003  2       
STATE_OUT/serial/n2265                                    NET DELAY            0.000        21.003  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/CI1->STATE_OUT/serial/sub_11_add_2_add_5_25/CO1
                                          SLICE_R24C20A   CIN1_TO_COUT1_DELAY  0.278        21.281  2       
STATE_OUT/serial/n850                                     NET DELAY            0.662        21.943  2       
STATE_OUT/serial/sub_11_add_2_add_5_27/D0->STATE_OUT/serial/sub_11_add_2_add_5_27/S0
                                          SLICE_R24C20B   D0_TO_F0_DELAY       0.450        22.393  1       
STATE_OUT/serial/counter_31__N_153[25]                    NET DELAY            2.172        24.565  1       
STATE_OUT/serial/counter_31__I_36_i26_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i26_3_lut_4_lut/Z
                                          SLICE_R23C20A   D0_TO_F0_DELAY       0.477        25.042  1       
STATE_OUT/serial/counter_31__N_84[25] ( DI0 )
                                                          NET DELAY            0.000        25.042  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  37      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  37      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -25.042  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99980.269  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (SLICE_R22C17C)
Path End         : STATE_OUT/serial/counter_i23/D  (SLICE_R24C21D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 27
Delay Ratio      : 52.0% (route), 48.0% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99980.559 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  37      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  37      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   SLICE_R22C17C   CLK_TO_Q1_DELAY      1.391         6.901  68      
STATE_OUT/serial/init                                     NET DELAY            2.146         9.047  68      
STATE_OUT/i1_2_lut_adj_40/A->STATE_OUT/i1_2_lut_adj_40/Z
                                          SLICE_R22C17C   A0_TO_F0_DELAY       0.450         9.497  1       
STATE_OUT/serial/counter_31__N_121[0]                     NET DELAY            3.086        12.583  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE_R24C17A   B1_TO_COUT1_DELAY    0.358        12.941  2       
STATE_OUT/serial/n826                                     NET DELAY            0.000        12.941  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE_R24C17B   CIN0_TO_COUT0_DELAY  0.278        13.219  2       
STATE_OUT/serial/n2232                                    NET DELAY            0.000        13.219  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R24C17B   CIN1_TO_COUT1_DELAY  0.278        13.497  2       
STATE_OUT/serial/n828                                     NET DELAY            0.000        13.497  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R24C17C   CIN0_TO_COUT0_DELAY  0.278        13.775  2       
STATE_OUT/serial/n2235                                    NET DELAY            0.000        13.775  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R24C17C   CIN1_TO_COUT1_DELAY  0.278        14.053  2       
STATE_OUT/serial/n830                                     NET DELAY            0.000        14.053  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R24C17D   CIN0_TO_COUT0_DELAY  0.278        14.331  2       
STATE_OUT/serial/n2238                                    NET DELAY            0.000        14.331  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R24C17D   CIN1_TO_COUT1_DELAY  0.278        14.609  2       
STATE_OUT/serial/n832                                     NET DELAY            0.556        15.165  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R24C18A   CIN0_TO_COUT0_DELAY  0.278        15.443  2       
STATE_OUT/serial/n2241                                    NET DELAY            0.000        15.443  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R24C18A   CIN1_TO_COUT1_DELAY  0.278        15.721  2       
STATE_OUT/serial/n834                                     NET DELAY            0.000        15.721  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R24C18B   CIN0_TO_COUT0_DELAY  0.278        15.999  2       
STATE_OUT/serial/n2244                                    NET DELAY            0.000        15.999  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R24C18B   CIN1_TO_COUT1_DELAY  0.278        16.277  2       
STATE_OUT/serial/n836                                     NET DELAY            0.000        16.277  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R24C18C   CIN0_TO_COUT0_DELAY  0.278        16.555  2       
STATE_OUT/serial/n2247                                    NET DELAY            0.000        16.555  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R24C18C   CIN1_TO_COUT1_DELAY  0.278        16.833  2       
STATE_OUT/serial/n838                                     NET DELAY            0.000        16.833  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R24C18D   CIN0_TO_COUT0_DELAY  0.278        17.111  2       
STATE_OUT/serial/n2250                                    NET DELAY            0.000        17.111  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R24C18D   CIN1_TO_COUT1_DELAY  0.278        17.389  2       
STATE_OUT/serial/n840                                     NET DELAY            0.556        17.945  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R24C19A   CIN0_TO_COUT0_DELAY  0.278        18.223  2       
STATE_OUT/serial/n2253                                    NET DELAY            0.000        18.223  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R24C19A   CIN1_TO_COUT1_DELAY  0.278        18.501  2       
STATE_OUT/serial/n842                                     NET DELAY            0.000        18.501  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R24C19B   CIN0_TO_COUT0_DELAY  0.278        18.779  2       
STATE_OUT/serial/n2256                                    NET DELAY            0.000        18.779  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R24C19B   CIN1_TO_COUT1_DELAY  0.278        19.057  2       
STATE_OUT/serial/n844                                     NET DELAY            0.000        19.057  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R24C19C   CIN0_TO_COUT0_DELAY  0.278        19.335  2       
STATE_OUT/serial/n2259                                    NET DELAY            0.000        19.335  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R24C19C   CIN1_TO_COUT1_DELAY  0.278        19.613  2       
STATE_OUT/serial/n846                                     NET DELAY            0.000        19.613  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R24C19D   CIN0_TO_COUT0_DELAY  0.278        19.891  2       
STATE_OUT/serial/n2262                                    NET DELAY            0.000        19.891  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI1->STATE_OUT/serial/sub_11_add_2_add_5_23/CO1
                                          SLICE_R24C19D   CIN1_TO_COUT1_DELAY  0.278        20.169  2       
STATE_OUT/serial/n848                                     NET DELAY            1.219        21.388  2       
STATE_OUT/serial/sub_11_add_2_add_5_25/D0->STATE_OUT/serial/sub_11_add_2_add_5_25/S0
                                          SLICE_R24C20A   D0_TO_F0_DELAY       0.450        21.838  1       
STATE_OUT/serial/counter_31__N_153[23]                    NET DELAY            2.437        24.275  1       
STATE_OUT/serial/counter_31__I_36_i24_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i24_3_lut_4_lut/Z
                                          SLICE_R24C21D   C0_TO_F0_DELAY       0.477        24.752  1       
STATE_OUT/serial/counter_31__N_84[23] ( DI0 )
                                                          NET DELAY            0.000        24.752  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  37      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  37      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -24.752  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99980.559  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (SLICE_R22C17C)
Path End         : STATE_OUT/serial/counter_i22/D  (SLICE_R24C21D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 26
Delay Ratio      : 53.1% (route), 46.9% (logic)
Clock Skew       : 0.000 ns
Setup Constraint : 100000.000 ns 
Path Slack       : 99980.679 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  37      
mainTimer/SERCLK_OUT_c                                        NET DELAY      5.510         5.510  37      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   SLICE_R22C17C   CLK_TO_Q1_DELAY      1.391         6.901  68      
STATE_OUT/serial/init                                     NET DELAY            2.146         9.047  68      
STATE_OUT/i1_2_lut_adj_40/A->STATE_OUT/i1_2_lut_adj_40/Z
                                          SLICE_R22C17C   A0_TO_F0_DELAY       0.450         9.497  1       
STATE_OUT/serial/counter_31__N_121[0]                     NET DELAY            3.086        12.583  1       
STATE_OUT/serial/sub_11_add_2_add_5_1/B1->STATE_OUT/serial/sub_11_add_2_add_5_1/CO1
                                          SLICE_R24C17A   B1_TO_COUT1_DELAY    0.358        12.941  2       
STATE_OUT/serial/n826                                     NET DELAY            0.000        12.941  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI0->STATE_OUT/serial/sub_11_add_2_add_5_3/CO0
                                          SLICE_R24C17B   CIN0_TO_COUT0_DELAY  0.278        13.219  2       
STATE_OUT/serial/n2232                                    NET DELAY            0.000        13.219  2       
STATE_OUT/serial/sub_11_add_2_add_5_3/CI1->STATE_OUT/serial/sub_11_add_2_add_5_3/CO1
                                          SLICE_R24C17B   CIN1_TO_COUT1_DELAY  0.278        13.497  2       
STATE_OUT/serial/n828                                     NET DELAY            0.000        13.497  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI0->STATE_OUT/serial/sub_11_add_2_add_5_5/CO0
                                          SLICE_R24C17C   CIN0_TO_COUT0_DELAY  0.278        13.775  2       
STATE_OUT/serial/n2235                                    NET DELAY            0.000        13.775  2       
STATE_OUT/serial/sub_11_add_2_add_5_5/CI1->STATE_OUT/serial/sub_11_add_2_add_5_5/CO1
                                          SLICE_R24C17C   CIN1_TO_COUT1_DELAY  0.278        14.053  2       
STATE_OUT/serial/n830                                     NET DELAY            0.000        14.053  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI0->STATE_OUT/serial/sub_11_add_2_add_5_7/CO0
                                          SLICE_R24C17D   CIN0_TO_COUT0_DELAY  0.278        14.331  2       
STATE_OUT/serial/n2238                                    NET DELAY            0.000        14.331  2       
STATE_OUT/serial/sub_11_add_2_add_5_7/CI1->STATE_OUT/serial/sub_11_add_2_add_5_7/CO1
                                          SLICE_R24C17D   CIN1_TO_COUT1_DELAY  0.278        14.609  2       
STATE_OUT/serial/n832                                     NET DELAY            0.556        15.165  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI0->STATE_OUT/serial/sub_11_add_2_add_5_9/CO0
                                          SLICE_R24C18A   CIN0_TO_COUT0_DELAY  0.278        15.443  2       
STATE_OUT/serial/n2241                                    NET DELAY            0.000        15.443  2       
STATE_OUT/serial/sub_11_add_2_add_5_9/CI1->STATE_OUT/serial/sub_11_add_2_add_5_9/CO1
                                          SLICE_R24C18A   CIN1_TO_COUT1_DELAY  0.278        15.721  2       
STATE_OUT/serial/n834                                     NET DELAY            0.000        15.721  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI0->STATE_OUT/serial/sub_11_add_2_add_5_11/CO0
                                          SLICE_R24C18B   CIN0_TO_COUT0_DELAY  0.278        15.999  2       
STATE_OUT/serial/n2244                                    NET DELAY            0.000        15.999  2       
STATE_OUT/serial/sub_11_add_2_add_5_11/CI1->STATE_OUT/serial/sub_11_add_2_add_5_11/CO1
                                          SLICE_R24C18B   CIN1_TO_COUT1_DELAY  0.278        16.277  2       
STATE_OUT/serial/n836                                     NET DELAY            0.000        16.277  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI0->STATE_OUT/serial/sub_11_add_2_add_5_13/CO0
                                          SLICE_R24C18C   CIN0_TO_COUT0_DELAY  0.278        16.555  2       
STATE_OUT/serial/n2247                                    NET DELAY            0.000        16.555  2       
STATE_OUT/serial/sub_11_add_2_add_5_13/CI1->STATE_OUT/serial/sub_11_add_2_add_5_13/CO1
                                          SLICE_R24C18C   CIN1_TO_COUT1_DELAY  0.278        16.833  2       
STATE_OUT/serial/n838                                     NET DELAY            0.000        16.833  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI0->STATE_OUT/serial/sub_11_add_2_add_5_15/CO0
                                          SLICE_R24C18D   CIN0_TO_COUT0_DELAY  0.278        17.111  2       
STATE_OUT/serial/n2250                                    NET DELAY            0.000        17.111  2       
STATE_OUT/serial/sub_11_add_2_add_5_15/CI1->STATE_OUT/serial/sub_11_add_2_add_5_15/CO1
                                          SLICE_R24C18D   CIN1_TO_COUT1_DELAY  0.278        17.389  2       
STATE_OUT/serial/n840                                     NET DELAY            0.556        17.945  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI0->STATE_OUT/serial/sub_11_add_2_add_5_17/CO0
                                          SLICE_R24C19A   CIN0_TO_COUT0_DELAY  0.278        18.223  2       
STATE_OUT/serial/n2253                                    NET DELAY            0.000        18.223  2       
STATE_OUT/serial/sub_11_add_2_add_5_17/CI1->STATE_OUT/serial/sub_11_add_2_add_5_17/CO1
                                          SLICE_R24C19A   CIN1_TO_COUT1_DELAY  0.278        18.501  2       
STATE_OUT/serial/n842                                     NET DELAY            0.000        18.501  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI0->STATE_OUT/serial/sub_11_add_2_add_5_19/CO0
                                          SLICE_R24C19B   CIN0_TO_COUT0_DELAY  0.278        18.779  2       
STATE_OUT/serial/n2256                                    NET DELAY            0.000        18.779  2       
STATE_OUT/serial/sub_11_add_2_add_5_19/CI1->STATE_OUT/serial/sub_11_add_2_add_5_19/CO1
                                          SLICE_R24C19B   CIN1_TO_COUT1_DELAY  0.278        19.057  2       
STATE_OUT/serial/n844                                     NET DELAY            0.000        19.057  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI0->STATE_OUT/serial/sub_11_add_2_add_5_21/CO0
                                          SLICE_R24C19C   CIN0_TO_COUT0_DELAY  0.278        19.335  2       
STATE_OUT/serial/n2259                                    NET DELAY            0.000        19.335  2       
STATE_OUT/serial/sub_11_add_2_add_5_21/CI1->STATE_OUT/serial/sub_11_add_2_add_5_21/CO1
                                          SLICE_R24C19C   CIN1_TO_COUT1_DELAY  0.278        19.613  2       
STATE_OUT/serial/n846                                     NET DELAY            0.000        19.613  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/CI0->STATE_OUT/serial/sub_11_add_2_add_5_23/CO0
                                          SLICE_R24C19D   CIN0_TO_COUT0_DELAY  0.278        19.891  2       
STATE_OUT/serial/n2262                                    NET DELAY            0.662        20.553  2       
STATE_OUT/serial/sub_11_add_2_add_5_23/D1->STATE_OUT/serial/sub_11_add_2_add_5_23/S1
                                          SLICE_R24C19D   D1_TO_F1_DELAY       0.450        21.003  1       
STATE_OUT/serial/counter_31__N_153[22]                    NET DELAY            3.152        24.155  1       
STATE_OUT/serial/counter_31__I_36_i23_3_lut_4_lut/C->STATE_OUT/serial/counter_31__I_36_i23_3_lut_4_lut/Z
                                          SLICE_R24C21D   A1_TO_F1_DELAY       0.477        24.632  1       
STATE_OUT/serial/counter_31__N_84[22] ( DI1 )
                                                          NET DELAY            0.000        24.632  1       


                                                              CONSTRAINT     0.000    100000.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000    100000.000  37      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      5.510    100005.510  37      
                                                              Uncertainty    0.000    100005.510  
                                                              Setup time     0.199    100005.311  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                         100005.311  
Arrival Time                                                                             -24.632  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                   99980.679  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

4.2  Hold Detailed Report
==========================


XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

Detail report of critical paths

XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/aux_i2/Q  (SLICE_R22C21A)
Path End         : STATE_OUT/serial/aux_i2/D  (SLICE_R22C21A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      



STATE_OUT/serial/aux_i2/CK->STATE_OUT/serial/aux_i2/Q
                                          SLICE_R22C21A   CLK_TO_Q1_DELAY  0.768         3.809  2       
STATE_OUT/serial/aux[2]                                   NET DELAY        0.702         4.511  2       
STATE_OUT.serial.SLICE_94/D1->STATE_OUT.serial.SLICE_94/F1
                                          SLICE_R22C21A   D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT.serial.aux_3__N_116[2]$n11 ( DI1 )
                                                          NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i4/Q  (SLICE_R25C17D)
Path End         : STATE_OUT/serial/counter_i4/D  (SLICE_R25C17D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      



STATE_OUT/serial/counter_i4/CK->STATE_OUT/serial/counter_i4/Q
                                          SLICE_R25C17D   CLK_TO_Q1_DELAY  0.768         3.809  3       
STATE_OUT/serial/counter[4]                               NET DELAY        0.702         4.511  3       
STATE_OUT/serial/counter_31__I_36_i5_3_lut_4_lut/A->STATE_OUT/serial/counter_31__I_36_i5_3_lut_4_lut/Z
                                          SLICE_R25C17D   D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/serial/counter_31__N_84[4] ( DI1 )
                                                          NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i6/Q  (SLICE_R25C18A)
Path End         : STATE_OUT/serial/counter_i6/D  (SLICE_R25C18A)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      



STATE_OUT/serial/counter_i6/CK->STATE_OUT/serial/counter_i6/Q
                                          SLICE_R25C18A   CLK_TO_Q1_DELAY  0.768         3.809  3       
STATE_OUT/serial/counter[6]                               NET DELAY        0.702         4.511  3       
STATE_OUT/serial/counter_31__I_36_i7_3_lut_4_lut/A->STATE_OUT/serial/counter_31__I_36_i7_3_lut_4_lut/Z
                                          SLICE_R25C18A   D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/serial/counter_31__N_84[6] ( DI1 )
                                                          NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i12/Q  (SLICE_R23C18B)
Path End         : STATE_OUT/serial/counter_i12/D  (SLICE_R23C18B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      



STATE_OUT/serial/counter_i12/CK->STATE_OUT/serial/counter_i12/Q
                                          SLICE_R23C18B   CLK_TO_Q1_DELAY  0.768         3.809  3       
STATE_OUT/serial/counter[12]                              NET DELAY        0.702         4.511  3       
STATE_OUT/serial/counter_31__I_36_i13_3_lut_4_lut/A->STATE_OUT/serial/counter_31__I_36_i13_3_lut_4_lut/Z
                                          SLICE_R23C18B   D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/serial/counter_31__N_84[12] ( DI1 )
                                                          NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i16/Q  (SLICE_R25C19D)
Path End         : STATE_OUT/serial/counter_i16/D  (SLICE_R25C19D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      



STATE_OUT/serial/counter_i16/CK->STATE_OUT/serial/counter_i16/Q
                                          SLICE_R25C19D   CLK_TO_Q1_DELAY  0.768         3.809  3       
STATE_OUT/serial/counter[16]                              NET DELAY        0.702         4.511  3       
STATE_OUT/serial/counter_31__I_36_i17_3_lut_4_lut/A->STATE_OUT/serial/counter_31__I_36_i17_3_lut_4_lut/Z
                                          SLICE_R25C19D   D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/serial/counter_31__N_84[16] ( DI1 )
                                                          NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/serial/counter_i27/Q  (SLICE_R25C20C)
Path End         : STATE_OUT/serial/counter_i27/D  (SLICE_R25C20C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      



STATE_OUT/serial/counter_i27/CK->STATE_OUT/serial/counter_i27/Q
                                          SLICE_R25C20C   CLK_TO_Q0_DELAY  0.768         3.809  3       
STATE_OUT/serial/counter[27]                              NET DELAY        0.702         4.511  3       
STATE_OUT/serial/counter_31__I_36_i28_3_lut_4_lut/A->STATE_OUT/serial/counter_31__I_36_i28_3_lut_4_lut/Z
                                          SLICE_R25C20C   D0_TO_F0_DELAY   0.249         4.760  1       
STATE_OUT/serial/counter_31__N_84[27] ( DI0 )
                                                          NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/init_c/Q  (SLICE_R22C17C)
Path End         : STATE_OUT/serial/counter_i1/D  (SLICE_R22C17B)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c                                        NET DELAY      3.041         3.041  38      



STATE_OUT/init_c/CK->STATE_OUT/init_c/Q   SLICE_R22C17C   CLK_TO_Q1_DELAY  0.768         3.809  68      
STATE_OUT/serial/init                                     NET DELAY        0.702         4.511  68      
STATE_OUT/serial/counter_31__I_36_i2_3_lut_4_lut/A->STATE_OUT/serial/counter_31__I_36_i2_3_lut_4_lut/Z
                                          SLICE_R22C17B   D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/serial/counter_31__N_84[1] ( DI1 )
                                                          NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_143__i2/Q  (SLICE_R21C17C)
Path End         : STATE_OUT/cont_143__i2/D  (SLICE_R21C17C)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      



STATE_OUT/cont_143__i2/CK->STATE_OUT/cont_143__i2/Q
                                          SLICE_R21C17C   CLK_TO_Q1_DELAY  0.768         3.809  3       
STATE_OUT/cont[2]                                         NET DELAY        0.702         4.511  3       
STATE_OUT/i693_2_lut_3_lut_4_lut/D->STATE_OUT/i693_2_lut_3_lut_4_lut/Z
                                          SLICE_R21C17C   D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n21[2] ( DI1 )                                  NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : STATE_OUT/cont_143__i0/Q  (SLICE_R21C17D)
Path End         : STATE_OUT/cont_143__i1/D  (SLICE_R21C17D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      



STATE_OUT/cont_143__i0/CK->STATE_OUT/cont_143__i0/Q
                                          SLICE_R21C17D   CLK_TO_Q0_DELAY  0.768         3.809  5       
STATE_OUT/cont[0]                                         NET DELAY        0.702         4.511  5       
STATE_OUT/i686_2_lut_3_lut/C->STATE_OUT/i686_2_lut_3_lut/Z
                                          SLICE_R21C17D   D1_TO_F1_DELAY   0.249         4.760  1       
STATE_OUT/n21[1] ( DI1 )                                  NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  




++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin       : Sreg_i1/Q  (SLICE_R19C21D)
Path End         : Sreg_i2/D  (SLICE_R19C21D)
Source Clock     : SERCLK_OUT_c (R)
Destination Clock: SERCLK_OUT_c (R)
Logic Level      : 2
Delay Ratio      : 40.8% (route), 59.2% (logic)
Clock Skew       : 0.000 ns
Hold Constraint  : 0.000 ns 
Path Slack       : 1.719 ns  (Passed)

Name                                      Cell/Site Name      Delay Name     Delay  Arrival Time  Fanout  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      



Sreg_i1/CK->Sreg_i1/Q                     SLICE_R19C21D   CLK_TO_Q0_DELAY  0.768         3.809  13      
STATE_OUT/serial/Sreg_c_0                                 NET DELAY        0.702         4.511  13      
SLICE_54/D1->SLICE_54/F1                  SLICE_R19C21D   D1_TO_F1_DELAY   0.249         4.760  1       
Snext[1]$n9 ( DI1 )                                       NET DELAY        0.000         4.760  1       


                                                              CONSTRAINT     0.000         0.000  1       
OSCInst1/CLKLF                            LFOSC_LFOSC_R26C32  CLOCK LATENCY  0.000         0.000  38      
mainTimer/SERCLK_OUT_c ( CLK )                                NET DELAY      3.041         3.041  38      
                                                              Uncertainty    0.000         3.041  
                                                              Hold time      0.000         3.041  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Required Time                                                                             -3.041  
Arrival Time                                                                               4.760  
----------------------------------------  ------------------  -------------  -----  ------------  ------  
Path Slack  (Passed)                                                                       1.719  



+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 
                    End of Detailed Report for timing paths 
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 


##########################################################

