<stg><name>main_func_Pipeline_VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3</name>


<trans_list>

<trans id="150" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %kw = alloca i32 1

]]></Node>
<StgValue><ssdm name="kw"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %kh = alloca i32 1

]]></Node>
<StgValue><ssdm name="kh"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="4" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %indvar_flatten = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="32">
<![CDATA[
newFuncRoot:3 %f = alloca i32 1

]]></Node>
<StgValue><ssdm name="f"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="32">
<![CDATA[
newFuncRoot:4 %indvar_flatten10 = alloca i32 1

]]></Node>
<StgValue><ssdm name="indvar_flatten10"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="63" op_0_bw="63" op_1_bw="63">
<![CDATA[
newFuncRoot:5 %sext_ln17_5_read = read i63 @_ssdm_op_Read.ap_auto.i63, i63 %sext_ln17_5

]]></Node>
<StgValue><ssdm name="sext_ln17_5_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="63">
<![CDATA[
newFuncRoot:6 %sext_ln17_5_cast = sext i63 %sext_ln17_5_read

]]></Node>
<StgValue><ssdm name="sext_ln17_5_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:7 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i16 %wt, void @empty_13, i32 0, i32 0, void @empty_10, i32 0, i32 1, void @empty_3, void @empty_9, void @empty_10, i32 16, i32 16, i32 16, i32 16, void @empty_10, void @empty_10, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i5 0, i5 %indvar_flatten10

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:9 %store_ln17 = store i2 0, i2 %f

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i4 0, i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:11 %store_ln18 = store i2 0, i2 %kh

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="0" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:12 %store_ln19 = store i2 0, i2 %kw

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:13 %br_ln0 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
for.inc.i:0 %indvar_flatten_load = load i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="indvar_flatten_load"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
for.inc.i:1 %indvar_flatten10_load = load i5 %indvar_flatten10

]]></Node>
<StgValue><ssdm name="indvar_flatten10_load"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="0" op_0_bw="0" op_1_bw="16">
<![CDATA[
for.inc.i:2 %specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i16 %wt

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i:3 %icmp_ln17 = icmp_eq  i5 %indvar_flatten10_load, i5 27

]]></Node>
<StgValue><ssdm name="icmp_ln17"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
for.inc.i:4 %add_ln17_1 = add i5 %indvar_flatten10_load, i5 1

]]></Node>
<StgValue><ssdm name="add_ln17_1"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i:5 %br_ln17 = br i1 %icmp_ln17, void %for.inc22.i, void %VITIS_LOOP_22_4.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln17"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc22.i:0 %kw_load = load i2 %kw

]]></Node>
<StgValue><ssdm name="kw_load"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc22.i:1 %kh_load = load i2 %kh

]]></Node>
<StgValue><ssdm name="kh_load"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="2" op_0_bw="2" op_1_bw="0">
<![CDATA[
for.inc22.i:2 %f_load = load i2 %f

]]></Node>
<StgValue><ssdm name="f_load"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="16" op_0_bw="16" op_1_bw="64">
<![CDATA[
for.inc22.i:3 %wt_addr = getelementptr i16 %wt, i64 %sext_ln17_5_cast

]]></Node>
<StgValue><ssdm name="wt_addr"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc22.i:4 %add_ln17 = add i2 %f_load, i2 1

]]></Node>
<StgValue><ssdm name="add_ln17"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
for.inc22.i:7 %icmp_ln18 = icmp_eq  i4 %indvar_flatten_load, i4 9

]]></Node>
<StgValue><ssdm name="icmp_ln18"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc22.i:8 %select_ln17 = select i1 %icmp_ln18, i2 0, i2 %kh_load

]]></Node>
<StgValue><ssdm name="select_ln17"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.i:9 %xor_ln17 = xor i1 %icmp_ln18, i1 1

]]></Node>
<StgValue><ssdm name="xor_ln17"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc22.i:10 %icmp_ln19 = icmp_eq  i2 %kw_load, i2 3

]]></Node>
<StgValue><ssdm name="icmp_ln19"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.i:11 %and_ln17 = and i1 %icmp_ln19, i1 %xor_ln17

]]></Node>
<StgValue><ssdm name="and_ln17"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc22.i:12 %select_ln17_1 = select i1 %icmp_ln18, i2 %add_ln17, i2 %f_load

]]></Node>
<StgValue><ssdm name="select_ln17_1"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
for.inc22.i:13 %add_ln18 = add i2 %select_ln17, i2 1

]]></Node>
<StgValue><ssdm name="add_ln18"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
for.inc22.i:14 %or_ln18 = or i1 %and_ln17, i1 %icmp_ln18

]]></Node>
<StgValue><ssdm name="or_ln18"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc22.i:15 %select_ln18 = select i1 %or_ln18, i2 0, i2 %kw_load

]]></Node>
<StgValue><ssdm name="select_ln18"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="2" op_0_bw="1" op_1_bw="2" op_2_bw="2">
<![CDATA[
for.inc22.i:16 %select_ln18_1 = select i1 %and_ln17, i2 %add_ln18, i2 %select_ln17

]]></Node>
<StgValue><ssdm name="select_ln18_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
for.inc22.i:19 %switch_ln20 = switch i2 %select_ln18_1, void %arrayidx18610.i.case.2, i2 0, void %arrayidx18610.i.case.0, i2 1, void %arrayidx18610.i.case.1

]]></Node>
<StgValue><ssdm name="switch_ln20"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="select_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx18610.i.case.1:0 %switch_ln20 = switch i2 %select_ln18, void %arrayidx18610.i.case.239, i2 0, void %arrayidx18610.i.case.037, i2 1, void %arrayidx18610.i.case.138

]]></Node>
<StgValue><ssdm name="switch_ln20"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="select_ln18_1" val="1"/>
<literal name="select_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx18610.i.case.138:0 %switch_ln20 = switch i2 %select_ln17_1, void %branch17, i2 0, void %branch15, i2 1, void %branch16

]]></Node>
<StgValue><ssdm name="switch_ln20"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="select_ln18_1" val="1"/>
<literal name="select_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18610.i.case.13859:0 %br_ln20 = br void %arrayidx18610.i.exit36

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="select_ln18_1" val="1"/>
<literal name="select_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx18610.i.case.037:0 %switch_ln20 = switch i2 %select_ln17_1, void %branch20, i2 0, void %branch18, i2 1, void %branch19

]]></Node>
<StgValue><ssdm name="switch_ln20"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="select_ln18_1" val="1"/>
<literal name="select_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18610.i.case.03768:0 %br_ln20 = br void %arrayidx18610.i.exit36

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="select_ln18_1" val="1"/>
<literal name="select_ln18" val="!0"/>
<literal name="select_ln18" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx18610.i.case.239:0 %switch_ln20 = switch i2 %select_ln17_1, void %branch14, i2 0, void %branch12, i2 1, void %branch13

]]></Node>
<StgValue><ssdm name="switch_ln20"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="select_ln18_1" val="1"/>
<literal name="select_ln18" val="!0"/>
<literal name="select_ln18" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18610.i.case.23950:0 %br_ln20 = br void %arrayidx18610.i.exit36

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="select_ln18_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18610.i.exit36:0 %br_ln20 = br void %arrayidx18610.i.exit

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="select_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx18610.i.case.0:0 %switch_ln20 = switch i2 %select_ln18, void %arrayidx18610.i.case.234, i2 0, void %arrayidx18610.i.case.032, i2 1, void %arrayidx18610.i.case.133

]]></Node>
<StgValue><ssdm name="switch_ln20"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="select_ln18_1" val="0"/>
<literal name="select_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx18610.i.case.133:0 %switch_ln20 = switch i2 %select_ln17_1, void %branch26, i2 0, void %branch24, i2 1, void %branch25

]]></Node>
<StgValue><ssdm name="switch_ln20"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="select_ln18_1" val="0"/>
<literal name="select_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18610.i.case.13386:0 %br_ln20 = br void %arrayidx18610.i.exit31

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="select_ln18_1" val="0"/>
<literal name="select_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="131" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx18610.i.case.032:0 %switch_ln20 = switch i2 %select_ln17_1, void %branch29, i2 0, void %branch27, i2 1, void %branch28

]]></Node>
<StgValue><ssdm name="switch_ln20"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="select_ln18_1" val="0"/>
<literal name="select_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18610.i.case.03295:0 %br_ln20 = br void %arrayidx18610.i.exit31

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="54" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="select_ln18_1" val="0"/>
<literal name="select_ln18" val="!0"/>
<literal name="select_ln18" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="144" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx18610.i.case.234:0 %switch_ln20 = switch i2 %select_ln17_1, void %branch23, i2 0, void %branch21, i2 1, void %branch22

]]></Node>
<StgValue><ssdm name="switch_ln20"/></StgValue>
</operation>

<operation id="55" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="select_ln18_1" val="0"/>
<literal name="select_ln18" val="!0"/>
<literal name="select_ln18" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18610.i.case.23477:0 %br_ln20 = br void %arrayidx18610.i.exit31

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="56" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="select_ln18_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18610.i.exit31:0 %br_ln20 = br void %arrayidx18610.i.exit

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="57" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="select_ln18_1" val="!0"/>
<literal name="select_ln18_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="159" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx18610.i.case.2:0 %switch_ln20 = switch i2 %select_ln18, void %arrayidx18610.i.case.244, i2 0, void %arrayidx18610.i.case.042, i2 1, void %arrayidx18610.i.case.143

]]></Node>
<StgValue><ssdm name="switch_ln20"/></StgValue>
</operation>

<operation id="58" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="select_ln18_1" val="!0"/>
<literal name="select_ln18_1" val="!1"/>
<literal name="select_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx18610.i.case.143:0 %switch_ln20 = switch i2 %select_ln17_1, void %branch8, i2 0, void %branch6, i2 1, void %branch7

]]></Node>
<StgValue><ssdm name="switch_ln20"/></StgValue>
</operation>

<operation id="59" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="select_ln18_1" val="!0"/>
<literal name="select_ln18_1" val="!1"/>
<literal name="select_ln18" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="172" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18610.i.case.14332:0 %br_ln20 = br void %arrayidx18610.i.exit41

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="60" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="select_ln18_1" val="!0"/>
<literal name="select_ln18_1" val="!1"/>
<literal name="select_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="174" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx18610.i.case.042:0 %switch_ln20 = switch i2 %select_ln17_1, void %branch11, i2 0, void %branch9, i2 1, void %branch10

]]></Node>
<StgValue><ssdm name="switch_ln20"/></StgValue>
</operation>

<operation id="61" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="select_ln18_1" val="!0"/>
<literal name="select_ln18_1" val="!1"/>
<literal name="select_ln18" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="185" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18610.i.case.04241:0 %br_ln20 = br void %arrayidx18610.i.exit41

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="62" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="select_ln18_1" val="!0"/>
<literal name="select_ln18_1" val="!1"/>
<literal name="select_ln18" val="!0"/>
<literal name="select_ln18" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="187" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0">
<![CDATA[
arrayidx18610.i.case.244:0 %switch_ln20 = switch i2 %select_ln17_1, void %branch5, i2 0, void %branch3, i2 1, void %branch4

]]></Node>
<StgValue><ssdm name="switch_ln20"/></StgValue>
</operation>

<operation id="63" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="select_ln18_1" val="!0"/>
<literal name="select_ln18_1" val="!1"/>
<literal name="select_ln18" val="!0"/>
<literal name="select_ln18" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="198" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18610.i.case.24423:0 %br_ln20 = br void %arrayidx18610.i.exit41

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="64" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
<literal name="select_ln18_1" val="!0"/>
<literal name="select_ln18_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="200" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18610.i.exit41:0 %br_ln20 = br void %arrayidx18610.i.exit

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="65" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="202" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
arrayidx18610.i.exit:0 %add_ln19 = add i2 %select_ln18, i2 1

]]></Node>
<StgValue><ssdm name="add_ln19"/></StgValue>
</operation>

<operation id="66" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="203" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
arrayidx18610.i.exit:1 %add_ln18_1 = add i4 %indvar_flatten_load, i4 1

]]></Node>
<StgValue><ssdm name="add_ln18_1"/></StgValue>
</operation>

<operation id="67" st_id="1" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="204" bw="4" op_0_bw="1" op_1_bw="4" op_2_bw="4">
<![CDATA[
arrayidx18610.i.exit:2 %select_ln18_2 = select i1 %icmp_ln18, i4 1, i4 %add_ln18_1

]]></Node>
<StgValue><ssdm name="select_ln18_2"/></StgValue>
</operation>

<operation id="68" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="205" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx18610.i.exit:3 %store_ln17 = store i5 %add_ln17_1, i5 %indvar_flatten10

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="69" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="206" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx18610.i.exit:4 %store_ln17 = store i2 %select_ln17_1, i2 %f

]]></Node>
<StgValue><ssdm name="store_ln17"/></StgValue>
</operation>

<operation id="70" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="207" bw="0" op_0_bw="4" op_1_bw="4" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx18610.i.exit:5 %store_ln18 = store i4 %select_ln18_2, i4 %indvar_flatten

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="71" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="208" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx18610.i.exit:6 %store_ln18 = store i2 %select_ln18_1, i2 %kh

]]></Node>
<StgValue><ssdm name="store_ln18"/></StgValue>
</operation>

<operation id="72" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="209" bw="0" op_0_bw="2" op_1_bw="2" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx18610.i.exit:7 %store_ln19 = store i2 %add_ln19, i2 %kw

]]></Node>
<StgValue><ssdm name="store_ln19"/></StgValue>
</operation>

<operation id="73" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="210" bw="0" op_0_bw="0">
<![CDATA[
arrayidx18610.i.exit:8 %br_ln19 = br void %for.inc.i

]]></Node>
<StgValue><ssdm name="br_ln19"/></StgValue>
</operation>

<operation id="132" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln17" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="212" bw="0">
<![CDATA[
VITIS_LOOP_22_4.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="74" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc22.i:5 %specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_17_1_VITIS_LOOP_18_2_VITIS_LOOP_19_3_str

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc22.i:6 %speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 27, i64 27, i64 27

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln0"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc22.i:17 %specpipeline_ln19 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_10

]]></Node>
<StgValue><ssdm name="specpipeline_ln19"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>m_axi</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
for.inc22.i:18 %wt_addr_read = read i16 @_ssdm_op_Read.m_axi.p1i16, i16 %wt_addr

]]></Node>
<StgValue><ssdm name="wt_addr_read"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="1"/>
<literal name="select_ln18" val="1"/>
<literal name="select_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch16:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_1_1

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="1"/>
<literal name="select_ln18" val="1"/>
<literal name="select_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
branch16:1 %br_ln20 = br void %arrayidx18610.i.case.13859

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="1"/>
<literal name="select_ln18" val="1"/>
<literal name="select_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch15:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_1_0

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="1"/>
<literal name="select_ln18" val="1"/>
<literal name="select_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="0">
<![CDATA[
branch15:1 %br_ln20 = br void %arrayidx18610.i.case.13859

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="1"/>
<literal name="select_ln18" val="1"/>
<literal name="select_ln17_1" val="!0"/>
<literal name="select_ln17_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch17:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_1_2

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="1"/>
<literal name="select_ln18" val="1"/>
<literal name="select_ln17_1" val="!0"/>
<literal name="select_ln17_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="0">
<![CDATA[
branch17:1 %br_ln20 = br void %arrayidx18610.i.case.13859

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="1"/>
<literal name="select_ln18" val="0"/>
<literal name="select_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch19:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_0_1

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="1"/>
<literal name="select_ln18" val="0"/>
<literal name="select_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="0">
<![CDATA[
branch19:1 %br_ln20 = br void %arrayidx18610.i.case.03768

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="1"/>
<literal name="select_ln18" val="0"/>
<literal name="select_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch18:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_0_0

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="1"/>
<literal name="select_ln18" val="0"/>
<literal name="select_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="0">
<![CDATA[
branch18:1 %br_ln20 = br void %arrayidx18610.i.case.03768

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="1"/>
<literal name="select_ln18" val="0"/>
<literal name="select_ln17_1" val="!0"/>
<literal name="select_ln17_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch20:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_0_2

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="1"/>
<literal name="select_ln18" val="0"/>
<literal name="select_ln17_1" val="!0"/>
<literal name="select_ln17_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="0">
<![CDATA[
branch20:1 %br_ln20 = br void %arrayidx18610.i.case.03768

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="1"/>
<literal name="select_ln18" val="!0"/>
<literal name="select_ln18" val="!1"/>
<literal name="select_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch13:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_2_1

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="1"/>
<literal name="select_ln18" val="!0"/>
<literal name="select_ln18" val="!1"/>
<literal name="select_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
branch13:1 %br_ln20 = br void %arrayidx18610.i.case.23950

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="1"/>
<literal name="select_ln18" val="!0"/>
<literal name="select_ln18" val="!1"/>
<literal name="select_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch12:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_2_0

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="1"/>
<literal name="select_ln18" val="!0"/>
<literal name="select_ln18" val="!1"/>
<literal name="select_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
branch12:1 %br_ln20 = br void %arrayidx18610.i.case.23950

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="1"/>
<literal name="select_ln18" val="!0"/>
<literal name="select_ln18" val="!1"/>
<literal name="select_ln17_1" val="!0"/>
<literal name="select_ln17_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch14:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_1_2_2

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="1"/>
<literal name="select_ln18" val="!0"/>
<literal name="select_ln18" val="!1"/>
<literal name="select_ln17_1" val="!0"/>
<literal name="select_ln17_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
branch14:1 %br_ln20 = br void %arrayidx18610.i.case.23950

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="0"/>
<literal name="select_ln18" val="1"/>
<literal name="select_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch25:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_1_1

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="0"/>
<literal name="select_ln18" val="1"/>
<literal name="select_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="0">
<![CDATA[
branch25:1 %br_ln20 = br void %arrayidx18610.i.case.13386

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="0"/>
<literal name="select_ln18" val="1"/>
<literal name="select_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch24:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_1_0

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="0"/>
<literal name="select_ln18" val="1"/>
<literal name="select_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="0">
<![CDATA[
branch24:1 %br_ln20 = br void %arrayidx18610.i.case.13386

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="0"/>
<literal name="select_ln18" val="1"/>
<literal name="select_ln17_1" val="!0"/>
<literal name="select_ln17_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch26:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_1_2

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="0"/>
<literal name="select_ln18" val="1"/>
<literal name="select_ln17_1" val="!0"/>
<literal name="select_ln17_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="0">
<![CDATA[
branch26:1 %br_ln20 = br void %arrayidx18610.i.case.13386

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="0"/>
<literal name="select_ln18" val="0"/>
<literal name="select_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="133" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch28:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_0_1

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="0"/>
<literal name="select_ln18" val="0"/>
<literal name="select_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="0">
<![CDATA[
branch28:1 %br_ln20 = br void %arrayidx18610.i.case.03295

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="0"/>
<literal name="select_ln18" val="0"/>
<literal name="select_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch27:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_0_0

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="0"/>
<literal name="select_ln18" val="0"/>
<literal name="select_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
branch27:1 %br_ln20 = br void %arrayidx18610.i.case.03295

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="0"/>
<literal name="select_ln18" val="0"/>
<literal name="select_ln17_1" val="!0"/>
<literal name="select_ln17_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch29:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_0_2

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="0"/>
<literal name="select_ln18" val="0"/>
<literal name="select_ln17_1" val="!0"/>
<literal name="select_ln17_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="0">
<![CDATA[
branch29:1 %br_ln20 = br void %arrayidx18610.i.case.03295

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="0"/>
<literal name="select_ln18" val="!0"/>
<literal name="select_ln18" val="!1"/>
<literal name="select_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch22:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_2_1

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="0"/>
<literal name="select_ln18" val="!0"/>
<literal name="select_ln18" val="!1"/>
<literal name="select_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="0">
<![CDATA[
branch22:1 %br_ln20 = br void %arrayidx18610.i.case.23477

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="0"/>
<literal name="select_ln18" val="!0"/>
<literal name="select_ln18" val="!1"/>
<literal name="select_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="149" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch21:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_2_0

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="0"/>
<literal name="select_ln18" val="!0"/>
<literal name="select_ln18" val="!1"/>
<literal name="select_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="0">
<![CDATA[
branch21:1 %br_ln20 = br void %arrayidx18610.i.case.23477

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="0"/>
<literal name="select_ln18" val="!0"/>
<literal name="select_ln18" val="!1"/>
<literal name="select_ln17_1" val="!0"/>
<literal name="select_ln17_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch23:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_0_2_2

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="0"/>
<literal name="select_ln18" val="!0"/>
<literal name="select_ln18" val="!1"/>
<literal name="select_ln17_1" val="!0"/>
<literal name="select_ln17_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
branch23:1 %br_ln20 = br void %arrayidx18610.i.case.23477

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="!0"/>
<literal name="select_ln18_1" val="!1"/>
<literal name="select_ln18" val="1"/>
<literal name="select_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="163" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch7:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_1_1

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="!0"/>
<literal name="select_ln18_1" val="!1"/>
<literal name="select_ln18" val="1"/>
<literal name="select_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="0">
<![CDATA[
branch7:1 %br_ln20 = br void %arrayidx18610.i.case.14332

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="!0"/>
<literal name="select_ln18_1" val="!1"/>
<literal name="select_ln18" val="1"/>
<literal name="select_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="166" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch6:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_1_0

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="!0"/>
<literal name="select_ln18_1" val="!1"/>
<literal name="select_ln18" val="1"/>
<literal name="select_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0" op_0_bw="0">
<![CDATA[
branch6:1 %br_ln20 = br void %arrayidx18610.i.case.14332

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="!0"/>
<literal name="select_ln18_1" val="!1"/>
<literal name="select_ln18" val="1"/>
<literal name="select_ln17_1" val="!0"/>
<literal name="select_ln17_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="169" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch8:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_1_2

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="!0"/>
<literal name="select_ln18_1" val="!1"/>
<literal name="select_ln18" val="1"/>
<literal name="select_ln17_1" val="!0"/>
<literal name="select_ln17_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="170" bw="0" op_0_bw="0">
<![CDATA[
branch8:1 %br_ln20 = br void %arrayidx18610.i.case.14332

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="!0"/>
<literal name="select_ln18_1" val="!1"/>
<literal name="select_ln18" val="0"/>
<literal name="select_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="176" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch10:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_0_1

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="121" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="!0"/>
<literal name="select_ln18_1" val="!1"/>
<literal name="select_ln18" val="0"/>
<literal name="select_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="177" bw="0" op_0_bw="0">
<![CDATA[
branch10:1 %br_ln20 = br void %arrayidx18610.i.case.04241

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="122" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="!0"/>
<literal name="select_ln18_1" val="!1"/>
<literal name="select_ln18" val="0"/>
<literal name="select_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="179" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch9:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_0_0

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="123" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="!0"/>
<literal name="select_ln18_1" val="!1"/>
<literal name="select_ln18" val="0"/>
<literal name="select_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="180" bw="0" op_0_bw="0">
<![CDATA[
branch9:1 %br_ln20 = br void %arrayidx18610.i.case.04241

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="124" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="!0"/>
<literal name="select_ln18_1" val="!1"/>
<literal name="select_ln18" val="0"/>
<literal name="select_ln17_1" val="!0"/>
<literal name="select_ln17_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="182" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch11:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_0_2

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="125" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="!0"/>
<literal name="select_ln18_1" val="!1"/>
<literal name="select_ln18" val="0"/>
<literal name="select_ln17_1" val="!0"/>
<literal name="select_ln17_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="183" bw="0" op_0_bw="0">
<![CDATA[
branch11:1 %br_ln20 = br void %arrayidx18610.i.case.04241

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="126" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="!0"/>
<literal name="select_ln18_1" val="!1"/>
<literal name="select_ln18" val="!0"/>
<literal name="select_ln18" val="!1"/>
<literal name="select_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="189" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch4:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_2_1

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="127" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="!0"/>
<literal name="select_ln18_1" val="!1"/>
<literal name="select_ln18" val="!0"/>
<literal name="select_ln18" val="!1"/>
<literal name="select_ln17_1" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="190" bw="0" op_0_bw="0">
<![CDATA[
branch4:1 %br_ln20 = br void %arrayidx18610.i.case.24423

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="128" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="!0"/>
<literal name="select_ln18_1" val="!1"/>
<literal name="select_ln18" val="!0"/>
<literal name="select_ln18" val="!1"/>
<literal name="select_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="192" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch3:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_2_0

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="129" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="!0"/>
<literal name="select_ln18_1" val="!1"/>
<literal name="select_ln18" val="!0"/>
<literal name="select_ln18" val="!1"/>
<literal name="select_ln17_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="193" bw="0" op_0_bw="0">
<![CDATA[
branch3:1 %br_ln20 = br void %arrayidx18610.i.case.24423

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>

<operation id="130" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="!0"/>
<literal name="select_ln18_1" val="!1"/>
<literal name="select_ln18" val="!0"/>
<literal name="select_ln18" val="!1"/>
<literal name="select_ln17_1" val="!0"/>
<literal name="select_ln17_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="195" bw="0" op_0_bw="16" op_1_bw="16">
<![CDATA[
branch5:0 %store_ln20 = store i16 %wt_addr_read, i16 %weight_buf3x3_2_2_2

]]></Node>
<StgValue><ssdm name="store_ln20"/></StgValue>
</operation>

<operation id="131" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="select_ln18_1" val="!0"/>
<literal name="select_ln18_1" val="!1"/>
<literal name="select_ln18" val="!0"/>
<literal name="select_ln18" val="!1"/>
<literal name="select_ln17_1" val="!0"/>
<literal name="select_ln17_1" val="!1"/>
</and_exp></or_exp>
</condition>

<Node id="196" bw="0" op_0_bw="0">
<![CDATA[
branch5:1 %br_ln20 = br void %arrayidx18610.i.case.24423

]]></Node>
<StgValue><ssdm name="br_ln20"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
