{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II 64-Bit " "Info: Running Quartus II 64-Bit Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Mar 27 17:35:16 2017 " "Info: Processing started: Mon Mar 27 17:35:16 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off DE2Bot -c DE2Bot --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~latch " "Warning: Node \"VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~latch\" is a latch" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~latch " "Warning: Node \"VEL_CONTROL:inst52\|WATCHDOG_INT\[4\]~latch\" is a latch" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[2\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[2\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[1\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[1\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[7\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[7\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[0\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[0\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[3\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[3\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[6\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[6\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[4\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[4\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|step\[5\]~latch " "Warning: Node \"DAC_BEEP:inst35\|step\[5\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[1\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[1\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[8\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[8\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[15\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[15\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[9\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[9\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[7\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[7\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[5\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[5\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[4\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[4\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[6\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[6\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[2\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[2\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "DAC_BEEP:inst35\|timer\[3\]~latch " "Warning: Node \"DAC_BEEP:inst35\|timer\[3\]~latch\" is a latch" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DAC_BEEP.vhd" 84 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "SW\[17\] " "Info: Assuming node \"SW\[17\]\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 864 -32 136 880 "SW\[15..0\]" "" } { 296 128 296 312 "SW\[17..16\]" "" } { 2584 816 872 2600 "SW\[17\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 832 192 288 848 "SW\[15..0\]" "" } { 288 296 351 304 "SW\[17..16\]" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SW\[17\]" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AUD_DACLR " "Info: Assuming node \"AUD_DACLR\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 2208 -8 160 2224 "AUD_DACLR" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_DACLR" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_CLK" "AUD_BCLK " "Info: Assuming node \"AUD_BCLK\" is an undefined clock" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 2224 -8 160 2240 "AUD_BCLK" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUD_BCLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "95 " "Warning: Found 95 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "inst70 " "Info: Detected gated clock \"inst70\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 832 768 832 880 "inst70" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst70" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst71 " "Info: Detected gated clock \"inst71\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 928 768 832 976 "inst71" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst71" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst68 " "Info: Detected gated clock \"inst68\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 1352 760 824 1400 "inst68" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst68" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst73 " "Info: Detected gated clock \"inst73\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 1048 776 840 1096 "inst73" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst73" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst74 " "Info: Detected gated clock \"inst74\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 1176 776 840 1224 "inst74" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst74" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "oneshot_i2c:inst18\|i2c_master:inst\|data_clk " "Info: Detected ripple clock \"oneshot_i2c:inst18\|i2c_master:inst\|data_clk\" as buffer" {  } { { "i2c_master.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/i2c_master.vhd" 53 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "oneshot_i2c:inst18\|i2c_master:inst\|data_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DAC_BEEP:inst35\|step\[0\]~19 " "Info: Detected gated clock \"DAC_BEEP:inst35\|step\[0\]~19\" as buffer" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DAC_BEEP.vhd" 84 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_BEEP:inst35\|step\[0\]~19" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "DAC_BEEP:inst35\|step\[0\]~20 " "Info: Detected gated clock \"DAC_BEEP:inst35\|step\[0\]~20\" as buffer" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DAC_BEEP.vhd" 84 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "DAC_BEEP:inst35\|step\[0\]~20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst16\|inst13 " "Info: Detected gated clock \"I2C_INTERFACE:inst16\|inst13\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/I2C_INTERFACE.bdf" { { 24 304 368 72 "inst13" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|inst13" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst5 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst5\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/UART_INTERFACE.bdf" { { -24 424 488 24 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst5" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_10KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_10KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/acc_clk_gen.vhd" 16 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_10KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt\" as buffer" {  } { { "UART_LIMITER.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/UART_LIMITER.vhd" 24 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|UART_LIMITER:inst11\|inhibit_bt" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst70~0 " "Info: Detected gated clock \"inst70~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 832 768 832 880 "inst70" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst70~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst25 " "Info: Detected gated clock \"inst25\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 704 768 832 752 "inst25" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst25" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst52\|LATCH~1 " "Info: Detected gated clock \"VEL_CONTROL:inst52\|LATCH~1\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 43 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|LATCH~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst52\|LATCH~0 " "Info: Detected gated clock \"VEL_CONTROL:inst52\|LATCH~0\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 43 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|LATCH~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|inst1 " "Info: Detected ripple clock \"IR_RCVR:inst44\|inst1\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/IR_RCVR.bdf" { { -72 224 288 8 "inst1" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|inst5 " "Info: Detected ripple clock \"IR_RCVR:inst44\|inst5\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/IR_RCVR.bdf" { { -72 344 408 8 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst52\|LATCH " "Info: Detected gated clock \"VEL_CONTROL:inst52\|LATCH\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 43 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "VEL_CONTROL:inst51\|LATCH " "Info: Detected gated clock \"VEL_CONTROL:inst51\|LATCH\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 43 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst51\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst16\|inst12 " "Info: Detected gated clock \"I2C_INTERFACE:inst16\|inst12\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/I2C_INTERFACE.bdf" { { -40 304 368 8 "inst12" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|inst12" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[2\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[2\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[5\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[5\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[4\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[4\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[3\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[3\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IR_RCVR:inst44\|inst7 " "Info: Detected gated clock \"IR_RCVR:inst44\|inst7\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/IR_RCVR.bdf" { { -64 456 520 -16 "inst7" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst7" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VEL_CONTROL:inst51\|I_WARN_INT " "Info: Detected ripple clock \"VEL_CONTROL:inst51\|I_WARN_INT\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 152 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst51\|I_WARN_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "VEL_CONTROL:inst52\|I_WARN_INT " "Info: Detected ripple clock \"VEL_CONTROL:inst52\|I_WARN_INT\" as buffer" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 152 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "VEL_CONTROL:inst52\|I_WARN_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "CTIMER:inst21\|INT " "Info: Detected ripple clock \"CTIMER:inst21\|INT\" as buffer" {  } { { "CTIMER.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/CTIMER.vhd" 20 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CTIMER:inst21\|INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/QUADRATURE_DECODE.bdf" { { -240 424 488 -160 "inst24" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/QUADRATURE_DECODE.bdf" { { -64 424 488 16 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/QUADRATURE_DECODE.bdf" { { -64 424 488 16 "inst5" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/QUADRATURE_DECODE.bdf" { { -240 424 488 -160 "inst24" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IR_RCVR:inst44\|inst17~0 " "Info: Detected gated clock \"IR_RCVR:inst44\|inst17~0\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/IR_RCVR.bdf" { { 592 728 792 704 "inst17" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[1\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[1\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[0\] " "Info: Detected ripple clock \"IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[0\]\" as buffer" {  } { { "db/cntr_7ij.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/cntr_7ij.tdf" 72 8 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|ir_lpm_counter1:inst24\|lpm_counter:lpm_counter_component\|cntr_7ij:auto_generated\|safe_q\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst15 " "Info: Detected gated clock \"inst15\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 2224 1280 1344 2272 "inst15" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst15" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst20 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst20\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/UART_INTERFACE.bdf" { { 144 784 848 192 "inst20" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst20" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SONAR:inst54\|SONAR_INT " "Info: Detected ripple clock \"SONAR:inst54\|SONAR_INT\" as buffer" {  } { { "SONAR.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/SONAR.vhd" 29 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|SONAR_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "I2C_INTERFACE:inst16\|inst6 " "Info: Detected gated clock \"I2C_INTERFACE:inst16\|inst6\" as buffer" {  } { { "I2C_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/I2C_INTERFACE.bdf" { { 88 304 368 136 "inst6" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk " "Info: Detected ripple clock \"I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk\" as buffer" {  } { { "i2c_master.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/i2c_master.vhd" 53 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "I2C_INTERFACE:inst16\|i2c_master:inst\|data_clk" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2 " "Info: Detected gated clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/QUADRATURE_DECODE.bdf" { { -104 512 576 -56 "inst2" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2 " "Info: Detected gated clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/QUADRATURE_DECODE.bdf" { { -104 512 576 -56 "inst2" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/QUADRATURE_DECODE.bdf" { { -64 672 736 16 "inst1" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_lsb_aeb " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_lsb_aeb\" as buffer" {  } { { "db/dcfifo_31m1.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/dcfifo_31m1.tdf" 72 2 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_lsb_aeb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb\" as buffer" {  } { { "db/dcfifo_31m1.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/dcfifo_31m1.tdf" 76 2 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|rdemp_eq_comp_msb_aeb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb " "Info: Detected ripple clock \"UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb\" as buffer" {  } { { "uart.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/uart.vhd" 320 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|UART:inst2\|uart_rx_data_out_stb" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IR_RCVR:inst44\|inst17 " "Info: Detected gated clock \"IR_RCVR:inst44\|inst17\" as buffer" {  } { { "IR_RCVR.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/IR_RCVR.bdf" { { 592 728 792 704 "inst17" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IR_RCVR:inst44\|inst17" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/QUADRATURE_DECODE.bdf" { { -336 424 488 -256 "inst23" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/QUADRATURE_DECODE.bdf" { { -64 672 736 16 "inst1" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23 " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/QUADRATURE_DECODE.bdf" { { -336 424 488 -256 "inst23" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst23" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_12500KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_12500KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/acc_clk_gen.vhd" 13 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_12500KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_32Hz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_32Hz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/acc_clk_gen.vhd" 18 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_32Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_400KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_400KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/acc_clk_gen.vhd" 14 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_400KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst22\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_100Hz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_100Hz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/acc_clk_gen.vhd" 17 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_100Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal24 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal24\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/IO_DECODER.vhd" 86 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal24" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst " "Info: Detected ripple clock \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst\" as buffer" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/QUADRATURE_DECODE.bdf" { { -64 752 816 16 "inst" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal27~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal27~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/IO_DECODER.vhd" 89 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal27~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal12~0 " "Info: Detected gated clock \"SONAR:inst54\|Equal12~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal12~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal19~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal19~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/IO_DECODER.vhd" 80 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal19~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst76 " "Info: Detected gated clock \"inst76\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 936 128 192 984 "inst76" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst76" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst6 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst6\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/UART_INTERFACE.bdf" { { 24 424 488 72 "inst6" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst6" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal13~0 " "Info: Detected gated clock \"SONAR:inst54\|Equal13~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal13~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst45 " "Info: Detected gated clock \"inst45\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 696 88 152 744 "inst45" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst45" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst48 " "Info: Detected gated clock \"inst48\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 616 88 152 664 "inst48" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst48" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal18~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal18~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/IO_DECODER.vhd" 79 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal18~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal18~1 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal18~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/IO_DECODER.vhd" 79 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal18~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst3~0 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst3~0\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/UART_INTERFACE.bdf" { { 72 424 488 120 "inst3" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst3~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_10Hz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_10Hz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/acc_clk_gen.vhd" 19 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_10Hz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal2~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal2~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/IO_DECODER.vhd" 63 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal2~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal21~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal21~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/IO_DECODER.vhd" 83 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal21~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal17~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal17~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/IO_DECODER.vhd" 78 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal17~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst77 " "Info: Detected gated clock \"inst77\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 808 112 176 856 "inst77" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst77" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "UART_INTERFACE:inst1\|inst3 " "Info: Detected gated clock \"UART_INTERFACE:inst1\|inst3\" as buffer" {  } { { "UART_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/UART_INTERFACE.bdf" { { 72 424 488 120 "inst3" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_INTERFACE:inst1\|inst3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "inst77~0 " "Info: Detected gated clock \"inst77~0\" as buffer" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 808 112 176 856 "inst77" "" } } } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "inst77~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal2~1 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal2~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/IO_DECODER.vhd" 63 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal2~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[7\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[7\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/SCOMP.vhd" 145 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|STATE.EX_OUT2 " "Info: Detected ripple clock \"SCOMP:inst8\|STATE.EX_OUT2\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/SCOMP.vhd" 57 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|STATE.EX_OUT2" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|STATE.EX_IN " "Info: Detected ripple clock \"SCOMP:inst8\|STATE.EX_IN\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/SCOMP.vhd" 57 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|STATE.EX_IN" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|Equal24~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|Equal24~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/IO_DECODER.vhd" 86 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|Equal24~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[3\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[3\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/SCOMP.vhd" 145 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[2\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[2\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/SCOMP.vhd" 145 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|SONAR_EN~1 " "Info: Detected gated clock \"IO_DECODER:inst24\|SONAR_EN~1\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/IO_DECODER.vhd" 31 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|SONAR_EN~1" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[6\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[6\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/SCOMP.vhd" 145 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[5\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[5\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/SCOMP.vhd" 145 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[4\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[4\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/SCOMP.vhd" 145 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|Equal11~0 " "Info: Detected gated clock \"SONAR:inst54\|Equal11~0\" as buffer" {  } { { "synopsys/ieee/syn_arit.vhd" "" { Text "c:/appl/altera/91/quartus/libraries/vhdl/synopsys/ieee/syn_arit.vhd" 1805 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|Equal11~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[1\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[1\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/SCOMP.vhd" 145 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IR\[0\] " "Info: Detected ripple clock \"SCOMP:inst8\|IR\[0\]\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/SCOMP.vhd" 145 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IR\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|SONAR_EN~0 " "Info: Detected gated clock \"IO_DECODER:inst24\|SONAR_EN~0\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/IO_DECODER.vhd" 31 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|SONAR_EN~0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "SCOMP:inst8\|IO_WRITE_INT " "Info: Detected ripple clock \"SCOMP:inst8\|IO_WRITE_INT\" as buffer" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/SCOMP.vhd" 69 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SCOMP:inst8\|IO_WRITE_INT" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "IO_DECODER:inst24\|SONAR_EN~2 " "Info: Detected gated clock \"IO_DECODER:inst24\|SONAR_EN~2\" as buffer" {  } { { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/IO_DECODER.vhd" 31 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "IO_DECODER:inst24\|SONAR_EN~2" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "SONAR:inst54\|LATCH " "Info: Detected gated clock \"SONAR:inst54\|LATCH\" as buffer" {  } { { "SONAR.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/SONAR.vhd" 56 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SONAR:inst54\|LATCH" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "ACC_CLK_GEN:inst60\|clock_170KHz " "Info: Detected ripple clock \"ACC_CLK_GEN:inst60\|clock_170KHz\" as buffer" {  } { { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/acc_clk_gen.vhd" 15 -1 0 } } { "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/appl/altera/91/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ACC_CLK_GEN:inst60\|clock_170KHz" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITAN_SLACK_ANALYSIS" "" "Info: Found timing assignments -- calculating delays" {  } {  } 0 0 "Found timing assignments -- calculating delays" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 memory UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|ram_block14a0~portb_address_reg4 register UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 63.76 ns " "Info: Slack time is 63.76 ns for clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" between source memory \"UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|ram_block14a0~portb_address_reg4\" and destination register \"UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT_RESTRICTED" "235.07 MHz " "Info: Fmax is restricted to 235.07 MHz due to tcl and tch limits" {  } {  } 0 0 "Fmax is restricted to %1!s! due to tcl and tch limits" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "67.640 ns + Largest memory register " "Info: + Largest memory to register requirement is 67.640 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "67.901 ns + " "Info: + Setup relationship between source and destination is 67.901 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 67.901 ns " "Info: + Latch edge is 67.901 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.088 ns + Largest " "Info: + Largest clock skew is -0.088 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 destination 2.619 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to destination register is 2.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 2.619 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X24_Y12_N15 2 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.619 ns; Loc. = LCFF_X24_Y12_N15; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.544 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.50 % ) " "Info: Total cell delay = 0.537 ns ( 20.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.082 ns ( 79.50 % ) " "Info: Total interconnect delay = 2.082 ns ( 79.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.619 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 source 2.707 ns - Longest memory " "Info: - Longest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to source memory is 2.707 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.943 ns) + CELL(0.689 ns) 2.707 ns UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|ram_block14a0~portb_address_reg4 3 MEM M4K_X26_Y12 8 " "Info: 3: + IC(0.943 ns) + CELL(0.689 ns) = 2.707 ns; Loc. = M4K_X26_Y12; Fanout = 8; MEM Node = 'UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|ram_block14a0~portb_address_reg4'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.632 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 } "NODE_NAME" } } { "db/altsyncram_9hu.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/altsyncram_9hu.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.689 ns ( 25.45 % ) " "Info: Total cell delay = 0.689 ns ( 25.45 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.018 ns ( 74.55 % ) " "Info: Total interconnect delay = 2.018 ns ( 74.55 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.707 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.707 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 {} } { 0.000ns 1.075ns 0.943ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.619 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.707 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.707 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 {} } { 0.000ns 1.075ns 0.943ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns - " "Info: - Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_9hu.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/altsyncram_9hu.tdf" 39 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "uart.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/uart.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.619 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.707 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.707 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 {} } { 0.000ns 1.075ns 0.943ns } { 0.000ns 0.000ns 0.689ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.880 ns - Longest memory register " "Info: - Longest memory to register delay is 3.880 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|ram_block14a0~portb_address_reg4 1 MEM M4K_X26_Y12 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = M4K_X26_Y12; Fanout = 8; MEM Node = 'UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|ram_block14a0~portb_address_reg4'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 } "NODE_NAME" } } { "db/altsyncram_9hu.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/altsyncram_9hu.tdf" 39 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.991 ns) 2.991 ns UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|q_b\[7\] 2 MEM M4K_X26_Y12 1 " "Info: 2: + IC(0.000 ns) + CELL(2.991 ns) = 2.991 ns; Loc. = M4K_X26_Y12; Fanout = 1; MEM Node = 'UART_INTERFACE:inst1\|uart_dcfifo_in:inst8\|dcfifo:dcfifo_component\|dcfifo_qtl1:auto_generated\|altsyncram_9hu:fifo_ram\|q_b\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.991 ns" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[7] } "NODE_NAME" } } { "db/altsyncram_9hu.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/altsyncram_9hu.tdf" 35 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.150 ns) 3.796 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]~2 3 COMB LCCOMB_X24_Y12_N14 1 " "Info: 3: + IC(0.655 ns) + CELL(0.150 ns) = 3.796 ns; Loc. = LCCOMB_X24_Y12_N14; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]~2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.805 ns" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 } "NODE_NAME" } } { "uart.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 3.880 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 4 REG LCFF_X24_Y12_N15 2 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 3.880 ns; Loc. = LCFF_X24_Y12_N15; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.225 ns ( 83.12 % ) " "Info: Total cell delay = 3.225 ns ( 83.12 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.655 ns ( 16.88 % ) " "Info: Total interconnect delay = 0.655 ns ( 16.88 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.880 ns" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.880 ns" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 {} UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[7] {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 0.000ns 0.655ns 0.000ns } { 0.000ns 2.991ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.619 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.707 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.707 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 {} } { 0.000ns 1.075ns 0.943ns } { 0.000ns 0.000ns 0.689ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.880 ns" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.880 ns" { UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|ram_block14a0~portb_address_reg4 {} UART_INTERFACE:inst1|uart_dcfifo_in:inst8|dcfifo:dcfifo_component|dcfifo_qtl1:auto_generated|altsyncram_9hu:fifo_ram|q_b[7] {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 0.000ns 0.655ns 0.000ns } { 0.000ns 2.991ns 0.150ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "altpll1:inst11\|altpll:altpll_component\|_clk1 " "Info: No valid register-to-register data paths exist for clock \"altpll1:inst11\|altpll:altpll_component\|_clk1\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register TIMER:inst20\|COUNT\[3\] register SCOMP:inst8\|AC\[3\] 11.952 ns " "Info: Slack time is 11.952 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"TIMER:inst20\|COUNT\[3\]\" and destination register \"SCOMP:inst8\|AC\[3\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "16.969 ns + Largest register register " "Info: + Largest register to register requirement is 16.969 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 40.000 ns inverted 50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with inverted offset of 40.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.000 ns " "Info: - Launch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 20.000 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-2.817 ns + Largest " "Info: + Largest clock skew is -2.817 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 0.310 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 0.310 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0  -2.358 ns + Early " "Info: + Early clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 470 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G3; Fanout = 470; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.040 ns) + CELL(0.537 ns) 0.310 ns SCOMP:inst8\|AC\[3\] 3 REG LCFF_X27_Y17_N27 10 " "Info: 3: + IC(1.040 ns) + CELL(0.537 ns) = 0.310 ns; Loc. = LCFF_X27_Y17_N27; Fanout = 10; REG Node = 'SCOMP:inst8\|AC\[3\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.577 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[3] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/SCOMP.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.13 % ) " "Info: Total cell delay = 0.537 ns ( 20.13 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.131 ns ( 79.87 % ) " "Info: Total interconnect delay = 2.131 ns ( 79.87 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.310 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.310 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[3] {} } { 0.000ns 1.091ns 1.040ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 3.127 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 3.127 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1  -2.358 ns + Late " "Info: + Late clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.049 ns) + CELL(0.787 ns) 0.569 ns ACC_CLK_GEN:inst60\|clock_10Hz 3 REG LCFF_X32_Y4_N13 2 " "Info: 3: + IC(1.049 ns) + CELL(0.787 ns) = 0.569 ns; Loc. = LCFF_X32_Y4_N13; Fanout = 2; REG Node = 'ACC_CLK_GEN:inst60\|clock_10Hz'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.836 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/acc_clk_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.012 ns) + CELL(0.000 ns) 1.581 ns ACC_CLK_GEN:inst60\|clock_10Hz~clkctrl 4 COMB CLKCTRL_G15 124 " "Info: 4: + IC(1.012 ns) + CELL(0.000 ns) = 1.581 ns; Loc. = CLKCTRL_G15; Fanout = 124; COMB Node = 'ACC_CLK_GEN:inst60\|clock_10Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.012 ns" { ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/acc_clk_gen.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.009 ns) + CELL(0.537 ns) 3.127 ns TIMER:inst20\|COUNT\[3\] 5 REG LCFF_X33_Y14_N5 3 " "Info: 5: + IC(1.009 ns) + CELL(0.537 ns) = 3.127 ns; Loc. = LCFF_X33_Y14_N5; Fanout = 3; REG Node = 'TIMER:inst20\|COUNT\[3\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.546 ns" { ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[3] } "NODE_NAME" } } { "TIMER.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/TIMER.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 24.14 % ) " "Info: Total cell delay = 1.324 ns ( 24.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.161 ns ( 75.86 % ) " "Info: Total interconnect delay = 4.161 ns ( 75.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.127 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.127 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[3] {} } { 0.000ns 1.091ns 1.049ns 1.012ns 1.009ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.310 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.310 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[3] {} } { 0.000ns 1.091ns 1.040ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.127 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.127 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[3] {} } { 0.000ns 1.091ns 1.049ns 1.012ns 1.009ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "TIMER.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/TIMER.vhd" 49 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/SCOMP.vhd" 145 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.310 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.310 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[3] {} } { 0.000ns 1.091ns 1.040ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.127 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.127 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[3] {} } { 0.000ns 1.091ns 1.049ns 1.012ns 1.009ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.017 ns - Longest register register " "Info: - Longest register to register delay is 5.017 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns TIMER:inst20\|COUNT\[3\] 1 REG LCFF_X33_Y14_N5 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X33_Y14_N5; Fanout = 3; REG Node = 'TIMER:inst20\|COUNT\[3\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { TIMER:inst20|COUNT[3] } "NODE_NAME" } } { "TIMER.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/TIMER.vhd" 49 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.833 ns) + CELL(0.438 ns) 1.271 ns I2C_INTERFACE:inst16\|inst1\[3\]~116 2 COMB LCCOMB_X33_Y16_N8 1 " "Info: 2: + IC(0.833 ns) + CELL(0.438 ns) = 1.271 ns; Loc. = LCCOMB_X33_Y16_N8; Fanout = 1; COMB Node = 'I2C_INTERFACE:inst16\|inst1\[3\]~116'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.271 ns" { TIMER:inst20|COUNT[3] I2C_INTERFACE:inst16|inst1[3]~116 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.438 ns) 2.179 ns I2C_INTERFACE:inst16\|inst1\[3\]~126 3 COMB LCCOMB_X34_Y16_N14 17 " "Info: 3: + IC(0.470 ns) + CELL(0.438 ns) = 2.179 ns; Loc. = LCCOMB_X34_Y16_N14; Fanout = 17; COMB Node = 'I2C_INTERFACE:inst16\|inst1\[3\]~126'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.908 ns" { I2C_INTERFACE:inst16|inst1[3]~116 I2C_INTERFACE:inst16|inst1[3]~126 } "NODE_NAME" } } { "I2C_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/I2C_INTERFACE.bdf" { { 360 552 600 392 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.736 ns) + CELL(0.150 ns) 4.065 ns SCOMP:inst8\|Selector24~6 4 COMB LCCOMB_X28_Y17_N0 1 " "Info: 4: + IC(1.736 ns) + CELL(0.150 ns) = 4.065 ns; Loc. = LCCOMB_X28_Y17_N0; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector24~6'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.886 ns" { I2C_INTERFACE:inst16|inst1[3]~126 SCOMP:inst8|Selector24~6 } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/SCOMP.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.448 ns) + CELL(0.420 ns) 4.933 ns SCOMP:inst8\|Selector24~7 5 COMB LCCOMB_X27_Y17_N26 1 " "Info: 5: + IC(0.448 ns) + CELL(0.420 ns) = 4.933 ns; Loc. = LCCOMB_X27_Y17_N26; Fanout = 1; COMB Node = 'SCOMP:inst8\|Selector24~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.868 ns" { SCOMP:inst8|Selector24~6 SCOMP:inst8|Selector24~7 } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/SCOMP.vhd" 148 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.017 ns SCOMP:inst8\|AC\[3\] 6 REG LCFF_X27_Y17_N27 10 " "Info: 6: + IC(0.000 ns) + CELL(0.084 ns) = 5.017 ns; Loc. = LCFF_X27_Y17_N27; Fanout = 10; REG Node = 'SCOMP:inst8\|AC\[3\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { SCOMP:inst8|Selector24~7 SCOMP:inst8|AC[3] } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/SCOMP.vhd" 145 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.530 ns ( 30.50 % ) " "Info: Total cell delay = 1.530 ns ( 30.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.487 ns ( 69.50 % ) " "Info: Total interconnect delay = 3.487 ns ( 69.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.017 ns" { TIMER:inst20|COUNT[3] I2C_INTERFACE:inst16|inst1[3]~116 I2C_INTERFACE:inst16|inst1[3]~126 SCOMP:inst8|Selector24~6 SCOMP:inst8|Selector24~7 SCOMP:inst8|AC[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.017 ns" { TIMER:inst20|COUNT[3] {} I2C_INTERFACE:inst16|inst1[3]~116 {} I2C_INTERFACE:inst16|inst1[3]~126 {} SCOMP:inst8|Selector24~6 {} SCOMP:inst8|Selector24~7 {} SCOMP:inst8|AC[3] {} } { 0.000ns 0.833ns 0.470ns 1.736ns 0.448ns 0.000ns } { 0.000ns 0.438ns 0.438ns 0.150ns 0.420ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.310 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|AC[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.310 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|AC[3] {} } { 0.000ns 1.091ns 1.040ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.127 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_10Hz ACC_CLK_GEN:inst60|clock_10Hz~clkctrl TIMER:inst20|COUNT[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.127 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_10Hz {} ACC_CLK_GEN:inst60|clock_10Hz~clkctrl {} TIMER:inst20|COUNT[3] {} } { 0.000ns 1.091ns 1.049ns 1.012ns 1.009ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.017 ns" { TIMER:inst20|COUNT[3] I2C_INTERFACE:inst16|inst1[3]~116 I2C_INTERFACE:inst16|inst1[3]~126 SCOMP:inst8|Selector24~6 SCOMP:inst8|Selector24~7 SCOMP:inst8|AC[3] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.017 ns" { TIMER:inst20|COUNT[3] {} I2C_INTERFACE:inst16|inst1[3]~116 {} I2C_INTERFACE:inst16|inst1[3]~126 {} SCOMP:inst8|Selector24~6 {} SCOMP:inst8|Selector24~7 {} SCOMP:inst8|AC[3] {} } { 0.000ns 0.833ns 0.470ns 1.736ns 0.448ns 0.000ns } { 0.000ns 0.438ns 0.438ns 0.150ns 0.420ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 register VEL_CONTROL:inst51\|POSITION_INT\[1\] register VEL_CONTROL:inst51\|MOTOR_CMD\[8\] -6.293 ns " "Info: Slack time is -6.293 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" between source register \"VEL_CONTROL:inst51\|POSITION_INT\[1\]\" and destination register \"VEL_CONTROL:inst51\|MOTOR_CMD\[8\]\"" { { "Info" "ITDB_SIMPLE_FMAX_RESULT" "19.02 MHz 52.586 ns " "Info: Fmax is 19.02 MHz (period= 52.586 ns)" {  } {  } 0 0 "Fmax is %1!s! (period= %2!s!)" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "19.775 ns + Largest register register " "Info: + Largest register to register requirement is 19.775 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "20.000 ns + " "Info: + Setup relationship between source and destination is 20.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 40.000 ns " "Info: + Latch edge is 40.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 20.000 ns " "Info: - Launch edge is 20.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 20.000 ns inverted 50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with inverted offset of 20.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.011 ns + Largest " "Info: + Largest clock skew is -0.011 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 6.220 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 6.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.787 ns) 2.905 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X40_Y19_N23 4 " "Info: 3: + IC(1.027 ns) + CELL(0.787 ns) = 2.905 ns; Loc. = LCFF_X40_Y19_N23; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.814 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.793 ns) + CELL(0.000 ns) 4.698 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G12 410 " "Info: 4: + IC(1.793 ns) + CELL(0.000 ns) = 4.698 ns; Loc. = CLKCTRL_G12; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.793 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.537 ns) 6.220 ns VEL_CONTROL:inst51\|MOTOR_CMD\[8\] 5 REG LCFF_X43_Y26_N21 2 " "Info: 5: + IC(0.985 ns) + CELL(0.537 ns) = 6.220 ns; Loc. = LCFF_X43_Y26_N21; Fanout = 2; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[8\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.522 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[8] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 21.29 % ) " "Info: Total cell delay = 1.324 ns ( 21.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.896 ns ( 78.71 % ) " "Info: Total interconnect delay = 4.896 ns ( 78.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.220 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.220 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[8] {} } { 0.000ns 1.091ns 1.027ns 1.793ns 0.985ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 6.231 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 6.231 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.787 ns) 2.905 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X40_Y19_N23 4 " "Info: 3: + IC(1.027 ns) + CELL(0.787 ns) = 2.905 ns; Loc. = LCFF_X40_Y19_N23; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.814 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.793 ns) + CELL(0.000 ns) 4.698 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G12 410 " "Info: 4: + IC(1.793 ns) + CELL(0.000 ns) = 4.698 ns; Loc. = CLKCTRL_G12; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.793 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.996 ns) + CELL(0.537 ns) 6.231 ns VEL_CONTROL:inst51\|POSITION_INT\[1\] 5 REG LCFF_X35_Y22_N17 3 " "Info: 5: + IC(0.996 ns) + CELL(0.537 ns) = 6.231 ns; Loc. = LCFF_X35_Y22_N17; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|POSITION_INT\[1\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.533 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|POSITION_INT[1] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 21.25 % ) " "Info: Total cell delay = 1.324 ns ( 21.25 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.907 ns ( 78.75 % ) " "Info: Total interconnect delay = 4.907 ns ( 78.75 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.231 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|POSITION_INT[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.231 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|POSITION_INT[1] {} } { 0.000ns 1.091ns 1.027ns 1.793ns 0.996ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.220 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.220 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[8] {} } { 0.000ns 1.091ns 1.027ns 1.793ns 0.985ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.231 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|POSITION_INT[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.231 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|POSITION_INT[1] {} } { 0.000ns 1.091ns 1.027ns 1.793ns 0.996ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.220 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.220 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[8] {} } { 0.000ns 1.091ns 1.027ns 1.793ns 0.985ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.231 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|POSITION_INT[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.231 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|POSITION_INT[1] {} } { 0.000ns 1.091ns 1.027ns 1.793ns 0.996ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "26.068 ns - Longest register register " "Info: - Longest register to register delay is 26.068 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst51\|POSITION_INT\[1\] 1 REG LCFF_X35_Y22_N17 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y22_N17; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|POSITION_INT\[1\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst51|POSITION_INT[1] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 124 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.502 ns) + CELL(0.393 ns) 0.895 ns VEL_CONTROL:inst51\|Add3~3 2 COMB LCCOMB_X36_Y22_N2 2 " "Info: 2: + IC(0.502 ns) + CELL(0.393 ns) = 0.895 ns; Loc. = LCCOMB_X36_Y22_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.895 ns" { VEL_CONTROL:inst51|POSITION_INT[1] VEL_CONTROL:inst51|Add3~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 0.966 ns VEL_CONTROL:inst51\|Add3~5 3 COMB LCCOMB_X36_Y22_N4 2 " "Info: 3: + IC(0.000 ns) + CELL(0.071 ns) = 0.966 ns; Loc. = LCCOMB_X36_Y22_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~3 VEL_CONTROL:inst51|Add3~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.037 ns VEL_CONTROL:inst51\|Add3~7 4 COMB LCCOMB_X36_Y22_N6 2 " "Info: 4: + IC(0.000 ns) + CELL(0.071 ns) = 1.037 ns; Loc. = LCCOMB_X36_Y22_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~5 VEL_CONTROL:inst51|Add3~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.108 ns VEL_CONTROL:inst51\|Add3~9 5 COMB LCCOMB_X36_Y22_N8 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 1.108 ns; Loc. = LCCOMB_X36_Y22_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~7 VEL_CONTROL:inst51|Add3~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.179 ns VEL_CONTROL:inst51\|Add3~11 6 COMB LCCOMB_X36_Y22_N10 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 1.179 ns; Loc. = LCCOMB_X36_Y22_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~9 VEL_CONTROL:inst51|Add3~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.250 ns VEL_CONTROL:inst51\|Add3~13 7 COMB LCCOMB_X36_Y22_N12 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 1.250 ns; Loc. = LCCOMB_X36_Y22_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~11 VEL_CONTROL:inst51|Add3~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 1.409 ns VEL_CONTROL:inst51\|Add3~15 8 COMB LCCOMB_X36_Y22_N14 2 " "Info: 8: + IC(0.000 ns) + CELL(0.159 ns) = 1.409 ns; Loc. = LCCOMB_X36_Y22_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add3~13 VEL_CONTROL:inst51|Add3~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.480 ns VEL_CONTROL:inst51\|Add3~17 9 COMB LCCOMB_X36_Y22_N16 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 1.480 ns; Loc. = LCCOMB_X36_Y22_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~15 VEL_CONTROL:inst51|Add3~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 1.551 ns VEL_CONTROL:inst51\|Add3~19 10 COMB LCCOMB_X36_Y22_N18 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 1.551 ns; Loc. = LCCOMB_X36_Y22_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add3~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add3~17 VEL_CONTROL:inst51|Add3~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 1.961 ns VEL_CONTROL:inst51\|Add3~20 11 COMB LCCOMB_X36_Y22_N20 6 " "Info: 11: + IC(0.000 ns) + CELL(0.410 ns) = 1.961 ns; Loc. = LCCOMB_X36_Y22_N20; Fanout = 6; COMB Node = 'VEL_CONTROL:inst51\|Add3~20'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add3~19 VEL_CONTROL:inst51|Add3~20 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 202 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.472 ns) + CELL(0.414 ns) 2.847 ns VEL_CONTROL:inst51\|Add4~21 12 COMB LCCOMB_X37_Y22_N20 2 " "Info: 12: + IC(0.472 ns) + CELL(0.414 ns) = 2.847 ns; Loc. = LCCOMB_X37_Y22_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~21'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.886 ns" { VEL_CONTROL:inst51|Add3~20 VEL_CONTROL:inst51|Add4~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.918 ns VEL_CONTROL:inst51\|Add4~23 13 COMB LCCOMB_X37_Y22_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 2.918 ns; Loc. = LCCOMB_X37_Y22_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~23'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~21 VEL_CONTROL:inst51|Add4~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.989 ns VEL_CONTROL:inst51\|Add4~25 14 COMB LCCOMB_X37_Y22_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 2.989 ns; Loc. = LCCOMB_X37_Y22_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~25'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~23 VEL_CONTROL:inst51|Add4~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.060 ns VEL_CONTROL:inst51\|Add4~27 15 COMB LCCOMB_X37_Y22_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 3.060 ns; Loc. = LCCOMB_X37_Y22_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~27'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~25 VEL_CONTROL:inst51|Add4~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.131 ns VEL_CONTROL:inst51\|Add4~29 16 COMB LCCOMB_X37_Y22_N28 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 3.131 ns; Loc. = LCCOMB_X37_Y22_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~29'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~27 VEL_CONTROL:inst51|Add4~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 3.277 ns VEL_CONTROL:inst51\|Add4~31 17 COMB LCCOMB_X37_Y22_N30 2 " "Info: 17: + IC(0.000 ns) + CELL(0.146 ns) = 3.277 ns; Loc. = LCCOMB_X37_Y22_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~31'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst51|Add4~29 VEL_CONTROL:inst51|Add4~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.348 ns VEL_CONTROL:inst51\|Add4~33 18 COMB LCCOMB_X37_Y21_N0 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 3.348 ns; Loc. = LCCOMB_X37_Y21_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~33'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~31 VEL_CONTROL:inst51|Add4~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.419 ns VEL_CONTROL:inst51\|Add4~35 19 COMB LCCOMB_X37_Y21_N2 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 3.419 ns; Loc. = LCCOMB_X37_Y21_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~35'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~33 VEL_CONTROL:inst51|Add4~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.490 ns VEL_CONTROL:inst51\|Add4~37 20 COMB LCCOMB_X37_Y21_N4 2 " "Info: 20: + IC(0.000 ns) + CELL(0.071 ns) = 3.490 ns; Loc. = LCCOMB_X37_Y21_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~37'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~35 VEL_CONTROL:inst51|Add4~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.561 ns VEL_CONTROL:inst51\|Add4~39 21 COMB LCCOMB_X37_Y21_N6 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 3.561 ns; Loc. = LCCOMB_X37_Y21_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~39'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~37 VEL_CONTROL:inst51|Add4~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.632 ns VEL_CONTROL:inst51\|Add4~41 22 COMB LCCOMB_X37_Y21_N8 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 3.632 ns; Loc. = LCCOMB_X37_Y21_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~41'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~39 VEL_CONTROL:inst51|Add4~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.703 ns VEL_CONTROL:inst51\|Add4~43 23 COMB LCCOMB_X37_Y21_N10 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 3.703 ns; Loc. = LCCOMB_X37_Y21_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~43'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~41 VEL_CONTROL:inst51|Add4~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.774 ns VEL_CONTROL:inst51\|Add4~45 24 COMB LCCOMB_X37_Y21_N12 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 3.774 ns; Loc. = LCCOMB_X37_Y21_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~45'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~43 VEL_CONTROL:inst51|Add4~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 3.933 ns VEL_CONTROL:inst51\|Add4~47 25 COMB LCCOMB_X37_Y21_N14 2 " "Info: 25: + IC(0.000 ns) + CELL(0.159 ns) = 3.933 ns; Loc. = LCCOMB_X37_Y21_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~47'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add4~45 VEL_CONTROL:inst51|Add4~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.004 ns VEL_CONTROL:inst51\|Add4~49 26 COMB LCCOMB_X37_Y21_N16 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 4.004 ns; Loc. = LCCOMB_X37_Y21_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~49'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~47 VEL_CONTROL:inst51|Add4~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.075 ns VEL_CONTROL:inst51\|Add4~51 27 COMB LCCOMB_X37_Y21_N18 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 4.075 ns; Loc. = LCCOMB_X37_Y21_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~51'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~49 VEL_CONTROL:inst51|Add4~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.146 ns VEL_CONTROL:inst51\|Add4~53 28 COMB LCCOMB_X37_Y21_N20 2 " "Info: 28: + IC(0.000 ns) + CELL(0.071 ns) = 4.146 ns; Loc. = LCCOMB_X37_Y21_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~53'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~51 VEL_CONTROL:inst51|Add4~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.217 ns VEL_CONTROL:inst51\|Add4~55 29 COMB LCCOMB_X37_Y21_N22 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 4.217 ns; Loc. = LCCOMB_X37_Y21_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~55'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~53 VEL_CONTROL:inst51|Add4~55 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.288 ns VEL_CONTROL:inst51\|Add4~57 30 COMB LCCOMB_X37_Y21_N24 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 4.288 ns; Loc. = LCCOMB_X37_Y21_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~57'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~55 VEL_CONTROL:inst51|Add4~57 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.359 ns VEL_CONTROL:inst51\|Add4~59 31 COMB LCCOMB_X37_Y21_N26 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 4.359 ns; Loc. = LCCOMB_X37_Y21_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~59'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~57 VEL_CONTROL:inst51|Add4~59 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 4.430 ns VEL_CONTROL:inst51\|Add4~61 32 COMB LCCOMB_X37_Y21_N28 1 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 4.430 ns; Loc. = LCCOMB_X37_Y21_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|Add4~61'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~59 VEL_CONTROL:inst51|Add4~61 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 4.840 ns VEL_CONTROL:inst51\|Add4~62 33 COMB LCCOMB_X37_Y21_N30 47 " "Info: 33: + IC(0.000 ns) + CELL(0.410 ns) = 4.840 ns; Loc. = LCCOMB_X37_Y21_N30; Fanout = 47; COMB Node = 'VEL_CONTROL:inst51\|Add4~62'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add4~61 VEL_CONTROL:inst51|Add4~62 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.275 ns) 5.577 ns VEL_CONTROL:inst51\|VEL_ERR~8 34 COMB LCCOMB_X38_Y21_N0 1 " "Info: 34: + IC(0.462 ns) + CELL(0.275 ns) = 5.577 ns; Loc. = LCCOMB_X38_Y21_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|VEL_ERR~8'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.737 ns" { VEL_CONTROL:inst51|Add4~62 VEL_CONTROL:inst51|VEL_ERR~8 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.393 ns) 6.228 ns VEL_CONTROL:inst51\|VEL_ERR~9 35 COMB LCCOMB_X38_Y21_N30 29 " "Info: 35: + IC(0.258 ns) + CELL(0.393 ns) = 6.228 ns; Loc. = LCCOMB_X38_Y21_N30; Fanout = 29; COMB Node = 'VEL_CONTROL:inst51\|VEL_ERR~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.651 ns" { VEL_CONTROL:inst51|VEL_ERR~8 VEL_CONTROL:inst51|VEL_ERR~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.150 ns) 7.204 ns VEL_CONTROL:inst51\|VEL_ERR~30 36 COMB LCCOMB_X38_Y25_N2 2 " "Info: 36: + IC(0.826 ns) + CELL(0.150 ns) = 7.204 ns; Loc. = LCCOMB_X38_Y25_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|VEL_ERR~30'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.976 ns" { VEL_CONTROL:inst51|VEL_ERR~9 VEL_CONTROL:inst51|VEL_ERR~30 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.393 ns) 8.266 ns VEL_CONTROL:inst51\|Add6~3 37 COMB LCCOMB_X41_Y25_N2 2 " "Info: 37: + IC(0.669 ns) + CELL(0.393 ns) = 8.266 ns; Loc. = LCCOMB_X41_Y25_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.062 ns" { VEL_CONTROL:inst51|VEL_ERR~30 VEL_CONTROL:inst51|Add6~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.337 ns VEL_CONTROL:inst51\|Add6~5 38 COMB LCCOMB_X41_Y25_N4 2 " "Info: 38: + IC(0.000 ns) + CELL(0.071 ns) = 8.337 ns; Loc. = LCCOMB_X41_Y25_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~3 VEL_CONTROL:inst51|Add6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.408 ns VEL_CONTROL:inst51\|Add6~7 39 COMB LCCOMB_X41_Y25_N6 2 " "Info: 39: + IC(0.000 ns) + CELL(0.071 ns) = 8.408 ns; Loc. = LCCOMB_X41_Y25_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~5 VEL_CONTROL:inst51|Add6~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.479 ns VEL_CONTROL:inst51\|Add6~9 40 COMB LCCOMB_X41_Y25_N8 2 " "Info: 40: + IC(0.000 ns) + CELL(0.071 ns) = 8.479 ns; Loc. = LCCOMB_X41_Y25_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~7 VEL_CONTROL:inst51|Add6~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.550 ns VEL_CONTROL:inst51\|Add6~11 41 COMB LCCOMB_X41_Y25_N10 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 8.550 ns; Loc. = LCCOMB_X41_Y25_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~9 VEL_CONTROL:inst51|Add6~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.621 ns VEL_CONTROL:inst51\|Add6~13 42 COMB LCCOMB_X41_Y25_N12 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 8.621 ns; Loc. = LCCOMB_X41_Y25_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~11 VEL_CONTROL:inst51|Add6~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 8.780 ns VEL_CONTROL:inst51\|Add6~15 43 COMB LCCOMB_X41_Y25_N14 2 " "Info: 43: + IC(0.000 ns) + CELL(0.159 ns) = 8.780 ns; Loc. = LCCOMB_X41_Y25_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add6~13 VEL_CONTROL:inst51|Add6~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.851 ns VEL_CONTROL:inst51\|Add6~17 44 COMB LCCOMB_X41_Y25_N16 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 8.851 ns; Loc. = LCCOMB_X41_Y25_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~15 VEL_CONTROL:inst51|Add6~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.922 ns VEL_CONTROL:inst51\|Add6~19 45 COMB LCCOMB_X41_Y25_N18 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 8.922 ns; Loc. = LCCOMB_X41_Y25_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~17 VEL_CONTROL:inst51|Add6~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 8.993 ns VEL_CONTROL:inst51\|Add6~21 46 COMB LCCOMB_X41_Y25_N20 2 " "Info: 46: + IC(0.000 ns) + CELL(0.071 ns) = 8.993 ns; Loc. = LCCOMB_X41_Y25_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~21'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~19 VEL_CONTROL:inst51|Add6~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.064 ns VEL_CONTROL:inst51\|Add6~23 47 COMB LCCOMB_X41_Y25_N22 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 9.064 ns; Loc. = LCCOMB_X41_Y25_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~23'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~21 VEL_CONTROL:inst51|Add6~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.135 ns VEL_CONTROL:inst51\|Add6~25 48 COMB LCCOMB_X41_Y25_N24 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 9.135 ns; Loc. = LCCOMB_X41_Y25_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~25'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~23 VEL_CONTROL:inst51|Add6~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.206 ns VEL_CONTROL:inst51\|Add6~27 49 COMB LCCOMB_X41_Y25_N26 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 9.206 ns; Loc. = LCCOMB_X41_Y25_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~27'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~25 VEL_CONTROL:inst51|Add6~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.277 ns VEL_CONTROL:inst51\|Add6~29 50 COMB LCCOMB_X41_Y25_N28 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 9.277 ns; Loc. = LCCOMB_X41_Y25_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~29'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~27 VEL_CONTROL:inst51|Add6~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 9.423 ns VEL_CONTROL:inst51\|Add6~31 51 COMB LCCOMB_X41_Y25_N30 2 " "Info: 51: + IC(0.000 ns) + CELL(0.146 ns) = 9.423 ns; Loc. = LCCOMB_X41_Y25_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~31'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst51|Add6~29 VEL_CONTROL:inst51|Add6~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.494 ns VEL_CONTROL:inst51\|Add6~33 52 COMB LCCOMB_X41_Y24_N0 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 9.494 ns; Loc. = LCCOMB_X41_Y24_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~33'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~31 VEL_CONTROL:inst51|Add6~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.565 ns VEL_CONTROL:inst51\|Add6~35 53 COMB LCCOMB_X41_Y24_N2 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 9.565 ns; Loc. = LCCOMB_X41_Y24_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~35'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~33 VEL_CONTROL:inst51|Add6~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.636 ns VEL_CONTROL:inst51\|Add6~37 54 COMB LCCOMB_X41_Y24_N4 2 " "Info: 54: + IC(0.000 ns) + CELL(0.071 ns) = 9.636 ns; Loc. = LCCOMB_X41_Y24_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~37'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~35 VEL_CONTROL:inst51|Add6~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.707 ns VEL_CONTROL:inst51\|Add6~39 55 COMB LCCOMB_X41_Y24_N6 2 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 9.707 ns; Loc. = LCCOMB_X41_Y24_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~39'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~37 VEL_CONTROL:inst51|Add6~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.778 ns VEL_CONTROL:inst51\|Add6~41 56 COMB LCCOMB_X41_Y24_N8 2 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 9.778 ns; Loc. = LCCOMB_X41_Y24_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~41'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~39 VEL_CONTROL:inst51|Add6~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.849 ns VEL_CONTROL:inst51\|Add6~43 57 COMB LCCOMB_X41_Y24_N10 2 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 9.849 ns; Loc. = LCCOMB_X41_Y24_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~43'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~41 VEL_CONTROL:inst51|Add6~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 9.920 ns VEL_CONTROL:inst51\|Add6~45 58 COMB LCCOMB_X41_Y24_N12 2 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 9.920 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~45'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~43 VEL_CONTROL:inst51|Add6~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 10.079 ns VEL_CONTROL:inst51\|Add6~47 59 COMB LCCOMB_X41_Y24_N14 2 " "Info: 59: + IC(0.000 ns) + CELL(0.159 ns) = 10.079 ns; Loc. = LCCOMB_X41_Y24_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~47'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add6~45 VEL_CONTROL:inst51|Add6~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.150 ns VEL_CONTROL:inst51\|Add6~49 60 COMB LCCOMB_X41_Y24_N16 2 " "Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 10.150 ns; Loc. = LCCOMB_X41_Y24_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~49'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~47 VEL_CONTROL:inst51|Add6~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.221 ns VEL_CONTROL:inst51\|Add6~51 61 COMB LCCOMB_X41_Y24_N18 2 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 10.221 ns; Loc. = LCCOMB_X41_Y24_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~51'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~49 VEL_CONTROL:inst51|Add6~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.292 ns VEL_CONTROL:inst51\|Add6~53 62 COMB LCCOMB_X41_Y24_N20 2 " "Info: 62: + IC(0.000 ns) + CELL(0.071 ns) = 10.292 ns; Loc. = LCCOMB_X41_Y24_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~53'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~51 VEL_CONTROL:inst51|Add6~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.363 ns VEL_CONTROL:inst51\|Add6~55 63 COMB LCCOMB_X41_Y24_N22 2 " "Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 10.363 ns; Loc. = LCCOMB_X41_Y24_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~55'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~53 VEL_CONTROL:inst51|Add6~55 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 10.434 ns VEL_CONTROL:inst51\|Add6~57 64 COMB LCCOMB_X41_Y24_N24 2 " "Info: 64: + IC(0.000 ns) + CELL(0.071 ns) = 10.434 ns; Loc. = LCCOMB_X41_Y24_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~57'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~55 VEL_CONTROL:inst51|Add6~57 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 10.844 ns VEL_CONTROL:inst51\|Add6~58 65 COMB LCCOMB_X41_Y24_N26 3 " "Info: 65: + IC(0.000 ns) + CELL(0.410 ns) = 10.844 ns; Loc. = LCCOMB_X41_Y24_N26; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51\|Add6~58'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add6~57 VEL_CONTROL:inst51|Add6~58 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.438 ns) 11.959 ns VEL_CONTROL:inst51\|LessThan6~4 66 COMB LCCOMB_X42_Y24_N28 1 " "Info: 66: + IC(0.677 ns) + CELL(0.438 ns) = 11.959 ns; Loc. = LCCOMB_X42_Y24_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan6~4'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.115 ns" { VEL_CONTROL:inst51|Add6~58 VEL_CONTROL:inst51|LessThan6~4 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 12.352 ns VEL_CONTROL:inst51\|LessThan6~5 67 COMB LCCOMB_X42_Y24_N14 18 " "Info: 67: + IC(0.243 ns) + CELL(0.150 ns) = 12.352 ns; Loc. = LCCOMB_X42_Y24_N14; Fanout = 18; COMB Node = 'VEL_CONTROL:inst51\|LessThan6~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { VEL_CONTROL:inst51|LessThan6~4 VEL_CONTROL:inst51|LessThan6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.275 ns) 12.904 ns VEL_CONTROL:inst51\|CUM_VEL_ERR~29 68 COMB LCCOMB_X42_Y24_N0 30 " "Info: 68: + IC(0.277 ns) + CELL(0.275 ns) = 12.904 ns; Loc. = LCCOMB_X42_Y24_N0; Fanout = 30; COMB Node = 'VEL_CONTROL:inst51\|CUM_VEL_ERR~29'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.552 ns" { VEL_CONTROL:inst51|LessThan6~5 VEL_CONTROL:inst51|CUM_VEL_ERR~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.275 ns) 13.892 ns VEL_CONTROL:inst51\|CUM_VEL_ERR~35 69 COMB LCCOMB_X40_Y24_N2 20 " "Info: 69: + IC(0.713 ns) + CELL(0.275 ns) = 13.892 ns; Loc. = LCCOMB_X40_Y24_N2; Fanout = 20; COMB Node = 'VEL_CONTROL:inst51\|CUM_VEL_ERR~35'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.988 ns" { VEL_CONTROL:inst51|CUM_VEL_ERR~29 VEL_CONTROL:inst51|CUM_VEL_ERR~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(2.663 ns) 17.004 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult3~DATAOUT6 70 COMB DSPMULT_X39_Y24_N0 1 " "Info: 70: + IC(0.449 ns) + CELL(2.663 ns) = 17.004 ns; Loc. = DSPMULT_X39_Y24_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult3~DATAOUT6'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.112 ns" { VEL_CONTROL:inst51|CUM_VEL_ERR~35 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/mult_q3t.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 17.228 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out4~DATAOUT6 71 COMB DSPOUT_X39_Y24_N2 2 " "Info: 71: + IC(0.000 ns) + CELL(0.224 ns) = 17.228 ns; Loc. = DSPOUT_X39_Y24_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out4~DATAOUT6'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.224 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/mult_q3t.tdf" 62 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.393 ns) 18.252 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~1 72 COMB LCCOMB_X38_Y24_N10 2 " "Info: 72: + IC(0.631 ns) + CELL(0.393 ns) = 18.252 ns; Loc. = LCCOMB_X38_Y24_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.024 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 18.662 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~2 73 COMB LCCOMB_X38_Y24_N12 2 " "Info: 73: + IC(0.000 ns) + CELL(0.410 ns) = 18.662 ns; Loc. = LCCOMB_X38_Y24_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.504 ns) 19.917 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~15 74 COMB LCCOMB_X38_Y26_N14 2 " "Info: 74: + IC(0.751 ns) + CELL(0.504 ns) = 19.917 ns; Loc. = LCCOMB_X38_Y26_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.255 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 20.327 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~16 75 COMB LCCOMB_X38_Y26_N16 2 " "Info: 75: + IC(0.000 ns) + CELL(0.410 ns) = 20.327 ns; Loc. = LCCOMB_X38_Y26_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~16'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.393 ns) 21.395 ns VEL_CONTROL:inst51\|Add10~49 76 COMB LCCOMB_X40_Y26_N18 2 " "Info: 76: + IC(0.675 ns) + CELL(0.393 ns) = 21.395 ns; Loc. = LCCOMB_X40_Y26_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~49'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.068 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst51|Add10~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 21.805 ns VEL_CONTROL:inst51\|Add10~50 77 COMB LCCOMB_X40_Y26_N20 2 " "Info: 77: + IC(0.000 ns) + CELL(0.410 ns) = 21.805 ns; Loc. = LCCOMB_X40_Y26_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~50'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add10~49 VEL_CONTROL:inst51|Add10~50 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.414 ns) 22.673 ns VEL_CONTROL:inst51\|Add11~51 78 COMB LCCOMB_X41_Y26_N20 2 " "Info: 78: + IC(0.454 ns) + CELL(0.414 ns) = 22.673 ns; Loc. = LCCOMB_X41_Y26_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add11~51'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.868 ns" { VEL_CONTROL:inst51|Add10~50 VEL_CONTROL:inst51|Add11~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.744 ns VEL_CONTROL:inst51\|Add11~53 79 COMB LCCOMB_X41_Y26_N22 2 " "Info: 79: + IC(0.000 ns) + CELL(0.071 ns) = 22.744 ns; Loc. = LCCOMB_X41_Y26_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add11~53'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add11~51 VEL_CONTROL:inst51|Add11~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.815 ns VEL_CONTROL:inst51\|Add11~55 80 COMB LCCOMB_X41_Y26_N24 2 " "Info: 80: + IC(0.000 ns) + CELL(0.071 ns) = 22.815 ns; Loc. = LCCOMB_X41_Y26_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add11~55'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add11~53 VEL_CONTROL:inst51|Add11~55 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 23.225 ns VEL_CONTROL:inst51\|Add11~56 81 COMB LCCOMB_X41_Y26_N26 3 " "Info: 81: + IC(0.000 ns) + CELL(0.410 ns) = 23.225 ns; Loc. = LCCOMB_X41_Y26_N26; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51\|Add11~56'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add11~55 VEL_CONTROL:inst51|Add11~56 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.420 ns) 24.125 ns VEL_CONTROL:inst51\|LessThan10~12 82 COMB LCCOMB_X42_Y26_N12 1 " "Info: 82: + IC(0.480 ns) + CELL(0.420 ns) = 24.125 ns; Loc. = LCCOMB_X42_Y26_N12; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~12'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.900 ns" { VEL_CONTROL:inst51|Add11~56 VEL_CONTROL:inst51|LessThan10~12 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.149 ns) 24.511 ns VEL_CONTROL:inst51\|LessThan10~13 83 COMB LCCOMB_X42_Y26_N14 1 " "Info: 83: + IC(0.237 ns) + CELL(0.149 ns) = 24.511 ns; Loc. = LCCOMB_X42_Y26_N14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.386 ns" { VEL_CONTROL:inst51|LessThan10~12 VEL_CONTROL:inst51|LessThan10~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 25.034 ns VEL_CONTROL:inst51\|MOTOR_CMD\[8\]~27 84 COMB LCCOMB_X42_Y26_N0 17 " "Info: 84: + IC(0.248 ns) + CELL(0.275 ns) = 25.034 ns; Loc. = LCCOMB_X42_Y26_N0; Fanout = 17; COMB Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[8\]~27'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.523 ns" { VEL_CONTROL:inst51|LessThan10~13 VEL_CONTROL:inst51|MOTOR_CMD[8]~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.437 ns) 25.984 ns VEL_CONTROL:inst51\|MOTOR_CMD\[8\]~16 85 COMB LCCOMB_X43_Y26_N20 1 " "Info: 85: + IC(0.513 ns) + CELL(0.437 ns) = 25.984 ns; Loc. = LCCOMB_X43_Y26_N20; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[8\]~16'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.950 ns" { VEL_CONTROL:inst51|MOTOR_CMD[8]~27 VEL_CONTROL:inst51|MOTOR_CMD[8]~16 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 26.068 ns VEL_CONTROL:inst51\|MOTOR_CMD\[8\] 86 REG LCFF_X43_Y26_N21 2 " "Info: 86: + IC(0.000 ns) + CELL(0.084 ns) = 26.068 ns; Loc. = LCFF_X43_Y26_N21; Fanout = 2; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[8\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst51|MOTOR_CMD[8]~16 VEL_CONTROL:inst51|MOTOR_CMD[8] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "16.531 ns ( 63.41 % ) " "Info: Total cell delay = 16.531 ns ( 63.41 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "9.537 ns ( 36.59 % ) " "Info: Total interconnect delay = 9.537 ns ( 36.59 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "26.068 ns" { VEL_CONTROL:inst51|POSITION_INT[1] VEL_CONTROL:inst51|Add3~3 VEL_CONTROL:inst51|Add3~5 VEL_CONTROL:inst51|Add3~7 VEL_CONTROL:inst51|Add3~9 VEL_CONTROL:inst51|Add3~11 VEL_CONTROL:inst51|Add3~13 VEL_CONTROL:inst51|Add3~15 VEL_CONTROL:inst51|Add3~17 VEL_CONTROL:inst51|Add3~19 VEL_CONTROL:inst51|Add3~20 VEL_CONTROL:inst51|Add4~21 VEL_CONTROL:inst51|Add4~23 VEL_CONTROL:inst51|Add4~25 VEL_CONTROL:inst51|Add4~27 VEL_CONTROL:inst51|Add4~29 VEL_CONTROL:inst51|Add4~31 VEL_CONTROL:inst51|Add4~33 VEL_CONTROL:inst51|Add4~35 VEL_CONTROL:inst51|Add4~37 VEL_CONTROL:inst51|Add4~39 VEL_CONTROL:inst51|Add4~41 VEL_CONTROL:inst51|Add4~43 VEL_CONTROL:inst51|Add4~45 VEL_CONTROL:inst51|Add4~47 VEL_CONTROL:inst51|Add4~49 VEL_CONTROL:inst51|Add4~51 VEL_CONTROL:inst51|Add4~53 VEL_CONTROL:inst51|Add4~55 VEL_CONTROL:inst51|Add4~57 VEL_CONTROL:inst51|Add4~59 VEL_CONTROL:inst51|Add4~61 VEL_CONTROL:inst51|Add4~62 VEL_CONTROL:inst51|VEL_ERR~8 VEL_CONTROL:inst51|VEL_ERR~9 VEL_CONTROL:inst51|VEL_ERR~30 VEL_CONTROL:inst51|Add6~3 VEL_CONTROL:inst51|Add6~5 VEL_CONTROL:inst51|Add6~7 VEL_CONTROL:inst51|Add6~9 VEL_CONTROL:inst51|Add6~11 VEL_CONTROL:inst51|Add6~13 VEL_CONTROL:inst51|Add6~15 VEL_CONTROL:inst51|Add6~17 VEL_CONTROL:inst51|Add6~19 VEL_CONTROL:inst51|Add6~21 VEL_CONTROL:inst51|Add6~23 VEL_CONTROL:inst51|Add6~25 VEL_CONTROL:inst51|Add6~27 VEL_CONTROL:inst51|Add6~29 VEL_CONTROL:inst51|Add6~31 VEL_CONTROL:inst51|Add6~33 VEL_CONTROL:inst51|Add6~35 VEL_CONTROL:inst51|Add6~37 VEL_CONTROL:inst51|Add6~39 VEL_CONTROL:inst51|Add6~41 VEL_CONTROL:inst51|Add6~43 VEL_CONTROL:inst51|Add6~45 VEL_CONTROL:inst51|Add6~47 VEL_CONTROL:inst51|Add6~49 VEL_CONTROL:inst51|Add6~51 VEL_CONTROL:inst51|Add6~53 VEL_CONTROL:inst51|Add6~55 VEL_CONTROL:inst51|Add6~57 VEL_CONTROL:inst51|Add6~58 VEL_CONTROL:inst51|LessThan6~4 VEL_CONTROL:inst51|LessThan6~5 VEL_CONTROL:inst51|CUM_VEL_ERR~29 VEL_CONTROL:inst51|CUM_VEL_ERR~35 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst51|Add10~49 VEL_CONTROL:inst51|Add10~50 VEL_CONTROL:inst51|Add11~51 VEL_CONTROL:inst51|Add11~53 VEL_CONTROL:inst51|Add11~55 VEL_CONTROL:inst51|Add11~56 VEL_CONTROL:inst51|LessThan10~12 VEL_CONTROL:inst51|LessThan10~13 VEL_CONTROL:inst51|MOTOR_CMD[8]~27 VEL_CONTROL:inst51|MOTOR_CMD[8]~16 VEL_CONTROL:inst51|MOTOR_CMD[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "26.068 ns" { VEL_CONTROL:inst51|POSITION_INT[1] {} VEL_CONTROL:inst51|Add3~3 {} VEL_CONTROL:inst51|Add3~5 {} VEL_CONTROL:inst51|Add3~7 {} VEL_CONTROL:inst51|Add3~9 {} VEL_CONTROL:inst51|Add3~11 {} VEL_CONTROL:inst51|Add3~13 {} VEL_CONTROL:inst51|Add3~15 {} VEL_CONTROL:inst51|Add3~17 {} VEL_CONTROL:inst51|Add3~19 {} VEL_CONTROL:inst51|Add3~20 {} VEL_CONTROL:inst51|Add4~21 {} VEL_CONTROL:inst51|Add4~23 {} VEL_CONTROL:inst51|Add4~25 {} VEL_CONTROL:inst51|Add4~27 {} VEL_CONTROL:inst51|Add4~29 {} VEL_CONTROL:inst51|Add4~31 {} VEL_CONTROL:inst51|Add4~33 {} VEL_CONTROL:inst51|Add4~35 {} VEL_CONTROL:inst51|Add4~37 {} VEL_CONTROL:inst51|Add4~39 {} VEL_CONTROL:inst51|Add4~41 {} VEL_CONTROL:inst51|Add4~43 {} VEL_CONTROL:inst51|Add4~45 {} VEL_CONTROL:inst51|Add4~47 {} VEL_CONTROL:inst51|Add4~49 {} VEL_CONTROL:inst51|Add4~51 {} VEL_CONTROL:inst51|Add4~53 {} VEL_CONTROL:inst51|Add4~55 {} VEL_CONTROL:inst51|Add4~57 {} VEL_CONTROL:inst51|Add4~59 {} VEL_CONTROL:inst51|Add4~61 {} VEL_CONTROL:inst51|Add4~62 {} VEL_CONTROL:inst51|VEL_ERR~8 {} VEL_CONTROL:inst51|VEL_ERR~9 {} VEL_CONTROL:inst51|VEL_ERR~30 {} VEL_CONTROL:inst51|Add6~3 {} VEL_CONTROL:inst51|Add6~5 {} VEL_CONTROL:inst51|Add6~7 {} VEL_CONTROL:inst51|Add6~9 {} VEL_CONTROL:inst51|Add6~11 {} VEL_CONTROL:inst51|Add6~13 {} VEL_CONTROL:inst51|Add6~15 {} VEL_CONTROL:inst51|Add6~17 {} VEL_CONTROL:inst51|Add6~19 {} VEL_CONTROL:inst51|Add6~21 {} VEL_CONTROL:inst51|Add6~23 {} VEL_CONTROL:inst51|Add6~25 {} VEL_CONTROL:inst51|Add6~27 {} VEL_CONTROL:inst51|Add6~29 {} VEL_CONTROL:inst51|Add6~31 {} VEL_CONTROL:inst51|Add6~33 {} VEL_CONTROL:inst51|Add6~35 {} VEL_CONTROL:inst51|Add6~37 {} VEL_CONTROL:inst51|Add6~39 {} VEL_CONTROL:inst51|Add6~41 {} VEL_CONTROL:inst51|Add6~43 {} VEL_CONTROL:inst51|Add6~45 {} VEL_CONTROL:inst51|Add6~47 {} VEL_CONTROL:inst51|Add6~49 {} VEL_CONTROL:inst51|Add6~51 {} VEL_CONTROL:inst51|Add6~53 {} VEL_CONTROL:inst51|Add6~55 {} VEL_CONTROL:inst51|Add6~57 {} VEL_CONTROL:inst51|Add6~58 {} VEL_CONTROL:inst51|LessThan6~4 {} VEL_CONTROL:inst51|LessThan6~5 {} VEL_CONTROL:inst51|CUM_VEL_ERR~29 {} VEL_CONTROL:inst51|CUM_VEL_ERR~35 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 {} VEL_CONTROL:inst51|Add10~49 {} VEL_CONTROL:inst51|Add10~50 {} VEL_CONTROL:inst51|Add11~51 {} VEL_CONTROL:inst51|Add11~53 {} VEL_CONTROL:inst51|Add11~55 {} VEL_CONTROL:inst51|Add11~56 {} VEL_CONTROL:inst51|LessThan10~12 {} VEL_CONTROL:inst51|LessThan10~13 {} VEL_CONTROL:inst51|MOTOR_CMD[8]~27 {} VEL_CONTROL:inst51|MOTOR_CMD[8]~16 {} VEL_CONTROL:inst51|MOTOR_CMD[8] {} } { 0.000ns 0.502ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.472ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.462ns 0.258ns 0.826ns 0.669ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.677ns 0.243ns 0.277ns 0.713ns 0.449ns 0.000ns 0.631ns 0.000ns 0.751ns 0.000ns 0.675ns 0.000ns 0.454ns 0.000ns 0.000ns 0.000ns 0.480ns 0.237ns 0.248ns 0.513ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.150ns 0.275ns 0.275ns 2.663ns 0.224ns 0.393ns 0.410ns 0.504ns 0.410ns 0.393ns 0.410ns 0.414ns 0.071ns 0.071ns 0.410ns 0.420ns 0.149ns 0.275ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.220 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.220 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[8] {} } { 0.000ns 1.091ns 1.027ns 1.793ns 0.985ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.231 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|POSITION_INT[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.231 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|POSITION_INT[1] {} } { 0.000ns 1.091ns 1.027ns 1.793ns 0.996ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "26.068 ns" { VEL_CONTROL:inst51|POSITION_INT[1] VEL_CONTROL:inst51|Add3~3 VEL_CONTROL:inst51|Add3~5 VEL_CONTROL:inst51|Add3~7 VEL_CONTROL:inst51|Add3~9 VEL_CONTROL:inst51|Add3~11 VEL_CONTROL:inst51|Add3~13 VEL_CONTROL:inst51|Add3~15 VEL_CONTROL:inst51|Add3~17 VEL_CONTROL:inst51|Add3~19 VEL_CONTROL:inst51|Add3~20 VEL_CONTROL:inst51|Add4~21 VEL_CONTROL:inst51|Add4~23 VEL_CONTROL:inst51|Add4~25 VEL_CONTROL:inst51|Add4~27 VEL_CONTROL:inst51|Add4~29 VEL_CONTROL:inst51|Add4~31 VEL_CONTROL:inst51|Add4~33 VEL_CONTROL:inst51|Add4~35 VEL_CONTROL:inst51|Add4~37 VEL_CONTROL:inst51|Add4~39 VEL_CONTROL:inst51|Add4~41 VEL_CONTROL:inst51|Add4~43 VEL_CONTROL:inst51|Add4~45 VEL_CONTROL:inst51|Add4~47 VEL_CONTROL:inst51|Add4~49 VEL_CONTROL:inst51|Add4~51 VEL_CONTROL:inst51|Add4~53 VEL_CONTROL:inst51|Add4~55 VEL_CONTROL:inst51|Add4~57 VEL_CONTROL:inst51|Add4~59 VEL_CONTROL:inst51|Add4~61 VEL_CONTROL:inst51|Add4~62 VEL_CONTROL:inst51|VEL_ERR~8 VEL_CONTROL:inst51|VEL_ERR~9 VEL_CONTROL:inst51|VEL_ERR~30 VEL_CONTROL:inst51|Add6~3 VEL_CONTROL:inst51|Add6~5 VEL_CONTROL:inst51|Add6~7 VEL_CONTROL:inst51|Add6~9 VEL_CONTROL:inst51|Add6~11 VEL_CONTROL:inst51|Add6~13 VEL_CONTROL:inst51|Add6~15 VEL_CONTROL:inst51|Add6~17 VEL_CONTROL:inst51|Add6~19 VEL_CONTROL:inst51|Add6~21 VEL_CONTROL:inst51|Add6~23 VEL_CONTROL:inst51|Add6~25 VEL_CONTROL:inst51|Add6~27 VEL_CONTROL:inst51|Add6~29 VEL_CONTROL:inst51|Add6~31 VEL_CONTROL:inst51|Add6~33 VEL_CONTROL:inst51|Add6~35 VEL_CONTROL:inst51|Add6~37 VEL_CONTROL:inst51|Add6~39 VEL_CONTROL:inst51|Add6~41 VEL_CONTROL:inst51|Add6~43 VEL_CONTROL:inst51|Add6~45 VEL_CONTROL:inst51|Add6~47 VEL_CONTROL:inst51|Add6~49 VEL_CONTROL:inst51|Add6~51 VEL_CONTROL:inst51|Add6~53 VEL_CONTROL:inst51|Add6~55 VEL_CONTROL:inst51|Add6~57 VEL_CONTROL:inst51|Add6~58 VEL_CONTROL:inst51|LessThan6~4 VEL_CONTROL:inst51|LessThan6~5 VEL_CONTROL:inst51|CUM_VEL_ERR~29 VEL_CONTROL:inst51|CUM_VEL_ERR~35 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst51|Add10~49 VEL_CONTROL:inst51|Add10~50 VEL_CONTROL:inst51|Add11~51 VEL_CONTROL:inst51|Add11~53 VEL_CONTROL:inst51|Add11~55 VEL_CONTROL:inst51|Add11~56 VEL_CONTROL:inst51|LessThan10~12 VEL_CONTROL:inst51|LessThan10~13 VEL_CONTROL:inst51|MOTOR_CMD[8]~27 VEL_CONTROL:inst51|MOTOR_CMD[8]~16 VEL_CONTROL:inst51|MOTOR_CMD[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "26.068 ns" { VEL_CONTROL:inst51|POSITION_INT[1] {} VEL_CONTROL:inst51|Add3~3 {} VEL_CONTROL:inst51|Add3~5 {} VEL_CONTROL:inst51|Add3~7 {} VEL_CONTROL:inst51|Add3~9 {} VEL_CONTROL:inst51|Add3~11 {} VEL_CONTROL:inst51|Add3~13 {} VEL_CONTROL:inst51|Add3~15 {} VEL_CONTROL:inst51|Add3~17 {} VEL_CONTROL:inst51|Add3~19 {} VEL_CONTROL:inst51|Add3~20 {} VEL_CONTROL:inst51|Add4~21 {} VEL_CONTROL:inst51|Add4~23 {} VEL_CONTROL:inst51|Add4~25 {} VEL_CONTROL:inst51|Add4~27 {} VEL_CONTROL:inst51|Add4~29 {} VEL_CONTROL:inst51|Add4~31 {} VEL_CONTROL:inst51|Add4~33 {} VEL_CONTROL:inst51|Add4~35 {} VEL_CONTROL:inst51|Add4~37 {} VEL_CONTROL:inst51|Add4~39 {} VEL_CONTROL:inst51|Add4~41 {} VEL_CONTROL:inst51|Add4~43 {} VEL_CONTROL:inst51|Add4~45 {} VEL_CONTROL:inst51|Add4~47 {} VEL_CONTROL:inst51|Add4~49 {} VEL_CONTROL:inst51|Add4~51 {} VEL_CONTROL:inst51|Add4~53 {} VEL_CONTROL:inst51|Add4~55 {} VEL_CONTROL:inst51|Add4~57 {} VEL_CONTROL:inst51|Add4~59 {} VEL_CONTROL:inst51|Add4~61 {} VEL_CONTROL:inst51|Add4~62 {} VEL_CONTROL:inst51|VEL_ERR~8 {} VEL_CONTROL:inst51|VEL_ERR~9 {} VEL_CONTROL:inst51|VEL_ERR~30 {} VEL_CONTROL:inst51|Add6~3 {} VEL_CONTROL:inst51|Add6~5 {} VEL_CONTROL:inst51|Add6~7 {} VEL_CONTROL:inst51|Add6~9 {} VEL_CONTROL:inst51|Add6~11 {} VEL_CONTROL:inst51|Add6~13 {} VEL_CONTROL:inst51|Add6~15 {} VEL_CONTROL:inst51|Add6~17 {} VEL_CONTROL:inst51|Add6~19 {} VEL_CONTROL:inst51|Add6~21 {} VEL_CONTROL:inst51|Add6~23 {} VEL_CONTROL:inst51|Add6~25 {} VEL_CONTROL:inst51|Add6~27 {} VEL_CONTROL:inst51|Add6~29 {} VEL_CONTROL:inst51|Add6~31 {} VEL_CONTROL:inst51|Add6~33 {} VEL_CONTROL:inst51|Add6~35 {} VEL_CONTROL:inst51|Add6~37 {} VEL_CONTROL:inst51|Add6~39 {} VEL_CONTROL:inst51|Add6~41 {} VEL_CONTROL:inst51|Add6~43 {} VEL_CONTROL:inst51|Add6~45 {} VEL_CONTROL:inst51|Add6~47 {} VEL_CONTROL:inst51|Add6~49 {} VEL_CONTROL:inst51|Add6~51 {} VEL_CONTROL:inst51|Add6~53 {} VEL_CONTROL:inst51|Add6~55 {} VEL_CONTROL:inst51|Add6~57 {} VEL_CONTROL:inst51|Add6~58 {} VEL_CONTROL:inst51|LessThan6~4 {} VEL_CONTROL:inst51|LessThan6~5 {} VEL_CONTROL:inst51|CUM_VEL_ERR~29 {} VEL_CONTROL:inst51|CUM_VEL_ERR~35 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 {} VEL_CONTROL:inst51|Add10~49 {} VEL_CONTROL:inst51|Add10~50 {} VEL_CONTROL:inst51|Add11~51 {} VEL_CONTROL:inst51|Add11~53 {} VEL_CONTROL:inst51|Add11~55 {} VEL_CONTROL:inst51|Add11~56 {} VEL_CONTROL:inst51|LessThan10~12 {} VEL_CONTROL:inst51|LessThan10~13 {} VEL_CONTROL:inst51|MOTOR_CMD[8]~27 {} VEL_CONTROL:inst51|MOTOR_CMD[8]~16 {} VEL_CONTROL:inst51|MOTOR_CMD[8] {} } { 0.000ns 0.502ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.472ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.462ns 0.258ns 0.826ns 0.669ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.677ns 0.243ns 0.277ns 0.713ns 0.449ns 0.000ns 0.631ns 0.000ns 0.751ns 0.000ns 0.675ns 0.000ns 0.454ns 0.000ns 0.000ns 0.000ns 0.480ns 0.237ns 0.248ns 0.513ns 0.000ns } { 0.000ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.410ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.150ns 0.275ns 0.275ns 2.663ns 0.224ns 0.393ns 0.410ns 0.504ns 0.410ns 0.393ns 0.410ns 0.414ns 0.071ns 0.071ns 0.410ns 0.420ns 0.149ns 0.275ns 0.437ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_REQUIREMENTS_NOT_MET" "Clock Setup: 'altpll0:inst\|altpll:altpll_component\|_clk1' 1663 " "Warning: Can't achieve timing requirement Clock Setup: 'altpll0:inst\|altpll:altpll_component\|_clk1' along 1663 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve timing requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 register VEL_CONTROL:inst52\|MOTOR_CMD\[11\] register VEL_CONTROL:inst52\|MOTOR_PHASE 447 ps " "Info: Slack time is 447 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" between source register \"VEL_CONTROL:inst52\|MOTOR_CMD\[11\]\" and destination register \"VEL_CONTROL:inst52\|MOTOR_PHASE\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "6.177 ns + Largest register register " "Info: + Largest register to register requirement is 6.177 ns" { { "Info" "ITDB_FULL_SETUP_REQUIREMENT" "10.000 ns + " "Info: + Setup relationship between source and destination is 10.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 10.000 ns " "Info: + Latch edge is 10.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Setup relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-3.609 ns + Largest " "Info: + Largest clock skew is -3.609 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 destination 0.296 ns + Shortest register " "Info: + Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to destination register is 0.296 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2  -2.358 ns + Early " "Info: + Early clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.026 ns) + CELL(0.537 ns) 0.296 ns VEL_CONTROL:inst52\|MOTOR_PHASE 3 REG LCFF_X47_Y15_N1 1 " "Info: 3: + IC(1.026 ns) + CELL(0.537 ns) = 0.296 ns; Loc. = LCFF_X47_Y15_N1; Fanout = 1; REG Node = 'VEL_CONTROL:inst52\|MOTOR_PHASE'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.563 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.23 % ) " "Info: Total cell delay = 0.537 ns ( 20.23 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.117 ns ( 79.77 % ) " "Info: Total interconnect delay = 2.117 ns ( 79.77 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.296 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.296 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 3.905 ns - Longest register " "Info: - Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 3.905 ns" { { "Info" "ITDB_FULL_CLOCK_LATENCY_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1  -2.358 ns + Late " "Info: + Late clock latency of clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "-2.358 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! %5!s! clock latency of %2!s!clock \"%1!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) -2.358 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = -2.358 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) -1.267 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = -1.267 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.787 ns) 0.547 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X40_Y19_N23 4 " "Info: 3: + IC(1.027 ns) + CELL(0.787 ns) = 0.547 ns; Loc. = LCFF_X40_Y19_N23; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.814 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.793 ns) + CELL(0.000 ns) 2.340 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G12 410 " "Info: 4: + IC(1.793 ns) + CELL(0.000 ns) = 2.340 ns; Loc. = CLKCTRL_G12; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.793 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.028 ns) + CELL(0.537 ns) 3.905 ns VEL_CONTROL:inst52\|MOTOR_CMD\[11\] 5 REG LCFF_X44_Y15_N11 2 " "Info: 5: + IC(1.028 ns) + CELL(0.537 ns) = 3.905 ns; Loc. = LCFF_X44_Y15_N11; Fanout = 2; REG Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.565 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[11] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 21.14 % ) " "Info: Total cell delay = 1.324 ns ( 21.14 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.939 ns ( 78.86 % ) " "Info: Total interconnect delay = 4.939 ns ( 78.86 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.905 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.905 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[11] {} } { 0.000ns 1.091ns 1.027ns 1.793ns 1.028ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.296 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.296 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.905 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.905 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[11] {} } { 0.000ns 1.091ns 1.027ns 1.793ns 1.028ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns - " "Info: - Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.296 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.296 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.905 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.905 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[11] {} } { 0.000ns 1.091ns 1.027ns 1.793ns 1.028ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.730 ns - Longest register register " "Info: - Longest register to register delay is 5.730 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst52\|MOTOR_CMD\[11\] 1 REG LCFF_X44_Y15_N11 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X44_Y15_N11; Fanout = 2; REG Node = 'VEL_CONTROL:inst52\|MOTOR_CMD\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst52|MOTOR_CMD[11] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.501 ns) + CELL(0.420 ns) 0.921 ns VEL_CONTROL:inst52\|WideOr0~2 2 COMB LCCOMB_X44_Y15_N24 1 " "Info: 2: + IC(0.501 ns) + CELL(0.420 ns) = 0.921 ns; Loc. = LCCOMB_X44_Y15_N24; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|WideOr0~2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.921 ns" { VEL_CONTROL:inst52|MOTOR_CMD[11] VEL_CONTROL:inst52|WideOr0~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.470 ns) + CELL(0.149 ns) 1.540 ns VEL_CONTROL:inst52\|WideOr0~3 3 COMB LCCOMB_X45_Y15_N12 1 " "Info: 3: + IC(0.470 ns) + CELL(0.149 ns) = 1.540 ns; Loc. = LCCOMB_X45_Y15_N12; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|WideOr0~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.619 ns" { VEL_CONTROL:inst52|WideOr0~2 VEL_CONTROL:inst52|WideOr0~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.455 ns) + CELL(0.414 ns) 2.409 ns VEL_CONTROL:inst52\|Add12~1 4 COMB LCCOMB_X46_Y15_N4 2 " "Info: 4: + IC(0.455 ns) + CELL(0.414 ns) = 2.409 ns; Loc. = LCCOMB_X46_Y15_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.869 ns" { VEL_CONTROL:inst52|WideOr0~3 VEL_CONTROL:inst52|Add12~1 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.480 ns VEL_CONTROL:inst52\|Add12~3 5 COMB LCCOMB_X46_Y15_N6 2 " "Info: 5: + IC(0.000 ns) + CELL(0.071 ns) = 2.480 ns; Loc. = LCCOMB_X46_Y15_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add12~1 VEL_CONTROL:inst52|Add12~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.551 ns VEL_CONTROL:inst52\|Add12~5 6 COMB LCCOMB_X46_Y15_N8 2 " "Info: 6: + IC(0.000 ns) + CELL(0.071 ns) = 2.551 ns; Loc. = LCCOMB_X46_Y15_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add12~3 VEL_CONTROL:inst52|Add12~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.622 ns VEL_CONTROL:inst52\|Add12~7 7 COMB LCCOMB_X46_Y15_N10 2 " "Info: 7: + IC(0.000 ns) + CELL(0.071 ns) = 2.622 ns; Loc. = LCCOMB_X46_Y15_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add12~5 VEL_CONTROL:inst52|Add12~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.693 ns VEL_CONTROL:inst52\|Add12~9 8 COMB LCCOMB_X46_Y15_N12 2 " "Info: 8: + IC(0.000 ns) + CELL(0.071 ns) = 2.693 ns; Loc. = LCCOMB_X46_Y15_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add12~7 VEL_CONTROL:inst52|Add12~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 2.852 ns VEL_CONTROL:inst52\|Add12~11 9 COMB LCCOMB_X46_Y15_N14 2 " "Info: 9: + IC(0.000 ns) + CELL(0.159 ns) = 2.852 ns; Loc. = LCCOMB_X46_Y15_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst52|Add12~9 VEL_CONTROL:inst52|Add12~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.923 ns VEL_CONTROL:inst52\|Add12~13 10 COMB LCCOMB_X46_Y15_N16 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 2.923 ns; Loc. = LCCOMB_X46_Y15_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add12~11 VEL_CONTROL:inst52|Add12~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 2.994 ns VEL_CONTROL:inst52\|Add12~15 11 COMB LCCOMB_X46_Y15_N18 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 2.994 ns; Loc. = LCCOMB_X46_Y15_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add12~13 VEL_CONTROL:inst52|Add12~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.065 ns VEL_CONTROL:inst52\|Add12~17 12 COMB LCCOMB_X46_Y15_N20 2 " "Info: 12: + IC(0.000 ns) + CELL(0.071 ns) = 3.065 ns; Loc. = LCCOMB_X46_Y15_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add12~15 VEL_CONTROL:inst52|Add12~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.136 ns VEL_CONTROL:inst52\|Add12~19 13 COMB LCCOMB_X46_Y15_N22 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 3.136 ns; Loc. = LCCOMB_X46_Y15_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add12~17 VEL_CONTROL:inst52|Add12~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 3.207 ns VEL_CONTROL:inst52\|Add12~21 14 COMB LCCOMB_X46_Y15_N24 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 3.207 ns; Loc. = LCCOMB_X46_Y15_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~21'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst52|Add12~19 VEL_CONTROL:inst52|Add12~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 3.617 ns VEL_CONTROL:inst52\|Add12~22 15 COMB LCCOMB_X46_Y15_N26 2 " "Info: 15: + IC(0.000 ns) + CELL(0.410 ns) = 3.617 ns; Loc. = LCCOMB_X46_Y15_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst52\|Add12~22'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst52|Add12~21 VEL_CONTROL:inst52|Add12~22 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 249 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.452 ns) + CELL(0.419 ns) 4.488 ns VEL_CONTROL:inst52\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~0 16 COMB LCCOMB_X47_Y15_N30 1 " "Info: 16: + IC(0.452 ns) + CELL(0.419 ns) = 4.488 ns; Loc. = LCCOMB_X47_Y15_N30; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.871 ns" { VEL_CONTROL:inst52|Add12~22 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/cmpr_a2i.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.249 ns) + CELL(0.393 ns) 5.130 ns VEL_CONTROL:inst52\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~4 17 COMB LCCOMB_X47_Y15_N4 1 " "Info: 17: + IC(0.249 ns) + CELL(0.393 ns) = 5.130 ns; Loc. = LCCOMB_X47_Y15_N4; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_compare:compare\|cmpr_a2i:auto_generated\|aeb_int~4'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.642 ns" { VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/cmpr_a2i.tdf" 29 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.245 ns) + CELL(0.271 ns) 5.646 ns VEL_CONTROL:inst52\|lpm_compare:compare\|cmpr_a2i:auto_generated\|ageb 18 COMB LCCOMB_X47_Y15_N0 1 " "Info: 18: + IC(0.245 ns) + CELL(0.271 ns) = 5.646 ns; Loc. = LCCOMB_X47_Y15_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst52\|lpm_compare:compare\|cmpr_a2i:auto_generated\|ageb'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.516 ns" { VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb } "NODE_NAME" } } { "db/cmpr_a2i.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/cmpr_a2i.tdf" 42 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 5.730 ns VEL_CONTROL:inst52\|MOTOR_PHASE 19 REG LCFF_X47_Y15_N1 1 " "Info: 19: + IC(0.000 ns) + CELL(0.084 ns) = 5.730 ns; Loc. = LCFF_X47_Y15_N1; Fanout = 1; REG Node = 'VEL_CONTROL:inst52\|MOTOR_PHASE'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.358 ns ( 58.60 % ) " "Info: Total cell delay = 3.358 ns ( 58.60 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.372 ns ( 41.40 % ) " "Info: Total interconnect delay = 2.372 ns ( 41.40 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.730 ns" { VEL_CONTROL:inst52|MOTOR_CMD[11] VEL_CONTROL:inst52|WideOr0~2 VEL_CONTROL:inst52|WideOr0~3 VEL_CONTROL:inst52|Add12~1 VEL_CONTROL:inst52|Add12~3 VEL_CONTROL:inst52|Add12~5 VEL_CONTROL:inst52|Add12~7 VEL_CONTROL:inst52|Add12~9 VEL_CONTROL:inst52|Add12~11 VEL_CONTROL:inst52|Add12~13 VEL_CONTROL:inst52|Add12~15 VEL_CONTROL:inst52|Add12~17 VEL_CONTROL:inst52|Add12~19 VEL_CONTROL:inst52|Add12~21 VEL_CONTROL:inst52|Add12~22 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.730 ns" { VEL_CONTROL:inst52|MOTOR_CMD[11] {} VEL_CONTROL:inst52|WideOr0~2 {} VEL_CONTROL:inst52|WideOr0~3 {} VEL_CONTROL:inst52|Add12~1 {} VEL_CONTROL:inst52|Add12~3 {} VEL_CONTROL:inst52|Add12~5 {} VEL_CONTROL:inst52|Add12~7 {} VEL_CONTROL:inst52|Add12~9 {} VEL_CONTROL:inst52|Add12~11 {} VEL_CONTROL:inst52|Add12~13 {} VEL_CONTROL:inst52|Add12~15 {} VEL_CONTROL:inst52|Add12~17 {} VEL_CONTROL:inst52|Add12~19 {} VEL_CONTROL:inst52|Add12~21 {} VEL_CONTROL:inst52|Add12~22 {} VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 {} VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 {} VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb {} VEL_CONTROL:inst52|MOTOR_PHASE {} } { 0.000ns 0.501ns 0.470ns 0.455ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.452ns 0.249ns 0.245ns 0.000ns } { 0.000ns 0.420ns 0.149ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.419ns 0.393ns 0.271ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.296 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.296 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst52|MOTOR_PHASE {} } { 0.000ns 1.091ns 1.026ns } { 0.000ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.905 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst52|MOTOR_CMD[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.905 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst52|MOTOR_CMD[11] {} } { 0.000ns 1.091ns 1.027ns 1.793ns 1.028ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "5.730 ns" { VEL_CONTROL:inst52|MOTOR_CMD[11] VEL_CONTROL:inst52|WideOr0~2 VEL_CONTROL:inst52|WideOr0~3 VEL_CONTROL:inst52|Add12~1 VEL_CONTROL:inst52|Add12~3 VEL_CONTROL:inst52|Add12~5 VEL_CONTROL:inst52|Add12~7 VEL_CONTROL:inst52|Add12~9 VEL_CONTROL:inst52|Add12~11 VEL_CONTROL:inst52|Add12~13 VEL_CONTROL:inst52|Add12~15 VEL_CONTROL:inst52|Add12~17 VEL_CONTROL:inst52|Add12~19 VEL_CONTROL:inst52|Add12~21 VEL_CONTROL:inst52|Add12~22 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb VEL_CONTROL:inst52|MOTOR_PHASE } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "5.730 ns" { VEL_CONTROL:inst52|MOTOR_CMD[11] {} VEL_CONTROL:inst52|WideOr0~2 {} VEL_CONTROL:inst52|WideOr0~3 {} VEL_CONTROL:inst52|Add12~1 {} VEL_CONTROL:inst52|Add12~3 {} VEL_CONTROL:inst52|Add12~5 {} VEL_CONTROL:inst52|Add12~7 {} VEL_CONTROL:inst52|Add12~9 {} VEL_CONTROL:inst52|Add12~11 {} VEL_CONTROL:inst52|Add12~13 {} VEL_CONTROL:inst52|Add12~15 {} VEL_CONTROL:inst52|Add12~17 {} VEL_CONTROL:inst52|Add12~19 {} VEL_CONTROL:inst52|Add12~21 {} VEL_CONTROL:inst52|Add12~22 {} VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~0 {} VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|aeb_int~4 {} VEL_CONTROL:inst52|lpm_compare:compare|cmpr_a2i:auto_generated|ageb {} VEL_CONTROL:inst52|MOTOR_PHASE {} } { 0.000ns 0.501ns 0.470ns 0.455ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.452ns 0.249ns 0.245ns 0.000ns } { 0.000ns 0.420ns 0.149ns 0.414ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.419ns 0.393ns 0.271ns 0.084ns } "" } }  } 0 0 "Slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_27 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_27\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK_50 " "Info: No valid register-to-register data paths exist for clock \"CLOCK_50\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "SW\[17\] " "Info: No valid register-to-register data paths exist for clock \"SW\[17\]\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "AUD_DACLR register memory DAC_BEEP:inst35\|phase\[8\] DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg6 260.01 MHz Internal " "Info: Clock \"AUD_DACLR\" Internal fmax is restricted to 260.01 MHz between source register \"DAC_BEEP:inst35\|phase\[8\]\" and destination memory \"DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg6\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "1.923 ns 1.923 ns 3.846 ns " "Info: fmax restricted to Clock High delay (1.923 ns) plus Clock Low delay (1.923 ns) : restricted to 3.846 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.219 ns + Longest register memory " "Info: + Longest register to memory delay is 2.219 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DAC_BEEP:inst35\|phase\[8\] 1 REG LCFF_X2_Y32_N17 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y32_N17; Fanout = 4; REG Node = 'DAC_BEEP:inst35\|phase\[8\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst35|phase[8] } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.077 ns) + CELL(0.142 ns) 2.219 ns DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg6 2 MEM M4K_X13_Y35 9 " "Info: 2: + IC(2.077 ns) + CELL(0.142 ns) = 2.219 ns; Loc. = M4K_X13_Y35; Fanout = 9; MEM Node = 'DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg6'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.219 ns" { DAC_BEEP:inst35|phase[8] DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_pmk3.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.142 ns ( 6.40 % ) " "Info: Total cell delay = 0.142 ns ( 6.40 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.077 ns ( 93.60 % ) " "Info: Total interconnect delay = 2.077 ns ( 93.60 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.219 ns" { DAC_BEEP:inst35|phase[8] DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg6 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.219 ns" { DAC_BEEP:inst35|phase[8] {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg6 {} } { 0.000ns 2.077ns } { 0.000ns 0.142ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.946 ns - Smallest " "Info: - Smallest clock skew is 0.946 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_DACLR destination 3.346 ns + Shortest memory " "Info: + Shortest clock path from clock \"AUD_DACLR\" to destination memory is 3.346 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns AUD_DACLR 1 CLK PIN_C6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 61; CLK Node = 'AUD_DACLR'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLR } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 2208 -8 160 2224 "AUD_DACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.825 ns) + CELL(0.661 ns) 3.346 ns DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg6 2 MEM M4K_X13_Y35 9 " "Info: 2: + IC(1.825 ns) + CELL(0.661 ns) = 3.346 ns; Loc. = M4K_X13_Y35; Fanout = 9; MEM Node = 'DAC_BEEP:inst35\|altsyncram:SOUND_LUT\|altsyncram_pmk3:auto_generated\|ram_block1a7~porta_address_reg6'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.486 ns" { AUD_DACLR DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg6 } "NODE_NAME" } } { "db/altsyncram_pmk3.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.521 ns ( 45.46 % ) " "Info: Total cell delay = 1.521 ns ( 45.46 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.825 ns ( 54.54 % ) " "Info: Total interconnect delay = 1.825 ns ( 54.54 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.346 ns" { AUD_DACLR DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg6 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.346 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg6 {} } { 0.000ns 0.000ns 1.825ns } { 0.000ns 0.860ns 0.661ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_DACLR source 2.400 ns - Longest register " "Info: - Longest clock path from clock \"AUD_DACLR\" to source register is 2.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns AUD_DACLR 1 CLK PIN_C6 61 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_C6; Fanout = 61; CLK Node = 'AUD_DACLR'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_DACLR } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 2208 -8 160 2224 "AUD_DACLR" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.003 ns) + CELL(0.537 ns) 2.400 ns DAC_BEEP:inst35\|phase\[8\] 2 REG LCFF_X2_Y32_N17 4 " "Info: 2: + IC(1.003 ns) + CELL(0.537 ns) = 2.400 ns; Loc. = LCFF_X2_Y32_N17; Fanout = 4; REG Node = 'DAC_BEEP:inst35\|phase\[8\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.540 ns" { AUD_DACLR DAC_BEEP:inst35|phase[8] } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.397 ns ( 58.21 % ) " "Info: Total cell delay = 1.397 ns ( 58.21 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.003 ns ( 41.79 % ) " "Info: Total interconnect delay = 1.003 ns ( 41.79 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.400 ns" { AUD_DACLR DAC_BEEP:inst35|phase[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.400 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|phase[8] {} } { 0.000ns 0.000ns 1.003ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.346 ns" { AUD_DACLR DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg6 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.346 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg6 {} } { 0.000ns 0.000ns 1.825ns } { 0.000ns 0.860ns 0.661ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.400 ns" { AUD_DACLR DAC_BEEP:inst35|phase[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.400 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|phase[8] {} } { 0.000ns 0.000ns 1.003ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DAC_BEEP.vhd" 71 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_pmk3.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DAC_BEEP.vhd" 71 -1 0 } } { "db/altsyncram_pmk3.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.219 ns" { DAC_BEEP:inst35|phase[8] DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg6 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.219 ns" { DAC_BEEP:inst35|phase[8] {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg6 {} } { 0.000ns 2.077ns } { 0.000ns 0.142ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.346 ns" { AUD_DACLR DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg6 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "3.346 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg6 {} } { 0.000ns 0.000ns 1.825ns } { 0.000ns 0.860ns 0.661ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.400 ns" { AUD_DACLR DAC_BEEP:inst35|phase[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.400 ns" { AUD_DACLR {} AUD_DACLR~combout {} DAC_BEEP:inst35|phase[8] {} } { 0.000ns 0.000ns 1.003ns } { 0.000ns 0.860ns 0.537ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg6 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { DAC_BEEP:inst35|altsyncram:SOUND_LUT|altsyncram_pmk3:auto_generated|ram_block1a7~porta_address_reg6 {} } {  } {  } "" } } { "db/altsyncram_pmk3.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/altsyncram_pmk3.tdf" 181 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "AUD_BCLK register register DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[20\] DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[21\] 450.05 MHz Internal " "Info: Clock \"AUD_BCLK\" Internal fmax is restricted to 450.05 MHz between source register \"DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[20\]\" and destination register \"DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[21\]\"" { { "Info" "ITDB_CLOCK_RATE" "clock 2.222 ns " "Info: fmax restricted to clock pin edge rate 2.222 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.628 ns + Longest register register " "Info: + Longest register to register delay is 1.628 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[20\] 1 REG LCFF_X1_Y34_N29 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y34_N29; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[20\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.300 ns) + CELL(0.420 ns) 0.720 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|_~10 2 COMB LCCOMB_X1_Y34_N26 1 " "Info: 2: + IC(0.300 ns) + CELL(0.420 ns) = 0.720 ns; Loc. = LCCOMB_X1_Y34_N26; Fanout = 1; COMB Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|_~10'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.720 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~10 } "NODE_NAME" } } { "DAC_BEEP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DAC_BEEP.vhd" 56 0 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.149 ns) 1.544 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[21\]~feeder 3 COMB LCCOMB_X1_Y35_N12 1 " "Info: 3: + IC(0.675 ns) + CELL(0.149 ns) = 1.544 ns; Loc. = LCCOMB_X1_Y35_N12; Fanout = 1; COMB Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[21\]~feeder'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.824 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~10 DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21]~feeder } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.628 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[21\] 4 REG LCFF_X1_Y35_N13 1 " "Info: 4: + IC(0.000 ns) + CELL(0.084 ns) = 1.628 ns; Loc. = LCFF_X1_Y35_N13; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[21\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21]~feeder DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.653 ns ( 40.11 % ) " "Info: Total cell delay = 0.653 ns ( 40.11 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.975 ns ( 59.89 % ) " "Info: Total interconnect delay = 0.975 ns ( 59.89 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.628 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~10 DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21]~feeder DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.628 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~10 {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21]~feeder {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21] {} } { 0.000ns 0.300ns 0.675ns 0.000ns } { 0.000ns 0.420ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.018 ns - Smallest " "Info: - Smallest clock skew is -0.018 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_BCLK destination 2.378 ns + Shortest register " "Info: + Shortest clock path from clock \"AUD_BCLK\" to destination register is 2.378 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns AUD_BCLK 1 CLK PIN_B4 32 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 2224 -8 160 2240 "AUD_BCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.971 ns) + CELL(0.537 ns) 2.378 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[21\] 2 REG LCFF_X1_Y35_N13 1 " "Info: 2: + IC(0.971 ns) + CELL(0.537 ns) = 2.378 ns; Loc. = LCFF_X1_Y35_N13; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[21\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.508 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 59.17 % ) " "Info: Total cell delay = 1.407 ns ( 59.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.971 ns ( 40.83 % ) " "Info: Total interconnect delay = 0.971 ns ( 40.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.378 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.378 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21] {} } { 0.000ns 0.000ns 0.971ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "AUD_BCLK source 2.396 ns - Longest register " "Info: - Longest clock path from clock \"AUD_BCLK\" to source register is 2.396 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.870 ns) 0.870 ns AUD_BCLK 1 CLK PIN_B4 32 " "Info: 1: + IC(0.000 ns) + CELL(0.870 ns) = 0.870 ns; Loc. = PIN_B4; Fanout = 32; CLK Node = 'AUD_BCLK'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUD_BCLK } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 2224 -8 160 2240 "AUD_BCLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.989 ns) + CELL(0.537 ns) 2.396 ns DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[20\] 2 REG LCFF_X1_Y34_N29 1 " "Info: 2: + IC(0.989 ns) + CELL(0.537 ns) = 2.396 ns; Loc. = LCFF_X1_Y34_N29; Fanout = 1; REG Node = 'DAC_BEEP:inst35\|lpm_shiftreg:DAC_SHIFT\|dffs\[20\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.526 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.407 ns ( 58.72 % ) " "Info: Total cell delay = 1.407 ns ( 58.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.989 ns ( 41.28 % ) " "Info: Total interconnect delay = 0.989 ns ( 41.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.396 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.396 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] {} } { 0.000ns 0.000ns 0.989ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.378 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.378 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21] {} } { 0.000ns 0.000ns 0.971ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.396 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.396 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] {} } { 0.000ns 0.000ns 0.989ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.628 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~10 DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21]~feeder DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.628 ns" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|_~10 {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21]~feeder {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21] {} } { 0.000ns 0.300ns 0.675ns 0.000ns } { 0.000ns 0.420ns 0.149ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.378 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.378 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21] {} } { 0.000ns 0.000ns 0.971ns } { 0.000ns 0.870ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.396 ns" { AUD_BCLK DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.396 ns" { AUD_BCLK {} AUD_BCLK~combout {} DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[20] {} } { 0.000ns 0.000ns 0.989ns } { 0.000ns 0.870ns 0.537ns } "" } }  } 0 0 "fmax restricted to %1!s! pin edge rate %2!s!. Expand message to see actual delay path." 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { DAC_BEEP:inst35|lpm_shiftreg:DAC_SHIFT|dffs[21] {} } {  } {  } "" } } { "lpm_shiftreg.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] register UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 391 ps " "Info: Minimum slack time is 391 ps for clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]\" and destination register \"UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.407 ns + Shortest register register " "Info: + Shortest register to register delay is 0.407 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 1 REG LCFF_X24_Y12_N15 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y12_N15; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 0.323 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]~2 2 COMB LCCOMB_X24_Y12_N14 1 " "Info: 2: + IC(0.000 ns) + CELL(0.323 ns) = 0.323 ns; Loc. = LCCOMB_X24_Y12_N14; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]~2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 } "NODE_NAME" } } { "uart.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.407 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X24_Y12_N15 2 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.407 ns; Loc. = LCFF_X24_Y12_N15; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.407 ns ( 100.00 % ) " "Info: Total cell delay = 0.407 ns ( 100.00 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll1:inst11\|altpll:altpll_component\|_clk0 67.901 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" is 67.901 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 destination 2.619 ns + Longest register " "Info: + Longest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to destination register is 2.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 2.619 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X24_Y12_N15 2 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.619 ns; Loc. = LCFF_X24_Y12_N15; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.544 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.50 % ) " "Info: Total cell delay = 0.537 ns ( 20.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.082 ns ( 79.50 % ) " "Info: Total interconnect delay = 2.082 ns ( 79.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.619 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll1:inst11\|altpll:altpll_component\|_clk0 source 2.619 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll1:inst11\|altpll:altpll_component\|_clk0\" to source register is 2.619 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll1:inst11\|altpll:altpll_component\|_clk0 1 CLK PLL_3 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_3; Fanout = 1; CLK Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll1:inst11|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.075 ns) + CELL(0.000 ns) 1.075 ns altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G11 155 " "Info: 2: + IC(1.075 ns) + CELL(0.000 ns) = 1.075 ns; Loc. = CLKCTRL_G11; Fanout = 155; COMB Node = 'altpll1:inst11\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.075 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.007 ns) + CELL(0.537 ns) 2.619 ns UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\] 3 REG LCFF_X24_Y12_N15 2 " "Info: 3: + IC(1.007 ns) + CELL(0.537 ns) = 2.619 ns; Loc. = LCFF_X24_Y12_N15; Fanout = 2; REG Node = 'UART_INTERFACE:inst1\|UART:inst2\|uart_tx_data_block\[7\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.544 ns" { altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "uart.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/uart.vhd" 200 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.50 % ) " "Info: Total cell delay = 0.537 ns ( 20.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.082 ns ( 79.50 % ) " "Info: Total interconnect delay = 2.082 ns ( 79.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.619 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.619 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "uart.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/uart.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "uart.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/uart.vhd" 200 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.619 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.407 ns" { UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7]~2 {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 0.000ns 0.000ns } { 0.000ns 0.323ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.619 ns" { altpll1:inst11|altpll:altpll_component|_clk0 altpll1:inst11|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.619 ns" { altpll1:inst11|altpll:altpll_component|_clk0 {} altpll1:inst11|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|UART:inst2|uart_tx_data_block[7] {} } { 0.000ns 1.075ns 1.007ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 register UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\] register UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\] -2.478 ns " "Info: Minimum slack time is -2.478 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" between source register \"UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\]\" and destination register \"UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "1.037 ns + Shortest register register " "Info: + Shortest register to register delay is 1.037 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\] 1 REG LCFF_X30_Y11_N5 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X30_Y11_N5; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "db/dffpipe_adc.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/dffpipe_adc.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.803 ns) + CELL(0.150 ns) 0.953 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]~16 2 COMB LCCOMB_X30_Y15_N18 1 " "Info: 2: + IC(0.803 ns) + CELL(0.150 ns) = 0.953 ns; Loc. = LCCOMB_X30_Y15_N18; Fanout = 1; COMB Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]~16'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.953 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 1.037 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\] 3 REG LCFF_X30_Y15_N19 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 1.037 ns; Loc. = LCFF_X30_Y15_N19; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 22.57 % ) " "Info: Total cell delay = 0.234 ns ( 22.57 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.803 ns ( 77.43 % ) " "Info: Total interconnect delay = 0.803 ns ( 77.43 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.037 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.037 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.803ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "3.515 ns - Smallest register register " "Info: - Smallest register to register requirement is 3.515 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk0 80.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is 80.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "3.499 ns + Smallest " "Info: + Smallest clock skew is 3.499 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 6.140 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 6.140 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 470 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 470; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.787 ns) 2.917 ns SCOMP:inst8\|STATE.EX_IN 3 REG LCFF_X31_Y16_N31 9 " "Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X31_Y16_N31; Fanout = 9; REG Node = 'SCOMP:inst8\|STATE.EX_IN'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.826 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_IN } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/SCOMP.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.341 ns) + CELL(0.393 ns) 3.651 ns IO_DECODER:inst24\|SONAR_EN~1 4 COMB LCCOMB_X31_Y16_N20 4 " "Info: 4: + IC(0.341 ns) + CELL(0.393 ns) = 3.651 ns; Loc. = LCCOMB_X31_Y16_N20; Fanout = 4; COMB Node = 'IO_DECODER:inst24\|SONAR_EN~1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.734 ns" { SCOMP:inst8|STATE.EX_IN IO_DECODER:inst24|SONAR_EN~1 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/IO_DECODER.vhd" 31 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.461 ns) + CELL(0.150 ns) 4.262 ns IO_DECODER:inst24\|Equal17~0 5 COMB LCCOMB_X31_Y16_N16 16 " "Info: 5: + IC(0.461 ns) + CELL(0.150 ns) = 4.262 ns; Loc. = LCCOMB_X31_Y16_N16; Fanout = 16; COMB Node = 'IO_DECODER:inst24\|Equal17~0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.611 ns" { IO_DECODER:inst24|SONAR_EN~1 IO_DECODER:inst24|Equal17~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/IO_DECODER.vhd" 78 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.962 ns) + CELL(0.150 ns) 5.374 ns UART_INTERFACE:inst1\|inst3 6 COMB LCCOMB_X30_Y15_N30 18 " "Info: 6: + IC(0.962 ns) + CELL(0.150 ns) = 5.374 ns; Loc. = LCCOMB_X30_Y15_N30; Fanout = 18; COMB Node = 'UART_INTERFACE:inst1\|inst3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.112 ns" { IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 } "NODE_NAME" } } { "UART_INTERFACE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/UART_INTERFACE.bdf" { { 72 424 488 120 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.229 ns) + CELL(0.537 ns) 6.140 ns UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\] 7 REG LCFF_X30_Y15_N19 1 " "Info: 7: + IC(0.229 ns) + CELL(0.537 ns) = 6.140 ns; Loc. = LCFF_X30_Y15_N19; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|lpm_dff_uart0:inst15\|lpm_ff:lpm_ff_component\|dffs\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.766 ns" { UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.017 ns ( 32.85 % ) " "Info: Total cell delay = 2.017 ns ( 32.85 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.123 ns ( 67.15 % ) " "Info: Total interconnect delay = 4.123 ns ( 67.15 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.140 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_IN IO_DECODER:inst24|SONAR_EN~1 IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.140 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|STATE.EX_IN {} IO_DECODER:inst24|SONAR_EN~1 {} IO_DECODER:inst24|Equal17~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.039ns 0.341ns 0.461ns 0.962ns 0.229ns } { 0.000ns 0.000ns 0.787ns 0.393ns 0.150ns 0.150ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 2.641 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 2.641 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 470 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 470; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.013 ns) + CELL(0.537 ns) 2.641 ns UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\] 3 REG LCFF_X30_Y11_N5 1 " "Info: 3: + IC(1.013 ns) + CELL(0.537 ns) = 2.641 ns; Loc. = LCFF_X30_Y11_N5; Fanout = 1; REG Node = 'UART_INTERFACE:inst1\|uart_dcfifo_out:inst14\|dcfifo:dcfifo_component\|dcfifo_31m1:auto_generated\|dffpipe_adc:rs_bwp\|dffe15a\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.550 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "db/dffpipe_adc.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/dffpipe_adc.tdf" 32 9 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.33 % ) " "Info: Total cell delay = 0.537 ns ( 20.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.104 ns ( 79.67 % ) " "Info: Total interconnect delay = 2.104 ns ( 79.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.641 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.641 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.140 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_IN IO_DECODER:inst24|SONAR_EN~1 IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.140 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|STATE.EX_IN {} IO_DECODER:inst24|SONAR_EN~1 {} IO_DECODER:inst24|Equal17~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.039ns 0.341ns 0.461ns 0.962ns 0.229ns } { 0.000ns 0.000ns 0.787ns 0.393ns 0.150ns 0.150ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.641 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.641 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/dffpipe_adc.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/dffpipe_adc.tdf" 32 9 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.140 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_IN IO_DECODER:inst24|SONAR_EN~1 IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.140 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|STATE.EX_IN {} IO_DECODER:inst24|SONAR_EN~1 {} IO_DECODER:inst24|Equal17~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.039ns 0.341ns 0.461ns 0.962ns 0.229ns } { 0.000ns 0.000ns 0.787ns 0.393ns 0.150ns 0.150ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.641 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.641 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.037 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "1.037 ns" { UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5]~16 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 0.803ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.140 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_IN IO_DECODER:inst24|SONAR_EN~1 IO_DECODER:inst24|Equal17~0 UART_INTERFACE:inst1|inst3 UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.140 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|STATE.EX_IN {} IO_DECODER:inst24|SONAR_EN~1 {} IO_DECODER:inst24|Equal17~0 {} UART_INTERFACE:inst1|inst3 {} UART_INTERFACE:inst1|lpm_dff_uart0:inst15|lpm_ff:lpm_ff_component|dffs[5] {} } { 0.000ns 1.091ns 1.039ns 0.341ns 0.461ns 0.962ns 0.229ns } { 0.000ns 0.000ns 0.787ns 0.393ns 0.150ns 0.150ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.641 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.641 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} UART_INTERFACE:inst1|uart_dcfifo_out:inst14|dcfifo:dcfifo_component|dcfifo_31m1:auto_generated|dffpipe_adc:rs_bwp|dffe15a[5] {} } { 0.000ns 1.091ns 1.013ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "altpll0:inst\|altpll:altpll_component\|_clk0 46 " "Warning: Can't achieve minimum setup and hold requirement altpll0:inst\|altpll:altpll_component\|_clk0 along 46 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 register OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24 register OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst7 -1.636 ns " "Info: Minimum slack time is -1.636 ns for clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" between source register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24\" and destination register \"OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst7\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.941 ns + Shortest register register " "Info: + Shortest register to register delay is 0.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24 1 REG LCFF_X60_Y17_N27 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X60_Y17_N27; Fanout = 3; REG Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 } "NODE_NAME" } } { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/QUADRATURE_DECODE.bdf" { { -240 424 488 -160 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.708 ns) + CELL(0.149 ns) 0.857 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst7~feeder 2 COMB LCCOMB_X61_Y17_N20 1 " "Info: 2: + IC(0.708 ns) + CELL(0.149 ns) = 0.857 ns; Loc. = LCCOMB_X61_Y17_N20; Fanout = 1; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst7~feeder'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.857 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7~feeder } "NODE_NAME" } } { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/QUADRATURE_DECODE.bdf" { { 176 304 368 256 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.941 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst7 3 REG LCFF_X61_Y17_N21 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.941 ns; Loc. = LCFF_X61_Y17_N21; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7~feeder OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 } "NODE_NAME" } } { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/QUADRATURE_DECODE.bdf" { { 176 304 368 256 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.233 ns ( 24.76 % ) " "Info: Total cell delay = 0.233 ns ( 24.76 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.708 ns ( 75.24 % ) " "Info: Total interconnect delay = 0.708 ns ( 75.24 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.941 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7~feeder OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.941 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7~feeder {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 {} } { 0.000ns 0.708ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "2.577 ns - Smallest register register " "Info: - Smallest register to register requirement is 2.577 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk1 40.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is 40.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "2.561 ns + Smallest " "Info: + Smallest clock skew is 2.561 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 6.714 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 6.714 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.787 ns) 2.914 ns ACC_CLK_GEN:inst60\|clock_12500KHz 3 REG LCFF_X61_Y18_N17 16 " "Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 2.914 ns; Loc. = LCFF_X61_Y18_N17; Fanout = 16; REG Node = 'ACC_CLK_GEN:inst60\|clock_12500KHz'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.823 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_12500KHz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/acc_clk_gen.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.787 ns) 4.403 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1 4 REG LCFF_X60_Y17_N1 2 " "Info: 4: + IC(0.702 ns) + CELL(0.787 ns) = 4.403 ns; Loc. = LCFF_X60_Y17_N1; Fanout = 2; REG Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.489 ns" { ACC_CLK_GEN:inst60|clock_12500KHz OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1 } "NODE_NAME" } } { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/QUADRATURE_DECODE.bdf" { { -64 672 736 16 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.292 ns) + CELL(0.787 ns) 5.482 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5 5 REG LCFF_X60_Y17_N31 1 " "Info: 5: + IC(0.292 ns) + CELL(0.787 ns) = 5.482 ns; Loc. = LCFF_X60_Y17_N31; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.079 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1 OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5 } "NODE_NAME" } } { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/QUADRATURE_DECODE.bdf" { { -64 424 488 16 "inst5" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.323 ns) 5.805 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2 6 COMB LCCOMB_X60_Y17_N30 3 " "Info: 6: + IC(0.000 ns) + CELL(0.323 ns) = 5.805 ns; Loc. = LCCOMB_X60_Y17_N30; Fanout = 3; COMB Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.323 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5 OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2 } "NODE_NAME" } } { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/QUADRATURE_DECODE.bdf" { { -104 512 576 -56 "inst2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.372 ns) + CELL(0.537 ns) 6.714 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst7 7 REG LCFF_X61_Y17_N21 1 " "Info: 7: + IC(0.372 ns) + CELL(0.537 ns) = 6.714 ns; Loc. = LCFF_X61_Y17_N21; Fanout = 1; REG Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.909 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2 OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 } "NODE_NAME" } } { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/QUADRATURE_DECODE.bdf" { { 176 304 368 256 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.221 ns ( 47.97 % ) " "Info: Total cell delay = 3.221 ns ( 47.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.493 ns ( 52.03 % ) " "Info: Total interconnect delay = 3.493 ns ( 52.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.714 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_12500KHz OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1 OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5 OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2 OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.714 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_12500KHz {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1 {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5 {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2 {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 {} } { 0.000ns 1.091ns 1.036ns 0.702ns 0.292ns 0.000ns 0.372ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.787ns 0.323ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 source 4.153 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to source register is 4.153 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.036 ns) + CELL(0.787 ns) 2.914 ns ACC_CLK_GEN:inst60\|clock_12500KHz 3 REG LCFF_X61_Y18_N17 16 " "Info: 3: + IC(1.036 ns) + CELL(0.787 ns) = 2.914 ns; Loc. = LCFF_X61_Y18_N17; Fanout = 16; REG Node = 'ACC_CLK_GEN:inst60\|clock_12500KHz'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.823 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_12500KHz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/acc_clk_gen.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.702 ns) + CELL(0.537 ns) 4.153 ns OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24 4 REG LCFF_X60_Y17_N27 3 " "Info: 4: + IC(0.702 ns) + CELL(0.537 ns) = 4.153 ns; Loc. = LCFF_X60_Y17_N27; Fanout = 3; REG Node = 'OPTICAL_ENCODER:inst27\|POSN_VEL:inst\|QUADRATURE_DECODE:inst\|inst24'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.239 ns" { ACC_CLK_GEN:inst60|clock_12500KHz OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 } "NODE_NAME" } } { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/QUADRATURE_DECODE.bdf" { { -240 424 488 -160 "inst24" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 31.88 % ) " "Info: Total cell delay = 1.324 ns ( 31.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.829 ns ( 68.12 % ) " "Info: Total interconnect delay = 2.829 ns ( 68.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.153 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_12500KHz OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.153 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_12500KHz {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 {} } { 0.000ns 1.091ns 1.036ns 0.702ns } { 0.000ns 0.000ns 0.787ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.714 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_12500KHz OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1 OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5 OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2 OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.714 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_12500KHz {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1 {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5 {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2 {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 {} } { 0.000ns 1.091ns 1.036ns 0.702ns 0.292ns 0.000ns 0.372ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.787ns 0.323ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.153 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_12500KHz OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.153 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_12500KHz {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 {} } { 0.000ns 1.091ns 1.036ns 0.702ns } { 0.000ns 0.000ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/QUADRATURE_DECODE.bdf" { { -240 424 488 -160 "inst24" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "QUADRATURE_DECODE.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/QUADRATURE_DECODE.bdf" { { 176 304 368 256 "inst7" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.714 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_12500KHz OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1 OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5 OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2 OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.714 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_12500KHz {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1 {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5 {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2 {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 {} } { 0.000ns 1.091ns 1.036ns 0.702ns 0.292ns 0.000ns 0.372ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.787ns 0.323ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.153 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_12500KHz OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.153 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_12500KHz {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 {} } { 0.000ns 1.091ns 1.036ns 0.702ns } { 0.000ns 0.000ns 0.787ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.941 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7~feeder OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.941 ns" { OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7~feeder {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 {} } { 0.000ns 0.708ns 0.000ns } { 0.000ns 0.149ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.714 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_12500KHz OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1 OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5 OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2 OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.714 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_12500KHz {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst1 {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst5 {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst2 {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst7 {} } { 0.000ns 1.091ns 1.036ns 0.702ns 0.292ns 0.000ns 0.372ns } { 0.000ns 0.000ns 0.787ns 0.787ns 0.787ns 0.323ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.153 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_12500KHz OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "4.153 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_12500KHz {} OPTICAL_ENCODER:inst27|POSN_VEL:inst|QUADRATURE_DECODE:inst|inst24 {} } { 0.000ns 1.091ns 1.036ns 0.702ns } { 0.000ns 0.000ns 0.787ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTAN_FULL_MINIMUM_REQUIREMENTS_NOT_MET" "altpll0:inst\|altpll:altpll_component\|_clk1 71 " "Warning: Can't achieve minimum setup and hold requirement altpll0:inst\|altpll:altpll_component\|_clk1 along 71 path(s). See Report window for details." {  } {  } 0 0 "Can't achieve minimum setup and hold requirement %1!s! along %2!d! path(s). See Report window for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_MIN_SLACK_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 register VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] register VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 527 ps " "Info: Minimum slack time is 527 ps for clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" between source register \"VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]\" and destination register \"VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]\"" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "0.543 ns + Shortest register register " "Info: + Shortest register to register delay is 0.543 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 1 REG LCFF_X46_Y27_N29 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X46_Y27_N29; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.309 ns) + CELL(0.150 ns) 0.459 ns VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|counter_comb_bita11 2 COMB LCCOMB_X46_Y27_N28 1 " "Info: 2: + IC(0.309 ns) + CELL(0.150 ns) = 0.459 ns; Loc. = LCCOMB_X46_Y27_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|counter_comb_bita11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.459 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/cntr_gkj.tdf" 89 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 0.543 ns VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X46_Y27_N29 3 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 0.543 ns; Loc. = LCFF_X46_Y27_N29; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.234 ns ( 43.09 % ) " "Info: Total cell delay = 0.234 ns ( 43.09 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.309 ns ( 56.91 % ) " "Info: Total interconnect delay = 0.309 ns ( 56.91 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.543 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.543 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 0.309ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.016 ns - Smallest register register " "Info: - Smallest register to register requirement is 0.016 ns" { { "Info" "ITDB_FULL_HOLD_REQUIREMENT" "0.000 ns + " "Info: + Hold relationship between source and destination is 0.000 ns" { { "Info" "ITDB_EDGE_RESULT" "+ Latch 0.000 ns " "Info: + Latch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Destination altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Destination clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Destination 0.000 ns 0.000 degrees " "Info: Clock offset from Destination is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Setup 1 " "Info: Multicycle Setup factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Destination Hold 1 " "Info: Multicycle Hold factor for Destination register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_EDGE_RESULT" "- Launch 0.000 ns " "Info: - Launch edge is 0.000 ns" { { "Info" "ITDB_CLOCK_SETTING_RESULT" "Source altpll0:inst\|altpll:altpll_component\|_clk2 10.000 ns 0.000 ns  50 " "Info: Clock period of Source clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" is 10.000 ns with  offset of 0.000 ns and duty cycle of 50" {  } {  } 0 0 "Clock period of %1!s! clock \"%2!s!\" is %3!s! with %5!s! offset of %4!s! and duty cycle of %6!d!" 0 0 "" 0 -1} { "Info" "ITDB_CLOCK_OFFSET_COMPONENTS" "Source 0.000 ns 0.000 degrees " "Info: Clock offset from Source is based on specified offset of 0.000 ns and phase shift of 0.000 degrees of the derived clock" {  } {  } 0 0 "Clock offset from %1!s! is based on specified offset of %2!s! and phase shift of %3!s! of the derived clock" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Setup 1 " "Info: Multicycle Setup factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1} { "Info" "ITDB_MULTICYCLE_RESULT" "Source Hold 1 " "Info: Multicycle Hold factor for Source register is 1" {  } {  } 0 0 "Multicycle %2!s! factor for %1!s! register is %3!d!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s! %2!s! edge is %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "%2!c! Hold relationship between source and destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns + Smallest " "Info: + Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 destination 2.620 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to destination register is 2.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 2.620 ns VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X46_Y27_N29 3 " "Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 2.620 ns; Loc. = LCFF_X46_Y27_N29; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.529 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.50 % ) " "Info: Total cell delay = 0.537 ns ( 20.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.083 ns ( 79.50 % ) " "Info: Total interconnect delay = 2.083 ns ( 79.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.620 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.620 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk2 source 2.620 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk2\" to source register is 2.620 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk2 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk2 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl 2 COMB CLKCTRL_G1 26 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G1; Fanout = 26; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk2~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 901 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.992 ns) + CELL(0.537 ns) 2.620 ns VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\] 3 REG LCFF_X46_Y27_N29 3 " "Info: 3: + IC(0.992 ns) + CELL(0.537 ns) = 2.620 ns; Loc. = LCFF_X46_Y27_N29; Fanout = 3; REG Node = 'VEL_CONTROL:inst51\|lpm_counter:counter\|cntr_gkj:auto_generated\|safe_q\[11\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.529 ns" { altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "db/cntr_gkj.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.537 ns ( 20.50 % ) " "Info: Total cell delay = 0.537 ns ( 20.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.083 ns ( 79.50 % ) " "Info: Total interconnect delay = 2.083 ns ( 79.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.620 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.620 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.620 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.620 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns - " "Info: - Micro clock to output delay of source is 0.250 ns" {  } { { "db/cntr_gkj.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "db/cntr_gkj.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/cntr_gkj.tdf" 101 8 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.620 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.620 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.543 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "0.543 ns" { VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|counter_comb_bita11 {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 0.309ns 0.000ns } { 0.000ns 0.150ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.620 ns" { altpll0:inst|altpll:altpll_component|_clk2 altpll0:inst|altpll:altpll_component|_clk2~clkctrl VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.620 ns" { altpll0:inst|altpll:altpll_component|_clk2 {} altpll0:inst|altpll:altpll_component|_clk2~clkctrl {} VEL_CONTROL:inst51|lpm_counter:counter|cntr_gkj:auto_generated|safe_q[11] {} } { 0.000ns 1.091ns 0.992ns } { 0.000ns 0.000ns 0.537ns } "" } }  } 0 0 "Minimum slack time is %6!s! for clock \"%1!s!\" between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "VEL_CONTROL:inst51\|MOTOR_CMD\[8\] KEY\[0\] CLOCK_50 34.464 ns register " "Info: tsu for register \"VEL_CONTROL:inst51\|MOTOR_CMD\[8\]\" (data pin = \"KEY\[0\]\", clock pin = \"CLOCK_50\") is 34.464 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "38.362 ns + Longest pin register " "Info: + Longest pin to register delay is 38.362 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 272 128 296 288 "KEY\[3..0\]" "" } { 376 896 944 392 "KEY\[0\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 264 296 352 280 "KEY\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.116 ns) + CELL(0.150 ns) 7.128 ns I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4 2 COMB LCCOMB_X36_Y13_N28 790 " "Info: 2: + IC(6.116 ns) + CELL(0.150 ns) = 7.128 ns; Loc. = LCCOMB_X36_Y13_N28; Fanout = 790; COMB Node = 'I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.266 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 } "NODE_NAME" } } { "i2c_ctrl.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/i2c_ctrl.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.351 ns) + CELL(0.378 ns) 8.857 ns VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~head_lut 3 COMB LCCOMB_X34_Y18_N12 3 " "Info: 3: + IC(1.351 ns) + CELL(0.378 ns) = 8.857 ns; Loc. = LCCOMB_X34_Y18_N12; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~head_lut'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.729 ns" { I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 9.273 ns VEL_CONTROL:inst51\|Mux0~2 4 COMB LCCOMB_X34_Y18_N8 22 " "Info: 4: + IC(0.266 ns) + CELL(0.150 ns) = 9.273 ns; Loc. = LCCOMB_X34_Y18_N8; Fanout = 22; COMB Node = 'VEL_CONTROL:inst51\|Mux0~2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.416 ns" { VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst51|Mux0~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 273 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.814 ns) + CELL(0.398 ns) 10.485 ns VEL_CONTROL:inst51\|CMD_VEL~35 5 COMB LCCOMB_X33_Y21_N16 1 " "Info: 5: + IC(0.814 ns) + CELL(0.398 ns) = 10.485 ns; Loc. = LCCOMB_X33_Y21_N16; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|CMD_VEL~35'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.212 ns" { VEL_CONTROL:inst51|Mux0~2 VEL_CONTROL:inst51|CMD_VEL~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.270 ns) + CELL(0.438 ns) 11.193 ns VEL_CONTROL:inst51\|CMD_VEL~36 6 COMB LCCOMB_X33_Y21_N6 30 " "Info: 6: + IC(0.270 ns) + CELL(0.438 ns) = 11.193 ns; Loc. = LCCOMB_X33_Y21_N6; Fanout = 30; COMB Node = 'VEL_CONTROL:inst51\|CMD_VEL~36'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.708 ns" { VEL_CONTROL:inst51|CMD_VEL~35 VEL_CONTROL:inst51|CMD_VEL~36 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.816 ns) + CELL(0.419 ns) 12.428 ns VEL_CONTROL:inst51\|CMD_VEL\[3\]~27 7 COMB LCCOMB_X33_Y22_N18 25 " "Info: 7: + IC(0.816 ns) + CELL(0.419 ns) = 12.428 ns; Loc. = LCCOMB_X33_Y22_N18; Fanout = 25; COMB Node = 'VEL_CONTROL:inst51\|CMD_VEL\[3\]~27'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.235 ns" { VEL_CONTROL:inst51|CMD_VEL~36 VEL_CONTROL:inst51|CMD_VEL[3]~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.714 ns) + CELL(0.414 ns) 14.556 ns VEL_CONTROL:inst51\|Add4~7 8 COMB LCCOMB_X37_Y22_N6 2 " "Info: 8: + IC(1.714 ns) + CELL(0.414 ns) = 14.556 ns; Loc. = LCCOMB_X37_Y22_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.128 ns" { VEL_CONTROL:inst51|CMD_VEL[3]~27 VEL_CONTROL:inst51|Add4~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.627 ns VEL_CONTROL:inst51\|Add4~9 9 COMB LCCOMB_X37_Y22_N8 2 " "Info: 9: + IC(0.000 ns) + CELL(0.071 ns) = 14.627 ns; Loc. = LCCOMB_X37_Y22_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~7 VEL_CONTROL:inst51|Add4~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.698 ns VEL_CONTROL:inst51\|Add4~11 10 COMB LCCOMB_X37_Y22_N10 2 " "Info: 10: + IC(0.000 ns) + CELL(0.071 ns) = 14.698 ns; Loc. = LCCOMB_X37_Y22_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~9 VEL_CONTROL:inst51|Add4~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.769 ns VEL_CONTROL:inst51\|Add4~13 11 COMB LCCOMB_X37_Y22_N12 2 " "Info: 11: + IC(0.000 ns) + CELL(0.071 ns) = 14.769 ns; Loc. = LCCOMB_X37_Y22_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~11 VEL_CONTROL:inst51|Add4~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 14.928 ns VEL_CONTROL:inst51\|Add4~15 12 COMB LCCOMB_X37_Y22_N14 2 " "Info: 12: + IC(0.000 ns) + CELL(0.159 ns) = 14.928 ns; Loc. = LCCOMB_X37_Y22_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add4~13 VEL_CONTROL:inst51|Add4~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 14.999 ns VEL_CONTROL:inst51\|Add4~17 13 COMB LCCOMB_X37_Y22_N16 2 " "Info: 13: + IC(0.000 ns) + CELL(0.071 ns) = 14.999 ns; Loc. = LCCOMB_X37_Y22_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~15 VEL_CONTROL:inst51|Add4~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.070 ns VEL_CONTROL:inst51\|Add4~19 14 COMB LCCOMB_X37_Y22_N18 2 " "Info: 14: + IC(0.000 ns) + CELL(0.071 ns) = 15.070 ns; Loc. = LCCOMB_X37_Y22_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~17 VEL_CONTROL:inst51|Add4~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.141 ns VEL_CONTROL:inst51\|Add4~21 15 COMB LCCOMB_X37_Y22_N20 2 " "Info: 15: + IC(0.000 ns) + CELL(0.071 ns) = 15.141 ns; Loc. = LCCOMB_X37_Y22_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~21'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~19 VEL_CONTROL:inst51|Add4~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.212 ns VEL_CONTROL:inst51\|Add4~23 16 COMB LCCOMB_X37_Y22_N22 2 " "Info: 16: + IC(0.000 ns) + CELL(0.071 ns) = 15.212 ns; Loc. = LCCOMB_X37_Y22_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~23'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~21 VEL_CONTROL:inst51|Add4~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.283 ns VEL_CONTROL:inst51\|Add4~25 17 COMB LCCOMB_X37_Y22_N24 2 " "Info: 17: + IC(0.000 ns) + CELL(0.071 ns) = 15.283 ns; Loc. = LCCOMB_X37_Y22_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~25'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~23 VEL_CONTROL:inst51|Add4~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.354 ns VEL_CONTROL:inst51\|Add4~27 18 COMB LCCOMB_X37_Y22_N26 2 " "Info: 18: + IC(0.000 ns) + CELL(0.071 ns) = 15.354 ns; Loc. = LCCOMB_X37_Y22_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~27'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~25 VEL_CONTROL:inst51|Add4~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.425 ns VEL_CONTROL:inst51\|Add4~29 19 COMB LCCOMB_X37_Y22_N28 2 " "Info: 19: + IC(0.000 ns) + CELL(0.071 ns) = 15.425 ns; Loc. = LCCOMB_X37_Y22_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~29'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~27 VEL_CONTROL:inst51|Add4~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 15.571 ns VEL_CONTROL:inst51\|Add4~31 20 COMB LCCOMB_X37_Y22_N30 2 " "Info: 20: + IC(0.000 ns) + CELL(0.146 ns) = 15.571 ns; Loc. = LCCOMB_X37_Y22_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~31'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst51|Add4~29 VEL_CONTROL:inst51|Add4~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.642 ns VEL_CONTROL:inst51\|Add4~33 21 COMB LCCOMB_X37_Y21_N0 2 " "Info: 21: + IC(0.000 ns) + CELL(0.071 ns) = 15.642 ns; Loc. = LCCOMB_X37_Y21_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~33'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~31 VEL_CONTROL:inst51|Add4~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.713 ns VEL_CONTROL:inst51\|Add4~35 22 COMB LCCOMB_X37_Y21_N2 2 " "Info: 22: + IC(0.000 ns) + CELL(0.071 ns) = 15.713 ns; Loc. = LCCOMB_X37_Y21_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~35'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~33 VEL_CONTROL:inst51|Add4~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.784 ns VEL_CONTROL:inst51\|Add4~37 23 COMB LCCOMB_X37_Y21_N4 2 " "Info: 23: + IC(0.000 ns) + CELL(0.071 ns) = 15.784 ns; Loc. = LCCOMB_X37_Y21_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~37'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~35 VEL_CONTROL:inst51|Add4~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.855 ns VEL_CONTROL:inst51\|Add4~39 24 COMB LCCOMB_X37_Y21_N6 2 " "Info: 24: + IC(0.000 ns) + CELL(0.071 ns) = 15.855 ns; Loc. = LCCOMB_X37_Y21_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~39'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~37 VEL_CONTROL:inst51|Add4~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.926 ns VEL_CONTROL:inst51\|Add4~41 25 COMB LCCOMB_X37_Y21_N8 2 " "Info: 25: + IC(0.000 ns) + CELL(0.071 ns) = 15.926 ns; Loc. = LCCOMB_X37_Y21_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~41'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~39 VEL_CONTROL:inst51|Add4~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 15.997 ns VEL_CONTROL:inst51\|Add4~43 26 COMB LCCOMB_X37_Y21_N10 2 " "Info: 26: + IC(0.000 ns) + CELL(0.071 ns) = 15.997 ns; Loc. = LCCOMB_X37_Y21_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~43'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~41 VEL_CONTROL:inst51|Add4~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.068 ns VEL_CONTROL:inst51\|Add4~45 27 COMB LCCOMB_X37_Y21_N12 2 " "Info: 27: + IC(0.000 ns) + CELL(0.071 ns) = 16.068 ns; Loc. = LCCOMB_X37_Y21_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~45'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~43 VEL_CONTROL:inst51|Add4~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 16.227 ns VEL_CONTROL:inst51\|Add4~47 28 COMB LCCOMB_X37_Y21_N14 2 " "Info: 28: + IC(0.000 ns) + CELL(0.159 ns) = 16.227 ns; Loc. = LCCOMB_X37_Y21_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~47'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add4~45 VEL_CONTROL:inst51|Add4~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.298 ns VEL_CONTROL:inst51\|Add4~49 29 COMB LCCOMB_X37_Y21_N16 2 " "Info: 29: + IC(0.000 ns) + CELL(0.071 ns) = 16.298 ns; Loc. = LCCOMB_X37_Y21_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~49'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~47 VEL_CONTROL:inst51|Add4~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.369 ns VEL_CONTROL:inst51\|Add4~51 30 COMB LCCOMB_X37_Y21_N18 2 " "Info: 30: + IC(0.000 ns) + CELL(0.071 ns) = 16.369 ns; Loc. = LCCOMB_X37_Y21_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~51'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~49 VEL_CONTROL:inst51|Add4~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.440 ns VEL_CONTROL:inst51\|Add4~53 31 COMB LCCOMB_X37_Y21_N20 2 " "Info: 31: + IC(0.000 ns) + CELL(0.071 ns) = 16.440 ns; Loc. = LCCOMB_X37_Y21_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~53'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~51 VEL_CONTROL:inst51|Add4~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.511 ns VEL_CONTROL:inst51\|Add4~55 32 COMB LCCOMB_X37_Y21_N22 2 " "Info: 32: + IC(0.000 ns) + CELL(0.071 ns) = 16.511 ns; Loc. = LCCOMB_X37_Y21_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~55'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~53 VEL_CONTROL:inst51|Add4~55 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.582 ns VEL_CONTROL:inst51\|Add4~57 33 COMB LCCOMB_X37_Y21_N24 2 " "Info: 33: + IC(0.000 ns) + CELL(0.071 ns) = 16.582 ns; Loc. = LCCOMB_X37_Y21_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~57'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~55 VEL_CONTROL:inst51|Add4~57 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.653 ns VEL_CONTROL:inst51\|Add4~59 34 COMB LCCOMB_X37_Y21_N26 2 " "Info: 34: + IC(0.000 ns) + CELL(0.071 ns) = 16.653 ns; Loc. = LCCOMB_X37_Y21_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add4~59'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~57 VEL_CONTROL:inst51|Add4~59 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 16.724 ns VEL_CONTROL:inst51\|Add4~61 35 COMB LCCOMB_X37_Y21_N28 1 " "Info: 35: + IC(0.000 ns) + CELL(0.071 ns) = 16.724 ns; Loc. = LCCOMB_X37_Y21_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|Add4~61'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add4~59 VEL_CONTROL:inst51|Add4~61 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 17.134 ns VEL_CONTROL:inst51\|Add4~62 36 COMB LCCOMB_X37_Y21_N30 47 " "Info: 36: + IC(0.000 ns) + CELL(0.410 ns) = 17.134 ns; Loc. = LCCOMB_X37_Y21_N30; Fanout = 47; COMB Node = 'VEL_CONTROL:inst51\|Add4~62'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add4~61 VEL_CONTROL:inst51|Add4~62 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 204 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.462 ns) + CELL(0.275 ns) 17.871 ns VEL_CONTROL:inst51\|VEL_ERR~8 37 COMB LCCOMB_X38_Y21_N0 1 " "Info: 37: + IC(0.462 ns) + CELL(0.275 ns) = 17.871 ns; Loc. = LCCOMB_X38_Y21_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|VEL_ERR~8'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.737 ns" { VEL_CONTROL:inst51|Add4~62 VEL_CONTROL:inst51|VEL_ERR~8 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.258 ns) + CELL(0.393 ns) 18.522 ns VEL_CONTROL:inst51\|VEL_ERR~9 38 COMB LCCOMB_X38_Y21_N30 29 " "Info: 38: + IC(0.258 ns) + CELL(0.393 ns) = 18.522 ns; Loc. = LCCOMB_X38_Y21_N30; Fanout = 29; COMB Node = 'VEL_CONTROL:inst51\|VEL_ERR~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.651 ns" { VEL_CONTROL:inst51|VEL_ERR~8 VEL_CONTROL:inst51|VEL_ERR~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.826 ns) + CELL(0.150 ns) 19.498 ns VEL_CONTROL:inst51\|VEL_ERR~30 39 COMB LCCOMB_X38_Y25_N2 2 " "Info: 39: + IC(0.826 ns) + CELL(0.150 ns) = 19.498 ns; Loc. = LCCOMB_X38_Y25_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|VEL_ERR~30'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.976 ns" { VEL_CONTROL:inst51|VEL_ERR~9 VEL_CONTROL:inst51|VEL_ERR~30 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.669 ns) + CELL(0.393 ns) 20.560 ns VEL_CONTROL:inst51\|Add6~3 40 COMB LCCOMB_X41_Y25_N2 2 " "Info: 40: + IC(0.669 ns) + CELL(0.393 ns) = 20.560 ns; Loc. = LCCOMB_X41_Y25_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~3'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.062 ns" { VEL_CONTROL:inst51|VEL_ERR~30 VEL_CONTROL:inst51|Add6~3 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.631 ns VEL_CONTROL:inst51\|Add6~5 41 COMB LCCOMB_X41_Y25_N4 2 " "Info: 41: + IC(0.000 ns) + CELL(0.071 ns) = 20.631 ns; Loc. = LCCOMB_X41_Y25_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~3 VEL_CONTROL:inst51|Add6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.702 ns VEL_CONTROL:inst51\|Add6~7 42 COMB LCCOMB_X41_Y25_N6 2 " "Info: 42: + IC(0.000 ns) + CELL(0.071 ns) = 20.702 ns; Loc. = LCCOMB_X41_Y25_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~7'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~5 VEL_CONTROL:inst51|Add6~7 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.773 ns VEL_CONTROL:inst51\|Add6~9 43 COMB LCCOMB_X41_Y25_N8 2 " "Info: 43: + IC(0.000 ns) + CELL(0.071 ns) = 20.773 ns; Loc. = LCCOMB_X41_Y25_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~9'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~7 VEL_CONTROL:inst51|Add6~9 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.844 ns VEL_CONTROL:inst51\|Add6~11 44 COMB LCCOMB_X41_Y25_N10 2 " "Info: 44: + IC(0.000 ns) + CELL(0.071 ns) = 20.844 ns; Loc. = LCCOMB_X41_Y25_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~11'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~9 VEL_CONTROL:inst51|Add6~11 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 20.915 ns VEL_CONTROL:inst51\|Add6~13 45 COMB LCCOMB_X41_Y25_N12 2 " "Info: 45: + IC(0.000 ns) + CELL(0.071 ns) = 20.915 ns; Loc. = LCCOMB_X41_Y25_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~11 VEL_CONTROL:inst51|Add6~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 21.074 ns VEL_CONTROL:inst51\|Add6~15 46 COMB LCCOMB_X41_Y25_N14 2 " "Info: 46: + IC(0.000 ns) + CELL(0.159 ns) = 21.074 ns; Loc. = LCCOMB_X41_Y25_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add6~13 VEL_CONTROL:inst51|Add6~15 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.145 ns VEL_CONTROL:inst51\|Add6~17 47 COMB LCCOMB_X41_Y25_N16 2 " "Info: 47: + IC(0.000 ns) + CELL(0.071 ns) = 21.145 ns; Loc. = LCCOMB_X41_Y25_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~17'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~15 VEL_CONTROL:inst51|Add6~17 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.216 ns VEL_CONTROL:inst51\|Add6~19 48 COMB LCCOMB_X41_Y25_N18 2 " "Info: 48: + IC(0.000 ns) + CELL(0.071 ns) = 21.216 ns; Loc. = LCCOMB_X41_Y25_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~19'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~17 VEL_CONTROL:inst51|Add6~19 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.287 ns VEL_CONTROL:inst51\|Add6~21 49 COMB LCCOMB_X41_Y25_N20 2 " "Info: 49: + IC(0.000 ns) + CELL(0.071 ns) = 21.287 ns; Loc. = LCCOMB_X41_Y25_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~21'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~19 VEL_CONTROL:inst51|Add6~21 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.358 ns VEL_CONTROL:inst51\|Add6~23 50 COMB LCCOMB_X41_Y25_N22 2 " "Info: 50: + IC(0.000 ns) + CELL(0.071 ns) = 21.358 ns; Loc. = LCCOMB_X41_Y25_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~23'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~21 VEL_CONTROL:inst51|Add6~23 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.429 ns VEL_CONTROL:inst51\|Add6~25 51 COMB LCCOMB_X41_Y25_N24 2 " "Info: 51: + IC(0.000 ns) + CELL(0.071 ns) = 21.429 ns; Loc. = LCCOMB_X41_Y25_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~25'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~23 VEL_CONTROL:inst51|Add6~25 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.500 ns VEL_CONTROL:inst51\|Add6~27 52 COMB LCCOMB_X41_Y25_N26 2 " "Info: 52: + IC(0.000 ns) + CELL(0.071 ns) = 21.500 ns; Loc. = LCCOMB_X41_Y25_N26; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~27'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~25 VEL_CONTROL:inst51|Add6~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.571 ns VEL_CONTROL:inst51\|Add6~29 53 COMB LCCOMB_X41_Y25_N28 2 " "Info: 53: + IC(0.000 ns) + CELL(0.071 ns) = 21.571 ns; Loc. = LCCOMB_X41_Y25_N28; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~29'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~27 VEL_CONTROL:inst51|Add6~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.146 ns) 21.717 ns VEL_CONTROL:inst51\|Add6~31 54 COMB LCCOMB_X41_Y25_N30 2 " "Info: 54: + IC(0.000 ns) + CELL(0.146 ns) = 21.717 ns; Loc. = LCCOMB_X41_Y25_N30; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~31'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.146 ns" { VEL_CONTROL:inst51|Add6~29 VEL_CONTROL:inst51|Add6~31 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.788 ns VEL_CONTROL:inst51\|Add6~33 55 COMB LCCOMB_X41_Y24_N0 2 " "Info: 55: + IC(0.000 ns) + CELL(0.071 ns) = 21.788 ns; Loc. = LCCOMB_X41_Y24_N0; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~33'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~31 VEL_CONTROL:inst51|Add6~33 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.859 ns VEL_CONTROL:inst51\|Add6~35 56 COMB LCCOMB_X41_Y24_N2 2 " "Info: 56: + IC(0.000 ns) + CELL(0.071 ns) = 21.859 ns; Loc. = LCCOMB_X41_Y24_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~35'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~33 VEL_CONTROL:inst51|Add6~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 21.930 ns VEL_CONTROL:inst51\|Add6~37 57 COMB LCCOMB_X41_Y24_N4 2 " "Info: 57: + IC(0.000 ns) + CELL(0.071 ns) = 21.930 ns; Loc. = LCCOMB_X41_Y24_N4; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~37'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~35 VEL_CONTROL:inst51|Add6~37 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.001 ns VEL_CONTROL:inst51\|Add6~39 58 COMB LCCOMB_X41_Y24_N6 2 " "Info: 58: + IC(0.000 ns) + CELL(0.071 ns) = 22.001 ns; Loc. = LCCOMB_X41_Y24_N6; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~39'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~37 VEL_CONTROL:inst51|Add6~39 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.072 ns VEL_CONTROL:inst51\|Add6~41 59 COMB LCCOMB_X41_Y24_N8 2 " "Info: 59: + IC(0.000 ns) + CELL(0.071 ns) = 22.072 ns; Loc. = LCCOMB_X41_Y24_N8; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~41'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~39 VEL_CONTROL:inst51|Add6~41 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.143 ns VEL_CONTROL:inst51\|Add6~43 60 COMB LCCOMB_X41_Y24_N10 2 " "Info: 60: + IC(0.000 ns) + CELL(0.071 ns) = 22.143 ns; Loc. = LCCOMB_X41_Y24_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~43'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~41 VEL_CONTROL:inst51|Add6~43 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.214 ns VEL_CONTROL:inst51\|Add6~45 61 COMB LCCOMB_X41_Y24_N12 2 " "Info: 61: + IC(0.000 ns) + CELL(0.071 ns) = 22.214 ns; Loc. = LCCOMB_X41_Y24_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~45'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~43 VEL_CONTROL:inst51|Add6~45 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.159 ns) 22.373 ns VEL_CONTROL:inst51\|Add6~47 62 COMB LCCOMB_X41_Y24_N14 2 " "Info: 62: + IC(0.000 ns) + CELL(0.159 ns) = 22.373 ns; Loc. = LCCOMB_X41_Y24_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~47'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.159 ns" { VEL_CONTROL:inst51|Add6~45 VEL_CONTROL:inst51|Add6~47 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.444 ns VEL_CONTROL:inst51\|Add6~49 63 COMB LCCOMB_X41_Y24_N16 2 " "Info: 63: + IC(0.000 ns) + CELL(0.071 ns) = 22.444 ns; Loc. = LCCOMB_X41_Y24_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~49'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~47 VEL_CONTROL:inst51|Add6~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.515 ns VEL_CONTROL:inst51\|Add6~51 64 COMB LCCOMB_X41_Y24_N18 2 " "Info: 64: + IC(0.000 ns) + CELL(0.071 ns) = 22.515 ns; Loc. = LCCOMB_X41_Y24_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~51'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~49 VEL_CONTROL:inst51|Add6~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.586 ns VEL_CONTROL:inst51\|Add6~53 65 COMB LCCOMB_X41_Y24_N20 2 " "Info: 65: + IC(0.000 ns) + CELL(0.071 ns) = 22.586 ns; Loc. = LCCOMB_X41_Y24_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~53'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~51 VEL_CONTROL:inst51|Add6~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.657 ns VEL_CONTROL:inst51\|Add6~55 66 COMB LCCOMB_X41_Y24_N22 2 " "Info: 66: + IC(0.000 ns) + CELL(0.071 ns) = 22.657 ns; Loc. = LCCOMB_X41_Y24_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~55'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~53 VEL_CONTROL:inst51|Add6~55 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 22.728 ns VEL_CONTROL:inst51\|Add6~57 67 COMB LCCOMB_X41_Y24_N24 2 " "Info: 67: + IC(0.000 ns) + CELL(0.071 ns) = 22.728 ns; Loc. = LCCOMB_X41_Y24_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add6~57'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add6~55 VEL_CONTROL:inst51|Add6~57 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 23.138 ns VEL_CONTROL:inst51\|Add6~58 68 COMB LCCOMB_X41_Y24_N26 3 " "Info: 68: + IC(0.000 ns) + CELL(0.410 ns) = 23.138 ns; Loc. = LCCOMB_X41_Y24_N26; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51\|Add6~58'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add6~57 VEL_CONTROL:inst51|Add6~58 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 224 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.677 ns) + CELL(0.438 ns) 24.253 ns VEL_CONTROL:inst51\|LessThan6~4 69 COMB LCCOMB_X42_Y24_N28 1 " "Info: 69: + IC(0.677 ns) + CELL(0.438 ns) = 24.253 ns; Loc. = LCCOMB_X42_Y24_N28; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan6~4'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.115 ns" { VEL_CONTROL:inst51|Add6~58 VEL_CONTROL:inst51|LessThan6~4 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.243 ns) + CELL(0.150 ns) 24.646 ns VEL_CONTROL:inst51\|LessThan6~5 70 COMB LCCOMB_X42_Y24_N14 18 " "Info: 70: + IC(0.243 ns) + CELL(0.150 ns) = 24.646 ns; Loc. = LCCOMB_X42_Y24_N14; Fanout = 18; COMB Node = 'VEL_CONTROL:inst51\|LessThan6~5'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.393 ns" { VEL_CONTROL:inst51|LessThan6~4 VEL_CONTROL:inst51|LessThan6~5 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 220 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.277 ns) + CELL(0.275 ns) 25.198 ns VEL_CONTROL:inst51\|CUM_VEL_ERR~29 71 COMB LCCOMB_X42_Y24_N0 30 " "Info: 71: + IC(0.277 ns) + CELL(0.275 ns) = 25.198 ns; Loc. = LCCOMB_X42_Y24_N0; Fanout = 30; COMB Node = 'VEL_CONTROL:inst51\|CUM_VEL_ERR~29'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.552 ns" { VEL_CONTROL:inst51|LessThan6~5 VEL_CONTROL:inst51|CUM_VEL_ERR~29 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.713 ns) + CELL(0.275 ns) 26.186 ns VEL_CONTROL:inst51\|CUM_VEL_ERR~35 72 COMB LCCOMB_X40_Y24_N2 20 " "Info: 72: + IC(0.713 ns) + CELL(0.275 ns) = 26.186 ns; Loc. = LCCOMB_X40_Y24_N2; Fanout = 20; COMB Node = 'VEL_CONTROL:inst51\|CUM_VEL_ERR~35'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.988 ns" { VEL_CONTROL:inst51|CUM_VEL_ERR~29 VEL_CONTROL:inst51|CUM_VEL_ERR~35 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 128 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.449 ns) + CELL(2.663 ns) 29.298 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult3~DATAOUT6 73 COMB DSPMULT_X39_Y24_N0 1 " "Info: 73: + IC(0.449 ns) + CELL(2.663 ns) = 29.298 ns; Loc. = DSPMULT_X39_Y24_N0; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_mult3~DATAOUT6'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "3.112 ns" { VEL_CONTROL:inst51|CUM_VEL_ERR~35 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/mult_q3t.tdf" 48 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.224 ns) 29.522 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out4~DATAOUT6 74 COMB DSPOUT_X39_Y24_N2 2 " "Info: 74: + IC(0.000 ns) + CELL(0.224 ns) = 29.522 ns; Loc. = DSPOUT_X39_Y24_N2; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|mac_out4~DATAOUT6'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.224 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 } "NODE_NAME" } } { "db/mult_q3t.tdf" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/db/mult_q3t.tdf" 62 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.631 ns) + CELL(0.393 ns) 30.546 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~1 75 COMB LCCOMB_X38_Y24_N10 2 " "Info: 75: + IC(0.631 ns) + CELL(0.393 ns) = 30.546 ns; Loc. = LCCOMB_X38_Y24_N10; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.024 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 30.956 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~2 76 COMB LCCOMB_X38_Y24_N12 2 " "Info: 76: + IC(0.000 ns) + CELL(0.410 ns) = 30.956 ns; Loc. = LCCOMB_X38_Y24_N12; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_2~2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.504 ns) 32.211 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~15 77 COMB LCCOMB_X38_Y26_N14 2 " "Info: 77: + IC(0.751 ns) + CELL(0.504 ns) = 32.211 ns; Loc. = LCCOMB_X38_Y26_N14; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~15'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.255 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 32.621 ns VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~16 78 COMB LCCOMB_X38_Y26_N16 2 " "Info: 78: + IC(0.000 ns) + CELL(0.410 ns) = 32.621 ns; Loc. = LCCOMB_X38_Y26_N16; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|lpm_mult:Mult2\|mult_q3t:auto_generated\|op_1~16'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.675 ns) + CELL(0.393 ns) 33.689 ns VEL_CONTROL:inst51\|Add10~49 79 COMB LCCOMB_X40_Y26_N18 2 " "Info: 79: + IC(0.675 ns) + CELL(0.393 ns) = 33.689 ns; Loc. = LCCOMB_X40_Y26_N18; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~49'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.068 ns" { VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst51|Add10~49 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 34.099 ns VEL_CONTROL:inst51\|Add10~50 80 COMB LCCOMB_X40_Y26_N20 2 " "Info: 80: + IC(0.000 ns) + CELL(0.410 ns) = 34.099 ns; Loc. = LCCOMB_X40_Y26_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add10~50'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add10~49 VEL_CONTROL:inst51|Add10~50 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.454 ns) + CELL(0.414 ns) 34.967 ns VEL_CONTROL:inst51\|Add11~51 81 COMB LCCOMB_X41_Y26_N20 2 " "Info: 81: + IC(0.454 ns) + CELL(0.414 ns) = 34.967 ns; Loc. = LCCOMB_X41_Y26_N20; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add11~51'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.868 ns" { VEL_CONTROL:inst51|Add10~50 VEL_CONTROL:inst51|Add11~51 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.038 ns VEL_CONTROL:inst51\|Add11~53 82 COMB LCCOMB_X41_Y26_N22 2 " "Info: 82: + IC(0.000 ns) + CELL(0.071 ns) = 35.038 ns; Loc. = LCCOMB_X41_Y26_N22; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add11~53'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add11~51 VEL_CONTROL:inst51|Add11~53 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.071 ns) 35.109 ns VEL_CONTROL:inst51\|Add11~55 83 COMB LCCOMB_X41_Y26_N24 2 " "Info: 83: + IC(0.000 ns) + CELL(0.071 ns) = 35.109 ns; Loc. = LCCOMB_X41_Y26_N24; Fanout = 2; COMB Node = 'VEL_CONTROL:inst51\|Add11~55'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.071 ns" { VEL_CONTROL:inst51|Add11~53 VEL_CONTROL:inst51|Add11~55 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.410 ns) 35.519 ns VEL_CONTROL:inst51\|Add11~56 84 COMB LCCOMB_X41_Y26_N26 3 " "Info: 84: + IC(0.000 ns) + CELL(0.410 ns) = 35.519 ns; Loc. = LCCOMB_X41_Y26_N26; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51\|Add11~56'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.410 ns" { VEL_CONTROL:inst51|Add11~55 VEL_CONTROL:inst51|Add11~56 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 239 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.480 ns) + CELL(0.420 ns) 36.419 ns VEL_CONTROL:inst51\|LessThan10~12 85 COMB LCCOMB_X42_Y26_N12 1 " "Info: 85: + IC(0.480 ns) + CELL(0.420 ns) = 36.419 ns; Loc. = LCCOMB_X42_Y26_N12; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~12'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.900 ns" { VEL_CONTROL:inst51|Add11~56 VEL_CONTROL:inst51|LessThan10~12 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.237 ns) + CELL(0.149 ns) 36.805 ns VEL_CONTROL:inst51\|LessThan10~13 86 COMB LCCOMB_X42_Y26_N14 1 " "Info: 86: + IC(0.237 ns) + CELL(0.149 ns) = 36.805 ns; Loc. = LCCOMB_X42_Y26_N14; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|LessThan10~13'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.386 ns" { VEL_CONTROL:inst51|LessThan10~12 VEL_CONTROL:inst51|LessThan10~13 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 241 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.248 ns) + CELL(0.275 ns) 37.328 ns VEL_CONTROL:inst51\|MOTOR_CMD\[8\]~27 87 COMB LCCOMB_X42_Y26_N0 17 " "Info: 87: + IC(0.248 ns) + CELL(0.275 ns) = 37.328 ns; Loc. = LCCOMB_X42_Y26_N0; Fanout = 17; COMB Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[8\]~27'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.523 ns" { VEL_CONTROL:inst51|LessThan10~13 VEL_CONTROL:inst51|MOTOR_CMD[8]~27 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.513 ns) + CELL(0.437 ns) 38.278 ns VEL_CONTROL:inst51\|MOTOR_CMD\[8\]~16 88 COMB LCCOMB_X43_Y26_N20 1 " "Info: 88: + IC(0.513 ns) + CELL(0.437 ns) = 38.278 ns; Loc. = LCCOMB_X43_Y26_N20; Fanout = 1; COMB Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[8\]~16'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.950 ns" { VEL_CONTROL:inst51|MOTOR_CMD[8]~27 VEL_CONTROL:inst51|MOTOR_CMD[8]~16 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 38.362 ns VEL_CONTROL:inst51\|MOTOR_CMD\[8\] 89 REG LCFF_X43_Y26_N21 2 " "Info: 89: + IC(0.000 ns) + CELL(0.084 ns) = 38.362 ns; Loc. = LCFF_X43_Y26_N21; Fanout = 2; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[8\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { VEL_CONTROL:inst51|MOTOR_CMD[8]~16 VEL_CONTROL:inst51|MOTOR_CMD[8] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "18.452 ns ( 48.10 % ) " "Info: Total cell delay = 18.452 ns ( 48.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.910 ns ( 51.90 % ) " "Info: Total interconnect delay = 19.910 ns ( 51.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "38.362 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst51|Mux0~2 VEL_CONTROL:inst51|CMD_VEL~35 VEL_CONTROL:inst51|CMD_VEL~36 VEL_CONTROL:inst51|CMD_VEL[3]~27 VEL_CONTROL:inst51|Add4~7 VEL_CONTROL:inst51|Add4~9 VEL_CONTROL:inst51|Add4~11 VEL_CONTROL:inst51|Add4~13 VEL_CONTROL:inst51|Add4~15 VEL_CONTROL:inst51|Add4~17 VEL_CONTROL:inst51|Add4~19 VEL_CONTROL:inst51|Add4~21 VEL_CONTROL:inst51|Add4~23 VEL_CONTROL:inst51|Add4~25 VEL_CONTROL:inst51|Add4~27 VEL_CONTROL:inst51|Add4~29 VEL_CONTROL:inst51|Add4~31 VEL_CONTROL:inst51|Add4~33 VEL_CONTROL:inst51|Add4~35 VEL_CONTROL:inst51|Add4~37 VEL_CONTROL:inst51|Add4~39 VEL_CONTROL:inst51|Add4~41 VEL_CONTROL:inst51|Add4~43 VEL_CONTROL:inst51|Add4~45 VEL_CONTROL:inst51|Add4~47 VEL_CONTROL:inst51|Add4~49 VEL_CONTROL:inst51|Add4~51 VEL_CONTROL:inst51|Add4~53 VEL_CONTROL:inst51|Add4~55 VEL_CONTROL:inst51|Add4~57 VEL_CONTROL:inst51|Add4~59 VEL_CONTROL:inst51|Add4~61 VEL_CONTROL:inst51|Add4~62 VEL_CONTROL:inst51|VEL_ERR~8 VEL_CONTROL:inst51|VEL_ERR~9 VEL_CONTROL:inst51|VEL_ERR~30 VEL_CONTROL:inst51|Add6~3 VEL_CONTROL:inst51|Add6~5 VEL_CONTROL:inst51|Add6~7 VEL_CONTROL:inst51|Add6~9 VEL_CONTROL:inst51|Add6~11 VEL_CONTROL:inst51|Add6~13 VEL_CONTROL:inst51|Add6~15 VEL_CONTROL:inst51|Add6~17 VEL_CONTROL:inst51|Add6~19 VEL_CONTROL:inst51|Add6~21 VEL_CONTROL:inst51|Add6~23 VEL_CONTROL:inst51|Add6~25 VEL_CONTROL:inst51|Add6~27 VEL_CONTROL:inst51|Add6~29 VEL_CONTROL:inst51|Add6~31 VEL_CONTROL:inst51|Add6~33 VEL_CONTROL:inst51|Add6~35 VEL_CONTROL:inst51|Add6~37 VEL_CONTROL:inst51|Add6~39 VEL_CONTROL:inst51|Add6~41 VEL_CONTROL:inst51|Add6~43 VEL_CONTROL:inst51|Add6~45 VEL_CONTROL:inst51|Add6~47 VEL_CONTROL:inst51|Add6~49 VEL_CONTROL:inst51|Add6~51 VEL_CONTROL:inst51|Add6~53 VEL_CONTROL:inst51|Add6~55 VEL_CONTROL:inst51|Add6~57 VEL_CONTROL:inst51|Add6~58 VEL_CONTROL:inst51|LessThan6~4 VEL_CONTROL:inst51|LessThan6~5 VEL_CONTROL:inst51|CUM_VEL_ERR~29 VEL_CONTROL:inst51|CUM_VEL_ERR~35 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst51|Add10~49 VEL_CONTROL:inst51|Add10~50 VEL_CONTROL:inst51|Add11~51 VEL_CONTROL:inst51|Add11~53 VEL_CONTROL:inst51|Add11~55 VEL_CONTROL:inst51|Add11~56 VEL_CONTROL:inst51|LessThan10~12 VEL_CONTROL:inst51|LessThan10~13 VEL_CONTROL:inst51|MOTOR_CMD[8]~27 VEL_CONTROL:inst51|MOTOR_CMD[8]~16 VEL_CONTROL:inst51|MOTOR_CMD[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "38.362 ns" { KEY[0] {} KEY[0]~combout {} I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 {} VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut {} VEL_CONTROL:inst51|Mux0~2 {} VEL_CONTROL:inst51|CMD_VEL~35 {} VEL_CONTROL:inst51|CMD_VEL~36 {} VEL_CONTROL:inst51|CMD_VEL[3]~27 {} VEL_CONTROL:inst51|Add4~7 {} VEL_CONTROL:inst51|Add4~9 {} VEL_CONTROL:inst51|Add4~11 {} VEL_CONTROL:inst51|Add4~13 {} VEL_CONTROL:inst51|Add4~15 {} VEL_CONTROL:inst51|Add4~17 {} VEL_CONTROL:inst51|Add4~19 {} VEL_CONTROL:inst51|Add4~21 {} VEL_CONTROL:inst51|Add4~23 {} VEL_CONTROL:inst51|Add4~25 {} VEL_CONTROL:inst51|Add4~27 {} VEL_CONTROL:inst51|Add4~29 {} VEL_CONTROL:inst51|Add4~31 {} VEL_CONTROL:inst51|Add4~33 {} VEL_CONTROL:inst51|Add4~35 {} VEL_CONTROL:inst51|Add4~37 {} VEL_CONTROL:inst51|Add4~39 {} VEL_CONTROL:inst51|Add4~41 {} VEL_CONTROL:inst51|Add4~43 {} VEL_CONTROL:inst51|Add4~45 {} VEL_CONTROL:inst51|Add4~47 {} VEL_CONTROL:inst51|Add4~49 {} VEL_CONTROL:inst51|Add4~51 {} VEL_CONTROL:inst51|Add4~53 {} VEL_CONTROL:inst51|Add4~55 {} VEL_CONTROL:inst51|Add4~57 {} VEL_CONTROL:inst51|Add4~59 {} VEL_CONTROL:inst51|Add4~61 {} VEL_CONTROL:inst51|Add4~62 {} VEL_CONTROL:inst51|VEL_ERR~8 {} VEL_CONTROL:inst51|VEL_ERR~9 {} VEL_CONTROL:inst51|VEL_ERR~30 {} VEL_CONTROL:inst51|Add6~3 {} VEL_CONTROL:inst51|Add6~5 {} VEL_CONTROL:inst51|Add6~7 {} VEL_CONTROL:inst51|Add6~9 {} VEL_CONTROL:inst51|Add6~11 {} VEL_CONTROL:inst51|Add6~13 {} VEL_CONTROL:inst51|Add6~15 {} VEL_CONTROL:inst51|Add6~17 {} VEL_CONTROL:inst51|Add6~19 {} VEL_CONTROL:inst51|Add6~21 {} VEL_CONTROL:inst51|Add6~23 {} VEL_CONTROL:inst51|Add6~25 {} VEL_CONTROL:inst51|Add6~27 {} VEL_CONTROL:inst51|Add6~29 {} VEL_CONTROL:inst51|Add6~31 {} VEL_CONTROL:inst51|Add6~33 {} VEL_CONTROL:inst51|Add6~35 {} VEL_CONTROL:inst51|Add6~37 {} VEL_CONTROL:inst51|Add6~39 {} VEL_CONTROL:inst51|Add6~41 {} VEL_CONTROL:inst51|Add6~43 {} VEL_CONTROL:inst51|Add6~45 {} VEL_CONTROL:inst51|Add6~47 {} VEL_CONTROL:inst51|Add6~49 {} VEL_CONTROL:inst51|Add6~51 {} VEL_CONTROL:inst51|Add6~53 {} VEL_CONTROL:inst51|Add6~55 {} VEL_CONTROL:inst51|Add6~57 {} VEL_CONTROL:inst51|Add6~58 {} VEL_CONTROL:inst51|LessThan6~4 {} VEL_CONTROL:inst51|LessThan6~5 {} VEL_CONTROL:inst51|CUM_VEL_ERR~29 {} VEL_CONTROL:inst51|CUM_VEL_ERR~35 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 {} VEL_CONTROL:inst51|Add10~49 {} VEL_CONTROL:inst51|Add10~50 {} VEL_CONTROL:inst51|Add11~51 {} VEL_CONTROL:inst51|Add11~53 {} VEL_CONTROL:inst51|Add11~55 {} VEL_CONTROL:inst51|Add11~56 {} VEL_CONTROL:inst51|LessThan10~12 {} VEL_CONTROL:inst51|LessThan10~13 {} VEL_CONTROL:inst51|MOTOR_CMD[8]~27 {} VEL_CONTROL:inst51|MOTOR_CMD[8]~16 {} VEL_CONTROL:inst51|MOTOR_CMD[8] {} } { 0.000ns 0.000ns 6.116ns 1.351ns 0.266ns 0.814ns 0.270ns 0.816ns 1.714ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.462ns 0.258ns 0.826ns 0.669ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.677ns 0.243ns 0.277ns 0.713ns 0.449ns 0.000ns 0.631ns 0.000ns 0.751ns 0.000ns 0.675ns 0.000ns 0.454ns 0.000ns 0.000ns 0.000ns 0.480ns 0.237ns 0.248ns 0.513ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.378ns 0.150ns 0.398ns 0.438ns 0.419ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.150ns 0.275ns 0.275ns 2.663ns 0.224ns 0.393ns 0.410ns 0.504ns 0.410ns 0.393ns 0.410ns 0.414ns 0.071ns 0.071ns 0.410ns 0.420ns 0.149ns 0.275ns 0.437ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk1 -2.358 ns - " "Info: - Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk1 destination 6.220 ns - Shortest register " "Info: - Shortest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk1\" to destination register is 6.220 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk1 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk1 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl 2 COMB CLKCTRL_G2 94 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G2; Fanout = 94; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk1~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 904 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.027 ns) + CELL(0.787 ns) 2.905 ns ACC_CLK_GEN:inst60\|clock_32Hz 3 REG LCFF_X40_Y19_N23 4 " "Info: 3: + IC(1.027 ns) + CELL(0.787 ns) = 2.905 ns; Loc. = LCFF_X40_Y19_N23; Fanout = 4; REG Node = 'ACC_CLK_GEN:inst60\|clock_32Hz'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.814 ns" { altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.793 ns) + CELL(0.000 ns) 4.698 ns ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl 4 COMB CLKCTRL_G12 410 " "Info: 4: + IC(1.793 ns) + CELL(0.000 ns) = 4.698 ns; Loc. = CLKCTRL_G12; Fanout = 410; COMB Node = 'ACC_CLK_GEN:inst60\|clock_32Hz~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.793 ns" { ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl } "NODE_NAME" } } { "acc_clk_gen.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/acc_clk_gen.vhd" 18 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.985 ns) + CELL(0.537 ns) 6.220 ns VEL_CONTROL:inst51\|MOTOR_CMD\[8\] 5 REG LCFF_X43_Y26_N21 2 " "Info: 5: + IC(0.985 ns) + CELL(0.537 ns) = 6.220 ns; Loc. = LCFF_X43_Y26_N21; Fanout = 2; REG Node = 'VEL_CONTROL:inst51\|MOTOR_CMD\[8\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.522 ns" { ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[8] } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 152 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.324 ns ( 21.29 % ) " "Info: Total cell delay = 1.324 ns ( 21.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.896 ns ( 78.71 % ) " "Info: Total interconnect delay = 4.896 ns ( 78.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.220 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.220 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[8] {} } { 0.000ns 1.091ns 1.027ns 1.793ns 0.985ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "38.362 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst51|Mux0~2 VEL_CONTROL:inst51|CMD_VEL~35 VEL_CONTROL:inst51|CMD_VEL~36 VEL_CONTROL:inst51|CMD_VEL[3]~27 VEL_CONTROL:inst51|Add4~7 VEL_CONTROL:inst51|Add4~9 VEL_CONTROL:inst51|Add4~11 VEL_CONTROL:inst51|Add4~13 VEL_CONTROL:inst51|Add4~15 VEL_CONTROL:inst51|Add4~17 VEL_CONTROL:inst51|Add4~19 VEL_CONTROL:inst51|Add4~21 VEL_CONTROL:inst51|Add4~23 VEL_CONTROL:inst51|Add4~25 VEL_CONTROL:inst51|Add4~27 VEL_CONTROL:inst51|Add4~29 VEL_CONTROL:inst51|Add4~31 VEL_CONTROL:inst51|Add4~33 VEL_CONTROL:inst51|Add4~35 VEL_CONTROL:inst51|Add4~37 VEL_CONTROL:inst51|Add4~39 VEL_CONTROL:inst51|Add4~41 VEL_CONTROL:inst51|Add4~43 VEL_CONTROL:inst51|Add4~45 VEL_CONTROL:inst51|Add4~47 VEL_CONTROL:inst51|Add4~49 VEL_CONTROL:inst51|Add4~51 VEL_CONTROL:inst51|Add4~53 VEL_CONTROL:inst51|Add4~55 VEL_CONTROL:inst51|Add4~57 VEL_CONTROL:inst51|Add4~59 VEL_CONTROL:inst51|Add4~61 VEL_CONTROL:inst51|Add4~62 VEL_CONTROL:inst51|VEL_ERR~8 VEL_CONTROL:inst51|VEL_ERR~9 VEL_CONTROL:inst51|VEL_ERR~30 VEL_CONTROL:inst51|Add6~3 VEL_CONTROL:inst51|Add6~5 VEL_CONTROL:inst51|Add6~7 VEL_CONTROL:inst51|Add6~9 VEL_CONTROL:inst51|Add6~11 VEL_CONTROL:inst51|Add6~13 VEL_CONTROL:inst51|Add6~15 VEL_CONTROL:inst51|Add6~17 VEL_CONTROL:inst51|Add6~19 VEL_CONTROL:inst51|Add6~21 VEL_CONTROL:inst51|Add6~23 VEL_CONTROL:inst51|Add6~25 VEL_CONTROL:inst51|Add6~27 VEL_CONTROL:inst51|Add6~29 VEL_CONTROL:inst51|Add6~31 VEL_CONTROL:inst51|Add6~33 VEL_CONTROL:inst51|Add6~35 VEL_CONTROL:inst51|Add6~37 VEL_CONTROL:inst51|Add6~39 VEL_CONTROL:inst51|Add6~41 VEL_CONTROL:inst51|Add6~43 VEL_CONTROL:inst51|Add6~45 VEL_CONTROL:inst51|Add6~47 VEL_CONTROL:inst51|Add6~49 VEL_CONTROL:inst51|Add6~51 VEL_CONTROL:inst51|Add6~53 VEL_CONTROL:inst51|Add6~55 VEL_CONTROL:inst51|Add6~57 VEL_CONTROL:inst51|Add6~58 VEL_CONTROL:inst51|LessThan6~4 VEL_CONTROL:inst51|LessThan6~5 VEL_CONTROL:inst51|CUM_VEL_ERR~29 VEL_CONTROL:inst51|CUM_VEL_ERR~35 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 VEL_CONTROL:inst51|Add10~49 VEL_CONTROL:inst51|Add10~50 VEL_CONTROL:inst51|Add11~51 VEL_CONTROL:inst51|Add11~53 VEL_CONTROL:inst51|Add11~55 VEL_CONTROL:inst51|Add11~56 VEL_CONTROL:inst51|LessThan10~12 VEL_CONTROL:inst51|LessThan10~13 VEL_CONTROL:inst51|MOTOR_CMD[8]~27 VEL_CONTROL:inst51|MOTOR_CMD[8]~16 VEL_CONTROL:inst51|MOTOR_CMD[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "38.362 ns" { KEY[0] {} KEY[0]~combout {} I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 {} VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut {} VEL_CONTROL:inst51|Mux0~2 {} VEL_CONTROL:inst51|CMD_VEL~35 {} VEL_CONTROL:inst51|CMD_VEL~36 {} VEL_CONTROL:inst51|CMD_VEL[3]~27 {} VEL_CONTROL:inst51|Add4~7 {} VEL_CONTROL:inst51|Add4~9 {} VEL_CONTROL:inst51|Add4~11 {} VEL_CONTROL:inst51|Add4~13 {} VEL_CONTROL:inst51|Add4~15 {} VEL_CONTROL:inst51|Add4~17 {} VEL_CONTROL:inst51|Add4~19 {} VEL_CONTROL:inst51|Add4~21 {} VEL_CONTROL:inst51|Add4~23 {} VEL_CONTROL:inst51|Add4~25 {} VEL_CONTROL:inst51|Add4~27 {} VEL_CONTROL:inst51|Add4~29 {} VEL_CONTROL:inst51|Add4~31 {} VEL_CONTROL:inst51|Add4~33 {} VEL_CONTROL:inst51|Add4~35 {} VEL_CONTROL:inst51|Add4~37 {} VEL_CONTROL:inst51|Add4~39 {} VEL_CONTROL:inst51|Add4~41 {} VEL_CONTROL:inst51|Add4~43 {} VEL_CONTROL:inst51|Add4~45 {} VEL_CONTROL:inst51|Add4~47 {} VEL_CONTROL:inst51|Add4~49 {} VEL_CONTROL:inst51|Add4~51 {} VEL_CONTROL:inst51|Add4~53 {} VEL_CONTROL:inst51|Add4~55 {} VEL_CONTROL:inst51|Add4~57 {} VEL_CONTROL:inst51|Add4~59 {} VEL_CONTROL:inst51|Add4~61 {} VEL_CONTROL:inst51|Add4~62 {} VEL_CONTROL:inst51|VEL_ERR~8 {} VEL_CONTROL:inst51|VEL_ERR~9 {} VEL_CONTROL:inst51|VEL_ERR~30 {} VEL_CONTROL:inst51|Add6~3 {} VEL_CONTROL:inst51|Add6~5 {} VEL_CONTROL:inst51|Add6~7 {} VEL_CONTROL:inst51|Add6~9 {} VEL_CONTROL:inst51|Add6~11 {} VEL_CONTROL:inst51|Add6~13 {} VEL_CONTROL:inst51|Add6~15 {} VEL_CONTROL:inst51|Add6~17 {} VEL_CONTROL:inst51|Add6~19 {} VEL_CONTROL:inst51|Add6~21 {} VEL_CONTROL:inst51|Add6~23 {} VEL_CONTROL:inst51|Add6~25 {} VEL_CONTROL:inst51|Add6~27 {} VEL_CONTROL:inst51|Add6~29 {} VEL_CONTROL:inst51|Add6~31 {} VEL_CONTROL:inst51|Add6~33 {} VEL_CONTROL:inst51|Add6~35 {} VEL_CONTROL:inst51|Add6~37 {} VEL_CONTROL:inst51|Add6~39 {} VEL_CONTROL:inst51|Add6~41 {} VEL_CONTROL:inst51|Add6~43 {} VEL_CONTROL:inst51|Add6~45 {} VEL_CONTROL:inst51|Add6~47 {} VEL_CONTROL:inst51|Add6~49 {} VEL_CONTROL:inst51|Add6~51 {} VEL_CONTROL:inst51|Add6~53 {} VEL_CONTROL:inst51|Add6~55 {} VEL_CONTROL:inst51|Add6~57 {} VEL_CONTROL:inst51|Add6~58 {} VEL_CONTROL:inst51|LessThan6~4 {} VEL_CONTROL:inst51|LessThan6~5 {} VEL_CONTROL:inst51|CUM_VEL_ERR~29 {} VEL_CONTROL:inst51|CUM_VEL_ERR~35 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_mult3~DATAOUT6 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|mac_out4~DATAOUT6 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~1 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_2~2 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~15 {} VEL_CONTROL:inst51|lpm_mult:Mult2|mult_q3t:auto_generated|op_1~16 {} VEL_CONTROL:inst51|Add10~49 {} VEL_CONTROL:inst51|Add10~50 {} VEL_CONTROL:inst51|Add11~51 {} VEL_CONTROL:inst51|Add11~53 {} VEL_CONTROL:inst51|Add11~55 {} VEL_CONTROL:inst51|Add11~56 {} VEL_CONTROL:inst51|LessThan10~12 {} VEL_CONTROL:inst51|LessThan10~13 {} VEL_CONTROL:inst51|MOTOR_CMD[8]~27 {} VEL_CONTROL:inst51|MOTOR_CMD[8]~16 {} VEL_CONTROL:inst51|MOTOR_CMD[8] {} } { 0.000ns 0.000ns 6.116ns 1.351ns 0.266ns 0.814ns 0.270ns 0.816ns 1.714ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.462ns 0.258ns 0.826ns 0.669ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.677ns 0.243ns 0.277ns 0.713ns 0.449ns 0.000ns 0.631ns 0.000ns 0.751ns 0.000ns 0.675ns 0.000ns 0.454ns 0.000ns 0.000ns 0.000ns 0.480ns 0.237ns 0.248ns 0.513ns 0.000ns } { 0.000ns 0.862ns 0.150ns 0.378ns 0.150ns 0.398ns 0.438ns 0.419ns 0.414ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.275ns 0.393ns 0.150ns 0.393ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.146ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.159ns 0.071ns 0.071ns 0.071ns 0.071ns 0.071ns 0.410ns 0.438ns 0.150ns 0.275ns 0.275ns 2.663ns 0.224ns 0.393ns 0.410ns 0.504ns 0.410ns 0.393ns 0.410ns 0.414ns 0.071ns 0.071ns 0.410ns 0.420ns 0.149ns 0.275ns 0.437ns 0.084ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.220 ns" { altpll0:inst|altpll:altpll_component|_clk1 altpll0:inst|altpll:altpll_component|_clk1~clkctrl ACC_CLK_GEN:inst60|clock_32Hz ACC_CLK_GEN:inst60|clock_32Hz~clkctrl VEL_CONTROL:inst51|MOTOR_CMD[8] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.220 ns" { altpll0:inst|altpll:altpll_component|_clk1 {} altpll0:inst|altpll:altpll_component|_clk1~clkctrl {} ACC_CLK_GEN:inst60|clock_32Hz {} ACC_CLK_GEN:inst60|clock_32Hz~clkctrl {} VEL_CONTROL:inst51|MOTOR_CMD[8] {} } { 0.000ns 1.091ns 1.027ns 1.793ns 0.985ns } { 0.000ns 0.000ns 0.787ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK_50 HEX1\[1\] QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[0\] 12.619 ns register " "Info: tco from clock \"CLOCK_50\" to destination pin \"HEX1\[1\]\" through register \"QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[0\]\" is 12.619 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 source 6.757 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to source register is 6.757 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 470 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 470; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.787 ns) 2.917 ns SCOMP:inst8\|STATE.EX_IN 3 REG LCFF_X31_Y16_N31 9 " "Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X31_Y16_N31; Fanout = 9; REG Node = 'SCOMP:inst8\|STATE.EX_IN'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.826 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_IN } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/SCOMP.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.416 ns) 3.673 ns IO_DECODER:inst24\|Equal2~0 4 COMB LCCOMB_X31_Y16_N24 2 " "Info: 4: + IC(0.340 ns) + CELL(0.416 ns) = 3.673 ns; Loc. = LCCOMB_X31_Y16_N24; Fanout = 2; COMB Node = 'IO_DECODER:inst24\|Equal2~0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.756 ns" { SCOMP:inst8|STATE.EX_IN IO_DECODER:inst24|Equal2~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/IO_DECODER.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.276 ns) + CELL(0.275 ns) 4.224 ns inst70~0 5 COMB LCCOMB_X31_Y16_N14 6 " "Info: 5: + IC(0.276 ns) + CELL(0.275 ns) = 4.224 ns; Loc. = LCCOMB_X31_Y16_N14; Fanout = 6; COMB Node = 'inst70~0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.551 ns" { IO_DECODER:inst24|Equal2~0 inst70~0 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 832 768 832 880 "inst70" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.716 ns) + CELL(0.393 ns) 5.333 ns inst74 6 COMB LCCOMB_X35_Y16_N12 16 " "Info: 6: + IC(0.716 ns) + CELL(0.393 ns) = 5.333 ns; Loc. = LCCOMB_X35_Y16_N12; Fanout = 16; COMB Node = 'inst74'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.109 ns" { inst70~0 inst74 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 1176 776 840 1224 "inst74" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.887 ns) + CELL(0.537 ns) 6.757 ns QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[0\] 7 REG LCFF_X35_Y16_N19 7 " "Info: 7: + IC(0.887 ns) + CELL(0.537 ns) = 6.757 ns; Loc. = LCFF_X35_Y16_N19; Fanout = 7; REG Node = 'QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.424 ns" { inst74 QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.408 ns ( 35.64 % ) " "Info: Total cell delay = 2.408 ns ( 35.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.349 ns ( 64.36 % ) " "Info: Total interconnect delay = 4.349 ns ( 64.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.757 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_IN IO_DECODER:inst24|Equal2~0 inst70~0 inst74 QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.757 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|STATE.EX_IN {} IO_DECODER:inst24|Equal2~0 {} inst70~0 {} inst74 {} QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] {} } { 0.000ns 1.091ns 1.039ns 0.340ns 0.276ns 0.716ns 0.887ns } { 0.000ns 0.000ns 0.787ns 0.416ns 0.275ns 0.393ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "HEX_DISP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.970 ns + Longest register pin " "Info: + Longest register to pin delay is 7.970 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[0\] 1 REG LCFF_X35_Y16_N19 7 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X35_Y16_N19; Fanout = 7; REG Node = 'QUAD_HEX:inst57\|HEX_DISP:inst22\|latched_hex\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/HEX_DISP.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.420 ns) 1.502 ns QUAD_HEX:inst57\|HEX_DISP:inst22\|Mux5~0 2 COMB LCCOMB_X36_Y12_N8 1 " "Info: 2: + IC(1.082 ns) + CELL(0.420 ns) = 1.502 ns; Loc. = LCCOMB_X36_Y12_N8; Fanout = 1; COMB Node = 'QUAD_HEX:inst57\|HEX_DISP:inst22\|Mux5~0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.502 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] QUAD_HEX:inst57|HEX_DISP:inst22|Mux5~0 } "NODE_NAME" } } { "HEX_DISP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/HEX_DISP.vhd" 38 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.651 ns) + CELL(2.817 ns) 7.970 ns HEX1\[1\] 3 PIN PIN_V21 0 " "Info: 3: + IC(3.651 ns) + CELL(2.817 ns) = 7.970 ns; Loc. = PIN_V21; Fanout = 0; PIN Node = 'HEX1\[1\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.468 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|Mux5~0 HEX1[1] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 1208 1136 1312 1224 "HEX1\[6..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.237 ns ( 40.61 % ) " "Info: Total cell delay = 3.237 ns ( 40.61 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.733 ns ( 59.39 % ) " "Info: Total interconnect delay = 4.733 ns ( 59.39 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.970 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] QUAD_HEX:inst57|HEX_DISP:inst22|Mux5~0 HEX1[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.970 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] {} QUAD_HEX:inst57|HEX_DISP:inst22|Mux5~0 {} HEX1[1] {} } { 0.000ns 1.082ns 3.651ns } { 0.000ns 0.420ns 2.817ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.757 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_IN IO_DECODER:inst24|Equal2~0 inst70~0 inst74 QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.757 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|STATE.EX_IN {} IO_DECODER:inst24|Equal2~0 {} inst70~0 {} inst74 {} QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] {} } { 0.000ns 1.091ns 1.039ns 0.340ns 0.276ns 0.716ns 0.887ns } { 0.000ns 0.000ns 0.787ns 0.416ns 0.275ns 0.393ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "7.970 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] QUAD_HEX:inst57|HEX_DISP:inst22|Mux5~0 HEX1[1] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "7.970 ns" { QUAD_HEX:inst57|HEX_DISP:inst22|latched_hex[0] {} QUAD_HEX:inst57|HEX_DISP:inst22|Mux5~0 {} HEX1[1] {} } { 0.000ns 1.082ns 3.651ns } { 0.000ns 0.420ns 2.817ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "KEY\[0\] WATCH_ST 15.718 ns Longest " "Info: Longest tpd from source pin \"KEY\[0\]\" to destination pin \"WATCH_ST\" is 15.718 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns KEY\[0\] 1 PIN PIN_G26 2 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_G26; Fanout = 2; PIN Node = 'KEY\[0\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { KEY[0] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 272 128 296 288 "KEY\[3..0\]" "" } { 376 896 944 392 "KEY\[0\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 264 296 352 280 "KEY\[3..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.116 ns) + CELL(0.150 ns) 7.128 ns I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4 2 COMB LCCOMB_X36_Y13_N28 790 " "Info: 2: + IC(6.116 ns) + CELL(0.150 ns) = 7.128 ns; Loc. = LCCOMB_X36_Y13_N28; Fanout = 790; COMB Node = 'I2C_INTERFACE:inst16\|i2c_ctrl:inst14\|data_out\[15\]~4'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.266 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 } "NODE_NAME" } } { "i2c_ctrl.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/i2c_ctrl.vhd" 84 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.351 ns) + CELL(0.378 ns) 8.857 ns VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~head_lut 3 COMB LCCOMB_X34_Y18_N12 3 " "Info: 3: + IC(1.351 ns) + CELL(0.378 ns) = 8.857 ns; Loc. = LCCOMB_X34_Y18_N12; Fanout = 3; COMB Node = 'VEL_CONTROL:inst51\|WATCHDOG_INT\[4\]~head_lut'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.729 ns" { I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 262 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.266 ns) + CELL(0.150 ns) 9.273 ns VEL_CONTROL:inst51\|Mux0~2 4 COMB LCCOMB_X34_Y18_N8 22 " "Info: 4: + IC(0.266 ns) + CELL(0.150 ns) = 9.273 ns; Loc. = LCCOMB_X34_Y18_N8; Fanout = 22; COMB Node = 'VEL_CONTROL:inst51\|Mux0~2'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.416 ns" { VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst51|Mux0~2 } "NODE_NAME" } } { "VEL_CONTROL.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/VEL_CONTROL.vhd" 273 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.524 ns) + CELL(0.413 ns) 11.210 ns inst7~0 5 COMB LCCOMB_X40_Y19_N22 1 " "Info: 5: + IC(1.524 ns) + CELL(0.413 ns) = 11.210 ns; Loc. = LCCOMB_X40_Y19_N22; Fanout = 1; COMB Node = 'inst7~0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.937 ns" { VEL_CONTROL:inst51|Mux0~2 inst7~0 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 2528 1040 1104 2576 "inst7" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.858 ns) + CELL(2.650 ns) 15.718 ns WATCH_ST 6 PIN PIN_M22 0 " "Info: 6: + IC(1.858 ns) + CELL(2.650 ns) = 15.718 ns; Loc. = PIN_M22; Fanout = 0; PIN Node = 'WATCH_ST'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "4.508 ns" { inst7~0 WATCH_ST } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 2544 1112 1288 2560 "WATCH_ST" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.603 ns ( 29.28 % ) " "Info: Total cell delay = 4.603 ns ( 29.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.115 ns ( 70.72 % ) " "Info: Total interconnect delay = 11.115 ns ( 70.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "15.718 ns" { KEY[0] I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut VEL_CONTROL:inst51|Mux0~2 inst7~0 WATCH_ST } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "15.718 ns" { KEY[0] {} KEY[0]~combout {} I2C_INTERFACE:inst16|i2c_ctrl:inst14|data_out[15]~4 {} VEL_CONTROL:inst51|WATCHDOG_INT[4]~head_lut {} VEL_CONTROL:inst51|Mux0~2 {} inst7~0 {} WATCH_ST {} } { 0.000ns 0.000ns 6.116ns 1.351ns 0.266ns 1.524ns 1.858ns } { 0.000ns 0.862ns 0.150ns 0.378ns 0.150ns 0.413ns 2.650ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "DIG_IN:inst5\|B_DI\[5\] SW\[5\] CLOCK_50 1.840 ns register " "Info: th for register \"DIG_IN:inst5\|B_DI\[5\]\" (data pin = \"SW\[5\]\", clock pin = \"CLOCK_50\") is 1.840 ns" { { "Info" "ITDB_FULL_PLL_OFFSET" "CLOCK_50 altpll0:inst\|altpll:altpll_component\|_clk0 -2.358 ns + " "Info: + Offset between input clock \"CLOCK_50\" and output clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" is -2.358 ns" {  } { { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 320 384 552 336 "CLOCK_50" "" } } } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!c! Offset between input clock \"%1!s!\" and output clock \"%2!s!\" is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "altpll0:inst\|altpll:altpll_component\|_clk0 destination 6.311 ns + Longest register " "Info: + Longest clock path from clock \"altpll0:inst\|altpll:altpll_component\|_clk0\" to destination register is 6.311 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns altpll0:inst\|altpll:altpll_component\|_clk0 1 CLK PLL_1 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PLL_1; Fanout = 1; CLK Node = 'altpll0:inst\|altpll:altpll_component\|_clk0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { altpll0:inst|altpll:altpll_component|_clk0 } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.091 ns) + CELL(0.000 ns) 1.091 ns altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl 2 COMB CLKCTRL_G3 470 " "Info: 2: + IC(1.091 ns) + CELL(0.000 ns) = 1.091 ns; Loc. = CLKCTRL_G3; Fanout = 470; COMB Node = 'altpll0:inst\|altpll:altpll_component\|_clk0~clkctrl'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.091 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl } "NODE_NAME" } } { "altpll.tdf" "" { Text "c:/appl/altera/91/quartus/libraries/megafunctions/altpll.tdf" 907 3 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.039 ns) + CELL(0.787 ns) 2.917 ns SCOMP:inst8\|STATE.EX_IN 3 REG LCFF_X31_Y16_N31 9 " "Info: 3: + IC(1.039 ns) + CELL(0.787 ns) = 2.917 ns; Loc. = LCFF_X31_Y16_N31; Fanout = 9; REG Node = 'SCOMP:inst8\|STATE.EX_IN'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.826 ns" { altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_IN } "NODE_NAME" } } { "SCOMP.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/SCOMP.vhd" 57 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.340 ns) + CELL(0.416 ns) 3.673 ns IO_DECODER:inst24\|Equal2~0 4 COMB LCCOMB_X31_Y16_N24 2 " "Info: 4: + IC(0.340 ns) + CELL(0.416 ns) = 3.673 ns; Loc. = LCCOMB_X31_Y16_N24; Fanout = 2; COMB Node = 'IO_DECODER:inst24\|Equal2~0'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.756 ns" { SCOMP:inst8|STATE.EX_IN IO_DECODER:inst24|Equal2~0 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/IO_DECODER.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.273 ns) + CELL(0.275 ns) 4.221 ns IO_DECODER:inst24\|Equal2~1 5 COMB LCCOMB_X31_Y16_N18 5 " "Info: 5: + IC(0.273 ns) + CELL(0.275 ns) = 4.221 ns; Loc. = LCCOMB_X31_Y16_N18; Fanout = 5; COMB Node = 'IO_DECODER:inst24\|Equal2~1'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.548 ns" { IO_DECODER:inst24|Equal2~0 IO_DECODER:inst24|Equal2~1 } "NODE_NAME" } } { "IO_DECODER.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/IO_DECODER.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.778 ns) + CELL(0.275 ns) 5.274 ns inst77 6 COMB LCCOMB_X31_Y14_N14 33 " "Info: 6: + IC(0.778 ns) + CELL(0.275 ns) = 5.274 ns; Loc. = LCCOMB_X31_Y14_N14; Fanout = 33; COMB Node = 'inst77'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.053 ns" { IO_DECODER:inst24|Equal2~1 inst77 } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 808 112 176 856 "inst77" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(0.537 ns) 6.311 ns DIG_IN:inst5\|B_DI\[5\] 7 REG LCFF_X32_Y14_N7 1 " "Info: 7: + IC(0.500 ns) + CELL(0.537 ns) = 6.311 ns; Loc. = LCFF_X32_Y14_N7; Fanout = 1; REG Node = 'DIG_IN:inst5\|B_DI\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.037 ns" { inst77 DIG_IN:inst5|B_DI[5] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.290 ns ( 36.29 % ) " "Info: Total cell delay = 2.290 ns ( 36.29 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.021 ns ( 63.71 % ) " "Info: Total interconnect delay = 4.021 ns ( 63.71 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.311 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_IN IO_DECODER:inst24|Equal2~0 IO_DECODER:inst24|Equal2~1 inst77 DIG_IN:inst5|B_DI[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.311 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|STATE.EX_IN {} IO_DECODER:inst24|Equal2~0 {} IO_DECODER:inst24|Equal2~1 {} inst77 {} DIG_IN:inst5|B_DI[5] {} } { 0.000ns 1.091ns 1.039ns 0.340ns 0.273ns 0.778ns 0.500ns } { 0.000ns 0.000ns 0.787ns 0.416ns 0.275ns 0.275ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "DIG_IN.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.379 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.379 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns SW\[5\] 1 PIN PIN_AD13 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_AD13; Fanout = 1; PIN Node = 'SW\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SW[5] } "NODE_NAME" } } { "DE2bot.bdf" "" { Schematic "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DE2bot.bdf" { { 864 -32 136 880 "SW\[15..0\]" "" } { 296 128 296 312 "SW\[17..16\]" "" } { 2584 816 872 2600 "SW\[17\]" "" } { 1016 -56 125 1032 "DI\[10..0\],SAFETY,SW\[16\],KEY\[3..1\]" "" } { 832 192 288 848 "SW\[15..0\]" "" } { 288 296 351 304 "SW\[17..16\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.157 ns) + CELL(0.149 ns) 2.295 ns DIG_IN:inst5\|B_DI\[5\]~feeder 2 COMB LCCOMB_X32_Y14_N6 1 " "Info: 2: + IC(1.157 ns) + CELL(0.149 ns) = 2.295 ns; Loc. = LCCOMB_X32_Y14_N6; Fanout = 1; COMB Node = 'DIG_IN:inst5\|B_DI\[5\]~feeder'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "1.306 ns" { SW[5] DIG_IN:inst5|B_DI[5]~feeder } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.379 ns DIG_IN:inst5\|B_DI\[5\] 3 REG LCFF_X32_Y14_N7 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.379 ns; Loc. = LCFF_X32_Y14_N7; Fanout = 1; REG Node = 'DIG_IN:inst5\|B_DI\[5\]'" {  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "0.084 ns" { DIG_IN:inst5|B_DI[5]~feeder DIG_IN:inst5|B_DI[5] } "NODE_NAME" } } { "DIG_IN.vhd" "" { Text "//prism.nas.gatech.edu/bzarek3/ECE/Desktop/Working Code/DIG_IN.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.222 ns ( 51.37 % ) " "Info: Total cell delay = 1.222 ns ( 51.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.157 ns ( 48.63 % ) " "Info: Total interconnect delay = 1.157 ns ( 48.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.379 ns" { SW[5] DIG_IN:inst5|B_DI[5]~feeder DIG_IN:inst5|B_DI[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.379 ns" { SW[5] {} SW[5]~combout {} DIG_IN:inst5|B_DI[5]~feeder {} DIG_IN:inst5|B_DI[5] {} } { 0.000ns 0.000ns 1.157ns 0.000ns } { 0.000ns 0.989ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "6.311 ns" { altpll0:inst|altpll:altpll_component|_clk0 altpll0:inst|altpll:altpll_component|_clk0~clkctrl SCOMP:inst8|STATE.EX_IN IO_DECODER:inst24|Equal2~0 IO_DECODER:inst24|Equal2~1 inst77 DIG_IN:inst5|B_DI[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "6.311 ns" { altpll0:inst|altpll:altpll_component|_clk0 {} altpll0:inst|altpll:altpll_component|_clk0~clkctrl {} SCOMP:inst8|STATE.EX_IN {} IO_DECODER:inst24|Equal2~0 {} IO_DECODER:inst24|Equal2~1 {} inst77 {} DIG_IN:inst5|B_DI[5] {} } { 0.000ns 1.091ns 1.039ns 0.340ns 0.273ns 0.778ns 0.500ns } { 0.000ns 0.000ns 0.787ns 0.416ns 0.275ns 0.275ns 0.537ns } "" } } { "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/appl/altera/91/quartus/bin64/TimingClosureFloorplan.fld" "" "2.379 ns" { SW[5] DIG_IN:inst5|B_DI[5]~feeder DIG_IN:inst5|B_DI[5] } "NODE_NAME" } } { "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/appl/altera/91/quartus/bin64/Technology_Viewer.qrui" "2.379 ns" { SW[5] {} SW[5]~combout {} DIG_IN:inst5|B_DI[5]~feeder {} DIG_IN:inst5|B_DI[5] {} } { 0.000ns 0.000ns 1.157ns 0.000ns } { 0.000ns 0.989ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Critical Warning" "WTAN_REQUIREMENTS_NOT_MET_SLOW" "" "Critical Warning: Timing requirements for slow timing model timing analysis were not met. See Report window for details." {  } {  } 1 0 "Timing requirements for slow timing model timing analysis were not met. See Report window for details." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 27 s Quartus II 64-Bit " "Info: Quartus II 64-Bit Classic Timing Analyzer was successful. 0 errors, 27 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "279 " "Info: Peak virtual memory: 279 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Mar 27 17:35:21 2017 " "Info: Processing ended: Mon Mar 27 17:35:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Info: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
