cwe_id,name,type,score,relationship_count
385,Covert Timing Channel,base,4.329000000000001,0
1332,Improper Handling of Faults that Lead to Instruction Skips,base,3.6399999999999997,0
1247,Improper Protection Against Voltage and Clock Glitches,base,3.6399999999999997,0
1037,Processor Optimization Removal or Modification of Security-critical Code,base,3.6399999999999997,0
208,Observable Timing Discrepancy,Base,2.9102718481600283,0
244,Improper Clearing of Heap Memory Before Release ('Heap Inspection'),variant,2.6784000000000003,0
327,Use of a Broken or Risky Cryptographic Algorithm,class,2.5519999999999996,0
1264,Hardware Logic with Insecure De-Synchronization between Control and Data Channels,Base,2.4874643047393508,0
1303,Non-Transparent Sharing of Microarchitectural Resources,base,2.4699999999999998,0
1189,Improper Isolation of Shared Resources on System-on-a-Chip (SoC),base,2.4699999999999998,0
