# Reading pref.tcl
# do lab4_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 {C:/Users/user/Desktop/Verilog/lab4/transmiter.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:55:57 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/transmiter.v 
# -- Compiling module transmiter
# 
# Top level modules:
# 	transmiter
# End time: 20:55:57 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 {C:/Users/user/Desktop/Verilog/lab4/receiver.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:55:57 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/receiver.v 
# -- Compiling module receiver
# 
# Top level modules:
# 	receiver
# End time: 20:55:58 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 {C:/Users/user/Desktop/Verilog/lab4/uartclk.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:55:58 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/uartclk.v 
# -- Compiling module uartclk
# 
# Top level modules:
# 	uartclk
# End time: 20:55:58 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 {C:/Users/user/Desktop/Verilog/lab4/tb.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:55:58 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 20:55:58 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 {C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:55:58 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v 
# -- Compiling module uartPacketGenerator
# 
# Top level modules:
# 	uartPacketGenerator
# End time: 20:55:58 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.tb
# vsim work.tb 
# Start time: 20:56:02 on Dec 05,2021
# Loading work.tb
# Loading work.uartclk
# Loading work.receiver
# Loading work.transmiter
# Loading work.uartPacketGenerator
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
add wave -position end sim:/tb/gen/*
add wave -position end sim:/tb/tr/*
add wave -position end sim:/tb/rr/*
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/receiver.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 20:58:23 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/receiver.v 
# -- Compiling module receiver
# 
# Top level modules:
# 	receiver
# End time: 20:58:23 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.receiver
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
run -continue
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/receiver.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:00:46 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/receiver.v 
# -- Compiling module receiver
# 
# Top level modules:
# 	receiver
# End time: 21:00:46 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.receiver
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/receiver.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:02:01 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/receiver.v 
# -- Compiling module receiver
# 
# Top level modules:
# 	receiver
# End time: 21:02:01 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.receiver
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/uartclk.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:03:05 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/uartclk.v 
# -- Compiling module uartclk
# 
# Top level modules:
# 	uartclk
# End time: 21:03:05 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uartclk
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/receiver.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:05:28 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/receiver.v 
# -- Compiling module receiver
# 
# Top level modules:
# 	receiver
# End time: 21:05:28 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.receiver
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/receiver.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:05:58 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/receiver.v 
# -- Compiling module receiver
# 
# Top level modules:
# 	receiver
# End time: 21:05:58 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.receiver
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:10:15 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v 
# -- Compiling module uartPacketGenerator
# 
# Top level modules:
# 	uartPacketGenerator
# End time: 21:10:15 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uartPacketGenerator
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:14:53 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:14:53 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:15:31 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v 
# -- Compiling module uartPacketGenerator
# 
# Top level modules:
# 	uartPacketGenerator
# End time: 21:15:31 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uartPacketGenerator
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:25:09 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v 
# -- Compiling module uartPacketGenerator
# 
# Top level modules:
# 	uartPacketGenerator
# End time: 21:25:10 on Dec 05,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.uartPacketGenerator
# ** Warning: (vsim-3015) [PCDPC] - Port size (2) does not match connection size (8) for port 'btn'. The port definition is at: C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v(3).
#    Time: 0 ps  Iteration: 0  Instance: /tb/gen File: C:/Users/user/Desktop/Verilog/lab4/tb.v Line: 21
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/tb.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:27:59 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/tb.v 
# -- Compiling module tb
# 
# Top level modules:
# 	tb
# End time: 21:27:59 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# Loading work.tb
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:29:09 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/uartPacketGenerator.v 
# -- Compiling module uartPacketGenerator
# 
# Top level modules:
# 	uartPacketGenerator
# End time: 21:29:09 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.uartPacketGenerator
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
vlog -vlog01compat -work work +incdir+C:/Users/user/Desktop/Verilog/lab4 C:/Users/user/Desktop/Verilog/lab4/receiver.v
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:33:13 on Dec 05,2021
# vlog -reportprogress 300 -vlog01compat -work work "+incdir+C:/Users/user/Desktop/Verilog/lab4" C:/Users/user/Desktop/Verilog/lab4/receiver.v 
# -- Compiling module receiver
# 
# Top level modules:
# 	receiver
# End time: 21:33:13 on Dec 05,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.receiver
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
# End time: 21:33:31 on Dec 05,2021, Elapsed time: 0:37:29
# Errors: 0, Warnings: 0
