
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+4245 (git sha1 2e421feb, clang 10.0.0-4ubuntu1 -fPIC -Os)


-- Executing script file `top.ys' --

1. Executing Verilog-2005 frontend: ./pll_50mhz.v
Parsing Verilog input from `./pll_50mhz.v' to AST representation.
Storing AST representation for module `$abstract\pll_50mhz'.
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ./ICESugarProMinimal.v
Parsing Verilog input from `./ICESugarProMinimal.v' to AST representation.
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1766)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1767)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1768)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1769)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1770)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1771)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1772)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1773)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1774)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1775)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1776)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1777)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1778)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1779)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1780)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1781)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1782)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1783)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1784)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1785)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1786)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1787)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1788)
Warning: Yosys has only limited support for tri-state logic at the moment. (./ICESugarProMinimal.v:1789)
Storing AST representation for module `$abstract\ICESugarProMinimal'.
Storing AST representation for module `$abstract\BmbDecoder_3'.
Storing AST representation for module `$abstract\BmbVgaCtrl'.
Storing AST representation for module `$abstract\BmbUartCtrl'.
Storing AST representation for module `$abstract\BmbGpio2'.
Storing AST representation for module `$abstract\CtrlWithoutPhyBmb'.
Storing AST representation for module `$abstract\BmbClint'.
Storing AST representation for module `$abstract\BmbDecoder_2'.
Storing AST representation for module `$abstract\BmbUnburstify'.
Storing AST representation for module `$abstract\BmbOnChipRam'.
Storing AST representation for module `$abstract\BmbDecoder_1'.
Storing AST representation for module `$abstract\BmbArbiter'.
Storing AST representation for module `$abstract\BmbDecoder'.
Storing AST representation for module `$abstract\BufferCC_6'.
Storing AST representation for module `$abstract\VgaToHdmiEcp5'.
Storing AST representation for module `$abstract\SystemDebugger'.
Storing AST representation for module `$abstract\JtagBridge'.
Storing AST representation for module `$abstract\VexRiscv'.
Storing AST representation for module `$abstract\BufferCC_5'.
Storing AST representation for module `$abstract\BufferCC_4'.
Storing AST representation for module `$abstract\Core_1'.
Storing AST representation for module `$abstract\BufferCC_3'.
Storing AST representation for module `$abstract\Ecp5Sdrx2Phy'.
Storing AST representation for module `$abstract\VgaCtrl'.
Storing AST representation for module `$abstract\BufferCC_2'.
Storing AST representation for module `$abstract\StreamFifo'.
Storing AST representation for module `$abstract\UartCtrl'.
Storing AST representation for module `$abstract\Core'.
Storing AST representation for module `$abstract\BmbAdapter'.
Storing AST representation for module `$abstract\StreamArbiter'.
Storing AST representation for module `$abstract\TmdsEncoder'.
Storing AST representation for module `$abstract\FlowCCByToggle'.
Storing AST representation for module `$abstract\DataCache'.
Storing AST representation for module `$abstract\InstructionCache'.
Storing AST representation for module `$abstract\DmaMemoryCore'.
Storing AST representation for module `$abstract\UartCtrlRx'.
Storing AST representation for module `$abstract\UartCtrlTx'.
Storing AST representation for module `$abstract\Backend'.
Storing AST representation for module `$abstract\Tasker'.
Storing AST representation for module `$abstract\Refresher'.
Storing AST representation for module `$abstract\StreamFifoLowLatency_3'.
Storing AST representation for module `$abstract\StreamFifoLowLatency_2'.
Storing AST representation for module `$abstract\StreamFifoLowLatency_1'.
Storing AST representation for module `$abstract\BmbToCorePort'.
Storing AST representation for module `$abstract\BmbAlignedSpliter'.
Storing AST representation for module `$abstract\BmbAligner'.
Storing AST representation for module `$abstract\BufferCC_1'.
Storing AST representation for module `$abstract\BufferCC'.
Storing AST representation for module `$abstract\StreamFifoLowLatency'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ./top.v
Parsing Verilog input from `./top.v' to AST representation.
Storing AST representation for module `$abstract\top'.
Successfully finished Verilog frontend.

4. Executing ATTRMAP pass (move or copy attributes).

5. Executing SYNTH_ECP5 pass.

5.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\$__ABC9_LUT5'.
Generating RTLIL representation for module `\$__ABC9_LUT6'.
Generating RTLIL representation for module `\$__ABC9_LUT7'.
Generating RTLIL representation for module `\L6MUX21'.
Generating RTLIL representation for module `\CCU2C'.
Generating RTLIL representation for module `\TRELLIS_RAM16X2'.
Generating RTLIL representation for module `\PFUMX'.
Generating RTLIL representation for module `\TRELLIS_DPR16X4'.
Generating RTLIL representation for module `\DPR16X4C'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\TRELLIS_FF'.
Generating RTLIL representation for module `\TRELLIS_IO'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\TRELLIS_SLICE'.
Generating RTLIL representation for module `\DP16KD'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

5.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_bb.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_bb.v' to AST representation.
Generating RTLIL representation for module `\MULT18X18D'.
Generating RTLIL representation for module `\ALU54B'.
Generating RTLIL representation for module `\EHXPLLL'.
Generating RTLIL representation for module `\DTR'.
Generating RTLIL representation for module `\OSCG'.
Generating RTLIL representation for module `\USRMCLK'.
Generating RTLIL representation for module `\JTAGG'.
Generating RTLIL representation for module `\DELAYF'.
Generating RTLIL representation for module `\DELAYG'.
Generating RTLIL representation for module `\IDDRX1F'.
Generating RTLIL representation for module `\IDDRX2F'.
Generating RTLIL representation for module `\IDDR71B'.
Generating RTLIL representation for module `\IDDRX2DQA'.
Generating RTLIL representation for module `\ODDRX1F'.
Generating RTLIL representation for module `\ODDRX2F'.
Generating RTLIL representation for module `\ODDR71B'.
Generating RTLIL representation for module `\OSHX2A'.
Generating RTLIL representation for module `\ODDRX2DQA'.
Generating RTLIL representation for module `\ODDRX2DQSB'.
Generating RTLIL representation for module `\TSHX2DQA'.
Generating RTLIL representation for module `\TSHX2DQSA'.
Generating RTLIL representation for module `\DQSBUFM'.
Generating RTLIL representation for module `\DDRDLLA'.
Generating RTLIL representation for module `\CLKDIVF'.
Generating RTLIL representation for module `\ECLKSYNCB'.
Generating RTLIL representation for module `\ECLKBRIDGECS'.
Generating RTLIL representation for module `\DCCA'.
Generating RTLIL representation for module `\DCSC'.
Generating RTLIL representation for module `\DCUA'.
Generating RTLIL representation for module `\EXTREFB'.
Generating RTLIL representation for module `\PCSCLKDIV'.
Generating RTLIL representation for module `\PUR'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\SGSR'.
Generating RTLIL representation for module `\PDPW16KD'.
Successfully finished Verilog frontend.

5.3. Executing HIERARCHY pass (managing design hierarchy).

5.4. Executing AST frontend in derive mode using pre-parsed AST for module `\top'.
Generating RTLIL representation for module `\top'.
Warning: wire '\reset' is assigned in a block at ./top.v:57.5-57.18.
Warning: wire '\reset' is assigned in a block at ./top.v:62.7-62.20.
./top.v:57: Warning: Identifier `\reset' is implicitly declared.
./top.v:69: Warning: Identifier `\LCD_CLK' is implicitly declared.

5.4.1. Analyzing design hierarchy..
Top module:  \top

5.4.2. Executing AST frontend in derive mode using pre-parsed AST for module `\ICESugarProMinimal'.
Generating RTLIL representation for module `\ICESugarProMinimal'.

5.4.3. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal

5.4.4. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbDecoder_3'.
Generating RTLIL representation for module `\BmbDecoder_3'.

5.4.5. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbVgaCtrl'.
Generating RTLIL representation for module `\BmbVgaCtrl'.

5.4.6. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbUartCtrl'.
Generating RTLIL representation for module `\BmbUartCtrl'.

5.4.7. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbGpio2'.
Generating RTLIL representation for module `\BmbGpio2'.

5.4.8. Executing AST frontend in derive mode using pre-parsed AST for module `\CtrlWithoutPhyBmb'.
Generating RTLIL representation for module `\CtrlWithoutPhyBmb'.

5.4.9. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbClint'.
Generating RTLIL representation for module `\BmbClint'.

5.4.10. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbDecoder_2'.
Generating RTLIL representation for module `\BmbDecoder_2'.

5.4.11. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbUnburstify'.
Generating RTLIL representation for module `\BmbUnburstify'.

5.4.12. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbOnChipRam'.
Generating RTLIL representation for module `\BmbOnChipRam'.

5.4.13. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbDecoder_1'.
Generating RTLIL representation for module `\BmbDecoder_1'.

5.4.14. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbArbiter'.
Generating RTLIL representation for module `\BmbArbiter'.

5.4.15. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbDecoder'.
Generating RTLIL representation for module `\BmbDecoder'.

5.4.16. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_6'.
Generating RTLIL representation for module `\BufferCC_6'.

5.4.17. Executing AST frontend in derive mode using pre-parsed AST for module `\VgaToHdmiEcp5'.
Generating RTLIL representation for module `\VgaToHdmiEcp5'.

5.4.18. Executing AST frontend in derive mode using pre-parsed AST for module `\SystemDebugger'.
Generating RTLIL representation for module `\SystemDebugger'.

5.4.19. Executing AST frontend in derive mode using pre-parsed AST for module `\JtagBridge'.
Generating RTLIL representation for module `\JtagBridge'.

5.4.20. Executing AST frontend in derive mode using pre-parsed AST for module `\VexRiscv'.
Generating RTLIL representation for module `\VexRiscv'.

5.4.21. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_5'.
Generating RTLIL representation for module `\BufferCC_5'.

5.4.22. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_4'.
Generating RTLIL representation for module `\BufferCC_4'.

5.4.23. Executing AST frontend in derive mode using pre-parsed AST for module `\Core_1'.
Generating RTLIL representation for module `\Core_1'.

5.4.24. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_3'.
Generating RTLIL representation for module `\BufferCC_3'.

5.4.25. Executing AST frontend in derive mode using pre-parsed AST for module `\Ecp5Sdrx2Phy'.
Generating RTLIL representation for module `\Ecp5Sdrx2Phy'.

5.4.26. Executing AST frontend in derive mode using pre-parsed AST for module `\pll_50mhz'.
Generating RTLIL representation for module `\pll_50mhz'.

5.4.27. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal
Used module:         \BmbDecoder_3
Used module:         \BmbVgaCtrl
Used module:         \BmbUartCtrl
Used module:         \BmbGpio2
Used module:         \CtrlWithoutPhyBmb
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbUnburstify
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BmbArbiter
Used module:         \BmbDecoder
Used module:         \BufferCC_6
Used module:         \VgaToHdmiEcp5
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:         \VexRiscv
Used module:         \BufferCC_5
Used module:         \BufferCC_4
Used module:         \Core_1
Used module:         \BufferCC_3
Used module:         \Ecp5Sdrx2Phy
Used module:         \pll_50mhz

5.4.28. Executing AST frontend in derive mode using pre-parsed AST for module `\DmaMemoryCore'.
Generating RTLIL representation for module `\DmaMemoryCore'.

5.4.29. Executing AST frontend in derive mode using pre-parsed AST for module `\DataCache'.
Generating RTLIL representation for module `\DataCache'.

5.4.30. Executing AST frontend in derive mode using pre-parsed AST for module `\InstructionCache'.
Generating RTLIL representation for module `\InstructionCache'.

5.4.31. Executing AST frontend in derive mode using pre-parsed AST for module `\FlowCCByToggle'.
Generating RTLIL representation for module `\FlowCCByToggle'.

5.4.32. Executing AST frontend in derive mode using pre-parsed AST for module `\TmdsEncoder'.
Generating RTLIL representation for module `\TmdsEncoder'.

5.4.33. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamArbiter'.
Generating RTLIL representation for module `\StreamArbiter'.

5.4.34. Executing AST frontend in derive mode using pre-parsed AST for module `\Core'.
Generating RTLIL representation for module `\Core'.

5.4.35. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbAdapter'.
Generating RTLIL representation for module `\BmbAdapter'.

5.4.36. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifo'.
Generating RTLIL representation for module `\StreamFifo'.

5.4.37. Executing AST frontend in derive mode using pre-parsed AST for module `\UartCtrl'.
Generating RTLIL representation for module `\UartCtrl'.

5.4.38. Executing AST frontend in derive mode using pre-parsed AST for module `\VgaCtrl'.
Generating RTLIL representation for module `\VgaCtrl'.

5.4.39. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_2'.
Generating RTLIL representation for module `\BufferCC_2'.

5.4.40. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal
Used module:         \BmbDecoder_3
Used module:         \BmbVgaCtrl
Used module:             \VgaCtrl
Used module:             \BufferCC_2
Used module:         \BmbUartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:         \BmbGpio2
Used module:         \CtrlWithoutPhyBmb
Used module:             \Core
Used module:             \BmbAdapter
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbUnburstify
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BmbArbiter
Used module:             \StreamArbiter
Used module:         \BmbDecoder
Used module:         \BufferCC_6
Used module:         \VgaToHdmiEcp5
Used module:             \TmdsEncoder
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:         \VexRiscv
Used module:             \DataCache
Used module:             \InstructionCache
Used module:         \BufferCC_5
Used module:         \BufferCC_4
Used module:         \Core_1
Used module:             \DmaMemoryCore
Used module:         \BufferCC_3
Used module:         \Ecp5Sdrx2Phy
Used module:         \pll_50mhz

5.4.41. Executing AST frontend in derive mode using pre-parsed AST for module `\UartCtrlRx'.
Generating RTLIL representation for module `\UartCtrlRx'.

5.4.42. Executing AST frontend in derive mode using pre-parsed AST for module `\UartCtrlTx'.
Generating RTLIL representation for module `\UartCtrlTx'.

5.4.43. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifoLowLatency_3'.
Generating RTLIL representation for module `\StreamFifoLowLatency_3'.

5.4.44. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifoLowLatency_2'.
Generating RTLIL representation for module `\StreamFifoLowLatency_2'.

5.4.45. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifoLowLatency_1'.
Generating RTLIL representation for module `\StreamFifoLowLatency_1'.

5.4.46. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbToCorePort'.
Generating RTLIL representation for module `\BmbToCorePort'.

5.4.47. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbAlignedSpliter'.
Generating RTLIL representation for module `\BmbAlignedSpliter'.

5.4.48. Executing AST frontend in derive mode using pre-parsed AST for module `\BmbAligner'.
Generating RTLIL representation for module `\BmbAligner'.

5.4.49. Executing AST frontend in derive mode using pre-parsed AST for module `\Backend'.
Generating RTLIL representation for module `\Backend'.

5.4.50. Executing AST frontend in derive mode using pre-parsed AST for module `\Tasker'.
Generating RTLIL representation for module `\Tasker'.

5.4.51. Executing AST frontend in derive mode using pre-parsed AST for module `\Refresher'.
Generating RTLIL representation for module `\Refresher'.

5.4.52. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC_1'.
Generating RTLIL representation for module `\BufferCC_1'.

5.4.53. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal
Used module:         \BmbDecoder_3
Used module:         \BmbVgaCtrl
Used module:             \VgaCtrl
Used module:             \BufferCC_2
Used module:         \BmbUartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                 \UartCtrlTx
Used module:         \BmbGpio2
Used module:         \CtrlWithoutPhyBmb
Used module:             \Core
Used module:                 \Backend
Used module:                 \Tasker
Used module:                 \Refresher
Used module:             \BmbAdapter
Used module:                 \StreamFifoLowLatency_3
Used module:                 \StreamFifoLowLatency_2
Used module:                 \StreamFifoLowLatency_1
Used module:                 \BmbToCorePort
Used module:                 \BmbAlignedSpliter
Used module:                 \BmbAligner
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbUnburstify
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BmbArbiter
Used module:             \StreamArbiter
Used module:         \BmbDecoder
Used module:         \BufferCC_6
Used module:         \VgaToHdmiEcp5
Used module:             \TmdsEncoder
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_1
Used module:         \VexRiscv
Used module:             \DataCache
Used module:             \InstructionCache
Used module:         \BufferCC_5
Used module:         \BufferCC_4
Used module:         \Core_1
Used module:             \DmaMemoryCore
Used module:         \BufferCC_3
Used module:         \Ecp5Sdrx2Phy
Used module:         \pll_50mhz

5.4.54. Executing AST frontend in derive mode using pre-parsed AST for module `\StreamFifoLowLatency'.
Generating RTLIL representation for module `\StreamFifoLowLatency'.

5.4.55. Executing AST frontend in derive mode using pre-parsed AST for module `\BufferCC'.
Generating RTLIL representation for module `\BufferCC'.

5.4.56. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal
Used module:         \BmbDecoder_3
Used module:         \BmbVgaCtrl
Used module:             \VgaCtrl
Used module:             \BufferCC_2
Used module:         \BmbUartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                     \BufferCC
Used module:                 \UartCtrlTx
Used module:         \BmbGpio2
Used module:         \CtrlWithoutPhyBmb
Used module:             \Core
Used module:                 \Backend
Used module:                     \StreamFifoLowLatency
Used module:                 \Tasker
Used module:                 \Refresher
Used module:             \BmbAdapter
Used module:                 \StreamFifoLowLatency_3
Used module:                 \StreamFifoLowLatency_2
Used module:                 \StreamFifoLowLatency_1
Used module:                 \BmbToCorePort
Used module:                 \BmbAlignedSpliter
Used module:                 \BmbAligner
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbUnburstify
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BmbArbiter
Used module:             \StreamArbiter
Used module:         \BmbDecoder
Used module:         \BufferCC_6
Used module:         \VgaToHdmiEcp5
Used module:             \TmdsEncoder
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_1
Used module:         \VexRiscv
Used module:             \DataCache
Used module:             \InstructionCache
Used module:         \BufferCC_5
Used module:         \BufferCC_4
Used module:         \Core_1
Used module:             \DmaMemoryCore
Used module:         \BufferCC_3
Used module:         \Ecp5Sdrx2Phy
Used module:         \pll_50mhz

5.4.57. Analyzing design hierarchy..
Top module:  \top
Used module:     \ICESugarProMinimal
Used module:         \BmbDecoder_3
Used module:         \BmbVgaCtrl
Used module:             \VgaCtrl
Used module:             \BufferCC_2
Used module:         \BmbUartCtrl
Used module:             \StreamFifo
Used module:             \UartCtrl
Used module:                 \UartCtrlRx
Used module:                     \BufferCC
Used module:                 \UartCtrlTx
Used module:         \BmbGpio2
Used module:         \CtrlWithoutPhyBmb
Used module:             \Core
Used module:                 \Backend
Used module:                     \StreamFifoLowLatency
Used module:                 \Tasker
Used module:                 \Refresher
Used module:             \BmbAdapter
Used module:                 \StreamFifoLowLatency_3
Used module:                 \StreamFifoLowLatency_2
Used module:                 \StreamFifoLowLatency_1
Used module:                 \BmbToCorePort
Used module:                 \BmbAlignedSpliter
Used module:                 \BmbAligner
Used module:         \BmbClint
Used module:         \BmbDecoder_2
Used module:         \BmbUnburstify
Used module:         \BmbOnChipRam
Used module:         \BmbDecoder_1
Used module:         \BmbArbiter
Used module:             \StreamArbiter
Used module:         \BmbDecoder
Used module:         \BufferCC_6
Used module:         \VgaToHdmiEcp5
Used module:             \TmdsEncoder
Used module:         \SystemDebugger
Used module:         \JtagBridge
Used module:             \FlowCCByToggle
Used module:                 \BufferCC_1
Used module:         \VexRiscv
Used module:             \DataCache
Used module:             \InstructionCache
Used module:         \BufferCC_5
Used module:         \BufferCC_4
Used module:         \Core_1
Used module:             \DmaMemoryCore
Used module:         \BufferCC_3
Used module:         \Ecp5Sdrx2Phy
Used module:         \pll_50mhz
Removing unused module `$abstract\top'.
Removing unused module `$abstract\StreamFifoLowLatency'.
Removing unused module `$abstract\BufferCC'.
Removing unused module `$abstract\BufferCC_1'.
Removing unused module `$abstract\BmbAligner'.
Removing unused module `$abstract\BmbAlignedSpliter'.
Removing unused module `$abstract\BmbToCorePort'.
Removing unused module `$abstract\StreamFifoLowLatency_1'.
Removing unused module `$abstract\StreamFifoLowLatency_2'.
Removing unused module `$abstract\StreamFifoLowLatency_3'.
Removing unused module `$abstract\Refresher'.
Removing unused module `$abstract\Tasker'.
Removing unused module `$abstract\Backend'.
Removing unused module `$abstract\UartCtrlTx'.
Removing unused module `$abstract\UartCtrlRx'.
Removing unused module `$abstract\DmaMemoryCore'.
Removing unused module `$abstract\InstructionCache'.
Removing unused module `$abstract\DataCache'.
Removing unused module `$abstract\FlowCCByToggle'.
Removing unused module `$abstract\TmdsEncoder'.
Removing unused module `$abstract\StreamArbiter'.
Removing unused module `$abstract\BmbAdapter'.
Removing unused module `$abstract\Core'.
Removing unused module `$abstract\UartCtrl'.
Removing unused module `$abstract\StreamFifo'.
Removing unused module `$abstract\BufferCC_2'.
Removing unused module `$abstract\VgaCtrl'.
Removing unused module `$abstract\Ecp5Sdrx2Phy'.
Removing unused module `$abstract\BufferCC_3'.
Removing unused module `$abstract\Core_1'.
Removing unused module `$abstract\BufferCC_4'.
Removing unused module `$abstract\BufferCC_5'.
Removing unused module `$abstract\VexRiscv'.
Removing unused module `$abstract\JtagBridge'.
Removing unused module `$abstract\SystemDebugger'.
Removing unused module `$abstract\VgaToHdmiEcp5'.
Removing unused module `$abstract\BufferCC_6'.
Removing unused module `$abstract\BmbDecoder'.
Removing unused module `$abstract\BmbArbiter'.
Removing unused module `$abstract\BmbDecoder_1'.
Removing unused module `$abstract\BmbOnChipRam'.
Removing unused module `$abstract\BmbUnburstify'.
Removing unused module `$abstract\BmbDecoder_2'.
Removing unused module `$abstract\BmbClint'.
Removing unused module `$abstract\CtrlWithoutPhyBmb'.
Removing unused module `$abstract\BmbGpio2'.
Removing unused module `$abstract\BmbUartCtrl'.
Removing unused module `$abstract\BmbVgaCtrl'.
Removing unused module `$abstract\BmbDecoder_3'.
Removing unused module `$abstract\ICESugarProMinimal'.
Removing unused module `$abstract\pll_50mhz'.
Removed 51 unused modules.
Warning: Resizing cell port top.u_saxon.system_gpioA_gpio from 3 bits to 8 bits.

5.5. Executing PROC pass (convert processes to netlists).

5.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:0$769'.
Found and cleaned up 1 empty switch in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3236$407'.
Cleaned up 2 empty switches.

5.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219 in module TRELLIS_FF.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178 in module DPR16X4C.
Marked 1 switch rules as full_case in process $proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120 in module TRELLIS_DPR16X4.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20713$3333 in module BufferCC.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20852$3332 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20831$3319 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20822$3316 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20815$3315 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20808$3313 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20799$3310 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20792$3309 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20785$3308 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20779$3301 in module StreamFifoLowLatency.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19679$3296 in module Refresher.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19539$3257 in module Tasker.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19229$3195 in module Tasker.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19210$3194 in module Tasker.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19191$3193 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19152$3153 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19131$3145 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19115$3130 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19090$3107 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19069$3099 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19053$3084 in module Tasker.
Marked 6 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19011$3055 in module Tasker.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18997$3051 in module Tasker.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18980$3048 in module Tasker.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18963$3045 in module Tasker.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18946$3042 in module Tasker.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18923$3041 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18904$3039 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18842$2983 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18810$2952 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18778$2921 in module Tasker.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18746$2890 in module Tasker.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18716$2879 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18709$2878 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18680$2877 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18651$2876 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18618$2875 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18612$2868 in module Tasker.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:18014$2859 in module Backend.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17988$2850 in module Backend.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17976$2849 in module Backend.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17941$2825 in module Backend.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17924$2821 in module Backend.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17907$2818 in module Backend.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17898$2817 in module Backend.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17888$2816 in module Backend.
Marked 6 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17858$2814 in module Backend.
Marked 6 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17839$2813 in module Backend.
Marked 8 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17815$2812 in module Backend.
Marked 12 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17781$2811 in module Backend.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17758$2810 in module Backend.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17736$2809 in module Backend.
Marked 9 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17709$2808 in module Backend.
Marked 13 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17672$2807 in module Backend.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17653$2806 in module Backend.
Marked 6 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17628$2805 in module Backend.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20652$2801 in module BmbAligner.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20631$2789 in module BmbAligner.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20618$2788 in module BmbAligner.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20611$2787 in module BmbAligner.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20604$2786 in module BmbAligner.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20576$2765 in module BmbAligner.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20562$2763 in module BmbAligner.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20443$2756 in module BmbAlignedSpliter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20426$2754 in module BmbAlignedSpliter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20419$2753 in module BmbAlignedSpliter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20389$2742 in module BmbAlignedSpliter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20371$2736 in module BmbAlignedSpliter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20250$2723 in module BmbToCorePort.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20222$2711 in module BmbToCorePort.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20126$2701 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20103$2688 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20094$2685 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20087$2684 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20080$2682 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20071$2679 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20064$2678 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20057$2677 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:20051$2670 in module StreamFifoLowLatency_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19974$2667 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19952$2654 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19943$2651 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19936$2650 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19929$2648 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19920$2645 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19913$2644 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19906$2643 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19900$2636 in module StreamFifoLowLatency_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19826$2633 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19806$2620 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19797$2617 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19790$2616 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19783$2614 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19774$2611 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19767$2610 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19760$2609 in module StreamFifoLowLatency_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:19754$2602 in module StreamFifoLowLatency_3.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17358$2592 in module UartCtrlTx.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17332$2585 in module UartCtrlTx.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17313$2583 in module UartCtrlTx.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17302$2581 in module UartCtrlTx.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17292$2578 in module UartCtrlTx.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17163$2556 in module UartCtrlRx.
Marked 6 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17084$2543 in module UartCtrlRx.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17062$2528 in module UartCtrlRx.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:17033$2526 in module UartCtrlRx.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14036$2518 in module VgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14382$2502 in module UartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14368$2501 in module UartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14361$2500 in module UartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14247$2497 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14228$2478 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14219$2475 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14212$2474 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14205$2472 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14196$2469 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14189$2468 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14182$2467 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14176$2460 in module StreamFifo.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15172$2454 in module BmbAdapter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15149$2447 in module BmbAdapter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15120$2444 in module BmbAdapter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:14769$2426 in module Core.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15358$2423 in module StreamArbiter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15296$2407 in module StreamArbiter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15598$2343 in module FlowCCByToggle.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16635$2335 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16596$2311 in module InstructionCache.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16575$2300 in module InstructionCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16566$2299 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16559$2298 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16552$2297 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16545$2289 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16533$2280 in module InstructionCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16376$2263 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16296$2247 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16286$2244 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16276$2237 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16255$2216 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16239$2212 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16225$2208 in module DataCache.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16201$2205 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16189$2193 in module DataCache.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16168$2190 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16152$2177 in module DataCache.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16121$2172 in module DataCache.
Marked 6 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16102$2168 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16083$2154 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16051$2132 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16040$2129 in module DataCache.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16026$2126 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16016$2125 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16006$2124 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15996$2123 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15981$2122 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15974$2121 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15967$2118 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15957$2115 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15947$2114 in module DataCache.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15937$2113 in module DataCache.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15924$2112 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15917$2111 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15910$2110 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15903$2109 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15896$2108 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15878$2101 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15871$2100 in module DataCache.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15856$2071 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:15838$2058 in module DataCache.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16899$2046 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16877$2044 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16869$2043 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16835$2030 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16827$2029 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16819$2027 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16811$2026 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16793$2023 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:16781$2014 in module DmaMemoryCore.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13960$2012 in module Ecp5Sdrx2Phy.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:13111$2002 in module BufferCC_3.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12869$1989 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12850$1986 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12836$1985 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12822$1984 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12808$1983 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12798$1982 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12752$1939 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12690$1901 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12681$1896 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12669$1884 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12662$1874 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12655$1873 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12646$1872 in module Core_1.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12629$1861 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12620$1860 in module Core_1.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12606$1859 in module Core_1.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12590$1857 in module Core_1.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12579$1856 in module Core_1.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12570$1855 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12554$1854 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12530$1842 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12509$1838 in module Core_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12163$1817 in module BufferCC_4.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12139$1816 in module BufferCC_5.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:12058$1812 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11463$1763 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11453$1753 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11445$1752 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11438$1751 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11429$1750 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11420$1749 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11411$1748 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11391$1738 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11244$1598 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11232$1596 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11217$1595 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11200$1583 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11188$1575 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11181$1572 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11163$1566 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11156$1565 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11147$1564 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11112$1563 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11095$1550 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11084$1549 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11077$1548 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11070$1547 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11058$1543 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11028$1521 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11021$1520 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11011$1519 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:11001$1518 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10983$1512 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10927$1504 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10892$1502 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10874$1501 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10857$1498 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10803$1471 in module VexRiscv.
Marked 10 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10775$1470 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10744$1448 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10735$1445 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10726$1444 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10702$1439 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10688$1438 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10605$1430 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10588$1429 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10523$1426 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10509$1425 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10495$1421 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10488$1420 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10481$1419 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10474$1417 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10413$1390 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10333$1379 in module VexRiscv.
Marked 5 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10314$1378 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10304$1377 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10294$1374 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10286$1371 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10261$1362 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10228$1344 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10218$1343 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10211$1340 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10201$1339 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10104$1318 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10051$1275 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:10034$1274 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9893$1251 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9869$1239 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9856$1234 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9841$1230 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9830$1226 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9820$1225 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9811$1219 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9803$1217 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9790$1211 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9776$1209 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9766$1204 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9754$1201 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9739$1194 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9732$1193 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9725$1192 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9718$1191 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9702$1190 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9692$1189 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9685$1188 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9675$1187 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9665$1186 in module VexRiscv.
Marked 7 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9641$1185 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9621$1184 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9614$1183 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9604$1182 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9596$1181 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9589$1180 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9581$1179 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9571$1178 in module VexRiscv.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9556$1177 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9547$1176 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9537$1175 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9527$1174 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9515$1173 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9505$1172 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9494$1171 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9481$1170 in module VexRiscv.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9467$1169 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9455$1168 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9448$1167 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9440$1166 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9433$1165 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9426$1164 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9419$1163 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9387$1162 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9379$1151 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9372$1150 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9334$1149 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9291$1148 in module VexRiscv.
Marked 11 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9261$1147 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:9249$1146 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8501$1122 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8484$1121 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8467$1120 in module VexRiscv.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:8357$1113 in module VexRiscv.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6715$898 in module JtagBridge.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6697$897 in module JtagBridge.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6643$880 in module JtagBridge.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6470$876 in module SystemDebugger.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6444$874 in module SystemDebugger.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6186$842 in module BufferCC_6.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:6087$835 in module BmbArbiter.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5911$830 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5898$818 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5890$817 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5883$816 in module BmbDecoder_1.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5870$815 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5862$811 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5842$789 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5826$787 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5809$783 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5792$779 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5754$774 in module BmbDecoder_1.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5597$763 in module BmbOnChipRam.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5571$724 in module BmbOnChipRam.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5485$708 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5467$707 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5460$706 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5445$700 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5437$698 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5429$694 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5420$692 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5412$691 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5404$690 in module BmbUnburstify.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5392$689 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5384$688 in module BmbUnburstify.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5373$687 in module BmbUnburstify.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5209$675 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5192$655 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5184$654 in module BmbDecoder_2.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5171$653 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5160$643 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5140$619 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5125$617 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5109$613 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5093$609 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5077$605 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5061$601 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5045$597 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:5029$593 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4968$584 in module BmbDecoder_2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4698$573 in module BmbClint.
Marked 3 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4672$564 in module BmbClint.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4648$552 in module BmbClint.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4478$535 in module CtrlWithoutPhyBmb.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4465$534 in module CtrlWithoutPhyBmb.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4439$522 in module CtrlWithoutPhyBmb.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4085$516 in module BmbGpio2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:4013$496 in module BmbGpio2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3989$484 in module BmbGpio2.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3776$473 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3761$472 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3747$471 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3733$470 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3717$465 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3703$464 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3687$459 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3679$458 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3672$457 in module BmbUartCtrl.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3656$456 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3623$453 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3599$441 in module BmbUartCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3295$433 in module BmbVgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3270$415 in module BmbVgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3263$414 in module BmbVgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3228$405 in module BmbVgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3218$403 in module BmbVgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3205$402 in module BmbVgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3181$390 in module BmbVgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:3166$386 in module BmbVgaCtrl.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2740$377 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2732$376 in module ICESugarProMinimal.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2620$368 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2611$365 in module ICESugarProMinimal.
Marked 4 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2593$362 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2586$361 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2579$360 in module ICESugarProMinimal.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2566$359 in module ICESugarProMinimal.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2553$358 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2519$350 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2495$338 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2485$334 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2321$328 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2279$324 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2261$322 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2153$306 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2135$304 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2073$292 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2050$289 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2020$288 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:2000$284 in module ICESugarProMinimal.
Marked 2 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1990$283 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1981$281 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1974$280 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1966$278 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1959$277 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1951$276 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1944$275 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1937$274 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1930$273 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1923$272 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1916$271 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1909$270 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1902$269 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1895$268 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1888$267 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1881$266 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1874$265 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1867$264 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1860$263 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1853$262 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1846$261 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1839$260 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1832$259 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1825$258 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1818$257 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1811$256 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1804$255 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1797$254 in module ICESugarProMinimal.
Marked 1 switch rules as full_case in process $proc$./ICESugarProMinimal.v:1790$253 in module ICESugarProMinimal.
Marked 2 switch rules as full_case in process $proc$./top.v:54$224 in module top.
Removed a total of 0 dead cases.

5.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 83 redundant assignments.
Promoted 1114 assignments to connections.

5.5.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
  Set init value: \Q = 1'0
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18320$3291'.
  Set init value: \banks_3_RTP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18316$3290'.
  Set init value: \banks_3_RCD_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18312$3289'.
  Set init value: \banks_3_RP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18308$3288'.
  Set init value: \banks_3_RAS_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18304$3287'.
  Set init value: \banks_3_WR_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18291$3286'.
  Set init value: \banks_2_RTP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18287$3285'.
  Set init value: \banks_2_RCD_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18283$3284'.
  Set init value: \banks_2_RP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18279$3283'.
  Set init value: \banks_2_RAS_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18275$3282'.
  Set init value: \banks_2_WR_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18262$3281'.
  Set init value: \banks_1_RTP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18258$3280'.
  Set init value: \banks_1_RCD_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18254$3279'.
  Set init value: \banks_1_RP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18250$3278'.
  Set init value: \banks_1_RAS_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18246$3277'.
  Set init value: \banks_1_WR_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18233$3276'.
  Set init value: \banks_0_RTP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18229$3275'.
  Set init value: \banks_0_RCD_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18225$3274'.
  Set init value: \banks_0_RP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18221$3273'.
  Set init value: \banks_0_RAS_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18217$3272'.
  Set init value: \banks_0_WR_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18208$3271'.
  Set init value: \RP_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18205$3270'.
  Set init value: \RTW_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18201$3269'.
  Set init value: \WTR_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18197$3268'.
  Set init value: \RRD_value = 4'0000
Found init rule in `\Tasker.$proc$./ICESugarProMinimal.v:18193$3267'.
  Set init value: \RFC_value = 7'0000000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14532$2443'.
  Set init value: \config_phase_write = 1'0
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14531$2442'.
  Set init value: \config_phase_read = 1'0
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14530$2441'.
  Set init value: \config_phase_precharge = 1'0
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14529$2440'.
  Set init value: \config_phase_active = 1'0
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14528$2439'.
  Set init value: \config_noActive = 1'0
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14527$2438'.
  Set init value: \config_autoRefresh = 1'0
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14526$2437'.
  Set init value: \config_REF = 16'0000000000000000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14525$2436'.
  Set init value: \config_RFC = 7'0000000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14524$2435'.
  Set init value: \config_RTW = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14523$2434'.
  Set init value: \config_RRD = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14522$2433'.
  Set init value: \config_RTP = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14521$2432'.
  Set init value: \config_WTR = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14520$2431'.
  Set init value: \config_RCD = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14519$2430'.
  Set init value: \config_WR = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14518$2429'.
  Set init value: \config_RP = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14517$2428'.
  Set init value: \config_RAS = 4'0000
Found init rule in `\Core.$proc$./ICESugarProMinimal.v:14516$2427'.
  Set init value: \config_readLatency = 2'00
Found init rule in `\TmdsEncoder.$proc$./ICESugarProMinimal.v:15446$2405'.
  Set init value: \dc_bias = 4'0000
Found init rule in `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15557$2344'.
  Set init value: \inputArea_target = 1'0
Found init rule in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16767$2049'.
  Set init value: \read_ports_0_priority_value = 2'00
Found init rule in `\VexRiscv.$proc$./ICESugarProMinimal.v:7786$1815'.
  Set init value: \CsrPlugin_minstret = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\VexRiscv.$proc$./ICESugarProMinimal.v:7785$1814'.
  Set init value: \CsrPlugin_mcycle = 64'0000000000000000000000000000000000000000000000000000000000000000
Found init rule in `\JtagBridge.$proc$./ICESugarProMinimal.v:6531$919'.
  Set init value: \jtag_tap_fsm_state = 4'0000
Found init rule in `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6255$863'.
  Set init value: \shift_ld = 1'0
Found init rule in `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6254$862'.
  Set init value: \ctr_mod5 = 3'000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4290$548'.
  Set init value: \_zz_io_config_WR = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4289$547'.
  Set init value: \_zz_io_config_WTR = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4288$546'.
  Set init value: \_zz_io_config_RTP = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4287$545'.
  Set init value: \_zz_io_config_RTW = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4286$544'.
  Set init value: \_zz_io_config_RCD = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4285$543'.
  Set init value: \_zz_io_config_RRD = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4284$542'.
  Set init value: \_zz_io_config_RFC = 7'0000000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4283$541'.
  Set init value: \_zz_io_config_RP = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4282$540'.
  Set init value: \_zz_io_config_RAS = 4'0000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4281$539'.
  Set init value: \_zz_io_config_REF = 16'0000000000000000
Found init rule in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4280$538'.
  Set init value: \_zz_io_config_readLatency = 2'00
Found init rule in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:405$385'.
  Set init value: \debugCdCtrl_logic_outputReset = 1'1
Found init rule in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:403$384'.
  Set init value: \debugCdCtrl_logic_holdingLogic_resetCounter = 12'000000000000

5.5.5. Executing PROC_ARST pass (detect async resets in processes).
Found async reset \clocking_resetn in `\BufferCC_3.$proc$./ICESugarProMinimal.v:13111$2002'.
Found async reset \debugCdCtrl_logic_outputReset in `\BufferCC_4.$proc$./ICESugarProMinimal.v:12163$1817'.
Found async reset \debugCdCtrl_logic_outputReset in `\BufferCC_5.$proc$./ICESugarProMinimal.v:12139$1816'.
Found async reset \system_cpu_debugReset in `\BufferCC_6.$proc$./ICESugarProMinimal.v:6186$842'.

5.5.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Creating decoders for process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
     1/1: $0\Q[0:0]
Creating decoders for process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
Creating decoders for process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
     1/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_EN[3:0]$184
     2/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_DATA[3:0]$183
     3/3: $1$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_ADDR[3:0]$182
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
     1/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_EN[3:0]$126
     2/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_DATA[3:0]$125
     3/3: $1$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_ADDR[3:0]$124
Creating decoders for process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Creating decoders for process `\BufferCC.$proc$./ICESugarProMinimal.v:20713$3333'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20852$3332'.
     1/3: $0\popPtr_value[2:0]
     2/3: $0\pushPtr_value[2:0]
     3/3: $0\risingOccupancy[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20831$3319'.
     1/1: $1\popPtr_valueNext[2:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20822$3316'.
     1/1: $1\popPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20815$3315'.
     1/1: $1\popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20808$3313'.
     1/1: $1\pushPtr_valueNext[2:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20799$3310'.
     1/1: $1\pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20792$3309'.
     1/1: $1\pushPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20785$3308'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20779$3301'.
     1/3: $1$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN[22:0]$3307
     2/3: $1$memwr$\ram$./ICESugarProMinimal.v:20781$3299_DATA[22:0]$3306
     3/3: $1$memwr$\ram$./ICESugarProMinimal.v:20781$3299_ADDR[2:0]$3305
Creating decoders for process `\BufferCC_1.$proc$./ICESugarProMinimal.v:20694$3298'.
Creating decoders for process `\Refresher.$proc$./ICESugarProMinimal.v:19679$3296'.
     1/2: $0\value[15:0]
     2/2: $0\pending[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18320$3291'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18316$3290'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18312$3289'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18308$3288'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18304$3287'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18291$3286'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18287$3285'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18283$3284'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18279$3283'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18275$3282'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18262$3281'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18258$3280'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18254$3279'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18250$3278'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18246$3277'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18233$3276'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18229$3275'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18225$3274'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18221$3273'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18217$3272'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18208$3271'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18205$3270'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18201$3269'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18197$3268'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18193$3267'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19638$3266'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19539$3257'.
     1/24: $0\stations_0_afterBank[1:0] [1]
     2/24: $0\stations_0_afterBank[1:0] [0]
     3/24: $0\stations_0_afterAccess[1:0] [0]
     4/24: $0\stations_0_stronger[1:0] [0]
     5/24: $0\stations_1_afterBank[1:0] [0]
     6/24: $0\stations_1_afterAccess[1:0] [0]
     7/24: $0\stations_1_stronger[1:0] [0]
     8/24: $0\banks_3_active[0:0]
     9/24: $0\banks_2_active[0:0]
    10/24: $0\banks_1_active[0:0]
    11/24: $0\banks_0_active[0:0]
    12/24: $0\arbiter_refreshState[1:0]
    13/24: $0\stations_1_stronger[1:0] [1]
    14/24: $0\stations_1_afterAccess[1:0] [1]
    15/24: $0\writeTockens_0_counter[5:0]
    16/24: $0\stations_1_valid[0:0]
    17/24: $0\stations_0_stronger[1:0] [1]
    18/24: $0\stations_0_afterAccess[1:0] [1]
    19/24: $0\stations_1_afterBank[1:0] [1]
    20/24: $0\stations_0_valid[0:0]
    21/24: $0\inputsArbiter_output_rValid[0:0]
    22/24: $0\inputsArbiter_tocken[4:0]
    23/24: $0\inputsArbiter_state[0:0]
    24/24: $0\writeTockens_0_ready[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
     1/60: $0\stations_1_status_allowRead[0:0]
     2/60: $0\stations_1_status_allowWrite[0:0]
     3/60: $0\stations_1_status_allowActive[0:0]
     4/60: $0\stations_1_status_allowPrecharge[0:0]
     5/60: $0\stations_0_status_allowRead[0:0]
     6/60: $0\stations_0_status_allowWrite[0:0]
     7/60: $0\stations_0_status_allowActive[0:0]
     8/60: $0\stations_0_status_allowPrecharge[0:0]
     9/60: $0\banks_3_RTP_value[3:0]
    10/60: $0\banks_3_RCD_value[3:0]
    11/60: $0\banks_3_RP_value[3:0]
    12/60: $0\banks_3_RAS_value[3:0]
    13/60: $0\banks_3_WR_value[3:0]
    14/60: $0\banks_2_RTP_value[3:0]
    15/60: $0\banks_2_RCD_value[3:0]
    16/60: $0\banks_2_RP_value[3:0]
    17/60: $0\banks_2_RAS_value[3:0]
    18/60: $0\banks_2_WR_value[3:0]
    19/60: $0\banks_1_RTP_value[3:0]
    20/60: $0\banks_1_RCD_value[3:0]
    21/60: $0\banks_1_RP_value[3:0]
    22/60: $0\banks_1_RAS_value[3:0]
    23/60: $0\banks_1_WR_value[3:0]
    24/60: $0\banks_0_RTP_value[3:0]
    25/60: $0\banks_0_RCD_value[3:0]
    26/60: $0\banks_0_RP_value[3:0]
    27/60: $0\banks_0_RAS_value[3:0]
    28/60: $0\banks_0_WR_value[3:0]
    29/60: $0\RP_value[3:0]
    30/60: $0\RTW_value[3:0]
    31/60: $0\WTR_value[3:0]
    32/60: $0\RRD_value[3:0]
    33/60: $0\RFC_value[6:0]
    34/60: $0\stations_1_frustration_counter[3:0]
    35/60: $0\stations_1_offsetLast[3:0]
    36/60: $0\stations_1_offset[3:0]
    37/60: $0\stations_1_context[20:0]
    38/60: $0\stations_1_write[0:0]
    39/60: $0\stations_1_address_row[12:0]
    40/60: $0\stations_1_address_bank[1:0]
    41/60: $0\stations_1_address_column[8:0]
    42/60: $0\stations_1_address_byte[0:0]
    43/60: $0\stations_1_status_bankHit[0:0]
    44/60: $0\stations_1_status_bankActive[0:0]
    45/60: $0\stations_0_frustration_counter[3:0]
    46/60: $0\stations_0_offsetLast[3:0]
    47/60: $0\stations_0_offset[3:0]
    48/60: $0\stations_0_context[20:0]
    49/60: $0\stations_0_write[0:0]
    50/60: $0\stations_0_address_row[12:0]
    51/60: $0\stations_0_address_bank[1:0]
    52/60: $0\stations_0_address_column[8:0]
    53/60: $0\stations_0_address_byte[0:0]
    54/60: $0\stations_0_status_bankHit[0:0]
    55/60: $0\stations_0_status_bankActive[0:0]
    56/60: $0\inputsArbiter_output_rData_length[3:0]
    57/60: $0\inputsArbiter_output_rData_burstLast[0:0]
    58/60: $0\inputsArbiter_output_rData_context[20:0]
    59/60: $0\inputsArbiter_output_rData_address[24:0]
    60/60: $0\inputsArbiter_output_rData_write[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19229$3195'.
     1/3: $3\io_output_refresh[0:0]
     2/3: $2\io_output_refresh[0:0]
     3/3: $1\io_output_refresh[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19210$3194'.
     1/3: $3\io_output_prechargeAll[0:0]
     2/3: $2\io_output_prechargeAll[0:0]
     3/3: $1\io_output_prechargeAll[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19191$3193'.
     1/3: $3\io_refresh_ready[0:0]
     2/3: $2\io_refresh_ready[0:0]
     3/3: $1\io_refresh_ready[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19177$3179'.
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19152$3153'.
     1/2: $2\stations_1_frustration_increment[0:0]
     2/2: $1\stations_1_frustration_increment[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19131$3145'.
     1/2: $2\stations_1_fire[0:0]
     2/2: $1\stations_1_fire[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19115$3130'.
     1/2: $2\stations_1_inibated[0:0]
     2/2: $1\stations_1_inibated[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19090$3107'.
     1/2: $2\stations_0_frustration_increment[0:0]
     2/2: $1\stations_0_frustration_increment[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19069$3099'.
     1/2: $2\stations_0_fire[0:0]
     2/2: $1\stations_0_fire[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19053$3084'.
     1/2: $2\stations_0_inibated[0:0]
     2/2: $1\stations_0_inibated[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:19011$3055'.
     1/6: $6\taskConstructor_s1_status_bankActive[0:0]
     2/6: $5\taskConstructor_s1_status_bankActive[0:0]
     3/6: $4\taskConstructor_s1_status_bankActive[0:0]
     4/6: $3\taskConstructor_s1_status_bankActive[0:0]
     5/6: $2\taskConstructor_s1_status_bankActive[0:0]
     6/6: $1\taskConstructor_s1_status_bankActive[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18997$3051'.
     1/4: $4\taskConstructor_s1_status_bankHit[0:0]
     2/4: $3\taskConstructor_s1_status_bankHit[0:0]
     3/4: $2\taskConstructor_s1_status_bankHit[0:0]
     4/4: $1\taskConstructor_s1_status_bankHit[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18980$3048'.
     1/5: $5\taskConstructor_s1_status_allowRead[0:0]
     2/5: $4\taskConstructor_s1_status_allowRead[0:0]
     3/5: $3\taskConstructor_s1_status_allowRead[0:0]
     4/5: $2\taskConstructor_s1_status_allowRead[0:0]
     5/5: $1\taskConstructor_s1_status_allowRead[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18963$3045'.
     1/5: $5\taskConstructor_s1_status_allowWrite[0:0]
     2/5: $4\taskConstructor_s1_status_allowWrite[0:0]
     3/5: $3\taskConstructor_s1_status_allowWrite[0:0]
     4/5: $2\taskConstructor_s1_status_allowWrite[0:0]
     5/5: $1\taskConstructor_s1_status_allowWrite[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18946$3042'.
     1/5: $5\taskConstructor_s1_status_allowActive[0:0]
     2/5: $4\taskConstructor_s1_status_allowActive[0:0]
     3/5: $3\taskConstructor_s1_status_allowActive[0:0]
     4/5: $2\taskConstructor_s1_status_allowActive[0:0]
     5/5: $1\taskConstructor_s1_status_allowActive[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18923$3041'.
     1/7: $7\taskConstructor_s1_status_allowPrecharge[0:0]
     2/7: $6\taskConstructor_s1_status_allowPrecharge[0:0]
     3/7: $5\taskConstructor_s1_status_allowPrecharge[0:0]
     4/7: $4\taskConstructor_s1_status_allowPrecharge[0:0]
     5/7: $3\taskConstructor_s1_status_allowPrecharge[0:0]
     6/7: $2\taskConstructor_s1_status_allowPrecharge[0:0]
     7/7: $1\taskConstructor_s1_status_allowPrecharge[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18904$3039'.
     1/1: $1\inputsArbiter_output_ready[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18842$2983'.
     1/2: $2\banks_3_activeNext[0:0]
     2/2: $1\banks_3_activeNext[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18810$2952'.
     1/2: $2\banks_2_activeNext[0:0]
     2/2: $1\banks_2_activeNext[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18778$2921'.
     1/2: $2\banks_1_activeNext[0:0]
     2/2: $1\banks_1_activeNext[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18746$2890'.
     1/2: $2\banks_0_activeNext[0:0]
     2/2: $1\banks_0_activeNext[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18716$2879'.
     1/4: $4\readyForRefresh[0:0]
     2/4: $3\readyForRefresh[0:0]
     3/4: $2\readyForRefresh[0:0]
     4/4: $1\readyForRefresh[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18709$2878'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18680$2877'.
     1/4: $1\_zz_when_Tasker_l97_2[0:0]
     2/4: $1\_zz_when_Tasker_l96_2[0:0]
     3/4: $1\_zz_when_Tasker_l95_2[0:0]
     4/4: $1\_zz_when_Tasker_l94_2[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18651$2876'.
     1/4: $1\_zz_when_Tasker_l97_1[0:0]
     2/4: $1\_zz_when_Tasker_l96_1[0:0]
     3/4: $1\_zz_when_Tasker_l95_1[0:0]
     4/4: $1\_zz_when_Tasker_l94_1[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18618$2875'.
     1/5: $1\_zz_when_Tasker_l97[0:0]
     2/5: $1\_zz_when_Tasker_l96[0:0]
     3/5: $1\_zz_when_Tasker_l95[0:0]
     4/5: $1\_zz_when_Tasker_l94[0:0]
     5/5: $1\_zz_taskConstructor_s1_status_bankActive[0:0]
Creating decoders for process `\Tasker.$proc$./ICESugarProMinimal.v:18612$2868'.
     1/3: $1$memwr$\banksRow$./ICESugarProMinimal.v:18614$2861_EN[12:0]$2874
     2/3: $1$memwr$\banksRow$./ICESugarProMinimal.v:18614$2861_DATA[12:0]$2873
     3/3: $1$memwr$\banksRow$./ICESugarProMinimal.v:18614$2861_ADDR[1:0]$2872
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18047$2860'.
     1/1: $0\rspPipeline_debugData[31:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:18014$2859'.
     1/9: $0\rspPop_valid[0:0]
     2/9: $0\_zz_rspPipeline_readHistory_7[0:0]
     3/9: $0\_zz_rspPipeline_readHistory_6[0:0]
     4/9: $0\_zz_rspPipeline_readHistory_5[0:0]
     5/9: $0\_zz_rspPipeline_readHistory_4[0:0]
     6/9: $0\_zz_rspPipeline_readHistory_3[0:0]
     7/9: $0\_zz_rspPipeline_readHistory_2[0:0]
     8/9: $0\_zz_rspPipeline_readHistory_1[0:0]
     9/9: $0\_zz_writePipeline_writeHistory_1_valid[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:17988$2850'.
     1/2: $2\rspPipeline_input_payload_write[0:0]
     2/2: $1\rspPipeline_input_payload_write[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:17976$2849'.
     1/2: $2\rspPipeline_input_valid[0:0]
     2/2: $1\rspPipeline_input_valid[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:17955$2833'.
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:17941$2825'.
     1/1: $1\rspPipeline_beatCounter_willIncrement[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:17924$2821'.
     1/1: $1\io_phy_readEnable[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:17907$2818'.
     1/1: $1\io_phy_phases_1_DM_0[1:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:17898$2817'.
     1/1: $1\io_phy_phases_0_DM_0[1:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:17888$2816'.
     1/1: $1\io_writeDatas_0_ready[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:17882$2815'.
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:17858$2814'.
     1/6: $6\io_phy_phases_1_WEn[0:0]
     2/6: $5\io_phy_phases_1_WEn[0:0]
     3/6: $4\io_phy_phases_1_WEn[0:0]
     4/6: $3\io_phy_phases_1_WEn[0:0]
     5/6: $2\io_phy_phases_1_WEn[0:0]
     6/6: $1\io_phy_phases_1_WEn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:17839$2813'.
     1/6: $6\io_phy_phases_1_CASn[0:0]
     2/6: $5\io_phy_phases_1_CASn[0:0]
     3/6: $4\io_phy_phases_1_CASn[0:0]
     4/6: $3\io_phy_phases_1_CASn[0:0]
     5/6: $2\io_phy_phases_1_CASn[0:0]
     6/6: $1\io_phy_phases_1_CASn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:17815$2812'.
     1/8: $8\io_phy_phases_1_RASn[0:0]
     2/8: $7\io_phy_phases_1_RASn[0:0]
     3/8: $6\io_phy_phases_1_RASn[0:0]
     4/8: $5\io_phy_phases_1_RASn[0:0]
     5/8: $4\io_phy_phases_1_RASn[0:0]
     6/8: $3\io_phy_phases_1_RASn[0:0]
     7/8: $2\io_phy_phases_1_RASn[0:0]
     8/8: $1\io_phy_phases_1_RASn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:17781$2811'.
     1/12: $12\io_phy_phases_1_CSn[0:0]
     2/12: $11\io_phy_phases_1_CSn[0:0]
     3/12: $10\io_phy_phases_1_CSn[0:0]
     4/12: $9\io_phy_phases_1_CSn[0:0]
     5/12: $8\io_phy_phases_1_CSn[0:0]
     6/12: $7\io_phy_phases_1_CSn[0:0]
     7/12: $6\io_phy_phases_1_CSn[0:0]
     8/12: $5\io_phy_phases_1_CSn[0:0]
     9/12: $4\io_phy_phases_1_CSn[0:0]
    10/12: $3\io_phy_phases_1_CSn[0:0]
    11/12: $2\io_phy_phases_1_CSn[0:0]
    12/12: $1\io_phy_phases_1_CSn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:17758$2810'.
     1/7: $7\io_phy_phases_0_WEn[0:0]
     2/7: $6\io_phy_phases_0_WEn[0:0]
     3/7: $5\io_phy_phases_0_WEn[0:0]
     4/7: $4\io_phy_phases_0_WEn[0:0]
     5/7: $3\io_phy_phases_0_WEn[0:0]
     6/7: $2\io_phy_phases_0_WEn[0:0]
     7/7: $1\io_phy_phases_0_WEn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:17736$2809'.
     1/7: $7\io_phy_phases_0_CASn[0:0]
     2/7: $6\io_phy_phases_0_CASn[0:0]
     3/7: $5\io_phy_phases_0_CASn[0:0]
     4/7: $4\io_phy_phases_0_CASn[0:0]
     5/7: $3\io_phy_phases_0_CASn[0:0]
     6/7: $2\io_phy_phases_0_CASn[0:0]
     7/7: $1\io_phy_phases_0_CASn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:17709$2808'.
     1/9: $9\io_phy_phases_0_RASn[0:0]
     2/9: $8\io_phy_phases_0_RASn[0:0]
     3/9: $7\io_phy_phases_0_RASn[0:0]
     4/9: $6\io_phy_phases_0_RASn[0:0]
     5/9: $5\io_phy_phases_0_RASn[0:0]
     6/9: $4\io_phy_phases_0_RASn[0:0]
     7/9: $3\io_phy_phases_0_RASn[0:0]
     8/9: $2\io_phy_phases_0_RASn[0:0]
     9/9: $1\io_phy_phases_0_RASn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:17672$2807'.
     1/13: $13\io_phy_phases_0_CSn[0:0]
     2/13: $12\io_phy_phases_0_CSn[0:0]
     3/13: $11\io_phy_phases_0_CSn[0:0]
     4/13: $10\io_phy_phases_0_CSn[0:0]
     5/13: $9\io_phy_phases_0_CSn[0:0]
     6/13: $8\io_phy_phases_0_CSn[0:0]
     7/13: $7\io_phy_phases_0_CSn[0:0]
     8/13: $6\io_phy_phases_0_CSn[0:0]
     9/13: $5\io_phy_phases_0_CSn[0:0]
    10/13: $4\io_phy_phases_0_CSn[0:0]
    11/13: $3\io_phy_phases_0_CSn[0:0]
    12/13: $2\io_phy_phases_0_CSn[0:0]
    13/13: $1\io_phy_phases_0_CSn[0:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:17653$2806'.
     1/5: $5\io_phy_BA[1:0]
     2/5: $4\io_phy_BA[1:0]
     3/5: $3\io_phy_BA[1:0]
     4/5: $2\io_phy_BA[1:0]
     5/5: $1\io_phy_BA[1:0]
Creating decoders for process `\Backend.$proc$./ICESugarProMinimal.v:17628$2805'.
     1/12: $6\io_phy_ADDR[12:0]
     2/12: $5\io_phy_ADDR[12:0] [12:11]
     3/12: $5\io_phy_ADDR[12:0] [9:0]
     4/12: $5\io_phy_ADDR[12:0] [10]
     5/12: $4\io_phy_ADDR[12:0] [12:11]
     6/12: $4\io_phy_ADDR[12:0] [9:0]
     7/12: $4\io_phy_ADDR[12:0] [10]
     8/12: $3\io_phy_ADDR[12:0]
     9/12: $2\io_phy_ADDR[12:0] [12:11]
    10/12: $2\io_phy_ADDR[12:0] [9:0]
    11/12: $2\io_phy_ADDR[12:0] [10]
    12/12: $1\io_phy_ADDR[10:10]
Creating decoders for process `\BmbAligner.$proc$./ICESugarProMinimal.v:20652$2801'.
     1/4: $0\io_input_rsp_payload_first[0:0]
     2/4: $0\logic_rspLogic_forRead_transferCounter[4:0]
     3/4: $0\logic_cmdLogic_forWrite_postPadding[0:0]
     4/4: $0\io_input_cmd_payload_first[0:0]
Creating decoders for process `\BmbAligner.$proc$./ICESugarProMinimal.v:20631$2789'.
     1/2: $2\io_input_rsp_payload_last[0:0]
     2/2: $1\io_input_rsp_payload_last[0:0]
Creating decoders for process `\BmbAligner.$proc$./ICESugarProMinimal.v:20618$2788'.
     1/1: $1\io_output_rsp_ready[0:0]
Creating decoders for process `\BmbAligner.$proc$./ICESugarProMinimal.v:20611$2787'.
     1/1: $1\io_output_rsp_thrown_valid[0:0]
Creating decoders for process `\BmbAligner.$proc$./ICESugarProMinimal.v:20604$2786'.
     1/1: $1\logic_rspLogic_drop[0:0]
Creating decoders for process `\BmbAligner.$proc$./ICESugarProMinimal.v:20576$2765'.
     1/2: $2\logic_cmdLogic_inputReadyOk[0:0]
     2/2: $1\logic_cmdLogic_inputReadyOk[0:0]
Creating decoders for process `\BmbAligner.$proc$./ICESugarProMinimal.v:20562$2763'.
     1/2: $2\io_output_cmd_payload_last[0:0]
     2/2: $1\io_output_cmd_payload_last[0:0]
Creating decoders for process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20443$2756'.
     1/3: $0\cmdLogic_firstSplit[0:0]
     2/3: $0\cmdLogic_splitCounter[1:0]
     3/3: $0\cmdLogic_beatCounter[3:0]
Creating decoders for process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20426$2754'.
     1/1: $1\io_output_rsp_ready[0:0]
Creating decoders for process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20419$2753'.
     1/1: $1\io_output_rsp_thrown_valid[0:0]
Creating decoders for process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20389$2742'.
     1/1: $1\_zz_io_output_cmd_payload_fragment_length[5:0]
Creating decoders for process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20371$2736'.
     1/1: $1\cmdLogic_addressBase[5:0]
Creating decoders for process `\BmbToCorePort.$proc$./ICESugarProMinimal.v:20250$2723'.
     1/2: $0\rspPendingCounter[5:0]
     2/2: $0\io_input_cmd_payload_first[0:0]
Creating decoders for process `\BmbToCorePort.$proc$./ICESugarProMinimal.v:20222$2711'.
     1/1: $1\io_input_cmd_ready[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20126$2701'.
     1/3: $0\popPtr_value[3:0]
     2/3: $0\pushPtr_value[3:0]
     3/3: $0\risingOccupancy[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20103$2688'.
     1/1: $1\popPtr_valueNext[3:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20094$2685'.
     1/1: $1\popPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20087$2684'.
     1/1: $1\popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20080$2682'.
     1/1: $1\pushPtr_valueNext[3:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20071$2679'.
     1/1: $1\pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20064$2678'.
     1/1: $1\pushPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20057$2677'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20051$2670'.
     1/3: $1$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2676
     2/3: $1$memwr$\ram$./ICESugarProMinimal.v:20053$2668_DATA[51:0]$2675
     3/3: $1$memwr$\ram$./ICESugarProMinimal.v:20053$2668_ADDR[3:0]$2674
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19974$2667'.
     1/3: $0\popPtr_value[4:0]
     2/3: $0\pushPtr_value[4:0]
     3/3: $0\risingOccupancy[0:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19952$2654'.
     1/1: $1\popPtr_valueNext[4:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19943$2651'.
     1/1: $1\popPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19936$2650'.
     1/1: $1\popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19929$2648'.
     1/1: $1\pushPtr_valueNext[4:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19920$2645'.
     1/1: $1\pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19913$2644'.
     1/1: $1\pushPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19906$2643'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19900$2636'.
     1/3: $1$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2642
     2/3: $1$memwr$\ram$./ICESugarProMinimal.v:19902$2634_DATA[53:0]$2641
     3/3: $1$memwr$\ram$./ICESugarProMinimal.v:19902$2634_ADDR[4:0]$2640
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19826$2633'.
     1/3: $0\popPtr_value[4:0]
     2/3: $0\pushPtr_value[4:0]
     3/3: $0\risingOccupancy[0:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19806$2620'.
     1/1: $1\popPtr_valueNext[4:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19797$2617'.
     1/1: $1\popPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19790$2616'.
     1/1: $1\popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19783$2614'.
     1/1: $1\pushPtr_valueNext[4:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19774$2611'.
     1/1: $1\pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19767$2610'.
     1/1: $1\pushPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19760$2609'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19754$2602'.
     1/3: $1$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2608
     2/3: $1$memwr$\ram$./ICESugarProMinimal.v:19756$2600_DATA[35:0]$2607
     3/3: $1$memwr$\ram$./ICESugarProMinimal.v:19756$2600_ADDR[4:0]$2606
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17404$2596'.
     1/2: $0\tickCounter_value[2:0]
     2/2: $0\stateMachine_parity[0:0]
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17358$2592'.
     1/3: $0\_zz_io_txd[0:0]
     2/3: $0\clockDivider_counter_value[2:0]
     3/3: $0\stateMachine_state[2:0]
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17332$2585'.
     1/3: $3\io_write_ready[0:0]
     2/3: $2\io_write_ready[0:0]
     3/3: $1\io_write_ready[0:0]
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17313$2583'.
     1/1: $1\stateMachine_txd[0:0]
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17302$2581'.
     1/2: $2\clockDivider_counter_valueNext[2:0]
     2/2: $1\clockDivider_counter_valueNext[2:0]
Creating decoders for process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17292$2578'.
     1/1: $1\clockDivider_counter_willIncrement[0:0]
Creating decoders for process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17163$2556'.
     1/9: $2$lookahead\stateMachine_shifter$2555[7:0]$2569
     2/9: $2$bitselwrite$data$./ICESugarProMinimal.v:17190$2523[7:0]$2568
     3/9: $2$bitselwrite$mask$./ICESugarProMinimal.v:17190$2522[7:0]$2567
     4/9: $1$lookahead\stateMachine_shifter$2555[7:0]$2565
     5/9: $1$bitselwrite$data$./ICESugarProMinimal.v:17190$2523[7:0]$2564
     6/9: $1$bitselwrite$mask$./ICESugarProMinimal.v:17190$2522[7:0]$2563
     7/9: $0\stateMachine_parity[0:0]
     8/9: $0\bitCounter_value[2:0]
     9/9: $0\bitTimer_counter[2:0]
Creating decoders for process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17084$2543'.
     1/8: $0\stateMachine_validReg[0:0]
     2/8: $0\sampler_tick[0:0]
     3/8: $0\sampler_value[0:0]
     4/8: $0\_zz_io_rts[0:0]
     5/8: $0\stateMachine_state[2:0]
     6/8: $0\break_counter[6:0]
     7/8: $0\sampler_samples_2[0:0]
     8/8: $0\sampler_samples_1[0:0]
Creating decoders for process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17062$2528'.
     1/2: $2\bitTimer_tick[0:0]
     2/2: $1\bitTimer_tick[0:0]
Creating decoders for process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17033$2526'.
     1/5: $5\io_error[0:0]
     2/5: $4\io_error[0:0]
     3/5: $3\io_error[0:0]
     4/5: $2\io_error[0:0]
     5/5: $1\io_error[0:0]
Creating decoders for process `\BufferCC_2.$proc$./ICESugarProMinimal.v:14108$2521'.
Creating decoders for process `\VgaCtrl.$proc$./ICESugarProMinimal.v:14036$2518'.
     1/6: $0\v_colorEn[0:0]
     2/6: $0\v_sync[0:0]
     3/6: $0\v_counter[11:0]
     4/6: $0\h_colorEn[0:0]
     5/6: $0\h_sync[0:0]
     6/6: $0\h_counter[11:0]
Creating decoders for process `\UartCtrl.$proc$./ICESugarProMinimal.v:14382$2502'.
     1/2: $0\clockDivider_tickReg[0:0]
     2/2: $0\clockDivider_counter[11:0]
Creating decoders for process `\UartCtrl.$proc$./ICESugarProMinimal.v:14368$2501'.
     1/1: $1\io_write_ready[0:0]
Creating decoders for process `\UartCtrl.$proc$./ICESugarProMinimal.v:14361$2500'.
     1/1: $1\io_write_thrown_valid[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14247$2497'.
     1/4: $0\_zz_io_pop_valid[0:0]
     2/4: $0\logic_popPtr_value[3:0]
     3/4: $0\logic_pushPtr_value[3:0]
     4/4: $0\logic_risingOccupancy[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14228$2478'.
     1/1: $1\logic_popPtr_valueNext[3:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14219$2475'.
     1/1: $1\logic_popPtr_willClear[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14212$2474'.
     1/1: $1\logic_popPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14205$2472'.
     1/1: $1\logic_pushPtr_valueNext[3:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14196$2469'.
     1/1: $1\logic_pushPtr_willClear[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14189$2468'.
     1/1: $1\logic_pushPtr_willIncrement[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14182$2467'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14176$2460'.
     1/3: $1$memwr$\logic_ram$./ICESugarProMinimal.v:14178$2456_EN[7:0]$2466
     2/3: $1$memwr$\logic_ram$./ICESugarProMinimal.v:14178$2456_DATA[7:0]$2465
     3/3: $1$memwr$\logic_ram$./ICESugarProMinimal.v:14178$2456_ADDR[3:0]$2464
Creating decoders for process `\StreamFifo.$proc$./ICESugarProMinimal.v:14170$2458'.
     1/1: $0\_zz_logic_ram_port0[7:0]
Creating decoders for process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15198$2455'.
     1/12: $0\cmdAddress_rData_length[3:0]
     2/12: $0\cmdAddress_rData_burstLast[0:0]
     3/12: $0\cmdAddress_rData_context[20:0]
     4/12: $0\cmdAddress_rData_address[24:0]
     5/12: $0\cmdAddress_rData_write[0:0]
     6/12: $0\inputLogic_spliter_io_output_cmd_rData_fragment_context[20:0]
     7/12: $0\inputLogic_spliter_io_output_cmd_rData_fragment_mask[3:0]
     8/12: $0\inputLogic_spliter_io_output_cmd_rData_fragment_data[31:0]
     9/12: $0\inputLogic_spliter_io_output_cmd_rData_fragment_length[5:0]
    10/12: $0\inputLogic_spliter_io_output_cmd_rData_fragment_address[24:0]
    11/12: $0\inputLogic_spliter_io_output_cmd_rData_fragment_opcode[0:0]
    12/12: $0\inputLogic_spliter_io_output_cmd_rData_last[0:0]
Creating decoders for process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15172$2454'.
     1/3: $0\_zz_io_output_writeDataTocken[0:0]
     2/3: $0\cmdAddress_rValid[0:0]
     3/3: $0\inputLogic_spliter_io_output_cmd_rValid[0:0]
Creating decoders for process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15149$2447'.
     1/1: $1\cmdAddress_ready[0:0]
Creating decoders for process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15120$2444'.
     1/1: $1\inputLogic_spliter_io_output_cmd_ready[0:0]
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14532$2443'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14531$2442'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14530$2441'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14529$2440'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14528$2439'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14527$2438'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14526$2437'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14525$2436'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14524$2435'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14523$2434'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14522$2433'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14521$2432'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14520$2431'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14519$2430'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14518$2429'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14517$2428'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14516$2427'.
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14769$2426'.
     1/10: $0\tasker_1_io_output_stage_refresh[0:0]
     2/10: $0\tasker_1_io_output_stage_prechargeAll[0:0]
     3/10: $0\tasker_1_io_output_stage_ports_1_active[0:0]
     4/10: $0\tasker_1_io_output_stage_ports_1_precharge[0:0]
     5/10: $0\tasker_1_io_output_stage_ports_1_write[0:0]
     6/10: $0\tasker_1_io_output_stage_ports_1_read[0:0]
     7/10: $0\tasker_1_io_output_stage_ports_0_active[0:0]
     8/10: $0\tasker_1_io_output_stage_ports_0_precharge[0:0]
     9/10: $0\tasker_1_io_output_stage_ports_0_write[0:0]
    10/10: $0\tasker_1_io_output_stage_ports_0_read[0:0]
Creating decoders for process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
Creating decoders for process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15371$2424'.
     1/3: $0\maskLocked_2[0:0]
     2/3: $0\maskLocked_1[0:0]
     3/3: $0\maskLocked_0[0:0]
Creating decoders for process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15358$2423'.
     1/1: $0\locked[0:0]
Creating decoders for process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15296$2407'.
     1/8: $1\_zz_io_output_payload_fragment_context[10:0]
     2/8: $1\_zz_io_output_payload_fragment_mask[3:0]
     3/8: $1\_zz_io_output_payload_fragment_data[31:0]
     4/8: $1\_zz_io_output_payload_fragment_length[5:0]
     5/8: $1\_zz_io_output_payload_fragment_address[31:0]
     6/8: $1\_zz_io_output_payload_fragment_opcode[0:0]
     7/8: $1\_zz_io_output_payload_fragment_source[1:0]
     8/8: $1\_zz_io_output_payload_last_1[0:0]
Creating decoders for process `\TmdsEncoder.$proc$./ICESugarProMinimal.v:15446$2405'.
Creating decoders for process `\TmdsEncoder.$proc$./ICESugarProMinimal.v:15535$2402'.
Creating decoders for process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15557$2344'.
Creating decoders for process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15598$2343'.
     1/1: $0\outputArea_flow_m2sPipe_valid[0:0]
Creating decoders for process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15590$2342'.
     1/2: $0\outputArea_flow_m2sPipe_payload_fragment[0:0]
     2/2: $0\outputArea_flow_m2sPipe_payload_last[0:0]
Creating decoders for process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15582$2340'.
     1/3: $0\inputArea_data_fragment[0:0]
     2/3: $0\inputArea_data_last[0:0]
     3/3: $0\inputArea_target[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:16673$2337'.
     1/2: $0\lineLoader_flushCounter[7:0]
     2/2: $0\lineLoader_address[31:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:16635$2335'.
     1/5: $0\lineLoader_wordIndex[2:0]
     2/5: $0\lineLoader_cmdSent[0:0]
     3/5: $0\lineLoader_flushPending[0:0]
     4/5: $0\lineLoader_hadError[0:0]
     5/5: $0\lineLoader_valid[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:16596$2311'.
     1/1: $1\lineLoader_wayToAllocate_willIncrement[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:16575$2300'.
     1/3: $3\io_cpu_prefetch_haltIt[0:0]
     2/3: $2\io_cpu_prefetch_haltIt[0:0]
     3/3: $1\io_cpu_prefetch_haltIt[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:16566$2299'.
     1/2: $2\lineLoader_fire[0:0]
     2/2: $1\lineLoader_fire[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:16559$2298'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:16552$2297'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:16545$2289'.
     1/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_EN[21:0]$2295
     2/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_DATA[21:0]$2294
     3/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_ADDR[6:0]$2293
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:16539$2287'.
     1/1: $0\_zz_banks_0_port1[31:0]
Creating decoders for process `\InstructionCache.$proc$./ICESugarProMinimal.v:16533$2280'.
     1/3: $1$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2286
     2/3: $1$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_DATA[31:0]$2285
     3/3: $1$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_ADDR[9:0]$2284
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16376$2263'.
     1/9: $0\loader_counter_value[2:0]
     2/9: $0\stageB_flusher_start[0:0]
     3/9: $0\loader_killReg[0:0]
     4/9: $0\loader_error[0:0]
     5/9: $0\loader_waysAllocator[0:0]
     6/9: $0\loader_valid[0:0]
     7/9: $0\stageB_flusher_counter[7:0]
     8/9: $0\stageB_flusher_waitDone[0:0]
     9/9: $0\memCmdSent[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
     1/28: $0\stageB_mask[3:0]
     2/28: $0\stageB_waysHitsBeforeInvalidate[0:0]
     3/28: $0\stageB_unaligned[0:0]
     4/28: $0\stageB_dataColisions[0:0]
     5/28: $0\stageB_wayInvalidate[0:0]
     6/28: $0\stageB_dataReadRsp_0[31:0]
     7/28: $0\stageB_tagsReadRsp_0_address[19:0]
     8/28: $0\stageB_tagsReadRsp_0_error[0:0]
     9/28: $0\stageB_tagsReadRsp_0_valid[0:0]
    10/28: $0\stageB_mmuRsp_bypassTranslation[0:0]
    11/28: $0\stageB_mmuRsp_refilling[0:0]
    12/28: $0\stageB_mmuRsp_exception[0:0]
    13/28: $0\stageB_mmuRsp_allowExecute[0:0]
    14/28: $0\stageB_mmuRsp_allowWrite[0:0]
    15/28: $0\stageB_mmuRsp_allowRead[0:0]
    16/28: $0\stageB_mmuRsp_isPaging[0:0]
    17/28: $0\stageB_mmuRsp_isIoAccess[0:0]
    18/28: $0\stageB_mmuRsp_physicalAddress[31:0]
    19/28: $0\stageB_request_totalyConsistent[0:0]
    20/28: $0\stageB_request_size[1:0]
    21/28: $0\stageB_request_wr[0:0]
    22/28: $0\stage0_dataColisions_regNextWhen[0:0]
    23/28: $0\stageA_wayInvalidate[0:0]
    24/28: $0\stageA_mask[3:0]
    25/28: $0\stageA_request_totalyConsistent[0:0]
    26/28: $0\stageA_request_size[1:0]
    27/28: $0\stageA_request_wr[0:0]
    28/28: $0\tagsReadCmd_payload_regNextWhen[6:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16296$2247'.
     1/1: $1\loader_counter_valueNext[2:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16286$2244'.
     1/1: $1\loader_counter_willIncrement[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16276$2237'.
     1/1: $1\io_cpu_writeBack_data[31:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16255$2216'.
     1/4: $4\io_mem_cmd_payload_size[2:0]
     2/4: $3\io_mem_cmd_payload_size[2:0]
     3/4: $2\io_mem_cmd_payload_size[2:0]
     4/4: $1\io_mem_cmd_payload_size[2:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16239$2212'.
     1/4: $4\io_mem_cmd_payload_wr[0:0]
     2/4: $3\io_mem_cmd_payload_wr[0:0]
     3/4: $2\io_mem_cmd_payload_wr[0:0]
     4/4: $1\io_mem_cmd_payload_wr[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16225$2208'.
     1/4: $4\io_mem_cmd_payload_address[4:0]
     2/4: $3\io_mem_cmd_payload_address[4:0]
     3/4: $2\io_mem_cmd_payload_address[4:0]
     4/4: $1\io_mem_cmd_payload_address[4:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16201$2205'.
     1/7: $7\io_mem_cmd_valid[0:0]
     2/7: $6\io_mem_cmd_valid[0:0]
     3/7: $5\io_mem_cmd_valid[0:0]
     4/7: $4\io_mem_cmd_valid[0:0]
     5/7: $3\io_mem_cmd_valid[0:0]
     6/7: $2\io_mem_cmd_valid[0:0]
     7/7: $1\io_mem_cmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16189$2193'.
     1/1: $1\io_cpu_writeBack_accessError[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16168$2190'.
     1/7: $7\io_cpu_redo[0:0]
     2/7: $6\io_cpu_redo[0:0]
     3/7: $5\io_cpu_redo[0:0]
     4/7: $4\io_cpu_redo[0:0]
     5/7: $3\io_cpu_redo[0:0]
     6/7: $2\io_cpu_redo[0:0]
     7/7: $1\io_cpu_redo[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16152$2177'.
     1/4: $4\stageB_cpuWriteToCache[0:0]
     2/4: $3\stageB_cpuWriteToCache[0:0]
     3/4: $2\stageB_cpuWriteToCache[0:0]
     4/4: $1\stageB_cpuWriteToCache[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16121$2172'.
     1/7: $7\io_cpu_writeBack_haltIt[0:0]
     2/7: $6\io_cpu_writeBack_haltIt[0:0]
     3/7: $5\io_cpu_writeBack_haltIt[0:0]
     4/7: $4\io_cpu_writeBack_haltIt[0:0]
     5/7: $3\io_cpu_writeBack_haltIt[0:0]
     6/7: $2\io_cpu_writeBack_haltIt[0:0]
     7/7: $1\io_cpu_writeBack_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16102$2168'.
     1/6: $6\stageB_loaderValid[0:0]
     2/6: $5\stageB_loaderValid[0:0]
     3/6: $4\stageB_loaderValid[0:0]
     4/6: $3\stageB_loaderValid[0:0]
     5/6: $2\stageB_loaderValid[0:0]
     6/6: $1\stageB_loaderValid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16083$2154'.
     1/1: $1\stageB_mmuRspFreeze[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16051$2132'.
     1/1: $1\_zz_stage0_mask[3:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16040$2129'.
     1/1: $1\io_cpu_execute_haltIt[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16026$2126'.
     1/3: $3\dataWriteCmd_payload_mask[3:0]
     2/3: $2\dataWriteCmd_payload_mask[3:0]
     3/3: $1\dataWriteCmd_payload_mask[3:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16016$2125'.
     1/2: $2\dataWriteCmd_payload_data[31:0]
     2/2: $1\dataWriteCmd_payload_data[31:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:16006$2124'.
     1/2: $2\dataWriteCmd_payload_address[9:0]
     2/2: $1\dataWriteCmd_payload_address[9:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:15996$2123'.
     1/2: $2\dataWriteCmd_payload_way[0:0]
     2/2: $1\dataWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:15981$2122'.
     1/4: $4\dataWriteCmd_valid[0:0]
     2/4: $3\dataWriteCmd_valid[0:0]
     3/4: $2\dataWriteCmd_valid[0:0]
     4/4: $1\dataWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:15974$2121'.
     1/1: $1\tagsWriteCmd_payload_data_address[19:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:15967$2118'.
     1/1: $1\tagsWriteCmd_payload_data_error[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:15957$2115'.
     1/2: $2\tagsWriteCmd_payload_data_valid[0:0]
     2/2: $1\tagsWriteCmd_payload_data_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:15947$2114'.
     1/2: $2\tagsWriteCmd_payload_address[6:0]
     2/2: $1\tagsWriteCmd_payload_address[6:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:15937$2113'.
     1/2: $2\tagsWriteCmd_payload_way[0:0]
     2/2: $1\tagsWriteCmd_payload_way[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:15924$2112'.
     1/3: $3\tagsWriteCmd_valid[0:0]
     2/3: $2\tagsWriteCmd_valid[0:0]
     3/3: $1\tagsWriteCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:15917$2111'.
     1/1: $1\dataReadCmd_payload[9:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:15910$2110'.
     1/1: $1\dataReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:15903$2109'.
     1/1: $1\tagsReadCmd_payload[6:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:15896$2108'.
     1/1: $1\tagsReadCmd_valid[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:15878$2101'.
     1/1: $1\_zz_2[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:15871$2100'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:15856$2071'.
     1/12: $1$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:15867$2054_EN[7:0]$2099
     2/12: $1$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:15867$2054_DATA[7:0]$2098
     3/12: $1$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:15867$2054_ADDR[9:0]$2097
     4/12: $1$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:15864$2053_EN[7:0]$2095
     5/12: $1$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:15864$2053_DATA[7:0]$2094
     6/12: $1$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:15864$2053_ADDR[9:0]$2093
     7/12: $1$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:15861$2052_EN[7:0]$2091
     8/12: $1$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:15861$2052_DATA[7:0]$2090
     9/12: $1$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:15861$2052_ADDR[9:0]$2089
    10/12: $1$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:15858$2051_EN[7:0]$2087
    11/12: $1$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:15858$2051_DATA[7:0]$2086
    12/12: $1$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:15858$2051_ADDR[9:0]$2085
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:15847$2066'.
     1/4: $0\_zz_ways_0_datasymbol_read_3[7:0]
     2/4: $0\_zz_ways_0_datasymbol_read_2[7:0]
     3/4: $0\_zz_ways_0_datasymbol_read_1[7:0]
     4/4: $0\_zz_ways_0_datasymbol_read[7:0]
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:15844$2065'.
Creating decoders for process `\DataCache.$proc$./ICESugarProMinimal.v:15838$2058'.
     1/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_EN[21:0]$2064
     2/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_DATA[21:0]$2063
     3/3: $1$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_ADDR[6:0]$2062
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16767$2049'.
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16916$2047'.
     1/4: $0\read_ports_0_priority_value[1:0]
     2/4: $0\read_ports_0_buffer_bufferIn_rData_context[2:0]
     3/4: $0\read_ports_0_buffer_bufferIn_rData_mask[3:0]
     4/4: $0\read_ports_0_buffer_bufferIn_rData_data[31:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16899$2046'.
     1/3: $0\read_ports_0_buffer_s1_valid[0:0]
     2/3: $0\write_arbiter_0_doIt_regNext[0:0]
     3/3: $0\read_ports_0_buffer_bufferIn_rValid[0:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16877$2044'.
     1/1: $1\_zz_banks_0_readOr_value_valid_1[6:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16869$2043'.
     1/1: $1\_zz_banks_0_readOr_value_valid[0:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16835$2030'.
     1/1: $1\_zz_banks_0_writeOr_value_valid_3[3:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16827$2029'.
     1/1: $1\_zz_banks_0_writeOr_value_valid_2[31:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16819$2027'.
     1/1: $1\_zz_banks_0_writeOr_value_valid_1[6:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16811$2026'.
     1/1: $1\_zz_banks_0_writeOr_value_valid[0:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16793$2023'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16787$2021'.
     1/1: $0\_zz_banks_0_ram_port1[35:0]
Creating decoders for process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16781$2014'.
     1/3: $1$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2020
     2/3: $1$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_DATA[35:0]$2019
     3/3: $1$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_ADDR[6:0]$2018
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13960$2012'.
     1/1: $0\io_ctrl_writeEnable_delay_1[0:0]
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13954$2011'.
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13913$2009'.
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13894$2008'.
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13842$2007'.
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13830$2006'.
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13788$2005'.
Creating decoders for process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13744$2004'.
Creating decoders for process `\BufferCC_3.$proc$./ICESugarProMinimal.v:13111$2002'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
     1/19: $0\channels_0_fifo_push_available[7:0]
     2/19: $0\channels_0_fifo_pop_withoutOverride_exposed[9:0]
     3/19: $0\channels_0_fifo_pop_ptr[7:0]
     4/19: $0\channels_0_fifo_push_ptr[7:0]
     5/19: $0\channels_0_pop_b2s_veryLastEndPacket[0:0]
     6/19: $0\channels_0_pop_b2s_veryLastPtr[7:0]
     7/19: $0\channels_0_pop_b2s_veryLastValid[0:0]
     8/19: $0\channels_0_pop_b2s_last[0:0]
     9/19: $0\channels_0_pop_memory[0:0]
    10/19: $0\channels_0_push_m2b_bytesLeft[25:0]
    11/19: $0\channels_0_push_m2b_address[31:0]
    12/19: $0\channels_0_push_memory[0:0]
    13/19: $0\channels_0_selfRestart[0:0]
    14/19: $0\channels_0_bytes[25:0]
    15/19: $0\channels_0_channelStop[0:0]
    16/19: $0\_zz_io_ctrl_rsp_payload_fragment_context[14:0]
    17/19: $0\_zz_io_ctrl_rsp_payload_fragment_data[31:0]
    18/19: $0\_zz_io_ctrl_rsp_payload_fragment_opcode[0:0]
    19/19: $0\_zz_io_ctrl_rsp_payload_last[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12869$1989'.
     1/20: $0\channels_0_push_m2b_memPending[3:0]
     2/20: $0\channels_0_ctrl_kick[0:0]
     3/20: $0\m2b_rsp_first[0:0]
     4/20: $0\m2b_cmd_s1_valid[0:0]
     5/20: $0\m2b_cmd_s0_priority_counter[1:0]
     6/20: $0\m2b_cmd_s0_priority_roundRobins_3[0:0]
     7/20: $0\m2b_cmd_s0_priority_roundRobins_2[0:0]
     8/20: $0\m2b_cmd_s0_priority_roundRobins_1[0:0]
     9/20: $0\m2b_cmd_s0_priority_roundRobins_0[0:0]
    10/20: $0\m2b_cmd_s0_valid[0:0]
    11/20: $0\channels_0_interrupts_onChannelCompletion_valid[0:0]
    12/20: $0\channels_0_interrupts_onChannelCompletion_enable[0:0]
    13/20: $0\channels_0_interrupts_completion_valid[0:0]
    14/20: $0\channels_0_interrupts_completion_enable[0:0]
    15/20: $0\channels_0_push_m2b_loadDone[0:0]
    16/20: $0\channels_0_weight[1:0]
    17/20: $0\channels_0_priority[1:0]
    18/20: $0\channels_0_descriptorValid[0:0]
    19/20: $0\channels_0_channelValid[0:0]
    20/20: $0\_zz_io_ctrl_rsp_valid_2[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12850$1986'.
     1/2: $2\when_BusSlaveFactory_l335_1[0:0]
     2/2: $1\when_BusSlaveFactory_l335_1[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12836$1985'.
     1/2: $2\when_BusSlaveFactory_l335[0:0]
     2/2: $1\when_BusSlaveFactory_l335[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12822$1984'.
     1/2: $2\when_BusSlaveFactory_l366_1[0:0]
     2/2: $1\when_BusSlaveFactory_l366_1[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12808$1983'.
     1/2: $2\when_BusSlaveFactory_l366[0:0]
     2/2: $1\when_BusSlaveFactory_l366[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12798$1982'.
     1/2: $2\io_interrupts[0:0]
     2/2: $1\io_interrupts[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12778$1947'.
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12752$1939'.
     1/1: $1\io_read_cmd_valid[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12690$1901'.
     1/2: $2\_zz_when_DmaSg_l555[0:0]
     2/2: $1\_zz_when_DmaSg_l555[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12681$1896'.
     1/1: $1\channels_0_readyForChannelCompletion[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12669$1884'.
     1/2: $2\channels_0_pop_b2s_veryLastTrigger[0:0]
     2/2: $1\channels_0_pop_b2s_veryLastTrigger[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12662$1874'.
     1/1: $1\channels_0_push_m2b_loadRequest[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12655$1873'.
     1/1: $1\channels_0_push_m2b_memPendingDecr[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12646$1872'.
     1/2: $2\channels_0_push_m2b_memPendingIncr[0:0]
     2/2: $1\channels_0_push_m2b_memPendingIncr[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12629$1861'.
     1/3: $3\channels_0_fifo_push_availableDecr[7:0]
     2/3: $2\channels_0_fifo_push_availableDecr[7:0]
     3/3: $1\channels_0_fifo_push_availableDecr[7:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12620$1860'.
     1/1: $1\channels_0_readyToStop[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12606$1859'.
     1/4: $4\channels_0_descriptorCompletion[0:0]
     2/4: $3\channels_0_descriptorCompletion[0:0]
     3/4: $2\channels_0_descriptorCompletion[0:0]
     4/4: $1\channels_0_descriptorCompletion[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12590$1857'.
     1/5: $5\channels_0_descriptorStart[0:0]
     2/5: $4\channels_0_descriptorStart[0:0]
     3/5: $3\channels_0_descriptorStart[0:0]
     4/5: $2\channels_0_descriptorStart[0:0]
     5/5: $1\channels_0_descriptorStart[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12579$1856'.
     1/3: $3\channels_0_channelCompletion[0:0]
     2/3: $2\channels_0_channelCompletion[0:0]
     3/3: $1\channels_0_channelCompletion[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12570$1855'.
     1/2: $2\channels_0_channelStart[0:0]
     2/2: $1\channels_0_channelStart[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12554$1854'.
     1/2: $1\ctrl_rsp_payload_fragment_data[0:0]
     2/2: $2\ctrl_rsp_payload_fragment_data[2:2]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12530$1842'.
     1/1: $1\_zz_ctrl_rsp_ready[0:0]
Creating decoders for process `\Core_1.$proc$./ICESugarProMinimal.v:12509$1838'.
     1/1: $1\_zz__zz_m2b_cmd_s0_priority_chosenOh_2_3[0:0]
Creating decoders for process `\BufferCC_4.$proc$./ICESugarProMinimal.v:12163$1817'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\BufferCC_5.$proc$./ICESugarProMinimal.v:12139$1816'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7786$1815'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:7785$1814'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:12058$1812'.
     1/8: $0\_zz_3[0:0]
     2/8: $0\DebugPlugin_disableEbreak[0:0]
     3/8: $0\DebugPlugin_debugUsed[0:0]
     4/8: $0\DebugPlugin_haltedByBreak[0:0]
     5/8: $0\DebugPlugin_godmode[0:0]
     6/8: $0\DebugPlugin_stepIt[0:0]
     7/8: $0\DebugPlugin_haltIt[0:0]
     8/8: $0\DebugPlugin_resetIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:12041$1809'.
     1/2: $0\DebugPlugin_firstCycle[0:0]
     2/2: $0\DebugPlugin_busReadDataReg[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
     1/97: $0\memory_DivPlugin_rs1[32:0] [32]
     2/97: $0\memory_DivPlugin_accumulator[64:0] [31:0]
     3/97: $0\memory_DivPlugin_accumulator[64:0] [64:32]
     4/97: $0\execute_CsrPlugin_csr_835[0:0]
     5/97: $0\execute_CsrPlugin_csr_834[0:0]
     6/97: $0\execute_CsrPlugin_csr_833[0:0]
     7/97: $0\execute_CsrPlugin_csr_772[0:0]
     8/97: $0\execute_CsrPlugin_csr_836[0:0]
     9/97: $0\execute_CsrPlugin_csr_768[0:0]
    10/97: $0\memory_to_writeBack_MUL_LOW[51:0]
    11/97: $0\execute_to_memory_BRANCH_CALC[31:0]
    12/97: $0\execute_to_memory_BRANCH_DO[0:0]
    13/97: $0\memory_to_writeBack_MUL_HH[33:0]
    14/97: $0\execute_to_memory_MUL_HH[33:0]
    15/97: $0\execute_to_memory_MUL_HL[33:0]
    16/97: $0\execute_to_memory_MUL_LH[33:0]
    17/97: $0\execute_to_memory_MUL_LL[31:0]
    18/97: $0\execute_to_memory_SHIFT_RIGHT[31:0]
    19/97: $0\memory_to_writeBack_REGFILE_WRITE_DATA[31:0]
    20/97: $0\execute_to_memory_REGFILE_WRITE_DATA[31:0]
    21/97: $0\memory_to_writeBack_MEMORY_STORE_DATA_RF[31:0]
    22/97: $0\execute_to_memory_MEMORY_STORE_DATA_RF[31:0]
    23/97: $0\decode_to_execute_DO_EBREAK[0:0]
    24/97: $0\decode_to_execute_CSR_READ_OPCODE[0:0]
    25/97: $0\decode_to_execute_CSR_WRITE_OPCODE[0:0]
    26/97: $0\decode_to_execute_PREDICTION_HAD_BRANCHED2[0:0]
    27/97: $0\decode_to_execute_SRC2_FORCE_ZERO[0:0]
    28/97: $0\decode_to_execute_RS2[31:0]
    29/97: $0\decode_to_execute_RS1[31:0]
    30/97: $0\memory_to_writeBack_ENV_CTRL[1:0]
    31/97: $0\execute_to_memory_ENV_CTRL[1:0]
    32/97: $0\decode_to_execute_ENV_CTRL[1:0]
    33/97: $0\decode_to_execute_IS_CSR[0:0]
    34/97: $0\decode_to_execute_BRANCH_CTRL[1:0]
    35/97: $0\decode_to_execute_IS_RS2_SIGNED[0:0]
    36/97: $0\decode_to_execute_IS_RS1_SIGNED[0:0]
    37/97: $0\execute_to_memory_IS_DIV[0:0]
    38/97: $0\decode_to_execute_IS_DIV[0:0]
    39/97: $0\memory_to_writeBack_IS_MUL[0:0]
    40/97: $0\execute_to_memory_IS_MUL[0:0]
    41/97: $0\decode_to_execute_IS_MUL[0:0]
    42/97: $0\execute_to_memory_SHIFT_CTRL[1:0]
    43/97: $0\decode_to_execute_SHIFT_CTRL[1:0]
    44/97: $0\decode_to_execute_ALU_BITWISE_CTRL[1:0]
    45/97: $0\decode_to_execute_SRC_LESS_UNSIGNED[0:0]
    46/97: $0\decode_to_execute_MEMORY_MANAGMENT[0:0]
    47/97: $0\memory_to_writeBack_MEMORY_WR[0:0]
    48/97: $0\execute_to_memory_MEMORY_WR[0:0]
    49/97: $0\decode_to_execute_MEMORY_WR[0:0]
    50/97: $0\execute_to_memory_BYPASSABLE_MEMORY_STAGE[0:0]
    51/97: $0\decode_to_execute_BYPASSABLE_MEMORY_STAGE[0:0]
    52/97: $0\decode_to_execute_BYPASSABLE_EXECUTE_STAGE[0:0]
    53/97: $0\memory_to_writeBack_REGFILE_WRITE_VALID[0:0]
    54/97: $0\execute_to_memory_REGFILE_WRITE_VALID[0:0]
    55/97: $0\decode_to_execute_REGFILE_WRITE_VALID[0:0]
    56/97: $0\decode_to_execute_SRC2_CTRL[1:0]
    57/97: $0\decode_to_execute_ALU_CTRL[1:0]
    58/97: $0\memory_to_writeBack_MEMORY_ENABLE[0:0]
    59/97: $0\execute_to_memory_MEMORY_ENABLE[0:0]
    60/97: $0\decode_to_execute_MEMORY_ENABLE[0:0]
    61/97: $0\decode_to_execute_SRC_USE_SUB_LESS[0:0]
    62/97: $0\decode_to_execute_SRC1_CTRL[1:0]
    63/97: $0\decode_to_execute_MEMORY_FORCE_CONSTISTENCY[0:0]
    64/97: $0\memory_to_writeBack_FORMAL_PC_NEXT[31:0]
    65/97: $0\execute_to_memory_FORMAL_PC_NEXT[31:0]
    66/97: $0\decode_to_execute_FORMAL_PC_NEXT[31:0]
    67/97: $0\decode_to_execute_IS_RVC[0:0]
    68/97: $0\memory_to_writeBack_INSTRUCTION[31:0]
    69/97: $0\execute_to_memory_INSTRUCTION[31:0]
    70/97: $0\decode_to_execute_INSTRUCTION[31:0]
    71/97: $0\memory_to_writeBack_PC[31:0]
    72/97: $0\execute_to_memory_PC[31:0]
    73/97: $0\decode_to_execute_PC[31:0]
    74/97: $0\CsrPlugin_interrupt_targetPrivilege[1:0]
    75/97: $0\CsrPlugin_interrupt_code[3:0]
    76/97: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0]
    77/97: $0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0]
    78/97: $0\CsrPlugin_minstret[63:0]
    79/97: $0\CsrPlugin_mtval[31:0]
    80/97: $0\CsrPlugin_mcause_exceptionCode[3:0]
    81/97: $0\CsrPlugin_mcause_interrupt[0:0]
    82/97: $0\CsrPlugin_mepc[31:0]
    83/97: $0\memory_DivPlugin_div_result[31:0]
    84/97: $0\memory_DivPlugin_div_done[0:0]
    85/97: $0\memory_DivPlugin_div_needRevert[0:0]
    86/97: $0\memory_DivPlugin_rs1[32:0] [31:0]
    87/97: $0\memory_DivPlugin_rs2[31:0]
    88/97: $0\CsrPlugin_mip_MSIP[0:0]
    89/97: $0\IBusCachedPlugin_s1_tightlyCoupledHit[0:0]
    90/97: $0\IBusCachedPlugin_injector_formal_rawInDecode[31:0]
    91/97: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc[0:0]
    92/97: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31:0]
    93/97: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_error[0:0]
    94/97: $0\_zz_IBusCachedPlugin_injector_decodeInput_payload_pc[31:0]
    95/97: $0\IBusCachedPlugin_decompressor_throw2BytesLatch[0:0]
    96/97: $0\IBusCachedPlugin_decompressor_bufferValidLatch[0:0]
    97/97: $0\IBusCachedPlugin_decompressor_bufferData[15:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
     1/38: $0\execute_CsrPlugin_wfiWake[0:0]
     2/38: $0\CsrPlugin_hadException[0:0]
     3/38: $0\CsrPlugin_interrupt_valid[0:0]
     4/38: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack[0:0]
     5/38: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory[0:0]
     6/38: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute[0:0]
     7/38: $0\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode[0:0]
     8/38: $0\HazardSimplePlugin_writeBackBuffer_valid[0:0]
     9/38: $0\memory_DivPlugin_div_counter_value[5:0]
    10/38: $0\_zz_2[0:0]
    11/38: $0\IBusCachedPlugin_fetchPc_booted[0:0]
    12/38: $0\switch_Fetcher_l362[2:0]
    13/38: $0\CsrPlugin_pipelineLiberator_pcValids_2[0:0]
    14/38: $0\CsrPlugin_pipelineLiberator_pcValids_1[0:0]
    15/38: $0\CsrPlugin_pipelineLiberator_pcValids_0[0:0]
    16/38: $0\CsrPlugin_mie_MSIE[0:0]
    17/38: $0\CsrPlugin_mie_MTIE[0:0]
    18/38: $0\CsrPlugin_mie_MEIE[0:0]
    19/38: $0\CsrPlugin_mstatus_MPP[1:0]
    20/38: $0\CsrPlugin_mstatus_MPIE[0:0]
    21/38: $0\CsrPlugin_mstatus_MIE[0:0]
    22/38: $0\DBusCachedPlugin_rspCounter[31:0]
    23/38: $0\IBusCachedPlugin_rspCounter[31:0]
    24/38: $0\IBusCachedPlugin_injector_nextPcCalc_valids_3[0:0]
    25/38: $0\IBusCachedPlugin_injector_nextPcCalc_valids_2[0:0]
    26/38: $0\IBusCachedPlugin_injector_nextPcCalc_valids_1[0:0]
    27/38: $0\IBusCachedPlugin_injector_nextPcCalc_valids_0[0:0]
    28/38: $0\_zz_IBusCachedPlugin_injector_decodeInput_valid[0:0]
    29/38: $0\IBusCachedPlugin_decompressor_throw2BytesReg[0:0]
    30/38: $0\IBusCachedPlugin_decompressor_bufferValid[0:0]
    31/38: $0\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2[0:0]
    32/38: $0\IBusCachedPlugin_decodePc_pcReg[31:0]
    33/38: $0\IBusCachedPlugin_fetchPc_inc[0:0]
    34/38: $0\IBusCachedPlugin_fetchPc_correctionReg[0:0]
    35/38: $0\IBusCachedPlugin_fetchPc_pcReg[31:0]
    36/38: $0\writeBack_arbitration_isValid[0:0]
    37/38: $0\memory_arbitration_isValid[0:0]
    38/38: $0\execute_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11453$1753'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_5[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11445$1752'.
     1/2: $1\_zz_CsrPlugin_csrMapping_readDataInit_4[3:0]
     2/2: $2\_zz_CsrPlugin_csrMapping_readDataInit_4[31:31]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11438$1751'.
     1/1: $1\_zz_CsrPlugin_csrMapping_readDataInit_3[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11429$1750'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_2[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_2[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_2[11:11]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11420$1749'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit_1[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit_1[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit_1[11:11]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11411$1748'.
     1/3: $1\_zz_CsrPlugin_csrMapping_readDataInit[3:3]
     2/3: $2\_zz_CsrPlugin_csrMapping_readDataInit[7:7]
     3/3: $3\_zz_CsrPlugin_csrMapping_readDataInit[12:11]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11391$1738'.
     1/1: $1\IBusCachedPlugin_injectionPort_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11244$1598'.
     1/3: $3\IBusCachedPlugin_injectionPort_valid[0:0]
     2/3: $2\IBusCachedPlugin_injectionPort_valid[0:0]
     3/3: $1\IBusCachedPlugin_injectionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11232$1596'.
     1/5: $1\debug_bus_rsp_data[4:0] [4]
     2/5: $1\debug_bus_rsp_data[4:0] [2]
     3/5: $1\debug_bus_rsp_data[4:0] [1]
     4/5: $1\debug_bus_rsp_data[4:0] [0]
     5/5: $1\debug_bus_rsp_data[4:0] [3]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11217$1595'.
     1/3: $3\debug_bus_cmd_ready[0:0]
     2/3: $2\debug_bus_cmd_ready[0:0]
     3/3: $1\debug_bus_cmd_ready[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11200$1583'.
     1/1: $1\_zz_CsrPlugin_csrMapping_writeDataSignal[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11188$1575'.
     1/1: $1\execute_CsrPlugin_readInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11181$1572'.
     1/1: $1\execute_CsrPlugin_writeInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11163$1566'.
     1/2: $2\CsrPlugin_selfException_payload_code[3:0]
     2/2: $1\CsrPlugin_selfException_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11156$1565'.
     1/1: $1\CsrPlugin_selfException_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11147$1564'.
     1/2: $2\execute_CsrPlugin_illegalInstruction[0:0]
     2/2: $1\execute_CsrPlugin_illegalInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11112$1563'.
     1/11: $11\execute_CsrPlugin_illegalAccess[0:0]
     2/11: $10\execute_CsrPlugin_illegalAccess[0:0]
     3/11: $9\execute_CsrPlugin_illegalAccess[0:0]
     4/11: $8\execute_CsrPlugin_illegalAccess[0:0]
     5/11: $7\execute_CsrPlugin_illegalAccess[0:0]
     6/11: $6\execute_CsrPlugin_illegalAccess[0:0]
     7/11: $5\execute_CsrPlugin_illegalAccess[0:0]
     8/11: $4\execute_CsrPlugin_illegalAccess[0:0]
     9/11: $3\execute_CsrPlugin_illegalAccess[0:0]
    10/11: $2\execute_CsrPlugin_illegalAccess[0:0]
    11/11: $1\execute_CsrPlugin_illegalAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11095$1550'.
     1/1: $1\CsrPlugin_xtvec_base[29:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11084$1549'.
     1/1: $1\CsrPlugin_xtvec_mode[1:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11077$1548'.
     1/1: $1\CsrPlugin_trapCause[3:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11070$1547'.
     1/1: $1\CsrPlugin_targetPrivilege[1:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11058$1543'.
     1/2: $2\CsrPlugin_pipelineLiberator_done[0:0]
     2/2: $1\CsrPlugin_pipelineLiberator_done[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11028$1521'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11021$1520'.
     1/1: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_memory[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11011$1519'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_execute[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:11001$1518'.
     1/2: $2\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
     2/2: $1\CsrPlugin_exceptionPortCtrl_exceptionValids_decode[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10983$1512'.
     1/1: $1\CsrPlugin_privilege[1:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10957$1508'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10942$1507'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10927$1504'.
     1/2: $2\execute_BranchPlugin_branch_src2[31:0]
     2/2: $1\execute_BranchPlugin_branch_src2[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10904$1503'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10892$1502'.
     1/1: $1\execute_BranchPlugin_branch_src1[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10874$1501'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT_1[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10857$1498'.
     1/1: $1\_zz_execute_BRANCH_COND_RESULT[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10803$1471'.
     1/10: $10\HazardSimplePlugin_src1Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src1Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src1Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src1Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src1Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src1Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src1Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src1Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src1Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src1Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10775$1470'.
     1/10: $10\HazardSimplePlugin_src0Hazard[0:0]
     2/10: $9\HazardSimplePlugin_src0Hazard[0:0]
     3/10: $8\HazardSimplePlugin_src0Hazard[0:0]
     4/10: $7\HazardSimplePlugin_src0Hazard[0:0]
     5/10: $6\HazardSimplePlugin_src0Hazard[0:0]
     6/10: $5\HazardSimplePlugin_src0Hazard[0:0]
     7/10: $4\HazardSimplePlugin_src0Hazard[0:0]
     8/10: $3\HazardSimplePlugin_src0Hazard[0:0]
     9/10: $2\HazardSimplePlugin_src0Hazard[0:0]
    10/10: $1\HazardSimplePlugin_src0Hazard[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10770$1468'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10744$1448'.
     1/2: $2\memory_DivPlugin_div_counter_valueNext[5:0]
     2/2: $1\memory_DivPlugin_div_counter_valueNext[5:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10735$1445'.
     1/1: $1\memory_DivPlugin_div_counter_willClear[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10726$1444'.
     1/2: $2\memory_DivPlugin_div_counter_willIncrement[0:0]
     2/2: $1\memory_DivPlugin_div_counter_willIncrement[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10702$1439'.
     1/1: $1\execute_MulPlugin_bSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10688$1438'.
     1/1: $1\execute_MulPlugin_aSigned[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10650$1437'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10614$1434'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10605$1430'.
     1/1: $1\execute_SrcPlugin_addSub[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10588$1429'.
     1/1: $1\_zz_execute_SRC2_5[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10565$1428'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10541$1427'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10523$1426'.
     1/1: $1\_zz_execute_SRC1[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10509$1425'.
     1/1: $1\_zz_execute_REGFILE_WRITE_DATA[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10495$1421'.
     1/1: $1\execute_IntAluPlugin_bitwise[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10488$1420'.
     1/1: $1\lastStageRegFileWrite_payload_data[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10481$1419'.
     1/1: $1\lastStageRegFileWrite_payload_address[4:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10474$1417'.
     1/1: $1\lastStageRegFileWrite_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10413$1390'.
     1/1: $1\writeBack_DBusCachedPlugin_rspFormated[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10393$1389'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10364$1386'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10354$1383'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10333$1379'.
     1/4: $4\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     2/4: $3\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     3/4: $2\DBusCachedPlugin_exceptionBus_payload_code[3:0]
     4/4: $1\DBusCachedPlugin_exceptionBus_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10314$1378'.
     1/5: $5\DBusCachedPlugin_exceptionBus_valid[0:0]
     2/5: $4\DBusCachedPlugin_exceptionBus_valid[0:0]
     3/5: $3\DBusCachedPlugin_exceptionBus_valid[0:0]
     4/5: $2\DBusCachedPlugin_exceptionBus_valid[0:0]
     5/5: $1\DBusCachedPlugin_exceptionBus_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10304$1377'.
     1/2: $2\DBusCachedPlugin_redoBranch_valid[0:0]
     2/2: $1\DBusCachedPlugin_redoBranch_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10294$1374'.
     1/1: $1\dataCache_1_io_cpu_writeBack_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10286$1371'.
     1/1: $1\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10261$1362'.
     1/1: $1\_zz_execute_MEMORY_STORE_DATA_RF[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10228$1344'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_payload_code[3:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10218$1343'.
     1/2: $2\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
     2/2: $1\IBusCachedPlugin_decodeExceptionPort_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10211$1340'.
     1/1: $1\IBusCachedPlugin_cache_io_cpu_fill_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10201$1339'.
     1/2: $2\IBusCachedPlugin_rsp_redoFetch[0:0]
     2/2: $1\IBusCachedPlugin_rsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10183$1330'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10159$1326'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10144$1325'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10119$1319'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10104$1318'.
     1/1: $1\decode_arbitration_isValid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10069$1276'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10051$1275'.
     1/1: $1\_zz_IBusCachedPlugin_decompressor_decompressed_24[2:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10034$1274'.
     1/1: $1\_zz_IBusCachedPlugin_decompressor_decompressed_23[2:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10018$1272'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:10003$1271'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9996$1270'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9977$1269'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9962$1268'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9950$1267'.
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9893$1251'.
     1/1: $1\IBusCachedPlugin_decompressor_decompressed[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9869$1239'.
     1/1: $1\IBusCachedPlugin_iBusRsp_readyForError[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9856$1234'.
     1/1: $1\IBusCachedPlugin_fetchPc_redo_payload[1:1]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9841$1230'.
     1/2: $2\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
     2/2: $1\IBusCachedPlugin_iBusRsp_stages_1_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9830$1226'.
     1/1: $1\IBusCachedPlugin_iBusRsp_stages_0_halt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9820$1225'.
     1/1: $1\IBusCachedPlugin_iBusRsp_redoFetch[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9811$1219'.
     1/1: $1\IBusCachedPlugin_decodePc_injectedDecode[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9803$1217'.
     1/1: $1\IBusCachedPlugin_decodePc_flushed[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9790$1211'.
     1/2: $2\IBusCachedPlugin_fetchPc_flushed[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_flushed[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9776$1209'.
     1/3: $3\IBusCachedPlugin_fetchPc_pc[31:0]
     2/3: $2\IBusCachedPlugin_fetchPc_pc[31:0]
     3/3: $1\IBusCachedPlugin_fetchPc_pc[1:1]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9766$1204'.
     1/1: $1\IBusCachedPlugin_fetchPc_pcRegPropagate[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9754$1201'.
     1/2: $2\IBusCachedPlugin_fetchPc_correction[0:0]
     2/2: $1\IBusCachedPlugin_fetchPc_correction[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9739$1194'.
     1/1: $1\CsrPlugin_allowEbreakException[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9732$1193'.
     1/1: $1\CsrPlugin_allowException[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9725$1192'.
     1/1: $1\CsrPlugin_allowInterrupts[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9718$1191'.
     1/1: $1\CsrPlugin_forceMachineWire[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9702$1190'.
     1/3: $3\CsrPlugin_jumpInterface_payload[31:0]
     2/3: $2\CsrPlugin_jumpInterface_payload[31:0]
     3/3: $1\CsrPlugin_jumpInterface_payload[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9692$1189'.
     1/2: $2\CsrPlugin_jumpInterface_valid[0:0]
     2/2: $1\CsrPlugin_jumpInterface_valid[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9685$1188'.
     1/1: $1\CsrPlugin_thirdPartyWake[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9675$1187'.
     1/1: $1\_zz_when_DBusCachedPlugin_l390[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9665$1186'.
     1/2: $2\IBusCachedPlugin_incomingInstruction[0:0]
     2/2: $1\IBusCachedPlugin_incomingInstruction[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9641$1185'.
     1/7: $7\IBusCachedPlugin_fetcherHalt[0:0]
     2/7: $6\IBusCachedPlugin_fetcherHalt[0:0]
     3/7: $5\IBusCachedPlugin_fetcherHalt[0:0]
     4/7: $4\IBusCachedPlugin_fetcherHalt[0:0]
     5/7: $3\IBusCachedPlugin_fetcherHalt[0:0]
     6/7: $2\IBusCachedPlugin_fetcherHalt[0:0]
     7/7: $1\IBusCachedPlugin_fetcherHalt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9621$1184'.
     1/4: $4\writeBack_arbitration_flushNext[0:0]
     2/4: $3\writeBack_arbitration_flushNext[0:0]
     3/4: $2\writeBack_arbitration_flushNext[0:0]
     4/4: $1\writeBack_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9614$1183'.
     1/1: $1\writeBack_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9604$1182'.
     1/2: $2\writeBack_arbitration_removeIt[0:0]
     2/2: $1\writeBack_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9596$1181'.
     1/1: $1\writeBack_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9589$1180'.
     1/1: $1\memory_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9581$1179'.
     1/1: $1\memory_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9571$1178'.
     1/2: $2\memory_arbitration_haltItself[0:0]
     2/2: $1\memory_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9556$1177'.
     1/4: $4\execute_arbitration_flushNext[0:0]
     2/4: $3\execute_arbitration_flushNext[0:0]
     3/4: $2\execute_arbitration_flushNext[0:0]
     4/4: $1\execute_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9547$1176'.
     1/2: $2\execute_arbitration_flushIt[0:0]
     2/2: $1\execute_arbitration_flushIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9537$1175'.
     1/2: $2\execute_arbitration_removeIt[0:0]
     2/2: $1\execute_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9527$1174'.
     1/2: $2\execute_arbitration_haltByOther[0:0]
     2/2: $1\execute_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9515$1173'.
     1/3: $3\execute_arbitration_haltItself[0:0]
     2/3: $2\execute_arbitration_haltItself[0:0]
     3/3: $1\execute_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9505$1172'.
     1/2: $2\decode_arbitration_flushNext[0:0]
     2/2: $1\decode_arbitration_flushNext[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9494$1171'.
     1/2: $2\decode_arbitration_removeIt[0:0]
     2/2: $1\decode_arbitration_removeIt[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9481$1170'.
     1/3: $3\decode_arbitration_haltByOther[0:0]
     2/3: $2\decode_arbitration_haltByOther[0:0]
     3/3: $1\decode_arbitration_haltByOther[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9467$1169'.
     1/2: $2\decode_arbitration_haltItself[0:0]
     2/2: $1\decode_arbitration_haltItself[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9455$1168'.
     1/1: $1\_zz_decode_to_execute_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9448$1167'.
     1/1: $1\_zz_memory_to_writeBack_FORMAL_PC_NEXT[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9440$1166'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_1[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9433$1165'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_2[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9426$1164'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_3[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9419$1163'.
     1/1: $1\IBusCachedPlugin_rsp_issueDetected_4[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9387$1162'.
     1/3: $3\_zz_decode_RS2_2[31:0]
     2/3: $2\_zz_decode_RS2_2[31:0]
     3/3: $1\_zz_decode_RS2_2[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9379$1151'.
     1/1: $1\decode_REGFILE_WRITE_VALID[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9372$1150'.
     1/1: $1\_zz_1[0:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9334$1149'.
     1/3: $3\_zz_decode_RS2_1[31:0]
     2/3: $2\_zz_decode_RS2_1[31:0]
     3/3: $1\_zz_decode_RS2_1[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9291$1148'.
     1/11: $11\decode_RS1[31:0]
     2/11: $10\decode_RS1[31:0]
     3/11: $9\decode_RS1[31:0]
     4/11: $8\decode_RS1[31:0]
     5/11: $7\decode_RS1[31:0]
     6/11: $6\decode_RS1[31:0]
     7/11: $5\decode_RS1[31:0]
     8/11: $4\decode_RS1[31:0]
     9/11: $3\decode_RS1[31:0]
    10/11: $2\decode_RS1[31:0]
    11/11: $1\decode_RS1[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9261$1147'.
     1/11: $11\decode_RS2[31:0]
     2/11: $10\decode_RS2[31:0]
     3/11: $9\decode_RS2[31:0]
     4/11: $8\decode_RS2[31:0]
     5/11: $7\decode_RS2[31:0]
     6/11: $6\decode_RS2[31:0]
     7/11: $5\decode_RS2[31:0]
     8/11: $4\decode_RS2[31:0]
     9/11: $3\decode_RS2[31:0]
    10/11: $2\decode_RS2[31:0]
    11/11: $1\decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:9249$1146'.
     1/1: $1\_zz_decode_RS2[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8501$1122'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted_2[7:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8484$1121'.
     1/1: $1\_zz_writeBack_DBusCachedPlugin_rspShifted[7:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8467$1120'.
     1/1: $1\_zz_IBusCachedPlugin_jump_pcLoad_payload_5[31:0]
Creating decoders for process `\VexRiscv.$proc$./ICESugarProMinimal.v:8357$1113'.
     1/3: $1$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1119
     2/3: $1$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_DATA[31:0]$1118
     3/3: $1$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_ADDR[4:0]$1117
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:6531$919'.
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:6794$918'.
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:6752$908'.
     1/4: $0\_zz_jtag_tap_tdoDr_1[33:0]
     2/4: $0\_zz_jtag_tap_tdoDr[31:0]
     3/4: $0\jtag_tap_instructionShift[3:0]
     4/4: $0\jtag_tap_instruction[3:0]
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:6741$907'.
     1/3: $0\system_rsp_payload_data[31:0]
     2/3: $0\system_rsp_payload_error[0:0]
     3/3: $0\system_rsp_valid[0:0]
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:6715$898'.
     1/3: $3\jtag_tap_tdoDr[0:0]
     2/3: $2\jtag_tap_tdoDr[0:0]
     3/3: $1\jtag_tap_tdoDr[0:0]
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:6697$897'.
     1/2: $2\jtag_tap_tdoUnbufferd[0:0]
     2/2: $1\jtag_tap_tdoUnbufferd[0:0]
Creating decoders for process `\JtagBridge.$proc$./ICESugarProMinimal.v:6643$880'.
     1/1: $1\_zz_jtag_tap_fsm_stateNext[3:0]
Creating decoders for process `\SystemDebugger.$proc$./ICESugarProMinimal.v:6470$876'.
     1/2: $0\dispatcher_headerShifter[7:0]
     2/2: $0\dispatcher_dataShifter[66:0]
Creating decoders for process `\SystemDebugger.$proc$./ICESugarProMinimal.v:6444$874'.
     1/3: $0\dispatcher_counter[2:0]
     2/3: $0\dispatcher_headerLoaded[0:0]
     3/3: $0\dispatcher_dataLoaded[0:0]
Creating decoders for process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6255$863'.
Creating decoders for process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6254$862'.
Creating decoders for process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6384$854'.
Creating decoders for process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6371$847'.
Creating decoders for process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6356$844'.
Creating decoders for process `\BufferCC_6.$proc$./ICESugarProMinimal.v:6186$842'.
     1/2: $0\buffers_1[0:0]
     2/2: $0\buffers_0[0:0]
Creating decoders for process `\BmbArbiter.$proc$./ICESugarProMinimal.v:6087$835'.
     1/1: $1\_zz_io_output_rsp_ready[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5926$832'.
     1/7: $0\logic_rspNoHit_source[1:0]
     2/7: $0\logic_rspNoHit_counter[4:0]
     3/7: $0\logic_rspNoHit_context[10:0]
     4/7: $0\logic_rspNoHit_singleBeatRsp[0:0]
     5/7: $0\logic_rspHits_2[0:0]
     6/7: $0\logic_rspHits_1[0:0]
     7/7: $0\logic_rspHits_0[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5911$830'.
     1/2: $0\logic_rspPendingCounter[6:0]
     2/2: $0\logic_rspNoHit_doIt[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5898$818'.
     1/1: $1\io_input_rsp_payload_fragment_context[10:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5890$817'.
     1/1: $1\io_input_rsp_payload_fragment_opcode[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5883$816'.
     1/1: $1\io_input_rsp_payload_fragment_source[1:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5870$815'.
     1/3: $3\io_input_rsp_payload_last[0:0]
     2/3: $2\io_input_rsp_payload_last[0:0]
     3/3: $1\io_input_rsp_payload_last[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5862$811'.
     1/1: $1\io_input_rsp_valid[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5842$789'.
     1/1: $1\logic_input_ready[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5826$787'.
     1/1: $1\io_outputs_2_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5809$783'.
     1/1: $1\io_outputs_1_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5792$779'.
     1/1: $1\io_outputs_0_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5754$774'.
     1/5: $1\_zz_io_input_rsp_payload_fragment_context[10:0]
     2/5: $1\_zz_io_input_rsp_payload_fragment_data[31:0]
     3/5: $1\_zz_io_input_rsp_payload_fragment_opcode[0:0]
     4/5: $1\_zz_io_input_rsp_payload_fragment_source[1:0]
     5/5: $1\_zz_io_input_rsp_payload_last_1[0:0]
Creating decoders for process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5607$764'.
     1/1: $0\io_bus_cmd_payload_fragment_context_regNextWhen[14:0]
Creating decoders for process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5597$763'.
     1/1: $0\io_bus_cmd_valid_regNextWhen[0:0]
Creating decoders for process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5571$724'.
     1/12: $1$memwr$\ram_symbol3$./ICESugarProMinimal.v:5582$717_EN[7:0]$756
     2/12: $1$memwr$\ram_symbol3$./ICESugarProMinimal.v:5582$717_DATA[7:0]$755
     3/12: $1$memwr$\ram_symbol3$./ICESugarProMinimal.v:5582$717_ADDR[13:0]$754
     4/12: $1$memwr$\ram_symbol2$./ICESugarProMinimal.v:5579$716_EN[7:0]$751
     5/12: $1$memwr$\ram_symbol2$./ICESugarProMinimal.v:5579$716_DATA[7:0]$750
     6/12: $1$memwr$\ram_symbol2$./ICESugarProMinimal.v:5579$716_ADDR[13:0]$749
     7/12: $1$memwr$\ram_symbol1$./ICESugarProMinimal.v:5576$715_EN[7:0]$746
     8/12: $1$memwr$\ram_symbol1$./ICESugarProMinimal.v:5576$715_DATA[7:0]$745
     9/12: $1$memwr$\ram_symbol1$./ICESugarProMinimal.v:5576$715_ADDR[13:0]$744
    10/12: $1$memwr$\ram_symbol0$./ICESugarProMinimal.v:5573$714_EN[7:0]$741
    11/12: $1$memwr$\ram_symbol0$./ICESugarProMinimal.v:5573$714_DATA[7:0]$740
    12/12: $1$memwr$\ram_symbol0$./ICESugarProMinimal.v:5573$714_ADDR[13:0]$739
Creating decoders for process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5562$719'.
     1/4: $0\_zz_ramsymbol_read_3[7:0]
     2/4: $0\_zz_ramsymbol_read_2[7:0]
     3/4: $0\_zz_ramsymbol_read_1[7:0]
     4/4: $0\_zz_ramsymbol_read[7:0]
Creating decoders for process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5559$718'.
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5500$711'.
     1/6: $0\buffer_address[31:0] [31:12]
     2/6: $0\buffer_address[31:0] [11:0]
     3/6: $0\buffer_context[10:0]
     4/6: $0\buffer_beat[4:0]
     5/6: $0\buffer_source[1:0]
     6/6: $0\buffer_opcode[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5485$708'.
     1/1: $0\buffer_valid[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5467$707'.
     1/1: $1\io_output_rsp_ready[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5460$706'.
     1/1: $1\io_output_rsp_thrown_valid[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5445$700'.
     1/1: $1\cmdContext_drop[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5437$698'.
     1/1: $1\cmdContext_last[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5429$694'.
     1/1: $1\io_output_cmd_valid[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5420$692'.
     1/1: $1\io_input_cmd_ready[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5412$691'.
     1/1: $1\cmdContext_source[1:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5404$690'.
     1/1: $1\cmdContext_context[10:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5392$689'.
     1/2: $2\io_output_cmd_payload_fragment_length[1:0]
     2/2: $1\io_output_cmd_payload_fragment_length[1:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5384$688'.
     1/1: $1\io_output_cmd_payload_fragment_opcode[0:0]
Creating decoders for process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5373$687'.
     1/3: $2\io_output_cmd_payload_fragment_address[1:0]
     2/3: $1\io_output_cmd_payload_fragment_address[31:0] [31:2]
     3/3: $1\io_output_cmd_payload_fragment_address[31:0] [1:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
     1/25: $0\logic_rspNoHit_counter[0:0]
     2/25: $0\logic_rspNoHit_context[14:0]
     3/25: $0\logic_rspNoHit_singleBeatRsp[0:0]
     4/25: $0\logic_rspHits_6[0:0]
     5/25: $0\logic_rspHits_5[0:0]
     6/25: $0\logic_rspHits_4[0:0]
     7/25: $0\logic_rspHits_3[0:0]
     8/25: $0\logic_rspHits_2[0:0]
     9/25: $0\logic_rspHits_1[0:0]
    10/25: $0\logic_rspHits_0[0:0]
    11/25: $0\logic_noHitS1[0:0]
    12/25: $0\logic_hitsS1_6[0:0]
    13/25: $0\logic_hitsS1_5[0:0]
    14/25: $0\logic_hitsS1_4[0:0]
    15/25: $0\logic_hitsS1_3[0:0]
    16/25: $0\logic_hitsS1_2[0:0]
    17/25: $0\logic_hitsS1_1[0:0]
    18/25: $0\logic_hitsS1_0[0:0]
    19/25: $0\io_input_cmd_rData_fragment_context[14:0]
    20/25: $0\io_input_cmd_rData_fragment_mask[3:0]
    21/25: $0\io_input_cmd_rData_fragment_data[31:0]
    22/25: $0\io_input_cmd_rData_fragment_length[1:0]
    23/25: $0\io_input_cmd_rData_fragment_address[23:0]
    24/25: $0\io_input_cmd_rData_fragment_opcode[0:0]
    25/25: $0\io_input_cmd_rData_last[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5209$675'.
     1/3: $0\logic_rspPendingCounter[3:0]
     2/3: $0\logic_rspNoHit_doIt[0:0]
     3/3: $0\io_input_cmd_rValid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5192$655'.
     1/1: $1\io_input_rsp_payload_fragment_context[14:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5184$654'.
     1/1: $1\io_input_rsp_payload_fragment_opcode[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5171$653'.
     1/3: $3\io_input_rsp_payload_last[0:0]
     2/3: $2\io_input_rsp_payload_last[0:0]
     3/3: $1\io_input_rsp_payload_last[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5160$643'.
     1/1: $1\io_input_rsp_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5140$619'.
     1/1: $1\io_input_cmd_input_ready[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5125$617'.
     1/1: $1\io_outputs_6_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5109$613'.
     1/1: $1\io_outputs_5_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5093$609'.
     1/1: $1\io_outputs_4_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5077$605'.
     1/1: $1\io_outputs_3_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5061$601'.
     1/1: $1\io_outputs_2_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5045$597'.
     1/1: $1\io_outputs_1_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5029$593'.
     1/1: $1\io_outputs_0_cmd_valid[0:0]
Creating decoders for process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4968$584'.
     1/4: $1\_zz_io_input_rsp_payload_fragment_context[14:0]
     2/4: $1\_zz_io_input_rsp_payload_fragment_data[31:0]
     3/4: $1\_zz_io_input_rsp_payload_fragment_opcode[0:0]
     4/4: $1\_zz_io_input_rsp_payload_last_4[0:0]
Creating decoders for process `\BmbClint.$proc$./ICESugarProMinimal.v:4720$576'.
     1/6: $0\logic_harts_0_cmp[63:0] [63:32]
     2/6: $0\logic_harts_0_cmp[63:0] [31:0]
     3/6: $0\_zz_io_bus_rsp_payload_fragment_context[14:0]
     4/6: $0\_zz_io_bus_rsp_payload_fragment_data[31:0]
     5/6: $0\_zz_io_bus_rsp_payload_fragment_opcode[0:0]
     6/6: $0\_zz_io_bus_rsp_payload_last[0:0]
Creating decoders for process `\BmbClint.$proc$./ICESugarProMinimal.v:4698$573'.
     1/3: $0\logic_time[63:0]
     2/3: $0\logic_harts_0_softwareInterrupt[0:0]
     3/3: $0\_zz_io_bus_rsp_valid_2[0:0]
Creating decoders for process `\BmbClint.$proc$./ICESugarProMinimal.v:4672$564'.
     1/3: $3\factory_rsp_payload_fragment_data[31:0]
     2/3: $2\factory_rsp_payload_fragment_data[31:0]
     3/3: $1\factory_rsp_payload_fragment_data[0:0]
Creating decoders for process `\BmbClint.$proc$./ICESugarProMinimal.v:4648$552'.
     1/1: $1\_zz_factory_rsp_ready[0:0]
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4290$548'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4289$547'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4288$546'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4287$545'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4286$544'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4285$543'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4284$542'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4283$541'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4282$540'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4281$539'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4280$538'.
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
     1/25: $0\_zz_io_soft_cmd_payload_BA[1:0]
     2/25: $0\_zz_io_soft_cmd_payload_ADDR[12:0]
     3/25: $0\_zz_io_soft_cmd_payload_WEn[0:0]
     4/25: $0\_zz_io_soft_cmd_payload_CASn[0:0]
     5/25: $0\_zz_io_soft_cmd_payload_RASn[0:0]
     6/25: $0\_zz_io_soft_cmd_payload_CSn[0:0]
     7/25: $0\_zz_io_config_WR[3:0]
     8/25: $0\_zz_io_config_WTR[3:0]
     9/25: $0\_zz_io_config_RTP[3:0]
    10/25: $0\_zz_io_config_RTW[3:0]
    11/25: $0\_zz_io_config_RCD[3:0]
    12/25: $0\_zz_io_config_RRD[3:0]
    13/25: $0\_zz_io_config_RFC[6:0]
    14/25: $0\_zz_io_config_RP[3:0]
    15/25: $0\_zz_io_config_RAS[3:0]
    16/25: $0\_zz_io_config_REF[15:0]
    17/25: $0\_zz_io_config_readLatency[1:0]
    18/25: $0\_zz_io_config_phase_precharge[0:0]
    19/25: $0\_zz_io_config_phase_active[0:0]
    20/25: $0\_zz_io_config_phase_read[0:0]
    21/25: $0\_zz_io_config_phase_write[0:0]
    22/25: $0\_zz_io_ctrl_rsp_payload_fragment_context[14:0]
    23/25: $0\_zz_io_ctrl_rsp_payload_fragment_data[31:0]
    24/25: $0\_zz_io_ctrl_rsp_payload_fragment_opcode[0:0]
    25/25: $0\_zz_io_ctrl_rsp_payload_last[0:0]
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4478$535'.
     1/5: $0\_zz_io_soft_cmd_valid_1[0:0]
     2/5: $0\_zz_io_soft_CKE[0:0]
     3/5: $0\_zz_io_config_noActive[0:0]
     4/5: $0\_zz_io_config_autoRefresh[0:0]
     5/5: $0\_zz_io_ctrl_rsp_valid_2[0:0]
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4465$534'.
     1/2: $2\_zz_io_soft_cmd_valid[0:0]
     2/2: $1\_zz_io_soft_cmd_valid[0:0]
Creating decoders for process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4439$522'.
     1/1: $1\_zz_mapper_rsp_ready[0:0]
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4119$518'.
     1/12: $0\_zz_io_gpio_write_7[0:0]
     2/12: $0\_zz_io_gpio_write_6[0:0]
     3/12: $0\_zz_io_gpio_write_5[0:0]
     4/12: $0\_zz_io_gpio_write_4[0:0]
     5/12: $0\_zz_io_gpio_write_3[0:0]
     6/12: $0\_zz_io_gpio_write_2[0:0]
     7/12: $0\_zz_io_gpio_write_1[0:0]
     8/12: $0\_zz_io_gpio_write[0:0]
     9/12: $0\_zz_io_bus_rsp_payload_fragment_context[14:0]
    10/12: $0\_zz_io_bus_rsp_payload_fragment_data[31:0]
    11/12: $0\_zz_io_bus_rsp_payload_fragment_opcode[0:0]
    12/12: $0\_zz_io_bus_rsp_payload_last[0:0]
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4085$516'.
     1/9: $0\_zz_io_gpio_writeEnable_7[0:0]
     2/9: $0\_zz_io_gpio_writeEnable_6[0:0]
     3/9: $0\_zz_io_gpio_writeEnable_5[0:0]
     4/9: $0\_zz_io_gpio_writeEnable_4[0:0]
     5/9: $0\_zz_io_gpio_writeEnable_3[0:0]
     6/9: $0\_zz_io_gpio_writeEnable_2[0:0]
     7/9: $0\_zz_io_gpio_writeEnable_1[0:0]
     8/9: $0\_zz_io_gpio_writeEnable[0:0]
     9/9: $0\_zz_io_bus_rsp_valid_2[0:0]
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4084$515'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4082$514'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4080$513'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4078$512'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4076$511'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4063$498'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4052$497'.
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4013$496'.
     1/8: $1\mapper_rsp_payload_fragment_data[7:0] [7]
     2/8: $1\mapper_rsp_payload_fragment_data[7:0] [5]
     3/8: $1\mapper_rsp_payload_fragment_data[7:0] [4]
     4/8: $1\mapper_rsp_payload_fragment_data[7:0] [3]
     5/8: $1\mapper_rsp_payload_fragment_data[7:0] [2]
     6/8: $1\mapper_rsp_payload_fragment_data[7:0] [1]
     7/8: $1\mapper_rsp_payload_fragment_data[7:0] [0]
     8/8: $1\mapper_rsp_payload_fragment_data[7:0] [6]
Creating decoders for process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3989$484'.
     1/1: $1\_zz_mapper_rsp_ready[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3836$475'.
     1/4: $0\_zz_io_bus_rsp_payload_fragment_context[14:0]
     2/4: $0\_zz_io_bus_rsp_payload_fragment_data[31:0]
     3/4: $0\_zz_io_bus_rsp_payload_fragment_opcode[0:0]
     4/4: $0\_zz_io_bus_rsp_payload_last[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3776$473'.
     1/7: $0\bridge_misc_doBreak[0:0]
     2/7: $0\bridge_misc_breakDetected[0:0]
     3/7: $0\bridge_misc_readOverflowError[0:0]
     4/7: $0\bridge_misc_readError[0:0]
     5/7: $0\bridge_interruptCtrl_readIntEnable[0:0]
     6/7: $0\bridge_interruptCtrl_writeIntEnable[0:0]
     7/7: $0\_zz_io_bus_rsp_valid_2[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3761$472'.
     1/2: $2\when_BusSlaveFactory_l335_3[0:0]
     2/2: $1\when_BusSlaveFactory_l335_3[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3747$471'.
     1/2: $2\when_BusSlaveFactory_l366[0:0]
     2/2: $1\when_BusSlaveFactory_l366[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3733$470'.
     1/2: $2\when_BusSlaveFactory_l335_2[0:0]
     2/2: $1\when_BusSlaveFactory_l335_2[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3717$465'.
     1/2: $2\when_BusSlaveFactory_l335_1[0:0]
     2/2: $1\when_BusSlaveFactory_l335_1[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3703$464'.
     1/2: $2\when_BusSlaveFactory_l335[0:0]
     2/2: $1\when_BusSlaveFactory_l335[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3687$459'.
     1/2: $2\bridge_read_streamBreaked_ready[0:0]
     2/2: $1\bridge_read_streamBreaked_ready[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3679$458'.
     1/1: $1\uartCtrl_1_io_read_queueWithOccupancy_io_pop_ready[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3672$457'.
     1/1: $1\bridge_read_streamBreaked_valid[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3656$456'.
     1/2: $2\_zz_bridge_write_streamUnbuffered_valid[0:0]
     2/2: $1\_zz_bridge_write_streamUnbuffered_valid[0:0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3652$455'.
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3623$453'.
     1/9: $2\busCtrl_rsp_payload_fragment_data[20:15] [5:2]
     2/9: $1\busCtrl_rsp_payload_fragment_data[9:0] [7:2]
     3/9: $2\busCtrl_rsp_payload_fragment_data[20:15] [1]
     4/9: $1\busCtrl_rsp_payload_fragment_data[9:0] [8]
     5/9: $2\busCtrl_rsp_payload_fragment_data[20:15] [0]
     6/9: $1\busCtrl_rsp_payload_fragment_data[9:0] [1]
     7/9: $3\busCtrl_rsp_payload_fragment_data[28:24]
     8/9: $1\busCtrl_rsp_payload_fragment_data[9:0] [9]
     9/9: $1\busCtrl_rsp_payload_fragment_data[9:0] [0]
Creating decoders for process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3599$441'.
     1/1: $1\_zz_busCtrl_rsp_ready[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3343$435'.
     1/13: $0\_zz_io_timings_v_colorEnd[11:0]
     2/13: $0\_zz_io_timings_v_colorStart[11:0]
     3/13: $0\_zz_io_timings_v_syncEnd[11:0]
     4/13: $0\_zz_io_timings_v_syncStart[11:0]
     5/13: $0\_zz_io_timings_h_colorEnd[11:0]
     6/13: $0\_zz_io_timings_h_colorStart[11:0]
     7/13: $0\_zz_io_timings_h_syncEnd[11:0]
     8/13: $0\_zz_io_timings_h_syncStart[11:0]
     9/13: $0\_zz_when_VgaCtrl_l230[0:0]
    10/13: $0\_zz_io_ctrl_rsp_payload_fragment_context[14:0]
    11/13: $0\_zz_io_ctrl_rsp_payload_fragment_data[31:0]
    12/13: $0\_zz_io_ctrl_rsp_payload_fragment_opcode[0:0]
    13/13: $0\_zz_io_ctrl_rsp_payload_last[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3295$433'.
     1/8: $0\_zz_vga_input_ready_2[0:0]
     2/8: $0\_zz_io_timings_v_polarity[0:0]
     3/8: $0\_zz_io_timings_h_polarity[0:0]
     4/8: $0\vga_adapted_payload_first[0:0]
     5/8: $0\_zz_vga_adapted_translated_thrown_ready[0:0]
     6/8: $0\when_Stream_l408[0:0]
     7/8: $0\run[0:0]
     8/8: $0\_zz_io_ctrl_rsp_valid_2[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3270$415'.
     1/1: $1\vga_adapted_translated_ready[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3263$414'.
     1/1: $1\vga_adapted_translated_thrown_valid[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3236$407'.
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3228$405'.
     1/1: $1\_zz_vga_input_ready[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3218$403'.
     1/1: $1\io_input_ready[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3205$402'.
     1/1: $1\ctrl_rsp_payload_fragment_data[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3181$390'.
     1/1: $1\_zz_ctrl_rsp_ready[0:0]
Creating decoders for process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3166$386'.
     1/1: $1\_zz_vga_resized_payload_fragment_1[15:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:405$385'.
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:403$384'.
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
     1/73: $0\_zz_system_plic_logic_bmb_rsp_payload_fragment_context[14:0]
     2/73: $0\_zz_system_plic_logic_bmb_rsp_payload_fragment_data[31:0]
     3/73: $0\_zz_system_plic_logic_bmb_rsp_payload_fragment_opcode[0:0]
     4/73: $0\_zz_system_plic_logic_bmb_rsp_payload_last[0:0]
     5/73: $0\_zz_io_read_rsp_payload_fragment_context[10:0]
     6/73: $0\_zz_io_read_rsp_payload_fragment_data[31:0]
     7/73: $0\_zz_io_read_rsp_payload_fragment_opcode[0:0]
     8/73: $0\_zz_io_read_rsp_payload_last[0:0]
     9/73: $0\system_dma_logic_io_read_cmd_rData_fragment_context[10:0]
    10/73: $0\system_dma_logic_io_read_cmd_rData_fragment_length[5:0]
    11/73: $0\system_dma_logic_io_read_cmd_rData_fragment_address[31:0]
    12/73: $0\system_dma_logic_io_read_cmd_rData_fragment_opcode[0:0]
    13/73: $0\system_dma_logic_io_read_cmd_rData_last[0:0]
    14/73: $0\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_context[10:0]
    15/73: $0\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_data[31:0]
    16/73: $0\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_opcode[0:0]
    17/73: $0\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_source[1:0]
    18/73: $0\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_last[0:0]
    19/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_context[10:0]
    20/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_mask[3:0]
    21/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_data[31:0]
    22/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_length[5:0]
    23/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_address[24:0]
    24/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_opcode[0:0]
    25/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_source[1:0]
    26/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_last[0:0]
    27/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_context[10:0]
    28/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_mask[3:0]
    29/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_data[31:0]
    30/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_length[5:0]
    31/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address[24:0]
    32/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_opcode[0:0]
    33/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_source[1:0]
    34/73: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_last[0:0]
    35/73: $0\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_context[14:0]
    36/73: $0\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data[31:0]
    37/73: $0\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_opcode[0:0]
    38/73: $0\_zz_system_bmbPeripheral_bmb_rsp_payload_last[0:0]
    39/73: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_context[14:0]
    40/73: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_mask[3:0]
    41/73: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_data[31:0]
    42/73: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_length[1:0]
    43/73: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_address[23:0]
    44/73: $0\system_bmbPeripheral_bmb_cmd_rData_fragment_opcode[0:0]
    45/73: $0\system_bmbPeripheral_bmb_cmd_rData_last[0:0]
    46/73: $0\_zz_system_dBus32_bmb_rsp_payload_fragment_context[10:0]
    47/73: $0\_zz_system_dBus32_bmb_rsp_payload_fragment_data[31:0]
    48/73: $0\_zz_system_dBus32_bmb_rsp_payload_fragment_opcode[0:0]
    49/73: $0\_zz_system_dBus32_bmb_rsp_payload_fragment_source[1:0]
    50/73: $0\_zz_system_dBus32_bmb_rsp_payload_last[0:0]
    51/73: $0\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_context[10:0]
    52/73: $0\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_mask[3:0]
    53/73: $0\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_data[31:0]
    54/73: $0\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_length[5:0]
    55/73: $0\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_address[31:0]
    56/73: $0\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_opcode[0:0]
    57/73: $0\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_source[1:0]
    58/73: $0\system_dBus32_bmb_cmd_s2mPipe_rData_last[0:0]
    59/73: $0\system_dBus32_bmb_cmd_rData_fragment_context[10:0]
    60/73: $0\system_dBus32_bmb_cmd_rData_fragment_mask[3:0]
    61/73: $0\system_dBus32_bmb_cmd_rData_fragment_data[31:0]
    62/73: $0\system_dBus32_bmb_cmd_rData_fragment_length[5:0]
    63/73: $0\system_dBus32_bmb_cmd_rData_fragment_address[31:0]
    64/73: $0\system_dBus32_bmb_cmd_rData_fragment_opcode[0:0]
    65/73: $0\system_dBus32_bmb_cmd_rData_fragment_source[1:0]
    66/73: $0\system_dBus32_bmb_cmd_rData_last[0:0]
    67/73: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_context[0:0]
    68/73: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask[3:0]
    69/73: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data[31:0]
    70/73: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length[4:0]
    71/73: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address[31:0]
    72/73: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_opcode[0:0]
    73/73: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_last[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2740$377'.
     1/18: $0\system_plic_logic_bridge_coherencyStall_value[0:0]
     2/18: $0\_zz_system_cpu_externalInterrupt_plic_target_ie_0[0:0]
     3/18: $0\_zz_system_cpu_externalInterrupt_plic_target_threshold[1:0]
     4/18: $0\_zz_system_dma_vga_channel_interrupt_plic_gateway_priority[1:0]
     5/18: $0\_zz_system_plic_logic_bmb_rsp_valid_2[0:0]
     6/18: $0\system_dma_vga_channel_interrupt_plic_gateway_waitCompletion[0:0]
     7/18: $0\system_dma_vga_channel_interrupt_plic_gateway_ip[0:0]
     8/18: $0\_zz_when_Stream_l342_1[0:0]
     9/18: $0\system_dma_logic_io_read_cmd_rValid[0:0]
    10/18: $0\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_valid_1[0:0]
    11/18: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rValid[0:0]
    12/18: $0\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValid[0:0]
    13/18: $0\_zz_system_bmbPeripheral_bmb_rsp_valid_1[0:0]
    14/18: $0\system_bmbPeripheral_bmb_cmd_rValid[0:0]
    15/18: $0\_zz_system_dBus32_bmb_rsp_valid_1[0:0]
    16/18: $0\system_dBus32_bmb_cmd_s2mPipe_rValid[0:0]
    17/18: $0\system_dBus32_bmb_cmd_rValid[0:0]
    18/18: $0\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValid[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2732$376'.
     1/1: $0\system_cpu_logic_cpu_debug_bus_cmd_fire_regNext[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2728$375'.
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2718$373'.
     1/1: $0\systemCdCtrl_logic_holdingLogic_resetCounter[5:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2708$371'.
     1/1: $0\hdmiCd_logic_holdingLogic_resetCounter[5:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2698$369'.
     1/1: $0\debugCdCtrl_logic_holdingLogic_resetCounter[11:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2620$368'.
     1/2: $2\system_plic_logic_bridge_targetMapping_0_targetCompletion_valid[0:0]
     2/2: $1\system_plic_logic_bridge_targetMapping_0_targetCompletion_valid[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2611$365'.
     1/1: $1\system_plic_logic_bridge_coherencyStall_valueNext[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2593$362'.
     1/4: $4\system_plic_logic_bridge_coherencyStall_willIncrement[0:0]
     2/4: $3\system_plic_logic_bridge_coherencyStall_willIncrement[0:0]
     3/4: $2\system_plic_logic_bridge_coherencyStall_willIncrement[0:0]
     4/4: $1\system_plic_logic_bridge_coherencyStall_willIncrement[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2586$361'.
     1/1: $1\system_plic_logic_bridge_completion_payload[3:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2579$360'.
     1/1: $1\system_plic_logic_bridge_completion_valid[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2566$359'.
     1/2: $2\system_plic_logic_bridge_claim_payload[3:0]
     2/2: $1\system_plic_logic_bridge_claim_payload[3:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2553$358'.
     1/2: $2\system_plic_logic_bridge_claim_valid[0:0]
     2/2: $1\system_plic_logic_bridge_claim_valid[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2519$350'.
     1/3: $1\system_plic_logic_bus_rsp_payload_fragment_data[3:0] [3:2]
     2/3: $2\system_plic_logic_bus_rsp_payload_fragment_data[12:12]
     3/3: $1\system_plic_logic_bus_rsp_payload_fragment_data[3:0] [1:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2495$338'.
     1/1: $1\_zz_system_plic_logic_bus_rsp_ready[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2485$334'.
     1/1: $1\system_plic_logic_bus_readHaltTrigger[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2321$328'.
     1/1: $1\_zz_io_input_rsp_ready_2[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2279$324'.
     1/1: $1\_zz_io_bmb_0_rsp_ready[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2261$322'.
     1/1: $1\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_ready[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2153$306'.
     1/1: $1\_zz_io_input_rsp_ready[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2135$304'.
     1/1: $1\system_dBus32_bmb_cmd_s2mPipe_ready[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2073$292'.
     1/1: $1\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_ready[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2050$289'.
     1/1: $1\system_cpu_logic_cpu_dBus_rsp_valid[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2020$288'.
     1/1: $1\_zz_system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length[4:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2000$284'.
     1/1: $1\systemCdCtrl_logic_outputResetUnbuffered[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1990$283'.
     1/2: $2\systemCdCtrl_logic_inputResetTrigger[0:0]
     2/2: $1\systemCdCtrl_logic_inputResetTrigger[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1981$281'.
     1/1: $1\hdmiCd_logic_outputResetUnbuffered[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1974$280'.
     1/1: $1\hdmiCd_logic_inputResetTrigger[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1966$278'.
     1/1: $1\debugCdCtrl_logic_outputResetUnbuffered[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1959$277'.
     1/1: $1\debugCdCtrl_logic_inputResetTrigger[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1951$276'.
     1/1: $1\_zz_system_phyA_sdram_DQ_15[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1944$275'.
     1/1: $1\_zz_system_phyA_sdram_DQ_14[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1937$274'.
     1/1: $1\_zz_system_phyA_sdram_DQ_13[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1930$273'.
     1/1: $1\_zz_system_phyA_sdram_DQ_12[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1923$272'.
     1/1: $1\_zz_system_phyA_sdram_DQ_11[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1916$271'.
     1/1: $1\_zz_system_phyA_sdram_DQ_10[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1909$270'.
     1/1: $1\_zz_system_phyA_sdram_DQ_9[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1902$269'.
     1/1: $1\_zz_system_phyA_sdram_DQ_8[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1895$268'.
     1/1: $1\_zz_system_phyA_sdram_DQ_7[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1888$267'.
     1/1: $1\_zz_system_phyA_sdram_DQ_6[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1881$266'.
     1/1: $1\_zz_system_phyA_sdram_DQ_5[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1874$265'.
     1/1: $1\_zz_system_phyA_sdram_DQ_4[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1867$264'.
     1/1: $1\_zz_system_phyA_sdram_DQ_3[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1860$263'.
     1/1: $1\_zz_system_phyA_sdram_DQ_2[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1853$262'.
     1/1: $1\_zz_system_phyA_sdram_DQ_1[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1846$261'.
     1/1: $1\_zz_system_phyA_sdram_DQ[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1839$260'.
     1/1: $1\_zz_system_gpioA_gpio_7[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1832$259'.
     1/1: $1\_zz_system_gpioA_gpio_6[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1825$258'.
     1/1: $1\_zz_system_gpioA_gpio_5[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1818$257'.
     1/1: $1\_zz_system_gpioA_gpio_4[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1811$256'.
     1/1: $1\_zz_system_gpioA_gpio_3[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1804$255'.
     1/1: $1\_zz_system_gpioA_gpio_2[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1797$254'.
     1/1: $1\_zz_system_gpioA_gpio_1[0:0]
Creating decoders for process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1790$253'.
     1/1: $1\_zz_system_gpioA_gpio[0:0]
Creating decoders for process `\top.$proc$./top.v:54$224'.
     1/2: $0\reset[0:0]
     2/2: $0\counter[19:0]

5.5.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\StreamFifoLowLatency.\popPtr_valueNext' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20831$3319'.
No latch inferred for signal `\StreamFifoLowLatency.\popPtr_willClear' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20822$3316'.
No latch inferred for signal `\StreamFifoLowLatency.\popPtr_willIncrement' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20815$3315'.
No latch inferred for signal `\StreamFifoLowLatency.\pushPtr_valueNext' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20808$3313'.
No latch inferred for signal `\StreamFifoLowLatency.\pushPtr_willClear' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20799$3310'.
No latch inferred for signal `\StreamFifoLowLatency.\pushPtr_willIncrement' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20792$3309'.
No latch inferred for signal `\StreamFifoLowLatency.\_zz_1' from process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20785$3308'.
No latch inferred for signal `\Tasker.\io_output_refresh' from process `\Tasker.$proc$./ICESugarProMinimal.v:19229$3195'.
No latch inferred for signal `\Tasker.\io_output_prechargeAll' from process `\Tasker.$proc$./ICESugarProMinimal.v:19210$3194'.
No latch inferred for signal `\Tasker.\io_refresh_ready' from process `\Tasker.$proc$./ICESugarProMinimal.v:19191$3193'.
No latch inferred for signal `\Tasker.\arbiter_selOH' from process `\Tasker.$proc$./ICESugarProMinimal.v:19177$3179'.
No latch inferred for signal `\Tasker.\stations_1_frustration_increment' from process `\Tasker.$proc$./ICESugarProMinimal.v:19152$3153'.
No latch inferred for signal `\Tasker.\stations_1_fire' from process `\Tasker.$proc$./ICESugarProMinimal.v:19131$3145'.
No latch inferred for signal `\Tasker.\stations_1_inibated' from process `\Tasker.$proc$./ICESugarProMinimal.v:19115$3130'.
No latch inferred for signal `\Tasker.\stations_0_frustration_increment' from process `\Tasker.$proc$./ICESugarProMinimal.v:19090$3107'.
No latch inferred for signal `\Tasker.\stations_0_fire' from process `\Tasker.$proc$./ICESugarProMinimal.v:19069$3099'.
No latch inferred for signal `\Tasker.\stations_0_inibated' from process `\Tasker.$proc$./ICESugarProMinimal.v:19053$3084'.
No latch inferred for signal `\Tasker.\taskConstructor_s1_status_bankActive' from process `\Tasker.$proc$./ICESugarProMinimal.v:19011$3055'.
No latch inferred for signal `\Tasker.\taskConstructor_s1_status_bankHit' from process `\Tasker.$proc$./ICESugarProMinimal.v:18997$3051'.
No latch inferred for signal `\Tasker.\taskConstructor_s1_status_allowRead' from process `\Tasker.$proc$./ICESugarProMinimal.v:18980$3048'.
No latch inferred for signal `\Tasker.\taskConstructor_s1_status_allowWrite' from process `\Tasker.$proc$./ICESugarProMinimal.v:18963$3045'.
No latch inferred for signal `\Tasker.\taskConstructor_s1_status_allowActive' from process `\Tasker.$proc$./ICESugarProMinimal.v:18946$3042'.
No latch inferred for signal `\Tasker.\taskConstructor_s1_status_allowPrecharge' from process `\Tasker.$proc$./ICESugarProMinimal.v:18923$3041'.
No latch inferred for signal `\Tasker.\inputsArbiter_output_ready' from process `\Tasker.$proc$./ICESugarProMinimal.v:18904$3039'.
No latch inferred for signal `\Tasker.\banks_3_activeNext' from process `\Tasker.$proc$./ICESugarProMinimal.v:18842$2983'.
No latch inferred for signal `\Tasker.\banks_2_activeNext' from process `\Tasker.$proc$./ICESugarProMinimal.v:18810$2952'.
No latch inferred for signal `\Tasker.\banks_1_activeNext' from process `\Tasker.$proc$./ICESugarProMinimal.v:18778$2921'.
No latch inferred for signal `\Tasker.\banks_0_activeNext' from process `\Tasker.$proc$./ICESugarProMinimal.v:18746$2890'.
No latch inferred for signal `\Tasker.\readyForRefresh' from process `\Tasker.$proc$./ICESugarProMinimal.v:18716$2879'.
No latch inferred for signal `\Tasker.\_zz_1' from process `\Tasker.$proc$./ICESugarProMinimal.v:18709$2878'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l94_2' from process `\Tasker.$proc$./ICESugarProMinimal.v:18680$2877'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l95_2' from process `\Tasker.$proc$./ICESugarProMinimal.v:18680$2877'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l96_2' from process `\Tasker.$proc$./ICESugarProMinimal.v:18680$2877'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l97_2' from process `\Tasker.$proc$./ICESugarProMinimal.v:18680$2877'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l94_1' from process `\Tasker.$proc$./ICESugarProMinimal.v:18651$2876'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l95_1' from process `\Tasker.$proc$./ICESugarProMinimal.v:18651$2876'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l96_1' from process `\Tasker.$proc$./ICESugarProMinimal.v:18651$2876'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l97_1' from process `\Tasker.$proc$./ICESugarProMinimal.v:18651$2876'.
No latch inferred for signal `\Tasker.\_zz_taskConstructor_s1_status_bankActive' from process `\Tasker.$proc$./ICESugarProMinimal.v:18618$2875'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l94' from process `\Tasker.$proc$./ICESugarProMinimal.v:18618$2875'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l95' from process `\Tasker.$proc$./ICESugarProMinimal.v:18618$2875'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l96' from process `\Tasker.$proc$./ICESugarProMinimal.v:18618$2875'.
No latch inferred for signal `\Tasker.\_zz_when_Tasker_l97' from process `\Tasker.$proc$./ICESugarProMinimal.v:18618$2875'.
No latch inferred for signal `\Backend.\rspPipeline_input_payload_write' from process `\Backend.$proc$./ICESugarProMinimal.v:17988$2850'.
No latch inferred for signal `\Backend.\rspPipeline_input_valid' from process `\Backend.$proc$./ICESugarProMinimal.v:17976$2849'.
No latch inferred for signal `\Backend.\rspPipeline_output_payload_fragment_data' from process `\Backend.$proc$./ICESugarProMinimal.v:17955$2833'.
No latch inferred for signal `\Backend.\rspPipeline_beatCounter_willIncrement' from process `\Backend.$proc$./ICESugarProMinimal.v:17941$2825'.
No latch inferred for signal `\Backend.\io_phy_readEnable' from process `\Backend.$proc$./ICESugarProMinimal.v:17924$2821'.
No latch inferred for signal `\Backend.\io_phy_phases_1_DM_0' from process `\Backend.$proc$./ICESugarProMinimal.v:17907$2818'.
No latch inferred for signal `\Backend.\io_phy_phases_0_DM_0' from process `\Backend.$proc$./ICESugarProMinimal.v:17898$2817'.
No latch inferred for signal `\Backend.\io_writeDatas_0_ready' from process `\Backend.$proc$./ICESugarProMinimal.v:17888$2816'.
No latch inferred for signal `\Backend.\writePipeline_history_valid' from process `\Backend.$proc$./ICESugarProMinimal.v:17882$2815'.
No latch inferred for signal `\Backend.\io_phy_phases_1_WEn' from process `\Backend.$proc$./ICESugarProMinimal.v:17858$2814'.
No latch inferred for signal `\Backend.\io_phy_phases_1_CASn' from process `\Backend.$proc$./ICESugarProMinimal.v:17839$2813'.
No latch inferred for signal `\Backend.\io_phy_phases_1_RASn' from process `\Backend.$proc$./ICESugarProMinimal.v:17815$2812'.
No latch inferred for signal `\Backend.\io_phy_phases_1_CSn' from process `\Backend.$proc$./ICESugarProMinimal.v:17781$2811'.
No latch inferred for signal `\Backend.\io_phy_phases_0_WEn' from process `\Backend.$proc$./ICESugarProMinimal.v:17758$2810'.
No latch inferred for signal `\Backend.\io_phy_phases_0_CASn' from process `\Backend.$proc$./ICESugarProMinimal.v:17736$2809'.
No latch inferred for signal `\Backend.\io_phy_phases_0_RASn' from process `\Backend.$proc$./ICESugarProMinimal.v:17709$2808'.
No latch inferred for signal `\Backend.\io_phy_phases_0_CSn' from process `\Backend.$proc$./ICESugarProMinimal.v:17672$2807'.
No latch inferred for signal `\Backend.\io_phy_BA' from process `\Backend.$proc$./ICESugarProMinimal.v:17653$2806'.
No latch inferred for signal `\Backend.\io_phy_ADDR' from process `\Backend.$proc$./ICESugarProMinimal.v:17628$2805'.
No latch inferred for signal `\BmbAligner.\io_input_rsp_payload_last' from process `\BmbAligner.$proc$./ICESugarProMinimal.v:20631$2789'.
No latch inferred for signal `\BmbAligner.\io_output_rsp_ready' from process `\BmbAligner.$proc$./ICESugarProMinimal.v:20618$2788'.
No latch inferred for signal `\BmbAligner.\io_output_rsp_thrown_valid' from process `\BmbAligner.$proc$./ICESugarProMinimal.v:20611$2787'.
No latch inferred for signal `\BmbAligner.\logic_rspLogic_drop' from process `\BmbAligner.$proc$./ICESugarProMinimal.v:20604$2786'.
No latch inferred for signal `\BmbAligner.\logic_cmdLogic_inputReadyOk' from process `\BmbAligner.$proc$./ICESugarProMinimal.v:20576$2765'.
No latch inferred for signal `\BmbAligner.\io_output_cmd_payload_last' from process `\BmbAligner.$proc$./ICESugarProMinimal.v:20562$2763'.
No latch inferred for signal `\BmbAlignedSpliter.\io_output_rsp_ready' from process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20426$2754'.
No latch inferred for signal `\BmbAlignedSpliter.\io_output_rsp_thrown_valid' from process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20419$2753'.
No latch inferred for signal `\BmbAlignedSpliter.\_zz_io_output_cmd_payload_fragment_length' from process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20389$2742'.
No latch inferred for signal `\BmbAlignedSpliter.\cmdLogic_addressBase' from process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20371$2736'.
No latch inferred for signal `\BmbToCorePort.\io_input_cmd_ready' from process `\BmbToCorePort.$proc$./ICESugarProMinimal.v:20222$2711'.
No latch inferred for signal `\StreamFifoLowLatency_1.\popPtr_valueNext' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20103$2688'.
No latch inferred for signal `\StreamFifoLowLatency_1.\popPtr_willClear' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20094$2685'.
No latch inferred for signal `\StreamFifoLowLatency_1.\popPtr_willIncrement' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20087$2684'.
No latch inferred for signal `\StreamFifoLowLatency_1.\pushPtr_valueNext' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20080$2682'.
No latch inferred for signal `\StreamFifoLowLatency_1.\pushPtr_willClear' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20071$2679'.
No latch inferred for signal `\StreamFifoLowLatency_1.\pushPtr_willIncrement' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20064$2678'.
No latch inferred for signal `\StreamFifoLowLatency_1.\_zz_1' from process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20057$2677'.
No latch inferred for signal `\StreamFifoLowLatency_2.\popPtr_valueNext' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19952$2654'.
No latch inferred for signal `\StreamFifoLowLatency_2.\popPtr_willClear' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19943$2651'.
No latch inferred for signal `\StreamFifoLowLatency_2.\popPtr_willIncrement' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19936$2650'.
No latch inferred for signal `\StreamFifoLowLatency_2.\pushPtr_valueNext' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19929$2648'.
No latch inferred for signal `\StreamFifoLowLatency_2.\pushPtr_willClear' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19920$2645'.
No latch inferred for signal `\StreamFifoLowLatency_2.\pushPtr_willIncrement' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19913$2644'.
No latch inferred for signal `\StreamFifoLowLatency_2.\_zz_1' from process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19906$2643'.
No latch inferred for signal `\StreamFifoLowLatency_3.\popPtr_valueNext' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19806$2620'.
No latch inferred for signal `\StreamFifoLowLatency_3.\popPtr_willClear' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19797$2617'.
No latch inferred for signal `\StreamFifoLowLatency_3.\popPtr_willIncrement' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19790$2616'.
No latch inferred for signal `\StreamFifoLowLatency_3.\pushPtr_valueNext' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19783$2614'.
No latch inferred for signal `\StreamFifoLowLatency_3.\pushPtr_willClear' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19774$2611'.
No latch inferred for signal `\StreamFifoLowLatency_3.\pushPtr_willIncrement' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19767$2610'.
No latch inferred for signal `\StreamFifoLowLatency_3.\_zz_1' from process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19760$2609'.
No latch inferred for signal `\UartCtrlTx.\io_write_ready' from process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17332$2585'.
No latch inferred for signal `\UartCtrlTx.\stateMachine_txd' from process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17313$2583'.
No latch inferred for signal `\UartCtrlTx.\clockDivider_counter_valueNext' from process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17302$2581'.
No latch inferred for signal `\UartCtrlTx.\clockDivider_counter_willIncrement' from process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17292$2578'.
No latch inferred for signal `\UartCtrlRx.\bitTimer_tick' from process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17062$2528'.
No latch inferred for signal `\UartCtrlRx.\io_error' from process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17033$2526'.
No latch inferred for signal `\UartCtrl.\io_write_ready' from process `\UartCtrl.$proc$./ICESugarProMinimal.v:14368$2501'.
No latch inferred for signal `\UartCtrl.\io_write_thrown_valid' from process `\UartCtrl.$proc$./ICESugarProMinimal.v:14361$2500'.
No latch inferred for signal `\StreamFifo.\logic_popPtr_valueNext' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:14228$2478'.
No latch inferred for signal `\StreamFifo.\logic_popPtr_willClear' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:14219$2475'.
No latch inferred for signal `\StreamFifo.\logic_popPtr_willIncrement' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:14212$2474'.
No latch inferred for signal `\StreamFifo.\logic_pushPtr_valueNext' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:14205$2472'.
No latch inferred for signal `\StreamFifo.\logic_pushPtr_willClear' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:14196$2469'.
No latch inferred for signal `\StreamFifo.\logic_pushPtr_willIncrement' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:14189$2468'.
No latch inferred for signal `\StreamFifo.\_zz_1' from process `\StreamFifo.$proc$./ICESugarProMinimal.v:14182$2467'.
No latch inferred for signal `\BmbAdapter.\cmdAddress_ready' from process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15149$2447'.
No latch inferred for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_ready' from process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15120$2444'.
No latch inferred for signal `\StreamArbiter.\_zz_io_output_payload_last_1' from process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15296$2407'.
No latch inferred for signal `\StreamArbiter.\_zz_io_output_payload_fragment_source' from process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15296$2407'.
No latch inferred for signal `\StreamArbiter.\_zz_io_output_payload_fragment_opcode' from process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15296$2407'.
No latch inferred for signal `\StreamArbiter.\_zz_io_output_payload_fragment_address' from process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15296$2407'.
No latch inferred for signal `\StreamArbiter.\_zz_io_output_payload_fragment_length' from process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15296$2407'.
No latch inferred for signal `\StreamArbiter.\_zz_io_output_payload_fragment_data' from process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15296$2407'.
No latch inferred for signal `\StreamArbiter.\_zz_io_output_payload_fragment_mask' from process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15296$2407'.
No latch inferred for signal `\StreamArbiter.\_zz_io_output_payload_fragment_context' from process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15296$2407'.
No latch inferred for signal `\InstructionCache.\lineLoader_wayToAllocate_willIncrement' from process `\InstructionCache.$proc$./ICESugarProMinimal.v:16596$2311'.
No latch inferred for signal `\InstructionCache.\io_cpu_prefetch_haltIt' from process `\InstructionCache.$proc$./ICESugarProMinimal.v:16575$2300'.
No latch inferred for signal `\InstructionCache.\lineLoader_fire' from process `\InstructionCache.$proc$./ICESugarProMinimal.v:16566$2299'.
No latch inferred for signal `\InstructionCache.\_zz_2' from process `\InstructionCache.$proc$./ICESugarProMinimal.v:16559$2298'.
No latch inferred for signal `\InstructionCache.\_zz_1' from process `\InstructionCache.$proc$./ICESugarProMinimal.v:16552$2297'.
No latch inferred for signal `\DataCache.\loader_counter_valueNext' from process `\DataCache.$proc$./ICESugarProMinimal.v:16296$2247'.
No latch inferred for signal `\DataCache.\loader_counter_willIncrement' from process `\DataCache.$proc$./ICESugarProMinimal.v:16286$2244'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_data' from process `\DataCache.$proc$./ICESugarProMinimal.v:16276$2237'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_size' from process `\DataCache.$proc$./ICESugarProMinimal.v:16255$2216'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_wr' from process `\DataCache.$proc$./ICESugarProMinimal.v:16239$2212'.
No latch inferred for signal `\DataCache.\io_mem_cmd_payload_address' from process `\DataCache.$proc$./ICESugarProMinimal.v:16225$2208'.
No latch inferred for signal `\DataCache.\io_mem_cmd_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:16201$2205'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_accessError' from process `\DataCache.$proc$./ICESugarProMinimal.v:16189$2193'.
No latch inferred for signal `\DataCache.\io_cpu_redo' from process `\DataCache.$proc$./ICESugarProMinimal.v:16168$2190'.
No latch inferred for signal `\DataCache.\stageB_cpuWriteToCache' from process `\DataCache.$proc$./ICESugarProMinimal.v:16152$2177'.
No latch inferred for signal `\DataCache.\io_cpu_writeBack_haltIt' from process `\DataCache.$proc$./ICESugarProMinimal.v:16121$2172'.
No latch inferred for signal `\DataCache.\stageB_loaderValid' from process `\DataCache.$proc$./ICESugarProMinimal.v:16102$2168'.
No latch inferred for signal `\DataCache.\stageB_mmuRspFreeze' from process `\DataCache.$proc$./ICESugarProMinimal.v:16083$2154'.
No latch inferred for signal `\DataCache.\_zz_stage0_mask' from process `\DataCache.$proc$./ICESugarProMinimal.v:16051$2132'.
No latch inferred for signal `\DataCache.\io_cpu_execute_haltIt' from process `\DataCache.$proc$./ICESugarProMinimal.v:16040$2129'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_mask' from process `\DataCache.$proc$./ICESugarProMinimal.v:16026$2126'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_data' from process `\DataCache.$proc$./ICESugarProMinimal.v:16016$2125'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_address' from process `\DataCache.$proc$./ICESugarProMinimal.v:16006$2124'.
No latch inferred for signal `\DataCache.\dataWriteCmd_payload_way' from process `\DataCache.$proc$./ICESugarProMinimal.v:15996$2123'.
No latch inferred for signal `\DataCache.\dataWriteCmd_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:15981$2122'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_address' from process `\DataCache.$proc$./ICESugarProMinimal.v:15974$2121'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_error' from process `\DataCache.$proc$./ICESugarProMinimal.v:15967$2118'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_data_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:15957$2115'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_address' from process `\DataCache.$proc$./ICESugarProMinimal.v:15947$2114'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_payload_way' from process `\DataCache.$proc$./ICESugarProMinimal.v:15937$2113'.
No latch inferred for signal `\DataCache.\tagsWriteCmd_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:15924$2112'.
No latch inferred for signal `\DataCache.\dataReadCmd_payload' from process `\DataCache.$proc$./ICESugarProMinimal.v:15917$2111'.
No latch inferred for signal `\DataCache.\dataReadCmd_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:15910$2110'.
No latch inferred for signal `\DataCache.\tagsReadCmd_payload' from process `\DataCache.$proc$./ICESugarProMinimal.v:15903$2109'.
No latch inferred for signal `\DataCache.\tagsReadCmd_valid' from process `\DataCache.$proc$./ICESugarProMinimal.v:15896$2108'.
No latch inferred for signal `\DataCache.\_zz_2' from process `\DataCache.$proc$./ICESugarProMinimal.v:15878$2101'.
No latch inferred for signal `\DataCache.\_zz_1' from process `\DataCache.$proc$./ICESugarProMinimal.v:15871$2100'.
No latch inferred for signal `\DataCache.\_zz_ways_0_data_port0' from process `\DataCache.$proc$./ICESugarProMinimal.v:15844$2065'.
No latch inferred for signal `\DmaMemoryCore.\_zz_banks_0_readOr_value_valid_1' from process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16877$2044'.
No latch inferred for signal `\DmaMemoryCore.\_zz_banks_0_readOr_value_valid' from process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16869$2043'.
No latch inferred for signal `\DmaMemoryCore.\_zz_banks_0_writeOr_value_valid_3' from process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16835$2030'.
No latch inferred for signal `\DmaMemoryCore.\_zz_banks_0_writeOr_value_valid_2' from process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16827$2029'.
No latch inferred for signal `\DmaMemoryCore.\_zz_banks_0_writeOr_value_valid_1' from process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16819$2027'.
No latch inferred for signal `\DmaMemoryCore.\_zz_banks_0_writeOr_value_valid' from process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16811$2026'.
No latch inferred for signal `\DmaMemoryCore.\_zz_1' from process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16793$2023'.
No latch inferred for signal `\Ecp5Sdrx2Phy.\DQr_oBits_1' from process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13913$2009'.
No latch inferred for signal `\Ecp5Sdrx2Phy.\DQr_oBits_0' from process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13894$2008'.
No latch inferred for signal `\Ecp5Sdrx2Phy.\DQw_oBits' from process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13842$2007'.
No latch inferred for signal `\Ecp5Sdrx2Phy.\DM_oBits' from process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13830$2006'.
No latch inferred for signal `\Ecp5Sdrx2Phy.\BA_oBits' from process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13788$2005'.
No latch inferred for signal `\Ecp5Sdrx2Phy.\ADDR_oBits' from process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13744$2004'.
No latch inferred for signal `\Core_1.\when_BusSlaveFactory_l335_1' from process `\Core_1.$proc$./ICESugarProMinimal.v:12850$1986'.
No latch inferred for signal `\Core_1.\when_BusSlaveFactory_l335' from process `\Core_1.$proc$./ICESugarProMinimal.v:12836$1985'.
No latch inferred for signal `\Core_1.\when_BusSlaveFactory_l366_1' from process `\Core_1.$proc$./ICESugarProMinimal.v:12822$1984'.
No latch inferred for signal `\Core_1.\when_BusSlaveFactory_l366' from process `\Core_1.$proc$./ICESugarProMinimal.v:12808$1983'.
No latch inferred for signal `\Core_1.\io_interrupts' from process `\Core_1.$proc$./ICESugarProMinimal.v:12798$1982'.
No latch inferred for signal `\Core_1.\memory_core_io_writes_0_cmd_payload_mask' from process `\Core_1.$proc$./ICESugarProMinimal.v:12778$1947'.
No latch inferred for signal `\Core_1.\io_read_cmd_valid' from process `\Core_1.$proc$./ICESugarProMinimal.v:12752$1939'.
No latch inferred for signal `\Core_1.\_zz_when_DmaSg_l555' from process `\Core_1.$proc$./ICESugarProMinimal.v:12690$1901'.
No latch inferred for signal `\Core_1.\channels_0_readyForChannelCompletion' from process `\Core_1.$proc$./ICESugarProMinimal.v:12681$1896'.
No latch inferred for signal `\Core_1.\channels_0_pop_b2s_veryLastTrigger' from process `\Core_1.$proc$./ICESugarProMinimal.v:12669$1884'.
No latch inferred for signal `\Core_1.\channels_0_push_m2b_loadRequest' from process `\Core_1.$proc$./ICESugarProMinimal.v:12662$1874'.
No latch inferred for signal `\Core_1.\channels_0_push_m2b_memPendingDecr' from process `\Core_1.$proc$./ICESugarProMinimal.v:12655$1873'.
No latch inferred for signal `\Core_1.\channels_0_push_m2b_memPendingIncr' from process `\Core_1.$proc$./ICESugarProMinimal.v:12646$1872'.
No latch inferred for signal `\Core_1.\channels_0_fifo_push_availableDecr' from process `\Core_1.$proc$./ICESugarProMinimal.v:12629$1861'.
No latch inferred for signal `\Core_1.\channels_0_readyToStop' from process `\Core_1.$proc$./ICESugarProMinimal.v:12620$1860'.
No latch inferred for signal `\Core_1.\channels_0_descriptorCompletion' from process `\Core_1.$proc$./ICESugarProMinimal.v:12606$1859'.
No latch inferred for signal `\Core_1.\channels_0_descriptorStart' from process `\Core_1.$proc$./ICESugarProMinimal.v:12590$1857'.
No latch inferred for signal `\Core_1.\channels_0_channelCompletion' from process `\Core_1.$proc$./ICESugarProMinimal.v:12579$1856'.
No latch inferred for signal `\Core_1.\channels_0_channelStart' from process `\Core_1.$proc$./ICESugarProMinimal.v:12570$1855'.
No latch inferred for signal `\Core_1.\ctrl_rsp_payload_fragment_data' from process `\Core_1.$proc$./ICESugarProMinimal.v:12554$1854'.
No latch inferred for signal `\Core_1.\_zz_ctrl_rsp_ready' from process `\Core_1.$proc$./ICESugarProMinimal.v:12530$1842'.
No latch inferred for signal `\Core_1.\_zz__zz_m2b_cmd_s0_priority_chosenOh_2_3' from process `\Core_1.$proc$./ICESugarProMinimal.v:12509$1838'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_5' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11453$1753'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_4' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11445$1752'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11438$1751'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11429$1750'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11420$1749'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_readDataInit' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11411$1748'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_injectionPort_ready' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11391$1738'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_injectionPort_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11244$1598'.
No latch inferred for signal `\VexRiscv.\debug_bus_rsp_data' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11232$1596'.
No latch inferred for signal `\VexRiscv.\debug_bus_cmd_ready' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11217$1595'.
No latch inferred for signal `\VexRiscv.\_zz_CsrPlugin_csrMapping_writeDataSignal' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11200$1583'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_readInstruction' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11188$1575'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_writeInstruction' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11181$1572'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_payload_code' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11163$1566'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_selfException_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11156$1565'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalInstruction' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11147$1564'.
No latch inferred for signal `\VexRiscv.\execute_CsrPlugin_illegalAccess' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11112$1563'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_base' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11095$1550'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_xtvec_mode' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11084$1549'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_trapCause' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11077$1548'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_targetPrivilege' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11070$1547'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_done' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11058$1543'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_writeBack' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11028$1521'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_memory' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11021$1520'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_execute' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11011$1519'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValids_decode' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:11001$1518'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_privilege' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10983$1512'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_5' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10957$1508'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10942$1507'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10927$1504'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BranchPlugin_branch_src2_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10904$1503'.
No latch inferred for signal `\VexRiscv.\execute_BranchPlugin_branch_src1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10892$1502'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10874$1501'.
No latch inferred for signal `\VexRiscv.\_zz_execute_BRANCH_COND_RESULT' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10857$1498'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src1Hazard' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10803$1471'.
No latch inferred for signal `\VexRiscv.\HazardSimplePlugin_src0Hazard' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10775$1470'.
No latch inferred for signal `\VexRiscv.\_zz_memory_DivPlugin_rs1_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10770$1468'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_valueNext' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10744$1448'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willClear' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10735$1445'.
No latch inferred for signal `\VexRiscv.\memory_DivPlugin_div_counter_willIncrement' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10726$1444'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_bSigned' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10702$1439'.
No latch inferred for signal `\VexRiscv.\execute_MulPlugin_aSigned' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10688$1438'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10650$1437'.
No latch inferred for signal `\VexRiscv.\_zz_execute_FullBarrelShifterPlugin_reversed' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10614$1434'.
No latch inferred for signal `\VexRiscv.\execute_SrcPlugin_addSub' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10605$1430'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_5' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10588$1429'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_4' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10565$1428'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC2_2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10541$1427'.
No latch inferred for signal `\VexRiscv.\_zz_execute_SRC1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10523$1426'.
No latch inferred for signal `\VexRiscv.\_zz_execute_REGFILE_WRITE_DATA' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10509$1425'.
No latch inferred for signal `\VexRiscv.\execute_IntAluPlugin_bitwise' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10495$1421'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_data' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10488$1420'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_payload_address' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10481$1419'.
No latch inferred for signal `\VexRiscv.\lastStageRegFileWrite_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10474$1417'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspFormated' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10413$1390'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10393$1389'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspFormated_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10364$1386'.
No latch inferred for signal `\VexRiscv.\writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10354$1383'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_payload_code' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10333$1379'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_exceptionBus_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10314$1378'.
No latch inferred for signal `\VexRiscv.\DBusCachedPlugin_redoBranch_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10304$1377'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_writeBack_isValid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10294$1374'.
No latch inferred for signal `\VexRiscv.\dataCache_1_io_cpu_memory_mmuRsp_isIoAccess' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10286$1371'.
No latch inferred for signal `\VexRiscv.\_zz_execute_MEMORY_STORE_DATA_RF' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10261$1362'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_payload_code' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10228$1344'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodeExceptionPort_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10218$1343'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_cache_io_cpu_fill_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10211$1340'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_redoFetch' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10201$1339'.
No latch inferred for signal `\VexRiscv.\iBus_cmd_payload_address' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10183$1330'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10159$1326'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_predictionJumpInterface_payload_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10144$1325'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decodePrediction_cmd_hadBranch_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10119$1319'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_isValid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10104$1318'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_26' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10069$1276'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_24' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10051$1275'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_23' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10034$1274'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_17' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10018$1272'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_14' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:10003$1271'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_12' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9996$1270'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_10' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9977$1269'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_7' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9962$1268'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_decompressor_decompressed_5' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9950$1267'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decompressor_decompressed' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9893$1251'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_readyForError' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9869$1239'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_redo_payload' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9856$1234'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_1_halt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9841$1230'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_stages_0_halt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9830$1226'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_iBusRsp_redoFetch' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9820$1225'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePc_injectedDecode' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9811$1219'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_decodePc_flushed' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9803$1217'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_flushed' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9790$1211'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pc' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9776$1209'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcRegPropagate' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9766$1204'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correction' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9754$1201'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_allowEbreakException' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9739$1194'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_allowException' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9732$1193'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_allowInterrupts' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9725$1192'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_forceMachineWire' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9718$1191'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_payload' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9702$1190'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_jumpInterface_valid' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9692$1189'.
No latch inferred for signal `\VexRiscv.\CsrPlugin_thirdPartyWake' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9685$1188'.
No latch inferred for signal `\VexRiscv.\_zz_when_DBusCachedPlugin_l390' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9675$1187'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_incomingInstruction' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9665$1186'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_fetcherHalt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9641$1185'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushNext' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9621$1184'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_flushIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9614$1183'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_removeIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9604$1182'.
No latch inferred for signal `\VexRiscv.\writeBack_arbitration_haltItself' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9596$1181'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_flushNext' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9589$1180'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_removeIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9581$1179'.
No latch inferred for signal `\VexRiscv.\memory_arbitration_haltItself' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9571$1178'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushNext' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9556$1177'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_flushIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9547$1176'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_removeIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9537$1175'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltByOther' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9527$1174'.
No latch inferred for signal `\VexRiscv.\execute_arbitration_haltItself' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9515$1173'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_flushNext' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9505$1172'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_removeIt' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9494$1171'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltByOther' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9481$1170'.
No latch inferred for signal `\VexRiscv.\decode_arbitration_haltItself' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9467$1169'.
No latch inferred for signal `\VexRiscv.\_zz_decode_to_execute_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9455$1168'.
No latch inferred for signal `\VexRiscv.\_zz_memory_to_writeBack_FORMAL_PC_NEXT' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9448$1167'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9440$1166'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9433$1165'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_3' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9426$1164'.
No latch inferred for signal `\VexRiscv.\IBusCachedPlugin_rsp_issueDetected_4' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9419$1163'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9387$1162'.
No latch inferred for signal `\VexRiscv.\decode_REGFILE_WRITE_VALID' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9379$1151'.
No latch inferred for signal `\VexRiscv.\_zz_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9372$1150'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2_1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9334$1149'.
No latch inferred for signal `\VexRiscv.\decode_RS1' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9291$1148'.
No latch inferred for signal `\VexRiscv.\decode_RS2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9261$1147'.
No latch inferred for signal `\VexRiscv.\_zz_decode_RS2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:9249$1146'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted_2' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8501$1122'.
No latch inferred for signal `\VexRiscv.\_zz_writeBack_DBusCachedPlugin_rspShifted' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8484$1121'.
No latch inferred for signal `\VexRiscv.\_zz_IBusCachedPlugin_jump_pcLoad_payload_5' from process `\VexRiscv.$proc$./ICESugarProMinimal.v:8467$1120'.
No latch inferred for signal `\JtagBridge.\jtag_tap_tdoDr' from process `\JtagBridge.$proc$./ICESugarProMinimal.v:6715$898'.
No latch inferred for signal `\JtagBridge.\jtag_tap_tdoUnbufferd' from process `\JtagBridge.$proc$./ICESugarProMinimal.v:6697$897'.
No latch inferred for signal `\JtagBridge.\_zz_jtag_tap_fsm_stateNext' from process `\JtagBridge.$proc$./ICESugarProMinimal.v:6643$880'.
No latch inferred for signal `\VgaToHdmiEcp5.\io_gpdi_dn' from process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6371$847'.
No latch inferred for signal `\VgaToHdmiEcp5.\io_gpdi_dp' from process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6356$844'.
No latch inferred for signal `\BmbArbiter.\_zz_io_output_rsp_ready' from process `\BmbArbiter.$proc$./ICESugarProMinimal.v:6087$835'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_payload_fragment_context' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5898$818'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5890$817'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_payload_fragment_source' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5883$816'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_payload_last' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5870$815'.
No latch inferred for signal `\BmbDecoder_1.\io_input_rsp_valid' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5862$811'.
No latch inferred for signal `\BmbDecoder_1.\logic_input_ready' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5842$789'.
No latch inferred for signal `\BmbDecoder_1.\io_outputs_2_cmd_valid' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5826$787'.
No latch inferred for signal `\BmbDecoder_1.\io_outputs_1_cmd_valid' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5809$783'.
No latch inferred for signal `\BmbDecoder_1.\io_outputs_0_cmd_valid' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5792$779'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5754$774'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_fragment_data' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5754$774'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_fragment_context' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5754$774'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_last_1' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5754$774'.
No latch inferred for signal `\BmbDecoder_1.\_zz_io_input_rsp_payload_fragment_source' from process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5754$774'.
No latch inferred for signal `\BmbOnChipRam.\_zz_ram_port0' from process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5559$718'.
No latch inferred for signal `\BmbUnburstify.\io_output_rsp_ready' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5467$707'.
No latch inferred for signal `\BmbUnburstify.\io_output_rsp_thrown_valid' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5460$706'.
No latch inferred for signal `\BmbUnburstify.\cmdContext_drop' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5445$700'.
No latch inferred for signal `\BmbUnburstify.\cmdContext_last' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5437$698'.
No latch inferred for signal `\BmbUnburstify.\io_output_cmd_valid' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5429$694'.
No latch inferred for signal `\BmbUnburstify.\io_input_cmd_ready' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5420$692'.
No latch inferred for signal `\BmbUnburstify.\cmdContext_source' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5412$691'.
No latch inferred for signal `\BmbUnburstify.\cmdContext_context' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5404$690'.
No latch inferred for signal `\BmbUnburstify.\io_output_cmd_payload_fragment_length' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5392$689'.
No latch inferred for signal `\BmbUnburstify.\io_output_cmd_payload_fragment_opcode' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5384$688'.
No latch inferred for signal `\BmbUnburstify.\io_output_cmd_payload_fragment_address' from process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5373$687'.
No latch inferred for signal `\BmbDecoder_2.\io_input_rsp_payload_fragment_context' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5192$655'.
No latch inferred for signal `\BmbDecoder_2.\io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5184$654'.
No latch inferred for signal `\BmbDecoder_2.\io_input_rsp_payload_last' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5171$653'.
No latch inferred for signal `\BmbDecoder_2.\io_input_rsp_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5160$643'.
No latch inferred for signal `\BmbDecoder_2.\io_input_cmd_input_ready' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5140$619'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_6_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5125$617'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_5_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5109$613'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_4_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5093$609'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_3_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5077$605'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_2_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5061$601'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_1_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5045$597'.
No latch inferred for signal `\BmbDecoder_2.\io_outputs_0_cmd_valid' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5029$593'.
No latch inferred for signal `\BmbDecoder_2.\_zz_io_input_rsp_payload_last_4' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4968$584'.
No latch inferred for signal `\BmbDecoder_2.\_zz_io_input_rsp_payload_fragment_opcode' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4968$584'.
No latch inferred for signal `\BmbDecoder_2.\_zz_io_input_rsp_payload_fragment_data' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4968$584'.
No latch inferred for signal `\BmbDecoder_2.\_zz_io_input_rsp_payload_fragment_context' from process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4968$584'.
No latch inferred for signal `\BmbClint.\factory_rsp_payload_fragment_data' from process `\BmbClint.$proc$./ICESugarProMinimal.v:4672$564'.
No latch inferred for signal `\BmbClint.\_zz_factory_rsp_ready' from process `\BmbClint.$proc$./ICESugarProMinimal.v:4648$552'.
No latch inferred for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_valid' from process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4465$534'.
No latch inferred for signal `\CtrlWithoutPhyBmb.\_zz_mapper_rsp_ready' from process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4439$522'.
No latch inferred for signal `\BmbGpio2.\interrupt_enable_low' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4084$515'.
No latch inferred for signal `\BmbGpio2.\interrupt_enable_high' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4082$514'.
No latch inferred for signal `\BmbGpio2.\interrupt_enable_fall' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4080$513'.
No latch inferred for signal `\BmbGpio2.\interrupt_enable_rise' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4078$512'.
No latch inferred for signal `\BmbGpio2.\io_interrupt' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4076$511'.
No latch inferred for signal `\BmbGpio2.\io_gpio_writeEnable' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4063$498'.
No latch inferred for signal `\BmbGpio2.\io_gpio_write' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4052$497'.
No latch inferred for signal `\BmbGpio2.\mapper_rsp_payload_fragment_data' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4013$496'.
No latch inferred for signal `\BmbGpio2.\_zz_mapper_rsp_ready' from process `\BmbGpio2.$proc$./ICESugarProMinimal.v:3989$484'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l335_3' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3761$472'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l366' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3747$471'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l335_2' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3733$470'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l335_1' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3717$465'.
No latch inferred for signal `\BmbUartCtrl.\when_BusSlaveFactory_l335' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3703$464'.
No latch inferred for signal `\BmbUartCtrl.\bridge_read_streamBreaked_ready' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3687$459'.
No latch inferred for signal `\BmbUartCtrl.\uartCtrl_1_io_read_queueWithOccupancy_io_pop_ready' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3679$458'.
No latch inferred for signal `\BmbUartCtrl.\bridge_read_streamBreaked_valid' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3672$457'.
No latch inferred for signal `\BmbUartCtrl.\_zz_bridge_write_streamUnbuffered_valid' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3656$456'.
No latch inferred for signal `\BmbUartCtrl.\bridge_uartConfigReg_clockDivider' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3652$455'.
No latch inferred for signal `\BmbUartCtrl.\busCtrl_rsp_payload_fragment_data' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3623$453'.
No latch inferred for signal `\BmbUartCtrl.\_zz_busCtrl_rsp_ready' from process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3599$441'.
No latch inferred for signal `\BmbVgaCtrl.\vga_adapted_translated_ready' from process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3270$415'.
No latch inferred for signal `\BmbVgaCtrl.\vga_adapted_translated_thrown_valid' from process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3263$414'.
No latch inferred for signal `\BmbVgaCtrl.\_zz_vga_input_ready_1' from process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3236$407'.
No latch inferred for signal `\BmbVgaCtrl.\_zz_vga_input_ready' from process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3228$405'.
No latch inferred for signal `\BmbVgaCtrl.\io_input_ready' from process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3218$403'.
No latch inferred for signal `\BmbVgaCtrl.\ctrl_rsp_payload_fragment_data' from process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3205$402'.
No latch inferred for signal `\BmbVgaCtrl.\_zz_ctrl_rsp_ready' from process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3181$390'.
No latch inferred for signal `\BmbVgaCtrl.\_zz_vga_resized_payload_fragment_1' from process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3166$386'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_targetMapping_0_targetCompletion_valid' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2620$368'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_coherencyStall_valueNext' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2611$365'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_coherencyStall_willIncrement' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2593$362'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_completion_payload' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2586$361'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_completion_valid' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2579$360'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_claim_payload' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2566$359'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bridge_claim_valid' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2553$358'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bus_rsp_payload_fragment_data' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2519$350'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bus_rsp_ready' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2495$338'.
No latch inferred for signal `\ICESugarProMinimal.\system_plic_logic_bus_readHaltTrigger' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2485$334'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_io_input_rsp_ready_2' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2321$328'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_io_bmb_0_rsp_ready' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2279$324'.
No latch inferred for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_ready' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2261$322'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_io_input_rsp_ready' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2153$306'.
No latch inferred for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_ready' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2135$304'.
No latch inferred for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_ready' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2073$292'.
No latch inferred for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_rsp_valid' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2050$289'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2020$288'.
No latch inferred for signal `\ICESugarProMinimal.\systemCdCtrl_logic_outputResetUnbuffered' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2000$284'.
No latch inferred for signal `\ICESugarProMinimal.\systemCdCtrl_logic_inputResetTrigger' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1990$283'.
No latch inferred for signal `\ICESugarProMinimal.\hdmiCd_logic_outputResetUnbuffered' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1981$281'.
No latch inferred for signal `\ICESugarProMinimal.\hdmiCd_logic_inputResetTrigger' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1974$280'.
No latch inferred for signal `\ICESugarProMinimal.\debugCdCtrl_logic_outputResetUnbuffered' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1966$278'.
No latch inferred for signal `\ICESugarProMinimal.\debugCdCtrl_logic_inputResetTrigger' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1959$277'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_15' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1951$276'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_14' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1944$275'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_13' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1937$274'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_12' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1930$273'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_11' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1923$272'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_10' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1916$271'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_9' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1909$270'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_8' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1902$269'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_7' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1895$268'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_6' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1888$267'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_5' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1881$266'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_4' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1874$265'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_3' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1867$264'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_2' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1860$263'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ_1' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1853$262'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_phyA_sdram_DQ' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1846$261'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_7' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1839$260'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_6' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1832$259'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_5' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1825$258'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_4' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1818$257'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_3' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1811$256'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_2' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1804$255'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio_1' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1797$254'.
No latch inferred for signal `\ICESugarProMinimal.\_zz_system_gpioA_gpio' from process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1790$253'.

5.5.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\TRELLIS_FF.\Q' using process `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
  created $dff cell `$procdff$9860' with positive edge clock.
Creating register for signal `\DPR16X4C.\i' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$162_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$163_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$164_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$165_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$166_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$167_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$168_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$169_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$170_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$171_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$172_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$173_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$174_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$175_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:281$176_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
  created direct connection (no actual register cell created).
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_ADDR' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$9861' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_DATA' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$9862' with positive edge clock.
Creating register for signal `\DPR16X4C.$memwr$\ram$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:287$177_EN' using process `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
  created $dff cell `$procdff$9863' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\i' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$102_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$103_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$104_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$105_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$106_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$107_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$108_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$109_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$110_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$111_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$112_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$113_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$114_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$115_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$116_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:207$117_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
  created direct connection (no actual register cell created).
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_ADDR' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$9864' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_DATA' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$9865' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.$memwr$\mem$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:223$118_EN' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
  created $dff cell `$procdff$9866' with positive edge clock.
Creating register for signal `\TRELLIS_DPR16X4.\muxwre' using process `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
  created direct connection (no actual register cell created).
Creating register for signal `\BufferCC.\buffers_0' using process `\BufferCC.$proc$./ICESugarProMinimal.v:20713$3333'.
  created $dff cell `$procdff$9867' with positive edge clock.
Creating register for signal `\BufferCC.\buffers_1' using process `\BufferCC.$proc$./ICESugarProMinimal.v:20713$3333'.
  created $dff cell `$procdff$9868' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.\pushPtr_value' using process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20852$3332'.
  created $dff cell `$procdff$9869' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.\popPtr_value' using process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20852$3332'.
  created $dff cell `$procdff$9870' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.\risingOccupancy' using process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20852$3332'.
  created $dff cell `$procdff$9871' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.$memwr$\ram$./ICESugarProMinimal.v:20781$3299_ADDR' using process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20779$3301'.
  created $dff cell `$procdff$9872' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.$memwr$\ram$./ICESugarProMinimal.v:20781$3299_DATA' using process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20779$3301'.
  created $dff cell `$procdff$9873' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency.$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN' using process `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20779$3301'.
  created $dff cell `$procdff$9874' with positive edge clock.
Creating register for signal `\BufferCC_1.\buffers_0' using process `\BufferCC_1.$proc$./ICESugarProMinimal.v:20694$3298'.
  created $dff cell `$procdff$9875' with positive edge clock.
Creating register for signal `\BufferCC_1.\buffers_1' using process `\BufferCC_1.$proc$./ICESugarProMinimal.v:20694$3298'.
  created $dff cell `$procdff$9876' with positive edge clock.
Creating register for signal `\Refresher.\value' using process `\Refresher.$proc$./ICESugarProMinimal.v:19679$3296'.
  created $dff cell `$procdff$9877' with positive edge clock.
Creating register for signal `\Refresher.\pending' using process `\Refresher.$proc$./ICESugarProMinimal.v:19679$3296'.
  created $dff cell `$procdff$9878' with positive edge clock.
Creating register for signal `\Tasker.\allowPrechargeAll_regNext' using process `\Tasker.$proc$./ICESugarProMinimal.v:19638$3266'.
  created $dff cell `$procdff$9879' with positive edge clock.
Creating register for signal `\Tasker.\banks_0_active' using process `\Tasker.$proc$./ICESugarProMinimal.v:19539$3257'.
  created $dff cell `$procdff$9880' with positive edge clock.
Creating register for signal `\Tasker.\banks_1_active' using process `\Tasker.$proc$./ICESugarProMinimal.v:19539$3257'.
  created $dff cell `$procdff$9881' with positive edge clock.
Creating register for signal `\Tasker.\banks_2_active' using process `\Tasker.$proc$./ICESugarProMinimal.v:19539$3257'.
  created $dff cell `$procdff$9882' with positive edge clock.
Creating register for signal `\Tasker.\banks_3_active' using process `\Tasker.$proc$./ICESugarProMinimal.v:19539$3257'.
  created $dff cell `$procdff$9883' with positive edge clock.
Creating register for signal `\Tasker.\writeTockens_0_counter' using process `\Tasker.$proc$./ICESugarProMinimal.v:19539$3257'.
  created $dff cell `$procdff$9884' with positive edge clock.
Creating register for signal `\Tasker.\writeTockens_0_ready' using process `\Tasker.$proc$./ICESugarProMinimal.v:19539$3257'.
  created $dff cell `$procdff$9885' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_state' using process `\Tasker.$proc$./ICESugarProMinimal.v:19539$3257'.
  created $dff cell `$procdff$9886' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_tocken' using process `\Tasker.$proc$./ICESugarProMinimal.v:19539$3257'.
  created $dff cell `$procdff$9887' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_output_rValid' using process `\Tasker.$proc$./ICESugarProMinimal.v:19539$3257'.
  created $dff cell `$procdff$9888' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_valid' using process `\Tasker.$proc$./ICESugarProMinimal.v:19539$3257'.
  created $dff cell `$procdff$9889' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_stronger' using process `\Tasker.$proc$./ICESugarProMinimal.v:19539$3257'.
  created $dff cell `$procdff$9890' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_afterBank' using process `\Tasker.$proc$./ICESugarProMinimal.v:19539$3257'.
  created $dff cell `$procdff$9891' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_afterAccess' using process `\Tasker.$proc$./ICESugarProMinimal.v:19539$3257'.
  created $dff cell `$procdff$9892' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_valid' using process `\Tasker.$proc$./ICESugarProMinimal.v:19539$3257'.
  created $dff cell `$procdff$9893' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_stronger' using process `\Tasker.$proc$./ICESugarProMinimal.v:19539$3257'.
  created $dff cell `$procdff$9894' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_afterBank' using process `\Tasker.$proc$./ICESugarProMinimal.v:19539$3257'.
  created $dff cell `$procdff$9895' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_afterAccess' using process `\Tasker.$proc$./ICESugarProMinimal.v:19539$3257'.
  created $dff cell `$procdff$9896' with positive edge clock.
Creating register for signal `\Tasker.\arbiter_refreshState' using process `\Tasker.$proc$./ICESugarProMinimal.v:19539$3257'.
  created $dff cell `$procdff$9897' with positive edge clock.
Creating register for signal `\Tasker.\RFC_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9898' with positive edge clock.
Creating register for signal `\Tasker.\RRD_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9899' with positive edge clock.
Creating register for signal `\Tasker.\WTR_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9900' with positive edge clock.
Creating register for signal `\Tasker.\RTW_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9901' with positive edge clock.
Creating register for signal `\Tasker.\RP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9902' with positive edge clock.
Creating register for signal `\Tasker.\banks_0_WR_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9903' with positive edge clock.
Creating register for signal `\Tasker.\banks_0_RAS_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9904' with positive edge clock.
Creating register for signal `\Tasker.\banks_0_RP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9905' with positive edge clock.
Creating register for signal `\Tasker.\banks_0_RCD_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9906' with positive edge clock.
Creating register for signal `\Tasker.\banks_0_RTP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9907' with positive edge clock.
Creating register for signal `\Tasker.\banks_1_WR_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9908' with positive edge clock.
Creating register for signal `\Tasker.\banks_1_RAS_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9909' with positive edge clock.
Creating register for signal `\Tasker.\banks_1_RP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9910' with positive edge clock.
Creating register for signal `\Tasker.\banks_1_RCD_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9911' with positive edge clock.
Creating register for signal `\Tasker.\banks_1_RTP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9912' with positive edge clock.
Creating register for signal `\Tasker.\banks_2_WR_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9913' with positive edge clock.
Creating register for signal `\Tasker.\banks_2_RAS_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9914' with positive edge clock.
Creating register for signal `\Tasker.\banks_2_RP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9915' with positive edge clock.
Creating register for signal `\Tasker.\banks_2_RCD_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9916' with positive edge clock.
Creating register for signal `\Tasker.\banks_2_RTP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9917' with positive edge clock.
Creating register for signal `\Tasker.\banks_3_WR_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9918' with positive edge clock.
Creating register for signal `\Tasker.\banks_3_RAS_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9919' with positive edge clock.
Creating register for signal `\Tasker.\banks_3_RP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9920' with positive edge clock.
Creating register for signal `\Tasker.\banks_3_RCD_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9921' with positive edge clock.
Creating register for signal `\Tasker.\banks_3_RTP_value' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9922' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_output_rData_write' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9923' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_output_rData_address' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9924' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_output_rData_context' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9925' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_output_rData_burstLast' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9926' with positive edge clock.
Creating register for signal `\Tasker.\inputsArbiter_output_rData_length' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9927' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_status_bankActive' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9928' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_status_bankHit' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9929' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_status_allowPrecharge' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9930' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_status_allowActive' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9931' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_status_allowWrite' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9932' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_status_allowRead' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9933' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_address_byte' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9934' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_address_column' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9935' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_address_bank' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9936' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_address_row' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9937' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_write' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9938' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_context' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9939' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_offset' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9940' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_offsetLast' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9941' with positive edge clock.
Creating register for signal `\Tasker.\stations_0_frustration_counter' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9942' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_status_bankActive' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9943' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_status_bankHit' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9944' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_status_allowPrecharge' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9945' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_status_allowActive' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9946' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_status_allowWrite' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9947' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_status_allowRead' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9948' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_address_byte' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9949' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_address_column' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9950' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_address_bank' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9951' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_address_row' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9952' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_write' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9953' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_context' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9954' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_offset' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9955' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_offsetLast' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9956' with positive edge clock.
Creating register for signal `\Tasker.\stations_1_frustration_counter' using process `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
  created $dff cell `$procdff$9957' with positive edge clock.
Creating register for signal `\Tasker.$memwr$\banksRow$./ICESugarProMinimal.v:18614$2861_ADDR' using process `\Tasker.$proc$./ICESugarProMinimal.v:18612$2868'.
  created $dff cell `$procdff$9958' with positive edge clock.
Creating register for signal `\Tasker.$memwr$\banksRow$./ICESugarProMinimal.v:18614$2861_DATA' using process `\Tasker.$proc$./ICESugarProMinimal.v:18612$2868'.
  created $dff cell `$procdff$9959' with positive edge clock.
Creating register for signal `\Tasker.$memwr$\banksRow$./ICESugarProMinimal.v:18614$2861_EN' using process `\Tasker.$proc$./ICESugarProMinimal.v:18612$2868'.
  created $dff cell `$procdff$9960' with positive edge clock.
Creating register for signal `\Backend.\rspPipeline_debugData' using process `\Backend.$proc$./ICESugarProMinimal.v:18047$2860'.
  created $dff cell `$procdff$9961' with positive edge clock.
Creating register for signal `\Backend.\rspPop_payload_last' using process `\Backend.$proc$./ICESugarProMinimal.v:18047$2860'.
  created $dff cell `$procdff$9962' with positive edge clock.
Creating register for signal `\Backend.\rspPop_payload_fragment_data' using process `\Backend.$proc$./ICESugarProMinimal.v:18047$2860'.
  created $dff cell `$procdff$9963' with positive edge clock.
Creating register for signal `\Backend.\rspPop_payload_fragment_context' using process `\Backend.$proc$./ICESugarProMinimal.v:18047$2860'.
  created $dff cell `$procdff$9964' with positive edge clock.
Creating register for signal `\Backend.\_zz_writePipeline_writeHistory_1_valid' using process `\Backend.$proc$./ICESugarProMinimal.v:18014$2859'.
  created $dff cell `$procdff$9965' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_1' using process `\Backend.$proc$./ICESugarProMinimal.v:18014$2859'.
  created $dff cell `$procdff$9966' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_2' using process `\Backend.$proc$./ICESugarProMinimal.v:18014$2859'.
  created $dff cell `$procdff$9967' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_3' using process `\Backend.$proc$./ICESugarProMinimal.v:18014$2859'.
  created $dff cell `$procdff$9968' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_4' using process `\Backend.$proc$./ICESugarProMinimal.v:18014$2859'.
  created $dff cell `$procdff$9969' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_5' using process `\Backend.$proc$./ICESugarProMinimal.v:18014$2859'.
  created $dff cell `$procdff$9970' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_6' using process `\Backend.$proc$./ICESugarProMinimal.v:18014$2859'.
  created $dff cell `$procdff$9971' with positive edge clock.
Creating register for signal `\Backend.\_zz_rspPipeline_readHistory_7' using process `\Backend.$proc$./ICESugarProMinimal.v:18014$2859'.
  created $dff cell `$procdff$9972' with positive edge clock.
Creating register for signal `\Backend.\rspPop_valid' using process `\Backend.$proc$./ICESugarProMinimal.v:18014$2859'.
  created $dff cell `$procdff$9973' with positive edge clock.
Creating register for signal `\BmbAligner.\io_input_cmd_payload_first' using process `\BmbAligner.$proc$./ICESugarProMinimal.v:20652$2801'.
  created $dff cell `$procdff$9974' with positive edge clock.
Creating register for signal `\BmbAligner.\logic_cmdLogic_forWrite_postPadding' using process `\BmbAligner.$proc$./ICESugarProMinimal.v:20652$2801'.
  created $dff cell `$procdff$9975' with positive edge clock.
Creating register for signal `\BmbAligner.\logic_rspLogic_forRead_transferCounter' using process `\BmbAligner.$proc$./ICESugarProMinimal.v:20652$2801'.
  created $dff cell `$procdff$9976' with positive edge clock.
Creating register for signal `\BmbAligner.\io_input_rsp_payload_first' using process `\BmbAligner.$proc$./ICESugarProMinimal.v:20652$2801'.
  created $dff cell `$procdff$9977' with positive edge clock.
Creating register for signal `\BmbAlignedSpliter.\cmdLogic_beatCounter' using process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20443$2756'.
  created $dff cell `$procdff$9978' with positive edge clock.
Creating register for signal `\BmbAlignedSpliter.\cmdLogic_splitCounter' using process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20443$2756'.
  created $dff cell `$procdff$9979' with positive edge clock.
Creating register for signal `\BmbAlignedSpliter.\cmdLogic_firstSplit' using process `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20443$2756'.
  created $dff cell `$procdff$9980' with positive edge clock.
Creating register for signal `\BmbToCorePort.\rspPendingCounter' using process `\BmbToCorePort.$proc$./ICESugarProMinimal.v:20250$2723'.
  created $dff cell `$procdff$9981' with positive edge clock.
Creating register for signal `\BmbToCorePort.\io_input_cmd_payload_first' using process `\BmbToCorePort.$proc$./ICESugarProMinimal.v:20250$2723'.
  created $dff cell `$procdff$9982' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_1.\pushPtr_value' using process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20126$2701'.
  created $dff cell `$procdff$9983' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_1.\popPtr_value' using process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20126$2701'.
  created $dff cell `$procdff$9984' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_1.\risingOccupancy' using process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20126$2701'.
  created $dff cell `$procdff$9985' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_1.$memwr$\ram$./ICESugarProMinimal.v:20053$2668_ADDR' using process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20051$2670'.
  created $dff cell `$procdff$9986' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_1.$memwr$\ram$./ICESugarProMinimal.v:20053$2668_DATA' using process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20051$2670'.
  created $dff cell `$procdff$9987' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_1.$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN' using process `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20051$2670'.
  created $dff cell `$procdff$9988' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_2.\pushPtr_value' using process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19974$2667'.
  created $dff cell `$procdff$9989' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_2.\popPtr_value' using process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19974$2667'.
  created $dff cell `$procdff$9990' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_2.\risingOccupancy' using process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19974$2667'.
  created $dff cell `$procdff$9991' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_2.$memwr$\ram$./ICESugarProMinimal.v:19902$2634_ADDR' using process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19900$2636'.
  created $dff cell `$procdff$9992' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_2.$memwr$\ram$./ICESugarProMinimal.v:19902$2634_DATA' using process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19900$2636'.
  created $dff cell `$procdff$9993' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_2.$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN' using process `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19900$2636'.
  created $dff cell `$procdff$9994' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_3.\pushPtr_value' using process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19826$2633'.
  created $dff cell `$procdff$9995' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_3.\popPtr_value' using process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19826$2633'.
  created $dff cell `$procdff$9996' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_3.\risingOccupancy' using process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19826$2633'.
  created $dff cell `$procdff$9997' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_3.$memwr$\ram$./ICESugarProMinimal.v:19756$2600_ADDR' using process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19754$2602'.
  created $dff cell `$procdff$9998' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_3.$memwr$\ram$./ICESugarProMinimal.v:19756$2600_DATA' using process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19754$2602'.
  created $dff cell `$procdff$9999' with positive edge clock.
Creating register for signal `\StreamFifoLowLatency_3.$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN' using process `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19754$2602'.
  created $dff cell `$procdff$10000' with positive edge clock.
Creating register for signal `\UartCtrlTx.\stateMachine_parity' using process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17404$2596'.
  created $dff cell `$procdff$10001' with positive edge clock.
Creating register for signal `\UartCtrlTx.\tickCounter_value' using process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17404$2596'.
  created $dff cell `$procdff$10002' with positive edge clock.
Creating register for signal `\UartCtrlTx.\stateMachine_state' using process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17358$2592'.
  created $dff cell `$procdff$10003' with positive edge clock.
Creating register for signal `\UartCtrlTx.\clockDivider_counter_value' using process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17358$2592'.
  created $dff cell `$procdff$10004' with positive edge clock.
Creating register for signal `\UartCtrlTx.\_zz_io_txd' using process `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17358$2592'.
  created $dff cell `$procdff$10005' with positive edge clock.
Creating register for signal `\UartCtrlRx.\bitTimer_counter' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17163$2556'.
  created $dff cell `$procdff$10006' with positive edge clock.
Creating register for signal `\UartCtrlRx.\bitCounter_value' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17163$2556'.
  created $dff cell `$procdff$10007' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_parity' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17163$2556'.
  created $dff cell `$procdff$10008' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_shifter' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17163$2556'.
  created $dff cell `$procdff$10009' with positive edge clock.
Creating register for signal `\UartCtrlRx.$bitselwrite$mask$./ICESugarProMinimal.v:17190$2522' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17163$2556'.
  created $dff cell `$procdff$10010' with positive edge clock.
Creating register for signal `\UartCtrlRx.$bitselwrite$data$./ICESugarProMinimal.v:17190$2523' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17163$2556'.
  created $dff cell `$procdff$10011' with positive edge clock.
Creating register for signal `\UartCtrlRx.$lookahead\stateMachine_shifter$2555' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17163$2556'.
  created $dff cell `$procdff$10012' with positive edge clock.
Creating register for signal `\UartCtrlRx.\_zz_io_rts' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17084$2543'.
  created $dff cell `$procdff$10013' with positive edge clock.
Creating register for signal `\UartCtrlRx.\sampler_samples_1' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17084$2543'.
  created $dff cell `$procdff$10014' with positive edge clock.
Creating register for signal `\UartCtrlRx.\sampler_samples_2' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17084$2543'.
  created $dff cell `$procdff$10015' with positive edge clock.
Creating register for signal `\UartCtrlRx.\sampler_value' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17084$2543'.
  created $dff cell `$procdff$10016' with positive edge clock.
Creating register for signal `\UartCtrlRx.\sampler_tick' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17084$2543'.
  created $dff cell `$procdff$10017' with positive edge clock.
Creating register for signal `\UartCtrlRx.\break_counter' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17084$2543'.
  created $dff cell `$procdff$10018' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_state' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17084$2543'.
  created $dff cell `$procdff$10019' with positive edge clock.
Creating register for signal `\UartCtrlRx.\stateMachine_validReg' using process `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17084$2543'.
  created $dff cell `$procdff$10020' with positive edge clock.
Creating register for signal `\BufferCC_2.\buffers_0' using process `\BufferCC_2.$proc$./ICESugarProMinimal.v:14108$2521'.
  created $dff cell `$procdff$10021' with positive edge clock.
Creating register for signal `\BufferCC_2.\buffers_1' using process `\BufferCC_2.$proc$./ICESugarProMinimal.v:14108$2521'.
  created $dff cell `$procdff$10022' with positive edge clock.
Creating register for signal `\VgaCtrl.\h_counter' using process `\VgaCtrl.$proc$./ICESugarProMinimal.v:14036$2518'.
  created $dff cell `$procdff$10023' with positive edge clock.
Creating register for signal `\VgaCtrl.\h_sync' using process `\VgaCtrl.$proc$./ICESugarProMinimal.v:14036$2518'.
  created $dff cell `$procdff$10024' with positive edge clock.
Creating register for signal `\VgaCtrl.\h_colorEn' using process `\VgaCtrl.$proc$./ICESugarProMinimal.v:14036$2518'.
  created $dff cell `$procdff$10025' with positive edge clock.
Creating register for signal `\VgaCtrl.\v_counter' using process `\VgaCtrl.$proc$./ICESugarProMinimal.v:14036$2518'.
  created $dff cell `$procdff$10026' with positive edge clock.
Creating register for signal `\VgaCtrl.\v_sync' using process `\VgaCtrl.$proc$./ICESugarProMinimal.v:14036$2518'.
  created $dff cell `$procdff$10027' with positive edge clock.
Creating register for signal `\VgaCtrl.\v_colorEn' using process `\VgaCtrl.$proc$./ICESugarProMinimal.v:14036$2518'.
  created $dff cell `$procdff$10028' with positive edge clock.
Creating register for signal `\UartCtrl.\clockDivider_counter' using process `\UartCtrl.$proc$./ICESugarProMinimal.v:14382$2502'.
  created $dff cell `$procdff$10029' with positive edge clock.
Creating register for signal `\UartCtrl.\clockDivider_tickReg' using process `\UartCtrl.$proc$./ICESugarProMinimal.v:14382$2502'.
  created $dff cell `$procdff$10030' with positive edge clock.
Creating register for signal `\StreamFifo.\logic_pushPtr_value' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:14247$2497'.
  created $dff cell `$procdff$10031' with positive edge clock.
Creating register for signal `\StreamFifo.\logic_popPtr_value' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:14247$2497'.
  created $dff cell `$procdff$10032' with positive edge clock.
Creating register for signal `\StreamFifo.\logic_risingOccupancy' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:14247$2497'.
  created $dff cell `$procdff$10033' with positive edge clock.
Creating register for signal `\StreamFifo.\_zz_io_pop_valid' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:14247$2497'.
  created $dff cell `$procdff$10034' with positive edge clock.
Creating register for signal `\StreamFifo.$memwr$\logic_ram$./ICESugarProMinimal.v:14178$2456_ADDR' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:14176$2460'.
  created $dff cell `$procdff$10035' with positive edge clock.
Creating register for signal `\StreamFifo.$memwr$\logic_ram$./ICESugarProMinimal.v:14178$2456_DATA' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:14176$2460'.
  created $dff cell `$procdff$10036' with positive edge clock.
Creating register for signal `\StreamFifo.$memwr$\logic_ram$./ICESugarProMinimal.v:14178$2456_EN' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:14176$2460'.
  created $dff cell `$procdff$10037' with positive edge clock.
Creating register for signal `\StreamFifo.\_zz_logic_ram_port0' using process `\StreamFifo.$proc$./ICESugarProMinimal.v:14170$2458'.
  created $dff cell `$procdff$10038' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_last' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15198$2455'.
  created $dff cell `$procdff$10039' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_fragment_opcode' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15198$2455'.
  created $dff cell `$procdff$10040' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_fragment_address' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15198$2455'.
  created $dff cell `$procdff$10041' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_fragment_length' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15198$2455'.
  created $dff cell `$procdff$10042' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_fragment_data' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15198$2455'.
  created $dff cell `$procdff$10043' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_fragment_mask' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15198$2455'.
  created $dff cell `$procdff$10044' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rData_fragment_context' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15198$2455'.
  created $dff cell `$procdff$10045' with positive edge clock.
Creating register for signal `\BmbAdapter.\cmdAddress_rData_write' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15198$2455'.
  created $dff cell `$procdff$10046' with positive edge clock.
Creating register for signal `\BmbAdapter.\cmdAddress_rData_address' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15198$2455'.
  created $dff cell `$procdff$10047' with positive edge clock.
Creating register for signal `\BmbAdapter.\cmdAddress_rData_context' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15198$2455'.
  created $dff cell `$procdff$10048' with positive edge clock.
Creating register for signal `\BmbAdapter.\cmdAddress_rData_burstLast' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15198$2455'.
  created $dff cell `$procdff$10049' with positive edge clock.
Creating register for signal `\BmbAdapter.\cmdAddress_rData_length' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15198$2455'.
  created $dff cell `$procdff$10050' with positive edge clock.
Creating register for signal `\BmbAdapter.\io_refresh_regNext' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15198$2455'.
  created $dff cell `$procdff$10051' with positive edge clock.
Creating register for signal `\BmbAdapter.\inputLogic_spliter_io_output_cmd_rValid' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15172$2454'.
  created $dff cell `$procdff$10052' with positive edge clock.
Creating register for signal `\BmbAdapter.\_zz_io_output_writeDataTocken' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15172$2454'.
  created $dff cell `$procdff$10053' with positive edge clock.
Creating register for signal `\BmbAdapter.\cmdAddress_rValid' using process `\BmbAdapter.$proc$./ICESugarProMinimal.v:15172$2454'.
  created $dff cell `$procdff$10054' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_read' using process `\Core.$proc$./ICESugarProMinimal.v:14769$2426'.
  created $dff cell `$procdff$10055' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_write' using process `\Core.$proc$./ICESugarProMinimal.v:14769$2426'.
  created $dff cell `$procdff$10056' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_active' using process `\Core.$proc$./ICESugarProMinimal.v:14769$2426'.
  created $dff cell `$procdff$10057' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_precharge' using process `\Core.$proc$./ICESugarProMinimal.v:14769$2426'.
  created $dff cell `$procdff$10058' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_read' using process `\Core.$proc$./ICESugarProMinimal.v:14769$2426'.
  created $dff cell `$procdff$10059' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_write' using process `\Core.$proc$./ICESugarProMinimal.v:14769$2426'.
  created $dff cell `$procdff$10060' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_active' using process `\Core.$proc$./ICESugarProMinimal.v:14769$2426'.
  created $dff cell `$procdff$10061' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_precharge' using process `\Core.$proc$./ICESugarProMinimal.v:14769$2426'.
  created $dff cell `$procdff$10062' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_prechargeAll' using process `\Core.$proc$./ICESugarProMinimal.v:14769$2426'.
  created $dff cell `$procdff$10063' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_refresh' using process `\Core.$proc$./ICESugarProMinimal.v:14769$2426'.
  created $dff cell `$procdff$10064' with positive edge clock.
Creating register for signal `\Core.\config_readLatency' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10065' with positive edge clock.
Creating register for signal `\Core.\config_RAS' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10066' with positive edge clock.
Creating register for signal `\Core.\config_RP' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10067' with positive edge clock.
Creating register for signal `\Core.\config_WR' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10068' with positive edge clock.
Creating register for signal `\Core.\config_RCD' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10069' with positive edge clock.
Creating register for signal `\Core.\config_WTR' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10070' with positive edge clock.
Creating register for signal `\Core.\config_RTP' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10071' with positive edge clock.
Creating register for signal `\Core.\config_RRD' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10072' with positive edge clock.
Creating register for signal `\Core.\config_RTW' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10073' with positive edge clock.
Creating register for signal `\Core.\config_RFC' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10074' with positive edge clock.
Creating register for signal `\Core.\config_REF' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10075' with positive edge clock.
Creating register for signal `\Core.\config_autoRefresh' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10076' with positive edge clock.
Creating register for signal `\Core.\config_noActive' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10077' with positive edge clock.
Creating register for signal `\Core.\config_phase_active' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10078' with positive edge clock.
Creating register for signal `\Core.\config_phase_precharge' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10079' with positive edge clock.
Creating register for signal `\Core.\config_phase_read' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10080' with positive edge clock.
Creating register for signal `\Core.\config_phase_write' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10081' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_last' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10082' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_address_byte' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10083' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_address_column' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10084' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_address_bank' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10085' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_address_row' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10086' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_0_context' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10087' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_last' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10088' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_address_byte' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10089' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_address_column' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10090' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_address_bank' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10091' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_address_row' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10092' with positive edge clock.
Creating register for signal `\Core.\tasker_1_io_output_stage_ports_1_context' using process `\Core.$proc$./ICESugarProMinimal.v:14737$2425'.
  created $dff cell `$procdff$10093' with positive edge clock.
Creating register for signal `\StreamArbiter.\maskLocked_0' using process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15371$2424'.
  created $dff cell `$procdff$10094' with positive edge clock.
Creating register for signal `\StreamArbiter.\maskLocked_1' using process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15371$2424'.
  created $dff cell `$procdff$10095' with positive edge clock.
Creating register for signal `\StreamArbiter.\maskLocked_2' using process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15371$2424'.
  created $dff cell `$procdff$10096' with positive edge clock.
Creating register for signal `\StreamArbiter.\locked' using process `\StreamArbiter.$proc$./ICESugarProMinimal.v:15358$2423'.
  created $dff cell `$procdff$10097' with positive edge clock.
Creating register for signal `\TmdsEncoder.\io_TMDS' using process `\TmdsEncoder.$proc$./ICESugarProMinimal.v:15535$2402'.
  created $dff cell `$procdff$10098' with positive edge clock.
Creating register for signal `\TmdsEncoder.\dc_bias' using process `\TmdsEncoder.$proc$./ICESugarProMinimal.v:15535$2402'.
  created $dff cell `$procdff$10099' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_flow_m2sPipe_valid' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15598$2343'.
  created $dff cell `$procdff$10100' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_hit' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15590$2342'.
  created $dff cell `$procdff$10101' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_flow_m2sPipe_payload_last' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15590$2342'.
  created $dff cell `$procdff$10102' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\outputArea_flow_m2sPipe_payload_fragment' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15590$2342'.
  created $dff cell `$procdff$10103' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\inputArea_target' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15582$2340'.
  created $dff cell `$procdff$10104' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\inputArea_data_last' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15582$2340'.
  created $dff cell `$procdff$10105' with positive edge clock.
Creating register for signal `\FlowCCByToggle.\inputArea_data_fragment' using process `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15582$2340'.
  created $dff cell `$procdff$10106' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_address' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16673$2337'.
  created $dff cell `$procdff$10107' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushCounter' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16673$2337'.
  created $dff cell `$procdff$10108' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_when_InstructionCache_l342' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16673$2337'.
  created $dff cell `$procdff$10109' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_valid' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16635$2335'.
  created $dff cell `$procdff$10110' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_hadError' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16635$2335'.
  created $dff cell `$procdff$10111' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_flushPending' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16635$2335'.
  created $dff cell `$procdff$10112' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_cmdSent' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16635$2335'.
  created $dff cell `$procdff$10113' with positive edge clock.
Creating register for signal `\InstructionCache.\lineLoader_wordIndex' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16635$2335'.
  created $dff cell `$procdff$10114' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_ADDR' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16545$2289'.
  created $dff cell `$procdff$10115' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_DATA' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16545$2289'.
  created $dff cell `$procdff$10116' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_EN' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16545$2289'.
  created $dff cell `$procdff$10117' with positive edge clock.
Creating register for signal `\InstructionCache.\_zz_banks_0_port1' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16539$2287'.
  created $dff cell `$procdff$10118' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_ADDR' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16533$2280'.
  created $dff cell `$procdff$10119' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_DATA' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16533$2280'.
  created $dff cell `$procdff$10120' with positive edge clock.
Creating register for signal `\InstructionCache.$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN' using process `\InstructionCache.$proc$./ICESugarProMinimal.v:16533$2280'.
  created $dff cell `$procdff$10121' with positive edge clock.
Creating register for signal `\DataCache.\memCmdSent' using process `\DataCache.$proc$./ICESugarProMinimal.v:16376$2263'.
  created $dff cell `$procdff$10122' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_waitDone' using process `\DataCache.$proc$./ICESugarProMinimal.v:16376$2263'.
  created $dff cell `$procdff$10123' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_counter' using process `\DataCache.$proc$./ICESugarProMinimal.v:16376$2263'.
  created $dff cell `$procdff$10124' with positive edge clock.
Creating register for signal `\DataCache.\stageB_flusher_start' using process `\DataCache.$proc$./ICESugarProMinimal.v:16376$2263'.
  created $dff cell `$procdff$10125' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid' using process `\DataCache.$proc$./ICESugarProMinimal.v:16376$2263'.
  created $dff cell `$procdff$10126' with positive edge clock.
Creating register for signal `\DataCache.\loader_counter_value' using process `\DataCache.$proc$./ICESugarProMinimal.v:16376$2263'.
  created $dff cell `$procdff$10127' with positive edge clock.
Creating register for signal `\DataCache.\loader_waysAllocator' using process `\DataCache.$proc$./ICESugarProMinimal.v:16376$2263'.
  created $dff cell `$procdff$10128' with positive edge clock.
Creating register for signal `\DataCache.\loader_error' using process `\DataCache.$proc$./ICESugarProMinimal.v:16376$2263'.
  created $dff cell `$procdff$10129' with positive edge clock.
Creating register for signal `\DataCache.\loader_killReg' using process `\DataCache.$proc$./ICESugarProMinimal.v:16376$2263'.
  created $dff cell `$procdff$10130' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_valid' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10131' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_way' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10132' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_address' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10133' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_valid' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10134' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_error' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10135' with positive edge clock.
Creating register for signal `\DataCache.\tagsWriteLastCmd_payload_data_address' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10136' with positive edge clock.
Creating register for signal `\DataCache.\tagsReadCmd_payload_regNextWhen' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10137' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_wr' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10138' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_size' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10139' with positive edge clock.
Creating register for signal `\DataCache.\stageA_request_totalyConsistent' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10140' with positive edge clock.
Creating register for signal `\DataCache.\stageA_mask' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10141' with positive edge clock.
Creating register for signal `\DataCache.\stageA_wayInvalidate' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10142' with positive edge clock.
Creating register for signal `\DataCache.\stage0_dataColisions_regNextWhen' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10143' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_wr' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10144' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_size' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10145' with positive edge clock.
Creating register for signal `\DataCache.\stageB_request_totalyConsistent' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10146' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_physicalAddress' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10147' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isIoAccess' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10148' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_isPaging' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10149' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowRead' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10150' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowWrite' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10151' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_allowExecute' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10152' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_exception' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10153' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_refilling' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10154' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mmuRsp_bypassTranslation' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10155' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_valid' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10156' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_error' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10157' with positive edge clock.
Creating register for signal `\DataCache.\stageB_tagsReadRsp_0_address' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10158' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataReadRsp_0' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10159' with positive edge clock.
Creating register for signal `\DataCache.\stageB_wayInvalidate' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10160' with positive edge clock.
Creating register for signal `\DataCache.\stageB_dataColisions' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10161' with positive edge clock.
Creating register for signal `\DataCache.\stageB_unaligned' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10162' with positive edge clock.
Creating register for signal `\DataCache.\stageB_waysHitsBeforeInvalidate' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10163' with positive edge clock.
Creating register for signal `\DataCache.\stageB_mask' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10164' with positive edge clock.
Creating register for signal `\DataCache.\loader_valid_regNext' using process `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
  created $dff cell `$procdff$10165' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:15858$2051_ADDR' using process `\DataCache.$proc$./ICESugarProMinimal.v:15856$2071'.
  created $dff cell `$procdff$10166' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:15858$2051_DATA' using process `\DataCache.$proc$./ICESugarProMinimal.v:15856$2071'.
  created $dff cell `$procdff$10167' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:15858$2051_EN' using process `\DataCache.$proc$./ICESugarProMinimal.v:15856$2071'.
  created $dff cell `$procdff$10168' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:15861$2052_ADDR' using process `\DataCache.$proc$./ICESugarProMinimal.v:15856$2071'.
  created $dff cell `$procdff$10169' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:15861$2052_DATA' using process `\DataCache.$proc$./ICESugarProMinimal.v:15856$2071'.
  created $dff cell `$procdff$10170' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:15861$2052_EN' using process `\DataCache.$proc$./ICESugarProMinimal.v:15856$2071'.
  created $dff cell `$procdff$10171' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:15864$2053_ADDR' using process `\DataCache.$proc$./ICESugarProMinimal.v:15856$2071'.
  created $dff cell `$procdff$10172' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:15864$2053_DATA' using process `\DataCache.$proc$./ICESugarProMinimal.v:15856$2071'.
  created $dff cell `$procdff$10173' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:15864$2053_EN' using process `\DataCache.$proc$./ICESugarProMinimal.v:15856$2071'.
  created $dff cell `$procdff$10174' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:15867$2054_ADDR' using process `\DataCache.$proc$./ICESugarProMinimal.v:15856$2071'.
  created $dff cell `$procdff$10175' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:15867$2054_DATA' using process `\DataCache.$proc$./ICESugarProMinimal.v:15856$2071'.
  created $dff cell `$procdff$10176' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:15867$2054_EN' using process `\DataCache.$proc$./ICESugarProMinimal.v:15856$2071'.
  created $dff cell `$procdff$10177' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read' using process `\DataCache.$proc$./ICESugarProMinimal.v:15847$2066'.
  created $dff cell `$procdff$10178' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_1' using process `\DataCache.$proc$./ICESugarProMinimal.v:15847$2066'.
  created $dff cell `$procdff$10179' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_2' using process `\DataCache.$proc$./ICESugarProMinimal.v:15847$2066'.
  created $dff cell `$procdff$10180' with positive edge clock.
Creating register for signal `\DataCache.\_zz_ways_0_datasymbol_read_3' using process `\DataCache.$proc$./ICESugarProMinimal.v:15847$2066'.
  created $dff cell `$procdff$10181' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_ADDR' using process `\DataCache.$proc$./ICESugarProMinimal.v:15838$2058'.
  created $dff cell `$procdff$10182' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_DATA' using process `\DataCache.$proc$./ICESugarProMinimal.v:15838$2058'.
  created $dff cell `$procdff$10183' with positive edge clock.
Creating register for signal `\DataCache.$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_EN' using process `\DataCache.$proc$./ICESugarProMinimal.v:15838$2058'.
  created $dff cell `$procdff$10184' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\io_writes_0_cmd_payload_context_regNext' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16916$2047'.
  created $dff cell `$procdff$10185' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\read_ports_0_buffer_s1_payload_context' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16916$2047'.
  created $dff cell `$procdff$10186' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\read_ports_0_buffer_s1_payload_address' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16916$2047'.
  created $dff cell `$procdff$10187' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\read_ports_0_buffer_bufferIn_rData_data' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16916$2047'.
  created $dff cell `$procdff$10188' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\read_ports_0_buffer_bufferIn_rData_mask' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16916$2047'.
  created $dff cell `$procdff$10189' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\read_ports_0_buffer_bufferIn_rData_context' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16916$2047'.
  created $dff cell `$procdff$10190' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\read_ports_0_priority_value' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16916$2047'.
  created $dff cell `$procdff$10191' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\write_arbiter_0_doIt_regNext' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16899$2046'.
  created $dff cell `$procdff$10192' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\read_ports_0_buffer_s1_valid' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16899$2046'.
  created $dff cell `$procdff$10193' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\read_ports_0_buffer_bufferIn_rValid' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16899$2046'.
  created $dff cell `$procdff$10194' with positive edge clock.
Creating register for signal `\DmaMemoryCore.\_zz_banks_0_ram_port1' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16787$2021'.
  created $dff cell `$procdff$10195' with positive edge clock.
Creating register for signal `\DmaMemoryCore.$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_ADDR' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16781$2014'.
  created $dff cell `$procdff$10196' with positive edge clock.
Creating register for signal `\DmaMemoryCore.$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_DATA' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16781$2014'.
  created $dff cell `$procdff$10197' with positive edge clock.
Creating register for signal `\DmaMemoryCore.$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN' using process `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16781$2014'.
  created $dff cell `$procdff$10198' with positive edge clock.
Creating register for signal `\Ecp5Sdrx2Phy.\io_ctrl_writeEnable_delay_1' using process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13960$2012'.
  created $dff cell `$procdff$10199' with positive edge clock.
Creating register for signal `\Ecp5Sdrx2Phy.\DQrBuffer' using process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13954$2011'.
  created $dff cell `$procdff$10200' with positive edge clock.
Creating register for signal `\Ecp5Sdrx2Phy.\dqWriteEnable' using process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13954$2011'.
  created $dff cell `$procdff$10201' with positive edge clock.
Creating register for signal `\Ecp5Sdrx2Phy.\dqWriteEnableReg' using process `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13954$2011'.
  created $dff cell `$procdff$10202' with positive edge clock.
Creating register for signal `\BufferCC_3.\buffers_0' using process `\BufferCC_3.$proc$./ICESugarProMinimal.v:13111$2002'.
  created $adff cell `$procdff$10203' with positive edge clock and negative level reset.
Creating register for signal `\BufferCC_3.\buffers_1' using process `\BufferCC_3.$proc$./ICESugarProMinimal.v:13111$2002'.
  created $adff cell `$procdff$10204' with positive edge clock and negative level reset.
Creating register for signal `\Core_1.\_zz_io_ctrl_rsp_payload_last' using process `\Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
  created $dff cell `$procdff$10205' with positive edge clock.
Creating register for signal `\Core_1.\_zz_io_ctrl_rsp_payload_fragment_opcode' using process `\Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
  created $dff cell `$procdff$10206' with positive edge clock.
Creating register for signal `\Core_1.\_zz_io_ctrl_rsp_payload_fragment_data' using process `\Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
  created $dff cell `$procdff$10207' with positive edge clock.
Creating register for signal `\Core_1.\_zz_io_ctrl_rsp_payload_fragment_context' using process `\Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
  created $dff cell `$procdff$10208' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_channelStop' using process `\Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
  created $dff cell `$procdff$10209' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_bytes' using process `\Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
  created $dff cell `$procdff$10210' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_selfRestart' using process `\Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
  created $dff cell `$procdff$10211' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_fifo_push_available' using process `\Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
  created $dff cell `$procdff$10212' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_fifo_push_ptr' using process `\Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
  created $dff cell `$procdff$10213' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_fifo_pop_ptr' using process `\Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
  created $dff cell `$procdff$10214' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_fifo_pop_withoutOverride_exposed' using process `\Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
  created $dff cell `$procdff$10215' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_push_memory' using process `\Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
  created $dff cell `$procdff$10216' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_push_m2b_address' using process `\Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
  created $dff cell `$procdff$10217' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_push_m2b_bytesLeft' using process `\Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
  created $dff cell `$procdff$10218' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_pop_memory' using process `\Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
  created $dff cell `$procdff$10219' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_pop_b2s_last' using process `\Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
  created $dff cell `$procdff$10220' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_pop_b2s_veryLastValid' using process `\Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
  created $dff cell `$procdff$10221' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_pop_b2s_veryLastPtr' using process `\Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
  created $dff cell `$procdff$10222' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_pop_b2s_veryLastEndPacket' using process `\Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
  created $dff cell `$procdff$10223' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_fifo_pop_ptrIncr_value_regNext' using process `\Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
  created $dff cell `$procdff$10224' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s1_address' using process `\Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
  created $dff cell `$procdff$10225' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s1_length' using process `\Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
  created $dff cell `$procdff$10226' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s1_lastBurst' using process `\Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
  created $dff cell `$procdff$10227' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s1_bytesLeft' using process `\Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
  created $dff cell `$procdff$10228' with positive edge clock.
Creating register for signal `\Core_1.\_zz_io_ctrl_rsp_valid_2' using process `\Core_1.$proc$./ICESugarProMinimal.v:12869$1989'.
  created $dff cell `$procdff$10229' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_channelValid' using process `\Core_1.$proc$./ICESugarProMinimal.v:12869$1989'.
  created $dff cell `$procdff$10230' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_descriptorValid' using process `\Core_1.$proc$./ICESugarProMinimal.v:12869$1989'.
  created $dff cell `$procdff$10231' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_priority' using process `\Core_1.$proc$./ICESugarProMinimal.v:12869$1989'.
  created $dff cell `$procdff$10232' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_weight' using process `\Core_1.$proc$./ICESugarProMinimal.v:12869$1989'.
  created $dff cell `$procdff$10233' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_ctrl_kick' using process `\Core_1.$proc$./ICESugarProMinimal.v:12869$1989'.
  created $dff cell `$procdff$10234' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_push_m2b_loadDone' using process `\Core_1.$proc$./ICESugarProMinimal.v:12869$1989'.
  created $dff cell `$procdff$10235' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_push_m2b_memPending' using process `\Core_1.$proc$./ICESugarProMinimal.v:12869$1989'.
  created $dff cell `$procdff$10236' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_interrupts_completion_enable' using process `\Core_1.$proc$./ICESugarProMinimal.v:12869$1989'.
  created $dff cell `$procdff$10237' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_interrupts_completion_valid' using process `\Core_1.$proc$./ICESugarProMinimal.v:12869$1989'.
  created $dff cell `$procdff$10238' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_interrupts_onChannelCompletion_enable' using process `\Core_1.$proc$./ICESugarProMinimal.v:12869$1989'.
  created $dff cell `$procdff$10239' with positive edge clock.
Creating register for signal `\Core_1.\channels_0_interrupts_onChannelCompletion_valid' using process `\Core_1.$proc$./ICESugarProMinimal.v:12869$1989'.
  created $dff cell `$procdff$10240' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s0_valid' using process `\Core_1.$proc$./ICESugarProMinimal.v:12869$1989'.
  created $dff cell `$procdff$10241' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s0_priority_roundRobins_0' using process `\Core_1.$proc$./ICESugarProMinimal.v:12869$1989'.
  created $dff cell `$procdff$10242' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s0_priority_roundRobins_1' using process `\Core_1.$proc$./ICESugarProMinimal.v:12869$1989'.
  created $dff cell `$procdff$10243' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s0_priority_roundRobins_2' using process `\Core_1.$proc$./ICESugarProMinimal.v:12869$1989'.
  created $dff cell `$procdff$10244' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s0_priority_roundRobins_3' using process `\Core_1.$proc$./ICESugarProMinimal.v:12869$1989'.
  created $dff cell `$procdff$10245' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s0_priority_counter' using process `\Core_1.$proc$./ICESugarProMinimal.v:12869$1989'.
  created $dff cell `$procdff$10246' with positive edge clock.
Creating register for signal `\Core_1.\m2b_cmd_s1_valid' using process `\Core_1.$proc$./ICESugarProMinimal.v:12869$1989'.
  created $dff cell `$procdff$10247' with positive edge clock.
Creating register for signal `\Core_1.\m2b_rsp_first' using process `\Core_1.$proc$./ICESugarProMinimal.v:12869$1989'.
  created $dff cell `$procdff$10248' with positive edge clock.
Creating register for signal `\BufferCC_4.\buffers_0' using process `\BufferCC_4.$proc$./ICESugarProMinimal.v:12163$1817'.
  created $adff cell `$procdff$10249' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_4.\buffers_1' using process `\BufferCC_4.$proc$./ICESugarProMinimal.v:12163$1817'.
  created $adff cell `$procdff$10250' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_5.\buffers_0' using process `\BufferCC_5.$proc$./ICESugarProMinimal.v:12139$1816'.
  created $adff cell `$procdff$10251' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_5.\buffers_1' using process `\BufferCC_5.$proc$./ICESugarProMinimal.v:12139$1816'.
  created $adff cell `$procdff$10252' with positive edge clock and positive level reset.
Creating register for signal `\VexRiscv.\_zz_3' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12058$1812'.
  created $dff cell `$procdff$10253' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_resetIt' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12058$1812'.
  created $dff cell `$procdff$10254' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_haltIt' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12058$1812'.
  created $dff cell `$procdff$10255' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_stepIt' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12058$1812'.
  created $dff cell `$procdff$10256' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_godmode' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12058$1812'.
  created $dff cell `$procdff$10257' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_haltedByBreak' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12058$1812'.
  created $dff cell `$procdff$10258' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_debugUsed' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12058$1812'.
  created $dff cell `$procdff$10259' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_disableEbreak' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12058$1812'.
  created $dff cell `$procdff$10260' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_firstCycle' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12041$1809'.
  created $dff cell `$procdff$10261' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_secondCycle' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12041$1809'.
  created $dff cell `$procdff$10262' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_isPipBusy' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12041$1809'.
  created $dff cell `$procdff$10263' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_busReadDataReg' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12041$1809'.
  created $dff cell `$procdff$10264' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_when_DebugPlugin_l244' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12041$1809'.
  created $dff cell `$procdff$10265' with positive edge clock.
Creating register for signal `\VexRiscv.\DebugPlugin_resetIt_regNext' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:12041$1809'.
  created $dff cell `$procdff$10266' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_bufferData' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10267' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_bufferValidLatch' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10268' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_throw2BytesLatch' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10269' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_pc' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10270' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_error' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10271' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10272' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10273' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_formal_rawInDecode' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10274' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_s1_tightlyCoupledHit' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10275' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs1' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10276' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_rs2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10277' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_accumulator' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10278' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_needRevert' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10279' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_done' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10280' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_result' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10281' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_address' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10282' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_payload_data' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10283' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mepc' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10284' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MEIP' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10285' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MTIP' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10286' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mip_MSIP' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10287' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_interrupt' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10288' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcause_exceptionCode' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10289' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mtval' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10290' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mcycle' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10291' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_minstret' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10292' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_code' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10293' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10294' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_code' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10295' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_targetPrivilege' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10296' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PC' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10297' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_PC' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10298' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_PC' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10299' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_INSTRUCTION' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10300' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_INSTRUCTION' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10301' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_INSTRUCTION' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10302' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RVC' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10303' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10304' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10305' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_FORMAL_PC_NEXT' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10306' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_FORCE_CONSTISTENCY' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10307' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC1_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10308' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_USE_SUB_LESS' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10309' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_ENABLE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10310' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_ENABLE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10311' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_ENABLE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10312' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10313' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10314' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10315' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10316' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_VALID' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10317' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_EXECUTE_STAGE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10318' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10319' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BYPASSABLE_MEMORY_STAGE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10320' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_WR' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10321' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_WR' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10322' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_WR' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10323' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_MEMORY_MANAGMENT' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10324' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC_LESS_UNSIGNED' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10325' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ALU_BITWISE_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10326' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SHIFT_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10327' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10328' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_MUL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10329' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_MUL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10330' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_IS_MUL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10331' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_DIV' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10332' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_IS_DIV' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10333' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS1_SIGNED' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10334' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_RS2_SIGNED' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10335' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_BRANCH_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10336' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_IS_CSR' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10337' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_ENV_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10338' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_ENV_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10339' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_ENV_CTRL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10340' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS1' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10341' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_RS2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10342' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_SRC2_FORCE_ZERO' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10343' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_PREDICTION_HAD_BRANCHED2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10344' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_WRITE_OPCODE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10345' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_CSR_READ_OPCODE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10346' with positive edge clock.
Creating register for signal `\VexRiscv.\decode_to_execute_DO_EBREAK' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10347' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10348' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MEMORY_STORE_DATA_RF' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10349' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10350' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_REGFILE_WRITE_DATA' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10351' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_SHIFT_RIGHT' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10352' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10353' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_LH' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10354' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HL' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10355' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_MUL_HH' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10356' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_HH' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10357' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_DO' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10358' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_to_memory_BRANCH_CALC' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10359' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_to_writeBack_MUL_LOW' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10360' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_768' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10361' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_836' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10362' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_772' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10363' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_833' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10364' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_834' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10365' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_csr_835' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
  created $dff cell `$procdff$10366' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10367' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_arbitration_isValid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10368' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_arbitration_isValid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10369' with positive edge clock.
Creating register for signal `\VexRiscv.\writeBack_arbitration_isValid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10370' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_pcReg' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10371' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_correctionReg' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10372' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_booted' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10373' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_fetchPc_inc' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10374' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decodePc_pcReg' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10375' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10376' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_bufferValid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10377' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_decompressor_throw2BytesReg' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10378' with positive edge clock.
Creating register for signal `\VexRiscv.\_zz_IBusCachedPlugin_injector_decodeInput_valid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10379' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_0' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10380' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_1' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10381' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10382' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_injector_nextPcCalc_valids_3' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10383' with positive edge clock.
Creating register for signal `\VexRiscv.\IBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10384' with positive edge clock.
Creating register for signal `\VexRiscv.\DBusCachedPlugin_rspCounter' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10385' with positive edge clock.
Creating register for signal `\VexRiscv.\memory_DivPlugin_div_counter_value' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10386' with positive edge clock.
Creating register for signal `\VexRiscv.\HazardSimplePlugin_writeBackBuffer_valid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10387' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MIE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10388' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPIE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10389' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mstatus_MPP' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10390' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MEIE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10391' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MTIE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10392' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_mie_MSIE' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10393' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10394' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10395' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10396' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10397' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_interrupt_valid' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10398' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_0' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10399' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_1' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10400' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_pipelineLiberator_pcValids_2' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10401' with positive edge clock.
Creating register for signal `\VexRiscv.\CsrPlugin_hadException' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10402' with positive edge clock.
Creating register for signal `\VexRiscv.\execute_CsrPlugin_wfiWake' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10403' with positive edge clock.
Creating register for signal `\VexRiscv.\switch_Fetcher_l362' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
  created $dff cell `$procdff$10404' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_ADDR' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:8357$1113'.
  created $dff cell `$procdff$10405' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_DATA' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:8357$1113'.
  created $dff cell `$procdff$10406' with positive edge clock.
Creating register for signal `\VexRiscv.$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN' using process `\VexRiscv.$proc$./ICESugarProMinimal.v:8357$1113'.
  created $dff cell `$procdff$10407' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_tdoUnbufferd_regNext' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6794$918'.
  created $dff cell `$procdff$10408' with negative edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_fsm_state' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6752$908'.
  created $dff cell `$procdff$10409' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_instruction' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6752$908'.
  created $dff cell `$procdff$10410' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_instructionShift' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6752$908'.
  created $dff cell `$procdff$10411' with positive edge clock.
Creating register for signal `\JtagBridge.\jtag_tap_bypass' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6752$908'.
  created $dff cell `$procdff$10412' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_jtag_tap_tdoDr' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6752$908'.
  created $dff cell `$procdff$10413' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_io_input_valid_2' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6752$908'.
  created $dff cell `$procdff$10414' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_io_input_payload_fragment_1' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6752$908'.
  created $dff cell `$procdff$10415' with positive edge clock.
Creating register for signal `\JtagBridge.\_zz_jtag_tap_tdoDr_1' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6752$908'.
  created $dff cell `$procdff$10416' with positive edge clock.
Creating register for signal `\JtagBridge.\system_rsp_valid' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6741$907'.
  created $dff cell `$procdff$10417' with positive edge clock.
Creating register for signal `\JtagBridge.\system_rsp_payload_error' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6741$907'.
  created $dff cell `$procdff$10418' with positive edge clock.
Creating register for signal `\JtagBridge.\system_rsp_payload_data' using process `\JtagBridge.$proc$./ICESugarProMinimal.v:6741$907'.
  created $dff cell `$procdff$10419' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_dataShifter' using process `\SystemDebugger.$proc$./ICESugarProMinimal.v:6470$876'.
  created $dff cell `$procdff$10420' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_headerShifter' using process `\SystemDebugger.$proc$./ICESugarProMinimal.v:6470$876'.
  created $dff cell `$procdff$10421' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_dataLoaded' using process `\SystemDebugger.$proc$./ICESugarProMinimal.v:6444$874'.
  created $dff cell `$procdff$10422' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_headerLoaded' using process `\SystemDebugger.$proc$./ICESugarProMinimal.v:6444$874'.
  created $dff cell `$procdff$10423' with positive edge clock.
Creating register for signal `\SystemDebugger.\dispatcher_counter' using process `\SystemDebugger.$proc$./ICESugarProMinimal.v:6444$874'.
  created $dff cell `$procdff$10424' with positive edge clock.
Creating register for signal `\VgaToHdmiEcp5.\ctr_mod5' using process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6384$854'.
  created $dff cell `$procdff$10425' with positive edge clock.
Creating register for signal `\VgaToHdmiEcp5.\shift_ld' using process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6384$854'.
  created $dff cell `$procdff$10426' with positive edge clock.
Creating register for signal `\VgaToHdmiEcp5.\shift_R' using process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6384$854'.
  created $dff cell `$procdff$10427' with positive edge clock.
Creating register for signal `\VgaToHdmiEcp5.\shift_G' using process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6384$854'.
  created $dff cell `$procdff$10428' with positive edge clock.
Creating register for signal `\VgaToHdmiEcp5.\shift_B' using process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6384$854'.
  created $dff cell `$procdff$10429' with positive edge clock.
Creating register for signal `\VgaToHdmiEcp5.\shift_C' using process `\VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6384$854'.
  created $dff cell `$procdff$10430' with positive edge clock.
Creating register for signal `\BufferCC_6.\buffers_0' using process `\BufferCC_6.$proc$./ICESugarProMinimal.v:6186$842'.
  created $adff cell `$procdff$10431' with positive edge clock and positive level reset.
Creating register for signal `\BufferCC_6.\buffers_1' using process `\BufferCC_6.$proc$./ICESugarProMinimal.v:6186$842'.
  created $adff cell `$procdff$10432' with positive edge clock and positive level reset.
Creating register for signal `\BmbDecoder_1.\logic_rspHits_0' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5926$832'.
  created $dff cell `$procdff$10433' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspHits_1' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5926$832'.
  created $dff cell `$procdff$10434' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspHits_2' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5926$832'.
  created $dff cell `$procdff$10435' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspNoHit_singleBeatRsp' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5926$832'.
  created $dff cell `$procdff$10436' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspNoHit_context' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5926$832'.
  created $dff cell `$procdff$10437' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspNoHit_counter' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5926$832'.
  created $dff cell `$procdff$10438' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspNoHit_source' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5926$832'.
  created $dff cell `$procdff$10439' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspPendingCounter' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5911$830'.
  created $dff cell `$procdff$10440' with positive edge clock.
Creating register for signal `\BmbDecoder_1.\logic_rspNoHit_doIt' using process `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5911$830'.
  created $dff cell `$procdff$10441' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\io_bus_cmd_payload_fragment_context_regNextWhen' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5607$764'.
  created $dff cell `$procdff$10442' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\io_bus_cmd_valid_regNextWhen' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5597$763'.
  created $dff cell `$procdff$10443' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol0$./ICESugarProMinimal.v:5573$714_ADDR' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5571$724'.
  created $dff cell `$procdff$10444' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol0$./ICESugarProMinimal.v:5573$714_DATA' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5571$724'.
  created $dff cell `$procdff$10445' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol0$./ICESugarProMinimal.v:5573$714_EN' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5571$724'.
  created $dff cell `$procdff$10446' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol1$./ICESugarProMinimal.v:5576$715_ADDR' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5571$724'.
  created $dff cell `$procdff$10447' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol1$./ICESugarProMinimal.v:5576$715_DATA' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5571$724'.
  created $dff cell `$procdff$10448' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol1$./ICESugarProMinimal.v:5576$715_EN' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5571$724'.
  created $dff cell `$procdff$10449' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol2$./ICESugarProMinimal.v:5579$716_ADDR' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5571$724'.
  created $dff cell `$procdff$10450' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol2$./ICESugarProMinimal.v:5579$716_DATA' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5571$724'.
  created $dff cell `$procdff$10451' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol2$./ICESugarProMinimal.v:5579$716_EN' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5571$724'.
  created $dff cell `$procdff$10452' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol3$./ICESugarProMinimal.v:5582$717_ADDR' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5571$724'.
  created $dff cell `$procdff$10453' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol3$./ICESugarProMinimal.v:5582$717_DATA' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5571$724'.
  created $dff cell `$procdff$10454' with positive edge clock.
Creating register for signal `\BmbOnChipRam.$memwr$\ram_symbol3$./ICESugarProMinimal.v:5582$717_EN' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5571$724'.
  created $dff cell `$procdff$10455' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\_zz_ramsymbol_read' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5562$719'.
  created $dff cell `$procdff$10456' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\_zz_ramsymbol_read_1' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5562$719'.
  created $dff cell `$procdff$10457' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\_zz_ramsymbol_read_2' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5562$719'.
  created $dff cell `$procdff$10458' with positive edge clock.
Creating register for signal `\BmbOnChipRam.\_zz_ramsymbol_read_3' using process `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5562$719'.
  created $dff cell `$procdff$10459' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_opcode' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5500$711'.
  created $dff cell `$procdff$10460' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_source' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5500$711'.
  created $dff cell `$procdff$10461' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_address' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5500$711'.
  created $dff cell `$procdff$10462' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_context' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5500$711'.
  created $dff cell `$procdff$10463' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_beat' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5500$711'.
  created $dff cell `$procdff$10464' with positive edge clock.
Creating register for signal `\BmbUnburstify.\buffer_valid' using process `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5485$708'.
  created $dff cell `$procdff$10465' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_last' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
  created $dff cell `$procdff$10466' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_opcode' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
  created $dff cell `$procdff$10467' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_address' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
  created $dff cell `$procdff$10468' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_length' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
  created $dff cell `$procdff$10469' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_data' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
  created $dff cell `$procdff$10470' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_mask' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
  created $dff cell `$procdff$10471' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rData_fragment_context' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
  created $dff cell `$procdff$10472' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_0' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
  created $dff cell `$procdff$10473' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_1' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
  created $dff cell `$procdff$10474' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_2' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
  created $dff cell `$procdff$10475' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_3' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
  created $dff cell `$procdff$10476' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_4' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
  created $dff cell `$procdff$10477' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_5' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
  created $dff cell `$procdff$10478' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_hitsS1_6' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
  created $dff cell `$procdff$10479' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_noHitS1' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
  created $dff cell `$procdff$10480' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_0' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
  created $dff cell `$procdff$10481' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_1' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
  created $dff cell `$procdff$10482' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_2' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
  created $dff cell `$procdff$10483' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_3' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
  created $dff cell `$procdff$10484' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_4' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
  created $dff cell `$procdff$10485' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_5' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
  created $dff cell `$procdff$10486' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspHits_6' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
  created $dff cell `$procdff$10487' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspNoHit_singleBeatRsp' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
  created $dff cell `$procdff$10488' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspNoHit_context' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
  created $dff cell `$procdff$10489' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspNoHit_counter' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
  created $dff cell `$procdff$10490' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\io_input_cmd_rValid' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5209$675'.
  created $dff cell `$procdff$10491' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspPendingCounter' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5209$675'.
  created $dff cell `$procdff$10492' with positive edge clock.
Creating register for signal `\BmbDecoder_2.\logic_rspNoHit_doIt' using process `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5209$675'.
  created $dff cell `$procdff$10493' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_payload_last' using process `\BmbClint.$proc$./ICESugarProMinimal.v:4720$576'.
  created $dff cell `$procdff$10494' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_payload_fragment_opcode' using process `\BmbClint.$proc$./ICESugarProMinimal.v:4720$576'.
  created $dff cell `$procdff$10495' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_payload_fragment_data' using process `\BmbClint.$proc$./ICESugarProMinimal.v:4720$576'.
  created $dff cell `$procdff$10496' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_payload_fragment_context' using process `\BmbClint.$proc$./ICESugarProMinimal.v:4720$576'.
  created $dff cell `$procdff$10497' with positive edge clock.
Creating register for signal `\BmbClint.\logic_harts_0_cmp' using process `\BmbClint.$proc$./ICESugarProMinimal.v:4720$576'.
  created $dff cell `$procdff$10498' with positive edge clock.
Creating register for signal `\BmbClint.\logic_harts_0_timerInterrupt' using process `\BmbClint.$proc$./ICESugarProMinimal.v:4720$576'.
  created $dff cell `$procdff$10499' with positive edge clock.
Creating register for signal `\BmbClint.\_zz_io_bus_rsp_valid_2' using process `\BmbClint.$proc$./ICESugarProMinimal.v:4698$573'.
  created $dff cell `$procdff$10500' with positive edge clock.
Creating register for signal `\BmbClint.\logic_time' using process `\BmbClint.$proc$./ICESugarProMinimal.v:4698$573'.
  created $dff cell `$procdff$10501' with positive edge clock.
Creating register for signal `\BmbClint.\logic_harts_0_softwareInterrupt' using process `\BmbClint.$proc$./ICESugarProMinimal.v:4698$573'.
  created $dff cell `$procdff$10502' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_ctrl_rsp_payload_last' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
  created $dff cell `$procdff$10503' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_ctrl_rsp_payload_fragment_opcode' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
  created $dff cell `$procdff$10504' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_ctrl_rsp_payload_fragment_data' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
  created $dff cell `$procdff$10505' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_ctrl_rsp_payload_fragment_context' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
  created $dff cell `$procdff$10506' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_phase_write' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
  created $dff cell `$procdff$10507' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_phase_read' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
  created $dff cell `$procdff$10508' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_phase_active' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
  created $dff cell `$procdff$10509' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_phase_precharge' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
  created $dff cell `$procdff$10510' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_readLatency' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
  created $dff cell `$procdff$10511' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_REF' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
  created $dff cell `$procdff$10512' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RAS' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
  created $dff cell `$procdff$10513' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RP' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
  created $dff cell `$procdff$10514' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RFC' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
  created $dff cell `$procdff$10515' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RRD' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
  created $dff cell `$procdff$10516' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RCD' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
  created $dff cell `$procdff$10517' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RTW' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
  created $dff cell `$procdff$10518' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_RTP' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
  created $dff cell `$procdff$10519' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_WTR' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
  created $dff cell `$procdff$10520' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_WR' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
  created $dff cell `$procdff$10521' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_payload_CSn' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
  created $dff cell `$procdff$10522' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_payload_RASn' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
  created $dff cell `$procdff$10523' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_payload_CASn' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
  created $dff cell `$procdff$10524' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_payload_WEn' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
  created $dff cell `$procdff$10525' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_payload_ADDR' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
  created $dff cell `$procdff$10526' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_payload_BA' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
  created $dff cell `$procdff$10527' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_ctrl_rsp_valid_2' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4478$535'.
  created $dff cell `$procdff$10528' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_autoRefresh' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4478$535'.
  created $dff cell `$procdff$10529' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_config_noActive' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4478$535'.
  created $dff cell `$procdff$10530' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_cmd_valid_1' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4478$535'.
  created $dff cell `$procdff$10531' with positive edge clock.
Creating register for signal `\CtrlWithoutPhyBmb.\_zz_io_soft_CKE' using process `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4478$535'.
  created $dff cell `$procdff$10532' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_payload_last' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4119$518'.
  created $dff cell `$procdff$10533' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_payload_fragment_opcode' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4119$518'.
  created $dff cell `$procdff$10534' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_payload_fragment_data' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4119$518'.
  created $dff cell `$procdff$10535' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_payload_fragment_context' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4119$518'.
  created $dff cell `$procdff$10536' with positive edge clock.
Creating register for signal `\BmbGpio2.\io_gpio_read_delay_1' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4119$518'.
  created $dff cell `$procdff$10537' with positive edge clock.
Creating register for signal `\BmbGpio2.\syncronized' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4119$518'.
  created $dff cell `$procdff$10538' with positive edge clock.
Creating register for signal `\BmbGpio2.\last' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4119$518'.
  created $dff cell `$procdff$10539' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4119$518'.
  created $dff cell `$procdff$10540' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_1' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4119$518'.
  created $dff cell `$procdff$10541' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_2' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4119$518'.
  created $dff cell `$procdff$10542' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_3' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4119$518'.
  created $dff cell `$procdff$10543' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_4' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4119$518'.
  created $dff cell `$procdff$10544' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_5' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4119$518'.
  created $dff cell `$procdff$10545' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_6' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4119$518'.
  created $dff cell `$procdff$10546' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_write_7' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4119$518'.
  created $dff cell `$procdff$10547' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_bus_rsp_valid_2' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4085$516'.
  created $dff cell `$procdff$10548' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4085$516'.
  created $dff cell `$procdff$10549' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_1' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4085$516'.
  created $dff cell `$procdff$10550' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_2' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4085$516'.
  created $dff cell `$procdff$10551' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_3' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4085$516'.
  created $dff cell `$procdff$10552' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_4' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4085$516'.
  created $dff cell `$procdff$10553' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_5' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4085$516'.
  created $dff cell `$procdff$10554' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_6' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4085$516'.
  created $dff cell `$procdff$10555' with positive edge clock.
Creating register for signal `\BmbGpio2.\_zz_io_gpio_writeEnable_7' using process `\BmbGpio2.$proc$./ICESugarProMinimal.v:4085$516'.
  created $dff cell `$procdff$10556' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_payload_last' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3836$475'.
  created $dff cell `$procdff$10557' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_payload_fragment_opcode' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3836$475'.
  created $dff cell `$procdff$10558' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_payload_fragment_data' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3836$475'.
  created $dff cell `$procdff$10559' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_payload_fragment_context' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3836$475'.
  created $dff cell `$procdff$10560' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\uartCtrl_1_io_readBreak_regNext' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3836$475'.
  created $dff cell `$procdff$10561' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\_zz_io_bus_rsp_valid_2' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3776$473'.
  created $dff cell `$procdff$10562' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_interruptCtrl_writeIntEnable' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3776$473'.
  created $dff cell `$procdff$10563' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_interruptCtrl_readIntEnable' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3776$473'.
  created $dff cell `$procdff$10564' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_misc_readError' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3776$473'.
  created $dff cell `$procdff$10565' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_misc_readOverflowError' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3776$473'.
  created $dff cell `$procdff$10566' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_misc_breakDetected' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3776$473'.
  created $dff cell `$procdff$10567' with positive edge clock.
Creating register for signal `\BmbUartCtrl.\bridge_misc_doBreak' using process `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3776$473'.
  created $dff cell `$procdff$10568' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_ctrl_rsp_payload_last' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3343$435'.
  created $dff cell `$procdff$10569' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_ctrl_rsp_payload_fragment_opcode' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3343$435'.
  created $dff cell `$procdff$10570' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_ctrl_rsp_payload_fragment_data' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3343$435'.
  created $dff cell `$procdff$10571' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_ctrl_rsp_payload_fragment_context' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3343$435'.
  created $dff cell `$procdff$10572' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\vga_run_regNext' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3343$435'.
  created $dff cell `$procdff$10573' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_when_VgaCtrl_l230' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3343$435'.
  created $dff cell `$procdff$10574' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_h_syncStart' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3343$435'.
  created $dff cell `$procdff$10575' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_h_syncEnd' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3343$435'.
  created $dff cell `$procdff$10576' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_h_colorStart' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3343$435'.
  created $dff cell `$procdff$10577' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_h_colorEnd' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3343$435'.
  created $dff cell `$procdff$10578' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_v_syncStart' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3343$435'.
  created $dff cell `$procdff$10579' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_v_syncEnd' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3343$435'.
  created $dff cell `$procdff$10580' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_v_colorStart' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3343$435'.
  created $dff cell `$procdff$10581' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_v_colorEnd' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3343$435'.
  created $dff cell `$procdff$10582' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_ctrl_rsp_valid_2' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3295$433'.
  created $dff cell `$procdff$10583' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\run' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3295$433'.
  created $dff cell `$procdff$10584' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_vga_input_ready_2' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3295$433'.
  created $dff cell `$procdff$10585' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\when_Stream_l408' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3295$433'.
  created $dff cell `$procdff$10586' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_vga_adapted_translated_thrown_ready' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3295$433'.
  created $dff cell `$procdff$10587' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\vga_adapted_payload_first' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3295$433'.
  created $dff cell `$procdff$10588' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_h_polarity' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3295$433'.
  created $dff cell `$procdff$10589' with positive edge clock.
Creating register for signal `\BmbVgaCtrl.\_zz_io_timings_v_polarity' using process `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3295$433'.
  created $dff cell `$procdff$10590' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10591' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10592' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10593' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10594' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10595' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10596' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10597' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10598' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rData_fragment_source' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10599' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10600' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10601' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10602' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rData_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10603' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rData_fragment_mask' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10604' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10605' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10606' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_source' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10607' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10608' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10609' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10610' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10611' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_mask' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10612' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10613' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_dBus32_bmb_rsp_payload_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10614' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_dBus32_bmb_rsp_payload_fragment_source' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10615' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_dBus32_bmb_rsp_payload_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10616' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_dBus32_bmb_rsp_payload_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10617' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_dBus32_bmb_rsp_payload_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10618' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10619' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10620' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10621' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10622' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10623' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_mask' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10624' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10625' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_bmbPeripheral_bmb_rsp_payload_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10626' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10627' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10628' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_bmbPeripheral_bmb_rsp_payload_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10629' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10630' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_source' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10631' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10632' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10633' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10634' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10635' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_mask' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10636' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10637' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10638' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_source' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10639' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10640' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10641' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10642' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10643' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_mask' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10644' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10645' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10646' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_source' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10647' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10648' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10649' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10650' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dma_logic_io_read_cmd_rData_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10651' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dma_logic_io_read_cmd_rData_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10652' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dma_logic_io_read_cmd_rData_fragment_address' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10653' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dma_logic_io_read_cmd_rData_fragment_length' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10654' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dma_logic_io_read_cmd_rData_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10655' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_io_read_rsp_payload_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10656' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_io_read_rsp_payload_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10657' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_io_read_rsp_payload_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10658' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_io_read_rsp_payload_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10659' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bmb_rsp_payload_last' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10660' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bmb_rsp_payload_fragment_opcode' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10661' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bmb_rsp_payload_fragment_data' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10662' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bmb_rsp_payload_fragment_context' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10663' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_externalInterrupt_plic_target_bestRequest_priority' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10664' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_externalInterrupt_plic_target_bestRequest_id' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10665' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_externalInterrupt_plic_target_bestRequest_valid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
  created $dff cell `$procdff$10666' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2740$377'.
  created $dff cell `$procdff$10667' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2740$377'.
  created $dff cell `$procdff$10668' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dBus32_bmb_cmd_s2mPipe_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2740$377'.
  created $dff cell `$procdff$10669' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_dBus32_bmb_rsp_valid_1' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2740$377'.
  created $dff cell `$procdff$10670' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_bmbPeripheral_bmb_cmd_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2740$377'.
  created $dff cell `$procdff$10671' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_bmbPeripheral_bmb_rsp_valid_1' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2740$377'.
  created $dff cell `$procdff$10672' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2740$377'.
  created $dff cell `$procdff$10673' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2740$377'.
  created $dff cell `$procdff$10674' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_valid_1' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2740$377'.
  created $dff cell `$procdff$10675' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dma_logic_io_read_cmd_rValid' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2740$377'.
  created $dff cell `$procdff$10676' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_when_Stream_l342_1' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2740$377'.
  created $dff cell `$procdff$10677' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dma_vga_channel_interrupt_plic_gateway_ip' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2740$377'.
  created $dff cell `$procdff$10678' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_dma_vga_channel_interrupt_plic_gateway_waitCompletion' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2740$377'.
  created $dff cell `$procdff$10679' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_plic_logic_bmb_rsp_valid_2' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2740$377'.
  created $dff cell `$procdff$10680' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_dma_vga_channel_interrupt_plic_gateway_priority' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2740$377'.
  created $dff cell `$procdff$10681' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_plic_logic_bridge_coherencyStall_value' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2740$377'.
  created $dff cell `$procdff$10682' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_cpu_externalInterrupt_plic_target_threshold' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2740$377'.
  created $dff cell `$procdff$10683' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\_zz_system_cpu_externalInterrupt_plic_target_ie_0' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2740$377'.
  created $dff cell `$procdff$10684' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_logic_cpu_debug_bus_cmd_fire_regNext' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2732$376'.
  created $dff cell `$procdff$10685' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\system_cpu_debugReset' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2728$375'.
  created $dff cell `$procdff$10686' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\systemCdCtrl_logic_holdingLogic_resetCounter' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2718$373'.
  created $dff cell `$procdff$10687' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\systemCdCtrl_logic_outputReset' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2718$373'.
  created $dff cell `$procdff$10688' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\hdmiCd_logic_holdingLogic_resetCounter' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2708$371'.
  created $dff cell `$procdff$10689' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\hdmiCd_logic_outputReset' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2708$371'.
  created $dff cell `$procdff$10690' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\debugCdCtrl_logic_holdingLogic_resetCounter' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2698$369'.
  created $dff cell `$procdff$10691' with positive edge clock.
Creating register for signal `\ICESugarProMinimal.\debugCdCtrl_logic_outputReset' using process `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2698$369'.
  created $dff cell `$procdff$10692' with positive edge clock.
Creating register for signal `\top.\lcdclk' using process `\top.$proc$./top.v:54$224'.
  created $dff cell `$procdff$10693' with positive edge clock.
Creating register for signal `\top.\counter' using process `\top.$proc$./top.v:54$224'.
  created $dff cell `$procdff$10694' with positive edge clock.
Creating register for signal `\top.\reset' using process `\top.$proc$./top.v:54$224'.
  created $dff cell `$procdff$10695' with positive edge clock.

5.5.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

5.5.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$223'.
Found and cleaned up 2 empty switches in `\TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `TRELLIS_FF.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:350$219'.
Removing empty process `DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$201'.
Found and cleaned up 1 empty switch in `\DPR16X4C.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:285$178'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:0$144'.
Found and cleaned up 1 empty switch in `\TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:221$120'.
Removing empty process `TRELLIS_DPR16X4.$proc$/usr/local/bin/../share/yosys/ecp5/cells_sim.v:213$119'.
Found and cleaned up 1 empty switch in `\BufferCC.$proc$./ICESugarProMinimal.v:20713$3333'.
Removing empty process `BufferCC.$proc$./ICESugarProMinimal.v:20713$3333'.
Found and cleaned up 3 empty switches in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20852$3332'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20852$3332'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20831$3319'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20831$3319'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20822$3316'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20822$3316'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20815$3315'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20815$3315'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20808$3313'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20808$3313'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20799$3310'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20799$3310'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20792$3309'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20792$3309'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20785$3308'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20785$3308'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20779$3301'.
Removing empty process `StreamFifoLowLatency.$proc$./ICESugarProMinimal.v:20779$3301'.
Removing empty process `BufferCC_1.$proc$./ICESugarProMinimal.v:20694$3298'.
Found and cleaned up 5 empty switches in `\Refresher.$proc$./ICESugarProMinimal.v:19679$3296'.
Removing empty process `Refresher.$proc$./ICESugarProMinimal.v:19679$3296'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18320$3291'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18316$3290'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18312$3289'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18308$3288'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18304$3287'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18291$3286'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18287$3285'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18283$3284'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18279$3283'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18275$3282'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18262$3281'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18258$3280'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18254$3279'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18250$3278'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18246$3277'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18233$3276'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18229$3275'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18225$3274'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18221$3273'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18217$3272'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18208$3271'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18205$3270'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18201$3269'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18197$3268'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18193$3267'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19638$3266'.
Found and cleaned up 19 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19539$3257'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19539$3257'.
Found and cleaned up 66 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19261$3209'.
Found and cleaned up 3 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19229$3195'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19229$3195'.
Found and cleaned up 3 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19210$3194'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19210$3194'.
Found and cleaned up 3 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19191$3193'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19191$3193'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19177$3179'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19152$3153'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19152$3153'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19131$3145'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19131$3145'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19115$3130'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19115$3130'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19090$3107'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19090$3107'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19069$3099'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19069$3099'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19053$3084'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19053$3084'.
Found and cleaned up 6 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:19011$3055'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:19011$3055'.
Found and cleaned up 4 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:18997$3051'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18997$3051'.
Found and cleaned up 5 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:18980$3048'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18980$3048'.
Found and cleaned up 5 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:18963$3045'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18963$3045'.
Found and cleaned up 5 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:18946$3042'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18946$3042'.
Found and cleaned up 7 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:18923$3041'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18923$3041'.
Found and cleaned up 1 empty switch in `\Tasker.$proc$./ICESugarProMinimal.v:18904$3039'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18904$3039'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:18842$2983'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18842$2983'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:18810$2952'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18810$2952'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:18778$2921'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18778$2921'.
Found and cleaned up 2 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:18746$2890'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18746$2890'.
Found and cleaned up 4 empty switches in `\Tasker.$proc$./ICESugarProMinimal.v:18716$2879'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18716$2879'.
Found and cleaned up 1 empty switch in `\Tasker.$proc$./ICESugarProMinimal.v:18709$2878'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18709$2878'.
Found and cleaned up 1 empty switch in `\Tasker.$proc$./ICESugarProMinimal.v:18680$2877'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18680$2877'.
Found and cleaned up 1 empty switch in `\Tasker.$proc$./ICESugarProMinimal.v:18651$2876'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18651$2876'.
Found and cleaned up 1 empty switch in `\Tasker.$proc$./ICESugarProMinimal.v:18618$2875'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18618$2875'.
Found and cleaned up 1 empty switch in `\Tasker.$proc$./ICESugarProMinimal.v:18612$2868'.
Removing empty process `Tasker.$proc$./ICESugarProMinimal.v:18612$2868'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:18047$2860'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18047$2860'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:18014$2859'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:18014$2859'.
Found and cleaned up 2 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:17988$2850'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:17988$2850'.
Found and cleaned up 2 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:17976$2849'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:17976$2849'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:17955$2833'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:17941$2825'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:17941$2825'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:17924$2821'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:17924$2821'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:17907$2818'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:17907$2818'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:17898$2817'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:17898$2817'.
Found and cleaned up 1 empty switch in `\Backend.$proc$./ICESugarProMinimal.v:17888$2816'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:17888$2816'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:17882$2815'.
Found and cleaned up 6 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:17858$2814'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:17858$2814'.
Found and cleaned up 6 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:17839$2813'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:17839$2813'.
Found and cleaned up 8 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:17815$2812'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:17815$2812'.
Found and cleaned up 12 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:17781$2811'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:17781$2811'.
Found and cleaned up 7 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:17758$2810'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:17758$2810'.
Found and cleaned up 7 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:17736$2809'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:17736$2809'.
Found and cleaned up 9 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:17709$2808'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:17709$2808'.
Found and cleaned up 13 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:17672$2807'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:17672$2807'.
Found and cleaned up 5 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:17653$2806'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:17653$2806'.
Found and cleaned up 6 empty switches in `\Backend.$proc$./ICESugarProMinimal.v:17628$2805'.
Removing empty process `Backend.$proc$./ICESugarProMinimal.v:17628$2805'.
Found and cleaned up 7 empty switches in `\BmbAligner.$proc$./ICESugarProMinimal.v:20652$2801'.
Removing empty process `BmbAligner.$proc$./ICESugarProMinimal.v:20652$2801'.
Found and cleaned up 2 empty switches in `\BmbAligner.$proc$./ICESugarProMinimal.v:20631$2789'.
Removing empty process `BmbAligner.$proc$./ICESugarProMinimal.v:20631$2789'.
Found and cleaned up 1 empty switch in `\BmbAligner.$proc$./ICESugarProMinimal.v:20618$2788'.
Removing empty process `BmbAligner.$proc$./ICESugarProMinimal.v:20618$2788'.
Found and cleaned up 1 empty switch in `\BmbAligner.$proc$./ICESugarProMinimal.v:20611$2787'.
Removing empty process `BmbAligner.$proc$./ICESugarProMinimal.v:20611$2787'.
Found and cleaned up 1 empty switch in `\BmbAligner.$proc$./ICESugarProMinimal.v:20604$2786'.
Removing empty process `BmbAligner.$proc$./ICESugarProMinimal.v:20604$2786'.
Found and cleaned up 2 empty switches in `\BmbAligner.$proc$./ICESugarProMinimal.v:20576$2765'.
Removing empty process `BmbAligner.$proc$./ICESugarProMinimal.v:20576$2765'.
Found and cleaned up 2 empty switches in `\BmbAligner.$proc$./ICESugarProMinimal.v:20562$2763'.
Removing empty process `BmbAligner.$proc$./ICESugarProMinimal.v:20562$2763'.
Found and cleaned up 5 empty switches in `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20443$2756'.
Removing empty process `BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20443$2756'.
Found and cleaned up 1 empty switch in `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20426$2754'.
Removing empty process `BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20426$2754'.
Found and cleaned up 1 empty switch in `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20419$2753'.
Removing empty process `BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20419$2753'.
Found and cleaned up 1 empty switch in `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20389$2742'.
Removing empty process `BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20389$2742'.
Found and cleaned up 1 empty switch in `\BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20371$2736'.
Removing empty process `BmbAlignedSpliter.$proc$./ICESugarProMinimal.v:20371$2736'.
Found and cleaned up 2 empty switches in `\BmbToCorePort.$proc$./ICESugarProMinimal.v:20250$2723'.
Removing empty process `BmbToCorePort.$proc$./ICESugarProMinimal.v:20250$2723'.
Found and cleaned up 1 empty switch in `\BmbToCorePort.$proc$./ICESugarProMinimal.v:20222$2711'.
Removing empty process `BmbToCorePort.$proc$./ICESugarProMinimal.v:20222$2711'.
Found and cleaned up 3 empty switches in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20126$2701'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20126$2701'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20103$2688'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20103$2688'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20094$2685'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20094$2685'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20087$2684'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20087$2684'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20080$2682'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20080$2682'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20071$2679'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20071$2679'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20064$2678'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20064$2678'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20057$2677'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20057$2677'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20051$2670'.
Removing empty process `StreamFifoLowLatency_1.$proc$./ICESugarProMinimal.v:20051$2670'.
Found and cleaned up 3 empty switches in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19974$2667'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19974$2667'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19952$2654'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19952$2654'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19943$2651'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19943$2651'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19936$2650'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19936$2650'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19929$2648'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19929$2648'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19920$2645'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19920$2645'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19913$2644'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19913$2644'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19906$2643'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19906$2643'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19900$2636'.
Removing empty process `StreamFifoLowLatency_2.$proc$./ICESugarProMinimal.v:19900$2636'.
Found and cleaned up 3 empty switches in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19826$2633'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19826$2633'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19806$2620'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19806$2620'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19797$2617'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19797$2617'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19790$2616'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19790$2616'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19783$2614'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19783$2614'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19774$2611'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19774$2611'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19767$2610'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19767$2610'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19760$2609'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19760$2609'.
Found and cleaned up 1 empty switch in `\StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19754$2602'.
Removing empty process `StreamFifoLowLatency_3.$proc$./ICESugarProMinimal.v:19754$2602'.
Found and cleaned up 7 empty switches in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17404$2596'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:17404$2596'.
Found and cleaned up 10 empty switches in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17358$2592'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:17358$2592'.
Found and cleaned up 3 empty switches in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17332$2585'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:17332$2585'.
Found and cleaned up 1 empty switch in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17313$2583'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:17313$2583'.
Found and cleaned up 2 empty switches in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17302$2581'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:17302$2581'.
Found and cleaned up 1 empty switch in `\UartCtrlTx.$proc$./ICESugarProMinimal.v:17292$2578'.
Removing empty process `UartCtrlTx.$proc$./ICESugarProMinimal.v:17292$2578'.
Found and cleaned up 10 empty switches in `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17163$2556'.
Removing empty process `UartCtrlRx.$proc$./ICESugarProMinimal.v:17163$2556'.
Found and cleaned up 17 empty switches in `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17084$2543'.
Removing empty process `UartCtrlRx.$proc$./ICESugarProMinimal.v:17084$2543'.
Found and cleaned up 2 empty switches in `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17062$2528'.
Removing empty process `UartCtrlRx.$proc$./ICESugarProMinimal.v:17062$2528'.
Found and cleaned up 5 empty switches in `\UartCtrlRx.$proc$./ICESugarProMinimal.v:17033$2526'.
Removing empty process `UartCtrlRx.$proc$./ICESugarProMinimal.v:17033$2526'.
Removing empty process `BufferCC_2.$proc$./ICESugarProMinimal.v:14108$2521'.
Found and cleaned up 15 empty switches in `\VgaCtrl.$proc$./ICESugarProMinimal.v:14036$2518'.
Removing empty process `VgaCtrl.$proc$./ICESugarProMinimal.v:14036$2518'.
Found and cleaned up 2 empty switches in `\UartCtrl.$proc$./ICESugarProMinimal.v:14382$2502'.
Removing empty process `UartCtrl.$proc$./ICESugarProMinimal.v:14382$2502'.
Found and cleaned up 1 empty switch in `\UartCtrl.$proc$./ICESugarProMinimal.v:14368$2501'.
Removing empty process `UartCtrl.$proc$./ICESugarProMinimal.v:14368$2501'.
Found and cleaned up 1 empty switch in `\UartCtrl.$proc$./ICESugarProMinimal.v:14361$2500'.
Removing empty process `UartCtrl.$proc$./ICESugarProMinimal.v:14361$2500'.
Found and cleaned up 3 empty switches in `\StreamFifo.$proc$./ICESugarProMinimal.v:14247$2497'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14247$2497'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14228$2478'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14228$2478'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14219$2475'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14219$2475'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14212$2474'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14212$2474'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14205$2472'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14205$2472'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14196$2469'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14196$2469'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14189$2468'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14189$2468'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14182$2467'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14182$2467'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14176$2460'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14176$2460'.
Found and cleaned up 1 empty switch in `\StreamFifo.$proc$./ICESugarProMinimal.v:14170$2458'.
Removing empty process `StreamFifo.$proc$./ICESugarProMinimal.v:14170$2458'.
Found and cleaned up 2 empty switches in `\BmbAdapter.$proc$./ICESugarProMinimal.v:15198$2455'.
Removing empty process `BmbAdapter.$proc$./ICESugarProMinimal.v:15198$2455'.
Found and cleaned up 3 empty switches in `\BmbAdapter.$proc$./ICESugarProMinimal.v:15172$2454'.
Removing empty process `BmbAdapter.$proc$./ICESugarProMinimal.v:15172$2454'.
Found and cleaned up 1 empty switch in `\BmbAdapter.$proc$./ICESugarProMinimal.v:15149$2447'.
Removing empty process `BmbAdapter.$proc$./ICESugarProMinimal.v:15149$2447'.
Found and cleaned up 1 empty switch in `\BmbAdapter.$proc$./ICESugarProMinimal.v:15120$2444'.
Removing empty process `BmbAdapter.$proc$./ICESugarProMinimal.v:15120$2444'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14532$2443'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14531$2442'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14530$2441'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14529$2440'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14528$2439'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14527$2438'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14526$2437'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14525$2436'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14524$2435'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14523$2434'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14522$2433'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14521$2432'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14520$2431'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14519$2430'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14518$2429'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14517$2428'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14516$2427'.
Found and cleaned up 1 empty switch in `\Core.$proc$./ICESugarProMinimal.v:14769$2426'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14769$2426'.
Removing empty process `Core.$proc$./ICESugarProMinimal.v:14737$2425'.
Found and cleaned up 1 empty switch in `\StreamArbiter.$proc$./ICESugarProMinimal.v:15371$2424'.
Removing empty process `StreamArbiter.$proc$./ICESugarProMinimal.v:15371$2424'.
Found and cleaned up 3 empty switches in `\StreamArbiter.$proc$./ICESugarProMinimal.v:15358$2423'.
Removing empty process `StreamArbiter.$proc$./ICESugarProMinimal.v:15358$2423'.
Found and cleaned up 1 empty switch in `\StreamArbiter.$proc$./ICESugarProMinimal.v:15296$2407'.
Removing empty process `StreamArbiter.$proc$./ICESugarProMinimal.v:15296$2407'.
Removing empty process `TmdsEncoder.$proc$./ICESugarProMinimal.v:15446$2405'.
Removing empty process `TmdsEncoder.$proc$./ICESugarProMinimal.v:15535$2402'.
Removing empty process `FlowCCByToggle.$proc$./ICESugarProMinimal.v:15557$2344'.
Found and cleaned up 1 empty switch in `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15598$2343'.
Removing empty process `FlowCCByToggle.$proc$./ICESugarProMinimal.v:15598$2343'.
Found and cleaned up 1 empty switch in `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15590$2342'.
Removing empty process `FlowCCByToggle.$proc$./ICESugarProMinimal.v:15590$2342'.
Found and cleaned up 1 empty switch in `\FlowCCByToggle.$proc$./ICESugarProMinimal.v:15582$2340'.
Removing empty process `FlowCCByToggle.$proc$./ICESugarProMinimal.v:15582$2340'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$./ICESugarProMinimal.v:16673$2337'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:16673$2337'.
Found and cleaned up 10 empty switches in `\InstructionCache.$proc$./ICESugarProMinimal.v:16635$2335'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:16635$2335'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:16596$2311'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:16596$2311'.
Found and cleaned up 3 empty switches in `\InstructionCache.$proc$./ICESugarProMinimal.v:16575$2300'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:16575$2300'.
Found and cleaned up 2 empty switches in `\InstructionCache.$proc$./ICESugarProMinimal.v:16566$2299'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:16566$2299'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:16559$2298'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:16559$2298'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:16552$2297'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:16552$2297'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:16545$2289'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:16545$2289'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:16539$2287'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:16539$2287'.
Found and cleaned up 1 empty switch in `\InstructionCache.$proc$./ICESugarProMinimal.v:16533$2280'.
Removing empty process `InstructionCache.$proc$./ICESugarProMinimal.v:16533$2280'.
Found and cleaned up 12 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16376$2263'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16376$2263'.
Found and cleaned up 14 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16310$2255'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16296$2247'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16296$2247'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16286$2244'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16286$2244'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16276$2237'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16276$2237'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16255$2216'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16255$2216'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16239$2212'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16239$2212'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16225$2208'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16225$2208'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16201$2205'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16201$2205'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16189$2193'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16189$2193'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16168$2190'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16168$2190'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16152$2177'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16152$2177'.
Found and cleaned up 7 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16121$2172'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16121$2172'.
Found and cleaned up 6 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16102$2168'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16102$2168'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16083$2154'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16083$2154'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16051$2132'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16051$2132'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:16040$2129'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16040$2129'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16026$2126'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16026$2126'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16016$2125'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16016$2125'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:16006$2124'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:16006$2124'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:15996$2123'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:15996$2123'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:15981$2122'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:15981$2122'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:15974$2121'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:15974$2121'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:15967$2118'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:15967$2118'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:15957$2115'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:15957$2115'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:15947$2114'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:15947$2114'.
Found and cleaned up 2 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:15937$2113'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:15937$2113'.
Found and cleaned up 3 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:15924$2112'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:15924$2112'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:15917$2111'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:15917$2111'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:15910$2110'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:15910$2110'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:15903$2109'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:15903$2109'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:15896$2108'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:15896$2108'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:15878$2101'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:15878$2101'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:15871$2100'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:15871$2100'.
Found and cleaned up 4 empty switches in `\DataCache.$proc$./ICESugarProMinimal.v:15856$2071'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:15856$2071'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:15847$2066'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:15847$2066'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:15844$2065'.
Found and cleaned up 1 empty switch in `\DataCache.$proc$./ICESugarProMinimal.v:15838$2058'.
Removing empty process `DataCache.$proc$./ICESugarProMinimal.v:15838$2058'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:16767$2049'.
Found and cleaned up 3 empty switches in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16916$2047'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:16916$2047'.
Found and cleaned up 3 empty switches in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16899$2046'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:16899$2046'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16877$2044'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:16877$2044'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16869$2043'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:16869$2043'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16835$2030'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:16835$2030'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16827$2029'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:16827$2029'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16819$2027'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:16819$2027'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16811$2026'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:16811$2026'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16793$2023'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:16793$2023'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16787$2021'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:16787$2021'.
Found and cleaned up 1 empty switch in `\DmaMemoryCore.$proc$./ICESugarProMinimal.v:16781$2014'.
Removing empty process `DmaMemoryCore.$proc$./ICESugarProMinimal.v:16781$2014'.
Found and cleaned up 1 empty switch in `\Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13960$2012'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13960$2012'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13954$2011'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13913$2009'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13894$2008'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13842$2007'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13830$2006'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13788$2005'.
Removing empty process `Ecp5Sdrx2Phy.$proc$./ICESugarProMinimal.v:13744$2004'.
Removing empty process `BufferCC_3.$proc$./ICESugarProMinimal.v:13111$2002'.
Found and cleaned up 25 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12999$1993'.
Found and cleaned up 34 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12869$1989'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12869$1989'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12850$1986'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12850$1986'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12836$1985'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12836$1985'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12822$1984'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12822$1984'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12808$1983'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12808$1983'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12798$1982'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12798$1982'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12778$1947'.
Found and cleaned up 1 empty switch in `\Core_1.$proc$./ICESugarProMinimal.v:12752$1939'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12752$1939'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12690$1901'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12690$1901'.
Found and cleaned up 1 empty switch in `\Core_1.$proc$./ICESugarProMinimal.v:12681$1896'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12681$1896'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12669$1884'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12669$1884'.
Found and cleaned up 1 empty switch in `\Core_1.$proc$./ICESugarProMinimal.v:12662$1874'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12662$1874'.
Found and cleaned up 1 empty switch in `\Core_1.$proc$./ICESugarProMinimal.v:12655$1873'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12655$1873'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12646$1872'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12646$1872'.
Found and cleaned up 3 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12629$1861'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12629$1861'.
Found and cleaned up 1 empty switch in `\Core_1.$proc$./ICESugarProMinimal.v:12620$1860'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12620$1860'.
Found and cleaned up 4 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12606$1859'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12606$1859'.
Found and cleaned up 5 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12590$1857'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12590$1857'.
Found and cleaned up 3 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12579$1856'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12579$1856'.
Found and cleaned up 2 empty switches in `\Core_1.$proc$./ICESugarProMinimal.v:12570$1855'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12570$1855'.
Found and cleaned up 1 empty switch in `\Core_1.$proc$./ICESugarProMinimal.v:12554$1854'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12554$1854'.
Found and cleaned up 1 empty switch in `\Core_1.$proc$./ICESugarProMinimal.v:12530$1842'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12530$1842'.
Found and cleaned up 1 empty switch in `\Core_1.$proc$./ICESugarProMinimal.v:12509$1838'.
Removing empty process `Core_1.$proc$./ICESugarProMinimal.v:12509$1838'.
Removing empty process `BufferCC_4.$proc$./ICESugarProMinimal.v:12163$1817'.
Removing empty process `BufferCC_5.$proc$./ICESugarProMinimal.v:12139$1816'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7786$1815'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:7785$1814'.
Found and cleaned up 18 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:12058$1812'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:12058$1812'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:12041$1809'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:12041$1809'.
Found and cleaned up 98 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11724$1782'.
Found and cleaned up 59 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11463$1763'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11453$1753'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11453$1753'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11445$1752'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11445$1752'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11438$1751'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11438$1751'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11429$1750'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11429$1750'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11420$1749'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11420$1749'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11411$1748'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11411$1748'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11391$1738'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11391$1738'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11244$1598'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11244$1598'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11232$1596'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11232$1596'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11217$1595'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11217$1595'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11200$1583'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11200$1583'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11188$1575'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11188$1575'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11181$1572'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11181$1572'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11163$1566'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11163$1566'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11156$1565'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11156$1565'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11147$1564'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11147$1564'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11112$1563'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11112$1563'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11095$1550'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11095$1550'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11084$1549'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11084$1549'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11077$1548'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11077$1548'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11070$1547'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11070$1547'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11058$1543'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11058$1543'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11028$1521'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11028$1521'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:11021$1520'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11021$1520'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11011$1519'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11011$1519'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:11001$1518'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:11001$1518'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10983$1512'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10983$1512'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10957$1508'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10942$1507'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10927$1504'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10927$1504'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10904$1503'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10892$1502'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10892$1502'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10874$1501'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10874$1501'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10857$1498'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10857$1498'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10803$1471'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10803$1471'.
Found and cleaned up 10 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10775$1470'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10775$1470'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10770$1468'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10744$1448'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10744$1448'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10735$1445'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10735$1445'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10726$1444'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10726$1444'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10702$1439'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10702$1439'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10688$1438'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10688$1438'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10650$1437'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10614$1434'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10605$1430'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10605$1430'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10588$1429'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10588$1429'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10565$1428'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10541$1427'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10523$1426'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10523$1426'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10509$1425'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10509$1425'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10495$1421'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10495$1421'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10488$1420'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10488$1420'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10481$1419'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10481$1419'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10474$1417'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10474$1417'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10413$1390'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10413$1390'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10393$1389'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10364$1386'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10354$1383'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10333$1379'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10333$1379'.
Found and cleaned up 5 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10314$1378'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10314$1378'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10304$1377'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10304$1377'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10294$1374'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10294$1374'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10286$1371'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10286$1371'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10261$1362'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10261$1362'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10228$1344'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10228$1344'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10218$1343'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10218$1343'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10211$1340'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10211$1340'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:10201$1339'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10201$1339'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10183$1330'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10159$1326'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10144$1325'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10119$1319'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10104$1318'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10104$1318'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10069$1276'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10051$1275'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10051$1275'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:10034$1274'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10034$1274'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10018$1272'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:10003$1271'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9996$1270'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9977$1269'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9962$1268'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9950$1267'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9893$1251'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9893$1251'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9869$1239'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9869$1239'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9856$1234'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9856$1234'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9841$1230'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9841$1230'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9830$1226'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9830$1226'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9820$1225'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9820$1225'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9811$1219'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9811$1219'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9803$1217'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9803$1217'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9790$1211'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9790$1211'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9776$1209'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9776$1209'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9766$1204'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9766$1204'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9754$1201'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9754$1201'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9739$1194'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9739$1194'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9732$1193'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9732$1193'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9725$1192'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9725$1192'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9718$1191'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9718$1191'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9702$1190'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9702$1190'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9692$1189'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9692$1189'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9685$1188'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9685$1188'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9675$1187'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9675$1187'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9665$1186'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9665$1186'.
Found and cleaned up 7 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9641$1185'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9641$1185'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9621$1184'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9621$1184'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9614$1183'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9614$1183'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9604$1182'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9604$1182'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9596$1181'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9596$1181'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9589$1180'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9589$1180'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9581$1179'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9581$1179'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9571$1178'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9571$1178'.
Found and cleaned up 4 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9556$1177'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9556$1177'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9547$1176'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9547$1176'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9537$1175'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9537$1175'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9527$1174'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9527$1174'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9515$1173'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9515$1173'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9505$1172'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9505$1172'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9494$1171'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9494$1171'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9481$1170'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9481$1170'.
Found and cleaned up 2 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9467$1169'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9467$1169'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9455$1168'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9455$1168'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9448$1167'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9448$1167'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9440$1166'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9440$1166'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9433$1165'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9433$1165'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9426$1164'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9426$1164'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9419$1163'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9419$1163'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9387$1162'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9387$1162'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9379$1151'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9379$1151'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9372$1150'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9372$1150'.
Found and cleaned up 3 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9334$1149'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9334$1149'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9291$1148'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9291$1148'.
Found and cleaned up 11 empty switches in `\VexRiscv.$proc$./ICESugarProMinimal.v:9261$1147'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9261$1147'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:9249$1146'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:9249$1146'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8501$1122'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8501$1122'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8484$1121'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8484$1121'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8467$1120'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8467$1120'.
Found and cleaned up 1 empty switch in `\VexRiscv.$proc$./ICESugarProMinimal.v:8357$1113'.
Removing empty process `VexRiscv.$proc$./ICESugarProMinimal.v:8357$1113'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:6531$919'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:6794$918'.
Found and cleaned up 8 empty switches in `\JtagBridge.$proc$./ICESugarProMinimal.v:6752$908'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:6752$908'.
Found and cleaned up 2 empty switches in `\JtagBridge.$proc$./ICESugarProMinimal.v:6741$907'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:6741$907'.
Found and cleaned up 3 empty switches in `\JtagBridge.$proc$./ICESugarProMinimal.v:6715$898'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:6715$898'.
Found and cleaned up 2 empty switches in `\JtagBridge.$proc$./ICESugarProMinimal.v:6697$897'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:6697$897'.
Found and cleaned up 1 empty switch in `\JtagBridge.$proc$./ICESugarProMinimal.v:6643$880'.
Removing empty process `JtagBridge.$proc$./ICESugarProMinimal.v:6643$880'.
Found and cleaned up 2 empty switches in `\SystemDebugger.$proc$./ICESugarProMinimal.v:6470$876'.
Removing empty process `SystemDebugger.$proc$./ICESugarProMinimal.v:6470$876'.
Found and cleaned up 6 empty switches in `\SystemDebugger.$proc$./ICESugarProMinimal.v:6444$874'.
Removing empty process `SystemDebugger.$proc$./ICESugarProMinimal.v:6444$874'.
Removing empty process `VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6255$863'.
Removing empty process `VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6254$862'.
Removing empty process `VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6384$854'.
Removing empty process `VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6371$847'.
Removing empty process `VgaToHdmiEcp5.$proc$./ICESugarProMinimal.v:6356$844'.
Removing empty process `BufferCC_6.$proc$./ICESugarProMinimal.v:6186$842'.
Found and cleaned up 1 empty switch in `\BmbArbiter.$proc$./ICESugarProMinimal.v:6087$835'.
Removing empty process `BmbArbiter.$proc$./ICESugarProMinimal.v:6087$835'.
Found and cleaned up 7 empty switches in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5926$832'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:5926$832'.
Found and cleaned up 3 empty switches in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5911$830'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:5911$830'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5898$818'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:5898$818'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5890$817'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:5890$817'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5883$816'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:5883$816'.
Found and cleaned up 3 empty switches in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5870$815'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:5870$815'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5862$811'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:5862$811'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5842$789'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:5842$789'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5826$787'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:5826$787'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5809$783'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:5809$783'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5792$779'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:5792$779'.
Found and cleaned up 1 empty switch in `\BmbDecoder_1.$proc$./ICESugarProMinimal.v:5754$774'.
Removing empty process `BmbDecoder_1.$proc$./ICESugarProMinimal.v:5754$774'.
Found and cleaned up 1 empty switch in `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5607$764'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:5607$764'.
Found and cleaned up 2 empty switches in `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5597$763'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:5597$763'.
Found and cleaned up 4 empty switches in `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5571$724'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:5571$724'.
Found and cleaned up 1 empty switch in `\BmbOnChipRam.$proc$./ICESugarProMinimal.v:5562$719'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:5562$719'.
Removing empty process `BmbOnChipRam.$proc$./ICESugarProMinimal.v:5559$718'.
Found and cleaned up 2 empty switches in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5500$711'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5500$711'.
Found and cleaned up 4 empty switches in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5485$708'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5485$708'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5467$707'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5467$707'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5460$706'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5460$706'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5445$700'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5445$700'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5437$698'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5437$698'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5429$694'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5429$694'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5420$692'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5420$692'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5412$691'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5412$691'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5404$690'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5404$690'.
Found and cleaned up 2 empty switches in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5392$689'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5392$689'.
Found and cleaned up 1 empty switch in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5384$688'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5384$688'.
Found and cleaned up 2 empty switches in `\BmbUnburstify.$proc$./ICESugarProMinimal.v:5373$687'.
Removing empty process `BmbUnburstify.$proc$./ICESugarProMinimal.v:5373$687'.
Found and cleaned up 9 empty switches in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5231$677'.
Found and cleaned up 5 empty switches in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5209$675'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5209$675'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5192$655'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5192$655'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5184$654'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5184$654'.
Found and cleaned up 3 empty switches in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5171$653'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5171$653'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5160$643'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5160$643'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5140$619'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5140$619'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5125$617'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5125$617'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5109$613'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5109$613'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5093$609'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5093$609'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5077$605'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5077$605'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5061$601'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5061$601'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5045$597'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5045$597'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:5029$593'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:5029$593'.
Found and cleaned up 1 empty switch in `\BmbDecoder_2.$proc$./ICESugarProMinimal.v:4968$584'.
Removing empty process `BmbDecoder_2.$proc$./ICESugarProMinimal.v:4968$584'.
Found and cleaned up 5 empty switches in `\BmbClint.$proc$./ICESugarProMinimal.v:4720$576'.
Removing empty process `BmbClint.$proc$./ICESugarProMinimal.v:4720$576'.
Found and cleaned up 4 empty switches in `\BmbClint.$proc$./ICESugarProMinimal.v:4698$573'.
Removing empty process `BmbClint.$proc$./ICESugarProMinimal.v:4698$573'.
Found and cleaned up 3 empty switches in `\BmbClint.$proc$./ICESugarProMinimal.v:4672$564'.
Removing empty process `BmbClint.$proc$./ICESugarProMinimal.v:4672$564'.
Found and cleaned up 1 empty switch in `\BmbClint.$proc$./ICESugarProMinimal.v:4648$552'.
Removing empty process `BmbClint.$proc$./ICESugarProMinimal.v:4648$552'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4290$548'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4289$547'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4288$546'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4287$545'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4286$544'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4285$543'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4284$542'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4283$541'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4282$540'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4281$539'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4280$538'.
Found and cleaned up 11 empty switches in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4508$537'.
Found and cleaned up 5 empty switches in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4478$535'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4478$535'.
Found and cleaned up 2 empty switches in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4465$534'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4465$534'.
Found and cleaned up 1 empty switch in `\CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4439$522'.
Removing empty process `CtrlWithoutPhyBmb.$proc$./ICESugarProMinimal.v:4439$522'.
Found and cleaned up 3 empty switches in `\BmbGpio2.$proc$./ICESugarProMinimal.v:4119$518'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4119$518'.
Found and cleaned up 4 empty switches in `\BmbGpio2.$proc$./ICESugarProMinimal.v:4085$516'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4085$516'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4084$515'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4082$514'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4080$513'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4078$512'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4076$511'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4063$498'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4052$497'.
Found and cleaned up 1 empty switch in `\BmbGpio2.$proc$./ICESugarProMinimal.v:4013$496'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:4013$496'.
Found and cleaned up 1 empty switch in `\BmbGpio2.$proc$./ICESugarProMinimal.v:3989$484'.
Removing empty process `BmbGpio2.$proc$./ICESugarProMinimal.v:3989$484'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3836$475'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3836$475'.
Found and cleaned up 17 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3776$473'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3776$473'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3761$472'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3761$472'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3747$471'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3747$471'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3733$470'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3733$470'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3717$465'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3717$465'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3703$464'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3703$464'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3687$459'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3687$459'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3679$458'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3679$458'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3672$457'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3672$457'.
Found and cleaned up 2 empty switches in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3656$456'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3656$456'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3652$455'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3623$453'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3623$453'.
Found and cleaned up 1 empty switch in `\BmbUartCtrl.$proc$./ICESugarProMinimal.v:3599$441'.
Removing empty process `BmbUartCtrl.$proc$./ICESugarProMinimal.v:3599$441'.
Found and cleaned up 12 empty switches in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3343$435'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3343$435'.
Found and cleaned up 10 empty switches in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3295$433'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3295$433'.
Found and cleaned up 1 empty switch in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3270$415'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3270$415'.
Found and cleaned up 1 empty switch in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3263$414'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3263$414'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3236$407'.
Found and cleaned up 1 empty switch in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3228$405'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3228$405'.
Found and cleaned up 1 empty switch in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3218$403'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3218$403'.
Found and cleaned up 1 empty switch in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3205$402'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3205$402'.
Found and cleaned up 1 empty switch in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3181$390'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3181$390'.
Found and cleaned up 1 empty switch in `\BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3166$386'.
Removing empty process `BmbVgaCtrl.$proc$./ICESugarProMinimal.v:3166$386'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:405$385'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:403$384'.
Found and cleaned up 12 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2857$380'.
Found and cleaned up 27 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2740$377'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2740$377'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2732$376'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2732$376'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2728$375'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2718$373'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2718$373'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2708$371'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2708$371'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2698$369'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2698$369'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2620$368'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2620$368'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2611$365'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2611$365'.
Found and cleaned up 4 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2593$362'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2593$362'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2586$361'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2586$361'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2579$360'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2579$360'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2566$359'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2566$359'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2553$358'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2553$358'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2519$350'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2519$350'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2495$338'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2495$338'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2485$334'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2485$334'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2321$328'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2321$328'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2279$324'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2279$324'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2261$322'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2261$322'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2153$306'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2153$306'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2135$304'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2135$304'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2073$292'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2073$292'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2050$289'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2050$289'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2020$288'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2020$288'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2000$284'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:2000$284'.
Found and cleaned up 2 empty switches in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1990$283'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1990$283'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1981$281'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1981$281'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1974$280'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1974$280'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1966$278'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1966$278'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1959$277'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1959$277'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1951$276'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1951$276'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1944$275'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1944$275'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1937$274'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1937$274'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1930$273'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1930$273'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1923$272'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1923$272'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1916$271'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1916$271'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1909$270'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1909$270'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1902$269'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1902$269'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1895$268'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1895$268'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1888$267'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1888$267'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1881$266'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1881$266'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1874$265'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1874$265'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1867$264'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1867$264'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1860$263'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1860$263'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1853$262'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1853$262'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1846$261'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1846$261'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1839$260'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1839$260'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1832$259'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1832$259'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1825$258'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1825$258'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1818$257'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1818$257'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1811$256'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1811$256'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1804$255'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1804$255'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1797$254'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1797$254'.
Found and cleaned up 1 empty switch in `\ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1790$253'.
Removing empty process `ICESugarProMinimal.$proc$./ICESugarProMinimal.v:1790$253'.
Found and cleaned up 2 empty switches in `\top.$proc$./top.v:54$224'.
Removing empty process `top.$proc$./top.v:54$224'.
Cleaned up 1399 empty switches.

5.5.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module BufferCC.
Optimizing module StreamFifoLowLatency.
Optimizing module BufferCC_1.
Optimizing module Refresher.
<suppressed ~2 debug messages>
Optimizing module Tasker.
<suppressed ~67 debug messages>
Optimizing module Backend.
<suppressed ~13 debug messages>
Optimizing module BmbAligner.
<suppressed ~21 debug messages>
Optimizing module BmbAlignedSpliter.
<suppressed ~9 debug messages>
Optimizing module BmbToCorePort.
<suppressed ~4 debug messages>
Optimizing module StreamFifoLowLatency_1.
Optimizing module StreamFifoLowLatency_2.
Optimizing module StreamFifoLowLatency_3.
Optimizing module UartCtrlTx.
<suppressed ~5 debug messages>
Optimizing module UartCtrlRx.
<suppressed ~18 debug messages>
Optimizing module BufferCC_2.
Optimizing module VgaCtrl.
<suppressed ~1 debug messages>
Optimizing module UartCtrl.
<suppressed ~1 debug messages>
Optimizing module StreamFifo.
<suppressed ~1 debug messages>
Optimizing module BmbAdapter.
<suppressed ~2 debug messages>
Optimizing module Core.
Optimizing module StreamArbiter.
<suppressed ~8 debug messages>
Optimizing module TmdsEncoder.
<suppressed ~6 debug messages>
Optimizing module FlowCCByToggle.
Optimizing module InstructionCache.
<suppressed ~9 debug messages>
Optimizing module DataCache.
<suppressed ~115 debug messages>
Optimizing module DmaMemoryCore.
<suppressed ~9 debug messages>
Optimizing module pll_50mhz.
Optimizing module Ecp5Sdrx2Phy.
Optimizing module BufferCC_3.
Optimizing module Core_1.
<suppressed ~54 debug messages>
Optimizing module BufferCC_4.
Optimizing module BufferCC_5.
Optimizing module VexRiscv.
<suppressed ~261 debug messages>
Optimizing module JtagBridge.
<suppressed ~6 debug messages>
Optimizing module SystemDebugger.
<suppressed ~8 debug messages>
Optimizing module VgaToHdmiEcp5.
Optimizing module BufferCC_6.
Optimizing module BmbDecoder.
Optimizing module BmbArbiter.
<suppressed ~2 debug messages>
Optimizing module BmbDecoder_1.
<suppressed ~12 debug messages>
Optimizing module BmbOnChipRam.
<suppressed ~4 debug messages>
Optimizing module BmbUnburstify.
<suppressed ~12 debug messages>
Optimizing module BmbDecoder_2.
<suppressed ~20 debug messages>
Optimizing module BmbClint.
<suppressed ~11 debug messages>
Optimizing module CtrlWithoutPhyBmb.
<suppressed ~11 debug messages>
Optimizing module BmbGpio2.
<suppressed ~17 debug messages>
Optimizing module BmbUartCtrl.
<suppressed ~18 debug messages>
Optimizing module BmbVgaCtrl.
<suppressed ~15 debug messages>
Optimizing module BmbDecoder_3.
Optimizing module ICESugarProMinimal.
<suppressed ~60 debug messages>
Optimizing module top.
<suppressed ~2 debug messages>

5.6. Executing FLATTEN pass (flatten design).
Deleting now unused module BufferCC.
Deleting now unused module StreamFifoLowLatency.
Deleting now unused module BufferCC_1.
Deleting now unused module Refresher.
Deleting now unused module Tasker.
Deleting now unused module Backend.
Deleting now unused module BmbAligner.
Deleting now unused module BmbAlignedSpliter.
Deleting now unused module BmbToCorePort.
Deleting now unused module StreamFifoLowLatency_1.
Deleting now unused module StreamFifoLowLatency_2.
Deleting now unused module StreamFifoLowLatency_3.
Deleting now unused module UartCtrlTx.
Deleting now unused module UartCtrlRx.
Deleting now unused module BufferCC_2.
Deleting now unused module VgaCtrl.
Deleting now unused module UartCtrl.
Deleting now unused module StreamFifo.
Deleting now unused module BmbAdapter.
Deleting now unused module Core.
Deleting now unused module StreamArbiter.
Deleting now unused module TmdsEncoder.
Deleting now unused module FlowCCByToggle.
Deleting now unused module InstructionCache.
Deleting now unused module DataCache.
Deleting now unused module DmaMemoryCore.
Deleting now unused module pll_50mhz.
Deleting now unused module Ecp5Sdrx2Phy.
Deleting now unused module BufferCC_3.
Deleting now unused module Core_1.
Deleting now unused module BufferCC_4.
Deleting now unused module BufferCC_5.
Deleting now unused module VexRiscv.
Deleting now unused module JtagBridge.
Deleting now unused module SystemDebugger.
Deleting now unused module VgaToHdmiEcp5.
Deleting now unused module BufferCC_6.
Deleting now unused module BmbDecoder.
Deleting now unused module BmbArbiter.
Deleting now unused module BmbDecoder_1.
Deleting now unused module BmbOnChipRam.
Deleting now unused module BmbUnburstify.
Deleting now unused module BmbDecoder_2.
Deleting now unused module BmbClint.
Deleting now unused module CtrlWithoutPhyBmb.
Deleting now unused module BmbGpio2.
Deleting now unused module BmbUartCtrl.
Deleting now unused module BmbVgaCtrl.
Deleting now unused module BmbDecoder_3.
Deleting now unused module ICESugarProMinimal.
<suppressed ~54 debug messages>

5.7. Executing TRIBUF pass.

5.8. Executing DEMINOUT pass (demote inout ports to input or output).

5.9. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~134 debug messages>

5.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 625 unused cells and 7256 unused wires.
<suppressed ~1067 debug messages>

5.11. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

5.12. Executing OPT pass (performing simple optimizations).

5.12.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~18 debug messages>

5.12.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~1380 debug messages>
Removed a total of 460 cells.

5.12.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port B of cell $flatten\u_saxon.\systemDebugger_1.$procmux$8257: \u_saxon.systemDebugger_1.dispatcher_headerLoaded -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\systemDebugger_1.$procmux$8255: \u_saxon.systemDebugger_1.dispatcher_headerLoaded -> 1'0
      Replacing known input bits on port B of cell $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5373: \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushCounter -> { 1'1 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0] }
      Replacing known input bits on port B of cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5495: \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_counter -> { 1'1 \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_counter [6:0] }
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8437: \u_saxon.system_dBus32_bmb_unburstify.buffer_valid -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8435: \u_saxon.system_dBus32_bmb_unburstify.buffer_valid -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procmux$8437: \u_saxon.system_dBus32_bmb_unburstify_1.buffer_valid -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procmux$8435: \u_saxon.system_dBus32_bmb_unburstify_1.buffer_valid -> 1'1
      Replacing known input bits on port B of cell $flatten\u_saxon.\system_dma_logic.$procmux$6224: \u_saxon.system_dma_logic.channels_0_channelStop -> 1'1
      Replacing known input bits on port B of cell $flatten\u_saxon.\system_dma_logic.$procmux$6222: \u_saxon.system_dma_logic.channels_0_channelStop -> 1'0
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_dma_logic.$procmux$6220: \u_saxon.system_dma_logic.channels_0_channelStop -> 1'0
      Replacing known input bits on port B of cell $flatten\u_saxon.\system_dma_logic.$procmux$6313: \u_saxon.system_dma_logic.m2b_cmd_s0_valid -> 1'1
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_dma_logic.$procmux$6311: \u_saxon.system_dma_logic.m2b_cmd_s0_valid -> 1'0
      Replacing known input bits on port B of cell $flatten\u_saxon.$procmux$9554: \u_saxon.system_dma_vga_channel_interrupt_plic_gateway_waitCompletion -> 1'1
      Replacing known input bits on port B of cell $flatten\u_saxon.$procmux$9727: \u_saxon._zz_when_Stream_l342_1 -> 1'1
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8573.
    dead port 2/2 on $mux $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8579.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7272.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7274.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7280.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7305.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7307.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7313.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7331.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7432.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7458.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7460.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7466.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7476.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7478.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7484.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7502.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7515.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7517.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7523.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7533.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7535.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7541.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7559.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7577.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7628.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7634.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7640.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7649.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7655.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7661.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7667.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7676.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7807.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7843.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7891.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7903.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7915.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7936.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7993.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8015.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8025.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8027.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8033.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8043.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8045.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8051.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8063.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8069.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8078.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8088.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8090.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8096.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8106.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8108.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8114.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8126.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8132.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8141.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5430.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5587.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5591.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5600.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5606.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5617.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5621.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5630.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5636.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5647.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5651.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5660.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5666.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5680.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5683.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5687.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5695.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5698.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5702.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5710.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5714.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5723.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5729.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5750.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5752.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5756.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5764.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5768.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5777.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5783.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5794.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5798.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5807.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5813.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5827.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5830.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5834.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5842.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5846.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5854.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5858.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5867.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5873.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5888.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5890.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5894.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5902.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5906.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5915.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5921.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5944.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5977.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6022.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dBus32_bmb_decoder.$procmux$8322.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dBus32_bmb_decoder.$procmux$8328.
    dead port 1/2 on $mux $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8472.
    dead port 1/2 on $mux $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8484.
    dead port 1/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6150.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6410.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6419.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6428.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6437.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6464.
    dead port 1/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6479.
    dead port 1/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6489.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6491.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6497.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6510.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6512.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6518.
    dead port 1/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6532.
    dead port 1/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6534.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6536.
    dead port 1/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6543.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6545.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6551.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6564.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6566.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6572.
    dead port 2/2 on $mux $flatten\u_saxon.\system_dma_logic.$procmux$6581.
    dead port 2/2 on $mux $flatten\u_saxon.$procmux$9656.
    dead port 2/2 on $mux $flatten\u_saxon.$procmux$9692.
    dead port 2/2 on $mux $flatten\u_saxon.$procmux$9701.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.$procmux$8903.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4263.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4272.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4281.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4290.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4299.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4308.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4317.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4326.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4335.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4344.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4353.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4362.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4371.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4380.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4389.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4397.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4409.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4418.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4427.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4439.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4448.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4457.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4469.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4478.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4487.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4496.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4508.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4517.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4526.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4535.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4544.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4552.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3838.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3840.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3846.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3857.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3859.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3866.
    dead port 1/4 on $pmux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3876.
    dead port 2/4 on $pmux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3876.
    dead port 3/4 on $pmux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3876.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3880.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3888.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3906.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3930.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3945.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3951.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3960.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3966.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3975.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3984.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3993.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4002.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4014.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4023.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4035.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4044.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4056.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4062.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4071.
    dead port 2/2 on $mux $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4077.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$9124.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$9133.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$9142.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$9151.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$9160.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$9169.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.$procmux$9184.
    dead port 2/2 on $mux $flatten\u_saxon.\jtagBridge_1.$procmux$8213.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4930.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5079.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5088.
    dead port 1/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5091.
    dead port 2/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5091.
    dead port 3/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5091.
    dead port 4/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5091.
    dead port 1/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5100.
    dead port 2/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5100.
    dead port 3/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5100.
    dead port 4/5 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5100.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5110.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5112.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5118.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4896.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4898.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4905.
Removed 229 multiplexer ports.
<suppressed ~1152 debug messages>

5.12.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7441: { $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7444_CMP $auto$opt_reduce.cc:134:opt_mux$10716 }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7505: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7562: { }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7587: $auto$opt_reduce.cc:134:opt_mux$10718
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7713: $auto$opt_reduce.cc:134:opt_mux$10720
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7717: { $auto$opt_reduce.cc:134:opt_mux$10722 $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9918$1258_Y }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8163:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [31:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] $flatten\u_saxon.\system_cpu_logic_cpu.$0$memwr$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8359$920_EN[31:0]$1116 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5442:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_EN[21:0]$2292
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_EN[21:0]$2292 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_EN[21:0]$2292 [21:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_EN[21:0]$2292 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_EN[21:0]$2292 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_EN[21:0]$2292 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_EN[21:0]$2292 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_EN[21:0]$2292 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_EN[21:0]$2292 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_EN[21:0]$2292 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_EN[21:0]$2292 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_EN[21:0]$2292 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_EN[21:0]$2292 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_EN[21:0]$2292 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_EN[21:0]$2292 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_EN[21:0]$2292 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_EN[21:0]$2292 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_EN[21:0]$2292 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_EN[21:0]$2292 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_EN[21:0]$2292 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_EN[21:0]$2292 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_EN[21:0]$2292 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_EN[21:0]$2292 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:16547$2279_EN[21:0]$2292 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5453:
      Old ports: A=0, B=32'11111111111111111111111111111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [31:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$0$memwr$\banks_0$./ICESugarProMinimal.v:16535$2278_EN[31:0]$2283 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6034:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:15867$2054_EN[7:0]$2083
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:15867$2054_EN[7:0]$2083 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:15867$2054_EN[7:0]$2083 [7:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:15867$2054_EN[7:0]$2083 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:15867$2054_EN[7:0]$2083 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:15867$2054_EN[7:0]$2083 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:15867$2054_EN[7:0]$2083 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:15867$2054_EN[7:0]$2083 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:15867$2054_EN[7:0]$2083 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol3$./ICESugarProMinimal.v:15867$2054_EN[7:0]$2083 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6043:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:15864$2053_EN[7:0]$2080
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:15864$2053_EN[7:0]$2080 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:15864$2053_EN[7:0]$2080 [7:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:15864$2053_EN[7:0]$2080 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:15864$2053_EN[7:0]$2080 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:15864$2053_EN[7:0]$2080 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:15864$2053_EN[7:0]$2080 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:15864$2053_EN[7:0]$2080 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:15864$2053_EN[7:0]$2080 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol2$./ICESugarProMinimal.v:15864$2053_EN[7:0]$2080 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6052:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:15861$2052_EN[7:0]$2077
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:15861$2052_EN[7:0]$2077 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:15861$2052_EN[7:0]$2077 [7:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:15861$2052_EN[7:0]$2077 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:15861$2052_EN[7:0]$2077 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:15861$2052_EN[7:0]$2077 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:15861$2052_EN[7:0]$2077 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:15861$2052_EN[7:0]$2077 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:15861$2052_EN[7:0]$2077 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol1$./ICESugarProMinimal.v:15861$2052_EN[7:0]$2077 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6061:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:15858$2051_EN[7:0]$2074
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:15858$2051_EN[7:0]$2074 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:15858$2051_EN[7:0]$2074 [7:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:15858$2051_EN[7:0]$2074 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:15858$2051_EN[7:0]$2074 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:15858$2051_EN[7:0]$2074 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:15858$2051_EN[7:0]$2074 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:15858$2051_EN[7:0]$2074 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:15858$2051_EN[7:0]$2074 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_data_symbol0$./ICESugarProMinimal.v:15858$2051_EN[7:0]$2074 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6078:
      Old ports: A=22'0000000000000000000000, B=22'1111111111111111111111, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_EN[21:0]$2061
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_EN[21:0]$2061 [0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_EN[21:0]$2061 [21:1] = { $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_EN[21:0]$2061 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_EN[21:0]$2061 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_EN[21:0]$2061 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_EN[21:0]$2061 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_EN[21:0]$2061 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_EN[21:0]$2061 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_EN[21:0]$2061 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_EN[21:0]$2061 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_EN[21:0]$2061 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_EN[21:0]$2061 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_EN[21:0]$2061 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_EN[21:0]$2061 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_EN[21:0]$2061 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_EN[21:0]$2061 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_EN[21:0]$2061 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_EN[21:0]$2061 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_EN[21:0]$2061 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_EN[21:0]$2061 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_EN[21:0]$2061 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_EN[21:0]$2061 [0] $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$0$memwr$\ways_0_tags$./ICESugarProMinimal.v:15840$2050_EN[21:0]$2061 [0] }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_dBus32_bmb_arbiter.$procmux$8278: $auto$opt_reduce.cc:134:opt_mux$10724
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5333: $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5331_CMP
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5337: $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5331_CMP
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_dma_logic.\memory_core.$procmux$6133:
      Old ports: A=36'000000000000000000000000000000000000, B=36'111111111111111111111111111111111111, Y=$flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0]
      New connections: $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [35:1] = { $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] $flatten\u_saxon.\system_dma_logic.\memory_core.$0$memwr$\banks_0_ram$./ICESugarProMinimal.v:16783$2013_EN[35:0]$2017 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$8376:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5582$717_EN[7:0]$736
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5582$717_EN[7:0]$736 [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5582$717_EN[7:0]$736 [7:1] = { $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5582$717_EN[7:0]$736 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5582$717_EN[7:0]$736 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5582$717_EN[7:0]$736 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5582$717_EN[7:0]$736 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5582$717_EN[7:0]$736 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5582$717_EN[7:0]$736 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol3$./ICESugarProMinimal.v:5582$717_EN[7:0]$736 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$8385:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5579$716_EN[7:0]$733
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5579$716_EN[7:0]$733 [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5579$716_EN[7:0]$733 [7:1] = { $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5579$716_EN[7:0]$733 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5579$716_EN[7:0]$733 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5579$716_EN[7:0]$733 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5579$716_EN[7:0]$733 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5579$716_EN[7:0]$733 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5579$716_EN[7:0]$733 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol2$./ICESugarProMinimal.v:5579$716_EN[7:0]$733 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$8394:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5576$715_EN[7:0]$730
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5576$715_EN[7:0]$730 [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5576$715_EN[7:0]$730 [7:1] = { $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5576$715_EN[7:0]$730 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5576$715_EN[7:0]$730 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5576$715_EN[7:0]$730 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5576$715_EN[7:0]$730 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5576$715_EN[7:0]$730 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5576$715_EN[7:0]$730 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol1$./ICESugarProMinimal.v:5576$715_EN[7:0]$730 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_ramA_logic.$procmux$8403:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5573$714_EN[7:0]$727
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5573$714_EN[7:0]$727 [0]
      New connections: $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5573$714_EN[7:0]$727 [7:1] = { $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5573$714_EN[7:0]$727 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5573$714_EN[7:0]$727 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5573$714_EN[7:0]$727 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5573$714_EN[7:0]$727 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5573$714_EN[7:0]$727 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5573$714_EN[7:0]$727 [0] $flatten\u_saxon.\system_ramA_logic.$0$memwr$\ram_symbol0$./ICESugarProMinimal.v:5573$714_EN[7:0]$727 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procmux$4742:
      Old ports: A=52'0000000000000000000000000000000000000000000000000000, B=52'1111111111111111111111111111111111111111111111111111, Y=$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0]
      New connections: $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [51:1] = { $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:20053$2668_EN[51:0]$2673 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procmux$4785:
      Old ports: A=54'000000000000000000000000000000000000000000000000000000, B=54'111111111111111111111111111111111111111111111111111111, Y=$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0]
      New connections: $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [53:1] = { $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19902$2634_EN[53:0]$2639 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procmux$4828:
      Old ports: A=36'000000000000000000000000000000000000, B=36'111111111111111111111111111111111111, Y=$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0]
      New connections: $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [35:1] = { $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$0$memwr$\ram$./ICESugarProMinimal.v:19756$2600_EN[35:0]$2605 [0] }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4400: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4555: { }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$procmux$3399:
      Old ports: A=23'00000000000000000000000, B=23'11111111111111111111111, Y=$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN[22:0]$3304
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN[22:0]$3304 [0]
      New connections: $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN[22:0]$3304 [22:1] = { $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN[22:0]$3304 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN[22:0]$3304 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN[22:0]$3304 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN[22:0]$3304 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN[22:0]$3304 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN[22:0]$3304 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN[22:0]$3304 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN[22:0]$3304 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN[22:0]$3304 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN[22:0]$3304 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN[22:0]$3304 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN[22:0]$3304 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN[22:0]$3304 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN[22:0]$3304 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN[22:0]$3304 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN[22:0]$3304 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN[22:0]$3304 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN[22:0]$3304 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN[22:0]$3304 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN[22:0]$3304 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN[22:0]$3304 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$0$memwr$\ram$./ICESugarProMinimal.v:20781$3299_EN[22:0]$3304 [0] }
    New ctrl vector for $mux cell $flatten\u_saxon.$procmux$9727: { }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3884: $auto$opt_reduce.cc:134:opt_mux$10726
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4193:
      Old ports: A=13'0000000000000, B=13'1111111111111, Y=$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18614$2861_EN[12:0]$2871
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18614$2861_EN[12:0]$2871 [0]
      New connections: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18614$2861_EN[12:0]$2871 [12:1] = { $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18614$2861_EN[12:0]$2871 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18614$2861_EN[12:0]$2871 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18614$2861_EN[12:0]$2871 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18614$2861_EN[12:0]$2871 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18614$2861_EN[12:0]$2871 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18614$2861_EN[12:0]$2871 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18614$2861_EN[12:0]$2871 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18614$2861_EN[12:0]$2871 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18614$2861_EN[12:0]$2871 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18614$2861_EN[12:0]$2871 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18614$2861_EN[12:0]$2871 [0] $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0$memwr$\banksRow$./ICESugarProMinimal.v:18614$2861_EN[12:0]$2871 [0] }
    New ctrl vector for $pmux cell $flatten\u_saxon.\jtagBridge_1.$procmux$8183: { $flatten\u_saxon.\jtagBridge_1.$procmux$8186_CMP $auto$opt_reduce.cc:134:opt_mux$10728 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procmux$5232:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14178$2456_EN[7:0]$2463
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14178$2456_EN[7:0]$2463 [0]
      New connections: $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14178$2456_EN[7:0]$2463 [7:1] = { $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14178$2456_EN[7:0]$2463 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14178$2456_EN[7:0]$2463 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14178$2456_EN[7:0]$2463 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14178$2456_EN[7:0]$2463 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14178$2456_EN[7:0]$2463 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14178$2456_EN[7:0]$2463 [0] $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14178$2456_EN[7:0]$2463 [0] }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5121: { $auto$opt_reduce.cc:134:opt_mux$10730 $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4973_CMP }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procmux$5232:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14178$2456_EN[7:0]$2463
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14178$2456_EN[7:0]$2463 [0]
      New connections: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14178$2456_EN[7:0]$2463 [7:1] = { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14178$2456_EN[7:0]$2463 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14178$2456_EN[7:0]$2463 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14178$2456_EN[7:0]$2463 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14178$2456_EN[7:0]$2463 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14178$2456_EN[7:0]$2463 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14178$2456_EN[7:0]$2463 [0] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$0$memwr$\logic_ram$./ICESugarProMinimal.v:14178$2456_EN[7:0]$2463 [0] }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_dBus32_bmb_arbiter.$procmux$8278: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4387: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4392: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4542: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4547: { }
    New ctrl vector for $mux cell $flatten\u_saxon.$procmux$9736: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8445: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procmux$8445: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4378: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4383: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4533: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4538: { }
    New ctrl vector for $mux cell $flatten\u_saxon.$procmux$9730: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$procmux$4639: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4683: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4369: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4374: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4524: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4529: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4360: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4365: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4515: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4520: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4351: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4356: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4506: { }
    New ctrl vector for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4511: { }
  Optimizing cells in module \top.
Performed a total of 62 changes.

5.12.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~216 debug messages>
Removed a total of 72 cells.

5.12.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 1 on $flatten\u_saxon.\system_dma_logic.$procdff$10224 ($dff) from module top.
Setting constant 0-bit at position 2 on $flatten\u_saxon.\system_dma_logic.$procdff$10224 ($dff) from module top.
Setting constant 0-bit at position 3 on $flatten\u_saxon.\system_dma_logic.$procdff$10224 ($dff) from module top.
Setting constant 0-bit at position 4 on $flatten\u_saxon.\system_dma_logic.$procdff$10224 ($dff) from module top.
Setting constant 0-bit at position 5 on $flatten\u_saxon.\system_dma_logic.$procdff$10224 ($dff) from module top.
Setting constant 0-bit at position 6 on $flatten\u_saxon.\system_dma_logic.$procdff$10224 ($dff) from module top.
Setting constant 0-bit at position 7 on $flatten\u_saxon.\system_dma_logic.$procdff$10224 ($dff) from module top.

5.12.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 773 unused wires.
<suppressed ~80 debug messages>

5.12.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~29 debug messages>

5.12.9. Rerunning OPT passes. (Maybe there is more to do..)

5.12.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_saxon.$procmux$9601: \u_saxon._zz_system_bmbPeripheral_bmb_rsp_valid_1 -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1095 debug messages>

5.12.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\u_saxon.\jtagBridge_1.$procmux$8220: { $flatten\u_saxon.\jtagBridge_1.$procmux$8234_CMP $auto$opt_reduce.cc:134:opt_mux$10736 $flatten\u_saxon.\jtagBridge_1.$procmux$8231_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$8230_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$8229_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$8227_CMP $auto$opt_reduce.cc:134:opt_mux$10734 $flatten\u_saxon.\jtagBridge_1.$procmux$8224_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$8223_CMP $flatten\u_saxon.\jtagBridge_1.$procmux$8222_CMP $auto$opt_reduce.cc:134:opt_mux$10732 }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4972: { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4931_CMP $auto$opt_reduce.cc:134:opt_mux$10738 }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4840: { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4846_CMP $auto$opt_reduce.cc:134:opt_mux$10740 }
  Optimizing cells in module \top.
Performed a total of 3 changes.

5.12.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.12.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_saxon.$procdff$10648 ($dff) from module top.

5.12.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 21 unused wires.
<suppressed ~1 debug messages>

5.12.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.12.16. Rerunning OPT passes. (Maybe there is more to do..)

5.12.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1095 debug messages>

5.12.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_dBus32_bmb_decoder.$procmux$8357: $auto$opt_reduce.cc:134:opt_mux$10742
  Optimizing cells in module \top.
Performed a total of 1 changes.

5.12.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.12.20. Executing OPT_DFF pass (perform DFF optimizations).

5.12.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.12.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.12.23. Rerunning OPT passes. (Maybe there is more to do..)

5.12.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~1095 debug messages>

5.12.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.12.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.12.27. Executing OPT_DFF pass (perform DFF optimizations).

5.12.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.12.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.12.30. Finished OPT passes. (There is nothing left to do.)

5.13. Executing FSM pass (extract and optimize FSM).

5.13.1. Executing FSM_DETECT pass (finding FSMs in design).
Not marking top.u_saxon.jtagBridge_1.jtag_tap_fsm_state as FSM state register:
    Register has an initialization value.
Not marking top.u_saxon.system_cpu_externalInterrupt_plic_target_bestRequest_id as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_code as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_targetPrivilege as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_cpu_logic_cpu.switch_Fetcher_l362 as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length as FSM state register:
    Users of register don't seem to benefit from recoding.
Not marking top.u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_payload_fragment_data as FSM state register:
    Users of register don't seem to benefit from recoding.
Found FSM state register top.u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState.
Found FSM state register top.u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state.
Found FSM state register top.u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state.

5.13.2. Executing FSM_EXTRACT pass (extracting FSM from design).
Extracting FSM `\u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState' from module `\top'.
  found $dff cell for state register: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9897
  root of input selection tree: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0\arbiter_refreshState[1:0]
  found reset state: 2'00 (guessed from mux tree)
  found ctrl input: \u_saxon.systemCdCtrl_logic_outputReset
  found ctrl input: \u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_askRefresh
  found ctrl input: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3482_CMP
  found ctrl input: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3485_CMP
  found ctrl input: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3486_CMP
  found ctrl input: \u_saxon.system_sdramA_logic.core_2.tasker_1.RFC_busy
  found state code: 2'00
  found ctrl input: \u_saxon.system_sdramA_logic.core_2.tasker_1.RP_busy
  found state code: 2'11
  found ctrl input: \u_saxon.system_sdramA_logic.core_2.tasker_1.allowPrechargeAll_regNext
  found state code: 2'10
  found state code: 2'01
  found ctrl output: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3482_CMP
  found ctrl output: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3485_CMP
  found ctrl output: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3486_CMP
  ctrl inputs: { \u_saxon.systemCdCtrl_logic_outputReset \u_saxon.system_sdramA_logic.core_2.tasker_1.allowPrechargeAll_regNext \u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_askRefresh \u_saxon.system_sdramA_logic.core_2.tasker_1.RP_busy \u_saxon.system_sdramA_logic.core_2.tasker_1.RFC_busy }
  ctrl outputs: { $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3486_CMP $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3485_CMP $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3482_CMP $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0\arbiter_refreshState[1:0] }
  transition:       2'00 5'0-0-- ->       2'00 5'10000
  transition:       2'00 5'0-1-- ->       2'01 5'10001
  transition:       2'00 5'1---- ->       2'00 5'10000
  transition:       2'10 5'0-0-- ->       2'10 5'00110
  transition:       2'10 5'0-10- ->       2'11 5'00111
  transition:       2'10 5'0-11- ->       2'10 5'00110
  transition:       2'10 5'1---- ->       2'00 5'00100
  transition:       2'01 5'0-0-- ->       2'01 5'01001
  transition:       2'01 5'001-- ->       2'01 5'01001
  transition:       2'01 5'011-- ->       2'10 5'01010
  transition:       2'01 5'1---- ->       2'00 5'01000
  transition:       2'11 5'0-0-- ->       2'11 5'00011
  transition:       2'11 5'0-1-0 ->       2'00 5'00000
  transition:       2'11 5'0-1-1 ->       2'11 5'00011
  transition:       2'11 5'1---- ->       2'00 5'00000
Extracting FSM `\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state' from module `\top'.
  found $dff cell for state register: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$10019
  root of input selection tree: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \u_saxon.systemCdCtrl_logic_outputReset
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4973_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4931_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4966_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4994_CMP
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.bitTimer_tick
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_value
  found state code: 3'000
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l139
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l125
  found state code: 3'100
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l111
  found state code: 3'010
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l93
  found state code: 3'001
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4931_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4966_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4973_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4994_CMP
  ctrl inputs: { \u_saxon.systemCdCtrl_logic_outputReset \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l139 \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l125 \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l111 \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l93 \u_saxon.system_uartA_logic.uartCtrl_1.rx.bitTimer_tick \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_value }
  ctrl outputs: { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4994_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4973_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4966_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4931_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] }
  transition:      3'000 7'0---0-- ->      3'000 7'1000000
  transition:      3'000 7'0---1-- ->      3'001 7'1000001
  transition:      3'000 7'1------ ->      3'000 7'1000000
  transition:      3'100 7'0----0- ->      3'100 7'0000100
  transition:      3'100 7'0----10 ->      3'000 7'0000000
  transition:      3'100 7'00---11 ->      3'100 7'0000100
  transition:      3'100 7'01---11 ->      3'000 7'0000000
  transition:      3'100 7'1------ ->      3'000 7'0000000
  transition:      3'010 7'0----0- ->      3'010 7'0001010
  transition:      3'010 7'0--0-1- ->      3'010 7'0001010
  transition:      3'010 7'0--1-1- ->      3'100 7'0001100
  transition:      3'010 7'1------ ->      3'000 7'0001000
  transition:      3'001 7'0----0- ->      3'001 7'0010001
  transition:      3'001 7'0----10 ->      3'010 7'0010010
  transition:      3'001 7'0----11 ->      3'000 7'0010000
  transition:      3'001 7'1------ ->      3'000 7'0010000
Extracting FSM `\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state' from module `\top'.
  found $dff cell for state register: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procdff$10003
  root of input selection tree: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0]
  found reset state: 3'000 (guessed from mux tree)
  found ctrl input: \u_saxon.systemCdCtrl_logic_outputReset
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4841_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4846_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4849_CMP
  found ctrl input: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4886_CMP
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.clockDivider_counter_willOverflow
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l93
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.io_write_valid
  found state code: 3'000
  found state code: 3'001
  found state code: 3'100
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l73
  found state code: 3'010
  found ctrl input: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l58
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4841_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4846_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4849_CMP
  found ctrl output: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4886_CMP
  ctrl inputs: { \u_saxon.systemCdCtrl_logic_outputReset \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l93 \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l73 \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l58 \u_saxon.system_uartA_logic.uartCtrl_1.tx.clockDivider_counter_willOverflow \u_saxon.system_uartA_logic.uartCtrl_1.tx.io_write_valid }
  ctrl outputs: { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4886_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4849_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4846_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4841_CMP $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] }
  transition:      3'000 6'0--0-- ->      3'000 7'1000000
  transition:      3'000 6'0--1-- ->      3'001 7'1000001
  transition:      3'000 6'1----- ->      3'000 7'1000000
  transition:      3'100 6'0---0- ->      3'100 7'0000100
  transition:      3'100 6'00--1- ->      3'100 7'0000100
  transition:      3'100 6'01--10 ->      3'000 7'0000000
  transition:      3'100 6'01--11 ->      3'001 7'0000001
  transition:      3'100 6'1----- ->      3'000 7'0000000
  transition:      3'010 6'0---0- ->      3'010 7'0010010
  transition:      3'010 6'0-0-1- ->      3'010 7'0010010
  transition:      3'010 6'0-1-1- ->      3'100 7'0010100
  transition:      3'010 6'1----- ->      3'000 7'0010000
  transition:      3'001 6'0---0- ->      3'001 7'0100001
  transition:      3'001 6'0---1- ->      3'010 7'0100010
  transition:      3'001 6'1----- ->      3'000 7'0100000

5.13.3. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$10754' from module `\top'.
Optimizing FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$10748' from module `\top'.
  Removing unused input signal \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l125.
Optimizing FSM `$fsm$\u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState$10743' from module `\top'.

5.13.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 42 unused cells and 42 unused wires.
<suppressed ~43 debug messages>

5.13.5. Executing FSM_OPT pass (simple optimizations of FSMs).
Optimizing FSM `$fsm$\u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState$10743' from module `\top'.
  Removing unused output signal $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0\arbiter_refreshState[1:0] [0].
  Removing unused output signal $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0\arbiter_refreshState[1:0] [1].
Optimizing FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$10748' from module `\top'.
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] [0].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] [1].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$0\stateMachine_state[2:0] [2].
Optimizing FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$10754' from module `\top'.
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] [0].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] [1].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$0\stateMachine_state[2:0] [2].
  Removing unused output signal $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4886_CMP.

5.13.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).
Recoding FSM `$fsm$\u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState$10743' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  00 -> ---1
  10 -> --1-
  01 -> -1--
  11 -> 1---
Recoding FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$10748' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  100 -> --1-
  010 -> -1--
  001 -> 1---
Recoding FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$10754' from module `\top' using `auto' encoding:
  mapping auto encoding to `one-hot` for this FSM.
  000 -> ---1
  100 -> --1-
  010 -> -1--
  001 -> 1---

5.13.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

FSM `$fsm$\u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState$10743' from module `top':
-------------------------------------

  Information on FSM $fsm$\u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState$10743 (\u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState):

  Number of input signals:    5
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: \u_saxon.system_sdramA_logic.core_2.tasker_1.RFC_busy
    1: \u_saxon.system_sdramA_logic.core_2.tasker_1.RP_busy
    2: \u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_askRefresh
    3: \u_saxon.system_sdramA_logic.core_2.tasker_1.allowPrechargeAll_regNext
    4: \u_saxon.systemCdCtrl_logic_outputReset

  Output signals:
    0: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3482_CMP
    1: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3485_CMP
    2: $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3486_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 5'0-0--   ->     0 3'100
      1:     0 5'1----   ->     0 3'100
      2:     0 5'0-1--   ->     2 3'100
      3:     1 5'1----   ->     0 3'001
      4:     1 5'0-11-   ->     1 3'001
      5:     1 5'0-0--   ->     1 3'001
      6:     1 5'0-10-   ->     3 3'001
      7:     2 5'1----   ->     0 3'010
      8:     2 5'011--   ->     1 3'010
      9:     2 5'0-0--   ->     2 3'010
     10:     2 5'001--   ->     2 3'010
     11:     3 5'0-1-0   ->     0 3'000
     12:     3 5'1----   ->     0 3'000
     13:     3 5'0-1-1   ->     3 3'000
     14:     3 5'0-0--   ->     3 3'000

-------------------------------------

FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$10748' from module `top':
-------------------------------------

  Information on FSM $fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$10748 (\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state):

  Number of input signals:    6
  Number of output signals:   4
  Number of state bits:       4

  Input signals:
    0: \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_value
    1: \u_saxon.system_uartA_logic.uartCtrl_1.rx.bitTimer_tick
    2: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l93
    3: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l111
    4: \u_saxon.system_uartA_logic.uartCtrl_1.rx.when_UartCtrlRx_l139
    5: \u_saxon.systemCdCtrl_logic_outputReset

  Output signals:
    0: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4931_CMP
    1: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4966_CMP
    2: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4973_CMP
    3: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4994_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'0--0--   ->     0 4'1000
      1:     0 6'1-----   ->     0 4'1000
      2:     0 6'0--1--   ->     3 4'1000
      3:     1 6'0---10   ->     0 4'0000
      4:     1 6'01--11   ->     0 4'0000
      5:     1 6'1-----   ->     0 4'0000
      6:     1 6'00--11   ->     1 4'0000
      7:     1 6'0---0-   ->     1 4'0000
      8:     2 6'1-----   ->     0 4'0001
      9:     2 6'0-1-1-   ->     1 4'0001
     10:     2 6'0---0-   ->     2 4'0001
     11:     2 6'0-0-1-   ->     2 4'0001
     12:     3 6'0---11   ->     0 4'0010
     13:     3 6'1-----   ->     0 4'0010
     14:     3 6'0---10   ->     2 4'0010
     15:     3 6'0---0-   ->     3 4'0010

-------------------------------------

FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$10754' from module `top':
-------------------------------------

  Information on FSM $fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$10754 (\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state):

  Number of input signals:    6
  Number of output signals:   3
  Number of state bits:       4

  Input signals:
    0: \u_saxon.system_uartA_logic.uartCtrl_1.tx.io_write_valid
    1: \u_saxon.system_uartA_logic.uartCtrl_1.tx.clockDivider_counter_willOverflow
    2: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l58
    3: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l73
    4: \u_saxon.system_uartA_logic.uartCtrl_1.tx.when_UartCtrlTx_l93
    5: \u_saxon.systemCdCtrl_logic_outputReset

  Output signals:
    0: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4841_CMP
    1: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4846_CMP
    2: $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4849_CMP

  State encoding:
    0:     4'---1  <RESET STATE>
    1:     4'--1-
    2:     4'-1--
    3:     4'1---

  Transition Table (state_in, ctrl_in, state_out, ctrl_out):
      0:     0 6'0--0--   ->     0 3'000
      1:     0 6'1-----   ->     0 3'000
      2:     0 6'0--1--   ->     3 3'000
      3:     1 6'01--10   ->     0 3'000
      4:     1 6'1-----   ->     0 3'000
      5:     1 6'0---0-   ->     1 3'000
      6:     1 6'00--1-   ->     1 3'000
      7:     1 6'01--11   ->     3 3'000
      8:     2 6'1-----   ->     0 3'010
      9:     2 6'0-1-1-   ->     1 3'010
     10:     2 6'0---0-   ->     2 3'010
     11:     2 6'0-0-1-   ->     2 3'010
     12:     3 6'1-----   ->     0 3'100
     13:     3 6'0---1-   ->     2 3'100
     14:     3 6'0---0-   ->     3 3'100

-------------------------------------

5.13.8. Executing FSM_MAP pass (mapping FSMs to basic logic).
Mapping FSM `$fsm$\u_saxon.system_sdramA_logic.core_2.tasker_1.arbiter_refreshState$10743' from module `\top'.
Mapping FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_state$10748' from module `\top'.
Mapping FSM `$fsm$\u_saxon.system_uartA_logic.uartCtrl_1.tx.stateMachine_state$10754' from module `\top'.

5.14. Executing OPT pass (performing simple optimizations).

5.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~17 debug messages>

5.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~24 debug messages>
Removed a total of 8 cells.

5.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4997.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4997.
    dead port 1/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4999.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$4999.
    dead port 1/3 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5001.
    dead port 1/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5108.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5108.
    dead port 1/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5116.
    dead port 2/2 on $mux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5116.
    dead port 1/3 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5121.
    dead port 1/4 on $pmux $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procmux$4912.
Removed 11 multiplexer ports.
<suppressed ~1092 debug messages>

5.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.14.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$10695 ($dff) from module top (D = $procmux$9849_Y, Q = \reset, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10926 ($sdff) from module top (D = 1'1, Q = \reset).
Adding SRST signal on $procdff$10694 ($dff) from module top (D = $procmux$9855_Y, Q = \counter, rval = 20'00000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$10928 ($sdff) from module top (D = $add$./top.v:60$227_Y, Q = \counter).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procdff$10028 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procmux$5126_Y, Q = \u_saxon.system_vga_logic.vga_ctrl.v_colorEn, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10934 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_vga_logic.vga_ctrl.v_colorEn).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procdff$10027 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procmux$5135_Y, Q = \u_saxon.system_vga_logic.vga_ctrl.v_sync, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10940 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_vga_logic.vga_ctrl.v_sync).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procdff$10026 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procmux$5146_Y, Q = \u_saxon.system_vga_logic.vga_ctrl.v_counter, rval = 12'000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$10946 ($sdff) from module top (D = $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procmux$5144_Y, Q = \u_saxon.system_vga_logic.vga_ctrl.v_counter).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procdff$10025 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procmux$5153_Y, Q = \u_saxon.system_vga_logic.vga_ctrl.h_colorEn, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10952 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_vga_logic.vga_ctrl.h_colorEn).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procdff$10024 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procmux$5162_Y, Q = \u_saxon.system_vga_logic.vga_ctrl.h_sync, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10958 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_vga_logic.vga_ctrl.h_sync).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$procdff$10023 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14046$2519_Y, Q = \u_saxon.system_vga_logic.vga_ctrl.h_counter, rval = 12'000000000000).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10590 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9309_Y, Q = \u_saxon.system_vga_logic._zz_io_timings_v_polarity, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10965 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_vga_logic._zz_io_timings_v_polarity).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10589 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9316_Y, Q = \u_saxon.system_vga_logic._zz_io_timings_h_polarity, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10969 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_vga_logic._zz_io_timings_h_polarity).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10588 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9321_Y, Q = \u_saxon.system_vga_logic.vga_adapted_payload_first, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$10973 ($sdff) from module top (D = \u_saxon.system_vga_logic.vga_adapted_payload_last, Q = \u_saxon.system_vga_logic.vga_adapted_payload_first).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10587 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9328_Y, Q = \u_saxon.system_vga_logic._zz_vga_adapted_translated_thrown_ready, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10975 ($sdff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9328_Y, Q = \u_saxon.system_vga_logic._zz_vga_adapted_translated_thrown_ready).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10586 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9337_Y, Q = \u_saxon.system_vga_logic.when_Stream_l408, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10585 ($dff) from module top (D = \u_saxon.system_vga_logic._zz_vga_input_ready_1, Q = \u_saxon.system_vga_logic._zz_vga_input_ready_2, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10584 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9345_Y, Q = \u_saxon.system_vga_logic.run, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10981 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_vga_logic.run).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10583 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9350_Y, Q = \u_saxon.system_vga_logic._zz_io_ctrl_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$10985 ($sdff) from module top (D = \u_saxon.system_vga_logic.io_ctrl_cmd_valid, Q = \u_saxon.system_vga_logic._zz_io_ctrl_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10582 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:0], Q = \u_saxon.system_vga_logic._zz_io_timings_v_colorEnd).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10581 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:0], Q = \u_saxon.system_vga_logic._zz_io_timings_v_colorStart).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10580 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:0], Q = \u_saxon.system_vga_logic._zz_io_timings_v_syncEnd).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10579 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:0], Q = \u_saxon.system_vga_logic._zz_io_timings_v_syncStart).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10578 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:0], Q = \u_saxon.system_vga_logic._zz_io_timings_h_colorEnd).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10577 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:0], Q = \u_saxon.system_vga_logic._zz_io_timings_h_colorStart).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10576 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:0], Q = \u_saxon.system_vga_logic._zz_io_timings_h_syncEnd).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10575 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:0], Q = \u_saxon.system_vga_logic._zz_io_timings_h_syncStart).
Adding SRST signal on $flatten\u_saxon.\system_vga_logic.$procdff$10574 ($dff) from module top (D = $flatten\u_saxon.\system_vga_logic.$procmux$9292_Y, Q = \u_saxon.system_vga_logic._zz_when_VgaCtrl_l230, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11011 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_vga_logic._zz_when_VgaCtrl_l230).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10572 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_vga_logic._zz_io_ctrl_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10571 ($dff) from module top (D = { 31'0000000000000000000000000000000 \u_saxon.system_vga_logic.ctrl_rsp_payload_fragment_data [0] }, Q = \u_saxon.system_vga_logic._zz_io_ctrl_rsp_payload_fragment_data).
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$11014 ($dffe) from module top (D = \u_saxon.system_vga_logic.run, Q = \u_saxon.system_vga_logic._zz_io_ctrl_rsp_payload_fragment_data [0], rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10570 ($dff) from module top (D = 1'0, Q = \u_saxon.system_vga_logic._zz_io_ctrl_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11016 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_vga_logic.$procdff$10569 ($dff) from module top (D = 1'1, Q = \u_saxon.system_vga_logic._zz_io_ctrl_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11017 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procdff$10034 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$eq$./ICESugarProMinimal.v:14256$2498_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy._zz_io_pop_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procdff$10033 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procmux$5203_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11019 ($sdff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_pushing, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_risingOccupancy).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procdff$10032 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_popPtr_valueNext, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_popPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procdff$10031 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_pushPtr_valueNext, Q = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_pushPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procdff$10005 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$logic_and$./ICESugarProMinimal.v:17400$2595_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.tx._zz_io_txd, rval = 1'1).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$procdff$10004 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17306$2582_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.tx.clockDivider_counter_value, rval = 3'000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.\io_rxd_buffercc.$procdff$9868 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_0, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.\io_rxd_buffercc.$procdff$9867 ($dff) from module top (D = \serial_rx, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_0, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$10020 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5006_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_validReg, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$10018 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5057_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.break_counter, rval = 7'0000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11038 ($sdff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17108$2554_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.break_counter).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$10017 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_tickReg, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_tick, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$10016 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$logic_or$./ICESugarProMinimal.v:17102$2553_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_value, rval = 1'1).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$10015 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5065_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_2, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11042 ($sdff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_1, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_2).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$10014 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procmux$5070_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_1, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11044 ($sdff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.rx.io_rxd_buffercc.buffers_1, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.sampler_samples_1).
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$procdff$10009 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$or$./ICESugarProMinimal.v:0$2575_Y, Q = \u_saxon.system_uartA_logic.uartCtrl_1.rx.stateMachine_shifter).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procdff$10030 ($dff) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_tick, Q = \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_tickReg, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procdff$10029 ($dff) from module top (D = { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:14388$2503_Y [11:7] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:14388$2503_Y [5] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:14388$2503_Y [3] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:14388$2503_Y [1] }, Q = { \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [11:7] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [5] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [3] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [1] }, rval = 8'00000000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procdff$10029 ($dff) from module top (D = { $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$5183_Y [6] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$5183_Y [4] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$5183_Y [2] $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$5183_Y [0] }, Q = { \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [6] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [4] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [2] \u_saxon.system_uartA_logic.uartCtrl_1.clockDivider_counter [0] }, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procdff$10034 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$eq$./ICESugarProMinimal.v:14256$2498_Y, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy._zz_io_pop_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procdff$10033 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procmux$5203_Y, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11055 ($sdff) from module top (D = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_pushing, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_risingOccupancy).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procdff$10032 ($dff) from module top (D = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_popPtr_valueNext, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_popPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procdff$10031 ($dff) from module top (D = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_pushPtr_valueNext, Q = \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_pushPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10568 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9069_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_doBreak, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10567 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9078_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_breakDetected, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10566 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9087_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_readOverflowError, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11061 ($sdff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9087_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_readOverflowError).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10565 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9096_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_readError, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11069 ($sdff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9096_Y, Q = \u_saxon.system_uartA_logic.bridge_misc_readError).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10564 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9103_Y, Q = \u_saxon.system_uartA_logic.bridge_interruptCtrl_readIntEnable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11077 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_uartA_logic.bridge_interruptCtrl_readIntEnable).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10563 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9110_Y, Q = \u_saxon.system_uartA_logic.bridge_interruptCtrl_writeIntEnable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11081 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_uartA_logic.bridge_interruptCtrl_writeIntEnable).
Adding SRST signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10562 ($dff) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9115_Y, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11085 ($sdff) from module top (D = \u_saxon.system_uartA_logic.io_bus_cmd_valid, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10560 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10559 ($dff) from module top (D = { 3'000 \u_saxon.system_uartA_logic.busCtrl_rsp_payload_fragment_data [28:24] 3'000 \u_saxon.system_uartA_logic.busCtrl_rsp_payload_fragment_data [20:15] 5'00000 \u_saxon.system_uartA_logic.busCtrl_rsp_payload_fragment_data [9:0] }, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data).
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$11088 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$11088 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$11088 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$11088 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$11088 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$11088 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$11088 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$11088 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$11088 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$11088 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$11088 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$11088 ($dffe) from module top (D = { \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_full \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ptrDif \u_saxon.system_uartA_logic._zz_busCtrl_rsp_payload_fragment_data [4:1] \u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.io_pop_valid }, Q = { \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [28:24] \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [20:17] \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [15] }, rval = 10'0000000000).
Adding SRST signal on $auto$opt_dff.cc:764:run$11088 ($dffe) from module top (D = \u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy._zz_logic_ram_port0 [7:2], Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [7:2], rval = 6'000000).
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10558 ($dff) from module top (D = 1'0, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11091 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_uartA_logic.$procdff$10557 ($dff) from module top (D = 1'1, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11092 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9956 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.loader_offsetLast, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_offsetLast).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9955 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0\stations_1_offset[3:0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_offset).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9954 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_context, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_context).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9953 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_write, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_write).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9952 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_address [24:12], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_address_row).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9951 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_address [11:10], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_address_bank).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9950 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19493$3255_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_address_column).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9948 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3575_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_status_allowRead, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9947 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3589_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_status_allowWrite, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9946 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3603_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_status_allowActive, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9944 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0\stations_1_status_bankHit[0:0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_status_bankHit).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9943 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0\stations_1_status_bankActive[0:0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_status_bankActive).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9941 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.loader_offsetLast, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_offsetLast).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9940 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$0\stations_0_offset[3:0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_offset).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9939 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_context, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_context).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9938 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_write, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_write).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9937 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_address [24:12], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_address_row).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9936 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_address [11:10], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_address_bank).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9935 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19493$3255_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_address_column).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9933 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3633_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_status_allowRead, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9932 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3647_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_status_allowWrite, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9931 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3661_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_status_allowActive, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9927 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_length, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_length).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9925 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_context, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_context).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9924 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_address, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_address).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9923 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_write, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rData_write).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9922 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19358$3234_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_RTP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9921 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19354$3233_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_RCD_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9920 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19350$3232_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_RP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9919 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19346$3231_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_RAS_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9918 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19342$3230_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_WR_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9917 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19338$3229_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_RTP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9916 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19334$3228_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_RCD_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9915 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19330$3227_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_RP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9914 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19326$3226_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_RAS_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9913 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19322$3225_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_WR_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9912 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19318$3224_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_RTP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9911 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19314$3223_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_RCD_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9910 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19310$3222_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_RP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9909 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19306$3221_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_RAS_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9908 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19302$3220_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_WR_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9907 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19298$3219_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_RTP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9906 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19294$3218_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_RCD_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9905 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19290$3217_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_RP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9904 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19286$3216_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_RAS_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9903 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19282$3215_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_WR_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9902 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19278$3214_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.RP_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9901 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19274$3213_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.RTW_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9900 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19270$3212_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.WTR_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9899 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19266$3211_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.RRD_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9898 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19262$3210_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.RFC_value, rval = 7'0000000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9896 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3450_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_afterAccess [0], rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9896 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3497_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_afterAccess [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11163 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19601$3265_Y [1], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_afterAccess [1]).
Adding EN signal on $auto$opt_dff.cc:702:run$11162 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19601$3265_Y [0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_afterAccess [0]).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9895 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3443_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_afterBank [0], rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9895 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3528_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_afterBank [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11169 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19600$3264_Y [1], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_afterBank [1]).
Adding EN signal on $auto$opt_dff.cc:702:run$11168 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19600$3264_Y [0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_afterBank [0]).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9894 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3457_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_stronger [0], rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9894 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3492_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_stronger [1], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11175 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19599$3263_Y [1], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_stronger [1]).
Adding EN signal on $auto$opt_dff.cc:702:run$11174 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19599$3263_Y [0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_stronger [0]).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9893 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3509_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11178 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3509_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_1_valid).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9892 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3521_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_afterAccess [1], rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9892 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3433_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_afterAccess [0], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11189 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19595$3262_Y [0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_afterAccess [0]).
Adding EN signal on $auto$opt_dff.cc:702:run$11188 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19595$3262_Y [1], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_afterAccess [1]).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9891 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3421_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_afterBank [1], rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9891 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3428_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_afterBank [0], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11195 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19594$3261_Y [0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_afterBank [0]).
Adding EN signal on $auto$opt_dff.cc:702:run$11194 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19594$3261_Y [1], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_afterBank [1]).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9890 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3514_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_stronger [1], rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9890 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3438_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_stronger [0], rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11201 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19593$3260_Y [0], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_stronger [0]).
Adding EN signal on $auto$opt_dff.cc:702:run$11200 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19593$3260_Y [1], Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_stronger [1]).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9889 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3537_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11204 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3537_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.stations_0_valid).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9888 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3542_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11212 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_valid, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_output_rValid).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9886 ($dff) from module top (D = 1'1, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.inputsArbiter_state).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11214 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9885 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3558_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.writeTockens_0_ready, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11217 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.writeTockens_0_ready).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9884 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:19564$3258_Y, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.writeTockens_0_counter, rval = 6'000000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9883 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_activeNext, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_active, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11220 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_activeNext, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_3_active).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9882 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_activeNext, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_active, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11224 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_activeNext, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_2_active).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9881 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_activeNext, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_active, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11228 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_activeNext, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_1_active).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procdff$9880 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_activeNext, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_active, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11232 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_activeNext, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1.banks_0_active).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$procdff$9878 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$procmux$3414_Y, Q = \u_saxon.system_sdramA_logic.core_2.refresher_1.pending, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11240 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$procmux$3414_Y, Q = \u_saxon.system_sdramA_logic.core_2.refresher_1.pending).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$procdff$9877 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$procmux$3407_Y, Q = \u_saxon.system_sdramA_logic.core_2.refresher_1.value, rval = 16'0000000000000000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$procdff$9871 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$procmux$3370_Y, Q = \u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11245 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.pushing, Q = \u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.risingOccupancy).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$procdff$9870 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.popPtr_valueNext, Q = \u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.popPtr_value, rval = 3'000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$procdff$9869 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.pushPtr_valueNext, Q = \u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.pushPtr_value, rval = 3'000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procdff$9973 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1.rspPipeline_output_valid, Q = \u_saxon.system_sdramA_logic.core_2.backend_1.rspPop_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procdff$9972 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_6, Q = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_7, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procdff$9971 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_5, Q = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_6, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procdff$9970 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_4, Q = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_5, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procdff$9969 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_3, Q = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_4, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procdff$9968 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_2, Q = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_3, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procdff$9967 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_1, Q = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_2, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procdff$9966 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_0, Q = \u_saxon.system_sdramA_logic.core_2.backend_1._zz_rspPipeline_readHistory_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10064 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_refresh, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_refresh, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10063 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_prechargeAll, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_prechargeAll, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10062 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_1_precharge, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_ports_1_precharge, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10061 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_1_active, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_ports_1_active, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10060 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_1_write, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_ports_1_write, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10059 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_1_read, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_ports_1_read, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10058 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_0_precharge, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_ports_0_precharge, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10057 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_0_active, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_ports_0_active, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10056 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_0_write, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_ports_0_write, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\core_2.$procdff$10055 ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_0_read, Q = \u_saxon.system_sdramA_logic.core_2.tasker_1_io_output_stage_ports_0_read, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procdff$9997 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procmux$4799_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11267 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter_io_output_writeData_fire, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.risingOccupancy).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procdff$9996 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.popPtr_valueNext, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.popPtr_value, rval = 5'00000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procdff$9995 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.pushPtr_valueNext, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.pushPtr_value, rval = 5'00000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procdff$9991 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procmux$4756_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11271 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.pushing, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.risingOccupancy).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procdff$9990 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.popPtr_valueNext, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.popPtr_value, rval = 5'00000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procdff$9989 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.pushPtr_valueNext, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.pushPtr_value, rval = 5'00000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procdff$9985 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procmux$4713_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.risingOccupancy, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11275 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.pushing, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.risingOccupancy).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procdff$9984 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.popPtr_valueNext, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.popPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procdff$9983 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.pushPtr_valueNext, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.pushPtr_value, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procdff$9980 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4659_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_firstSplit, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11281 ($sdff) from module top (D = 1'0, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_firstSplit).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procdff$9979 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4668_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_splitCounter, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$11285 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20455$2758_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_splitCounter).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procdff$9978 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4677_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_beatCounter, rval = 4'0000).
Adding EN signal on $auto$opt_dff.cc:702:run$11289 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4675_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_beatCounter).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$procdff$9982 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$procmux$4699_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter.io_input_cmd_payload_first, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11291 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_last, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter.io_input_cmd_payload_first).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$procdff$9981 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$sub$./ICESugarProMinimal.v:20255$2724_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter.rspPendingCounter, rval = 6'000000).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$procdff$9976 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$procmux$4613_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_aligner.logic_rspLogic_forRead_transferCounter, rval = 5'00000).
Adding EN signal on $auto$opt_dff.cc:702:run$11296 ($sdff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:20669$2802_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_aligner.logic_rspLogic_forRead_transferCounter).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$procdff$9975 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$procmux$4620_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_aligner.logic_cmdLogic_forWrite_postPadding, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11300 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_aligner.logic_cmdLogic_forWrite_postPadding).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10054 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procmux$5269_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11302 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_valid, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rValid).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10053 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter_io_output_writeData_fire, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0._zz_io_output_writeDataTocken, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10052 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procmux$5274_Y, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11305 ($sdff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rValid, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rValid).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10050 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo._zz_io_pop_payload_write [51:48], Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_length).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10048 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo._zz_io_pop_payload_write [46:26], Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_context).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10047 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo._zz_io_pop_payload_write [25:1], Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_address).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10046 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo._zz_io_pop_payload_write [0], Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.cmdAddress_rData_write).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10045 ($dff) from module top (D = { \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_context \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_source \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_aligner._zz_io_output_cmd_payload_fragment_length [6:2] \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_opcode \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_opcode \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_context_last }, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10044 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_payload_fragment_mask, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_mask).
Adding SRST signal on $auto$opt_dff.cc:764:run$11312 ($dffe) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_mask, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_mask, rval = 4'0000).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10043 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_data, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10042 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_payload_fragment_length, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_length).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10041 ($dff) from module top (D = { \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_address [24:12] \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter._zz_io_output_cmd_payload_fragment_address }, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10040 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_opcode, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.$procdff$10039 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.io_output_cmd_payload_last, Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_last).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10532 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.$procmux$8873_Y, Q = \u_saxon.system_sdramA_logic._zz_io_soft_CKE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11319 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_sdramA_logic._zz_io_soft_CKE).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10531 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.$2\_zz_io_soft_cmd_valid[0:0], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_valid_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10530 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.$procmux$8881_Y, Q = \u_saxon.system_sdramA_logic._zz_io_config_noActive, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11328 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_sdramA_logic._zz_io_config_noActive).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10529 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.$procmux$8889_Y, Q = \u_saxon.system_sdramA_logic._zz_io_config_autoRefresh, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11332 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_sdramA_logic._zz_io_config_autoRefresh).
Adding SRST signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10528 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.$procmux$8894_Y, Q = \u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11336 ($sdff) from module top (D = \u_saxon.system_sdramA_logic.io_ctrl_cmd_valid, Q = \u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10527 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1:0], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_payload_BA).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10526 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [12:0], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_payload_ADDR).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10525 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [4], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_payload_WEn).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10524 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_payload_CASn).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10523 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [2], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_payload_RASn).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10522 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_sdramA_logic._zz_io_soft_cmd_payload_CSn).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10521 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [27:24], Q = \u_saxon.system_sdramA_logic._zz_io_config_WR).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10520 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [19:16], Q = \u_saxon.system_sdramA_logic._zz_io_config_WTR).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10519 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:8], Q = \u_saxon.system_sdramA_logic._zz_io_config_RTP).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10518 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3:0], Q = \u_saxon.system_sdramA_logic._zz_io_config_RTW).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10517 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3:0], Q = \u_saxon.system_sdramA_logic._zz_io_config_RCD).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10516 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [27:24], Q = \u_saxon.system_sdramA_logic._zz_io_config_RRD).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10515 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [22:16], Q = \u_saxon.system_sdramA_logic._zz_io_config_RFC).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10514 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [11:8], Q = \u_saxon.system_sdramA_logic._zz_io_config_RP).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10513 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3:0], Q = \u_saxon.system_sdramA_logic._zz_io_config_RAS).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10512 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [15:0], Q = \u_saxon.system_sdramA_logic._zz_io_config_REF).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10511 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1:0], Q = \u_saxon.system_sdramA_logic._zz_io_config_readLatency).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10510 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [24], Q = \u_saxon.system_sdramA_logic._zz_io_config_phase_precharge).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10509 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [16], Q = \u_saxon.system_sdramA_logic._zz_io_config_phase_active).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10508 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [8], Q = \u_saxon.system_sdramA_logic._zz_io_config_phase_read).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10507 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_sdramA_logic._zz_io_config_phase_write).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10506 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10505 ($dff) from module top (D = 0, Q = \u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_payload_fragment_data).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$11402 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10504 ($dff) from module top (D = 1'0, Q = \u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11403 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_sdramA_logic.$procdff$10503 ($dff) from module top (D = 1'1, Q = \u_saxon.system_sdramA_logic._zz_io_ctrl_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11404 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_ramA_logic.$procdff$10459 ($dff) from module top (D = $flatten\u_saxon.\system_ramA_logic.$memrd$\ram_symbol3$./ICESugarProMinimal.v:5567$723_DATA, Q = \u_saxon.system_ramA_logic._zz_ramsymbol_read_3).
Adding EN signal on $flatten\u_saxon.\system_ramA_logic.$procdff$10458 ($dff) from module top (D = $flatten\u_saxon.\system_ramA_logic.$memrd$\ram_symbol2$./ICESugarProMinimal.v:5566$722_DATA, Q = \u_saxon.system_ramA_logic._zz_ramsymbol_read_2).
Adding EN signal on $flatten\u_saxon.\system_ramA_logic.$procdff$10457 ($dff) from module top (D = $flatten\u_saxon.\system_ramA_logic.$memrd$\ram_symbol1$./ICESugarProMinimal.v:5565$721_DATA, Q = \u_saxon.system_ramA_logic._zz_ramsymbol_read_1).
Adding EN signal on $flatten\u_saxon.\system_ramA_logic.$procdff$10456 ($dff) from module top (D = $flatten\u_saxon.\system_ramA_logic.$memrd$\ram_symbol0$./ICESugarProMinimal.v:5564$720_DATA, Q = \u_saxon.system_ramA_logic._zz_ramsymbol_read).
Adding SRST signal on $flatten\u_saxon.\system_ramA_logic.$procdff$10443 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.io_output_cmd_fire, Q = \u_saxon.system_ramA_logic.io_bus_cmd_valid_regNextWhen, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_phyA_logic.$procdff$10199 ($dff) from module top (D = \u_saxon.system_phyA_logic.io_ctrl_writeEnable, Q = \u_saxon.system_phyA_logic.io_ctrl_writeEnable_delay_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$procdff$10099 ($dff) from module top (D = \u_saxon.system_hdmiPhy_bridge.encode_R.dc_bias_d, Q = \u_saxon.system_hdmiPhy_bridge.encode_R.dc_bias, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$procdff$10098 ($dff) from module top (D = { \u_saxon.system_hdmiPhy_bridge.encode_R.inv_dw \u_saxon.system_hdmiPhy_bridge.encode_R.dw_8 \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [7:0] }, Q = \u_saxon.system_hdmiPhy_bridge.encode_R.io_TMDS, rval = 10'1101010100).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$procdff$10099 ($dff) from module top (D = \u_saxon.system_hdmiPhy_bridge.encode_G.dc_bias_d, Q = \u_saxon.system_hdmiPhy_bridge.encode_G.dc_bias, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$procdff$10098 ($dff) from module top (D = { \u_saxon.system_hdmiPhy_bridge.encode_G.inv_dw \u_saxon.system_hdmiPhy_bridge.encode_G.dw_8 \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [7:0] }, Q = \u_saxon.system_hdmiPhy_bridge.encode_G.io_TMDS, rval = 10'1101010100).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$procdff$10099 ($dff) from module top (D = \u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias_d, Q = \u_saxon.system_hdmiPhy_bridge.encode_B.dc_bias, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.$procdff$10430 ($dff) from module top (D = \u_saxon.system_hdmiPhy_bridge.shift_C [9:2], Q = \u_saxon.system_hdmiPhy_bridge.shift_C [7:0], rval = 8'11100000).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.$procdff$10429 ($dff) from module top (D = \u_saxon.system_hdmiPhy_bridge.encode_B.io_TMDS [9:8], Q = \u_saxon.system_hdmiPhy_bridge.shift_B [9:8], rval = 2'00).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.$procdff$10428 ($dff) from module top (D = \u_saxon.system_hdmiPhy_bridge.encode_G.io_TMDS [9:8], Q = \u_saxon.system_hdmiPhy_bridge.shift_G [9:8], rval = 2'00).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.$procdff$10427 ($dff) from module top (D = \u_saxon.system_hdmiPhy_bridge.encode_R.io_TMDS [9:8], Q = \u_saxon.system_hdmiPhy_bridge.shift_R [9:8], rval = 2'00).
Adding SRST signal on $flatten\u_saxon.\system_hdmiPhy_bridge.$procdff$10425 ($dff) from module top (D = \u_saxon.system_hdmiPhy_bridge._zz_ctr_mod5, Q = \u_saxon.system_hdmiPhy_bridge.ctr_mod5, rval = 3'000).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10556 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$8953_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_7, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11421 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [7], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_7).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10555 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$8960_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_6, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11425 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [6], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_6).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10554 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$8967_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_5, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11429 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [5], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_5).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10553 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$8974_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_4, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11433 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [4], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_4).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10552 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$8981_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_3, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11437 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_3).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10551 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$8988_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11441 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [2], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_2).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10550 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$8995_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11445 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable_1).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10549 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9002_Y, Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11449 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_writeEnable).
Adding SRST signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10548 ($dff) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9007_Y, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11453 ($sdff) from module top (D = \u_saxon.system_gpioA_logic.io_bus_cmd_valid, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10547 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [7], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_7).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10546 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [6], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_6).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10545 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [5], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_5).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10544 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [4], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_4).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10543 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [3], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_3).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10542 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [2], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_2).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10541 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write_1).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10540 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_gpioA_logic._zz_io_gpio_write).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10536 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10535 ($dff) from module top (D = { 24'000000000000000000000000 \u_saxon.system_gpioA_logic.mapper_rsp_payload_fragment_data [7:0] }, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data).
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$11480 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$11480 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$11480 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$11480 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$11480 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$11480 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$11480 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$11480 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$11480 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$11480 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$11480 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$11480 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$11480 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$11480 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$11480 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$11480 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$11480 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$11480 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$11480 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$11480 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$11480 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$11480 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$11480 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$11480 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10534 ($dff) from module top (D = 1'0, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11481 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_gpioA_logic.$procdff$10533 ($dff) from module top (D = 1'1, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11482 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_dma_logic.\memory_core.$procdff$10195 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.\memory_core.$memrd$\banks_0_ram$./ICESugarProMinimal.v:16789$2022_DATA, Q = \u_saxon.system_dma_logic.memory_core._zz_banks_0_ram_port1).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.\memory_core.$procdff$10194 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.\memory_core.$procmux$6102_Y, Q = \u_saxon.system_dma_logic.memory_core.read_ports_0_buffer_bufferIn_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11486 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_dma_logic.memory_core.read_ports_0_buffer_bufferIn_rValid).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.\memory_core.$procdff$10193 ($dff) from module top (D = \u_saxon.system_dma_logic.memory_core.read_ports_0_buffer_s0_valid, Q = \u_saxon.system_dma_logic.memory_core.read_ports_0_buffer_s1_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.\memory_core.$procdff$10192 ($dff) from module top (D = \u_saxon._zz_when_Stream_l342_1, Q = \u_saxon.system_dma_logic.memory_core.write_arbiter_0_doIt_regNext, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10248 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6252_Y, Q = \u_saxon.system_dma_logic.m2b_rsp_first, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11490 ($sdff) from module top (D = \u_saxon._zz_io_read_rsp_payload_last, Q = \u_saxon.system_dma_logic.m2b_rsp_first).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10247 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6261_Y, Q = \u_saxon.system_dma_logic.m2b_cmd_s1_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10245 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6279_Y, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_roundRobins_3, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11493 ($sdff) from module top (D = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_chosenOh, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_roundRobins_3).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10244 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6288_Y, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_roundRobins_2, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11499 ($sdff) from module top (D = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_chosenOh, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_roundRobins_2).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10243 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6297_Y, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_roundRobins_1, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11505 ($sdff) from module top (D = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_chosenOh, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_roundRobins_1).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10242 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6306_Y, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_roundRobins_0, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11511 ($sdff) from module top (D = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_chosenOh, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_priority_roundRobins_0).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10241 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6317_Y, Q = \u_saxon.system_dma_logic.m2b_cmd_s0_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10240 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6328_Y, Q = \u_saxon.system_dma_logic.channels_0_interrupts_onChannelCompletion_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10239 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6335_Y, Q = \u_saxon.system_dma_logic.channels_0_interrupts_onChannelCompletion_enable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11519 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [2], Q = \u_saxon.system_dma_logic.channels_0_interrupts_onChannelCompletion_enable).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10238 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6346_Y, Q = \u_saxon.system_dma_logic.channels_0_interrupts_completion_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10237 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6353_Y, Q = \u_saxon.system_dma_logic.channels_0_interrupts_completion_enable, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11524 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_dma_logic.channels_0_interrupts_completion_enable).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10236 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12911$1991_Y, Q = \u_saxon.system_dma_logic.channels_0_push_m2b_memPending, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10235 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6366_Y, Q = \u_saxon.system_dma_logic.channels_0_push_m2b_loadDone, rval = 1'1).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10234 ($dff) from module top (D = \u_saxon.system_dma_logic.channels_0_channelStart, Q = \u_saxon.system_dma_logic.channels_0_ctrl_kick, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10232 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6382_Y, Q = \u_saxon.system_dma_logic.channels_0_priority, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$11531 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1:0], Q = \u_saxon.system_dma_logic.channels_0_priority).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10231 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6387_Y, Q = \u_saxon.system_dma_logic.channels_0_descriptorValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11537 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_dma_logic.channels_0_descriptorValid).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10230 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6394_Y, Q = \u_saxon.system_dma_logic.channels_0_channelValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11541 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_dma_logic.channels_0_channelValid).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10229 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6401_Y, Q = \u_saxon.system_dma_logic._zz_io_ctrl_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11543 ($sdff) from module top (D = \u_saxon.system_dma_logic.io_ctrl_cmd_valid, Q = \u_saxon.system_dma_logic._zz_io_ctrl_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10223 ($dff) from module top (D = \u_saxon.system_dma_logic.channels_0_pop_b2s_last, Q = \u_saxon.system_dma_logic.channels_0_pop_b2s_veryLastEndPacket).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10222 ($dff) from module top (D = \u_saxon.system_dma_logic.channels_0_fifo_push_ptrWithBase, Q = \u_saxon.system_dma_logic.channels_0_pop_b2s_veryLastPtr).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10220 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [13], Q = \u_saxon.system_dma_logic.channels_0_pop_b2s_last).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10219 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [12], Q = \u_saxon.system_dma_logic.channels_0_pop_memory).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10216 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [12], Q = \u_saxon.system_dma_logic.channels_0_push_memory).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10214 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13010$1995_Y, Q = \u_saxon.system_dma_logic.channels_0_fifo_pop_ptr, rval = 8'00000000).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10213 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13006$1994_Y, Q = \u_saxon.system_dma_logic.channels_0_fifo_push_ptr, rval = 8'00000000).
Adding SRST signal on $flatten\u_saxon.\system_dma_logic.$procdff$10212 ($dff) from module top (D = $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13041$2000_Y, Q = \u_saxon.system_dma_logic.channels_0_fifo_push_available, rval = 8'01000000).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10211 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1], Q = \u_saxon.system_dma_logic.channels_0_selfRestart).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10210 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [25:0], Q = \u_saxon.system_dma_logic.channels_0_bytes).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10208 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_dma_logic._zz_io_ctrl_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10207 ($dff) from module top (D = { 29'00000000000000000000000000000 \u_saxon.system_dma_logic.ctrl_rsp_payload_fragment_data [2] 1'0 \u_saxon.system_dma_logic.ctrl_rsp_payload_fragment_data [0] }, Q = \u_saxon.system_dma_logic._zz_io_ctrl_rsp_payload_fragment_data).
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$11566 ($dffe) from module top (D = \u_saxon.system_dma_logic.channels_0_interrupts_onChannelCompletion_valid, Q = \u_saxon.system_dma_logic._zz_io_ctrl_rsp_payload_fragment_data [2], rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10206 ($dff) from module top (D = 1'0, Q = \u_saxon.system_dma_logic._zz_io_ctrl_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11568 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_dma_logic.$procdff$10205 ($dff) from module top (D = 1'1, Q = \u_saxon.system_dma_logic._zz_io_ctrl_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11569 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procdff$10465 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procmux$8439_Y, Q = \u_saxon.system_dBus32_bmb_unburstify_1.buffer_valid, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procdff$10464 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$0\buffer_beat[4:0], Q = \u_saxon.system_dBus32_bmb_unburstify_1.buffer_beat).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procdff$10462 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_address [31:12], Q = \u_saxon.system_dBus32_bmb_unburstify_1.buffer_address [31:12]).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procdff$10462 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$0\buffer_address[31:0] [11:0], Q = \u_saxon.system_dBus32_bmb_unburstify_1.buffer_address [11:0]).
Adding SRST signal on $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procdff$10465 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8439_Y, Q = \u_saxon.system_dBus32_bmb_unburstify.buffer_valid, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procdff$10464 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_unburstify.$0\buffer_beat[4:0], Q = \u_saxon.system_dBus32_bmb_unburstify.buffer_beat).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procdff$10462 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_address [31:12], Q = \u_saxon.system_dBus32_bmb_unburstify.buffer_address [31:12]).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_unburstify.$procdff$10462 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_unburstify.$0\buffer_address[31:0] [11:0], Q = \u_saxon.system_dBus32_bmb_unburstify.buffer_address [11:0]).
Adding SRST signal on $flatten\u_saxon.\system_dBus32_bmb_decoder.$procdff$10441 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_decoder.$procmux$8304_Y, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspNoHit_doIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11586 ($sdff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_decoder.$procmux$8304_Y, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspNoHit_doIt).
Adding SRST signal on $flatten\u_saxon.\system_dBus32_bmb_decoder.$procdff$10440 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:5916$831_Y, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspPendingCounter, rval = 7'0000000).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_decoder.$procdff$10439 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_source, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspNoHit_source).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_decoder.$procdff$10437 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_context, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspNoHit_context).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_decoder.$procdff$10436 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_opcode, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspNoHit_singleBeatRsp).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_decoder.$procdff$10435 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_decoder.logic_hitsS0_2, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspHits_2).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_decoder.$procdff$10434 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_decoder.logic_hitsS0_1, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspHits_1).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_decoder.$procdff$10433 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_decoder.logic_hitsS0_0, Q = \u_saxon.system_dBus32_bmb_decoder.logic_rspHits_0).
Adding SRST signal on $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procdff$10097 ($dff) from module top (D = $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5321_Y, Q = \u_saxon.system_dBus32_bmb_arbiter.memory_arbiter.locked, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11599 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_dBus32_bmb_arbiter.memory_arbiter.locked).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procdff$10096 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_arbiter.memory_arbiter.maskRouted_2, Q = \u_saxon.system_dBus32_bmb_arbiter.memory_arbiter.maskLocked_2).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procdff$10095 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_arbiter.memory_arbiter.maskRouted_1, Q = \u_saxon.system_dBus32_bmb_arbiter.memory_arbiter.maskLocked_1).
Adding EN signal on $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procdff$10094 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_arbiter.memory_arbiter.maskRouted_0, Q = \u_saxon.system_dBus32_bmb_arbiter.memory_arbiter.maskLocked_0).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10181 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$memrd$\ways_0_data_symbol3$./ICESugarProMinimal.v:15852$2070_DATA, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_3).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10180 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$memrd$\ways_0_data_symbol2$./ICESugarProMinimal.v:15851$2069_DATA, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_2).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10179 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$memrd$\ways_0_data_symbol1$./ICESugarProMinimal.v:15850$2068_DATA, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_1).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10178 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$memrd$\ways_0_data_symbol0$./ICESugarProMinimal.v:15849$2067_DATA, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10164 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_mask, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mask).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10163 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_wayHits, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_waysHitsBeforeInvalidate).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10162 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$ne$./ICESugarProMinimal.v:16365$2262_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_unaligned).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10161 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_dataColisions, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_dataColisions).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10160 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_wayInvalidate, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_wayInvalidate).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10159 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_3 \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_2 \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read_1 \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_datasymbol_read }, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_dataReadRsp_0).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10157 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_ways_0_tagsReadRsp_valid [1], Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_tagsReadRsp_0_error).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10154 ($dff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_refilling).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11615 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10153 ($dff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_exception).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11616 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10151 ($dff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_allowWrite).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11617 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10150 ($dff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_allowRead).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11618 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10149 ($dff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_isPaging).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11619 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10148 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.io_cpu_memory_mmuRsp_isIoAccess, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_isIoAccess).
Adding SRST signal on $auto$opt_dff.cc:764:run$11620 ($dffe) from module top (D = \u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_mmuBus_rsp_isIoAccess, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_isIoAccess, rval = 1'1).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10147 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_REGFILE_WRITE_DATA, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_physicalAddress).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10145 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_request_size, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_request_size).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10144 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_request_wr, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_request_wr).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10143 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stage0_dataColisions, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stage0_dataColisions_regNextWhen).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10142 ($dff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_wayInvalidate).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11626 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10141 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stage0_mask, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_mask).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10139 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [13:12], Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_request_size).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10138 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_WR, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageA_request_wr).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10137 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.io_cpu_execute_address [11:5], Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.tagsReadCmd_payload_regNextWhen).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10130 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5469_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_killReg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11631 ($sdff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_killReg).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11632 ($sdffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10129 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5474_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_error, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11635 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$logic_or$./ICESugarProMinimal.v:16424$2277_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_error).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10128 ($dff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_waysAllocator).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11637 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10127 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_counter_valueNext, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_counter_value, rval = 3'000).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10126 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5486_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11641 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.loader_valid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10125 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$logic_and$./ICESugarProMinimal.v:16402$2276_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_start, rval = 1'1).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10124 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5495_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_counter, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11646 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16399$2264_Y [6:0], Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_counter [6:0]).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10123 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5504_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_waitDone, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11648 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5504_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_flusher_waitDone).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procdff$10122 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5509_Y, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.memCmdSent, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11656 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.dataCache_1.memCmdSent).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$10118 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$memrd$\banks_0$./ICESugarProMinimal.v:16541$2288_DATA, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache._zz_banks_0_port1).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$10114 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5379_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_wordIndex, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$11659 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:16665$2336_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_wordIndex).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$10113 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5384_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_cmdSent, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11663 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_cmdSent).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$10112 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5393_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushPending, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$11665 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5393_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushPending).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$10111 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5402_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_hadError, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$10110 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5409_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11670 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5409_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_valid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$10108 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5373_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushCounter, rval = 8'00000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11674 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:16678$2338_Y [6:0], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_flushCounter [6:0]).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procdff$10107 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.lineLoader_address).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10404 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7000_Y, Q = \u_saxon.system_cpu_logic_cpu.switch_Fetcher_l362, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$11677 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7000_Y, Q = \u_saxon.system_cpu_logic_cpu.switch_Fetcher_l362).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10402 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exception, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_hadException, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10401 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7015_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11690 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_1, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_2).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10400 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7024_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_1, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11698 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_0, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_1).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10399 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7033_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_0, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11706 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_pipelineLiberator_pcValids_0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10398 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6955_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10397 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$logic_and$./ICESugarProMinimal.v:11607$1779_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_writeBack, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10396 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6971_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_memory, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10395 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6977_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_execute, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10394 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionValids_decode, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionValidsRegs_decode, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10393 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7042_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MSIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11727 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_csrMapping_writeDataSignal [3], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MSIE).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10392 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7049_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MTIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11731 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_csrMapping_writeDataSignal [7], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MTIE).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10391 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7056_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MEIE, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11735 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_csrMapping_writeDataSignal [11], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mie_MEIE).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10390 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7071_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mstatus_MPP, rval = 2'11).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10389 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7086_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mstatus_MPIE, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10388 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7101_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mstatus_MIE, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10387 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackWrites_valid, Q = \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10386 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10748$1449_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_counter_value, rval = 6'000000).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10379 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7146_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_valid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11748 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7146_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_valid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10378 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7151_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesReg, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11754 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$logic_or$./ICESugarProMinimal.v:11538$1769_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_throw2BytesReg).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10377 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7162_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferValid, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10376 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7171_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11759 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7171_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_iBusRsp_stages_0_output_ready_2).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10375 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7178_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePc_pcReg, rval = 32'10000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11763 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7178_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePc_pcReg).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10374 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7185_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_inc, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11769 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7185_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_inc).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10371 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7199_Y, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg, rval = 32'10000000000000000000000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$11773 ($sdff) from module top (D = { \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache._zz_fetchStage_read_banksValue_0_dataMem 1'0 }, Q = { \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [11:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [0] }).
Adding EN signal on $auto$opt_dff.cc:702:run$11773 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pc [31:12], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [31:12]).
Adding EN signal on $auto$opt_dff.cc:702:run$11773 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pc [1], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [1]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11774 ($sdffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10370 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7206_Y, Q = \u_saxon.system_cpu_logic_cpu.writeBack_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11785 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7206_Y, Q = \u_saxon.system_cpu_logic_cpu.writeBack_arbitration_isValid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10369 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7213_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11789 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7213_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_arbitration_isValid).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10368 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7220_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_arbitration_isValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11793 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7220_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_arbitration_isValid).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10366 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12027$1808_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_835).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10365 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12024$1807_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_834).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10364 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12021$1806_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_833).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10363 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12018$1805_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_772).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10362 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12015$1804_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_836).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10361 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12012$1803_Y, Q = \u_saxon.system_cpu_logic_cpu.execute_CsrPlugin_csr_768).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10360 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.memory_MUL_LOW, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MUL_LOW).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10359 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branchAdder [31:1] 1'0 }, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_BRANCH_CALC).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11804 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10358 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_BRANCH_DO, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_BRANCH_DO).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10357 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_HH, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MUL_HH).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10356 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_MUL_HH, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_HH).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10355 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_MUL_HL, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_HL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10354 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_MUL_LH, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_LH).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10353 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_MUL_LL, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_LL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10352 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_execute_SHIFT_RIGHT_1 [31:0], Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_SHIFT_RIGHT).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10351 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_decode_RS2_1, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10350 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_decode_RS2, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_REGFILE_WRITE_DATA).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10349 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_STORE_DATA_RF, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10348 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_MEMORY_STORE_DATA_RF, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_STORE_DATA_RF).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10347 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_DO_EBREAK, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_DO_EBREAK).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10345 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_CSR_WRITE_OPCODE, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_CSR_WRITE_OPCODE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10344 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePrediction_cmd_hadBranch, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_PREDICTION_HAD_BRANCHED2).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10343 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_SRC2_FORCE_ZERO, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC2_FORCE_ZERO).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10342 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_RS2, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10341 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_RS1, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS1).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10340 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_ENV_CTRL, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_ENV_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10339 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_ENV_CTRL, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_ENV_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10338 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_ENV_CTRL, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_ENV_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10337 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_IS_CSR, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_CSR).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10336 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_BRANCH_CTRL [1] \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_7 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_BRANCH_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10335 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_IS_RS1_SIGNED, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_RS2_SIGNED).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10334 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_IS_RS1_SIGNED, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_RS1_SIGNED).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10333 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_DIV, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_IS_DIV).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10332 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_IS_DIV, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_DIV).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10331 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_IS_MUL, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_IS_MUL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10330 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_MUL, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_IS_MUL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10329 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_IS_MUL, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_MUL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10328 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SHIFT_CTRL, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_SHIFT_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10327 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_13 \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_SHIFT_CTRL [0] }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SHIFT_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10326 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_25 \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_27 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_ALU_BITWISE_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10325 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_SRC_LESS_UNSIGNED, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC_LESS_UNSIGNED).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10324 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_MEMORY_MANAGMENT, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_MANAGMENT).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10323 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_WR, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MEMORY_WR).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10322 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_WR, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_WR).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10321 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_MEMORY_WR, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_WR).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10320 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_MEMORY_STAGE, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10319 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_BYPASSABLE_MEMORY_STAGE, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_MEMORY_STAGE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10318 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_BYPASSABLE_EXECUTE_STAGE, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10317 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_REGFILE_WRITE_VALID, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10316 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_REGFILE_WRITE_VALID, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_REGFILE_WRITE_VALID).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10315 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_REGFILE_WRITE_VALID, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_REGFILE_WRITE_VALID).
Adding SRST signal on $auto$opt_dff.cc:764:run$11847 ($dffe) from module top (D = \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_71, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_REGFILE_WRITE_VALID, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10314 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_SRC2_CTRL [1] \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_89 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC2_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10313 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_94 \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_100 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_ALU_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10312 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_ENABLE, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MEMORY_ENABLE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10311 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_ENABLE, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_MEMORY_ENABLE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10310 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_MEMORY_ENABLE, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_MEMORY_ENABLE).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10309 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_SRC_USE_SUB_LESS, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC_USE_SUB_LESS).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10308 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu._zz_decode_to_execute_SRC1_CTRL [1] \u_saxon.system_cpu_logic_cpu._zz__zz_decode_ENV_CTRL_2_125 }, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC1_CTRL).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10303 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_IS_RVC).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10302 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_INSTRUCTION, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_INSTRUCTION).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10301 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_INSTRUCTION).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10300 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10299 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.execute_to_memory_PC, Q = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_PC).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10298 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.decode_to_execute_PC, Q = \u_saxon.system_cpu_logic_cpu.execute_to_memory_PC).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10297 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePc_pcReg, Q = \u_saxon.system_cpu_logic_cpu.decode_to_execute_PC).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10296 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6853_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_targetPrivilege).
Adding SRST signal on $auto$opt_dff.cc:764:run$11867 ($dffe) from module top (D = 2'xx, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_targetPrivilege, rval = 2'11).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:702:run$11870 ($sdffce) from module top.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:702:run$11870 ($sdffce) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10295 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6861_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_code).
Adding SRST signal on $auto$opt_dff.cc:764:run$11875 ($dffe) from module top (D = 2'xx, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_code [1:0], rval = 2'11).
Adding SRST signal on $auto$opt_dff.cc:764:run$11875 ($dffe) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6857_Y [2], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_code [2], rval = 1'0).
Adding SRST signal on $auto$opt_dff.cc:764:run$11875 ($dffe) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6859_Y [3], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_interrupt_code [3], rval = 1'1).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:702:run$11878 ($sdffce) from module top.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:702:run$11878 ($sdffce) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10294 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr[31:0], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10293 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\CsrPlugin_exceptionPortCtrl_exceptionContext_code[3:0], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10290 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_badAddr, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mtval).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10289 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_trapCause, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mcause_exceptionCode).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10288 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$logic_not$./ICESugarProMinimal.v:11805$1802_Y, Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mcause_interrupt).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10281 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu._zz_memory_DivPlugin_div_result_1 [31:0], Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_result).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10280 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6907_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_done, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11903 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_done).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10279 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$logic_and$./ICESugarProMinimal.v:11765$1797_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_needRevert).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10278 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6703_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_accumulator [31:0], rval = 0).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10278 ($dff) from module top (D = 33'000000000000000000000000000000000, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_accumulator [64:32]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 12 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Setting constant 0-bit at position 32 on $auto$opt_dff.cc:764:run$11907 ($dffe) from module top.
Adding EN signal on $auto$opt_dff.cc:702:run$11906 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_div_stage_0_outRemainder, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_accumulator [31:0]).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10277 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11764$1788_Y, Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_rs2).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10276 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11763$1785_Y [32], Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_rs1 [32]).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10276 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\memory_DivPlugin_rs1[32:0] [31:0], Q = \u_saxon.system_cpu_logic_cpu.memory_DivPlugin_rs1 [31:0]).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10275 ($dff) from module top (D = 1'0, Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_s1_tightlyCoupledHit).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11922 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10273 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_isRvc, Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_isRvc).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10272 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\_zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst[31:0], Q = \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10267 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache._zz_banks_0_port1 [31:16], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_bufferData).
Adding EN signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10264 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$0\DebugPlugin_busReadDataReg[31:0], Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_busReadDataReg).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10260 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6612_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_disableEbreak, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11931 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6606_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_disableEbreak).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10259 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6617_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_debugUsed, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11937 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_debugUsed).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10258 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6632_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_haltedByBreak, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10257 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6645_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_godmode, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10256 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6654_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_stepIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11941 ($sdff) from module top (D = \u_saxon.systemDebugger_1.dispatcher_dataShifter [36], Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_stepIt).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10255 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6675_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_haltIt, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10254 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6688_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_resetIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11946 ($sdff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6682_Y, Q = \u_saxon.system_cpu_logic_cpu.DebugPlugin_resetIt).
Adding SRST signal on $flatten\u_saxon.\system_cpu_logic_cpu.$procdff$10253 ($dff) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$logic_and$./ICESugarProMinimal.v:12121$1813_Y, Q = \u_saxon.system_cpu_logic_cpu._zz_3, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.\system_clint_logic.$procdff$10502 ($dff) from module top (D = $flatten\u_saxon.\system_clint_logic.$procmux$8664_Y, Q = \u_saxon.system_clint_logic.logic_harts_0_softwareInterrupt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11953 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [0], Q = \u_saxon.system_clint_logic.logic_harts_0_softwareInterrupt).
Adding SRST signal on $flatten\u_saxon.\system_clint_logic.$procdff$10501 ($dff) from module top (D = $flatten\u_saxon.\system_clint_logic.$add$./ICESugarProMinimal.v:4707$575_Y, Q = \u_saxon.system_clint_logic.logic_time, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding SRST signal on $flatten\u_saxon.\system_clint_logic.$procdff$10500 ($dff) from module top (D = $flatten\u_saxon.\system_clint_logic.$procmux$8669_Y, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11958 ($sdff) from module top (D = \u_saxon.system_clint_logic.io_bus_cmd_valid, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_valid_2).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$10498 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data, Q = \u_saxon.system_clint_logic.logic_harts_0_cmp [31:0]).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$10498 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data, Q = \u_saxon.system_clint_logic.logic_harts_0_cmp [63:32]).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$10497 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$10496 ($dff) from module top (D = \u_saxon.system_clint_logic.factory_rsp_payload_fragment_data, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_payload_fragment_data).
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$10495 ($dff) from module top (D = 1'0, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11968 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.\system_clint_logic.$procdff$10494 ($dff) from module top (D = 1'1, Q = \u_saxon.system_clint_logic._zz_io_bus_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11969 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10493 ($dff) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8551_Y, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspNoHit_doIt, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11970 ($sdff) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8551_Y, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspNoHit_doIt).
Adding SRST signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10492 ($dff) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:5221$676_Y, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspPendingCounter, rval = 4'0000).
Adding SRST signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10491 ($dff) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8556_Y, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$11977 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rValid).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10489 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspNoHit_context).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10488 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_opcode, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspNoHit_singleBeatRsp).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10487 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_6, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_6).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10486 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_5, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_5).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10485 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_4, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_4).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10484 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_3, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_3).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10483 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_2, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_2).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10482 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_1, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_1).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10481 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_0, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspHits_0).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10480 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_noHitS0, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_noHitS1).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10479 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_6, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_6).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10478 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_5, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_5).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10477 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_4, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_4).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10476 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_3, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_3).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10475 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_2, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_2).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10474 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_1, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_1).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10473 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS0_0, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.logic_hitsS1_0).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10472 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_context, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10470 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_data, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10469 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_length, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_length).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10468 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_address, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10467 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_opcode, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procdff$10466 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_last, Q = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_last).
Adding SRST signal on $flatten\u_saxon.\systemDebugger_1.$procdff$10424 ($dff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$8250_Y, Q = \u_saxon.systemDebugger_1.dispatcher_counter, rval = 3'000).
Adding EN signal on $auto$opt_dff.cc:702:run$12002 ($sdff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$8248_Y, Q = \u_saxon.systemDebugger_1.dispatcher_counter).
Adding SRST signal on $flatten\u_saxon.\systemDebugger_1.$procdff$10423 ($dff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$8261_Y, Q = \u_saxon.systemDebugger_1.dispatcher_headerLoaded, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12010 ($sdff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$8259_Y, Q = \u_saxon.systemDebugger_1.dispatcher_headerLoaded).
Adding SRST signal on $flatten\u_saxon.\systemDebugger_1.$procdff$10422 ($dff) from module top (D = $flatten\u_saxon.\systemDebugger_1.$procmux$8270_Y, Q = \u_saxon.systemDebugger_1.dispatcher_dataLoaded, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12014 ($sdff) from module top (D = 1'1, Q = \u_saxon.systemDebugger_1.dispatcher_dataLoaded).
Adding EN signal on $flatten\u_saxon.\systemDebugger_1.$procdff$10421 ($dff) from module top (D = { \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_fragment \u_saxon.systemDebugger_1.dispatcher_headerShifter [7:1] }, Q = \u_saxon.systemDebugger_1.dispatcher_headerShifter).
Adding EN signal on $flatten\u_saxon.\systemDebugger_1.$procdff$10420 ($dff) from module top (D = { \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_fragment \u_saxon.systemDebugger_1.dispatcher_dataShifter [66:1] }, Q = \u_saxon.systemDebugger_1.dispatcher_dataShifter).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$10106 ($dff) from module top (D = \u_saxon.jtagBridge_1.jtag_tap_bypass, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_fragment).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$10105 ($dff) from module top (D = \u_saxon.jtagBridge_1.flowCCByToggle_1.io_input_payload_last, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_last).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$10104 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$logic_not$./ICESugarProMinimal.v:15584$2341_Y, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_target).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$10103 ($dff) from module top (D = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_fragment, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_fragment).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$10102 ($dff) from module top (D = \u_saxon.jtagBridge_1.flowCCByToggle_1.inputArea_data_last, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_payload_last).
Adding SRST signal on $flatten\u_saxon.\jtagBridge_1.\flowCCByToggle_1.$procdff$10100 ($dff) from module top (D = \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_valid, Q = \u_saxon.jtagBridge_1.flowCCByToggle_1.outputArea_flow_m2sPipe_valid, rval = 1'0).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.$procdff$10419 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu.DebugPlugin_busReadDataReg [31:5] \u_saxon.jtagBridge_1.io_remote_rsp_payload_data [4:0] }, Q = \u_saxon.jtagBridge_1.system_rsp_payload_data).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.$procdff$10418 ($dff) from module top (D = 1'0, Q = \u_saxon.jtagBridge_1.system_rsp_payload_error).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$12033 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.\jtagBridge_1.$procdff$10417 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$8196_Y, Q = \u_saxon.jtagBridge_1.system_rsp_valid, rval = 1'1).
Adding EN signal on $auto$opt_dff.cc:702:run$12034 ($sdff) from module top (D = 1'0, Q = \u_saxon.jtagBridge_1.system_rsp_valid).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.$procdff$10416 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$8173_Y, Q = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1).
Adding SRST signal on $flatten\u_saxon.\jtagBridge_1.$procdff$10413 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$8179_Y, Q = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr, rval = 268443647).
Adding EN signal on $auto$opt_dff.cc:702:run$12041 ($sdff) from module top (D = { \io_jtag_tdi \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr [31:1] }, Q = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr).
Adding EN signal on $flatten\u_saxon.\jtagBridge_1.$procdff$10411 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$0\jtag_tap_instructionShift[3:0], Q = \u_saxon.jtagBridge_1.jtag_tap_instructionShift).
Adding SRST signal on $flatten\u_saxon.\jtagBridge_1.$procdff$10410 ($dff) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$8188_Y, Q = \u_saxon.jtagBridge_1.jtag_tap_instruction, rval = 4'0001).
Adding EN signal on $auto$opt_dff.cc:702:run$12048 ($sdff) from module top (D = \u_saxon.jtagBridge_1.jtag_tap_instructionShift, Q = \u_saxon.jtagBridge_1.jtag_tap_instruction).
Adding SRST signal on $flatten\u_saxon.$procdff$10691 ($dff) from module top (D = $flatten\u_saxon.$procmux$9648_Y, Q = \u_saxon.debugCdCtrl_logic_holdingLogic_resetCounter, rval = 12'000000000000).
Adding EN signal on $auto$opt_dff.cc:702:run$12050 ($sdff) from module top (D = $flatten\u_saxon.$add$./ICESugarProMinimal.v:2700$370_Y, Q = \u_saxon.debugCdCtrl_logic_holdingLogic_resetCounter).
Adding SRST signal on $flatten\u_saxon.$procdff$10689 ($dff) from module top (D = $flatten\u_saxon.$procmux$9644_Y, Q = \u_saxon.hdmiCd_logic_holdingLogic_resetCounter, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:702:run$12052 ($sdff) from module top (D = $flatten\u_saxon.$add$./ICESugarProMinimal.v:2710$372_Y, Q = \u_saxon.hdmiCd_logic_holdingLogic_resetCounter).
Adding SRST signal on $flatten\u_saxon.$procdff$10687 ($dff) from module top (D = $flatten\u_saxon.$procmux$9640_Y, Q = \u_saxon.systemCdCtrl_logic_holdingLogic_resetCounter, rval = 6'000000).
Adding EN signal on $auto$opt_dff.cc:702:run$12054 ($sdff) from module top (D = $flatten\u_saxon.$add$./ICESugarProMinimal.v:2720$374_Y, Q = \u_saxon.systemCdCtrl_logic_holdingLogic_resetCounter).
Adding SRST signal on $flatten\u_saxon.$procdff$10685 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_debug_bus_cmd_fire, Q = \u_saxon.system_cpu_logic_cpu_debug_bus_cmd_fire_regNext, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$10684 ($dff) from module top (D = $flatten\u_saxon.$procmux$9527_Y, Q = \u_saxon._zz_system_cpu_externalInterrupt_plic_target_ie_0, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12057 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [12], Q = \u_saxon._zz_system_cpu_externalInterrupt_plic_target_ie_0).
Adding SRST signal on $flatten\u_saxon.$procdff$10683 ($dff) from module top (D = $flatten\u_saxon.$procmux$9535_Y, Q = \u_saxon._zz_system_cpu_externalInterrupt_plic_target_threshold, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$12061 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1:0], Q = \u_saxon._zz_system_cpu_externalInterrupt_plic_target_threshold).
Adding SRST signal on $flatten\u_saxon.$procdff$10682 ($dff) from module top (D = \u_saxon.system_plic_logic_bridge_coherencyStall_valueNext, Q = \u_saxon.system_plic_logic_bridge_coherencyStall_value, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$10681 ($dff) from module top (D = $flatten\u_saxon.$procmux$9544_Y, Q = \u_saxon._zz_system_dma_vga_channel_interrupt_plic_gateway_priority, rval = 2'00).
Adding EN signal on $auto$opt_dff.cc:702:run$12066 ($sdff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_data [1:0], Q = \u_saxon._zz_system_dma_vga_channel_interrupt_plic_gateway_priority).
Adding SRST signal on $flatten\u_saxon.$procdff$10680 ($dff) from module top (D = $flatten\u_saxon.$procmux$9549_Y, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_valid_2, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12070 ($sdff) from module top (D = $flatten\u_saxon.$logic_and$./ICESugarProMinimal.v:2814$379_Y, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_valid_2).
Adding SRST signal on $flatten\u_saxon.$procdff$10679 ($dff) from module top (D = $flatten\u_saxon.$procmux$9558_Y, Q = \u_saxon.system_dma_vga_channel_interrupt_plic_gateway_waitCompletion, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$10678 ($dff) from module top (D = $flatten\u_saxon.$procmux$9567_Y, Q = \u_saxon.system_dma_vga_channel_interrupt_plic_gateway_ip, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$10677 ($dff) from module top (D = \u_saxon.system_dma_read_decoder_io_input_rsp_valid, Q = \u_saxon._zz_when_Stream_l342_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$10676 ($dff) from module top (D = $flatten\u_saxon.$procmux$9577_Y, Q = \u_saxon.system_dma_logic_io_read_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12077 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_dma_logic_io_read_cmd_rValid).
Adding SRST signal on $flatten\u_saxon.$procdff$10675 ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_aligner.io_input_rsp_valid, Q = \u_saxon._zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_valid_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$10674 ($dff) from module top (D = $flatten\u_saxon.$procmux$9589_Y, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12080 ($sdff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_valid, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rValid).
Adding SRST signal on $flatten\u_saxon.$procdff$10673 ($dff) from module top (D = $flatten\u_saxon.$procmux$9594_Y, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12084 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_rValid).
Adding SRST signal on $flatten\u_saxon.$procdff$10672 ($dff) from module top (D = $flatten\u_saxon.$procmux$9601_Y, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_valid_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$10671 ($dff) from module top (D = $flatten\u_saxon.$procmux$9608_Y, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12091 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rValid).
Adding SRST signal on $flatten\u_saxon.$procdff$10670 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_decoder.io_input_rsp_fire, Q = \u_saxon._zz_system_dBus32_bmb_rsp_valid_1, rval = 1'0).
Adding SRST signal on $flatten\u_saxon.$procdff$10669 ($dff) from module top (D = $flatten\u_saxon.$procmux$9620_Y, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12094 ($sdff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_valid, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rValid).
Adding SRST signal on $flatten\u_saxon.$procdff$10668 ($dff) from module top (D = $flatten\u_saxon.$procmux$9625_Y, Q = \u_saxon.system_dBus32_bmb_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12098 ($sdff) from module top (D = 1'1, Q = \u_saxon.system_dBus32_bmb_cmd_rValid).
Adding SRST signal on $flatten\u_saxon.$procdff$10667 ($dff) from module top (D = $flatten\u_saxon.$procmux$9632_Y, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValid, rval = 1'0).
Adding EN signal on $auto$opt_dff.cc:702:run$12100 ($sdff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.io_mem_cmd_valid, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rValid).
Adding SRST signal on $flatten\u_saxon.$procdff$10664 ($dff) from module top (D = \u_saxon._zz_system_dma_vga_channel_interrupt_plic_gateway_priority, Q = \u_saxon.system_cpu_externalInterrupt_plic_target_bestRequest_priority, rval = 2'00).
Adding EN signal on $flatten\u_saxon.$procdff$10663 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder.io_input_cmd_rData_fragment_context, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$10662 ($dff) from module top (D = { 19'0000000000000000000 \u_saxon.system_plic_logic_bus_rsp_payload_fragment_data [12] 8'00000000 \u_saxon.system_plic_logic_bus_rsp_payload_fragment_data [3:0] }, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_data).
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Setting constant 0-bit at position 5 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Setting constant 0-bit at position 8 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Setting constant 0-bit at position 9 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Setting constant 0-bit at position 10 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Setting constant 0-bit at position 11 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Setting constant 0-bit at position 13 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Setting constant 0-bit at position 14 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Setting constant 0-bit at position 15 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Setting constant 0-bit at position 16 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Setting constant 0-bit at position 17 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Setting constant 0-bit at position 18 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Setting constant 0-bit at position 19 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Setting constant 0-bit at position 20 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Setting constant 0-bit at position 21 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Setting constant 0-bit at position 22 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Setting constant 0-bit at position 23 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Setting constant 0-bit at position 24 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Setting constant 0-bit at position 25 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Setting constant 0-bit at position 26 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Setting constant 0-bit at position 27 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Setting constant 0-bit at position 28 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Setting constant 0-bit at position 29 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Setting constant 0-bit at position 30 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Setting constant 0-bit at position 31 on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$12104 ($dffe) from module top (D = \u_saxon.system_cpu_externalInterrupt_plic_target_claim [3:2], Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_data [3:2], rval = 2'00).
Adding EN signal on $flatten\u_saxon.$procdff$10661 ($dff) from module top (D = 1'0, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$12106 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.$procdff$10660 ($dff) from module top (D = 1'1, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$12107 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.$procdff$10655 ($dff) from module top (D = { \u_saxon.system_dma_logic.m2b_cmd_s1_lastBurst \u_saxon.system_dma_logic.m2b_cmd_s1_length \u_saxon.system_dma_logic._zz_m2b_cmd_s1_addressNext [1:0] \u_saxon.system_dma_logic.m2b_cmd_s1_address [1:0] }, Q = \u_saxon.system_dma_logic_io_read_cmd_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$10654 ($dff) from module top (D = \u_saxon.system_dma_logic.m2b_cmd_s1_length, Q = \u_saxon.system_dma_logic_io_read_cmd_rData_fragment_length).
Adding EN signal on $flatten\u_saxon.$procdff$10653 ($dff) from module top (D = \u_saxon.system_dma_logic.m2b_cmd_s1_address, Q = \u_saxon.system_dma_logic_io_read_cmd_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.$procdff$10652 ($dff) from module top (D = 1'0, Q = \u_saxon.system_dma_logic_io_read_cmd_rData_fragment_opcode).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$12111 ($dffe) from module top.
Adding EN signal on $flatten\u_saxon.$procdff$10651 ($dff) from module top (D = 1'1, Q = \u_saxon.system_dma_logic_io_read_cmd_rData_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$12112 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.$procdff$10646 ($dff) from module top (D = $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$1\io_input_rsp_payload_last[0:0], Q = \u_saxon._zz_system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_rsp_payload_last, rval = 1'1).
Adding EN signal on $flatten\u_saxon.$procdff$10645 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_payload_fragment_context, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$10644 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_payload_fragment_mask, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_mask).
Adding EN signal on $flatten\u_saxon.$procdff$10643 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_payload_fragment_data, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.$procdff$10642 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_payload_fragment_length, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_length).
Adding EN signal on $flatten\u_saxon.$procdff$10641 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_payload_fragment_address, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.$procdff$10640 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_payload_fragment_opcode, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.$procdff$10639 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_payload_fragment_source, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_source).
Adding EN signal on $flatten\u_saxon.$procdff$10638 ($dff) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_payload_last, Q = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_last).
Adding EN signal on $flatten\u_saxon.$procdff$10629 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder_io_input_rsp_payload_fragment_context, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$10628 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder_io_input_rsp_payload_fragment_data, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data).
Adding EN signal on $flatten\u_saxon.$procdff$10627 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder_io_input_rsp_payload_fragment_opcode, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_opcode).
Adding SRST signal on $auto$opt_dff.cc:764:run$12124 ($dffe) from module top (D = \u_saxon.system_bmbPeripheral_bmb_decoder._zz_io_input_rsp_payload_fragment_opcode, Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_opcode, rval = 1'1).
Adding EN signal on $flatten\u_saxon.$procdff$10625 ($dff) from module top (D = { \u_saxon.system_dBus32_bmb_unburstify.cmdContext_context \u_saxon.system_dBus32_bmb_unburstify.cmdContext_source \u_saxon.system_dBus32_bmb_unburstify.cmdContext_last \u_saxon.system_bmbPeripheral_bmb_cmd_payload_fragment_opcode }, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$10623 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_data, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.$procdff$10622 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_payload_fragment_length, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_length).
Adding SRST signal on $auto$opt_dff.cc:764:run$12128 ($dffe) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_length [1:0], Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_length, rval = 2'11).
Adding EN signal on $flatten\u_saxon.$procdff$10621 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_payload_fragment_address, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.$procdff$10620 ($dff) from module top (D = \u_saxon.system_bmbPeripheral_bmb_cmd_payload_fragment_opcode, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.$procdff$10619 ($dff) from module top (D = 1'1, Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$12134 ($dffe) from module top.
Adding SRST signal on $flatten\u_saxon.$procdff$10616 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_decoder._zz_io_input_rsp_payload_fragment_opcode, Q = \u_saxon._zz_system_dBus32_bmb_rsp_payload_fragment_opcode, rval = 1'1).
Adding EN signal on $flatten\u_saxon.$procdff$10613 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_payload_fragment_context, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$10612 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_payload_fragment_mask, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_mask).
Adding EN signal on $flatten\u_saxon.$procdff$10611 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_payload_fragment_data, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.$procdff$10610 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_payload_fragment_length, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_length).
Adding EN signal on $flatten\u_saxon.$procdff$10609 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_payload_fragment_address, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.$procdff$10608 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_payload_fragment_opcode, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.$procdff$10607 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_payload_fragment_source, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_source).
Adding EN signal on $flatten\u_saxon.$procdff$10606 ($dff) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_payload_last, Q = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_last).
Adding EN signal on $flatten\u_saxon.$procdff$10597 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_context, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_context).
Adding EN signal on $flatten\u_saxon.$procdff$10596 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mask, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_mask).
Adding EN signal on $flatten\u_saxon.$procdff$10595 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu.memory_to_writeBack_MEMORY_STORE_DATA_RF, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_data).
Adding EN signal on $flatten\u_saxon.$procdff$10594 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_length, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length).
Adding EN signal on $flatten\u_saxon.$procdff$10593 ($dff) from module top (D = { \u_saxon.system_cpu_logic_cpu.dataCache_1.stageB_mmuRsp_physicalAddress [31:5] \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_address [4:0] }, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_address).
Adding EN signal on $flatten\u_saxon.$procdff$10592 ($dff) from module top (D = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_payload_fragment_opcode, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_opcode).
Adding EN signal on $flatten\u_saxon.$procdff$10591 ($dff) from module top (D = 1'1, Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_last).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$12150 ($dffe) from module top.

5.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 881 unused cells and 914 unused wires.
<suppressed ~910 debug messages>

5.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~63 debug messages>

5.14.9. Rerunning OPT passes. (Maybe there is more to do..)

5.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 1/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10340$1380.
    dead port 2/2 on $mux $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10340$1380.
Removed 2 multiplexer ports.
<suppressed ~622 debug messages>

5.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$11890: { \u_saxon.system_cpu_logic_cpu.when_CsrPlugin_l1019 \u_saxon.system_cpu_logic_cpu.CsrPlugin_hadException }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8628: { }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8636: { }
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5349: $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5331_CMP
    New ctrl vector for $pmux cell $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5357: { }
  Optimizing cells in module \top.
Performed a total of 5 changes.

5.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~189 debug messages>
Removed a total of 63 cells.

5.14.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$12001 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$11894 ($dffe) from module top (D = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code [1:0], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_mcause_exceptionCode [1:0], rval = 2'11).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11676 ($dffe) from module top.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11612 ($dffe) from module top.

5.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 83 unused wires.
<suppressed ~1 debug messages>

5.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~5 debug messages>

5.14.16. Rerunning OPT passes. (Maybe there is more to do..)

5.14.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~620 debug messages>

5.14.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.14.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.14.20. Executing OPT_DFF pass (perform DFF optimizations).

5.14.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

5.14.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.14.23. Rerunning OPT passes. (Maybe there is more to do..)

5.14.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~620 debug messages>

5.14.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.14.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.14.27. Executing OPT_DFF pass (perform DFF optimizations).

5.14.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.14.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.14.30. Finished OPT passes. (There is nothing left to do.)

5.15. Executing WREDUCE pass (reducing word size of cells).
Removed top 18 address bits (of 32) from memory init port top.$flatten\u_saxon.\system_ramA_logic.$meminit$\ram_symbol0$./ICESugarProMinimal.v:0$765 (u_saxon.system_ramA_logic.ram_symbol0).
Removed top 18 address bits (of 32) from memory init port top.$flatten\u_saxon.\system_ramA_logic.$meminit$\ram_symbol1$./ICESugarProMinimal.v:0$766 (u_saxon.system_ramA_logic.ram_symbol1).
Removed top 18 address bits (of 32) from memory init port top.$flatten\u_saxon.\system_ramA_logic.$meminit$\ram_symbol2$./ICESugarProMinimal.v:0$767 (u_saxon.system_ramA_logic.ram_symbol2).
Removed top 18 address bits (of 32) from memory init port top.$flatten\u_saxon.\system_ramA_logic.$meminit$\ram_symbol3$./ICESugarProMinimal.v:0$768 (u_saxon.system_ramA_logic.ram_symbol3).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10784 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10793 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10797 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$12004 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10896 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10892 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10905 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10909 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10776 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10914 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11113 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10868 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11065 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11073 ($ne).
Removed top 1 bits (of 4) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11106 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11182 ($ne).
Removed top 2 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11208 ($ne).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11580 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11781 ($ne).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10765 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10922 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10877 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9235_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9240_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9246_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9253_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9261_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9270_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9280_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9291_CMP0 ($eq).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9310_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_vga_logic.$procmux$9326 ($mux).
Removed top 11 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14069$2520 ($add).
Removed top 11 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14046$2519 ($add).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$9083 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$9085 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$9092 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$9094 ($mux).
Removed top 3 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$9104_CMP0 ($eq).
Removed top 1 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.$procmux$9125_CMP0 ($eq).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17108$2554 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$sub$./ICESugarProMinimal.v:17165$2560 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17171$2561 ($add).
Removed top 7 bits (of 8) from port A of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$shl$./ICESugarProMinimal.v:0$2572 ($shl).
Removed top 2 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10838 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10827 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17306$2582 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17406$2597 ($add).
Removed top 1 bits (of 4) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10823 ($eq).
Removed top 5 bits (of 12) from mux cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$5183 ($mux).
Removed top 11 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:14388$2503 ($sub).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procmux$5238 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$procmux$5235 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:14229$2479 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:14206$2473 ($add).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procmux$5238 ($mux).
Removed cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$procmux$5235 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:14229$2479 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:14206$2473 ($add).
Removed top 5 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_gpioA_logic.$procmux$8914_CMP0 ($eq).
Removed top 4 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_gpioA_logic.$procmux$8954_CMP0 ($eq).
Removed top 4 bits (of 36) from FF cell top.$auto$opt_dff.cc:764:run$11483 ($dffe).
Removed top 3 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8689_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8694_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8700_CMP0 ($eq).
Removed top 6 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8725_CMP0 ($eq).
Removed top 6 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8754_CMP0 ($eq).
Removed top 6 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8763_CMP0 ($eq).
Removed top 7 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8800_CMP0 ($eq).
Removed top 8 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8811_CMP0 ($eq).
Removed top 9 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8823_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8874_CMP0 ($eq).
Removed top 3 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.$procmux$8904_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:19784$2615 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:19807$2621 ($add).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procmux$4831 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$procmux$4834 ($mux).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:19930$2649 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:19953$2655 ($add).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procmux$4788 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$procmux$4791 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:20081$2683 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:20104$2689 ($add).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procmux$4745 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$procmux$4748 ($mux).
Removed top 1 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20211$2703 ($add).
Removed top 1 bits (of 7) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20216$2706 ($add).
Removed top 2 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20216$2706 ($add).
Removed top 1 bits (of 7) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$lt$./ICESugarProMinimal.v:20221$2710 ($lt).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$sub$./ICESugarProMinimal.v:20255$2724 ($sub).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20354$2726 ($sub).
Removed top 4 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20355$2727 ($add).
Removed top 2 bits (of 8) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20365$2731 ($add).
Removed top 1 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20365$2731 ($add).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20379$2738 ($sub).
Removed top 1 bits (of 5) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$eq$./ICESugarProMinimal.v:20384$2740 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20453$2757 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20455$2758 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4690_CMP0 ($eq).
Removed top 5 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$or$./ICESugarProMinimal.v:20561$2762 ($or).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:20669$2802 ($add).
Removed top 1 bits (of 5) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20208$2702 ($add).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20208$2702 ($add).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$sshl$./ICESugarProMinimal.v:17998$2851 ($sshl).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$sshl$./ICESugarProMinimal.v:18001$2852 ($sshl).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$sshl$./ICESugarProMinimal.v:18007$2856 ($sshl).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$sshl$./ICESugarProMinimal.v:18011$2858 ($sshl).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4234 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4248_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4570 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4597 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4600 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4606 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$procmux$3405 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$procmux$3402 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:20832$3320 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:20809$3314 ($add).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:18598$2863 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:18602$2864 ($sub).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$eq$./ICESugarProMinimal.v:18777$2919 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$eq$./ICESugarProMinimal.v:18777$2920 ($eq).
Removed top 5 bits (of 6) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$le$./ICESugarProMinimal.v:18875$3018 ($le).
Removed top 4 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$lt$./ICESugarProMinimal.v:18876$3019 ($lt).
Removed top 4 bits (of 9) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$or$./ICESugarProMinimal.v:19080$3101 ($or).
Removed top 4 bits (of 9) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$or$./ICESugarProMinimal.v:19142$3147 ($or).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19184$3191 ($and).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19262$3210 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19266$3211 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19270$3212 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19274$3213 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19278$3214 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19282$3215 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19286$3216 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19290$3217 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19294$3218 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19298$3219 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19302$3220 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19306$3221 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19310$3222 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19314$3223 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19318$3224 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19322$3225 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19326$3226 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19330$3227 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19334$3228 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19338$3229 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19342$3230 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19346$3231 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19350$3232 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19354$3233 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19358$3234 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19422$3243 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19480$3253 ($add).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:19564$3258 ($sub).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19599$3263 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19600$3264 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$and$./ICESugarProMinimal.v:19601$3265 ($and).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10806 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10802 ($eq).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3505 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3507 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3533 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3535 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3737 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3753 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3755 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3763 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3767 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$3783 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4092 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4098 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4104 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4110 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4170_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4196 ($mux).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$procmux$4199 ($mux).
Removed top 15 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$sub$./ICESugarProMinimal.v:19684$3297 ($sub).
Removed cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$procmux$3412 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:18555$2862 ($add).
Removed top 1 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_clint_logic.$eq$./ICESugarProMinimal.v:4696$570 ($eq).
Removed top 1 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_clint_logic.$eq$./ICESugarProMinimal.v:4697$572 ($eq).
Removed top 63 bits (of 64) from port B of cell top.$flatten\u_saxon.\system_clint_logic.$add$./ICESugarProMinimal.v:4707$575 ($add).
Removed top 1 bits (of 3) from port A of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:4963$581 ($add).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:4963$581 ($add).
Removed top 3 bits (of 24) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$eq$./ICESugarProMinimal.v:5060$600 ($eq).
Removed top 7 bits (of 24) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$eq$./ICESugarProMinimal.v:5092$608 ($eq).
Removed top 4 bits (of 24) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$eq$./ICESugarProMinimal.v:5108$612 ($eq).
Removed top 4 bits (of 24) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$eq$./ICESugarProMinimal.v:5124$616 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:5221$676 ($sub).
Removed cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8549 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8615_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8616_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8617_CMP0 ($eq).
Removed top 2 bits (of 24) from FF cell top.$auto$opt_dff.cc:764:run$11999 ($dffe).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$eq$./ICESugarProMinimal.v:5363$682 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$sub$./ICESugarProMinimal.v:5502$712 ($sub).
Removed cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procmux$8421 ($mux).
Removed cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procmux$8427 ($mux).
Removed top 16 bits (of 30) from mux cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$procmux$8487 ($mux).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify.$eq$./ICESugarProMinimal.v:5363$682 ($eq).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify.$sub$./ICESugarProMinimal.v:5502$712 ($sub).
Removed cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8421 ($mux).
Removed cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8427 ($mux).
Removed top 8 bits (of 30) from mux cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify.$procmux$8487 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10859 ($eq).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$8379 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$8382 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$8388 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$8391 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$8397 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$8400 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$8406 ($mux).
Removed cell top.$flatten\u_saxon.\system_ramA_logic.$procmux$8409 ($mux).
Removed top 1 bits (of 7) from port A of cell top.$flatten\u_saxon.\system_dBus32_bmb_decoder.$add$./ICESugarProMinimal.v:5751$773 ($add).
Removed top 5 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_decoder.$add$./ICESugarProMinimal.v:5751$773 ($add).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_decoder.$eq$./ICESugarProMinimal.v:5791$778 ($eq).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:5916$831 ($sub).
Removed top 4 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:5946$834 ($sub).
Removed cell top.$flatten\u_saxon.\system_dBus32_bmb_decoder.$procmux$8302 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_decoder.$procmux$8350_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_arbiter.$eq$./ICESugarProMinimal.v:6122$838 ($eq).
Removed cell top.$flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5337 ($mux).
Removed cell top.$flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5333 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$procmux$5330_CMP0 ($eq).
Removed top 2 bits (of 10) from mux cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.$ternary$./ICESugarProMinimal.v:6387$858 ($mux).
Removed top 2 bits (of 10) from mux cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.$ternary$./ICESugarProMinimal.v:6388$859 ($mux).
Removed top 2 bits (of 10) from mux cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.$ternary$./ICESugarProMinimal.v:6389$860 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$sub$./ICESugarProMinimal.v:15530$2390 ($sub).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$eq$./ICESugarProMinimal.v:15518$2369 ($eq).
Removed top 1 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$lt$./ICESugarProMinimal.v:15518$2368 ($lt).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15517$2367 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15506$2357 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15506$2357 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15506$2357 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15501$2356 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15501$2356 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15501$2356 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15500$2355 ($add).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15500$2355 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15500$2355 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15489$2352 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15489$2352 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15489$2352 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15488$2351 ($add).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15488$2351 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15483$2350 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15483$2350 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15483$2350 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15478$2349 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15478$2349 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15478$2349 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15477$2348 ($add).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15477$2348 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15477$2348 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$sub$./ICESugarProMinimal.v:15530$2390 ($sub).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$eq$./ICESugarProMinimal.v:15518$2369 ($eq).
Removed top 1 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$lt$./ICESugarProMinimal.v:15518$2368 ($lt).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15506$2357 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15506$2357 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15506$2357 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15501$2356 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15501$2356 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15501$2356 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15500$2355 ($add).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15500$2355 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15500$2355 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15495$2354 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15495$2354 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15495$2354 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15489$2352 ($add).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15489$2352 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15489$2352 ($add).
Removed top 1 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15488$2351 ($add).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15488$2351 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15483$2350 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15483$2350 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15483$2350 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15478$2349 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15478$2349 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15478$2349 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15477$2348 ($add).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15477$2348 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15477$2348 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15472$2347 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15472$2347 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15472$2347 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$sub$./ICESugarProMinimal.v:15530$2390 ($sub).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$eq$./ICESugarProMinimal.v:15518$2369 ($eq).
Removed top 1 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$lt$./ICESugarProMinimal.v:15518$2368 ($lt).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15517$2367 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15506$2357 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15506$2357 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15506$2357 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15501$2356 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15501$2356 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15501$2356 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15500$2355 ($add).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15500$2355 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15500$2355 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15489$2352 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15489$2352 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15489$2352 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15488$2351 ($add).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15488$2351 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15483$2350 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15483$2350 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15483$2350 ($add).
Removed top 3 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15478$2349 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15478$2349 ($add).
Removed top 2 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15478$2349 ($add).
Removed top 2 bits (of 4) from port A of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15477$2348 ($add).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15477$2348 ($add).
Removed top 1 bits (of 4) from port Y of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15477$2348 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\systemDebugger_1.$add$./ICESugarProMinimal.v:6452$875 ($add).
Removed cell top.$flatten\u_saxon.\systemDebugger_1.$procmux$8246 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6649$882 ($mux).
Removed top 3 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6652$883 ($mux).
Removed top 3 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6661$886 ($mux).
Removed top 1 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6673$890 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6679$892 ($mux).
Removed top 2 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6682$893 ($mux).
Removed top 1 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6685$894 ($mux).
Removed top 3 bits (of 4) from mux cell top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6691$896 ($mux).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$eq$./ICESugarProMinimal.v:6729$899 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$eq$./ICESugarProMinimal.v:6731$900 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$eq$./ICESugarProMinimal.v:6738$904 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$eq$./ICESugarProMinimal.v:6740$906 ($eq).
Removed cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$8171 ($mux).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$8185_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$8186_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$8229_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$8230_CMP0 ($eq).
Removed top 1 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$8231_CMP0 ($eq).
Removed top 2 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$8234_CMP0 ($eq).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\jtagBridge_1.$procmux$8235_CMP0 ($eq).
Removed top 19 bits (of 52) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8127$922 ($add).
Removed top 2 bits (of 52) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8127$922 ($add).
Removed top 1 bits (of 52) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8127$922 ($add).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sshr$./ICESugarProMinimal.v:8136$926 ($sshr).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8141$930 ($sub).
Removed top 1 bits (of 3) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8153$932 ($mux).
Removed top 1 bits (of 3) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8154$933 ($mux).
Removed top 31 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8163$939 ($mux).
Removed top 32 bits (of 33) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8178$944 ($add).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8178$944 ($add).
Removed top 1 bits (of 33) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8178$944 ($add).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8188$947 ($and).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8188$947 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8188$947 ($and).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8189$948 ($sub).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8194$949 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8196$950 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8196$951 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8197$953 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8198$954 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8198$955 ($and).
Removed top 30 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8198$956 ($eq).
Removed top 30 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8198$958 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8198$959 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8198$960 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8200$961 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8202$962 ($and).
Removed top 28 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8202$963 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8203$965 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8204$966 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8204$968 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8204$970 ($eq).
Removed top 7 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8204$971 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8204$972 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8208$975 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8209$977 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8210$979 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8211$980 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8223$984 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8225$985 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8225$986 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8226$987 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8226$988 ($eq).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8227$989 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8227$990 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8228$991 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8228$992 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8233$997 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8233$998 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8234$999 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8234$1000 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8235$1002 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8235$1003 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8237$1008 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8239$1009 ($and).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8241$1010 ($and).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8241$1011 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8242$1013 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8243$1014 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8243$1015 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8244$1016 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8244$1017 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8245$1019 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8246$1020 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8252$1024 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8254$1025 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8254$1026 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8255$1027 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8255$1028 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8256$1029 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8256$1030 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8257$1031 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8257$1032 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8260$1037 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8267$1043 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8267$1044 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8268$1045 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8273$1049 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8275$1050 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8277$1051 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8285$1054 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8287$1055 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8287$1056 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8288$1057 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8288$1058 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8289$1059 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8291$1060 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8291$1061 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8292$1062 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8293$1063 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8294$1064 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8294$1065 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8295$1066 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8297$1067 ($and).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8297$1068 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8300$1070 ($eq).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8307$1073 ($and).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8309$1074 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8314$1076 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8314$1077 ($eq).
Removed top 28 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8315$1078 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8315$1079 ($eq).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8316$1080 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8320$1083 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8322$1084 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8322$1085 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8329$1091 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8331$1092 ($and).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8331$1093 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8332$1094 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8332$1095 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8335$1098 ($eq).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8336$1099 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8336$1100 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8337$1101 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8339$1103 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8343$1105 ($and).
Removed top 1 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8345$1106 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8347$1107 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:8349$1109 ($eq).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:8350$1110 ($and).
Removed top 1 bits (of 52) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9180$1123 ($add).
Removed top 2 bits (of 52) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9180$1123 ($add).
Removed top 17 bits (of 34) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:9184$1126 ($mul).
Removed top 17 bits (of 34) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:9184$1126 ($mul).
Removed top 17 bits (of 34) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:9185$1127 ($mul).
Removed top 17 bits (of 34) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:9185$1127 ($mul).
Removed top 17 bits (of 34) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:9186$1128 ($mul).
Removed top 17 bits (of 34) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:9186$1128 ($mul).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9194$1135 ($eq).
Removed top 18 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9386$1152 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:9386$1153 ($and).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9386$1154 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:9386$1155 ($and).
Removed top 30 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9386$1156 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:9386$1157 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9386$1158 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:9386$1159 ($and).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9386$1160 ($eq).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9777$1210 ($add).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9810$1218 ($add).
Removed top 3 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:9915$1252 ($eq).
Removed top 3 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253 ($mux).
Removed top 1 bits (of 7) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1254 ($mux).
Removed top 4 bits (of 5) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9936$1263 ($mux).
Removed top 7 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9936$1265 ($mux).
Removed top 7 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9936$1266 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10141$1321 ($eq).
Removed top 12 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10181$1328 ($mux).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:10446$1394 ($and).
Removed top 17 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10446$1395 ($eq).
Removed top 27 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:10447$1396 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:10448$1398 ($and).
Removed top 29 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10448$1399 ($eq).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:10449$1400 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10449$1401 ($eq).
Removed top 19 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:10450$1402 ($and).
Removed top 3 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10451$1406 ($eq).
Removed top 3 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:10451$1408 ($and).
Removed top 25 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10451$1409 ($eq).
Removed top 11 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$and$./ICESugarProMinimal.v:10451$1411 ($and).
Removed top 11 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10451$1412 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:10649$1435 ($eq).
Removed top 14 bits (of 66) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10722$1442 ($add).
Removed top 2 bits (of 66) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10722$1442 ($add).
Removed top 2 bits (of 66) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10722$1442 ($add).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10748$1449 ($add).
Removed top 1 bits (of 33) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:10762$1458 ($sub).
Removed top 12 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10933$1506 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:11107$1552 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:11110$1554 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:11110$1556 ($eq).
Removed top 19 bits (of 32) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:11460$1754 ($or).
Removed top 20 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:11460$1754 ($or).
Removed top 19 bits (of 32) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:11460$1754 ($or).
Removed top 20 bits (of 32) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:11460$1755 ($or).
Removed top 19 bits (of 32) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:11460$1756 ($or).
Removed top 32 bits (of 33) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11763$1785 ($add).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11763$1785 ($add).
Removed top 1 bits (of 33) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11763$1785 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11764$1788 ($add).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12012$1803 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12015$1804 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12018$1805 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12021$1806 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12024$1807 ($eq).
Removed top 2 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$eq$./ICESugarProMinimal.v:12027$1808 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6604 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6680 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6695 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6857 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6859 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6865 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6871 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6913 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6915 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6931 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7002 ($mux).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7004_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7005_CMP0 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7006_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7007 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7144 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7169 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7176 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7183 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7204 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7211 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7218 ($mux).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7273_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7334 ($mux).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7448_CMP0 ($eq).
Removed top 2 bits (of 34) from FF cell top.$auto$opt_dff.cc:764:run$11806 ($dffe).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7585_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7596_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7600_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7605_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7609_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7622_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7638 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7643 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7692 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7724_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7732_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7733_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7734_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7735_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7736_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7737_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7738_CMP0 ($eq).
Removed top 1 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7739_CMP0 ($eq).
Removed top 2 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7740_CMP0 ($eq).
Removed top 3 bits (of 5) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7741_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7747 ($mux).
Removed top 20 bits (of 32) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7777 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7813 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8014_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8155_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8160_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8166 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$8169 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11925 ($ne).
Removed top 2 bits (of 32) from FF cell top.$auto$opt_dff.cc:764:run$11857 ($dffe).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5459 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5456 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5448 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5445 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5407 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$procmux$5391 ($mux).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:16678$2338 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:16665$2336 ($add).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6084 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6081 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6067 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6064 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6058 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6055 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6049 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6046 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6040 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6037 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6016 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6004 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$6001 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5998 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5992 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5986 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5983 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5965 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5959 ($mux).
Removed top 7 bits (of 10) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5956 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5953 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5947 ($mux).
Removed cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5502 ($mux).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16399$2264 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$eq$./ICESugarProMinimal.v:16365$2256 ($eq).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16297$2248 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12444$1819 ($add).
Removed top 6 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12452$1821 ($sub).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12454$1822 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12455$1823 ($sub).
Removed top 20 bits (of 26) from port A of cell top.$flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:12458$1824 ($lt).
Removed top 20 bits (of 26) from mux cell top.$flatten\u_saxon.\system_dma_logic.$ternary$./ICESugarProMinimal.v:12458$1825 ($mux).
Removed top 26 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12462$1826 ($add).
Removed top 20 bits (of 26) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12466$1828 ($sub).
Removed top 4 bits (of 6) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$or$./ICESugarProMinimal.v:12468$1829 ($or).
Removed top 1 bits (of 7) from port A of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12468$1830 ($add).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12468$1830 ($add).
Removed top 4 bits (of 6) from port A of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12469$1831 ($add).
Removed top 2 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$and$./ICESugarProMinimal.v:12640$1864 ($and).
Removed top 2 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$and$./ICESugarProMinimal.v:12641$1868 ($and).
Removed top 4 bits (of 8) from port A of cell top.$flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:12663$1880 ($lt).
Removed top 20 bits (of 26) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$le$./ICESugarProMinimal.v:12679$1893 ($le).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_dma_logic.$eq$./ICESugarProMinimal.v:12738$1932 ($eq).
Removed top 20 bits (of 26) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$eq$./ICESugarProMinimal.v:12747$1938 ($eq).
Removed top 31 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12764$1940 ($add).
Removed top 25 bits (of 26) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12765$1941 ($sub).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:12779$1948 ($lt).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:12779$1951 ($lt).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:12780$1955 ($lt).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:12780$1958 ($lt).
Removed top 1 bits (of 3) from port A of cell top.$flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12787$1978 ($sub).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12787$1978 ($sub).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12911$1991 ($sub).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13006$1994 ($add).
Removed top 7 bits (of 8) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13010$1995 ($add).
Removed top 31 bits (of 32) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13032$1998 ($sub).
Removed top 11 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6171_CMP0 ($eq).
Removed top 12 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6210_CMP0 ($eq).
Removed top 10 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6215_CMP0 ($eq).
Removed top 10 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6219_CMP0 ($eq).
Removed top 9 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6336_CMP0 ($eq).
Removed top 9 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6383_CMP0 ($eq).
Removed top 9 bits (of 16) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6411_CMP0 ($eq).
Removed top 3 bits (of 8) from mux cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6495 ($mux).
Removed top 3 bits (of 8) from mux cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6500 ($mux).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.\system_dma_logic.$procmux$6599_CMP0 ($eq).
Removed top 1 bits (of 2) from port B of cell top.$auto$opt_dff.cc:218:make_patterns_logic$11572 ($ne).
Removed top 3 bits (of 5) from FF cell top.$flatten\u_saxon.\system_dma_logic.\memory_core.$procdff$10185 ($dff).
Removed cell top.$flatten\u_saxon.\system_dma_logic.\memory_core.$procmux$6139 ($mux).
Removed cell top.$flatten\u_saxon.\system_dma_logic.\memory_core.$procmux$6136 ($mux).
Removed top 15 bits (of 16) from FF cell top.$flatten\u_saxon.\system_phyA_logic.$procdff$10201 ($dff).
Removed top 15 bits (of 16) from FF cell top.$flatten\u_saxon.\system_phyA_logic.$procdff$10202 ($dff).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.$procmux$9753_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.$procmux$9752_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$flatten\u_saxon.$procmux$9751_CMP0 ($eq).
Removed top 9 bits (of 22) from port B of cell top.$flatten\u_saxon.$procmux$9713_CMP0 ($eq).
Removed cell top.$flatten\u_saxon.$procmux$9695 ($mux).
Removed cell top.$flatten\u_saxon.$procmux$9690 ($mux).
Removed cell top.$flatten\u_saxon.$procmux$9683 ($mux).
Removed top 16 bits (of 22) from port B of cell top.$flatten\u_saxon.$procmux$9545_CMP0 ($eq).
Removed top 8 bits (of 22) from port B of cell top.$flatten\u_saxon.$procmux$9528_CMP0 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10846 ($eq).
Removed top 1 bits (of 3) from port B of cell top.$auto$fsm_map.cc:77:implement_pattern_cache$10851 ($eq).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.$add$./ICESugarProMinimal.v:2720$374 ($add).
Removed top 5 bits (of 6) from port B of cell top.$flatten\u_saxon.$add$./ICESugarProMinimal.v:2710$372 ($add).
Removed top 11 bits (of 12) from port B of cell top.$flatten\u_saxon.$add$./ICESugarProMinimal.v:2700$370 ($add).
Removed top 1 bits (of 2) from port B of cell top.$flatten\u_saxon.$le$./ICESugarProMinimal.v:2549$353 ($le).
Removed top 5 bits (of 7) from port A of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:20551$2759 ($add).
Removed top 1 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:20551$2759 ($add).
Removed top 3 bits (of 4) from port B of cell top.$flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:4958$578 ($add).
Removed top 9 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$add$./ICESugarProMinimal.v:5357$680 ($add).
Removed top 9 bits (of 12) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_unburstify.$add$./ICESugarProMinimal.v:5357$680 ($add).
Removed top 6 bits (of 7) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_decoder.$add$./ICESugarProMinimal.v:5746$770 ($add).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$sub$./ICESugarProMinimal.v:15295$2406 ($sub).
Removed top 2 bits (of 3) from port B of cell top.$flatten\u_saxon.\system_hdmiPhy_bridge.$add$./ICESugarProMinimal.v:6261$843 ($add).
Removed top 16 bits (of 20) from FF cell top.$auto$opt_dff.cc:764:run$11574 ($dffe).
Removed top 8 bits (of 20) from FF cell top.$auto$opt_dff.cc:764:run$11582 ($dffe).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:8188$946 ($not).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:8188$946 ($not).
Removed top 1 bits (of 2) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8189$948 ($sub).
Removed top 1 bits (of 2) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8189$948 ($sub).
Removed top 2 bits (of 34) from FF cell top.$auto$opt_dff.cc:764:run$11807 ($dffe).
Removed top 1 bits (of 33) from mux cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11763$1784 ($mux).
Removed top 2 bits (of 32) from FF cell top.$auto$opt_dff.cc:764:run$11858 ($dffe).
Removed top 2 bits (of 34) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$mul$./ICESugarProMinimal.v:9184$1126 ($mul).
Removed top 1 bits (of 33) from port Y of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:11763$1783 ($not).
Removed top 1 bits (of 33) from port A of cell top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:11763$1783 ($not).
Removed top 2 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6649$882_Y.
Removed top 3 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6661$886_Y.
Removed top 1 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6673$890_Y.
Removed top 2 bits (of 4) from wire top.$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6679$892_Y.
Removed top 1 bits (of 33) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$0\memory_DivPlugin_rs1[32:0].
Removed top 2 bits (of 4) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$2\DBusCachedPlugin_exceptionBus_payload_code[3:0].
Removed top 1 bits (of 33) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11763$1785_Y.
Removed top 1 bits (of 33) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:11763$1783_Y.
Removed top 1 bits (of 2) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$not$./ICESugarProMinimal.v:8188$946_Y.
Removed top 19 bits (of 32) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$or$./ICESugarProMinimal.v:11460$1754_Y.
Removed top 1 bits (of 33) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11763$1784_Y.
Removed top 1 bits (of 7) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1254_Y.
Removed top 4 bits (of 5) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9936$1263_Y.
Removed top 7 bits (of 32) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9936$1265_Y.
Removed top 7 bits (of 32) from wire top.$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9936$1266_Y.
Removed top 20 bits (of 32) from wire top.$flatten\u_saxon.\system_dBus32_bmb_unburstify.$0\buffer_address[31:0].
Removed top 20 bits (of 32) from wire top.$flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$0\buffer_address[31:0].
Removed top 3 bits (of 8) from wire top.$flatten\u_saxon.\system_dma_logic.$2\channels_0_fifo_push_availableDecr[7:0].
Removed top 2 bits (of 10) from wire top.$flatten\u_saxon.\system_hdmiPhy_bridge.$0\shift_B[9:0].
Removed top 2 bits (of 10) from wire top.$flatten\u_saxon.\system_hdmiPhy_bridge.$0\shift_G[9:0].
Removed top 2 bits (of 10) from wire top.$flatten\u_saxon.\system_hdmiPhy_bridge.$0\shift_R[9:0].
Removed top 5 bits (of 12) from wire top.$flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$procmux$5183_Y.

5.16. Executing PEEPOPT pass (run peephole optimizers).

5.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 4 unused cells and 130 unused wires.
<suppressed ~6 debug messages>

5.18. Executing SHARE pass (SAT-based resource sharing).
Found 3 cells in module top that may be considered for resource sharing.
  Analyzing resource sharing options for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$memrd$\banksRow$./ICESugarProMinimal.v:18611$2867 ($memrd):
    Found 8 activation_patterns using ctrl signal { \u_saxon.system_sdramA_logic.core_2.tasker_1.when_Tasker_l282_1 \u_saxon.system_sdramA_logic.core_2.tasker_1.when_Tasker_l282 \u_saxon.system_sdramA_logic.core_2.tasker_1.when_Tasker_l100_1 \u_saxon.system_sdramA_logic.core_2.tasker_1.when_Tasker_l100 \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_1_active \u_saxon.system_sdramA_logic.core_2.tasker_1.io_output_ports_0_active }.
    No candidates found.
  Analyzing resource sharing options for $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112 ($memrd):
    Found 36 activation_patterns using ctrl signal { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid }.
    Found 1 candidates: $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111
    Analyzing resource sharing with $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111 ($memrd):
      Found 36 activation_patterns using ctrl signal { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid }.
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'101101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 10'1110101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'011011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'00111001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'11001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1100001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'01101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'111010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10110001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'101000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1011000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'11101000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0110100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 4'0000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'01000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'110000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1100100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'010100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'01101100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'111010100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10110100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8356$1112: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1010100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'101101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 10'1110101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'011011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'00111001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'11001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1100001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'01101001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'111010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10110001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1010001
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'101000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1011000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'11101000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0110100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 4'0000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'01000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'110000
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1100100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'010100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 5'00100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 6'001100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'0011100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'01101100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 9'111010100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 8'10110100
      Activation pattern for cell $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 7'1010100
      Size of SAT problem: 11 cells, 363 variables, 1590 clauses
      According to the SAT solver this pair of cells can not be shared.
      Model from SAT solver: { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l51 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr1Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid } = 14'10011011011110
  Analyzing resource sharing options for $flatten\u_saxon.\system_cpu_logic_cpu.$memrd$\RegFilePlugin_regFile$./ICESugarProMinimal.v:8355$1111 ($memrd):
    Found 36 activation_patterns using ctrl signal { \u_saxon.system_cpu_logic_cpu.execute_to_memory_BYPASSABLE_MEMORY_STAGE \u_saxon.system_cpu_logic_cpu.decode_to_execute_BYPASSABLE_EXECUTE_STAGE \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_2 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48_1 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l45 \u_saxon.system_cpu_logic_cpu.when_HazardSimplePlugin_l48 \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_addr0Match \u_saxon.system_cpu_logic_cpu.HazardSimplePlugin_writeBackBuffer_valid }.
    No candidates found.

5.19. Executing TECHMAP pass (map to technology primitives).

5.19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/cmp2lut.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/cmp2lut.v' to AST representation.
Generating RTLIL representation for module `\_90_lut_cmp_'.
Successfully finished Verilog frontend.

5.19.2. Continuing TECHMAP pass.
Using template $paramod$f46cda77c4447f9623352c255c11db883b9ce5c2\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$cdd060840b10ae11c16ef338327ffd82b2dfe9c4\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$c5681be76fb150217c9e113d21f0f84f1731ac3f\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$292b3e174da7f1628d8ec53abb896e9687bb21ee\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$44af11515492fdddea2029ca03591ca9c00c0954\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$71ef10230114fd19c8ef8513fd6400892cb5bc38\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$9e28c010286155c78acd718dd7eea792d3c04850\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$95cc903f66ace9a14a4cfd768767dedcebc73225\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$bf5c01fec04228362742188aac2e9181401f6f79\_90_lut_cmp_ for cells of type $lt.
Using template $paramod$ee54ddfad6548a55f732bd0987ab2641d09d033e\_90_lut_cmp_ for cells of type $le.
No more expansions possible.
<suppressed ~569 debug messages>

5.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~5 debug messages>

5.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 43 unused wires.
<suppressed ~1 debug messages>

5.22. Executing TECHMAP pass (map to technology primitives).

5.22.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

5.22.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/dsp_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__MUL18X18'.
Successfully finished Verilog frontend.

5.22.3. Continuing TECHMAP pass.
Using template $paramod$db92b6ce7390ae2cad7a93c07bad8126ba118608\_80_mul for cells of type $mul.
Using template $paramod$0910e2344b2d36624760245c86bb61f4bc3ddcd6\_80_mul for cells of type $mul.
Using template $paramod$0918209bb5c6f08b2ecd7ae36d3d7f82c80ec9f5\_80_mul for cells of type $mul.
Using template $paramod$c6b69e876bd4511deebf310f074199e327829fde\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$c323049b3a09641e040ac6dc45a727e0aaf653a8\$__MUL18X18 for cells of type $__MUL18X18.
Using template $paramod$29a2b67a2b54420d5e2298caa46863d0f9b0653d\$__MUL18X18 for cells of type $__MUL18X18.
No more expansions possible.
<suppressed ~295 debug messages>

5.23. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module top:
  creating $macc model for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2612$366 ($add).
  creating $macc model for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2700$370 ($add).
  creating $macc model for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2710$372 ($add).
  creating $macc model for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2720$374 ($add).
  creating $macc model for $flatten\u_saxon.\systemDebugger_1.$add$./ICESugarProMinimal.v:6452$875 ($add).
  creating $macc model for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:4958$578 ($add).
  creating $macc model for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:4963$581 ($add).
  creating $macc model for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:5221$676 ($sub).
  creating $macc model for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:5273$679 ($sub).
  creating $macc model for $flatten\u_saxon.\system_clint_logic.$add$./ICESugarProMinimal.v:4707$575 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10181$1329 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10722$1442 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10748$1449 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10979$1509 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11763$1785 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11764$1788 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8127$922 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8159$935 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8160$936 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8178$944 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9180$1123 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9777$1210 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9810$1218 ($add).
  creating $macc model for $add$./top.v:60$227 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:10762$1458 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8141$930 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8189$948 ($sub).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:16665$2336 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:16678$2338 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16297$2248 ($add).
  creating $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16399$2264 ($add).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$sub$./ICESugarProMinimal.v:15295$2406 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_decoder.$add$./ICESugarProMinimal.v:5746$770 ($add).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_decoder.$add$./ICESugarProMinimal.v:5751$773 ($add).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:5916$831 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:5946$834 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_unburstify.$add$./ICESugarProMinimal.v:5357$680 ($add).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_unburstify.$sub$./ICESugarProMinimal.v:5502$712 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$add$./ICESugarProMinimal.v:5357$680 ($add).
  creating $macc model for $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$sub$./ICESugarProMinimal.v:5502$712 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12444$1819 ($add).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12454$1822 ($add).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12462$1826 ($add).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12468$1830 ($add).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12469$1831 ($add).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12764$1940 ($add).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13006$1994 ($add).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13010$1995 ($add).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12452$1821 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12455$1823 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12466$1828 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12765$1941 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12911$1991 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13032$1998 ($sub).
  creating $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13041$2000 ($sub).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.$add$./ICESugarProMinimal.v:6261$843 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15477$2348 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15478$2349 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15483$2350 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15488$2351 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15489$2352 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15500$2355 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15501$2356 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15506$2357 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15514$2366 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15517$2367 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15528$2388 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$sub$./ICESugarProMinimal.v:15513$2365 ($sub).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$sub$./ICESugarProMinimal.v:15530$2390 ($sub).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15472$2347 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15477$2348 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15478$2349 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15483$2350 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15488$2351 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15489$2352 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15495$2354 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15500$2355 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15501$2356 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15506$2357 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15514$2366 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15517$2367 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15528$2388 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$sub$./ICESugarProMinimal.v:15513$2365 ($sub).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$sub$./ICESugarProMinimal.v:15530$2390 ($sub).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15477$2348 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15478$2349 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15483$2350 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15488$2351 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15489$2352 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15500$2355 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15501$2356 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15506$2357 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15514$2366 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15517$2367 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15528$2388 ($add).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$sub$./ICESugarProMinimal.v:15513$2365 ($sub).
  creating $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$sub$./ICESugarProMinimal.v:15530$2390 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:20551$2759 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:20669$2802 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20208$2702 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20211$2703 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20216$2706 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$sub$./ICESugarProMinimal.v:20255$2724 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20355$2727 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20365$2731 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20453$2757 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20455$2758 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20354$2726 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20364$2730 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20379$2738 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:20081$2683 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:20104$2689 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:19930$2649 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:19953$2655 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:19784$2615 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:19807$2621 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:20809$3314 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:20832$3320 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$sub$./ICESugarProMinimal.v:19684$3297 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:18555$2862 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:18598$2863 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19169$3164 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19262$3210 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19266$3211 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19270$3212 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19274$3213 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19278$3214 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19282$3215 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19286$3216 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19290$3217 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19294$3218 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19298$3219 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19302$3220 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19306$3221 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19310$3222 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19314$3223 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19318$3224 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19322$3225 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19326$3226 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19330$3227 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19334$3228 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19338$3229 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19342$3230 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19346$3231 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19350$3232 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19354$3233 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19358$3234 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19422$3243 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19480$3253 ($add).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:18602$2864 ($sub).
  creating $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:19564$3258 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.$sub$./ICESugarProMinimal.v:3530$437 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:14206$2473 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:14229$2479 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$sub$./ICESugarProMinimal.v:14244$2493 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:14388$2503 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17108$2554 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17171$2561 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$sub$./ICESugarProMinimal.v:17165$2560 ($sub).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17306$2582 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17406$2597 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:14206$2473 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:14229$2479 ($add).
  creating $macc model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$sub$./ICESugarProMinimal.v:14244$2493 ($sub).
  creating $macc model for $flatten\u_saxon.\system_vga_logic.$add$./ICESugarProMinimal.v:3237$408 ($add).
  creating $macc model for $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14046$2519 ($add).
  creating $macc model for $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14069$2520 ($add).
  merging $macc model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:18598$2863 into $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:19564$3258.
  merging $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20379$2738 into $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20354$2726.
  merging $macc model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20211$2703 into $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$sub$./ICESugarProMinimal.v:20255$2724.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15488$2351 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15528$2388.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15489$2352 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15528$2388.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15500$2355 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15528$2388.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15501$2356 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15528$2388.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15506$2357 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15528$2388.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15478$2349 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15477$2348.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15483$2350 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15477$2348.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15488$2351 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15528$2388.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15489$2352 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15528$2388.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15500$2355 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15528$2388.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15501$2356 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15528$2388.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15495$2354 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15528$2388.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15506$2357 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15528$2388.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15478$2349 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15477$2348.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15483$2350 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15477$2348.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15488$2351 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15528$2388.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15489$2352 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15528$2388.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15500$2355 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15528$2388.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15501$2356 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15528$2388.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15506$2357 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15528$2388.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15478$2349 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15477$2348.
  merging $macc model for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15483$2350 into $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15477$2348.
  merging $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12454$1822 into $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13041$2000.
  merging $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12452$1821 into $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13032$1998.
  merging $macc model for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12444$1819 into $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12911$1991.
  merging $macc model for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12466$1828 into $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12765$1941.
  merging $macc model for $flatten\u_saxon.\system_dBus32_bmb_decoder.$add$./ICESugarProMinimal.v:5746$770 into $flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:5916$831.
  merging $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8127$922 into $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9180$1123.
  merging $macc model for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8160$936 into $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8159$935.
  merging $macc model for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:4958$578 into $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:5221$676.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19306$3221.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19302$3220.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19298$3219.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19294$3218.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19290$3217.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19286$3216.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19282$3215.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19278$3214.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19274$3213.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19270$3212.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19266$3211.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19262$3210.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19169$3164.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19310$3222.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:18555$2862.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$sub$./ICESugarProMinimal.v:19684$3297.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:20832$3320.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:20809$3314.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:19807$2621.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:19784$2615.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:19953$2655.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:19930$2649.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:20104$2689.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:20081$2683.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19314$3223.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20364$2730.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20455$2758.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20453$2757.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20365$2731.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20355$2727.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20216$2706.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19318$3224.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20208$2702.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:20669$2802.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:20551$2759.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$sub$./ICESugarProMinimal.v:15530$2390.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$sub$./ICESugarProMinimal.v:15513$2365.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15517$2367.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15514$2366.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19338$3229.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19334$3228.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19330$3227.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19326$3226.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19322$3225.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19346$3231.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19342$3230.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$sub$./ICESugarProMinimal.v:15530$2390.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$sub$./ICESugarProMinimal.v:15513$2365.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15517$2367.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15514$2366.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:18602$2864.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19422$3243.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19358$3234.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19480$3253.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19354$3233.
  creating $alu model for $macc $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19350$3232.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.$sub$./ICESugarProMinimal.v:3530$437.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15472$2347.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$sub$./ICESugarProMinimal.v:15530$2390.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$sub$./ICESugarProMinimal.v:15513$2365.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15517$2367.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15514$2366.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17108$2554.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:14388$2503.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$sub$./ICESugarProMinimal.v:14244$2493.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:14229$2479.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:14206$2473.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$sub$./ICESugarProMinimal.v:17165$2560.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17171$2561.
  creating $alu model for $macc $flatten\u_saxon.\system_hdmiPhy_bridge.$add$./ICESugarProMinimal.v:6261$843.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:14229$2479.
  creating $alu model for $macc $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12455$1823.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17406$2597.
  creating $alu model for $macc $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13010$1995.
  creating $alu model for $macc $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13006$1994.
  creating $alu model for $macc $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12764$1940.
  creating $alu model for $macc $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12469$1831.
  creating $alu model for $macc $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12468$1830.
  creating $alu model for $macc $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12462$1826.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17306$2582.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:14206$2473.
  creating $alu model for $macc $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$sub$./ICESugarProMinimal.v:5502$712.
  creating $alu model for $macc $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$add$./ICESugarProMinimal.v:5357$680.
  creating $alu model for $macc $flatten\u_saxon.\system_dBus32_bmb_unburstify.$sub$./ICESugarProMinimal.v:5502$712.
  creating $alu model for $macc $flatten\u_saxon.\system_dBus32_bmb_unburstify.$add$./ICESugarProMinimal.v:5357$680.
  creating $alu model for $macc $flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:5946$834.
  creating $alu model for $macc $flatten\u_saxon.\system_dBus32_bmb_decoder.$add$./ICESugarProMinimal.v:5751$773.
  creating $alu model for $macc $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$sub$./ICESugarProMinimal.v:14244$2493.
  creating $alu model for $macc $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$sub$./ICESugarProMinimal.v:15295$2406.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16399$2264.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16297$2248.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:16678$2338.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:16665$2336.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8189$948.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8141$930.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:10762$1458.
  creating $alu model for $macc $add$./top.v:60$227.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9810$1218.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9777$1210.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8178$944.
  creating $alu model for $macc $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14046$2519.
  creating $alu model for $macc $flatten\u_saxon.\system_vga_logic.$add$./ICESugarProMinimal.v:3237$408.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11764$1788.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11763$1785.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10979$1509.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10748$1449.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10722$1442.
  creating $alu model for $macc $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10181$1329.
  creating $alu model for $macc $flatten\u_saxon.\system_clint_logic.$add$./ICESugarProMinimal.v:4707$575.
  creating $alu model for $macc $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:5273$679.
  creating $alu model for $macc $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:4963$581.
  creating $alu model for $macc $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14069$2520.
  creating $alu model for $macc $flatten\u_saxon.\systemDebugger_1.$add$./ICESugarProMinimal.v:6452$875.
  creating $alu model for $macc $flatten\u_saxon.$add$./ICESugarProMinimal.v:2720$374.
  creating $alu model for $macc $flatten\u_saxon.$add$./ICESugarProMinimal.v:2710$372.
  creating $alu model for $macc $flatten\u_saxon.$add$./ICESugarProMinimal.v:2700$370.
  creating $alu model for $macc $flatten\u_saxon.$add$./ICESugarProMinimal.v:2612$366.
  creating $macc cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15528$2388: $auto$alumacc.cc:365:replace_macc$12206
  creating $macc cell for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13041$2000: $auto$alumacc.cc:365:replace_macc$12207
  creating $macc cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15528$2388: $auto$alumacc.cc:365:replace_macc$12208
  creating $macc cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20354$2726: $auto$alumacc.cc:365:replace_macc$12209
  creating $macc cell for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:13032$1998: $auto$alumacc.cc:365:replace_macc$12210
  creating $macc cell for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12911$1991: $auto$alumacc.cc:365:replace_macc$12211
  creating $macc cell for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12765$1941: $auto$alumacc.cc:365:replace_macc$12212
  creating $macc cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:19564$3258: $auto$alumacc.cc:365:replace_macc$12213
  creating $macc cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15528$2388: $auto$alumacc.cc:365:replace_macc$12214
  creating $macc cell for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:5221$676: $auto$alumacc.cc:365:replace_macc$12215
  creating $macc cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15477$2348: $auto$alumacc.cc:365:replace_macc$12216
  creating $macc cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15477$2348: $auto$alumacc.cc:365:replace_macc$12217
  creating $macc cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$sub$./ICESugarProMinimal.v:20255$2724: $auto$alumacc.cc:365:replace_macc$12218
  creating $macc cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9180$1123: $auto$alumacc.cc:365:replace_macc$12219
  creating $macc cell for $flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:5916$831: $auto$alumacc.cc:365:replace_macc$12220
  creating $macc cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15477$2348: $auto$alumacc.cc:365:replace_macc$12221
  creating $macc cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8159$935: $auto$alumacc.cc:365:replace_macc$12222
  creating $alu model for $flatten\u_saxon.$lt$./ICESugarProMinimal.v:2550$356 ($lt): new $alu
  creating $alu model for $flatten\u_saxon.\system_clint_logic.$le$./ICESugarProMinimal.v:4727$577 ($le): new $alu
  creating $alu model for $flatten\u_saxon.\system_dma_logic.$le$./ICESugarProMinimal.v:12679$1893 ($le): new $alu
  creating $alu model for $flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:12458$1824 ($lt): new $alu
  creating $alu model for $flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:12663$1880 ($lt): new $alu
  creating $alu model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$lt$./ICESugarProMinimal.v:20649$2797 ($lt): new $alu
  creating $alu model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$lt$./ICESugarProMinimal.v:20221$2710 ($lt): new $alu
  creating $alu model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$le$./ICESugarProMinimal.v:18875$3018 ($le): new $alu
  creating $alu model for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$lt$./ICESugarProMinimal.v:18876$3019 ($lt): new $alu
  creating $alu model for $lt$./top.v:59$226 ($lt): new $alu
  creating $alu model for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$eq$./ICESugarProMinimal.v:20650$2800 ($eq): merged with $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$lt$./ICESugarProMinimal.v:20649$2797.
  creating $alu model for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$eq$./ICESugarProMinimal.v:14235$2480 ($eq): merged with $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$sub$./ICESugarProMinimal.v:14244$2493.
  creating $alu cell for $lt$./top.v:59$226: $auto$alumacc.cc:485:replace_alu$12233
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$lt$./ICESugarProMinimal.v:18876$3019: $auto$alumacc.cc:485:replace_alu$12238
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$le$./ICESugarProMinimal.v:18875$3018: $auto$alumacc.cc:485:replace_alu$12249
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$lt$./ICESugarProMinimal.v:20221$2710: $auto$alumacc.cc:485:replace_alu$12258
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$lt$./ICESugarProMinimal.v:20649$2797, $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$eq$./ICESugarProMinimal.v:20650$2800: $auto$alumacc.cc:485:replace_alu$12263
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:12663$1880: $auto$alumacc.cc:485:replace_alu$12270
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$lt$./ICESugarProMinimal.v:12458$1824: $auto$alumacc.cc:485:replace_alu$12275
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$le$./ICESugarProMinimal.v:12679$1893: $auto$alumacc.cc:485:replace_alu$12280
  creating $alu cell for $flatten\u_saxon.\system_clint_logic.$le$./ICESugarProMinimal.v:4727$577: $auto$alumacc.cc:485:replace_alu$12293
  creating $alu cell for $flatten\u_saxon.$lt$./ICESugarProMinimal.v:2550$356: $auto$alumacc.cc:485:replace_alu$12302
  creating $alu cell for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2612$366: $auto$alumacc.cc:485:replace_alu$12307
  creating $alu cell for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2700$370: $auto$alumacc.cc:485:replace_alu$12310
  creating $alu cell for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2710$372: $auto$alumacc.cc:485:replace_alu$12313
  creating $alu cell for $flatten\u_saxon.$add$./ICESugarProMinimal.v:2720$374: $auto$alumacc.cc:485:replace_alu$12316
  creating $alu cell for $flatten\u_saxon.\systemDebugger_1.$add$./ICESugarProMinimal.v:6452$875: $auto$alumacc.cc:485:replace_alu$12319
  creating $alu cell for $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14069$2520: $auto$alumacc.cc:485:replace_alu$12322
  creating $alu cell for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$add$./ICESugarProMinimal.v:4963$581: $auto$alumacc.cc:485:replace_alu$12325
  creating $alu cell for $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$sub$./ICESugarProMinimal.v:5273$679: $auto$alumacc.cc:485:replace_alu$12328
  creating $alu cell for $flatten\u_saxon.\system_clint_logic.$add$./ICESugarProMinimal.v:4707$575: $auto$alumacc.cc:485:replace_alu$12331
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10181$1329: $auto$alumacc.cc:485:replace_alu$12334
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10722$1442: $auto$alumacc.cc:485:replace_alu$12337
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10748$1449: $auto$alumacc.cc:485:replace_alu$12340
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:10979$1509: $auto$alumacc.cc:485:replace_alu$12343
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11763$1785: $auto$alumacc.cc:485:replace_alu$12346
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:11764$1788: $auto$alumacc.cc:485:replace_alu$12349
  creating $alu cell for $flatten\u_saxon.\system_vga_logic.$add$./ICESugarProMinimal.v:3237$408: $auto$alumacc.cc:485:replace_alu$12352
  creating $alu cell for $flatten\u_saxon.\system_vga_logic.\vga_ctrl.$add$./ICESugarProMinimal.v:14046$2519: $auto$alumacc.cc:485:replace_alu$12355
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:8178$944: $auto$alumacc.cc:485:replace_alu$12358
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9777$1210: $auto$alumacc.cc:485:replace_alu$12361
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9810$1218: $auto$alumacc.cc:485:replace_alu$12364
  creating $alu cell for $add$./top.v:60$227: $auto$alumacc.cc:485:replace_alu$12367
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:10762$1458: $auto$alumacc.cc:485:replace_alu$12370
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8141$930: $auto$alumacc.cc:485:replace_alu$12373
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.$sub$./ICESugarProMinimal.v:8189$948: $auto$alumacc.cc:485:replace_alu$12376
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:16665$2336: $auto$alumacc.cc:485:replace_alu$12379
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.\IBusCachedPlugin_cache.$add$./ICESugarProMinimal.v:16678$2338: $auto$alumacc.cc:485:replace_alu$12382
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16297$2248: $auto$alumacc.cc:485:replace_alu$12385
  creating $alu cell for $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$add$./ICESugarProMinimal.v:16399$2264: $auto$alumacc.cc:485:replace_alu$12388
  creating $alu cell for $flatten\u_saxon.\system_dBus32_bmb_arbiter.\memory_arbiter.$sub$./ICESugarProMinimal.v:15295$2406: $auto$alumacc.cc:485:replace_alu$12391
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$sub$./ICESugarProMinimal.v:14244$2493, $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$eq$./ICESugarProMinimal.v:14235$2480: $auto$alumacc.cc:485:replace_alu$12394
  creating $alu cell for $flatten\u_saxon.\system_dBus32_bmb_decoder.$add$./ICESugarProMinimal.v:5751$773: $auto$alumacc.cc:485:replace_alu$12399
  creating $alu cell for $flatten\u_saxon.\system_dBus32_bmb_decoder.$sub$./ICESugarProMinimal.v:5946$834: $auto$alumacc.cc:485:replace_alu$12402
  creating $alu cell for $flatten\u_saxon.\system_dBus32_bmb_unburstify.$add$./ICESugarProMinimal.v:5357$680: $auto$alumacc.cc:485:replace_alu$12405
  creating $alu cell for $flatten\u_saxon.\system_dBus32_bmb_unburstify.$sub$./ICESugarProMinimal.v:5502$712: $auto$alumacc.cc:485:replace_alu$12408
  creating $alu cell for $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$add$./ICESugarProMinimal.v:5357$680: $auto$alumacc.cc:485:replace_alu$12411
  creating $alu cell for $flatten\u_saxon.\system_dBus32_bmb_unburstify_1.$sub$./ICESugarProMinimal.v:5502$712: $auto$alumacc.cc:485:replace_alu$12414
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:14206$2473: $auto$alumacc.cc:485:replace_alu$12417
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17306$2582: $auto$alumacc.cc:485:replace_alu$12420
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12462$1826: $auto$alumacc.cc:485:replace_alu$12423
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12468$1830: $auto$alumacc.cc:485:replace_alu$12426
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12469$1831: $auto$alumacc.cc:485:replace_alu$12429
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:12764$1940: $auto$alumacc.cc:485:replace_alu$12432
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13006$1994: $auto$alumacc.cc:485:replace_alu$12435
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$add$./ICESugarProMinimal.v:13010$1995: $auto$alumacc.cc:485:replace_alu$12438
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\tx.$add$./ICESugarProMinimal.v:17406$2597: $auto$alumacc.cc:485:replace_alu$12441
  creating $alu cell for $flatten\u_saxon.\system_dma_logic.$sub$./ICESugarProMinimal.v:12455$1823: $auto$alumacc.cc:485:replace_alu$12444
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1_io_read_queueWithOccupancy.$add$./ICESugarProMinimal.v:14229$2479: $auto$alumacc.cc:485:replace_alu$12447
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.$add$./ICESugarProMinimal.v:6261$843: $auto$alumacc.cc:485:replace_alu$12450
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17171$2561: $auto$alumacc.cc:485:replace_alu$12453
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$sub$./ICESugarProMinimal.v:17165$2560: $auto$alumacc.cc:485:replace_alu$12456
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:14206$2473: $auto$alumacc.cc:485:replace_alu$12459
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$add$./ICESugarProMinimal.v:14229$2479: $auto$alumacc.cc:485:replace_alu$12462
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\bridge_write_streamUnbuffered_queueWithOccupancy.$sub$./ICESugarProMinimal.v:14244$2493: $auto$alumacc.cc:485:replace_alu$12465
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.$sub$./ICESugarProMinimal.v:14388$2503: $auto$alumacc.cc:485:replace_alu$12468
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.\uartCtrl_1.\rx.$add$./ICESugarProMinimal.v:17108$2554: $auto$alumacc.cc:485:replace_alu$12471
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15514$2366: $auto$alumacc.cc:485:replace_alu$12474
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$add$./ICESugarProMinimal.v:15517$2367: $auto$alumacc.cc:485:replace_alu$12477
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$sub$./ICESugarProMinimal.v:15513$2365: $auto$alumacc.cc:485:replace_alu$12480
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$sub$./ICESugarProMinimal.v:15530$2390: $auto$alumacc.cc:485:replace_alu$12483
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15472$2347: $auto$alumacc.cc:485:replace_alu$12486
  creating $alu cell for $flatten\u_saxon.\system_uartA_logic.$sub$./ICESugarProMinimal.v:3530$437: $auto$alumacc.cc:485:replace_alu$12489
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19350$3232: $auto$alumacc.cc:485:replace_alu$12492
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19354$3233: $auto$alumacc.cc:485:replace_alu$12495
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19480$3253: $auto$alumacc.cc:485:replace_alu$12498
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19358$3234: $auto$alumacc.cc:485:replace_alu$12501
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19422$3243: $auto$alumacc.cc:485:replace_alu$12504
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$sub$./ICESugarProMinimal.v:18602$2864: $auto$alumacc.cc:485:replace_alu$12507
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15514$2366: $auto$alumacc.cc:485:replace_alu$12510
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$add$./ICESugarProMinimal.v:15517$2367: $auto$alumacc.cc:485:replace_alu$12513
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$sub$./ICESugarProMinimal.v:15513$2365: $auto$alumacc.cc:485:replace_alu$12516
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$sub$./ICESugarProMinimal.v:15530$2390: $auto$alumacc.cc:485:replace_alu$12519
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19342$3230: $auto$alumacc.cc:485:replace_alu$12522
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19346$3231: $auto$alumacc.cc:485:replace_alu$12525
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19322$3225: $auto$alumacc.cc:485:replace_alu$12528
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19326$3226: $auto$alumacc.cc:485:replace_alu$12531
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19330$3227: $auto$alumacc.cc:485:replace_alu$12534
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19334$3228: $auto$alumacc.cc:485:replace_alu$12537
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19338$3229: $auto$alumacc.cc:485:replace_alu$12540
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15514$2366: $auto$alumacc.cc:485:replace_alu$12543
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$add$./ICESugarProMinimal.v:15517$2367: $auto$alumacc.cc:485:replace_alu$12546
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$sub$./ICESugarProMinimal.v:15513$2365: $auto$alumacc.cc:485:replace_alu$12549
  creating $alu cell for $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$sub$./ICESugarProMinimal.v:15530$2390: $auto$alumacc.cc:485:replace_alu$12552
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:20551$2759: $auto$alumacc.cc:485:replace_alu$12555
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_aligner.$add$./ICESugarProMinimal.v:20669$2802: $auto$alumacc.cc:485:replace_alu$12558
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20208$2702: $auto$alumacc.cc:485:replace_alu$12561
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19318$3224: $auto$alumacc.cc:485:replace_alu$12564
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_converter.$add$./ICESugarProMinimal.v:20216$2706: $auto$alumacc.cc:485:replace_alu$12567
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20355$2727: $auto$alumacc.cc:485:replace_alu$12570
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20365$2731: $auto$alumacc.cc:485:replace_alu$12573
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20453$2757: $auto$alumacc.cc:485:replace_alu$12576
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$add$./ICESugarProMinimal.v:20455$2758: $auto$alumacc.cc:485:replace_alu$12579
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$sub$./ICESugarProMinimal.v:20364$2730: $auto$alumacc.cc:485:replace_alu$12582
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19314$3223: $auto$alumacc.cc:485:replace_alu$12585
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:20081$2683: $auto$alumacc.cc:485:replace_alu$12588
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_cmd_fifo.$add$./ICESugarProMinimal.v:20104$2689: $auto$alumacc.cc:485:replace_alu$12591
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:19930$2649: $auto$alumacc.cc:485:replace_alu$12594
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_rsp_fifo.$add$./ICESugarProMinimal.v:19953$2655: $auto$alumacc.cc:485:replace_alu$12597
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:19784$2615: $auto$alumacc.cc:485:replace_alu$12600
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\io_output_writeData_fifo.$add$./ICESugarProMinimal.v:19807$2621: $auto$alumacc.cc:485:replace_alu$12603
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:20809$3314: $auto$alumacc.cc:485:replace_alu$12606
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.\streamFifoLowLatency_4.$add$./ICESugarProMinimal.v:20832$3320: $auto$alumacc.cc:485:replace_alu$12609
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\refresher_1.$sub$./ICESugarProMinimal.v:19684$3297: $auto$alumacc.cc:485:replace_alu$12612
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:18555$2862: $auto$alumacc.cc:485:replace_alu$12615
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19310$3222: $auto$alumacc.cc:485:replace_alu$12618
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19169$3164: $auto$alumacc.cc:485:replace_alu$12621
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19262$3210: $auto$alumacc.cc:485:replace_alu$12624
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19266$3211: $auto$alumacc.cc:485:replace_alu$12627
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19270$3212: $auto$alumacc.cc:485:replace_alu$12630
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19274$3213: $auto$alumacc.cc:485:replace_alu$12633
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19278$3214: $auto$alumacc.cc:485:replace_alu$12636
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19282$3215: $auto$alumacc.cc:485:replace_alu$12639
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19286$3216: $auto$alumacc.cc:485:replace_alu$12642
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19290$3217: $auto$alumacc.cc:485:replace_alu$12645
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19294$3218: $auto$alumacc.cc:485:replace_alu$12648
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19298$3219: $auto$alumacc.cc:485:replace_alu$12651
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19302$3220: $auto$alumacc.cc:485:replace_alu$12654
  creating $alu cell for $flatten\u_saxon.\system_sdramA_logic.\core_2.\tasker_1.$add$./ICESugarProMinimal.v:19306$3221: $auto$alumacc.cc:485:replace_alu$12657
  created 127 $alu and 17 $macc cells.

5.24. Executing OPT pass (performing simple optimizations).

5.24.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~5 debug messages>

5.24.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.24.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~581 debug messages>

5.24.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.24.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~48 debug messages>
Removed a total of 16 cells.

5.24.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:764:run$12040 ($dffe) from module top (D = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1 [2], Q = \u_saxon.jtagBridge_1._zz_jtag_tap_tdoDr_1 [1], rval = 1'0).

5.24.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 36 unused cells and 62 unused wires.
<suppressed ~51 debug messages>

5.24.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.24.9. Rerunning OPT passes. (Maybe there is more to do..)

5.24.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~566 debug messages>

5.24.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.24.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.24.13. Executing OPT_DFF pass (perform DFF optimizations).

5.24.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.24.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.24.16. Finished OPT passes. (There is nothing left to do.)

5.25. Executing MEMORY pass.

5.25.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

5.25.2. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.banks_0'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile'[1] in module `\top': no output FF found.
Checking read port `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol0'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol1'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol2'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol3'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_tags'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_dma_logic.memory_core.banks_0_ram'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_ramA_logic.ram_symbol0'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_ramA_logic.ram_symbol1'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_ramA_logic.ram_symbol2'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_ramA_logic.ram_symbol3'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow'[0] in module `\top': no output FF found.
Checking read port `\u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram'[0] in module `\top': merged output FF to cell.
Checking read port `\u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram'[0] in module `\top': merged output FF to cell.
Checking read port address `\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile'[1] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_tags'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram'[0] in module `\top': merged address FF to cell.
Checking read port address `\u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow'[0] in module `\top': merged address FF to cell.

5.25.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 16 unused cells and 218 unused wires.
<suppressed ~29 debug messages>

5.25.4. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

5.25.5. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile by address:

5.25.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.25.7. Executing MEMORY_COLLECT pass (generating $mem cells).

5.26. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.27. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.banks_0:
  Properties: ports=2 bits=32768 rports=1 wports=1 dbits=32 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=4 bwaste=2048 waste=2048 efficiency=88
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=4096 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13312 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=4 bwaste=4096 waste=4096 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=4 bwaste=13312 waste=13312 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=32, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=16, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=8, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=88, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=88, cells=2, acells=2
    Selected rule 4.1 with efficiency 88.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.banks_0.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.banks_0.1.0.0
Processing top.u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15616 efficiency=15
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=7
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=5, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=7, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=15, cells=1, acells=1
    Selected rule 1.1 with efficiency 15.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_cache.ways_0_tags.0.0.0
        Adding extra logic for transparent port B1.1.
Processing top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=4 bwaste=17408 waste=17408 efficiency=5
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=4 bwaste=17984 waste=17984 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=4 bwaste=18272 waste=18272 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol0:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol0.0.0.0
Processing top.u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol1:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol1.0.0.0
Processing top.u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol2:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol2.0.0.0
Processing top.u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol3:
  Properties: ports=2 bits=8192 rports=1 wports=1 dbits=8 abits=10 words=1024
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=12288 efficiency=25
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15360 efficiency=6
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1024 dwaste=1 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3072 dwaste=0 bwaste=12288 waste=12288 efficiency=25
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=7168 dwaste=0 bwaste=14336 waste=14336 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=15360 dwaste=0 bwaste=15360 waste=15360 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=6, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=12, cells=4, acells=1
    Efficiency for rule 4.3: efficiency=25, cells=2, acells=1
    Efficiency for rule 4.2: efficiency=44, cells=1, acells=1
    Efficiency for rule 4.1: efficiency=44, cells=1, acells=1
    Efficiency for rule 1.1: efficiency=22, cells=2, acells=2
    Selected rule 4.2 with efficiency 44.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_data_symbol3.0.0.0
Processing top.u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_tags:
  Properties: ports=2 bits=2816 rports=1 wports=1 dbits=22 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=15616 efficiency=15
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=14 bwaste=15616 waste=15616 efficiency=15
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=7
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17920 efficiency=5
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=14 bwaste=17920 waste=17920 efficiency=7
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=5 bwaste=17920 waste=17920 efficiency=5
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=2 bwaste=16128 waste=16128 efficiency=2
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=5, cells=3, acells=1
    Efficiency for rule 4.1: efficiency=7, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=15, cells=1, acells=1
    Selected rule 1.1 with efficiency 15.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 -1 -1 -1 -1 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.dataCache_1.ways_0_tags.0.0.0
        Adding extra logic for transparent port B1.1.
Processing top.u_saxon.system_dma_logic.memory_core.banks_0_ram:
  Properties: ports=2 bits=4608 rports=1 wports=1 dbits=36 abits=7 words=128
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=0 bwaste=13824 waste=13824 efficiency=25
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=13824 efficiency=25
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=0 bwaste=13824 waste=13824 efficiency=25
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=384 dwaste=0 bwaste=13824 waste=13824 efficiency=25
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=0 bwaste=16128 waste=16128 efficiency=12
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=16128 efficiency=12
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=0 bwaste=17280 waste=17280 efficiency=6
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=17280 efficiency=6
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=0 bwaste=16128 waste=16128 efficiency=12
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=0 bwaste=17280 waste=17280 efficiency=6
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=896 dwaste=0 bwaste=16128 waste=16128 efficiency=12
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1920 dwaste=0 bwaste=17280 waste=17280 efficiency=6
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=3968 dwaste=0 bwaste=15872 waste=15872 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8064 dwaste=0 bwaste=16128 waste=16128 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16256 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 3 rules:
    Efficiency for rule 4.2: efficiency=6, cells=4, acells=1
    Efficiency for rule 4.1: efficiency=12, cells=2, acells=1
    Efficiency for rule 1.1: efficiency=25, cells=1, acells=1
    Selected rule 1.1 with efficiency 25.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_PDPW16KD cell at grid position <0 0 0>: u_saxon.system_dma_logic.memory_core.banks_0_ram.0.0.0
Processing top.u_saxon.system_ramA_logic.ram_symbol0:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=8 abits=14 words=16384
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=8, acells=2
    Efficiency for rule 4.3: efficiency=100, cells=8, acells=4
    Efficiency for rule 4.2: efficiency=88, cells=8, acells=8
    Efficiency for rule 4.1: efficiency=44, cells=16, acells=16
    Efficiency for rule 1.1: efficiency=22, cells=32, acells=32
    Selected rule 4.5 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_ramA_logic.ram_symbol0.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_ramA_logic.ram_symbol0.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_saxon.system_ramA_logic.ram_symbol0.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_saxon.system_ramA_logic.ram_symbol0.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: u_saxon.system_ramA_logic.ram_symbol0.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: u_saxon.system_ramA_logic.ram_symbol0.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: u_saxon.system_ramA_logic.ram_symbol0.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: u_saxon.system_ramA_logic.ram_symbol0.7.0.0
Processing top.u_saxon.system_ramA_logic.ram_symbol1:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=8 abits=14 words=16384
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=8, acells=2
    Efficiency for rule 4.3: efficiency=100, cells=8, acells=4
    Efficiency for rule 4.2: efficiency=88, cells=8, acells=8
    Efficiency for rule 4.1: efficiency=44, cells=16, acells=16
    Efficiency for rule 1.1: efficiency=22, cells=32, acells=32
    Selected rule 4.5 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_ramA_logic.ram_symbol1.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_ramA_logic.ram_symbol1.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_saxon.system_ramA_logic.ram_symbol1.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_saxon.system_ramA_logic.ram_symbol1.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: u_saxon.system_ramA_logic.ram_symbol1.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: u_saxon.system_ramA_logic.ram_symbol1.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: u_saxon.system_ramA_logic.ram_symbol1.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: u_saxon.system_ramA_logic.ram_symbol1.7.0.0
Processing top.u_saxon.system_ramA_logic.ram_symbol2:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=8 abits=14 words=16384
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=8, acells=2
    Efficiency for rule 4.3: efficiency=100, cells=8, acells=4
    Efficiency for rule 4.2: efficiency=88, cells=8, acells=8
    Efficiency for rule 4.1: efficiency=44, cells=16, acells=16
    Efficiency for rule 1.1: efficiency=22, cells=32, acells=32
    Selected rule 4.5 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_ramA_logic.ram_symbol2.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_ramA_logic.ram_symbol2.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_saxon.system_ramA_logic.ram_symbol2.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_saxon.system_ramA_logic.ram_symbol2.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: u_saxon.system_ramA_logic.ram_symbol2.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: u_saxon.system_ramA_logic.ram_symbol2.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: u_saxon.system_ramA_logic.ram_symbol2.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: u_saxon.system_ramA_logic.ram_symbol2.7.0.0
Processing top.u_saxon.system_ramA_logic.ram_symbol3:
  Properties: ports=2 bits=131072 rports=1 wports=1 dbits=8 abits=14 words=16384
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_PDPW16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=14336 efficiency=22
      Storing for later selection.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=0 dwaste=28 bwaste=14336 waste=14336 efficiency=22
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 1):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=10240 efficiency=44
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 2):
      Shuffle bit order to accommodate enable buckets of size 9..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7 -1
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=2048 efficiency=88
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 3):
      Shuffle bit order to accommodate enable buckets of size 4..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 4):
      Shuffle bit order to accommodate enable buckets of size 2..
      Results of bit order shuffling: 0 1 2 3 4 5 6 7
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) accepted.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Updated properties: dups=1 waste=0 efficiency=100
      Storing for later selection.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=10 bwaste=10240 waste=10240 efficiency=44
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=1 bwaste=2048 waste=2048 efficiency=88
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  Selecting best of 6 rules:
    Efficiency for rule 4.5: efficiency=100, cells=8, acells=1
    Efficiency for rule 4.4: efficiency=100, cells=8, acells=2
    Efficiency for rule 4.3: efficiency=100, cells=8, acells=4
    Efficiency for rule 4.2: efficiency=88, cells=8, acells=8
    Efficiency for rule 4.1: efficiency=44, cells=16, acells=16
    Efficiency for rule 1.1: efficiency=22, cells=32, acells=32
    Selected rule 4.5 with efficiency 100.
    Mapping to bram type $__ECP5_DP16KD (variant 5):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.1.
      Creating $__ECP5_DP16KD cell at grid position <0 0 0>: u_saxon.system_ramA_logic.ram_symbol3.0.0.0
      Creating $__ECP5_DP16KD cell at grid position <1 0 0>: u_saxon.system_ramA_logic.ram_symbol3.1.0.0
      Creating $__ECP5_DP16KD cell at grid position <2 0 0>: u_saxon.system_ramA_logic.ram_symbol3.2.0.0
      Creating $__ECP5_DP16KD cell at grid position <3 0 0>: u_saxon.system_ramA_logic.ram_symbol3.3.0.0
      Creating $__ECP5_DP16KD cell at grid position <4 0 0>: u_saxon.system_ramA_logic.ram_symbol3.4.0.0
      Creating $__ECP5_DP16KD cell at grid position <5 0 0>: u_saxon.system_ramA_logic.ram_symbol3.5.0.0
      Creating $__ECP5_DP16KD cell at grid position <6 0 0>: u_saxon.system_ramA_logic.ram_symbol3.6.0.0
      Creating $__ECP5_DP16KD cell at grid position <7 0 0>: u_saxon.system_ramA_logic.ram_symbol3.7.0.0
Processing top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram:
  Properties: ports=2 bits=832 rports=1 wports=1 dbits=52 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=20 bwaste=18176 waste=18176 efficiency=2
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=20 bwaste=18176 waste=18176 efficiency=2
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=20 bwaste=18176 waste=18176 efficiency=2
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=2 bwaste=18176 waste=18176 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=2 bwaste=18320 waste=18320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=2 bwaste=18176 waste=18176 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=2 bwaste=18320 waste=18320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=2 bwaste=18176 waste=18176 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=2 bwaste=18320 waste=18320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram:
  Properties: ports=2 bits=1728 rports=1 wports=1 dbits=54 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=18 bwaste=17856 waste=17856 efficiency=4
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=18 bwaste=17856 waste=17856 efficiency=4
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=18 bwaste=17856 waste=17856 efficiency=4
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=0 bwaste=17856 waste=17856 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=0 bwaste=18144 waste=18144 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=0 bwaste=17856 waste=17856 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=0 bwaste=18144 waste=18144 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=0 bwaste=17856 waste=17856 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=0 bwaste=18144 waste=18144 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=2 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram:
  Properties: ports=2 bits=1152 rports=1 wports=1 dbits=36 abits=5 words=32
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=0 bwaste=17280 waste=17280 efficiency=6
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min bits 2048' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=0 bwaste=17280 waste=17280 efficiency=6
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=480 dwaste=0 bwaste=17280 waste=17280 efficiency=6
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=0 bwaste=17856 waste=17856 efficiency=3
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=0 bwaste=18144 waste=18144 efficiency=1
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=0 bwaste=17856 waste=17856 efficiency=3
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=0 bwaste=18144 waste=18144 efficiency=1
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=992 dwaste=0 bwaste=17856 waste=17856 efficiency=3
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2016 dwaste=0 bwaste=18144 waste=18144 efficiency=1
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4064 dwaste=0 bwaste=16256 waste=16256 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8160 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16352 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram:
  Properties: ports=2 bits=184 rports=1 wports=1 dbits=23 abits=3 words=8
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=504 dwaste=13 bwaste=18248 waste=18248 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1016 dwaste=13 bwaste=18392 waste=18392 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2040 dwaste=4 bwaste=18392 waste=18392 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4088 dwaste=1 bwaste=16360 waste=16360 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8184 dwaste=1 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16376 dwaste=0 bwaste=16376 waste=16376 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow:
  Properties: ports=2 bits=52 rports=1 wports=1 dbits=13 abits=2 words=4
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=508 dwaste=23 bwaste=18380 waste=18380 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=508 dwaste=23 bwaste=18380 waste=18380 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=508 dwaste=23 bwaste=18380 waste=18380 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1020 dwaste=5 bwaste=18380 waste=18380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2044 dwaste=5 bwaste=18416 waste=18416 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4092 dwaste=3 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8188 dwaste=1 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16380 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1020 dwaste=5 bwaste=18380 waste=18380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2044 dwaste=5 bwaste=18416 waste=18416 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4092 dwaste=3 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8188 dwaste=1 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16380 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1020 dwaste=5 bwaste=18380 waste=18380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2044 dwaste=5 bwaste=18416 waste=18416 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4092 dwaste=3 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8188 dwaste=1 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16380 dwaste=0 bwaste=16380 waste=16380 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram:
  Properties: ports=2 bits=128 rports=1 wports=1 dbits=8 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.
Processing top.u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram:
  Properties: ports=2 bits=128 rports=1 wports=1 dbits=8 abits=4 words=16
  Checking rule #1 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule #1 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #2 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #3 for bram type $__ECP5_PDPW16KD (variant 1):
    Bram geometry: abits=9 dbits=36 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_PDPW16KD: awaste=496 dwaste=28 bwaste=18304 waste=18304 efficiency=0
    Rule #3 for bram type $__ECP5_PDPW16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'min efficiency 5' not met.
  Checking rule #4 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #4 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'min efficiency 5' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #5 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'attribute syn_ramstyle="block_ram" ...' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 1):
    Bram geometry: abits=10 dbits=18 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=1008 dwaste=10 bwaste=18304 waste=18304 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 1) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 2):
    Bram geometry: abits=11 dbits=9 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=2032 dwaste=1 bwaste=18304 waste=18304 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 2) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 3):
    Bram geometry: abits=12 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=4080 dwaste=0 bwaste=16320 waste=16320 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 3) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 4):
    Bram geometry: abits=13 dbits=2 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=8176 dwaste=0 bwaste=16352 waste=16352 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 4) rejected: requirement 'max wports 0' not met.
  Checking rule #6 for bram type $__ECP5_DP16KD (variant 5):
    Bram geometry: abits=14 dbits=1 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__ECP5_DP16KD: awaste=16368 dwaste=0 bwaste=16368 waste=16368 efficiency=0
    Rule #6 for bram type $__ECP5_DP16KD (variant 5) rejected: requirement 'max wports 0' not met.
  No acceptable bram resources found.

5.28. Executing TECHMAP pass (map to technology primitives).

5.28.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__ECP5_DP16KD'.
Generating RTLIL representation for module `\$__ECP5_PDPW16KD'.
Successfully finished Verilog frontend.

5.28.2. Continuing TECHMAP pass.
Using template $paramod$20b336644b1b23a5eaeab0011322e233562522e7\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$b47df667316b9842bdc81d0de53263c557152642\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$3be384f458d0537a27afbd79f48b29b3c25e4b9a\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$f2c55e26e1d62ea596c13b46bbfa20b6b5c92bd2\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$df121786ff87a10b866aca919c4f9ce4f167a2ba\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$f77bad4fd6cd40bd88579e399fc936fb4181bc18\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$a8ce1d537bad1fe245bb578c6732d2d619e16146\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$6ee75a7b908115d791c4822bd44c1e0025c3a7e1\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$dc8bb6c119f1b342d605082d4a479541236c078a\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$4440207d825c5596ba7cb4f31644c9d7b83aa196\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$96d1e787a00e8c97675d2490090399d8ab64c26f\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$71e7ef093207bd000bc26c87c89c4126af8fb0c8\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$de8c7fd0aca6e0b12af2c80039170710ad63124a\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$18a1a1c56d9d2f23a741eed879882a1ea175d74e\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$91b28e83a9018ee8ab447b75c3ff68fdab8582b2\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$e20ea76b33c57b6d2b71af66a8803e487b691f55\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$abcccbe88ac6f44caec7cb3075e4407747ab2ff8\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$2e92af613fb2bc647f6bacebed34b42cf1747fba\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$ffbc7420195107bd34e9efc3bb6be93d2775e782\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$2abb111345d13da3fd6d61ec23f85d41b4333ec8\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$72611e68f7ca6215ace24e2d83abf93f7d22f846\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$b157aff6d2bdbffdef68870d3c5e969676ef457c\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$d1beb2444ffbe0321f0c2dfc170bd00834f8d7f5\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$79958bdf23ad94917f49d6676c363e94dfd97f92\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$0a019bf6356ccccf899399d072352b73127d7d6e\$__ECP5_PDPW16KD for cells of type $__ECP5_PDPW16KD.
Using template $paramod$ba236ffaba20aa788b8be21a706831fc0f36e110\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$a9b22043f886e3ed53ab44c0e52af26cf25ce9a4\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$276800e2668d8fc315cae224efaf528bffeda795\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$4a4777ffc3770f60366d2460dd7990312f16f639\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$33f80c8a24aec9aec6d011a5a8fc79f61d3b8730\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$6a5252ade755387c80d979b01c6ac543cec504b3\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$6ab8c14a5a7ceacf1d9f38d4c1daa7a536059884\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$36ac601ceac888ce10d23516a5d445da2d06bbd9\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$9be0eed26cfcc146a2fc1b4ad475be5d1a84a6f0\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
Using template $paramod$324ca3edcc5b64e42db6608a0601b16ad320d0c8\$__ECP5_DP16KD for cells of type $__ECP5_DP16KD.
No more expansions possible.
<suppressed ~836 debug messages>

5.29. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).
Processing top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile:
  Properties: ports=3 bits=1024 rports=2 wports=1 dbits=32 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Failed to map read port #1.
      Growing more read ports by duplicating bram cells.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Read port #1 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.2.
      Updated properties: dups=2 waste=0 efficiency=50
Extracted addr FF from read port 0 of top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile: $\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile$rdreg[0]
Extracted addr FF from read port 1 of top.u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile: $\u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile$rdreg[1]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.0.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.1.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.1.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.2.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.2.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.3.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.3.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.4.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.4.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.5.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.5.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.6.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.6.1.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.7.0.1
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 1>: u_saxon.system_cpu_logic_cpu.RegFilePlugin_regFile.7.1.1
Processing top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram:
  Properties: ports=2 bits=832 rports=1 wports=1 dbits=52 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted data FF from read port 0 of top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram: $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.8.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <9 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.9.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <10 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.10.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <11 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.11.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <12 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_cmd_fifo.ram.12.0.0
Processing top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram:
  Properties: ports=2 bits=1728 rports=1 wports=1 dbits=54 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=2 bwaste=32 waste=32 efficiency=96
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=32 efficiency=96
Extracted addr FF from read port 0 of top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram: $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.8.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.8.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <9 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.9.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <9 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.9.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <10 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.10.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <10 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.10.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <11 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.11.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <11 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.11.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <12 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.12.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <12 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.12.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <13 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.13.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <13 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram.13.1.0
Processing top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram:
  Properties: ports=2 bits=1152 rports=1 wports=1 dbits=36 abits=5 words=32
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted addr FF from read port 0 of top.u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram: $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.0.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.1.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.2.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.3.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.4.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.5.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.5.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.6.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <6 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.6.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.7.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <7 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.7.1.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 0 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.8.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <8 1 0>: u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram.8.1.0
Processing top.u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram:
  Properties: ports=2 bits=184 rports=1 wports=1 dbits=23 abits=3 words=8
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=8 dwaste=1 bwaste=40 waste=40 efficiency=47
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=40 efficiency=47
Extracted addr FF from read port 0 of top.u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram: $\u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram.3.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <4 0 0>: u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram.4.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <5 0 0>: u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram.5.0.0
Processing top.u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow:
  Properties: ports=2 bits=52 rports=1 wports=1 dbits=13 abits=2 words=4
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=12 dwaste=3 bwaste=60 waste=60 efficiency=20
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=60 efficiency=20
Extracted addr FF from read port 0 of top.u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow: $\u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow.1.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <2 0 0>: u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow.2.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <3 0 0>: u_saxon.system_sdramA_logic.core_2.tasker_1.banksRow.3.0.0
Processing top.u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram:
  Properties: ports=2 bits=128 rports=1 wports=1 dbits=8 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted data FF from read port 0 of top.u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram: $\u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_uartA_logic.bridge_write_streamUnbuffered_queueWithOccupancy.logic_ram.1.0.0
Processing top.u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram:
  Properties: ports=2 bits=128 rports=1 wports=1 dbits=8 abits=4 words=16
  Checking rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1):
    Bram geometry: abits=4 dbits=4 wports=0 rports=0
    Estimated number of duplicates for more read ports: dups=1
    Metrics for $__TRELLIS_DPR16X4: awaste=0 dwaste=0 bwaste=0 waste=0 efficiency=100
    Rule #1 for bram type $__TRELLIS_DPR16X4 (variant 1) accepted.
    Mapping to bram type $__TRELLIS_DPR16X4 (variant 1):
      Write port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port B1.
      Read port #0 is in clock domain \u_saxon.bufferCC_10.clkout_system.
        Mapped to bram port A1.1.
      Updated properties: dups=1 waste=0 efficiency=100
Extracted data FF from read port 0 of top.u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram: $\u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram$rdreg[0]
      Creating $__TRELLIS_DPR16X4 cell at grid position <0 0 0>: u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram.0.0.0
      Creating $__TRELLIS_DPR16X4 cell at grid position <1 0 0>: u_saxon.system_uartA_logic.uartCtrl_1_io_read_queueWithOccupancy.logic_ram.1.0.0

5.30. Executing TECHMAP pass (map to technology primitives).

5.30.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__TRELLIS_DPR16X4'.
Successfully finished Verilog frontend.

5.30.2. Continuing TECHMAP pass.
Using template $paramod\$__TRELLIS_DPR16X4\CLKPOL2=32'00000000000000000000000000000001 for cells of type $__TRELLIS_DPR16X4.
No more expansions possible.
<suppressed ~119 debug messages>

5.31. Executing OPT pass (performing simple optimizations).

5.31.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1438 debug messages>

5.31.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~450 debug messages>
Removed a total of 150 cells.

5.31.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$memory_bram.cc:996:replace_memory$12889 ($dff) from module top (D = $auto$memory_bram.cc:884:replace_memory$12882, Q = $auto$memory_bram.cc:995:replace_memory$12888, rval = 4'0000).
Adding SRST signal on $\u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram$rdreg[0] ($dff) from module top (D = \u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.popPtr_valueNext, Q = $\u_saxon.system_sdramA_logic.core_2.backend_1.streamFifoLowLatency_4.ram$rdreg[0]$q, rval = 3'000).
Adding SRST signal on $auto$memory_bram.cc:996:replace_memory$12918 ($dff) from module top (D = $auto$memory_bram.cc:884:replace_memory$12911, Q = $auto$memory_bram.cc:995:replace_memory$12917, rval = 4'0000).
Adding SRST signal on $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram$rdreg[0] ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.popPtr_valueNext, Q = $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_writeData_fifo.ram$rdreg[0]$q, rval = 5'00000).
Adding SRST signal on $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram$rdreg[0] ($dff) from module top (D = \u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.popPtr_valueNext, Q = $\u_saxon.system_sdramA_logic.bmbAdapter_0.io_output_rsp_fifo.ram$rdreg[0]$q, rval = 5'00000).
Adding SRST signal on $auto$opt_dff.cc:764:run$12132 ($dffe) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_address [1:0], Q = \u_saxon.system_bmbPeripheral_bmb_cmd_rData_fragment_address [1:0], rval = 2'00).
Adding SRST signal on $auto$opt_dff.cc:764:run$12047 ($dffe) from module top (D = { \io_jtag_tdi \u_saxon.jtagBridge_1.jtag_tap_instructionShift [3:1] }, Q = \u_saxon.jtagBridge_1.jtag_tap_instructionShift, rval = 4'0001).
Adding EN signal on $auto$opt_dff.cc:764:run$11784 ($sdffe) from module top (D = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pc [1], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [1]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11190 ($sdffe) from module top.
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11164 ($sdffe) from module top.

5.31.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 43 unused cells and 1709 unused wires.
<suppressed ~44 debug messages>

5.31.5. Rerunning OPT passes. (Removed registers in this run.)

5.31.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~29 debug messages>

5.31.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~12 debug messages>
Removed a total of 4 cells.

5.31.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:764:run$11585 ($dffe) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_address [1:0], Q = \u_saxon.system_dBus32_bmb_unburstify.buffer_address [1:0], rval = 2'00).
Adding SRST signal on $auto$opt_dff.cc:764:run$11577 ($dffe) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_address [1:0], Q = \u_saxon.system_dBus32_bmb_unburstify_1.buffer_address [1:0], rval = 2'00).
Setting constant 0-bit at position 6 on $auto$opt_dff.cc:764:run$11546 ($dffe) from module top.
Setting constant 0-bit at position 7 on $auto$opt_dff.cc:764:run$11546 ($dffe) from module top.
Adding SRST signal on $auto$opt_dff.cc:764:run$11316 ($dffe) from module top (D = \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_address [5:2], Q = \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_rData_fragment_address [5:2], rval = 4'0000).
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$11127 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$11127 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$11127 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$11127 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$11101 ($dffe) from module top.
Setting constant 0-bit at position 2 on $auto$opt_dff.cc:764:run$11101 ($dffe) from module top.
Setting constant 0-bit at position 3 on $auto$opt_dff.cc:764:run$11101 ($dffe) from module top.
Setting constant 0-bit at position 4 on $auto$opt_dff.cc:764:run$11101 ($dffe) from module top.
Setting constant 1-bit at position 22 on $auto$memory_bram.cc:882:replace_memory$12910 ($dff) from module top.
Setting constant 1-bit at position 23 on $auto$memory_bram.cc:882:replace_memory$12910 ($dff) from module top.
Setting constant 1-bit at position 24 on $auto$memory_bram.cc:882:replace_memory$12910 ($dff) from module top.
Setting constant 1-bit at position 25 on $auto$memory_bram.cc:882:replace_memory$12910 ($dff) from module top.
Setting constant 1-bit at position 26 on $auto$memory_bram.cc:882:replace_memory$12910 ($dff) from module top.
Setting constant 1-bit at position 27 on $auto$memory_bram.cc:882:replace_memory$12910 ($dff) from module top.
Setting constant 1-bit at position 28 on $auto$memory_bram.cc:882:replace_memory$12910 ($dff) from module top.
Setting constant 1-bit at position 29 on $auto$memory_bram.cc:882:replace_memory$12910 ($dff) from module top.
Setting constant 1-bit at position 30 on $auto$memory_bram.cc:882:replace_memory$12910 ($dff) from module top.
Setting constant 1-bit at position 31 on $auto$memory_bram.cc:882:replace_memory$12910 ($dff) from module top.
Setting constant 1-bit at position 32 on $auto$memory_bram.cc:882:replace_memory$12910 ($dff) from module top.
Setting constant 1-bit at position 33 on $auto$memory_bram.cc:882:replace_memory$12910 ($dff) from module top.
Setting constant 1-bit at position 34 on $auto$memory_bram.cc:882:replace_memory$12910 ($dff) from module top.
Setting constant 1-bit at position 35 on $auto$memory_bram.cc:882:replace_memory$12910 ($dff) from module top.
Setting constant 1-bit at position 22 on $auto$memory_bram.cc:882:replace_memory$12881 ($dff) from module top.
Setting constant 1-bit at position 23 on $auto$memory_bram.cc:882:replace_memory$12881 ($dff) from module top.
Setting constant 1-bit at position 24 on $auto$memory_bram.cc:882:replace_memory$12881 ($dff) from module top.
Setting constant 1-bit at position 25 on $auto$memory_bram.cc:882:replace_memory$12881 ($dff) from module top.
Setting constant 1-bit at position 26 on $auto$memory_bram.cc:882:replace_memory$12881 ($dff) from module top.
Setting constant 1-bit at position 27 on $auto$memory_bram.cc:882:replace_memory$12881 ($dff) from module top.
Setting constant 1-bit at position 28 on $auto$memory_bram.cc:882:replace_memory$12881 ($dff) from module top.
Setting constant 1-bit at position 29 on $auto$memory_bram.cc:882:replace_memory$12881 ($dff) from module top.
Setting constant 1-bit at position 30 on $auto$memory_bram.cc:882:replace_memory$12881 ($dff) from module top.
Setting constant 1-bit at position 31 on $auto$memory_bram.cc:882:replace_memory$12881 ($dff) from module top.
Setting constant 1-bit at position 32 on $auto$memory_bram.cc:882:replace_memory$12881 ($dff) from module top.
Setting constant 1-bit at position 33 on $auto$memory_bram.cc:882:replace_memory$12881 ($dff) from module top.
Setting constant 1-bit at position 34 on $auto$memory_bram.cc:882:replace_memory$12881 ($dff) from module top.
Setting constant 1-bit at position 35 on $auto$memory_bram.cc:882:replace_memory$12881 ($dff) from module top.

5.31.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2 unused cells and 15 unused wires.
<suppressed ~3 debug messages>

5.31.10. Rerunning OPT passes. (Removed registers in this run.)

5.31.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~6 debug messages>

5.31.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.31.13. Executing OPT_DFF pass (perform DFF optimizations).

5.31.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
<suppressed ~2 debug messages>

5.31.15. Finished fast OPT passes.

5.32. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

5.33. Executing OPT pass (performing simple optimizations).

5.33.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.33.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.33.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7704: \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_iBusRsp_redoFetch -> 1'0
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~544 debug messages>

5.33.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    New input vector for $reduce_and cell $auto$opt_dff.cc:243:make_patterns_logic$14141: { $auto$opt_dff.cc:217:make_patterns_logic$11780 \u_saxon.system_cpu_logic_cpu.when_Fetcher_l158 $auto$opt_dff.cc:217:make_patterns_logic$14138 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.$ternary$./ICESugarProMinimal.v:2956$382:
      Old ports: A=4'1100, B=4'0000, Y=$flatten\u_saxon.$0\system_cpu_externalInterrupt_plic_target_bestRequest_id[3:0]
      New ports: A=1'1, B=1'0, Y=$flatten\u_saxon.$0\system_cpu_externalInterrupt_plic_target_bestRequest_id[3:0] [2]
      New connections: { $flatten\u_saxon.$0\system_cpu_externalInterrupt_plic_target_bestRequest_id[3:0] [3] $flatten\u_saxon.$0\system_cpu_externalInterrupt_plic_target_bestRequest_id[3:0] [1:0] } = { $flatten\u_saxon.$0\system_cpu_externalInterrupt_plic_target_bestRequest_id[3:0] [2] 2'00 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6646$881:
      Old ports: A=4'0001, B=4'1001, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6646$881_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6646$881_Y [3]
      New connections: $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6646$881_Y [2:0] = 3'001
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6649$882:
      Old ports: A=2'11, B=2'00, Y=$auto$wreduce.cc:454:run$12152 [1:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$12152 [0]
      New connections: $auto$wreduce.cc:454:run$12152 [1] = $auto$wreduce.cc:454:run$12152 [0]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6658$885:
      Old ports: A=4'0110, B=4'1000, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6658$885_Y
      New ports: A=2'01, B=2'10, Y={ $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6658$885_Y [3] $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6658$885_Y [1] }
      New connections: { $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6658$885_Y [2] $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6658$885_Y [0] } = { $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6658$885_Y [1] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6664$887:
      Old ports: A=4'0100, B=4'1000, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6664$887_Y
      New ports: A=2'01, B=2'10, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6664$887_Y [3:2]
      New connections: $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6664$887_Y [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6670$889:
      Old ports: A=4'1010, B=4'0010, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6670$889_Y
      New ports: A=1'1, B=1'0, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6670$889_Y [3]
      New connections: $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6670$889_Y [2:0] = 3'010
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6673$890:
      Old ports: A=3'011, B=3'100, Y=$auto$wreduce.cc:454:run$12154 [2:0]
      New ports: A=2'01, B=2'10, Y={ $auto$wreduce.cc:454:run$12154 [2] $auto$wreduce.cc:454:run$12154 [0] }
      New connections: $auto$wreduce.cc:454:run$12154 [1] = $auto$wreduce.cc:454:run$12154 [0]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6679$892:
      Old ports: A=2'01, B=2'11, Y=$auto$wreduce.cc:454:run$12155 [1:0]
      New ports: A=1'0, B=1'1, Y=$auto$wreduce.cc:454:run$12155 [1]
      New connections: $auto$wreduce.cc:454:run$12155 [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6685$894:
      Old ports: A=3'011, B=3'111, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6685$894_Y [2:0]
      New ports: A=1'0, B=1'1, Y=$flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6685$894_Y [2]
      New connections: $flatten\u_saxon.\jtagBridge_1.$ternary$./ICESugarProMinimal.v:6685$894_Y [1:0] = 2'11
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7429:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10933$1506_Y [19:0] }, B={ 29'00000000000000000000000000000 \u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10933$1506_Y [19:0] }, B={ 18'000000000000000000 \u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [31:21] = { $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20] }
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7621:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.dataCache_1.io_cpu_writeBack_data [31:16] \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted }, B={ \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted }, Y=\u_saxon.system_cpu_logic_cpu.writeBack_DBusCachedPlugin_rspFormated
      New ports: A={ \u_saxon.system_cpu_logic_cpu.dataCache_1.io_cpu_writeBack_data [31:16] \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, B={ \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspFormated_2 \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted_2 }, Y=\u_saxon.system_cpu_logic_cpu.writeBack_DBusCachedPlugin_rspFormated [31:8]
      New connections: \u_saxon.system_cpu_logic_cpu.writeBack_DBusCachedPlugin_rspFormated [7:0] = \u_saxon.system_cpu_logic_cpu._zz_writeBack_DBusCachedPlugin_rspShifted
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7626:
      Old ports: A={ 2'01 \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0] }, B={ 2'01 \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0] }, Y=\u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code
      New ports: A=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0], B=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0], Y=\u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New connections: \u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code [3:2] = 2'01
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7688:
      Old ports: A=\u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2, B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [15:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [15:0] }, Y=\u_saxon.system_cpu_logic_cpu.execute_MEMORY_STORE_DATA_RF
      New ports: A=\u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [31:8], B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [15:0] \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [15:8] }, Y=\u_saxon.system_cpu_logic_cpu.execute_MEMORY_STORE_DATA_RF [31:8]
      New connections: \u_saxon.system_cpu_logic_cpu.execute_MEMORY_STORE_DATA_RF [7:0] = \u_saxon.system_cpu_logic_cpu.decode_to_execute_RS2 [7:0]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7777:
      Old ports: A={ $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9777$1210_Y [11:2] 2'00 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [11:2] 2'10 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\IBusCachedPlugin_fetchPc_pc[31:0] [11:0]
      New ports: A={ $flatten\u_saxon.\system_cpu_logic_cpu.$add$./ICESugarProMinimal.v:9777$1210_Y [11:2] 1'0 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_fetchPc_pcReg [11:2] 1'1 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\IBusCachedPlugin_fetchPc_pc[31:0] [11:1]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$2\IBusCachedPlugin_fetchPc_pc[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10181$1328:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [7] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [30:25] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [11:8] 1'0 }, B={ \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [19:12] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [20] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [30:21] 1'0 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10181$1328_Y [19:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [31] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [7] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [11:8] }, B={ \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [19:12] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [20] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [24:21] }, Y={ $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10181$1328_Y [19:11] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10181$1328_Y [4:1] }
      New connections: { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10181$1328_Y [10:5] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10181$1328_Y [0] } = { \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_injector_decodeInput_payload_rsp_inst [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10933$1506:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [7] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [30:25] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [11:8] 1'0 }, B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [19:12] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [20] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [30:21] 1'0 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10933$1506_Y [19:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [7] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [11:8] }, B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [19:12] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [20] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [24:21] }, Y={ $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10933$1506_Y [19:11] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10933$1506_Y [4:1] }
      New connections: { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10933$1506_Y [10:5] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10933$1506_Y [0] } = { \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [30:25] 1'0 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:11777$1800:
      Old ports: A=4'0010, B=4'0001, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6871_Y
      New ports: A=2'10, B=2'01, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6871_Y [1:0]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6871_Y [3:2] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8144$931:
      Old ports: A=3'100, B=3'010, Y=\u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_decodePc_pcPlus_1
      New ports: A=2'10, B=2'01, Y=\u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_decodePc_pcPlus_1 [2:1]
      New connections: \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_decodePc_pcPlus_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8153$932:
      Old ports: A=2'01, B=2'11, Y=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'0, B=1'1, Y=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
      New connections: \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [0] = 1'1
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8154$933:
      Old ports: A=2'00, B=2'10, Y=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1:0]
      New ports: A=1'0, B=1'1, Y=\u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [1]
      New connections: \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code_1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:8156$934:
      Old ports: A=3'100, B=3'010, Y=\u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1
      New ports: A=2'10, B=2'01, Y=\u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 [2:1]
      New connections: \u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0110111 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 4'0000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0010011 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253_Y [28:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] 1'1 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 1'0 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 4'0000 }, Y={ $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253_Y [28:24] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253_Y [20:12] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253_Y [2] }
      New connections: { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253_Y [23:21] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253_Y [11:3] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253_Y [1:0] } = { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253_Y [20] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 1'0 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253_Y [2] 4'1011 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1254:
      Old ports: A=6'110011, B=6'010011, Y=$auto$wreduce.cc:454:run$12163 [5:0]
      New ports: A=1'1, B=1'0, Y=$auto$wreduce.cc:454:run$12163 [5]
      New connections: $auto$wreduce.cc:454:run$12163 [4:0] = 5'10011
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1257:
      Old ports: A={ 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] }, B=\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2], Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1257_Y
      New ports: A=2'01, B=\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:5], Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1257_Y [4:3]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1257_Y [2:0] = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1260:
      Old ports: A={ 1'0 $flatten\u_saxon.\system_cpu_logic_cpu.$logic_or$./ICESugarProMinimal.v:9918$1259_Y 5'00000 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1260_Y
      New ports: A={ $flatten\u_saxon.\system_cpu_logic_cpu.$logic_or$./ICESugarProMinimal.v:9918$1259_Y 1'0 }, B={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] }, Y={ $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1260_Y [5] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1260_Y [0] }
      New connections: { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1260_Y [6] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1260_Y [4:1] } = { $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1260_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1260_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1260_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1260_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1260_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9936$1265:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9936$1264_Y 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0110011 }, B={ 5'00000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 7'1100111 }, Y=$auto$wreduce.cc:454:run$12165 [24:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9936$1264_Y \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 2'10 }, B={ 5'00000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 4'0000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 2'01 }, Y={ $auto$wreduce.cc:454:run$12165 [24:15] $auto$wreduce.cc:454:run$12165 [11:7] $auto$wreduce.cc:454:run$12165 [4] $auto$wreduce.cc:454:run$12165 [2] }
      New connections: { $auto$wreduce.cc:454:run$12165 [14:12] $auto$wreduce.cc:454:run$12165 [6:5] $auto$wreduce.cc:454:run$12165 [3] $auto$wreduce.cc:454:run$12165 [1:0] } = { 3'000 $auto$wreduce.cc:454:run$12165 [2] 4'1011 }
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.\dataCache_1.$procmux$5930:
      Old ports: A=4'0001, B=8'00111111, Y=\u_saxon.system_cpu_logic_cpu.dataCache_1._zz_stage0_mask
      New ports: A=2'00, B=4'0111, Y=\u_saxon.system_cpu_logic_cpu.dataCache_1._zz_stage0_mask [2:1]
      New connections: { \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_stage0_mask [3] \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_stage0_mask [0] } = { \u_saxon.system_cpu_logic_cpu.dataCache_1._zz_stage0_mask [2] 1'1 }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_dma_logic.$ternary$./ICESugarProMinimal.v:13041$1999:
      Old ports: A={ 7'0000000 \u_saxon._zz_when_Stream_l342_1 }, B={ 3'000 \u_saxon.system_dma_logic.channels_0_fifo_push_availableDecr [4:0] }, Y=$flatten\u_saxon.\system_dma_logic.$ternary$./ICESugarProMinimal.v:13041$1999_Y
      New ports: A={ 4'0000 \u_saxon._zz_when_Stream_l342_1 }, B=\u_saxon.system_dma_logic.channels_0_fifo_push_availableDecr [4:0], Y=$flatten\u_saxon.\system_dma_logic.$ternary$./ICESugarProMinimal.v:13041$1999_Y [4:0]
      New connections: $flatten\u_saxon.\system_dma_logic.$ternary$./ICESugarProMinimal.v:13041$1999_Y [7:5] = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_dma_logic.\memory_core.$procmux$6110:
      Old ports: A=7'0000000, B={ 1'0 \u_saxon.system_dma_logic.channels_0_fifo_pop_ptr [5:0] }, Y=\u_saxon.system_dma_logic.memory_core.banks_0_read_cmd_payload
      New ports: A=6'000000, B=\u_saxon.system_dma_logic.channels_0_fifo_pop_ptr [5:0], Y=\u_saxon.system_dma_logic.memory_core.banks_0_read_cmd_payload [5:0]
      New connections: \u_saxon.system_dma_logic.memory_core.banks_0_read_cmd_payload [6] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_dma_logic.\memory_core.$procmux$6122:
      Old ports: A=7'0000000, B={ 1'0 \u_saxon.system_dma_logic.channels_0_fifo_push_ptr [5:0] }, Y=\u_saxon.system_dma_logic.memory_core.banks_0_write_payload_address
      New ports: A=6'000000, B=\u_saxon.system_dma_logic.channels_0_fifo_push_ptr [5:0], Y=\u_saxon.system_dma_logic.memory_core.banks_0_write_payload_address [5:0]
      New connections: \u_saxon.system_dma_logic.memory_core.banks_0_write_payload_address [6] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_hdmiPhy_bridge.$ternary$./ICESugarProMinimal.v:6390$861:
      Old ports: A={ 2'00 \u_saxon.system_hdmiPhy_bridge.shift_C [9:2] }, B=10'1111100000, Y=$flatten\u_saxon.\system_hdmiPhy_bridge.$0\shift_C[9:0]
      New ports: A={ 1'0 \u_saxon.system_hdmiPhy_bridge.shift_C [9:2] }, B=9'111100000, Y=$flatten\u_saxon.\system_hdmiPhy_bridge.$0\shift_C[9:0] [8:0]
      New connections: $flatten\u_saxon.\system_hdmiPhy_bridge.$0\shift_C[9:0] [9] = $flatten\u_saxon.\system_hdmiPhy_bridge.$0\shift_C[9:0] [8]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15533$2397:
      Old ports: A=8'00000000, B=8'11111111, Y={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15533$2397_Y [7:3] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15533$2397_Y [1] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0] }
      New ports: A=1'0, B=1'1, Y=\u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0]
      New connections: { $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15533$2397_Y [7:3] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15533$2397_Y [1] } = { \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_data [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399:
      Old ports: A=10'0101010100, B=10'1010101011, Y=$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399_Y [0] }
      New connections: { $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399_Y [9:3] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399_Y [1] } = { $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399_Y [0] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399_Y [0] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399_Y [0] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399_Y [0] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2400:
      Old ports: A=10'1101010100, B=10'0010101011, Y=$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2400_Y
      New ports: A=2'10, B=2'01, Y={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2400_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2400_Y [0] }
      New connections: { $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2400_Y [9:3] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2400_Y [1] } = { $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2400_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2400_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2400_Y [0] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2400_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2400_Y [0] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2400_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2400_Y [0] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2400_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$ternary$./ICESugarProMinimal.v:15533$2397:
      Old ports: A=8'00000000, B=8'11111111, Y={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$ternary$./ICESugarProMinimal.v:15533$2397_Y [7:1] \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0] }
      New ports: A=1'0, B=1'1, Y=\u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0]
      New connections: $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_G.$ternary$./ICESugarProMinimal.v:15533$2397_Y [7:1] = { \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_G.TMDS_data [0] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$ternary$./ICESugarProMinimal.v:15533$2397:
      Old ports: A=8'00000000, B=8'11111111, Y={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$ternary$./ICESugarProMinimal.v:15533$2397_Y [7:3] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$ternary$./ICESugarProMinimal.v:15533$2397_Y [1] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0] }
      New ports: A=1'0, B=1'1, Y=\u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0]
      New connections: { $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$ternary$./ICESugarProMinimal.v:15533$2397_Y [7:3] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_R.$ternary$./ICESugarProMinimal.v:15533$2397_Y [1] } = { \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0] \u_saxon.system_hdmiPhy_bridge.encode_R.TMDS_data [0] }
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4689:
      Old ports: A={ \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_aligner._zz_io_output_cmd_payload_fragment_length [5:2] 2'11 }, B={ \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_headLenghtMax [5:2] 8'11111111 \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_lastAddress [5:2] 2'11 }, Y=\u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_payload_fragment_length
      New ports: A=\u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_aligner._zz_io_output_cmd_payload_fragment_length [5:2], B={ \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_headLenghtMax [5:2] 4'1111 \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter.cmdLogic_lastAddress [5:2] }, Y=\u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_payload_fragment_length [5:2]
      New connections: \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter_io_output_cmd_payload_fragment_length [1:0] = 2'11
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\bmbAdapter_0.\inputLogic_spliter.$procmux$4694:
      Old ports: A=6'000000, B={ \u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_address [5:2] 2'00 }, Y=\u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter._zz_io_output_cmd_payload_fragment_address [5:0]
      New ports: A=4'0000, B=\u_saxon.system_sdramA0_bmb_slaveModel_arbiterGen_oneToOne_arbiter_cmd_s2mPipe_rData_fragment_address [5:2], Y=\u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter._zz_io_output_cmd_payload_fragment_address [5:2]
      New connections: \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter._zz_io_output_cmd_payload_fragment_address [1:0] = 2'00
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$procmux$4594:
      Old ports: A={ \u_saxon.system_sdramA_logic.core_2.backend_1.muxedCmd_address_row [12:11] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$2\io_phy_ADDR[12:0] [10] \u_saxon.system_sdramA_logic.core_2.backend_1.muxedCmd_address_row [9:0] }, B=\u_saxon.system_sdramA_logic.core_2.backend_1.muxedCmd_address_row, Y=$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$3\io_phy_ADDR[12:0]
      New ports: A=$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$2\io_phy_ADDR[12:0] [10], B=\u_saxon.system_sdramA_logic.core_2.backend_1.muxedCmd_address_row [10], Y=$flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$3\io_phy_ADDR[12:0] [10]
      New connections: { $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$3\io_phy_ADDR[12:0] [12:11] $flatten\u_saxon.\system_sdramA_logic.\core_2.\backend_1.$3\io_phy_ADDR[12:0] [9:0] } = { \u_saxon.system_sdramA_logic.core_2.backend_1.muxedCmd_address_row [12:11] \u_saxon.system_sdramA_logic.core_2.backend_1.muxedCmd_address_row [9:0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6873:
      Old ports: A=$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6871_Y, B=4'1011, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6873_Y
      New ports: A={ 1'0 $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6871_Y [1:0] }, B=3'111, Y={ $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6873_Y [3] $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6873_Y [1:0] }
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6873_Y [2] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7429:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10933$1506_Y [19:0] }, B={ 18'000000000000000000 \u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20:0]
      New ports: A={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10933$1506_Y [19:11] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [30:25] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:10933$1506_Y [4:1] }, B={ 18'000000000000000000 \u_saxon.system_cpu_logic_cpu._zz__zz_execute_SRC1 [2:1] }, Y=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20:1]
      New connections: $flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [0] = 1'0
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7435:
      Old ports: A=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0], B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31:20] }, Y=\u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2
      New ports: A=$flatten\u_saxon.\system_cpu_logic_cpu.$2\execute_BranchPlugin_branch_src2[31:0] [20:0], B={ \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31] \u_saxon.system_cpu_logic_cpu.decode_to_execute_INSTRUCTION [31:20] }, Y=\u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20:0]
      New connections: \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [31:21] = { \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] \u_saxon.system_cpu_logic_cpu.execute_BranchPlugin_branch_src2 [20] }
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9936$1266:
      Old ports: A=$auto$wreduce.cc:454:run$12165 [24:0], B=25'0000100000000000001110011, Y=$auto$wreduce.cc:454:run$12166 [24:0]
      New ports: A={ $auto$wreduce.cc:454:run$12165 [24:15] $auto$wreduce.cc:454:run$12165 [11:7] $auto$wreduce.cc:454:run$12165 [2] $auto$wreduce.cc:454:run$12165 [4] $auto$wreduce.cc:454:run$12165 [2] }, B=18'000010000000000110, Y={ $auto$wreduce.cc:454:run$12166 [24:15] $auto$wreduce.cc:454:run$12166 [11:6] $auto$wreduce.cc:454:run$12166 [4] $auto$wreduce.cc:454:run$12166 [2] }
      New connections: { $auto$wreduce.cc:454:run$12166 [14:12] $auto$wreduce.cc:454:run$12166 [5] $auto$wreduce.cc:454:run$12166 [3] $auto$wreduce.cc:454:run$12166 [1:0] } = 7'0001011
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2401:
      Old ports: A=$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2400_Y, B=$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399_Y, Y=\u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code
      New ports: A={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2400_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2400_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2400_Y [0] }, B={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399_Y [0] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399_Y [2] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399_Y [0] }, Y={ \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [9] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [2] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [0] }
      New connections: { \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [8:3] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [1] } = { \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [2] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [2] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [2] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [0] \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [0] }
  Optimizing cells in module \top.
    Consolidated identical input bits for $pmux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7727:
      Old ports: A={ 2'00 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12:11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 12'000001000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 7'0010011 }, B={ 5'00000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 4'0001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 5'01001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 12'000001100000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 9'000100011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0010011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:9] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 12'000011101111 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] 8'00000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 7'0010011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253_Y [28:24] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253_Y [20:12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 1'0 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253_Y [2] 2'10 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253_Y [2] 2'11 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1260_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1260_Y [5] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1260_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1260_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1260_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1260_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1260_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1257_Y [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_decompressor_decompressed_24 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 1'0 $auto$wreduce.cc:454:run$12163 [5] 5'10011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:9] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 12'000001101111 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 7'1100011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 14'11000110000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 11'00100110000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [3:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:4] 10'0000010010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 14'00000110000000 $auto$wreduce.cc:454:run$12166 [24:0] 4'0000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8:7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] 8'00010010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:9] 9'000100011 }, Y=\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_decompressed
      New ports: A={ 2'00 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12:11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 12'000001000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 5'00100 }, B={ 5'00000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 4'0001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 5'01001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 10'0000000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] 7'0001000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 5'00100 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:9] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 10'0000111011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] 8'00000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 5'00100 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253_Y [28:24] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253_Y [20] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253_Y [20:12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 1'0 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253_Y [2] 2'10 $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9915$1253_Y [2] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1260_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1260_Y [5] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1260_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1260_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1260_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1260_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1260_Y [0] $flatten\u_saxon.\system_cpu_logic_cpu.$ternary$./ICESugarProMinimal.v:9918$1257_Y [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:2] 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] \u_saxon.system_cpu_logic_cpu._zz_IBusCachedPlugin_decompressor_decompressed_24 2'01 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 1'0 $auto$wreduce.cc:454:run$12163 [5] 3'100 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [10:9] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [5:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 10'0000011011 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 5'11000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:5] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [2] 7'0000001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [9:7] 3'001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:10] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [4:3] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] 12'110000000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 3'001 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 9'001000000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [3:2] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:4] 10'0000010010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:7] 12'000000000000 $auto$wreduce.cc:454:run$12166 [24:15] 3'000 $auto$wreduce.cc:454:run$12166 [11:6] 1'1 $auto$wreduce.cc:454:run$12166 [4] 1'0 $auto$wreduce.cc:454:run$12166 [2] 4'0000 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [8:7] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [12] \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [6:2] 8'00010010 \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_raw [11:9] 7'0001000 }, Y=\u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_decompressed [31:2]
      New connections: \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decompressor_decompressed [1:0] = 2'11
  Optimizing cells in module \top.
Performed a total of 46 changes.

5.33.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~30 debug messages>
Removed a total of 10 cells.

5.33.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$opt_dff.cc:764:run$11888 ($dffe) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$6873_Y [3:2], Q = \u_saxon.system_cpu_logic_cpu.CsrPlugin_exceptionPortCtrl_exceptionContext_code [3:2], rval = 2'01).

5.33.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 1 unused cells and 12 unused wires.
<suppressed ~2 debug messages>

5.33.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

5.33.9. Rerunning OPT passes. (Maybe there is more to do..)

5.33.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~544 debug messages>

5.33.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7626:
      Old ports: A={ \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'1 }, B={ \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1] 1'0 }, Y=\u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code [1:0]
      New ports: A=1'1, B=1'0, Y=\u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code [0]
      New connections: \u_saxon.system_cpu_logic_cpu.DBusCachedPlugin_exceptionBus_payload_code [1] = \u_saxon.system_cpu_logic_cpu._zz_DBusCachedPlugin_exceptionBus_payload_code [1]
    Consolidated identical input bits for $mux cell $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2401:
      Old ports: A={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399_Y [8] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399_Y [8] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399_Y [9] }, B={ $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399_Y [9:8] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399_Y [9] }, Y=\u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [9:7]
      New ports: A=$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399_Y [8], B=$flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399_Y [9], Y=\u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [9]
      New connections: \u_saxon.system_hdmiPhy_bridge.encode_B.TMDS_code [8:7] = { $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399_Y [8] $flatten\u_saxon.\system_hdmiPhy_bridge.\encode_B.$ternary$./ICESugarProMinimal.v:15534$2399_Y [9] }
  Optimizing cells in module \top.
Performed a total of 2 changes.

5.33.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.33.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_saxon.$procdff$10665 ($dff) from module top.
Setting constant 0-bit at position 1 on $flatten\u_saxon.$procdff$10665 ($dff) from module top.
Adding EN signal on $auto$opt_dff.cc:764:run$11766 ($sdffe) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7178_Y [0], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePc_pcReg [0]).
Setting constant 0-bit at position 0 on $auto$opt_dff.cc:764:run$11316 ($dffe) from module top.
Setting constant 0-bit at position 1 on $auto$opt_dff.cc:764:run$11316 ($dffe) from module top.
Setting constant 1-bit at position 0 on $auto$opt_dff.cc:764:run$11315 ($dffe) from module top.
Setting constant 1-bit at position 1 on $auto$opt_dff.cc:764:run$11315 ($dffe) from module top.

5.33.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.33.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~1 debug messages>

5.33.16. Rerunning OPT passes. (Maybe there is more to do..)

5.33.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~545 debug messages>

5.33.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
    Consolidated identical input bits for $mux cell $flatten\u_saxon.$ternary$./ICESugarProMinimal.v:2551$357:
      Old ports: A={ \u_saxon.system_cpu_externalInterrupt_plic_target_bestRequest_id [3:2] 2'00 }, B=4'0000, Y=\u_saxon.system_cpu_externalInterrupt_plic_target_claim
      New ports: A=\u_saxon.system_cpu_externalInterrupt_plic_target_bestRequest_id [3:2], B=2'00, Y=\u_saxon.system_cpu_externalInterrupt_plic_target_claim [3:2]
      New connections: \u_saxon.system_cpu_externalInterrupt_plic_target_claim [1:0] = 2'00
  Optimizing cells in module \top.
    New ctrl vector for $pmux cell $flatten\u_saxon.$procmux$9716: { $flatten\u_saxon.$procmux$9545_CMP $flatten\u_saxon.$procmux$9536_CMP }
  Optimizing cells in module \top.
Performed a total of 2 changes.

5.33.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.33.20. Executing OPT_DFF pass (perform DFF optimizations).

5.33.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.33.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.33.23. Rerunning OPT passes. (Maybe there is more to do..)

5.33.24. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \top..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~545 debug messages>

5.33.25. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \top.
Performed a total of 0 changes.

5.33.26. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.33.27. Executing OPT_DFF pass (perform DFF optimizations).

5.33.28. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.33.29. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.

5.33.30. Finished OPT passes. (There is nothing left to do.)

5.34. Executing TECHMAP pass (map to technology primitives).

5.34.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

5.34.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_ecp5_alu'.
Successfully finished Verilog frontend.

5.34.3. Continuing TECHMAP pass.
Using template $paramod$9970e6a829a899c1fae39c88305c3c80d98a6bfd\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ba2b8c117ce4915aa78c6334bae512cf5c3ff68e\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $or.
Using template $paramod$740b056ede97228d3eae64ea2fdc81f0a33e0fe7\_90_alu for cells of type $alu.
Using extmapper maccmap for cells of type $macc.
  add 4'1100 (4 bits, unsigned)
  add bits { \u_saxon.system_hdmiPhy_bridge.encode_G.dw_7 \u_saxon.system_hdmiPhy_bridge.encode_G.dw_3 \u_saxon.system_hdmiPhy_bridge.encode_G.dw_5 \u_saxon.system_hdmiPhy_bridge.encode_G.dw_6 \u_saxon.system_hdmiPhy_bridge.encode_G.dw_2 \u_saxon.system_hdmiPhy_bridge.encode_G.dw_4 \u_saxon.system_hdmiPhy_bridge.encode_G.XNOR_1 } (7 bits)
  packed 3 (3) bits / 3 words into adder tree
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$8f780356cb6cdb52f6a744190131b65634639c4e\_80_ecp5_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using template $paramod$649fc39eef2451024566705288528c8671211199\_90_alu for cells of type $alu.
Using template $paramod$6a42b6fefed750f8a1c58eab59479d960557103c\_80_ecp5_alu for cells of type $alu.
Using template $paramod$b18e16801adf491a64caa0542270798e5d4ac6b6\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using template $paramod$d629d85c8826a74239b9178d1930215a43b0ceb0\_90_pmux for cells of type $pmux.
Using template $paramod$8742280fdebca84e1c87f2a86ed84f62d558f4cc\_90_alu for cells of type $alu.
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_90_alu for cells of type $alu.
Using template $paramod$b8c0a997bce700f23568a5ada79cc6781d1f5ca0\_90_alu for cells of type $alu.
Using template $paramod$constmap:1b6115d36d46c0296d0024e3e3623593810ba834$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Analyzing pattern of constant bits for this cell:
Creating constmapped module `$paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr'.

5.34.38. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module $paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~1092 debug messages>

5.34.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module $paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr.
<suppressed ~35 debug messages>
Removed 0 unused cells and 8 unused wires.
Using template $paramod$constmap:f062eb9b59fe112e8a37f22ba8867a126e0dc845$paramod$3b3a66a7766bf28794ddcd35314b025da1fe57c8\_90_shift_ops_shr_shl_sshl_sshr for cells of type $shl.
Using template $paramod$32e7c4d6f92ff4337599ece53082d2e88a82a9f2\_90_pmux for cells of type $pmux.
Using template $paramod$ae0147484b1ff1c0caf19799670ecd3c54c1601d\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:ee5af906ae0d3d414c6a0471604c553ef70c8e09$paramod$92adee9538f2381d8e5006822c900eb986d754e8\_90_shift_shiftx for cells of type $shiftx.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using template $paramod$103b4016182df467cceab67bcf3e18e6361ec0fd\_80_ecp5_alu for cells of type $alu.
Using template $paramod$6831557730818fb92b11a295f9eb33ff8fa62af1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$11f257a9ab79be4bf863300c162e99962e84550a\_80_ecp5_alu for cells of type $alu.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$672a140277c71df8314410f22acc08d55222c3c7\_80_ecp5_alu for cells of type $alu.
  add { 1'0 \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_LL } (33 bits, signed)
  add { \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_HL 16'0000000000000000 } (50 bits, signed)
  add { \u_saxon.system_cpu_logic_cpu.execute_to_memory_MUL_LH 16'0000000000000000 } (50 bits, signed)
  add \u_saxon.system_dma_logic.channels_0_push_m2b_address (32 bits, unsigned)
  sub \u_saxon.system_dma_logic.channels_0_bytes (26 bits, unsigned)
  add 32'11111111111111111111111111111111 (32 bits, unsigned)
Using template $paramod$653d0dc5a667330298513325d0bd1def0e6c1128\_80_ecp5_alu for cells of type $alu.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using template $paramod$c2e415ef15bc3ccd2723772353a6b450d3d76206\_90_pmux for cells of type $pmux.
Using template $paramod$6b90a16b6f3b57b9c9d958838204f952a01dc262\_90_alu for cells of type $alu.
Using template $paramod$943564b9366bbc392bf4bbc801aa0a2d7742a4e0\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:a4d8bd4c83ae7aadb9a39a6a6c198c7f62a08526$paramod$fa9ab3dca0ac473ae0e24327e78834a0d64c1ba0\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using template $paramod$a1665ef28c749ebcdbe9aecd466e644647b56463\_80_ecp5_alu for cells of type $alu.
Using template $paramod$85346e2bb785dcf893ec7ec8ecc1994519d951c8\_80_ecp5_alu for cells of type $alu.
Using template $paramod$c4905825bb8ecc38b98eb4167e8b007447af7884\_80_ecp5_alu for cells of type $alu.
Using template $paramod$3e96e356bb68fcbd4f9c12f6d97ec8513d1af8c6\_80_ecp5_alu for cells of type $alu.
  add 4'1100 (4 bits, unsigned)
  add bits { \u_saxon.system_hdmiPhy_bridge.encode_B.dw_7 \u_saxon.system_hdmiPhy_bridge.encode_B.dw_5 \u_saxon.system_hdmiPhy_bridge.encode_B.dw_6 \u_saxon.system_hdmiPhy_bridge.encode_B.dw_3 \u_saxon.system_hdmiPhy_bridge.encode_B.dw_4 \u_saxon.system_hdmiPhy_bridge.encode_B.XNOR_1 } (6 bits)
  packed 2 (2) bits / 2 words into adder tree
Using template $paramod$ebf89ea36a793f0f77858f212141d47c833068ad\_80_ecp5_alu for cells of type $alu.
Using template $paramod$7e708ae28ab761f11d0fb59d3ffc72f6a4baf5d9\_90_alu for cells of type $alu.
Using template $paramod$fc972a7a46956c1788f3cb5257b53c8f1df2d0cc\_90_alu for cells of type $alu.
  add bits { \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [15] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [13] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [14] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [12] } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$cc80a4e89b0341cb117f5d28b0e7244620640141\_80_ecp5_alu for cells of type $alu.
Using template $paramod$449d9706990b7b58439b70d60de11a927e2d1234\_90_pmux for cells of type $pmux.
Using template $paramod$c96def1cdcef2eee3c62e5dfb7ba2dd09c9f74dd\_90_pmux for cells of type $pmux.
Using template $paramod$754650b284649a026620fc6856e5b6886cbfe794\_80_ecp5_alu for cells of type $alu.
Using template $paramod$dc04b7d98e503a7bab16fce2df70e6e2c5ca34d6\_80_ecp5_alu for cells of type $alu.
  add bits { \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [4] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [2] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [3] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [1] } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$97b4ede9ac0b1e299c90f9b8e8f5b82f01419d4d\_90_pmux for cells of type $pmux.
Using template $paramod$8fabc56b80a569262acfc42757a02ca0b8e91278\_90_pmux for cells of type $pmux.
Using template $paramod$521ce43182eecb9f60c72393a788160d2c356bf5\_90_pmux for cells of type $pmux.
Using template $paramod$ed0bb9616228df1e6c226f91f8133e751815f1b1\_90_pmux for cells of type $pmux.
  sub \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_spliter._zz_cmdLogic_beatsInSplit_1 (4 bits, unsigned)
  add 5'01111 (5 bits, unsigned)
  add bits { \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [10] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [8] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [9] \u_saxon.system_vga_logic._zz_vga_resized_payload_fragment_1 [7] } (4 bits)
  packed 1 (1) bits / 1 words into adder tree
  add \u_saxon.system_dma_logic.channels_0_fifo_push_available (8 bits, unsigned)
  sub { 3'000 $flatten\u_saxon.\system_dma_logic.$ternary$./ICESugarProMinimal.v:13041$1999_Y [4:0] } (8 bits, unsigned)
  add bits \u_saxon.system_dma_logic.channels_0_fifo_pop_ptrIncr_value_regNext [0] (1 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$1d1e68f77481583066c6d429218f48ea9d5739b3\_90_alu for cells of type $alu.
  add \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter.rspPendingCounter (6 bits, unsigned)
  sub \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter._zz_rspPendingCounter_4 (1 bits, unsigned)
  add \u_saxon.system_sdramA_logic.bmbAdapter_0.inputLogic_converter._zz_rspPendingCounter_2 (5 bits, unsigned)
  packed 1 (1) bits / 1 words into adder tree
  add \u_saxon.system_bmbPeripheral_bmb_decoder.logic_rspPendingCounter (4 bits, unsigned)
  sub \u_saxon.system_bmbPeripheral_bmb_decoder._zz_logic_rspPendingCounter_4 (1 bits, unsigned)
  add bits \u_saxon.system_bmbPeripheral_bmb_decoder._zz_logic_rspPendingCounter_2 (1 bits)
  packed 1 (1) bits / 1 words into adder tree
  add \u_saxon.system_cpu_logic_cpu._zz_execute_SrcPlugin_addSub_2 (32 bits, signed)
  add { 1'0 \u_saxon.system_cpu_logic_cpu.decode_to_execute_SRC_USE_SUB_LESS } (2 bits, signed)
  add \u_saxon.system_cpu_logic_cpu._zz_execute_SrcPlugin_addSub_3 (32 bits, signed)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$73c1c7322faaaa595331a8d8d336d7d573593385\_90_pmux for cells of type $pmux.
Using template $paramod$54d740639e1393b22262823179ff783ea9f17a35\_90_pmux for cells of type $pmux.
Using template $paramod$constmap:87f69c0bea22f84de4bcd0314b57cb19e61b5eb7$paramod$455891ae50d34e43581a517459d55825f76fa58e\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshr.
Using template $paramod$44a13d10af618e7fbe7b9aad2f6151ffcee1e2fa\_80_ecp5_alu for cells of type $alu.
  add \u_saxon.system_dBus32_bmb_decoder.logic_rspPendingCounter (7 bits, unsigned)
  sub \u_saxon.system_dBus32_bmb_decoder._zz_logic_rspPendingCounter_4 (1 bits, unsigned)
  add bits \u_saxon.system_dBus32_bmb_decoder._zz_logic_rspPendingCounter_2 (1 bits)
  packed 1 (1) bits / 1 words into adder tree
Using template $paramod$d901baf1fb63991ac0a40d2e3f4807d372bb57a2\_80_ecp5_alu for cells of type $alu.
Using template $paramod$ce0ec84be7047712840b0952f343ee9e63ef75d1\_80_ecp5_alu for cells of type $alu.
Using template $paramod$9e063c849228667263119758c3ef2ce4bde04054\_80_ecp5_alu for cells of type $alu.
Using template $paramod$32efbfac1c4dc57230cf86180788fdfd12e3b511\_80_ecp5_alu for cells of type $alu.
Using template $paramod$fbc7873bff55778c0b3173955b7e4bce1d9d6834\_80_ecp5_alu for cells of type $alu.
Using template $paramod$d31bf4d7d72e59528d18fbd4f322e9d608532043\_90_pmux for cells of type $pmux.
Using template $paramod$cc1e387d9d5ac1d3f6e6bed180038d9c0ac48d0c\_90_pmux for cells of type $pmux.
Using template $paramod$85df5dc01c7df96a7d8e5f1fdf76ce9ac452af63\_90_pmux for cells of type $pmux.
Using template $paramod$2c9cf2c64cd7429cee64d0ba551f5c100f3d4e25\_90_pmux for cells of type $pmux.
Using template $paramod$645fe0cc96ae5edb83bff90cc2c78f4a20ca3e3c\_90_pmux for cells of type $pmux.
Using template $paramod$c3cd1564c35d873179656addd6052d7ea8b6d991\_80_ecp5_alu for cells of type $alu.
Using template $paramod$constmap:6e3026a439ed4a6e7983ca0e910890cc59b2f7b2$paramod$f244f79b7bd028e965812e6cbb9720dcefdc7dda\_90_shift_ops_shr_shl_sshl_sshr for cells of type $sshl.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$c4ef20b21801b37ea2d65c32a05dfe56e84a870d\_80_ecp5_alu for cells of type $alu.
Using template $paramod$783e5d8814c840c89788956ff1a22e04e8335854\_80_ecp5_alu for cells of type $alu.
Using template $paramod$039520c137afc9cd69dd56c3fb11a4e1fbe5f664\_80_ecp5_alu for cells of type $alu.
  add \u_saxon.system_sdramA_logic.core_2.tasker_1.writeTockens_0_counter (6 bits, unsigned)
  sub \u_saxon.system_sdramA_logic.core_2.tasker_1.when_Tasker_l38_1 (1 bits, unsigned)
  add bits \u_saxon.system_sdramA_logic.bmbAdapter_0._zz_io_output_writeDataTocken (1 bits)
  packed 1 (1) bits / 1 words into adder tree
  add \u_saxon.system_dma_logic.m2b_cmd_s1_bytesLeft (26 bits, unsigned)
  sub \u_saxon.system_dma_logic.m2b_cmd_s1_length (6 bits, unsigned)
  add 26'11111111111111111111111111 (26 bits, unsigned)
  add \u_saxon.system_dma_logic.channels_0_push_m2b_memPending (4 bits, unsigned)
  sub \u_saxon.system_dma_logic._zz_channels_0_push_m2b_memPending_4 (1 bits, unsigned)
  add bits \u_saxon.system_dma_logic._zz_channels_0_push_m2b_memPending_2 (1 bits)
  packed 1 (1) bits / 1 words into adder tree
  add 4'1100 (4 bits, unsigned)
  add bits { \u_saxon.system_hdmiPhy_bridge.encode_R.dw_7 \u_saxon.system_hdmiPhy_bridge.encode_R.dw_5 \u_saxon.system_hdmiPhy_bridge.encode_R.dw_6 \u_saxon.system_hdmiPhy_bridge.encode_R.dw_3 \u_saxon.system_hdmiPhy_bridge.encode_R.dw_4 \u_saxon.system_hdmiPhy_bridge.encode_R.XNOR_1 } (6 bits)
  packed 2 (2) bits / 2 words into adder tree
Using template $paramod$77db613179eb70c5e4e5c5aca72d602a7c6017b6\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $tribuf.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000100 for cells of type $fa.
Using template $paramod$7af98a8d3d01ff58dee4212ab52569c379e064a1\_80_ecp5_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000110 for cells of type $fa.
Using template $paramod$00298f3f8094950cb9a5ff2fda48d0d8bde8806c\_80_ecp5_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000001 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000111 for cells of type $fa.
Using template $paramod$dbcdc7e8aa1a4080cea2deda6fdc8772064f4d90\_80_ecp5_alu for cells of type $alu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001000 for cells of type $fa.
Using template $paramod$a1bc51c02ce12ac21eb18988e83292af48ed7d72\_80_ecp5_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000000001 for cells of type $fa.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000110100 for cells of type $fa.
Using template $paramod$cc23faa4302ed2a717f4fd0b175ca8ec4dc7bbd3\_80_ecp5_alu for cells of type $alu.
No more expansions possible.
<suppressed ~9679 debug messages>

5.35. Executing OPT pass (performing simple optimizations).

5.35.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~8026 debug messages>

5.35.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~5496 debug messages>
Removed a total of 1832 cells.

5.35.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22022 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_cmd_s2mPipe_rData_fragment_context [10], Q = \u_saxon.system_dBus32_bmb_unburstify_1.buffer_context [10]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22203 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_source [0], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [2]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22204 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_source [1], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [3]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22205 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [0], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [4]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22206 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [1], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [5]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22207 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [2], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [6]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22208 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [3], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [7]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22209 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [4], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [8]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22210 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [5], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [9]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22211 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [6], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [10]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22212 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [7], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [11]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22213 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [8], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [12]).
Adding EN signal on $auto$simplemap.cc:420:simplemap_dff$22214 ($_DFF_P_) from module top (D = \u_saxon.system_dBus32_bmb_unburstify_1.cmdContext_context [9], Q = \u_saxon.system_ramA_logic.io_bus_cmd_payload_fragment_context_regNextWhen [13]).

5.35.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 2663 unused cells and 9960 unused wires.
<suppressed ~2682 debug messages>

5.35.5. Rerunning OPT passes. (Removed registers in this run.)

5.35.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~17 debug messages>

5.35.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
<suppressed ~18 debug messages>
Removed a total of 6 cells.

5.35.8. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $auto$simplemap.cc:559:simplemap_adffe_sdffe_sdffce$15606 ($_SDFFE_PP0P_) from module top (D = $flatten\u_saxon.\system_cpu_logic_cpu.$procmux$7178_Y [0], Q = \u_saxon.system_cpu_logic_cpu.IBusCachedPlugin_decodePc_pcReg [0]).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33929 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$9748.B_AND_S [4], Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33928 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$9748.Y_B [3], Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33927 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$9748.Y_B [2], Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33926 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$9748.Y_B [1], Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33925 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$9748.Y_B [0], Q = \u_saxon.system_cpu_logic_cpu_dBus_Bridge_bus_cmd_rData_fragment_length [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33591 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.B_AND_S [159], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [31], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33590 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.B_AND_S [158], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [30], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33589 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.B_AND_S [157], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [29], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33588 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.Y_B [28], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [28], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33587 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.Y_B [27], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [27], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33586 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.Y_B [26], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [26], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33585 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.Y_B [25], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [25], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33584 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.Y_B [24], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [24], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33583 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.B_AND_S [151], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [23], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33582 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.B_AND_S [150], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [22], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33581 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.B_AND_S [149], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [21], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33580 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.Y_B [20], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [20], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33579 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.Y_B [19], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [19], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33578 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.Y_B [18], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [18], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33577 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.Y_B [17], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [17], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33576 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.Y_B [16], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33575 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.Y_B [15], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [15], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33574 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.B_AND_S [142], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [14], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33573 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.B_AND_S [141], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [13], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33572 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.Y_B [12], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33571 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.B_AND_S [139], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [11], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33570 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.B_AND_S [138], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [10], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33569 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.Y_B [9], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33568 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.Y_B [8], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33567 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.Y_B [7], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33566 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.Y_B [6], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33565 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.Y_B [5], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33564 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.Y_B [4], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33563 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.Y_B [3], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33562 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.Y_B [2], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33561 ($_DFFE_PN_) from module top (D = $flatten\u_saxon.\system_bmbPeripheral_bmb_decoder.$procmux$8620.Y_B [1], Q = \u_saxon._zz_system_bmbPeripheral_bmb_rsp_payload_fragment_data [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33246 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$9711.Y_B, Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_data [12], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33245 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$9716.Y_B [1], Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_data [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$33244 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.$procmux$9716.Y_B [0], Q = \u_saxon._zz_system_plic_logic_bmb_rsp_payload_fragment_data [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$32927 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_dma_logic.$procmux$6587.Y_B, Q = \u_saxon.system_dma_logic._zz_io_ctrl_rsp_payload_fragment_data [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$18114 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9013.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [7], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$18113 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9048.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [6], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$18112 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9018.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [5], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$18111 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9023.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [4], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$18110 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9028.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$18109 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9033.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$18108 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9038.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$18107 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_gpioA_logic.$procmux$9043.Y_B, Q = \u_saxon.system_gpioA_logic._zz_io_bus_rsp_payload_fragment_data [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17313 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9200.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [16], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17312 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9221.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [9], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17311 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9204.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [8], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17310 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9212.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [1], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:442:simplemap_dffe$17309 ($_DFFE_PP_) from module top (D = $flatten\u_saxon.\system_uartA_logic.$procmux$9225.Y_B, Q = \u_saxon.system_uartA_logic._zz_io_bus_rsp_payload_fragment_data [0], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$23392 ($_DFF_P_) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$8220.Y_B [3], Q = \u_saxon.jtagBridge_1.jtag_tap_fsm_state [3], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$23391 ($_DFF_P_) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$8220.Y_B [2], Q = \u_saxon.jtagBridge_1.jtag_tap_fsm_state [2], rval = 1'0).
Adding SRST signal on $auto$simplemap.cc:420:simplemap_dff$23390 ($_DFF_P_) from module top (D = $flatten\u_saxon.\jtagBridge_1.$procmux$8220.Y_B [1], Q = \u_saxon.jtagBridge_1.jtag_tap_fsm_state [1], rval = 1'0).

5.35.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 57 unused cells and 18 unused wires.
<suppressed ~60 debug messages>

5.35.10. Rerunning OPT passes. (Removed registers in this run.)

5.35.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~2 debug messages>

5.35.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\top'.
Removed a total of 0 cells.

5.35.13. Executing OPT_DFF pass (perform DFF optimizations).

5.35.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

5.35.15. Finished fast OPT passes.

5.36. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..

5.37. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

5.38. Executing TECHMAP pass (map to technology primitives).

5.38.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Successfully finished Verilog frontend.

5.38.2. Continuing TECHMAP pass.
Using template \$_SDFFE_PP0N_ for cells of type $_SDFFE_PP0N_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'1 for cells of type $_DFF_P_.
Using template \$_DFF_PP1_ for cells of type $_DFF_PP1_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_P_.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template $paramod\$_DFFE_PN_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PN_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFFE_PP_.
Using template \$_SDFFE_PP1N_ for cells of type $_SDFFE_PP1N_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template $paramod\$_DFF_P_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFF_P_.
Using template $paramod\$_DFFE_PP_\_TECHMAP_WIREINIT_Q_=1'0 for cells of type $_DFFE_PP_.
Using template $paramod\$_DFF_N_\_TECHMAP_WIREINIT_Q_=1'x for cells of type $_DFF_N_.
No more expansions possible.
<suppressed ~4335 debug messages>

5.39. Executing OPT_EXPR pass (perform const folding).
Optimizing module top.
<suppressed ~257 debug messages>

5.40. Executing SIMPLEMAP pass (map simple cells to gate primitives).

5.41. Executing ECP5_GSR pass (implement FF init values).
Handling GSR in top.

5.42. Executing ATTRMVCP pass (move or copy attributes).

5.43. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \top..
Removed 0 unused cells and 20463 unused wires.
<suppressed ~1 debug messages>

5.44. Executing TECHMAP pass (map to technology primitives).

5.44.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/latches_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/latches_map.v' to AST representation.
Generating RTLIL representation for module `\$_DLATCH_N_'.
Generating RTLIL representation for module `\$_DLATCH_P_'.
Successfully finished Verilog frontend.

5.44.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

5.45. Executing ABC pass (technology mapping using ABC).

5.45.1. Extracting gate netlist of module `\top' to `<abc-temp-dir>/input.blif'..
Extracted 11515 gates and 15568 wires to a netlist network with 4051 inputs and 2697 outputs.

5.45.1.1. Executing ABC.
Running ABC command: <yosys-exe-dir>/yosys-abc -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_blif <abc-temp-dir>/input.blif 
ABC: + read_lut <abc-temp-dir>/lutdefs.txt 
ABC: + strash 
ABC: + ifraig 
ABC: + scorr 
ABC: Warning: The network is combinational (run "fraig" or "fraig_sweep").
ABC: + dc2 
ABC: + dretime 
ABC: + strash 
ABC: + dch -f 
ABC: + if 
ABC: + mfs2 
ABC: + dress 
ABC: Total number of equiv classes                =    3510.
ABC: Participating nodes from both networks       =    7935.
ABC: Participating nodes from the first network   =    3714. (  76.53 % of nodes)
ABC: Participating nodes from the second network  =    4221. (  86.98 % of nodes)
ABC: Node pairs (any polarity)                    =    3714. (  76.53 % of names can be moved)
ABC: Node pairs (same polarity)                   =    3123. (  64.35 % of names can be moved)
ABC: Total runtime =     0.31 sec
ABC: + write_blif <abc-temp-dir>/output.blif 

5.45.1.2. Re-integrating ABC results.
ABC RESULTS:              $lut cells:     4852
ABC RESULTS:        internal signals:     8820
ABC RESULTS:           input signals:     4051
ABC RESULTS:          output signals:     2697
Removing temp directory.
Removed 0 unused cells and 9875 unused wires.

5.46. Executing TECHMAP pass (map to technology primitives).

5.46.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/ecp5/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/ecp5/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0N_'.
Generating RTLIL representation for module `\$_SDFFE_NP1N_'.
Generating RTLIL representation for module `\$_SDFFE_PP0N_'.
Generating RTLIL representation for module `\$_SDFFE_PP1N_'.
Generating RTLIL representation for module `\FD1P3AX'.
Generating RTLIL representation for module `\FD1P3AY'.
Generating RTLIL representation for module `\FD1P3BX'.
Generating RTLIL representation for module `\FD1P3DX'.
Generating RTLIL representation for module `\FD1P3IX'.
Generating RTLIL representation for module `\FD1P3JX'.
Generating RTLIL representation for module `\FD1S3AX'.
Generating RTLIL representation for module `\FD1S3AY'.
Generating RTLIL representation for module `\FD1S3BX'.
Generating RTLIL representation for module `\FD1S3DX'.
Generating RTLIL representation for module `\FD1S3IX'.
Generating RTLIL representation for module `\FD1S3JX'.
Generating RTLIL representation for module `\IFS1P3BX'.
Generating RTLIL representation for module `\IFS1P3DX'.
Generating RTLIL representation for module `\IFS1P3IX'.
Generating RTLIL representation for module `\IFS1P3JX'.
Generating RTLIL representation for module `\OFS1P3BX'.
Generating RTLIL representation for module `\OFS1P3DX'.
Generating RTLIL representation for module `\OFS1P3IX'.
Generating RTLIL representation for module `\OFS1P3JX'.
Generating RTLIL representation for module `\IB'.
Generating RTLIL representation for module `\IBPU'.
Generating RTLIL representation for module `\IBPD'.
Generating RTLIL representation for module `\OB'.
Generating RTLIL representation for module `\OBZ'.
Generating RTLIL representation for module `\OBZPU'.
Generating RTLIL representation for module `\OBZPD'.
Generating RTLIL representation for module `\OBCO'.
Generating RTLIL representation for module `\BB'.
Generating RTLIL representation for module `\BBPU'.
Generating RTLIL representation for module `\BBPD'.
Generating RTLIL representation for module `\ILVDS'.
Generating RTLIL representation for module `\OLVDS'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

5.46.2. Continuing TECHMAP pass.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$c7d224180c69c0d5fbef7598cd9ab1e40bba59d7\$lut for cells of type $lut.
Using template $paramod$4cf5305612d86489c1a6171729557670bf08582e\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$3c112951430b895d1cd4f9b2d3bc8eafec4b6a3f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110000 for cells of type $lut.
Using template $paramod$b27efe94af524608e2c158786bdf6c13e4c8b578\$lut for cells of type $lut.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$ecc6a65b93b0f202abee5fe231bbde1c0907d35a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod$bb66bd4ba92ff553cad1c17f1a2617dec1385872\$lut for cells of type $lut.
Using template $paramod$58610a51b37b294ddfd8894f574666e8fc086879\$lut for cells of type $lut.
Using template $paramod$7d936e40e93aceb5fdd91fc65a18b28f25b3f119\$lut for cells of type $lut.
Using template $paramod$6a34cd5b50e324824168b4186d0b04ba5e83b039\$lut for cells of type $lut.
Using template $paramod$2a5449cfb4ae460fac322f727ded2c4186b4af82\$lut for cells of type $lut.
Using template $paramod$ebeb813097a0d73fcf652b0b87b686dea65f8424\$lut for cells of type $lut.
Using template $paramod$c362ad8dedc7d166ed978091aca319ab1e81a2d4\$lut for cells of type $lut.
Using template $paramod$c1a19a87ccbbb03d43a72335db63f692ddf82cc1\$lut for cells of type $lut.
Using template $paramod$34a0502808655ba64e3be46504865be53bb60fd8\$lut for cells of type $lut.
Using template $paramod$e5e9da8fed769f971686eed8c5eea50e61f73aaa\$lut for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$2bc4db8bd4fb8d056f72dd182e27de9a154d9eee\$lut for cells of type $lut.
Using template $paramod$1a64f21ea15b05b7fc930804a66f6689ebbd6394\$lut for cells of type $lut.
Using template $paramod$1f575543d734f2d93dfcc8f91b30fb001334bb95\$lut for cells of type $lut.
Using template $paramod$97f49e57260d2b61249e1ad7aba51fb046188a44\$lut for cells of type $lut.
Using template $paramod$a4e7c5ace77b55b4122469c942f997174c4d6cef\$lut for cells of type $lut.
Using template $paramod$e4adb5a40bce606100fc00f292ff9d4f2f55953f\$lut for cells of type $lut.
Using template $paramod$af763bca85949884aefa417266a961f9c91132de\$lut for cells of type $lut.
Using template $paramod$896ed47860542f5b317e8ecb6db17e90c36ffa18\$lut for cells of type $lut.
Using template $paramod$0f52647588235a7349ddd3f3432c9ac1e33ad9e1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1011 for cells of type $lut.
Using template $paramod$4da2782c2e024b3eded45331a6607870b9d0254f\$lut for cells of type $lut.
Using template $paramod$6b0849254d6c87461fb93e37cc18f089f61eb912\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010000 for cells of type $lut.
Using template $paramod$a3cdc1eb771a2c6a16f64da161e11100ac409d2b\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001101 for cells of type $lut.
Using template $paramod$12e9049d8709286a770fe60b59ec4d94c39ce3c9\$lut for cells of type $lut.
Using template $paramod$eba7de026ff587370e320127e266317dae097a89\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$11ec7271d8e6e5aeaace08c13e4c601f10e31038\$lut for cells of type $lut.
Using template $paramod$228785ff12cf8dc5fe50418928a485d3b7c70aa9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101111 for cells of type $lut.
Using template $paramod$43779580bfffd5d5a9f321249a174febf1dac288\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod$df196ed0a1da5c4a58c5e08a1dac304fd3fccaab\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000111 for cells of type $lut.
Using template $paramod$2d07c1a6c53c7b878509360922c4fa5ebedc3011\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$cd6c4b4da6d8737b72fd2dc8f5d83d8967445809\$lut for cells of type $lut.
Using template $paramod$6d6beead1425af15cf78b27fd9b11b41b5d4bce8\$lut for cells of type $lut.
Using template $paramod$9ee585166c67bc1505b9d20f02a653cce534a188\$lut for cells of type $lut.
Using template $paramod$6e238df02989b317f10820a22773676e71120644\$lut for cells of type $lut.
Using template $paramod$cde3aa23c1efa60a470cf0f0281347d6ba585afa\$lut for cells of type $lut.
Using template $paramod$5e2a69224821090237a6f680895e4021aa1b2422\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100000 for cells of type $lut.
Using template $paramod$179512a187da069f3b79ef6612a41e494e7d54b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod$a50be0e6fa3a01511bb234559cb74fb8bd3e2061\$lut for cells of type $lut.
Using template $paramod$57cf7fbf84518d9e7604ec42b59ba9511e1f3caf\$lut for cells of type $lut.
Using template $paramod$ef26adabe6060e01077b576cfe34e95e55a26aef\$lut for cells of type $lut.
Using template $paramod$566a46575550035e7ce804cd3e6c5e24580e3182\$lut for cells of type $lut.
Using template $paramod$252063607e987b8590753d1d28565f9eb350440c\$lut for cells of type $lut.
Using template $paramod$77970d38e1d966d0c74631f307544f2efca4cbe7\$lut for cells of type $lut.
Using template $paramod$658b9ed803f0d3d335616d3858b53e0a2522f1e8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod$2382b0dd4cb27fd4312681c40a6dd179c2a7a26a\$lut for cells of type $lut.
Using template $paramod$d7ec878ecfa8f5f7604d3e91692b5d4c2ee758ad\$lut for cells of type $lut.
Using template $paramod$7bb6a37e65823eeb4b38c370fec30ab082759a14\$lut for cells of type $lut.
Using template $paramod$3be4cecf867c12464dacb7571f6d3a45bf51d369\$lut for cells of type $lut.
Using template $paramod$8adf7fbd410d2cc654c288d5be5f7508ee8809b0\$lut for cells of type $lut.
Using template $paramod$9bdc414229f06e785dc8fd97a243faa9336e164a\$lut for cells of type $lut.
Using template $paramod$86eac6f54c78ca7f86a43ccde201233f9f7abd0a\$lut for cells of type $lut.
Using template $paramod$272652f6c6fbe9a75eff76e45cc7e2788835518b\$lut for cells of type $lut.
Using template $paramod$b4d0f4738a5ce50c7f36c2aa2ecc09cfb874f2b6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod$f9b715fbf1040e81e900b2461c2390d17ed5e988\$lut for cells of type $lut.
Using template $paramod$608f40069c27841a5b3bdf03643a34bdc8974072\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10001111 for cells of type $lut.
Using template $paramod$90edf8d4fe439b92725b09f66e94b5afc9f35376\$lut for cells of type $lut.
Using template $paramod$8d5273be6d4e381fb086b65222b8fc0ea5ac2206\$lut for cells of type $lut.
Using template $paramod$d52cb446bc89fafcaa49f2b908e540f513a4d760\$lut for cells of type $lut.
Using template $paramod$4da6fe9957da309dc16b8f31a6b80b19c05c808d\$lut for cells of type $lut.
Using template $paramod$ba05b8a1a425003df083aea0e69541f5cbdc68f2\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod$1a73a09a6e092620145558f2f06f2243b658a28f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11010000 for cells of type $lut.
Using template $paramod$b4f85a6321a00b090afc4e21d68e7b99eb94d149\$lut for cells of type $lut.
Using template $paramod$fedcddf7a4357754b8c2c1b3c873f3560b924a39\$lut for cells of type $lut.
Using template $paramod$d7bb8625dc6a74d1c6ba2766e65c6788b30aa6ea\$lut for cells of type $lut.
Using template $paramod$94ac66a11090dca84889e55fcf03297912a5b7ec\$lut for cells of type $lut.
Using template $paramod$b93d1ea7a612a32c185108f67a153d44ffb9aac2\$lut for cells of type $lut.
Using template $paramod$e9c77024ca501b890c641f9c0b10e27242db8730\$lut for cells of type $lut.
Using template $paramod$b431bfd938e35871dd0b7668e1503c7e8b9d491c\$lut for cells of type $lut.
Using template $paramod$4b2297966ddb718657b80566604f97685ffc0120\$lut for cells of type $lut.
Using template $paramod$e2e4d79bec18c28fa313e8bd8f4df6f8a38115b2\$lut for cells of type $lut.
Using template $paramod$a4df2b5be2b644499880e088a11556935f22b401\$lut for cells of type $lut.
Using template $paramod$e5759512db67494ff77fbdfc66dff4006376568f\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0110 for cells of type $lut.
Using template $paramod$d54325d28e19bbe6b2070d340cb74d748945f149\$lut for cells of type $lut.
Using template $paramod$b199edd657aa65d5d9f0850ff298fe41246c8708\$lut for cells of type $lut.
Using template $paramod$c24ed72ebb67e9ead6029e42e909ef7fc0abbb11\$lut for cells of type $lut.
Using template $paramod$a3b9cc53a5202708a99b8529a612cbd75f3ff116\$lut for cells of type $lut.
Using template $paramod$70ebb6cf5bc7d63c5c1a98ccefefa2af79e8f2a9\$lut for cells of type $lut.
Using template $paramod$2b6003d6a81716f7836d4db345df7b512e051df4\$lut for cells of type $lut.
Using template $paramod$f8841aaedaa1d40a5d4400eaa8d65bccac0b5c8a\$lut for cells of type $lut.
Using template $paramod$cf652acbfbf67d2248e3045cd0f09c58ca55886c\$lut for cells of type $lut.
Using template $paramod$f3e1547c4b47e64c590e75cf09078b2507c8cc75\$lut for cells of type $lut.
Using template $paramod$cb7a23b14aea5b547cc6f8beac6203ea7e94fdcd\$lut for cells of type $lut.
Using template $paramod$e1a0fcfa4a8ec9f8166972771568bea92b717b1e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111111 for cells of type $lut.
Using template $paramod$b4f15f202f50520dbc381cd0880ac94f830f05a8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111110 for cells of type $lut.
Using template $paramod$33c1b38a495cb5b629be9643a1b749c5a8d8a8da\$lut for cells of type $lut.
Using template $paramod$6d23198eb2b8f79a41c7626605a61009695893b1\$lut for cells of type $lut.
Using template $paramod$5a621b016c894274d07edef48c49b401a15fd796\$lut for cells of type $lut.
Using template $paramod$d35161d1d7976dcc02e7c7d51172431be85143b4\$lut for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$251994398653c4cf8de320f1e306e535d5d2d624\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod$c5b694ec89d7629b942ccf6a9be1d39e24f8edec\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$ee4b98bad07bc0ced6d708127af2144fc9ba3e00\$lut for cells of type $lut.
Using template $paramod$a15fd389a2f54cb7b94707b25934d226e68d9e2e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001011 for cells of type $lut.
Using template $paramod$d67618f84cf1d9555a49b1398156ae85f59f8897\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod$611a71d1e1f1ceb626a480cd6a162d2f2a741a3d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110000 for cells of type $lut.
Using template $paramod$575b200168b9e109c2ed99df4359056f2c6696ac\$lut for cells of type $lut.
Using template $paramod$2e7a95e82db1d690ae9ba5d10f68b175fa2cb467\$lut for cells of type $lut.
Using template $paramod$eba727a1ddd73399ca4fdf58c3e34a9f6c825c8f\$lut for cells of type $lut.
Using template $paramod$8c24dc0cdd336b7fb88bbf7eed45cec5cbae862b\$lut for cells of type $lut.
Using template $paramod$c9355c14671e8569b2b55b2828d4fd95591ab987\$lut for cells of type $lut.
Using template $paramod$b31cd0e69b6f4e3a36b96408b8aaf6629fc3d5d8\$lut for cells of type $lut.
Using template $paramod$126c776b0f5e5eef0fff11eb6abcf95b4d1189d2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01011100 for cells of type $lut.
Using template $paramod$6a0faddbb1877e236e8eb8130711942937277f4e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$1076d5b96410dc32bbe68df15017559464728316\$lut for cells of type $lut.
Using template $paramod$096f8f0a00831e8fcf9de4968c0c1d657d68ca97\$lut for cells of type $lut.
Using template $paramod$bba54c1ef87367812b4c15f4aed5ac70773df775\$lut for cells of type $lut.
Using template $paramod$1bf62ab10e48d71d6497bccacf5c70420c470fe9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$c7da182350c463dac9341b9202c767a484f2d529\$lut for cells of type $lut.
Using template $paramod$20798777255c214e32de3304ce8faa1fdfa2f474\$lut for cells of type $lut.
Using template $paramod$9c6e6a10ea00e5b0682f6243b802d7839a398197\$lut for cells of type $lut.
Using template $paramod$317b987b6af329326761f54eae3e803db98b1ee8\$lut for cells of type $lut.
Using template $paramod$dddfdc2633093a03e6470d46e677d9447254dca8\$lut for cells of type $lut.
Using template $paramod$c4c148354f86d2131dbfed31e2e01cbbb5aefda7\$lut for cells of type $lut.
Using template $paramod$88ce9346979e3d6a7f710b2c59abd0bda0ba7d2f\$lut for cells of type $lut.
Using template $paramod$72abd58445d531dd956bd24da3e3a36cfe80582f\$lut for cells of type $lut.
Using template $paramod$a670b08a47dd8a34f954c50cd06e9996d77e8467\$lut for cells of type $lut.
Using template $paramod$71d951b20e73043168c1656217d126e617052faa\$lut for cells of type $lut.
Using template $paramod$9cf044275e70b6dc34d2f815a6f8ffc23f9694a0\$lut for cells of type $lut.
Using template $paramod$77158ba3bc55fda618d3c8ed87a13cd538f26719\$lut for cells of type $lut.
Using template $paramod$332a399730bfc61adea04021a76b1c4e4030f37d\$lut for cells of type $lut.
Using template $paramod$a632753ea99c92131f1aaabd68aee4b4ba89a163\$lut for cells of type $lut.
Using template $paramod$71720b35071d939f7b8d525cc03ca4481b9216ca\$lut for cells of type $lut.
Using template $paramod$cc08dba3aac8677e797984bdf18a09dd37547dd3\$lut for cells of type $lut.
Using template $paramod$703a13a751e631ef123f38f7d2125aeabec0f94c\$lut for cells of type $lut.
Using template $paramod$2d8ecce5c907513cebcd38ab5efe0fc26fc03464\$lut for cells of type $lut.
Using template $paramod$0a94662b0161fc067fc2a1123fd5ac94da2ec1db\$lut for cells of type $lut.
Using template $paramod$b4d59a169df3392cc49f75ff3f36786eb368b5e7\$lut for cells of type $lut.
Using template $paramod$904f1dc9798e81709aad21bfe77160d17b1ac9e4\$lut for cells of type $lut.
Using template $paramod$c93083768903e88c37e0c9b82fead370b0886961\$lut for cells of type $lut.
Using template $paramod$403a6912a4dc0e6a01c1b3a299f2d45a1d7fc01f\$lut for cells of type $lut.
Using template $paramod$8416b0e04f4a00cddd7b4f001da8b3538f88bc4a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$3bd94d7f3b9897473a5e3c7e4426a78fc95829f2\$lut for cells of type $lut.
Using template $paramod$11043cb9ffd2672c602e6a48f01a182c504f8cf3\$lut for cells of type $lut.
Using template $paramod$f937daccc17291d2aa6011fab6a99ceaa05cec61\$lut for cells of type $lut.
Using template $paramod$237545042422ac0c15186ab73294dcf25b24a1ce\$lut for cells of type $lut.
Using template $paramod$a7dad16c080c08c1647c7e1b9706a59a123d8bcd\$lut for cells of type $lut.
Using template $paramod$b00f453fcf70c4c06b1a678153367d3ddd6cb7fd\$lut for cells of type $lut.
Using template $paramod$ab8bb87959c5d7cfa27886cee1355b38e054a61a\$lut for cells of type $lut.
Using template $paramod$45d617c2ce0041e27b541f62b0fc3c3ce441a616\$lut for cells of type $lut.
Using template $paramod$e0bde73e598487237493c8a43ca52c95a3727354\$lut for cells of type $lut.
Using template $paramod$7568f250845f5e48a2bf43bb4313f99f56645f84\$lut for cells of type $lut.
Using template $paramod$a9a0d3da8e2570975000fd954dff796c3807df01\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11000101 for cells of type $lut.
Using template $paramod$94bf9c2ab682034a5b70d57298190f80dc34b314\$lut for cells of type $lut.
Using template $paramod$359d35684dfe48dbcdfc89817808fb2f05096c30\$lut for cells of type $lut.
Using template $paramod$4d760a1f7a6004cc814550928a3e257d1370f11d\$lut for cells of type $lut.
Using template $paramod$1a80d0938ff0c277d428709ca14f3e1c132d5c6e\$lut for cells of type $lut.
Using template $paramod$3204210736873ef5d53b95f3dbe4714b354f9351\$lut for cells of type $lut.
Using template $paramod$09c1b539b48d61a25fea5b57e3caf6cb652b99fe\$lut for cells of type $lut.
Using template $paramod$9a15d71ef48fc0d621cfc43ca6b93f6d5002c7c8\$lut for cells of type $lut.
Using template $paramod$8e93d3cc5bd786f19ec5da60f3cf0afce5319da3\$lut for cells of type $lut.
Using template $paramod$72db9006e9ff418ccfbe7330578e0bc934cd8d43\$lut for cells of type $lut.
Using template $paramod$16773ebb5e5d8dbce266b8a86bb4af4574d61ffd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11110001 for cells of type $lut.
Using template $paramod$243c00f5eb9faa1d5ce3478fdc389a56070781f8\$lut for cells of type $lut.
Using template $paramod$5c32c59025c0b98f20e63f249d83e7ebb4b085e3\$lut for cells of type $lut.
Using template $paramod$5685833deb7a1113d516d214d6ae4bd4024ab19f\$lut for cells of type $lut.
Using template $paramod$7c66ca34982fc7eb2ed0f9913b0fcd354b4e34c2\$lut for cells of type $lut.
Using template $paramod$66faa1127cdb6f8eac4058a7db4b26b278096a49\$lut for cells of type $lut.
Using template $paramod$12d081d1325a46a568b218efa6d20e2458f61479\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01100000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010110 for cells of type $lut.
Using template $paramod$77c45ddd285dc07783772d4e1eede3161a410eb6\$lut for cells of type $lut.
Using template $paramod$aa569d89e9c8462354297a37f09bc519483c7133\$lut for cells of type $lut.
Using template $paramod$f0bc3d9c08acdbec3449e1e2f24a5bcabdc8fb7b\$lut for cells of type $lut.
Using template $paramod$a547ebbcb936a0942e18c1762283837f76f0003a\$lut for cells of type $lut.
Using template $paramod$79db9f72653c3cf1f61ffb2b954f75cdc67d59bd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101000 for cells of type $lut.
Using template $paramod$fd904e9e35cfd343a9df248824bd3f1408724879\$lut for cells of type $lut.
Using template $paramod$156700dcbc4c4345e8f87e83cacb66b8509a235b\$lut for cells of type $lut.
Using template $paramod$82ac4228e04c92c7b8c133bfa256dd480e0cef1d\$lut for cells of type $lut.
Using template $paramod$fa960b0ced687dd93c15ed8130e27eea044c58f6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001011 for cells of type $lut.
Using template $paramod$8945d411774700288df6d31111c98ad18494b254\$lut for cells of type $lut.
Using template $paramod$47cdbb333b075c5747620ab354847ba3fe56e3b4\$lut for cells of type $lut.
Using template $paramod$d2f9c392b0fffc5f72712c85f1e34e748e2c8868\$lut for cells of type $lut.
Using template $paramod$ec37958480699d8ec4c44f21f7d809daea40b1a4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$4e06d8105d9614aecf2f96ffeb03cd3e74a721ca\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$92d606332f1ee29cf1de0bfa0bc5c21b77f4493e\$lut for cells of type $lut.
Using template $paramod$8b24407096beec47292ddeb1567a058197a320b9\$lut for cells of type $lut.
Using template $paramod$b84863ea9deb0e307ce0701ba09b9fe908ce22ab\$lut for cells of type $lut.
Using template $paramod$55668dfd6e901cbdb37e2cafeb410b9fc2f26615\$lut for cells of type $lut.
Using template $paramod$41326ad8644342a66dfb051d050f2b6fbf15015b\$lut for cells of type $lut.
Using template $paramod$d94f7d3127937b5dc7a66ea8cc409d7cf91bc488\$lut for cells of type $lut.
Using template $paramod$baa939b0bd5b3e0c8760492528669bd58f640542\$lut for cells of type $lut.
Using template $paramod$b297295e19b03521716155b85537bbe86d6a9ae6\$lut for cells of type $lut.
Using template $paramod$c471af5667a682bd131a5b479e58e470d1b2b7cd\$lut for cells of type $lut.
Using template $paramod$51b3f81f30982f17e4b63099502bfecb18f039a6\$lut for cells of type $lut.
Using template $paramod$38f9bf4dd2329347b8471f0a98443dd323386889\$lut for cells of type $lut.
Using template $paramod$c6932d0419018208e5384761d78f0ead9bcc772f\$lut for cells of type $lut.
Using template $paramod$2d07b55acd6c8b0377ed0524bca7bf0f1681bbf8\$lut for cells of type $lut.
Using template $paramod$cd90509c22e1a603f409cb42f9e09a11dea067ca\$lut for cells of type $lut.
Using template $paramod$f63fe32f78d5f3c5de711945c592c8c5ec2303ae\$lut for cells of type $lut.
Using template $paramod$d21451c0c63373d47bf2a126868ebce85cca6bc2\$lut for cells of type $lut.
Using template $paramod$df0b68f8e63b2deb6710e23abd8b8ff0796d4897\$lut for cells of type $lut.
Using template $paramod$3525bc88021caeb0b6fb10b051fd947bd104e42a\$lut for cells of type $lut.
Using template $paramod$74039f550c80815491e583c36febc108d15f81d6\$lut for cells of type $lut.
Using template $paramod$1058857da8b3cdf15e5a8cd0e3b163b89a3986a5\$lut for cells of type $lut.
Using template $paramod$a2d691ba21e093558f2a36669ee489fbccffbcd3\$lut for cells of type $lut.
Using template $paramod$d2e37a7814212e71f22ff29a2a80cf04111f37d3\$lut for cells of type $lut.
Using template $paramod$0a32bbc1b07e5c4e23f34a9cd438c4e3a751f642\$lut for cells of type $lut.
Using template $paramod$ae2c2108cff59bdcab69ec275e89dbe4f86f586c\$lut for cells of type $lut.
Using template $paramod$efc7d96c8458260ab9aca58e702811de3a7ebaf7\$lut for cells of type $lut.
Using template $paramod$c61451ebd51c8276ef4212ece4745405a77db56d\$lut for cells of type $lut.
Using template $paramod$830d5115c5bb102caa25cad38b07a82a3f026fb7\$lut for cells of type $lut.
Using template $paramod$19ec49f31a8d230a567aa44ce3ea81a03c101e2b\$lut for cells of type $lut.
Using template $paramod$923ff40da10c6d52f6a133aefb140e8ea71f4201\$lut for cells of type $lut.
Using template $paramod$f57ef67161201254e57fafa887e175f2e7aff75e\$lut for cells of type $lut.
Using template $paramod$5e3164a14b8375764d1831e48df8bc11c8d249e0\$lut for cells of type $lut.
Using template $paramod$3e1b1f0278060fa525e60cfbd7fc0194447ce99a\$lut for cells of type $lut.
Using template $paramod$29328001c51c58beebe512d46a6ee925276977e7\$lut for cells of type $lut.
Using template $paramod$0b26e6f0e70b4d9c5ffd19dc6a5d52fa692dc97a\$lut for cells of type $lut.
Using template $paramod$4a4351026a2302647c14b5743d5dedab4d18f75c\$lut for cells of type $lut.
Using template $paramod$56ce1ef903808c82a0bebbabeffe2102d5fb6669\$lut for cells of type $lut.
Using template $paramod$7a9d9396461df152f697894fa3b294ad1b285e08\$lut for cells of type $lut.
Using template $paramod$150c528fe508ee28b3d848314e5ee1946cbc2e77\$lut for cells of type $lut.
Using template $paramod$81d8a60fd95b1a9f9ef71c12a774ae6988cb9fd5\$lut for cells of type $lut.
Using template $paramod$9cb6152d4c2aad5255070efdaaa23ee2a229a500\$lut for cells of type $lut.
Using template $paramod$aff3a645bb9f572421a4f0f49cf8987ceb4bcdc5\$lut for cells of type $lut.
Using template $paramod$c9c145a3c6d085b43407e8d146c4cb593e0f20bb\$lut for cells of type $lut.
Using template $paramod$1ca0ba54b79b7fae925f92e3109c2461662fded4\$lut for cells of type $lut.
Using template $paramod$a15b2c1d0167342cc9421af288da7eab8f3f11c7\$lut for cells of type $lut.
Using template $paramod$918dfef53688a6b043d248092568bba3b8f64e54\$lut for cells of type $lut.
Using template $paramod$68036a40c5a685bb357be70d1f585fbcff135b53\$lut for cells of type $lut.
Using template $paramod$53c4f6dfe38ff3abc129562f23fd9f8560f0698a\$lut for cells of type $lut.
Using template $paramod$441de597d9318495d3225f370c9f7379b3b0fd0d\$lut for cells of type $lut.
Using template $paramod$0dfa753304d47fe29787f3aceb665a6a863cfc4e\$lut for cells of type $lut.
Using template $paramod$d14ad95bded2b667afa97670e151697087b7de83\$lut for cells of type $lut.
Using template $paramod$42baecf0f28cf85e5325a3baac033c75cac6c793\$lut for cells of type $lut.
Using template $paramod$395ecdb4502a3bd832331c73924a47c851e8aefe\$lut for cells of type $lut.
Using template $paramod$bfc5ec0efb7a7554a714fba569e000275a25c525\$lut for cells of type $lut.
Using template $paramod$478e33feeac3aa53ff57d491aada044b8aedceae\$lut for cells of type $lut.
Using template $paramod$8df421615870b1983274fd28bfc8240bbf9cd02b\$lut for cells of type $lut.
Using template $paramod$aade59dbadae9a6e0e1c9d8049c7a7d1a1454acf\$lut for cells of type $lut.
Using template $paramod$1c396c42e783d9139777efc15205e24026d40f95\$lut for cells of type $lut.
Using template $paramod$d4fae2c0d9ad2966369cd4e39b81c71bcd1327c9\$lut for cells of type $lut.
Using template $paramod$933f4f3e373a784da64d137def3625bdd36d1695\$lut for cells of type $lut.
Using template $paramod$82b4a585d1edcb5c6e755dc9bd3392228a1c1304\$lut for cells of type $lut.
Using template $paramod$21258e4f137fd0b5b0eaf41c5b0d170364c0ec37\$lut for cells of type $lut.
Using template $paramod$4972722c284f07fee673f7cb99e6a36ce4a244f0\$lut for cells of type $lut.
Using template $paramod$bce7a2967dbee27a571be27bd222865849844a64\$lut for cells of type $lut.
Using template $paramod$c35ad3063d5038410210ddc72c1fd5fed46413b4\$lut for cells of type $lut.
Using template $paramod$daa1677fc892361bfb4945757f9e37819e8bc2c2\$lut for cells of type $lut.
Using template $paramod$722bfd9af0ae56ca9d1d12a221cb5ede16461f26\$lut for cells of type $lut.
Using template $paramod$f8ec834a67fb88a48593f0878e9359a61f4c451b\$lut for cells of type $lut.
Using template $paramod$12618d2e4f24227d6f46ca347b63e1113d3c5831\$lut for cells of type $lut.
Using template $paramod$82acbc31fb96d049b296279a211fd4b4ff0d6451\$lut for cells of type $lut.
Using template $paramod$a51b3933116ad6b811f8cdf5fd5e89685b708d14\$lut for cells of type $lut.
Using template $paramod$4282def8dbd6df3d1248ad282c629bee684502c2\$lut for cells of type $lut.
Using template $paramod$881e75c80fff2f98dc0acc551fa7e90131a7e7b2\$lut for cells of type $lut.
Using template $paramod$415b9dd3a15783ae56c103f189fd8e182f997441\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01111000 for cells of type $lut.
Using template $paramod$bc796d1b37e47fe5b469d545b097ef86bfd034b1\$lut for cells of type $lut.
Using template $paramod$ad7246a24b6e56b3b67deb6ce92da7632476b727\$lut for cells of type $lut.
Using template $paramod$cb92beff9eab733e7181d891fbc8c3950b9abc0a\$lut for cells of type $lut.
Using template $paramod$ad5fa4c993dc43c3e00419e69284cb50b42316d6\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10110100 for cells of type $lut.
Using template $paramod$ef6f9494c41321ef63579b1462fd44bdf781fd1c\$lut for cells of type $lut.
Using template $paramod$a38bd13c25ca329aa99a3acb394b4ba4ac1dd1c2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000111 for cells of type $lut.
Using template $paramod$9ae5b81fe0585872a586572e627e003e63619d25\$lut for cells of type $lut.
Using template $paramod$3039c7f41767c4672f4e3f22ad78f16d42720fbf\$lut for cells of type $lut.
Using template $paramod$6233f7deafc826ba58f20c3e303e1507d973717a\$lut for cells of type $lut.
Using template $paramod$27813cad9a586a711daa58556b817040b008c0eb\$lut for cells of type $lut.
Using template $paramod$0d139608564f0776d80fb48559366e967df1277f\$lut for cells of type $lut.
Using template $paramod$ea0faad69a26c91786a25961ea149d0e0961eb1f\$lut for cells of type $lut.
Using template $paramod$77a4f8010fa7e4b5b120bd28fa6ed339212dff9c\$lut for cells of type $lut.
Using template $paramod$001d9634602f00137f774620efde4c651c7a59ca\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000001\LUT=2'01 for cells of type $lut.
Using template $paramod$c5f3c57a6d466a2f42208bafb8985b96ce884440\$lut for cells of type $lut.
Using template $paramod$424d3be8c5c0a5c35fef17055784704d34cad078\$lut for cells of type $lut.
Using template $paramod$ec68da5892a57dd3ef23273063c77fe922ac8307\$lut for cells of type $lut.
Using template $paramod$29a4d0c6059d145fabdbb76bae6a8ddc030e61d0\$lut for cells of type $lut.
Using template $paramod$59c595af41d4a5cce2d588c3a5f1342749ce7a77\$lut for cells of type $lut.
Using template $paramod$f1fa79be6816572361f5c70f0ef5162beaa2b748\$lut for cells of type $lut.
Using template $paramod$a792011fb4d8a2102b04f0ef1a0db37ed1d6df1f\$lut for cells of type $lut.
Using template $paramod$7fcc2f13195f27c397064377984d87a90c06749d\$lut for cells of type $lut.
Using template $paramod$314fe9458b07176c4d2c8c59533027c4c55155b5\$lut for cells of type $lut.
Using template $paramod$deb4f121bbf3d55ed9a98f692fd112e0918f51b5\$lut for cells of type $lut.
Using template $paramod$cf86757b49a46702cdc45f47a15ed814f3a7fd53\$lut for cells of type $lut.
Using template $paramod$568496445d2da9d55ecb9602e8768c19e3f2b607\$lut for cells of type $lut.
Using template $paramod$282b8053aeb049223a161fee8df8ccd53b591e23\$lut for cells of type $lut.
Using template $paramod$522f5119df1aa6bd000ed70359644f05f49e05fc\$lut for cells of type $lut.
Using template $paramod$966b22e286e8fa76ab8bea9275c1756f3e9f54fc\$lut for cells of type $lut.
Using template $paramod$c76704720e4e32019dcb6994990d13aeef3a00d8\$lut for cells of type $lut.
Using template $paramod$fc318a7df7fe07fd6e06d67fcbc358e9823ea389\$lut for cells of type $lut.
Using template $paramod$fb5ee0bdef1c4e74aaf1fd8efae98b46a2f5e564\$lut for cells of type $lut.
Using template $paramod$1df41e75d8c1af4127c594b13f60ff058fd64e7e\$lut for cells of type $lut.
Using template $paramod$c71b65544d10396be0da0b27297dd7cb5a4e5b16\$lut for cells of type $lut.
Using template $paramod$6469b6f5f7b6f8e4213e8918d2aa2d3291684fe1\$lut for cells of type $lut.
Using template $paramod$f503ae6dd13af4ce255f26a38c5b2bb42d3444fc\$lut for cells of type $lut.
Using template $paramod$f5054d288021c67c2028e795f93ad20fdf12904d\$lut for cells of type $lut.
Using template $paramod$0093341a3428ffb3cb8d42952d8ad4cbaba52bcb\$lut for cells of type $lut.
Using template $paramod$e8a97699ab46b87bd36ca238516c8ee53b85bf85\$lut for cells of type $lut.
Using template $paramod$3dd69e7c6e7388d019df500d7548a26a6a399ad7\$lut for cells of type $lut.
Using template $paramod$1e15f3b42a995a5734928073e20a60421612bea1\$lut for cells of type $lut.
Using template $paramod$d3a244292978e27b98eeb2905039db54c7260532\$lut for cells of type $lut.
Using template $paramod$a23bbb9b85b8f974097bf2b429094455a1dd1449\$lut for cells of type $lut.
Using template $paramod$e4682df760389b3af061951554c8b57279a46e98\$lut for cells of type $lut.
Using template $paramod$4d1a055984de6eeb68dcd05fb2e3ec22912a2372\$lut for cells of type $lut.
Using template $paramod$73bbff9804d791be5cfd09c0116d6c083b3293af\$lut for cells of type $lut.
Using template $paramod$afbe7907cf49c8991dacc91c8ebeb6c6dbc80b40\$lut for cells of type $lut.
Using template $paramod$d3289324551962da337c07669de9c25518418f8f\$lut for cells of type $lut.
Using template $paramod$78e291482b0ed033216239a9f1ceeb13da894dfe\$lut for cells of type $lut.
Using template $paramod$c59b53d80ea96d8b5203dc76db438edcc4ac492b\$lut for cells of type $lut.
Using template $paramod$b0ce2832685001202bfe928295a570a04ac8c5b1\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101100 for cells of type $lut.
Using template $paramod$1bf2057bd0198df093f02a0db6737166edb9eb39\$lut for cells of type $lut.
Using template $paramod$26d056bcfff455c174ebe3ecca58d9b8cb547f0b\$lut for cells of type $lut.
Using template $paramod$c225e12e3a5fb54c236437ee45dfa2712b52dbfc\$lut for cells of type $lut.
Using template $paramod$12879138d1e376f344e47ea40be66b776233be75\$lut for cells of type $lut.
Using template $paramod$2d0cabb794408db0c9dfe00381d1fb6763ec0095\$lut for cells of type $lut.
Using template $paramod$7ff054bf1849e35157c5493ac1b0fb5805fe014a\$lut for cells of type $lut.
Using template $paramod$80c6d9236a2684199e24745161c51118708bce6e\$lut for cells of type $lut.
Using template $paramod$ae9b8abdb4f811ce37985dd5106af9cd21223954\$lut for cells of type $lut.
Using template $paramod$e94afd183fcbde4c849d3e6c314d64883b2488d5\$lut for cells of type $lut.
Using template $paramod$5b13d2ee598c87cdbe912286a35c6fd102e2087c\$lut for cells of type $lut.
Using template $paramod$f075b97e698d2342458942e0e678df36c1af7625\$lut for cells of type $lut.
Using template $paramod$9bfd955f8970f2122100b2282074a4451325cfd9\$lut for cells of type $lut.
Using template $paramod$cab873f1d75bc7fdf909d2486febe9104528cdce\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10111100 for cells of type $lut.
Using template $paramod$e17d82cdc2d9cf251fcb5d47576318090a06bf34\$lut for cells of type $lut.
Using template $paramod$fabf1f27adead66f603436aa091302122e430ef0\$lut for cells of type $lut.
Using template $paramod$6e46ec5a196ba1a24b8e69ab094cadc07c13ac1f\$lut for cells of type $lut.
Using template $paramod$30caa5615ac52efdf43dfbf1b1a633232eb131b1\$lut for cells of type $lut.
Using template $paramod$fceb3a526de44b8f6b38e567360f59f7cf5878fb\$lut for cells of type $lut.
Using template $paramod$82e85b3e9fa521ad53e31af264b14cef4827b924\$lut for cells of type $lut.
Using template $paramod$d7f4570f04f68175b1fa25c1bac92938027a2c96\$lut for cells of type $lut.
Using template $paramod$fccccf8bb2add7667329c686feec7546eb9a3ae3\$lut for cells of type $lut.
Using template $paramod$de8c1b5af97f9dd8fdb8b56b48ca9e467d4be875\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01110001 for cells of type $lut.
Using template $paramod$02124d42e8a5a4220d8c8e1235a8790f30076968\$lut for cells of type $lut.
Using template $paramod$6d9853f6ccf0c5b559d17fcb6d54681ece906d2d\$lut for cells of type $lut.
Using template $paramod$7006b7d3c5e24291149c665f3c9ddd2c92e5bd7a\$lut for cells of type $lut.
Using template $paramod$aa471ad16d82a5785a3cf3d18330169d6ba4059c\$lut for cells of type $lut.
Using template $paramod$2d427b325384fc59a238b5d3712d5e8fc68466b4\$lut for cells of type $lut.
Using template $paramod$3fdb4701e35f0ec2b67db8c102043b312e5cc69b\$lut for cells of type $lut.
Using template $paramod$ecf9cac817e9cbb222dc9e58a122faf05f34c860\$lut for cells of type $lut.
Using template $paramod$76d5f0d2d567fe0f95d60b2a305825b3ef4b4f35\$lut for cells of type $lut.
Using template $paramod$bbc3d1920906f75a66f486496a48a6ef8fc38469\$lut for cells of type $lut.
Using template $paramod$4ea7dc5f2e71c22017330646a90dc06cfba10113\$lut for cells of type $lut.
Using template $paramod$02a202a1a635c330b20598d3bac3a9b6e5608208\$lut for cells of type $lut.
Using template $paramod$67667c69aafa3de2d6df992d645593f2bbff653c\$lut for cells of type $lut.
Using template $paramod$987ba47d9f22b1c8fde8a2d7a2abff4be5df6ab8\$lut for cells of type $lut.
Using template $paramod$ad823946862e656cf7f96d606b18b8f972dc6d6c\$lut for cells of type $lut.
Using template $paramod$2e18fba14431ef1a3f5237f7e7a63d3f986f9ec2\$lut for cells of type $lut.
Using template $paramod$4cb97eaba15319fdf6775bbff4edef1b5c8ce027\$lut for cells of type $lut.
Using template $paramod$680fd8d179aaa2b94b3b7c0dab400ac18bb55c38\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100011 for cells of type $lut.
Using template $paramod$b90b71ea6794d4df9214a397ef660beae65050c1\$lut for cells of type $lut.
Using template $paramod$22e13c012dbb39ea91cc641f48ed47a134b25f16\$lut for cells of type $lut.
Using template $paramod$b4c00fdc85f93e51193ab72d18fd3e2249caf47b\$lut for cells of type $lut.
Using template $paramod$9a383ca297ef012b6f33ce559547f89432250d88\$lut for cells of type $lut.
Using template $paramod$4e115fda7df2e35206b57277c1e9b791162b6f83\$lut for cells of type $lut.
Using template $paramod$a29822b3f7b43b9dd4ad67007f64cf3036553745\$lut for cells of type $lut.
Using template $paramod$dbe700c159e973016afb4c227ed7292dc8875f1d\$lut for cells of type $lut.
Using template $paramod$ad13b34a6317981ac368f34c250345d27782640b\$lut for cells of type $lut.
Using template $paramod$5dce7e3c338a09a3ae3d080ed26654f5e55fafde\$lut for cells of type $lut.
Using template $paramod$7e70efcdc2f47075f3bd744bbe8602b9e51dc95c\$lut for cells of type $lut.
Using template $paramod$2f599384cd0405b4d165fe5b59dced48cc1b5b0c\$lut for cells of type $lut.
Using template $paramod$8897fae4122762d9236256187d849a82f2c4b877\$lut for cells of type $lut.
Using template $paramod$5ef3e2a003d9029352faafd477743177813cd767\$lut for cells of type $lut.
Using template $paramod$52c75eb8022bf289c1f4bae5083101ab5cc29e9f\$lut for cells of type $lut.
Using template $paramod$295edd38367941c078943e07fc1ad3045263eabf\$lut for cells of type $lut.
Using template $paramod$736b8a8f8dd66495e08a0e2c6bc654792cec3be5\$lut for cells of type $lut.
Using template $paramod$4075bdf9fd352c939259236af1c2afecae3c9908\$lut for cells of type $lut.
Using template $paramod$8d261c994c78b6383b6e94ac200a2f4b8653a775\$lut for cells of type $lut.
Using template $paramod$40882341c54dcd36f630f00dd7e46a35652abd36\$lut for cells of type $lut.
Using template $paramod$fdedd5fb332ca3384e45a13526426ff671323b1c\$lut for cells of type $lut.
Using template $paramod$61bd22ed39633bcefc17b2f3d6b6b1529797c785\$lut for cells of type $lut.
Using template $paramod$d53578aacfd93124244778d88be0e90eb09c1b1b\$lut for cells of type $lut.
Using template $paramod$564e13cd6e50d2482a8e0eaaa77a76746a7a821c\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00011100 for cells of type $lut.
Using template $paramod$fdf3791c38fe6cbcbe81f04d95195250c5bddc63\$lut for cells of type $lut.
Using template $paramod$95d981ca2e71b7ebeac19597c2be48343a20a1e6\$lut for cells of type $lut.
Using template $paramod$3d947b0b1b63778f462ab69afeafca65c589b6a3\$lut for cells of type $lut.
Using template $paramod$7e81a8ad8f27fccecc6e805c0ccf27dd70f2d2c2\$lut for cells of type $lut.
Using template $paramod$5afdc7428159757eedf89ce514f7efa32b31c8e7\$lut for cells of type $lut.
Using template $paramod$f342f5953909cc7d7383298ccf11c6481a06a20e\$lut for cells of type $lut.
Using template $paramod$c9ed7f9b823666a41a0e4dea0fef0211cdf025b8\$lut for cells of type $lut.
Using template $paramod$77c88cc182696cd7ccff2e579bee53ee6d44c678\$lut for cells of type $lut.
Using template $paramod$2e92a5d367f99cdf42fca1e035bfb0e6a4c7cea8\$lut for cells of type $lut.
Using template $paramod$60b758fd5679f6508bff32bea2afedb4f329e5f9\$lut for cells of type $lut.
Using template $paramod$2ee97ea992f91d8c891242f270ccae88fb9864e7\$lut for cells of type $lut.
Using template $paramod$f1d3205a5fdac9155200412a1a4679c2e2d225f9\$lut for cells of type $lut.
Using template $paramod$9e45b1a8f5d89c07bcbb75a2bb1c598231b04feb\$lut for cells of type $lut.
Using template $paramod$6382f7860648fdb6f8a8dc690c25a62882cc501b\$lut for cells of type $lut.
Using template $paramod$ad3a97108c9f4d10f8acfa309b668b9455d3d733\$lut for cells of type $lut.
Using template $paramod$9adb63670ed0c5ceae876448ba2256ff5c866396\$lut for cells of type $lut.
Using template $paramod$f0c1e8f30a9e48f5aa84a7bee2688b7d831bc185\$lut for cells of type $lut.
Using template $paramod$24293883710523513e5f5c1b5d434551657c637a\$lut for cells of type $lut.
Using template $paramod$24b1274535ccb814306984e0904ac6a4db9010d5\$lut for cells of type $lut.
Using template $paramod$a63d84c9dd26caf4e75c7cc2f6f70f64a5b14aa1\$lut for cells of type $lut.
Using template $paramod$ad66ff31645a1d4356de5b37218dbb8f3a4598ee\$lut for cells of type $lut.
Using template $paramod$78e1751931755f088c8bc676bcbc3bb642c26bfc\$lut for cells of type $lut.
Using template $paramod$969977eaa2ba4a7612182f9e5bd1c5f580030436\$lut for cells of type $lut.
Using template $paramod$5f213b073ecdc05f2b893be0908bf345dd2722e5\$lut for cells of type $lut.
Using template $paramod$1967538247b9a48bc1d33d20f966d6134524198e\$lut for cells of type $lut.
Using template $paramod$d13eae9d961e0453afa87fe22b9af0086311fa4f\$lut for cells of type $lut.
Using template $paramod$11e2276598b27db03d783994afda1ae305c5bfdb\$lut for cells of type $lut.
Using template $paramod$cf3abafb2bd2e208445e11cdae140f5dbd90478d\$lut for cells of type $lut.
Using template $paramod$8aad28e421bf47cf7b83e4bcf629793bb875a5fc\$lut for cells of type $lut.
Using template $paramod$aa950017a635da32ecc37f2615f26aec5f2180ec\$lut for cells of type $lut.
Using template $paramod$9d506e8c6e909d93866afead4c9cee454210d7f8\$lut for cells of type $lut.
Using template $paramod$e745efaa82f5e85e5919fa2568ba16d369df3546\$lut for cells of type $lut.
Using template $paramod$e5f53fb2cb3e702c9422ebddd3ba952e5a8f3401\$lut for cells of type $lut.
Using template $paramod$868427562418b5dc988caeac6a54689ec9c9025e\$lut for cells of type $lut.
Using template $paramod$7d791c2363f4f019348f93a148b2a44b4ba6b5b3\$lut for cells of type $lut.
Using template $paramod$2bdfdda73873e8931790d872b72220895e67fee5\$lut for cells of type $lut.
Using template $paramod$0ef5e22cf323b7aee5ad685ceefa903fb0beceec\$lut for cells of type $lut.
Using template $paramod$e053a22d78e6bd5ea33183ea69976f0db741be0e\$lut for cells of type $lut.
Using template $paramod$3ed5dc818e6ffc87018e92bf328ec4a5f9b168c0\$lut for cells of type $lut.
Using template $paramod$857ec6b7998ae73b6345ace03eab83581c5a67c1\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~10717 debug messages>

5.47. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in top.
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57803.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57960.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57801.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55399.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55380.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55387.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55387.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55371.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55371.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55422.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55428.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55428.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55428.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55428.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55428.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55428.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55428.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55779.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55777.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57791.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57781.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57752.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57765.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55439.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55439.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55439.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55439.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56692.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57985.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56989.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55730.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55667.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55425.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55425.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55425.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55425.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55425.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57563.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57559.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57558.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57562.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57553.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57566.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57549.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57557.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57548.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57561.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57544.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58551.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57543.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57556.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57551.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57539.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57547.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57533.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57478.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57478.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57462.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57462.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57462.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57449.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57411.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57411.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57411.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57398.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57961.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57386.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57386.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57368.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57369.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57372.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57975.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57962.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57963.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57263.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57244.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57239.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57251.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57252.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57242.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57233.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57234.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57223.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57990.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57986.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57978.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57982.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57983.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57988.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56872.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58007.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56854.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56866.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56839.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56851.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56824.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56836.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56827.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56809.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56817.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56811.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56806.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56756.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56756.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56729.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56728.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56698.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56698.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56641.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56626.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56611.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56602.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56574.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58548.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58406.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58406.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58406.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58073.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55902.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55901.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55781.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55766.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55774.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55765.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55784.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55761.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55769.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55760.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55764.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55768.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55647.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55648.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55084.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55082.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54908.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54645.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54645.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54645.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54645.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54645.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54645.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54536.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58004.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57999.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57989.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57984.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57979.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57974.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57959.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57615.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57605.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57595.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57585.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57575.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57555.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57550.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57545.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57540.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57445.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57445.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57425.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57425.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57425.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57420.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57401.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56084.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57395.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57390.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57390.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57385.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57380.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57127.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57350.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57340.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57340.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57335.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57335.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57330.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57330.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56116.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57320.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57320.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57310.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57310.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57305.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57305.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56104.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57295.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57295.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57285.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57285.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56096.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57275.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57275.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57265.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57265.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57231.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56333.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56120.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56100.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56990.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56748.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56748.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56740.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56731.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56723.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56715.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56717.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56009.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56009.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56009.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55960.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55379.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55379.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55379.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55379.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55373.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55356.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55352.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55354.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55762.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55405.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55767.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55410.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55410.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55410.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55410.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55410.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55410.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55368.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55359.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54272.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55366.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55362.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55363.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55364.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55353.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54129.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55365.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55349.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55348.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54836.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54833.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55347.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54834.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54834.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54834.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54834.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54211.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54211.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54211.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54211.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54211.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54211.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54213.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54213.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54213.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54213.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54213.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54213.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54213.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54210.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54210.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54210.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54210.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54210.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54113.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54113.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54113.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54113.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54113.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54113.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54120.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54120.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54120.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54120.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54120.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54120.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54120.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54116.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54116.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54116.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54116.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54116.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54116.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54116.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54109.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54109.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54109.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54109.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54109.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54109.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut2 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut3 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut4 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut5 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut6 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut7 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56074.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56078.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56070.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57994.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55293.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54043.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54044.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54056.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54061.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54072.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54083.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54077.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54086.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54093.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54096.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54109.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54210.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54109.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54107.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54112.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54113.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54113.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54116.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54117.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54120.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54129.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54149.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56315.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54159.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54164.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54207.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54208.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54209.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54210.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54211.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54213.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54219.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54244.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54261.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54270.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54282.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54286.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57560.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54302.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54334.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54349.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54364.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57964.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54376.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54376.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54414.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54413.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54447.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54413.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54458.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54460.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54464.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54482.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55355.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54496.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54505.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54540.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54538.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54549.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54549.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57625.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54633.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54834.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54633.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54644.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54645.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54650.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54652.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54655.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54696.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54699.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54703.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54696.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54714.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54751.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54768.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54823.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54800.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54809.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55373.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54833.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54834.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54835.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54836.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54843.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54846.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54876.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54895.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54890.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54901.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54903.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56815.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54887.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54908.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55095.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54914.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54895.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54916.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54920.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54922.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54931.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54968.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54973.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54975.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54984.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55009.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55012.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55014.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55015.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55017.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55083.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55093.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55093.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55095.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55098.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55114.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55120.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55122.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55124.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55127.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55129.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55131.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55134.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55136.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55138.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55141.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55143.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55145.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55156.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55178.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55180.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55232.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55194.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55242.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55236.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56122.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55264.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55284.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55293.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57807.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55346.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55347.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55348.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55349.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55351.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55352.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55353.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55354.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55355.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55356.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55357.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55358.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55359.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55360.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55361.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55362.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55363.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55364.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55365.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55366.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55367.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55368.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55371.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55372.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55373.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55376.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55377.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55379.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55382.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55387.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55368.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55391.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55396.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55397.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55395.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55399.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55379.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55403.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55405.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55393.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57394.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55410.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55417.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55422.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55423.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55424.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55425.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55405.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55428.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55432.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55436.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55437.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55425.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55439.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57763.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54878.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57787.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57771.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55481.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55534.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55542.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55542.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55534.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55544.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55545.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55545.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55544.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55409.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55598.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55605.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55610.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55612.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55615.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55616.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55618.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55619.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55628.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55615.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55630.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55633.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55635.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55637.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55660.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55648.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55650.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55650.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55660.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55663.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55667.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55678.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55685.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55688.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55716.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55720.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55726.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55723.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55726.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55716.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55730.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55723.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55720.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55763.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55759.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55773.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55758.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55759.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55760.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55761.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55762.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55763.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55764.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55765.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55766.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55767.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55768.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55769.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55770.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55771.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55772.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55773.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55774.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55775.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55776.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55777.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55778.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55779.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55780.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55781.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55782.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55783.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55784.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55785.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55786.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55787.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55788.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55775.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55770.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55786.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55778.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55787.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55783.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55782.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55788.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55814.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55829.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55842.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55842.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55899.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57805.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55900.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55898.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55899.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55900.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55901.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55902.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55904.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55906.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55906.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55908.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55908.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55910.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55910.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55912.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55914.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55916.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55916.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55912.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55898.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55904.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55914.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55944.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55957.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56007.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56009.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57775.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58001.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56019.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56056.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56056.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56059.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56059.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56062.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56062.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56065.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56068.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56068.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56065.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56070.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56072.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56074.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56076.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56078.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56080.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56082.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56082.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56084.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56086.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56086.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56088.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56090.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56090.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56092.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56094.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56094.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56096.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56098.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56098.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56100.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56102.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56102.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56104.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56106.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56106.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56108.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56110.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56110.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56112.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56114.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56114.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56116.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56118.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56118.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56120.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56122.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58005.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56112.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56072.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56108.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56076.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56595.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56088.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56092.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58406.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57773.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56293.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56290.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56308.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56313.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56315.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56318.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56313.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56322.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56322.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56331.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56333.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56336.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56339.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56341.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56341.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56344.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56339.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56347.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56347.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56356.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56358.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56358.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56356.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56375.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56384.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56388.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56397.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56397.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56402.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57265.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56407.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56441.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57305.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56484.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56486.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56488.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56490.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56492.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56494.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56496.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56498.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56500.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56502.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56504.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56507.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56508.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56510.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56512.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56514.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56516.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56518.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56520.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56522.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56524.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56526.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56528.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56530.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56532.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56534.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56536.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56538.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56591.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56540.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56542.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56560.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56566.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56570.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55264.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56560.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56574.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56575.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56570.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56578.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56584.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56575.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56581.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56584.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56585.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56588.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56585.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56591.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56594.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56595.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56599.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56602.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56578.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56605.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56608.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56599.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56605.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56611.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56594.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56614.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56617.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56608.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56620.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56623.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56614.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56620.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56626.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56617.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56629.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56632.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56623.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56635.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56638.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56635.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56641.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56632.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56644.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56647.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56638.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56650.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56653.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56650.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55439.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56653.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56696.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56696.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56698.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56701.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56705.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56706.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56708.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56710.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56712.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56703.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56714.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56715.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56718.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56716.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56721.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56712.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56725.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56721.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56727.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56728.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56729.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56731.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56731.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56733.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56736.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56727.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56739.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55383.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56735.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56746.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56748.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56750.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56756.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56758.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56760.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56764.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56766.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56767.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56753.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56772.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56774.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56778.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56782.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56863.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56787.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56789.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56782.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56797.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56798.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56789.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56801.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56804.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56800.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56807.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56803.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56821.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56822.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56812.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56825.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56828.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56814.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56831.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56834.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56830.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56837.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56840.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56843.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56833.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56846.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56849.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56845.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56852.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56842.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56855.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56858.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56848.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56861.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56864.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56860.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56867.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56857.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56870.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56873.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58002.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56876.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56875.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56878.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58006.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57998.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56909.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56909.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56910.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56911.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56912.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56913.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56914.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56915.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56916.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56917.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56988.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56989.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56990.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57992.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56988.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57012.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57345.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57015.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57018.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57021.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57024.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56331.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57027.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57030.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57033.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57036.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57039.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57042.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57996.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57045.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57048.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57051.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57054.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57057.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57060.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57063.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57066.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57069.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57072.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57075.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57078.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57081.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57084.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57087.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57090.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57093.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57096.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57099.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57102.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57105.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57108.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57108.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57111.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57116.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57122.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57123.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57124.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57127.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57133.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57136.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57139.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57124.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57133.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57146.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57149.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57152.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57155.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57158.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57161.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57164.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57167.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57170.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57173.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57176.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57179.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57182.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57185.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57188.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57191.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57194.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57197.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57200.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57203.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57205.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57207.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57207.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57221.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57222.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57111.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57221.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57222.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57223.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57226.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57225.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57226.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57228.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57228.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57122.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57230.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57231.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57233.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57234.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57235.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57237.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57237.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57238.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57239.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57230.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57241.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57242.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57244.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57245.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57248.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57248.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57238.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57245.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57251.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57252.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57241.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57262.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57255.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57259.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57259.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57255.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57262.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57263.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57270.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57275.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57280.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57285.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57290.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57295.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57300.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57310.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57315.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57320.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57325.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57330.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57335.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57340.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57350.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57351.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56293.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57351.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57364.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57365.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57367.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57367.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57368.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57369.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57365.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57371.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57372.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57374.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57376.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57376.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57377.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57379.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57379.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57380.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57382.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57382.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57383.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57385.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57386.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57377.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57390.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57136.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57394.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57395.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57390.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57397.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57398.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57400.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57401.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57404.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57404.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57400.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57407.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57416.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57417.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57425.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57426.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57429.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57430.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57434.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57430.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57437.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57438.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57442.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57445.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57446.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57445.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57993.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57454.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57455.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57459.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57462.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57463.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57467.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57470.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57471.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57475.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57458.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57478.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57479.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57478.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57474.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57541.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57537.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57546.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57537.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57539.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57540.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57541.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57542.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57543.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57544.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57545.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57546.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57547.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57548.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57549.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57550.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57551.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57552.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57553.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57554.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57555.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57556.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57557.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57558.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57559.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57560.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57561.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57562.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57563.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57566.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57569.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57569.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57571.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57571.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57573.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57573.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57575.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57577.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57577.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57579.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57579.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57581.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57581.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57583.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57583.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57585.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57587.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57587.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57589.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57589.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57591.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57591.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57593.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57593.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57595.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57597.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57597.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57599.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57599.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57601.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57601.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57603.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57603.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57605.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57607.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57607.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57609.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57609.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57611.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57611.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57613.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57615.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57617.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57617.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57619.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57619.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57621.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57621.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57623.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57623.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57625.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57627.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57627.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57629.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57629.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57634.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55772.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55776.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55385.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57981.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56588.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57736.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57746.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56776.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57755.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57746.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57757.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57749.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57750.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57752.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57749.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57755.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57757.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57767.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57759.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57761.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57763.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57759.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57765.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57750.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57767.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57769.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57771.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57785.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57773.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57769.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57775.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57761.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57777.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55480.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57779.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57781.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57783.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57779.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57785.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57787.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57783.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57789.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57791.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57795.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57793.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57789.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57795.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57797.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57793.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57799.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57801.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57803.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57799.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57805.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57807.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57809.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57809.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57797.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56644.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57777.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55429.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57997.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55642.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57613.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57554.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57383.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57374.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57965.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57987.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57958.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57959.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57960.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57961.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57962.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57963.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57964.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57965.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57958.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57976.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57970.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57970.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57974.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57975.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57976.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57977.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57978.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57979.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57980.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57981.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57982.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57983.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57984.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57985.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57986.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57987.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57988.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57989.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57990.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57991.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57992.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57993.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57994.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57995.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57996.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57997.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57998.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57999.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58000.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58001.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58002.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58003.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58004.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58005.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58006.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58007.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58008.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58009.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58003.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58009.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57441.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56566.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58565.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55371.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55114.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56080.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58100.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58101.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55785.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55780.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57235.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55758.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57225.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57205.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56581.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55771.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57397.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57433.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$55401.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57736.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56869.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57371.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57542.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58418.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58418.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58436.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58436.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58562.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58441.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58441.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58544.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58469.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58494.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58494.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56507.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58508.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58508.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57386.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58512.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58512.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58544.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57552.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58548.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58551.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58554.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58557.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58557.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58560.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58560.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58554.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58562.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58565.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58568.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56724.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58568.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56769.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58008.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56819.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56787.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$58000.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57995.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57991.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57116.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57980.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57977.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57139.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56629.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$54670.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$56647.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$54018$auto$blifparse.cc:515:parse_blif$57466.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
Removed 0 unused cells and 10353 unused wires.

5.48. Executing AUTONAME pass.
Renamed 213824 objects in module top (129 iterations).
<suppressed ~16900 debug messages>

5.49. Executing HIERARCHY pass (managing design hierarchy).

5.49.1. Analyzing design hierarchy..
Top module:  \top

5.49.2. Analyzing design hierarchy..
Top module:  \top
Removed 0 unused modules.

5.50. Printing statistics.

=== top ===

   Number of wires:               9840
   Number of wire bits:          49367
   Number of public wires:        9840
   Number of public wire bits:   49367
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:              12078
     $_TBUF_                        19
     CCU2C                         498
     DCCA                            1
     DP16KD                         38
     EHXPLLL                         1
     IDDRX1F                        16
     L6MUX21                       186
     LUT4                         5913
     MULT18X18D                      4
     ODDRX1F                        47
     PDPW16KD                        3
     PFUMX                        1056
     TRELLIS_DPR16X4               103
     TRELLIS_FF                   4193

5.51. Executing CHECK pass (checking for obvious problems).
Checking module top...
Found and reported 0 problems.

5.52. Executing JSON backend.

Warnings: 29 unique messages, 29 total
End of script. Logfile hash: af851025a3, CPU: user 31.58s system 0.94s, MEM: 2390.20 MB peak
Yosys 0.9+4245 (git sha1 2e421feb, clang 10.0.0-4ubuntu1 -fPIC -Os)
Time spent: 28% 8x techmap (9 sec), 18% 33x opt_clean (6 sec), ...
