// Seed: 921305188
module module_0 ();
  integer id_1, id_2, id_3, id_4;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input supply0 id_0
    , id_6,
    inout wire id_1,
    input wor id_2,
    input supply0 id_3,
    input supply1 id_4
);
  id_7 :
  assert property (@(posedge id_0) 1 ? id_1++ : 1)
  else $display(1 + id_4, 1);
  assign id_7 = id_4 == id_4;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input wire id_0,
    output supply0 id_1,
    input supply0 id_2,
    input tri1 id_3,
    output supply0 id_4,
    output wire id_5
    , id_14,
    input wor id_6,
    output wire id_7,
    input wire id_8,
    output supply1 id_9,
    input uwire id_10,
    input supply1 id_11,
    input wand id_12
);
  wire id_15;
  module_0 modCall_1 ();
endmodule
