INFO: [VRFC 10-2263] Analyzing Verilog file "D:/programming/Xilinx/Vivado/2020.1/my/jpq4/jpq4.srcs/sources_1/new/jpq4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module myD
INFO: [VRFC 10-311] analyzing module mynand
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/programming/Xilinx/Vivado/2020.1/my/jpq4/jpq4.srcs/sources_1/bd/jpq4/ip/jpq4_myD_0_0/sim/jpq4_myD_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jpq4_myD_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/programming/Xilinx/Vivado/2020.1/my/jpq4/jpq4.srcs/sources_1/bd/jpq4/ip/jpq4_myD_0_1/sim/jpq4_myD_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jpq4_myD_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/programming/Xilinx/Vivado/2020.1/my/jpq4/jpq4.srcs/sources_1/bd/jpq4/ip/jpq4_myD_0_2/sim/jpq4_myD_0_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jpq4_myD_0_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/programming/Xilinx/Vivado/2020.1/my/jpq4/jpq4.srcs/sources_1/bd/jpq4/ip/jpq4_myD_0_3/sim/jpq4_myD_0_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jpq4_myD_0_3
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/programming/Xilinx/Vivado/2020.1/my/jpq4/jpq4.srcs/sources_1/bd/jpq4/ip/jpq4_mynand_0_0/sim/jpq4_mynand_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jpq4_mynand_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/programming/Xilinx/Vivado/2020.1/my/jpq4/jpq4.srcs/sources_1/bd/jpq4/sim/jpq4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jpq4
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/programming/Xilinx/Vivado/2020.1/my/jpq4/jpq4.srcs/sources_1/bd/jpq4/hdl/jpq4_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module jpq4_wrapper
