

================================================================
== Vitis HLS Report for 'shake_absorb_Pipeline_VITIS_LOOP_369_4'
================================================================
* Date:           Thu Dec 29 14:47:12 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
* Project:        HLS_final_vitis
* Solution:       solution4 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  2.920 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       23|       23|  0.230 us|  0.230 us|   23|   23|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_369_4  |       21|       21|         2|          1|          1|    21|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.29>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%zext_ln368_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln368"   --->   Operation 6 'read' 'zext_ln368_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%zext_ln13_38_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %zext_ln13_38"   --->   Operation 7 'read' 'zext_ln13_38_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%select_ln13_3_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %select_ln13_3"   --->   Operation 8 'read' 'select_ln13_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln368_cast = zext i4 %zext_ln368_read"   --->   Operation 9 'zext' 'zext_ln368_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln13_38_cast = zext i4 %zext_ln13_38_read"   --->   Operation 10 'zext' 'zext_ln13_38_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.46ns)   --->   "%store_ln0 = store i5 0, i5 %i"   --->   Operation 11 'store' 'store_ln0' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc57"   --->   Operation 12 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i_10 = load i5 %i" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 13 'load' 'i_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 14 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.72ns)   --->   "%icmp_ln369 = icmp_eq  i5 %i_10, i5 21" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 15 'icmp' 'icmp_ln369' <Predicate = true> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 21, i64 21, i64 21"   --->   Operation 16 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.82ns)   --->   "%add_ln369 = add i5 %i_10, i5 1" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 17 'add' 'add_ln369' <Predicate = true> <Delay = 0.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln369 = br i1 %icmp_ln369, void %for.inc57.split, void %for.end59.exitStub" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 18 'br' 'br_ln369' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i_33_cast = zext i5 %i_10" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 19 'zext' 'i_33_cast' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%this_s_addr = getelementptr i64 %this_s, i64 0, i64 %i_33_cast" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 20 'getelementptr' 'this_s_addr' <Predicate = (!icmp_ln369)> <Delay = 0.00>
ST_1 : Operation 21 [2/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 21 'load' 'this_s_load' <Predicate = (!icmp_ln369)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln369 = store i5 %add_ln369, i5 %i" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 22 'store' 'store_ln369' <Predicate = (!icmp_ln369)> <Delay = 0.46>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 30 'ret' 'ret_ln0' <Predicate = (icmp_ln369)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.92>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%specloopname_ln342 = specloopname void @_ssdm_op_SpecLoopName, void @empty_21" [HLS_Final_vitis_src/spu.cpp:342]   --->   Operation 23 'specloopname' 'specloopname_ln342' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%r_24_7 = bitconcatenate i60 @_ssdm_op_BitConcatenate.i60.i4.i8.i8.i8.i8.i8.i8.i8, i4 %select_ln13_3_read, i8 %zext_ln13_38_cast, i8 %zext_ln368_cast, i8 %zext_ln13_38_cast, i8 %zext_ln368_cast, i8 %zext_ln13_38_cast, i8 %zext_ln368_cast, i8 %zext_ln13_38_cast" [HLS_Final_vitis_src/spu.cpp:13]   --->   Operation 24 'bitconcatenate' 'r_24_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%zext_ln370 = zext i60 %r_24_7" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 25 'zext' 'zext_ln370' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/2] (1.29ns)   --->   "%this_s_load = load i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 26 'load' 'this_s_load' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 27 [1/1] (0.32ns)   --->   "%xor_ln370 = xor i64 %this_s_load, i64 %zext_ln370" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 27 'xor' 'xor_ln370' <Predicate = true> <Delay = 0.32> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.32> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 28 [1/1] (1.29ns)   --->   "%store_ln370 = store i64 %xor_ln370, i5 %this_s_addr" [HLS_Final_vitis_src/spu.cpp:370]   --->   Operation 28 'store' 'store_ln370' <Predicate = true> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 25> <RAM>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%br_ln369 = br void %for.inc57" [HLS_Final_vitis_src/spu.cpp:369]   --->   Operation 29 'br' 'br_ln369' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.3ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', HLS_Final_vitis_src/spu.cpp:369) on local variable 'i' [14]  (0 ns)
	'getelementptr' operation ('this_s_addr', HLS_Final_vitis_src/spu.cpp:370) [25]  (0 ns)
	'load' operation ('this_s_load', HLS_Final_vitis_src/spu.cpp:370) on array 'this_s' [26]  (1.3 ns)

 <State 2>: 2.92ns
The critical path consists of the following:
	'load' operation ('this_s_load', HLS_Final_vitis_src/spu.cpp:370) on array 'this_s' [26]  (1.3 ns)
	'xor' operation ('xor_ln370', HLS_Final_vitis_src/spu.cpp:370) [27]  (0.326 ns)
	'store' operation ('store_ln370', HLS_Final_vitis_src/spu.cpp:370) of variable 'xor_ln370', HLS_Final_vitis_src/spu.cpp:370 on array 'this_s' [28]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
