#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0xde8370 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0xdb7320 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0xdbe6b0 .functor NOT 1, L_0xe145f0, C4<0>, C4<0>, C4<0>;
L_0xe143d0 .functor XOR 2, L_0xe14270, L_0xe14330, C4<00>, C4<00>;
L_0xe144e0 .functor XOR 2, L_0xe143d0, L_0xe14440, C4<00>, C4<00>;
v0xe10cd0_0 .net *"_ivl_10", 1 0, L_0xe14440;  1 drivers
v0xe10dd0_0 .net *"_ivl_12", 1 0, L_0xe144e0;  1 drivers
v0xe10eb0_0 .net *"_ivl_2", 1 0, L_0xe141b0;  1 drivers
v0xe10f70_0 .net *"_ivl_4", 1 0, L_0xe14270;  1 drivers
v0xe11050_0 .net *"_ivl_6", 1 0, L_0xe14330;  1 drivers
v0xe11180_0 .net *"_ivl_8", 1 0, L_0xe143d0;  1 drivers
v0xe11260_0 .net "a", 0 0, v0xe0ebd0_0;  1 drivers
v0xe11300_0 .net "b", 0 0, v0xe0ec70_0;  1 drivers
v0xe113a0_0 .net "c", 0 0, v0xe0ed10_0;  1 drivers
v0xe11440_0 .var "clk", 0 0;
v0xe114e0_0 .net "d", 0 0, v0xe0ee50_0;  1 drivers
v0xe11580_0 .net "out_pos_dut", 0 0, L_0xe14020;  1 drivers
v0xe11620_0 .net "out_pos_ref", 0 0, L_0xe12c60;  1 drivers
v0xe116c0_0 .net "out_sop_dut", 0 0, L_0xe134d0;  1 drivers
v0xe11760_0 .net "out_sop_ref", 0 0, L_0xde9880;  1 drivers
v0xe11800_0 .var/2u "stats1", 223 0;
v0xe118a0_0 .var/2u "strobe", 0 0;
v0xe11a50_0 .net "tb_match", 0 0, L_0xe145f0;  1 drivers
v0xe11b20_0 .net "tb_mismatch", 0 0, L_0xdbe6b0;  1 drivers
v0xe11bc0_0 .net "wavedrom_enable", 0 0, v0xe0f120_0;  1 drivers
v0xe11c90_0 .net "wavedrom_title", 511 0, v0xe0f1c0_0;  1 drivers
L_0xe141b0 .concat [ 1 1 0 0], L_0xe12c60, L_0xde9880;
L_0xe14270 .concat [ 1 1 0 0], L_0xe12c60, L_0xde9880;
L_0xe14330 .concat [ 1 1 0 0], L_0xe14020, L_0xe134d0;
L_0xe14440 .concat [ 1 1 0 0], L_0xe12c60, L_0xde9880;
L_0xe145f0 .cmp/eeq 2, L_0xe141b0, L_0xe144e0;
S_0xdbb3e0 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0xdb7320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xdbea90 .functor AND 1, v0xe0ed10_0, v0xe0ee50_0, C4<1>, C4<1>;
L_0xdbee70 .functor NOT 1, v0xe0ebd0_0, C4<0>, C4<0>, C4<0>;
L_0xdbf250 .functor NOT 1, v0xe0ec70_0, C4<0>, C4<0>, C4<0>;
L_0xdbf4d0 .functor AND 1, L_0xdbee70, L_0xdbf250, C4<1>, C4<1>;
L_0xdd62b0 .functor AND 1, L_0xdbf4d0, v0xe0ed10_0, C4<1>, C4<1>;
L_0xde9880 .functor OR 1, L_0xdbea90, L_0xdd62b0, C4<0>, C4<0>;
L_0xe120e0 .functor NOT 1, v0xe0ec70_0, C4<0>, C4<0>, C4<0>;
L_0xe12150 .functor OR 1, L_0xe120e0, v0xe0ee50_0, C4<0>, C4<0>;
L_0xe12260 .functor AND 1, v0xe0ed10_0, L_0xe12150, C4<1>, C4<1>;
L_0xe12320 .functor NOT 1, v0xe0ebd0_0, C4<0>, C4<0>, C4<0>;
L_0xe123f0 .functor OR 1, L_0xe12320, v0xe0ec70_0, C4<0>, C4<0>;
L_0xe12460 .functor AND 1, L_0xe12260, L_0xe123f0, C4<1>, C4<1>;
L_0xe125e0 .functor NOT 1, v0xe0ec70_0, C4<0>, C4<0>, C4<0>;
L_0xe12650 .functor OR 1, L_0xe125e0, v0xe0ee50_0, C4<0>, C4<0>;
L_0xe12570 .functor AND 1, v0xe0ed10_0, L_0xe12650, C4<1>, C4<1>;
L_0xe127e0 .functor NOT 1, v0xe0ebd0_0, C4<0>, C4<0>, C4<0>;
L_0xe128e0 .functor OR 1, L_0xe127e0, v0xe0ee50_0, C4<0>, C4<0>;
L_0xe129a0 .functor AND 1, L_0xe12570, L_0xe128e0, C4<1>, C4<1>;
L_0xe12b50 .functor XNOR 1, L_0xe12460, L_0xe129a0, C4<0>, C4<0>;
v0xdbdfe0_0 .net *"_ivl_0", 0 0, L_0xdbea90;  1 drivers
v0xdbe3e0_0 .net *"_ivl_12", 0 0, L_0xe120e0;  1 drivers
v0xdbe7c0_0 .net *"_ivl_14", 0 0, L_0xe12150;  1 drivers
v0xdbeba0_0 .net *"_ivl_16", 0 0, L_0xe12260;  1 drivers
v0xdbef80_0 .net *"_ivl_18", 0 0, L_0xe12320;  1 drivers
v0xdbf360_0 .net *"_ivl_2", 0 0, L_0xdbee70;  1 drivers
v0xdbf5e0_0 .net *"_ivl_20", 0 0, L_0xe123f0;  1 drivers
v0xe0d140_0 .net *"_ivl_24", 0 0, L_0xe125e0;  1 drivers
v0xe0d220_0 .net *"_ivl_26", 0 0, L_0xe12650;  1 drivers
v0xe0d300_0 .net *"_ivl_28", 0 0, L_0xe12570;  1 drivers
v0xe0d3e0_0 .net *"_ivl_30", 0 0, L_0xe127e0;  1 drivers
v0xe0d4c0_0 .net *"_ivl_32", 0 0, L_0xe128e0;  1 drivers
v0xe0d5a0_0 .net *"_ivl_36", 0 0, L_0xe12b50;  1 drivers
L_0x7f287bf72018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe0d660_0 .net *"_ivl_38", 0 0, L_0x7f287bf72018;  1 drivers
v0xe0d740_0 .net *"_ivl_4", 0 0, L_0xdbf250;  1 drivers
v0xe0d820_0 .net *"_ivl_6", 0 0, L_0xdbf4d0;  1 drivers
v0xe0d900_0 .net *"_ivl_8", 0 0, L_0xdd62b0;  1 drivers
v0xe0d9e0_0 .net "a", 0 0, v0xe0ebd0_0;  alias, 1 drivers
v0xe0daa0_0 .net "b", 0 0, v0xe0ec70_0;  alias, 1 drivers
v0xe0db60_0 .net "c", 0 0, v0xe0ed10_0;  alias, 1 drivers
v0xe0dc20_0 .net "d", 0 0, v0xe0ee50_0;  alias, 1 drivers
v0xe0dce0_0 .net "out_pos", 0 0, L_0xe12c60;  alias, 1 drivers
v0xe0dda0_0 .net "out_sop", 0 0, L_0xde9880;  alias, 1 drivers
v0xe0de60_0 .net "pos0", 0 0, L_0xe12460;  1 drivers
v0xe0df20_0 .net "pos1", 0 0, L_0xe129a0;  1 drivers
L_0xe12c60 .functor MUXZ 1, L_0x7f287bf72018, L_0xe12460, L_0xe12b50, C4<>;
S_0xe0e0a0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0xdb7320;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0xe0ebd0_0 .var "a", 0 0;
v0xe0ec70_0 .var "b", 0 0;
v0xe0ed10_0 .var "c", 0 0;
v0xe0edb0_0 .net "clk", 0 0, v0xe11440_0;  1 drivers
v0xe0ee50_0 .var "d", 0 0;
v0xe0ef40_0 .var/2u "fail", 0 0;
v0xe0efe0_0 .var/2u "fail1", 0 0;
v0xe0f080_0 .net "tb_match", 0 0, L_0xe145f0;  alias, 1 drivers
v0xe0f120_0 .var "wavedrom_enable", 0 0;
v0xe0f1c0_0 .var "wavedrom_title", 511 0;
E_0xdc9d40/0 .event negedge, v0xe0edb0_0;
E_0xdc9d40/1 .event posedge, v0xe0edb0_0;
E_0xdc9d40 .event/or E_0xdc9d40/0, E_0xdc9d40/1;
S_0xe0e3d0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0xe0e0a0;
 .timescale -12 -12;
v0xe0e610_0 .var/2s "i", 31 0;
E_0xdc9be0 .event posedge, v0xe0edb0_0;
S_0xe0e710 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0xe0e0a0;
 .timescale -12 -12;
v0xe0e910_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0xe0e9f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0xe0e0a0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0xe0f3a0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0xdb7320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0xe12e10 .functor AND 1, v0xe0ed10_0, v0xe0ee50_0, C4<1>, C4<1>;
L_0xe130c0 .functor NOT 1, v0xe0ebd0_0, C4<0>, C4<0>, C4<0>;
L_0xe13150 .functor NOT 1, v0xe0ec70_0, C4<0>, C4<0>, C4<0>;
L_0xe132d0 .functor AND 1, L_0xe130c0, L_0xe13150, C4<1>, C4<1>;
L_0xe13410 .functor AND 1, L_0xe132d0, v0xe0ed10_0, C4<1>, C4<1>;
L_0xe134d0 .functor OR 1, L_0xe12e10, L_0xe13410, C4<0>, C4<0>;
L_0xe13670 .functor NOT 1, v0xe0ec70_0, C4<0>, C4<0>, C4<0>;
L_0xe136e0 .functor OR 1, L_0xe13670, v0xe0ee50_0, C4<0>, C4<0>;
L_0xe137f0 .functor AND 1, v0xe0ed10_0, L_0xe136e0, C4<1>, C4<1>;
L_0xe138b0 .functor NOT 1, v0xe0ebd0_0, C4<0>, C4<0>, C4<0>;
L_0xe13a90 .functor OR 1, L_0xe138b0, v0xe0ec70_0, C4<0>, C4<0>;
L_0xe13b00 .functor AND 1, L_0xe137f0, L_0xe13a90, C4<1>, C4<1>;
L_0xe13c80 .functor NOT 1, v0xe0ebd0_0, C4<0>, C4<0>, C4<0>;
L_0xe13cf0 .functor OR 1, L_0xe13c80, v0xe0ee50_0, C4<0>, C4<0>;
L_0xe13c10 .functor AND 1, v0xe0ed10_0, L_0xe13cf0, C4<1>, C4<1>;
L_0xe13e80 .functor XNOR 1, L_0xe13b00, L_0xe13c10, C4<0>, C4<0>;
v0xe0f560_0 .net *"_ivl_0", 0 0, L_0xe12e10;  1 drivers
v0xe0f640_0 .net *"_ivl_12", 0 0, L_0xe13670;  1 drivers
v0xe0f720_0 .net *"_ivl_14", 0 0, L_0xe136e0;  1 drivers
v0xe0f810_0 .net *"_ivl_16", 0 0, L_0xe137f0;  1 drivers
v0xe0f8f0_0 .net *"_ivl_18", 0 0, L_0xe138b0;  1 drivers
v0xe0fa20_0 .net *"_ivl_2", 0 0, L_0xe130c0;  1 drivers
v0xe0fb00_0 .net *"_ivl_20", 0 0, L_0xe13a90;  1 drivers
v0xe0fbe0_0 .net *"_ivl_24", 0 0, L_0xe13c80;  1 drivers
v0xe0fcc0_0 .net *"_ivl_26", 0 0, L_0xe13cf0;  1 drivers
v0xe0fe30_0 .net *"_ivl_30", 0 0, L_0xe13e80;  1 drivers
L_0x7f287bf72060 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0xe0fef0_0 .net *"_ivl_32", 0 0, L_0x7f287bf72060;  1 drivers
v0xe0ffd0_0 .net *"_ivl_4", 0 0, L_0xe13150;  1 drivers
v0xe100b0_0 .net *"_ivl_6", 0 0, L_0xe132d0;  1 drivers
v0xe10190_0 .net *"_ivl_8", 0 0, L_0xe13410;  1 drivers
v0xe10270_0 .net "a", 0 0, v0xe0ebd0_0;  alias, 1 drivers
v0xe10310_0 .net "b", 0 0, v0xe0ec70_0;  alias, 1 drivers
v0xe10400_0 .net "c", 0 0, v0xe0ed10_0;  alias, 1 drivers
v0xe10600_0 .net "d", 0 0, v0xe0ee50_0;  alias, 1 drivers
v0xe106f0_0 .net "out_pos", 0 0, L_0xe14020;  alias, 1 drivers
v0xe107b0_0 .net "out_sop", 0 0, L_0xe134d0;  alias, 1 drivers
v0xe10870_0 .net "pos0", 0 0, L_0xe13b00;  1 drivers
v0xe10930_0 .net "pos1", 0 0, L_0xe13c10;  1 drivers
L_0xe14020 .functor MUXZ 1, L_0x7f287bf72060, L_0xe13b00, L_0xe13e80, C4<>;
S_0xe10ab0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0xdb7320;
 .timescale -12 -12;
E_0xdb39f0 .event anyedge, v0xe118a0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0xe118a0_0;
    %nor/r;
    %assign/vec4 v0xe118a0_0, 0;
    %wait E_0xdb39f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0xe0e0a0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe0ef40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe0efe0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0xe0e0a0;
T_4 ;
    %wait E_0xdc9d40;
    %load/vec4 v0xe0f080_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0xe0ef40_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0xe0e0a0;
T_5 ;
    %wait E_0xdc9be0;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe0ee50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ed10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ec70_0, 0;
    %assign/vec4 v0xe0ebd0_0, 0;
    %wait E_0xdc9be0;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe0ee50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ed10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ec70_0, 0;
    %assign/vec4 v0xe0ebd0_0, 0;
    %wait E_0xdc9be0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe0ee50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ed10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ec70_0, 0;
    %assign/vec4 v0xe0ebd0_0, 0;
    %wait E_0xdc9be0;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe0ee50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ed10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ec70_0, 0;
    %assign/vec4 v0xe0ebd0_0, 0;
    %wait E_0xdc9be0;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe0ee50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ed10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ec70_0, 0;
    %assign/vec4 v0xe0ebd0_0, 0;
    %wait E_0xdc9be0;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe0ee50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ed10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ec70_0, 0;
    %assign/vec4 v0xe0ebd0_0, 0;
    %wait E_0xdc9be0;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe0ee50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ed10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ec70_0, 0;
    %assign/vec4 v0xe0ebd0_0, 0;
    %wait E_0xdc9be0;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe0ee50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ed10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ec70_0, 0;
    %assign/vec4 v0xe0ebd0_0, 0;
    %wait E_0xdc9be0;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe0ee50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ed10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ec70_0, 0;
    %assign/vec4 v0xe0ebd0_0, 0;
    %wait E_0xdc9be0;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe0ee50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ed10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ec70_0, 0;
    %assign/vec4 v0xe0ebd0_0, 0;
    %wait E_0xdc9be0;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe0ee50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ed10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ec70_0, 0;
    %assign/vec4 v0xe0ebd0_0, 0;
    %wait E_0xdc9be0;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0xe0ee50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ed10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ec70_0, 0;
    %assign/vec4 v0xe0ebd0_0, 0;
    %wait E_0xdc9be0;
    %load/vec4 v0xe0ef40_0;
    %store/vec4 v0xe0efe0_0, 0, 1;
    %fork t_1, S_0xe0e3d0;
    %jmp t_0;
    .scope S_0xe0e3d0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0xe0e610_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0xe0e610_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0xdc9be0;
    %load/vec4 v0xe0e610_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe0ee50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ed10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ec70_0, 0;
    %assign/vec4 v0xe0ebd0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe0e610_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0xe0e610_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0xe0e0a0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0xdc9d40;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0xe0ee50_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ed10_0, 0;
    %split/vec4 1;
    %assign/vec4 v0xe0ec70_0, 0;
    %assign/vec4 v0xe0ebd0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0xe0ef40_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0xe0efe0_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0xdb7320;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe11440_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0xe118a0_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0xdb7320;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0xe11440_0;
    %inv;
    %store/vec4 v0xe11440_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0xdb7320;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0xe0edb0_0, v0xe11b20_0, v0xe11260_0, v0xe11300_0, v0xe113a0_0, v0xe114e0_0, v0xe11760_0, v0xe116c0_0, v0xe11620_0, v0xe11580_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0xdb7320;
T_9 ;
    %load/vec4 v0xe11800_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0xe11800_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0xe11800_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0xe11800_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0xe11800_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0xe11800_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0xe11800_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe11800_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0xe11800_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0xe11800_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0xdb7320;
T_10 ;
    %wait E_0xdc9d40;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe11800_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe11800_0, 4, 32;
    %load/vec4 v0xe11a50_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0xe11800_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe11800_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0xe11800_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe11800_0, 4, 32;
T_10.0 ;
    %load/vec4 v0xe11760_0;
    %load/vec4 v0xe11760_0;
    %load/vec4 v0xe116c0_0;
    %xor;
    %load/vec4 v0xe11760_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0xe11800_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe11800_0, 4, 32;
T_10.6 ;
    %load/vec4 v0xe11800_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe11800_0, 4, 32;
T_10.4 ;
    %load/vec4 v0xe11620_0;
    %load/vec4 v0xe11620_0;
    %load/vec4 v0xe11580_0;
    %xor;
    %load/vec4 v0xe11620_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0xe11800_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe11800_0, 4, 32;
T_10.10 ;
    %load/vec4 v0xe11800_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0xe11800_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can55_depth0/machine/ece241_2013_q2/iter0/response44/top_module.sv";
