# reading modelsim.ini
# Loading project simulation
vsim work.fir_tb
# vsim work.fir_tb 
# Start time: 21:39:09 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.sim_package(body)
# Loading work.customtypes
# Loading work.fir_tb(behav)
# Loading ieee.math_real(body)
# Loading work.fir(behavioral)
# Loading work.start_node(arch)
# Loading work.elasticbuffer(arch)
# Loading work.tehb(arch)
# Loading work.oehb(arch)
# Loading work.const(arch)
# Loading work.fork(arch)
# Loading work.orn(vanilla)
# Loading work.eagerfork_registerblock(arch)
# Loading work.loopmux(arch)
# Loading work.branch(arch)
# Loading work.join(arch)
# Loading work.andn(vanilla)
# Loading work.branchsimple(arch)
# Loading work.synch(arch)
# Loading work.nontranspfifo(arch)
# Loading work.elasticfifoinner(arch)
# Loading work.add_op(arch)
# Loading work.mul_op(arch)
# Loading work.mul_4_stage(behav)
# Loading work.delay_buffer(arch)
# Loading work.icmp_ult_op(arch)
# Loading work.source(arch)
# Loading work.mux(arch)
# Loading work.transpfifo(arch)
# Loading work.ret_op(arch)
# Loading work.sink(arch)
# Loading work.end_node(arch)
# Loading work.single_argument(behav)
# ** Warning: Design size of 11848 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /fir_tb/duv/source_0/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /fir_tb/duv/source_1/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /fir_tb/duv/source_4/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /fir_tb/duv/source_2/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /fir_tb/duv/source_3/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/fir_tb/duv/*
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fir_tb/duv/icmp_12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fir_tb/duv/phi_n4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fir_tb/duv/phi_n4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fir_tb/duv/phi_n4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fir_tb/duv/phi_n4
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fir_tb/duv/icmp_9
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /fir_tb/duv/icmp_12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /fir_tb/duv/phi_n4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /fir_tb/duv/phi_n4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /fir_tb/duv/phi_n4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /fir_tb/duv/phi_n4
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /fir_tb/duv/icmp_9
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /fir_tb/duv/icmp_12
# ** Note: simulation done!
#    Time: 79174 ns  Iteration: 1  Instance: /fir_tb
# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
#    Time: 79174 ns  Iteration: 1  Process: /fir_tb/generate_sim_done_proc File: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/fir/sim/VHDL_SRC/hls_verify_fir_tb.vhd
# Break in Process generate_sim_done_proc at /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/fir/sim/VHDL_SRC/hls_verify_fir_tb.vhd line 158
# Compile of delay_buffer.vhd was successful.
# Compile of elastic_components.vhd was successful with warnings.
# Compile of MemCont.vhd was successful with warnings.
# Compile of multipliers.vhd was successful.
# Compile of simpackage.vhd was successful.
# Compile of two_port_RAM.vhd was successful with warnings.
# Compile of single_argument.vhd was successful with warnings.
# Compile of arithmetic_units.vhd was successful.
# Compile of sharing_components.vhd was successful.
# Compile of mul_wrapper.vhd was successful.
# Compile of hls_verify_fir_tb.vhd was successful with warnings.
# Compile of fir_optimized.vhd was successful.
# 12 compiles, 0 failed with no errors.
vsim work.fir_tb
# End time: 21:45:41 on May 28,2023, Elapsed time: 0:06:32
# Errors: 0, Warnings: 21
# vsim work.fir_tb 
# Start time: 21:45:41 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.sim_package(body)
# Loading work.customtypes
# Loading work.fir_tb(behav)
# Loading ieee.math_real(body)
# Loading work.fir(behavioral)
# Loading work.start_node(arch)
# Loading work.elasticbuffer(arch)
# Loading work.tehb(arch)
# Loading work.oehb(arch)
# Loading work.const(arch)
# Loading work.fork(arch)
# Loading work.orn(vanilla)
# Loading work.eagerfork_registerblock(arch)
# Loading work.loopmux(arch)
# Loading work.loopmuxfifo(arch)
# Loading work.transpfifo(arch)
# Loading work.elasticfifoinner(arch)
# Loading work.branch(arch)
# Loading work.join(arch)
# Loading work.andn(vanilla)
# Loading work.branchsimple(arch)
# Loading work.synch(arch)
# Loading work.nontranspfifo(arch)
# Loading work.add_op(arch)
# Loading work.mul_op(arch)
# Loading work.mul_4_stage(behav)
# Loading work.delay_buffer(arch)
# Loading work.icmp_ult_op(arch)
# Loading work.source(arch)
# Loading work.mux(arch)
# Loading work.ret_op(arch)
# Loading work.sink(arch)
# Loading work.end_node(arch)
# Loading work.single_argument(behav)
# ** Warning: Design size of 12231 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /fir_tb/duv/source_0/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /fir_tb/duv/source_1/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /fir_tb/duv/source_4/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /fir_tb/duv/source_2/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /fir_tb/duv/source_3/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/fir_tb/duv/*
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fir_tb/duv/icmp_12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fir_tb/duv/phi_n4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fir_tb/duv/phi_n4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fir_tb/duv/phi_n4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fir_tb/duv/phi_n4
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fir_tb/duv/icmp_9
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /fir_tb/duv/icmp_12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /fir_tb/duv/phi_n4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /fir_tb/duv/phi_n4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /fir_tb/duv/phi_n4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /fir_tb/duv/phi_n4
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /fir_tb/duv/icmp_9
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /fir_tb/duv/icmp_12
# ** Note: simulation done!
#    Time: 79174 ns  Iteration: 1  Instance: /fir_tb
# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
#    Time: 79174 ns  Iteration: 1  Process: /fir_tb/generate_sim_done_proc File: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/fir/sim/VHDL_SRC/hls_verify_fir_tb.vhd
# Break in Process generate_sim_done_proc at /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/fir/sim/VHDL_SRC/hls_verify_fir_tb.vhd line 158
# Compile of delay_buffer.vhd was successful.
# Compile of elastic_components.vhd was successful with warnings.
# Compile of MemCont.vhd was successful with warnings.
# Compile of multipliers.vhd was successful.
# Compile of simpackage.vhd was successful.
# Compile of two_port_RAM.vhd was successful with warnings.
# Compile of single_argument.vhd was successful with warnings.
# Compile of arithmetic_units.vhd was successful.
# Compile of sharing_components.vhd was successful.
# Compile of mul_wrapper.vhd was successful.
# Compile of hls_verify_fir_tb.vhd was successful with warnings.
# Compile of fir_optimized.vhd was successful.
# 12 compiles, 0 failed with no errors.
vsim work.fir_tb
# End time: 22:03:19 on May 28,2023, Elapsed time: 0:17:38
# Errors: 0, Warnings: 21
# vsim work.fir_tb 
# Start time: 22:03:19 on May 28,2023
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading ieee.std_logic_textio(body)
# Loading ieee.numeric_std(body)
# Loading work.sim_package(body)
# Loading work.customtypes
# Loading work.fir_tb(behav)
# Loading ieee.math_real(body)
# Loading work.fir(behavioral)
# Loading work.start_node(arch)
# Loading work.elasticbuffer(arch)
# Loading work.tehb(arch)
# Loading work.oehb(arch)
# Loading work.const(arch)
# Loading work.fork(arch)
# Loading work.orn(vanilla)
# Loading work.eagerfork_registerblock(arch)
# Loading work.loopmux(arch)
# Loading work.loopmuxfifo(arch)
# Loading work.transpfifo(arch)
# Loading work.elasticfifoinner(arch)
# Loading work.branch(arch)
# Loading work.join(arch)
# Loading work.andn(vanilla)
# Loading work.branchsimple(arch)
# Loading work.synch(arch)
# Loading work.nontranspfifo(arch)
# Loading work.add_op(arch)
# Loading work.mul_op(arch)
# Loading work.mul_4_stage(behav)
# Loading work.delay_buffer(arch)
# Loading work.icmp_ult_op(arch)
# Loading work.source(arch)
# Loading work.mux(arch)
# Loading work.ret_op(arch)
# Loading work.sink(arch)
# Loading work.end_node(arch)
# Loading work.single_argument(behav)
# ** Warning: Design size of 12478 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# ** Warning: (vsim-8683) Uninitialized out port /fir_tb/duv/source_0/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /fir_tb/duv/source_1/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /fir_tb/duv/source_4/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /fir_tb/duv/source_2/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# ** Warning: (vsim-8683) Uninitialized out port /fir_tb/duv/source_3/dataOutArray(0)(0) has no driver.
# This port will contribute value (U) to the signal network.
# WARNING: No extended dataflow license exists
add wave -position insertpoint sim:/fir_tb/duv/*
run -all
# ** Warning: (vsim-3116) Problem reading symbols from linux-gate.so.1 : can not open ELF file.
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fir_tb/duv/icmp_12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fir_tb/duv/phi_n4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fir_tb/duv/phi_n4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fir_tb/duv/phi_n4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fir_tb/duv/phi_n4
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 0  Instance: /fir_tb/duv/icmp_9
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /fir_tb/duv/icmp_12
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /fir_tb/duv/phi_n4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /fir_tb/duv/phi_n4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /fir_tb/duv/phi_n4
# ** Warning: NUMERIC_STD."=": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /fir_tb/duv/phi_n4
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 3  Instance: /fir_tb/duv/icmp_9
# ** Warning: NUMERIC_STD."<": metavalue detected, returning FALSE
#    Time: 0 ps  Iteration: 4  Instance: /fir_tb/duv/icmp_12
# ** Note: simulation done!
#    Time: 79238 ns  Iteration: 1  Instance: /fir_tb
# ** Failure: NORMAL EXIT (note: failure is to force the simulator to stop)
#    Time: 79238 ns  Iteration: 1  Process: /fir_tb/generate_sim_done_proc File: /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/fir/sim/VHDL_SRC/hls_verify_fir_tb.vhd
# Break in Process generate_sim_done_proc at /home/dynamatic/Dynamatic/etc/dynamatic/Regression_test/examples/fir/sim/VHDL_SRC/hls_verify_fir_tb.vhd line 158
