

================================================================
== Synthesis Summary Report of 'rayTriangleIntersect'
================================================================
+ General Information: 
    * Date:           Sun May  2 18:23:13 2021
    * Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)
    * Project:        Lab3B_Vitis
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu3eg-sbva484-1-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +-----------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+-----------+----------+-----------+------------+-----+
    |                                   Modules                                   |  Issue |       | Latency |  Latency  | Iteration|         |  Trip |          |           |          |           |            |     |
    |                                   & Loops                                   |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count | Pipelined|   BRAM    |    DSP   |     FF    |     LUT    | URAM|
    +-----------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+-----------+----------+-----------+------------+-----+
    |+ rayTriangleIntersect                                                       |  Timing|  -0.00|    25344|  2.534e+05|         -|    25345|      -|        no|  146 (33%)|  81 (22%)|  9587 (6%)|  9266 (13%)|    -|
    | + grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_15_1_fu_240                  |  Timing|  -0.00|        5|     50.000|         -|        5|      -|        no|          -|         -|  103 (~0%)|    66 (~0%)|    -|
    |  o VITIS_LOOP_15_1                                                          |       -|   7.30|        3|     30.000|         2|        1|      3|       yes|          -|         -|          -|           -|    -|
    | + grp_rayTriangleIntersect_Pipeline_VITIS_LOOP_20_2_VITIS_LOOP_22_3_fu_250  |  Timing|  -0.00|    18963|  1.896e+05|         -|    18963|      -|        no|          -|         -|  132 (~0%)|   173 (~0%)|    -|
    |  o VITIS_LOOP_20_2_VITIS_LOOP_22_3                                          |       -|   7.30|    18961|  1.896e+05|         3|        1|  18960|       yes|          -|         -|          -|           -|    -|
    | + grp_rayTriangleIntersect_Pipeline_NUM_TRIS_LOOP_fu_272                    |       -|   0.03|     6363|  6.363e+04|         -|     6363|      -|        no|          -|  81 (22%)|  6056 (4%)|   4405 (6%)|    -|
    |  o NUM_TRIS_LOOP                                                            |       -|   7.30|     6361|  6.361e+04|        42|        1|   6320|       yes|          -|         -|          -|           -|    -|
    +-----------------------------------------------------------------------------+--------+-------+---------+-----------+----------+---------+-------+----------+-----------+----------+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+----------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface            | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|                      | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+----------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_P1_DRAM        | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_P2_DRAM        | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_P3_DRAM        | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_dir            | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
| m_axi_intersectIndex | 32 -> 32   | 64            | 0       | slave  | 0        | 0         | 16           | 16           | 16          | 16          |
+----------------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE
+---------------+------------+---------------+--------+----------+
| Interface     | Data Width | Address Width | Offset | Register |
+---------------+------------+---------------+--------+----------+
| s_axi_control | 32         | 7             | 16     | 0        |
+---------------+------------+---------------+--------+----------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+---------------------------------------+
| Argument       | Direction | Datatype                              |
+----------------+-----------+---------------------------------------+
| dir_DRAM       | in        | ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>* |
| P1_DRAM        | in        | ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>* |
| P2_DRAM        | in        | ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>* |
| P3_DRAM        | in        | ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>* |
| intersectIndex | out       | ap_fixed<32, 16, AP_TRN, AP_WRAP, 0>* |
+----------------+-----------+---------------------------------------+

* SW-to-HW Mapping
+----------------+--------------------------+-----------+----------+-----------------------+
| Argument       | HW Name                  | HW Type   | HW Usage | HW Info               |
+----------------+--------------------------+-----------+----------+-----------------------+
| dir_DRAM       | m_axi_dir                | interface |          |                       |
| dir_DRAM       | s_axi_control dir_DRAM_1 | register  | offset   | offset=0x10, range=32 |
| dir_DRAM       | s_axi_control dir_DRAM_2 | register  | offset   | offset=0x14, range=32 |
| P1_DRAM        | m_axi_P1_DRAM            | interface |          |                       |
| P1_DRAM        | s_axi_control            | interface | offset   |                       |
| P2_DRAM        | m_axi_P2_DRAM            | interface |          |                       |
| P2_DRAM        | s_axi_control            | interface | offset   |                       |
| P3_DRAM        | m_axi_P3_DRAM            | interface |          |                       |
| P3_DRAM        | s_axi_control            | interface | offset   |                       |
| intersectIndex | m_axi_intersectIndex     | interface |          |                       |
| intersectIndex | s_axi_control            | interface | offset   |                       |
+----------------+--------------------------+-----------+----------+-----------------------+


================================================================
== M_AXI Burst Information
================================================================
* Burst Summary
+----------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
| HW Interface         | Loop            | Message                                                                                                                                                                                                                    | Location                       |
+----------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
| m_axi_dir            | VITIS_LOOP_15_1 | Multiple burst reads of length 3 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.     | raytriangleintersect.cpp:15:22 |
| m_axi_P1_DRAM        | VITIS_LOOP_20_2 | Multiple burst reads of length 18960 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. | raytriangleintersect.cpp:20:22 |
| m_axi_P2_DRAM        | VITIS_LOOP_20_2 | Multiple burst reads of length 18960 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. | raytriangleintersect.cpp:20:22 |
| m_axi_P3_DRAM        | VITIS_LOOP_20_2 | Multiple burst reads of length 18960 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. | raytriangleintersect.cpp:20:22 |
| m_axi_intersectIndex |                 | Multiple burst writes of length 2 and bit width 32. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.    | raytriangleintersect.cpp:143:5 |
+----------------------+-----------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+

* Bursts and Widening Missed
+----------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
| HW Interface         | Variable       | Problem                                                                                                                                                                                                                                                                                  | Location                       |
+----------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+
| m_axi_intersectIndex | intersectIndex | , ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)] Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. | raytriangleintersect.cpp:143:5 |
| m_axi_P1_DRAM        | P1_DRAM        | , ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)] Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. | raytriangleintersect.cpp:20:22 |
| m_axi_P2_DRAM        | P2_DRAM        | , ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)] Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. | raytriangleintersect.cpp:20:22 |
| m_axi_P3_DRAM        | P3_DRAM        | , ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)] Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. | raytriangleintersect.cpp:20:22 |
| m_axi_dir            | dir_DRAM       | , ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0> (*) [3], ap_fixed<32, 16, (ap_q_mode)5, (ap_o_mode)3, 0>*)] Could not widen since the size of type 'i32' is greater than or equal to the max_widen_bitwidth threshold of '0'. | raytriangleintersect.cpp:15:22 |
+----------------------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------------------+


