

================================================================
== Vitis HLS Report for 'krnl_lut_sigmoid36'
================================================================
* Date:           Mon May 24 12:51:20 2021

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        krnl_lstm
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z045-ffg900-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.085 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       21|       21|  0.210 us|  0.210 us|   21|   21|     none|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.15>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%p_read_2 = read i32 @_ssdm_op_Read.ap_auto.float, i32 %p_read" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:12->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 23 'read' 'p_read_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [2/2] (3.15ns)   --->   "%conv1_i = fpext i32 %p_read_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 24 'fpext' 'conv1_i' <Predicate = true> <Delay = 3.15> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 2 <SV = 1> <Delay = 3.15>
ST_2 : Operation 25 [1/2] (3.15ns)   --->   "%conv1_i = fpext i32 %p_read_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 25 'fpext' 'conv1_i' <Predicate = true> <Delay = 3.15> <CoreInst = "Float2Double">   --->   Core 64 'Float2Double' <Latency = 1> <II = 1> <Delay = 3.15> <FuncUnit> <Opcode : 'fpext'> <InPorts = 1> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.88>
ST_3 : Operation 26 [2/2] (4.88ns)   --->   "%tmp_181 = fcmp_oge  i64 %conv1_i, i64 5.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:110->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 26 'dcmp' 'tmp_181' <Predicate = true> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 27 [2/2] (4.19ns)   --->   "%tmp_182 = fcmp_olt  i32 %p_read_2, i32 6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:110->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 27 'fcmp' 'tmp_182' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 28 [2/2] (4.19ns)   --->   "%tmp_183 = fcmp_oge  i32 %p_read_2, i32 6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:113->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 28 'fcmp' 'tmp_183' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 5.79>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%bitcast_ln23 = bitcast i32 %p_read_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 29 'bitcast' 'bitcast_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln23, i32 23, i32 30" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 30 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln23 = trunc i32 %bitcast_ln23" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 31 'trunc' 'trunc_ln23' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (1.31ns)   --->   "%icmp_ln23 = icmp_ne  i8 %tmp, i8 255" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 32 'icmp' 'icmp_ln23' <Predicate = true> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 33 [1/1] (2.02ns)   --->   "%icmp_ln23_1 = icmp_eq  i23 %trunc_ln23, i23 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 33 'icmp' 'icmp_ln23_1' <Predicate = true> <Delay = 2.02> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 34 [1/1] (0.80ns)   --->   "%or_ln23 = or i1 %icmp_ln23_1, i1 %icmp_ln23" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 34 'or' 'or_ln23' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%bitcast_ln23_1 = bitcast i64 %conv1_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 35 'bitcast' 'bitcast_ln23_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_123 = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %bitcast_ln23_1, i32 52, i32 62" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 36 'partselect' 'tmp_123' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln23_1 = trunc i64 %bitcast_ln23_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 37 'trunc' 'trunc_ln23_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (1.88ns)   --->   "%icmp_ln23_2 = icmp_ne  i11 %tmp_123, i11 2047" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 38 'icmp' 'icmp_ln23_2' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (2.20ns)   --->   "%icmp_ln23_3 = icmp_eq  i52 %trunc_ln23_1, i52 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 39 'icmp' 'icmp_ln23_3' <Predicate = true> <Delay = 2.20> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.20> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 40 [1/1] (0.80ns)   --->   "%or_ln23_1 = or i1 %icmp_ln23_3, i1 %icmp_ln23_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 40 'or' 'or_ln23_1' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/2] (4.88ns)   --->   "%tmp_181 = fcmp_oge  i64 %conv1_i, i64 5.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:110->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 41 'dcmp' 'tmp_181' <Predicate = true> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 42 [1/1] (0.00ns) (grouped into LUT with out node or_ln113)   --->   "%and_ln110_1 = and i1 %or_ln23_1, i1 %tmp_181" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:110->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 42 'and' 'and_ln110_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 43 [1/2] (4.19ns)   --->   "%tmp_182 = fcmp_olt  i32 %p_read_2, i32 6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:110->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 43 'fcmp' 'tmp_182' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/1] (0.00ns) (grouped into LUT with out node or_ln113)   --->   "%and_ln110_2 = and i1 %or_ln23, i1 %tmp_182" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:110->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 44 'and' 'and_ln110_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/1] (0.00ns) (grouped into LUT with out node or_ln113)   --->   "%and_ln110 = and i1 %and_ln110_1, i1 %and_ln110_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:110->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 45 'and' 'and_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [1/2] (4.19ns)   --->   "%tmp_183 = fcmp_oge  i32 %p_read_2, i32 6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:113->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 46 'fcmp' 'tmp_183' <Predicate = true> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [1/1] (0.80ns)   --->   "%and_ln113 = and i1 %or_ln23, i1 %tmp_183" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:113->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 47 'and' 'and_ln113' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln113 = or i1 %and_ln113, i1 %and_ln110" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:113->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 48 'or' 'or_ln113' <Predicate = true> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.88>
ST_5 : Operation 49 [2/2] (4.19ns)   --->   "%tmp_173 = fcmp_oge  i32 %p_read_2, i32 4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:98->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 49 'fcmp' 'tmp_173' <Predicate = (!or_ln113)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [2/2] (4.88ns)   --->   "%tmp_174 = fcmp_olt  i64 %conv1_i, i64 4.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:98->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 50 'dcmp' 'tmp_174' <Predicate = (!or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [2/2] (4.88ns)   --->   "%tmp_175 = fcmp_oge  i64 %conv1_i, i64 4.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:101->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 51 'dcmp' 'tmp_175' <Predicate = (!or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [2/2] (4.88ns)   --->   "%tmp_176 = fcmp_olt  i64 %conv1_i, i64 4.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:101->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 52 'dcmp' 'tmp_176' <Predicate = (!or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.48>
ST_6 : Operation 53 [1/2] (4.19ns)   --->   "%tmp_173 = fcmp_oge  i32 %p_read_2, i32 4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:98->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 53 'fcmp' 'tmp_173' <Predicate = (!or_ln113)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns) (grouped into LUT with out node or_ln101)   --->   "%and_ln98_1 = and i1 %or_ln23, i1 %tmp_173" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:98->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 54 'and' 'and_ln98_1' <Predicate = (!or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 55 [1/2] (4.88ns)   --->   "%tmp_174 = fcmp_olt  i64 %conv1_i, i64 4.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:98->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 55 'dcmp' 'tmp_174' <Predicate = (!or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 56 [1/1] (0.00ns) (grouped into LUT with out node or_ln101)   --->   "%and_ln98_2 = and i1 %or_ln23_1, i1 %tmp_174" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:98->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 56 'and' 'and_ln98_2' <Predicate = (!or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into LUT with out node or_ln101)   --->   "%and_ln98 = and i1 %and_ln98_1, i1 %and_ln98_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:98->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 57 'and' 'and_ln98' <Predicate = (!or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/2] (4.88ns)   --->   "%tmp_175 = fcmp_oge  i64 %conv1_i, i64 4.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:101->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 58 'dcmp' 'tmp_175' <Predicate = (!or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (0.00ns) (grouped into LUT with out node and_ln101)   --->   "%and_ln101_1 = and i1 %or_ln23_1, i1 %tmp_175" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:101->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 59 'and' 'and_ln101_1' <Predicate = (!or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/2] (4.88ns)   --->   "%tmp_176 = fcmp_olt  i64 %conv1_i, i64 4.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:101->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 60 'dcmp' 'tmp_176' <Predicate = (!or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln101 = and i1 %and_ln101_1, i1 %tmp_176" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:101->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 61 'and' 'and_ln101' <Predicate = (!or_ln113)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln101 = or i1 %and_ln101, i1 %and_ln98" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:101->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 62 'or' 'or_ln101' <Predicate = (!or_ln113)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.88>
ST_7 : Operation 63 [2/2] (4.88ns)   --->   "%tmp_161 = fcmp_oge  i64 %conv1_i, i64 1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:80->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 63 'dcmp' 'tmp_161' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [2/2] (4.19ns)   --->   "%tmp_162 = fcmp_olt  i32 %p_read_2, i32 2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:80->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 64 'fcmp' 'tmp_162' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 65 [2/2] (4.19ns)   --->   "%tmp_163 = fcmp_oge  i32 %p_read_2, i32 2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:83->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 65 'fcmp' 'tmp_163' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 66 [2/2] (4.88ns)   --->   "%tmp_164 = fcmp_olt  i64 %conv1_i, i64 2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:83->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 66 'dcmp' 'tmp_164' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.48>
ST_8 : Operation 67 [1/2] (4.88ns)   --->   "%tmp_161 = fcmp_oge  i64 %conv1_i, i64 1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:80->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 67 'dcmp' 'tmp_161' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns) (grouped into LUT with out node or_ln83)   --->   "%and_ln80_1 = and i1 %or_ln23_1, i1 %tmp_161" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:80->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 68 'and' 'and_ln80_1' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 69 [1/2] (4.19ns)   --->   "%tmp_162 = fcmp_olt  i32 %p_read_2, i32 2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:80->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 69 'fcmp' 'tmp_162' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 70 [1/1] (0.00ns) (grouped into LUT with out node or_ln83)   --->   "%and_ln80_2 = and i1 %or_ln23, i1 %tmp_162" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:80->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 70 'and' 'and_ln80_2' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 71 [1/1] (0.00ns) (grouped into LUT with out node or_ln83)   --->   "%and_ln80 = and i1 %and_ln80_1, i1 %and_ln80_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:80->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 71 'and' 'and_ln80' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 72 [1/2] (4.19ns)   --->   "%tmp_163 = fcmp_oge  i32 %p_read_2, i32 2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:83->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 72 'fcmp' 'tmp_163' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 73 [1/1] (0.00ns) (grouped into LUT with out node and_ln83)   --->   "%and_ln83_1 = and i1 %or_ln23, i1 %tmp_163" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:83->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 73 'and' 'and_ln83_1' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 74 [1/2] (4.88ns)   --->   "%tmp_164 = fcmp_olt  i64 %conv1_i, i64 2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:83->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 74 'dcmp' 'tmp_164' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 75 [1/1] (0.00ns) (grouped into LUT with out node and_ln83)   --->   "%and_ln83_2 = and i1 %or_ln23_1, i1 %tmp_164" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:83->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 75 'and' 'and_ln83_2' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 76 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln83 = and i1 %and_ln83_1, i1 %and_ln83_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:83->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 76 'and' 'and_ln83' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 77 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln83 = or i1 %and_ln83, i1 %and_ln80" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:83->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 77 'or' 'or_ln83' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.88>
ST_9 : Operation 78 [2/2] (4.19ns)   --->   "%tmp_153 = fcmp_oge  i32 %p_read_2, i32 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:68->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 78 'fcmp' 'tmp_153' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 79 [2/2] (4.88ns)   --->   "%tmp_154 = fcmp_olt  i64 %conv1_i, i64 0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:68->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 79 'dcmp' 'tmp_154' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 80 [2/2] (4.88ns)   --->   "%tmp_155 = fcmp_oge  i64 %conv1_i, i64 0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:71->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 80 'dcmp' 'tmp_155' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 81 [2/2] (4.88ns)   --->   "%tmp_156 = fcmp_olt  i64 %conv1_i, i64 0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:71->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 81 'dcmp' 'tmp_156' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.48>
ST_10 : Operation 82 [1/2] (4.19ns)   --->   "%tmp_153 = fcmp_oge  i32 %p_read_2, i32 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:68->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 82 'fcmp' 'tmp_153' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 83 [1/1] (0.00ns) (grouped into LUT with out node or_ln71)   --->   "%and_ln68_1 = and i1 %or_ln23, i1 %tmp_153" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:68->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 83 'and' 'and_ln68_1' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 84 [1/2] (4.88ns)   --->   "%tmp_154 = fcmp_olt  i64 %conv1_i, i64 0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:68->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 84 'dcmp' 'tmp_154' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node or_ln71)   --->   "%and_ln68_2 = and i1 %or_ln23_1, i1 %tmp_154" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:68->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 85 'and' 'and_ln68_2' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 86 [1/1] (0.00ns) (grouped into LUT with out node or_ln71)   --->   "%and_ln68 = and i1 %and_ln68_1, i1 %and_ln68_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:68->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 86 'and' 'and_ln68' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 87 [1/2] (4.88ns)   --->   "%tmp_155 = fcmp_oge  i64 %conv1_i, i64 0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:71->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 87 'dcmp' 'tmp_155' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node and_ln71)   --->   "%and_ln71_1 = and i1 %or_ln23_1, i1 %tmp_155" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:71->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 88 'and' 'and_ln71_1' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 89 [1/2] (4.88ns)   --->   "%tmp_156 = fcmp_olt  i64 %conv1_i, i64 0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:71->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 89 'dcmp' 'tmp_156' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 90 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln71 = and i1 %and_ln71_1, i1 %tmp_156" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:71->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 90 'and' 'and_ln71' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 91 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln71 = or i1 %and_ln71, i1 %and_ln68" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:71->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 91 'or' 'or_ln71' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.88>
ST_11 : Operation 92 [2/2] (4.88ns)   --->   "%tmp_141 = fcmp_oge  i64 %conv1_i, i64 -2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:50->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 92 'dcmp' 'tmp_141' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 93 [2/2] (4.19ns)   --->   "%tmp_142 = fcmp_olt  i32 %p_read_2, i32 -2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:50->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 93 'fcmp' 'tmp_142' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 94 [2/2] (4.19ns)   --->   "%tmp_143 = fcmp_oge  i32 %p_read_2, i32 -2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:53->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 94 'fcmp' 'tmp_143' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 95 [2/2] (4.88ns)   --->   "%tmp_144 = fcmp_olt  i64 %conv1_i, i64 -1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:53->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 95 'dcmp' 'tmp_144' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.48>
ST_12 : Operation 96 [1/2] (4.88ns)   --->   "%tmp_141 = fcmp_oge  i64 %conv1_i, i64 -2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:50->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 96 'dcmp' 'tmp_141' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node or_ln53)   --->   "%and_ln50_1 = and i1 %or_ln23_1, i1 %tmp_141" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:50->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 97 'and' 'and_ln50_1' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 98 [1/2] (4.19ns)   --->   "%tmp_142 = fcmp_olt  i32 %p_read_2, i32 -2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:50->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 98 'fcmp' 'tmp_142' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 99 [1/1] (0.00ns) (grouped into LUT with out node or_ln53)   --->   "%and_ln50_2 = and i1 %or_ln23, i1 %tmp_142" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:50->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 99 'and' 'and_ln50_2' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node or_ln53)   --->   "%and_ln50 = and i1 %and_ln50_1, i1 %and_ln50_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:50->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 100 'and' 'and_ln50' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 101 [1/2] (4.19ns)   --->   "%tmp_143 = fcmp_oge  i32 %p_read_2, i32 -2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:53->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 101 'fcmp' 'tmp_143' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 102 [1/1] (0.00ns) (grouped into LUT with out node and_ln53)   --->   "%and_ln53_1 = and i1 %or_ln23, i1 %tmp_143" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:53->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 102 'and' 'and_ln53_1' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 103 [1/2] (4.88ns)   --->   "%tmp_144 = fcmp_olt  i64 %conv1_i, i64 -1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:53->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 103 'dcmp' 'tmp_144' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln53)   --->   "%and_ln53_2 = and i1 %or_ln23_1, i1 %tmp_144" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:53->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 104 'and' 'and_ln53_2' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 105 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln53 = and i1 %and_ln53_1, i1 %and_ln53_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:53->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 105 'and' 'and_ln53' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 106 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln53 = or i1 %and_ln53, i1 %and_ln50" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:53->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 106 'or' 'or_ln53' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.88>
ST_13 : Operation 107 [2/2] (4.19ns)   --->   "%tmp_133 = fcmp_oge  i32 %p_read_2, i32 -4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:38->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 107 'fcmp' 'tmp_133' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 108 [2/2] (4.88ns)   --->   "%tmp_134 = fcmp_olt  i64 %conv1_i, i64 -3.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:38->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 108 'dcmp' 'tmp_134' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 109 [2/2] (4.88ns)   --->   "%tmp_135 = fcmp_oge  i64 %conv1_i, i64 -3.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:41->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 109 'dcmp' 'tmp_135' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 110 [2/2] (4.88ns)   --->   "%tmp_136 = fcmp_olt  i64 %conv1_i, i64 -3.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:41->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 110 'dcmp' 'tmp_136' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 6.48>
ST_14 : Operation 111 [1/2] (4.19ns)   --->   "%tmp_133 = fcmp_oge  i32 %p_read_2, i32 -4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:38->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 111 'fcmp' 'tmp_133' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node or_ln41)   --->   "%and_ln38_1 = and i1 %or_ln23, i1 %tmp_133" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:38->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 112 'and' 'and_ln38_1' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 113 [1/2] (4.88ns)   --->   "%tmp_134 = fcmp_olt  i64 %conv1_i, i64 -3.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:38->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 113 'dcmp' 'tmp_134' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node or_ln41)   --->   "%and_ln38_2 = and i1 %or_ln23_1, i1 %tmp_134" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:38->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 114 'and' 'and_ln38_2' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node or_ln41)   --->   "%and_ln38 = and i1 %and_ln38_1, i1 %and_ln38_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:38->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 115 'and' 'and_ln38' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 116 [1/2] (4.88ns)   --->   "%tmp_135 = fcmp_oge  i64 %conv1_i, i64 -3.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:41->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 116 'dcmp' 'tmp_135' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node and_ln41)   --->   "%and_ln41_1 = and i1 %or_ln23_1, i1 %tmp_135" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:41->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 117 'and' 'and_ln41_1' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 118 [1/2] (4.88ns)   --->   "%tmp_136 = fcmp_olt  i64 %conv1_i, i64 -3.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:41->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 118 'dcmp' 'tmp_136' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 119 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln41 = and i1 %and_ln41_1, i1 %tmp_136" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:41->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 119 'and' 'and_ln41' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 120 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln41 = or i1 %and_ln41, i1 %and_ln38" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:41->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 120 'or' 'or_ln41' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.88>
ST_15 : Operation 121 [2/2] (4.88ns)   --->   "%tmp_125 = fcmp_oge  i64 %conv1_i, i64 -5.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:26->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 121 'dcmp' 'tmp_125' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 122 [2/2] (4.88ns)   --->   "%tmp_126 = fcmp_olt  i64 %conv1_i, i64 -5.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:26->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 122 'dcmp' 'tmp_126' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 123 [2/2] (4.88ns)   --->   "%tmp_127 = fcmp_oge  i64 %conv1_i, i64 -5.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:29->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 123 'dcmp' 'tmp_127' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 124 [2/2] (4.88ns)   --->   "%tmp_128 = fcmp_olt  i64 %conv1_i, i64 -4.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:29->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 124 'dcmp' 'tmp_128' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 6.48>
ST_16 : Operation 125 [1/2] (4.88ns)   --->   "%tmp_125 = fcmp_oge  i64 %conv1_i, i64 -5.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:26->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 125 'dcmp' 'tmp_125' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 126 [1/1] (0.00ns) (grouped into LUT with out node or_ln29)   --->   "%and_ln26_1 = and i1 %or_ln23_1, i1 %tmp_125" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:26->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 126 'and' 'and_ln26_1' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 127 [1/2] (4.88ns)   --->   "%tmp_126 = fcmp_olt  i64 %conv1_i, i64 -5.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:26->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 127 'dcmp' 'tmp_126' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 128 [1/1] (0.00ns) (grouped into LUT with out node or_ln29)   --->   "%and_ln26 = and i1 %and_ln26_1, i1 %tmp_126" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:26->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 128 'and' 'and_ln26' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 129 [1/2] (4.88ns)   --->   "%tmp_127 = fcmp_oge  i64 %conv1_i, i64 -5.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:29->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 129 'dcmp' 'tmp_127' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 130 [1/1] (0.00ns) (grouped into LUT with out node and_ln29)   --->   "%and_ln29_1 = and i1 %or_ln23_1, i1 %tmp_127" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:29->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 130 'and' 'and_ln29_1' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 131 [1/2] (4.88ns)   --->   "%tmp_128 = fcmp_olt  i64 %conv1_i, i64 -4.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:29->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 131 'dcmp' 'tmp_128' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 132 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln29 = and i1 %and_ln29_1, i1 %tmp_128" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:29->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 132 'and' 'and_ln29' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 133 [1/1] (0.80ns) (out node of the LUT)   --->   "%or_ln29 = or i1 %and_ln29, i1 %and_ln26" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:29->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 133 'or' 'or_ln29' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.88>
ST_17 : Operation 134 [2/2] (4.19ns)   --->   "%tmp_s = fcmp_oge  i32 %p_read_2, i32 -6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 134 'fcmp' 'tmp_s' <Predicate = (!or_ln29 & !or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 135 [2/2] (4.88ns)   --->   "%tmp_124 = fcmp_olt  i64 %conv1_i, i64 -5.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 135 'dcmp' 'tmp_124' <Predicate = (!or_ln29 & !or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 136 [2/2] (4.88ns)   --->   "%tmp_129 = fcmp_oge  i64 %conv1_i, i64 -4.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:32->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 136 'dcmp' 'tmp_129' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 137 [2/2] (4.88ns)   --->   "%tmp_130 = fcmp_olt  i64 %conv1_i, i64 -4.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:32->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 137 'dcmp' 'tmp_130' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 138 [2/2] (4.88ns)   --->   "%tmp_131 = fcmp_oge  i64 %conv1_i, i64 -4.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:35->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 138 'dcmp' 'tmp_131' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 139 [2/2] (4.19ns)   --->   "%tmp_132 = fcmp_olt  i32 %p_read_2, i32 -4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:35->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 139 'fcmp' 'tmp_132' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 140 [2/2] (4.88ns)   --->   "%tmp_137 = fcmp_oge  i64 %conv1_i, i64 -3.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:44->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 140 'dcmp' 'tmp_137' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 141 [2/2] (4.88ns)   --->   "%tmp_138 = fcmp_olt  i64 %conv1_i, i64 -2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:44->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 141 'dcmp' 'tmp_138' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 142 [2/2] (4.88ns)   --->   "%tmp_139 = fcmp_oge  i64 %conv1_i, i64 -2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:47->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 142 'dcmp' 'tmp_139' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 143 [2/2] (4.88ns)   --->   "%tmp_140 = fcmp_olt  i64 %conv1_i, i64 -2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:47->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 143 'dcmp' 'tmp_140' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 144 [2/2] (4.88ns)   --->   "%tmp_145 = fcmp_oge  i64 %conv1_i, i64 -1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:56->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 144 'dcmp' 'tmp_145' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 145 [2/2] (4.88ns)   --->   "%tmp_146 = fcmp_olt  i64 %conv1_i, i64 -1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:56->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 145 'dcmp' 'tmp_146' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 146 [2/2] (4.88ns)   --->   "%tmp_147 = fcmp_oge  i64 %conv1_i, i64 -1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:59->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 146 'dcmp' 'tmp_147' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 147 [2/2] (4.88ns)   --->   "%tmp_148 = fcmp_olt  i64 %conv1_i, i64 -0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:59->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 147 'dcmp' 'tmp_148' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 148 [2/2] (4.88ns)   --->   "%tmp_149 = fcmp_oge  i64 %conv1_i, i64 -0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:62->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 148 'dcmp' 'tmp_149' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 149 [2/2] (4.88ns)   --->   "%tmp_150 = fcmp_olt  i64 %conv1_i, i64 -0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:62->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 149 'dcmp' 'tmp_150' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 150 [2/2] (4.88ns)   --->   "%tmp_151 = fcmp_oge  i64 %conv1_i, i64 -0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:65->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 150 'dcmp' 'tmp_151' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 151 [2/2] (4.19ns)   --->   "%tmp_152 = fcmp_olt  i32 %p_read_2, i32 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:65->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 151 'fcmp' 'tmp_152' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 152 [2/2] (4.88ns)   --->   "%tmp_157 = fcmp_oge  i64 %conv1_i, i64 0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:74->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 152 'dcmp' 'tmp_157' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 153 [2/2] (4.88ns)   --->   "%tmp_158 = fcmp_olt  i64 %conv1_i, i64 1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:74->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 153 'dcmp' 'tmp_158' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 154 [2/2] (4.88ns)   --->   "%tmp_159 = fcmp_oge  i64 %conv1_i, i64 1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:77->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 154 'dcmp' 'tmp_159' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 155 [2/2] (4.88ns)   --->   "%tmp_160 = fcmp_olt  i64 %conv1_i, i64 1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:77->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 155 'dcmp' 'tmp_160' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 156 [2/2] (4.88ns)   --->   "%tmp_165 = fcmp_oge  i64 %conv1_i, i64 2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:86->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 156 'dcmp' 'tmp_165' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 157 [2/2] (4.88ns)   --->   "%tmp_166 = fcmp_olt  i64 %conv1_i, i64 2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:86->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 157 'dcmp' 'tmp_166' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 158 [2/2] (4.88ns)   --->   "%tmp_167 = fcmp_oge  i64 %conv1_i, i64 2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:89->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 158 'dcmp' 'tmp_167' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 159 [2/2] (4.88ns)   --->   "%tmp_168 = fcmp_olt  i64 %conv1_i, i64 3.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:89->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 159 'dcmp' 'tmp_168' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 160 [2/2] (4.88ns)   --->   "%tmp_169 = fcmp_oge  i64 %conv1_i, i64 3.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:92->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 160 'dcmp' 'tmp_169' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 161 [2/2] (4.88ns)   --->   "%tmp_170 = fcmp_olt  i64 %conv1_i, i64 3.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:92->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 161 'dcmp' 'tmp_170' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 162 [2/2] (4.88ns)   --->   "%tmp_171 = fcmp_oge  i64 %conv1_i, i64 3.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:95->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 162 'dcmp' 'tmp_171' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 163 [2/2] (4.19ns)   --->   "%tmp_172 = fcmp_olt  i32 %p_read_2, i32 4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:95->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 163 'fcmp' 'tmp_172' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 164 [2/2] (4.88ns)   --->   "%tmp_177 = fcmp_oge  i64 %conv1_i, i64 4.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:104->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 164 'dcmp' 'tmp_177' <Predicate = (!or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 165 [2/2] (4.88ns)   --->   "%tmp_178 = fcmp_olt  i64 %conv1_i, i64 5.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:104->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 165 'dcmp' 'tmp_178' <Predicate = (!or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 166 [2/2] (4.88ns)   --->   "%tmp_179 = fcmp_oge  i64 %conv1_i, i64 5.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:107->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 166 'dcmp' 'tmp_179' <Predicate = (!or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 167 [2/2] (4.88ns)   --->   "%tmp_180 = fcmp_olt  i64 %conv1_i, i64 5.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:107->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 167 'dcmp' 'tmp_180' <Predicate = (!or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 6.49>
ST_18 : Operation 168 [1/2] (4.19ns)   --->   "%tmp_s = fcmp_oge  i32 %p_read_2, i32 -6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 168 'fcmp' 'tmp_s' <Predicate = (!or_ln29 & !or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node lut_i_31)   --->   "%and_ln23 = and i1 %or_ln23, i1 %tmp_s" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 169 'and' 'and_ln23' <Predicate = (!or_ln29 & !or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 170 [1/2] (4.88ns)   --->   "%tmp_124 = fcmp_olt  i64 %conv1_i, i64 -5.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 170 'dcmp' 'tmp_124' <Predicate = (!or_ln29 & !or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 171 [1/1] (0.00ns) (grouped into LUT with out node lut_i_31)   --->   "%and_ln23_1 = and i1 %or_ln23_1, i1 %tmp_124" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 171 'and' 'and_ln23_1' <Predicate = (!or_ln29 & !or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 172 [1/1] (0.00ns) (grouped into LUT with out node lut_i_31)   --->   "%lut_i = and i1 %and_ln23, i1 %and_ln23_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 172 'and' 'lut_i' <Predicate = (!or_ln29 & !or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 173 [1/1] (0.00ns) (grouped into LUT with out node lut_i_31)   --->   "%zext_ln13 = zext i1 %lut_i" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:13->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 173 'zext' 'zext_ln13' <Predicate = (!or_ln29 & !or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00>
ST_18 : Operation 174 [1/1] (0.00ns) (grouped into LUT with out node lut_i_31)   --->   "%select_ln29 = select i1 %and_ln29, i2 3, i2 2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:29->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 174 'select' 'select_ln29' <Predicate = (or_ln29 & !or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 175 [1/1] (0.81ns) (out node of the LUT)   --->   "%lut_i_31 = select i1 %or_ln29, i2 %select_ln29, i2 %zext_ln13" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:29->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 175 'select' 'lut_i_31' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 176 [1/1] (0.00ns) (grouped into LUT with out node lut_i_32)   --->   "%zext_ln13_1 = zext i2 %lut_i_31" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:13->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 176 'zext' 'zext_ln13_1' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00>
ST_18 : Operation 177 [1/2] (4.88ns)   --->   "%tmp_129 = fcmp_oge  i64 %conv1_i, i64 -4.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:32->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 177 'dcmp' 'tmp_129' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 178 [1/1] (0.00ns) (grouped into LUT with out node lut_i_32)   --->   "%and_ln32_1 = and i1 %or_ln23_1, i1 %tmp_129" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:32->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 178 'and' 'and_ln32_1' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 179 [1/2] (4.88ns)   --->   "%tmp_130 = fcmp_olt  i64 %conv1_i, i64 -4.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:32->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 179 'dcmp' 'tmp_130' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 180 [1/1] (0.00ns) (grouped into LUT with out node lut_i_32)   --->   "%and_ln32 = and i1 %and_ln32_1, i1 %tmp_130" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:32->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 180 'and' 'and_ln32' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 181 [1/2] (4.88ns)   --->   "%tmp_131 = fcmp_oge  i64 %conv1_i, i64 -4.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:35->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 181 'dcmp' 'tmp_131' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 182 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%and_ln35_1 = and i1 %or_ln23_1, i1 %tmp_131" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:35->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 182 'and' 'and_ln35_1' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 183 [1/2] (4.19ns)   --->   "%tmp_132 = fcmp_olt  i32 %p_read_2, i32 -4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:35->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 183 'fcmp' 'tmp_132' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 184 [1/1] (0.00ns) (grouped into LUT with out node and_ln35)   --->   "%and_ln35_2 = and i1 %or_ln23, i1 %tmp_132" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:35->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 184 'and' 'and_ln35_2' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 185 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln35 = and i1 %and_ln35_1, i1 %and_ln35_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:35->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 185 'and' 'and_ln35' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 186 [1/1] (0.00ns) (grouped into LUT with out node lut_i_32)   --->   "%select_ln35 = select i1 %and_ln35, i3 5, i3 4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:35->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 186 'select' 'select_ln35' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 187 [1/1] (0.00ns) (grouped into LUT with out node lut_i_32)   --->   "%or_ln35 = or i1 %and_ln35, i1 %and_ln32" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:35->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 187 'or' 'or_ln35' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 188 [1/1] (0.80ns) (out node of the LUT)   --->   "%lut_i_32 = select i1 %or_ln35, i3 %select_ln35, i3 %zext_ln13_1" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:35->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 188 'select' 'lut_i_32' <Predicate = (!or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 189 [1/2] (4.88ns)   --->   "%tmp_137 = fcmp_oge  i64 %conv1_i, i64 -3.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:44->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 189 'dcmp' 'tmp_137' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 190 [1/2] (4.88ns)   --->   "%tmp_138 = fcmp_olt  i64 %conv1_i, i64 -2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:44->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 190 'dcmp' 'tmp_138' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 191 [1/2] (4.88ns)   --->   "%tmp_139 = fcmp_oge  i64 %conv1_i, i64 -2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:47->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 191 'dcmp' 'tmp_139' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 192 [1/1] (0.00ns) (grouped into LUT with out node and_ln47)   --->   "%and_ln47_1 = and i1 %or_ln23_1, i1 %tmp_139" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:47->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 192 'and' 'and_ln47_1' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 193 [1/2] (4.88ns)   --->   "%tmp_140 = fcmp_olt  i64 %conv1_i, i64 -2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:47->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 193 'dcmp' 'tmp_140' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 194 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln47 = and i1 %and_ln47_1, i1 %tmp_140" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:47->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 194 'and' 'and_ln47' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 195 [1/2] (4.88ns)   --->   "%tmp_145 = fcmp_oge  i64 %conv1_i, i64 -1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:56->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 195 'dcmp' 'tmp_145' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 196 [1/2] (4.88ns)   --->   "%tmp_146 = fcmp_olt  i64 %conv1_i, i64 -1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:56->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 196 'dcmp' 'tmp_146' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 197 [1/2] (4.88ns)   --->   "%tmp_147 = fcmp_oge  i64 %conv1_i, i64 -1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:59->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 197 'dcmp' 'tmp_147' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln59)   --->   "%and_ln59_1 = and i1 %or_ln23_1, i1 %tmp_147" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:59->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 198 'and' 'and_ln59_1' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 199 [1/2] (4.88ns)   --->   "%tmp_148 = fcmp_olt  i64 %conv1_i, i64 -0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:59->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 199 'dcmp' 'tmp_148' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 200 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln59 = and i1 %and_ln59_1, i1 %tmp_148" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:59->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 200 'and' 'and_ln59' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 201 [1/2] (4.88ns)   --->   "%tmp_149 = fcmp_oge  i64 %conv1_i, i64 -0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:62->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 201 'dcmp' 'tmp_149' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 202 [1/2] (4.88ns)   --->   "%tmp_150 = fcmp_olt  i64 %conv1_i, i64 -0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:62->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 202 'dcmp' 'tmp_150' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 203 [1/2] (4.88ns)   --->   "%tmp_151 = fcmp_oge  i64 %conv1_i, i64 -0.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:65->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 203 'dcmp' 'tmp_151' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln65)   --->   "%and_ln65_1 = and i1 %or_ln23_1, i1 %tmp_151" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:65->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 204 'and' 'and_ln65_1' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 205 [1/2] (4.19ns)   --->   "%tmp_152 = fcmp_olt  i32 %p_read_2, i32 0" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:65->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 205 'fcmp' 'tmp_152' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 206 [1/1] (0.00ns) (grouped into LUT with out node and_ln65)   --->   "%and_ln65_2 = and i1 %or_ln23, i1 %tmp_152" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:65->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 206 'and' 'and_ln65_2' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 207 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln65 = and i1 %and_ln65_1, i1 %and_ln65_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:65->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 207 'and' 'and_ln65' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 208 [1/2] (4.88ns)   --->   "%tmp_157 = fcmp_oge  i64 %conv1_i, i64 0.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:74->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 208 'dcmp' 'tmp_157' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 209 [1/2] (4.88ns)   --->   "%tmp_158 = fcmp_olt  i64 %conv1_i, i64 1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:74->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 209 'dcmp' 'tmp_158' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 210 [1/2] (4.88ns)   --->   "%tmp_159 = fcmp_oge  i64 %conv1_i, i64 1.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:77->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 210 'dcmp' 'tmp_159' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln77)   --->   "%and_ln77_1 = and i1 %or_ln23_1, i1 %tmp_159" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:77->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 211 'and' 'and_ln77_1' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 212 [1/2] (4.88ns)   --->   "%tmp_160 = fcmp_olt  i64 %conv1_i, i64 1.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:77->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 212 'dcmp' 'tmp_160' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 213 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln77 = and i1 %and_ln77_1, i1 %tmp_160" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:77->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 213 'and' 'and_ln77' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 214 [1/2] (4.88ns)   --->   "%tmp_165 = fcmp_oge  i64 %conv1_i, i64 2.4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:86->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 214 'dcmp' 'tmp_165' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 215 [1/2] (4.88ns)   --->   "%tmp_166 = fcmp_olt  i64 %conv1_i, i64 2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:86->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 215 'dcmp' 'tmp_166' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 216 [1/2] (4.88ns)   --->   "%tmp_167 = fcmp_oge  i64 %conv1_i, i64 2.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:89->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 216 'dcmp' 'tmp_167' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln89)   --->   "%and_ln89_1 = and i1 %or_ln23_1, i1 %tmp_167" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:89->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 217 'and' 'and_ln89_1' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 218 [1/2] (4.88ns)   --->   "%tmp_168 = fcmp_olt  i64 %conv1_i, i64 3.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:89->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 218 'dcmp' 'tmp_168' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 219 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln89 = and i1 %and_ln89_1, i1 %tmp_168" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:89->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 219 'and' 'and_ln89' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 220 [1/2] (4.88ns)   --->   "%tmp_169 = fcmp_oge  i64 %conv1_i, i64 3.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:92->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 220 'dcmp' 'tmp_169' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 221 [1/2] (4.88ns)   --->   "%tmp_170 = fcmp_olt  i64 %conv1_i, i64 3.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:92->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 221 'dcmp' 'tmp_170' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 222 [1/2] (4.88ns)   --->   "%tmp_171 = fcmp_oge  i64 %conv1_i, i64 3.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:95->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 222 'dcmp' 'tmp_171' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node and_ln95)   --->   "%and_ln95_1 = and i1 %or_ln23_1, i1 %tmp_171" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:95->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 223 'and' 'and_ln95_1' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 224 [1/2] (4.19ns)   --->   "%tmp_172 = fcmp_olt  i32 %p_read_2, i32 4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:95->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 224 'fcmp' 'tmp_172' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 4.19> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 4.19> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 225 [1/1] (0.00ns) (grouped into LUT with out node and_ln95)   --->   "%and_ln95_2 = and i1 %or_ln23, i1 %tmp_172" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:95->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 225 'and' 'and_ln95_2' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 226 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln95 = and i1 %and_ln95_1, i1 %and_ln95_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:95->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 226 'and' 'and_ln95' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 227 [1/2] (4.88ns)   --->   "%tmp_177 = fcmp_oge  i64 %conv1_i, i64 4.8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:104->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 227 'dcmp' 'tmp_177' <Predicate = (!or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 228 [1/2] (4.88ns)   --->   "%tmp_178 = fcmp_olt  i64 %conv1_i, i64 5.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:104->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 228 'dcmp' 'tmp_178' <Predicate = (!or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 229 [1/2] (4.88ns)   --->   "%tmp_179 = fcmp_oge  i64 %conv1_i, i64 5.2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:107->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 229 'dcmp' 'tmp_179' <Predicate = (!or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 230 [1/1] (0.00ns) (grouped into LUT with out node and_ln107)   --->   "%and_ln107_1 = and i1 %or_ln23_1, i1 %tmp_179" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:107->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 230 'and' 'and_ln107_1' <Predicate = (!or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 231 [1/2] (4.88ns)   --->   "%tmp_180 = fcmp_olt  i64 %conv1_i, i64 5.6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:107->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 231 'dcmp' 'tmp_180' <Predicate = (!or_ln113)> <Delay = 4.88> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 4.88> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 232 [1/1] (0.80ns) (out node of the LUT)   --->   "%and_ln107 = and i1 %and_ln107_1, i1 %tmp_180" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:107->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 232 'and' 'and_ln107' <Predicate = (!or_ln113)> <Delay = 0.80> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.08>
ST_19 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node lut_i_33)   --->   "%select_ln41 = select i1 %and_ln41, i3 7, i3 6" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:41->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 233 'select' 'select_ln41' <Predicate = (or_ln41 & !or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 234 [1/1] (0.81ns) (out node of the LUT)   --->   "%lut_i_33 = select i1 %or_ln41, i3 %select_ln41, i3 %lut_i_32" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:41->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 234 'select' 'lut_i_33' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.81> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 235 [1/1] (0.00ns) (grouped into LUT with out node lut_i_34)   --->   "%zext_ln13_2 = zext i3 %lut_i_33" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:13->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 235 'zext' 'zext_ln13_2' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00>
ST_19 : Operation 236 [1/1] (0.00ns) (grouped into LUT with out node lut_i_34)   --->   "%and_ln44_1 = and i1 %or_ln23_1, i1 %tmp_137" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:44->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 236 'and' 'and_ln44_1' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 237 [1/1] (0.00ns) (grouped into LUT with out node lut_i_34)   --->   "%and_ln44 = and i1 %and_ln44_1, i1 %tmp_138" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:44->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 237 'and' 'and_ln44' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node lut_i_34)   --->   "%select_ln47 = select i1 %and_ln47, i4 9, i4 8" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:47->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 238 'select' 'select_ln47' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node lut_i_34)   --->   "%or_ln47 = or i1 %and_ln47, i1 %and_ln44" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:47->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 239 'or' 'or_ln47' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 240 [1/1] (0.83ns) (out node of the LUT)   --->   "%lut_i_34 = select i1 %or_ln47, i4 %select_ln47, i4 %zext_ln13_2" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:47->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 240 'select' 'lut_i_34' <Predicate = (!or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 241 [1/1] (0.00ns) (grouped into LUT with out node lut_i_35)   --->   "%select_ln53 = select i1 %and_ln53, i4 11, i4 10" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:53->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 241 'select' 'select_ln53' <Predicate = (or_ln53 & !or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 242 [1/1] (0.83ns) (out node of the LUT)   --->   "%lut_i_35 = select i1 %or_ln53, i4 %select_ln53, i4 %lut_i_34" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:53->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 242 'select' 'lut_i_35' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node lut_i_36)   --->   "%and_ln56_1 = and i1 %or_ln23_1, i1 %tmp_145" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:56->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 243 'and' 'and_ln56_1' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 244 [1/1] (0.00ns) (grouped into LUT with out node lut_i_36)   --->   "%and_ln56 = and i1 %and_ln56_1, i1 %tmp_146" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:56->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 244 'and' 'and_ln56' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 245 [1/1] (0.00ns) (grouped into LUT with out node lut_i_36)   --->   "%select_ln59 = select i1 %and_ln59, i4 13, i4 12" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:59->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 245 'select' 'select_ln59' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 246 [1/1] (0.00ns) (grouped into LUT with out node lut_i_36)   --->   "%or_ln59 = or i1 %and_ln59, i1 %and_ln56" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:59->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 246 'or' 'or_ln59' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 247 [1/1] (0.83ns) (out node of the LUT)   --->   "%lut_i_36 = select i1 %or_ln59, i4 %select_ln59, i4 %lut_i_35" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:59->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 247 'select' 'lut_i_36' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node lut_i_37)   --->   "%and_ln62_1 = and i1 %or_ln23_1, i1 %tmp_149" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:62->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 248 'and' 'and_ln62_1' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 249 [1/1] (0.00ns) (grouped into LUT with out node lut_i_37)   --->   "%and_ln62 = and i1 %and_ln62_1, i1 %tmp_150" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:62->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 249 'and' 'and_ln62' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 250 [1/1] (0.00ns) (grouped into LUT with out node lut_i_37)   --->   "%select_ln65 = select i1 %and_ln65, i4 15, i4 14" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:65->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 250 'select' 'select_ln65' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 251 [1/1] (0.00ns) (grouped into LUT with out node lut_i_37)   --->   "%or_ln65 = or i1 %and_ln65, i1 %and_ln62" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:65->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 251 'or' 'or_ln65' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 252 [1/1] (0.83ns) (out node of the LUT)   --->   "%lut_i_37 = select i1 %or_ln65, i4 %select_ln65, i4 %lut_i_36" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:65->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 252 'select' 'lut_i_37' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.83> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 253 [1/1] (0.00ns) (grouped into LUT with out node lut_i_38)   --->   "%zext_ln13_3 = zext i4 %lut_i_37" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:13->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 253 'zext' 'zext_ln13_3' <Predicate = (!or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00>
ST_19 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node lut_i_38)   --->   "%select_ln71 = select i1 %and_ln71, i5 17, i5 16" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:71->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 254 'select' 'select_ln71' <Predicate = (or_ln71 & !or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 255 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_38 = select i1 %or_ln71, i5 %select_ln71, i5 %zext_ln13_3" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:71->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 255 'select' 'lut_i_38' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 256 [1/1] (0.00ns) (grouped into LUT with out node lut_i_39)   --->   "%and_ln74_1 = and i1 %or_ln23_1, i1 %tmp_157" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:74->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 256 'and' 'and_ln74_1' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 257 [1/1] (0.00ns) (grouped into LUT with out node lut_i_39)   --->   "%and_ln74 = and i1 %and_ln74_1, i1 %tmp_158" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:74->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 257 'and' 'and_ln74' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 258 [1/1] (0.00ns) (grouped into LUT with out node lut_i_39)   --->   "%select_ln77 = select i1 %and_ln77, i5 19, i5 18" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:77->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 258 'select' 'select_ln77' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node lut_i_39)   --->   "%or_ln77 = or i1 %and_ln77, i1 %and_ln74" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:77->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 259 'or' 'or_ln77' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 260 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_39 = select i1 %or_ln77, i5 %select_ln77, i5 %lut_i_38" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:77->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 260 'select' 'lut_i_39' <Predicate = (!or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 261 [1/1] (0.00ns) (grouped into LUT with out node lut_i_40)   --->   "%select_ln83 = select i1 %and_ln83, i5 21, i5 20" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:83->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 261 'select' 'select_ln83' <Predicate = (or_ln83 & !or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 262 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_40 = select i1 %or_ln83, i5 %select_ln83, i5 %lut_i_39" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:83->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 262 'select' 'lut_i_40' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 20 <SV = 19> <Delay = 4.88>
ST_20 : Operation 263 [1/1] (0.00ns) (grouped into LUT with out node lut_i_41)   --->   "%and_ln86_1 = and i1 %or_ln23_1, i1 %tmp_165" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:86->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 263 'and' 'and_ln86_1' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 264 [1/1] (0.00ns) (grouped into LUT with out node lut_i_41)   --->   "%and_ln86 = and i1 %and_ln86_1, i1 %tmp_166" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:86->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 264 'and' 'and_ln86' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node lut_i_41)   --->   "%select_ln89 = select i1 %and_ln89, i5 23, i5 22" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:89->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 265 'select' 'select_ln89' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 266 [1/1] (0.00ns) (grouped into LUT with out node lut_i_41)   --->   "%or_ln89 = or i1 %and_ln89, i1 %and_ln86" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:89->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 266 'or' 'or_ln89' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 267 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_41 = select i1 %or_ln89, i5 %select_ln89, i5 %lut_i_40" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:89->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 267 'select' 'lut_i_41' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 268 [1/1] (0.00ns) (grouped into LUT with out node lut_i_42)   --->   "%and_ln92_1 = and i1 %or_ln23_1, i1 %tmp_169" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:92->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 268 'and' 'and_ln92_1' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 269 [1/1] (0.00ns) (grouped into LUT with out node lut_i_42)   --->   "%and_ln92 = and i1 %and_ln92_1, i1 %tmp_170" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:92->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 269 'and' 'and_ln92' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node lut_i_42)   --->   "%select_ln95 = select i1 %and_ln95, i5 25, i5 24" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:95->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 270 'select' 'select_ln95' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node lut_i_42)   --->   "%or_ln95 = or i1 %and_ln95, i1 %and_ln92" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:95->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 271 'or' 'or_ln95' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 272 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_42 = select i1 %or_ln95, i5 %select_ln95, i5 %lut_i_41" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:95->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 272 'select' 'lut_i_42' <Predicate = (!or_ln101 & !or_ln113)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 273 [1/1] (0.00ns) (grouped into LUT with out node lut_i_43)   --->   "%select_ln101 = select i1 %and_ln101, i5 27, i5 26" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:101->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 273 'select' 'select_ln101' <Predicate = (or_ln101 & !or_ln113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 274 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_43 = select i1 %or_ln101, i5 %select_ln101, i5 %lut_i_42" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:101->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 274 'select' 'lut_i_43' <Predicate = (!or_ln113)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node lut_i_44)   --->   "%and_ln104_1 = and i1 %or_ln23_1, i1 %tmp_177" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:104->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 275 'and' 'and_ln104_1' <Predicate = (!or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node lut_i_44)   --->   "%and_ln104 = and i1 %and_ln104_1, i1 %tmp_178" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:104->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 276 'and' 'and_ln104' <Predicate = (!or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node lut_i_44)   --->   "%select_ln107 = select i1 %and_ln107, i5 29, i5 28" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:107->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 277 'select' 'select_ln107' <Predicate = (!or_ln113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node lut_i_44)   --->   "%or_ln107 = or i1 %and_ln107, i1 %and_ln104" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:107->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 278 'or' 'or_ln107' <Predicate = (!or_ln113)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 279 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_44 = select i1 %or_ln107, i5 %select_ln107, i5 %lut_i_43" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:107->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 279 'select' 'lut_i_44' <Predicate = (!or_ln113)> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node lut_i_45)   --->   "%select_ln113 = select i1 %and_ln113, i5 31, i5 30" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:113->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 280 'select' 'select_ln113' <Predicate = (or_ln113)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 281 [1/1] (0.97ns) (out node of the LUT)   --->   "%lut_i_45 = select i1 %or_ln113, i5 %select_ln113, i5 %lut_i_44" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:113->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 281 'select' 'lut_i_45' <Predicate = true> <Delay = 0.97> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 21 <SV = 20> <Delay = 2.77>
ST_21 : Operation 282 [1/1] (0.00ns)   --->   "%zext_ln13_4 = zext i5 %lut_i_45" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:13->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 282 'zext' 'zext_ln13_4' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 283 [1/1] (0.00ns)   --->   "%sigmoid_lut_addr = getelementptr i32 %sigmoid_lut, i32 0, i32 %zext_ln13_4" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:116->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 283 'getelementptr' 'sigmoid_lut_addr' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 284 [2/2] (2.77ns)   --->   "%sigmoid_lut_load = load i5 %sigmoid_lut_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:116->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 284 'load' 'sigmoid_lut_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>

State 22 <SV = 21> <Delay = 2.77>
ST_22 : Operation 285 [1/2] (2.77ns)   --->   "%sigmoid_lut_load = load i5 %sigmoid_lut_addr" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:116->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 285 'load' 'sigmoid_lut_load' <Predicate = true> <Delay = 2.77> <CoreInst = "ROM">   --->   Core 95 'ROM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 32> <ROM>
ST_22 : Operation 286 [1/1] (0.00ns)   --->   "%ret_ln364 = ret i32 %sigmoid_lut_load" [/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364]   --->   Operation 286 'ret' 'ret_ln364' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.16ns
The critical path consists of the following:
	wire read on port 'p_read' (/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:12->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [4]  (0 ns)
	'fpext' operation ('conv1_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [5]  (3.16 ns)

 <State 2>: 3.16ns
The critical path consists of the following:
	'fpext' operation ('conv1_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [5]  (3.16 ns)

 <State 3>: 4.88ns
The critical path consists of the following:
	'dcmp' operation ('tmp_181', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:110->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [191]  (4.88 ns)

 <State 4>: 5.8ns
The critical path consists of the following:
	'fcmp' operation ('tmp_183', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:113->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [196]  (4.2 ns)
	'and' operation ('and_ln113', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:113->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [197]  (0.8 ns)
	'or' operation ('or_ln113', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:113->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [199]  (0.8 ns)

 <State 5>: 4.88ns
The critical path consists of the following:
	'dcmp' operation ('tmp_174', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:98->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [170]  (4.88 ns)

 <State 6>: 6.48ns
The critical path consists of the following:
	'dcmp' operation ('tmp_175', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:101->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [173]  (4.88 ns)
	'and' operation ('and_ln101_1', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:101->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [174]  (0 ns)
	'and' operation ('and_ln101', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:101->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [176]  (0.8 ns)
	'or' operation ('or_ln101', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:101->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [178]  (0.8 ns)

 <State 7>: 4.88ns
The critical path consists of the following:
	'dcmp' operation ('tmp_161', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:80->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [132]  (4.88 ns)

 <State 8>: 6.48ns
The critical path consists of the following:
	'dcmp' operation ('tmp_164', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:83->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [139]  (4.88 ns)
	'and' operation ('and_ln83_2', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:83->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [140]  (0 ns)
	'and' operation ('and_ln83', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:83->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [141]  (0.8 ns)
	'or' operation ('or_ln83', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:83->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [143]  (0.8 ns)

 <State 9>: 4.88ns
The critical path consists of the following:
	'dcmp' operation ('tmp_154', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:68->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [111]  (4.88 ns)

 <State 10>: 6.48ns
The critical path consists of the following:
	'dcmp' operation ('tmp_155', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:71->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [114]  (4.88 ns)
	'and' operation ('and_ln71_1', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:71->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [115]  (0 ns)
	'and' operation ('and_ln71', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:71->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [117]  (0.8 ns)
	'or' operation ('or_ln71', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:71->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [119]  (0.8 ns)

 <State 11>: 4.88ns
The critical path consists of the following:
	'dcmp' operation ('tmp_141', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:50->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [72]  (4.88 ns)

 <State 12>: 6.48ns
The critical path consists of the following:
	'dcmp' operation ('tmp_144', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:53->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [79]  (4.88 ns)
	'and' operation ('and_ln53_2', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:53->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [80]  (0 ns)
	'and' operation ('and_ln53', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:53->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [81]  (0.8 ns)
	'or' operation ('or_ln53', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:53->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [83]  (0.8 ns)

 <State 13>: 4.88ns
The critical path consists of the following:
	'dcmp' operation ('tmp_134', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:38->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [50]  (4.88 ns)

 <State 14>: 6.48ns
The critical path consists of the following:
	'dcmp' operation ('tmp_135', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:41->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [53]  (4.88 ns)
	'and' operation ('and_ln41_1', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:41->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [54]  (0 ns)
	'and' operation ('and_ln41', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:41->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [56]  (0.8 ns)
	'or' operation ('or_ln41', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:41->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [58]  (0.8 ns)

 <State 15>: 4.88ns
The critical path consists of the following:
	'dcmp' operation ('tmp_125', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:26->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [24]  (4.88 ns)

 <State 16>: 6.48ns
The critical path consists of the following:
	'dcmp' operation ('tmp_127', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:29->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [28]  (4.88 ns)
	'and' operation ('and_ln29_1', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:29->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [29]  (0 ns)
	'and' operation ('and_ln29', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:29->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [31]  (0.8 ns)
	'or' operation ('or_ln29', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:29->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [33]  (0.8 ns)

 <State 17>: 4.88ns
The critical path consists of the following:
	'dcmp' operation ('tmp_124', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [20]  (4.88 ns)

 <State 18>: 6.5ns
The critical path consists of the following:
	'dcmp' operation ('tmp_124', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [20]  (4.88 ns)
	'and' operation ('and_ln23_1', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [21]  (0 ns)
	'and' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:23->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [22]  (0 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:29->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [34]  (0.813 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:35->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [47]  (0.8 ns)

 <State 19>: 7.08ns
The critical path consists of the following:
	'select' operation ('select_ln41', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:41->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [57]  (0 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:41->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [59]  (0.813 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:47->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [71]  (0.836 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:53->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [84]  (0.836 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:59->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [95]  (0.836 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:65->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [107]  (0.836 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:71->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [120]  (0.976 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:77->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [131]  (0.976 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:83->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [144]  (0.976 ns)

 <State 20>: 4.88ns
The critical path consists of the following:
	'and' operation ('and_ln86_1', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:86->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [146]  (0 ns)
	'and' operation ('and_ln86', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:86->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [148]  (0 ns)
	'or' operation ('or_ln89', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:89->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [154]  (0 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:89->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [155]  (0.976 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:95->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [167]  (0.976 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:101->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [179]  (0.976 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:107->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [190]  (0.976 ns)
	'select' operation ('lut_i', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:113->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [200]  (0.976 ns)

 <State 21>: 2.77ns
The critical path consists of the following:
	'getelementptr' operation ('sigmoid_lut_addr', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:116->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) [202]  (0 ns)
	'load' operation ('r', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:116->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) on array 'sigmoid_lut' [203]  (2.77 ns)

 <State 22>: 2.77ns
The critical path consists of the following:
	'load' operation ('r', /home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:116->/home/jrk/vivado/zc706/sdk/wksp1/zc706_lstm_kernels/src/krnl_lstm.cpp:364) on array 'sigmoid_lut' [203]  (2.77 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
