<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Project4.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ALU.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Add4.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Add4.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Add4.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Add4.xst"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Addr_buffer.spl"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="Addr_buffer.tfi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Anti_jitter.ngr"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CauseExt32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CauseExt32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CauseExt32.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CoPorcessor0.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="CoPorcessor0.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="CoPorcessor0.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="CoPorcessor0.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="CoPorcessor0.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="CoPorcessor0_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="CoPorcessor0_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Data_path.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Data_path_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Ext_32_Unsigned.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="Ext_32_Unsigned.sym" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Ext_32_Unsigned_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="LCD_1602.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="LCD_1602.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="LCD_1602.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="LCD_1602.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="MIO_BUS.ngr"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="MIO_BUS.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="MIO_BUS.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="MIO_BUS.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="MIO_BUS_isim_beh.exe"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Muliti_CPU.ngr"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Muliti_CPU.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Muliti_CPU_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PCNext.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="PCNext.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PCNext.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PCNext.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="PC_Minus_4.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="PC_Minus_4.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="PC_Minus_4.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="PC_Minus_4.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="PC_Minus_4.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="PC_Minus_4_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="REG32.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="REG32.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="REG32.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Regs_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Status_shifter.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="Status_shifter.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="Status_shifter.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="Status_shifter.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Test_MIO_BUS_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Test_MIO_BUS_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Top_SCPU_IOBUS_App.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Top_SCPU_IOBUS_App.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Top_SCPU_IOBUS_App.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Top_SCPU_IOBUS_App.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Top_SCPU_IOBUS_App.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Top_SCPU_IOBUS_App.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Top_SCPU_IOBUS_App.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Top_SCPU_IOBUS_App.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Top_SCPU_IOBUS_App.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Top_SCPU_IOBUS_App.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Top_SCPU_IOBUS_App.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_SCPU_IOBUS_App.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Top_SCPU_IOBUS_App.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Top_SCPU_IOBUS_App.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Top_SCPU_IOBUS_App.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Top_SCPU_IOBUS_App.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Top_SCPU_IOBUS_App.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Top_SCPU_IOBUS_App.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Top_SCPU_IOBUS_App.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="Top_SCPU_IOBUS_App.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Top_SCPU_IOBUS_App.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Top_SCPU_IOBUS_App.xst"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_SCPU_IOBUS_App_Top_SCPU_IOBUS_App_sch_tb_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Top_SCPU_IOBUS_App_Top_SCPU_IOBUS_App_sch_tb_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Top_SCPU_IOBUS_App_Top_SCPU_IOBUS_App_sch_tb_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_SCPU_IOBUS_App_beh.prj"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Top_SCPU_IOBUS_App_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Top_SCPU_IOBUS_App_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="Top_SCPU_IOBUS_App_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="Top_SCPU_IOBUS_App_isim_beh.wdb"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Top_SCPU_IOBUS_App_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Top_SCPU_IOBUS_App_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Top_SCPU_IOBUS_App_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Top_SCPU_IOBUS_App_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_SCPU_IOBUS_App_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_SCPU_IOBUS_App_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Top_SCPU_IOBUS_App_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Top_SCPU_IOBUS_App_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_SCPU_IOBUS_App_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Top_SCPU_IOBUS_App_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Top_SCPU_IOBUS_App_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Top_SCPU_IOBUS_App_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_SCPU_IOBUS_App_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="Top_SCPU_IOBUS_Sch.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="Top_SCPU_IOBUS_Sch.cmd_log"/>
    <file xil_pn:fileType="FILE_JHD" xil_pn:name="Top_SCPU_IOBUS_Sch.jhd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="Top_SCPU_IOBUS_Sch.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Top_SCPU_IOBUS_Sch.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="Top_SCPU_IOBUS_Sch.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="Top_SCPU_IOBUS_Sch.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="Top_SCPU_IOBUS_Sch.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="Top_SCPU_IOBUS_Sch.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="Top_SCPU_IOBUS_Sch.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="Top_SCPU_IOBUS_Sch.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="Top_SCPU_IOBUS_Sch.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="Top_SCPU_IOBUS_Sch.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="Top_SCPU_IOBUS_Sch.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="Top_SCPU_IOBUS_Sch.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="Top_SCPU_IOBUS_Sch.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="Top_SCPU_IOBUS_Sch.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="Top_SCPU_IOBUS_Sch.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="Top_SCPU_IOBUS_Sch.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="Top_SCPU_IOBUS_Sch.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="Top_SCPU_IOBUS_Sch.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="Top_SCPU_IOBUS_Sch.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Top_SCPU_IOBUS_Sch_envsettings.html"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="Top_SCPU_IOBUS_Sch_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Top_SCPU_IOBUS_Sch_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="Top_SCPU_IOBUS_Sch_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="Top_SCPU_IOBUS_Sch_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="Top_SCPU_IOBUS_Sch_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_SCPU_IOBUS_Sch_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_SCPU_IOBUS_Sch_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="Top_SCPU_IOBUS_Sch_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="Top_SCPU_IOBUS_Sch_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_SCPU_IOBUS_Sch_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="Top_SCPU_IOBUS_Sch_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="Top_SCPU_IOBUS_Sch_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="Top_SCPU_IOBUS_Sch_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="Top_SCPU_IOBUS_Sch_xst.xrpt"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="VGA.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="VGA.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="VGA.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA_controller.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="VGA_controller.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="VGA_controller.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="VGA_controller.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_VERILOG_INSTTEMPLATE" xil_pn:name="VGA_controller.tfi"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="VGA_controller.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="VGA_controller_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD" xil_pn:name="_impact.cmd"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="_impact.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="clk50M_500_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="clk50M_500_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clk50M_500_stx_beh.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ctrl.ngr"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ctrl.prj"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="ctrl.spl"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="ctrl.stx"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="ctrl.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="ctrl.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="ctrl_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ctrl_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="ipcore_dir/coregen.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="led_Dev_IO.ngr"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="led_Dev_IO_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="mux2to1_10.spl"/>
    <file xil_pn:fileType="FILE_SYMBOL" xil_pn:name="mux2to1_10.sym" xil_pn:origination="imported"/>
    <file xil_pn:fileType="FILE_SPL" xil_pn:name="mux2to1_15.spl"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="mux4to1_5.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="mux4to1_5.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="mux4to1_5.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="pixel_generation_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="planAhead_run_1"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="seven_seg_Dev_IO.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="seven_seg_dev.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_scpu_iobus_app.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_scpu_iobus_app.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_scpu_iobus_app.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="top_scpu_iobus_sch.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="top_scpu_iobus_sch.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="top_scpu_iobus_sch.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_sync.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="vga_sync.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="vga_sync.xst"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_sync_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="vga_sync_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="vga_sync_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="vga_sync_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1447914309" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1447914309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447914309" xil_pn:in_ck="1230871882536761050" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1447914309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADC32.v"/>
      <outfile xil_pn:name="Anti_jitter.v"/>
      <outfile xil_pn:name="CoPorcessor0.v"/>
      <outfile xil_pn:name="Counter_3channel.v"/>
      <outfile xil_pn:name="Ext_32.v"/>
      <outfile xil_pn:name="Ext_32_Unsigned.v"/>
      <outfile xil_pn:name="MIO_BUS.v"/>
      <outfile xil_pn:name="PC_Minus_4.v"/>
      <outfile xil_pn:name="REG32.v"/>
      <outfile xil_pn:name="Regs.v"/>
      <outfile xil_pn:name="SignalExt_32.v"/>
      <outfile xil_pn:name="VGA_controller.v"/>
      <outfile xil_pn:name="and32.v"/>
      <outfile xil_pn:name="clk_div.v"/>
      <outfile xil_pn:name="ctrl.v"/>
      <outfile xil_pn:name="keyboard_buffer.v"/>
      <outfile xil_pn:name="led_Dev_IO.v"/>
      <outfile xil_pn:name="mux2to1_32.v"/>
      <outfile xil_pn:name="mux2to1_32_test.v"/>
      <outfile xil_pn:name="mux4to1_32.v"/>
      <outfile xil_pn:name="mux4to1_5.v"/>
      <outfile xil_pn:name="mux8to1_32.v"/>
      <outfile xil_pn:name="nor32.v"/>
      <outfile xil_pn:name="or32.v"/>
      <outfile xil_pn:name="or_bit_32.v"/>
      <outfile xil_pn:name="pixel_generation.v"/>
      <outfile xil_pn:name="srl32.v"/>
      <outfile xil_pn:name="vga_sync.v"/>
      <outfile xil_pn:name="xor32.v"/>
    </transform>
    <transform xil_pn:end_ts="1447914309" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="-8139010083995447707" xil_pn:start_ts="1447914309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447914311" xil_pn:in_ck="-4431015034039509471" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="4009568737309019623" xil_pn:start_ts="1447914309">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ALU.vf"/>
      <outfile xil_pn:name="Data_path.vf"/>
      <outfile xil_pn:name="Muliti_CPU.vf"/>
      <outfile xil_pn:name="Top_SCPU_IOBUS_App.vf"/>
    </transform>
    <transform xil_pn:end_ts="1447914311" xil_pn:in_ck="-8357276928766242747" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="3895523839594410221" xil_pn:start_ts="1447914311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="ipcore_dir/VRAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/VRAM.v"/>
    </transform>
    <transform xil_pn:end_ts="1447914311" xil_pn:in_ck="-5123018281097989072" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1447914311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ADC32.v"/>
      <outfile xil_pn:name="ALU.vf"/>
      <outfile xil_pn:name="Anti_jitter.v"/>
      <outfile xil_pn:name="CoPorcessor0.v"/>
      <outfile xil_pn:name="Counter_3channel.v"/>
      <outfile xil_pn:name="Data_path.vf"/>
      <outfile xil_pn:name="Ext_32.v"/>
      <outfile xil_pn:name="Ext_32_Unsigned.v"/>
      <outfile xil_pn:name="MIO_BUS.v"/>
      <outfile xil_pn:name="Muliti_CPU.vf"/>
      <outfile xil_pn:name="PC_Minus_4.v"/>
      <outfile xil_pn:name="REG32.v"/>
      <outfile xil_pn:name="Regs.v"/>
      <outfile xil_pn:name="SignalExt_32.v"/>
      <outfile xil_pn:name="Top_SCPU_IOBUS_App.vf"/>
      <outfile xil_pn:name="VGA_controller.v"/>
      <outfile xil_pn:name="and32.v"/>
      <outfile xil_pn:name="clk_div.v"/>
      <outfile xil_pn:name="ctrl.v"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="ipcore_dir/VRAM.v"/>
      <outfile xil_pn:name="keyboard_buffer.v"/>
      <outfile xil_pn:name="led_Dev_IO.v"/>
      <outfile xil_pn:name="mux2to1_32.v"/>
      <outfile xil_pn:name="mux2to1_32_test.v"/>
      <outfile xil_pn:name="mux4to1_32.v"/>
      <outfile xil_pn:name="mux4to1_5.v"/>
      <outfile xil_pn:name="mux8to1_32.v"/>
      <outfile xil_pn:name="nor32.v"/>
      <outfile xil_pn:name="or32.v"/>
      <outfile xil_pn:name="or_bit_32.v"/>
      <outfile xil_pn:name="pixel_generation.v"/>
      <outfile xil_pn:name="srl32.v"/>
      <outfile xil_pn:name="vga_sync.v"/>
      <outfile xil_pn:name="xor32.v"/>
    </transform>
    <transform xil_pn:end_ts="1447914315" xil_pn:in_ck="-5123018281097989072" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5633868233385158571" xil_pn:start_ts="1447914311">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Top_SCPU_IOBUS_App_beh.prj"/>
      <outfile xil_pn:name="Top_SCPU_IOBUS_App_isim_beh.exe"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="isim.log"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1447914315" xil_pn:in_ck="-5926415698245550026" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7010645120269071662" xil_pn:start_ts="1447914315">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="Top_SCPU_IOBUS_App_isim_beh.wdb"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="isim.log"/>
    </transform>
    <transform xil_pn:end_ts="1444979427" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1444979427">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1447912305" xil_pn:in_ck="-4431015034039509471" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-3802268313563078617" xil_pn:start_ts="1447912302">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ALU.vf"/>
      <outfile xil_pn:name="Data_path.vf"/>
      <outfile xil_pn:name="Muliti_CPU.vf"/>
      <outfile xil_pn:name="Top_SCPU_IOBUS_App.vf"/>
    </transform>
    <transform xil_pn:end_ts="1447912306" xil_pn:in_ck="-8357276928766242747" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="3895523839594410221" xil_pn:start_ts="1447912305">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.ngc"/>
      <outfile xil_pn:name="ipcore_dir/RAM_B.v"/>
      <outfile xil_pn:name="ipcore_dir/VRAM.ngc"/>
      <outfile xil_pn:name="ipcore_dir/VRAM.v"/>
    </transform>
    <transform xil_pn:name="TRAN_SubProjectAbstractToPreProxy">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444979429" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-8139010083995447707" xil_pn:start_ts="1444979429">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1444979513" xil_pn:in_ck="-2675640010864512073" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="-3893270297158069842" xil_pn:start_ts="1444979513">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1444979513" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="6096470610995618423" xil_pn:start_ts="1444979513">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1447912411" xil_pn:in_ck="-2651050590825813751" xil_pn:name="TRANEXT_xstsynthesize_spartan3e" xil_pn:prop_ck="-6919417848881724296" xil_pn:start_ts="1447912365">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1445067113" xil_pn:in_ck="126434668282414473" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="540767658745808272" xil_pn:start_ts="1445067113">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
    </transform>
    <transform xil_pn:end_ts="1447912420" xil_pn:in_ck="-6588800925842633440" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="3942616033144895920" xil_pn:start_ts="1447912411">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1447912431" xil_pn:in_ck="-3832447319960613410" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-5849673150125579957" xil_pn:start_ts="1447912420">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputChanged"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1447912508" xil_pn:in_ck="2833723930342988791" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="994012547557731707" xil_pn:start_ts="1447912431">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1447912540" xil_pn:in_ck="-2478021222149303535" xil_pn:name="TRANEXT_bitFile_spartan3e" xil_pn:prop_ck="287829442711806529" xil_pn:start_ts="1447912511">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1445430689" xil_pn:in_ck="-8449298938844885445" xil_pn:name="TRAN_configureTargetDevice" xil_pn:prop_ck="5582947192412673156" xil_pn:start_ts="1445430684">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="InputChanged"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1447912508" xil_pn:in_ck="-3832447319960613542" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416186" xil_pn:start_ts="1447912502">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="InputRemoved"/>
      <status xil_pn:value="OutputRemoved"/>
    </transform>
  </transforms>

</generated_project>
