{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Mar 03 21:03:17 2020 " "Info: Processing started: Tue Mar 03 21:03:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off zjw_cunchuqi1 -c zjw_cunchuqi1 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off zjw_cunchuqi1 -c zjw_cunchuqi1 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "Clk_cdu " "Info: Assuming node \"Clk_cdu\" is an undefined clock" {  } { { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 5 -1 0 } } { "b:/quartus/bin/Assignment Editor.qase" "" { Assignment "b:/quartus/bin/Assignment Editor.qase" 1 { { 0 "Clk_cdu" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "Clk_cdu register pc\[0\] register pc\[0\] 287.85 MHz 3.474 ns Internal " "Info: Clock \"Clk_cdu\" has Internal fmax of 287.85 MHz between source register \"pc\[0\]\" and destination register \"pc\[0\]\" (period= 3.474 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.210 ns + Longest register register " "Info: + Longest register to register delay is 3.210 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pc\[0\] 1 REG LCFF_X18_Y9_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y9_N15; Fanout = 3; REG Node = 'pc\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[0] } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.206 ns) 0.861 ns bus_Reg\[0\]~10 2 COMB LCCOMB_X19_Y9_N24 1 " "Info: 2: + IC(0.655 ns) + CELL(0.206 ns) = 0.861 ns; Loc. = LCCOMB_X19_Y9_N24; Fanout = 1; COMB Node = 'bus_Reg\[0\]~10'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { pc[0] bus_Reg[0]~10 } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.206 ns) 2.065 ns bus_Reg\[0\]~11 3 COMB LCCOMB_X19_Y9_N8 3 " "Info: 3: + IC(0.998 ns) + CELL(0.206 ns) = 2.065 ns; Loc. = LCCOMB_X19_Y9_N8; Fanout = 3; COMB Node = 'bus_Reg\[0\]~11'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.204 ns" { bus_Reg[0]~10 bus_Reg[0]~11 } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.460 ns) 3.210 ns pc\[0\] 4 REG LCFF_X18_Y9_N15 3 " "Info: 4: + IC(0.685 ns) + CELL(0.460 ns) = 3.210 ns; Loc. = LCFF_X18_Y9_N15; Fanout = 3; REG Node = 'pc\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.145 ns" { bus_Reg[0]~11 pc[0] } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.872 ns ( 27.17 % ) " "Info: Total cell delay = 0.872 ns ( 27.17 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.338 ns ( 72.83 % ) " "Info: Total interconnect delay = 2.338 ns ( 72.83 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.210 ns" { pc[0] bus_Reg[0]~10 bus_Reg[0]~11 pc[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "3.210 ns" { pc[0] {} bus_Reg[0]~10 {} bus_Reg[0]~11 {} pc[0] {} } { 0.000ns 0.655ns 0.998ns 0.685ns } { 0.000ns 0.206ns 0.206ns 0.460ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.000 ns - Smallest " "Info: - Smallest clock skew is 0.000 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_cdu destination 2.749 ns + Shortest register " "Info: + Shortest clock path from clock \"Clk_cdu\" to destination register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns Clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clk_cdu'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_cdu } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns Clk_cdu~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'Clk_cdu~clkctrl'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { Clk_cdu Clk_cdu~clkctrl } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.749 ns pc\[0\] 3 REG LCFF_X18_Y9_N15 3 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X18_Y9_N15; Fanout = 3; REG Node = 'pc\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { Clk_cdu~clkctrl pc[0] } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.24 % ) " "Info: Total cell delay = 1.766 ns ( 64.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.76 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { Clk_cdu Clk_cdu~clkctrl pc[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { Clk_cdu {} Clk_cdu~combout {} Clk_cdu~clkctrl {} pc[0] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_cdu source 2.749 ns - Longest register " "Info: - Longest clock path from clock \"Clk_cdu\" to source register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns Clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clk_cdu'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_cdu } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns Clk_cdu~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'Clk_cdu~clkctrl'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { Clk_cdu Clk_cdu~clkctrl } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.749 ns pc\[0\] 3 REG LCFF_X18_Y9_N15 3 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X18_Y9_N15; Fanout = 3; REG Node = 'pc\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { Clk_cdu~clkctrl pc[0] } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.24 % ) " "Info: Total cell delay = 1.766 ns ( 64.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.76 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { Clk_cdu Clk_cdu~clkctrl pc[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { Clk_cdu {} Clk_cdu~combout {} Clk_cdu~clkctrl {} pc[0] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { Clk_cdu Clk_cdu~clkctrl pc[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { Clk_cdu {} Clk_cdu~combout {} Clk_cdu~clkctrl {} pc[0] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { Clk_cdu {} Clk_cdu~combout {} Clk_cdu~clkctrl {} pc[0] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "3.210 ns" { pc[0] bus_Reg[0]~10 bus_Reg[0]~11 pc[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "3.210 ns" { pc[0] {} bus_Reg[0]~10 {} bus_Reg[0]~11 {} pc[0] {} } { 0.000ns 0.655ns 0.998ns 0.685ns } { 0.000ns 0.206ns 0.206ns 0.460ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { Clk_cdu Clk_cdu~clkctrl pc[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { Clk_cdu {} Clk_cdu~combout {} Clk_cdu~clkctrl {} pc[0] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { Clk_cdu {} Clk_cdu~combout {} Clk_cdu~clkctrl {} pc[0] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "pc\[7\] pcld Clk_cdu 8.825 ns register " "Info: tsu for register \"pc\[7\]\" (data pin = \"pcld\", clock pin = \"Clk_cdu\") is 8.825 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.614 ns + Longest pin register " "Info: + Longest pin to register delay is 11.614 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.934 ns) 0.934 ns pcld 1 PIN PIN_129 2 " "Info: 1: + IC(0.000 ns) + CELL(0.934 ns) = 0.934 ns; Loc. = PIN_129; Fanout = 2; PIN Node = 'pcld'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pcld } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.724 ns) + CELL(0.624 ns) 8.282 ns seq2~1 2 COMB LCCOMB_X22_Y13_N0 2 " "Info: 2: + IC(6.724 ns) + CELL(0.624 ns) = 8.282 ns; Loc. = LCCOMB_X22_Y13_N0; Fanout = 2; COMB Node = 'seq2~1'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.348 ns" { pcld seq2~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.467 ns) + CELL(0.735 ns) 10.484 ns pc\[0\]~25 3 COMB LCCOMB_X18_Y9_N14 2 " "Info: 3: + IC(1.467 ns) + CELL(0.735 ns) = 10.484 ns; Loc. = LCCOMB_X18_Y9_N14; Fanout = 2; COMB Node = 'pc\[0\]~25'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.202 ns" { seq2~1 pc[0]~25 } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.570 ns pc\[1\]~27 4 COMB LCCOMB_X18_Y9_N16 2 " "Info: 4: + IC(0.000 ns) + CELL(0.086 ns) = 10.570 ns; Loc. = LCCOMB_X18_Y9_N16; Fanout = 2; COMB Node = 'pc\[1\]~27'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pc[0]~25 pc[1]~27 } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.656 ns pc\[2\]~29 5 COMB LCCOMB_X18_Y9_N18 2 " "Info: 5: + IC(0.000 ns) + CELL(0.086 ns) = 10.656 ns; Loc. = LCCOMB_X18_Y9_N18; Fanout = 2; COMB Node = 'pc\[2\]~29'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pc[1]~27 pc[2]~29 } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.742 ns pc\[3\]~31 6 COMB LCCOMB_X18_Y9_N20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.086 ns) = 10.742 ns; Loc. = LCCOMB_X18_Y9_N20; Fanout = 2; COMB Node = 'pc\[3\]~31'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pc[2]~29 pc[3]~31 } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.828 ns pc\[4\]~33 7 COMB LCCOMB_X18_Y9_N22 2 " "Info: 7: + IC(0.000 ns) + CELL(0.086 ns) = 10.828 ns; Loc. = LCCOMB_X18_Y9_N22; Fanout = 2; COMB Node = 'pc\[4\]~33'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pc[3]~31 pc[4]~33 } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 10.914 ns pc\[5\]~35 8 COMB LCCOMB_X18_Y9_N24 2 " "Info: 8: + IC(0.000 ns) + CELL(0.086 ns) = 10.914 ns; Loc. = LCCOMB_X18_Y9_N24; Fanout = 2; COMB Node = 'pc\[5\]~35'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pc[4]~33 pc[5]~35 } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.086 ns) 11.000 ns pc\[6\]~37 9 COMB LCCOMB_X18_Y9_N26 1 " "Info: 9: + IC(0.000 ns) + CELL(0.086 ns) = 11.000 ns; Loc. = LCCOMB_X18_Y9_N26; Fanout = 1; COMB Node = 'pc\[6\]~37'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.086 ns" { pc[5]~35 pc[6]~37 } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.506 ns) 11.506 ns pc\[7\]~38 10 COMB LCCOMB_X18_Y9_N28 1 " "Info: 10: + IC(0.000 ns) + CELL(0.506 ns) = 11.506 ns; Loc. = LCCOMB_X18_Y9_N28; Fanout = 1; COMB Node = 'pc\[7\]~38'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.506 ns" { pc[6]~37 pc[7]~38 } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 11.614 ns pc\[7\] 11 REG LCFF_X18_Y9_N29 2 " "Info: 11: + IC(0.000 ns) + CELL(0.108 ns) = 11.614 ns; Loc. = LCFF_X18_Y9_N29; Fanout = 2; REG Node = 'pc\[7\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { pc[7]~38 pc[7] } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.423 ns ( 29.47 % ) " "Info: Total cell delay = 3.423 ns ( 29.47 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.191 ns ( 70.53 % ) " "Info: Total interconnect delay = 8.191 ns ( 70.53 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "11.614 ns" { pcld seq2~1 pc[0]~25 pc[1]~27 pc[2]~29 pc[3]~31 pc[4]~33 pc[5]~35 pc[6]~37 pc[7]~38 pc[7] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "11.614 ns" { pcld {} pcld~combout {} seq2~1 {} pc[0]~25 {} pc[1]~27 {} pc[2]~29 {} pc[3]~31 {} pc[4]~33 {} pc[5]~35 {} pc[6]~37 {} pc[7]~38 {} pc[7] {} } { 0.000ns 0.000ns 6.724ns 1.467ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.934ns 0.624ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_cdu destination 2.749 ns - Shortest register " "Info: - Shortest clock path from clock \"Clk_cdu\" to destination register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns Clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clk_cdu'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_cdu } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns Clk_cdu~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'Clk_cdu~clkctrl'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { Clk_cdu Clk_cdu~clkctrl } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.749 ns pc\[7\] 3 REG LCFF_X18_Y9_N29 2 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X18_Y9_N29; Fanout = 2; REG Node = 'pc\[7\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { Clk_cdu~clkctrl pc[7] } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.24 % ) " "Info: Total cell delay = 1.766 ns ( 64.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.76 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { Clk_cdu Clk_cdu~clkctrl pc[7] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { Clk_cdu {} Clk_cdu~combout {} Clk_cdu~clkctrl {} pc[7] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "11.614 ns" { pcld seq2~1 pc[0]~25 pc[1]~27 pc[2]~29 pc[3]~31 pc[4]~33 pc[5]~35 pc[6]~37 pc[7]~38 pc[7] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "11.614 ns" { pcld {} pcld~combout {} seq2~1 {} pc[0]~25 {} pc[1]~27 {} pc[2]~29 {} pc[3]~31 {} pc[4]~33 {} pc[5]~35 {} pc[6]~37 {} pc[7]~38 {} pc[7] {} } { 0.000ns 0.000ns 6.724ns 1.467ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns 0.000ns } { 0.000ns 0.934ns 0.624ns 0.735ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.086ns 0.506ns 0.108ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { Clk_cdu Clk_cdu~clkctrl pc[7] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { Clk_cdu {} Clk_cdu~combout {} Clk_cdu~clkctrl {} pc[7] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Clk_cdu d\[0\] pc\[0\] 11.123 ns register " "Info: tco from clock \"Clk_cdu\" to destination pin \"d\[0\]\" through register \"pc\[0\]\" is 11.123 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_cdu source 2.749 ns + Longest register " "Info: + Longest clock path from clock \"Clk_cdu\" to source register is 2.749 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns Clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clk_cdu'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_cdu } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns Clk_cdu~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'Clk_cdu~clkctrl'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { Clk_cdu Clk_cdu~clkctrl } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.840 ns) + CELL(0.666 ns) 2.749 ns pc\[0\] 3 REG LCFF_X18_Y9_N15 3 " "Info: 3: + IC(0.840 ns) + CELL(0.666 ns) = 2.749 ns; Loc. = LCFF_X18_Y9_N15; Fanout = 3; REG Node = 'pc\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.506 ns" { Clk_cdu~clkctrl pc[0] } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.24 % ) " "Info: Total cell delay = 1.766 ns ( 64.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.983 ns ( 35.76 % ) " "Info: Total interconnect delay = 0.983 ns ( 35.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { Clk_cdu Clk_cdu~clkctrl pc[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { Clk_cdu {} Clk_cdu~combout {} Clk_cdu~clkctrl {} pc[0] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.070 ns + Longest register pin " "Info: + Longest register to pin delay is 8.070 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns pc\[0\] 1 REG LCFF_X18_Y9_N15 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X18_Y9_N15; Fanout = 3; REG Node = 'pc\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc[0] } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.206 ns) 0.861 ns bus_Reg\[0\]~10 2 COMB LCCOMB_X19_Y9_N24 1 " "Info: 2: + IC(0.655 ns) + CELL(0.206 ns) = 0.861 ns; Loc. = LCCOMB_X19_Y9_N24; Fanout = 1; COMB Node = 'bus_Reg\[0\]~10'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.861 ns" { pc[0] bus_Reg[0]~10 } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.206 ns) 2.065 ns bus_Reg\[0\]~11 3 COMB LCCOMB_X19_Y9_N8 3 " "Info: 3: + IC(0.998 ns) + CELL(0.206 ns) = 2.065 ns; Loc. = LCCOMB_X19_Y9_N8; Fanout = 3; COMB Node = 'bus_Reg\[0\]~11'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.204 ns" { bus_Reg[0]~10 bus_Reg[0]~11 } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.949 ns) + CELL(3.056 ns) 8.070 ns d\[0\] 4 PIN PIN_7 0 " "Info: 4: + IC(2.949 ns) + CELL(3.056 ns) = 8.070 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'd\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "6.005 ns" { bus_Reg[0]~11 d[0] } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.468 ns ( 42.97 % ) " "Info: Total cell delay = 3.468 ns ( 42.97 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.602 ns ( 57.03 % ) " "Info: Total interconnect delay = 4.602 ns ( 57.03 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.070 ns" { pc[0] bus_Reg[0]~10 bus_Reg[0]~11 d[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.070 ns" { pc[0] {} bus_Reg[0]~10 {} bus_Reg[0]~11 {} d[0] {} } { 0.000ns 0.655ns 0.998ns 2.949ns } { 0.000ns 0.206ns 0.206ns 3.056ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.749 ns" { Clk_cdu Clk_cdu~clkctrl pc[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.749 ns" { Clk_cdu {} Clk_cdu~combout {} Clk_cdu~clkctrl {} pc[0] {} } { 0.000ns 0.000ns 0.143ns 0.840ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "8.070 ns" { pc[0] bus_Reg[0]~10 bus_Reg[0]~11 d[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "8.070 ns" { pc[0] {} bus_Reg[0]~10 {} bus_Reg[0]~11 {} d[0] {} } { 0.000ns 0.655ns 0.998ns 2.949ns } { 0.000ns 0.206ns 0.206ns 3.056ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "pc_bus d\[0\] 16.012 ns Longest " "Info: Longest tpd from source pin \"pc_bus\" to destination pin \"d\[0\]\" is 16.012 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.955 ns) 0.955 ns pc_bus 1 PIN PIN_28 17 " "Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_28; Fanout = 17; PIN Node = 'pc_bus'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_bus } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(7.232 ns) + CELL(0.616 ns) 8.803 ns bus_Reg\[0\]~10 2 COMB LCCOMB_X19_Y9_N24 1 " "Info: 2: + IC(7.232 ns) + CELL(0.616 ns) = 8.803 ns; Loc. = LCCOMB_X19_Y9_N24; Fanout = 1; COMB Node = 'bus_Reg\[0\]~10'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.848 ns" { pc_bus bus_Reg[0]~10 } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.998 ns) + CELL(0.206 ns) 10.007 ns bus_Reg\[0\]~11 3 COMB LCCOMB_X19_Y9_N8 3 " "Info: 3: + IC(0.998 ns) + CELL(0.206 ns) = 10.007 ns; Loc. = LCCOMB_X19_Y9_N8; Fanout = 3; COMB Node = 'bus_Reg\[0\]~11'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.204 ns" { bus_Reg[0]~10 bus_Reg[0]~11 } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.949 ns) + CELL(3.056 ns) 16.012 ns d\[0\] 4 PIN PIN_7 0 " "Info: 4: + IC(2.949 ns) + CELL(3.056 ns) = 16.012 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'd\[0\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "6.005 ns" { bus_Reg[0]~11 d[0] } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.833 ns ( 30.18 % ) " "Info: Total cell delay = 4.833 ns ( 30.18 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "11.179 ns ( 69.82 % ) " "Info: Total interconnect delay = 11.179 ns ( 69.82 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "16.012 ns" { pc_bus bus_Reg[0]~10 bus_Reg[0]~11 d[0] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "16.012 ns" { pc_bus {} pc_bus~combout {} bus_Reg[0]~10 {} bus_Reg[0]~11 {} d[0] {} } { 0.000ns 0.000ns 7.232ns 0.998ns 2.949ns } { 0.000ns 0.955ns 0.616ns 0.206ns 3.056ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "ar\[6\] d\[6\] Clk_cdu -4.815 ns register " "Info: th for register \"ar\[6\]\" (data pin = \"d\[6\]\", clock pin = \"Clk_cdu\") is -4.815 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Clk_cdu destination 2.751 ns + Longest register " "Info: + Longest clock path from clock \"Clk_cdu\" to destination register is 2.751 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns Clk_cdu 1 CLK PIN_17 1 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 1; CLK Node = 'Clk_cdu'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { Clk_cdu } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns Clk_cdu~clkctrl 2 COMB CLKCTRL_G2 16 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 16; COMB Node = 'Clk_cdu~clkctrl'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { Clk_cdu Clk_cdu~clkctrl } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 5 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.842 ns) + CELL(0.666 ns) 2.751 ns ar\[6\] 3 REG LCFF_X19_Y9_N13 1 " "Info: 3: + IC(0.842 ns) + CELL(0.666 ns) = 2.751 ns; Loc. = LCFF_X19_Y9_N13; Fanout = 1; REG Node = 'ar\[6\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "1.508 ns" { Clk_cdu~clkctrl ar[6] } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.19 % ) " "Info: Total cell delay = 1.766 ns ( 64.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.985 ns ( 35.81 % ) " "Info: Total interconnect delay = 0.985 ns ( 35.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { Clk_cdu Clk_cdu~clkctrl ar[6] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { Clk_cdu {} Clk_cdu~combout {} Clk_cdu~clkctrl {} ar[6] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 17 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.872 ns - Shortest pin register " "Info: - Shortest pin to register delay is 7.872 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns d\[6\] 1 PIN PIN_122 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = PIN_122; Fanout = 1; PIN Node = 'd\[6\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "" { d[6] } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.944 ns) 0.944 ns d\[6\]~9 2 COMB IOC_X19_Y14_N2 1 " "Info: 2: + IC(0.000 ns) + CELL(0.944 ns) = 0.944 ns; Loc. = IOC_X19_Y14_N2; Fanout = 1; COMB Node = 'd\[6\]~9'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.944 ns" { d[6] d[6]~9 } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.169 ns) + CELL(0.651 ns) 7.764 ns bus_Reg\[6\]~23 3 COMB LCCOMB_X19_Y9_N12 3 " "Info: 3: + IC(6.169 ns) + CELL(0.651 ns) = 7.764 ns; Loc. = LCCOMB_X19_Y9_N12; Fanout = 3; COMB Node = 'bus_Reg\[6\]~23'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "6.820 ns" { d[6]~9 bus_Reg[6]~23 } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 13 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 7.872 ns ar\[6\] 4 REG LCFF_X19_Y9_N13 1 " "Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 7.872 ns; Loc. = LCFF_X19_Y9_N13; Fanout = 1; REG Node = 'ar\[6\]'" {  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { bus_Reg[6]~23 ar[6] } "NODE_NAME" } } { "zjw_cunchuqi1.vhd" "" { Text "C:/Users/apple/Desktop/´æ´¢Æ÷/zjw_cunchuqi/zjw_cunchuqi1/zjw_cunchuqi1.vhd" 17 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.703 ns ( 21.63 % ) " "Info: Total cell delay = 1.703 ns ( 21.63 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.169 ns ( 78.37 % ) " "Info: Total interconnect delay = 6.169 ns ( 78.37 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.872 ns" { d[6] d[6]~9 bus_Reg[6]~23 ar[6] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "7.872 ns" { d[6] {} d[6]~9 {} bus_Reg[6]~23 {} ar[6] {} } { 0.000ns 0.000ns 6.169ns 0.000ns } { 0.000ns 0.944ns 0.651ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "2.751 ns" { Clk_cdu Clk_cdu~clkctrl ar[6] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "2.751 ns" { Clk_cdu {} Clk_cdu~combout {} Clk_cdu~clkctrl {} ar[6] {} } { 0.000ns 0.000ns 0.143ns 0.842ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "b:/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "b:/quartus/bin/TimingClosureFloorplan.fld" "" "7.872 ns" { d[6] d[6]~9 bus_Reg[6]~23 ar[6] } "NODE_NAME" } } { "b:/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "b:/quartus/bin/Technology_Viewer.qrui" "7.872 ns" { d[6] {} d[6]~9 {} bus_Reg[6]~23 {} ar[6] {} } { 0.000ns 0.000ns 6.169ns 0.000ns } { 0.000ns 0.944ns 0.651ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "196 " "Info: Peak virtual memory: 196 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Mar 03 21:03:18 2020 " "Info: Processing ended: Tue Mar 03 21:03:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
