// Seed: 3482728241
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  output logic [7:0] id_8;
  output wire id_7;
  input wire id_6;
  input wire id_5;
  input wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  assign id_8[1] = id_3;
endmodule
module module_1 #(
    parameter id_13 = 32'd50
) (
    input wand id_0,
    output wand id_1,
    input tri1 id_2,
    output logic id_3,
    input wand id_4,
    output tri0 id_5,
    output tri1 id_6,
    input supply1 id_7
    , id_12,
    input wor id_8
    , _id_13,
    output uwire id_9,
    input wire id_10
);
  wire id_14;
  always @*
    if (-1) begin : LABEL_0
      $signed(87);
      ;
    end
  wire id_15;
  wire id_16;
  ;
  logic id_17 = id_7;
  initial id_3 <= id_4;
  module_0 modCall_1 (
      id_16,
      id_14,
      id_16,
      id_15,
      id_15,
      id_15,
      id_12,
      id_17,
      id_16
  );
  parameter id_18 = 1;
  assign id_17[id_13] = "";
  assign id_5 = id_17 || 1;
endmodule
