;//  ASM code generated by mikroVirtualMachine for PIC - V. 3.0.0.0
;  Date/Time: 26/03/05 20:45:44
;  Info: http://www.mikroelektronika.co.yu


;// ADDRESS	OPCODE	ASM
; ----------------------------------------------
$0000	$28E2	GOTO	teste_main
$0004	$	teste_interrupt:
$0004	$00F1	MOVWF	STACK_i_1
$0005	$0E03	SWAPF	STATUS, W
$0006	$0183	CLRF	STATUS
$0007	$00F2	MOVWF	STACK_i_2
$0008	$0804	MOVF	FSR, W
$0009	$00F0	MOVWF	STACK_i_0
$000A	$080A	MOVF	PCLATH, W
$000B	$00F3	MOVWF	STACK_i_3
$000C	$018A	CLRF	PCLATH
$000D	$110B	BCF	INTCON, 2
$000E	$0AA0	INCF	main_global_indice, F
$000F	$3001	MOVLW	1
$0010	$0220	SUBWF	main_global_indice, W
$0011	$1D03	BTFSS	STATUS, Z
$0012	$2816	GOTO	teste_L_50
$0013	$	teste_L_49:
$0013	$30FF	MOVLW	255
$0014	$00F6	MOVWF	STACK_i_6
$0015	$2817	GOTO	teste_L_52
$0016	$	teste_L_50:
$0016	$01F6	CLRF	STACK_i_6
$0017	$	teste_L_52:
$0017	$30FF	MOVLW	255
$0018	$0276	SUBWF	STACK_i_6, W
$0019	$1D03	BTFSS	STATUS, Z
$001A	$2821	GOTO	teste_L_54
$001B	$	teste_L_53:
$001B	$1086	BCF	PORTB, 1
$001C	$300D	MOVLW	13
$001D	$0088	MOVWF	PORTD
$001E	$1221	BCF	main_global_teclado0, 4
$001F	$12A1	BCF	main_global_teclado0, 5
$0020	$1321	BCF	main_global_teclado0, 6
$0021	$	teste_L_54:
$0021	$	teste_L_51:
$0021	$3000	MOVLW	0
$0022	$1885	BTFSC	PORTA, 1
$0023	$3001	MOVLW	1
$0024	$00FA	MOVWF	STACK_i_10
$0025	$3000	MOVLW	0
$0026	$027A	SUBWF	STACK_i_10, W
$0027	$1D03	BTFSS	STATUS, Z
$0028	$282C	GOTO	teste_L_56
$0029	$	teste_L_55:
$0029	$30FF	MOVLW	255
$002A	$00FB	MOVWF	STACK_i_11
$002B	$282D	GOTO	teste_L_58
$002C	$	teste_L_56:
$002C	$01FB	CLRF	STACK_i_11
$002D	$	teste_L_58:
$002D	$30FF	MOVLW	255
$002E	$027B	SUBWF	STACK_i_11, W
$002F	$1D03	BTFSS	STATUS, Z
$0030	$2832	GOTO	teste_L_60
$0031	$	teste_L_59:
$0031	$1621	BSF	main_global_teclado0, 4
$0032	$	teste_L_60:
$0032	$	teste_L_57:
$0032	$3000	MOVLW	0
$0033	$1905	BTFSC	PORTA, 2
$0034	$3001	MOVLW	1
$0035	$00FB	MOVWF	STACK_i_11
$0036	$3000	MOVLW	0
$0037	$027B	SUBWF	STACK_i_11, W
$0038	$1D03	BTFSS	STATUS, Z
$0039	$283D	GOTO	teste_L_62
$003A	$	teste_L_61:
$003A	$30FF	MOVLW	255
$003B	$00FC	MOVWF	STACK_i_12
$003C	$283E	GOTO	teste_L_64
$003D	$	teste_L_62:
$003D	$01FC	CLRF	STACK_i_12
$003E	$	teste_L_64:
$003E	$30FF	MOVLW	255
$003F	$027C	SUBWF	STACK_i_12, W
$0040	$1D03	BTFSS	STATUS, Z
$0041	$2843	GOTO	teste_L_66
$0042	$	teste_L_65:
$0042	$16A1	BSF	main_global_teclado0, 5
$0043	$	teste_L_66:
$0043	$	teste_L_63:
$0043	$3000	MOVLW	0
$0044	$1989	BTFSC	PORTE, 3
$0045	$3001	MOVLW	1
$0046	$00FC	MOVWF	STACK_i_12
$0047	$3000	MOVLW	0
$0048	$027C	SUBWF	STACK_i_12, W
$0049	$1D03	BTFSS	STATUS, Z
$004A	$284E	GOTO	teste_L_68
$004B	$	teste_L_67:
$004B	$30FF	MOVLW	255
$004C	$00FD	MOVWF	STACK_i_13
$004D	$284F	GOTO	teste_L_70
$004E	$	teste_L_68:
$004E	$01FD	CLRF	STACK_i_13
$004F	$	teste_L_70:
$004F	$30FF	MOVLW	255
$0050	$027D	SUBWF	STACK_i_13, W
$0051	$1D03	BTFSS	STATUS, Z
$0052	$2854	GOTO	teste_L_72
$0053	$	teste_L_71:
$0053	$1721	BSF	main_global_teclado0, 6
$0054	$	teste_L_72:
$0054	$	teste_L_69:
$0054	$0820	MOVF	main_global_indice, W
$0055	$00FC	MOVWF	STACK_i_12
$0056	$03FC	DECF	STACK_i_12, F
$0057	$3022	MOVLW	main_global_vetor_display_1
$0058	$0084	MOVWF	FSR
$0059	$087C	MOVF	STACK_i_12, W
$005A	$0784	ADDWF	FSR, F
$005B	$	teste_L_73:
$005B	$0800	MOVF	INDF, W
$005C	$0088	MOVWF	PORTD
$005D	$1506	BSF	PORTB, 2
$005E	$1106	BCF	PORTB, 2
$005F	$300B	MOVLW	11
$0060	$0088	MOVWF	PORTD
$0061	$13A1	BCF	main_global_teclado0, 7
$0062	$1025	BCF	main_global_teclado1, 0
$0063	$10A5	BCF	main_global_teclado1, 1
$0064	$3000	MOVLW	0
$0065	$1885	BTFSC	PORTA, 1
$0066	$3001	MOVLW	1
$0067	$00A8	MOVWF	STACK_i_18
$0068	$3000	MOVLW	0
$0069	$0228	SUBWF	STACK_i_18, W
$006A	$1D03	BTFSS	STATUS, Z
$006B	$286F	GOTO	teste_L_75
$006C	$	teste_L_74:
$006C	$30FF	MOVLW	255
$006D	$00A9	MOVWF	STACK_i_19
$006E	$2870	GOTO	teste_L_77
$006F	$	teste_L_75:
$006F	$01A9	CLRF	STACK_i_19
$0070	$	teste_L_77:
$0070	$30FF	MOVLW	255
$0071	$0229	SUBWF	STACK_i_19, W
$0072	$1D03	BTFSS	STATUS, Z
$0073	$2875	GOTO	teste_L_79
$0074	$	teste_L_78:
$0074	$17A1	BSF	main_global_teclado0, 7
$0075	$	teste_L_79:
$0075	$	teste_L_76:
$0075	$3000	MOVLW	0
$0076	$1905	BTFSC	PORTA, 2
$0077	$3001	MOVLW	1
$0078	$00A9	MOVWF	STACK_i_19
$0079	$3000	MOVLW	0
$007A	$0229	SUBWF	STACK_i_19, W
$007B	$1D03	BTFSS	STATUS, Z
$007C	$2880	GOTO	teste_L_81
$007D	$	teste_L_80:
$007D	$30FF	MOVLW	255
$007E	$00AA	MOVWF	STACK_i_20
$007F	$2881	GOTO	teste_L_83
$0080	$	teste_L_81:
$0080	$01AA	CLRF	STACK_i_20
$0081	$	teste_L_83:
$0081	$30FF	MOVLW	255
$0082	$022A	SUBWF	STACK_i_20, W
$0083	$1D03	BTFSS	STATUS, Z
$0084	$2886	GOTO	teste_L_85
$0085	$	teste_L_84:
$0085	$1425	BSF	main_global_teclado1, 0
$0086	$	teste_L_85:
$0086	$	teste_L_82:
$0086	$3000	MOVLW	0
$0087	$1989	BTFSC	PORTE, 3
$0088	$3001	MOVLW	1
$0089	$00AA	MOVWF	STACK_i_20
$008A	$3000	MOVLW	0
$008B	$022A	SUBWF	STACK_i_20, W
$008C	$1D03	BTFSS	STATUS, Z
$008D	$2891	GOTO	teste_L_87
$008E	$	teste_L_86:
$008E	$30FF	MOVLW	255
$008F	$00AB	MOVWF	STACK_i_21
$0090	$2892	GOTO	teste_L_89
$0091	$	teste_L_87:
$0091	$01AB	CLRF	STACK_i_21
$0092	$	teste_L_89:
$0092	$30FF	MOVLW	255
$0093	$022B	SUBWF	STACK_i_21, W
$0094	$1D03	BTFSS	STATUS, Z
$0095	$2897	GOTO	teste_L_91
$0096	$	teste_L_90:
$0096	$14A5	BSF	main_global_teclado1, 1
$0097	$	teste_L_91:
$0097	$	teste_L_88:
$0097	$0820	MOVF	main_global_indice, W
$0098	$00AA	MOVWF	STACK_i_20
$0099	$03AA	DECF	STACK_i_20, F
$009A	$3022	MOVLW	main_global_vetor_display_1
$009B	$0084	MOVWF	FSR
$009C	$082A	MOVF	STACK_i_20, W
$009D	$0784	ADDWF	FSR, F
$009E	$	teste_L_92:
$009E	$0800	MOVF	INDF, W
$009F	$0088	MOVWF	PORTD
$00A0	$1586	BSF	PORTB, 3
$00A1	$1186	BCF	PORTB, 3
$00A2	$3007	MOVLW	7
$00A3	$0088	MOVWF	PORTD
$00A4	$1125	BCF	main_global_teclado1, 2
$00A5	$1021	BCF	main_global_teclado0, 0
$00A6	$11A5	BCF	main_global_teclado1, 3
$00A7	$3000	MOVLW	0
$00A8	$1885	BTFSC	PORTA, 1
$00A9	$3001	MOVLW	1
$00AA	$00B0	MOVWF	STACK_i_26
$00AB	$3000	MOVLW	0
$00AC	$0230	SUBWF	STACK_i_26, W
$00AD	$1D03	BTFSS	STATUS, Z
$00AE	$28B2	GOTO	teste_L_94
$00AF	$	teste_L_93:
$00AF	$30FF	MOVLW	255
$00B0	$00B1	MOVWF	STACK_i_27
$00B1	$28B3	GOTO	teste_L_96
$00B2	$	teste_L_94:
$00B2	$01B1	CLRF	STACK_i_27
$00B3	$	teste_L_96:
$00B3	$30FF	MOVLW	255
$00B4	$0231	SUBWF	STACK_i_27, W
$00B5	$1D03	BTFSS	STATUS, Z
$00B6	$28B8	GOTO	teste_L_98
$00B7	$	teste_L_97:
$00B7	$1525	BSF	main_global_teclado1, 2
$00B8	$	teste_L_98:
$00B8	$	teste_L_95:
$00B8	$3000	MOVLW	0
$00B9	$1905	BTFSC	PORTA, 2
$00BA	$3001	MOVLW	1
$00BB	$00B1	MOVWF	STACK_i_27
$00BC	$3000	MOVLW	0
$00BD	$0231	SUBWF	STACK_i_27, W
$00BE	$1D03	BTFSS	STATUS, Z
$00BF	$28C3	GOTO	teste_L_100
$00C0	$	teste_L_99:
$00C0	$30FF	MOVLW	255
$00C1	$00B2	MOVWF	STACK_i_28
$00C2	$28C4	GOTO	teste_L_102
$00C3	$	teste_L_100:
$00C3	$01B2	CLRF	STACK_i_28
$00C4	$	teste_L_102:
$00C4	$30FF	MOVLW	255
$00C5	$0232	SUBWF	STACK_i_28, W
$00C6	$1D03	BTFSS	STATUS, Z
$00C7	$28C9	GOTO	teste_L_104
$00C8	$	teste_L_103:
$00C8	$1421	BSF	main_global_teclado0, 0
$00C9	$	teste_L_104:
$00C9	$	teste_L_101:
$00C9	$3000	MOVLW	0
$00CA	$1989	BTFSC	PORTE, 3
$00CB	$3001	MOVLW	1
$00CC	$00B2	MOVWF	STACK_i_28
$00CD	$	teste_L_105:
$00CD	$15A5	BSF	main_global_teclado1, 3
$00CE	$	teste_L_106:
$00CE	$	teste_L_107:
$00CE	$0820	MOVF	main_global_indice, W
$00CF	$00B2	MOVWF	STACK_i_28
$00D0	$03B2	DECF	STACK_i_28, F
$00D1	$3022	MOVLW	main_global_vetor_display_1
$00D2	$0084	MOVWF	FSR
$00D3	$0832	MOVF	STACK_i_28, W
$00D4	$0784	ADDWF	FSR, F
$00D5	$	teste_L_108:
$00D5	$0800	MOVF	INDF, W
$00D6	$0088	MOVWF	PORTD
$00D7	$1606	BSF	PORTB, 4
$00D8	$01A0	CLRF	main_global_indice
$00D9	$0873	MOVF	STACK_i_3, W
$00DA	$008A	MOVWF	PCLATH
$00DB	$0870	MOVF	STACK_i_0, W
$00DC	$0084	MOVWF	FSR
$00DD	$0E72	SWAPF	STACK_i_2, W
$00DE	$0083	MOVWF	STATUS
$00DF	$0EF1	SWAPF	STACK_i_1, F
$00E0	$0E71	SWAPF	STACK_i_1, W
$00E1	$0009	RETFIE
$00E2	$	teste_main:
$00E2	$3030	MOVLW	48
$00E3	$1303	BCF	STATUS,RP1
$00E4	$1683	BSF	STATUS,RP0
$00E5	$0085	MOVWF	TRISA
$00E6	$0186	CLRF	TRISB
$00E7	$0188	CLRF	TRISD
$00E8	$3001	MOVLW	1
$00E9	$0089	MOVWF	TRISE
$00EA	$3080	MOVLW	128
$00EB	$0081	MOVWF	OPTION_REG
$00EC	$1283	BCF	STATUS,RP0
$00ED	$01A0	CLRF	main_global_indice
$00EE	$01A1	CLRF	main_global_teclado0
$00EF	$01A5	CLRF	main_global_teclado1
$00F0	$3007	MOVLW	7
$00F1	$1683	BSF	STATUS,RP0
$00F2	$009F	MOVWF	ADCON1
$00F3	$30A0	MOVLW	160
$00F4	$008B	MOVWF	INTCON
$00F5	$	teste_main_loop_principal:
$00F5	$28F5	GOTO	teste_main_loop_principal
$00F6	$	teste_L_109:
$00F6	$28F6	GOTO	teste_L_109
