# compile vhdl design source files
vhdl xil_defaultlib  "../../../prueba2.srcs/sources_1/new/SimpleALU.vhd"
vhdl xil_defaultlib  "../../../../Downloads/SimpleALU_tb.vhd"

# Do not sort compile order
nosort
