# ğŸ”³ RISC-V SoC Tapeout Program â€” Week 0 

Welcome to the beginning of my journey in the **VSD RISC-V SoC Tapeout Program** ğŸš€.  
This repository captures my **Week 0 progress**, where I focused on understanding the program, setting up the required tools, and preparing my environment for upcoming digital VLSI experiments.  

---

## ğŸ¯ Week 0 Goals  
- ğŸ—ï¸ Understand the program structure and tapeout process  
- ğŸ› ï¸ Install and configure open-source EDA tools  
- âœ… Verify tool functionality with simple runs  
- ğŸ“‚ Set up a dedicated GitHub repository for documentation  

---

## âœ… Tasks Completed  

| ğŸ“ Task | ğŸ“Œ Activity | ğŸ¯ Completion |
|---------|------------|---------------|
| 0 | Getting started with Digital VLSI SoC design and planning | âœ… |
| 1 | Installed **Yosys** (Logic synthesis) âš™ï¸ | âœ… |
| 2 | Installed **Icarus Verilog** (Simulation) ğŸ“ | âœ… |
| 3 | Installed **GTKWave** (Waveform analysis) ğŸ“Š | âœ… |
| 4 | Created repo `RISC-V-SoC-Tapeout_Week-0` ğŸ“‚ | âœ… |

---

