// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module icmp_server_top_convert_axis_to_net_axis_64_1 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        udpIn_TVALID,
        udpIn_internal_din,
        udpIn_internal_full_n,
        udpIn_internal_write,
        udpIn_TDATA,
        udpIn_TREADY,
        udpIn_TKEEP,
        udpIn_TSTRB,
        udpIn_TLAST
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input   udpIn_TVALID;
output  [127:0] udpIn_internal_din;
input   udpIn_internal_full_n;
output   udpIn_internal_write;
input  [63:0] udpIn_TDATA;
output   udpIn_TREADY;
input  [7:0] udpIn_TKEEP;
input  [7:0] udpIn_TSTRB;
input  [0:0] udpIn_TLAST;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg udpIn_internal_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire   [0:0] tmp_nbreadreq_fu_34_p6;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [0:0] tmp_reg_91;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg    udpIn_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    udpIn_internal_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [63:0] tmp_data_V_reg_95;
reg   [7:0] tmp_keep_V_reg_100;
reg   [0:0] tmp_last_V_reg_105;
reg    ap_block_pp0_stage0_01001;
wire   [72:0] tmp_31_i_fu_79_p4;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to0;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    regslice_both_udpIn_V_data_V_U_apdone_blk;
wire   [63:0] udpIn_TDATA_int_regslice;
wire    udpIn_TVALID_int_regslice;
reg    udpIn_TREADY_int_regslice;
wire    regslice_both_udpIn_V_data_V_U_ack_in;
wire    regslice_both_udpIn_V_keep_V_U_apdone_blk;
wire   [7:0] udpIn_TKEEP_int_regslice;
wire    regslice_both_udpIn_V_keep_V_U_vld_out;
wire    regslice_both_udpIn_V_keep_V_U_ack_in;
wire    regslice_both_udpIn_V_strb_V_U_apdone_blk;
wire   [7:0] udpIn_TSTRB_int_regslice;
wire    regslice_both_udpIn_V_strb_V_U_vld_out;
wire    regslice_both_udpIn_V_strb_V_U_ack_in;
wire    regslice_both_udpIn_V_last_V_U_apdone_blk;
wire   [0:0] udpIn_TLAST_int_regslice;
wire    regslice_both_udpIn_V_last_V_U_vld_out;
wire    regslice_both_udpIn_V_last_V_U_ack_in;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_done_reg = 1'b0;
end

icmp_server_top_regslice_both #(
    .DataWidth( 64 ))
regslice_both_udpIn_V_data_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(udpIn_TDATA),
    .vld_in(udpIn_TVALID),
    .ack_in(regslice_both_udpIn_V_data_V_U_ack_in),
    .data_out(udpIn_TDATA_int_regslice),
    .vld_out(udpIn_TVALID_int_regslice),
    .ack_out(udpIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_udpIn_V_data_V_U_apdone_blk)
);

icmp_server_top_regslice_both #(
    .DataWidth( 8 ))
regslice_both_udpIn_V_keep_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(udpIn_TKEEP),
    .vld_in(udpIn_TVALID),
    .ack_in(regslice_both_udpIn_V_keep_V_U_ack_in),
    .data_out(udpIn_TKEEP_int_regslice),
    .vld_out(regslice_both_udpIn_V_keep_V_U_vld_out),
    .ack_out(udpIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_udpIn_V_keep_V_U_apdone_blk)
);

icmp_server_top_regslice_both #(
    .DataWidth( 8 ))
regslice_both_udpIn_V_strb_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(udpIn_TSTRB),
    .vld_in(udpIn_TVALID),
    .ack_in(regslice_both_udpIn_V_strb_V_U_ack_in),
    .data_out(udpIn_TSTRB_int_regslice),
    .vld_out(regslice_both_udpIn_V_strb_V_U_vld_out),
    .ack_out(udpIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_udpIn_V_strb_V_U_apdone_blk)
);

icmp_server_top_regslice_both #(
    .DataWidth( 1 ))
regslice_both_udpIn_V_last_V_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(udpIn_TLAST),
    .vld_in(udpIn_TVALID),
    .ack_in(regslice_both_udpIn_V_last_V_U_ack_in),
    .data_out(udpIn_TLAST_int_regslice),
    .vld_out(regslice_both_udpIn_V_last_V_U_vld_out),
    .ack_out(udpIn_TREADY_int_regslice),
    .apdone_blk(regslice_both_udpIn_V_last_V_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_34_p6 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_data_V_reg_95 <= udpIn_TDATA_int_regslice;
        tmp_keep_V_reg_100 <= udpIn_TKEEP_int_regslice;
        tmp_last_V_reg_105 <= udpIn_TLAST_int_regslice;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_reg_91 <= tmp_nbreadreq_fu_34_p6;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((ap_enable_reg_pp0_iter0 == 1'b0)) begin
        ap_idle_pp0_0to0 = 1'b1;
    end else begin
        ap_idle_pp0_0to0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to0 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (tmp_nbreadreq_fu_34_p6 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        udpIn_TDATA_blk_n = udpIn_TVALID_int_regslice;
    end else begin
        udpIn_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_nbreadreq_fu_34_p6 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        udpIn_TREADY_int_regslice = 1'b1;
    end else begin
        udpIn_TREADY_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_reg_91 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        udpIn_internal_blk_n = udpIn_internal_full_n;
    end else begin
        udpIn_internal_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_reg_91 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        udpIn_internal_write = 1'b1;
    end else begin
        udpIn_internal_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((tmp_reg_91 == 1'd1) & (udpIn_internal_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_34_p6 == 1'd1) & (udpIn_TVALID_int_regslice == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((tmp_reg_91 == 1'd1) & (udpIn_internal_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_34_p6 == 1'd1) & (udpIn_TVALID_int_regslice == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((tmp_reg_91 == 1'd1) & (udpIn_internal_full_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_34_p6 == 1'd1) & (udpIn_TVALID_int_regslice == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_nbreadreq_fu_34_p6 == 1'd1) & (udpIn_TVALID_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = ((tmp_reg_91 == 1'd1) & (udpIn_internal_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign tmp_31_i_fu_79_p4 = {{{tmp_last_V_reg_105}, {tmp_keep_V_reg_100}}, {tmp_data_V_reg_95}};

assign tmp_nbreadreq_fu_34_p6 = udpIn_TVALID_int_regslice;

assign udpIn_TREADY = regslice_both_udpIn_V_data_V_U_ack_in;

assign udpIn_internal_din = tmp_31_i_fu_79_p4;

endmodule //icmp_server_top_convert_axis_to_net_axis_64_1
