tst r0, #2 
addeq r1, r0, #12 
tst r2, r1 
movne r0, #6 
and r0, r1, r0 
mov r1, r0 
