<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.10.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/AMDGPU/SIInstrInfo.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">LLVM<span id="projectnumber">&#160;13.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.10.0 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_447ce995d6e35417de5ec3060e97c93e.html">AMDGPU</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#namespaces">Namespaces</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#enum-members">Enumerations</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">SIInstrInfo.cpp File Reference</div></div>
</div><!--header-->
<div class="contents">

<p>SI Implementation of TargetInstrInfo.  
<a href="#details">More...</a></p>
<div class="textblock"><code>#include &quot;<a class="el" href="SIInstrInfo_8h_source.html">SIInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPU_8h_source.html">AMDGPU.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUInstrInfo_8h_source.html">AMDGPUInstrInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GCNHazardRecognizer_8h_source.html">GCNHazardRecognizer.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="GCNSubtarget_8h_source.html">GCNSubtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="AMDGPUMCTargetDesc_8h_source.html">MCTargetDesc/AMDGPUMCTargetDesc.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="SIMachineFunctionInfo_8h_source.html">SIMachineFunctionInfo.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ValueTracking_8h_source.html">llvm/Analysis/ValueTracking.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LiveVariables_8h_source.html">llvm/CodeGen/LiveVariables.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineDominators_8h_source.html">llvm/CodeGen/MachineDominators.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RegisterScavenging_8h_source.html">llvm/CodeGen/RegisterScavenging.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="ScheduleDAG_8h_source.html">llvm/CodeGen/ScheduleDAG.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="DiagnosticInfo_8h_source.html">llvm/IR/DiagnosticInfo.h</a>&quot;</code><br />
<code>#include &quot;llvm/IR/IntrinsicsAMDGPU.h&quot;</code><br />
<code>#include &quot;<a class="el" href="MCContext_8h_source.html">llvm/MC/MCContext.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="CommandLine_8h_source.html">llvm/Support/CommandLine.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="llvm_2Target_2TargetMachine_8h_source.html">llvm/Target/TargetMachine.h</a>&quot;</code><br />
<code>#include &quot;AMDGPUGenInstrInfo.inc&quot;</code><br />
<code>#include &quot;AMDGPUGenSearchableTables.inc&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for SIInstrInfo.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="SIInstrInfo_8cpp__incl.png" border="0" usemap="#alib_2Target_2AMDGPU_2SIInstrInfo_8cpp" alt=""/></div>
<map name="alib_2Target_2AMDGPU_2SIInstrInfo_8cpp" id="alib_2Target_2AMDGPU_2SIInstrInfo_8cpp">
<area shape="rect" title="SI Implementation of TargetInstrInfo." alt="" coords="2637,5,2818,46"/>
<area shape="rect" href="SIInstrInfo_8h.html" title="Interface definition for SIInstrInfo." alt="" coords="1658,175,1751,201"/>
<area shape="poly" title=" " alt="" coords="2637,34,2375,54,2215,72,2056,97,1892,134,1757,173,1756,168,1890,129,2055,91,2215,67,2375,49,2637,29"/>
<area shape="rect" title=" " alt="" coords="423,353,651,378"/>
<area shape="poly" title=" " alt="" coords="2637,30,2243,34,1682,45,1114,65,876,79,697,97,587,105,487,105,396,102,312,102,234,111,197,121,160,136,124,156,88,183,52,216,16,258,8,277,10,286,16,295,33,305,66,315,166,331,288,344,408,354,408,359,288,349,165,336,65,320,31,310,12,299,5,288,3,277,12,255,48,213,85,179,121,152,158,131,195,116,233,106,312,96,396,96,487,100,587,100,697,91,876,74,1113,60,1682,40,2243,29,2637,25"/>
<area shape="rect" title=" " alt="" coords="866,264,1039,290"/>
<area shape="poly" title=" " alt="" coords="2637,31,2260,37,1746,50,1264,69,1088,82,985,97,939,107,903,117,872,135,844,169,838,188,844,207,856,222,870,235,903,255,900,260,867,240,852,226,840,210,833,188,840,166,869,131,900,112,938,102,984,91,1088,77,1263,64,1745,44,2260,32,2637,26"/>
<area shape="rect" href="AMDGPU_8h.html" title=" " alt="" coords="2743,175,2834,201"/>
<area shape="poly" title=" " alt="" coords="2698,49,2679,64,2664,81,2656,100,2660,118,2672,130,2693,143,2744,167,2742,172,2690,148,2669,134,2656,121,2651,99,2659,79,2675,60,2694,44"/>
<area shape="rect" href="AMDGPUInstrInfo_8h.html" title="Contains the definition of a TargetInstrInfo class that is common to all AMD GPUs." alt="" coords="996,94,1136,120"/>
<area shape="poly" title=" " alt="" coords="2637,34,1151,104,1150,99,2637,29"/>
<area shape="rect" href="GCNHazardRecognizer_8h.html" title=" " alt="" coords="3068,175,3237,201"/>
<area shape="poly" title=" " alt="" coords="2730,46,2735,83,2742,102,2755,118,2779,132,2813,142,2899,154,2988,159,3057,165,3080,169,3079,174,3056,170,2988,164,2898,159,2812,147,2777,137,2751,122,2738,105,2730,85,2724,47"/>
<area shape="rect" href="GCNSubtarget_8h.html" title="AMD GCN specific subclass of TargetSubtarget." alt="" coords="2067,94,2185,120"/>
<area shape="poly" title=" " alt="" coords="2637,41,2200,99,2199,93,2636,36"/>
<area shape="rect" href="AMDGPUMCTargetDesc_8h.html" title="Provides AMDGPU specific target descriptions." alt="" coords="487,168,717,208"/>
<area shape="poly" title=" " alt="" coords="2637,30,2217,34,1632,45,1340,53,1081,65,880,79,809,87,763,97,729,109,696,125,640,161,637,156,693,121,727,104,761,91,809,82,880,74,1080,59,1339,48,1632,39,2217,29,2637,25"/>
<area shape="rect" href="SIMachineFunctionInfo_8h.html" title=" " alt="" coords="1339,94,1505,120"/>
<area shape="poly" title=" " alt="" coords="2637,35,1521,102,1520,97,2637,30"/>
<area shape="rect" href="ValueTracking_8h.html" title=" " alt="" coords="3088,94,3284,120"/>
<area shape="poly" title=" " alt="" coords="2819,40,3102,88,3101,94,2818,45"/>
<area shape="rect" href="LiveVariables_8h.html" title=" " alt="" coords="2765,94,2962,120"/>
<area shape="poly" title=" " alt="" coords="2763,44,2832,84,2829,89,2760,49"/>
<area shape="rect" href="MachineDominators_8h.html" title=" " alt="" coords="3898,434,4133,459"/>
<area shape="poly" title=" " alt="" coords="2818,26,3155,32,3598,44,3993,64,4124,76,4165,84,4186,92,4205,112,4213,134,4213,187,4213,278,4209,306,4198,332,4181,354,4161,375,4113,407,4066,430,4064,425,4110,403,4157,370,4177,351,4193,329,4204,305,4207,278,4207,187,4207,135,4201,115,4183,96,4163,89,4123,82,3992,69,3598,49,3155,37,2818,31"/>
<area shape="rect" href="RegisterScavenging_8h.html" title="This file declares the machine register scavenger class." alt="" coords="3709,94,3946,120"/>
<area shape="poly" title=" " alt="" coords="2818,30,3196,55,3695,91,3694,97,3195,60,2818,35"/>
<area shape="rect" href="ScheduleDAG_8h.html" title=" " alt="" coords="3970,94,4173,120"/>
<area shape="poly" title=" " alt="" coords="2818,28,3300,50,3623,68,3956,91,3956,97,3623,74,3300,55,2818,33"/>
<area shape="rect" href="DiagnosticInfo_8h.html" title=" " alt="" coords="3309,94,3471,120"/>
<area shape="poly" title=" " alt="" coords="2819,35,3295,91,3294,96,2818,40"/>
<area shape="rect" title=" " alt="" coords="3495,94,3685,120"/>
<area shape="poly" title=" " alt="" coords="2819,32,3481,91,3480,96,2818,37"/>
<area shape="rect" href="MCContext_8h.html" title=" " alt="" coords="3262,175,3414,201"/>
<area shape="poly" title=" " alt="" coords="2813,44,2892,65,2975,92,3004,105,3032,117,3268,169,3267,174,3031,122,3002,110,2973,96,2891,70,2812,49"/>
<area shape="rect" href="CommandLine_8h.html" title=" " alt="" coords="3436,264,3629,290"/>
<area shape="poly" title=" " alt="" coords="2819,40,2917,61,3022,92,3049,105,3076,117,3128,129,3174,133,3255,131,3293,131,3334,134,3378,145,3428,165,3464,199,3514,251,3510,255,3461,203,3425,170,3376,150,3333,139,3293,136,3255,137,3174,139,3128,134,3075,122,3047,110,3020,96,2916,66,2818,45"/>
<area shape="rect" href="llvm_2Target_2TargetMachine_8h.html" title=" " alt="" coords="2859,175,3044,201"/>
<area shape="poly" title=" " alt="" coords="2718,47,2705,83,2704,102,2711,118,2732,129,2774,143,2881,169,2879,174,2772,148,2729,134,2707,121,2699,103,2699,82,2713,45"/>
<area shape="rect" href="AMDGPUMIRFormatter_8h.html" title="AMDGPU specific overrides of MIRFormatter." alt="" coords="1452,264,1624,290"/>
<area shape="poly" title=" " alt="" coords="1682,204,1576,259,1573,254,1680,199"/>
<area shape="rect" href="SIRegisterInfo_8h.html" title="Interface definition for SIRegisterInfo." alt="" coords="1312,264,1428,290"/>
<area shape="poly" title=" " alt="" coords="1665,204,1640,211,1441,259,1429,262,1428,257,1440,254,1639,206,1663,199"/>
<area shape="rect" href="AMDGPUBaseInfo_8h.html" title=" " alt="" coords="1063,264,1237,290"/>
<area shape="poly" title=" " alt="" coords="1667,204,1640,211,1482,234,1252,265,1252,260,1481,229,1639,206,1666,199"/>
<area shape="rect" href="SetVector_8h.html" title=" " alt="" coords="3264,264,3412,290"/>
<area shape="poly" title=" " alt="" coords="1752,196,1814,206,2009,224,2175,234,2456,240,2738,240,2904,244,3100,254,3249,265,3249,270,3099,259,2904,250,2738,246,2456,245,2174,239,2009,229,1814,211,1752,202"/>
<area shape="rect" href="TargetInstrInfo_8h.html" title=" " alt="" coords="1749,256,1919,297"/>
<area shape="poly" title=" " alt="" coords="1724,199,1795,246,1792,250,1721,204"/>
<area shape="rect" href="TargetSchedule_8h.html" title=" " alt="" coords="1943,264,2152,290"/>
<area shape="poly" title=" " alt="" coords="1746,199,1771,206,1981,257,1979,263,1769,211,1745,204"/>
<area shape="poly" title=" " alt="" coords="1668,204,1640,211,1551,225,1476,234,1346,240,1217,243,1052,259,1025,263,1024,258,1051,254,1217,238,1346,234,1475,228,1550,220,1639,206,1667,199"/>
<area shape="rect" href="PseudoSourceValue_8h.html" title=" " alt="" coords="1289,345,1483,386"/>
<area shape="poly" title=" " alt="" coords="1518,292,1434,340,1432,335,1516,288"/>
<area shape="rect" href="raw__ostream_8h.html" title=" " alt="" coords="1619,353,1804,378"/>
<area shape="poly" title=" " alt="" coords="1564,288,1675,343,1673,348,1561,293"/>
<area shape="rect" title=" " alt="" coords="787,353,983,378"/>
<area shape="poly" title=" " alt="" coords="1312,291,968,352,967,347,1311,286"/>
<area shape="poly" title=" " alt="" coords="1091,293,1052,300,845,330,660,353,659,348,844,324,1051,294,1090,288"/>
<area shape="rect" href="ArrayRef_8h.html" title=" " alt="" coords="3426,353,3570,378"/>
<area shape="poly" title=" " alt="" coords="3362,288,3464,343,3462,347,3359,292"/>
<area shape="rect" href="STLExtras_8h.html" title=" " alt="" coords="3272,434,3425,459"/>
<area shape="poly" title=" " alt="" coords="3342,290,3350,419,3344,419,3336,290"/>
<area shape="poly" title=" " alt="" coords="3477,381,3386,429,3383,424,3474,376"/>
<area shape="rect" title=" " alt="" coords="3395,507,3463,533"/>
<area shape="poly" title=" " alt="" coords="3495,380,3443,495,3438,493,3490,378"/>
<area shape="poly" title=" " alt="" coords="3364,458,3406,495,3403,499,3361,462"/>
<area shape="poly" title=" " alt="" coords="1920,293,1932,294,2108,313,2258,324,2512,332,2768,334,3096,342,3412,357,3412,362,3095,348,2768,339,2512,338,2257,329,2108,318,1931,300,1919,298"/>
<area shape="rect" href="PassManager_8h.html" title="This header defines various interfaces for pass management in LLVM." alt="" coords="2701,264,2858,290"/>
<area shape="poly" title=" " alt="" coords="2790,202,2785,249,2780,249,2785,201"/>
<area shape="rect" href="CodeGen_8h.html" title=" " alt="" coords="2512,264,2676,290"/>
<area shape="poly" title=" " alt="" coords="2762,204,2636,260,2633,255,2760,199"/>
<area shape="poly" title=" " alt="" coords="2804,288,2903,334,2968,360,3035,383,3150,412,3258,431,3257,436,3149,417,3033,388,2966,365,2901,339,2802,292"/>
<area shape="poly" title=" " alt="" coords="2793,288,2847,334,2883,361,2922,383,2983,410,3047,434,3175,470,3292,495,3380,510,3380,515,3291,501,3174,476,3045,439,2981,415,2920,388,2880,365,2843,338,2790,292"/>
<area shape="rect" title=" " alt="" coords="3046,353,3084,378"/>
<area shape="poly" title=" " alt="" coords="2821,288,3032,351,3030,356,2819,293"/>
<area shape="poly" title=" " alt="" coords="997,119,937,131,883,149,864,161,852,174,850,189,859,206,883,215,937,229,1074,258,1073,263,936,234,881,220,855,210,845,190,847,172,860,157,881,144,935,126,995,114"/>
<area shape="poly" title=" " alt="" coords="3164,200,3333,421,3329,424,3160,203"/>
<area shape="poly" title=" " alt="" coords="3099,204,3057,211,2922,225,2806,233,2610,237,2414,240,2299,247,2164,259,2128,264,2128,258,2163,254,2299,241,2414,235,2610,232,2806,228,2921,220,3056,206,3098,199"/>
<area shape="poly" title=" " alt="" coords="3149,203,3102,298,3080,341,3075,338,3097,296,3145,200"/>
<area shape="rect" href="BitVector_8h.html" title=" " alt="" coords="3755,264,3900,290"/>
<area shape="poly" title=" " alt="" coords="3211,199,3251,206,3479,234,3740,263,3740,269,3478,240,3250,211,3210,204"/>
<area shape="rect" href="ScheduleHazardRecognizer_8h.html" title=" " alt="" coords="2883,256,3087,297"/>
<area shape="poly" title=" " alt="" coords="3130,204,3037,252,3034,247,3128,199"/>
<area shape="poly" title=" " alt="" coords="3782,293,3559,351,3558,346,3780,288"/>
<area shape="poly" title=" " alt="" coords="2067,122,1766,178,1765,173,2066,117"/>
<area shape="rect" href="AMDGPUCallLowering_8h.html" title="This file describes how to lower LLVM calls to machine code calls." alt="" coords="2300,175,2467,201"/>
<area shape="poly" title=" " alt="" coords="2167,118,2331,168,2329,173,2165,123"/>
<area shape="rect" href="AMDGPUSubtarget_8h.html" title="Base class for AMDGPU specific classes of TargetSubtarget." alt="" coords="1970,175,2117,201"/>
<area shape="poly" title=" " alt="" coords="2115,122,2068,167,2065,163,2112,118"/>
<area shape="rect" href="SIFrameLowering_8h.html" title=" " alt="" coords="2142,175,2276,201"/>
<area shape="poly" title=" " alt="" coords="2141,118,2188,163,2184,167,2137,122"/>
<area shape="rect" href="SIISelLowering_8h.html" title="SI DAG Lowering interface definition." alt="" coords="1826,175,1946,201"/>
<area shape="poly" title=" " alt="" coords="2090,123,1937,173,1936,168,2088,118"/>
<area shape="rect" href="SelectionDAGTargetInfo_8h.html" title=" " alt="" coords="2491,168,2718,208"/>
<area shape="poly" title=" " alt="" coords="2186,115,2477,163,2476,168,2185,121"/>
<area shape="rect" title=" " alt="" coords="639,264,842,290"/>
<area shape="poly" title=" " alt="" coords="2067,113,1878,129,1762,146,1647,170,1618,180,1597,191,1575,202,1545,211,1442,231,1354,242,1275,247,1202,247,1049,246,959,249,854,259,821,264,821,258,854,254,959,244,1049,241,1202,242,1275,242,1353,237,1441,226,1544,206,1573,197,1594,186,1616,175,1645,165,1761,141,1877,124,2066,108"/>
<area shape="rect" href="AMDGPUArgumentUsageInfo_8h.html" title=" " alt="" coords="2176,264,2383,290"/>
<area shape="poly" title=" " alt="" coords="1931,199,1959,206,2203,258,2202,263,1958,211,1930,204"/>
<area shape="poly" title=" " alt="" coords="2605,209,2600,250,2595,249,2600,209"/>
<area shape="poly" title=" " alt="" coords="604,209,608,253,616,275,629,295,654,311,693,325,789,347,787,352,692,330,652,316,626,299,611,278,603,254,598,209"/>
<area shape="poly" title=" " alt="" coords="487,197,349,205,202,218,79,236,38,247,16,258,10,267,8,276,16,296,58,338,100,364,142,378,187,383,289,379,346,378,410,383,699,412,1083,437,1528,459,1996,477,2858,503,3380,515,3380,521,2858,508,1996,482,1527,464,1083,442,698,417,410,388,346,383,289,384,187,388,141,383,97,369,55,342,12,298,3,277,5,265,12,254,36,242,78,231,201,213,349,200,487,192"/>
<area shape="poly" title=" " alt="" coords="683,206,890,257,889,262,682,212"/>
<area shape="poly" title=" " alt="" coords="635,207,711,253,708,258,632,211"/>
<area shape="rect" title=" " alt="" coords="226,264,394,290"/>
<area shape="poly" title=" " alt="" coords="536,212,366,262,364,257,535,206"/>
<area shape="rect" title=" " alt="" coords="419,264,564,290"/>
<area shape="poly" title=" " alt="" coords="579,211,520,257,516,253,575,207"/>
<area shape="rect" title=" " alt="" coords="26,264,202,290"/>
<area shape="poly" title=" " alt="" coords="487,211,215,259,191,263,191,258,214,254,487,206"/>
<area shape="poly" title=" " alt="" coords="1466,118,1648,168,1646,173,1465,123"/>
<area shape="poly" title=" " alt="" coords="1369,123,1331,141,1315,153,1302,169,1286,202,1281,231,1287,261,1302,296,1317,317,1337,334,1333,338,1313,321,1297,298,1282,263,1276,231,1280,200,1297,166,1311,149,1328,136,1367,118"/>
<area shape="poly" title=" " alt="" coords="1460,118,1509,137,1566,166,1624,205,1650,229,1674,255,1696,296,1709,337,1704,339,1691,298,1669,258,1647,232,1621,210,1564,171,1507,142,1458,123"/>
<area shape="poly" title=" " alt="" coords="1506,108,1565,114,1631,125,1699,141,1765,165,1780,175,1791,186,1800,197,1815,206,1865,225,1909,236,1948,242,1985,244,2065,245,2165,254,2195,258,2194,264,2164,259,2065,250,1985,249,1947,247,1907,241,1863,230,1813,211,1797,201,1787,190,1777,179,1762,170,1698,146,1630,130,1564,120,1506,114"/>
<area shape="poly" title=" " alt="" coords="1339,119,732,177,732,172,1338,114"/>
<area shape="rect" href="AMDGPUMachineFunction_8h.html" title=" " alt="" coords="868,175,1059,201"/>
<area shape="poly" title=" " alt="" coords="1350,123,1072,170,1047,175,1046,169,1071,165,1349,118"/>
<area shape="rect" href="MapVector_8h.html" title=" " alt="" coords="1083,175,1236,201"/>
<area shape="poly" title=" " alt="" coords="1382,123,1214,173,1213,168,1381,118"/>
<area shape="rect" href="MIRYamlMapping_8h.html" title=" " alt="" coords="1311,175,1533,201"/>
<area shape="poly" title=" " alt="" coords="1425,120,1425,160,1419,160,1419,120"/>
<area shape="poly" title=" " alt="" coords="991,199,1112,255,1110,260,989,204"/>
<area shape="poly" title=" " alt="" coords="1502,199,1571,219,1605,235,1637,254,1658,273,1676,295,1702,338,1698,340,1672,298,1654,277,1634,258,1603,239,1569,224,1500,204"/>
<area shape="poly" title=" " alt="" coords="3275,118,3370,136,3471,165,3526,181,3571,193,3591,201,3609,213,3627,231,3644,255,3652,277,3644,298,3630,316,3613,330,3574,350,3571,345,3610,325,3627,312,3640,296,3647,277,3640,258,3623,234,3606,218,3588,206,3569,198,3524,186,3469,170,3369,142,3274,123"/>
<area shape="poly" title=" " alt="" coords="3916,463,3478,516,3477,510,3915,457"/>
<area shape="poly" title=" " alt="" coords="3830,120,3830,249,3825,249,3825,120"/>
<area shape="poly" title=" " alt="" coords="4055,122,3858,258,3855,253,4052,118"/>
<area shape="poly" title=" " alt="" coords="3320,204,3228,253,3165,279,3100,300,2987,319,2837,335,2662,346,2474,355,2104,364,1819,367,1819,361,2104,359,2474,349,2662,341,2836,329,2986,314,3099,294,3164,274,3225,248,3317,199"/>
<area shape="poly" title=" " alt="" coords="3341,201,3341,249,3335,249,3335,201"/>
<area shape="poly" title=" " alt="" coords="3415,193,3481,201,3549,213,3607,231,3629,242,3644,255,3656,273,3662,291,3663,309,3659,328,3641,364,3613,398,3577,430,3538,459,3466,502,3464,498,3535,455,3573,426,3609,395,3637,361,3654,326,3657,309,3656,292,3651,275,3640,258,3626,246,3605,236,3548,219,3480,206,3414,198"/>
<area shape="poly" title=" " alt="" coords="3473,293,3425,300,3193,321,2957,338,2496,358,2099,366,1819,367,1819,362,2099,361,2496,353,2956,332,3193,316,3424,294,3472,287"/>
<area shape="poly" title=" " alt="" coords="3530,291,3511,340,3506,338,3526,289"/>
<area shape="poly" title=" " alt="" coords="3504,292,3460,315,3416,347,3385,384,3363,422,3358,419,3381,381,3412,343,3457,310,3502,288"/>
<area shape="poly" title=" " alt="" coords="2928,204,2818,259,2815,254,2926,199"/>
<area shape="poly" title=" " alt="" coords="2902,204,2659,262,2658,257,2900,199"/>
</map>
</div>
</div>
<p><a href="SIInstrInfo_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="namespaces" name="namespaces"></a>
Namespaces</h2></td></tr>
<tr class="memitem:namespacellvm" id="r_namespacellvm"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm.html">llvm</a></td></tr>
<tr class="memdesc:namespacellvm"><td class="mdescLeft">&#160;</td><td class="mdescRight">---------------------&mdash; PointerInfo ------------------------------------&mdash; <br /></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:namespacellvm_1_1AMDGPU" id="r_namespacellvm_1_1AMDGPU"><td class="memItemLeft" align="right" valign="top">namespace &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1AMDGPU.html">llvm::AMDGPU</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d" id="r_ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;si-<a class="el" href="classllvm_1_1ilist__node__impl.html">instr</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">info&quot;</a></td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5d99008fb7e5cdc4774786d0743a2c4f" id="r_a5d99008fb7e5cdc4774786d0743a2c4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5d99008fb7e5cdc4774786d0743a2c4f">GET_INSTRINFO_CTOR_DTOR</a></td></tr>
<tr class="separator:a5d99008fb7e5cdc4774786d0743a2c4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35fa4e84a0ceacbad18c9b940b0211c1" id="r_a35fa4e84a0ceacbad18c9b940b0211c1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a35fa4e84a0ceacbad18c9b940b0211c1">GET_D16ImageDimIntrinsics_IMPL</a></td></tr>
<tr class="separator:a35fa4e84a0ceacbad18c9b940b0211c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a60851e0d8a34ad8607541b9d7c7b8455" id="r_a60851e0d8a34ad8607541b9d7c7b8455"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a60851e0d8a34ad8607541b9d7c7b8455">GET_ImageDimIntrinsicTable_IMPL</a></td></tr>
<tr class="separator:a60851e0d8a34ad8607541b9d7c7b8455"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a5902610578523cb497f1875fe6bcb0" id="r_a6a5902610578523cb497f1875fe6bcb0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6a5902610578523cb497f1875fe6bcb0">GET_RsrcIntrinsics_IMPL</a></td></tr>
<tr class="separator:a6a5902610578523cb497f1875fe6bcb0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="enum-members" name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:a0dfd55eaf0bcb495f09ecf8c55b256b2" id="r_a0dfd55eaf0bcb495f09ecf8c55b256b2"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0dfd55eaf0bcb495f09ecf8c55b256b2">SIEncodingFamily</a> { <br />
&#160;&#160;<a class="el" href="#a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791">SI</a> = 0
, <a class="el" href="#a0dfd55eaf0bcb495f09ecf8c55b256b2a97bce951e4585a39601c04d86bb14ffd">VI</a> = 1
, <a class="el" href="#a0dfd55eaf0bcb495f09ecf8c55b256b2a63f08305acefcdb3952e82d7052df751">SDWA</a> = 2
, <a class="el" href="#a0dfd55eaf0bcb495f09ecf8c55b256b2a34ed94c87973e7ffc8c092d4c3bf8bba">SDWA9</a> = 3
, <br />
&#160;&#160;<a class="el" href="#a0dfd55eaf0bcb495f09ecf8c55b256b2a4493d9f4cb31140c0c5493b260f144f3">GFX80</a> = 4
, <a class="el" href="#a0dfd55eaf0bcb495f09ecf8c55b256b2aff2703cd2f24986fdb450978797990a9">GFX9</a> = 5
, <a class="el" href="#a0dfd55eaf0bcb495f09ecf8c55b256b2aef6494cb9b08c90acb72b9a54936e26d">GFX10</a> = 6
, <a class="el" href="#a0dfd55eaf0bcb495f09ecf8c55b256b2a694236b48c9eba2729c27e7b09ded5c3">SDWA10</a> = 7
, <br />
&#160;&#160;<a class="el" href="#a0dfd55eaf0bcb495f09ecf8c55b256b2a3e136249f6574bb02cd19eaaecbb2e1a">GFX90A</a> = 8
<br />
 }</td></tr>
<tr class="separator:a0dfd55eaf0bcb495f09ecf8c55b256b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ae6e6e83717666f42581170b4599cd238" id="r_ae6e6e83717666f42581170b4599cd238"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae6e6e83717666f42581170b4599cd238">getNumOperandsNoGlue</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classNode.html">Node</a>)</td></tr>
<tr class="separator:ae6e6e83717666f42581170b4599cd238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99ae43a8879de19170e80277b5c54b88" id="r_a99ae43a8879de19170e80277b5c54b88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a99ae43a8879de19170e80277b5c54b88">nodesHaveSameOperandValue</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *N0, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="el" href="classllvm_1_1ilist__node__impl.html">N1</a>, <a class="el" href="classunsigned.html">unsigned</a> OpName)</td></tr>
<tr class="memdesc:a99ae43a8879de19170e80277b5c54b88"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if both nodes have the same value for the given operand <code>Op</code>, or if both nodes do not have this operand.  <br /></td></tr>
<tr class="separator:a99ae43a8879de19170e80277b5c54b88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b20766e517418d6dbe92cd0d6aa42ae" id="r_a1b20766e517418d6dbe92cd0d6aa42ae"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b20766e517418d6dbe92cd0d6aa42ae">isStride64</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc)</td></tr>
<tr class="separator:a1b20766e517418d6dbe92cd0d6aa42ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a951bbdda542205db9de80f6bf44f571c" id="r_a951bbdda542205db9de80f6bf44f571c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a951bbdda542205db9de80f6bf44f571c">memOpsHaveSameBasePtr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI1, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">BaseOps1</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">MI2</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">BaseOps2</a>)</td></tr>
<tr class="separator:a951bbdda542205db9de80f6bf44f571c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9a029ae88221a63092305945fd7fc4da" id="r_a9a029ae88221a63092305945fd7fc4da"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a029ae88221a63092305945fd7fc4da">reportIllegalCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">KillSrc</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *Msg=&quot;illegal <a class="el" href="classllvm_1_1ilist__node__impl.html">SGPR</a> to VGPR <a class="el" href="classllvm_1_1ilist__node__impl.html">copy&quot;</a>)</td></tr>
<tr class="separator:a9a029ae88221a63092305945fd7fc4da"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adac3387b951e78fab64b782fd748ce5c" id="r_adac3387b951e78fab64b782fd748ce5c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adac3387b951e78fab64b782fd748ce5c">indirectCopyToAGPR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">KillSrc</a>, <a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> &amp;RS, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ImpDefSuperReg</a>=<a class="el" href="classllvm_1_1Register.html">Register</a>(), <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">ImpUseSuperReg</a>=<a class="el" href="classllvm_1_1Register.html">Register</a>())</td></tr>
<tr class="memdesc:adac3387b951e78fab64b782fd748ce5c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Handle copying from SGPR to AGPR, or from AGPR to AGPR.  <br /></td></tr>
<tr class="separator:adac3387b951e78fab64b782fd748ce5c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0cf3c7ba2564fa10526e70ecd607db74" id="r_a0cf3c7ba2564fa10526e70ecd607db74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0cf3c7ba2564fa10526e70ecd607db74">expandSGPRCopy</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#a5958512eae2979bd2eb383977996a600">MBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">KillSrc</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="classbool.html">bool</a> Forward)</td></tr>
<tr class="separator:a0cf3c7ba2564fa10526e70ecd607db74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a750144640bbe8f2024eaf9296b3181dd" id="r_a750144640bbe8f2024eaf9296b3181dd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a750144640bbe8f2024eaf9296b3181dd">getIndirectVGPRWriteMovRelPseudoOpc</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">VecSize</a>)</td></tr>
<tr class="separator:a750144640bbe8f2024eaf9296b3181dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a18409f473f705c06f6eba730ece4e63e" id="r_a18409f473f705c06f6eba730ece4e63e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a18409f473f705c06f6eba730ece4e63e">getIndirectSGPRWriteMovRelPseudo32</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">VecSize</a>)</td></tr>
<tr class="separator:a18409f473f705c06f6eba730ece4e63e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2f03a1ac84f3a1c4e5612c9293ea6244" id="r_a2f03a1ac84f3a1c4e5612c9293ea6244"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2f03a1ac84f3a1c4e5612c9293ea6244">getIndirectSGPRWriteMovRelPseudo64</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">VecSize</a>)</td></tr>
<tr class="separator:a2f03a1ac84f3a1c4e5612c9293ea6244"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa92f8b057e8d007d8e3c03828035b1d1" id="r_aa92f8b057e8d007d8e3c03828035b1d1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa92f8b057e8d007d8e3c03828035b1d1">getSGPRSpillSaveOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)</td></tr>
<tr class="separator:aa92f8b057e8d007d8e3c03828035b1d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab52fe3b5f1dd9eaebb4028cc94a96587" id="r_ab52fe3b5f1dd9eaebb4028cc94a96587"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab52fe3b5f1dd9eaebb4028cc94a96587">getVGPRSpillSaveOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)</td></tr>
<tr class="separator:ab52fe3b5f1dd9eaebb4028cc94a96587"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70258bed1d4a09a7c8329869a7e934a1" id="r_a70258bed1d4a09a7c8329869a7e934a1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a70258bed1d4a09a7c8329869a7e934a1">getAGPRSpillSaveOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)</td></tr>
<tr class="separator:a70258bed1d4a09a7c8329869a7e934a1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99bfc979f4349f70e0dd24ea53445ff0" id="r_a99bfc979f4349f70e0dd24ea53445ff0"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a99bfc979f4349f70e0dd24ea53445ff0">getSGPRSpillRestoreOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)</td></tr>
<tr class="separator:a99bfc979f4349f70e0dd24ea53445ff0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe5db8c3cc834e5e22206e4a33aa09ac" id="r_afe5db8c3cc834e5e22206e4a33aa09ac"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#afe5db8c3cc834e5e22206e4a33aa09ac">getVGPRSpillRestoreOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)</td></tr>
<tr class="separator:afe5db8c3cc834e5e22206e4a33aa09ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b14da54a3568ef712f4baaab1dd5dd8" id="r_a3b14da54a3568ef712f4baaab1dd5dd8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3b14da54a3568ef712f4baaab1dd5dd8">getAGPRSpillRestoreOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="ELFObjHandler_8cpp.html#af1557b042f2005cd730068528cfad1d2">Size</a>)</td></tr>
<tr class="separator:a3b14da54a3568ef712f4baaab1dd5dd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab80360d244cbaf4d3aaa327f4d62038f" id="r_ab80360d244cbaf4d3aaa327f4d62038f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab80360d244cbaf4d3aaa327f4d62038f">swapRegAndNonRegOperand</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;RegOp, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">NonRegOp</a>)</td></tr>
<tr class="separator:ab80360d244cbaf4d3aaa327f4d62038f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fc0854a9d3fced0dedf2c7f61fe7a72" id="r_a7fc0854a9d3fced0dedf2c7f61fe7a72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7fc0854a9d3fced0dedf2c7f61fe7a72">preserveCondRegFlags</a> (<a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;CondReg, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OrigCond</a>)</td></tr>
<tr class="separator:a7fc0854a9d3fced0dedf2c7f61fe7a72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34f658cc004922ec99124c45d8b8c4d3" id="r_a34f658cc004922ec99124c45d8b8c4d3"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a34f658cc004922ec99124c45d8b8c4d3">removeModOperands</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a34f658cc004922ec99124c45d8b8c4d3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51d820fe919d94f220e21e9d1f7361ad" id="r_a51d820fe919d94f220e21e9d1f7361ad"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a51d820fe919d94f220e21e9d1f7361ad">memOpsHaveSameBaseOperands</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">BaseOps1</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt; <a class="el" href="classllvm_1_1ilist__node__impl.html">BaseOps2</a>)</td></tr>
<tr class="separator:a51d820fe919d94f220e21e9d1f7361ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a371a0e609706909389a3fe7359e16485" id="r_a371a0e609706909389a3fe7359e16485"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a371a0e609706909389a3fe7359e16485">offsetsDoNotOverlap</a> (int <a class="el" href="classllvm_1_1ilist__node__impl.html">WidthA</a>, int <a class="el" href="classllvm_1_1ilist__node__impl.html">OffsetA</a>, int <a class="el" href="classllvm_1_1ilist__node__impl.html">WidthB</a>, int <a class="el" href="classllvm_1_1ilist__node__impl.html">OffsetB</a>)</td></tr>
<tr class="separator:a371a0e609706909389a3fe7359e16485"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8248d9d11e3075dd820516de70a3b83" id="r_ab8248d9d11e3075dd820516de70a3b83"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int64_t&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ab8248d9d11e3075dd820516de70a3b83">getFoldableImm</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *MO)</td></tr>
<tr class="separator:ab8248d9d11e3075dd820516de70a3b83"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8edb2219f51b89b23621bd1da1dfd6f8" id="r_a8edb2219f51b89b23621bd1da1dfd6f8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8edb2219f51b89b23621bd1da1dfd6f8">updateLiveVariables</a> (<a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">NewMI</a>)</td></tr>
<tr class="separator:a8edb2219f51b89b23621bd1da1dfd6f8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6eb45e94bf447aa904024868317f94e" id="r_ad6eb45e94bf447aa904024868317f94e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ad6eb45e94bf447aa904024868317f94e">changesVGPRIndexingMode</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:ad6eb45e94bf447aa904024868317f94e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19e16a0f3c37ba1524eb85c891bfa760" id="r_a19e16a0f3c37ba1524eb85c891bfa760"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a19e16a0f3c37ba1524eb85c891bfa760">compareMachineOp</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;Op1)</td></tr>
<tr class="separator:a19e16a0f3c37ba1524eb85c891bfa760"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3e1a0dd2de88c2c34c60cc5d4e127d94" id="r_a3e1a0dd2de88c2c34c60cc5d4e127d94"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3e1a0dd2de88c2c34c60cc5d4e127d94">copyFlagsToImplicitVCC</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Orig</a>)</td></tr>
<tr class="separator:a3e1a0dd2de88c2c34c60cc5d4e127d94"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a81a328aa5781f7c744daa43c44df83c6" id="r_a81a328aa5781f7c744daa43c44df83c6"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a81a328aa5781f7c744daa43c44df83c6">findImplicitSGPRRead</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a81a328aa5781f7c744daa43c44df83c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abcb710fb84bc86d961b6afbaa4f65d25" id="r_abcb710fb84bc86d961b6afbaa4f65d25"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abcb710fb84bc86d961b6afbaa4f65d25">shouldReadExec</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:abcb710fb84bc86d961b6afbaa4f65d25"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adbb4dcc227f28ef32563170ce820d498" id="r_adbb4dcc227f28ef32563170ce820d498"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adbb4dcc227f28ef32563170ce820d498">isSubRegOf</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">SuperVec</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a92a6b0a9b7228d190b0a7d8ae3ef03c7">SubReg</a>)</td></tr>
<tr class="separator:adbb4dcc227f28ef32563170ce820d498"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ff1c3f5694ca77948d9ee9a200898bf" id="r_a7ff1c3f5694ca77948d9ee9a200898bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7ff1c3f5694ca77948d9ee9a200898bf">adjustAllocatableRegClass</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;TID, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">RCID</a>, <a class="el" href="classbool.html">bool</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">IsAllocatable</a>)</td></tr>
<tr class="separator:a7ff1c3f5694ca77948d9ee9a200898bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5664e65e0587b364a759b00607cd6806" id="r_a5664e65e0587b364a759b00607cd6806"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a5664e65e0587b364a759b00607cd6806">emitLoadSRsrcFromVGPRLoop</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">OrigBB</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">LoopBB</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;<a class="el" href="AArch64SLSHardening_8cpp.html#ad467c4ab9119043f9b7750ab986be61a">DL</a>, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Rsrc</a>)</td></tr>
<tr class="separator:a5664e65e0587b364a759b00607cd6806"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8f853bc1868d1a852d4b86a33fbf1862" id="r_a8f853bc1868d1a852d4b86a33fbf1862"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8f853bc1868d1a852d4b86a33fbf1862">loadSRsrcFromVGPR</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Rsrc</a>, <a class="el" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *MDT, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> Begin=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> End=<a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a>)</td></tr>
<tr class="separator:a8f853bc1868d1a852d4b86a33fbf1862"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2586ad27c00166b367fe4d171be2bfaf" id="r_a2586ad27c00166b367fe4d171be2bfaf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::tuple&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2586ad27c00166b367fe4d171be2bfaf">extractRsrcPtr</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;<a class="el" href="HexagonCopyToCombine_8cpp.html#a1d40004718218dbdf06b496766299101">TII</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">Rsrc</a>)</td></tr>
<tr class="separator:a2586ad27c00166b367fe4d171be2bfaf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3470310cdf2c94f6291244435073ad78" id="r_a3470310cdf2c94f6291244435073ad78"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="#a0dfd55eaf0bcb495f09ecf8c55b256b2">SIEncodingFamily</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3470310cdf2c94f6291244435073ad78">subtargetEncodingFamily</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;ST)</td></tr>
<tr class="separator:a3470310cdf2c94f6291244435073ad78"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbfeec0c25233691b4e70d7a527eebda" id="r_acbfeec0c25233691b4e70d7a527eebda"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acbfeec0c25233691b4e70d7a527eebda">getRegOrUndef</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">RegOpnd</a>)</td></tr>
<tr class="separator:acbfeec0c25233691b4e70d7a527eebda"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2e6a9e9fbac652264287bcc4542f8b54" id="r_a2e6a9e9fbac652264287bcc4542f8b54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a2e6a9e9fbac652264287bcc4542f8b54">followSubRegDef</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> &amp;<a class="el" href="classllvm_1_1ilist__node__impl.html">RSR</a>)</td></tr>
<tr class="separator:a2e6a9e9fbac652264287bcc4542f8b54"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a8a8d5237b21cadc5584ca3d8a2c07966" id="r_a8a8d5237b21cadc5584ca3d8a2c07966"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a8a8d5237b21cadc5584ca3d8a2c07966">BranchOffsetBits</a> (&quot;amdgpu-s-<a class="el" href="classllvm_1_1ilist__node__impl.html">branch</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">bits&quot;</a>, cl::ReallyHidden, cl::init(16), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Restrict range <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">branch</a> <a class="el" href="MustExecute_8cpp.html#a13fbdcf3bc34f504e8f2b5f2aa7d7f7c">instructions</a> (<a class="el" href="classllvm_1_1ilist__node__impl.html">DEBUG</a>)&quot;))</td></tr>
<tr class="separator:a8a8d5237b21cadc5584ca3d8a2c07966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0659d4ea243fea474f4fa0a359197710" id="r_a0659d4ea243fea474f4fa0a359197710"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0659d4ea243fea474f4fa0a359197710">Fix16BitCopies</a> (&quot;amdgpu-<a class="el" href="ARMTargetMachine_8cpp.html#a86b29362e5d8fbb0d516610e4f988b5e">fix</a>-16-<a class="el" href="classllvm_1_1ilist__node__impl.html">bit</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">physreg</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">copies&quot;</a>, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Fix <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">between</a> 32 <a class="el" href="classllvm_1_1ilist__node__impl.html">and</a> 16 <a class="el" href="classllvm_1_1ilist__node__impl.html">bit</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">registers</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">by</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">extending</a> to 32 <a class="el" href="classllvm_1_1ilist__node__impl.html">bit&quot;</a>), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>), cl::ReallyHidden)</td></tr>
<tr class="separator:a0659d4ea243fea474f4fa0a359197710"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>SI Implementation of TargetInstrInfo. </p>

<p class="definition">Definition in file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>
</div><h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d" name="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&#160;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;si-<a class="el" href="classllvm_1_1ilist__node__impl.html">instr</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">info&quot;</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00034">34</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a35fa4e84a0ceacbad18c9b940b0211c1" name="a35fa4e84a0ceacbad18c9b940b0211c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35fa4e84a0ceacbad18c9b940b0211c1">&#9670;&#160;</a></span>GET_D16ImageDimIntrinsics_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_D16ImageDimIntrinsics_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00044">44</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a60851e0d8a34ad8607541b9d7c7b8455" name="a60851e0d8a34ad8607541b9d7c7b8455"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a60851e0d8a34ad8607541b9d7c7b8455">&#9670;&#160;</a></span>GET_ImageDimIntrinsicTable_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_ImageDimIntrinsicTable_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00045">45</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a5d99008fb7e5cdc4774786d0743a2c4f" name="a5d99008fb7e5cdc4774786d0743a2c4f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5d99008fb7e5cdc4774786d0743a2c4f">&#9670;&#160;</a></span>GET_INSTRINFO_CTOR_DTOR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_INSTRINFO_CTOR_DTOR</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00036">36</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a6a5902610578523cb497f1875fe6bcb0" name="a6a5902610578523cb497f1875fe6bcb0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a5902610578523cb497f1875fe6bcb0">&#9670;&#160;</a></span>GET_RsrcIntrinsics_IMPL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define GET_RsrcIntrinsics_IMPL</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00046">46</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="a0dfd55eaf0bcb495f09ecf8c55b256b2" name="a0dfd55eaf0bcb495f09ecf8c55b256b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dfd55eaf0bcb495f09ecf8c55b256b2">&#9670;&#160;</a></span>SIEncodingFamily</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">enum</a> <a class="el" href="#a0dfd55eaf0bcb495f09ecf8c55b256b2">SIEncodingFamily</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791" name="a0dfd55eaf0bcb495f09ecf8c55b256b2a6cbe5ff42f143903e1c67abf94613791"></a>SI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0dfd55eaf0bcb495f09ecf8c55b256b2a97bce951e4585a39601c04d86bb14ffd" name="a0dfd55eaf0bcb495f09ecf8c55b256b2a97bce951e4585a39601c04d86bb14ffd"></a>VI&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0dfd55eaf0bcb495f09ecf8c55b256b2a63f08305acefcdb3952e82d7052df751" name="a0dfd55eaf0bcb495f09ecf8c55b256b2a63f08305acefcdb3952e82d7052df751"></a>SDWA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0dfd55eaf0bcb495f09ecf8c55b256b2a34ed94c87973e7ffc8c092d4c3bf8bba" name="a0dfd55eaf0bcb495f09ecf8c55b256b2a34ed94c87973e7ffc8c092d4c3bf8bba"></a>SDWA9&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0dfd55eaf0bcb495f09ecf8c55b256b2a4493d9f4cb31140c0c5493b260f144f3" name="a0dfd55eaf0bcb495f09ecf8c55b256b2a4493d9f4cb31140c0c5493b260f144f3"></a>GFX80&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0dfd55eaf0bcb495f09ecf8c55b256b2aff2703cd2f24986fdb450978797990a9" name="a0dfd55eaf0bcb495f09ecf8c55b256b2aff2703cd2f24986fdb450978797990a9"></a>GFX9&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0dfd55eaf0bcb495f09ecf8c55b256b2aef6494cb9b08c90acb72b9a54936e26d" name="a0dfd55eaf0bcb495f09ecf8c55b256b2aef6494cb9b08c90acb72b9a54936e26d"></a>GFX10&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0dfd55eaf0bcb495f09ecf8c55b256b2a694236b48c9eba2729c27e7b09ded5c3" name="a0dfd55eaf0bcb495f09ecf8c55b256b2a694236b48c9eba2729c27e7b09ded5c3"></a>SDWA10&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="a0dfd55eaf0bcb495f09ecf8c55b256b2a3e136249f6574bb02cd19eaaecbb2e1a" name="a0dfd55eaf0bcb495f09ecf8c55b256b2a3e136249f6574bb02cd19eaaecbb2e1a"></a>GFX90A&#160;</td><td class="fielddoc"></td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07540">7540</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a7ff1c3f5694ca77948d9ee9a200898bf" name="a7ff1c3f5694ca77948d9ee9a200898bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ff1c3f5694ca77948d9ee9a200898bf">&#9670;&#160;</a></span>adjustAllocatableRegClass()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> adjustAllocatableRegClass </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ST</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MCInstrDesc.html">MCInstrDesc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TID</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>RCID</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>IsAllocatable</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l04500">4500</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIDefines_8h_source.html#l00052">llvm::SIInstrFlags::DS</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00429">llvm::MCInstrDesc::mayLoad()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00435">llvm::MCInstrDesc::mayStore()</a>, <a class="el" href="SIDefines_8h_source.html#l00049">llvm::SIInstrFlags::MIMG</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00203">llvm::MCInstrDesc::TSFlags</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l04553">llvm::SIInstrInfo::getOpRegClass()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04521">llvm::SIInstrInfo::getRegClass()</a>.</p>

</div>
</div>
<a id="ad6eb45e94bf447aa904024868317f94e" name="ad6eb45e94bf447aa904024868317f94e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6eb45e94bf447aa904024868317f94e">&#9670;&#160;</a></span>changesVGPRIndexingMode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> changesVGPRIndexingMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03221">3221</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00102">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03232">llvm::SIInstrInfo::isSchedulingBoundary()</a>.</p>

</div>
</div>
<a id="a19e16a0f3c37ba1524eb85c891bfa760" name="a19e16a0f3c37ba1524eb85c891bfa760"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19e16a0f3c37ba1524eb85c891bfa760">&#9670;&#160;</a></span>compareMachineOp()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> compareMachineOp </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Op0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Op1</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03466">3466</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00537">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00360">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00219">llvm::MachineOperand::getType()</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="MachineOperand_8h_source.html#l00053">llvm::MachineOperand::MO_Immediate</a>, and <a class="el" href="MachineOperand_8h_source.html#l00052">llvm::MachineOperand::MO_Register</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03748">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a3e1a0dd2de88c2c34c60cc5d4e127d94" name="a3e1a0dd2de88c2c34c60cc5d4e127d94"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3e1a0dd2de88c2c34c60cc5d4e127d94">&#9670;&#160;</a></span>copyFlagsToImplicitVCC()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a> copyFlagsToImplicitVCC </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Orig</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03605">3605</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00102">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03618">llvm::SIInstrInfo::buildShrunkInst()</a>.</p>

</div>
</div>
<a id="a5664e65e0587b364a759b00607cd6806" name="a5664e65e0587b364a759b00607cd6806"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5664e65e0587b364a759b00607cd6806">&#9670;&#160;</a></span>emitLoadSRsrcFromVGPRLoop()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a> emitLoadSRsrcFromVGPRLoop </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OrigBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>LoopBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Rsrc</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l05198">5198</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00146">llvm::MachineInstrBuilder::addMBB()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00328">llvm::BuildMI()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="MachineFunction_8h_source.html#l00622">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00514">llvm::getUndefRegState()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00345">Idx</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Kill</a>, <a class="el" href="R600ClauseMergePass_8cpp_source.html#l00069">Merge</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00129">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01567">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05307">loadSRsrcFromVGPR()</a>.</p>

</div>
</div>
<a id="a0cf3c7ba2564fa10526e70ecd607db74" name="a0cf3c7ba2564fa10526e70ecd607db74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0cf3c7ba2564fa10526e70ecd607db74">&#9670;&#160;</a></span>expandSGPRCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a> expandSGPRCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>DestReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>KillSrc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *</td>          <td class="paramname"><span class="paramname"><em>RC</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>Forward</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00606">606</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00328">llvm::BuildMI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00791">llvm::MachineOperand::CreateReg()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00319">llvm::SIRegisterInfo::getChannelFromSubReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02299">llvm::SIRegisterInfo::getRegSplitParts()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l00427">llvm::SIRegisterInfo::getSubRegFromChannel()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="DeadArgumentElimination_8cpp_source.html#l00345">Idx</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Implicit</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00102">MI</a>, <a class="el" href="BitVector_8h_source.html#l00840">std::swap()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00129">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00654">llvm::SIInstrInfo::copyPhysReg()</a>.</p>

</div>
</div>
<a id="a2586ad27c00166b367fe4d171be2bfaf" name="a2586ad27c00166b367fe4d171be2bfaf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2586ad27c00166b367fe4d171be2bfaf">&#9670;&#160;</a></span>extractRsrcPtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> std::tuple&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; extractRsrcPtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Rsrc</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l05389">5389</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00131">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00328">llvm::BuildMI()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00225">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00632">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00102">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00129">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05431">llvm::SIInstrInfo::legalizeOperands()</a>.</p>

</div>
</div>
<a id="a81a328aa5781f7c744daa43c44df83c6" name="a81a328aa5781f7c744daa43c44df83c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a81a328aa5781f7c744daa43c44df83c6">&#9670;&#160;</a></span>findImplicitSGPRRead()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1Register.html">Register</a> findImplicitSGPRRead </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03696">3696</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="IRTranslator_8cpp_source.html#l00102">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l04792">llvm::SIInstrInfo::legalizeOperandsVOP2()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l03748">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a2e6a9e9fbac652264287bcc4542f8b54" name="a2e6a9e9fbac652264287bcc4542f8b54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2e6a9e9fbac652264287bcc4542f8b54">&#9670;&#160;</a></span>followSubRegDef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> followSubRegDef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RSR</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07661">7661</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8cpp_source.html#l07642">getRegOrUndef()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07649">llvm::getRegSequenceSubReg()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00102">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07686">llvm::getVRegSubRegDef()</a>.</p>

</div>
</div>
<a id="a3b14da54a3568ef712f4baaab1dd5dd8" name="a3b14da54a3568ef712f4baaab1dd5dd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b14da54a3568ef712f4baaab1dd5dd8">&#9670;&#160;</a></span>getAGPRSpillRestoreOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> getAGPRSpillRestoreOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Size</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01526">1526</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01553">llvm::SIInstrInfo::loadRegFromStackSlot()</a>.</p>

</div>
</div>
<a id="a70258bed1d4a09a7c8329869a7e934a1" name="a70258bed1d4a09a7c8329869a7e934a1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70258bed1d4a09a7c8329869a7e934a1">&#9670;&#160;</a></span>getAGPRSpillSaveOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> getAGPRSpillSaveOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Size</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01387">1387</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01414">llvm::SIInstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="ab8248d9d11e3075dd820516de70a3b83" name="ab8248d9d11e3075dd820516de70a3b83"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8248d9d11e3075dd820516de70a3b83">&#9670;&#160;</a></span>getFoldableImm()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> int64_t getFoldableImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> *</td>          <td class="paramname"><span class="paramname"><em>MO</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03072">3072</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00238">llvm::MachineOperand::getParent()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00225">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00286">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00360">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineFunction_8h_source.html#l00632">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineOperand_8h_source.html#l00321">llvm::MachineOperand::isReg()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03096">llvm::SIInstrInfo::convertToThreeAddress()</a>.</p>

</div>
</div>
<a id="a18409f473f705c06f6eba730ece4e63e" name="a18409f473f705c06f6eba730ece4e63e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a18409f473f705c06f6eba730ece4e63e">&#9670;&#160;</a></span>getIndirectSGPRWriteMovRelPseudo32()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> getIndirectSGPRWriteMovRelPseudo32 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>VecSize</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01279">1279</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01316">llvm::SIInstrInfo::getIndirectRegWriteMovRelPseudo()</a>.</p>

</div>
</div>
<a id="a2f03a1ac84f3a1c4e5612c9293ea6244" name="a2f03a1ac84f3a1c4e5612c9293ea6244"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2f03a1ac84f3a1c4e5612c9293ea6244">&#9670;&#160;</a></span>getIndirectSGPRWriteMovRelPseudo64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> getIndirectSGPRWriteMovRelPseudo64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>VecSize</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01300">1300</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01316">llvm::SIInstrInfo::getIndirectRegWriteMovRelPseudo()</a>.</p>

</div>
</div>
<a id="a750144640bbe8f2024eaf9296b3181dd" name="a750144640bbe8f2024eaf9296b3181dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a750144640bbe8f2024eaf9296b3181dd">&#9670;&#160;</a></span>getIndirectVGPRWriteMovRelPseudoOpc()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> getIndirectVGPRWriteMovRelPseudoOpc </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>VecSize</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01258">1258</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01316">llvm::SIInstrInfo::getIndirectRegWriteMovRelPseudo()</a>.</p>

</div>
</div>
<a id="ae6e6e83717666f42581170b4599cd238" name="ae6e6e83717666f42581170b4599cd238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae6e6e83717666f42581170b4599cd238">&#9670;&#160;</a></span>getNumOperandsNoGlue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> getNumOperandsNoGlue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>Node</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00075">75</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineValueType_8h_source.html#l00262">llvm::MVT::Glue</a>, and <a class="el" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00133">llvm::SIInstrInfo::areLoadsFromSameBasePtr()</a>.</p>

</div>
</div>
<a id="acbfeec0c25233691b4e70d7a527eebda" name="acbfeec0c25233691b4e70d7a527eebda"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbfeec0c25233691b4e70d7a527eebda">&#9670;&#160;</a></span>getRegOrUndef()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="structllvm_1_1TargetInstrInfo_1_1RegSubRegPair.html">TargetInstrInfo::RegSubRegPair</a> getRegOrUndef </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RegOpnd</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07642">7642</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="SIInstrInfo_8h_source.html#l01137">llvm::getRegSubRegPair()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07661">followSubRegDef()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l07649">llvm::getRegSequenceSubReg()</a>.</p>

</div>
</div>
<a id="a99bfc979f4349f70e0dd24ea53445ff0" name="a99bfc979f4349f70e0dd24ea53445ff0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99bfc979f4349f70e0dd24ea53445ff0">&#9670;&#160;</a></span>getSGPRSpillRestoreOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> getSGPRSpillRestoreOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Size</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01472">1472</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01553">llvm::SIInstrInfo::loadRegFromStackSlot()</a>.</p>

</div>
</div>
<a id="aa92f8b057e8d007d8e3c03828035b1d1" name="aa92f8b057e8d007d8e3c03828035b1d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa92f8b057e8d007d8e3c03828035b1d1">&#9670;&#160;</a></span>getSGPRSpillSaveOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> getSGPRSpillSaveOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Size</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01333">1333</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01414">llvm::SIInstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="afe5db8c3cc834e5e22206e4a33aa09ac" name="afe5db8c3cc834e5e22206e4a33aa09ac"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe5db8c3cc834e5e22206e4a33aa09ac">&#9670;&#160;</a></span>getVGPRSpillRestoreOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> getVGPRSpillRestoreOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Size</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01499">1499</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01553">llvm::SIInstrInfo::loadRegFromStackSlot()</a>.</p>

</div>
</div>
<a id="ab52fe3b5f1dd9eaebb4028cc94a96587" name="ab52fe3b5f1dd9eaebb4028cc94a96587"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab52fe3b5f1dd9eaebb4028cc94a96587">&#9670;&#160;</a></span>getVGPRSpillSaveOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classunsigned.html">unsigned</a> getVGPRSpillSaveOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Size</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l01360">1360</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, and <a class="el" href="ELFObjHandler_8cpp_source.html#l00082">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l01414">llvm::SIInstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="adac3387b951e78fab64b782fd748ce5c" name="adac3387b951e78fab64b782fd748ce5c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adac3387b951e78fab64b782fd748ce5c">&#9670;&#160;</a></span>indirectCopyToAGPR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a> indirectCopyToAGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>DestReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>KillSrc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1RegScavenger.html">RegScavenger</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RS</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>ImpDefSuperReg</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1Register.html">Register</a>()</span>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a></td>          <td class="paramname"><span class="paramname"><em>ImpUseSuperReg</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1Register.html">Register</a>()</span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Handle copying from SGPR to AGPR, or from AGPR to AGPR. </p>
<p>It is not possible to directly copy, so an intermediate VGPR needs to be used. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00502">502</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00224">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00268">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00328">llvm::BuildMI()</a>, <a class="el" href="Value_8cpp_source.html#l00455">contains()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00084">llvm::RegScavenger::enterBasicBlock()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00268">llvm::RegScavenger::FindUnusedReg()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00157">llvm::RegScavenger::forward()</a>, <a class="el" href="SIRegisterInfo_8h_source.html#l00136">llvm::SIRegisterInfo::getHWRegIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00508">llvm::getKillRegState()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00225">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00360">llvm::MachineOperand::getReg()</a>, <a class="el" href="SIRegisterInfo_8cpp_source.html#l02356">llvm::SIRegisterInfo::getRegPressureLimit()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Implicit</a>, <a class="el" href="MachineOperand_8h_source.html#l00323">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00321">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Kill</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00102">MI</a>, <a class="el" href="Testing_2Support_2Error_8cpp_source.html#l00140">llvm::report_fatal_error()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00521">llvm::RegScavenger::scavengeRegister()</a>, <a class="el" href="MachineOperand_8h_source.html#l00500">llvm::MachineOperand::setIsKill()</a>, <a class="el" href="RegisterScavenging_8cpp_source.html#l00053">llvm::RegScavenger::setRegUsed()</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00129">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00654">llvm::SIInstrInfo::copyPhysReg()</a>.</p>

</div>
</div>
<a id="a1b20766e517418d6dbe92cd0d6aa42ae" name="a1b20766e517418d6dbe92cd0d6aa42ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b20766e517418d6dbe92cd0d6aa42ae">&#9670;&#160;</a></span>isStride64()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isStride64 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>Opc</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00236">236</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00248">llvm::SIInstrInfo::getMemOperandsWithOffsetWidth()</a>.</p>

</div>
</div>
<a id="adbb4dcc227f28ef32563170ce820d498" name="adbb4dcc227f28ef32563170ce820d498"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adbb4dcc227f28ef32563170ce820d498">&#9670;&#160;</a></span>isSubRegOf()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> isSubRegOf </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIRegisterInfo.html">SIRegisterInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TRI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SuperVec</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>SubReg</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03738">3738</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01567">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03748">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a8f853bc1868d1a852d4b86a33fbf1862" name="a8f853bc1868d1a852d4b86a33fbf1862"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8f853bc1868d1a852d4b86a33fbf1862">&#9670;&#160;</a></span>loadSRsrcFromVGPR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> * loadSRsrcFromVGPR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>Rsrc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineDominatorTree.html">MachineDominatorTree</a> *</td>          <td class="paramname"><span class="paramname"><em>MDT</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>Begin</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>End</em><span class="paramdefsep"> = </span><span class="paramdefval"><a class="el" href="classllvm_1_1ilist__node__impl.html">nullptr</a></span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l05307">5307</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineDominators_8h_source.html#l00171">llvm::MachineDominatorTree::addNewBlock()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00746">llvm::MachineBasicBlock::addSuccessor()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00328">llvm::BuildMI()</a>, <a class="el" href="MachineDominators_8h_source.html#l00180">llvm::MachineDominatorTree::changeImmediateDominator()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00414">llvm::MachineFunction::CreateMachineBasicBlock()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l05198">emitLoadSRsrcFromVGPRLoop()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00270">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00225">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineFunction_8h_source.html#l00632">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineFunction_8h_source.html#l00622">llvm::MachineFunction::getSubtarget()</a>, <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="MachineFunction_8h_source.html#l00823">llvm::MachineFunction::insert()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00075">MBBI</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00102">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineDominators_8h_source.html#l00135">llvm::MachineDominatorTree::properlyDominates()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00129">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01567">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l05431">llvm::SIInstrInfo::legalizeOperands()</a>.</p>

</div>
</div>
<a id="a51d820fe919d94f220e21e9d1f7361ad" name="a51d820fe919d94f220e21e9d1f7361ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51d820fe919d94f220e21e9d1f7361ad">&#9670;&#160;</a></span>memOpsHaveSameBaseOperands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> memOpsHaveSameBaseOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt;</td>          <td class="paramname"><span class="paramname"><em>BaseOps1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt;</td>          <td class="paramname"><span class="paramname"><em>BaseOps2</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02979">2979</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#ab5899ca200d34e3cc6bb09ebce5e5b3c">E</a>, and <a class="el" href="MD5_8cpp_source.html#l00059">I</a>.</p>

</div>
</div>
<a id="a951bbdda542205db9de80f6bf44f571c" name="a951bbdda542205db9de80f6bf44f571c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a951bbdda542205db9de80f6bf44f571c">&#9670;&#160;</a></span>memOpsHaveSameBasePtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> memOpsHaveSameBasePtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt;</td>          <td class="paramname"><span class="paramname"><em>BaseOps1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI2</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> * &gt;</td>          <td class="paramname"><span class="paramname"><em>BaseOps2</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00400">400</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ValueTracking_8cpp_source.html#l04356">llvm::getUnderlyingObject()</a>, <a class="el" href="MachineInstr_8h_source.html#l00723">llvm::MachineInstr::hasOneMemOperand()</a>, and <a class="el" href="MachineInstr_8h_source.html#l00708">llvm::MachineInstr::memoperands_begin()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00431">llvm::SIInstrInfo::shouldClusterMemOps()</a>.</p>

</div>
</div>
<a id="a99ae43a8879de19170e80277b5c54b88" name="a99ae43a8879de19170e80277b5c54b88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99ae43a8879de19170e80277b5c54b88">&#9670;&#160;</a></span>nodesHaveSameOperandValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> nodesHaveSameOperandValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N0</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *</td>          <td class="paramname"><span class="paramname"><em>N1</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a></td>          <td class="paramname"><span class="paramname"><em>OpName</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns true if both nodes have the same value for the given operand <code>Op</code>, or if both nodes do not have this operand. </p>

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00084">84</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00678">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00896">llvm::SDNode::getOperand()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00133">llvm::SIInstrInfo::areLoadsFromSameBasePtr()</a>.</p>

</div>
</div>
<a id="a371a0e609706909389a3fe7359e16485" name="a371a0e609706909389a3fe7359e16485"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a371a0e609706909389a3fe7359e16485">&#9670;&#160;</a></span>offsetsDoNotOverlap()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> offsetsDoNotOverlap </td>
          <td>(</td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>WidthA</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>OffsetA</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>WidthB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int</td>          <td class="paramname"><span class="paramname"><em>OffsetB</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02990">2990</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a7fc0854a9d3fced0dedf2c7f61fe7a72" name="a7fc0854a9d3fced0dedf2c7f61fe7a72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fc0854a9d3fced0dedf2c7f61fe7a72">&#9670;&#160;</a></span>preserveCondRegFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a> preserveCondRegFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>CondReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>OrigCond</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02465">2465</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00500">llvm::MachineOperand::setIsKill()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00511">llvm::MachineOperand::setIsUndef()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02471">llvm::SIInstrInfo::insertBranch()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l02587">llvm::SIInstrInfo::insertSelect()</a>.</p>

</div>
</div>
<a id="a34f658cc004922ec99124c45d8b8c4d3" name="a34f658cc004922ec99124c45d8b8c4d3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34f658cc004922ec99124c45d8b8c4d3">&#9670;&#160;</a></span>removeModOperands()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a> removeModOperands </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02735">2735</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="namespacellvm_1_1AMDGPU.html#a27efe1286cc31f5fc95355af30b0356c">llvm::AMDGPU::getNamedOperandIdx()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00102">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02749">llvm::SIInstrInfo::FoldImmediate()</a>.</p>

</div>
</div>
<a id="a9a029ae88221a63092305945fd7fc4da" name="a9a029ae88221a63092305945fd7fc4da"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a029ae88221a63092305945fd7fc4da">&#9670;&#160;</a></span>reportIllegalCopy()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a> reportIllegalCopy </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1SIInstrInfo.html">SIInstrInfo</a> *</td>          <td class="paramname"><span class="paramname"><em>TII</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MBB</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a></td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>DL</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>DestReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a></td>          <td class="paramname"><span class="paramname"><em>SrcReg</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a></td>          <td class="paramname"><span class="paramname"><em>KillSrc</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> *</td>          <td class="paramname"><span class="paramname"><em>Msg</em><span class="paramdefsep"> = </span><span class="paramdefval">&quot;illegal&#160;<a class="el" href="classllvm_1_1ilist__node__impl.html">SGPR</a>&#160;to&#160;VGPR&#160;<a class="el" href="classllvm_1_1ilist__node__impl.html">copy&quot;</a></span></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l00486">486</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00097">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00328">llvm::BuildMI()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a694d9607a781d330039787de0726acc0">C</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00076">DL</a>, <a class="el" href="DiagnosticInfo_8h_source.html#l00045">llvm::DS_Error</a>, <a class="el" href="Function_8cpp_source.html#l00321">llvm::Function::getContext()</a>, <a class="el" href="MachineFunction_8h_source.html#l00588">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00508">llvm::getKillRegState()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00225">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="AArch64SLSHardening_8cpp_source.html#l00074">MBB</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00102">MI</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00129">TII</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00654">llvm::SIInstrInfo::copyPhysReg()</a>.</p>

</div>
</div>
<a id="abcb710fb84bc86d961b6afbaa4f65d25" name="abcb710fb84bc86d961b6afbaa4f65d25"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abcb710fb84bc86d961b6afbaa4f65d25">&#9670;&#160;</a></span>shouldReadExec()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classbool.html">bool</a> shouldReadExec </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03718">3718</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SIInstrInfo_8h_source.html#l00340">llvm::SIInstrInfo::isSALU()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00468">llvm::SIInstrInfo::isSMRD()</a>, <a class="el" href="SIInstrInfo_8h_source.html#l00348">llvm::SIInstrInfo::isVALU()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00102">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03748">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a3470310cdf2c94f6291244435073ad78" name="a3470310cdf2c94f6291244435073ad78"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3470310cdf2c94f6291244435073ad78">&#9670;&#160;</a></span>subtargetEncodingFamily()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="#a0dfd55eaf0bcb495f09ecf8c55b256b2">SIEncodingFamily</a> subtargetEncodingFamily </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1GCNSubtarget.html">GCNSubtarget</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>ST</em></span></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l07552">7552</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="AMDGPUSubtarget_8h_source.html#l00041">llvm::AMDGPUSubtarget::GFX10</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07547">GFX10</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00040">llvm::AMDGPUSubtarget::GFX9</a>, <a class="el" href="llvm_2Support_2ErrorHandling_8h_source.html#l00136">llvm_unreachable</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00038">llvm::AMDGPUSubtarget::SEA_ISLANDS</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07541">SI</a>, <a class="el" href="AMDGPUSubtarget_8h_source.html#l00037">llvm::AMDGPUSubtarget::SOUTHERN_ISLANDS</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l07542">VI</a>, and <a class="el" href="AMDGPUSubtarget_8h_source.html#l00039">llvm::AMDGPUSubtarget::VOLCANIC_ISLANDS</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l07588">llvm::SIInstrInfo::pseudoToMCOpcode()</a>.</p>

</div>
</div>
<a id="ab80360d244cbaf4d3aaa327f4d62038f" name="ab80360d244cbaf4d3aaa327f4d62038f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab80360d244cbaf4d3aaa327f4d62038f">&#9670;&#160;</a></span>swapRegAndNonRegOperand()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * swapRegAndNonRegOperand </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>RegOp</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>NonRegOp</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l02080">2080</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8cpp_source.html#l00214">llvm::MachineOperand::ChangeToFrameIndex()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00190">llvm::MachineOperand::ChangeToGA()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00156">llvm::MachineOperand::ChangeToImmediate()</a>, <a class="el" href="MachineOperand_8h_source.html#l00360">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00365">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00385">llvm::MachineOperand::isDead()</a>, <a class="el" href="SILowerControlFlow_8cpp_source.html#l00158">IsDead</a>, <a class="el" href="MachineOperand_8h_source.html#l00446">llvm::MachineOperand::isDebug()</a>, <a class="el" href="MachineOperand_8h_source.html#l00390">llvm::MachineOperand::isKill()</a>, <a class="el" href="MachineOperand_8h_source.html#l00395">llvm::MachineOperand::isUndef()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00102">MI</a>, <a class="el" href="MachineOperand_8h_source.html#l00224">llvm::MachineOperand::setTargetFlags()</a>, and <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00104">SubReg</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02109">llvm::SIInstrInfo::commuteInstructionImpl()</a>.</p>

</div>
</div>
<a id="a8edb2219f51b89b23621bd1da1dfd6f8" name="a8edb2219f51b89b23621bd1da1dfd6f8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8edb2219f51b89b23621bd1da1dfd6f8">&#9670;&#160;</a></span>updateLiveVariables()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ilist__node__impl.html">static</a> <a class="el" href="classvoid.html">void</a> updateLiveVariables </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *</td>          <td class="paramname"><span class="paramname"><em>LV</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>MI</em>, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;</td>          <td class="paramname"><span class="paramname"><em>NewMI</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="SIInstrInfo_8cpp_source.html#l03084">3084</a> of file <a class="el" href="SIInstrInfo_8cpp_source.html">SIInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MD5_8cpp_source.html#l00059">I</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00102">MI</a>, and <a class="el" href="LiveVariables_8cpp_source.html#l00676">llvm::LiveVariables::replaceKillInstruction()</a>.</p>

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l03096">llvm::SIInstrInfo::convertToThreeAddress()</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a8a8d5237b21cadc5584ca3d8a2c07966" name="a8a8d5237b21cadc5584ca3d8a2c07966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a8d5237b21cadc5584ca3d8a2c07966">&#9670;&#160;</a></span>BranchOffsetBits</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classunsigned.html">unsigned</a> &gt; BranchOffsetBits(&quot;amdgpu-s-<a class="el" href="classllvm_1_1ilist__node__impl.html">branch</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">bits&quot;</a>, cl::ReallyHidden, cl::init(16), <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Restrict range <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">branch</a> <a class="el" href="MustExecute_8cpp.html#a13fbdcf3bc34f504e8f2b5f2aa7d7f7c">instructions</a> (<a class="el" href="classllvm_1_1ilist__node__impl.html">DEBUG</a>)&quot;)) </td>
          <td>(</td>
          <td class="paramtype">&quot;amdgpu-s-<a class="el" href="classllvm_1_1ilist__node__impl.html">branch</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">bits&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::ReallyHidden</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(16)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Restrict range <a class="el" href="classllvm_1_1ilist__node__impl.html">of</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">branch</a> <a class="el" href="MustExecute_8cpp.html#a13fbdcf3bc34f504e8f2b5f2aa7d7f7c">instructions</a> (<a class="el" href="classllvm_1_1ilist__node__impl.html">DEBUG</a>)&quot;)</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l02184">llvm::SIInstrInfo::isBranchOffsetInRange()</a>.</p>

</div>
</div>
<a id="a0659d4ea243fea474f4fa0a359197710" name="a0659d4ea243fea474f4fa0a359197710"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0659d4ea243fea474f4fa0a359197710">&#9670;&#160;</a></span>Fix16BitCopies</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; <a class="el" href="classbool.html">bool</a> &gt; Fix16BitCopies(&quot;amdgpu-<a class="el" href="ARMTargetMachine_8cpp.html#a86b29362e5d8fbb0d516610e4f988b5e">fix</a>-16-<a class="el" href="classllvm_1_1ilist__node__impl.html">bit</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">physreg</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">copies&quot;</a>, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Fix <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">between</a> 32 <a class="el" href="classllvm_1_1ilist__node__impl.html">and</a> 16 <a class="el" href="classllvm_1_1ilist__node__impl.html">bit</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">registers</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">by</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">extending</a> to 32 <a class="el" href="classllvm_1_1ilist__node__impl.html">bit&quot;</a>), cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>), cl::ReallyHidden) </td>
          <td>(</td>
          <td class="paramtype">&quot;amdgpu-<a class="el" href="ARMTargetMachine_8cpp.html#a86b29362e5d8fbb0d516610e4f988b5e">fix</a>-16-<a class="el" href="classllvm_1_1ilist__node__impl.html">bit</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">physreg</a>-<a class="el" href="classllvm_1_1ilist__node__impl.html">copies&quot;</a></td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Fix <a class="el" href="SIFixSGPRCopies_8cpp.html#a1d5e606e23fdf432583aa8dc1f17ff55">copies</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">between</a> 32 <a class="el" href="classllvm_1_1ilist__node__impl.html">and</a> 16 <a class="el" href="classllvm_1_1ilist__node__impl.html">bit</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">registers</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">by</a> <a class="el" href="classllvm_1_1ilist__node__impl.html">extending</a> to 32 <a class="el" href="classllvm_1_1ilist__node__impl.html">bit&quot;</a>)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::init(<a class="el" href="BasicAliasAnalysis_8cpp.html#af1bff759151fc332f9c9021578b15be6">true</a>)</td>          <td class="paramname"><span class="paramname">, </span></td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">cl::ReallyHidden</td>          <td class="paramname"><span class="paramname"></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="SIInstrInfo_8cpp_source.html#l00654">llvm::SIInstrInfo::copyPhysReg()</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Feb 20 2024 17:56:06 for LLVM by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.10.0
</small></address>
</body>
</html>
