
---------- Begin Simulation Statistics ----------
final_tick                                25414047000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 229709                       # Simulator instruction rate (inst/s)
host_mem_usage                                4445672                       # Number of bytes of host memory used
host_op_rate                                   363581                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    62.54                       # Real time elapsed on the host
host_tick_rate                              406345546                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    14366665                       # Number of instructions simulated
sim_ops                                      22739401                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.025414                       # Number of seconds simulated
sim_ticks                                 25414047000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect               40                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted               84                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups             25                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses              25                       # Number of indirect misses.
system.cpu0.branchPred.lookups                     84                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu0.committedInsts                    4366665                       # Number of instructions committed
system.cpu0.committedOps                      6375940                       # Number of ops (including micro ops) committed
system.cpu0.cpi                             11.640025                       # CPI: cycles per instruction
system.cpu0.discardedOps                       862446                       # Number of ops (including micro ops) which were discarded before commit
system.cpu0.dtb.rdAccesses                     829294                       # TLB accesses on read requests
system.cpu0.dtb.rdMisses                       157224                       # TLB misses on read requests
system.cpu0.dtb.wrAccesses                    3120863                       # TLB accesses on write requests
system.cpu0.dtb.wrMisses                        12170                       # TLB misses on write requests
system.cpu0.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu0.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu0.fetch2.int_instructions                 8                       # Number of integer instructions successfully decoded
system.cpu0.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu0.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu0.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu0.idleCycles                       42014155                       # Total number of cycles that the object has spent stopped
system.cpu0.ipc                              0.085910                       # IPC: instructions per cycle
system.cpu0.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu0.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu0.itb.wrAccesses                    1022546                       # TLB accesses on write requests
system.cpu0.itb.wrMisses                          261                       # TLB misses on write requests
system.cpu0.numCycles                        50828089                       # number of cpu cycles simulated
system.cpu0.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.op_class_0::No_OpClass               1997      0.03%      0.03% # Class of committed instruction
system.cpu0.op_class_0::IntAlu                2270930     35.62%     35.65% # Class of committed instruction
system.cpu0.op_class_0::IntMult                    36      0.00%     35.65% # Class of committed instruction
system.cpu0.op_class_0::IntDiv                   1447      0.02%     35.67% # Class of committed instruction
system.cpu0.op_class_0::FloatAdd               465369      7.30%     42.97% # Class of committed instruction
system.cpu0.op_class_0::FloatCmp                    0      0.00%     42.97% # Class of committed instruction
system.cpu0.op_class_0::FloatCvt                  112      0.00%     42.97% # Class of committed instruction
system.cpu0.op_class_0::FloatMult                   0      0.00%     42.97% # Class of committed instruction
system.cpu0.op_class_0::FloatMultAcc                0      0.00%     42.97% # Class of committed instruction
system.cpu0.op_class_0::FloatDiv                    0      0.00%     42.97% # Class of committed instruction
system.cpu0.op_class_0::FloatMisc                   0      0.00%     42.97% # Class of committed instruction
system.cpu0.op_class_0::FloatSqrt                   0      0.00%     42.97% # Class of committed instruction
system.cpu0.op_class_0::SimdAdd                  1140      0.02%     42.99% # Class of committed instruction
system.cpu0.op_class_0::SimdAddAcc                  0      0.00%     42.99% # Class of committed instruction
system.cpu0.op_class_0::SimdAlu                  1367      0.02%     43.01% # Class of committed instruction
system.cpu0.op_class_0::SimdCmp                    12      0.00%     43.01% # Class of committed instruction
system.cpu0.op_class_0::SimdCvt                  1866      0.03%     43.04% # Class of committed instruction
system.cpu0.op_class_0::SimdMisc                 1287      0.02%     43.06% # Class of committed instruction
system.cpu0.op_class_0::SimdMult                    0      0.00%     43.06% # Class of committed instruction
system.cpu0.op_class_0::SimdMultAcc                 0      0.00%     43.06% # Class of committed instruction
system.cpu0.op_class_0::SimdShift                 426      0.01%     43.07% # Class of committed instruction
system.cpu0.op_class_0::SimdShiftAcc                0      0.00%     43.07% # Class of committed instruction
system.cpu0.op_class_0::SimdDiv                     0      0.00%     43.07% # Class of committed instruction
system.cpu0.op_class_0::SimdSqrt                    0      0.00%     43.07% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAdd                0      0.00%     43.07% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatAlu                0      0.00%     43.07% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCmp                0      0.00%     43.07% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatCvt                2      0.00%     43.07% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatDiv                0      0.00%     43.07% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMisc               0      0.00%     43.07% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMult               0      0.00%     43.07% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatMultAcc            0      0.00%     43.07% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatSqrt               0      0.00%     43.07% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAdd               0      0.00%     43.07% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceAlu               0      0.00%     43.07% # Class of committed instruction
system.cpu0.op_class_0::SimdReduceCmp               0      0.00%     43.07% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceAdd            0      0.00%     43.07% # Class of committed instruction
system.cpu0.op_class_0::SimdFloatReduceCmp            0      0.00%     43.07% # Class of committed instruction
system.cpu0.op_class_0::SimdAes                     0      0.00%     43.07% # Class of committed instruction
system.cpu0.op_class_0::SimdAesMix                  0      0.00%     43.07% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash                0      0.00%     43.07% # Class of committed instruction
system.cpu0.op_class_0::SimdSha1Hash2               0      0.00%     43.07% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash              0      0.00%     43.07% # Class of committed instruction
system.cpu0.op_class_0::SimdSha256Hash2             0      0.00%     43.07% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma2               0      0.00%     43.07% # Class of committed instruction
system.cpu0.op_class_0::SimdShaSigma3               0      0.00%     43.07% # Class of committed instruction
system.cpu0.op_class_0::SimdPredAlu                 0      0.00%     43.07% # Class of committed instruction
system.cpu0.op_class_0::MemRead                 42409      0.67%     43.73% # Class of committed instruction
system.cpu0.op_class_0::MemWrite               172809      2.71%     46.44% # Class of committed instruction
system.cpu0.op_class_0::FloatMemRead           467451      7.33%     53.77% # Class of committed instruction
system.cpu0.op_class_0::FloatMemWrite         2947280     46.23%    100.00% # Class of committed instruction
system.cpu0.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu0.op_class_0::total                 6375940                       # Class of committed instruction
system.cpu0.tickCycles                        8813934                       # Number of cycles that the object actually ticked
system.cpu0.workload.numSyscalls                   40                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect               37                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted               81                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups             24                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses              24                       # Number of indirect misses.
system.cpu1.branchPred.lookups                     81                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted           11                       # Number of mispredicted indirect branches.
system.cpu1.committedInsts                   10000000                       # Number of instructions committed
system.cpu1.committedOps                     16363461                       # Number of ops (including micro ops) committed
system.cpu1.cpi                              5.082809                       # CPI: cycles per instruction
system.cpu1.discardedOps                      5149772                       # Number of ops (including micro ops) which were discarded before commit
system.cpu1.dtb.rdAccesses                    1469159                       # TLB accesses on read requests
system.cpu1.dtb.rdMisses                         2722                       # TLB misses on read requests
system.cpu1.dtb.wrAccesses                     672208                       # TLB accesses on write requests
system.cpu1.dtb.wrMisses                           93                       # TLB misses on write requests
system.cpu1.fetch2.amo_instructions                 0                       # Number of memory atomic instructions successfully decoded
system.cpu1.fetch2.fp_instructions                  0                       # Number of floating point instructions successfully decoded
system.cpu1.fetch2.int_instructions                 9                       # Number of integer instructions successfully decoded
system.cpu1.fetch2.load_instructions                0                       # Number of memory load instructions successfully decoded
system.cpu1.fetch2.store_instructions               0                       # Number of memory store instructions successfully decoded
system.cpu1.fetch2.vec_instructions                 0                       # Number of SIMD instructions successfully decoded
system.cpu1.idleCycles                       18133178                       # Total number of cycles that the object has spent stopped
system.cpu1.ipc                              0.196742                       # IPC: instructions per cycle
system.cpu1.itb.rdAccesses                          0                       # TLB accesses on read requests
system.cpu1.itb.rdMisses                            0                       # TLB misses on read requests
system.cpu1.itb.wrAccesses                    4764171                       # TLB accesses on write requests
system.cpu1.itb.wrMisses                          277                       # TLB misses on write requests
system.cpu1.numCycles                        50828094                       # number of cpu cycles simulated
system.cpu1.numFetchSuspends                        0                       # Number of times Execute suspended instruction fetching
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.op_class_0::No_OpClass              12560      0.08%      0.08% # Class of committed instruction
system.cpu1.op_class_0::IntAlu               14085339     86.08%     86.15% # Class of committed instruction
system.cpu1.op_class_0::IntMult                  6224      0.04%     86.19% # Class of committed instruction
system.cpu1.op_class_0::IntDiv                   1592      0.01%     86.20% # Class of committed instruction
system.cpu1.op_class_0::FloatAdd               139604      0.85%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCmp                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatCvt                  144      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMult                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMultAcc                0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatDiv                    0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatMisc                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::FloatSqrt                   0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAdd                  1170      0.01%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAddAcc                  0      0.00%     87.06% # Class of committed instruction
system.cpu1.op_class_0::SimdAlu                  1323      0.01%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCmp                     6      0.00%     87.07% # Class of committed instruction
system.cpu1.op_class_0::SimdCvt                  1838      0.01%     87.08% # Class of committed instruction
system.cpu1.op_class_0::SimdMisc                17658      0.11%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMult                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdMultAcc                 0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShift                 408      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdShiftAcc                0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdDiv                     0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdSqrt                    0      0.00%     87.19% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAdd            28658      0.18%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatAlu                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCmp                0      0.00%     87.37% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatCvt            34832      0.21%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatDiv               22      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMisc               0      0.00%     87.58% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMult           49128      0.30%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatMultAcc            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatSqrt               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAdd               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceAlu               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdReduceCmp               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceAdd            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdFloatReduceCmp            0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAes                     0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdAesMix                  0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash                0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha1Hash2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash              0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdSha256Hash2             0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma2               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdShaSigma3               0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::SimdPredAlu                 0      0.00%     87.88% # Class of committed instruction
system.cpu1.op_class_0::MemRead               1263997      7.72%     95.61% # Class of committed instruction
system.cpu1.op_class_0::MemWrite               592755      3.62%     99.23% # Class of committed instruction
system.cpu1.op_class_0::FloatMemRead            80716      0.49%     99.72% # Class of committed instruction
system.cpu1.op_class_0::FloatMemWrite           45487      0.28%    100.00% # Class of committed instruction
system.cpu1.op_class_0::IprAccess                   0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::InstPrefetch                0      0.00%    100.00% # Class of committed instruction
system.cpu1.op_class_0::total                16363461                       # Class of committed instruction
system.cpu1.tickCycles                       32694916                       # Number of cycles that the object actually ticked
system.cpu1.workload.numSyscalls                   37                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       476271                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests        953585                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       760996                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops         5193                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1522057                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops           5193                       # Total number of snoops made to the snoop filter.
system.membus.trans_dist::ReadResp              84754                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       423625                       # Transaction distribution
system.membus.trans_dist::CleanEvict            52646                       # Transaction distribution
system.membus.trans_dist::ReadExReq            392560                       # Transaction distribution
system.membus.trans_dist::ReadExResp           392560                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         84754                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      1430899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      1430899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                1430899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     57660096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     57660096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                57660096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            477314                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  477314    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              477314                       # Request fanout histogram
system.membus.reqLayer4.occupancy          2822503000                       # Layer occupancy (ticks)
system.membus.reqLayer4.utilization              11.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         2502016250                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              9.8                       # Layer utilization (%)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  25414047000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu0.icache.demand_hits::.cpu0.inst      1011403                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1011403                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst      1011403                       # number of overall hits
system.cpu0.icache.overall_hits::total        1011403                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst        11076                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total         11076                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst        11076                       # number of overall misses
system.cpu0.icache.overall_misses::total        11076                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst    329100000                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total    329100000                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst    329100000                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total    329100000                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst      1022479                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1022479                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst      1022479                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1022479                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.010832                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.010832                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.010832                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.010832                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 29712.892741                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 29712.892741                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 29712.892741                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 29712.892741                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        11060                       # number of writebacks
system.cpu0.icache.writebacks::total            11060                       # number of writebacks
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        11076                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        11076                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        11076                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        11076                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst    318024000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total    318024000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst    318024000                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total    318024000                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.010832                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.010832                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.010832                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.010832                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 28712.892741                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 28712.892741                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 28712.892741                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 28712.892741                       # average overall mshr miss latency
system.cpu0.icache.replacements                 11060                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst      1011403                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1011403                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst        11076                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total        11076                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst    329100000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total    329100000                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst      1022479                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1022479                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.010832                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.010832                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 29712.892741                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 29712.892741                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        11076                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        11076                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst    318024000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total    318024000                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.010832                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.010832                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 28712.892741                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 28712.892741                       # average ReadReq mshr miss latency
system.cpu0.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25414047000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           15.999428                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs            1022479                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            11076                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs            92.314825                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    15.999428                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999964                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999964                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4           16                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses          8190908                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses         8190908                       # Number of data accesses
system.cpu0.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25414047000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25414047000                       # Cumulative time (in ticks) in various power states
system.cpu0.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu0.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.itb_walker_cache.replacements            0                       # number of replacements
system.cpu0.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25414047000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25414047000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu0.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25414047000                       # Cumulative time (in ticks) in various power states
system.cpu0.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu0.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu0.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu0.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu0.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu0.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25414047000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data      3153083                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         3153083                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data      3153083                       # number of overall hits
system.cpu0.dcache.overall_hits::total        3153083                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data       632587                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        632587                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data       632587                       # number of overall misses
system.cpu0.dcache.overall_misses::total       632587                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data  43153720500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total  43153720500                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data  43153720500                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total  43153720500                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data      3785670                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      3785670                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data      3785670                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      3785670                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.167100                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.167100                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.167100                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.167100                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 68217.842763                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 68217.842763                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 68217.842763                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 68217.842763                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks       391380                       # number of writebacks
system.cpu0.dcache.writebacks::total           391380                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data       233857                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total       233857                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data       233857                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total       233857                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data       398730                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total       398730                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data       398730                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total       398730                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data  34142799000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total  34142799000                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data  34142799000                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total  34142799000                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.105326                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.105326                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.105326                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.105326                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 85628.869160                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 85628.869160                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 85628.869160                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 85628.869160                       # average overall mshr miss latency
system.cpu0.dcache.replacements                398713                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data       662276                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         662276                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data         9374                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         9374                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data    388561000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    388561000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data       671650                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       671650                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.013957                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.013957                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 41450.928099                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41450.928099                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data          333                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total          333                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data         9041                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         9041                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data    364698500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    364698500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.013461                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.013461                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 40338.292224                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 40338.292224                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data      2490807                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       2490807                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data       623213                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total       623213                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data  42765159500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total  42765159500                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data      3114020                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      3114020                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.200131                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.200131                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 68620.454804                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 68620.454804                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data       233524                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total       233524                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data       389689                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total       389689                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data  33778100500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total  33778100500                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.125140                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.125140                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 86679.635556                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 86679.635556                       # average WriteReq mshr miss latency
system.cpu0.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25414047000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           15.999463                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs            3551812                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs           398729                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             8.907835                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           178500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    15.999463                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999966                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999966                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           14                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::4            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses         30684089                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses        30684089                       # Number of data accesses
system.cpu0.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25414047000                       # Cumulative time (in ticks) in various power states
system.cpu0.power_state.pwrStateResidencyTicks::ON  25414047000                       # Cumulative time (in ticks) in various power states
system.cpu0.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25414047000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst      4693225                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         4693225                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst      4693225                       # number of overall hits
system.cpu1.icache.overall_hits::total        4693225                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        70882                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         70882                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        70882                       # number of overall misses
system.cpu1.icache.overall_misses::total        70882                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1574003000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1574003000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1574003000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1574003000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst      4764107                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      4764107                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst      4764107                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      4764107                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.014878                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.014878                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.014878                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.014878                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 22205.962021                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 22205.962021                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 22205.962021                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 22205.962021                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        70866                       # number of writebacks
system.cpu1.icache.writebacks::total            70866                       # number of writebacks
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        70882                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        70882                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        70882                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        70882                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1503121000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1503121000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1503121000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1503121000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.014878                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.014878                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.014878                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.014878                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 21205.962021                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 21205.962021                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 21205.962021                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 21205.962021                       # average overall mshr miss latency
system.cpu1.icache.replacements                 70866                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst      4693225                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        4693225                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        70882                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        70882                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1574003000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1574003000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst      4764107                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      4764107                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.014878                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.014878                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 22205.962021                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 22205.962021                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        70882                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        70882                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1503121000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1503121000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.014878                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.014878                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 21205.962021                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 21205.962021                       # average ReadReq mshr miss latency
system.cpu1.icache.power_state.pwrStateResidencyTicks::UNDEFINED  25414047000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           15.999415                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs            4764107                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            70882                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs            67.211803                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle            94500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    15.999415                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.999963                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.999963                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           16                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38183738                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38183738                       # Number of data accesses
system.cpu1.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25414047000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25414047000                       # Cumulative time (in ticks) in various power states
system.cpu1.interrupts.clk_domain.clock          8000                       # Clock period in ticks
system.cpu1.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.itb_walker_cache.replacements            0                       # number of replacements
system.cpu1.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25414047000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25414047000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu1.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED  25414047000                       # Cumulative time (in ticks) in various power states
system.cpu1.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu1.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu1.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu1.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu1.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu1.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25414047000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data      1810491                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1810491                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data      1810548                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1810548                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data       290338                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total        290338                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data       290395                       # number of overall misses
system.cpu1.dcache.overall_misses::total       290395                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data   9809014000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   9809014000                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data   9809014000                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   9809014000                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data      2100829                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      2100829                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data      2100943                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      2100943                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.138202                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.138202                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.138221                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.138221                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 33784.809429                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 33784.809429                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 33778.177999                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 33778.177999                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks       226767                       # number of writebacks
system.cpu1.dcache.writebacks::total           226767                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data        10022                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        10022                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data        10022                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        10022                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data       280316                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total       280316                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data       280373                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total       280373                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data   9123069000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total   9123069000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data   9123931000                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total   9123931000                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.133431                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.133431                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.133451                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.133451                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 32545.659185                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 32545.659185                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 32542.117108                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 32542.117108                       # average overall mshr miss latency
system.cpu1.dcache.replacements                280357                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data      1192726                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1192726                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data       269891                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total       269891                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data   8995664000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   8995664000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data      1462617                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1462617                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.184526                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.184526                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 33330.729813                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 33330.729813                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data         1463                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1463                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data       268428                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total       268428                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data   8662812500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total   8662812500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.183526                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.183526                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 32272.387754                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 32272.387754                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data       617765                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        617765                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data        20447                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total        20447                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data    813350000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total    813350000                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       638212                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.032038                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.032038                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 39778.451607                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39778.451607                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data         8559                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total         8559                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data        11888                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total        11888                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data    460256500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total    460256500                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.018627                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.018627                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 38716.058210                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 38716.058210                       # average WriteReq mshr miss latency
system.cpu1.dcache.SoftPFReq_hits::.cpu1.data           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_hits::total           57                       # number of SoftPFReq hits
system.cpu1.dcache.SoftPFReq_misses::.cpu1.data           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_misses::total           57                       # number of SoftPFReq misses
system.cpu1.dcache.SoftPFReq_accesses::.cpu1.data          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_accesses::total          114                       # number of SoftPFReq accesses(hits+misses)
system.cpu1.dcache.SoftPFReq_miss_rate::.cpu1.data     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_miss_rate::total     0.500000                       # miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_misses::.cpu1.data           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_misses::total           57                       # number of SoftPFReq MSHR misses
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::.cpu1.data       862000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_latency::total       862000                       # number of SoftPFReq MSHR miss cycles
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::.cpu1.data     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_mshr_miss_rate::total     0.500000                       # mshr miss rate for SoftPFReq accesses
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu1.data 15122.807018                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.SoftPFReq_avg_mshr_miss_latency::total 15122.807018                       # average SoftPFReq mshr miss latency
system.cpu1.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  25414047000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           15.999446                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs            2090921                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs           280373                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             7.457640                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle           190500                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    15.999446                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999965                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999965                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           16                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         17087917                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        17087917                       # Number of data accesses
system.cpu1.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25414047000                       # Cumulative time (in ticks) in various power states
system.cpu1.power_state.pwrStateResidencyTicks::ON  25414047000                       # Cumulative time (in ticks) in various power states
system.cpu1.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  25414047000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                8502                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data                6826                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               63151                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              205268                       # number of demand (read+write) hits
system.l2.demand_hits::total                   283747                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               8502                       # number of overall hits
system.l2.overall_hits::.cpu0.data               6826                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              63151                       # number of overall hits
system.l2.overall_hits::.cpu1.data             205268                       # number of overall hits
system.l2.overall_hits::total                  283747                       # number of overall hits
system.l2.demand_misses::.cpu0.inst              2574                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data            391904                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              7731                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data             75105                       # number of demand (read+write) misses
system.l2.demand_misses::total                 477314                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst             2574                       # number of overall misses
system.l2.overall_misses::.cpu0.data           391904                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             7731                       # number of overall misses
system.l2.overall_misses::.cpu1.data            75105                       # number of overall misses
system.l2.overall_misses::total                477314                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst    206141500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data  33466490500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    682003500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data   6535233500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      40889869000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst    206141500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data  33466490500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    682003500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data   6535233500                       # number of overall miss cycles
system.l2.overall_miss_latency::total     40889869000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           11076                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data          398730                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           70882                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data          280373                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               761061                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          11076                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data         398730                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          70882                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data         280373                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              761061                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.232394                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.982881                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.109069                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.267875                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.627169                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.232394                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.982881                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.109069                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.267875                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.627169                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 80086.052836                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 85394.613222                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 88216.724874                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 87014.626190                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 85666.603117                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 80086.052836                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 85394.613222                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 88216.724874                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 87014.626190                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 85666.603117                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks              423626                       # number of writebacks
system.l2.writebacks::total                    423626                       # number of writebacks
system.l2.demand_mshr_misses::.cpu0.inst         2574                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data       391904                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         7731                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data        75105                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            477314                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst         2574                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data       391904                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         7731                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data        75105                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           477314                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst    180401500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data  29547450500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    604693500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data   5784183500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  36116729000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst    180401500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data  29547450500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    604693500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data   5784183500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  36116729000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.232394                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.982881                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.109069                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.267875                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.627169                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.232394                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.982881                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.109069                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.267875                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.627169                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 70086.052836                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 75394.613222                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 78216.724874                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 77014.626190                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 75666.603117                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 70086.052836                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 75394.613222                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 78216.724874                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 77014.626190                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 75666.603117                       # average overall mshr miss latency
system.l2.replacements                         481375                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       618147                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           618147                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       618147                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       618147                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks        81926                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total            81926                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks        81926                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total        81926                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           90                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            90                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_hits::.cpu0.data             1333                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data             7684                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  9017                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data         388356                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data           4204                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total              392560                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data  33174616000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data    359673500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total   33534289500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data       389689                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data        11888                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            401577                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.996579                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.353634                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.977546                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 85423.209632                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 85555.066603                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 85424.621714                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu0.data       388356                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data         4204                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total         392560                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data  29291056000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data    317633500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total  29608689500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.996579                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.353634                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.977546                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 75423.209632                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 75555.066603                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 75424.621714                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          8502                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         63151                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              71653                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst         2574                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         7731                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            10305                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst    206141500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    682003500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    888145000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        11076                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        70882                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total          81958                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.232394                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.109069                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.125735                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 80086.052836                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 88216.724874                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 86185.832120                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst         2574                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         7731                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        10305                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst    180401500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    604693500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    785095000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.232394                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.109069                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.125735                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 70086.052836                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 78216.724874                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 76185.832120                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data         5493                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       197584                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            203077                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data         3548                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data        70901                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total           74449                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data    291874500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data   6175560000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total   6467434500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data         9041                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data       268485                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        277526                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.392434                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.264078                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.268260                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 82264.515220                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 87101.169236                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 86870.669855                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu0.data         3548                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data        70901                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total        74449                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data    256394500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data   5466550000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total   5722944500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.392434                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.264078                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.268260                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 72264.515220                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 77101.169236                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 76870.669855                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED  25414047000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  1022.847577                       # Cycle average of tags in use
system.l2.tags.total_refs                     1521967                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                    482399                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.154996                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks       9.435743                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.698875                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data      253.170299                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst      113.124110                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data      644.418551                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.009215                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.002636                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.247237                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.110473                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.629315                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.998875                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          1024                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0          185                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          229                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3           26                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          572                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  12658855                       # Number of tag accesses
system.l2.tags.data_accesses                 12658855                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED  25414047000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.bytes_read::.cpu0.inst        164736                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data      25081856                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        494784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data       4806720                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           30548096                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst       164736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       494784                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total        659520                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     27112000                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        27112000                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst           2574                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data         391904                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           7731                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data          75105                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              477314                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       423625                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             423625                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          6482084                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        986928843                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst         19468918                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        189136347                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1202016192                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      6482084                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst     19468918                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         25951003                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks     1066811594                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total           1066811594                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks     1066811594                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         6482084                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       986928843                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst        19468918                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       189136347                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           2268827786                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples    423608.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples      2574.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples    391789.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      7731.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples     74378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000227836750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds        26354                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds        26354                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState             1311968                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             397960                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                      477314                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     423625                       # Number of write requests accepted
system.mem_ctrls.readBursts                    477314                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   423625                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    842                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                    17                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             25421                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             24980                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             36275                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             36098                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             37055                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             25600                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             25811                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             25916                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25439                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             32214                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            26384                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            25091                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            25136                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            47931                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            31844                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            25277                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             24617                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             24263                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2             29529                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             29503                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4             30248                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5             25079                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6             25037                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             24918                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             24721                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9             25725                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            24458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            24278                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            24160                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            34679                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            28017                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            24353                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.74                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.31                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                   7507869250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                 2382360000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat             16441719250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     15757.21                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                34507.21                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                   426896                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                  390419                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 89.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                92.17                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                477314                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               423625                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                  272133                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  180733                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   23418                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     182                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    275                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    414                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  14552                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                  25331                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                  26705                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                  26939                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                  26761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                  26785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                  26920                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                  26868                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                  28511                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                  29242                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                  27110                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  28528                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  28736                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  26713                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                  26679                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                  26428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     83                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples        82737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    696.203537                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   487.383415                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   399.737786                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        11713     14.16%     14.16% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255         8594     10.39%     24.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383         4223      5.10%     29.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511         3609      4.36%     34.01% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         2883      3.48%     37.49% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         2677      3.24%     40.73% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         2315      2.80%     43.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2425      2.93%     46.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151        44298     53.54%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total        82737                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples        26354                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      18.079419                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     17.603507                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     10.243161                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-31          26250     99.61%     99.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32-63            32      0.12%     99.73% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::64-95            24      0.09%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::96-127           21      0.08%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-159            8      0.03%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::160-191            1      0.00%     99.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::192-223            7      0.03%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::224-255            4      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-287            2      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::320-351            2      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::416-447            1      0.00%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-671            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::864-895            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total         26354                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples        26354                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.072892                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.066967                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.465033                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16            25567     97.01%     97.01% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              222      0.84%     97.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              211      0.80%     98.66% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              175      0.66%     99.32% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              147      0.56%     99.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               29      0.11%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                2      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total         26354                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM               30494208                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   53888                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                27109440                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                30548096                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             27112000                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      1199.90                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                      1066.71                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1202.02                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                   1066.81                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        17.71                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     9.37                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    8.33                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   25414030000                       # Total gap between requests
system.mem_ctrls.avgGap                      28208.38                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst       164736                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data     25074496                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       494784                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data      4760192                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks     27109440                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 6482084.494453009218                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 986639239.315170884132                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 19468918.114458512515                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 187305547.990841448307                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 1066710862.697310686111                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst         2574                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data       391904                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         7731                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data        75105                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks       423625                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst     74819250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data  13394163250                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    285842750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data   2686894000                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 636268788750                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     29067.31                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     34177.15                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     36973.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     35775.17                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   1501962.32                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    90.80                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy            300401220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy            159651855                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy          1708716240                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         1098241020                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     2005570320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       9948260160                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy       1381512000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        16602352815                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        653.274656                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   3459232500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF    848380000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT  21106434500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy            290376660                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy            154335060                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy          1693293840                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         1112872680                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     2005570320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       9779870190                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy       1523314080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        16559632830                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        651.593697                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   3821691750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF    848380000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT  20743975250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED  25414047000                       # Cumulative time (in ticks) in various power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.trans_dist::ReadResp            359484                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty      1041773                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean        81926                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          118672                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           401577                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          401576                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq         81958                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       277526                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side        33212                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side      1196172                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       212630                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side       841103                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               2283117                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side      1416704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side     50566976                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      9071872                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side     32456960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total               93512512                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                          481375                       # Total snoops (count)
system.tol2bus.snoopTraffic                  27112064                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          1242436                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.004180                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.064515                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                1237243     99.58%     99.58% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   5193      0.42%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            1242436                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         1461101500                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              5.7                       # Layer utilization (%)
system.tol2bus.respLayer5.occupancy         420575966                       # Layer occupancy (ticks)
system.tol2bus.respLayer5.utilization             1.7                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy         106339467                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         599136909                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             2.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          16645436                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED  25414047000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
