Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date             : Wed Jan 12 04:17:06 2022
| Host             : koopa.ece.utexas.edu running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command          : report_power -file /misc/scratch/zwei1/reports_Jan12/raw_designs/vtr_designs/verilog/koios/spmv_submodules/fetcher/post_route_power.rpt
| Design           : fetcher
| Device           : xc7z020clg484-3
| Design State     : routed
| Grade            : extended
| Process          : typical
| Characterization : Production
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+--------------+
| Total On-Chip Power (mW) | 117.341      |
| Design Power Budget (mW) | Unspecified* |
| Power Budget Margin (mW) | NA           |
| Dynamic (mW)             | 14.567       |
| Device Static (mW)       | 102.774      |
| Effective TJA (C/W)      | 11.5         |
| Max Ambient (C)          | 98.6         |
| Junction Temperature (C) | 26.4         |
| Confidence Level         | Medium       |
| Setting File             | ---          |
| Simulation Activity File | ---          |
| Design Nets Matched      | NA           |
+--------------------------+--------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+--------------------------+------------+----------+-----------+-----------------+
| On-Chip                  | Power (mW) | Used     | Available | Utilization (%) |
+--------------------------+------------+----------+-----------+-----------------+
| Clocks                   |     7.705  |        3 |       --- |             --- |
| Slice Logic              |     3.586  |     3671 |       --- |             --- |
|   LUT as Logic           |     3.410  |      843 |     53200 |            1.58 |
|   Register               |     0.168  |     1373 |    106400 |            1.29 |
|   CARRY4                 |     0.008  |        4 |     13300 |            0.03 |
|   Others                 |     0.000  |      289 |       --- |             --- |
|   LUT as Distributed RAM |     0.000  |      384 |     17400 |            2.21 |
| Signals                  |     3.277  |     1194 |       --- |             --- |
| Static Power             |   102.774  |          |           |                 |
| Total                    |   117.341  |          |           |                 |
+--------------------------+------------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |     0.022 |       0.015 |      0.007 |
| Vccaux    |       1.800 |     0.010 |       0.000 |      0.010 |
| Vcco33    |       3.300 |     0.000 |       0.000 |      0.000 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| MGTVccaux |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccpint   |       1.000 |     0.016 |       0.000 |      0.016 |
| Vccpaux   |       1.800 |     0.010 |       0.000 |      0.010 |
| Vccpll    |       1.800 |     0.003 |       0.000 |      0.003 |
| Vcco_ddr  |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco_mio0 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco_mio1 |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                        | Action                                                                                                     |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                               |                                                                                                            |
| Clock nodes activity        | High       | User specified more than 95% of clocks         |                                                                                                            |
| I/O nodes activity          | High       | User specified more than 95% of inputs         |                                                                                                            |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views |
| Device models               | High       | Device models are Production                   |                                                                                                            |
|                             |            |                                                |                                                                                                            |
| Overall confidence level    | Medium     |                                                |                                                                                                            |
+-----------------------------+------------+------------------------------------------------+------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+------------------------+
| Ambient Temp (C)      | 25.0                   |
| ThetaJA (C/W)         | 11.5                   |
| Airflow (LFM)         | 250                    |
| Heat Sink             | none                   |
| ThetaSA (C/W)         | 0.0                    |
| Board Selection       | medium (10"x10")       |
| # of Board Layers     | 8to11 (8 to 11 Layers) |
| Board Temperature (C) | 25.0                   |
+-----------------------+------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+
| clk   | clk    |            10.0 |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+-----------------------+------------+
| Name                  | Power (mW) |
+-----------------------+------------+
| fetcher               |    14.567  |
|   fifo_col_id_0       |     0.135  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_1       |     0.131  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_10      |     0.133  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_11      |     0.131  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_12      |     0.137  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_13      |     0.130  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_14      |     0.135  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_15      |     0.136  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_16      |     0.136  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_17      |     0.133  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_18      |     0.127  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_19      |     0.136  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_2       |     0.135  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_20      |     0.133  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_21      |     0.134  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_22      |     0.141  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_23      |     0.139  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_24      |     0.136  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_25      |     0.128  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_26      |     0.146  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_27      |     0.132  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_28      |     0.135  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_29      |     0.145  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_3       |     0.134  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_30      |     0.138  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_31      |     0.139  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_4       |     0.130  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_5       |     0.130  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_6       |     0.136  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_7       |     0.128  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_8       |     0.128  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_col_id_9       |     0.138  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_0      |     0.128  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_1      |     0.135  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_10     |     0.128  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_11     |     0.138  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_12     |     0.141  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_13     |     0.124  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_14     |     0.142  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_15     |     0.129  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_16     |     0.128  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_17     |     0.133  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_18     |     0.133  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_19     |     0.141  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_2      |     0.131  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_20     |     0.135  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_21     |     0.134  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_22     |     0.134  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_23     |     0.138  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_24     |     0.129  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_25     |     0.132  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_26     |     0.131  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_27     |     0.129  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_28     |     0.130  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_29     |     0.136  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_3      |     0.136  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_30     |     0.138  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_31     |     0.134  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_4      |     0.132  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_5      |     0.136  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_6      |     0.131  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_7      |     0.130  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_8      |     0.134  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_mat_val_9      |     0.131  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_0       |     0.142  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_1       |     0.138  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_10      |     0.138  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_11      |     0.140  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_12      |     0.135  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_13      |     0.130  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_14      |     0.138  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_15      |     0.130  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_16      |     0.134  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_17      |     0.133  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_18      |     0.127  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_19      |     0.133  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_2       |     0.127  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_20      |     0.131  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_21      |     0.135  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_22      |     0.141  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_23      |     0.135  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_24      |     0.131  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_25      |     0.127  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_26      |     0.142  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_27      |     0.137  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_28      |     0.139  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_29      |     0.138  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_3       |     0.135  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_30      |     0.145  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_31      |     0.142  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_4       |     0.132  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_5       |     0.132  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_6       |     0.136  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_7       |     0.134  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_8       |     0.132  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
|   fifo_row_id_9       |     0.141  |
|     u0                |     0.050  |
|       ram_reg_0_7_6_7 |     0.029  |
+-----------------------+------------+


