## Core System
* Enable cache access error interrupt on ESP32-S3
