#! /usr/local/Cellar/icarus-verilog/10.3/bin/vvp
:ivl_version "10.3 (stable)" "(v10_3)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 9;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fa1bbc0f5b0 .scope module, "alu32bittb" "alu32bittb" 2 190;
 .timescale -9 -9;
v0x7fa1bbc20570_0 .net "ALU_result", 31 0, v0x7fa1bbc0f980_0;  1 drivers
v0x7fa1bbc20600_0 .net "branch_sig", 0 0, v0x7fa1bbc1f8d0_0;  1 drivers
v0x7fa1bbc20690_0 .var "funct", 5 0;
v0x7fa1bbc20720_0 .var "imm", 15 0;
v0x7fa1bbc207b0_0 .var "opcode", 5 0;
v0x7fa1bbc20880_0 .var "rs", 4 0;
v0x7fa1bbc20910_0 .var "rs_value", 31 0;
v0x7fa1bbc209c0_0 .var "rt", 4 0;
v0x7fa1bbc20a70_0 .var "rt_value", 31 0;
v0x7fa1bbc20ba0_0 .var "shamt", 4 0;
S_0x7fa1bbc0f710 .scope module, "testerboi" "ALU32bit" 2 200, 2 6 0, S_0x7fa1bbc0f5b0;
 .timescale -9 -9;
    .port_info 0 /OUTPUT 32 "ALU_result"
    .port_info 1 /OUTPUT 1 "branch_sig"
    .port_info 2 /OUTPUT 1 "AluSrc"
    .port_info 3 /INPUT 6 "opcode"
    .port_info 4 /INPUT 5 "rs"
    .port_info 5 /INPUT 5 "rt"
    .port_info 6 /INPUT 32 "rs_value"
    .port_info 7 /INPUT 32 "rt_value"
    .port_info 8 /INPUT 5 "shamt"
    .port_info 9 /INPUT 6 "funct"
    .port_info 10 /INPUT 16 "imm"
v0x7fa1bbc0f980_0 .var "ALU_result", 31 0;
v0x7fa1bbc1f830_0 .var "AluSrc", 0 0;
v0x7fa1bbc1f8d0_0 .var "branch_sig", 0 0;
v0x7fa1bbc1f960_0 .net "funct", 5 0, v0x7fa1bbc20690_0;  1 drivers
v0x7fa1bbc1fa10_0 .var/i "i", 31 0;
v0x7fa1bbc1fb00_0 .net "imm", 15 0, v0x7fa1bbc20720_0;  1 drivers
v0x7fa1bbc1fbb0_0 .net "opcode", 5 0, v0x7fa1bbc207b0_0;  1 drivers
v0x7fa1bbc1fc60_0 .net "rs", 4 0, v0x7fa1bbc20880_0;  1 drivers
v0x7fa1bbc1fd10_0 .net "rs_value", 31 0, v0x7fa1bbc20910_0;  1 drivers
v0x7fa1bbc1fe20_0 .net "rt", 4 0, v0x7fa1bbc209c0_0;  1 drivers
v0x7fa1bbc1fed0_0 .net "rt_value", 31 0, v0x7fa1bbc20a70_0;  1 drivers
v0x7fa1bbc1ff80_0 .net "shamt", 4 0, v0x7fa1bbc20ba0_0;  1 drivers
v0x7fa1bbc20030_0 .var "signExtend", 31 0;
v0x7fa1bbc200e0_0 .var/s "signed_rs", 31 0;
v0x7fa1bbc20190_0 .var/s "signed_rt", 31 0;
v0x7fa1bbc20240_0 .var/s "temp", 31 0;
v0x7fa1bbc202f0_0 .var "zeroExtend", 31 0;
E_0x7fa1bbc020f0/0 .event edge, v0x7fa1bbc1fb00_0, v0x7fa1bbc1ff80_0, v0x7fa1bbc1fe20_0, v0x7fa1bbc1fc60_0;
E_0x7fa1bbc020f0/1 .event edge, v0x7fa1bbc1f960_0;
E_0x7fa1bbc020f0 .event/or E_0x7fa1bbc020f0/0, E_0x7fa1bbc020f0/1;
E_0x7fa1bbc0edd0/0 .event edge, v0x7fa1bbc1fb00_0, v0x7fa1bbc1ff80_0, v0x7fa1bbc1fed0_0, v0x7fa1bbc1fd10_0;
E_0x7fa1bbc0edd0/1 .event edge, v0x7fa1bbc1f960_0;
E_0x7fa1bbc0edd0 .event/or E_0x7fa1bbc0edd0/0, E_0x7fa1bbc0edd0/1;
    .scope S_0x7fa1bbc0f710;
T_0 ;
    %wait E_0x7fa1bbc0edd0;
    %load/vec4 v0x7fa1bbc1fd10_0;
    %store/vec4 v0x7fa1bbc200e0_0, 0, 32;
    %load/vec4 v0x7fa1bbc1fed0_0;
    %store/vec4 v0x7fa1bbc20190_0, 0, 32;
    %load/vec4 v0x7fa1bbc1fbb0_0;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x7fa1bbc1f960_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %jmp T_0.14;
T_0.2 ;
    %load/vec4 v0x7fa1bbc200e0_0;
    %load/vec4 v0x7fa1bbc20190_0;
    %add;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.14;
T_0.3 ;
    %load/vec4 v0x7fa1bbc1fd10_0;
    %load/vec4 v0x7fa1bbc1fed0_0;
    %add;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.14;
T_0.4 ;
    %load/vec4 v0x7fa1bbc200e0_0;
    %load/vec4 v0x7fa1bbc20190_0;
    %sub;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.14;
T_0.5 ;
    %load/vec4 v0x7fa1bbc1fd10_0;
    %load/vec4 v0x7fa1bbc1fed0_0;
    %sub;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.14;
T_0.6 ;
    %load/vec4 v0x7fa1bbc1fd10_0;
    %load/vec4 v0x7fa1bbc1fed0_0;
    %and;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.14;
T_0.7 ;
    %load/vec4 v0x7fa1bbc1fd10_0;
    %load/vec4 v0x7fa1bbc1fed0_0;
    %or;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.14;
T_0.8 ;
    %load/vec4 v0x7fa1bbc1fd10_0;
    %load/vec4 v0x7fa1bbc1fed0_0;
    %or;
    %inv;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.14;
T_0.9 ;
    %load/vec4 v0x7fa1bbc1fed0_0;
    %store/vec4 v0x7fa1bbc20240_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa1bbc1fa10_0, 0, 32;
T_0.15 ;
    %load/vec4 v0x7fa1bbc1fa10_0;
    %load/vec4 v0x7fa1bbc1ff80_0;
    %pad/u 32;
    %cmp/u;
    %jmp/0xz T_0.16, 5;
    %load/vec4 v0x7fa1bbc20240_0;
    %parti/s 1, 31, 6;
    %load/vec4 v0x7fa1bbc20240_0;
    %parti/s 31, 1, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa1bbc20240_0, 0, 32;
    %load/vec4 v0x7fa1bbc1fa10_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fa1bbc1fa10_0, 0, 32;
    %jmp T_0.15;
T_0.16 ;
    %load/vec4 v0x7fa1bbc20240_0;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.14;
T_0.10 ;
    %load/vec4 v0x7fa1bbc1fed0_0;
    %ix/getv 4, v0x7fa1bbc1ff80_0;
    %shiftr 4;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.14;
T_0.11 ;
    %load/vec4 v0x7fa1bbc1fed0_0;
    %ix/getv 4, v0x7fa1bbc1ff80_0;
    %shiftl 4;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.14;
T_0.12 ;
    %load/vec4 v0x7fa1bbc1fd10_0;
    %load/vec4 v0x7fa1bbc1fed0_0;
    %cmp/u;
    %jmp/0xz  T_0.17, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.18;
T_0.17 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
T_0.18 ;
    %jmp T_0.14;
T_0.13 ;
    %load/vec4 v0x7fa1bbc200e0_0;
    %load/vec4 v0x7fa1bbc20190_0;
    %cmp/s;
    %jmp/0xz  T_0.19, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.20;
T_0.19 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
T_0.20 ;
    %jmp T_0.14;
T_0.14 ;
    %pop/vec4 1;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7fa1bbc1fb00_0;
    %parti/s 1, 15, 5;
    %replicate 16;
    %load/vec4 v0x7fa1bbc1fb00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa1bbc20030_0, 0, 32;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x7fa1bbc1fb00_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fa1bbc202f0_0, 0, 32;
    %load/vec4 v0x7fa1bbc1fbb0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_0.21, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 6;
    %cmp/u;
    %jmp/1 T_0.22, 6;
    %dup/vec4;
    %pushi/vec4 18, 0, 6;
    %cmp/u;
    %jmp/1 T_0.23, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_0.24, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_0.25, 6;
    %dup/vec4;
    %pushi/vec4 21, 0, 6;
    %cmp/u;
    %jmp/1 T_0.26, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 6;
    %cmp/u;
    %jmp/1 T_0.27, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 6;
    %cmp/u;
    %jmp/1 T_0.28, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 6;
    %cmp/u;
    %jmp/1 T_0.29, 6;
    %dup/vec4;
    %pushi/vec4 40, 0, 6;
    %cmp/u;
    %jmp/1 T_0.30, 6;
    %dup/vec4;
    %pushi/vec4 41, 0, 6;
    %cmp/u;
    %jmp/1 T_0.31, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_0.32, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_0.33, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_0.34, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_0.35, 6;
    %dup/vec4;
    %pushi/vec4 48, 0, 6;
    %cmp/u;
    %jmp/1 T_0.36, 6;
    %jmp T_0.37;
T_0.21 ;
    %load/vec4 v0x7fa1bbc200e0_0;
    %load/vec4 v0x7fa1bbc20030_0;
    %add;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.37;
T_0.22 ;
    %load/vec4 v0x7fa1bbc1fd10_0;
    %load/vec4 v0x7fa1bbc20030_0;
    %add;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.37;
T_0.23 ;
    %load/vec4 v0x7fa1bbc1fd10_0;
    %load/vec4 v0x7fa1bbc202f0_0;
    %and;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.37;
T_0.24 ;
    %load/vec4 v0x7fa1bbc200e0_0;
    %load/vec4 v0x7fa1bbc20190_0;
    %sub;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %load/vec4 v0x7fa1bbc0f980_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.38, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1bbc1f8d0_0, 0, 1;
    %jmp T_0.39;
T_0.38 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1bbc1f8d0_0, 0, 1;
T_0.39 ;
    %jmp T_0.37;
T_0.25 ;
    %load/vec4 v0x7fa1bbc200e0_0;
    %load/vec4 v0x7fa1bbc20190_0;
    %sub;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %load/vec4 v0x7fa1bbc0f980_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.40, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fa1bbc1f8d0_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.41;
T_0.40 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fa1bbc1f8d0_0, 0, 1;
T_0.41 ;
    %jmp T_0.37;
T_0.26 ;
    %load/vec4 v0x7fa1bbc1fb00_0;
    %concati/vec4 0, 0, 16;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.37;
T_0.27 ;
    %load/vec4 v0x7fa1bbc1fd10_0;
    %load/vec4 v0x7fa1bbc202f0_0;
    %or;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.37;
T_0.28 ;
    %load/vec4 v0x7fa1bbc200e0_0;
    %load/vec4 v0x7fa1bbc20030_0;
    %cmp/s;
    %jmp/0xz  T_0.42, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.43;
T_0.42 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
T_0.43 ;
    %jmp T_0.37;
T_0.29 ;
    %load/vec4 v0x7fa1bbc1fd10_0;
    %load/vec4 v0x7fa1bbc20030_0;
    %cmp/u;
    %jmp/0xz  T_0.44, 5;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.45;
T_0.44 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
T_0.45 ;
    %jmp T_0.37;
T_0.30 ;
    %load/vec4 v0x7fa1bbc200e0_0;
    %load/vec4 v0x7fa1bbc20030_0;
    %add;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.37;
T_0.31 ;
    %load/vec4 v0x7fa1bbc200e0_0;
    %load/vec4 v0x7fa1bbc20030_0;
    %add;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.37;
T_0.32 ;
    %load/vec4 v0x7fa1bbc200e0_0;
    %load/vec4 v0x7fa1bbc20030_0;
    %add;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.37;
T_0.33 ;
    %load/vec4 v0x7fa1bbc200e0_0;
    %load/vec4 v0x7fa1bbc20030_0;
    %add;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.37;
T_0.34 ;
    %load/vec4 v0x7fa1bbc200e0_0;
    %load/vec4 v0x7fa1bbc20030_0;
    %add;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.37;
T_0.35 ;
    %load/vec4 v0x7fa1bbc200e0_0;
    %load/vec4 v0x7fa1bbc202f0_0;
    %add;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.37;
T_0.36 ;
    %load/vec4 v0x7fa1bbc200e0_0;
    %load/vec4 v0x7fa1bbc20030_0;
    %add;
    %store/vec4 v0x7fa1bbc0f980_0, 0, 32;
    %jmp T_0.37;
T_0.37 ;
    %pop/vec4 1;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fa1bbc0f710;
T_1 ;
    %wait E_0x7fa1bbc020f0;
    %vpi_call 2 185 "$display", "Opcode : %6b, RS : %32b, RT : %32b, signExtendImm = %32b, Result : %32b\012", v0x7fa1bbc1fbb0_0, v0x7fa1bbc1fd10_0, v0x7fa1bbc1fed0_0, v0x7fa1bbc20030_0, v0x7fa1bbc0f980_0 {0 0 0};
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fa1bbc0f5b0;
T_2 ;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fa1bbc207b0_0, 0, 6;
    %pushi/vec4 12, 0, 32;
    %store/vec4 v0x7fa1bbc20910_0, 0, 32;
    %pushi/vec4 4294967286, 0, 32;
    %store/vec4 v0x7fa1bbc20a70_0, 0, 32;
    %pushi/vec4 32, 0, 6;
    %store/vec4 v0x7fa1bbc20690_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa1bbc20ba0_0, 0, 5;
    %pushi/vec4 20, 0, 16;
    %store/vec4 v0x7fa1bbc20720_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7fa1bbc20910_0, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x7fa1bbc20a70_0, 0, 32;
    %pushi/vec4 34, 0, 6;
    %store/vec4 v0x7fa1bbc20690_0, 0, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x7fa1bbc20ba0_0, 0, 5;
    %pushi/vec4 20, 0, 16;
    %store/vec4 v0x7fa1bbc20720_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa1bbc20910_0, 0, 32;
    %pushi/vec4 13, 0, 32;
    %store/vec4 v0x7fa1bbc20a70_0, 0, 32;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x7fa1bbc20690_0, 0, 6;
    %pushi/vec4 2, 0, 5;
    %store/vec4 v0x7fa1bbc20ba0_0, 0, 5;
    %pushi/vec4 20, 0, 16;
    %store/vec4 v0x7fa1bbc20720_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 8, 0, 6;
    %store/vec4 v0x7fa1bbc207b0_0, 0, 6;
    %pushi/vec4 15, 0, 32;
    %store/vec4 v0x7fa1bbc20910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa1bbc20a70_0, 0, 32;
    %pushi/vec4 1500, 0, 16;
    %store/vec4 v0x7fa1bbc20720_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 19, 0, 6;
    %store/vec4 v0x7fa1bbc207b0_0, 0, 6;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x7fa1bbc20910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa1bbc20a70_0, 0, 32;
    %pushi/vec4 1024, 0, 16;
    %store/vec4 v0x7fa1bbc20720_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 35, 0, 6;
    %store/vec4 v0x7fa1bbc207b0_0, 0, 6;
    %pushi/vec4 4294967288, 0, 32;
    %store/vec4 v0x7fa1bbc20910_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fa1bbc20a70_0, 0, 32;
    %pushi/vec4 1024, 0, 16;
    %store/vec4 v0x7fa1bbc20720_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x7fa1bbc207b0_0, 0, 6;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fa1bbc20910_0, 0, 32;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fa1bbc20a70_0, 0, 32;
    %pushi/vec4 1024, 0, 16;
    %store/vec4 v0x7fa1bbc20720_0, 0, 16;
    %delay 10, 0;
    %pushi/vec4 4, 0, 6;
    %store/vec4 v0x7fa1bbc207b0_0, 0, 6;
    %pushi/vec4 4, 0, 32;
    %store/vec4 v0x7fa1bbc20910_0, 0, 32;
    %pushi/vec4 5, 0, 32;
    %store/vec4 v0x7fa1bbc20a70_0, 0, 32;
    %pushi/vec4 1024, 0, 16;
    %store/vec4 v0x7fa1bbc20720_0, 0, 16;
    %delay 10, 0;
    %end;
    .thread T_2;
    .scope S_0x7fa1bbc0f5b0;
T_3 ;
    %vpi_call 2 276 "$dumpfile", "ALU32Bittb.vcd" {0 0 0};
    %vpi_call 2 277 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x7fa1bbc0f5b0 {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "ALU32bit.v";
