<?xml version="1.0" encoding="UTF-8"?>
<probeData version="2" minor="0">
  <probeset name="EDA_PROBESET" active="true">
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[15]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[14]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[13]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[12]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[11]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[10]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[9]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[8]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[7]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[6]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[5]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[4]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[3]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[2]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[1]"/>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:0"/>
        <Option Id="HW_ILA" value="design_1_i/system_ila/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila/inst/net_slot_0_axis_tlast"/>
      </nets>
    </probe>
    <probe type="ila" busType="bus" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="design_1_i/system_ila1/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="0"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="16"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[15]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[14]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[13]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[12]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[11]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[10]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[9]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[8]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[7]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[6]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[5]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[4]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[3]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[2]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[1]"/>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[0]"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="design_1_i/system_ila1/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="1"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tvalid"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="design_1_i/system_ila1/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="2"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tready"/>
      </nets>
    </probe>
    <probe type="ila" busType="net" source="netlist" spec="ILA_V2_RT">
      <probeOptions Id="DebugProbeParams">
        <Option Id="BSCAN_SWITCH_INDEX" value="0"/>
        <Option Id="CORE_LOCATION" value="1:1"/>
        <Option Id="HW_ILA" value="design_1_i/system_ila1/inst/ila_lib"/>
        <Option Id="PROBE_PORT" value="3"/>
        <Option Id="PROBE_PORT_BITS" value="0"/>
        <Option Id="PROBE_PORT_BIT_COUNT" value="1"/>
      </probeOptions>
      <nets>
        <net name="design_1_i/system_ila1/inst/net_slot_0_axis_tlast"/>
      </nets>
    </probe>
    <bus_interfaces>
      <bus_interface name="SLOT_0_AXIS" vlnv="xilinx.com:interface:axis:1.0" connected_bus="fir_compiler_0_M_AXIS_DATA" protocol="">
        <port_maps>
          <port_map>
            <logical_port>TDATA</logical_port>
            <physical_port probe_port_index="0" probe_port_name="design_1_i/system_ila/inst/net_slot_0_axis_tdata[15:0]" probe_port_core="design_1_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="16"/>
          </port_map>
          <port_map>
            <logical_port>TLAST</logical_port>
            <physical_port probe_port_index="2" probe_port_name="design_1_i/system_ila/inst/net_slot_0_axis_tlast" probe_port_core="design_1_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>TVALID</logical_port>
            <physical_port probe_port_index="1" probe_port_name="design_1_i/system_ila/inst/net_slot_0_axis_tvalid" probe_port_core="design_1_i/system_ila/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
        </port_maps>
      </bus_interface>
      <bus_interface name="SLOT_0_AXIS" vlnv="xilinx.com:interface:axis:1.0" connected_bus="XADC_multiChannels_PreProcess_0_M_AXIS_VPVN_data_V" protocol="">
        <port_maps>
          <port_map>
            <logical_port>TDATA</logical_port>
            <physical_port probe_port_index="0" probe_port_name="design_1_i/system_ila1/inst/net_slot_0_axis_tdata[15:0]" probe_port_core="design_1_i/system_ila1/inst/ila_lib" probe_port_bits="0" probe_port_count="16"/>
          </port_map>
          <port_map>
            <logical_port>TLAST</logical_port>
            <physical_port probe_port_index="3" probe_port_name="design_1_i/system_ila1/inst/net_slot_0_axis_tlast" probe_port_core="design_1_i/system_ila1/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>TREADY</logical_port>
            <physical_port probe_port_index="2" probe_port_name="design_1_i/system_ila1/inst/net_slot_0_axis_tready" probe_port_core="design_1_i/system_ila1/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
          <port_map>
            <logical_port>TVALID</logical_port>
            <physical_port probe_port_index="1" probe_port_name="design_1_i/system_ila1/inst/net_slot_0_axis_tvalid" probe_port_core="design_1_i/system_ila1/inst/ila_lib" probe_port_bits="0" probe_port_count="1"/>
          </port_map>
        </port_maps>
      </bus_interface>
    </bus_interfaces>
  </probeset>
</probeData>
