#! 
:ivl_version "13.0 (devel)" "(s20221226-103-g418bbc14b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\lib\ivl\system.vpi";
:vpi_module "C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\lib\ivl\v2005_math.vpi";
:vpi_module "C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\lib\ivl\va_math.vpi";
:vpi_module "C:\Users\esteb\DOWNLO~1\Logico\OSS-CA~1\lib\ivl\v2009.vpi";
S_00000000061824d0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000000000618c970 .scope module, "TOPSCP_tb" "TOPSCP_tb" 3 4;
 .timescale -9 -12;
P_0000000006180600 .param/l "DEPTH_DMEM" 0 3 8, +C4<00000000000000000000000000001100>;
P_0000000006180638 .param/l "DEPTH_IMEM" 0 3 7, +C4<00000000000000000000000001000000>;
P_0000000006180670 .param/l "PERIOD" 0 3 9, +C4<00000000000000000000000000001010>;
P_00000000061806a8 .param/l "WIDTH" 0 3 6, +C4<00000000000000000000000000100000>;
L_000000000617bf70 .functor BUFZ 32, v00000000061ea520_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000000061f20a0_0 .var "clk", 0 0;
v00000000061f1920_0 .net "current_instruction", 31 0, L_000000000617bf70;  1 drivers
v00000000061f1380_0 .var "f3", 2 0;
v00000000061f14c0_0 .var "f7", 6 0;
v00000000061f2a00_0 .net "func3", 2 0, L_000000000624e4a0;  1 drivers
v00000000061f23c0_0 .net "func7", 6 0, L_000000000624eae0;  1 drivers
v00000000061f2320_0 .var/i "i", 31 0;
v00000000061f1420_0 .var "instr", 31 0;
v00000000061f2aa0_0 .var "mem_byte", 7 0;
v00000000061f17e0_0 .var "op", 6 0;
v00000000061f2960_0 .net "opcode", 6 0, L_000000000624e0e0;  1 drivers
v00000000061f1a60_0 .net "rd", 4 0, L_000000000624e2c0;  1 drivers
v00000000061f1b00_0 .var "reg_val", 31 0;
v00000000061f2dc0_0 .net "rs1", 4 0, L_000000000624e7c0;  1 drivers
v00000000061f26e0_0 .net "rs2", 4 0, L_000000000624e540;  1 drivers
v00000000061f2460_0 .var "rst", 0 0;
v00000000061f1600_0 .var "word", 31 0;
L_000000000624e0e0 .part L_000000000617bf70, 0, 7;
L_000000000624e2c0 .part L_000000000617bf70, 7, 5;
L_000000000624e4a0 .part L_000000000617bf70, 12, 3;
L_000000000624e7c0 .part L_000000000617bf70, 15, 5;
L_000000000624e540 .part L_000000000617bf70, 20, 5;
L_000000000624eae0 .part L_000000000617bf70, 25, 7;
S_0000000006136e40 .scope module, "dut" "TOPSCP" 3 20, 4 1 0, S_000000000618c970;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
P_00000000061238e0 .param/l "DEPTH_DMEM" 0 4 1, +C4<00000000000000000000000000001100>;
P_0000000006123918 .param/l "DEPTH_IMEM" 0 4 1, +C4<00000000000000000000000001000000>;
P_0000000006123950 .param/l "WIDTH" 0 4 1, +C4<00000000000000000000000000100000>;
L_000000000617b8e0 .functor BUFZ 32, v00000000061e9ee0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000000000617bb80 .functor AND 1, v00000000061e7950_0, v000000000615db30_0, C4<1>, C4<1>;
L_000000000617c210 .functor BUFZ 1, v00000000061e5dd0_0, C4<0>, C4<0>, C4<0>;
L_000000000617b100 .functor OR 1, L_000000000617c210, L_000000000617bb80, C4<0>, C4<0>;
v00000000061f0a90_0 .net "ALUCtrl", 3 0, v000000000615e670_0;  1 drivers
v00000000061f0810_0 .net "ALUOp", 1 0, v00000000061e64b0_0;  1 drivers
v00000000061ef690_0 .net "ALUResult", 31 0, v000000000615e490_0;  1 drivers
v00000000061ef730_0 .net "ALUSrc", 0 0, v00000000061e6550_0;  1 drivers
v00000000061efe10_0 .net "ALU_a", 31 0, L_000000000617b8e0;  1 drivers
v00000000061eefb0_0 .net "ALU_b", 31 0, v00000000061e73b0_0;  1 drivers
v00000000061ef370_0 .net "Branch", 0 0, v00000000061e7950_0;  1 drivers
v00000000061ef050_0 .net "Comparison", 0 0, v000000000615db30_0;  1 drivers
v00000000061efa50_0 .net "ImmExt", 31 0, v00000000061e9460_0;  1 drivers
v00000000061f0630_0 .net "Jump", 0 0, v00000000061e5dd0_0;  1 drivers
v00000000061ef910_0 .net "MemRead", 0 0, v00000000061e65f0_0;  1 drivers
v00000000061ef190_0 .net "MemReadData", 31 0, v00000000061e7b30_0;  1 drivers
v00000000061efd70_0 .net "MemWrite", 0 0, v00000000061e5e70_0;  1 drivers
v00000000061efc30_0 .net "MemtoReg", 0 0, v00000000061e6910_0;  1 drivers
v00000000061f0c70_0 .net "PCSrc", 0 0, L_000000000617b100;  1 drivers
v00000000061ef0f0_0 .net "PCSrc_Branch", 0 0, L_000000000617bb80;  1 drivers
v00000000061f0d10_0 .net "PCSrc_Jump", 0 0, L_000000000617c210;  1 drivers
v00000000061f0130_0 .net "PC_branch_target", 31 0, L_00000000061f1880;  1 drivers
v00000000061efeb0_0 .net "PC_current", 31 0, v00000000061ea7a0_0;  1 drivers
v00000000061ef7d0_0 .net "PC_jump_target", 31 0, L_00000000061f0fc0;  1 drivers
v00000000061f03b0_0 .net "PC_next", 31 0, v00000000061eac00_0;  1 drivers
v00000000061efcd0_0 .net "PC_plus4", 31 0, L_00000000061f28c0;  1 drivers
v00000000061ef5f0_0 .net "PC_temp", 31 0, v00000000061eafc0_0;  1 drivers
v00000000061eff50_0 .net "Rd", 4 0, L_00000000061f2500;  1 drivers
v00000000061efff0_0 .net "ReadData1", 31 0, v00000000061e9ee0_0;  1 drivers
v00000000061f0450_0 .net "ReadData2", 31 0, v00000000061eb6a0_0;  1 drivers
v00000000061eef10_0 .net "RegWrite", 0 0, v00000000061e6f50_0;  1 drivers
v00000000061ef870_0 .net "Rs1", 4 0, L_00000000061f2b40;  1 drivers
v00000000061f06d0_0 .net "Rs2", 4 0, L_00000000061f2d20;  1 drivers
v00000000061ef4b0_0 .net "WriteData", 31 0, v00000000061f0db0_0;  1 drivers
v00000000061ef9b0_0 .net "WriteData_temp1", 31 0, v00000000061ef410_0;  1 drivers
v00000000061efaf0_0 .net "Zero", 0 0, v000000000615dbd0_0;  1 drivers
L_00000000061f4f40 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v00000000061f0770_0 .net/2u *"_ivl_14", 6 0, L_00000000061f4f40;  1 drivers
v00000000061ef230_0 .net *"_ivl_16", 0 0, L_00000000061f16a0;  1 drivers
v00000000061ef2d0_0 .net "clk", 0 0, v00000000061f20a0_0;  1 drivers
v00000000061f0090_0 .net "four_bytes", 0 0, v00000000061e7450_0;  1 drivers
v00000000061f01d0_0 .net "func3", 2 0, L_00000000061f1e20;  1 drivers
v00000000061f0270_0 .net "func7", 6 0, L_00000000061f2be0;  1 drivers
v00000000061f08b0_0 .net "instruction", 31 0, v00000000061ea520_0;  1 drivers
v00000000061f0950_0 .net "one_byte", 0 0, v00000000061e6730_0;  1 drivers
v00000000061f09f0_0 .net "opcode", 6 0, L_00000000061f0f20;  1 drivers
v00000000061f0b30_0 .net "rst", 0 0, v00000000061f2460_0;  1 drivers
v00000000061f2780_0 .net "two_byte", 0 0, v00000000061e7a90_0;  1 drivers
v00000000061f1d80_0 .net "unsigned_load", 0 0, v00000000061e5f10_0;  1 drivers
L_00000000061f0f20 .part v00000000061ea520_0, 0, 7;
L_00000000061f2500 .part v00000000061ea520_0, 7, 5;
L_00000000061f1e20 .part v00000000061ea520_0, 12, 3;
L_00000000061f2b40 .part v00000000061ea520_0, 15, 5;
L_00000000061f2d20 .part v00000000061ea520_0, 20, 5;
L_00000000061f2be0 .part v00000000061ea520_0, 25, 7;
L_00000000061f16a0 .cmp/eq 7, L_00000000061f0f20, L_00000000061f4f40;
L_00000000061f2c80 .functor MUXZ 32, v00000000061ea7a0_0, v00000000061e9ee0_0, L_00000000061f16a0, C4<>;
L_000000000624e720 .part v000000000615e490_0, 0, 12;
S_0000000006181100 .scope module, "alu" "RVALU" 4 129, 5 1 0, S_0000000006136e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 4 "ALUCtrl";
    .port_info 3 /OUTPUT 32 "ALUResult";
    .port_info 4 /OUTPUT 1 "Zero";
    .port_info 5 /OUTPUT 1 "Comparison";
P_0000000006170840 .param/l "WIDTH" 0 5 1, +C4<00000000000000000000000000100000>;
v000000000615e3f0_0 .net "ALUCtrl", 3 0, v000000000615e670_0;  alias, 1 drivers
v000000000615e490_0 .var "ALUResult", 31 0;
v000000000615db30_0 .var "Comparison", 0 0;
v000000000615dbd0_0 .var "Zero", 0 0;
v000000000615dc70_0 .net "a", 31 0, L_000000000617b8e0;  alias, 1 drivers
v000000000615e530_0 .net "b", 31 0, v00000000061e73b0_0;  alias, 1 drivers
v000000000615e5d0_0 .net "shift_amount", 4 0, L_000000000624d1e0;  1 drivers
E_00000000061708c0 .event anyedge, v000000000615e3f0_0, v000000000615dc70_0, v000000000615e530_0, v000000000615e5d0_0;
L_000000000624d1e0 .part v00000000061e73b0_0, 0, 5;
S_000000000610a180 .scope module, "alu_control" "ALUControl" 4 112, 6 1 0, S_0000000006136e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "ALUOp";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /INPUT 7 "func7";
    .port_info 3 /OUTPUT 4 "ALUCtrl";
v000000000615e670_0 .var "ALUCtrl", 3 0;
v000000000615ea30_0 .net "ALUOp", 1 0, v00000000061e64b0_0;  alias, 1 drivers
v000000000615eb70_0 .net "func3", 2 0, L_00000000061f1e20;  alias, 1 drivers
v00000000061312f0_0 .net "func7", 6 0, L_00000000061f2be0;  alias, 1 drivers
E_0000000006170f40 .event anyedge, v000000000615ea30_0, v000000000615eb70_0, v00000000061312f0_0;
S_000000000610a310 .scope module, "alu_src_mux" "Mux" 4 122, 7 3 0, S_0000000006136e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0000000006171100 .param/l "WIDTH" 0 7 3, +C4<00000000000000000000000000100000>;
v00000000061e6870_0 .net "a", 31 0, v00000000061eb6a0_0;  alias, 1 drivers
v00000000061e6cd0_0 .net "b", 31 0, v00000000061e9460_0;  alias, 1 drivers
v00000000061e73b0_0 .var "out", 31 0;
v00000000061e6690_0 .net "sel", 0 0, v00000000061e6550_0;  alias, 1 drivers
E_0000000006171080 .event anyedge, v00000000061e6690_0, v00000000061e6cd0_0, v00000000061e6870_0;
S_000000000610a4a0 .scope module, "branch_adder" "adder" 4 54, 8 2 0, S_0000000006136e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0000000006170b40 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v00000000061e62d0_0 .net "a", 31 0, v00000000061ea7a0_0;  alias, 1 drivers
v00000000061e6050_0 .net "b", 31 0, v00000000061e9460_0;  alias, 1 drivers
v00000000061e6370_0 .net "out", 31 0, L_00000000061f1880;  alias, 1 drivers
L_00000000061f1880 .arith/sum 32, v00000000061ea7a0_0, v00000000061e9460_0;
S_00000000060f6560 .scope module, "control_unit" "Control" 4 74, 9 1 0, S_0000000006136e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "func3";
    .port_info 2 /OUTPUT 1 "RegWrite";
    .port_info 3 /OUTPUT 1 "ALUSrc";
    .port_info 4 /OUTPUT 1 "MemRead";
    .port_info 5 /OUTPUT 1 "MemWrite";
    .port_info 6 /OUTPUT 1 "MemtoReg";
    .port_info 7 /OUTPUT 1 "Branch";
    .port_info 8 /OUTPUT 1 "Jump";
    .port_info 9 /OUTPUT 2 "ALUOp";
    .port_info 10 /OUTPUT 1 "one_byte";
    .port_info 11 /OUTPUT 1 "two_byte";
    .port_info 12 /OUTPUT 1 "four_bytes";
    .port_info 13 /OUTPUT 1 "unsigned_load";
v00000000061e64b0_0 .var "ALUOp", 1 0;
v00000000061e6550_0 .var "ALUSrc", 0 0;
v00000000061e7950_0 .var "Branch", 0 0;
v00000000061e5dd0_0 .var "Jump", 0 0;
v00000000061e65f0_0 .var "MemRead", 0 0;
v00000000061e5e70_0 .var "MemWrite", 0 0;
v00000000061e6910_0 .var "MemtoReg", 0 0;
v00000000061e6f50_0 .var "RegWrite", 0 0;
v00000000061e7450_0 .var "four_bytes", 0 0;
v00000000061e6c30_0 .net "func3", 2 0, L_00000000061f1e20;  alias, 1 drivers
v00000000061e6730_0 .var "one_byte", 0 0;
v00000000061e79f0_0 .net "opcode", 6 0, L_00000000061f0f20;  alias, 1 drivers
v00000000061e7a90_0 .var "two_byte", 0 0;
v00000000061e5f10_0 .var "unsigned_load", 0 0;
E_0000000006173140 .event anyedge, v00000000061e79f0_0, v000000000615eb70_0;
S_00000000060f66f0 .scope module, "data_memory" "DataMemory" 4 139, 10 4 0, S_0000000006136e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "MemWrite";
    .port_info 3 /INPUT 1 "MemRead";
    .port_info 4 /INPUT 12 "Address";
    .port_info 5 /INPUT 32 "WriteData";
    .port_info 6 /INPUT 1 "one_byte";
    .port_info 7 /INPUT 1 "two_byte";
    .port_info 8 /INPUT 1 "four_bytes";
    .port_info 9 /INPUT 1 "unsigned_load";
    .port_info 10 /OUTPUT 32 "ReadData";
P_0000000006100c90 .param/l "DEPTH" 0 10 4, +C4<00000000000000000000000000001100>;
P_0000000006100cc8 .param/l "WIDTH" 0 10 4, +C4<00000000000000000000000000100000>;
L_000000000617abc0 .functor BUFZ 8, L_000000000624d460, C4<00000000>, C4<00000000>, C4<00000000>;
v00000000061e5fb0_0 .net "Address", 11 0, L_000000000624e720;  1 drivers
v00000000061e6410 .array "DataMem", 0 4095, 7 0;
v00000000061e67d0_0 .net "MemRead", 0 0, v00000000061e65f0_0;  alias, 1 drivers
v00000000061e60f0_0 .net "MemWrite", 0 0, v00000000061e5e70_0;  alias, 1 drivers
v00000000061e7b30_0 .var "ReadData", 31 0;
v00000000061e74f0_0 .net "WriteData", 31 0, v00000000061eb6a0_0;  alias, 1 drivers
v00000000061e69b0_0 .net *"_ivl_0", 31 0, L_000000000624ed60;  1 drivers
L_00000000061f5570 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000061e6190_0 .net/2u *"_ivl_102", 23 0, L_00000000061f5570;  1 drivers
v00000000061e7bd0_0 .net *"_ivl_107", 0 0, L_000000000624de60;  1 drivers
v00000000061e7630_0 .net *"_ivl_108", 15 0, L_000000000624ea40;  1 drivers
L_00000000061f50a8 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000061e6d70_0 .net *"_ivl_11", 19 0, L_00000000061f50a8;  1 drivers
L_00000000061f55b8 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000061e6ff0_0 .net/2u *"_ivl_112", 15 0, L_00000000061f55b8;  1 drivers
L_00000000061f50f0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000061e7770_0 .net/2u *"_ivl_12", 31 0, L_00000000061f50f0;  1 drivers
v00000000061e76d0_0 .net *"_ivl_14", 31 0, L_000000000624d500;  1 drivers
L_00000000061f5138 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v00000000061e6e10_0 .net/2u *"_ivl_16", 31 0, L_00000000061f5138;  1 drivers
v00000000061e7810_0 .net *"_ivl_20", 31 0, L_000000000624e180;  1 drivers
L_00000000061f5180 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000061e5d30_0 .net *"_ivl_23", 19 0, L_00000000061f5180;  1 drivers
L_00000000061f51c8 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000000061e6eb0_0 .net/2u *"_ivl_24", 31 0, L_00000000061f51c8;  1 drivers
v00000000061e6a50_0 .net *"_ivl_26", 31 0, L_000000000624ec20;  1 drivers
L_00000000061f5210 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v00000000061e6af0_0 .net/2u *"_ivl_28", 31 0, L_00000000061f5210;  1 drivers
L_00000000061f5018 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000061e7090_0 .net *"_ivl_3", 19 0, L_00000000061f5018;  1 drivers
v00000000061e6b90_0 .net *"_ivl_32", 7 0, L_000000000624d460;  1 drivers
v00000000061e7310_0 .net *"_ivl_34", 13 0, L_000000000624d820;  1 drivers
L_00000000061f5258 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000061e7130_0 .net *"_ivl_37", 1 0, L_00000000061f5258;  1 drivers
L_00000000061f5060 .functor BUFT 1, C4<00000000000000000001000000000000>, C4<0>, C4<0>, C4<0>;
v00000000061e71d0_0 .net/2u *"_ivl_4", 31 0, L_00000000061f5060;  1 drivers
v00000000061e7270_0 .net *"_ivl_40", 7 0, L_000000000624eb80;  1 drivers
v00000000061e6230_0 .net *"_ivl_42", 31 0, L_000000000624e9a0;  1 drivers
L_00000000061f52a0 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000061e78b0_0 .net *"_ivl_45", 19 0, L_00000000061f52a0;  1 drivers
L_00000000061f52e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000061e9140_0 .net/2u *"_ivl_46", 31 0, L_00000000061f52e8;  1 drivers
v00000000061e86a0_0 .net *"_ivl_48", 31 0, L_000000000624daa0;  1 drivers
v00000000061e8ec0_0 .net *"_ivl_50", 7 0, L_000000000624d280;  1 drivers
v00000000061e96e0_0 .net *"_ivl_52", 13 0, L_000000000624ecc0;  1 drivers
L_00000000061f5330 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000061e8100_0 .net *"_ivl_55", 1 0, L_00000000061f5330;  1 drivers
v00000000061e8ba0_0 .net *"_ivl_58", 7 0, L_000000000624e360;  1 drivers
v00000000061e8a60_0 .net *"_ivl_60", 31 0, L_000000000624d780;  1 drivers
L_00000000061f5378 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000061e91e0_0 .net *"_ivl_63", 19 0, L_00000000061f5378;  1 drivers
L_00000000061f53c0 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v00000000061e87e0_0 .net/2u *"_ivl_64", 31 0, L_00000000061f53c0;  1 drivers
v00000000061e9640_0 .net *"_ivl_66", 31 0, L_000000000624e400;  1 drivers
v00000000061e8420_0 .net *"_ivl_68", 7 0, L_000000000624e220;  1 drivers
v00000000061e89c0_0 .net *"_ivl_70", 31 0, L_000000000624db40;  1 drivers
L_00000000061f5408 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000061e9be0_0 .net *"_ivl_73", 19 0, L_00000000061f5408;  1 drivers
L_00000000061f5450 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v00000000061e8560_0 .net/2u *"_ivl_74", 31 0, L_00000000061f5450;  1 drivers
v00000000061e82e0_0 .net *"_ivl_76", 31 0, L_000000000624d8c0;  1 drivers
v00000000061e9280_0 .net *"_ivl_78", 7 0, L_000000000624d000;  1 drivers
v00000000061e8ce0_0 .net *"_ivl_8", 31 0, L_000000000624e5e0;  1 drivers
v00000000061e8f60_0 .net *"_ivl_80", 31 0, L_000000000624e900;  1 drivers
L_00000000061f5498 .functor BUFT 1, C4<00000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000000061e81a0_0 .net *"_ivl_83", 19 0, L_00000000061f5498;  1 drivers
L_00000000061f54e0 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000000061e95a0_0 .net/2u *"_ivl_84", 31 0, L_00000000061f54e0;  1 drivers
v00000000061e8d80_0 .net *"_ivl_86", 31 0, L_000000000624ddc0;  1 drivers
v00000000061e8240_0 .net *"_ivl_88", 7 0, L_000000000624e680;  1 drivers
v00000000061e7fc0_0 .net *"_ivl_90", 13 0, L_000000000624d140;  1 drivers
L_00000000061f5528 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000061e98c0_0 .net *"_ivl_93", 1 0, L_00000000061f5528;  1 drivers
v00000000061e8060_0 .net *"_ivl_97", 0 0, L_000000000624d960;  1 drivers
v00000000061e9500_0 .net *"_ivl_98", 23 0, L_000000000624dbe0;  1 drivers
v00000000061e9320_0 .net "byte_signed", 31 0, L_000000000624dd20;  1 drivers
v00000000061e9820_0 .net "byte_unsigned", 31 0, L_000000000624e860;  1 drivers
v00000000061e93c0_0 .net "clk", 0 0, v00000000061f20a0_0;  alias, 1 drivers
v00000000061e8380_0 .net "four_bytes", 0 0, v00000000061e7450_0;  alias, 1 drivers
v00000000061e7d40_0 .net "halfword_signed", 31 0, L_000000000624df00;  1 drivers
v00000000061e84c0_0 .net "halfword_unsigned", 31 0, L_000000000624dfa0;  1 drivers
v00000000061e8600_0 .net "mem_byte", 7 0, L_000000000617abc0;  1 drivers
v00000000061e8e20_0 .net "mem_halfword", 15 0, L_000000000624d6e0;  1 drivers
v00000000061e8740_0 .net "mem_word", 31 0, L_000000000624ee00;  1 drivers
v00000000061e8880_0 .net "one_byte", 0 0, v00000000061e6730_0;  alias, 1 drivers
v00000000061e8920_0 .net "rst", 0 0, v00000000061f2460_0;  alias, 1 drivers
v00000000061e9000_0 .net "two_byte", 0 0, v00000000061e7a90_0;  alias, 1 drivers
v00000000061e9960_0 .net "unsigned_load", 0 0, v00000000061e5f10_0;  alias, 1 drivers
v00000000061e8b00_0 .net "valid_address", 0 0, L_000000000624d640;  1 drivers
v00000000061e9b40_0 .net "valid_halfword_address", 0 0, L_000000000624da00;  1 drivers
v00000000061e90a0_0 .net "valid_word_address", 0 0, L_000000000624d3c0;  1 drivers
E_00000000061722c0/0 .event anyedge, v00000000061e8920_0, v00000000061e65f0_0, v00000000061e8b00_0, v00000000061e7450_0;
E_00000000061722c0/1 .event anyedge, v00000000061e7a90_0, v00000000061e6730_0, v00000000061e5f10_0, v00000000061e9820_0;
E_00000000061722c0/2 .event anyedge, v00000000061e9320_0, v00000000061e9b40_0, v00000000061e84c0_0, v00000000061e7d40_0;
E_00000000061722c0/3 .event anyedge, v00000000061e90a0_0, v00000000061e8740_0;
E_00000000061722c0 .event/or E_00000000061722c0/0, E_00000000061722c0/1, E_00000000061722c0/2, E_00000000061722c0/3;
E_0000000006173600 .event posedge, v00000000061e93c0_0;
L_000000000624ed60 .concat [ 12 20 0 0], L_000000000624e720, L_00000000061f5018;
L_000000000624d640 .cmp/gt 32, L_00000000061f5060, L_000000000624ed60;
L_000000000624e5e0 .concat [ 12 20 0 0], L_000000000624e720, L_00000000061f50a8;
L_000000000624d500 .arith/sum 32, L_000000000624e5e0, L_00000000061f50f0;
L_000000000624da00 .cmp/gt 32, L_00000000061f5138, L_000000000624d500;
L_000000000624e180 .concat [ 12 20 0 0], L_000000000624e720, L_00000000061f5180;
L_000000000624ec20 .arith/sum 32, L_000000000624e180, L_00000000061f51c8;
L_000000000624d3c0 .cmp/gt 32, L_00000000061f5210, L_000000000624ec20;
L_000000000624d460 .array/port v00000000061e6410, L_000000000624d820;
L_000000000624d820 .concat [ 12 2 0 0], L_000000000624e720, L_00000000061f5258;
L_000000000624eb80 .array/port v00000000061e6410, L_000000000624daa0;
L_000000000624e9a0 .concat [ 12 20 0 0], L_000000000624e720, L_00000000061f52a0;
L_000000000624daa0 .arith/sum 32, L_000000000624e9a0, L_00000000061f52e8;
L_000000000624d280 .array/port v00000000061e6410, L_000000000624ecc0;
L_000000000624ecc0 .concat [ 12 2 0 0], L_000000000624e720, L_00000000061f5330;
L_000000000624d6e0 .concat [ 8 8 0 0], L_000000000624d280, L_000000000624eb80;
L_000000000624e360 .array/port v00000000061e6410, L_000000000624e400;
L_000000000624d780 .concat [ 12 20 0 0], L_000000000624e720, L_00000000061f5378;
L_000000000624e400 .arith/sum 32, L_000000000624d780, L_00000000061f53c0;
L_000000000624e220 .array/port v00000000061e6410, L_000000000624d8c0;
L_000000000624db40 .concat [ 12 20 0 0], L_000000000624e720, L_00000000061f5408;
L_000000000624d8c0 .arith/sum 32, L_000000000624db40, L_00000000061f5450;
L_000000000624d000 .array/port v00000000061e6410, L_000000000624ddc0;
L_000000000624e900 .concat [ 12 20 0 0], L_000000000624e720, L_00000000061f5498;
L_000000000624ddc0 .arith/sum 32, L_000000000624e900, L_00000000061f54e0;
L_000000000624e680 .array/port v00000000061e6410, L_000000000624d140;
L_000000000624d140 .concat [ 12 2 0 0], L_000000000624e720, L_00000000061f5528;
L_000000000624ee00 .concat [ 8 8 8 8], L_000000000624e680, L_000000000624d000, L_000000000624e220, L_000000000624e360;
L_000000000624d960 .part L_000000000617abc0, 7, 1;
LS_000000000624dbe0_0_0 .concat [ 1 1 1 1], L_000000000624d960, L_000000000624d960, L_000000000624d960, L_000000000624d960;
LS_000000000624dbe0_0_4 .concat [ 1 1 1 1], L_000000000624d960, L_000000000624d960, L_000000000624d960, L_000000000624d960;
LS_000000000624dbe0_0_8 .concat [ 1 1 1 1], L_000000000624d960, L_000000000624d960, L_000000000624d960, L_000000000624d960;
LS_000000000624dbe0_0_12 .concat [ 1 1 1 1], L_000000000624d960, L_000000000624d960, L_000000000624d960, L_000000000624d960;
LS_000000000624dbe0_0_16 .concat [ 1 1 1 1], L_000000000624d960, L_000000000624d960, L_000000000624d960, L_000000000624d960;
LS_000000000624dbe0_0_20 .concat [ 1 1 1 1], L_000000000624d960, L_000000000624d960, L_000000000624d960, L_000000000624d960;
LS_000000000624dbe0_1_0 .concat [ 4 4 4 4], LS_000000000624dbe0_0_0, LS_000000000624dbe0_0_4, LS_000000000624dbe0_0_8, LS_000000000624dbe0_0_12;
LS_000000000624dbe0_1_4 .concat [ 4 4 0 0], LS_000000000624dbe0_0_16, LS_000000000624dbe0_0_20;
L_000000000624dbe0 .concat [ 16 8 0 0], LS_000000000624dbe0_1_0, LS_000000000624dbe0_1_4;
L_000000000624dd20 .concat [ 8 24 0 0], L_000000000617abc0, L_000000000624dbe0;
L_000000000624e860 .concat [ 8 24 0 0], L_000000000617abc0, L_00000000061f5570;
L_000000000624de60 .part L_000000000624d6e0, 15, 1;
LS_000000000624ea40_0_0 .concat [ 1 1 1 1], L_000000000624de60, L_000000000624de60, L_000000000624de60, L_000000000624de60;
LS_000000000624ea40_0_4 .concat [ 1 1 1 1], L_000000000624de60, L_000000000624de60, L_000000000624de60, L_000000000624de60;
LS_000000000624ea40_0_8 .concat [ 1 1 1 1], L_000000000624de60, L_000000000624de60, L_000000000624de60, L_000000000624de60;
LS_000000000624ea40_0_12 .concat [ 1 1 1 1], L_000000000624de60, L_000000000624de60, L_000000000624de60, L_000000000624de60;
L_000000000624ea40 .concat [ 4 4 4 4], LS_000000000624ea40_0_0, LS_000000000624ea40_0_4, LS_000000000624ea40_0_8, LS_000000000624ea40_0_12;
L_000000000624df00 .concat [ 16 16 0 0], L_000000000624d6e0, L_000000000624ea40;
L_000000000624dfa0 .concat [ 16 16 0 0], L_000000000624d6e0, L_00000000061f55b8;
S_00000000060f6880 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 10 53, 10 53 0, S_00000000060f66f0;
 .timescale -9 -12;
v00000000061e7590_0 .var/2s "i", 31 0;
S_00000000061e9d00 .scope module, "imm_gen" "ImmediateGenerator" 4 105, 11 2 0, S_0000000006136e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "Opcode";
    .port_info 1 /INPUT 32 "instruction";
    .port_info 2 /OUTPUT 32 "ImmExt";
P_0000000006173840 .param/l "WIDTH" 0 11 2, +C4<00000000000000000000000000100000>;
v00000000061e9460_0 .var "ImmExt", 31 0;
v00000000061e8c40_0 .net "Opcode", 6 0, L_00000000061f0f20;  alias, 1 drivers
v00000000061e9a00_0 .net *"_ivl_11", 0 0, L_00000000061f1560;  1 drivers
v00000000061e9780_0 .net *"_ivl_13", 5 0, L_00000000061f1240;  1 drivers
v00000000061e9aa0_0 .net *"_ivl_15", 3 0, L_00000000061f1ba0;  1 drivers
L_00000000061f4f88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000061e7de0_0 .net/2u *"_ivl_16", 0 0, L_00000000061f4f88;  1 drivers
v00000000061e7e80_0 .net *"_ivl_23", 0 0, L_00000000061f2140;  1 drivers
v00000000061e7f20_0 .net *"_ivl_25", 7 0, L_00000000061f2280;  1 drivers
v00000000061ea980_0 .net *"_ivl_27", 0 0, L_00000000061f25a0;  1 drivers
v00000000061ea8e0_0 .net *"_ivl_29", 9 0, L_00000000061f2640;  1 drivers
v00000000061eaa20_0 .net *"_ivl_3", 6 0, L_00000000061f1100;  1 drivers
L_00000000061f4fd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000000061eb7e0_0 .net/2u *"_ivl_30", 0 0, L_00000000061f4fd0;  1 drivers
v00000000061ea5c0_0 .net *"_ivl_5", 4 0, L_00000000061f21e0;  1 drivers
v00000000061eab60_0 .net *"_ivl_9", 0 0, L_00000000061f1ce0;  1 drivers
v00000000061ebd80_0 .net "b_type_imm", 12 0, L_00000000061f1ec0;  1 drivers
v00000000061ea700_0 .net "i_type_imm", 11 0, L_00000000061f1060;  1 drivers
v00000000061ea480_0 .net "instruction", 31 0, v00000000061ea520_0;  alias, 1 drivers
v00000000061ebc40_0 .net "j_type_imm", 20 0, L_000000000624d5a0;  1 drivers
v00000000061eaf20_0 .net "s_type_imm", 11 0, L_00000000061f1740;  1 drivers
v00000000061eba60_0 .net "sign_b", 0 0, L_000000000624dc80;  1 drivers
v00000000061ea2a0_0 .net "sign_i", 0 0, L_000000000624e040;  1 drivers
v00000000061eaac0_0 .net "sign_j", 0 0, L_000000000624d0a0;  1 drivers
v00000000061eb9c0_0 .net "sign_s", 0 0, L_000000000624d320;  1 drivers
v00000000061eae80_0 .net "u_type_imm", 19 0, L_00000000061f1f60;  1 drivers
E_0000000006173c80/0 .event anyedge, v00000000061e79f0_0, v00000000061ea2a0_0, v00000000061ea700_0, v00000000061eb9c0_0;
E_0000000006173c80/1 .event anyedge, v00000000061eaf20_0, v00000000061eba60_0, v00000000061ebd80_0, v00000000061eae80_0;
E_0000000006173c80/2 .event anyedge, v00000000061eaac0_0, v00000000061ebc40_0;
E_0000000006173c80 .event/or E_0000000006173c80/0, E_0000000006173c80/1, E_0000000006173c80/2;
L_00000000061f1060 .part v00000000061ea520_0, 20, 12;
L_00000000061f1100 .part v00000000061ea520_0, 25, 7;
L_00000000061f21e0 .part v00000000061ea520_0, 7, 5;
L_00000000061f1740 .concat [ 5 7 0 0], L_00000000061f21e0, L_00000000061f1100;
L_00000000061f1ce0 .part v00000000061ea520_0, 31, 1;
L_00000000061f1560 .part v00000000061ea520_0, 7, 1;
L_00000000061f1240 .part v00000000061ea520_0, 25, 6;
L_00000000061f1ba0 .part v00000000061ea520_0, 8, 4;
LS_00000000061f1ec0_0_0 .concat [ 1 4 6 1], L_00000000061f4f88, L_00000000061f1ba0, L_00000000061f1240, L_00000000061f1560;
LS_00000000061f1ec0_0_4 .concat [ 1 0 0 0], L_00000000061f1ce0;
L_00000000061f1ec0 .concat [ 12 1 0 0], LS_00000000061f1ec0_0_0, LS_00000000061f1ec0_0_4;
L_00000000061f1f60 .part v00000000061ea520_0, 12, 20;
L_00000000061f2140 .part v00000000061ea520_0, 31, 1;
L_00000000061f2280 .part v00000000061ea520_0, 12, 8;
L_00000000061f25a0 .part v00000000061ea520_0, 20, 1;
L_00000000061f2640 .part v00000000061ea520_0, 21, 10;
LS_000000000624d5a0_0_0 .concat [ 1 10 1 8], L_00000000061f4fd0, L_00000000061f2640, L_00000000061f25a0, L_00000000061f2280;
LS_000000000624d5a0_0_4 .concat [ 1 0 0 0], L_00000000061f2140;
L_000000000624d5a0 .concat [ 20 1 0 0], LS_000000000624d5a0_0_0, LS_000000000624d5a0_0_4;
L_000000000624e040 .part L_00000000061f1060, 11, 1;
L_000000000624d320 .part L_00000000061f1740, 11, 1;
L_000000000624dc80 .part L_00000000061f1ec0, 12, 1;
L_000000000624d0a0 .part L_000000000624d5a0, 20, 1;
S_00000000060f6030 .scope module, "instruction_memory" "InstructionMemoryF" 4 67, 12 2 0, S_0000000006136e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rst";
    .port_info 1 /INPUT 32 "readAddress";
    .port_info 2 /OUTPUT 32 "instructionOut";
P_00000000061ec9f0 .param/l "DEPTH" 0 12 2, +C4<00000000000000000000000001000000>;
P_00000000061eca28 .param/l "WIDTH" 0 12 2, +C4<00000000000000000000000000100000>;
v00000000061ead40 .array "Memory", 63 0, 31 0;
v00000000061ea520_0 .var "instructionOut", 31 0;
v00000000061ebb00_0 .net "readAddress", 31 0, v00000000061ea7a0_0;  alias, 1 drivers
v00000000061ea3e0_0 .net "rst", 0 0, v00000000061f2460_0;  alias, 1 drivers
v00000000061ead40_0 .array/port v00000000061ead40, 0;
v00000000061ead40_1 .array/port v00000000061ead40, 1;
E_0000000006173d00/0 .event anyedge, v00000000061e8920_0, v00000000061e62d0_0, v00000000061ead40_0, v00000000061ead40_1;
v00000000061ead40_2 .array/port v00000000061ead40, 2;
v00000000061ead40_3 .array/port v00000000061ead40, 3;
v00000000061ead40_4 .array/port v00000000061ead40, 4;
v00000000061ead40_5 .array/port v00000000061ead40, 5;
E_0000000006173d00/1 .event anyedge, v00000000061ead40_2, v00000000061ead40_3, v00000000061ead40_4, v00000000061ead40_5;
v00000000061ead40_6 .array/port v00000000061ead40, 6;
v00000000061ead40_7 .array/port v00000000061ead40, 7;
v00000000061ead40_8 .array/port v00000000061ead40, 8;
v00000000061ead40_9 .array/port v00000000061ead40, 9;
E_0000000006173d00/2 .event anyedge, v00000000061ead40_6, v00000000061ead40_7, v00000000061ead40_8, v00000000061ead40_9;
v00000000061ead40_10 .array/port v00000000061ead40, 10;
v00000000061ead40_11 .array/port v00000000061ead40, 11;
v00000000061ead40_12 .array/port v00000000061ead40, 12;
v00000000061ead40_13 .array/port v00000000061ead40, 13;
E_0000000006173d00/3 .event anyedge, v00000000061ead40_10, v00000000061ead40_11, v00000000061ead40_12, v00000000061ead40_13;
v00000000061ead40_14 .array/port v00000000061ead40, 14;
v00000000061ead40_15 .array/port v00000000061ead40, 15;
v00000000061ead40_16 .array/port v00000000061ead40, 16;
v00000000061ead40_17 .array/port v00000000061ead40, 17;
E_0000000006173d00/4 .event anyedge, v00000000061ead40_14, v00000000061ead40_15, v00000000061ead40_16, v00000000061ead40_17;
v00000000061ead40_18 .array/port v00000000061ead40, 18;
v00000000061ead40_19 .array/port v00000000061ead40, 19;
v00000000061ead40_20 .array/port v00000000061ead40, 20;
v00000000061ead40_21 .array/port v00000000061ead40, 21;
E_0000000006173d00/5 .event anyedge, v00000000061ead40_18, v00000000061ead40_19, v00000000061ead40_20, v00000000061ead40_21;
v00000000061ead40_22 .array/port v00000000061ead40, 22;
v00000000061ead40_23 .array/port v00000000061ead40, 23;
v00000000061ead40_24 .array/port v00000000061ead40, 24;
v00000000061ead40_25 .array/port v00000000061ead40, 25;
E_0000000006173d00/6 .event anyedge, v00000000061ead40_22, v00000000061ead40_23, v00000000061ead40_24, v00000000061ead40_25;
v00000000061ead40_26 .array/port v00000000061ead40, 26;
v00000000061ead40_27 .array/port v00000000061ead40, 27;
v00000000061ead40_28 .array/port v00000000061ead40, 28;
v00000000061ead40_29 .array/port v00000000061ead40, 29;
E_0000000006173d00/7 .event anyedge, v00000000061ead40_26, v00000000061ead40_27, v00000000061ead40_28, v00000000061ead40_29;
v00000000061ead40_30 .array/port v00000000061ead40, 30;
v00000000061ead40_31 .array/port v00000000061ead40, 31;
v00000000061ead40_32 .array/port v00000000061ead40, 32;
v00000000061ead40_33 .array/port v00000000061ead40, 33;
E_0000000006173d00/8 .event anyedge, v00000000061ead40_30, v00000000061ead40_31, v00000000061ead40_32, v00000000061ead40_33;
v00000000061ead40_34 .array/port v00000000061ead40, 34;
v00000000061ead40_35 .array/port v00000000061ead40, 35;
v00000000061ead40_36 .array/port v00000000061ead40, 36;
v00000000061ead40_37 .array/port v00000000061ead40, 37;
E_0000000006173d00/9 .event anyedge, v00000000061ead40_34, v00000000061ead40_35, v00000000061ead40_36, v00000000061ead40_37;
v00000000061ead40_38 .array/port v00000000061ead40, 38;
v00000000061ead40_39 .array/port v00000000061ead40, 39;
v00000000061ead40_40 .array/port v00000000061ead40, 40;
v00000000061ead40_41 .array/port v00000000061ead40, 41;
E_0000000006173d00/10 .event anyedge, v00000000061ead40_38, v00000000061ead40_39, v00000000061ead40_40, v00000000061ead40_41;
v00000000061ead40_42 .array/port v00000000061ead40, 42;
v00000000061ead40_43 .array/port v00000000061ead40, 43;
v00000000061ead40_44 .array/port v00000000061ead40, 44;
v00000000061ead40_45 .array/port v00000000061ead40, 45;
E_0000000006173d00/11 .event anyedge, v00000000061ead40_42, v00000000061ead40_43, v00000000061ead40_44, v00000000061ead40_45;
v00000000061ead40_46 .array/port v00000000061ead40, 46;
v00000000061ead40_47 .array/port v00000000061ead40, 47;
v00000000061ead40_48 .array/port v00000000061ead40, 48;
v00000000061ead40_49 .array/port v00000000061ead40, 49;
E_0000000006173d00/12 .event anyedge, v00000000061ead40_46, v00000000061ead40_47, v00000000061ead40_48, v00000000061ead40_49;
v00000000061ead40_50 .array/port v00000000061ead40, 50;
v00000000061ead40_51 .array/port v00000000061ead40, 51;
v00000000061ead40_52 .array/port v00000000061ead40, 52;
v00000000061ead40_53 .array/port v00000000061ead40, 53;
E_0000000006173d00/13 .event anyedge, v00000000061ead40_50, v00000000061ead40_51, v00000000061ead40_52, v00000000061ead40_53;
v00000000061ead40_54 .array/port v00000000061ead40, 54;
v00000000061ead40_55 .array/port v00000000061ead40, 55;
v00000000061ead40_56 .array/port v00000000061ead40, 56;
v00000000061ead40_57 .array/port v00000000061ead40, 57;
E_0000000006173d00/14 .event anyedge, v00000000061ead40_54, v00000000061ead40_55, v00000000061ead40_56, v00000000061ead40_57;
v00000000061ead40_58 .array/port v00000000061ead40, 58;
v00000000061ead40_59 .array/port v00000000061ead40, 59;
v00000000061ead40_60 .array/port v00000000061ead40, 60;
v00000000061ead40_61 .array/port v00000000061ead40, 61;
E_0000000006173d00/15 .event anyedge, v00000000061ead40_58, v00000000061ead40_59, v00000000061ead40_60, v00000000061ead40_61;
v00000000061ead40_62 .array/port v00000000061ead40, 62;
v00000000061ead40_63 .array/port v00000000061ead40, 63;
E_0000000006173d00/16 .event anyedge, v00000000061ead40_62, v00000000061ead40_63;
E_0000000006173d00 .event/or E_0000000006173d00/0, E_0000000006173d00/1, E_0000000006173d00/2, E_0000000006173d00/3, E_0000000006173d00/4, E_0000000006173d00/5, E_0000000006173d00/6, E_0000000006173d00/7, E_0000000006173d00/8, E_0000000006173d00/9, E_0000000006173d00/10, E_0000000006173d00/11, E_0000000006173d00/12, E_0000000006173d00/13, E_0000000006173d00/14, E_0000000006173d00/15, E_0000000006173d00/16;
S_00000000060f5900 .scope module, "jump_adder" "adder" 4 60, 8 2 0, S_0000000006136e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0000000006173440 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v00000000061ea0c0_0 .net "a", 31 0, L_00000000061f2c80;  1 drivers
v00000000061eb600_0 .net "b", 31 0, v00000000061e9460_0;  alias, 1 drivers
v00000000061eb060_0 .net "out", 31 0, L_00000000061f0fc0;  alias, 1 drivers
L_00000000061f0fc0 .arith/sum 32, L_00000000061f2c80, v00000000061e9460_0;
S_00000000060f21a0 .scope module, "pc_adder" "adder" 4 48, 8 2 0, S_0000000006136e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "out";
P_0000000006173200 .param/l "WIDTH" 0 8 2, +C4<00000000000000000000000000100000>;
v00000000061eb1a0_0 .net "a", 31 0, v00000000061ea7a0_0;  alias, 1 drivers
L_00000000061f4ef8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000000061ea020_0 .net "b", 31 0, L_00000000061f4ef8;  1 drivers
v00000000061ebba0_0 .net "out", 31 0, L_00000000061f28c0;  alias, 1 drivers
L_00000000061f28c0 .arith/sum 32, v00000000061ea7a0_0, L_00000000061f4ef8;
S_00000000060f2330 .scope module, "pc_branch_mux" "Mux" 4 176, 7 3 0, S_0000000006136e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_00000000061739c0 .param/l "WIDTH" 0 7 3, +C4<00000000000000000000000000100000>;
v00000000061ea660_0 .net "a", 31 0, L_00000000061f28c0;  alias, 1 drivers
v00000000061ea340_0 .net "b", 31 0, L_00000000061f1880;  alias, 1 drivers
v00000000061eafc0_0 .var "out", 31 0;
v00000000061eb380_0 .net "sel", 0 0, L_000000000617bb80;  alias, 1 drivers
E_0000000006173e40 .event anyedge, v00000000061eb380_0, v00000000061e6370_0, v00000000061ebba0_0;
S_00000000060f24c0 .scope module, "pc_jump_mux" "Mux" 4 183, 7 3 0, S_0000000006136e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0000000006173dc0 .param/l "WIDTH" 0 7 3, +C4<00000000000000000000000000100000>;
v00000000061e9f80_0 .net "a", 31 0, v00000000061eafc0_0;  alias, 1 drivers
v00000000061eb100_0 .net "b", 31 0, L_00000000061f0fc0;  alias, 1 drivers
v00000000061eac00_0 .var "out", 31 0;
v00000000061eb920_0 .net "sel", 0 0, L_000000000617c210;  alias, 1 drivers
E_0000000006173ac0 .event anyedge, v00000000061eb920_0, v00000000061eb060_0, v00000000061eafc0_0;
S_00000000060e7820 .scope module, "pc_unit" "PC" 4 40, 13 2 0, S_0000000006136e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PC_in";
    .port_info 3 /OUTPUT 32 "PC_out";
P_0000000006173b00 .param/l "WIDTH" 0 13 2, +C4<00000000000000000000000000100000>;
v00000000061ea160_0 .net "PC_in", 31 0, v00000000061eac00_0;  alias, 1 drivers
v00000000061ea7a0_0 .var "PC_out", 31 0;
v00000000061ebce0_0 .net "clk", 0 0, v00000000061f20a0_0;  alias, 1 drivers
v00000000061eade0_0 .net "rst", 0 0, v00000000061f2460_0;  alias, 1 drivers
E_0000000006173d40 .event posedge, v00000000061e8920_0, v00000000061e93c0_0;
S_00000000061eed10 .scope module, "register_file" "RegisterFile" 4 92, 14 3 0, S_0000000006136e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "RegWrite";
    .port_info 3 /INPUT 5 "Rs1";
    .port_info 4 /INPUT 5 "Rs2";
    .port_info 5 /INPUT 5 "Rd";
    .port_info 6 /INPUT 32 "WriteData";
    .port_info 7 /OUTPUT 32 "ReadData1";
    .port_info 8 /OUTPUT 32 "ReadData2";
P_00000000061ece70 .param/l "ADDR_WIDTH" 0 14 3, +C4<00000000000000000000000000000101>;
P_00000000061ecea8 .param/l "WIDTH" 0 14 3, +C4<00000000000000000000000000100000>;
v00000000061ea840_0 .net "Rd", 4 0, L_00000000061f2500;  alias, 1 drivers
v00000000061e9ee0_0 .var "ReadData1", 31 0;
v00000000061eb6a0_0 .var "ReadData2", 31 0;
v00000000061eb2e0_0 .net "RegWrite", 0 0, v00000000061e6f50_0;  alias, 1 drivers
v00000000061eb420 .array "Registers", 0 31, 31 0;
v00000000061eb4c0_0 .net "Rs1", 4 0, L_00000000061f2b40;  alias, 1 drivers
v00000000061eb560_0 .net "Rs2", 4 0, L_00000000061f2d20;  alias, 1 drivers
v00000000061eb740_0 .net "WriteData", 31 0, v00000000061f0db0_0;  alias, 1 drivers
v00000000061eb880_0 .net "clk", 0 0, v00000000061f20a0_0;  alias, 1 drivers
v00000000061ea200_0 .net "rst", 0 0, v00000000061f2460_0;  alias, 1 drivers
v00000000061eb420_0 .array/port v00000000061eb420, 0;
v00000000061eb420_1 .array/port v00000000061eb420, 1;
v00000000061eb420_2 .array/port v00000000061eb420, 2;
E_0000000006173d80/0 .event anyedge, v00000000061eb4c0_0, v00000000061eb420_0, v00000000061eb420_1, v00000000061eb420_2;
v00000000061eb420_3 .array/port v00000000061eb420, 3;
v00000000061eb420_4 .array/port v00000000061eb420, 4;
v00000000061eb420_5 .array/port v00000000061eb420, 5;
v00000000061eb420_6 .array/port v00000000061eb420, 6;
E_0000000006173d80/1 .event anyedge, v00000000061eb420_3, v00000000061eb420_4, v00000000061eb420_5, v00000000061eb420_6;
v00000000061eb420_7 .array/port v00000000061eb420, 7;
v00000000061eb420_8 .array/port v00000000061eb420, 8;
v00000000061eb420_9 .array/port v00000000061eb420, 9;
v00000000061eb420_10 .array/port v00000000061eb420, 10;
E_0000000006173d80/2 .event anyedge, v00000000061eb420_7, v00000000061eb420_8, v00000000061eb420_9, v00000000061eb420_10;
v00000000061eb420_11 .array/port v00000000061eb420, 11;
v00000000061eb420_12 .array/port v00000000061eb420, 12;
v00000000061eb420_13 .array/port v00000000061eb420, 13;
v00000000061eb420_14 .array/port v00000000061eb420, 14;
E_0000000006173d80/3 .event anyedge, v00000000061eb420_11, v00000000061eb420_12, v00000000061eb420_13, v00000000061eb420_14;
v00000000061eb420_15 .array/port v00000000061eb420, 15;
v00000000061eb420_16 .array/port v00000000061eb420, 16;
v00000000061eb420_17 .array/port v00000000061eb420, 17;
v00000000061eb420_18 .array/port v00000000061eb420, 18;
E_0000000006173d80/4 .event anyedge, v00000000061eb420_15, v00000000061eb420_16, v00000000061eb420_17, v00000000061eb420_18;
v00000000061eb420_19 .array/port v00000000061eb420, 19;
v00000000061eb420_20 .array/port v00000000061eb420, 20;
v00000000061eb420_21 .array/port v00000000061eb420, 21;
v00000000061eb420_22 .array/port v00000000061eb420, 22;
E_0000000006173d80/5 .event anyedge, v00000000061eb420_19, v00000000061eb420_20, v00000000061eb420_21, v00000000061eb420_22;
v00000000061eb420_23 .array/port v00000000061eb420, 23;
v00000000061eb420_24 .array/port v00000000061eb420, 24;
v00000000061eb420_25 .array/port v00000000061eb420, 25;
v00000000061eb420_26 .array/port v00000000061eb420, 26;
E_0000000006173d80/6 .event anyedge, v00000000061eb420_23, v00000000061eb420_24, v00000000061eb420_25, v00000000061eb420_26;
v00000000061eb420_27 .array/port v00000000061eb420, 27;
v00000000061eb420_28 .array/port v00000000061eb420, 28;
v00000000061eb420_29 .array/port v00000000061eb420, 29;
v00000000061eb420_30 .array/port v00000000061eb420, 30;
E_0000000006173d80/7 .event anyedge, v00000000061eb420_27, v00000000061eb420_28, v00000000061eb420_29, v00000000061eb420_30;
v00000000061eb420_31 .array/port v00000000061eb420, 31;
E_0000000006173d80/8 .event anyedge, v00000000061eb420_31, v00000000061eb560_0;
E_0000000006173d80 .event/or E_0000000006173d80/0, E_0000000006173d80/1, E_0000000006173d80/2, E_0000000006173d80/3, E_0000000006173d80/4, E_0000000006173d80/5, E_0000000006173d80/6, E_0000000006173d80/7, E_0000000006173d80/8;
S_00000000061ee090 .scope begin, "$ivl_for_loop1" "$ivl_for_loop1" 14 19, 14 19 0, S_00000000061eed10;
 .timescale -9 -12;
v00000000061eb240_0 .var/2s "i", 31 0;
S_00000000061eeb80 .scope module, "writeback_mux1" "Mux" 4 156, 7 3 0, S_0000000006136e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0000000006173e00 .param/l "WIDTH" 0 7 3, +C4<00000000000000000000000000100000>;
v00000000061f04f0_0 .net "a", 31 0, v000000000615e490_0;  alias, 1 drivers
v00000000061f0310_0 .net "b", 31 0, v00000000061e7b30_0;  alias, 1 drivers
v00000000061ef410_0 .var "out", 31 0;
v00000000061f0bd0_0 .net "sel", 0 0, v00000000061e6910_0;  alias, 1 drivers
E_0000000006173240 .event anyedge, v00000000061e6910_0, v00000000061e7b30_0, v000000000615e490_0;
S_00000000061edf00 .scope module, "writeback_mux2" "Mux" 4 163, 7 3 0, S_0000000006136e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
P_0000000006173e80 .param/l "WIDTH" 0 7 3, +C4<00000000000000000000000000100000>;
v00000000061efb90_0 .net "a", 31 0, v00000000061ef410_0;  alias, 1 drivers
v00000000061f0590_0 .net "b", 31 0, L_00000000061f28c0;  alias, 1 drivers
v00000000061f0db0_0 .var "out", 31 0;
v00000000061ef550_0 .net "sel", 0 0, v00000000061e5dd0_0;  alias, 1 drivers
E_0000000006173480 .event anyedge, v00000000061e5dd0_0, v00000000061ebba0_0, v00000000061ef410_0;
S_00000000061ee220 .scope function.str, "get_alu_op_name" "get_alu_op_name" 3 175, 3 175 0, S_000000000618c970;
 .timescale -9 -12;
v00000000061f2000_0 .var "ctrl", 3 0;
; Variable get_alu_op_name is string return value of scope S_00000000061ee220
TD_TOPSCP_tb.get_alu_op_name ;
    %load/vec4 v00000000061f2000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_0.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_0.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_0.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_0.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_0.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_0.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_0.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_0.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_0.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_0.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_0.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_0.15, 6;
    %pushi/str "UNK";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_00000000061ee220;
    %jmp T_0.17;
T_0.0 ;
    %pushi/str "AND";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_00000000061ee220;
    %jmp T_0.17;
T_0.1 ;
    %pushi/str "OR";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_00000000061ee220;
    %jmp T_0.17;
T_0.2 ;
    %pushi/str "ADD";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_00000000061ee220;
    %jmp T_0.17;
T_0.3 ;
    %pushi/str "SLTU";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_00000000061ee220;
    %jmp T_0.17;
T_0.4 ;
    %pushi/str "SLT";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_00000000061ee220;
    %jmp T_0.17;
T_0.5 ;
    %pushi/str "SUB";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_00000000061ee220;
    %jmp T_0.17;
T_0.6 ;
    %pushi/str "SLL";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_00000000061ee220;
    %jmp T_0.17;
T_0.7 ;
    %pushi/str "XOR";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_00000000061ee220;
    %jmp T_0.17;
T_0.8 ;
    %pushi/str "SRL";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_00000000061ee220;
    %jmp T_0.17;
T_0.9 ;
    %pushi/str "SRA";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_00000000061ee220;
    %jmp T_0.17;
T_0.10 ;
    %pushi/str "BEQ";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_00000000061ee220;
    %jmp T_0.17;
T_0.11 ;
    %pushi/str "BNE";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_00000000061ee220;
    %jmp T_0.17;
T_0.12 ;
    %pushi/str "BLT";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_00000000061ee220;
    %jmp T_0.17;
T_0.13 ;
    %pushi/str "BGE";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_00000000061ee220;
    %jmp T_0.17;
T_0.14 ;
    %pushi/str "BLTU";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_00000000061ee220;
    %jmp T_0.17;
T_0.15 ;
    %pushi/str "BGEU";
    %ret/str 0; Assign to get_alu_op_name
    %disable/flow S_00000000061ee220;
    %jmp T_0.17;
T_0.17 ;
    %pop/vec4 1;
    %end;
S_00000000061ee3b0 .scope function.str, "get_instruction_name" "get_instruction_name" 3 49, 3 49 0, S_000000000618c970;
 .timescale -9 -12;
v00000000061f19c0_0 .var "f3", 2 0;
v00000000061f2820_0 .var "f7", 6 0;
; Variable get_instruction_name is string return value of scope S_00000000061ee3b0
v00000000061f12e0_0 .var "op", 6 0;
TD_TOPSCP_tb.get_instruction_name ;
    %load/vec4 v00000000061f12e0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_1.18, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_1.19, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_1.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_1.21, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_1.22, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_1.23, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_1.24, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_1.25, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_1.26, 6;
    %pushi/str "UNKNOWN";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.28;
T_1.18 ;
    %load/vec4 v00000000061f19c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.29, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.30, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.31, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.32, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.33, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.34, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.35, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.36, 6;
    %pushi/str "R-UNK";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.38;
T_1.29 ;
    %load/vec4 v00000000061f2820_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_1.39, 8;
    %pushi/vec4 5461314, 0, 24; draw_string_vec4
    %jmp/1 T_1.40, 8;
T_1.39 ; End of true expr.
    %pushi/vec4 4277316, 0, 24; draw_string_vec4
    %jmp/0 T_1.40, 8;
 ; End of false expr.
    %blend;
T_1.40;
    %pushv/str; Cast BOOL/LOGIC to string
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.38;
T_1.30 ;
    %pushi/str "SLL";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.38;
T_1.31 ;
    %pushi/str "SLT";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.38;
T_1.32 ;
    %pushi/str "SLTU";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.38;
T_1.33 ;
    %pushi/str "XOR";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.38;
T_1.34 ;
    %load/vec4 v00000000061f2820_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_1.41, 8;
    %pushi/vec4 5460545, 0, 24; draw_string_vec4
    %jmp/1 T_1.42, 8;
T_1.41 ; End of true expr.
    %pushi/vec4 5460556, 0, 24; draw_string_vec4
    %jmp/0 T_1.42, 8;
 ; End of false expr.
    %blend;
T_1.42;
    %pushv/str; Cast BOOL/LOGIC to string
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.38;
T_1.35 ;
    %pushi/str "OR";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.38;
T_1.36 ;
    %pushi/str "AND";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.38;
T_1.38 ;
    %pop/vec4 1;
    %jmp T_1.28;
T_1.19 ;
    %load/vec4 v00000000061f19c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.43, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.44, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.45, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.46, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.47, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.48, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.49, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.50, 6;
    %pushi/str "I-UNK";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.52;
T_1.43 ;
    %pushi/str "ADDI";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.52;
T_1.44 ;
    %pushi/str "SLLI";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.52;
T_1.45 ;
    %pushi/str "SLTI";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.52;
T_1.46 ;
    %pushi/str "SLTIU";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.52;
T_1.47 ;
    %pushi/str "XORI";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.52;
T_1.48 ;
    %load/vec4 v00000000061f2820_0;
    %cmpi/e 32, 0, 7;
    %flag_mov 8, 4;
    %jmp/0 T_1.53, 8;
    %pushi/vec4 1397899593, 0, 32; draw_string_vec4
    %jmp/1 T_1.54, 8;
T_1.53 ; End of true expr.
    %pushi/vec4 1397902409, 0, 32; draw_string_vec4
    %jmp/0 T_1.54, 8;
 ; End of false expr.
    %blend;
T_1.54;
    %pushv/str; Cast BOOL/LOGIC to string
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.52;
T_1.49 ;
    %pushi/str "ORI";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.52;
T_1.50 ;
    %pushi/str "ANDI";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.52;
T_1.52 ;
    %pop/vec4 1;
    %jmp T_1.28;
T_1.20 ;
    %load/vec4 v00000000061f19c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.55, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.56, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.57, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.58, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.59, 6;
    %pushi/str "LOAD-UNK";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.61;
T_1.55 ;
    %pushi/str "LB";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.61;
T_1.56 ;
    %pushi/str "LH";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.61;
T_1.57 ;
    %pushi/str "LW";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.61;
T_1.58 ;
    %pushi/str "LBU";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.61;
T_1.59 ;
    %pushi/str "LHU";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.61;
T_1.61 ;
    %pop/vec4 1;
    %jmp T_1.28;
T_1.21 ;
    %load/vec4 v00000000061f19c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.62, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.63, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.64, 6;
    %pushi/str "STORE-UNK";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.66;
T_1.62 ;
    %pushi/str "SB";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.66;
T_1.63 ;
    %pushi/str "SH";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.66;
T_1.64 ;
    %pushi/str "SW";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.66;
T_1.66 ;
    %pop/vec4 1;
    %jmp T_1.28;
T_1.22 ;
    %load/vec4 v00000000061f19c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.67, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.68, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.69, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_1.70, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_1.71, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_1.72, 6;
    %pushi/str "BRANCH-UNK";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.74;
T_1.67 ;
    %pushi/str "BEQ";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.74;
T_1.68 ;
    %pushi/str "BNE";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.74;
T_1.69 ;
    %pushi/str "BLT";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.74;
T_1.70 ;
    %pushi/str "BGE";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.74;
T_1.71 ;
    %pushi/str "BLTU";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.74;
T_1.72 ;
    %pushi/str "BGEU";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.74;
T_1.74 ;
    %pop/vec4 1;
    %jmp T_1.28;
T_1.23 ;
    %pushi/str "LUI";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.28;
T_1.24 ;
    %pushi/str "AUIPC";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.28;
T_1.25 ;
    %pushi/str "JAL";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.28;
T_1.26 ;
    %pushi/str "JALR";
    %ret/str 0; Assign to get_instruction_name
    %disable/flow S_00000000061ee3b0;
    %jmp T_1.28;
T_1.28 ;
    %pop/vec4 1;
    %end;
    .scope S_00000000060e7820;
T_2 ;
    %wait E_0000000006173d40;
    %load/vec4 v00000000061eade0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000000061ea7a0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000000061ea160_0;
    %assign/vec4 v00000000061ea7a0_0, 0;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000060f6030;
T_3 ;
Ewait_0 .event/or E_0000000006173d00, E_0x0;
    %wait Ewait_0;
    %load/vec4 v00000000061ea3e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v00000000061ea520_0, 0, 32;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000000061ebb00_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %cmpi/u 64, 0, 32;
    %jmp/0xz  T_3.2, 5;
    %load/vec4 v00000000061ebb00_0;
    %ix/load 5, 2, 0;
    %flag_set/imm 4, 0;
    %shiftr 5;
    %ix/vec4 4;
    %load/vec4a v00000000061ead40, 4;
    %store/vec4 v00000000061ea520_0, 0, 32;
    %jmp T_3.3;
T_3.2 ;
    %pushi/vec4 19, 0, 32;
    %store/vec4 v00000000061ea520_0, 0, 32;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000060f6030;
T_4 ;
    %vpi_call/w 12 22 "$readmemh", "instructions.mem", v00000000061ead40 {0 0 0};
    %end;
    .thread T_4;
    .scope S_00000000060f6560;
T_5 ;
Ewait_1 .event/or E_0000000006173140, E_0x0;
    %wait Ewait_1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000061e6f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000061e6550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000061e65f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000061e5e70_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000061e6910_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000061e7950_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000061e5dd0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000061e64b0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000061e6730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000061e7a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000061e7450_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000061e5f10_0, 0, 1;
    %load/vec4 v00000000061e79f0_0;
    %dup/vec4;
    %pushi/vec4 51, 0, 7;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %jmp T_5.9;
T_5.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e6f50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000061e6550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000061e6910_0, 0, 1;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v00000000061e64b0_0, 0, 2;
    %jmp T_5.9;
T_5.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e6f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e6550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e65f0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e6910_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000061e64b0_0, 0, 2;
    %load/vec4 v00000000061e6c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e7450_0, 0, 1;
    %jmp T_5.16;
T_5.10 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e6730_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000061e5f10_0, 0, 1;
    %jmp T_5.16;
T_5.11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e7a90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000061e5f10_0, 0, 1;
    %jmp T_5.16;
T_5.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e7450_0, 0, 1;
    %jmp T_5.16;
T_5.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e6730_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e5f10_0, 0, 1;
    %jmp T_5.16;
T_5.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e7a90_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e5f10_0, 0, 1;
    %jmp T_5.16;
T_5.16 ;
    %pop/vec4 1;
    %jmp T_5.9;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e6f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e6550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000061e6910_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v00000000061e64b0_0, 0, 2;
    %jmp T_5.9;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e6550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e5e70_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000061e64b0_0, 0, 2;
    %load/vec4 v00000000061e6c30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.19, 6;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e7450_0, 0, 1;
    %jmp T_5.21;
T_5.17 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e6730_0, 0, 1;
    %jmp T_5.21;
T_5.18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e7a90_0, 0, 1;
    %jmp T_5.21;
T_5.19 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e7450_0, 0, 1;
    %jmp T_5.21;
T_5.21 ;
    %pop/vec4 1;
    %jmp T_5.9;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000061e6550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e7950_0, 0, 1;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v00000000061e64b0_0, 0, 2;
    %jmp T_5.9;
T_5.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e6f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e6550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000061e6910_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000061e64b0_0, 0, 2;
    %jmp T_5.9;
T_5.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e6f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e6550_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000061e6910_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000061e64b0_0, 0, 2;
    %jmp T_5.9;
T_5.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e6f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e5dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000061e6910_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000061e64b0_0, 0, 2;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e6f50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e6550_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061e5dd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000061e6910_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000000061e64b0_0, 0, 2;
    %jmp T_5.9;
T_5.9 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_00000000061eed10;
T_6 ;
    %wait E_0000000006173600;
    %load/vec4 v00000000061ea200_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %fork t_1, S_00000000061ee090;
    %jmp t_0;
    .scope S_00000000061ee090;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000061eb240_0, 0, 32;
T_6.2 ; Top of for-loop 
    %load/vec4 v00000000061eb240_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_6.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v00000000061eb240_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000061eb420, 0, 4;
T_6.4 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000000061eb240_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000000061eb240_0, 0, 32;
    %jmp T_6.2;
T_6.3 ; for-loop exit label
    %end;
    .scope S_00000000061eed10;
t_0 %join;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v00000000061eb2e0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_6.7, 9;
    %load/vec4 v00000000061ea840_0;
    %pushi/vec4 0, 0, 5;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_6.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.5, 8;
    %load/vec4 v00000000061eb740_0;
    %load/vec4 v00000000061ea840_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000061eb420, 0, 4;
T_6.5 ;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000061eed10;
T_7 ;
Ewait_2 .event/or E_0000000006173d80, E_0x0;
    %wait Ewait_2;
    %load/vec4 v00000000061eb4c0_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_7.0, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.1, 8;
T_7.0 ; End of true expr.
    %load/vec4 v00000000061eb4c0_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000061eb420, 4;
    %jmp/0 T_7.1, 8;
 ; End of false expr.
    %blend;
T_7.1;
    %store/vec4 v00000000061e9ee0_0, 0, 32;
    %load/vec4 v00000000061eb560_0;
    %cmpi/e 0, 0, 5;
    %flag_mov 8, 4;
    %jmp/0 T_7.2, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_7.3, 8;
T_7.2 ; End of true expr.
    %load/vec4 v00000000061eb560_0;
    %pad/u 7;
    %ix/vec4 4;
    %load/vec4a v00000000061eb420, 4;
    %jmp/0 T_7.3, 8;
 ; End of false expr.
    %blend;
T_7.3;
    %store/vec4 v00000000061eb6a0_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000000061e9d00;
T_8 ;
Ewait_3 .event/or E_0000000006173c80, E_0x0;
    %wait Ewait_3;
    %load/vec4 v00000000061e8c40_0;
    %dup/vec4;
    %pushi/vec4 3, 0, 7;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 19, 0, 7;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 103, 0, 7;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 7;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %dup/vec4;
    %pushi/vec4 99, 0, 7;
    %cmp/u;
    %jmp/1 T_8.4, 6;
    %dup/vec4;
    %pushi/vec4 55, 0, 7;
    %cmp/u;
    %jmp/1 T_8.5, 6;
    %dup/vec4;
    %pushi/vec4 23, 0, 7;
    %cmp/u;
    %jmp/1 T_8.6, 6;
    %dup/vec4;
    %pushi/vec4 111, 0, 7;
    %cmp/u;
    %jmp/1 T_8.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000061e9460_0, 0, 32;
    %jmp T_8.9;
T_8.0 ;
    %load/vec4 v00000000061ea2a0_0;
    %replicate 20;
    %load/vec4 v00000000061ea700_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000061e9460_0, 0, 32;
    %jmp T_8.9;
T_8.1 ;
    %load/vec4 v00000000061ea2a0_0;
    %replicate 20;
    %load/vec4 v00000000061ea700_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000061e9460_0, 0, 32;
    %jmp T_8.9;
T_8.2 ;
    %load/vec4 v00000000061ea2a0_0;
    %replicate 20;
    %load/vec4 v00000000061ea700_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000061e9460_0, 0, 32;
    %jmp T_8.9;
T_8.3 ;
    %load/vec4 v00000000061eb9c0_0;
    %replicate 20;
    %load/vec4 v00000000061eaf20_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000061e9460_0, 0, 32;
    %jmp T_8.9;
T_8.4 ;
    %load/vec4 v00000000061eba60_0;
    %replicate 19;
    %load/vec4 v00000000061ebd80_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000061e9460_0, 0, 32;
    %jmp T_8.9;
T_8.5 ;
    %load/vec4 v00000000061eae80_0;
    %concati/vec4 0, 0, 12;
    %store/vec4 v00000000061e9460_0, 0, 32;
    %jmp T_8.9;
T_8.6 ;
    %load/vec4 v00000000061eae80_0;
    %concati/vec4 0, 0, 12;
    %store/vec4 v00000000061e9460_0, 0, 32;
    %jmp T_8.9;
T_8.7 ;
    %load/vec4 v00000000061eaac0_0;
    %replicate 11;
    %load/vec4 v00000000061ebc40_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000061e9460_0, 0, 32;
    %jmp T_8.9;
T_8.9 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_000000000610a180;
T_9 ;
Ewait_4 .event/or E_0000000006170f40, E_0x0;
    %wait Ewait_4;
    %load/vec4 v000000000615ea30_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.5;
T_9.0 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.5;
T_9.1 ;
    %load/vec4 v000000000615eb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.10, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.11, 6;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.13;
T_9.6 ;
    %pushi/vec4 12, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.13;
T_9.7 ;
    %pushi/vec4 13, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.13;
T_9.8 ;
    %pushi/vec4 14, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.13;
T_9.9 ;
    %pushi/vec4 15, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.13;
T_9.10 ;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.13;
T_9.11 ;
    %pushi/vec4 7, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.13;
T_9.13 ;
    %pop/vec4 1;
    %jmp T_9.5;
T_9.2 ;
    %load/vec4 v000000000615eb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.14, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.15, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.16, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.17, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.18, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.19, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.20, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.21, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.23;
T_9.14 ;
    %load/vec4 v00000000061312f0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_9.24, 4;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.25;
T_9.24 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
T_9.25 ;
    %jmp T_9.23;
T_9.15 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.23;
T_9.16 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.23;
T_9.17 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.23;
T_9.18 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.23;
T_9.19 ;
    %load/vec4 v00000000061312f0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_9.26, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.27;
T_9.26 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
T_9.27 ;
    %jmp T_9.23;
T_9.20 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.23;
T_9.21 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.23;
T_9.23 ;
    %pop/vec4 1;
    %jmp T_9.5;
T_9.3 ;
    %load/vec4 v000000000615eb70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_9.28, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_9.29, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_9.30, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_9.31, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_9.32, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_9.33, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_9.34, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_9.35, 6;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.37;
T_9.28 ;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.37;
T_9.29 ;
    %pushi/vec4 8, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.37;
T_9.30 ;
    %pushi/vec4 4, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.37;
T_9.31 ;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.37;
T_9.32 ;
    %pushi/vec4 9, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.37;
T_9.33 ;
    %load/vec4 v00000000061312f0_0;
    %cmpi/e 32, 0, 7;
    %jmp/0xz  T_9.38, 4;
    %pushi/vec4 11, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.39;
T_9.38 ;
    %pushi/vec4 10, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
T_9.39 ;
    %jmp T_9.37;
T_9.34 ;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.37;
T_9.35 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000000000615e670_0, 0, 4;
    %jmp T_9.37;
T_9.37 ;
    %pop/vec4 1;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000000000610a310;
T_10 ;
Ewait_5 .event/or E_0000000006171080, E_0x0;
    %wait Ewait_5;
    %load/vec4 v00000000061e6690_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v00000000061e6cd0_0;
    %store/vec4 v00000000061e73b0_0, 0, 32;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v00000000061e6870_0;
    %store/vec4 v00000000061e73b0_0, 0, 32;
T_10.1 ;
    %jmp T_10;
    .thread T_10, $push;
    .scope S_0000000006181100;
T_11 ;
Ewait_6 .event/or E_00000000061708c0, E_0x0;
    %wait Ewait_6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000615e490_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000615db30_0, 0, 1;
    %load/vec4 v000000000615e3f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_11.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_11.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_11.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_11.5, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_11.6, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_11.7, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_11.8, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_11.9, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_11.10, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_11.11, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_11.12, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_11.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_11.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_11.15, 6;
    %load/vec4 v000000000615dc70_0;
    %load/vec4 v000000000615e530_0;
    %add;
    %store/vec4 v000000000615e490_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000000000615db30_0, 0, 1;
    %jmp T_11.17;
T_11.0 ;
    %load/vec4 v000000000615dc70_0;
    %load/vec4 v000000000615e530_0;
    %and;
    %store/vec4 v000000000615e490_0, 0, 32;
    %jmp T_11.17;
T_11.1 ;
    %load/vec4 v000000000615dc70_0;
    %load/vec4 v000000000615e530_0;
    %or;
    %store/vec4 v000000000615e490_0, 0, 32;
    %jmp T_11.17;
T_11.2 ;
    %load/vec4 v000000000615dc70_0;
    %load/vec4 v000000000615e530_0;
    %add;
    %store/vec4 v000000000615e490_0, 0, 32;
    %jmp T_11.17;
T_11.3 ;
    %load/vec4 v000000000615dc70_0;
    %load/vec4 v000000000615e530_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.18, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.19, 8;
T_11.18 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.19, 8;
 ; End of false expr.
    %blend;
T_11.19;
    %store/vec4 v000000000615e490_0, 0, 32;
    %jmp T_11.17;
T_11.4 ;
    %load/vec4 v000000000615dc70_0;
    %load/vec4 v000000000615e530_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_11.20, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_11.21, 8;
T_11.20 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_11.21, 8;
 ; End of false expr.
    %blend;
T_11.21;
    %store/vec4 v000000000615e490_0, 0, 32;
    %jmp T_11.17;
T_11.5 ;
    %load/vec4 v000000000615dc70_0;
    %load/vec4 v000000000615e530_0;
    %sub;
    %store/vec4 v000000000615e490_0, 0, 32;
    %jmp T_11.17;
T_11.6 ;
    %load/vec4 v000000000615dc70_0;
    %ix/getv 4, v000000000615e5d0_0;
    %shiftl 4;
    %store/vec4 v000000000615e490_0, 0, 32;
    %jmp T_11.17;
T_11.7 ;
    %load/vec4 v000000000615dc70_0;
    %load/vec4 v000000000615e530_0;
    %xor;
    %store/vec4 v000000000615e490_0, 0, 32;
    %jmp T_11.17;
T_11.8 ;
    %load/vec4 v000000000615dc70_0;
    %ix/getv 4, v000000000615e5d0_0;
    %shiftr 4;
    %store/vec4 v000000000615e490_0, 0, 32;
    %jmp T_11.17;
T_11.9 ;
    %load/vec4 v000000000615dc70_0;
    %ix/getv 4, v000000000615e5d0_0;
    %shiftr/s 4;
    %store/vec4 v000000000615e490_0, 0, 32;
    %jmp T_11.17;
T_11.10 ;
    %load/vec4 v000000000615dc70_0;
    %load/vec4 v000000000615e530_0;
    %cmp/e;
    %flag_mov 8, 4;
    %jmp/0 T_11.22, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.23, 8;
T_11.22 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.23, 8;
 ; End of false expr.
    %blend;
T_11.23;
    %store/vec4 v000000000615db30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000615e490_0, 0, 32;
    %jmp T_11.17;
T_11.11 ;
    %load/vec4 v000000000615dc70_0;
    %load/vec4 v000000000615e530_0;
    %cmp/ne;
    %flag_mov 8, 4;
    %jmp/0 T_11.24, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.25, 8;
T_11.24 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.25, 8;
 ; End of false expr.
    %blend;
T_11.25;
    %store/vec4 v000000000615db30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000615e490_0, 0, 32;
    %jmp T_11.17;
T_11.12 ;
    %load/vec4 v000000000615dc70_0;
    %load/vec4 v000000000615e530_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_11.26, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.27, 8;
T_11.26 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.27, 8;
 ; End of false expr.
    %blend;
T_11.27;
    %store/vec4 v000000000615db30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000615e490_0, 0, 32;
    %jmp T_11.17;
T_11.13 ;
    %load/vec4 v000000000615e530_0;
    %load/vec4 v000000000615dc70_0;
    %cmp/s;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_11.28, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.29, 8;
T_11.28 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.29, 8;
 ; End of false expr.
    %blend;
T_11.29;
    %store/vec4 v000000000615db30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000615e490_0, 0, 32;
    %jmp T_11.17;
T_11.14 ;
    %load/vec4 v000000000615dc70_0;
    %load/vec4 v000000000615e530_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_11.30, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.31, 8;
T_11.30 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.31, 8;
 ; End of false expr.
    %blend;
T_11.31;
    %store/vec4 v000000000615db30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000615e490_0, 0, 32;
    %jmp T_11.17;
T_11.15 ;
    %load/vec4 v000000000615e530_0;
    %load/vec4 v000000000615dc70_0;
    %cmp/u;
    %flag_or 5, 4;
    %flag_mov 8, 5;
    %jmp/0 T_11.32, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_11.33, 8;
T_11.32 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_11.33, 8;
 ; End of false expr.
    %blend;
T_11.33;
    %store/vec4 v000000000615db30_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000000000615e490_0, 0, 32;
    %jmp T_11.17;
T_11.17 ;
    %pop/vec4 1;
    %load/vec4 v000000000615e490_0;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_11.34, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_11.35, 8;
T_11.34 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_11.35, 8;
 ; End of false expr.
    %blend;
T_11.35;
    %pad/s 1;
    %store/vec4 v000000000615dbd0_0, 0, 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_00000000060f66f0;
T_12 ;
    %fork t_3, S_00000000060f6880;
    %jmp t_2;
    .scope S_00000000060f6880;
t_3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000061e7590_0, 0, 32;
T_12.0 ; Top of for-loop 
    %load/vec4 v00000000061e7590_0;
    %cmpi/s 12, 0, 32;
    %jmp/0xz T_12.1, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000000061e7590_0;
    %store/vec4a v00000000061e6410, 4, 0;
T_12.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v00000000061e7590_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v00000000061e7590_0, 0, 32;
    %jmp T_12.0;
T_12.1 ; for-loop exit label
    %end;
    .scope S_00000000060f66f0;
t_2 %join;
    %end;
    .thread T_12;
    .scope S_00000000060f66f0;
T_13 ;
    %wait E_0000000006173600;
    %load/vec4 v00000000061e8920_0;
    %nor/r;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_13.3, 10;
    %load/vec4 v00000000061e60f0_0;
    %and;
T_13.3;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_13.2, 9;
    %load/vec4 v00000000061e8b00_0;
    %and;
T_13.2;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.0, 8;
    %load/vec4 v00000000061e8380_0;
    %load/vec4 v00000000061e9000_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000061e8880_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_13.4, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_13.5, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_13.6, 6;
    %jmp T_13.8;
T_13.4 ;
    %load/vec4 v00000000061e74f0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000061e5fb0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000061e6410, 0, 4;
    %jmp T_13.8;
T_13.5 ;
    %load/vec4 v00000000061e9b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.9, 8;
    %load/vec4 v00000000061e74f0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000061e5fb0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000061e6410, 0, 4;
    %load/vec4 v00000000061e74f0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000000061e5fb0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000061e6410, 0, 4;
T_13.9 ;
    %jmp T_13.8;
T_13.6 ;
    %load/vec4 v00000000061e90a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_13.11, 8;
    %load/vec4 v00000000061e74f0_0;
    %parti/s 8, 0, 2;
    %load/vec4 v00000000061e5fb0_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000061e6410, 0, 4;
    %load/vec4 v00000000061e74f0_0;
    %parti/s 8, 8, 5;
    %load/vec4 v00000000061e5fb0_0;
    %pad/u 32;
    %addi 1, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000061e6410, 0, 4;
    %load/vec4 v00000000061e74f0_0;
    %parti/s 8, 16, 6;
    %load/vec4 v00000000061e5fb0_0;
    %pad/u 32;
    %addi 2, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000061e6410, 0, 4;
    %load/vec4 v00000000061e74f0_0;
    %parti/s 8, 24, 6;
    %load/vec4 v00000000061e5fb0_0;
    %pad/u 32;
    %addi 3, 0, 32;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000061e6410, 0, 4;
T_13.11 ;
    %jmp T_13.8;
T_13.8 ;
    %pop/vec4 1;
T_13.0 ;
    %jmp T_13;
    .thread T_13;
    .scope S_00000000060f66f0;
T_14 ;
Ewait_7 .event/or E_00000000061722c0, E_0x0;
    %wait Ewait_7;
    %load/vec4 v00000000061e8920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000061e7b30_0, 0, 32;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v00000000061e67d0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_14.4, 9;
    %load/vec4 v00000000061e8b00_0;
    %and;
T_14.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v00000000061e8380_0;
    %load/vec4 v00000000061e9000_0;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000061e8880_0;
    %concat/vec4; draw_concat_vec4
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000061e7b30_0, 0, 32;
    %jmp T_14.9;
T_14.5 ;
    %load/vec4 v00000000061e9960_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.10, 8;
    %load/vec4 v00000000061e9820_0;
    %jmp/1 T_14.11, 8;
T_14.10 ; End of true expr.
    %load/vec4 v00000000061e9320_0;
    %jmp/0 T_14.11, 8;
 ; End of false expr.
    %blend;
T_14.11;
    %store/vec4 v00000000061e7b30_0, 0, 32;
    %jmp T_14.9;
T_14.6 ;
    %load/vec4 v00000000061e9b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.12, 8;
    %load/vec4 v00000000061e9960_0;
    %flag_set/vec4 8;
    %jmp/0 T_14.14, 8;
    %load/vec4 v00000000061e84c0_0;
    %jmp/1 T_14.15, 8;
T_14.14 ; End of true expr.
    %load/vec4 v00000000061e7d40_0;
    %jmp/0 T_14.15, 8;
 ; End of false expr.
    %blend;
T_14.15;
    %store/vec4 v00000000061e7b30_0, 0, 32;
    %jmp T_14.13;
T_14.12 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000061e7b30_0, 0, 32;
T_14.13 ;
    %jmp T_14.9;
T_14.7 ;
    %load/vec4 v00000000061e90a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.16, 8;
    %load/vec4 v00000000061e8740_0;
    %store/vec4 v00000000061e7b30_0, 0, 32;
    %jmp T_14.17;
T_14.16 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000061e7b30_0, 0, 32;
T_14.17 ;
    %jmp T_14.9;
T_14.9 ;
    %pop/vec4 1;
    %jmp T_14.3;
T_14.2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000061e7b30_0, 0, 32;
T_14.3 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_00000000061eeb80;
T_15 ;
Ewait_8 .event/or E_0000000006173240, E_0x0;
    %wait Ewait_8;
    %load/vec4 v00000000061f0bd0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v00000000061f0310_0;
    %store/vec4 v00000000061ef410_0, 0, 32;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v00000000061f04f0_0;
    %store/vec4 v00000000061ef410_0, 0, 32;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_00000000061edf00;
T_16 ;
Ewait_9 .event/or E_0000000006173480, E_0x0;
    %wait Ewait_9;
    %load/vec4 v00000000061ef550_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_16.0, 4;
    %load/vec4 v00000000061f0590_0;
    %store/vec4 v00000000061f0db0_0, 0, 32;
    %jmp T_16.1;
T_16.0 ;
    %load/vec4 v00000000061efb90_0;
    %store/vec4 v00000000061f0db0_0, 0, 32;
T_16.1 ;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_00000000060f2330;
T_17 ;
Ewait_10 .event/or E_0000000006173e40, E_0x0;
    %wait Ewait_10;
    %load/vec4 v00000000061eb380_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.0, 4;
    %load/vec4 v00000000061ea340_0;
    %store/vec4 v00000000061eafc0_0, 0, 32;
    %jmp T_17.1;
T_17.0 ;
    %load/vec4 v00000000061ea660_0;
    %store/vec4 v00000000061eafc0_0, 0, 32;
T_17.1 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_00000000060f24c0;
T_18 ;
Ewait_11 .event/or E_0000000006173ac0, E_0x0;
    %wait Ewait_11;
    %load/vec4 v00000000061eb920_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_18.0, 4;
    %load/vec4 v00000000061eb100_0;
    %store/vec4 v00000000061eac00_0, 0, 32;
    %jmp T_18.1;
T_18.0 ;
    %load/vec4 v00000000061e9f80_0;
    %store/vec4 v00000000061eac00_0, 0, 32;
T_18.1 ;
    %jmp T_18;
    .thread T_18, $push;
    .scope S_000000000618c970;
T_19 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000061f20a0_0, 0, 1;
T_19.0 ;
    %delay 5000, 0;
    %load/vec4 v00000000061f20a0_0;
    %inv;
    %store/vec4 v00000000061f20a0_0, 0, 1;
    %jmp T_19.0;
T_19.1 ;
    %end;
    .thread T_19;
    .scope S_000000000618c970;
T_20 ;
    %wait E_0000000006173600;
    %load/vec4 v00000000061f2460_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %vpi_func 3 117 "$time" 64 {0 0 0};
    %pushi/vec4 10, 0, 64;
    %div;
    %subi 2, 0, 64;
    %vpi_call/w 3 117 "$display", "=== Ciclo %0d (Tiempo: %0t) ===", S<0,vec4,u64>, $time {1 0 0};
    %vpi_call/w 3 118 "$display", "PC: 0x%08h (Decimal: %0d)", v00000000061efeb0_0, v00000000061efeb0_0 {0 0 0};
    %load/vec4 v00000000061f2960_0;
    %load/vec4 v00000000061f2a00_0;
    %load/vec4 v00000000061f23c0_0;
    %store/vec4 v00000000061f2820_0, 0, 7;
    %store/vec4 v00000000061f19c0_0, 0, 3;
    %store/vec4 v00000000061f12e0_0, 0, 7;
    %callf/str TD_TOPSCP_tb.get_instruction_name, S_00000000061ee3b0;
    %vpi_call/w 3 119 "$display", "Instrucci\303\263n: 0x%08h (%s)", v00000000061f1920_0, S<0,str> {0 0 1};
    %vpi_call/w 3 123 "$display", "  Campos: Opcode=0x%02h, Rd=x%0d, Rs1=x%0d, Rs2=x%0d, Func3=0x%01h, Func7=0x%02h", v00000000061f2960_0, v00000000061f1a60_0, v00000000061f2dc0_0, v00000000061f26e0_0, v00000000061f2a00_0, v00000000061f23c0_0 {0 0 0};
    %vpi_call/w 3 127 "$display", "  Control: RegWrite=%b, ALUSrc=%b, MemRead=%b, MemWrite=%b, Branch=%b, Jump=%b, MemtoReg=%b", v00000000061eef10_0, v00000000061ef730_0, v00000000061ef910_0, v00000000061efd70_0, v00000000061ef370_0, v00000000061f0630_0, v00000000061efc30_0 {0 0 0};
    %vpi_call/w 3 131 "$display", "  Registros le\303\255dos: Rs1(x%0d)=0x%08h, Rs2(x%0d)=0x%08h", v00000000061f2dc0_0, v00000000061efff0_0, v00000000061f26e0_0, v00000000061f0450_0 {0 0 0};
    %load/vec4 v00000000061ef730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.2, 8;
    %load/vec4 v00000000061efa50_0;
    %vpi_call/w 3 136 "$display", "  Inmediato: 0x%08h (%0d)", v00000000061efa50_0, S<0,vec4,s32> {1 0 0};
T_20.2 ;
    %load/vec4 v00000000061ef730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %load/vec4 v00000000061f0a90_0;
    %store/vec4 v00000000061f2000_0, 0, 4;
    %callf/str TD_TOPSCP_tb.get_alu_op_name, S_00000000061ee220;
    %vpi_call/w 3 141 "$display", "  ALU: 0x%08h (%s) 0x%08h = 0x%08h (Zero=%b, Comp=%b)", v00000000061efe10_0, S<0,str>, v00000000061efa50_0, v00000000061ef690_0, v00000000061efaf0_0, v00000000061ef050_0 {0 0 1};
    %jmp T_20.5;
T_20.4 ;
    %load/vec4 v00000000061f0a90_0;
    %store/vec4 v00000000061f2000_0, 0, 4;
    %callf/str TD_TOPSCP_tb.get_alu_op_name, S_00000000061ee220;
    %vpi_call/w 3 145 "$display", "  ALU: 0x%08h (%s) 0x%08h = 0x%08h (Zero=%b, Comp=%b)", v00000000061efe10_0, S<0,str>, v00000000061eefb0_0, v00000000061ef690_0, v00000000061efaf0_0, v00000000061ef050_0 {0 0 1};
T_20.5 ;
    %load/vec4 v00000000061ef910_0;
    %flag_set/vec4 8;
    %jmp/1 T_20.8, 8;
    %load/vec4 v00000000061efd70_0;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_20.8;
    %jmp/0xz  T_20.6, 8;
    %load/vec4 v00000000061efd70_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.9, 8;
    %pushi/vec4 1465010516, 0, 32; draw_string_vec4
    %pushi/vec4 69, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_20.10, 8;
T_20.9 ; End of true expr.
    %pushi/vec4 5391681, 0, 32; draw_string_vec4
    %pushi/vec4 68, 0, 8; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_20.10, 8;
 ; End of false expr.
    %blend;
T_20.10;
    %load/vec4 v00000000061efd70_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.11, 8;
    %load/vec4 v00000000061f0450_0;
    %jmp/1 T_20.12, 8;
T_20.11 ; End of true expr.
    %load/vec4 v00000000061ef190_0;
    %jmp/0 T_20.12, 8;
 ; End of false expr.
    %blend;
T_20.12;
    %vpi_call/w 3 152 "$display", "  Memoria: %s Addr=0x%03h, Data=0x%08h", S<1,vec4,u40>, v00000000061e5fb0_0, S<0,vec4,u32> {2 0 0};
T_20.6 ;
    %load/vec4 v00000000061eef10_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_20.15, 9;
    %load/vec4 v00000000061f1a60_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_20.15;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.13, 8;
    %load/vec4 v00000000061ef4b0_0;
    %vpi_call/w 3 160 "$display", "  Escritura registro: x%0d <= 0x%08h (%0d)", v00000000061f1a60_0, v00000000061ef4b0_0, S<0,vec4,s32> {1 0 0};
T_20.13 ;
    %load/vec4 v00000000061f0630_0;
    %flag_set/vec4 8;
    %jmp/1 T_20.18, 8;
    %load/vec4 v00000000061ef370_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_20.19, 10;
    %load/vec4 v00000000061ef050_0;
    %and;
T_20.19;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_20.18;
    %jmp/0xz  T_20.16, 8;
    %load/vec4 v00000000061f0630_0;
    %flag_set/vec4 8;
    %jmp/0 T_20.20, 8;
    %load/vec4 v00000000061ef7d0_0;
    %jmp/1 T_20.21, 8;
T_20.20 ; End of true expr.
    %load/vec4 v00000000061f0130_0;
    %jmp/0 T_20.21, 8;
 ; End of false expr.
    %blend;
T_20.21;
    %vpi_call/w 3 166 "$display", "  SALTO a PC: 0x%08h", S<0,vec4,u32> {1 0 0};
T_20.16 ;
    %vpi_call/w 3 169 "$display", "  Pr\303\263ximo PC: 0x%08h", v00000000061f03b0_0 {0 0 0};
    %vpi_call/w 3 170 "$display", "\000" {0 0 0};
T_20.0 ;
    %jmp T_20;
    .thread T_20;
    .scope S_000000000618c970;
T_21 ;
    %vpi_call/w 3 211 "$display", "=== Iniciando testbench TOPSCP ===" {0 0 0};
    %vpi_call/w 3 212 "$display", "Par\303\241metros: WIDTH=%0d, DEPTH_IMEM=%0d, DEPTH_DMEM=%0d", P_00000000061806a8, P_0000000006180638, P_0000000006180600 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000061f2460_0, 0, 1;
    %delay 20000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000061f2460_0, 0, 1;
    %vpi_call/w 3 220 "$display", "\012=== Reset completado, iniciando ejecuci\303\263n ===\012" {0 0 0};
    %delay 150000, 0;
    %vpi_call/w 3 225 "$display", "\012=== ESTADO COMPLETO DE REGISTROS ===" {0 0 0};
    %vpi_call/w 3 226 "$display", "Registro |   Hexadecimal   |    Decimal    | Binario" {0 0 0};
    %vpi_call/w 3 227 "$display", "---------|-----------------|---------------|----------------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000061f2320_0, 0, 32;
T_21.0 ; Top of for-loop 
    %load/vec4 v00000000061f2320_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_21.1, 5;
    %ix/getv/s 4, v00000000061f2320_0;
    %load/vec4a v00000000061eb420, 4;
    %store/vec4 v00000000061f1b00_0, 0, 32;
    %load/vec4 v00000000061f1b00_0;
    %cmpi/ne 0, 0, 32;
    %jmp/1 T_21.5, 4;
    %flag_mov 8, 4;
    %load/vec4 v00000000061f2320_0;
    %cmpi/s 8, 0, 32;
    %flag_or 5, 8;
    %flag_mov 4, 5;
T_21.5;
    %jmp/0xz  T_21.3, 4;
    %load/vec4 v00000000061f1b00_0;
    %vpi_call/w 3 231 "$display", "   x%2d   |   0x%08h   |   %10d   | %b", v00000000061f2320_0, v00000000061f1b00_0, S<0,vec4,s32>, v00000000061f1b00_0 {1 0 0};
T_21.3 ;
T_21.2 ; for-loop step statement
    %load/vec4 v00000000061f2320_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000061f2320_0, 0, 32;
    %jmp T_21.0;
T_21.1 ; for-loop exit label
    %vpi_call/w 3 236 "$display", "\012=== MEMORIA DE INSTRUCCIONES (Primeras 16 posiciones) ===" {0 0 0};
    %vpi_call/w 3 237 "$display", "Direcci\303\263n |   Hexadecimal   | Instrucci\303\263n Decodificada" {0 0 0};
    %vpi_call/w 3 238 "$display", "----------|-----------------|---------------------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000061f2320_0, 0, 32;
T_21.6 ; Top of for-loop 
    %load/vec4 v00000000061f2320_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_21.7, 5;
    %ix/getv/s 4, v00000000061f2320_0;
    %load/vec4a v00000000061ead40, 4;
    %store/vec4 v00000000061f1420_0, 0, 32;
    %load/vec4 v00000000061f1420_0;
    %parti/s 7, 0, 2;
    %store/vec4 v00000000061f17e0_0, 0, 7;
    %load/vec4 v00000000061f1420_0;
    %parti/s 3, 12, 5;
    %store/vec4 v00000000061f1380_0, 0, 3;
    %load/vec4 v00000000061f1420_0;
    %parti/s 7, 25, 6;
    %store/vec4 v00000000061f14c0_0, 0, 7;
    %load/vec4 v00000000061f2320_0;
    %muli 4, 0, 32;
    %load/vec4 v00000000061f17e0_0;
    %load/vec4 v00000000061f1380_0;
    %load/vec4 v00000000061f14c0_0;
    %store/vec4 v00000000061f2820_0, 0, 7;
    %store/vec4 v00000000061f19c0_0, 0, 3;
    %store/vec4 v00000000061f12e0_0, 0, 7;
    %callf/str TD_TOPSCP_tb.get_instruction_name, S_00000000061ee3b0;
    %vpi_call/w 3 244 "$display", "  0x%02h    |   0x%08h   | %s", S<0,vec4,s32>, v00000000061f1420_0, S<0,str> {1 0 1};
T_21.8 ; for-loop step statement
    %load/vec4 v00000000061f2320_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000061f2320_0, 0, 32;
    %jmp T_21.6;
T_21.7 ; for-loop exit label
    %vpi_call/w 3 248 "$display", "\012=== MEMORIA DE DATOS (Solo posiciones no-cero) ===" {0 0 0};
    %vpi_call/w 3 249 "$display", "Direcci\303\263n | Byte (Hex) | Byte (Dec)" {0 0 0};
    %vpi_call/w 3 250 "$display", "----------|------------|------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000061f2320_0, 0, 32;
T_21.9 ; Top of for-loop 
    %load/vec4 v00000000061f2320_0;
    %cmpi/s 4096, 0, 32;
    %jmp/0xz T_21.10, 5;
    %ix/getv/s 4, v00000000061f2320_0;
    %load/vec4a v00000000061e6410, 4;
    %store/vec4 v00000000061f2aa0_0, 0, 8;
    %load/vec4 v00000000061f2aa0_0;
    %pad/u 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_21.12, 4;
    %vpi_call/w 3 254 "$display", "  0x%03h   |    0x%02h    |     %3d", v00000000061f2320_0, v00000000061f2aa0_0, v00000000061f2aa0_0 {0 0 0};
T_21.12 ;
T_21.11 ; for-loop step statement
    %load/vec4 v00000000061f2320_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000061f2320_0, 0, 32;
    %jmp T_21.9;
T_21.10 ; for-loop exit label
    %vpi_call/w 3 259 "$display", "\012=== MEMORIA DE DATOS (Por palabras de 32 bits) ===" {0 0 0};
    %vpi_call/w 3 260 "$display", "Direcci\303\263n |   Palabra (Hex)   |  Palabra (Dec)" {0 0 0};
    %vpi_call/w 3 261 "$display", "----------|-------------------|----------------" {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000061f2320_0, 0, 32;
T_21.14 ; Top of for-loop 
    %load/vec4 v00000000061f2320_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_21.15, 5;
    %load/vec4 v00000000061f2320_0;
    %muli 4, 0, 32;
    %addi 3, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000000061e6410, 4;
    %load/vec4 v00000000061f2320_0;
    %muli 4, 0, 32;
    %addi 2, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000000061e6410, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000061f2320_0;
    %muli 4, 0, 32;
    %addi 1, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000000061e6410, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v00000000061f2320_0;
    %muli 4, 0, 32;
    %ix/vec4/s 4;
    %load/vec4a v00000000061e6410, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000000061f1600_0, 0, 32;
    %load/vec4 v00000000061f1600_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_21.17, 4;
    %load/vec4 v00000000061f2320_0;
    %muli 4, 0, 32;
    %load/vec4 v00000000061f1600_0;
    %vpi_call/w 3 268 "$display", "  0x%03h   |     0x%08h     |   %10d", S<1,vec4,s32>, v00000000061f1600_0, S<0,vec4,s32> {2 0 0};
T_21.17 ;
T_21.16 ; for-loop step statement
    %load/vec4 v00000000061f2320_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000061f2320_0, 0, 32;
    %jmp T_21.14;
T_21.15 ; for-loop exit label
    %vpi_call/w 3 272 "$display", "\012=== Testbench completado ===" {0 0 0};
    %vpi_call/w 3 273 "$finish" {0 0 0};
    %end;
    .thread T_21;
    .scope S_000000000618c970;
T_22 ;
    %delay 500000, 0;
    %vpi_call/w 3 280 "$display", "TIMEOUT: Testbench terminado por l\303\255mite de tiempo" {0 0 0};
    %vpi_call/w 3 281 "$display", "El programa entr\303\263 en un bucle infinito como era esperado" {0 0 0};
    %vpi_call/w 3 282 "$finish" {0 0 0};
    %end;
    .thread T_22;
    .scope S_000000000618c970;
T_23 ;
    %vpi_call/w 3 287 "$dumpfile", "TOPSCP_tb.vcd" {0 0 0};
    %vpi_call/w 3 288 "$dumpvars", 32'sb00000000000000000000000000000000, S_000000000618c970 {0 0 0};
    %end;
    .thread T_23;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "../sim/TOPSCP_tb.sv";
    "../design/TOPSCP.sv";
    "../design/RVALU.sv";
    "../design/ALUcontrol.sv";
    "../design/Mux.sv";
    "../design/adder.sv";
    "../design/Control.sv";
    "../design/DataMemory.sv";
    "../design/ImmediateGenerator.sv";
    "../design/InstructionMemory.sv";
    "../design/PC.sv";
    "../design/RegisterFile.sv";
