
hankyo2.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001790c  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000e48  08017af0  08017af0  00027af0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08018938  08018938  000301f8  2**0
                  CONTENTS
  4 .ARM          00000000  08018938  08018938  000301f8  2**0
                  CONTENTS
  5 .preinit_array 00000000  08018938  08018938  000301f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08018938  08018938  00028938  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0801893c  0801893c  0002893c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f8  20000000  08018940  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000091e4  200001f8  08018b38  000301f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200093dc  08018b38  000393dc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000301f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025813  00000000  00000000  00030228  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000055ed  00000000  00000000  00055a3b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001640  00000000  00000000  0005b028  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001418  00000000  00000000  0005c668  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0002968a  00000000  00000000  0005da80  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001a5c8  00000000  00000000  0008710a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d3556  00000000  00000000  000a16d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  00174c28  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000072a8  00000000  00000000  00174c7c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001f8 	.word	0x200001f8
 80001fc:	00000000 	.word	0x00000000
 8000200:	08017ad4 	.word	0x08017ad4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001fc 	.word	0x200001fc
 800021c:	08017ad4 	.word	0x08017ad4

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <memchr>:
 8000230:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000234:	2a10      	cmp	r2, #16
 8000236:	db2b      	blt.n	8000290 <memchr+0x60>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	d008      	beq.n	8000250 <memchr+0x20>
 800023e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000242:	3a01      	subs	r2, #1
 8000244:	428b      	cmp	r3, r1
 8000246:	d02d      	beq.n	80002a4 <memchr+0x74>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	b342      	cbz	r2, 80002a0 <memchr+0x70>
 800024e:	d1f6      	bne.n	800023e <memchr+0xe>
 8000250:	b4f0      	push	{r4, r5, r6, r7}
 8000252:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000256:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800025a:	f022 0407 	bic.w	r4, r2, #7
 800025e:	f07f 0700 	mvns.w	r7, #0
 8000262:	2300      	movs	r3, #0
 8000264:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000268:	3c08      	subs	r4, #8
 800026a:	ea85 0501 	eor.w	r5, r5, r1
 800026e:	ea86 0601 	eor.w	r6, r6, r1
 8000272:	fa85 f547 	uadd8	r5, r5, r7
 8000276:	faa3 f587 	sel	r5, r3, r7
 800027a:	fa86 f647 	uadd8	r6, r6, r7
 800027e:	faa5 f687 	sel	r6, r5, r7
 8000282:	b98e      	cbnz	r6, 80002a8 <memchr+0x78>
 8000284:	d1ee      	bne.n	8000264 <memchr+0x34>
 8000286:	bcf0      	pop	{r4, r5, r6, r7}
 8000288:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800028c:	f002 0207 	and.w	r2, r2, #7
 8000290:	b132      	cbz	r2, 80002a0 <memchr+0x70>
 8000292:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000296:	3a01      	subs	r2, #1
 8000298:	ea83 0301 	eor.w	r3, r3, r1
 800029c:	b113      	cbz	r3, 80002a4 <memchr+0x74>
 800029e:	d1f8      	bne.n	8000292 <memchr+0x62>
 80002a0:	2000      	movs	r0, #0
 80002a2:	4770      	bx	lr
 80002a4:	3801      	subs	r0, #1
 80002a6:	4770      	bx	lr
 80002a8:	2d00      	cmp	r5, #0
 80002aa:	bf06      	itte	eq
 80002ac:	4635      	moveq	r5, r6
 80002ae:	3803      	subeq	r0, #3
 80002b0:	3807      	subne	r0, #7
 80002b2:	f015 0f01 	tst.w	r5, #1
 80002b6:	d107      	bne.n	80002c8 <memchr+0x98>
 80002b8:	3001      	adds	r0, #1
 80002ba:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002be:	bf02      	ittt	eq
 80002c0:	3001      	addeq	r0, #1
 80002c2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002c6:	3001      	addeq	r0, #1
 80002c8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ca:	3801      	subs	r0, #1
 80002cc:	4770      	bx	lr
 80002ce:	bf00      	nop

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_d2uiz>:
 8000bf8:	004a      	lsls	r2, r1, #1
 8000bfa:	d211      	bcs.n	8000c20 <__aeabi_d2uiz+0x28>
 8000bfc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000c00:	d211      	bcs.n	8000c26 <__aeabi_d2uiz+0x2e>
 8000c02:	d50d      	bpl.n	8000c20 <__aeabi_d2uiz+0x28>
 8000c04:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000c08:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c0c:	d40e      	bmi.n	8000c2c <__aeabi_d2uiz+0x34>
 8000c0e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c12:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c16:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c1a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c1e:	4770      	bx	lr
 8000c20:	f04f 0000 	mov.w	r0, #0
 8000c24:	4770      	bx	lr
 8000c26:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c2a:	d102      	bne.n	8000c32 <__aeabi_d2uiz+0x3a>
 8000c2c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c30:	4770      	bx	lr
 8000c32:	f04f 0000 	mov.w	r0, #0
 8000c36:	4770      	bx	lr

08000c38 <__aeabi_d2f>:
 8000c38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c3c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c40:	bf24      	itt	cs
 8000c42:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c46:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c4a:	d90d      	bls.n	8000c68 <__aeabi_d2f+0x30>
 8000c4c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c50:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c54:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c58:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c5c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c60:	bf08      	it	eq
 8000c62:	f020 0001 	biceq.w	r0, r0, #1
 8000c66:	4770      	bx	lr
 8000c68:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c6c:	d121      	bne.n	8000cb2 <__aeabi_d2f+0x7a>
 8000c6e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c72:	bfbc      	itt	lt
 8000c74:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c78:	4770      	bxlt	lr
 8000c7a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c7e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c82:	f1c2 0218 	rsb	r2, r2, #24
 8000c86:	f1c2 0c20 	rsb	ip, r2, #32
 8000c8a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c8e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c92:	bf18      	it	ne
 8000c94:	f040 0001 	orrne.w	r0, r0, #1
 8000c98:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c9c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000ca0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000ca4:	ea40 000c 	orr.w	r0, r0, ip
 8000ca8:	fa23 f302 	lsr.w	r3, r3, r2
 8000cac:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cb0:	e7cc      	b.n	8000c4c <__aeabi_d2f+0x14>
 8000cb2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cb6:	d107      	bne.n	8000cc8 <__aeabi_d2f+0x90>
 8000cb8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cbc:	bf1e      	ittt	ne
 8000cbe:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cc2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cc6:	4770      	bxne	lr
 8000cc8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000ccc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cd0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cd4:	4770      	bx	lr
 8000cd6:	bf00      	nop

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff23 	bl	8000b2c <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	; (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc99 	bl	8000648 <__aeabi_dmul>
 8000d16:	f7ff ff6f 	bl	8000bf8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc1a 	bl	8000554 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	; (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc90 	bl	8000648 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff fad2 	bl	80002d8 <__aeabi_dsub>
 8000d34:	f7ff ff60 	bl	8000bf8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <LL_ADC_SetGainCompensation>:
  *         0           Gain compensation will be disabled and value set to 0
  *         1 -> 16393  Gain compensation will be enabled with specified value
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetGainCompensation(ADC_TypeDef *ADCx, uint32_t GainCompensation)
{
 8000d44:	b480      	push	{r7}
 8000d46:	b083      	sub	sp, #12
 8000d48:	af00      	add	r7, sp, #0
 8000d4a:	6078      	str	r0, [r7, #4]
 8000d4c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->GCOMP, ADC_GCOMP_GCOMPCOEFF, GainCompensation);
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 8000d54:	f423 537f 	bic.w	r3, r3, #16320	; 0x3fc0
 8000d58:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000d5c:	683a      	ldr	r2, [r7, #0]
 8000d5e:	431a      	orrs	r2, r3
 8000d60:	687b      	ldr	r3, [r7, #4]
 8000d62:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_GCOMP, ((GainCompensation == 0UL) ? 0UL : 1UL) << ADC_CFGR2_GCOMP_Pos);
 8000d66:	687b      	ldr	r3, [r7, #4]
 8000d68:	691b      	ldr	r3, [r3, #16]
 8000d6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8000d6e:	683a      	ldr	r2, [r7, #0]
 8000d70:	2a00      	cmp	r2, #0
 8000d72:	d002      	beq.n	8000d7a <LL_ADC_SetGainCompensation+0x36>
 8000d74:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8000d78:	e000      	b.n	8000d7c <LL_ADC_SetGainCompensation+0x38>
 8000d7a:	2200      	movs	r2, #0
 8000d7c:	431a      	orrs	r2, r3
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	611a      	str	r2, [r3, #16]
}
 8000d82:	bf00      	nop
 8000d84:	370c      	adds	r7, #12
 8000d86:	46bd      	mov	sp, r7
 8000d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d8c:	4770      	bx	lr

08000d8e <LL_ADC_REG_SetSequencerRanks>:
  *         (8) On STM32G4, fast channel allows: 2.5 (sampling) + 12.5 (conversion) = 15 ADC clock cycles (fADC) to convert in 12-bit resolution.
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8000d8e:	b480      	push	{r7}
 8000d90:	b087      	sub	sp, #28
 8000d92:	af00      	add	r7, sp, #0
 8000d94:	60f8      	str	r0, [r7, #12]
 8000d96:	60b9      	str	r1, [r7, #8]
 8000d98:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8000d9a:	68fb      	ldr	r3, [r7, #12]
 8000d9c:	3330      	adds	r3, #48	; 0x30
 8000d9e:	461a      	mov	r2, r3
 8000da0:	68bb      	ldr	r3, [r7, #8]
 8000da2:	0a1b      	lsrs	r3, r3, #8
 8000da4:	009b      	lsls	r3, r3, #2
 8000da6:	f003 030c 	and.w	r3, r3, #12
 8000daa:	4413      	add	r3, r2
 8000dac:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000dae:	697b      	ldr	r3, [r7, #20]
 8000db0:	681a      	ldr	r2, [r3, #0]
 8000db2:	68bb      	ldr	r3, [r7, #8]
 8000db4:	f003 031f 	and.w	r3, r3, #31
 8000db8:	211f      	movs	r1, #31
 8000dba:	fa01 f303 	lsl.w	r3, r1, r3
 8000dbe:	43db      	mvns	r3, r3
 8000dc0:	401a      	ands	r2, r3
 8000dc2:	687b      	ldr	r3, [r7, #4]
 8000dc4:	0e9b      	lsrs	r3, r3, #26
 8000dc6:	f003 011f 	and.w	r1, r3, #31
 8000dca:	68bb      	ldr	r3, [r7, #8]
 8000dcc:	f003 031f 	and.w	r3, r3, #31
 8000dd0:	fa01 f303 	lsl.w	r3, r1, r3
 8000dd4:	431a      	orrs	r2, r3
 8000dd6:	697b      	ldr	r3, [r7, #20]
 8000dd8:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8000dda:	bf00      	nop
 8000ddc:	371c      	adds	r7, #28
 8000dde:	46bd      	mov	sp, r7
 8000de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000de4:	4770      	bx	lr

08000de6 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8000de6:	b480      	push	{r7}
 8000de8:	b087      	sub	sp, #28
 8000dea:	af00      	add	r7, sp, #0
 8000dec:	60f8      	str	r0, [r7, #12]
 8000dee:	60b9      	str	r1, [r7, #8]
 8000df0:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 8000df2:	68fb      	ldr	r3, [r7, #12]
 8000df4:	3314      	adds	r3, #20
 8000df6:	461a      	mov	r2, r3
 8000df8:	68bb      	ldr	r3, [r7, #8]
 8000dfa:	0e5b      	lsrs	r3, r3, #25
 8000dfc:	009b      	lsls	r3, r3, #2
 8000dfe:	f003 0304 	and.w	r3, r3, #4
 8000e02:	4413      	add	r3, r2
 8000e04:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8000e06:	697b      	ldr	r3, [r7, #20]
 8000e08:	681a      	ldr	r2, [r3, #0]
 8000e0a:	68bb      	ldr	r3, [r7, #8]
 8000e0c:	0d1b      	lsrs	r3, r3, #20
 8000e0e:	f003 031f 	and.w	r3, r3, #31
 8000e12:	2107      	movs	r1, #7
 8000e14:	fa01 f303 	lsl.w	r3, r1, r3
 8000e18:	43db      	mvns	r3, r3
 8000e1a:	401a      	ands	r2, r3
 8000e1c:	68bb      	ldr	r3, [r7, #8]
 8000e1e:	0d1b      	lsrs	r3, r3, #20
 8000e20:	f003 031f 	and.w	r3, r3, #31
 8000e24:	6879      	ldr	r1, [r7, #4]
 8000e26:	fa01 f303 	lsl.w	r3, r1, r3
 8000e2a:	431a      	orrs	r2, r3
 8000e2c:	697b      	ldr	r3, [r7, #20]
 8000e2e:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8000e30:	bf00      	nop
 8000e32:	371c      	adds	r7, #28
 8000e34:	46bd      	mov	sp, r7
 8000e36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e3a:	4770      	bx	lr

08000e3c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8000e3c:	b480      	push	{r7}
 8000e3e:	b085      	sub	sp, #20
 8000e40:	af00      	add	r7, sp, #0
 8000e42:	60f8      	str	r0, [r7, #12]
 8000e44:	60b9      	str	r1, [r7, #8]
 8000e46:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8000e48:	68fb      	ldr	r3, [r7, #12]
 8000e4a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	; 0xb0
 8000e4e:	68bb      	ldr	r3, [r7, #8]
 8000e50:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000e54:	43db      	mvns	r3, r3
 8000e56:	401a      	ands	r2, r3
 8000e58:	687b      	ldr	r3, [r7, #4]
 8000e5a:	f003 0318 	and.w	r3, r3, #24
 8000e5e:	4908      	ldr	r1, [pc, #32]	; (8000e80 <LL_ADC_SetChannelSingleDiff+0x44>)
 8000e60:	40d9      	lsrs	r1, r3
 8000e62:	68bb      	ldr	r3, [r7, #8]
 8000e64:	400b      	ands	r3, r1
 8000e66:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8000e6a:	431a      	orrs	r2, r3
 8000e6c:	68fb      	ldr	r3, [r7, #12]
 8000e6e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8000e72:	bf00      	nop
 8000e74:	3714      	adds	r7, #20
 8000e76:	46bd      	mov	sp, r7
 8000e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e7c:	4770      	bx	lr
 8000e7e:	bf00      	nop
 8000e80:	0007ffff 	.word	0x0007ffff

08000e84 <LL_ADC_SetOverSamplingScope>:
  *         @arg @ref LL_ADC_OVS_GRP_INJECTED
  *         @arg @ref LL_ADC_OVS_GRP_INJ_REG_RESUMED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOverSamplingScope(ADC_TypeDef *ADCx, uint32_t OvsScope)
{
 8000e84:	b480      	push	{r7}
 8000e86:	b083      	sub	sp, #12
 8000e88:	af00      	add	r7, sp, #0
 8000e8a:	6078      	str	r0, [r7, #4]
 8000e8c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CFGR2, ADC_CFGR2_ROVSE | ADC_CFGR2_JOVSE | ADC_CFGR2_ROVSM, OvsScope);
 8000e8e:	687b      	ldr	r3, [r7, #4]
 8000e90:	691b      	ldr	r3, [r3, #16]
 8000e92:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8000e96:	f023 0303 	bic.w	r3, r3, #3
 8000e9a:	683a      	ldr	r2, [r7, #0]
 8000e9c:	431a      	orrs	r2, r3
 8000e9e:	687b      	ldr	r3, [r7, #4]
 8000ea0:	611a      	str	r2, [r3, #16]
}
 8000ea2:	bf00      	nop
 8000ea4:	370c      	adds	r7, #12
 8000ea6:	46bd      	mov	sp, r7
 8000ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eac:	4770      	bx	lr

08000eae <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8000eae:	b480      	push	{r7}
 8000eb0:	b083      	sub	sp, #12
 8000eb2:	af00      	add	r7, sp, #0
 8000eb4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 8000eb6:	687b      	ldr	r3, [r7, #4]
 8000eb8:	689b      	ldr	r3, [r3, #8]
 8000eba:	f023 4320 	bic.w	r3, r3, #2684354560	; 0xa0000000
 8000ebe:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000ec2:	687a      	ldr	r2, [r7, #4]
 8000ec4:	6093      	str	r3, [r2, #8]
}
 8000ec6:	bf00      	nop
 8000ec8:	370c      	adds	r7, #12
 8000eca:	46bd      	mov	sp, r7
 8000ecc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ed0:	4770      	bx	lr

08000ed2 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(ADC_TypeDef *ADCx)
{
 8000ed2:	b480      	push	{r7}
 8000ed4:	b083      	sub	sp, #12
 8000ed6:	af00      	add	r7, sp, #0
 8000ed8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8000eda:	687b      	ldr	r3, [r7, #4]
 8000edc:	689b      	ldr	r3, [r3, #8]
 8000ede:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8000ee2:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8000ee6:	d101      	bne.n	8000eec <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 8000ee8:	2301      	movs	r3, #1
 8000eea:	e000      	b.n	8000eee <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8000eec:	2300      	movs	r3, #0
}
 8000eee:	4618      	mov	r0, r3
 8000ef0:	370c      	adds	r7, #12
 8000ef2:	46bd      	mov	sp, r7
 8000ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ef8:	4770      	bx	lr

08000efa <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8000efa:	b480      	push	{r7}
 8000efc:	b083      	sub	sp, #12
 8000efe:	af00      	add	r7, sp, #0
 8000f00:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f02:	687b      	ldr	r3, [r7, #4]
 8000f04:	689b      	ldr	r3, [r3, #8]
 8000f06:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8000f0a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000f0e:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 8000f16:	bf00      	nop
 8000f18:	370c      	adds	r7, #12
 8000f1a:	46bd      	mov	sp, r7
 8000f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f20:	4770      	bx	lr

08000f22 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 8000f22:	b480      	push	{r7}
 8000f24:	b083      	sub	sp, #12
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8000f2a:	687b      	ldr	r3, [r7, #4]
 8000f2c:	689b      	ldr	r3, [r3, #8]
 8000f2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000f32:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8000f36:	d101      	bne.n	8000f3c <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8000f38:	2301      	movs	r3, #1
 8000f3a:	e000      	b.n	8000f3e <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8000f3c:	2300      	movs	r3, #0
}
 8000f3e:	4618      	mov	r0, r3
 8000f40:	370c      	adds	r7, #12
 8000f42:	46bd      	mov	sp, r7
 8000f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f48:	4770      	bx	lr

08000f4a <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8000f4a:	b480      	push	{r7}
 8000f4c:	b083      	sub	sp, #12
 8000f4e:	af00      	add	r7, sp, #0
 8000f50:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f52:	687b      	ldr	r3, [r7, #4]
 8000f54:	689b      	ldr	r3, [r3, #8]
 8000f56:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000f5a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000f5e:	f043 0201 	orr.w	r2, r3, #1
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8000f66:	bf00      	nop
 8000f68:	370c      	adds	r7, #12
 8000f6a:	46bd      	mov	sp, r7
 8000f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f70:	4770      	bx	lr

08000f72 <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 8000f72:	b480      	push	{r7}
 8000f74:	b083      	sub	sp, #12
 8000f76:	af00      	add	r7, sp, #0
 8000f78:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000f7a:	687b      	ldr	r3, [r7, #4]
 8000f7c:	689b      	ldr	r3, [r3, #8]
 8000f7e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8000f82:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000f86:	f043 0202 	orr.w	r2, r3, #2
 8000f8a:	687b      	ldr	r3, [r7, #4]
 8000f8c:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8000f8e:	bf00      	nop
 8000f90:	370c      	adds	r7, #12
 8000f92:	46bd      	mov	sp, r7
 8000f94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f98:	4770      	bx	lr

08000f9a <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8000f9a:	b480      	push	{r7}
 8000f9c:	b083      	sub	sp, #12
 8000f9e:	af00      	add	r7, sp, #0
 8000fa0:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8000fa2:	687b      	ldr	r3, [r7, #4]
 8000fa4:	689b      	ldr	r3, [r3, #8]
 8000fa6:	f003 0301 	and.w	r3, r3, #1
 8000faa:	2b01      	cmp	r3, #1
 8000fac:	d101      	bne.n	8000fb2 <LL_ADC_IsEnabled+0x18>
 8000fae:	2301      	movs	r3, #1
 8000fb0:	e000      	b.n	8000fb4 <LL_ADC_IsEnabled+0x1a>
 8000fb2:	2300      	movs	r3, #0
}
 8000fb4:	4618      	mov	r0, r3
 8000fb6:	370c      	adds	r7, #12
 8000fb8:	46bd      	mov	sp, r7
 8000fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fbe:	4770      	bx	lr

08000fc0 <LL_ADC_StartCalibration>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_StartCalibration(ADC_TypeDef *ADCx, uint32_t SingleDiff)
{
 8000fc0:	b480      	push	{r7}
 8000fc2:	b083      	sub	sp, #12
 8000fc4:	af00      	add	r7, sp, #0
 8000fc6:	6078      	str	r0, [r7, #4]
 8000fc8:	6039      	str	r1, [r7, #0]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	689b      	ldr	r3, [r3, #8]
 8000fce:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8000fd2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8000fd6:	683a      	ldr	r2, [r7, #0]
 8000fd8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 8000fdc:	4313      	orrs	r3, r2
 8000fde:	f043 4200 	orr.w	r2, r3, #2147483648	; 0x80000000
 8000fe2:	687b      	ldr	r3, [r7, #4]
 8000fe4:	609a      	str	r2, [r3, #8]
             ADC_CR_ADCALDIF | ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADCAL | (SingleDiff & ADC_SINGLEDIFF_CALIB_START_MASK));
}
 8000fe6:	bf00      	nop
 8000fe8:	370c      	adds	r7, #12
 8000fea:	46bd      	mov	sp, r7
 8000fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ff0:	4770      	bx	lr

08000ff2 <LL_ADC_IsCalibrationOnGoing>:
  * @rmtoll CR       ADCAL          LL_ADC_IsCalibrationOnGoing
  * @param  ADCx ADC instance
  * @retval 0: calibration complete, 1: calibration in progress.
  */
__STATIC_INLINE uint32_t LL_ADC_IsCalibrationOnGoing(ADC_TypeDef *ADCx)
{
 8000ff2:	b480      	push	{r7}
 8000ff4:	b083      	sub	sp, #12
 8000ff6:	af00      	add	r7, sp, #0
 8000ff8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8000ffa:	687b      	ldr	r3, [r7, #4]
 8000ffc:	689b      	ldr	r3, [r3, #8]
 8000ffe:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8001002:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8001006:	d101      	bne.n	800100c <LL_ADC_IsCalibrationOnGoing+0x1a>
 8001008:	2301      	movs	r3, #1
 800100a:	e000      	b.n	800100e <LL_ADC_IsCalibrationOnGoing+0x1c>
 800100c:	2300      	movs	r3, #0
}
 800100e:	4618      	mov	r0, r3
 8001010:	370c      	adds	r7, #12
 8001012:	46bd      	mov	sp, r7
 8001014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001018:	4770      	bx	lr

0800101a <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800101a:	b480      	push	{r7}
 800101c:	b083      	sub	sp, #12
 800101e:	af00      	add	r7, sp, #0
 8001020:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8001022:	687b      	ldr	r3, [r7, #4]
 8001024:	689b      	ldr	r3, [r3, #8]
 8001026:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800102a:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800102e:	f043 0204 	orr.w	r2, r3, #4
 8001032:	687b      	ldr	r3, [r7, #4]
 8001034:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 8001036:	bf00      	nop
 8001038:	370c      	adds	r7, #12
 800103a:	46bd      	mov	sp, r7
 800103c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001040:	4770      	bx	lr

08001042 <LL_ADC_REG_ReadConversionData12>:
  * @rmtoll DR       RDATA          LL_ADC_REG_ReadConversionData12
  * @param  ADCx ADC instance
  * @retval Value between Min_Data=0x000 and Max_Data=0xFFF
  */
__STATIC_INLINE uint16_t LL_ADC_REG_ReadConversionData12(ADC_TypeDef *ADCx)
{
 8001042:	b480      	push	{r7}
 8001044:	b083      	sub	sp, #12
 8001046:	af00      	add	r7, sp, #0
 8001048:	6078      	str	r0, [r7, #4]
  return (uint16_t)(READ_BIT(ADCx->DR, ADC_DR_RDATA));
 800104a:	687b      	ldr	r3, [r7, #4]
 800104c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800104e:	b29b      	uxth	r3, r3
}
 8001050:	4618      	mov	r0, r3
 8001052:	370c      	adds	r7, #12
 8001054:	46bd      	mov	sp, r7
 8001056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800105a:	4770      	bx	lr

0800105c <LL_ADC_IsActiveFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_IsActiveFlag_EOC
  * @param  ADCx ADC instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_ADC_IsActiveFlag_EOC(ADC_TypeDef *ADCx)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
 8001062:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->ISR, ADC_ISR_EOC) == (ADC_ISR_EOC)) ? 1UL : 0UL);
 8001064:	687b      	ldr	r3, [r7, #4]
 8001066:	681b      	ldr	r3, [r3, #0]
 8001068:	f003 0304 	and.w	r3, r3, #4
 800106c:	2b04      	cmp	r3, #4
 800106e:	d101      	bne.n	8001074 <LL_ADC_IsActiveFlag_EOC+0x18>
 8001070:	2301      	movs	r3, #1
 8001072:	e000      	b.n	8001076 <LL_ADC_IsActiveFlag_EOC+0x1a>
 8001074:	2300      	movs	r3, #0
}
 8001076:	4618      	mov	r0, r3
 8001078:	370c      	adds	r7, #12
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr

08001082 <LL_ADC_ClearFlag_EOC>:
  * @rmtoll ISR      EOC            LL_ADC_ClearFlag_EOC
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOC(ADC_TypeDef *ADCx)
{
 8001082:	b480      	push	{r7}
 8001084:	b083      	sub	sp, #12
 8001086:	af00      	add	r7, sp, #0
 8001088:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOC);
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	2204      	movs	r2, #4
 800108e:	601a      	str	r2, [r3, #0]
}
 8001090:	bf00      	nop
 8001092:	370c      	adds	r7, #12
 8001094:	46bd      	mov	sp, r7
 8001096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800109a:	4770      	bx	lr

0800109c <LL_ADC_ClearFlag_EOS>:
  * @rmtoll ISR      EOS            LL_ADC_ClearFlag_EOS
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_ClearFlag_EOS(ADC_TypeDef *ADCx)
{
 800109c:	b480      	push	{r7}
 800109e:	b083      	sub	sp, #12
 80010a0:	af00      	add	r7, sp, #0
 80010a2:	6078      	str	r0, [r7, #4]
  WRITE_REG(ADCx->ISR, LL_ADC_FLAG_EOS);
 80010a4:	687b      	ldr	r3, [r7, #4]
 80010a6:	2208      	movs	r2, #8
 80010a8:	601a      	str	r2, [r3, #0]
}
 80010aa:	bf00      	nop
 80010ac:	370c      	adds	r7, #12
 80010ae:	46bd      	mov	sp, r7
 80010b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010b4:	4770      	bx	lr
	...

080010b8 <LL_AHB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80010b8:	b480      	push	{r7}
 80010ba:	b085      	sub	sp, #20
 80010bc:	af00      	add	r7, sp, #0
 80010be:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80010c0:	4b08      	ldr	r3, [pc, #32]	; (80010e4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80010c2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80010c4:	4907      	ldr	r1, [pc, #28]	; (80010e4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80010c6:	687b      	ldr	r3, [r7, #4]
 80010c8:	4313      	orrs	r3, r2
 80010ca:	64cb      	str	r3, [r1, #76]	; 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80010cc:	4b05      	ldr	r3, [pc, #20]	; (80010e4 <LL_AHB2_GRP1_EnableClock+0x2c>)
 80010ce:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	4013      	ands	r3, r2
 80010d4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80010d6:	68fb      	ldr	r3, [r7, #12]
}
 80010d8:	bf00      	nop
 80010da:	3714      	adds	r7, #20
 80010dc:	46bd      	mov	sp, r7
 80010de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e2:	4770      	bx	lr
 80010e4:	40021000 	.word	0x40021000

080010e8 <MX_ADC1_Init>:

/* USER CODE END 0 */

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80010e8:	b580      	push	{r7, lr}
 80010ea:	b094      	sub	sp, #80	; 0x50
 80010ec:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 80010ee:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80010f2:	2200      	movs	r2, #0
 80010f4:	601a      	str	r2, [r3, #0]
 80010f6:	605a      	str	r2, [r3, #4]
 80010f8:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 80010fa:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80010fe:	2200      	movs	r2, #0
 8001100:	601a      	str	r2, [r3, #0]
 8001102:	605a      	str	r2, [r3, #4]
 8001104:	609a      	str	r2, [r3, #8]
 8001106:	60da      	str	r2, [r3, #12]
 8001108:	611a      	str	r2, [r3, #16]
 800110a:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 800110c:	f107 0318 	add.w	r3, r7, #24
 8001110:	2200      	movs	r2, #0
 8001112:	601a      	str	r2, [r3, #0]
 8001114:	605a      	str	r2, [r3, #4]
 8001116:	609a      	str	r2, [r3, #8]
 8001118:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800111a:	463b      	mov	r3, r7
 800111c:	2200      	movs	r2, #0
 800111e:	601a      	str	r2, [r3, #0]
 8001120:	605a      	str	r2, [r3, #4]
 8001122:	609a      	str	r2, [r3, #8]
 8001124:	60da      	str	r2, [r3, #12]
 8001126:	611a      	str	r2, [r3, #16]
 8001128:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC12);
 800112a:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 800112e:	f7ff ffc3 	bl	80010b8 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001132:	2001      	movs	r0, #1
 8001134:	f7ff ffc0 	bl	80010b8 <LL_AHB2_GRP1_EnableClock>
  /**ADC1 GPIO Configuration
  PA0   ------> ADC1_IN1
  PA1   ------> ADC1_IN2
  PA2   ------> ADC1_IN3
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_0;
 8001138:	2301      	movs	r3, #1
 800113a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800113c:	2303      	movs	r3, #3
 800113e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001140:	2300      	movs	r3, #0
 8001142:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001144:	463b      	mov	r3, r7
 8001146:	4619      	mov	r1, r3
 8001148:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800114c:	f00f fb0d 	bl	801076a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 8001150:	2302      	movs	r3, #2
 8001152:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001154:	2303      	movs	r3, #3
 8001156:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001158:	2300      	movs	r3, #0
 800115a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800115c:	463b      	mov	r3, r7
 800115e:	4619      	mov	r1, r3
 8001160:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001164:	f00f fb01 	bl	801076a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_2;
 8001168:	2304      	movs	r3, #4
 800116a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800116c:	2303      	movs	r3, #3
 800116e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001170:	2300      	movs	r3, #0
 8001172:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001174:	463b      	mov	r3, r7
 8001176:	4619      	mov	r1, r3
 8001178:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800117c:	f00f faf5 	bl	801076a <LL_GPIO_Init>

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001180:	2300      	movs	r3, #0
 8001182:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001184:	2300      	movs	r3, #0
 8001186:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 8001188:	2300      	movs	r3, #0
 800118a:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 800118c:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001190:	4619      	mov	r1, r3
 8001192:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001196:	f00f f92d 	bl	80103f4 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 800119a:	2300      	movs	r3, #0
 800119c:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_6RANKS;
 800119e:	2305      	movs	r3, #5
 80011a0:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_1RANK;
 80011a2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80011a6:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 80011a8:	2300      	movs	r3, #0
 80011aa:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 80011ac:	2300      	movs	r3, #0
 80011ae:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 80011b0:	2300      	movs	r3, #0
 80011b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 80011b4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80011b8:	4619      	mov	r1, r3
 80011ba:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011be:	f00f f93f 	bl	8010440 <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC1, 0);
 80011c2:	2100      	movs	r1, #0
 80011c4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011c8:	f7ff fdbc 	bl	8000d44 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC1, LL_ADC_OVS_DISABLE);
 80011cc:	2100      	movs	r1, #0
 80011ce:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011d2:	f7ff fe57 	bl	8000e84 <LL_ADC_SetOverSamplingScope>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV8;
 80011d6:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80011da:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 80011dc:	2300      	movs	r3, #0
 80011de:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 80011e0:	f107 0318 	add.w	r3, r7, #24
 80011e4:	4619      	mov	r1, r3
 80011e6:	484a      	ldr	r0, [pc, #296]	; (8001310 <MX_ADC1_Init+0x228>)
 80011e8:	f00f f8a0 	bl	801032c <LL_ADC_CommonInit>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC1);
 80011ec:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011f0:	f7ff fe5d 	bl	8000eae <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC1);
 80011f4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80011f8:	f7ff fe7f 	bl	8000efa <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 80011fc:	4b45      	ldr	r3, [pc, #276]	; (8001314 <MX_ADC1_Init+0x22c>)
 80011fe:	681b      	ldr	r3, [r3, #0]
 8001200:	099b      	lsrs	r3, r3, #6
 8001202:	4a45      	ldr	r2, [pc, #276]	; (8001318 <MX_ADC1_Init+0x230>)
 8001204:	fba2 2303 	umull	r2, r3, r2, r3
 8001208:	099a      	lsrs	r2, r3, #6
 800120a:	4613      	mov	r3, r2
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	4413      	add	r3, r2
 8001210:	005b      	lsls	r3, r3, #1
 8001212:	461a      	mov	r2, r3
 8001214:	4b41      	ldr	r3, [pc, #260]	; (800131c <MX_ADC1_Init+0x234>)
 8001216:	fba3 2302 	umull	r2, r3, r3, r2
 800121a:	08db      	lsrs	r3, r3, #3
 800121c:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 800121e:	e002      	b.n	8001226 <MX_ADC1_Init+0x13e>
  {
    wait_loop_index--;
 8001220:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001222:	3b01      	subs	r3, #1
 8001224:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 8001226:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001228:	2b00      	cmp	r3, #0
 800122a:	d1f9      	bne.n	8001220 <MX_ADC1_Init+0x138>
  }
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_2);
 800122c:	4a3c      	ldr	r2, [pc, #240]	; (8001320 <MX_ADC1_Init+0x238>)
 800122e:	2106      	movs	r1, #6
 8001230:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001234:	f7ff fdab 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 8001238:	2202      	movs	r2, #2
 800123a:	4939      	ldr	r1, [pc, #228]	; (8001320 <MX_ADC1_Init+0x238>)
 800123c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001240:	f7ff fdd1 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SINGLE_ENDED);
 8001244:	227f      	movs	r2, #127	; 0x7f
 8001246:	4936      	ldr	r1, [pc, #216]	; (8001320 <MX_ADC1_Init+0x238>)
 8001248:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800124c:	f7ff fdf6 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_2);
 8001250:	4a33      	ldr	r2, [pc, #204]	; (8001320 <MX_ADC1_Init+0x238>)
 8001252:	210c      	movs	r1, #12
 8001254:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001258:	f7ff fd99 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 800125c:	2202      	movs	r2, #2
 800125e:	4930      	ldr	r1, [pc, #192]	; (8001320 <MX_ADC1_Init+0x238>)
 8001260:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001264:	f7ff fdbf 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_2, LL_ADC_SINGLE_ENDED);
 8001268:	227f      	movs	r2, #127	; 0x7f
 800126a:	492d      	ldr	r1, [pc, #180]	; (8001320 <MX_ADC1_Init+0x238>)
 800126c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001270:	f7ff fde4 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_3, LL_ADC_CHANNEL_3);
 8001274:	4a2b      	ldr	r2, [pc, #172]	; (8001324 <MX_ADC1_Init+0x23c>)
 8001276:	2112      	movs	r1, #18
 8001278:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800127c:	f7ff fd87 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 8001280:	2202      	movs	r2, #2
 8001282:	4928      	ldr	r1, [pc, #160]	; (8001324 <MX_ADC1_Init+0x23c>)
 8001284:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001288:	f7ff fdad 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 800128c:	227f      	movs	r2, #127	; 0x7f
 800128e:	4925      	ldr	r1, [pc, #148]	; (8001324 <MX_ADC1_Init+0x23c>)
 8001290:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001294:	f7ff fdd2 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_4, LL_ADC_CHANNEL_3);
 8001298:	4a22      	ldr	r2, [pc, #136]	; (8001324 <MX_ADC1_Init+0x23c>)
 800129a:	2118      	movs	r1, #24
 800129c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80012a0:	f7ff fd75 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 80012a4:	2202      	movs	r2, #2
 80012a6:	491f      	ldr	r1, [pc, #124]	; (8001324 <MX_ADC1_Init+0x23c>)
 80012a8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80012ac:	f7ff fd9b 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 80012b0:	227f      	movs	r2, #127	; 0x7f
 80012b2:	491c      	ldr	r1, [pc, #112]	; (8001324 <MX_ADC1_Init+0x23c>)
 80012b4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80012b8:	f7ff fdc0 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_5, LL_ADC_CHANNEL_1);
 80012bc:	4a1a      	ldr	r2, [pc, #104]	; (8001328 <MX_ADC1_Init+0x240>)
 80012be:	f44f 7180 	mov.w	r1, #256	; 0x100
 80012c2:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80012c6:	f7ff fd62 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 80012ca:	2202      	movs	r2, #2
 80012cc:	4916      	ldr	r1, [pc, #88]	; (8001328 <MX_ADC1_Init+0x240>)
 80012ce:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80012d2:	f7ff fd88 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 80012d6:	227f      	movs	r2, #127	; 0x7f
 80012d8:	4913      	ldr	r1, [pc, #76]	; (8001328 <MX_ADC1_Init+0x240>)
 80012da:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80012de:	f7ff fdad 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_6, LL_ADC_CHANNEL_1);
 80012e2:	4a11      	ldr	r2, [pc, #68]	; (8001328 <MX_ADC1_Init+0x240>)
 80012e4:	f44f 7183 	mov.w	r1, #262	; 0x106
 80012e8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80012ec:	f7ff fd4f 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 80012f0:	2202      	movs	r2, #2
 80012f2:	490d      	ldr	r1, [pc, #52]	; (8001328 <MX_ADC1_Init+0x240>)
 80012f4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80012f8:	f7ff fd75 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC1, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 80012fc:	227f      	movs	r2, #127	; 0x7f
 80012fe:	490a      	ldr	r1, [pc, #40]	; (8001328 <MX_ADC1_Init+0x240>)
 8001300:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001304:	f7ff fd9a 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>

}
 8001308:	bf00      	nop
 800130a:	3750      	adds	r7, #80	; 0x50
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	50000300 	.word	0x50000300
 8001314:	20000004 	.word	0x20000004
 8001318:	053e2d63 	.word	0x053e2d63
 800131c:	cccccccd 	.word	0xcccccccd
 8001320:	08600004 	.word	0x08600004
 8001324:	0c900008 	.word	0x0c900008
 8001328:	04300002 	.word	0x04300002

0800132c <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 800132c:	b580      	push	{r7, lr}
 800132e:	b094      	sub	sp, #80	; 0x50
 8001330:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8001332:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8001336:	2200      	movs	r2, #0
 8001338:	601a      	str	r2, [r3, #0]
 800133a:	605a      	str	r2, [r3, #4]
 800133c:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 800133e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001342:	2200      	movs	r2, #0
 8001344:	601a      	str	r2, [r3, #0]
 8001346:	605a      	str	r2, [r3, #4]
 8001348:	609a      	str	r2, [r3, #8]
 800134a:	60da      	str	r2, [r3, #12]
 800134c:	611a      	str	r2, [r3, #16]
 800134e:	615a      	str	r2, [r3, #20]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8001350:	f107 0318 	add.w	r3, r7, #24
 8001354:	2200      	movs	r2, #0
 8001356:	601a      	str	r2, [r3, #0]
 8001358:	605a      	str	r2, [r3, #4]
 800135a:	609a      	str	r2, [r3, #8]
 800135c:	60da      	str	r2, [r3, #12]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800135e:	463b      	mov	r3, r7
 8001360:	2200      	movs	r2, #0
 8001362:	601a      	str	r2, [r3, #0]
 8001364:	605a      	str	r2, [r3, #4]
 8001366:	609a      	str	r2, [r3, #8]
 8001368:	60da      	str	r2, [r3, #12]
 800136a:	611a      	str	r2, [r3, #16]
 800136c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC345);
 800136e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001372:	f7ff fea1 	bl	80010b8 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001376:	2002      	movs	r0, #2
 8001378:	f7ff fe9e 	bl	80010b8 <LL_AHB2_GRP1_EnableClock>
  /**ADC3 GPIO Configuration
  PB1   ------> ADC3_IN1
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_1;
 800137c:	2302      	movs	r3, #2
 800137e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 8001380:	2303      	movs	r3, #3
 8001382:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001384:	2300      	movs	r3, #0
 8001386:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001388:	463b      	mov	r3, r7
 800138a:	4619      	mov	r1, r3
 800138c:	483a      	ldr	r0, [pc, #232]	; (8001478 <MX_ADC3_Init+0x14c>)
 800138e:	f00f f9ec 	bl	801076a <LL_GPIO_Init>

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 8001392:	2300      	movs	r3, #0
 8001394:	643b      	str	r3, [r7, #64]	; 0x40
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 8001396:	2300      	movs	r3, #0
 8001398:	647b      	str	r3, [r7, #68]	; 0x44
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 800139a:	2300      	movs	r3, #0
 800139c:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_ADC_Init(ADC3, &ADC_InitStruct);
 800139e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 80013a2:	4619      	mov	r1, r3
 80013a4:	4835      	ldr	r0, [pc, #212]	; (800147c <MX_ADC3_Init+0x150>)
 80013a6:	f00f f825 	bl	80103f4 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 80013aa:	2300      	movs	r3, #0
 80013ac:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_ENABLE_2RANKS;
 80013ae:	2301      	movs	r3, #1
 80013b0:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_1RANK;
 80013b2:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80013b6:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 80013b8:	2300      	movs	r3, #0
 80013ba:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 80013bc:	2300      	movs	r3, #0
 80013be:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 80013c0:	2300      	movs	r3, #0
 80013c2:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_REG_Init(ADC3, &ADC_REG_InitStruct);
 80013c4:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80013c8:	4619      	mov	r1, r3
 80013ca:	482c      	ldr	r0, [pc, #176]	; (800147c <MX_ADC3_Init+0x150>)
 80013cc:	f00f f838 	bl	8010440 <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC3, 0);
 80013d0:	2100      	movs	r1, #0
 80013d2:	482a      	ldr	r0, [pc, #168]	; (800147c <MX_ADC3_Init+0x150>)
 80013d4:	f7ff fcb6 	bl	8000d44 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC3, LL_ADC_OVS_DISABLE);
 80013d8:	2100      	movs	r1, #0
 80013da:	4828      	ldr	r0, [pc, #160]	; (800147c <MX_ADC3_Init+0x150>)
 80013dc:	f7ff fd52 	bl	8000e84 <LL_ADC_SetOverSamplingScope>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_ASYNC_DIV8;
 80013e0:	f44f 1380 	mov.w	r3, #1048576	; 0x100000
 80013e4:	61bb      	str	r3, [r7, #24]
  ADC_CommonInitStruct.Multimode = LL_ADC_MULTI_INDEPENDENT;
 80013e6:	2300      	movs	r3, #0
 80013e8:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC3), &ADC_CommonInitStruct);
 80013ea:	f107 0318 	add.w	r3, r7, #24
 80013ee:	4619      	mov	r1, r3
 80013f0:	4823      	ldr	r0, [pc, #140]	; (8001480 <MX_ADC3_Init+0x154>)
 80013f2:	f00e ff9b 	bl	801032c <LL_ADC_CommonInit>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC3);
 80013f6:	4821      	ldr	r0, [pc, #132]	; (800147c <MX_ADC3_Init+0x150>)
 80013f8:	f7ff fd59 	bl	8000eae <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC3);
 80013fc:	481f      	ldr	r0, [pc, #124]	; (800147c <MX_ADC3_Init+0x150>)
 80013fe:	f7ff fd7c 	bl	8000efa <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8001402:	4b20      	ldr	r3, [pc, #128]	; (8001484 <MX_ADC3_Init+0x158>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	099b      	lsrs	r3, r3, #6
 8001408:	4a1f      	ldr	r2, [pc, #124]	; (8001488 <MX_ADC3_Init+0x15c>)
 800140a:	fba2 2303 	umull	r2, r3, r2, r3
 800140e:	099a      	lsrs	r2, r3, #6
 8001410:	4613      	mov	r3, r2
 8001412:	009b      	lsls	r3, r3, #2
 8001414:	4413      	add	r3, r2
 8001416:	005b      	lsls	r3, r3, #1
 8001418:	461a      	mov	r2, r3
 800141a:	4b1c      	ldr	r3, [pc, #112]	; (800148c <MX_ADC3_Init+0x160>)
 800141c:	fba3 2302 	umull	r2, r3, r3, r2
 8001420:	08db      	lsrs	r3, r3, #3
 8001422:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 8001424:	e002      	b.n	800142c <MX_ADC3_Init+0x100>
  {
    wait_loop_index--;
 8001426:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8001428:	3b01      	subs	r3, #1
 800142a:	64fb      	str	r3, [r7, #76]	; 0x4c
  while(wait_loop_index != 0)
 800142c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800142e:	2b00      	cmp	r3, #0
 8001430:	d1f9      	bne.n	8001426 <MX_ADC3_Init+0xfa>
  }
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_1);
 8001432:	4a17      	ldr	r2, [pc, #92]	; (8001490 <MX_ADC3_Init+0x164>)
 8001434:	2106      	movs	r1, #6
 8001436:	4811      	ldr	r0, [pc, #68]	; (800147c <MX_ADC3_Init+0x150>)
 8001438:	f7ff fca9 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 800143c:	2202      	movs	r2, #2
 800143e:	4914      	ldr	r1, [pc, #80]	; (8001490 <MX_ADC3_Init+0x164>)
 8001440:	480e      	ldr	r0, [pc, #56]	; (800147c <MX_ADC3_Init+0x150>)
 8001442:	f7ff fcd0 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 8001446:	227f      	movs	r2, #127	; 0x7f
 8001448:	4911      	ldr	r1, [pc, #68]	; (8001490 <MX_ADC3_Init+0x164>)
 800144a:	480c      	ldr	r0, [pc, #48]	; (800147c <MX_ADC3_Init+0x150>)
 800144c:	f7ff fcf6 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC3, LL_ADC_REG_RANK_2, LL_ADC_CHANNEL_1);
 8001450:	4a0f      	ldr	r2, [pc, #60]	; (8001490 <MX_ADC3_Init+0x164>)
 8001452:	210c      	movs	r1, #12
 8001454:	4809      	ldr	r0, [pc, #36]	; (800147c <MX_ADC3_Init+0x150>)
 8001456:	f7ff fc9a 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SAMPLINGTIME_12CYCLES_5);
 800145a:	2202      	movs	r2, #2
 800145c:	490c      	ldr	r1, [pc, #48]	; (8001490 <MX_ADC3_Init+0x164>)
 800145e:	4807      	ldr	r0, [pc, #28]	; (800147c <MX_ADC3_Init+0x150>)
 8001460:	f7ff fcc1 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC3, LL_ADC_CHANNEL_1, LL_ADC_SINGLE_ENDED);
 8001464:	227f      	movs	r2, #127	; 0x7f
 8001466:	490a      	ldr	r1, [pc, #40]	; (8001490 <MX_ADC3_Init+0x164>)
 8001468:	4804      	ldr	r0, [pc, #16]	; (800147c <MX_ADC3_Init+0x150>)
 800146a:	f7ff fce7 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>

}
 800146e:	bf00      	nop
 8001470:	3750      	adds	r7, #80	; 0x50
 8001472:	46bd      	mov	sp, r7
 8001474:	bd80      	pop	{r7, pc}
 8001476:	bf00      	nop
 8001478:	48000400 	.word	0x48000400
 800147c:	50000400 	.word	0x50000400
 8001480:	50000700 	.word	0x50000700
 8001484:	20000004 	.word	0x20000004
 8001488:	053e2d63 	.word	0x053e2d63
 800148c:	cccccccd 	.word	0xcccccccd
 8001490:	04300002 	.word	0x04300002

08001494 <MX_ADC4_Init>:
/* ADC4 init function */
void MX_ADC4_Init(void)
{
 8001494:	b580      	push	{r7, lr}
 8001496:	b090      	sub	sp, #64	; 0x40
 8001498:	af00      	add	r7, sp, #0
  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 800149a:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800149e:	2200      	movs	r2, #0
 80014a0:	601a      	str	r2, [r3, #0]
 80014a2:	605a      	str	r2, [r3, #4]
 80014a4:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 80014a6:	f107 0318 	add.w	r3, r7, #24
 80014aa:	2200      	movs	r2, #0
 80014ac:	601a      	str	r2, [r3, #0]
 80014ae:	605a      	str	r2, [r3, #4]
 80014b0:	609a      	str	r2, [r3, #8]
 80014b2:	60da      	str	r2, [r3, #12]
 80014b4:	611a      	str	r2, [r3, #16]
 80014b6:	615a      	str	r2, [r3, #20]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80014b8:	463b      	mov	r3, r7
 80014ba:	2200      	movs	r2, #0
 80014bc:	601a      	str	r2, [r3, #0]
 80014be:	605a      	str	r2, [r3, #4]
 80014c0:	609a      	str	r2, [r3, #8]
 80014c2:	60da      	str	r2, [r3, #12]
 80014c4:	611a      	str	r2, [r3, #16]
 80014c6:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_ADC345);
 80014c8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80014cc:	f7ff fdf4 	bl	80010b8 <LL_AHB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80014d0:	2002      	movs	r0, #2
 80014d2:	f7ff fdf1 	bl	80010b8 <LL_AHB2_GRP1_EnableClock>
  /**ADC4 GPIO Configuration
  PB12   ------> ADC4_IN3
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_12;
 80014d6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80014da:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80014dc:	2303      	movs	r3, #3
 80014de:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80014e0:	2300      	movs	r3, #0
 80014e2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80014e4:	463b      	mov	r3, r7
 80014e6:	4619      	mov	r1, r3
 80014e8:	482c      	ldr	r0, [pc, #176]	; (800159c <MX_ADC4_Init+0x108>)
 80014ea:	f00f f93e 	bl	801076a <LL_GPIO_Init>

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 80014ee:	2300      	movs	r3, #0
 80014f0:	633b      	str	r3, [r7, #48]	; 0x30
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 80014f2:	2300      	movs	r3, #0
 80014f4:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_InitStruct.LowPowerMode = LL_ADC_LP_MODE_NONE;
 80014f6:	2300      	movs	r3, #0
 80014f8:	63bb      	str	r3, [r7, #56]	; 0x38
  LL_ADC_Init(ADC4, &ADC_InitStruct);
 80014fa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80014fe:	4619      	mov	r1, r3
 8001500:	4827      	ldr	r0, [pc, #156]	; (80015a0 <MX_ADC4_Init+0x10c>)
 8001502:	f00e ff77 	bl	80103f4 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 8001506:	2300      	movs	r3, #0
 8001508:	61bb      	str	r3, [r7, #24]
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 800150a:	2300      	movs	r3, #0
 800150c:	61fb      	str	r3, [r7, #28]
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 800150e:	2300      	movs	r3, #0
 8001510:	623b      	str	r3, [r7, #32]
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 8001512:	2300      	movs	r3, #0
 8001514:	627b      	str	r3, [r7, #36]	; 0x24
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 8001516:	2300      	movs	r3, #0
 8001518:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.Overrun = LL_ADC_REG_OVR_DATA_PRESERVED;
 800151a:	2300      	movs	r3, #0
 800151c:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_ADC_REG_Init(ADC4, &ADC_REG_InitStruct);
 800151e:	f107 0318 	add.w	r3, r7, #24
 8001522:	4619      	mov	r1, r3
 8001524:	481e      	ldr	r0, [pc, #120]	; (80015a0 <MX_ADC4_Init+0x10c>)
 8001526:	f00e ff8b 	bl	8010440 <LL_ADC_REG_Init>
  LL_ADC_SetGainCompensation(ADC4, 0);
 800152a:	2100      	movs	r1, #0
 800152c:	481c      	ldr	r0, [pc, #112]	; (80015a0 <MX_ADC4_Init+0x10c>)
 800152e:	f7ff fc09 	bl	8000d44 <LL_ADC_SetGainCompensation>
  LL_ADC_SetOverSamplingScope(ADC4, LL_ADC_OVS_DISABLE);
 8001532:	2100      	movs	r1, #0
 8001534:	481a      	ldr	r0, [pc, #104]	; (80015a0 <MX_ADC4_Init+0x10c>)
 8001536:	f7ff fca5 	bl	8000e84 <LL_ADC_SetOverSamplingScope>

  /* Disable ADC deep power down (enabled by default after reset state) */
  LL_ADC_DisableDeepPowerDown(ADC4);
 800153a:	4819      	ldr	r0, [pc, #100]	; (80015a0 <MX_ADC4_Init+0x10c>)
 800153c:	f7ff fcb7 	bl	8000eae <LL_ADC_DisableDeepPowerDown>
  /* Enable ADC internal voltage regulator */
  LL_ADC_EnableInternalRegulator(ADC4);
 8001540:	4817      	ldr	r0, [pc, #92]	; (80015a0 <MX_ADC4_Init+0x10c>)
 8001542:	f7ff fcda 	bl	8000efa <LL_ADC_EnableInternalRegulator>
  /* Note: Variable divided by 2 to compensate partially */
  /* CPU processing cycles (depends on compilation optimization). */
  /* Note: If system core clock frequency is below 200kHz, wait time */
  /* is only a few CPU processing cycles. */
  uint32_t wait_loop_index;
  wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US * (SystemCoreClock / (100000 * 2))) / 10);
 8001546:	4b17      	ldr	r3, [pc, #92]	; (80015a4 <MX_ADC4_Init+0x110>)
 8001548:	681b      	ldr	r3, [r3, #0]
 800154a:	099b      	lsrs	r3, r3, #6
 800154c:	4a16      	ldr	r2, [pc, #88]	; (80015a8 <MX_ADC4_Init+0x114>)
 800154e:	fba2 2303 	umull	r2, r3, r2, r3
 8001552:	099a      	lsrs	r2, r3, #6
 8001554:	4613      	mov	r3, r2
 8001556:	009b      	lsls	r3, r3, #2
 8001558:	4413      	add	r3, r2
 800155a:	005b      	lsls	r3, r3, #1
 800155c:	461a      	mov	r2, r3
 800155e:	4b13      	ldr	r3, [pc, #76]	; (80015ac <MX_ADC4_Init+0x118>)
 8001560:	fba3 2302 	umull	r2, r3, r3, r2
 8001564:	08db      	lsrs	r3, r3, #3
 8001566:	63fb      	str	r3, [r7, #60]	; 0x3c
  while(wait_loop_index != 0)
 8001568:	e002      	b.n	8001570 <MX_ADC4_Init+0xdc>
  {
    wait_loop_index--;
 800156a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800156c:	3b01      	subs	r3, #1
 800156e:	63fb      	str	r3, [r7, #60]	; 0x3c
  while(wait_loop_index != 0)
 8001570:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001572:	2b00      	cmp	r3, #0
 8001574:	d1f9      	bne.n	800156a <MX_ADC4_Init+0xd6>
  }
  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC4, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_3);
 8001576:	4a0e      	ldr	r2, [pc, #56]	; (80015b0 <MX_ADC4_Init+0x11c>)
 8001578:	2106      	movs	r1, #6
 800157a:	4809      	ldr	r0, [pc, #36]	; (80015a0 <MX_ADC4_Init+0x10c>)
 800157c:	f7ff fc07 	bl	8000d8e <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC4, LL_ADC_CHANNEL_3, LL_ADC_SAMPLINGTIME_24CYCLES_5);
 8001580:	2203      	movs	r2, #3
 8001582:	490b      	ldr	r1, [pc, #44]	; (80015b0 <MX_ADC4_Init+0x11c>)
 8001584:	4806      	ldr	r0, [pc, #24]	; (80015a0 <MX_ADC4_Init+0x10c>)
 8001586:	f7ff fc2e 	bl	8000de6 <LL_ADC_SetChannelSamplingTime>
  LL_ADC_SetChannelSingleDiff(ADC4, LL_ADC_CHANNEL_3, LL_ADC_SINGLE_ENDED);
 800158a:	227f      	movs	r2, #127	; 0x7f
 800158c:	4908      	ldr	r1, [pc, #32]	; (80015b0 <MX_ADC4_Init+0x11c>)
 800158e:	4804      	ldr	r0, [pc, #16]	; (80015a0 <MX_ADC4_Init+0x10c>)
 8001590:	f7ff fc54 	bl	8000e3c <LL_ADC_SetChannelSingleDiff>

}
 8001594:	bf00      	nop
 8001596:	3740      	adds	r7, #64	; 0x40
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	48000400 	.word	0x48000400
 80015a0:	50000500 	.word	0x50000500
 80015a4:	20000004 	.word	0x20000004
 80015a8:	053e2d63 	.word	0x053e2d63
 80015ac:	cccccccd 	.word	0xcccccccd
 80015b0:	0c900008 	.word	0x0c900008

080015b4 <ADC1_Calibration>:
#define ADC_CONVERT_DATA_BUFFR_SIZE	((uint32_t)3)

uint16_t adcConvertData[ADC_CONVERT_DATA_BUFFR_SIZE];

void ADC1_Calibration(void)
{
 80015b4:	b580      	push	{r7, lr}
 80015b6:	af00      	add	r7, sp, #0
	if(LL_ADC_IsDeepPowerDownEnabled(ADC1) != 0) return;
 80015b8:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80015bc:	f7ff fc89 	bl	8000ed2 <LL_ADC_IsDeepPowerDownEnabled>
 80015c0:	4603      	mov	r3, r0
 80015c2:	2b00      	cmp	r3, #0
 80015c4:	d11f      	bne.n	8001606 <ADC1_Calibration+0x52>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC1) != 1) return;
 80015c6:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80015ca:	f7ff fcaa 	bl	8000f22 <LL_ADC_IsInternalRegulatorEnabled>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b01      	cmp	r3, #1
 80015d2:	d11a      	bne.n	800160a <ADC1_Calibration+0x56>
	if(LL_ADC_IsEnabled(ADC1) != 0){
 80015d4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80015d8:	f7ff fcdf 	bl	8000f9a <LL_ADC_IsEnabled>
 80015dc:	4603      	mov	r3, r0
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d003      	beq.n	80015ea <ADC1_Calibration+0x36>
		LL_ADC_Disable(ADC1);
 80015e2:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80015e6:	f7ff fcc4 	bl	8000f72 <LL_ADC_Disable>
	}
	LL_ADC_StartCalibration(ADC1,LL_ADC_SINGLE_ENDED);
 80015ea:	217f      	movs	r1, #127	; 0x7f
 80015ec:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80015f0:	f7ff fce6 	bl	8000fc0 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC1)==1);
 80015f4:	bf00      	nop
 80015f6:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80015fa:	f7ff fcfa 	bl	8000ff2 <LL_ADC_IsCalibrationOnGoing>
 80015fe:	4603      	mov	r3, r0
 8001600:	2b01      	cmp	r3, #1
 8001602:	d0f8      	beq.n	80015f6 <ADC1_Calibration+0x42>
 8001604:	e002      	b.n	800160c <ADC1_Calibration+0x58>
	if(LL_ADC_IsDeepPowerDownEnabled(ADC1) != 0) return;
 8001606:	bf00      	nop
 8001608:	e000      	b.n	800160c <ADC1_Calibration+0x58>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC1) != 1) return;
 800160a:	bf00      	nop
}
 800160c:	bd80      	pop	{r7, pc}
	...

08001610 <ADC2_Calibration>:

void ADC2_Calibration(void)
{
 8001610:	b580      	push	{r7, lr}
 8001612:	af00      	add	r7, sp, #0
	if(LL_ADC_IsDeepPowerDownEnabled(ADC2) != 0) return;
 8001614:	4812      	ldr	r0, [pc, #72]	; (8001660 <ADC2_Calibration+0x50>)
 8001616:	f7ff fc5c 	bl	8000ed2 <LL_ADC_IsDeepPowerDownEnabled>
 800161a:	4603      	mov	r3, r0
 800161c:	2b00      	cmp	r3, #0
 800161e:	d11a      	bne.n	8001656 <ADC2_Calibration+0x46>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC2) != 1) return;
 8001620:	480f      	ldr	r0, [pc, #60]	; (8001660 <ADC2_Calibration+0x50>)
 8001622:	f7ff fc7e 	bl	8000f22 <LL_ADC_IsInternalRegulatorEnabled>
 8001626:	4603      	mov	r3, r0
 8001628:	2b01      	cmp	r3, #1
 800162a:	d116      	bne.n	800165a <ADC2_Calibration+0x4a>
	if(LL_ADC_IsEnabled(ADC2) != 0){
 800162c:	480c      	ldr	r0, [pc, #48]	; (8001660 <ADC2_Calibration+0x50>)
 800162e:	f7ff fcb4 	bl	8000f9a <LL_ADC_IsEnabled>
 8001632:	4603      	mov	r3, r0
 8001634:	2b00      	cmp	r3, #0
 8001636:	d002      	beq.n	800163e <ADC2_Calibration+0x2e>
		LL_ADC_Disable(ADC2);
 8001638:	4809      	ldr	r0, [pc, #36]	; (8001660 <ADC2_Calibration+0x50>)
 800163a:	f7ff fc9a 	bl	8000f72 <LL_ADC_Disable>
	}
	LL_ADC_StartCalibration(ADC2,LL_ADC_SINGLE_ENDED);
 800163e:	217f      	movs	r1, #127	; 0x7f
 8001640:	4807      	ldr	r0, [pc, #28]	; (8001660 <ADC2_Calibration+0x50>)
 8001642:	f7ff fcbd 	bl	8000fc0 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC2)==1);
 8001646:	bf00      	nop
 8001648:	4805      	ldr	r0, [pc, #20]	; (8001660 <ADC2_Calibration+0x50>)
 800164a:	f7ff fcd2 	bl	8000ff2 <LL_ADC_IsCalibrationOnGoing>
 800164e:	4603      	mov	r3, r0
 8001650:	2b01      	cmp	r3, #1
 8001652:	d0f9      	beq.n	8001648 <ADC2_Calibration+0x38>
 8001654:	e002      	b.n	800165c <ADC2_Calibration+0x4c>
	if(LL_ADC_IsDeepPowerDownEnabled(ADC2) != 0) return;
 8001656:	bf00      	nop
 8001658:	e000      	b.n	800165c <ADC2_Calibration+0x4c>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC2) != 1) return;
 800165a:	bf00      	nop
}
 800165c:	bd80      	pop	{r7, pc}
 800165e:	bf00      	nop
 8001660:	50000100 	.word	0x50000100

08001664 <ADC3_Calibration>:

void ADC3_Calibration(void)
{
 8001664:	b580      	push	{r7, lr}
 8001666:	af00      	add	r7, sp, #0
	if(LL_ADC_IsDeepPowerDownEnabled(ADC3) != 0) return;
 8001668:	4812      	ldr	r0, [pc, #72]	; (80016b4 <ADC3_Calibration+0x50>)
 800166a:	f7ff fc32 	bl	8000ed2 <LL_ADC_IsDeepPowerDownEnabled>
 800166e:	4603      	mov	r3, r0
 8001670:	2b00      	cmp	r3, #0
 8001672:	d11a      	bne.n	80016aa <ADC3_Calibration+0x46>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC3) != 1) return;
 8001674:	480f      	ldr	r0, [pc, #60]	; (80016b4 <ADC3_Calibration+0x50>)
 8001676:	f7ff fc54 	bl	8000f22 <LL_ADC_IsInternalRegulatorEnabled>
 800167a:	4603      	mov	r3, r0
 800167c:	2b01      	cmp	r3, #1
 800167e:	d116      	bne.n	80016ae <ADC3_Calibration+0x4a>
	if(LL_ADC_IsEnabled(ADC3) != 0){
 8001680:	480c      	ldr	r0, [pc, #48]	; (80016b4 <ADC3_Calibration+0x50>)
 8001682:	f7ff fc8a 	bl	8000f9a <LL_ADC_IsEnabled>
 8001686:	4603      	mov	r3, r0
 8001688:	2b00      	cmp	r3, #0
 800168a:	d002      	beq.n	8001692 <ADC3_Calibration+0x2e>
		LL_ADC_Disable(ADC3);
 800168c:	4809      	ldr	r0, [pc, #36]	; (80016b4 <ADC3_Calibration+0x50>)
 800168e:	f7ff fc70 	bl	8000f72 <LL_ADC_Disable>
	}
	LL_ADC_StartCalibration(ADC3,LL_ADC_SINGLE_ENDED);
 8001692:	217f      	movs	r1, #127	; 0x7f
 8001694:	4807      	ldr	r0, [pc, #28]	; (80016b4 <ADC3_Calibration+0x50>)
 8001696:	f7ff fc93 	bl	8000fc0 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC3)==1);
 800169a:	bf00      	nop
 800169c:	4805      	ldr	r0, [pc, #20]	; (80016b4 <ADC3_Calibration+0x50>)
 800169e:	f7ff fca8 	bl	8000ff2 <LL_ADC_IsCalibrationOnGoing>
 80016a2:	4603      	mov	r3, r0
 80016a4:	2b01      	cmp	r3, #1
 80016a6:	d0f9      	beq.n	800169c <ADC3_Calibration+0x38>
 80016a8:	e002      	b.n	80016b0 <ADC3_Calibration+0x4c>
	if(LL_ADC_IsDeepPowerDownEnabled(ADC3) != 0) return;
 80016aa:	bf00      	nop
 80016ac:	e000      	b.n	80016b0 <ADC3_Calibration+0x4c>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC3) != 1) return;
 80016ae:	bf00      	nop
}
 80016b0:	bd80      	pop	{r7, pc}
 80016b2:	bf00      	nop
 80016b4:	50000400 	.word	0x50000400

080016b8 <ADC4_Calibration>:

void ADC4_Calibration(void)
{
 80016b8:	b580      	push	{r7, lr}
 80016ba:	af00      	add	r7, sp, #0
	if(LL_ADC_IsDeepPowerDownEnabled(ADC4) != 0) return;
 80016bc:	4812      	ldr	r0, [pc, #72]	; (8001708 <ADC4_Calibration+0x50>)
 80016be:	f7ff fc08 	bl	8000ed2 <LL_ADC_IsDeepPowerDownEnabled>
 80016c2:	4603      	mov	r3, r0
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d11a      	bne.n	80016fe <ADC4_Calibration+0x46>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC4) != 1) return;
 80016c8:	480f      	ldr	r0, [pc, #60]	; (8001708 <ADC4_Calibration+0x50>)
 80016ca:	f7ff fc2a 	bl	8000f22 <LL_ADC_IsInternalRegulatorEnabled>
 80016ce:	4603      	mov	r3, r0
 80016d0:	2b01      	cmp	r3, #1
 80016d2:	d116      	bne.n	8001702 <ADC4_Calibration+0x4a>
	if(LL_ADC_IsEnabled(ADC4) != 0){
 80016d4:	480c      	ldr	r0, [pc, #48]	; (8001708 <ADC4_Calibration+0x50>)
 80016d6:	f7ff fc60 	bl	8000f9a <LL_ADC_IsEnabled>
 80016da:	4603      	mov	r3, r0
 80016dc:	2b00      	cmp	r3, #0
 80016de:	d002      	beq.n	80016e6 <ADC4_Calibration+0x2e>
		LL_ADC_Disable(ADC4);
 80016e0:	4809      	ldr	r0, [pc, #36]	; (8001708 <ADC4_Calibration+0x50>)
 80016e2:	f7ff fc46 	bl	8000f72 <LL_ADC_Disable>
	}
	LL_ADC_StartCalibration(ADC4,LL_ADC_SINGLE_ENDED);
 80016e6:	217f      	movs	r1, #127	; 0x7f
 80016e8:	4807      	ldr	r0, [pc, #28]	; (8001708 <ADC4_Calibration+0x50>)
 80016ea:	f7ff fc69 	bl	8000fc0 <LL_ADC_StartCalibration>
	while(LL_ADC_IsCalibrationOnGoing(ADC4)==1);
 80016ee:	bf00      	nop
 80016f0:	4805      	ldr	r0, [pc, #20]	; (8001708 <ADC4_Calibration+0x50>)
 80016f2:	f7ff fc7e 	bl	8000ff2 <LL_ADC_IsCalibrationOnGoing>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b01      	cmp	r3, #1
 80016fa:	d0f9      	beq.n	80016f0 <ADC4_Calibration+0x38>
 80016fc:	e002      	b.n	8001704 <ADC4_Calibration+0x4c>
	if(LL_ADC_IsDeepPowerDownEnabled(ADC4) != 0) return;
 80016fe:	bf00      	nop
 8001700:	e000      	b.n	8001704 <ADC4_Calibration+0x4c>
	if(LL_ADC_IsInternalRegulatorEnabled(ADC4) != 1) return;
 8001702:	bf00      	nop
}
 8001704:	bd80      	pop	{r7, pc}
 8001706:	bf00      	nop
 8001708:	50000500 	.word	0x50000500

0800170c <ADC4_Start>:

void ADC4_Start(void)
{
 800170c:	b580      	push	{r7, lr}
 800170e:	af00      	add	r7, sp, #0
  ADC4_Calibration();
 8001710:	f7ff ffd2 	bl	80016b8 <ADC4_Calibration>
//	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_7);
	LL_ADC_Enable(ADC4);
 8001714:	4802      	ldr	r0, [pc, #8]	; (8001720 <ADC4_Start+0x14>)
 8001716:	f7ff fc18 	bl	8000f4a <LL_ADC_Enable>

//	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_7,ADC_CONVERT_DATA_BUFFR_SIZE);

//	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_7);

}
 800171a:	bf00      	nop
 800171c:	bd80      	pop	{r7, pc}
 800171e:	bf00      	nop
 8001720:	50000500 	.word	0x50000500

08001724 <ADC3_Start>:

void ADC3_Start(void){
 8001724:	b580      	push	{r7, lr}
 8001726:	af00      	add	r7, sp, #0
  ADC3_Calibration();
 8001728:	f7ff ff9c 	bl	8001664 <ADC3_Calibration>
	LL_ADC_Enable(ADC3);
 800172c:	4802      	ldr	r0, [pc, #8]	; (8001738 <ADC3_Start+0x14>)
 800172e:	f7ff fc0c 	bl	8000f4a <LL_ADC_Enable>
}
 8001732:	bf00      	nop
 8001734:	bd80      	pop	{r7, pc}
 8001736:	bf00      	nop
 8001738:	50000400 	.word	0x50000400

0800173c <ADC2_Start>:

void ADC2_Start(void){
 800173c:	b580      	push	{r7, lr}
 800173e:	af00      	add	r7, sp, #0
  ADC2_Calibration();
 8001740:	f7ff ff66 	bl	8001610 <ADC2_Calibration>
	LL_ADC_Enable(ADC2);
 8001744:	4802      	ldr	r0, [pc, #8]	; (8001750 <ADC2_Start+0x14>)
 8001746:	f7ff fc00 	bl	8000f4a <LL_ADC_Enable>
}
 800174a:	bf00      	nop
 800174c:	bd80      	pop	{r7, pc}
 800174e:	bf00      	nop
 8001750:	50000100 	.word	0x50000100

08001754 <ADC1_Start>:

void ADC1_Start(void){
 8001754:	b580      	push	{r7, lr}
 8001756:	af00      	add	r7, sp, #0
  ADC1_Calibration();
 8001758:	f7ff ff2c 	bl	80015b4 <ADC1_Calibration>
	LL_ADC_Enable(ADC1);
 800175c:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001760:	f7ff fbf3 	bl	8000f4a <LL_ADC_Enable>
}
 8001764:	bf00      	nop
 8001766:	bd80      	pop	{r7, pc}

08001768 <GetSensor_FL>:

uint16_t GetSensor_FL(void){
 8001768:	b580      	push	{r7, lr}
 800176a:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC3);
 800176c:	4809      	ldr	r0, [pc, #36]	; (8001794 <GetSensor_FL+0x2c>)
 800176e:	f7ff fc54 	bl	800101a <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC3)==0);
 8001772:	bf00      	nop
 8001774:	4807      	ldr	r0, [pc, #28]	; (8001794 <GetSensor_FL+0x2c>)
 8001776:	f7ff fc71 	bl	800105c <LL_ADC_IsActiveFlag_EOC>
 800177a:	4603      	mov	r3, r0
 800177c:	2b00      	cmp	r3, #0
 800177e:	d0f9      	beq.n	8001774 <GetSensor_FL+0xc>
	LL_ADC_ClearFlag_EOC(ADC3);
 8001780:	4804      	ldr	r0, [pc, #16]	; (8001794 <GetSensor_FL+0x2c>)
 8001782:	f7ff fc7e 	bl	8001082 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC3);
 8001786:	4803      	ldr	r0, [pc, #12]	; (8001794 <GetSensor_FL+0x2c>)
 8001788:	f7ff fc5b 	bl	8001042 <LL_ADC_REG_ReadConversionData12>
 800178c:	4603      	mov	r3, r0
}
 800178e:	4618      	mov	r0, r3
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	50000400 	.word	0x50000400

08001798 <ADC3_clearEOS>:

void ADC3_clearEOS(void){
 8001798:	b580      	push	{r7, lr}
 800179a:	af00      	add	r7, sp, #0
	LL_ADC_ClearFlag_EOS(ADC3);
 800179c:	4802      	ldr	r0, [pc, #8]	; (80017a8 <ADC3_clearEOS+0x10>)
 800179e:	f7ff fc7d 	bl	800109c <LL_ADC_ClearFlag_EOS>
}
 80017a2:	bf00      	nop
 80017a4:	bd80      	pop	{r7, pc}
 80017a6:	bf00      	nop
 80017a8:	50000400 	.word	0x50000400

080017ac <ADC2_clearEOS>:

void ADC2_clearEOS(void){
 80017ac:	b580      	push	{r7, lr}
 80017ae:	af00      	add	r7, sp, #0
	LL_ADC_ClearFlag_EOS(ADC2);
 80017b0:	4802      	ldr	r0, [pc, #8]	; (80017bc <ADC2_clearEOS+0x10>)
 80017b2:	f7ff fc73 	bl	800109c <LL_ADC_ClearFlag_EOS>
}
 80017b6:	bf00      	nop
 80017b8:	bd80      	pop	{r7, pc}
 80017ba:	bf00      	nop
 80017bc:	50000100 	.word	0x50000100

080017c0 <ADC1_clearEOS>:

void ADC1_clearEOS(void){
 80017c0:	b580      	push	{r7, lr}
 80017c2:	af00      	add	r7, sp, #0
	LL_ADC_ClearFlag_EOS(ADC1);
 80017c4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017c8:	f7ff fc68 	bl	800109c <LL_ADC_ClearFlag_EOS>
}
 80017cc:	bf00      	nop
 80017ce:	bd80      	pop	{r7, pc}

080017d0 <GetSensor_SL>:


uint16_t GetSensor_SL(void){
 80017d0:	b580      	push	{r7, lr}
 80017d2:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC1);
 80017d4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017d8:	f7ff fc1f 	bl	800101a <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC1)==0);
 80017dc:	bf00      	nop
 80017de:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017e2:	f7ff fc3b 	bl	800105c <LL_ADC_IsActiveFlag_EOC>
 80017e6:	4603      	mov	r3, r0
 80017e8:	2b00      	cmp	r3, #0
 80017ea:	d0f8      	beq.n	80017de <GetSensor_SL+0xe>
	LL_ADC_ClearFlag_EOC(ADC1);
 80017ec:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017f0:	f7ff fc47 	bl	8001082 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC1);
 80017f4:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 80017f8:	f7ff fc23 	bl	8001042 <LL_ADC_REG_ReadConversionData12>
 80017fc:	4603      	mov	r3, r0
}
 80017fe:	4618      	mov	r0, r3
 8001800:	bd80      	pop	{r7, pc}

08001802 <GetSensor_SR>:

uint16_t GetSensor_SR(void){
 8001802:	b580      	push	{r7, lr}
 8001804:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC1);
 8001806:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800180a:	f7ff fc06 	bl	800101a <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC1)==0);
 800180e:	bf00      	nop
 8001810:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001814:	f7ff fc22 	bl	800105c <LL_ADC_IsActiveFlag_EOC>
 8001818:	4603      	mov	r3, r0
 800181a:	2b00      	cmp	r3, #0
 800181c:	d0f8      	beq.n	8001810 <GetSensor_SR+0xe>
	LL_ADC_ClearFlag_EOC(ADC1);
 800181e:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001822:	f7ff fc2e 	bl	8001082 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC1);
 8001826:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800182a:	f7ff fc0a 	bl	8001042 <LL_ADC_REG_ReadConversionData12>
 800182e:	4603      	mov	r3, r0
}
 8001830:	4618      	mov	r0, r3
 8001832:	bd80      	pop	{r7, pc}

08001834 <GetSensor_FR>:

uint16_t GetSensor_FR(void){
 8001834:	b580      	push	{r7, lr}
 8001836:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC1);
 8001838:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800183c:	f7ff fbed 	bl	800101a <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC1)==0);
 8001840:	bf00      	nop
 8001842:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001846:	f7ff fc09 	bl	800105c <LL_ADC_IsActiveFlag_EOC>
 800184a:	4603      	mov	r3, r0
 800184c:	2b00      	cmp	r3, #0
 800184e:	d0f8      	beq.n	8001842 <GetSensor_FR+0xe>
	LL_ADC_ClearFlag_EOC(ADC1);
 8001850:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8001854:	f7ff fc15 	bl	8001082 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC1);
 8001858:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 800185c:	f7ff fbf1 	bl	8001042 <LL_ADC_REG_ReadConversionData12>
 8001860:	4603      	mov	r3, r0
}
 8001862:	4618      	mov	r0, r3
 8001864:	bd80      	pop	{r7, pc}
	...

08001868 <GetBatVal>:

uint16_t GetBatVal(void){
 8001868:	b580      	push	{r7, lr}
 800186a:	af00      	add	r7, sp, #0
	LL_ADC_REG_StartConversion(ADC4);
 800186c:	4809      	ldr	r0, [pc, #36]	; (8001894 <GetBatVal+0x2c>)
 800186e:	f7ff fbd4 	bl	800101a <LL_ADC_REG_StartConversion>
	while(LL_ADC_IsActiveFlag_EOC(ADC4)==0);
 8001872:	bf00      	nop
 8001874:	4807      	ldr	r0, [pc, #28]	; (8001894 <GetBatVal+0x2c>)
 8001876:	f7ff fbf1 	bl	800105c <LL_ADC_IsActiveFlag_EOC>
 800187a:	4603      	mov	r3, r0
 800187c:	2b00      	cmp	r3, #0
 800187e:	d0f9      	beq.n	8001874 <GetBatVal+0xc>
	LL_ADC_ClearFlag_EOC(ADC4);
 8001880:	4804      	ldr	r0, [pc, #16]	; (8001894 <GetBatVal+0x2c>)
 8001882:	f7ff fbfe 	bl	8001082 <LL_ADC_ClearFlag_EOC>
	return LL_ADC_REG_ReadConversionData12(ADC4);
 8001886:	4803      	ldr	r0, [pc, #12]	; (8001894 <GetBatVal+0x2c>)
 8001888:	f7ff fbdb 	bl	8001042 <LL_ADC_REG_ReadConversionData12>
 800188c:	4603      	mov	r3, r0
}
 800188e:	4618      	mov	r0, r3
 8001890:	bd80      	pop	{r7, pc}
 8001892:	bf00      	nop
 8001894:	50000500 	.word	0x50000500

08001898 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001898:	b480      	push	{r7}
 800189a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800189c:	4b04      	ldr	r3, [pc, #16]	; (80018b0 <__NVIC_GetPriorityGrouping+0x18>)
 800189e:	68db      	ldr	r3, [r3, #12]
 80018a0:	0a1b      	lsrs	r3, r3, #8
 80018a2:	f003 0307 	and.w	r3, r3, #7
}
 80018a6:	4618      	mov	r0, r3
 80018a8:	46bd      	mov	sp, r7
 80018aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018ae:	4770      	bx	lr
 80018b0:	e000ed00 	.word	0xe000ed00

080018b4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80018b4:	b480      	push	{r7}
 80018b6:	b083      	sub	sp, #12
 80018b8:	af00      	add	r7, sp, #0
 80018ba:	4603      	mov	r3, r0
 80018bc:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018be:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	db0b      	blt.n	80018de <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80018c6:	79fb      	ldrb	r3, [r7, #7]
 80018c8:	f003 021f 	and.w	r2, r3, #31
 80018cc:	4907      	ldr	r1, [pc, #28]	; (80018ec <__NVIC_EnableIRQ+0x38>)
 80018ce:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80018d2:	095b      	lsrs	r3, r3, #5
 80018d4:	2001      	movs	r0, #1
 80018d6:	fa00 f202 	lsl.w	r2, r0, r2
 80018da:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80018de:	bf00      	nop
 80018e0:	370c      	adds	r7, #12
 80018e2:	46bd      	mov	sp, r7
 80018e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80018e8:	4770      	bx	lr
 80018ea:	bf00      	nop
 80018ec:	e000e100 	.word	0xe000e100

080018f0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80018f0:	b480      	push	{r7}
 80018f2:	b083      	sub	sp, #12
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	4603      	mov	r3, r0
 80018f8:	6039      	str	r1, [r7, #0]
 80018fa:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80018fc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001900:	2b00      	cmp	r3, #0
 8001902:	db0a      	blt.n	800191a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	b2da      	uxtb	r2, r3
 8001908:	490c      	ldr	r1, [pc, #48]	; (800193c <__NVIC_SetPriority+0x4c>)
 800190a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800190e:	0112      	lsls	r2, r2, #4
 8001910:	b2d2      	uxtb	r2, r2
 8001912:	440b      	add	r3, r1
 8001914:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001918:	e00a      	b.n	8001930 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800191a:	683b      	ldr	r3, [r7, #0]
 800191c:	b2da      	uxtb	r2, r3
 800191e:	4908      	ldr	r1, [pc, #32]	; (8001940 <__NVIC_SetPriority+0x50>)
 8001920:	79fb      	ldrb	r3, [r7, #7]
 8001922:	f003 030f 	and.w	r3, r3, #15
 8001926:	3b04      	subs	r3, #4
 8001928:	0112      	lsls	r2, r2, #4
 800192a:	b2d2      	uxtb	r2, r2
 800192c:	440b      	add	r3, r1
 800192e:	761a      	strb	r2, [r3, #24]
}
 8001930:	bf00      	nop
 8001932:	370c      	adds	r7, #12
 8001934:	46bd      	mov	sp, r7
 8001936:	f85d 7b04 	ldr.w	r7, [sp], #4
 800193a:	4770      	bx	lr
 800193c:	e000e100 	.word	0xe000e100
 8001940:	e000ed00 	.word	0xe000ed00

08001944 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001944:	b480      	push	{r7}
 8001946:	b089      	sub	sp, #36	; 0x24
 8001948:	af00      	add	r7, sp, #0
 800194a:	60f8      	str	r0, [r7, #12]
 800194c:	60b9      	str	r1, [r7, #8]
 800194e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001950:	68fb      	ldr	r3, [r7, #12]
 8001952:	f003 0307 	and.w	r3, r3, #7
 8001956:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001958:	69fb      	ldr	r3, [r7, #28]
 800195a:	f1c3 0307 	rsb	r3, r3, #7
 800195e:	2b04      	cmp	r3, #4
 8001960:	bf28      	it	cs
 8001962:	2304      	movcs	r3, #4
 8001964:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001966:	69fb      	ldr	r3, [r7, #28]
 8001968:	3304      	adds	r3, #4
 800196a:	2b06      	cmp	r3, #6
 800196c:	d902      	bls.n	8001974 <NVIC_EncodePriority+0x30>
 800196e:	69fb      	ldr	r3, [r7, #28]
 8001970:	3b03      	subs	r3, #3
 8001972:	e000      	b.n	8001976 <NVIC_EncodePriority+0x32>
 8001974:	2300      	movs	r3, #0
 8001976:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001978:	f04f 32ff 	mov.w	r2, #4294967295
 800197c:	69bb      	ldr	r3, [r7, #24]
 800197e:	fa02 f303 	lsl.w	r3, r2, r3
 8001982:	43da      	mvns	r2, r3
 8001984:	68bb      	ldr	r3, [r7, #8]
 8001986:	401a      	ands	r2, r3
 8001988:	697b      	ldr	r3, [r7, #20]
 800198a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800198c:	f04f 31ff 	mov.w	r1, #4294967295
 8001990:	697b      	ldr	r3, [r7, #20]
 8001992:	fa01 f303 	lsl.w	r3, r1, r3
 8001996:	43d9      	mvns	r1, r3
 8001998:	687b      	ldr	r3, [r7, #4]
 800199a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800199c:	4313      	orrs	r3, r2
         );
}
 800199e:	4618      	mov	r0, r3
 80019a0:	3724      	adds	r7, #36	; 0x24
 80019a2:	46bd      	mov	sp, r7
 80019a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019a8:	4770      	bx	lr
	...

080019ac <LL_AHB1_GRP1_EnableClock>:
{
 80019ac:	b480      	push	{r7}
 80019ae:	b085      	sub	sp, #20
 80019b0:	af00      	add	r7, sp, #0
 80019b2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80019b4:	4b08      	ldr	r3, [pc, #32]	; (80019d8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80019b6:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80019b8:	4907      	ldr	r1, [pc, #28]	; (80019d8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80019ba:	687b      	ldr	r3, [r7, #4]
 80019bc:	4313      	orrs	r3, r2
 80019be:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80019c0:	4b05      	ldr	r3, [pc, #20]	; (80019d8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80019c2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80019c4:	687b      	ldr	r3, [r7, #4]
 80019c6:	4013      	ands	r3, r2
 80019c8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80019ca:	68fb      	ldr	r3, [r7, #12]
}
 80019cc:	bf00      	nop
 80019ce:	3714      	adds	r7, #20
 80019d0:	46bd      	mov	sp, r7
 80019d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019d6:	4770      	bx	lr
 80019d8:	40021000 	.word	0x40021000

080019dc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80019dc:	b580      	push	{r7, lr}
 80019de:	af00      	add	r7, sp, #0

  /* Init with LL driver */
  /* DMA controller clock enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMAMUX1);
 80019e0:	2004      	movs	r0, #4
 80019e2:	f7ff ffe3 	bl	80019ac <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_DMA1);
 80019e6:	2001      	movs	r0, #1
 80019e8:	f7ff ffe0 	bl	80019ac <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel1_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80019ec:	f7ff ff54 	bl	8001898 <__NVIC_GetPriorityGrouping>
 80019f0:	4603      	mov	r3, r0
 80019f2:	2200      	movs	r2, #0
 80019f4:	2100      	movs	r1, #0
 80019f6:	4618      	mov	r0, r3
 80019f8:	f7ff ffa4 	bl	8001944 <NVIC_EncodePriority>
 80019fc:	4603      	mov	r3, r0
 80019fe:	4619      	mov	r1, r3
 8001a00:	200b      	movs	r0, #11
 8001a02:	f7ff ff75 	bl	80018f0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001a06:	200b      	movs	r0, #11
 8001a08:	f7ff ff54 	bl	80018b4 <__NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel2_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001a0c:	f7ff ff44 	bl	8001898 <__NVIC_GetPriorityGrouping>
 8001a10:	4603      	mov	r3, r0
 8001a12:	2200      	movs	r2, #0
 8001a14:	2100      	movs	r1, #0
 8001a16:	4618      	mov	r0, r3
 8001a18:	f7ff ff94 	bl	8001944 <NVIC_EncodePriority>
 8001a1c:	4603      	mov	r3, r0
 8001a1e:	4619      	mov	r1, r3
 8001a20:	200c      	movs	r0, #12
 8001a22:	f7ff ff65 	bl	80018f0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001a26:	200c      	movs	r0, #12
 8001a28:	f7ff ff44 	bl	80018b4 <__NVIC_EnableIRQ>
  /* DMA1_Channel3_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001a2c:	f7ff ff34 	bl	8001898 <__NVIC_GetPriorityGrouping>
 8001a30:	4603      	mov	r3, r0
 8001a32:	2200      	movs	r2, #0
 8001a34:	2100      	movs	r1, #0
 8001a36:	4618      	mov	r0, r3
 8001a38:	f7ff ff84 	bl	8001944 <NVIC_EncodePriority>
 8001a3c:	4603      	mov	r3, r0
 8001a3e:	4619      	mov	r1, r3
 8001a40:	200d      	movs	r0, #13
 8001a42:	f7ff ff55 	bl	80018f0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8001a46:	200d      	movs	r0, #13
 8001a48:	f7ff ff34 	bl	80018b4 <__NVIC_EnableIRQ>
  /* DMA1_Channel4_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001a4c:	f7ff ff24 	bl	8001898 <__NVIC_GetPriorityGrouping>
 8001a50:	4603      	mov	r3, r0
 8001a52:	2200      	movs	r2, #0
 8001a54:	2100      	movs	r1, #0
 8001a56:	4618      	mov	r0, r3
 8001a58:	f7ff ff74 	bl	8001944 <NVIC_EncodePriority>
 8001a5c:	4603      	mov	r3, r0
 8001a5e:	4619      	mov	r1, r3
 8001a60:	200e      	movs	r0, #14
 8001a62:	f7ff ff45 	bl	80018f0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8001a66:	200e      	movs	r0, #14
 8001a68:	f7ff ff24 	bl	80018b4 <__NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001a6c:	f7ff ff14 	bl	8001898 <__NVIC_GetPriorityGrouping>
 8001a70:	4603      	mov	r3, r0
 8001a72:	2200      	movs	r2, #0
 8001a74:	2100      	movs	r1, #0
 8001a76:	4618      	mov	r0, r3
 8001a78:	f7ff ff64 	bl	8001944 <NVIC_EncodePriority>
 8001a7c:	4603      	mov	r3, r0
 8001a7e:	4619      	mov	r1, r3
 8001a80:	200f      	movs	r0, #15
 8001a82:	f7ff ff35 	bl	80018f0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8001a86:	200f      	movs	r0, #15
 8001a88:	f7ff ff14 	bl	80018b4 <__NVIC_EnableIRQ>
  /* DMA1_Channel6_IRQn interrupt configuration */
  NVIC_SetPriority(DMA1_Channel6_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001a8c:	f7ff ff04 	bl	8001898 <__NVIC_GetPriorityGrouping>
 8001a90:	4603      	mov	r3, r0
 8001a92:	2200      	movs	r2, #0
 8001a94:	2100      	movs	r1, #0
 8001a96:	4618      	mov	r0, r3
 8001a98:	f7ff ff54 	bl	8001944 <NVIC_EncodePriority>
 8001a9c:	4603      	mov	r3, r0
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	2010      	movs	r0, #16
 8001aa2:	f7ff ff25 	bl	80018f0 <__NVIC_SetPriority>
  NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 8001aa6:	2010      	movs	r0, #16
 8001aa8:	f7ff ff04 	bl	80018b4 <__NVIC_EnableIRQ>

}
 8001aac:	bf00      	nop
 8001aae:	bd80      	pop	{r7, pc}

08001ab0 <FLASH_Lock>:

#define sta_add_127 0x0807F800
#define end_add_127 0x0807FFFF

__STATIC_INLINE void FLASH_Lock(void)
{
 8001ab0:	b480      	push	{r7}
 8001ab2:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 8001ab4:	4b05      	ldr	r3, [pc, #20]	; (8001acc <FLASH_Lock+0x1c>)
 8001ab6:	695b      	ldr	r3, [r3, #20]
 8001ab8:	4a04      	ldr	r2, [pc, #16]	; (8001acc <FLASH_Lock+0x1c>)
 8001aba:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8001abe:	6153      	str	r3, [r2, #20]
}
 8001ac0:	bf00      	nop
 8001ac2:	46bd      	mov	sp, r7
 8001ac4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ac8:	4770      	bx	lr
 8001aca:	bf00      	nop
 8001acc:	40022000 	.word	0x40022000

08001ad0 <FLASH_Unlock>:

__STATIC_INLINE void FLASH_Unlock(void)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	af00      	add	r7, sp, #0
	FLASH->KEYR = FLASH_KEY1;
 8001ad4:	4b05      	ldr	r3, [pc, #20]	; (8001aec <FLASH_Unlock+0x1c>)
 8001ad6:	4a06      	ldr	r2, [pc, #24]	; (8001af0 <FLASH_Unlock+0x20>)
 8001ad8:	609a      	str	r2, [r3, #8]
	FLASH->KEYR = FLASH_KEY2;
 8001ada:	4b04      	ldr	r3, [pc, #16]	; (8001aec <FLASH_Unlock+0x1c>)
 8001adc:	4a05      	ldr	r2, [pc, #20]	; (8001af4 <FLASH_Unlock+0x24>)
 8001ade:	609a      	str	r2, [r3, #8]
}
 8001ae0:	bf00      	nop
 8001ae2:	46bd      	mov	sp, r7
 8001ae4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ae8:	4770      	bx	lr
 8001aea:	bf00      	nop
 8001aec:	40022000 	.word	0x40022000
 8001af0:	45670123 	.word	0x45670123
 8001af4:	cdef89ab 	.word	0xcdef89ab

08001af8 <FLASH_WaitBusy>:
#define FLASH_TYPEPROGRAM_BYTE	0x00000000U

//#define FLASH

void FLASH_WaitBusy(void)
{
 8001af8:	b480      	push	{r7}
 8001afa:	af00      	add	r7, sp, #0
	while(((FLASH->SR & FLASH_SR_BSY)== FLASH_SR_BSY)==1);
 8001afc:	bf00      	nop
 8001afe:	4b06      	ldr	r3, [pc, #24]	; (8001b18 <FLASH_WaitBusy+0x20>)
 8001b00:	691b      	ldr	r3, [r3, #16]
 8001b02:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001b06:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001b0a:	d0f8      	beq.n	8001afe <FLASH_WaitBusy+0x6>
//	while((FLASH->SR & FLASH_SR_BSY)== FLASH_SR_BSY);
}
 8001b0c:	bf00      	nop
 8001b0e:	bf00      	nop
 8001b10:	46bd      	mov	sp, r7
 8001b12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b16:	4770      	bx	lr
 8001b18:	40022000 	.word	0x40022000

08001b1c <FLASH_Erase>:

void FLASH_Erase(uint8_t page)
{
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b082      	sub	sp, #8
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	4603      	mov	r3, r0
 8001b24:	71fb      	strb	r3, [r7, #7]
	FLASH_WaitBusy();
 8001b26:	f7ff ffe7 	bl	8001af8 <FLASH_WaitBusy>

	FLASH->SR &= 0x00000000;	//error clear?
 8001b2a:	4b15      	ldr	r3, [pc, #84]	; (8001b80 <FLASH_Erase+0x64>)
 8001b2c:	691b      	ldr	r3, [r3, #16]
 8001b2e:	4b14      	ldr	r3, [pc, #80]	; (8001b80 <FLASH_Erase+0x64>)
 8001b30:	2200      	movs	r2, #0
 8001b32:	611a      	str	r2, [r3, #16]
	FLASH->CR &= FLASH_TYPEPROGRAM_BYTE;
 8001b34:	4b12      	ldr	r3, [pc, #72]	; (8001b80 <FLASH_Erase+0x64>)
 8001b36:	695b      	ldr	r3, [r3, #20]
 8001b38:	4b11      	ldr	r3, [pc, #68]	; (8001b80 <FLASH_Erase+0x64>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	615a      	str	r2, [r3, #20]
	FLASH->CR |= (FLASH_CR_BKER);	//set bank2
 8001b3e:	4b10      	ldr	r3, [pc, #64]	; (8001b80 <FLASH_Erase+0x64>)
 8001b40:	695b      	ldr	r3, [r3, #20]
 8001b42:	4a0f      	ldr	r2, [pc, #60]	; (8001b80 <FLASH_Erase+0x64>)
 8001b44:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8001b48:	6153      	str	r3, [r2, #20]
	FLASH->CR |= FLASH_CR_PER;
 8001b4a:	4b0d      	ldr	r3, [pc, #52]	; (8001b80 <FLASH_Erase+0x64>)
 8001b4c:	695b      	ldr	r3, [r3, #20]
 8001b4e:	4a0c      	ldr	r2, [pc, #48]	; (8001b80 <FLASH_Erase+0x64>)
 8001b50:	f043 0302 	orr.w	r3, r3, #2
 8001b54:	6153      	str	r3, [r2, #20]
	FLASH->CR |= (FLASH_CR_PNB & (page<<3));
 8001b56:	4b0a      	ldr	r3, [pc, #40]	; (8001b80 <FLASH_Erase+0x64>)
 8001b58:	695a      	ldr	r2, [r3, #20]
 8001b5a:	79fb      	ldrb	r3, [r7, #7]
 8001b5c:	00db      	lsls	r3, r3, #3
 8001b5e:	f403 737e 	and.w	r3, r3, #1016	; 0x3f8
 8001b62:	4907      	ldr	r1, [pc, #28]	; (8001b80 <FLASH_Erase+0x64>)
 8001b64:	4313      	orrs	r3, r2
 8001b66:	614b      	str	r3, [r1, #20]
	FLASH->CR |= FLASH_CR_STRT;
 8001b68:	4b05      	ldr	r3, [pc, #20]	; (8001b80 <FLASH_Erase+0x64>)
 8001b6a:	695b      	ldr	r3, [r3, #20]
 8001b6c:	4a04      	ldr	r2, [pc, #16]	; (8001b80 <FLASH_Erase+0x64>)
 8001b6e:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001b72:	6153      	str	r3, [r2, #20]
	FLASH_WaitBusy();
 8001b74:	f7ff ffc0 	bl	8001af8 <FLASH_WaitBusy>
}
 8001b78:	bf00      	nop
 8001b7a:	3708      	adds	r7, #8
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	40022000 	.word	0x40022000

08001b84 <FLASH_WriteByte>:

void FLASH_WriteByte(uint32_t address, uint64_t data)
{
 8001b84:	b580      	push	{r7, lr}
 8001b86:	b086      	sub	sp, #24
 8001b88:	af00      	add	r7, sp, #0
 8001b8a:	60f8      	str	r0, [r7, #12]
 8001b8c:	e9c7 2300 	strd	r2, r3, [r7]
	uint32_t data2 = (uint32_t)(data >> 32);
 8001b90:	e9d7 0100 	ldrd	r0, r1, [r7]
 8001b94:	f04f 0200 	mov.w	r2, #0
 8001b98:	f04f 0300 	mov.w	r3, #0
 8001b9c:	000a      	movs	r2, r1
 8001b9e:	2300      	movs	r3, #0
 8001ba0:	4613      	mov	r3, r2
 8001ba2:	617b      	str	r3, [r7, #20]
	FLASH_WaitBusy();
 8001ba4:	f7ff ffa8 	bl	8001af8 <FLASH_WaitBusy>
	FLASH->SR &= 0x00000000;	//error clear
 8001ba8:	4b11      	ldr	r3, [pc, #68]	; (8001bf0 <FLASH_WriteByte+0x6c>)
 8001baa:	691b      	ldr	r3, [r3, #16]
 8001bac:	4b10      	ldr	r3, [pc, #64]	; (8001bf0 <FLASH_WriteByte+0x6c>)
 8001bae:	2200      	movs	r2, #0
 8001bb0:	611a      	str	r2, [r3, #16]
	FLASH->CR &= FLASH_TYPEPROGRAM_BYTE;
 8001bb2:	4b0f      	ldr	r3, [pc, #60]	; (8001bf0 <FLASH_WriteByte+0x6c>)
 8001bb4:	695b      	ldr	r3, [r3, #20]
 8001bb6:	4b0e      	ldr	r3, [pc, #56]	; (8001bf0 <FLASH_WriteByte+0x6c>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	615a      	str	r2, [r3, #20]
	FLASH->CR |= FLASH_CR_PG;
 8001bbc:	4b0c      	ldr	r3, [pc, #48]	; (8001bf0 <FLASH_WriteByte+0x6c>)
 8001bbe:	695b      	ldr	r3, [r3, #20]
 8001bc0:	4a0b      	ldr	r2, [pc, #44]	; (8001bf0 <FLASH_WriteByte+0x6c>)
 8001bc2:	f043 0301 	orr.w	r3, r3, #1
 8001bc6:	6153      	str	r3, [r2, #20]

	*(__IO uint32_t*)address = (uint32_t)data;
 8001bc8:	68fb      	ldr	r3, [r7, #12]
 8001bca:	683a      	ldr	r2, [r7, #0]
 8001bcc:	601a      	str	r2, [r3, #0]
	*(__IO uint32_t*)(address+4) = data2;
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	3304      	adds	r3, #4
 8001bd2:	461a      	mov	r2, r3
 8001bd4:	697b      	ldr	r3, [r7, #20]
 8001bd6:	6013      	str	r3, [r2, #0]
	FLASH_WaitBusy();
 8001bd8:	f7ff ff8e 	bl	8001af8 <FLASH_WaitBusy>

	FLASH->CR &= ~(FLASH_CR_PG);
 8001bdc:	4b04      	ldr	r3, [pc, #16]	; (8001bf0 <FLASH_WriteByte+0x6c>)
 8001bde:	695b      	ldr	r3, [r3, #20]
 8001be0:	4a03      	ldr	r2, [pc, #12]	; (8001bf0 <FLASH_WriteByte+0x6c>)
 8001be2:	f023 0301 	bic.w	r3, r3, #1
 8001be6:	6153      	str	r3, [r2, #20]
}
 8001be8:	bf00      	nop
 8001bea:	3718      	adds	r7, #24
 8001bec:	46bd      	mov	sp, r7
 8001bee:	bd80      	pop	{r7, pc}
 8001bf0:	40022000 	.word	0x40022000

08001bf4 <FLASH_WriteData>:

void FLASH_WriteData(uint8_t page,uint32_t address, uint64_t* data, uint32_t size)
{
 8001bf4:	b580      	push	{r7, lr}
 8001bf6:	b084      	sub	sp, #16
 8001bf8:	af00      	add	r7, sp, #0
 8001bfa:	60b9      	str	r1, [r7, #8]
 8001bfc:	607a      	str	r2, [r7, #4]
 8001bfe:	603b      	str	r3, [r7, #0]
 8001c00:	4603      	mov	r3, r0
 8001c02:	73fb      	strb	r3, [r7, #15]
	FLASH_Unlock();
 8001c04:	f7ff ff64 	bl	8001ad0 <FLASH_Unlock>

	FLASH_Erase(page);
 8001c08:	7bfb      	ldrb	r3, [r7, #15]
 8001c0a:	4618      	mov	r0, r3
 8001c0c:	f7ff ff86 	bl	8001b1c <FLASH_Erase>

	do {
		FLASH_WriteByte(address, *data);
 8001c10:	687b      	ldr	r3, [r7, #4]
 8001c12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001c16:	68b8      	ldr	r0, [r7, #8]
 8001c18:	f7ff ffb4 	bl	8001b84 <FLASH_WriteByte>
		address+=8;
 8001c1c:	68bb      	ldr	r3, [r7, #8]
 8001c1e:	3308      	adds	r3, #8
 8001c20:	60bb      	str	r3, [r7, #8]
		data++;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	3308      	adds	r3, #8
 8001c26:	607b      	str	r3, [r7, #4]
		size -=8;
 8001c28:	683b      	ldr	r3, [r7, #0]
 8001c2a:	3b08      	subs	r3, #8
 8001c2c:	603b      	str	r3, [r7, #0]
	}while(size > 0);
 8001c2e:	683b      	ldr	r3, [r7, #0]
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d1ed      	bne.n	8001c10 <FLASH_WriteData+0x1c>

	FLASH_Lock();
 8001c34:	f7ff ff3c 	bl	8001ab0 <FLASH_Lock>
}
 8001c38:	bf00      	nop
 8001c3a:	3710      	adds	r7, #16
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bd80      	pop	{r7, pc}

08001c40 <FLASH_ReadData>:

void FLASH_ReadData(uint32_t address, uint64_t* data, uint32_t size)
{
 8001c40:	b580      	push	{r7, lr}
 8001c42:	b084      	sub	sp, #16
 8001c44:	af00      	add	r7, sp, #0
 8001c46:	60f8      	str	r0, [r7, #12]
 8001c48:	60b9      	str	r1, [r7, #8]
 8001c4a:	607a      	str	r2, [r7, #4]
	memcpy(data, (uint8_t*)address,size);
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	687a      	ldr	r2, [r7, #4]
 8001c50:	4619      	mov	r1, r3
 8001c52:	68b8      	ldr	r0, [r7, #8]
 8001c54:	f00f ffe8 	bl	8011c28 <memcpy>
}
 8001c58:	bf00      	nop
 8001c5a:	3710      	adds	r7, #16
 8001c5c:	46bd      	mov	sp, r7
 8001c5e:	bd80      	pop	{r7, pc}

08001c60 <LL_AHB2_GRP1_EnableClock>:
{
 8001c60:	b480      	push	{r7}
 8001c62:	b085      	sub	sp, #20
 8001c64:	af00      	add	r7, sp, #0
 8001c66:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001c68:	4b08      	ldr	r3, [pc, #32]	; (8001c8c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001c6a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c6c:	4907      	ldr	r1, [pc, #28]	; (8001c8c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001c6e:	687b      	ldr	r3, [r7, #4]
 8001c70:	4313      	orrs	r3, r2
 8001c72:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001c74:	4b05      	ldr	r3, [pc, #20]	; (8001c8c <LL_AHB2_GRP1_EnableClock+0x2c>)
 8001c76:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001c78:	687b      	ldr	r3, [r7, #4]
 8001c7a:	4013      	ands	r3, r2
 8001c7c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001c7e:	68fb      	ldr	r3, [r7, #12]
}
 8001c80:	bf00      	nop
 8001c82:	3714      	adds	r7, #20
 8001c84:	46bd      	mov	sp, r7
 8001c86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c8a:	4770      	bx	lr
 8001c8c:	40021000 	.word	0x40021000

08001c90 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001c90:	b480      	push	{r7}
 8001c92:	b083      	sub	sp, #12
 8001c94:	af00      	add	r7, sp, #0
 8001c96:	6078      	str	r0, [r7, #4]
 8001c98:	6039      	str	r1, [r7, #0]
  return ((READ_BIT(GPIOx->IDR, PinMask) == (PinMask)) ? 1UL : 0UL);
 8001c9a:	687b      	ldr	r3, [r7, #4]
 8001c9c:	691a      	ldr	r2, [r3, #16]
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	4013      	ands	r3, r2
 8001ca2:	683a      	ldr	r2, [r7, #0]
 8001ca4:	429a      	cmp	r2, r3
 8001ca6:	d101      	bne.n	8001cac <LL_GPIO_IsInputPinSet+0x1c>
 8001ca8:	2301      	movs	r3, #1
 8001caa:	e000      	b.n	8001cae <LL_GPIO_IsInputPinSet+0x1e>
 8001cac:	2300      	movs	r3, #0
}
 8001cae:	4618      	mov	r0, r3
 8001cb0:	370c      	adds	r7, #12
 8001cb2:	46bd      	mov	sp, r7
 8001cb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cb8:	4770      	bx	lr

08001cba <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001cba:	b480      	push	{r7}
 8001cbc:	b083      	sub	sp, #12
 8001cbe:	af00      	add	r7, sp, #0
 8001cc0:	6078      	str	r0, [r7, #4]
 8001cc2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001cc4:	687b      	ldr	r3, [r7, #4]
 8001cc6:	683a      	ldr	r2, [r7, #0]
 8001cc8:	619a      	str	r2, [r3, #24]
}
 8001cca:	bf00      	nop
 8001ccc:	370c      	adds	r7, #12
 8001cce:	46bd      	mov	sp, r7
 8001cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cd4:	4770      	bx	lr

08001cd6 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001cd6:	b480      	push	{r7}
 8001cd8:	b083      	sub	sp, #12
 8001cda:	af00      	add	r7, sp, #0
 8001cdc:	6078      	str	r0, [r7, #4]
 8001cde:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8001ce0:	687b      	ldr	r3, [r7, #4]
 8001ce2:	683a      	ldr	r2, [r7, #0]
 8001ce4:	629a      	str	r2, [r3, #40]	; 0x28
}
 8001ce6:	bf00      	nop
 8001ce8:	370c      	adds	r7, #12
 8001cea:	46bd      	mov	sp, r7
 8001cec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cf0:	4770      	bx	lr
	...

08001cf4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001cf4:	b580      	push	{r7, lr}
 8001cf6:	b086      	sub	sp, #24
 8001cf8:	af00      	add	r7, sp, #0

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001cfa:	463b      	mov	r3, r7
 8001cfc:	2200      	movs	r2, #0
 8001cfe:	601a      	str	r2, [r3, #0]
 8001d00:	605a      	str	r2, [r3, #4]
 8001d02:	609a      	str	r2, [r3, #8]
 8001d04:	60da      	str	r2, [r3, #12]
 8001d06:	611a      	str	r2, [r3, #16]
 8001d08:	615a      	str	r2, [r3, #20]

  /* GPIO Ports Clock Enable */
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOC);
 8001d0a:	2004      	movs	r0, #4
 8001d0c:	f7ff ffa8 	bl	8001c60 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOF);
 8001d10:	2020      	movs	r0, #32
 8001d12:	f7ff ffa5 	bl	8001c60 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8001d16:	2001      	movs	r0, #1
 8001d18:	f7ff ffa2 	bl	8001c60 <LL_AHB2_GRP1_EnableClock>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8001d1c:	2002      	movs	r0, #2
 8001d1e:	f7ff ff9f 	bl	8001c60 <LL_AHB2_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(SEN3_GPIO_Port, SEN3_Pin);
 8001d22:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001d26:	48a5      	ldr	r0, [pc, #660]	; (8001fbc <MX_GPIO_Init+0x2c8>)
 8001d28:	f7ff ffd5 	bl	8001cd6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SEN2_GPIO_Port, SEN2_Pin);
 8001d2c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8001d30:	48a2      	ldr	r0, [pc, #648]	; (8001fbc <MX_GPIO_Init+0x2c8>)
 8001d32:	f7ff ffd0 	bl	8001cd6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED3_GPIO_Port, LED3_Pin);
 8001d36:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d3a:	48a0      	ldr	r0, [pc, #640]	; (8001fbc <MX_GPIO_Init+0x2c8>)
 8001d3c:	f7ff ffcb 	bl	8001cd6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED2_GPIO_Port, LED2_Pin);
 8001d40:	2101      	movs	r1, #1
 8001d42:	489f      	ldr	r0, [pc, #636]	; (8001fc0 <MX_GPIO_Init+0x2cc>)
 8001d44:	f7ff ffc7 	bl	8001cd6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED1_GPIO_Port, LED1_Pin);
 8001d48:	2102      	movs	r1, #2
 8001d4a:	489d      	ldr	r0, [pc, #628]	; (8001fc0 <MX_GPIO_Init+0x2cc>)
 8001d4c:	f7ff ffc3 	bl	8001cd6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SEN1_GPIO_Port, SEN1_Pin);
 8001d50:	2108      	movs	r1, #8
 8001d52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d56:	f7ff ffbe 	bl	8001cd6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(SEN0_GPIO_Port, SEN0_Pin);
 8001d5a:	2110      	movs	r1, #16
 8001d5c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d60:	f7ff ffb9 	bl	8001cd6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED0_GPIO_Port, LED0_Pin);
 8001d64:	2104      	movs	r1, #4
 8001d66:	4897      	ldr	r0, [pc, #604]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001d68:	f7ff ffb5 	bl	8001cd6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(BAT_LED_GPIO_Port, BAT_LED_Pin);
 8001d6c:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8001d70:	4894      	ldr	r0, [pc, #592]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001d72:	f7ff ffb0 	bl	8001cd6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(MOT0_GPIO_Port, MOT0_Pin);
 8001d76:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001d7a:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001d7e:	f7ff ffaa 	bl	8001cd6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(MOT1_GPIO_Port, MOT1_Pin);
 8001d82:	2110      	movs	r1, #16
 8001d84:	488f      	ldr	r0, [pc, #572]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001d86:	f7ff ffa6 	bl	8001cd6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(LED4_GPIO_Port, LED4_Pin);
 8001d8a:	2140      	movs	r1, #64	; 0x40
 8001d8c:	488d      	ldr	r0, [pc, #564]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001d8e:	f7ff ffa2 	bl	8001cd6 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(CS_gyro_GPIO_Port, CS_gyro_Pin);
 8001d92:	2101      	movs	r1, #1
 8001d94:	488b      	ldr	r0, [pc, #556]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001d96:	f7ff ff90 	bl	8001cba <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(CS_enL_GPIO_Port, CS_enL_Pin);
 8001d9a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8001d9e:	4889      	ldr	r0, [pc, #548]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001da0:	f7ff ff8b 	bl	8001cba <LL_GPIO_SetOutputPin>

  /**/
  LL_GPIO_SetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
 8001da4:	2180      	movs	r1, #128	; 0x80
 8001da6:	4887      	ldr	r0, [pc, #540]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001da8:	f7ff ff87 	bl	8001cba <LL_GPIO_SetOutputPin>

  /**/
  GPIO_InitStruct.Pin = SEN3_Pin;
 8001dac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001db0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001db2:	2301      	movs	r3, #1
 8001db4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001db6:	2300      	movs	r3, #0
 8001db8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001dba:	2300      	movs	r3, #0
 8001dbc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001dbe:	2300      	movs	r3, #0
 8001dc0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN3_GPIO_Port, &GPIO_InitStruct);
 8001dc2:	463b      	mov	r3, r7
 8001dc4:	4619      	mov	r1, r3
 8001dc6:	487d      	ldr	r0, [pc, #500]	; (8001fbc <MX_GPIO_Init+0x2c8>)
 8001dc8:	f00e fccf 	bl	801076a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SEN2_Pin;
 8001dcc:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001dd0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001dd2:	2301      	movs	r3, #1
 8001dd4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001dda:	2300      	movs	r3, #0
 8001ddc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001dde:	2300      	movs	r3, #0
 8001de0:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN2_GPIO_Port, &GPIO_InitStruct);
 8001de2:	463b      	mov	r3, r7
 8001de4:	4619      	mov	r1, r3
 8001de6:	4875      	ldr	r0, [pc, #468]	; (8001fbc <MX_GPIO_Init+0x2c8>)
 8001de8:	f00e fcbf 	bl	801076a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED3_Pin;
 8001dec:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001df0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001df2:	2301      	movs	r3, #1
 8001df4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001df6:	2300      	movs	r3, #0
 8001df8:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001dfa:	2300      	movs	r3, #0
 8001dfc:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001dfe:	2300      	movs	r3, #0
 8001e00:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED3_GPIO_Port, &GPIO_InitStruct);
 8001e02:	463b      	mov	r3, r7
 8001e04:	4619      	mov	r1, r3
 8001e06:	486d      	ldr	r0, [pc, #436]	; (8001fbc <MX_GPIO_Init+0x2c8>)
 8001e08:	f00e fcaf 	bl	801076a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED2_Pin;
 8001e0c:	2301      	movs	r3, #1
 8001e0e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e10:	2301      	movs	r3, #1
 8001e12:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e14:	2300      	movs	r3, #0
 8001e16:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED2_GPIO_Port, &GPIO_InitStruct);
 8001e20:	463b      	mov	r3, r7
 8001e22:	4619      	mov	r1, r3
 8001e24:	4866      	ldr	r0, [pc, #408]	; (8001fc0 <MX_GPIO_Init+0x2cc>)
 8001e26:	f00e fca0 	bl	801076a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED1_Pin;
 8001e2a:	2302      	movs	r3, #2
 8001e2c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e32:	2300      	movs	r3, #0
 8001e34:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e36:	2300      	movs	r3, #0
 8001e38:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED1_GPIO_Port, &GPIO_InitStruct);
 8001e3e:	463b      	mov	r3, r7
 8001e40:	4619      	mov	r1, r3
 8001e42:	485f      	ldr	r0, [pc, #380]	; (8001fc0 <MX_GPIO_Init+0x2cc>)
 8001e44:	f00e fc91 	bl	801076a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SEN1_Pin;
 8001e48:	2308      	movs	r3, #8
 8001e4a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e4c:	2301      	movs	r3, #1
 8001e4e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e50:	2300      	movs	r3, #0
 8001e52:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e54:	2300      	movs	r3, #0
 8001e56:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e58:	2300      	movs	r3, #0
 8001e5a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN1_GPIO_Port, &GPIO_InitStruct);
 8001e5c:	463b      	mov	r3, r7
 8001e5e:	4619      	mov	r1, r3
 8001e60:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e64:	f00e fc81 	bl	801076a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SEN0_Pin;
 8001e68:	2310      	movs	r3, #16
 8001e6a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e6c:	2301      	movs	r3, #1
 8001e6e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e70:	2300      	movs	r3, #0
 8001e72:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e78:	2300      	movs	r3, #0
 8001e7a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SEN0_GPIO_Port, &GPIO_InitStruct);
 8001e7c:	463b      	mov	r3, r7
 8001e7e:	4619      	mov	r1, r3
 8001e80:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001e84:	f00e fc71 	bl	801076a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_gyro_Pin;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e90:	2300      	movs	r3, #0
 8001e92:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e94:	2300      	movs	r3, #0
 8001e96:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e98:	2300      	movs	r3, #0
 8001e9a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(CS_gyro_GPIO_Port, &GPIO_InitStruct);
 8001e9c:	463b      	mov	r3, r7
 8001e9e:	4619      	mov	r1, r3
 8001ea0:	4848      	ldr	r0, [pc, #288]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001ea2:	f00e fc62 	bl	801076a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED0_Pin;
 8001ea6:	2304      	movs	r3, #4
 8001ea8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001eaa:	2301      	movs	r3, #1
 8001eac:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001eb2:	2300      	movs	r3, #0
 8001eb4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001eb6:	2300      	movs	r3, #0
 8001eb8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED0_GPIO_Port, &GPIO_InitStruct);
 8001eba:	463b      	mov	r3, r7
 8001ebc:	4619      	mov	r1, r3
 8001ebe:	4841      	ldr	r0, [pc, #260]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001ec0:	f00e fc53 	bl	801076a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_enL_Pin;
 8001ec4:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8001ec8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001eca:	2301      	movs	r3, #1
 8001ecc:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001ece:	2300      	movs	r3, #0
 8001ed0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001ed2:	2300      	movs	r3, #0
 8001ed4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(CS_enL_GPIO_Port, &GPIO_InitStruct);
 8001eda:	463b      	mov	r3, r7
 8001edc:	4619      	mov	r1, r3
 8001ede:	4839      	ldr	r0, [pc, #228]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001ee0:	f00e fc43 	bl	801076a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = BAT_LED_Pin;
 8001ee4:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001ee8:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001eea:	2301      	movs	r3, #1
 8001eec:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001eee:	2300      	movs	r3, #0
 8001ef0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(BAT_LED_GPIO_Port, &GPIO_InitStruct);
 8001efa:	463b      	mov	r3, r7
 8001efc:	4619      	mov	r1, r3
 8001efe:	4831      	ldr	r0, [pc, #196]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001f00:	f00e fc33 	bl	801076a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SW0_Pin;
 8001f04:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8001f08:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001f0a:	2300      	movs	r3, #0
 8001f0c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8001f0e:	2302      	movs	r3, #2
 8001f10:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SW0_GPIO_Port, &GPIO_InitStruct);
 8001f12:	463b      	mov	r3, r7
 8001f14:	4619      	mov	r1, r3
 8001f16:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f1a:	f00e fc26 	bl	801076a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SW1_Pin;
 8001f1e:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001f22:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001f24:	2300      	movs	r3, #0
 8001f26:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8001f28:	2302      	movs	r3, #2
 8001f2a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(SW1_GPIO_Port, &GPIO_InitStruct);
 8001f2c:	463b      	mov	r3, r7
 8001f2e:	4619      	mov	r1, r3
 8001f30:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f34:	f00e fc19 	bl	801076a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MOT0_Pin;
 8001f38:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001f3c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001f3e:	2301      	movs	r3, #1
 8001f40:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001f42:	2300      	movs	r3, #0
 8001f44:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001f46:	2300      	movs	r3, #0
 8001f48:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(MOT0_GPIO_Port, &GPIO_InitStruct);
 8001f4e:	463b      	mov	r3, r7
 8001f50:	4619      	mov	r1, r3
 8001f52:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f56:	f00e fc08 	bl	801076a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = MOT1_Pin;
 8001f5a:	2310      	movs	r3, #16
 8001f5c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001f5e:	2301      	movs	r3, #1
 8001f60:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001f62:	2300      	movs	r3, #0
 8001f64:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001f66:	2300      	movs	r3, #0
 8001f68:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(MOT1_GPIO_Port, &GPIO_InitStruct);
 8001f6e:	463b      	mov	r3, r7
 8001f70:	4619      	mov	r1, r3
 8001f72:	4814      	ldr	r0, [pc, #80]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001f74:	f00e fbf9 	bl	801076a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LED4_Pin;
 8001f78:	2340      	movs	r3, #64	; 0x40
 8001f7a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001f7c:	2301      	movs	r3, #1
 8001f7e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001f80:	2300      	movs	r3, #0
 8001f82:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001f84:	2300      	movs	r3, #0
 8001f86:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001f88:	2300      	movs	r3, #0
 8001f8a:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LED4_GPIO_Port, &GPIO_InitStruct);
 8001f8c:	463b      	mov	r3, r7
 8001f8e:	4619      	mov	r1, r3
 8001f90:	480c      	ldr	r0, [pc, #48]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001f92:	f00e fbea 	bl	801076a <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = CS_enR_Pin;
 8001f96:	2380      	movs	r3, #128	; 0x80
 8001f98:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001f9a:	2301      	movs	r3, #1
 8001f9c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001f9e:	2300      	movs	r3, #0
 8001fa0:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(CS_enR_GPIO_Port, &GPIO_InitStruct);
 8001faa:	463b      	mov	r3, r7
 8001fac:	4619      	mov	r1, r3
 8001fae:	4805      	ldr	r0, [pc, #20]	; (8001fc4 <MX_GPIO_Init+0x2d0>)
 8001fb0:	f00e fbdb 	bl	801076a <LL_GPIO_Init>

}
 8001fb4:	bf00      	nop
 8001fb6:	3718      	adds	r7, #24
 8001fb8:	46bd      	mov	sp, r7
 8001fba:	bd80      	pop	{r7, pc}
 8001fbc:	48000800 	.word	0x48000800
 8001fc0:	48001400 	.word	0x48001400
 8001fc4:	48000400 	.word	0x48000400

08001fc8 <SetLED>:

/* USER CODE BEGIN 2 */
void SetLED(uint8_t data){
 8001fc8:	b580      	push	{r7, lr}
 8001fca:	b082      	sub	sp, #8
 8001fcc:	af00      	add	r7, sp, #0
 8001fce:	4603      	mov	r3, r0
 8001fd0:	71fb      	strb	r3, [r7, #7]
	if((data&0x01)==0x01){ 	LL_GPIO_SetOutputPin(LED0_GPIO_Port,LED0_Pin);
 8001fd2:	79fb      	ldrb	r3, [r7, #7]
 8001fd4:	f003 0301 	and.w	r3, r3, #1
 8001fd8:	2b00      	cmp	r3, #0
 8001fda:	d004      	beq.n	8001fe6 <SetLED+0x1e>
 8001fdc:	2104      	movs	r1, #4
 8001fde:	4823      	ldr	r0, [pc, #140]	; (800206c <SetLED+0xa4>)
 8001fe0:	f7ff fe6b 	bl	8001cba <LL_GPIO_SetOutputPin>
 8001fe4:	e003      	b.n	8001fee <SetLED+0x26>
	}else{					LL_GPIO_ResetOutputPin(LED0_GPIO_Port,LED0_Pin);
 8001fe6:	2104      	movs	r1, #4
 8001fe8:	4820      	ldr	r0, [pc, #128]	; (800206c <SetLED+0xa4>)
 8001fea:	f7ff fe74 	bl	8001cd6 <LL_GPIO_ResetOutputPin>
	}
	if((data&0x02)==0x02){ 	LL_GPIO_SetOutputPin(LED1_GPIO_Port,LED1_Pin);
 8001fee:	79fb      	ldrb	r3, [r7, #7]
 8001ff0:	f003 0302 	and.w	r3, r3, #2
 8001ff4:	2b00      	cmp	r3, #0
 8001ff6:	d004      	beq.n	8002002 <SetLED+0x3a>
 8001ff8:	2102      	movs	r1, #2
 8001ffa:	481d      	ldr	r0, [pc, #116]	; (8002070 <SetLED+0xa8>)
 8001ffc:	f7ff fe5d 	bl	8001cba <LL_GPIO_SetOutputPin>
 8002000:	e003      	b.n	800200a <SetLED+0x42>
	}else{					LL_GPIO_ResetOutputPin(LED1_GPIO_Port,LED1_Pin);
 8002002:	2102      	movs	r1, #2
 8002004:	481a      	ldr	r0, [pc, #104]	; (8002070 <SetLED+0xa8>)
 8002006:	f7ff fe66 	bl	8001cd6 <LL_GPIO_ResetOutputPin>
	}
	if((data&0x04)==0x04){ 	LL_GPIO_SetOutputPin(LED2_GPIO_Port,LED2_Pin);
 800200a:	79fb      	ldrb	r3, [r7, #7]
 800200c:	f003 0304 	and.w	r3, r3, #4
 8002010:	2b00      	cmp	r3, #0
 8002012:	d004      	beq.n	800201e <SetLED+0x56>
 8002014:	2101      	movs	r1, #1
 8002016:	4816      	ldr	r0, [pc, #88]	; (8002070 <SetLED+0xa8>)
 8002018:	f7ff fe4f 	bl	8001cba <LL_GPIO_SetOutputPin>
 800201c:	e003      	b.n	8002026 <SetLED+0x5e>
	}else{					LL_GPIO_ResetOutputPin(LED2_GPIO_Port,LED2_Pin);
 800201e:	2101      	movs	r1, #1
 8002020:	4813      	ldr	r0, [pc, #76]	; (8002070 <SetLED+0xa8>)
 8002022:	f7ff fe58 	bl	8001cd6 <LL_GPIO_ResetOutputPin>
	}
	if((data&0x08)==0x08){ 	LL_GPIO_SetOutputPin(LED3_GPIO_Port,LED3_Pin);
 8002026:	79fb      	ldrb	r3, [r7, #7]
 8002028:	f003 0308 	and.w	r3, r3, #8
 800202c:	2b00      	cmp	r3, #0
 800202e:	d005      	beq.n	800203c <SetLED+0x74>
 8002030:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002034:	480f      	ldr	r0, [pc, #60]	; (8002074 <SetLED+0xac>)
 8002036:	f7ff fe40 	bl	8001cba <LL_GPIO_SetOutputPin>
 800203a:	e004      	b.n	8002046 <SetLED+0x7e>
	}else{					LL_GPIO_ResetOutputPin(LED3_GPIO_Port,LED3_Pin);
 800203c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002040:	480c      	ldr	r0, [pc, #48]	; (8002074 <SetLED+0xac>)
 8002042:	f7ff fe48 	bl	8001cd6 <LL_GPIO_ResetOutputPin>
	}
	if((data&0x10)==0x10){ 	LL_GPIO_SetOutputPin(LED4_GPIO_Port,LED4_Pin);
 8002046:	79fb      	ldrb	r3, [r7, #7]
 8002048:	f003 0310 	and.w	r3, r3, #16
 800204c:	2b00      	cmp	r3, #0
 800204e:	d004      	beq.n	800205a <SetLED+0x92>
 8002050:	2140      	movs	r1, #64	; 0x40
 8002052:	4806      	ldr	r0, [pc, #24]	; (800206c <SetLED+0xa4>)
 8002054:	f7ff fe31 	bl	8001cba <LL_GPIO_SetOutputPin>
	}else{					LL_GPIO_ResetOutputPin(LED4_GPIO_Port,LED4_Pin);
	}
}
 8002058:	e003      	b.n	8002062 <SetLED+0x9a>
	}else{					LL_GPIO_ResetOutputPin(LED4_GPIO_Port,LED4_Pin);
 800205a:	2140      	movs	r1, #64	; 0x40
 800205c:	4803      	ldr	r0, [pc, #12]	; (800206c <SetLED+0xa4>)
 800205e:	f7ff fe3a 	bl	8001cd6 <LL_GPIO_ResetOutputPin>
}
 8002062:	bf00      	nop
 8002064:	3708      	adds	r7, #8
 8002066:	46bd      	mov	sp, r7
 8002068:	bd80      	pop	{r7, pc}
 800206a:	bf00      	nop
 800206c:	48000400 	.word	0x48000400
 8002070:	48001400 	.word	0x48001400
 8002074:	48000800 	.word	0x48000800

08002078 <SetBatLED>:

void SetBatLED(uint8_t data){
 8002078:	b580      	push	{r7, lr}
 800207a:	b082      	sub	sp, #8
 800207c:	af00      	add	r7, sp, #0
 800207e:	4603      	mov	r3, r0
 8002080:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(BAT_LED_GPIO_Port,BAT_LED_Pin);
 8002082:	79fb      	ldrb	r3, [r7, #7]
 8002084:	2b01      	cmp	r3, #1
 8002086:	d105      	bne.n	8002094 <SetBatLED+0x1c>
 8002088:	f44f 6100 	mov.w	r1, #2048	; 0x800
 800208c:	4806      	ldr	r0, [pc, #24]	; (80020a8 <SetBatLED+0x30>)
 800208e:	f7ff fe14 	bl	8001cba <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(BAT_LED_GPIO_Port,BAT_LED_Pin);
}
 8002092:	e004      	b.n	800209e <SetBatLED+0x26>
	else			LL_GPIO_ResetOutputPin(BAT_LED_GPIO_Port,BAT_LED_Pin);
 8002094:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8002098:	4803      	ldr	r0, [pc, #12]	; (80020a8 <SetBatLED+0x30>)
 800209a:	f7ff fe1c 	bl	8001cd6 <LL_GPIO_ResetOutputPin>
}
 800209e:	bf00      	nop
 80020a0:	3708      	adds	r7, #8
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}
 80020a6:	bf00      	nop
 80020a8:	48000400 	.word	0x48000400

080020ac <SW_IsOn_0>:

int8_t SW_IsOn_0(void){//virtical
 80020ac:	b580      	push	{r7, lr}
 80020ae:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(SW0_GPIO_Port,SW0_Pin);
 80020b0:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80020b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020b8:	f7ff fdea 	bl	8001c90 <LL_GPIO_IsInputPinSet>
 80020bc:	4603      	mov	r3, r0
 80020be:	b25b      	sxtb	r3, r3
}
 80020c0:	4618      	mov	r0, r3
 80020c2:	bd80      	pop	{r7, pc}

080020c4 <SW_IsOn_1>:

int8_t SW_IsOn_1(void){//horizontal
 80020c4:	b580      	push	{r7, lr}
 80020c6:	af00      	add	r7, sp, #0
	return LL_GPIO_IsInputPinSet(SW1_GPIO_Port,SW1_Pin);
 80020c8:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80020cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020d0:	f7ff fdde 	bl	8001c90 <LL_GPIO_IsInputPinSet>
 80020d4:	4603      	mov	r3, r0
 80020d6:	b25b      	sxtb	r3, r3
}
 80020d8:	4618      	mov	r0, r3
 80020da:	bd80      	pop	{r7, pc}

080020dc <Set_SenFL>:

void Set_SenFL(uint8_t data){
 80020dc:	b580      	push	{r7, lr}
 80020de:	b082      	sub	sp, #8
 80020e0:	af00      	add	r7, sp, #0
 80020e2:	4603      	mov	r3, r0
 80020e4:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN0_GPIO_Port,SEN0_Pin);
 80020e6:	79fb      	ldrb	r3, [r7, #7]
 80020e8:	2b01      	cmp	r3, #1
 80020ea:	d105      	bne.n	80020f8 <Set_SenFL+0x1c>
 80020ec:	2110      	movs	r1, #16
 80020ee:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020f2:	f7ff fde2 	bl	8001cba <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN0_GPIO_Port,SEN0_Pin);
}
 80020f6:	e004      	b.n	8002102 <Set_SenFL+0x26>
	else			LL_GPIO_ResetOutputPin(SEN0_GPIO_Port,SEN0_Pin);
 80020f8:	2110      	movs	r1, #16
 80020fa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80020fe:	f7ff fdea 	bl	8001cd6 <LL_GPIO_ResetOutputPin>
}
 8002102:	bf00      	nop
 8002104:	3708      	adds	r7, #8
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}

0800210a <Set_SenSL>:

void Set_SenSL(uint8_t data){
 800210a:	b580      	push	{r7, lr}
 800210c:	b082      	sub	sp, #8
 800210e:	af00      	add	r7, sp, #0
 8002110:	4603      	mov	r3, r0
 8002112:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN1_GPIO_Port,SEN1_Pin);
 8002114:	79fb      	ldrb	r3, [r7, #7]
 8002116:	2b01      	cmp	r3, #1
 8002118:	d105      	bne.n	8002126 <Set_SenSL+0x1c>
 800211a:	2108      	movs	r1, #8
 800211c:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002120:	f7ff fdcb 	bl	8001cba <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN1_GPIO_Port,SEN1_Pin);
}
 8002124:	e004      	b.n	8002130 <Set_SenSL+0x26>
	else			LL_GPIO_ResetOutputPin(SEN1_GPIO_Port,SEN1_Pin);
 8002126:	2108      	movs	r1, #8
 8002128:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800212c:	f7ff fdd3 	bl	8001cd6 <LL_GPIO_ResetOutputPin>
}
 8002130:	bf00      	nop
 8002132:	3708      	adds	r7, #8
 8002134:	46bd      	mov	sp, r7
 8002136:	bd80      	pop	{r7, pc}

08002138 <Set_SenSR>:

void Set_SenSR(uint8_t data){
 8002138:	b580      	push	{r7, lr}
 800213a:	b082      	sub	sp, #8
 800213c:	af00      	add	r7, sp, #0
 800213e:	4603      	mov	r3, r0
 8002140:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN2_GPIO_Port,SEN2_Pin);
 8002142:	79fb      	ldrb	r3, [r7, #7]
 8002144:	2b01      	cmp	r3, #1
 8002146:	d105      	bne.n	8002154 <Set_SenSR+0x1c>
 8002148:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800214c:	4806      	ldr	r0, [pc, #24]	; (8002168 <Set_SenSR+0x30>)
 800214e:	f7ff fdb4 	bl	8001cba <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN2_GPIO_Port,SEN2_Pin);
}
 8002152:	e004      	b.n	800215e <Set_SenSR+0x26>
	else			LL_GPIO_ResetOutputPin(SEN2_GPIO_Port,SEN2_Pin);
 8002154:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002158:	4803      	ldr	r0, [pc, #12]	; (8002168 <Set_SenSR+0x30>)
 800215a:	f7ff fdbc 	bl	8001cd6 <LL_GPIO_ResetOutputPin>
}
 800215e:	bf00      	nop
 8002160:	3708      	adds	r7, #8
 8002162:	46bd      	mov	sp, r7
 8002164:	bd80      	pop	{r7, pc}
 8002166:	bf00      	nop
 8002168:	48000800 	.word	0x48000800

0800216c <Set_SenFR>:

void Set_SenFR(uint8_t data){
 800216c:	b580      	push	{r7, lr}
 800216e:	b082      	sub	sp, #8
 8002170:	af00      	add	r7, sp, #0
 8002172:	4603      	mov	r3, r0
 8002174:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(SEN3_GPIO_Port,SEN3_Pin);
 8002176:	79fb      	ldrb	r3, [r7, #7]
 8002178:	2b01      	cmp	r3, #1
 800217a:	d105      	bne.n	8002188 <Set_SenFR+0x1c>
 800217c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8002180:	4806      	ldr	r0, [pc, #24]	; (800219c <Set_SenFR+0x30>)
 8002182:	f7ff fd9a 	bl	8001cba <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(SEN3_GPIO_Port,SEN3_Pin);
}
 8002186:	e004      	b.n	8002192 <Set_SenFR+0x26>
	else			LL_GPIO_ResetOutputPin(SEN3_GPIO_Port,SEN3_Pin);
 8002188:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800218c:	4803      	ldr	r0, [pc, #12]	; (800219c <Set_SenFR+0x30>)
 800218e:	f7ff fda2 	bl	8001cd6 <LL_GPIO_ResetOutputPin>
}
 8002192:	bf00      	nop
 8002194:	3708      	adds	r7, #8
 8002196:	46bd      	mov	sp, r7
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	48000800 	.word	0x48000800

080021a0 <Set_MOT0>:

void Set_MOT0(uint8_t data){
 80021a0:	b580      	push	{r7, lr}
 80021a2:	b082      	sub	sp, #8
 80021a4:	af00      	add	r7, sp, #0
 80021a6:	4603      	mov	r3, r0
 80021a8:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(MOT0_GPIO_Port,MOT0_Pin);
 80021aa:	79fb      	ldrb	r3, [r7, #7]
 80021ac:	2b01      	cmp	r3, #1
 80021ae:	d106      	bne.n	80021be <Set_MOT0+0x1e>
 80021b0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021b4:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021b8:	f7ff fd7f 	bl	8001cba <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(MOT0_GPIO_Port,MOT0_Pin);
}
 80021bc:	e005      	b.n	80021ca <Set_MOT0+0x2a>
	else			LL_GPIO_ResetOutputPin(MOT0_GPIO_Port,MOT0_Pin);
 80021be:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80021c2:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80021c6:	f7ff fd86 	bl	8001cd6 <LL_GPIO_ResetOutputPin>
}
 80021ca:	bf00      	nop
 80021cc:	3708      	adds	r7, #8
 80021ce:	46bd      	mov	sp, r7
 80021d0:	bd80      	pop	{r7, pc}
	...

080021d4 <Set_MOT1>:

void Set_MOT1(uint8_t data){
 80021d4:	b580      	push	{r7, lr}
 80021d6:	b082      	sub	sp, #8
 80021d8:	af00      	add	r7, sp, #0
 80021da:	4603      	mov	r3, r0
 80021dc:	71fb      	strb	r3, [r7, #7]
	if(data == 1)	LL_GPIO_SetOutputPin(MOT1_GPIO_Port,MOT1_Pin);
 80021de:	79fb      	ldrb	r3, [r7, #7]
 80021e0:	2b01      	cmp	r3, #1
 80021e2:	d104      	bne.n	80021ee <Set_MOT1+0x1a>
 80021e4:	2110      	movs	r1, #16
 80021e6:	4806      	ldr	r0, [pc, #24]	; (8002200 <Set_MOT1+0x2c>)
 80021e8:	f7ff fd67 	bl	8001cba <LL_GPIO_SetOutputPin>
	else			LL_GPIO_ResetOutputPin(MOT1_GPIO_Port,MOT1_Pin);
}
 80021ec:	e003      	b.n	80021f6 <Set_MOT1+0x22>
	else			LL_GPIO_ResetOutputPin(MOT1_GPIO_Port,MOT1_Pin);
 80021ee:	2110      	movs	r1, #16
 80021f0:	4803      	ldr	r0, [pc, #12]	; (8002200 <Set_MOT1+0x2c>)
 80021f2:	f7ff fd70 	bl	8001cd6 <LL_GPIO_ResetOutputPin>
}
 80021f6:	bf00      	nop
 80021f8:	3708      	adds	r7, #8
 80021fa:	46bd      	mov	sp, r7
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	48000400 	.word	0x48000400

08002204 <__NVIC_SetPriorityGrouping>:
{
 8002204:	b480      	push	{r7}
 8002206:	b085      	sub	sp, #20
 8002208:	af00      	add	r7, sp, #0
 800220a:	6078      	str	r0, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800220c:	687b      	ldr	r3, [r7, #4]
 800220e:	f003 0307 	and.w	r3, r3, #7
 8002212:	60fb      	str	r3, [r7, #12]
  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002214:	4b0c      	ldr	r3, [pc, #48]	; (8002248 <__NVIC_SetPriorityGrouping+0x44>)
 8002216:	68db      	ldr	r3, [r3, #12]
 8002218:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800221a:	68ba      	ldr	r2, [r7, #8]
 800221c:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002220:	4013      	ands	r3, r2
 8002222:	60bb      	str	r3, [r7, #8]
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002224:	68fb      	ldr	r3, [r7, #12]
 8002226:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002228:	68bb      	ldr	r3, [r7, #8]
 800222a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800222c:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002230:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002234:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002236:	4a04      	ldr	r2, [pc, #16]	; (8002248 <__NVIC_SetPriorityGrouping+0x44>)
 8002238:	68bb      	ldr	r3, [r7, #8]
 800223a:	60d3      	str	r3, [r2, #12]
}
 800223c:	bf00      	nop
 800223e:	3714      	adds	r7, #20
 8002240:	46bd      	mov	sp, r7
 8002242:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002246:	4770      	bx	lr
 8002248:	e000ed00 	.word	0xe000ed00

0800224c <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 800224c:	b480      	push	{r7}
 800224e:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8002250:	4b05      	ldr	r3, [pc, #20]	; (8002268 <LL_RCC_HSI_Enable+0x1c>)
 8002252:	681b      	ldr	r3, [r3, #0]
 8002254:	4a04      	ldr	r2, [pc, #16]	; (8002268 <LL_RCC_HSI_Enable+0x1c>)
 8002256:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800225a:	6013      	str	r3, [r2, #0]
}
 800225c:	bf00      	nop
 800225e:	46bd      	mov	sp, r7
 8002260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002264:	4770      	bx	lr
 8002266:	bf00      	nop
 8002268:	40021000 	.word	0x40021000

0800226c <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 800226c:	b480      	push	{r7}
 800226e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8002270:	4b07      	ldr	r3, [pc, #28]	; (8002290 <LL_RCC_HSI_IsReady+0x24>)
 8002272:	681b      	ldr	r3, [r3, #0]
 8002274:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8002278:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800227c:	d101      	bne.n	8002282 <LL_RCC_HSI_IsReady+0x16>
 800227e:	2301      	movs	r3, #1
 8002280:	e000      	b.n	8002284 <LL_RCC_HSI_IsReady+0x18>
 8002282:	2300      	movs	r3, #0
}
 8002284:	4618      	mov	r0, r3
 8002286:	46bd      	mov	sp, r7
 8002288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800228c:	4770      	bx	lr
 800228e:	bf00      	nop
 8002290:	40021000 	.word	0x40021000

08002294 <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll ICSCR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 127
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 8002294:	b480      	push	{r7}
 8002296:	b083      	sub	sp, #12
 8002298:	af00      	add	r7, sp, #0
 800229a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 800229c:	4b07      	ldr	r3, [pc, #28]	; (80022bc <LL_RCC_HSI_SetCalibTrimming+0x28>)
 800229e:	685b      	ldr	r3, [r3, #4]
 80022a0:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80022a4:	687b      	ldr	r3, [r7, #4]
 80022a6:	061b      	lsls	r3, r3, #24
 80022a8:	4904      	ldr	r1, [pc, #16]	; (80022bc <LL_RCC_HSI_SetCalibTrimming+0x28>)
 80022aa:	4313      	orrs	r3, r2
 80022ac:	604b      	str	r3, [r1, #4]
}
 80022ae:	bf00      	nop
 80022b0:	370c      	adds	r7, #12
 80022b2:	46bd      	mov	sp, r7
 80022b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b8:	4770      	bx	lr
 80022ba:	bf00      	nop
 80022bc:	40021000 	.word	0x40021000

080022c0 <LL_RCC_SetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_PLL
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 80022c0:	b480      	push	{r7}
 80022c2:	b083      	sub	sp, #12
 80022c4:	af00      	add	r7, sp, #0
 80022c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 80022c8:	4b06      	ldr	r3, [pc, #24]	; (80022e4 <LL_RCC_SetSysClkSource+0x24>)
 80022ca:	689b      	ldr	r3, [r3, #8]
 80022cc:	f023 0203 	bic.w	r2, r3, #3
 80022d0:	4904      	ldr	r1, [pc, #16]	; (80022e4 <LL_RCC_SetSysClkSource+0x24>)
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	4313      	orrs	r3, r2
 80022d6:	608b      	str	r3, [r1, #8]
}
 80022d8:	bf00      	nop
 80022da:	370c      	adds	r7, #12
 80022dc:	46bd      	mov	sp, r7
 80022de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e2:	4770      	bx	lr
 80022e4:	40021000 	.word	0x40021000

080022e8 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSI
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_HSE
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLL
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 80022e8:	b480      	push	{r7}
 80022ea:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 80022ec:	4b04      	ldr	r3, [pc, #16]	; (8002300 <LL_RCC_GetSysClkSource+0x18>)
 80022ee:	689b      	ldr	r3, [r3, #8]
 80022f0:	f003 030c 	and.w	r3, r3, #12
}
 80022f4:	4618      	mov	r0, r3
 80022f6:	46bd      	mov	sp, r7
 80022f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fc:	4770      	bx	lr
 80022fe:	bf00      	nop
 8002300:	40021000 	.word	0x40021000

08002304 <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 8002304:	b480      	push	{r7}
 8002306:	b083      	sub	sp, #12
 8002308:	af00      	add	r7, sp, #0
 800230a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 800230c:	4b06      	ldr	r3, [pc, #24]	; (8002328 <LL_RCC_SetAHBPrescaler+0x24>)
 800230e:	689b      	ldr	r3, [r3, #8]
 8002310:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8002314:	4904      	ldr	r1, [pc, #16]	; (8002328 <LL_RCC_SetAHBPrescaler+0x24>)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4313      	orrs	r3, r2
 800231a:	608b      	str	r3, [r1, #8]
}
 800231c:	bf00      	nop
 800231e:	370c      	adds	r7, #12
 8002320:	46bd      	mov	sp, r7
 8002322:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002326:	4770      	bx	lr
 8002328:	40021000 	.word	0x40021000

0800232c <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 800232c:	b480      	push	{r7}
 800232e:	b083      	sub	sp, #12
 8002330:	af00      	add	r7, sp, #0
 8002332:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8002334:	4b06      	ldr	r3, [pc, #24]	; (8002350 <LL_RCC_SetAPB1Prescaler+0x24>)
 8002336:	689b      	ldr	r3, [r3, #8]
 8002338:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800233c:	4904      	ldr	r1, [pc, #16]	; (8002350 <LL_RCC_SetAPB1Prescaler+0x24>)
 800233e:	687b      	ldr	r3, [r7, #4]
 8002340:	4313      	orrs	r3, r2
 8002342:	608b      	str	r3, [r1, #8]
}
 8002344:	bf00      	nop
 8002346:	370c      	adds	r7, #12
 8002348:	46bd      	mov	sp, r7
 800234a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800234e:	4770      	bx	lr
 8002350:	40021000 	.word	0x40021000

08002354 <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 8002354:	b480      	push	{r7}
 8002356:	b083      	sub	sp, #12
 8002358:	af00      	add	r7, sp, #0
 800235a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 800235c:	4b06      	ldr	r3, [pc, #24]	; (8002378 <LL_RCC_SetAPB2Prescaler+0x24>)
 800235e:	689b      	ldr	r3, [r3, #8]
 8002360:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8002364:	4904      	ldr	r1, [pc, #16]	; (8002378 <LL_RCC_SetAPB2Prescaler+0x24>)
 8002366:	687b      	ldr	r3, [r7, #4]
 8002368:	4313      	orrs	r3, r2
 800236a:	608b      	str	r3, [r1, #8]
}
 800236c:	bf00      	nop
 800236e:	370c      	adds	r7, #12
 8002370:	46bd      	mov	sp, r7
 8002372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002376:	4770      	bx	lr
 8002378:	40021000 	.word	0x40021000

0800237c <LL_RCC_SetUSARTClockSource>:
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_HSI
  *         @arg @ref LL_RCC_USART3_CLKSOURCE_LSE
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetUSARTClockSource(uint32_t USARTxSource)
{
 800237c:	b480      	push	{r7}
 800237e:	b083      	sub	sp, #12
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16U), (USARTxSource & 0x0000FFFFU));
 8002384:	4b09      	ldr	r3, [pc, #36]	; (80023ac <LL_RCC_SetUSARTClockSource+0x30>)
 8002386:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	0c1b      	lsrs	r3, r3, #16
 800238e:	43db      	mvns	r3, r3
 8002390:	401a      	ands	r2, r3
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	b29b      	uxth	r3, r3
 8002396:	4905      	ldr	r1, [pc, #20]	; (80023ac <LL_RCC_SetUSARTClockSource+0x30>)
 8002398:	4313      	orrs	r3, r2
 800239a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 800239e:	bf00      	nop
 80023a0:	370c      	adds	r7, #12
 80023a2:	46bd      	mov	sp, r7
 80023a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023a8:	4770      	bx	lr
 80023aa:	bf00      	nop
 80023ac:	40021000 	.word	0x40021000

080023b0 <LL_RCC_SetADCClockSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetADCClockSource(uint32_t ADCxSource)
{
 80023b0:	b480      	push	{r7}
 80023b2:	b083      	sub	sp, #12
 80023b4:	af00      	add	r7, sp, #0
 80023b6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, 3U << ((ADCxSource & 0x001F0000U) >> 16U), ((ADCxSource & 0x000000FFU) << ((ADCxSource & 0x001F0000U) >> 16U)));
 80023b8:	4b0e      	ldr	r3, [pc, #56]	; (80023f4 <LL_RCC_SetADCClockSource+0x44>)
 80023ba:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80023be:	687b      	ldr	r3, [r7, #4]
 80023c0:	0c1b      	lsrs	r3, r3, #16
 80023c2:	f003 031f 	and.w	r3, r3, #31
 80023c6:	2103      	movs	r1, #3
 80023c8:	fa01 f303 	lsl.w	r3, r1, r3
 80023cc:	43db      	mvns	r3, r3
 80023ce:	401a      	ands	r2, r3
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	b2d9      	uxtb	r1, r3
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	0c1b      	lsrs	r3, r3, #16
 80023d8:	f003 031f 	and.w	r3, r3, #31
 80023dc:	fa01 f303 	lsl.w	r3, r1, r3
 80023e0:	4904      	ldr	r1, [pc, #16]	; (80023f4 <LL_RCC_SetADCClockSource+0x44>)
 80023e2:	4313      	orrs	r3, r2
 80023e4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 80023e8:	bf00      	nop
 80023ea:	370c      	adds	r7, #12
 80023ec:	46bd      	mov	sp, r7
 80023ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f2:	4770      	bx	lr
 80023f4:	40021000 	.word	0x40021000

080023f8 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 80023f8:	b480      	push	{r7}
 80023fa:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 80023fc:	4b05      	ldr	r3, [pc, #20]	; (8002414 <LL_RCC_PLL_Enable+0x1c>)
 80023fe:	681b      	ldr	r3, [r3, #0]
 8002400:	4a04      	ldr	r2, [pc, #16]	; (8002414 <LL_RCC_PLL_Enable+0x1c>)
 8002402:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002406:	6013      	str	r3, [r2, #0]
}
 8002408:	bf00      	nop
 800240a:	46bd      	mov	sp, r7
 800240c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002410:	4770      	bx	lr
 8002412:	bf00      	nop
 8002414:	40021000 	.word	0x40021000

08002418 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8002418:	b480      	push	{r7}
 800241a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 800241c:	4b07      	ldr	r3, [pc, #28]	; (800243c <LL_RCC_PLL_IsReady+0x24>)
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8002424:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8002428:	d101      	bne.n	800242e <LL_RCC_PLL_IsReady+0x16>
 800242a:	2301      	movs	r3, #1
 800242c:	e000      	b.n	8002430 <LL_RCC_PLL_IsReady+0x18>
 800242e:	2300      	movs	r3, #0
}
 8002430:	4618      	mov	r0, r3
 8002432:	46bd      	mov	sp, r7
 8002434:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002438:	4770      	bx	lr
 800243a:	bf00      	nop
 800243c:	40021000 	.word	0x40021000

08002440 <LL_RCC_PLL_ConfigDomain_SYS>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_8
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLR)
{
 8002440:	b480      	push	{r7}
 8002442:	b085      	sub	sp, #20
 8002444:	af00      	add	r7, sp, #0
 8002446:	60f8      	str	r0, [r7, #12]
 8002448:	60b9      	str	r1, [r7, #8]
 800244a:	607a      	str	r2, [r7, #4]
 800244c:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN | RCC_PLLCFGR_PLLR,
 800244e:	4b0a      	ldr	r3, [pc, #40]	; (8002478 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8002450:	68da      	ldr	r2, [r3, #12]
 8002452:	4b0a      	ldr	r3, [pc, #40]	; (800247c <LL_RCC_PLL_ConfigDomain_SYS+0x3c>)
 8002454:	4013      	ands	r3, r2
 8002456:	68f9      	ldr	r1, [r7, #12]
 8002458:	68ba      	ldr	r2, [r7, #8]
 800245a:	4311      	orrs	r1, r2
 800245c:	687a      	ldr	r2, [r7, #4]
 800245e:	0212      	lsls	r2, r2, #8
 8002460:	4311      	orrs	r1, r2
 8002462:	683a      	ldr	r2, [r7, #0]
 8002464:	430a      	orrs	r2, r1
 8002466:	4904      	ldr	r1, [pc, #16]	; (8002478 <LL_RCC_PLL_ConfigDomain_SYS+0x38>)
 8002468:	4313      	orrs	r3, r2
 800246a:	60cb      	str	r3, [r1, #12]
             Source | PLLM | (PLLN << RCC_PLLCFGR_PLLN_Pos) | PLLR);
}
 800246c:	bf00      	nop
 800246e:	3714      	adds	r7, #20
 8002470:	46bd      	mov	sp, r7
 8002472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002476:	4770      	bx	lr
 8002478:	40021000 	.word	0x40021000
 800247c:	f9ff800c 	.word	0xf9ff800c

08002480 <LL_RCC_PLL_EnableDomain_SYS>:
  * @brief  Enable PLL output mapped on SYSCLK domain
  * @rmtoll PLLCFGR      PLLREN        LL_RCC_PLL_EnableDomain_SYS
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_EnableDomain_SYS(void)
{
 8002480:	b480      	push	{r7}
 8002482:	af00      	add	r7, sp, #0
  SET_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLREN);
 8002484:	4b05      	ldr	r3, [pc, #20]	; (800249c <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 8002486:	68db      	ldr	r3, [r3, #12]
 8002488:	4a04      	ldr	r2, [pc, #16]	; (800249c <LL_RCC_PLL_EnableDomain_SYS+0x1c>)
 800248a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800248e:	60d3      	str	r3, [r2, #12]
}
 8002490:	bf00      	nop
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	40021000 	.word	0x40021000

080024a0 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80024a0:	b480      	push	{r7}
 80024a2:	b085      	sub	sp, #20
 80024a4:	af00      	add	r7, sp, #0
 80024a6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 80024a8:	4b08      	ldr	r3, [pc, #32]	; (80024cc <LL_APB1_GRP1_EnableClock+0x2c>)
 80024aa:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80024ac:	4907      	ldr	r1, [pc, #28]	; (80024cc <LL_APB1_GRP1_EnableClock+0x2c>)
 80024ae:	687b      	ldr	r3, [r7, #4]
 80024b0:	4313      	orrs	r3, r2
 80024b2:	658b      	str	r3, [r1, #88]	; 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 80024b4:	4b05      	ldr	r3, [pc, #20]	; (80024cc <LL_APB1_GRP1_EnableClock+0x2c>)
 80024b6:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	4013      	ands	r3, r2
 80024bc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80024be:	68fb      	ldr	r3, [r7, #12]
}
 80024c0:	bf00      	nop
 80024c2:	3714      	adds	r7, #20
 80024c4:	46bd      	mov	sp, r7
 80024c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024ca:	4770      	bx	lr
 80024cc:	40021000 	.word	0x40021000

080024d0 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80024d0:	b480      	push	{r7}
 80024d2:	b085      	sub	sp, #20
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80024d8:	4b08      	ldr	r3, [pc, #32]	; (80024fc <LL_APB2_GRP1_EnableClock+0x2c>)
 80024da:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80024dc:	4907      	ldr	r1, [pc, #28]	; (80024fc <LL_APB2_GRP1_EnableClock+0x2c>)
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	4313      	orrs	r3, r2
 80024e2:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80024e4:	4b05      	ldr	r3, [pc, #20]	; (80024fc <LL_APB2_GRP1_EnableClock+0x2c>)
 80024e6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	4013      	ands	r3, r2
 80024ec:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80024ee:	68fb      	ldr	r3, [r7, #12]
}
 80024f0:	bf00      	nop
 80024f2:	3714      	adds	r7, #20
 80024f4:	46bd      	mov	sp, r7
 80024f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024fa:	4770      	bx	lr
 80024fc:	40021000 	.word	0x40021000

08002500 <LL_FLASH_SetLatency>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 8002500:	b480      	push	{r7}
 8002502:	b083      	sub	sp, #12
 8002504:	af00      	add	r7, sp, #0
 8002506:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 8002508:	4b06      	ldr	r3, [pc, #24]	; (8002524 <LL_FLASH_SetLatency+0x24>)
 800250a:	681b      	ldr	r3, [r3, #0]
 800250c:	f023 020f 	bic.w	r2, r3, #15
 8002510:	4904      	ldr	r1, [pc, #16]	; (8002524 <LL_FLASH_SetLatency+0x24>)
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	4313      	orrs	r3, r2
 8002516:	600b      	str	r3, [r1, #0]
}
 8002518:	bf00      	nop
 800251a:	370c      	adds	r7, #12
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr
 8002524:	40022000 	.word	0x40022000

08002528 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_15 (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 8002528:	b480      	push	{r7}
 800252a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 800252c:	4b04      	ldr	r3, [pc, #16]	; (8002540 <LL_FLASH_GetLatency+0x18>)
 800252e:	681b      	ldr	r3, [r3, #0]
 8002530:	f003 030f 	and.w	r3, r3, #15
}
 8002534:	4618      	mov	r0, r3
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	40022000 	.word	0x40022000

08002544 <LL_PWR_EnableRange1BoostMode>:
  * @brief  Enable main regulator voltage range 1 boost mode
  * @rmtoll CR5          R1MODE        LL_PWR_EnableRange1BoostMode
  * @retval None
  */
__STATIC_INLINE void LL_PWR_EnableRange1BoostMode(void)
{
 8002544:	b480      	push	{r7}
 8002546:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8002548:	4b06      	ldr	r3, [pc, #24]	; (8002564 <LL_PWR_EnableRange1BoostMode+0x20>)
 800254a:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800254e:	4a05      	ldr	r2, [pc, #20]	; (8002564 <LL_PWR_EnableRange1BoostMode+0x20>)
 8002550:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8002554:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
}
 8002558:	bf00      	nop
 800255a:	46bd      	mov	sp, r7
 800255c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002560:	4770      	bx	lr
 8002562:	bf00      	nop
 8002564:	40007000 	.word	0x40007000

08002568 <LL_PWR_DisableUCPDDeadBattery>:
  *         control to the UCPD (which should therefore be initialized before doing the disable).
  * @rmtoll CR3          UCPD_DBDIS           LL_PWR_DisableUCPDDeadBattery
  * @retval None
  */
__STATIC_INLINE void LL_PWR_DisableUCPDDeadBattery(void)
{
 8002568:	b480      	push	{r7}
 800256a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800256c:	4b05      	ldr	r3, [pc, #20]	; (8002584 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 800256e:	689b      	ldr	r3, [r3, #8]
 8002570:	4a04      	ldr	r2, [pc, #16]	; (8002584 <LL_PWR_DisableUCPDDeadBattery+0x1c>)
 8002572:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002576:	6093      	str	r3, [r2, #8]
}
 8002578:	bf00      	nop
 800257a:	46bd      	mov	sp, r7
 800257c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002580:	4770      	bx	lr
 8002582:	bf00      	nop
 8002584:	40007000 	.word	0x40007000

08002588 <__io_putchar>:

/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
void __io_putchar(uint8_t ch){
 8002588:	b580      	push	{r7, lr}
 800258a:	b082      	sub	sp, #8
 800258c:	af00      	add	r7, sp, #0
 800258e:	4603      	mov	r3, r0
 8002590:	71fb      	strb	r3, [r7, #7]
	USART_TransmitByte(ch);
 8002592:	79fb      	ldrb	r3, [r7, #7]
 8002594:	4618      	mov	r0, r3
 8002596:	f002 ffa9 	bl	80054ec <USART_TransmitByte>
}
 800259a:	bf00      	nop
 800259c:	3708      	adds	r7, #8
 800259e:	46bd      	mov	sp, r7
 80025a0:	bd80      	pop	{r7, pc}
	...

080025a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80025a4:	b580      	push	{r7, lr}
 80025a6:	af00      	add	r7, sp, #0

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */

  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 80025a8:	2001      	movs	r0, #1
 80025aa:	f7ff ff91 	bl	80024d0 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 80025ae:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 80025b2:	f7ff ff75 	bl	80024a0 <LL_APB1_GRP1_EnableClock>

  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80025b6:	2003      	movs	r0, #3
 80025b8:	f7ff fe24 	bl	8002204 <__NVIC_SetPriorityGrouping>

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  LL_PWR_DisableUCPDDeadBattery();
 80025bc:	f7ff ffd4 	bl	8002568 <LL_PWR_DisableUCPDDeadBattery>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80025c0:	f000 f868 	bl	8002694 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80025c4:	f7ff fb96 	bl	8001cf4 <MX_GPIO_Init>
  MX_DMA_Init();
 80025c8:	f7ff fa08 	bl	80019dc <MX_DMA_Init>
  MX_USART1_UART_Init();
 80025cc:	f002 feb2 	bl	8005334 <MX_USART1_UART_Init>
  MX_SPI2_Init();
 80025d0:	f001 f97e 	bl	80038d0 <MX_SPI2_Init>
  MX_ADC1_Init();
 80025d4:	f7fe fd88 	bl	80010e8 <MX_ADC1_Init>
  MX_ADC3_Init();
 80025d8:	f7fe fea8 	bl	800132c <MX_ADC3_Init>
  MX_SPI1_Init();
 80025dc:	f001 f8ac 	bl	8003738 <MX_SPI1_Init>
  MX_ADC4_Init();
 80025e0:	f7fe ff58 	bl	8001494 <MX_ADC4_Init>
  MX_TIM2_Init();
 80025e4:	f002 f948 	bl	8004878 <MX_TIM2_Init>
  MX_TIM3_Init();
 80025e8:	f002 f9b6 	bl	8004958 <MX_TIM3_Init>
  MX_TIM1_Init();
 80025ec:	f002 f8ec 	bl	80047c8 <MX_TIM1_Init>
  MX_TIM4_Init();
 80025f0:	f002 fa1e 	bl	8004a30 <MX_TIM4_Init>
  MX_TIM5_Init();
 80025f4:	f002 fa5a 	bl	8004aac <MX_TIM5_Init>
  MX_TIM6_Init();
 80025f8:	f002 fa96 	bl	8004b28 <MX_TIM6_Init>
  MX_TIM8_Init();
 80025fc:	f002 face 	bl	8004b9c <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  SetLED(0x0E);
 8002600:	200e      	movs	r0, #14
 8002602:	f7ff fce1 	bl	8001fc8 <SetLED>
  LL_mDelay(200);
 8002606:	20c8      	movs	r0, #200	; 0xc8
 8002608:	f00f faac 	bl	8011b64 <LL_mDelay>
  SetLED(0x00);
 800260c:	2000      	movs	r0, #0
 800260e:	f7ff fcdb 	bl	8001fc8 <SetLED>
  LL_mDelay(200);
 8002612:	20c8      	movs	r0, #200	; 0xc8
 8002614:	f00f faa6 	bl	8011b64 <LL_mDelay>
  SetLED(0x0E);
 8002618:	200e      	movs	r0, #14
 800261a:	f7ff fcd5 	bl	8001fc8 <SetLED>
  LL_mDelay(200);
 800261e:	20c8      	movs	r0, #200	; 0xc8
 8002620:	f00f faa0 	bl	8011b64 <LL_mDelay>
  SetLED(0x00);
 8002624:	2000      	movs	r0, #0
 8002626:	f7ff fccf 	bl	8001fc8 <SetLED>

  Communication_Initialize();
 800262a:	f002 ff51 	bl	80054d0 <Communication_Initialize>
  HAL_init();
 800262e:	f005 fdaf 	bl	8008190 <HAL_init>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    if (( SW_IsOn_1() == SW_ON)/*||(Get_NowSpeed()>100) */){
 8002632:	f7ff fd47 	bl	80020c4 <SW_IsOn_1>
 8002636:	4603      	mov	r3, r0
 8002638:	2b01      	cmp	r3, #1
 800263a:	d108      	bne.n	800264e <main+0xaa>
		MODE_inc();								// 1
 800263c:	f005 ffee 	bl	800861c <MODE_inc>
		LL_mDelay(200);			// SW????????
 8002640:	20c8      	movs	r0, #200	; 0xc8
 8002642:	f00f fa8f 	bl	8011b64 <LL_mDelay>
		printf("mode selecting\r\n");
 8002646:	4811      	ldr	r0, [pc, #68]	; (800268c <main+0xe8>)
 8002648:	f010 fa1a 	bl	8012a80 <puts>
 800264c:	e00e      	b.n	800266c <main+0xc8>
	}
	else if (( SW_IsOn_0() == SW_ON )||(TRUE == MODE_CheckExe())){
 800264e:	f7ff fd2d 	bl	80020ac <SW_IsOn_0>
 8002652:	4603      	mov	r3, r0
 8002654:	2b01      	cmp	r3, #1
 8002656:	d004      	beq.n	8002662 <main+0xbe>
 8002658:	f006 fc87 	bl	8008f6a <MODE_CheckExe>
 800265c:	4603      	mov	r3, r0
 800265e:	2b00      	cmp	r3, #0
 8002660:	d004      	beq.n	800266c <main+0xc8>
//		else if ( SW_ON == SW_EXE_PIN ){
		MODE_exe();								// ?
 8002662:	f006 f9c5 	bl	80089f0 <MODE_exe>
		LL_mDelay(200);			// SW????????
 8002666:	20c8      	movs	r0, #200	; 0xc8
 8002668:	f00f fa7c 	bl	8011b64 <LL_mDelay>
	}
    LL_mDelay(100);
 800266c:	2064      	movs	r0, #100	; 0x64
 800266e:	f00f fa79 	bl	8011b64 <LL_mDelay>
//  Get_Sen_Nowdata();
  printf("batt %5.2f \r",get_battLv());
 8002672:	f008 fcd5 	bl	800b020 <get_battLv>
 8002676:	ee10 3a10 	vmov	r3, s0
 800267a:	4618      	mov	r0, r3
 800267c:	f7fd ff8c 	bl	8000598 <__aeabi_f2d>
 8002680:	4602      	mov	r2, r0
 8002682:	460b      	mov	r3, r1
 8002684:	4802      	ldr	r0, [pc, #8]	; (8002690 <main+0xec>)
 8002686:	f010 f95f 	bl	8012948 <iprintf>
    if (( SW_IsOn_1() == SW_ON)/*||(Get_NowSpeed()>100) */){
 800268a:	e7d2      	b.n	8002632 <main+0x8e>
 800268c:	08017af0 	.word	0x08017af0
 8002690:	08017b00 	.word	0x08017b00

08002694 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002694:	b580      	push	{r7, lr}
 8002696:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_4);
 8002698:	2004      	movs	r0, #4
 800269a:	f7ff ff31 	bl	8002500 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency() != LL_FLASH_LATENCY_4)
 800269e:	bf00      	nop
 80026a0:	f7ff ff42 	bl	8002528 <LL_FLASH_GetLatency>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b04      	cmp	r3, #4
 80026a8:	d1fa      	bne.n	80026a0 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_EnableRange1BoostMode();
 80026aa:	f7ff ff4b 	bl	8002544 <LL_PWR_EnableRange1BoostMode>
  LL_RCC_HSI_Enable();
 80026ae:	f7ff fdcd 	bl	800224c <LL_RCC_HSI_Enable>
   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80026b2:	bf00      	nop
 80026b4:	f7ff fdda 	bl	800226c <LL_RCC_HSI_IsReady>
 80026b8:	4603      	mov	r3, r0
 80026ba:	2b01      	cmp	r3, #1
 80026bc:	d1fa      	bne.n	80026b4 <SystemClock_Config+0x20>
  {
  }

  LL_RCC_HSI_SetCalibTrimming(64);
 80026be:	2040      	movs	r0, #64	; 0x40
 80026c0:	f7ff fde8 	bl	8002294 <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_4, 85, LL_RCC_PLLR_DIV_2);
 80026c4:	2300      	movs	r3, #0
 80026c6:	2255      	movs	r2, #85	; 0x55
 80026c8:	2130      	movs	r1, #48	; 0x30
 80026ca:	2002      	movs	r0, #2
 80026cc:	f7ff feb8 	bl	8002440 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_EnableDomain_SYS();
 80026d0:	f7ff fed6 	bl	8002480 <LL_RCC_PLL_EnableDomain_SYS>
  LL_RCC_PLL_Enable();
 80026d4:	f7ff fe90 	bl	80023f8 <LL_RCC_PLL_Enable>
   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 80026d8:	bf00      	nop
 80026da:	f7ff fe9d 	bl	8002418 <LL_RCC_PLL_IsReady>
 80026de:	4603      	mov	r3, r0
 80026e0:	2b01      	cmp	r3, #1
 80026e2:	d1fa      	bne.n	80026da <SystemClock_Config+0x46>
  {
  }

  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 80026e4:	2003      	movs	r0, #3
 80026e6:	f7ff fdeb 	bl	80022c0 <LL_RCC_SetSysClkSource>
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_2);
 80026ea:	2080      	movs	r0, #128	; 0x80
 80026ec:	f7ff fe0a 	bl	8002304 <LL_RCC_SetAHBPrescaler>
   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 80026f0:	bf00      	nop
 80026f2:	f7ff fdf9 	bl	80022e8 <LL_RCC_GetSysClkSource>
 80026f6:	4603      	mov	r3, r0
 80026f8:	2b0c      	cmp	r3, #12
 80026fa:	d1fa      	bne.n	80026f2 <SystemClock_Config+0x5e>
  {
  }

  /* Insure 1s transition state at intermediate medium speed clock based on DWT */
  CoreDebug->DEMCR |= CoreDebug_DEMCR_TRCENA_Msk;
 80026fc:	4b17      	ldr	r3, [pc, #92]	; (800275c <SystemClock_Config+0xc8>)
 80026fe:	68db      	ldr	r3, [r3, #12]
 8002700:	4a16      	ldr	r2, [pc, #88]	; (800275c <SystemClock_Config+0xc8>)
 8002702:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8002706:	60d3      	str	r3, [r2, #12]
  DWT->CTRL |= DWT_CTRL_CYCCNTENA_Msk;
 8002708:	4b15      	ldr	r3, [pc, #84]	; (8002760 <SystemClock_Config+0xcc>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	4a14      	ldr	r2, [pc, #80]	; (8002760 <SystemClock_Config+0xcc>)
 800270e:	f043 0301 	orr.w	r3, r3, #1
 8002712:	6013      	str	r3, [r2, #0]
  DWT->CYCCNT = 0;
 8002714:	4b12      	ldr	r3, [pc, #72]	; (8002760 <SystemClock_Config+0xcc>)
 8002716:	2200      	movs	r2, #0
 8002718:	605a      	str	r2, [r3, #4]
  while(DWT->CYCCNT < 100);
 800271a:	bf00      	nop
 800271c:	4b10      	ldr	r3, [pc, #64]	; (8002760 <SystemClock_Config+0xcc>)
 800271e:	685b      	ldr	r3, [r3, #4]
 8002720:	2b63      	cmp	r3, #99	; 0x63
 8002722:	d9fb      	bls.n	800271c <SystemClock_Config+0x88>
  /* Set AHB prescaler*/
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8002724:	2000      	movs	r0, #0
 8002726:	f7ff fded 	bl	8002304 <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_1);
 800272a:	2000      	movs	r0, #0
 800272c:	f7ff fdfe 	bl	800232c <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 8002730:	2000      	movs	r0, #0
 8002732:	f7ff fe0f 	bl	8002354 <LL_RCC_SetAPB2Prescaler>

  LL_Init1msTick(170000000);
 8002736:	480b      	ldr	r0, [pc, #44]	; (8002764 <SystemClock_Config+0xd0>)
 8002738:	f00f fa06 	bl	8011b48 <LL_Init1msTick>

  LL_SetSystemCoreClock(170000000);
 800273c:	4809      	ldr	r0, [pc, #36]	; (8002764 <SystemClock_Config+0xd0>)
 800273e:	f00f fa39 	bl	8011bb4 <LL_SetSystemCoreClock>
  LL_RCC_SetUSARTClockSource(LL_RCC_USART1_CLKSOURCE_PCLK2);
 8002742:	f44f 3040 	mov.w	r0, #196608	; 0x30000
 8002746:	f7ff fe19 	bl	800237c <LL_RCC_SetUSARTClockSource>
  LL_RCC_SetADCClockSource(LL_RCC_ADC12_CLKSOURCE_SYSCLK);
 800274a:	4807      	ldr	r0, [pc, #28]	; (8002768 <SystemClock_Config+0xd4>)
 800274c:	f7ff fe30 	bl	80023b0 <LL_RCC_SetADCClockSource>
  LL_RCC_SetADCClockSource(LL_RCC_ADC345_CLKSOURCE_SYSCLK);
 8002750:	4806      	ldr	r0, [pc, #24]	; (800276c <SystemClock_Config+0xd8>)
 8002752:	f7ff fe2d 	bl	80023b0 <LL_RCC_SetADCClockSource>
}
 8002756:	bf00      	nop
 8002758:	bd80      	pop	{r7, pc}
 800275a:	bf00      	nop
 800275c:	e000edf0 	.word	0xe000edf0
 8002760:	e0001000 	.word	0xe0001000
 8002764:	0a21fe80 	.word	0x0a21fe80
 8002768:	001c0002 	.word	0x001c0002
 800276c:	001e0002 	.word	0x001e0002

08002770 <PARAM_setSpeedType>:
/* ============== */
/*  GainData  */
/* ============== */

void PARAM_setSpeedType( enPARAM_MODE en_mode, enPARAM_MOVE_SPEED en_speed )
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b082      	sub	sp, #8
 8002774:	af00      	add	r7, sp, #0
 8002776:	4603      	mov	r3, r0
 8002778:	460a      	mov	r2, r1
 800277a:	71fb      	strb	r3, [r7, #7]
 800277c:	4613      	mov	r3, r2
 800277e:	71bb      	strb	r3, [r7, #6]
	switch( en_mode ){
 8002780:	79fb      	ldrb	r3, [r7, #7]
 8002782:	2b17      	cmp	r3, #23
 8002784:	d00e      	beq.n	80027a4 <PARAM_setSpeedType+0x34>
 8002786:	2b17      	cmp	r3, #23
 8002788:	dc10      	bgt.n	80027ac <PARAM_setSpeedType+0x3c>
 800278a:	2b15      	cmp	r3, #21
 800278c:	d002      	beq.n	8002794 <PARAM_setSpeedType+0x24>
 800278e:	2b16      	cmp	r3, #22
 8002790:	d004      	beq.n	800279c <PARAM_setSpeedType+0x2c>
 8002792:	e00b      	b.n	80027ac <PARAM_setSpeedType+0x3c>
		
		case PARAM_ST:
			en_Speed_st = en_speed;
 8002794:	4a09      	ldr	r2, [pc, #36]	; (80027bc <PARAM_setSpeedType+0x4c>)
 8002796:	79bb      	ldrb	r3, [r7, #6]
 8002798:	7013      	strb	r3, [r2, #0]
			break;
 800279a:	e00b      	b.n	80027b4 <PARAM_setSpeedType+0x44>
		
		case PARAM_TRUN:
			en_Speed_trun = en_speed;
 800279c:	4a08      	ldr	r2, [pc, #32]	; (80027c0 <PARAM_setSpeedType+0x50>)
 800279e:	79bb      	ldrb	r3, [r7, #6]
 80027a0:	7013      	strb	r3, [r2, #0]
			break;
 80027a2:	e007      	b.n	80027b4 <PARAM_setSpeedType+0x44>
		
		case PARAM_SLA:
			en_Speed_sla = en_speed;
 80027a4:	4a07      	ldr	r2, [pc, #28]	; (80027c4 <PARAM_setSpeedType+0x54>)
 80027a6:	79bb      	ldrb	r3, [r7, #6]
 80027a8:	7013      	strb	r3, [r2, #0]
			break;
 80027aa:	e003      	b.n	80027b4 <PARAM_setSpeedType+0x44>
			
		default:
			printf("Can't find parameter type \n\r");
 80027ac:	4806      	ldr	r0, [pc, #24]	; (80027c8 <PARAM_setSpeedType+0x58>)
 80027ae:	f010 f8cb 	bl	8012948 <iprintf>
			break;
 80027b2:	bf00      	nop
	}
}
 80027b4:	bf00      	nop
 80027b6:	3708      	adds	r7, #8
 80027b8:	46bd      	mov	sp, r7
 80027ba:	bd80      	pop	{r7, pc}
 80027bc:	20000000 	.word	0x20000000
 80027c0:	20000001 	.word	0x20000001
 80027c4:	20000002 	.word	0x20000002
 80027c8:	08017b10 	.word	0x08017b10

080027cc <PARAM_getSpeed>:

const stSPEED* PARAM_getSpeed( enPARAM_MODE en_mode )
{
 80027cc:	b580      	push	{r7, lr}
 80027ce:	b084      	sub	sp, #16
 80027d0:	af00      	add	r7, sp, #0
 80027d2:	4603      	mov	r3, r0
 80027d4:	71fb      	strb	r3, [r7, #7]
	const stSPEED* p_adr;
	
	switch( en_mode ){
 80027d6:	79fb      	ldrb	r3, [r7, #7]
 80027d8:	3b01      	subs	r3, #1
 80027da:	2b16      	cmp	r3, #22
 80027dc:	d845      	bhi.n	800286a <PARAM_getSpeed+0x9e>
 80027de:	a201      	add	r2, pc, #4	; (adr r2, 80027e4 <PARAM_getSpeed+0x18>)
 80027e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80027e4:	08002841 	.word	0x08002841
 80027e8:	08002841 	.word	0x08002841
 80027ec:	08002841 	.word	0x08002841
 80027f0:	08002841 	.word	0x08002841
 80027f4:	08002841 	.word	0x08002841
 80027f8:	08002841 	.word	0x08002841
 80027fc:	08002841 	.word	0x08002841
 8002800:	0800286b 	.word	0x0800286b
 8002804:	0800286b 	.word	0x0800286b
 8002808:	0800284f 	.word	0x0800284f
 800280c:	0800284f 	.word	0x0800284f
 8002810:	0800284f 	.word	0x0800284f
 8002814:	0800286b 	.word	0x0800286b
 8002818:	0800286b 	.word	0x0800286b
 800281c:	0800285d 	.word	0x0800285d
 8002820:	0800285d 	.word	0x0800285d
 8002824:	0800285d 	.word	0x0800285d
 8002828:	0800285d 	.word	0x0800285d
 800282c:	0800285d 	.word	0x0800285d
 8002830:	0800286b 	.word	0x0800286b
 8002834:	08002841 	.word	0x08002841
 8002838:	0800284f 	.word	0x0800284f
 800283c:	0800285d 	.word	0x0800285d
//		case PARAM_BACK_DEC:											// ??????????????????(??????i)
		case PARAM_SKEW_ACC:											// ??????????????????(???)
		case PARAM_SKEW_CONST:											// ??????????????????(???)
		case PARAM_SKEW_DEC:											// ??????????????????(???)
		case PARAM_HIT_WALL:											// ????????????
			p_adr = &f_StSpeedData[en_Speed_st];
 8002840:	4b11      	ldr	r3, [pc, #68]	; (8002888 <PARAM_getSpeed+0xbc>)
 8002842:	781b      	ldrb	r3, [r3, #0]
 8002844:	011b      	lsls	r3, r3, #4
 8002846:	4a11      	ldr	r2, [pc, #68]	; (800288c <PARAM_getSpeed+0xc0>)
 8002848:	4413      	add	r3, r2
 800284a:	60fb      	str	r3, [r7, #12]
			break;
 800284c:	e017      	b.n	800287e <PARAM_getSpeed+0xb2>
			
		case PARAM_TRUN:												// ????????????
		case PARAM_ACC_TRUN:											// ??????????????????(?????????n???M????????????)
		case PARAM_CONST_TRUN:											// ??????????????????(?????????n???M????????????)
		case PARAM_DEC_TRUN:											// ??????????????????(?????????n???M????????????)
			p_adr = &f_TurnSpeedData[en_Speed_trun];
 800284e:	4b10      	ldr	r3, [pc, #64]	; (8002890 <PARAM_getSpeed+0xc4>)
 8002850:	781b      	ldrb	r3, [r3, #0]
 8002852:	011b      	lsls	r3, r3, #4
 8002854:	4a0f      	ldr	r2, [pc, #60]	; (8002894 <PARAM_getSpeed+0xc8>)
 8002856:	4413      	add	r3, r2
 8002858:	60fb      	str	r3, [r7, #12]
			break;
 800285a:	e010      	b.n	800287e <PARAM_getSpeed+0xb2>
		case PARAM_ENTRY_SURA:											// ???X???????????????[?????????O???O???i????????????(???X???????????????[??????)
		case PARAM_ACC_SURA:											// ??????????????????(???X???????????????[??????)
		case PARAM_CONST_SURA:											// ??????????????????(???X???????????????[??????)
		case PARAM_DEC_SURA:											// ??????????????????(???X???????????????[??????)
		case PARAM_EXIT_SURA:											// ???X???????????????[????????????O???i????????????(???X???????????????[??????)
			p_adr = &f_SlaSpeedData[en_Speed_sla];
 800285c:	4b0e      	ldr	r3, [pc, #56]	; (8002898 <PARAM_getSpeed+0xcc>)
 800285e:	781b      	ldrb	r3, [r3, #0]
 8002860:	011b      	lsls	r3, r3, #4
 8002862:	4a0e      	ldr	r2, [pc, #56]	; (800289c <PARAM_getSpeed+0xd0>)
 8002864:	4413      	add	r3, r2
 8002866:	60fb      	str	r3, [r7, #12]
			break;
 8002868:	e009      	b.n	800287e <PARAM_getSpeed+0xb2>

		default:														// Err???A??????????????????E???E???E???i?????????????????????j?????????h???????????????j
			printf("Can't find speed type \n\r");
 800286a:	480d      	ldr	r0, [pc, #52]	; (80028a0 <PARAM_getSpeed+0xd4>)
 800286c:	f010 f86c 	bl	8012948 <iprintf>
			p_adr = &f_SlaSpeedData[en_Speed_sla];
 8002870:	4b09      	ldr	r3, [pc, #36]	; (8002898 <PARAM_getSpeed+0xcc>)
 8002872:	781b      	ldrb	r3, [r3, #0]
 8002874:	011b      	lsls	r3, r3, #4
 8002876:	4a09      	ldr	r2, [pc, #36]	; (800289c <PARAM_getSpeed+0xd0>)
 8002878:	4413      	add	r3, r2
 800287a:	60fb      	str	r3, [r7, #12]
			break;
 800287c:	bf00      	nop
	}
	
	return p_adr;
 800287e:	68fb      	ldr	r3, [r7, #12]
}
 8002880:	4618      	mov	r0, r3
 8002882:	3710      	adds	r7, #16
 8002884:	46bd      	mov	sp, r7
 8002886:	bd80      	pop	{r7, pc}
 8002888:	20000000 	.word	0x20000000
 800288c:	08017e9c 	.word	0x08017e9c
 8002890:	20000001 	.word	0x20000001
 8002894:	08017eec 	.word	0x08017eec
 8002898:	20000002 	.word	0x20000002
 800289c:	08017f3c 	.word	0x08017f3c
 80028a0:	08017b30 	.word	0x08017b30

080028a4 <PARAM_makeSra>:
	
	return p_adr;
}
*/
void PARAM_makeSra( float f_speed, float f_angAcc, float f_g , enSLA_TYPE en_mode)
{
 80028a4:	b580      	push	{r7, lr}
 80028a6:	b094      	sub	sp, #80	; 0x50
 80028a8:	af00      	add	r7, sp, #0
 80028aa:	ed87 0a03 	vstr	s0, [r7, #12]
 80028ae:	edc7 0a02 	vstr	s1, [r7, #8]
 80028b2:	ed87 1a01 	vstr	s2, [r7, #4]
 80028b6:	4603      	mov	r3, r0
 80028b8:	70fb      	strb	r3, [r7, #3]
	float	f_start_x;					// ???J???nx???u [m]
	float	f_start_y;					// ???J???ny???u [m]
	float	f_final_x;					// ???Ix???u [m]
	float	f_final_y;					// ???Iy???u [m]
	float	f_final_ang;				// ???p?????????????????????I???p???x [rad]	
	float	f_maxAngleV		= 0;		// ???p?????????x[rad/s]
 80028ba:	f04f 0300 	mov.w	r3, #0
 80028be:	62fb      	str	r3, [r7, #44]	; 0x2c
	float	f_timeAcc		= 0;		// ????????????????????????[s]
 80028c0:	f04f 0300 	mov.w	r3, #0
 80028c4:	62bb      	str	r3, [r7, #40]	; 0x28
	float	f_accAngle		= 0;		// ???????????????p???x[rad]
 80028c6:	f04f 0300 	mov.w	r3, #0
 80028ca:	627b      	str	r3, [r7, #36]	; 0x24
	float	f_timeConst		= 0;		// ????????????????????????[s]
 80028cc:	f04f 0300 	mov.w	r3, #0
 80028d0:	623b      	str	r3, [r7, #32]
	float	f_constAngle	= 0;		// ???????????????p???x[rad]
 80028d2:	f04f 0300 	mov.w	r3, #0
 80028d6:	61fb      	str	r3, [r7, #28]
	float	f_ang			= 0;		// ?????????Z???p???A???p???x [rad]
 80028d8:	f04f 0300 	mov.w	r3, #0
 80028dc:	61bb      	str	r3, [r7, #24]
	float	f_time			= 0;		// ?????????Z???p???A???????????? [s]
 80028de:	f04f 0300 	mov.w	r3, #0
 80028e2:	617b      	str	r3, [r7, #20]
	float	f_x;						// ?????????Z???px???u [m]
	float	f_y;						// ?????????Z???py???u [m]
	uint16_t	i = 0;						// ?????????[???v???p
 80028e4:	2300      	movs	r3, #0
 80028e6:	867b      	strh	r3, [r7, #50]	; 0x32
	stSLA* 	p_adr = &st_Sla[en_mode];		// ???L???^?????????s???f???[???^
 80028e8:	78fa      	ldrb	r2, [r7, #3]
 80028ea:	4613      	mov	r3, r2
 80028ec:	00db      	lsls	r3, r3, #3
 80028ee:	4413      	add	r3, r2
 80028f0:	009b      	lsls	r3, r3, #2
 80028f2:	4aa8      	ldr	r2, [pc, #672]	; (8002b94 <PARAM_makeSra+0x2f0>)
 80028f4:	4413      	add	r3, r2
 80028f6:	613b      	str	r3, [r7, #16]

	/* ???X???????????????[????????????????????????l????????????X???????????????[?????????K???v???p???????????????[???^???????????????Z???????????? */
	switch(en_mode){
 80028f8:	78fb      	ldrb	r3, [r7, #3]
 80028fa:	2b03      	cmp	r3, #3
 80028fc:	d83a      	bhi.n	8002974 <PARAM_makeSra+0xd0>
 80028fe:	a201      	add	r2, pc, #4	; (adr r2, 8002904 <PARAM_makeSra+0x60>)
 8002900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002904:	08002915 	.word	0x08002915
 8002908:	0800292d 	.word	0x0800292d
 800290c:	0800295d 	.word	0x0800295d
 8002910:	08002945 	.word	0x08002945

		case SLA_90:
			f_start_x   = HALF_BLOCK;
 8002914:	4ba0      	ldr	r3, [pc, #640]	; (8002b98 <PARAM_makeSra+0x2f4>)
 8002916:	64fb      	str	r3, [r7, #76]	; 0x4c
			f_start_y   = 0.0f;
 8002918:	f04f 0300 	mov.w	r3, #0
 800291c:	64bb      	str	r3, [r7, #72]	; 0x48
			f_final_x   = BLOCK;
 800291e:	4b9f      	ldr	r3, [pc, #636]	; (8002b9c <PARAM_makeSra+0x2f8>)
 8002920:	647b      	str	r3, [r7, #68]	; 0x44
			f_final_y   = HALF_BLOCK;
 8002922:	4b9d      	ldr	r3, [pc, #628]	; (8002b98 <PARAM_makeSra+0x2f4>)
 8002924:	643b      	str	r3, [r7, #64]	; 0x40
			f_final_ang = 90.0f * DEG_TO_RAD;
 8002926:	4b9e      	ldr	r3, [pc, #632]	; (8002ba0 <PARAM_makeSra+0x2fc>)
 8002928:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 800292a:	e024      	b.n	8002976 <PARAM_makeSra+0xd2>

		case SLA_45:
			f_start_x   = HALF_BLOCK;
 800292c:	4b9a      	ldr	r3, [pc, #616]	; (8002b98 <PARAM_makeSra+0x2f4>)
 800292e:	64fb      	str	r3, [r7, #76]	; 0x4c
			f_start_y   = 0.0f;
 8002930:	f04f 0300 	mov.w	r3, #0
 8002934:	64bb      	str	r3, [r7, #72]	; 0x48
			f_final_x   = BLOCK * 0.75f;
 8002936:	4b9b      	ldr	r3, [pc, #620]	; (8002ba4 <PARAM_makeSra+0x300>)
 8002938:	647b      	str	r3, [r7, #68]	; 0x44
			f_final_y   = BLOCK * 0.75f;
 800293a:	4b9a      	ldr	r3, [pc, #616]	; (8002ba4 <PARAM_makeSra+0x300>)
 800293c:	643b      	str	r3, [r7, #64]	; 0x40
			f_final_ang = 45.0f * DEG_TO_RAD;
 800293e:	4b9a      	ldr	r3, [pc, #616]	; (8002ba8 <PARAM_makeSra+0x304>)
 8002940:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 8002942:	e018      	b.n	8002976 <PARAM_makeSra+0xd2>
			
		case SLA_N90:
			f_start_x   = HALF_BLOCK * 0.5f * 1.4142f;
 8002944:	4b99      	ldr	r3, [pc, #612]	; (8002bac <PARAM_makeSra+0x308>)
 8002946:	64fb      	str	r3, [r7, #76]	; 0x4c
			f_start_y   = 0.0f;
 8002948:	f04f 0300 	mov.w	r3, #0
 800294c:	64bb      	str	r3, [r7, #72]	; 0x48
			f_final_x   = HALF_BLOCK * 1.4142f;
 800294e:	4b98      	ldr	r3, [pc, #608]	; (8002bb0 <PARAM_makeSra+0x30c>)
 8002950:	647b      	str	r3, [r7, #68]	; 0x44
			f_final_y   = HALF_BLOCK * 0.5f * 1.4142f;
 8002952:	4b96      	ldr	r3, [pc, #600]	; (8002bac <PARAM_makeSra+0x308>)
 8002954:	643b      	str	r3, [r7, #64]	; 0x40
			f_final_ang = 90.0f * DEG_TO_RAD;
 8002956:	4b92      	ldr	r3, [pc, #584]	; (8002ba0 <PARAM_makeSra+0x2fc>)
 8002958:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 800295a:	e00c      	b.n	8002976 <PARAM_makeSra+0xd2>
			
		case SLA_135:
			f_start_x   = HALF_BLOCK;
 800295c:	4b8e      	ldr	r3, [pc, #568]	; (8002b98 <PARAM_makeSra+0x2f4>)
 800295e:	64fb      	str	r3, [r7, #76]	; 0x4c
			f_start_y   = 0.0f;
 8002960:	f04f 0300 	mov.w	r3, #0
 8002964:	64bb      	str	r3, [r7, #72]	; 0x48
			f_final_x   = BLOCK * 1.25f;
 8002966:	4b93      	ldr	r3, [pc, #588]	; (8002bb4 <PARAM_makeSra+0x310>)
 8002968:	647b      	str	r3, [r7, #68]	; 0x44
			f_final_y   = BLOCK * 0.25;
 800296a:	4b93      	ldr	r3, [pc, #588]	; (8002bb8 <PARAM_makeSra+0x314>)
 800296c:	643b      	str	r3, [r7, #64]	; 0x40
			f_final_ang = 135.0f * DEG_TO_RAD;
 800296e:	4b93      	ldr	r3, [pc, #588]	; (8002bbc <PARAM_makeSra+0x318>)
 8002970:	63fb      	str	r3, [r7, #60]	; 0x3c
			break;
 8002972:	e000      	b.n	8002976 <PARAM_makeSra+0xd2>

		default:
			break;
 8002974:	bf00      	nop
	}

	/* caluculate acc and dec angle speed */
	f_maxAngleV		= f_g / f_speed;							// max angle speed[rad/s] (omega[rad/s] = g[m/s^2] / v[m/s] )
 8002976:	edd7 6a01 	vldr	s13, [r7, #4]
 800297a:	ed97 7a03 	vldr	s14, [r7, #12]
 800297e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002982:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	f_timeAcc		= f_maxAngleV / f_angAcc;					// acc time[s]
 8002986:	edd7 6a0b 	vldr	s13, [r7, #44]	; 0x2c
 800298a:	ed97 7a02 	vldr	s14, [r7, #8]
 800298e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002992:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	f_accAngle		= 0.5f * f_angAcc * f_timeAcc * f_timeAcc;	// acc angle[rad] (theta[rad] = 1/2 * a[rad/s^2] * t[s]^2 )
 8002996:	edd7 7a02 	vldr	s15, [r7, #8]
 800299a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800299e:	ee27 7a87 	vmul.f32	s14, s15, s14
 80029a2:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 80029a6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029aa:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 80029ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80029b2:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
	f_constAngle	= f_final_ang - f_accAngle * 2;				// const angle[rad] (theta[rad] = Totalangle - (acc angle + dec angle) )
 80029b6:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 80029ba:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80029be:	ed97 7a0f 	vldr	s14, [r7, #60]	; 0x3c
 80029c2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029c6:	edc7 7a07 	vstr	s15, [r7, #28]
	f_timeConst		= f_constAngle / f_maxAngleV;				// max angle speed time[s]( t[s] = theta[rad] / omega[rad/s] )
 80029ca:	edd7 6a07 	vldr	s13, [r7, #28]
 80029ce:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 80029d2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80029d6:	edc7 7a08 	vstr	s15, [r7, #32]

	/* -------------------------------- */
	/* sla end position */
	/* -------------------------------- */
	/* start position */
	f_x		= f_start_x;
 80029da:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80029dc:	63bb      	str	r3, [r7, #56]	; 0x38
	f_y		= f_start_y;
 80029de:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80029e0:	637b      	str	r3, [r7, #52]	; 0x34

	/* ACC */
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 80029e2:	2300      	movs	r3, #0
 80029e4:	867b      	strh	r3, [r7, #50]	; 0x32
 80029e6:	e05b      	b.n	8002aa0 <PARAM_makeSra+0x1fc>
	
		f_time	=  0.001f * (float)i;								// time[s]
 80029e8:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 80029ea:	ee07 3a90 	vmov	s15, r3
 80029ee:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80029f2:	ed9f 7a73 	vldr	s14, [pc, #460]	; 8002bc0 <PARAM_makeSra+0x31c>
 80029f6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029fa:	edc7 7a05 	vstr	s15, [r7, #20]
		f_ang	=  0.5f * f_angAcc * f_time * f_time;				// angle[rad] (theta[rad] = 1/2 * a[rad/s^2] * t[s]^2 )
 80029fe:	edd7 7a02 	vldr	s15, [r7, #8]
 8002a02:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002a06:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002a0a:	edd7 7a05 	vldr	s15, [r7, #20]
 8002a0e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a12:	ed97 7a05 	vldr	s14, [r7, #20]
 8002a16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a1a:	edc7 7a06 	vstr	s15, [r7, #24]
		f_x		+= f_speed * (float)sin( f_ang ) * 0.001f;			// Xposition[m]
 8002a1e:	69b8      	ldr	r0, [r7, #24]
 8002a20:	f7fd fdba 	bl	8000598 <__aeabi_f2d>
 8002a24:	4602      	mov	r2, r0
 8002a26:	460b      	mov	r3, r1
 8002a28:	ec43 2b10 	vmov	d0, r2, r3
 8002a2c:	f013 ff34 	bl	8016898 <sin>
 8002a30:	ec53 2b10 	vmov	r2, r3, d0
 8002a34:	4610      	mov	r0, r2
 8002a36:	4619      	mov	r1, r3
 8002a38:	f7fe f8fe 	bl	8000c38 <__aeabi_d2f>
 8002a3c:	ee07 0a10 	vmov	s14, r0
 8002a40:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a48:	ed9f 7a5d 	vldr	s14, [pc, #372]	; 8002bc0 <PARAM_makeSra+0x31c>
 8002a4c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a50:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002a54:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a58:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		f_y		+= f_speed * (float)cos( f_ang ) * 0.001f;			// Yposition[m]
 8002a5c:	69b8      	ldr	r0, [r7, #24]
 8002a5e:	f7fd fd9b 	bl	8000598 <__aeabi_f2d>
 8002a62:	4602      	mov	r2, r0
 8002a64:	460b      	mov	r3, r1
 8002a66:	ec43 2b10 	vmov	d0, r2, r3
 8002a6a:	f013 fec5 	bl	80167f8 <cos>
 8002a6e:	ec53 2b10 	vmov	r2, r3, d0
 8002a72:	4610      	mov	r0, r2
 8002a74:	4619      	mov	r1, r3
 8002a76:	f7fe f8df 	bl	8000c38 <__aeabi_d2f>
 8002a7a:	ee07 0a10 	vmov	s14, r0
 8002a7e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002a82:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002a86:	ed9f 7a4e 	vldr	s14, [pc, #312]	; 8002bc0 <PARAM_makeSra+0x31c>
 8002a8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a8e:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002a92:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a96:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 8002a9a:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002a9c:	3301      	adds	r3, #1
 8002a9e:	867b      	strh	r3, [r7, #50]	; 0x32
 8002aa0:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002aa4:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8002bc4 <PARAM_makeSra+0x320>
 8002aa8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002aac:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ab0:	ee17 3a90 	vmov	r3, s15
 8002ab4:	b29b      	uxth	r3, r3
 8002ab6:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8002ab8:	429a      	cmp	r2, r3
 8002aba:	d395      	bcc.n	80029e8 <PARAM_makeSra+0x144>
	}
	
	/* CONST */
	for( i=0; i<(uint16_t)(f_timeConst*1000); i++ ){				// [msec]
 8002abc:	2300      	movs	r3, #0
 8002abe:	867b      	strh	r3, [r7, #50]	; 0x32
 8002ac0:	e057      	b.n	8002b72 <PARAM_makeSra+0x2ce>
	
		f_time	 = 0.001f * (float)i;							// time[s]
 8002ac2:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002ac4:	ee07 3a90 	vmov	s15, r3
 8002ac8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002acc:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002bc0 <PARAM_makeSra+0x31c>
 8002ad0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002ad4:	edc7 7a05 	vstr	s15, [r7, #20]
		f_ang	 = f_accAngle + f_maxAngleV * f_time;			// angle[rad] (theta[rad] = omega[rad/s] * t[s] )
 8002ad8:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8002adc:	edd7 7a05 	vldr	s15, [r7, #20]
 8002ae0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002ae4:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002ae8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002aec:	edc7 7a06 	vstr	s15, [r7, #24]
		f_x		+= f_speed * (float)sin( f_ang ) * 0.001f;		// Xposition[m]
 8002af0:	69b8      	ldr	r0, [r7, #24]
 8002af2:	f7fd fd51 	bl	8000598 <__aeabi_f2d>
 8002af6:	4602      	mov	r2, r0
 8002af8:	460b      	mov	r3, r1
 8002afa:	ec43 2b10 	vmov	d0, r2, r3
 8002afe:	f013 fecb 	bl	8016898 <sin>
 8002b02:	ec53 2b10 	vmov	r2, r3, d0
 8002b06:	4610      	mov	r0, r2
 8002b08:	4619      	mov	r1, r3
 8002b0a:	f7fe f895 	bl	8000c38 <__aeabi_d2f>
 8002b0e:	ee07 0a10 	vmov	s14, r0
 8002b12:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b16:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b1a:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8002bc0 <PARAM_makeSra+0x31c>
 8002b1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b22:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002b26:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b2a:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		f_y		+= f_speed * (float)cos( f_ang ) * 0.001f;		// Yposition[m]
 8002b2e:	69b8      	ldr	r0, [r7, #24]
 8002b30:	f7fd fd32 	bl	8000598 <__aeabi_f2d>
 8002b34:	4602      	mov	r2, r0
 8002b36:	460b      	mov	r3, r1
 8002b38:	ec43 2b10 	vmov	d0, r2, r3
 8002b3c:	f013 fe5c 	bl	80167f8 <cos>
 8002b40:	ec53 2b10 	vmov	r2, r3, d0
 8002b44:	4610      	mov	r0, r2
 8002b46:	4619      	mov	r1, r3
 8002b48:	f7fe f876 	bl	8000c38 <__aeabi_d2f>
 8002b4c:	ee07 0a10 	vmov	s14, r0
 8002b50:	edd7 7a03 	vldr	s15, [r7, #12]
 8002b54:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002b58:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8002bc0 <PARAM_makeSra+0x31c>
 8002b5c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b60:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002b64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b68:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	for( i=0; i<(uint16_t)(f_timeConst*1000); i++ ){				// [msec]
 8002b6c:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002b6e:	3301      	adds	r3, #1
 8002b70:	867b      	strh	r3, [r7, #50]	; 0x32
 8002b72:	edd7 7a08 	vldr	s15, [r7, #32]
 8002b76:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002bc4 <PARAM_makeSra+0x320>
 8002b7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002b7e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002b82:	ee17 3a90 	vmov	r3, s15
 8002b86:	b29b      	uxth	r3, r3
 8002b88:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8002b8a:	429a      	cmp	r2, r3
 8002b8c:	d399      	bcc.n	8002ac2 <PARAM_makeSra+0x21e>
	}

	/* DEC*/
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 8002b8e:	2300      	movs	r3, #0
 8002b90:	867b      	strh	r3, [r7, #50]	; 0x32
 8002b92:	e07d      	b.n	8002c90 <PARAM_makeSra+0x3ec>
 8002b94:	20000f14 	.word	0x20000f14
 8002b98:	3d3851ec 	.word	0x3d3851ec
 8002b9c:	3db851ec 	.word	0x3db851ec
 8002ba0:	3fc90ff9 	.word	0x3fc90ff9
 8002ba4:	3d8a3d71 	.word	0x3d8a3d71
 8002ba8:	3f490ff9 	.word	0x3f490ff9
 8002bac:	3d02552a 	.word	0x3d02552a
 8002bb0:	3d82552a 	.word	0x3d82552a
 8002bb4:	3de66667 	.word	0x3de66667
 8002bb8:	3cb851ec 	.word	0x3cb851ec
 8002bbc:	4016cbfb 	.word	0x4016cbfb
 8002bc0:	3a83126f 	.word	0x3a83126f
 8002bc4:	447a0000 	.word	0x447a0000
	
		f_time	 = 0.001f * (float)i;							// time[s]
 8002bc8:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002bca:	ee07 3a90 	vmov	s15, r3
 8002bce:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002bd2:	ed1f 7a05 	vldr	s14, [pc, #-20]	; 8002bc0 <PARAM_makeSra+0x31c>
 8002bd6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bda:	edc7 7a05 	vstr	s15, [r7, #20]
		f_ang	 = f_accAngle + f_constAngle +0.5f * f_angAcc * f_time * f_time;	// angle[rad] (theta[rad] = 1/2 * a[rad/s^2] * t[s]^2 )
 8002bde:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002be2:	edd7 7a07 	vldr	s15, [r7, #28]
 8002be6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002bea:	edd7 7a02 	vldr	s15, [r7, #8]
 8002bee:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002bf2:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002bf6:	edd7 7a05 	vldr	s15, [r7, #20]
 8002bfa:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8002bfe:	edd7 7a05 	vldr	s15, [r7, #20]
 8002c02:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002c06:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c0a:	edc7 7a06 	vstr	s15, [r7, #24]
		f_x		+= f_speed * (float)sin( f_ang ) * 0.001f;		// Xposition[m]
 8002c0e:	69b8      	ldr	r0, [r7, #24]
 8002c10:	f7fd fcc2 	bl	8000598 <__aeabi_f2d>
 8002c14:	4602      	mov	r2, r0
 8002c16:	460b      	mov	r3, r1
 8002c18:	ec43 2b10 	vmov	d0, r2, r3
 8002c1c:	f013 fe3c 	bl	8016898 <sin>
 8002c20:	ec53 2b10 	vmov	r2, r3, d0
 8002c24:	4610      	mov	r0, r2
 8002c26:	4619      	mov	r1, r3
 8002c28:	f7fe f806 	bl	8000c38 <__aeabi_d2f>
 8002c2c:	ee07 0a10 	vmov	s14, r0
 8002c30:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c34:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c38:	ed1f 7a1f 	vldr	s14, [pc, #-124]	; 8002bc0 <PARAM_makeSra+0x31c>
 8002c3c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c40:	ed97 7a0e 	vldr	s14, [r7, #56]	; 0x38
 8002c44:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c48:	edc7 7a0e 	vstr	s15, [r7, #56]	; 0x38
		f_y		+= f_speed * (float)cos( f_ang ) * 0.001f;		// Yposition[m]
 8002c4c:	69b8      	ldr	r0, [r7, #24]
 8002c4e:	f7fd fca3 	bl	8000598 <__aeabi_f2d>
 8002c52:	4602      	mov	r2, r0
 8002c54:	460b      	mov	r3, r1
 8002c56:	ec43 2b10 	vmov	d0, r2, r3
 8002c5a:	f013 fdcd 	bl	80167f8 <cos>
 8002c5e:	ec53 2b10 	vmov	r2, r3, d0
 8002c62:	4610      	mov	r0, r2
 8002c64:	4619      	mov	r1, r3
 8002c66:	f7fd ffe7 	bl	8000c38 <__aeabi_d2f>
 8002c6a:	ee07 0a10 	vmov	s14, r0
 8002c6e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002c72:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002c76:	ed1f 7a2e 	vldr	s14, [pc, #-184]	; 8002bc0 <PARAM_makeSra+0x31c>
 8002c7a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c7e:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8002c82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002c86:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
	for( i=0; i<(uint16_t)(f_timeAcc*1000); i++ ){				// [msec]
 8002c8a:	8e7b      	ldrh	r3, [r7, #50]	; 0x32
 8002c8c:	3301      	adds	r3, #1
 8002c8e:	867b      	strh	r3, [r7, #50]	; 0x32
 8002c90:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002c94:	ed1f 7a35 	vldr	s14, [pc, #-212]	; 8002bc4 <PARAM_makeSra+0x320>
 8002c98:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c9c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ca0:	ee17 3a90 	vmov	r3, s15
 8002ca4:	b29b      	uxth	r3, r3
 8002ca6:	8e7a      	ldrh	r2, [r7, #50]	; 0x32
 8002ca8:	429a      	cmp	r2, r3
 8002caa:	d38d      	bcc.n	8002bc8 <PARAM_makeSra+0x324>
	}

	/* ---------------------------- */
	/*  sla parameter  */
	/* ---------------------------- */
	p_adr->f_speed				= f_speed;
 8002cac:	693b      	ldr	r3, [r7, #16]
 8002cae:	68fa      	ldr	r2, [r7, #12]
 8002cb0:	601a      	str	r2, [r3, #0]
	printf("enter speed %5.2f\n\r",f_speed);
 8002cb2:	68f8      	ldr	r0, [r7, #12]
 8002cb4:	f7fd fc70 	bl	8000598 <__aeabi_f2d>
 8002cb8:	4602      	mov	r2, r0
 8002cba:	460b      	mov	r3, r1
 8002cbc:	488a      	ldr	r0, [pc, #552]	; (8002ee8 <PARAM_makeSra+0x644>)
 8002cbe:	f00f fe43 	bl	8012948 <iprintf>
	p_adr->f_angAcc				= f_angAcc;// * RAD_TO_DEG ;
 8002cc2:	693b      	ldr	r3, [r7, #16]
 8002cc4:	68ba      	ldr	r2, [r7, #8]
 8002cc6:	605a      	str	r2, [r3, #4]
	printf("angle acc%5.2f\n\r",f_angAcc);// * RAD_TO_DEG);
 8002cc8:	68b8      	ldr	r0, [r7, #8]
 8002cca:	f7fd fc65 	bl	8000598 <__aeabi_f2d>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	460b      	mov	r3, r1
 8002cd2:	4886      	ldr	r0, [pc, #536]	; (8002eec <PARAM_makeSra+0x648>)
 8002cd4:	f00f fe38 	bl	8012948 <iprintf>
	p_adr->f_angvel				= f_maxAngleV;// * RAD_TO_DEG;
 8002cd8:	693b      	ldr	r3, [r7, #16]
 8002cda:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8002cdc:	609a      	str	r2, [r3, #8]
	printf("max angle speed%5.2f\n\r",f_maxAngleV);// * RAD_TO_DEG);
 8002cde:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8002ce0:	f7fd fc5a 	bl	8000598 <__aeabi_f2d>
 8002ce4:	4602      	mov	r2, r0
 8002ce6:	460b      	mov	r3, r1
 8002ce8:	4881      	ldr	r0, [pc, #516]	; (8002ef0 <PARAM_makeSra+0x64c>)
 8002cea:	f00f fe2d 	bl	8012948 <iprintf>
	p_adr->us_accAngvelTime		= (uint16_t)( f_timeAcc * 1000.0f );
 8002cee:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002cf2:	ed9f 7a80 	vldr	s14, [pc, #512]	; 8002ef4 <PARAM_makeSra+0x650>
 8002cf6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cfa:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002cfe:	ee17 3a90 	vmov	r3, s15
 8002d02:	b29a      	uxth	r2, r3
 8002d04:	693b      	ldr	r3, [r7, #16]
 8002d06:	829a      	strh	r2, [r3, #20]
	printf("time of angle acc %5.2f\n\r",f_timeAcc * 1000.0f);
 8002d08:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 8002d0c:	ed9f 7a79 	vldr	s14, [pc, #484]	; 8002ef4 <PARAM_makeSra+0x650>
 8002d10:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d14:	ee17 0a90 	vmov	r0, s15
 8002d18:	f7fd fc3e 	bl	8000598 <__aeabi_f2d>
 8002d1c:	4602      	mov	r2, r0
 8002d1e:	460b      	mov	r3, r1
 8002d20:	4875      	ldr	r0, [pc, #468]	; (8002ef8 <PARAM_makeSra+0x654>)
 8002d22:	f00f fe11 	bl	8012948 <iprintf>
	p_adr->us_constAngvelTime	= (uint16_t)( f_timeConst * 1000.0f );
 8002d26:	edd7 7a08 	vldr	s15, [r7, #32]
 8002d2a:	ed9f 7a72 	vldr	s14, [pc, #456]	; 8002ef4 <PARAM_makeSra+0x650>
 8002d2e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d32:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d36:	ee17 3a90 	vmov	r3, s15
 8002d3a:	b29a      	uxth	r2, r3
 8002d3c:	693b      	ldr	r3, [r7, #16]
 8002d3e:	82da      	strh	r2, [r3, #22]
	printf("time of constant angle acc %5.2f\n\r",f_timeConst * 1000.0f);
 8002d40:	edd7 7a08 	vldr	s15, [r7, #32]
 8002d44:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8002ef4 <PARAM_makeSra+0x650>
 8002d48:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d4c:	ee17 0a90 	vmov	r0, s15
 8002d50:	f7fd fc22 	bl	8000598 <__aeabi_f2d>
 8002d54:	4602      	mov	r2, r0
 8002d56:	460b      	mov	r3, r1
 8002d58:	4868      	ldr	r0, [pc, #416]	; (8002efc <PARAM_makeSra+0x658>)
 8002d5a:	f00f fdf5 	bl	8012948 <iprintf>
	p_adr->f_ang_AccEnd			= f_accAngle;// * RAD_TO_DEG;
 8002d5e:	693b      	ldr	r3, [r7, #16]
 8002d60:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8002d62:	619a      	str	r2, [r3, #24]
	printf("acc angle[deg] %5.2f\n\r",f_accAngle);// * RAD_TO_DEG);
 8002d64:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8002d66:	f7fd fc17 	bl	8000598 <__aeabi_f2d>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	460b      	mov	r3, r1
 8002d6e:	4864      	ldr	r0, [pc, #400]	; (8002f00 <PARAM_makeSra+0x65c>)
 8002d70:	f00f fdea 	bl	8012948 <iprintf>
	p_adr->f_ang_ConstEnd		= ( f_accAngle + f_constAngle );// * RAD_TO_DEG;
 8002d74:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002d78:	edd7 7a07 	vldr	s15, [r7, #28]
 8002d7c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d80:	693b      	ldr	r3, [r7, #16]
 8002d82:	edc3 7a07 	vstr	s15, [r3, #28]
	printf("const angle[deg] %5.2f\n\r",( f_accAngle + f_constAngle ));// * RAD_TO_DEG);
 8002d86:	ed97 7a09 	vldr	s14, [r7, #36]	; 0x24
 8002d8a:	edd7 7a07 	vldr	s15, [r7, #28]
 8002d8e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002d92:	ee17 0a90 	vmov	r0, s15
 8002d96:	f7fd fbff 	bl	8000598 <__aeabi_f2d>
 8002d9a:	4602      	mov	r2, r0
 8002d9c:	460b      	mov	r3, r1
 8002d9e:	4859      	ldr	r0, [pc, #356]	; (8002f04 <PARAM_makeSra+0x660>)
 8002da0:	f00f fdd2 	bl	8012948 <iprintf>
	p_adr->f_ang_Total			= f_final_ang;// * RAD_TO_DEG;
 8002da4:	693b      	ldr	r3, [r7, #16]
 8002da6:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8002da8:	621a      	str	r2, [r3, #32]
	printf("angle [deg] %5.2f\n\r",f_final_ang);// * RAD_TO_DEG);
 8002daa:	6bf8      	ldr	r0, [r7, #60]	; 0x3c
 8002dac:	f7fd fbf4 	bl	8000598 <__aeabi_f2d>
 8002db0:	4602      	mov	r2, r0
 8002db2:	460b      	mov	r3, r1
 8002db4:	4854      	ldr	r0, [pc, #336]	; (8002f08 <PARAM_makeSra+0x664>)
 8002db6:	f00f fdc7 	bl	8012948 <iprintf>
	
	/* calaculate enter and exit length */
	switch(en_mode){
 8002dba:	78fb      	ldrb	r3, [r7, #3]
 8002dbc:	2b03      	cmp	r3, #3
 8002dbe:	d86f      	bhi.n	8002ea0 <PARAM_makeSra+0x5fc>
 8002dc0:	a201      	add	r2, pc, #4	; (adr r2, 8002dc8 <PARAM_makeSra+0x524>)
 8002dc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dc6:	bf00      	nop
 8002dc8:	08002dd9 	.word	0x08002dd9
 8002dcc:	08002dff 	.word	0x08002dff
 8002dd0:	08002e63 	.word	0x08002e63
 8002dd4:	08002e3d 	.word	0x08002e3d
		case SLA_90:
			p_adr->f_escapeLen = f_final_x - f_x ;
 8002dd8:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002ddc:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002de0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002de4:	693b      	ldr	r3, [r7, #16]
 8002de6:	edc3 7a04 	vstr	s15, [r3, #16]
			p_adr->f_entryLen  = f_final_y - f_y ;
 8002dea:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002dee:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002df2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002df6:	693b      	ldr	r3, [r7, #16]
 8002df8:	edc3 7a03 	vstr	s15, [r3, #12]
			break;
 8002dfc:	e051      	b.n	8002ea2 <PARAM_makeSra+0x5fe>

		case SLA_45:
			p_adr->f_escapeLen = 1.4142f * ( f_final_x - f_x );
 8002dfe:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002e02:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002e06:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e0a:	ed9f 7a40 	vldr	s14, [pc, #256]	; 8002f0c <PARAM_makeSra+0x668>
 8002e0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e12:	693b      	ldr	r3, [r7, #16]
 8002e14:	edc3 7a04 	vstr	s15, [r3, #16]
			p_adr->f_entryLen  = f_final_y - f_y - ( f_final_x - f_x );
 8002e18:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002e1c:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002e20:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e24:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8002e28:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002e2c:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002e30:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e34:	693b      	ldr	r3, [r7, #16]
 8002e36:	edc3 7a03 	vstr	s15, [r3, #12]
			break;
 8002e3a:	e032      	b.n	8002ea2 <PARAM_makeSra+0x5fe>

		case SLA_N90:
			p_adr->f_escapeLen = f_final_x - f_x;
 8002e3c:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002e40:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002e44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e48:	693b      	ldr	r3, [r7, #16]
 8002e4a:	edc3 7a04 	vstr	s15, [r3, #16]
			p_adr->f_entryLen  = f_final_y - f_y;
 8002e4e:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002e52:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002e56:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e5a:	693b      	ldr	r3, [r7, #16]
 8002e5c:	edc3 7a03 	vstr	s15, [r3, #12]
			break;
 8002e60:	e01f      	b.n	8002ea2 <PARAM_makeSra+0x5fe>

		case SLA_135:
			p_adr->f_escapeLen = 1.4142f * ( f_final_x - f_x );
 8002e62:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002e66:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002e6a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002e6e:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002f0c <PARAM_makeSra+0x668>
 8002e72:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002e76:	693b      	ldr	r3, [r7, #16]
 8002e78:	edc3 7a04 	vstr	s15, [r3, #16]
			p_adr->f_entryLen  = f_final_y - f_y + ( f_final_x - f_x );
 8002e7c:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002e80:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002e84:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002e88:	edd7 6a11 	vldr	s13, [r7, #68]	; 0x44
 8002e8c:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002e90:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8002e94:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e98:	693b      	ldr	r3, [r7, #16]
 8002e9a:	edc3 7a03 	vstr	s15, [r3, #12]
			break;
 8002e9e:	e000      	b.n	8002ea2 <PARAM_makeSra+0x5fe>

		default:
			break;
 8002ea0:	bf00      	nop
	}
	printf("entry %6.4f\n\r",f_final_x - f_x);
 8002ea2:	ed97 7a11 	vldr	s14, [r7, #68]	; 0x44
 8002ea6:	edd7 7a0e 	vldr	s15, [r7, #56]	; 0x38
 8002eaa:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002eae:	ee17 0a90 	vmov	r0, s15
 8002eb2:	f7fd fb71 	bl	8000598 <__aeabi_f2d>
 8002eb6:	4602      	mov	r2, r0
 8002eb8:	460b      	mov	r3, r1
 8002eba:	4815      	ldr	r0, [pc, #84]	; (8002f10 <PARAM_makeSra+0x66c>)
 8002ebc:	f00f fd44 	bl	8012948 <iprintf>
	printf("escape %6.4f\n\r",f_final_y - f_y);
 8002ec0:	ed97 7a10 	vldr	s14, [r7, #64]	; 0x40
 8002ec4:	edd7 7a0d 	vldr	s15, [r7, #52]	; 0x34
 8002ec8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002ecc:	ee17 0a90 	vmov	r0, s15
 8002ed0:	f7fd fb62 	bl	8000598 <__aeabi_f2d>
 8002ed4:	4602      	mov	r2, r0
 8002ed6:	460b      	mov	r3, r1
 8002ed8:	480e      	ldr	r0, [pc, #56]	; (8002f14 <PARAM_makeSra+0x670>)
 8002eda:	f00f fd35 	bl	8012948 <iprintf>
}
 8002ede:	bf00      	nop
 8002ee0:	3750      	adds	r7, #80	; 0x50
 8002ee2:	46bd      	mov	sp, r7
 8002ee4:	bd80      	pop	{r7, pc}
 8002ee6:	bf00      	nop
 8002ee8:	08017b4c 	.word	0x08017b4c
 8002eec:	08017b60 	.word	0x08017b60
 8002ef0:	08017b74 	.word	0x08017b74
 8002ef4:	447a0000 	.word	0x447a0000
 8002ef8:	08017b8c 	.word	0x08017b8c
 8002efc:	08017ba8 	.word	0x08017ba8
 8002f00:	08017bcc 	.word	0x08017bcc
 8002f04:	08017be4 	.word	0x08017be4
 8002f08:	08017c00 	.word	0x08017c00
 8002f0c:	3fb50481 	.word	0x3fb50481
 8002f10:	08017c14 	.word	0x08017c14
 8002f14:	08017c24 	.word	0x08017c24

08002f18 <PARAM_getSra>:

stSLA* PARAM_getSra( enSLA_TYPE en_mode )
{
 8002f18:	b480      	push	{r7}
 8002f1a:	b083      	sub	sp, #12
 8002f1c:	af00      	add	r7, sp, #0
 8002f1e:	4603      	mov	r3, r0
 8002f20:	71fb      	strb	r3, [r7, #7]
	return &st_Sla[en_mode];
 8002f22:	79fa      	ldrb	r2, [r7, #7]
 8002f24:	4613      	mov	r3, r2
 8002f26:	00db      	lsls	r3, r3, #3
 8002f28:	4413      	add	r3, r2
 8002f2a:	009b      	lsls	r3, r3, #2
 8002f2c:	4a03      	ldr	r2, [pc, #12]	; (8002f3c <PARAM_getSra+0x24>)
 8002f2e:	4413      	add	r3, r2
}
 8002f30:	4618      	mov	r0, r3
 8002f32:	370c      	adds	r7, #12
 8002f34:	46bd      	mov	sp, r7
 8002f36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f3a:	4770      	bx	lr
 8002f3c:	20000f14 	.word	0x20000f14

08002f40 <initQueue>:
	}
	printf("\n");
}

//
void initQueue(queue_t* pQueue) {
 8002f40:	b480      	push	{r7}
 8002f42:	b085      	sub	sp, #20
 8002f44:	af00      	add	r7, sp, #0
 8002f46:	6078      	str	r0, [r7, #4]
	int i;
	//0
	for (i = 0; i <= SIZE - 1; i++) {
 8002f48:	2300      	movs	r3, #0
 8002f4a:	60fb      	str	r3, [r7, #12]
 8002f4c:	e013      	b.n	8002f76 <initQueue+0x36>
		pQueue->data[i].x =  0 ;
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	68fa      	ldr	r2, [r7, #12]
 8002f52:	2100      	movs	r1, #0
 8002f54:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
		pQueue->data[i].y =  0 ;
 8002f58:	687a      	ldr	r2, [r7, #4]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	4413      	add	r3, r2
 8002f60:	2200      	movs	r2, #0
 8002f62:	705a      	strb	r2, [r3, #1]
		pQueue->data[i].step =  0 ;
 8002f64:	687a      	ldr	r2, [r7, #4]
 8002f66:	68fb      	ldr	r3, [r7, #12]
 8002f68:	009b      	lsls	r3, r3, #2
 8002f6a:	4413      	add	r3, r2
 8002f6c:	2200      	movs	r2, #0
 8002f6e:	805a      	strh	r2, [r3, #2]
	for (i = 0; i <= SIZE - 1; i++) {
 8002f70:	68fb      	ldr	r3, [r7, #12]
 8002f72:	3301      	adds	r3, #1
 8002f74:	60fb      	str	r3, [r7, #12]
 8002f76:	68fb      	ldr	r3, [r7, #12]
 8002f78:	2b3f      	cmp	r3, #63	; 0x3f
 8002f7a:	dde8      	ble.n	8002f4e <initQueue+0xe>
	}
	//
	pQueue->head = 0;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	2200      	movs	r2, #0
 8002f80:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	pQueue->tail = 0;
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	2200      	movs	r2, #0
 8002f88:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	pQueue->flag = EMPTY;
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	2200      	movs	r2, #0
 8002f90:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
//	printQueue(pQueue);
}
 8002f94:	bf00      	nop
 8002f96:	3714      	adds	r7, #20
 8002f98:	46bd      	mov	sp, r7
 8002f9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f9e:	4770      	bx	lr

08002fa0 <enqueue>:


//enqueue
void enqueue(queue_t* pQueue, stPOSITION value) {
 8002fa0:	b580      	push	{r7, lr}
 8002fa2:	b082      	sub	sp, #8
 8002fa4:	af00      	add	r7, sp, #0
 8002fa6:	6078      	str	r0, [r7, #4]
 8002fa8:	6039      	str	r1, [r7, #0]
//	printf("enQ(%d)\n", value);
	//Full
	if (pQueue->flag == FULL) {
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8002fb0:	2b02      	cmp	r3, #2
 8002fb2:	d103      	bne.n	8002fbc <enqueue+0x1c>
		printf("Full\n");
 8002fb4:	4817      	ldr	r0, [pc, #92]	; (8003014 <enqueue+0x74>)
 8002fb6:	f00f fd63 	bl	8012a80 <puts>
		return;
 8002fba:	e028      	b.n	800300e <enqueue+0x6e>
	}
	//Fullenqueue
	pQueue->data[pQueue->tail] = value;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	6839      	ldr	r1, [r7, #0]
 8002fc6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
	//tail0
	if (pQueue->tail == SIZE - 1) {
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8002fd0:	2b3f      	cmp	r3, #63	; 0x3f
 8002fd2:	d104      	bne.n	8002fde <enqueue+0x3e>
		pQueue->tail = 0;
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
 8002fdc:	e006      	b.n	8002fec <enqueue+0x4c>
		//tail
	}
	else {
		pQueue->tail++;
 8002fde:	687b      	ldr	r3, [r7, #4]
 8002fe0:	f8d3 3104 	ldr.w	r3, [r3, #260]	; 0x104
 8002fe4:	1c5a      	adds	r2, r3, #1
 8002fe6:	687b      	ldr	r3, [r7, #4]
 8002fe8:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104
	}
	//
	if (pQueue->tail == pQueue->head) {
 8002fec:	687b      	ldr	r3, [r7, #4]
 8002fee:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8002ff8:	429a      	cmp	r2, r3
 8002ffa:	d104      	bne.n	8003006 <enqueue+0x66>
		pQueue->flag = FULL;
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	2202      	movs	r2, #2
 8003000:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 8003004:	e003      	b.n	800300e <enqueue+0x6e>
	}
	else {
		pQueue->flag = AVAILABLE;
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	2201      	movs	r2, #1
 800300a:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	}
//	printQueue(pQueue);
}
 800300e:	3708      	adds	r7, #8
 8003010:	46bd      	mov	sp, r7
 8003012:	bd80      	pop	{r7, pc}
 8003014:	08017c38 	.word	0x08017c38

08003018 <dequeue>:

//dequeue
stPOSITION dequeue(queue_t* pQueue) {
 8003018:	b580      	push	{r7, lr}
 800301a:	b084      	sub	sp, #16
 800301c:	af00      	add	r7, sp, #0
 800301e:	6078      	str	r0, [r7, #4]
//	printf("deQ\n");
	stPOSITION dequeue;
	//Empty
	if (pQueue->flag == EMPTY) {
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003026:	2b00      	cmp	r3, #0
 8003028:	d10b      	bne.n	8003042 <dequeue+0x2a>
		printf("Empty\n");
 800302a:	482c      	ldr	r0, [pc, #176]	; (80030dc <dequeue+0xc4>)
 800302c:	f00f fd28 	bl	8012a80 <puts>
		dequeue.x = 0;
 8003030:	2300      	movs	r3, #0
 8003032:	723b      	strb	r3, [r7, #8]
		dequeue.y = 0;
 8003034:	2300      	movs	r3, #0
 8003036:	727b      	strb	r3, [r7, #9]
		dequeue.step = 0;
 8003038:	2300      	movs	r3, #0
 800303a:	817b      	strh	r3, [r7, #10]
		return  dequeue ;
 800303c:	68bb      	ldr	r3, [r7, #8]
 800303e:	60fb      	str	r3, [r7, #12]
 8003040:	e041      	b.n	80030c6 <dequeue+0xae>
	}
	dequeue = pQueue->data[pQueue->head];
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800304e:	60bb      	str	r3, [r7, #8]
	//Emptydequeue
	pQueue->data[pQueue->head].x =  0 ;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	f8d3 2100 	ldr.w	r2, [r3, #256]	; 0x100
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2100      	movs	r1, #0
 800305a:	f803 1022 	strb.w	r1, [r3, r2, lsl #2]
	pQueue->data[pQueue->head].y =  0 ;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003064:	687a      	ldr	r2, [r7, #4]
 8003066:	009b      	lsls	r3, r3, #2
 8003068:	4413      	add	r3, r2
 800306a:	2200      	movs	r2, #0
 800306c:	705a      	strb	r2, [r3, #1]
	pQueue->data[pQueue->head].step =  0 ;
 800306e:	687b      	ldr	r3, [r7, #4]
 8003070:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003074:	687a      	ldr	r2, [r7, #4]
 8003076:	009b      	lsls	r3, r3, #2
 8003078:	4413      	add	r3, r2
 800307a:	2200      	movs	r2, #0
 800307c:	805a      	strh	r2, [r3, #2]
	//head0
	if (pQueue->head == SIZE - 1) {
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003084:	2b3f      	cmp	r3, #63	; 0x3f
 8003086:	d104      	bne.n	8003092 <dequeue+0x7a>
		pQueue->head = 0;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	2200      	movs	r2, #0
 800308c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
 8003090:	e006      	b.n	80030a0 <dequeue+0x88>
		//head
	}
	else {
		pQueue->head++;
 8003092:	687b      	ldr	r3, [r7, #4]
 8003094:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003098:	1c5a      	adds	r2, r3, #1
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100
	}
	//
	if (pQueue->tail == pQueue->head) {
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	f8d3 2104 	ldr.w	r2, [r3, #260]	; 0x104
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80030ac:	429a      	cmp	r2, r3
 80030ae:	d104      	bne.n	80030ba <dequeue+0xa2>
		pQueue->flag = EMPTY;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	2200      	movs	r2, #0
 80030b4:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
 80030b8:	e003      	b.n	80030c2 <dequeue+0xaa>
	}
	else {
		pQueue->flag = AVAILABLE;
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	2201      	movs	r2, #1
 80030be:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
	}
//	printQueue(pQueue);

	return dequeue;
 80030c2:	68bb      	ldr	r3, [r7, #8]
 80030c4:	60fb      	str	r3, [r7, #12]
 80030c6:	2300      	movs	r3, #0
 80030c8:	89ba      	ldrh	r2, [r7, #12]
 80030ca:	f362 030f 	bfi	r3, r2, #0, #16
 80030ce:	89fa      	ldrh	r2, [r7, #14]
 80030d0:	f362 431f 	bfi	r3, r2, #16, #16
}
 80030d4:	4618      	mov	r0, r3
 80030d6:	3710      	adds	r7, #16
 80030d8:	46bd      	mov	sp, r7
 80030da:	bd80      	pop	{r7, pc}
 80030dc:	08017c40 	.word	0x08017c40

080030e0 <LL_DMA_EnableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80030e0:	b480      	push	{r7}
 80030e2:	b085      	sub	sp, #20
 80030e4:	af00      	add	r7, sp, #0
 80030e6:	6078      	str	r0, [r7, #4]
 80030e8:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 80030ee:	4a0c      	ldr	r2, [pc, #48]	; (8003120 <LL_DMA_EnableChannel+0x40>)
 80030f0:	683b      	ldr	r3, [r7, #0]
 80030f2:	4413      	add	r3, r2
 80030f4:	781b      	ldrb	r3, [r3, #0]
 80030f6:	461a      	mov	r2, r3
 80030f8:	68fb      	ldr	r3, [r7, #12]
 80030fa:	4413      	add	r3, r2
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	4908      	ldr	r1, [pc, #32]	; (8003120 <LL_DMA_EnableChannel+0x40>)
 8003100:	683a      	ldr	r2, [r7, #0]
 8003102:	440a      	add	r2, r1
 8003104:	7812      	ldrb	r2, [r2, #0]
 8003106:	4611      	mov	r1, r2
 8003108:	68fa      	ldr	r2, [r7, #12]
 800310a:	440a      	add	r2, r1
 800310c:	f043 0301 	orr.w	r3, r3, #1
 8003110:	6013      	str	r3, [r2, #0]
}
 8003112:	bf00      	nop
 8003114:	3714      	adds	r7, #20
 8003116:	46bd      	mov	sp, r7
 8003118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800311c:	4770      	bx	lr
 800311e:	bf00      	nop
 8003120:	08017f8c 	.word	0x08017f8c

08003124 <LL_DMA_DisableChannel>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_DisableChannel(DMA_TypeDef *DMAx, uint32_t Channel)
{
 8003124:	b480      	push	{r7}
 8003126:	b085      	sub	sp, #20
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
 800312c:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	60fb      	str	r3, [r7, #12]
  CLEAR_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_EN);
 8003132:	4a0c      	ldr	r2, [pc, #48]	; (8003164 <LL_DMA_DisableChannel+0x40>)
 8003134:	683b      	ldr	r3, [r7, #0]
 8003136:	4413      	add	r3, r2
 8003138:	781b      	ldrb	r3, [r3, #0]
 800313a:	461a      	mov	r2, r3
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	4413      	add	r3, r2
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	4908      	ldr	r1, [pc, #32]	; (8003164 <LL_DMA_DisableChannel+0x40>)
 8003144:	683a      	ldr	r2, [r7, #0]
 8003146:	440a      	add	r2, r1
 8003148:	7812      	ldrb	r2, [r2, #0]
 800314a:	4611      	mov	r1, r2
 800314c:	68fa      	ldr	r2, [r7, #12]
 800314e:	440a      	add	r2, r1
 8003150:	f023 0301 	bic.w	r3, r3, #1
 8003154:	6013      	str	r3, [r2, #0]
}
 8003156:	bf00      	nop
 8003158:	3714      	adds	r7, #20
 800315a:	46bd      	mov	sp, r7
 800315c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003160:	4770      	bx	lr
 8003162:	bf00      	nop
 8003164:	08017f8c 	.word	0x08017f8c

08003168 <LL_DMA_SetDataTransferDirection>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_PERIPH
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataTransferDirection(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Direction)
{
 8003168:	b480      	push	{r7}
 800316a:	b087      	sub	sp, #28
 800316c:	af00      	add	r7, sp, #0
 800316e:	60f8      	str	r0, [r7, #12]
 8003170:	60b9      	str	r1, [r7, #8]
 8003172:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003174:	68fb      	ldr	r3, [r7, #12]
 8003176:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8003178:	4a0e      	ldr	r2, [pc, #56]	; (80031b4 <LL_DMA_SetDataTransferDirection+0x4c>)
 800317a:	68bb      	ldr	r3, [r7, #8]
 800317c:	4413      	add	r3, r2
 800317e:	781b      	ldrb	r3, [r3, #0]
 8003180:	461a      	mov	r2, r3
 8003182:	697b      	ldr	r3, [r7, #20]
 8003184:	4413      	add	r3, r2
 8003186:	681b      	ldr	r3, [r3, #0]
 8003188:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800318c:	f023 0310 	bic.w	r3, r3, #16
 8003190:	4908      	ldr	r1, [pc, #32]	; (80031b4 <LL_DMA_SetDataTransferDirection+0x4c>)
 8003192:	68ba      	ldr	r2, [r7, #8]
 8003194:	440a      	add	r2, r1
 8003196:	7812      	ldrb	r2, [r2, #0]
 8003198:	4611      	mov	r1, r2
 800319a:	697a      	ldr	r2, [r7, #20]
 800319c:	440a      	add	r2, r1
 800319e:	4611      	mov	r1, r2
 80031a0:	687a      	ldr	r2, [r7, #4]
 80031a2:	4313      	orrs	r3, r2
 80031a4:	600b      	str	r3, [r1, #0]
             DMA_CCR_DIR | DMA_CCR_MEM2MEM, Direction);
}
 80031a6:	bf00      	nop
 80031a8:	371c      	adds	r7, #28
 80031aa:	46bd      	mov	sp, r7
 80031ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b0:	4770      	bx	lr
 80031b2:	bf00      	nop
 80031b4:	08017f8c 	.word	0x08017f8c

080031b8 <LL_DMA_SetMode>:
  *         @arg @ref LL_DMA_MODE_NORMAL
  *         @arg @ref LL_DMA_MODE_CIRCULAR
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Mode)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b087      	sub	sp, #28
 80031bc:	af00      	add	r7, sp, #0
 80031be:	60f8      	str	r0, [r7, #12]
 80031c0:	60b9      	str	r1, [r7, #8]
 80031c2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80031c4:	68fb      	ldr	r3, [r7, #12]
 80031c6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 80031c8:	4a0d      	ldr	r2, [pc, #52]	; (8003200 <LL_DMA_SetMode+0x48>)
 80031ca:	68bb      	ldr	r3, [r7, #8]
 80031cc:	4413      	add	r3, r2
 80031ce:	781b      	ldrb	r3, [r3, #0]
 80031d0:	461a      	mov	r2, r3
 80031d2:	697b      	ldr	r3, [r7, #20]
 80031d4:	4413      	add	r3, r2
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f023 0220 	bic.w	r2, r3, #32
 80031dc:	4908      	ldr	r1, [pc, #32]	; (8003200 <LL_DMA_SetMode+0x48>)
 80031de:	68bb      	ldr	r3, [r7, #8]
 80031e0:	440b      	add	r3, r1
 80031e2:	781b      	ldrb	r3, [r3, #0]
 80031e4:	4619      	mov	r1, r3
 80031e6:	697b      	ldr	r3, [r7, #20]
 80031e8:	440b      	add	r3, r1
 80031ea:	4619      	mov	r1, r3
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	4313      	orrs	r3, r2
 80031f0:	600b      	str	r3, [r1, #0]
             Mode);
}
 80031f2:	bf00      	nop
 80031f4:	371c      	adds	r7, #28
 80031f6:	46bd      	mov	sp, r7
 80031f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031fc:	4770      	bx	lr
 80031fe:	bf00      	nop
 8003200:	08017f8c 	.word	0x08017f8c

08003204 <LL_DMA_SetPeriphIncMode>:
  *         @arg @ref LL_DMA_PERIPH_INCREMENT
  *         @arg @ref LL_DMA_PERIPH_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcIncMode)
{
 8003204:	b480      	push	{r7}
 8003206:	b087      	sub	sp, #28
 8003208:	af00      	add	r7, sp, #0
 800320a:	60f8      	str	r0, [r7, #12]
 800320c:	60b9      	str	r1, [r7, #8]
 800320e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003210:	68fb      	ldr	r3, [r7, #12]
 8003212:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 8003214:	4a0d      	ldr	r2, [pc, #52]	; (800324c <LL_DMA_SetPeriphIncMode+0x48>)
 8003216:	68bb      	ldr	r3, [r7, #8]
 8003218:	4413      	add	r3, r2
 800321a:	781b      	ldrb	r3, [r3, #0]
 800321c:	461a      	mov	r2, r3
 800321e:	697b      	ldr	r3, [r7, #20]
 8003220:	4413      	add	r3, r2
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8003228:	4908      	ldr	r1, [pc, #32]	; (800324c <LL_DMA_SetPeriphIncMode+0x48>)
 800322a:	68bb      	ldr	r3, [r7, #8]
 800322c:	440b      	add	r3, r1
 800322e:	781b      	ldrb	r3, [r3, #0]
 8003230:	4619      	mov	r1, r3
 8003232:	697b      	ldr	r3, [r7, #20]
 8003234:	440b      	add	r3, r1
 8003236:	4619      	mov	r1, r3
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	4313      	orrs	r3, r2
 800323c:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcIncMode);
}
 800323e:	bf00      	nop
 8003240:	371c      	adds	r7, #28
 8003242:	46bd      	mov	sp, r7
 8003244:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003248:	4770      	bx	lr
 800324a:	bf00      	nop
 800324c:	08017f8c 	.word	0x08017f8c

08003250 <LL_DMA_SetMemoryIncMode>:
  *         @arg @ref LL_DMA_MEMORY_INCREMENT
  *         @arg @ref LL_DMA_MEMORY_NOINCREMENT
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemoryIncMode(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstIncMode)
{
 8003250:	b480      	push	{r7}
 8003252:	b087      	sub	sp, #28
 8003254:	af00      	add	r7, sp, #0
 8003256:	60f8      	str	r0, [r7, #12]
 8003258:	60b9      	str	r1, [r7, #8]
 800325a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 8003260:	4a0d      	ldr	r2, [pc, #52]	; (8003298 <LL_DMA_SetMemoryIncMode+0x48>)
 8003262:	68bb      	ldr	r3, [r7, #8]
 8003264:	4413      	add	r3, r2
 8003266:	781b      	ldrb	r3, [r3, #0]
 8003268:	461a      	mov	r2, r3
 800326a:	697b      	ldr	r3, [r7, #20]
 800326c:	4413      	add	r3, r2
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003274:	4908      	ldr	r1, [pc, #32]	; (8003298 <LL_DMA_SetMemoryIncMode+0x48>)
 8003276:	68bb      	ldr	r3, [r7, #8]
 8003278:	440b      	add	r3, r1
 800327a:	781b      	ldrb	r3, [r3, #0]
 800327c:	4619      	mov	r1, r3
 800327e:	697b      	ldr	r3, [r7, #20]
 8003280:	440b      	add	r3, r1
 8003282:	4619      	mov	r1, r3
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	4313      	orrs	r3, r2
 8003288:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstIncMode);
}
 800328a:	bf00      	nop
 800328c:	371c      	adds	r7, #28
 800328e:	46bd      	mov	sp, r7
 8003290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003294:	4770      	bx	lr
 8003296:	bf00      	nop
 8003298:	08017f8c 	.word	0x08017f8c

0800329c <LL_DMA_SetPeriphSize>:
  *         @arg @ref LL_DMA_PDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_PDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphSize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphOrM2MSrcDataSize)
{
 800329c:	b480      	push	{r7}
 800329e:	b087      	sub	sp, #28
 80032a0:	af00      	add	r7, sp, #0
 80032a2:	60f8      	str	r0, [r7, #12]
 80032a4:	60b9      	str	r1, [r7, #8]
 80032a6:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 80032ac:	4a0d      	ldr	r2, [pc, #52]	; (80032e4 <LL_DMA_SetPeriphSize+0x48>)
 80032ae:	68bb      	ldr	r3, [r7, #8]
 80032b0:	4413      	add	r3, r2
 80032b2:	781b      	ldrb	r3, [r3, #0]
 80032b4:	461a      	mov	r2, r3
 80032b6:	697b      	ldr	r3, [r7, #20]
 80032b8:	4413      	add	r3, r2
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80032c0:	4908      	ldr	r1, [pc, #32]	; (80032e4 <LL_DMA_SetPeriphSize+0x48>)
 80032c2:	68bb      	ldr	r3, [r7, #8]
 80032c4:	440b      	add	r3, r1
 80032c6:	781b      	ldrb	r3, [r3, #0]
 80032c8:	4619      	mov	r1, r3
 80032ca:	697b      	ldr	r3, [r7, #20]
 80032cc:	440b      	add	r3, r1
 80032ce:	4619      	mov	r1, r3
 80032d0:	687b      	ldr	r3, [r7, #4]
 80032d2:	4313      	orrs	r3, r2
 80032d4:	600b      	str	r3, [r1, #0]
             PeriphOrM2MSrcDataSize);
}
 80032d6:	bf00      	nop
 80032d8:	371c      	adds	r7, #28
 80032da:	46bd      	mov	sp, r7
 80032dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032e0:	4770      	bx	lr
 80032e2:	bf00      	nop
 80032e4:	08017f8c 	.word	0x08017f8c

080032e8 <LL_DMA_SetMemorySize>:
  *         @arg @ref LL_DMA_MDATAALIGN_HALFWORD
  *         @arg @ref LL_DMA_MDATAALIGN_WORD
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetMemorySize(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t MemoryOrM2MDstDataSize)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b087      	sub	sp, #28
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	60f8      	str	r0, [r7, #12]
 80032f0:	60b9      	str	r1, [r7, #8]
 80032f2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 80032f8:	4a0d      	ldr	r2, [pc, #52]	; (8003330 <LL_DMA_SetMemorySize+0x48>)
 80032fa:	68bb      	ldr	r3, [r7, #8]
 80032fc:	4413      	add	r3, r2
 80032fe:	781b      	ldrb	r3, [r3, #0]
 8003300:	461a      	mov	r2, r3
 8003302:	697b      	ldr	r3, [r7, #20]
 8003304:	4413      	add	r3, r2
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 800330c:	4908      	ldr	r1, [pc, #32]	; (8003330 <LL_DMA_SetMemorySize+0x48>)
 800330e:	68bb      	ldr	r3, [r7, #8]
 8003310:	440b      	add	r3, r1
 8003312:	781b      	ldrb	r3, [r3, #0]
 8003314:	4619      	mov	r1, r3
 8003316:	697b      	ldr	r3, [r7, #20]
 8003318:	440b      	add	r3, r1
 800331a:	4619      	mov	r1, r3
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	4313      	orrs	r3, r2
 8003320:	600b      	str	r3, [r1, #0]
             MemoryOrM2MDstDataSize);
}
 8003322:	bf00      	nop
 8003324:	371c      	adds	r7, #28
 8003326:	46bd      	mov	sp, r7
 8003328:	f85d 7b04 	ldr.w	r7, [sp], #4
 800332c:	4770      	bx	lr
 800332e:	bf00      	nop
 8003330:	08017f8c 	.word	0x08017f8c

08003334 <LL_DMA_SetChannelPriorityLevel>:
  *         @arg @ref LL_DMA_PRIORITY_HIGH
  *         @arg @ref LL_DMA_PRIORITY_VERYHIGH
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetChannelPriorityLevel(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t Priority)
{
 8003334:	b480      	push	{r7}
 8003336:	b087      	sub	sp, #28
 8003338:	af00      	add	r7, sp, #0
 800333a:	60f8      	str	r0, [r7, #12]
 800333c:	60b9      	str	r1, [r7, #8]
 800333e:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8003340:	68fb      	ldr	r3, [r7, #12]
 8003342:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 8003344:	4a0d      	ldr	r2, [pc, #52]	; (800337c <LL_DMA_SetChannelPriorityLevel+0x48>)
 8003346:	68bb      	ldr	r3, [r7, #8]
 8003348:	4413      	add	r3, r2
 800334a:	781b      	ldrb	r3, [r3, #0]
 800334c:	461a      	mov	r2, r3
 800334e:	697b      	ldr	r3, [r7, #20]
 8003350:	4413      	add	r3, r2
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8003358:	4908      	ldr	r1, [pc, #32]	; (800337c <LL_DMA_SetChannelPriorityLevel+0x48>)
 800335a:	68bb      	ldr	r3, [r7, #8]
 800335c:	440b      	add	r3, r1
 800335e:	781b      	ldrb	r3, [r3, #0]
 8003360:	4619      	mov	r1, r3
 8003362:	697b      	ldr	r3, [r7, #20]
 8003364:	440b      	add	r3, r1
 8003366:	4619      	mov	r1, r3
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	4313      	orrs	r3, r2
 800336c:	600b      	str	r3, [r1, #0]
             Priority);
}
 800336e:	bf00      	nop
 8003370:	371c      	adds	r7, #28
 8003372:	46bd      	mov	sp, r7
 8003374:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003378:	4770      	bx	lr
 800337a:	bf00      	nop
 800337c:	08017f8c 	.word	0x08017f8c

08003380 <LL_DMA_SetDataLength>:
  *         (*) Not on all G4 devices
  * @param  NbData Between Min_Data = 0 and Max_Data = 0x0000FFFF
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetDataLength(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t NbData)
{
 8003380:	b480      	push	{r7}
 8003382:	b087      	sub	sp, #28
 8003384:	af00      	add	r7, sp, #0
 8003386:	60f8      	str	r0, [r7, #12]
 8003388:	60b9      	str	r1, [r7, #8]
 800338a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800338c:	68fb      	ldr	r3, [r7, #12]
 800338e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CNDTR,
 8003390:	4a0d      	ldr	r2, [pc, #52]	; (80033c8 <LL_DMA_SetDataLength+0x48>)
 8003392:	68bb      	ldr	r3, [r7, #8]
 8003394:	4413      	add	r3, r2
 8003396:	781b      	ldrb	r3, [r3, #0]
 8003398:	461a      	mov	r2, r3
 800339a:	697b      	ldr	r3, [r7, #20]
 800339c:	4413      	add	r3, r2
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	0c1b      	lsrs	r3, r3, #16
 80033a2:	041b      	lsls	r3, r3, #16
 80033a4:	4908      	ldr	r1, [pc, #32]	; (80033c8 <LL_DMA_SetDataLength+0x48>)
 80033a6:	68ba      	ldr	r2, [r7, #8]
 80033a8:	440a      	add	r2, r1
 80033aa:	7812      	ldrb	r2, [r2, #0]
 80033ac:	4611      	mov	r1, r2
 80033ae:	697a      	ldr	r2, [r7, #20]
 80033b0:	440a      	add	r2, r1
 80033b2:	4611      	mov	r1, r2
 80033b4:	687a      	ldr	r2, [r7, #4]
 80033b6:	4313      	orrs	r3, r2
 80033b8:	604b      	str	r3, [r1, #4]
             DMA_CNDTR_NDT, NbData);
}
 80033ba:	bf00      	nop
 80033bc:	371c      	adds	r7, #28
 80033be:	46bd      	mov	sp, r7
 80033c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033c4:	4770      	bx	lr
 80033c6:	bf00      	nop
 80033c8:	08017f8c 	.word	0x08017f8c

080033cc <LL_DMA_ConfigAddresses>:
  *         @arg @ref LL_DMA_DIRECTION_MEMORY_TO_MEMORY
  * @retval None
  */
__STATIC_INLINE void LL_DMA_ConfigAddresses(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t SrcAddress,
                                            uint32_t DstAddress, uint32_t Direction)
{
 80033cc:	b480      	push	{r7}
 80033ce:	b087      	sub	sp, #28
 80033d0:	af00      	add	r7, sp, #0
 80033d2:	60f8      	str	r0, [r7, #12]
 80033d4:	60b9      	str	r1, [r7, #8]
 80033d6:	607a      	str	r2, [r7, #4]
 80033d8:	603b      	str	r3, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80033da:	68fb      	ldr	r3, [r7, #12]
 80033dc:	617b      	str	r3, [r7, #20]

  /* Direction Memory to Periph */
  if (Direction == LL_DMA_DIRECTION_MEMORY_TO_PERIPH)
 80033de:	6a3b      	ldr	r3, [r7, #32]
 80033e0:	2b10      	cmp	r3, #16
 80033e2:	d114      	bne.n	800340e <LL_DMA_ConfigAddresses+0x42>
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, SrcAddress);
 80033e4:	4a17      	ldr	r2, [pc, #92]	; (8003444 <LL_DMA_ConfigAddresses+0x78>)
 80033e6:	68bb      	ldr	r3, [r7, #8]
 80033e8:	4413      	add	r3, r2
 80033ea:	781b      	ldrb	r3, [r3, #0]
 80033ec:	461a      	mov	r2, r3
 80033ee:	697b      	ldr	r3, [r7, #20]
 80033f0:	4413      	add	r3, r2
 80033f2:	461a      	mov	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	60d3      	str	r3, [r2, #12]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, DstAddress);
 80033f8:	4a12      	ldr	r2, [pc, #72]	; (8003444 <LL_DMA_ConfigAddresses+0x78>)
 80033fa:	68bb      	ldr	r3, [r7, #8]
 80033fc:	4413      	add	r3, r2
 80033fe:	781b      	ldrb	r3, [r3, #0]
 8003400:	461a      	mov	r2, r3
 8003402:	697b      	ldr	r3, [r7, #20]
 8003404:	4413      	add	r3, r2
 8003406:	461a      	mov	r2, r3
 8003408:	683b      	ldr	r3, [r7, #0]
 800340a:	6093      	str	r3, [r2, #8]
  else
  {
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, SrcAddress);
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, DstAddress);
  }
}
 800340c:	e013      	b.n	8003436 <LL_DMA_ConfigAddresses+0x6a>
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CPAR, SrcAddress);
 800340e:	4a0d      	ldr	r2, [pc, #52]	; (8003444 <LL_DMA_ConfigAddresses+0x78>)
 8003410:	68bb      	ldr	r3, [r7, #8]
 8003412:	4413      	add	r3, r2
 8003414:	781b      	ldrb	r3, [r3, #0]
 8003416:	461a      	mov	r2, r3
 8003418:	697b      	ldr	r3, [r7, #20]
 800341a:	4413      	add	r3, r2
 800341c:	461a      	mov	r2, r3
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6093      	str	r3, [r2, #8]
    WRITE_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CMAR, DstAddress);
 8003422:	4a08      	ldr	r2, [pc, #32]	; (8003444 <LL_DMA_ConfigAddresses+0x78>)
 8003424:	68bb      	ldr	r3, [r7, #8]
 8003426:	4413      	add	r3, r2
 8003428:	781b      	ldrb	r3, [r3, #0]
 800342a:	461a      	mov	r2, r3
 800342c:	697b      	ldr	r3, [r7, #20]
 800342e:	4413      	add	r3, r2
 8003430:	461a      	mov	r2, r3
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	60d3      	str	r3, [r2, #12]
}
 8003436:	bf00      	nop
 8003438:	371c      	adds	r7, #28
 800343a:	46bd      	mov	sp, r7
 800343c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003440:	4770      	bx	lr
 8003442:	bf00      	nop
 8003444:	08017f8c 	.word	0x08017f8c

08003448 <LL_DMA_SetPeriphRequest>:
  *         @arg @ref LL_DMAMUX_REQ_UCPD1_TX
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_SetPeriphRequest(DMA_TypeDef *DMAx, uint32_t Channel, uint32_t PeriphRequest)
{
 8003448:	b480      	push	{r7}
 800344a:	b087      	sub	sp, #28
 800344c:	af00      	add	r7, sp, #0
 800344e:	60f8      	str	r0, [r7, #12]
 8003450:	60b9      	str	r1, [r7, #8]
 8003452:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	0a9b      	lsrs	r3, r3, #10
 8003458:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800345c:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 8003460:	00db      	lsls	r3, r3, #3
 8003462:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 8003464:	68ba      	ldr	r2, [r7, #8]
 8003466:	697b      	ldr	r3, [r7, #20]
 8003468:	4413      	add	r3, r2
 800346a:	009b      	lsls	r3, r3, #2
 800346c:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003470:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8003474:	681b      	ldr	r3, [r3, #0]
 8003476:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 800347a:	68ba      	ldr	r2, [r7, #8]
 800347c:	697b      	ldr	r3, [r7, #20]
 800347e:	4413      	add	r3, r2
 8003480:	009b      	lsls	r3, r3, #2
 8003482:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8003486:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 800348a:	687a      	ldr	r2, [r7, #4]
 800348c:	430a      	orrs	r2, r1
 800348e:	601a      	str	r2, [r3, #0]
}
 8003490:	bf00      	nop
 8003492:	371c      	adds	r7, #28
 8003494:	46bd      	mov	sp, r7
 8003496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800349a:	4770      	bx	lr

0800349c <LL_DMA_EnableIT_TC>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TC(DMA_TypeDef *DMAx, uint32_t Channel)
{
 800349c:	b480      	push	{r7}
 800349e:	b085      	sub	sp, #20
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	6078      	str	r0, [r7, #4]
 80034a4:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TCIE);
 80034aa:	4a0c      	ldr	r2, [pc, #48]	; (80034dc <LL_DMA_EnableIT_TC+0x40>)
 80034ac:	683b      	ldr	r3, [r7, #0]
 80034ae:	4413      	add	r3, r2
 80034b0:	781b      	ldrb	r3, [r3, #0]
 80034b2:	461a      	mov	r2, r3
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	4413      	add	r3, r2
 80034b8:	681b      	ldr	r3, [r3, #0]
 80034ba:	4908      	ldr	r1, [pc, #32]	; (80034dc <LL_DMA_EnableIT_TC+0x40>)
 80034bc:	683a      	ldr	r2, [r7, #0]
 80034be:	440a      	add	r2, r1
 80034c0:	7812      	ldrb	r2, [r2, #0]
 80034c2:	4611      	mov	r1, r2
 80034c4:	68fa      	ldr	r2, [r7, #12]
 80034c6:	440a      	add	r2, r1
 80034c8:	f043 0302 	orr.w	r3, r3, #2
 80034cc:	6013      	str	r3, [r2, #0]
}
 80034ce:	bf00      	nop
 80034d0:	3714      	adds	r7, #20
 80034d2:	46bd      	mov	sp, r7
 80034d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034d8:	4770      	bx	lr
 80034da:	bf00      	nop
 80034dc:	08017f8c 	.word	0x08017f8c

080034e0 <LL_DMA_EnableIT_TE>:
  *         @arg @ref LL_DMA_CHANNEL_8 (*)
  *         (*) Not on all G4 devices
  * @retval None
  */
__STATIC_INLINE void LL_DMA_EnableIT_TE(DMA_TypeDef *DMAx, uint32_t Channel)
{
 80034e0:	b480      	push	{r7}
 80034e2:	b085      	sub	sp, #20
 80034e4:	af00      	add	r7, sp, #0
 80034e6:	6078      	str	r0, [r7, #4]
 80034e8:	6039      	str	r1, [r7, #0]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80034ea:	687b      	ldr	r3, [r7, #4]
 80034ec:	60fb      	str	r3, [r7, #12]
  SET_BIT(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_TEIE);
 80034ee:	4a0c      	ldr	r2, [pc, #48]	; (8003520 <LL_DMA_EnableIT_TE+0x40>)
 80034f0:	683b      	ldr	r3, [r7, #0]
 80034f2:	4413      	add	r3, r2
 80034f4:	781b      	ldrb	r3, [r3, #0]
 80034f6:	461a      	mov	r2, r3
 80034f8:	68fb      	ldr	r3, [r7, #12]
 80034fa:	4413      	add	r3, r2
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	4908      	ldr	r1, [pc, #32]	; (8003520 <LL_DMA_EnableIT_TE+0x40>)
 8003500:	683a      	ldr	r2, [r7, #0]
 8003502:	440a      	add	r2, r1
 8003504:	7812      	ldrb	r2, [r2, #0]
 8003506:	4611      	mov	r1, r2
 8003508:	68fa      	ldr	r2, [r7, #12]
 800350a:	440a      	add	r2, r1
 800350c:	f043 0308 	orr.w	r3, r3, #8
 8003510:	6013      	str	r3, [r2, #0]
}
 8003512:	bf00      	nop
 8003514:	3714      	adds	r7, #20
 8003516:	46bd      	mov	sp, r7
 8003518:	f85d 7b04 	ldr.w	r7, [sp], #4
 800351c:	4770      	bx	lr
 800351e:	bf00      	nop
 8003520:	08017f8c 	.word	0x08017f8c

08003524 <LL_AHB2_GRP1_EnableClock>:
{
 8003524:	b480      	push	{r7}
 8003526:	b085      	sub	sp, #20
 8003528:	af00      	add	r7, sp, #0
 800352a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800352c:	4b08      	ldr	r3, [pc, #32]	; (8003550 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800352e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003530:	4907      	ldr	r1, [pc, #28]	; (8003550 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8003532:	687b      	ldr	r3, [r7, #4]
 8003534:	4313      	orrs	r3, r2
 8003536:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8003538:	4b05      	ldr	r3, [pc, #20]	; (8003550 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800353a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	4013      	ands	r3, r2
 8003540:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003542:	68fb      	ldr	r3, [r7, #12]
}
 8003544:	bf00      	nop
 8003546:	3714      	adds	r7, #20
 8003548:	46bd      	mov	sp, r7
 800354a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800354e:	4770      	bx	lr
 8003550:	40021000 	.word	0x40021000

08003554 <LL_APB1_GRP1_EnableClock>:
{
 8003554:	b480      	push	{r7}
 8003556:	b085      	sub	sp, #20
 8003558:	af00      	add	r7, sp, #0
 800355a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800355c:	4b08      	ldr	r3, [pc, #32]	; (8003580 <LL_APB1_GRP1_EnableClock+0x2c>)
 800355e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003560:	4907      	ldr	r1, [pc, #28]	; (8003580 <LL_APB1_GRP1_EnableClock+0x2c>)
 8003562:	687b      	ldr	r3, [r7, #4]
 8003564:	4313      	orrs	r3, r2
 8003566:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8003568:	4b05      	ldr	r3, [pc, #20]	; (8003580 <LL_APB1_GRP1_EnableClock+0x2c>)
 800356a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800356c:	687b      	ldr	r3, [r7, #4]
 800356e:	4013      	ands	r3, r2
 8003570:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8003572:	68fb      	ldr	r3, [r7, #12]
}
 8003574:	bf00      	nop
 8003576:	3714      	adds	r7, #20
 8003578:	46bd      	mov	sp, r7
 800357a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357e:	4770      	bx	lr
 8003580:	40021000 	.word	0x40021000

08003584 <LL_APB2_GRP1_EnableClock>:
{
 8003584:	b480      	push	{r7}
 8003586:	b085      	sub	sp, #20
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 800358c:	4b08      	ldr	r3, [pc, #32]	; (80035b0 <LL_APB2_GRP1_EnableClock+0x2c>)
 800358e:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003590:	4907      	ldr	r1, [pc, #28]	; (80035b0 <LL_APB2_GRP1_EnableClock+0x2c>)
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	4313      	orrs	r3, r2
 8003596:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8003598:	4b05      	ldr	r3, [pc, #20]	; (80035b0 <LL_APB2_GRP1_EnableClock+0x2c>)
 800359a:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800359c:	687b      	ldr	r3, [r7, #4]
 800359e:	4013      	ands	r3, r2
 80035a0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80035a2:	68fb      	ldr	r3, [r7, #12]
}
 80035a4:	bf00      	nop
 80035a6:	3714      	adds	r7, #20
 80035a8:	46bd      	mov	sp, r7
 80035aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ae:	4770      	bx	lr
 80035b0:	40021000 	.word	0x40021000

080035b4 <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 80035b4:	b480      	push	{r7}
 80035b6:	b083      	sub	sp, #12
 80035b8:	af00      	add	r7, sp, #0
 80035ba:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80035c4:	687b      	ldr	r3, [r7, #4]
 80035c6:	601a      	str	r2, [r3, #0]
}
 80035c8:	bf00      	nop
 80035ca:	370c      	adds	r7, #12
 80035cc:	46bd      	mov	sp, r7
 80035ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035d2:	4770      	bx	lr

080035d4 <LL_SPI_IsEnabled>:
  * @rmtoll CR1          SPE           LL_SPI_IsEnabled
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsEnabled(SPI_TypeDef *SPIx)
{
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80035e4:	2b40      	cmp	r3, #64	; 0x40
 80035e6:	d101      	bne.n	80035ec <LL_SPI_IsEnabled+0x18>
 80035e8:	2301      	movs	r3, #1
 80035ea:	e000      	b.n	80035ee <LL_SPI_IsEnabled+0x1a>
 80035ec:	2300      	movs	r3, #0
}
 80035ee:	4618      	mov	r0, r3
 80035f0:	370c      	adds	r7, #12
 80035f2:	46bd      	mov	sp, r7
 80035f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f8:	4770      	bx	lr

080035fa <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 80035fa:	b480      	push	{r7}
 80035fc:	b083      	sub	sp, #12
 80035fe:	af00      	add	r7, sp, #0
 8003600:	6078      	str	r0, [r7, #4]
 8003602:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	685b      	ldr	r3, [r3, #4]
 8003608:	f023 0210 	bic.w	r2, r3, #16
 800360c:	683b      	ldr	r3, [r7, #0]
 800360e:	431a      	orrs	r2, r3
 8003610:	687b      	ldr	r3, [r7, #4]
 8003612:	605a      	str	r2, [r3, #4]
}
 8003614:	bf00      	nop
 8003616:	370c      	adds	r7, #12
 8003618:	46bd      	mov	sp, r7
 800361a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800361e:	4770      	bx	lr

08003620 <LL_SPI_SetRxFIFOThreshold>:
  *         @arg @ref LL_SPI_RX_FIFO_TH_HALF
  *         @arg @ref LL_SPI_RX_FIFO_TH_QUARTER
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetRxFIFOThreshold(SPI_TypeDef *SPIx, uint32_t Threshold)
{
 8003620:	b480      	push	{r7}
 8003622:	b083      	sub	sp, #12
 8003624:	af00      	add	r7, sp, #0
 8003626:	6078      	str	r0, [r7, #4]
 8003628:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRXTH, Threshold);
 800362a:	687b      	ldr	r3, [r7, #4]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8003632:	683b      	ldr	r3, [r7, #0]
 8003634:	431a      	orrs	r2, r3
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	605a      	str	r2, [r3, #4]
}
 800363a:	bf00      	nop
 800363c:	370c      	adds	r7, #12
 800363e:	46bd      	mov	sp, r7
 8003640:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003644:	4770      	bx	lr

08003646 <LL_SPI_DisableNSSPulseMgt>:
  * @rmtoll CR2          NSSP          LL_SPI_DisableNSSPulseMgt
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_DisableNSSPulseMgt(SPI_TypeDef *SPIx)
{
 8003646:	b480      	push	{r7}
 8003648:	b083      	sub	sp, #12
 800364a:	af00      	add	r7, sp, #0
 800364c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(SPIx->CR2, SPI_CR2_NSSP);
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	685b      	ldr	r3, [r3, #4]
 8003652:	f023 0208 	bic.w	r2, r3, #8
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	605a      	str	r2, [r3, #4]
}
 800365a:	bf00      	nop
 800365c:	370c      	adds	r7, #12
 800365e:	46bd      	mov	sp, r7
 8003660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003664:	4770      	bx	lr

08003666 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 8003666:	b480      	push	{r7}
 8003668:	b083      	sub	sp, #12
 800366a:	af00      	add	r7, sp, #0
 800366c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 800366e:	687b      	ldr	r3, [r7, #4]
 8003670:	689b      	ldr	r3, [r3, #8]
 8003672:	f003 0301 	and.w	r3, r3, #1
 8003676:	2b01      	cmp	r3, #1
 8003678:	d101      	bne.n	800367e <LL_SPI_IsActiveFlag_RXNE+0x18>
 800367a:	2301      	movs	r3, #1
 800367c:	e000      	b.n	8003680 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 800367e:	2300      	movs	r3, #0
}
 8003680:	4618      	mov	r0, r3
 8003682:	370c      	adds	r7, #12
 8003684:	46bd      	mov	sp, r7
 8003686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800368a:	4770      	bx	lr

0800368c <LL_SPI_EnableDMAReq_RX>:
  * @rmtoll CR2          RXDMAEN       LL_SPI_EnableDMAReq_RX
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableDMAReq_RX(SPI_TypeDef *SPIx)
{
 800368c:	b480      	push	{r7}
 800368e:	b083      	sub	sp, #12
 8003690:	af00      	add	r7, sp, #0
 8003692:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_RXDMAEN);
 8003694:	687b      	ldr	r3, [r7, #4]
 8003696:	685b      	ldr	r3, [r3, #4]
 8003698:	f043 0201 	orr.w	r2, r3, #1
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	605a      	str	r2, [r3, #4]
}
 80036a0:	bf00      	nop
 80036a2:	370c      	adds	r7, #12
 80036a4:	46bd      	mov	sp, r7
 80036a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036aa:	4770      	bx	lr

080036ac <LL_SPI_EnableDMAReq_TX>:
  * @rmtoll CR2          TXDMAEN       LL_SPI_EnableDMAReq_TX
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_EnableDMAReq_TX(SPI_TypeDef *SPIx)
{
 80036ac:	b480      	push	{r7}
 80036ae:	b083      	sub	sp, #12
 80036b0:	af00      	add	r7, sp, #0
 80036b2:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR2, SPI_CR2_TXDMAEN);
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	685b      	ldr	r3, [r3, #4]
 80036b8:	f043 0202 	orr.w	r2, r3, #2
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	605a      	str	r2, [r3, #4]
}
 80036c0:	bf00      	nop
 80036c2:	370c      	adds	r7, #12
 80036c4:	46bd      	mov	sp, r7
 80036c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ca:	4770      	bx	lr

080036cc <LL_SPI_DMA_GetRegAddr>:
  * @rmtoll DR           DR            LL_SPI_DMA_GetRegAddr
  * @param  SPIx SPI Instance
  * @retval Address of data register
  */
__STATIC_INLINE uint32_t LL_SPI_DMA_GetRegAddr(SPI_TypeDef *SPIx)
{
 80036cc:	b480      	push	{r7}
 80036ce:	b083      	sub	sp, #12
 80036d0:	af00      	add	r7, sp, #0
 80036d2:	6078      	str	r0, [r7, #4]
  return (uint32_t) &(SPIx->DR);
 80036d4:	687b      	ldr	r3, [r7, #4]
 80036d6:	330c      	adds	r3, #12
}
 80036d8:	4618      	mov	r0, r3
 80036da:	370c      	adds	r7, #12
 80036dc:	46bd      	mov	sp, r7
 80036de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036e2:	4770      	bx	lr

080036e4 <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 80036e4:	b480      	push	{r7}
 80036e6:	b083      	sub	sp, #12
 80036e8:	af00      	add	r7, sp, #0
 80036ea:	6078      	str	r0, [r7, #4]
  return (uint8_t)(READ_REG(SPIx->DR));
 80036ec:	687b      	ldr	r3, [r7, #4]
 80036ee:	68db      	ldr	r3, [r3, #12]
 80036f0:	b2db      	uxtb	r3, r3
}
 80036f2:	4618      	mov	r0, r3
 80036f4:	370c      	adds	r7, #12
 80036f6:	46bd      	mov	sp, r7
 80036f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036fc:	4770      	bx	lr

080036fe <LL_GPIO_SetOutputPin>:
{
 80036fe:	b480      	push	{r7}
 8003700:	b083      	sub	sp, #12
 8003702:	af00      	add	r7, sp, #0
 8003704:	6078      	str	r0, [r7, #4]
 8003706:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	683a      	ldr	r2, [r7, #0]
 800370c:	619a      	str	r2, [r3, #24]
}
 800370e:	bf00      	nop
 8003710:	370c      	adds	r7, #12
 8003712:	46bd      	mov	sp, r7
 8003714:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003718:	4770      	bx	lr

0800371a <LL_GPIO_ResetOutputPin>:
{
 800371a:	b480      	push	{r7}
 800371c:	b083      	sub	sp, #12
 800371e:	af00      	add	r7, sp, #0
 8003720:	6078      	str	r0, [r7, #4]
 8003722:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 8003724:	687b      	ldr	r3, [r7, #4]
 8003726:	683a      	ldr	r2, [r7, #0]
 8003728:	629a      	str	r2, [r3, #40]	; 0x28
}
 800372a:	bf00      	nop
 800372c:	370c      	adds	r7, #12
 800372e:	46bd      	mov	sp, r7
 8003730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003734:	4770      	bx	lr
	...

08003738 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8003738:	b580      	push	{r7, lr}
 800373a:	b090      	sub	sp, #64	; 0x40
 800373c:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800373e:	f107 0318 	add.w	r3, r7, #24
 8003742:	2228      	movs	r2, #40	; 0x28
 8003744:	2100      	movs	r1, #0
 8003746:	4618      	mov	r0, r3
 8003748:	f00e fa7c 	bl	8011c44 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800374c:	463b      	mov	r3, r7
 800374e:	2200      	movs	r2, #0
 8003750:	601a      	str	r2, [r3, #0]
 8003752:	605a      	str	r2, [r3, #4]
 8003754:	609a      	str	r2, [r3, #8]
 8003756:	60da      	str	r2, [r3, #12]
 8003758:	611a      	str	r2, [r3, #16]
 800375a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 800375c:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8003760:	f7ff ff10 	bl	8003584 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8003764:	2001      	movs	r0, #1
 8003766:	f7ff fedd 	bl	8003524 <LL_AHB2_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 800376a:	2320      	movs	r3, #32
 800376c:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800376e:	2302      	movs	r3, #2
 8003770:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003772:	2300      	movs	r3, #0
 8003774:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003776:	2300      	movs	r3, #0
 8003778:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800377a:	2300      	movs	r3, #0
 800377c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800377e:	2305      	movs	r3, #5
 8003780:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003782:	463b      	mov	r3, r7
 8003784:	4619      	mov	r1, r3
 8003786:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800378a:	f00c ffee 	bl	801076a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_6;
 800378e:	2340      	movs	r3, #64	; 0x40
 8003790:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003792:	2302      	movs	r3, #2
 8003794:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003796:	2300      	movs	r3, #0
 8003798:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800379a:	2300      	movs	r3, #0
 800379c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800379e:	2300      	movs	r3, #0
 80037a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80037a2:	2305      	movs	r3, #5
 80037a4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037a6:	463b      	mov	r3, r7
 80037a8:	4619      	mov	r1, r3
 80037aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80037ae:	f00c ffdc 	bl	801076a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_7;
 80037b2:	2380      	movs	r3, #128	; 0x80
 80037b4:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 80037b6:	2302      	movs	r3, #2
 80037b8:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 80037ba:	2300      	movs	r3, #0
 80037bc:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80037be:	2300      	movs	r3, #0
 80037c0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80037c2:	2300      	movs	r3, #0
 80037c4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 80037c6:	2305      	movs	r3, #5
 80037c8:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80037ca:	463b      	mov	r3, r7
 80037cc:	4619      	mov	r1, r3
 80037ce:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80037d2:	f00c ffca 	bl	801076a <LL_GPIO_Init>

  /* SPI1 DMA Init */

  /* SPI1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_1, LL_DMAMUX_REQ_SPI1_RX);
 80037d6:	220a      	movs	r2, #10
 80037d8:	2100      	movs	r1, #0
 80037da:	483b      	ldr	r0, [pc, #236]	; (80038c8 <MX_SPI1_Init+0x190>)
 80037dc:	f7ff fe34 	bl	8003448 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_1, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 80037e0:	2200      	movs	r2, #0
 80037e2:	2100      	movs	r1, #0
 80037e4:	4838      	ldr	r0, [pc, #224]	; (80038c8 <MX_SPI1_Init+0x190>)
 80037e6:	f7ff fcbf 	bl	8003168 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PRIORITY_LOW);
 80037ea:	2200      	movs	r2, #0
 80037ec:	2100      	movs	r1, #0
 80037ee:	4836      	ldr	r0, [pc, #216]	; (80038c8 <MX_SPI1_Init+0x190>)
 80037f0:	f7ff fda0 	bl	8003334 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MODE_NORMAL);
 80037f4:	2200      	movs	r2, #0
 80037f6:	2100      	movs	r1, #0
 80037f8:	4833      	ldr	r0, [pc, #204]	; (80038c8 <MX_SPI1_Init+0x190>)
 80037fa:	f7ff fcdd 	bl	80031b8 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PERIPH_NOINCREMENT);
 80037fe:	2200      	movs	r2, #0
 8003800:	2100      	movs	r1, #0
 8003802:	4831      	ldr	r0, [pc, #196]	; (80038c8 <MX_SPI1_Init+0x190>)
 8003804:	f7ff fcfe 	bl	8003204 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MEMORY_INCREMENT);
 8003808:	2280      	movs	r2, #128	; 0x80
 800380a:	2100      	movs	r1, #0
 800380c:	482e      	ldr	r0, [pc, #184]	; (80038c8 <MX_SPI1_Init+0x190>)
 800380e:	f7ff fd1f 	bl	8003250 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_PDATAALIGN_BYTE);
 8003812:	2200      	movs	r2, #0
 8003814:	2100      	movs	r1, #0
 8003816:	482c      	ldr	r0, [pc, #176]	; (80038c8 <MX_SPI1_Init+0x190>)
 8003818:	f7ff fd40 	bl	800329c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_1, LL_DMA_MDATAALIGN_BYTE);
 800381c:	2200      	movs	r2, #0
 800381e:	2100      	movs	r1, #0
 8003820:	4829      	ldr	r0, [pc, #164]	; (80038c8 <MX_SPI1_Init+0x190>)
 8003822:	f7ff fd61 	bl	80032e8 <LL_DMA_SetMemorySize>

  /* SPI1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_2, LL_DMAMUX_REQ_SPI1_TX);
 8003826:	220b      	movs	r2, #11
 8003828:	2101      	movs	r1, #1
 800382a:	4827      	ldr	r0, [pc, #156]	; (80038c8 <MX_SPI1_Init+0x190>)
 800382c:	f7ff fe0c 	bl	8003448 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_2, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 8003830:	2210      	movs	r2, #16
 8003832:	2101      	movs	r1, #1
 8003834:	4824      	ldr	r0, [pc, #144]	; (80038c8 <MX_SPI1_Init+0x190>)
 8003836:	f7ff fc97 	bl	8003168 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PRIORITY_LOW);
 800383a:	2200      	movs	r2, #0
 800383c:	2101      	movs	r1, #1
 800383e:	4822      	ldr	r0, [pc, #136]	; (80038c8 <MX_SPI1_Init+0x190>)
 8003840:	f7ff fd78 	bl	8003334 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MODE_NORMAL);
 8003844:	2200      	movs	r2, #0
 8003846:	2101      	movs	r1, #1
 8003848:	481f      	ldr	r0, [pc, #124]	; (80038c8 <MX_SPI1_Init+0x190>)
 800384a:	f7ff fcb5 	bl	80031b8 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PERIPH_NOINCREMENT);
 800384e:	2200      	movs	r2, #0
 8003850:	2101      	movs	r1, #1
 8003852:	481d      	ldr	r0, [pc, #116]	; (80038c8 <MX_SPI1_Init+0x190>)
 8003854:	f7ff fcd6 	bl	8003204 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MEMORY_INCREMENT);
 8003858:	2280      	movs	r2, #128	; 0x80
 800385a:	2101      	movs	r1, #1
 800385c:	481a      	ldr	r0, [pc, #104]	; (80038c8 <MX_SPI1_Init+0x190>)
 800385e:	f7ff fcf7 	bl	8003250 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_PDATAALIGN_BYTE);
 8003862:	2200      	movs	r2, #0
 8003864:	2101      	movs	r1, #1
 8003866:	4818      	ldr	r0, [pc, #96]	; (80038c8 <MX_SPI1_Init+0x190>)
 8003868:	f7ff fd18 	bl	800329c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_2, LL_DMA_MDATAALIGN_BYTE);
 800386c:	2200      	movs	r2, #0
 800386e:	2101      	movs	r1, #1
 8003870:	4815      	ldr	r0, [pc, #84]	; (80038c8 <MX_SPI1_Init+0x190>)
 8003872:	f7ff fd39 	bl	80032e8 <LL_DMA_SetMemorySize>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8003876:	2300      	movs	r3, #0
 8003878:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800387a:	f44f 7382 	mov.w	r3, #260	; 0x104
 800387e:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8003880:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8003884:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8003886:	2302      	movs	r3, #2
 8003888:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 800388a:	2301      	movs	r3, #1
 800388c:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 800388e:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003892:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8003894:	2318      	movs	r3, #24
 8003896:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8003898:	2300      	movs	r3, #0
 800389a:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800389c:	2300      	movs	r3, #0
 800389e:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 80038a0:	2307      	movs	r3, #7
 80038a2:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 80038a4:	f107 0318 	add.w	r3, r7, #24
 80038a8:	4619      	mov	r1, r3
 80038aa:	4808      	ldr	r0, [pc, #32]	; (80038cc <MX_SPI1_Init+0x194>)
 80038ac:	f00d fa9d 	bl	8010dea <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 80038b0:	2100      	movs	r1, #0
 80038b2:	4806      	ldr	r0, [pc, #24]	; (80038cc <MX_SPI1_Init+0x194>)
 80038b4:	f7ff fea1 	bl	80035fa <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI1);
 80038b8:	4804      	ldr	r0, [pc, #16]	; (80038cc <MX_SPI1_Init+0x194>)
 80038ba:	f7ff fec4 	bl	8003646 <LL_SPI_DisableNSSPulseMgt>

}
 80038be:	bf00      	nop
 80038c0:	3740      	adds	r7, #64	; 0x40
 80038c2:	46bd      	mov	sp, r7
 80038c4:	bd80      	pop	{r7, pc}
 80038c6:	bf00      	nop
 80038c8:	40020000 	.word	0x40020000
 80038cc:	40013000 	.word	0x40013000

080038d0 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b090      	sub	sp, #64	; 0x40
 80038d4:	af00      	add	r7, sp, #0
  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 80038d6:	f107 0318 	add.w	r3, r7, #24
 80038da:	2228      	movs	r2, #40	; 0x28
 80038dc:	2100      	movs	r1, #0
 80038de:	4618      	mov	r0, r3
 80038e0:	f00e f9b0 	bl	8011c44 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 80038e4:	463b      	mov	r3, r7
 80038e6:	2200      	movs	r2, #0
 80038e8:	601a      	str	r2, [r3, #0]
 80038ea:	605a      	str	r2, [r3, #4]
 80038ec:	609a      	str	r2, [r3, #8]
 80038ee:	60da      	str	r2, [r3, #12]
 80038f0:	611a      	str	r2, [r3, #16]
 80038f2:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 80038f4:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80038f8:	f7ff fe2c 	bl	8003554 <LL_APB1_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80038fc:	2002      	movs	r0, #2
 80038fe:	f7ff fe11 	bl	8003524 <LL_AHB2_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13;
 8003902:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003906:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003908:	2302      	movs	r3, #2
 800390a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 800390c:	2300      	movs	r3, #0
 800390e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003910:	2300      	movs	r3, #0
 8003912:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003914:	2300      	movs	r3, #0
 8003916:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8003918:	2305      	movs	r3, #5
 800391a:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800391c:	463b      	mov	r3, r7
 800391e:	4619      	mov	r1, r3
 8003920:	484f      	ldr	r0, [pc, #316]	; (8003a60 <MX_SPI2_Init+0x190>)
 8003922:	f00c ff22 	bl	801076a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_14;
 8003926:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 800392a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800392c:	2302      	movs	r3, #2
 800392e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003930:	2300      	movs	r3, #0
 8003932:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003934:	2300      	movs	r3, #0
 8003936:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8003938:	2300      	movs	r3, #0
 800393a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 800393c:	2305      	movs	r3, #5
 800393e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003940:	463b      	mov	r3, r7
 8003942:	4619      	mov	r1, r3
 8003944:	4846      	ldr	r0, [pc, #280]	; (8003a60 <MX_SPI2_Init+0x190>)
 8003946:	f00c ff10 	bl	801076a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_15;
 800394a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800394e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8003950:	2302      	movs	r3, #2
 8003952:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8003954:	2300      	movs	r3, #0
 8003956:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8003958:	2300      	movs	r3, #0
 800395a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800395c:	2300      	movs	r3, #0
 800395e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8003960:	2305      	movs	r3, #5
 8003962:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003964:	463b      	mov	r3, r7
 8003966:	4619      	mov	r1, r3
 8003968:	483d      	ldr	r0, [pc, #244]	; (8003a60 <MX_SPI2_Init+0x190>)
 800396a:	f00c fefe 	bl	801076a <LL_GPIO_Init>

  /* SPI2 DMA Init */

  /* SPI2_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_3, LL_DMAMUX_REQ_SPI2_RX);
 800396e:	220c      	movs	r2, #12
 8003970:	2102      	movs	r1, #2
 8003972:	483c      	ldr	r0, [pc, #240]	; (8003a64 <MX_SPI2_Init+0x194>)
 8003974:	f7ff fd68 	bl	8003448 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_3, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 8003978:	2200      	movs	r2, #0
 800397a:	2102      	movs	r1, #2
 800397c:	4839      	ldr	r0, [pc, #228]	; (8003a64 <MX_SPI2_Init+0x194>)
 800397e:	f7ff fbf3 	bl	8003168 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PRIORITY_LOW);
 8003982:	2200      	movs	r2, #0
 8003984:	2102      	movs	r1, #2
 8003986:	4837      	ldr	r0, [pc, #220]	; (8003a64 <MX_SPI2_Init+0x194>)
 8003988:	f7ff fcd4 	bl	8003334 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MODE_NORMAL);
 800398c:	2200      	movs	r2, #0
 800398e:	2102      	movs	r1, #2
 8003990:	4834      	ldr	r0, [pc, #208]	; (8003a64 <MX_SPI2_Init+0x194>)
 8003992:	f7ff fc11 	bl	80031b8 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PERIPH_NOINCREMENT);
 8003996:	2200      	movs	r2, #0
 8003998:	2102      	movs	r1, #2
 800399a:	4832      	ldr	r0, [pc, #200]	; (8003a64 <MX_SPI2_Init+0x194>)
 800399c:	f7ff fc32 	bl	8003204 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MEMORY_INCREMENT);
 80039a0:	2280      	movs	r2, #128	; 0x80
 80039a2:	2102      	movs	r1, #2
 80039a4:	482f      	ldr	r0, [pc, #188]	; (8003a64 <MX_SPI2_Init+0x194>)
 80039a6:	f7ff fc53 	bl	8003250 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_PDATAALIGN_BYTE);
 80039aa:	2200      	movs	r2, #0
 80039ac:	2102      	movs	r1, #2
 80039ae:	482d      	ldr	r0, [pc, #180]	; (8003a64 <MX_SPI2_Init+0x194>)
 80039b0:	f7ff fc74 	bl	800329c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_3, LL_DMA_MDATAALIGN_BYTE);
 80039b4:	2200      	movs	r2, #0
 80039b6:	2102      	movs	r1, #2
 80039b8:	482a      	ldr	r0, [pc, #168]	; (8003a64 <MX_SPI2_Init+0x194>)
 80039ba:	f7ff fc95 	bl	80032e8 <LL_DMA_SetMemorySize>

  /* SPI2_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_4, LL_DMAMUX_REQ_SPI2_TX);
 80039be:	220d      	movs	r2, #13
 80039c0:	2103      	movs	r1, #3
 80039c2:	4828      	ldr	r0, [pc, #160]	; (8003a64 <MX_SPI2_Init+0x194>)
 80039c4:	f7ff fd40 	bl	8003448 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_4, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 80039c8:	2210      	movs	r2, #16
 80039ca:	2103      	movs	r1, #3
 80039cc:	4825      	ldr	r0, [pc, #148]	; (8003a64 <MX_SPI2_Init+0x194>)
 80039ce:	f7ff fbcb 	bl	8003168 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PRIORITY_LOW);
 80039d2:	2200      	movs	r2, #0
 80039d4:	2103      	movs	r1, #3
 80039d6:	4823      	ldr	r0, [pc, #140]	; (8003a64 <MX_SPI2_Init+0x194>)
 80039d8:	f7ff fcac 	bl	8003334 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MODE_NORMAL);
 80039dc:	2200      	movs	r2, #0
 80039de:	2103      	movs	r1, #3
 80039e0:	4820      	ldr	r0, [pc, #128]	; (8003a64 <MX_SPI2_Init+0x194>)
 80039e2:	f7ff fbe9 	bl	80031b8 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PERIPH_NOINCREMENT);
 80039e6:	2200      	movs	r2, #0
 80039e8:	2103      	movs	r1, #3
 80039ea:	481e      	ldr	r0, [pc, #120]	; (8003a64 <MX_SPI2_Init+0x194>)
 80039ec:	f7ff fc0a 	bl	8003204 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MEMORY_INCREMENT);
 80039f0:	2280      	movs	r2, #128	; 0x80
 80039f2:	2103      	movs	r1, #3
 80039f4:	481b      	ldr	r0, [pc, #108]	; (8003a64 <MX_SPI2_Init+0x194>)
 80039f6:	f7ff fc2b 	bl	8003250 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_PDATAALIGN_BYTE);
 80039fa:	2200      	movs	r2, #0
 80039fc:	2103      	movs	r1, #3
 80039fe:	4819      	ldr	r0, [pc, #100]	; (8003a64 <MX_SPI2_Init+0x194>)
 8003a00:	f7ff fc4c 	bl	800329c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_4, LL_DMA_MDATAALIGN_BYTE);
 8003a04:	2200      	movs	r2, #0
 8003a06:	2103      	movs	r1, #3
 8003a08:	4816      	ldr	r0, [pc, #88]	; (8003a64 <MX_SPI2_Init+0x194>)
 8003a0a:	f7ff fc6d 	bl	80032e8 <LL_DMA_SetMemorySize>

  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8003a0e:	2300      	movs	r3, #0
 8003a10:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8003a12:	f44f 7382 	mov.w	r3, #260	; 0x104
 8003a16:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8003a18:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8003a1c:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8003a1e:	2302      	movs	r3, #2
 8003a20:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8003a22:	2301      	movs	r3, #1
 8003a24:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8003a26:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003a2a:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8003a2c:	2318      	movs	r3, #24
 8003a2e:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8003a30:	2300      	movs	r3, #0
 8003a32:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8003a34:	2300      	movs	r3, #0
 8003a36:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 7;
 8003a38:	2307      	movs	r3, #7
 8003a3a:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8003a3c:	f107 0318 	add.w	r3, r7, #24
 8003a40:	4619      	mov	r1, r3
 8003a42:	4809      	ldr	r0, [pc, #36]	; (8003a68 <MX_SPI2_Init+0x198>)
 8003a44:	f00d f9d1 	bl	8010dea <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8003a48:	2100      	movs	r1, #0
 8003a4a:	4807      	ldr	r0, [pc, #28]	; (8003a68 <MX_SPI2_Init+0x198>)
 8003a4c:	f7ff fdd5 	bl	80035fa <LL_SPI_SetStandard>
  LL_SPI_DisableNSSPulseMgt(SPI2);
 8003a50:	4805      	ldr	r0, [pc, #20]	; (8003a68 <MX_SPI2_Init+0x198>)
 8003a52:	f7ff fdf8 	bl	8003646 <LL_SPI_DisableNSSPulseMgt>

}
 8003a56:	bf00      	nop
 8003a58:	3740      	adds	r7, #64	; 0x40
 8003a5a:	46bd      	mov	sp, r7
 8003a5c:	bd80      	pop	{r7, pc}
 8003a5e:	bf00      	nop
 8003a60:	48000400 	.word	0x48000400
 8003a64:	40020000 	.word	0x40020000
 8003a68:	40003800 	.word	0x40003800

08003a6c <DMA1_Channel1_Init>:
//while??g?p
//uint8_t rx_flag = 0;
//uint8_t tx_flag = 0;

void DMA1_Channel1_Init(void)
{
 8003a6c:	b580      	push	{r7, lr}
 8003a6e:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_1);
 8003a70:	2100      	movs	r1, #0
 8003a72:	4806      	ldr	r0, [pc, #24]	; (8003a8c <DMA1_Channel1_Init+0x20>)
 8003a74:	f7ff fd12 	bl	800349c <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_1);
 8003a78:	2100      	movs	r1, #0
 8003a7a:	4804      	ldr	r0, [pc, #16]	; (8003a8c <DMA1_Channel1_Init+0x20>)
 8003a7c:	f7ff fd30 	bl	80034e0 <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
 8003a80:	2100      	movs	r1, #0
 8003a82:	4802      	ldr	r0, [pc, #8]	; (8003a8c <DMA1_Channel1_Init+0x20>)
 8003a84:	f7ff fb4e 	bl	8003124 <LL_DMA_DisableChannel>
}
 8003a88:	bf00      	nop
 8003a8a:	bd80      	pop	{r7, pc}
 8003a8c:	40020000 	.word	0x40020000

08003a90 <DMA1_Channel2_Init>:

void DMA1_Channel2_Init(void)
{
 8003a90:	b580      	push	{r7, lr}
 8003a92:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_2);
 8003a94:	2101      	movs	r1, #1
 8003a96:	4806      	ldr	r0, [pc, #24]	; (8003ab0 <DMA1_Channel2_Init+0x20>)
 8003a98:	f7ff fd00 	bl	800349c <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_2);
 8003a9c:	2101      	movs	r1, #1
 8003a9e:	4804      	ldr	r0, [pc, #16]	; (8003ab0 <DMA1_Channel2_Init+0x20>)
 8003aa0:	f7ff fd1e 	bl	80034e0 <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_2);
 8003aa4:	2101      	movs	r1, #1
 8003aa6:	4802      	ldr	r0, [pc, #8]	; (8003ab0 <DMA1_Channel2_Init+0x20>)
 8003aa8:	f7ff fb3c 	bl	8003124 <LL_DMA_DisableChannel>
}
 8003aac:	bf00      	nop
 8003aae:	bd80      	pop	{r7, pc}
 8003ab0:	40020000 	.word	0x40020000

08003ab4 <DMA1_Channel3_Init>:

void DMA1_Channel3_Init(void)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_3);
 8003ab8:	2102      	movs	r1, #2
 8003aba:	4806      	ldr	r0, [pc, #24]	; (8003ad4 <DMA1_Channel3_Init+0x20>)
 8003abc:	f7ff fcee 	bl	800349c <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_3);
 8003ac0:	2102      	movs	r1, #2
 8003ac2:	4804      	ldr	r0, [pc, #16]	; (8003ad4 <DMA1_Channel3_Init+0x20>)
 8003ac4:	f7ff fd0c 	bl	80034e0 <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_3);
 8003ac8:	2102      	movs	r1, #2
 8003aca:	4802      	ldr	r0, [pc, #8]	; (8003ad4 <DMA1_Channel3_Init+0x20>)
 8003acc:	f7ff fb2a 	bl	8003124 <LL_DMA_DisableChannel>
}
 8003ad0:	bf00      	nop
 8003ad2:	bd80      	pop	{r7, pc}
 8003ad4:	40020000 	.word	0x40020000

08003ad8 <DMA1_Channel4_Init>:

void DMA1_Channel4_Init(void)
{
 8003ad8:	b580      	push	{r7, lr}
 8003ada:	af00      	add	r7, sp, #0
	LL_DMA_EnableIT_TC(DMA1,LL_DMA_CHANNEL_4);
 8003adc:	2103      	movs	r1, #3
 8003ade:	4806      	ldr	r0, [pc, #24]	; (8003af8 <DMA1_Channel4_Init+0x20>)
 8003ae0:	f7ff fcdc 	bl	800349c <LL_DMA_EnableIT_TC>
	LL_DMA_EnableIT_TE(DMA1,LL_DMA_CHANNEL_4);
 8003ae4:	2103      	movs	r1, #3
 8003ae6:	4804      	ldr	r0, [pc, #16]	; (8003af8 <DMA1_Channel4_Init+0x20>)
 8003ae8:	f7ff fcfa 	bl	80034e0 <LL_DMA_EnableIT_TE>
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_4);
 8003aec:	2103      	movs	r1, #3
 8003aee:	4802      	ldr	r0, [pc, #8]	; (8003af8 <DMA1_Channel4_Init+0x20>)
 8003af0:	f7ff fb18 	bl	8003124 <LL_DMA_DisableChannel>
}
 8003af4:	bf00      	nop
 8003af6:	bd80      	pop	{r7, pc}
 8003af8:	40020000 	.word	0x40020000

08003afc <SPI1_Start>:

void SPI1_Start(void)
{
 8003afc:	b580      	push	{r7, lr}
 8003afe:	af00      	add	r7, sp, #0
	LL_SPI_SetRxFIFOThreshold(SPI1, LL_SPI_RX_FIFO_TH_QUARTER);
 8003b00:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003b04:	4808      	ldr	r0, [pc, #32]	; (8003b28 <SPI1_Start+0x2c>)
 8003b06:	f7ff fd8b 	bl	8003620 <LL_SPI_SetRxFIFOThreshold>
	DMA1_Channel1_Init();
 8003b0a:	f7ff ffaf 	bl	8003a6c <DMA1_Channel1_Init>
	DMA1_Channel2_Init();
 8003b0e:	f7ff ffbf 	bl	8003a90 <DMA1_Channel2_Init>
	LL_SPI_EnableDMAReq_RX(SPI1);
 8003b12:	4805      	ldr	r0, [pc, #20]	; (8003b28 <SPI1_Start+0x2c>)
 8003b14:	f7ff fdba 	bl	800368c <LL_SPI_EnableDMAReq_RX>
	LL_SPI_EnableDMAReq_TX(SPI1);
 8003b18:	4803      	ldr	r0, [pc, #12]	; (8003b28 <SPI1_Start+0x2c>)
 8003b1a:	f7ff fdc7 	bl	80036ac <LL_SPI_EnableDMAReq_TX>

	LL_SPI_Enable(SPI1);
 8003b1e:	4802      	ldr	r0, [pc, #8]	; (8003b28 <SPI1_Start+0x2c>)
 8003b20:	f7ff fd48 	bl	80035b4 <LL_SPI_Enable>
}
 8003b24:	bf00      	nop
 8003b26:	bd80      	pop	{r7, pc}
 8003b28:	40013000 	.word	0x40013000

08003b2c <SPI1_DMA_Communication>:

void SPI1_DMA_Communication(uint8_t length)
{
 8003b2c:	b590      	push	{r4, r7, lr}
 8003b2e:	b085      	sub	sp, #20
 8003b30:	af02      	add	r7, sp, #8
 8003b32:	4603      	mov	r3, r0
 8003b34:	71fb      	strb	r3, [r7, #7]
	LL_GPIO_ResetOutputPin(CS_gyro_GPIO_Port, CS_gyro_Pin);
 8003b36:	2101      	movs	r1, #1
 8003b38:	4822      	ldr	r0, [pc, #136]	; (8003bc4 <SPI1_DMA_Communication+0x98>)
 8003b3a:	f7ff fdee 	bl	800371a <LL_GPIO_ResetOutputPin>

	if( LL_SPI_IsActiveFlag_RXNE(SPI1) == SET)LL_SPI_ReceiveData8(SPI1);
 8003b3e:	4822      	ldr	r0, [pc, #136]	; (8003bc8 <SPI1_DMA_Communication+0x9c>)
 8003b40:	f7ff fd91 	bl	8003666 <LL_SPI_IsActiveFlag_RXNE>
 8003b44:	4603      	mov	r3, r0
 8003b46:	2b01      	cmp	r3, #1
 8003b48:	d102      	bne.n	8003b50 <SPI1_DMA_Communication+0x24>
 8003b4a:	481f      	ldr	r0, [pc, #124]	; (8003bc8 <SPI1_DMA_Communication+0x9c>)
 8003b4c:	f7ff fdca 	bl	80036e4 <LL_SPI_ReceiveData8>
	if( LL_SPI_IsEnabled(SPI1) == RESET) LL_SPI_Enable(SPI1);
 8003b50:	481d      	ldr	r0, [pc, #116]	; (8003bc8 <SPI1_DMA_Communication+0x9c>)
 8003b52:	f7ff fd3f 	bl	80035d4 <LL_SPI_IsEnabled>
 8003b56:	4603      	mov	r3, r0
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d102      	bne.n	8003b62 <SPI1_DMA_Communication+0x36>
 8003b5c:	481a      	ldr	r0, [pc, #104]	; (8003bc8 <SPI1_DMA_Communication+0x9c>)
 8003b5e:	f7ff fd29 	bl	80035b4 <LL_SPI_Enable>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_2,(uint32_t)SPI1TransmitData,
 8003b62:	4c1a      	ldr	r4, [pc, #104]	; (8003bcc <SPI1_DMA_Communication+0xa0>)
 8003b64:	4818      	ldr	r0, [pc, #96]	; (8003bc8 <SPI1_DMA_Communication+0x9c>)
 8003b66:	f7ff fdb1 	bl	80036cc <LL_SPI_DMA_GetRegAddr>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	2210      	movs	r2, #16
 8003b6e:	9200      	str	r2, [sp, #0]
 8003b70:	4622      	mov	r2, r4
 8003b72:	2101      	movs	r1, #1
 8003b74:	4816      	ldr	r0, [pc, #88]	; (8003bd0 <SPI1_DMA_Communication+0xa4>)
 8003b76:	f7ff fc29 	bl	80033cc <LL_DMA_ConfigAddresses>
							LL_SPI_DMA_GetRegAddr(SPI1),LL_DMA_DIRECTION_MEMORY_TO_PERIPH);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_2,length);
 8003b7a:	79fb      	ldrb	r3, [r7, #7]
 8003b7c:	461a      	mov	r2, r3
 8003b7e:	2101      	movs	r1, #1
 8003b80:	4813      	ldr	r0, [pc, #76]	; (8003bd0 <SPI1_DMA_Communication+0xa4>)
 8003b82:	f7ff fbfd 	bl	8003380 <LL_DMA_SetDataLength>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_1,LL_SPI_DMA_GetRegAddr(SPI1),
 8003b86:	4810      	ldr	r0, [pc, #64]	; (8003bc8 <SPI1_DMA_Communication+0x9c>)
 8003b88:	f7ff fda0 	bl	80036cc <LL_SPI_DMA_GetRegAddr>
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	4911      	ldr	r1, [pc, #68]	; (8003bd4 <SPI1_DMA_Communication+0xa8>)
 8003b90:	2300      	movs	r3, #0
 8003b92:	9300      	str	r3, [sp, #0]
 8003b94:	460b      	mov	r3, r1
 8003b96:	2100      	movs	r1, #0
 8003b98:	480d      	ldr	r0, [pc, #52]	; (8003bd0 <SPI1_DMA_Communication+0xa4>)
 8003b9a:	f7ff fc17 	bl	80033cc <LL_DMA_ConfigAddresses>
							(uint32_t)SPI1ReciveData,LL_DMA_DIRECTION_PERIPH_TO_MEMORY);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_1,length);
 8003b9e:	79fb      	ldrb	r3, [r7, #7]
 8003ba0:	461a      	mov	r2, r3
 8003ba2:	2100      	movs	r1, #0
 8003ba4:	480a      	ldr	r0, [pc, #40]	; (8003bd0 <SPI1_DMA_Communication+0xa4>)
 8003ba6:	f7ff fbeb 	bl	8003380 <LL_DMA_SetDataLength>

	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_2);
 8003baa:	2101      	movs	r1, #1
 8003bac:	4808      	ldr	r0, [pc, #32]	; (8003bd0 <SPI1_DMA_Communication+0xa4>)
 8003bae:	f7ff fa97 	bl	80030e0 <LL_DMA_EnableChannel>
	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_1);
 8003bb2:	2100      	movs	r1, #0
 8003bb4:	4806      	ldr	r0, [pc, #24]	; (8003bd0 <SPI1_DMA_Communication+0xa4>)
 8003bb6:	f7ff fa93 	bl	80030e0 <LL_DMA_EnableChannel>
	while(rx_flag != 1);
	rx_flag = 0;
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
	LL_GPIO_SetOutputPin(GPIOx,CS_Pin);
*/
}
 8003bba:	bf00      	nop
 8003bbc:	370c      	adds	r7, #12
 8003bbe:	46bd      	mov	sp, r7
 8003bc0:	bd90      	pop	{r4, r7, pc}
 8003bc2:	bf00      	nop
 8003bc4:	48000400 	.word	0x48000400
 8003bc8:	40013000 	.word	0x40013000
 8003bcc:	20000fa4 	.word	0x20000fa4
 8003bd0:	40020000 	.word	0x40020000
 8003bd4:	20000fac 	.word	0x20000fac

08003bd8 <SPI1_DMA1_ReceiveComplete_Callback>:

void SPI1_DMA1_ReceiveComplete_Callback(void)
{
 8003bd8:	b580      	push	{r7, lr}
 8003bda:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
 8003bdc:	2100      	movs	r1, #0
 8003bde:	4804      	ldr	r0, [pc, #16]	; (8003bf0 <SPI1_DMA1_ReceiveComplete_Callback+0x18>)
 8003be0:	f7ff faa0 	bl	8003124 <LL_DMA_DisableChannel>
	LL_GPIO_SetOutputPin(CS_gyro_GPIO_Port, CS_gyro_Pin);
 8003be4:	2101      	movs	r1, #1
 8003be6:	4803      	ldr	r0, [pc, #12]	; (8003bf4 <SPI1_DMA1_ReceiveComplete_Callback+0x1c>)
 8003be8:	f7ff fd89 	bl	80036fe <LL_GPIO_SetOutputPin>
//	rx_flag = 1;
}
 8003bec:	bf00      	nop
 8003bee:	bd80      	pop	{r7, pc}
 8003bf0:	40020000 	.word	0x40020000
 8003bf4:	48000400 	.word	0x48000400

08003bf8 <SPI1_DMA1_TransmitComplete_Callback>:

void SPI1_DMA1_TransmitComplete_Callback(void)
{
 8003bf8:	b580      	push	{r7, lr}
 8003bfa:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_2);
 8003bfc:	2101      	movs	r1, #1
 8003bfe:	4802      	ldr	r0, [pc, #8]	; (8003c08 <SPI1_DMA1_TransmitComplete_Callback+0x10>)
 8003c00:	f7ff fa90 	bl	8003124 <LL_DMA_DisableChannel>
//	tx_flag = 1;
}
 8003c04:	bf00      	nop
 8003c06:	bd80      	pop	{r7, pc}
 8003c08:	40020000 	.word	0x40020000

08003c0c <Get_SPI1ReciveData>:

uint8_t Get_SPI1ReciveData(uint8_t num){
 8003c0c:	b480      	push	{r7}
 8003c0e:	b083      	sub	sp, #12
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	4603      	mov	r3, r0
 8003c14:	71fb      	strb	r3, [r7, #7]
	return SPI1ReciveData[num];
 8003c16:	79fb      	ldrb	r3, [r7, #7]
 8003c18:	4a03      	ldr	r2, [pc, #12]	; (8003c28 <Get_SPI1ReciveData+0x1c>)
 8003c1a:	5cd3      	ldrb	r3, [r2, r3]
}
 8003c1c:	4618      	mov	r0, r3
 8003c1e:	370c      	adds	r7, #12
 8003c20:	46bd      	mov	sp, r7
 8003c22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c26:	4770      	bx	lr
 8003c28:	20000fac 	.word	0x20000fac

08003c2c <SetSPI1TransmitData>:

void SetSPI1TransmitData(uint8_t num, uint8_t data){
 8003c2c:	b480      	push	{r7}
 8003c2e:	b083      	sub	sp, #12
 8003c30:	af00      	add	r7, sp, #0
 8003c32:	4603      	mov	r3, r0
 8003c34:	460a      	mov	r2, r1
 8003c36:	71fb      	strb	r3, [r7, #7]
 8003c38:	4613      	mov	r3, r2
 8003c3a:	71bb      	strb	r3, [r7, #6]
	SPI1TransmitData[num] = data;
 8003c3c:	79fb      	ldrb	r3, [r7, #7]
 8003c3e:	4904      	ldr	r1, [pc, #16]	; (8003c50 <SetSPI1TransmitData+0x24>)
 8003c40:	79ba      	ldrb	r2, [r7, #6]
 8003c42:	54ca      	strb	r2, [r1, r3]
}
 8003c44:	bf00      	nop
 8003c46:	370c      	adds	r7, #12
 8003c48:	46bd      	mov	sp, r7
 8003c4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c4e:	4770      	bx	lr
 8003c50:	20000fa4 	.word	0x20000fa4

08003c54 <SPI2_Start>:

uint8_t SPI2ReciveData[SPI2_DATA_BUFFR_SIZE];
uint8_t SPI2TransmitData[SPI2_DATA_BUFFR_SIZE];

void SPI2_Start(void)
{
 8003c54:	b580      	push	{r7, lr}
 8003c56:	af00      	add	r7, sp, #0
	LL_SPI_SetRxFIFOThreshold(SPI2, LL_SPI_RX_FIFO_TH_QUARTER);
 8003c58:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003c5c:	4808      	ldr	r0, [pc, #32]	; (8003c80 <SPI2_Start+0x2c>)
 8003c5e:	f7ff fcdf 	bl	8003620 <LL_SPI_SetRxFIFOThreshold>
	DMA1_Channel3_Init();
 8003c62:	f7ff ff27 	bl	8003ab4 <DMA1_Channel3_Init>
	DMA1_Channel4_Init();
 8003c66:	f7ff ff37 	bl	8003ad8 <DMA1_Channel4_Init>
	LL_SPI_EnableDMAReq_RX(SPI2);
 8003c6a:	4805      	ldr	r0, [pc, #20]	; (8003c80 <SPI2_Start+0x2c>)
 8003c6c:	f7ff fd0e 	bl	800368c <LL_SPI_EnableDMAReq_RX>
	LL_SPI_EnableDMAReq_TX(SPI2);
 8003c70:	4803      	ldr	r0, [pc, #12]	; (8003c80 <SPI2_Start+0x2c>)
 8003c72:	f7ff fd1b 	bl	80036ac <LL_SPI_EnableDMAReq_TX>

	LL_SPI_Enable(SPI2);
 8003c76:	4802      	ldr	r0, [pc, #8]	; (8003c80 <SPI2_Start+0x2c>)
 8003c78:	f7ff fc9c 	bl	80035b4 <LL_SPI_Enable>
}
 8003c7c:	bf00      	nop
 8003c7e:	bd80      	pop	{r7, pc}
 8003c80:	40003800 	.word	0x40003800

08003c84 <SPI2_DMA_Communication>:

void SPI2_DMA_Communication(uint8_t length,uint8_t dir)
{
 8003c84:	b590      	push	{r4, r7, lr}
 8003c86:	b085      	sub	sp, #20
 8003c88:	af02      	add	r7, sp, #8
 8003c8a:	4603      	mov	r3, r0
 8003c8c:	460a      	mov	r2, r1
 8003c8e:	71fb      	strb	r3, [r7, #7]
 8003c90:	4613      	mov	r3, r2
 8003c92:	71bb      	strb	r3, [r7, #6]
  if(dir == enL){
 8003c94:	79bb      	ldrb	r3, [r7, #6]
 8003c96:	2b00      	cmp	r3, #0
 8003c98:	d105      	bne.n	8003ca6 <SPI2_DMA_Communication+0x22>
	  LL_GPIO_ResetOutputPin(CS_enL_GPIO_Port, CS_enL_Pin);
 8003c9a:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003c9e:	4825      	ldr	r0, [pc, #148]	; (8003d34 <SPI2_DMA_Communication+0xb0>)
 8003ca0:	f7ff fd3b 	bl	800371a <LL_GPIO_ResetOutputPin>
 8003ca4:	e003      	b.n	8003cae <SPI2_DMA_Communication+0x2a>
  }else{
    LL_GPIO_ResetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
 8003ca6:	2180      	movs	r1, #128	; 0x80
 8003ca8:	4822      	ldr	r0, [pc, #136]	; (8003d34 <SPI2_DMA_Communication+0xb0>)
 8003caa:	f7ff fd36 	bl	800371a <LL_GPIO_ResetOutputPin>
  }
	if( LL_SPI_IsActiveFlag_RXNE(SPI2) == SET)LL_SPI_ReceiveData8(SPI2);
 8003cae:	4822      	ldr	r0, [pc, #136]	; (8003d38 <SPI2_DMA_Communication+0xb4>)
 8003cb0:	f7ff fcd9 	bl	8003666 <LL_SPI_IsActiveFlag_RXNE>
 8003cb4:	4603      	mov	r3, r0
 8003cb6:	2b01      	cmp	r3, #1
 8003cb8:	d102      	bne.n	8003cc0 <SPI2_DMA_Communication+0x3c>
 8003cba:	481f      	ldr	r0, [pc, #124]	; (8003d38 <SPI2_DMA_Communication+0xb4>)
 8003cbc:	f7ff fd12 	bl	80036e4 <LL_SPI_ReceiveData8>
	if( LL_SPI_IsEnabled(SPI2) == RESET) LL_SPI_Enable(SPI2);
 8003cc0:	481d      	ldr	r0, [pc, #116]	; (8003d38 <SPI2_DMA_Communication+0xb4>)
 8003cc2:	f7ff fc87 	bl	80035d4 <LL_SPI_IsEnabled>
 8003cc6:	4603      	mov	r3, r0
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d102      	bne.n	8003cd2 <SPI2_DMA_Communication+0x4e>
 8003ccc:	481a      	ldr	r0, [pc, #104]	; (8003d38 <SPI2_DMA_Communication+0xb4>)
 8003cce:	f7ff fc71 	bl	80035b4 <LL_SPI_Enable>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_4,(uint32_t)SPI2TransmitData,
 8003cd2:	4c1a      	ldr	r4, [pc, #104]	; (8003d3c <SPI2_DMA_Communication+0xb8>)
 8003cd4:	4818      	ldr	r0, [pc, #96]	; (8003d38 <SPI2_DMA_Communication+0xb4>)
 8003cd6:	f7ff fcf9 	bl	80036cc <LL_SPI_DMA_GetRegAddr>
 8003cda:	4603      	mov	r3, r0
 8003cdc:	2210      	movs	r2, #16
 8003cde:	9200      	str	r2, [sp, #0]
 8003ce0:	4622      	mov	r2, r4
 8003ce2:	2103      	movs	r1, #3
 8003ce4:	4816      	ldr	r0, [pc, #88]	; (8003d40 <SPI2_DMA_Communication+0xbc>)
 8003ce6:	f7ff fb71 	bl	80033cc <LL_DMA_ConfigAddresses>
							LL_SPI_DMA_GetRegAddr(SPI2),LL_DMA_DIRECTION_MEMORY_TO_PERIPH);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_4,length);
 8003cea:	79fb      	ldrb	r3, [r7, #7]
 8003cec:	461a      	mov	r2, r3
 8003cee:	2103      	movs	r1, #3
 8003cf0:	4813      	ldr	r0, [pc, #76]	; (8003d40 <SPI2_DMA_Communication+0xbc>)
 8003cf2:	f7ff fb45 	bl	8003380 <LL_DMA_SetDataLength>

	LL_DMA_ConfigAddresses(DMA1,LL_DMA_CHANNEL_3,LL_SPI_DMA_GetRegAddr(SPI2),
 8003cf6:	4810      	ldr	r0, [pc, #64]	; (8003d38 <SPI2_DMA_Communication+0xb4>)
 8003cf8:	f7ff fce8 	bl	80036cc <LL_SPI_DMA_GetRegAddr>
 8003cfc:	4602      	mov	r2, r0
 8003cfe:	4911      	ldr	r1, [pc, #68]	; (8003d44 <SPI2_DMA_Communication+0xc0>)
 8003d00:	2300      	movs	r3, #0
 8003d02:	9300      	str	r3, [sp, #0]
 8003d04:	460b      	mov	r3, r1
 8003d06:	2102      	movs	r1, #2
 8003d08:	480d      	ldr	r0, [pc, #52]	; (8003d40 <SPI2_DMA_Communication+0xbc>)
 8003d0a:	f7ff fb5f 	bl	80033cc <LL_DMA_ConfigAddresses>
							(uint32_t)SPI2ReciveData,LL_DMA_DIRECTION_PERIPH_TO_MEMORY);

	LL_DMA_SetDataLength(DMA1,LL_DMA_CHANNEL_3,length);
 8003d0e:	79fb      	ldrb	r3, [r7, #7]
 8003d10:	461a      	mov	r2, r3
 8003d12:	2102      	movs	r1, #2
 8003d14:	480a      	ldr	r0, [pc, #40]	; (8003d40 <SPI2_DMA_Communication+0xbc>)
 8003d16:	f7ff fb33 	bl	8003380 <LL_DMA_SetDataLength>

	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_4);
 8003d1a:	2103      	movs	r1, #3
 8003d1c:	4808      	ldr	r0, [pc, #32]	; (8003d40 <SPI2_DMA_Communication+0xbc>)
 8003d1e:	f7ff f9df 	bl	80030e0 <LL_DMA_EnableChannel>
	LL_DMA_EnableChannel(DMA1,LL_DMA_CHANNEL_3);
 8003d22:	2102      	movs	r1, #2
 8003d24:	4806      	ldr	r0, [pc, #24]	; (8003d40 <SPI2_DMA_Communication+0xbc>)
 8003d26:	f7ff f9db 	bl	80030e0 <LL_DMA_EnableChannel>
	while(rx_flag != 1);
	rx_flag = 0;
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_1);
	LL_GPIO_SetOutputPin(GPIOx,CS_Pin);
*/
}
 8003d2a:	bf00      	nop
 8003d2c:	370c      	adds	r7, #12
 8003d2e:	46bd      	mov	sp, r7
 8003d30:	bd90      	pop	{r4, r7, pc}
 8003d32:	bf00      	nop
 8003d34:	48000400 	.word	0x48000400
 8003d38:	40003800 	.word	0x40003800
 8003d3c:	20000fa8 	.word	0x20000fa8
 8003d40:	40020000 	.word	0x40020000
 8003d44:	20000fb0 	.word	0x20000fb0

08003d48 <SPI2_DMA1_ReceiveComplete_Callback>:

void SPI2_DMA1_ReceiveComplete_Callback(void)
{
 8003d48:	b580      	push	{r7, lr}
 8003d4a:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_3);
 8003d4c:	2102      	movs	r1, #2
 8003d4e:	4809      	ldr	r0, [pc, #36]	; (8003d74 <SPI2_DMA1_ReceiveComplete_Callback+0x2c>)
 8003d50:	f7ff f9e8 	bl	8003124 <LL_DMA_DisableChannel>
  if(encoderdir == enL){
 8003d54:	4b08      	ldr	r3, [pc, #32]	; (8003d78 <SPI2_DMA1_ReceiveComplete_Callback+0x30>)
 8003d56:	781b      	ldrb	r3, [r3, #0]
 8003d58:	2b00      	cmp	r3, #0
 8003d5a:	d105      	bne.n	8003d68 <SPI2_DMA1_ReceiveComplete_Callback+0x20>
	  LL_GPIO_SetOutputPin(CS_enL_GPIO_Port, CS_enL_Pin);
 8003d5c:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8003d60:	4806      	ldr	r0, [pc, #24]	; (8003d7c <SPI2_DMA1_ReceiveComplete_Callback+0x34>)
 8003d62:	f7ff fccc 	bl	80036fe <LL_GPIO_SetOutputPin>
  }else{
    LL_GPIO_SetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
  }
//	rx_flag = 1;
}
 8003d66:	e003      	b.n	8003d70 <SPI2_DMA1_ReceiveComplete_Callback+0x28>
    LL_GPIO_SetOutputPin(CS_enR_GPIO_Port, CS_enR_Pin);
 8003d68:	2180      	movs	r1, #128	; 0x80
 8003d6a:	4804      	ldr	r0, [pc, #16]	; (8003d7c <SPI2_DMA1_ReceiveComplete_Callback+0x34>)
 8003d6c:	f7ff fcc7 	bl	80036fe <LL_GPIO_SetOutputPin>
}
 8003d70:	bf00      	nop
 8003d72:	bd80      	pop	{r7, pc}
 8003d74:	40020000 	.word	0x40020000
 8003d78:	200006fe 	.word	0x200006fe
 8003d7c:	48000400 	.word	0x48000400

08003d80 <SPI2_DMA1_TransmitComplete_Callback>:

void SPI2_DMA1_TransmitComplete_Callback(void)
{
 8003d80:	b580      	push	{r7, lr}
 8003d82:	af00      	add	r7, sp, #0
	LL_DMA_DisableChannel(DMA1,LL_DMA_CHANNEL_4);
 8003d84:	2103      	movs	r1, #3
 8003d86:	4802      	ldr	r0, [pc, #8]	; (8003d90 <SPI2_DMA1_TransmitComplete_Callback+0x10>)
 8003d88:	f7ff f9cc 	bl	8003124 <LL_DMA_DisableChannel>
//	tx_flag = 1;
}
 8003d8c:	bf00      	nop
 8003d8e:	bd80      	pop	{r7, pc}
 8003d90:	40020000 	.word	0x40020000

08003d94 <Get_SPI2ReciveData>:

uint8_t Get_SPI2ReciveData(uint8_t num){
 8003d94:	b480      	push	{r7}
 8003d96:	b083      	sub	sp, #12
 8003d98:	af00      	add	r7, sp, #0
 8003d9a:	4603      	mov	r3, r0
 8003d9c:	71fb      	strb	r3, [r7, #7]
	return SPI2ReciveData[num];
 8003d9e:	79fb      	ldrb	r3, [r7, #7]
 8003da0:	4a03      	ldr	r2, [pc, #12]	; (8003db0 <Get_SPI2ReciveData+0x1c>)
 8003da2:	5cd3      	ldrb	r3, [r2, r3]
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	370c      	adds	r7, #12
 8003da8:	46bd      	mov	sp, r7
 8003daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dae:	4770      	bx	lr
 8003db0:	20000fb0 	.word	0x20000fb0

08003db4 <SetSPI2TransmitData>:

void SetSPI2TransmitData(uint8_t num, uint8_t data){
 8003db4:	b480      	push	{r7}
 8003db6:	b083      	sub	sp, #12
 8003db8:	af00      	add	r7, sp, #0
 8003dba:	4603      	mov	r3, r0
 8003dbc:	460a      	mov	r2, r1
 8003dbe:	71fb      	strb	r3, [r7, #7]
 8003dc0:	4613      	mov	r3, r2
 8003dc2:	71bb      	strb	r3, [r7, #6]
	SPI2TransmitData[num] = data;
 8003dc4:	79fb      	ldrb	r3, [r7, #7]
 8003dc6:	4904      	ldr	r1, [pc, #16]	; (8003dd8 <SetSPI2TransmitData+0x24>)
 8003dc8:	79ba      	ldrb	r2, [r7, #6]
 8003dca:	54ca      	strb	r2, [r1, r3]
}
 8003dcc:	bf00      	nop
 8003dce:	370c      	adds	r7, #12
 8003dd0:	46bd      	mov	sp, r7
 8003dd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dd6:	4770      	bx	lr
 8003dd8:	20000fa8 	.word	0x20000fa8

08003ddc <LL_DMA_IsActiveFlag_TC1>:
{
 8003ddc:	b480      	push	{r7}
 8003dde:	b083      	sub	sp, #12
 8003de0:	af00      	add	r7, sp, #0
 8003de2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF1) == (DMA_ISR_TCIF1)) ? 1UL : 0UL);
 8003de4:	687b      	ldr	r3, [r7, #4]
 8003de6:	681b      	ldr	r3, [r3, #0]
 8003de8:	f003 0302 	and.w	r3, r3, #2
 8003dec:	2b02      	cmp	r3, #2
 8003dee:	d101      	bne.n	8003df4 <LL_DMA_IsActiveFlag_TC1+0x18>
 8003df0:	2301      	movs	r3, #1
 8003df2:	e000      	b.n	8003df6 <LL_DMA_IsActiveFlag_TC1+0x1a>
 8003df4:	2300      	movs	r3, #0
}
 8003df6:	4618      	mov	r0, r3
 8003df8:	370c      	adds	r7, #12
 8003dfa:	46bd      	mov	sp, r7
 8003dfc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e00:	4770      	bx	lr

08003e02 <LL_DMA_IsActiveFlag_TC2>:
{
 8003e02:	b480      	push	{r7}
 8003e04:	b083      	sub	sp, #12
 8003e06:	af00      	add	r7, sp, #0
 8003e08:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF2) == (DMA_ISR_TCIF2)) ? 1UL : 0UL);
 8003e0a:	687b      	ldr	r3, [r7, #4]
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f003 0320 	and.w	r3, r3, #32
 8003e12:	2b20      	cmp	r3, #32
 8003e14:	d101      	bne.n	8003e1a <LL_DMA_IsActiveFlag_TC2+0x18>
 8003e16:	2301      	movs	r3, #1
 8003e18:	e000      	b.n	8003e1c <LL_DMA_IsActiveFlag_TC2+0x1a>
 8003e1a:	2300      	movs	r3, #0
}
 8003e1c:	4618      	mov	r0, r3
 8003e1e:	370c      	adds	r7, #12
 8003e20:	46bd      	mov	sp, r7
 8003e22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e26:	4770      	bx	lr

08003e28 <LL_DMA_IsActiveFlag_TC3>:
{
 8003e28:	b480      	push	{r7}
 8003e2a:	b083      	sub	sp, #12
 8003e2c:	af00      	add	r7, sp, #0
 8003e2e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF3) == (DMA_ISR_TCIF3)) ? 1UL : 0UL);
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	681b      	ldr	r3, [r3, #0]
 8003e34:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003e38:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003e3c:	d101      	bne.n	8003e42 <LL_DMA_IsActiveFlag_TC3+0x1a>
 8003e3e:	2301      	movs	r3, #1
 8003e40:	e000      	b.n	8003e44 <LL_DMA_IsActiveFlag_TC3+0x1c>
 8003e42:	2300      	movs	r3, #0
}
 8003e44:	4618      	mov	r0, r3
 8003e46:	370c      	adds	r7, #12
 8003e48:	46bd      	mov	sp, r7
 8003e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e4e:	4770      	bx	lr

08003e50 <LL_DMA_IsActiveFlag_TC4>:
{
 8003e50:	b480      	push	{r7}
 8003e52:	b083      	sub	sp, #12
 8003e54:	af00      	add	r7, sp, #0
 8003e56:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(DMAx->ISR, DMA_ISR_TCIF4) == (DMA_ISR_TCIF4)) ? 1UL : 0UL);
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003e60:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003e64:	d101      	bne.n	8003e6a <LL_DMA_IsActiveFlag_TC4+0x1a>
 8003e66:	2301      	movs	r3, #1
 8003e68:	e000      	b.n	8003e6c <LL_DMA_IsActiveFlag_TC4+0x1c>
 8003e6a:	2300      	movs	r3, #0
}
 8003e6c:	4618      	mov	r0, r3
 8003e6e:	370c      	adds	r7, #12
 8003e70:	46bd      	mov	sp, r7
 8003e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e76:	4770      	bx	lr

08003e78 <LL_DMA_ClearFlag_GI1>:
{
 8003e78:	b480      	push	{r7}
 8003e7a:	b083      	sub	sp, #12
 8003e7c:	af00      	add	r7, sp, #0
 8003e7e:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF1);
 8003e80:	687b      	ldr	r3, [r7, #4]
 8003e82:	2201      	movs	r2, #1
 8003e84:	605a      	str	r2, [r3, #4]
}
 8003e86:	bf00      	nop
 8003e88:	370c      	adds	r7, #12
 8003e8a:	46bd      	mov	sp, r7
 8003e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003e90:	4770      	bx	lr

08003e92 <LL_DMA_ClearFlag_GI2>:
{
 8003e92:	b480      	push	{r7}
 8003e94:	b083      	sub	sp, #12
 8003e96:	af00      	add	r7, sp, #0
 8003e98:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF2);
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	2210      	movs	r2, #16
 8003e9e:	605a      	str	r2, [r3, #4]
}
 8003ea0:	bf00      	nop
 8003ea2:	370c      	adds	r7, #12
 8003ea4:	46bd      	mov	sp, r7
 8003ea6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003eaa:	4770      	bx	lr

08003eac <LL_DMA_ClearFlag_GI3>:
{
 8003eac:	b480      	push	{r7}
 8003eae:	b083      	sub	sp, #12
 8003eb0:	af00      	add	r7, sp, #0
 8003eb2:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF3);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003eba:	605a      	str	r2, [r3, #4]
}
 8003ebc:	bf00      	nop
 8003ebe:	370c      	adds	r7, #12
 8003ec0:	46bd      	mov	sp, r7
 8003ec2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ec6:	4770      	bx	lr

08003ec8 <LL_DMA_ClearFlag_GI4>:
{
 8003ec8:	b480      	push	{r7}
 8003eca:	b083      	sub	sp, #12
 8003ecc:	af00      	add	r7, sp, #0
 8003ece:	6078      	str	r0, [r7, #4]
  WRITE_REG(DMAx->IFCR, DMA_IFCR_CGIF4);
 8003ed0:	687b      	ldr	r3, [r7, #4]
 8003ed2:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8003ed6:	605a      	str	r2, [r3, #4]
}
 8003ed8:	bf00      	nop
 8003eda:	370c      	adds	r7, #12
 8003edc:	46bd      	mov	sp, r7
 8003ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee2:	4770      	bx	lr

08003ee4 <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8003ee4:	b480      	push	{r7}
 8003ee6:	b083      	sub	sp, #12
 8003ee8:	af00      	add	r7, sp, #0
 8003eea:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8003eec:	687b      	ldr	r3, [r7, #4]
 8003eee:	f06f 0201 	mvn.w	r2, #1
 8003ef2:	611a      	str	r2, [r3, #16]
}
 8003ef4:	bf00      	nop
 8003ef6:	370c      	adds	r7, #12
 8003ef8:	46bd      	mov	sp, r7
 8003efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003efe:	4770      	bx	lr

08003f00 <LL_TIM_IsActiveFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_IsActiveFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_TIM_IsActiveFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8003f00:	b480      	push	{r7}
 8003f02:	b083      	sub	sp, #12
 8003f04:	af00      	add	r7, sp, #0
 8003f06:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(TIMx->SR, TIM_SR_UIF) == (TIM_SR_UIF)) ? 1UL : 0UL);
 8003f08:	687b      	ldr	r3, [r7, #4]
 8003f0a:	691b      	ldr	r3, [r3, #16]
 8003f0c:	f003 0301 	and.w	r3, r3, #1
 8003f10:	2b01      	cmp	r3, #1
 8003f12:	d101      	bne.n	8003f18 <LL_TIM_IsActiveFlag_UPDATE+0x18>
 8003f14:	2301      	movs	r3, #1
 8003f16:	e000      	b.n	8003f1a <LL_TIM_IsActiveFlag_UPDATE+0x1a>
 8003f18:	2300      	movs	r3, #0
}
 8003f1a:	4618      	mov	r0, r3
 8003f1c:	370c      	adds	r7, #12
 8003f1e:	46bd      	mov	sp, r7
 8003f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f24:	4770      	bx	lr

08003f26 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8003f26:	b480      	push	{r7}
 8003f28:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8003f2a:	bf00      	nop
 8003f2c:	46bd      	mov	sp, r7
 8003f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f32:	4770      	bx	lr

08003f34 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8003f34:	b480      	push	{r7}
 8003f36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8003f38:	e7fe      	b.n	8003f38 <HardFault_Handler+0x4>

08003f3a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8003f3a:	b480      	push	{r7}
 8003f3c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8003f3e:	e7fe      	b.n	8003f3e <MemManage_Handler+0x4>

08003f40 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8003f40:	b480      	push	{r7}
 8003f42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8003f44:	e7fe      	b.n	8003f44 <BusFault_Handler+0x4>

08003f46 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8003f46:	b480      	push	{r7}
 8003f48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8003f4a:	e7fe      	b.n	8003f4a <UsageFault_Handler+0x4>

08003f4c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8003f4c:	b480      	push	{r7}
 8003f4e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8003f50:	bf00      	nop
 8003f52:	46bd      	mov	sp, r7
 8003f54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f58:	4770      	bx	lr

08003f5a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8003f5a:	b480      	push	{r7}
 8003f5c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8003f5e:	bf00      	nop
 8003f60:	46bd      	mov	sp, r7
 8003f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f66:	4770      	bx	lr

08003f68 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8003f68:	b480      	push	{r7}
 8003f6a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8003f6c:	bf00      	nop
 8003f6e:	46bd      	mov	sp, r7
 8003f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f74:	4770      	bx	lr

08003f76 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8003f76:	b480      	push	{r7}
 8003f78:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003f7a:	bf00      	nop
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f82:	4770      	bx	lr

08003f84 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8003f84:	b580      	push	{r7, lr}
 8003f86:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC1(DMA1) == 1){
 8003f88:	4806      	ldr	r0, [pc, #24]	; (8003fa4 <DMA1_Channel1_IRQHandler+0x20>)
 8003f8a:	f7ff ff27 	bl	8003ddc <LL_DMA_IsActiveFlag_TC1>
 8003f8e:	4603      	mov	r3, r0
 8003f90:	2b01      	cmp	r3, #1
 8003f92:	d104      	bne.n	8003f9e <DMA1_Channel1_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI1(DMA1);
 8003f94:	4803      	ldr	r0, [pc, #12]	; (8003fa4 <DMA1_Channel1_IRQHandler+0x20>)
 8003f96:	f7ff ff6f 	bl	8003e78 <LL_DMA_ClearFlag_GI1>
		SPI1_DMA1_ReceiveComplete_Callback();
 8003f9a:	f7ff fe1d 	bl	8003bd8 <SPI1_DMA1_ReceiveComplete_Callback>
  /* USER CODE END DMA1_Channel1_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8003f9e:	bf00      	nop
 8003fa0:	bd80      	pop	{r7, pc}
 8003fa2:	bf00      	nop
 8003fa4:	40020000 	.word	0x40020000

08003fa8 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8003fa8:	b580      	push	{r7, lr}
 8003faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC2(DMA1) == 1){
 8003fac:	4806      	ldr	r0, [pc, #24]	; (8003fc8 <DMA1_Channel2_IRQHandler+0x20>)
 8003fae:	f7ff ff28 	bl	8003e02 <LL_DMA_IsActiveFlag_TC2>
 8003fb2:	4603      	mov	r3, r0
 8003fb4:	2b01      	cmp	r3, #1
 8003fb6:	d104      	bne.n	8003fc2 <DMA1_Channel2_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI2(DMA1);
 8003fb8:	4803      	ldr	r0, [pc, #12]	; (8003fc8 <DMA1_Channel2_IRQHandler+0x20>)
 8003fba:	f7ff ff6a 	bl	8003e92 <LL_DMA_ClearFlag_GI2>
		SPI1_DMA1_TransmitComplete_Callback();
 8003fbe:	f7ff fe1b 	bl	8003bf8 <SPI1_DMA1_TransmitComplete_Callback>
  /* USER CODE END DMA1_Channel2_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8003fc2:	bf00      	nop
 8003fc4:	bd80      	pop	{r7, pc}
 8003fc6:	bf00      	nop
 8003fc8:	40020000 	.word	0x40020000

08003fcc <DMA1_Channel3_IRQHandler>:

/**
  * @brief This function handles DMA1 channel3 global interrupt.
  */
void DMA1_Channel3_IRQHandler(void)
{
 8003fcc:	b580      	push	{r7, lr}
 8003fce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC3(DMA1) == 1){
 8003fd0:	4806      	ldr	r0, [pc, #24]	; (8003fec <DMA1_Channel3_IRQHandler+0x20>)
 8003fd2:	f7ff ff29 	bl	8003e28 <LL_DMA_IsActiveFlag_TC3>
 8003fd6:	4603      	mov	r3, r0
 8003fd8:	2b01      	cmp	r3, #1
 8003fda:	d104      	bne.n	8003fe6 <DMA1_Channel3_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI3(DMA1);
 8003fdc:	4803      	ldr	r0, [pc, #12]	; (8003fec <DMA1_Channel3_IRQHandler+0x20>)
 8003fde:	f7ff ff65 	bl	8003eac <LL_DMA_ClearFlag_GI3>
		SPI2_DMA1_ReceiveComplete_Callback();
 8003fe2:	f7ff feb1 	bl	8003d48 <SPI2_DMA1_ReceiveComplete_Callback>
  /* USER CODE END DMA1_Channel3_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel3_IRQn 1 */

  /* USER CODE END DMA1_Channel3_IRQn 1 */
}
 8003fe6:	bf00      	nop
 8003fe8:	bd80      	pop	{r7, pc}
 8003fea:	bf00      	nop
 8003fec:	40020000 	.word	0x40020000

08003ff0 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8003ff0:	b580      	push	{r7, lr}
 8003ff2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */
	if(LL_DMA_IsActiveFlag_TC4(DMA1) == 1){
 8003ff4:	4806      	ldr	r0, [pc, #24]	; (8004010 <DMA1_Channel4_IRQHandler+0x20>)
 8003ff6:	f7ff ff2b 	bl	8003e50 <LL_DMA_IsActiveFlag_TC4>
 8003ffa:	4603      	mov	r3, r0
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d104      	bne.n	800400a <DMA1_Channel4_IRQHandler+0x1a>
		LL_DMA_ClearFlag_GI4(DMA1);
 8004000:	4803      	ldr	r0, [pc, #12]	; (8004010 <DMA1_Channel4_IRQHandler+0x20>)
 8004002:	f7ff ff61 	bl	8003ec8 <LL_DMA_ClearFlag_GI4>
	  SPI2_DMA1_TransmitComplete_Callback();
 8004006:	f7ff febb 	bl	8003d80 <SPI2_DMA1_TransmitComplete_Callback>
  /* USER CODE END DMA1_Channel4_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800400a:	bf00      	nop
 800400c:	bd80      	pop	{r7, pc}
 800400e:	bf00      	nop
 8004010:	40020000 	.word	0x40020000

08004014 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8004014:	b480      	push	{r7}
 8004016:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel5_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8004018:	bf00      	nop
 800401a:	46bd      	mov	sp, r7
 800401c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004020:	4770      	bx	lr

08004022 <DMA1_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA1 channel6 global interrupt.
  */
void DMA1_Channel6_IRQHandler(void)
{
 8004022:	b480      	push	{r7}
 8004024:	af00      	add	r7, sp, #0
  /* USER CODE END DMA1_Channel6_IRQn 0 */

  /* USER CODE BEGIN DMA1_Channel6_IRQn 1 */

  /* USER CODE END DMA1_Channel6_IRQn 1 */
}
 8004026:	bf00      	nop
 8004028:	46bd      	mov	sp, r7
 800402a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800402e:	4770      	bx	lr

08004030 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004030:	b580      	push	{r7, lr}
 8004032:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM1)==1){
 8004034:	4806      	ldr	r0, [pc, #24]	; (8004050 <TIM1_UP_TIM16_IRQHandler+0x20>)
 8004036:	f7ff ff63 	bl	8003f00 <LL_TIM_IsActiveFlag_UPDATE>
 800403a:	4603      	mov	r3, r0
 800403c:	2b01      	cmp	r3, #1
 800403e:	d102      	bne.n	8004046 <TIM1_UP_TIM16_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM1);
 8004040:	4803      	ldr	r0, [pc, #12]	; (8004050 <TIM1_UP_TIM16_IRQHandler+0x20>)
 8004042:	f7ff ff4f 	bl	8003ee4 <LL_TIM_ClearFlag_UPDATE>
	}
  INTC_sys();
 8004046:	f001 fadb 	bl	8005600 <INTC_sys>
  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 800404a:	bf00      	nop
 800404c:	bd80      	pop	{r7, pc}
 800404e:	bf00      	nop
 8004050:	40012c00 	.word	0x40012c00

08004054 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8004054:	b580      	push	{r7, lr}
 8004056:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
  static uint8_t i = 0;
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM4)==1){
 8004058:	481e      	ldr	r0, [pc, #120]	; (80040d4 <TIM4_IRQHandler+0x80>)
 800405a:	f7ff ff51 	bl	8003f00 <LL_TIM_IsActiveFlag_UPDATE>
 800405e:	4603      	mov	r3, r0
 8004060:	2b01      	cmp	r3, #1
 8004062:	d102      	bne.n	800406a <TIM4_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM4);
 8004064:	481b      	ldr	r0, [pc, #108]	; (80040d4 <TIM4_IRQHandler+0x80>)
 8004066:	f7ff ff3d 	bl	8003ee4 <LL_TIM_ClearFlag_UPDATE>
	}
  switch(i){
 800406a:	4b1b      	ldr	r3, [pc, #108]	; (80040d8 <TIM4_IRQHandler+0x84>)
 800406c:	781b      	ldrb	r3, [r3, #0]
 800406e:	2b03      	cmp	r3, #3
 8004070:	d821      	bhi.n	80040b6 <TIM4_IRQHandler+0x62>
 8004072:	a201      	add	r2, pc, #4	; (adr r2, 8004078 <TIM4_IRQHandler+0x24>)
 8004074:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004078:	08004089 	.word	0x08004089
 800407c:	08004091 	.word	0x08004091
 8004080:	0800409f 	.word	0x0800409f
 8004084:	080040ad 	.word	0x080040ad
		case 0:
			recv_spi_encoder(enL);
 8004088:	2000      	movs	r0, #0
 800408a:	f003 fdab 	bl	8007be4 <recv_spi_encoder>
			break;
 800408e:	e012      	b.n	80040b6 <TIM4_IRQHandler+0x62>
		case 1:
			Set_encoder_data(enL);
 8004090:	2000      	movs	r0, #0
 8004092:	f003 fdb5 	bl	8007c00 <Set_encoder_data>
      recv_spi_encoder(enR);
 8004096:	2001      	movs	r0, #1
 8004098:	f003 fda4 	bl	8007be4 <recv_spi_encoder>
			break;
 800409c:	e00b      	b.n	80040b6 <TIM4_IRQHandler+0x62>
		case 2:
      Set_encoder_data(enR);
 800409e:	2001      	movs	r0, #1
 80040a0:	f003 fdae 	bl	8007c00 <Set_encoder_data>
      ICM_42688_GyroRead_DMA(0x29);
 80040a4:	2029      	movs	r0, #41	; 0x29
 80040a6:	f003 ff2a 	bl	8007efe <ICM_42688_GyroRead_DMA>
			break;
 80040aa:	e004      	b.n	80040b6 <TIM4_IRQHandler+0x62>
		case 3:
			ICM_42688_GyroData();
 80040ac:	f003 ff36 	bl	8007f1c <ICM_42688_GyroData>
			GYRO_Pol();
 80040b0:	f003 ffe6 	bl	8008080 <GYRO_Pol>
			break;
 80040b4:	bf00      	nop
	}
	i = (i+1)%4;
 80040b6:	4b08      	ldr	r3, [pc, #32]	; (80040d8 <TIM4_IRQHandler+0x84>)
 80040b8:	781b      	ldrb	r3, [r3, #0]
 80040ba:	3301      	adds	r3, #1
 80040bc:	425a      	negs	r2, r3
 80040be:	f003 0303 	and.w	r3, r3, #3
 80040c2:	f002 0203 	and.w	r2, r2, #3
 80040c6:	bf58      	it	pl
 80040c8:	4253      	negpl	r3, r2
 80040ca:	b2da      	uxtb	r2, r3
 80040cc:	4b02      	ldr	r3, [pc, #8]	; (80040d8 <TIM4_IRQHandler+0x84>)
 80040ce:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM4_IRQn 0 */
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 80040d0:	bf00      	nop
 80040d2:	bd80      	pop	{r7, pc}
 80040d4:	40000800 	.word	0x40000800
 80040d8:	20000214 	.word	0x20000214

080040dc <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 80040dc:	b580      	push	{r7, lr}
 80040de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
	static uint8_t i = 0;
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM5)==1){
 80040e0:	4819      	ldr	r0, [pc, #100]	; (8004148 <TIM5_IRQHandler+0x6c>)
 80040e2:	f7ff ff0d 	bl	8003f00 <LL_TIM_IsActiveFlag_UPDATE>
 80040e6:	4603      	mov	r3, r0
 80040e8:	2b01      	cmp	r3, #1
 80040ea:	d102      	bne.n	80040f2 <TIM5_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM5);
 80040ec:	4816      	ldr	r0, [pc, #88]	; (8004148 <TIM5_IRQHandler+0x6c>)
 80040ee:	f7ff fef9 	bl	8003ee4 <LL_TIM_ClearFlag_UPDATE>
	}
	switch(i){
 80040f2:	4b16      	ldr	r3, [pc, #88]	; (800414c <TIM5_IRQHandler+0x70>)
 80040f4:	781b      	ldrb	r3, [r3, #0]
 80040f6:	2b03      	cmp	r3, #3
 80040f8:	d816      	bhi.n	8004128 <TIM5_IRQHandler+0x4c>
 80040fa:	a201      	add	r2, pc, #4	; (adr r2, 8004100 <TIM5_IRQHandler+0x24>)
 80040fc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004100:	08004111 	.word	0x08004111
 8004104:	08004117 	.word	0x08004117
 8004108:	0800411d 	.word	0x0800411d
 800410c:	08004123 	.word	0x08004123
		case 0:
			DIST_Pol_FL();
 8004110:	f007 f93a 	bl	800b388 <DIST_Pol_FL>
			break;
 8004114:	e008      	b.n	8004128 <TIM5_IRQHandler+0x4c>
		case 1:
			DIST_Pol_SR();
 8004116:	f007 f9c7 	bl	800b4a8 <DIST_Pol_SR>
			break;
 800411a:	e005      	b.n	8004128 <TIM5_IRQHandler+0x4c>
		case 2:
			DIST_Pol_SL();
 800411c:	f007 f994 	bl	800b448 <DIST_Pol_SL>
			break;
 8004120:	e002      	b.n	8004128 <TIM5_IRQHandler+0x4c>
		case 3:
			DIST_Pol_FR();
 8004122:	f007 f961 	bl	800b3e8 <DIST_Pol_FR>
			break;
 8004126:	bf00      	nop
	}
	i = (i+1)%4;
 8004128:	4b08      	ldr	r3, [pc, #32]	; (800414c <TIM5_IRQHandler+0x70>)
 800412a:	781b      	ldrb	r3, [r3, #0]
 800412c:	3301      	adds	r3, #1
 800412e:	425a      	negs	r2, r3
 8004130:	f003 0303 	and.w	r3, r3, #3
 8004134:	f002 0203 	and.w	r2, r2, #3
 8004138:	bf58      	it	pl
 800413a:	4253      	negpl	r3, r2
 800413c:	b2da      	uxtb	r2, r3
 800413e:	4b03      	ldr	r3, [pc, #12]	; (800414c <TIM5_IRQHandler+0x70>)
 8004140:	701a      	strb	r2, [r3, #0]
  /* USER CODE END TIM5_IRQn 0 */
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8004142:	bf00      	nop
 8004144:	bd80      	pop	{r7, pc}
 8004146:	bf00      	nop
 8004148:	40000c00 	.word	0x40000c00
 800414c:	20000215 	.word	0x20000215

08004150 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8004150:	b580      	push	{r7, lr}
 8004152:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */
	if ( LL_TIM_IsActiveFlag_UPDATE(TIM6)==1){
 8004154:	4807      	ldr	r0, [pc, #28]	; (8004174 <TIM6_DAC_IRQHandler+0x24>)
 8004156:	f7ff fed3 	bl	8003f00 <LL_TIM_IsActiveFlag_UPDATE>
 800415a:	4603      	mov	r3, r0
 800415c:	2b01      	cmp	r3, #1
 800415e:	d102      	bne.n	8004166 <TIM6_DAC_IRQHandler+0x16>
		LL_TIM_ClearFlag_UPDATE(TIM6);
 8004160:	4804      	ldr	r0, [pc, #16]	; (8004174 <TIM6_DAC_IRQHandler+0x24>)
 8004162:	f7ff febf 	bl	8003ee4 <LL_TIM_ClearFlag_UPDATE>
	}
	BAT_Pol();
 8004166:	f006 fef3 	bl	800af50 <BAT_Pol>
	log_interrupt ();
 800416a:	f004 f8e9 	bl	8008340 <log_interrupt>
  /* USER CODE END TIM6_DAC_IRQn 0 */

  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800416e:	bf00      	nop
 8004170:	bd80      	pop	{r7, pc}
 8004172:	bf00      	nop
 8004174:	40001000 	.word	0x40001000

08004178 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004178:	b480      	push	{r7}
 800417a:	af00      	add	r7, sp, #0
	return 1;
 800417c:	2301      	movs	r3, #1
}
 800417e:	4618      	mov	r0, r3
 8004180:	46bd      	mov	sp, r7
 8004182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004186:	4770      	bx	lr

08004188 <_kill>:

int _kill(int pid, int sig)
{
 8004188:	b580      	push	{r7, lr}
 800418a:	b082      	sub	sp, #8
 800418c:	af00      	add	r7, sp, #0
 800418e:	6078      	str	r0, [r7, #4]
 8004190:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 8004192:	f00d fd1f 	bl	8011bd4 <__errno>
 8004196:	4603      	mov	r3, r0
 8004198:	2216      	movs	r2, #22
 800419a:	601a      	str	r2, [r3, #0]
	return -1;
 800419c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80041a0:	4618      	mov	r0, r3
 80041a2:	3708      	adds	r7, #8
 80041a4:	46bd      	mov	sp, r7
 80041a6:	bd80      	pop	{r7, pc}

080041a8 <_exit>:

void _exit (int status)
{
 80041a8:	b580      	push	{r7, lr}
 80041aa:	b082      	sub	sp, #8
 80041ac:	af00      	add	r7, sp, #0
 80041ae:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80041b0:	f04f 31ff 	mov.w	r1, #4294967295
 80041b4:	6878      	ldr	r0, [r7, #4]
 80041b6:	f7ff ffe7 	bl	8004188 <_kill>
	while (1) {}		/* Make sure we hang here */
 80041ba:	e7fe      	b.n	80041ba <_exit+0x12>

080041bc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	b086      	sub	sp, #24
 80041c0:	af00      	add	r7, sp, #0
 80041c2:	60f8      	str	r0, [r7, #12]
 80041c4:	60b9      	str	r1, [r7, #8]
 80041c6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041c8:	2300      	movs	r3, #0
 80041ca:	617b      	str	r3, [r7, #20]
 80041cc:	e00a      	b.n	80041e4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80041ce:	f3af 8000 	nop.w
 80041d2:	4601      	mov	r1, r0
 80041d4:	68bb      	ldr	r3, [r7, #8]
 80041d6:	1c5a      	adds	r2, r3, #1
 80041d8:	60ba      	str	r2, [r7, #8]
 80041da:	b2ca      	uxtb	r2, r1
 80041dc:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80041de:	697b      	ldr	r3, [r7, #20]
 80041e0:	3301      	adds	r3, #1
 80041e2:	617b      	str	r3, [r7, #20]
 80041e4:	697a      	ldr	r2, [r7, #20]
 80041e6:	687b      	ldr	r3, [r7, #4]
 80041e8:	429a      	cmp	r2, r3
 80041ea:	dbf0      	blt.n	80041ce <_read+0x12>
	}

return len;
 80041ec:	687b      	ldr	r3, [r7, #4]
}
 80041ee:	4618      	mov	r0, r3
 80041f0:	3718      	adds	r7, #24
 80041f2:	46bd      	mov	sp, r7
 80041f4:	bd80      	pop	{r7, pc}

080041f6 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80041f6:	b580      	push	{r7, lr}
 80041f8:	b086      	sub	sp, #24
 80041fa:	af00      	add	r7, sp, #0
 80041fc:	60f8      	str	r0, [r7, #12]
 80041fe:	60b9      	str	r1, [r7, #8]
 8004200:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004202:	2300      	movs	r3, #0
 8004204:	617b      	str	r3, [r7, #20]
 8004206:	e009      	b.n	800421c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8004208:	68bb      	ldr	r3, [r7, #8]
 800420a:	1c5a      	adds	r2, r3, #1
 800420c:	60ba      	str	r2, [r7, #8]
 800420e:	781b      	ldrb	r3, [r3, #0]
 8004210:	4618      	mov	r0, r3
 8004212:	f7fe f9b9 	bl	8002588 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004216:	697b      	ldr	r3, [r7, #20]
 8004218:	3301      	adds	r3, #1
 800421a:	617b      	str	r3, [r7, #20]
 800421c:	697a      	ldr	r2, [r7, #20]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	429a      	cmp	r2, r3
 8004222:	dbf1      	blt.n	8004208 <_write+0x12>
	}
	return len;
 8004224:	687b      	ldr	r3, [r7, #4]
}
 8004226:	4618      	mov	r0, r3
 8004228:	3718      	adds	r7, #24
 800422a:	46bd      	mov	sp, r7
 800422c:	bd80      	pop	{r7, pc}

0800422e <_close>:

int _close(int file)
{
 800422e:	b480      	push	{r7}
 8004230:	b083      	sub	sp, #12
 8004232:	af00      	add	r7, sp, #0
 8004234:	6078      	str	r0, [r7, #4]
	return -1;
 8004236:	f04f 33ff 	mov.w	r3, #4294967295
}
 800423a:	4618      	mov	r0, r3
 800423c:	370c      	adds	r7, #12
 800423e:	46bd      	mov	sp, r7
 8004240:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004244:	4770      	bx	lr

08004246 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004246:	b480      	push	{r7}
 8004248:	b083      	sub	sp, #12
 800424a:	af00      	add	r7, sp, #0
 800424c:	6078      	str	r0, [r7, #4]
 800424e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8004250:	683b      	ldr	r3, [r7, #0]
 8004252:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8004256:	605a      	str	r2, [r3, #4]
	return 0;
 8004258:	2300      	movs	r3, #0
}
 800425a:	4618      	mov	r0, r3
 800425c:	370c      	adds	r7, #12
 800425e:	46bd      	mov	sp, r7
 8004260:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004264:	4770      	bx	lr

08004266 <_isatty>:

int _isatty(int file)
{
 8004266:	b480      	push	{r7}
 8004268:	b083      	sub	sp, #12
 800426a:	af00      	add	r7, sp, #0
 800426c:	6078      	str	r0, [r7, #4]
	return 1;
 800426e:	2301      	movs	r3, #1
}
 8004270:	4618      	mov	r0, r3
 8004272:	370c      	adds	r7, #12
 8004274:	46bd      	mov	sp, r7
 8004276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800427a:	4770      	bx	lr

0800427c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800427c:	b480      	push	{r7}
 800427e:	b085      	sub	sp, #20
 8004280:	af00      	add	r7, sp, #0
 8004282:	60f8      	str	r0, [r7, #12]
 8004284:	60b9      	str	r1, [r7, #8]
 8004286:	607a      	str	r2, [r7, #4]
	return 0;
 8004288:	2300      	movs	r3, #0
}
 800428a:	4618      	mov	r0, r3
 800428c:	3714      	adds	r7, #20
 800428e:	46bd      	mov	sp, r7
 8004290:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004294:	4770      	bx	lr
	...

08004298 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004298:	b580      	push	{r7, lr}
 800429a:	b086      	sub	sp, #24
 800429c:	af00      	add	r7, sp, #0
 800429e:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80042a0:	4a14      	ldr	r2, [pc, #80]	; (80042f4 <_sbrk+0x5c>)
 80042a2:	4b15      	ldr	r3, [pc, #84]	; (80042f8 <_sbrk+0x60>)
 80042a4:	1ad3      	subs	r3, r2, r3
 80042a6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80042a8:	697b      	ldr	r3, [r7, #20]
 80042aa:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80042ac:	4b13      	ldr	r3, [pc, #76]	; (80042fc <_sbrk+0x64>)
 80042ae:	681b      	ldr	r3, [r3, #0]
 80042b0:	2b00      	cmp	r3, #0
 80042b2:	d102      	bne.n	80042ba <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80042b4:	4b11      	ldr	r3, [pc, #68]	; (80042fc <_sbrk+0x64>)
 80042b6:	4a12      	ldr	r2, [pc, #72]	; (8004300 <_sbrk+0x68>)
 80042b8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80042ba:	4b10      	ldr	r3, [pc, #64]	; (80042fc <_sbrk+0x64>)
 80042bc:	681a      	ldr	r2, [r3, #0]
 80042be:	687b      	ldr	r3, [r7, #4]
 80042c0:	4413      	add	r3, r2
 80042c2:	693a      	ldr	r2, [r7, #16]
 80042c4:	429a      	cmp	r2, r3
 80042c6:	d207      	bcs.n	80042d8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80042c8:	f00d fc84 	bl	8011bd4 <__errno>
 80042cc:	4603      	mov	r3, r0
 80042ce:	220c      	movs	r2, #12
 80042d0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80042d2:	f04f 33ff 	mov.w	r3, #4294967295
 80042d6:	e009      	b.n	80042ec <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80042d8:	4b08      	ldr	r3, [pc, #32]	; (80042fc <_sbrk+0x64>)
 80042da:	681b      	ldr	r3, [r3, #0]
 80042dc:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80042de:	4b07      	ldr	r3, [pc, #28]	; (80042fc <_sbrk+0x64>)
 80042e0:	681a      	ldr	r2, [r3, #0]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	4413      	add	r3, r2
 80042e6:	4a05      	ldr	r2, [pc, #20]	; (80042fc <_sbrk+0x64>)
 80042e8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80042ea:	68fb      	ldr	r3, [r7, #12]
}
 80042ec:	4618      	mov	r0, r3
 80042ee:	3718      	adds	r7, #24
 80042f0:	46bd      	mov	sp, r7
 80042f2:	bd80      	pop	{r7, pc}
 80042f4:	20020000 	.word	0x20020000
 80042f8:	00000400 	.word	0x00000400
 80042fc:	20000218 	.word	0x20000218
 8004300:	200093e0 	.word	0x200093e0

08004304 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8004304:	b480      	push	{r7}
 8004306:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004308:	4b08      	ldr	r3, [pc, #32]	; (800432c <SystemInit+0x28>)
 800430a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800430e:	4a07      	ldr	r2, [pc, #28]	; (800432c <SystemInit+0x28>)
 8004310:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004314:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8004318:	4b04      	ldr	r3, [pc, #16]	; (800432c <SystemInit+0x28>)
 800431a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800431e:	609a      	str	r2, [r3, #8]
#endif
}
 8004320:	bf00      	nop
 8004322:	46bd      	mov	sp, r7
 8004324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004328:	4770      	bx	lr
 800432a:	bf00      	nop
 800432c:	e000ed00 	.word	0xe000ed00

08004330 <__NVIC_GetPriorityGrouping>:
{
 8004330:	b480      	push	{r7}
 8004332:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004334:	4b04      	ldr	r3, [pc, #16]	; (8004348 <__NVIC_GetPriorityGrouping+0x18>)
 8004336:	68db      	ldr	r3, [r3, #12]
 8004338:	0a1b      	lsrs	r3, r3, #8
 800433a:	f003 0307 	and.w	r3, r3, #7
}
 800433e:	4618      	mov	r0, r3
 8004340:	46bd      	mov	sp, r7
 8004342:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004346:	4770      	bx	lr
 8004348:	e000ed00 	.word	0xe000ed00

0800434c <__NVIC_EnableIRQ>:
{
 800434c:	b480      	push	{r7}
 800434e:	b083      	sub	sp, #12
 8004350:	af00      	add	r7, sp, #0
 8004352:	4603      	mov	r3, r0
 8004354:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004356:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800435a:	2b00      	cmp	r3, #0
 800435c:	db0b      	blt.n	8004376 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800435e:	79fb      	ldrb	r3, [r7, #7]
 8004360:	f003 021f 	and.w	r2, r3, #31
 8004364:	4907      	ldr	r1, [pc, #28]	; (8004384 <__NVIC_EnableIRQ+0x38>)
 8004366:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800436a:	095b      	lsrs	r3, r3, #5
 800436c:	2001      	movs	r0, #1
 800436e:	fa00 f202 	lsl.w	r2, r0, r2
 8004372:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 8004376:	bf00      	nop
 8004378:	370c      	adds	r7, #12
 800437a:	46bd      	mov	sp, r7
 800437c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004380:	4770      	bx	lr
 8004382:	bf00      	nop
 8004384:	e000e100 	.word	0xe000e100

08004388 <__NVIC_SetPriority>:
{
 8004388:	b480      	push	{r7}
 800438a:	b083      	sub	sp, #12
 800438c:	af00      	add	r7, sp, #0
 800438e:	4603      	mov	r3, r0
 8004390:	6039      	str	r1, [r7, #0]
 8004392:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004394:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004398:	2b00      	cmp	r3, #0
 800439a:	db0a      	blt.n	80043b2 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800439c:	683b      	ldr	r3, [r7, #0]
 800439e:	b2da      	uxtb	r2, r3
 80043a0:	490c      	ldr	r1, [pc, #48]	; (80043d4 <__NVIC_SetPriority+0x4c>)
 80043a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80043a6:	0112      	lsls	r2, r2, #4
 80043a8:	b2d2      	uxtb	r2, r2
 80043aa:	440b      	add	r3, r1
 80043ac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 80043b0:	e00a      	b.n	80043c8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80043b2:	683b      	ldr	r3, [r7, #0]
 80043b4:	b2da      	uxtb	r2, r3
 80043b6:	4908      	ldr	r1, [pc, #32]	; (80043d8 <__NVIC_SetPriority+0x50>)
 80043b8:	79fb      	ldrb	r3, [r7, #7]
 80043ba:	f003 030f 	and.w	r3, r3, #15
 80043be:	3b04      	subs	r3, #4
 80043c0:	0112      	lsls	r2, r2, #4
 80043c2:	b2d2      	uxtb	r2, r2
 80043c4:	440b      	add	r3, r1
 80043c6:	761a      	strb	r2, [r3, #24]
}
 80043c8:	bf00      	nop
 80043ca:	370c      	adds	r7, #12
 80043cc:	46bd      	mov	sp, r7
 80043ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d2:	4770      	bx	lr
 80043d4:	e000e100 	.word	0xe000e100
 80043d8:	e000ed00 	.word	0xe000ed00

080043dc <NVIC_EncodePriority>:
{
 80043dc:	b480      	push	{r7}
 80043de:	b089      	sub	sp, #36	; 0x24
 80043e0:	af00      	add	r7, sp, #0
 80043e2:	60f8      	str	r0, [r7, #12]
 80043e4:	60b9      	str	r1, [r7, #8]
 80043e6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80043e8:	68fb      	ldr	r3, [r7, #12]
 80043ea:	f003 0307 	and.w	r3, r3, #7
 80043ee:	61fb      	str	r3, [r7, #28]
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80043f0:	69fb      	ldr	r3, [r7, #28]
 80043f2:	f1c3 0307 	rsb	r3, r3, #7
 80043f6:	2b04      	cmp	r3, #4
 80043f8:	bf28      	it	cs
 80043fa:	2304      	movcs	r3, #4
 80043fc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80043fe:	69fb      	ldr	r3, [r7, #28]
 8004400:	3304      	adds	r3, #4
 8004402:	2b06      	cmp	r3, #6
 8004404:	d902      	bls.n	800440c <NVIC_EncodePriority+0x30>
 8004406:	69fb      	ldr	r3, [r7, #28]
 8004408:	3b03      	subs	r3, #3
 800440a:	e000      	b.n	800440e <NVIC_EncodePriority+0x32>
 800440c:	2300      	movs	r3, #0
 800440e:	617b      	str	r3, [r7, #20]
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004410:	f04f 32ff 	mov.w	r2, #4294967295
 8004414:	69bb      	ldr	r3, [r7, #24]
 8004416:	fa02 f303 	lsl.w	r3, r2, r3
 800441a:	43da      	mvns	r2, r3
 800441c:	68bb      	ldr	r3, [r7, #8]
 800441e:	401a      	ands	r2, r3
 8004420:	697b      	ldr	r3, [r7, #20]
 8004422:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004424:	f04f 31ff 	mov.w	r1, #4294967295
 8004428:	697b      	ldr	r3, [r7, #20]
 800442a:	fa01 f303 	lsl.w	r3, r1, r3
 800442e:	43d9      	mvns	r1, r3
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004434:	4313      	orrs	r3, r2
}
 8004436:	4618      	mov	r0, r3
 8004438:	3724      	adds	r7, #36	; 0x24
 800443a:	46bd      	mov	sp, r7
 800443c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004440:	4770      	bx	lr
	...

08004444 <LL_AHB2_GRP1_EnableClock>:
{
 8004444:	b480      	push	{r7}
 8004446:	b085      	sub	sp, #20
 8004448:	af00      	add	r7, sp, #0
 800444a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800444c:	4b08      	ldr	r3, [pc, #32]	; (8004470 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800444e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004450:	4907      	ldr	r1, [pc, #28]	; (8004470 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	4313      	orrs	r3, r2
 8004456:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004458:	4b05      	ldr	r3, [pc, #20]	; (8004470 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800445a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	4013      	ands	r3, r2
 8004460:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004462:	68fb      	ldr	r3, [r7, #12]
}
 8004464:	bf00      	nop
 8004466:	3714      	adds	r7, #20
 8004468:	46bd      	mov	sp, r7
 800446a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446e:	4770      	bx	lr
 8004470:	40021000 	.word	0x40021000

08004474 <LL_APB1_GRP1_EnableClock>:
{
 8004474:	b480      	push	{r7}
 8004476:	b085      	sub	sp, #20
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800447c:	4b08      	ldr	r3, [pc, #32]	; (80044a0 <LL_APB1_GRP1_EnableClock+0x2c>)
 800447e:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8004480:	4907      	ldr	r1, [pc, #28]	; (80044a0 <LL_APB1_GRP1_EnableClock+0x2c>)
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	4313      	orrs	r3, r2
 8004486:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004488:	4b05      	ldr	r3, [pc, #20]	; (80044a0 <LL_APB1_GRP1_EnableClock+0x2c>)
 800448a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	4013      	ands	r3, r2
 8004490:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004492:	68fb      	ldr	r3, [r7, #12]
}
 8004494:	bf00      	nop
 8004496:	3714      	adds	r7, #20
 8004498:	46bd      	mov	sp, r7
 800449a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800449e:	4770      	bx	lr
 80044a0:	40021000 	.word	0x40021000

080044a4 <LL_APB2_GRP1_EnableClock>:
{
 80044a4:	b480      	push	{r7}
 80044a6:	b085      	sub	sp, #20
 80044a8:	af00      	add	r7, sp, #0
 80044aa:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80044ac:	4b08      	ldr	r3, [pc, #32]	; (80044d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80044ae:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80044b0:	4907      	ldr	r1, [pc, #28]	; (80044d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80044b2:	687b      	ldr	r3, [r7, #4]
 80044b4:	4313      	orrs	r3, r2
 80044b6:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80044b8:	4b05      	ldr	r3, [pc, #20]	; (80044d0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80044ba:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80044bc:	687b      	ldr	r3, [r7, #4]
 80044be:	4013      	ands	r3, r2
 80044c0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80044c2:	68fb      	ldr	r3, [r7, #12]
}
 80044c4:	bf00      	nop
 80044c6:	3714      	adds	r7, #20
 80044c8:	46bd      	mov	sp, r7
 80044ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044ce:	4770      	bx	lr
 80044d0:	40021000 	.word	0x40021000

080044d4 <LL_TIM_EnableCounter>:
{
 80044d4:	b480      	push	{r7}
 80044d6:	b083      	sub	sp, #12
 80044d8:	af00      	add	r7, sp, #0
 80044da:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_CEN);
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	681b      	ldr	r3, [r3, #0]
 80044e0:	f043 0201 	orr.w	r2, r3, #1
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	601a      	str	r2, [r3, #0]
}
 80044e8:	bf00      	nop
 80044ea:	370c      	adds	r7, #12
 80044ec:	46bd      	mov	sp, r7
 80044ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044f2:	4770      	bx	lr

080044f4 <LL_TIM_EnableARRPreload>:
{
 80044f4:	b480      	push	{r7}
 80044f6:	b083      	sub	sp, #12
 80044f8:	af00      	add	r7, sp, #0
 80044fa:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80044fc:	687b      	ldr	r3, [r7, #4]
 80044fe:	681b      	ldr	r3, [r3, #0]
 8004500:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	601a      	str	r2, [r3, #0]
}
 8004508:	bf00      	nop
 800450a:	370c      	adds	r7, #12
 800450c:	46bd      	mov	sp, r7
 800450e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004512:	4770      	bx	lr

08004514 <LL_TIM_DisableARRPreload>:
{
 8004514:	b480      	push	{r7}
 8004516:	b083      	sub	sp, #12
 8004518:	af00      	add	r7, sp, #0
 800451a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	601a      	str	r2, [r3, #0]
}
 8004528:	bf00      	nop
 800452a:	370c      	adds	r7, #12
 800452c:	46bd      	mov	sp, r7
 800452e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004532:	4770      	bx	lr

08004534 <LL_TIM_CC_EnableChannel>:
{
 8004534:	b480      	push	{r7}
 8004536:	b083      	sub	sp, #12
 8004538:	af00      	add	r7, sp, #0
 800453a:	6078      	str	r0, [r7, #4]
 800453c:	6039      	str	r1, [r7, #0]
  SET_BIT(TIMx->CCER, Channels);
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	6a1a      	ldr	r2, [r3, #32]
 8004542:	683b      	ldr	r3, [r7, #0]
 8004544:	431a      	orrs	r2, r3
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	621a      	str	r2, [r3, #32]
}
 800454a:	bf00      	nop
 800454c:	370c      	adds	r7, #12
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr
	...

08004558 <LL_TIM_OC_DisableFast>:
{
 8004558:	b480      	push	{r7}
 800455a:	b085      	sub	sp, #20
 800455c:	af00      	add	r7, sp, #0
 800455e:	6078      	str	r0, [r7, #4]
 8004560:	6039      	str	r1, [r7, #0]
   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8004562:	683b      	ldr	r3, [r7, #0]
 8004564:	2b01      	cmp	r3, #1
 8004566:	d02e      	beq.n	80045c6 <LL_TIM_OC_DisableFast+0x6e>
 8004568:	683b      	ldr	r3, [r7, #0]
 800456a:	2b04      	cmp	r3, #4
 800456c:	d029      	beq.n	80045c2 <LL_TIM_OC_DisableFast+0x6a>
 800456e:	683b      	ldr	r3, [r7, #0]
 8004570:	2b10      	cmp	r3, #16
 8004572:	d024      	beq.n	80045be <LL_TIM_OC_DisableFast+0x66>
 8004574:	683b      	ldr	r3, [r7, #0]
 8004576:	2b40      	cmp	r3, #64	; 0x40
 8004578:	d01f      	beq.n	80045ba <LL_TIM_OC_DisableFast+0x62>
 800457a:	683b      	ldr	r3, [r7, #0]
 800457c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004580:	d019      	beq.n	80045b6 <LL_TIM_OC_DisableFast+0x5e>
 8004582:	683b      	ldr	r3, [r7, #0]
 8004584:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004588:	d013      	beq.n	80045b2 <LL_TIM_OC_DisableFast+0x5a>
 800458a:	683b      	ldr	r3, [r7, #0]
 800458c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004590:	d00d      	beq.n	80045ae <LL_TIM_OC_DisableFast+0x56>
 8004592:	683b      	ldr	r3, [r7, #0]
 8004594:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004598:	d007      	beq.n	80045aa <LL_TIM_OC_DisableFast+0x52>
 800459a:	683b      	ldr	r3, [r7, #0]
 800459c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80045a0:	d101      	bne.n	80045a6 <LL_TIM_OC_DisableFast+0x4e>
 80045a2:	2308      	movs	r3, #8
 80045a4:	e010      	b.n	80045c8 <LL_TIM_OC_DisableFast+0x70>
 80045a6:	2309      	movs	r3, #9
 80045a8:	e00e      	b.n	80045c8 <LL_TIM_OC_DisableFast+0x70>
 80045aa:	2307      	movs	r3, #7
 80045ac:	e00c      	b.n	80045c8 <LL_TIM_OC_DisableFast+0x70>
 80045ae:	2306      	movs	r3, #6
 80045b0:	e00a      	b.n	80045c8 <LL_TIM_OC_DisableFast+0x70>
 80045b2:	2305      	movs	r3, #5
 80045b4:	e008      	b.n	80045c8 <LL_TIM_OC_DisableFast+0x70>
 80045b6:	2304      	movs	r3, #4
 80045b8:	e006      	b.n	80045c8 <LL_TIM_OC_DisableFast+0x70>
 80045ba:	2303      	movs	r3, #3
 80045bc:	e004      	b.n	80045c8 <LL_TIM_OC_DisableFast+0x70>
 80045be:	2302      	movs	r3, #2
 80045c0:	e002      	b.n	80045c8 <LL_TIM_OC_DisableFast+0x70>
 80045c2:	2301      	movs	r3, #1
 80045c4:	e000      	b.n	80045c8 <LL_TIM_OC_DisableFast+0x70>
 80045c6:	2300      	movs	r3, #0
 80045c8:	73fb      	strb	r3, [r7, #15]
   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 80045ca:	687b      	ldr	r3, [r7, #4]
 80045cc:	3318      	adds	r3, #24
 80045ce:	4619      	mov	r1, r3
 80045d0:	7bfb      	ldrb	r3, [r7, #15]
 80045d2:	4a0b      	ldr	r2, [pc, #44]	; (8004600 <LL_TIM_OC_DisableFast+0xa8>)
 80045d4:	5cd3      	ldrb	r3, [r2, r3]
 80045d6:	440b      	add	r3, r1
 80045d8:	60bb      	str	r3, [r7, #8]
  CLEAR_BIT(*pReg, (TIM_CCMR1_OC1FE << SHIFT_TAB_OCxx[iChannel]));
 80045da:	68bb      	ldr	r3, [r7, #8]
 80045dc:	681a      	ldr	r2, [r3, #0]
 80045de:	7bfb      	ldrb	r3, [r7, #15]
 80045e0:	4908      	ldr	r1, [pc, #32]	; (8004604 <LL_TIM_OC_DisableFast+0xac>)
 80045e2:	5ccb      	ldrb	r3, [r1, r3]
 80045e4:	4619      	mov	r1, r3
 80045e6:	2304      	movs	r3, #4
 80045e8:	408b      	lsls	r3, r1
 80045ea:	43db      	mvns	r3, r3
 80045ec:	401a      	ands	r2, r3
 80045ee:	68bb      	ldr	r3, [r7, #8]
 80045f0:	601a      	str	r2, [r3, #0]
}
 80045f2:	bf00      	nop
 80045f4:	3714      	adds	r7, #20
 80045f6:	46bd      	mov	sp, r7
 80045f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80045fc:	4770      	bx	lr
 80045fe:	bf00      	nop
 8004600:	08017fac 	.word	0x08017fac
 8004604:	08017fb8 	.word	0x08017fb8

08004608 <LL_TIM_OC_EnablePreload>:
{
 8004608:	b480      	push	{r7}
 800460a:	b085      	sub	sp, #20
 800460c:	af00      	add	r7, sp, #0
 800460e:	6078      	str	r0, [r7, #4]
 8004610:	6039      	str	r1, [r7, #0]
   uint8_t iChannel = TIM_GET_CHANNEL_INDEX(Channel);
 8004612:	683b      	ldr	r3, [r7, #0]
 8004614:	2b01      	cmp	r3, #1
 8004616:	d02e      	beq.n	8004676 <LL_TIM_OC_EnablePreload+0x6e>
 8004618:	683b      	ldr	r3, [r7, #0]
 800461a:	2b04      	cmp	r3, #4
 800461c:	d029      	beq.n	8004672 <LL_TIM_OC_EnablePreload+0x6a>
 800461e:	683b      	ldr	r3, [r7, #0]
 8004620:	2b10      	cmp	r3, #16
 8004622:	d024      	beq.n	800466e <LL_TIM_OC_EnablePreload+0x66>
 8004624:	683b      	ldr	r3, [r7, #0]
 8004626:	2b40      	cmp	r3, #64	; 0x40
 8004628:	d01f      	beq.n	800466a <LL_TIM_OC_EnablePreload+0x62>
 800462a:	683b      	ldr	r3, [r7, #0]
 800462c:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004630:	d019      	beq.n	8004666 <LL_TIM_OC_EnablePreload+0x5e>
 8004632:	683b      	ldr	r3, [r7, #0]
 8004634:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004638:	d013      	beq.n	8004662 <LL_TIM_OC_EnablePreload+0x5a>
 800463a:	683b      	ldr	r3, [r7, #0]
 800463c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004640:	d00d      	beq.n	800465e <LL_TIM_OC_EnablePreload+0x56>
 8004642:	683b      	ldr	r3, [r7, #0]
 8004644:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004648:	d007      	beq.n	800465a <LL_TIM_OC_EnablePreload+0x52>
 800464a:	683b      	ldr	r3, [r7, #0]
 800464c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8004650:	d101      	bne.n	8004656 <LL_TIM_OC_EnablePreload+0x4e>
 8004652:	2308      	movs	r3, #8
 8004654:	e010      	b.n	8004678 <LL_TIM_OC_EnablePreload+0x70>
 8004656:	2309      	movs	r3, #9
 8004658:	e00e      	b.n	8004678 <LL_TIM_OC_EnablePreload+0x70>
 800465a:	2307      	movs	r3, #7
 800465c:	e00c      	b.n	8004678 <LL_TIM_OC_EnablePreload+0x70>
 800465e:	2306      	movs	r3, #6
 8004660:	e00a      	b.n	8004678 <LL_TIM_OC_EnablePreload+0x70>
 8004662:	2305      	movs	r3, #5
 8004664:	e008      	b.n	8004678 <LL_TIM_OC_EnablePreload+0x70>
 8004666:	2304      	movs	r3, #4
 8004668:	e006      	b.n	8004678 <LL_TIM_OC_EnablePreload+0x70>
 800466a:	2303      	movs	r3, #3
 800466c:	e004      	b.n	8004678 <LL_TIM_OC_EnablePreload+0x70>
 800466e:	2302      	movs	r3, #2
 8004670:	e002      	b.n	8004678 <LL_TIM_OC_EnablePreload+0x70>
 8004672:	2301      	movs	r3, #1
 8004674:	e000      	b.n	8004678 <LL_TIM_OC_EnablePreload+0x70>
 8004676:	2300      	movs	r3, #0
 8004678:	73fb      	strb	r3, [r7, #15]
   __IO uint32_t *pReg = (__IO uint32_t *)((uint32_t)((uint32_t)(&TIMx->CCMR1) + OFFSET_TAB_CCMRx[iChannel]));
 800467a:	687b      	ldr	r3, [r7, #4]
 800467c:	3318      	adds	r3, #24
 800467e:	4619      	mov	r1, r3
 8004680:	7bfb      	ldrb	r3, [r7, #15]
 8004682:	4a0a      	ldr	r2, [pc, #40]	; (80046ac <LL_TIM_OC_EnablePreload+0xa4>)
 8004684:	5cd3      	ldrb	r3, [r2, r3]
 8004686:	440b      	add	r3, r1
 8004688:	60bb      	str	r3, [r7, #8]
  SET_BIT(*pReg, (TIM_CCMR1_OC1PE << SHIFT_TAB_OCxx[iChannel]));
 800468a:	68bb      	ldr	r3, [r7, #8]
 800468c:	681a      	ldr	r2, [r3, #0]
 800468e:	7bfb      	ldrb	r3, [r7, #15]
 8004690:	4907      	ldr	r1, [pc, #28]	; (80046b0 <LL_TIM_OC_EnablePreload+0xa8>)
 8004692:	5ccb      	ldrb	r3, [r1, r3]
 8004694:	4619      	mov	r1, r3
 8004696:	2308      	movs	r3, #8
 8004698:	408b      	lsls	r3, r1
 800469a:	431a      	orrs	r2, r3
 800469c:	68bb      	ldr	r3, [r7, #8]
 800469e:	601a      	str	r2, [r3, #0]
}
 80046a0:	bf00      	nop
 80046a2:	3714      	adds	r7, #20
 80046a4:	46bd      	mov	sp, r7
 80046a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046aa:	4770      	bx	lr
 80046ac:	08017fac 	.word	0x08017fac
 80046b0:	08017fb8 	.word	0x08017fb8

080046b4 <LL_TIM_OC_SetCompareCH2>:
{
 80046b4:	b480      	push	{r7}
 80046b6:	b083      	sub	sp, #12
 80046b8:	af00      	add	r7, sp, #0
 80046ba:	6078      	str	r0, [r7, #4]
 80046bc:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	683a      	ldr	r2, [r7, #0]
 80046c2:	639a      	str	r2, [r3, #56]	; 0x38
}
 80046c4:	bf00      	nop
 80046c6:	370c      	adds	r7, #12
 80046c8:	46bd      	mov	sp, r7
 80046ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ce:	4770      	bx	lr

080046d0 <LL_TIM_OC_SetCompareCH3>:
{
 80046d0:	b480      	push	{r7}
 80046d2:	b083      	sub	sp, #12
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]
 80046d8:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 80046da:	687b      	ldr	r3, [r7, #4]
 80046dc:	683a      	ldr	r2, [r7, #0]
 80046de:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80046e0:	bf00      	nop
 80046e2:	370c      	adds	r7, #12
 80046e4:	46bd      	mov	sp, r7
 80046e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046ea:	4770      	bx	lr

080046ec <LL_TIM_SetClockSource>:
{
 80046ec:	b480      	push	{r7}
 80046ee:	b083      	sub	sp, #12
 80046f0:	af00      	add	r7, sp, #0
 80046f2:	6078      	str	r0, [r7, #4]
 80046f4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80046f6:	687b      	ldr	r3, [r7, #4]
 80046f8:	689b      	ldr	r3, [r3, #8]
 80046fa:	f423 33a0 	bic.w	r3, r3, #81920	; 0x14000
 80046fe:	f023 0307 	bic.w	r3, r3, #7
 8004702:	683a      	ldr	r2, [r7, #0]
 8004704:	431a      	orrs	r2, r3
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	609a      	str	r2, [r3, #8]
}
 800470a:	bf00      	nop
 800470c:	370c      	adds	r7, #12
 800470e:	46bd      	mov	sp, r7
 8004710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004714:	4770      	bx	lr

08004716 <LL_TIM_SetTriggerOutput>:
{
 8004716:	b480      	push	{r7}
 8004718:	b083      	sub	sp, #12
 800471a:	af00      	add	r7, sp, #0
 800471c:	6078      	str	r0, [r7, #4]
 800471e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	685b      	ldr	r3, [r3, #4]
 8004724:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8004728:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800472c:	683a      	ldr	r2, [r7, #0]
 800472e:	431a      	orrs	r2, r3
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	605a      	str	r2, [r3, #4]
}
 8004734:	bf00      	nop
 8004736:	370c      	adds	r7, #12
 8004738:	46bd      	mov	sp, r7
 800473a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800473e:	4770      	bx	lr

08004740 <LL_TIM_SetTriggerOutput2>:
{
 8004740:	b480      	push	{r7}
 8004742:	b083      	sub	sp, #12
 8004744:	af00      	add	r7, sp, #0
 8004746:	6078      	str	r0, [r7, #4]
 8004748:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS2, ADCSynchronization);
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	685b      	ldr	r3, [r3, #4]
 800474e:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8004752:	683b      	ldr	r3, [r7, #0]
 8004754:	431a      	orrs	r2, r3
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	605a      	str	r2, [r3, #4]
}
 800475a:	bf00      	nop
 800475c:	370c      	adds	r7, #12
 800475e:	46bd      	mov	sp, r7
 8004760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004764:	4770      	bx	lr

08004766 <LL_TIM_DisableMasterSlaveMode>:
{
 8004766:	b480      	push	{r7}
 8004768:	b083      	sub	sp, #12
 800476a:	af00      	add	r7, sp, #0
 800476c:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	689b      	ldr	r3, [r3, #8]
 8004772:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	609a      	str	r2, [r3, #8]
}
 800477a:	bf00      	nop
 800477c:	370c      	adds	r7, #12
 800477e:	46bd      	mov	sp, r7
 8004780:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004784:	4770      	bx	lr

08004786 <LL_TIM_EnableAllOutputs>:
{
 8004786:	b480      	push	{r7}
 8004788:	b083      	sub	sp, #12
 800478a:	af00      	add	r7, sp, #0
 800478c:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->BDTR, TIM_BDTR_MOE);
 800478e:	687b      	ldr	r3, [r7, #4]
 8004790:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004792:	f443 4200 	orr.w	r2, r3, #32768	; 0x8000
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	645a      	str	r2, [r3, #68]	; 0x44
}
 800479a:	bf00      	nop
 800479c:	370c      	adds	r7, #12
 800479e:	46bd      	mov	sp, r7
 80047a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047a4:	4770      	bx	lr

080047a6 <LL_TIM_EnableIT_UPDATE>:
  * @rmtoll DIER         UIE           LL_TIM_EnableIT_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableIT_UPDATE(TIM_TypeDef *TIMx)
{
 80047a6:	b480      	push	{r7}
 80047a8:	b083      	sub	sp, #12
 80047aa:	af00      	add	r7, sp, #0
 80047ac:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->DIER, TIM_DIER_UIE);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	68db      	ldr	r3, [r3, #12]
 80047b2:	f043 0201 	orr.w	r2, r3, #1
 80047b6:	687b      	ldr	r3, [r7, #4]
 80047b8:	60da      	str	r2, [r3, #12]
}
 80047ba:	bf00      	nop
 80047bc:	370c      	adds	r7, #12
 80047be:	46bd      	mov	sp, r7
 80047c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047c4:	4770      	bx	lr
	...

080047c8 <MX_TIM1_Init>:

/* USER CODE END 0 */

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 80047c8:	b580      	push	{r7, lr}
 80047ca:	b092      	sub	sp, #72	; 0x48
 80047cc:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 80047ce:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80047d2:	2200      	movs	r2, #0
 80047d4:	601a      	str	r2, [r3, #0]
 80047d6:	605a      	str	r2, [r3, #4]
 80047d8:	609a      	str	r2, [r3, #8]
 80047da:	60da      	str	r2, [r3, #12]
 80047dc:	611a      	str	r2, [r3, #16]
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 80047de:	1d3b      	adds	r3, r7, #4
 80047e0:	2230      	movs	r2, #48	; 0x30
 80047e2:	2100      	movs	r1, #0
 80047e4:	4618      	mov	r0, r3
 80047e6:	f00d fa2d 	bl	8011c44 <memset>

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM1);
 80047ea:	f44f 6000 	mov.w	r0, #2048	; 0x800
 80047ee:	f7ff fe59 	bl	80044a4 <LL_APB2_GRP1_EnableClock>

  /* TIM1 interrupt Init */
  NVIC_SetPriority(TIM1_UP_TIM16_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 80047f2:	f7ff fd9d 	bl	8004330 <__NVIC_GetPriorityGrouping>
 80047f6:	4603      	mov	r3, r0
 80047f8:	2200      	movs	r2, #0
 80047fa:	2100      	movs	r1, #0
 80047fc:	4618      	mov	r0, r3
 80047fe:	f7ff fded 	bl	80043dc <NVIC_EncodePriority>
 8004802:	4603      	mov	r3, r0
 8004804:	4619      	mov	r1, r3
 8004806:	2019      	movs	r0, #25
 8004808:	f7ff fdbe 	bl	8004388 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 800480c:	2019      	movs	r0, #25
 800480e:	f7ff fd9d 	bl	800434c <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 8004812:	23a9      	movs	r3, #169	; 0xa9
 8004814:	86bb      	strh	r3, [r7, #52]	; 0x34
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004816:	2300      	movs	r3, #0
 8004818:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_InitStruct.Autoreload = 999;
 800481a:	f240 33e7 	movw	r3, #999	; 0x3e7
 800481e:	63fb      	str	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004820:	2300      	movs	r3, #0
 8004822:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.RepetitionCounter = 0;
 8004824:	2300      	movs	r3, #0
 8004826:	647b      	str	r3, [r7, #68]	; 0x44
  LL_TIM_Init(TIM1, &TIM_InitStruct);
 8004828:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800482c:	4619      	mov	r1, r3
 800482e:	4811      	ldr	r0, [pc, #68]	; (8004874 <MX_TIM1_Init+0xac>)
 8004830:	f00c fbc0 	bl	8010fb4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM1);
 8004834:	480f      	ldr	r0, [pc, #60]	; (8004874 <MX_TIM1_Init+0xac>)
 8004836:	f7ff fe6d 	bl	8004514 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM1, LL_TIM_CLOCKSOURCE_INTERNAL);
 800483a:	2100      	movs	r1, #0
 800483c:	480d      	ldr	r0, [pc, #52]	; (8004874 <MX_TIM1_Init+0xac>)
 800483e:	f7ff ff55 	bl	80046ec <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM1, LL_TIM_TRGO_RESET);
 8004842:	2100      	movs	r1, #0
 8004844:	480b      	ldr	r0, [pc, #44]	; (8004874 <MX_TIM1_Init+0xac>)
 8004846:	f7ff ff66 	bl	8004716 <LL_TIM_SetTriggerOutput>
  LL_TIM_SetTriggerOutput2(TIM1, LL_TIM_TRGO2_RESET);
 800484a:	2100      	movs	r1, #0
 800484c:	4809      	ldr	r0, [pc, #36]	; (8004874 <MX_TIM1_Init+0xac>)
 800484e:	f7ff ff77 	bl	8004740 <LL_TIM_SetTriggerOutput2>
  LL_TIM_DisableMasterSlaveMode(TIM1);
 8004852:	4808      	ldr	r0, [pc, #32]	; (8004874 <MX_TIM1_Init+0xac>)
 8004854:	f7ff ff87 	bl	8004766 <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.BreakAFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8004858:	2300      	movs	r3, #0
 800485a:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.Break2AFMode = LL_TIM_BREAK_AFMODE_INPUT;
 800485c:	2300      	movs	r3, #0
 800485e:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_BDTR_Init(TIM1, &TIM_BDTRInitStruct);
 8004860:	1d3b      	adds	r3, r7, #4
 8004862:	4619      	mov	r1, r3
 8004864:	4803      	ldr	r0, [pc, #12]	; (8004874 <MX_TIM1_Init+0xac>)
 8004866:	f00c fca7 	bl	80111b8 <LL_TIM_BDTR_Init>

}
 800486a:	bf00      	nop
 800486c:	3748      	adds	r7, #72	; 0x48
 800486e:	46bd      	mov	sp, r7
 8004870:	bd80      	pop	{r7, pc}
 8004872:	bf00      	nop
 8004874:	40012c00 	.word	0x40012c00

08004878 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004878:	b580      	push	{r7, lr}
 800487a:	b094      	sub	sp, #80	; 0x50
 800487c:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800487e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004882:	2200      	movs	r2, #0
 8004884:	601a      	str	r2, [r3, #0]
 8004886:	605a      	str	r2, [r3, #4]
 8004888:	609a      	str	r2, [r3, #8]
 800488a:	60da      	str	r2, [r3, #12]
 800488c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800488e:	f107 031c 	add.w	r3, r7, #28
 8004892:	2220      	movs	r2, #32
 8004894:	2100      	movs	r1, #0
 8004896:	4618      	mov	r0, r3
 8004898:	f00d f9d4 	bl	8011c44 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800489c:	1d3b      	adds	r3, r7, #4
 800489e:	2200      	movs	r2, #0
 80048a0:	601a      	str	r2, [r3, #0]
 80048a2:	605a      	str	r2, [r3, #4]
 80048a4:	609a      	str	r2, [r3, #8]
 80048a6:	60da      	str	r2, [r3, #12]
 80048a8:	611a      	str	r2, [r3, #16]
 80048aa:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 80048ac:	2001      	movs	r0, #1
 80048ae:	f7ff fde1 	bl	8004474 <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 1;
 80048b2:	2301      	movs	r3, #1
 80048b4:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 80048b6:	2300      	movs	r3, #0
 80048b8:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 849;
 80048ba:	f240 3351 	movw	r3, #849	; 0x351
 80048be:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80048c0:	2300      	movs	r3, #0
 80048c2:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 80048c4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80048c8:	4619      	mov	r1, r3
 80048ca:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80048ce:	f00c fb71 	bl	8010fb4 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM2);
 80048d2:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80048d6:	f7ff fe0d 	bl	80044f4 <LL_TIM_EnableARRPreload>
  LL_TIM_OC_EnablePreload(TIM2, LL_TIM_CHANNEL_CH2);
 80048da:	2110      	movs	r1, #16
 80048dc:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 80048e0:	f7ff fe92 	bl	8004608 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80048e4:	2360      	movs	r3, #96	; 0x60
 80048e6:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80048e8:	2300      	movs	r3, #0
 80048ea:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80048ec:	2300      	movs	r3, #0
 80048ee:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 80048f0:	2300      	movs	r3, #0
 80048f2:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80048f4:	2300      	movs	r3, #0
 80048f6:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM2, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 80048f8:	f107 031c 	add.w	r3, r7, #28
 80048fc:	461a      	mov	r2, r3
 80048fe:	2110      	movs	r1, #16
 8004900:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004904:	f00c fbf8 	bl	80110f8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM2, LL_TIM_CHANNEL_CH2);
 8004908:	2110      	movs	r1, #16
 800490a:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 800490e:	f7ff fe23 	bl	8004558 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8004912:	2100      	movs	r1, #0
 8004914:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004918:	f7ff fefd 	bl	8004716 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 800491c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004920:	f7ff ff21 	bl	8004766 <LL_TIM_DisableMasterSlaveMode>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8004924:	2002      	movs	r0, #2
 8004926:	f7ff fd8d 	bl	8004444 <LL_AHB2_GRP1_EnableClock>
    /**TIM2 GPIO Configuration
    PB3     ------> TIM2_CH2
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3;
 800492a:	2308      	movs	r3, #8
 800492c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800492e:	2302      	movs	r3, #2
 8004930:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004932:	2300      	movs	r3, #0
 8004934:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004936:	2300      	movs	r3, #0
 8004938:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800493a:	2300      	movs	r3, #0
 800493c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_1;
 800493e:	2301      	movs	r3, #1
 8004940:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004942:	1d3b      	adds	r3, r7, #4
 8004944:	4619      	mov	r1, r3
 8004946:	4803      	ldr	r0, [pc, #12]	; (8004954 <MX_TIM2_Init+0xdc>)
 8004948:	f00b ff0f 	bl	801076a <LL_GPIO_Init>

}
 800494c:	bf00      	nop
 800494e:	3750      	adds	r7, #80	; 0x50
 8004950:	46bd      	mov	sp, r7
 8004952:	bd80      	pop	{r7, pc}
 8004954:	48000400 	.word	0x48000400

08004958 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004958:	b580      	push	{r7, lr}
 800495a:	b094      	sub	sp, #80	; 0x50
 800495c:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 800495e:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8004962:	2200      	movs	r2, #0
 8004964:	601a      	str	r2, [r3, #0]
 8004966:	605a      	str	r2, [r3, #4]
 8004968:	609a      	str	r2, [r3, #8]
 800496a:	60da      	str	r2, [r3, #12]
 800496c:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 800496e:	f107 031c 	add.w	r3, r7, #28
 8004972:	2220      	movs	r2, #32
 8004974:	2100      	movs	r1, #0
 8004976:	4618      	mov	r0, r3
 8004978:	f00d f964 	bl	8011c44 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800497c:	1d3b      	adds	r3, r7, #4
 800497e:	2200      	movs	r2, #0
 8004980:	601a      	str	r2, [r3, #0]
 8004982:	605a      	str	r2, [r3, #4]
 8004984:	609a      	str	r2, [r3, #8]
 8004986:	60da      	str	r2, [r3, #12]
 8004988:	611a      	str	r2, [r3, #16]
 800498a:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 800498c:	2002      	movs	r0, #2
 800498e:	f7ff fd71 	bl	8004474 <LL_APB1_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 1;
 8004992:	2301      	movs	r3, #1
 8004994:	87bb      	strh	r3, [r7, #60]	; 0x3c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004996:	2300      	movs	r3, #0
 8004998:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_InitStruct.Autoreload = 849;
 800499a:	f240 3351 	movw	r3, #849	; 0x351
 800499e:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 80049a0:	2300      	movs	r3, #0
 80049a2:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 80049a4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80049a8:	4619      	mov	r1, r3
 80049aa:	481f      	ldr	r0, [pc, #124]	; (8004a28 <MX_TIM3_Init+0xd0>)
 80049ac:	f00c fb02 	bl	8010fb4 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 80049b0:	481d      	ldr	r0, [pc, #116]	; (8004a28 <MX_TIM3_Init+0xd0>)
 80049b2:	f7ff fd9f 	bl	80044f4 <LL_TIM_EnableARRPreload>
  LL_TIM_OC_EnablePreload(TIM3, LL_TIM_CHANNEL_CH2);
 80049b6:	2110      	movs	r1, #16
 80049b8:	481b      	ldr	r0, [pc, #108]	; (8004a28 <MX_TIM3_Init+0xd0>)
 80049ba:	f7ff fe25 	bl	8004608 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 80049be:	2360      	movs	r3, #96	; 0x60
 80049c0:	61fb      	str	r3, [r7, #28]
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 80049c2:	2300      	movs	r3, #0
 80049c4:	623b      	str	r3, [r7, #32]
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 80049c6:	2300      	movs	r3, #0
 80049c8:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_OC_InitStruct.CompareValue = 0;
 80049ca:	2300      	movs	r3, #0
 80049cc:	62bb      	str	r3, [r7, #40]	; 0x28
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 80049ce:	2300      	movs	r3, #0
 80049d0:	62fb      	str	r3, [r7, #44]	; 0x2c
  LL_TIM_OC_Init(TIM3, LL_TIM_CHANNEL_CH2, &TIM_OC_InitStruct);
 80049d2:	f107 031c 	add.w	r3, r7, #28
 80049d6:	461a      	mov	r2, r3
 80049d8:	2110      	movs	r1, #16
 80049da:	4813      	ldr	r0, [pc, #76]	; (8004a28 <MX_TIM3_Init+0xd0>)
 80049dc:	f00c fb8c 	bl	80110f8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM3, LL_TIM_CHANNEL_CH2);
 80049e0:	2110      	movs	r1, #16
 80049e2:	4811      	ldr	r0, [pc, #68]	; (8004a28 <MX_TIM3_Init+0xd0>)
 80049e4:	f7ff fdb8 	bl	8004558 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 80049e8:	2100      	movs	r1, #0
 80049ea:	480f      	ldr	r0, [pc, #60]	; (8004a28 <MX_TIM3_Init+0xd0>)
 80049ec:	f7ff fe93 	bl	8004716 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 80049f0:	480d      	ldr	r0, [pc, #52]	; (8004a28 <MX_TIM3_Init+0xd0>)
 80049f2:	f7ff feb8 	bl	8004766 <LL_TIM_DisableMasterSlaveMode>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 80049f6:	2002      	movs	r0, #2
 80049f8:	f7ff fd24 	bl	8004444 <LL_AHB2_GRP1_EnableClock>
    /**TIM3 GPIO Configuration
    PB5     ------> TIM3_CH2
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5;
 80049fc:	2320      	movs	r3, #32
 80049fe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004a00:	2302      	movs	r3, #2
 8004a02:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004a04:	2300      	movs	r3, #0
 8004a06:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004a08:	2300      	movs	r3, #0
 8004a0a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004a0c:	2300      	movs	r3, #0
 8004a0e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_2;
 8004a10:	2302      	movs	r3, #2
 8004a12:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004a14:	1d3b      	adds	r3, r7, #4
 8004a16:	4619      	mov	r1, r3
 8004a18:	4804      	ldr	r0, [pc, #16]	; (8004a2c <MX_TIM3_Init+0xd4>)
 8004a1a:	f00b fea6 	bl	801076a <LL_GPIO_Init>

}
 8004a1e:	bf00      	nop
 8004a20:	3750      	adds	r7, #80	; 0x50
 8004a22:	46bd      	mov	sp, r7
 8004a24:	bd80      	pop	{r7, pc}
 8004a26:	bf00      	nop
 8004a28:	40000400 	.word	0x40000400
 8004a2c:	48000400 	.word	0x48000400

08004a30 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004a30:	b580      	push	{r7, lr}
 8004a32:	b086      	sub	sp, #24
 8004a34:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004a36:	1d3b      	adds	r3, r7, #4
 8004a38:	2200      	movs	r2, #0
 8004a3a:	601a      	str	r2, [r3, #0]
 8004a3c:	605a      	str	r2, [r3, #4]
 8004a3e:	609a      	str	r2, [r3, #8]
 8004a40:	60da      	str	r2, [r3, #12]
 8004a42:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8004a44:	2004      	movs	r0, #4
 8004a46:	f7ff fd15 	bl	8004474 <LL_APB1_GRP1_EnableClock>

  /* TIM4 interrupt Init */
  NVIC_SetPriority(TIM4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004a4a:	f7ff fc71 	bl	8004330 <__NVIC_GetPriorityGrouping>
 8004a4e:	4603      	mov	r3, r0
 8004a50:	2200      	movs	r2, #0
 8004a52:	2100      	movs	r1, #0
 8004a54:	4618      	mov	r0, r3
 8004a56:	f7ff fcc1 	bl	80043dc <NVIC_EncodePriority>
 8004a5a:	4603      	mov	r3, r0
 8004a5c:	4619      	mov	r1, r3
 8004a5e:	201e      	movs	r0, #30
 8004a60:	f7ff fc92 	bl	8004388 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM4_IRQn);
 8004a64:	201e      	movs	r0, #30
 8004a66:	f7ff fc71 	bl	800434c <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 8004a6a:	23a9      	movs	r3, #169	; 0xa9
 8004a6c:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004a6e:	2300      	movs	r3, #0
 8004a70:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 249;
 8004a72:	23f9      	movs	r3, #249	; 0xf9
 8004a74:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004a76:	2300      	movs	r3, #0
 8004a78:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8004a7a:	1d3b      	adds	r3, r7, #4
 8004a7c:	4619      	mov	r1, r3
 8004a7e:	480a      	ldr	r0, [pc, #40]	; (8004aa8 <MX_TIM4_Init+0x78>)
 8004a80:	f00c fa98 	bl	8010fb4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM4);
 8004a84:	4808      	ldr	r0, [pc, #32]	; (8004aa8 <MX_TIM4_Init+0x78>)
 8004a86:	f7ff fd45 	bl	8004514 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 8004a8a:	2100      	movs	r1, #0
 8004a8c:	4806      	ldr	r0, [pc, #24]	; (8004aa8 <MX_TIM4_Init+0x78>)
 8004a8e:	f7ff fe2d 	bl	80046ec <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 8004a92:	2100      	movs	r1, #0
 8004a94:	4804      	ldr	r0, [pc, #16]	; (8004aa8 <MX_TIM4_Init+0x78>)
 8004a96:	f7ff fe3e 	bl	8004716 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8004a9a:	4803      	ldr	r0, [pc, #12]	; (8004aa8 <MX_TIM4_Init+0x78>)
 8004a9c:	f7ff fe63 	bl	8004766 <LL_TIM_DisableMasterSlaveMode>

}
 8004aa0:	bf00      	nop
 8004aa2:	3718      	adds	r7, #24
 8004aa4:	46bd      	mov	sp, r7
 8004aa6:	bd80      	pop	{r7, pc}
 8004aa8:	40000800 	.word	0x40000800

08004aac <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8004aac:	b580      	push	{r7, lr}
 8004aae:	b086      	sub	sp, #24
 8004ab0:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004ab2:	1d3b      	adds	r3, r7, #4
 8004ab4:	2200      	movs	r2, #0
 8004ab6:	601a      	str	r2, [r3, #0]
 8004ab8:	605a      	str	r2, [r3, #4]
 8004aba:	609a      	str	r2, [r3, #8]
 8004abc:	60da      	str	r2, [r3, #12]
 8004abe:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 8004ac0:	2008      	movs	r0, #8
 8004ac2:	f7ff fcd7 	bl	8004474 <LL_APB1_GRP1_EnableClock>

  /* TIM5 interrupt Init */
  NVIC_SetPriority(TIM5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004ac6:	f7ff fc33 	bl	8004330 <__NVIC_GetPriorityGrouping>
 8004aca:	4603      	mov	r3, r0
 8004acc:	2200      	movs	r2, #0
 8004ace:	2100      	movs	r1, #0
 8004ad0:	4618      	mov	r0, r3
 8004ad2:	f7ff fc83 	bl	80043dc <NVIC_EncodePriority>
 8004ad6:	4603      	mov	r3, r0
 8004ad8:	4619      	mov	r1, r3
 8004ada:	2032      	movs	r0, #50	; 0x32
 8004adc:	f7ff fc54 	bl	8004388 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM5_IRQn);
 8004ae0:	2032      	movs	r0, #50	; 0x32
 8004ae2:	f7ff fc33 	bl	800434c <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 8004ae6:	23a9      	movs	r3, #169	; 0xa9
 8004ae8:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004aea:	2300      	movs	r3, #0
 8004aec:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 249;
 8004aee:	23f9      	movs	r3, #249	; 0xf9
 8004af0:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004af2:	2300      	movs	r3, #0
 8004af4:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM5, &TIM_InitStruct);
 8004af6:	1d3b      	adds	r3, r7, #4
 8004af8:	4619      	mov	r1, r3
 8004afa:	480a      	ldr	r0, [pc, #40]	; (8004b24 <MX_TIM5_Init+0x78>)
 8004afc:	f00c fa5a 	bl	8010fb4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM5);
 8004b00:	4808      	ldr	r0, [pc, #32]	; (8004b24 <MX_TIM5_Init+0x78>)
 8004b02:	f7ff fd07 	bl	8004514 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM5, LL_TIM_CLOCKSOURCE_INTERNAL);
 8004b06:	2100      	movs	r1, #0
 8004b08:	4806      	ldr	r0, [pc, #24]	; (8004b24 <MX_TIM5_Init+0x78>)
 8004b0a:	f7ff fdef 	bl	80046ec <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 8004b0e:	2100      	movs	r1, #0
 8004b10:	4804      	ldr	r0, [pc, #16]	; (8004b24 <MX_TIM5_Init+0x78>)
 8004b12:	f7ff fe00 	bl	8004716 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM5);
 8004b16:	4803      	ldr	r0, [pc, #12]	; (8004b24 <MX_TIM5_Init+0x78>)
 8004b18:	f7ff fe25 	bl	8004766 <LL_TIM_DisableMasterSlaveMode>

}
 8004b1c:	bf00      	nop
 8004b1e:	3718      	adds	r7, #24
 8004b20:	46bd      	mov	sp, r7
 8004b22:	bd80      	pop	{r7, pc}
 8004b24:	40000c00 	.word	0x40000c00

08004b28 <MX_TIM6_Init>:
/* TIM6 init function */
void MX_TIM6_Init(void)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	b086      	sub	sp, #24
 8004b2c:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004b2e:	1d3b      	adds	r3, r7, #4
 8004b30:	2200      	movs	r2, #0
 8004b32:	601a      	str	r2, [r3, #0]
 8004b34:	605a      	str	r2, [r3, #4]
 8004b36:	609a      	str	r2, [r3, #8]
 8004b38:	60da      	str	r2, [r3, #12]
 8004b3a:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM6);
 8004b3c:	2010      	movs	r0, #16
 8004b3e:	f7ff fc99 	bl	8004474 <LL_APB1_GRP1_EnableClock>

  /* TIM6 interrupt Init */
  NVIC_SetPriority(TIM6_DAC_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8004b42:	f7ff fbf5 	bl	8004330 <__NVIC_GetPriorityGrouping>
 8004b46:	4603      	mov	r3, r0
 8004b48:	2200      	movs	r2, #0
 8004b4a:	2100      	movs	r1, #0
 8004b4c:	4618      	mov	r0, r3
 8004b4e:	f7ff fc45 	bl	80043dc <NVIC_EncodePriority>
 8004b52:	4603      	mov	r3, r0
 8004b54:	4619      	mov	r1, r3
 8004b56:	2036      	movs	r0, #54	; 0x36
 8004b58:	f7ff fc16 	bl	8004388 <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM6_DAC_IRQn);
 8004b5c:	2036      	movs	r0, #54	; 0x36
 8004b5e:	f7ff fbf5 	bl	800434c <__NVIC_EnableIRQ>

  TIM_InitStruct.Prescaler = 169;
 8004b62:	23a9      	movs	r3, #169	; 0xa9
 8004b64:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004b66:	2300      	movs	r3, #0
 8004b68:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 9999;
 8004b6a:	f242 730f 	movw	r3, #9999	; 0x270f
 8004b6e:	60fb      	str	r3, [r7, #12]
  LL_TIM_Init(TIM6, &TIM_InitStruct);
 8004b70:	1d3b      	adds	r3, r7, #4
 8004b72:	4619      	mov	r1, r3
 8004b74:	4808      	ldr	r0, [pc, #32]	; (8004b98 <MX_TIM6_Init+0x70>)
 8004b76:	f00c fa1d 	bl	8010fb4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM6);
 8004b7a:	4807      	ldr	r0, [pc, #28]	; (8004b98 <MX_TIM6_Init+0x70>)
 8004b7c:	f7ff fcca 	bl	8004514 <LL_TIM_DisableARRPreload>
  LL_TIM_SetTriggerOutput(TIM6, LL_TIM_TRGO_RESET);
 8004b80:	2100      	movs	r1, #0
 8004b82:	4805      	ldr	r0, [pc, #20]	; (8004b98 <MX_TIM6_Init+0x70>)
 8004b84:	f7ff fdc7 	bl	8004716 <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM6);
 8004b88:	4803      	ldr	r0, [pc, #12]	; (8004b98 <MX_TIM6_Init+0x70>)
 8004b8a:	f7ff fdec 	bl	8004766 <LL_TIM_DisableMasterSlaveMode>

}
 8004b8e:	bf00      	nop
 8004b90:	3718      	adds	r7, #24
 8004b92:	46bd      	mov	sp, r7
 8004b94:	bd80      	pop	{r7, pc}
 8004b96:	bf00      	nop
 8004b98:	40001000 	.word	0x40001000

08004b9c <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	b0a0      	sub	sp, #128	; 0x80
 8004ba0:	af00      	add	r7, sp, #0
  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8004ba2:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	601a      	str	r2, [r3, #0]
 8004baa:	605a      	str	r2, [r3, #4]
 8004bac:	609a      	str	r2, [r3, #8]
 8004bae:	60da      	str	r2, [r3, #12]
 8004bb0:	611a      	str	r2, [r3, #16]
  LL_TIM_OC_InitTypeDef TIM_OC_InitStruct = {0};
 8004bb2:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004bb6:	2220      	movs	r2, #32
 8004bb8:	2100      	movs	r1, #0
 8004bba:	4618      	mov	r0, r3
 8004bbc:	f00d f842 	bl	8011c44 <memset>
  LL_TIM_BDTR_InitTypeDef TIM_BDTRInitStruct = {0};
 8004bc0:	f107 031c 	add.w	r3, r7, #28
 8004bc4:	2230      	movs	r2, #48	; 0x30
 8004bc6:	2100      	movs	r1, #0
 8004bc8:	4618      	mov	r0, r3
 8004bca:	f00d f83b 	bl	8011c44 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004bce:	1d3b      	adds	r3, r7, #4
 8004bd0:	2200      	movs	r2, #0
 8004bd2:	601a      	str	r2, [r3, #0]
 8004bd4:	605a      	str	r2, [r3, #4]
 8004bd6:	609a      	str	r2, [r3, #8]
 8004bd8:	60da      	str	r2, [r3, #12]
 8004bda:	611a      	str	r2, [r3, #16]
 8004bdc:	615a      	str	r2, [r3, #20]
  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM8);
 8004bde:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8004be2:	f7ff fc5f 	bl	80044a4 <LL_APB2_GRP1_EnableClock>

  TIM_InitStruct.Prescaler = 1;
 8004be6:	2301      	movs	r3, #1
 8004be8:	f8a7 306c 	strh.w	r3, [r7, #108]	; 0x6c
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8004bec:	2300      	movs	r3, #0
 8004bee:	673b      	str	r3, [r7, #112]	; 0x70
  TIM_InitStruct.Autoreload = 849;
 8004bf0:	f240 3351 	movw	r3, #849	; 0x351
 8004bf4:	677b      	str	r3, [r7, #116]	; 0x74
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8004bf6:	2300      	movs	r3, #0
 8004bf8:	67bb      	str	r3, [r7, #120]	; 0x78
  TIM_InitStruct.RepetitionCounter = 0;
 8004bfa:	2300      	movs	r3, #0
 8004bfc:	67fb      	str	r3, [r7, #124]	; 0x7c
  LL_TIM_Init(TIM8, &TIM_InitStruct);
 8004bfe:	f107 036c 	add.w	r3, r7, #108	; 0x6c
 8004c02:	4619      	mov	r1, r3
 8004c04:	4837      	ldr	r0, [pc, #220]	; (8004ce4 <MX_TIM8_Init+0x148>)
 8004c06:	f00c f9d5 	bl	8010fb4 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM8);
 8004c0a:	4836      	ldr	r0, [pc, #216]	; (8004ce4 <MX_TIM8_Init+0x148>)
 8004c0c:	f7ff fc82 	bl	8004514 <LL_TIM_DisableARRPreload>
  LL_TIM_OC_EnablePreload(TIM8, LL_TIM_CHANNEL_CH3);
 8004c10:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004c14:	4833      	ldr	r0, [pc, #204]	; (8004ce4 <MX_TIM8_Init+0x148>)
 8004c16:	f7ff fcf7 	bl	8004608 <LL_TIM_OC_EnablePreload>
  TIM_OC_InitStruct.OCMode = LL_TIM_OCMODE_PWM1;
 8004c1a:	2360      	movs	r3, #96	; 0x60
 8004c1c:	64fb      	str	r3, [r7, #76]	; 0x4c
  TIM_OC_InitStruct.OCState = LL_TIM_OCSTATE_DISABLE;
 8004c1e:	2300      	movs	r3, #0
 8004c20:	653b      	str	r3, [r7, #80]	; 0x50
  TIM_OC_InitStruct.OCNState = LL_TIM_OCSTATE_DISABLE;
 8004c22:	2300      	movs	r3, #0
 8004c24:	657b      	str	r3, [r7, #84]	; 0x54
  TIM_OC_InitStruct.CompareValue = 0;
 8004c26:	2300      	movs	r3, #0
 8004c28:	65bb      	str	r3, [r7, #88]	; 0x58
  TIM_OC_InitStruct.OCPolarity = LL_TIM_OCPOLARITY_HIGH;
 8004c2a:	2300      	movs	r3, #0
 8004c2c:	65fb      	str	r3, [r7, #92]	; 0x5c
  TIM_OC_InitStruct.OCNPolarity = LL_TIM_OCPOLARITY_HIGH;
 8004c2e:	2300      	movs	r3, #0
 8004c30:	663b      	str	r3, [r7, #96]	; 0x60
  TIM_OC_InitStruct.OCIdleState = LL_TIM_OCIDLESTATE_LOW;
 8004c32:	2300      	movs	r3, #0
 8004c34:	667b      	str	r3, [r7, #100]	; 0x64
  TIM_OC_InitStruct.OCNIdleState = LL_TIM_OCIDLESTATE_LOW;
 8004c36:	2300      	movs	r3, #0
 8004c38:	66bb      	str	r3, [r7, #104]	; 0x68
  LL_TIM_OC_Init(TIM8, LL_TIM_CHANNEL_CH3, &TIM_OC_InitStruct);
 8004c3a:	f107 034c 	add.w	r3, r7, #76	; 0x4c
 8004c3e:	461a      	mov	r2, r3
 8004c40:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004c44:	4827      	ldr	r0, [pc, #156]	; (8004ce4 <MX_TIM8_Init+0x148>)
 8004c46:	f00c fa57 	bl	80110f8 <LL_TIM_OC_Init>
  LL_TIM_OC_DisableFast(TIM8, LL_TIM_CHANNEL_CH3);
 8004c4a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004c4e:	4825      	ldr	r0, [pc, #148]	; (8004ce4 <MX_TIM8_Init+0x148>)
 8004c50:	f7ff fc82 	bl	8004558 <LL_TIM_OC_DisableFast>
  LL_TIM_SetTriggerOutput(TIM8, LL_TIM_TRGO_RESET);
 8004c54:	2100      	movs	r1, #0
 8004c56:	4823      	ldr	r0, [pc, #140]	; (8004ce4 <MX_TIM8_Init+0x148>)
 8004c58:	f7ff fd5d 	bl	8004716 <LL_TIM_SetTriggerOutput>
  LL_TIM_SetTriggerOutput2(TIM8, LL_TIM_TRGO2_RESET);
 8004c5c:	2100      	movs	r1, #0
 8004c5e:	4821      	ldr	r0, [pc, #132]	; (8004ce4 <MX_TIM8_Init+0x148>)
 8004c60:	f7ff fd6e 	bl	8004740 <LL_TIM_SetTriggerOutput2>
  LL_TIM_DisableMasterSlaveMode(TIM8);
 8004c64:	481f      	ldr	r0, [pc, #124]	; (8004ce4 <MX_TIM8_Init+0x148>)
 8004c66:	f7ff fd7e 	bl	8004766 <LL_TIM_DisableMasterSlaveMode>
  TIM_BDTRInitStruct.OSSRState = LL_TIM_OSSR_DISABLE;
 8004c6a:	2300      	movs	r3, #0
 8004c6c:	61fb      	str	r3, [r7, #28]
  TIM_BDTRInitStruct.OSSIState = LL_TIM_OSSI_DISABLE;
 8004c6e:	2300      	movs	r3, #0
 8004c70:	623b      	str	r3, [r7, #32]
  TIM_BDTRInitStruct.LockLevel = LL_TIM_LOCKLEVEL_OFF;
 8004c72:	2300      	movs	r3, #0
 8004c74:	627b      	str	r3, [r7, #36]	; 0x24
  TIM_BDTRInitStruct.DeadTime = 0;
 8004c76:	2300      	movs	r3, #0
 8004c78:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
  TIM_BDTRInitStruct.BreakState = LL_TIM_BREAK_DISABLE;
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	857b      	strh	r3, [r7, #42]	; 0x2a
  TIM_BDTRInitStruct.BreakPolarity = LL_TIM_BREAK_POLARITY_HIGH;
 8004c80:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004c84:	62fb      	str	r3, [r7, #44]	; 0x2c
  TIM_BDTRInitStruct.BreakFilter = LL_TIM_BREAK_FILTER_FDIV1;
 8004c86:	2300      	movs	r3, #0
 8004c88:	633b      	str	r3, [r7, #48]	; 0x30
  TIM_BDTRInitStruct.BreakAFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8004c8a:	2300      	movs	r3, #0
 8004c8c:	637b      	str	r3, [r7, #52]	; 0x34
  TIM_BDTRInitStruct.Break2State = LL_TIM_BREAK2_DISABLE;
 8004c8e:	2300      	movs	r3, #0
 8004c90:	63bb      	str	r3, [r7, #56]	; 0x38
  TIM_BDTRInitStruct.Break2Polarity = LL_TIM_BREAK2_POLARITY_HIGH;
 8004c92:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004c96:	63fb      	str	r3, [r7, #60]	; 0x3c
  TIM_BDTRInitStruct.Break2Filter = LL_TIM_BREAK2_FILTER_FDIV1;
 8004c98:	2300      	movs	r3, #0
 8004c9a:	643b      	str	r3, [r7, #64]	; 0x40
  TIM_BDTRInitStruct.Break2AFMode = LL_TIM_BREAK_AFMODE_INPUT;
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	647b      	str	r3, [r7, #68]	; 0x44
  TIM_BDTRInitStruct.AutomaticOutput = LL_TIM_AUTOMATICOUTPUT_DISABLE;
 8004ca0:	2300      	movs	r3, #0
 8004ca2:	64bb      	str	r3, [r7, #72]	; 0x48
  LL_TIM_BDTR_Init(TIM8, &TIM_BDTRInitStruct);
 8004ca4:	f107 031c 	add.w	r3, r7, #28
 8004ca8:	4619      	mov	r1, r3
 8004caa:	480e      	ldr	r0, [pc, #56]	; (8004ce4 <MX_TIM8_Init+0x148>)
 8004cac:	f00c fa84 	bl	80111b8 <LL_TIM_BDTR_Init>
  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOB);
 8004cb0:	2002      	movs	r0, #2
 8004cb2:	f7ff fbc7 	bl	8004444 <LL_AHB2_GRP1_EnableClock>
    /**TIM8 GPIO Configuration
    PB9     ------> TIM8_CH3
    */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8004cb6:	f44f 7300 	mov.w	r3, #512	; 0x200
 8004cba:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8004cbc:	2302      	movs	r3, #2
 8004cbe:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8004cc4:	2300      	movs	r3, #0
 8004cc6:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8004cc8:	2300      	movs	r3, #0
 8004cca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_10;
 8004ccc:	230a      	movs	r3, #10
 8004cce:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004cd0:	1d3b      	adds	r3, r7, #4
 8004cd2:	4619      	mov	r1, r3
 8004cd4:	4804      	ldr	r0, [pc, #16]	; (8004ce8 <MX_TIM8_Init+0x14c>)
 8004cd6:	f00b fd48 	bl	801076a <LL_GPIO_Init>

}
 8004cda:	bf00      	nop
 8004cdc:	3780      	adds	r7, #128	; 0x80
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}
 8004ce2:	bf00      	nop
 8004ce4:	40013400 	.word	0x40013400
 8004ce8:	48000400 	.word	0x48000400

08004cec <TIMER_init>:

/* USER CODE BEGIN 1 */
void TIMER_init(void)
{
 8004cec:	b580      	push	{r7, lr}
 8004cee:	af00      	add	r7, sp, #0
  //sensor encode gyro
  LL_TIM_EnableIT_UPDATE(TIM4);
 8004cf0:	481a      	ldr	r0, [pc, #104]	; (8004d5c <TIMER_init+0x70>)
 8004cf2:	f7ff fd58 	bl	80047a6 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM4);
 8004cf6:	4819      	ldr	r0, [pc, #100]	; (8004d5c <TIMER_init+0x70>)
 8004cf8:	f7ff fbec 	bl	80044d4 <LL_TIM_EnableCounter>
  //wall sensor
  LL_TIM_EnableIT_UPDATE(TIM5);
 8004cfc:	4818      	ldr	r0, [pc, #96]	; (8004d60 <TIMER_init+0x74>)
 8004cfe:	f7ff fd52 	bl	80047a6 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM5);
 8004d02:	4817      	ldr	r0, [pc, #92]	; (8004d60 <TIMER_init+0x74>)
 8004d04:	f7ff fbe6 	bl	80044d4 <LL_TIM_EnableCounter>
  //batt_LV
  LL_TIM_EnableIT_UPDATE(TIM6);
 8004d08:	4816      	ldr	r0, [pc, #88]	; (8004d64 <TIMER_init+0x78>)
 8004d0a:	f7ff fd4c 	bl	80047a6 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM6);
 8004d0e:	4815      	ldr	r0, [pc, #84]	; (8004d64 <TIMER_init+0x78>)
 8004d10:	f7ff fbe0 	bl	80044d4 <LL_TIM_EnableCounter>
  //motor
  LL_TIM_CC_EnableChannel(TIM2, LL_TIM_CHANNEL_CH2);
 8004d14:	2110      	movs	r1, #16
 8004d16:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004d1a:	f7ff fc0b 	bl	8004534 <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM2);
 8004d1e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004d22:	f7ff fbd7 	bl	80044d4 <LL_TIM_EnableCounter>
  LL_TIM_CC_EnableChannel(TIM3, LL_TIM_CHANNEL_CH2);
 8004d26:	2110      	movs	r1, #16
 8004d28:	480f      	ldr	r0, [pc, #60]	; (8004d68 <TIMER_init+0x7c>)
 8004d2a:	f7ff fc03 	bl	8004534 <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM3);
 8004d2e:	480e      	ldr	r0, [pc, #56]	; (8004d68 <TIMER_init+0x7c>)
 8004d30:	f7ff fbd0 	bl	80044d4 <LL_TIM_EnableCounter>
  //fan
  LL_TIM_EnableAllOutputs(TIM8);
 8004d34:	480d      	ldr	r0, [pc, #52]	; (8004d6c <TIMER_init+0x80>)
 8004d36:	f7ff fd26 	bl	8004786 <LL_TIM_EnableAllOutputs>
  LL_TIM_CC_EnableChannel(TIM8, LL_TIM_CHANNEL_CH3);
 8004d3a:	f44f 7180 	mov.w	r1, #256	; 0x100
 8004d3e:	480b      	ldr	r0, [pc, #44]	; (8004d6c <TIMER_init+0x80>)
 8004d40:	f7ff fbf8 	bl	8004534 <LL_TIM_CC_EnableChannel>
  LL_TIM_EnableCounter(TIM8);
 8004d44:	4809      	ldr	r0, [pc, #36]	; (8004d6c <TIMER_init+0x80>)
 8004d46:	f7ff fbc5 	bl	80044d4 <LL_TIM_EnableCounter>
  //ctrl
  LL_TIM_EnableIT_UPDATE(TIM1);
 8004d4a:	4809      	ldr	r0, [pc, #36]	; (8004d70 <TIMER_init+0x84>)
 8004d4c:	f7ff fd2b 	bl	80047a6 <LL_TIM_EnableIT_UPDATE>
  LL_TIM_EnableCounter(TIM1);
 8004d50:	4807      	ldr	r0, [pc, #28]	; (8004d70 <TIMER_init+0x84>)
 8004d52:	f7ff fbbf 	bl	80044d4 <LL_TIM_EnableCounter>
}
 8004d56:	bf00      	nop
 8004d58:	bd80      	pop	{r7, pc}
 8004d5a:	bf00      	nop
 8004d5c:	40000800 	.word	0x40000800
 8004d60:	40000c00 	.word	0x40000c00
 8004d64:	40001000 	.word	0x40001000
 8004d68:	40000400 	.word	0x40000400
 8004d6c:	40013400 	.word	0x40013400
 8004d70:	40012c00 	.word	0x40012c00

08004d74 <Enable_TIM2>:

void Enable_TIM2(void){
 8004d74:	b580      	push	{r7, lr}
 8004d76:	af00      	add	r7, sp, #0
  LL_TIM_EnableCounter(TIM2);
 8004d78:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004d7c:	f7ff fbaa 	bl	80044d4 <LL_TIM_EnableCounter>
}
 8004d80:	bf00      	nop
 8004d82:	bd80      	pop	{r7, pc}

08004d84 <Enable_TIM3>:

void Disable_TIM2(void){
  LL_TIM_DisableCounter(TIM2);
}

void Enable_TIM3(void){
 8004d84:	b580      	push	{r7, lr}
 8004d86:	af00      	add	r7, sp, #0
  LL_TIM_EnableCounter(TIM3);
 8004d88:	4802      	ldr	r0, [pc, #8]	; (8004d94 <Enable_TIM3+0x10>)
 8004d8a:	f7ff fba3 	bl	80044d4 <LL_TIM_EnableCounter>
}
 8004d8e:	bf00      	nop
 8004d90:	bd80      	pop	{r7, pc}
 8004d92:	bf00      	nop
 8004d94:	40000400 	.word	0x40000400

08004d98 <Set_DutyTIM2>:

void Disable_TIM3(void){
  LL_TIM_DisableCounter(TIM3);
}

void Set_DutyTIM2(uint16_t duty){
 8004d98:	b580      	push	{r7, lr}
 8004d9a:	b084      	sub	sp, #16
 8004d9c:	af00      	add	r7, sp, #0
 8004d9e:	4603      	mov	r3, r0
 8004da0:	80fb      	strh	r3, [r7, #6]
  uint16_t compare = (float)duty/1000.0*849.0;
 8004da2:	88fb      	ldrh	r3, [r7, #6]
 8004da4:	ee07 3a90 	vmov	s15, r3
 8004da8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004dac:	ee17 0a90 	vmov	r0, s15
 8004db0:	f7fb fbf2 	bl	8000598 <__aeabi_f2d>
 8004db4:	f04f 0200 	mov.w	r2, #0
 8004db8:	4b15      	ldr	r3, [pc, #84]	; (8004e10 <Set_DutyTIM2+0x78>)
 8004dba:	f7fb fd6f 	bl	800089c <__aeabi_ddiv>
 8004dbe:	4602      	mov	r2, r0
 8004dc0:	460b      	mov	r3, r1
 8004dc2:	4610      	mov	r0, r2
 8004dc4:	4619      	mov	r1, r3
 8004dc6:	a310      	add	r3, pc, #64	; (adr r3, 8004e08 <Set_DutyTIM2+0x70>)
 8004dc8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004dcc:	f7fb fc3c 	bl	8000648 <__aeabi_dmul>
 8004dd0:	4602      	mov	r2, r0
 8004dd2:	460b      	mov	r3, r1
 8004dd4:	4610      	mov	r0, r2
 8004dd6:	4619      	mov	r1, r3
 8004dd8:	f7fb ff0e 	bl	8000bf8 <__aeabi_d2uiz>
 8004ddc:	4603      	mov	r3, r0
 8004dde:	81fb      	strh	r3, [r7, #14]
  if(compare>849){
 8004de0:	89fb      	ldrh	r3, [r7, #14]
 8004de2:	f240 3251 	movw	r2, #849	; 0x351
 8004de6:	4293      	cmp	r3, r2
 8004de8:	d902      	bls.n	8004df0 <Set_DutyTIM2+0x58>
    compare = 849;
 8004dea:	f240 3351 	movw	r3, #849	; 0x351
 8004dee:	81fb      	strh	r3, [r7, #14]
  }
  LL_TIM_OC_SetCompareCH2(TIM2,compare);
 8004df0:	89fb      	ldrh	r3, [r7, #14]
 8004df2:	4619      	mov	r1, r3
 8004df4:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8004df8:	f7ff fc5c 	bl	80046b4 <LL_TIM_OC_SetCompareCH2>
}
 8004dfc:	bf00      	nop
 8004dfe:	3710      	adds	r7, #16
 8004e00:	46bd      	mov	sp, r7
 8004e02:	bd80      	pop	{r7, pc}
 8004e04:	f3af 8000 	nop.w
 8004e08:	00000000 	.word	0x00000000
 8004e0c:	408a8800 	.word	0x408a8800
 8004e10:	408f4000 	.word	0x408f4000
 8004e14:	00000000 	.word	0x00000000

08004e18 <Set_DutyTIM3>:

void Set_DutyTIM3(uint16_t duty){
 8004e18:	b580      	push	{r7, lr}
 8004e1a:	b084      	sub	sp, #16
 8004e1c:	af00      	add	r7, sp, #0
 8004e1e:	4603      	mov	r3, r0
 8004e20:	80fb      	strh	r3, [r7, #6]
  uint16_t compare = (float)duty/1000.0*849.0;
 8004e22:	88fb      	ldrh	r3, [r7, #6]
 8004e24:	ee07 3a90 	vmov	s15, r3
 8004e28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004e2c:	ee17 0a90 	vmov	r0, s15
 8004e30:	f7fb fbb2 	bl	8000598 <__aeabi_f2d>
 8004e34:	f04f 0200 	mov.w	r2, #0
 8004e38:	4b15      	ldr	r3, [pc, #84]	; (8004e90 <Set_DutyTIM3+0x78>)
 8004e3a:	f7fb fd2f 	bl	800089c <__aeabi_ddiv>
 8004e3e:	4602      	mov	r2, r0
 8004e40:	460b      	mov	r3, r1
 8004e42:	4610      	mov	r0, r2
 8004e44:	4619      	mov	r1, r3
 8004e46:	a310      	add	r3, pc, #64	; (adr r3, 8004e88 <Set_DutyTIM3+0x70>)
 8004e48:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004e4c:	f7fb fbfc 	bl	8000648 <__aeabi_dmul>
 8004e50:	4602      	mov	r2, r0
 8004e52:	460b      	mov	r3, r1
 8004e54:	4610      	mov	r0, r2
 8004e56:	4619      	mov	r1, r3
 8004e58:	f7fb fece 	bl	8000bf8 <__aeabi_d2uiz>
 8004e5c:	4603      	mov	r3, r0
 8004e5e:	81fb      	strh	r3, [r7, #14]
  if(compare>849){
 8004e60:	89fb      	ldrh	r3, [r7, #14]
 8004e62:	f240 3251 	movw	r2, #849	; 0x351
 8004e66:	4293      	cmp	r3, r2
 8004e68:	d902      	bls.n	8004e70 <Set_DutyTIM3+0x58>
    compare = 849;
 8004e6a:	f240 3351 	movw	r3, #849	; 0x351
 8004e6e:	81fb      	strh	r3, [r7, #14]
  }
  LL_TIM_OC_SetCompareCH2(TIM3,compare);
 8004e70:	89fb      	ldrh	r3, [r7, #14]
 8004e72:	4619      	mov	r1, r3
 8004e74:	4807      	ldr	r0, [pc, #28]	; (8004e94 <Set_DutyTIM3+0x7c>)
 8004e76:	f7ff fc1d 	bl	80046b4 <LL_TIM_OC_SetCompareCH2>
}
 8004e7a:	bf00      	nop
 8004e7c:	3710      	adds	r7, #16
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	f3af 8000 	nop.w
 8004e88:	00000000 	.word	0x00000000
 8004e8c:	408a8800 	.word	0x408a8800
 8004e90:	408f4000 	.word	0x408f4000
 8004e94:	40000400 	.word	0x40000400

08004e98 <Set_DutyTIM8>:

void Disable_TIM8(void){
  LL_TIM_DisableCounter(TIM8);
}

void Set_DutyTIM8(uint16_t duty){
 8004e98:	b580      	push	{r7, lr}
 8004e9a:	b084      	sub	sp, #16
 8004e9c:	af00      	add	r7, sp, #0
 8004e9e:	4603      	mov	r3, r0
 8004ea0:	80fb      	strh	r3, [r7, #6]
  uint16_t compare = (float)duty/1000.0*849.0;
 8004ea2:	88fb      	ldrh	r3, [r7, #6]
 8004ea4:	ee07 3a90 	vmov	s15, r3
 8004ea8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004eac:	ee17 0a90 	vmov	r0, s15
 8004eb0:	f7fb fb72 	bl	8000598 <__aeabi_f2d>
 8004eb4:	f04f 0200 	mov.w	r2, #0
 8004eb8:	4b15      	ldr	r3, [pc, #84]	; (8004f10 <Set_DutyTIM8+0x78>)
 8004eba:	f7fb fcef 	bl	800089c <__aeabi_ddiv>
 8004ebe:	4602      	mov	r2, r0
 8004ec0:	460b      	mov	r3, r1
 8004ec2:	4610      	mov	r0, r2
 8004ec4:	4619      	mov	r1, r3
 8004ec6:	a310      	add	r3, pc, #64	; (adr r3, 8004f08 <Set_DutyTIM8+0x70>)
 8004ec8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ecc:	f7fb fbbc 	bl	8000648 <__aeabi_dmul>
 8004ed0:	4602      	mov	r2, r0
 8004ed2:	460b      	mov	r3, r1
 8004ed4:	4610      	mov	r0, r2
 8004ed6:	4619      	mov	r1, r3
 8004ed8:	f7fb fe8e 	bl	8000bf8 <__aeabi_d2uiz>
 8004edc:	4603      	mov	r3, r0
 8004ede:	81fb      	strh	r3, [r7, #14]
  if(compare>849){
 8004ee0:	89fb      	ldrh	r3, [r7, #14]
 8004ee2:	f240 3251 	movw	r2, #849	; 0x351
 8004ee6:	4293      	cmp	r3, r2
 8004ee8:	d902      	bls.n	8004ef0 <Set_DutyTIM8+0x58>
    compare = 849;
 8004eea:	f240 3351 	movw	r3, #849	; 0x351
 8004eee:	81fb      	strh	r3, [r7, #14]
  }
  LL_TIM_OC_SetCompareCH3(TIM8,compare);
 8004ef0:	89fb      	ldrh	r3, [r7, #14]
 8004ef2:	4619      	mov	r1, r3
 8004ef4:	4807      	ldr	r0, [pc, #28]	; (8004f14 <Set_DutyTIM8+0x7c>)
 8004ef6:	f7ff fbeb 	bl	80046d0 <LL_TIM_OC_SetCompareCH3>
}
 8004efa:	bf00      	nop
 8004efc:	3710      	adds	r7, #16
 8004efe:	46bd      	mov	sp, r7
 8004f00:	bd80      	pop	{r7, pc}
 8004f02:	bf00      	nop
 8004f04:	f3af 8000 	nop.w
 8004f08:	00000000 	.word	0x00000000
 8004f0c:	408a8800 	.word	0x408a8800
 8004f10:	408f4000 	.word	0x408f4000
 8004f14:	40013400 	.word	0x40013400

08004f18 <LL_DMA_SetDataTransferDirection>:
{
 8004f18:	b480      	push	{r7}
 8004f1a:	b087      	sub	sp, #28
 8004f1c:	af00      	add	r7, sp, #0
 8004f1e:	60f8      	str	r0, [r7, #12]
 8004f20:	60b9      	str	r1, [r7, #8]
 8004f22:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004f24:	68fb      	ldr	r3, [r7, #12]
 8004f26:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR,
 8004f28:	4a0e      	ldr	r2, [pc, #56]	; (8004f64 <LL_DMA_SetDataTransferDirection+0x4c>)
 8004f2a:	68bb      	ldr	r3, [r7, #8]
 8004f2c:	4413      	add	r3, r2
 8004f2e:	781b      	ldrb	r3, [r3, #0]
 8004f30:	461a      	mov	r2, r3
 8004f32:	697b      	ldr	r3, [r7, #20]
 8004f34:	4413      	add	r3, r2
 8004f36:	681b      	ldr	r3, [r3, #0]
 8004f38:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004f3c:	f023 0310 	bic.w	r3, r3, #16
 8004f40:	4908      	ldr	r1, [pc, #32]	; (8004f64 <LL_DMA_SetDataTransferDirection+0x4c>)
 8004f42:	68ba      	ldr	r2, [r7, #8]
 8004f44:	440a      	add	r2, r1
 8004f46:	7812      	ldrb	r2, [r2, #0]
 8004f48:	4611      	mov	r1, r2
 8004f4a:	697a      	ldr	r2, [r7, #20]
 8004f4c:	440a      	add	r2, r1
 8004f4e:	4611      	mov	r1, r2
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	4313      	orrs	r3, r2
 8004f54:	600b      	str	r3, [r1, #0]
}
 8004f56:	bf00      	nop
 8004f58:	371c      	adds	r7, #28
 8004f5a:	46bd      	mov	sp, r7
 8004f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f60:	4770      	bx	lr
 8004f62:	bf00      	nop
 8004f64:	08017fc4 	.word	0x08017fc4

08004f68 <LL_DMA_SetMode>:
{
 8004f68:	b480      	push	{r7}
 8004f6a:	b087      	sub	sp, #28
 8004f6c:	af00      	add	r7, sp, #0
 8004f6e:	60f8      	str	r0, [r7, #12]
 8004f70:	60b9      	str	r1, [r7, #8]
 8004f72:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004f74:	68fb      	ldr	r3, [r7, #12]
 8004f76:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_CIRC,
 8004f78:	4a0d      	ldr	r2, [pc, #52]	; (8004fb0 <LL_DMA_SetMode+0x48>)
 8004f7a:	68bb      	ldr	r3, [r7, #8]
 8004f7c:	4413      	add	r3, r2
 8004f7e:	781b      	ldrb	r3, [r3, #0]
 8004f80:	461a      	mov	r2, r3
 8004f82:	697b      	ldr	r3, [r7, #20]
 8004f84:	4413      	add	r3, r2
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	f023 0220 	bic.w	r2, r3, #32
 8004f8c:	4908      	ldr	r1, [pc, #32]	; (8004fb0 <LL_DMA_SetMode+0x48>)
 8004f8e:	68bb      	ldr	r3, [r7, #8]
 8004f90:	440b      	add	r3, r1
 8004f92:	781b      	ldrb	r3, [r3, #0]
 8004f94:	4619      	mov	r1, r3
 8004f96:	697b      	ldr	r3, [r7, #20]
 8004f98:	440b      	add	r3, r1
 8004f9a:	4619      	mov	r1, r3
 8004f9c:	687b      	ldr	r3, [r7, #4]
 8004f9e:	4313      	orrs	r3, r2
 8004fa0:	600b      	str	r3, [r1, #0]
}
 8004fa2:	bf00      	nop
 8004fa4:	371c      	adds	r7, #28
 8004fa6:	46bd      	mov	sp, r7
 8004fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fac:	4770      	bx	lr
 8004fae:	bf00      	nop
 8004fb0:	08017fc4 	.word	0x08017fc4

08004fb4 <LL_DMA_SetPeriphIncMode>:
{
 8004fb4:	b480      	push	{r7}
 8004fb6:	b087      	sub	sp, #28
 8004fb8:	af00      	add	r7, sp, #0
 8004fba:	60f8      	str	r0, [r7, #12]
 8004fbc:	60b9      	str	r1, [r7, #8]
 8004fbe:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8004fc0:	68fb      	ldr	r3, [r7, #12]
 8004fc2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PINC,
 8004fc4:	4a0d      	ldr	r2, [pc, #52]	; (8004ffc <LL_DMA_SetPeriphIncMode+0x48>)
 8004fc6:	68bb      	ldr	r3, [r7, #8]
 8004fc8:	4413      	add	r3, r2
 8004fca:	781b      	ldrb	r3, [r3, #0]
 8004fcc:	461a      	mov	r2, r3
 8004fce:	697b      	ldr	r3, [r7, #20]
 8004fd0:	4413      	add	r3, r2
 8004fd2:	681b      	ldr	r3, [r3, #0]
 8004fd4:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8004fd8:	4908      	ldr	r1, [pc, #32]	; (8004ffc <LL_DMA_SetPeriphIncMode+0x48>)
 8004fda:	68bb      	ldr	r3, [r7, #8]
 8004fdc:	440b      	add	r3, r1
 8004fde:	781b      	ldrb	r3, [r3, #0]
 8004fe0:	4619      	mov	r1, r3
 8004fe2:	697b      	ldr	r3, [r7, #20]
 8004fe4:	440b      	add	r3, r1
 8004fe6:	4619      	mov	r1, r3
 8004fe8:	687b      	ldr	r3, [r7, #4]
 8004fea:	4313      	orrs	r3, r2
 8004fec:	600b      	str	r3, [r1, #0]
}
 8004fee:	bf00      	nop
 8004ff0:	371c      	adds	r7, #28
 8004ff2:	46bd      	mov	sp, r7
 8004ff4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff8:	4770      	bx	lr
 8004ffa:	bf00      	nop
 8004ffc:	08017fc4 	.word	0x08017fc4

08005000 <LL_DMA_SetMemoryIncMode>:
{
 8005000:	b480      	push	{r7}
 8005002:	b087      	sub	sp, #28
 8005004:	af00      	add	r7, sp, #0
 8005006:	60f8      	str	r0, [r7, #12]
 8005008:	60b9      	str	r1, [r7, #8]
 800500a:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MINC,
 8005010:	4a0d      	ldr	r2, [pc, #52]	; (8005048 <LL_DMA_SetMemoryIncMode+0x48>)
 8005012:	68bb      	ldr	r3, [r7, #8]
 8005014:	4413      	add	r3, r2
 8005016:	781b      	ldrb	r3, [r3, #0]
 8005018:	461a      	mov	r2, r3
 800501a:	697b      	ldr	r3, [r7, #20]
 800501c:	4413      	add	r3, r2
 800501e:	681b      	ldr	r3, [r3, #0]
 8005020:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8005024:	4908      	ldr	r1, [pc, #32]	; (8005048 <LL_DMA_SetMemoryIncMode+0x48>)
 8005026:	68bb      	ldr	r3, [r7, #8]
 8005028:	440b      	add	r3, r1
 800502a:	781b      	ldrb	r3, [r3, #0]
 800502c:	4619      	mov	r1, r3
 800502e:	697b      	ldr	r3, [r7, #20]
 8005030:	440b      	add	r3, r1
 8005032:	4619      	mov	r1, r3
 8005034:	687b      	ldr	r3, [r7, #4]
 8005036:	4313      	orrs	r3, r2
 8005038:	600b      	str	r3, [r1, #0]
}
 800503a:	bf00      	nop
 800503c:	371c      	adds	r7, #28
 800503e:	46bd      	mov	sp, r7
 8005040:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005044:	4770      	bx	lr
 8005046:	bf00      	nop
 8005048:	08017fc4 	.word	0x08017fc4

0800504c <LL_DMA_SetPeriphSize>:
{
 800504c:	b480      	push	{r7}
 800504e:	b087      	sub	sp, #28
 8005050:	af00      	add	r7, sp, #0
 8005052:	60f8      	str	r0, [r7, #12]
 8005054:	60b9      	str	r1, [r7, #8]
 8005056:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 8005058:	68fb      	ldr	r3, [r7, #12]
 800505a:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PSIZE,
 800505c:	4a0d      	ldr	r2, [pc, #52]	; (8005094 <LL_DMA_SetPeriphSize+0x48>)
 800505e:	68bb      	ldr	r3, [r7, #8]
 8005060:	4413      	add	r3, r2
 8005062:	781b      	ldrb	r3, [r3, #0]
 8005064:	461a      	mov	r2, r3
 8005066:	697b      	ldr	r3, [r7, #20]
 8005068:	4413      	add	r3, r2
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8005070:	4908      	ldr	r1, [pc, #32]	; (8005094 <LL_DMA_SetPeriphSize+0x48>)
 8005072:	68bb      	ldr	r3, [r7, #8]
 8005074:	440b      	add	r3, r1
 8005076:	781b      	ldrb	r3, [r3, #0]
 8005078:	4619      	mov	r1, r3
 800507a:	697b      	ldr	r3, [r7, #20]
 800507c:	440b      	add	r3, r1
 800507e:	4619      	mov	r1, r3
 8005080:	687b      	ldr	r3, [r7, #4]
 8005082:	4313      	orrs	r3, r2
 8005084:	600b      	str	r3, [r1, #0]
}
 8005086:	bf00      	nop
 8005088:	371c      	adds	r7, #28
 800508a:	46bd      	mov	sp, r7
 800508c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005090:	4770      	bx	lr
 8005092:	bf00      	nop
 8005094:	08017fc4 	.word	0x08017fc4

08005098 <LL_DMA_SetMemorySize>:
{
 8005098:	b480      	push	{r7}
 800509a:	b087      	sub	sp, #28
 800509c:	af00      	add	r7, sp, #0
 800509e:	60f8      	str	r0, [r7, #12]
 80050a0:	60b9      	str	r1, [r7, #8]
 80050a2:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80050a4:	68fb      	ldr	r3, [r7, #12]
 80050a6:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_MSIZE,
 80050a8:	4a0d      	ldr	r2, [pc, #52]	; (80050e0 <LL_DMA_SetMemorySize+0x48>)
 80050aa:	68bb      	ldr	r3, [r7, #8]
 80050ac:	4413      	add	r3, r2
 80050ae:	781b      	ldrb	r3, [r3, #0]
 80050b0:	461a      	mov	r2, r3
 80050b2:	697b      	ldr	r3, [r7, #20]
 80050b4:	4413      	add	r3, r2
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 80050bc:	4908      	ldr	r1, [pc, #32]	; (80050e0 <LL_DMA_SetMemorySize+0x48>)
 80050be:	68bb      	ldr	r3, [r7, #8]
 80050c0:	440b      	add	r3, r1
 80050c2:	781b      	ldrb	r3, [r3, #0]
 80050c4:	4619      	mov	r1, r3
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	440b      	add	r3, r1
 80050ca:	4619      	mov	r1, r3
 80050cc:	687b      	ldr	r3, [r7, #4]
 80050ce:	4313      	orrs	r3, r2
 80050d0:	600b      	str	r3, [r1, #0]
}
 80050d2:	bf00      	nop
 80050d4:	371c      	adds	r7, #28
 80050d6:	46bd      	mov	sp, r7
 80050d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050dc:	4770      	bx	lr
 80050de:	bf00      	nop
 80050e0:	08017fc4 	.word	0x08017fc4

080050e4 <LL_DMA_SetChannelPriorityLevel>:
{
 80050e4:	b480      	push	{r7}
 80050e6:	b087      	sub	sp, #28
 80050e8:	af00      	add	r7, sp, #0
 80050ea:	60f8      	str	r0, [r7, #12]
 80050ec:	60b9      	str	r1, [r7, #8]
 80050ee:	607a      	str	r2, [r7, #4]
  uint32_t dma_base_addr = (uint32_t)DMAx;
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	617b      	str	r3, [r7, #20]
  MODIFY_REG(((DMA_Channel_TypeDef *)((uint32_t)(dma_base_addr + CHANNEL_OFFSET_TAB[Channel])))->CCR, DMA_CCR_PL,
 80050f4:	4a0d      	ldr	r2, [pc, #52]	; (800512c <LL_DMA_SetChannelPriorityLevel+0x48>)
 80050f6:	68bb      	ldr	r3, [r7, #8]
 80050f8:	4413      	add	r3, r2
 80050fa:	781b      	ldrb	r3, [r3, #0]
 80050fc:	461a      	mov	r2, r3
 80050fe:	697b      	ldr	r3, [r7, #20]
 8005100:	4413      	add	r3, r2
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8005108:	4908      	ldr	r1, [pc, #32]	; (800512c <LL_DMA_SetChannelPriorityLevel+0x48>)
 800510a:	68bb      	ldr	r3, [r7, #8]
 800510c:	440b      	add	r3, r1
 800510e:	781b      	ldrb	r3, [r3, #0]
 8005110:	4619      	mov	r1, r3
 8005112:	697b      	ldr	r3, [r7, #20]
 8005114:	440b      	add	r3, r1
 8005116:	4619      	mov	r1, r3
 8005118:	687b      	ldr	r3, [r7, #4]
 800511a:	4313      	orrs	r3, r2
 800511c:	600b      	str	r3, [r1, #0]
}
 800511e:	bf00      	nop
 8005120:	371c      	adds	r7, #28
 8005122:	46bd      	mov	sp, r7
 8005124:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005128:	4770      	bx	lr
 800512a:	bf00      	nop
 800512c:	08017fc4 	.word	0x08017fc4

08005130 <LL_DMA_SetPeriphRequest>:
{
 8005130:	b480      	push	{r7}
 8005132:	b087      	sub	sp, #28
 8005134:	af00      	add	r7, sp, #0
 8005136:	60f8      	str	r0, [r7, #12]
 8005138:	60b9      	str	r1, [r7, #8]
 800513a:	607a      	str	r2, [r7, #4]
  uint32_t dmamux_ccr_offset = ((((uint32_t)DMAx ^ (uint32_t)DMA1) >> 10U) * 8U);
 800513c:	68fb      	ldr	r3, [r7, #12]
 800513e:	0a9b      	lsrs	r3, r3, #10
 8005140:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8005144:	f083 0380 	eor.w	r3, r3, #128	; 0x80
 8005148:	00db      	lsls	r3, r3, #3
 800514a:	617b      	str	r3, [r7, #20]
  MODIFY_REG((DMAMUX1_Channel0 + Channel + dmamux_ccr_offset)->CCR, DMAMUX_CxCR_DMAREQ_ID, PeriphRequest);
 800514c:	68ba      	ldr	r2, [r7, #8]
 800514e:	697b      	ldr	r3, [r7, #20]
 8005150:	4413      	add	r3, r2
 8005152:	009b      	lsls	r3, r3, #2
 8005154:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 8005158:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 800515c:	681b      	ldr	r3, [r3, #0]
 800515e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8005162:	68ba      	ldr	r2, [r7, #8]
 8005164:	697b      	ldr	r3, [r7, #20]
 8005166:	4413      	add	r3, r2
 8005168:	009b      	lsls	r3, r3, #2
 800516a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800516e:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 8005172:	687a      	ldr	r2, [r7, #4]
 8005174:	430a      	orrs	r2, r1
 8005176:	601a      	str	r2, [r3, #0]
}
 8005178:	bf00      	nop
 800517a:	371c      	adds	r7, #28
 800517c:	46bd      	mov	sp, r7
 800517e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005182:	4770      	bx	lr

08005184 <LL_AHB2_GRP1_EnableClock>:
{
 8005184:	b480      	push	{r7}
 8005186:	b085      	sub	sp, #20
 8005188:	af00      	add	r7, sp, #0
 800518a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 800518c:	4b08      	ldr	r3, [pc, #32]	; (80051b0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800518e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005190:	4907      	ldr	r1, [pc, #28]	; (80051b0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 8005192:	687b      	ldr	r3, [r7, #4]
 8005194:	4313      	orrs	r3, r2
 8005196:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8005198:	4b05      	ldr	r3, [pc, #20]	; (80051b0 <LL_AHB2_GRP1_EnableClock+0x2c>)
 800519a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800519c:	687b      	ldr	r3, [r7, #4]
 800519e:	4013      	ands	r3, r2
 80051a0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80051a2:	68fb      	ldr	r3, [r7, #12]
}
 80051a4:	bf00      	nop
 80051a6:	3714      	adds	r7, #20
 80051a8:	46bd      	mov	sp, r7
 80051aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ae:	4770      	bx	lr
 80051b0:	40021000 	.word	0x40021000

080051b4 <LL_APB2_GRP1_EnableClock>:
{
 80051b4:	b480      	push	{r7}
 80051b6:	b085      	sub	sp, #20
 80051b8:	af00      	add	r7, sp, #0
 80051ba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80051bc:	4b08      	ldr	r3, [pc, #32]	; (80051e0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80051be:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80051c0:	4907      	ldr	r1, [pc, #28]	; (80051e0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80051c2:	687b      	ldr	r3, [r7, #4]
 80051c4:	4313      	orrs	r3, r2
 80051c6:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80051c8:	4b05      	ldr	r3, [pc, #20]	; (80051e0 <LL_APB2_GRP1_EnableClock+0x2c>)
 80051ca:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80051cc:	687b      	ldr	r3, [r7, #4]
 80051ce:	4013      	ands	r3, r2
 80051d0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80051d2:	68fb      	ldr	r3, [r7, #12]
}
 80051d4:	bf00      	nop
 80051d6:	3714      	adds	r7, #20
 80051d8:	46bd      	mov	sp, r7
 80051da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051de:	4770      	bx	lr
 80051e0:	40021000 	.word	0x40021000

080051e4 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 80051e4:	b480      	push	{r7}
 80051e6:	b083      	sub	sp, #12
 80051e8:	af00      	add	r7, sp, #0
 80051ea:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 80051ec:	687b      	ldr	r3, [r7, #4]
 80051ee:	681b      	ldr	r3, [r3, #0]
 80051f0:	f043 0201 	orr.w	r2, r3, #1
 80051f4:	687b      	ldr	r3, [r7, #4]
 80051f6:	601a      	str	r2, [r3, #0]
}
 80051f8:	bf00      	nop
 80051fa:	370c      	adds	r7, #12
 80051fc:	46bd      	mov	sp, r7
 80051fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005202:	4770      	bx	lr

08005204 <LL_USART_DisableFIFO>:
  * @rmtoll CR1          FIFOEN        LL_USART_DisableFIFO
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_DisableFIFO(USART_TypeDef *USARTx)
{
 8005204:	b480      	push	{r7}
 8005206:	b083      	sub	sp, #12
 8005208:	af00      	add	r7, sp, #0
 800520a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(USARTx->CR1, USART_CR1_FIFOEN);
 800520c:	687b      	ldr	r3, [r7, #4]
 800520e:	681b      	ldr	r3, [r3, #0]
 8005210:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 8005214:	687b      	ldr	r3, [r7, #4]
 8005216:	601a      	str	r2, [r3, #0]
}
 8005218:	bf00      	nop
 800521a:	370c      	adds	r7, #12
 800521c:	46bd      	mov	sp, r7
 800521e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005222:	4770      	bx	lr

08005224 <LL_USART_SetTXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetTXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 8005224:	b480      	push	{r7}
 8005226:	b083      	sub	sp, #12
 8005228:	af00      	add	r7, sp, #0
 800522a:	6078      	str	r0, [r7, #4]
 800522c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_TXFTCFG, Threshold << USART_CR3_TXFTCFG_Pos);
 800522e:	687b      	ldr	r3, [r7, #4]
 8005230:	689b      	ldr	r3, [r3, #8]
 8005232:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8005236:	683b      	ldr	r3, [r7, #0]
 8005238:	075b      	lsls	r3, r3, #29
 800523a:	431a      	orrs	r2, r3
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	609a      	str	r2, [r3, #8]
}
 8005240:	bf00      	nop
 8005242:	370c      	adds	r7, #12
 8005244:	46bd      	mov	sp, r7
 8005246:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524a:	4770      	bx	lr

0800524c <LL_USART_SetRXFIFOThreshold>:
  *         @arg @ref LL_USART_FIFOTHRESHOLD_7_8
  *         @arg @ref LL_USART_FIFOTHRESHOLD_8_8
  * @retval None
  */
__STATIC_INLINE void LL_USART_SetRXFIFOThreshold(USART_TypeDef *USARTx, uint32_t Threshold)
{
 800524c:	b480      	push	{r7}
 800524e:	b083      	sub	sp, #12
 8005250:	af00      	add	r7, sp, #0
 8005252:	6078      	str	r0, [r7, #4]
 8005254:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RXFTCFG, Threshold << USART_CR3_RXFTCFG_Pos);
 8005256:	687b      	ldr	r3, [r7, #4]
 8005258:	689b      	ldr	r3, [r3, #8]
 800525a:	f023 6260 	bic.w	r2, r3, #234881024	; 0xe000000
 800525e:	683b      	ldr	r3, [r7, #0]
 8005260:	065b      	lsls	r3, r3, #25
 8005262:	431a      	orrs	r2, r3
 8005264:	687b      	ldr	r3, [r7, #4]
 8005266:	609a      	str	r2, [r3, #8]
}
 8005268:	bf00      	nop
 800526a:	370c      	adds	r7, #12
 800526c:	46bd      	mov	sp, r7
 800526e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005272:	4770      	bx	lr

08005274 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8005274:	b480      	push	{r7}
 8005276:	b083      	sub	sp, #12
 8005278:	af00      	add	r7, sp, #0
 800527a:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.
  */
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	685b      	ldr	r3, [r3, #4]
 8005280:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8005284:	687b      	ldr	r3, [r7, #4]
 8005286:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	689b      	ldr	r3, [r3, #8]
 800528c:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 8005290:	687b      	ldr	r3, [r7, #4]
 8005292:	609a      	str	r2, [r3, #8]
}
 8005294:	bf00      	nop
 8005296:	370c      	adds	r7, #12
 8005298:	46bd      	mov	sp, r7
 800529a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800529e:	4770      	bx	lr

080052a0 <LL_USART_IsActiveFlag_TXE_TXFNF>:
  * @rmtoll ISR          TXE_TXFNF     LL_USART_IsActiveFlag_TXE_TXFNF
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE_TXFNF(USART_TypeDef *USARTx)
{
 80052a0:	b480      	push	{r7}
 80052a2:	b083      	sub	sp, #12
 80052a4:	af00      	add	r7, sp, #0
 80052a6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TXE_TXFNF) == (USART_ISR_TXE_TXFNF)) ? 1UL : 0UL);
 80052a8:	687b      	ldr	r3, [r7, #4]
 80052aa:	69db      	ldr	r3, [r3, #28]
 80052ac:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80052b0:	2b80      	cmp	r3, #128	; 0x80
 80052b2:	d101      	bne.n	80052b8 <LL_USART_IsActiveFlag_TXE_TXFNF+0x18>
 80052b4:	2301      	movs	r3, #1
 80052b6:	e000      	b.n	80052ba <LL_USART_IsActiveFlag_TXE_TXFNF+0x1a>
 80052b8:	2300      	movs	r3, #0
}
 80052ba:	4618      	mov	r0, r3
 80052bc:	370c      	adds	r7, #12
 80052be:	46bd      	mov	sp, r7
 80052c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c4:	4770      	bx	lr

080052c6 <LL_USART_IsActiveFlag_TEACK>:
  * @rmtoll ISR          TEACK         LL_USART_IsActiveFlag_TEACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TEACK(USART_TypeDef *USARTx)
{
 80052c6:	b480      	push	{r7}
 80052c8:	b083      	sub	sp, #12
 80052ca:	af00      	add	r7, sp, #0
 80052cc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_TEACK) == (USART_ISR_TEACK)) ? 1UL : 0UL);
 80052ce:	687b      	ldr	r3, [r7, #4]
 80052d0:	69db      	ldr	r3, [r3, #28]
 80052d2:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80052d6:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80052da:	d101      	bne.n	80052e0 <LL_USART_IsActiveFlag_TEACK+0x1a>
 80052dc:	2301      	movs	r3, #1
 80052de:	e000      	b.n	80052e2 <LL_USART_IsActiveFlag_TEACK+0x1c>
 80052e0:	2300      	movs	r3, #0
}
 80052e2:	4618      	mov	r0, r3
 80052e4:	370c      	adds	r7, #12
 80052e6:	46bd      	mov	sp, r7
 80052e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ec:	4770      	bx	lr

080052ee <LL_USART_IsActiveFlag_REACK>:
  * @rmtoll ISR          REACK         LL_USART_IsActiveFlag_REACK
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_REACK(USART_TypeDef *USARTx)
{
 80052ee:	b480      	push	{r7}
 80052f0:	b083      	sub	sp, #12
 80052f2:	af00      	add	r7, sp, #0
 80052f4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->ISR, USART_ISR_REACK) == (USART_ISR_REACK)) ? 1UL : 0UL);
 80052f6:	687b      	ldr	r3, [r7, #4]
 80052f8:	69db      	ldr	r3, [r3, #28]
 80052fa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80052fe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005302:	d101      	bne.n	8005308 <LL_USART_IsActiveFlag_REACK+0x1a>
 8005304:	2301      	movs	r3, #1
 8005306:	e000      	b.n	800530a <LL_USART_IsActiveFlag_REACK+0x1c>
 8005308:	2300      	movs	r3, #0
}
 800530a:	4618      	mov	r0, r3
 800530c:	370c      	adds	r7, #12
 800530e:	46bd      	mov	sp, r7
 8005310:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005314:	4770      	bx	lr

08005316 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8005316:	b480      	push	{r7}
 8005318:	b083      	sub	sp, #12
 800531a:	af00      	add	r7, sp, #0
 800531c:	6078      	str	r0, [r7, #4]
 800531e:	460b      	mov	r3, r1
 8005320:	70fb      	strb	r3, [r7, #3]
  USARTx->TDR = Value;
 8005322:	78fa      	ldrb	r2, [r7, #3]
 8005324:	687b      	ldr	r3, [r7, #4]
 8005326:	629a      	str	r2, [r3, #40]	; 0x28
}
 8005328:	bf00      	nop
 800532a:	370c      	adds	r7, #12
 800532c:	46bd      	mov	sp, r7
 800532e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005332:	4770      	bx	lr

08005334 <MX_USART1_UART_Init>:
/* USER CODE END 0 */

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 8005334:	b580      	push	{r7, lr}
 8005336:	b08e      	sub	sp, #56	; 0x38
 8005338:	af00      	add	r7, sp, #0
  LL_USART_InitTypeDef USART_InitStruct = {0};
 800533a:	f107 0318 	add.w	r3, r7, #24
 800533e:	2220      	movs	r2, #32
 8005340:	2100      	movs	r1, #0
 8005342:	4618      	mov	r0, r3
 8005344:	f00c fc7e 	bl	8011c44 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005348:	463b      	mov	r3, r7
 800534a:	2200      	movs	r2, #0
 800534c:	601a      	str	r2, [r3, #0]
 800534e:	605a      	str	r2, [r3, #4]
 8005350:	609a      	str	r2, [r3, #8]
 8005352:	60da      	str	r2, [r3, #12]
 8005354:	611a      	str	r2, [r3, #16]
 8005356:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_USART1);
 8005358:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800535c:	f7ff ff2a 	bl	80051b4 <LL_APB2_GRP1_EnableClock>

  LL_AHB2_GRP1_EnableClock(LL_AHB2_GRP1_PERIPH_GPIOA);
 8005360:	2001      	movs	r0, #1
 8005362:	f7ff ff0f 	bl	8005184 <LL_AHB2_GRP1_EnableClock>
  /**USART1 GPIO Configuration
  PA9   ------> USART1_TX
  PA10   ------> USART1_RX
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 8005366:	f44f 7300 	mov.w	r3, #512	; 0x200
 800536a:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800536c:	2302      	movs	r3, #2
 800536e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005370:	2300      	movs	r3, #0
 8005372:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8005374:	2300      	movs	r3, #0
 8005376:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8005378:	2300      	movs	r3, #0
 800537a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 800537c:	2307      	movs	r3, #7
 800537e:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005380:	463b      	mov	r3, r7
 8005382:	4619      	mov	r1, r3
 8005384:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8005388:	f00b f9ef 	bl	801076a <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_10;
 800538c:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8005390:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8005392:	2302      	movs	r3, #2
 8005394:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8005396:	2300      	movs	r3, #0
 8005398:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 800539a:	2300      	movs	r3, #0
 800539c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800539e:	2300      	movs	r3, #0
 80053a0:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 80053a2:	2307      	movs	r3, #7
 80053a4:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80053a6:	463b      	mov	r3, r7
 80053a8:	4619      	mov	r1, r3
 80053aa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80053ae:	f00b f9dc 	bl	801076a <LL_GPIO_Init>

  /* USART1 DMA Init */

  /* USART1_RX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_5, LL_DMAMUX_REQ_USART1_RX);
 80053b2:	2218      	movs	r2, #24
 80053b4:	2104      	movs	r1, #4
 80053b6:	4844      	ldr	r0, [pc, #272]	; (80054c8 <MX_USART1_UART_Init+0x194>)
 80053b8:	f7ff feba 	bl	8005130 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_5, LL_DMA_DIRECTION_PERIPH_TO_MEMORY);
 80053bc:	2200      	movs	r2, #0
 80053be:	2104      	movs	r1, #4
 80053c0:	4841      	ldr	r0, [pc, #260]	; (80054c8 <MX_USART1_UART_Init+0x194>)
 80053c2:	f7ff fda9 	bl	8004f18 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PRIORITY_LOW);
 80053c6:	2200      	movs	r2, #0
 80053c8:	2104      	movs	r1, #4
 80053ca:	483f      	ldr	r0, [pc, #252]	; (80054c8 <MX_USART1_UART_Init+0x194>)
 80053cc:	f7ff fe8a 	bl	80050e4 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MODE_NORMAL);
 80053d0:	2200      	movs	r2, #0
 80053d2:	2104      	movs	r1, #4
 80053d4:	483c      	ldr	r0, [pc, #240]	; (80054c8 <MX_USART1_UART_Init+0x194>)
 80053d6:	f7ff fdc7 	bl	8004f68 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PERIPH_NOINCREMENT);
 80053da:	2200      	movs	r2, #0
 80053dc:	2104      	movs	r1, #4
 80053de:	483a      	ldr	r0, [pc, #232]	; (80054c8 <MX_USART1_UART_Init+0x194>)
 80053e0:	f7ff fde8 	bl	8004fb4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MEMORY_INCREMENT);
 80053e4:	2280      	movs	r2, #128	; 0x80
 80053e6:	2104      	movs	r1, #4
 80053e8:	4837      	ldr	r0, [pc, #220]	; (80054c8 <MX_USART1_UART_Init+0x194>)
 80053ea:	f7ff fe09 	bl	8005000 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_5, LL_DMA_PDATAALIGN_BYTE);
 80053ee:	2200      	movs	r2, #0
 80053f0:	2104      	movs	r1, #4
 80053f2:	4835      	ldr	r0, [pc, #212]	; (80054c8 <MX_USART1_UART_Init+0x194>)
 80053f4:	f7ff fe2a 	bl	800504c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_5, LL_DMA_MDATAALIGN_BYTE);
 80053f8:	2200      	movs	r2, #0
 80053fa:	2104      	movs	r1, #4
 80053fc:	4832      	ldr	r0, [pc, #200]	; (80054c8 <MX_USART1_UART_Init+0x194>)
 80053fe:	f7ff fe4b 	bl	8005098 <LL_DMA_SetMemorySize>

  /* USART1_TX Init */
  LL_DMA_SetPeriphRequest(DMA1, LL_DMA_CHANNEL_6, LL_DMAMUX_REQ_USART1_TX);
 8005402:	2219      	movs	r2, #25
 8005404:	2105      	movs	r1, #5
 8005406:	4830      	ldr	r0, [pc, #192]	; (80054c8 <MX_USART1_UART_Init+0x194>)
 8005408:	f7ff fe92 	bl	8005130 <LL_DMA_SetPeriphRequest>

  LL_DMA_SetDataTransferDirection(DMA1, LL_DMA_CHANNEL_6, LL_DMA_DIRECTION_MEMORY_TO_PERIPH);
 800540c:	2210      	movs	r2, #16
 800540e:	2105      	movs	r1, #5
 8005410:	482d      	ldr	r0, [pc, #180]	; (80054c8 <MX_USART1_UART_Init+0x194>)
 8005412:	f7ff fd81 	bl	8004f18 <LL_DMA_SetDataTransferDirection>

  LL_DMA_SetChannelPriorityLevel(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PRIORITY_LOW);
 8005416:	2200      	movs	r2, #0
 8005418:	2105      	movs	r1, #5
 800541a:	482b      	ldr	r0, [pc, #172]	; (80054c8 <MX_USART1_UART_Init+0x194>)
 800541c:	f7ff fe62 	bl	80050e4 <LL_DMA_SetChannelPriorityLevel>

  LL_DMA_SetMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MODE_NORMAL);
 8005420:	2200      	movs	r2, #0
 8005422:	2105      	movs	r1, #5
 8005424:	4828      	ldr	r0, [pc, #160]	; (80054c8 <MX_USART1_UART_Init+0x194>)
 8005426:	f7ff fd9f 	bl	8004f68 <LL_DMA_SetMode>

  LL_DMA_SetPeriphIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PERIPH_NOINCREMENT);
 800542a:	2200      	movs	r2, #0
 800542c:	2105      	movs	r1, #5
 800542e:	4826      	ldr	r0, [pc, #152]	; (80054c8 <MX_USART1_UART_Init+0x194>)
 8005430:	f7ff fdc0 	bl	8004fb4 <LL_DMA_SetPeriphIncMode>

  LL_DMA_SetMemoryIncMode(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MEMORY_INCREMENT);
 8005434:	2280      	movs	r2, #128	; 0x80
 8005436:	2105      	movs	r1, #5
 8005438:	4823      	ldr	r0, [pc, #140]	; (80054c8 <MX_USART1_UART_Init+0x194>)
 800543a:	f7ff fde1 	bl	8005000 <LL_DMA_SetMemoryIncMode>

  LL_DMA_SetPeriphSize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_PDATAALIGN_BYTE);
 800543e:	2200      	movs	r2, #0
 8005440:	2105      	movs	r1, #5
 8005442:	4821      	ldr	r0, [pc, #132]	; (80054c8 <MX_USART1_UART_Init+0x194>)
 8005444:	f7ff fe02 	bl	800504c <LL_DMA_SetPeriphSize>

  LL_DMA_SetMemorySize(DMA1, LL_DMA_CHANNEL_6, LL_DMA_MDATAALIGN_BYTE);
 8005448:	2200      	movs	r2, #0
 800544a:	2105      	movs	r1, #5
 800544c:	481e      	ldr	r0, [pc, #120]	; (80054c8 <MX_USART1_UART_Init+0x194>)
 800544e:	f7ff fe23 	bl	8005098 <LL_DMA_SetMemorySize>

  USART_InitStruct.PrescalerValue = LL_USART_PRESCALER_DIV1;
 8005452:	2300      	movs	r3, #0
 8005454:	61bb      	str	r3, [r7, #24]
  USART_InitStruct.BaudRate = 115200;
 8005456:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 800545a:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 800545c:	2300      	movs	r3, #0
 800545e:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8005460:	2300      	movs	r3, #0
 8005462:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8005464:	2300      	movs	r3, #0
 8005466:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8005468:	230c      	movs	r3, #12
 800546a:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 800546c:	2300      	movs	r3, #0
 800546e:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8005470:	2300      	movs	r3, #0
 8005472:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART1, &USART_InitStruct);
 8005474:	f107 0318 	add.w	r3, r7, #24
 8005478:	4619      	mov	r1, r3
 800547a:	4814      	ldr	r0, [pc, #80]	; (80054cc <MX_USART1_UART_Init+0x198>)
 800547c:	f00c fac4 	bl	8011a08 <LL_USART_Init>
  LL_USART_SetTXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 8005480:	2100      	movs	r1, #0
 8005482:	4812      	ldr	r0, [pc, #72]	; (80054cc <MX_USART1_UART_Init+0x198>)
 8005484:	f7ff fece 	bl	8005224 <LL_USART_SetTXFIFOThreshold>
  LL_USART_SetRXFIFOThreshold(USART1, LL_USART_FIFOTHRESHOLD_1_8);
 8005488:	2100      	movs	r1, #0
 800548a:	4810      	ldr	r0, [pc, #64]	; (80054cc <MX_USART1_UART_Init+0x198>)
 800548c:	f7ff fede 	bl	800524c <LL_USART_SetRXFIFOThreshold>
  LL_USART_DisableFIFO(USART1);
 8005490:	480e      	ldr	r0, [pc, #56]	; (80054cc <MX_USART1_UART_Init+0x198>)
 8005492:	f7ff feb7 	bl	8005204 <LL_USART_DisableFIFO>
  LL_USART_ConfigAsyncMode(USART1);
 8005496:	480d      	ldr	r0, [pc, #52]	; (80054cc <MX_USART1_UART_Init+0x198>)
 8005498:	f7ff feec 	bl	8005274 <LL_USART_ConfigAsyncMode>

  /* USER CODE BEGIN WKUPType USART1 */

  /* USER CODE END WKUPType USART1 */

  LL_USART_Enable(USART1);
 800549c:	480b      	ldr	r0, [pc, #44]	; (80054cc <MX_USART1_UART_Init+0x198>)
 800549e:	f7ff fea1 	bl	80051e4 <LL_USART_Enable>

  /* Polling USART1 initialisation */
  while((!(LL_USART_IsActiveFlag_TEACK(USART1))) || (!(LL_USART_IsActiveFlag_REACK(USART1))))
 80054a2:	bf00      	nop
 80054a4:	4809      	ldr	r0, [pc, #36]	; (80054cc <MX_USART1_UART_Init+0x198>)
 80054a6:	f7ff ff0e 	bl	80052c6 <LL_USART_IsActiveFlag_TEACK>
 80054aa:	4603      	mov	r3, r0
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d0f9      	beq.n	80054a4 <MX_USART1_UART_Init+0x170>
 80054b0:	4806      	ldr	r0, [pc, #24]	; (80054cc <MX_USART1_UART_Init+0x198>)
 80054b2:	f7ff ff1c 	bl	80052ee <LL_USART_IsActiveFlag_REACK>
 80054b6:	4603      	mov	r3, r0
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	d0f3      	beq.n	80054a4 <MX_USART1_UART_Init+0x170>
  {
  }

}
 80054bc:	bf00      	nop
 80054be:	bf00      	nop
 80054c0:	3738      	adds	r7, #56	; 0x38
 80054c2:	46bd      	mov	sp, r7
 80054c4:	bd80      	pop	{r7, pc}
 80054c6:	bf00      	nop
 80054c8:	40020000 	.word	0x40020000
 80054cc:	40013800 	.word	0x40013800

080054d0 <Communication_Initialize>:

/* USER CODE BEGIN 1 */
void Communication_Initialize(void)
{
 80054d0:	b580      	push	{r7, lr}
 80054d2:	af00      	add	r7, sp, #0
    setbuf(stdout,NULL);
 80054d4:	4b04      	ldr	r3, [pc, #16]	; (80054e8 <Communication_Initialize+0x18>)
 80054d6:	681b      	ldr	r3, [r3, #0]
 80054d8:	689b      	ldr	r3, [r3, #8]
 80054da:	2100      	movs	r1, #0
 80054dc:	4618      	mov	r0, r3
 80054de:	f00d fad7 	bl	8012a90 <setbuf>
}
 80054e2:	bf00      	nop
 80054e4:	bd80      	pop	{r7, pc}
 80054e6:	bf00      	nop
 80054e8:	20000020 	.word	0x20000020

080054ec <USART_TransmitByte>:

void USART_TransmitByte(uint8_t ch){
 80054ec:	b580      	push	{r7, lr}
 80054ee:	b082      	sub	sp, #8
 80054f0:	af00      	add	r7, sp, #0
 80054f2:	4603      	mov	r3, r0
 80054f4:	71fb      	strb	r3, [r7, #7]
	LL_USART_TransmitData8(USART1,ch);
 80054f6:	79fb      	ldrb	r3, [r7, #7]
 80054f8:	4619      	mov	r1, r3
 80054fa:	4807      	ldr	r0, [pc, #28]	; (8005518 <USART_TransmitByte+0x2c>)
 80054fc:	f7ff ff0b 	bl	8005316 <LL_USART_TransmitData8>
	while(LL_USART_IsActiveFlag_TXE(USART1)==0);
 8005500:	bf00      	nop
 8005502:	4805      	ldr	r0, [pc, #20]	; (8005518 <USART_TransmitByte+0x2c>)
 8005504:	f7ff fecc 	bl	80052a0 <LL_USART_IsActiveFlag_TXE_TXFNF>
 8005508:	4603      	mov	r3, r0
 800550a:	2b00      	cmp	r3, #0
 800550c:	d0f9      	beq.n	8005502 <USART_TransmitByte+0x16>
}
 800550e:	bf00      	nop
 8005510:	bf00      	nop
 8005512:	3708      	adds	r7, #8
 8005514:	46bd      	mov	sp, r7
 8005516:	bd80      	pop	{r7, pc}
 8005518:	40013800 	.word	0x40013800

0800551c <Get_NowSpeed>:
float  			f_ErrChkAngle; 			  // ????
bool   			bl_ErrChk; 				  // ?????????FALSE???????????TRUE????????????
bool			bl_failsafe		= FALSE;	// ?????????????TRUE???????????FALSE????????????


float Get_NowSpeed(void){
 800551c:	b480      	push	{r7}
 800551e:	af00      	add	r7, sp, #0
	return f_NowSpeed;
 8005520:	4b04      	ldr	r3, [pc, #16]	; (8005534 <Get_NowSpeed+0x18>)
 8005522:	681b      	ldr	r3, [r3, #0]
 8005524:	ee07 3a90 	vmov	s15, r3
}
 8005528:	eeb0 0a67 	vmov.f32	s0, s15
 800552c:	46bd      	mov	sp, r7
 800552e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005532:	4770      	bx	lr
 8005534:	20000230 	.word	0x20000230

08005538 <Get_NowDist>:

float Get_NowDist(void){
 8005538:	b480      	push	{r7}
 800553a:	af00      	add	r7, sp, #0
	return f_NowDist;
 800553c:	4b04      	ldr	r3, [pc, #16]	; (8005550 <Get_NowDist+0x18>)
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	ee07 3a90 	vmov	s15, r3
}
 8005544:	eeb0 0a67 	vmov.f32	s0, s15
 8005548:	46bd      	mov	sp, r7
 800554a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800554e:	4770      	bx	lr
 8005550:	20000254 	.word	0x20000254

08005554 <Get_TrgtDist>:

float Get_TrgtDist(void){
 8005554:	b480      	push	{r7}
 8005556:	af00      	add	r7, sp, #0
	return f_TrgtDist;
 8005558:	4b04      	ldr	r3, [pc, #16]	; (800556c <Get_TrgtDist+0x18>)
 800555a:	681b      	ldr	r3, [r3, #0]
 800555c:	ee07 3a90 	vmov	s15, r3
}
 8005560:	eeb0 0a67 	vmov.f32	s0, s15
 8005564:	46bd      	mov	sp, r7
 8005566:	f85d 7b04 	ldr.w	r7, [sp], #4
 800556a:	4770      	bx	lr
 800556c:	20000250 	.word	0x20000250

08005570 <Get_TrgtSpeed>:

float Get_TrgtSpeed(void){
 8005570:	b480      	push	{r7}
 8005572:	af00      	add	r7, sp, #0
	return f_TrgtSpeed;
 8005574:	4b04      	ldr	r3, [pc, #16]	; (8005588 <Get_TrgtSpeed+0x18>)
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	ee07 3a90 	vmov	s15, r3
}
 800557c:	eeb0 0a67 	vmov.f32	s0, s15
 8005580:	46bd      	mov	sp, r7
 8005582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005586:	4770      	bx	lr
 8005588:	20000234 	.word	0x20000234

0800558c <Set_TrgtSpeed>:

void Set_TrgtSpeed(float speed){
 800558c:	b480      	push	{r7}
 800558e:	b083      	sub	sp, #12
 8005590:	af00      	add	r7, sp, #0
 8005592:	ed87 0a01 	vstr	s0, [r7, #4]
	f_TrgtSpeed = speed;
 8005596:	4a04      	ldr	r2, [pc, #16]	; (80055a8 <Set_TrgtSpeed+0x1c>)
 8005598:	687b      	ldr	r3, [r7, #4]
 800559a:	6013      	str	r3, [r2, #0]
}
 800559c:	bf00      	nop
 800559e:	370c      	adds	r7, #12
 80055a0:	46bd      	mov	sp, r7
 80055a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a6:	4770      	bx	lr
 80055a8:	20000234 	.word	0x20000234

080055ac <Get_NowAngle>:

float Get_NowAngle(void){
 80055ac:	b480      	push	{r7}
 80055ae:	af00      	add	r7, sp, #0
	return f_NowAngle;
 80055b0:	4b04      	ldr	r3, [pc, #16]	; (80055c4 <Get_NowAngle+0x18>)
 80055b2:	681b      	ldr	r3, [r3, #0]
 80055b4:	ee07 3a90 	vmov	s15, r3
}
 80055b8:	eeb0 0a67 	vmov.f32	s0, s15
 80055bc:	46bd      	mov	sp, r7
 80055be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c2:	4770      	bx	lr
 80055c4:	20000284 	.word	0x20000284

080055c8 <Get_TrgtAngle>:

float Get_TrgtAngle(void){
 80055c8:	b480      	push	{r7}
 80055ca:	af00      	add	r7, sp, #0
	return f_TrgtAngle;
 80055cc:	4b04      	ldr	r3, [pc, #16]	; (80055e0 <Get_TrgtAngle+0x18>)
 80055ce:	681b      	ldr	r3, [r3, #0]
 80055d0:	ee07 3a90 	vmov	s15, r3
}
 80055d4:	eeb0 0a67 	vmov.f32	s0, s15
 80055d8:	46bd      	mov	sp, r7
 80055da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055de:	4770      	bx	lr
 80055e0:	20000288 	.word	0x20000288

080055e4 <Get_TrgtAngleS>:

float Get_TrgtAngleS(void){
 80055e4:	b480      	push	{r7}
 80055e6:	af00      	add	r7, sp, #0
	return f_TrgtAngleS;
 80055e8:	4b04      	ldr	r3, [pc, #16]	; (80055fc <Get_TrgtAngleS+0x18>)
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	ee07 3a90 	vmov	s15, r3
}
 80055f0:	eeb0 0a67 	vmov.f32	s0, s15
 80055f4:	46bd      	mov	sp, r7
 80055f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fa:	4770      	bx	lr
 80055fc:	20000270 	.word	0x20000270

08005600 <INTC_sys>:

void INTC_sys(void)
{
 8005600:	b580      	push	{r7, lr}
 8005602:	af00      	add	r7, sp, #0
	Msec_in++;					// msec
 8005604:	4b14      	ldr	r3, [pc, #80]	; (8005658 <INTC_sys+0x58>)
 8005606:	881b      	ldrh	r3, [r3, #0]
 8005608:	b29b      	uxth	r3, r3
 800560a:	3301      	adds	r3, #1
 800560c:	b29a      	uxth	r2, r3
 800560e:	4b12      	ldr	r3, [pc, #72]	; (8005658 <INTC_sys+0x58>)
 8005610:	801a      	strh	r2, [r3, #0]
	if( Msec_in > 999 ){		// msec ???? sec
 8005612:	4b11      	ldr	r3, [pc, #68]	; (8005658 <INTC_sys+0x58>)
 8005614:	881b      	ldrh	r3, [r3, #0]
 8005616:	b29b      	uxth	r3, r3
 8005618:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 800561c:	d309      	bcc.n	8005632 <INTC_sys+0x32>
		Msec_in  = 0;
 800561e:	4b0e      	ldr	r3, [pc, #56]	; (8005658 <INTC_sys+0x58>)
 8005620:	2200      	movs	r2, #0
 8005622:	801a      	strh	r2, [r3, #0]
		Sec_in++;
 8005624:	4b0d      	ldr	r3, [pc, #52]	; (800565c <INTC_sys+0x5c>)
 8005626:	781b      	ldrb	r3, [r3, #0]
 8005628:	b2db      	uxtb	r3, r3
 800562a:	3301      	adds	r3, #1
 800562c:	b2da      	uxtb	r2, r3
 800562e:	4b0b      	ldr	r3, [pc, #44]	; (800565c <INTC_sys+0x5c>)
 8005630:	701a      	strb	r2, [r3, #0]
	}
	if( Sec_in > 59 ){			// sec ???? min
 8005632:	4b0a      	ldr	r3, [pc, #40]	; (800565c <INTC_sys+0x5c>)
 8005634:	781b      	ldrb	r3, [r3, #0]
 8005636:	b2db      	uxtb	r3, r3
 8005638:	2b3b      	cmp	r3, #59	; 0x3b
 800563a:	d909      	bls.n	8005650 <INTC_sys+0x50>
		Sec_in = 0;
 800563c:	4b07      	ldr	r3, [pc, #28]	; (800565c <INTC_sys+0x5c>)
 800563e:	2200      	movs	r2, #0
 8005640:	701a      	strb	r2, [r3, #0]
		Min_in++;
 8005642:	4b07      	ldr	r3, [pc, #28]	; (8005660 <INTC_sys+0x60>)
 8005644:	781b      	ldrb	r3, [r3, #0]
 8005646:	b2db      	uxtb	r3, r3
 8005648:	3301      	adds	r3, #1
 800564a:	b2da      	uxtb	r2, r3
 800564c:	4b04      	ldr	r3, [pc, #16]	; (8005660 <INTC_sys+0x60>)
 800564e:	701a      	strb	r2, [r3, #0]
	}

	CTRL_pol();
 8005650:	f001 fbd2 	bl	8006df8 <CTRL_pol>
}
 8005654:	bf00      	nop
 8005656:	bd80      	pop	{r7, pc}
 8005658:	200006fc 	.word	0x200006fc
 800565c:	200002d0 	.word	0x200002d0
 8005660:	200002c8 	.word	0x200002c8

08005664 <CTRL_sta>:

void CTRL_sta( void )
{
 8005664:	b480      	push	{r7}
 8005666:	af00      	add	r7, sp, #0
	uc_CtrlFlag = TRUE;
 8005668:	4b03      	ldr	r3, [pc, #12]	; (8005678 <CTRL_sta+0x14>)
 800566a:	2201      	movs	r2, #1
 800566c:	701a      	strb	r2, [r3, #0]
}
 800566e:	bf00      	nop
 8005670:	46bd      	mov	sp, r7
 8005672:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005676:	4770      	bx	lr
 8005678:	2000021c 	.word	0x2000021c

0800567c <CTRL_stop>:

void CTRL_stop( void )
{
 800567c:	b580      	push	{r7, lr}
 800567e:	af00      	add	r7, sp, #0
	uc_CtrlFlag = FALSE;
 8005680:	4b05      	ldr	r3, [pc, #20]	; (8005698 <CTRL_stop+0x1c>)
 8005682:	2200      	movs	r2, #0
 8005684:	701a      	strb	r2, [r3, #0]
	DCM_brakeMot( DCM_R );		// 
 8005686:	2000      	movs	r0, #0
 8005688:	f002 fa10 	bl	8007aac <DCM_brakeMot>
	DCM_brakeMot( DCM_L );		// 
 800568c:	2001      	movs	r0, #1
 800568e:	f002 fa0d 	bl	8007aac <DCM_brakeMot>
}
 8005692:	bf00      	nop
 8005694:	bd80      	pop	{r7, pc}
 8005696:	bf00      	nop
 8005698:	2000021c 	.word	0x2000021c

0800569c <CTRL_clrData>:

void CTRL_clrData( void )
{
 800569c:	b480      	push	{r7}
 800569e:	af00      	add	r7, sp, #0
	f_NowAngle		= 0;						// []   					?????1[msec]?
	s_GyroVal		= 0;						// 
	f_GyroNowAngle	= 0;							// 
*/
	/*  */
	f_TrgtSpeed		= 0;						// []    [m/s]			?????1[msec]?
 80056a0:	4b18      	ldr	r3, [pc, #96]	; (8005704 <CTRL_clrData+0x68>)
 80056a2:	f04f 0200 	mov.w	r2, #0
 80056a6:	601a      	str	r2, [r3, #0]
	f_TrgtDist 		= 0;						// []   				?????1[msec]?
 80056a8:	4b17      	ldr	r3, [pc, #92]	; (8005708 <CTRL_clrData+0x6c>)
 80056aa:	f04f 0200 	mov.w	r2, #0
 80056ae:	601a      	str	r2, [r3, #0]
	f_TrgtAngleS	= 0;							// []  [rad/s]			?????1[msec]?
 80056b0:	4b16      	ldr	r3, [pc, #88]	; (800570c <CTRL_clrData+0x70>)
 80056b2:	f04f 0200 	mov.w	r2, #0
 80056b6:	601a      	str	r2, [r3, #0]
	f_TrgtAngle		= 0;						// []   					?????1[msec]?
 80056b8:	4b15      	ldr	r3, [pc, #84]	; (8005710 <CTRL_clrData+0x74>)
 80056ba:	f04f 0200 	mov.w	r2, #0
 80056be:	601a      	str	r2, [r3, #0]

	/* ???? */
	f_SpeedErrSum	= 0;
 80056c0:	4b14      	ldr	r3, [pc, #80]	; (8005714 <CTRL_clrData+0x78>)
 80056c2:	f04f 0200 	mov.w	r2, #0
 80056c6:	601a      	str	r2, [r3, #0]
	f_DistErrSum 	= 0;						// []   ??????			?????1[msec]?
 80056c8:	4b13      	ldr	r3, [pc, #76]	; (8005718 <CTRL_clrData+0x7c>)
 80056ca:	f04f 0200 	mov.w	r2, #0
 80056ce:	601a      	str	r2, [r3, #0]
	f_AngleSErrSum	= 0;
 80056d0:	4b12      	ldr	r3, [pc, #72]	; (800571c <CTRL_clrData+0x80>)
 80056d2:	f04f 0200 	mov.w	r2, #0
 80056d6:	601a      	str	r2, [r3, #0]
	f_AngleErrSum 	= 0;						// []   ??????			?????1[msec]?
 80056d8:	4b11      	ldr	r3, [pc, #68]	; (8005720 <CTRL_clrData+0x84>)
 80056da:	f04f 0200 	mov.w	r2, #0
 80056de:	601a      	str	r2, [r3, #0]
	f_ErrSpeedBuf	= 0;
 80056e0:	4b10      	ldr	r3, [pc, #64]	; (8005724 <CTRL_clrData+0x88>)
 80056e2:	f04f 0200 	mov.w	r2, #0
 80056e6:	601a      	str	r2, [r3, #0]
	f_ErrDistBuf	= 0;						// []     		?????1[msec]?
 80056e8:	4b0f      	ldr	r3, [pc, #60]	; (8005728 <CTRL_clrData+0x8c>)
 80056ea:	f04f 0200 	mov.w	r2, #0
 80056ee:	601a      	str	r2, [r3, #0]
	f_ErrAngleSBuf  = 0;
 80056f0:	4b0e      	ldr	r3, [pc, #56]	; (800572c <CTRL_clrData+0x90>)
 80056f2:	f04f 0200 	mov.w	r2, #0
 80056f6:	601a      	str	r2, [r3, #0]
}
 80056f8:	bf00      	nop
 80056fa:	46bd      	mov	sp, r7
 80056fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005700:	4770      	bx	lr
 8005702:	bf00      	nop
 8005704:	20000234 	.word	0x20000234
 8005708:	20000250 	.word	0x20000250
 800570c:	20000270 	.word	0x20000270
 8005710:	20000288 	.word	0x20000288
 8005714:	2000023c 	.word	0x2000023c
 8005718:	20000260 	.word	0x20000260
 800571c:	20000278 	.word	0x20000278
 8005720:	2000028c 	.word	0x2000028c
 8005724:	20000238 	.word	0x20000238
 8005728:	20000294 	.word	0x20000294
 800572c:	20000274 	.word	0x20000274

08005730 <CTRL_clrNowData>:

void CTRL_clrNowData(void)
{
 8005730:	b580      	push	{r7, lr}
 8005732:	af00      	add	r7, sp, #0
	ENC_setref();
 8005734:	f002 fb68 	bl	8007e08 <ENC_setref>
	l_CntR			= 0;						// 
 8005738:	4b11      	ldr	r3, [pc, #68]	; (8005780 <CTRL_clrNowData+0x50>)
 800573a:	2200      	movs	r2, #0
 800573c:	601a      	str	r2, [r3, #0]
	l_CntL			= 0;						// 
 800573e:	4b11      	ldr	r3, [pc, #68]	; (8005784 <CTRL_clrNowData+0x54>)
 8005740:	2200      	movs	r2, #0
 8005742:	601a      	str	r2, [r3, #0]

	/*  */
	f_NowDist 		= 0;						// ????????
 8005744:	4b10      	ldr	r3, [pc, #64]	; (8005788 <CTRL_clrNowData+0x58>)
 8005746:	f04f 0200 	mov.w	r2, #0
 800574a:	601a      	str	r2, [r3, #0]
	f_NowDistR 		= 0;
 800574c:	4b0f      	ldr	r3, [pc, #60]	; (800578c <CTRL_clrNowData+0x5c>)
 800574e:	f04f 0200 	mov.w	r2, #0
 8005752:	601a      	str	r2, [r3, #0]
	f_NowDistL 		= 0;
 8005754:	4b0e      	ldr	r3, [pc, #56]	; (8005790 <CTRL_clrNowData+0x60>)
 8005756:	f04f 0200 	mov.w	r2, #0
 800575a:	601a      	str	r2, [r3, #0]
	f_NowSpeed		= 0;						// []    [m/s]			?????1[msec]?
 800575c:	4b0d      	ldr	r3, [pc, #52]	; (8005794 <CTRL_clrNowData+0x64>)
 800575e:	f04f 0200 	mov.w	r2, #0
 8005762:	601a      	str	r2, [r3, #0]
	f_NowAngle		= 0;						// []   					?????1[msec]?
 8005764:	4b0c      	ldr	r3, [pc, #48]	; (8005798 <CTRL_clrNowData+0x68>)
 8005766:	f04f 0200 	mov.w	r2, #0
 800576a:	601a      	str	r2, [r3, #0]
	s_GyroVal		= 0;						// 
 800576c:	4b0b      	ldr	r3, [pc, #44]	; (800579c <CTRL_clrNowData+0x6c>)
 800576e:	2200      	movs	r2, #0
 8005770:	801a      	strh	r2, [r3, #0]
	f_GyroNowAngle	= 0;							// 
 8005772:	4b0b      	ldr	r3, [pc, #44]	; (80057a0 <CTRL_clrNowData+0x70>)
 8005774:	f04f 0200 	mov.w	r2, #0
 8005778:	601a      	str	r2, [r3, #0]
}
 800577a:	bf00      	nop
 800577c:	bd80      	pop	{r7, pc}
 800577e:	bf00      	nop
 8005780:	20000fb8 	.word	0x20000fb8
 8005784:	20000fb4 	.word	0x20000fb4
 8005788:	20000254 	.word	0x20000254
 800578c:	20000258 	.word	0x20000258
 8005790:	2000025c 	.word	0x2000025c
 8005794:	20000230 	.word	0x20000230
 8005798:	20000284 	.word	0x20000284
 800579c:	200002e6 	.word	0x200002e6
 80057a0:	200002c4 	.word	0x200002c4

080057a4 <CTRL_setData>:

void CTRL_setData( stCTRL_DATA* p_data )
{
 80057a4:	b580      	push	{r7, lr}
 80057a6:	b082      	sub	sp, #8
 80057a8:	af00      	add	r7, sp, #0
 80057aa:	6078      	str	r0, [r7, #4]
	/* ???? */
	en_Type					= p_data->en_type;
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	781a      	ldrb	r2, [r3, #0]
 80057b0:	4b1d      	ldr	r3, [pc, #116]	; (8005828 <CTRL_setData+0x84>)
 80057b2:	701a      	strb	r2, [r3, #0]

	/*  */
	f_Acc 					= p_data->f_acc;
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	689b      	ldr	r3, [r3, #8]
 80057b8:	4a1c      	ldr	r2, [pc, #112]	; (800582c <CTRL_setData+0x88>)
 80057ba:	6013      	str	r3, [r2, #0]
	f_BaseSpeed				= p_data->f_now;
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	68db      	ldr	r3, [r3, #12]
 80057c0:	4a1b      	ldr	r2, [pc, #108]	; (8005830 <CTRL_setData+0x8c>)
 80057c2:	6013      	str	r3, [r2, #0]
	f_LastSpeed				= p_data->f_trgt;
 80057c4:	687b      	ldr	r3, [r7, #4]
 80057c6:	691b      	ldr	r3, [r3, #16]
 80057c8:	4a1a      	ldr	r2, [pc, #104]	; (8005834 <CTRL_setData+0x90>)
 80057ca:	6013      	str	r3, [r2, #0]

	/*  */
	f_BaseDist 				= p_data->f_nowDist;
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	695b      	ldr	r3, [r3, #20]
 80057d0:	4a19      	ldr	r2, [pc, #100]	; (8005838 <CTRL_setData+0x94>)
 80057d2:	6013      	str	r3, [r2, #0]
	f_LastDist 				= p_data->f_dist;
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	699b      	ldr	r3, [r3, #24]
 80057d8:	4a18      	ldr	r2, [pc, #96]	; (800583c <CTRL_setData+0x98>)
 80057da:	6013      	str	r3, [r2, #0]

	/*  */
	f_AccAngleS 			= p_data->f_accAngleS;
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	69db      	ldr	r3, [r3, #28]
 80057e0:	4a17      	ldr	r2, [pc, #92]	; (8005840 <CTRL_setData+0x9c>)
 80057e2:	6013      	str	r3, [r2, #0]
	f_BaseAngleS			= p_data->f_nowAngleS;
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6a1b      	ldr	r3, [r3, #32]
 80057e8:	4a16      	ldr	r2, [pc, #88]	; (8005844 <CTRL_setData+0xa0>)
 80057ea:	6013      	str	r3, [r2, #0]
	f_LastAngleS			= p_data->f_trgtAngleS;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80057f0:	4a15      	ldr	r2, [pc, #84]	; (8005848 <CTRL_setData+0xa4>)
 80057f2:	6013      	str	r3, [r2, #0]

	/*  */
	f_BaseAngle 			= p_data->f_nowAngle;
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80057f8:	4a14      	ldr	r2, [pc, #80]	; (800584c <CTRL_setData+0xa8>)
 80057fa:	6013      	str	r3, [r2, #0]
	f_LastAngle 			= p_data->f_angle;
 80057fc:	687b      	ldr	r3, [r7, #4]
 80057fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005800:	4a13      	ldr	r2, [pc, #76]	; (8005850 <CTRL_setData+0xac>)
 8005802:	6013      	str	r3, [r2, #0]

	f_Time 					= 0;
 8005804:	4b13      	ldr	r3, [pc, #76]	; (8005854 <CTRL_setData+0xb0>)
 8005806:	f04f 0200 	mov.w	r2, #0
 800580a:	601a      	str	r2, [r3, #0]
	f_TrgtTime				= p_data->f_time;
 800580c:	687b      	ldr	r3, [r7, #4]
 800580e:	685b      	ldr	r3, [r3, #4]
 8005810:	4a11      	ldr	r2, [pc, #68]	; (8005858 <CTRL_setData+0xb4>)
 8005812:	6013      	str	r3, [r2, #0]

	escape_wait			= 0;
 8005814:	4b11      	ldr	r3, [pc, #68]	; (800585c <CTRL_setData+0xb8>)
 8005816:	f04f 0200 	mov.w	r2, #0
 800581a:	601a      	str	r2, [r3, #0]

	CTRL_sta();				// ?
 800581c:	f7ff ff22 	bl	8005664 <CTRL_sta>

}
 8005820:	bf00      	nop
 8005822:	3708      	adds	r7, #8
 8005824:	46bd      	mov	sp, r7
 8005826:	bd80      	pop	{r7, pc}
 8005828:	200002d2 	.word	0x200002d2
 800582c:	20000224 	.word	0x20000224
 8005830:	20000228 	.word	0x20000228
 8005834:	2000022c 	.word	0x2000022c
 8005838:	20000248 	.word	0x20000248
 800583c:	2000024c 	.word	0x2000024c
 8005840:	20000264 	.word	0x20000264
 8005844:	20000268 	.word	0x20000268
 8005848:	2000026c 	.word	0x2000026c
 800584c:	2000027c 	.word	0x2000027c
 8005850:	20000280 	.word	0x20000280
 8005854:	20000220 	.word	0x20000220
 8005858:	20000008 	.word	0x20000008
 800585c:	200006ec 	.word	0x200006ec

08005860 <CTRL_refNow>:

void CTRL_refNow( void )
{
 8005860:	b480      	push	{r7}
 8005862:	b085      	sub	sp, #20
 8005864:	af00      	add	r7, sp, #0
	float f_speedR		= 0;							//  [m/s]
 8005866:	f04f 0300 	mov.w	r3, #0
 800586a:	60fb      	str	r3, [r7, #12]
	float f_speedL		= 0;							//  [m/s]
 800586c:	f04f 0300 	mov.w	r3, #0
 8005870:	60bb      	str	r3, [r7, #8]
	float f_r 			= F_CNT2MM(l_CntR);				//  [m]
 8005872:	4b3c      	ldr	r3, [pc, #240]	; (8005964 <CTRL_refNow+0x104>)
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	ee07 3a90 	vmov	s15, r3
 800587a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800587e:	ed9f 7a3a 	vldr	s14, [pc, #232]	; 8005968 <CTRL_refNow+0x108>
 8005882:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005886:	edc7 7a01 	vstr	s15, [r7, #4]
	float f_l 			= F_CNT2MM(l_CntL);				//  [m]
 800588a:	4b38      	ldr	r3, [pc, #224]	; (800596c <CTRL_refNow+0x10c>)
 800588c:	681b      	ldr	r3, [r3, #0]
 800588e:	ee07 3a90 	vmov	s15, r3
 8005892:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005896:	ed9f 7a34 	vldr	s14, [pc, #208]	; 8005968 <CTRL_refNow+0x108>
 800589a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800589e:	edc7 7a00 	vstr	s15, [r7]

	/*  */
	f_speedR = f_r * 1000.0;								//  [m/s] ( [????] * 1(0.0509[mm]) * 1000(msecsec)
 80058a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80058a6:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8005970 <CTRL_refNow+0x110>
 80058aa:	ee67 7a87 	vmul.f32	s15, s15, s14
 80058ae:	edc7 7a03 	vstr	s15, [r7, #12]
	f_speedL = f_l * 1000.0;								//  [m/s] ( [????] * 1(0.0509[mm]) * 1000(msecsec)
 80058b2:	edd7 7a00 	vldr	s15, [r7]
 80058b6:	ed9f 7a2e 	vldr	s14, [pc, #184]	; 8005970 <CTRL_refNow+0x110>
 80058ba:	ee67 7a87 	vmul.f32	s15, s15, s14
 80058be:	edc7 7a02 	vstr	s15, [r7, #8]
	f_NowSpeed  = ( f_speedR + f_speedL ) / 2;			// ???????????????? [1m/s]
 80058c2:	ed97 7a03 	vldr	s14, [r7, #12]
 80058c6:	edd7 7a02 	vldr	s15, [r7, #8]
 80058ca:	ee37 7a27 	vadd.f32	s14, s14, s15
 80058ce:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80058d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80058d6:	4b27      	ldr	r3, [pc, #156]	; (8005974 <CTRL_refNow+0x114>)
 80058d8:	edc3 7a00 	vstr	s15, [r3]

	/*motor AngleS*/
	f_MotorR_AngleS	= f_speedR /(PI*TIRE_D)/GEAR_RATIO;
 80058dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80058e0:	eddf 6a25 	vldr	s13, [pc, #148]	; 8005978 <CTRL_refNow+0x118>
 80058e4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80058e8:	eddf 6a24 	vldr	s13, [pc, #144]	; 800597c <CTRL_refNow+0x11c>
 80058ec:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80058f0:	4b23      	ldr	r3, [pc, #140]	; (8005980 <CTRL_refNow+0x120>)
 80058f2:	edc3 7a00 	vstr	s15, [r3]
	f_MotorL_AngleS = f_speedL /(PI*TIRE_D)/GEAR_RATIO;
 80058f6:	edd7 7a02 	vldr	s15, [r7, #8]
 80058fa:	eddf 6a1f 	vldr	s13, [pc, #124]	; 8005978 <CTRL_refNow+0x118>
 80058fe:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005902:	eddf 6a1e 	vldr	s13, [pc, #120]	; 800597c <CTRL_refNow+0x11c>
 8005906:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800590a:	4b1e      	ldr	r3, [pc, #120]	; (8005984 <CTRL_refNow+0x124>)
 800590c:	edc3 7a00 	vstr	s15, [r3]

	/*  */
	f_NowDistR += f_r;									// 
 8005910:	4b1d      	ldr	r3, [pc, #116]	; (8005988 <CTRL_refNow+0x128>)
 8005912:	ed93 7a00 	vldr	s14, [r3]
 8005916:	edd7 7a01 	vldr	s15, [r7, #4]
 800591a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800591e:	4b1a      	ldr	r3, [pc, #104]	; (8005988 <CTRL_refNow+0x128>)
 8005920:	edc3 7a00 	vstr	s15, [r3]
	f_NowDistL += f_l;									// 
 8005924:	4b19      	ldr	r3, [pc, #100]	; (800598c <CTRL_refNow+0x12c>)
 8005926:	ed93 7a00 	vldr	s14, [r3]
 800592a:	edd7 7a00 	vldr	s15, [r7]
 800592e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005932:	4b16      	ldr	r3, [pc, #88]	; (800598c <CTRL_refNow+0x12c>)
 8005934:	edc3 7a00 	vstr	s15, [r3]
	f_NowDist  = ( f_NowDistR + f_NowDistL ) / 2;		// ????
 8005938:	4b13      	ldr	r3, [pc, #76]	; (8005988 <CTRL_refNow+0x128>)
 800593a:	ed93 7a00 	vldr	s14, [r3]
 800593e:	4b13      	ldr	r3, [pc, #76]	; (800598c <CTRL_refNow+0x12c>)
 8005940:	edd3 7a00 	vldr	s15, [r3]
 8005944:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005948:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800594c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005950:	4b0f      	ldr	r3, [pc, #60]	; (8005990 <CTRL_refNow+0x130>)
 8005952:	edc3 7a00 	vstr	s15, [r3]
}
 8005956:	bf00      	nop
 8005958:	3714      	adds	r7, #20
 800595a:	46bd      	mov	sp, r7
 800595c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005960:	4770      	bx	lr
 8005962:	bf00      	nop
 8005964:	20000fb8 	.word	0x20000fb8
 8005968:	372222df 	.word	0x372222df
 800596c:	20000fb4 	.word	0x20000fb4
 8005970:	447a0000 	.word	0x447a0000
 8005974:	20000230 	.word	0x20000230
 8005978:	3d2222df 	.word	0x3d2222df
 800597c:	40666666 	.word	0x40666666
 8005980:	20000240 	.word	0x20000240
 8005984:	20000244 	.word	0x20000244
 8005988:	20000258 	.word	0x20000258
 800598c:	2000025c 	.word	0x2000025c
 8005990:	20000254 	.word	0x20000254
 8005994:	00000000 	.word	0x00000000

08005998 <CTRL_refTarget>:

void CTRL_refTarget( void )
{
 8005998:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800599c:	af00      	add	r7, sp, #0
	/* mode */
	switch( en_Type ){
 800599e:	4ba8      	ldr	r3, [pc, #672]	; (8005c40 <CTRL_refTarget+0x2a8>)
 80059a0:	781b      	ldrb	r3, [r3, #0]
 80059a2:	2b0e      	cmp	r3, #14
 80059a4:	f200 859b 	bhi.w	80064de <CTRL_refTarget+0xb46>
 80059a8:	a201      	add	r2, pc, #4	; (adr r2, 80059b0 <CTRL_refTarget+0x18>)
 80059aa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059ae:	bf00      	nop
 80059b0:	080059ed 	.word	0x080059ed
 80059b4:	08005a6b 	.word	0x08005a6b
 80059b8:	08005a77 	.word	0x08005a77
 80059bc:	080059ed 	.word	0x080059ed
 80059c0:	08005a6b 	.word	0x08005a6b
 80059c4:	08005a77 	.word	0x08005a77
 80059c8:	080064df 	.word	0x080064df
 80059cc:	08005b2f 	.word	0x08005b2f
 80059d0:	080064df 	.word	0x080064df
 80059d4:	08005c79 	.word	0x08005c79
 80059d8:	08005df1 	.word	0x08005df1
 80059dc:	08005e6b 	.word	0x08005e6b
 80059e0:	08006091 	.word	0x08006091
 80059e4:	0800625d 	.word	0x0800625d
 80059e8:	08006455 	.word	0x08006455

		/* acc(straight) */
		case CTRL_ACC:
		case CTRL_SKEW_ACC:
			if( f_TrgtSpeed < (f_LastSpeed -(f_Acc * 0.001)) ){												// ????????
 80059ec:	4b95      	ldr	r3, [pc, #596]	; (8005c44 <CTRL_refTarget+0x2ac>)
 80059ee:	681b      	ldr	r3, [r3, #0]
 80059f0:	4618      	mov	r0, r3
 80059f2:	f7fa fdd1 	bl	8000598 <__aeabi_f2d>
 80059f6:	4604      	mov	r4, r0
 80059f8:	460d      	mov	r5, r1
 80059fa:	4b93      	ldr	r3, [pc, #588]	; (8005c48 <CTRL_refTarget+0x2b0>)
 80059fc:	681b      	ldr	r3, [r3, #0]
 80059fe:	4618      	mov	r0, r3
 8005a00:	f7fa fdca 	bl	8000598 <__aeabi_f2d>
 8005a04:	4680      	mov	r8, r0
 8005a06:	4689      	mov	r9, r1
 8005a08:	4b90      	ldr	r3, [pc, #576]	; (8005c4c <CTRL_refTarget+0x2b4>)
 8005a0a:	681b      	ldr	r3, [r3, #0]
 8005a0c:	4618      	mov	r0, r3
 8005a0e:	f7fa fdc3 	bl	8000598 <__aeabi_f2d>
 8005a12:	a389      	add	r3, pc, #548	; (adr r3, 8005c38 <CTRL_refTarget+0x2a0>)
 8005a14:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005a18:	f7fa fe16 	bl	8000648 <__aeabi_dmul>
 8005a1c:	4602      	mov	r2, r0
 8005a1e:	460b      	mov	r3, r1
 8005a20:	4640      	mov	r0, r8
 8005a22:	4649      	mov	r1, r9
 8005a24:	f7fa fc58 	bl	80002d8 <__aeabi_dsub>
 8005a28:	4602      	mov	r2, r0
 8005a2a:	460b      	mov	r3, r1
 8005a2c:	4620      	mov	r0, r4
 8005a2e:	4629      	mov	r1, r5
 8005a30:	f7fb f87c 	bl	8000b2c <__aeabi_dcmplt>
 8005a34:	4603      	mov	r3, r0
 8005a36:	2b00      	cmp	r3, #0
 8005a38:	d011      	beq.n	8005a5e <CTRL_refTarget+0xc6>
				f_TrgtSpeed = f_BaseSpeed + f_Acc * f_Time;									// 
 8005a3a:	4b84      	ldr	r3, [pc, #528]	; (8005c4c <CTRL_refTarget+0x2b4>)
 8005a3c:	ed93 7a00 	vldr	s14, [r3]
 8005a40:	4b83      	ldr	r3, [pc, #524]	; (8005c50 <CTRL_refTarget+0x2b8>)
 8005a42:	edd3 7a00 	vldr	s15, [r3]
 8005a46:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005a4a:	4b82      	ldr	r3, [pc, #520]	; (8005c54 <CTRL_refTarget+0x2bc>)
 8005a4c:	edd3 7a00 	vldr	s15, [r3]
 8005a50:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a54:	4b7b      	ldr	r3, [pc, #492]	; (8005c44 <CTRL_refTarget+0x2ac>)
 8005a56:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtSpeed = f_LastSpeed;
			}
			break;
 8005a5a:	f000 bd41 	b.w	80064e0 <CTRL_refTarget+0xb48>
				f_TrgtSpeed = f_LastSpeed;
 8005a5e:	4b7a      	ldr	r3, [pc, #488]	; (8005c48 <CTRL_refTarget+0x2b0>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	4a78      	ldr	r2, [pc, #480]	; (8005c44 <CTRL_refTarget+0x2ac>)
 8005a64:	6013      	str	r3, [r2, #0]
			break;
 8005a66:	f000 bd3b 	b.w	80064e0 <CTRL_refTarget+0xb48>

		/* const(straight) */
		case CTRL_CONST:
		case CTRL_SKEW_CONST:
			f_TrgtSpeed = f_BaseSpeed;														// 
 8005a6a:	4b7a      	ldr	r3, [pc, #488]	; (8005c54 <CTRL_refTarget+0x2bc>)
 8005a6c:	681b      	ldr	r3, [r3, #0]
 8005a6e:	4a75      	ldr	r2, [pc, #468]	; (8005c44 <CTRL_refTarget+0x2ac>)
 8005a70:	6013      	str	r3, [r2, #0]
			break;
 8005a72:	f000 bd35 	b.w	80064e0 <CTRL_refTarget+0xb48>

		/* dec(straight) */
		case CTRL_DEC:
		case CTRL_SKEW_DEC:
			/* speed CTRL + position CTRL */
			if( f_TrgtSpeed > (f_LastSpeed +(f_Acc * 0.001))){												// ????
 8005a76:	4b73      	ldr	r3, [pc, #460]	; (8005c44 <CTRL_refTarget+0x2ac>)
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f7fa fd8c 	bl	8000598 <__aeabi_f2d>
 8005a80:	4604      	mov	r4, r0
 8005a82:	460d      	mov	r5, r1
 8005a84:	4b70      	ldr	r3, [pc, #448]	; (8005c48 <CTRL_refTarget+0x2b0>)
 8005a86:	681b      	ldr	r3, [r3, #0]
 8005a88:	4618      	mov	r0, r3
 8005a8a:	f7fa fd85 	bl	8000598 <__aeabi_f2d>
 8005a8e:	4680      	mov	r8, r0
 8005a90:	4689      	mov	r9, r1
 8005a92:	4b6e      	ldr	r3, [pc, #440]	; (8005c4c <CTRL_refTarget+0x2b4>)
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	4618      	mov	r0, r3
 8005a98:	f7fa fd7e 	bl	8000598 <__aeabi_f2d>
 8005a9c:	a366      	add	r3, pc, #408	; (adr r3, 8005c38 <CTRL_refTarget+0x2a0>)
 8005a9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005aa2:	f7fa fdd1 	bl	8000648 <__aeabi_dmul>
 8005aa6:	4602      	mov	r2, r0
 8005aa8:	460b      	mov	r3, r1
 8005aaa:	4640      	mov	r0, r8
 8005aac:	4649      	mov	r1, r9
 8005aae:	f7fa fc15 	bl	80002dc <__adddf3>
 8005ab2:	4602      	mov	r2, r0
 8005ab4:	460b      	mov	r3, r1
 8005ab6:	4620      	mov	r0, r4
 8005ab8:	4629      	mov	r1, r5
 8005aba:	f7fb f855 	bl	8000b68 <__aeabi_dcmpgt>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d02a      	beq.n	8005b1a <CTRL_refTarget+0x182>
				f_TrgtSpeed = f_BaseSpeed - f_Acc * f_Time;									// 
 8005ac4:	4b63      	ldr	r3, [pc, #396]	; (8005c54 <CTRL_refTarget+0x2bc>)
 8005ac6:	ed93 7a00 	vldr	s14, [r3]
 8005aca:	4b60      	ldr	r3, [pc, #384]	; (8005c4c <CTRL_refTarget+0x2b4>)
 8005acc:	edd3 6a00 	vldr	s13, [r3]
 8005ad0:	4b5f      	ldr	r3, [pc, #380]	; (8005c50 <CTRL_refTarget+0x2b8>)
 8005ad2:	edd3 7a00 	vldr	s15, [r3]
 8005ad6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005ada:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005ade:	4b59      	ldr	r3, [pc, #356]	; (8005c44 <CTRL_refTarget+0x2ac>)
 8005ae0:	edc3 7a00 	vstr	s15, [r3]
				f_TrgtDist  = f_BaseDist + ( f_BaseSpeed + f_TrgtSpeed ) * f_Time / 2;		// 
 8005ae4:	4b5b      	ldr	r3, [pc, #364]	; (8005c54 <CTRL_refTarget+0x2bc>)
 8005ae6:	ed93 7a00 	vldr	s14, [r3]
 8005aea:	4b56      	ldr	r3, [pc, #344]	; (8005c44 <CTRL_refTarget+0x2ac>)
 8005aec:	edd3 7a00 	vldr	s15, [r3]
 8005af0:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005af4:	4b56      	ldr	r3, [pc, #344]	; (8005c50 <CTRL_refTarget+0x2b8>)
 8005af6:	edd3 7a00 	vldr	s15, [r3]
 8005afa:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005afe:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005b02:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005b06:	4b54      	ldr	r3, [pc, #336]	; (8005c58 <CTRL_refTarget+0x2c0>)
 8005b08:	edd3 7a00 	vldr	s15, [r3]
 8005b0c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005b10:	4b52      	ldr	r3, [pc, #328]	; (8005c5c <CTRL_refTarget+0x2c4>)
 8005b12:	edc3 7a00 	vstr	s15, [r3]
			/* position CTRL */
			else{
				f_TrgtSpeed = f_LastSpeed;
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 8005b16:	f000 bce3 	b.w	80064e0 <CTRL_refTarget+0xb48>
				f_TrgtSpeed = f_LastSpeed;
 8005b1a:	4b4b      	ldr	r3, [pc, #300]	; (8005c48 <CTRL_refTarget+0x2b0>)
 8005b1c:	681b      	ldr	r3, [r3, #0]
 8005b1e:	4a49      	ldr	r2, [pc, #292]	; (8005c44 <CTRL_refTarget+0x2ac>)
 8005b20:	6013      	str	r3, [r2, #0]
				f_TrgtDist  = f_LastDist;													// 
 8005b22:	4b4f      	ldr	r3, [pc, #316]	; (8005c60 <CTRL_refTarget+0x2c8>)
 8005b24:	681b      	ldr	r3, [r3, #0]
 8005b26:	4a4d      	ldr	r2, [pc, #308]	; (8005c5c <CTRL_refTarget+0x2c4>)
 8005b28:	6013      	str	r3, [r2, #0]
			break;
 8005b2a:	f000 bcd9 	b.w	80064e0 <CTRL_refTarget+0xb48>

		/* acc(Turn) */
		case CTRL_ACC_TRUN:

			/* CCW  hidari*/
			if( f_LastAngle > 0 ){
 8005b2e:	4b4d      	ldr	r3, [pc, #308]	; (8005c64 <CTRL_refTarget+0x2cc>)
 8005b30:	edd3 7a00 	vldr	s15, [r3]
 8005b34:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005b38:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005b3c:	dd3d      	ble.n	8005bba <CTRL_refTarget+0x222>
				if ( f_TrgtAngleS < (f_LastAngleS -(f_AccAngleS * 0.001)) ){
 8005b3e:	4b4a      	ldr	r3, [pc, #296]	; (8005c68 <CTRL_refTarget+0x2d0>)
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	4618      	mov	r0, r3
 8005b44:	f7fa fd28 	bl	8000598 <__aeabi_f2d>
 8005b48:	4604      	mov	r4, r0
 8005b4a:	460d      	mov	r5, r1
 8005b4c:	4b47      	ldr	r3, [pc, #284]	; (8005c6c <CTRL_refTarget+0x2d4>)
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4618      	mov	r0, r3
 8005b52:	f7fa fd21 	bl	8000598 <__aeabi_f2d>
 8005b56:	4680      	mov	r8, r0
 8005b58:	4689      	mov	r9, r1
 8005b5a:	4b45      	ldr	r3, [pc, #276]	; (8005c70 <CTRL_refTarget+0x2d8>)
 8005b5c:	681b      	ldr	r3, [r3, #0]
 8005b5e:	4618      	mov	r0, r3
 8005b60:	f7fa fd1a 	bl	8000598 <__aeabi_f2d>
 8005b64:	a334      	add	r3, pc, #208	; (adr r3, 8005c38 <CTRL_refTarget+0x2a0>)
 8005b66:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005b6a:	f7fa fd6d 	bl	8000648 <__aeabi_dmul>
 8005b6e:	4602      	mov	r2, r0
 8005b70:	460b      	mov	r3, r1
 8005b72:	4640      	mov	r0, r8
 8005b74:	4649      	mov	r1, r9
 8005b76:	f7fa fbaf 	bl	80002d8 <__aeabi_dsub>
 8005b7a:	4602      	mov	r2, r0
 8005b7c:	460b      	mov	r3, r1
 8005b7e:	4620      	mov	r0, r4
 8005b80:	4629      	mov	r1, r5
 8005b82:	f7fa ffd3 	bl	8000b2c <__aeabi_dcmplt>
 8005b86:	4603      	mov	r3, r0
 8005b88:	2b00      	cmp	r3, #0
 8005b8a:	d010      	beq.n	8005bae <CTRL_refTarget+0x216>
					f_TrgtAngleS = 0.0 + f_AccAngleS * f_Time;									// 
 8005b8c:	4b38      	ldr	r3, [pc, #224]	; (8005c70 <CTRL_refTarget+0x2d8>)
 8005b8e:	ed93 7a00 	vldr	s14, [r3]
 8005b92:	4b2f      	ldr	r3, [pc, #188]	; (8005c50 <CTRL_refTarget+0x2b8>)
 8005b94:	edd3 7a00 	vldr	s15, [r3]
 8005b98:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005b9c:	ed9f 7a35 	vldr	s14, [pc, #212]	; 8005c74 <CTRL_refTarget+0x2dc>
 8005ba0:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005ba4:	4b30      	ldr	r3, [pc, #192]	; (8005c68 <CTRL_refTarget+0x2d0>)
 8005ba6:	edc3 7a00 	vstr	s15, [r3]
				}
				else{
					f_TrgtAngleS = f_LastAngleS;
				}
			}
			break;
 8005baa:	f000 bc99 	b.w	80064e0 <CTRL_refTarget+0xb48>
					f_TrgtAngleS = f_LastAngleS;
 8005bae:	4b2f      	ldr	r3, [pc, #188]	; (8005c6c <CTRL_refTarget+0x2d4>)
 8005bb0:	681b      	ldr	r3, [r3, #0]
 8005bb2:	4a2d      	ldr	r2, [pc, #180]	; (8005c68 <CTRL_refTarget+0x2d0>)
 8005bb4:	6013      	str	r3, [r2, #0]
			break;
 8005bb6:	f000 bc93 	b.w	80064e0 <CTRL_refTarget+0xb48>
				if( f_TrgtAngleS > (f_LastAngleS +(f_AccAngleS * 0.001)) ){
 8005bba:	4b2b      	ldr	r3, [pc, #172]	; (8005c68 <CTRL_refTarget+0x2d0>)
 8005bbc:	681b      	ldr	r3, [r3, #0]
 8005bbe:	4618      	mov	r0, r3
 8005bc0:	f7fa fcea 	bl	8000598 <__aeabi_f2d>
 8005bc4:	4604      	mov	r4, r0
 8005bc6:	460d      	mov	r5, r1
 8005bc8:	4b28      	ldr	r3, [pc, #160]	; (8005c6c <CTRL_refTarget+0x2d4>)
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	4618      	mov	r0, r3
 8005bce:	f7fa fce3 	bl	8000598 <__aeabi_f2d>
 8005bd2:	4680      	mov	r8, r0
 8005bd4:	4689      	mov	r9, r1
 8005bd6:	4b26      	ldr	r3, [pc, #152]	; (8005c70 <CTRL_refTarget+0x2d8>)
 8005bd8:	681b      	ldr	r3, [r3, #0]
 8005bda:	4618      	mov	r0, r3
 8005bdc:	f7fa fcdc 	bl	8000598 <__aeabi_f2d>
 8005be0:	a315      	add	r3, pc, #84	; (adr r3, 8005c38 <CTRL_refTarget+0x2a0>)
 8005be2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005be6:	f7fa fd2f 	bl	8000648 <__aeabi_dmul>
 8005bea:	4602      	mov	r2, r0
 8005bec:	460b      	mov	r3, r1
 8005bee:	4640      	mov	r0, r8
 8005bf0:	4649      	mov	r1, r9
 8005bf2:	f7fa fb73 	bl	80002dc <__adddf3>
 8005bf6:	4602      	mov	r2, r0
 8005bf8:	460b      	mov	r3, r1
 8005bfa:	4620      	mov	r0, r4
 8005bfc:	4629      	mov	r1, r5
 8005bfe:	f7fa ffb3 	bl	8000b68 <__aeabi_dcmpgt>
 8005c02:	4603      	mov	r3, r0
 8005c04:	2b00      	cmp	r3, #0
 8005c06:	d010      	beq.n	8005c2a <CTRL_refTarget+0x292>
				f_TrgtAngleS = 0.0 - f_AccAngleS * f_Time;									// 
 8005c08:	4b19      	ldr	r3, [pc, #100]	; (8005c70 <CTRL_refTarget+0x2d8>)
 8005c0a:	ed93 7a00 	vldr	s14, [r3]
 8005c0e:	4b10      	ldr	r3, [pc, #64]	; (8005c50 <CTRL_refTarget+0x2b8>)
 8005c10:	edd3 7a00 	vldr	s15, [r3]
 8005c14:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005c18:	ed9f 7a16 	vldr	s14, [pc, #88]	; 8005c74 <CTRL_refTarget+0x2dc>
 8005c1c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005c20:	4b11      	ldr	r3, [pc, #68]	; (8005c68 <CTRL_refTarget+0x2d0>)
 8005c22:	edc3 7a00 	vstr	s15, [r3]
			break;
 8005c26:	f000 bc5b 	b.w	80064e0 <CTRL_refTarget+0xb48>
					f_TrgtAngleS = f_LastAngleS;
 8005c2a:	4b10      	ldr	r3, [pc, #64]	; (8005c6c <CTRL_refTarget+0x2d4>)
 8005c2c:	681b      	ldr	r3, [r3, #0]
 8005c2e:	4a0e      	ldr	r2, [pc, #56]	; (8005c68 <CTRL_refTarget+0x2d0>)
 8005c30:	6013      	str	r3, [r2, #0]
			break;
 8005c32:	f000 bc55 	b.w	80064e0 <CTRL_refTarget+0xb48>
 8005c36:	bf00      	nop
 8005c38:	d2f1a9fc 	.word	0xd2f1a9fc
 8005c3c:	3f50624d 	.word	0x3f50624d
 8005c40:	200002d2 	.word	0x200002d2
 8005c44:	20000234 	.word	0x20000234
 8005c48:	2000022c 	.word	0x2000022c
 8005c4c:	20000224 	.word	0x20000224
 8005c50:	20000220 	.word	0x20000220
 8005c54:	20000228 	.word	0x20000228
 8005c58:	20000248 	.word	0x20000248
 8005c5c:	20000250 	.word	0x20000250
 8005c60:	2000024c 	.word	0x2000024c
 8005c64:	20000280 	.word	0x20000280
 8005c68:	20000270 	.word	0x20000270
 8005c6c:	2000026c 	.word	0x2000026c
 8005c70:	20000264 	.word	0x20000264
 8005c74:	00000000 	.word	0x00000000
			break;

		/* dec(Turn) */
		case CTRL_DEC_TRUN:
			/* CCW */
			if( f_LastAngle > 0 ){
 8005c78:	4baf      	ldr	r3, [pc, #700]	; (8005f38 <CTRL_refTarget+0x5a0>)
 8005c7a:	edd3 7a00 	vldr	s15, [r3]
 8005c7e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005c82:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005c86:	dd59      	ble.n	8005d3c <CTRL_refTarget+0x3a4>

				/* Angle speed CTRL + Angle CTRL */
				if( f_TrgtAngleS > (f_LastAngleS +(f_AccAngleS * 0.001)) ){												// ????
 8005c88:	4bac      	ldr	r3, [pc, #688]	; (8005f3c <CTRL_refTarget+0x5a4>)
 8005c8a:	681b      	ldr	r3, [r3, #0]
 8005c8c:	4618      	mov	r0, r3
 8005c8e:	f7fa fc83 	bl	8000598 <__aeabi_f2d>
 8005c92:	4604      	mov	r4, r0
 8005c94:	460d      	mov	r5, r1
 8005c96:	4baa      	ldr	r3, [pc, #680]	; (8005f40 <CTRL_refTarget+0x5a8>)
 8005c98:	681b      	ldr	r3, [r3, #0]
 8005c9a:	4618      	mov	r0, r3
 8005c9c:	f7fa fc7c 	bl	8000598 <__aeabi_f2d>
 8005ca0:	4680      	mov	r8, r0
 8005ca2:	4689      	mov	r9, r1
 8005ca4:	4ba7      	ldr	r3, [pc, #668]	; (8005f44 <CTRL_refTarget+0x5ac>)
 8005ca6:	681b      	ldr	r3, [r3, #0]
 8005ca8:	4618      	mov	r0, r3
 8005caa:	f7fa fc75 	bl	8000598 <__aeabi_f2d>
 8005cae:	a3a0      	add	r3, pc, #640	; (adr r3, 8005f30 <CTRL_refTarget+0x598>)
 8005cb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005cb4:	f7fa fcc8 	bl	8000648 <__aeabi_dmul>
 8005cb8:	4602      	mov	r2, r0
 8005cba:	460b      	mov	r3, r1
 8005cbc:	4640      	mov	r0, r8
 8005cbe:	4649      	mov	r1, r9
 8005cc0:	f7fa fb0c 	bl	80002dc <__adddf3>
 8005cc4:	4602      	mov	r2, r0
 8005cc6:	460b      	mov	r3, r1
 8005cc8:	4620      	mov	r0, r4
 8005cca:	4629      	mov	r1, r5
 8005ccc:	f7fa ff4c 	bl	8000b68 <__aeabi_dcmpgt>
 8005cd0:	4603      	mov	r3, r0
 8005cd2:	2b00      	cmp	r3, #0
 8005cd4:	d029      	beq.n	8005d2a <CTRL_refTarget+0x392>
					f_TrgtAngleS = f_BaseAngleS - f_AccAngleS * f_Time;							// 
 8005cd6:	4b9c      	ldr	r3, [pc, #624]	; (8005f48 <CTRL_refTarget+0x5b0>)
 8005cd8:	ed93 7a00 	vldr	s14, [r3]
 8005cdc:	4b99      	ldr	r3, [pc, #612]	; (8005f44 <CTRL_refTarget+0x5ac>)
 8005cde:	edd3 6a00 	vldr	s13, [r3]
 8005ce2:	4b9a      	ldr	r3, [pc, #616]	; (8005f4c <CTRL_refTarget+0x5b4>)
 8005ce4:	edd3 7a00 	vldr	s15, [r3]
 8005ce8:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005cec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005cf0:	4b92      	ldr	r3, [pc, #584]	; (8005f3c <CTRL_refTarget+0x5a4>)
 8005cf2:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8005cf6:	4b94      	ldr	r3, [pc, #592]	; (8005f48 <CTRL_refTarget+0x5b0>)
 8005cf8:	ed93 7a00 	vldr	s14, [r3]
 8005cfc:	4b8f      	ldr	r3, [pc, #572]	; (8005f3c <CTRL_refTarget+0x5a4>)
 8005cfe:	edd3 7a00 	vldr	s15, [r3]
 8005d02:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005d06:	4b91      	ldr	r3, [pc, #580]	; (8005f4c <CTRL_refTarget+0x5b4>)
 8005d08:	edd3 7a00 	vldr	s15, [r3]
 8005d0c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005d10:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005d14:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005d18:	4b8d      	ldr	r3, [pc, #564]	; (8005f50 <CTRL_refTarget+0x5b8>)
 8005d1a:	edd3 7a00 	vldr	s15, [r3]
 8005d1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005d22:	4b8c      	ldr	r3, [pc, #560]	; (8005f54 <CTRL_refTarget+0x5bc>)
 8005d24:	edc3 7a00 	vstr	s15, [r3]
				else{
					f_TrgtAngleS = f_LastAngleS;
					f_TrgtAngle  = f_LastAngle;													// 
				}
			}
			break;
 8005d28:	e3da      	b.n	80064e0 <CTRL_refTarget+0xb48>
					f_TrgtAngleS = f_LastAngleS;
 8005d2a:	4b85      	ldr	r3, [pc, #532]	; (8005f40 <CTRL_refTarget+0x5a8>)
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	4a83      	ldr	r2, [pc, #524]	; (8005f3c <CTRL_refTarget+0x5a4>)
 8005d30:	6013      	str	r3, [r2, #0]
					f_TrgtAngle  = f_LastAngle;													// 
 8005d32:	4b81      	ldr	r3, [pc, #516]	; (8005f38 <CTRL_refTarget+0x5a0>)
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	4a87      	ldr	r2, [pc, #540]	; (8005f54 <CTRL_refTarget+0x5bc>)
 8005d38:	6013      	str	r3, [r2, #0]
			break;
 8005d3a:	e3d1      	b.n	80064e0 <CTRL_refTarget+0xb48>
				if( f_TrgtAngleS < (f_LastAngleS -(f_AccAngleS * 0.001))){												// ????
 8005d3c:	4b7f      	ldr	r3, [pc, #508]	; (8005f3c <CTRL_refTarget+0x5a4>)
 8005d3e:	681b      	ldr	r3, [r3, #0]
 8005d40:	4618      	mov	r0, r3
 8005d42:	f7fa fc29 	bl	8000598 <__aeabi_f2d>
 8005d46:	4604      	mov	r4, r0
 8005d48:	460d      	mov	r5, r1
 8005d4a:	4b7d      	ldr	r3, [pc, #500]	; (8005f40 <CTRL_refTarget+0x5a8>)
 8005d4c:	681b      	ldr	r3, [r3, #0]
 8005d4e:	4618      	mov	r0, r3
 8005d50:	f7fa fc22 	bl	8000598 <__aeabi_f2d>
 8005d54:	4680      	mov	r8, r0
 8005d56:	4689      	mov	r9, r1
 8005d58:	4b7a      	ldr	r3, [pc, #488]	; (8005f44 <CTRL_refTarget+0x5ac>)
 8005d5a:	681b      	ldr	r3, [r3, #0]
 8005d5c:	4618      	mov	r0, r3
 8005d5e:	f7fa fc1b 	bl	8000598 <__aeabi_f2d>
 8005d62:	a373      	add	r3, pc, #460	; (adr r3, 8005f30 <CTRL_refTarget+0x598>)
 8005d64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005d68:	f7fa fc6e 	bl	8000648 <__aeabi_dmul>
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	460b      	mov	r3, r1
 8005d70:	4640      	mov	r0, r8
 8005d72:	4649      	mov	r1, r9
 8005d74:	f7fa fab0 	bl	80002d8 <__aeabi_dsub>
 8005d78:	4602      	mov	r2, r0
 8005d7a:	460b      	mov	r3, r1
 8005d7c:	4620      	mov	r0, r4
 8005d7e:	4629      	mov	r1, r5
 8005d80:	f7fa fed4 	bl	8000b2c <__aeabi_dcmplt>
 8005d84:	4603      	mov	r3, r0
 8005d86:	2b00      	cmp	r3, #0
 8005d88:	d029      	beq.n	8005dde <CTRL_refTarget+0x446>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 8005d8a:	4b6e      	ldr	r3, [pc, #440]	; (8005f44 <CTRL_refTarget+0x5ac>)
 8005d8c:	ed93 7a00 	vldr	s14, [r3]
 8005d90:	4b6e      	ldr	r3, [pc, #440]	; (8005f4c <CTRL_refTarget+0x5b4>)
 8005d92:	edd3 7a00 	vldr	s15, [r3]
 8005d96:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005d9a:	4b6b      	ldr	r3, [pc, #428]	; (8005f48 <CTRL_refTarget+0x5b0>)
 8005d9c:	edd3 7a00 	vldr	s15, [r3]
 8005da0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005da4:	4b65      	ldr	r3, [pc, #404]	; (8005f3c <CTRL_refTarget+0x5a4>)
 8005da6:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8005daa:	4b67      	ldr	r3, [pc, #412]	; (8005f48 <CTRL_refTarget+0x5b0>)
 8005dac:	ed93 7a00 	vldr	s14, [r3]
 8005db0:	4b62      	ldr	r3, [pc, #392]	; (8005f3c <CTRL_refTarget+0x5a4>)
 8005db2:	edd3 7a00 	vldr	s15, [r3]
 8005db6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005dba:	4b64      	ldr	r3, [pc, #400]	; (8005f4c <CTRL_refTarget+0x5b4>)
 8005dbc:	edd3 7a00 	vldr	s15, [r3]
 8005dc0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005dc4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005dc8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005dcc:	4b60      	ldr	r3, [pc, #384]	; (8005f50 <CTRL_refTarget+0x5b8>)
 8005dce:	edd3 7a00 	vldr	s15, [r3]
 8005dd2:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005dd6:	4b5f      	ldr	r3, [pc, #380]	; (8005f54 <CTRL_refTarget+0x5bc>)
 8005dd8:	edc3 7a00 	vstr	s15, [r3]
			break;
 8005ddc:	e380      	b.n	80064e0 <CTRL_refTarget+0xb48>
					f_TrgtAngleS = f_LastAngleS;
 8005dde:	4b58      	ldr	r3, [pc, #352]	; (8005f40 <CTRL_refTarget+0x5a8>)
 8005de0:	681b      	ldr	r3, [r3, #0]
 8005de2:	4a56      	ldr	r2, [pc, #344]	; (8005f3c <CTRL_refTarget+0x5a4>)
 8005de4:	6013      	str	r3, [r2, #0]
					f_TrgtAngle  = f_LastAngle;													// 
 8005de6:	4b54      	ldr	r3, [pc, #336]	; (8005f38 <CTRL_refTarget+0x5a0>)
 8005de8:	681b      	ldr	r3, [r3, #0]
 8005dea:	4a5a      	ldr	r2, [pc, #360]	; (8005f54 <CTRL_refTarget+0x5bc>)
 8005dec:	6013      	str	r3, [r2, #0]
			break;
 8005dee:	e377      	b.n	80064e0 <CTRL_refTarget+0xb48>

		/* entry(sura) */
		case CTRL_ENTRY_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 8005df0:	4b59      	ldr	r3, [pc, #356]	; (8005f58 <CTRL_refTarget+0x5c0>)
 8005df2:	681b      	ldr	r3, [r3, #0]
 8005df4:	4a59      	ldr	r2, [pc, #356]	; (8005f5c <CTRL_refTarget+0x5c4>)
 8005df6:	6013      	str	r3, [r2, #0]
			if( f_TrgtDist <= f_LastDist - (f_TrgtSpeed * 0.001) ){
 8005df8:	4b59      	ldr	r3, [pc, #356]	; (8005f60 <CTRL_refTarget+0x5c8>)
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	4618      	mov	r0, r3
 8005dfe:	f7fa fbcb 	bl	8000598 <__aeabi_f2d>
 8005e02:	4604      	mov	r4, r0
 8005e04:	460d      	mov	r5, r1
 8005e06:	4b57      	ldr	r3, [pc, #348]	; (8005f64 <CTRL_refTarget+0x5cc>)
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	4618      	mov	r0, r3
 8005e0c:	f7fa fbc4 	bl	8000598 <__aeabi_f2d>
 8005e10:	4680      	mov	r8, r0
 8005e12:	4689      	mov	r9, r1
 8005e14:	4b51      	ldr	r3, [pc, #324]	; (8005f5c <CTRL_refTarget+0x5c4>)
 8005e16:	681b      	ldr	r3, [r3, #0]
 8005e18:	4618      	mov	r0, r3
 8005e1a:	f7fa fbbd 	bl	8000598 <__aeabi_f2d>
 8005e1e:	a344      	add	r3, pc, #272	; (adr r3, 8005f30 <CTRL_refTarget+0x598>)
 8005e20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005e24:	f7fa fc10 	bl	8000648 <__aeabi_dmul>
 8005e28:	4602      	mov	r2, r0
 8005e2a:	460b      	mov	r3, r1
 8005e2c:	4640      	mov	r0, r8
 8005e2e:	4649      	mov	r1, r9
 8005e30:	f7fa fa52 	bl	80002d8 <__aeabi_dsub>
 8005e34:	4602      	mov	r2, r0
 8005e36:	460b      	mov	r3, r1
 8005e38:	4620      	mov	r0, r4
 8005e3a:	4629      	mov	r1, r5
 8005e3c:	f7fa fe80 	bl	8000b40 <__aeabi_dcmple>
 8005e40:	4603      	mov	r3, r0
 8005e42:	2b00      	cmp	r3, #0
 8005e44:	d100      	bne.n	8005e48 <CTRL_refTarget+0x4b0>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;								// 
			}
			break;
 8005e46:	e34b      	b.n	80064e0 <CTRL_refTarget+0xb48>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;								// 
 8005e48:	4b44      	ldr	r3, [pc, #272]	; (8005f5c <CTRL_refTarget+0x5c4>)
 8005e4a:	ed93 7a00 	vldr	s14, [r3]
 8005e4e:	4b3f      	ldr	r3, [pc, #252]	; (8005f4c <CTRL_refTarget+0x5b4>)
 8005e50:	edd3 7a00 	vldr	s15, [r3]
 8005e54:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005e58:	4b43      	ldr	r3, [pc, #268]	; (8005f68 <CTRL_refTarget+0x5d0>)
 8005e5a:	edd3 7a00 	vldr	s15, [r3]
 8005e5e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005e62:	4b3f      	ldr	r3, [pc, #252]	; (8005f60 <CTRL_refTarget+0x5c8>)
 8005e64:	edc3 7a00 	vstr	s15, [r3]
			break;
 8005e68:	e33a      	b.n	80064e0 <CTRL_refTarget+0xb48>

		/* acc(????) */
		case CTRL_ACC_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 8005e6a:	4b3b      	ldr	r3, [pc, #236]	; (8005f58 <CTRL_refTarget+0x5c0>)
 8005e6c:	681b      	ldr	r3, [r3, #0]
 8005e6e:	4a3b      	ldr	r2, [pc, #236]	; (8005f5c <CTRL_refTarget+0x5c4>)
 8005e70:	6013      	str	r3, [r2, #0]

			/* CCW */
			if( f_LastAngle > 0 ){
 8005e72:	4b31      	ldr	r3, [pc, #196]	; (8005f38 <CTRL_refTarget+0x5a0>)
 8005e74:	edd3 7a00 	vldr	s15, [r3]
 8005e78:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005e7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005e80:	dd74      	ble.n	8005f6c <CTRL_refTarget+0x5d4>
				if( f_TrgtAngleS < (f_LastAngleS +(f_AccAngleS * 0.001))){
 8005e82:	4b2e      	ldr	r3, [pc, #184]	; (8005f3c <CTRL_refTarget+0x5a4>)
 8005e84:	681b      	ldr	r3, [r3, #0]
 8005e86:	4618      	mov	r0, r3
 8005e88:	f7fa fb86 	bl	8000598 <__aeabi_f2d>
 8005e8c:	4604      	mov	r4, r0
 8005e8e:	460d      	mov	r5, r1
 8005e90:	4b2b      	ldr	r3, [pc, #172]	; (8005f40 <CTRL_refTarget+0x5a8>)
 8005e92:	681b      	ldr	r3, [r3, #0]
 8005e94:	4618      	mov	r0, r3
 8005e96:	f7fa fb7f 	bl	8000598 <__aeabi_f2d>
 8005e9a:	4680      	mov	r8, r0
 8005e9c:	4689      	mov	r9, r1
 8005e9e:	4b29      	ldr	r3, [pc, #164]	; (8005f44 <CTRL_refTarget+0x5ac>)
 8005ea0:	681b      	ldr	r3, [r3, #0]
 8005ea2:	4618      	mov	r0, r3
 8005ea4:	f7fa fb78 	bl	8000598 <__aeabi_f2d>
 8005ea8:	a321      	add	r3, pc, #132	; (adr r3, 8005f30 <CTRL_refTarget+0x598>)
 8005eaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005eae:	f7fa fbcb 	bl	8000648 <__aeabi_dmul>
 8005eb2:	4602      	mov	r2, r0
 8005eb4:	460b      	mov	r3, r1
 8005eb6:	4640      	mov	r0, r8
 8005eb8:	4649      	mov	r1, r9
 8005eba:	f7fa fa0f 	bl	80002dc <__adddf3>
 8005ebe:	4602      	mov	r2, r0
 8005ec0:	460b      	mov	r3, r1
 8005ec2:	4620      	mov	r0, r4
 8005ec4:	4629      	mov	r1, r5
 8005ec6:	f7fa fe31 	bl	8000b2c <__aeabi_dcmplt>
 8005eca:	4603      	mov	r3, r0
 8005ecc:	2b00      	cmp	r3, #0
 8005ece:	d029      	beq.n	8005f24 <CTRL_refTarget+0x58c>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 8005ed0:	4b1c      	ldr	r3, [pc, #112]	; (8005f44 <CTRL_refTarget+0x5ac>)
 8005ed2:	ed93 7a00 	vldr	s14, [r3]
 8005ed6:	4b1d      	ldr	r3, [pc, #116]	; (8005f4c <CTRL_refTarget+0x5b4>)
 8005ed8:	edd3 7a00 	vldr	s15, [r3]
 8005edc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005ee0:	4b19      	ldr	r3, [pc, #100]	; (8005f48 <CTRL_refTarget+0x5b0>)
 8005ee2:	edd3 7a00 	vldr	s15, [r3]
 8005ee6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005eea:	4b14      	ldr	r3, [pc, #80]	; (8005f3c <CTRL_refTarget+0x5a4>)
 8005eec:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8005ef0:	4b15      	ldr	r3, [pc, #84]	; (8005f48 <CTRL_refTarget+0x5b0>)
 8005ef2:	ed93 7a00 	vldr	s14, [r3]
 8005ef6:	4b11      	ldr	r3, [pc, #68]	; (8005f3c <CTRL_refTarget+0x5a4>)
 8005ef8:	edd3 7a00 	vldr	s15, [r3]
 8005efc:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005f00:	4b12      	ldr	r3, [pc, #72]	; (8005f4c <CTRL_refTarget+0x5b4>)
 8005f02:	edd3 7a00 	vldr	s15, [r3]
 8005f06:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005f0a:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005f0e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005f12:	4b0f      	ldr	r3, [pc, #60]	; (8005f50 <CTRL_refTarget+0x5b8>)
 8005f14:	edd3 7a00 	vldr	s15, [r3]
 8005f18:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005f1c:	4b0d      	ldr	r3, [pc, #52]	; (8005f54 <CTRL_refTarget+0x5bc>)
 8005f1e:	edc3 7a00 	vstr	s15, [r3]
 8005f22:	e078      	b.n	8006016 <CTRL_refTarget+0x67e>
//					printf("%5.2f %5.2f %5.4f %5.2f %5.2f\n\r",f_TrgtAngleS,f_AccAngleS,f_Time,f_TrgtAngle,f_LastAngleS);
				}
				else{
					f_TrgtAngle  = f_LastAngle;													// 
 8005f24:	4b04      	ldr	r3, [pc, #16]	; (8005f38 <CTRL_refTarget+0x5a0>)
 8005f26:	681b      	ldr	r3, [r3, #0]
 8005f28:	4a0a      	ldr	r2, [pc, #40]	; (8005f54 <CTRL_refTarget+0x5bc>)
 8005f2a:	6013      	str	r3, [r2, #0]
 8005f2c:	e073      	b.n	8006016 <CTRL_refTarget+0x67e>
 8005f2e:	bf00      	nop
 8005f30:	d2f1a9fc 	.word	0xd2f1a9fc
 8005f34:	3f50624d 	.word	0x3f50624d
 8005f38:	20000280 	.word	0x20000280
 8005f3c:	20000270 	.word	0x20000270
 8005f40:	2000026c 	.word	0x2000026c
 8005f44:	20000264 	.word	0x20000264
 8005f48:	20000268 	.word	0x20000268
 8005f4c:	20000220 	.word	0x20000220
 8005f50:	2000027c 	.word	0x2000027c
 8005f54:	20000288 	.word	0x20000288
 8005f58:	20000228 	.word	0x20000228
 8005f5c:	20000234 	.word	0x20000234
 8005f60:	20000250 	.word	0x20000250
 8005f64:	2000024c 	.word	0x2000024c
 8005f68:	20000248 	.word	0x20000248
				}
			}
			/* CW */
			else{
				if( f_TrgtAngleS > (f_LastAngleS -(f_AccAngleS * 0.001)) ){
 8005f6c:	4bae      	ldr	r3, [pc, #696]	; (8006228 <CTRL_refTarget+0x890>)
 8005f6e:	681b      	ldr	r3, [r3, #0]
 8005f70:	4618      	mov	r0, r3
 8005f72:	f7fa fb11 	bl	8000598 <__aeabi_f2d>
 8005f76:	4604      	mov	r4, r0
 8005f78:	460d      	mov	r5, r1
 8005f7a:	4bac      	ldr	r3, [pc, #688]	; (800622c <CTRL_refTarget+0x894>)
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	4618      	mov	r0, r3
 8005f80:	f7fa fb0a 	bl	8000598 <__aeabi_f2d>
 8005f84:	4680      	mov	r8, r0
 8005f86:	4689      	mov	r9, r1
 8005f88:	4ba9      	ldr	r3, [pc, #676]	; (8006230 <CTRL_refTarget+0x898>)
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	4618      	mov	r0, r3
 8005f8e:	f7fa fb03 	bl	8000598 <__aeabi_f2d>
 8005f92:	a3a3      	add	r3, pc, #652	; (adr r3, 8006220 <CTRL_refTarget+0x888>)
 8005f94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f98:	f7fa fb56 	bl	8000648 <__aeabi_dmul>
 8005f9c:	4602      	mov	r2, r0
 8005f9e:	460b      	mov	r3, r1
 8005fa0:	4640      	mov	r0, r8
 8005fa2:	4649      	mov	r1, r9
 8005fa4:	f7fa f998 	bl	80002d8 <__aeabi_dsub>
 8005fa8:	4602      	mov	r2, r0
 8005faa:	460b      	mov	r3, r1
 8005fac:	4620      	mov	r0, r4
 8005fae:	4629      	mov	r1, r5
 8005fb0:	f7fa fdda 	bl	8000b68 <__aeabi_dcmpgt>
 8005fb4:	4603      	mov	r3, r0
 8005fb6:	2b00      	cmp	r3, #0
 8005fb8:	d029      	beq.n	800600e <CTRL_refTarget+0x676>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 8005fba:	4b9d      	ldr	r3, [pc, #628]	; (8006230 <CTRL_refTarget+0x898>)
 8005fbc:	ed93 7a00 	vldr	s14, [r3]
 8005fc0:	4b9c      	ldr	r3, [pc, #624]	; (8006234 <CTRL_refTarget+0x89c>)
 8005fc2:	edd3 7a00 	vldr	s15, [r3]
 8005fc6:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005fca:	4b9b      	ldr	r3, [pc, #620]	; (8006238 <CTRL_refTarget+0x8a0>)
 8005fcc:	edd3 7a00 	vldr	s15, [r3]
 8005fd0:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005fd4:	4b94      	ldr	r3, [pc, #592]	; (8006228 <CTRL_refTarget+0x890>)
 8005fd6:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8005fda:	4b97      	ldr	r3, [pc, #604]	; (8006238 <CTRL_refTarget+0x8a0>)
 8005fdc:	ed93 7a00 	vldr	s14, [r3]
 8005fe0:	4b91      	ldr	r3, [pc, #580]	; (8006228 <CTRL_refTarget+0x890>)
 8005fe2:	edd3 7a00 	vldr	s15, [r3]
 8005fe6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8005fea:	4b92      	ldr	r3, [pc, #584]	; (8006234 <CTRL_refTarget+0x89c>)
 8005fec:	edd3 7a00 	vldr	s15, [r3]
 8005ff0:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005ff4:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8005ff8:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8005ffc:	4b8f      	ldr	r3, [pc, #572]	; (800623c <CTRL_refTarget+0x8a4>)
 8005ffe:	edd3 7a00 	vldr	s15, [r3]
 8006002:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006006:	4b8e      	ldr	r3, [pc, #568]	; (8006240 <CTRL_refTarget+0x8a8>)
 8006008:	edc3 7a00 	vstr	s15, [r3]
 800600c:	e003      	b.n	8006016 <CTRL_refTarget+0x67e>
//					printf("%5.2f %5.2f %5.4f %5.2f %5.2f\n\r",f_TrgtAngleS,f_AccAngleS,f_Time,f_TrgtAngle,f_LastAngleS);
				}
				else{
					f_TrgtAngle  = f_LastAngle;													// 
 800600e:	4b8d      	ldr	r3, [pc, #564]	; (8006244 <CTRL_refTarget+0x8ac>)
 8006010:	681b      	ldr	r3, [r3, #0]
 8006012:	4a8b      	ldr	r2, [pc, #556]	; (8006240 <CTRL_refTarget+0x8a8>)
 8006014:	6013      	str	r3, [r2, #0]
				}
			}

			/* Position CTRL */
			if( f_LastDist > (f_TrgtDist - (f_TrgtSpeed * 0.001)) ){													// ????
 8006016:	4b8c      	ldr	r3, [pc, #560]	; (8006248 <CTRL_refTarget+0x8b0>)
 8006018:	681b      	ldr	r3, [r3, #0]
 800601a:	4618      	mov	r0, r3
 800601c:	f7fa fabc 	bl	8000598 <__aeabi_f2d>
 8006020:	4604      	mov	r4, r0
 8006022:	460d      	mov	r5, r1
 8006024:	4b89      	ldr	r3, [pc, #548]	; (800624c <CTRL_refTarget+0x8b4>)
 8006026:	681b      	ldr	r3, [r3, #0]
 8006028:	4618      	mov	r0, r3
 800602a:	f7fa fab5 	bl	8000598 <__aeabi_f2d>
 800602e:	4680      	mov	r8, r0
 8006030:	4689      	mov	r9, r1
 8006032:	4b87      	ldr	r3, [pc, #540]	; (8006250 <CTRL_refTarget+0x8b8>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	4618      	mov	r0, r3
 8006038:	f7fa faae 	bl	8000598 <__aeabi_f2d>
 800603c:	a378      	add	r3, pc, #480	; (adr r3, 8006220 <CTRL_refTarget+0x888>)
 800603e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006042:	f7fa fb01 	bl	8000648 <__aeabi_dmul>
 8006046:	4602      	mov	r2, r0
 8006048:	460b      	mov	r3, r1
 800604a:	4640      	mov	r0, r8
 800604c:	4649      	mov	r1, r9
 800604e:	f7fa f943 	bl	80002d8 <__aeabi_dsub>
 8006052:	4602      	mov	r2, r0
 8006054:	460b      	mov	r3, r1
 8006056:	4620      	mov	r0, r4
 8006058:	4629      	mov	r1, r5
 800605a:	f7fa fd85 	bl	8000b68 <__aeabi_dcmpgt>
 800605e:	4603      	mov	r3, r0
 8006060:	2b00      	cmp	r3, #0
 8006062:	d010      	beq.n	8006086 <CTRL_refTarget+0x6ee>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;							// 
 8006064:	4b7a      	ldr	r3, [pc, #488]	; (8006250 <CTRL_refTarget+0x8b8>)
 8006066:	ed93 7a00 	vldr	s14, [r3]
 800606a:	4b72      	ldr	r3, [pc, #456]	; (8006234 <CTRL_refTarget+0x89c>)
 800606c:	edd3 7a00 	vldr	s15, [r3]
 8006070:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006074:	4b77      	ldr	r3, [pc, #476]	; (8006254 <CTRL_refTarget+0x8bc>)
 8006076:	edd3 7a00 	vldr	s15, [r3]
 800607a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800607e:	4b73      	ldr	r3, [pc, #460]	; (800624c <CTRL_refTarget+0x8b4>)
 8006080:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 8006084:	e22c      	b.n	80064e0 <CTRL_refTarget+0xb48>
				f_TrgtDist  = f_LastDist;													// 
 8006086:	4b70      	ldr	r3, [pc, #448]	; (8006248 <CTRL_refTarget+0x8b0>)
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	4a70      	ldr	r2, [pc, #448]	; (800624c <CTRL_refTarget+0x8b4>)
 800608c:	6013      	str	r3, [r2, #0]
			break;
 800608e:	e227      	b.n	80064e0 <CTRL_refTarget+0xb48>

		/* const(sura) */
		case CTRL_CONST_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 8006090:	4b71      	ldr	r3, [pc, #452]	; (8006258 <CTRL_refTarget+0x8c0>)
 8006092:	681b      	ldr	r3, [r3, #0]
 8006094:	4a6e      	ldr	r2, [pc, #440]	; (8006250 <CTRL_refTarget+0x8b8>)
 8006096:	6013      	str	r3, [r2, #0]
			f_TrgtAngleS = f_BaseAngleS;							// 
 8006098:	4b67      	ldr	r3, [pc, #412]	; (8006238 <CTRL_refTarget+0x8a0>)
 800609a:	681b      	ldr	r3, [r3, #0]
 800609c:	4a62      	ldr	r2, [pc, #392]	; (8006228 <CTRL_refTarget+0x890>)
 800609e:	6013      	str	r3, [r2, #0]

			/* CCW */
			if( f_LastAngle > 0 ){
 80060a0:	4b68      	ldr	r3, [pc, #416]	; (8006244 <CTRL_refTarget+0x8ac>)
 80060a2:	edd3 7a00 	vldr	s15, [r3]
 80060a6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80060aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80060ae:	dd3c      	ble.n	800612a <CTRL_refTarget+0x792>
				if( f_TrgtAngle < (f_LastAngle +(f_AccAngleS * 0.001)) ){
 80060b0:	4b63      	ldr	r3, [pc, #396]	; (8006240 <CTRL_refTarget+0x8a8>)
 80060b2:	681b      	ldr	r3, [r3, #0]
 80060b4:	4618      	mov	r0, r3
 80060b6:	f7fa fa6f 	bl	8000598 <__aeabi_f2d>
 80060ba:	4604      	mov	r4, r0
 80060bc:	460d      	mov	r5, r1
 80060be:	4b61      	ldr	r3, [pc, #388]	; (8006244 <CTRL_refTarget+0x8ac>)
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	4618      	mov	r0, r3
 80060c4:	f7fa fa68 	bl	8000598 <__aeabi_f2d>
 80060c8:	4680      	mov	r8, r0
 80060ca:	4689      	mov	r9, r1
 80060cc:	4b58      	ldr	r3, [pc, #352]	; (8006230 <CTRL_refTarget+0x898>)
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	4618      	mov	r0, r3
 80060d2:	f7fa fa61 	bl	8000598 <__aeabi_f2d>
 80060d6:	a352      	add	r3, pc, #328	; (adr r3, 8006220 <CTRL_refTarget+0x888>)
 80060d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80060dc:	f7fa fab4 	bl	8000648 <__aeabi_dmul>
 80060e0:	4602      	mov	r2, r0
 80060e2:	460b      	mov	r3, r1
 80060e4:	4640      	mov	r0, r8
 80060e6:	4649      	mov	r1, r9
 80060e8:	f7fa f8f8 	bl	80002dc <__adddf3>
 80060ec:	4602      	mov	r2, r0
 80060ee:	460b      	mov	r3, r1
 80060f0:	4620      	mov	r0, r4
 80060f2:	4629      	mov	r1, r5
 80060f4:	f7fa fd1a 	bl	8000b2c <__aeabi_dcmplt>
 80060f8:	4603      	mov	r3, r0
 80060fa:	2b00      	cmp	r3, #0
 80060fc:	d010      	beq.n	8006120 <CTRL_refTarget+0x788>
					f_TrgtAngle  = f_BaseAngle + f_TrgtAngleS * f_Time;			// 
 80060fe:	4b4a      	ldr	r3, [pc, #296]	; (8006228 <CTRL_refTarget+0x890>)
 8006100:	ed93 7a00 	vldr	s14, [r3]
 8006104:	4b4b      	ldr	r3, [pc, #300]	; (8006234 <CTRL_refTarget+0x89c>)
 8006106:	edd3 7a00 	vldr	s15, [r3]
 800610a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800610e:	4b4b      	ldr	r3, [pc, #300]	; (800623c <CTRL_refTarget+0x8a4>)
 8006110:	edd3 7a00 	vldr	s15, [r3]
 8006114:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006118:	4b49      	ldr	r3, [pc, #292]	; (8006240 <CTRL_refTarget+0x8a8>)
 800611a:	edc3 7a00 	vstr	s15, [r3]
 800611e:	e040      	b.n	80061a2 <CTRL_refTarget+0x80a>
				}
				else{
					f_TrgtAngle  = f_LastAngle;									// 
 8006120:	4b48      	ldr	r3, [pc, #288]	; (8006244 <CTRL_refTarget+0x8ac>)
 8006122:	681b      	ldr	r3, [r3, #0]
 8006124:	4a46      	ldr	r2, [pc, #280]	; (8006240 <CTRL_refTarget+0x8a8>)
 8006126:	6013      	str	r3, [r2, #0]
 8006128:	e03b      	b.n	80061a2 <CTRL_refTarget+0x80a>
				}
			}
			/* CW */
			else{
				if( f_TrgtAngle > (f_LastAngle -(f_AccAngleS * 0.001)) ){
 800612a:	4b45      	ldr	r3, [pc, #276]	; (8006240 <CTRL_refTarget+0x8a8>)
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	4618      	mov	r0, r3
 8006130:	f7fa fa32 	bl	8000598 <__aeabi_f2d>
 8006134:	4604      	mov	r4, r0
 8006136:	460d      	mov	r5, r1
 8006138:	4b42      	ldr	r3, [pc, #264]	; (8006244 <CTRL_refTarget+0x8ac>)
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	4618      	mov	r0, r3
 800613e:	f7fa fa2b 	bl	8000598 <__aeabi_f2d>
 8006142:	4680      	mov	r8, r0
 8006144:	4689      	mov	r9, r1
 8006146:	4b3a      	ldr	r3, [pc, #232]	; (8006230 <CTRL_refTarget+0x898>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	4618      	mov	r0, r3
 800614c:	f7fa fa24 	bl	8000598 <__aeabi_f2d>
 8006150:	a333      	add	r3, pc, #204	; (adr r3, 8006220 <CTRL_refTarget+0x888>)
 8006152:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006156:	f7fa fa77 	bl	8000648 <__aeabi_dmul>
 800615a:	4602      	mov	r2, r0
 800615c:	460b      	mov	r3, r1
 800615e:	4640      	mov	r0, r8
 8006160:	4649      	mov	r1, r9
 8006162:	f7fa f8b9 	bl	80002d8 <__aeabi_dsub>
 8006166:	4602      	mov	r2, r0
 8006168:	460b      	mov	r3, r1
 800616a:	4620      	mov	r0, r4
 800616c:	4629      	mov	r1, r5
 800616e:	f7fa fcfb 	bl	8000b68 <__aeabi_dcmpgt>
 8006172:	4603      	mov	r3, r0
 8006174:	2b00      	cmp	r3, #0
 8006176:	d010      	beq.n	800619a <CTRL_refTarget+0x802>
					f_TrgtAngle  = f_BaseAngle + f_TrgtAngleS * f_Time;			// 
 8006178:	4b2b      	ldr	r3, [pc, #172]	; (8006228 <CTRL_refTarget+0x890>)
 800617a:	ed93 7a00 	vldr	s14, [r3]
 800617e:	4b2d      	ldr	r3, [pc, #180]	; (8006234 <CTRL_refTarget+0x89c>)
 8006180:	edd3 7a00 	vldr	s15, [r3]
 8006184:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006188:	4b2c      	ldr	r3, [pc, #176]	; (800623c <CTRL_refTarget+0x8a4>)
 800618a:	edd3 7a00 	vldr	s15, [r3]
 800618e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006192:	4b2b      	ldr	r3, [pc, #172]	; (8006240 <CTRL_refTarget+0x8a8>)
 8006194:	edc3 7a00 	vstr	s15, [r3]
 8006198:	e003      	b.n	80061a2 <CTRL_refTarget+0x80a>
				}
				else{
					f_TrgtAngle  = f_LastAngle;									// 
 800619a:	4b2a      	ldr	r3, [pc, #168]	; (8006244 <CTRL_refTarget+0x8ac>)
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	4a28      	ldr	r2, [pc, #160]	; (8006240 <CTRL_refTarget+0x8a8>)
 80061a0:	6013      	str	r3, [r2, #0]
				}
			}

			/* Position CTRL */
			if( f_LastDist > (f_TrgtDist - (f_TrgtSpeed * 0.001)) ){													// ????
 80061a2:	4b29      	ldr	r3, [pc, #164]	; (8006248 <CTRL_refTarget+0x8b0>)
 80061a4:	681b      	ldr	r3, [r3, #0]
 80061a6:	4618      	mov	r0, r3
 80061a8:	f7fa f9f6 	bl	8000598 <__aeabi_f2d>
 80061ac:	4604      	mov	r4, r0
 80061ae:	460d      	mov	r5, r1
 80061b0:	4b26      	ldr	r3, [pc, #152]	; (800624c <CTRL_refTarget+0x8b4>)
 80061b2:	681b      	ldr	r3, [r3, #0]
 80061b4:	4618      	mov	r0, r3
 80061b6:	f7fa f9ef 	bl	8000598 <__aeabi_f2d>
 80061ba:	4680      	mov	r8, r0
 80061bc:	4689      	mov	r9, r1
 80061be:	4b24      	ldr	r3, [pc, #144]	; (8006250 <CTRL_refTarget+0x8b8>)
 80061c0:	681b      	ldr	r3, [r3, #0]
 80061c2:	4618      	mov	r0, r3
 80061c4:	f7fa f9e8 	bl	8000598 <__aeabi_f2d>
 80061c8:	a315      	add	r3, pc, #84	; (adr r3, 8006220 <CTRL_refTarget+0x888>)
 80061ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061ce:	f7fa fa3b 	bl	8000648 <__aeabi_dmul>
 80061d2:	4602      	mov	r2, r0
 80061d4:	460b      	mov	r3, r1
 80061d6:	4640      	mov	r0, r8
 80061d8:	4649      	mov	r1, r9
 80061da:	f7fa f87d 	bl	80002d8 <__aeabi_dsub>
 80061de:	4602      	mov	r2, r0
 80061e0:	460b      	mov	r3, r1
 80061e2:	4620      	mov	r0, r4
 80061e4:	4629      	mov	r1, r5
 80061e6:	f7fa fcbf 	bl	8000b68 <__aeabi_dcmpgt>
 80061ea:	4603      	mov	r3, r0
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	d010      	beq.n	8006212 <CTRL_refTarget+0x87a>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;							// 
 80061f0:	4b17      	ldr	r3, [pc, #92]	; (8006250 <CTRL_refTarget+0x8b8>)
 80061f2:	ed93 7a00 	vldr	s14, [r3]
 80061f6:	4b0f      	ldr	r3, [pc, #60]	; (8006234 <CTRL_refTarget+0x89c>)
 80061f8:	edd3 7a00 	vldr	s15, [r3]
 80061fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006200:	4b14      	ldr	r3, [pc, #80]	; (8006254 <CTRL_refTarget+0x8bc>)
 8006202:	edd3 7a00 	vldr	s15, [r3]
 8006206:	ee77 7a27 	vadd.f32	s15, s14, s15
 800620a:	4b10      	ldr	r3, [pc, #64]	; (800624c <CTRL_refTarget+0x8b4>)
 800620c:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 8006210:	e166      	b.n	80064e0 <CTRL_refTarget+0xb48>
				f_TrgtDist  = f_LastDist;													// 
 8006212:	4b0d      	ldr	r3, [pc, #52]	; (8006248 <CTRL_refTarget+0x8b0>)
 8006214:	681b      	ldr	r3, [r3, #0]
 8006216:	4a0d      	ldr	r2, [pc, #52]	; (800624c <CTRL_refTarget+0x8b4>)
 8006218:	6013      	str	r3, [r2, #0]
			break;
 800621a:	e161      	b.n	80064e0 <CTRL_refTarget+0xb48>
 800621c:	f3af 8000 	nop.w
 8006220:	d2f1a9fc 	.word	0xd2f1a9fc
 8006224:	3f50624d 	.word	0x3f50624d
 8006228:	20000270 	.word	0x20000270
 800622c:	2000026c 	.word	0x2000026c
 8006230:	20000264 	.word	0x20000264
 8006234:	20000220 	.word	0x20000220
 8006238:	20000268 	.word	0x20000268
 800623c:	2000027c 	.word	0x2000027c
 8006240:	20000288 	.word	0x20000288
 8006244:	20000280 	.word	0x20000280
 8006248:	2000024c 	.word	0x2000024c
 800624c:	20000250 	.word	0x20000250
 8006250:	20000234 	.word	0x20000234
 8006254:	20000248 	.word	0x20000248
 8006258:	20000228 	.word	0x20000228

		/* dec(sura) */
		case CTRL_DEC_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 800625c:	4ba4      	ldr	r3, [pc, #656]	; (80064f0 <CTRL_refTarget+0xb58>)
 800625e:	681b      	ldr	r3, [r3, #0]
 8006260:	4aa4      	ldr	r2, [pc, #656]	; (80064f4 <CTRL_refTarget+0xb5c>)
 8006262:	6013      	str	r3, [r2, #0]

			/* CCW */
			if( f_LastAngle > 0 ){
 8006264:	4ba4      	ldr	r3, [pc, #656]	; (80064f8 <CTRL_refTarget+0xb60>)
 8006266:	edd3 7a00 	vldr	s15, [r3]
 800626a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800626e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006272:	dd59      	ble.n	8006328 <CTRL_refTarget+0x990>
				if( f_TrgtAngleS > (f_LastAngle -(f_AccAngleS * 0.001)) ){
 8006274:	4ba1      	ldr	r3, [pc, #644]	; (80064fc <CTRL_refTarget+0xb64>)
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	4618      	mov	r0, r3
 800627a:	f7fa f98d 	bl	8000598 <__aeabi_f2d>
 800627e:	4604      	mov	r4, r0
 8006280:	460d      	mov	r5, r1
 8006282:	4b9d      	ldr	r3, [pc, #628]	; (80064f8 <CTRL_refTarget+0xb60>)
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4618      	mov	r0, r3
 8006288:	f7fa f986 	bl	8000598 <__aeabi_f2d>
 800628c:	4680      	mov	r8, r0
 800628e:	4689      	mov	r9, r1
 8006290:	4b9b      	ldr	r3, [pc, #620]	; (8006500 <CTRL_refTarget+0xb68>)
 8006292:	681b      	ldr	r3, [r3, #0]
 8006294:	4618      	mov	r0, r3
 8006296:	f7fa f97f 	bl	8000598 <__aeabi_f2d>
 800629a:	a393      	add	r3, pc, #588	; (adr r3, 80064e8 <CTRL_refTarget+0xb50>)
 800629c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062a0:	f7fa f9d2 	bl	8000648 <__aeabi_dmul>
 80062a4:	4602      	mov	r2, r0
 80062a6:	460b      	mov	r3, r1
 80062a8:	4640      	mov	r0, r8
 80062aa:	4649      	mov	r1, r9
 80062ac:	f7fa f814 	bl	80002d8 <__aeabi_dsub>
 80062b0:	4602      	mov	r2, r0
 80062b2:	460b      	mov	r3, r1
 80062b4:	4620      	mov	r0, r4
 80062b6:	4629      	mov	r1, r5
 80062b8:	f7fa fc56 	bl	8000b68 <__aeabi_dcmpgt>
 80062bc:	4603      	mov	r3, r0
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d029      	beq.n	8006316 <CTRL_refTarget+0x97e>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 80062c2:	4b8f      	ldr	r3, [pc, #572]	; (8006500 <CTRL_refTarget+0xb68>)
 80062c4:	ed93 7a00 	vldr	s14, [r3]
 80062c8:	4b8e      	ldr	r3, [pc, #568]	; (8006504 <CTRL_refTarget+0xb6c>)
 80062ca:	edd3 7a00 	vldr	s15, [r3]
 80062ce:	ee27 7a27 	vmul.f32	s14, s14, s15
 80062d2:	4b8d      	ldr	r3, [pc, #564]	; (8006508 <CTRL_refTarget+0xb70>)
 80062d4:	edd3 7a00 	vldr	s15, [r3]
 80062d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80062dc:	4b87      	ldr	r3, [pc, #540]	; (80064fc <CTRL_refTarget+0xb64>)
 80062de:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 80062e2:	4b89      	ldr	r3, [pc, #548]	; (8006508 <CTRL_refTarget+0xb70>)
 80062e4:	ed93 7a00 	vldr	s14, [r3]
 80062e8:	4b84      	ldr	r3, [pc, #528]	; (80064fc <CTRL_refTarget+0xb64>)
 80062ea:	edd3 7a00 	vldr	s15, [r3]
 80062ee:	ee37 7a27 	vadd.f32	s14, s14, s15
 80062f2:	4b84      	ldr	r3, [pc, #528]	; (8006504 <CTRL_refTarget+0xb6c>)
 80062f4:	edd3 7a00 	vldr	s15, [r3]
 80062f8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80062fc:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8006300:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006304:	4b81      	ldr	r3, [pc, #516]	; (800650c <CTRL_refTarget+0xb74>)
 8006306:	edd3 7a00 	vldr	s15, [r3]
 800630a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800630e:	4b80      	ldr	r3, [pc, #512]	; (8006510 <CTRL_refTarget+0xb78>)
 8006310:	edc3 7a00 	vstr	s15, [r3]
 8006314:	e061      	b.n	80063da <CTRL_refTarget+0xa42>
				}
				else{
					f_TrgtAngleS = 0.0;
 8006316:	4b79      	ldr	r3, [pc, #484]	; (80064fc <CTRL_refTarget+0xb64>)
 8006318:	f04f 0200 	mov.w	r2, #0
 800631c:	601a      	str	r2, [r3, #0]
					f_TrgtAngle  = f_LastAngle;													// 
 800631e:	4b76      	ldr	r3, [pc, #472]	; (80064f8 <CTRL_refTarget+0xb60>)
 8006320:	681b      	ldr	r3, [r3, #0]
 8006322:	4a7b      	ldr	r2, [pc, #492]	; (8006510 <CTRL_refTarget+0xb78>)
 8006324:	6013      	str	r3, [r2, #0]
 8006326:	e058      	b.n	80063da <CTRL_refTarget+0xa42>
				}
			}
			/*CW*/
			else{
				if( f_TrgtAngleS < (f_LastAngle +(f_AccAngleS * 0.001)) ){
 8006328:	4b74      	ldr	r3, [pc, #464]	; (80064fc <CTRL_refTarget+0xb64>)
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	4618      	mov	r0, r3
 800632e:	f7fa f933 	bl	8000598 <__aeabi_f2d>
 8006332:	4604      	mov	r4, r0
 8006334:	460d      	mov	r5, r1
 8006336:	4b70      	ldr	r3, [pc, #448]	; (80064f8 <CTRL_refTarget+0xb60>)
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4618      	mov	r0, r3
 800633c:	f7fa f92c 	bl	8000598 <__aeabi_f2d>
 8006340:	4680      	mov	r8, r0
 8006342:	4689      	mov	r9, r1
 8006344:	4b6e      	ldr	r3, [pc, #440]	; (8006500 <CTRL_refTarget+0xb68>)
 8006346:	681b      	ldr	r3, [r3, #0]
 8006348:	4618      	mov	r0, r3
 800634a:	f7fa f925 	bl	8000598 <__aeabi_f2d>
 800634e:	a366      	add	r3, pc, #408	; (adr r3, 80064e8 <CTRL_refTarget+0xb50>)
 8006350:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006354:	f7fa f978 	bl	8000648 <__aeabi_dmul>
 8006358:	4602      	mov	r2, r0
 800635a:	460b      	mov	r3, r1
 800635c:	4640      	mov	r0, r8
 800635e:	4649      	mov	r1, r9
 8006360:	f7f9 ffbc 	bl	80002dc <__adddf3>
 8006364:	4602      	mov	r2, r0
 8006366:	460b      	mov	r3, r1
 8006368:	4620      	mov	r0, r4
 800636a:	4629      	mov	r1, r5
 800636c:	f7fa fbde 	bl	8000b2c <__aeabi_dcmplt>
 8006370:	4603      	mov	r3, r0
 8006372:	2b00      	cmp	r3, #0
 8006374:	d029      	beq.n	80063ca <CTRL_refTarget+0xa32>
					f_TrgtAngleS = f_BaseAngleS + f_AccAngleS * f_Time;							// 
 8006376:	4b62      	ldr	r3, [pc, #392]	; (8006500 <CTRL_refTarget+0xb68>)
 8006378:	ed93 7a00 	vldr	s14, [r3]
 800637c:	4b61      	ldr	r3, [pc, #388]	; (8006504 <CTRL_refTarget+0xb6c>)
 800637e:	edd3 7a00 	vldr	s15, [r3]
 8006382:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006386:	4b60      	ldr	r3, [pc, #384]	; (8006508 <CTRL_refTarget+0xb70>)
 8006388:	edd3 7a00 	vldr	s15, [r3]
 800638c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006390:	4b5a      	ldr	r3, [pc, #360]	; (80064fc <CTRL_refTarget+0xb64>)
 8006392:	edc3 7a00 	vstr	s15, [r3]
					f_TrgtAngle  = f_BaseAngle + ( f_BaseAngleS + f_TrgtAngleS ) * f_Time / 2;	// 
 8006396:	4b5c      	ldr	r3, [pc, #368]	; (8006508 <CTRL_refTarget+0xb70>)
 8006398:	ed93 7a00 	vldr	s14, [r3]
 800639c:	4b57      	ldr	r3, [pc, #348]	; (80064fc <CTRL_refTarget+0xb64>)
 800639e:	edd3 7a00 	vldr	s15, [r3]
 80063a2:	ee37 7a27 	vadd.f32	s14, s14, s15
 80063a6:	4b57      	ldr	r3, [pc, #348]	; (8006504 <CTRL_refTarget+0xb6c>)
 80063a8:	edd3 7a00 	vldr	s15, [r3]
 80063ac:	ee67 7a27 	vmul.f32	s15, s14, s15
 80063b0:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80063b4:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80063b8:	4b54      	ldr	r3, [pc, #336]	; (800650c <CTRL_refTarget+0xb74>)
 80063ba:	edd3 7a00 	vldr	s15, [r3]
 80063be:	ee77 7a27 	vadd.f32	s15, s14, s15
 80063c2:	4b53      	ldr	r3, [pc, #332]	; (8006510 <CTRL_refTarget+0xb78>)
 80063c4:	edc3 7a00 	vstr	s15, [r3]
 80063c8:	e007      	b.n	80063da <CTRL_refTarget+0xa42>
				}
				else{
					f_TrgtAngleS = 0.0;
 80063ca:	4b4c      	ldr	r3, [pc, #304]	; (80064fc <CTRL_refTarget+0xb64>)
 80063cc:	f04f 0200 	mov.w	r2, #0
 80063d0:	601a      	str	r2, [r3, #0]
					f_TrgtAngle  = f_LastAngle;													// 
 80063d2:	4b49      	ldr	r3, [pc, #292]	; (80064f8 <CTRL_refTarget+0xb60>)
 80063d4:	681b      	ldr	r3, [r3, #0]
 80063d6:	4a4e      	ldr	r2, [pc, #312]	; (8006510 <CTRL_refTarget+0xb78>)
 80063d8:	6013      	str	r3, [r2, #0]
				}
			}

			/* Position CTRL */
			if( f_LastDist > (f_TrgtDist - (f_TrgtSpeed * 0.001)) ){													// ????
 80063da:	4b4e      	ldr	r3, [pc, #312]	; (8006514 <CTRL_refTarget+0xb7c>)
 80063dc:	681b      	ldr	r3, [r3, #0]
 80063de:	4618      	mov	r0, r3
 80063e0:	f7fa f8da 	bl	8000598 <__aeabi_f2d>
 80063e4:	4604      	mov	r4, r0
 80063e6:	460d      	mov	r5, r1
 80063e8:	4b4b      	ldr	r3, [pc, #300]	; (8006518 <CTRL_refTarget+0xb80>)
 80063ea:	681b      	ldr	r3, [r3, #0]
 80063ec:	4618      	mov	r0, r3
 80063ee:	f7fa f8d3 	bl	8000598 <__aeabi_f2d>
 80063f2:	4680      	mov	r8, r0
 80063f4:	4689      	mov	r9, r1
 80063f6:	4b3f      	ldr	r3, [pc, #252]	; (80064f4 <CTRL_refTarget+0xb5c>)
 80063f8:	681b      	ldr	r3, [r3, #0]
 80063fa:	4618      	mov	r0, r3
 80063fc:	f7fa f8cc 	bl	8000598 <__aeabi_f2d>
 8006400:	a339      	add	r3, pc, #228	; (adr r3, 80064e8 <CTRL_refTarget+0xb50>)
 8006402:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006406:	f7fa f91f 	bl	8000648 <__aeabi_dmul>
 800640a:	4602      	mov	r2, r0
 800640c:	460b      	mov	r3, r1
 800640e:	4640      	mov	r0, r8
 8006410:	4649      	mov	r1, r9
 8006412:	f7f9 ff61 	bl	80002d8 <__aeabi_dsub>
 8006416:	4602      	mov	r2, r0
 8006418:	460b      	mov	r3, r1
 800641a:	4620      	mov	r0, r4
 800641c:	4629      	mov	r1, r5
 800641e:	f7fa fba3 	bl	8000b68 <__aeabi_dcmpgt>
 8006422:	4603      	mov	r3, r0
 8006424:	2b00      	cmp	r3, #0
 8006426:	d010      	beq.n	800644a <CTRL_refTarget+0xab2>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;							// 
 8006428:	4b32      	ldr	r3, [pc, #200]	; (80064f4 <CTRL_refTarget+0xb5c>)
 800642a:	ed93 7a00 	vldr	s14, [r3]
 800642e:	4b35      	ldr	r3, [pc, #212]	; (8006504 <CTRL_refTarget+0xb6c>)
 8006430:	edd3 7a00 	vldr	s15, [r3]
 8006434:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006438:	4b38      	ldr	r3, [pc, #224]	; (800651c <CTRL_refTarget+0xb84>)
 800643a:	edd3 7a00 	vldr	s15, [r3]
 800643e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006442:	4b35      	ldr	r3, [pc, #212]	; (8006518 <CTRL_refTarget+0xb80>)
 8006444:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtDist  = f_LastDist;													// 
			}
			break;
 8006448:	e04a      	b.n	80064e0 <CTRL_refTarget+0xb48>
				f_TrgtDist  = f_LastDist;													// 
 800644a:	4b32      	ldr	r3, [pc, #200]	; (8006514 <CTRL_refTarget+0xb7c>)
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	4a32      	ldr	r2, [pc, #200]	; (8006518 <CTRL_refTarget+0xb80>)
 8006450:	6013      	str	r3, [r2, #0]
			break;
 8006452:	e045      	b.n	80064e0 <CTRL_refTarget+0xb48>

		/* escape(sura) */
		case CTRL_EXIT_SURA:
			f_TrgtSpeed = f_BaseSpeed;
 8006454:	4b26      	ldr	r3, [pc, #152]	; (80064f0 <CTRL_refTarget+0xb58>)
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	4a26      	ldr	r2, [pc, #152]	; (80064f4 <CTRL_refTarget+0xb5c>)
 800645a:	6013      	str	r3, [r2, #0]
			f_TrgtAngleS = 0;
 800645c:	4b27      	ldr	r3, [pc, #156]	; (80064fc <CTRL_refTarget+0xb64>)
 800645e:	f04f 0200 	mov.w	r2, #0
 8006462:	601a      	str	r2, [r3, #0]
			if( f_TrgtDist <= (f_LastDist -f_TrgtSpeed * 0.001)){
 8006464:	4b2c      	ldr	r3, [pc, #176]	; (8006518 <CTRL_refTarget+0xb80>)
 8006466:	681b      	ldr	r3, [r3, #0]
 8006468:	4618      	mov	r0, r3
 800646a:	f7fa f895 	bl	8000598 <__aeabi_f2d>
 800646e:	4604      	mov	r4, r0
 8006470:	460d      	mov	r5, r1
 8006472:	4b28      	ldr	r3, [pc, #160]	; (8006514 <CTRL_refTarget+0xb7c>)
 8006474:	681b      	ldr	r3, [r3, #0]
 8006476:	4618      	mov	r0, r3
 8006478:	f7fa f88e 	bl	8000598 <__aeabi_f2d>
 800647c:	4680      	mov	r8, r0
 800647e:	4689      	mov	r9, r1
 8006480:	4b1c      	ldr	r3, [pc, #112]	; (80064f4 <CTRL_refTarget+0xb5c>)
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	4618      	mov	r0, r3
 8006486:	f7fa f887 	bl	8000598 <__aeabi_f2d>
 800648a:	a317      	add	r3, pc, #92	; (adr r3, 80064e8 <CTRL_refTarget+0xb50>)
 800648c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006490:	f7fa f8da 	bl	8000648 <__aeabi_dmul>
 8006494:	4602      	mov	r2, r0
 8006496:	460b      	mov	r3, r1
 8006498:	4640      	mov	r0, r8
 800649a:	4649      	mov	r1, r9
 800649c:	f7f9 ff1c 	bl	80002d8 <__aeabi_dsub>
 80064a0:	4602      	mov	r2, r0
 80064a2:	460b      	mov	r3, r1
 80064a4:	4620      	mov	r0, r4
 80064a6:	4629      	mov	r1, r5
 80064a8:	f7fa fb4a 	bl	8000b40 <__aeabi_dcmple>
 80064ac:	4603      	mov	r3, r0
 80064ae:	2b00      	cmp	r3, #0
 80064b0:	d010      	beq.n	80064d4 <CTRL_refTarget+0xb3c>
				f_TrgtDist  = f_BaseDist + f_TrgtSpeed * f_Time;								// 
 80064b2:	4b10      	ldr	r3, [pc, #64]	; (80064f4 <CTRL_refTarget+0xb5c>)
 80064b4:	ed93 7a00 	vldr	s14, [r3]
 80064b8:	4b12      	ldr	r3, [pc, #72]	; (8006504 <CTRL_refTarget+0xb6c>)
 80064ba:	edd3 7a00 	vldr	s15, [r3]
 80064be:	ee27 7a27 	vmul.f32	s14, s14, s15
 80064c2:	4b16      	ldr	r3, [pc, #88]	; (800651c <CTRL_refTarget+0xb84>)
 80064c4:	edd3 7a00 	vldr	s15, [r3]
 80064c8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80064cc:	4b12      	ldr	r3, [pc, #72]	; (8006518 <CTRL_refTarget+0xb80>)
 80064ce:	edc3 7a00 	vstr	s15, [r3]
			}
			else{
				f_TrgtDist  = f_LastDist;														// 
			}
			break;
 80064d2:	e005      	b.n	80064e0 <CTRL_refTarget+0xb48>
				f_TrgtDist  = f_LastDist;														// 
 80064d4:	4b0f      	ldr	r3, [pc, #60]	; (8006514 <CTRL_refTarget+0xb7c>)
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	4a0f      	ldr	r2, [pc, #60]	; (8006518 <CTRL_refTarget+0xb80>)
 80064da:	6013      	str	r3, [r2, #0]
			break;
 80064dc:	e000      	b.n	80064e0 <CTRL_refTarget+0xb48>

		/* etc */
		default:
			break;
 80064de:	bf00      	nop
	}
}
 80064e0:	bf00      	nop
 80064e2:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80064e6:	bf00      	nop
 80064e8:	d2f1a9fc 	.word	0xd2f1a9fc
 80064ec:	3f50624d 	.word	0x3f50624d
 80064f0:	20000228 	.word	0x20000228
 80064f4:	20000234 	.word	0x20000234
 80064f8:	20000280 	.word	0x20000280
 80064fc:	20000270 	.word	0x20000270
 8006500:	20000264 	.word	0x20000264
 8006504:	20000220 	.word	0x20000220
 8006508:	20000268 	.word	0x20000268
 800650c:	2000027c 	.word	0x2000027c
 8006510:	20000288 	.word	0x20000288
 8006514:	2000024c 	.word	0x2000024c
 8006518:	20000250 	.word	0x20000250
 800651c:	20000248 	.word	0x20000248

08006520 <CTRL_getFF_speed>:
		default:			return PARAM_NC;
	}
}

void CTRL_getFF_speed( float* p_err )
{
 8006520:	b480      	push	{r7}
 8006522:	b083      	sub	sp, #12
 8006524:	af00      	add	r7, sp, #0
 8006526:	6078      	str	r0, [r7, #4]
	/* ???? */
	switch( en_Type ){
 8006528:	4b1f      	ldr	r3, [pc, #124]	; (80065a8 <CTRL_getFF_speed+0x88>)
 800652a:	781b      	ldrb	r3, [r3, #0]
 800652c:	2b0e      	cmp	r3, #14
 800652e:	d82f      	bhi.n	8006590 <CTRL_getFF_speed+0x70>
 8006530:	a201      	add	r2, pc, #4	; (adr r2, 8006538 <CTRL_getFF_speed+0x18>)
 8006532:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006536:	bf00      	nop
 8006538:	08006575 	.word	0x08006575
 800653c:	0800659b 	.word	0x0800659b
 8006540:	0800657f 	.word	0x0800657f
 8006544:	08006575 	.word	0x08006575
 8006548:	0800659b 	.word	0x0800659b
 800654c:	0800657f 	.word	0x0800657f
 8006550:	0800657f 	.word	0x0800657f
 8006554:	08006575 	.word	0x08006575
 8006558:	0800659b 	.word	0x0800659b
 800655c:	0800657f 	.word	0x0800657f
 8006560:	0800659b 	.word	0x0800659b
 8006564:	08006575 	.word	0x08006575
 8006568:	0800659b 	.word	0x0800659b
 800656c:	0800657f 	.word	0x0800657f
 8006570:	0800659b 	.word	0x0800659b
		// ????????
		case CTRL_ACC:
		case CTRL_SKEW_ACC:
		case CTRL_ACC_TRUN:
		case CTRL_ACC_SURA:
			*p_err = f_Acc;
 8006574:	4b0d      	ldr	r3, [pc, #52]	; (80065ac <CTRL_getFF_speed+0x8c>)
 8006576:	681a      	ldr	r2, [r3, #0]
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	601a      	str	r2, [r3, #0]
			break;
 800657c:	e00e      	b.n	800659c <CTRL_getFF_speed+0x7c>
		case CTRL_DEC:
		case CTRL_SKEW_DEC:
		case CTRL_DEC_TRUN:
		case CTRL_DEC_SURA:
		case CTRL_HIT_WALL:
			*p_err = f_Acc * (-1);
 800657e:	4b0b      	ldr	r3, [pc, #44]	; (80065ac <CTRL_getFF_speed+0x8c>)
 8006580:	edd3 7a00 	vldr	s15, [r3]
 8006584:	eef1 7a67 	vneg.f32	s15, s15
 8006588:	687b      	ldr	r3, [r7, #4]
 800658a:	edc3 7a00 	vstr	s15, [r3]
			break;
 800658e:	e005      	b.n	800659c <CTRL_getFF_speed+0x7c>

		// ????????
		default:
			*p_err = 0;
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	f04f 0200 	mov.w	r2, #0
 8006596:	601a      	str	r2, [r3, #0]
			break;										// ????
 8006598:	e000      	b.n	800659c <CTRL_getFF_speed+0x7c>
			break;
 800659a:	bf00      	nop
	}

}
 800659c:	bf00      	nop
 800659e:	370c      	adds	r7, #12
 80065a0:	46bd      	mov	sp, r7
 80065a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065a6:	4770      	bx	lr
 80065a8:	200002d2 	.word	0x200002d2
 80065ac:	20000224 	.word	0x20000224

080065b0 <CTRL_getFF_angle>:

void CTRL_getFF_angle( float* p_err )
{
 80065b0:	b480      	push	{r7}
 80065b2:	b083      	sub	sp, #12
 80065b4:	af00      	add	r7, sp, #0
 80065b6:	6078      	str	r0, [r7, #4]
	/* ???? */
	switch( en_Type ){
 80065b8:	4b2d      	ldr	r3, [pc, #180]	; (8006670 <CTRL_getFF_angle+0xc0>)
 80065ba:	781b      	ldrb	r3, [r3, #0]
 80065bc:	2b0e      	cmp	r3, #14
 80065be:	d84b      	bhi.n	8006658 <CTRL_getFF_angle+0xa8>
 80065c0:	a201      	add	r2, pc, #4	; (adr r2, 80065c8 <CTRL_getFF_angle+0x18>)
 80065c2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80065c6:	bf00      	nop
 80065c8:	08006605 	.word	0x08006605
 80065cc:	08006663 	.word	0x08006663
 80065d0:	0800662f 	.word	0x0800662f
 80065d4:	08006605 	.word	0x08006605
 80065d8:	08006663 	.word	0x08006663
 80065dc:	0800662f 	.word	0x0800662f
 80065e0:	08006659 	.word	0x08006659
 80065e4:	08006605 	.word	0x08006605
 80065e8:	08006663 	.word	0x08006663
 80065ec:	0800662f 	.word	0x0800662f
 80065f0:	08006663 	.word	0x08006663
 80065f4:	08006605 	.word	0x08006605
 80065f8:	08006663 	.word	0x08006663
 80065fc:	0800662f 	.word	0x0800662f
 8006600:	08006663 	.word	0x08006663
		// ????????
		case CTRL_ACC:
		case CTRL_SKEW_ACC:
		case CTRL_ACC_TRUN:
		case CTRL_ACC_SURA:
			*p_err =FABS(f_AccAngleS);
 8006604:	4b1b      	ldr	r3, [pc, #108]	; (8006674 <CTRL_getFF_angle+0xc4>)
 8006606:	edd3 7a00 	vldr	s15, [r3]
 800660a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800660e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006612:	db03      	blt.n	800661c <CTRL_getFF_angle+0x6c>
 8006614:	4b17      	ldr	r3, [pc, #92]	; (8006674 <CTRL_getFF_angle+0xc4>)
 8006616:	edd3 7a00 	vldr	s15, [r3]
 800661a:	e004      	b.n	8006626 <CTRL_getFF_angle+0x76>
 800661c:	4b15      	ldr	r3, [pc, #84]	; (8006674 <CTRL_getFF_angle+0xc4>)
 800661e:	edd3 7a00 	vldr	s15, [r3]
 8006622:	eef1 7a67 	vneg.f32	s15, s15
 8006626:	687b      	ldr	r3, [r7, #4]
 8006628:	edc3 7a00 	vstr	s15, [r3]
			break;
 800662c:	e01a      	b.n	8006664 <CTRL_getFF_angle+0xb4>

		case CTRL_DEC:
		case CTRL_SKEW_DEC:
		case CTRL_DEC_TRUN:
		case CTRL_DEC_SURA:
			*p_err = FABS(f_AccAngleS) *(-1);
 800662e:	4b11      	ldr	r3, [pc, #68]	; (8006674 <CTRL_getFF_angle+0xc4>)
 8006630:	edd3 7a00 	vldr	s15, [r3]
 8006634:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006638:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800663c:	db05      	blt.n	800664a <CTRL_getFF_angle+0x9a>
 800663e:	4b0d      	ldr	r3, [pc, #52]	; (8006674 <CTRL_getFF_angle+0xc4>)
 8006640:	edd3 7a00 	vldr	s15, [r3]
 8006644:	eef1 7a67 	vneg.f32	s15, s15
 8006648:	e002      	b.n	8006650 <CTRL_getFF_angle+0xa0>
 800664a:	4b0a      	ldr	r3, [pc, #40]	; (8006674 <CTRL_getFF_angle+0xc4>)
 800664c:	edd3 7a00 	vldr	s15, [r3]
 8006650:	687b      	ldr	r3, [r7, #4]
 8006652:	edc3 7a00 	vstr	s15, [r3]
			break;
 8006656:	e005      	b.n	8006664 <CTRL_getFF_angle+0xb4>

		// ????????
		default:
			*p_err = 0;
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	f04f 0200 	mov.w	r2, #0
 800665e:	601a      	str	r2, [r3, #0]
			break;										// ????
 8006660:	e000      	b.n	8006664 <CTRL_getFF_angle+0xb4>
			break;
 8006662:	bf00      	nop
	}

}
 8006664:	bf00      	nop
 8006666:	370c      	adds	r7, #12
 8006668:	46bd      	mov	sp, r7
 800666a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800666e:	4770      	bx	lr
 8006670:	200002d2 	.word	0x200002d2
 8006674:	20000264 	.word	0x20000264

08006678 <CTRL_getSpeedFB>:

void CTRL_getSpeedFB( float* p_err )
{
 8006678:	b480      	push	{r7}
 800667a:	b087      	sub	sp, #28
 800667c:	af00      	add	r7, sp, #0
 800667e:	6078      	str	r0, [r7, #4]
	float		f_speedErr;					// [] 
	float		f_kp = 0.0f;
 8006680:	f04f 0300 	mov.w	r3, #0
 8006684:	617b      	str	r3, [r7, #20]
	float		f_ki = 0.0f;
 8006686:	f04f 0300 	mov.w	r3, #0
 800668a:	613b      	str	r3, [r7, #16]
	float		f_kd = 0.0f;
 800668c:	f04f 0300 	mov.w	r3, #0
 8006690:	60fb      	str	r3, [r7, #12]
	/*  */
	f_speedErr  = f_TrgtSpeed - f_NowSpeed;					// [m/s]
 8006692:	4b28      	ldr	r3, [pc, #160]	; (8006734 <CTRL_getSpeedFB+0xbc>)
 8006694:	ed93 7a00 	vldr	s14, [r3]
 8006698:	4b27      	ldr	r3, [pc, #156]	; (8006738 <CTRL_getSpeedFB+0xc0>)
 800669a:	edd3 7a00 	vldr	s15, [r3]
 800669e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80066a2:	edc7 7a02 	vstr	s15, [r7, #8]
	f_kp = f_FB_speed_kp;
 80066a6:	4b25      	ldr	r3, [pc, #148]	; (800673c <CTRL_getSpeedFB+0xc4>)
 80066a8:	617b      	str	r3, [r7, #20]
	f_ki = f_FB_speed_ki;
 80066aa:	f04f 4381 	mov.w	r3, #1082130432	; 0x40800000
 80066ae:	613b      	str	r3, [r7, #16]
	f_kd = f_FB_speed_kd;
 80066b0:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80066b4:	60fb      	str	r3, [r7, #12]

	/* I??? */
	f_SpeedErrSum += f_speedErr;// * f_ki;			// I??
 80066b6:	4b22      	ldr	r3, [pc, #136]	; (8006740 <CTRL_getSpeedFB+0xc8>)
 80066b8:	ed93 7a00 	vldr	s14, [r3]
 80066bc:	edd7 7a02 	vldr	s15, [r7, #8]
 80066c0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80066c4:	4b1e      	ldr	r3, [pc, #120]	; (8006740 <CTRL_getSpeedFB+0xc8>)
 80066c6:	edc3 7a00 	vstr	s15, [r3]
	if( f_SpeedErrSum > 10000.0 ){
 80066ca:	4b1d      	ldr	r3, [pc, #116]	; (8006740 <CTRL_getSpeedFB+0xc8>)
 80066cc:	edd3 7a00 	vldr	s15, [r3]
 80066d0:	ed9f 7a1c 	vldr	s14, [pc, #112]	; 8006744 <CTRL_getSpeedFB+0xcc>
 80066d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80066d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80066dc:	dd02      	ble.n	80066e4 <CTRL_getSpeedFB+0x6c>
		f_SpeedErrSum = 10000.0;			// 
 80066de:	4b18      	ldr	r3, [pc, #96]	; (8006740 <CTRL_getSpeedFB+0xc8>)
 80066e0:	4a19      	ldr	r2, [pc, #100]	; (8006748 <CTRL_getSpeedFB+0xd0>)
 80066e2:	601a      	str	r2, [r3, #0]
	}

	*p_err = f_speedErr * f_kp + f_SpeedErrSum* f_ki + ( f_speedErr - f_ErrSpeedBuf ) * f_kd;				// PI????
 80066e4:	ed97 7a02 	vldr	s14, [r7, #8]
 80066e8:	edd7 7a05 	vldr	s15, [r7, #20]
 80066ec:	ee27 7a27 	vmul.f32	s14, s14, s15
 80066f0:	4b13      	ldr	r3, [pc, #76]	; (8006740 <CTRL_getSpeedFB+0xc8>)
 80066f2:	edd3 6a00 	vldr	s13, [r3]
 80066f6:	edd7 7a04 	vldr	s15, [r7, #16]
 80066fa:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80066fe:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006702:	4b12      	ldr	r3, [pc, #72]	; (800674c <CTRL_getSpeedFB+0xd4>)
 8006704:	edd3 7a00 	vldr	s15, [r3]
 8006708:	edd7 6a02 	vldr	s13, [r7, #8]
 800670c:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006710:	edd7 7a03 	vldr	s15, [r7, #12]
 8006714:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8006718:	ee77 7a27 	vadd.f32	s15, s14, s15
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	edc3 7a00 	vstr	s15, [r3]

	f_ErrSpeedBuf = f_speedErr;		// ????
 8006722:	4a0a      	ldr	r2, [pc, #40]	; (800674c <CTRL_getSpeedFB+0xd4>)
 8006724:	68bb      	ldr	r3, [r7, #8]
 8006726:	6013      	str	r3, [r2, #0]

}
 8006728:	bf00      	nop
 800672a:	371c      	adds	r7, #28
 800672c:	46bd      	mov	sp, r7
 800672e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006732:	4770      	bx	lr
 8006734:	20000234 	.word	0x20000234
 8006738:	20000230 	.word	0x20000230
 800673c:	420c0000 	.word	0x420c0000
 8006740:	2000023c 	.word	0x2000023c
 8006744:	461c4000 	.word	0x461c4000
 8006748:	461c4000 	.word	0x461c4000
 800674c:	20000238 	.word	0x20000238

08006750 <CTRL_getAngleSpeedFB>:

void CTRL_getAngleSpeedFB( float* p_err )
{
 8006750:	b580      	push	{r7, lr}
 8006752:	ed2d 8b02 	vpush	{d8}
 8006756:	b086      	sub	sp, #24
 8006758:	af00      	add	r7, sp, #0
 800675a:	6078      	str	r0, [r7, #4]
	float f_err;					// [] 
	float f_kp = 0.0f;				// 
 800675c:	f04f 0300 	mov.w	r3, #0
 8006760:	617b      	str	r3, [r7, #20]
	float f_ki = 0.0f;
 8006762:	f04f 0300 	mov.w	r3, #0
 8006766:	613b      	str	r3, [r7, #16]
	float f_kd = 0.0f;
 8006768:	f04f 0300 	mov.w	r3, #0
 800676c:	60fb      	str	r3, [r7, #12]


	f_err = f_TrgtAngleS - GYRO_getSpeedErr();			//  - [rad/s]
 800676e:	4b2f      	ldr	r3, [pc, #188]	; (800682c <CTRL_getAngleSpeedFB+0xdc>)
 8006770:	ed93 8a00 	vldr	s16, [r3]
 8006774:	f001 fc18 	bl	8007fa8 <GYRO_getSpeedErr>
 8006778:	eef0 7a40 	vmov.f32	s15, s0
 800677c:	ee78 7a67 	vsub.f32	s15, s16, s15
 8006780:	edc7 7a02 	vstr	s15, [r7, #8]
	f_kp = f_FB_angleS_kp;
 8006784:	4b2a      	ldr	r3, [pc, #168]	; (8006830 <CTRL_getAngleSpeedFB+0xe0>)
 8006786:	617b      	str	r3, [r7, #20]
	f_ki = f_FB_angleS_ki;
 8006788:	4b2a      	ldr	r3, [pc, #168]	; (8006834 <CTRL_getAngleSpeedFB+0xe4>)
 800678a:	613b      	str	r3, [r7, #16]
	f_kd = f_FB_angleS_kd;
 800678c:	4b2a      	ldr	r3, [pc, #168]	; (8006838 <CTRL_getAngleSpeedFB+0xe8>)
 800678e:	60fb      	str	r3, [r7, #12]

	f_AngleSErrSum += f_err;//*f_ki;
 8006790:	4b2a      	ldr	r3, [pc, #168]	; (800683c <CTRL_getAngleSpeedFB+0xec>)
 8006792:	ed93 7a00 	vldr	s14, [r3]
 8006796:	edd7 7a02 	vldr	s15, [r7, #8]
 800679a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800679e:	4b27      	ldr	r3, [pc, #156]	; (800683c <CTRL_getAngleSpeedFB+0xec>)
 80067a0:	edc3 7a00 	vstr	s15, [r3]

	if(f_AngleSErrSum > 10000.0){
 80067a4:	4b25      	ldr	r3, [pc, #148]	; (800683c <CTRL_getAngleSpeedFB+0xec>)
 80067a6:	edd3 7a00 	vldr	s15, [r3]
 80067aa:	ed9f 7a25 	vldr	s14, [pc, #148]	; 8006840 <CTRL_getAngleSpeedFB+0xf0>
 80067ae:	eef4 7ac7 	vcmpe.f32	s15, s14
 80067b2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067b6:	dd03      	ble.n	80067c0 <CTRL_getAngleSpeedFB+0x70>
		f_AngleSErrSum = 10000.0;			//
 80067b8:	4b20      	ldr	r3, [pc, #128]	; (800683c <CTRL_getAngleSpeedFB+0xec>)
 80067ba:	4a22      	ldr	r2, [pc, #136]	; (8006844 <CTRL_getAngleSpeedFB+0xf4>)
 80067bc:	601a      	str	r2, [r3, #0]
 80067be:	e00c      	b.n	80067da <CTRL_getAngleSpeedFB+0x8a>
	}
	else if(f_AngleSErrSum <-10000.0){
 80067c0:	4b1e      	ldr	r3, [pc, #120]	; (800683c <CTRL_getAngleSpeedFB+0xec>)
 80067c2:	edd3 7a00 	vldr	s15, [r3]
 80067c6:	ed9f 7a20 	vldr	s14, [pc, #128]	; 8006848 <CTRL_getAngleSpeedFB+0xf8>
 80067ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80067ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80067d2:	d502      	bpl.n	80067da <CTRL_getAngleSpeedFB+0x8a>
		f_AngleSErrSum = -10000.0;
 80067d4:	4b19      	ldr	r3, [pc, #100]	; (800683c <CTRL_getAngleSpeedFB+0xec>)
 80067d6:	4a1d      	ldr	r2, [pc, #116]	; (800684c <CTRL_getAngleSpeedFB+0xfc>)
 80067d8:	601a      	str	r2, [r3, #0]
	}

	*p_err = f_err * f_kp + f_AngleSErrSum*f_ki + ( f_err - f_ErrAngleSBuf ) * f_kd;		// PID
 80067da:	ed97 7a02 	vldr	s14, [r7, #8]
 80067de:	edd7 7a05 	vldr	s15, [r7, #20]
 80067e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80067e6:	4b15      	ldr	r3, [pc, #84]	; (800683c <CTRL_getAngleSpeedFB+0xec>)
 80067e8:	edd3 6a00 	vldr	s13, [r3]
 80067ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80067f0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80067f4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80067f8:	4b15      	ldr	r3, [pc, #84]	; (8006850 <CTRL_getAngleSpeedFB+0x100>)
 80067fa:	edd3 7a00 	vldr	s15, [r3]
 80067fe:	edd7 6a02 	vldr	s13, [r7, #8]
 8006802:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8006806:	edd7 7a03 	vldr	s15, [r7, #12]
 800680a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800680e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006812:	687b      	ldr	r3, [r7, #4]
 8006814:	edc3 7a00 	vstr	s15, [r3]

	f_ErrAngleSBuf = f_err;		// ????
 8006818:	4a0d      	ldr	r2, [pc, #52]	; (8006850 <CTRL_getAngleSpeedFB+0x100>)
 800681a:	68bb      	ldr	r3, [r7, #8]
 800681c:	6013      	str	r3, [r2, #0]
}
 800681e:	bf00      	nop
 8006820:	3718      	adds	r7, #24
 8006822:	46bd      	mov	sp, r7
 8006824:	ecbd 8b02 	vpop	{d8}
 8006828:	bd80      	pop	{r7, pc}
 800682a:	bf00      	nop
 800682c:	20000270 	.word	0x20000270
 8006830:	43020000 	.word	0x43020000
 8006834:	41180000 	.word	0x41180000
 8006838:	3e4ccccd 	.word	0x3e4ccccd
 800683c:	20000278 	.word	0x20000278
 8006840:	461c4000 	.word	0x461c4000
 8006844:	461c4000 	.word	0x461c4000
 8006848:	c61c4000 	.word	0xc61c4000
 800684c:	c61c4000 	.word	0xc61c4000
 8006850:	20000274 	.word	0x20000274

08006854 <CTRL_getSenFB>:

void CTRL_getSenFB( float* p_err )
{
 8006854:	b580      	push	{r7, lr}
 8006856:	b086      	sub	sp, #24
 8006858:	af00      	add	r7, sp, #0
 800685a:	6078      	str	r0, [r7, #4]
	float f_err 	= 0;
 800685c:	f04f 0300 	mov.w	r3, #0
 8006860:	617b      	str	r3, [r7, #20]
	float f_kp 		= 0.0f;				// 
 8006862:	f04f 0300 	mov.w	r3, #0
 8006866:	613b      	str	r3, [r7, #16]
	float f_kd 		= 0.0f;				// ????
 8006868:	f04f 0300 	mov.w	r3, #0
 800686c:	60fb      	str	r3, [r7, #12]
	float gyro		= 0.0f;
 800686e:	f04f 0300 	mov.w	r3, #0
 8006872:	60bb      	str	r3, [r7, #8]

	/* ???? */
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC )||
 8006874:	4b2d      	ldr	r3, [pc, #180]	; (800692c <CTRL_getSenFB+0xd8>)
 8006876:	781b      	ldrb	r3, [r3, #0]
 8006878:	2b00      	cmp	r3, #0
 800687a:	d00f      	beq.n	800689c <CTRL_getSenFB+0x48>
 800687c:	4b2b      	ldr	r3, [pc, #172]	; (800692c <CTRL_getSenFB+0xd8>)
 800687e:	781b      	ldrb	r3, [r3, #0]
 8006880:	2b01      	cmp	r3, #1
 8006882:	d00b      	beq.n	800689c <CTRL_getSenFB+0x48>
 8006884:	4b29      	ldr	r3, [pc, #164]	; (800692c <CTRL_getSenFB+0xd8>)
 8006886:	781b      	ldrb	r3, [r3, #0]
 8006888:	2b02      	cmp	r3, #2
 800688a:	d007      	beq.n	800689c <CTRL_getSenFB+0x48>
			 ( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ){
 800688c:	4b27      	ldr	r3, [pc, #156]	; (800692c <CTRL_getSenFB+0xd8>)
 800688e:	781b      	ldrb	r3, [r3, #0]
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC )||
 8006890:	2b0a      	cmp	r3, #10
 8006892:	d003      	beq.n	800689c <CTRL_getSenFB+0x48>
			 ( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ){
 8006894:	4b25      	ldr	r3, [pc, #148]	; (800692c <CTRL_getSenFB+0xd8>)
 8006896:	781b      	ldrb	r3, [r3, #0]
 8006898:	2b0e      	cmp	r3, #14
 800689a:	d129      	bne.n	80068f0 <CTRL_getSenFB+0x9c>

		f_kp = f_FB_wall_kp;
 800689c:	f04f 537c 	mov.w	r3, #1056964608	; 0x3f000000
 80068a0:	613b      	str	r3, [r7, #16]
		f_kd = f_FB_wall_kd;
 80068a2:	4b23      	ldr	r3, [pc, #140]	; (8006930 <CTRL_getSenFB+0xdc>)
 80068a4:	60fb      	str	r3, [r7, #12]

		/* ? */
		DIST_getErr( &l_WallErr );
 80068a6:	4823      	ldr	r0, [pc, #140]	; (8006934 <CTRL_getSenFB+0xe0>)
 80068a8:	f004 fc66 	bl	800b178 <DIST_getErr>
		f_err = (float)l_WallErr;
 80068ac:	4b21      	ldr	r3, [pc, #132]	; (8006934 <CTRL_getSenFB+0xe0>)
 80068ae:	681b      	ldr	r3, [r3, #0]
 80068b0:	ee07 3a90 	vmov	s15, r3
 80068b4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80068b8:	edc7 7a05 	vstr	s15, [r7, #20]
//		templog2 = f_err;
		/* PD */

		f_ErrDistBuf = f_err;		// ????
 80068bc:	4a1e      	ldr	r2, [pc, #120]	; (8006938 <CTRL_getSenFB+0xe4>)
 80068be:	697b      	ldr	r3, [r7, #20]
 80068c0:	6013      	str	r3, [r2, #0]

		*p_err = f_err * f_kp + ( f_err - f_ErrDistBuf ) * f_kd;		// PD
 80068c2:	ed97 7a05 	vldr	s14, [r7, #20]
 80068c6:	edd7 7a04 	vldr	s15, [r7, #16]
 80068ca:	ee27 7a27 	vmul.f32	s14, s14, s15
 80068ce:	4b1a      	ldr	r3, [pc, #104]	; (8006938 <CTRL_getSenFB+0xe4>)
 80068d0:	edd3 7a00 	vldr	s15, [r3]
 80068d4:	edd7 6a05 	vldr	s13, [r7, #20]
 80068d8:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80068dc:	edd7 7a03 	vldr	s15, [r7, #12]
 80068e0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80068e4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80068e8:	687b      	ldr	r3, [r7, #4]
 80068ea:	edc3 7a00 	vstr	s15, [r3]

//		*p_err = f_err * f_kp + ( f_err - f_ErrDistBuf ) * f_kd;		// PD
		*p_err = f_err;
	}

}
 80068ee:	e019      	b.n	8006924 <CTRL_getSenFB+0xd0>
	else if( ( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ) || ( en_Type == CTRL_SKEW_DEC ) ){
 80068f0:	4b0e      	ldr	r3, [pc, #56]	; (800692c <CTRL_getSenFB+0xd8>)
 80068f2:	781b      	ldrb	r3, [r3, #0]
 80068f4:	2b03      	cmp	r3, #3
 80068f6:	d007      	beq.n	8006908 <CTRL_getSenFB+0xb4>
 80068f8:	4b0c      	ldr	r3, [pc, #48]	; (800692c <CTRL_getSenFB+0xd8>)
 80068fa:	781b      	ldrb	r3, [r3, #0]
 80068fc:	2b04      	cmp	r3, #4
 80068fe:	d003      	beq.n	8006908 <CTRL_getSenFB+0xb4>
 8006900:	4b0a      	ldr	r3, [pc, #40]	; (800692c <CTRL_getSenFB+0xd8>)
 8006902:	781b      	ldrb	r3, [r3, #0]
 8006904:	2b05      	cmp	r3, #5
 8006906:	d10d      	bne.n	8006924 <CTRL_getSenFB+0xd0>
		DIST_getErrSkew( &l_WallErr );
 8006908:	480a      	ldr	r0, [pc, #40]	; (8006934 <CTRL_getSenFB+0xe0>)
 800690a:	f004 fceb 	bl	800b2e4 <DIST_getErrSkew>
		f_err = (float)l_WallErr;
 800690e:	4b09      	ldr	r3, [pc, #36]	; (8006934 <CTRL_getSenFB+0xe0>)
 8006910:	681b      	ldr	r3, [r3, #0]
 8006912:	ee07 3a90 	vmov	s15, r3
 8006916:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800691a:	edc7 7a05 	vstr	s15, [r7, #20]
		*p_err = f_err;
 800691e:	687b      	ldr	r3, [r7, #4]
 8006920:	697a      	ldr	r2, [r7, #20]
 8006922:	601a      	str	r2, [r3, #0]
}
 8006924:	bf00      	nop
 8006926:	3718      	adds	r7, #24
 8006928:	46bd      	mov	sp, r7
 800692a:	bd80      	pop	{r7, pc}
 800692c:	200002d2 	.word	0x200002d2
 8006930:	3dcccccd 	.word	0x3dcccccd
 8006934:	20000290 	.word	0x20000290
 8006938:	20000294 	.word	0x20000294
 800693c:	00000000 	.word	0x00000000

08006940 <CTRL_getFloorFriction>:

void CTRL_getFloorFriction(float* p_err){
 8006940:	b580      	push	{r7, lr}
 8006942:	b084      	sub	sp, #16
 8006944:	af00      	add	r7, sp, #0
 8006946:	6078      	str	r0, [r7, #4]
	float tread;
	if(( en_Type == CTRL_ACC_TRUN) || (en_Type == CTRL_CONST_TRUN)||( en_Type == CTRL_DEC_TRUN )){
 8006948:	4bb3      	ldr	r3, [pc, #716]	; (8006c18 <CTRL_getFloorFriction+0x2d8>)
 800694a:	781b      	ldrb	r3, [r3, #0]
 800694c:	2b07      	cmp	r3, #7
 800694e:	d007      	beq.n	8006960 <CTRL_getFloorFriction+0x20>
 8006950:	4bb1      	ldr	r3, [pc, #708]	; (8006c18 <CTRL_getFloorFriction+0x2d8>)
 8006952:	781b      	ldrb	r3, [r3, #0]
 8006954:	2b08      	cmp	r3, #8
 8006956:	d003      	beq.n	8006960 <CTRL_getFloorFriction+0x20>
 8006958:	4baf      	ldr	r3, [pc, #700]	; (8006c18 <CTRL_getFloorFriction+0x2d8>)
 800695a:	781b      	ldrb	r3, [r3, #0]
 800695c:	2b09      	cmp	r3, #9
 800695e:	d102      	bne.n	8006966 <CTRL_getFloorFriction+0x26>
		tread = TREAD_imagin;
 8006960:	4bae      	ldr	r3, [pc, #696]	; (8006c1c <CTRL_getFloorFriction+0x2dc>)
 8006962:	60fb      	str	r3, [r7, #12]
 8006964:	e001      	b.n	800696a <CTRL_getFloorFriction+0x2a>
	}else{
		tread = TREAD;
 8006966:	4bae      	ldr	r3, [pc, #696]	; (8006c20 <CTRL_getFloorFriction+0x2e0>)
 8006968:	60fb      	str	r3, [r7, #12]
	}
//	*p_err = 0;
	if( ( en_Type == CTRL_ACC_SURA ) || (en_Type == CTRL_CONST_SURA)||( en_Type == CTRL_DEC_SURA ) ){
 800696a:	4bab      	ldr	r3, [pc, #684]	; (8006c18 <CTRL_getFloorFriction+0x2d8>)
 800696c:	781b      	ldrb	r3, [r3, #0]
 800696e:	2b0b      	cmp	r3, #11
 8006970:	d008      	beq.n	8006984 <CTRL_getFloorFriction+0x44>
 8006972:	4ba9      	ldr	r3, [pc, #676]	; (8006c18 <CTRL_getFloorFriction+0x2d8>)
 8006974:	781b      	ldrb	r3, [r3, #0]
 8006976:	2b0c      	cmp	r3, #12
 8006978:	d004      	beq.n	8006984 <CTRL_getFloorFriction+0x44>
 800697a:	4ba7      	ldr	r3, [pc, #668]	; (8006c18 <CTRL_getFloorFriction+0x2d8>)
 800697c:	781b      	ldrb	r3, [r3, #0]
 800697e:	2b0d      	cmp	r3, #13
 8006980:	f040 80b7 	bne.w	8006af2 <CTRL_getFloorFriction+0x1b2>
		if(f_TrgtAngleS<0){
 8006984:	4ba7      	ldr	r3, [pc, #668]	; (8006c24 <CTRL_getFloorFriction+0x2e4>)
 8006986:	edd3 7a00 	vldr	s15, [r3]
 800698a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800698e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006992:	d550      	bpl.n	8006a36 <CTRL_getFloorFriction+0xf6>
			if(Get_NowAngle() < -0.002)
 8006994:	f7fe fe0a 	bl	80055ac <Get_NowAngle>
 8006998:	ee10 3a10 	vmov	r3, s0
 800699c:	4618      	mov	r0, r3
 800699e:	f7f9 fdfb 	bl	8000598 <__aeabi_f2d>
 80069a2:	a393      	add	r3, pc, #588	; (adr r3, 8006bf0 <CTRL_getFloorFriction+0x2b0>)
 80069a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80069a8:	f7fa f8c0 	bl	8000b2c <__aeabi_dcmplt>
 80069ac:	4603      	mov	r3, r0
 80069ae:	2b00      	cmp	r3, #0
 80069b0:	d03d      	beq.n	8006a2e <CTRL_getFloorFriction+0xee>
				*p_err = (-1)*0.35/1000.0 + (-1)*0.3/1000.0+f_TrgtAngleS*FABS(f_TrgtAngleS)*tread/2/PI/2200.0;
 80069b2:	4b9c      	ldr	r3, [pc, #624]	; (8006c24 <CTRL_getFloorFriction+0x2e4>)
 80069b4:	edd3 7a00 	vldr	s15, [r3]
 80069b8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80069bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80069c0:	db03      	blt.n	80069ca <CTRL_getFloorFriction+0x8a>
 80069c2:	4b98      	ldr	r3, [pc, #608]	; (8006c24 <CTRL_getFloorFriction+0x2e4>)
 80069c4:	edd3 7a00 	vldr	s15, [r3]
 80069c8:	e004      	b.n	80069d4 <CTRL_getFloorFriction+0x94>
 80069ca:	4b96      	ldr	r3, [pc, #600]	; (8006c24 <CTRL_getFloorFriction+0x2e4>)
 80069cc:	edd3 7a00 	vldr	s15, [r3]
 80069d0:	eef1 7a67 	vneg.f32	s15, s15
 80069d4:	4b93      	ldr	r3, [pc, #588]	; (8006c24 <CTRL_getFloorFriction+0x2e4>)
 80069d6:	ed93 7a00 	vldr	s14, [r3]
 80069da:	ee27 7a87 	vmul.f32	s14, s15, s14
 80069de:	edd7 7a03 	vldr	s15, [r7, #12]
 80069e2:	ee27 7a27 	vmul.f32	s14, s14, s15
 80069e6:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 80069ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80069ee:	ed9f 7a8e 	vldr	s14, [pc, #568]	; 8006c28 <CTRL_getFloorFriction+0x2e8>
 80069f2:	eec7 6a87 	vdiv.f32	s13, s15, s14
 80069f6:	ee16 0a90 	vmov	r0, s13
 80069fa:	f7f9 fdcd 	bl	8000598 <__aeabi_f2d>
 80069fe:	a37e      	add	r3, pc, #504	; (adr r3, 8006bf8 <CTRL_getFloorFriction+0x2b8>)
 8006a00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a04:	f7f9 ff4a 	bl	800089c <__aeabi_ddiv>
 8006a08:	4602      	mov	r2, r0
 8006a0a:	460b      	mov	r3, r1
 8006a0c:	4610      	mov	r0, r2
 8006a0e:	4619      	mov	r1, r3
 8006a10:	a37b      	add	r3, pc, #492	; (adr r3, 8006c00 <CTRL_getFloorFriction+0x2c0>)
 8006a12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a16:	f7f9 fc5f 	bl	80002d8 <__aeabi_dsub>
 8006a1a:	4602      	mov	r2, r0
 8006a1c:	460b      	mov	r3, r1
 8006a1e:	4610      	mov	r0, r2
 8006a20:	4619      	mov	r1, r3
 8006a22:	f7fa f909 	bl	8000c38 <__aeabi_d2f>
 8006a26:	4602      	mov	r2, r0
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	601a      	str	r2, [r3, #0]
		if(f_TrgtAngleS<0){
 8006a2c:	e141      	b.n	8006cb2 <CTRL_getFloorFriction+0x372>
	//			*p_err = (-1)*0.35/1000.0 + (-1)*0.45/1000.0+f_TrgtAngleS*tread/2/PI/109.0;
			else
				*p_err = (-1)*0.3/1000.0;
 8006a2e:	687b      	ldr	r3, [r7, #4]
 8006a30:	4a7e      	ldr	r2, [pc, #504]	; (8006c2c <CTRL_getFloorFriction+0x2ec>)
 8006a32:	601a      	str	r2, [r3, #0]
		if(f_TrgtAngleS<0){
 8006a34:	e13d      	b.n	8006cb2 <CTRL_getFloorFriction+0x372>
			}
		else if(f_TrgtAngleS>0){
 8006a36:	4b7b      	ldr	r3, [pc, #492]	; (8006c24 <CTRL_getFloorFriction+0x2e4>)
 8006a38:	edd3 7a00 	vldr	s15, [r3]
 8006a3c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006a40:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a44:	dd50      	ble.n	8006ae8 <CTRL_getFloorFriction+0x1a8>
			if(Get_NowAngle() > 0.002)
 8006a46:	f7fe fdb1 	bl	80055ac <Get_NowAngle>
 8006a4a:	ee10 3a10 	vmov	r3, s0
 8006a4e:	4618      	mov	r0, r3
 8006a50:	f7f9 fda2 	bl	8000598 <__aeabi_f2d>
 8006a54:	a36c      	add	r3, pc, #432	; (adr r3, 8006c08 <CTRL_getFloorFriction+0x2c8>)
 8006a56:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006a5a:	f7fa f885 	bl	8000b68 <__aeabi_dcmpgt>
 8006a5e:	4603      	mov	r3, r0
 8006a60:	2b00      	cmp	r3, #0
 8006a62:	d03d      	beq.n	8006ae0 <CTRL_getFloorFriction+0x1a0>
				*p_err = 0.35/1000.0 + 0.3/1000.0+f_TrgtAngleS*FABS(f_TrgtAngleS)*tread/2/PI/2200.0;
 8006a64:	4b6f      	ldr	r3, [pc, #444]	; (8006c24 <CTRL_getFloorFriction+0x2e4>)
 8006a66:	edd3 7a00 	vldr	s15, [r3]
 8006a6a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006a6e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006a72:	db03      	blt.n	8006a7c <CTRL_getFloorFriction+0x13c>
 8006a74:	4b6b      	ldr	r3, [pc, #428]	; (8006c24 <CTRL_getFloorFriction+0x2e4>)
 8006a76:	edd3 7a00 	vldr	s15, [r3]
 8006a7a:	e004      	b.n	8006a86 <CTRL_getFloorFriction+0x146>
 8006a7c:	4b69      	ldr	r3, [pc, #420]	; (8006c24 <CTRL_getFloorFriction+0x2e4>)
 8006a7e:	edd3 7a00 	vldr	s15, [r3]
 8006a82:	eef1 7a67 	vneg.f32	s15, s15
 8006a86:	4b67      	ldr	r3, [pc, #412]	; (8006c24 <CTRL_getFloorFriction+0x2e4>)
 8006a88:	ed93 7a00 	vldr	s14, [r3]
 8006a8c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006a90:	edd7 7a03 	vldr	s15, [r7, #12]
 8006a94:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006a98:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8006a9c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006aa0:	ed9f 7a61 	vldr	s14, [pc, #388]	; 8006c28 <CTRL_getFloorFriction+0x2e8>
 8006aa4:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006aa8:	ee16 0a90 	vmov	r0, s13
 8006aac:	f7f9 fd74 	bl	8000598 <__aeabi_f2d>
 8006ab0:	a351      	add	r3, pc, #324	; (adr r3, 8006bf8 <CTRL_getFloorFriction+0x2b8>)
 8006ab2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ab6:	f7f9 fef1 	bl	800089c <__aeabi_ddiv>
 8006aba:	4602      	mov	r2, r0
 8006abc:	460b      	mov	r3, r1
 8006abe:	4610      	mov	r0, r2
 8006ac0:	4619      	mov	r1, r3
 8006ac2:	a34f      	add	r3, pc, #316	; (adr r3, 8006c00 <CTRL_getFloorFriction+0x2c0>)
 8006ac4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006ac8:	f7f9 fc08 	bl	80002dc <__adddf3>
 8006acc:	4602      	mov	r2, r0
 8006ace:	460b      	mov	r3, r1
 8006ad0:	4610      	mov	r0, r2
 8006ad2:	4619      	mov	r1, r3
 8006ad4:	f7fa f8b0 	bl	8000c38 <__aeabi_d2f>
 8006ad8:	4602      	mov	r2, r0
 8006ada:	687b      	ldr	r3, [r7, #4]
 8006adc:	601a      	str	r2, [r3, #0]
		if(f_TrgtAngleS<0){
 8006ade:	e0e8      	b.n	8006cb2 <CTRL_getFloorFriction+0x372>
	//			*p_err = 0.35/1000.0 + 0.45/1000.0+f_TrgtAngleS*tread/2/PI/109.0;
			else
				*p_err = 0.35/1000.0;
 8006ae0:	687b      	ldr	r3, [r7, #4]
 8006ae2:	4a53      	ldr	r2, [pc, #332]	; (8006c30 <CTRL_getFloorFriction+0x2f0>)
 8006ae4:	601a      	str	r2, [r3, #0]
		if(f_TrgtAngleS<0){
 8006ae6:	e0e4      	b.n	8006cb2 <CTRL_getFloorFriction+0x372>
		}else{
			*p_err = 0;
 8006ae8:	687b      	ldr	r3, [r7, #4]
 8006aea:	f04f 0200 	mov.w	r2, #0
 8006aee:	601a      	str	r2, [r3, #0]
		if(f_TrgtAngleS<0){
 8006af0:	e0df      	b.n	8006cb2 <CTRL_getFloorFriction+0x372>
		}
	}
	else{
		if(f_TrgtAngleS<0){
 8006af2:	4b4c      	ldr	r3, [pc, #304]	; (8006c24 <CTRL_getFloorFriction+0x2e4>)
 8006af4:	edd3 7a00 	vldr	s15, [r3]
 8006af8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006afc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b00:	d550      	bpl.n	8006ba4 <CTRL_getFloorFriction+0x264>
			if(Get_NowAngle() < -0.002)
 8006b02:	f7fe fd53 	bl	80055ac <Get_NowAngle>
 8006b06:	ee10 3a10 	vmov	r3, s0
 8006b0a:	4618      	mov	r0, r3
 8006b0c:	f7f9 fd44 	bl	8000598 <__aeabi_f2d>
 8006b10:	a337      	add	r3, pc, #220	; (adr r3, 8006bf0 <CTRL_getFloorFriction+0x2b0>)
 8006b12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b16:	f7fa f809 	bl	8000b2c <__aeabi_dcmplt>
 8006b1a:	4603      	mov	r3, r0
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d03d      	beq.n	8006b9c <CTRL_getFloorFriction+0x25c>
				*p_err = (-1)*0.4/1000.0 + (-1)*0.44/1000.0+f_TrgtAngleS*FABS(f_TrgtAngleS)*tread/2/PI/740.0;
 8006b20:	4b40      	ldr	r3, [pc, #256]	; (8006c24 <CTRL_getFloorFriction+0x2e4>)
 8006b22:	edd3 7a00 	vldr	s15, [r3]
 8006b26:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006b2a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006b2e:	db03      	blt.n	8006b38 <CTRL_getFloorFriction+0x1f8>
 8006b30:	4b3c      	ldr	r3, [pc, #240]	; (8006c24 <CTRL_getFloorFriction+0x2e4>)
 8006b32:	edd3 7a00 	vldr	s15, [r3]
 8006b36:	e004      	b.n	8006b42 <CTRL_getFloorFriction+0x202>
 8006b38:	4b3a      	ldr	r3, [pc, #232]	; (8006c24 <CTRL_getFloorFriction+0x2e4>)
 8006b3a:	edd3 7a00 	vldr	s15, [r3]
 8006b3e:	eef1 7a67 	vneg.f32	s15, s15
 8006b42:	4b38      	ldr	r3, [pc, #224]	; (8006c24 <CTRL_getFloorFriction+0x2e4>)
 8006b44:	ed93 7a00 	vldr	s14, [r3]
 8006b48:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006b4c:	edd7 7a03 	vldr	s15, [r7, #12]
 8006b50:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006b54:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8006b58:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006b5c:	ed9f 7a32 	vldr	s14, [pc, #200]	; 8006c28 <CTRL_getFloorFriction+0x2e8>
 8006b60:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006b64:	ee16 0a90 	vmov	r0, s13
 8006b68:	f7f9 fd16 	bl	8000598 <__aeabi_f2d>
 8006b6c:	f04f 0200 	mov.w	r2, #0
 8006b70:	4b30      	ldr	r3, [pc, #192]	; (8006c34 <CTRL_getFloorFriction+0x2f4>)
 8006b72:	f7f9 fe93 	bl	800089c <__aeabi_ddiv>
 8006b76:	4602      	mov	r2, r0
 8006b78:	460b      	mov	r3, r1
 8006b7a:	4610      	mov	r0, r2
 8006b7c:	4619      	mov	r1, r3
 8006b7e:	a324      	add	r3, pc, #144	; (adr r3, 8006c10 <CTRL_getFloorFriction+0x2d0>)
 8006b80:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006b84:	f7f9 fba8 	bl	80002d8 <__aeabi_dsub>
 8006b88:	4602      	mov	r2, r0
 8006b8a:	460b      	mov	r3, r1
 8006b8c:	4610      	mov	r0, r2
 8006b8e:	4619      	mov	r1, r3
 8006b90:	f7fa f852 	bl	8000c38 <__aeabi_d2f>
 8006b94:	4602      	mov	r2, r0
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	601a      	str	r2, [r3, #0]
/*	if(*p_err>0.0014)
		*p_err = 0.0014;
	if(*p_err<-0.0014)
		*p_err = -0.0014;
*/
}
 8006b9a:	e08a      	b.n	8006cb2 <CTRL_getFloorFriction+0x372>
				*p_err = (-1)*0.35/1000.0;
 8006b9c:	687b      	ldr	r3, [r7, #4]
 8006b9e:	4a26      	ldr	r2, [pc, #152]	; (8006c38 <CTRL_getFloorFriction+0x2f8>)
 8006ba0:	601a      	str	r2, [r3, #0]
}
 8006ba2:	e086      	b.n	8006cb2 <CTRL_getFloorFriction+0x372>
		else if(f_TrgtAngleS>0){
 8006ba4:	4b1f      	ldr	r3, [pc, #124]	; (8006c24 <CTRL_getFloorFriction+0x2e4>)
 8006ba6:	edd3 7a00 	vldr	s15, [r3]
 8006baa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006bae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006bb2:	dd79      	ble.n	8006ca8 <CTRL_getFloorFriction+0x368>
			if(Get_NowAngle() > 0.002)
 8006bb4:	f7fe fcfa 	bl	80055ac <Get_NowAngle>
 8006bb8:	ee10 3a10 	vmov	r3, s0
 8006bbc:	4618      	mov	r0, r3
 8006bbe:	f7f9 fceb 	bl	8000598 <__aeabi_f2d>
 8006bc2:	a311      	add	r3, pc, #68	; (adr r3, 8006c08 <CTRL_getFloorFriction+0x2c8>)
 8006bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006bc8:	f7f9 ffce 	bl	8000b68 <__aeabi_dcmpgt>
 8006bcc:	4603      	mov	r3, r0
 8006bce:	2b00      	cmp	r3, #0
 8006bd0:	d066      	beq.n	8006ca0 <CTRL_getFloorFriction+0x360>
				*p_err = 0.4/1000.0 + 0.44/1000.0+f_TrgtAngleS*FABS(f_TrgtAngleS)*tread/2/PI/740.0;
 8006bd2:	4b14      	ldr	r3, [pc, #80]	; (8006c24 <CTRL_getFloorFriction+0x2e4>)
 8006bd4:	edd3 7a00 	vldr	s15, [r3]
 8006bd8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006bdc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006be0:	db2c      	blt.n	8006c3c <CTRL_getFloorFriction+0x2fc>
 8006be2:	4b10      	ldr	r3, [pc, #64]	; (8006c24 <CTRL_getFloorFriction+0x2e4>)
 8006be4:	edd3 7a00 	vldr	s15, [r3]
 8006be8:	e02d      	b.n	8006c46 <CTRL_getFloorFriction+0x306>
 8006bea:	bf00      	nop
 8006bec:	f3af 8000 	nop.w
 8006bf0:	d2f1a9fc 	.word	0xd2f1a9fc
 8006bf4:	bf60624d 	.word	0xbf60624d
 8006bf8:	00000000 	.word	0x00000000
 8006bfc:	40a13000 	.word	0x40a13000
 8006c00:	5f06f694 	.word	0x5f06f694
 8006c04:	3f454c98 	.word	0x3f454c98
 8006c08:	d2f1a9fc 	.word	0xd2f1a9fc
 8006c0c:	3f60624d 	.word	0x3f60624d
 8006c10:	43aa79bc 	.word	0x43aa79bc
 8006c14:	3f4b866e 	.word	0x3f4b866e
 8006c18:	200002d2 	.word	0x200002d2
 8006c1c:	3d1e1b09 	.word	0x3d1e1b09
 8006c20:	3d09374c 	.word	0x3d09374c
 8006c24:	20000270 	.word	0x20000270
 8006c28:	40490fd0 	.word	0x40490fd0
 8006c2c:	b99d4952 	.word	0xb99d4952
 8006c30:	39b78034 	.word	0x39b78034
 8006c34:	40872000 	.word	0x40872000
 8006c38:	b9b78034 	.word	0xb9b78034
 8006c3c:	4b22      	ldr	r3, [pc, #136]	; (8006cc8 <CTRL_getFloorFriction+0x388>)
 8006c3e:	edd3 7a00 	vldr	s15, [r3]
 8006c42:	eef1 7a67 	vneg.f32	s15, s15
 8006c46:	4b20      	ldr	r3, [pc, #128]	; (8006cc8 <CTRL_getFloorFriction+0x388>)
 8006c48:	ed93 7a00 	vldr	s14, [r3]
 8006c4c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006c50:	edd7 7a03 	vldr	s15, [r7, #12]
 8006c54:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006c58:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8006c5c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006c60:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8006ccc <CTRL_getFloorFriction+0x38c>
 8006c64:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8006c68:	ee16 0a90 	vmov	r0, s13
 8006c6c:	f7f9 fc94 	bl	8000598 <__aeabi_f2d>
 8006c70:	f04f 0200 	mov.w	r2, #0
 8006c74:	4b16      	ldr	r3, [pc, #88]	; (8006cd0 <CTRL_getFloorFriction+0x390>)
 8006c76:	f7f9 fe11 	bl	800089c <__aeabi_ddiv>
 8006c7a:	4602      	mov	r2, r0
 8006c7c:	460b      	mov	r3, r1
 8006c7e:	4610      	mov	r0, r2
 8006c80:	4619      	mov	r1, r3
 8006c82:	a30f      	add	r3, pc, #60	; (adr r3, 8006cc0 <CTRL_getFloorFriction+0x380>)
 8006c84:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006c88:	f7f9 fb28 	bl	80002dc <__adddf3>
 8006c8c:	4602      	mov	r2, r0
 8006c8e:	460b      	mov	r3, r1
 8006c90:	4610      	mov	r0, r2
 8006c92:	4619      	mov	r1, r3
 8006c94:	f7f9 ffd0 	bl	8000c38 <__aeabi_d2f>
 8006c98:	4602      	mov	r2, r0
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	601a      	str	r2, [r3, #0]
}
 8006c9e:	e008      	b.n	8006cb2 <CTRL_getFloorFriction+0x372>
				*p_err = 0.35/1000.0;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	4a0c      	ldr	r2, [pc, #48]	; (8006cd4 <CTRL_getFloorFriction+0x394>)
 8006ca4:	601a      	str	r2, [r3, #0]
}
 8006ca6:	e004      	b.n	8006cb2 <CTRL_getFloorFriction+0x372>
			*p_err = 0;
 8006ca8:	687b      	ldr	r3, [r7, #4]
 8006caa:	f04f 0200 	mov.w	r2, #0
 8006cae:	601a      	str	r2, [r3, #0]
}
 8006cb0:	e7ff      	b.n	8006cb2 <CTRL_getFloorFriction+0x372>
 8006cb2:	bf00      	nop
 8006cb4:	3710      	adds	r7, #16
 8006cb6:	46bd      	mov	sp, r7
 8006cb8:	bd80      	pop	{r7, pc}
 8006cba:	bf00      	nop
 8006cbc:	f3af 8000 	nop.w
 8006cc0:	43aa79bc 	.word	0x43aa79bc
 8006cc4:	3f4b866e 	.word	0x3f4b866e
 8006cc8:	20000270 	.word	0x20000270
 8006ccc:	40490fd0 	.word	0x40490fd0
 8006cd0:	40872000 	.word	0x40872000
 8006cd4:	39b78034 	.word	0x39b78034

08006cd8 <CTRL_outMot>:

void CTRL_outMot( float f_duty10_R, float f_duty10_L )
{
 8006cd8:	b580      	push	{r7, lr}
 8006cda:	b084      	sub	sp, #16
 8006cdc:	af00      	add	r7, sp, #0
 8006cde:	ed87 0a01 	vstr	s0, [r7, #4]
 8006ce2:	edc7 0a00 	vstr	s1, [r7]
	float	f_temp;			// 

	/* PWM */
	f_duty10_R = f_duty10_R*1000;
 8006ce6:	edd7 7a01 	vldr	s15, [r7, #4]
 8006cea:	ed9f 7a42 	vldr	s14, [pc, #264]	; 8006df4 <CTRL_outMot+0x11c>
 8006cee:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006cf2:	edc7 7a01 	vstr	s15, [r7, #4]
	f_duty10_L = f_duty10_L*1000;
 8006cf6:	edd7 7a00 	vldr	s15, [r7]
 8006cfa:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8006df4 <CTRL_outMot+0x11c>
 8006cfe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006d02:	edc7 7a00 	vstr	s15, [r7]

	/*  */
	if( 20 < f_duty10_R ){									// 
 8006d06:	edd7 7a01 	vldr	s15, [r7, #4]
 8006d0a:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8006d0e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006d12:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d16:	dd0e      	ble.n	8006d36 <CTRL_outMot+0x5e>
		DCM_setDirCw( DCM_R );
 8006d18:	2000      	movs	r0, #0
 8006d1a:	f000 fea1 	bl	8007a60 <DCM_setDirCw>
		DCM_setPwmDuty( DCM_R, (uint16_t)f_duty10_R );
 8006d1e:	edd7 7a01 	vldr	s15, [r7, #4]
 8006d22:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d26:	ee17 3a90 	vmov	r3, s15
 8006d2a:	b29b      	uxth	r3, r3
 8006d2c:	4619      	mov	r1, r3
 8006d2e:	2000      	movs	r0, #0
 8006d30:	f000 feea 	bl	8007b08 <DCM_setPwmDuty>
 8006d34:	e020      	b.n	8006d78 <CTRL_outMot+0xa0>
	}
	else if( f_duty10_R < -20 ){							// 
 8006d36:	edd7 7a01 	vldr	s15, [r7, #4]
 8006d3a:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8006d3e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006d42:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d46:	d514      	bpl.n	8006d72 <CTRL_outMot+0x9a>
		f_temp = f_duty10_R * -1;
 8006d48:	edd7 7a01 	vldr	s15, [r7, #4]
 8006d4c:	eef1 7a67 	vneg.f32	s15, s15
 8006d50:	edc7 7a03 	vstr	s15, [r7, #12]
		DCM_setDirCcw( DCM_R );
 8006d54:	2000      	movs	r0, #0
 8006d56:	f000 fe96 	bl	8007a86 <DCM_setDirCcw>
		DCM_setPwmDuty( DCM_R, (uint16_t)f_temp );
 8006d5a:	edd7 7a03 	vldr	s15, [r7, #12]
 8006d5e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d62:	ee17 3a90 	vmov	r3, s15
 8006d66:	b29b      	uxth	r3, r3
 8006d68:	4619      	mov	r1, r3
 8006d6a:	2000      	movs	r0, #0
 8006d6c:	f000 fecc 	bl	8007b08 <DCM_setPwmDuty>
 8006d70:	e002      	b.n	8006d78 <CTRL_outMot+0xa0>
	}
	else{
		DCM_brakeMot( DCM_R );								// 
 8006d72:	2000      	movs	r0, #0
 8006d74:	f000 fe9a 	bl	8007aac <DCM_brakeMot>
	}

	/*  */
	if( 20 < f_duty10_L ){									// 
 8006d78:	edd7 7a00 	vldr	s15, [r7]
 8006d7c:	eeb3 7a04 	vmov.f32	s14, #52	; 0x41a00000  20.0
 8006d80:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006d84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006d88:	dd0e      	ble.n	8006da8 <CTRL_outMot+0xd0>
		DCM_setDirCw( DCM_L );
 8006d8a:	2001      	movs	r0, #1
 8006d8c:	f000 fe68 	bl	8007a60 <DCM_setDirCw>
		DCM_setPwmDuty( DCM_L, (uint16_t)f_duty10_L );
 8006d90:	edd7 7a00 	vldr	s15, [r7]
 8006d94:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006d98:	ee17 3a90 	vmov	r3, s15
 8006d9c:	b29b      	uxth	r3, r3
 8006d9e:	4619      	mov	r1, r3
 8006da0:	2001      	movs	r0, #1
 8006da2:	f000 feb1 	bl	8007b08 <DCM_setPwmDuty>
		DCM_setPwmDuty( DCM_L, (uint16_t)f_temp );
	}
	else{
		DCM_brakeMot( DCM_L );								// 
	}
}
 8006da6:	e020      	b.n	8006dea <CTRL_outMot+0x112>
	else if( f_duty10_L < -20 ){							// 
 8006da8:	edd7 7a00 	vldr	s15, [r7]
 8006dac:	eebb 7a04 	vmov.f32	s14, #180	; 0xc1a00000 -20.0
 8006db0:	eef4 7ac7 	vcmpe.f32	s15, s14
 8006db4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006db8:	d514      	bpl.n	8006de4 <CTRL_outMot+0x10c>
		f_temp = f_duty10_L * -1;
 8006dba:	edd7 7a00 	vldr	s15, [r7]
 8006dbe:	eef1 7a67 	vneg.f32	s15, s15
 8006dc2:	edc7 7a03 	vstr	s15, [r7, #12]
		DCM_setDirCcw( DCM_L );
 8006dc6:	2001      	movs	r0, #1
 8006dc8:	f000 fe5d 	bl	8007a86 <DCM_setDirCcw>
		DCM_setPwmDuty( DCM_L, (uint16_t)f_temp );
 8006dcc:	edd7 7a03 	vldr	s15, [r7, #12]
 8006dd0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8006dd4:	ee17 3a90 	vmov	r3, s15
 8006dd8:	b29b      	uxth	r3, r3
 8006dda:	4619      	mov	r1, r3
 8006ddc:	2001      	movs	r0, #1
 8006dde:	f000 fe93 	bl	8007b08 <DCM_setPwmDuty>
}
 8006de2:	e002      	b.n	8006dea <CTRL_outMot+0x112>
		DCM_brakeMot( DCM_L );								// 
 8006de4:	2001      	movs	r0, #1
 8006de6:	f000 fe61 	bl	8007aac <DCM_brakeMot>
}
 8006dea:	bf00      	nop
 8006dec:	3710      	adds	r7, #16
 8006dee:	46bd      	mov	sp, r7
 8006df0:	bd80      	pop	{r7, pc}
 8006df2:	bf00      	nop
 8006df4:	447a0000 	.word	0x447a0000

08006df8 <CTRL_pol>:

void CTRL_pol( void )
{
 8006df8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8006dfc:	b08c      	sub	sp, #48	; 0x30
 8006dfe:	af00      	add	r7, sp, #0
	float f_feedFoard_speed		= 0;		// [] 
 8006e00:	f04f 0300 	mov.w	r3, #0
 8006e04:	617b      	str	r3, [r7, #20]
	float f_feedFoard_angle		= 0;
 8006e06:	f04f 0300 	mov.w	r3, #0
 8006e0a:	613b      	str	r3, [r7, #16]
	float f_speedCtrl			= 0;		// [] ????
 8006e0c:	f04f 0300 	mov.w	r3, #0
 8006e10:	60fb      	str	r3, [r7, #12]
	float f_angleSpeedCtrl			= 0;		// [] ????
 8006e12:	f04f 0300 	mov.w	r3, #0
 8006e16:	60bb      	str	r3, [r7, #8]
	float f_distSenCtrl			= 0;		// [] ????
 8006e18:	f04f 0300 	mov.w	r3, #0
 8006e1c:	607b      	str	r3, [r7, #4]
	float f_floorfriction		= 0;
 8006e1e:	f04f 0300 	mov.w	r3, #0
 8006e22:	603b      	str	r3, [r7, #0]
	float f_duty10_R;						// [] PWM-DUTY[0.1%]
	float f_duty10_L;						// [] PWM-DUTY[0.1%]

	float TR = 0.0;
 8006e24:	f04f 0300 	mov.w	r3, #0
 8006e28:	627b      	str	r3, [r7, #36]	; 0x24
	float TL = 0.0;
 8006e2a:	f04f 0300 	mov.w	r3, #0
 8006e2e:	623b      	str	r3, [r7, #32]
	float Ir = 0.0;
 8006e30:	f04f 0300 	mov.w	r3, #0
 8006e34:	62fb      	str	r3, [r7, #44]	; 0x2c
	float Il = 0.0;
 8006e36:	f04f 0300 	mov.w	r3, #0
 8006e3a:	62bb      	str	r3, [r7, #40]	; 0x28

	/* ???????? */
	if( uc_CtrlFlag != TRUE ){
 8006e3c:	4bc6      	ldr	r3, [pc, #792]	; (8007158 <CTRL_pol+0x360>)
 8006e3e:	781b      	ldrb	r3, [r3, #0]
 8006e40:	2b01      	cmp	r3, #1
 8006e42:	f040 85b6 	bne.w	80079b2 <CTRL_pol+0xbba>
		 return;		// ????
	}
	if(SW_ON == SW_IsOn_0()){
 8006e46:	f7fb f931 	bl	80020ac <SW_IsOn_0>
 8006e4a:	4603      	mov	r3, r0
 8006e4c:	2b01      	cmp	r3, #1
 8006e4e:	d101      	bne.n	8006e54 <CTRL_pol+0x5c>
		Failsafe_flag();
 8006e50:	f000 fdde 	bl	8007a10 <Failsafe_flag>
	}

	/* ???? */
	if (SYS_isOutOfCtrl() == TRUE ){
 8006e54:	f000 fdf4 	bl	8007a40 <SYS_isOutOfCtrl>
 8006e58:	4603      	mov	r3, r0
 8006e5a:	2b00      	cmp	r3, #0
 8006e5c:	d019      	beq.n	8006e92 <CTRL_pol+0x9a>

		f_DistErrSum = 0;				// 
 8006e5e:	4bbf      	ldr	r3, [pc, #764]	; (800715c <CTRL_pol+0x364>)
 8006e60:	f04f 0200 	mov.w	r2, #0
 8006e64:	601a      	str	r2, [r3, #0]
		f_NowDist = f_LastDist;			// ????
 8006e66:	4bbe      	ldr	r3, [pc, #760]	; (8007160 <CTRL_pol+0x368>)
 8006e68:	681b      	ldr	r3, [r3, #0]
 8006e6a:	4abe      	ldr	r2, [pc, #760]	; (8007164 <CTRL_pol+0x36c>)
 8006e6c:	6013      	str	r3, [r2, #0]
		f_NowAngle = f_LastAngle;		// ????
 8006e6e:	4bbe      	ldr	r3, [pc, #760]	; (8007168 <CTRL_pol+0x370>)
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	4abe      	ldr	r2, [pc, #760]	; (800716c <CTRL_pol+0x374>)
 8006e74:	6013      	str	r3, [r2, #0]
		f_Time = f_TrgtTime;			// ????
 8006e76:	4bbe      	ldr	r3, [pc, #760]	; (8007170 <CTRL_pol+0x378>)
 8006e78:	681b      	ldr	r3, [r3, #0]
 8006e7a:	4abe      	ldr	r2, [pc, #760]	; (8007174 <CTRL_pol+0x37c>)
 8006e7c:	6013      	str	r3, [r2, #0]

	 	CTRL_stop();				// 
 8006e7e:	f7fe fbfd 	bl	800567c <CTRL_stop>
		CTRL_clrData();					// ????
 8006e82:	f7fe fc0b 	bl	800569c <CTRL_clrData>
		DCM_brakeMot( DCM_R );			// 
 8006e86:	2000      	movs	r0, #0
 8006e88:	f000 fe10 	bl	8007aac <DCM_brakeMot>
		DCM_brakeMot( DCM_L );			// 
 8006e8c:	2001      	movs	r0, #1
 8006e8e:	f000 fe0d 	bl	8007aac <DCM_brakeMot>
	}

	/* ???????? */
	ENC_GetDiv( &l_CntR, &l_CntL );					// []????
 8006e92:	49b9      	ldr	r1, [pc, #740]	; (8007178 <CTRL_pol+0x380>)
 8006e94:	48b9      	ldr	r0, [pc, #740]	; (800717c <CTRL_pol+0x384>)
 8006e96:	f000 ff2b 	bl	8007cf0 <ENC_GetDiv>
	//add get_motor_omega(l_CntR,l_CntL);
	CTRL_refNow();									// 
 8006e9a:	f7fe fce1 	bl	8005860 <CTRL_refNow>
	CTRL_refTarget();								// 
 8006e9e:	f7fe fd7b 	bl	8005998 <CTRL_refTarget>

	f_NowAngle = GYRO_getNowAngle();					// [deg]
 8006ea2:	f001 f8cf 	bl	8008044 <GYRO_getNowAngle>
 8006ea6:	eef0 7a40 	vmov.f32	s15, s0
 8006eaa:	4bb0      	ldr	r3, [pc, #704]	; (800716c <CTRL_pol+0x374>)
 8006eac:	edc3 7a00 	vstr	s15, [r3]

	/* ? */
	CTRL_getFF_speed( &f_feedFoard_speed );					// [] ????
 8006eb0:	f107 0314 	add.w	r3, r7, #20
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	f7ff fb33 	bl	8006520 <CTRL_getFF_speed>
	CTRL_getFF_angle( &f_feedFoard_angle );					// [] ????
 8006eba:	f107 0310 	add.w	r3, r7, #16
 8006ebe:	4618      	mov	r0, r3
 8006ec0:	f7ff fb76 	bl	80065b0 <CTRL_getFF_angle>
	CTRL_getSpeedFB( &f_speedCtrl );				// [] 
 8006ec4:	f107 030c 	add.w	r3, r7, #12
 8006ec8:	4618      	mov	r0, r3
 8006eca:	f7ff fbd5 	bl	8006678 <CTRL_getSpeedFB>
	CTRL_getAngleSpeedFB( &f_angleSpeedCtrl );			// [] 
 8006ece:	f107 0308 	add.w	r3, r7, #8
 8006ed2:	4618      	mov	r0, r3
 8006ed4:	f7ff fc3c 	bl	8006750 <CTRL_getAngleSpeedFB>
	CTRL_getSenFB( &f_distSenCtrl );				// [] ????
 8006ed8:	1d3b      	adds	r3, r7, #4
 8006eda:	4618      	mov	r0, r3
 8006edc:	f7ff fcba 	bl	8006854 <CTRL_getSenFB>
	CTRL_getFloorFriction( &f_floorfriction );
 8006ee0:	463b      	mov	r3, r7
 8006ee2:	4618      	mov	r0, r3
 8006ee4:	f7ff fd2c 	bl	8006940 <CTRL_getFloorFriction>

	/*  */
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC ) ||( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ||
 8006ee8:	4ba5      	ldr	r3, [pc, #660]	; (8007180 <CTRL_pol+0x388>)
 8006eea:	781b      	ldrb	r3, [r3, #0]
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d01c      	beq.n	8006f2a <CTRL_pol+0x132>
 8006ef0:	4ba3      	ldr	r3, [pc, #652]	; (8007180 <CTRL_pol+0x388>)
 8006ef2:	781b      	ldrb	r3, [r3, #0]
 8006ef4:	2b01      	cmp	r3, #1
 8006ef6:	d018      	beq.n	8006f2a <CTRL_pol+0x132>
 8006ef8:	4ba1      	ldr	r3, [pc, #644]	; (8007180 <CTRL_pol+0x388>)
 8006efa:	781b      	ldrb	r3, [r3, #0]
 8006efc:	2b02      	cmp	r3, #2
 8006efe:	d014      	beq.n	8006f2a <CTRL_pol+0x132>
 8006f00:	4b9f      	ldr	r3, [pc, #636]	; (8007180 <CTRL_pol+0x388>)
 8006f02:	781b      	ldrb	r3, [r3, #0]
 8006f04:	2b0a      	cmp	r3, #10
 8006f06:	d010      	beq.n	8006f2a <CTRL_pol+0x132>
 8006f08:	4b9d      	ldr	r3, [pc, #628]	; (8007180 <CTRL_pol+0x388>)
 8006f0a:	781b      	ldrb	r3, [r3, #0]
 8006f0c:	2b0e      	cmp	r3, #14
 8006f0e:	d00c      	beq.n	8006f2a <CTRL_pol+0x132>
		( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ) || ( en_Type == CTRL_SKEW_DEC )
 8006f10:	4b9b      	ldr	r3, [pc, #620]	; (8007180 <CTRL_pol+0x388>)
 8006f12:	781b      	ldrb	r3, [r3, #0]
	if( ( en_Type == CTRL_ACC ) || ( en_Type == CTRL_CONST ) || ( en_Type == CTRL_DEC ) ||( en_Type == CTRL_ENTRY_SURA ) || ( en_Type == CTRL_EXIT_SURA ) ||
 8006f14:	2b03      	cmp	r3, #3
 8006f16:	d008      	beq.n	8006f2a <CTRL_pol+0x132>
		( en_Type == CTRL_SKEW_ACC ) || ( en_Type == CTRL_SKEW_CONST ) || ( en_Type == CTRL_SKEW_DEC )
 8006f18:	4b99      	ldr	r3, [pc, #612]	; (8007180 <CTRL_pol+0x388>)
 8006f1a:	781b      	ldrb	r3, [r3, #0]
 8006f1c:	2b04      	cmp	r3, #4
 8006f1e:	d004      	beq.n	8006f2a <CTRL_pol+0x132>
 8006f20:	4b97      	ldr	r3, [pc, #604]	; (8007180 <CTRL_pol+0x388>)
 8006f22:	781b      	ldrb	r3, [r3, #0]
 8006f24:	2b05      	cmp	r3, #5
 8006f26:	f040 8083 	bne.w	8007030 <CTRL_pol+0x238>
	){
		TR = ((TIRE_D/2/2)*(Weight*(f_feedFoard_speed + f_speedCtrl))+(TIRE_D/2/TREAD)*(Inertia*(f_feedFoard_angle + f_angleSpeedCtrl+ f_distSenCtrl)))/GEAR_RATIO;
 8006f2a:	ed97 7a05 	vldr	s14, [r7, #20]
 8006f2e:	edd7 7a03 	vldr	s15, [r7, #12]
 8006f32:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006f36:	ed9f 7a93 	vldr	s14, [pc, #588]	; 8007184 <CTRL_pol+0x38c>
 8006f3a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006f3e:	ed9f 7a92 	vldr	s14, [pc, #584]	; 8007188 <CTRL_pol+0x390>
 8006f42:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006f46:	edd7 6a04 	vldr	s13, [r7, #16]
 8006f4a:	edd7 7a02 	vldr	s15, [r7, #8]
 8006f4e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006f52:	edd7 7a01 	vldr	s15, [r7, #4]
 8006f56:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006f5a:	eddf 6a8c 	vldr	s13, [pc, #560]	; 800718c <CTRL_pol+0x394>
 8006f5e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006f62:	eddf 6a8b 	vldr	s13, [pc, #556]	; 8007190 <CTRL_pol+0x398>
 8006f66:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006f6a:	ee37 7a27 	vadd.f32	s14, s14, s15
 8006f6e:	eddf 6a89 	vldr	s13, [pc, #548]	; 8007194 <CTRL_pol+0x39c>
 8006f72:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006f76:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
		TL = ((TIRE_D/2/2)*(Weight*(f_feedFoard_speed + f_speedCtrl))-(TIRE_D/2/TREAD)*(Inertia*(f_feedFoard_angle + f_angleSpeedCtrl+ f_distSenCtrl)))/GEAR_RATIO;
 8006f7a:	ed97 7a05 	vldr	s14, [r7, #20]
 8006f7e:	edd7 7a03 	vldr	s15, [r7, #12]
 8006f82:	ee77 7a27 	vadd.f32	s15, s14, s15
 8006f86:	ed9f 7a7f 	vldr	s14, [pc, #508]	; 8007184 <CTRL_pol+0x38c>
 8006f8a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8006f8e:	ed9f 7a7e 	vldr	s14, [pc, #504]	; 8007188 <CTRL_pol+0x390>
 8006f92:	ee27 7a87 	vmul.f32	s14, s15, s14
 8006f96:	edd7 6a04 	vldr	s13, [r7, #16]
 8006f9a:	edd7 7a02 	vldr	s15, [r7, #8]
 8006f9e:	ee76 6aa7 	vadd.f32	s13, s13, s15
 8006fa2:	edd7 7a01 	vldr	s15, [r7, #4]
 8006fa6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8006faa:	eddf 6a78 	vldr	s13, [pc, #480]	; 800718c <CTRL_pol+0x394>
 8006fae:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006fb2:	eddf 6a77 	vldr	s13, [pc, #476]	; 8007190 <CTRL_pol+0x398>
 8006fb6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006fba:	ee37 7a67 	vsub.f32	s14, s14, s15
 8006fbe:	eddf 6a75 	vldr	s13, [pc, #468]	; 8007194 <CTRL_pol+0x39c>
 8006fc2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8006fc6:	edc7 7a08 	vstr	s15, [r7, #32]
		Ir = (TR+0.0255/1000.0)/Torque_constant;
 8006fca:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8006fcc:	f7f9 fae4 	bl	8000598 <__aeabi_f2d>
 8006fd0:	a357      	add	r3, pc, #348	; (adr r3, 8007130 <CTRL_pol+0x338>)
 8006fd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fd6:	f7f9 f981 	bl	80002dc <__adddf3>
 8006fda:	4602      	mov	r2, r0
 8006fdc:	460b      	mov	r3, r1
 8006fde:	4610      	mov	r0, r2
 8006fe0:	4619      	mov	r1, r3
 8006fe2:	a355      	add	r3, pc, #340	; (adr r3, 8007138 <CTRL_pol+0x340>)
 8006fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006fe8:	f7f9 fc58 	bl	800089c <__aeabi_ddiv>
 8006fec:	4602      	mov	r2, r0
 8006fee:	460b      	mov	r3, r1
 8006ff0:	4610      	mov	r0, r2
 8006ff2:	4619      	mov	r1, r3
 8006ff4:	f7f9 fe20 	bl	8000c38 <__aeabi_d2f>
 8006ff8:	4603      	mov	r3, r0
 8006ffa:	62fb      	str	r3, [r7, #44]	; 0x2c
		Il = (TL+0.0255/1000.0)/Torque_constant;
 8006ffc:	6a38      	ldr	r0, [r7, #32]
 8006ffe:	f7f9 facb 	bl	8000598 <__aeabi_f2d>
 8007002:	a34b      	add	r3, pc, #300	; (adr r3, 8007130 <CTRL_pol+0x338>)
 8007004:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007008:	f7f9 f968 	bl	80002dc <__adddf3>
 800700c:	4602      	mov	r2, r0
 800700e:	460b      	mov	r3, r1
 8007010:	4610      	mov	r0, r2
 8007012:	4619      	mov	r1, r3
 8007014:	a348      	add	r3, pc, #288	; (adr r3, 8007138 <CTRL_pol+0x340>)
 8007016:	e9d3 2300 	ldrd	r2, r3, [r3]
 800701a:	f7f9 fc3f 	bl	800089c <__aeabi_ddiv>
 800701e:	4602      	mov	r2, r0
 8007020:	460b      	mov	r3, r1
 8007022:	4610      	mov	r0, r2
 8007024:	4619      	mov	r1, r3
 8007026:	f7f9 fe07 	bl	8000c38 <__aeabi_d2f>
 800702a:	4603      	mov	r3, r0
 800702c:	62bb      	str	r3, [r7, #40]	; 0x28
 800702e:	e3c1      	b.n	80077b4 <CTRL_pol+0x9bc>
	}

	/*  */
	else if( en_Type == CTRL_HIT_WALL ){
 8007030:	4b53      	ldr	r3, [pc, #332]	; (8007180 <CTRL_pol+0x388>)
 8007032:	781b      	ldrb	r3, [r3, #0]
 8007034:	2b06      	cmp	r3, #6
 8007036:	f040 80af 	bne.w	8007198 <CTRL_pol+0x3a0>
		TR = (TIRE_D/2/2)*(Weight*(f_feedFoard_speed * FF_HIT_BALANCE_R/1500.0 ));		// PWM-DUTY[0.1%]
 800703a:	697b      	ldr	r3, [r7, #20]
 800703c:	4618      	mov	r0, r3
 800703e:	f7f9 faab 	bl	8000598 <__aeabi_f2d>
 8007042:	a33f      	add	r3, pc, #252	; (adr r3, 8007140 <CTRL_pol+0x348>)
 8007044:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007048:	f7f9 fc28 	bl	800089c <__aeabi_ddiv>
 800704c:	4602      	mov	r2, r0
 800704e:	460b      	mov	r3, r1
 8007050:	4610      	mov	r0, r2
 8007052:	4619      	mov	r1, r3
 8007054:	a33c      	add	r3, pc, #240	; (adr r3, 8007148 <CTRL_pol+0x350>)
 8007056:	e9d3 2300 	ldrd	r2, r3, [r3]
 800705a:	f7f9 faf5 	bl	8000648 <__aeabi_dmul>
 800705e:	4602      	mov	r2, r0
 8007060:	460b      	mov	r3, r1
 8007062:	4610      	mov	r0, r2
 8007064:	4619      	mov	r1, r3
 8007066:	a33a      	add	r3, pc, #232	; (adr r3, 8007150 <CTRL_pol+0x358>)
 8007068:	e9d3 2300 	ldrd	r2, r3, [r3]
 800706c:	f7f9 faec 	bl	8000648 <__aeabi_dmul>
 8007070:	4602      	mov	r2, r0
 8007072:	460b      	mov	r3, r1
 8007074:	4610      	mov	r0, r2
 8007076:	4619      	mov	r1, r3
 8007078:	f7f9 fdde 	bl	8000c38 <__aeabi_d2f>
 800707c:	4603      	mov	r3, r0
 800707e:	627b      	str	r3, [r7, #36]	; 0x24
		TL = (TIRE_D/2/2)*(Weight*(f_feedFoard_speed * FF_HIT_BALANCE_R/1500.0 ));
 8007080:	697b      	ldr	r3, [r7, #20]
 8007082:	4618      	mov	r0, r3
 8007084:	f7f9 fa88 	bl	8000598 <__aeabi_f2d>
 8007088:	a32d      	add	r3, pc, #180	; (adr r3, 8007140 <CTRL_pol+0x348>)
 800708a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800708e:	f7f9 fc05 	bl	800089c <__aeabi_ddiv>
 8007092:	4602      	mov	r2, r0
 8007094:	460b      	mov	r3, r1
 8007096:	4610      	mov	r0, r2
 8007098:	4619      	mov	r1, r3
 800709a:	a32b      	add	r3, pc, #172	; (adr r3, 8007148 <CTRL_pol+0x350>)
 800709c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070a0:	f7f9 fad2 	bl	8000648 <__aeabi_dmul>
 80070a4:	4602      	mov	r2, r0
 80070a6:	460b      	mov	r3, r1
 80070a8:	4610      	mov	r0, r2
 80070aa:	4619      	mov	r1, r3
 80070ac:	a328      	add	r3, pc, #160	; (adr r3, 8007150 <CTRL_pol+0x358>)
 80070ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070b2:	f7f9 fac9 	bl	8000648 <__aeabi_dmul>
 80070b6:	4602      	mov	r2, r0
 80070b8:	460b      	mov	r3, r1
 80070ba:	4610      	mov	r0, r2
 80070bc:	4619      	mov	r1, r3
 80070be:	f7f9 fdbb 	bl	8000c38 <__aeabi_d2f>
 80070c2:	4603      	mov	r3, r0
 80070c4:	623b      	str	r3, [r7, #32]
		Ir = (TR-0.0255/1000.0)/Torque_constant;
 80070c6:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80070c8:	f7f9 fa66 	bl	8000598 <__aeabi_f2d>
 80070cc:	a318      	add	r3, pc, #96	; (adr r3, 8007130 <CTRL_pol+0x338>)
 80070ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070d2:	f7f9 f901 	bl	80002d8 <__aeabi_dsub>
 80070d6:	4602      	mov	r2, r0
 80070d8:	460b      	mov	r3, r1
 80070da:	4610      	mov	r0, r2
 80070dc:	4619      	mov	r1, r3
 80070de:	a316      	add	r3, pc, #88	; (adr r3, 8007138 <CTRL_pol+0x340>)
 80070e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80070e4:	f7f9 fbda 	bl	800089c <__aeabi_ddiv>
 80070e8:	4602      	mov	r2, r0
 80070ea:	460b      	mov	r3, r1
 80070ec:	4610      	mov	r0, r2
 80070ee:	4619      	mov	r1, r3
 80070f0:	f7f9 fda2 	bl	8000c38 <__aeabi_d2f>
 80070f4:	4603      	mov	r3, r0
 80070f6:	62fb      	str	r3, [r7, #44]	; 0x2c
		Il = (TL-0.0255/1000.0)/Torque_constant;
 80070f8:	6a38      	ldr	r0, [r7, #32]
 80070fa:	f7f9 fa4d 	bl	8000598 <__aeabi_f2d>
 80070fe:	a30c      	add	r3, pc, #48	; (adr r3, 8007130 <CTRL_pol+0x338>)
 8007100:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007104:	f7f9 f8e8 	bl	80002d8 <__aeabi_dsub>
 8007108:	4602      	mov	r2, r0
 800710a:	460b      	mov	r3, r1
 800710c:	4610      	mov	r0, r2
 800710e:	4619      	mov	r1, r3
 8007110:	a309      	add	r3, pc, #36	; (adr r3, 8007138 <CTRL_pol+0x340>)
 8007112:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007116:	f7f9 fbc1 	bl	800089c <__aeabi_ddiv>
 800711a:	4602      	mov	r2, r0
 800711c:	460b      	mov	r3, r1
 800711e:	4610      	mov	r0, r2
 8007120:	4619      	mov	r1, r3
 8007122:	f7f9 fd89 	bl	8000c38 <__aeabi_d2f>
 8007126:	4603      	mov	r3, r0
 8007128:	62bb      	str	r3, [r7, #40]	; 0x28
 800712a:	e343      	b.n	80077b4 <CTRL_pol+0x9bc>
 800712c:	f3af 8000 	nop.w
 8007130:	a821f299 	.word	0xa821f299
 8007134:	3efabd1a 	.word	0x3efabd1a
 8007138:	40000000 	.word	0x40000000
 800713c:	3f4376d5 	.word	0x3f4376d5
 8007140:	00000000 	.word	0x00000000
 8007144:	40977000 	.word	0x40977000
 8007148:	80000000 	.word	0x80000000
 800714c:	3f926e97 	.word	0x3f926e97
 8007150:	60000000 	.word	0x60000000
 8007154:	3f69ce07 	.word	0x3f69ce07
 8007158:	2000021c 	.word	0x2000021c
 800715c:	20000260 	.word	0x20000260
 8007160:	2000024c 	.word	0x2000024c
 8007164:	20000254 	.word	0x20000254
 8007168:	20000280 	.word	0x20000280
 800716c:	20000284 	.word	0x20000284
 8007170:	20000008 	.word	0x20000008
 8007174:	20000220 	.word	0x20000220
 8007178:	20000fb4 	.word	0x20000fb4
 800717c:	20000fb8 	.word	0x20000fb8
 8007180:	200002d2 	.word	0x200002d2
 8007184:	3c9374bc 	.word	0x3c9374bc
 8007188:	3b4e703b 	.word	0x3b4e703b
 800718c:	369a59b3 	.word	0x369a59b3
 8007190:	3e4092b9 	.word	0x3e4092b9
 8007194:	40666666 	.word	0x40666666
	}

	/* ???? */
	else if( ( en_Type == CTRL_ACC_SURA ) || (en_Type == CTRL_CONST_SURA)||( en_Type == CTRL_DEC_SURA ) ){
 8007198:	4b7f      	ldr	r3, [pc, #508]	; (8007398 <CTRL_pol+0x5a0>)
 800719a:	781b      	ldrb	r3, [r3, #0]
 800719c:	2b0b      	cmp	r3, #11
 800719e:	d008      	beq.n	80071b2 <CTRL_pol+0x3ba>
 80071a0:	4b7d      	ldr	r3, [pc, #500]	; (8007398 <CTRL_pol+0x5a0>)
 80071a2:	781b      	ldrb	r3, [r3, #0]
 80071a4:	2b0c      	cmp	r3, #12
 80071a6:	d004      	beq.n	80071b2 <CTRL_pol+0x3ba>
 80071a8:	4b7b      	ldr	r3, [pc, #492]	; (8007398 <CTRL_pol+0x5a0>)
 80071aa:	781b      	ldrb	r3, [r3, #0]
 80071ac:	2b0d      	cmp	r3, #13
 80071ae:	f040 81d0 	bne.w	8007552 <CTRL_pol+0x75a>
		/*  */
		if( f_LastAngle > 0 ){
 80071b2:	4b7a      	ldr	r3, [pc, #488]	; (800739c <CTRL_pol+0x5a4>)
 80071b4:	edd3 7a00 	vldr	s15, [r3]
 80071b8:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80071bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80071c0:	f340 80f2 	ble.w	80073a8 <CTRL_pol+0x5b0>
			TR = ((TIRE_D/2/2)*(Weight*(f_feedFoard_speed + f_speedCtrl))+(TIRE_D/2/TREAD)*(4.65/1000000.0*(f_feedFoard_angle + f_angleSpeedCtrl)+f_floorfriction))/GEAR_RATIO;
 80071c4:	ed97 7a05 	vldr	s14, [r7, #20]
 80071c8:	edd7 7a03 	vldr	s15, [r7, #12]
 80071cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80071d0:	ed9f 7a73 	vldr	s14, [pc, #460]	; 80073a0 <CTRL_pol+0x5a8>
 80071d4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80071d8:	ed9f 7a72 	vldr	s14, [pc, #456]	; 80073a4 <CTRL_pol+0x5ac>
 80071dc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80071e0:	ee17 0a90 	vmov	r0, s15
 80071e4:	f7f9 f9d8 	bl	8000598 <__aeabi_f2d>
 80071e8:	4604      	mov	r4, r0
 80071ea:	460d      	mov	r5, r1
 80071ec:	ed97 7a04 	vldr	s14, [r7, #16]
 80071f0:	edd7 7a02 	vldr	s15, [r7, #8]
 80071f4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80071f8:	ee17 0a90 	vmov	r0, s15
 80071fc:	f7f9 f9cc 	bl	8000598 <__aeabi_f2d>
 8007200:	a35b      	add	r3, pc, #364	; (adr r3, 8007370 <CTRL_pol+0x578>)
 8007202:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007206:	f7f9 fa1f 	bl	8000648 <__aeabi_dmul>
 800720a:	4602      	mov	r2, r0
 800720c:	460b      	mov	r3, r1
 800720e:	4690      	mov	r8, r2
 8007210:	4699      	mov	r9, r3
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	4618      	mov	r0, r3
 8007216:	f7f9 f9bf 	bl	8000598 <__aeabi_f2d>
 800721a:	4602      	mov	r2, r0
 800721c:	460b      	mov	r3, r1
 800721e:	4640      	mov	r0, r8
 8007220:	4649      	mov	r1, r9
 8007222:	f7f9 f85b 	bl	80002dc <__adddf3>
 8007226:	4602      	mov	r2, r0
 8007228:	460b      	mov	r3, r1
 800722a:	4610      	mov	r0, r2
 800722c:	4619      	mov	r1, r3
 800722e:	a352      	add	r3, pc, #328	; (adr r3, 8007378 <CTRL_pol+0x580>)
 8007230:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007234:	f7f9 fa08 	bl	8000648 <__aeabi_dmul>
 8007238:	4602      	mov	r2, r0
 800723a:	460b      	mov	r3, r1
 800723c:	4620      	mov	r0, r4
 800723e:	4629      	mov	r1, r5
 8007240:	f7f9 f84c 	bl	80002dc <__adddf3>
 8007244:	4602      	mov	r2, r0
 8007246:	460b      	mov	r3, r1
 8007248:	4610      	mov	r0, r2
 800724a:	4619      	mov	r1, r3
 800724c:	a34c      	add	r3, pc, #304	; (adr r3, 8007380 <CTRL_pol+0x588>)
 800724e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007252:	f7f9 fb23 	bl	800089c <__aeabi_ddiv>
 8007256:	4602      	mov	r2, r0
 8007258:	460b      	mov	r3, r1
 800725a:	4610      	mov	r0, r2
 800725c:	4619      	mov	r1, r3
 800725e:	f7f9 fceb 	bl	8000c38 <__aeabi_d2f>
 8007262:	4603      	mov	r3, r0
 8007264:	627b      	str	r3, [r7, #36]	; 0x24
			TL = ((TIRE_D/2/2)*(Weight*(f_feedFoard_speed + f_speedCtrl))-(TIRE_D/2/TREAD)*(4.65/1000000.0*(f_feedFoard_angle + f_angleSpeedCtrl)+f_floorfriction))/GEAR_RATIO;
 8007266:	ed97 7a05 	vldr	s14, [r7, #20]
 800726a:	edd7 7a03 	vldr	s15, [r7, #12]
 800726e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007272:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80073a0 <CTRL_pol+0x5a8>
 8007276:	ee67 7a87 	vmul.f32	s15, s15, s14
 800727a:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 80073a4 <CTRL_pol+0x5ac>
 800727e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007282:	ee17 0a90 	vmov	r0, s15
 8007286:	f7f9 f987 	bl	8000598 <__aeabi_f2d>
 800728a:	4604      	mov	r4, r0
 800728c:	460d      	mov	r5, r1
 800728e:	ed97 7a04 	vldr	s14, [r7, #16]
 8007292:	edd7 7a02 	vldr	s15, [r7, #8]
 8007296:	ee77 7a27 	vadd.f32	s15, s14, s15
 800729a:	ee17 0a90 	vmov	r0, s15
 800729e:	f7f9 f97b 	bl	8000598 <__aeabi_f2d>
 80072a2:	a333      	add	r3, pc, #204	; (adr r3, 8007370 <CTRL_pol+0x578>)
 80072a4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072a8:	f7f9 f9ce 	bl	8000648 <__aeabi_dmul>
 80072ac:	4602      	mov	r2, r0
 80072ae:	460b      	mov	r3, r1
 80072b0:	4690      	mov	r8, r2
 80072b2:	4699      	mov	r9, r3
 80072b4:	683b      	ldr	r3, [r7, #0]
 80072b6:	4618      	mov	r0, r3
 80072b8:	f7f9 f96e 	bl	8000598 <__aeabi_f2d>
 80072bc:	4602      	mov	r2, r0
 80072be:	460b      	mov	r3, r1
 80072c0:	4640      	mov	r0, r8
 80072c2:	4649      	mov	r1, r9
 80072c4:	f7f9 f80a 	bl	80002dc <__adddf3>
 80072c8:	4602      	mov	r2, r0
 80072ca:	460b      	mov	r3, r1
 80072cc:	4610      	mov	r0, r2
 80072ce:	4619      	mov	r1, r3
 80072d0:	a329      	add	r3, pc, #164	; (adr r3, 8007378 <CTRL_pol+0x580>)
 80072d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072d6:	f7f9 f9b7 	bl	8000648 <__aeabi_dmul>
 80072da:	4602      	mov	r2, r0
 80072dc:	460b      	mov	r3, r1
 80072de:	4620      	mov	r0, r4
 80072e0:	4629      	mov	r1, r5
 80072e2:	f7f8 fff9 	bl	80002d8 <__aeabi_dsub>
 80072e6:	4602      	mov	r2, r0
 80072e8:	460b      	mov	r3, r1
 80072ea:	4610      	mov	r0, r2
 80072ec:	4619      	mov	r1, r3
 80072ee:	a324      	add	r3, pc, #144	; (adr r3, 8007380 <CTRL_pol+0x588>)
 80072f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80072f4:	f7f9 fad2 	bl	800089c <__aeabi_ddiv>
 80072f8:	4602      	mov	r2, r0
 80072fa:	460b      	mov	r3, r1
 80072fc:	4610      	mov	r0, r2
 80072fe:	4619      	mov	r1, r3
 8007300:	f7f9 fc9a 	bl	8000c38 <__aeabi_d2f>
 8007304:	4603      	mov	r3, r0
 8007306:	623b      	str	r3, [r7, #32]
			Ir = (TR+0.0255/1000.0)/Torque_constant;
 8007308:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800730a:	f7f9 f945 	bl	8000598 <__aeabi_f2d>
 800730e:	a31e      	add	r3, pc, #120	; (adr r3, 8007388 <CTRL_pol+0x590>)
 8007310:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007314:	f7f8 ffe2 	bl	80002dc <__adddf3>
 8007318:	4602      	mov	r2, r0
 800731a:	460b      	mov	r3, r1
 800731c:	4610      	mov	r0, r2
 800731e:	4619      	mov	r1, r3
 8007320:	a31b      	add	r3, pc, #108	; (adr r3, 8007390 <CTRL_pol+0x598>)
 8007322:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007326:	f7f9 fab9 	bl	800089c <__aeabi_ddiv>
 800732a:	4602      	mov	r2, r0
 800732c:	460b      	mov	r3, r1
 800732e:	4610      	mov	r0, r2
 8007330:	4619      	mov	r1, r3
 8007332:	f7f9 fc81 	bl	8000c38 <__aeabi_d2f>
 8007336:	4603      	mov	r3, r0
 8007338:	62fb      	str	r3, [r7, #44]	; 0x2c
			Il = (TL+0.0255/1000.0)/Torque_constant;
 800733a:	6a38      	ldr	r0, [r7, #32]
 800733c:	f7f9 f92c 	bl	8000598 <__aeabi_f2d>
 8007340:	a311      	add	r3, pc, #68	; (adr r3, 8007388 <CTRL_pol+0x590>)
 8007342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007346:	f7f8 ffc9 	bl	80002dc <__adddf3>
 800734a:	4602      	mov	r2, r0
 800734c:	460b      	mov	r3, r1
 800734e:	4610      	mov	r0, r2
 8007350:	4619      	mov	r1, r3
 8007352:	a30f      	add	r3, pc, #60	; (adr r3, 8007390 <CTRL_pol+0x598>)
 8007354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007358:	f7f9 faa0 	bl	800089c <__aeabi_ddiv>
 800735c:	4602      	mov	r2, r0
 800735e:	460b      	mov	r3, r1
 8007360:	4610      	mov	r0, r2
 8007362:	4619      	mov	r1, r3
 8007364:	f7f9 fc68 	bl	8000c38 <__aeabi_d2f>
 8007368:	4603      	mov	r3, r0
 800736a:	62bb      	str	r3, [r7, #40]	; 0x28
		if( f_LastAngle > 0 ){
 800736c:	e222      	b.n	80077b4 <CTRL_pol+0x9bc>
 800736e:	bf00      	nop
 8007370:	446d175b 	.word	0x446d175b
 8007374:	3ed380e6 	.word	0x3ed380e6
 8007378:	20000000 	.word	0x20000000
 800737c:	3fc81257 	.word	0x3fc81257
 8007380:	c0000000 	.word	0xc0000000
 8007384:	400ccccc 	.word	0x400ccccc
 8007388:	a821f299 	.word	0xa821f299
 800738c:	3efabd1a 	.word	0x3efabd1a
 8007390:	40000000 	.word	0x40000000
 8007394:	3f4376d5 	.word	0x3f4376d5
 8007398:	200002d2 	.word	0x200002d2
 800739c:	20000280 	.word	0x20000280
 80073a0:	3c9374bc 	.word	0x3c9374bc
 80073a4:	3b4e703b 	.word	0x3b4e703b
		}
		/* */
		else{			
			TR = ((TIRE_D/2/2)*(Weight*(f_feedFoard_speed + f_speedCtrl))+(TIRE_D/2/TREAD)*(4.65/1000000.0*(f_feedFoard_angle*(-1) + f_angleSpeedCtrl)+f_floorfriction))/GEAR_RATIO;
 80073a8:	ed97 7a05 	vldr	s14, [r7, #20]
 80073ac:	edd7 7a03 	vldr	s15, [r7, #12]
 80073b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80073b4:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 80073a0 <CTRL_pol+0x5a8>
 80073b8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80073bc:	ed1f 7a07 	vldr	s14, [pc, #-28]	; 80073a4 <CTRL_pol+0x5ac>
 80073c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80073c4:	ee17 0a90 	vmov	r0, s15
 80073c8:	f7f9 f8e6 	bl	8000598 <__aeabi_f2d>
 80073cc:	4604      	mov	r4, r0
 80073ce:	460d      	mov	r5, r1
 80073d0:	ed97 7a02 	vldr	s14, [r7, #8]
 80073d4:	edd7 7a04 	vldr	s15, [r7, #16]
 80073d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80073dc:	ee17 0a90 	vmov	r0, s15
 80073e0:	f7f9 f8da 	bl	8000598 <__aeabi_f2d>
 80073e4:	a3a2      	add	r3, pc, #648	; (adr r3, 8007670 <CTRL_pol+0x878>)
 80073e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80073ea:	f7f9 f92d 	bl	8000648 <__aeabi_dmul>
 80073ee:	4602      	mov	r2, r0
 80073f0:	460b      	mov	r3, r1
 80073f2:	4690      	mov	r8, r2
 80073f4:	4699      	mov	r9, r3
 80073f6:	683b      	ldr	r3, [r7, #0]
 80073f8:	4618      	mov	r0, r3
 80073fa:	f7f9 f8cd 	bl	8000598 <__aeabi_f2d>
 80073fe:	4602      	mov	r2, r0
 8007400:	460b      	mov	r3, r1
 8007402:	4640      	mov	r0, r8
 8007404:	4649      	mov	r1, r9
 8007406:	f7f8 ff69 	bl	80002dc <__adddf3>
 800740a:	4602      	mov	r2, r0
 800740c:	460b      	mov	r3, r1
 800740e:	4610      	mov	r0, r2
 8007410:	4619      	mov	r1, r3
 8007412:	a399      	add	r3, pc, #612	; (adr r3, 8007678 <CTRL_pol+0x880>)
 8007414:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007418:	f7f9 f916 	bl	8000648 <__aeabi_dmul>
 800741c:	4602      	mov	r2, r0
 800741e:	460b      	mov	r3, r1
 8007420:	4620      	mov	r0, r4
 8007422:	4629      	mov	r1, r5
 8007424:	f7f8 ff5a 	bl	80002dc <__adddf3>
 8007428:	4602      	mov	r2, r0
 800742a:	460b      	mov	r3, r1
 800742c:	4610      	mov	r0, r2
 800742e:	4619      	mov	r1, r3
 8007430:	a393      	add	r3, pc, #588	; (adr r3, 8007680 <CTRL_pol+0x888>)
 8007432:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007436:	f7f9 fa31 	bl	800089c <__aeabi_ddiv>
 800743a:	4602      	mov	r2, r0
 800743c:	460b      	mov	r3, r1
 800743e:	4610      	mov	r0, r2
 8007440:	4619      	mov	r1, r3
 8007442:	f7f9 fbf9 	bl	8000c38 <__aeabi_d2f>
 8007446:	4603      	mov	r3, r0
 8007448:	627b      	str	r3, [r7, #36]	; 0x24
			TL = ((TIRE_D/2/2)*(Weight*(f_feedFoard_speed + f_speedCtrl))-(TIRE_D/2/TREAD)*(4.65/1000000.0*(f_feedFoard_angle*(-1) + f_angleSpeedCtrl)+f_floorfriction))/GEAR_RATIO;
 800744a:	ed97 7a05 	vldr	s14, [r7, #20]
 800744e:	edd7 7a03 	vldr	s15, [r7, #12]
 8007452:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007456:	ed9f 7a91 	vldr	s14, [pc, #580]	; 800769c <CTRL_pol+0x8a4>
 800745a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800745e:	ed9f 7a90 	vldr	s14, [pc, #576]	; 80076a0 <CTRL_pol+0x8a8>
 8007462:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007466:	ee17 0a90 	vmov	r0, s15
 800746a:	f7f9 f895 	bl	8000598 <__aeabi_f2d>
 800746e:	4604      	mov	r4, r0
 8007470:	460d      	mov	r5, r1
 8007472:	ed97 7a02 	vldr	s14, [r7, #8]
 8007476:	edd7 7a04 	vldr	s15, [r7, #16]
 800747a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800747e:	ee17 0a90 	vmov	r0, s15
 8007482:	f7f9 f889 	bl	8000598 <__aeabi_f2d>
 8007486:	a37a      	add	r3, pc, #488	; (adr r3, 8007670 <CTRL_pol+0x878>)
 8007488:	e9d3 2300 	ldrd	r2, r3, [r3]
 800748c:	f7f9 f8dc 	bl	8000648 <__aeabi_dmul>
 8007490:	4602      	mov	r2, r0
 8007492:	460b      	mov	r3, r1
 8007494:	4690      	mov	r8, r2
 8007496:	4699      	mov	r9, r3
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	4618      	mov	r0, r3
 800749c:	f7f9 f87c 	bl	8000598 <__aeabi_f2d>
 80074a0:	4602      	mov	r2, r0
 80074a2:	460b      	mov	r3, r1
 80074a4:	4640      	mov	r0, r8
 80074a6:	4649      	mov	r1, r9
 80074a8:	f7f8 ff18 	bl	80002dc <__adddf3>
 80074ac:	4602      	mov	r2, r0
 80074ae:	460b      	mov	r3, r1
 80074b0:	4610      	mov	r0, r2
 80074b2:	4619      	mov	r1, r3
 80074b4:	a370      	add	r3, pc, #448	; (adr r3, 8007678 <CTRL_pol+0x880>)
 80074b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074ba:	f7f9 f8c5 	bl	8000648 <__aeabi_dmul>
 80074be:	4602      	mov	r2, r0
 80074c0:	460b      	mov	r3, r1
 80074c2:	4620      	mov	r0, r4
 80074c4:	4629      	mov	r1, r5
 80074c6:	f7f8 ff07 	bl	80002d8 <__aeabi_dsub>
 80074ca:	4602      	mov	r2, r0
 80074cc:	460b      	mov	r3, r1
 80074ce:	4610      	mov	r0, r2
 80074d0:	4619      	mov	r1, r3
 80074d2:	a36b      	add	r3, pc, #428	; (adr r3, 8007680 <CTRL_pol+0x888>)
 80074d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074d8:	f7f9 f9e0 	bl	800089c <__aeabi_ddiv>
 80074dc:	4602      	mov	r2, r0
 80074de:	460b      	mov	r3, r1
 80074e0:	4610      	mov	r0, r2
 80074e2:	4619      	mov	r1, r3
 80074e4:	f7f9 fba8 	bl	8000c38 <__aeabi_d2f>
 80074e8:	4603      	mov	r3, r0
 80074ea:	623b      	str	r3, [r7, #32]
			Ir = (TR+0.0255/1000.0)/Torque_constant;
 80074ec:	6a78      	ldr	r0, [r7, #36]	; 0x24
 80074ee:	f7f9 f853 	bl	8000598 <__aeabi_f2d>
 80074f2:	a365      	add	r3, pc, #404	; (adr r3, 8007688 <CTRL_pol+0x890>)
 80074f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80074f8:	f7f8 fef0 	bl	80002dc <__adddf3>
 80074fc:	4602      	mov	r2, r0
 80074fe:	460b      	mov	r3, r1
 8007500:	4610      	mov	r0, r2
 8007502:	4619      	mov	r1, r3
 8007504:	a362      	add	r3, pc, #392	; (adr r3, 8007690 <CTRL_pol+0x898>)
 8007506:	e9d3 2300 	ldrd	r2, r3, [r3]
 800750a:	f7f9 f9c7 	bl	800089c <__aeabi_ddiv>
 800750e:	4602      	mov	r2, r0
 8007510:	460b      	mov	r3, r1
 8007512:	4610      	mov	r0, r2
 8007514:	4619      	mov	r1, r3
 8007516:	f7f9 fb8f 	bl	8000c38 <__aeabi_d2f>
 800751a:	4603      	mov	r3, r0
 800751c:	62fb      	str	r3, [r7, #44]	; 0x2c
			Il = (TL+0.0255/1000.0)/Torque_constant;
 800751e:	6a38      	ldr	r0, [r7, #32]
 8007520:	f7f9 f83a 	bl	8000598 <__aeabi_f2d>
 8007524:	a358      	add	r3, pc, #352	; (adr r3, 8007688 <CTRL_pol+0x890>)
 8007526:	e9d3 2300 	ldrd	r2, r3, [r3]
 800752a:	f7f8 fed7 	bl	80002dc <__adddf3>
 800752e:	4602      	mov	r2, r0
 8007530:	460b      	mov	r3, r1
 8007532:	4610      	mov	r0, r2
 8007534:	4619      	mov	r1, r3
 8007536:	a356      	add	r3, pc, #344	; (adr r3, 8007690 <CTRL_pol+0x898>)
 8007538:	e9d3 2300 	ldrd	r2, r3, [r3]
 800753c:	f7f9 f9ae 	bl	800089c <__aeabi_ddiv>
 8007540:	4602      	mov	r2, r0
 8007542:	460b      	mov	r3, r1
 8007544:	4610      	mov	r0, r2
 8007546:	4619      	mov	r1, r3
 8007548:	f7f9 fb76 	bl	8000c38 <__aeabi_d2f>
 800754c:	4603      	mov	r3, r0
 800754e:	62bb      	str	r3, [r7, #40]	; 0x28
		if( f_LastAngle > 0 ){
 8007550:	e130      	b.n	80077b4 <CTRL_pol+0x9bc>
	}

	/* ???? */
	else{
		/* ?????????????????? */
		if( f_LastAngle > 0 ){			
 8007552:	4b51      	ldr	r3, [pc, #324]	; (8007698 <CTRL_pol+0x8a0>)
 8007554:	edd3 7a00 	vldr	s15, [r3]
 8007558:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800755c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8007560:	f340 80a6 	ble.w	80076b0 <CTRL_pol+0x8b8>
			TR = ((TIRE_D/2/2)*(Weight*(f_feedFoard_speed + f_speedCtrl))+(TIRE_D/2/TREAD_imagin)*(Inertia*(f_feedFoard_angle + f_angleSpeedCtrl)+f_floorfriction))/GEAR_RATIO;
 8007564:	ed97 7a05 	vldr	s14, [r7, #20]
 8007568:	edd7 7a03 	vldr	s15, [r7, #12]
 800756c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8007570:	ed9f 7a4a 	vldr	s14, [pc, #296]	; 800769c <CTRL_pol+0x8a4>
 8007574:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007578:	ed9f 7a49 	vldr	s14, [pc, #292]	; 80076a0 <CTRL_pol+0x8a8>
 800757c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8007580:	edd7 6a04 	vldr	s13, [r7, #16]
 8007584:	edd7 7a02 	vldr	s15, [r7, #8]
 8007588:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800758c:	eddf 6a45 	vldr	s13, [pc, #276]	; 80076a4 <CTRL_pol+0x8ac>
 8007590:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8007594:	edd7 7a00 	vldr	s15, [r7]
 8007598:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800759c:	eddf 6a42 	vldr	s13, [pc, #264]	; 80076a8 <CTRL_pol+0x8b0>
 80075a0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80075a4:	ee37 7a27 	vadd.f32	s14, s14, s15
 80075a8:	eddf 6a40 	vldr	s13, [pc, #256]	; 80076ac <CTRL_pol+0x8b4>
 80075ac:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80075b0:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			TL = ((TIRE_D/2/2)*(Weight*(f_feedFoard_speed + f_speedCtrl))-(TIRE_D/2/TREAD_imagin)*(Inertia*(f_feedFoard_angle + f_angleSpeedCtrl)+f_floorfriction))/GEAR_RATIO;
 80075b4:	ed97 7a05 	vldr	s14, [r7, #20]
 80075b8:	edd7 7a03 	vldr	s15, [r7, #12]
 80075bc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80075c0:	ed9f 7a36 	vldr	s14, [pc, #216]	; 800769c <CTRL_pol+0x8a4>
 80075c4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80075c8:	ed9f 7a35 	vldr	s14, [pc, #212]	; 80076a0 <CTRL_pol+0x8a8>
 80075cc:	ee27 7a87 	vmul.f32	s14, s15, s14
 80075d0:	edd7 6a04 	vldr	s13, [r7, #16]
 80075d4:	edd7 7a02 	vldr	s15, [r7, #8]
 80075d8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075dc:	eddf 6a31 	vldr	s13, [pc, #196]	; 80076a4 <CTRL_pol+0x8ac>
 80075e0:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80075e4:	edd7 7a00 	vldr	s15, [r7]
 80075e8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80075ec:	eddf 6a2e 	vldr	s13, [pc, #184]	; 80076a8 <CTRL_pol+0x8b0>
 80075f0:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80075f4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80075f8:	eddf 6a2c 	vldr	s13, [pc, #176]	; 80076ac <CTRL_pol+0x8b4>
 80075fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8007600:	edc7 7a08 	vstr	s15, [r7, #32]
			Ir = (TR+0.0255/1000.0)/Torque_constant;
 8007604:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007606:	f7f8 ffc7 	bl	8000598 <__aeabi_f2d>
 800760a:	a31f      	add	r3, pc, #124	; (adr r3, 8007688 <CTRL_pol+0x890>)
 800760c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007610:	f7f8 fe64 	bl	80002dc <__adddf3>
 8007614:	4602      	mov	r2, r0
 8007616:	460b      	mov	r3, r1
 8007618:	4610      	mov	r0, r2
 800761a:	4619      	mov	r1, r3
 800761c:	a31c      	add	r3, pc, #112	; (adr r3, 8007690 <CTRL_pol+0x898>)
 800761e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007622:	f7f9 f93b 	bl	800089c <__aeabi_ddiv>
 8007626:	4602      	mov	r2, r0
 8007628:	460b      	mov	r3, r1
 800762a:	4610      	mov	r0, r2
 800762c:	4619      	mov	r1, r3
 800762e:	f7f9 fb03 	bl	8000c38 <__aeabi_d2f>
 8007632:	4603      	mov	r3, r0
 8007634:	62fb      	str	r3, [r7, #44]	; 0x2c
			Il = (TL-0.0255/1000.0)/Torque_constant;
 8007636:	6a38      	ldr	r0, [r7, #32]
 8007638:	f7f8 ffae 	bl	8000598 <__aeabi_f2d>
 800763c:	a312      	add	r3, pc, #72	; (adr r3, 8007688 <CTRL_pol+0x890>)
 800763e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007642:	f7f8 fe49 	bl	80002d8 <__aeabi_dsub>
 8007646:	4602      	mov	r2, r0
 8007648:	460b      	mov	r3, r1
 800764a:	4610      	mov	r0, r2
 800764c:	4619      	mov	r1, r3
 800764e:	a310      	add	r3, pc, #64	; (adr r3, 8007690 <CTRL_pol+0x898>)
 8007650:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007654:	f7f9 f922 	bl	800089c <__aeabi_ddiv>
 8007658:	4602      	mov	r2, r0
 800765a:	460b      	mov	r3, r1
 800765c:	4610      	mov	r0, r2
 800765e:	4619      	mov	r1, r3
 8007660:	f7f9 faea 	bl	8000c38 <__aeabi_d2f>
 8007664:	4603      	mov	r3, r0
 8007666:	62bb      	str	r3, [r7, #40]	; 0x28
 8007668:	e0a4      	b.n	80077b4 <CTRL_pol+0x9bc>
 800766a:	bf00      	nop
 800766c:	f3af 8000 	nop.w
 8007670:	446d175b 	.word	0x446d175b
 8007674:	3ed380e6 	.word	0x3ed380e6
 8007678:	20000000 	.word	0x20000000
 800767c:	3fc81257 	.word	0x3fc81257
 8007680:	c0000000 	.word	0xc0000000
 8007684:	400ccccc 	.word	0x400ccccc
 8007688:	a821f299 	.word	0xa821f299
 800768c:	3efabd1a 	.word	0x3efabd1a
 8007690:	40000000 	.word	0x40000000
 8007694:	3f4376d5 	.word	0x3f4376d5
 8007698:	20000280 	.word	0x20000280
 800769c:	3c9374bc 	.word	0x3c9374bc
 80076a0:	3b4e703b 	.word	0x3b4e703b
 80076a4:	369a59b3 	.word	0x369a59b3
 80076a8:	3e272129 	.word	0x3e272129
 80076ac:	40666666 	.word	0x40666666
		}
		/* ???E???????????? */
		else{			
			TR = ((TIRE_D/2/2)*(Weight*(f_feedFoard_speed + f_speedCtrl))+(TIRE_D/2/TREAD_imagin)*(Inertia*(f_feedFoard_angle*(-1) + f_angleSpeedCtrl)+f_floorfriction))/GEAR_RATIO;
 80076b0:	ed97 7a05 	vldr	s14, [r7, #20]
 80076b4:	edd7 7a03 	vldr	s15, [r7, #12]
 80076b8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80076bc:	ed1f 7a09 	vldr	s14, [pc, #-36]	; 800769c <CTRL_pol+0x8a4>
 80076c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80076c4:	ed1f 7a0a 	vldr	s14, [pc, #-40]	; 80076a0 <CTRL_pol+0x8a8>
 80076c8:	ee27 7a87 	vmul.f32	s14, s15, s14
 80076cc:	edd7 6a02 	vldr	s13, [r7, #8]
 80076d0:	edd7 7a04 	vldr	s15, [r7, #16]
 80076d4:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80076d8:	ed5f 6a0e 	vldr	s13, [pc, #-56]	; 80076a4 <CTRL_pol+0x8ac>
 80076dc:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80076e0:	edd7 7a00 	vldr	s15, [r7]
 80076e4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 80076e8:	ed5f 6a11 	vldr	s13, [pc, #-68]	; 80076a8 <CTRL_pol+0x8b0>
 80076ec:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80076f0:	ee37 7a27 	vadd.f32	s14, s14, s15
 80076f4:	ed5f 6a13 	vldr	s13, [pc, #-76]	; 80076ac <CTRL_pol+0x8b4>
 80076f8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80076fc:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
			TL = ((TIRE_D/2/2)*(Weight*(f_feedFoard_speed + f_speedCtrl))-(TIRE_D/2/TREAD_imagin)*(Inertia*(f_feedFoard_angle*(-1) + f_angleSpeedCtrl)+f_floorfriction))/GEAR_RATIO;
 8007700:	ed97 7a05 	vldr	s14, [r7, #20]
 8007704:	edd7 7a03 	vldr	s15, [r7, #12]
 8007708:	ee77 7a27 	vadd.f32	s15, s14, s15
 800770c:	ed1f 7a1d 	vldr	s14, [pc, #-116]	; 800769c <CTRL_pol+0x8a4>
 8007710:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007714:	ed1f 7a1e 	vldr	s14, [pc, #-120]	; 80076a0 <CTRL_pol+0x8a8>
 8007718:	ee27 7a87 	vmul.f32	s14, s15, s14
 800771c:	edd7 6a02 	vldr	s13, [r7, #8]
 8007720:	edd7 7a04 	vldr	s15, [r7, #16]
 8007724:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8007728:	ed5f 6a22 	vldr	s13, [pc, #-136]	; 80076a4 <CTRL_pol+0x8ac>
 800772c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8007730:	edd7 7a00 	vldr	s15, [r7]
 8007734:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8007738:	ed5f 6a25 	vldr	s13, [pc, #-148]	; 80076a8 <CTRL_pol+0x8b0>
 800773c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8007740:	ee37 7a67 	vsub.f32	s14, s14, s15
 8007744:	ed5f 6a27 	vldr	s13, [pc, #-156]	; 80076ac <CTRL_pol+0x8b4>
 8007748:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800774c:	edc7 7a08 	vstr	s15, [r7, #32]
			Ir = (TR-0.0255/1000.0)/Torque_constant;
 8007750:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8007752:	f7f8 ff21 	bl	8000598 <__aeabi_f2d>
 8007756:	a3aa      	add	r3, pc, #680	; (adr r3, 8007a00 <CTRL_pol+0xc08>)
 8007758:	e9d3 2300 	ldrd	r2, r3, [r3]
 800775c:	f7f8 fdbc 	bl	80002d8 <__aeabi_dsub>
 8007760:	4602      	mov	r2, r0
 8007762:	460b      	mov	r3, r1
 8007764:	4610      	mov	r0, r2
 8007766:	4619      	mov	r1, r3
 8007768:	a3a7      	add	r3, pc, #668	; (adr r3, 8007a08 <CTRL_pol+0xc10>)
 800776a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800776e:	f7f9 f895 	bl	800089c <__aeabi_ddiv>
 8007772:	4602      	mov	r2, r0
 8007774:	460b      	mov	r3, r1
 8007776:	4610      	mov	r0, r2
 8007778:	4619      	mov	r1, r3
 800777a:	f7f9 fa5d 	bl	8000c38 <__aeabi_d2f>
 800777e:	4603      	mov	r3, r0
 8007780:	62fb      	str	r3, [r7, #44]	; 0x2c
			Il = (TL+0.0255/1000.0)/Torque_constant;
 8007782:	6a38      	ldr	r0, [r7, #32]
 8007784:	f7f8 ff08 	bl	8000598 <__aeabi_f2d>
 8007788:	a39d      	add	r3, pc, #628	; (adr r3, 8007a00 <CTRL_pol+0xc08>)
 800778a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800778e:	f7f8 fda5 	bl	80002dc <__adddf3>
 8007792:	4602      	mov	r2, r0
 8007794:	460b      	mov	r3, r1
 8007796:	4610      	mov	r0, r2
 8007798:	4619      	mov	r1, r3
 800779a:	a39b      	add	r3, pc, #620	; (adr r3, 8007a08 <CTRL_pol+0xc10>)
 800779c:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077a0:	f7f9 f87c 	bl	800089c <__aeabi_ddiv>
 80077a4:	4602      	mov	r2, r0
 80077a6:	460b      	mov	r3, r1
 80077a8:	4610      	mov	r0, r2
 80077aa:	4619      	mov	r1, r3
 80077ac:	f7f9 fa44 	bl	8000c38 <__aeabi_d2f>
 80077b0:	4603      	mov	r3, r0
 80077b2:	62bb      	str	r3, [r7, #40]	; 0x28
		}
	}
	f_duty10_R = FF_BALANCE_R*(Motor_Register*Ir+f_MotorR_AngleS*0.001033/1000.0/2.0/PI)/get_battLv();	
 80077b4:	edd7 7a0b 	vldr	s15, [r7, #44]	; 0x2c
 80077b8:	ed9f 7a89 	vldr	s14, [pc, #548]	; 80079e0 <CTRL_pol+0xbe8>
 80077bc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80077c0:	ee17 0a90 	vmov	r0, s15
 80077c4:	f7f8 fee8 	bl	8000598 <__aeabi_f2d>
 80077c8:	4604      	mov	r4, r0
 80077ca:	460d      	mov	r5, r1
 80077cc:	4b85      	ldr	r3, [pc, #532]	; (80079e4 <CTRL_pol+0xbec>)
 80077ce:	681b      	ldr	r3, [r3, #0]
 80077d0:	4618      	mov	r0, r3
 80077d2:	f7f8 fee1 	bl	8000598 <__aeabi_f2d>
 80077d6:	a37a      	add	r3, pc, #488	; (adr r3, 80079c0 <CTRL_pol+0xbc8>)
 80077d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80077dc:	f7f8 ff34 	bl	8000648 <__aeabi_dmul>
 80077e0:	4602      	mov	r2, r0
 80077e2:	460b      	mov	r3, r1
 80077e4:	4610      	mov	r0, r2
 80077e6:	4619      	mov	r1, r3
 80077e8:	f04f 0200 	mov.w	r2, #0
 80077ec:	4b7e      	ldr	r3, [pc, #504]	; (80079e8 <CTRL_pol+0xbf0>)
 80077ee:	f7f9 f855 	bl	800089c <__aeabi_ddiv>
 80077f2:	4602      	mov	r2, r0
 80077f4:	460b      	mov	r3, r1
 80077f6:	4610      	mov	r0, r2
 80077f8:	4619      	mov	r1, r3
 80077fa:	f04f 0200 	mov.w	r2, #0
 80077fe:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8007802:	f7f9 f84b 	bl	800089c <__aeabi_ddiv>
 8007806:	4602      	mov	r2, r0
 8007808:	460b      	mov	r3, r1
 800780a:	4610      	mov	r0, r2
 800780c:	4619      	mov	r1, r3
 800780e:	a36e      	add	r3, pc, #440	; (adr r3, 80079c8 <CTRL_pol+0xbd0>)
 8007810:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007814:	f7f9 f842 	bl	800089c <__aeabi_ddiv>
 8007818:	4602      	mov	r2, r0
 800781a:	460b      	mov	r3, r1
 800781c:	4620      	mov	r0, r4
 800781e:	4629      	mov	r1, r5
 8007820:	f7f8 fd5c 	bl	80002dc <__adddf3>
 8007824:	4602      	mov	r2, r0
 8007826:	460b      	mov	r3, r1
 8007828:	4614      	mov	r4, r2
 800782a:	461d      	mov	r5, r3
 800782c:	f003 fbf8 	bl	800b020 <get_battLv>
 8007830:	ee10 3a10 	vmov	r3, s0
 8007834:	4618      	mov	r0, r3
 8007836:	f7f8 feaf 	bl	8000598 <__aeabi_f2d>
 800783a:	4602      	mov	r2, r0
 800783c:	460b      	mov	r3, r1
 800783e:	4620      	mov	r0, r4
 8007840:	4629      	mov	r1, r5
 8007842:	f7f9 f82b 	bl	800089c <__aeabi_ddiv>
 8007846:	4602      	mov	r2, r0
 8007848:	460b      	mov	r3, r1
 800784a:	4610      	mov	r0, r2
 800784c:	4619      	mov	r1, r3
 800784e:	f7f9 f9f3 	bl	8000c38 <__aeabi_d2f>
 8007852:	4603      	mov	r3, r0
 8007854:	61fb      	str	r3, [r7, #28]
	f_duty10_L = FF_BALANCE_L*(Motor_Register*Il+f_MotorL_AngleS*0.001033/1000.0/2.0/PI)/get_battLv();	
 8007856:	edd7 7a0a 	vldr	s15, [r7, #40]	; 0x28
 800785a:	ed9f 7a61 	vldr	s14, [pc, #388]	; 80079e0 <CTRL_pol+0xbe8>
 800785e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8007862:	ee17 0a90 	vmov	r0, s15
 8007866:	f7f8 fe97 	bl	8000598 <__aeabi_f2d>
 800786a:	4604      	mov	r4, r0
 800786c:	460d      	mov	r5, r1
 800786e:	4b5f      	ldr	r3, [pc, #380]	; (80079ec <CTRL_pol+0xbf4>)
 8007870:	681b      	ldr	r3, [r3, #0]
 8007872:	4618      	mov	r0, r3
 8007874:	f7f8 fe90 	bl	8000598 <__aeabi_f2d>
 8007878:	a351      	add	r3, pc, #324	; (adr r3, 80079c0 <CTRL_pol+0xbc8>)
 800787a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800787e:	f7f8 fee3 	bl	8000648 <__aeabi_dmul>
 8007882:	4602      	mov	r2, r0
 8007884:	460b      	mov	r3, r1
 8007886:	4610      	mov	r0, r2
 8007888:	4619      	mov	r1, r3
 800788a:	f04f 0200 	mov.w	r2, #0
 800788e:	4b56      	ldr	r3, [pc, #344]	; (80079e8 <CTRL_pol+0xbf0>)
 8007890:	f7f9 f804 	bl	800089c <__aeabi_ddiv>
 8007894:	4602      	mov	r2, r0
 8007896:	460b      	mov	r3, r1
 8007898:	4610      	mov	r0, r2
 800789a:	4619      	mov	r1, r3
 800789c:	f04f 0200 	mov.w	r2, #0
 80078a0:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80078a4:	f7f8 fffa 	bl	800089c <__aeabi_ddiv>
 80078a8:	4602      	mov	r2, r0
 80078aa:	460b      	mov	r3, r1
 80078ac:	4610      	mov	r0, r2
 80078ae:	4619      	mov	r1, r3
 80078b0:	a345      	add	r3, pc, #276	; (adr r3, 80079c8 <CTRL_pol+0xbd0>)
 80078b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078b6:	f7f8 fff1 	bl	800089c <__aeabi_ddiv>
 80078ba:	4602      	mov	r2, r0
 80078bc:	460b      	mov	r3, r1
 80078be:	4620      	mov	r0, r4
 80078c0:	4629      	mov	r1, r5
 80078c2:	f7f8 fd0b 	bl	80002dc <__adddf3>
 80078c6:	4602      	mov	r2, r0
 80078c8:	460b      	mov	r3, r1
 80078ca:	4610      	mov	r0, r2
 80078cc:	4619      	mov	r1, r3
 80078ce:	a340      	add	r3, pc, #256	; (adr r3, 80079d0 <CTRL_pol+0xbd8>)
 80078d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80078d4:	f7f8 feb8 	bl	8000648 <__aeabi_dmul>
 80078d8:	4602      	mov	r2, r0
 80078da:	460b      	mov	r3, r1
 80078dc:	4614      	mov	r4, r2
 80078de:	461d      	mov	r5, r3
 80078e0:	f003 fb9e 	bl	800b020 <get_battLv>
 80078e4:	ee10 3a10 	vmov	r3, s0
 80078e8:	4618      	mov	r0, r3
 80078ea:	f7f8 fe55 	bl	8000598 <__aeabi_f2d>
 80078ee:	4602      	mov	r2, r0
 80078f0:	460b      	mov	r3, r1
 80078f2:	4620      	mov	r0, r4
 80078f4:	4629      	mov	r1, r5
 80078f6:	f7f8 ffd1 	bl	800089c <__aeabi_ddiv>
 80078fa:	4602      	mov	r2, r0
 80078fc:	460b      	mov	r3, r1
 80078fe:	4610      	mov	r0, r2
 8007900:	4619      	mov	r1, r3
 8007902:	f7f9 f999 	bl	8000c38 <__aeabi_d2f>
 8007906:	4603      	mov	r3, r0
 8007908:	61bb      	str	r3, [r7, #24]

	templog1 = f_floorfriction;
 800790a:	683b      	ldr	r3, [r7, #0]
 800790c:	4a38      	ldr	r2, [pc, #224]	; (80079f0 <CTRL_pol+0xbf8>)
 800790e:	6013      	str	r3, [r2, #0]
	templog2 = f_duty10_R;
 8007910:	4a38      	ldr	r2, [pc, #224]	; (80079f4 <CTRL_pol+0xbfc>)
 8007912:	69fb      	ldr	r3, [r7, #28]
 8007914:	6013      	str	r3, [r2, #0]

	escape_wait = escape_wait+0.001;
 8007916:	4b38      	ldr	r3, [pc, #224]	; (80079f8 <CTRL_pol+0xc00>)
 8007918:	681b      	ldr	r3, [r3, #0]
 800791a:	4618      	mov	r0, r3
 800791c:	f7f8 fe3c 	bl	8000598 <__aeabi_f2d>
 8007920:	a32d      	add	r3, pc, #180	; (adr r3, 80079d8 <CTRL_pol+0xbe0>)
 8007922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007926:	f7f8 fcd9 	bl	80002dc <__adddf3>
 800792a:	4602      	mov	r2, r0
 800792c:	460b      	mov	r3, r1
 800792e:	4610      	mov	r0, r2
 8007930:	4619      	mov	r1, r3
 8007932:	f7f9 f981 	bl	8000c38 <__aeabi_d2f>
 8007936:	4603      	mov	r3, r0
 8007938:	4a2f      	ldr	r2, [pc, #188]	; (80079f8 <CTRL_pol+0xc00>)
 800793a:	6013      	str	r3, [r2, #0]
	CTRL_outMot( f_duty10_R, f_duty10_L );				// ????
 800793c:	edd7 0a06 	vldr	s1, [r7, #24]
 8007940:	ed97 0a07 	vldr	s0, [r7, #28]
 8007944:	f7ff f9c8 	bl	8006cd8 <CTRL_outMot>

	f_Time += 0.001;
 8007948:	4b2c      	ldr	r3, [pc, #176]	; (80079fc <CTRL_pol+0xc04>)
 800794a:	681b      	ldr	r3, [r3, #0]
 800794c:	4618      	mov	r0, r3
 800794e:	f7f8 fe23 	bl	8000598 <__aeabi_f2d>
 8007952:	a321      	add	r3, pc, #132	; (adr r3, 80079d8 <CTRL_pol+0xbe0>)
 8007954:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007958:	f7f8 fcc0 	bl	80002dc <__adddf3>
 800795c:	4602      	mov	r2, r0
 800795e:	460b      	mov	r3, r1
 8007960:	4610      	mov	r0, r2
 8007962:	4619      	mov	r1, r3
 8007964:	f7f9 f968 	bl	8000c38 <__aeabi_d2f>
 8007968:	4603      	mov	r3, r0
 800796a:	4a24      	ldr	r2, [pc, #144]	; (80079fc <CTRL_pol+0xc04>)
 800796c:	6013      	str	r3, [r2, #0]

	/* ??????????? */
	if( MOT_getWallEdgeType() == MOT_WALL_EDGE_RIGHT ){
 800796e:	f003 fa77 	bl	800ae60 <MOT_getWallEdgeType>
 8007972:	4603      	mov	r3, r0
 8007974:	2b01      	cmp	r3, #1
 8007976:	d10b      	bne.n	8007990 <CTRL_pol+0xb98>

		/* ???? */
		if( DIST_isWall_R_SIDE() == FALSE ){
 8007978:	f003 fde0 	bl	800b53c <DIST_isWall_R_SIDE>
 800797c:	4603      	mov	r3, r0
 800797e:	f083 0301 	eor.w	r3, r3, #1
 8007982:	b2db      	uxtb	r3, r3
 8007984:	2b00      	cmp	r3, #0
 8007986:	d015      	beq.n	80079b4 <CTRL_pol+0xbbc>

			MOT_setWallEdge( TRUE );		// ?????????????
 8007988:	2001      	movs	r0, #1
 800798a:	f003 fa75 	bl	800ae78 <MOT_setWallEdge>
 800798e:	e011      	b.n	80079b4 <CTRL_pol+0xbbc>
		}
	}
	else if( MOT_getWallEdgeType() == MOT_WALL_EDGE_LEFT ){
 8007990:	f003 fa66 	bl	800ae60 <MOT_getWallEdgeType>
 8007994:	4603      	mov	r3, r0
 8007996:	2b02      	cmp	r3, #2
 8007998:	d10c      	bne.n	80079b4 <CTRL_pol+0xbbc>

		/* ???? */
		if( DIST_isWall_L_SIDE() == FALSE ){
 800799a:	f003 fde5 	bl	800b568 <DIST_isWall_L_SIDE>
 800799e:	4603      	mov	r3, r0
 80079a0:	f083 0301 	eor.w	r3, r3, #1
 80079a4:	b2db      	uxtb	r3, r3
 80079a6:	2b00      	cmp	r3, #0
 80079a8:	d004      	beq.n	80079b4 <CTRL_pol+0xbbc>

			MOT_setWallEdge( TRUE );		// ?????????????
 80079aa:	2001      	movs	r0, #1
 80079ac:	f003 fa64 	bl	800ae78 <MOT_setWallEdge>
 80079b0:	e000      	b.n	80079b4 <CTRL_pol+0xbbc>
		 return;		// ????
 80079b2:	bf00      	nop
		}
	}
}
 80079b4:	3730      	adds	r7, #48	; 0x30
 80079b6:	46bd      	mov	sp, r7
 80079b8:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80079bc:	f3af 8000 	nop.w
 80079c0:	4ddf86e4 	.word	0x4ddf86e4
 80079c4:	3f50ecb7 	.word	0x3f50ecb7
 80079c8:	00000000 	.word	0x00000000
 80079cc:	400921fa 	.word	0x400921fa
 80079d0:	60000000 	.word	0x60000000
 80079d4:	3ff66666 	.word	0x3ff66666
 80079d8:	d2f1a9fc 	.word	0xd2f1a9fc
 80079dc:	3f50624d 	.word	0x3f50624d
 80079e0:	4099999a 	.word	0x4099999a
 80079e4:	20000240 	.word	0x20000240
 80079e8:	408f4000 	.word	0x408f4000
 80079ec:	20000244 	.word	0x20000244
 80079f0:	20000704 	.word	0x20000704
 80079f4:	200002cc 	.word	0x200002cc
 80079f8:	200006ec 	.word	0x200006ec
 80079fc:	20000220 	.word	0x20000220
 8007a00:	a821f299 	.word	0xa821f299
 8007a04:	3efabd1a 	.word	0x3efabd1a
 8007a08:	40000000 	.word	0x40000000
 8007a0c:	3f4376d5 	.word	0x3f4376d5

08007a10 <Failsafe_flag>:

void Failsafe_flag(void)
{
 8007a10:	b580      	push	{r7, lr}
 8007a12:	af00      	add	r7, sp, #0
	bl_failsafe = TRUE;
 8007a14:	4b03      	ldr	r3, [pc, #12]	; (8007a24 <Failsafe_flag+0x14>)
 8007a16:	2201      	movs	r2, #1
 8007a18:	701a      	strb	r2, [r3, #0]
	SetLED(0x1F);
 8007a1a:	201f      	movs	r0, #31
 8007a1c:	f7fa fad4 	bl	8001fc8 <SetLED>
}
 8007a20:	bf00      	nop
 8007a22:	bd80      	pop	{r7, pc}
 8007a24:	20000298 	.word	0x20000298

08007a28 <Failsafe_flag_off>:

void Failsafe_flag_off(void)
{
 8007a28:	b480      	push	{r7}
 8007a2a:	af00      	add	r7, sp, #0
	bl_failsafe = FALSE;
 8007a2c:	4b03      	ldr	r3, [pc, #12]	; (8007a3c <Failsafe_flag_off+0x14>)
 8007a2e:	2200      	movs	r2, #0
 8007a30:	701a      	strb	r2, [r3, #0]
}
 8007a32:	bf00      	nop
 8007a34:	46bd      	mov	sp, r7
 8007a36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a3a:	4770      	bx	lr
 8007a3c:	20000298 	.word	0x20000298

08007a40 <SYS_isOutOfCtrl>:

bool SYS_isOutOfCtrl( void )
{
 8007a40:	b480      	push	{r7}
 8007a42:	af00      	add	r7, sp, #0
	if( bl_failsafe == TRUE ){
 8007a44:	4b05      	ldr	r3, [pc, #20]	; (8007a5c <SYS_isOutOfCtrl+0x1c>)
 8007a46:	781b      	ldrb	r3, [r3, #0]
 8007a48:	2b00      	cmp	r3, #0
 8007a4a:	d001      	beq.n	8007a50 <SYS_isOutOfCtrl+0x10>
		return TRUE;
 8007a4c:	2301      	movs	r3, #1
 8007a4e:	e000      	b.n	8007a52 <SYS_isOutOfCtrl+0x12>
	}
	else{
		return FALSE;
 8007a50:	2300      	movs	r3, #0
	}
}
 8007a52:	4618      	mov	r0, r3
 8007a54:	46bd      	mov	sp, r7
 8007a56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a5a:	4770      	bx	lr
 8007a5c:	20000298 	.word	0x20000298

08007a60 <DCM_setDirCw>:
 */

#include "hal/DCM.h"

void DCM_setDirCw( enDCM_ID en_id )
{
 8007a60:	b580      	push	{r7, lr}
 8007a62:	b082      	sub	sp, #8
 8007a64:	af00      	add	r7, sp, #0
 8007a66:	4603      	mov	r3, r0
 8007a68:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 8007a6a:	79fb      	ldrb	r3, [r7, #7]
 8007a6c:	2b00      	cmp	r3, #0
 8007a6e:	d103      	bne.n	8007a78 <DCM_setDirCw+0x18>
		Set_MOT0(1);	//tmp
 8007a70:	2001      	movs	r0, #1
 8007a72:	f7fa fb95 	bl	80021a0 <Set_MOT0>
	}
	else{							// 
		Set_MOT1(0);	//tmp

	}
}
 8007a76:	e002      	b.n	8007a7e <DCM_setDirCw+0x1e>
		Set_MOT1(0);	//tmp
 8007a78:	2000      	movs	r0, #0
 8007a7a:	f7fa fbab 	bl	80021d4 <Set_MOT1>
}
 8007a7e:	bf00      	nop
 8007a80:	3708      	adds	r7, #8
 8007a82:	46bd      	mov	sp, r7
 8007a84:	bd80      	pop	{r7, pc}

08007a86 <DCM_setDirCcw>:

void DCM_setDirCcw( enDCM_ID en_id )
{
 8007a86:	b580      	push	{r7, lr}
 8007a88:	b082      	sub	sp, #8
 8007a8a:	af00      	add	r7, sp, #0
 8007a8c:	4603      	mov	r3, r0
 8007a8e:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 8007a90:	79fb      	ldrb	r3, [r7, #7]
 8007a92:	2b00      	cmp	r3, #0
 8007a94:	d103      	bne.n	8007a9e <DCM_setDirCcw+0x18>
		Set_MOT0(0);	//tmp
 8007a96:	2000      	movs	r0, #0
 8007a98:	f7fa fb82 	bl	80021a0 <Set_MOT0>
	}
	else{							// 
		Set_MOT1(1);	//tmp
	}
}
 8007a9c:	e002      	b.n	8007aa4 <DCM_setDirCcw+0x1e>
		Set_MOT1(1);	//tmp
 8007a9e:	2001      	movs	r0, #1
 8007aa0:	f7fa fb98 	bl	80021d4 <Set_MOT1>
}
 8007aa4:	bf00      	nop
 8007aa6:	3708      	adds	r7, #8
 8007aa8:	46bd      	mov	sp, r7
 8007aaa:	bd80      	pop	{r7, pc}

08007aac <DCM_brakeMot>:

void DCM_brakeMot( enDCM_ID en_id )
{
 8007aac:	b580      	push	{r7, lr}
 8007aae:	b082      	sub	sp, #8
 8007ab0:	af00      	add	r7, sp, #0
 8007ab2:	4603      	mov	r3, r0
 8007ab4:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 8007ab6:	79fb      	ldrb	r3, [r7, #7]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d103      	bne.n	8007ac4 <DCM_brakeMot+0x18>
		Set_DutyTIM2(0);
 8007abc:	2000      	movs	r0, #0
 8007abe:	f7fd f96b 	bl	8004d98 <Set_DutyTIM2>
	}
	else{							// 
		Set_DutyTIM3(0);
	}
}
 8007ac2:	e002      	b.n	8007aca <DCM_brakeMot+0x1e>
		Set_DutyTIM3(0);
 8007ac4:	2000      	movs	r0, #0
 8007ac6:	f7fd f9a7 	bl	8004e18 <Set_DutyTIM3>
}
 8007aca:	bf00      	nop
 8007acc:	3708      	adds	r7, #8
 8007ace:	46bd      	mov	sp, r7
 8007ad0:	bd80      	pop	{r7, pc}

08007ad2 <DCM_staMot>:

void DCM_staMot( enDCM_ID en_id )
{	
 8007ad2:	b580      	push	{r7, lr}
 8007ad4:	b082      	sub	sp, #8
 8007ad6:	af00      	add	r7, sp, #0
 8007ad8:	4603      	mov	r3, r0
 8007ada:	71fb      	strb	r3, [r7, #7]
	/*  */
	if( en_id == DCM_R ){			// 
 8007adc:	79fb      	ldrb	r3, [r7, #7]
 8007ade:	2b00      	cmp	r3, #0
 8007ae0:	d102      	bne.n	8007ae8 <DCM_staMot+0x16>
		Enable_TIM2();
 8007ae2:	f7fd f947 	bl	8004d74 <Enable_TIM2>
	}
	else{							// 
	   Enable_TIM3();
	}
}
 8007ae6:	e001      	b.n	8007aec <DCM_staMot+0x1a>
	   Enable_TIM3();
 8007ae8:	f7fd f94c 	bl	8004d84 <Enable_TIM3>
}
 8007aec:	bf00      	nop
 8007aee:	3708      	adds	r7, #8
 8007af0:	46bd      	mov	sp, r7
 8007af2:	bd80      	pop	{r7, pc}

08007af4 <DCM_staMotAll>:

void DCM_staMotAll( void )
{
 8007af4:	b580      	push	{r7, lr}
 8007af6:	af00      	add	r7, sp, #0
	DCM_staMot(DCM_R);									// ON
 8007af8:	2000      	movs	r0, #0
 8007afa:	f7ff ffea 	bl	8007ad2 <DCM_staMot>
	DCM_staMot(DCM_L);									// ON
 8007afe:	2001      	movs	r0, #1
 8007b00:	f7ff ffe7 	bl	8007ad2 <DCM_staMot>
}
 8007b04:	bf00      	nop
 8007b06:	bd80      	pop	{r7, pc}

08007b08 <DCM_setPwmDuty>:

void DCM_setPwmDuty( enDCM_ID en_id, uint16_t us_duty10 )
{
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b082      	sub	sp, #8
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	4603      	mov	r3, r0
 8007b10:	460a      	mov	r2, r1
 8007b12:	71fb      	strb	r3, [r7, #7]
 8007b14:	4613      	mov	r3, r2
 8007b16:	80bb      	strh	r3, [r7, #4]
	/* PWM */
	if( en_id == DCM_R ){				// 
 8007b18:	79fb      	ldrb	r3, [r7, #7]
 8007b1a:	2b00      	cmp	r3, #0
 8007b1c:	d115      	bne.n	8007b4a <DCM_setPwmDuty+0x42>

		if( 0 == us_duty10 ){			// Duty0%
 8007b1e:	88bb      	ldrh	r3, [r7, #4]
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d104      	bne.n	8007b2e <DCM_setPwmDuty+0x26>
			DCM_brakeMot( en_id );
 8007b24:	79fb      	ldrb	r3, [r7, #7]
 8007b26:	4618      	mov	r0, r3
 8007b28:	f7ff ffc0 	bl	8007aac <DCM_brakeMot>
			}
			Set_DutyTIM3(us_duty10);
			DCM_staMot( en_id );		// 
		}
	}
}
 8007b2c:	e022      	b.n	8007b74 <DCM_setPwmDuty+0x6c>
			if(us_duty10<50){
 8007b2e:	88bb      	ldrh	r3, [r7, #4]
 8007b30:	2b31      	cmp	r3, #49	; 0x31
 8007b32:	d801      	bhi.n	8007b38 <DCM_setPwmDuty+0x30>
				us_duty10 = 50;
 8007b34:	2332      	movs	r3, #50	; 0x32
 8007b36:	80bb      	strh	r3, [r7, #4]
			Set_DutyTIM2(us_duty10);
 8007b38:	88bb      	ldrh	r3, [r7, #4]
 8007b3a:	4618      	mov	r0, r3
 8007b3c:	f7fd f92c 	bl	8004d98 <Set_DutyTIM2>
			DCM_staMot( en_id );		// 
 8007b40:	79fb      	ldrb	r3, [r7, #7]
 8007b42:	4618      	mov	r0, r3
 8007b44:	f7ff ffc5 	bl	8007ad2 <DCM_staMot>
}
 8007b48:	e014      	b.n	8007b74 <DCM_setPwmDuty+0x6c>
		if( 0 == us_duty10 ){			// Duty0%
 8007b4a:	88bb      	ldrh	r3, [r7, #4]
 8007b4c:	2b00      	cmp	r3, #0
 8007b4e:	d104      	bne.n	8007b5a <DCM_setPwmDuty+0x52>
			DCM_brakeMot( en_id );
 8007b50:	79fb      	ldrb	r3, [r7, #7]
 8007b52:	4618      	mov	r0, r3
 8007b54:	f7ff ffaa 	bl	8007aac <DCM_brakeMot>
}
 8007b58:	e00c      	b.n	8007b74 <DCM_setPwmDuty+0x6c>
			if(us_duty10<50){
 8007b5a:	88bb      	ldrh	r3, [r7, #4]
 8007b5c:	2b31      	cmp	r3, #49	; 0x31
 8007b5e:	d801      	bhi.n	8007b64 <DCM_setPwmDuty+0x5c>
				us_duty10 = 50;
 8007b60:	2332      	movs	r3, #50	; 0x32
 8007b62:	80bb      	strh	r3, [r7, #4]
			Set_DutyTIM3(us_duty10);
 8007b64:	88bb      	ldrh	r3, [r7, #4]
 8007b66:	4618      	mov	r0, r3
 8007b68:	f7fd f956 	bl	8004e18 <Set_DutyTIM3>
			DCM_staMot( en_id );		// 
 8007b6c:	79fb      	ldrb	r3, [r7, #7]
 8007b6e:	4618      	mov	r0, r3
 8007b70:	f7ff ffaf 	bl	8007ad2 <DCM_staMot>
}
 8007b74:	bf00      	nop
 8007b76:	3708      	adds	r7, #8
 8007b78:	46bd      	mov	sp, r7
 8007b7a:	bd80      	pop	{r7, pc}

08007b7c <Get_encoder_value>:
uint16_t ENC_R_CNT;
uint16_t ENC_L_CNT_old;
uint16_t ENC_R_CNT_old;

uint16_t Get_encoder_value(en_endir dir)
{
 8007b7c:	b480      	push	{r7}
 8007b7e:	b083      	sub	sp, #12
 8007b80:	af00      	add	r7, sp, #0
 8007b82:	4603      	mov	r3, r0
 8007b84:	71fb      	strb	r3, [r7, #7]
	if(dir == enL) return ENC_L_CNT;
 8007b86:	79fb      	ldrb	r3, [r7, #7]
 8007b88:	2b00      	cmp	r3, #0
 8007b8a:	d102      	bne.n	8007b92 <Get_encoder_value+0x16>
 8007b8c:	4b05      	ldr	r3, [pc, #20]	; (8007ba4 <Get_encoder_value+0x28>)
 8007b8e:	881b      	ldrh	r3, [r3, #0]
 8007b90:	e001      	b.n	8007b96 <Get_encoder_value+0x1a>
	else return ENC_R_CNT;
 8007b92:	4b05      	ldr	r3, [pc, #20]	; (8007ba8 <Get_encoder_value+0x2c>)
 8007b94:	881b      	ldrh	r3, [r3, #0]
}
 8007b96:	4618      	mov	r0, r3
 8007b98:	370c      	adds	r7, #12
 8007b9a:	46bd      	mov	sp, r7
 8007b9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ba0:	4770      	bx	lr
 8007ba2:	bf00      	nop
 8007ba4:	20000fbc 	.word	0x20000fbc
 8007ba8:	20000fc0 	.word	0x20000fc0

08007bac <MA702_ReadByte>:

void MA702_ReadByte(en_endir dir)
{
 8007bac:	b580      	push	{r7, lr}
 8007bae:	b082      	sub	sp, #8
 8007bb0:	af00      	add	r7, sp, #0
 8007bb2:	4603      	mov	r3, r0
 8007bb4:	71fb      	strb	r3, [r7, #7]
	encoderdir = dir;
 8007bb6:	4a0a      	ldr	r2, [pc, #40]	; (8007be0 <MA702_ReadByte+0x34>)
 8007bb8:	79fb      	ldrb	r3, [r7, #7]
 8007bba:	7013      	strb	r3, [r2, #0]
	SetSPI2TransmitData(0,0x00);
 8007bbc:	2100      	movs	r1, #0
 8007bbe:	2000      	movs	r0, #0
 8007bc0:	f7fc f8f8 	bl	8003db4 <SetSPI2TransmitData>
	SetSPI2TransmitData(1,0x00);
 8007bc4:	2100      	movs	r1, #0
 8007bc6:	2001      	movs	r0, #1
 8007bc8:	f7fc f8f4 	bl	8003db4 <SetSPI2TransmitData>

	SPI2_DMA_Communication(2,encoderdir);
 8007bcc:	4b04      	ldr	r3, [pc, #16]	; (8007be0 <MA702_ReadByte+0x34>)
 8007bce:	781b      	ldrb	r3, [r3, #0]
 8007bd0:	4619      	mov	r1, r3
 8007bd2:	2002      	movs	r0, #2
 8007bd4:	f7fc f856 	bl	8003c84 <SPI2_DMA_Communication>
}
 8007bd8:	bf00      	nop
 8007bda:	3708      	adds	r7, #8
 8007bdc:	46bd      	mov	sp, r7
 8007bde:	bd80      	pop	{r7, pc}
 8007be0:	200006fe 	.word	0x200006fe

08007be4 <recv_spi_encoder>:

void recv_spi_encoder(en_endir dir)
{
 8007be4:	b580      	push	{r7, lr}
 8007be6:	b082      	sub	sp, #8
 8007be8:	af00      	add	r7, sp, #0
 8007bea:	4603      	mov	r3, r0
 8007bec:	71fb      	strb	r3, [r7, #7]
	MA702_ReadByte(dir);
 8007bee:	79fb      	ldrb	r3, [r7, #7]
 8007bf0:	4618      	mov	r0, r3
 8007bf2:	f7ff ffdb 	bl	8007bac <MA702_ReadByte>
}
 8007bf6:	bf00      	nop
 8007bf8:	3708      	adds	r7, #8
 8007bfa:	46bd      	mov	sp, r7
 8007bfc:	bd80      	pop	{r7, pc}
	...

08007c00 <Set_encoder_data>:

void Set_encoder_data(en_endir dir)
{
 8007c00:	b590      	push	{r4, r7, lr}
 8007c02:	b083      	sub	sp, #12
 8007c04:	af00      	add	r7, sp, #0
 8007c06:	4603      	mov	r3, r0
 8007c08:	71fb      	strb	r3, [r7, #7]
	if(dir == enL) ENC_L_CNT = ((uint16_t)Get_SPI2ReciveData(0)<<4|Get_SPI2ReciveData(1)>>4);
 8007c0a:	79fb      	ldrb	r3, [r7, #7]
 8007c0c:	2b00      	cmp	r3, #0
 8007c0e:	d112      	bne.n	8007c36 <Set_encoder_data+0x36>
 8007c10:	2000      	movs	r0, #0
 8007c12:	f7fc f8bf 	bl	8003d94 <Get_SPI2ReciveData>
 8007c16:	4603      	mov	r3, r0
 8007c18:	011b      	lsls	r3, r3, #4
 8007c1a:	b21c      	sxth	r4, r3
 8007c1c:	2001      	movs	r0, #1
 8007c1e:	f7fc f8b9 	bl	8003d94 <Get_SPI2ReciveData>
 8007c22:	4603      	mov	r3, r0
 8007c24:	091b      	lsrs	r3, r3, #4
 8007c26:	b2db      	uxtb	r3, r3
 8007c28:	b21b      	sxth	r3, r3
 8007c2a:	4323      	orrs	r3, r4
 8007c2c:	b21b      	sxth	r3, r3
 8007c2e:	b29a      	uxth	r2, r3
 8007c30:	4b0c      	ldr	r3, [pc, #48]	; (8007c64 <Set_encoder_data+0x64>)
 8007c32:	801a      	strh	r2, [r3, #0]
	else ENC_R_CNT = ((uint16_t)Get_SPI2ReciveData(0)<<4|Get_SPI2ReciveData(1)>>4);
}
 8007c34:	e011      	b.n	8007c5a <Set_encoder_data+0x5a>
	else ENC_R_CNT = ((uint16_t)Get_SPI2ReciveData(0)<<4|Get_SPI2ReciveData(1)>>4);
 8007c36:	2000      	movs	r0, #0
 8007c38:	f7fc f8ac 	bl	8003d94 <Get_SPI2ReciveData>
 8007c3c:	4603      	mov	r3, r0
 8007c3e:	011b      	lsls	r3, r3, #4
 8007c40:	b21c      	sxth	r4, r3
 8007c42:	2001      	movs	r0, #1
 8007c44:	f7fc f8a6 	bl	8003d94 <Get_SPI2ReciveData>
 8007c48:	4603      	mov	r3, r0
 8007c4a:	091b      	lsrs	r3, r3, #4
 8007c4c:	b2db      	uxtb	r3, r3
 8007c4e:	b21b      	sxth	r3, r3
 8007c50:	4323      	orrs	r3, r4
 8007c52:	b21b      	sxth	r3, r3
 8007c54:	b29a      	uxth	r2, r3
 8007c56:	4b04      	ldr	r3, [pc, #16]	; (8007c68 <Set_encoder_data+0x68>)
 8007c58:	801a      	strh	r2, [r3, #0]
}
 8007c5a:	bf00      	nop
 8007c5c:	370c      	adds	r7, #12
 8007c5e:	46bd      	mov	sp, r7
 8007c60:	bd90      	pop	{r4, r7, pc}
 8007c62:	bf00      	nop
 8007c64:	20000fbc 	.word	0x20000fbc
 8007c68:	20000fc0 	.word	0x20000fc0

08007c6c <Runmode_check>:


uint8_t Runmode_check( enDCM_ID en_id )
{
 8007c6c:	b480      	push	{r7}
 8007c6e:	b083      	sub	sp, #12
 8007c70:	af00      	add	r7, sp, #0
 8007c72:	4603      	mov	r3, r0
 8007c74:	71fb      	strb	r3, [r7, #7]
	if(en_id == DCM_R){
 8007c76:	79fb      	ldrb	r3, [r7, #7]
 8007c78:	2b00      	cmp	r3, #0
 8007c7a:	d117      	bne.n	8007cac <Runmode_check+0x40>
		if((en_Type == 6)||(((en_Type == 7)||(en_Type == 8)||(en_Type == 9))&&(en_Turntype == Right)) ){
 8007c7c:	4b1a      	ldr	r3, [pc, #104]	; (8007ce8 <Runmode_check+0x7c>)
 8007c7e:	781b      	ldrb	r3, [r3, #0]
 8007c80:	2b06      	cmp	r3, #6
 8007c82:	d00f      	beq.n	8007ca4 <Runmode_check+0x38>
 8007c84:	4b18      	ldr	r3, [pc, #96]	; (8007ce8 <Runmode_check+0x7c>)
 8007c86:	781b      	ldrb	r3, [r3, #0]
 8007c88:	2b07      	cmp	r3, #7
 8007c8a:	d007      	beq.n	8007c9c <Runmode_check+0x30>
 8007c8c:	4b16      	ldr	r3, [pc, #88]	; (8007ce8 <Runmode_check+0x7c>)
 8007c8e:	781b      	ldrb	r3, [r3, #0]
 8007c90:	2b08      	cmp	r3, #8
 8007c92:	d003      	beq.n	8007c9c <Runmode_check+0x30>
 8007c94:	4b14      	ldr	r3, [pc, #80]	; (8007ce8 <Runmode_check+0x7c>)
 8007c96:	781b      	ldrb	r3, [r3, #0]
 8007c98:	2b09      	cmp	r3, #9
 8007c9a:	d105      	bne.n	8007ca8 <Runmode_check+0x3c>
 8007c9c:	4b13      	ldr	r3, [pc, #76]	; (8007cec <Runmode_check+0x80>)
 8007c9e:	781b      	ldrb	r3, [r3, #0]
 8007ca0:	2b00      	cmp	r3, #0
 8007ca2:	d101      	bne.n	8007ca8 <Runmode_check+0x3c>
			return(0);
 8007ca4:	2300      	movs	r3, #0
 8007ca6:	e018      	b.n	8007cda <Runmode_check+0x6e>
		}
		else{
			return(1);
 8007ca8:	2301      	movs	r3, #1
 8007caa:	e016      	b.n	8007cda <Runmode_check+0x6e>
		}
	}
	else{
		if((en_Type == 6)||(((en_Type == 7)||(en_Type == 8)||(en_Type == 9))&&(en_Turntype == Left)) ){
 8007cac:	4b0e      	ldr	r3, [pc, #56]	; (8007ce8 <Runmode_check+0x7c>)
 8007cae:	781b      	ldrb	r3, [r3, #0]
 8007cb0:	2b06      	cmp	r3, #6
 8007cb2:	d00f      	beq.n	8007cd4 <Runmode_check+0x68>
 8007cb4:	4b0c      	ldr	r3, [pc, #48]	; (8007ce8 <Runmode_check+0x7c>)
 8007cb6:	781b      	ldrb	r3, [r3, #0]
 8007cb8:	2b07      	cmp	r3, #7
 8007cba:	d007      	beq.n	8007ccc <Runmode_check+0x60>
 8007cbc:	4b0a      	ldr	r3, [pc, #40]	; (8007ce8 <Runmode_check+0x7c>)
 8007cbe:	781b      	ldrb	r3, [r3, #0]
 8007cc0:	2b08      	cmp	r3, #8
 8007cc2:	d003      	beq.n	8007ccc <Runmode_check+0x60>
 8007cc4:	4b08      	ldr	r3, [pc, #32]	; (8007ce8 <Runmode_check+0x7c>)
 8007cc6:	781b      	ldrb	r3, [r3, #0]
 8007cc8:	2b09      	cmp	r3, #9
 8007cca:	d105      	bne.n	8007cd8 <Runmode_check+0x6c>
 8007ccc:	4b07      	ldr	r3, [pc, #28]	; (8007cec <Runmode_check+0x80>)
 8007cce:	781b      	ldrb	r3, [r3, #0]
 8007cd0:	2b01      	cmp	r3, #1
 8007cd2:	d101      	bne.n	8007cd8 <Runmode_check+0x6c>
			return(0);
 8007cd4:	2300      	movs	r3, #0
 8007cd6:	e000      	b.n	8007cda <Runmode_check+0x6e>
		}
		else{
			return(1);
 8007cd8:	2301      	movs	r3, #1
		}
	}
}
 8007cda:	4618      	mov	r0, r3
 8007cdc:	370c      	adds	r7, #12
 8007cde:	46bd      	mov	sp, r7
 8007ce0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007ce4:	4770      	bx	lr
 8007ce6:	bf00      	nop
 8007ce8:	200002d2 	.word	0x200002d2
 8007cec:	200002e4 	.word	0x200002e4

08007cf0 <ENC_GetDiv>:

void ENC_GetDiv( int32_t* p_r, int32_t* p_l )
{
 8007cf0:	b580      	push	{r7, lr}
 8007cf2:	b086      	sub	sp, #24
 8007cf4:	af00      	add	r7, sp, #0
 8007cf6:	6078      	str	r0, [r7, #4]
 8007cf8:	6039      	str	r1, [r7, #0]
	int32_t cntR;
	int32_t cntL;
	int32_t cntR_dif;
	int32_t cntL_dif;
//	recv_spi_encoder();
	cntR_dif = ENC_R_CNT - ENC_R_CNT_old;
 8007cfa:	4b3f      	ldr	r3, [pc, #252]	; (8007df8 <ENC_GetDiv+0x108>)
 8007cfc:	881b      	ldrh	r3, [r3, #0]
 8007cfe:	461a      	mov	r2, r3
 8007d00:	4b3e      	ldr	r3, [pc, #248]	; (8007dfc <ENC_GetDiv+0x10c>)
 8007d02:	881b      	ldrh	r3, [r3, #0]
 8007d04:	1ad3      	subs	r3, r2, r3
 8007d06:	60fb      	str	r3, [r7, #12]
	cntL_dif = ENC_L_CNT_old - ENC_L_CNT;
 8007d08:	4b3d      	ldr	r3, [pc, #244]	; (8007e00 <ENC_GetDiv+0x110>)
 8007d0a:	881b      	ldrh	r3, [r3, #0]
 8007d0c:	461a      	mov	r2, r3
 8007d0e:	4b3d      	ldr	r3, [pc, #244]	; (8007e04 <ENC_GetDiv+0x114>)
 8007d10:	881b      	ldrh	r3, [r3, #0]
 8007d12:	1ad3      	subs	r3, r2, r3
 8007d14:	60bb      	str	r3, [r7, #8]

	//???
	if(Runmode_check(DCM_R) == 1){	//?
 8007d16:	2000      	movs	r0, #0
 8007d18:	f7ff ffa8 	bl	8007c6c <Runmode_check>
 8007d1c:	4603      	mov	r3, r0
 8007d1e:	2b01      	cmp	r3, #1
 8007d20:	d114      	bne.n	8007d4c <ENC_GetDiv+0x5c>
		//
		if(cntR_dif<(-32768>>4)){
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	f513 6f00 	cmn.w	r3, #2048	; 0x800
 8007d28:	da04      	bge.n	8007d34 <ENC_GetDiv+0x44>
			cntR = cntR_dif + (65536>>4);
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007d30:	617b      	str	r3, [r7, #20]
 8007d32:	e01f      	b.n	8007d74 <ENC_GetDiv+0x84>
		}
		else if (cntR_dif>(32768>>4)){
 8007d34:	68fb      	ldr	r3, [r7, #12]
 8007d36:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d3a:	dd04      	ble.n	8007d46 <ENC_GetDiv+0x56>
			cntR = cntR_dif - (65536>>4);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
 8007d42:	617b      	str	r3, [r7, #20]
 8007d44:	e016      	b.n	8007d74 <ENC_GetDiv+0x84>
		}
		else{
			cntR = cntR_dif;
 8007d46:	68fb      	ldr	r3, [r7, #12]
 8007d48:	617b      	str	r3, [r7, #20]
 8007d4a:	e013      	b.n	8007d74 <ENC_GetDiv+0x84>
		}
	}
	else{
		if(cntR_dif>(32768>>4)){
 8007d4c:	68fb      	ldr	r3, [r7, #12]
 8007d4e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d52:	dd04      	ble.n	8007d5e <ENC_GetDiv+0x6e>
			cntR = cntR_dif - (65536>>4);
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
 8007d5a:	617b      	str	r3, [r7, #20]
 8007d5c:	e00a      	b.n	8007d74 <ENC_GetDiv+0x84>
		}
		else if(cntR_dif<(-32768>>4)){
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	f513 6f00 	cmn.w	r3, #2048	; 0x800
 8007d64:	da04      	bge.n	8007d70 <ENC_GetDiv+0x80>
			cntR = cntR_dif + (65536>>4);
 8007d66:	68fb      	ldr	r3, [r7, #12]
 8007d68:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007d6c:	617b      	str	r3, [r7, #20]
 8007d6e:	e001      	b.n	8007d74 <ENC_GetDiv+0x84>
		}
		else{
			cntR = cntR_dif;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	617b      	str	r3, [r7, #20]
		}
	}

	if(Runmode_check(DCM_L) == 1){
 8007d74:	2001      	movs	r0, #1
 8007d76:	f7ff ff79 	bl	8007c6c <Runmode_check>
 8007d7a:	4603      	mov	r3, r0
 8007d7c:	2b01      	cmp	r3, #1
 8007d7e:	d114      	bne.n	8007daa <ENC_GetDiv+0xba>
		//
		if(cntL_dif<(-32768>>4)){
 8007d80:	68bb      	ldr	r3, [r7, #8]
 8007d82:	f513 6f00 	cmn.w	r3, #2048	; 0x800
 8007d86:	da04      	bge.n	8007d92 <ENC_GetDiv+0xa2>
			cntL = cntL_dif + (65536>>4);
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007d8e:	613b      	str	r3, [r7, #16]
 8007d90:	e01f      	b.n	8007dd2 <ENC_GetDiv+0xe2>
		}
		else if (cntL_dif >(32768>>4)){
 8007d92:	68bb      	ldr	r3, [r7, #8]
 8007d94:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007d98:	dd04      	ble.n	8007da4 <ENC_GetDiv+0xb4>
			cntL = cntL_dif -(65536>>4);
 8007d9a:	68bb      	ldr	r3, [r7, #8]
 8007d9c:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
 8007da0:	613b      	str	r3, [r7, #16]
 8007da2:	e016      	b.n	8007dd2 <ENC_GetDiv+0xe2>
		}
		else{
			cntL = cntL_dif;
 8007da4:	68bb      	ldr	r3, [r7, #8]
 8007da6:	613b      	str	r3, [r7, #16]
 8007da8:	e013      	b.n	8007dd2 <ENC_GetDiv+0xe2>
		}
	}
	else{
		if(cntL_dif>(32768>>4)){
 8007daa:	68bb      	ldr	r3, [r7, #8]
 8007dac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8007db0:	dd04      	ble.n	8007dbc <ENC_GetDiv+0xcc>
			cntL = cntL_dif - (65536>>4);
 8007db2:	68bb      	ldr	r3, [r7, #8]
 8007db4:	f5a3 5380 	sub.w	r3, r3, #4096	; 0x1000
 8007db8:	613b      	str	r3, [r7, #16]
 8007dba:	e00a      	b.n	8007dd2 <ENC_GetDiv+0xe2>
		}
		else if(cntL_dif<(-32768>>4)){
 8007dbc:	68bb      	ldr	r3, [r7, #8]
 8007dbe:	f513 6f00 	cmn.w	r3, #2048	; 0x800
 8007dc2:	da04      	bge.n	8007dce <ENC_GetDiv+0xde>
			cntL = cntL_dif + (65536>>4);
 8007dc4:	68bb      	ldr	r3, [r7, #8]
 8007dc6:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 8007dca:	613b      	str	r3, [r7, #16]
 8007dcc:	e001      	b.n	8007dd2 <ENC_GetDiv+0xe2>
		}
		else{
			cntL = cntL_dif;
 8007dce:	68bb      	ldr	r3, [r7, #8]
 8007dd0:	613b      	str	r3, [r7, #16]
		}
	}

	*p_r = cntR;		//2^12(4096) LSB/1
 8007dd2:	687b      	ldr	r3, [r7, #4]
 8007dd4:	697a      	ldr	r2, [r7, #20]
 8007dd6:	601a      	str	r2, [r3, #0]
	*p_l = cntL;
 8007dd8:	683b      	ldr	r3, [r7, #0]
 8007dda:	693a      	ldr	r2, [r7, #16]
 8007ddc:	601a      	str	r2, [r3, #0]

	ENC_R_CNT_old = ENC_R_CNT;
 8007dde:	4b06      	ldr	r3, [pc, #24]	; (8007df8 <ENC_GetDiv+0x108>)
 8007de0:	881a      	ldrh	r2, [r3, #0]
 8007de2:	4b06      	ldr	r3, [pc, #24]	; (8007dfc <ENC_GetDiv+0x10c>)
 8007de4:	801a      	strh	r2, [r3, #0]
	ENC_L_CNT_old = ENC_L_CNT;
 8007de6:	4b07      	ldr	r3, [pc, #28]	; (8007e04 <ENC_GetDiv+0x114>)
 8007de8:	881a      	ldrh	r2, [r3, #0]
 8007dea:	4b05      	ldr	r3, [pc, #20]	; (8007e00 <ENC_GetDiv+0x110>)
 8007dec:	801a      	strh	r2, [r3, #0]
}
 8007dee:	bf00      	nop
 8007df0:	3718      	adds	r7, #24
 8007df2:	46bd      	mov	sp, r7
 8007df4:	bd80      	pop	{r7, pc}
 8007df6:	bf00      	nop
 8007df8:	20000fc0 	.word	0x20000fc0
 8007dfc:	20000fc2 	.word	0x20000fc2
 8007e00:	20000fbe 	.word	0x20000fbe
 8007e04:	20000fbc 	.word	0x20000fbc

08007e08 <ENC_setref>:

void ENC_setref(void)
{
 8007e08:	b480      	push	{r7}
 8007e0a:	af00      	add	r7, sp, #0
	ENC_R_CNT_old = ENC_R_CNT;
 8007e0c:	4b06      	ldr	r3, [pc, #24]	; (8007e28 <ENC_setref+0x20>)
 8007e0e:	881a      	ldrh	r2, [r3, #0]
 8007e10:	4b06      	ldr	r3, [pc, #24]	; (8007e2c <ENC_setref+0x24>)
 8007e12:	801a      	strh	r2, [r3, #0]
	ENC_L_CNT_old = ENC_L_CNT;
 8007e14:	4b06      	ldr	r3, [pc, #24]	; (8007e30 <ENC_setref+0x28>)
 8007e16:	881a      	ldrh	r2, [r3, #0]
 8007e18:	4b06      	ldr	r3, [pc, #24]	; (8007e34 <ENC_setref+0x2c>)
 8007e1a:	801a      	strh	r2, [r3, #0]
}
 8007e1c:	bf00      	nop
 8007e1e:	46bd      	mov	sp, r7
 8007e20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e24:	4770      	bx	lr
 8007e26:	bf00      	nop
 8007e28:	20000fc0 	.word	0x20000fc0
 8007e2c:	20000fc2 	.word	0x20000fc2
 8007e30:	20000fbc 	.word	0x20000fbc
 8007e34:	20000fbe 	.word	0x20000fbe

08007e38 <ICM_42688_whoami>:
uint16_t Get_s_gyro(void)
{
	return s_GyroVal;
}
void ICM_42688_whoami(void)
{
 8007e38:	b580      	push	{r7, lr}
 8007e3a:	af00      	add	r7, sp, #0
	SetSPI1TransmitData(0,(0x75 | 0x80));
 8007e3c:	21f5      	movs	r1, #245	; 0xf5
 8007e3e:	2000      	movs	r0, #0
 8007e40:	f7fb fef4 	bl	8003c2c <SetSPI1TransmitData>
	SetSPI1TransmitData(1, 0x00);
 8007e44:	2100      	movs	r1, #0
 8007e46:	2001      	movs	r0, #1
 8007e48:	f7fb fef0 	bl	8003c2c <SetSPI1TransmitData>
	SPI1_DMA_Communication(2);
 8007e4c:	2002      	movs	r0, #2
 8007e4e:	f7fb fe6d 	bl	8003b2c <SPI1_DMA_Communication>
	printf("who am i = %x\r\n",Get_SPI1ReciveData(1));
 8007e52:	2001      	movs	r0, #1
 8007e54:	f7fb feda 	bl	8003c0c <Get_SPI1ReciveData>
 8007e58:	4603      	mov	r3, r0
 8007e5a:	4619      	mov	r1, r3
 8007e5c:	4802      	ldr	r0, [pc, #8]	; (8007e68 <ICM_42688_whoami+0x30>)
 8007e5e:	f00a fd73 	bl	8012948 <iprintf>

}
 8007e62:	bf00      	nop
 8007e64:	bd80      	pop	{r7, pc}
 8007e66:	bf00      	nop
 8007e68:	08017c48 	.word	0x08017c48

08007e6c <ICM_42688_WriteByte>:

void ICM_42688_WriteByte(uint8_t reg,uint8_t data)
{
 8007e6c:	b580      	push	{r7, lr}
 8007e6e:	b082      	sub	sp, #8
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	4603      	mov	r3, r0
 8007e74:	460a      	mov	r2, r1
 8007e76:	71fb      	strb	r3, [r7, #7]
 8007e78:	4613      	mov	r3, r2
 8007e7a:	71bb      	strb	r3, [r7, #6]
	SetSPI1TransmitData(0, reg);
 8007e7c:	79fb      	ldrb	r3, [r7, #7]
 8007e7e:	4619      	mov	r1, r3
 8007e80:	2000      	movs	r0, #0
 8007e82:	f7fb fed3 	bl	8003c2c <SetSPI1TransmitData>
	SetSPI1TransmitData(1, data);
 8007e86:	79bb      	ldrb	r3, [r7, #6]
 8007e88:	4619      	mov	r1, r3
 8007e8a:	2001      	movs	r0, #1
 8007e8c:	f7fb fece 	bl	8003c2c <SetSPI1TransmitData>

	SPI1_DMA_Communication(2);
 8007e90:	2002      	movs	r0, #2
 8007e92:	f7fb fe4b 	bl	8003b2c <SPI1_DMA_Communication>
}
 8007e96:	bf00      	nop
 8007e98:	3708      	adds	r7, #8
 8007e9a:	46bd      	mov	sp, r7
 8007e9c:	bd80      	pop	{r7, pc}

08007e9e <ICM_42688_ReadByte>:

void ICM_42688_ReadByte(uint8_t reg,uint8_t length)
{
 8007e9e:	b580      	push	{r7, lr}
 8007ea0:	b082      	sub	sp, #8
 8007ea2:	af00      	add	r7, sp, #0
 8007ea4:	4603      	mov	r3, r0
 8007ea6:	460a      	mov	r2, r1
 8007ea8:	71fb      	strb	r3, [r7, #7]
 8007eaa:	4613      	mov	r3, r2
 8007eac:	71bb      	strb	r3, [r7, #6]
	SetSPI1TransmitData(0,(reg | 0x80));
 8007eae:	79fb      	ldrb	r3, [r7, #7]
 8007eb0:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8007eb4:	b2db      	uxtb	r3, r3
 8007eb6:	4619      	mov	r1, r3
 8007eb8:	2000      	movs	r0, #0
 8007eba:	f7fb feb7 	bl	8003c2c <SetSPI1TransmitData>
	SetSPI1TransmitData(1,0x00);
 8007ebe:	2100      	movs	r1, #0
 8007ec0:	2001      	movs	r0, #1
 8007ec2:	f7fb feb3 	bl	8003c2c <SetSPI1TransmitData>
	SetSPI1TransmitData(2,0x00);
 8007ec6:	2100      	movs	r1, #0
 8007ec8:	2002      	movs	r0, #2
 8007eca:	f7fb feaf 	bl	8003c2c <SetSPI1TransmitData>

	SPI1_DMA_Communication(3);
 8007ece:	2003      	movs	r0, #3
 8007ed0:	f7fb fe2c 	bl	8003b2c <SPI1_DMA_Communication>
}
 8007ed4:	bf00      	nop
 8007ed6:	3708      	adds	r7, #8
 8007ed8:	46bd      	mov	sp, r7
 8007eda:	bd80      	pop	{r7, pc}

08007edc <ICM_42688_init>:


void ICM_42688_init(void)
{
 8007edc:	b580      	push	{r7, lr}
 8007ede:	b082      	sub	sp, #8
 8007ee0:	af00      	add	r7, sp, #0
	uint8_t reg78 = 0x4E;	//pwr_mgmt0
 8007ee2:	234e      	movs	r3, #78	; 0x4e
 8007ee4:	71fb      	strb	r3, [r7, #7]
	uint16_t reg107 = 0x6B;
	uint16_t reg106 = 0x6A;
	uint16_t reg27 = 0x1B;
	uint16_t reg28 = 0x1C;
*/
	ICM_42688_WriteByte(reg78,0x0F);
 8007ee6:	79fb      	ldrb	r3, [r7, #7]
 8007ee8:	210f      	movs	r1, #15
 8007eea:	4618      	mov	r0, r3
 8007eec:	f7ff ffbe 	bl	8007e6c <ICM_42688_WriteByte>
	LL_mDelay(1);
 8007ef0:	2001      	movs	r0, #1
 8007ef2:	f009 fe37 	bl	8011b64 <LL_mDelay>
	ICM_42688_WriteByte(reg27,0x18);
	LL_mDelay(1);
	ICM_42688_WriteByte(reg28,0x18);
	LL_mDelay(1);
*/
}
 8007ef6:	bf00      	nop
 8007ef8:	3708      	adds	r7, #8
 8007efa:	46bd      	mov	sp, r7
 8007efc:	bd80      	pop	{r7, pc}

08007efe <ICM_42688_GyroRead_DMA>:

void ICM_42688_GyroRead_DMA(uint8_t reg) //reg 29 2A
{
 8007efe:	b580      	push	{r7, lr}
 8007f00:	b082      	sub	sp, #8
 8007f02:	af00      	add	r7, sp, #0
 8007f04:	4603      	mov	r3, r0
 8007f06:	71fb      	strb	r3, [r7, #7]
	ICM_42688_ReadByte(reg,3);
 8007f08:	79fb      	ldrb	r3, [r7, #7]
 8007f0a:	2103      	movs	r1, #3
 8007f0c:	4618      	mov	r0, r3
 8007f0e:	f7ff ffc6 	bl	8007e9e <ICM_42688_ReadByte>
}
 8007f12:	bf00      	nop
 8007f14:	3708      	adds	r7, #8
 8007f16:	46bd      	mov	sp, r7
 8007f18:	bd80      	pop	{r7, pc}
	...

08007f1c <ICM_42688_GyroData>:

void ICM_42688_GyroData(void)
{
 8007f1c:	b598      	push	{r3, r4, r7, lr}
 8007f1e:	af00      	add	r7, sp, #0
	s_GyroVal=((uint16_t)Get_SPI1ReciveData(1)<<8|Get_SPI1ReciveData(2));
 8007f20:	2001      	movs	r0, #1
 8007f22:	f7fb fe73 	bl	8003c0c <Get_SPI1ReciveData>
 8007f26:	4603      	mov	r3, r0
 8007f28:	021b      	lsls	r3, r3, #8
 8007f2a:	b21c      	sxth	r4, r3
 8007f2c:	2002      	movs	r0, #2
 8007f2e:	f7fb fe6d 	bl	8003c0c <Get_SPI1ReciveData>
 8007f32:	4603      	mov	r3, r0
 8007f34:	b21b      	sxth	r3, r3
 8007f36:	4323      	orrs	r3, r4
 8007f38:	b21a      	sxth	r2, r3
 8007f3a:	4b02      	ldr	r3, [pc, #8]	; (8007f44 <ICM_42688_GyroData+0x28>)
 8007f3c:	801a      	strh	r2, [r3, #0]
}
 8007f3e:	bf00      	nop
 8007f40:	bd98      	pop	{r3, r4, r7, pc}
 8007f42:	bf00      	nop
 8007f44:	200002e6 	.word	0x200002e6

08007f48 <GYRO_SetRef>:

void GYRO_SetRef( void )
{
 8007f48:	b580      	push	{r7, lr}
 8007f4a:	b082      	sub	sp, #8
 8007f4c:	af00      	add	r7, sp, #0
	uint16_t i;
	uint32_t ul_ref = 0;
 8007f4e:	2300      	movs	r3, #0
 8007f50:	603b      	str	r3, [r7, #0]

	/* ? */
	for( i=0; i<GYRO_REF_NUM; i++){			// 100???
 8007f52:	2300      	movs	r3, #0
 8007f54:	80fb      	strh	r3, [r7, #6]
 8007f56:	e00c      	b.n	8007f72 <GYRO_SetRef+0x2a>
		ul_ref += (uint32_t)s_GyroVal;
 8007f58:	4b0f      	ldr	r3, [pc, #60]	; (8007f98 <GYRO_SetRef+0x50>)
 8007f5a:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007f5e:	461a      	mov	r2, r3
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	4413      	add	r3, r2
 8007f64:	603b      	str	r3, [r7, #0]
		LL_mDelay(1);
 8007f66:	2001      	movs	r0, #1
 8007f68:	f009 fdfc 	bl	8011b64 <LL_mDelay>
	for( i=0; i<GYRO_REF_NUM; i++){			// 100???
 8007f6c:	88fb      	ldrh	r3, [r7, #6]
 8007f6e:	3301      	adds	r3, #1
 8007f70:	80fb      	strh	r3, [r7, #6]
 8007f72:	88fb      	ldrh	r3, [r7, #6]
 8007f74:	2bc7      	cmp	r3, #199	; 0xc7
 8007f76:	d9ef      	bls.n	8007f58 <GYRO_SetRef+0x10>
	}

	/* ????? */
	l_GyroRef = (ul_ref * 100) / GYRO_REF_NUM ;		// ?100
 8007f78:	683b      	ldr	r3, [r7, #0]
 8007f7a:	2264      	movs	r2, #100	; 0x64
 8007f7c:	fb02 f303 	mul.w	r3, r2, r3
 8007f80:	4a06      	ldr	r2, [pc, #24]	; (8007f9c <GYRO_SetRef+0x54>)
 8007f82:	fba2 2303 	umull	r2, r3, r2, r3
 8007f86:	099b      	lsrs	r3, r3, #6
 8007f88:	461a      	mov	r2, r3
 8007f8a:	4b05      	ldr	r3, [pc, #20]	; (8007fa0 <GYRO_SetRef+0x58>)
 8007f8c:	601a      	str	r2, [r3, #0]
}
 8007f8e:	bf00      	nop
 8007f90:	3708      	adds	r7, #8
 8007f92:	46bd      	mov	sp, r7
 8007f94:	bd80      	pop	{r7, pc}
 8007f96:	bf00      	nop
 8007f98:	200002e6 	.word	0x200002e6
 8007f9c:	51eb851f 	.word	0x51eb851f
 8007fa0:	20000700 	.word	0x20000700
 8007fa4:	00000000 	.word	0x00000000

08007fa8 <GYRO_getSpeedErr>:

float GYRO_getSpeedErr( void )
{
 8007fa8:	b580      	push	{r7, lr}
 8007faa:	b084      	sub	sp, #16
 8007fac:	af00      	add	r7, sp, #0
	int32_t  l_val = (int32_t)s_GyroVal * 100 ;				// 100?
 8007fae:	4b22      	ldr	r3, [pc, #136]	; (8008038 <GYRO_getSpeedErr+0x90>)
 8007fb0:	f9b3 3000 	ldrsh.w	r3, [r3]
 8007fb4:	461a      	mov	r2, r3
 8007fb6:	2364      	movs	r3, #100	; 0x64
 8007fb8:	fb03 f302 	mul.w	r3, r3, r2
 8007fbc:	60fb      	str	r3, [r7, #12]
	int32_t  l_err = l_val - l_GyroRef ;
 8007fbe:	4b1f      	ldr	r3, [pc, #124]	; (800803c <GYRO_getSpeedErr+0x94>)
 8007fc0:	681b      	ldr	r3, [r3, #0]
 8007fc2:	68fa      	ldr	r2, [r7, #12]
 8007fc4:	1ad3      	subs	r3, r2, r3
 8007fc6:	60bb      	str	r3, [r7, #8]
	float f_res;

	/* ? */
//	if( ( l_err < -0.01 * 100 ) || ( 0.01 * 100 < l_err ) ){
		f_res = (float)l_err /16.4 / 100 * DEG_TO_RAD;		
 8007fc8:	68bb      	ldr	r3, [r7, #8]
 8007fca:	ee07 3a90 	vmov	s15, r3
 8007fce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8007fd2:	ee17 0a90 	vmov	r0, s15
 8007fd6:	f7f8 fadf 	bl	8000598 <__aeabi_f2d>
 8007fda:	a313      	add	r3, pc, #76	; (adr r3, 8008028 <GYRO_getSpeedErr+0x80>)
 8007fdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007fe0:	f7f8 fc5c 	bl	800089c <__aeabi_ddiv>
 8007fe4:	4602      	mov	r2, r0
 8007fe6:	460b      	mov	r3, r1
 8007fe8:	4610      	mov	r0, r2
 8007fea:	4619      	mov	r1, r3
 8007fec:	f04f 0200 	mov.w	r2, #0
 8007ff0:	4b13      	ldr	r3, [pc, #76]	; (8008040 <GYRO_getSpeedErr+0x98>)
 8007ff2:	f7f8 fc53 	bl	800089c <__aeabi_ddiv>
 8007ff6:	4602      	mov	r2, r0
 8007ff8:	460b      	mov	r3, r1
 8007ffa:	4610      	mov	r0, r2
 8007ffc:	4619      	mov	r1, r3
 8007ffe:	a30c      	add	r3, pc, #48	; (adr r3, 8008030 <GYRO_getSpeedErr+0x88>)
 8008000:	e9d3 2300 	ldrd	r2, r3, [r3]
 8008004:	f7f8 fb20 	bl	8000648 <__aeabi_dmul>
 8008008:	4602      	mov	r2, r0
 800800a:	460b      	mov	r3, r1
 800800c:	4610      	mov	r0, r2
 800800e:	4619      	mov	r1, r3
 8008010:	f7f8 fe12 	bl	8000c38 <__aeabi_d2f>
 8008014:	4603      	mov	r3, r0
 8008016:	607b      	str	r3, [r7, #4]
//	}
/*	else{
		f_res = 0;									// [deg/s]
	}
*/
	return f_res;
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	ee07 3a90 	vmov	s15, r3
}
 800801e:	eeb0 0a67 	vmov.f32	s0, s15
 8008022:	3710      	adds	r7, #16
 8008024:	46bd      	mov	sp, r7
 8008026:	bd80      	pop	{r7, pc}
 8008028:	66666666 	.word	0x66666666
 800802c:	40306666 	.word	0x40306666
 8008030:	60000000 	.word	0x60000000
 8008034:	3f91df49 	.word	0x3f91df49
 8008038:	200002e6 	.word	0x200002e6
 800803c:	20000700 	.word	0x20000700
 8008040:	40590000 	.word	0x40590000

08008044 <GYRO_getNowAngle>:

float GYRO_getNowAngle( void )
{
 8008044:	b480      	push	{r7}
 8008046:	af00      	add	r7, sp, #0
	return f_GyroNowAngle;
 8008048:	4b04      	ldr	r3, [pc, #16]	; (800805c <GYRO_getNowAngle+0x18>)
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	ee07 3a90 	vmov	s15, r3
}
 8008050:	eeb0 0a67 	vmov.f32	s0, s15
 8008054:	46bd      	mov	sp, r7
 8008056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800805a:	4770      	bx	lr
 800805c:	200002c4 	.word	0x200002c4

08008060 <GYRO_getRef>:

float GYRO_getRef( void )
{
 8008060:	b480      	push	{r7}
 8008062:	af00      	add	r7, sp, #0
	return l_GyroRef;
 8008064:	4b05      	ldr	r3, [pc, #20]	; (800807c <GYRO_getRef+0x1c>)
 8008066:	681b      	ldr	r3, [r3, #0]
 8008068:	ee07 3a90 	vmov	s15, r3
 800806c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
}
 8008070:	eeb0 0a67 	vmov.f32	s0, s15
 8008074:	46bd      	mov	sp, r7
 8008076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800807a:	4770      	bx	lr
 800807c:	20000700 	.word	0x20000700

08008080 <GYRO_Pol>:

void GYRO_Pol( void )
{
 8008080:	b580      	push	{r7, lr}
 8008082:	b082      	sub	sp, #8
 8008084:	af00      	add	r7, sp, #0
	float f_speed;

	/*  */
	f_speed = GYRO_getSpeedErr();			// ? (0.001sec?)
 8008086:	f7ff ff8f 	bl	8007fa8 <GYRO_getSpeedErr>
 800808a:	ed87 0a01 	vstr	s0, [r7, #4]
	f_GyroNowAngle += f_speed / 1000;		// ?   (0.001sec??)
 800808e:	edd7 7a01 	vldr	s15, [r7, #4]
 8008092:	eddf 6a25 	vldr	s13, [pc, #148]	; 8008128 <GYRO_Pol+0xa8>
 8008096:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800809a:	4b24      	ldr	r3, [pc, #144]	; (800812c <GYRO_Pol+0xac>)
 800809c:	edd3 7a00 	vldr	s15, [r3]
 80080a0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80080a4:	4b21      	ldr	r3, [pc, #132]	; (800812c <GYRO_Pol+0xac>)
 80080a6:	edc3 7a00 	vstr	s15, [r3]

	/* ? */
	if( bl_ErrChk == TRUE ){
 80080aa:	4b21      	ldr	r3, [pc, #132]	; (8008130 <GYRO_Pol+0xb0>)
 80080ac:	781b      	ldrb	r3, [r3, #0]
 80080ae:	2b00      	cmp	r3, #0
 80080b0:	d036      	beq.n	8008120 <GYRO_Pol+0xa0>

		f_ErrChkAngle += f_speed/1000;		// ?   (0.001sec??)
 80080b2:	edd7 7a01 	vldr	s15, [r7, #4]
 80080b6:	eddf 6a1c 	vldr	s13, [pc, #112]	; 8008128 <GYRO_Pol+0xa8>
 80080ba:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80080be:	4b1d      	ldr	r3, [pc, #116]	; (8008134 <GYRO_Pol+0xb4>)
 80080c0:	edd3 7a00 	vldr	s15, [r3]
 80080c4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80080c8:	4b1a      	ldr	r3, [pc, #104]	; (8008134 <GYRO_Pol+0xb4>)
 80080ca:	edc3 7a00 	vstr	s15, [r3]

		if( ( f_ErrChkAngle < -500 ) || ( 500 < f_ErrChkAngle )||(f_speed <-1500)||(1500<f_speed) ){
 80080ce:	4b19      	ldr	r3, [pc, #100]	; (8008134 <GYRO_Pol+0xb4>)
 80080d0:	edd3 7a00 	vldr	s15, [r3]
 80080d4:	ed9f 7a18 	vldr	s14, [pc, #96]	; 8008138 <GYRO_Pol+0xb8>
 80080d8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80080dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080e0:	d41c      	bmi.n	800811c <GYRO_Pol+0x9c>
 80080e2:	4b14      	ldr	r3, [pc, #80]	; (8008134 <GYRO_Pol+0xb4>)
 80080e4:	edd3 7a00 	vldr	s15, [r3]
 80080e8:	ed9f 7a14 	vldr	s14, [pc, #80]	; 800813c <GYRO_Pol+0xbc>
 80080ec:	eef4 7ac7 	vcmpe.f32	s15, s14
 80080f0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80080f4:	dc12      	bgt.n	800811c <GYRO_Pol+0x9c>
 80080f6:	edd7 7a01 	vldr	s15, [r7, #4]
 80080fa:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8008140 <GYRO_Pol+0xc0>
 80080fe:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008102:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008106:	d409      	bmi.n	800811c <GYRO_Pol+0x9c>
 8008108:	edd7 7a01 	vldr	s15, [r7, #4]
 800810c:	ed9f 7a0d 	vldr	s14, [pc, #52]	; 8008144 <GYRO_Pol+0xc4>
 8008110:	eef4 7ac7 	vcmpe.f32	s15, s14
 8008114:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8008118:	dc00      	bgt.n	800811c <GYRO_Pol+0x9c>

			Failsafe_flag();
		}

	}
}
 800811a:	e001      	b.n	8008120 <GYRO_Pol+0xa0>
			Failsafe_flag();
 800811c:	f7ff fc78 	bl	8007a10 <Failsafe_flag>
}
 8008120:	bf00      	nop
 8008122:	3708      	adds	r7, #8
 8008124:	46bd      	mov	sp, r7
 8008126:	bd80      	pop	{r7, pc}
 8008128:	447a0000 	.word	0x447a0000
 800812c:	200002c4 	.word	0x200002c4
 8008130:	200002d3 	.word	0x200002d3
 8008134:	200006f0 	.word	0x200006f0
 8008138:	c3fa0000 	.word	0xc3fa0000
 800813c:	43fa0000 	.word	0x43fa0000
 8008140:	c4bb8000 	.word	0xc4bb8000
 8008144:	44bb8000 	.word	0x44bb8000

08008148 <GYRO_staErrChkAngle>:
//	f_NowAccel = Accel_getSpeedErr();			// ? (0.001sec??)

}

void GYRO_staErrChkAngle( void )
{
 8008148:	b480      	push	{r7}
 800814a:	af00      	add	r7, sp, #0
	f_ErrChkAngle = 0;
 800814c:	4b05      	ldr	r3, [pc, #20]	; (8008164 <GYRO_staErrChkAngle+0x1c>)
 800814e:	f04f 0200 	mov.w	r2, #0
 8008152:	601a      	str	r2, [r3, #0]
	bl_ErrChk = TRUE;
 8008154:	4b04      	ldr	r3, [pc, #16]	; (8008168 <GYRO_staErrChkAngle+0x20>)
 8008156:	2201      	movs	r2, #1
 8008158:	701a      	strb	r2, [r3, #0]

}
 800815a:	bf00      	nop
 800815c:	46bd      	mov	sp, r7
 800815e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008162:	4770      	bx	lr
 8008164:	200006f0 	.word	0x200006f0
 8008168:	200002d3 	.word	0x200002d3

0800816c <GYRO_endErrChkAngle>:

void GYRO_endErrChkAngle( void )
{
 800816c:	b480      	push	{r7}
 800816e:	af00      	add	r7, sp, #0
	f_ErrChkAngle = 0;
 8008170:	4b05      	ldr	r3, [pc, #20]	; (8008188 <GYRO_endErrChkAngle+0x1c>)
 8008172:	f04f 0200 	mov.w	r2, #0
 8008176:	601a      	str	r2, [r3, #0]
	bl_ErrChk = FALSE;
 8008178:	4b04      	ldr	r3, [pc, #16]	; (800818c <GYRO_endErrChkAngle+0x20>)
 800817a:	2200      	movs	r2, #0
 800817c:	701a      	strb	r2, [r3, #0]

}
 800817e:	bf00      	nop
 8008180:	46bd      	mov	sp, r7
 8008182:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008186:	4770      	bx	lr
 8008188:	200006f0 	.word	0x200006f0
 800818c:	200002d3 	.word	0x200002d3

08008190 <HAL_init>:
#include "hal/init.h"



void HAL_init( void )
{
 8008190:	b580      	push	{r7, lr}
 8008192:	af00      	add	r7, sp, #0
	TIME_init();
 8008194:	f000 f834 	bl	8008200 <TIME_init>
	/*  */
	f_GyroNowAngle = 0;			// (0?testrun??)
 8008198:	4b15      	ldr	r3, [pc, #84]	; (80081f0 <HAL_init+0x60>)
 800819a:	f04f 0200 	mov.w	r2, #0
 800819e:	601a      	str	r2, [r3, #0]
	l_GyroRef  = 0;				// 
 80081a0:	4b14      	ldr	r3, [pc, #80]	; (80081f4 <HAL_init+0x64>)
 80081a2:	2200      	movs	r2, #0
 80081a4:	601a      	str	r2, [r3, #0]

	f_ErrChkAngle = 0;
 80081a6:	4b14      	ldr	r3, [pc, #80]	; (80081f8 <HAL_init+0x68>)
 80081a8:	f04f 0200 	mov.w	r2, #0
 80081ac:	601a      	str	r2, [r3, #0]
	bl_ErrChk = FALSE;
 80081ae:	4b13      	ldr	r3, [pc, #76]	; (80081fc <HAL_init+0x6c>)
 80081b0:	2200      	movs	r2, #0
 80081b2:	701a      	strb	r2, [r3, #0]
	DIST_init();
 80081b4:	f002 ff7e 	bl	800b0b4 <DIST_init>
	MAP_Goal_init();
 80081b8:	f006 fad6 	bl	800e768 <MAP_Goal_init>
	ADC4_Start();
 80081bc:	f7f9 faa6 	bl	800170c <ADC4_Start>
  	ADC3_Start();
 80081c0:	f7f9 fab0 	bl	8001724 <ADC3_Start>
  	ADC2_Start();
 80081c4:	f7f9 faba 	bl	800173c <ADC2_Start>
  	ADC1_Start();
 80081c8:	f7f9 fac4 	bl	8001754 <ADC1_Start>

  	SPI1_Start();
 80081cc:	f7fb fc96 	bl	8003afc <SPI1_Start>
  	SPI2_Start();
 80081d0:	f7fb fd40 	bl	8003c54 <SPI2_Start>
  	ICM_42688_init();
 80081d4:	f7ff fe82 	bl	8007edc <ICM_42688_init>
  	ICM_42688_whoami();
 80081d8:	f7ff fe2e 	bl	8007e38 <ICM_42688_whoami>
	TIMER_init();
 80081dc:	f7fc fd86 	bl	8004cec <TIMER_init>
	SYS_start();
 80081e0:	f000 f9ce 	bl	8008580 <SYS_start>
	MAP_init();
 80081e4:	f006 faa0 	bl	800e728 <MAP_init>
	GYRO_SetRef();
 80081e8:	f7ff feae 	bl	8007f48 <GYRO_SetRef>
}
 80081ec:	bf00      	nop
 80081ee:	bd80      	pop	{r7, pc}
 80081f0:	200002c4 	.word	0x200002c4
 80081f4:	20000700 	.word	0x20000700
 80081f8:	200006f0 	.word	0x200006f0
 80081fc:	200002d3 	.word	0x200002d3

08008200 <TIME_init>:

void TIME_init( void )
{
 8008200:	b480      	push	{r7}
 8008202:	af00      	add	r7, sp, #0
	/* ? */
	Msec_in = 0;		// ??[msec]
 8008204:	4b06      	ldr	r3, [pc, #24]	; (8008220 <TIME_init+0x20>)
 8008206:	2200      	movs	r2, #0
 8008208:	801a      	strh	r2, [r3, #0]
	Sec_in  = 0;		// ??[sec]
 800820a:	4b06      	ldr	r3, [pc, #24]	; (8008224 <TIME_init+0x24>)
 800820c:	2200      	movs	r2, #0
 800820e:	701a      	strb	r2, [r3, #0]
	Min_in  = 0;		// ??[min]
 8008210:	4b05      	ldr	r3, [pc, #20]	; (8008228 <TIME_init+0x28>)
 8008212:	2200      	movs	r2, #0
 8008214:	701a      	strb	r2, [r3, #0]
}
 8008216:	bf00      	nop
 8008218:	46bd      	mov	sp, r7
 800821a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800821e:	4770      	bx	lr
 8008220:	200006fc 	.word	0x200006fc
 8008224:	200002d0 	.word	0x200002d0
 8008228:	200002c8 	.word	0x200002c8

0800822c <log_in2>:
			float log5,float log6,
			float log7,float log8,
			float log9,float log10)/*,
			float log11,float log12)
*/
{
 800822c:	b480      	push	{r7}
 800822e:	b08b      	sub	sp, #44	; 0x2c
 8008230:	af00      	add	r7, sp, #0
 8008232:	ed87 0a09 	vstr	s0, [r7, #36]	; 0x24
 8008236:	edc7 0a08 	vstr	s1, [r7, #32]
 800823a:	ed87 1a07 	vstr	s2, [r7, #28]
 800823e:	edc7 1a06 	vstr	s3, [r7, #24]
 8008242:	ed87 2a05 	vstr	s4, [r7, #20]
 8008246:	edc7 2a04 	vstr	s5, [r7, #16]
 800824a:	ed87 3a03 	vstr	s6, [r7, #12]
 800824e:	edc7 3a02 	vstr	s7, [r7, #8]
 8008252:	ed87 4a01 	vstr	s8, [r7, #4]
 8008256:	edc7 4a00 	vstr	s9, [r7]
	if((b_logflag == TRUE)&&(log_count < log_num)){
 800825a:	4b2d      	ldr	r3, [pc, #180]	; (8008310 <log_in2+0xe4>)
 800825c:	781b      	ldrb	r3, [r3, #0]
 800825e:	2b00      	cmp	r3, #0
 8008260:	d050      	beq.n	8008304 <log_in2+0xd8>
 8008262:	4b2c      	ldr	r3, [pc, #176]	; (8008314 <log_in2+0xe8>)
 8008264:	881b      	ldrh	r3, [r3, #0]
 8008266:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 800826a:	d24b      	bcs.n	8008304 <log_in2+0xd8>
		Log_1[log_count] = log1;
 800826c:	4b29      	ldr	r3, [pc, #164]	; (8008314 <log_in2+0xe8>)
 800826e:	881b      	ldrh	r3, [r3, #0]
 8008270:	4a29      	ldr	r2, [pc, #164]	; (8008318 <log_in2+0xec>)
 8008272:	009b      	lsls	r3, r3, #2
 8008274:	4413      	add	r3, r2
 8008276:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8008278:	601a      	str	r2, [r3, #0]
		Log_2[log_count] = log2;
 800827a:	4b26      	ldr	r3, [pc, #152]	; (8008314 <log_in2+0xe8>)
 800827c:	881b      	ldrh	r3, [r3, #0]
 800827e:	4a27      	ldr	r2, [pc, #156]	; (800831c <log_in2+0xf0>)
 8008280:	009b      	lsls	r3, r3, #2
 8008282:	4413      	add	r3, r2
 8008284:	6a3a      	ldr	r2, [r7, #32]
 8008286:	601a      	str	r2, [r3, #0]
		Log_3[log_count] = log3;
 8008288:	4b22      	ldr	r3, [pc, #136]	; (8008314 <log_in2+0xe8>)
 800828a:	881b      	ldrh	r3, [r3, #0]
 800828c:	4a24      	ldr	r2, [pc, #144]	; (8008320 <log_in2+0xf4>)
 800828e:	009b      	lsls	r3, r3, #2
 8008290:	4413      	add	r3, r2
 8008292:	69fa      	ldr	r2, [r7, #28]
 8008294:	601a      	str	r2, [r3, #0]
		Log_4[log_count] = log4;
 8008296:	4b1f      	ldr	r3, [pc, #124]	; (8008314 <log_in2+0xe8>)
 8008298:	881b      	ldrh	r3, [r3, #0]
 800829a:	4a22      	ldr	r2, [pc, #136]	; (8008324 <log_in2+0xf8>)
 800829c:	009b      	lsls	r3, r3, #2
 800829e:	4413      	add	r3, r2
 80082a0:	69ba      	ldr	r2, [r7, #24]
 80082a2:	601a      	str	r2, [r3, #0]
		Log_5[log_count] = log5;
 80082a4:	4b1b      	ldr	r3, [pc, #108]	; (8008314 <log_in2+0xe8>)
 80082a6:	881b      	ldrh	r3, [r3, #0]
 80082a8:	4a1f      	ldr	r2, [pc, #124]	; (8008328 <log_in2+0xfc>)
 80082aa:	009b      	lsls	r3, r3, #2
 80082ac:	4413      	add	r3, r2
 80082ae:	697a      	ldr	r2, [r7, #20]
 80082b0:	601a      	str	r2, [r3, #0]
		Log_6[log_count] = log6;
 80082b2:	4b18      	ldr	r3, [pc, #96]	; (8008314 <log_in2+0xe8>)
 80082b4:	881b      	ldrh	r3, [r3, #0]
 80082b6:	4a1d      	ldr	r2, [pc, #116]	; (800832c <log_in2+0x100>)
 80082b8:	009b      	lsls	r3, r3, #2
 80082ba:	4413      	add	r3, r2
 80082bc:	693a      	ldr	r2, [r7, #16]
 80082be:	601a      	str	r2, [r3, #0]
		Log_7[log_count] = log7;
 80082c0:	4b14      	ldr	r3, [pc, #80]	; (8008314 <log_in2+0xe8>)
 80082c2:	881b      	ldrh	r3, [r3, #0]
 80082c4:	4a1a      	ldr	r2, [pc, #104]	; (8008330 <log_in2+0x104>)
 80082c6:	009b      	lsls	r3, r3, #2
 80082c8:	4413      	add	r3, r2
 80082ca:	68fa      	ldr	r2, [r7, #12]
 80082cc:	601a      	str	r2, [r3, #0]
		Log_8[log_count] = log8;
 80082ce:	4b11      	ldr	r3, [pc, #68]	; (8008314 <log_in2+0xe8>)
 80082d0:	881b      	ldrh	r3, [r3, #0]
 80082d2:	4a18      	ldr	r2, [pc, #96]	; (8008334 <log_in2+0x108>)
 80082d4:	009b      	lsls	r3, r3, #2
 80082d6:	4413      	add	r3, r2
 80082d8:	68ba      	ldr	r2, [r7, #8]
 80082da:	601a      	str	r2, [r3, #0]
		Log_9[log_count] = log9;
 80082dc:	4b0d      	ldr	r3, [pc, #52]	; (8008314 <log_in2+0xe8>)
 80082de:	881b      	ldrh	r3, [r3, #0]
 80082e0:	4a15      	ldr	r2, [pc, #84]	; (8008338 <log_in2+0x10c>)
 80082e2:	009b      	lsls	r3, r3, #2
 80082e4:	4413      	add	r3, r2
 80082e6:	687a      	ldr	r2, [r7, #4]
 80082e8:	601a      	str	r2, [r3, #0]
		Log_10[log_count] = log10;
 80082ea:	4b0a      	ldr	r3, [pc, #40]	; (8008314 <log_in2+0xe8>)
 80082ec:	881b      	ldrh	r3, [r3, #0]
 80082ee:	4a13      	ldr	r2, [pc, #76]	; (800833c <log_in2+0x110>)
 80082f0:	009b      	lsls	r3, r3, #2
 80082f2:	4413      	add	r3, r2
 80082f4:	683a      	ldr	r2, [r7, #0]
 80082f6:	601a      	str	r2, [r3, #0]
/*		Log_11[log_count] = log11;
		Log_12[log_count] = log12;
*/
		log_count++;
 80082f8:	4b06      	ldr	r3, [pc, #24]	; (8008314 <log_in2+0xe8>)
 80082fa:	881b      	ldrh	r3, [r3, #0]
 80082fc:	3301      	adds	r3, #1
 80082fe:	b29a      	uxth	r2, r3
 8008300:	4b04      	ldr	r3, [pc, #16]	; (8008314 <log_in2+0xe8>)
 8008302:	801a      	strh	r2, [r3, #0]
	}
}
 8008304:	bf00      	nop
 8008306:	372c      	adds	r7, #44	; 0x2c
 8008308:	46bd      	mov	sp, r7
 800830a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800830e:	4770      	bx	lr
 8008310:	2000029c 	.word	0x2000029c
 8008314:	2000029a 	.word	0x2000029a
 8008318:	20004e44 	.word	0x20004e44
 800831c:	200036d4 	.word	0x200036d4
 8008320:	20002f04 	.word	0x20002f04
 8008324:	20001794 	.word	0x20001794
 8008328:	20003ea4 	.word	0x20003ea4
 800832c:	20004674 	.word	0x20004674
 8008330:	20002734 	.word	0x20002734
 8008334:	20005614 	.word	0x20005614
 8008338:	20000fc4 	.word	0x20000fc4
 800833c:	20001f64 	.word	0x20001f64

08008340 <log_interrupt>:

void log_interrupt ( void )
{
 8008340:	b580      	push	{r7, lr}
 8008342:	ed2d 8b08 	vpush	{d8-d11}
 8008346:	af00      	add	r7, sp, #0
//			Get_NowDist(), Get_TrgtDist(),templog2);
/*
	log_in2(DIST_getNowVal( DIST_SEN_R_FRONT ), DIST_getNowVal( DIST_SEN_L_FRONT ),
		DIST_getNowVal( DIST_SEN_R_SIDE ), DIST_getNowVal( DIST_SEN_L_SIDE ));
*/
	log_in2(GYRO_getSpeedErr(), Get_TrgtAngleS(),
 8008348:	f7ff fe2e 	bl	8007fa8 <GYRO_getSpeedErr>
 800834c:	eeb0 8a40 	vmov.f32	s16, s0
 8008350:	f7fd f948 	bl	80055e4 <Get_TrgtAngleS>
 8008354:	eef0 8a40 	vmov.f32	s17, s0
 8008358:	f7fd f928 	bl	80055ac <Get_NowAngle>
 800835c:	eeb0 9a40 	vmov.f32	s18, s0
 8008360:	f7fd f932 	bl	80055c8 <Get_TrgtAngle>
 8008364:	eef0 9a40 	vmov.f32	s19, s0
 8008368:	f7fd f8d8 	bl	800551c <Get_NowSpeed>
 800836c:	eeb0 aa40 	vmov.f32	s20, s0
 8008370:	f7fd f8fe 	bl	8005570 <Get_TrgtSpeed>
 8008374:	eef0 aa40 	vmov.f32	s21, s0
 8008378:	f7fd f8de 	bl	8005538 <Get_NowDist>
 800837c:	eeb0 ba40 	vmov.f32	s22, s0
 8008380:	f7fd f8e8 	bl	8005554 <Get_TrgtDist>
 8008384:	eef0 6a40 	vmov.f32	s13, s0
 8008388:	4b10      	ldr	r3, [pc, #64]	; (80083cc <log_interrupt+0x8c>)
 800838a:	edd3 7a00 	vldr	s15, [r3]
 800838e:	4b10      	ldr	r3, [pc, #64]	; (80083d0 <log_interrupt+0x90>)
 8008390:	ed93 7a00 	vldr	s14, [r3]
 8008394:	eef0 4a47 	vmov.f32	s9, s14
 8008398:	eeb0 4a67 	vmov.f32	s8, s15
 800839c:	eef0 3a66 	vmov.f32	s7, s13
 80083a0:	eeb0 3a4b 	vmov.f32	s6, s22
 80083a4:	eef0 2a6a 	vmov.f32	s5, s21
 80083a8:	eeb0 2a4a 	vmov.f32	s4, s20
 80083ac:	eef0 1a69 	vmov.f32	s3, s19
 80083b0:	eeb0 1a49 	vmov.f32	s2, s18
 80083b4:	eef0 0a68 	vmov.f32	s1, s17
 80083b8:	eeb0 0a48 	vmov.f32	s0, s16
 80083bc:	f7ff ff36 	bl	800822c <log_in2>
			Get_NowAngle(),Get_TrgtAngle(),
			Get_NowSpeed(), Get_TrgtSpeed(),
			Get_NowDist(), Get_TrgtDist(),templog1,templog2);
}
 80083c0:	bf00      	nop
 80083c2:	46bd      	mov	sp, r7
 80083c4:	ecbd 8b08 	vpop	{d8-d11}
 80083c8:	bd80      	pop	{r7, pc}
 80083ca:	bf00      	nop
 80083cc:	20000704 	.word	0x20000704
 80083d0:	200002cc 	.word	0x200002cc

080083d4 <log_flag_on>:

void log_flag_on(void)
{
 80083d4:	b480      	push	{r7}
 80083d6:	af00      	add	r7, sp, #0
	b_logflag = TRUE;
 80083d8:	4b03      	ldr	r3, [pc, #12]	; (80083e8 <log_flag_on+0x14>)
 80083da:	2201      	movs	r2, #1
 80083dc:	701a      	strb	r2, [r3, #0]
}
 80083de:	bf00      	nop
 80083e0:	46bd      	mov	sp, r7
 80083e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e6:	4770      	bx	lr
 80083e8:	2000029c 	.word	0x2000029c

080083ec <log_flag_off>:

void log_flag_off(void)
{
 80083ec:	b480      	push	{r7}
 80083ee:	af00      	add	r7, sp, #0
	b_logflag = FALSE;
 80083f0:	4b03      	ldr	r3, [pc, #12]	; (8008400 <log_flag_off+0x14>)
 80083f2:	2200      	movs	r2, #0
 80083f4:	701a      	strb	r2, [r3, #0]
}
 80083f6:	bf00      	nop
 80083f8:	46bd      	mov	sp, r7
 80083fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083fe:	4770      	bx	lr
 8008400:	2000029c 	.word	0x2000029c

08008404 <log_read2>:

void log_read2(void)
{
 8008404:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008408:	b0a0      	sub	sp, #128	; 0x80
 800840a:	af12      	add	r7, sp, #72	; 0x48
	int16_t i=0;
 800840c:	2300      	movs	r3, #0
 800840e:	86fb      	strh	r3, [r7, #54]	; 0x36
		printf("%5.2f,%5.2f,%5.2f,%5.2f,%5.2f\n\r",
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i]);
		i++;
	}
*/
	while(i<log_num){
 8008410:	e094      	b.n	800853c <log_read2+0x138>
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 8008412:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8008416:	4a4f      	ldr	r2, [pc, #316]	; (8008554 <log_read2+0x150>)
 8008418:	009b      	lsls	r3, r3, #2
 800841a:	4413      	add	r3, r2
 800841c:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 800841e:	4618      	mov	r0, r3
 8008420:	f7f8 f8ba 	bl	8000598 <__aeabi_f2d>
 8008424:	e9c7 010a 	strd	r0, r1, [r7, #40]	; 0x28
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 8008428:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800842c:	4a4a      	ldr	r2, [pc, #296]	; (8008558 <log_read2+0x154>)
 800842e:	009b      	lsls	r3, r3, #2
 8008430:	4413      	add	r3, r2
 8008432:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 8008434:	4618      	mov	r0, r3
 8008436:	f7f8 f8af 	bl	8000598 <__aeabi_f2d>
 800843a:	e9c7 0108 	strd	r0, r1, [r7, #32]
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 800843e:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8008442:	4a46      	ldr	r2, [pc, #280]	; (800855c <log_read2+0x158>)
 8008444:	009b      	lsls	r3, r3, #2
 8008446:	4413      	add	r3, r2
 8008448:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 800844a:	4618      	mov	r0, r3
 800844c:	f7f8 f8a4 	bl	8000598 <__aeabi_f2d>
 8008450:	e9c7 0106 	strd	r0, r1, [r7, #24]
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 8008454:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8008458:	4a41      	ldr	r2, [pc, #260]	; (8008560 <log_read2+0x15c>)
 800845a:	009b      	lsls	r3, r3, #2
 800845c:	4413      	add	r3, r2
 800845e:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 8008460:	4618      	mov	r0, r3
 8008462:	f7f8 f899 	bl	8000598 <__aeabi_f2d>
 8008466:	e9c7 0104 	strd	r0, r1, [r7, #16]
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 800846a:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800846e:	4a3d      	ldr	r2, [pc, #244]	; (8008564 <log_read2+0x160>)
 8008470:	009b      	lsls	r3, r3, #2
 8008472:	4413      	add	r3, r2
 8008474:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 8008476:	4618      	mov	r0, r3
 8008478:	f7f8 f88e 	bl	8000598 <__aeabi_f2d>
 800847c:	e9c7 0102 	strd	r0, r1, [r7, #8]
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 8008480:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8008484:	4a38      	ldr	r2, [pc, #224]	; (8008568 <log_read2+0x164>)
 8008486:	009b      	lsls	r3, r3, #2
 8008488:	4413      	add	r3, r2
 800848a:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 800848c:	4618      	mov	r0, r3
 800848e:	f7f8 f883 	bl	8000598 <__aeabi_f2d>
 8008492:	e9c7 0100 	strd	r0, r1, [r7]
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 8008496:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 800849a:	4a34      	ldr	r2, [pc, #208]	; (800856c <log_read2+0x168>)
 800849c:	009b      	lsls	r3, r3, #2
 800849e:	4413      	add	r3, r2
 80084a0:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 80084a2:	4618      	mov	r0, r3
 80084a4:	f7f8 f878 	bl	8000598 <__aeabi_f2d>
 80084a8:	4682      	mov	sl, r0
 80084aa:	468b      	mov	fp, r1
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 80084ac:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80084b0:	4a2f      	ldr	r2, [pc, #188]	; (8008570 <log_read2+0x16c>)
 80084b2:	009b      	lsls	r3, r3, #2
 80084b4:	4413      	add	r3, r2
 80084b6:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 80084b8:	4618      	mov	r0, r3
 80084ba:	f7f8 f86d 	bl	8000598 <__aeabi_f2d>
 80084be:	4680      	mov	r8, r0
 80084c0:	4689      	mov	r9, r1
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 80084c2:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80084c6:	4a2b      	ldr	r2, [pc, #172]	; (8008574 <log_read2+0x170>)
 80084c8:	009b      	lsls	r3, r3, #2
 80084ca:	4413      	add	r3, r2
 80084cc:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 80084ce:	4618      	mov	r0, r3
 80084d0:	f7f8 f862 	bl	8000598 <__aeabi_f2d>
 80084d4:	4604      	mov	r4, r0
 80084d6:	460d      	mov	r5, r1
		Log_1[i],Log_2[i],Log_3[i],Log_4[i],Log_5[i],Log_6[i],Log_7[i],Log_8[i],Log_9[i],Log_10[i]);
 80084d8:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 80084dc:	4a26      	ldr	r2, [pc, #152]	; (8008578 <log_read2+0x174>)
 80084de:	009b      	lsls	r3, r3, #2
 80084e0:	4413      	add	r3, r2
 80084e2:	681b      	ldr	r3, [r3, #0]
		printf("%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f,%5.4f\n\r",
 80084e4:	4618      	mov	r0, r3
 80084e6:	f7f8 f857 	bl	8000598 <__aeabi_f2d>
 80084ea:	4602      	mov	r2, r0
 80084ec:	460b      	mov	r3, r1
 80084ee:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
 80084f2:	e9cd 450e 	strd	r4, r5, [sp, #56]	; 0x38
 80084f6:	e9cd 890c 	strd	r8, r9, [sp, #48]	; 0x30
 80084fa:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 80084fe:	ed97 7b00 	vldr	d7, [r7]
 8008502:	ed8d 7b08 	vstr	d7, [sp, #32]
 8008506:	ed97 7b02 	vldr	d7, [r7, #8]
 800850a:	ed8d 7b06 	vstr	d7, [sp, #24]
 800850e:	ed97 7b04 	vldr	d7, [r7, #16]
 8008512:	ed8d 7b04 	vstr	d7, [sp, #16]
 8008516:	ed97 7b06 	vldr	d7, [r7, #24]
 800851a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800851e:	ed97 7b08 	vldr	d7, [r7, #32]
 8008522:	ed8d 7b00 	vstr	d7, [sp]
 8008526:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800852a:	4814      	ldr	r0, [pc, #80]	; (800857c <log_read2+0x178>)
 800852c:	f00a fa0c 	bl	8012948 <iprintf>
		i++;
 8008530:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8008534:	b29b      	uxth	r3, r3
 8008536:	3301      	adds	r3, #1
 8008538:	b29b      	uxth	r3, r3
 800853a:	86fb      	strh	r3, [r7, #54]	; 0x36
	while(i<log_num){
 800853c:	f9b7 3036 	ldrsh.w	r3, [r7, #54]	; 0x36
 8008540:	f5b3 7ffa 	cmp.w	r3, #500	; 0x1f4
 8008544:	f6ff af65 	blt.w	8008412 <log_read2+0xe>
	}

}
 8008548:	bf00      	nop
 800854a:	bf00      	nop
 800854c:	3738      	adds	r7, #56	; 0x38
 800854e:	46bd      	mov	sp, r7
 8008550:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008554:	20004e44 	.word	0x20004e44
 8008558:	200036d4 	.word	0x200036d4
 800855c:	20002f04 	.word	0x20002f04
 8008560:	20001794 	.word	0x20001794
 8008564:	20003ea4 	.word	0x20003ea4
 8008568:	20004674 	.word	0x20004674
 800856c:	20002734 	.word	0x20002734
 8008570:	20005614 	.word	0x20005614
 8008574:	20000fc4 	.word	0x20000fc4
 8008578:	20001f64 	.word	0x20001f64
 800857c:	08017c58 	.word	0x08017c58

08008580 <SYS_start>:
uint8_t now_mode = mode_1;

enMODE		en_Mode;		//??

void SYS_start( void )
{
 8008580:	b580      	push	{r7, lr}
 8008582:	af00      	add	r7, sp, #0
	/*  */
	printf(" ------------------------------\r\n");
 8008584:	481b      	ldr	r0, [pc, #108]	; (80085f4 <SYS_start+0x74>)
 8008586:	f00a fa7b 	bl	8012a80 <puts>
	printf(" | Robo Name  : hankyo2       |\r\n");
 800858a:	481b      	ldr	r0, [pc, #108]	; (80085f8 <SYS_start+0x78>)
 800858c:	f00a fa78 	bl	8012a80 <puts>
	printf(" | Developer  : sho sato      |\r\n");
 8008590:	481a      	ldr	r0, [pc, #104]	; (80085fc <SYS_start+0x7c>)
 8008592:	f00a fa75 	bl	8012a80 <puts>
	printf(" | Version    : ver1          |\r\n");
 8008596:	481a      	ldr	r0, [pc, #104]	; (8008600 <SYS_start+0x80>)
 8008598:	f00a fa72 	bl	8012a80 <puts>
	printf(" | Project By : RT Corporation|\r\n");
 800859c:	4819      	ldr	r0, [pc, #100]	; (8008604 <SYS_start+0x84>)
 800859e:	f00a fa6f 	bl	8012a80 <puts>
	printf(" ------------------------------\r\n");
 80085a2:	4814      	ldr	r0, [pc, #80]	; (80085f4 <SYS_start+0x74>)
 80085a4:	f00a fa6c 	bl	8012a80 <puts>

	PARAM_makeSra( (float)SEARCH_SPEED, 100.0f, 2.50f, SLA_45 );		
 80085a8:	2001      	movs	r0, #1
 80085aa:	eeb0 1a04 	vmov.f32	s2, #4	; 0x40200000  2.5
 80085ae:	eddf 0a16 	vldr	s1, [pc, #88]	; 8008608 <SYS_start+0x88>
 80085b2:	ed9f 0a16 	vldr	s0, [pc, #88]	; 800860c <SYS_start+0x8c>
 80085b6:	f7fa f975 	bl	80028a4 <PARAM_makeSra>
	PARAM_makeSra( (float)SEARCH_SPEED, 150.0f, 3.00f, SLA_90 );		
 80085ba:	2000      	movs	r0, #0
 80085bc:	eeb0 1a08 	vmov.f32	s2, #8	; 0x40400000  3.0
 80085c0:	eddf 0a13 	vldr	s1, [pc, #76]	; 8008610 <SYS_start+0x90>
 80085c4:	ed9f 0a11 	vldr	s0, [pc, #68]	; 800860c <SYS_start+0x8c>
 80085c8:	f7fa f96c 	bl	80028a4 <PARAM_makeSra>
	PARAM_makeSra( (float)SEARCH_SPEED, 200.0f, 4.00f, SLA_135 );		
 80085cc:	2002      	movs	r0, #2
 80085ce:	eeb1 1a00 	vmov.f32	s2, #16	; 0x40800000  4.0
 80085d2:	eddf 0a10 	vldr	s1, [pc, #64]	; 8008614 <SYS_start+0x94>
 80085d6:	ed9f 0a0d 	vldr	s0, [pc, #52]	; 800860c <SYS_start+0x8c>
 80085da:	f7fa f963 	bl	80028a4 <PARAM_makeSra>
	PARAM_makeSra( (float)SEARCH_SPEED, 300.0f, 4.00f, SLA_N90 );		
 80085de:	2003      	movs	r0, #3
 80085e0:	eeb1 1a00 	vmov.f32	s2, #16	; 0x40800000  4.0
 80085e4:	eddf 0a0c 	vldr	s1, [pc, #48]	; 8008618 <SYS_start+0x98>
 80085e8:	ed9f 0a08 	vldr	s0, [pc, #32]	; 800860c <SYS_start+0x8c>
 80085ec:	f7fa f95a 	bl	80028a4 <PARAM_makeSra>


}
 80085f0:	bf00      	nop
 80085f2:	bd80      	pop	{r7, pc}
 80085f4:	08017c98 	.word	0x08017c98
 80085f8:	08017cbc 	.word	0x08017cbc
 80085fc:	08017ce0 	.word	0x08017ce0
 8008600:	08017d04 	.word	0x08017d04
 8008604:	08017d28 	.word	0x08017d28
 8008608:	42c80000 	.word	0x42c80000
 800860c:	3e99999a 	.word	0x3e99999a
 8008610:	43160000 	.word	0x43160000
 8008614:	43480000 	.word	0x43480000
 8008618:	43960000 	.word	0x43960000

0800861c <MODE_inc>:

void MODE_inc( void )
{
 800861c:	b580      	push	{r7, lr}
 800861e:	af00      	add	r7, sp, #0
	en_Mode++;		// ????
 8008620:	4b35      	ldr	r3, [pc, #212]	; (80086f8 <MODE_inc+0xdc>)
 8008622:	781b      	ldrb	r3, [r3, #0]
 8008624:	3301      	adds	r3, #1
 8008626:	b2da      	uxtb	r2, r3
 8008628:	4b33      	ldr	r3, [pc, #204]	; (80086f8 <MODE_inc+0xdc>)
 800862a:	701a      	strb	r2, [r3, #0]

	/* ?? */
	if( MODE_MAX == en_Mode ){
 800862c:	4b32      	ldr	r3, [pc, #200]	; (80086f8 <MODE_inc+0xdc>)
 800862e:	781b      	ldrb	r3, [r3, #0]
 8008630:	2b08      	cmp	r3, #8
 8008632:	d102      	bne.n	800863a <MODE_inc+0x1e>
		en_Mode = MODE_0;
 8008634:	4b30      	ldr	r3, [pc, #192]	; (80086f8 <MODE_inc+0xdc>)
 8008636:	2200      	movs	r2, #0
 8008638:	701a      	strb	r2, [r3, #0]
	}

	/*  */
	switch( en_Mode ){
 800863a:	4b2f      	ldr	r3, [pc, #188]	; (80086f8 <MODE_inc+0xdc>)
 800863c:	781b      	ldrb	r3, [r3, #0]
 800863e:	2b07      	cmp	r3, #7
 8008640:	d857      	bhi.n	80086f2 <MODE_inc+0xd6>
 8008642:	a201      	add	r2, pc, #4	; (adr r2, 8008648 <MODE_inc+0x2c>)
 8008644:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008648:	08008669 	.word	0x08008669
 800864c:	08008675 	.word	0x08008675
 8008650:	08008687 	.word	0x08008687
 8008654:	08008699 	.word	0x08008699
 8008658:	080086ab 	.word	0x080086ab
 800865c:	080086bd 	.word	0x080086bd
 8008660:	080086cf 	.word	0x080086cf
 8008664:	080086e1 	.word	0x080086e1

		case MODE_0:
			SetLED(0x00 | now_mode);
 8008668:	4b24      	ldr	r3, [pc, #144]	; (80086fc <MODE_inc+0xe0>)
 800866a:	781b      	ldrb	r3, [r3, #0]
 800866c:	4618      	mov	r0, r3
 800866e:	f7f9 fcab 	bl	8001fc8 <SetLED>
			break;
 8008672:	e03f      	b.n	80086f4 <MODE_inc+0xd8>

		case MODE_1:
			SetLED((0x01<<1) | now_mode);
 8008674:	4b21      	ldr	r3, [pc, #132]	; (80086fc <MODE_inc+0xe0>)
 8008676:	781b      	ldrb	r3, [r3, #0]
 8008678:	f043 0302 	orr.w	r3, r3, #2
 800867c:	b2db      	uxtb	r3, r3
 800867e:	4618      	mov	r0, r3
 8008680:	f7f9 fca2 	bl	8001fc8 <SetLED>
			break;
 8008684:	e036      	b.n	80086f4 <MODE_inc+0xd8>

		case MODE_2:
			SetLED((0x02<<1) | now_mode);
 8008686:	4b1d      	ldr	r3, [pc, #116]	; (80086fc <MODE_inc+0xe0>)
 8008688:	781b      	ldrb	r3, [r3, #0]
 800868a:	f043 0304 	orr.w	r3, r3, #4
 800868e:	b2db      	uxtb	r3, r3
 8008690:	4618      	mov	r0, r3
 8008692:	f7f9 fc99 	bl	8001fc8 <SetLED>
			break;
 8008696:	e02d      	b.n	80086f4 <MODE_inc+0xd8>

		case MODE_3:
			SetLED((0x03<<1) | now_mode);
 8008698:	4b18      	ldr	r3, [pc, #96]	; (80086fc <MODE_inc+0xe0>)
 800869a:	781b      	ldrb	r3, [r3, #0]
 800869c:	f043 0306 	orr.w	r3, r3, #6
 80086a0:	b2db      	uxtb	r3, r3
 80086a2:	4618      	mov	r0, r3
 80086a4:	f7f9 fc90 	bl	8001fc8 <SetLED>
			break;
 80086a8:	e024      	b.n	80086f4 <MODE_inc+0xd8>

		case MODE_4:
			SetLED((0x04<<1) | now_mode);
 80086aa:	4b14      	ldr	r3, [pc, #80]	; (80086fc <MODE_inc+0xe0>)
 80086ac:	781b      	ldrb	r3, [r3, #0]
 80086ae:	f043 0308 	orr.w	r3, r3, #8
 80086b2:	b2db      	uxtb	r3, r3
 80086b4:	4618      	mov	r0, r3
 80086b6:	f7f9 fc87 	bl	8001fc8 <SetLED>
			break;
 80086ba:	e01b      	b.n	80086f4 <MODE_inc+0xd8>

		case MODE_5:
			SetLED((0x05<<1) | now_mode);
 80086bc:	4b0f      	ldr	r3, [pc, #60]	; (80086fc <MODE_inc+0xe0>)
 80086be:	781b      	ldrb	r3, [r3, #0]
 80086c0:	f043 030a 	orr.w	r3, r3, #10
 80086c4:	b2db      	uxtb	r3, r3
 80086c6:	4618      	mov	r0, r3
 80086c8:	f7f9 fc7e 	bl	8001fc8 <SetLED>
			break;
 80086cc:	e012      	b.n	80086f4 <MODE_inc+0xd8>

		case MODE_6:
			SetLED((0x06<<1) | now_mode);
 80086ce:	4b0b      	ldr	r3, [pc, #44]	; (80086fc <MODE_inc+0xe0>)
 80086d0:	781b      	ldrb	r3, [r3, #0]
 80086d2:	f043 030c 	orr.w	r3, r3, #12
 80086d6:	b2db      	uxtb	r3, r3
 80086d8:	4618      	mov	r0, r3
 80086da:	f7f9 fc75 	bl	8001fc8 <SetLED>
			break;
 80086de:	e009      	b.n	80086f4 <MODE_inc+0xd8>

		case MODE_7:
			SetLED((0x07<<1) | now_mode);
 80086e0:	4b06      	ldr	r3, [pc, #24]	; (80086fc <MODE_inc+0xe0>)
 80086e2:	781b      	ldrb	r3, [r3, #0]
 80086e4:	f043 030e 	orr.w	r3, r3, #14
 80086e8:	b2db      	uxtb	r3, r3
 80086ea:	4618      	mov	r0, r3
 80086ec:	f7f9 fc6c 	bl	8001fc8 <SetLED>
			break;
 80086f0:	e000      	b.n	80086f4 <MODE_inc+0xd8>

		default:
			break;
 80086f2:	bf00      	nop
	}
}
 80086f4:	bf00      	nop
 80086f6:	bd80      	pop	{r7, pc}
 80086f8:	20005de4 	.word	0x20005de4
 80086fc:	2000000c 	.word	0x2000000c

08008700 <MODE_exe_m0>:

void MODE_exe_m0( void )
{
 8008700:	b5b0      	push	{r4, r5, r7, lr}
 8008702:	b082      	sub	sp, #8
 8008704:	af02      	add	r7, sp, #8
	enMAP_HEAD_DIR		en_endDir2;
	GYRO_SetRef();
 8008706:	f7ff fc1f 	bl	8007f48 <GYRO_SetRef>
	/*  */
	switch( en_Mode ){
 800870a:	4b8b      	ldr	r3, [pc, #556]	; (8008938 <MODE_exe_m0+0x238>)
 800870c:	781b      	ldrb	r3, [r3, #0]
 800870e:	2b07      	cmp	r3, #7
 8008710:	f200 810d 	bhi.w	800892e <MODE_exe_m0+0x22e>
 8008714:	a201      	add	r2, pc, #4	; (adr r2, 800871c <MODE_exe_m0+0x1c>)
 8008716:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800871a:	bf00      	nop
 800871c:	0800873d 	.word	0x0800873d
 8008720:	08008799 	.word	0x08008799
 8008724:	080087d9 	.word	0x080087d9
 8008728:	080087e5 	.word	0x080087e5
 800872c:	080087f5 	.word	0x080087f5
 8008730:	0800884f 	.word	0x0800884f
 8008734:	080088b1 	.word	0x080088b1
 8008738:	08008927 	.word	0x08008927

		case MODE_0:
			SetLED(0x0e);
 800873c:	200e      	movs	r0, #14
 800873e:	f7f9 fc43 	bl	8001fc8 <SetLED>
			CTRL_clrNowData();
 8008742:	f7fc fff5 	bl	8005730 <CTRL_clrNowData>
			CTRL_clrData();
 8008746:	f7fc ffa9 	bl	800569c <CTRL_clrData>
//			LL_TIM_EnableIT_UPDATE(TIM4);
//			LL_TIM_EnableCounter(TIM4);
			printf("\n");
 800874a:	200a      	movs	r0, #10
 800874c:	f00a f914 	bl	8012978 <putchar>
			LL_mDelay(1000);
 8008750:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008754:	f009 fa06 	bl	8011b64 <LL_mDelay>
			GYRO_SetRef();
 8008758:	f7ff fbf6 	bl	8007f48 <GYRO_SetRef>
			while(1){
				printf("  gyro%5.2f ref%5.2f \r", 
					GYRO_getNowAngle(),GYRO_getRef()
 800875c:	f7ff fc72 	bl	8008044 <GYRO_getNowAngle>
 8008760:	ee10 3a10 	vmov	r3, s0
				printf("  gyro%5.2f ref%5.2f \r", 
 8008764:	4618      	mov	r0, r3
 8008766:	f7f7 ff17 	bl	8000598 <__aeabi_f2d>
 800876a:	4604      	mov	r4, r0
 800876c:	460d      	mov	r5, r1
					GYRO_getNowAngle(),GYRO_getRef()
 800876e:	f7ff fc77 	bl	8008060 <GYRO_getRef>
 8008772:	ee10 3a10 	vmov	r3, s0
				printf("  gyro%5.2f ref%5.2f \r", 
 8008776:	4618      	mov	r0, r3
 8008778:	f7f7 ff0e 	bl	8000598 <__aeabi_f2d>
 800877c:	4602      	mov	r2, r0
 800877e:	460b      	mov	r3, r1
 8008780:	e9cd 2300 	strd	r2, r3, [sp]
 8008784:	4622      	mov	r2, r4
 8008786:	462b      	mov	r3, r5
 8008788:	486c      	ldr	r0, [pc, #432]	; (800893c <MODE_exe_m0+0x23c>)
 800878a:	f00a f8dd 	bl	8012948 <iprintf>
				);
				LL_mDelay( 500 );
 800878e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008792:	f009 f9e7 	bl	8011b64 <LL_mDelay>
				printf("  gyro%5.2f ref%5.2f \r", 
 8008796:	e7e1      	b.n	800875c <MODE_exe_m0+0x5c>
			}
			break;

		case MODE_1:
			SetLED(0x0e);
 8008798:	200e      	movs	r0, #14
 800879a:	f7f9 fc15 	bl	8001fc8 <SetLED>
			printf("\n");
 800879e:	200a      	movs	r0, #10
 80087a0:	f00a f8ea 	bl	8012978 <putchar>
			LL_mDelay(1000);
 80087a4:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80087a8:	f009 f9dc 	bl	8011b64 <LL_mDelay>
			SetLED(0x00);
 80087ac:	2000      	movs	r0, #0
 80087ae:	f7f9 fc0b 	bl	8001fc8 <SetLED>
			while(1){
				printf("  ENC_R%5d ENC_L%5d \r", 
					Get_encoder_value(enR),Get_encoder_value(enL)
 80087b2:	2001      	movs	r0, #1
 80087b4:	f7ff f9e2 	bl	8007b7c <Get_encoder_value>
 80087b8:	4603      	mov	r3, r0
				printf("  ENC_R%5d ENC_L%5d \r", 
 80087ba:	461c      	mov	r4, r3
					Get_encoder_value(enR),Get_encoder_value(enL)
 80087bc:	2000      	movs	r0, #0
 80087be:	f7ff f9dd 	bl	8007b7c <Get_encoder_value>
 80087c2:	4603      	mov	r3, r0
				printf("  ENC_R%5d ENC_L%5d \r", 
 80087c4:	461a      	mov	r2, r3
 80087c6:	4621      	mov	r1, r4
 80087c8:	485d      	ldr	r0, [pc, #372]	; (8008940 <MODE_exe_m0+0x240>)
 80087ca:	f00a f8bd 	bl	8012948 <iprintf>
				);
				LL_mDelay( 500 );
 80087ce:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80087d2:	f009 f9c7 	bl	8011b64 <LL_mDelay>
				printf("  ENC_R%5d ENC_L%5d \r", 
 80087d6:	e7ec      	b.n	80087b2 <MODE_exe_m0+0xb2>
			}
			break;

		case MODE_2:
			SetLED(0x0e);
 80087d8:	200e      	movs	r0, #14
 80087da:	f7f9 fbf5 	bl	8001fc8 <SetLED>
			log_read2();
 80087de:	f7ff fe11 	bl	8008404 <log_read2>
			break;
 80087e2:	e0a5      	b.n	8008930 <MODE_exe_m0+0x230>

		case MODE_3:
			SetLED(0x0e);
 80087e4:	200e      	movs	r0, #14
 80087e6:	f7f9 fbef 	bl	8001fc8 <SetLED>
			Set_DutyTIM8(600);
 80087ea:	f44f 7016 	mov.w	r0, #600	; 0x258
 80087ee:	f7fc fb53 	bl	8004e98 <Set_DutyTIM8>
			break;
 80087f2:	e09d      	b.n	8008930 <MODE_exe_m0+0x230>

		case MODE_4:
			SetLED(0x0e);
 80087f4:	200e      	movs	r0, #14
 80087f6:	f7f9 fbe7 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 80087fa:	ed9f 0a52 	vldr	s0, [pc, #328]	; 8008944 <MODE_exe_m0+0x244>
 80087fe:	f001 febf 	bl	800a580 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED );							// ????
 8008802:	ed9f 0a50 	vldr	s0, [pc, #320]	; 8008944 <MODE_exe_m0+0x244>
 8008806:	f001 fe9d 	bl	800a544 <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_SLOW );							// [] ??
 800880a:	2100      	movs	r1, #0
 800880c:	2015      	movs	r0, #21
 800880e:	f7f9 ffaf 	bl	8002770 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							// [] ??
 8008812:	2100      	movs	r1, #0
 8008814:	2016      	movs	r0, #22
 8008816:	f7f9 ffab 	bl	8002770 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_VERY_SLOW );							// [] ??
 800881a:	2100      	movs	r1, #0
 800881c:	2017      	movs	r0, #23
 800881e:	f7f9 ffa7 	bl	8002770 <PARAM_setSpeedType>
			SetLED(0x00);
 8008822:	2000      	movs	r0, #0
 8008824:	f7f9 fbd0 	bl	8001fc8 <SetLED>
			LL_mDelay(500);
 8008828:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800882c:	f009 f99a 	bl	8011b64 <LL_mDelay>
			CTRL_clrNowData();
 8008830:	f7fc ff7e 	bl	8005730 <CTRL_clrNowData>
			CTRL_clrData();
 8008834:	f7fc ff32 	bl	800569c <CTRL_clrData>
			log_flag_on();
 8008838:	f7ff fdcc 	bl	80083d4 <log_flag_on>
			MOT_goBlock_FinSpeed(31.0, 0.0);
 800883c:	eddf 0a42 	vldr	s1, [pc, #264]	; 8008948 <MODE_exe_m0+0x248>
 8008840:	eeb3 0a0f 	vmov.f32	s0, #63	; 0x41f80000  31.0
 8008844:	f001 fb10 	bl	8009e68 <MOT_goBlock_FinSpeed>
			log_flag_off();
 8008848:	f7ff fdd0 	bl	80083ec <log_flag_off>
			break;
 800884c:	e070      	b.n	8008930 <MODE_exe_m0+0x230>

		case MODE_5:
			SetLED(0x0e);
 800884e:	200e      	movs	r0, #14
 8008850:	f7f9 fbba 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 8008854:	ed9f 0a3b 	vldr	s0, [pc, #236]	; 8008944 <MODE_exe_m0+0x244>
 8008858:	f001 fe92 	bl	800a580 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED );							// ????
 800885c:	ed9f 0a39 	vldr	s0, [pc, #228]	; 8008944 <MODE_exe_m0+0x244>
 8008860:	f001 fe70 	bl	800a544 <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_SLOW );							// [] ??
 8008864:	2100      	movs	r1, #0
 8008866:	2015      	movs	r0, #21
 8008868:	f7f9 ff82 	bl	8002770 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							// [] ??
 800886c:	2100      	movs	r1, #0
 800886e:	2016      	movs	r0, #22
 8008870:	f7f9 ff7e 	bl	8002770 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_VERY_SLOW );							// [] ??
 8008874:	2100      	movs	r1, #0
 8008876:	2017      	movs	r0, #23
 8008878:	f7f9 ff7a 	bl	8002770 <PARAM_setSpeedType>
			SetLED(0x00);
 800887c:	2000      	movs	r0, #0
 800887e:	f7f9 fba3 	bl	8001fc8 <SetLED>
			LL_mDelay(500);
 8008882:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008886:	f009 f96d 	bl	8011b64 <LL_mDelay>
			log_flag_on();
 800888a:	f7ff fda3 	bl	80083d4 <log_flag_on>
			CTRL_clrNowData();
 800888e:	f7fc ff4f 	bl	8005730 <CTRL_clrNowData>
			CTRL_clrData();
 8008892:	f7fc ff03 	bl	800569c <CTRL_clrData>
//			log_flag_on();
			MOT_turn(MOT_L90);
 8008896:	2001      	movs	r0, #1
 8008898:	f001 fb88 	bl	8009fac <MOT_turn>
			LL_mDelay(500);
 800889c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80088a0:	f009 f960 	bl	8011b64 <LL_mDelay>
			MOT_turn(MOT_R90);
 80088a4:	2000      	movs	r0, #0
 80088a6:	f001 fb81 	bl	8009fac <MOT_turn>
			log_flag_off();
 80088aa:	f7ff fd9f 	bl	80083ec <log_flag_off>
			break;
 80088ae:	e03f      	b.n	8008930 <MODE_exe_m0+0x230>

		case MODE_6:
			SetLED(0x0e);
 80088b0:	200e      	movs	r0, #14
 80088b2:	f7f9 fb89 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 80088b6:	ed9f 0a23 	vldr	s0, [pc, #140]	; 8008944 <MODE_exe_m0+0x244>
 80088ba:	f001 fe61 	bl	800a580 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED );							// ????
 80088be:	ed9f 0a21 	vldr	s0, [pc, #132]	; 8008944 <MODE_exe_m0+0x244>
 80088c2:	f001 fe3f 	bl	800a544 <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_VERY_SLOW );							// [] ??
 80088c6:	2100      	movs	r1, #0
 80088c8:	2015      	movs	r0, #21
 80088ca:	f7f9 ff51 	bl	8002770 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_VERY_SLOW );							// [] ??
 80088ce:	2100      	movs	r1, #0
 80088d0:	2016      	movs	r0, #22
 80088d2:	f7f9 ff4d 	bl	8002770 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_VERY_SLOW );							// [] ??
 80088d6:	2100      	movs	r1, #0
 80088d8:	2017      	movs	r0, #23
 80088da:	f7f9 ff49 	bl	8002770 <PARAM_setSpeedType>
			SetLED(0x00);
 80088de:	2000      	movs	r0, #0
 80088e0:	f7f9 fb72 	bl	8001fc8 <SetLED>
			LL_mDelay(500);
 80088e4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 80088e8:	f009 f93c 	bl	8011b64 <LL_mDelay>
			CTRL_clrNowData();
 80088ec:	f7fc ff20 	bl	8005730 <CTRL_clrNowData>
			CTRL_clrData();
 80088f0:	f7fc fed4 	bl	800569c <CTRL_clrData>
			log_flag_on();
 80088f4:	f7ff fd6e 	bl	80083d4 <log_flag_on>
			MOT_goBlock_FinSpeed(0.5, SEARCH_SPEED);
 80088f8:	eddf 0a12 	vldr	s1, [pc, #72]	; 8008944 <MODE_exe_m0+0x244>
 80088fc:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 8008900:	f001 fab2 	bl	8009e68 <MOT_goBlock_FinSpeed>
			MOT_goSla(MOT_R90S, PARAM_getSra( SLA_90 ));
 8008904:	2000      	movs	r0, #0
 8008906:	f7fa fb07 	bl	8002f18 <PARAM_getSra>
 800890a:	4603      	mov	r3, r0
 800890c:	4619      	mov	r1, r3
 800890e:	2000      	movs	r0, #0
 8008910:	f001 feae 	bl	800a670 <MOT_goSla>
			MOT_goBlock_FinSpeed(0.5, 0);
 8008914:	eddf 0a0c 	vldr	s1, [pc, #48]	; 8008948 <MODE_exe_m0+0x248>
 8008918:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800891c:	f001 faa4 	bl	8009e68 <MOT_goBlock_FinSpeed>
			log_flag_off();
 8008920:	f7ff fd64 	bl	80083ec <log_flag_off>
			break;
 8008924:	e004      	b.n	8008930 <MODE_exe_m0+0x230>

		case MODE_7:
			SetLED(0x0e);
 8008926:	200e      	movs	r0, #14
 8008928:	f7f9 fb4e 	bl	8001fc8 <SetLED>
			//cant use
			break;
 800892c:	e000      	b.n	8008930 <MODE_exe_m0+0x230>

		default:
			break;
 800892e:	bf00      	nop
	}
}
 8008930:	bf00      	nop
 8008932:	46bd      	mov	sp, r7
 8008934:	bdb0      	pop	{r4, r5, r7, pc}
 8008936:	bf00      	nop
 8008938:	20005de4 	.word	0x20005de4
 800893c:	08017d4c 	.word	0x08017d4c
 8008940:	08017d64 	.word	0x08017d64
 8008944:	3e99999a 	.word	0x3e99999a
 8008948:	00000000 	.word	0x00000000

0800894c <MODE_exe_m1>:

void MODE_exe_m1( void )
{
 800894c:	b580      	push	{r7, lr}
 800894e:	b082      	sub	sp, #8
 8008950:	af00      	add	r7, sp, #0
	enMAP_HEAD_DIR		en_endDir2;

	uint64_t data =0;
 8008952:	f04f 0200 	mov.w	r2, #0
 8008956:	f04f 0300 	mov.w	r3, #0
 800895a:	e9c7 2300 	strd	r2, r3, [r7]

	GYRO_SetRef();
 800895e:	f7ff faf3 	bl	8007f48 <GYRO_SetRef>

	switch( en_Mode ){
 8008962:	4b22      	ldr	r3, [pc, #136]	; (80089ec <MODE_exe_m1+0xa0>)
 8008964:	781b      	ldrb	r3, [r3, #0]
 8008966:	2b07      	cmp	r3, #7
 8008968:	d83a      	bhi.n	80089e0 <MODE_exe_m1+0x94>
 800896a:	a201      	add	r2, pc, #4	; (adr r2, 8008970 <MODE_exe_m1+0x24>)
 800896c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008970:	08008991 	.word	0x08008991
 8008974:	08008999 	.word	0x08008999
 8008978:	080089a5 	.word	0x080089a5
 800897c:	080089b1 	.word	0x080089b1
 8008980:	080089bd 	.word	0x080089bd
 8008984:	080089c9 	.word	0x080089c9
 8008988:	080089d1 	.word	0x080089d1
 800898c:	080089d9 	.word	0x080089d9

		case MODE_0:
			SetLED(0x0e);
 8008990:	200e      	movs	r0, #14
 8008992:	f7f9 fb19 	bl	8001fc8 <SetLED>
			break;
 8008996:	e024      	b.n	80089e2 <MODE_exe_m1+0x96>

		case MODE_1:
			SetLED(0x0e);
 8008998:	200e      	movs	r0, #14
 800899a:	f7f9 fb15 	bl	8001fc8 <SetLED>
			map_erase();
 800899e:	f005 feb7 	bl	800e710 <map_erase>
			break;
 80089a2:	e01e      	b.n	80089e2 <MODE_exe_m1+0x96>

		case MODE_2:
			SetLED(0x0e);
 80089a4:	200e      	movs	r0, #14
 80089a6:	f7f9 fb0f 	bl	8001fc8 <SetLED>
			MAP_showLog();
 80089aa:	f005 ff11 	bl	800e7d0 <MAP_showLog>
			break;
 80089ae:	e018      	b.n	80089e2 <MODE_exe_m1+0x96>

		case MODE_3:
			SetLED(0x0e);
 80089b0:	200e      	movs	r0, #14
 80089b2:	f7f9 fb09 	bl	8001fc8 <SetLED>
			map_copy();
 80089b6:	f005 fe85 	bl	800e6c4 <map_copy>
			break;
 80089ba:	e012      	b.n	80089e2 <MODE_exe_m1+0x96>

		case MODE_4:
			SetLED(0x0e);
 80089bc:	200e      	movs	r0, #14
 80089be:	f7f9 fb03 	bl	8001fc8 <SetLED>
			map_write();
 80089c2:	f005 fe6b 	bl	800e69c <map_write>
			break;
 80089c6:	e00c      	b.n	80089e2 <MODE_exe_m1+0x96>

		case MODE_5:
			SetLED(0x0e);
 80089c8:	200e      	movs	r0, #14
 80089ca:	f7f9 fafd 	bl	8001fc8 <SetLED>
			break;
 80089ce:	e008      	b.n	80089e2 <MODE_exe_m1+0x96>

		case MODE_6:
			SetLED(0x0e);
 80089d0:	200e      	movs	r0, #14
 80089d2:	f7f9 faf9 	bl	8001fc8 <SetLED>
			break;
 80089d6:	e004      	b.n	80089e2 <MODE_exe_m1+0x96>

		case MODE_7:
			SetLED(0x0e);
 80089d8:	200e      	movs	r0, #14
 80089da:	f7f9 faf5 	bl	8001fc8 <SetLED>
			//cant use
			break;
 80089de:	e000      	b.n	80089e2 <MODE_exe_m1+0x96>

		default:
			break;
 80089e0:	bf00      	nop
	}
}
 80089e2:	bf00      	nop
 80089e4:	3708      	adds	r7, #8
 80089e6:	46bd      	mov	sp, r7
 80089e8:	bd80      	pop	{r7, pc}
 80089ea:	bf00      	nop
 80089ec:	20005de4 	.word	0x20005de4

080089f0 <MODE_exe>:

void MODE_exe( void )
{
 80089f0:	b580      	push	{r7, lr}
 80089f2:	b084      	sub	sp, #16
 80089f4:	af02      	add	r7, sp, #8
//	uint16_t *read;
	enMAP_HEAD_DIR		en_endDir;

	now_mode = mode_1;
 80089f6:	4bc2      	ldr	r3, [pc, #776]	; (8008d00 <MODE_exe+0x310>)
 80089f8:	2201      	movs	r2, #1
 80089fa:	701a      	strb	r2, [r3, #0]
	uint8_t i;
	LL_mDelay(300);
 80089fc:	f44f 7096 	mov.w	r0, #300	; 0x12c
 8008a00:	f009 f8b0 	bl	8011b64 <LL_mDelay>
	GYRO_SetRef();
 8008a04:	f7ff faa0 	bl	8007f48 <GYRO_SetRef>
	ENC_setref();
 8008a08:	f7ff f9fe 	bl	8007e08 <ENC_setref>
	Failsafe_flag_off();
 8008a0c:	f7ff f80c 	bl	8007a28 <Failsafe_flag_off>
//	log_flag_on();	

	switch( en_Mode ){
 8008a10:	4bbc      	ldr	r3, [pc, #752]	; (8008d04 <MODE_exe+0x314>)
 8008a12:	781b      	ldrb	r3, [r3, #0]
 8008a14:	2b07      	cmp	r3, #7
 8008a16:	f200 824a 	bhi.w	8008eae <MODE_exe+0x4be>
 8008a1a:	a201      	add	r2, pc, #4	; (adr r2, 8008a20 <MODE_exe+0x30>)
 8008a1c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008a20:	08008a41 	.word	0x08008a41
 8008a24:	08008ab1 	.word	0x08008ab1
 8008a28:	08008b21 	.word	0x08008b21
 8008a2c:	08008b67 	.word	0x08008b67
 8008a30:	08008c59 	.word	0x08008c59
 8008a34:	08008d21 	.word	0x08008d21
 8008a38:	08008dc9 	.word	0x08008dc9
 8008a3c:	08008e71 	.word	0x08008e71

		case MODE_0:	
			SetLED(0x0e);
 8008a40:	200e      	movs	r0, #14
 8008a42:	f7f9 fac1 	bl	8001fc8 <SetLED>
			en_Mode = MODE_0;	
 8008a46:	4baf      	ldr	r3, [pc, #700]	; (8008d04 <MODE_exe+0x314>)
 8008a48:	2200      	movs	r2, #0
 8008a4a:	701a      	strb	r2, [r3, #0]
			LL_mDelay(100);
 8008a4c:	2064      	movs	r0, #100	; 0x64
 8008a4e:	f009 f889 	bl	8011b64 <LL_mDelay>
			SetLED(0x00);
 8008a52:	2000      	movs	r0, #0
 8008a54:	f7f9 fab8 	bl	8001fc8 <SetLED>
			now_mode = mode_2;
 8008a58:	4ba9      	ldr	r3, [pc, #676]	; (8008d00 <MODE_exe+0x310>)
 8008a5a:	2210      	movs	r2, #16
 8008a5c:	701a      	strb	r2, [r3, #0]
			while(1){
				if ( SW_IsOn_1() == SW_ON ){
 8008a5e:	f7f9 fb31 	bl	80020c4 <SW_IsOn_1>
 8008a62:	4603      	mov	r3, r0
 8008a64:	2b01      	cmp	r3, #1
 8008a66:	d108      	bne.n	8008a7a <MODE_exe+0x8a>
					MODE_inc();								
 8008a68:	f7ff fdd8 	bl	800861c <MODE_inc>
					LL_mDelay(200);			
 8008a6c:	20c8      	movs	r0, #200	; 0xc8
 8008a6e:	f009 f879 	bl	8011b64 <LL_mDelay>
					printf("mode selecting_0\r\n");
 8008a72:	48a5      	ldr	r0, [pc, #660]	; (8008d08 <MODE_exe+0x318>)
 8008a74:	f00a f804 	bl	8012a80 <puts>
 8008a78:	e7f1      	b.n	8008a5e <MODE_exe+0x6e>
				}
				else if (( SW_IsOn_0() == SW_ON )||(TRUE == MODE_CheckExe())){
 8008a7a:	f7f9 fb17 	bl	80020ac <SW_IsOn_0>
 8008a7e:	4603      	mov	r3, r0
 8008a80:	2b01      	cmp	r3, #1
 8008a82:	d004      	beq.n	8008a8e <MODE_exe+0x9e>
 8008a84:	f000 fa71 	bl	8008f6a <MODE_CheckExe>
 8008a88:	4603      	mov	r3, r0
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d0e7      	beq.n	8008a5e <MODE_exe+0x6e>
					MODE_exe_m0();								
 8008a8e:	f7ff fe37 	bl	8008700 <MODE_exe_m0>
					LL_mDelay(200);				
 8008a92:	20c8      	movs	r0, #200	; 0xc8
 8008a94:	f009 f866 	bl	8011b64 <LL_mDelay>
					if (en_Mode == MODE_7){
 8008a98:	4b9a      	ldr	r3, [pc, #616]	; (8008d04 <MODE_exe+0x314>)
 8008a9a:	781b      	ldrb	r3, [r3, #0]
 8008a9c:	2b07      	cmp	r3, #7
 8008a9e:	d1de      	bne.n	8008a5e <MODE_exe+0x6e>
						now_mode = mode_1;
 8008aa0:	4b97      	ldr	r3, [pc, #604]	; (8008d00 <MODE_exe+0x310>)
 8008aa2:	2201      	movs	r2, #1
 8008aa4:	701a      	strb	r2, [r3, #0]
						break;
 8008aa6:	bf00      	nop
					}
				}

			}
			en_Mode = MODE_0;
 8008aa8:	4b96      	ldr	r3, [pc, #600]	; (8008d04 <MODE_exe+0x314>)
 8008aaa:	2200      	movs	r2, #0
 8008aac:	701a      	strb	r2, [r3, #0]
			break;
 8008aae:	e201      	b.n	8008eb4 <MODE_exe+0x4c4>

		case MODE_1:
			SetLED(0x0e);
 8008ab0:	200e      	movs	r0, #14
 8008ab2:	f7f9 fa89 	bl	8001fc8 <SetLED>
			en_Mode = MODE_0;	
 8008ab6:	4b93      	ldr	r3, [pc, #588]	; (8008d04 <MODE_exe+0x314>)
 8008ab8:	2200      	movs	r2, #0
 8008aba:	701a      	strb	r2, [r3, #0]
			LL_mDelay(100);
 8008abc:	2064      	movs	r0, #100	; 0x64
 8008abe:	f009 f851 	bl	8011b64 <LL_mDelay>
			SetLED(0x00);
 8008ac2:	2000      	movs	r0, #0
 8008ac4:	f7f9 fa80 	bl	8001fc8 <SetLED>
			now_mode = mode_2;
 8008ac8:	4b8d      	ldr	r3, [pc, #564]	; (8008d00 <MODE_exe+0x310>)
 8008aca:	2210      	movs	r2, #16
 8008acc:	701a      	strb	r2, [r3, #0]
			while(1){
				if ( SW_IsOn_1() == SW_ON ){
 8008ace:	f7f9 faf9 	bl	80020c4 <SW_IsOn_1>
 8008ad2:	4603      	mov	r3, r0
 8008ad4:	2b01      	cmp	r3, #1
 8008ad6:	d108      	bne.n	8008aea <MODE_exe+0xfa>
					MODE_inc();								
 8008ad8:	f7ff fda0 	bl	800861c <MODE_inc>
					LL_mDelay(200);			
 8008adc:	20c8      	movs	r0, #200	; 0xc8
 8008ade:	f009 f841 	bl	8011b64 <LL_mDelay>
					printf("mode selecting_1\r\n");
 8008ae2:	488a      	ldr	r0, [pc, #552]	; (8008d0c <MODE_exe+0x31c>)
 8008ae4:	f009 ffcc 	bl	8012a80 <puts>
 8008ae8:	e7f1      	b.n	8008ace <MODE_exe+0xde>
				}
				else if (( SW_IsOn_0() == SW_ON )||(TRUE == MODE_CheckExe())){
 8008aea:	f7f9 fadf 	bl	80020ac <SW_IsOn_0>
 8008aee:	4603      	mov	r3, r0
 8008af0:	2b01      	cmp	r3, #1
 8008af2:	d004      	beq.n	8008afe <MODE_exe+0x10e>
 8008af4:	f000 fa39 	bl	8008f6a <MODE_CheckExe>
 8008af8:	4603      	mov	r3, r0
 8008afa:	2b00      	cmp	r3, #0
 8008afc:	d0e7      	beq.n	8008ace <MODE_exe+0xde>
					MODE_exe_m1();								
 8008afe:	f7ff ff25 	bl	800894c <MODE_exe_m1>
					LL_mDelay(200);				
 8008b02:	20c8      	movs	r0, #200	; 0xc8
 8008b04:	f009 f82e 	bl	8011b64 <LL_mDelay>
					if (en_Mode == MODE_7){
 8008b08:	4b7e      	ldr	r3, [pc, #504]	; (8008d04 <MODE_exe+0x314>)
 8008b0a:	781b      	ldrb	r3, [r3, #0]
 8008b0c:	2b07      	cmp	r3, #7
 8008b0e:	d1de      	bne.n	8008ace <MODE_exe+0xde>
						now_mode = mode_1;
 8008b10:	4b7b      	ldr	r3, [pc, #492]	; (8008d00 <MODE_exe+0x310>)
 8008b12:	2201      	movs	r2, #1
 8008b14:	701a      	strb	r2, [r3, #0]
						break;
 8008b16:	bf00      	nop
					}
				}

			}
			en_Mode = MODE_1;
 8008b18:	4b7a      	ldr	r3, [pc, #488]	; (8008d04 <MODE_exe+0x314>)
 8008b1a:	2201      	movs	r2, #1
 8008b1c:	701a      	strb	r2, [r3, #0]
			break;
 8008b1e:	e1c9      	b.n	8008eb4 <MODE_exe+0x4c4>

		case MODE_2:
			SetLED(0x0e);
 8008b20:	200e      	movs	r0, #14
 8008b22:	f7f9 fa51 	bl	8001fc8 <SetLED>
			LL_mDelay(500);
 8008b26:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008b2a:	f009 f81b 	bl	8011b64 <LL_mDelay>
			MOT_setTrgtSpeed(300.0);
 8008b2e:	ed9f 0a78 	vldr	s0, [pc, #480]	; 8008d10 <MODE_exe+0x320>
 8008b32:	f001 fd25 	bl	800a580 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( 300.0 );							
 8008b36:	ed9f 0a76 	vldr	s0, [pc, #472]	; 8008d10 <MODE_exe+0x320>
 8008b3a:	f001 fd03 	bl	800a544 <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							
 8008b3e:	2101      	movs	r1, #1
 8008b40:	2015      	movs	r0, #21
 8008b42:	f7f9 fe15 	bl	8002770 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							
 8008b46:	2101      	movs	r1, #1
 8008b48:	2016      	movs	r0, #22
 8008b4a:	f7f9 fe11 	bl	8002770 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							
 8008b4e:	2101      	movs	r1, #1
 8008b50:	2017      	movs	r0, #23
 8008b52:	f7f9 fe0d 	bl	8002770 <PARAM_setSpeedType>
			SetLED(0x00);
 8008b56:	2000      	movs	r0, #0
 8008b58:	f7f9 fa36 	bl	8001fc8 <SetLED>
			LL_mDelay(500);
 8008b5c:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008b60:	f009 f800 	bl	8011b64 <LL_mDelay>

			break;
 8008b64:	e1a6      	b.n	8008eb4 <MODE_exe+0x4c4>

		case MODE_3:
			SetLED(0x0e);
 8008b66:	200e      	movs	r0, #14
 8008b68:	f7f9 fa2e 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 8008b6c:	ed9f 0a6b 	vldr	s0, [pc, #428]	; 8008d1c <MODE_exe+0x32c>
 8008b70:	f001 fd06 	bl	800a580 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED );							
 8008b74:	ed9f 0a69 	vldr	s0, [pc, #420]	; 8008d1c <MODE_exe+0x32c>
 8008b78:	f001 fce4 	bl	800a544 <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							
 8008b7c:	2101      	movs	r1, #1
 8008b7e:	2015      	movs	r0, #21
 8008b80:	f7f9 fdf6 	bl	8002770 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							
 8008b84:	2101      	movs	r1, #1
 8008b86:	2016      	movs	r0, #22
 8008b88:	f7f9 fdf2 	bl	8002770 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							
 8008b8c:	2101      	movs	r1, #1
 8008b8e:	2017      	movs	r0, #23
 8008b90:	f7f9 fdee 	bl	8002770 <PARAM_setSpeedType>
			SetLED(0x00);
 8008b94:	2000      	movs	r0, #0
 8008b96:	f7f9 fa17 	bl	8001fc8 <SetLED>
			LL_mDelay(100);
 8008b9a:	2064      	movs	r0, #100	; 0x64
 8008b9c:	f008 ffe2 	bl	8011b64 <LL_mDelay>
			PARAM_makeSra( (float)SEARCH_SPEED, 150.0f, 3.00f, SLA_90 );
 8008ba0:	2000      	movs	r0, #0
 8008ba2:	eeb0 1a08 	vmov.f32	s2, #8	; 0x40400000  3.0
 8008ba6:	eddf 0a5b 	vldr	s1, [pc, #364]	; 8008d14 <MODE_exe+0x324>
 8008baa:	ed9f 0a5c 	vldr	s0, [pc, #368]	; 8008d1c <MODE_exe+0x32c>
 8008bae:	f7f9 fe79 	bl	80028a4 <PARAM_makeSra>
			MAP_Goalsize(1);
 8008bb2:	2001      	movs	r0, #1
 8008bb4:	f007 f8e2 	bl	800fd7c <MAP_Goalsize>
			MAP_setPos( 0, 0, NORTH );							
 8008bb8:	2200      	movs	r2, #0
 8008bba:	2100      	movs	r1, #0
 8008bbc:	2000      	movs	r0, #0
 8008bbe:	f005 fde5 	bl	800e78c <MAP_setPos>

			MAP_searchGoal(GOAL_MAP_X_def, GOAL_MAP_Y_def, SEARCH, SEARCH_SURA );			
 8008bc2:	2301      	movs	r3, #1
 8008bc4:	2200      	movs	r2, #0
 8008bc6:	2107      	movs	r1, #7
 8008bc8:	2007      	movs	r0, #7
 8008bca:	f007 fa07 	bl	800ffdc <MAP_searchGoal>

			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 8008bce:	f7f9 fa79 	bl	80020c4 <SW_IsOn_1>
 8008bd2:	4603      	mov	r3, r0
 8008bd4:	2b01      	cmp	r3, #1
 8008bd6:	d006      	beq.n	8008be6 <MODE_exe+0x1f6>
 8008bd8:	f7fe ff32 	bl	8007a40 <SYS_isOutOfCtrl>
 8008bdc:	4603      	mov	r3, r0
 8008bde:	2b00      	cmp	r3, #0
 8008be0:	d101      	bne.n	8008be6 <MODE_exe+0x1f6>
			else{
				map_write();
 8008be2:	f005 fd5b 	bl	800e69c <map_write>
			}
			
			SetLED(0x0e);
 8008be6:	200e      	movs	r0, #14
 8008be8:	f7f9 f9ee 	bl	8001fc8 <SetLED>
			MAP_Goalsize(1);
 8008bec:	2001      	movs	r0, #1
 8008bee:	f007 f8c5 	bl	800fd7c <MAP_Goalsize>
			SetLED(0x00);
 8008bf2:	2000      	movs	r0, #0
 8008bf4:	f7f9 f9e8 	bl	8001fc8 <SetLED>

			MAP_searchGoal( 0, 0, SEARCH, SEARCH_SURA );
 8008bf8:	2301      	movs	r3, #1
 8008bfa:	2200      	movs	r2, #0
 8008bfc:	2100      	movs	r1, #0
 8008bfe:	2000      	movs	r0, #0
 8008c00:	f007 f9ec 	bl	800ffdc <MAP_searchGoal>

			if (( SW_IsOn_1() == SW_ON)||(SYS_isOutOfCtrl() == TRUE)){}
 8008c04:	f7f9 fa5e 	bl	80020c4 <SW_IsOn_1>
 8008c08:	4603      	mov	r3, r0
 8008c0a:	2b01      	cmp	r3, #1
 8008c0c:	f000 8151 	beq.w	8008eb2 <MODE_exe+0x4c2>
 8008c10:	f7fe ff16 	bl	8007a40 <SYS_isOutOfCtrl>
 8008c14:	4603      	mov	r3, r0
 8008c16:	2b00      	cmp	r3, #0
 8008c18:	f040 814b 	bne.w	8008eb2 <MODE_exe+0x4c2>
			else{
				map_write();
 8008c1c:	f005 fd3e 	bl	800e69c <map_write>
				MAP_setPos( 0, 0, NORTH );								// ?X?^?[?g?u
 8008c20:	2200      	movs	r2, #0
 8008c22:	2100      	movs	r1, #0
 8008c24:	2000      	movs	r0, #0
 8008c26:	f005 fdb1 	bl	800e78c <MAP_setPos>
				MAP_makeContourMap_run( GOAL_MAP_X_def, GOAL_MAP_Y_def, BEST_WAY );					// ???????}?b?v?????
 8008c2a:	2201      	movs	r2, #1
 8008c2c:	2107      	movs	r1, #7
 8008c2e:	2007      	movs	r0, #7
 8008c30:	f006 f9ee 	bl	800f010 <MAP_makeContourMap_run>
				MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_def, GOAL_MAP_Y_def, &en_endDir );		// ?h???C?u?R?}???h??
 8008c34:	1dfb      	adds	r3, r7, #7
 8008c36:	9301      	str	r3, [sp, #4]
 8008c38:	2307      	movs	r3, #7
 8008c3a:	9300      	str	r3, [sp, #0]
 8008c3c:	2307      	movs	r3, #7
 8008c3e:	2200      	movs	r2, #0
 8008c40:	2100      	movs	r1, #0
 8008c42:	2000      	movs	r0, #0
 8008c44:	f003 fc48 	bl	800c4d8 <MAP_makeCmdList>
				MAP_makeSuraCmdList();													// ?X?????[???R?}???h??
 8008c48:	f003 fe9e 	bl	800c988 <MAP_makeSuraCmdList>
				MAP_makeSkewCmdList();
 8008c4c:	f004 f806 	bl	800cc5c <MAP_makeSkewCmdList>
				SetLED(0x00);
 8008c50:	2000      	movs	r0, #0
 8008c52:	f7f9 f9b9 	bl	8001fc8 <SetLED>
			}
			break;
 8008c56:	e12c      	b.n	8008eb2 <MODE_exe+0x4c2>

		case MODE_4:
			SetLED(0x0e);
 8008c58:	200e      	movs	r0, #14
 8008c5a:	f7f9 f9b5 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED*4.0);
 8008c5e:	ed9f 0a2e 	vldr	s0, [pc, #184]	; 8008d18 <MODE_exe+0x328>
 8008c62:	f001 fc8d 	bl	800a580 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED );							
 8008c66:	ed9f 0a2d 	vldr	s0, [pc, #180]	; 8008d1c <MODE_exe+0x32c>
 8008c6a:	f001 fc6b 	bl	800a544 <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							
 8008c6e:	2101      	movs	r1, #1
 8008c70:	2015      	movs	r0, #21
 8008c72:	f7f9 fd7d 	bl	8002770 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							
 8008c76:	2101      	movs	r1, #1
 8008c78:	2016      	movs	r0, #22
 8008c7a:	f7f9 fd79 	bl	8002770 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							
 8008c7e:	2101      	movs	r1, #1
 8008c80:	2017      	movs	r0, #23
 8008c82:	f7f9 fd75 	bl	8002770 <PARAM_setSpeedType>
			SetLED(0x00);
 8008c86:	2000      	movs	r0, #0
 8008c88:	f7f9 f99e 	bl	8001fc8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// ?X?^?[?g?u
 8008c8c:	2200      	movs	r2, #0
 8008c8e:	2100      	movs	r1, #0
 8008c90:	2000      	movs	r0, #0
 8008c92:	f005 fd7b 	bl	800e78c <MAP_setPos>
			MAP_Goalsize(1);
 8008c96:	2001      	movs	r0, #1
 8008c98:	f007 f870 	bl	800fd7c <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_def, GOAL_MAP_Y_def, BEST_WAY );					// ???????}?b?v?????
 8008c9c:	2201      	movs	r2, #1
 8008c9e:	2107      	movs	r1, #7
 8008ca0:	2007      	movs	r0, #7
 8008ca2:	f006 f9b5 	bl	800f010 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_def, GOAL_MAP_Y_def, &en_endDir );		// ?h???C?u?R?}???h??
 8008ca6:	1dfb      	adds	r3, r7, #7
 8008ca8:	9301      	str	r3, [sp, #4]
 8008caa:	2307      	movs	r3, #7
 8008cac:	9300      	str	r3, [sp, #0]
 8008cae:	2307      	movs	r3, #7
 8008cb0:	2200      	movs	r2, #0
 8008cb2:	2100      	movs	r1, #0
 8008cb4:	2000      	movs	r0, #0
 8008cb6:	f003 fc0f 	bl	800c4d8 <MAP_makeCmdList>
			MAP_makeSuraCmdList();													// ?X?????[???R?}???h??
 8008cba:	f003 fe65 	bl	800c988 <MAP_makeSuraCmdList>
			MAP_makeSkewCmdList();													// ?R?}???h??
 8008cbe:	f003 ffcd 	bl	800cc5c <MAP_makeSkewCmdList>
			LL_mDelay(500);
 8008cc2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008cc6:	f008 ff4d 	bl	8011b64 <LL_mDelay>
			Set_DutyTIM8(600);
 8008cca:	f44f 7016 	mov.w	r0, #600	; 0x258
 8008cce:	f7fc f8e3 	bl	8004e98 <Set_DutyTIM8>
			LL_mDelay(2000);													// ?R?}???h??
 8008cd2:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8008cd6:	f008 ff45 	bl	8011b64 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SURA );
 8008cda:	2001      	movs	r0, #1
 8008cdc:	f004 ff68 	bl	800dbb0 <MAP_drive>
			Set_DutyTIM8(0);
 8008ce0:	2000      	movs	r0, #0
 8008ce2:	f7fc f8d9 	bl	8004e98 <Set_DutyTIM8>
			LL_mDelay(500);
 8008ce6:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008cea:	f008 ff3b 	bl	8011b64 <LL_mDelay>
			MOT_turn(MOT_R180);
 8008cee:	2002      	movs	r0, #2
 8008cf0:	f001 f95c 	bl	8009fac <MOT_turn>
			MAP_actGoalLED();
 8008cf4:	f007 f80c 	bl	800fd10 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 8008cf8:	2000      	movs	r0, #0
 8008cfa:	f7fc f8cd 	bl	8004e98 <Set_DutyTIM8>
			
			break;
 8008cfe:	e0d9      	b.n	8008eb4 <MODE_exe+0x4c4>
 8008d00:	2000000c 	.word	0x2000000c
 8008d04:	20005de4 	.word	0x20005de4
 8008d08:	08017d7c 	.word	0x08017d7c
 8008d0c:	08017d90 	.word	0x08017d90
 8008d10:	43960000 	.word	0x43960000
 8008d14:	43160000 	.word	0x43160000
 8008d18:	3f99999a 	.word	0x3f99999a
 8008d1c:	3e99999a 	.word	0x3e99999a

		case MODE_5:
			SetLED(0x0e);
 8008d20:	200e      	movs	r0, #14
 8008d22:	f7f9 f951 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED*4.0);
 8008d26:	ed1f 0a04 	vldr	s0, [pc, #-16]	; 8008d18 <MODE_exe+0x328>
 8008d2a:	f001 fc29 	bl	800a580 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED );							
 8008d2e:	ed1f 0a05 	vldr	s0, [pc, #-20]	; 8008d1c <MODE_exe+0x32c>
 8008d32:	f001 fc07 	bl	800a544 <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_FAST );							
 8008d36:	2103      	movs	r1, #3
 8008d38:	2015      	movs	r0, #21
 8008d3a:	f7f9 fd19 	bl	8002770 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_FAST );							
 8008d3e:	2103      	movs	r1, #3
 8008d40:	2016      	movs	r0, #22
 8008d42:	f7f9 fd15 	bl	8002770 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_FAST );							
 8008d46:	2103      	movs	r1, #3
 8008d48:	2017      	movs	r0, #23
 8008d4a:	f7f9 fd11 	bl	8002770 <PARAM_setSpeedType>
			SetLED(0x00);
 8008d4e:	2000      	movs	r0, #0
 8008d50:	f7f9 f93a 	bl	8001fc8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// ?X?^?[?g?u
 8008d54:	2200      	movs	r2, #0
 8008d56:	2100      	movs	r1, #0
 8008d58:	2000      	movs	r0, #0
 8008d5a:	f005 fd17 	bl	800e78c <MAP_setPos>
			MAP_Goalsize(1);
 8008d5e:	2001      	movs	r0, #1
 8008d60:	f007 f80c 	bl	800fd7c <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_def, GOAL_MAP_Y_def, BEST_WAY );					// ???????}?b?v?????
 8008d64:	2201      	movs	r2, #1
 8008d66:	2107      	movs	r1, #7
 8008d68:	2007      	movs	r0, #7
 8008d6a:	f006 f951 	bl	800f010 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_def, GOAL_MAP_Y_def, &en_endDir );		// ?h???C?u?R?}???h??
 8008d6e:	1dfb      	adds	r3, r7, #7
 8008d70:	9301      	str	r3, [sp, #4]
 8008d72:	2307      	movs	r3, #7
 8008d74:	9300      	str	r3, [sp, #0]
 8008d76:	2307      	movs	r3, #7
 8008d78:	2200      	movs	r2, #0
 8008d7a:	2100      	movs	r1, #0
 8008d7c:	2000      	movs	r0, #0
 8008d7e:	f003 fbab 	bl	800c4d8 <MAP_makeCmdList>
			MAP_makeSuraCmdList();													// ?X?????[???R?}???h??
 8008d82:	f003 fe01 	bl	800c988 <MAP_makeSuraCmdList>
			MAP_makeSkewCmdList();													// ?R?}???h??
 8008d86:	f003 ff69 	bl	800cc5c <MAP_makeSkewCmdList>
			LL_mDelay(500);
 8008d8a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008d8e:	f008 fee9 	bl	8011b64 <LL_mDelay>
			Set_DutyTIM8(600);
 8008d92:	f44f 7016 	mov.w	r0, #600	; 0x258
 8008d96:	f7fc f87f 	bl	8004e98 <Set_DutyTIM8>
			LL_mDelay(2000);													// ?R?}???h??
 8008d9a:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8008d9e:	f008 fee1 	bl	8011b64 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SURA );
 8008da2:	2001      	movs	r0, #1
 8008da4:	f004 ff04 	bl	800dbb0 <MAP_drive>
			Set_DutyTIM8(0);
 8008da8:	2000      	movs	r0, #0
 8008daa:	f7fc f875 	bl	8004e98 <Set_DutyTIM8>
			LL_mDelay(500);
 8008dae:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008db2:	f008 fed7 	bl	8011b64 <LL_mDelay>
			MOT_turn(MOT_R180);
 8008db6:	2002      	movs	r0, #2
 8008db8:	f001 f8f8 	bl	8009fac <MOT_turn>
			MAP_actGoalLED();
 8008dbc:	f006 ffa8 	bl	800fd10 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 8008dc0:	2000      	movs	r0, #0
 8008dc2:	f7fc f869 	bl	8004e98 <Set_DutyTIM8>
			break;
 8008dc6:	e075      	b.n	8008eb4 <MODE_exe+0x4c4>

		case MODE_6:
			SetLED(0x0e);
 8008dc8:	200e      	movs	r0, #14
 8008dca:	f7f9 f8fd 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED*4.0);
 8008dce:	ed1f 0a2e 	vldr	s0, [pc, #-184]	; 8008d18 <MODE_exe+0x328>
 8008dd2:	f001 fbd5 	bl	800a580 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED );							
 8008dd6:	ed1f 0a2f 	vldr	s0, [pc, #-188]	; 8008d1c <MODE_exe+0x32c>
 8008dda:	f001 fbb3 	bl	800a544 <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							
 8008dde:	2101      	movs	r1, #1
 8008de0:	2015      	movs	r0, #21
 8008de2:	f7f9 fcc5 	bl	8002770 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							
 8008de6:	2101      	movs	r1, #1
 8008de8:	2016      	movs	r0, #22
 8008dea:	f7f9 fcc1 	bl	8002770 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							
 8008dee:	2101      	movs	r1, #1
 8008df0:	2017      	movs	r0, #23
 8008df2:	f7f9 fcbd 	bl	8002770 <PARAM_setSpeedType>
			SetLED(0x00);
 8008df6:	2000      	movs	r0, #0
 8008df8:	f7f9 f8e6 	bl	8001fc8 <SetLED>
			MAP_setPos( 0, 0, NORTH );												// ?X?^?[?g?u
 8008dfc:	2200      	movs	r2, #0
 8008dfe:	2100      	movs	r1, #0
 8008e00:	2000      	movs	r0, #0
 8008e02:	f005 fcc3 	bl	800e78c <MAP_setPos>
			MAP_Goalsize(1);
 8008e06:	2001      	movs	r0, #1
 8008e08:	f006 ffb8 	bl	800fd7c <MAP_Goalsize>
			MAP_makeContourMap_run( GOAL_MAP_X_def, GOAL_MAP_Y_def, BEST_WAY );					// ???????}?b?v?????
 8008e0c:	2201      	movs	r2, #1
 8008e0e:	2107      	movs	r1, #7
 8008e10:	2007      	movs	r0, #7
 8008e12:	f006 f8fd 	bl	800f010 <MAP_makeContourMap_run>
			MAP_makeCmdList( 0, 0, NORTH, GOAL_MAP_X_def, GOAL_MAP_Y_def, &en_endDir );		// ?h???C?u?R?}???h??
 8008e16:	1dfb      	adds	r3, r7, #7
 8008e18:	9301      	str	r3, [sp, #4]
 8008e1a:	2307      	movs	r3, #7
 8008e1c:	9300      	str	r3, [sp, #0]
 8008e1e:	2307      	movs	r3, #7
 8008e20:	2200      	movs	r2, #0
 8008e22:	2100      	movs	r1, #0
 8008e24:	2000      	movs	r0, #0
 8008e26:	f003 fb57 	bl	800c4d8 <MAP_makeCmdList>
			MAP_makeSuraCmdList();													// ?X?????[???R?}???h??
 8008e2a:	f003 fdad 	bl	800c988 <MAP_makeSuraCmdList>
			MAP_makeSkewCmdList();													// ?R?}???h??
 8008e2e:	f003 ff15 	bl	800cc5c <MAP_makeSkewCmdList>
			LL_mDelay(500);
 8008e32:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008e36:	f008 fe95 	bl	8011b64 <LL_mDelay>
			Set_DutyTIM8(600);
 8008e3a:	f44f 7016 	mov.w	r0, #600	; 0x258
 8008e3e:	f7fc f82b 	bl	8004e98 <Set_DutyTIM8>
			LL_mDelay(2000);												// ?R?}???h??
 8008e42:	f44f 60fa 	mov.w	r0, #2000	; 0x7d0
 8008e46:	f008 fe8d 	bl	8011b64 <LL_mDelay>
			MAP_drive( MAP_DRIVE_SKEW );
 8008e4a:	2002      	movs	r0, #2
 8008e4c:	f004 feb0 	bl	800dbb0 <MAP_drive>
			Set_DutyTIM8(0);
 8008e50:	2000      	movs	r0, #0
 8008e52:	f7fc f821 	bl	8004e98 <Set_DutyTIM8>
			LL_mDelay(500);
 8008e56:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008e5a:	f008 fe83 	bl	8011b64 <LL_mDelay>
			MOT_turn(MOT_R180);
 8008e5e:	2002      	movs	r0, #2
 8008e60:	f001 f8a4 	bl	8009fac <MOT_turn>
			MAP_actGoalLED();
 8008e64:	f006 ff54 	bl	800fd10 <MAP_actGoalLED>
			Set_DutyTIM8(0);
 8008e68:	2000      	movs	r0, #0
 8008e6a:	f7fc f815 	bl	8004e98 <Set_DutyTIM8>

			break;
 8008e6e:	e021      	b.n	8008eb4 <MODE_exe+0x4c4>

		case MODE_7:
			SetLED(0x0e);
 8008e70:	200e      	movs	r0, #14
 8008e72:	f7f9 f8a9 	bl	8001fc8 <SetLED>
			MOT_setTrgtSpeed(SEARCH_SPEED);
 8008e76:	ed1f 0a57 	vldr	s0, [pc, #-348]	; 8008d1c <MODE_exe+0x32c>
 8008e7a:	f001 fb81 	bl	800a580 <MOT_setTrgtSpeed>
			MOT_setSuraStaSpeed( SEARCH_SPEED );							
 8008e7e:	ed1f 0a59 	vldr	s0, [pc, #-356]	; 8008d1c <MODE_exe+0x32c>
 8008e82:	f001 fb5f 	bl	800a544 <MOT_setSuraStaSpeed>
			PARAM_setSpeedType( PARAM_ST,   PARAM_SLOW );							
 8008e86:	2101      	movs	r1, #1
 8008e88:	2015      	movs	r0, #21
 8008e8a:	f7f9 fc71 	bl	8002770 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_TRUN, PARAM_SLOW );							
 8008e8e:	2101      	movs	r1, #1
 8008e90:	2016      	movs	r0, #22
 8008e92:	f7f9 fc6d 	bl	8002770 <PARAM_setSpeedType>
			PARAM_setSpeedType( PARAM_SLA,  PARAM_SLOW );							
 8008e96:	2101      	movs	r1, #1
 8008e98:	2017      	movs	r0, #23
 8008e9a:	f7f9 fc69 	bl	8002770 <PARAM_setSpeedType>
			SetLED(0x00);
 8008e9e:	2000      	movs	r0, #0
 8008ea0:	f7f9 f892 	bl	8001fc8 <SetLED>
			LL_mDelay(500);
 8008ea4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008ea8:	f008 fe5c 	bl	8011b64 <LL_mDelay>

			break;
 8008eac:	e002      	b.n	8008eb4 <MODE_exe+0x4c4>

		default:
			break;
 8008eae:	bf00      	nop
 8008eb0:	e000      	b.n	8008eb4 <MODE_exe+0x4c4>
			break;
 8008eb2:	bf00      	nop
	}
}
 8008eb4:	bf00      	nop
 8008eb6:	3708      	adds	r7, #8
 8008eb8:	46bd      	mov	sp, r7
 8008eba:	bd80      	pop	{r7, pc}

08008ebc <MODE_DistRightCheck>:

bool MODE_DistRightCheck(void)
{
 8008ebc:	b580      	push	{r7, lr}
 8008ebe:	b082      	sub	sp, #8
 8008ec0:	af00      	add	r7, sp, #0
	int16_t s_rightval;
	bool bl_check;

	s_rightval = DIST_getNowVal(DIST_SEN_R_FRONT);
 8008ec2:	2000      	movs	r0, #0
 8008ec4:	f002 f942 	bl	800b14c <DIST_getNowVal>
 8008ec8:	4603      	mov	r3, r0
 8008eca:	80bb      	strh	r3, [r7, #4]

	if( s_rightval >= 300 ){
 8008ecc:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8008ed0:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
 8008ed4:	db02      	blt.n	8008edc <MODE_DistRightCheck+0x20>
		bl_check=TRUE;
 8008ed6:	2301      	movs	r3, #1
 8008ed8:	71fb      	strb	r3, [r7, #7]
 8008eda:	e001      	b.n	8008ee0 <MODE_DistRightCheck+0x24>
	}
	else{
		bl_check=FALSE;
 8008edc:	2300      	movs	r3, #0
 8008ede:	71fb      	strb	r3, [r7, #7]
	}

	return bl_check;
 8008ee0:	79fb      	ldrb	r3, [r7, #7]
}
 8008ee2:	4618      	mov	r0, r3
 8008ee4:	3708      	adds	r7, #8
 8008ee6:	46bd      	mov	sp, r7
 8008ee8:	bd80      	pop	{r7, pc}

08008eea <MODE_DistLeftCheck>:

bool MODE_DistLeftCheck(void){
 8008eea:	b580      	push	{r7, lr}
 8008eec:	b082      	sub	sp, #8
 8008eee:	af00      	add	r7, sp, #0

	int16_t 	s_leftval;
	bool	bl_check;

	s_leftval 	= DIST_getNowVal(DIST_SEN_L_FRONT);
 8008ef0:	2001      	movs	r0, #1
 8008ef2:	f002 f92b 	bl	800b14c <DIST_getNowVal>
 8008ef6:	4603      	mov	r3, r0
 8008ef8:	80bb      	strh	r3, [r7, #4]

	if( s_leftval >= 200 ){
 8008efa:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 8008efe:	2bc7      	cmp	r3, #199	; 0xc7
 8008f00:	dd02      	ble.n	8008f08 <MODE_DistLeftCheck+0x1e>
		bl_check = TRUE;
 8008f02:	2301      	movs	r3, #1
 8008f04:	71fb      	strb	r3, [r7, #7]
 8008f06:	e001      	b.n	8008f0c <MODE_DistLeftCheck+0x22>

	}else{
		bl_check = FALSE;
 8008f08:	2300      	movs	r3, #0
 8008f0a:	71fb      	strb	r3, [r7, #7]

	}

	return bl_check;
 8008f0c:	79fb      	ldrb	r3, [r7, #7]
}
 8008f0e:	4618      	mov	r0, r3
 8008f10:	3708      	adds	r7, #8
 8008f12:	46bd      	mov	sp, r7
 8008f14:	bd80      	pop	{r7, pc}

08008f16 <MODE_setWaitCheck>:

bool MODE_setWaitCheck(void){
 8008f16:	b580      	push	{r7, lr}
 8008f18:	b082      	sub	sp, #8
 8008f1a:	af00      	add	r7, sp, #0

	bool bl_check;

	if( TRUE == MODE_DistRightCheck() ){	// ??
 8008f1c:	f7ff ffce 	bl	8008ebc <MODE_DistRightCheck>
 8008f20:	4603      	mov	r3, r0
 8008f22:	2b00      	cmp	r3, #0
 8008f24:	d002      	beq.n	8008f2c <MODE_setWaitCheck+0x16>
		SetLED(0x08);
 8008f26:	2008      	movs	r0, #8
 8008f28:	f7f9 f84e 	bl	8001fc8 <SetLED>
	}
	if( TRUE == MODE_DistLeftCheck() ){		// ??
 8008f2c:	f7ff ffdd 	bl	8008eea <MODE_DistLeftCheck>
 8008f30:	4603      	mov	r3, r0
 8008f32:	2b00      	cmp	r3, #0
 8008f34:	d002      	beq.n	8008f3c <MODE_setWaitCheck+0x26>
		SetLED(0x02);
 8008f36:	2002      	movs	r0, #2
 8008f38:	f7f9 f846 	bl	8001fc8 <SetLED>
	}

	if( ( TRUE == MODE_DistRightCheck() ) && ( TRUE == MODE_DistLeftCheck() ) ){
 8008f3c:	f7ff ffbe 	bl	8008ebc <MODE_DistRightCheck>
 8008f40:	4603      	mov	r3, r0
 8008f42:	2b00      	cmp	r3, #0
 8008f44:	d00a      	beq.n	8008f5c <MODE_setWaitCheck+0x46>
 8008f46:	f7ff ffd0 	bl	8008eea <MODE_DistLeftCheck>
 8008f4a:	4603      	mov	r3, r0
 8008f4c:	2b00      	cmp	r3, #0
 8008f4e:	d005      	beq.n	8008f5c <MODE_setWaitCheck+0x46>
		SetLED(0x0e);
 8008f50:	200e      	movs	r0, #14
 8008f52:	f7f9 f839 	bl	8001fc8 <SetLED>
		bl_check = TRUE;
 8008f56:	2301      	movs	r3, #1
 8008f58:	71fb      	strb	r3, [r7, #7]
 8008f5a:	e001      	b.n	8008f60 <MODE_setWaitCheck+0x4a>

	}else{
		bl_check = FALSE;
 8008f5c:	2300      	movs	r3, #0
 8008f5e:	71fb      	strb	r3, [r7, #7]
	}
	return bl_check;
 8008f60:	79fb      	ldrb	r3, [r7, #7]
}
 8008f62:	4618      	mov	r0, r3
 8008f64:	3708      	adds	r7, #8
 8008f66:	46bd      	mov	sp, r7
 8008f68:	bd80      	pop	{r7, pc}

08008f6a <MODE_CheckExe>:

bool MODE_CheckExe(void){
 8008f6a:	b580      	push	{r7, lr}
 8008f6c:	b082      	sub	sp, #8
 8008f6e:	af00      	add	r7, sp, #0

	bool bl_check;

	if( TRUE == MODE_setWaitCheck() ){
 8008f70:	f7ff ffd1 	bl	8008f16 <MODE_setWaitCheck>
 8008f74:	4603      	mov	r3, r0
 8008f76:	2b00      	cmp	r3, #0
 8008f78:	d018      	beq.n	8008fac <MODE_CheckExe+0x42>
		LL_mDelay(500);
 8008f7a:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8008f7e:	f008 fdf1 	bl	8011b64 <LL_mDelay>

		if( FALSE == MODE_setWaitCheck() ){
 8008f82:	f7ff ffc8 	bl	8008f16 <MODE_setWaitCheck>
 8008f86:	4603      	mov	r3, r0
 8008f88:	f083 0301 	eor.w	r3, r3, #1
 8008f8c:	b2db      	uxtb	r3, r3
 8008f8e:	2b00      	cmp	r3, #0
 8008f90:	d009      	beq.n	8008fa6 <MODE_CheckExe+0x3c>
			SetLED(0x00);
 8008f92:	2000      	movs	r0, #0
 8008f94:	f7f9 f818 	bl	8001fc8 <SetLED>
			LL_mDelay(1000);
 8008f98:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8008f9c:	f008 fde2 	bl	8011b64 <LL_mDelay>
			bl_check = TRUE;
 8008fa0:	2301      	movs	r3, #1
 8008fa2:	71fb      	strb	r3, [r7, #7]
 8008fa4:	e004      	b.n	8008fb0 <MODE_CheckExe+0x46>

		}else{
			bl_check = FALSE;
 8008fa6:	2300      	movs	r3, #0
 8008fa8:	71fb      	strb	r3, [r7, #7]
 8008faa:	e001      	b.n	8008fb0 <MODE_CheckExe+0x46>

		}

	}else{

		bl_check = FALSE;
 8008fac:	2300      	movs	r3, #0
 8008fae:	71fb      	strb	r3, [r7, #7]
	}

	return bl_check;
 8008fb0:	79fb      	ldrb	r3, [r7, #7]
}
 8008fb2:	4618      	mov	r0, r3
 8008fb4:	3708      	adds	r7, #8
 8008fb6:	46bd      	mov	sp, r7
 8008fb8:	bd80      	pop	{r7, pc}

08008fba <MOT_getAcc1>:
float			f_WallEdgeAddDist = 0;				// ??



float MOT_getAcc1( void )
{
 8008fba:	b580      	push	{r7, lr}
 8008fbc:	af00      	add	r7, sp, #0
	return PARAM_getSpeed( PARAM_ST )->f_acc;
 8008fbe:	2015      	movs	r0, #21
 8008fc0:	f7f9 fc04 	bl	80027cc <PARAM_getSpeed>
 8008fc4:	4603      	mov	r3, r0
 8008fc6:	681b      	ldr	r3, [r3, #0]
 8008fc8:	ee07 3a90 	vmov	s15, r3
}
 8008fcc:	eeb0 0a67 	vmov.f32	s0, s15
 8008fd0:	bd80      	pop	{r7, pc}

08008fd2 <MOT_getAcc3>:

float MOT_getAcc3( void )
{
 8008fd2:	b580      	push	{r7, lr}
 8008fd4:	af00      	add	r7, sp, #0
	return PARAM_getSpeed( PARAM_ST )->f_dec;
 8008fd6:	2015      	movs	r0, #21
 8008fd8:	f7f9 fbf8 	bl	80027cc <PARAM_getSpeed>
 8008fdc:	4603      	mov	r3, r0
 8008fde:	685b      	ldr	r3, [r3, #4]
 8008fe0:	ee07 3a90 	vmov	s15, r3
}
 8008fe4:	eeb0 0a67 	vmov.f32	s0, s15
 8008fe8:	bd80      	pop	{r7, pc}
	...

08008fec <MOT_goBlock_AccConstDec>:

void MOT_goBlock_AccConstDec( float f_fin, enMOT_ST_TYPE en_type, enMOT_GO_ST_TYPE en_goType )
{
 8008fec:	b580      	push	{r7, lr}
 8008fee:	b08e      	sub	sp, #56	; 0x38
 8008ff0:	af00      	add	r7, sp, #0
 8008ff2:	ed87 0a01 	vstr	s0, [r7, #4]
 8008ff6:	4603      	mov	r3, r0
 8008ff8:	460a      	mov	r2, r1
 8008ffa:	70fb      	strb	r3, [r7, #3]
 8008ffc:	4613      	mov	r3, r2
 8008ffe:	70bb      	strb	r3, [r7, #2]

	stCTRL_DATA		st_data;					// CTRLdata
	GYRO_staErrChkAngle();
 8009000:	f7ff f8a2 	bl	8008148 <GYRO_staErrChkAngle>
	/*      motion      */
	/* ================ */
	/* ------ */
	/*  acc   */
	/* ------ */
	if( ( en_type != MOT_CONST_DEC ) && ( en_type != MOT_CONST_DEC_CUSTOM ) ){
 8009004:	78fb      	ldrb	r3, [r7, #3]
 8009006:	2b05      	cmp	r3, #5
 8009008:	d051      	beq.n	80090ae <MOT_goBlock_AccConstDec+0xc2>
 800900a:	78fb      	ldrb	r3, [r7, #3]
 800900c:	2b06      	cmp	r3, #6
 800900e:	d04e      	beq.n	80090ae <MOT_goBlock_AccConstDec+0xc2>

		if( MOT_GO_ST_NORMAL == en_goType ){
 8009010:	78bb      	ldrb	r3, [r7, #2]
 8009012:	2b00      	cmp	r3, #0
 8009014:	d102      	bne.n	800901c <MOT_goBlock_AccConstDec+0x30>
			st_data.en_type		= CTRL_ACC;
 8009016:	2300      	movs	r3, #0
 8009018:	723b      	strb	r3, [r7, #8]
 800901a:	e001      	b.n	8009020 <MOT_goBlock_AccConstDec+0x34>
		}
		else{
			st_data.en_type		= CTRL_SKEW_ACC;
 800901c:	2303      	movs	r3, #3
 800901e:	723b      	strb	r3, [r7, #8]
		}
		st_data.f_acc			= st_Info.f_acc1;		// ???
 8009020:	4bad      	ldr	r3, [pc, #692]	; (80092d8 <MOT_goBlock_AccConstDec+0x2ec>)
 8009022:	685b      	ldr	r3, [r3, #4]
 8009024:	613b      	str	r3, [r7, #16]
		st_data.f_now			= st_Info.f_now;		// 
 8009026:	4bac      	ldr	r3, [pc, #688]	; (80092d8 <MOT_goBlock_AccConstDec+0x2ec>)
 8009028:	68db      	ldr	r3, [r3, #12]
 800902a:	617b      	str	r3, [r7, #20]
		st_data.f_trgt			= st_Info.f_trgt;		// 
 800902c:	4baa      	ldr	r3, [pc, #680]	; (80092d8 <MOT_goBlock_AccConstDec+0x2ec>)
 800902e:	691b      	ldr	r3, [r3, #16]
 8009030:	61bb      	str	r3, [r7, #24]
		st_data.f_nowDist		= 0;				// ??
 8009032:	f04f 0300 	mov.w	r3, #0
 8009036:	61fb      	str	r3, [r7, #28]
		st_data.f_dist			= st_Info.f_l1;			// ?
 8009038:	4ba7      	ldr	r3, [pc, #668]	; (80092d8 <MOT_goBlock_AccConstDec+0x2ec>)
 800903a:	69db      	ldr	r3, [r3, #28]
 800903c:	623b      	str	r3, [r7, #32]
		st_data.f_accAngleS		= 0;				// 
 800903e:	f04f 0300 	mov.w	r3, #0
 8009042:	627b      	str	r3, [r7, #36]	; 0x24
		st_data.f_nowAngleS		= 0;				// 
 8009044:	f04f 0300 	mov.w	r3, #0
 8009048:	62bb      	str	r3, [r7, #40]	; 0x28
		st_data.f_trgtAngleS		= 0;				// 
 800904a:	f04f 0300 	mov.w	r3, #0
 800904e:	62fb      	str	r3, [r7, #44]	; 0x2c
		st_data.f_nowAngle		= 0;				// 
 8009050:	f04f 0300 	mov.w	r3, #0
 8009054:	633b      	str	r3, [r7, #48]	; 0x30
		st_data.f_angle			= 0;				// 
 8009056:	f04f 0300 	mov.w	r3, #0
 800905a:	637b      	str	r3, [r7, #52]	; 0x34
		st_data.f_time 			= 0;				// ? [sec] ? ??
 800905c:	f04f 0300 	mov.w	r3, #0
 8009060:	60fb      	str	r3, [r7, #12]
		CTRL_clrData();								// 
 8009062:	f7fc fb1b 	bl	800569c <CTRL_clrData>
		CTRL_setData( &st_data );						// ???
 8009066:	f107 0308 	add.w	r3, r7, #8
 800906a:	4618      	mov	r0, r3
 800906c:	f7fc fb9a 	bl	80057a4 <CTRL_setData>
		DCM_staMotAll();							// ON
 8009070:	f7fe fd40 	bl	8007af4 <DCM_staMotAll>
		while( Get_NowDist() < st_Info.f_l1 ){					// ??
 8009074:	e00f      	b.n	8009096 <MOT_goBlock_AccConstDec+0xaa>
			if( SYS_isOutOfCtrl() == TRUE ){
 8009076:	f7fe fce3 	bl	8007a40 <SYS_isOutOfCtrl>
 800907a:	4603      	mov	r3, r0
 800907c:	2b00      	cmp	r3, #0
 800907e:	d008      	beq.n	8009092 <MOT_goBlock_AccConstDec+0xa6>
				CTRL_stop();
 8009080:	f7fc fafc 	bl	800567c <CTRL_stop>
				DCM_brakeMot( DCM_R );		
 8009084:	2000      	movs	r0, #0
 8009086:	f7fe fd11 	bl	8007aac <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		
 800908a:	2001      	movs	r0, #1
 800908c:	f7fe fd0e 	bl	8007aac <DCM_brakeMot>
				break;
 8009090:	e00d      	b.n	80090ae <MOT_goBlock_AccConstDec+0xc2>
			}				
			MOT_setWallEdgeDist();
 8009092:	f001 ff01 	bl	800ae98 <MOT_setWallEdgeDist>
		while( Get_NowDist() < st_Info.f_l1 ){					// ??
 8009096:	f7fc fa4f 	bl	8005538 <Get_NowDist>
 800909a:	eeb0 7a40 	vmov.f32	s14, s0
 800909e:	4b8e      	ldr	r3, [pc, #568]	; (80092d8 <MOT_goBlock_AccConstDec+0x2ec>)
 80090a0:	edd3 7a07 	vldr	s15, [r3, #28]
 80090a4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80090a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80090ac:	d4e3      	bmi.n	8009076 <MOT_goBlock_AccConstDec+0x8a>
	}

	/* ------ */
	/*  const */
	/* ------ */
	if( MOT_GO_ST_NORMAL == en_goType ){
 80090ae:	78bb      	ldrb	r3, [r7, #2]
 80090b0:	2b00      	cmp	r3, #0
 80090b2:	d102      	bne.n	80090ba <MOT_goBlock_AccConstDec+0xce>
		st_data.en_type		= CTRL_CONST;
 80090b4:	2301      	movs	r3, #1
 80090b6:	723b      	strb	r3, [r7, #8]
 80090b8:	e001      	b.n	80090be <MOT_goBlock_AccConstDec+0xd2>
	}
	else{
		st_data.en_type		= CTRL_SKEW_CONST;
 80090ba:	2304      	movs	r3, #4
 80090bc:	723b      	strb	r3, [r7, #8]
	}
	st_data.f_acc			= 0;					// ???
 80090be:	f04f 0300 	mov.w	r3, #0
 80090c2:	613b      	str	r3, [r7, #16]
	st_data.f_now			= st_Info.f_trgt;			// 
 80090c4:	4b84      	ldr	r3, [pc, #528]	; (80092d8 <MOT_goBlock_AccConstDec+0x2ec>)
 80090c6:	691b      	ldr	r3, [r3, #16]
 80090c8:	617b      	str	r3, [r7, #20]
	st_data.f_trgt			= st_Info.f_trgt;			// 
 80090ca:	4b83      	ldr	r3, [pc, #524]	; (80092d8 <MOT_goBlock_AccConstDec+0x2ec>)
 80090cc:	691b      	ldr	r3, [r3, #16]
 80090ce:	61bb      	str	r3, [r7, #24]
	st_data.f_nowDist		= st_Info.f_l1;				// 
 80090d0:	4b81      	ldr	r3, [pc, #516]	; (80092d8 <MOT_goBlock_AccConstDec+0x2ec>)
 80090d2:	69db      	ldr	r3, [r3, #28]
 80090d4:	61fb      	str	r3, [r7, #28]
	st_data.f_dist			= st_Info.f_l1_2;			// ?
 80090d6:	4b80      	ldr	r3, [pc, #512]	; (80092d8 <MOT_goBlock_AccConstDec+0x2ec>)
 80090d8:	6a1b      	ldr	r3, [r3, #32]
 80090da:	623b      	str	r3, [r7, #32]
	st_data.f_accAngleS		= 0;					// 
 80090dc:	f04f 0300 	mov.w	r3, #0
 80090e0:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_nowAngleS		= 0;					// 
 80090e2:	f04f 0300 	mov.w	r3, #0
 80090e6:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_trgtAngleS		= 0;					// 
 80090e8:	f04f 0300 	mov.w	r3, #0
 80090ec:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_nowAngle		= 0;					// 
 80090ee:	f04f 0300 	mov.w	r3, #0
 80090f2:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_angle			= 0;					// 
 80090f4:	f04f 0300 	mov.w	r3, #0
 80090f8:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_time 			= 0;					// ? [sec] ? ??
 80090fa:	f04f 0300 	mov.w	r3, #0
 80090fe:	60fb      	str	r3, [r7, #12]
	if( ( en_type == MOT_CONST_DEC ) || ( en_type == MOT_CONST_DEC_CUSTOM ) ){
 8009100:	78fb      	ldrb	r3, [r7, #3]
 8009102:	2b05      	cmp	r3, #5
 8009104:	d002      	beq.n	800910c <MOT_goBlock_AccConstDec+0x120>
 8009106:	78fb      	ldrb	r3, [r7, #3]
 8009108:	2b06      	cmp	r3, #6
 800910a:	d101      	bne.n	8009110 <MOT_goBlock_AccConstDec+0x124>
		CTRL_clrData();										// 
 800910c:	f7fc fac6 	bl	800569c <CTRL_clrData>
	}
	CTRL_setData( &st_data );						// ???
 8009110:	f107 0308 	add.w	r3, r7, #8
 8009114:	4618      	mov	r0, r3
 8009116:	f7fc fb45 	bl	80057a4 <CTRL_setData>
	while( Get_NowDist() < st_Info.f_l1_2 ){				// ??
 800911a:	e00f      	b.n	800913c <MOT_goBlock_AccConstDec+0x150>
		if( SYS_isOutOfCtrl() == TRUE ){
 800911c:	f7fe fc90 	bl	8007a40 <SYS_isOutOfCtrl>
 8009120:	4603      	mov	r3, r0
 8009122:	2b00      	cmp	r3, #0
 8009124:	d008      	beq.n	8009138 <MOT_goBlock_AccConstDec+0x14c>
			CTRL_stop();
 8009126:	f7fc faa9 	bl	800567c <CTRL_stop>
			DCM_brakeMot( DCM_R );		
 800912a:	2000      	movs	r0, #0
 800912c:	f7fe fcbe 	bl	8007aac <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		
 8009130:	2001      	movs	r0, #1
 8009132:	f7fe fcbb 	bl	8007aac <DCM_brakeMot>
			break;
 8009136:	e00d      	b.n	8009154 <MOT_goBlock_AccConstDec+0x168>
		}				
		MOT_setWallEdgeDist();
 8009138:	f001 feae 	bl	800ae98 <MOT_setWallEdgeDist>
	while( Get_NowDist() < st_Info.f_l1_2 ){				// ??
 800913c:	f7fc f9fc 	bl	8005538 <Get_NowDist>
 8009140:	eeb0 7a40 	vmov.f32	s14, s0
 8009144:	4b64      	ldr	r3, [pc, #400]	; (80092d8 <MOT_goBlock_AccConstDec+0x2ec>)
 8009146:	edd3 7a08 	vldr	s15, [r3, #32]
 800914a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800914e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009152:	d4e3      	bmi.n	800911c <MOT_goBlock_AccConstDec+0x130>
	}

	/* ------ */
	/*  dec   */
	/* ------ */
	if( ( en_type != MOT_ACC_CONST ) && ( en_type != MOT_ACC_CONST_CUSTOM ) ){
 8009154:	78fb      	ldrb	r3, [r7, #3]
 8009156:	2b03      	cmp	r3, #3
 8009158:	d05e      	beq.n	8009218 <MOT_goBlock_AccConstDec+0x22c>
 800915a:	78fb      	ldrb	r3, [r7, #3]
 800915c:	2b04      	cmp	r3, #4
 800915e:	d05b      	beq.n	8009218 <MOT_goBlock_AccConstDec+0x22c>

		if( MOT_GO_ST_NORMAL == en_goType ){
 8009160:	78bb      	ldrb	r3, [r7, #2]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d102      	bne.n	800916c <MOT_goBlock_AccConstDec+0x180>
			st_data.en_type		= CTRL_DEC;
 8009166:	2302      	movs	r3, #2
 8009168:	723b      	strb	r3, [r7, #8]
 800916a:	e001      	b.n	8009170 <MOT_goBlock_AccConstDec+0x184>
		}
		else{
			st_data.en_type		= CTRL_SKEW_DEC;
 800916c:	2305      	movs	r3, #5
 800916e:	723b      	strb	r3, [r7, #8]
		}
		st_data.f_acc			= st_Info.f_acc3;			// ?
 8009170:	4b59      	ldr	r3, [pc, #356]	; (80092d8 <MOT_goBlock_AccConstDec+0x2ec>)
 8009172:	689b      	ldr	r3, [r3, #8]
 8009174:	613b      	str	r3, [r7, #16]
		st_data.f_now			= st_Info.f_trgt;			// 
 8009176:	4b58      	ldr	r3, [pc, #352]	; (80092d8 <MOT_goBlock_AccConstDec+0x2ec>)
 8009178:	691b      	ldr	r3, [r3, #16]
 800917a:	617b      	str	r3, [r7, #20]
		st_data.f_trgt			= st_Info.f_last;			// 
 800917c:	4b56      	ldr	r3, [pc, #344]	; (80092d8 <MOT_goBlock_AccConstDec+0x2ec>)
 800917e:	695b      	ldr	r3, [r3, #20]
 8009180:	61bb      	str	r3, [r7, #24]
		st_data.f_nowDist		= st_Info.f_l1_2;			// ?
 8009182:	4b55      	ldr	r3, [pc, #340]	; (80092d8 <MOT_goBlock_AccConstDec+0x2ec>)
 8009184:	6a1b      	ldr	r3, [r3, #32]
 8009186:	61fb      	str	r3, [r7, #28]
		st_data.f_dist			= st_Info.f_dist;			// ?
 8009188:	4b53      	ldr	r3, [pc, #332]	; (80092d8 <MOT_goBlock_AccConstDec+0x2ec>)
 800918a:	699b      	ldr	r3, [r3, #24]
 800918c:	623b      	str	r3, [r7, #32]
		st_data.f_accAngleS		= 0;						// 
 800918e:	f04f 0300 	mov.w	r3, #0
 8009192:	627b      	str	r3, [r7, #36]	; 0x24
		st_data.f_nowAngleS		= 0;						// 
 8009194:	f04f 0300 	mov.w	r3, #0
 8009198:	62bb      	str	r3, [r7, #40]	; 0x28
		st_data.f_trgtAngleS		= 0;						// 
 800919a:	f04f 0300 	mov.w	r3, #0
 800919e:	62fb      	str	r3, [r7, #44]	; 0x2c
		st_data.f_nowAngle		= 0;						// 
 80091a0:	f04f 0300 	mov.w	r3, #0
 80091a4:	633b      	str	r3, [r7, #48]	; 0x30
		st_data.f_angle			= 0;						// 
 80091a6:	f04f 0300 	mov.w	r3, #0
 80091aa:	637b      	str	r3, [r7, #52]	; 0x34
		st_data.f_time 			= 0;						// ? [sec] ? ??
 80091ac:	f04f 0300 	mov.w	r3, #0
 80091b0:	60fb      	str	r3, [r7, #12]
		CTRL_setData( &st_data );							// ???
 80091b2:	f107 0308 	add.w	r3, r7, #8
 80091b6:	4618      	mov	r0, r3
 80091b8:	f7fc faf4 	bl	80057a4 <CTRL_setData>
		while( Get_NowDist() < ( st_Info.f_dist ) ){		// ??
 80091bc:	e01e      	b.n	80091fc <MOT_goBlock_AccConstDec+0x210>
			if( SYS_isOutOfCtrl() == TRUE ){
 80091be:	f7fe fc3f 	bl	8007a40 <SYS_isOutOfCtrl>
 80091c2:	4603      	mov	r3, r0
 80091c4:	2b00      	cmp	r3, #0
 80091c6:	d008      	beq.n	80091da <MOT_goBlock_AccConstDec+0x1ee>
				CTRL_stop();
 80091c8:	f7fc fa58 	bl	800567c <CTRL_stop>
				DCM_brakeMot( DCM_R );		
 80091cc:	2000      	movs	r0, #0
 80091ce:	f7fe fc6d 	bl	8007aac <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		
 80091d2:	2001      	movs	r0, #1
 80091d4:	f7fe fc6a 	bl	8007aac <DCM_brakeMot>
				break;
 80091d8:	e01e      	b.n	8009218 <MOT_goBlock_AccConstDec+0x22c>
			}				
			MOT_setWallEdgeDist();
 80091da:	f001 fe5d 	bl	800ae98 <MOT_setWallEdgeDist>
			if((escape_wait>2.0)&&(search_flag == TRUE))break;
 80091de:	4b3f      	ldr	r3, [pc, #252]	; (80092dc <MOT_goBlock_AccConstDec+0x2f0>)
 80091e0:	edd3 7a00 	vldr	s15, [r3]
 80091e4:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 80091e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80091ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80091f0:	dc00      	bgt.n	80091f4 <MOT_goBlock_AccConstDec+0x208>
 80091f2:	e003      	b.n	80091fc <MOT_goBlock_AccConstDec+0x210>
 80091f4:	4b3a      	ldr	r3, [pc, #232]	; (80092e0 <MOT_goBlock_AccConstDec+0x2f4>)
 80091f6:	781b      	ldrb	r3, [r3, #0]
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d10c      	bne.n	8009216 <MOT_goBlock_AccConstDec+0x22a>
		while( Get_NowDist() < ( st_Info.f_dist ) ){		// ??
 80091fc:	f7fc f99c 	bl	8005538 <Get_NowDist>
 8009200:	eeb0 7a40 	vmov.f32	s14, s0
 8009204:	4b34      	ldr	r3, [pc, #208]	; (80092d8 <MOT_goBlock_AccConstDec+0x2ec>)
 8009206:	edd3 7a06 	vldr	s15, [r3, #24]
 800920a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800920e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009212:	d4d4      	bmi.n	80091be <MOT_goBlock_AccConstDec+0x1d2>
 8009214:	e000      	b.n	8009218 <MOT_goBlock_AccConstDec+0x22c>
			if((escape_wait>2.0)&&(search_flag == TRUE))break;
 8009216:	bf00      	nop

	/* -------------------- */
	/*  const walledge      */
	/* -------------------- */
	/* not found edge */
	if( ( en_WallEdge != MOT_WALL_EDGE_NONE ) && ( bl_IsWallEdge == FALSE )  ){
 8009218:	4b32      	ldr	r3, [pc, #200]	; (80092e4 <MOT_goBlock_AccConstDec+0x2f8>)
 800921a:	781b      	ldrb	r3, [r3, #0]
 800921c:	2b00      	cmp	r3, #0
 800921e:	d068      	beq.n	80092f2 <MOT_goBlock_AccConstDec+0x306>
 8009220:	4b31      	ldr	r3, [pc, #196]	; (80092e8 <MOT_goBlock_AccConstDec+0x2fc>)
 8009222:	781b      	ldrb	r3, [r3, #0]
 8009224:	f083 0301 	eor.w	r3, r3, #1
 8009228:	b2db      	uxtb	r3, r3
 800922a:	2b00      	cmp	r3, #0
 800922c:	d061      	beq.n	80092f2 <MOT_goBlock_AccConstDec+0x306>

		st_data.en_type			= CTRL_CONST;
 800922e:	2301      	movs	r3, #1
 8009230:	723b      	strb	r3, [r7, #8]
		st_data.f_acc			= 0;						// ???
 8009232:	f04f 0300 	mov.w	r3, #0
 8009236:	613b      	str	r3, [r7, #16]
		st_data.f_now			= st_Info.f_last;			// 
 8009238:	4b27      	ldr	r3, [pc, #156]	; (80092d8 <MOT_goBlock_AccConstDec+0x2ec>)
 800923a:	695b      	ldr	r3, [r3, #20]
 800923c:	617b      	str	r3, [r7, #20]
		st_data.f_trgt			= st_Info.f_last;			// 
 800923e:	4b26      	ldr	r3, [pc, #152]	; (80092d8 <MOT_goBlock_AccConstDec+0x2ec>)
 8009240:	695b      	ldr	r3, [r3, #20]
 8009242:	61bb      	str	r3, [r7, #24]
		st_data.f_nowDist		= Get_NowDist();				// 
 8009244:	f7fc f978 	bl	8005538 <Get_NowDist>
 8009248:	eef0 7a40 	vmov.f32	s15, s0
 800924c:	edc7 7a07 	vstr	s15, [r7, #28]
		st_data.f_dist			= Get_NowDist() + 45.0f;		// ???45.0f?????f_NowDist???
 8009250:	f7fc f972 	bl	8005538 <Get_NowDist>
 8009254:	eef0 7a40 	vmov.f32	s15, s0
 8009258:	ed9f 7a24 	vldr	s14, [pc, #144]	; 80092ec <MOT_goBlock_AccConstDec+0x300>
 800925c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8009260:	edc7 7a08 	vstr	s15, [r7, #32]
		st_data.f_accAngleS		= 0;						// 
 8009264:	f04f 0300 	mov.w	r3, #0
 8009268:	627b      	str	r3, [r7, #36]	; 0x24
		st_data.f_nowAngleS		= 0;						// 
 800926a:	f04f 0300 	mov.w	r3, #0
 800926e:	62bb      	str	r3, [r7, #40]	; 0x28
		st_data.f_trgtAngleS	= 0;						// 
 8009270:	f04f 0300 	mov.w	r3, #0
 8009274:	62fb      	str	r3, [r7, #44]	; 0x2c
		st_data.f_nowAngle		= 0;						// 
 8009276:	f04f 0300 	mov.w	r3, #0
 800927a:	633b      	str	r3, [r7, #48]	; 0x30
		st_data.f_angle			= 0;						// 
 800927c:	f04f 0300 	mov.w	r3, #0
 8009280:	637b      	str	r3, [r7, #52]	; 0x34
		st_data.f_time 			= 0;						// ? [sec] ? ??
 8009282:	f04f 0300 	mov.w	r3, #0
 8009286:	60fb      	str	r3, [r7, #12]
		CTRL_clrData();										// /
 8009288:	f7fc fa08 	bl	800569c <CTRL_clrData>
		CTRL_setData( &st_data );							// ???
 800928c:	f107 0308 	add.w	r3, r7, #8
 8009290:	4618      	mov	r0, r3
 8009292:	f7fc fa87 	bl	80057a4 <CTRL_setData>
		while( Get_NowDist() < st_data.f_dist ){				// ??
 8009296:	e012      	b.n	80092be <MOT_goBlock_AccConstDec+0x2d2>
			if( SYS_isOutOfCtrl() == TRUE ){
 8009298:	f7fe fbd2 	bl	8007a40 <SYS_isOutOfCtrl>
 800929c:	4603      	mov	r3, r0
 800929e:	2b00      	cmp	r3, #0
 80092a0:	d008      	beq.n	80092b4 <MOT_goBlock_AccConstDec+0x2c8>
				CTRL_stop();
 80092a2:	f7fc f9eb 	bl	800567c <CTRL_stop>
				DCM_brakeMot( DCM_R );		
 80092a6:	2000      	movs	r0, #0
 80092a8:	f7fe fc00 	bl	8007aac <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		
 80092ac:	2001      	movs	r0, #1
 80092ae:	f7fe fbfd 	bl	8007aac <DCM_brakeMot>
				break;
 80092b2:	e01e      	b.n	80092f2 <MOT_goBlock_AccConstDec+0x306>
			}				
			if( MOT_setWallEdgeDist_LoopWait() == TRUE ) break;	// ???
 80092b4:	f001 fe32 	bl	800af1c <MOT_setWallEdgeDist_LoopWait>
 80092b8:	4603      	mov	r3, r0
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d118      	bne.n	80092f0 <MOT_goBlock_AccConstDec+0x304>
		while( Get_NowDist() < st_data.f_dist ){				// ??
 80092be:	f7fc f93b 	bl	8005538 <Get_NowDist>
 80092c2:	eeb0 7a40 	vmov.f32	s14, s0
 80092c6:	edd7 7a08 	vldr	s15, [r7, #32]
 80092ca:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80092ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80092d2:	d4e1      	bmi.n	8009298 <MOT_goBlock_AccConstDec+0x2ac>
 80092d4:	e00d      	b.n	80092f2 <MOT_goBlock_AccConstDec+0x306>
 80092d6:	bf00      	nop
 80092d8:	20005de8 	.word	0x20005de8
 80092dc:	200006ec 	.word	0x200006ec
 80092e0:	200002e8 	.word	0x200002e8
 80092e4:	200002ac 	.word	0x200002ac
 80092e8:	200002ad 	.word	0x200002ad
 80092ec:	42340000 	.word	0x42340000
			if( MOT_setWallEdgeDist_LoopWait() == TRUE ) break;	// ???
 80092f0:	bf00      	nop
		}
	}
	/* straight for edge */
	if( ( MOT_GO_ST_NORMAL == en_goType ) &&				// ???
 80092f2:	78bb      	ldrb	r3, [r7, #2]
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d152      	bne.n	800939e <MOT_goBlock_AccConstDec+0x3b2>
		( f_WallEdgeAddDist != 0.0f ) &&
 80092f8:	4b37      	ldr	r3, [pc, #220]	; (80093d8 <MOT_goBlock_AccConstDec+0x3ec>)
 80092fa:	edd3 7a00 	vldr	s15, [r3]
	if( ( MOT_GO_ST_NORMAL == en_goType ) &&				// ???
 80092fe:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009302:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009306:	d04a      	beq.n	800939e <MOT_goBlock_AccConstDec+0x3b2>
		( f_WallEdgeAddDist != 0.0f ) &&
 8009308:	edd7 7a01 	vldr	s15, [r7, #4]
 800930c:	eef5 7a40 	vcmp.f32	s15, #0.0
 8009310:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009314:	d043      	beq.n	800939e <MOT_goBlock_AccConstDec+0x3b2>
		( f_fin != 0.0f )
	){
		st_data.en_type			= CTRL_CONST;
 8009316:	2301      	movs	r3, #1
 8009318:	723b      	strb	r3, [r7, #8]
		st_data.f_acc			= 0;						// ???
 800931a:	f04f 0300 	mov.w	r3, #0
 800931e:	613b      	str	r3, [r7, #16]
		st_data.f_now			= st_Info.f_last;			// 
 8009320:	4b2e      	ldr	r3, [pc, #184]	; (80093dc <MOT_goBlock_AccConstDec+0x3f0>)
 8009322:	695b      	ldr	r3, [r3, #20]
 8009324:	617b      	str	r3, [r7, #20]
		st_data.f_trgt			= st_Info.f_last;			// 
 8009326:	4b2d      	ldr	r3, [pc, #180]	; (80093dc <MOT_goBlock_AccConstDec+0x3f0>)
 8009328:	695b      	ldr	r3, [r3, #20]
 800932a:	61bb      	str	r3, [r7, #24]
		st_data.f_nowDist		= 0;						// 
 800932c:	f04f 0300 	mov.w	r3, #0
 8009330:	61fb      	str	r3, [r7, #28]
		st_data.f_dist			= f_WallEdgeAddDist;		// ?
 8009332:	4b29      	ldr	r3, [pc, #164]	; (80093d8 <MOT_goBlock_AccConstDec+0x3ec>)
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	623b      	str	r3, [r7, #32]
		st_data.f_accAngleS		= 0;						// 
 8009338:	f04f 0300 	mov.w	r3, #0
 800933c:	627b      	str	r3, [r7, #36]	; 0x24
		st_data.f_nowAngleS		= 0;						// 
 800933e:	f04f 0300 	mov.w	r3, #0
 8009342:	62bb      	str	r3, [r7, #40]	; 0x28
		st_data.f_trgtAngleS	= 0;						// 
 8009344:	f04f 0300 	mov.w	r3, #0
 8009348:	62fb      	str	r3, [r7, #44]	; 0x2c
		st_data.f_nowAngle		= 0;						// 
 800934a:	f04f 0300 	mov.w	r3, #0
 800934e:	633b      	str	r3, [r7, #48]	; 0x30
		st_data.f_angle			= 0;						// 
 8009350:	f04f 0300 	mov.w	r3, #0
 8009354:	637b      	str	r3, [r7, #52]	; 0x34
		st_data.f_time 			= 0;						// ? [sec] ? ??
 8009356:	f04f 0300 	mov.w	r3, #0
 800935a:	60fb      	str	r3, [r7, #12]
		CTRL_clrData();										// /
 800935c:	f7fc f99e 	bl	800569c <CTRL_clrData>
		CTRL_setData( &st_data );							// ???
 8009360:	f107 0308 	add.w	r3, r7, #8
 8009364:	4618      	mov	r0, r3
 8009366:	f7fc fa1d 	bl	80057a4 <CTRL_setData>
		while( Get_NowDist() < st_data.f_dist ){				// ??
 800936a:	e00d      	b.n	8009388 <MOT_goBlock_AccConstDec+0x39c>
			if( SYS_isOutOfCtrl() == TRUE ){
 800936c:	f7fe fb68 	bl	8007a40 <SYS_isOutOfCtrl>
 8009370:	4603      	mov	r3, r0
 8009372:	2b00      	cmp	r3, #0
 8009374:	d008      	beq.n	8009388 <MOT_goBlock_AccConstDec+0x39c>
				CTRL_stop();
 8009376:	f7fc f981 	bl	800567c <CTRL_stop>
				DCM_brakeMot( DCM_R );		
 800937a:	2000      	movs	r0, #0
 800937c:	f7fe fb96 	bl	8007aac <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		
 8009380:	2001      	movs	r0, #1
 8009382:	f7fe fb93 	bl	8007aac <DCM_brakeMot>
				break;
 8009386:	e00a      	b.n	800939e <MOT_goBlock_AccConstDec+0x3b2>
		while( Get_NowDist() < st_data.f_dist ){				// ??
 8009388:	f7fc f8d6 	bl	8005538 <Get_NowDist>
 800938c:	eeb0 7a40 	vmov.f32	s14, s0
 8009390:	edd7 7a08 	vldr	s15, [r7, #32]
 8009394:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009398:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800939c:	d4e6      	bmi.n	800936c <MOT_goBlock_AccConstDec+0x380>
			}				
		}
	}

	/* stop */
	if( 0.0f == f_fin ){
 800939e:	edd7 7a01 	vldr	s15, [r7, #4]
 80093a2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80093a6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80093aa:	d10a      	bne.n	80093c2 <MOT_goBlock_AccConstDec+0x3d6>
		LL_mDelay(100);			
 80093ac:	2064      	movs	r0, #100	; 0x64
 80093ae:	f008 fbd9 	bl	8011b64 <LL_mDelay>
	 	CTRL_stop();				
 80093b2:	f7fc f963 	bl	800567c <CTRL_stop>
		DCM_brakeMot( DCM_R );	
 80093b6:	2000      	movs	r0, #0
 80093b8:	f7fe fb78 	bl	8007aac <DCM_brakeMot>
		DCM_brakeMot( DCM_L );	
 80093bc:	2001      	movs	r0, #1
 80093be:	f7fe fb75 	bl	8007aac <DCM_brakeMot>
	}

	f_MotNowSpeed = f_fin;		
 80093c2:	4a07      	ldr	r2, [pc, #28]	; (80093e0 <MOT_goBlock_AccConstDec+0x3f4>)
 80093c4:	687b      	ldr	r3, [r7, #4]
 80093c6:	6013      	str	r3, [r2, #0]
	GYRO_endErrChkAngle();
 80093c8:	f7fe fed0 	bl	800816c <GYRO_endErrChkAngle>
	CTRL_clrNowData();
 80093cc:	f7fc f9b0 	bl	8005730 <CTRL_clrNowData>
}
 80093d0:	bf00      	nop
 80093d2:	3738      	adds	r7, #56	; 0x38
 80093d4:	46bd      	mov	sp, r7
 80093d6:	bd80      	pop	{r7, pc}
 80093d8:	200002b0 	.word	0x200002b0
 80093dc:	20005de8 	.word	0x20005de8
 80093e0:	200002a0 	.word	0x200002a0

080093e4 <MOT_setData_ACC_CONST_DEC>:

void MOT_setData_ACC_CONST_DEC( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 80093e4:	b580      	push	{r7, lr}
 80093e6:	b086      	sub	sp, #24
 80093e8:	af00      	add	r7, sp, #0
 80093ea:	ed87 0a03 	vstr	s0, [r7, #12]
 80093ee:	edc7 0a02 	vstr	s1, [r7, #8]
 80093f2:	4603      	mov	r3, r0
 80093f4:	71fb      	strb	r3, [r7, #7]
	float			f_l3;						// 3[m]
	float			f_1blockDist;				// 1[m]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 80093f6:	79fb      	ldrb	r3, [r7, #7]
 80093f8:	2b00      	cmp	r3, #0
 80093fa:	d102      	bne.n	8009402 <MOT_setData_ACC_CONST_DEC+0x1e>
		f_1blockDist = BLOCK;
 80093fc:	4b34      	ldr	r3, [pc, #208]	; (80094d0 <MOT_setData_ACC_CONST_DEC+0xec>)
 80093fe:	617b      	str	r3, [r7, #20]
 8009400:	e001      	b.n	8009406 <MOT_setData_ACC_CONST_DEC+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 8009402:	4b34      	ldr	r3, [pc, #208]	; (80094d4 <MOT_setData_ACC_CONST_DEC+0xf0>)
 8009404:	617b      	str	r3, [r7, #20]
	}

	/* ? */
	st_Info.f_acc1 		= MOT_getAcc1();								// ?1[m/s^2]
 8009406:	f7ff fdd8 	bl	8008fba <MOT_getAcc1>
 800940a:	eef0 7a40 	vmov.f32	s15, s0
 800940e:	4b32      	ldr	r3, [pc, #200]	; (80094d8 <MOT_setData_ACC_CONST_DEC+0xf4>)
 8009410:	edc3 7a01 	vstr	s15, [r3, #4]
	st_Info.f_acc3 		= MOT_getAcc3();								// ?3[m/s^2]
 8009414:	f7ff fddd 	bl	8008fd2 <MOT_getAcc3>
 8009418:	eef0 7a40 	vmov.f32	s15, s0
 800941c:	4b2e      	ldr	r3, [pc, #184]	; (80094d8 <MOT_setData_ACC_CONST_DEC+0xf4>)
 800941e:	edc3 7a02 	vstr	s15, [r3, #8]

	/*  */
	st_Info.f_now		= f_MotNowSpeed;								// 
 8009422:	4b2e      	ldr	r3, [pc, #184]	; (80094dc <MOT_setData_ACC_CONST_DEC+0xf8>)
 8009424:	681b      	ldr	r3, [r3, #0]
 8009426:	4a2c      	ldr	r2, [pc, #176]	; (80094d8 <MOT_setData_ACC_CONST_DEC+0xf4>)
 8009428:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_MotTrgtSpeed;								// 
 800942a:	4b2d      	ldr	r3, [pc, #180]	; (80094e0 <MOT_setData_ACC_CONST_DEC+0xfc>)
 800942c:	681b      	ldr	r3, [r3, #0]
 800942e:	4a2a      	ldr	r2, [pc, #168]	; (80094d8 <MOT_setData_ACC_CONST_DEC+0xf4>)
 8009430:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= f_fin;									// 
 8009432:	4a29      	ldr	r2, [pc, #164]	; (80094d8 <MOT_setData_ACC_CONST_DEC+0xf4>)
 8009434:	68bb      	ldr	r3, [r7, #8]
 8009436:	6153      	str	r3, [r2, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [m]
 8009438:	ed97 7a03 	vldr	s14, [r7, #12]
 800943c:	edd7 7a05 	vldr	s15, [r7, #20]
 8009440:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009444:	4b24      	ldr	r3, [pc, #144]	; (80094d8 <MOT_setData_ACC_CONST_DEC+0xf4>)
 8009446:	edc3 7a06 	vstr	s15, [r3, #24]
	st_Info.f_l1		= ( f_MotTrgtSpeed * f_MotTrgtSpeed - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_acc1 * 2 );			// 1[m]
 800944a:	4b25      	ldr	r3, [pc, #148]	; (80094e0 <MOT_setData_ACC_CONST_DEC+0xfc>)
 800944c:	ed93 7a00 	vldr	s14, [r3]
 8009450:	4b23      	ldr	r3, [pc, #140]	; (80094e0 <MOT_setData_ACC_CONST_DEC+0xfc>)
 8009452:	edd3 7a00 	vldr	s15, [r3]
 8009456:	ee27 7a27 	vmul.f32	s14, s14, s15
 800945a:	4b20      	ldr	r3, [pc, #128]	; (80094dc <MOT_setData_ACC_CONST_DEC+0xf8>)
 800945c:	edd3 6a00 	vldr	s13, [r3]
 8009460:	4b1e      	ldr	r3, [pc, #120]	; (80094dc <MOT_setData_ACC_CONST_DEC+0xf8>)
 8009462:	edd3 7a00 	vldr	s15, [r3]
 8009466:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800946a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800946e:	4b1a      	ldr	r3, [pc, #104]	; (80094d8 <MOT_setData_ACC_CONST_DEC+0xf4>)
 8009470:	edd3 7a01 	vldr	s15, [r3, #4]
 8009474:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8009478:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800947c:	4b16      	ldr	r3, [pc, #88]	; (80094d8 <MOT_setData_ACC_CONST_DEC+0xf4>)
 800947e:	edc3 7a07 	vstr	s15, [r3, #28]
	f_l3			= ( f_fin * f_fin - f_MotTrgtSpeed * f_MotTrgtSpeed ) / ( ( st_Info.f_acc3 * -1 ) * 2 );			// 3[m]
 8009482:	edd7 7a02 	vldr	s15, [r7, #8]
 8009486:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800948a:	4b15      	ldr	r3, [pc, #84]	; (80094e0 <MOT_setData_ACC_CONST_DEC+0xfc>)
 800948c:	edd3 6a00 	vldr	s13, [r3]
 8009490:	4b13      	ldr	r3, [pc, #76]	; (80094e0 <MOT_setData_ACC_CONST_DEC+0xfc>)
 8009492:	edd3 7a00 	vldr	s15, [r3]
 8009496:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800949a:	ee77 6a67 	vsub.f32	s13, s14, s15
 800949e:	4b0e      	ldr	r3, [pc, #56]	; (80094d8 <MOT_setData_ACC_CONST_DEC+0xf4>)
 80094a0:	edd3 7a02 	vldr	s15, [r3, #8]
 80094a4:	eef1 7a67 	vneg.f32	s15, s15
 80094a8:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80094ac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80094b0:	edc7 7a04 	vstr	s15, [r7, #16]
	st_Info.f_l1_2		= st_Info.f_dist - f_l3;											// 1+2[m]
 80094b4:	4b08      	ldr	r3, [pc, #32]	; (80094d8 <MOT_setData_ACC_CONST_DEC+0xf4>)
 80094b6:	ed93 7a06 	vldr	s14, [r3, #24]
 80094ba:	edd7 7a04 	vldr	s15, [r7, #16]
 80094be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80094c2:	4b05      	ldr	r3, [pc, #20]	; (80094d8 <MOT_setData_ACC_CONST_DEC+0xf4>)
 80094c4:	edc3 7a08 	vstr	s15, [r3, #32]

//	printf("1 %f,%f\r",st_Info.f_trgt,st_Info.f_l1);
}
 80094c8:	bf00      	nop
 80094ca:	3718      	adds	r7, #24
 80094cc:	46bd      	mov	sp, r7
 80094ce:	bd80      	pop	{r7, pc}
 80094d0:	3db851ec 	.word	0x3db851ec
 80094d4:	3e0255b0 	.word	0x3e0255b0
 80094d8:	20005de8 	.word	0x20005de8
 80094dc:	200002a0 	.word	0x200002a0
 80094e0:	200002a4 	.word	0x200002a4
 80094e4:	00000000 	.word	0x00000000

080094e8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM>:

void MOT_setData_MOT_ACC_CONST_DEC_CUSTOM( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 80094e8:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80094ec:	b086      	sub	sp, #24
 80094ee:	af00      	add	r7, sp, #0
 80094f0:	ed87 0a03 	vstr	s0, [r7, #12]
 80094f4:	edc7 0a02 	vstr	s1, [r7, #8]
 80094f8:	4603      	mov	r3, r0
 80094fa:	71fb      	strb	r3, [r7, #7]
	float			f_l3;						// 3[m]
	float			f_1blockDist;				// 1[m]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 80094fc:	79fb      	ldrb	r3, [r7, #7]
 80094fe:	2b00      	cmp	r3, #0
 8009500:	d102      	bne.n	8009508 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x20>
		f_1blockDist = BLOCK;
 8009502:	4b79      	ldr	r3, [pc, #484]	; (80096e8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x200>)
 8009504:	617b      	str	r3, [r7, #20]
 8009506:	e001      	b.n	800950c <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x24>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 8009508:	4b78      	ldr	r3, [pc, #480]	; (80096ec <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x204>)
 800950a:	617b      	str	r3, [r7, #20]
	}

	/* ? */
	st_Info.f_acc1 		= MOT_getAcc1();								// ?1[m/s^2]
 800950c:	f7ff fd55 	bl	8008fba <MOT_getAcc1>
 8009510:	eef0 7a40 	vmov.f32	s15, s0
 8009514:	4b76      	ldr	r3, [pc, #472]	; (80096f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 8009516:	edc3 7a01 	vstr	s15, [r3, #4]
	st_Info.f_acc3 		= MOT_getAcc3();								// ?3[m/s^2]
 800951a:	f7ff fd5a 	bl	8008fd2 <MOT_getAcc3>
 800951e:	eef0 7a40 	vmov.f32	s15, s0
 8009522:	4b73      	ldr	r3, [pc, #460]	; (80096f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 8009524:	edc3 7a02 	vstr	s15, [r3, #8]


	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [m]
 8009528:	ed97 7a03 	vldr	s14, [r7, #12]
 800952c:	edd7 7a05 	vldr	s15, [r7, #20]
 8009530:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009534:	4b6e      	ldr	r3, [pc, #440]	; (80096f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 8009536:	edc3 7a06 	vstr	s15, [r3, #24]

	/*  */
	st_Info.f_now		= f_MotNowSpeed;												// 
 800953a:	4b6e      	ldr	r3, [pc, #440]	; (80096f4 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x20c>)
 800953c:	681b      	ldr	r3, [r3, #0]
 800953e:	4a6c      	ldr	r2, [pc, #432]	; (80096f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 8009540:	60d3      	str	r3, [r2, #12]
	st_Info.f_last		= f_fin;													// 
 8009542:	4a6b      	ldr	r2, [pc, #428]	; (80096f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 8009544:	68bb      	ldr	r3, [r7, #8]
 8009546:	6153      	str	r3, [r2, #20]
	st_Info.f_trgt		= sqrt( 1 / ( ( st_Info.f_acc3 * -1 ) - st_Info.f_acc1 ) *
 8009548:	4b69      	ldr	r3, [pc, #420]	; (80096f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 800954a:	edd3 7a02 	vldr	s15, [r3, #8]
 800954e:	eeb1 7a67 	vneg.f32	s14, s15
 8009552:	4b67      	ldr	r3, [pc, #412]	; (80096f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 8009554:	edd3 7a01 	vldr	s15, [r3, #4]
 8009558:	ee77 7a67 	vsub.f32	s15, s14, s15
 800955c:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8009560:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8009564:	ee16 0a90 	vmov	r0, s13
 8009568:	f7f7 f816 	bl	8000598 <__aeabi_f2d>
 800956c:	4604      	mov	r4, r0
 800956e:	460d      	mov	r5, r1
					( 2 * st_Info.f_acc1 * ( st_Info.f_acc3 * -1 ) * ( st_Info.f_dist - MOT_MOVE_ST_MIN ) +
 8009570:	4b5f      	ldr	r3, [pc, #380]	; (80096f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 8009572:	edd3 7a01 	vldr	s15, [r3, #4]
 8009576:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800957a:	4b5d      	ldr	r3, [pc, #372]	; (80096f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 800957c:	edd3 7a02 	vldr	s15, [r3, #8]
 8009580:	eef1 7a67 	vneg.f32	s15, s15
 8009584:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009588:	ee17 0a90 	vmov	r0, s15
 800958c:	f7f7 f804 	bl	8000598 <__aeabi_f2d>
 8009590:	4680      	mov	r8, r0
 8009592:	4689      	mov	r9, r1
 8009594:	4b56      	ldr	r3, [pc, #344]	; (80096f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 8009596:	699b      	ldr	r3, [r3, #24]
 8009598:	4618      	mov	r0, r3
 800959a:	f7f6 fffd 	bl	8000598 <__aeabi_f2d>
 800959e:	a350      	add	r3, pc, #320	; (adr r3, 80096e0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x1f8>)
 80095a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80095a4:	f7f6 fe98 	bl	80002d8 <__aeabi_dsub>
 80095a8:	4602      	mov	r2, r0
 80095aa:	460b      	mov	r3, r1
 80095ac:	4640      	mov	r0, r8
 80095ae:	4649      	mov	r1, r9
 80095b0:	f7f7 f84a 	bl	8000648 <__aeabi_dmul>
 80095b4:	4602      	mov	r2, r0
 80095b6:	460b      	mov	r3, r1
 80095b8:	4690      	mov	r8, r2
 80095ba:	4699      	mov	r9, r3
					( st_Info.f_acc3 * -1 ) * f_MotNowSpeed * f_MotNowSpeed - st_Info.f_acc1 * f_fin * f_fin ) );
 80095bc:	4b4c      	ldr	r3, [pc, #304]	; (80096f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 80095be:	edd3 7a02 	vldr	s15, [r3, #8]
 80095c2:	eeb1 7a67 	vneg.f32	s14, s15
 80095c6:	4b4b      	ldr	r3, [pc, #300]	; (80096f4 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x20c>)
 80095c8:	edd3 7a00 	vldr	s15, [r3]
 80095cc:	ee27 7a27 	vmul.f32	s14, s14, s15
 80095d0:	4b48      	ldr	r3, [pc, #288]	; (80096f4 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x20c>)
 80095d2:	edd3 7a00 	vldr	s15, [r3]
 80095d6:	ee67 7a27 	vmul.f32	s15, s14, s15
 80095da:	ee17 0a90 	vmov	r0, s15
 80095de:	f7f6 ffdb 	bl	8000598 <__aeabi_f2d>
 80095e2:	4602      	mov	r2, r0
 80095e4:	460b      	mov	r3, r1
					( 2 * st_Info.f_acc1 * ( st_Info.f_acc3 * -1 ) * ( st_Info.f_dist - MOT_MOVE_ST_MIN ) +
 80095e6:	4640      	mov	r0, r8
 80095e8:	4649      	mov	r1, r9
 80095ea:	f7f6 fe77 	bl	80002dc <__adddf3>
 80095ee:	4602      	mov	r2, r0
 80095f0:	460b      	mov	r3, r1
 80095f2:	4690      	mov	r8, r2
 80095f4:	4699      	mov	r9, r3
					( st_Info.f_acc3 * -1 ) * f_MotNowSpeed * f_MotNowSpeed - st_Info.f_acc1 * f_fin * f_fin ) );
 80095f6:	4b3e      	ldr	r3, [pc, #248]	; (80096f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 80095f8:	ed93 7a01 	vldr	s14, [r3, #4]
 80095fc:	edd7 7a02 	vldr	s15, [r7, #8]
 8009600:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009604:	edd7 7a02 	vldr	s15, [r7, #8]
 8009608:	ee67 7a27 	vmul.f32	s15, s14, s15
 800960c:	ee17 0a90 	vmov	r0, s15
 8009610:	f7f6 ffc2 	bl	8000598 <__aeabi_f2d>
 8009614:	4602      	mov	r2, r0
 8009616:	460b      	mov	r3, r1
 8009618:	4640      	mov	r0, r8
 800961a:	4649      	mov	r1, r9
 800961c:	f7f6 fe5c 	bl	80002d8 <__aeabi_dsub>
 8009620:	4602      	mov	r2, r0
 8009622:	460b      	mov	r3, r1
	st_Info.f_trgt		= sqrt( 1 / ( ( st_Info.f_acc3 * -1 ) - st_Info.f_acc1 ) *
 8009624:	4620      	mov	r0, r4
 8009626:	4629      	mov	r1, r5
 8009628:	f7f7 f80e 	bl	8000648 <__aeabi_dmul>
 800962c:	4602      	mov	r2, r0
 800962e:	460b      	mov	r3, r1
 8009630:	ec43 2b17 	vmov	d7, r2, r3
 8009634:	eeb0 0a47 	vmov.f32	s0, s14
 8009638:	eef0 0a67 	vmov.f32	s1, s15
 800963c:	f00d f980 	bl	8016940 <sqrt>
 8009640:	ec53 2b10 	vmov	r2, r3, d0
 8009644:	4610      	mov	r0, r2
 8009646:	4619      	mov	r1, r3
 8009648:	f7f7 faf6 	bl	8000c38 <__aeabi_d2f>
 800964c:	4603      	mov	r3, r0
 800964e:	4a28      	ldr	r2, [pc, #160]	; (80096f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 8009650:	6113      	str	r3, [r2, #16]

	st_Info.f_l1		= ( st_Info.f_trgt * st_Info.f_trgt - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_acc1 * 2 );			// 1[m]
 8009652:	4b27      	ldr	r3, [pc, #156]	; (80096f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 8009654:	ed93 7a04 	vldr	s14, [r3, #16]
 8009658:	4b25      	ldr	r3, [pc, #148]	; (80096f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 800965a:	edd3 7a04 	vldr	s15, [r3, #16]
 800965e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8009662:	4b24      	ldr	r3, [pc, #144]	; (80096f4 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x20c>)
 8009664:	edd3 6a00 	vldr	s13, [r3]
 8009668:	4b22      	ldr	r3, [pc, #136]	; (80096f4 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x20c>)
 800966a:	edd3 7a00 	vldr	s15, [r3]
 800966e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009672:	ee77 6a67 	vsub.f32	s13, s14, s15
 8009676:	4b1e      	ldr	r3, [pc, #120]	; (80096f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 8009678:	edd3 7a01 	vldr	s15, [r3, #4]
 800967c:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8009680:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009684:	4b1a      	ldr	r3, [pc, #104]	; (80096f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 8009686:	edc3 7a07 	vstr	s15, [r3, #28]
	f_l3			= ( f_fin * f_fin - st_Info.f_trgt * st_Info.f_trgt ) / ( ( st_Info.f_acc3  * -1 ) * 2 );			// 3[m]
 800968a:	edd7 7a02 	vldr	s15, [r7, #8]
 800968e:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8009692:	4b17      	ldr	r3, [pc, #92]	; (80096f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 8009694:	edd3 6a04 	vldr	s13, [r3, #16]
 8009698:	4b15      	ldr	r3, [pc, #84]	; (80096f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 800969a:	edd3 7a04 	vldr	s15, [r3, #16]
 800969e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80096a2:	ee77 6a67 	vsub.f32	s13, s14, s15
 80096a6:	4b12      	ldr	r3, [pc, #72]	; (80096f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 80096a8:	edd3 7a02 	vldr	s15, [r3, #8]
 80096ac:	eef1 7a67 	vneg.f32	s15, s15
 80096b0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 80096b4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80096b8:	edc7 7a04 	vstr	s15, [r7, #16]
	st_Info.f_l1_2		= st_Info.f_dist - f_l3;											// 1+2[m]
 80096bc:	4b0c      	ldr	r3, [pc, #48]	; (80096f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 80096be:	ed93 7a06 	vldr	s14, [r3, #24]
 80096c2:	edd7 7a04 	vldr	s15, [r7, #16]
 80096c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80096ca:	4b09      	ldr	r3, [pc, #36]	; (80096f0 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM+0x208>)
 80096cc:	edc3 7a08 	vstr	s15, [r3, #32]

//	printf("2 %f,%f,%f,%f\r",st_Info.f_trgt,st_Info.f_l1,f_fin,f_MotNowSpeed);
}
 80096d0:	bf00      	nop
 80096d2:	3718      	adds	r7, #24
 80096d4:	46bd      	mov	sp, r7
 80096d6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80096da:	bf00      	nop
 80096dc:	f3af 8000 	nop.w
 80096e0:	47ae147b 	.word	0x47ae147b
 80096e4:	3f847ae1 	.word	0x3f847ae1
 80096e8:	3db851ec 	.word	0x3db851ec
 80096ec:	3e0255b0 	.word	0x3e0255b0
 80096f0:	20005de8 	.word	0x20005de8
 80096f4:	200002a0 	.word	0x200002a0

080096f8 <MOT_setData_MOT_ACC_CONST>:

void MOT_setData_MOT_ACC_CONST( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 80096f8:	b580      	push	{r7, lr}
 80096fa:	b086      	sub	sp, #24
 80096fc:	af00      	add	r7, sp, #0
 80096fe:	ed87 0a03 	vstr	s0, [r7, #12]
 8009702:	edc7 0a02 	vstr	s1, [r7, #8]
 8009706:	4603      	mov	r3, r0
 8009708:	71fb      	strb	r3, [r7, #7]
	float			f_1blockDist;				// 1[m]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 800970a:	79fb      	ldrb	r3, [r7, #7]
 800970c:	2b00      	cmp	r3, #0
 800970e:	d102      	bne.n	8009716 <MOT_setData_MOT_ACC_CONST+0x1e>
		f_1blockDist = BLOCK;
 8009710:	4b21      	ldr	r3, [pc, #132]	; (8009798 <MOT_setData_MOT_ACC_CONST+0xa0>)
 8009712:	617b      	str	r3, [r7, #20]
 8009714:	e001      	b.n	800971a <MOT_setData_MOT_ACC_CONST+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 8009716:	4b21      	ldr	r3, [pc, #132]	; (800979c <MOT_setData_MOT_ACC_CONST+0xa4>)
 8009718:	617b      	str	r3, [r7, #20]
	}

	/* ? */
	st_Info.f_acc1 		= MOT_getAcc1();													// ?1[m/s^2]
 800971a:	f7ff fc4e 	bl	8008fba <MOT_getAcc1>
 800971e:	eef0 7a40 	vmov.f32	s15, s0
 8009722:	4b1f      	ldr	r3, [pc, #124]	; (80097a0 <MOT_setData_MOT_ACC_CONST+0xa8>)
 8009724:	edc3 7a01 	vstr	s15, [r3, #4]
	st_Info.f_acc3 		= 0;																// ?3[m/s^2]()
 8009728:	4b1d      	ldr	r3, [pc, #116]	; (80097a0 <MOT_setData_MOT_ACC_CONST+0xa8>)
 800972a:	f04f 0200 	mov.w	r2, #0
 800972e:	609a      	str	r2, [r3, #8]

	/*  */
	st_Info.f_now		= f_MotNowSpeed;													// 
 8009730:	4b1c      	ldr	r3, [pc, #112]	; (80097a4 <MOT_setData_MOT_ACC_CONST+0xac>)
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	4a1a      	ldr	r2, [pc, #104]	; (80097a0 <MOT_setData_MOT_ACC_CONST+0xa8>)
 8009736:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_fin;															// 
 8009738:	4a19      	ldr	r2, [pc, #100]	; (80097a0 <MOT_setData_MOT_ACC_CONST+0xa8>)
 800973a:	68bb      	ldr	r3, [r7, #8]
 800973c:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= 0;																// ()
 800973e:	4b18      	ldr	r3, [pc, #96]	; (80097a0 <MOT_setData_MOT_ACC_CONST+0xa8>)
 8009740:	f04f 0200 	mov.w	r2, #0
 8009744:	615a      	str	r2, [r3, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [m]
 8009746:	ed97 7a03 	vldr	s14, [r7, #12]
 800974a:	edd7 7a05 	vldr	s15, [r7, #20]
 800974e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009752:	4b13      	ldr	r3, [pc, #76]	; (80097a0 <MOT_setData_MOT_ACC_CONST+0xa8>)
 8009754:	edc3 7a06 	vstr	s15, [r3, #24]
	st_Info.f_l1		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_acc1 * 2 );			// 1[m]
 8009758:	edd7 7a02 	vldr	s15, [r7, #8]
 800975c:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8009760:	4b10      	ldr	r3, [pc, #64]	; (80097a4 <MOT_setData_MOT_ACC_CONST+0xac>)
 8009762:	edd3 6a00 	vldr	s13, [r3]
 8009766:	4b0f      	ldr	r3, [pc, #60]	; (80097a4 <MOT_setData_MOT_ACC_CONST+0xac>)
 8009768:	edd3 7a00 	vldr	s15, [r3]
 800976c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8009770:	ee77 6a67 	vsub.f32	s13, s14, s15
 8009774:	4b0a      	ldr	r3, [pc, #40]	; (80097a0 <MOT_setData_MOT_ACC_CONST+0xa8>)
 8009776:	edd3 7a01 	vldr	s15, [r3, #4]
 800977a:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800977e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009782:	4b07      	ldr	r3, [pc, #28]	; (80097a0 <MOT_setData_MOT_ACC_CONST+0xa8>)
 8009784:	edc3 7a07 	vstr	s15, [r3, #28]
	st_Info.f_l1_2		= st_Info.f_dist;													// 1+2[m]
 8009788:	4b05      	ldr	r3, [pc, #20]	; (80097a0 <MOT_setData_MOT_ACC_CONST+0xa8>)
 800978a:	699b      	ldr	r3, [r3, #24]
 800978c:	4a04      	ldr	r2, [pc, #16]	; (80097a0 <MOT_setData_MOT_ACC_CONST+0xa8>)
 800978e:	6213      	str	r3, [r2, #32]
}
 8009790:	bf00      	nop
 8009792:	3718      	adds	r7, #24
 8009794:	46bd      	mov	sp, r7
 8009796:	bd80      	pop	{r7, pc}
 8009798:	3db851ec 	.word	0x3db851ec
 800979c:	3e0255b0 	.word	0x3e0255b0
 80097a0:	20005de8 	.word	0x20005de8
 80097a4:	200002a0 	.word	0x200002a0

080097a8 <MOT_setData_MOT_ACC_CONST_CUSTOM>:

void MOT_setData_MOT_ACC_CONST_CUSTOM( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 80097a8:	b5b0      	push	{r4, r5, r7, lr}
 80097aa:	b086      	sub	sp, #24
 80097ac:	af00      	add	r7, sp, #0
 80097ae:	ed87 0a03 	vstr	s0, [r7, #12]
 80097b2:	edc7 0a02 	vstr	s1, [r7, #8]
 80097b6:	4603      	mov	r3, r0
 80097b8:	71fb      	strb	r3, [r7, #7]
	float			f_1blockDist;				// 1[m]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 80097ba:	79fb      	ldrb	r3, [r7, #7]
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d102      	bne.n	80097c6 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x1e>
		f_1blockDist = BLOCK;
 80097c0:	4b3b      	ldr	r3, [pc, #236]	; (80098b0 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x108>)
 80097c2:	617b      	str	r3, [r7, #20]
 80097c4:	e001      	b.n	80097ca <MOT_setData_MOT_ACC_CONST_CUSTOM+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 80097c6:	4b3b      	ldr	r3, [pc, #236]	; (80098b4 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x10c>)
 80097c8:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_now		= f_MotNowSpeed;													// 
 80097ca:	4b3b      	ldr	r3, [pc, #236]	; (80098b8 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x110>)
 80097cc:	681b      	ldr	r3, [r3, #0]
 80097ce:	4a3b      	ldr	r2, [pc, #236]	; (80098bc <MOT_setData_MOT_ACC_CONST_CUSTOM+0x114>)
 80097d0:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_fin;															// 
 80097d2:	4a3a      	ldr	r2, [pc, #232]	; (80098bc <MOT_setData_MOT_ACC_CONST_CUSTOM+0x114>)
 80097d4:	68bb      	ldr	r3, [r7, #8]
 80097d6:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= 0;																// ()
 80097d8:	4b38      	ldr	r3, [pc, #224]	; (80098bc <MOT_setData_MOT_ACC_CONST_CUSTOM+0x114>)
 80097da:	f04f 0200 	mov.w	r2, #0
 80097de:	615a      	str	r2, [r3, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [m]
 80097e0:	ed97 7a03 	vldr	s14, [r7, #12]
 80097e4:	edd7 7a05 	vldr	s15, [r7, #20]
 80097e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80097ec:	4b33      	ldr	r3, [pc, #204]	; (80098bc <MOT_setData_MOT_ACC_CONST_CUSTOM+0x114>)
 80097ee:	edc3 7a06 	vstr	s15, [r3, #24]

	/* ? */
	st_Info.f_acc1 		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_dist - MOT_MOVE_ST_MIN ) * 2.0f );	// ?1[m/s^2]???
 80097f2:	edd7 7a02 	vldr	s15, [r7, #8]
 80097f6:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80097fa:	4b2f      	ldr	r3, [pc, #188]	; (80098b8 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x110>)
 80097fc:	edd3 6a00 	vldr	s13, [r3]
 8009800:	4b2d      	ldr	r3, [pc, #180]	; (80098b8 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x110>)
 8009802:	edd3 7a00 	vldr	s15, [r3]
 8009806:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800980a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800980e:	ee17 0a90 	vmov	r0, s15
 8009812:	f7f6 fec1 	bl	8000598 <__aeabi_f2d>
 8009816:	4604      	mov	r4, r0
 8009818:	460d      	mov	r5, r1
 800981a:	4b28      	ldr	r3, [pc, #160]	; (80098bc <MOT_setData_MOT_ACC_CONST_CUSTOM+0x114>)
 800981c:	699b      	ldr	r3, [r3, #24]
 800981e:	4618      	mov	r0, r3
 8009820:	f7f6 feba 	bl	8000598 <__aeabi_f2d>
 8009824:	a320      	add	r3, pc, #128	; (adr r3, 80098a8 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x100>)
 8009826:	e9d3 2300 	ldrd	r2, r3, [r3]
 800982a:	f7f6 fd55 	bl	80002d8 <__aeabi_dsub>
 800982e:	4602      	mov	r2, r0
 8009830:	460b      	mov	r3, r1
 8009832:	4610      	mov	r0, r2
 8009834:	4619      	mov	r1, r3
 8009836:	4602      	mov	r2, r0
 8009838:	460b      	mov	r3, r1
 800983a:	f7f6 fd4f 	bl	80002dc <__adddf3>
 800983e:	4602      	mov	r2, r0
 8009840:	460b      	mov	r3, r1
 8009842:	4620      	mov	r0, r4
 8009844:	4629      	mov	r1, r5
 8009846:	f7f7 f829 	bl	800089c <__aeabi_ddiv>
 800984a:	4602      	mov	r2, r0
 800984c:	460b      	mov	r3, r1
 800984e:	4610      	mov	r0, r2
 8009850:	4619      	mov	r1, r3
 8009852:	f7f7 f9f1 	bl	8000c38 <__aeabi_d2f>
 8009856:	4603      	mov	r3, r0
 8009858:	4a18      	ldr	r2, [pc, #96]	; (80098bc <MOT_setData_MOT_ACC_CONST_CUSTOM+0x114>)
 800985a:	6053      	str	r3, [r2, #4]
	st_Info.f_acc3 		= 0;																// ?3[m/s^2]()
 800985c:	4b17      	ldr	r3, [pc, #92]	; (80098bc <MOT_setData_MOT_ACC_CONST_CUSTOM+0x114>)
 800985e:	f04f 0200 	mov.w	r2, #0
 8009862:	609a      	str	r2, [r3, #8]

	/*  */
	st_Info.f_l1		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( st_Info.f_acc1 * 2 );			// 1[m]
 8009864:	edd7 7a02 	vldr	s15, [r7, #8]
 8009868:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800986c:	4b12      	ldr	r3, [pc, #72]	; (80098b8 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x110>)
 800986e:	edd3 6a00 	vldr	s13, [r3]
 8009872:	4b11      	ldr	r3, [pc, #68]	; (80098b8 <MOT_setData_MOT_ACC_CONST_CUSTOM+0x110>)
 8009874:	edd3 7a00 	vldr	s15, [r3]
 8009878:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800987c:	ee77 6a67 	vsub.f32	s13, s14, s15
 8009880:	4b0e      	ldr	r3, [pc, #56]	; (80098bc <MOT_setData_MOT_ACC_CONST_CUSTOM+0x114>)
 8009882:	edd3 7a01 	vldr	s15, [r3, #4]
 8009886:	ee37 7aa7 	vadd.f32	s14, s15, s15
 800988a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800988e:	4b0b      	ldr	r3, [pc, #44]	; (80098bc <MOT_setData_MOT_ACC_CONST_CUSTOM+0x114>)
 8009890:	edc3 7a07 	vstr	s15, [r3, #28]
	st_Info.f_l1_2		= st_Info.f_dist;													// 1+2[m]
 8009894:	4b09      	ldr	r3, [pc, #36]	; (80098bc <MOT_setData_MOT_ACC_CONST_CUSTOM+0x114>)
 8009896:	699b      	ldr	r3, [r3, #24]
 8009898:	4a08      	ldr	r2, [pc, #32]	; (80098bc <MOT_setData_MOT_ACC_CONST_CUSTOM+0x114>)
 800989a:	6213      	str	r3, [r2, #32]
}
 800989c:	bf00      	nop
 800989e:	3718      	adds	r7, #24
 80098a0:	46bd      	mov	sp, r7
 80098a2:	bdb0      	pop	{r4, r5, r7, pc}
 80098a4:	f3af 8000 	nop.w
 80098a8:	47ae147b 	.word	0x47ae147b
 80098ac:	3f847ae1 	.word	0x3f847ae1
 80098b0:	3db851ec 	.word	0x3db851ec
 80098b4:	3e0255b0 	.word	0x3e0255b0
 80098b8:	200002a0 	.word	0x200002a0
 80098bc:	20005de8 	.word	0x20005de8

080098c0 <MOT_setData_MOT_CONST_DEC>:

void MOT_setData_MOT_CONST_DEC( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 80098c0:	b580      	push	{r7, lr}
 80098c2:	b086      	sub	sp, #24
 80098c4:	af00      	add	r7, sp, #0
 80098c6:	ed87 0a03 	vstr	s0, [r7, #12]
 80098ca:	edc7 0a02 	vstr	s1, [r7, #8]
 80098ce:	4603      	mov	r3, r0
 80098d0:	71fb      	strb	r3, [r7, #7]
	float			f_1blockDist;				// 1[mm]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 80098d2:	79fb      	ldrb	r3, [r7, #7]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d102      	bne.n	80098de <MOT_setData_MOT_CONST_DEC+0x1e>
		f_1blockDist = BLOCK;
 80098d8:	4b24      	ldr	r3, [pc, #144]	; (800996c <MOT_setData_MOT_CONST_DEC+0xac>)
 80098da:	617b      	str	r3, [r7, #20]
 80098dc:	e001      	b.n	80098e2 <MOT_setData_MOT_CONST_DEC+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 80098de:	4b24      	ldr	r3, [pc, #144]	; (8009970 <MOT_setData_MOT_CONST_DEC+0xb0>)
 80098e0:	617b      	str	r3, [r7, #20]
	}

	/* ? */
	st_Info.f_acc1 		= 0;																// ?1[m/s^2]()
 80098e2:	4b24      	ldr	r3, [pc, #144]	; (8009974 <MOT_setData_MOT_CONST_DEC+0xb4>)
 80098e4:	f04f 0200 	mov.w	r2, #0
 80098e8:	605a      	str	r2, [r3, #4]
	st_Info.f_acc3 		= MOT_getAcc3();													// ?3[m/s^2]
 80098ea:	f7ff fb72 	bl	8008fd2 <MOT_getAcc3>
 80098ee:	eef0 7a40 	vmov.f32	s15, s0
 80098f2:	4b20      	ldr	r3, [pc, #128]	; (8009974 <MOT_setData_MOT_CONST_DEC+0xb4>)
 80098f4:	edc3 7a02 	vstr	s15, [r3, #8]

	/*  */
	st_Info.f_now		= f_MotNowSpeed;													// 
 80098f8:	4b1f      	ldr	r3, [pc, #124]	; (8009978 <MOT_setData_MOT_CONST_DEC+0xb8>)
 80098fa:	681b      	ldr	r3, [r3, #0]
 80098fc:	4a1d      	ldr	r2, [pc, #116]	; (8009974 <MOT_setData_MOT_CONST_DEC+0xb4>)
 80098fe:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_MotNowSpeed;													// 
 8009900:	4b1d      	ldr	r3, [pc, #116]	; (8009978 <MOT_setData_MOT_CONST_DEC+0xb8>)
 8009902:	681b      	ldr	r3, [r3, #0]
 8009904:	4a1b      	ldr	r2, [pc, #108]	; (8009974 <MOT_setData_MOT_CONST_DEC+0xb4>)
 8009906:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= f_fin;															// ()
 8009908:	4a1a      	ldr	r2, [pc, #104]	; (8009974 <MOT_setData_MOT_CONST_DEC+0xb4>)
 800990a:	68bb      	ldr	r3, [r7, #8]
 800990c:	6153      	str	r3, [r2, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;												// [m]
 800990e:	ed97 7a03 	vldr	s14, [r7, #12]
 8009912:	edd7 7a05 	vldr	s15, [r7, #20]
 8009916:	ee67 7a27 	vmul.f32	s15, s14, s15
 800991a:	4b16      	ldr	r3, [pc, #88]	; (8009974 <MOT_setData_MOT_CONST_DEC+0xb4>)
 800991c:	edc3 7a06 	vstr	s15, [r3, #24]
	st_Info.f_l1		= 0;																// 1[m]
 8009920:	4b14      	ldr	r3, [pc, #80]	; (8009974 <MOT_setData_MOT_CONST_DEC+0xb4>)
 8009922:	f04f 0200 	mov.w	r2, #0
 8009926:	61da      	str	r2, [r3, #28]
	st_Info.f_l1_2		= st_Info.f_dist - ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_acc3 * -1 ) * 2 );			// 1-2[m]
 8009928:	4b12      	ldr	r3, [pc, #72]	; (8009974 <MOT_setData_MOT_CONST_DEC+0xb4>)
 800992a:	ed93 7a06 	vldr	s14, [r3, #24]
 800992e:	edd7 7a02 	vldr	s15, [r7, #8]
 8009932:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8009936:	4b10      	ldr	r3, [pc, #64]	; (8009978 <MOT_setData_MOT_CONST_DEC+0xb8>)
 8009938:	ed93 6a00 	vldr	s12, [r3]
 800993c:	4b0e      	ldr	r3, [pc, #56]	; (8009978 <MOT_setData_MOT_CONST_DEC+0xb8>)
 800993e:	edd3 7a00 	vldr	s15, [r3]
 8009942:	ee66 7a27 	vmul.f32	s15, s12, s15
 8009946:	ee36 6ae7 	vsub.f32	s12, s13, s15
 800994a:	4b0a      	ldr	r3, [pc, #40]	; (8009974 <MOT_setData_MOT_CONST_DEC+0xb4>)
 800994c:	edd3 7a02 	vldr	s15, [r3, #8]
 8009950:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8009954:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8009958:	ee77 7a27 	vadd.f32	s15, s14, s15
 800995c:	4b05      	ldr	r3, [pc, #20]	; (8009974 <MOT_setData_MOT_CONST_DEC+0xb4>)
 800995e:	edc3 7a08 	vstr	s15, [r3, #32]
}
 8009962:	bf00      	nop
 8009964:	3718      	adds	r7, #24
 8009966:	46bd      	mov	sp, r7
 8009968:	bd80      	pop	{r7, pc}
 800996a:	bf00      	nop
 800996c:	3db851ec 	.word	0x3db851ec
 8009970:	3e0255b0 	.word	0x3e0255b0
 8009974:	20005de8 	.word	0x20005de8
 8009978:	200002a0 	.word	0x200002a0
 800997c:	00000000 	.word	0x00000000

08009980 <MOT_setData_MOT_CONST_DEC_CUSTOM>:

void MOT_setData_MOT_CONST_DEC_CUSTOM( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 8009980:	b5b0      	push	{r4, r5, r7, lr}
 8009982:	b086      	sub	sp, #24
 8009984:	af00      	add	r7, sp, #0
 8009986:	ed87 0a03 	vstr	s0, [r7, #12]
 800998a:	edc7 0a02 	vstr	s1, [r7, #8]
 800998e:	4603      	mov	r3, r0
 8009990:	71fb      	strb	r3, [r7, #7]
	float			f_1blockDist;				// 1[m]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 8009992:	79fb      	ldrb	r3, [r7, #7]
 8009994:	2b00      	cmp	r3, #0
 8009996:	d102      	bne.n	800999e <MOT_setData_MOT_CONST_DEC_CUSTOM+0x1e>
		f_1blockDist = BLOCK;
 8009998:	4b3f      	ldr	r3, [pc, #252]	; (8009a98 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x118>)
 800999a:	617b      	str	r3, [r7, #20]
 800999c:	e001      	b.n	80099a2 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x22>
	}
	else{									// 
		f_1blockDist = BLOCK_SKEW;
 800999e:	4b3f      	ldr	r3, [pc, #252]	; (8009a9c <MOT_setData_MOT_CONST_DEC_CUSTOM+0x11c>)
 80099a0:	617b      	str	r3, [r7, #20]
	}

	/*  */
	st_Info.f_now		= f_MotNowSpeed;									// 
 80099a2:	4b3f      	ldr	r3, [pc, #252]	; (8009aa0 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x120>)
 80099a4:	681b      	ldr	r3, [r3, #0]
 80099a6:	4a3f      	ldr	r2, [pc, #252]	; (8009aa4 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x124>)
 80099a8:	60d3      	str	r3, [r2, #12]
	st_Info.f_trgt		= f_MotNowSpeed;									// 
 80099aa:	4b3d      	ldr	r3, [pc, #244]	; (8009aa0 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x120>)
 80099ac:	681b      	ldr	r3, [r3, #0]
 80099ae:	4a3d      	ldr	r2, [pc, #244]	; (8009aa4 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x124>)
 80099b0:	6113      	str	r3, [r2, #16]
	st_Info.f_last		= f_fin;															// 
 80099b2:	4a3c      	ldr	r2, [pc, #240]	; (8009aa4 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x124>)
 80099b4:	68bb      	ldr	r3, [r7, #8]
 80099b6:	6153      	str	r3, [r2, #20]

	/*  */
	st_Info.f_dist		= f_num * f_1blockDist;									// [mm]
 80099b8:	ed97 7a03 	vldr	s14, [r7, #12]
 80099bc:	edd7 7a05 	vldr	s15, [r7, #20]
 80099c0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80099c4:	4b37      	ldr	r3, [pc, #220]	; (8009aa4 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x124>)
 80099c6:	edc3 7a06 	vstr	s15, [r3, #24]

	/* ? */
	st_Info.f_acc1 		= 0;																// ?1[m/s^2]()
 80099ca:	4b36      	ldr	r3, [pc, #216]	; (8009aa4 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x124>)
 80099cc:	f04f 0200 	mov.w	r2, #0
 80099d0:	605a      	str	r2, [r3, #4]
	st_Info.f_acc3 		= ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_dist - MOT_MOVE_ST_MIN ) * 2.0f ) * -1;	// ?3[m/s^2]???
 80099d2:	edd7 7a02 	vldr	s15, [r7, #8]
 80099d6:	ee27 7aa7 	vmul.f32	s14, s15, s15
 80099da:	4b31      	ldr	r3, [pc, #196]	; (8009aa0 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x120>)
 80099dc:	edd3 6a00 	vldr	s13, [r3]
 80099e0:	4b2f      	ldr	r3, [pc, #188]	; (8009aa0 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x120>)
 80099e2:	edd3 7a00 	vldr	s15, [r3]
 80099e6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80099ea:	ee77 7a67 	vsub.f32	s15, s14, s15
 80099ee:	ee17 0a90 	vmov	r0, s15
 80099f2:	f7f6 fdd1 	bl	8000598 <__aeabi_f2d>
 80099f6:	4604      	mov	r4, r0
 80099f8:	460d      	mov	r5, r1
 80099fa:	4b2a      	ldr	r3, [pc, #168]	; (8009aa4 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x124>)
 80099fc:	699b      	ldr	r3, [r3, #24]
 80099fe:	4618      	mov	r0, r3
 8009a00:	f7f6 fdca 	bl	8000598 <__aeabi_f2d>
 8009a04:	a322      	add	r3, pc, #136	; (adr r3, 8009a90 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x110>)
 8009a06:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009a0a:	f7f6 fc65 	bl	80002d8 <__aeabi_dsub>
 8009a0e:	4602      	mov	r2, r0
 8009a10:	460b      	mov	r3, r1
 8009a12:	4610      	mov	r0, r2
 8009a14:	4619      	mov	r1, r3
 8009a16:	4602      	mov	r2, r0
 8009a18:	460b      	mov	r3, r1
 8009a1a:	f7f6 fc5f 	bl	80002dc <__adddf3>
 8009a1e:	4602      	mov	r2, r0
 8009a20:	460b      	mov	r3, r1
 8009a22:	4620      	mov	r0, r4
 8009a24:	4629      	mov	r1, r5
 8009a26:	f7f6 ff39 	bl	800089c <__aeabi_ddiv>
 8009a2a:	4602      	mov	r2, r0
 8009a2c:	460b      	mov	r3, r1
 8009a2e:	4610      	mov	r0, r2
 8009a30:	4619      	mov	r1, r3
 8009a32:	f7f7 f901 	bl	8000c38 <__aeabi_d2f>
 8009a36:	4603      	mov	r3, r0
 8009a38:	ee07 3a90 	vmov	s15, r3
 8009a3c:	eef1 7a67 	vneg.f32	s15, s15
 8009a40:	4b18      	ldr	r3, [pc, #96]	; (8009aa4 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x124>)
 8009a42:	edc3 7a02 	vstr	s15, [r3, #8]

	/*  */
	st_Info.f_l1		= 0;																// 1[m]
 8009a46:	4b17      	ldr	r3, [pc, #92]	; (8009aa4 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x124>)
 8009a48:	f04f 0200 	mov.w	r2, #0
 8009a4c:	61da      	str	r2, [r3, #28]
	st_Info.f_l1_2		= st_Info.f_dist - ( f_fin * f_fin - f_MotNowSpeed * f_MotNowSpeed ) / ( ( st_Info.f_acc3 * -1 ) * 2 );			// 1-2[m]
 8009a4e:	4b15      	ldr	r3, [pc, #84]	; (8009aa4 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x124>)
 8009a50:	ed93 7a06 	vldr	s14, [r3, #24]
 8009a54:	edd7 7a02 	vldr	s15, [r7, #8]
 8009a58:	ee67 6aa7 	vmul.f32	s13, s15, s15
 8009a5c:	4b10      	ldr	r3, [pc, #64]	; (8009aa0 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x120>)
 8009a5e:	ed93 6a00 	vldr	s12, [r3]
 8009a62:	4b0f      	ldr	r3, [pc, #60]	; (8009aa0 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x120>)
 8009a64:	edd3 7a00 	vldr	s15, [r3]
 8009a68:	ee66 7a27 	vmul.f32	s15, s12, s15
 8009a6c:	ee36 6ae7 	vsub.f32	s12, s13, s15
 8009a70:	4b0c      	ldr	r3, [pc, #48]	; (8009aa4 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x124>)
 8009a72:	edd3 7a02 	vldr	s15, [r3, #8]
 8009a76:	ee77 6aa7 	vadd.f32	s13, s15, s15
 8009a7a:	eec6 7a26 	vdiv.f32	s15, s12, s13
 8009a7e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009a82:	4b08      	ldr	r3, [pc, #32]	; (8009aa4 <MOT_setData_MOT_CONST_DEC_CUSTOM+0x124>)
 8009a84:	edc3 7a08 	vstr	s15, [r3, #32]
}
 8009a88:	bf00      	nop
 8009a8a:	3718      	adds	r7, #24
 8009a8c:	46bd      	mov	sp, r7
 8009a8e:	bdb0      	pop	{r4, r5, r7, pc}
 8009a90:	47ae147b 	.word	0x47ae147b
 8009a94:	3f847ae1 	.word	0x3f847ae1
 8009a98:	3db851ec 	.word	0x3db851ec
 8009a9c:	3e0255b0 	.word	0x3e0255b0
 8009aa0:	200002a0 	.word	0x200002a0
 8009aa4:	20005de8 	.word	0x20005de8

08009aa8 <MOT_getStType>:

enMOT_ST_TYPE MOT_getStType( float f_num, float f_fin, enMOT_GO_ST_TYPE en_type )
{
 8009aa8:	b5b0      	push	{r4, r5, r7, lr}
 8009aaa:	b08e      	sub	sp, #56	; 0x38
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	ed87 0a03 	vstr	s0, [r7, #12]
 8009ab2:	edc7 0a02 	vstr	s1, [r7, #8]
 8009ab6:	4603      	mov	r3, r0
 8009ab8:	71fb      	strb	r3, [r7, #7]
	float f_l1;							//?
	float f_l3;							//
	float f_total;							// [m]

	/* 1 */
	if( MOT_GO_ST_NORMAL == en_type ){		// 
 8009aba:	79fb      	ldrb	r3, [r7, #7]
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d108      	bne.n	8009ad2 <MOT_getStType+0x2a>
		f_total	= f_num * BLOCK;
 8009ac0:	edd7 7a03 	vldr	s15, [r7, #12]
 8009ac4:	ed9f 7a9c 	vldr	s14, [pc, #624]	; 8009d38 <MOT_getStType+0x290>
 8009ac8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009acc:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34
 8009ad0:	e007      	b.n	8009ae2 <MOT_getStType+0x3a>
	}
	else{									// 
		f_total	= f_num * BLOCK_SKEW;
 8009ad2:	edd7 7a03 	vldr	s15, [r7, #12]
 8009ad6:	ed9f 7a99 	vldr	s14, [pc, #612]	; 8009d3c <MOT_getStType+0x294>
 8009ada:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009ade:	edc7 7a0d 	vstr	s15, [r7, #52]	; 0x34


	/* ================ */
	/*  ??  */
	/* ================ */
	f_v1Div		= f_fin - f_MotNowSpeed;
 8009ae2:	4b97      	ldr	r3, [pc, #604]	; (8009d40 <MOT_getStType+0x298>)
 8009ae4:	edd3 7a00 	vldr	s15, [r3]
 8009ae8:	ed97 7a02 	vldr	s14, [r7, #8]
 8009aec:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009af0:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	f_acc1		= MOT_getAcc1();				// ?1[m/s^2]
 8009af4:	f7ff fa61 	bl	8008fba <MOT_getAcc1>
 8009af8:	ed87 0a0b 	vstr	s0, [r7, #44]	; 0x2c
	f_t1		= f_v1Div / f_acc1;
 8009afc:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8009b00:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8009b04:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009b08:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28

	f_l1 = ( f_MotNowSpeed + f_fin ) * 0.5f * f_t1;
 8009b0c:	4b8c      	ldr	r3, [pc, #560]	; (8009d40 <MOT_getStType+0x298>)
 8009b0e:	ed93 7a00 	vldr	s14, [r3]
 8009b12:	edd7 7a02 	vldr	s15, [r7, #8]
 8009b16:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009b1a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8009b1e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009b22:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8009b26:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009b2a:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	/* ?? */
	if( f_total <= ( f_l1 + MOT_MOVE_ST_THRESHOLD ) ){
 8009b2e:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8009b30:	f7f6 fd32 	bl	8000598 <__aeabi_f2d>
 8009b34:	4604      	mov	r4, r0
 8009b36:	460d      	mov	r5, r1
 8009b38:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009b3a:	f7f6 fd2d 	bl	8000598 <__aeabi_f2d>
 8009b3e:	a37a      	add	r3, pc, #488	; (adr r3, 8009d28 <MOT_getStType+0x280>)
 8009b40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b44:	f7f6 fbca 	bl	80002dc <__adddf3>
 8009b48:	4602      	mov	r2, r0
 8009b4a:	460b      	mov	r3, r1
 8009b4c:	4620      	mov	r0, r4
 8009b4e:	4629      	mov	r1, r5
 8009b50:	f7f6 fff6 	bl	8000b40 <__aeabi_dcmple>
 8009b54:	4603      	mov	r3, r0
 8009b56:	2b00      	cmp	r3, #0
 8009b58:	d019      	beq.n	8009b8e <MOT_getStType+0xe6>

		/* ??? */
		if( f_total < ( f_l1 + MOT_MOVE_ST_MIN ) ){
 8009b5a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8009b5c:	f7f6 fd1c 	bl	8000598 <__aeabi_f2d>
 8009b60:	4604      	mov	r4, r0
 8009b62:	460d      	mov	r5, r1
 8009b64:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8009b66:	f7f6 fd17 	bl	8000598 <__aeabi_f2d>
 8009b6a:	a371      	add	r3, pc, #452	; (adr r3, 8009d30 <MOT_getStType+0x288>)
 8009b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009b70:	f7f6 fbb4 	bl	80002dc <__adddf3>
 8009b74:	4602      	mov	r2, r0
 8009b76:	460b      	mov	r3, r1
 8009b78:	4620      	mov	r0, r4
 8009b7a:	4629      	mov	r1, r5
 8009b7c:	f7f6 ffd6 	bl	8000b2c <__aeabi_dcmplt>
 8009b80:	4603      	mov	r3, r0
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d001      	beq.n	8009b8a <MOT_getStType+0xe2>
//			printf("4\n\r");
			return MOT_ACC_CONST_CUSTOM;		// 4?????
 8009b86:	2304      	movs	r3, #4
 8009b88:	e0c8      	b.n	8009d1c <MOT_getStType+0x274>
		}
		else{
//			printf("3\n\r");
			return MOT_ACC_CONST;				// 3??
 8009b8a:	2303      	movs	r3, #3
 8009b8c:	e0c6      	b.n	8009d1c <MOT_getStType+0x274>
	}

	/* ================ */
	/*  ?  */
	/* ================ */
	f_v3Div		= f_fin - f_MotNowSpeed;
 8009b8e:	4b6c      	ldr	r3, [pc, #432]	; (8009d40 <MOT_getStType+0x298>)
 8009b90:	edd3 7a00 	vldr	s15, [r3]
 8009b94:	ed97 7a02 	vldr	s14, [r7, #8]
 8009b98:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009b9c:	edc7 7a08 	vstr	s15, [r7, #32]
	f_acc3		= MOT_getAcc3();				// ?3[m/s^2]
 8009ba0:	f7ff fa17 	bl	8008fd2 <MOT_getAcc3>
 8009ba4:	ed87 0a07 	vstr	s0, [r7, #28]
	f_t3		= f_v3Div / ( f_acc3 * -1 );
 8009ba8:	edd7 7a08 	vldr	s15, [r7, #32]
 8009bac:	eef1 6a67 	vneg.f32	s13, s15
 8009bb0:	ed97 7a07 	vldr	s14, [r7, #28]
 8009bb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009bb8:	edc7 7a06 	vstr	s15, [r7, #24]

	f_l3 = ( f_MotNowSpeed + f_fin ) * 0.5f * f_t3;
 8009bbc:	4b60      	ldr	r3, [pc, #384]	; (8009d40 <MOT_getStType+0x298>)
 8009bbe:	ed93 7a00 	vldr	s14, [r3]
 8009bc2:	edd7 7a02 	vldr	s15, [r7, #8]
 8009bc6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009bca:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8009bce:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009bd2:	ed97 7a06 	vldr	s14, [r7, #24]
 8009bd6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009bda:	edc7 7a05 	vstr	s15, [r7, #20]

	/* ? */
	if( f_total <= ( f_l3 + MOT_MOVE_ST_THRESHOLD ) ){
 8009bde:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8009be0:	f7f6 fcda 	bl	8000598 <__aeabi_f2d>
 8009be4:	4604      	mov	r4, r0
 8009be6:	460d      	mov	r5, r1
 8009be8:	6978      	ldr	r0, [r7, #20]
 8009bea:	f7f6 fcd5 	bl	8000598 <__aeabi_f2d>
 8009bee:	a34e      	add	r3, pc, #312	; (adr r3, 8009d28 <MOT_getStType+0x280>)
 8009bf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009bf4:	f7f6 fb72 	bl	80002dc <__adddf3>
 8009bf8:	4602      	mov	r2, r0
 8009bfa:	460b      	mov	r3, r1
 8009bfc:	4620      	mov	r0, r4
 8009bfe:	4629      	mov	r1, r5
 8009c00:	f7f6 ff9e 	bl	8000b40 <__aeabi_dcmple>
 8009c04:	4603      	mov	r3, r0
 8009c06:	2b00      	cmp	r3, #0
 8009c08:	d019      	beq.n	8009c3e <MOT_getStType+0x196>

		/* ?? */
		if( f_total < ( f_l3 + MOT_MOVE_ST_MIN ) ){
 8009c0a:	6b78      	ldr	r0, [r7, #52]	; 0x34
 8009c0c:	f7f6 fcc4 	bl	8000598 <__aeabi_f2d>
 8009c10:	4604      	mov	r4, r0
 8009c12:	460d      	mov	r5, r1
 8009c14:	6978      	ldr	r0, [r7, #20]
 8009c16:	f7f6 fcbf 	bl	8000598 <__aeabi_f2d>
 8009c1a:	a345      	add	r3, pc, #276	; (adr r3, 8009d30 <MOT_getStType+0x288>)
 8009c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009c20:	f7f6 fb5c 	bl	80002dc <__adddf3>
 8009c24:	4602      	mov	r2, r0
 8009c26:	460b      	mov	r3, r1
 8009c28:	4620      	mov	r0, r4
 8009c2a:	4629      	mov	r1, r5
 8009c2c:	f7f6 ff7e 	bl	8000b2c <__aeabi_dcmplt>
 8009c30:	4603      	mov	r3, r0
 8009c32:	2b00      	cmp	r3, #0
 8009c34:	d001      	beq.n	8009c3a <MOT_getStType+0x192>
//			printf("6\n\r");
			return MOT_CONST_DEC_CUSTOM;		// 6?????
 8009c36:	2306      	movs	r3, #6
 8009c38:	e070      	b.n	8009d1c <MOT_getStType+0x274>
		}
		else{
//			printf("5\n\r");
			return MOT_CONST_DEC;				// 5??
 8009c3a:	2305      	movs	r3, #5
 8009c3c:	e06e      	b.n	8009d1c <MOT_getStType+0x274>
	}

	/* ========== */
	/*  ?  */
	/* ========== */
	f_v1Div		= f_MotTrgtSpeed - f_MotNowSpeed;					// ?
 8009c3e:	4b41      	ldr	r3, [pc, #260]	; (8009d44 <MOT_getStType+0x29c>)
 8009c40:	ed93 7a00 	vldr	s14, [r3]
 8009c44:	4b3e      	ldr	r3, [pc, #248]	; (8009d40 <MOT_getStType+0x298>)
 8009c46:	edd3 7a00 	vldr	s15, [r3]
 8009c4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009c4e:	edc7 7a0c 	vstr	s15, [r7, #48]	; 0x30
	f_t1		= f_v1Div / f_acc1;
 8009c52:	edd7 6a0c 	vldr	s13, [r7, #48]	; 0x30
 8009c56:	ed97 7a0b 	vldr	s14, [r7, #44]	; 0x2c
 8009c5a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009c5e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	f_l1		= ( f_MotNowSpeed + f_MotTrgtSpeed ) * 0.5f * f_t1;
 8009c62:	4b37      	ldr	r3, [pc, #220]	; (8009d40 <MOT_getStType+0x298>)
 8009c64:	ed93 7a00 	vldr	s14, [r3]
 8009c68:	4b36      	ldr	r3, [pc, #216]	; (8009d44 <MOT_getStType+0x29c>)
 8009c6a:	edd3 7a00 	vldr	s15, [r3]
 8009c6e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009c72:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8009c76:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009c7a:	ed97 7a0a 	vldr	s14, [r7, #40]	; 0x28
 8009c7e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009c82:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24

	f_v3Div		= f_fin - f_MotTrgtSpeed;							// ?
 8009c86:	4b2f      	ldr	r3, [pc, #188]	; (8009d44 <MOT_getStType+0x29c>)
 8009c88:	edd3 7a00 	vldr	s15, [r3]
 8009c8c:	ed97 7a02 	vldr	s14, [r7, #8]
 8009c90:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009c94:	edc7 7a08 	vstr	s15, [r7, #32]
	f_acc3		= MOT_getAcc3();									// ?3[mm/s^2]
 8009c98:	f7ff f99b 	bl	8008fd2 <MOT_getAcc3>
 8009c9c:	ed87 0a07 	vstr	s0, [r7, #28]
	f_t3		= -1.0f * f_v3Div / f_acc3;							// ?
 8009ca0:	edd7 7a08 	vldr	s15, [r7, #32]
 8009ca4:	eef1 6a67 	vneg.f32	s13, s15
 8009ca8:	ed97 7a07 	vldr	s14, [r7, #28]
 8009cac:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8009cb0:	edc7 7a06 	vstr	s15, [r7, #24]
	f_l3		= ( f_MotTrgtSpeed + f_fin ) * 0.5f * f_t3;
 8009cb4:	4b23      	ldr	r3, [pc, #140]	; (8009d44 <MOT_getStType+0x29c>)
 8009cb6:	ed93 7a00 	vldr	s14, [r3]
 8009cba:	edd7 7a02 	vldr	s15, [r7, #8]
 8009cbe:	ee77 7a27 	vadd.f32	s15, s14, s15
 8009cc2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8009cc6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009cca:	ed97 7a06 	vldr	s14, [r7, #24]
 8009cce:	ee67 7a27 	vmul.f32	s15, s14, s15
 8009cd2:	edc7 7a05 	vstr	s15, [r7, #20]

	/* ? */
	if( ( f_total - f_l1 - f_l3 - MOT_MOVE_ST_MIN) >= 0 ){
 8009cd6:	ed97 7a0d 	vldr	s14, [r7, #52]	; 0x34
 8009cda:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009cde:	ee37 7a67 	vsub.f32	s14, s14, s15
 8009ce2:	edd7 7a05 	vldr	s15, [r7, #20]
 8009ce6:	ee77 7a67 	vsub.f32	s15, s14, s15
 8009cea:	ee17 0a90 	vmov	r0, s15
 8009cee:	f7f6 fc53 	bl	8000598 <__aeabi_f2d>
 8009cf2:	a30f      	add	r3, pc, #60	; (adr r3, 8009d30 <MOT_getStType+0x288>)
 8009cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8009cf8:	f7f6 faee 	bl	80002d8 <__aeabi_dsub>
 8009cfc:	4602      	mov	r2, r0
 8009cfe:	460b      	mov	r3, r1
 8009d00:	4610      	mov	r0, r2
 8009d02:	4619      	mov	r1, r3
 8009d04:	f04f 0200 	mov.w	r2, #0
 8009d08:	f04f 0300 	mov.w	r3, #0
 8009d0c:	f7f6 ff22 	bl	8000b54 <__aeabi_dcmpge>
 8009d10:	4603      	mov	r3, r0
 8009d12:	2b00      	cmp	r3, #0
 8009d14:	d001      	beq.n	8009d1a <MOT_getStType+0x272>
//		printf("1\n\r");
		return MOT_ACC_CONST_DEC;				// 1???
 8009d16:	2301      	movs	r3, #1
 8009d18:	e000      	b.n	8009d1c <MOT_getStType+0x274>
	}
	/*  */
	else{
//		printf("2\n\r");
		return MOT_ACC_CONST_DEC_CUSTOM;		// 2???
 8009d1a:	2302      	movs	r3, #2
	}
}
 8009d1c:	4618      	mov	r0, r3
 8009d1e:	3738      	adds	r7, #56	; 0x38
 8009d20:	46bd      	mov	sp, r7
 8009d22:	bdb0      	pop	{r4, r5, r7, pc}
 8009d24:	f3af 8000 	nop.w
 8009d28:	76c8b439 	.word	0x76c8b439
 8009d2c:	3f8a9fbe 	.word	0x3f8a9fbe
 8009d30:	47ae147b 	.word	0x47ae147b
 8009d34:	3f847ae1 	.word	0x3f847ae1
 8009d38:	3db851ec 	.word	0x3db851ec
 8009d3c:	3e0255b0 	.word	0x3e0255b0
 8009d40:	200002a0 	.word	0x200002a0
 8009d44:	200002a4 	.word	0x200002a4

08009d48 <MOT_go_FinSpeed>:

void MOT_go_FinSpeed( float f_num, float f_fin, enMOT_GO_ST_TYPE en_goStType )
{
 8009d48:	b580      	push	{r7, lr}
 8009d4a:	b086      	sub	sp, #24
 8009d4c:	af00      	add	r7, sp, #0
 8009d4e:	ed87 0a03 	vstr	s0, [r7, #12]
 8009d52:	edc7 0a02 	vstr	s1, [r7, #8]
 8009d56:	4603      	mov	r3, r0
 8009d58:	71fb      	strb	r3, [r7, #7]
	enMOT_ST_TYPE 		en_type 		= MOT_getStType( f_num, f_fin, en_goStType);			// ?
 8009d5a:	79fb      	ldrb	r3, [r7, #7]
 8009d5c:	4618      	mov	r0, r3
 8009d5e:	edd7 0a02 	vldr	s1, [r7, #8]
 8009d62:	ed97 0a03 	vldr	s0, [r7, #12]
 8009d66:	f7ff fe9f 	bl	8009aa8 <MOT_getStType>
 8009d6a:	4603      	mov	r3, r0
 8009d6c:	75fb      	strb	r3, [r7, #23]

	/* ?? */
	switch( en_type ){
 8009d6e:	7dfb      	ldrb	r3, [r7, #23]
 8009d70:	3b01      	subs	r3, #1
 8009d72:	2b05      	cmp	r3, #5
 8009d74:	d873      	bhi.n	8009e5e <MOT_go_FinSpeed+0x116>
 8009d76:	a201      	add	r2, pc, #4	; (adr r2, 8009d7c <MOT_go_FinSpeed+0x34>)
 8009d78:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d7c:	08009d95 	.word	0x08009d95
 8009d80:	08009db7 	.word	0x08009db7
 8009d84:	08009dd9 	.word	0x08009dd9
 8009d88:	08009dfb 	.word	0x08009dfb
 8009d8c:	08009e1b 	.word	0x08009e1b
 8009d90:	08009e3d 	.word	0x08009e3d

		case MOT_ACC_CONST_DEC:				// [01] ??
			MOT_setData_ACC_CONST_DEC( f_num, f_fin, en_goStType );					// ??
 8009d94:	79fb      	ldrb	r3, [r7, #7]
 8009d96:	4618      	mov	r0, r3
 8009d98:	edd7 0a02 	vldr	s1, [r7, #8]
 8009d9c:	ed97 0a03 	vldr	s0, [r7, #12]
 8009da0:	f7ff fb20 	bl	80093e4 <MOT_setData_ACC_CONST_DEC>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// ?
 8009da4:	79fa      	ldrb	r2, [r7, #7]
 8009da6:	7dfb      	ldrb	r3, [r7, #23]
 8009da8:	4611      	mov	r1, r2
 8009daa:	4618      	mov	r0, r3
 8009dac:	ed97 0a02 	vldr	s0, [r7, #8]
 8009db0:	f7ff f91c 	bl	8008fec <MOT_goBlock_AccConstDec>
			break;
 8009db4:	e054      	b.n	8009e60 <MOT_go_FinSpeed+0x118>

		case MOT_ACC_CONST_DEC_CUSTOM:		// [02] ??
			MOT_setData_MOT_ACC_CONST_DEC_CUSTOM( f_num, f_fin, en_goStType );		// ??
 8009db6:	79fb      	ldrb	r3, [r7, #7]
 8009db8:	4618      	mov	r0, r3
 8009dba:	edd7 0a02 	vldr	s1, [r7, #8]
 8009dbe:	ed97 0a03 	vldr	s0, [r7, #12]
 8009dc2:	f7ff fb91 	bl	80094e8 <MOT_setData_MOT_ACC_CONST_DEC_CUSTOM>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// ?
 8009dc6:	79fa      	ldrb	r2, [r7, #7]
 8009dc8:	7dfb      	ldrb	r3, [r7, #23]
 8009dca:	4611      	mov	r1, r2
 8009dcc:	4618      	mov	r0, r3
 8009dce:	ed97 0a02 	vldr	s0, [r7, #8]
 8009dd2:	f7ff f90b 	bl	8008fec <MOT_goBlock_AccConstDec>
			break;
 8009dd6:	e043      	b.n	8009e60 <MOT_go_FinSpeed+0x118>

		case MOT_ACC_CONST:				// [03] ??
			MOT_setData_MOT_ACC_CONST( f_num, f_fin, en_goStType );					// ??
 8009dd8:	79fb      	ldrb	r3, [r7, #7]
 8009dda:	4618      	mov	r0, r3
 8009ddc:	edd7 0a02 	vldr	s1, [r7, #8]
 8009de0:	ed97 0a03 	vldr	s0, [r7, #12]
 8009de4:	f7ff fc88 	bl	80096f8 <MOT_setData_MOT_ACC_CONST>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// ?
 8009de8:	79fa      	ldrb	r2, [r7, #7]
 8009dea:	7dfb      	ldrb	r3, [r7, #23]
 8009dec:	4611      	mov	r1, r2
 8009dee:	4618      	mov	r0, r3
 8009df0:	ed97 0a02 	vldr	s0, [r7, #8]
 8009df4:	f7ff f8fa 	bl	8008fec <MOT_goBlock_AccConstDec>
			break;
 8009df8:	e032      	b.n	8009e60 <MOT_go_FinSpeed+0x118>

		case MOT_ACC_CONST_CUSTOM:		// [04] ??
			MOT_setData_MOT_ACC_CONST_CUSTOM( f_num, f_fin, en_goStType );			// ??
 8009dfa:	79fb      	ldrb	r3, [r7, #7]
 8009dfc:	4618      	mov	r0, r3
 8009dfe:	edd7 0a02 	vldr	s1, [r7, #8]
 8009e02:	ed97 0a03 	vldr	s0, [r7, #12]
 8009e06:	f7ff fccf 	bl	80097a8 <MOT_setData_MOT_ACC_CONST_CUSTOM>
			MOT_goBlock_AccConstDec( f_fin, en_type, MOT_GO_ST_NORMAL );			// ?
 8009e0a:	7dfb      	ldrb	r3, [r7, #23]
 8009e0c:	2100      	movs	r1, #0
 8009e0e:	4618      	mov	r0, r3
 8009e10:	ed97 0a02 	vldr	s0, [r7, #8]
 8009e14:	f7ff f8ea 	bl	8008fec <MOT_goBlock_AccConstDec>
			break;
 8009e18:	e022      	b.n	8009e60 <MOT_go_FinSpeed+0x118>

		case MOT_CONST_DEC:				// [05] ?
			MOT_setData_MOT_CONST_DEC( f_num, f_fin, en_goStType );					// ??
 8009e1a:	79fb      	ldrb	r3, [r7, #7]
 8009e1c:	4618      	mov	r0, r3
 8009e1e:	edd7 0a02 	vldr	s1, [r7, #8]
 8009e22:	ed97 0a03 	vldr	s0, [r7, #12]
 8009e26:	f7ff fd4b 	bl	80098c0 <MOT_setData_MOT_CONST_DEC>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// ?
 8009e2a:	79fa      	ldrb	r2, [r7, #7]
 8009e2c:	7dfb      	ldrb	r3, [r7, #23]
 8009e2e:	4611      	mov	r1, r2
 8009e30:	4618      	mov	r0, r3
 8009e32:	ed97 0a02 	vldr	s0, [r7, #8]
 8009e36:	f7ff f8d9 	bl	8008fec <MOT_goBlock_AccConstDec>
			break;
 8009e3a:	e011      	b.n	8009e60 <MOT_go_FinSpeed+0x118>

		case MOT_CONST_DEC_CUSTOM:		// [06] ??
			MOT_setData_MOT_CONST_DEC_CUSTOM( f_num, f_fin, en_goStType );			// ??
 8009e3c:	79fb      	ldrb	r3, [r7, #7]
 8009e3e:	4618      	mov	r0, r3
 8009e40:	edd7 0a02 	vldr	s1, [r7, #8]
 8009e44:	ed97 0a03 	vldr	s0, [r7, #12]
 8009e48:	f7ff fd9a 	bl	8009980 <MOT_setData_MOT_CONST_DEC_CUSTOM>
			MOT_goBlock_AccConstDec( f_fin, en_type, en_goStType );					// ?
 8009e4c:	79fa      	ldrb	r2, [r7, #7]
 8009e4e:	7dfb      	ldrb	r3, [r7, #23]
 8009e50:	4611      	mov	r1, r2
 8009e52:	4618      	mov	r0, r3
 8009e54:	ed97 0a02 	vldr	s0, [r7, #8]
 8009e58:	f7ff f8c8 	bl	8008fec <MOT_goBlock_AccConstDec>
			break;
 8009e5c:	e000      	b.n	8009e60 <MOT_go_FinSpeed+0x118>

		default:
			break;
 8009e5e:	bf00      	nop
	}

}
 8009e60:	bf00      	nop
 8009e62:	3718      	adds	r7, #24
 8009e64:	46bd      	mov	sp, r7
 8009e66:	bd80      	pop	{r7, pc}

08009e68 <MOT_goBlock_FinSpeed>:

void MOT_goBlock_FinSpeed( float f_num, float f_fin )
{
 8009e68:	b580      	push	{r7, lr}
 8009e6a:	b082      	sub	sp, #8
 8009e6c:	af00      	add	r7, sp, #0
 8009e6e:	ed87 0a01 	vstr	s0, [r7, #4]
 8009e72:	edc7 0a00 	vstr	s1, [r7]
	MOT_go_FinSpeed( f_num, f_fin, MOT_GO_ST_NORMAL );		// 
 8009e76:	2000      	movs	r0, #0
 8009e78:	edd7 0a00 	vldr	s1, [r7]
 8009e7c:	ed97 0a01 	vldr	s0, [r7, #4]
 8009e80:	f7ff ff62 	bl	8009d48 <MOT_go_FinSpeed>
}
 8009e84:	bf00      	nop
 8009e86:	3708      	adds	r7, #8
 8009e88:	46bd      	mov	sp, r7
 8009e8a:	bd80      	pop	{r7, pc}

08009e8c <MOT_goSkewBlock_FinSpeed>:

void MOT_goSkewBlock_FinSpeed( float f_num, float f_fin )
{
 8009e8c:	b580      	push	{r7, lr}
 8009e8e:	b082      	sub	sp, #8
 8009e90:	af00      	add	r7, sp, #0
 8009e92:	ed87 0a01 	vstr	s0, [r7, #4]
 8009e96:	edc7 0a00 	vstr	s1, [r7]
	MOT_go_FinSpeed( f_num, f_fin, MOT_GO_ST_SKEW );		// 
 8009e9a:	2001      	movs	r0, #1
 8009e9c:	edd7 0a00 	vldr	s1, [r7]
 8009ea0:	ed97 0a01 	vldr	s0, [r7, #4]
 8009ea4:	f7ff ff50 	bl	8009d48 <MOT_go_FinSpeed>
}
 8009ea8:	bf00      	nop
 8009eaa:	3708      	adds	r7, #8
 8009eac:	46bd      	mov	sp, r7
 8009eae:	bd80      	pop	{r7, pc}

08009eb0 <MOT_goBlock_Const>:

void MOT_goBlock_Const(float f_num)
{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b0a0      	sub	sp, #128	; 0x80
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	ed87 0a01 	vstr	s0, [r7, #4]
	stCTRL_DATA		st_data;
	stMOT_DATA		st_info;

	GYRO_staErrChkAngle();
 8009eba:	f7fe f945 	bl	8008148 <GYRO_staErrChkAngle>

	/* ---------------- */
	/*  ?  */
	/* ---------------- */
	/*  */
	st_info.f_dist		= f_num * BLOCK;													// [m]
 8009ebe:	edd7 7a01 	vldr	s15, [r7, #4]
 8009ec2:	ed9f 7a2c 	vldr	s14, [pc, #176]	; 8009f74 <MOT_goBlock_Const+0xc4>
 8009ec6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8009eca:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24


	/* ------ */
	/*  ?  */
	/* ------ */
	st_data.en_type			= CTRL_CONST;
 8009ece:	2301      	movs	r3, #1
 8009ed0:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
	st_data.f_acc			= 0;					// ???
 8009ed4:	f04f 0300 	mov.w	r3, #0
 8009ed8:	65bb      	str	r3, [r7, #88]	; 0x58
	st_data.f_now			= f_MotNowSpeed;			// 
 8009eda:	4b27      	ldr	r3, [pc, #156]	; (8009f78 <MOT_goBlock_Const+0xc8>)
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	65fb      	str	r3, [r7, #92]	; 0x5c
	st_data.f_trgt			= f_MotNowSpeed;			// 
 8009ee0:	4b25      	ldr	r3, [pc, #148]	; (8009f78 <MOT_goBlock_Const+0xc8>)
 8009ee2:	681b      	ldr	r3, [r3, #0]
 8009ee4:	663b      	str	r3, [r7, #96]	; 0x60
	st_data.f_nowDist		= 0;				// 
 8009ee6:	f04f 0300 	mov.w	r3, #0
 8009eea:	667b      	str	r3, [r7, #100]	; 0x64
	st_data.f_dist			= st_info.f_dist;			// ?
 8009eec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009eee:	66bb      	str	r3, [r7, #104]	; 0x68
	st_data.f_accAngleS		= 0;					// 
 8009ef0:	f04f 0300 	mov.w	r3, #0
 8009ef4:	66fb      	str	r3, [r7, #108]	; 0x6c
	st_data.f_nowAngleS		= 0;					// 
 8009ef6:	f04f 0300 	mov.w	r3, #0
 8009efa:	673b      	str	r3, [r7, #112]	; 0x70
	st_data.f_trgtAngleS		= 0;					// 
 8009efc:	f04f 0300 	mov.w	r3, #0
 8009f00:	677b      	str	r3, [r7, #116]	; 0x74
	st_data.f_nowAngle		= 0;					// 
 8009f02:	f04f 0300 	mov.w	r3, #0
 8009f06:	67bb      	str	r3, [r7, #120]	; 0x78
	st_data.f_angle			= 0;					// 
 8009f08:	f04f 0300 	mov.w	r3, #0
 8009f0c:	67fb      	str	r3, [r7, #124]	; 0x7c
	st_data.f_time 			= 0;					// ? [sec] ? ??
 8009f0e:	f04f 0300 	mov.w	r3, #0
 8009f12:	657b      	str	r3, [r7, #84]	; 0x54
	CTRL_clrData();										// 
 8009f14:	f7fb fbc2 	bl	800569c <CTRL_clrData>
	CTRL_setData( &st_data );						// ???
 8009f18:	f107 0350 	add.w	r3, r7, #80	; 0x50
 8009f1c:	4618      	mov	r0, r3
 8009f1e:	f7fb fc41 	bl	80057a4 <CTRL_setData>
	Set_TrgtSpeed(f_MotNowSpeed);
 8009f22:	4b15      	ldr	r3, [pc, #84]	; (8009f78 <MOT_goBlock_Const+0xc8>)
 8009f24:	edd3 7a00 	vldr	s15, [r3]
 8009f28:	eeb0 0a67 	vmov.f32	s0, s15
 8009f2c:	f7fb fb2e 	bl	800558c <Set_TrgtSpeed>
//	printf(" %f  %f \r\n",st_data.f_trgt,st_data.f_dist);
	while( Get_NowDist() < st_info.f_dist ){				// ??
 8009f30:	e00d      	b.n	8009f4e <MOT_goBlock_Const+0x9e>
		if( SYS_isOutOfCtrl() == TRUE ){
 8009f32:	f7fd fd85 	bl	8007a40 <SYS_isOutOfCtrl>
 8009f36:	4603      	mov	r3, r0
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	d008      	beq.n	8009f4e <MOT_goBlock_Const+0x9e>
				CTRL_stop();
 8009f3c:	f7fb fb9e 	bl	800567c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 8009f40:	2000      	movs	r0, #0
 8009f42:	f7fd fdb3 	bl	8007aac <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 8009f46:	2001      	movs	r0, #1
 8009f48:	f7fd fdb0 	bl	8007aac <DCM_brakeMot>
				break;
 8009f4c:	e00a      	b.n	8009f64 <MOT_goBlock_Const+0xb4>
	while( Get_NowDist() < st_info.f_dist ){				// ??
 8009f4e:	f7fb faf3 	bl	8005538 <Get_NowDist>
 8009f52:	eeb0 7a40 	vmov.f32	s14, s0
 8009f56:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8009f5a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8009f5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8009f62:	d4e6      	bmi.n	8009f32 <MOT_goBlock_Const+0x82>
			}				// ??
	}

	GYRO_endErrChkAngle();
 8009f64:	f7fe f902 	bl	800816c <GYRO_endErrChkAngle>
	CTRL_clrNowData();
 8009f68:	f7fb fbe2 	bl	8005730 <CTRL_clrNowData>
}
 8009f6c:	bf00      	nop
 8009f6e:	3780      	adds	r7, #128	; 0x80
 8009f70:	46bd      	mov	sp, r7
 8009f72:	bd80      	pop	{r7, pc}
 8009f74:	3db851ec 	.word	0x3db851ec
 8009f78:	200002a0 	.word	0x200002a0

08009f7c <MOT_getAccAngle1>:
	CTRL_clrData();
	CTRL_setData(&test);
}

float MOT_getAccAngle1( void )
{
 8009f7c:	b580      	push	{r7, lr}
 8009f7e:	af00      	add	r7, sp, #0
//	return ( 1800 );
	return PARAM_getSpeed( PARAM_TRUN )->f_accAngle;
 8009f80:	2016      	movs	r0, #22
 8009f82:	f7f8 fc23 	bl	80027cc <PARAM_getSpeed>
 8009f86:	4603      	mov	r3, r0
 8009f88:	689b      	ldr	r3, [r3, #8]
 8009f8a:	ee07 3a90 	vmov	s15, r3
}
 8009f8e:	eeb0 0a67 	vmov.f32	s0, s15
 8009f92:	bd80      	pop	{r7, pc}

08009f94 <MOT_getAccAngle3>:

float MOT_getAccAngle3( void )
{
 8009f94:	b580      	push	{r7, lr}
 8009f96:	af00      	add	r7, sp, #0
//	return ( 1800 );
	return PARAM_getSpeed( PARAM_TRUN )->f_decAngle;
 8009f98:	2016      	movs	r0, #22
 8009f9a:	f7f8 fc17 	bl	80027cc <PARAM_getSpeed>
 8009f9e:	4603      	mov	r3, r0
 8009fa0:	68db      	ldr	r3, [r3, #12]
 8009fa2:	ee07 3a90 	vmov	s15, r3
}
 8009fa6:	eeb0 0a67 	vmov.f32	s0, s15
 8009faa:	bd80      	pop	{r7, pc}

08009fac <MOT_turn>:

void MOT_turn( enMOT_TURN_CMD en_type )
{
 8009fac:	b580      	push	{r7, lr}
 8009fae:	ed2d 8b02 	vpush	{d8}
 8009fb2:	b0a2      	sub	sp, #136	; 0x88
 8009fb4:	af00      	add	r7, sp, #0
 8009fb6:	4603      	mov	r3, r0
 8009fb8:	71fb      	strb	r3, [r7, #7]
//	float		f_angle2 = A2_MIN;	//2[rad]
	float		f_angle1;	//1[rad]
	float		f_angle3;	//3[rad]
	float		us_trgtAngleS;	//[rad/s]

	us_trgtAngleS = 2.8*PI;//500;
 8009fba:	4bb3      	ldr	r3, [pc, #716]	; (800a288 <MOT_turn+0x2dc>)
 8009fbc:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	/* ---------------- */
	/*  ?  */
	/* ---------------- */
	/* ? */
	st_info.f_accAngleS1= MOT_getAccAngle1();												// 1[rad/s^2]
 8009fc0:	f7ff ffdc 	bl	8009f7c <MOT_getAccAngle1>
 8009fc4:	eef0 7a40 	vmov.f32	s15, s0
 8009fc8:	edc7 7a17 	vstr	s15, [r7, #92]	; 0x5c
	st_info.f_accAngleS3= MOT_getAccAngle3();												// 3[rad/s^2]
 8009fcc:	f7ff ffe2 	bl	8009f94 <MOT_getAccAngle3>
 8009fd0:	eef0 7a40 	vmov.f32	s15, s0
 8009fd4:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60

	/*  */
	st_info.f_nowAngleS	= 0;																// 
 8009fd8:	f04f 0300 	mov.w	r3, #0
 8009fdc:	667b      	str	r3, [r7, #100]	; 0x64
	st_info.f_trgtAngleS= (float)us_trgtAngleS;												// 
 8009fde:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 8009fe2:	66bb      	str	r3, [r7, #104]	; 0x68
	st_info.f_lastAngleS= 0;																// 
 8009fe4:	f04f 0300 	mov.w	r3, #0
 8009fe8:	66fb      	str	r3, [r7, #108]	; 0x6c

	/*  */
	switch( en_type ){
 8009fea:	79fb      	ldrb	r3, [r7, #7]
 8009fec:	2b05      	cmp	r3, #5
 8009fee:	d821      	bhi.n	800a034 <MOT_turn+0x88>
 8009ff0:	a201      	add	r2, pc, #4	; (adr r2, 8009ff8 <MOT_turn+0x4c>)
 8009ff2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009ff6:	bf00      	nop
 8009ff8:	0800a011 	.word	0x0800a011
 8009ffc:	0800a017 	.word	0x0800a017
 800a000:	0800a01d 	.word	0x0800a01d
 800a004:	0800a023 	.word	0x0800a023
 800a008:	0800a029 	.word	0x0800a029
 800a00c:	0800a02f 	.word	0x0800a02f
		case MOT_R90:	st_info.f_angle =  -PI/2 - ANGLE_OFFSET1_R;	break;					// [rad]
 800a010:	4b9e      	ldr	r3, [pc, #632]	; (800a28c <MOT_turn+0x2e0>)
 800a012:	673b      	str	r3, [r7, #112]	; 0x70
 800a014:	e012      	b.n	800a03c <MOT_turn+0x90>
		case MOT_L90:	st_info.f_angle =   PI/2 + ANGLE_OFFSET1;		break;					// [rad]
 800a016:	4b9e      	ldr	r3, [pc, #632]	; (800a290 <MOT_turn+0x2e4>)
 800a018:	673b      	str	r3, [r7, #112]	; 0x70
 800a01a:	e00f      	b.n	800a03c <MOT_turn+0x90>
		case MOT_R180:	st_info.f_angle = -PI - ANGLE_OFFSET2_R;	break;					// [rad]
 800a01c:	4b9d      	ldr	r3, [pc, #628]	; (800a294 <MOT_turn+0x2e8>)
 800a01e:	673b      	str	r3, [r7, #112]	; 0x70
 800a020:	e00c      	b.n	800a03c <MOT_turn+0x90>
		case MOT_L180:	st_info.f_angle =  PI + ANGLE_OFFSET2;		break;					// [rad]
 800a022:	4b9d      	ldr	r3, [pc, #628]	; (800a298 <MOT_turn+0x2ec>)
 800a024:	673b      	str	r3, [r7, #112]	; 0x70
 800a026:	e009      	b.n	800a03c <MOT_turn+0x90>
		case MOT_R360:	st_info.f_angle = -2*PI - ANGLE_OFFSET3;		break;					// [rad]
 800a028:	4b9c      	ldr	r3, [pc, #624]	; (800a29c <MOT_turn+0x2f0>)
 800a02a:	673b      	str	r3, [r7, #112]	; 0x70
 800a02c:	e006      	b.n	800a03c <MOT_turn+0x90>
		case MOT_L360:	st_info.f_angle =  2*PI + ANGLE_OFFSET3;		break;					// [rad]
 800a02e:	4b9c      	ldr	r3, [pc, #624]	; (800a2a0 <MOT_turn+0x2f4>)
 800a030:	673b      	str	r3, [r7, #112]	; 0x70
 800a032:	e003      	b.n	800a03c <MOT_turn+0x90>
		default:
			printf("error\r\n");
 800a034:	489b      	ldr	r0, [pc, #620]	; (800a2a4 <MOT_turn+0x2f8>)
 800a036:	f008 fd23 	bl	8012a80 <puts>
			break;
 800a03a:	bf00      	nop
	}
	f_angle3 = ( st_info.f_trgtAngleS - st_info.f_lastAngleS ) / 2 * ( st_info.f_trgtAngleS - st_info.f_lastAngleS ) / st_info.f_accAngleS3;						// 3[rad]
 800a03c:	ed97 7a1a 	vldr	s14, [r7, #104]	; 0x68
 800a040:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800a044:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a048:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800a04c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800a050:	edd7 6a1a 	vldr	s13, [r7, #104]	; 0x68
 800a054:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800a058:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800a05c:	ee67 6a27 	vmul.f32	s13, s14, s15
 800a060:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800a064:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a068:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
	f_angle1 = ( 0 - st_info.f_trgtAngleS) / 2 * ( 0 - st_info.f_trgtAngleS ) / st_info.f_accAngleS1;
 800a06c:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 800a070:	ed9f 7a8d 	vldr	s14, [pc, #564]	; 800a2a8 <MOT_turn+0x2fc>
 800a074:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a078:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 800a07c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800a080:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 800a084:	eddf 6a88 	vldr	s13, [pc, #544]	; 800a2a8 <MOT_turn+0x2fc>
 800a088:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800a08c:	ee67 6a27 	vmul.f32	s13, s14, s15
 800a090:	ed97 7a17 	vldr	s14, [r7, #92]	; 0x5c
 800a094:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a098:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c


	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -?
 800a09c:	79fb      	ldrb	r3, [r7, #7]
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d005      	beq.n	800a0ae <MOT_turn+0x102>
 800a0a2:	79fb      	ldrb	r3, [r7, #7]
 800a0a4:	2b02      	cmp	r3, #2
 800a0a6:	d002      	beq.n	800a0ae <MOT_turn+0x102>
 800a0a8:	79fb      	ldrb	r3, [r7, #7]
 800a0aa:	2b04      	cmp	r3, #4
 800a0ac:	d12a      	bne.n	800a104 <MOT_turn+0x158>
		st_info.f_trgtAngleS*= -1;															// ?
 800a0ae:	edd7 7a1a 	vldr	s15, [r7, #104]	; 0x68
 800a0b2:	eef1 7a67 	vneg.f32	s15, s15
 800a0b6:	edc7 7a1a 	vstr	s15, [r7, #104]	; 0x68
		f_angle1			*= -1;
 800a0ba:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 800a0be:	eef1 7a67 	vneg.f32	s15, s15
 800a0c2:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
//		f_angle2 			*= -1;															// ?
		f_angle3 			*= -1;															// ?
 800a0c6:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800a0ca:	eef1 7a67 	vneg.f32	s15, s15
 800a0ce:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		st_info.f_angle1	= f_angle1;						// 1[rad]
 800a0d2:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a0d4:	677b      	str	r3, [r7, #116]	; 0x74
		st_info.f_angle1_2	= st_info.f_angle - f_angle3;									// 1+2[rad]
 800a0d6:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 800a0da:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800a0de:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a0e2:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
		en_Turntype			= Right;
 800a0e6:	4b71      	ldr	r3, [pc, #452]	; (800a2ac <MOT_turn+0x300>)
 800a0e8:	2200      	movs	r2, #0
 800a0ea:	701a      	strb	r2, [r3, #0]

		/* ? */
		if( st_info.f_angle1 > ( A1_MIN * -1 ) ){
 800a0ec:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800a0f0:	ed9f 7a6f 	vldr	s14, [pc, #444]	; 800a2b0 <MOT_turn+0x304>
 800a0f4:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a0f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a0fc:	dd1a      	ble.n	800a134 <MOT_turn+0x188>
			st_info.f_angle1 = A1_MIN * -1;
 800a0fe:	4b6d      	ldr	r3, [pc, #436]	; (800a2b4 <MOT_turn+0x308>)
 800a100:	677b      	str	r3, [r7, #116]	; 0x74
		if( st_info.f_angle1 > ( A1_MIN * -1 ) ){
 800a102:	e017      	b.n	800a134 <MOT_turn+0x188>
		}
	}
	else{
		st_info.f_angle1	= f_angle1;						// 1[rad]
 800a104:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800a106:	677b      	str	r3, [r7, #116]	; 0x74
		st_info.f_angle1_2	= st_info.f_angle - f_angle3;									// 1+2[rad]
 800a108:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 800a10c:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800a110:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a114:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
		en_Turntype			= Left;
 800a118:	4b64      	ldr	r3, [pc, #400]	; (800a2ac <MOT_turn+0x300>)
 800a11a:	2201      	movs	r2, #1
 800a11c:	701a      	strb	r2, [r3, #0]

		/* ? */
		if( st_info.f_angle1 < A1_MIN ){
 800a11e:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800a122:	ed9f 7a65 	vldr	s14, [pc, #404]	; 800a2b8 <MOT_turn+0x30c>
 800a126:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a12a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a12e:	d501      	bpl.n	800a134 <MOT_turn+0x188>
			st_info.f_angle1 = A1_MIN;
 800a130:	4b62      	ldr	r3, [pc, #392]	; (800a2bc <MOT_turn+0x310>)
 800a132:	677b      	str	r3, [r7, #116]	; 0x74
		}
	}


	GYRO_staErrChkAngle();			// ??
 800a134:	f7fe f808 	bl	8008148 <GYRO_staErrChkAngle>
	/*      ?      */
	/* ================ */
	/* ------ */
	/*  ??  */
	/* ------ */
	st_data.en_type			= CTRL_ACC_TRUN;
 800a138:	2307      	movs	r3, #7
 800a13a:	723b      	strb	r3, [r7, #8]
	st_data.f_acc			= 0;						// ???
 800a13c:	f04f 0300 	mov.w	r3, #0
 800a140:	613b      	str	r3, [r7, #16]
	st_data.f_now			= 0;						// 
 800a142:	f04f 0300 	mov.w	r3, #0
 800a146:	617b      	str	r3, [r7, #20]
	st_data.f_trgt			= 0;						// 
 800a148:	f04f 0300 	mov.w	r3, #0
 800a14c:	61bb      	str	r3, [r7, #24]
	st_data.f_nowDist		= 0;						// ??
 800a14e:	f04f 0300 	mov.w	r3, #0
 800a152:	61fb      	str	r3, [r7, #28]
	st_data.f_dist			= 0;						// ?
 800a154:	f04f 0300 	mov.w	r3, #0
 800a158:	623b      	str	r3, [r7, #32]
	st_data.f_accAngleS		= st_info.f_accAngleS1;		// 
 800a15a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800a15c:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_nowAngleS		= 0;						// 
 800a15e:	f04f 0300 	mov.w	r3, #0
 800a162:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_trgtAngleS		= st_info.f_trgtAngleS;		// 
 800a164:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 800a166:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_nowAngle		= 0;						// 
 800a168:	f04f 0300 	mov.w	r3, #0
 800a16c:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_angle			= st_info.f_angle1;			// 
 800a16e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a170:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_time 			= 0;						// ? [sec] ? ??
 800a172:	f04f 0300 	mov.w	r3, #0
 800a176:	60fb      	str	r3, [r7, #12]
	CTRL_clrData();										// /
 800a178:	f7fb fa90 	bl	800569c <CTRL_clrData>
	CTRL_setData( &st_data );							// ???
 800a17c:	f107 0308 	add.w	r3, r7, #8
 800a180:	4618      	mov	r0, r3
 800a182:	f7fb fb0f 	bl	80057a4 <CTRL_setData>
	DCM_staMotAll();									// ON
 800a186:	f7fd fcb5 	bl	8007af4 <DCM_staMotAll>

	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -?
 800a18a:	79fb      	ldrb	r3, [r7, #7]
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d015      	beq.n	800a1bc <MOT_turn+0x210>
 800a190:	79fb      	ldrb	r3, [r7, #7]
 800a192:	2b02      	cmp	r3, #2
 800a194:	d012      	beq.n	800a1bc <MOT_turn+0x210>
 800a196:	79fb      	ldrb	r3, [r7, #7]
 800a198:	2b04      	cmp	r3, #4
 800a19a:	d129      	bne.n	800a1f0 <MOT_turn+0x244>
		while( Get_NowAngle() > st_info.f_angle1 ){			// ??
 800a19c:	e00e      	b.n	800a1bc <MOT_turn+0x210>
			if( SYS_isOutOfCtrl() == TRUE ){
 800a19e:	f7fd fc4f 	bl	8007a40 <SYS_isOutOfCtrl>
 800a1a2:	4603      	mov	r3, r0
 800a1a4:	2b00      	cmp	r3, #0
 800a1a6:	d009      	beq.n	800a1bc <MOT_turn+0x210>
				CTRL_stop();
 800a1a8:	f7fb fa68 	bl	800567c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800a1ac:	2000      	movs	r0, #0
 800a1ae:	f7fd fc7d 	bl	8007aac <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800a1b2:	2001      	movs	r0, #1
 800a1b4:	f7fd fc7a 	bl	8007aac <DCM_brakeMot>
				break;
 800a1b8:	bf00      	nop
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -?
 800a1ba:	e024      	b.n	800a206 <MOT_turn+0x25a>
		while( Get_NowAngle() > st_info.f_angle1 ){			// ??
 800a1bc:	f7fb f9f6 	bl	80055ac <Get_NowAngle>
 800a1c0:	eeb0 7a40 	vmov.f32	s14, s0
 800a1c4:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800a1c8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a1cc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a1d0:	dce5      	bgt.n	800a19e <MOT_turn+0x1f2>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -?
 800a1d2:	e018      	b.n	800a206 <MOT_turn+0x25a>
			}				// ??
		}
	}
	else{
		while( Get_NowAngle() < st_info.f_angle1 ){			// ??
			if( SYS_isOutOfCtrl() == TRUE ){
 800a1d4:	f7fd fc34 	bl	8007a40 <SYS_isOutOfCtrl>
 800a1d8:	4603      	mov	r3, r0
 800a1da:	2b00      	cmp	r3, #0
 800a1dc:	d008      	beq.n	800a1f0 <MOT_turn+0x244>
				CTRL_stop();
 800a1de:	f7fb fa4d 	bl	800567c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800a1e2:	2000      	movs	r0, #0
 800a1e4:	f7fd fc62 	bl	8007aac <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800a1e8:	2001      	movs	r0, #1
 800a1ea:	f7fd fc5f 	bl	8007aac <DCM_brakeMot>
				break;
 800a1ee:	e00a      	b.n	800a206 <MOT_turn+0x25a>
		while( Get_NowAngle() < st_info.f_angle1 ){			// ??
 800a1f0:	f7fb f9dc 	bl	80055ac <Get_NowAngle>
 800a1f4:	eeb0 7a40 	vmov.f32	s14, s0
 800a1f8:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800a1fc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a200:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a204:	d4e6      	bmi.n	800a1d4 <MOT_turn+0x228>
//	printf("finish\n");

	/* ------ */
	/*  ?  */
	/* ------ */
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -?
 800a206:	79fb      	ldrb	r3, [r7, #7]
 800a208:	2b00      	cmp	r3, #0
 800a20a:	d005      	beq.n	800a218 <MOT_turn+0x26c>
 800a20c:	79fb      	ldrb	r3, [r7, #7]
 800a20e:	2b02      	cmp	r3, #2
 800a210:	d002      	beq.n	800a218 <MOT_turn+0x26c>
 800a212:	79fb      	ldrb	r3, [r7, #7]
 800a214:	2b04      	cmp	r3, #4
 800a216:	d159      	bne.n	800a2cc <MOT_turn+0x320>
		f_angle3			= ( Get_TrgtAngleS() - st_info.f_lastAngleS ) / 2 * ( Get_TrgtAngleS() - st_info.f_lastAngleS ) / st_info.f_accAngleS3;		// 3[rad]
 800a218:	f7fb f9e4 	bl	80055e4 <Get_TrgtAngleS>
 800a21c:	eeb0 7a40 	vmov.f32	s14, s0
 800a220:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800a224:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a228:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800a22c:	ee87 8a87 	vdiv.f32	s16, s15, s14
 800a230:	f7fb f9d8 	bl	80055e4 <Get_TrgtAngleS>
 800a234:	eeb0 7a40 	vmov.f32	s14, s0
 800a238:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800a23c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a240:	ee68 6a27 	vmul.f32	s13, s16, s15
 800a244:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800a248:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a24c:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		f_angle3			= -1 * f_angle3;
 800a250:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800a254:	eef1 7a67 	vneg.f32	s15, s15
 800a258:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		if( f_angle3 > A3_MIN*-1 ) f_angle3 = A3_MIN * -1;																	// ?
 800a25c:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800a260:	ed9f 7a17 	vldr	s14, [pc, #92]	; 800a2c0 <MOT_turn+0x314>
 800a264:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a268:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a26c:	dd02      	ble.n	800a274 <MOT_turn+0x2c8>
 800a26e:	4b15      	ldr	r3, [pc, #84]	; (800a2c4 <MOT_turn+0x318>)
 800a270:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		st_info.f_angle1_2		= st_info.f_angle - f_angle3;// 1+2[rad]
 800a274:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 800a278:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800a27c:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a280:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
 800a284:	e052      	b.n	800a32c <MOT_turn+0x380>
 800a286:	bf00      	nop
 800a288:	410cbe45 	.word	0x410cbe45
 800a28c:	bfc90fd0 	.word	0xbfc90fd0
 800a290:	3fc90fd0 	.word	0x3fc90fd0
 800a294:	c0490fd0 	.word	0xc0490fd0
 800a298:	40490fd0 	.word	0x40490fd0
 800a29c:	c0c90fd0 	.word	0xc0c90fd0
 800a2a0:	40c90fd0 	.word	0x40c90fd0
 800a2a4:	08017da4 	.word	0x08017da4
 800a2a8:	00000000 	.word	0x00000000
 800a2ac:	200002e4 	.word	0x200002e4
 800a2b0:	bedf66e8 	.word	0xbedf66e8
 800a2b4:	bedf66e8 	.word	0xbedf66e8
 800a2b8:	3edf66e8 	.word	0x3edf66e8
 800a2bc:	3edf66e8 	.word	0x3edf66e8
 800a2c0:	beb2b8b9 	.word	0xbeb2b8b9
 800a2c4:	beb2b8b9 	.word	0xbeb2b8b9
 800a2c8:	3eb2b8b9 	.word	0x3eb2b8b9

	}
	else{
		f_angle3			= ( Get_TrgtAngleS() - st_info.f_lastAngleS ) / 2 * ( Get_TrgtAngleS() - st_info.f_lastAngleS ) / st_info.f_accAngleS3;		// 3[rad]
 800a2cc:	f7fb f98a 	bl	80055e4 <Get_TrgtAngleS>
 800a2d0:	eeb0 7a40 	vmov.f32	s14, s0
 800a2d4:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800a2d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a2dc:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800a2e0:	ee87 8a87 	vdiv.f32	s16, s15, s14
 800a2e4:	f7fb f97e 	bl	80055e4 <Get_TrgtAngleS>
 800a2e8:	eeb0 7a40 	vmov.f32	s14, s0
 800a2ec:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800a2f0:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a2f4:	ee68 6a27 	vmul.f32	s13, s16, s15
 800a2f8:	ed97 7a18 	vldr	s14, [r7, #96]	; 0x60
 800a2fc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800a300:	edc7 7a21 	vstr	s15, [r7, #132]	; 0x84
		if( f_angle3 < A3_MIN ) f_angle3 = A3_MIN;																			// ?
 800a304:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800a308:	ed1f 7a11 	vldr	s14, [pc, #-68]	; 800a2c8 <MOT_turn+0x31c>
 800a30c:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a310:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a314:	d502      	bpl.n	800a31c <MOT_turn+0x370>
 800a316:	4b88      	ldr	r3, [pc, #544]	; (800a538 <MOT_turn+0x58c>)
 800a318:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		st_info.f_angle1_2		= st_info.f_angle - f_angle3;																// 1+2[rad]
 800a31c:	ed97 7a1c 	vldr	s14, [r7, #112]	; 0x70
 800a320:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800a324:	ee77 7a67 	vsub.f32	s15, s14, s15
 800a328:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
//		printf("   [f_angle3]%d [f_angle1_2]%d\n\r", (int32_t)f_angle3, (int32_t)	st_info.f_angle1_2 );
	}
//	printf("[f_TrgtAngleS] %5.2f,st_info.f_angle1_2%5.2f,f_angle2%5.2f\n\r",f_TrgtAngleS,st_info.f_angle1_2,f_angle3);
	st_data.en_type			= CTRL_CONST_TRUN;
 800a32c:	2308      	movs	r3, #8
 800a32e:	723b      	strb	r3, [r7, #8]
	st_data.f_acc			= 0;						// ???
 800a330:	f04f 0300 	mov.w	r3, #0
 800a334:	613b      	str	r3, [r7, #16]
	st_data.f_now			= 0;						// 
 800a336:	f04f 0300 	mov.w	r3, #0
 800a33a:	617b      	str	r3, [r7, #20]
	st_data.f_trgt			= 0;						// 
 800a33c:	f04f 0300 	mov.w	r3, #0
 800a340:	61bb      	str	r3, [r7, #24]
	st_data.f_nowDist		= 0;						// ??
 800a342:	f04f 0300 	mov.w	r3, #0
 800a346:	61fb      	str	r3, [r7, #28]
	st_data.f_dist			= 0;						// ?
 800a348:	f04f 0300 	mov.w	r3, #0
 800a34c:	623b      	str	r3, [r7, #32]
	st_data.f_accAngleS		= 0;						// 
 800a34e:	f04f 0300 	mov.w	r3, #0
 800a352:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_nowAngleS		= Get_TrgtAngleS();				// 
 800a354:	f7fb f946 	bl	80055e4 <Get_TrgtAngleS>
 800a358:	eef0 7a40 	vmov.f32	s15, s0
 800a35c:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	st_data.f_trgtAngleS		= Get_TrgtAngleS();				// 
 800a360:	f7fb f940 	bl	80055e4 <Get_TrgtAngleS>
 800a364:	eef0 7a40 	vmov.f32	s15, s0
 800a368:	edc7 7a0b 	vstr	s15, [r7, #44]	; 0x2c
	st_data.f_nowAngle		= st_info.f_angle1;			// 
 800a36c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800a36e:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_angle			= st_info.f_angle1_2;			// 
 800a370:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a372:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_time 			= 0;						// ? [sec] ? ??
 800a374:	f04f 0300 	mov.w	r3, #0
 800a378:	60fb      	str	r3, [r7, #12]
	CTRL_setData( &st_data );							// ???
 800a37a:	f107 0308 	add.w	r3, r7, #8
 800a37e:	4618      	mov	r0, r3
 800a380:	f7fb fa10 	bl	80057a4 <CTRL_setData>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -?
 800a384:	79fb      	ldrb	r3, [r7, #7]
 800a386:	2b00      	cmp	r3, #0
 800a388:	d015      	beq.n	800a3b6 <MOT_turn+0x40a>
 800a38a:	79fb      	ldrb	r3, [r7, #7]
 800a38c:	2b02      	cmp	r3, #2
 800a38e:	d012      	beq.n	800a3b6 <MOT_turn+0x40a>
 800a390:	79fb      	ldrb	r3, [r7, #7]
 800a392:	2b04      	cmp	r3, #4
 800a394:	d129      	bne.n	800a3ea <MOT_turn+0x43e>
		while( Get_NowAngle() > st_info.f_angle1_2 ){			// ??
 800a396:	e00e      	b.n	800a3b6 <MOT_turn+0x40a>
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS);
			if( SYS_isOutOfCtrl() == TRUE ){
 800a398:	f7fd fb52 	bl	8007a40 <SYS_isOutOfCtrl>
 800a39c:	4603      	mov	r3, r0
 800a39e:	2b00      	cmp	r3, #0
 800a3a0:	d009      	beq.n	800a3b6 <MOT_turn+0x40a>
				CTRL_stop();
 800a3a2:	f7fb f96b 	bl	800567c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800a3a6:	2000      	movs	r0, #0
 800a3a8:	f7fd fb80 	bl	8007aac <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800a3ac:	2001      	movs	r0, #1
 800a3ae:	f7fd fb7d 	bl	8007aac <DCM_brakeMot>
				break;
 800a3b2:	bf00      	nop
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -?
 800a3b4:	e024      	b.n	800a400 <MOT_turn+0x454>
		while( Get_NowAngle() > st_info.f_angle1_2 ){			// ??
 800a3b6:	f7fb f8f9 	bl	80055ac <Get_NowAngle>
 800a3ba:	eeb0 7a40 	vmov.f32	s14, s0
 800a3be:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800a3c2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a3c6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3ca:	dce5      	bgt.n	800a398 <MOT_turn+0x3ec>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -?
 800a3cc:	e018      	b.n	800a400 <MOT_turn+0x454>
	}
	else{
		while( Get_NowAngle() < st_info.f_angle1_2 ){			// ??
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d  \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS);
			if( SYS_isOutOfCtrl() == TRUE ){
 800a3ce:	f7fd fb37 	bl	8007a40 <SYS_isOutOfCtrl>
 800a3d2:	4603      	mov	r3, r0
 800a3d4:	2b00      	cmp	r3, #0
 800a3d6:	d008      	beq.n	800a3ea <MOT_turn+0x43e>
				CTRL_stop();
 800a3d8:	f7fb f950 	bl	800567c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800a3dc:	2000      	movs	r0, #0
 800a3de:	f7fd fb65 	bl	8007aac <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800a3e2:	2001      	movs	r0, #1
 800a3e4:	f7fd fb62 	bl	8007aac <DCM_brakeMot>
				break;
 800a3e8:	e00a      	b.n	800a400 <MOT_turn+0x454>
		while( Get_NowAngle() < st_info.f_angle1_2 ){			// ??
 800a3ea:	f7fb f8df 	bl	80055ac <Get_NowAngle>
 800a3ee:	eeb0 7a40 	vmov.f32	s14, s0
 800a3f2:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800a3f6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a3fa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a3fe:	d4e6      	bmi.n	800a3ce <MOT_turn+0x422>
//	printf("finish2\n");

	/* ------ */
	/*  ?  */
	/* ------ */
	st_data.en_type			= CTRL_DEC_TRUN;
 800a400:	2309      	movs	r3, #9
 800a402:	723b      	strb	r3, [r7, #8]
	st_data.f_acc			= 0;						// ?
 800a404:	f04f 0300 	mov.w	r3, #0
 800a408:	613b      	str	r3, [r7, #16]
	st_data.f_now			= 0;						// 
 800a40a:	f04f 0300 	mov.w	r3, #0
 800a40e:	617b      	str	r3, [r7, #20]
	st_data.f_trgt			= 0;						// 
 800a410:	f04f 0300 	mov.w	r3, #0
 800a414:	61bb      	str	r3, [r7, #24]
	st_data.f_nowDist		= 0;						// ?
 800a416:	f04f 0300 	mov.w	r3, #0
 800a41a:	61fb      	str	r3, [r7, #28]
	st_data.f_dist			= 0;						// ?
 800a41c:	f04f 0300 	mov.w	r3, #0
 800a420:	623b      	str	r3, [r7, #32]
	st_data.f_accAngleS		= st_info.f_accAngleS3;		// 
 800a422:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a424:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_nowAngleS		= Get_TrgtAngleS();				// 
 800a426:	f7fb f8dd 	bl	80055e4 <Get_TrgtAngleS>
 800a42a:	eef0 7a40 	vmov.f32	s15, s0
 800a42e:	edc7 7a0a 	vstr	s15, [r7, #40]	; 0x28
	st_data.f_trgtAngleS		= 0;						// 
 800a432:	f04f 0300 	mov.w	r3, #0
 800a436:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_nowAngle		= st_info.f_angle1_2;		// 
 800a438:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a43a:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_angle			= st_info.f_angle;			// 
 800a43c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800a43e:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_time 			= 0;						// ? [sec] ? ??
 800a440:	f04f 0300 	mov.w	r3, #0
 800a444:	60fb      	str	r3, [r7, #12]
	CTRL_setData( &st_data );							// ???
 800a446:	f107 0308 	add.w	r3, r7, #8
 800a44a:	4618      	mov	r0, r3
 800a44c:	f7fb f9aa 	bl	80057a4 <CTRL_setData>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -?
 800a450:	79fb      	ldrb	r3, [r7, #7]
 800a452:	2b00      	cmp	r3, #0
 800a454:	d023      	beq.n	800a49e <MOT_turn+0x4f2>
 800a456:	79fb      	ldrb	r3, [r7, #7]
 800a458:	2b02      	cmp	r3, #2
 800a45a:	d020      	beq.n	800a49e <MOT_turn+0x4f2>
 800a45c:	79fb      	ldrb	r3, [r7, #7]
 800a45e:	2b04      	cmp	r3, #4
 800a460:	d148      	bne.n	800a4f4 <MOT_turn+0x548>
		while( Get_NowAngle() > ( st_info.f_angle) ){		// ??
 800a462:	e01c      	b.n	800a49e <MOT_turn+0x4f2>
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d  \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS );
			if( SYS_isOutOfCtrl() == TRUE ){
 800a464:	f7fd faec 	bl	8007a40 <SYS_isOutOfCtrl>
 800a468:	4603      	mov	r3, r0
 800a46a:	2b00      	cmp	r3, #0
 800a46c:	d008      	beq.n	800a480 <MOT_turn+0x4d4>
				CTRL_stop();
 800a46e:	f7fb f905 	bl	800567c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800a472:	2000      	movs	r0, #0
 800a474:	f7fd fb1a 	bl	8007aac <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800a478:	2001      	movs	r0, #1
 800a47a:	f7fd fb17 	bl	8007aac <DCM_brakeMot>
				break;
 800a47e:	e01b      	b.n	800a4b8 <MOT_turn+0x50c>
			}				// ??
			if((escape_wait>2.0)&&(search_flag == TRUE))break;
 800a480:	4b2e      	ldr	r3, [pc, #184]	; (800a53c <MOT_turn+0x590>)
 800a482:	edd3 7a00 	vldr	s15, [r3]
 800a486:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800a48a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a48e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a492:	dc00      	bgt.n	800a496 <MOT_turn+0x4ea>
 800a494:	e003      	b.n	800a49e <MOT_turn+0x4f2>
 800a496:	4b2a      	ldr	r3, [pc, #168]	; (800a540 <MOT_turn+0x594>)
 800a498:	781b      	ldrb	r3, [r3, #0]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d10b      	bne.n	800a4b6 <MOT_turn+0x50a>
		while( Get_NowAngle() > ( st_info.f_angle) ){		// ??
 800a49e:	f7fb f885 	bl	80055ac <Get_NowAngle>
 800a4a2:	eeb0 7a40 	vmov.f32	s14, s0
 800a4a6:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800a4aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a4ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4b2:	dcd7      	bgt.n	800a464 <MOT_turn+0x4b8>
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -?
 800a4b4:	e02b      	b.n	800a50e <MOT_turn+0x562>
			if((escape_wait>2.0)&&(search_flag == TRUE))break;
 800a4b6:	bf00      	nop
	if( ( en_type == MOT_R90 ) || ( en_type == MOT_R180 ) || ( en_type == MOT_R360 ) ){		// -?
 800a4b8:	e029      	b.n	800a50e <MOT_turn+0x562>
	}
	else{
		while( Get_NowAngle() < ( st_info.f_angle ) ){		// ??
//			DCMC_getAngleSpeedFB(&f_err);
//			printf("[NOW]%d [Trgt]%d [TrgtS]%d  \n\r", (int32_t)f_NowAngle, (int32_t)f_TrgtAngle, (int32_t)f_TrgtAngleS);
			if( SYS_isOutOfCtrl() == TRUE ){
 800a4ba:	f7fd fac1 	bl	8007a40 <SYS_isOutOfCtrl>
 800a4be:	4603      	mov	r3, r0
 800a4c0:	2b00      	cmp	r3, #0
 800a4c2:	d008      	beq.n	800a4d6 <MOT_turn+0x52a>
				CTRL_stop();
 800a4c4:	f7fb f8da 	bl	800567c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800a4c8:	2000      	movs	r0, #0
 800a4ca:	f7fd faef 	bl	8007aac <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800a4ce:	2001      	movs	r0, #1
 800a4d0:	f7fd faec 	bl	8007aac <DCM_brakeMot>
				break;
 800a4d4:	e01b      	b.n	800a50e <MOT_turn+0x562>
			}				// ??
			if((escape_wait>2.0)&&(search_flag == TRUE))break;
 800a4d6:	4b19      	ldr	r3, [pc, #100]	; (800a53c <MOT_turn+0x590>)
 800a4d8:	edd3 7a00 	vldr	s15, [r3]
 800a4dc:	eeb0 7a00 	vmov.f32	s14, #0	; 0x40000000  2.0
 800a4e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 800a4e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a4e8:	dc00      	bgt.n	800a4ec <MOT_turn+0x540>
 800a4ea:	e003      	b.n	800a4f4 <MOT_turn+0x548>
 800a4ec:	4b14      	ldr	r3, [pc, #80]	; (800a540 <MOT_turn+0x594>)
 800a4ee:	781b      	ldrb	r3, [r3, #0]
 800a4f0:	2b00      	cmp	r3, #0
 800a4f2:	d10b      	bne.n	800a50c <MOT_turn+0x560>
		while( Get_NowAngle() < ( st_info.f_angle ) ){		// ??
 800a4f4:	f7fb f85a 	bl	80055ac <Get_NowAngle>
 800a4f8:	eeb0 7a40 	vmov.f32	s14, s0
 800a4fc:	edd7 7a1c 	vldr	s15, [r7, #112]	; 0x70
 800a500:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a504:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a508:	d4d7      	bmi.n	800a4ba <MOT_turn+0x50e>
 800a50a:	e000      	b.n	800a50e <MOT_turn+0x562>
			if((escape_wait>2.0)&&(search_flag == TRUE))break;
 800a50c:	bf00      	nop
//			log_in(f_TrgtAngle);
		}
	}
//	printf("finish3\n");
	/*  */
	LL_mDelay(200);				// ?
 800a50e:	20c8      	movs	r0, #200	; 0xc8
 800a510:	f007 fb28 	bl	8011b64 <LL_mDelay>
	CTRL_stop();			// 
 800a514:	f7fb f8b2 	bl	800567c <CTRL_stop>
	DCM_brakeMot( DCM_R );		// 
 800a518:	2000      	movs	r0, #0
 800a51a:	f7fd fac7 	bl	8007aac <DCM_brakeMot>
	DCM_brakeMot( DCM_L );		// 
 800a51e:	2001      	movs	r0, #1
 800a520:	f7fd fac4 	bl	8007aac <DCM_brakeMot>
	GYRO_endErrChkAngle();					// ??
 800a524:	f7fd fe22 	bl	800816c <GYRO_endErrChkAngle>
	CTRL_clrNowData();
 800a528:	f7fb f902 	bl	8005730 <CTRL_clrNowData>
}
 800a52c:	bf00      	nop
 800a52e:	3788      	adds	r7, #136	; 0x88
 800a530:	46bd      	mov	sp, r7
 800a532:	ecbd 8b02 	vpop	{d8}
 800a536:	bd80      	pop	{r7, pc}
 800a538:	3eb2b8b9 	.word	0x3eb2b8b9
 800a53c:	200006ec 	.word	0x200006ec
 800a540:	200002e8 	.word	0x200002e8

0800a544 <MOT_setSuraStaSpeed>:

void MOT_setSuraStaSpeed( float f_speed )
{
 800a544:	b480      	push	{r7}
 800a546:	b083      	sub	sp, #12
 800a548:	af00      	add	r7, sp, #0
 800a54a:	ed87 0a01 	vstr	s0, [r7, #4]
	f_MotSuraStaSpeed = f_speed;
 800a54e:	4a04      	ldr	r2, [pc, #16]	; (800a560 <MOT_setSuraStaSpeed+0x1c>)
 800a550:	687b      	ldr	r3, [r7, #4]
 800a552:	6013      	str	r3, [r2, #0]

}
 800a554:	bf00      	nop
 800a556:	370c      	adds	r7, #12
 800a558:	46bd      	mov	sp, r7
 800a55a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a55e:	4770      	bx	lr
 800a560:	200002a8 	.word	0x200002a8

0800a564 <MOT_getSuraStaSpeed>:

float MOT_getSuraStaSpeed( void )
{
 800a564:	b480      	push	{r7}
 800a566:	af00      	add	r7, sp, #0
	return f_MotSuraStaSpeed;
 800a568:	4b04      	ldr	r3, [pc, #16]	; (800a57c <MOT_getSuraStaSpeed+0x18>)
 800a56a:	681b      	ldr	r3, [r3, #0]
 800a56c:	ee07 3a90 	vmov	s15, r3
}
 800a570:	eeb0 0a67 	vmov.f32	s0, s15
 800a574:	46bd      	mov	sp, r7
 800a576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57a:	4770      	bx	lr
 800a57c:	200002a8 	.word	0x200002a8

0800a580 <MOT_setTrgtSpeed>:

float MOT_setTrgtSpeed(float f_speed)
{
 800a580:	b480      	push	{r7}
 800a582:	b083      	sub	sp, #12
 800a584:	af00      	add	r7, sp, #0
 800a586:	ed87 0a01 	vstr	s0, [r7, #4]
	f_MotTrgtSpeed = f_speed;
 800a58a:	4a07      	ldr	r2, [pc, #28]	; (800a5a8 <MOT_setTrgtSpeed+0x28>)
 800a58c:	687b      	ldr	r3, [r7, #4]
 800a58e:	6013      	str	r3, [r2, #0]
	return f_MotTrgtSpeed;
 800a590:	4b05      	ldr	r3, [pc, #20]	; (800a5a8 <MOT_setTrgtSpeed+0x28>)
 800a592:	681b      	ldr	r3, [r3, #0]
 800a594:	ee07 3a90 	vmov	s15, r3
}
 800a598:	eeb0 0a67 	vmov.f32	s0, s15
 800a59c:	370c      	adds	r7, #12
 800a59e:	46bd      	mov	sp, r7
 800a5a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5a4:	4770      	bx	lr
 800a5a6:	bf00      	nop
 800a5a8:	200002a4 	.word	0x200002a4

0800a5ac <MOT_setNowSpeed>:

void MOT_setNowSpeed(float f_speed)
{
 800a5ac:	b480      	push	{r7}
 800a5ae:	b083      	sub	sp, #12
 800a5b0:	af00      	add	r7, sp, #0
 800a5b2:	ed87 0a01 	vstr	s0, [r7, #4]
	f_MotNowSpeed = f_speed;
 800a5b6:	4a04      	ldr	r2, [pc, #16]	; (800a5c8 <MOT_setNowSpeed+0x1c>)
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	6013      	str	r3, [r2, #0]
}
 800a5bc:	bf00      	nop
 800a5be:	370c      	adds	r7, #12
 800a5c0:	46bd      	mov	sp, r7
 800a5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5c6:	4770      	bx	lr
 800a5c8:	200002a0 	.word	0x200002a0

0800a5cc <MOT_goHitBackWall>:

void MOT_goHitBackWall(void)
{
 800a5cc:	b580      	push	{r7, lr}
 800a5ce:	b09e      	sub	sp, #120	; 0x78
 800a5d0:	af00      	add	r7, sp, #0

	/* ---------------- */
	/*  ?  */
	/* ---------------- */
	/* ? */
	st_info.f_acc1= 1200;												// 1[rad/s^2]												// 3[rad/s^2]
 800a5d2:	4b24      	ldr	r3, [pc, #144]	; (800a664 <MOT_goHitBackWall+0x98>)
 800a5d4:	63bb      	str	r3, [r7, #56]	; 0x38

	GYRO_staErrChkAngle();			// ??
 800a5d6:	f7fd fdb7 	bl	8008148 <GYRO_staErrChkAngle>
	/*      ?      */
	/* ================ */
	/* ------ */
	/*  ??  */
	/* ------ */
	st_data.en_type			= CTRL_HIT_WALL;
 800a5da:	2306      	movs	r3, #6
 800a5dc:	713b      	strb	r3, [r7, #4]
	st_data.f_acc			= st_info.f_acc1;						// ???
 800a5de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800a5e0:	60fb      	str	r3, [r7, #12]
	st_data.f_now			= 0;						// 
 800a5e2:	f04f 0300 	mov.w	r3, #0
 800a5e6:	613b      	str	r3, [r7, #16]
	st_data.f_trgt			= 0;						// 
 800a5e8:	f04f 0300 	mov.w	r3, #0
 800a5ec:	617b      	str	r3, [r7, #20]
	st_data.f_nowDist		= 0;						// ??
 800a5ee:	f04f 0300 	mov.w	r3, #0
 800a5f2:	61bb      	str	r3, [r7, #24]
	st_data.f_dist			= 0;						// ?
 800a5f4:	f04f 0300 	mov.w	r3, #0
 800a5f8:	61fb      	str	r3, [r7, #28]
	st_data.f_accAngleS		= 0;		// 
 800a5fa:	f04f 0300 	mov.w	r3, #0
 800a5fe:	623b      	str	r3, [r7, #32]
	st_data.f_nowAngleS		= 0;						// 
 800a600:	f04f 0300 	mov.w	r3, #0
 800a604:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_trgtAngleS		= 0;		// 
 800a606:	f04f 0300 	mov.w	r3, #0
 800a60a:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngle		= 0;						// 
 800a60c:	f04f 0300 	mov.w	r3, #0
 800a610:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_angle			= 0;			// 
 800a612:	f04f 0300 	mov.w	r3, #0
 800a616:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_time 			= 0;						// ? [sec] ? ??
 800a618:	f04f 0300 	mov.w	r3, #0
 800a61c:	60bb      	str	r3, [r7, #8]
	CTRL_clrData();										// /
 800a61e:	f7fb f83d 	bl	800569c <CTRL_clrData>
	CTRL_setData( &st_data );							// ???
 800a622:	1d3b      	adds	r3, r7, #4
 800a624:	4618      	mov	r0, r3
 800a626:	f7fb f8bd 	bl	80057a4 <CTRL_setData>
	DCM_staMotAll();									// ON
 800a62a:	f7fd fa63 	bl	8007af4 <DCM_staMotAll>
//	printf(" %f  %f\r\n",st_data.f_trgt,st_data.f_dist);

	/**/
	LL_mDelay(400);				// ?
 800a62e:	f44f 70c8 	mov.w	r0, #400	; 0x190
 800a632:	f007 fa97 	bl	8011b64 <LL_mDelay>
	CTRL_stop();			// 
 800a636:	f7fb f821 	bl	800567c <CTRL_stop>
	DCM_brakeMot( DCM_R );		// 
 800a63a:	2000      	movs	r0, #0
 800a63c:	f7fd fa36 	bl	8007aac <DCM_brakeMot>
	DCM_brakeMot( DCM_L );		// 
 800a640:	2001      	movs	r0, #1
 800a642:	f7fd fa33 	bl	8007aac <DCM_brakeMot>

	LL_mDelay(100);
 800a646:	2064      	movs	r0, #100	; 0x64
 800a648:	f007 fa8c 	bl	8011b64 <LL_mDelay>

	f_MotNowSpeed = 0.0f;		//
 800a64c:	4b06      	ldr	r3, [pc, #24]	; (800a668 <MOT_goHitBackWall+0x9c>)
 800a64e:	f04f 0200 	mov.w	r2, #0
 800a652:	601a      	str	r2, [r3, #0]

	GYRO_endErrChkAngle();					// ??
 800a654:	f7fd fd8a 	bl	800816c <GYRO_endErrChkAngle>
	CTRL_clrNowData();
 800a658:	f7fb f86a 	bl	8005730 <CTRL_clrNowData>

}
 800a65c:	bf00      	nop
 800a65e:	3778      	adds	r7, #120	; 0x78
 800a660:	46bd      	mov	sp, r7
 800a662:	bd80      	pop	{r7, pc}
 800a664:	44960000 	.word	0x44960000
 800a668:	200002a0 	.word	0x200002a0
 800a66c:	00000000 	.word	0x00000000

0800a670 <MOT_goSla>:

void MOT_goSla( enMOT_SURA_CMD en_type, stSLA* p_sla )
{
 800a670:	b5b0      	push	{r4, r5, r7, lr}
 800a672:	b0a2      	sub	sp, #136	; 0x88
 800a674:	af00      	add	r7, sp, #0
 800a676:	4603      	mov	r3, r0
 800a678:	6039      	str	r1, [r7, #0]
 800a67a:	71fb      	strb	r3, [r7, #7]

	/* ---------------- */
	/*  ?  */
	/* ---------------- */
	/* ? */
	st_info.f_acc1 		= 0;																// ?1[mm/s^2]
 800a67c:	f04f 0300 	mov.w	r3, #0
 800a680:	643b      	str	r3, [r7, #64]	; 0x40
	st_info.f_acc3 		= 0;																// ?3[mm/s^2]
 800a682:	f04f 0300 	mov.w	r3, #0
 800a686:	647b      	str	r3, [r7, #68]	; 0x44

	/*  */
	st_info.f_now		= p_sla->f_speed;													// 
 800a688:	683b      	ldr	r3, [r7, #0]
 800a68a:	681b      	ldr	r3, [r3, #0]
 800a68c:	64bb      	str	r3, [r7, #72]	; 0x48
	st_info.f_trgt		= p_sla->f_speed;													// 
 800a68e:	683b      	ldr	r3, [r7, #0]
 800a690:	681b      	ldr	r3, [r3, #0]
 800a692:	64fb      	str	r3, [r7, #76]	; 0x4c
	st_info.f_last		= p_sla->f_speed;													// 
 800a694:	683b      	ldr	r3, [r7, #0]
 800a696:	681b      	ldr	r3, [r3, #0]
 800a698:	653b      	str	r3, [r7, #80]	; 0x50

	/*  */
	st_info.f_dist		= 0;																// 
 800a69a:	f04f 0300 	mov.w	r3, #0
 800a69e:	657b      	str	r3, [r7, #84]	; 0x54
	st_info.f_l1		= 0;																// 1[mm]
 800a6a0:	f04f 0300 	mov.w	r3, #0
 800a6a4:	65bb      	str	r3, [r7, #88]	; 0x58
	st_info.f_l1_2		= 0;																// 1+2[mm]
 800a6a6:	f04f 0300 	mov.w	r3, #0
 800a6aa:	65fb      	str	r3, [r7, #92]	; 0x5c

	/*  */
	st_info.f_accAngleS1= p_sla->f_angAcc;													// 1[deg/s^2]
 800a6ac:	683b      	ldr	r3, [r7, #0]
 800a6ae:	685b      	ldr	r3, [r3, #4]
 800a6b0:	663b      	str	r3, [r7, #96]	; 0x60
	st_info.f_accAngleS3= p_sla->f_angAcc;													// 3[deg/s^2]
 800a6b2:	683b      	ldr	r3, [r7, #0]
 800a6b4:	685b      	ldr	r3, [r3, #4]
 800a6b6:	667b      	str	r3, [r7, #100]	; 0x64

	/*  */
	st_info.f_nowAngleS	= 0;																// [deg/s]
 800a6b8:	f04f 0300 	mov.w	r3, #0
 800a6bc:	66bb      	str	r3, [r7, #104]	; 0x68
	st_info.f_trgtAngleS= p_sla->f_angvel;													// 
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	689b      	ldr	r3, [r3, #8]
 800a6c2:	66fb      	str	r3, [r7, #108]	; 0x6c
	st_info.f_lastAngleS= 0;																// 
 800a6c4:	f04f 0300 	mov.w	r3, #0
 800a6c8:	673b      	str	r3, [r7, #112]	; 0x70

	/*  */
	st_info.f_angle		= p_sla->f_ang_Total;												// [deg]
 800a6ca:	683b      	ldr	r3, [r7, #0]
 800a6cc:	6a1b      	ldr	r3, [r3, #32]
 800a6ce:	677b      	str	r3, [r7, #116]	; 0x74
	st_info.f_angle1	= p_sla->f_ang_AccEnd;												// 1[deg]
 800a6d0:	683b      	ldr	r3, [r7, #0]
 800a6d2:	699b      	ldr	r3, [r3, #24]
 800a6d4:	67bb      	str	r3, [r7, #120]	; 0x78
	st_info.f_angle1_2	= p_sla->f_ang_ConstEnd;											// 1+2[deg]
 800a6d6:	683b      	ldr	r3, [r7, #0]
 800a6d8:	69db      	ldr	r3, [r3, #28]
 800a6da:	67fb      	str	r3, [r7, #124]	; 0x7c

	/*  */
	if( ( en_type == MOT_R90S ) ||
 800a6dc:	79fb      	ldrb	r3, [r7, #7]
 800a6de:	2b00      	cmp	r3, #0
 800a6e0:	d00e      	beq.n	800a700 <MOT_goSla+0x90>
 800a6e2:	79fb      	ldrb	r3, [r7, #7]
 800a6e4:	2b02      	cmp	r3, #2
 800a6e6:	d00b      	beq.n	800a700 <MOT_goSla+0x90>
		( en_type == MOT_R45S_S2N ) || ( en_type == MOT_R45S_N2S ) ||
 800a6e8:	79fb      	ldrb	r3, [r7, #7]
 800a6ea:	2b04      	cmp	r3, #4
 800a6ec:	d008      	beq.n	800a700 <MOT_goSla+0x90>
 800a6ee:	79fb      	ldrb	r3, [r7, #7]
 800a6f0:	2b06      	cmp	r3, #6
 800a6f2:	d005      	beq.n	800a700 <MOT_goSla+0x90>
		( en_type == MOT_R90S_N ) ||
 800a6f4:	79fb      	ldrb	r3, [r7, #7]
 800a6f6:	2b08      	cmp	r3, #8
 800a6f8:	d002      	beq.n	800a700 <MOT_goSla+0x90>
		( en_type == MOT_R135S_S2N ) || ( en_type == MOT_R135S_N2S )
 800a6fa:	79fb      	ldrb	r3, [r7, #7]
 800a6fc:	2b0a      	cmp	r3, #10
 800a6fe:	d11e      	bne.n	800a73e <MOT_goSla+0xce>
	){
		st_info.f_accAngleS1 *= -1;
 800a700:	edd7 7a18 	vldr	s15, [r7, #96]	; 0x60
 800a704:	eef1 7a67 	vneg.f32	s15, s15
 800a708:	edc7 7a18 	vstr	s15, [r7, #96]	; 0x60
		st_info.f_trgtAngleS *= -1;
 800a70c:	edd7 7a1b 	vldr	s15, [r7, #108]	; 0x6c
 800a710:	eef1 7a67 	vneg.f32	s15, s15
 800a714:	edc7 7a1b 	vstr	s15, [r7, #108]	; 0x6c
		st_info.f_angle      *= -1;
 800a718:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800a71c:	eef1 7a67 	vneg.f32	s15, s15
 800a720:	edc7 7a1d 	vstr	s15, [r7, #116]	; 0x74
		st_info.f_angle1     *= -1;
 800a724:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800a728:	eef1 7a67 	vneg.f32	s15, s15
 800a72c:	edc7 7a1e 	vstr	s15, [r7, #120]	; 0x78
		st_info.f_angle1_2   *= -1;
 800a730:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 800a734:	eef1 7a67 	vneg.f32	s15, s15
 800a738:	edc7 7a1f 	vstr	s15, [r7, #124]	; 0x7c
 800a73c:	e005      	b.n	800a74a <MOT_goSla+0xda>
	}
	else{
		st_info.f_accAngleS3 *= -1;
 800a73e:	edd7 7a19 	vldr	s15, [r7, #100]	; 0x64
 800a742:	eef1 7a67 	vneg.f32	s15, s15
 800a746:	edc7 7a19 	vstr	s15, [r7, #100]	; 0x64
	}

	/* ?????? */
	if( ( en_type == MOT_R45S_N2S ) || ( en_type == MOT_L45S_N2S ) || ( en_type == MOT_R135S_N2S ) || ( en_type == MOT_L135S_N2S ) ){ 		// ??
 800a74a:	79fb      	ldrb	r3, [r7, #7]
 800a74c:	2b04      	cmp	r3, #4
 800a74e:	d008      	beq.n	800a762 <MOT_goSla+0xf2>
 800a750:	79fb      	ldrb	r3, [r7, #7]
 800a752:	2b05      	cmp	r3, #5
 800a754:	d005      	beq.n	800a762 <MOT_goSla+0xf2>
 800a756:	79fb      	ldrb	r3, [r7, #7]
 800a758:	2b0a      	cmp	r3, #10
 800a75a:	d002      	beq.n	800a762 <MOT_goSla+0xf2>
 800a75c:	79fb      	ldrb	r3, [r7, #7]
 800a75e:	2b0b      	cmp	r3, #11
 800a760:	d108      	bne.n	800a774 <MOT_goSla+0x104>
		f_entryLen  = p_sla->f_escapeLen;
 800a762:	683b      	ldr	r3, [r7, #0]
 800a764:	691b      	ldr	r3, [r3, #16]
 800a766:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		f_escapeLen = p_sla->f_entryLen;
 800a76a:	683b      	ldr	r3, [r7, #0]
 800a76c:	68db      	ldr	r3, [r3, #12]
 800a76e:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 800a772:	e007      	b.n	800a784 <MOT_goSla+0x114>
	}
	else{		// 
		f_entryLen  = p_sla->f_entryLen;
 800a774:	683b      	ldr	r3, [r7, #0]
 800a776:	68db      	ldr	r3, [r3, #12]
 800a778:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
		f_escapeLen = p_sla->f_escapeLen;
 800a77c:	683b      	ldr	r3, [r7, #0]
 800a77e:	691b      	ldr	r3, [r3, #16]
 800a780:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
	}

	GYRO_staErrChkAngle();			// ??
 800a784:	f7fd fce0 	bl	8008148 <GYRO_staErrChkAngle>
	/*      entry      */
	/* ================ */
	/* ------------------------ */
	/*  acc??  */
	/* ------------------------ */
	st_data.en_type			= CTRL_ENTRY_SURA;
 800a788:	230a      	movs	r3, #10
 800a78a:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// ???
 800a78c:	f04f 0300 	mov.w	r3, #0
 800a790:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 800a792:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a794:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 800a796:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a798:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= 0;						// ??
 800a79a:	f04f 0300 	mov.w	r3, #0
 800a79e:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_entryLen;				// ??
 800a7a0:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a7a4:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= 0;						// 
 800a7a6:	f04f 0300 	mov.w	r3, #0
 800a7aa:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= 0;						// 
 800a7ac:	f04f 0300 	mov.w	r3, #0
 800a7b0:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS	= 0;						// 
 800a7b2:	f04f 0300 	mov.w	r3, #0
 800a7b6:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= 0;						// 
 800a7b8:	f04f 0300 	mov.w	r3, #0
 800a7bc:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= 0;						// 
 800a7be:	f04f 0300 	mov.w	r3, #0
 800a7c2:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time 			= 0;						// ? [sec] ? ??
 800a7c4:	f04f 0300 	mov.w	r3, #0
 800a7c8:	613b      	str	r3, [r7, #16]
	CTRL_clrData();										// /
 800a7ca:	f7fa ff67 	bl	800569c <CTRL_clrData>
	CTRL_setData( &st_data );							// ???
 800a7ce:	f107 030c 	add.w	r3, r7, #12
 800a7d2:	4618      	mov	r0, r3
 800a7d4:	f7fa ffe6 	bl	80057a4 <CTRL_setData>
	DCM_staMotAll();									// ON
 800a7d8:	f7fd f98c 	bl	8007af4 <DCM_staMotAll>

	while( Get_NowDist() < f_entryLen + uc_dist_control ){				// ??
 800a7dc:	e01d      	b.n	800a81a <MOT_goSla+0x1aa>
		if((DIST_getNowVal( DIST_SEN_R_FRONT )>R_FRONT_CTRL)&&(DIST_getNowVal( DIST_SEN_L_FRONT )>L_FRONT_CTRL))break;
 800a7de:	2000      	movs	r0, #0
 800a7e0:	f000 fcb4 	bl	800b14c <DIST_getNowVal>
 800a7e4:	4603      	mov	r3, r0
 800a7e6:	f5b3 7f2f 	cmp.w	r3, #700	; 0x2bc
 800a7ea:	dd08      	ble.n	800a7fe <MOT_goSla+0x18e>
 800a7ec:	2001      	movs	r0, #1
 800a7ee:	f000 fcad 	bl	800b14c <DIST_getNowVal>
 800a7f2:	4603      	mov	r3, r0
 800a7f4:	461a      	mov	r2, r3
 800a7f6:	f240 3352 	movw	r3, #850	; 0x352
 800a7fa:	429a      	cmp	r2, r3
 800a7fc:	dc21      	bgt.n	800a842 <MOT_goSla+0x1d2>
		if( SYS_isOutOfCtrl() == TRUE ){
 800a7fe:	f7fd f91f 	bl	8007a40 <SYS_isOutOfCtrl>
 800a802:	4603      	mov	r3, r0
 800a804:	2b00      	cmp	r3, #0
 800a806:	d008      	beq.n	800a81a <MOT_goSla+0x1aa>
			CTRL_stop();
 800a808:	f7fa ff38 	bl	800567c <CTRL_stop>
			DCM_brakeMot( DCM_R );		// 
 800a80c:	2000      	movs	r0, #0
 800a80e:	f7fd f94d 	bl	8007aac <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// 
 800a812:	2001      	movs	r0, #1
 800a814:	f7fd f94a 	bl	8007aac <DCM_brakeMot>
			break;
 800a818:	e014      	b.n	800a844 <MOT_goSla+0x1d4>
	while( Get_NowDist() < f_entryLen + uc_dist_control ){				// ??
 800a81a:	f7fa fe8d 	bl	8005538 <Get_NowDist>
 800a81e:	eef0 6a40 	vmov.f32	s13, s0
 800a822:	4bb9      	ldr	r3, [pc, #740]	; (800ab08 <MOT_goSla+0x498>)
 800a824:	781b      	ldrb	r3, [r3, #0]
 800a826:	ee07 3a90 	vmov	s15, r3
 800a82a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800a82e:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800a832:	ee77 7a27 	vadd.f32	s15, s14, s15
 800a836:	eef4 6ae7 	vcmpe.f32	s13, s15
 800a83a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a83e:	d4ce      	bmi.n	800a7de <MOT_goSla+0x16e>
 800a840:	e000      	b.n	800a844 <MOT_goSla+0x1d4>
		if((DIST_getNowVal( DIST_SEN_R_FRONT )>R_FRONT_CTRL)&&(DIST_getNowVal( DIST_SEN_L_FRONT )>L_FRONT_CTRL))break;
 800a842:	bf00      	nop
//	LED_off(LED1);
//	log_in(0);
	/* ------ */
	/*  acc  */
	/* ------ */
	st_data.en_type			= CTRL_ACC_SURA;
 800a844:	230b      	movs	r3, #11
 800a846:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// ???
 800a848:	f04f 0300 	mov.w	r3, #0
 800a84c:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 800a84e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a850:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 800a852:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a854:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= f_entryLen;				//
 800a856:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800a85a:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_entryLen + st_info.f_now * p_sla->us_accAngvelTime * 0.001;		// ?
 800a85c:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800a860:	f7f5 fe9a 	bl	8000598 <__aeabi_f2d>
 800a864:	4604      	mov	r4, r0
 800a866:	460d      	mov	r5, r1
 800a868:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800a86c:	683b      	ldr	r3, [r7, #0]
 800a86e:	8a9b      	ldrh	r3, [r3, #20]
 800a870:	ee07 3a90 	vmov	s15, r3
 800a874:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a878:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a87c:	ee17 0a90 	vmov	r0, s15
 800a880:	f7f5 fe8a 	bl	8000598 <__aeabi_f2d>
 800a884:	a39e      	add	r3, pc, #632	; (adr r3, 800ab00 <MOT_goSla+0x490>)
 800a886:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a88a:	f7f5 fedd 	bl	8000648 <__aeabi_dmul>
 800a88e:	4602      	mov	r2, r0
 800a890:	460b      	mov	r3, r1
 800a892:	4620      	mov	r0, r4
 800a894:	4629      	mov	r1, r5
 800a896:	f7f5 fd21 	bl	80002dc <__adddf3>
 800a89a:	4602      	mov	r2, r0
 800a89c:	460b      	mov	r3, r1
 800a89e:	4610      	mov	r0, r2
 800a8a0:	4619      	mov	r1, r3
 800a8a2:	f7f6 f9c9 	bl	8000c38 <__aeabi_d2f>
 800a8a6:	4603      	mov	r3, r0
 800a8a8:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= st_info.f_accAngleS1;		// 
 800a8aa:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800a8ac:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= 0;						// 
 800a8ae:	f04f 0300 	mov.w	r3, #0
 800a8b2:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS		= st_info.f_trgtAngleS;		// 
 800a8b4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800a8b6:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= 0;						// 
 800a8b8:	f04f 0300 	mov.w	r3, #0
 800a8bc:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= st_info.f_angle1;			// 
 800a8be:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800a8c0:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time 			= p_sla->us_accAngvelTime * 0.001;			// [msec] ? [sec]
 800a8c2:	683b      	ldr	r3, [r7, #0]
 800a8c4:	8a9b      	ldrh	r3, [r3, #20]
 800a8c6:	4618      	mov	r0, r3
 800a8c8:	f7f5 fe54 	bl	8000574 <__aeabi_i2d>
 800a8cc:	a38c      	add	r3, pc, #560	; (adr r3, 800ab00 <MOT_goSla+0x490>)
 800a8ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a8d2:	f7f5 feb9 	bl	8000648 <__aeabi_dmul>
 800a8d6:	4602      	mov	r2, r0
 800a8d8:	460b      	mov	r3, r1
 800a8da:	4610      	mov	r0, r2
 800a8dc:	4619      	mov	r1, r3
 800a8de:	f7f6 f9ab 	bl	8000c38 <__aeabi_d2f>
 800a8e2:	4603      	mov	r3, r0
 800a8e4:	613b      	str	r3, [r7, #16]
	CTRL_setData( &st_data );							// ???
 800a8e6:	f107 030c 	add.w	r3, r7, #12
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	f7fa ff5a 	bl	80057a4 <CTRL_setData>
//	printf("trgtangleS %5.2f\n\r",st_data.f_trgtAngleS);
	if( IS_R_SLA( en_type ) == TRUE ) {		// -?
 800a8f0:	79fb      	ldrb	r3, [r7, #7]
 800a8f2:	f003 0301 	and.w	r3, r3, #1
 800a8f6:	b2db      	uxtb	r3, r3
 800a8f8:	2b00      	cmp	r3, #0
 800a8fa:	d133      	bne.n	800a964 <MOT_goSla+0x2f4>
		while( ( Get_NowAngle() > st_info.f_angle1 ) && ( Get_NowDist() < st_data.f_dist ) ){			// ???
 800a8fc:	e00d      	b.n	800a91a <MOT_goSla+0x2aa>
			if( SYS_isOutOfCtrl() == TRUE ){
 800a8fe:	f7fd f89f 	bl	8007a40 <SYS_isOutOfCtrl>
 800a902:	4603      	mov	r3, r0
 800a904:	2b00      	cmp	r3, #0
 800a906:	d008      	beq.n	800a91a <MOT_goSla+0x2aa>
				CTRL_stop();
 800a908:	f7fa feb8 	bl	800567c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800a90c:	2000      	movs	r0, #0
 800a90e:	f7fd f8cd 	bl	8007aac <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800a912:	2001      	movs	r0, #1
 800a914:	f7fd f8ca 	bl	8007aac <DCM_brakeMot>
				break;
 800a918:	e03a      	b.n	800a990 <MOT_goSla+0x320>
		while( ( Get_NowAngle() > st_info.f_angle1 ) && ( Get_NowDist() < st_data.f_dist ) ){			// ???
 800a91a:	f7fa fe47 	bl	80055ac <Get_NowAngle>
 800a91e:	eeb0 7a40 	vmov.f32	s14, s0
 800a922:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800a926:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a92a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a92e:	dd2f      	ble.n	800a990 <MOT_goSla+0x320>
 800a930:	f7fa fe02 	bl	8005538 <Get_NowDist>
 800a934:	eeb0 7a40 	vmov.f32	s14, s0
 800a938:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800a93c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a940:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a944:	d4db      	bmi.n	800a8fe <MOT_goSla+0x28e>
 800a946:	e023      	b.n	800a990 <MOT_goSla+0x320>
			}				// ??
		}
	}
	else{
		while( ( Get_NowAngle() < st_info.f_angle1 ) && ( Get_NowDist() < st_data.f_dist ) ){			// ???
			if( SYS_isOutOfCtrl() == TRUE ){
 800a948:	f7fd f87a 	bl	8007a40 <SYS_isOutOfCtrl>
 800a94c:	4603      	mov	r3, r0
 800a94e:	2b00      	cmp	r3, #0
 800a950:	d008      	beq.n	800a964 <MOT_goSla+0x2f4>
				CTRL_stop();
 800a952:	f7fa fe93 	bl	800567c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800a956:	2000      	movs	r0, #0
 800a958:	f7fd f8a8 	bl	8007aac <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800a95c:	2001      	movs	r0, #1
 800a95e:	f7fd f8a5 	bl	8007aac <DCM_brakeMot>
				break;
 800a962:	e015      	b.n	800a990 <MOT_goSla+0x320>
		while( ( Get_NowAngle() < st_info.f_angle1 ) && ( Get_NowDist() < st_data.f_dist ) ){			// ???
 800a964:	f7fa fe22 	bl	80055ac <Get_NowAngle>
 800a968:	eeb0 7a40 	vmov.f32	s14, s0
 800a96c:	edd7 7a1e 	vldr	s15, [r7, #120]	; 0x78
 800a970:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a978:	d50a      	bpl.n	800a990 <MOT_goSla+0x320>
 800a97a:	f7fa fddd 	bl	8005538 <Get_NowDist>
 800a97e:	eeb0 7a40 	vmov.f32	s14, s0
 800a982:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800a986:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800a98a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800a98e:	d4db      	bmi.n	800a948 <MOT_goSla+0x2d8>
//	log_in(0);
//	log_in(f_NowAngle);
	/* ------ */
	/*  const  */
	/* ------ */
	st_data.en_type			= CTRL_CONST_SURA;
 800a990:	230c      	movs	r3, #12
 800a992:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// ???
 800a994:	f04f 0300 	mov.w	r3, #0
 800a998:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 800a99a:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a99c:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 800a99e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800a9a0:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= f_entryLen + st_info.f_now * p_sla->us_accAngvelTime * 0.001;
 800a9a2:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800a9a6:	f7f5 fdf7 	bl	8000598 <__aeabi_f2d>
 800a9aa:	4604      	mov	r4, r0
 800a9ac:	460d      	mov	r5, r1
 800a9ae:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800a9b2:	683b      	ldr	r3, [r7, #0]
 800a9b4:	8a9b      	ldrh	r3, [r3, #20]
 800a9b6:	ee07 3a90 	vmov	s15, r3
 800a9ba:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800a9be:	ee67 7a27 	vmul.f32	s15, s14, s15
 800a9c2:	ee17 0a90 	vmov	r0, s15
 800a9c6:	f7f5 fde7 	bl	8000598 <__aeabi_f2d>
 800a9ca:	a34d      	add	r3, pc, #308	; (adr r3, 800ab00 <MOT_goSla+0x490>)
 800a9cc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800a9d0:	f7f5 fe3a 	bl	8000648 <__aeabi_dmul>
 800a9d4:	4602      	mov	r2, r0
 800a9d6:	460b      	mov	r3, r1
 800a9d8:	4620      	mov	r0, r4
 800a9da:	4629      	mov	r1, r5
 800a9dc:	f7f5 fc7e 	bl	80002dc <__adddf3>
 800a9e0:	4602      	mov	r2, r0
 800a9e2:	460b      	mov	r3, r1
 800a9e4:	4610      	mov	r0, r2
 800a9e6:	4619      	mov	r1, r3
 800a9e8:	f7f6 f926 	bl	8000c38 <__aeabi_d2f>
 800a9ec:	4603      	mov	r3, r0
 800a9ee:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime ) * 0.001;		// 
 800a9f0:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800a9f4:	f7f5 fdd0 	bl	8000598 <__aeabi_f2d>
 800a9f8:	4604      	mov	r4, r0
 800a9fa:	460d      	mov	r5, r1
 800a9fc:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800aa00:	683b      	ldr	r3, [r7, #0]
 800aa02:	8adb      	ldrh	r3, [r3, #22]
 800aa04:	461a      	mov	r2, r3
 800aa06:	683b      	ldr	r3, [r7, #0]
 800aa08:	8a9b      	ldrh	r3, [r3, #20]
 800aa0a:	4413      	add	r3, r2
 800aa0c:	ee07 3a90 	vmov	s15, r3
 800aa10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800aa14:	ee67 7a27 	vmul.f32	s15, s14, s15
 800aa18:	ee17 0a90 	vmov	r0, s15
 800aa1c:	f7f5 fdbc 	bl	8000598 <__aeabi_f2d>
 800aa20:	a337      	add	r3, pc, #220	; (adr r3, 800ab00 <MOT_goSla+0x490>)
 800aa22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa26:	f7f5 fe0f 	bl	8000648 <__aeabi_dmul>
 800aa2a:	4602      	mov	r2, r0
 800aa2c:	460b      	mov	r3, r1
 800aa2e:	4620      	mov	r0, r4
 800aa30:	4629      	mov	r1, r5
 800aa32:	f7f5 fc53 	bl	80002dc <__adddf3>
 800aa36:	4602      	mov	r2, r0
 800aa38:	460b      	mov	r3, r1
 800aa3a:	4610      	mov	r0, r2
 800aa3c:	4619      	mov	r1, r3
 800aa3e:	f7f6 f8fb 	bl	8000c38 <__aeabi_d2f>
 800aa42:	4603      	mov	r3, r0
 800aa44:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= 0;						// 
 800aa46:	f04f 0300 	mov.w	r3, #0
 800aa4a:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= st_info.f_trgtAngleS;		// 
 800aa4c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa4e:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS	= st_info.f_trgtAngleS;		// 
 800aa50:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800aa52:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= st_info.f_angle1;			// 
 800aa54:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800aa56:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= st_info.f_angle1_2;		// 
 800aa58:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800aa5a:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time 			= p_sla->us_constAngvelTime * 0.001;		// [msec] ? [sec]
 800aa5c:	683b      	ldr	r3, [r7, #0]
 800aa5e:	8adb      	ldrh	r3, [r3, #22]
 800aa60:	4618      	mov	r0, r3
 800aa62:	f7f5 fd87 	bl	8000574 <__aeabi_i2d>
 800aa66:	a326      	add	r3, pc, #152	; (adr r3, 800ab00 <MOT_goSla+0x490>)
 800aa68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800aa6c:	f7f5 fdec 	bl	8000648 <__aeabi_dmul>
 800aa70:	4602      	mov	r2, r0
 800aa72:	460b      	mov	r3, r1
 800aa74:	4610      	mov	r0, r2
 800aa76:	4619      	mov	r1, r3
 800aa78:	f7f6 f8de 	bl	8000c38 <__aeabi_d2f>
 800aa7c:	4603      	mov	r3, r0
 800aa7e:	613b      	str	r3, [r7, #16]
	CTRL_setData( &st_data );							// ???
 800aa80:	f107 030c 	add.w	r3, r7, #12
 800aa84:	4618      	mov	r0, r3
 800aa86:	f7fa fe8d 	bl	80057a4 <CTRL_setData>

	if( IS_R_SLA( en_type ) == TRUE ) {		// -?
 800aa8a:	79fb      	ldrb	r3, [r7, #7]
 800aa8c:	f003 0301 	and.w	r3, r3, #1
 800aa90:	b2db      	uxtb	r3, r3
 800aa92:	2b00      	cmp	r3, #0
 800aa94:	d13a      	bne.n	800ab0c <MOT_goSla+0x49c>
		while( ( Get_NowAngle() > st_info.f_angle1_2 ) && ( Get_NowDist() < st_data.f_dist ) ){		// ???
 800aa96:	e00d      	b.n	800aab4 <MOT_goSla+0x444>
			if( SYS_isOutOfCtrl() == TRUE ){
 800aa98:	f7fc ffd2 	bl	8007a40 <SYS_isOutOfCtrl>
 800aa9c:	4603      	mov	r3, r0
 800aa9e:	2b00      	cmp	r3, #0
 800aaa0:	d008      	beq.n	800aab4 <MOT_goSla+0x444>
				CTRL_stop();
 800aaa2:	f7fa fdeb 	bl	800567c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800aaa6:	2000      	movs	r0, #0
 800aaa8:	f7fd f800 	bl	8007aac <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800aaac:	2001      	movs	r0, #1
 800aaae:	f7fc fffd 	bl	8007aac <DCM_brakeMot>
				break;
 800aab2:	e041      	b.n	800ab38 <MOT_goSla+0x4c8>
		while( ( Get_NowAngle() > st_info.f_angle1_2 ) && ( Get_NowDist() < st_data.f_dist ) ){		// ???
 800aab4:	f7fa fd7a 	bl	80055ac <Get_NowAngle>
 800aab8:	eeb0 7a40 	vmov.f32	s14, s0
 800aabc:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 800aac0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800aac4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aac8:	dd36      	ble.n	800ab38 <MOT_goSla+0x4c8>
 800aaca:	f7fa fd35 	bl	8005538 <Get_NowDist>
 800aace:	eeb0 7a40 	vmov.f32	s14, s0
 800aad2:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800aad6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800aada:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aade:	d4db      	bmi.n	800aa98 <MOT_goSla+0x428>
 800aae0:	e02a      	b.n	800ab38 <MOT_goSla+0x4c8>
			}				// ??
		}
	}
	else{
		while( ( Get_NowAngle() < st_info.f_angle1_2 ) && ( Get_NowDist() < st_data.f_dist ) ){		// ???
			if( SYS_isOutOfCtrl() == TRUE ){
 800aae2:	f7fc ffad 	bl	8007a40 <SYS_isOutOfCtrl>
 800aae6:	4603      	mov	r3, r0
 800aae8:	2b00      	cmp	r3, #0
 800aaea:	d00f      	beq.n	800ab0c <MOT_goSla+0x49c>
				CTRL_stop();
 800aaec:	f7fa fdc6 	bl	800567c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800aaf0:	2000      	movs	r0, #0
 800aaf2:	f7fc ffdb 	bl	8007aac <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800aaf6:	2001      	movs	r0, #1
 800aaf8:	f7fc ffd8 	bl	8007aac <DCM_brakeMot>
				break;
 800aafc:	e01c      	b.n	800ab38 <MOT_goSla+0x4c8>
 800aafe:	bf00      	nop
 800ab00:	d2f1a9fc 	.word	0xd2f1a9fc
 800ab04:	3f50624d 	.word	0x3f50624d
 800ab08:	20000f10 	.word	0x20000f10
		while( ( Get_NowAngle() < st_info.f_angle1_2 ) && ( Get_NowDist() < st_data.f_dist ) ){		// ???
 800ab0c:	f7fa fd4e 	bl	80055ac <Get_NowAngle>
 800ab10:	eeb0 7a40 	vmov.f32	s14, s0
 800ab14:	edd7 7a1f 	vldr	s15, [r7, #124]	; 0x7c
 800ab18:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ab1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab20:	d50a      	bpl.n	800ab38 <MOT_goSla+0x4c8>
 800ab22:	f7fa fd09 	bl	8005538 <Get_NowDist>
 800ab26:	eeb0 7a40 	vmov.f32	s14, s0
 800ab2a:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800ab2e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ab32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab36:	d4d4      	bmi.n	800aae2 <MOT_goSla+0x472>
//	log_in(0);
//	log_in(f_NowAngle);
	/* ------ */
	/*  dec  */
	/* ------ */
	st_data.en_type			= CTRL_DEC_SURA;
 800ab38:	230d      	movs	r3, #13
 800ab3a:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// ???
 800ab3c:	f04f 0300 	mov.w	r3, #0
 800ab40:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 800ab42:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ab44:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 800ab46:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ab48:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime ) * 0.001;
 800ab4a:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800ab4e:	f7f5 fd23 	bl	8000598 <__aeabi_f2d>
 800ab52:	4604      	mov	r4, r0
 800ab54:	460d      	mov	r5, r1
 800ab56:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800ab5a:	683b      	ldr	r3, [r7, #0]
 800ab5c:	8adb      	ldrh	r3, [r3, #22]
 800ab5e:	461a      	mov	r2, r3
 800ab60:	683b      	ldr	r3, [r7, #0]
 800ab62:	8a9b      	ldrh	r3, [r3, #20]
 800ab64:	4413      	add	r3, r2
 800ab66:	ee07 3a90 	vmov	s15, r3
 800ab6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ab6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ab72:	ee17 0a90 	vmov	r0, s15
 800ab76:	f7f5 fd0f 	bl	8000598 <__aeabi_f2d>
 800ab7a:	a3ac      	add	r3, pc, #688	; (adr r3, 800ae2c <MOT_goSla+0x7bc>)
 800ab7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ab80:	f7f5 fd62 	bl	8000648 <__aeabi_dmul>
 800ab84:	4602      	mov	r2, r0
 800ab86:	460b      	mov	r3, r1
 800ab88:	4620      	mov	r0, r4
 800ab8a:	4629      	mov	r1, r5
 800ab8c:	f7f5 fba6 	bl	80002dc <__adddf3>
 800ab90:	4602      	mov	r2, r0
 800ab92:	460b      	mov	r3, r1
 800ab94:	4610      	mov	r0, r2
 800ab96:	4619      	mov	r1, r3
 800ab98:	f7f6 f84e 	bl	8000c38 <__aeabi_d2f>
 800ab9c:	4603      	mov	r3, r0
 800ab9e:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime * 2 ) * 0.001;		// 
 800aba0:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800aba4:	f7f5 fcf8 	bl	8000598 <__aeabi_f2d>
 800aba8:	4604      	mov	r4, r0
 800abaa:	460d      	mov	r5, r1
 800abac:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800abb0:	683b      	ldr	r3, [r7, #0]
 800abb2:	8adb      	ldrh	r3, [r3, #22]
 800abb4:	461a      	mov	r2, r3
 800abb6:	683b      	ldr	r3, [r7, #0]
 800abb8:	8a9b      	ldrh	r3, [r3, #20]
 800abba:	005b      	lsls	r3, r3, #1
 800abbc:	4413      	add	r3, r2
 800abbe:	ee07 3a90 	vmov	s15, r3
 800abc2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800abc6:	ee67 7a27 	vmul.f32	s15, s14, s15
 800abca:	ee17 0a90 	vmov	r0, s15
 800abce:	f7f5 fce3 	bl	8000598 <__aeabi_f2d>
 800abd2:	a396      	add	r3, pc, #600	; (adr r3, 800ae2c <MOT_goSla+0x7bc>)
 800abd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800abd8:	f7f5 fd36 	bl	8000648 <__aeabi_dmul>
 800abdc:	4602      	mov	r2, r0
 800abde:	460b      	mov	r3, r1
 800abe0:	4620      	mov	r0, r4
 800abe2:	4629      	mov	r1, r5
 800abe4:	f7f5 fb7a 	bl	80002dc <__adddf3>
 800abe8:	4602      	mov	r2, r0
 800abea:	460b      	mov	r3, r1
 800abec:	4610      	mov	r0, r2
 800abee:	4619      	mov	r1, r3
 800abf0:	f7f6 f822 	bl	8000c38 <__aeabi_d2f>
 800abf4:	4603      	mov	r3, r0
 800abf6:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= st_info.f_accAngleS3;		// 
 800abf8:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 800abfa:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= st_info.f_trgtAngleS;		// 
 800abfc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800abfe:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS		= 0;				// 
 800ac00:	f04f 0300 	mov.w	r3, #0
 800ac04:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= st_info.f_angle1_2;		// 
 800ac06:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800ac08:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= st_info.f_angle;			// 
 800ac0a:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800ac0c:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time			= p_sla->us_accAngvelTime * 0.001;			// [msec] ? [sec]
 800ac0e:	683b      	ldr	r3, [r7, #0]
 800ac10:	8a9b      	ldrh	r3, [r3, #20]
 800ac12:	4618      	mov	r0, r3
 800ac14:	f7f5 fcae 	bl	8000574 <__aeabi_i2d>
 800ac18:	a384      	add	r3, pc, #528	; (adr r3, 800ae2c <MOT_goSla+0x7bc>)
 800ac1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ac1e:	f7f5 fd13 	bl	8000648 <__aeabi_dmul>
 800ac22:	4602      	mov	r2, r0
 800ac24:	460b      	mov	r3, r1
 800ac26:	4610      	mov	r0, r2
 800ac28:	4619      	mov	r1, r3
 800ac2a:	f7f6 f805 	bl	8000c38 <__aeabi_d2f>
 800ac2e:	4603      	mov	r3, r0
 800ac30:	613b      	str	r3, [r7, #16]
	CTRL_setData( &st_data );							// ???
 800ac32:	f107 030c 	add.w	r3, r7, #12
 800ac36:	4618      	mov	r0, r3
 800ac38:	f7fa fdb4 	bl	80057a4 <CTRL_setData>
//	LED = LED_ALL_ON;
	if( IS_R_SLA( en_type ) == TRUE ) {		// -?
 800ac3c:	79fb      	ldrb	r3, [r7, #7]
 800ac3e:	f003 0301 	and.w	r3, r3, #1
 800ac42:	b2db      	uxtb	r3, r3
 800ac44:	2b00      	cmp	r3, #0
 800ac46:	d133      	bne.n	800acb0 <MOT_goSla+0x640>
		while( ( Get_NowAngle() > st_info.f_angle ) && ( Get_NowDist() < st_data.f_dist ) ){			// ???
 800ac48:	e00d      	b.n	800ac66 <MOT_goSla+0x5f6>
			if( SYS_isOutOfCtrl() == TRUE ){
 800ac4a:	f7fc fef9 	bl	8007a40 <SYS_isOutOfCtrl>
 800ac4e:	4603      	mov	r3, r0
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d008      	beq.n	800ac66 <MOT_goSla+0x5f6>
				CTRL_stop();
 800ac54:	f7fa fd12 	bl	800567c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800ac58:	2000      	movs	r0, #0
 800ac5a:	f7fc ff27 	bl	8007aac <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800ac5e:	2001      	movs	r0, #1
 800ac60:	f7fc ff24 	bl	8007aac <DCM_brakeMot>
				break;
 800ac64:	e03a      	b.n	800acdc <MOT_goSla+0x66c>
		while( ( Get_NowAngle() > st_info.f_angle ) && ( Get_NowDist() < st_data.f_dist ) ){			// ???
 800ac66:	f7fa fca1 	bl	80055ac <Get_NowAngle>
 800ac6a:	eeb0 7a40 	vmov.f32	s14, s0
 800ac6e:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800ac72:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ac76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac7a:	dd2f      	ble.n	800acdc <MOT_goSla+0x66c>
 800ac7c:	f7fa fc5c 	bl	8005538 <Get_NowDist>
 800ac80:	eeb0 7a40 	vmov.f32	s14, s0
 800ac84:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800ac88:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ac8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ac90:	d4db      	bmi.n	800ac4a <MOT_goSla+0x5da>
 800ac92:	e023      	b.n	800acdc <MOT_goSla+0x66c>

		}
	}
	else{
		while( ( Get_NowAngle() < st_info.f_angle ) && ( Get_NowDist() < st_data.f_dist ) ){			// ???
			if( SYS_isOutOfCtrl() == TRUE ){
 800ac94:	f7fc fed4 	bl	8007a40 <SYS_isOutOfCtrl>
 800ac98:	4603      	mov	r3, r0
 800ac9a:	2b00      	cmp	r3, #0
 800ac9c:	d008      	beq.n	800acb0 <MOT_goSla+0x640>
				CTRL_stop();
 800ac9e:	f7fa fced 	bl	800567c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// 
 800aca2:	2000      	movs	r0, #0
 800aca4:	f7fc ff02 	bl	8007aac <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// 
 800aca8:	2001      	movs	r0, #1
 800acaa:	f7fc feff 	bl	8007aac <DCM_brakeMot>
				break;
 800acae:	e015      	b.n	800acdc <MOT_goSla+0x66c>
		while( ( Get_NowAngle() < st_info.f_angle ) && ( Get_NowDist() < st_data.f_dist ) ){			// ???
 800acb0:	f7fa fc7c 	bl	80055ac <Get_NowAngle>
 800acb4:	eeb0 7a40 	vmov.f32	s14, s0
 800acb8:	edd7 7a1d 	vldr	s15, [r7, #116]	; 0x74
 800acbc:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800acc0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800acc4:	d50a      	bpl.n	800acdc <MOT_goSla+0x66c>
 800acc6:	f7fa fc37 	bl	8005538 <Get_NowDist>
 800acca:	eeb0 7a40 	vmov.f32	s14, s0
 800acce:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800acd2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800acd6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800acda:	d4db      	bmi.n	800ac94 <MOT_goSla+0x624>

//	LED_on(LED1);
	/* ------------------------ */
	/*  escape  */
	/* ------------------------ */
	st_data.en_type			= CTRL_EXIT_SURA;
 800acdc:	230e      	movs	r3, #14
 800acde:	733b      	strb	r3, [r7, #12]
	st_data.f_acc			= 0;						// ???
 800ace0:	f04f 0300 	mov.w	r3, #0
 800ace4:	617b      	str	r3, [r7, #20]
	st_data.f_now			= st_info.f_now;			// 
 800ace6:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ace8:	61bb      	str	r3, [r7, #24]
	st_data.f_trgt			= st_info.f_now;			// 
 800acea:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800acec:	61fb      	str	r3, [r7, #28]
	st_data.f_nowDist		= f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime * 2  ) * 0.001;
 800acee:	f8d7 0084 	ldr.w	r0, [r7, #132]	; 0x84
 800acf2:	f7f5 fc51 	bl	8000598 <__aeabi_f2d>
 800acf6:	4604      	mov	r4, r0
 800acf8:	460d      	mov	r5, r1
 800acfa:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800acfe:	683b      	ldr	r3, [r7, #0]
 800ad00:	8adb      	ldrh	r3, [r3, #22]
 800ad02:	461a      	mov	r2, r3
 800ad04:	683b      	ldr	r3, [r7, #0]
 800ad06:	8a9b      	ldrh	r3, [r3, #20]
 800ad08:	005b      	lsls	r3, r3, #1
 800ad0a:	4413      	add	r3, r2
 800ad0c:	ee07 3a90 	vmov	s15, r3
 800ad10:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ad14:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad18:	ee17 0a90 	vmov	r0, s15
 800ad1c:	f7f5 fc3c 	bl	8000598 <__aeabi_f2d>
 800ad20:	a342      	add	r3, pc, #264	; (adr r3, 800ae2c <MOT_goSla+0x7bc>)
 800ad22:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad26:	f7f5 fc8f 	bl	8000648 <__aeabi_dmul>
 800ad2a:	4602      	mov	r2, r0
 800ad2c:	460b      	mov	r3, r1
 800ad2e:	4620      	mov	r0, r4
 800ad30:	4629      	mov	r1, r5
 800ad32:	f7f5 fad3 	bl	80002dc <__adddf3>
 800ad36:	4602      	mov	r2, r0
 800ad38:	460b      	mov	r3, r1
 800ad3a:	4610      	mov	r0, r2
 800ad3c:	4619      	mov	r1, r3
 800ad3e:	f7f5 ff7b 	bl	8000c38 <__aeabi_d2f>
 800ad42:	4603      	mov	r3, r0
 800ad44:	623b      	str	r3, [r7, #32]
	st_data.f_dist			= f_escapeLen + f_entryLen + st_info.f_now * ( p_sla->us_constAngvelTime + p_sla->us_accAngvelTime * 2 ) * 0.001;	// ??
 800ad46:	ed97 7a20 	vldr	s14, [r7, #128]	; 0x80
 800ad4a:	edd7 7a21 	vldr	s15, [r7, #132]	; 0x84
 800ad4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ad52:	ee17 0a90 	vmov	r0, s15
 800ad56:	f7f5 fc1f 	bl	8000598 <__aeabi_f2d>
 800ad5a:	4604      	mov	r4, r0
 800ad5c:	460d      	mov	r5, r1
 800ad5e:	ed97 7a12 	vldr	s14, [r7, #72]	; 0x48
 800ad62:	683b      	ldr	r3, [r7, #0]
 800ad64:	8adb      	ldrh	r3, [r3, #22]
 800ad66:	461a      	mov	r2, r3
 800ad68:	683b      	ldr	r3, [r7, #0]
 800ad6a:	8a9b      	ldrh	r3, [r3, #20]
 800ad6c:	005b      	lsls	r3, r3, #1
 800ad6e:	4413      	add	r3, r2
 800ad70:	ee07 3a90 	vmov	s15, r3
 800ad74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ad78:	ee67 7a27 	vmul.f32	s15, s14, s15
 800ad7c:	ee17 0a90 	vmov	r0, s15
 800ad80:	f7f5 fc0a 	bl	8000598 <__aeabi_f2d>
 800ad84:	a329      	add	r3, pc, #164	; (adr r3, 800ae2c <MOT_goSla+0x7bc>)
 800ad86:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ad8a:	f7f5 fc5d 	bl	8000648 <__aeabi_dmul>
 800ad8e:	4602      	mov	r2, r0
 800ad90:	460b      	mov	r3, r1
 800ad92:	4620      	mov	r0, r4
 800ad94:	4629      	mov	r1, r5
 800ad96:	f7f5 faa1 	bl	80002dc <__adddf3>
 800ad9a:	4602      	mov	r2, r0
 800ad9c:	460b      	mov	r3, r1
 800ad9e:	4610      	mov	r0, r2
 800ada0:	4619      	mov	r1, r3
 800ada2:	f7f5 ff49 	bl	8000c38 <__aeabi_d2f>
 800ada6:	4603      	mov	r3, r0
 800ada8:	627b      	str	r3, [r7, #36]	; 0x24
	st_data.f_accAngleS		= 0;						// 
 800adaa:	f04f 0300 	mov.w	r3, #0
 800adae:	62bb      	str	r3, [r7, #40]	; 0x28
	st_data.f_nowAngleS		= 0;						// 
 800adb0:	f04f 0300 	mov.w	r3, #0
 800adb4:	62fb      	str	r3, [r7, #44]	; 0x2c
	st_data.f_trgtAngleS		= 0;						// 
 800adb6:	f04f 0300 	mov.w	r3, #0
 800adba:	633b      	str	r3, [r7, #48]	; 0x30
	st_data.f_nowAngle		= 0;						// 
 800adbc:	f04f 0300 	mov.w	r3, #0
 800adc0:	637b      	str	r3, [r7, #52]	; 0x34
	st_data.f_angle			= 0;						// 
 800adc2:	f04f 0300 	mov.w	r3, #0
 800adc6:	63bb      	str	r3, [r7, #56]	; 0x38
	st_data.f_time 			= 0;						// ? [sec] ? ??
 800adc8:	f04f 0300 	mov.w	r3, #0
 800adcc:	613b      	str	r3, [r7, #16]
	CTRL_setData( &st_data );							// ???
 800adce:	f107 030c 	add.w	r3, r7, #12
 800add2:	4618      	mov	r0, r3
 800add4:	f7fa fce6 	bl	80057a4 <CTRL_setData>
//	LED =LED_ALL_OFF;
	while( Get_NowDist() < ( st_data.f_dist ) ){	// ??
 800add8:	e00d      	b.n	800adf6 <MOT_goSla+0x786>
		if( SYS_isOutOfCtrl() == TRUE ){
 800adda:	f7fc fe31 	bl	8007a40 <SYS_isOutOfCtrl>
 800adde:	4603      	mov	r3, r0
 800ade0:	2b00      	cmp	r3, #0
 800ade2:	d008      	beq.n	800adf6 <MOT_goSla+0x786>
			CTRL_stop();
 800ade4:	f7fa fc4a 	bl	800567c <CTRL_stop>
			DCM_brakeMot( DCM_R );		// 
 800ade8:	2000      	movs	r0, #0
 800adea:	f7fc fe5f 	bl	8007aac <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// 
 800adee:	2001      	movs	r0, #1
 800adf0:	f7fc fe5c 	bl	8007aac <DCM_brakeMot>
			break;
 800adf4:	e00a      	b.n	800ae0c <MOT_goSla+0x79c>
	while( Get_NowDist() < ( st_data.f_dist ) ){	// ??
 800adf6:	f7fa fb9f 	bl	8005538 <Get_NowDist>
 800adfa:	eeb0 7a40 	vmov.f32	s14, s0
 800adfe:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 800ae02:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800ae06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ae0a:	d4e6      	bmi.n	800adda <MOT_goSla+0x76a>
		}				// ??
	}
//	LED_off(LED1);
//	log_in(f_NowAngle);
	f_MotNowSpeed = st_info.f_now;			// 
 800ae0c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800ae0e:	4a06      	ldr	r2, [pc, #24]	; (800ae28 <MOT_goSla+0x7b8>)
 800ae10:	6013      	str	r3, [r2, #0]
//	LED =LED_ALL_OFF;
	GYRO_endErrChkAngle();					// ??
 800ae12:	f7fd f9ab 	bl	800816c <GYRO_endErrChkAngle>
	CTRL_clrNowData();
 800ae16:	f7fa fc8b 	bl	8005730 <CTRL_clrNowData>

}
 800ae1a:	bf00      	nop
 800ae1c:	3788      	adds	r7, #136	; 0x88
 800ae1e:	46bd      	mov	sp, r7
 800ae20:	bdb0      	pop	{r4, r5, r7, pc}
 800ae22:	bf00      	nop
 800ae24:	f3af 8000 	nop.w
 800ae28:	200002a0 	.word	0x200002a0
 800ae2c:	d2f1a9fc 	.word	0xd2f1a9fc
 800ae30:	3f50624d 	.word	0x3f50624d

0800ae34 <MOT_setWallEdgeType>:
		}
	}
}

void MOT_setWallEdgeType( enMOT_WALL_EDGE_TYPE en_type )
{
 800ae34:	b480      	push	{r7}
 800ae36:	b083      	sub	sp, #12
 800ae38:	af00      	add	r7, sp, #0
 800ae3a:	4603      	mov	r3, r0
 800ae3c:	71fb      	strb	r3, [r7, #7]
	en_WallEdge = en_type;
 800ae3e:	4a06      	ldr	r2, [pc, #24]	; (800ae58 <MOT_setWallEdgeType+0x24>)
 800ae40:	79fb      	ldrb	r3, [r7, #7]
 800ae42:	7013      	strb	r3, [r2, #0]
	bl_IsWallEdge = FALSE;			// 
 800ae44:	4b05      	ldr	r3, [pc, #20]	; (800ae5c <MOT_setWallEdgeType+0x28>)
 800ae46:	2200      	movs	r2, #0
 800ae48:	701a      	strb	r2, [r3, #0]

}
 800ae4a:	bf00      	nop
 800ae4c:	370c      	adds	r7, #12
 800ae4e:	46bd      	mov	sp, r7
 800ae50:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae54:	4770      	bx	lr
 800ae56:	bf00      	nop
 800ae58:	200002ac 	.word	0x200002ac
 800ae5c:	200002ad 	.word	0x200002ad

0800ae60 <MOT_getWallEdgeType>:

enMOT_WALL_EDGE_TYPE MOT_getWallEdgeType( void )
{
 800ae60:	b480      	push	{r7}
 800ae62:	af00      	add	r7, sp, #0
	return en_WallEdge;
 800ae64:	4b03      	ldr	r3, [pc, #12]	; (800ae74 <MOT_getWallEdgeType+0x14>)
 800ae66:	781b      	ldrb	r3, [r3, #0]
}
 800ae68:	4618      	mov	r0, r3
 800ae6a:	46bd      	mov	sp, r7
 800ae6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae70:	4770      	bx	lr
 800ae72:	bf00      	nop
 800ae74:	200002ac 	.word	0x200002ac

0800ae78 <MOT_setWallEdge>:

void MOT_setWallEdge( bool bl_val )
{
 800ae78:	b480      	push	{r7}
 800ae7a:	b083      	sub	sp, #12
 800ae7c:	af00      	add	r7, sp, #0
 800ae7e:	4603      	mov	r3, r0
 800ae80:	71fb      	strb	r3, [r7, #7]
	bl_IsWallEdge = bl_val;
 800ae82:	4a04      	ldr	r2, [pc, #16]	; (800ae94 <MOT_setWallEdge+0x1c>)
 800ae84:	79fb      	ldrb	r3, [r7, #7]
 800ae86:	7013      	strb	r3, [r2, #0]

}
 800ae88:	bf00      	nop
 800ae8a:	370c      	adds	r7, #12
 800ae8c:	46bd      	mov	sp, r7
 800ae8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae92:	4770      	bx	lr
 800ae94:	200002ad 	.word	0x200002ad

0800ae98 <MOT_setWallEdgeDist>:

bool MOT_setWallEdgeDist( void )
{
 800ae98:	b580      	push	{r7, lr}
 800ae9a:	b082      	sub	sp, #8
 800ae9c:	af00      	add	r7, sp, #0
	float f_addDist;

	/* ???? */
	if( ( bl_IsWallEdge == FALSE ) || ( en_WallEdge == MOT_WALL_EDGE_NONE ) ){		// ?????????
 800ae9e:	4b1b      	ldr	r3, [pc, #108]	; (800af0c <MOT_setWallEdgeDist+0x74>)
 800aea0:	781b      	ldrb	r3, [r3, #0]
 800aea2:	f083 0301 	eor.w	r3, r3, #1
 800aea6:	b2db      	uxtb	r3, r3
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d103      	bne.n	800aeb4 <MOT_setWallEdgeDist+0x1c>
 800aeac:	4b18      	ldr	r3, [pc, #96]	; (800af10 <MOT_setWallEdgeDist+0x78>)
 800aeae:	781b      	ldrb	r3, [r3, #0]
 800aeb0:	2b00      	cmp	r3, #0
 800aeb2:	d101      	bne.n	800aeb8 <MOT_setWallEdgeDist+0x20>

		return FALSE;
 800aeb4:	2300      	movs	r3, #0
 800aeb6:	e024      	b.n	800af02 <MOT_setWallEdgeDist+0x6a>
	}

	f_addDist = Get_NowDist() + MOT_WALL_EDGE_DIST;		// 
 800aeb8:	f7fa fb3e 	bl	8005538 <Get_NowDist>
 800aebc:	eef0 7a40 	vmov.f32	s15, s0
 800aec0:	eeb3 7a0c 	vmov.f32	s14, #60	; 0x41e00000  28.0
 800aec4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800aec8:	edc7 7a01 	vstr	s15, [r7, #4]

	/* ? */
	if( f_addDist > st_Info.f_dist ){
 800aecc:	4b11      	ldr	r3, [pc, #68]	; (800af14 <MOT_setWallEdgeDist+0x7c>)
 800aece:	edd3 7a06 	vldr	s15, [r3, #24]
 800aed2:	ed97 7a01 	vldr	s14, [r7, #4]
 800aed6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800aeda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aede:	dd09      	ble.n	800aef4 <MOT_setWallEdgeDist+0x5c>

		f_WallEdgeAddDist = f_addDist - st_Info.f_dist;
 800aee0:	4b0c      	ldr	r3, [pc, #48]	; (800af14 <MOT_setWallEdgeDist+0x7c>)
 800aee2:	edd3 7a06 	vldr	s15, [r3, #24]
 800aee6:	ed97 7a01 	vldr	s14, [r7, #4]
 800aeea:	ee77 7a67 	vsub.f32	s15, s14, s15
 800aeee:	4b0a      	ldr	r3, [pc, #40]	; (800af18 <MOT_setWallEdgeDist+0x80>)
 800aef0:	edc3 7a00 	vstr	s15, [r3]
	}

	/* ???? */
	en_WallEdge   = MOT_WALL_EDGE_NONE;		// ???
 800aef4:	4b06      	ldr	r3, [pc, #24]	; (800af10 <MOT_setWallEdgeDist+0x78>)
 800aef6:	2200      	movs	r2, #0
 800aef8:	701a      	strb	r2, [r3, #0]
	bl_IsWallEdge = FALSE;					// ??
 800aefa:	4b04      	ldr	r3, [pc, #16]	; (800af0c <MOT_setWallEdgeDist+0x74>)
 800aefc:	2200      	movs	r2, #0
 800aefe:	701a      	strb	r2, [r3, #0]

	return TRUE;
 800af00:	2301      	movs	r3, #1
}
 800af02:	4618      	mov	r0, r3
 800af04:	3708      	adds	r7, #8
 800af06:	46bd      	mov	sp, r7
 800af08:	bd80      	pop	{r7, pc}
 800af0a:	bf00      	nop
 800af0c:	200002ad 	.word	0x200002ad
 800af10:	200002ac 	.word	0x200002ac
 800af14:	20005de8 	.word	0x20005de8
 800af18:	200002b0 	.word	0x200002b0

0800af1c <MOT_setWallEdgeDist_LoopWait>:
bool MOT_setWallEdgeDist_LoopWait( void )
{
 800af1c:	b480      	push	{r7}
 800af1e:	af00      	add	r7, sp, #0
	/* ???? */
	if( bl_IsWallEdge == FALSE ){		// ?????????
 800af20:	4b08      	ldr	r3, [pc, #32]	; (800af44 <MOT_setWallEdgeDist_LoopWait+0x28>)
 800af22:	781b      	ldrb	r3, [r3, #0]
 800af24:	f083 0301 	eor.w	r3, r3, #1
 800af28:	b2db      	uxtb	r3, r3
 800af2a:	2b00      	cmp	r3, #0
 800af2c:	d001      	beq.n	800af32 <MOT_setWallEdgeDist_LoopWait+0x16>

		return FALSE;
 800af2e:	2300      	movs	r3, #0
 800af30:	e003      	b.n	800af3a <MOT_setWallEdgeDist_LoopWait+0x1e>
	}

	f_WallEdgeAddDist = MOT_WALL_EDGE_DIST;		// 
 800af32:	4b05      	ldr	r3, [pc, #20]	; (800af48 <MOT_setWallEdgeDist_LoopWait+0x2c>)
 800af34:	4a05      	ldr	r2, [pc, #20]	; (800af4c <MOT_setWallEdgeDist_LoopWait+0x30>)
 800af36:	601a      	str	r2, [r3, #0]

	return TRUE;
 800af38:	2301      	movs	r3, #1
}
 800af3a:	4618      	mov	r0, r3
 800af3c:	46bd      	mov	sp, r7
 800af3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af42:	4770      	bx	lr
 800af44:	200002ad 	.word	0x200002ad
 800af48:	200002b0 	.word	0x200002b0
 800af4c:	41e00000 	.word	0x41e00000

0800af50 <BAT_Pol>:

uint16_t	us_BatLvAve = 4095;							// AD


void BAT_Pol( void )
{
 800af50:	b580      	push	{r7, lr}
 800af52:	af00      	add	r7, sp, #0
	static uint16_t 	us_batLv[5] = { 4095, 4095, 4095, 4095, 4095 };
	static uint8_t		i = 0;

	us_batLv[4] = us_batLv[3];
 800af54:	4b2d      	ldr	r3, [pc, #180]	; (800b00c <BAT_Pol+0xbc>)
 800af56:	88da      	ldrh	r2, [r3, #6]
 800af58:	4b2c      	ldr	r3, [pc, #176]	; (800b00c <BAT_Pol+0xbc>)
 800af5a:	811a      	strh	r2, [r3, #8]
	us_batLv[3] = us_batLv[2];
 800af5c:	4b2b      	ldr	r3, [pc, #172]	; (800b00c <BAT_Pol+0xbc>)
 800af5e:	889a      	ldrh	r2, [r3, #4]
 800af60:	4b2a      	ldr	r3, [pc, #168]	; (800b00c <BAT_Pol+0xbc>)
 800af62:	80da      	strh	r2, [r3, #6]
	us_batLv[2] = us_batLv[1];
 800af64:	4b29      	ldr	r3, [pc, #164]	; (800b00c <BAT_Pol+0xbc>)
 800af66:	885a      	ldrh	r2, [r3, #2]
 800af68:	4b28      	ldr	r3, [pc, #160]	; (800b00c <BAT_Pol+0xbc>)
 800af6a:	809a      	strh	r2, [r3, #4]
	us_batLv[1] = us_batLv[0];
 800af6c:	4b27      	ldr	r3, [pc, #156]	; (800b00c <BAT_Pol+0xbc>)
 800af6e:	881a      	ldrh	r2, [r3, #0]
 800af70:	4b26      	ldr	r3, [pc, #152]	; (800b00c <BAT_Pol+0xbc>)
 800af72:	805a      	strh	r2, [r3, #2]

	us_batLv[0] = GetBatVal();
 800af74:	f7f6 fc78 	bl	8001868 <GetBatVal>
 800af78:	4603      	mov	r3, r0
 800af7a:	461a      	mov	r2, r3
 800af7c:	4b23      	ldr	r3, [pc, #140]	; (800b00c <BAT_Pol+0xbc>)
 800af7e:	801a      	strh	r2, [r3, #0]

	us_BatLvAve = ( us_batLv[0] + us_batLv[1] + us_batLv[2] + us_batLv[3] + us_batLv[4] ) / 5;
 800af80:	4b22      	ldr	r3, [pc, #136]	; (800b00c <BAT_Pol+0xbc>)
 800af82:	881b      	ldrh	r3, [r3, #0]
 800af84:	461a      	mov	r2, r3
 800af86:	4b21      	ldr	r3, [pc, #132]	; (800b00c <BAT_Pol+0xbc>)
 800af88:	885b      	ldrh	r3, [r3, #2]
 800af8a:	4413      	add	r3, r2
 800af8c:	4a1f      	ldr	r2, [pc, #124]	; (800b00c <BAT_Pol+0xbc>)
 800af8e:	8892      	ldrh	r2, [r2, #4]
 800af90:	4413      	add	r3, r2
 800af92:	4a1e      	ldr	r2, [pc, #120]	; (800b00c <BAT_Pol+0xbc>)
 800af94:	88d2      	ldrh	r2, [r2, #6]
 800af96:	4413      	add	r3, r2
 800af98:	4a1c      	ldr	r2, [pc, #112]	; (800b00c <BAT_Pol+0xbc>)
 800af9a:	8912      	ldrh	r2, [r2, #8]
 800af9c:	4413      	add	r3, r2
 800af9e:	4a1c      	ldr	r2, [pc, #112]	; (800b010 <BAT_Pol+0xc0>)
 800afa0:	fb82 1203 	smull	r1, r2, r2, r3
 800afa4:	1052      	asrs	r2, r2, #1
 800afa6:	17db      	asrs	r3, r3, #31
 800afa8:	1ad3      	subs	r3, r2, r3
 800afaa:	b29a      	uxth	r2, r3
 800afac:	4b19      	ldr	r3, [pc, #100]	; (800b014 <BAT_Pol+0xc4>)
 800afae:	801a      	strh	r2, [r3, #0]


	if( us_BatLvAve < BAT_LOW ) {
 800afb0:	4b18      	ldr	r3, [pc, #96]	; (800b014 <BAT_Pol+0xc4>)
 800afb2:	881b      	ldrh	r3, [r3, #0]
 800afb4:	f640 22a9 	movw	r2, #2729	; 0xaa9
 800afb8:	4293      	cmp	r3, r2
 800afba:	d803      	bhi.n	800afc4 <BAT_Pol+0x74>
		SetBatLED(0);
 800afbc:	2000      	movs	r0, #0
 800afbe:	f7f7 f85b 	bl	8002078 <SetBatLED>
		i++;
	}
	else{
		SetBatLED(1);
	}
}
 800afc2:	e021      	b.n	800b008 <BAT_Pol+0xb8>
	else if( us_BatLvAve < BAT_GOOD ) {
 800afc4:	4b13      	ldr	r3, [pc, #76]	; (800b014 <BAT_Pol+0xc4>)
 800afc6:	881b      	ldrh	r3, [r3, #0]
 800afc8:	f640 32f3 	movw	r2, #3059	; 0xbf3
 800afcc:	4293      	cmp	r3, r2
 800afce:	d818      	bhi.n	800b002 <BAT_Pol+0xb2>
		if( i>=100){
 800afd0:	4b11      	ldr	r3, [pc, #68]	; (800b018 <BAT_Pol+0xc8>)
 800afd2:	781b      	ldrb	r3, [r3, #0]
 800afd4:	2b63      	cmp	r3, #99	; 0x63
 800afd6:	d906      	bls.n	800afe6 <BAT_Pol+0x96>
			SetBatLED(1);
 800afd8:	2001      	movs	r0, #1
 800afda:	f7f7 f84d 	bl	8002078 <SetBatLED>
			i=0;
 800afde:	4b0e      	ldr	r3, [pc, #56]	; (800b018 <BAT_Pol+0xc8>)
 800afe0:	2200      	movs	r2, #0
 800afe2:	701a      	strb	r2, [r3, #0]
 800afe4:	e006      	b.n	800aff4 <BAT_Pol+0xa4>
		else if(i>=50){
 800afe6:	4b0c      	ldr	r3, [pc, #48]	; (800b018 <BAT_Pol+0xc8>)
 800afe8:	781b      	ldrb	r3, [r3, #0]
 800afea:	2b31      	cmp	r3, #49	; 0x31
 800afec:	d902      	bls.n	800aff4 <BAT_Pol+0xa4>
			SetBatLED(0);
 800afee:	2000      	movs	r0, #0
 800aff0:	f7f7 f842 	bl	8002078 <SetBatLED>
		i++;
 800aff4:	4b08      	ldr	r3, [pc, #32]	; (800b018 <BAT_Pol+0xc8>)
 800aff6:	781b      	ldrb	r3, [r3, #0]
 800aff8:	3301      	adds	r3, #1
 800affa:	b2da      	uxtb	r2, r3
 800affc:	4b06      	ldr	r3, [pc, #24]	; (800b018 <BAT_Pol+0xc8>)
 800affe:	701a      	strb	r2, [r3, #0]
}
 800b000:	e002      	b.n	800b008 <BAT_Pol+0xb8>
		SetBatLED(1);
 800b002:	2001      	movs	r0, #1
 800b004:	f7f7 f838 	bl	8002078 <SetBatLED>
}
 800b008:	bf00      	nop
 800b00a:	bd80      	pop	{r7, pc}
 800b00c:	20000010 	.word	0x20000010
 800b010:	66666667 	.word	0x66666667
 800b014:	2000000e 	.word	0x2000000e
 800b018:	200002b4 	.word	0x200002b4
 800b01c:	00000000 	.word	0x00000000

0800b020 <get_battLv>:

float get_battLv(void){
 800b020:	b580      	push	{r7, lr}
 800b022:	af00      	add	r7, sp, #0
	return (float)us_BatLvAve*(1.990+1.005)/1.990/4095.000*3.300;
 800b024:	4b22      	ldr	r3, [pc, #136]	; (800b0b0 <get_battLv+0x90>)
 800b026:	881b      	ldrh	r3, [r3, #0]
 800b028:	ee07 3a90 	vmov	s15, r3
 800b02c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800b030:	ee17 0a90 	vmov	r0, s15
 800b034:	f7f5 fab0 	bl	8000598 <__aeabi_f2d>
 800b038:	a315      	add	r3, pc, #84	; (adr r3, 800b090 <get_battLv+0x70>)
 800b03a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b03e:	f7f5 fb03 	bl	8000648 <__aeabi_dmul>
 800b042:	4602      	mov	r2, r0
 800b044:	460b      	mov	r3, r1
 800b046:	4610      	mov	r0, r2
 800b048:	4619      	mov	r1, r3
 800b04a:	a313      	add	r3, pc, #76	; (adr r3, 800b098 <get_battLv+0x78>)
 800b04c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b050:	f7f5 fc24 	bl	800089c <__aeabi_ddiv>
 800b054:	4602      	mov	r2, r0
 800b056:	460b      	mov	r3, r1
 800b058:	4610      	mov	r0, r2
 800b05a:	4619      	mov	r1, r3
 800b05c:	a310      	add	r3, pc, #64	; (adr r3, 800b0a0 <get_battLv+0x80>)
 800b05e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b062:	f7f5 fc1b 	bl	800089c <__aeabi_ddiv>
 800b066:	4602      	mov	r2, r0
 800b068:	460b      	mov	r3, r1
 800b06a:	4610      	mov	r0, r2
 800b06c:	4619      	mov	r1, r3
 800b06e:	a30e      	add	r3, pc, #56	; (adr r3, 800b0a8 <get_battLv+0x88>)
 800b070:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b074:	f7f5 fae8 	bl	8000648 <__aeabi_dmul>
 800b078:	4602      	mov	r2, r0
 800b07a:	460b      	mov	r3, r1
 800b07c:	4610      	mov	r0, r2
 800b07e:	4619      	mov	r1, r3
 800b080:	f7f5 fdda 	bl	8000c38 <__aeabi_d2f>
 800b084:	4603      	mov	r3, r0
 800b086:	ee07 3a90 	vmov	s15, r3
}
 800b08a:	eeb0 0a67 	vmov.f32	s0, s15
 800b08e:	bd80      	pop	{r7, pc}
 800b090:	8f5c28f6 	.word	0x8f5c28f6
 800b094:	4007f5c2 	.word	0x4007f5c2
 800b098:	3d70a3d7 	.word	0x3d70a3d7
 800b09c:	3fffd70a 	.word	0x3fffd70a
 800b0a0:	00000000 	.word	0x00000000
 800b0a4:	40affe00 	.word	0x40affe00
 800b0a8:	66666666 	.word	0x66666666
 800b0ac:	400a6666 	.word	0x400a6666
 800b0b0:	2000000e 	.word	0x2000000e

0800b0b4 <DIST_init>:
stDIST_SEN		st_sen[DIST_SEN_NUM];					// 
stDIST_FRONT_SEN		st_senF[DIST_SEN_NUM];


void DIST_init( void )
{
 800b0b4:	b580      	push	{r7, lr}
 800b0b6:	af00      	add	r7, sp, #0
	memset( st_sen, 0, sizeof(st_sen) );				// ()
 800b0b8:	2238      	movs	r2, #56	; 0x38
 800b0ba:	2100      	movs	r1, #0
 800b0bc:	4821      	ldr	r0, [pc, #132]	; (800b144 <DIST_init+0x90>)
 800b0be:	f006 fdc1 	bl	8011c44 <memset>
	st_sen[DIST_SEN_R_FRONT].s_ref       = R_FRONT_REF;
 800b0c2:	4b20      	ldr	r3, [pc, #128]	; (800b144 <DIST_init+0x90>)
 800b0c4:	f44f 72e1 	mov.w	r2, #450	; 0x1c2
 800b0c8:	80da      	strh	r2, [r3, #6]
	st_sen[DIST_SEN_L_FRONT].s_ref       = L_FRONT_REF;
 800b0ca:	4b1e      	ldr	r3, [pc, #120]	; (800b144 <DIST_init+0x90>)
 800b0cc:	f44f 720c 	mov.w	r2, #560	; 0x230
 800b0d0:	829a      	strh	r2, [r3, #20]
	st_sen[DIST_SEN_R_SIDE].s_ref        = R_SIDE_REF;
 800b0d2:	4b1c      	ldr	r3, [pc, #112]	; (800b144 <DIST_init+0x90>)
 800b0d4:	f44f 72e1 	mov.w	r2, #450	; 0x1c2
 800b0d8:	845a      	strh	r2, [r3, #34]	; 0x22
	st_sen[DIST_SEN_L_SIDE].s_ref        = L_SIDE_REF;
 800b0da:	4b1a      	ldr	r3, [pc, #104]	; (800b144 <DIST_init+0x90>)
 800b0dc:	f44f 72e1 	mov.w	r2, #450	; 0x1c2
 800b0e0:	861a      	strh	r2, [r3, #48]	; 0x30
	st_sen[DIST_SEN_R_FRONT].s_limit     = R_FRONT_WALL;
 800b0e2:	4b18      	ldr	r3, [pc, #96]	; (800b144 <DIST_init+0x90>)
 800b0e4:	2241      	movs	r2, #65	; 0x41
 800b0e6:	809a      	strh	r2, [r3, #4]
	st_sen[DIST_SEN_L_FRONT].s_limit     = L_FRONT_WALL;
 800b0e8:	4b16      	ldr	r3, [pc, #88]	; (800b144 <DIST_init+0x90>)
 800b0ea:	2241      	movs	r2, #65	; 0x41
 800b0ec:	825a      	strh	r2, [r3, #18]
	st_sen[DIST_SEN_R_SIDE].s_limit      = R_SIDE_WALL;
 800b0ee:	4b15      	ldr	r3, [pc, #84]	; (800b144 <DIST_init+0x90>)
 800b0f0:	22b4      	movs	r2, #180	; 0xb4
 800b0f2:	841a      	strh	r2, [r3, #32]
	st_sen[DIST_SEN_L_SIDE].s_limit      = L_SIDE_WALL;
 800b0f4:	4b13      	ldr	r3, [pc, #76]	; (800b144 <DIST_init+0x90>)
 800b0f6:	22c8      	movs	r2, #200	; 0xc8
 800b0f8:	85da      	strh	r2, [r3, #46]	; 0x2e
	st_senF[DIST_SEN_R_FRONT].s_skewErr1	= R_FRONT_SKEW_ERR1;
 800b0fa:	4b13      	ldr	r3, [pc, #76]	; (800b148 <DIST_init+0x94>)
 800b0fc:	2250      	movs	r2, #80	; 0x50
 800b0fe:	805a      	strh	r2, [r3, #2]
	st_senF[DIST_SEN_L_FRONT].s_skewErr1	= L_FRONT_SKEW_ERR1;
 800b100:	4b11      	ldr	r3, [pc, #68]	; (800b148 <DIST_init+0x94>)
 800b102:	2246      	movs	r2, #70	; 0x46
 800b104:	815a      	strh	r2, [r3, #10]
	st_senF[DIST_SEN_R_FRONT].s_skewErr2	= R_FRONT_SKEW_ERR2;
 800b106:	4b10      	ldr	r3, [pc, #64]	; (800b148 <DIST_init+0x94>)
 800b108:	22c0      	movs	r2, #192	; 0xc0
 800b10a:	809a      	strh	r2, [r3, #4]
	st_senF[DIST_SEN_L_FRONT].s_skewErr2	= L_FRONT_SKEW_ERR2;
 800b10c:	4b0e      	ldr	r3, [pc, #56]	; (800b148 <DIST_init+0x94>)
 800b10e:	22a0      	movs	r2, #160	; 0xa0
 800b110:	819a      	strh	r2, [r3, #12]
	st_senF[DIST_SEN_R_FRONT].s_skewErr3	= R_FRONT_SKEW_ERR3;
 800b112:	4b0d      	ldr	r3, [pc, #52]	; (800b148 <DIST_init+0x94>)
 800b114:	22fa      	movs	r2, #250	; 0xfa
 800b116:	80da      	strh	r2, [r3, #6]
	st_senF[DIST_SEN_L_FRONT].s_skewErr3	= L_FRONT_SKEW_ERR3;
 800b118:	4b0b      	ldr	r3, [pc, #44]	; (800b148 <DIST_init+0x94>)
 800b11a:	22fa      	movs	r2, #250	; 0xfa
 800b11c:	81da      	strh	r2, [r3, #14]
	st_sen[DIST_SEN_R_FRONT].s_noCtrl = R_FRONT_NOCTRL;
 800b11e:	4b09      	ldr	r3, [pc, #36]	; (800b144 <DIST_init+0x90>)
 800b120:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800b124:	819a      	strh	r2, [r3, #12]
	st_sen[DIST_SEN_L_FRONT].s_noCtrl = L_FRONT_NOCTRL;
 800b126:	4b07      	ldr	r3, [pc, #28]	; (800b144 <DIST_init+0x90>)
 800b128:	f44f 6296 	mov.w	r2, #1200	; 0x4b0
 800b12c:	835a      	strh	r2, [r3, #26]
	st_sen[DIST_SEN_R_FRONT].s_ctrl = R_FRONT_CTRL;
 800b12e:	4b05      	ldr	r3, [pc, #20]	; (800b144 <DIST_init+0x90>)
 800b130:	f44f 722f 	mov.w	r2, #700	; 0x2bc
 800b134:	815a      	strh	r2, [r3, #10]
	st_sen[DIST_SEN_L_FRONT].s_ctrl = L_FRONT_CTRL;
 800b136:	4b03      	ldr	r3, [pc, #12]	; (800b144 <DIST_init+0x90>)
 800b138:	f240 3252 	movw	r2, #850	; 0x352
 800b13c:	831a      	strh	r2, [r3, #24]

}
 800b13e:	bf00      	nop
 800b140:	bd80      	pop	{r7, pc}
 800b142:	bf00      	nop
 800b144:	20005e4c 	.word	0x20005e4c
 800b148:	20005e2c 	.word	0x20005e2c

0800b14c <DIST_getNowVal>:

int16_t DIST_getNowVal( enDIST_SEN_ID en_id )
{
 800b14c:	b480      	push	{r7}
 800b14e:	b083      	sub	sp, #12
 800b150:	af00      	add	r7, sp, #0
 800b152:	4603      	mov	r3, r0
 800b154:	71fb      	strb	r3, [r7, #7]
	return st_sen[en_id].s_now;
 800b156:	79fa      	ldrb	r2, [r7, #7]
 800b158:	4906      	ldr	r1, [pc, #24]	; (800b174 <DIST_getNowVal+0x28>)
 800b15a:	4613      	mov	r3, r2
 800b15c:	00db      	lsls	r3, r3, #3
 800b15e:	1a9b      	subs	r3, r3, r2
 800b160:	005b      	lsls	r3, r3, #1
 800b162:	440b      	add	r3, r1
 800b164:	881b      	ldrh	r3, [r3, #0]
 800b166:	b21b      	sxth	r3, r3
}
 800b168:	4618      	mov	r0, r3
 800b16a:	370c      	adds	r7, #12
 800b16c:	46bd      	mov	sp, r7
 800b16e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b172:	4770      	bx	lr
 800b174:	20005e4c 	.word	0x20005e4c

0800b178 <DIST_getErr>:


void DIST_getErr( int32_t* p_err )
{
 800b178:	b480      	push	{r7}
 800b17a:	b085      	sub	sp, #20
 800b17c:	af00      	add	r7, sp, #0
 800b17e:	6078      	str	r0, [r7, #4]
	volatile int16_t	s_threshold_R = 0;		// 
 800b180:	2300      	movs	r3, #0
 800b182:	81bb      	strh	r3, [r7, #12]
	volatile int16_t	s_threshold_L = 0;		// 
 800b184:	2300      	movs	r3, #0
 800b186:	817b      	strh	r3, [r7, #10]
	/* ---------- */
	/*    */
	/* ---------- */
	/*  */
	// 
	s_temp = st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_old;
 800b188:	4b55      	ldr	r3, [pc, #340]	; (800b2e0 <DIST_getErr+0x168>)
 800b18a:	8b9a      	ldrh	r2, [r3, #28]
 800b18c:	4b54      	ldr	r3, [pc, #336]	; (800b2e0 <DIST_getErr+0x168>)
 800b18e:	8bdb      	ldrh	r3, [r3, #30]
 800b190:	1ad3      	subs	r3, r2, r3
 800b192:	b29b      	uxth	r3, r3
 800b194:	81fb      	strh	r3, [r7, #14]
	if( ( s_temp < -1 * DIST_NO_WALL_DIV_FILTER ) || ( DIST_NO_WALL_DIV_FILTER < s_temp )
 800b196:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b19a:	f113 0f14 	cmn.w	r3, #20
 800b19e:	db03      	blt.n	800b1a8 <DIST_getErr+0x30>
 800b1a0:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b1a4:	2b14      	cmp	r3, #20
 800b1a6:	dd06      	ble.n	800b1b6 <DIST_getErr+0x3e>
	){
		s_threshold_R = st_sen[DIST_SEN_R_SIDE].s_ref + DIST_REF_UP;		// 
 800b1a8:	4b4d      	ldr	r3, [pc, #308]	; (800b2e0 <DIST_getErr+0x168>)
 800b1aa:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800b1ac:	331e      	adds	r3, #30
 800b1ae:	b29b      	uxth	r3, r3
 800b1b0:	b21b      	sxth	r3, r3
 800b1b2:	81bb      	strh	r3, [r7, #12]
 800b1b4:	e003      	b.n	800b1be <DIST_getErr+0x46>
	}
	else{
		s_threshold_R = st_sen[DIST_SEN_R_SIDE].s_limit;		// 
 800b1b6:	4b4a      	ldr	r3, [pc, #296]	; (800b2e0 <DIST_getErr+0x168>)
 800b1b8:	8c1b      	ldrh	r3, [r3, #32]
 800b1ba:	b21b      	sxth	r3, r3
 800b1bc:	81bb      	strh	r3, [r7, #12]
	/* ---------- */
	/*    */
	/* ---------- */
	/*  */
	// 
	s_temp = st_sen[DIST_SEN_L_SIDE].s_now - st_sen[DIST_SEN_L_SIDE].s_old;
 800b1be:	4b48      	ldr	r3, [pc, #288]	; (800b2e0 <DIST_getErr+0x168>)
 800b1c0:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800b1c2:	4b47      	ldr	r3, [pc, #284]	; (800b2e0 <DIST_getErr+0x168>)
 800b1c4:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b1c6:	1ad3      	subs	r3, r2, r3
 800b1c8:	b29b      	uxth	r3, r3
 800b1ca:	81fb      	strh	r3, [r7, #14]
	if( ( s_temp < -1 * DIST_NO_WALL_DIV_FILTER ) || ( DIST_NO_WALL_DIV_FILTER < s_temp )
 800b1cc:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b1d0:	f113 0f14 	cmn.w	r3, #20
 800b1d4:	db03      	blt.n	800b1de <DIST_getErr+0x66>
 800b1d6:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800b1da:	2b14      	cmp	r3, #20
 800b1dc:	dd06      	ble.n	800b1ec <DIST_getErr+0x74>
	){
		s_threshold_L = st_sen[DIST_SEN_L_SIDE].s_ref + DIST_REF_UP;		// 
 800b1de:	4b40      	ldr	r3, [pc, #256]	; (800b2e0 <DIST_getErr+0x168>)
 800b1e0:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800b1e2:	331e      	adds	r3, #30
 800b1e4:	b29b      	uxth	r3, r3
 800b1e6:	b21b      	sxth	r3, r3
 800b1e8:	817b      	strh	r3, [r7, #10]
 800b1ea:	e003      	b.n	800b1f4 <DIST_getErr+0x7c>
	}
	else{
		s_threshold_L = st_sen[DIST_SEN_L_SIDE].s_limit;		// 
 800b1ec:	4b3c      	ldr	r3, [pc, #240]	; (800b2e0 <DIST_getErr+0x168>)
 800b1ee:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b1f0:	b21b      	sxth	r3, r3
 800b1f2:	817b      	strh	r3, [r7, #10]
	}

	/* ------------ */
	/*    */
	/* ------------ */
	*p_err = 0;		// 
 800b1f4:	687b      	ldr	r3, [r7, #4]
 800b1f6:	2200      	movs	r2, #0
 800b1f8:	601a      	str	r2, [r3, #0]

	/*  */
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_noCtrl ) &&
 800b1fa:	4b39      	ldr	r3, [pc, #228]	; (800b2e0 <DIST_getErr+0x168>)
 800b1fc:	881a      	ldrh	r2, [r3, #0]
 800b1fe:	4b38      	ldr	r3, [pc, #224]	; (800b2e0 <DIST_getErr+0x168>)
 800b200:	899b      	ldrh	r3, [r3, #12]
 800b202:	429a      	cmp	r2, r3
 800b204:	d909      	bls.n	800b21a <DIST_getErr+0xa2>
		( st_sen[DIST_SEN_L_FRONT].s_now > st_sen[DIST_SEN_L_FRONT].s_noCtrl )
 800b206:	4b36      	ldr	r3, [pc, #216]	; (800b2e0 <DIST_getErr+0x168>)
 800b208:	89da      	ldrh	r2, [r3, #14]
 800b20a:	4b35      	ldr	r3, [pc, #212]	; (800b2e0 <DIST_getErr+0x168>)
 800b20c:	8b5b      	ldrh	r3, [r3, #26]
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_noCtrl ) &&
 800b20e:	429a      	cmp	r2, r3
 800b210:	d903      	bls.n	800b21a <DIST_getErr+0xa2>
	){
//		printf("[Val]%6d  	\n\r", *p_err);
		*p_err = 0;
 800b212:	687b      	ldr	r3, [r7, #4]
 800b214:	2200      	movs	r2, #0
 800b216:	601a      	str	r2, [r3, #0]
 800b218:	e05b      	b.n	800b2d2 <DIST_getErr+0x15a>
	}
	/*  */
	else if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_ctrl ) &&
 800b21a:	4b31      	ldr	r3, [pc, #196]	; (800b2e0 <DIST_getErr+0x168>)
 800b21c:	881a      	ldrh	r2, [r3, #0]
 800b21e:	4b30      	ldr	r3, [pc, #192]	; (800b2e0 <DIST_getErr+0x168>)
 800b220:	895b      	ldrh	r3, [r3, #10]
 800b222:	429a      	cmp	r2, r3
 800b224:	d915      	bls.n	800b252 <DIST_getErr+0xda>
		( st_sen[DIST_SEN_L_FRONT].s_now > st_sen[DIST_SEN_L_FRONT].s_ctrl )
 800b226:	4b2e      	ldr	r3, [pc, #184]	; (800b2e0 <DIST_getErr+0x168>)
 800b228:	89da      	ldrh	r2, [r3, #14]
 800b22a:	4b2d      	ldr	r3, [pc, #180]	; (800b2e0 <DIST_getErr+0x168>)
 800b22c:	8b1b      	ldrh	r3, [r3, #24]
	else if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_ctrl ) &&
 800b22e:	429a      	cmp	r2, r3
 800b230:	d90f      	bls.n	800b252 <DIST_getErr+0xda>
	){
		*p_err = ( st_sen[DIST_SEN_L_FRONT].s_now - st_sen[DIST_SEN_L_FRONT].s_ref ) -
 800b232:	4b2b      	ldr	r3, [pc, #172]	; (800b2e0 <DIST_getErr+0x168>)
 800b234:	89db      	ldrh	r3, [r3, #14]
 800b236:	461a      	mov	r2, r3
 800b238:	4b29      	ldr	r3, [pc, #164]	; (800b2e0 <DIST_getErr+0x168>)
 800b23a:	8a9b      	ldrh	r3, [r3, #20]
 800b23c:	1ad2      	subs	r2, r2, r3
				 ( st_sen[DIST_SEN_R_FRONT].s_now - st_sen[DIST_SEN_R_FRONT].s_ref );
 800b23e:	4b28      	ldr	r3, [pc, #160]	; (800b2e0 <DIST_getErr+0x168>)
 800b240:	881b      	ldrh	r3, [r3, #0]
 800b242:	4619      	mov	r1, r3
 800b244:	4b26      	ldr	r3, [pc, #152]	; (800b2e0 <DIST_getErr+0x168>)
 800b246:	88db      	ldrh	r3, [r3, #6]
 800b248:	1acb      	subs	r3, r1, r3
		*p_err = ( st_sen[DIST_SEN_L_FRONT].s_now - st_sen[DIST_SEN_L_FRONT].s_ref ) -
 800b24a:	1ad2      	subs	r2, r2, r3
 800b24c:	687b      	ldr	r3, [r7, #4]
 800b24e:	601a      	str	r2, [r3, #0]
 800b250:	e03f      	b.n	800b2d2 <DIST_getErr+0x15a>
//		printf("[Val]%6d  	\n\r", *p_err);
	}
	/*  */
	else if( ( s_threshold_R < st_sen[DIST_SEN_R_SIDE].s_now ) && ( s_threshold_L < st_sen[DIST_SEN_L_SIDE].s_now )
 800b252:	89bb      	ldrh	r3, [r7, #12]
 800b254:	b21b      	sxth	r3, r3
 800b256:	461a      	mov	r2, r3
 800b258:	4b21      	ldr	r3, [pc, #132]	; (800b2e0 <DIST_getErr+0x168>)
 800b25a:	8b9b      	ldrh	r3, [r3, #28]
 800b25c:	429a      	cmp	r2, r3
 800b25e:	da16      	bge.n	800b28e <DIST_getErr+0x116>
 800b260:	897b      	ldrh	r3, [r7, #10]
 800b262:	b21b      	sxth	r3, r3
 800b264:	461a      	mov	r2, r3
 800b266:	4b1e      	ldr	r3, [pc, #120]	; (800b2e0 <DIST_getErr+0x168>)
 800b268:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b26a:	429a      	cmp	r2, r3
 800b26c:	da0f      	bge.n	800b28e <DIST_getErr+0x116>
	){
		*p_err = ( st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_ref ) +
 800b26e:	4b1c      	ldr	r3, [pc, #112]	; (800b2e0 <DIST_getErr+0x168>)
 800b270:	8b9b      	ldrh	r3, [r3, #28]
 800b272:	461a      	mov	r2, r3
 800b274:	4b1a      	ldr	r3, [pc, #104]	; (800b2e0 <DIST_getErr+0x168>)
 800b276:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800b278:	1ad2      	subs	r2, r2, r3
				 ( st_sen[DIST_SEN_L_SIDE].s_ref - st_sen[DIST_SEN_L_SIDE].s_now );
 800b27a:	4b19      	ldr	r3, [pc, #100]	; (800b2e0 <DIST_getErr+0x168>)
 800b27c:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800b27e:	4619      	mov	r1, r3
 800b280:	4b17      	ldr	r3, [pc, #92]	; (800b2e0 <DIST_getErr+0x168>)
 800b282:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b284:	1acb      	subs	r3, r1, r3
		*p_err = ( st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_ref ) +
 800b286:	441a      	add	r2, r3
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	601a      	str	r2, [r3, #0]
 800b28c:	e021      	b.n	800b2d2 <DIST_getErr+0x15a>
//		printf("[Val]%6d  	\n\r", *p_err);
	}
	/*  */
	else if( s_threshold_R < st_sen[DIST_SEN_R_SIDE].s_now ){
 800b28e:	89bb      	ldrh	r3, [r7, #12]
 800b290:	b21b      	sxth	r3, r3
 800b292:	461a      	mov	r2, r3
 800b294:	4b12      	ldr	r3, [pc, #72]	; (800b2e0 <DIST_getErr+0x168>)
 800b296:	8b9b      	ldrh	r3, [r3, #28]
 800b298:	429a      	cmp	r2, r3
 800b29a:	da09      	bge.n	800b2b0 <DIST_getErr+0x138>
		*p_err = ( st_sen[DIST_SEN_R_SIDE].s_now - st_sen[DIST_SEN_R_SIDE].s_ref ) * 2;
 800b29c:	4b10      	ldr	r3, [pc, #64]	; (800b2e0 <DIST_getErr+0x168>)
 800b29e:	8b9b      	ldrh	r3, [r3, #28]
 800b2a0:	461a      	mov	r2, r3
 800b2a2:	4b0f      	ldr	r3, [pc, #60]	; (800b2e0 <DIST_getErr+0x168>)
 800b2a4:	8c5b      	ldrh	r3, [r3, #34]	; 0x22
 800b2a6:	1ad3      	subs	r3, r2, r3
 800b2a8:	005a      	lsls	r2, r3, #1
 800b2aa:	687b      	ldr	r3, [r7, #4]
 800b2ac:	601a      	str	r2, [r3, #0]
	/*  */
	else if( s_threshold_L < st_sen[DIST_SEN_L_SIDE].s_now ){
		*p_err = ( st_sen[DIST_SEN_L_SIDE].s_ref - st_sen[DIST_SEN_L_SIDE].s_now ) * 2;
//		printf("[Val]%6d  	\n\r", *p_err);
	}
}
 800b2ae:	e010      	b.n	800b2d2 <DIST_getErr+0x15a>
	else if( s_threshold_L < st_sen[DIST_SEN_L_SIDE].s_now ){
 800b2b0:	897b      	ldrh	r3, [r7, #10]
 800b2b2:	b21b      	sxth	r3, r3
 800b2b4:	461a      	mov	r2, r3
 800b2b6:	4b0a      	ldr	r3, [pc, #40]	; (800b2e0 <DIST_getErr+0x168>)
 800b2b8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b2ba:	429a      	cmp	r2, r3
 800b2bc:	da09      	bge.n	800b2d2 <DIST_getErr+0x15a>
		*p_err = ( st_sen[DIST_SEN_L_SIDE].s_ref - st_sen[DIST_SEN_L_SIDE].s_now ) * 2;
 800b2be:	4b08      	ldr	r3, [pc, #32]	; (800b2e0 <DIST_getErr+0x168>)
 800b2c0:	8e1b      	ldrh	r3, [r3, #48]	; 0x30
 800b2c2:	461a      	mov	r2, r3
 800b2c4:	4b06      	ldr	r3, [pc, #24]	; (800b2e0 <DIST_getErr+0x168>)
 800b2c6:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800b2c8:	1ad3      	subs	r3, r2, r3
 800b2ca:	005a      	lsls	r2, r3, #1
 800b2cc:	687b      	ldr	r3, [r7, #4]
 800b2ce:	601a      	str	r2, [r3, #0]
}
 800b2d0:	e7ff      	b.n	800b2d2 <DIST_getErr+0x15a>
 800b2d2:	bf00      	nop
 800b2d4:	3714      	adds	r7, #20
 800b2d6:	46bd      	mov	sp, r7
 800b2d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2dc:	4770      	bx	lr
 800b2de:	bf00      	nop
 800b2e0:	20005e4c 	.word	0x20005e4c

0800b2e4 <DIST_getErrSkew>:

void DIST_getErrSkew( int32_t* p_err )
{
 800b2e4:	b480      	push	{r7}
 800b2e6:	b083      	sub	sp, #12
 800b2e8:	af00      	add	r7, sp, #0
 800b2ea:	6078      	str	r0, [r7, #4]
	*p_err =0;
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	2200      	movs	r2, #0
 800b2f0:	601a      	str	r2, [r3, #0]

	/*  */
	if( st_sen[DIST_SEN_R_FRONT].s_now > st_senF[DIST_SEN_R_FRONT].s_skewErr3 ){
 800b2f2:	4b22      	ldr	r3, [pc, #136]	; (800b37c <DIST_getErrSkew+0x98>)
 800b2f4:	881a      	ldrh	r2, [r3, #0]
 800b2f6:	4b22      	ldr	r3, [pc, #136]	; (800b380 <DIST_getErrSkew+0x9c>)
 800b2f8:	88db      	ldrh	r3, [r3, #6]
 800b2fa:	429a      	cmp	r2, r3
 800b2fc:	d904      	bls.n	800b308 <DIST_getErrSkew+0x24>
		*p_err = 300;
 800b2fe:	687b      	ldr	r3, [r7, #4]
 800b300:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800b304:	601a      	str	r2, [r3, #0]
//		printf("  [NOW]%d > [ERR1]%d", st_sen[DIST_SEN_L_FRONT].s_now, st_senF[DIST_SEN_L_FRONT].s_skewErr1 );
	}
	else{
	}

}
 800b306:	e032      	b.n	800b36e <DIST_getErrSkew+0x8a>
	else if( st_sen[DIST_SEN_L_FRONT].s_now > st_senF[DIST_SEN_L_FRONT].s_skewErr3 ){
 800b308:	4b1c      	ldr	r3, [pc, #112]	; (800b37c <DIST_getErrSkew+0x98>)
 800b30a:	89da      	ldrh	r2, [r3, #14]
 800b30c:	4b1c      	ldr	r3, [pc, #112]	; (800b380 <DIST_getErrSkew+0x9c>)
 800b30e:	89db      	ldrh	r3, [r3, #14]
 800b310:	429a      	cmp	r2, r3
 800b312:	d903      	bls.n	800b31c <DIST_getErrSkew+0x38>
		*p_err = -300;
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	4a1b      	ldr	r2, [pc, #108]	; (800b384 <DIST_getErrSkew+0xa0>)
 800b318:	601a      	str	r2, [r3, #0]
}
 800b31a:	e028      	b.n	800b36e <DIST_getErrSkew+0x8a>
	else if( st_sen[DIST_SEN_R_FRONT].s_now > st_senF[DIST_SEN_R_FRONT].s_skewErr2 ){
 800b31c:	4b17      	ldr	r3, [pc, #92]	; (800b37c <DIST_getErrSkew+0x98>)
 800b31e:	881a      	ldrh	r2, [r3, #0]
 800b320:	4b17      	ldr	r3, [pc, #92]	; (800b380 <DIST_getErrSkew+0x9c>)
 800b322:	889b      	ldrh	r3, [r3, #4]
 800b324:	429a      	cmp	r2, r3
 800b326:	d903      	bls.n	800b330 <DIST_getErrSkew+0x4c>
		*p_err = 200;
 800b328:	687b      	ldr	r3, [r7, #4]
 800b32a:	22c8      	movs	r2, #200	; 0xc8
 800b32c:	601a      	str	r2, [r3, #0]
}
 800b32e:	e01e      	b.n	800b36e <DIST_getErrSkew+0x8a>
	else if( st_sen[DIST_SEN_L_FRONT].s_now > st_senF[DIST_SEN_L_FRONT].s_skewErr2 ){
 800b330:	4b12      	ldr	r3, [pc, #72]	; (800b37c <DIST_getErrSkew+0x98>)
 800b332:	89da      	ldrh	r2, [r3, #14]
 800b334:	4b12      	ldr	r3, [pc, #72]	; (800b380 <DIST_getErrSkew+0x9c>)
 800b336:	899b      	ldrh	r3, [r3, #12]
 800b338:	429a      	cmp	r2, r3
 800b33a:	d904      	bls.n	800b346 <DIST_getErrSkew+0x62>
		*p_err = -200;
 800b33c:	687b      	ldr	r3, [r7, #4]
 800b33e:	f06f 02c7 	mvn.w	r2, #199	; 0xc7
 800b342:	601a      	str	r2, [r3, #0]
}
 800b344:	e013      	b.n	800b36e <DIST_getErrSkew+0x8a>
	else if( st_sen[DIST_SEN_R_FRONT].s_now > st_senF[DIST_SEN_R_FRONT].s_skewErr1 ){
 800b346:	4b0d      	ldr	r3, [pc, #52]	; (800b37c <DIST_getErrSkew+0x98>)
 800b348:	881a      	ldrh	r2, [r3, #0]
 800b34a:	4b0d      	ldr	r3, [pc, #52]	; (800b380 <DIST_getErrSkew+0x9c>)
 800b34c:	885b      	ldrh	r3, [r3, #2]
 800b34e:	429a      	cmp	r2, r3
 800b350:	d903      	bls.n	800b35a <DIST_getErrSkew+0x76>
		*p_err = 100;
 800b352:	687b      	ldr	r3, [r7, #4]
 800b354:	2264      	movs	r2, #100	; 0x64
 800b356:	601a      	str	r2, [r3, #0]
}
 800b358:	e009      	b.n	800b36e <DIST_getErrSkew+0x8a>
	else if( st_sen[DIST_SEN_L_FRONT].s_now > st_senF[DIST_SEN_L_FRONT].s_skewErr1 ){
 800b35a:	4b08      	ldr	r3, [pc, #32]	; (800b37c <DIST_getErrSkew+0x98>)
 800b35c:	89da      	ldrh	r2, [r3, #14]
 800b35e:	4b08      	ldr	r3, [pc, #32]	; (800b380 <DIST_getErrSkew+0x9c>)
 800b360:	895b      	ldrh	r3, [r3, #10]
 800b362:	429a      	cmp	r2, r3
 800b364:	d903      	bls.n	800b36e <DIST_getErrSkew+0x8a>
		*p_err = -100;
 800b366:	687b      	ldr	r3, [r7, #4]
 800b368:	f06f 0263 	mvn.w	r2, #99	; 0x63
 800b36c:	601a      	str	r2, [r3, #0]
}
 800b36e:	bf00      	nop
 800b370:	370c      	adds	r7, #12
 800b372:	46bd      	mov	sp, r7
 800b374:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b378:	4770      	bx	lr
 800b37a:	bf00      	nop
 800b37c:	20005e4c 	.word	0x20005e4c
 800b380:	20005e2c 	.word	0x20005e2c
 800b384:	fffffed4 	.word	0xfffffed4

0800b388 <DIST_Pol_FL>:

void DIST_Pol_FL( void )
{
 800b388:	b580      	push	{r7, lr}
 800b38a:	b082      	sub	sp, #8
 800b38c:	af00      	add	r7, sp, #0
	st_sen[DIST_SEN_L_FRONT].s_offset = GetSensor_FL();
 800b38e:	f7f6 f9eb 	bl	8001768 <GetSensor_FL>
 800b392:	4603      	mov	r3, r0
 800b394:	461a      	mov	r2, r3
 800b396:	4b13      	ldr	r3, [pc, #76]	; (800b3e4 <DIST_Pol_FL+0x5c>)
 800b398:	82da      	strh	r2, [r3, #22]

	Set_SenFL(1);
 800b39a:	2001      	movs	r0, #1
 800b39c:	f7f6 fe9e 	bl	80020dc <Set_SenFL>

	for(uint16_t i=0;i<400;i++);
 800b3a0:	2300      	movs	r3, #0
 800b3a2:	80fb      	strh	r3, [r7, #6]
 800b3a4:	e002      	b.n	800b3ac <DIST_Pol_FL+0x24>
 800b3a6:	88fb      	ldrh	r3, [r7, #6]
 800b3a8:	3301      	adds	r3, #1
 800b3aa:	80fb      	strh	r3, [r7, #6]
 800b3ac:	88fb      	ldrh	r3, [r7, #6]
 800b3ae:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800b3b2:	d3f8      	bcc.n	800b3a6 <DIST_Pol_FL+0x1e>

	st_sen[DIST_SEN_L_FRONT].s_old = st_sen[DIST_SEN_L_FRONT].s_now;
 800b3b4:	4b0b      	ldr	r3, [pc, #44]	; (800b3e4 <DIST_Pol_FL+0x5c>)
 800b3b6:	89da      	ldrh	r2, [r3, #14]
 800b3b8:	4b0a      	ldr	r3, [pc, #40]	; (800b3e4 <DIST_Pol_FL+0x5c>)
 800b3ba:	821a      	strh	r2, [r3, #16]
	st_sen[DIST_SEN_L_FRONT].s_now = GetSensor_FL()- st_sen[DIST_SEN_L_FRONT].s_offset;
 800b3bc:	f7f6 f9d4 	bl	8001768 <GetSensor_FL>
 800b3c0:	4603      	mov	r3, r0
 800b3c2:	461a      	mov	r2, r3
 800b3c4:	4b07      	ldr	r3, [pc, #28]	; (800b3e4 <DIST_Pol_FL+0x5c>)
 800b3c6:	8adb      	ldrh	r3, [r3, #22]
 800b3c8:	1ad3      	subs	r3, r2, r3
 800b3ca:	b29a      	uxth	r2, r3
 800b3cc:	4b05      	ldr	r3, [pc, #20]	; (800b3e4 <DIST_Pol_FL+0x5c>)
 800b3ce:	81da      	strh	r2, [r3, #14]
	ADC3_clearEOS();
 800b3d0:	f7f6 f9e2 	bl	8001798 <ADC3_clearEOS>

	Set_SenFL(0);
 800b3d4:	2000      	movs	r0, #0
 800b3d6:	f7f6 fe81 	bl	80020dc <Set_SenFL>
}
 800b3da:	bf00      	nop
 800b3dc:	3708      	adds	r7, #8
 800b3de:	46bd      	mov	sp, r7
 800b3e0:	bd80      	pop	{r7, pc}
 800b3e2:	bf00      	nop
 800b3e4:	20005e4c 	.word	0x20005e4c

0800b3e8 <DIST_Pol_FR>:

void DIST_Pol_FR( void )
{
 800b3e8:	b580      	push	{r7, lr}
 800b3ea:	b082      	sub	sp, #8
 800b3ec:	af00      	add	r7, sp, #0

	st_sen[DIST_SEN_R_FRONT].s_offset = GetSensor_FR();
 800b3ee:	f7f6 fa21 	bl	8001834 <GetSensor_FR>
 800b3f2:	4603      	mov	r3, r0
 800b3f4:	461a      	mov	r2, r3
 800b3f6:	4b13      	ldr	r3, [pc, #76]	; (800b444 <DIST_Pol_FR+0x5c>)
 800b3f8:	811a      	strh	r2, [r3, #8]

	Set_SenFR(1);
 800b3fa:	2001      	movs	r0, #1
 800b3fc:	f7f6 feb6 	bl	800216c <Set_SenFR>

	for(uint16_t i=0;i<400;i++);
 800b400:	2300      	movs	r3, #0
 800b402:	80fb      	strh	r3, [r7, #6]
 800b404:	e002      	b.n	800b40c <DIST_Pol_FR+0x24>
 800b406:	88fb      	ldrh	r3, [r7, #6]
 800b408:	3301      	adds	r3, #1
 800b40a:	80fb      	strh	r3, [r7, #6]
 800b40c:	88fb      	ldrh	r3, [r7, #6]
 800b40e:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800b412:	d3f8      	bcc.n	800b406 <DIST_Pol_FR+0x1e>

	st_sen[DIST_SEN_R_FRONT].s_old = st_sen[DIST_SEN_R_FRONT].s_now;
 800b414:	4b0b      	ldr	r3, [pc, #44]	; (800b444 <DIST_Pol_FR+0x5c>)
 800b416:	881a      	ldrh	r2, [r3, #0]
 800b418:	4b0a      	ldr	r3, [pc, #40]	; (800b444 <DIST_Pol_FR+0x5c>)
 800b41a:	805a      	strh	r2, [r3, #2]
	st_sen[DIST_SEN_R_FRONT].s_now = GetSensor_FR()- st_sen[DIST_SEN_R_FRONT].s_offset;
 800b41c:	f7f6 fa0a 	bl	8001834 <GetSensor_FR>
 800b420:	4603      	mov	r3, r0
 800b422:	461a      	mov	r2, r3
 800b424:	4b07      	ldr	r3, [pc, #28]	; (800b444 <DIST_Pol_FR+0x5c>)
 800b426:	891b      	ldrh	r3, [r3, #8]
 800b428:	1ad3      	subs	r3, r2, r3
 800b42a:	b29a      	uxth	r2, r3
 800b42c:	4b05      	ldr	r3, [pc, #20]	; (800b444 <DIST_Pol_FR+0x5c>)
 800b42e:	801a      	strh	r2, [r3, #0]
	ADC2_clearEOS();
 800b430:	f7f6 f9bc 	bl	80017ac <ADC2_clearEOS>

	Set_SenFR(0);
 800b434:	2000      	movs	r0, #0
 800b436:	f7f6 fe99 	bl	800216c <Set_SenFR>

}
 800b43a:	bf00      	nop
 800b43c:	3708      	adds	r7, #8
 800b43e:	46bd      	mov	sp, r7
 800b440:	bd80      	pop	{r7, pc}
 800b442:	bf00      	nop
 800b444:	20005e4c 	.word	0x20005e4c

0800b448 <DIST_Pol_SL>:


void DIST_Pol_SL( void )
{
 800b448:	b580      	push	{r7, lr}
 800b44a:	b082      	sub	sp, #8
 800b44c:	af00      	add	r7, sp, #0

	st_sen[DIST_SEN_L_SIDE].s_offset = GetSensor_SL();
 800b44e:	f7f6 f9bf 	bl	80017d0 <GetSensor_SL>
 800b452:	4603      	mov	r3, r0
 800b454:	461a      	mov	r2, r3
 800b456:	4b13      	ldr	r3, [pc, #76]	; (800b4a4 <DIST_Pol_SL+0x5c>)
 800b458:	865a      	strh	r2, [r3, #50]	; 0x32

	Set_SenSL(1);
 800b45a:	2001      	movs	r0, #1
 800b45c:	f7f6 fe55 	bl	800210a <Set_SenSL>

	for(uint16_t i=0;i<400;i++);
 800b460:	2300      	movs	r3, #0
 800b462:	80fb      	strh	r3, [r7, #6]
 800b464:	e002      	b.n	800b46c <DIST_Pol_SL+0x24>
 800b466:	88fb      	ldrh	r3, [r7, #6]
 800b468:	3301      	adds	r3, #1
 800b46a:	80fb      	strh	r3, [r7, #6]
 800b46c:	88fb      	ldrh	r3, [r7, #6]
 800b46e:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800b472:	d3f8      	bcc.n	800b466 <DIST_Pol_SL+0x1e>

	st_sen[DIST_SEN_L_SIDE].s_old = st_sen[DIST_SEN_L_SIDE].s_now;
 800b474:	4b0b      	ldr	r3, [pc, #44]	; (800b4a4 <DIST_Pol_SL+0x5c>)
 800b476:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800b478:	4b0a      	ldr	r3, [pc, #40]	; (800b4a4 <DIST_Pol_SL+0x5c>)
 800b47a:	859a      	strh	r2, [r3, #44]	; 0x2c
	st_sen[DIST_SEN_L_SIDE].s_now = GetSensor_SL()- st_sen[DIST_SEN_L_SIDE].s_offset;
 800b47c:	f7f6 f9a8 	bl	80017d0 <GetSensor_SL>
 800b480:	4603      	mov	r3, r0
 800b482:	461a      	mov	r2, r3
 800b484:	4b07      	ldr	r3, [pc, #28]	; (800b4a4 <DIST_Pol_SL+0x5c>)
 800b486:	8e5b      	ldrh	r3, [r3, #50]	; 0x32
 800b488:	1ad3      	subs	r3, r2, r3
 800b48a:	b29a      	uxth	r2, r3
 800b48c:	4b05      	ldr	r3, [pc, #20]	; (800b4a4 <DIST_Pol_SL+0x5c>)
 800b48e:	855a      	strh	r2, [r3, #42]	; 0x2a
	ADC1_clearEOS();
 800b490:	f7f6 f996 	bl	80017c0 <ADC1_clearEOS>

	Set_SenSL(0);
 800b494:	2000      	movs	r0, #0
 800b496:	f7f6 fe38 	bl	800210a <Set_SenSL>

}
 800b49a:	bf00      	nop
 800b49c:	3708      	adds	r7, #8
 800b49e:	46bd      	mov	sp, r7
 800b4a0:	bd80      	pop	{r7, pc}
 800b4a2:	bf00      	nop
 800b4a4:	20005e4c 	.word	0x20005e4c

0800b4a8 <DIST_Pol_SR>:

void DIST_Pol_SR( void )
{
 800b4a8:	b580      	push	{r7, lr}
 800b4aa:	b082      	sub	sp, #8
 800b4ac:	af00      	add	r7, sp, #0

	st_sen[DIST_SEN_R_SIDE].s_offset = GetSensor_SR();
 800b4ae:	f7f6 f9a8 	bl	8001802 <GetSensor_SR>
 800b4b2:	4603      	mov	r3, r0
 800b4b4:	461a      	mov	r2, r3
 800b4b6:	4b12      	ldr	r3, [pc, #72]	; (800b500 <DIST_Pol_SR+0x58>)
 800b4b8:	849a      	strh	r2, [r3, #36]	; 0x24

	Set_SenSR(1);
 800b4ba:	2001      	movs	r0, #1
 800b4bc:	f7f6 fe3c 	bl	8002138 <Set_SenSR>

	for(uint16_t i=0;i<400;i++);
 800b4c0:	2300      	movs	r3, #0
 800b4c2:	80fb      	strh	r3, [r7, #6]
 800b4c4:	e002      	b.n	800b4cc <DIST_Pol_SR+0x24>
 800b4c6:	88fb      	ldrh	r3, [r7, #6]
 800b4c8:	3301      	adds	r3, #1
 800b4ca:	80fb      	strh	r3, [r7, #6]
 800b4cc:	88fb      	ldrh	r3, [r7, #6]
 800b4ce:	f5b3 7fc8 	cmp.w	r3, #400	; 0x190
 800b4d2:	d3f8      	bcc.n	800b4c6 <DIST_Pol_SR+0x1e>

	st_sen[DIST_SEN_R_SIDE].s_old = st_sen[DIST_SEN_R_SIDE].s_now;
 800b4d4:	4b0a      	ldr	r3, [pc, #40]	; (800b500 <DIST_Pol_SR+0x58>)
 800b4d6:	8b9a      	ldrh	r2, [r3, #28]
 800b4d8:	4b09      	ldr	r3, [pc, #36]	; (800b500 <DIST_Pol_SR+0x58>)
 800b4da:	83da      	strh	r2, [r3, #30]
	st_sen[DIST_SEN_R_SIDE].s_now = GetSensor_SR()- st_sen[DIST_SEN_R_SIDE].s_offset;
 800b4dc:	f7f6 f991 	bl	8001802 <GetSensor_SR>
 800b4e0:	4603      	mov	r3, r0
 800b4e2:	461a      	mov	r2, r3
 800b4e4:	4b06      	ldr	r3, [pc, #24]	; (800b500 <DIST_Pol_SR+0x58>)
 800b4e6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800b4e8:	1ad3      	subs	r3, r2, r3
 800b4ea:	b29a      	uxth	r2, r3
 800b4ec:	4b04      	ldr	r3, [pc, #16]	; (800b500 <DIST_Pol_SR+0x58>)
 800b4ee:	839a      	strh	r2, [r3, #28]

	Set_SenSR(0);
 800b4f0:	2000      	movs	r0, #0
 800b4f2:	f7f6 fe21 	bl	8002138 <Set_SenSR>

}
 800b4f6:	bf00      	nop
 800b4f8:	3708      	adds	r7, #8
 800b4fa:	46bd      	mov	sp, r7
 800b4fc:	bd80      	pop	{r7, pc}
 800b4fe:	bf00      	nop
 800b500:	20005e4c 	.word	0x20005e4c

0800b504 <DIST_isWall_FRONT>:
	printf("FL %4d SL %4d SR %4d FR %4d\r",
			st_sen[DIST_SEN_L_FRONT].s_now,st_sen[DIST_SEN_L_SIDE].s_now,st_sen[DIST_SEN_R_SIDE].s_now,st_sen[DIST_SEN_R_FRONT].s_now);
}

bool DIST_isWall_FRONT( void )
{
 800b504:	b480      	push	{r7}
 800b506:	b083      	sub	sp, #12
 800b508:	af00      	add	r7, sp, #0
	bool bl_res 		= false;
 800b50a:	2300      	movs	r3, #0
 800b50c:	71fb      	strb	r3, [r7, #7]
//	printf("DIST_SEN_R_FRONT %5d \r\n",st_sen[DIST_SEN_R_FRONT].s_limit);
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_limit ) ||
 800b50e:	4b0a      	ldr	r3, [pc, #40]	; (800b538 <DIST_isWall_FRONT+0x34>)
 800b510:	881a      	ldrh	r2, [r3, #0]
 800b512:	4b09      	ldr	r3, [pc, #36]	; (800b538 <DIST_isWall_FRONT+0x34>)
 800b514:	889b      	ldrh	r3, [r3, #4]
 800b516:	429a      	cmp	r2, r3
 800b518:	d805      	bhi.n	800b526 <DIST_isWall_FRONT+0x22>
		( st_sen[DIST_SEN_L_FRONT].s_now > st_sen[DIST_SEN_L_FRONT].s_limit )
 800b51a:	4b07      	ldr	r3, [pc, #28]	; (800b538 <DIST_isWall_FRONT+0x34>)
 800b51c:	89da      	ldrh	r2, [r3, #14]
 800b51e:	4b06      	ldr	r3, [pc, #24]	; (800b538 <DIST_isWall_FRONT+0x34>)
 800b520:	8a5b      	ldrh	r3, [r3, #18]
	if( ( st_sen[DIST_SEN_R_FRONT].s_now > st_sen[DIST_SEN_R_FRONT].s_limit ) ||
 800b522:	429a      	cmp	r2, r3
 800b524:	d901      	bls.n	800b52a <DIST_isWall_FRONT+0x26>
	){
		bl_res = true;
 800b526:	2301      	movs	r3, #1
 800b528:	71fb      	strb	r3, [r7, #7]
	}

	return bl_res;
 800b52a:	79fb      	ldrb	r3, [r7, #7]
}
 800b52c:	4618      	mov	r0, r3
 800b52e:	370c      	adds	r7, #12
 800b530:	46bd      	mov	sp, r7
 800b532:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b536:	4770      	bx	lr
 800b538:	20005e4c 	.word	0x20005e4c

0800b53c <DIST_isWall_R_SIDE>:

bool DIST_isWall_R_SIDE( void )
{
 800b53c:	b480      	push	{r7}
 800b53e:	b083      	sub	sp, #12
 800b540:	af00      	add	r7, sp, #0
	bool bl_res 		= false;
 800b542:	2300      	movs	r3, #0
 800b544:	71fb      	strb	r3, [r7, #7]

	if( st_sen[DIST_SEN_R_SIDE].s_now > st_sen[DIST_SEN_R_SIDE].s_limit ){
 800b546:	4b07      	ldr	r3, [pc, #28]	; (800b564 <DIST_isWall_R_SIDE+0x28>)
 800b548:	8b9a      	ldrh	r2, [r3, #28]
 800b54a:	4b06      	ldr	r3, [pc, #24]	; (800b564 <DIST_isWall_R_SIDE+0x28>)
 800b54c:	8c1b      	ldrh	r3, [r3, #32]
 800b54e:	429a      	cmp	r2, r3
 800b550:	d901      	bls.n	800b556 <DIST_isWall_R_SIDE+0x1a>
		bl_res = true;
 800b552:	2301      	movs	r3, #1
 800b554:	71fb      	strb	r3, [r7, #7]
	}

	return bl_res;
 800b556:	79fb      	ldrb	r3, [r7, #7]
}
 800b558:	4618      	mov	r0, r3
 800b55a:	370c      	adds	r7, #12
 800b55c:	46bd      	mov	sp, r7
 800b55e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b562:	4770      	bx	lr
 800b564:	20005e4c 	.word	0x20005e4c

0800b568 <DIST_isWall_L_SIDE>:

bool DIST_isWall_L_SIDE( void )
{
 800b568:	b480      	push	{r7}
 800b56a:	b083      	sub	sp, #12
 800b56c:	af00      	add	r7, sp, #0
	bool bl_res 		= false;
 800b56e:	2300      	movs	r3, #0
 800b570:	71fb      	strb	r3, [r7, #7]

	if( st_sen[DIST_SEN_L_SIDE].s_now > st_sen[DIST_SEN_L_SIDE].s_limit ){
 800b572:	4b07      	ldr	r3, [pc, #28]	; (800b590 <DIST_isWall_L_SIDE+0x28>)
 800b574:	8d5a      	ldrh	r2, [r3, #42]	; 0x2a
 800b576:	4b06      	ldr	r3, [pc, #24]	; (800b590 <DIST_isWall_L_SIDE+0x28>)
 800b578:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b57a:	429a      	cmp	r2, r3
 800b57c:	d901      	bls.n	800b582 <DIST_isWall_L_SIDE+0x1a>
		bl_res = true;
 800b57e:	2301      	movs	r3, #1
 800b580:	71fb      	strb	r3, [r7, #7]
	}

	return bl_res;
 800b582:	79fb      	ldrb	r3, [r7, #7]
}
 800b584:	4618      	mov	r0, r3
 800b586:	370c      	adds	r7, #12
 800b588:	46bd      	mov	sp, r7
 800b58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b58e:	4770      	bx	lr
 800b590:	20005e4c 	.word	0x20005e4c

0800b594 <MAP_refPos>:
uint16_t us_LogIndex = 0;
uint16_t us_LogWallCut[30];
uint16_t us_LogIndexWallCut = 0;

void MAP_refPos( uint8_t uc_cmd )
{
 800b594:	b480      	push	{r7}
 800b596:	b085      	sub	sp, #20
 800b598:	af00      	add	r7, sp, #0
 800b59a:	4603      	mov	r3, r0
 800b59c:	71fb      	strb	r3, [r7, #7]
	uint8_t uc_index = 0;			// e[uCfbNX
 800b59e:	2300      	movs	r3, #0
 800b5a0:	73fb      	strb	r3, [r7, #15]
	
	/* ------------------------------------------ */
	/*  R}he[uCfbNX  */
	/* ------------------------------------------ */
	/* i */
	if( ( uc_cmd <=  GO71 ) && ( uc_cmd >=  GO1) ){
 800b5a2:	79fb      	ldrb	r3, [r7, #7]
 800b5a4:	2b47      	cmp	r3, #71	; 0x47
 800b5a6:	d805      	bhi.n	800b5b4 <MAP_refPos+0x20>
 800b5a8:	79fb      	ldrb	r3, [r7, #7]
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d002      	beq.n	800b5b4 <MAP_refPos+0x20>
		
		uc_index = 14;		// st_PosDatae[uiCfbNX
 800b5ae:	230e      	movs	r3, #14
 800b5b0:	73fb      	strb	r3, [r7, #15]
 800b5b2:	e023      	b.n	800b5fc <MAP_refPos+0x68>
	}
	/* i */
	else if( ( uc_cmd <=  NGO71 ) && ( uc_cmd >=  NGO1) ){
 800b5b4:	79fb      	ldrb	r3, [r7, #7]
 800b5b6:	2b98      	cmp	r3, #152	; 0x98
 800b5b8:	d805      	bhi.n	800b5c6 <MAP_refPos+0x32>
 800b5ba:	79fb      	ldrb	r3, [r7, #7]
 800b5bc:	2b51      	cmp	r3, #81	; 0x51
 800b5be:	d902      	bls.n	800b5c6 <MAP_refPos+0x32>
		
		uc_index = 15;		// st_PosDatae[uiCfbNX
 800b5c0:	230f      	movs	r3, #15
 800b5c2:	73fb      	strb	r3, [r7, #15]
 800b5c4:	e01a      	b.n	800b5fc <MAP_refPos+0x68>
	}
	/* R}h */
	else{
		while(1){
			
			if( st_PosData[uc_index].en_cmd == uc_cmd )      break;			// R}h
 800b5c6:	7bfa      	ldrb	r2, [r7, #15]
 800b5c8:	49c7      	ldr	r1, [pc, #796]	; (800b8e8 <MAP_refPos+0x354>)
 800b5ca:	4613      	mov	r3, r2
 800b5cc:	009b      	lsls	r3, r3, #2
 800b5ce:	4413      	add	r3, r2
 800b5d0:	00db      	lsls	r3, r3, #3
 800b5d2:	440b      	add	r3, r1
 800b5d4:	781b      	ldrb	r3, [r3, #0]
 800b5d6:	79fa      	ldrb	r2, [r7, #7]
 800b5d8:	429a      	cmp	r2, r3
 800b5da:	d00e      	beq.n	800b5fa <MAP_refPos+0x66>
			if( st_PosData[uc_index].en_cmd == MAP_CMD_MAX ) return;		// R}h
 800b5dc:	7bfa      	ldrb	r2, [r7, #15]
 800b5de:	49c2      	ldr	r1, [pc, #776]	; (800b8e8 <MAP_refPos+0x354>)
 800b5e0:	4613      	mov	r3, r2
 800b5e2:	009b      	lsls	r3, r3, #2
 800b5e4:	4413      	add	r3, r2
 800b5e6:	00db      	lsls	r3, r3, #3
 800b5e8:	440b      	add	r3, r1
 800b5ea:	781b      	ldrb	r3, [r3, #0]
 800b5ec:	2bfb      	cmp	r3, #251	; 0xfb
 800b5ee:	f000 82cb 	beq.w	800bb88 <MAP_refPos+0x5f4>
			uc_index++;
 800b5f2:	7bfb      	ldrb	r3, [r7, #15]
 800b5f4:	3301      	adds	r3, #1
 800b5f6:	73fb      	strb	r3, [r7, #15]
			if( st_PosData[uc_index].en_cmd == uc_cmd )      break;			// R}h
 800b5f8:	e7e5      	b.n	800b5c6 <MAP_refPos+0x32>
 800b5fa:	bf00      	nop
		}
	}
	
	/* uXV */
	switch( s_PosDir ){
 800b5fc:	4bbb      	ldr	r3, [pc, #748]	; (800b8ec <MAP_refPos+0x358>)
 800b5fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 800b602:	2b07      	cmp	r3, #7
 800b604:	f200 8268 	bhi.w	800bad8 <MAP_refPos+0x544>
 800b608:	a201      	add	r2, pc, #4	; (adr r2, 800b610 <MAP_refPos+0x7c>)
 800b60a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b60e:	bf00      	nop
 800b610:	0800b631 	.word	0x0800b631
 800b614:	0800b631 	.word	0x0800b631
 800b618:	0800b757 	.word	0x0800b757
 800b61c:	0800b757 	.word	0x0800b757
 800b620:	0800b87d 	.word	0x0800b87d
 800b624:	0800b87d 	.word	0x0800b87d
 800b628:	0800b9b3 	.word	0x0800b9b3
 800b62c:	0800b9b3 	.word	0x0800b9b3
		/* [0]k [1]k */
		case 0:
		case 1:
		
			/* i */
			if( uc_index == 14 ){
 800b630:	7bfb      	ldrb	r3, [r7, #15]
 800b632:	2b0e      	cmp	r3, #14
 800b634:	d132      	bne.n	800b69c <MAP_refPos+0x108>
				
				f_PosX += st_PosData[uc_index].f_x0_x1 * uc_cmd;
 800b636:	7bfa      	ldrb	r2, [r7, #15]
 800b638:	49ab      	ldr	r1, [pc, #684]	; (800b8e8 <MAP_refPos+0x354>)
 800b63a:	4613      	mov	r3, r2
 800b63c:	009b      	lsls	r3, r3, #2
 800b63e:	4413      	add	r3, r2
 800b640:	00db      	lsls	r3, r3, #3
 800b642:	440b      	add	r3, r1
 800b644:	3304      	adds	r3, #4
 800b646:	ed93 7a00 	vldr	s14, [r3]
 800b64a:	79fb      	ldrb	r3, [r7, #7]
 800b64c:	ee07 3a90 	vmov	s15, r3
 800b650:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b654:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b658:	4ba5      	ldr	r3, [pc, #660]	; (800b8f0 <MAP_refPos+0x35c>)
 800b65a:	edd3 7a00 	vldr	s15, [r3]
 800b65e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b662:	4ba3      	ldr	r3, [pc, #652]	; (800b8f0 <MAP_refPos+0x35c>)
 800b664:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y0_y1 * uc_cmd;
 800b668:	7bfa      	ldrb	r2, [r7, #15]
 800b66a:	499f      	ldr	r1, [pc, #636]	; (800b8e8 <MAP_refPos+0x354>)
 800b66c:	4613      	mov	r3, r2
 800b66e:	009b      	lsls	r3, r3, #2
 800b670:	4413      	add	r3, r2
 800b672:	00db      	lsls	r3, r3, #3
 800b674:	440b      	add	r3, r1
 800b676:	3308      	adds	r3, #8
 800b678:	ed93 7a00 	vldr	s14, [r3]
 800b67c:	79fb      	ldrb	r3, [r7, #7]
 800b67e:	ee07 3a90 	vmov	s15, r3
 800b682:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b686:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b68a:	4b9a      	ldr	r3, [pc, #616]	; (800b8f4 <MAP_refPos+0x360>)
 800b68c:	edd3 7a00 	vldr	s15, [r3]
 800b690:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b694:	4b97      	ldr	r3, [pc, #604]	; (800b8f4 <MAP_refPos+0x360>)
 800b696:	edc3 7a00 	vstr	s15, [r3]
			/* J[u */
			else{
				f_PosX += st_PosData[uc_index].f_x0_x1;
				f_PosY += st_PosData[uc_index].f_y0_y1;
			}
			break;
 800b69a:	e21d      	b.n	800bad8 <MAP_refPos+0x544>
			else if( uc_index == 15 ){
 800b69c:	7bfb      	ldrb	r3, [r7, #15]
 800b69e:	2b0f      	cmp	r3, #15
 800b6a0:	d134      	bne.n	800b70c <MAP_refPos+0x178>
				f_PosX += st_PosData[uc_index].f_x0_x1 * ( uc_cmd - 81 );
 800b6a2:	7bfa      	ldrb	r2, [r7, #15]
 800b6a4:	4990      	ldr	r1, [pc, #576]	; (800b8e8 <MAP_refPos+0x354>)
 800b6a6:	4613      	mov	r3, r2
 800b6a8:	009b      	lsls	r3, r3, #2
 800b6aa:	4413      	add	r3, r2
 800b6ac:	00db      	lsls	r3, r3, #3
 800b6ae:	440b      	add	r3, r1
 800b6b0:	3304      	adds	r3, #4
 800b6b2:	ed93 7a00 	vldr	s14, [r3]
 800b6b6:	79fb      	ldrb	r3, [r7, #7]
 800b6b8:	3b51      	subs	r3, #81	; 0x51
 800b6ba:	ee07 3a90 	vmov	s15, r3
 800b6be:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b6c2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b6c6:	4b8a      	ldr	r3, [pc, #552]	; (800b8f0 <MAP_refPos+0x35c>)
 800b6c8:	edd3 7a00 	vldr	s15, [r3]
 800b6cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b6d0:	4b87      	ldr	r3, [pc, #540]	; (800b8f0 <MAP_refPos+0x35c>)
 800b6d2:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y0_y1 * ( uc_cmd - 81 );
 800b6d6:	7bfa      	ldrb	r2, [r7, #15]
 800b6d8:	4983      	ldr	r1, [pc, #524]	; (800b8e8 <MAP_refPos+0x354>)
 800b6da:	4613      	mov	r3, r2
 800b6dc:	009b      	lsls	r3, r3, #2
 800b6de:	4413      	add	r3, r2
 800b6e0:	00db      	lsls	r3, r3, #3
 800b6e2:	440b      	add	r3, r1
 800b6e4:	3308      	adds	r3, #8
 800b6e6:	ed93 7a00 	vldr	s14, [r3]
 800b6ea:	79fb      	ldrb	r3, [r7, #7]
 800b6ec:	3b51      	subs	r3, #81	; 0x51
 800b6ee:	ee07 3a90 	vmov	s15, r3
 800b6f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b6f6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b6fa:	4b7e      	ldr	r3, [pc, #504]	; (800b8f4 <MAP_refPos+0x360>)
 800b6fc:	edd3 7a00 	vldr	s15, [r3]
 800b700:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b704:	4b7b      	ldr	r3, [pc, #492]	; (800b8f4 <MAP_refPos+0x360>)
 800b706:	edc3 7a00 	vstr	s15, [r3]
			break;
 800b70a:	e1e5      	b.n	800bad8 <MAP_refPos+0x544>
				f_PosX += st_PosData[uc_index].f_x0_x1;
 800b70c:	7bfa      	ldrb	r2, [r7, #15]
 800b70e:	4976      	ldr	r1, [pc, #472]	; (800b8e8 <MAP_refPos+0x354>)
 800b710:	4613      	mov	r3, r2
 800b712:	009b      	lsls	r3, r3, #2
 800b714:	4413      	add	r3, r2
 800b716:	00db      	lsls	r3, r3, #3
 800b718:	440b      	add	r3, r1
 800b71a:	3304      	adds	r3, #4
 800b71c:	ed93 7a00 	vldr	s14, [r3]
 800b720:	4b73      	ldr	r3, [pc, #460]	; (800b8f0 <MAP_refPos+0x35c>)
 800b722:	edd3 7a00 	vldr	s15, [r3]
 800b726:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b72a:	4b71      	ldr	r3, [pc, #452]	; (800b8f0 <MAP_refPos+0x35c>)
 800b72c:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y0_y1;
 800b730:	7bfa      	ldrb	r2, [r7, #15]
 800b732:	496d      	ldr	r1, [pc, #436]	; (800b8e8 <MAP_refPos+0x354>)
 800b734:	4613      	mov	r3, r2
 800b736:	009b      	lsls	r3, r3, #2
 800b738:	4413      	add	r3, r2
 800b73a:	00db      	lsls	r3, r3, #3
 800b73c:	440b      	add	r3, r1
 800b73e:	3308      	adds	r3, #8
 800b740:	ed93 7a00 	vldr	s14, [r3]
 800b744:	4b6b      	ldr	r3, [pc, #428]	; (800b8f4 <MAP_refPos+0x360>)
 800b746:	edd3 7a00 	vldr	s15, [r3]
 800b74a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b74e:	4b69      	ldr	r3, [pc, #420]	; (800b8f4 <MAP_refPos+0x360>)
 800b750:	edc3 7a00 	vstr	s15, [r3]
			break;
 800b754:	e1c0      	b.n	800bad8 <MAP_refPos+0x544>
		/* [2] [3] */
		case 2:
		case 3:

			/* i */
			if( uc_index == 14 ){
 800b756:	7bfb      	ldrb	r3, [r7, #15]
 800b758:	2b0e      	cmp	r3, #14
 800b75a:	d132      	bne.n	800b7c2 <MAP_refPos+0x22e>
				
				f_PosX += st_PosData[uc_index].f_x2_x3 * uc_cmd;
 800b75c:	7bfa      	ldrb	r2, [r7, #15]
 800b75e:	4962      	ldr	r1, [pc, #392]	; (800b8e8 <MAP_refPos+0x354>)
 800b760:	4613      	mov	r3, r2
 800b762:	009b      	lsls	r3, r3, #2
 800b764:	4413      	add	r3, r2
 800b766:	00db      	lsls	r3, r3, #3
 800b768:	440b      	add	r3, r1
 800b76a:	330c      	adds	r3, #12
 800b76c:	ed93 7a00 	vldr	s14, [r3]
 800b770:	79fb      	ldrb	r3, [r7, #7]
 800b772:	ee07 3a90 	vmov	s15, r3
 800b776:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b77a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b77e:	4b5c      	ldr	r3, [pc, #368]	; (800b8f0 <MAP_refPos+0x35c>)
 800b780:	edd3 7a00 	vldr	s15, [r3]
 800b784:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b788:	4b59      	ldr	r3, [pc, #356]	; (800b8f0 <MAP_refPos+0x35c>)
 800b78a:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y2_y3 * uc_cmd;
 800b78e:	7bfa      	ldrb	r2, [r7, #15]
 800b790:	4955      	ldr	r1, [pc, #340]	; (800b8e8 <MAP_refPos+0x354>)
 800b792:	4613      	mov	r3, r2
 800b794:	009b      	lsls	r3, r3, #2
 800b796:	4413      	add	r3, r2
 800b798:	00db      	lsls	r3, r3, #3
 800b79a:	440b      	add	r3, r1
 800b79c:	3310      	adds	r3, #16
 800b79e:	ed93 7a00 	vldr	s14, [r3]
 800b7a2:	79fb      	ldrb	r3, [r7, #7]
 800b7a4:	ee07 3a90 	vmov	s15, r3
 800b7a8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b7ac:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b7b0:	4b50      	ldr	r3, [pc, #320]	; (800b8f4 <MAP_refPos+0x360>)
 800b7b2:	edd3 7a00 	vldr	s15, [r3]
 800b7b6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b7ba:	4b4e      	ldr	r3, [pc, #312]	; (800b8f4 <MAP_refPos+0x360>)
 800b7bc:	edc3 7a00 	vstr	s15, [r3]
			/* J[u */
			else{
				f_PosX += st_PosData[uc_index].f_x2_x3;
				f_PosY += st_PosData[uc_index].f_y2_y3;
			}
			break;
 800b7c0:	e18a      	b.n	800bad8 <MAP_refPos+0x544>
			else if( uc_index == 15 ){
 800b7c2:	7bfb      	ldrb	r3, [r7, #15]
 800b7c4:	2b0f      	cmp	r3, #15
 800b7c6:	d134      	bne.n	800b832 <MAP_refPos+0x29e>
				f_PosX += st_PosData[uc_index].f_x2_x3 * ( uc_cmd - 81 );
 800b7c8:	7bfa      	ldrb	r2, [r7, #15]
 800b7ca:	4947      	ldr	r1, [pc, #284]	; (800b8e8 <MAP_refPos+0x354>)
 800b7cc:	4613      	mov	r3, r2
 800b7ce:	009b      	lsls	r3, r3, #2
 800b7d0:	4413      	add	r3, r2
 800b7d2:	00db      	lsls	r3, r3, #3
 800b7d4:	440b      	add	r3, r1
 800b7d6:	330c      	adds	r3, #12
 800b7d8:	ed93 7a00 	vldr	s14, [r3]
 800b7dc:	79fb      	ldrb	r3, [r7, #7]
 800b7de:	3b51      	subs	r3, #81	; 0x51
 800b7e0:	ee07 3a90 	vmov	s15, r3
 800b7e4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b7e8:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b7ec:	4b40      	ldr	r3, [pc, #256]	; (800b8f0 <MAP_refPos+0x35c>)
 800b7ee:	edd3 7a00 	vldr	s15, [r3]
 800b7f2:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b7f6:	4b3e      	ldr	r3, [pc, #248]	; (800b8f0 <MAP_refPos+0x35c>)
 800b7f8:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y2_y3 * ( uc_cmd - 81 );
 800b7fc:	7bfa      	ldrb	r2, [r7, #15]
 800b7fe:	493a      	ldr	r1, [pc, #232]	; (800b8e8 <MAP_refPos+0x354>)
 800b800:	4613      	mov	r3, r2
 800b802:	009b      	lsls	r3, r3, #2
 800b804:	4413      	add	r3, r2
 800b806:	00db      	lsls	r3, r3, #3
 800b808:	440b      	add	r3, r1
 800b80a:	3310      	adds	r3, #16
 800b80c:	ed93 7a00 	vldr	s14, [r3]
 800b810:	79fb      	ldrb	r3, [r7, #7]
 800b812:	3b51      	subs	r3, #81	; 0x51
 800b814:	ee07 3a90 	vmov	s15, r3
 800b818:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b81c:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b820:	4b34      	ldr	r3, [pc, #208]	; (800b8f4 <MAP_refPos+0x360>)
 800b822:	edd3 7a00 	vldr	s15, [r3]
 800b826:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b82a:	4b32      	ldr	r3, [pc, #200]	; (800b8f4 <MAP_refPos+0x360>)
 800b82c:	edc3 7a00 	vstr	s15, [r3]
			break;
 800b830:	e152      	b.n	800bad8 <MAP_refPos+0x544>
				f_PosX += st_PosData[uc_index].f_x2_x3;
 800b832:	7bfa      	ldrb	r2, [r7, #15]
 800b834:	492c      	ldr	r1, [pc, #176]	; (800b8e8 <MAP_refPos+0x354>)
 800b836:	4613      	mov	r3, r2
 800b838:	009b      	lsls	r3, r3, #2
 800b83a:	4413      	add	r3, r2
 800b83c:	00db      	lsls	r3, r3, #3
 800b83e:	440b      	add	r3, r1
 800b840:	330c      	adds	r3, #12
 800b842:	ed93 7a00 	vldr	s14, [r3]
 800b846:	4b2a      	ldr	r3, [pc, #168]	; (800b8f0 <MAP_refPos+0x35c>)
 800b848:	edd3 7a00 	vldr	s15, [r3]
 800b84c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b850:	4b27      	ldr	r3, [pc, #156]	; (800b8f0 <MAP_refPos+0x35c>)
 800b852:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y2_y3;
 800b856:	7bfa      	ldrb	r2, [r7, #15]
 800b858:	4923      	ldr	r1, [pc, #140]	; (800b8e8 <MAP_refPos+0x354>)
 800b85a:	4613      	mov	r3, r2
 800b85c:	009b      	lsls	r3, r3, #2
 800b85e:	4413      	add	r3, r2
 800b860:	00db      	lsls	r3, r3, #3
 800b862:	440b      	add	r3, r1
 800b864:	3310      	adds	r3, #16
 800b866:	ed93 7a00 	vldr	s14, [r3]
 800b86a:	4b22      	ldr	r3, [pc, #136]	; (800b8f4 <MAP_refPos+0x360>)
 800b86c:	edd3 7a00 	vldr	s15, [r3]
 800b870:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b874:	4b1f      	ldr	r3, [pc, #124]	; (800b8f4 <MAP_refPos+0x360>)
 800b876:	edc3 7a00 	vstr	s15, [r3]
			break;
 800b87a:	e12d      	b.n	800bad8 <MAP_refPos+0x544>
		/* [4] [5] */
		case 4:
		case 5:

			/* i */
			if( uc_index == 14 ){
 800b87c:	7bfb      	ldrb	r3, [r7, #15]
 800b87e:	2b0e      	cmp	r3, #14
 800b880:	d13a      	bne.n	800b8f8 <MAP_refPos+0x364>
				
				f_PosX += st_PosData[uc_index].f_x4_x5 * uc_cmd;
 800b882:	7bfa      	ldrb	r2, [r7, #15]
 800b884:	4918      	ldr	r1, [pc, #96]	; (800b8e8 <MAP_refPos+0x354>)
 800b886:	4613      	mov	r3, r2
 800b888:	009b      	lsls	r3, r3, #2
 800b88a:	4413      	add	r3, r2
 800b88c:	00db      	lsls	r3, r3, #3
 800b88e:	440b      	add	r3, r1
 800b890:	3314      	adds	r3, #20
 800b892:	ed93 7a00 	vldr	s14, [r3]
 800b896:	79fb      	ldrb	r3, [r7, #7]
 800b898:	ee07 3a90 	vmov	s15, r3
 800b89c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b8a0:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b8a4:	4b12      	ldr	r3, [pc, #72]	; (800b8f0 <MAP_refPos+0x35c>)
 800b8a6:	edd3 7a00 	vldr	s15, [r3]
 800b8aa:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b8ae:	4b10      	ldr	r3, [pc, #64]	; (800b8f0 <MAP_refPos+0x35c>)
 800b8b0:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y4_y5 * uc_cmd;
 800b8b4:	7bfa      	ldrb	r2, [r7, #15]
 800b8b6:	490c      	ldr	r1, [pc, #48]	; (800b8e8 <MAP_refPos+0x354>)
 800b8b8:	4613      	mov	r3, r2
 800b8ba:	009b      	lsls	r3, r3, #2
 800b8bc:	4413      	add	r3, r2
 800b8be:	00db      	lsls	r3, r3, #3
 800b8c0:	440b      	add	r3, r1
 800b8c2:	3318      	adds	r3, #24
 800b8c4:	ed93 7a00 	vldr	s14, [r3]
 800b8c8:	79fb      	ldrb	r3, [r7, #7]
 800b8ca:	ee07 3a90 	vmov	s15, r3
 800b8ce:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b8d2:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b8d6:	4b07      	ldr	r3, [pc, #28]	; (800b8f4 <MAP_refPos+0x360>)
 800b8d8:	edd3 7a00 	vldr	s15, [r3]
 800b8dc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b8e0:	4b04      	ldr	r3, [pc, #16]	; (800b8f4 <MAP_refPos+0x360>)
 800b8e2:	edc3 7a00 	vstr	s15, [r3]
			/* J[u */
			else{
				f_PosX += st_PosData[uc_index].f_x4_x5;
				f_PosY += st_PosData[uc_index].f_y4_y5;
			}
			break;
 800b8e6:	e0f7      	b.n	800bad8 <MAP_refPos+0x544>
 800b8e8:	08017fcc 	.word	0x08017fcc
 800b8ec:	20006efc 	.word	0x20006efc
 800b8f0:	20006f00 	.word	0x20006f00
 800b8f4:	20008fbc 	.word	0x20008fbc
			else if( uc_index == 15 ){
 800b8f8:	7bfb      	ldrb	r3, [r7, #15]
 800b8fa:	2b0f      	cmp	r3, #15
 800b8fc:	d134      	bne.n	800b968 <MAP_refPos+0x3d4>
				f_PosX += st_PosData[uc_index].f_x4_x5 * ( uc_cmd - 81 );
 800b8fe:	7bfa      	ldrb	r2, [r7, #15]
 800b900:	49a4      	ldr	r1, [pc, #656]	; (800bb94 <MAP_refPos+0x600>)
 800b902:	4613      	mov	r3, r2
 800b904:	009b      	lsls	r3, r3, #2
 800b906:	4413      	add	r3, r2
 800b908:	00db      	lsls	r3, r3, #3
 800b90a:	440b      	add	r3, r1
 800b90c:	3314      	adds	r3, #20
 800b90e:	ed93 7a00 	vldr	s14, [r3]
 800b912:	79fb      	ldrb	r3, [r7, #7]
 800b914:	3b51      	subs	r3, #81	; 0x51
 800b916:	ee07 3a90 	vmov	s15, r3
 800b91a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b91e:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b922:	4b9d      	ldr	r3, [pc, #628]	; (800bb98 <MAP_refPos+0x604>)
 800b924:	edd3 7a00 	vldr	s15, [r3]
 800b928:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b92c:	4b9a      	ldr	r3, [pc, #616]	; (800bb98 <MAP_refPos+0x604>)
 800b92e:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y4_y5 * ( uc_cmd - 81 );
 800b932:	7bfa      	ldrb	r2, [r7, #15]
 800b934:	4997      	ldr	r1, [pc, #604]	; (800bb94 <MAP_refPos+0x600>)
 800b936:	4613      	mov	r3, r2
 800b938:	009b      	lsls	r3, r3, #2
 800b93a:	4413      	add	r3, r2
 800b93c:	00db      	lsls	r3, r3, #3
 800b93e:	440b      	add	r3, r1
 800b940:	3318      	adds	r3, #24
 800b942:	ed93 7a00 	vldr	s14, [r3]
 800b946:	79fb      	ldrb	r3, [r7, #7]
 800b948:	3b51      	subs	r3, #81	; 0x51
 800b94a:	ee07 3a90 	vmov	s15, r3
 800b94e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b952:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b956:	4b91      	ldr	r3, [pc, #580]	; (800bb9c <MAP_refPos+0x608>)
 800b958:	edd3 7a00 	vldr	s15, [r3]
 800b95c:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b960:	4b8e      	ldr	r3, [pc, #568]	; (800bb9c <MAP_refPos+0x608>)
 800b962:	edc3 7a00 	vstr	s15, [r3]
			break;
 800b966:	e0b7      	b.n	800bad8 <MAP_refPos+0x544>
				f_PosX += st_PosData[uc_index].f_x4_x5;
 800b968:	7bfa      	ldrb	r2, [r7, #15]
 800b96a:	498a      	ldr	r1, [pc, #552]	; (800bb94 <MAP_refPos+0x600>)
 800b96c:	4613      	mov	r3, r2
 800b96e:	009b      	lsls	r3, r3, #2
 800b970:	4413      	add	r3, r2
 800b972:	00db      	lsls	r3, r3, #3
 800b974:	440b      	add	r3, r1
 800b976:	3314      	adds	r3, #20
 800b978:	ed93 7a00 	vldr	s14, [r3]
 800b97c:	4b86      	ldr	r3, [pc, #536]	; (800bb98 <MAP_refPos+0x604>)
 800b97e:	edd3 7a00 	vldr	s15, [r3]
 800b982:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b986:	4b84      	ldr	r3, [pc, #528]	; (800bb98 <MAP_refPos+0x604>)
 800b988:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y4_y5;
 800b98c:	7bfa      	ldrb	r2, [r7, #15]
 800b98e:	4981      	ldr	r1, [pc, #516]	; (800bb94 <MAP_refPos+0x600>)
 800b990:	4613      	mov	r3, r2
 800b992:	009b      	lsls	r3, r3, #2
 800b994:	4413      	add	r3, r2
 800b996:	00db      	lsls	r3, r3, #3
 800b998:	440b      	add	r3, r1
 800b99a:	3318      	adds	r3, #24
 800b99c:	ed93 7a00 	vldr	s14, [r3]
 800b9a0:	4b7e      	ldr	r3, [pc, #504]	; (800bb9c <MAP_refPos+0x608>)
 800b9a2:	edd3 7a00 	vldr	s15, [r3]
 800b9a6:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b9aa:	4b7c      	ldr	r3, [pc, #496]	; (800bb9c <MAP_refPos+0x608>)
 800b9ac:	edc3 7a00 	vstr	s15, [r3]
			break;
 800b9b0:	e092      	b.n	800bad8 <MAP_refPos+0x544>
		/* [6] [7]k */
		case 6:
		case 7:

			/* i */
			if( uc_index == 14 ){
 800b9b2:	7bfb      	ldrb	r3, [r7, #15]
 800b9b4:	2b0e      	cmp	r3, #14
 800b9b6:	d132      	bne.n	800ba1e <MAP_refPos+0x48a>
				
				f_PosX += st_PosData[uc_index].f_x6_x7 * uc_cmd;
 800b9b8:	7bfa      	ldrb	r2, [r7, #15]
 800b9ba:	4976      	ldr	r1, [pc, #472]	; (800bb94 <MAP_refPos+0x600>)
 800b9bc:	4613      	mov	r3, r2
 800b9be:	009b      	lsls	r3, r3, #2
 800b9c0:	4413      	add	r3, r2
 800b9c2:	00db      	lsls	r3, r3, #3
 800b9c4:	440b      	add	r3, r1
 800b9c6:	331c      	adds	r3, #28
 800b9c8:	ed93 7a00 	vldr	s14, [r3]
 800b9cc:	79fb      	ldrb	r3, [r7, #7]
 800b9ce:	ee07 3a90 	vmov	s15, r3
 800b9d2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800b9d6:	ee27 7a27 	vmul.f32	s14, s14, s15
 800b9da:	4b6f      	ldr	r3, [pc, #444]	; (800bb98 <MAP_refPos+0x604>)
 800b9dc:	edd3 7a00 	vldr	s15, [r3]
 800b9e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 800b9e4:	4b6c      	ldr	r3, [pc, #432]	; (800bb98 <MAP_refPos+0x604>)
 800b9e6:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y6_y7 * uc_cmd;
 800b9ea:	7bfa      	ldrb	r2, [r7, #15]
 800b9ec:	4969      	ldr	r1, [pc, #420]	; (800bb94 <MAP_refPos+0x600>)
 800b9ee:	4613      	mov	r3, r2
 800b9f0:	009b      	lsls	r3, r3, #2
 800b9f2:	4413      	add	r3, r2
 800b9f4:	00db      	lsls	r3, r3, #3
 800b9f6:	440b      	add	r3, r1
 800b9f8:	3320      	adds	r3, #32
 800b9fa:	ed93 7a00 	vldr	s14, [r3]
 800b9fe:	79fb      	ldrb	r3, [r7, #7]
 800ba00:	ee07 3a90 	vmov	s15, r3
 800ba04:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ba08:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ba0c:	4b63      	ldr	r3, [pc, #396]	; (800bb9c <MAP_refPos+0x608>)
 800ba0e:	edd3 7a00 	vldr	s15, [r3]
 800ba12:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ba16:	4b61      	ldr	r3, [pc, #388]	; (800bb9c <MAP_refPos+0x608>)
 800ba18:	edc3 7a00 	vstr	s15, [r3]
			/* J[u */
			else{
				f_PosX += st_PosData[uc_index].f_x6_x7;
				f_PosY += st_PosData[uc_index].f_y6_y7;
			}
			break;
 800ba1c:	e05b      	b.n	800bad6 <MAP_refPos+0x542>
			else if( uc_index == 15 ){
 800ba1e:	7bfb      	ldrb	r3, [r7, #15]
 800ba20:	2b0f      	cmp	r3, #15
 800ba22:	d134      	bne.n	800ba8e <MAP_refPos+0x4fa>
				f_PosX += st_PosData[uc_index].f_x6_x7 * ( uc_cmd - 81 );
 800ba24:	7bfa      	ldrb	r2, [r7, #15]
 800ba26:	495b      	ldr	r1, [pc, #364]	; (800bb94 <MAP_refPos+0x600>)
 800ba28:	4613      	mov	r3, r2
 800ba2a:	009b      	lsls	r3, r3, #2
 800ba2c:	4413      	add	r3, r2
 800ba2e:	00db      	lsls	r3, r3, #3
 800ba30:	440b      	add	r3, r1
 800ba32:	331c      	adds	r3, #28
 800ba34:	ed93 7a00 	vldr	s14, [r3]
 800ba38:	79fb      	ldrb	r3, [r7, #7]
 800ba3a:	3b51      	subs	r3, #81	; 0x51
 800ba3c:	ee07 3a90 	vmov	s15, r3
 800ba40:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ba44:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ba48:	4b53      	ldr	r3, [pc, #332]	; (800bb98 <MAP_refPos+0x604>)
 800ba4a:	edd3 7a00 	vldr	s15, [r3]
 800ba4e:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ba52:	4b51      	ldr	r3, [pc, #324]	; (800bb98 <MAP_refPos+0x604>)
 800ba54:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y6_y7 * ( uc_cmd - 81 );
 800ba58:	7bfa      	ldrb	r2, [r7, #15]
 800ba5a:	494e      	ldr	r1, [pc, #312]	; (800bb94 <MAP_refPos+0x600>)
 800ba5c:	4613      	mov	r3, r2
 800ba5e:	009b      	lsls	r3, r3, #2
 800ba60:	4413      	add	r3, r2
 800ba62:	00db      	lsls	r3, r3, #3
 800ba64:	440b      	add	r3, r1
 800ba66:	3320      	adds	r3, #32
 800ba68:	ed93 7a00 	vldr	s14, [r3]
 800ba6c:	79fb      	ldrb	r3, [r7, #7]
 800ba6e:	3b51      	subs	r3, #81	; 0x51
 800ba70:	ee07 3a90 	vmov	s15, r3
 800ba74:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800ba78:	ee27 7a27 	vmul.f32	s14, s14, s15
 800ba7c:	4b47      	ldr	r3, [pc, #284]	; (800bb9c <MAP_refPos+0x608>)
 800ba7e:	edd3 7a00 	vldr	s15, [r3]
 800ba82:	ee77 7a27 	vadd.f32	s15, s14, s15
 800ba86:	4b45      	ldr	r3, [pc, #276]	; (800bb9c <MAP_refPos+0x608>)
 800ba88:	edc3 7a00 	vstr	s15, [r3]
			break;
 800ba8c:	e023      	b.n	800bad6 <MAP_refPos+0x542>
				f_PosX += st_PosData[uc_index].f_x6_x7;
 800ba8e:	7bfa      	ldrb	r2, [r7, #15]
 800ba90:	4940      	ldr	r1, [pc, #256]	; (800bb94 <MAP_refPos+0x600>)
 800ba92:	4613      	mov	r3, r2
 800ba94:	009b      	lsls	r3, r3, #2
 800ba96:	4413      	add	r3, r2
 800ba98:	00db      	lsls	r3, r3, #3
 800ba9a:	440b      	add	r3, r1
 800ba9c:	331c      	adds	r3, #28
 800ba9e:	ed93 7a00 	vldr	s14, [r3]
 800baa2:	4b3d      	ldr	r3, [pc, #244]	; (800bb98 <MAP_refPos+0x604>)
 800baa4:	edd3 7a00 	vldr	s15, [r3]
 800baa8:	ee77 7a27 	vadd.f32	s15, s14, s15
 800baac:	4b3a      	ldr	r3, [pc, #232]	; (800bb98 <MAP_refPos+0x604>)
 800baae:	edc3 7a00 	vstr	s15, [r3]
				f_PosY += st_PosData[uc_index].f_y6_y7;
 800bab2:	7bfa      	ldrb	r2, [r7, #15]
 800bab4:	4937      	ldr	r1, [pc, #220]	; (800bb94 <MAP_refPos+0x600>)
 800bab6:	4613      	mov	r3, r2
 800bab8:	009b      	lsls	r3, r3, #2
 800baba:	4413      	add	r3, r2
 800babc:	00db      	lsls	r3, r3, #3
 800babe:	440b      	add	r3, r1
 800bac0:	3320      	adds	r3, #32
 800bac2:	ed93 7a00 	vldr	s14, [r3]
 800bac6:	4b35      	ldr	r3, [pc, #212]	; (800bb9c <MAP_refPos+0x608>)
 800bac8:	edd3 7a00 	vldr	s15, [r3]
 800bacc:	ee77 7a27 	vadd.f32	s15, s14, s15
 800bad0:	4b32      	ldr	r3, [pc, #200]	; (800bb9c <MAP_refPos+0x608>)
 800bad2:	edc3 7a00 	vstr	s15, [r3]
			break;
 800bad6:	bf00      	nop
	}
	
	/* isXV */
	s_PosDir += st_PosData[uc_index].s_dir;
 800bad8:	7bfa      	ldrb	r2, [r7, #15]
 800bada:	492e      	ldr	r1, [pc, #184]	; (800bb94 <MAP_refPos+0x600>)
 800badc:	4613      	mov	r3, r2
 800bade:	009b      	lsls	r3, r3, #2
 800bae0:	4413      	add	r3, r2
 800bae2:	00db      	lsls	r3, r3, #3
 800bae4:	440b      	add	r3, r1
 800bae6:	3324      	adds	r3, #36	; 0x24
 800bae8:	f9b3 3000 	ldrsh.w	r3, [r3]
 800baec:	b29a      	uxth	r2, r3
 800baee:	4b2c      	ldr	r3, [pc, #176]	; (800bba0 <MAP_refPos+0x60c>)
 800baf0:	f9b3 3000 	ldrsh.w	r3, [r3]
 800baf4:	b29b      	uxth	r3, r3
 800baf6:	4413      	add	r3, r2
 800baf8:	b29b      	uxth	r3, r3
 800bafa:	b21a      	sxth	r2, r3
 800bafc:	4b28      	ldr	r3, [pc, #160]	; (800bba0 <MAP_refPos+0x60c>)
 800bafe:	801a      	strh	r2, [r3, #0]
	if( s_PosDir < 0 ) s_PosDir += 8;				// [0]`[7]
 800bb00:	4b27      	ldr	r3, [pc, #156]	; (800bba0 <MAP_refPos+0x60c>)
 800bb02:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	da09      	bge.n	800bb1e <MAP_refPos+0x58a>
 800bb0a:	4b25      	ldr	r3, [pc, #148]	; (800bba0 <MAP_refPos+0x60c>)
 800bb0c:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bb10:	b29b      	uxth	r3, r3
 800bb12:	3308      	adds	r3, #8
 800bb14:	b29b      	uxth	r3, r3
 800bb16:	b21a      	sxth	r2, r3
 800bb18:	4b21      	ldr	r3, [pc, #132]	; (800bba0 <MAP_refPos+0x60c>)
 800bb1a:	801a      	strh	r2, [r3, #0]
 800bb1c:	e00d      	b.n	800bb3a <MAP_refPos+0x5a6>
	else if( s_PosDir > 7 ) s_PosDir -= 8;
 800bb1e:	4b20      	ldr	r3, [pc, #128]	; (800bba0 <MAP_refPos+0x60c>)
 800bb20:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bb24:	2b07      	cmp	r3, #7
 800bb26:	dd08      	ble.n	800bb3a <MAP_refPos+0x5a6>
 800bb28:	4b1d      	ldr	r3, [pc, #116]	; (800bba0 <MAP_refPos+0x60c>)
 800bb2a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bb2e:	b29b      	uxth	r3, r3
 800bb30:	3b08      	subs	r3, #8
 800bb32:	b29b      	uxth	r3, r3
 800bb34:	b21a      	sxth	r2, r3
 800bb36:	4b1a      	ldr	r3, [pc, #104]	; (800bba0 <MAP_refPos+0x60c>)
 800bb38:	801a      	strh	r2, [r3, #0]
	
	f_LogPosX[us_LogIndex] = f_PosX;
 800bb3a:	4b1a      	ldr	r3, [pc, #104]	; (800bba4 <MAP_refPos+0x610>)
 800bb3c:	881b      	ldrh	r3, [r3, #0]
 800bb3e:	4618      	mov	r0, r3
 800bb40:	4b15      	ldr	r3, [pc, #84]	; (800bb98 <MAP_refPos+0x604>)
 800bb42:	681a      	ldr	r2, [r3, #0]
 800bb44:	4918      	ldr	r1, [pc, #96]	; (800bba8 <MAP_refPos+0x614>)
 800bb46:	0083      	lsls	r3, r0, #2
 800bb48:	440b      	add	r3, r1
 800bb4a:	601a      	str	r2, [r3, #0]
	f_LogPosY[us_LogIndex] = f_PosY;
 800bb4c:	4b15      	ldr	r3, [pc, #84]	; (800bba4 <MAP_refPos+0x610>)
 800bb4e:	881b      	ldrh	r3, [r3, #0]
 800bb50:	4618      	mov	r0, r3
 800bb52:	4b12      	ldr	r3, [pc, #72]	; (800bb9c <MAP_refPos+0x608>)
 800bb54:	681a      	ldr	r2, [r3, #0]
 800bb56:	4915      	ldr	r1, [pc, #84]	; (800bbac <MAP_refPos+0x618>)
 800bb58:	0083      	lsls	r3, r0, #2
 800bb5a:	440b      	add	r3, r1
 800bb5c:	601a      	str	r2, [r3, #0]
	
	us_LogIndex++;
 800bb5e:	4b11      	ldr	r3, [pc, #68]	; (800bba4 <MAP_refPos+0x610>)
 800bb60:	881b      	ldrh	r3, [r3, #0]
 800bb62:	3301      	adds	r3, #1
 800bb64:	b29a      	uxth	r2, r3
 800bb66:	4b0f      	ldr	r3, [pc, #60]	; (800bba4 <MAP_refPos+0x610>)
 800bb68:	801a      	strh	r2, [r3, #0]
	us_LogIndex %= 30;
 800bb6a:	4b0e      	ldr	r3, [pc, #56]	; (800bba4 <MAP_refPos+0x610>)
 800bb6c:	881a      	ldrh	r2, [r3, #0]
 800bb6e:	4b10      	ldr	r3, [pc, #64]	; (800bbb0 <MAP_refPos+0x61c>)
 800bb70:	fba3 1302 	umull	r1, r3, r3, r2
 800bb74:	0919      	lsrs	r1, r3, #4
 800bb76:	460b      	mov	r3, r1
 800bb78:	011b      	lsls	r3, r3, #4
 800bb7a:	1a5b      	subs	r3, r3, r1
 800bb7c:	005b      	lsls	r3, r3, #1
 800bb7e:	1ad3      	subs	r3, r2, r3
 800bb80:	b29a      	uxth	r2, r3
 800bb82:	4b08      	ldr	r3, [pc, #32]	; (800bba4 <MAP_refPos+0x610>)
 800bb84:	801a      	strh	r2, [r3, #0]
 800bb86:	e000      	b.n	800bb8a <MAP_refPos+0x5f6>
			if( st_PosData[uc_index].en_cmd == MAP_CMD_MAX ) return;		// R}h
 800bb88:	bf00      	nop
}
 800bb8a:	3714      	adds	r7, #20
 800bb8c:	46bd      	mov	sp, r7
 800bb8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb92:	4770      	bx	lr
 800bb94:	08017fcc 	.word	0x08017fcc
 800bb98:	20006f00 	.word	0x20006f00
 800bb9c:	20008fbc 	.word	0x20008fbc
 800bba0:	20006efc 	.word	0x20006efc
 800bba4:	200002b6 	.word	0x200002b6
 800bba8:	20008f40 	.word	0x20008f40
 800bbac:	20005e84 	.word	0x20005e84
 800bbb0:	88888889 	.word	0x88888889

0800bbb4 <MAP_setWallCut>:

bool MAP_setWallCut( uint8_t uc_cmd )
{
 800bbb4:	b590      	push	{r4, r7, lr}
 800bbb6:	b085      	sub	sp, #20
 800bbb8:	af00      	add	r7, sp, #0
 800bbba:	4603      	mov	r3, r0
 800bbbc:	71fb      	strb	r3, [r7, #7]
	uint8_t uc_val = 0;			// 1OR[i[i0Oj
 800bbbe:	2300      	movs	r3, #0
 800bbc0:	73fb      	strb	r3, [r7, #15]
	uint8_t uc_valPrev = 0;		// 2OR[i[i0Oj
 800bbc2:	2300      	movs	r3, #0
 800bbc4:	73bb      	strb	r3, [r7, #14]
	bool bl_wallCut = FALSE;
 800bbc6:	2300      	movs	r3, #0
 800bbc8:	737b      	strb	r3, [r7, #13]
	
	/* uXV */
	switch( uc_cmd ){
 800bbca:	79fb      	ldrb	r3, [r7, #7]
 800bbcc:	2b9c      	cmp	r3, #156	; 0x9c
 800bbce:	f000 822a 	beq.w	800c026 <MAP_setWallCut+0x472>
 800bbd2:	2b9c      	cmp	r3, #156	; 0x9c
 800bbd4:	f300 843f 	bgt.w	800c456 <MAP_setWallCut+0x8a2>
 800bbd8:	2b9b      	cmp	r3, #155	; 0x9b
 800bbda:	d009      	beq.n	800bbf0 <MAP_setWallCut+0x3c>
 800bbdc:	2b9b      	cmp	r3, #155	; 0x9b
 800bbde:	f300 843a 	bgt.w	800c456 <MAP_setWallCut+0x8a2>
 800bbe2:	2b4c      	cmp	r3, #76	; 0x4c
 800bbe4:	d004      	beq.n	800bbf0 <MAP_setWallCut+0x3c>
 800bbe6:	2b4d      	cmp	r3, #77	; 0x4d
 800bbe8:	f000 821d 	beq.w	800c026 <MAP_setWallCut+0x472>
				bl_wallCut = TRUE;
			}
			break;
			
		default:
			break;
 800bbec:	f000 bc33 	b.w	800c456 <MAP_setWallCut+0x8a2>
			switch( s_PosDir ){
 800bbf0:	4bc1      	ldr	r3, [pc, #772]	; (800bef8 <MAP_setWallCut+0x344>)
 800bbf2:	f9b3 3000 	ldrsh.w	r3, [r3]
 800bbf6:	2b06      	cmp	r3, #6
 800bbf8:	f200 8204 	bhi.w	800c004 <MAP_setWallCut+0x450>
 800bbfc:	a201      	add	r2, pc, #4	; (adr r2, 800bc04 <MAP_setWallCut+0x50>)
 800bbfe:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc02:	bf00      	nop
 800bc04:	0800bc21 	.word	0x0800bc21
 800bc08:	0800c005 	.word	0x0800c005
 800bc0c:	0800bd15 	.word	0x0800bd15
 800bc10:	0800c005 	.word	0x0800c005
 800bc14:	0800be09 	.word	0x0800be09
 800bc18:	0800c005 	.word	0x0800c005
 800bc1c:	0800bf15 	.word	0x0800bf15
					if( 0 < f_PosY-0.5 ) uc_val     = g_sysMap[(uint8_t)(f_PosY-0.5)][(uint8_t)(f_PosX)] & 0x02;		// k
 800bc20:	4bb6      	ldr	r3, [pc, #728]	; (800befc <MAP_setWallCut+0x348>)
 800bc22:	681b      	ldr	r3, [r3, #0]
 800bc24:	4618      	mov	r0, r3
 800bc26:	f7f4 fcb7 	bl	8000598 <__aeabi_f2d>
 800bc2a:	f04f 0200 	mov.w	r2, #0
 800bc2e:	4bb4      	ldr	r3, [pc, #720]	; (800bf00 <MAP_setWallCut+0x34c>)
 800bc30:	f7f4 fb52 	bl	80002d8 <__aeabi_dsub>
 800bc34:	4602      	mov	r2, r0
 800bc36:	460b      	mov	r3, r1
 800bc38:	4610      	mov	r0, r2
 800bc3a:	4619      	mov	r1, r3
 800bc3c:	f04f 0200 	mov.w	r2, #0
 800bc40:	f04f 0300 	mov.w	r3, #0
 800bc44:	f7f4 ff90 	bl	8000b68 <__aeabi_dcmpgt>
 800bc48:	4603      	mov	r3, r0
 800bc4a:	2b00      	cmp	r3, #0
 800bc4c:	d024      	beq.n	800bc98 <MAP_setWallCut+0xe4>
 800bc4e:	4bab      	ldr	r3, [pc, #684]	; (800befc <MAP_setWallCut+0x348>)
 800bc50:	681b      	ldr	r3, [r3, #0]
 800bc52:	4618      	mov	r0, r3
 800bc54:	f7f4 fca0 	bl	8000598 <__aeabi_f2d>
 800bc58:	f04f 0200 	mov.w	r2, #0
 800bc5c:	4ba8      	ldr	r3, [pc, #672]	; (800bf00 <MAP_setWallCut+0x34c>)
 800bc5e:	f7f4 fb3b 	bl	80002d8 <__aeabi_dsub>
 800bc62:	4602      	mov	r2, r0
 800bc64:	460b      	mov	r3, r1
 800bc66:	4610      	mov	r0, r2
 800bc68:	4619      	mov	r1, r3
 800bc6a:	f7f4 ffc5 	bl	8000bf8 <__aeabi_d2uiz>
 800bc6e:	4603      	mov	r3, r0
 800bc70:	b2db      	uxtb	r3, r3
 800bc72:	4618      	mov	r0, r3
 800bc74:	4ba3      	ldr	r3, [pc, #652]	; (800bf04 <MAP_setWallCut+0x350>)
 800bc76:	edd3 7a00 	vldr	s15, [r3]
 800bc7a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bc7e:	edc7 7a00 	vstr	s15, [r7]
 800bc82:	683b      	ldr	r3, [r7, #0]
 800bc84:	b2db      	uxtb	r3, r3
 800bc86:	4619      	mov	r1, r3
 800bc88:	4a9f      	ldr	r2, [pc, #636]	; (800bf08 <MAP_setWallCut+0x354>)
 800bc8a:	0143      	lsls	r3, r0, #5
 800bc8c:	4413      	add	r3, r2
 800bc8e:	440b      	add	r3, r1
 800bc90:	781b      	ldrb	r3, [r3, #0]
 800bc92:	f003 0302 	and.w	r3, r3, #2
 800bc96:	73fb      	strb	r3, [r7, #15]
					if( 0 < f_PosY-1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY-1.5)][(uint8_t)(f_PosX)] & 0x02;		// k
 800bc98:	4b98      	ldr	r3, [pc, #608]	; (800befc <MAP_setWallCut+0x348>)
 800bc9a:	681b      	ldr	r3, [r3, #0]
 800bc9c:	4618      	mov	r0, r3
 800bc9e:	f7f4 fc7b 	bl	8000598 <__aeabi_f2d>
 800bca2:	f04f 0200 	mov.w	r2, #0
 800bca6:	4b99      	ldr	r3, [pc, #612]	; (800bf0c <MAP_setWallCut+0x358>)
 800bca8:	f7f4 fb16 	bl	80002d8 <__aeabi_dsub>
 800bcac:	4602      	mov	r2, r0
 800bcae:	460b      	mov	r3, r1
 800bcb0:	4610      	mov	r0, r2
 800bcb2:	4619      	mov	r1, r3
 800bcb4:	f04f 0200 	mov.w	r2, #0
 800bcb8:	f04f 0300 	mov.w	r3, #0
 800bcbc:	f7f4 ff54 	bl	8000b68 <__aeabi_dcmpgt>
 800bcc0:	4603      	mov	r3, r0
 800bcc2:	2b00      	cmp	r3, #0
 800bcc4:	d100      	bne.n	800bcc8 <MAP_setWallCut+0x114>
					break;	
 800bcc6:	e19d      	b.n	800c004 <MAP_setWallCut+0x450>
					if( 0 < f_PosY-1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY-1.5)][(uint8_t)(f_PosX)] & 0x02;		// k
 800bcc8:	4b8c      	ldr	r3, [pc, #560]	; (800befc <MAP_setWallCut+0x348>)
 800bcca:	681b      	ldr	r3, [r3, #0]
 800bccc:	4618      	mov	r0, r3
 800bcce:	f7f4 fc63 	bl	8000598 <__aeabi_f2d>
 800bcd2:	f04f 0200 	mov.w	r2, #0
 800bcd6:	4b8d      	ldr	r3, [pc, #564]	; (800bf0c <MAP_setWallCut+0x358>)
 800bcd8:	f7f4 fafe 	bl	80002d8 <__aeabi_dsub>
 800bcdc:	4602      	mov	r2, r0
 800bcde:	460b      	mov	r3, r1
 800bce0:	4610      	mov	r0, r2
 800bce2:	4619      	mov	r1, r3
 800bce4:	f7f4 ff88 	bl	8000bf8 <__aeabi_d2uiz>
 800bce8:	4603      	mov	r3, r0
 800bcea:	b2db      	uxtb	r3, r3
 800bcec:	4618      	mov	r0, r3
 800bcee:	4b85      	ldr	r3, [pc, #532]	; (800bf04 <MAP_setWallCut+0x350>)
 800bcf0:	edd3 7a00 	vldr	s15, [r3]
 800bcf4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bcf8:	edc7 7a00 	vstr	s15, [r7]
 800bcfc:	683b      	ldr	r3, [r7, #0]
 800bcfe:	b2db      	uxtb	r3, r3
 800bd00:	4619      	mov	r1, r3
 800bd02:	4a81      	ldr	r2, [pc, #516]	; (800bf08 <MAP_setWallCut+0x354>)
 800bd04:	0143      	lsls	r3, r0, #5
 800bd06:	4413      	add	r3, r2
 800bd08:	440b      	add	r3, r1
 800bd0a:	781b      	ldrb	r3, [r3, #0]
 800bd0c:	f003 0302 	and.w	r3, r3, #2
 800bd10:	73bb      	strb	r3, [r7, #14]
					break;	
 800bd12:	e177      	b.n	800c004 <MAP_setWallCut+0x450>
					if( 0 < f_PosX-0.5 ) uc_val     = g_sysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX-0.5)] & 0x04;		// 
 800bd14:	4b7b      	ldr	r3, [pc, #492]	; (800bf04 <MAP_setWallCut+0x350>)
 800bd16:	681b      	ldr	r3, [r3, #0]
 800bd18:	4618      	mov	r0, r3
 800bd1a:	f7f4 fc3d 	bl	8000598 <__aeabi_f2d>
 800bd1e:	f04f 0200 	mov.w	r2, #0
 800bd22:	4b77      	ldr	r3, [pc, #476]	; (800bf00 <MAP_setWallCut+0x34c>)
 800bd24:	f7f4 fad8 	bl	80002d8 <__aeabi_dsub>
 800bd28:	4602      	mov	r2, r0
 800bd2a:	460b      	mov	r3, r1
 800bd2c:	4610      	mov	r0, r2
 800bd2e:	4619      	mov	r1, r3
 800bd30:	f04f 0200 	mov.w	r2, #0
 800bd34:	f04f 0300 	mov.w	r3, #0
 800bd38:	f7f4 ff16 	bl	8000b68 <__aeabi_dcmpgt>
 800bd3c:	4603      	mov	r3, r0
 800bd3e:	2b00      	cmp	r3, #0
 800bd40:	d024      	beq.n	800bd8c <MAP_setWallCut+0x1d8>
 800bd42:	4b6e      	ldr	r3, [pc, #440]	; (800befc <MAP_setWallCut+0x348>)
 800bd44:	edd3 7a00 	vldr	s15, [r3]
 800bd48:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bd4c:	edc7 7a00 	vstr	s15, [r7]
 800bd50:	683b      	ldr	r3, [r7, #0]
 800bd52:	b2db      	uxtb	r3, r3
 800bd54:	461c      	mov	r4, r3
 800bd56:	4b6b      	ldr	r3, [pc, #428]	; (800bf04 <MAP_setWallCut+0x350>)
 800bd58:	681b      	ldr	r3, [r3, #0]
 800bd5a:	4618      	mov	r0, r3
 800bd5c:	f7f4 fc1c 	bl	8000598 <__aeabi_f2d>
 800bd60:	f04f 0200 	mov.w	r2, #0
 800bd64:	4b66      	ldr	r3, [pc, #408]	; (800bf00 <MAP_setWallCut+0x34c>)
 800bd66:	f7f4 fab7 	bl	80002d8 <__aeabi_dsub>
 800bd6a:	4602      	mov	r2, r0
 800bd6c:	460b      	mov	r3, r1
 800bd6e:	4610      	mov	r0, r2
 800bd70:	4619      	mov	r1, r3
 800bd72:	f7f4 ff41 	bl	8000bf8 <__aeabi_d2uiz>
 800bd76:	4603      	mov	r3, r0
 800bd78:	b2db      	uxtb	r3, r3
 800bd7a:	4619      	mov	r1, r3
 800bd7c:	4a62      	ldr	r2, [pc, #392]	; (800bf08 <MAP_setWallCut+0x354>)
 800bd7e:	0163      	lsls	r3, r4, #5
 800bd80:	4413      	add	r3, r2
 800bd82:	440b      	add	r3, r1
 800bd84:	781b      	ldrb	r3, [r3, #0]
 800bd86:	f003 0304 	and.w	r3, r3, #4
 800bd8a:	73fb      	strb	r3, [r7, #15]
					if( 0 < f_PosX-1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX-1.5)] & 0x04;		// 
 800bd8c:	4b5d      	ldr	r3, [pc, #372]	; (800bf04 <MAP_setWallCut+0x350>)
 800bd8e:	681b      	ldr	r3, [r3, #0]
 800bd90:	4618      	mov	r0, r3
 800bd92:	f7f4 fc01 	bl	8000598 <__aeabi_f2d>
 800bd96:	f04f 0200 	mov.w	r2, #0
 800bd9a:	4b5c      	ldr	r3, [pc, #368]	; (800bf0c <MAP_setWallCut+0x358>)
 800bd9c:	f7f4 fa9c 	bl	80002d8 <__aeabi_dsub>
 800bda0:	4602      	mov	r2, r0
 800bda2:	460b      	mov	r3, r1
 800bda4:	4610      	mov	r0, r2
 800bda6:	4619      	mov	r1, r3
 800bda8:	f04f 0200 	mov.w	r2, #0
 800bdac:	f04f 0300 	mov.w	r3, #0
 800bdb0:	f7f4 feda 	bl	8000b68 <__aeabi_dcmpgt>
 800bdb4:	4603      	mov	r3, r0
 800bdb6:	2b00      	cmp	r3, #0
 800bdb8:	d100      	bne.n	800bdbc <MAP_setWallCut+0x208>
					break;
 800bdba:	e123      	b.n	800c004 <MAP_setWallCut+0x450>
					if( 0 < f_PosX-1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX-1.5)] & 0x04;		// 
 800bdbc:	4b4f      	ldr	r3, [pc, #316]	; (800befc <MAP_setWallCut+0x348>)
 800bdbe:	edd3 7a00 	vldr	s15, [r3]
 800bdc2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bdc6:	edc7 7a00 	vstr	s15, [r7]
 800bdca:	683b      	ldr	r3, [r7, #0]
 800bdcc:	b2db      	uxtb	r3, r3
 800bdce:	461c      	mov	r4, r3
 800bdd0:	4b4c      	ldr	r3, [pc, #304]	; (800bf04 <MAP_setWallCut+0x350>)
 800bdd2:	681b      	ldr	r3, [r3, #0]
 800bdd4:	4618      	mov	r0, r3
 800bdd6:	f7f4 fbdf 	bl	8000598 <__aeabi_f2d>
 800bdda:	f04f 0200 	mov.w	r2, #0
 800bdde:	4b4b      	ldr	r3, [pc, #300]	; (800bf0c <MAP_setWallCut+0x358>)
 800bde0:	f7f4 fa7a 	bl	80002d8 <__aeabi_dsub>
 800bde4:	4602      	mov	r2, r0
 800bde6:	460b      	mov	r3, r1
 800bde8:	4610      	mov	r0, r2
 800bdea:	4619      	mov	r1, r3
 800bdec:	f7f4 ff04 	bl	8000bf8 <__aeabi_d2uiz>
 800bdf0:	4603      	mov	r3, r0
 800bdf2:	b2db      	uxtb	r3, r3
 800bdf4:	4619      	mov	r1, r3
 800bdf6:	4a44      	ldr	r2, [pc, #272]	; (800bf08 <MAP_setWallCut+0x354>)
 800bdf8:	0163      	lsls	r3, r4, #5
 800bdfa:	4413      	add	r3, r2
 800bdfc:	440b      	add	r3, r1
 800bdfe:	781b      	ldrb	r3, [r3, #0]
 800be00:	f003 0304 	and.w	r3, r3, #4
 800be04:	73bb      	strb	r3, [r7, #14]
					break;
 800be06:	e0fd      	b.n	800c004 <MAP_setWallCut+0x450>
					if( MAP_Y_SIZE_REAL > f_PosY+0.5 ) uc_val     = g_sysMap[(uint8_t)(f_PosY+0.5)][(uint8_t)(f_PosX)] & 0x08;		// 
 800be08:	4b3c      	ldr	r3, [pc, #240]	; (800befc <MAP_setWallCut+0x348>)
 800be0a:	681b      	ldr	r3, [r3, #0]
 800be0c:	4618      	mov	r0, r3
 800be0e:	f7f4 fbc3 	bl	8000598 <__aeabi_f2d>
 800be12:	f04f 0200 	mov.w	r2, #0
 800be16:	4b3a      	ldr	r3, [pc, #232]	; (800bf00 <MAP_setWallCut+0x34c>)
 800be18:	f7f4 fa60 	bl	80002dc <__adddf3>
 800be1c:	4602      	mov	r2, r0
 800be1e:	460b      	mov	r3, r1
 800be20:	4610      	mov	r0, r2
 800be22:	4619      	mov	r1, r3
 800be24:	f04f 0200 	mov.w	r2, #0
 800be28:	4b39      	ldr	r3, [pc, #228]	; (800bf10 <MAP_setWallCut+0x35c>)
 800be2a:	f7f4 fe7f 	bl	8000b2c <__aeabi_dcmplt>
 800be2e:	4603      	mov	r3, r0
 800be30:	2b00      	cmp	r3, #0
 800be32:	d024      	beq.n	800be7e <MAP_setWallCut+0x2ca>
 800be34:	4b31      	ldr	r3, [pc, #196]	; (800befc <MAP_setWallCut+0x348>)
 800be36:	681b      	ldr	r3, [r3, #0]
 800be38:	4618      	mov	r0, r3
 800be3a:	f7f4 fbad 	bl	8000598 <__aeabi_f2d>
 800be3e:	f04f 0200 	mov.w	r2, #0
 800be42:	4b2f      	ldr	r3, [pc, #188]	; (800bf00 <MAP_setWallCut+0x34c>)
 800be44:	f7f4 fa4a 	bl	80002dc <__adddf3>
 800be48:	4602      	mov	r2, r0
 800be4a:	460b      	mov	r3, r1
 800be4c:	4610      	mov	r0, r2
 800be4e:	4619      	mov	r1, r3
 800be50:	f7f4 fed2 	bl	8000bf8 <__aeabi_d2uiz>
 800be54:	4603      	mov	r3, r0
 800be56:	b2db      	uxtb	r3, r3
 800be58:	4618      	mov	r0, r3
 800be5a:	4b2a      	ldr	r3, [pc, #168]	; (800bf04 <MAP_setWallCut+0x350>)
 800be5c:	edd3 7a00 	vldr	s15, [r3]
 800be60:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800be64:	edc7 7a00 	vstr	s15, [r7]
 800be68:	683b      	ldr	r3, [r7, #0]
 800be6a:	b2db      	uxtb	r3, r3
 800be6c:	4619      	mov	r1, r3
 800be6e:	4a26      	ldr	r2, [pc, #152]	; (800bf08 <MAP_setWallCut+0x354>)
 800be70:	0143      	lsls	r3, r0, #5
 800be72:	4413      	add	r3, r2
 800be74:	440b      	add	r3, r1
 800be76:	781b      	ldrb	r3, [r3, #0]
 800be78:	f003 0308 	and.w	r3, r3, #8
 800be7c:	73fb      	strb	r3, [r7, #15]
					if( MAP_Y_SIZE_REAL > f_PosY+1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY+1.5)][(uint8_t)(f_PosX)] & 0x08;		// 
 800be7e:	4b1f      	ldr	r3, [pc, #124]	; (800befc <MAP_setWallCut+0x348>)
 800be80:	681b      	ldr	r3, [r3, #0]
 800be82:	4618      	mov	r0, r3
 800be84:	f7f4 fb88 	bl	8000598 <__aeabi_f2d>
 800be88:	f04f 0200 	mov.w	r2, #0
 800be8c:	4b1f      	ldr	r3, [pc, #124]	; (800bf0c <MAP_setWallCut+0x358>)
 800be8e:	f7f4 fa25 	bl	80002dc <__adddf3>
 800be92:	4602      	mov	r2, r0
 800be94:	460b      	mov	r3, r1
 800be96:	4610      	mov	r0, r2
 800be98:	4619      	mov	r1, r3
 800be9a:	f04f 0200 	mov.w	r2, #0
 800be9e:	4b1c      	ldr	r3, [pc, #112]	; (800bf10 <MAP_setWallCut+0x35c>)
 800bea0:	f7f4 fe44 	bl	8000b2c <__aeabi_dcmplt>
 800bea4:	4603      	mov	r3, r0
 800bea6:	2b00      	cmp	r3, #0
 800bea8:	d100      	bne.n	800beac <MAP_setWallCut+0x2f8>
					break;
 800beaa:	e0ab      	b.n	800c004 <MAP_setWallCut+0x450>
					if( MAP_Y_SIZE_REAL > f_PosY+1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY+1.5)][(uint8_t)(f_PosX)] & 0x08;		// 
 800beac:	4b13      	ldr	r3, [pc, #76]	; (800befc <MAP_setWallCut+0x348>)
 800beae:	681b      	ldr	r3, [r3, #0]
 800beb0:	4618      	mov	r0, r3
 800beb2:	f7f4 fb71 	bl	8000598 <__aeabi_f2d>
 800beb6:	f04f 0200 	mov.w	r2, #0
 800beba:	4b14      	ldr	r3, [pc, #80]	; (800bf0c <MAP_setWallCut+0x358>)
 800bebc:	f7f4 fa0e 	bl	80002dc <__adddf3>
 800bec0:	4602      	mov	r2, r0
 800bec2:	460b      	mov	r3, r1
 800bec4:	4610      	mov	r0, r2
 800bec6:	4619      	mov	r1, r3
 800bec8:	f7f4 fe96 	bl	8000bf8 <__aeabi_d2uiz>
 800becc:	4603      	mov	r3, r0
 800bece:	b2db      	uxtb	r3, r3
 800bed0:	4618      	mov	r0, r3
 800bed2:	4b0c      	ldr	r3, [pc, #48]	; (800bf04 <MAP_setWallCut+0x350>)
 800bed4:	edd3 7a00 	vldr	s15, [r3]
 800bed8:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bedc:	edc7 7a00 	vstr	s15, [r7]
 800bee0:	683b      	ldr	r3, [r7, #0]
 800bee2:	b2db      	uxtb	r3, r3
 800bee4:	4619      	mov	r1, r3
 800bee6:	4a08      	ldr	r2, [pc, #32]	; (800bf08 <MAP_setWallCut+0x354>)
 800bee8:	0143      	lsls	r3, r0, #5
 800beea:	4413      	add	r3, r2
 800beec:	440b      	add	r3, r1
 800beee:	781b      	ldrb	r3, [r3, #0]
 800bef0:	f003 0308 	and.w	r3, r3, #8
 800bef4:	73bb      	strb	r3, [r7, #14]
					break;
 800bef6:	e085      	b.n	800c004 <MAP_setWallCut+0x450>
 800bef8:	20006efc 	.word	0x20006efc
 800befc:	20008fbc 	.word	0x20008fbc
 800bf00:	3fe00000 	.word	0x3fe00000
 800bf04:	20006f00 	.word	0x20006f00
 800bf08:	200002ec 	.word	0x200002ec
 800bf0c:	3ff80000 	.word	0x3ff80000
 800bf10:	40400000 	.word	0x40400000
					if( MAP_X_SIZE_REAL > f_PosX+0.5 ) uc_val     = g_sysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX+0.5)] & 0x01;		// k
 800bf14:	4bb6      	ldr	r3, [pc, #728]	; (800c1f0 <MAP_setWallCut+0x63c>)
 800bf16:	681b      	ldr	r3, [r3, #0]
 800bf18:	4618      	mov	r0, r3
 800bf1a:	f7f4 fb3d 	bl	8000598 <__aeabi_f2d>
 800bf1e:	f04f 0200 	mov.w	r2, #0
 800bf22:	4bb4      	ldr	r3, [pc, #720]	; (800c1f4 <MAP_setWallCut+0x640>)
 800bf24:	f7f4 f9da 	bl	80002dc <__adddf3>
 800bf28:	4602      	mov	r2, r0
 800bf2a:	460b      	mov	r3, r1
 800bf2c:	4610      	mov	r0, r2
 800bf2e:	4619      	mov	r1, r3
 800bf30:	f04f 0200 	mov.w	r2, #0
 800bf34:	4bb0      	ldr	r3, [pc, #704]	; (800c1f8 <MAP_setWallCut+0x644>)
 800bf36:	f7f4 fdf9 	bl	8000b2c <__aeabi_dcmplt>
 800bf3a:	4603      	mov	r3, r0
 800bf3c:	2b00      	cmp	r3, #0
 800bf3e:	d024      	beq.n	800bf8a <MAP_setWallCut+0x3d6>
 800bf40:	4bae      	ldr	r3, [pc, #696]	; (800c1fc <MAP_setWallCut+0x648>)
 800bf42:	edd3 7a00 	vldr	s15, [r3]
 800bf46:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bf4a:	edc7 7a00 	vstr	s15, [r7]
 800bf4e:	683b      	ldr	r3, [r7, #0]
 800bf50:	b2db      	uxtb	r3, r3
 800bf52:	461c      	mov	r4, r3
 800bf54:	4ba6      	ldr	r3, [pc, #664]	; (800c1f0 <MAP_setWallCut+0x63c>)
 800bf56:	681b      	ldr	r3, [r3, #0]
 800bf58:	4618      	mov	r0, r3
 800bf5a:	f7f4 fb1d 	bl	8000598 <__aeabi_f2d>
 800bf5e:	f04f 0200 	mov.w	r2, #0
 800bf62:	4ba4      	ldr	r3, [pc, #656]	; (800c1f4 <MAP_setWallCut+0x640>)
 800bf64:	f7f4 f9ba 	bl	80002dc <__adddf3>
 800bf68:	4602      	mov	r2, r0
 800bf6a:	460b      	mov	r3, r1
 800bf6c:	4610      	mov	r0, r2
 800bf6e:	4619      	mov	r1, r3
 800bf70:	f7f4 fe42 	bl	8000bf8 <__aeabi_d2uiz>
 800bf74:	4603      	mov	r3, r0
 800bf76:	b2db      	uxtb	r3, r3
 800bf78:	4619      	mov	r1, r3
 800bf7a:	4aa1      	ldr	r2, [pc, #644]	; (800c200 <MAP_setWallCut+0x64c>)
 800bf7c:	0163      	lsls	r3, r4, #5
 800bf7e:	4413      	add	r3, r2
 800bf80:	440b      	add	r3, r1
 800bf82:	781b      	ldrb	r3, [r3, #0]
 800bf84:	f003 0301 	and.w	r3, r3, #1
 800bf88:	73fb      	strb	r3, [r7, #15]
					if( MAP_X_SIZE_REAL > f_PosX+1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX+1.5)] & 0x01;		// k
 800bf8a:	4b99      	ldr	r3, [pc, #612]	; (800c1f0 <MAP_setWallCut+0x63c>)
 800bf8c:	681b      	ldr	r3, [r3, #0]
 800bf8e:	4618      	mov	r0, r3
 800bf90:	f7f4 fb02 	bl	8000598 <__aeabi_f2d>
 800bf94:	f04f 0200 	mov.w	r2, #0
 800bf98:	4b9a      	ldr	r3, [pc, #616]	; (800c204 <MAP_setWallCut+0x650>)
 800bf9a:	f7f4 f99f 	bl	80002dc <__adddf3>
 800bf9e:	4602      	mov	r2, r0
 800bfa0:	460b      	mov	r3, r1
 800bfa2:	4610      	mov	r0, r2
 800bfa4:	4619      	mov	r1, r3
 800bfa6:	f04f 0200 	mov.w	r2, #0
 800bfaa:	4b93      	ldr	r3, [pc, #588]	; (800c1f8 <MAP_setWallCut+0x644>)
 800bfac:	f7f4 fdbe 	bl	8000b2c <__aeabi_dcmplt>
 800bfb0:	4603      	mov	r3, r0
 800bfb2:	2b00      	cmp	r3, #0
 800bfb4:	d100      	bne.n	800bfb8 <MAP_setWallCut+0x404>
					break;
 800bfb6:	e024      	b.n	800c002 <MAP_setWallCut+0x44e>
					if( MAP_X_SIZE_REAL > f_PosX+1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX+1.5)] & 0x01;		// k
 800bfb8:	4b90      	ldr	r3, [pc, #576]	; (800c1fc <MAP_setWallCut+0x648>)
 800bfba:	edd3 7a00 	vldr	s15, [r3]
 800bfbe:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800bfc2:	edc7 7a00 	vstr	s15, [r7]
 800bfc6:	683b      	ldr	r3, [r7, #0]
 800bfc8:	b2db      	uxtb	r3, r3
 800bfca:	461c      	mov	r4, r3
 800bfcc:	4b88      	ldr	r3, [pc, #544]	; (800c1f0 <MAP_setWallCut+0x63c>)
 800bfce:	681b      	ldr	r3, [r3, #0]
 800bfd0:	4618      	mov	r0, r3
 800bfd2:	f7f4 fae1 	bl	8000598 <__aeabi_f2d>
 800bfd6:	f04f 0200 	mov.w	r2, #0
 800bfda:	4b8a      	ldr	r3, [pc, #552]	; (800c204 <MAP_setWallCut+0x650>)
 800bfdc:	f7f4 f97e 	bl	80002dc <__adddf3>
 800bfe0:	4602      	mov	r2, r0
 800bfe2:	460b      	mov	r3, r1
 800bfe4:	4610      	mov	r0, r2
 800bfe6:	4619      	mov	r1, r3
 800bfe8:	f7f4 fe06 	bl	8000bf8 <__aeabi_d2uiz>
 800bfec:	4603      	mov	r3, r0
 800bfee:	b2db      	uxtb	r3, r3
 800bff0:	4619      	mov	r1, r3
 800bff2:	4a83      	ldr	r2, [pc, #524]	; (800c200 <MAP_setWallCut+0x64c>)
 800bff4:	0163      	lsls	r3, r4, #5
 800bff6:	4413      	add	r3, r2
 800bff8:	440b      	add	r3, r1
 800bffa:	781b      	ldrb	r3, [r3, #0]
 800bffc:	f003 0301 	and.w	r3, r3, #1
 800c000:	73bb      	strb	r3, [r7, #14]
					break;
 800c002:	bf00      	nop
			if( ( uc_val != 0 ) || ( ( uc_val != 0 ) && ( uc_valPrev != 0 ) ) ){
 800c004:	7bfb      	ldrb	r3, [r7, #15]
 800c006:	2b00      	cmp	r3, #0
 800c008:	d107      	bne.n	800c01a <MAP_setWallCut+0x466>
 800c00a:	7bfb      	ldrb	r3, [r7, #15]
 800c00c:	2b00      	cmp	r3, #0
 800c00e:	f000 8224 	beq.w	800c45a <MAP_setWallCut+0x8a6>
 800c012:	7bbb      	ldrb	r3, [r7, #14]
 800c014:	2b00      	cmp	r3, #0
 800c016:	f000 8220 	beq.w	800c45a <MAP_setWallCut+0x8a6>
				MOT_setWallEdgeType( MOT_WALL_EDGE_RIGHT );		// {
 800c01a:	2001      	movs	r0, #1
 800c01c:	f7fe ff0a 	bl	800ae34 <MOT_setWallEdgeType>
				bl_wallCut = TRUE;
 800c020:	2301      	movs	r3, #1
 800c022:	737b      	strb	r3, [r7, #13]
			break;
 800c024:	e219      	b.n	800c45a <MAP_setWallCut+0x8a6>
			switch( s_PosDir ){
 800c026:	4b78      	ldr	r3, [pc, #480]	; (800c208 <MAP_setWallCut+0x654>)
 800c028:	f9b3 3000 	ldrsh.w	r3, [r3]
 800c02c:	2b06      	cmp	r3, #6
 800c02e:	f200 8203 	bhi.w	800c438 <MAP_setWallCut+0x884>
 800c032:	a201      	add	r2, pc, #4	; (adr r2, 800c038 <MAP_setWallCut+0x484>)
 800c034:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c038:	0800c055 	.word	0x0800c055
 800c03c:	0800c439 	.word	0x0800c439
 800c040:	0800c149 	.word	0x0800c149
 800c044:	0800c439 	.word	0x0800c439
 800c048:	0800c259 	.word	0x0800c259
 800c04c:	0800c439 	.word	0x0800c439
 800c050:	0800c349 	.word	0x0800c349
					if( 0 < f_PosY-0.5 ) uc_val     = g_sysMap[(uint8_t)(f_PosY-0.5)][(uint8_t)(f_PosX)] & 0x08;			// k
 800c054:	4b69      	ldr	r3, [pc, #420]	; (800c1fc <MAP_setWallCut+0x648>)
 800c056:	681b      	ldr	r3, [r3, #0]
 800c058:	4618      	mov	r0, r3
 800c05a:	f7f4 fa9d 	bl	8000598 <__aeabi_f2d>
 800c05e:	f04f 0200 	mov.w	r2, #0
 800c062:	4b64      	ldr	r3, [pc, #400]	; (800c1f4 <MAP_setWallCut+0x640>)
 800c064:	f7f4 f938 	bl	80002d8 <__aeabi_dsub>
 800c068:	4602      	mov	r2, r0
 800c06a:	460b      	mov	r3, r1
 800c06c:	4610      	mov	r0, r2
 800c06e:	4619      	mov	r1, r3
 800c070:	f04f 0200 	mov.w	r2, #0
 800c074:	f04f 0300 	mov.w	r3, #0
 800c078:	f7f4 fd76 	bl	8000b68 <__aeabi_dcmpgt>
 800c07c:	4603      	mov	r3, r0
 800c07e:	2b00      	cmp	r3, #0
 800c080:	d024      	beq.n	800c0cc <MAP_setWallCut+0x518>
 800c082:	4b5e      	ldr	r3, [pc, #376]	; (800c1fc <MAP_setWallCut+0x648>)
 800c084:	681b      	ldr	r3, [r3, #0]
 800c086:	4618      	mov	r0, r3
 800c088:	f7f4 fa86 	bl	8000598 <__aeabi_f2d>
 800c08c:	f04f 0200 	mov.w	r2, #0
 800c090:	4b58      	ldr	r3, [pc, #352]	; (800c1f4 <MAP_setWallCut+0x640>)
 800c092:	f7f4 f921 	bl	80002d8 <__aeabi_dsub>
 800c096:	4602      	mov	r2, r0
 800c098:	460b      	mov	r3, r1
 800c09a:	4610      	mov	r0, r2
 800c09c:	4619      	mov	r1, r3
 800c09e:	f7f4 fdab 	bl	8000bf8 <__aeabi_d2uiz>
 800c0a2:	4603      	mov	r3, r0
 800c0a4:	b2db      	uxtb	r3, r3
 800c0a6:	4618      	mov	r0, r3
 800c0a8:	4b51      	ldr	r3, [pc, #324]	; (800c1f0 <MAP_setWallCut+0x63c>)
 800c0aa:	edd3 7a00 	vldr	s15, [r3]
 800c0ae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c0b2:	edc7 7a00 	vstr	s15, [r7]
 800c0b6:	683b      	ldr	r3, [r7, #0]
 800c0b8:	b2db      	uxtb	r3, r3
 800c0ba:	4619      	mov	r1, r3
 800c0bc:	4a50      	ldr	r2, [pc, #320]	; (800c200 <MAP_setWallCut+0x64c>)
 800c0be:	0143      	lsls	r3, r0, #5
 800c0c0:	4413      	add	r3, r2
 800c0c2:	440b      	add	r3, r1
 800c0c4:	781b      	ldrb	r3, [r3, #0]
 800c0c6:	f003 0308 	and.w	r3, r3, #8
 800c0ca:	73fb      	strb	r3, [r7, #15]
					if( 0 < f_PosY-1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY-1.5)][(uint8_t)(f_PosX)] & 0x08;			// k
 800c0cc:	4b4b      	ldr	r3, [pc, #300]	; (800c1fc <MAP_setWallCut+0x648>)
 800c0ce:	681b      	ldr	r3, [r3, #0]
 800c0d0:	4618      	mov	r0, r3
 800c0d2:	f7f4 fa61 	bl	8000598 <__aeabi_f2d>
 800c0d6:	f04f 0200 	mov.w	r2, #0
 800c0da:	4b4a      	ldr	r3, [pc, #296]	; (800c204 <MAP_setWallCut+0x650>)
 800c0dc:	f7f4 f8fc 	bl	80002d8 <__aeabi_dsub>
 800c0e0:	4602      	mov	r2, r0
 800c0e2:	460b      	mov	r3, r1
 800c0e4:	4610      	mov	r0, r2
 800c0e6:	4619      	mov	r1, r3
 800c0e8:	f04f 0200 	mov.w	r2, #0
 800c0ec:	f04f 0300 	mov.w	r3, #0
 800c0f0:	f7f4 fd3a 	bl	8000b68 <__aeabi_dcmpgt>
 800c0f4:	4603      	mov	r3, r0
 800c0f6:	2b00      	cmp	r3, #0
 800c0f8:	d100      	bne.n	800c0fc <MAP_setWallCut+0x548>
					break;
 800c0fa:	e19d      	b.n	800c438 <MAP_setWallCut+0x884>
					if( 0 < f_PosY-1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY-1.5)][(uint8_t)(f_PosX)] & 0x08;			// k
 800c0fc:	4b3f      	ldr	r3, [pc, #252]	; (800c1fc <MAP_setWallCut+0x648>)
 800c0fe:	681b      	ldr	r3, [r3, #0]
 800c100:	4618      	mov	r0, r3
 800c102:	f7f4 fa49 	bl	8000598 <__aeabi_f2d>
 800c106:	f04f 0200 	mov.w	r2, #0
 800c10a:	4b3e      	ldr	r3, [pc, #248]	; (800c204 <MAP_setWallCut+0x650>)
 800c10c:	f7f4 f8e4 	bl	80002d8 <__aeabi_dsub>
 800c110:	4602      	mov	r2, r0
 800c112:	460b      	mov	r3, r1
 800c114:	4610      	mov	r0, r2
 800c116:	4619      	mov	r1, r3
 800c118:	f7f4 fd6e 	bl	8000bf8 <__aeabi_d2uiz>
 800c11c:	4603      	mov	r3, r0
 800c11e:	b2db      	uxtb	r3, r3
 800c120:	4618      	mov	r0, r3
 800c122:	4b33      	ldr	r3, [pc, #204]	; (800c1f0 <MAP_setWallCut+0x63c>)
 800c124:	edd3 7a00 	vldr	s15, [r3]
 800c128:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c12c:	edc7 7a00 	vstr	s15, [r7]
 800c130:	683b      	ldr	r3, [r7, #0]
 800c132:	b2db      	uxtb	r3, r3
 800c134:	4619      	mov	r1, r3
 800c136:	4a32      	ldr	r2, [pc, #200]	; (800c200 <MAP_setWallCut+0x64c>)
 800c138:	0143      	lsls	r3, r0, #5
 800c13a:	4413      	add	r3, r2
 800c13c:	440b      	add	r3, r1
 800c13e:	781b      	ldrb	r3, [r3, #0]
 800c140:	f003 0308 	and.w	r3, r3, #8
 800c144:	73bb      	strb	r3, [r7, #14]
					break;
 800c146:	e177      	b.n	800c438 <MAP_setWallCut+0x884>
					if( 0 < f_PosX-0.5 ) uc_val     = g_sysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX-0.5)] & 0x01;			// k
 800c148:	4b29      	ldr	r3, [pc, #164]	; (800c1f0 <MAP_setWallCut+0x63c>)
 800c14a:	681b      	ldr	r3, [r3, #0]
 800c14c:	4618      	mov	r0, r3
 800c14e:	f7f4 fa23 	bl	8000598 <__aeabi_f2d>
 800c152:	f04f 0200 	mov.w	r2, #0
 800c156:	4b27      	ldr	r3, [pc, #156]	; (800c1f4 <MAP_setWallCut+0x640>)
 800c158:	f7f4 f8be 	bl	80002d8 <__aeabi_dsub>
 800c15c:	4602      	mov	r2, r0
 800c15e:	460b      	mov	r3, r1
 800c160:	4610      	mov	r0, r2
 800c162:	4619      	mov	r1, r3
 800c164:	f04f 0200 	mov.w	r2, #0
 800c168:	f04f 0300 	mov.w	r3, #0
 800c16c:	f7f4 fcfc 	bl	8000b68 <__aeabi_dcmpgt>
 800c170:	4603      	mov	r3, r0
 800c172:	2b00      	cmp	r3, #0
 800c174:	d024      	beq.n	800c1c0 <MAP_setWallCut+0x60c>
 800c176:	4b21      	ldr	r3, [pc, #132]	; (800c1fc <MAP_setWallCut+0x648>)
 800c178:	edd3 7a00 	vldr	s15, [r3]
 800c17c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c180:	edc7 7a00 	vstr	s15, [r7]
 800c184:	683b      	ldr	r3, [r7, #0]
 800c186:	b2db      	uxtb	r3, r3
 800c188:	461c      	mov	r4, r3
 800c18a:	4b19      	ldr	r3, [pc, #100]	; (800c1f0 <MAP_setWallCut+0x63c>)
 800c18c:	681b      	ldr	r3, [r3, #0]
 800c18e:	4618      	mov	r0, r3
 800c190:	f7f4 fa02 	bl	8000598 <__aeabi_f2d>
 800c194:	f04f 0200 	mov.w	r2, #0
 800c198:	4b16      	ldr	r3, [pc, #88]	; (800c1f4 <MAP_setWallCut+0x640>)
 800c19a:	f7f4 f89d 	bl	80002d8 <__aeabi_dsub>
 800c19e:	4602      	mov	r2, r0
 800c1a0:	460b      	mov	r3, r1
 800c1a2:	4610      	mov	r0, r2
 800c1a4:	4619      	mov	r1, r3
 800c1a6:	f7f4 fd27 	bl	8000bf8 <__aeabi_d2uiz>
 800c1aa:	4603      	mov	r3, r0
 800c1ac:	b2db      	uxtb	r3, r3
 800c1ae:	4619      	mov	r1, r3
 800c1b0:	4a13      	ldr	r2, [pc, #76]	; (800c200 <MAP_setWallCut+0x64c>)
 800c1b2:	0163      	lsls	r3, r4, #5
 800c1b4:	4413      	add	r3, r2
 800c1b6:	440b      	add	r3, r1
 800c1b8:	781b      	ldrb	r3, [r3, #0]
 800c1ba:	f003 0301 	and.w	r3, r3, #1
 800c1be:	73fb      	strb	r3, [r7, #15]
					if( 0 < f_PosX-1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX-1.5)] & 0x01;			// k
 800c1c0:	4b0b      	ldr	r3, [pc, #44]	; (800c1f0 <MAP_setWallCut+0x63c>)
 800c1c2:	681b      	ldr	r3, [r3, #0]
 800c1c4:	4618      	mov	r0, r3
 800c1c6:	f7f4 f9e7 	bl	8000598 <__aeabi_f2d>
 800c1ca:	f04f 0200 	mov.w	r2, #0
 800c1ce:	4b0d      	ldr	r3, [pc, #52]	; (800c204 <MAP_setWallCut+0x650>)
 800c1d0:	f7f4 f882 	bl	80002d8 <__aeabi_dsub>
 800c1d4:	4602      	mov	r2, r0
 800c1d6:	460b      	mov	r3, r1
 800c1d8:	4610      	mov	r0, r2
 800c1da:	4619      	mov	r1, r3
 800c1dc:	f04f 0200 	mov.w	r2, #0
 800c1e0:	f04f 0300 	mov.w	r3, #0
 800c1e4:	f7f4 fcc0 	bl	8000b68 <__aeabi_dcmpgt>
 800c1e8:	4603      	mov	r3, r0
 800c1ea:	2b00      	cmp	r3, #0
 800c1ec:	d10e      	bne.n	800c20c <MAP_setWallCut+0x658>
					break;
 800c1ee:	e123      	b.n	800c438 <MAP_setWallCut+0x884>
 800c1f0:	20006f00 	.word	0x20006f00
 800c1f4:	3fe00000 	.word	0x3fe00000
 800c1f8:	40400000 	.word	0x40400000
 800c1fc:	20008fbc 	.word	0x20008fbc
 800c200:	200002ec 	.word	0x200002ec
 800c204:	3ff80000 	.word	0x3ff80000
 800c208:	20006efc 	.word	0x20006efc
					if( 0 < f_PosX-1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX-1.5)] & 0x01;			// k
 800c20c:	4b97      	ldr	r3, [pc, #604]	; (800c46c <MAP_setWallCut+0x8b8>)
 800c20e:	edd3 7a00 	vldr	s15, [r3]
 800c212:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c216:	edc7 7a00 	vstr	s15, [r7]
 800c21a:	683b      	ldr	r3, [r7, #0]
 800c21c:	b2db      	uxtb	r3, r3
 800c21e:	461c      	mov	r4, r3
 800c220:	4b93      	ldr	r3, [pc, #588]	; (800c470 <MAP_setWallCut+0x8bc>)
 800c222:	681b      	ldr	r3, [r3, #0]
 800c224:	4618      	mov	r0, r3
 800c226:	f7f4 f9b7 	bl	8000598 <__aeabi_f2d>
 800c22a:	f04f 0200 	mov.w	r2, #0
 800c22e:	4b91      	ldr	r3, [pc, #580]	; (800c474 <MAP_setWallCut+0x8c0>)
 800c230:	f7f4 f852 	bl	80002d8 <__aeabi_dsub>
 800c234:	4602      	mov	r2, r0
 800c236:	460b      	mov	r3, r1
 800c238:	4610      	mov	r0, r2
 800c23a:	4619      	mov	r1, r3
 800c23c:	f7f4 fcdc 	bl	8000bf8 <__aeabi_d2uiz>
 800c240:	4603      	mov	r3, r0
 800c242:	b2db      	uxtb	r3, r3
 800c244:	4619      	mov	r1, r3
 800c246:	4a8c      	ldr	r2, [pc, #560]	; (800c478 <MAP_setWallCut+0x8c4>)
 800c248:	0163      	lsls	r3, r4, #5
 800c24a:	4413      	add	r3, r2
 800c24c:	440b      	add	r3, r1
 800c24e:	781b      	ldrb	r3, [r3, #0]
 800c250:	f003 0301 	and.w	r3, r3, #1
 800c254:	73bb      	strb	r3, [r7, #14]
					break;
 800c256:	e0ef      	b.n	800c438 <MAP_setWallCut+0x884>
					if( MAP_Y_SIZE_REAL > f_PosY+0.5 ) uc_val     = g_sysMap[(uint8_t)(f_PosY+0.5)][(uint8_t)(f_PosX)] & 0x02;			// 
 800c258:	4b84      	ldr	r3, [pc, #528]	; (800c46c <MAP_setWallCut+0x8b8>)
 800c25a:	681b      	ldr	r3, [r3, #0]
 800c25c:	4618      	mov	r0, r3
 800c25e:	f7f4 f99b 	bl	8000598 <__aeabi_f2d>
 800c262:	f04f 0200 	mov.w	r2, #0
 800c266:	4b85      	ldr	r3, [pc, #532]	; (800c47c <MAP_setWallCut+0x8c8>)
 800c268:	f7f4 f838 	bl	80002dc <__adddf3>
 800c26c:	4602      	mov	r2, r0
 800c26e:	460b      	mov	r3, r1
 800c270:	4610      	mov	r0, r2
 800c272:	4619      	mov	r1, r3
 800c274:	f04f 0200 	mov.w	r2, #0
 800c278:	4b81      	ldr	r3, [pc, #516]	; (800c480 <MAP_setWallCut+0x8cc>)
 800c27a:	f7f4 fc57 	bl	8000b2c <__aeabi_dcmplt>
 800c27e:	4603      	mov	r3, r0
 800c280:	2b00      	cmp	r3, #0
 800c282:	d024      	beq.n	800c2ce <MAP_setWallCut+0x71a>
 800c284:	4b79      	ldr	r3, [pc, #484]	; (800c46c <MAP_setWallCut+0x8b8>)
 800c286:	681b      	ldr	r3, [r3, #0]
 800c288:	4618      	mov	r0, r3
 800c28a:	f7f4 f985 	bl	8000598 <__aeabi_f2d>
 800c28e:	f04f 0200 	mov.w	r2, #0
 800c292:	4b7a      	ldr	r3, [pc, #488]	; (800c47c <MAP_setWallCut+0x8c8>)
 800c294:	f7f4 f822 	bl	80002dc <__adddf3>
 800c298:	4602      	mov	r2, r0
 800c29a:	460b      	mov	r3, r1
 800c29c:	4610      	mov	r0, r2
 800c29e:	4619      	mov	r1, r3
 800c2a0:	f7f4 fcaa 	bl	8000bf8 <__aeabi_d2uiz>
 800c2a4:	4603      	mov	r3, r0
 800c2a6:	b2db      	uxtb	r3, r3
 800c2a8:	4618      	mov	r0, r3
 800c2aa:	4b71      	ldr	r3, [pc, #452]	; (800c470 <MAP_setWallCut+0x8bc>)
 800c2ac:	edd3 7a00 	vldr	s15, [r3]
 800c2b0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c2b4:	edc7 7a00 	vstr	s15, [r7]
 800c2b8:	683b      	ldr	r3, [r7, #0]
 800c2ba:	b2db      	uxtb	r3, r3
 800c2bc:	4619      	mov	r1, r3
 800c2be:	4a6e      	ldr	r2, [pc, #440]	; (800c478 <MAP_setWallCut+0x8c4>)
 800c2c0:	0143      	lsls	r3, r0, #5
 800c2c2:	4413      	add	r3, r2
 800c2c4:	440b      	add	r3, r1
 800c2c6:	781b      	ldrb	r3, [r3, #0]
 800c2c8:	f003 0302 	and.w	r3, r3, #2
 800c2cc:	73fb      	strb	r3, [r7, #15]
					if( MAP_Y_SIZE_REAL > f_PosY+1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY+1.5)][(uint8_t)(f_PosX)] & 0x02;			// 
 800c2ce:	4b67      	ldr	r3, [pc, #412]	; (800c46c <MAP_setWallCut+0x8b8>)
 800c2d0:	681b      	ldr	r3, [r3, #0]
 800c2d2:	4618      	mov	r0, r3
 800c2d4:	f7f4 f960 	bl	8000598 <__aeabi_f2d>
 800c2d8:	f04f 0200 	mov.w	r2, #0
 800c2dc:	4b65      	ldr	r3, [pc, #404]	; (800c474 <MAP_setWallCut+0x8c0>)
 800c2de:	f7f3 fffd 	bl	80002dc <__adddf3>
 800c2e2:	4602      	mov	r2, r0
 800c2e4:	460b      	mov	r3, r1
 800c2e6:	4610      	mov	r0, r2
 800c2e8:	4619      	mov	r1, r3
 800c2ea:	f04f 0200 	mov.w	r2, #0
 800c2ee:	4b64      	ldr	r3, [pc, #400]	; (800c480 <MAP_setWallCut+0x8cc>)
 800c2f0:	f7f4 fc1c 	bl	8000b2c <__aeabi_dcmplt>
 800c2f4:	4603      	mov	r3, r0
 800c2f6:	2b00      	cmp	r3, #0
 800c2f8:	d100      	bne.n	800c2fc <MAP_setWallCut+0x748>
					break;
 800c2fa:	e09d      	b.n	800c438 <MAP_setWallCut+0x884>
					if( MAP_Y_SIZE_REAL > f_PosY+1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY+1.5)][(uint8_t)(f_PosX)] & 0x02;			// 
 800c2fc:	4b5b      	ldr	r3, [pc, #364]	; (800c46c <MAP_setWallCut+0x8b8>)
 800c2fe:	681b      	ldr	r3, [r3, #0]
 800c300:	4618      	mov	r0, r3
 800c302:	f7f4 f949 	bl	8000598 <__aeabi_f2d>
 800c306:	f04f 0200 	mov.w	r2, #0
 800c30a:	4b5a      	ldr	r3, [pc, #360]	; (800c474 <MAP_setWallCut+0x8c0>)
 800c30c:	f7f3 ffe6 	bl	80002dc <__adddf3>
 800c310:	4602      	mov	r2, r0
 800c312:	460b      	mov	r3, r1
 800c314:	4610      	mov	r0, r2
 800c316:	4619      	mov	r1, r3
 800c318:	f7f4 fc6e 	bl	8000bf8 <__aeabi_d2uiz>
 800c31c:	4603      	mov	r3, r0
 800c31e:	b2db      	uxtb	r3, r3
 800c320:	4618      	mov	r0, r3
 800c322:	4b53      	ldr	r3, [pc, #332]	; (800c470 <MAP_setWallCut+0x8bc>)
 800c324:	edd3 7a00 	vldr	s15, [r3]
 800c328:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c32c:	edc7 7a00 	vstr	s15, [r7]
 800c330:	683b      	ldr	r3, [r7, #0]
 800c332:	b2db      	uxtb	r3, r3
 800c334:	4619      	mov	r1, r3
 800c336:	4a50      	ldr	r2, [pc, #320]	; (800c478 <MAP_setWallCut+0x8c4>)
 800c338:	0143      	lsls	r3, r0, #5
 800c33a:	4413      	add	r3, r2
 800c33c:	440b      	add	r3, r1
 800c33e:	781b      	ldrb	r3, [r3, #0]
 800c340:	f003 0302 	and.w	r3, r3, #2
 800c344:	73bb      	strb	r3, [r7, #14]
					break;
 800c346:	e077      	b.n	800c438 <MAP_setWallCut+0x884>
					if( MAP_X_SIZE_REAL > f_PosX+0.5 ) uc_val     = g_sysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX+0.5)] & 0x04;			// 
 800c348:	4b49      	ldr	r3, [pc, #292]	; (800c470 <MAP_setWallCut+0x8bc>)
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	4618      	mov	r0, r3
 800c34e:	f7f4 f923 	bl	8000598 <__aeabi_f2d>
 800c352:	f04f 0200 	mov.w	r2, #0
 800c356:	4b49      	ldr	r3, [pc, #292]	; (800c47c <MAP_setWallCut+0x8c8>)
 800c358:	f7f3 ffc0 	bl	80002dc <__adddf3>
 800c35c:	4602      	mov	r2, r0
 800c35e:	460b      	mov	r3, r1
 800c360:	4610      	mov	r0, r2
 800c362:	4619      	mov	r1, r3
 800c364:	f04f 0200 	mov.w	r2, #0
 800c368:	4b45      	ldr	r3, [pc, #276]	; (800c480 <MAP_setWallCut+0x8cc>)
 800c36a:	f7f4 fbdf 	bl	8000b2c <__aeabi_dcmplt>
 800c36e:	4603      	mov	r3, r0
 800c370:	2b00      	cmp	r3, #0
 800c372:	d024      	beq.n	800c3be <MAP_setWallCut+0x80a>
 800c374:	4b3d      	ldr	r3, [pc, #244]	; (800c46c <MAP_setWallCut+0x8b8>)
 800c376:	edd3 7a00 	vldr	s15, [r3]
 800c37a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c37e:	edc7 7a00 	vstr	s15, [r7]
 800c382:	683b      	ldr	r3, [r7, #0]
 800c384:	b2db      	uxtb	r3, r3
 800c386:	461c      	mov	r4, r3
 800c388:	4b39      	ldr	r3, [pc, #228]	; (800c470 <MAP_setWallCut+0x8bc>)
 800c38a:	681b      	ldr	r3, [r3, #0]
 800c38c:	4618      	mov	r0, r3
 800c38e:	f7f4 f903 	bl	8000598 <__aeabi_f2d>
 800c392:	f04f 0200 	mov.w	r2, #0
 800c396:	4b39      	ldr	r3, [pc, #228]	; (800c47c <MAP_setWallCut+0x8c8>)
 800c398:	f7f3 ffa0 	bl	80002dc <__adddf3>
 800c39c:	4602      	mov	r2, r0
 800c39e:	460b      	mov	r3, r1
 800c3a0:	4610      	mov	r0, r2
 800c3a2:	4619      	mov	r1, r3
 800c3a4:	f7f4 fc28 	bl	8000bf8 <__aeabi_d2uiz>
 800c3a8:	4603      	mov	r3, r0
 800c3aa:	b2db      	uxtb	r3, r3
 800c3ac:	4619      	mov	r1, r3
 800c3ae:	4a32      	ldr	r2, [pc, #200]	; (800c478 <MAP_setWallCut+0x8c4>)
 800c3b0:	0163      	lsls	r3, r4, #5
 800c3b2:	4413      	add	r3, r2
 800c3b4:	440b      	add	r3, r1
 800c3b6:	781b      	ldrb	r3, [r3, #0]
 800c3b8:	f003 0304 	and.w	r3, r3, #4
 800c3bc:	73fb      	strb	r3, [r7, #15]
					if( MAP_X_SIZE_REAL > f_PosX+1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX+1.5)] & 0x04;			// 
 800c3be:	4b2c      	ldr	r3, [pc, #176]	; (800c470 <MAP_setWallCut+0x8bc>)
 800c3c0:	681b      	ldr	r3, [r3, #0]
 800c3c2:	4618      	mov	r0, r3
 800c3c4:	f7f4 f8e8 	bl	8000598 <__aeabi_f2d>
 800c3c8:	f04f 0200 	mov.w	r2, #0
 800c3cc:	4b29      	ldr	r3, [pc, #164]	; (800c474 <MAP_setWallCut+0x8c0>)
 800c3ce:	f7f3 ff85 	bl	80002dc <__adddf3>
 800c3d2:	4602      	mov	r2, r0
 800c3d4:	460b      	mov	r3, r1
 800c3d6:	4610      	mov	r0, r2
 800c3d8:	4619      	mov	r1, r3
 800c3da:	f04f 0200 	mov.w	r2, #0
 800c3de:	4b28      	ldr	r3, [pc, #160]	; (800c480 <MAP_setWallCut+0x8cc>)
 800c3e0:	f7f4 fba4 	bl	8000b2c <__aeabi_dcmplt>
 800c3e4:	4603      	mov	r3, r0
 800c3e6:	2b00      	cmp	r3, #0
 800c3e8:	d100      	bne.n	800c3ec <MAP_setWallCut+0x838>
					break;
 800c3ea:	e024      	b.n	800c436 <MAP_setWallCut+0x882>
					if( MAP_X_SIZE_REAL > f_PosX+1.5 ) uc_valPrev = g_sysMap[(uint8_t)(f_PosY)][(uint8_t)(f_PosX+1.5)] & 0x04;			// 
 800c3ec:	4b1f      	ldr	r3, [pc, #124]	; (800c46c <MAP_setWallCut+0x8b8>)
 800c3ee:	edd3 7a00 	vldr	s15, [r3]
 800c3f2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800c3f6:	edc7 7a00 	vstr	s15, [r7]
 800c3fa:	683b      	ldr	r3, [r7, #0]
 800c3fc:	b2db      	uxtb	r3, r3
 800c3fe:	461c      	mov	r4, r3
 800c400:	4b1b      	ldr	r3, [pc, #108]	; (800c470 <MAP_setWallCut+0x8bc>)
 800c402:	681b      	ldr	r3, [r3, #0]
 800c404:	4618      	mov	r0, r3
 800c406:	f7f4 f8c7 	bl	8000598 <__aeabi_f2d>
 800c40a:	f04f 0200 	mov.w	r2, #0
 800c40e:	4b19      	ldr	r3, [pc, #100]	; (800c474 <MAP_setWallCut+0x8c0>)
 800c410:	f7f3 ff64 	bl	80002dc <__adddf3>
 800c414:	4602      	mov	r2, r0
 800c416:	460b      	mov	r3, r1
 800c418:	4610      	mov	r0, r2
 800c41a:	4619      	mov	r1, r3
 800c41c:	f7f4 fbec 	bl	8000bf8 <__aeabi_d2uiz>
 800c420:	4603      	mov	r3, r0
 800c422:	b2db      	uxtb	r3, r3
 800c424:	4619      	mov	r1, r3
 800c426:	4a14      	ldr	r2, [pc, #80]	; (800c478 <MAP_setWallCut+0x8c4>)
 800c428:	0163      	lsls	r3, r4, #5
 800c42a:	4413      	add	r3, r2
 800c42c:	440b      	add	r3, r1
 800c42e:	781b      	ldrb	r3, [r3, #0]
 800c430:	f003 0304 	and.w	r3, r3, #4
 800c434:	73bb      	strb	r3, [r7, #14]
					break;
 800c436:	bf00      	nop
			if( ( uc_val != 0 ) || ( ( uc_val != 0 ) && ( uc_valPrev != 0 ) ) ){
 800c438:	7bfb      	ldrb	r3, [r7, #15]
 800c43a:	2b00      	cmp	r3, #0
 800c43c:	d105      	bne.n	800c44a <MAP_setWallCut+0x896>
 800c43e:	7bfb      	ldrb	r3, [r7, #15]
 800c440:	2b00      	cmp	r3, #0
 800c442:	d00c      	beq.n	800c45e <MAP_setWallCut+0x8aa>
 800c444:	7bbb      	ldrb	r3, [r7, #14]
 800c446:	2b00      	cmp	r3, #0
 800c448:	d009      	beq.n	800c45e <MAP_setWallCut+0x8aa>
				MOT_setWallEdgeType( MOT_WALL_EDGE_LEFT );		// {
 800c44a:	2002      	movs	r0, #2
 800c44c:	f7fe fcf2 	bl	800ae34 <MOT_setWallEdgeType>
				bl_wallCut = TRUE;
 800c450:	2301      	movs	r3, #1
 800c452:	737b      	strb	r3, [r7, #13]
			break;
 800c454:	e003      	b.n	800c45e <MAP_setWallCut+0x8aa>
			break;
 800c456:	bf00      	nop
 800c458:	e002      	b.n	800c460 <MAP_setWallCut+0x8ac>
			break;
 800c45a:	bf00      	nop
 800c45c:	e000      	b.n	800c460 <MAP_setWallCut+0x8ac>
			break;
 800c45e:	bf00      	nop
	}
	
	return bl_wallCut;
 800c460:	7b7b      	ldrb	r3, [r7, #13]
}
 800c462:	4618      	mov	r0, r3
 800c464:	3714      	adds	r7, #20
 800c466:	46bd      	mov	sp, r7
 800c468:	bd90      	pop	{r4, r7, pc}
 800c46a:	bf00      	nop
 800c46c:	20008fbc 	.word	0x20008fbc
 800c470:	20006f00 	.word	0x20006f00
 800c474:	3ff80000 	.word	0x3ff80000
 800c478:	200002ec 	.word	0x200002ec
 800c47c:	3fe00000 	.word	0x3fe00000
 800c480:	40400000 	.word	0x40400000

0800c484 <MAP_setCmdPos>:

void MAP_setCmdPos( uint8_t uc_x, uint8_t uc_y, enMAP_HEAD_DIR en_dir )
{
 800c484:	b480      	push	{r7}
 800c486:	b083      	sub	sp, #12
 800c488:	af00      	add	r7, sp, #0
 800c48a:	4603      	mov	r3, r0
 800c48c:	71fb      	strb	r3, [r7, #7]
 800c48e:	460b      	mov	r3, r1
 800c490:	71bb      	strb	r3, [r7, #6]
 800c492:	4613      	mov	r3, r2
 800c494:	717b      	strb	r3, [r7, #5]
	f_PosX   = (float)uc_x;
 800c496:	79fb      	ldrb	r3, [r7, #7]
 800c498:	ee07 3a90 	vmov	s15, r3
 800c49c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4a0:	4b0b      	ldr	r3, [pc, #44]	; (800c4d0 <MAP_setCmdPos+0x4c>)
 800c4a2:	edc3 7a00 	vstr	s15, [r3]
	f_PosX   = (float)uc_y;
 800c4a6:	79bb      	ldrb	r3, [r7, #6]
 800c4a8:	ee07 3a90 	vmov	s15, r3
 800c4ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800c4b0:	4b07      	ldr	r3, [pc, #28]	; (800c4d0 <MAP_setCmdPos+0x4c>)
 800c4b2:	edc3 7a00 	vstr	s15, [r3]
	s_PosDir = (int16_t)(en_dir * 2);	// isi[0]k [1]k [2] [3] [4] [5] [6] [7]k jA2{xlv
 800c4b6:	797b      	ldrb	r3, [r7, #5]
 800c4b8:	b29b      	uxth	r3, r3
 800c4ba:	005b      	lsls	r3, r3, #1
 800c4bc:	b29b      	uxth	r3, r3
 800c4be:	b21a      	sxth	r2, r3
 800c4c0:	4b04      	ldr	r3, [pc, #16]	; (800c4d4 <MAP_setCmdPos+0x50>)
 800c4c2:	801a      	strh	r2, [r3, #0]
}
 800c4c4:	bf00      	nop
 800c4c6:	370c      	adds	r7, #12
 800c4c8:	46bd      	mov	sp, r7
 800c4ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c4ce:	4770      	bx	lr
 800c4d0:	20006f00 	.word	0x20006f00
 800c4d4:	20006efc 	.word	0x20006efc

0800c4d8 <MAP_makeCmdList>:
	uint8_t uc_staY,					///< [in] JnYW
	enMAP_HEAD_DIR en_staDir,		///< [in] Jn
	uint8_t uc_endX,					///< [in] IXW
	uint8_t uc_endY,					///< [in] IYW
	enMAP_HEAD_DIR* en_endDir		///< [out] I
){
 800c4d8:	b490      	push	{r4, r7}
 800c4da:	b086      	sub	sp, #24
 800c4dc:	af00      	add	r7, sp, #0
 800c4de:	4604      	mov	r4, r0
 800c4e0:	4608      	mov	r0, r1
 800c4e2:	4611      	mov	r1, r2
 800c4e4:	461a      	mov	r2, r3
 800c4e6:	4623      	mov	r3, r4
 800c4e8:	71fb      	strb	r3, [r7, #7]
 800c4ea:	4603      	mov	r3, r0
 800c4ec:	71bb      	strb	r3, [r7, #6]
 800c4ee:	460b      	mov	r3, r1
 800c4f0:	717b      	strb	r3, [r7, #5]
 800c4f2:	4613      	mov	r3, r2
 800c4f4:	713b      	strb	r3, [r7, #4]
	enMAP_HEAD_DIR	en_nowDir;									// }EX
	enMAP_HEAD_DIR	en_tempDir;									// 
//	uint16_t			i;											// roop
	
	/* OiXebv */
	uc_goStep = 0;
 800c4f6:	2300      	movs	r3, #0
 800c4f8:	75fb      	strb	r3, [r7, #23]
	us_pt = 0;
 800c4fa:	2300      	movs	r3, #0
 800c4fc:	82bb      	strh	r3, [r7, #20]

	/* HR}h */
	while(1){	
		us_high = us_cmap[uc_staY][uc_staX]-1;
 800c4fe:	79ba      	ldrb	r2, [r7, #6]
 800c500:	79fb      	ldrb	r3, [r7, #7]
 800c502:	49ad      	ldr	r1, [pc, #692]	; (800c7b8 <MAP_makeCmdList+0x2e0>)
 800c504:	0152      	lsls	r2, r2, #5
 800c506:	4413      	add	r3, r2
 800c508:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c50c:	3b01      	subs	r3, #1
 800c50e:	823b      	strh	r3, [r7, #16]
		if (en_staDir == NORTH){
 800c510:	797b      	ldrb	r3, [r7, #5]
 800c512:	2b00      	cmp	r3, #0
 800c514:	d164      	bne.n	800c5e0 <MAP_makeCmdList+0x108>
			if     (((g_sysMap[uc_staY][uc_staX] & 0x11)==0x10)&&(us_cmap[uc_staY+1][uc_staX]==us_high)) en_nowDir=NORTH;
 800c516:	79ba      	ldrb	r2, [r7, #6]
 800c518:	79fb      	ldrb	r3, [r7, #7]
 800c51a:	49a8      	ldr	r1, [pc, #672]	; (800c7bc <MAP_makeCmdList+0x2e4>)
 800c51c:	0152      	lsls	r2, r2, #5
 800c51e:	440a      	add	r2, r1
 800c520:	4413      	add	r3, r2
 800c522:	781b      	ldrb	r3, [r3, #0]
 800c524:	f003 0311 	and.w	r3, r3, #17
 800c528:	2b10      	cmp	r3, #16
 800c52a:	d10d      	bne.n	800c548 <MAP_makeCmdList+0x70>
 800c52c:	79bb      	ldrb	r3, [r7, #6]
 800c52e:	1c5a      	adds	r2, r3, #1
 800c530:	79fb      	ldrb	r3, [r7, #7]
 800c532:	49a1      	ldr	r1, [pc, #644]	; (800c7b8 <MAP_makeCmdList+0x2e0>)
 800c534:	0152      	lsls	r2, r2, #5
 800c536:	4413      	add	r3, r2
 800c538:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c53c:	8a3a      	ldrh	r2, [r7, #16]
 800c53e:	429a      	cmp	r2, r3
 800c540:	d102      	bne.n	800c548 <MAP_makeCmdList+0x70>
 800c542:	2300      	movs	r3, #0
 800c544:	74fb      	strb	r3, [r7, #19]
 800c546:	e187      	b.n	800c858 <MAP_makeCmdList+0x380>
			else if(((g_sysMap[uc_staY][uc_staX] & 0x22)==0x20)&&(us_cmap[uc_staY][uc_staX+1]==us_high)) en_nowDir=EAST;
 800c548:	79ba      	ldrb	r2, [r7, #6]
 800c54a:	79fb      	ldrb	r3, [r7, #7]
 800c54c:	499b      	ldr	r1, [pc, #620]	; (800c7bc <MAP_makeCmdList+0x2e4>)
 800c54e:	0152      	lsls	r2, r2, #5
 800c550:	440a      	add	r2, r1
 800c552:	4413      	add	r3, r2
 800c554:	781b      	ldrb	r3, [r3, #0]
 800c556:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800c55a:	2b20      	cmp	r3, #32
 800c55c:	d10d      	bne.n	800c57a <MAP_makeCmdList+0xa2>
 800c55e:	79ba      	ldrb	r2, [r7, #6]
 800c560:	79fb      	ldrb	r3, [r7, #7]
 800c562:	3301      	adds	r3, #1
 800c564:	4994      	ldr	r1, [pc, #592]	; (800c7b8 <MAP_makeCmdList+0x2e0>)
 800c566:	0152      	lsls	r2, r2, #5
 800c568:	4413      	add	r3, r2
 800c56a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c56e:	8a3a      	ldrh	r2, [r7, #16]
 800c570:	429a      	cmp	r2, r3
 800c572:	d102      	bne.n	800c57a <MAP_makeCmdList+0xa2>
 800c574:	2301      	movs	r3, #1
 800c576:	74fb      	strb	r3, [r7, #19]
 800c578:	e16e      	b.n	800c858 <MAP_makeCmdList+0x380>
			else if(((g_sysMap[uc_staY][uc_staX] & 0x88)==0x80)&&(us_cmap[uc_staY][uc_staX-1]==us_high)) en_nowDir=WEST;
 800c57a:	79ba      	ldrb	r2, [r7, #6]
 800c57c:	79fb      	ldrb	r3, [r7, #7]
 800c57e:	498f      	ldr	r1, [pc, #572]	; (800c7bc <MAP_makeCmdList+0x2e4>)
 800c580:	0152      	lsls	r2, r2, #5
 800c582:	440a      	add	r2, r1
 800c584:	4413      	add	r3, r2
 800c586:	781b      	ldrb	r3, [r3, #0]
 800c588:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800c58c:	2b80      	cmp	r3, #128	; 0x80
 800c58e:	d10d      	bne.n	800c5ac <MAP_makeCmdList+0xd4>
 800c590:	79ba      	ldrb	r2, [r7, #6]
 800c592:	79fb      	ldrb	r3, [r7, #7]
 800c594:	3b01      	subs	r3, #1
 800c596:	4988      	ldr	r1, [pc, #544]	; (800c7b8 <MAP_makeCmdList+0x2e0>)
 800c598:	0152      	lsls	r2, r2, #5
 800c59a:	4413      	add	r3, r2
 800c59c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c5a0:	8a3a      	ldrh	r2, [r7, #16]
 800c5a2:	429a      	cmp	r2, r3
 800c5a4:	d102      	bne.n	800c5ac <MAP_makeCmdList+0xd4>
 800c5a6:	2303      	movs	r3, #3
 800c5a8:	74fb      	strb	r3, [r7, #19]
 800c5aa:	e155      	b.n	800c858 <MAP_makeCmdList+0x380>
			else if(((g_sysMap[uc_staY][uc_staX] & 0x44)==0x40)&&(us_cmap[uc_staY-1][uc_staX]==us_high)) en_nowDir=SOUTH;
 800c5ac:	79ba      	ldrb	r2, [r7, #6]
 800c5ae:	79fb      	ldrb	r3, [r7, #7]
 800c5b0:	4982      	ldr	r1, [pc, #520]	; (800c7bc <MAP_makeCmdList+0x2e4>)
 800c5b2:	0152      	lsls	r2, r2, #5
 800c5b4:	440a      	add	r2, r1
 800c5b6:	4413      	add	r3, r2
 800c5b8:	781b      	ldrb	r3, [r3, #0]
 800c5ba:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800c5be:	2b40      	cmp	r3, #64	; 0x40
 800c5c0:	d10d      	bne.n	800c5de <MAP_makeCmdList+0x106>
 800c5c2:	79bb      	ldrb	r3, [r7, #6]
 800c5c4:	1e5a      	subs	r2, r3, #1
 800c5c6:	79fb      	ldrb	r3, [r7, #7]
 800c5c8:	497b      	ldr	r1, [pc, #492]	; (800c7b8 <MAP_makeCmdList+0x2e0>)
 800c5ca:	0152      	lsls	r2, r2, #5
 800c5cc:	4413      	add	r3, r2
 800c5ce:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c5d2:	8a3a      	ldrh	r2, [r7, #16]
 800c5d4:	429a      	cmp	r2, r3
 800c5d6:	d102      	bne.n	800c5de <MAP_makeCmdList+0x106>
 800c5d8:	2302      	movs	r3, #2
 800c5da:	74fb      	strb	r3, [r7, #19]
 800c5dc:	e13c      	b.n	800c858 <MAP_makeCmdList+0x380>
			else   while(1);
 800c5de:	e7fe      	b.n	800c5de <MAP_makeCmdList+0x106>
		}else if (en_staDir == EAST){
 800c5e0:	797b      	ldrb	r3, [r7, #5]
 800c5e2:	2b01      	cmp	r3, #1
 800c5e4:	d164      	bne.n	800c6b0 <MAP_makeCmdList+0x1d8>
			if     (((g_sysMap[uc_staY][uc_staX] & 0x22)==0x20)&&(us_cmap[uc_staY][uc_staX+1]==us_high)) en_nowDir=EAST;
 800c5e6:	79ba      	ldrb	r2, [r7, #6]
 800c5e8:	79fb      	ldrb	r3, [r7, #7]
 800c5ea:	4974      	ldr	r1, [pc, #464]	; (800c7bc <MAP_makeCmdList+0x2e4>)
 800c5ec:	0152      	lsls	r2, r2, #5
 800c5ee:	440a      	add	r2, r1
 800c5f0:	4413      	add	r3, r2
 800c5f2:	781b      	ldrb	r3, [r3, #0]
 800c5f4:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800c5f8:	2b20      	cmp	r3, #32
 800c5fa:	d10d      	bne.n	800c618 <MAP_makeCmdList+0x140>
 800c5fc:	79ba      	ldrb	r2, [r7, #6]
 800c5fe:	79fb      	ldrb	r3, [r7, #7]
 800c600:	3301      	adds	r3, #1
 800c602:	496d      	ldr	r1, [pc, #436]	; (800c7b8 <MAP_makeCmdList+0x2e0>)
 800c604:	0152      	lsls	r2, r2, #5
 800c606:	4413      	add	r3, r2
 800c608:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c60c:	8a3a      	ldrh	r2, [r7, #16]
 800c60e:	429a      	cmp	r2, r3
 800c610:	d102      	bne.n	800c618 <MAP_makeCmdList+0x140>
 800c612:	2301      	movs	r3, #1
 800c614:	74fb      	strb	r3, [r7, #19]
 800c616:	e11f      	b.n	800c858 <MAP_makeCmdList+0x380>
			else if(((g_sysMap[uc_staY][uc_staX] & 0x11)==0x10)&&(us_cmap[uc_staY+1][uc_staX]==us_high)) en_nowDir=NORTH;
 800c618:	79ba      	ldrb	r2, [r7, #6]
 800c61a:	79fb      	ldrb	r3, [r7, #7]
 800c61c:	4967      	ldr	r1, [pc, #412]	; (800c7bc <MAP_makeCmdList+0x2e4>)
 800c61e:	0152      	lsls	r2, r2, #5
 800c620:	440a      	add	r2, r1
 800c622:	4413      	add	r3, r2
 800c624:	781b      	ldrb	r3, [r3, #0]
 800c626:	f003 0311 	and.w	r3, r3, #17
 800c62a:	2b10      	cmp	r3, #16
 800c62c:	d10d      	bne.n	800c64a <MAP_makeCmdList+0x172>
 800c62e:	79bb      	ldrb	r3, [r7, #6]
 800c630:	1c5a      	adds	r2, r3, #1
 800c632:	79fb      	ldrb	r3, [r7, #7]
 800c634:	4960      	ldr	r1, [pc, #384]	; (800c7b8 <MAP_makeCmdList+0x2e0>)
 800c636:	0152      	lsls	r2, r2, #5
 800c638:	4413      	add	r3, r2
 800c63a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c63e:	8a3a      	ldrh	r2, [r7, #16]
 800c640:	429a      	cmp	r2, r3
 800c642:	d102      	bne.n	800c64a <MAP_makeCmdList+0x172>
 800c644:	2300      	movs	r3, #0
 800c646:	74fb      	strb	r3, [r7, #19]
 800c648:	e106      	b.n	800c858 <MAP_makeCmdList+0x380>
			else if(((g_sysMap[uc_staY][uc_staX] & 0x44)==0x40)&&(us_cmap[uc_staY-1][uc_staX]==us_high)) en_nowDir=SOUTH;
 800c64a:	79ba      	ldrb	r2, [r7, #6]
 800c64c:	79fb      	ldrb	r3, [r7, #7]
 800c64e:	495b      	ldr	r1, [pc, #364]	; (800c7bc <MAP_makeCmdList+0x2e4>)
 800c650:	0152      	lsls	r2, r2, #5
 800c652:	440a      	add	r2, r1
 800c654:	4413      	add	r3, r2
 800c656:	781b      	ldrb	r3, [r3, #0]
 800c658:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800c65c:	2b40      	cmp	r3, #64	; 0x40
 800c65e:	d10d      	bne.n	800c67c <MAP_makeCmdList+0x1a4>
 800c660:	79bb      	ldrb	r3, [r7, #6]
 800c662:	1e5a      	subs	r2, r3, #1
 800c664:	79fb      	ldrb	r3, [r7, #7]
 800c666:	4954      	ldr	r1, [pc, #336]	; (800c7b8 <MAP_makeCmdList+0x2e0>)
 800c668:	0152      	lsls	r2, r2, #5
 800c66a:	4413      	add	r3, r2
 800c66c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c670:	8a3a      	ldrh	r2, [r7, #16]
 800c672:	429a      	cmp	r2, r3
 800c674:	d102      	bne.n	800c67c <MAP_makeCmdList+0x1a4>
 800c676:	2302      	movs	r3, #2
 800c678:	74fb      	strb	r3, [r7, #19]
 800c67a:	e0ed      	b.n	800c858 <MAP_makeCmdList+0x380>
			else if(((g_sysMap[uc_staY][uc_staX] & 0x88)==0x80)&&(us_cmap[uc_staY][uc_staX-1]==us_high)) en_nowDir=WEST;
 800c67c:	79ba      	ldrb	r2, [r7, #6]
 800c67e:	79fb      	ldrb	r3, [r7, #7]
 800c680:	494e      	ldr	r1, [pc, #312]	; (800c7bc <MAP_makeCmdList+0x2e4>)
 800c682:	0152      	lsls	r2, r2, #5
 800c684:	440a      	add	r2, r1
 800c686:	4413      	add	r3, r2
 800c688:	781b      	ldrb	r3, [r3, #0]
 800c68a:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800c68e:	2b80      	cmp	r3, #128	; 0x80
 800c690:	d10d      	bne.n	800c6ae <MAP_makeCmdList+0x1d6>
 800c692:	79ba      	ldrb	r2, [r7, #6]
 800c694:	79fb      	ldrb	r3, [r7, #7]
 800c696:	3b01      	subs	r3, #1
 800c698:	4947      	ldr	r1, [pc, #284]	; (800c7b8 <MAP_makeCmdList+0x2e0>)
 800c69a:	0152      	lsls	r2, r2, #5
 800c69c:	4413      	add	r3, r2
 800c69e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c6a2:	8a3a      	ldrh	r2, [r7, #16]
 800c6a4:	429a      	cmp	r2, r3
 800c6a6:	d102      	bne.n	800c6ae <MAP_makeCmdList+0x1d6>
 800c6a8:	2303      	movs	r3, #3
 800c6aa:	74fb      	strb	r3, [r7, #19]
 800c6ac:	e0d4      	b.n	800c858 <MAP_makeCmdList+0x380>
			else   while(1);
 800c6ae:	e7fe      	b.n	800c6ae <MAP_makeCmdList+0x1d6>
		}else if (en_staDir == SOUTH){
 800c6b0:	797b      	ldrb	r3, [r7, #5]
 800c6b2:	2b02      	cmp	r3, #2
 800c6b4:	d164      	bne.n	800c780 <MAP_makeCmdList+0x2a8>
			if     (((g_sysMap[uc_staY][uc_staX] & 0x44)==0x40)&&(us_cmap[uc_staY-1][uc_staX]==us_high)) en_nowDir=SOUTH;
 800c6b6:	79ba      	ldrb	r2, [r7, #6]
 800c6b8:	79fb      	ldrb	r3, [r7, #7]
 800c6ba:	4940      	ldr	r1, [pc, #256]	; (800c7bc <MAP_makeCmdList+0x2e4>)
 800c6bc:	0152      	lsls	r2, r2, #5
 800c6be:	440a      	add	r2, r1
 800c6c0:	4413      	add	r3, r2
 800c6c2:	781b      	ldrb	r3, [r3, #0]
 800c6c4:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800c6c8:	2b40      	cmp	r3, #64	; 0x40
 800c6ca:	d10d      	bne.n	800c6e8 <MAP_makeCmdList+0x210>
 800c6cc:	79bb      	ldrb	r3, [r7, #6]
 800c6ce:	1e5a      	subs	r2, r3, #1
 800c6d0:	79fb      	ldrb	r3, [r7, #7]
 800c6d2:	4939      	ldr	r1, [pc, #228]	; (800c7b8 <MAP_makeCmdList+0x2e0>)
 800c6d4:	0152      	lsls	r2, r2, #5
 800c6d6:	4413      	add	r3, r2
 800c6d8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c6dc:	8a3a      	ldrh	r2, [r7, #16]
 800c6de:	429a      	cmp	r2, r3
 800c6e0:	d102      	bne.n	800c6e8 <MAP_makeCmdList+0x210>
 800c6e2:	2302      	movs	r3, #2
 800c6e4:	74fb      	strb	r3, [r7, #19]
 800c6e6:	e0b7      	b.n	800c858 <MAP_makeCmdList+0x380>
			else if(((g_sysMap[uc_staY][uc_staX] & 0x22)==0x20)&&(us_cmap[uc_staY][uc_staX+1]==us_high)) en_nowDir=EAST;
 800c6e8:	79ba      	ldrb	r2, [r7, #6]
 800c6ea:	79fb      	ldrb	r3, [r7, #7]
 800c6ec:	4933      	ldr	r1, [pc, #204]	; (800c7bc <MAP_makeCmdList+0x2e4>)
 800c6ee:	0152      	lsls	r2, r2, #5
 800c6f0:	440a      	add	r2, r1
 800c6f2:	4413      	add	r3, r2
 800c6f4:	781b      	ldrb	r3, [r3, #0]
 800c6f6:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800c6fa:	2b20      	cmp	r3, #32
 800c6fc:	d10d      	bne.n	800c71a <MAP_makeCmdList+0x242>
 800c6fe:	79ba      	ldrb	r2, [r7, #6]
 800c700:	79fb      	ldrb	r3, [r7, #7]
 800c702:	3301      	adds	r3, #1
 800c704:	492c      	ldr	r1, [pc, #176]	; (800c7b8 <MAP_makeCmdList+0x2e0>)
 800c706:	0152      	lsls	r2, r2, #5
 800c708:	4413      	add	r3, r2
 800c70a:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c70e:	8a3a      	ldrh	r2, [r7, #16]
 800c710:	429a      	cmp	r2, r3
 800c712:	d102      	bne.n	800c71a <MAP_makeCmdList+0x242>
 800c714:	2301      	movs	r3, #1
 800c716:	74fb      	strb	r3, [r7, #19]
 800c718:	e09e      	b.n	800c858 <MAP_makeCmdList+0x380>
			else if(((g_sysMap[uc_staY][uc_staX] & 0x88)==0x80)&&(us_cmap[uc_staY][uc_staX-1]==us_high)) en_nowDir=WEST;
 800c71a:	79ba      	ldrb	r2, [r7, #6]
 800c71c:	79fb      	ldrb	r3, [r7, #7]
 800c71e:	4927      	ldr	r1, [pc, #156]	; (800c7bc <MAP_makeCmdList+0x2e4>)
 800c720:	0152      	lsls	r2, r2, #5
 800c722:	440a      	add	r2, r1
 800c724:	4413      	add	r3, r2
 800c726:	781b      	ldrb	r3, [r3, #0]
 800c728:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800c72c:	2b80      	cmp	r3, #128	; 0x80
 800c72e:	d10d      	bne.n	800c74c <MAP_makeCmdList+0x274>
 800c730:	79ba      	ldrb	r2, [r7, #6]
 800c732:	79fb      	ldrb	r3, [r7, #7]
 800c734:	3b01      	subs	r3, #1
 800c736:	4920      	ldr	r1, [pc, #128]	; (800c7b8 <MAP_makeCmdList+0x2e0>)
 800c738:	0152      	lsls	r2, r2, #5
 800c73a:	4413      	add	r3, r2
 800c73c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c740:	8a3a      	ldrh	r2, [r7, #16]
 800c742:	429a      	cmp	r2, r3
 800c744:	d102      	bne.n	800c74c <MAP_makeCmdList+0x274>
 800c746:	2303      	movs	r3, #3
 800c748:	74fb      	strb	r3, [r7, #19]
 800c74a:	e085      	b.n	800c858 <MAP_makeCmdList+0x380>
			else if(((g_sysMap[uc_staY][uc_staX] & 0x11)==0x10)&&(us_cmap[uc_staY+1][uc_staX]==us_high)) en_nowDir=NORTH;
 800c74c:	79ba      	ldrb	r2, [r7, #6]
 800c74e:	79fb      	ldrb	r3, [r7, #7]
 800c750:	491a      	ldr	r1, [pc, #104]	; (800c7bc <MAP_makeCmdList+0x2e4>)
 800c752:	0152      	lsls	r2, r2, #5
 800c754:	440a      	add	r2, r1
 800c756:	4413      	add	r3, r2
 800c758:	781b      	ldrb	r3, [r3, #0]
 800c75a:	f003 0311 	and.w	r3, r3, #17
 800c75e:	2b10      	cmp	r3, #16
 800c760:	d10d      	bne.n	800c77e <MAP_makeCmdList+0x2a6>
 800c762:	79bb      	ldrb	r3, [r7, #6]
 800c764:	1c5a      	adds	r2, r3, #1
 800c766:	79fb      	ldrb	r3, [r7, #7]
 800c768:	4913      	ldr	r1, [pc, #76]	; (800c7b8 <MAP_makeCmdList+0x2e0>)
 800c76a:	0152      	lsls	r2, r2, #5
 800c76c:	4413      	add	r3, r2
 800c76e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c772:	8a3a      	ldrh	r2, [r7, #16]
 800c774:	429a      	cmp	r2, r3
 800c776:	d102      	bne.n	800c77e <MAP_makeCmdList+0x2a6>
 800c778:	2300      	movs	r3, #0
 800c77a:	74fb      	strb	r3, [r7, #19]
 800c77c:	e06c      	b.n	800c858 <MAP_makeCmdList+0x380>
			else   while(1);
 800c77e:	e7fe      	b.n	800c77e <MAP_makeCmdList+0x2a6>
		}else if (en_staDir == WEST){
 800c780:	797b      	ldrb	r3, [r7, #5]
 800c782:	2b03      	cmp	r3, #3
 800c784:	d168      	bne.n	800c858 <MAP_makeCmdList+0x380>
			if     (((g_sysMap[uc_staY][uc_staX] & 0x88)==0x80)&&(us_cmap[uc_staY][uc_staX-1]==us_high)) en_nowDir=WEST;
 800c786:	79ba      	ldrb	r2, [r7, #6]
 800c788:	79fb      	ldrb	r3, [r7, #7]
 800c78a:	490c      	ldr	r1, [pc, #48]	; (800c7bc <MAP_makeCmdList+0x2e4>)
 800c78c:	0152      	lsls	r2, r2, #5
 800c78e:	440a      	add	r2, r1
 800c790:	4413      	add	r3, r2
 800c792:	781b      	ldrb	r3, [r3, #0]
 800c794:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800c798:	2b80      	cmp	r3, #128	; 0x80
 800c79a:	d111      	bne.n	800c7c0 <MAP_makeCmdList+0x2e8>
 800c79c:	79ba      	ldrb	r2, [r7, #6]
 800c79e:	79fb      	ldrb	r3, [r7, #7]
 800c7a0:	3b01      	subs	r3, #1
 800c7a2:	4905      	ldr	r1, [pc, #20]	; (800c7b8 <MAP_makeCmdList+0x2e0>)
 800c7a4:	0152      	lsls	r2, r2, #5
 800c7a6:	4413      	add	r3, r2
 800c7a8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c7ac:	8a3a      	ldrh	r2, [r7, #16]
 800c7ae:	429a      	cmp	r2, r3
 800c7b0:	d106      	bne.n	800c7c0 <MAP_makeCmdList+0x2e8>
 800c7b2:	2303      	movs	r3, #3
 800c7b4:	74fb      	strb	r3, [r7, #19]
 800c7b6:	e04f      	b.n	800c858 <MAP_makeCmdList+0x380>
 800c7b8:	20000710 	.word	0x20000710
 800c7bc:	200002ec 	.word	0x200002ec
			else if(((g_sysMap[uc_staY][uc_staX] & 0x11)==0x10)&&(us_cmap[uc_staY+1][uc_staX]==us_high)) en_nowDir=NORTH;
 800c7c0:	79ba      	ldrb	r2, [r7, #6]
 800c7c2:	79fb      	ldrb	r3, [r7, #7]
 800c7c4:	496c      	ldr	r1, [pc, #432]	; (800c978 <MAP_makeCmdList+0x4a0>)
 800c7c6:	0152      	lsls	r2, r2, #5
 800c7c8:	440a      	add	r2, r1
 800c7ca:	4413      	add	r3, r2
 800c7cc:	781b      	ldrb	r3, [r3, #0]
 800c7ce:	f003 0311 	and.w	r3, r3, #17
 800c7d2:	2b10      	cmp	r3, #16
 800c7d4:	d10d      	bne.n	800c7f2 <MAP_makeCmdList+0x31a>
 800c7d6:	79bb      	ldrb	r3, [r7, #6]
 800c7d8:	1c5a      	adds	r2, r3, #1
 800c7da:	79fb      	ldrb	r3, [r7, #7]
 800c7dc:	4967      	ldr	r1, [pc, #412]	; (800c97c <MAP_makeCmdList+0x4a4>)
 800c7de:	0152      	lsls	r2, r2, #5
 800c7e0:	4413      	add	r3, r2
 800c7e2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c7e6:	8a3a      	ldrh	r2, [r7, #16]
 800c7e8:	429a      	cmp	r2, r3
 800c7ea:	d102      	bne.n	800c7f2 <MAP_makeCmdList+0x31a>
 800c7ec:	2300      	movs	r3, #0
 800c7ee:	74fb      	strb	r3, [r7, #19]
 800c7f0:	e032      	b.n	800c858 <MAP_makeCmdList+0x380>
			else if(((g_sysMap[uc_staY][uc_staX] & 0x44)==0x40)&&(us_cmap[uc_staY-1][uc_staX]==us_high)) en_nowDir=SOUTH;
 800c7f2:	79ba      	ldrb	r2, [r7, #6]
 800c7f4:	79fb      	ldrb	r3, [r7, #7]
 800c7f6:	4960      	ldr	r1, [pc, #384]	; (800c978 <MAP_makeCmdList+0x4a0>)
 800c7f8:	0152      	lsls	r2, r2, #5
 800c7fa:	440a      	add	r2, r1
 800c7fc:	4413      	add	r3, r2
 800c7fe:	781b      	ldrb	r3, [r3, #0]
 800c800:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800c804:	2b40      	cmp	r3, #64	; 0x40
 800c806:	d10d      	bne.n	800c824 <MAP_makeCmdList+0x34c>
 800c808:	79bb      	ldrb	r3, [r7, #6]
 800c80a:	1e5a      	subs	r2, r3, #1
 800c80c:	79fb      	ldrb	r3, [r7, #7]
 800c80e:	495b      	ldr	r1, [pc, #364]	; (800c97c <MAP_makeCmdList+0x4a4>)
 800c810:	0152      	lsls	r2, r2, #5
 800c812:	4413      	add	r3, r2
 800c814:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c818:	8a3a      	ldrh	r2, [r7, #16]
 800c81a:	429a      	cmp	r2, r3
 800c81c:	d102      	bne.n	800c824 <MAP_makeCmdList+0x34c>
 800c81e:	2302      	movs	r3, #2
 800c820:	74fb      	strb	r3, [r7, #19]
 800c822:	e019      	b.n	800c858 <MAP_makeCmdList+0x380>
			else if(((g_sysMap[uc_staY][uc_staX] & 0x22)==0x20)&&(us_cmap[uc_staY][uc_staX+1]==us_high)) en_nowDir=EAST;
 800c824:	79ba      	ldrb	r2, [r7, #6]
 800c826:	79fb      	ldrb	r3, [r7, #7]
 800c828:	4953      	ldr	r1, [pc, #332]	; (800c978 <MAP_makeCmdList+0x4a0>)
 800c82a:	0152      	lsls	r2, r2, #5
 800c82c:	440a      	add	r2, r1
 800c82e:	4413      	add	r3, r2
 800c830:	781b      	ldrb	r3, [r3, #0]
 800c832:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800c836:	2b20      	cmp	r3, #32
 800c838:	d10d      	bne.n	800c856 <MAP_makeCmdList+0x37e>
 800c83a:	79ba      	ldrb	r2, [r7, #6]
 800c83c:	79fb      	ldrb	r3, [r7, #7]
 800c83e:	3301      	adds	r3, #1
 800c840:	494e      	ldr	r1, [pc, #312]	; (800c97c <MAP_makeCmdList+0x4a4>)
 800c842:	0152      	lsls	r2, r2, #5
 800c844:	4413      	add	r3, r2
 800c846:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800c84a:	8a3a      	ldrh	r2, [r7, #16]
 800c84c:	429a      	cmp	r2, r3
 800c84e:	d102      	bne.n	800c856 <MAP_makeCmdList+0x37e>
 800c850:	2301      	movs	r3, #1
 800c852:	74fb      	strb	r3, [r7, #19]
 800c854:	e000      	b.n	800c858 <MAP_makeCmdList+0x380>
			else   while(1);
 800c856:	e7fe      	b.n	800c856 <MAP_makeCmdList+0x37e>
		}
		
		en_tempDir = (enMAP_HEAD_DIR)( (en_nowDir - en_staDir) & (enMAP_HEAD_DIR)3 );		// XV
 800c858:	7cfa      	ldrb	r2, [r7, #19]
 800c85a:	797b      	ldrb	r3, [r7, #5]
 800c85c:	1ad3      	subs	r3, r2, r3
 800c85e:	b2db      	uxtb	r3, r3
 800c860:	f003 0303 	and.w	r3, r3, #3
 800c864:	73fb      	strb	r3, [r7, #15]
		en_staDir = en_nowDir;
 800c866:	7cfb      	ldrb	r3, [r7, #19]
 800c868:	717b      	strb	r3, [r7, #5]

		if (en_tempDir == NORTH){
 800c86a:	7bfb      	ldrb	r3, [r7, #15]
 800c86c:	2b00      	cmp	r3, #0
 800c86e:	d103      	bne.n	800c878 <MAP_makeCmdList+0x3a0>
			uc_goStep = uc_goStep + 2;
 800c870:	7dfb      	ldrb	r3, [r7, #23]
 800c872:	3302      	adds	r3, #2
 800c874:	75fb      	strb	r3, [r7, #23]
 800c876:	e037      	b.n	800c8e8 <MAP_makeCmdList+0x410>
		}
		else if (en_tempDir == EAST){
 800c878:	7bfb      	ldrb	r3, [r7, #15]
 800c87a:	2b01      	cmp	r3, #1
 800c87c:	d110      	bne.n	800c8a0 <MAP_makeCmdList+0x3c8>
			dcom[us_pt] = uc_goStep;
 800c87e:	8abb      	ldrh	r3, [r7, #20]
 800c880:	493f      	ldr	r1, [pc, #252]	; (800c980 <MAP_makeCmdList+0x4a8>)
 800c882:	7dfa      	ldrb	r2, [r7, #23]
 800c884:	54ca      	strb	r2, [r1, r3]
			dcom[++us_pt] = R90;
 800c886:	8abb      	ldrh	r3, [r7, #20]
 800c888:	3301      	adds	r3, #1
 800c88a:	82bb      	strh	r3, [r7, #20]
 800c88c:	8abb      	ldrh	r3, [r7, #20]
 800c88e:	4a3c      	ldr	r2, [pc, #240]	; (800c980 <MAP_makeCmdList+0x4a8>)
 800c890:	2148      	movs	r1, #72	; 0x48
 800c892:	54d1      	strb	r1, [r2, r3]
			uc_goStep = 2;
 800c894:	2302      	movs	r3, #2
 800c896:	75fb      	strb	r3, [r7, #23]
			us_pt++;
 800c898:	8abb      	ldrh	r3, [r7, #20]
 800c89a:	3301      	adds	r3, #1
 800c89c:	82bb      	strh	r3, [r7, #20]
 800c89e:	e023      	b.n	800c8e8 <MAP_makeCmdList+0x410>
		}
		else if (en_tempDir == WEST){
 800c8a0:	7bfb      	ldrb	r3, [r7, #15]
 800c8a2:	2b03      	cmp	r3, #3
 800c8a4:	d110      	bne.n	800c8c8 <MAP_makeCmdList+0x3f0>
			dcom[us_pt] = uc_goStep;
 800c8a6:	8abb      	ldrh	r3, [r7, #20]
 800c8a8:	4935      	ldr	r1, [pc, #212]	; (800c980 <MAP_makeCmdList+0x4a8>)
 800c8aa:	7dfa      	ldrb	r2, [r7, #23]
 800c8ac:	54ca      	strb	r2, [r1, r3]
			dcom[++us_pt] = L90;
 800c8ae:	8abb      	ldrh	r3, [r7, #20]
 800c8b0:	3301      	adds	r3, #1
 800c8b2:	82bb      	strh	r3, [r7, #20]
 800c8b4:	8abb      	ldrh	r3, [r7, #20]
 800c8b6:	4a32      	ldr	r2, [pc, #200]	; (800c980 <MAP_makeCmdList+0x4a8>)
 800c8b8:	2149      	movs	r1, #73	; 0x49
 800c8ba:	54d1      	strb	r1, [r2, r3]
			uc_goStep = 2;
 800c8bc:	2302      	movs	r3, #2
 800c8be:	75fb      	strb	r3, [r7, #23]
			us_pt++;
 800c8c0:	8abb      	ldrh	r3, [r7, #20]
 800c8c2:	3301      	adds	r3, #1
 800c8c4:	82bb      	strh	r3, [r7, #20]
 800c8c6:	e00f      	b.n	800c8e8 <MAP_makeCmdList+0x410>
		}
		else{
			dcom[us_pt] = uc_goStep;
 800c8c8:	8abb      	ldrh	r3, [r7, #20]
 800c8ca:	492d      	ldr	r1, [pc, #180]	; (800c980 <MAP_makeCmdList+0x4a8>)
 800c8cc:	7dfa      	ldrb	r2, [r7, #23]
 800c8ce:	54ca      	strb	r2, [r1, r3]
			dcom[++us_pt] = R180;
 800c8d0:	8abb      	ldrh	r3, [r7, #20]
 800c8d2:	3301      	adds	r3, #1
 800c8d4:	82bb      	strh	r3, [r7, #20]
 800c8d6:	8abb      	ldrh	r3, [r7, #20]
 800c8d8:	4a29      	ldr	r2, [pc, #164]	; (800c980 <MAP_makeCmdList+0x4a8>)
 800c8da:	214a      	movs	r1, #74	; 0x4a
 800c8dc:	54d1      	strb	r1, [r2, r3]
			uc_goStep = 2;
 800c8de:	2302      	movs	r3, #2
 800c8e0:	75fb      	strb	r3, [r7, #23]
			us_pt++;
 800c8e2:	8abb      	ldrh	r3, [r7, #20]
 800c8e4:	3301      	adds	r3, #1
 800c8e6:	82bb      	strh	r3, [r7, #20]
		}

		if      (en_nowDir == NORTH) uc_staY = uc_staY + 1;
 800c8e8:	7cfb      	ldrb	r3, [r7, #19]
 800c8ea:	2b00      	cmp	r3, #0
 800c8ec:	d103      	bne.n	800c8f6 <MAP_makeCmdList+0x41e>
 800c8ee:	79bb      	ldrb	r3, [r7, #6]
 800c8f0:	3301      	adds	r3, #1
 800c8f2:	71bb      	strb	r3, [r7, #6]
 800c8f4:	e013      	b.n	800c91e <MAP_makeCmdList+0x446>
		else if (en_nowDir == EAST) uc_staX = uc_staX + 1;
 800c8f6:	7cfb      	ldrb	r3, [r7, #19]
 800c8f8:	2b01      	cmp	r3, #1
 800c8fa:	d103      	bne.n	800c904 <MAP_makeCmdList+0x42c>
 800c8fc:	79fb      	ldrb	r3, [r7, #7]
 800c8fe:	3301      	adds	r3, #1
 800c900:	71fb      	strb	r3, [r7, #7]
 800c902:	e00c      	b.n	800c91e <MAP_makeCmdList+0x446>
		else if (en_nowDir == SOUTH) uc_staY = uc_staY - 1;
 800c904:	7cfb      	ldrb	r3, [r7, #19]
 800c906:	2b02      	cmp	r3, #2
 800c908:	d103      	bne.n	800c912 <MAP_makeCmdList+0x43a>
 800c90a:	79bb      	ldrb	r3, [r7, #6]
 800c90c:	3b01      	subs	r3, #1
 800c90e:	71bb      	strb	r3, [r7, #6]
 800c910:	e005      	b.n	800c91e <MAP_makeCmdList+0x446>
		else if (en_nowDir == WEST) uc_staX = uc_staX - 1;
 800c912:	7cfb      	ldrb	r3, [r7, #19]
 800c914:	2b03      	cmp	r3, #3
 800c916:	d102      	bne.n	800c91e <MAP_makeCmdList+0x446>
 800c918:	79fb      	ldrb	r3, [r7, #7]
 800c91a:	3b01      	subs	r3, #1
 800c91c:	71fb      	strb	r3, [r7, #7]
		
		en_staDir = en_nowDir;
 800c91e:	7cfb      	ldrb	r3, [r7, #19]
 800c920:	717b      	strb	r3, [r7, #5]
		
		if ((uc_staX == uc_endX) &&(uc_staY == uc_endY)) break;
 800c922:	79fa      	ldrb	r2, [r7, #7]
 800c924:	793b      	ldrb	r3, [r7, #4]
 800c926:	429a      	cmp	r2, r3
 800c928:	f47f ade9 	bne.w	800c4fe <MAP_makeCmdList+0x26>
 800c92c:	79ba      	ldrb	r2, [r7, #6]
 800c92e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800c932:	429a      	cmp	r2, r3
 800c934:	d000      	beq.n	800c938 <MAP_makeCmdList+0x460>
		us_high = us_cmap[uc_staY][uc_staX]-1;
 800c936:	e5e2      	b.n	800c4fe <MAP_makeCmdList+0x26>
		if ((uc_staX == uc_endX) &&(uc_staY == uc_endY)) break;
 800c938:	bf00      	nop
	}
	
	/* nMpR}hXg */
	dcom[us_pt] = uc_goStep;
 800c93a:	8abb      	ldrh	r3, [r7, #20]
 800c93c:	4910      	ldr	r1, [pc, #64]	; (800c980 <MAP_makeCmdList+0x4a8>)
 800c93e:	7dfa      	ldrb	r2, [r7, #23]
 800c940:	54ca      	strb	r2, [r1, r3]
	dcom[++us_pt] = STOP;
 800c942:	8abb      	ldrh	r3, [r7, #20]
 800c944:	3301      	adds	r3, #1
 800c946:	82bb      	strh	r3, [r7, #20]
 800c948:	8abb      	ldrh	r3, [r7, #20]
 800c94a:	4a0d      	ldr	r2, [pc, #52]	; (800c980 <MAP_makeCmdList+0x4a8>)
 800c94c:	2100      	movs	r1, #0
 800c94e:	54d1      	strb	r1, [r2, r3]
	dcom[++us_pt] = CEND;
 800c950:	8abb      	ldrh	r3, [r7, #20]
 800c952:	3301      	adds	r3, #1
 800c954:	82bb      	strh	r3, [r7, #20]
 800c956:	8abb      	ldrh	r3, [r7, #20]
 800c958:	4a09      	ldr	r2, [pc, #36]	; (800c980 <MAP_makeCmdList+0x4a8>)
 800c95a:	21fa      	movs	r1, #250	; 0xfa
 800c95c:	54d1      	strb	r1, [r2, r3]
	us_totalCmd = us_pt+1;			// R}h
 800c95e:	8abb      	ldrh	r3, [r7, #20]
 800c960:	3301      	adds	r3, #1
 800c962:	b29a      	uxth	r2, r3
 800c964:	4b07      	ldr	r3, [pc, #28]	; (800c984 <MAP_makeCmdList+0x4ac>)
 800c966:	801a      	strh	r2, [r3, #0]


	/* II */
	*en_endDir = en_staDir;
 800c968:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800c96a:	797a      	ldrb	r2, [r7, #5]
 800c96c:	701a      	strb	r2, [r3, #0]
}
 800c96e:	bf00      	nop
 800c970:	3718      	adds	r7, #24
 800c972:	46bd      	mov	sp, r7
 800c974:	bc90      	pop	{r4, r7}
 800c976:	4770      	bx	lr
 800c978:	200002ec 	.word	0x200002ec
 800c97c:	20000710 	.word	0x20000710
 800c980:	20005efc 	.word	0x20005efc
 800c984:	20008fb8 	.word	0x20008fb8

0800c988 <MAP_makeSuraCmdList>:

void MAP_makeSuraCmdList( void )
{
 800c988:	b480      	push	{r7}
 800c98a:	f5ad 5d00 	sub.w	sp, sp, #8192	; 0x2000
 800c98e:	b083      	sub	sp, #12
 800c990:	af00      	add	r7, sp, #0
	uint16_t dcom_temp[4096];			// MR}hXg
	uint16_t i=0,j=0;					// roop
 800c992:	2300      	movs	r3, #0
 800c994:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800c998:	f102 0206 	add.w	r2, r2, #6
 800c99c:	8013      	strh	r3, [r2, #0]
 800c99e:	2300      	movs	r3, #0
 800c9a0:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800c9a4:	f102 0204 	add.w	r2, r2, #4
 800c9a8:	8013      	strh	r3, [r2, #0]
	
	/* nMR}hRs[ */
	for( i=0; i<us_totalCmd; i++ ){
 800c9aa:	2300      	movs	r3, #0
 800c9ac:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800c9b0:	f102 0206 	add.w	r2, r2, #6
 800c9b4:	8013      	strh	r3, [r2, #0]
 800c9b6:	e01c      	b.n	800c9f2 <MAP_makeSuraCmdList+0x6a>
		dcom_temp[i] = dcom[i];
 800c9b8:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800c9bc:	f103 0306 	add.w	r3, r3, #6
 800c9c0:	881b      	ldrh	r3, [r3, #0]
 800c9c2:	4aa3      	ldr	r2, [pc, #652]	; (800cc50 <MAP_makeSuraCmdList+0x2c8>)
 800c9c4:	5cd3      	ldrb	r3, [r2, r3]
 800c9c6:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800c9ca:	f102 0206 	add.w	r2, r2, #6
 800c9ce:	8812      	ldrh	r2, [r2, #0]
 800c9d0:	b299      	uxth	r1, r3
 800c9d2:	f107 0308 	add.w	r3, r7, #8
 800c9d6:	3b04      	subs	r3, #4
 800c9d8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for( i=0; i<us_totalCmd; i++ ){
 800c9dc:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800c9e0:	f103 0306 	add.w	r3, r3, #6
 800c9e4:	881b      	ldrh	r3, [r3, #0]
 800c9e6:	3301      	adds	r3, #1
 800c9e8:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800c9ec:	f102 0206 	add.w	r2, r2, #6
 800c9f0:	8013      	strh	r3, [r2, #0]
 800c9f2:	4b98      	ldr	r3, [pc, #608]	; (800cc54 <MAP_makeSuraCmdList+0x2cc>)
 800c9f4:	881b      	ldrh	r3, [r3, #0]
 800c9f6:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800c9fa:	f102 0206 	add.w	r2, r2, #6
 800c9fe:	8812      	ldrh	r2, [r2, #0]
 800ca00:	429a      	cmp	r2, r3
 800ca02:	d3d9      	bcc.n	800c9b8 <MAP_makeSuraCmdList+0x30>
	}

	i = 0;
 800ca04:	2300      	movs	r3, #0
 800ca06:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800ca0a:	f102 0206 	add.w	r2, r2, #6
 800ca0e:	8013      	strh	r3, [r2, #0]

	/* zR}h`FbN */
	while(1)
	{
		if( dcom_temp[i] == R90 ){		// E90
 800ca10:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ca14:	f103 0306 	add.w	r3, r3, #6
 800ca18:	881a      	ldrh	r2, [r3, #0]
 800ca1a:	f107 0308 	add.w	r3, r7, #8
 800ca1e:	3b04      	subs	r3, #4
 800ca20:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800ca24:	2b48      	cmp	r3, #72	; 0x48
 800ca26:	d13b      	bne.n	800caa0 <MAP_makeSuraCmdList+0x118>
			dcom_temp[i-1] -= 1;		// 1O
 800ca28:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ca2c:	f103 0306 	add.w	r3, r3, #6
 800ca30:	881b      	ldrh	r3, [r3, #0]
 800ca32:	1e5a      	subs	r2, r3, #1
 800ca34:	f107 0308 	add.w	r3, r7, #8
 800ca38:	3b04      	subs	r3, #4
 800ca3a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800ca3e:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800ca42:	f102 0206 	add.w	r2, r2, #6
 800ca46:	8812      	ldrh	r2, [r2, #0]
 800ca48:	3a01      	subs	r2, #1
 800ca4a:	3b01      	subs	r3, #1
 800ca4c:	b299      	uxth	r1, r3
 800ca4e:	f107 0308 	add.w	r3, r7, #8
 800ca52:	3b04      	subs	r3, #4
 800ca54:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			dcom_temp[i+1] -= 1;		// 1O
 800ca58:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ca5c:	f103 0306 	add.w	r3, r3, #6
 800ca60:	881b      	ldrh	r3, [r3, #0]
 800ca62:	1c5a      	adds	r2, r3, #1
 800ca64:	f107 0308 	add.w	r3, r7, #8
 800ca68:	3b04      	subs	r3, #4
 800ca6a:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800ca6e:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800ca72:	f102 0206 	add.w	r2, r2, #6
 800ca76:	8812      	ldrh	r2, [r2, #0]
 800ca78:	3201      	adds	r2, #1
 800ca7a:	3b01      	subs	r3, #1
 800ca7c:	b299      	uxth	r1, r3
 800ca7e:	f107 0308 	add.w	r3, r7, #8
 800ca82:	3b04      	subs	r3, #4
 800ca84:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			dcom_temp[i] = R90S;		// EX[90
 800ca88:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ca8c:	f103 0306 	add.w	r3, r3, #6
 800ca90:	881a      	ldrh	r2, [r3, #0]
 800ca92:	f107 0308 	add.w	r3, r7, #8
 800ca96:	3b04      	subs	r3, #4
 800ca98:	214c      	movs	r1, #76	; 0x4c
 800ca9a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 800ca9e:	e053      	b.n	800cb48 <MAP_makeSuraCmdList+0x1c0>
		}
		else if( dcom_temp[i] == L90 ){	// 90
 800caa0:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800caa4:	f103 0306 	add.w	r3, r3, #6
 800caa8:	881a      	ldrh	r2, [r3, #0]
 800caaa:	f107 0308 	add.w	r3, r7, #8
 800caae:	3b04      	subs	r3, #4
 800cab0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800cab4:	2b49      	cmp	r3, #73	; 0x49
 800cab6:	d13b      	bne.n	800cb30 <MAP_makeSuraCmdList+0x1a8>
			dcom_temp[i-1] -= 1;		// 1O
 800cab8:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cabc:	f103 0306 	add.w	r3, r3, #6
 800cac0:	881b      	ldrh	r3, [r3, #0]
 800cac2:	1e5a      	subs	r2, r3, #1
 800cac4:	f107 0308 	add.w	r3, r7, #8
 800cac8:	3b04      	subs	r3, #4
 800caca:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800cace:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800cad2:	f102 0206 	add.w	r2, r2, #6
 800cad6:	8812      	ldrh	r2, [r2, #0]
 800cad8:	3a01      	subs	r2, #1
 800cada:	3b01      	subs	r3, #1
 800cadc:	b299      	uxth	r1, r3
 800cade:	f107 0308 	add.w	r3, r7, #8
 800cae2:	3b04      	subs	r3, #4
 800cae4:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			dcom_temp[i+1] -= 1;		// 1O
 800cae8:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800caec:	f103 0306 	add.w	r3, r3, #6
 800caf0:	881b      	ldrh	r3, [r3, #0]
 800caf2:	1c5a      	adds	r2, r3, #1
 800caf4:	f107 0308 	add.w	r3, r7, #8
 800caf8:	3b04      	subs	r3, #4
 800cafa:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800cafe:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800cb02:	f102 0206 	add.w	r2, r2, #6
 800cb06:	8812      	ldrh	r2, [r2, #0]
 800cb08:	3201      	adds	r2, #1
 800cb0a:	3b01      	subs	r3, #1
 800cb0c:	b299      	uxth	r1, r3
 800cb0e:	f107 0308 	add.w	r3, r7, #8
 800cb12:	3b04      	subs	r3, #4
 800cb14:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			dcom_temp[i] = L90S;		// X[90
 800cb18:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cb1c:	f103 0306 	add.w	r3, r3, #6
 800cb20:	881a      	ldrh	r2, [r3, #0]
 800cb22:	f107 0308 	add.w	r3, r7, #8
 800cb26:	3b04      	subs	r3, #4
 800cb28:	214d      	movs	r1, #77	; 0x4d
 800cb2a:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
 800cb2e:	e00b      	b.n	800cb48 <MAP_makeSuraCmdList+0x1c0>
		}
		else{
			if( dcom_temp[i] == CEND ){
 800cb30:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cb34:	f103 0306 	add.w	r3, r3, #6
 800cb38:	881a      	ldrh	r2, [r3, #0]
 800cb3a:	f107 0308 	add.w	r3, r7, #8
 800cb3e:	3b04      	subs	r3, #4
 800cb40:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800cb44:	2bfa      	cmp	r3, #250	; 0xfa
 800cb46:	d00b      	beq.n	800cb60 <MAP_makeSuraCmdList+0x1d8>
				break;
			}
		}
		i++;
 800cb48:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cb4c:	f103 0306 	add.w	r3, r3, #6
 800cb50:	881b      	ldrh	r3, [r3, #0]
 800cb52:	3301      	adds	r3, #1
 800cb54:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800cb58:	f102 0206 	add.w	r2, r2, #6
 800cb5c:	8013      	strh	r3, [r2, #0]
		if( dcom_temp[i] == R90 ){		// E90
 800cb5e:	e757      	b.n	800ca10 <MAP_makeSuraCmdList+0x88>
				break;
 800cb60:	bf00      	nop
	}

	i = j = 0;
 800cb62:	2300      	movs	r3, #0
 800cb64:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800cb68:	f102 0204 	add.w	r2, r2, #4
 800cb6c:	8013      	strh	r3, [r2, #0]
 800cb6e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cb72:	f103 0304 	add.w	r3, r3, #4
 800cb76:	881b      	ldrh	r3, [r3, #0]
 800cb78:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800cb7c:	f102 0206 	add.w	r2, r2, #6
 800cb80:	8013      	strh	r3, [r2, #0]

	/* X[R}h */
	while(1)
	{
		if( dcom_temp[i+1] == CEND ){
 800cb82:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cb86:	f103 0306 	add.w	r3, r3, #6
 800cb8a:	881b      	ldrh	r3, [r3, #0]
 800cb8c:	1c5a      	adds	r2, r3, #1
 800cb8e:	f107 0308 	add.w	r3, r7, #8
 800cb92:	3b04      	subs	r3, #4
 800cb94:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800cb98:	2bfa      	cmp	r3, #250	; 0xfa
 800cb9a:	d111      	bne.n	800cbc0 <MAP_makeSuraCmdList+0x238>
			scom[j] = STOP;
 800cb9c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cba0:	f103 0304 	add.w	r3, r3, #4
 800cba4:	881b      	ldrh	r3, [r3, #0]
 800cba6:	4a2c      	ldr	r2, [pc, #176]	; (800cc58 <MAP_makeSuraCmdList+0x2d0>)
 800cba8:	2100      	movs	r1, #0
 800cbaa:	54d1      	strb	r1, [r2, r3]
			scom[j+1] = CEND;
 800cbac:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cbb0:	f103 0304 	add.w	r3, r3, #4
 800cbb4:	881b      	ldrh	r3, [r3, #0]
 800cbb6:	3301      	adds	r3, #1
 800cbb8:	4a27      	ldr	r2, [pc, #156]	; (800cc58 <MAP_makeSuraCmdList+0x2d0>)
 800cbba:	21fa      	movs	r1, #250	; 0xfa
 800cbbc:	54d1      	strb	r1, [r2, r3]
			break;
 800cbbe:	e03f      	b.n	800cc40 <MAP_makeSuraCmdList+0x2b8>
		}
		else
		{
			/* f[^XgbvR}h */
			if( dcom_temp[i] == 0 ){
 800cbc0:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cbc4:	f103 0306 	add.w	r3, r3, #6
 800cbc8:	881a      	ldrh	r2, [r3, #0]
 800cbca:	f107 0308 	add.w	r3, r7, #8
 800cbce:	3b04      	subs	r3, #4
 800cbd0:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800cbd4:	2b00      	cmp	r3, #0
 800cbd6:	d10a      	bne.n	800cbee <MAP_makeSuraCmdList+0x266>
				i++;
 800cbd8:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cbdc:	f103 0306 	add.w	r3, r3, #6
 800cbe0:	881b      	ldrh	r3, [r3, #0]
 800cbe2:	3301      	adds	r3, #1
 800cbe4:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800cbe8:	f102 0206 	add.w	r2, r2, #6
 800cbec:	8013      	strh	r3, [r2, #0]
			}
			
			scom[j] = dcom_temp[i];
 800cbee:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cbf2:	f103 0306 	add.w	r3, r3, #6
 800cbf6:	881a      	ldrh	r2, [r3, #0]
 800cbf8:	f107 0308 	add.w	r3, r7, #8
 800cbfc:	3b04      	subs	r3, #4
 800cbfe:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800cc02:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cc06:	f103 0304 	add.w	r3, r3, #4
 800cc0a:	881b      	ldrh	r3, [r3, #0]
 800cc0c:	b2d1      	uxtb	r1, r2
 800cc0e:	4a12      	ldr	r2, [pc, #72]	; (800cc58 <MAP_makeSuraCmdList+0x2d0>)
 800cc10:	54d1      	strb	r1, [r2, r3]
			
			i++;
 800cc12:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cc16:	f103 0306 	add.w	r3, r3, #6
 800cc1a:	881b      	ldrh	r3, [r3, #0]
 800cc1c:	3301      	adds	r3, #1
 800cc1e:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800cc22:	f102 0206 	add.w	r2, r2, #6
 800cc26:	8013      	strh	r3, [r2, #0]
			j++;
 800cc28:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cc2c:	f103 0304 	add.w	r3, r3, #4
 800cc30:	881b      	ldrh	r3, [r3, #0]
 800cc32:	3301      	adds	r3, #1
 800cc34:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800cc38:	f102 0204 	add.w	r2, r2, #4
 800cc3c:	8013      	strh	r3, [r2, #0]
		if( dcom_temp[i+1] == CEND ){
 800cc3e:	e7a0      	b.n	800cb82 <MAP_makeSuraCmdList+0x1fa>
		}
	}
}
 800cc40:	bf00      	nop
 800cc42:	f507 5700 	add.w	r7, r7, #8192	; 0x2000
 800cc46:	370c      	adds	r7, #12
 800cc48:	46bd      	mov	sp, r7
 800cc4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc4e:	4770      	bx	lr
 800cc50:	20005efc 	.word	0x20005efc
 800cc54:	20008fb8 	.word	0x20008fb8
 800cc58:	20006f04 	.word	0x20006f04

0800cc5c <MAP_makeSkewCmdList>:

void MAP_makeSkewCmdList( void )
{
 800cc5c:	b480      	push	{r7}
 800cc5e:	f5ad 5d00 	sub.w	sp, sp, #8192	; 0x2000
 800cc62:	b087      	sub	sp, #28
 800cc64:	af00      	add	r7, sp, #0
	uint16_t	scom_temp[4096];			// MR}hXg
	uint16_t	i;							// roop
	uint16_t	c1, c2, c3, c4;				// vZp
	uint16_t	x;
	uint16_t	ct_n=0, ct_st=0;
 800cc66:	2300      	movs	r3, #0
 800cc68:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800cc6c:	f102 0212 	add.w	r2, r2, #18
 800cc70:	8013      	strh	r3, [r2, #0]
 800cc72:	2300      	movs	r3, #0
 800cc74:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800cc78:	f102 0210 	add.w	r2, r2, #16
 800cc7c:	8013      	strh	r3, [r2, #0]
	uint16_t	flag = 3;					//	spobt@  0:R}h@1:  2:S135N  N135S  3:i
 800cc7e:	2303      	movs	r3, #3
 800cc80:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800cc84:	f102 020e 	add.w	r2, r2, #14
 800cc88:	8013      	strh	r3, [r2, #0]
	
	/* nMR}hRs[ */
	for( i=0; i<us_totalCmd; i++ )
 800cc8a:	2300      	movs	r3, #0
 800cc8c:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800cc90:	f102 0216 	add.w	r2, r2, #22
 800cc94:	8013      	strh	r3, [r2, #0]
 800cc96:	e01c      	b.n	800ccd2 <MAP_makeSkewCmdList+0x76>
	{
		scom_temp[i] = scom[i];
 800cc98:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cc9c:	f103 0316 	add.w	r3, r3, #22
 800cca0:	881b      	ldrh	r3, [r3, #0]
 800cca2:	4ac7      	ldr	r2, [pc, #796]	; (800cfc0 <MAP_makeSkewCmdList+0x364>)
 800cca4:	5cd3      	ldrb	r3, [r2, r3]
 800cca6:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800ccaa:	f102 0216 	add.w	r2, r2, #22
 800ccae:	8812      	ldrh	r2, [r2, #0]
 800ccb0:	b299      	uxth	r1, r3
 800ccb2:	f107 0318 	add.w	r3, r7, #24
 800ccb6:	3b14      	subs	r3, #20
 800ccb8:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
	for( i=0; i<us_totalCmd; i++ )
 800ccbc:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ccc0:	f103 0316 	add.w	r3, r3, #22
 800ccc4:	881b      	ldrh	r3, [r3, #0]
 800ccc6:	3301      	adds	r3, #1
 800ccc8:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800cccc:	f102 0216 	add.w	r2, r2, #22
 800ccd0:	8013      	strh	r3, [r2, #0]
 800ccd2:	4bbc      	ldr	r3, [pc, #752]	; (800cfc4 <MAP_makeSkewCmdList+0x368>)
 800ccd4:	881b      	ldrh	r3, [r3, #0]
 800ccd6:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800ccda:	f102 0216 	add.w	r2, r2, #22
 800ccde:	8812      	ldrh	r2, [r2, #0]
 800cce0:	429a      	cmp	r2, r3
 800cce2:	d3d9      	bcc.n	800cc98 <MAP_makeSkewCmdList+0x3c>
	}

	i=0;
 800cce4:	2300      	movs	r3, #0
 800cce6:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800ccea:	f102 0216 	add.w	r2, r2, #22
 800ccee:	8013      	strh	r3, [r2, #0]

	/* zR}h`FbN */
	while(1)
	{
		c1 = scom_temp[ct_st];
 800ccf0:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ccf4:	f103 0310 	add.w	r3, r3, #16
 800ccf8:	881a      	ldrh	r2, [r3, #0]
 800ccfa:	f107 0318 	add.w	r3, r7, #24
 800ccfe:	3b14      	subs	r3, #20
 800cd00:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800cd04:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800cd08:	f102 020c 	add.w	r2, r2, #12
 800cd0c:	8013      	strh	r3, [r2, #0]
		c2 = scom_temp[ct_st+1];
 800cd0e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cd12:	f103 0310 	add.w	r3, r3, #16
 800cd16:	881b      	ldrh	r3, [r3, #0]
 800cd18:	1c5a      	adds	r2, r3, #1
 800cd1a:	f107 0318 	add.w	r3, r7, #24
 800cd1e:	3b14      	subs	r3, #20
 800cd20:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800cd24:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800cd28:	f102 020a 	add.w	r2, r2, #10
 800cd2c:	8013      	strh	r3, [r2, #0]
		c3 = scom_temp[ct_st+2];
 800cd2e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cd32:	f103 0310 	add.w	r3, r3, #16
 800cd36:	881b      	ldrh	r3, [r3, #0]
 800cd38:	1c9a      	adds	r2, r3, #2
 800cd3a:	f107 0318 	add.w	r3, r7, #24
 800cd3e:	3b14      	subs	r3, #20
 800cd40:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800cd44:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800cd48:	f102 0208 	add.w	r2, r2, #8
 800cd4c:	8013      	strh	r3, [r2, #0]
		c4 = scom_temp[ct_st+3];
 800cd4e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cd52:	f103 0310 	add.w	r3, r3, #16
 800cd56:	881b      	ldrh	r3, [r3, #0]
 800cd58:	1cda      	adds	r2, r3, #3
 800cd5a:	f107 0318 	add.w	r3, r7, #24
 800cd5e:	3b14      	subs	r3, #20
 800cd60:	f833 3012 	ldrh.w	r3, [r3, r2, lsl #1]
 800cd64:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800cd68:	f102 0206 	add.w	r2, r2, #6
 800cd6c:	8013      	strh	r3, [r2, #0]

		//	i  E45x  
		if( (c1<=GO32) && (c2==R90S) && (c3==L90S) )
 800cd6e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cd72:	f103 030c 	add.w	r3, r3, #12
 800cd76:	881b      	ldrh	r3, [r3, #0]
 800cd78:	2b20      	cmp	r3, #32
 800cd7a:	f200 808c 	bhi.w	800ce96 <MAP_makeSkewCmdList+0x23a>
 800cd7e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cd82:	f103 030a 	add.w	r3, r3, #10
 800cd86:	881b      	ldrh	r3, [r3, #0]
 800cd88:	2b4c      	cmp	r3, #76	; 0x4c
 800cd8a:	f040 8084 	bne.w	800ce96 <MAP_makeSkewCmdList+0x23a>
 800cd8e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cd92:	f103 0308 	add.w	r3, r3, #8
 800cd96:	881b      	ldrh	r3, [r3, #0]
 800cd98:	2b4d      	cmp	r3, #77	; 0x4d
 800cd9a:	d17c      	bne.n	800ce96 <MAP_makeSkewCmdList+0x23a>
		{
			if((ct_st == 0) && (c1-1 == 0)){
 800cd9c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cda0:	f103 0310 	add.w	r3, r3, #16
 800cda4:	881b      	ldrh	r3, [r3, #0]
 800cda6:	2b00      	cmp	r3, #0
 800cda8:	d130      	bne.n	800ce0c <MAP_makeSkewCmdList+0x1b0>
 800cdaa:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cdae:	f103 030c 	add.w	r3, r3, #12
 800cdb2:	881b      	ldrh	r3, [r3, #0]
 800cdb4:	2b01      	cmp	r3, #1
 800cdb6:	d129      	bne.n	800ce0c <MAP_makeSkewCmdList+0x1b0>
				tcom[ ct_n ] = scom_temp[ct_st];
 800cdb8:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cdbc:	f103 0310 	add.w	r3, r3, #16
 800cdc0:	881a      	ldrh	r2, [r3, #0]
 800cdc2:	f107 0318 	add.w	r3, r7, #24
 800cdc6:	3b14      	subs	r3, #20
 800cdc8:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800cdcc:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cdd0:	f103 0312 	add.w	r3, r3, #18
 800cdd4:	881b      	ldrh	r3, [r3, #0]
 800cdd6:	b2d1      	uxtb	r1, r2
 800cdd8:	4a7b      	ldr	r2, [pc, #492]	; (800cfc8 <MAP_makeSkewCmdList+0x36c>)
 800cdda:	54d1      	strb	r1, [r2, r3]
				ct_st ++;
 800cddc:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cde0:	f103 0310 	add.w	r3, r3, #16
 800cde4:	881b      	ldrh	r3, [r3, #0]
 800cde6:	3301      	adds	r3, #1
 800cde8:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800cdec:	f102 0210 	add.w	r2, r2, #16
 800cdf0:	8013      	strh	r3, [r2, #0]
				ct_n ++;
 800cdf2:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cdf6:	f103 0312 	add.w	r3, r3, #18
 800cdfa:	881b      	ldrh	r3, [r3, #0]
 800cdfc:	3301      	adds	r3, #1
 800cdfe:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800ce02:	f102 0212 	add.w	r2, r2, #18
 800ce06:	8013      	strh	r3, [r2, #0]
			if((ct_st == 0) && (c1-1 == 0)){
 800ce08:	f000 bec5 	b.w	800db96 <MAP_makeSkewCmdList+0xf3a>
			}
			else{
				if( c1-1 != 0 ) tcom[ ct_n++ ] = c1 - 1;		//	OR}h
 800ce0c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ce10:	f103 030c 	add.w	r3, r3, #12
 800ce14:	881b      	ldrh	r3, [r3, #0]
 800ce16:	2b01      	cmp	r3, #1
 800ce18:	d015      	beq.n	800ce46 <MAP_makeSkewCmdList+0x1ea>
 800ce1a:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ce1e:	f103 030c 	add.w	r3, r3, #12
 800ce22:	881b      	ldrh	r3, [r3, #0]
 800ce24:	b2da      	uxtb	r2, r3
 800ce26:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ce2a:	f103 0312 	add.w	r3, r3, #18
 800ce2e:	881b      	ldrh	r3, [r3, #0]
 800ce30:	1c59      	adds	r1, r3, #1
 800ce32:	f507 5000 	add.w	r0, r7, #8192	; 0x2000
 800ce36:	f100 0012 	add.w	r0, r0, #18
 800ce3a:	8001      	strh	r1, [r0, #0]
 800ce3c:	4619      	mov	r1, r3
 800ce3e:	1e53      	subs	r3, r2, #1
 800ce40:	b2da      	uxtb	r2, r3
 800ce42:	4b61      	ldr	r3, [pc, #388]	; (800cfc8 <MAP_makeSkewCmdList+0x36c>)
 800ce44:	545a      	strb	r2, [r3, r1]
				tcom[ ct_n++ ] = RS45N;
 800ce46:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ce4a:	f103 0312 	add.w	r3, r3, #18
 800ce4e:	881b      	ldrh	r3, [r3, #0]
 800ce50:	1c5a      	adds	r2, r3, #1
 800ce52:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800ce56:	f101 0112 	add.w	r1, r1, #18
 800ce5a:	800a      	strh	r2, [r1, #0]
 800ce5c:	461a      	mov	r2, r3
 800ce5e:	4b5a      	ldr	r3, [pc, #360]	; (800cfc8 <MAP_makeSkewCmdList+0x36c>)
 800ce60:	2199      	movs	r1, #153	; 0x99
 800ce62:	5499      	strb	r1, [r3, r2]
				ct_st ++;
 800ce64:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ce68:	f103 0310 	add.w	r3, r3, #16
 800ce6c:	881b      	ldrh	r3, [r3, #0]
 800ce6e:	3301      	adds	r3, #1
 800ce70:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800ce74:	f102 0210 	add.w	r2, r2, #16
 800ce78:	8013      	strh	r3, [r2, #0]

				x = (uint16_t)(NGO1 - 1);		//	[h
 800ce7a:	2351      	movs	r3, #81	; 0x51
 800ce7c:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800ce80:	f102 0214 	add.w	r2, r2, #20
 800ce84:	8013      	strh	r3, [r2, #0]
				flag = 0;
 800ce86:	2300      	movs	r3, #0
 800ce88:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800ce8c:	f102 020e 	add.w	r2, r2, #14
 800ce90:	8013      	strh	r3, [r2, #0]
			if((ct_st == 0) && (c1-1 == 0)){
 800ce92:	f000 be80 	b.w	800db96 <MAP_makeSkewCmdList+0xf3a>
			}
		}
		//	i  45x  
		else if( (c1<=GO32) && (c2==L90S) && (c3==R90S) )
 800ce96:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ce9a:	f103 030c 	add.w	r3, r3, #12
 800ce9e:	881b      	ldrh	r3, [r3, #0]
 800cea0:	2b20      	cmp	r3, #32
 800cea2:	f200 8093 	bhi.w	800cfcc <MAP_makeSkewCmdList+0x370>
 800cea6:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ceaa:	f103 030a 	add.w	r3, r3, #10
 800ceae:	881b      	ldrh	r3, [r3, #0]
 800ceb0:	2b4d      	cmp	r3, #77	; 0x4d
 800ceb2:	f040 808b 	bne.w	800cfcc <MAP_makeSkewCmdList+0x370>
 800ceb6:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ceba:	f103 0308 	add.w	r3, r3, #8
 800cebe:	881b      	ldrh	r3, [r3, #0]
 800cec0:	2b4c      	cmp	r3, #76	; 0x4c
 800cec2:	f040 8083 	bne.w	800cfcc <MAP_makeSkewCmdList+0x370>
		{
			if((ct_st == 0) && (c1-1 == 0)){
 800cec6:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ceca:	f103 0310 	add.w	r3, r3, #16
 800cece:	881b      	ldrh	r3, [r3, #0]
 800ced0:	2b00      	cmp	r3, #0
 800ced2:	d130      	bne.n	800cf36 <MAP_makeSkewCmdList+0x2da>
 800ced4:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800ced8:	f103 030c 	add.w	r3, r3, #12
 800cedc:	881b      	ldrh	r3, [r3, #0]
 800cede:	2b01      	cmp	r3, #1
 800cee0:	d129      	bne.n	800cf36 <MAP_makeSkewCmdList+0x2da>
				tcom[ ct_n ] = scom_temp[ct_st];
 800cee2:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cee6:	f103 0310 	add.w	r3, r3, #16
 800ceea:	881a      	ldrh	r2, [r3, #0]
 800ceec:	f107 0318 	add.w	r3, r7, #24
 800cef0:	3b14      	subs	r3, #20
 800cef2:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800cef6:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cefa:	f103 0312 	add.w	r3, r3, #18
 800cefe:	881b      	ldrh	r3, [r3, #0]
 800cf00:	b2d1      	uxtb	r1, r2
 800cf02:	4a31      	ldr	r2, [pc, #196]	; (800cfc8 <MAP_makeSkewCmdList+0x36c>)
 800cf04:	54d1      	strb	r1, [r2, r3]
				ct_st ++;
 800cf06:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cf0a:	f103 0310 	add.w	r3, r3, #16
 800cf0e:	881b      	ldrh	r3, [r3, #0]
 800cf10:	3301      	adds	r3, #1
 800cf12:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800cf16:	f102 0210 	add.w	r2, r2, #16
 800cf1a:	8013      	strh	r3, [r2, #0]
				ct_n ++;
 800cf1c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cf20:	f103 0312 	add.w	r3, r3, #18
 800cf24:	881b      	ldrh	r3, [r3, #0]
 800cf26:	3301      	adds	r3, #1
 800cf28:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800cf2c:	f102 0212 	add.w	r2, r2, #18
 800cf30:	8013      	strh	r3, [r2, #0]
			if((ct_st == 0) && (c1-1 == 0)){
 800cf32:	f000 be30 	b.w	800db96 <MAP_makeSkewCmdList+0xf3a>
			}
			else{
				if( c1-1 != 0 ) tcom[ ct_n++ ] = c1 - 1;		//	OR}h
 800cf36:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cf3a:	f103 030c 	add.w	r3, r3, #12
 800cf3e:	881b      	ldrh	r3, [r3, #0]
 800cf40:	2b01      	cmp	r3, #1
 800cf42:	d015      	beq.n	800cf70 <MAP_makeSkewCmdList+0x314>
 800cf44:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cf48:	f103 030c 	add.w	r3, r3, #12
 800cf4c:	881b      	ldrh	r3, [r3, #0]
 800cf4e:	b2da      	uxtb	r2, r3
 800cf50:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cf54:	f103 0312 	add.w	r3, r3, #18
 800cf58:	881b      	ldrh	r3, [r3, #0]
 800cf5a:	1c59      	adds	r1, r3, #1
 800cf5c:	f507 5000 	add.w	r0, r7, #8192	; 0x2000
 800cf60:	f100 0012 	add.w	r0, r0, #18
 800cf64:	8001      	strh	r1, [r0, #0]
 800cf66:	4619      	mov	r1, r3
 800cf68:	1e53      	subs	r3, r2, #1
 800cf6a:	b2da      	uxtb	r2, r3
 800cf6c:	4b16      	ldr	r3, [pc, #88]	; (800cfc8 <MAP_makeSkewCmdList+0x36c>)
 800cf6e:	545a      	strb	r2, [r3, r1]
				tcom[ ct_n++ ] = LS45N;
 800cf70:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cf74:	f103 0312 	add.w	r3, r3, #18
 800cf78:	881b      	ldrh	r3, [r3, #0]
 800cf7a:	1c5a      	adds	r2, r3, #1
 800cf7c:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800cf80:	f101 0112 	add.w	r1, r1, #18
 800cf84:	800a      	strh	r2, [r1, #0]
 800cf86:	461a      	mov	r2, r3
 800cf88:	4b0f      	ldr	r3, [pc, #60]	; (800cfc8 <MAP_makeSkewCmdList+0x36c>)
 800cf8a:	219a      	movs	r1, #154	; 0x9a
 800cf8c:	5499      	strb	r1, [r3, r2]
				ct_st ++;
 800cf8e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cf92:	f103 0310 	add.w	r3, r3, #16
 800cf96:	881b      	ldrh	r3, [r3, #0]
 800cf98:	3301      	adds	r3, #1
 800cf9a:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800cf9e:	f102 0210 	add.w	r2, r2, #16
 800cfa2:	8013      	strh	r3, [r2, #0]

				x = (uint16_t)(NGO1 - 1);		//	[h
 800cfa4:	2351      	movs	r3, #81	; 0x51
 800cfa6:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800cfaa:	f102 0214 	add.w	r2, r2, #20
 800cfae:	8013      	strh	r3, [r2, #0]
				flag = 0;
 800cfb0:	2300      	movs	r3, #0
 800cfb2:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800cfb6:	f102 020e 	add.w	r2, r2, #14
 800cfba:	8013      	strh	r3, [r2, #0]
			if((ct_st == 0) && (c1-1 == 0)){
 800cfbc:	f000 bdeb 	b.w	800db96 <MAP_makeSkewCmdList+0xf3a>
 800cfc0:	20006f04 	.word	0x20006f04
 800cfc4:	20008fb8 	.word	0x20008fb8
 800cfc8:	20007f40 	.word	0x20007f40
			}
		}

		//	i  E90x  i
		else if( (c1<=GO32) && (c2==R90S) && (c3<=GO32) )
 800cfcc:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cfd0:	f103 030c 	add.w	r3, r3, #12
 800cfd4:	881b      	ldrh	r3, [r3, #0]
 800cfd6:	2b20      	cmp	r3, #32
 800cfd8:	d843      	bhi.n	800d062 <MAP_makeSkewCmdList+0x406>
 800cfda:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cfde:	f103 030a 	add.w	r3, r3, #10
 800cfe2:	881b      	ldrh	r3, [r3, #0]
 800cfe4:	2b4c      	cmp	r3, #76	; 0x4c
 800cfe6:	d13c      	bne.n	800d062 <MAP_makeSkewCmdList+0x406>
 800cfe8:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cfec:	f103 0308 	add.w	r3, r3, #8
 800cff0:	881b      	ldrh	r3, [r3, #0]
 800cff2:	2b20      	cmp	r3, #32
 800cff4:	d835      	bhi.n	800d062 <MAP_makeSkewCmdList+0x406>
		{
			tcom[ ct_n++ ] = c1;
 800cff6:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800cffa:	f103 0312 	add.w	r3, r3, #18
 800cffe:	881b      	ldrh	r3, [r3, #0]
 800d000:	1c5a      	adds	r2, r3, #1
 800d002:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d006:	f101 0112 	add.w	r1, r1, #18
 800d00a:	800a      	strh	r2, [r1, #0]
 800d00c:	461a      	mov	r2, r3
 800d00e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d012:	f103 030c 	add.w	r3, r3, #12
 800d016:	881b      	ldrh	r3, [r3, #0]
 800d018:	b2d9      	uxtb	r1, r3
 800d01a:	4bc0      	ldr	r3, [pc, #768]	; (800d31c <MAP_makeSkewCmdList+0x6c0>)
 800d01c:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = R90S;
 800d01e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d022:	f103 0312 	add.w	r3, r3, #18
 800d026:	881b      	ldrh	r3, [r3, #0]
 800d028:	1c5a      	adds	r2, r3, #1
 800d02a:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d02e:	f101 0112 	add.w	r1, r1, #18
 800d032:	800a      	strh	r2, [r1, #0]
 800d034:	461a      	mov	r2, r3
 800d036:	4bb9      	ldr	r3, [pc, #740]	; (800d31c <MAP_makeSkewCmdList+0x6c0>)
 800d038:	214c      	movs	r1, #76	; 0x4c
 800d03a:	5499      	strb	r1, [r3, r2]
			ct_st += 2;
 800d03c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d040:	f103 0310 	add.w	r3, r3, #16
 800d044:	881b      	ldrh	r3, [r3, #0]
 800d046:	3302      	adds	r3, #2
 800d048:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d04c:	f102 0210 	add.w	r2, r2, #16
 800d050:	8013      	strh	r3, [r2, #0]
			flag = 3;		//	i
 800d052:	2303      	movs	r3, #3
 800d054:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d058:	f102 020e 	add.w	r2, r2, #14
 800d05c:	8013      	strh	r3, [r2, #0]
 800d05e:	f000 bd9a 	b.w	800db96 <MAP_makeSkewCmdList+0xf3a>
		}
		//	i  90x  i
		else if( (c1<=GO32) && (c2==L90S) && (c3<=GO32) )
 800d062:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d066:	f103 030c 	add.w	r3, r3, #12
 800d06a:	881b      	ldrh	r3, [r3, #0]
 800d06c:	2b20      	cmp	r3, #32
 800d06e:	d843      	bhi.n	800d0f8 <MAP_makeSkewCmdList+0x49c>
 800d070:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d074:	f103 030a 	add.w	r3, r3, #10
 800d078:	881b      	ldrh	r3, [r3, #0]
 800d07a:	2b4d      	cmp	r3, #77	; 0x4d
 800d07c:	d13c      	bne.n	800d0f8 <MAP_makeSkewCmdList+0x49c>
 800d07e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d082:	f103 0308 	add.w	r3, r3, #8
 800d086:	881b      	ldrh	r3, [r3, #0]
 800d088:	2b20      	cmp	r3, #32
 800d08a:	d835      	bhi.n	800d0f8 <MAP_makeSkewCmdList+0x49c>
		{
			tcom[ ct_n++ ] = c1;
 800d08c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d090:	f103 0312 	add.w	r3, r3, #18
 800d094:	881b      	ldrh	r3, [r3, #0]
 800d096:	1c5a      	adds	r2, r3, #1
 800d098:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d09c:	f101 0112 	add.w	r1, r1, #18
 800d0a0:	800a      	strh	r2, [r1, #0]
 800d0a2:	461a      	mov	r2, r3
 800d0a4:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d0a8:	f103 030c 	add.w	r3, r3, #12
 800d0ac:	881b      	ldrh	r3, [r3, #0]
 800d0ae:	b2d9      	uxtb	r1, r3
 800d0b0:	4b9a      	ldr	r3, [pc, #616]	; (800d31c <MAP_makeSkewCmdList+0x6c0>)
 800d0b2:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = L90S;
 800d0b4:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d0b8:	f103 0312 	add.w	r3, r3, #18
 800d0bc:	881b      	ldrh	r3, [r3, #0]
 800d0be:	1c5a      	adds	r2, r3, #1
 800d0c0:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d0c4:	f101 0112 	add.w	r1, r1, #18
 800d0c8:	800a      	strh	r2, [r1, #0]
 800d0ca:	461a      	mov	r2, r3
 800d0cc:	4b93      	ldr	r3, [pc, #588]	; (800d31c <MAP_makeSkewCmdList+0x6c0>)
 800d0ce:	214d      	movs	r1, #77	; 0x4d
 800d0d0:	5499      	strb	r1, [r3, r2]
			ct_st += 2;
 800d0d2:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d0d6:	f103 0310 	add.w	r3, r3, #16
 800d0da:	881b      	ldrh	r3, [r3, #0]
 800d0dc:	3302      	adds	r3, #2
 800d0de:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d0e2:	f102 0210 	add.w	r2, r2, #16
 800d0e6:	8013      	strh	r3, [r2, #0]
			flag = 3;		//	i
 800d0e8:	2303      	movs	r3, #3
 800d0ea:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d0ee:	f102 020e 	add.w	r2, r2, #14
 800d0f2:	8013      	strh	r3, [r2, #0]
 800d0f4:	f000 bd4f 	b.w	800db96 <MAP_makeSkewCmdList+0xf3a>
		}
		//	i  E135x  
		else if( (c1<=GO32) && (c2==R90S) && (c3==R90S) && (c4==L90S) )
 800d0f8:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d0fc:	f103 030c 	add.w	r3, r3, #12
 800d100:	881b      	ldrh	r3, [r3, #0]
 800d102:	2b20      	cmp	r3, #32
 800d104:	d850      	bhi.n	800d1a8 <MAP_makeSkewCmdList+0x54c>
 800d106:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d10a:	f103 030a 	add.w	r3, r3, #10
 800d10e:	881b      	ldrh	r3, [r3, #0]
 800d110:	2b4c      	cmp	r3, #76	; 0x4c
 800d112:	d149      	bne.n	800d1a8 <MAP_makeSkewCmdList+0x54c>
 800d114:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d118:	f103 0308 	add.w	r3, r3, #8
 800d11c:	881b      	ldrh	r3, [r3, #0]
 800d11e:	2b4c      	cmp	r3, #76	; 0x4c
 800d120:	d142      	bne.n	800d1a8 <MAP_makeSkewCmdList+0x54c>
 800d122:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d126:	f103 0306 	add.w	r3, r3, #6
 800d12a:	881b      	ldrh	r3, [r3, #0]
 800d12c:	2b4d      	cmp	r3, #77	; 0x4d
 800d12e:	d13b      	bne.n	800d1a8 <MAP_makeSkewCmdList+0x54c>
		{
			tcom[ ct_n++ ] = c1;
 800d130:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d134:	f103 0312 	add.w	r3, r3, #18
 800d138:	881b      	ldrh	r3, [r3, #0]
 800d13a:	1c5a      	adds	r2, r3, #1
 800d13c:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d140:	f101 0112 	add.w	r1, r1, #18
 800d144:	800a      	strh	r2, [r1, #0]
 800d146:	461a      	mov	r2, r3
 800d148:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d14c:	f103 030c 	add.w	r3, r3, #12
 800d150:	881b      	ldrh	r3, [r3, #0]
 800d152:	b2d9      	uxtb	r1, r3
 800d154:	4b71      	ldr	r3, [pc, #452]	; (800d31c <MAP_makeSkewCmdList+0x6c0>)
 800d156:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = RS135N;
 800d158:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d15c:	f103 0312 	add.w	r3, r3, #18
 800d160:	881b      	ldrh	r3, [r3, #0]
 800d162:	1c5a      	adds	r2, r3, #1
 800d164:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d168:	f101 0112 	add.w	r1, r1, #18
 800d16c:	800a      	strh	r2, [r1, #0]
 800d16e:	461a      	mov	r2, r3
 800d170:	4b6a      	ldr	r3, [pc, #424]	; (800d31c <MAP_makeSkewCmdList+0x6c0>)
 800d172:	219b      	movs	r1, #155	; 0x9b
 800d174:	5499      	strb	r1, [r3, r2]
			ct_st += 2;
 800d176:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d17a:	f103 0310 	add.w	r3, r3, #16
 800d17e:	881b      	ldrh	r3, [r3, #0]
 800d180:	3302      	adds	r3, #2
 800d182:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d186:	f102 0210 	add.w	r2, r2, #16
 800d18a:	8013      	strh	r3, [r2, #0]

			x = (uint16_t)(NGO1 - 1);		//	[h
 800d18c:	2351      	movs	r3, #81	; 0x51
 800d18e:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d192:	f102 0214 	add.w	r2, r2, #20
 800d196:	8013      	strh	r3, [r2, #0]
			flag = 2;
 800d198:	2302      	movs	r3, #2
 800d19a:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d19e:	f102 020e 	add.w	r2, r2, #14
 800d1a2:	8013      	strh	r3, [r2, #0]
 800d1a4:	f000 bcf7 	b.w	800db96 <MAP_makeSkewCmdList+0xf3a>
		}
		//	i  135x  
		else if( (c1<=GO32) && (c2==L90S) && (c3==L90S) && (c4==R90S) )
 800d1a8:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d1ac:	f103 030c 	add.w	r3, r3, #12
 800d1b0:	881b      	ldrh	r3, [r3, #0]
 800d1b2:	2b20      	cmp	r3, #32
 800d1b4:	d850      	bhi.n	800d258 <MAP_makeSkewCmdList+0x5fc>
 800d1b6:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d1ba:	f103 030a 	add.w	r3, r3, #10
 800d1be:	881b      	ldrh	r3, [r3, #0]
 800d1c0:	2b4d      	cmp	r3, #77	; 0x4d
 800d1c2:	d149      	bne.n	800d258 <MAP_makeSkewCmdList+0x5fc>
 800d1c4:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d1c8:	f103 0308 	add.w	r3, r3, #8
 800d1cc:	881b      	ldrh	r3, [r3, #0]
 800d1ce:	2b4d      	cmp	r3, #77	; 0x4d
 800d1d0:	d142      	bne.n	800d258 <MAP_makeSkewCmdList+0x5fc>
 800d1d2:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d1d6:	f103 0306 	add.w	r3, r3, #6
 800d1da:	881b      	ldrh	r3, [r3, #0]
 800d1dc:	2b4c      	cmp	r3, #76	; 0x4c
 800d1de:	d13b      	bne.n	800d258 <MAP_makeSkewCmdList+0x5fc>
		{
			tcom[ ct_n++ ] = c1;
 800d1e0:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d1e4:	f103 0312 	add.w	r3, r3, #18
 800d1e8:	881b      	ldrh	r3, [r3, #0]
 800d1ea:	1c5a      	adds	r2, r3, #1
 800d1ec:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d1f0:	f101 0112 	add.w	r1, r1, #18
 800d1f4:	800a      	strh	r2, [r1, #0]
 800d1f6:	461a      	mov	r2, r3
 800d1f8:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d1fc:	f103 030c 	add.w	r3, r3, #12
 800d200:	881b      	ldrh	r3, [r3, #0]
 800d202:	b2d9      	uxtb	r1, r3
 800d204:	4b45      	ldr	r3, [pc, #276]	; (800d31c <MAP_makeSkewCmdList+0x6c0>)
 800d206:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = LS135N;
 800d208:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d20c:	f103 0312 	add.w	r3, r3, #18
 800d210:	881b      	ldrh	r3, [r3, #0]
 800d212:	1c5a      	adds	r2, r3, #1
 800d214:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d218:	f101 0112 	add.w	r1, r1, #18
 800d21c:	800a      	strh	r2, [r1, #0]
 800d21e:	461a      	mov	r2, r3
 800d220:	4b3e      	ldr	r3, [pc, #248]	; (800d31c <MAP_makeSkewCmdList+0x6c0>)
 800d222:	219c      	movs	r1, #156	; 0x9c
 800d224:	5499      	strb	r1, [r3, r2]
			ct_st += 2;
 800d226:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d22a:	f103 0310 	add.w	r3, r3, #16
 800d22e:	881b      	ldrh	r3, [r3, #0]
 800d230:	3302      	adds	r3, #2
 800d232:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d236:	f102 0210 	add.w	r2, r2, #16
 800d23a:	8013      	strh	r3, [r2, #0]

			x = (uint16_t)(NGO1 - 1);		//	[h
 800d23c:	2351      	movs	r3, #81	; 0x51
 800d23e:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d242:	f102 0214 	add.w	r2, r2, #20
 800d246:	8013      	strh	r3, [r2, #0]
			flag = 2;
 800d248:	2302      	movs	r3, #2
 800d24a:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d24e:	f102 020e 	add.w	r2, r2, #14
 800d252:	8013      	strh	r3, [r2, #0]
 800d254:	f000 bc9f 	b.w	800db96 <MAP_makeSkewCmdList+0xf3a>
		}

		//	i  E180x  i
		else if( (c1<=GO32) && (c2==R90S) && (c3==R90S) && (c4<=GO32) )
 800d258:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d25c:	f103 030c 	add.w	r3, r3, #12
 800d260:	881b      	ldrh	r3, [r3, #0]
 800d262:	2b20      	cmp	r3, #32
 800d264:	d85c      	bhi.n	800d320 <MAP_makeSkewCmdList+0x6c4>
 800d266:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d26a:	f103 030a 	add.w	r3, r3, #10
 800d26e:	881b      	ldrh	r3, [r3, #0]
 800d270:	2b4c      	cmp	r3, #76	; 0x4c
 800d272:	d155      	bne.n	800d320 <MAP_makeSkewCmdList+0x6c4>
 800d274:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d278:	f103 0308 	add.w	r3, r3, #8
 800d27c:	881b      	ldrh	r3, [r3, #0]
 800d27e:	2b4c      	cmp	r3, #76	; 0x4c
 800d280:	d14e      	bne.n	800d320 <MAP_makeSkewCmdList+0x6c4>
 800d282:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d286:	f103 0306 	add.w	r3, r3, #6
 800d28a:	881b      	ldrh	r3, [r3, #0]
 800d28c:	2b20      	cmp	r3, #32
 800d28e:	d847      	bhi.n	800d320 <MAP_makeSkewCmdList+0x6c4>
		{
			tcom[ ct_n++ ] = c1;
 800d290:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d294:	f103 0312 	add.w	r3, r3, #18
 800d298:	881b      	ldrh	r3, [r3, #0]
 800d29a:	1c5a      	adds	r2, r3, #1
 800d29c:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d2a0:	f101 0112 	add.w	r1, r1, #18
 800d2a4:	800a      	strh	r2, [r1, #0]
 800d2a6:	461a      	mov	r2, r3
 800d2a8:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d2ac:	f103 030c 	add.w	r3, r3, #12
 800d2b0:	881b      	ldrh	r3, [r3, #0]
 800d2b2:	b2d9      	uxtb	r1, r3
 800d2b4:	4b19      	ldr	r3, [pc, #100]	; (800d31c <MAP_makeSkewCmdList+0x6c0>)
 800d2b6:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = R90S;
 800d2b8:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d2bc:	f103 0312 	add.w	r3, r3, #18
 800d2c0:	881b      	ldrh	r3, [r3, #0]
 800d2c2:	1c5a      	adds	r2, r3, #1
 800d2c4:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d2c8:	f101 0112 	add.w	r1, r1, #18
 800d2cc:	800a      	strh	r2, [r1, #0]
 800d2ce:	461a      	mov	r2, r3
 800d2d0:	4b12      	ldr	r3, [pc, #72]	; (800d31c <MAP_makeSkewCmdList+0x6c0>)
 800d2d2:	214c      	movs	r1, #76	; 0x4c
 800d2d4:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = R90S;
 800d2d6:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d2da:	f103 0312 	add.w	r3, r3, #18
 800d2de:	881b      	ldrh	r3, [r3, #0]
 800d2e0:	1c5a      	adds	r2, r3, #1
 800d2e2:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d2e6:	f101 0112 	add.w	r1, r1, #18
 800d2ea:	800a      	strh	r2, [r1, #0]
 800d2ec:	461a      	mov	r2, r3
 800d2ee:	4b0b      	ldr	r3, [pc, #44]	; (800d31c <MAP_makeSkewCmdList+0x6c0>)
 800d2f0:	214c      	movs	r1, #76	; 0x4c
 800d2f2:	5499      	strb	r1, [r3, r2]
			ct_st += 3;
 800d2f4:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d2f8:	f103 0310 	add.w	r3, r3, #16
 800d2fc:	881b      	ldrh	r3, [r3, #0]
 800d2fe:	3303      	adds	r3, #3
 800d300:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d304:	f102 0210 	add.w	r2, r2, #16
 800d308:	8013      	strh	r3, [r2, #0]
			flag = 3;		//	i
 800d30a:	2303      	movs	r3, #3
 800d30c:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d310:	f102 020e 	add.w	r2, r2, #14
 800d314:	8013      	strh	r3, [r2, #0]
 800d316:	f000 bc3e 	b.w	800db96 <MAP_makeSkewCmdList+0xf3a>
 800d31a:	bf00      	nop
 800d31c:	20007f40 	.word	0x20007f40
		}
		//	i  180x  i
		else if( (c1<=GO32) && (c2==L90S) && (c2==L90S) && (c4<=GO32) )
 800d320:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d324:	f103 030c 	add.w	r3, r3, #12
 800d328:	881b      	ldrh	r3, [r3, #0]
 800d32a:	2b20      	cmp	r3, #32
 800d32c:	d858      	bhi.n	800d3e0 <MAP_makeSkewCmdList+0x784>
 800d32e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d332:	f103 030a 	add.w	r3, r3, #10
 800d336:	881b      	ldrh	r3, [r3, #0]
 800d338:	2b4d      	cmp	r3, #77	; 0x4d
 800d33a:	d151      	bne.n	800d3e0 <MAP_makeSkewCmdList+0x784>
 800d33c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d340:	f103 030a 	add.w	r3, r3, #10
 800d344:	881b      	ldrh	r3, [r3, #0]
 800d346:	2b4d      	cmp	r3, #77	; 0x4d
 800d348:	d14a      	bne.n	800d3e0 <MAP_makeSkewCmdList+0x784>
 800d34a:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d34e:	f103 0306 	add.w	r3, r3, #6
 800d352:	881b      	ldrh	r3, [r3, #0]
 800d354:	2b20      	cmp	r3, #32
 800d356:	d843      	bhi.n	800d3e0 <MAP_makeSkewCmdList+0x784>
		{
			tcom[ ct_n++ ] = c1;
 800d358:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d35c:	f103 0312 	add.w	r3, r3, #18
 800d360:	881b      	ldrh	r3, [r3, #0]
 800d362:	1c5a      	adds	r2, r3, #1
 800d364:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d368:	f101 0112 	add.w	r1, r1, #18
 800d36c:	800a      	strh	r2, [r1, #0]
 800d36e:	461a      	mov	r2, r3
 800d370:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d374:	f103 030c 	add.w	r3, r3, #12
 800d378:	881b      	ldrh	r3, [r3, #0]
 800d37a:	b2d9      	uxtb	r1, r3
 800d37c:	4bc7      	ldr	r3, [pc, #796]	; (800d69c <MAP_makeSkewCmdList+0xa40>)
 800d37e:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = L90S;
 800d380:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d384:	f103 0312 	add.w	r3, r3, #18
 800d388:	881b      	ldrh	r3, [r3, #0]
 800d38a:	1c5a      	adds	r2, r3, #1
 800d38c:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d390:	f101 0112 	add.w	r1, r1, #18
 800d394:	800a      	strh	r2, [r1, #0]
 800d396:	461a      	mov	r2, r3
 800d398:	4bc0      	ldr	r3, [pc, #768]	; (800d69c <MAP_makeSkewCmdList+0xa40>)
 800d39a:	214d      	movs	r1, #77	; 0x4d
 800d39c:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = L90S;
 800d39e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d3a2:	f103 0312 	add.w	r3, r3, #18
 800d3a6:	881b      	ldrh	r3, [r3, #0]
 800d3a8:	1c5a      	adds	r2, r3, #1
 800d3aa:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d3ae:	f101 0112 	add.w	r1, r1, #18
 800d3b2:	800a      	strh	r2, [r1, #0]
 800d3b4:	461a      	mov	r2, r3
 800d3b6:	4bb9      	ldr	r3, [pc, #740]	; (800d69c <MAP_makeSkewCmdList+0xa40>)
 800d3b8:	214d      	movs	r1, #77	; 0x4d
 800d3ba:	5499      	strb	r1, [r3, r2]
			ct_st += 3;
 800d3bc:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d3c0:	f103 0310 	add.w	r3, r3, #16
 800d3c4:	881b      	ldrh	r3, [r3, #0]
 800d3c6:	3303      	adds	r3, #3
 800d3c8:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d3cc:	f102 0210 	add.w	r2, r2, #16
 800d3d0:	8013      	strh	r3, [r2, #0]
			flag = 3;		//	i
 800d3d2:	2303      	movs	r3, #3
 800d3d4:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d3d8:	f102 020e 	add.w	r2, r2, #14
 800d3dc:	8013      	strh	r3, [r2, #0]
 800d3de:	e3da      	b.n	800db96 <MAP_makeSkewCmdList+0xf3a>
		}

		//	  E45x  i
		else if( (c1==R90S) && (c2<=GO32)  && (flag != 3 ) )
 800d3e0:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d3e4:	f103 030c 	add.w	r3, r3, #12
 800d3e8:	881b      	ldrh	r3, [r3, #0]
 800d3ea:	2b4c      	cmp	r3, #76	; 0x4c
 800d3ec:	d15b      	bne.n	800d4a6 <MAP_makeSkewCmdList+0x84a>
 800d3ee:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d3f2:	f103 030a 	add.w	r3, r3, #10
 800d3f6:	881b      	ldrh	r3, [r3, #0]
 800d3f8:	2b20      	cmp	r3, #32
 800d3fa:	d854      	bhi.n	800d4a6 <MAP_makeSkewCmdList+0x84a>
 800d3fc:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d400:	f103 030e 	add.w	r3, r3, #14
 800d404:	881b      	ldrh	r3, [r3, #0]
 800d406:	2b03      	cmp	r3, #3
 800d408:	d04d      	beq.n	800d4a6 <MAP_makeSkewCmdList+0x84a>
		{
			if( flag==1 ) tcom[ ct_n++ ] = x;
 800d40a:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d40e:	f103 030e 	add.w	r3, r3, #14
 800d412:	881b      	ldrh	r3, [r3, #0]
 800d414:	2b01      	cmp	r3, #1
 800d416:	d113      	bne.n	800d440 <MAP_makeSkewCmdList+0x7e4>
 800d418:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d41c:	f103 0312 	add.w	r3, r3, #18
 800d420:	881b      	ldrh	r3, [r3, #0]
 800d422:	1c5a      	adds	r2, r3, #1
 800d424:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d428:	f101 0112 	add.w	r1, r1, #18
 800d42c:	800a      	strh	r2, [r1, #0]
 800d42e:	461a      	mov	r2, r3
 800d430:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d434:	f103 0314 	add.w	r3, r3, #20
 800d438:	881b      	ldrh	r3, [r3, #0]
 800d43a:	b2d9      	uxtb	r1, r3
 800d43c:	4b97      	ldr	r3, [pc, #604]	; (800d69c <MAP_makeSkewCmdList+0xa40>)
 800d43e:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = RN45S;
 800d440:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d444:	f103 0312 	add.w	r3, r3, #18
 800d448:	881b      	ldrh	r3, [r3, #0]
 800d44a:	1c5a      	adds	r2, r3, #1
 800d44c:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d450:	f101 0112 	add.w	r1, r1, #18
 800d454:	800a      	strh	r2, [r1, #0]
 800d456:	461a      	mov	r2, r3
 800d458:	4b90      	ldr	r3, [pc, #576]	; (800d69c <MAP_makeSkewCmdList+0xa40>)
 800d45a:	219d      	movs	r1, #157	; 0x9d
 800d45c:	5499      	strb	r1, [r3, r2]
			scom_temp[ct_st+1] = c2 - 1;		//	1
 800d45e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d462:	f103 0310 	add.w	r3, r3, #16
 800d466:	881b      	ldrh	r3, [r3, #0]
 800d468:	1c5a      	adds	r2, r3, #1
 800d46a:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d46e:	f103 030a 	add.w	r3, r3, #10
 800d472:	881b      	ldrh	r3, [r3, #0]
 800d474:	3b01      	subs	r3, #1
 800d476:	b299      	uxth	r1, r3
 800d478:	f107 0318 	add.w	r3, r7, #24
 800d47c:	3b14      	subs	r3, #20
 800d47e:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			ct_st ++;
 800d482:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d486:	f103 0310 	add.w	r3, r3, #16
 800d48a:	881b      	ldrh	r3, [r3, #0]
 800d48c:	3301      	adds	r3, #1
 800d48e:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d492:	f102 0210 	add.w	r2, r2, #16
 800d496:	8013      	strh	r3, [r2, #0]
			flag = 3;		//	i
 800d498:	2303      	movs	r3, #3
 800d49a:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d49e:	f102 020e 	add.w	r2, r2, #14
 800d4a2:	8013      	strh	r3, [r2, #0]
 800d4a4:	e377      	b.n	800db96 <MAP_makeSkewCmdList+0xf3a>
		}
		//	  45x  i
		else if( (c1==L90S) && (c2<=GO32)  && (flag != 3 ) )
 800d4a6:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d4aa:	f103 030c 	add.w	r3, r3, #12
 800d4ae:	881b      	ldrh	r3, [r3, #0]
 800d4b0:	2b4d      	cmp	r3, #77	; 0x4d
 800d4b2:	d15b      	bne.n	800d56c <MAP_makeSkewCmdList+0x910>
 800d4b4:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d4b8:	f103 030a 	add.w	r3, r3, #10
 800d4bc:	881b      	ldrh	r3, [r3, #0]
 800d4be:	2b20      	cmp	r3, #32
 800d4c0:	d854      	bhi.n	800d56c <MAP_makeSkewCmdList+0x910>
 800d4c2:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d4c6:	f103 030e 	add.w	r3, r3, #14
 800d4ca:	881b      	ldrh	r3, [r3, #0]
 800d4cc:	2b03      	cmp	r3, #3
 800d4ce:	d04d      	beq.n	800d56c <MAP_makeSkewCmdList+0x910>
		{
			if( flag==1 ) tcom[ ct_n++ ] = x;
 800d4d0:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d4d4:	f103 030e 	add.w	r3, r3, #14
 800d4d8:	881b      	ldrh	r3, [r3, #0]
 800d4da:	2b01      	cmp	r3, #1
 800d4dc:	d113      	bne.n	800d506 <MAP_makeSkewCmdList+0x8aa>
 800d4de:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d4e2:	f103 0312 	add.w	r3, r3, #18
 800d4e6:	881b      	ldrh	r3, [r3, #0]
 800d4e8:	1c5a      	adds	r2, r3, #1
 800d4ea:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d4ee:	f101 0112 	add.w	r1, r1, #18
 800d4f2:	800a      	strh	r2, [r1, #0]
 800d4f4:	461a      	mov	r2, r3
 800d4f6:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d4fa:	f103 0314 	add.w	r3, r3, #20
 800d4fe:	881b      	ldrh	r3, [r3, #0]
 800d500:	b2d9      	uxtb	r1, r3
 800d502:	4b66      	ldr	r3, [pc, #408]	; (800d69c <MAP_makeSkewCmdList+0xa40>)
 800d504:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = LN45S;
 800d506:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d50a:	f103 0312 	add.w	r3, r3, #18
 800d50e:	881b      	ldrh	r3, [r3, #0]
 800d510:	1c5a      	adds	r2, r3, #1
 800d512:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d516:	f101 0112 	add.w	r1, r1, #18
 800d51a:	800a      	strh	r2, [r1, #0]
 800d51c:	461a      	mov	r2, r3
 800d51e:	4b5f      	ldr	r3, [pc, #380]	; (800d69c <MAP_makeSkewCmdList+0xa40>)
 800d520:	219e      	movs	r1, #158	; 0x9e
 800d522:	5499      	strb	r1, [r3, r2]
			scom_temp[ct_st+1] = c2 - 1;		//	1
 800d524:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d528:	f103 0310 	add.w	r3, r3, #16
 800d52c:	881b      	ldrh	r3, [r3, #0]
 800d52e:	1c5a      	adds	r2, r3, #1
 800d530:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d534:	f103 030a 	add.w	r3, r3, #10
 800d538:	881b      	ldrh	r3, [r3, #0]
 800d53a:	3b01      	subs	r3, #1
 800d53c:	b299      	uxth	r1, r3
 800d53e:	f107 0318 	add.w	r3, r7, #24
 800d542:	3b14      	subs	r3, #20
 800d544:	f823 1012 	strh.w	r1, [r3, r2, lsl #1]
			ct_st ++;
 800d548:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d54c:	f103 0310 	add.w	r3, r3, #16
 800d550:	881b      	ldrh	r3, [r3, #0]
 800d552:	3301      	adds	r3, #1
 800d554:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d558:	f102 0210 	add.w	r2, r2, #16
 800d55c:	8013      	strh	r3, [r2, #0]
			flag = 3;		//	i
 800d55e:	2303      	movs	r3, #3
 800d560:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d564:	f102 020e 	add.w	r2, r2, #14
 800d568:	8013      	strh	r3, [r2, #0]
 800d56a:	e314      	b.n	800db96 <MAP_makeSkewCmdList+0xf3a>
		}
		//	  E90x  
		else if( (c1==L90S) && (c2==R90S) && (c3==R90S) && (c4==L90S)  && (flag != 3 ) )
 800d56c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d570:	f103 030c 	add.w	r3, r3, #12
 800d574:	881b      	ldrh	r3, [r3, #0]
 800d576:	2b4d      	cmp	r3, #77	; 0x4d
 800d578:	f040 8092 	bne.w	800d6a0 <MAP_makeSkewCmdList+0xa44>
 800d57c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d580:	f103 030a 	add.w	r3, r3, #10
 800d584:	881b      	ldrh	r3, [r3, #0]
 800d586:	2b4c      	cmp	r3, #76	; 0x4c
 800d588:	f040 808a 	bne.w	800d6a0 <MAP_makeSkewCmdList+0xa44>
 800d58c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d590:	f103 0308 	add.w	r3, r3, #8
 800d594:	881b      	ldrh	r3, [r3, #0]
 800d596:	2b4c      	cmp	r3, #76	; 0x4c
 800d598:	f040 8082 	bne.w	800d6a0 <MAP_makeSkewCmdList+0xa44>
 800d59c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d5a0:	f103 0306 	add.w	r3, r3, #6
 800d5a4:	881b      	ldrh	r3, [r3, #0]
 800d5a6:	2b4d      	cmp	r3, #77	; 0x4d
 800d5a8:	d17a      	bne.n	800d6a0 <MAP_makeSkewCmdList+0xa44>
 800d5aa:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d5ae:	f103 030e 	add.w	r3, r3, #14
 800d5b2:	881b      	ldrh	r3, [r3, #0]
 800d5b4:	2b03      	cmp	r3, #3
 800d5b6:	d073      	beq.n	800d6a0 <MAP_makeSkewCmdList+0xa44>
		{
			if( flag==0 ) tcom[ ct_n++ ] = NGO1;		//	45NRN90N
 800d5b8:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d5bc:	f103 030e 	add.w	r3, r3, #14
 800d5c0:	881b      	ldrh	r3, [r3, #0]
 800d5c2:	2b00      	cmp	r3, #0
 800d5c4:	d10f      	bne.n	800d5e6 <MAP_makeSkewCmdList+0x98a>
 800d5c6:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d5ca:	f103 0312 	add.w	r3, r3, #18
 800d5ce:	881b      	ldrh	r3, [r3, #0]
 800d5d0:	1c5a      	adds	r2, r3, #1
 800d5d2:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d5d6:	f101 0112 	add.w	r1, r1, #18
 800d5da:	800a      	strh	r2, [r1, #0]
 800d5dc:	461a      	mov	r2, r3
 800d5de:	4b2f      	ldr	r3, [pc, #188]	; (800d69c <MAP_makeSkewCmdList+0xa40>)
 800d5e0:	2152      	movs	r1, #82	; 0x52
 800d5e2:	5499      	strb	r1, [r3, r2]
 800d5e4:	e033      	b.n	800d64e <MAP_makeSkewCmdList+0x9f2>
			else if( flag==1 ) tcom[ ct_n++ ] = x+1;
 800d5e6:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d5ea:	f103 030e 	add.w	r3, r3, #14
 800d5ee:	881b      	ldrh	r3, [r3, #0]
 800d5f0:	2b01      	cmp	r3, #1
 800d5f2:	d116      	bne.n	800d622 <MAP_makeSkewCmdList+0x9c6>
 800d5f4:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d5f8:	f103 0314 	add.w	r3, r3, #20
 800d5fc:	881b      	ldrh	r3, [r3, #0]
 800d5fe:	b2da      	uxtb	r2, r3
 800d600:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d604:	f103 0312 	add.w	r3, r3, #18
 800d608:	881b      	ldrh	r3, [r3, #0]
 800d60a:	1c59      	adds	r1, r3, #1
 800d60c:	f507 5000 	add.w	r0, r7, #8192	; 0x2000
 800d610:	f100 0012 	add.w	r0, r0, #18
 800d614:	8001      	strh	r1, [r0, #0]
 800d616:	4619      	mov	r1, r3
 800d618:	1c53      	adds	r3, r2, #1
 800d61a:	b2da      	uxtb	r2, r3
 800d61c:	4b1f      	ldr	r3, [pc, #124]	; (800d69c <MAP_makeSkewCmdList+0xa40>)
 800d61e:	545a      	strb	r2, [r3, r1]
 800d620:	e015      	b.n	800d64e <MAP_makeSkewCmdList+0x9f2>
			else if( flag==2 ) tcom[ ct_n++ ] = NGO1;
 800d622:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d626:	f103 030e 	add.w	r3, r3, #14
 800d62a:	881b      	ldrh	r3, [r3, #0]
 800d62c:	2b02      	cmp	r3, #2
 800d62e:	d10e      	bne.n	800d64e <MAP_makeSkewCmdList+0x9f2>
 800d630:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d634:	f103 0312 	add.w	r3, r3, #18
 800d638:	881b      	ldrh	r3, [r3, #0]
 800d63a:	1c5a      	adds	r2, r3, #1
 800d63c:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d640:	f101 0112 	add.w	r1, r1, #18
 800d644:	800a      	strh	r2, [r1, #0]
 800d646:	461a      	mov	r2, r3
 800d648:	4b14      	ldr	r3, [pc, #80]	; (800d69c <MAP_makeSkewCmdList+0xa40>)
 800d64a:	2152      	movs	r1, #82	; 0x52
 800d64c:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = RN90N;
 800d64e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d652:	f103 0312 	add.w	r3, r3, #18
 800d656:	881b      	ldrh	r3, [r3, #0]
 800d658:	1c5a      	adds	r2, r3, #1
 800d65a:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d65e:	f101 0112 	add.w	r1, r1, #18
 800d662:	800a      	strh	r2, [r1, #0]
 800d664:	461a      	mov	r2, r3
 800d666:	4b0d      	ldr	r3, [pc, #52]	; (800d69c <MAP_makeSkewCmdList+0xa40>)
 800d668:	21a1      	movs	r1, #161	; 0xa1
 800d66a:	5499      	strb	r1, [r3, r2]
			ct_st +=2;
 800d66c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d670:	f103 0310 	add.w	r3, r3, #16
 800d674:	881b      	ldrh	r3, [r3, #0]
 800d676:	3302      	adds	r3, #2
 800d678:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d67c:	f102 0210 	add.w	r2, r2, #16
 800d680:	8013      	strh	r3, [r2, #0]

			x = (uint16_t)(NGO1 - 1);		//	[h
 800d682:	2351      	movs	r3, #81	; 0x51
 800d684:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d688:	f102 0214 	add.w	r2, r2, #20
 800d68c:	8013      	strh	r3, [r2, #0]
			flag = 1;
 800d68e:	2301      	movs	r3, #1
 800d690:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d694:	f102 020e 	add.w	r2, r2, #14
 800d698:	8013      	strh	r3, [r2, #0]
 800d69a:	e27c      	b.n	800db96 <MAP_makeSkewCmdList+0xf3a>
 800d69c:	20007f40 	.word	0x20007f40
		}
		//	  90x  
		else if( (c1==R90S) && (c2==L90S) && (c3==L90S) && (c4==R90S)  && (flag != 3 ) )
 800d6a0:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d6a4:	f103 030c 	add.w	r3, r3, #12
 800d6a8:	881b      	ldrh	r3, [r3, #0]
 800d6aa:	2b4c      	cmp	r3, #76	; 0x4c
 800d6ac:	f040 808f 	bne.w	800d7ce <MAP_makeSkewCmdList+0xb72>
 800d6b0:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d6b4:	f103 030a 	add.w	r3, r3, #10
 800d6b8:	881b      	ldrh	r3, [r3, #0]
 800d6ba:	2b4d      	cmp	r3, #77	; 0x4d
 800d6bc:	f040 8087 	bne.w	800d7ce <MAP_makeSkewCmdList+0xb72>
 800d6c0:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d6c4:	f103 0308 	add.w	r3, r3, #8
 800d6c8:	881b      	ldrh	r3, [r3, #0]
 800d6ca:	2b4d      	cmp	r3, #77	; 0x4d
 800d6cc:	d17f      	bne.n	800d7ce <MAP_makeSkewCmdList+0xb72>
 800d6ce:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d6d2:	f103 0306 	add.w	r3, r3, #6
 800d6d6:	881b      	ldrh	r3, [r3, #0]
 800d6d8:	2b4c      	cmp	r3, #76	; 0x4c
 800d6da:	d178      	bne.n	800d7ce <MAP_makeSkewCmdList+0xb72>
 800d6dc:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d6e0:	f103 030e 	add.w	r3, r3, #14
 800d6e4:	881b      	ldrh	r3, [r3, #0]
 800d6e6:	2b03      	cmp	r3, #3
 800d6e8:	d071      	beq.n	800d7ce <MAP_makeSkewCmdList+0xb72>
		{
			if( flag==0 ) tcom[ ct_n++ ] = NGO1;		//	45NLN90N
 800d6ea:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d6ee:	f103 030e 	add.w	r3, r3, #14
 800d6f2:	881b      	ldrh	r3, [r3, #0]
 800d6f4:	2b00      	cmp	r3, #0
 800d6f6:	d10f      	bne.n	800d718 <MAP_makeSkewCmdList+0xabc>
 800d6f8:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d6fc:	f103 0312 	add.w	r3, r3, #18
 800d700:	881b      	ldrh	r3, [r3, #0]
 800d702:	1c5a      	adds	r2, r3, #1
 800d704:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d708:	f101 0112 	add.w	r1, r1, #18
 800d70c:	800a      	strh	r2, [r1, #0]
 800d70e:	461a      	mov	r2, r3
 800d710:	4bc0      	ldr	r3, [pc, #768]	; (800da14 <MAP_makeSkewCmdList+0xdb8>)
 800d712:	2152      	movs	r1, #82	; 0x52
 800d714:	5499      	strb	r1, [r3, r2]
 800d716:	e033      	b.n	800d780 <MAP_makeSkewCmdList+0xb24>
			else if( flag==1 ) tcom[ ct_n++ ] = x+1;
 800d718:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d71c:	f103 030e 	add.w	r3, r3, #14
 800d720:	881b      	ldrh	r3, [r3, #0]
 800d722:	2b01      	cmp	r3, #1
 800d724:	d116      	bne.n	800d754 <MAP_makeSkewCmdList+0xaf8>
 800d726:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d72a:	f103 0314 	add.w	r3, r3, #20
 800d72e:	881b      	ldrh	r3, [r3, #0]
 800d730:	b2da      	uxtb	r2, r3
 800d732:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d736:	f103 0312 	add.w	r3, r3, #18
 800d73a:	881b      	ldrh	r3, [r3, #0]
 800d73c:	1c59      	adds	r1, r3, #1
 800d73e:	f507 5000 	add.w	r0, r7, #8192	; 0x2000
 800d742:	f100 0012 	add.w	r0, r0, #18
 800d746:	8001      	strh	r1, [r0, #0]
 800d748:	4619      	mov	r1, r3
 800d74a:	1c53      	adds	r3, r2, #1
 800d74c:	b2da      	uxtb	r2, r3
 800d74e:	4bb1      	ldr	r3, [pc, #708]	; (800da14 <MAP_makeSkewCmdList+0xdb8>)
 800d750:	545a      	strb	r2, [r3, r1]
 800d752:	e015      	b.n	800d780 <MAP_makeSkewCmdList+0xb24>
			else if( flag==2 ) tcom[ ct_n++ ] = NGO1;
 800d754:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d758:	f103 030e 	add.w	r3, r3, #14
 800d75c:	881b      	ldrh	r3, [r3, #0]
 800d75e:	2b02      	cmp	r3, #2
 800d760:	d10e      	bne.n	800d780 <MAP_makeSkewCmdList+0xb24>
 800d762:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d766:	f103 0312 	add.w	r3, r3, #18
 800d76a:	881b      	ldrh	r3, [r3, #0]
 800d76c:	1c5a      	adds	r2, r3, #1
 800d76e:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d772:	f101 0112 	add.w	r1, r1, #18
 800d776:	800a      	strh	r2, [r1, #0]
 800d778:	461a      	mov	r2, r3
 800d77a:	4ba6      	ldr	r3, [pc, #664]	; (800da14 <MAP_makeSkewCmdList+0xdb8>)
 800d77c:	2152      	movs	r1, #82	; 0x52
 800d77e:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = LN90N;
 800d780:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d784:	f103 0312 	add.w	r3, r3, #18
 800d788:	881b      	ldrh	r3, [r3, #0]
 800d78a:	1c5a      	adds	r2, r3, #1
 800d78c:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d790:	f101 0112 	add.w	r1, r1, #18
 800d794:	800a      	strh	r2, [r1, #0]
 800d796:	461a      	mov	r2, r3
 800d798:	4b9e      	ldr	r3, [pc, #632]	; (800da14 <MAP_makeSkewCmdList+0xdb8>)
 800d79a:	21a2      	movs	r1, #162	; 0xa2
 800d79c:	5499      	strb	r1, [r3, r2]
			ct_st +=2;
 800d79e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d7a2:	f103 0310 	add.w	r3, r3, #16
 800d7a6:	881b      	ldrh	r3, [r3, #0]
 800d7a8:	3302      	adds	r3, #2
 800d7aa:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d7ae:	f102 0210 	add.w	r2, r2, #16
 800d7b2:	8013      	strh	r3, [r2, #0]

			x = (uint16_t)(NGO1 - 1);		//	[h
 800d7b4:	2351      	movs	r3, #81	; 0x51
 800d7b6:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d7ba:	f102 0214 	add.w	r2, r2, #20
 800d7be:	8013      	strh	r3, [r2, #0]
			flag = 1;
 800d7c0:	2301      	movs	r3, #1
 800d7c2:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d7c6:	f102 020e 	add.w	r2, r2, #14
 800d7ca:	8013      	strh	r3, [r2, #0]
 800d7cc:	e1e3      	b.n	800db96 <MAP_makeSkewCmdList+0xf3a>
		}
		//	  E135x  i
		else if( (c1==L90S) && (c2==R90S) && (c3==R90S) && (c4<=GO32)  && (flag != 3 ) )
 800d7ce:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d7d2:	f103 030c 	add.w	r3, r3, #12
 800d7d6:	881b      	ldrh	r3, [r3, #0]
 800d7d8:	2b4d      	cmp	r3, #77	; 0x4d
 800d7da:	f040 8089 	bne.w	800d8f0 <MAP_makeSkewCmdList+0xc94>
 800d7de:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d7e2:	f103 030a 	add.w	r3, r3, #10
 800d7e6:	881b      	ldrh	r3, [r3, #0]
 800d7e8:	2b4c      	cmp	r3, #76	; 0x4c
 800d7ea:	f040 8081 	bne.w	800d8f0 <MAP_makeSkewCmdList+0xc94>
 800d7ee:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d7f2:	f103 0308 	add.w	r3, r3, #8
 800d7f6:	881b      	ldrh	r3, [r3, #0]
 800d7f8:	2b4c      	cmp	r3, #76	; 0x4c
 800d7fa:	d179      	bne.n	800d8f0 <MAP_makeSkewCmdList+0xc94>
 800d7fc:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d800:	f103 0306 	add.w	r3, r3, #6
 800d804:	881b      	ldrh	r3, [r3, #0]
 800d806:	2b20      	cmp	r3, #32
 800d808:	d872      	bhi.n	800d8f0 <MAP_makeSkewCmdList+0xc94>
 800d80a:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d80e:	f103 030e 	add.w	r3, r3, #14
 800d812:	881b      	ldrh	r3, [r3, #0]
 800d814:	2b03      	cmp	r3, #3
 800d816:	d06b      	beq.n	800d8f0 <MAP_makeSkewCmdList+0xc94>
		{
			if( flag==0 ) tcom[ ct_n++ ] = NGO1;		//	45NLN90N
 800d818:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d81c:	f103 030e 	add.w	r3, r3, #14
 800d820:	881b      	ldrh	r3, [r3, #0]
 800d822:	2b00      	cmp	r3, #0
 800d824:	d10f      	bne.n	800d846 <MAP_makeSkewCmdList+0xbea>
 800d826:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d82a:	f103 0312 	add.w	r3, r3, #18
 800d82e:	881b      	ldrh	r3, [r3, #0]
 800d830:	1c5a      	adds	r2, r3, #1
 800d832:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d836:	f101 0112 	add.w	r1, r1, #18
 800d83a:	800a      	strh	r2, [r1, #0]
 800d83c:	461a      	mov	r2, r3
 800d83e:	4b75      	ldr	r3, [pc, #468]	; (800da14 <MAP_makeSkewCmdList+0xdb8>)
 800d840:	2152      	movs	r1, #82	; 0x52
 800d842:	5499      	strb	r1, [r3, r2]
 800d844:	e033      	b.n	800d8ae <MAP_makeSkewCmdList+0xc52>
			else if( flag==1 ) tcom[ ct_n++ ] = x+1;
 800d846:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d84a:	f103 030e 	add.w	r3, r3, #14
 800d84e:	881b      	ldrh	r3, [r3, #0]
 800d850:	2b01      	cmp	r3, #1
 800d852:	d116      	bne.n	800d882 <MAP_makeSkewCmdList+0xc26>
 800d854:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d858:	f103 0314 	add.w	r3, r3, #20
 800d85c:	881b      	ldrh	r3, [r3, #0]
 800d85e:	b2da      	uxtb	r2, r3
 800d860:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d864:	f103 0312 	add.w	r3, r3, #18
 800d868:	881b      	ldrh	r3, [r3, #0]
 800d86a:	1c59      	adds	r1, r3, #1
 800d86c:	f507 5000 	add.w	r0, r7, #8192	; 0x2000
 800d870:	f100 0012 	add.w	r0, r0, #18
 800d874:	8001      	strh	r1, [r0, #0]
 800d876:	4619      	mov	r1, r3
 800d878:	1c53      	adds	r3, r2, #1
 800d87a:	b2da      	uxtb	r2, r3
 800d87c:	4b65      	ldr	r3, [pc, #404]	; (800da14 <MAP_makeSkewCmdList+0xdb8>)
 800d87e:	545a      	strb	r2, [r3, r1]
 800d880:	e015      	b.n	800d8ae <MAP_makeSkewCmdList+0xc52>
			else if( flag==2 ) tcom[ ct_n++ ] = NGO1;
 800d882:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d886:	f103 030e 	add.w	r3, r3, #14
 800d88a:	881b      	ldrh	r3, [r3, #0]
 800d88c:	2b02      	cmp	r3, #2
 800d88e:	d10e      	bne.n	800d8ae <MAP_makeSkewCmdList+0xc52>
 800d890:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d894:	f103 0312 	add.w	r3, r3, #18
 800d898:	881b      	ldrh	r3, [r3, #0]
 800d89a:	1c5a      	adds	r2, r3, #1
 800d89c:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d8a0:	f101 0112 	add.w	r1, r1, #18
 800d8a4:	800a      	strh	r2, [r1, #0]
 800d8a6:	461a      	mov	r2, r3
 800d8a8:	4b5a      	ldr	r3, [pc, #360]	; (800da14 <MAP_makeSkewCmdList+0xdb8>)
 800d8aa:	2152      	movs	r1, #82	; 0x52
 800d8ac:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = RN135S;
 800d8ae:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d8b2:	f103 0312 	add.w	r3, r3, #18
 800d8b6:	881b      	ldrh	r3, [r3, #0]
 800d8b8:	1c5a      	adds	r2, r3, #1
 800d8ba:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d8be:	f101 0112 	add.w	r1, r1, #18
 800d8c2:	800a      	strh	r2, [r1, #0]
 800d8c4:	461a      	mov	r2, r3
 800d8c6:	4b53      	ldr	r3, [pc, #332]	; (800da14 <MAP_makeSkewCmdList+0xdb8>)
 800d8c8:	219f      	movs	r1, #159	; 0x9f
 800d8ca:	5499      	strb	r1, [r3, r2]
			ct_st += 3;
 800d8cc:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d8d0:	f103 0310 	add.w	r3, r3, #16
 800d8d4:	881b      	ldrh	r3, [r3, #0]
 800d8d6:	3303      	adds	r3, #3
 800d8d8:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d8dc:	f102 0210 	add.w	r2, r2, #16
 800d8e0:	8013      	strh	r3, [r2, #0]
			flag = 3;		//	i
 800d8e2:	2303      	movs	r3, #3
 800d8e4:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d8e8:	f102 020e 	add.w	r2, r2, #14
 800d8ec:	8013      	strh	r3, [r2, #0]
 800d8ee:	e152      	b.n	800db96 <MAP_makeSkewCmdList+0xf3a>
		}
		//	  135x  i
		else if( (c1==R90S) && (c2==L90S) && (c3==L90S) && (c4<=GO32)  && (flag != 3 ) )
 800d8f0:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d8f4:	f103 030c 	add.w	r3, r3, #12
 800d8f8:	881b      	ldrh	r3, [r3, #0]
 800d8fa:	2b4c      	cmp	r3, #76	; 0x4c
 800d8fc:	f040 808c 	bne.w	800da18 <MAP_makeSkewCmdList+0xdbc>
 800d900:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d904:	f103 030a 	add.w	r3, r3, #10
 800d908:	881b      	ldrh	r3, [r3, #0]
 800d90a:	2b4d      	cmp	r3, #77	; 0x4d
 800d90c:	f040 8084 	bne.w	800da18 <MAP_makeSkewCmdList+0xdbc>
 800d910:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d914:	f103 0308 	add.w	r3, r3, #8
 800d918:	881b      	ldrh	r3, [r3, #0]
 800d91a:	2b4d      	cmp	r3, #77	; 0x4d
 800d91c:	d17c      	bne.n	800da18 <MAP_makeSkewCmdList+0xdbc>
 800d91e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d922:	f103 0306 	add.w	r3, r3, #6
 800d926:	881b      	ldrh	r3, [r3, #0]
 800d928:	2b20      	cmp	r3, #32
 800d92a:	d875      	bhi.n	800da18 <MAP_makeSkewCmdList+0xdbc>
 800d92c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d930:	f103 030e 	add.w	r3, r3, #14
 800d934:	881b      	ldrh	r3, [r3, #0]
 800d936:	2b03      	cmp	r3, #3
 800d938:	d06e      	beq.n	800da18 <MAP_makeSkewCmdList+0xdbc>
		{
			if( flag==0 ) tcom[ ct_n++ ] = NGO1;		//	45NLN90N
 800d93a:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d93e:	f103 030e 	add.w	r3, r3, #14
 800d942:	881b      	ldrh	r3, [r3, #0]
 800d944:	2b00      	cmp	r3, #0
 800d946:	d10f      	bne.n	800d968 <MAP_makeSkewCmdList+0xd0c>
 800d948:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d94c:	f103 0312 	add.w	r3, r3, #18
 800d950:	881b      	ldrh	r3, [r3, #0]
 800d952:	1c5a      	adds	r2, r3, #1
 800d954:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d958:	f101 0112 	add.w	r1, r1, #18
 800d95c:	800a      	strh	r2, [r1, #0]
 800d95e:	461a      	mov	r2, r3
 800d960:	4b2c      	ldr	r3, [pc, #176]	; (800da14 <MAP_makeSkewCmdList+0xdb8>)
 800d962:	2152      	movs	r1, #82	; 0x52
 800d964:	5499      	strb	r1, [r3, r2]
 800d966:	e033      	b.n	800d9d0 <MAP_makeSkewCmdList+0xd74>
			else if( flag==1 ) tcom[ ct_n++ ] = x+1;
 800d968:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d96c:	f103 030e 	add.w	r3, r3, #14
 800d970:	881b      	ldrh	r3, [r3, #0]
 800d972:	2b01      	cmp	r3, #1
 800d974:	d116      	bne.n	800d9a4 <MAP_makeSkewCmdList+0xd48>
 800d976:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d97a:	f103 0314 	add.w	r3, r3, #20
 800d97e:	881b      	ldrh	r3, [r3, #0]
 800d980:	b2da      	uxtb	r2, r3
 800d982:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d986:	f103 0312 	add.w	r3, r3, #18
 800d98a:	881b      	ldrh	r3, [r3, #0]
 800d98c:	1c59      	adds	r1, r3, #1
 800d98e:	f507 5000 	add.w	r0, r7, #8192	; 0x2000
 800d992:	f100 0012 	add.w	r0, r0, #18
 800d996:	8001      	strh	r1, [r0, #0]
 800d998:	4619      	mov	r1, r3
 800d99a:	1c53      	adds	r3, r2, #1
 800d99c:	b2da      	uxtb	r2, r3
 800d99e:	4b1d      	ldr	r3, [pc, #116]	; (800da14 <MAP_makeSkewCmdList+0xdb8>)
 800d9a0:	545a      	strb	r2, [r3, r1]
 800d9a2:	e015      	b.n	800d9d0 <MAP_makeSkewCmdList+0xd74>
			else if( flag==2 ) tcom[ ct_n++ ] = NGO1;
 800d9a4:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d9a8:	f103 030e 	add.w	r3, r3, #14
 800d9ac:	881b      	ldrh	r3, [r3, #0]
 800d9ae:	2b02      	cmp	r3, #2
 800d9b0:	d10e      	bne.n	800d9d0 <MAP_makeSkewCmdList+0xd74>
 800d9b2:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d9b6:	f103 0312 	add.w	r3, r3, #18
 800d9ba:	881b      	ldrh	r3, [r3, #0]
 800d9bc:	1c5a      	adds	r2, r3, #1
 800d9be:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d9c2:	f101 0112 	add.w	r1, r1, #18
 800d9c6:	800a      	strh	r2, [r1, #0]
 800d9c8:	461a      	mov	r2, r3
 800d9ca:	4b12      	ldr	r3, [pc, #72]	; (800da14 <MAP_makeSkewCmdList+0xdb8>)
 800d9cc:	2152      	movs	r1, #82	; 0x52
 800d9ce:	5499      	strb	r1, [r3, r2]
			tcom[ ct_n++ ] = LN135S;
 800d9d0:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d9d4:	f103 0312 	add.w	r3, r3, #18
 800d9d8:	881b      	ldrh	r3, [r3, #0]
 800d9da:	1c5a      	adds	r2, r3, #1
 800d9dc:	f507 5100 	add.w	r1, r7, #8192	; 0x2000
 800d9e0:	f101 0112 	add.w	r1, r1, #18
 800d9e4:	800a      	strh	r2, [r1, #0]
 800d9e6:	461a      	mov	r2, r3
 800d9e8:	4b0a      	ldr	r3, [pc, #40]	; (800da14 <MAP_makeSkewCmdList+0xdb8>)
 800d9ea:	21a0      	movs	r1, #160	; 0xa0
 800d9ec:	5499      	strb	r1, [r3, r2]
			ct_st += 3;
 800d9ee:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800d9f2:	f103 0310 	add.w	r3, r3, #16
 800d9f6:	881b      	ldrh	r3, [r3, #0]
 800d9f8:	3303      	adds	r3, #3
 800d9fa:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800d9fe:	f102 0210 	add.w	r2, r2, #16
 800da02:	8013      	strh	r3, [r2, #0]
			flag = 3;		//	i
 800da04:	2303      	movs	r3, #3
 800da06:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800da0a:	f102 020e 	add.w	r2, r2, #14
 800da0e:	8013      	strh	r3, [r2, #0]
 800da10:	e0c1      	b.n	800db96 <MAP_makeSkewCmdList+0xf3a>
 800da12:	bf00      	nop
 800da14:	20007f40 	.word	0x20007f40
		}
		//	  
		else if( (c1==R90S) && (c2==L90S) && ( (c3==R90S) || (c3==L90S) || ( c3<=GO32 ) ) && (flag != 3 ) )
 800da18:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800da1c:	f103 030c 	add.w	r3, r3, #12
 800da20:	881b      	ldrh	r3, [r3, #0]
 800da22:	2b4c      	cmp	r3, #76	; 0x4c
 800da24:	d13f      	bne.n	800daa6 <MAP_makeSkewCmdList+0xe4a>
 800da26:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800da2a:	f103 030a 	add.w	r3, r3, #10
 800da2e:	881b      	ldrh	r3, [r3, #0]
 800da30:	2b4d      	cmp	r3, #77	; 0x4d
 800da32:	d138      	bne.n	800daa6 <MAP_makeSkewCmdList+0xe4a>
 800da34:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800da38:	f103 0308 	add.w	r3, r3, #8
 800da3c:	881b      	ldrh	r3, [r3, #0]
 800da3e:	2b4c      	cmp	r3, #76	; 0x4c
 800da40:	d00d      	beq.n	800da5e <MAP_makeSkewCmdList+0xe02>
 800da42:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800da46:	f103 0308 	add.w	r3, r3, #8
 800da4a:	881b      	ldrh	r3, [r3, #0]
 800da4c:	2b4d      	cmp	r3, #77	; 0x4d
 800da4e:	d006      	beq.n	800da5e <MAP_makeSkewCmdList+0xe02>
 800da50:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800da54:	f103 0308 	add.w	r3, r3, #8
 800da58:	881b      	ldrh	r3, [r3, #0]
 800da5a:	2b20      	cmp	r3, #32
 800da5c:	d823      	bhi.n	800daa6 <MAP_makeSkewCmdList+0xe4a>
 800da5e:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800da62:	f103 030e 	add.w	r3, r3, #14
 800da66:	881b      	ldrh	r3, [r3, #0]
 800da68:	2b03      	cmp	r3, #3
 800da6a:	d01c      	beq.n	800daa6 <MAP_makeSkewCmdList+0xe4a>
		{
			x++;
 800da6c:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800da70:	f103 0314 	add.w	r3, r3, #20
 800da74:	881b      	ldrh	r3, [r3, #0]
 800da76:	3301      	adds	r3, #1
 800da78:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800da7c:	f102 0214 	add.w	r2, r2, #20
 800da80:	8013      	strh	r3, [r2, #0]
			ct_st ++;
 800da82:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800da86:	f103 0310 	add.w	r3, r3, #16
 800da8a:	881b      	ldrh	r3, [r3, #0]
 800da8c:	3301      	adds	r3, #1
 800da8e:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800da92:	f102 0210 	add.w	r2, r2, #16
 800da96:	8013      	strh	r3, [r2, #0]

			flag = 1;		//	sobt@
 800da98:	2301      	movs	r3, #1
 800da9a:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800da9e:	f102 020e 	add.w	r2, r2, #14
 800daa2:	8013      	strh	r3, [r2, #0]
 800daa4:	e077      	b.n	800db96 <MAP_makeSkewCmdList+0xf3a>
		}
		else if( (c1==L90S) && (c2==R90S) && ( (c3==L90S) || (c3==R90S) || ( c3<=GO32 ) ) && (flag != 3 ) )
 800daa6:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800daaa:	f103 030c 	add.w	r3, r3, #12
 800daae:	881b      	ldrh	r3, [r3, #0]
 800dab0:	2b4d      	cmp	r3, #77	; 0x4d
 800dab2:	d13f      	bne.n	800db34 <MAP_makeSkewCmdList+0xed8>
 800dab4:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800dab8:	f103 030a 	add.w	r3, r3, #10
 800dabc:	881b      	ldrh	r3, [r3, #0]
 800dabe:	2b4c      	cmp	r3, #76	; 0x4c
 800dac0:	d138      	bne.n	800db34 <MAP_makeSkewCmdList+0xed8>
 800dac2:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800dac6:	f103 0308 	add.w	r3, r3, #8
 800daca:	881b      	ldrh	r3, [r3, #0]
 800dacc:	2b4d      	cmp	r3, #77	; 0x4d
 800dace:	d00d      	beq.n	800daec <MAP_makeSkewCmdList+0xe90>
 800dad0:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800dad4:	f103 0308 	add.w	r3, r3, #8
 800dad8:	881b      	ldrh	r3, [r3, #0]
 800dada:	2b4c      	cmp	r3, #76	; 0x4c
 800dadc:	d006      	beq.n	800daec <MAP_makeSkewCmdList+0xe90>
 800dade:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800dae2:	f103 0308 	add.w	r3, r3, #8
 800dae6:	881b      	ldrh	r3, [r3, #0]
 800dae8:	2b20      	cmp	r3, #32
 800daea:	d823      	bhi.n	800db34 <MAP_makeSkewCmdList+0xed8>
 800daec:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800daf0:	f103 030e 	add.w	r3, r3, #14
 800daf4:	881b      	ldrh	r3, [r3, #0]
 800daf6:	2b03      	cmp	r3, #3
 800daf8:	d01c      	beq.n	800db34 <MAP_makeSkewCmdList+0xed8>
		{
			//	R}ho
			x++;
 800dafa:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800dafe:	f103 0314 	add.w	r3, r3, #20
 800db02:	881b      	ldrh	r3, [r3, #0]
 800db04:	3301      	adds	r3, #1
 800db06:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800db0a:	f102 0214 	add.w	r2, r2, #20
 800db0e:	8013      	strh	r3, [r2, #0]
			ct_st ++;
 800db10:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800db14:	f103 0310 	add.w	r3, r3, #16
 800db18:	881b      	ldrh	r3, [r3, #0]
 800db1a:	3301      	adds	r3, #1
 800db1c:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800db20:	f102 0210 	add.w	r2, r2, #16
 800db24:	8013      	strh	r3, [r2, #0]

			flag = 1;		//	sobt@
 800db26:	2301      	movs	r3, #1
 800db28:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800db2c:	f102 020e 	add.w	r2, r2, #14
 800db30:	8013      	strh	r3, [r2, #0]
 800db32:	e030      	b.n	800db96 <MAP_makeSkewCmdList+0xf3a>
		}
		else
		{
			tcom[ ct_n ] = scom_temp[ct_st];
 800db34:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800db38:	f103 0310 	add.w	r3, r3, #16
 800db3c:	881a      	ldrh	r2, [r3, #0]
 800db3e:	f107 0318 	add.w	r3, r7, #24
 800db42:	3b14      	subs	r3, #20
 800db44:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 800db48:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800db4c:	f103 0312 	add.w	r3, r3, #18
 800db50:	881b      	ldrh	r3, [r3, #0]
 800db52:	b2d1      	uxtb	r1, r2
 800db54:	4a15      	ldr	r2, [pc, #84]	; (800dbac <MAP_makeSkewCmdList+0xf50>)
 800db56:	54d1      	strb	r1, [r2, r3]
			if( tcom[ ct_n ] == CEND ) break;
 800db58:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800db5c:	f103 0312 	add.w	r3, r3, #18
 800db60:	881b      	ldrh	r3, [r3, #0]
 800db62:	4a12      	ldr	r2, [pc, #72]	; (800dbac <MAP_makeSkewCmdList+0xf50>)
 800db64:	5cd3      	ldrb	r3, [r2, r3]
 800db66:	2bfa      	cmp	r3, #250	; 0xfa
 800db68:	d017      	beq.n	800db9a <MAP_makeSkewCmdList+0xf3e>
			ct_st ++;
 800db6a:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800db6e:	f103 0310 	add.w	r3, r3, #16
 800db72:	881b      	ldrh	r3, [r3, #0]
 800db74:	3301      	adds	r3, #1
 800db76:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800db7a:	f102 0210 	add.w	r2, r2, #16
 800db7e:	8013      	strh	r3, [r2, #0]
			ct_n ++;
 800db80:	f507 5300 	add.w	r3, r7, #8192	; 0x2000
 800db84:	f103 0312 	add.w	r3, r3, #18
 800db88:	881b      	ldrh	r3, [r3, #0]
 800db8a:	3301      	adds	r3, #1
 800db8c:	f507 5200 	add.w	r2, r7, #8192	; 0x2000
 800db90:	f102 0212 	add.w	r2, r2, #18
 800db94:	8013      	strh	r3, [r2, #0]
		c1 = scom_temp[ct_st];
 800db96:	f7ff b8ab 	b.w	800ccf0 <MAP_makeSkewCmdList+0x94>
			if( tcom[ ct_n ] == CEND ) break;
 800db9a:	bf00      	nop
		}
	}
}
 800db9c:	bf00      	nop
 800db9e:	f507 5700 	add.w	r7, r7, #8192	; 0x2000
 800dba2:	371c      	adds	r7, #28
 800dba4:	46bd      	mov	sp, r7
 800dba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800dbaa:	4770      	bx	lr
 800dbac:	20007f40 	.word	0x20007f40

0800dbb0 <MAP_drive>:

void MAP_drive( enMAP_DRIVE_TYPE en_driveType )
{
 800dbb0:	b580      	push	{r7, lr}
 800dbb2:	ed2d 8b02 	vpush	{d8}
 800dbb6:	b084      	sub	sp, #16
 800dbb8:	af00      	add	r7, sp, #0
 800dbba:	4603      	mov	r3, r0
 800dbbc:	71fb      	strb	r3, [r7, #7]
	uint16_t			us_rp = 0;				// u
 800dbbe:	2300      	movs	r3, #0
 800dbc0:	81fb      	strh	r3, [r7, #14]
	enMOT_TURN_CMD 		en_type;
	bool			bl_isWallCut = FALSE;
 800dbc2:	2300      	movs	r3, #0
 800dbc4:	733b      	strb	r3, [r7, #12]
	
	/* M[h*/
	if( en_driveType == MAP_DRIVE_TURN )
 800dbc6:	79fb      	ldrb	r3, [r7, #7]
 800dbc8:	2b00      	cmp	r3, #0
 800dbca:	d15f      	bne.n	800dc8c <MAP_drive+0xdc>
	{
		while(1)
		{
			if ( dcom[us_rp] == CEND  ) break;								//	R}hI
 800dbcc:	89fb      	ldrh	r3, [r7, #14]
 800dbce:	4aac      	ldr	r2, [pc, #688]	; (800de80 <MAP_drive+0x2d0>)
 800dbd0:	5cd3      	ldrb	r3, [r2, r3]
 800dbd2:	2bfa      	cmp	r3, #250	; 0xfa
 800dbd4:	d050      	beq.n	800dc78 <MAP_drive+0xc8>
			
			else if ( dcom[us_rp] == STOP  ){
 800dbd6:	89fb      	ldrh	r3, [r7, #14]
 800dbd8:	4aa9      	ldr	r2, [pc, #676]	; (800de80 <MAP_drive+0x2d0>)
 800dbda:	5cd3      	ldrb	r3, [r2, r3]
 800dbdc:	2b00      	cmp	r3, #0
 800dbde:	d108      	bne.n	800dbf2 <MAP_drive+0x42>
			 	CTRL_stop();			// ~
 800dbe0:	f7f7 fd4c 	bl	800567c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// u[L
 800dbe4:	2000      	movs	r0, #0
 800dbe6:	f7f9 ff61 	bl	8007aac <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// u[L
 800dbea:	2001      	movs	r0, #1
 800dbec:	f7f9 ff5e 	bl	8007aac <DCM_brakeMot>
 800dbf0:	e031      	b.n	800dc56 <MAP_drive+0xa6>
			}
			else if ( ( dcom[us_rp] <=  GO71 ) && ( dcom[us_rp] >=  GO1) )
 800dbf2:	89fb      	ldrh	r3, [r7, #14]
 800dbf4:	4aa2      	ldr	r2, [pc, #648]	; (800de80 <MAP_drive+0x2d0>)
 800dbf6:	5cd3      	ldrb	r3, [r2, r3]
 800dbf8:	2b47      	cmp	r3, #71	; 0x47
 800dbfa:	d816      	bhi.n	800dc2a <MAP_drive+0x7a>
 800dbfc:	89fb      	ldrh	r3, [r7, #14]
 800dbfe:	4aa0      	ldr	r2, [pc, #640]	; (800de80 <MAP_drive+0x2d0>)
 800dc00:	5cd3      	ldrb	r3, [r2, r3]
 800dc02:	2b00      	cmp	r3, #0
 800dc04:	d011      	beq.n	800dc2a <MAP_drive+0x7a>
			{
				MOT_goBlock_FinSpeed( (float)dcom[us_rp]*0.5f, 0 );		// sR}hAOi~
 800dc06:	89fb      	ldrh	r3, [r7, #14]
 800dc08:	4a9d      	ldr	r2, [pc, #628]	; (800de80 <MAP_drive+0x2d0>)
 800dc0a:	5cd3      	ldrb	r3, [r2, r3]
 800dc0c:	ee07 3a90 	vmov	s15, r3
 800dc10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dc14:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800dc18:	ee67 7a87 	vmul.f32	s15, s15, s14
 800dc1c:	eddf 0a99 	vldr	s1, [pc, #612]	; 800de84 <MAP_drive+0x2d4>
 800dc20:	eeb0 0a67 	vmov.f32	s0, s15
 800dc24:	f7fc f920 	bl	8009e68 <MOT_goBlock_FinSpeed>
 800dc28:	e015      	b.n	800dc56 <MAP_drive+0xa6>
			}
			else{
				
				if( dcom[us_rp] == R90 ) en_type = MOT_R90;
 800dc2a:	89fb      	ldrh	r3, [r7, #14]
 800dc2c:	4a94      	ldr	r2, [pc, #592]	; (800de80 <MAP_drive+0x2d0>)
 800dc2e:	5cd3      	ldrb	r3, [r2, r3]
 800dc30:	2b48      	cmp	r3, #72	; 0x48
 800dc32:	d102      	bne.n	800dc3a <MAP_drive+0x8a>
 800dc34:	2300      	movs	r3, #0
 800dc36:	737b      	strb	r3, [r7, #13]
 800dc38:	e001      	b.n	800dc3e <MAP_drive+0x8e>
				else 					 en_type = MOT_L90;
 800dc3a:	2301      	movs	r3, #1
 800dc3c:	737b      	strb	r3, [r7, #13]
				
				LL_mDelay(500);
 800dc3e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800dc42:	f003 ff8f 	bl	8011b64 <LL_mDelay>
				MOT_turn( en_type );		//	
 800dc46:	7b7b      	ldrb	r3, [r7, #13]
 800dc48:	4618      	mov	r0, r3
 800dc4a:	f7fc f9af 	bl	8009fac <MOT_turn>
				LL_mDelay(500);
 800dc4e:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800dc52:	f003 ff87 	bl	8011b64 <LL_mDelay>
			}
			us_rp++;
 800dc56:	89fb      	ldrh	r3, [r7, #14]
 800dc58:	3301      	adds	r3, #1
 800dc5a:	81fb      	strh	r3, [r7, #14]
			
			/* rs\ */
			if( SYS_isOutOfCtrl() == TRUE ){
 800dc5c:	f7f9 fef0 	bl	8007a40 <SYS_isOutOfCtrl>
 800dc60:	4603      	mov	r3, r0
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d0b2      	beq.n	800dbcc <MAP_drive+0x1c>
				CTRL_stop();
 800dc66:	f7f7 fd09 	bl	800567c <CTRL_stop>
				DCM_brakeMot(DCM_R);
 800dc6a:	2000      	movs	r0, #0
 800dc6c:	f7f9 ff1e 	bl	8007aac <DCM_brakeMot>
				DCM_brakeMot(DCM_L);
 800dc70:	2001      	movs	r0, #1
 800dc72:	f7f9 ff1b 	bl	8007aac <DCM_brakeMot>
				break;
 800dc76:	e000      	b.n	800dc7a <MAP_drive+0xca>
			if ( dcom[us_rp] == CEND  ) break;								//	R}hI
 800dc78:	bf00      	nop
			}
			
		}
	 	CTRL_stop();			// ~
 800dc7a:	f7f7 fcff 	bl	800567c <CTRL_stop>
		DCM_brakeMot( DCM_R );		// u[L
 800dc7e:	2000      	movs	r0, #0
 800dc80:	f7f9 ff14 	bl	8007aac <DCM_brakeMot>
		DCM_brakeMot( DCM_L );		// u[L
 800dc84:	2001      	movs	r0, #1
 800dc86:	f7f9 ff11 	bl	8007aac <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// u[L
				break;
			}
		}
	}
}
 800dc8a:	e2c0      	b.n	800e20e <MAP_drive+0x65e>
	else if( en_driveType == MAP_DRIVE_SURA )
 800dc8c:	79fb      	ldrb	r3, [r7, #7]
 800dc8e:	2b01      	cmp	r3, #1
 800dc90:	f040 80b4 	bne.w	800ddfc <MAP_drive+0x24c>
			MAP_refPos( scom[us_rp] );									// sR}hIuXV
 800dc94:	89fb      	ldrh	r3, [r7, #14]
 800dc96:	4a7c      	ldr	r2, [pc, #496]	; (800de88 <MAP_drive+0x2d8>)
 800dc98:	5cd3      	ldrb	r3, [r2, r3]
 800dc9a:	4618      	mov	r0, r3
 800dc9c:	f7fd fc7a 	bl	800b594 <MAP_refPos>
			if ( scom[us_rp] == CEND  ) break;							//	R}hI
 800dca0:	89fb      	ldrh	r3, [r7, #14]
 800dca2:	4a79      	ldr	r2, [pc, #484]	; (800de88 <MAP_drive+0x2d8>)
 800dca4:	5cd3      	ldrb	r3, [r2, r3]
 800dca6:	2bfa      	cmp	r3, #250	; 0xfa
 800dca8:	f000 82a6 	beq.w	800e1f8 <MAP_drive+0x648>
			else if ( scom[us_rp] == STOP  )
 800dcac:	89fb      	ldrh	r3, [r7, #14]
 800dcae:	4a76      	ldr	r2, [pc, #472]	; (800de88 <MAP_drive+0x2d8>)
 800dcb0:	5cd3      	ldrb	r3, [r2, r3]
 800dcb2:	2b00      	cmp	r3, #0
 800dcb4:	d108      	bne.n	800dcc8 <MAP_drive+0x118>
			 	CTRL_stop();			// ~
 800dcb6:	f7f7 fce1 	bl	800567c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// u[L
 800dcba:	2000      	movs	r0, #0
 800dcbc:	f7f9 fef6 	bl	8007aac <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// u[L
 800dcc0:	2001      	movs	r0, #1
 800dcc2:	f7f9 fef3 	bl	8007aac <DCM_brakeMot>
 800dcc6:	e087      	b.n	800ddd8 <MAP_drive+0x228>
			else if ( ( scom[us_rp] <=  GO71 ) && ( scom[us_rp] >=  GO1) )
 800dcc8:	89fb      	ldrh	r3, [r7, #14]
 800dcca:	4a6f      	ldr	r2, [pc, #444]	; (800de88 <MAP_drive+0x2d8>)
 800dccc:	5cd3      	ldrb	r3, [r2, r3]
 800dcce:	2b47      	cmp	r3, #71	; 0x47
 800dcd0:	d867      	bhi.n	800dda2 <MAP_drive+0x1f2>
 800dcd2:	89fb      	ldrh	r3, [r7, #14]
 800dcd4:	4a6c      	ldr	r2, [pc, #432]	; (800de88 <MAP_drive+0x2d8>)
 800dcd6:	5cd3      	ldrb	r3, [r2, r3]
 800dcd8:	2b00      	cmp	r3, #0
 800dcda:	d062      	beq.n	800dda2 <MAP_drive+0x1f2>
				if( scom[us_rp+1] == STOP  ){
 800dcdc:	89fb      	ldrh	r3, [r7, #14]
 800dcde:	3301      	adds	r3, #1
 800dce0:	4a69      	ldr	r2, [pc, #420]	; (800de88 <MAP_drive+0x2d8>)
 800dce2:	5cd3      	ldrb	r3, [r2, r3]
 800dce4:	2b00      	cmp	r3, #0
 800dce6:	d111      	bne.n	800dd0c <MAP_drive+0x15c>
					MOT_goBlock_FinSpeed( (float)scom[us_rp]*0.5f, 0 );						// sR}hAOiiIxj
 800dce8:	89fb      	ldrh	r3, [r7, #14]
 800dcea:	4a67      	ldr	r2, [pc, #412]	; (800de88 <MAP_drive+0x2d8>)
 800dcec:	5cd3      	ldrb	r3, [r2, r3]
 800dcee:	ee07 3a90 	vmov	s15, r3
 800dcf2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dcf6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800dcfa:	ee67 7a87 	vmul.f32	s15, s15, s14
 800dcfe:	eddf 0a61 	vldr	s1, [pc, #388]	; 800de84 <MAP_drive+0x2d4>
 800dd02:	eeb0 0a67 	vmov.f32	s0, s15
 800dd06:	f7fc f8af 	bl	8009e68 <MOT_goBlock_FinSpeed>
				if( scom[us_rp+1] == STOP  ){
 800dd0a:	e065      	b.n	800ddd8 <MAP_drive+0x228>
					if( ( scom[us_rp+1] == R90S )   || ( scom[us_rp+1] == L90S ) ){
 800dd0c:	89fb      	ldrh	r3, [r7, #14]
 800dd0e:	3301      	adds	r3, #1
 800dd10:	4a5d      	ldr	r2, [pc, #372]	; (800de88 <MAP_drive+0x2d8>)
 800dd12:	5cd3      	ldrb	r3, [r2, r3]
 800dd14:	2b4c      	cmp	r3, #76	; 0x4c
 800dd16:	d005      	beq.n	800dd24 <MAP_drive+0x174>
 800dd18:	89fb      	ldrh	r3, [r7, #14]
 800dd1a:	3301      	adds	r3, #1
 800dd1c:	4a5a      	ldr	r2, [pc, #360]	; (800de88 <MAP_drive+0x2d8>)
 800dd1e:	5cd3      	ldrb	r3, [r2, r3]
 800dd20:	2b4d      	cmp	r3, #77	; 0x4d
 800dd22:	d128      	bne.n	800dd76 <MAP_drive+0x1c6>
						bl_isWallCut = MAP_setWallCut( scom[us_rp+1] );		// R[i[Os
 800dd24:	89fb      	ldrh	r3, [r7, #14]
 800dd26:	3301      	adds	r3, #1
 800dd28:	4a57      	ldr	r2, [pc, #348]	; (800de88 <MAP_drive+0x2d8>)
 800dd2a:	5cd3      	ldrb	r3, [r2, r3]
 800dd2c:	4618      	mov	r0, r3
 800dd2e:	f7fd ff41 	bl	800bbb4 <MAP_setWallCut>
 800dd32:	4603      	mov	r3, r0
 800dd34:	733b      	strb	r3, [r7, #12]
						if( bl_isWallCut == TRUE ){
 800dd36:	7b3b      	ldrb	r3, [r7, #12]
 800dd38:	2b00      	cmp	r3, #0
 800dd3a:	d01c      	beq.n	800dd76 <MAP_drive+0x1c6>
							bl_isWallCut = FALSE;
 800dd3c:	2300      	movs	r3, #0
 800dd3e:	733b      	strb	r3, [r7, #12]
							us_LogWallCut[us_LogIndexWallCut] = us_rp;
 800dd40:	4b52      	ldr	r3, [pc, #328]	; (800de8c <MAP_drive+0x2dc>)
 800dd42:	881b      	ldrh	r3, [r3, #0]
 800dd44:	4619      	mov	r1, r3
 800dd46:	4a52      	ldr	r2, [pc, #328]	; (800de90 <MAP_drive+0x2e0>)
 800dd48:	89fb      	ldrh	r3, [r7, #14]
 800dd4a:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
							us_LogIndexWallCut++;
 800dd4e:	4b4f      	ldr	r3, [pc, #316]	; (800de8c <MAP_drive+0x2dc>)
 800dd50:	881b      	ldrh	r3, [r3, #0]
 800dd52:	3301      	adds	r3, #1
 800dd54:	b29a      	uxth	r2, r3
 800dd56:	4b4d      	ldr	r3, [pc, #308]	; (800de8c <MAP_drive+0x2dc>)
 800dd58:	801a      	strh	r2, [r3, #0]
							us_LogIndexWallCut %= 30;
 800dd5a:	4b4c      	ldr	r3, [pc, #304]	; (800de8c <MAP_drive+0x2dc>)
 800dd5c:	881a      	ldrh	r2, [r3, #0]
 800dd5e:	4b4d      	ldr	r3, [pc, #308]	; (800de94 <MAP_drive+0x2e4>)
 800dd60:	fba3 1302 	umull	r1, r3, r3, r2
 800dd64:	0919      	lsrs	r1, r3, #4
 800dd66:	460b      	mov	r3, r1
 800dd68:	011b      	lsls	r3, r3, #4
 800dd6a:	1a5b      	subs	r3, r3, r1
 800dd6c:	005b      	lsls	r3, r3, #1
 800dd6e:	1ad3      	subs	r3, r2, r3
 800dd70:	b29a      	uxth	r2, r3
 800dd72:	4b46      	ldr	r3, [pc, #280]	; (800de8c <MAP_drive+0x2dc>)
 800dd74:	801a      	strh	r2, [r3, #0]
					MOT_goBlock_FinSpeed( (float)scom[us_rp]*0.5f, MOT_getSuraStaSpeed() );		// sR}hAOiiIxj
 800dd76:	89fb      	ldrh	r3, [r7, #14]
 800dd78:	4a43      	ldr	r2, [pc, #268]	; (800de88 <MAP_drive+0x2d8>)
 800dd7a:	5cd3      	ldrb	r3, [r2, r3]
 800dd7c:	ee07 3a90 	vmov	s15, r3
 800dd80:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800dd84:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800dd88:	ee27 8a87 	vmul.f32	s16, s15, s14
 800dd8c:	f7fc fbea 	bl	800a564 <MOT_getSuraStaSpeed>
 800dd90:	eef0 7a40 	vmov.f32	s15, s0
 800dd94:	eef0 0a67 	vmov.f32	s1, s15
 800dd98:	eeb0 0a48 	vmov.f32	s0, s16
 800dd9c:	f7fc f864 	bl	8009e68 <MOT_goBlock_FinSpeed>
				if( scom[us_rp+1] == STOP  ){
 800dda0:	e01a      	b.n	800ddd8 <MAP_drive+0x228>
			else if( scom[us_rp] == R90S )
 800dda2:	89fb      	ldrh	r3, [r7, #14]
 800dda4:	4a38      	ldr	r2, [pc, #224]	; (800de88 <MAP_drive+0x2d8>)
 800dda6:	5cd3      	ldrb	r3, [r2, r3]
 800dda8:	2b4c      	cmp	r3, #76	; 0x4c
 800ddaa:	d108      	bne.n	800ddbe <MAP_drive+0x20e>
				MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// EX[
 800ddac:	2000      	movs	r0, #0
 800ddae:	f7f5 f8b3 	bl	8002f18 <PARAM_getSra>
 800ddb2:	4603      	mov	r3, r0
 800ddb4:	4619      	mov	r1, r3
 800ddb6:	2000      	movs	r0, #0
 800ddb8:	f7fc fc5a 	bl	800a670 <MOT_goSla>
 800ddbc:	e00c      	b.n	800ddd8 <MAP_drive+0x228>
			else if( scom[us_rp] == L90S )
 800ddbe:	89fb      	ldrh	r3, [r7, #14]
 800ddc0:	4a31      	ldr	r2, [pc, #196]	; (800de88 <MAP_drive+0x2d8>)
 800ddc2:	5cd3      	ldrb	r3, [r2, r3]
 800ddc4:	2b4d      	cmp	r3, #77	; 0x4d
 800ddc6:	d107      	bne.n	800ddd8 <MAP_drive+0x228>
				MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// X[
 800ddc8:	2000      	movs	r0, #0
 800ddca:	f7f5 f8a5 	bl	8002f18 <PARAM_getSra>
 800ddce:	4603      	mov	r3, r0
 800ddd0:	4619      	mov	r1, r3
 800ddd2:	2001      	movs	r0, #1
 800ddd4:	f7fc fc4c 	bl	800a670 <MOT_goSla>
			us_rp++;
 800ddd8:	89fb      	ldrh	r3, [r7, #14]
 800ddda:	3301      	adds	r3, #1
 800dddc:	81fb      	strh	r3, [r7, #14]
			if( SYS_isOutOfCtrl() == TRUE){
 800ddde:	f7f9 fe2f 	bl	8007a40 <SYS_isOutOfCtrl>
 800dde2:	4603      	mov	r3, r0
 800dde4:	2b00      	cmp	r3, #0
 800dde6:	f43f af55 	beq.w	800dc94 <MAP_drive+0xe4>
				CTRL_stop();
 800ddea:	f7f7 fc47 	bl	800567c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// u[L
 800ddee:	2000      	movs	r0, #0
 800ddf0:	f7f9 fe5c 	bl	8007aac <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// u[L
 800ddf4:	2001      	movs	r0, #1
 800ddf6:	f7f9 fe59 	bl	8007aac <DCM_brakeMot>
				break;
 800ddfa:	e208      	b.n	800e20e <MAP_drive+0x65e>
	else if( en_driveType == MAP_DRIVE_SKEW )
 800ddfc:	79fb      	ldrb	r3, [r7, #7]
 800ddfe:	2b02      	cmp	r3, #2
 800de00:	f040 8205 	bne.w	800e20e <MAP_drive+0x65e>
			MAP_refPos( tcom[us_rp] );									// sR}hIuXV
 800de04:	89fb      	ldrh	r3, [r7, #14]
 800de06:	4a24      	ldr	r2, [pc, #144]	; (800de98 <MAP_drive+0x2e8>)
 800de08:	5cd3      	ldrb	r3, [r2, r3]
 800de0a:	4618      	mov	r0, r3
 800de0c:	f7fd fbc2 	bl	800b594 <MAP_refPos>
			if ( tcom[us_rp] == CEND  ) break;							//	R}hI
 800de10:	89fb      	ldrh	r3, [r7, #14]
 800de12:	4a21      	ldr	r2, [pc, #132]	; (800de98 <MAP_drive+0x2e8>)
 800de14:	5cd3      	ldrb	r3, [r2, r3]
 800de16:	2bfa      	cmp	r3, #250	; 0xfa
 800de18:	f000 81f8 	beq.w	800e20c <MAP_drive+0x65c>
			else if ( tcom[us_rp] == STOP  )
 800de1c:	89fb      	ldrh	r3, [r7, #14]
 800de1e:	4a1e      	ldr	r2, [pc, #120]	; (800de98 <MAP_drive+0x2e8>)
 800de20:	5cd3      	ldrb	r3, [r2, r3]
 800de22:	2b00      	cmp	r3, #0
 800de24:	d108      	bne.n	800de38 <MAP_drive+0x288>
			 	CTRL_stop();			// ~
 800de26:	f7f7 fc29 	bl	800567c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// u[L
 800de2a:	2000      	movs	r0, #0
 800de2c:	f7f9 fe3e 	bl	8007aac <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// u[L
 800de30:	2001      	movs	r0, #1
 800de32:	f7f9 fe3b 	bl	8007aac <DCM_brakeMot>
 800de36:	e1cd      	b.n	800e1d4 <MAP_drive+0x624>
			else if ( ( tcom[us_rp] <=  GO71 ) && ( tcom[us_rp] >=  GO1) )
 800de38:	89fb      	ldrh	r3, [r7, #14]
 800de3a:	4a17      	ldr	r2, [pc, #92]	; (800de98 <MAP_drive+0x2e8>)
 800de3c:	5cd3      	ldrb	r3, [r2, r3]
 800de3e:	2b47      	cmp	r3, #71	; 0x47
 800de40:	f200 8083 	bhi.w	800df4a <MAP_drive+0x39a>
 800de44:	89fb      	ldrh	r3, [r7, #14]
 800de46:	4a14      	ldr	r2, [pc, #80]	; (800de98 <MAP_drive+0x2e8>)
 800de48:	5cd3      	ldrb	r3, [r2, r3]
 800de4a:	2b00      	cmp	r3, #0
 800de4c:	d07d      	beq.n	800df4a <MAP_drive+0x39a>
				if( tcom[us_rp+1] == STOP  ){
 800de4e:	89fb      	ldrh	r3, [r7, #14]
 800de50:	3301      	adds	r3, #1
 800de52:	4a11      	ldr	r2, [pc, #68]	; (800de98 <MAP_drive+0x2e8>)
 800de54:	5cd3      	ldrb	r3, [r2, r3]
 800de56:	2b00      	cmp	r3, #0
 800de58:	d120      	bne.n	800de9c <MAP_drive+0x2ec>
					MOT_goBlock_FinSpeed( (float)tcom[us_rp]*0.5f, 0 );						// sR}hAOiiIxj
 800de5a:	89fb      	ldrh	r3, [r7, #14]
 800de5c:	4a0e      	ldr	r2, [pc, #56]	; (800de98 <MAP_drive+0x2e8>)
 800de5e:	5cd3      	ldrb	r3, [r2, r3]
 800de60:	ee07 3a90 	vmov	s15, r3
 800de64:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800de68:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800de6c:	ee67 7a87 	vmul.f32	s15, s15, s14
 800de70:	eddf 0a04 	vldr	s1, [pc, #16]	; 800de84 <MAP_drive+0x2d4>
 800de74:	eeb0 0a67 	vmov.f32	s0, s15
 800de78:	f7fb fff6 	bl	8009e68 <MOT_goBlock_FinSpeed>
				if( tcom[us_rp+1] == STOP  ){
 800de7c:	e1aa      	b.n	800e1d4 <MAP_drive+0x624>
 800de7e:	bf00      	nop
 800de80:	20005efc 	.word	0x20005efc
 800de84:	00000000 	.word	0x00000000
 800de88:	20006f04 	.word	0x20006f04
 800de8c:	200002b8 	.word	0x200002b8
 800de90:	20007f04 	.word	0x20007f04
 800de94:	88888889 	.word	0x88888889
 800de98:	20007f40 	.word	0x20007f40
					if( ( tcom[us_rp+1] == R90S )   || ( tcom[us_rp+1] == L90S )   || 
 800de9c:	89fb      	ldrh	r3, [r7, #14]
 800de9e:	3301      	adds	r3, #1
 800dea0:	4ad6      	ldr	r2, [pc, #856]	; (800e1fc <MAP_drive+0x64c>)
 800dea2:	5cd3      	ldrb	r3, [r2, r3]
 800dea4:	2b4c      	cmp	r3, #76	; 0x4c
 800dea6:	d011      	beq.n	800decc <MAP_drive+0x31c>
 800dea8:	89fb      	ldrh	r3, [r7, #14]
 800deaa:	3301      	adds	r3, #1
 800deac:	4ad3      	ldr	r2, [pc, #844]	; (800e1fc <MAP_drive+0x64c>)
 800deae:	5cd3      	ldrb	r3, [r2, r3]
 800deb0:	2b4d      	cmp	r3, #77	; 0x4d
 800deb2:	d00b      	beq.n	800decc <MAP_drive+0x31c>
					 	( tcom[us_rp+1] == RS135N ) || ( tcom[us_rp+1] == LS135N ) 
 800deb4:	89fb      	ldrh	r3, [r7, #14]
 800deb6:	3301      	adds	r3, #1
 800deb8:	4ad0      	ldr	r2, [pc, #832]	; (800e1fc <MAP_drive+0x64c>)
 800deba:	5cd3      	ldrb	r3, [r2, r3]
					if( ( tcom[us_rp+1] == R90S )   || ( tcom[us_rp+1] == L90S )   || 
 800debc:	2b9b      	cmp	r3, #155	; 0x9b
 800debe:	d005      	beq.n	800decc <MAP_drive+0x31c>
					 	( tcom[us_rp+1] == RS135N ) || ( tcom[us_rp+1] == LS135N ) 
 800dec0:	89fb      	ldrh	r3, [r7, #14]
 800dec2:	3301      	adds	r3, #1
 800dec4:	4acd      	ldr	r2, [pc, #820]	; (800e1fc <MAP_drive+0x64c>)
 800dec6:	5cd3      	ldrb	r3, [r2, r3]
 800dec8:	2b9c      	cmp	r3, #156	; 0x9c
 800deca:	d128      	bne.n	800df1e <MAP_drive+0x36e>
						bl_isWallCut = MAP_setWallCut( tcom[us_rp+1] );		// R[i[Os
 800decc:	89fb      	ldrh	r3, [r7, #14]
 800dece:	3301      	adds	r3, #1
 800ded0:	4aca      	ldr	r2, [pc, #808]	; (800e1fc <MAP_drive+0x64c>)
 800ded2:	5cd3      	ldrb	r3, [r2, r3]
 800ded4:	4618      	mov	r0, r3
 800ded6:	f7fd fe6d 	bl	800bbb4 <MAP_setWallCut>
 800deda:	4603      	mov	r3, r0
 800dedc:	733b      	strb	r3, [r7, #12]
						if( bl_isWallCut == TRUE ){
 800dede:	7b3b      	ldrb	r3, [r7, #12]
 800dee0:	2b00      	cmp	r3, #0
 800dee2:	d01c      	beq.n	800df1e <MAP_drive+0x36e>
							bl_isWallCut = FALSE;
 800dee4:	2300      	movs	r3, #0
 800dee6:	733b      	strb	r3, [r7, #12]
							us_LogWallCut[us_LogIndexWallCut] = us_rp;
 800dee8:	4bc5      	ldr	r3, [pc, #788]	; (800e200 <MAP_drive+0x650>)
 800deea:	881b      	ldrh	r3, [r3, #0]
 800deec:	4619      	mov	r1, r3
 800deee:	4ac5      	ldr	r2, [pc, #788]	; (800e204 <MAP_drive+0x654>)
 800def0:	89fb      	ldrh	r3, [r7, #14]
 800def2:	f822 3011 	strh.w	r3, [r2, r1, lsl #1]
							us_LogIndexWallCut++;
 800def6:	4bc2      	ldr	r3, [pc, #776]	; (800e200 <MAP_drive+0x650>)
 800def8:	881b      	ldrh	r3, [r3, #0]
 800defa:	3301      	adds	r3, #1
 800defc:	b29a      	uxth	r2, r3
 800defe:	4bc0      	ldr	r3, [pc, #768]	; (800e200 <MAP_drive+0x650>)
 800df00:	801a      	strh	r2, [r3, #0]
							us_LogIndexWallCut %= 30;
 800df02:	4bbf      	ldr	r3, [pc, #764]	; (800e200 <MAP_drive+0x650>)
 800df04:	881a      	ldrh	r2, [r3, #0]
 800df06:	4bc0      	ldr	r3, [pc, #768]	; (800e208 <MAP_drive+0x658>)
 800df08:	fba3 1302 	umull	r1, r3, r3, r2
 800df0c:	0919      	lsrs	r1, r3, #4
 800df0e:	460b      	mov	r3, r1
 800df10:	011b      	lsls	r3, r3, #4
 800df12:	1a5b      	subs	r3, r3, r1
 800df14:	005b      	lsls	r3, r3, #1
 800df16:	1ad3      	subs	r3, r2, r3
 800df18:	b29a      	uxth	r2, r3
 800df1a:	4bb9      	ldr	r3, [pc, #740]	; (800e200 <MAP_drive+0x650>)
 800df1c:	801a      	strh	r2, [r3, #0]
					MOT_goBlock_FinSpeed( (float)tcom[us_rp]*0.5f, MOT_getSuraStaSpeed() );		// sR}hAOiiIxj
 800df1e:	89fb      	ldrh	r3, [r7, #14]
 800df20:	4ab6      	ldr	r2, [pc, #728]	; (800e1fc <MAP_drive+0x64c>)
 800df22:	5cd3      	ldrb	r3, [r2, r3]
 800df24:	ee07 3a90 	vmov	s15, r3
 800df28:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800df2c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800df30:	ee27 8a87 	vmul.f32	s16, s15, s14
 800df34:	f7fc fb16 	bl	800a564 <MOT_getSuraStaSpeed>
 800df38:	eef0 7a40 	vmov.f32	s15, s0
 800df3c:	eef0 0a67 	vmov.f32	s1, s15
 800df40:	eeb0 0a48 	vmov.f32	s0, s16
 800df44:	f7fb ff90 	bl	8009e68 <MOT_goBlock_FinSpeed>
				if( tcom[us_rp+1] == STOP  ){
 800df48:	e144      	b.n	800e1d4 <MAP_drive+0x624>
			else if ( ( tcom[us_rp] <=  NGO71 ) && ( tcom[us_rp] >=  NGO1) )
 800df4a:	89fb      	ldrh	r3, [r7, #14]
 800df4c:	4aab      	ldr	r2, [pc, #684]	; (800e1fc <MAP_drive+0x64c>)
 800df4e:	5cd3      	ldrb	r3, [r2, r3]
 800df50:	2b98      	cmp	r3, #152	; 0x98
 800df52:	d81b      	bhi.n	800df8c <MAP_drive+0x3dc>
 800df54:	89fb      	ldrh	r3, [r7, #14]
 800df56:	4aa9      	ldr	r2, [pc, #676]	; (800e1fc <MAP_drive+0x64c>)
 800df58:	5cd3      	ldrb	r3, [r2, r3]
 800df5a:	2b51      	cmp	r3, #81	; 0x51
 800df5c:	d916      	bls.n	800df8c <MAP_drive+0x3dc>
				MOT_goSkewBlock_FinSpeed( (float)(tcom[us_rp]-81)*0.5f, MOT_getSuraStaSpeed());	// sR}hAOiiIxj
 800df5e:	89fb      	ldrh	r3, [r7, #14]
 800df60:	4aa6      	ldr	r2, [pc, #664]	; (800e1fc <MAP_drive+0x64c>)
 800df62:	5cd3      	ldrb	r3, [r2, r3]
 800df64:	3b51      	subs	r3, #81	; 0x51
 800df66:	ee07 3a90 	vmov	s15, r3
 800df6a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800df6e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 800df72:	ee27 8a87 	vmul.f32	s16, s15, s14
 800df76:	f7fc faf5 	bl	800a564 <MOT_getSuraStaSpeed>
 800df7a:	eef0 7a40 	vmov.f32	s15, s0
 800df7e:	eef0 0a67 	vmov.f32	s1, s15
 800df82:	eeb0 0a48 	vmov.f32	s0, s16
 800df86:	f7fb ff81 	bl	8009e8c <MOT_goSkewBlock_FinSpeed>
 800df8a:	e123      	b.n	800e1d4 <MAP_drive+0x624>
				switch( tcom[us_rp] )
 800df8c:	89fb      	ldrh	r3, [r7, #14]
 800df8e:	4a9b      	ldr	r2, [pc, #620]	; (800e1fc <MAP_drive+0x64c>)
 800df90:	5cd3      	ldrb	r3, [r2, r3]
 800df92:	3b4c      	subs	r3, #76	; 0x4c
 800df94:	2b56      	cmp	r3, #86	; 0x56
 800df96:	f200 811d 	bhi.w	800e1d4 <MAP_drive+0x624>
 800df9a:	a201      	add	r2, pc, #4	; (adr r2, 800dfa0 <MAP_drive+0x3f0>)
 800df9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dfa0:	0800e0fd 	.word	0x0800e0fd
 800dfa4:	0800e10f 	.word	0x0800e10f
 800dfa8:	0800e1d5 	.word	0x0800e1d5
 800dfac:	0800e1d5 	.word	0x0800e1d5
 800dfb0:	0800e1d5 	.word	0x0800e1d5
 800dfb4:	0800e1d5 	.word	0x0800e1d5
 800dfb8:	0800e1d5 	.word	0x0800e1d5
 800dfbc:	0800e1d5 	.word	0x0800e1d5
 800dfc0:	0800e1d5 	.word	0x0800e1d5
 800dfc4:	0800e1d5 	.word	0x0800e1d5
 800dfc8:	0800e1d5 	.word	0x0800e1d5
 800dfcc:	0800e1d5 	.word	0x0800e1d5
 800dfd0:	0800e1d5 	.word	0x0800e1d5
 800dfd4:	0800e1d5 	.word	0x0800e1d5
 800dfd8:	0800e1d5 	.word	0x0800e1d5
 800dfdc:	0800e1d5 	.word	0x0800e1d5
 800dfe0:	0800e1d5 	.word	0x0800e1d5
 800dfe4:	0800e1d5 	.word	0x0800e1d5
 800dfe8:	0800e1d5 	.word	0x0800e1d5
 800dfec:	0800e1d5 	.word	0x0800e1d5
 800dff0:	0800e1d5 	.word	0x0800e1d5
 800dff4:	0800e1d5 	.word	0x0800e1d5
 800dff8:	0800e1d5 	.word	0x0800e1d5
 800dffc:	0800e1d5 	.word	0x0800e1d5
 800e000:	0800e1d5 	.word	0x0800e1d5
 800e004:	0800e1d5 	.word	0x0800e1d5
 800e008:	0800e1d5 	.word	0x0800e1d5
 800e00c:	0800e1d5 	.word	0x0800e1d5
 800e010:	0800e1d5 	.word	0x0800e1d5
 800e014:	0800e1d5 	.word	0x0800e1d5
 800e018:	0800e1d5 	.word	0x0800e1d5
 800e01c:	0800e1d5 	.word	0x0800e1d5
 800e020:	0800e1d5 	.word	0x0800e1d5
 800e024:	0800e1d5 	.word	0x0800e1d5
 800e028:	0800e1d5 	.word	0x0800e1d5
 800e02c:	0800e1d5 	.word	0x0800e1d5
 800e030:	0800e1d5 	.word	0x0800e1d5
 800e034:	0800e1d5 	.word	0x0800e1d5
 800e038:	0800e1d5 	.word	0x0800e1d5
 800e03c:	0800e1d5 	.word	0x0800e1d5
 800e040:	0800e1d5 	.word	0x0800e1d5
 800e044:	0800e1d5 	.word	0x0800e1d5
 800e048:	0800e1d5 	.word	0x0800e1d5
 800e04c:	0800e1d5 	.word	0x0800e1d5
 800e050:	0800e1d5 	.word	0x0800e1d5
 800e054:	0800e1d5 	.word	0x0800e1d5
 800e058:	0800e1d5 	.word	0x0800e1d5
 800e05c:	0800e1d5 	.word	0x0800e1d5
 800e060:	0800e1d5 	.word	0x0800e1d5
 800e064:	0800e1d5 	.word	0x0800e1d5
 800e068:	0800e1d5 	.word	0x0800e1d5
 800e06c:	0800e1d5 	.word	0x0800e1d5
 800e070:	0800e1d5 	.word	0x0800e1d5
 800e074:	0800e1d5 	.word	0x0800e1d5
 800e078:	0800e1d5 	.word	0x0800e1d5
 800e07c:	0800e1d5 	.word	0x0800e1d5
 800e080:	0800e1d5 	.word	0x0800e1d5
 800e084:	0800e1d5 	.word	0x0800e1d5
 800e088:	0800e1d5 	.word	0x0800e1d5
 800e08c:	0800e1d5 	.word	0x0800e1d5
 800e090:	0800e1d5 	.word	0x0800e1d5
 800e094:	0800e1d5 	.word	0x0800e1d5
 800e098:	0800e1d5 	.word	0x0800e1d5
 800e09c:	0800e1d5 	.word	0x0800e1d5
 800e0a0:	0800e1d5 	.word	0x0800e1d5
 800e0a4:	0800e1d5 	.word	0x0800e1d5
 800e0a8:	0800e1d5 	.word	0x0800e1d5
 800e0ac:	0800e1d5 	.word	0x0800e1d5
 800e0b0:	0800e1d5 	.word	0x0800e1d5
 800e0b4:	0800e1d5 	.word	0x0800e1d5
 800e0b8:	0800e1d5 	.word	0x0800e1d5
 800e0bc:	0800e1d5 	.word	0x0800e1d5
 800e0c0:	0800e1d5 	.word	0x0800e1d5
 800e0c4:	0800e1d5 	.word	0x0800e1d5
 800e0c8:	0800e1d5 	.word	0x0800e1d5
 800e0cc:	0800e1d5 	.word	0x0800e1d5
 800e0d0:	0800e1d5 	.word	0x0800e1d5
 800e0d4:	0800e121 	.word	0x0800e121
 800e0d8:	0800e133 	.word	0x0800e133
 800e0dc:	0800e145 	.word	0x0800e145
 800e0e0:	0800e157 	.word	0x0800e157
 800e0e4:	0800e169 	.word	0x0800e169
 800e0e8:	0800e17b 	.word	0x0800e17b
 800e0ec:	0800e18d 	.word	0x0800e18d
 800e0f0:	0800e19f 	.word	0x0800e19f
 800e0f4:	0800e1b1 	.word	0x0800e1b1
 800e0f8:	0800e1c3 	.word	0x0800e1c3
					case R90S:		MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );			break;
 800e0fc:	2000      	movs	r0, #0
 800e0fe:	f7f4 ff0b 	bl	8002f18 <PARAM_getSra>
 800e102:	4603      	mov	r3, r0
 800e104:	4619      	mov	r1, r3
 800e106:	2000      	movs	r0, #0
 800e108:	f7fc fab2 	bl	800a670 <MOT_goSla>
 800e10c:	e062      	b.n	800e1d4 <MAP_drive+0x624>
					case L90S:		MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );			break;
 800e10e:	2000      	movs	r0, #0
 800e110:	f7f4 ff02 	bl	8002f18 <PARAM_getSra>
 800e114:	4603      	mov	r3, r0
 800e116:	4619      	mov	r1, r3
 800e118:	2001      	movs	r0, #1
 800e11a:	f7fc faa9 	bl	800a670 <MOT_goSla>
 800e11e:	e059      	b.n	800e1d4 <MAP_drive+0x624>
					case RS45N:		MOT_goSla( MOT_R45S_S2N, PARAM_getSra( SLA_45 ) ); 		break;
 800e120:	2001      	movs	r0, #1
 800e122:	f7f4 fef9 	bl	8002f18 <PARAM_getSra>
 800e126:	4603      	mov	r3, r0
 800e128:	4619      	mov	r1, r3
 800e12a:	2002      	movs	r0, #2
 800e12c:	f7fc faa0 	bl	800a670 <MOT_goSla>
 800e130:	e050      	b.n	800e1d4 <MAP_drive+0x624>
					case LS45N:		MOT_goSla( MOT_L45S_S2N, PARAM_getSra( SLA_45 ) ); 		break;
 800e132:	2001      	movs	r0, #1
 800e134:	f7f4 fef0 	bl	8002f18 <PARAM_getSra>
 800e138:	4603      	mov	r3, r0
 800e13a:	4619      	mov	r1, r3
 800e13c:	2003      	movs	r0, #3
 800e13e:	f7fc fa97 	bl	800a670 <MOT_goSla>
 800e142:	e047      	b.n	800e1d4 <MAP_drive+0x624>
					case RS135N:	MOT_goSla( MOT_R135S_S2N, PARAM_getSra( SLA_135 ) ); 	break;
 800e144:	2002      	movs	r0, #2
 800e146:	f7f4 fee7 	bl	8002f18 <PARAM_getSra>
 800e14a:	4603      	mov	r3, r0
 800e14c:	4619      	mov	r1, r3
 800e14e:	2008      	movs	r0, #8
 800e150:	f7fc fa8e 	bl	800a670 <MOT_goSla>
 800e154:	e03e      	b.n	800e1d4 <MAP_drive+0x624>
					case LS135N:	MOT_goSla( MOT_L135S_S2N, PARAM_getSra( SLA_135 ) ); 	break;
 800e156:	2002      	movs	r0, #2
 800e158:	f7f4 fede 	bl	8002f18 <PARAM_getSra>
 800e15c:	4603      	mov	r3, r0
 800e15e:	4619      	mov	r1, r3
 800e160:	2009      	movs	r0, #9
 800e162:	f7fc fa85 	bl	800a670 <MOT_goSla>
 800e166:	e035      	b.n	800e1d4 <MAP_drive+0x624>
					case RN45S:		MOT_goSla( MOT_R45S_N2S, PARAM_getSra( SLA_45 ) ); 		break;
 800e168:	2001      	movs	r0, #1
 800e16a:	f7f4 fed5 	bl	8002f18 <PARAM_getSra>
 800e16e:	4603      	mov	r3, r0
 800e170:	4619      	mov	r1, r3
 800e172:	2004      	movs	r0, #4
 800e174:	f7fc fa7c 	bl	800a670 <MOT_goSla>
 800e178:	e02c      	b.n	800e1d4 <MAP_drive+0x624>
					case LN45S:		MOT_goSla( MOT_L45S_N2S, PARAM_getSra( SLA_45 ) ); 		break;
 800e17a:	2001      	movs	r0, #1
 800e17c:	f7f4 fecc 	bl	8002f18 <PARAM_getSra>
 800e180:	4603      	mov	r3, r0
 800e182:	4619      	mov	r1, r3
 800e184:	2005      	movs	r0, #5
 800e186:	f7fc fa73 	bl	800a670 <MOT_goSla>
 800e18a:	e023      	b.n	800e1d4 <MAP_drive+0x624>
					case RN135S:	MOT_goSla( MOT_R135S_N2S, PARAM_getSra( SLA_135 ) ); 	break;
 800e18c:	2002      	movs	r0, #2
 800e18e:	f7f4 fec3 	bl	8002f18 <PARAM_getSra>
 800e192:	4603      	mov	r3, r0
 800e194:	4619      	mov	r1, r3
 800e196:	200a      	movs	r0, #10
 800e198:	f7fc fa6a 	bl	800a670 <MOT_goSla>
 800e19c:	e01a      	b.n	800e1d4 <MAP_drive+0x624>
					case LN135S:	MOT_goSla( MOT_L135S_N2S, PARAM_getSra( SLA_135 ) ); 	break;
 800e19e:	2002      	movs	r0, #2
 800e1a0:	f7f4 feba 	bl	8002f18 <PARAM_getSra>
 800e1a4:	4603      	mov	r3, r0
 800e1a6:	4619      	mov	r1, r3
 800e1a8:	200b      	movs	r0, #11
 800e1aa:	f7fc fa61 	bl	800a670 <MOT_goSla>
 800e1ae:	e011      	b.n	800e1d4 <MAP_drive+0x624>
					case RN90N:		MOT_goSla( MOT_R90S_N, PARAM_getSra( SLA_N90 ) ); 		break;
 800e1b0:	2003      	movs	r0, #3
 800e1b2:	f7f4 feb1 	bl	8002f18 <PARAM_getSra>
 800e1b6:	4603      	mov	r3, r0
 800e1b8:	4619      	mov	r1, r3
 800e1ba:	2006      	movs	r0, #6
 800e1bc:	f7fc fa58 	bl	800a670 <MOT_goSla>
 800e1c0:	e008      	b.n	800e1d4 <MAP_drive+0x624>
					case LN90N:		MOT_goSla( MOT_L90S_N, PARAM_getSra( SLA_N90 ) );		break;
 800e1c2:	2003      	movs	r0, #3
 800e1c4:	f7f4 fea8 	bl	8002f18 <PARAM_getSra>
 800e1c8:	4603      	mov	r3, r0
 800e1ca:	4619      	mov	r1, r3
 800e1cc:	2007      	movs	r0, #7
 800e1ce:	f7fc fa4f 	bl	800a670 <MOT_goSla>
 800e1d2:	bf00      	nop
			us_rp++;
 800e1d4:	89fb      	ldrh	r3, [r7, #14]
 800e1d6:	3301      	adds	r3, #1
 800e1d8:	81fb      	strh	r3, [r7, #14]
			if( SYS_isOutOfCtrl() == TRUE ){
 800e1da:	f7f9 fc31 	bl	8007a40 <SYS_isOutOfCtrl>
 800e1de:	4603      	mov	r3, r0
 800e1e0:	2b00      	cmp	r3, #0
 800e1e2:	f43f ae0f 	beq.w	800de04 <MAP_drive+0x254>
				CTRL_stop();
 800e1e6:	f7f7 fa49 	bl	800567c <CTRL_stop>
				DCM_brakeMot( DCM_R );		// u[L
 800e1ea:	2000      	movs	r0, #0
 800e1ec:	f7f9 fc5e 	bl	8007aac <DCM_brakeMot>
				DCM_brakeMot( DCM_L );		// u[L
 800e1f0:	2001      	movs	r0, #1
 800e1f2:	f7f9 fc5b 	bl	8007aac <DCM_brakeMot>
				break;
 800e1f6:	e00a      	b.n	800e20e <MAP_drive+0x65e>
			if ( scom[us_rp] == CEND  ) break;							//	R}hI
 800e1f8:	bf00      	nop
 800e1fa:	e008      	b.n	800e20e <MAP_drive+0x65e>
 800e1fc:	20007f40 	.word	0x20007f40
 800e200:	200002b8 	.word	0x200002b8
 800e204:	20007f04 	.word	0x20007f04
 800e208:	88888889 	.word	0x88888889
			if ( tcom[us_rp] == CEND  ) break;							//	R}hI
 800e20c:	bf00      	nop
}
 800e20e:	bf00      	nop
 800e210:	3710      	adds	r7, #16
 800e212:	46bd      	mov	sp, r7
 800e214:	ecbd 8b02 	vpop	{d8}
 800e218:	bd80      	pop	{r7, pc}
 800e21a:	bf00      	nop

0800e21c <MAP_searchCmdList>:
	uint8_t uc_staY,					///< [in] JnYW
	enMAP_HEAD_DIR en_staDir,		///< [in] Jn
	uint8_t uc_endX,					///< [in] IXW
	uint8_t uc_endY,					///< [in] IYW
	enMAP_HEAD_DIR* en_endDir		///< [out] I
) {
 800e21c:	b490      	push	{r4, r7}
 800e21e:	b084      	sub	sp, #16
 800e220:	af00      	add	r7, sp, #0
 800e222:	4604      	mov	r4, r0
 800e224:	4608      	mov	r0, r1
 800e226:	4611      	mov	r1, r2
 800e228:	461a      	mov	r2, r3
 800e22a:	4623      	mov	r3, r4
 800e22c:	71fb      	strb	r3, [r7, #7]
 800e22e:	4603      	mov	r3, r0
 800e230:	71bb      	strb	r3, [r7, #6]
 800e232:	460b      	mov	r3, r1
 800e234:	717b      	strb	r3, [r7, #5]
 800e236:	4613      	mov	r3, r2
 800e238:	713b      	strb	r3, [r7, #4]
	enMAP_HEAD_DIR	en_nowDir;									// }EX
	enMAP_HEAD_DIR	en_tempDir;									// 
//	uint16_t			i;											// roop

	/* OiXebv */
	uc_goStep = 0;
 800e23a:	2300      	movs	r3, #0
 800e23c:	73bb      	strb	r3, [r7, #14]
	us_pt = 0;
 800e23e:	2300      	movs	r3, #0
 800e240:	81bb      	strh	r3, [r7, #12]
//	printf("mx%d,my%d\n", uc_staX, uc_staY);
	/* HR}h */
	while (1) {
		us_high = us_cmap[uc_staY][uc_staX] - 1;
 800e242:	79ba      	ldrb	r2, [r7, #6]
 800e244:	79fb      	ldrb	r3, [r7, #7]
 800e246:	49a8      	ldr	r1, [pc, #672]	; (800e4e8 <MAP_searchCmdList+0x2cc>)
 800e248:	0152      	lsls	r2, r2, #5
 800e24a:	4413      	add	r3, r2
 800e24c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800e250:	3b01      	subs	r3, #1
 800e252:	817b      	strh	r3, [r7, #10]
		if ((g_sysMap[uc_staY][uc_staX]&0xf0) != 0xf0){
 800e254:	79ba      	ldrb	r2, [r7, #6]
 800e256:	79fb      	ldrb	r3, [r7, #7]
 800e258:	49a4      	ldr	r1, [pc, #656]	; (800e4ec <MAP_searchCmdList+0x2d0>)
 800e25a:	0152      	lsls	r2, r2, #5
 800e25c:	440a      	add	r2, r1
 800e25e:	4413      	add	r3, r2
 800e260:	781b      	ldrb	r3, [r3, #0]
 800e262:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800e266:	2bf0      	cmp	r3, #240	; 0xf0
 800e268:	d006      	beq.n	800e278 <MAP_searchCmdList+0x5c>
			Return_X = uc_staX;
 800e26a:	4aa1      	ldr	r2, [pc, #644]	; (800e4f0 <MAP_searchCmdList+0x2d4>)
 800e26c:	79fb      	ldrb	r3, [r7, #7]
 800e26e:	7013      	strb	r3, [r2, #0]
			Return_Y = uc_staY;
 800e270:	4aa0      	ldr	r2, [pc, #640]	; (800e4f4 <MAP_searchCmdList+0x2d8>)
 800e272:	79bb      	ldrb	r3, [r7, #6]
 800e274:	7013      	strb	r3, [r2, #0]
			break;
 800e276:	e1dd      	b.n	800e634 <MAP_searchCmdList+0x418>
		}

		if (en_staDir == NORTH) {
 800e278:	797b      	ldrb	r3, [r7, #5]
 800e27a:	2b00      	cmp	r3, #0
 800e27c:	d164      	bne.n	800e348 <MAP_searchCmdList+0x12c>
			if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 800e27e:	79ba      	ldrb	r2, [r7, #6]
 800e280:	79fb      	ldrb	r3, [r7, #7]
 800e282:	499a      	ldr	r1, [pc, #616]	; (800e4ec <MAP_searchCmdList+0x2d0>)
 800e284:	0152      	lsls	r2, r2, #5
 800e286:	440a      	add	r2, r1
 800e288:	4413      	add	r3, r2
 800e28a:	781b      	ldrb	r3, [r3, #0]
 800e28c:	f003 0311 	and.w	r3, r3, #17
 800e290:	2b10      	cmp	r3, #16
 800e292:	d10d      	bne.n	800e2b0 <MAP_searchCmdList+0x94>
 800e294:	79bb      	ldrb	r3, [r7, #6]
 800e296:	1c5a      	adds	r2, r3, #1
 800e298:	79fb      	ldrb	r3, [r7, #7]
 800e29a:	4993      	ldr	r1, [pc, #588]	; (800e4e8 <MAP_searchCmdList+0x2cc>)
 800e29c:	0152      	lsls	r2, r2, #5
 800e29e:	4413      	add	r3, r2
 800e2a0:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800e2a4:	897a      	ldrh	r2, [r7, #10]
 800e2a6:	429a      	cmp	r2, r3
 800e2a8:	d102      	bne.n	800e2b0 <MAP_searchCmdList+0x94>
 800e2aa:	2300      	movs	r3, #0
 800e2ac:	73fb      	strb	r3, [r7, #15]
 800e2ae:	e18b      	b.n	800e5c8 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 800e2b0:	79ba      	ldrb	r2, [r7, #6]
 800e2b2:	79fb      	ldrb	r3, [r7, #7]
 800e2b4:	498d      	ldr	r1, [pc, #564]	; (800e4ec <MAP_searchCmdList+0x2d0>)
 800e2b6:	0152      	lsls	r2, r2, #5
 800e2b8:	440a      	add	r2, r1
 800e2ba:	4413      	add	r3, r2
 800e2bc:	781b      	ldrb	r3, [r3, #0]
 800e2be:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800e2c2:	2b20      	cmp	r3, #32
 800e2c4:	d10d      	bne.n	800e2e2 <MAP_searchCmdList+0xc6>
 800e2c6:	79ba      	ldrb	r2, [r7, #6]
 800e2c8:	79fb      	ldrb	r3, [r7, #7]
 800e2ca:	3301      	adds	r3, #1
 800e2cc:	4986      	ldr	r1, [pc, #536]	; (800e4e8 <MAP_searchCmdList+0x2cc>)
 800e2ce:	0152      	lsls	r2, r2, #5
 800e2d0:	4413      	add	r3, r2
 800e2d2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800e2d6:	897a      	ldrh	r2, [r7, #10]
 800e2d8:	429a      	cmp	r2, r3
 800e2da:	d102      	bne.n	800e2e2 <MAP_searchCmdList+0xc6>
 800e2dc:	2301      	movs	r3, #1
 800e2de:	73fb      	strb	r3, [r7, #15]
 800e2e0:	e172      	b.n	800e5c8 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 800e2e2:	79ba      	ldrb	r2, [r7, #6]
 800e2e4:	79fb      	ldrb	r3, [r7, #7]
 800e2e6:	4981      	ldr	r1, [pc, #516]	; (800e4ec <MAP_searchCmdList+0x2d0>)
 800e2e8:	0152      	lsls	r2, r2, #5
 800e2ea:	440a      	add	r2, r1
 800e2ec:	4413      	add	r3, r2
 800e2ee:	781b      	ldrb	r3, [r3, #0]
 800e2f0:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800e2f4:	2b80      	cmp	r3, #128	; 0x80
 800e2f6:	d10d      	bne.n	800e314 <MAP_searchCmdList+0xf8>
 800e2f8:	79ba      	ldrb	r2, [r7, #6]
 800e2fa:	79fb      	ldrb	r3, [r7, #7]
 800e2fc:	3b01      	subs	r3, #1
 800e2fe:	497a      	ldr	r1, [pc, #488]	; (800e4e8 <MAP_searchCmdList+0x2cc>)
 800e300:	0152      	lsls	r2, r2, #5
 800e302:	4413      	add	r3, r2
 800e304:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800e308:	897a      	ldrh	r2, [r7, #10]
 800e30a:	429a      	cmp	r2, r3
 800e30c:	d102      	bne.n	800e314 <MAP_searchCmdList+0xf8>
 800e30e:	2303      	movs	r3, #3
 800e310:	73fb      	strb	r3, [r7, #15]
 800e312:	e159      	b.n	800e5c8 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 800e314:	79ba      	ldrb	r2, [r7, #6]
 800e316:	79fb      	ldrb	r3, [r7, #7]
 800e318:	4974      	ldr	r1, [pc, #464]	; (800e4ec <MAP_searchCmdList+0x2d0>)
 800e31a:	0152      	lsls	r2, r2, #5
 800e31c:	440a      	add	r2, r1
 800e31e:	4413      	add	r3, r2
 800e320:	781b      	ldrb	r3, [r3, #0]
 800e322:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800e326:	2b40      	cmp	r3, #64	; 0x40
 800e328:	d10d      	bne.n	800e346 <MAP_searchCmdList+0x12a>
 800e32a:	79bb      	ldrb	r3, [r7, #6]
 800e32c:	1e5a      	subs	r2, r3, #1
 800e32e:	79fb      	ldrb	r3, [r7, #7]
 800e330:	496d      	ldr	r1, [pc, #436]	; (800e4e8 <MAP_searchCmdList+0x2cc>)
 800e332:	0152      	lsls	r2, r2, #5
 800e334:	4413      	add	r3, r2
 800e336:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800e33a:	897a      	ldrh	r2, [r7, #10]
 800e33c:	429a      	cmp	r2, r3
 800e33e:	d102      	bne.n	800e346 <MAP_searchCmdList+0x12a>
 800e340:	2302      	movs	r3, #2
 800e342:	73fb      	strb	r3, [r7, #15]
 800e344:	e140      	b.n	800e5c8 <MAP_searchCmdList+0x3ac>
			else   while (1);
 800e346:	e7fe      	b.n	800e346 <MAP_searchCmdList+0x12a>
		}
		else if (en_staDir == EAST) {
 800e348:	797b      	ldrb	r3, [r7, #5]
 800e34a:	2b01      	cmp	r3, #1
 800e34c:	d164      	bne.n	800e418 <MAP_searchCmdList+0x1fc>
			if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 800e34e:	79ba      	ldrb	r2, [r7, #6]
 800e350:	79fb      	ldrb	r3, [r7, #7]
 800e352:	4966      	ldr	r1, [pc, #408]	; (800e4ec <MAP_searchCmdList+0x2d0>)
 800e354:	0152      	lsls	r2, r2, #5
 800e356:	440a      	add	r2, r1
 800e358:	4413      	add	r3, r2
 800e35a:	781b      	ldrb	r3, [r3, #0]
 800e35c:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800e360:	2b20      	cmp	r3, #32
 800e362:	d10d      	bne.n	800e380 <MAP_searchCmdList+0x164>
 800e364:	79ba      	ldrb	r2, [r7, #6]
 800e366:	79fb      	ldrb	r3, [r7, #7]
 800e368:	3301      	adds	r3, #1
 800e36a:	495f      	ldr	r1, [pc, #380]	; (800e4e8 <MAP_searchCmdList+0x2cc>)
 800e36c:	0152      	lsls	r2, r2, #5
 800e36e:	4413      	add	r3, r2
 800e370:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800e374:	897a      	ldrh	r2, [r7, #10]
 800e376:	429a      	cmp	r2, r3
 800e378:	d102      	bne.n	800e380 <MAP_searchCmdList+0x164>
 800e37a:	2301      	movs	r3, #1
 800e37c:	73fb      	strb	r3, [r7, #15]
 800e37e:	e123      	b.n	800e5c8 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 800e380:	79ba      	ldrb	r2, [r7, #6]
 800e382:	79fb      	ldrb	r3, [r7, #7]
 800e384:	4959      	ldr	r1, [pc, #356]	; (800e4ec <MAP_searchCmdList+0x2d0>)
 800e386:	0152      	lsls	r2, r2, #5
 800e388:	440a      	add	r2, r1
 800e38a:	4413      	add	r3, r2
 800e38c:	781b      	ldrb	r3, [r3, #0]
 800e38e:	f003 0311 	and.w	r3, r3, #17
 800e392:	2b10      	cmp	r3, #16
 800e394:	d10d      	bne.n	800e3b2 <MAP_searchCmdList+0x196>
 800e396:	79bb      	ldrb	r3, [r7, #6]
 800e398:	1c5a      	adds	r2, r3, #1
 800e39a:	79fb      	ldrb	r3, [r7, #7]
 800e39c:	4952      	ldr	r1, [pc, #328]	; (800e4e8 <MAP_searchCmdList+0x2cc>)
 800e39e:	0152      	lsls	r2, r2, #5
 800e3a0:	4413      	add	r3, r2
 800e3a2:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800e3a6:	897a      	ldrh	r2, [r7, #10]
 800e3a8:	429a      	cmp	r2, r3
 800e3aa:	d102      	bne.n	800e3b2 <MAP_searchCmdList+0x196>
 800e3ac:	2300      	movs	r3, #0
 800e3ae:	73fb      	strb	r3, [r7, #15]
 800e3b0:	e10a      	b.n	800e5c8 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 800e3b2:	79ba      	ldrb	r2, [r7, #6]
 800e3b4:	79fb      	ldrb	r3, [r7, #7]
 800e3b6:	494d      	ldr	r1, [pc, #308]	; (800e4ec <MAP_searchCmdList+0x2d0>)
 800e3b8:	0152      	lsls	r2, r2, #5
 800e3ba:	440a      	add	r2, r1
 800e3bc:	4413      	add	r3, r2
 800e3be:	781b      	ldrb	r3, [r3, #0]
 800e3c0:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800e3c4:	2b40      	cmp	r3, #64	; 0x40
 800e3c6:	d10d      	bne.n	800e3e4 <MAP_searchCmdList+0x1c8>
 800e3c8:	79bb      	ldrb	r3, [r7, #6]
 800e3ca:	1e5a      	subs	r2, r3, #1
 800e3cc:	79fb      	ldrb	r3, [r7, #7]
 800e3ce:	4946      	ldr	r1, [pc, #280]	; (800e4e8 <MAP_searchCmdList+0x2cc>)
 800e3d0:	0152      	lsls	r2, r2, #5
 800e3d2:	4413      	add	r3, r2
 800e3d4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800e3d8:	897a      	ldrh	r2, [r7, #10]
 800e3da:	429a      	cmp	r2, r3
 800e3dc:	d102      	bne.n	800e3e4 <MAP_searchCmdList+0x1c8>
 800e3de:	2302      	movs	r3, #2
 800e3e0:	73fb      	strb	r3, [r7, #15]
 800e3e2:	e0f1      	b.n	800e5c8 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 800e3e4:	79ba      	ldrb	r2, [r7, #6]
 800e3e6:	79fb      	ldrb	r3, [r7, #7]
 800e3e8:	4940      	ldr	r1, [pc, #256]	; (800e4ec <MAP_searchCmdList+0x2d0>)
 800e3ea:	0152      	lsls	r2, r2, #5
 800e3ec:	440a      	add	r2, r1
 800e3ee:	4413      	add	r3, r2
 800e3f0:	781b      	ldrb	r3, [r3, #0]
 800e3f2:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800e3f6:	2b80      	cmp	r3, #128	; 0x80
 800e3f8:	d10d      	bne.n	800e416 <MAP_searchCmdList+0x1fa>
 800e3fa:	79ba      	ldrb	r2, [r7, #6]
 800e3fc:	79fb      	ldrb	r3, [r7, #7]
 800e3fe:	3b01      	subs	r3, #1
 800e400:	4939      	ldr	r1, [pc, #228]	; (800e4e8 <MAP_searchCmdList+0x2cc>)
 800e402:	0152      	lsls	r2, r2, #5
 800e404:	4413      	add	r3, r2
 800e406:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800e40a:	897a      	ldrh	r2, [r7, #10]
 800e40c:	429a      	cmp	r2, r3
 800e40e:	d102      	bne.n	800e416 <MAP_searchCmdList+0x1fa>
 800e410:	2303      	movs	r3, #3
 800e412:	73fb      	strb	r3, [r7, #15]
 800e414:	e0d8      	b.n	800e5c8 <MAP_searchCmdList+0x3ac>
			else   while (1);
 800e416:	e7fe      	b.n	800e416 <MAP_searchCmdList+0x1fa>
		}
		else if (en_staDir == SOUTH) {
 800e418:	797b      	ldrb	r3, [r7, #5]
 800e41a:	2b02      	cmp	r3, #2
 800e41c:	d16c      	bne.n	800e4f8 <MAP_searchCmdList+0x2dc>
			if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 800e41e:	79ba      	ldrb	r2, [r7, #6]
 800e420:	79fb      	ldrb	r3, [r7, #7]
 800e422:	4932      	ldr	r1, [pc, #200]	; (800e4ec <MAP_searchCmdList+0x2d0>)
 800e424:	0152      	lsls	r2, r2, #5
 800e426:	440a      	add	r2, r1
 800e428:	4413      	add	r3, r2
 800e42a:	781b      	ldrb	r3, [r3, #0]
 800e42c:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800e430:	2b40      	cmp	r3, #64	; 0x40
 800e432:	d10d      	bne.n	800e450 <MAP_searchCmdList+0x234>
 800e434:	79bb      	ldrb	r3, [r7, #6]
 800e436:	1e5a      	subs	r2, r3, #1
 800e438:	79fb      	ldrb	r3, [r7, #7]
 800e43a:	492b      	ldr	r1, [pc, #172]	; (800e4e8 <MAP_searchCmdList+0x2cc>)
 800e43c:	0152      	lsls	r2, r2, #5
 800e43e:	4413      	add	r3, r2
 800e440:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800e444:	897a      	ldrh	r2, [r7, #10]
 800e446:	429a      	cmp	r2, r3
 800e448:	d102      	bne.n	800e450 <MAP_searchCmdList+0x234>
 800e44a:	2302      	movs	r3, #2
 800e44c:	73fb      	strb	r3, [r7, #15]
 800e44e:	e0bb      	b.n	800e5c8 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 800e450:	79ba      	ldrb	r2, [r7, #6]
 800e452:	79fb      	ldrb	r3, [r7, #7]
 800e454:	4925      	ldr	r1, [pc, #148]	; (800e4ec <MAP_searchCmdList+0x2d0>)
 800e456:	0152      	lsls	r2, r2, #5
 800e458:	440a      	add	r2, r1
 800e45a:	4413      	add	r3, r2
 800e45c:	781b      	ldrb	r3, [r3, #0]
 800e45e:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800e462:	2b20      	cmp	r3, #32
 800e464:	d10d      	bne.n	800e482 <MAP_searchCmdList+0x266>
 800e466:	79ba      	ldrb	r2, [r7, #6]
 800e468:	79fb      	ldrb	r3, [r7, #7]
 800e46a:	3301      	adds	r3, #1
 800e46c:	491e      	ldr	r1, [pc, #120]	; (800e4e8 <MAP_searchCmdList+0x2cc>)
 800e46e:	0152      	lsls	r2, r2, #5
 800e470:	4413      	add	r3, r2
 800e472:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800e476:	897a      	ldrh	r2, [r7, #10]
 800e478:	429a      	cmp	r2, r3
 800e47a:	d102      	bne.n	800e482 <MAP_searchCmdList+0x266>
 800e47c:	2301      	movs	r3, #1
 800e47e:	73fb      	strb	r3, [r7, #15]
 800e480:	e0a2      	b.n	800e5c8 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 800e482:	79ba      	ldrb	r2, [r7, #6]
 800e484:	79fb      	ldrb	r3, [r7, #7]
 800e486:	4919      	ldr	r1, [pc, #100]	; (800e4ec <MAP_searchCmdList+0x2d0>)
 800e488:	0152      	lsls	r2, r2, #5
 800e48a:	440a      	add	r2, r1
 800e48c:	4413      	add	r3, r2
 800e48e:	781b      	ldrb	r3, [r3, #0]
 800e490:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800e494:	2b80      	cmp	r3, #128	; 0x80
 800e496:	d10d      	bne.n	800e4b4 <MAP_searchCmdList+0x298>
 800e498:	79ba      	ldrb	r2, [r7, #6]
 800e49a:	79fb      	ldrb	r3, [r7, #7]
 800e49c:	3b01      	subs	r3, #1
 800e49e:	4912      	ldr	r1, [pc, #72]	; (800e4e8 <MAP_searchCmdList+0x2cc>)
 800e4a0:	0152      	lsls	r2, r2, #5
 800e4a2:	4413      	add	r3, r2
 800e4a4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800e4a8:	897a      	ldrh	r2, [r7, #10]
 800e4aa:	429a      	cmp	r2, r3
 800e4ac:	d102      	bne.n	800e4b4 <MAP_searchCmdList+0x298>
 800e4ae:	2303      	movs	r3, #3
 800e4b0:	73fb      	strb	r3, [r7, #15]
 800e4b2:	e089      	b.n	800e5c8 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 800e4b4:	79ba      	ldrb	r2, [r7, #6]
 800e4b6:	79fb      	ldrb	r3, [r7, #7]
 800e4b8:	490c      	ldr	r1, [pc, #48]	; (800e4ec <MAP_searchCmdList+0x2d0>)
 800e4ba:	0152      	lsls	r2, r2, #5
 800e4bc:	440a      	add	r2, r1
 800e4be:	4413      	add	r3, r2
 800e4c0:	781b      	ldrb	r3, [r3, #0]
 800e4c2:	f003 0311 	and.w	r3, r3, #17
 800e4c6:	2b10      	cmp	r3, #16
 800e4c8:	d10d      	bne.n	800e4e6 <MAP_searchCmdList+0x2ca>
 800e4ca:	79bb      	ldrb	r3, [r7, #6]
 800e4cc:	1c5a      	adds	r2, r3, #1
 800e4ce:	79fb      	ldrb	r3, [r7, #7]
 800e4d0:	4905      	ldr	r1, [pc, #20]	; (800e4e8 <MAP_searchCmdList+0x2cc>)
 800e4d2:	0152      	lsls	r2, r2, #5
 800e4d4:	4413      	add	r3, r2
 800e4d6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800e4da:	897a      	ldrh	r2, [r7, #10]
 800e4dc:	429a      	cmp	r2, r3
 800e4de:	d102      	bne.n	800e4e6 <MAP_searchCmdList+0x2ca>
 800e4e0:	2300      	movs	r3, #0
 800e4e2:	73fb      	strb	r3, [r7, #15]
 800e4e4:	e070      	b.n	800e5c8 <MAP_searchCmdList+0x3ac>
			else   while (1);
 800e4e6:	e7fe      	b.n	800e4e6 <MAP_searchCmdList+0x2ca>
 800e4e8:	20000710 	.word	0x20000710
 800e4ec:	200002ec 	.word	0x200002ec
 800e4f0:	200002c9 	.word	0x200002c9
 800e4f4:	200002d1 	.word	0x200002d1
		}
		else if (en_staDir == WEST) {
 800e4f8:	797b      	ldrb	r3, [r7, #5]
 800e4fa:	2b03      	cmp	r3, #3
 800e4fc:	d164      	bne.n	800e5c8 <MAP_searchCmdList+0x3ac>
			if (((g_sysMap[uc_staY][uc_staX] & 0x88) == 0x80) && (us_cmap[uc_staY][uc_staX - 1] == us_high)) en_nowDir = WEST;
 800e4fe:	79ba      	ldrb	r2, [r7, #6]
 800e500:	79fb      	ldrb	r3, [r7, #7]
 800e502:	4950      	ldr	r1, [pc, #320]	; (800e644 <MAP_searchCmdList+0x428>)
 800e504:	0152      	lsls	r2, r2, #5
 800e506:	440a      	add	r2, r1
 800e508:	4413      	add	r3, r2
 800e50a:	781b      	ldrb	r3, [r3, #0]
 800e50c:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800e510:	2b80      	cmp	r3, #128	; 0x80
 800e512:	d10d      	bne.n	800e530 <MAP_searchCmdList+0x314>
 800e514:	79ba      	ldrb	r2, [r7, #6]
 800e516:	79fb      	ldrb	r3, [r7, #7]
 800e518:	3b01      	subs	r3, #1
 800e51a:	494b      	ldr	r1, [pc, #300]	; (800e648 <MAP_searchCmdList+0x42c>)
 800e51c:	0152      	lsls	r2, r2, #5
 800e51e:	4413      	add	r3, r2
 800e520:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800e524:	897a      	ldrh	r2, [r7, #10]
 800e526:	429a      	cmp	r2, r3
 800e528:	d102      	bne.n	800e530 <MAP_searchCmdList+0x314>
 800e52a:	2303      	movs	r3, #3
 800e52c:	73fb      	strb	r3, [r7, #15]
 800e52e:	e04b      	b.n	800e5c8 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x11) == 0x10) && (us_cmap[uc_staY + 1][uc_staX] == us_high)) en_nowDir = NORTH;
 800e530:	79ba      	ldrb	r2, [r7, #6]
 800e532:	79fb      	ldrb	r3, [r7, #7]
 800e534:	4943      	ldr	r1, [pc, #268]	; (800e644 <MAP_searchCmdList+0x428>)
 800e536:	0152      	lsls	r2, r2, #5
 800e538:	440a      	add	r2, r1
 800e53a:	4413      	add	r3, r2
 800e53c:	781b      	ldrb	r3, [r3, #0]
 800e53e:	f003 0311 	and.w	r3, r3, #17
 800e542:	2b10      	cmp	r3, #16
 800e544:	d10d      	bne.n	800e562 <MAP_searchCmdList+0x346>
 800e546:	79bb      	ldrb	r3, [r7, #6]
 800e548:	1c5a      	adds	r2, r3, #1
 800e54a:	79fb      	ldrb	r3, [r7, #7]
 800e54c:	493e      	ldr	r1, [pc, #248]	; (800e648 <MAP_searchCmdList+0x42c>)
 800e54e:	0152      	lsls	r2, r2, #5
 800e550:	4413      	add	r3, r2
 800e552:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800e556:	897a      	ldrh	r2, [r7, #10]
 800e558:	429a      	cmp	r2, r3
 800e55a:	d102      	bne.n	800e562 <MAP_searchCmdList+0x346>
 800e55c:	2300      	movs	r3, #0
 800e55e:	73fb      	strb	r3, [r7, #15]
 800e560:	e032      	b.n	800e5c8 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x44) == 0x40) && (us_cmap[uc_staY - 1][uc_staX] == us_high)) en_nowDir = SOUTH;
 800e562:	79ba      	ldrb	r2, [r7, #6]
 800e564:	79fb      	ldrb	r3, [r7, #7]
 800e566:	4937      	ldr	r1, [pc, #220]	; (800e644 <MAP_searchCmdList+0x428>)
 800e568:	0152      	lsls	r2, r2, #5
 800e56a:	440a      	add	r2, r1
 800e56c:	4413      	add	r3, r2
 800e56e:	781b      	ldrb	r3, [r3, #0]
 800e570:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800e574:	2b40      	cmp	r3, #64	; 0x40
 800e576:	d10d      	bne.n	800e594 <MAP_searchCmdList+0x378>
 800e578:	79bb      	ldrb	r3, [r7, #6]
 800e57a:	1e5a      	subs	r2, r3, #1
 800e57c:	79fb      	ldrb	r3, [r7, #7]
 800e57e:	4932      	ldr	r1, [pc, #200]	; (800e648 <MAP_searchCmdList+0x42c>)
 800e580:	0152      	lsls	r2, r2, #5
 800e582:	4413      	add	r3, r2
 800e584:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800e588:	897a      	ldrh	r2, [r7, #10]
 800e58a:	429a      	cmp	r2, r3
 800e58c:	d102      	bne.n	800e594 <MAP_searchCmdList+0x378>
 800e58e:	2302      	movs	r3, #2
 800e590:	73fb      	strb	r3, [r7, #15]
 800e592:	e019      	b.n	800e5c8 <MAP_searchCmdList+0x3ac>
			else if (((g_sysMap[uc_staY][uc_staX] & 0x22) == 0x20) && (us_cmap[uc_staY][uc_staX + 1] == us_high)) en_nowDir = EAST;
 800e594:	79ba      	ldrb	r2, [r7, #6]
 800e596:	79fb      	ldrb	r3, [r7, #7]
 800e598:	492a      	ldr	r1, [pc, #168]	; (800e644 <MAP_searchCmdList+0x428>)
 800e59a:	0152      	lsls	r2, r2, #5
 800e59c:	440a      	add	r2, r1
 800e59e:	4413      	add	r3, r2
 800e5a0:	781b      	ldrb	r3, [r3, #0]
 800e5a2:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800e5a6:	2b20      	cmp	r3, #32
 800e5a8:	d10d      	bne.n	800e5c6 <MAP_searchCmdList+0x3aa>
 800e5aa:	79ba      	ldrb	r2, [r7, #6]
 800e5ac:	79fb      	ldrb	r3, [r7, #7]
 800e5ae:	3301      	adds	r3, #1
 800e5b0:	4925      	ldr	r1, [pc, #148]	; (800e648 <MAP_searchCmdList+0x42c>)
 800e5b2:	0152      	lsls	r2, r2, #5
 800e5b4:	4413      	add	r3, r2
 800e5b6:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800e5ba:	897a      	ldrh	r2, [r7, #10]
 800e5bc:	429a      	cmp	r2, r3
 800e5be:	d102      	bne.n	800e5c6 <MAP_searchCmdList+0x3aa>
 800e5c0:	2301      	movs	r3, #1
 800e5c2:	73fb      	strb	r3, [r7, #15]
 800e5c4:	e000      	b.n	800e5c8 <MAP_searchCmdList+0x3ac>
			else   while (1);
 800e5c6:	e7fe      	b.n	800e5c6 <MAP_searchCmdList+0x3aa>
		}

		en_tempDir = (enMAP_HEAD_DIR)((en_nowDir - en_staDir) & (enMAP_HEAD_DIR)3);		// XV
 800e5c8:	7bfa      	ldrb	r2, [r7, #15]
 800e5ca:	797b      	ldrb	r3, [r7, #5]
 800e5cc:	1ad3      	subs	r3, r2, r3
 800e5ce:	b2db      	uxtb	r3, r3
 800e5d0:	f003 0303 	and.w	r3, r3, #3
 800e5d4:	727b      	strb	r3, [r7, #9]
		en_staDir = en_nowDir;
 800e5d6:	7bfb      	ldrb	r3, [r7, #15]
 800e5d8:	717b      	strb	r3, [r7, #5]

		if (en_nowDir == NORTH) uc_staY = uc_staY + 1;
 800e5da:	7bfb      	ldrb	r3, [r7, #15]
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	d103      	bne.n	800e5e8 <MAP_searchCmdList+0x3cc>
 800e5e0:	79bb      	ldrb	r3, [r7, #6]
 800e5e2:	3301      	adds	r3, #1
 800e5e4:	71bb      	strb	r3, [r7, #6]
 800e5e6:	e013      	b.n	800e610 <MAP_searchCmdList+0x3f4>
		else if (en_nowDir == EAST) uc_staX = uc_staX + 1;
 800e5e8:	7bfb      	ldrb	r3, [r7, #15]
 800e5ea:	2b01      	cmp	r3, #1
 800e5ec:	d103      	bne.n	800e5f6 <MAP_searchCmdList+0x3da>
 800e5ee:	79fb      	ldrb	r3, [r7, #7]
 800e5f0:	3301      	adds	r3, #1
 800e5f2:	71fb      	strb	r3, [r7, #7]
 800e5f4:	e00c      	b.n	800e610 <MAP_searchCmdList+0x3f4>
		else if (en_nowDir == SOUTH) uc_staY = uc_staY - 1;
 800e5f6:	7bfb      	ldrb	r3, [r7, #15]
 800e5f8:	2b02      	cmp	r3, #2
 800e5fa:	d103      	bne.n	800e604 <MAP_searchCmdList+0x3e8>
 800e5fc:	79bb      	ldrb	r3, [r7, #6]
 800e5fe:	3b01      	subs	r3, #1
 800e600:	71bb      	strb	r3, [r7, #6]
 800e602:	e005      	b.n	800e610 <MAP_searchCmdList+0x3f4>
		else if (en_nowDir == WEST) uc_staX = uc_staX - 1;
 800e604:	7bfb      	ldrb	r3, [r7, #15]
 800e606:	2b03      	cmp	r3, #3
 800e608:	d102      	bne.n	800e610 <MAP_searchCmdList+0x3f4>
 800e60a:	79fb      	ldrb	r3, [r7, #7]
 800e60c:	3b01      	subs	r3, #1
 800e60e:	71fb      	strb	r3, [r7, #7]

		en_staDir = en_nowDir;
 800e610:	7bfb      	ldrb	r3, [r7, #15]
 800e612:	717b      	strb	r3, [r7, #5]

//		if ((uc_staX == uc_endX) && (uc_staY == uc_endY)) break;
		if (us_cmap[uc_staY][uc_staX] == 0) {
 800e614:	79ba      	ldrb	r2, [r7, #6]
 800e616:	79fb      	ldrb	r3, [r7, #7]
 800e618:	490b      	ldr	r1, [pc, #44]	; (800e648 <MAP_searchCmdList+0x42c>)
 800e61a:	0152      	lsls	r2, r2, #5
 800e61c:	4413      	add	r3, r2
 800e61e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800e622:	2b00      	cmp	r3, #0
 800e624:	f47f ae0d 	bne.w	800e242 <MAP_searchCmdList+0x26>
			Return_X = 0;
 800e628:	4b08      	ldr	r3, [pc, #32]	; (800e64c <MAP_searchCmdList+0x430>)
 800e62a:	2200      	movs	r2, #0
 800e62c:	701a      	strb	r2, [r3, #0]
			Return_Y = 0;
 800e62e:	4b08      	ldr	r3, [pc, #32]	; (800e650 <MAP_searchCmdList+0x434>)
 800e630:	2200      	movs	r2, #0
 800e632:	701a      	strb	r2, [r3, #0]
		}
	}


	/* II */
	*en_endDir = en_staDir;
 800e634:	69fb      	ldr	r3, [r7, #28]
 800e636:	797a      	ldrb	r2, [r7, #5]
 800e638:	701a      	strb	r2, [r3, #0]
}
 800e63a:	bf00      	nop
 800e63c:	3710      	adds	r7, #16
 800e63e:	46bd      	mov	sp, r7
 800e640:	bc90      	pop	{r4, r7}
 800e642:	4770      	bx	lr
 800e644:	200002ec 	.word	0x200002ec
 800e648:	20000710 	.word	0x20000710
 800e64c:	200002c9 	.word	0x200002c9
 800e650:	200002d1 	.word	0x200002d1

0800e654 <FLASH_Lock>:
{
 800e654:	b480      	push	{r7}
 800e656:	af00      	add	r7, sp, #0
	FLASH->CR |= FLASH_CR_LOCK;
 800e658:	4b05      	ldr	r3, [pc, #20]	; (800e670 <FLASH_Lock+0x1c>)
 800e65a:	695b      	ldr	r3, [r3, #20]
 800e65c:	4a04      	ldr	r2, [pc, #16]	; (800e670 <FLASH_Lock+0x1c>)
 800e65e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800e662:	6153      	str	r3, [r2, #20]
}
 800e664:	bf00      	nop
 800e666:	46bd      	mov	sp, r7
 800e668:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e66c:	4770      	bx	lr
 800e66e:	bf00      	nop
 800e670:	40022000 	.word	0x40022000

0800e674 <FLASH_Unlock>:
{
 800e674:	b480      	push	{r7}
 800e676:	af00      	add	r7, sp, #0
	FLASH->KEYR = FLASH_KEY1;
 800e678:	4b05      	ldr	r3, [pc, #20]	; (800e690 <FLASH_Unlock+0x1c>)
 800e67a:	4a06      	ldr	r2, [pc, #24]	; (800e694 <FLASH_Unlock+0x20>)
 800e67c:	609a      	str	r2, [r3, #8]
	FLASH->KEYR = FLASH_KEY2;
 800e67e:	4b04      	ldr	r3, [pc, #16]	; (800e690 <FLASH_Unlock+0x1c>)
 800e680:	4a05      	ldr	r2, [pc, #20]	; (800e698 <FLASH_Unlock+0x24>)
 800e682:	609a      	str	r2, [r3, #8]
}
 800e684:	bf00      	nop
 800e686:	46bd      	mov	sp, r7
 800e688:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e68c:	4770      	bx	lr
 800e68e:	bf00      	nop
 800e690:	40022000 	.word	0x40022000
 800e694:	45670123 	.word	0x45670123
 800e698:	cdef89ab 	.word	0xcdef89ab

0800e69c <map_write>:


#include "search/map_flash.h"

void map_write(void)
{
 800e69c:	b580      	push	{r7, lr}
 800e69e:	b082      	sub	sp, #8
 800e6a0:	af00      	add	r7, sp, #0
	uint64_t *map_add;
	map_add = (uint64_t *)g_sysMap;
 800e6a2:	4b06      	ldr	r3, [pc, #24]	; (800e6bc <map_write+0x20>)
 800e6a4:	607b      	str	r3, [r7, #4]
	
	//DataFlash?C???[?X
//    FLASH_Erase(0x7F);  //reg127
	//?}?b?v?f?[?^??DataFlash???????
    FLASH_WriteData(0x7F,(uint32_t)sta_add_127, map_add, 32*32);
 800e6a6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800e6aa:	687a      	ldr	r2, [r7, #4]
 800e6ac:	4904      	ldr	r1, [pc, #16]	; (800e6c0 <map_write+0x24>)
 800e6ae:	207f      	movs	r0, #127	; 0x7f
 800e6b0:	f7f3 faa0 	bl	8001bf4 <FLASH_WriteData>
}
 800e6b4:	bf00      	nop
 800e6b6:	3708      	adds	r7, #8
 800e6b8:	46bd      	mov	sp, r7
 800e6ba:	bd80      	pop	{r7, pc}
 800e6bc:	200002ec 	.word	0x200002ec
 800e6c0:	0807f800 	.word	0x0807f800

0800e6c4 <map_copy>:

void map_copy(void)
{
 800e6c4:	b580      	push	{r7, lr}
 800e6c6:	b084      	sub	sp, #16
 800e6c8:	af00      	add	r7, sp, #0
    uint64_t *map_add;
    map_add = (uint64_t *)&g_sysMap;
 800e6ca:	4b0f      	ldr	r3, [pc, #60]	; (800e708 <map_copy+0x44>)
 800e6cc:	60fb      	str	r3, [r7, #12]
    uint32_t read_address = sta_add_127;
 800e6ce:	4b0f      	ldr	r3, [pc, #60]	; (800e70c <map_copy+0x48>)
 800e6d0:	60bb      	str	r3, [r7, #8]

    for (uint16_t i = 0;i<MAP_X_SIZE*MAP_Y_SIZE;i += 8){
 800e6d2:	2300      	movs	r3, #0
 800e6d4:	80fb      	strh	r3, [r7, #6]
 800e6d6:	e00d      	b.n	800e6f4 <map_copy+0x30>
	    FLASH_ReadData(read_address, map_add, 8);
 800e6d8:	2208      	movs	r2, #8
 800e6da:	68f9      	ldr	r1, [r7, #12]
 800e6dc:	68b8      	ldr	r0, [r7, #8]
 800e6de:	f7f3 faaf 	bl	8001c40 <FLASH_ReadData>
	    read_address +=8;
 800e6e2:	68bb      	ldr	r3, [r7, #8]
 800e6e4:	3308      	adds	r3, #8
 800e6e6:	60bb      	str	r3, [r7, #8]
	    map_add++;
 800e6e8:	68fb      	ldr	r3, [r7, #12]
 800e6ea:	3308      	adds	r3, #8
 800e6ec:	60fb      	str	r3, [r7, #12]
    for (uint16_t i = 0;i<MAP_X_SIZE*MAP_Y_SIZE;i += 8){
 800e6ee:	88fb      	ldrh	r3, [r7, #6]
 800e6f0:	3308      	adds	r3, #8
 800e6f2:	80fb      	strh	r3, [r7, #6]
 800e6f4:	88fb      	ldrh	r3, [r7, #6]
 800e6f6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800e6fa:	d3ed      	bcc.n	800e6d8 <map_copy+0x14>
    }
}
 800e6fc:	bf00      	nop
 800e6fe:	bf00      	nop
 800e700:	3710      	adds	r7, #16
 800e702:	46bd      	mov	sp, r7
 800e704:	bd80      	pop	{r7, pc}
 800e706:	bf00      	nop
 800e708:	200002ec 	.word	0x200002ec
 800e70c:	0807f800 	.word	0x0807f800

0800e710 <map_erase>:

void map_erase(void)
{
 800e710:	b580      	push	{r7, lr}
 800e712:	af00      	add	r7, sp, #0
	FLASH_Unlock();
 800e714:	f7ff ffae 	bl	800e674 <FLASH_Unlock>
	FLASH_Erase(0x7F);
 800e718:	207f      	movs	r0, #127	; 0x7f
 800e71a:	f7f3 f9ff 	bl	8001b1c <FLASH_Erase>
	FLASH_Lock();
 800e71e:	f7ff ff99 	bl	800e654 <FLASH_Lock>
}
 800e722:	bf00      	nop
 800e724:	bd80      	pop	{r7, pc}
	...

0800e728 <MAP_init>:
stMAP_KNOWN		st_known = { 0,FALSE };

uint8_t			SLA_count = 10;

void MAP_init( void )
{
 800e728:	b580      	push	{r7, lr}
 800e72a:	af00      	add	r7, sp, #0
//	uint8_t uc_dummy[ MAP_Y_SIZE ][ MAP_X_SIZE ];			// ???H?f?[?^

	/* ???W?A?????A???H?????????? */
	en_Head		= NORTH;
 800e72c:	4b09      	ldr	r3, [pc, #36]	; (800e754 <MAP_init+0x2c>)
 800e72e:	2200      	movs	r2, #0
 800e730:	701a      	strb	r2, [r3, #0]
	mx		= 0;
 800e732:	4b09      	ldr	r3, [pc, #36]	; (800e758 <MAP_init+0x30>)
 800e734:	2200      	movs	r2, #0
 800e736:	701a      	strb	r2, [r3, #0]
	my		= 0;
 800e738:	4b08      	ldr	r3, [pc, #32]	; (800e75c <MAP_init+0x34>)
 800e73a:	2200      	movs	r2, #0
 800e73c:	701a      	strb	r2, [r3, #0]
	MAP_clearMap();
 800e73e:	f000 f913 	bl	800e968 <MAP_clearMap>
	
	/* ???s?p?p?????[?^ */
	f_MoveBackDist = 0;
 800e742:	4b07      	ldr	r3, [pc, #28]	; (800e760 <MAP_init+0x38>)
 800e744:	f04f 0200 	mov.w	r2, #0
 800e748:	601a      	str	r2, [r3, #0]
	uc_SlaCnt = 0;
 800e74a:	4b06      	ldr	r3, [pc, #24]	; (800e764 <MAP_init+0x3c>)
 800e74c:	2200      	movs	r2, #0
 800e74e:	701a      	strb	r2, [r3, #0]

}
 800e750:	bf00      	nop
 800e752:	bd80      	pop	{r7, pc}
 800e754:	200093c8 	.word	0x200093c8
 800e758:	200093cb 	.word	0x200093cb
 800e75c:	200093c1 	.word	0x200093c1
 800e760:	200093c4 	.word	0x200093c4
 800e764:	200002ba 	.word	0x200002ba

0800e768 <MAP_Goal_init>:

void MAP_Goal_init( void )
{
 800e768:	b480      	push	{r7}
 800e76a:	af00      	add	r7, sp, #0
	GOAL_MAP_X = GOAL_MAP_X_def;
 800e76c:	4b05      	ldr	r3, [pc, #20]	; (800e784 <MAP_Goal_init+0x1c>)
 800e76e:	2207      	movs	r2, #7
 800e770:	701a      	strb	r2, [r3, #0]
	GOAL_MAP_Y = GOAL_MAP_Y_def;
 800e772:	4b05      	ldr	r3, [pc, #20]	; (800e788 <MAP_Goal_init+0x20>)
 800e774:	2207      	movs	r2, #7
 800e776:	701a      	strb	r2, [r3, #0]
}
 800e778:	bf00      	nop
 800e77a:	46bd      	mov	sp, r7
 800e77c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e780:	4770      	bx	lr
 800e782:	bf00      	nop
 800e784:	200093c0 	.word	0x200093c0
 800e788:	200093c9 	.word	0x200093c9

0800e78c <MAP_setPos>:

//	Storage_Clear( sizeof(g_sysMap), ADR_MAP );			// ?f?[?^?Z?[?u
}

void MAP_setPos( uint8_t uc_x, uint8_t uc_y, enMAP_HEAD_DIR en_dir )
{
 800e78c:	b580      	push	{r7, lr}
 800e78e:	b082      	sub	sp, #8
 800e790:	af00      	add	r7, sp, #0
 800e792:	4603      	mov	r3, r0
 800e794:	71fb      	strb	r3, [r7, #7]
 800e796:	460b      	mov	r3, r1
 800e798:	71bb      	strb	r3, [r7, #6]
 800e79a:	4613      	mov	r3, r2
 800e79c:	717b      	strb	r3, [r7, #5]
	mx		= uc_x;
 800e79e:	4a09      	ldr	r2, [pc, #36]	; (800e7c4 <MAP_setPos+0x38>)
 800e7a0:	79fb      	ldrb	r3, [r7, #7]
 800e7a2:	7013      	strb	r3, [r2, #0]
	my		= uc_y;
 800e7a4:	4a08      	ldr	r2, [pc, #32]	; (800e7c8 <MAP_setPos+0x3c>)
 800e7a6:	79bb      	ldrb	r3, [r7, #6]
 800e7a8:	7013      	strb	r3, [r2, #0]
	en_Head		= en_dir;
 800e7aa:	4a08      	ldr	r2, [pc, #32]	; (800e7cc <MAP_setPos+0x40>)
 800e7ac:	797b      	ldrb	r3, [r7, #5]
 800e7ae:	7013      	strb	r3, [r2, #0]
	
	MAP_setCmdPos( uc_x, uc_y, en_dir );
 800e7b0:	797a      	ldrb	r2, [r7, #5]
 800e7b2:	79b9      	ldrb	r1, [r7, #6]
 800e7b4:	79fb      	ldrb	r3, [r7, #7]
 800e7b6:	4618      	mov	r0, r3
 800e7b8:	f7fd fe64 	bl	800c484 <MAP_setCmdPos>

}
 800e7bc:	bf00      	nop
 800e7be:	3708      	adds	r7, #8
 800e7c0:	46bd      	mov	sp, r7
 800e7c2:	bd80      	pop	{r7, pc}
 800e7c4:	200093cb 	.word	0x200093cb
 800e7c8:	200093c1 	.word	0x200093c1
 800e7cc:	200093c8 	.word	0x200093c8

0800e7d0 <MAP_showLog>:

void MAP_showLog( void )
{
 800e7d0:	b580      	push	{r7, lr}
 800e7d2:	b082      	sub	sp, #8
 800e7d4:	af00      	add	r7, sp, #0
	uint8_t	c_data;
	
	/* ---------- */
	/*  ???H  */
	/* ---------- */
	printf("\n\r  /* ---------- */   ");
 800e7d6:	4857      	ldr	r0, [pc, #348]	; (800e934 <MAP_showLog+0x164>)
 800e7d8:	f004 f8b6 	bl	8012948 <iprintf>
	printf("\n\r  /*  ???H  */   ");
 800e7dc:	4856      	ldr	r0, [pc, #344]	; (800e938 <MAP_showLog+0x168>)
 800e7de:	f004 f8b3 	bl	8012948 <iprintf>
	printf("\n\r  /* ---------- */   ");
 800e7e2:	4854      	ldr	r0, [pc, #336]	; (800e934 <MAP_showLog+0x164>)
 800e7e4:	f004 f8b0 	bl	8012948 <iprintf>

	printf("\n\r     ");
 800e7e8:	4854      	ldr	r0, [pc, #336]	; (800e93c <MAP_showLog+0x16c>)
 800e7ea:	f004 f8ad 	bl	8012948 <iprintf>
	for( x=0; x<MAP_X_SIZE; x++){
 800e7ee:	2300      	movs	r3, #0
 800e7f0:	80fb      	strh	r3, [r7, #6]
 800e7f2:	e008      	b.n	800e806 <MAP_showLog+0x36>
		printf("._");
 800e7f4:	4852      	ldr	r0, [pc, #328]	; (800e940 <MAP_showLog+0x170>)
 800e7f6:	f004 f8a7 	bl	8012948 <iprintf>
	for( x=0; x<MAP_X_SIZE; x++){
 800e7fa:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e7fe:	b29b      	uxth	r3, r3
 800e800:	3301      	adds	r3, #1
 800e802:	b29b      	uxth	r3, r3
 800e804:	80fb      	strh	r3, [r7, #6]
 800e806:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e80a:	2b1f      	cmp	r3, #31
 800e80c:	ddf2      	ble.n	800e7f4 <MAP_showLog+0x24>
	}
	printf(".\n\r");
 800e80e:	484d      	ldr	r0, [pc, #308]	; (800e944 <MAP_showLog+0x174>)
 800e810:	f004 f89a 	bl	8012948 <iprintf>
	
	for( y=MAP_Y_SIZE-1; y>-1; y-- ){
 800e814:	231f      	movs	r3, #31
 800e816:	80bb      	strh	r3, [r7, #4]
 800e818:	e05f      	b.n	800e8da <MAP_showLog+0x10a>
		
		printf("   %2d",y);
 800e81a:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800e81e:	4619      	mov	r1, r3
 800e820:	4849      	ldr	r0, [pc, #292]	; (800e948 <MAP_showLog+0x178>)
 800e822:	f004 f891 	bl	8012948 <iprintf>
		for( x=0; x<MAP_X_SIZE; x++){
 800e826:	2300      	movs	r3, #0
 800e828:	80fb      	strh	r3, [r7, #6]
 800e82a:	e027      	b.n	800e87c <MAP_showLog+0xac>
			c_data = (uint8_t)g_sysMap[y][x];
 800e82c:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800e830:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e834:	4945      	ldr	r1, [pc, #276]	; (800e94c <MAP_showLog+0x17c>)
 800e836:	0152      	lsls	r2, r2, #5
 800e838:	440a      	add	r2, r1
 800e83a:	4413      	add	r3, r2
 800e83c:	781b      	ldrb	r3, [r3, #0]
 800e83e:	70fb      	strb	r3, [r7, #3]
			if ( ( c_data & 0x08 ) == 0 ){
 800e840:	78fb      	ldrb	r3, [r7, #3]
 800e842:	f003 0308 	and.w	r3, r3, #8
 800e846:	2b00      	cmp	r3, #0
 800e848:	d103      	bne.n	800e852 <MAP_showLog+0x82>
				printf(".");
 800e84a:	202e      	movs	r0, #46	; 0x2e
 800e84c:	f004 f894 	bl	8012978 <putchar>
 800e850:	e002      	b.n	800e858 <MAP_showLog+0x88>
			}
			else{
				printf("|");
 800e852:	207c      	movs	r0, #124	; 0x7c
 800e854:	f004 f890 	bl	8012978 <putchar>
			}
			if ( ( c_data & 0x04 ) == 0 ){
 800e858:	78fb      	ldrb	r3, [r7, #3]
 800e85a:	f003 0304 	and.w	r3, r3, #4
 800e85e:	2b00      	cmp	r3, #0
 800e860:	d103      	bne.n	800e86a <MAP_showLog+0x9a>
				printf(" ");
 800e862:	2020      	movs	r0, #32
 800e864:	f004 f888 	bl	8012978 <putchar>
 800e868:	e002      	b.n	800e870 <MAP_showLog+0xa0>
			}
			else{
				printf("_");
 800e86a:	205f      	movs	r0, #95	; 0x5f
 800e86c:	f004 f884 	bl	8012978 <putchar>
		for( x=0; x<MAP_X_SIZE; x++){
 800e870:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e874:	b29b      	uxth	r3, r3
 800e876:	3301      	adds	r3, #1
 800e878:	b29b      	uxth	r3, r3
 800e87a:	80fb      	strh	r3, [r7, #6]
 800e87c:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e880:	2b1f      	cmp	r3, #31
 800e882:	ddd3      	ble.n	800e82c <MAP_showLog+0x5c>
			}
		}
		printf("|   ");
 800e884:	4832      	ldr	r0, [pc, #200]	; (800e950 <MAP_showLog+0x180>)
 800e886:	f004 f85f 	bl	8012948 <iprintf>
		
		for( x=0; x<MAP_X_SIZE; x++ ){
 800e88a:	2300      	movs	r3, #0
 800e88c:	80fb      	strh	r3, [r7, #6]
 800e88e:	e017      	b.n	800e8c0 <MAP_showLog+0xf0>
			c_data = g_sysMap[y][x];
 800e890:	f9b7 2004 	ldrsh.w	r2, [r7, #4]
 800e894:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e898:	492c      	ldr	r1, [pc, #176]	; (800e94c <MAP_showLog+0x17c>)
 800e89a:	0152      	lsls	r2, r2, #5
 800e89c:	440a      	add	r2, r1
 800e89e:	4413      	add	r3, r2
 800e8a0:	781b      	ldrb	r3, [r3, #0]
 800e8a2:	70fb      	strb	r3, [r7, #3]
			c_data = c_data >> 4;
 800e8a4:	78fb      	ldrb	r3, [r7, #3]
 800e8a6:	091b      	lsrs	r3, r3, #4
 800e8a8:	70fb      	strb	r3, [r7, #3]
			printf("%x", c_data);
 800e8aa:	78fb      	ldrb	r3, [r7, #3]
 800e8ac:	4619      	mov	r1, r3
 800e8ae:	4829      	ldr	r0, [pc, #164]	; (800e954 <MAP_showLog+0x184>)
 800e8b0:	f004 f84a 	bl	8012948 <iprintf>
		for( x=0; x<MAP_X_SIZE; x++ ){
 800e8b4:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e8b8:	b29b      	uxth	r3, r3
 800e8ba:	3301      	adds	r3, #1
 800e8bc:	b29b      	uxth	r3, r3
 800e8be:	80fb      	strh	r3, [r7, #6]
 800e8c0:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e8c4:	2b1f      	cmp	r3, #31
 800e8c6:	dde3      	ble.n	800e890 <MAP_showLog+0xc0>
		}
		
		printf("\n\r");
 800e8c8:	4823      	ldr	r0, [pc, #140]	; (800e958 <MAP_showLog+0x188>)
 800e8ca:	f004 f83d 	bl	8012948 <iprintf>
	for( y=MAP_Y_SIZE-1; y>-1; y-- ){
 800e8ce:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800e8d2:	b29b      	uxth	r3, r3
 800e8d4:	3b01      	subs	r3, #1
 800e8d6:	b29b      	uxth	r3, r3
 800e8d8:	80bb      	strh	r3, [r7, #4]
 800e8da:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800e8de:	2b00      	cmp	r3, #0
 800e8e0:	da9b      	bge.n	800e81a <MAP_showLog+0x4a>
	}
	
	printf("     ");
 800e8e2:	481e      	ldr	r0, [pc, #120]	; (800e95c <MAP_showLog+0x18c>)
 800e8e4:	f004 f830 	bl	8012948 <iprintf>
	for( x=0; x<MAP_X_SIZE; x++){
 800e8e8:	2300      	movs	r3, #0
 800e8ea:	80fb      	strh	r3, [r7, #6]
 800e8ec:	e017      	b.n	800e91e <MAP_showLog+0x14e>
		printf("%2d",x%10);
 800e8ee:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 800e8f2:	4b1b      	ldr	r3, [pc, #108]	; (800e960 <MAP_showLog+0x190>)
 800e8f4:	fb83 1302 	smull	r1, r3, r3, r2
 800e8f8:	1099      	asrs	r1, r3, #2
 800e8fa:	17d3      	asrs	r3, r2, #31
 800e8fc:	1ac9      	subs	r1, r1, r3
 800e8fe:	460b      	mov	r3, r1
 800e900:	009b      	lsls	r3, r3, #2
 800e902:	440b      	add	r3, r1
 800e904:	005b      	lsls	r3, r3, #1
 800e906:	1ad3      	subs	r3, r2, r3
 800e908:	b21b      	sxth	r3, r3
 800e90a:	4619      	mov	r1, r3
 800e90c:	4815      	ldr	r0, [pc, #84]	; (800e964 <MAP_showLog+0x194>)
 800e90e:	f004 f81b 	bl	8012948 <iprintf>
	for( x=0; x<MAP_X_SIZE; x++){
 800e912:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e916:	b29b      	uxth	r3, r3
 800e918:	3301      	adds	r3, #1
 800e91a:	b29b      	uxth	r3, r3
 800e91c:	80fb      	strh	r3, [r7, #6]
 800e91e:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 800e922:	2b1f      	cmp	r3, #31
 800e924:	dde3      	ble.n	800e8ee <MAP_showLog+0x11e>
	}
	printf("\n\r");
 800e926:	480c      	ldr	r0, [pc, #48]	; (800e958 <MAP_showLog+0x188>)
 800e928:	f004 f80e 	bl	8012948 <iprintf>

}
 800e92c:	bf00      	nop
 800e92e:	3708      	adds	r7, #8
 800e930:	46bd      	mov	sp, r7
 800e932:	bd80      	pop	{r7, pc}
 800e934:	08017dc4 	.word	0x08017dc4
 800e938:	08017ddc 	.word	0x08017ddc
 800e93c:	08017dfc 	.word	0x08017dfc
 800e940:	08017e04 	.word	0x08017e04
 800e944:	08017e08 	.word	0x08017e08
 800e948:	08017e0c 	.word	0x08017e0c
 800e94c:	200002ec 	.word	0x200002ec
 800e950:	08017e14 	.word	0x08017e14
 800e954:	08017e1c 	.word	0x08017e1c
 800e958:	08017e20 	.word	0x08017e20
 800e95c:	08017e24 	.word	0x08017e24
 800e960:	66666667 	.word	0x66666667
 800e964:	08017e2c 	.word	0x08017e2c

0800e968 <MAP_clearMap>:
		printf("\n\r");
	}
}

void MAP_clearMap( void )
{
 800e968:	b480      	push	{r7}
 800e96a:	b083      	sub	sp, #12
 800e96c:	af00      	add	r7, sp, #0
	uint16_t	x, y;
	uint8_t	uc_data;

	/* ???}?b?v?f?[?^??T?????? */
	for ( y = 0; y < MAP_Y_SIZE; y++){
 800e96e:	2300      	movs	r3, #0
 800e970:	80bb      	strh	r3, [r7, #4]
 800e972:	e059      	b.n	800ea28 <MAP_clearMap+0xc0>
		for( x = 0; x < MAP_X_SIZE; x++){
 800e974:	2300      	movs	r3, #0
 800e976:	80fb      	strh	r3, [r7, #6]
 800e978:	e050      	b.n	800ea1c <MAP_clearMap+0xb4>
			uc_data = 0x00;
 800e97a:	2300      	movs	r3, #0
 800e97c:	70fb      	strb	r3, [r7, #3]
			if ( ( x == 0) && ( y == 0 ) ) uc_data = 0xfe;
 800e97e:	88fb      	ldrh	r3, [r7, #6]
 800e980:	2b00      	cmp	r3, #0
 800e982:	d105      	bne.n	800e990 <MAP_clearMap+0x28>
 800e984:	88bb      	ldrh	r3, [r7, #4]
 800e986:	2b00      	cmp	r3, #0
 800e988:	d102      	bne.n	800e990 <MAP_clearMap+0x28>
 800e98a:	23fe      	movs	r3, #254	; 0xfe
 800e98c:	70fb      	strb	r3, [r7, #3]
 800e98e:	e03a      	b.n	800ea06 <MAP_clearMap+0x9e>
			else if ( ( x == 1 ) && ( y == 0 ) ) uc_data = 0xcc;
 800e990:	88fb      	ldrh	r3, [r7, #6]
 800e992:	2b01      	cmp	r3, #1
 800e994:	d105      	bne.n	800e9a2 <MAP_clearMap+0x3a>
 800e996:	88bb      	ldrh	r3, [r7, #4]
 800e998:	2b00      	cmp	r3, #0
 800e99a:	d102      	bne.n	800e9a2 <MAP_clearMap+0x3a>
 800e99c:	23cc      	movs	r3, #204	; 0xcc
 800e99e:	70fb      	strb	r3, [r7, #3]
 800e9a0:	e031      	b.n	800ea06 <MAP_clearMap+0x9e>
			else if ( ( x == (MAP_X_SIZE-1) ) && ( y == 0 ) ) uc_data = 0x66;
 800e9a2:	88fb      	ldrh	r3, [r7, #6]
 800e9a4:	2b1f      	cmp	r3, #31
 800e9a6:	d105      	bne.n	800e9b4 <MAP_clearMap+0x4c>
 800e9a8:	88bb      	ldrh	r3, [r7, #4]
 800e9aa:	2b00      	cmp	r3, #0
 800e9ac:	d102      	bne.n	800e9b4 <MAP_clearMap+0x4c>
 800e9ae:	2366      	movs	r3, #102	; 0x66
 800e9b0:	70fb      	strb	r3, [r7, #3]
 800e9b2:	e028      	b.n	800ea06 <MAP_clearMap+0x9e>
			else if ( ( x == 0 ) && ( y == (MAP_Y_SIZE-1) ) ) uc_data = 0x99;
 800e9b4:	88fb      	ldrh	r3, [r7, #6]
 800e9b6:	2b00      	cmp	r3, #0
 800e9b8:	d105      	bne.n	800e9c6 <MAP_clearMap+0x5e>
 800e9ba:	88bb      	ldrh	r3, [r7, #4]
 800e9bc:	2b1f      	cmp	r3, #31
 800e9be:	d102      	bne.n	800e9c6 <MAP_clearMap+0x5e>
 800e9c0:	2399      	movs	r3, #153	; 0x99
 800e9c2:	70fb      	strb	r3, [r7, #3]
 800e9c4:	e01f      	b.n	800ea06 <MAP_clearMap+0x9e>
			else if ( ( x == (MAP_X_SIZE-1) ) && ( y == (MAP_Y_SIZE-1) ) ) uc_data = 0x33;
 800e9c6:	88fb      	ldrh	r3, [r7, #6]
 800e9c8:	2b1f      	cmp	r3, #31
 800e9ca:	d105      	bne.n	800e9d8 <MAP_clearMap+0x70>
 800e9cc:	88bb      	ldrh	r3, [r7, #4]
 800e9ce:	2b1f      	cmp	r3, #31
 800e9d0:	d102      	bne.n	800e9d8 <MAP_clearMap+0x70>
 800e9d2:	2333      	movs	r3, #51	; 0x33
 800e9d4:	70fb      	strb	r3, [r7, #3]
 800e9d6:	e016      	b.n	800ea06 <MAP_clearMap+0x9e>
			else if ( x == 0 ) uc_data = 0x88;
 800e9d8:	88fb      	ldrh	r3, [r7, #6]
 800e9da:	2b00      	cmp	r3, #0
 800e9dc:	d102      	bne.n	800e9e4 <MAP_clearMap+0x7c>
 800e9de:	2388      	movs	r3, #136	; 0x88
 800e9e0:	70fb      	strb	r3, [r7, #3]
 800e9e2:	e010      	b.n	800ea06 <MAP_clearMap+0x9e>
			else if ( x == (MAP_X_SIZE-1) ) uc_data = 0x22;
 800e9e4:	88fb      	ldrh	r3, [r7, #6]
 800e9e6:	2b1f      	cmp	r3, #31
 800e9e8:	d102      	bne.n	800e9f0 <MAP_clearMap+0x88>
 800e9ea:	2322      	movs	r3, #34	; 0x22
 800e9ec:	70fb      	strb	r3, [r7, #3]
 800e9ee:	e00a      	b.n	800ea06 <MAP_clearMap+0x9e>
			else if ( y == 0 ) uc_data = 0x44;
 800e9f0:	88bb      	ldrh	r3, [r7, #4]
 800e9f2:	2b00      	cmp	r3, #0
 800e9f4:	d102      	bne.n	800e9fc <MAP_clearMap+0x94>
 800e9f6:	2344      	movs	r3, #68	; 0x44
 800e9f8:	70fb      	strb	r3, [r7, #3]
 800e9fa:	e004      	b.n	800ea06 <MAP_clearMap+0x9e>
			else if ( y == (MAP_Y_SIZE-1) ) uc_data = 0x11;
 800e9fc:	88bb      	ldrh	r3, [r7, #4]
 800e9fe:	2b1f      	cmp	r3, #31
 800ea00:	d101      	bne.n	800ea06 <MAP_clearMap+0x9e>
 800ea02:	2311      	movs	r3, #17
 800ea04:	70fb      	strb	r3, [r7, #3]
			g_sysMap[y][x] = uc_data;
 800ea06:	88ba      	ldrh	r2, [r7, #4]
 800ea08:	88fb      	ldrh	r3, [r7, #6]
 800ea0a:	490c      	ldr	r1, [pc, #48]	; (800ea3c <MAP_clearMap+0xd4>)
 800ea0c:	0152      	lsls	r2, r2, #5
 800ea0e:	440a      	add	r2, r1
 800ea10:	4413      	add	r3, r2
 800ea12:	78fa      	ldrb	r2, [r7, #3]
 800ea14:	701a      	strb	r2, [r3, #0]
		for( x = 0; x < MAP_X_SIZE; x++){
 800ea16:	88fb      	ldrh	r3, [r7, #6]
 800ea18:	3301      	adds	r3, #1
 800ea1a:	80fb      	strh	r3, [r7, #6]
 800ea1c:	88fb      	ldrh	r3, [r7, #6]
 800ea1e:	2b1f      	cmp	r3, #31
 800ea20:	d9ab      	bls.n	800e97a <MAP_clearMap+0x12>
	for ( y = 0; y < MAP_Y_SIZE; y++){
 800ea22:	88bb      	ldrh	r3, [r7, #4]
 800ea24:	3301      	adds	r3, #1
 800ea26:	80bb      	strh	r3, [r7, #4]
 800ea28:	88bb      	ldrh	r3, [r7, #4]
 800ea2a:	2b1f      	cmp	r3, #31
 800ea2c:	d9a2      	bls.n	800e974 <MAP_clearMap+0xc>
		}
	}

}
 800ea2e:	bf00      	nop
 800ea30:	bf00      	nop
 800ea32:	370c      	adds	r7, #12
 800ea34:	46bd      	mov	sp, r7
 800ea36:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ea3a:	4770      	bx	lr
 800ea3c:	200002ec 	.word	0x200002ec

0800ea40 <MAP_getWallData>:

uint8_t MAP_getWallData( void )
{
 800ea40:	b580      	push	{r7, lr}
 800ea42:	b082      	sub	sp, #8
 800ea44:	af00      	add	r7, sp, #0
	uint8_t	 uc_wall;

//	LED_offAll();			// debug

	// ?Z???T?????
	uc_wall = 0;
 800ea46:	2300      	movs	r3, #0
 800ea48:	71fb      	strb	r3, [r7, #7]
	if( TRUE == DIST_isWall_FRONT() ){
 800ea4a:	f7fc fd5b 	bl	800b504 <DIST_isWall_FRONT>
 800ea4e:	4603      	mov	r3, r0
 800ea50:	2b00      	cmp	r3, #0
 800ea52:	d003      	beq.n	800ea5c <MAP_getWallData+0x1c>
		uc_wall = uc_wall | 0x11;
 800ea54:	79fb      	ldrb	r3, [r7, #7]
 800ea56:	f043 0311 	orr.w	r3, r3, #17
 800ea5a:	71fb      	strb	r3, [r7, #7]
//		LED_on(LED3);			// debug
//		LED_on(LED2);			// debug
	}
	if( TRUE == DIST_isWall_L_SIDE() ){
 800ea5c:	f7fc fd84 	bl	800b568 <DIST_isWall_L_SIDE>
 800ea60:	4603      	mov	r3, r0
 800ea62:	2b00      	cmp	r3, #0
 800ea64:	d003      	beq.n	800ea6e <MAP_getWallData+0x2e>
//		LED_on(LED0);			// debug
		uc_wall = uc_wall | 0x88;
 800ea66:	79fb      	ldrb	r3, [r7, #7]
 800ea68:	f063 0377 	orn	r3, r3, #119	; 0x77
 800ea6c:	71fb      	strb	r3, [r7, #7]
	}
	if( TRUE == DIST_isWall_R_SIDE() ){
 800ea6e:	f7fc fd65 	bl	800b53c <DIST_isWall_R_SIDE>
 800ea72:	4603      	mov	r3, r0
 800ea74:	2b00      	cmp	r3, #0
 800ea76:	d003      	beq.n	800ea80 <MAP_getWallData+0x40>
//		LED_on(LED1);			// debug
		uc_wall = uc_wall | 0x22;
 800ea78:	79fb      	ldrb	r3, [r7, #7]
 800ea7a:	f043 0322 	orr.w	r3, r3, #34	; 0x22
 800ea7e:	71fb      	strb	r3, [r7, #7]
	}

	// ?}?E?X?i?s???????Z???T?f?[?^??????f?[?^???
	if		( en_Head == EAST ){
 800ea80:	4b0f      	ldr	r3, [pc, #60]	; (800eac0 <MAP_getWallData+0x80>)
 800ea82:	781b      	ldrb	r3, [r3, #0]
 800ea84:	2b01      	cmp	r3, #1
 800ea86:	d103      	bne.n	800ea90 <MAP_getWallData+0x50>
		uc_wall = uc_wall >> 3;
 800ea88:	79fb      	ldrb	r3, [r7, #7]
 800ea8a:	08db      	lsrs	r3, r3, #3
 800ea8c:	71fb      	strb	r3, [r7, #7]
 800ea8e:	e00e      	b.n	800eaae <MAP_getWallData+0x6e>
	}
	else if ( en_Head == SOUTH ){
 800ea90:	4b0b      	ldr	r3, [pc, #44]	; (800eac0 <MAP_getWallData+0x80>)
 800ea92:	781b      	ldrb	r3, [r3, #0]
 800ea94:	2b02      	cmp	r3, #2
 800ea96:	d103      	bne.n	800eaa0 <MAP_getWallData+0x60>
		uc_wall = uc_wall >> 2;
 800ea98:	79fb      	ldrb	r3, [r7, #7]
 800ea9a:	089b      	lsrs	r3, r3, #2
 800ea9c:	71fb      	strb	r3, [r7, #7]
 800ea9e:	e006      	b.n	800eaae <MAP_getWallData+0x6e>
	}
	else if ( en_Head == WEST ){
 800eaa0:	4b07      	ldr	r3, [pc, #28]	; (800eac0 <MAP_getWallData+0x80>)
 800eaa2:	781b      	ldrb	r3, [r3, #0]
 800eaa4:	2b03      	cmp	r3, #3
 800eaa6:	d102      	bne.n	800eaae <MAP_getWallData+0x6e>
		uc_wall = uc_wall >> 1;
 800eaa8:	79fb      	ldrb	r3, [r7, #7]
 800eaaa:	085b      	lsrs	r3, r3, #1
 800eaac:	71fb      	strb	r3, [r7, #7]
	}

	//	?T???t???O??
	return ( uc_wall | 0xf0 );
 800eaae:	79fb      	ldrb	r3, [r7, #7]
 800eab0:	f063 030f 	orn	r3, r3, #15
 800eab4:	b2db      	uxtb	r3, r3
}
 800eab6:	4618      	mov	r0, r3
 800eab8:	3708      	adds	r7, #8
 800eaba:	46bd      	mov	sp, r7
 800eabc:	bd80      	pop	{r7, pc}
 800eabe:	bf00      	nop
 800eac0:	200093c8 	.word	0x200093c8

0800eac4 <MAP_makeMapData>:

void MAP_makeMapData( void )
{
 800eac4:	b580      	push	{r7, lr}
 800eac6:	b082      	sub	sp, #8
 800eac8:	af00      	add	r7, sp, #0
	uint8_t uc_wall;

	//	???s???????H?????
	if ( ( mx == 0 ) && ( my == 0 ) ){
 800eaca:	4b66      	ldr	r3, [pc, #408]	; (800ec64 <MAP_makeMapData+0x1a0>)
 800eacc:	781b      	ldrb	r3, [r3, #0]
 800eace:	2b00      	cmp	r3, #0
 800ead0:	d106      	bne.n	800eae0 <MAP_makeMapData+0x1c>
 800ead2:	4b65      	ldr	r3, [pc, #404]	; (800ec68 <MAP_makeMapData+0x1a4>)
 800ead4:	781b      	ldrb	r3, [r3, #0]
 800ead6:	2b00      	cmp	r3, #0
 800ead8:	d102      	bne.n	800eae0 <MAP_makeMapData+0x1c>
		uc_wall = 0xfe;
 800eada:	23fe      	movs	r3, #254	; 0xfe
 800eadc:	71fb      	strb	r3, [r7, #7]
 800eade:	e003      	b.n	800eae8 <MAP_makeMapData+0x24>
	}
	else{
		uc_wall = MAP_getWallData();
 800eae0:	f7ff ffae 	bl	800ea40 <MAP_getWallData>
 800eae4:	4603      	mov	r3, r0
 800eae6:	71fb      	strb	r3, [r7, #7]
	}
	g_sysMap[my][mx] = uc_wall;
 800eae8:	4b5f      	ldr	r3, [pc, #380]	; (800ec68 <MAP_makeMapData+0x1a4>)
 800eaea:	781b      	ldrb	r3, [r3, #0]
 800eaec:	4618      	mov	r0, r3
 800eaee:	4b5d      	ldr	r3, [pc, #372]	; (800ec64 <MAP_makeMapData+0x1a0>)
 800eaf0:	781b      	ldrb	r3, [r3, #0]
 800eaf2:	4619      	mov	r1, r3
 800eaf4:	4a5d      	ldr	r2, [pc, #372]	; (800ec6c <MAP_makeMapData+0x1a8>)
 800eaf6:	0143      	lsls	r3, r0, #5
 800eaf8:	4413      	add	r3, r2
 800eafa:	440b      	add	r3, r1
 800eafc:	79fa      	ldrb	r2, [r7, #7]
 800eafe:	701a      	strb	r2, [r3, #0]

	//	?l?`?o?f?[?^???X?V????
	if ( mx != (MAP_X_SIZE-1) ){
 800eb00:	4b58      	ldr	r3, [pc, #352]	; (800ec64 <MAP_makeMapData+0x1a0>)
 800eb02:	781b      	ldrb	r3, [r3, #0]
 800eb04:	2b1f      	cmp	r3, #31
 800eb06:	d026      	beq.n	800eb56 <MAP_makeMapData+0x92>
		g_sysMap[my][mx+1] = ( g_sysMap[my][mx+1] & 0x77 ) | 0x80 | ( ( uc_wall << 2 ) & 0x08 );
 800eb08:	4b57      	ldr	r3, [pc, #348]	; (800ec68 <MAP_makeMapData+0x1a4>)
 800eb0a:	781b      	ldrb	r3, [r3, #0]
 800eb0c:	461a      	mov	r2, r3
 800eb0e:	4b55      	ldr	r3, [pc, #340]	; (800ec64 <MAP_makeMapData+0x1a0>)
 800eb10:	781b      	ldrb	r3, [r3, #0]
 800eb12:	3301      	adds	r3, #1
 800eb14:	4955      	ldr	r1, [pc, #340]	; (800ec6c <MAP_makeMapData+0x1a8>)
 800eb16:	0152      	lsls	r2, r2, #5
 800eb18:	440a      	add	r2, r1
 800eb1a:	4413      	add	r3, r2
 800eb1c:	781b      	ldrb	r3, [r3, #0]
 800eb1e:	b25b      	sxtb	r3, r3
 800eb20:	f003 0377 	and.w	r3, r3, #119	; 0x77
 800eb24:	b25b      	sxtb	r3, r3
 800eb26:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800eb2a:	b25a      	sxtb	r2, r3
 800eb2c:	79fb      	ldrb	r3, [r7, #7]
 800eb2e:	009b      	lsls	r3, r3, #2
 800eb30:	b25b      	sxtb	r3, r3
 800eb32:	f003 0308 	and.w	r3, r3, #8
 800eb36:	b25b      	sxtb	r3, r3
 800eb38:	4313      	orrs	r3, r2
 800eb3a:	b259      	sxtb	r1, r3
 800eb3c:	4b4a      	ldr	r3, [pc, #296]	; (800ec68 <MAP_makeMapData+0x1a4>)
 800eb3e:	781b      	ldrb	r3, [r3, #0]
 800eb40:	461a      	mov	r2, r3
 800eb42:	4b48      	ldr	r3, [pc, #288]	; (800ec64 <MAP_makeMapData+0x1a0>)
 800eb44:	781b      	ldrb	r3, [r3, #0]
 800eb46:	3301      	adds	r3, #1
 800eb48:	b2c8      	uxtb	r0, r1
 800eb4a:	4948      	ldr	r1, [pc, #288]	; (800ec6c <MAP_makeMapData+0x1a8>)
 800eb4c:	0152      	lsls	r2, r2, #5
 800eb4e:	440a      	add	r2, r1
 800eb50:	4413      	add	r3, r2
 800eb52:	4602      	mov	r2, r0
 800eb54:	701a      	strb	r2, [r3, #0]
	}
	if ( mx !=  0 ){
 800eb56:	4b43      	ldr	r3, [pc, #268]	; (800ec64 <MAP_makeMapData+0x1a0>)
 800eb58:	781b      	ldrb	r3, [r3, #0]
 800eb5a:	2b00      	cmp	r3, #0
 800eb5c:	d027      	beq.n	800ebae <MAP_makeMapData+0xea>
		g_sysMap[my][mx-1] = ( g_sysMap[my][mx-1] & 0xdd ) | 0x20 | ( ( uc_wall >> 2 ) & 0x02 );
 800eb5e:	4b42      	ldr	r3, [pc, #264]	; (800ec68 <MAP_makeMapData+0x1a4>)
 800eb60:	781b      	ldrb	r3, [r3, #0]
 800eb62:	461a      	mov	r2, r3
 800eb64:	4b3f      	ldr	r3, [pc, #252]	; (800ec64 <MAP_makeMapData+0x1a0>)
 800eb66:	781b      	ldrb	r3, [r3, #0]
 800eb68:	3b01      	subs	r3, #1
 800eb6a:	4940      	ldr	r1, [pc, #256]	; (800ec6c <MAP_makeMapData+0x1a8>)
 800eb6c:	0152      	lsls	r2, r2, #5
 800eb6e:	440a      	add	r2, r1
 800eb70:	4413      	add	r3, r2
 800eb72:	781b      	ldrb	r3, [r3, #0]
 800eb74:	b25b      	sxtb	r3, r3
 800eb76:	f023 0322 	bic.w	r3, r3, #34	; 0x22
 800eb7a:	b25b      	sxtb	r3, r3
 800eb7c:	f043 0320 	orr.w	r3, r3, #32
 800eb80:	b25a      	sxtb	r2, r3
 800eb82:	79fb      	ldrb	r3, [r7, #7]
 800eb84:	089b      	lsrs	r3, r3, #2
 800eb86:	b2db      	uxtb	r3, r3
 800eb88:	b25b      	sxtb	r3, r3
 800eb8a:	f003 0302 	and.w	r3, r3, #2
 800eb8e:	b25b      	sxtb	r3, r3
 800eb90:	4313      	orrs	r3, r2
 800eb92:	b259      	sxtb	r1, r3
 800eb94:	4b34      	ldr	r3, [pc, #208]	; (800ec68 <MAP_makeMapData+0x1a4>)
 800eb96:	781b      	ldrb	r3, [r3, #0]
 800eb98:	461a      	mov	r2, r3
 800eb9a:	4b32      	ldr	r3, [pc, #200]	; (800ec64 <MAP_makeMapData+0x1a0>)
 800eb9c:	781b      	ldrb	r3, [r3, #0]
 800eb9e:	3b01      	subs	r3, #1
 800eba0:	b2c8      	uxtb	r0, r1
 800eba2:	4932      	ldr	r1, [pc, #200]	; (800ec6c <MAP_makeMapData+0x1a8>)
 800eba4:	0152      	lsls	r2, r2, #5
 800eba6:	440a      	add	r2, r1
 800eba8:	4413      	add	r3, r2
 800ebaa:	4602      	mov	r2, r0
 800ebac:	701a      	strb	r2, [r3, #0]
	}
	if ( my != (MAP_Y_SIZE-1) ){
 800ebae:	4b2e      	ldr	r3, [pc, #184]	; (800ec68 <MAP_makeMapData+0x1a4>)
 800ebb0:	781b      	ldrb	r3, [r3, #0]
 800ebb2:	2b1f      	cmp	r3, #31
 800ebb4:	d026      	beq.n	800ec04 <MAP_makeMapData+0x140>
		g_sysMap[my+1][mx] = ( g_sysMap[my+1][mx] & 0xbb ) | 0x40 | ( ( uc_wall << 2 ) & 0x04 );
 800ebb6:	4b2c      	ldr	r3, [pc, #176]	; (800ec68 <MAP_makeMapData+0x1a4>)
 800ebb8:	781b      	ldrb	r3, [r3, #0]
 800ebba:	3301      	adds	r3, #1
 800ebbc:	4a29      	ldr	r2, [pc, #164]	; (800ec64 <MAP_makeMapData+0x1a0>)
 800ebbe:	7812      	ldrb	r2, [r2, #0]
 800ebc0:	4611      	mov	r1, r2
 800ebc2:	4a2a      	ldr	r2, [pc, #168]	; (800ec6c <MAP_makeMapData+0x1a8>)
 800ebc4:	015b      	lsls	r3, r3, #5
 800ebc6:	4413      	add	r3, r2
 800ebc8:	440b      	add	r3, r1
 800ebca:	781b      	ldrb	r3, [r3, #0]
 800ebcc:	b25b      	sxtb	r3, r3
 800ebce:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 800ebd2:	b25b      	sxtb	r3, r3
 800ebd4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800ebd8:	b25a      	sxtb	r2, r3
 800ebda:	79fb      	ldrb	r3, [r7, #7]
 800ebdc:	009b      	lsls	r3, r3, #2
 800ebde:	b25b      	sxtb	r3, r3
 800ebe0:	f003 0304 	and.w	r3, r3, #4
 800ebe4:	b25b      	sxtb	r3, r3
 800ebe6:	4313      	orrs	r3, r2
 800ebe8:	b259      	sxtb	r1, r3
 800ebea:	4b1f      	ldr	r3, [pc, #124]	; (800ec68 <MAP_makeMapData+0x1a4>)
 800ebec:	781b      	ldrb	r3, [r3, #0]
 800ebee:	3301      	adds	r3, #1
 800ebf0:	4a1c      	ldr	r2, [pc, #112]	; (800ec64 <MAP_makeMapData+0x1a0>)
 800ebf2:	7812      	ldrb	r2, [r2, #0]
 800ebf4:	4610      	mov	r0, r2
 800ebf6:	b2c9      	uxtb	r1, r1
 800ebf8:	4a1c      	ldr	r2, [pc, #112]	; (800ec6c <MAP_makeMapData+0x1a8>)
 800ebfa:	015b      	lsls	r3, r3, #5
 800ebfc:	4413      	add	r3, r2
 800ebfe:	4403      	add	r3, r0
 800ec00:	460a      	mov	r2, r1
 800ec02:	701a      	strb	r2, [r3, #0]
	}
	if ( my !=  0 ){
 800ec04:	4b18      	ldr	r3, [pc, #96]	; (800ec68 <MAP_makeMapData+0x1a4>)
 800ec06:	781b      	ldrb	r3, [r3, #0]
 800ec08:	2b00      	cmp	r3, #0
 800ec0a:	d027      	beq.n	800ec5c <MAP_makeMapData+0x198>
		g_sysMap[my-1][mx] = ( g_sysMap[my-1][mx] & 0xee ) | 0x10 | ( ( uc_wall >> 2 ) & 0x01 );
 800ec0c:	4b16      	ldr	r3, [pc, #88]	; (800ec68 <MAP_makeMapData+0x1a4>)
 800ec0e:	781b      	ldrb	r3, [r3, #0]
 800ec10:	3b01      	subs	r3, #1
 800ec12:	4a14      	ldr	r2, [pc, #80]	; (800ec64 <MAP_makeMapData+0x1a0>)
 800ec14:	7812      	ldrb	r2, [r2, #0]
 800ec16:	4611      	mov	r1, r2
 800ec18:	4a14      	ldr	r2, [pc, #80]	; (800ec6c <MAP_makeMapData+0x1a8>)
 800ec1a:	015b      	lsls	r3, r3, #5
 800ec1c:	4413      	add	r3, r2
 800ec1e:	440b      	add	r3, r1
 800ec20:	781b      	ldrb	r3, [r3, #0]
 800ec22:	b25b      	sxtb	r3, r3
 800ec24:	f023 0311 	bic.w	r3, r3, #17
 800ec28:	b25b      	sxtb	r3, r3
 800ec2a:	f043 0310 	orr.w	r3, r3, #16
 800ec2e:	b25a      	sxtb	r2, r3
 800ec30:	79fb      	ldrb	r3, [r7, #7]
 800ec32:	089b      	lsrs	r3, r3, #2
 800ec34:	b2db      	uxtb	r3, r3
 800ec36:	b25b      	sxtb	r3, r3
 800ec38:	f003 0301 	and.w	r3, r3, #1
 800ec3c:	b25b      	sxtb	r3, r3
 800ec3e:	4313      	orrs	r3, r2
 800ec40:	b259      	sxtb	r1, r3
 800ec42:	4b09      	ldr	r3, [pc, #36]	; (800ec68 <MAP_makeMapData+0x1a4>)
 800ec44:	781b      	ldrb	r3, [r3, #0]
 800ec46:	3b01      	subs	r3, #1
 800ec48:	4a06      	ldr	r2, [pc, #24]	; (800ec64 <MAP_makeMapData+0x1a0>)
 800ec4a:	7812      	ldrb	r2, [r2, #0]
 800ec4c:	4610      	mov	r0, r2
 800ec4e:	b2c9      	uxtb	r1, r1
 800ec50:	4a06      	ldr	r2, [pc, #24]	; (800ec6c <MAP_makeMapData+0x1a8>)
 800ec52:	015b      	lsls	r3, r3, #5
 800ec54:	4413      	add	r3, r2
 800ec56:	4403      	add	r3, r0
 800ec58:	460a      	mov	r2, r1
 800ec5a:	701a      	strb	r2, [r3, #0]
	}

}
 800ec5c:	bf00      	nop
 800ec5e:	3708      	adds	r7, #8
 800ec60:	46bd      	mov	sp, r7
 800ec62:	bd80      	pop	{r7, pc}
 800ec64:	200093cb 	.word	0x200093cb
 800ec68:	200093c1 	.word	0x200093c1
 800ec6c:	200002ec 	.word	0x200002ec

0800ec70 <setStep>:
	}
	while( uc_level != 0 );
	
}

void setStep(const int8_t x, const int8_t y, const uint16_t step) {
 800ec70:	b580      	push	{r7, lr}
 800ec72:	b082      	sub	sp, #8
 800ec74:	af00      	add	r7, sp, #0
 800ec76:	4603      	mov	r3, r0
 800ec78:	71fb      	strb	r3, [r7, #7]
 800ec7a:	460b      	mov	r3, r1
 800ec7c:	71bb      	strb	r3, [r7, #6]
 800ec7e:	4613      	mov	r3, r2
 800ec80:	80bb      	strh	r3, [r7, #4]
	/* (x, y) ??? */
	if (x < 0 || y < 0 || x >= MAP_X_SIZE || y >= MAP_Y_SIZE) {
 800ec82:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	db0b      	blt.n	800eca2 <setStep+0x32>
 800ec8a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800ec8e:	2b00      	cmp	r3, #0
 800ec90:	db07      	blt.n	800eca2 <setStep+0x32>
 800ec92:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ec96:	2b1f      	cmp	r3, #31
 800ec98:	dc03      	bgt.n	800eca2 <setStep+0x32>
 800ec9a:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800ec9e:	2b1f      	cmp	r3, #31
 800eca0:	dd03      	ble.n	800ecaa <setStep+0x3a>
		printf( "referred to out of field\r\n");
 800eca2:	4808      	ldr	r0, [pc, #32]	; (800ecc4 <setStep+0x54>)
 800eca4:	f003 feec 	bl	8012a80 <puts>
		return;
 800eca8:	e009      	b.n	800ecbe <setStep+0x4e>
	}
	us_cmap[y][x] = step;
 800ecaa:	f997 2006 	ldrsb.w	r2, [r7, #6]
 800ecae:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800ecb2:	4905      	ldr	r1, [pc, #20]	; (800ecc8 <setStep+0x58>)
 800ecb4:	0152      	lsls	r2, r2, #5
 800ecb6:	4413      	add	r3, r2
 800ecb8:	88ba      	ldrh	r2, [r7, #4]
 800ecba:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
}
 800ecbe:	3708      	adds	r7, #8
 800ecc0:	46bd      	mov	sp, r7
 800ecc2:	bd80      	pop	{r7, pc}
 800ecc4:	08017e80 	.word	0x08017e80
 800ecc8:	20000710 	.word	0x20000710

0800eccc <MAP_makeContourMap_kai2>:

void  MAP_makeContourMap_kai2(
	uint8_t uc_goalX, 			///< [in] X?
	uint8_t uc_goalY, 			///< [in] Y?
	enMAP_ACT_MODE	en_type		///< [in] ???
) {
 800eccc:	b590      	push	{r4, r7, lr}
 800ecce:	b0cd      	sub	sp, #308	; 0x134
 800ecd0:	af00      	add	r7, sp, #0
 800ecd2:	4604      	mov	r4, r0
 800ecd4:	4608      	mov	r0, r1
 800ecd6:	4611      	mov	r1, r2
 800ecd8:	1dfb      	adds	r3, r7, #7
 800ecda:	4622      	mov	r2, r4
 800ecdc:	701a      	strb	r2, [r3, #0]
 800ecde:	1dbb      	adds	r3, r7, #6
 800ece0:	4602      	mov	r2, r0
 800ece2:	701a      	strb	r2, [r3, #0]
 800ece4:	1d7b      	adds	r3, r7, #5
 800ece6:	460a      	mov	r2, r1
 800ece8:	701a      	strb	r2, [r3, #0]
	uint16_t		uc_level;		// ?
	uint8_t		uc_wallData;	// 

	stPOSITION		st_pos;

	en_type = en_type;		// ???
 800ecea:	1d7b      	adds	r3, r7, #5
 800ecec:	1d7a      	adds	r2, r7, #5
 800ecee:	7812      	ldrb	r2, [r2, #0]
 800ecf0:	701a      	strb	r2, [r3, #0]

	queue_t queue;
	queue_t* pQueue = &queue;
 800ecf2:	f107 0310 	add.w	r3, r7, #16
 800ecf6:	f8c7 3128 	str.w	r3, [r7, #296]	; 0x128

	initQueue(pQueue);
 800ecfa:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800ecfe:	f7f4 f91f 	bl	8002f40 <initQueue>

	/* ?? */
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 800ed02:	2300      	movs	r3, #0
 800ed04:	f8a7 312e 	strh.w	r3, [r7, #302]	; 0x12e
 800ed08:	e014      	b.n	800ed34 <MAP_makeContourMap_kai2+0x68>
		us_cmap[i / MAP_Y_SIZE][i & (MAP_X_SIZE - 1)] = MAP_SMAP_MAX_VAL - 1;
 800ed0a:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 800ed0e:	095b      	lsrs	r3, r3, #5
 800ed10:	b29b      	uxth	r3, r3
 800ed12:	461a      	mov	r2, r3
 800ed14:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 800ed18:	f003 031f 	and.w	r3, r3, #31
 800ed1c:	49ba      	ldr	r1, [pc, #744]	; (800f008 <MAP_makeContourMap_kai2+0x33c>)
 800ed1e:	0152      	lsls	r2, r2, #5
 800ed20:	4413      	add	r3, r2
 800ed22:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800ed26:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 800ed2a:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 800ed2e:	3301      	adds	r3, #1
 800ed30:	f8a7 312e 	strh.w	r3, [r7, #302]	; 0x12e
 800ed34:	f8b7 312e 	ldrh.w	r3, [r7, #302]	; 0x12e
 800ed38:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800ed3c:	d3e5      	bcc.n	800ed0a <MAP_makeContourMap_kai2+0x3e>
	/* ???? */
//	std::queue<stPOSITION> q;
//	QueryPerformanceCounter(&start);

	/* 0? */
	setStep(uc_goalX, uc_goalY, 0);
 800ed3e:	1dfb      	adds	r3, r7, #7
 800ed40:	f993 0000 	ldrsb.w	r0, [r3]
 800ed44:	1dbb      	adds	r3, r7, #6
 800ed46:	f993 3000 	ldrsb.w	r3, [r3]
 800ed4a:	2200      	movs	r2, #0
 800ed4c:	4619      	mov	r1, r3
 800ed4e:	f7ff ff8f 	bl	800ec70 <setStep>
	st_pos.x = uc_goalX;
 800ed52:	1dfb      	adds	r3, r7, #7
 800ed54:	781b      	ldrb	r3, [r3, #0]
 800ed56:	f887 311c 	strb.w	r3, [r7, #284]	; 0x11c
	st_pos.y = uc_goalY;
 800ed5a:	1dbb      	adds	r3, r7, #6
 800ed5c:	781b      	ldrb	r3, [r3, #0]
 800ed5e:	f887 311d 	strb.w	r3, [r7, #285]	; 0x11d
	st_pos.step = 0;
 800ed62:	2300      	movs	r3, #0
 800ed64:	f8a7 311e 	strh.w	r3, [r7, #286]	; 0x11e

	enqueue(pQueue,st_pos);
 800ed68:	f8d7 111c 	ldr.w	r1, [r7, #284]	; 0x11c
 800ed6c:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800ed70:	f7f4 f916 	bl	8002fa0 <enqueue>

	/* ??? */
	while (pQueue->flag != EMPTY) {
 800ed74:	e13b      	b.n	800efee <MAP_makeContourMap_kai2+0x322>
		const stPOSITION focus = dequeue(pQueue);
 800ed76:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800ed7a:	f7f4 f94d 	bl	8003018 <dequeue>
 800ed7e:	4602      	mov	r2, r0
 800ed80:	f107 030c 	add.w	r3, r7, #12
 800ed84:	601a      	str	r2, [r3, #0]
//		q.pop();
		const uint16_t focus_step = focus.step;
 800ed86:	f107 030c 	add.w	r3, r7, #12
 800ed8a:	885b      	ldrh	r3, [r3, #2]
 800ed8c:	f8a7 3126 	strh.w	r3, [r7, #294]	; 0x126
		x = focus.x;
 800ed90:	f107 030c 	add.w	r3, r7, #12
 800ed94:	781b      	ldrb	r3, [r3, #0]
 800ed96:	f8a7 3124 	strh.w	r3, [r7, #292]	; 0x124
		y = focus.y;
 800ed9a:	f107 030c 	add.w	r3, r7, #12
 800ed9e:	785b      	ldrb	r3, [r3, #1]
 800eda0:	f8a7 3122 	strh.w	r3, [r7, #290]	; 0x122
		stPOSITION next = focus;
 800eda4:	f107 0308 	add.w	r3, r7, #8
 800eda8:	f107 020c 	add.w	r2, r7, #12
 800edac:	6812      	ldr	r2, [r2, #0]
 800edae:	601a      	str	r2, [r3, #0]
		uc_wallData = g_sysMap[y][x];
 800edb0:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 800edb4:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800edb8:	4994      	ldr	r1, [pc, #592]	; (800f00c <MAP_makeContourMap_kai2+0x340>)
 800edba:	0152      	lsls	r2, r2, #5
 800edbc:	440a      	add	r2, r1
 800edbe:	4413      	add	r3, r2
 800edc0:	781b      	ldrb	r3, [r3, #0]
 800edc2:	f887 3121 	strb.w	r3, [r7, #289]	; 0x121

		if (((uc_wallData & 0x01) == 0x00) && (y != (MAP_Y_SIZE - 1))) {
 800edc6:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 800edca:	f003 0301 	and.w	r3, r3, #1
 800edce:	2b00      	cmp	r3, #0
 800edd0:	d13e      	bne.n	800ee50 <MAP_makeContourMap_kai2+0x184>
 800edd2:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800edd6:	2b1f      	cmp	r3, #31
 800edd8:	d03a      	beq.n	800ee50 <MAP_makeContourMap_kai2+0x184>
			if (us_cmap[y + 1][x] > focus_step + 1) {
 800edda:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800edde:	1c5a      	adds	r2, r3, #1
 800ede0:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800ede4:	4988      	ldr	r1, [pc, #544]	; (800f008 <MAP_makeContourMap_kai2+0x33c>)
 800ede6:	0152      	lsls	r2, r2, #5
 800ede8:	4413      	add	r3, r2
 800edea:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800edee:	461a      	mov	r2, r3
 800edf0:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800edf4:	3301      	adds	r3, #1
 800edf6:	429a      	cmp	r2, r3
 800edf8:	dd2a      	ble.n	800ee50 <MAP_makeContourMap_kai2+0x184>
				next.step = focus_step + 1;
 800edfa:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800edfe:	3301      	adds	r3, #1
 800ee00:	b29a      	uxth	r2, r3
 800ee02:	f107 0308 	add.w	r3, r7, #8
 800ee06:	805a      	strh	r2, [r3, #2]
				us_cmap[y + 1][x] = focus_step + 1;
 800ee08:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800ee0c:	1c5a      	adds	r2, r3, #1
 800ee0e:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800ee12:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 800ee16:	3101      	adds	r1, #1
 800ee18:	b288      	uxth	r0, r1
 800ee1a:	497b      	ldr	r1, [pc, #492]	; (800f008 <MAP_makeContourMap_kai2+0x33c>)
 800ee1c:	0152      	lsls	r2, r2, #5
 800ee1e:	4413      	add	r3, r2
 800ee20:	4602      	mov	r2, r0
 800ee22:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x;
 800ee26:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800ee2a:	b2da      	uxtb	r2, r3
 800ee2c:	f107 0308 	add.w	r3, r7, #8
 800ee30:	701a      	strb	r2, [r3, #0]
				next.y = y + 1;
 800ee32:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800ee36:	b2db      	uxtb	r3, r3
 800ee38:	3301      	adds	r3, #1
 800ee3a:	b2da      	uxtb	r2, r3
 800ee3c:	f107 0308 	add.w	r3, r7, #8
 800ee40:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue,next);
 800ee42:	f107 0308 	add.w	r3, r7, #8
 800ee46:	6819      	ldr	r1, [r3, #0]
 800ee48:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800ee4c:	f7f4 f8a8 	bl	8002fa0 <enqueue>
			}
		}
		if (((uc_wallData & 0x02) == 0x00) && (x != (MAP_X_SIZE - 1))) {
 800ee50:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 800ee54:	f003 0302 	and.w	r3, r3, #2
 800ee58:	2b00      	cmp	r3, #0
 800ee5a:	d13e      	bne.n	800eeda <MAP_makeContourMap_kai2+0x20e>
 800ee5c:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800ee60:	2b1f      	cmp	r3, #31
 800ee62:	d03a      	beq.n	800eeda <MAP_makeContourMap_kai2+0x20e>
			if (us_cmap[y][x + 1] > focus_step + 1) {
 800ee64:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 800ee68:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800ee6c:	3301      	adds	r3, #1
 800ee6e:	4966      	ldr	r1, [pc, #408]	; (800f008 <MAP_makeContourMap_kai2+0x33c>)
 800ee70:	0152      	lsls	r2, r2, #5
 800ee72:	4413      	add	r3, r2
 800ee74:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ee78:	461a      	mov	r2, r3
 800ee7a:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800ee7e:	3301      	adds	r3, #1
 800ee80:	429a      	cmp	r2, r3
 800ee82:	dd2a      	ble.n	800eeda <MAP_makeContourMap_kai2+0x20e>
				next.step = focus_step + 1;
 800ee84:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800ee88:	3301      	adds	r3, #1
 800ee8a:	b29a      	uxth	r2, r3
 800ee8c:	f107 0308 	add.w	r3, r7, #8
 800ee90:	805a      	strh	r2, [r3, #2]
				us_cmap[y][x + 1] = focus_step + 1;
 800ee92:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 800ee96:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800ee9a:	3301      	adds	r3, #1
 800ee9c:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 800eea0:	3101      	adds	r1, #1
 800eea2:	b288      	uxth	r0, r1
 800eea4:	4958      	ldr	r1, [pc, #352]	; (800f008 <MAP_makeContourMap_kai2+0x33c>)
 800eea6:	0152      	lsls	r2, r2, #5
 800eea8:	4413      	add	r3, r2
 800eeaa:	4602      	mov	r2, r0
 800eeac:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x + 1;
 800eeb0:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800eeb4:	b2db      	uxtb	r3, r3
 800eeb6:	3301      	adds	r3, #1
 800eeb8:	b2da      	uxtb	r2, r3
 800eeba:	f107 0308 	add.w	r3, r7, #8
 800eebe:	701a      	strb	r2, [r3, #0]
				next.y = y;
 800eec0:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800eec4:	b2da      	uxtb	r2, r3
 800eec6:	f107 0308 	add.w	r3, r7, #8
 800eeca:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue, next);
 800eecc:	f107 0308 	add.w	r3, r7, #8
 800eed0:	6819      	ldr	r1, [r3, #0]
 800eed2:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800eed6:	f7f4 f863 	bl	8002fa0 <enqueue>
			}
		}
		if (((uc_wallData & 0x04) == 0x00) && (y != 0)) {
 800eeda:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 800eede:	f003 0304 	and.w	r3, r3, #4
 800eee2:	2b00      	cmp	r3, #0
 800eee4:	d13e      	bne.n	800ef64 <MAP_makeContourMap_kai2+0x298>
 800eee6:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800eeea:	2b00      	cmp	r3, #0
 800eeec:	d03a      	beq.n	800ef64 <MAP_makeContourMap_kai2+0x298>
			if (us_cmap[y - 1][x] > focus_step + 1) {
 800eeee:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800eef2:	1e5a      	subs	r2, r3, #1
 800eef4:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800eef8:	4943      	ldr	r1, [pc, #268]	; (800f008 <MAP_makeContourMap_kai2+0x33c>)
 800eefa:	0152      	lsls	r2, r2, #5
 800eefc:	4413      	add	r3, r2
 800eefe:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ef02:	461a      	mov	r2, r3
 800ef04:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800ef08:	3301      	adds	r3, #1
 800ef0a:	429a      	cmp	r2, r3
 800ef0c:	dd2a      	ble.n	800ef64 <MAP_makeContourMap_kai2+0x298>
				next.step = focus_step + 1;
 800ef0e:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800ef12:	3301      	adds	r3, #1
 800ef14:	b29a      	uxth	r2, r3
 800ef16:	f107 0308 	add.w	r3, r7, #8
 800ef1a:	805a      	strh	r2, [r3, #2]
				us_cmap[y - 1][x] = focus_step + 1;
 800ef1c:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800ef20:	1e5a      	subs	r2, r3, #1
 800ef22:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800ef26:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 800ef2a:	3101      	adds	r1, #1
 800ef2c:	b288      	uxth	r0, r1
 800ef2e:	4936      	ldr	r1, [pc, #216]	; (800f008 <MAP_makeContourMap_kai2+0x33c>)
 800ef30:	0152      	lsls	r2, r2, #5
 800ef32:	4413      	add	r3, r2
 800ef34:	4602      	mov	r2, r0
 800ef36:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x;
 800ef3a:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800ef3e:	b2da      	uxtb	r2, r3
 800ef40:	f107 0308 	add.w	r3, r7, #8
 800ef44:	701a      	strb	r2, [r3, #0]
				next.y = y - 1;
 800ef46:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800ef4a:	b2db      	uxtb	r3, r3
 800ef4c:	3b01      	subs	r3, #1
 800ef4e:	b2da      	uxtb	r2, r3
 800ef50:	f107 0308 	add.w	r3, r7, #8
 800ef54:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue, next);
 800ef56:	f107 0308 	add.w	r3, r7, #8
 800ef5a:	6819      	ldr	r1, [r3, #0]
 800ef5c:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800ef60:	f7f4 f81e 	bl	8002fa0 <enqueue>
			}
		}
		if (((uc_wallData & 0x08) == 0x00) && (x != 0)) {
 800ef64:	f897 3121 	ldrb.w	r3, [r7, #289]	; 0x121
 800ef68:	f003 0308 	and.w	r3, r3, #8
 800ef6c:	2b00      	cmp	r3, #0
 800ef6e:	d13e      	bne.n	800efee <MAP_makeContourMap_kai2+0x322>
 800ef70:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800ef74:	2b00      	cmp	r3, #0
 800ef76:	d03a      	beq.n	800efee <MAP_makeContourMap_kai2+0x322>
			if (us_cmap[y][x - 1] > focus_step + 1) {
 800ef78:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 800ef7c:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800ef80:	3b01      	subs	r3, #1
 800ef82:	4921      	ldr	r1, [pc, #132]	; (800f008 <MAP_makeContourMap_kai2+0x33c>)
 800ef84:	0152      	lsls	r2, r2, #5
 800ef86:	4413      	add	r3, r2
 800ef88:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ef8c:	461a      	mov	r2, r3
 800ef8e:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800ef92:	3301      	adds	r3, #1
 800ef94:	429a      	cmp	r2, r3
 800ef96:	dd2a      	ble.n	800efee <MAP_makeContourMap_kai2+0x322>
				next.step = focus_step + 1;
 800ef98:	f8b7 3126 	ldrh.w	r3, [r7, #294]	; 0x126
 800ef9c:	3301      	adds	r3, #1
 800ef9e:	b29a      	uxth	r2, r3
 800efa0:	f107 0308 	add.w	r3, r7, #8
 800efa4:	805a      	strh	r2, [r3, #2]
				us_cmap[y][x - 1] = focus_step + 1;
 800efa6:	f8b7 2122 	ldrh.w	r2, [r7, #290]	; 0x122
 800efaa:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800efae:	3b01      	subs	r3, #1
 800efb0:	f8b7 1126 	ldrh.w	r1, [r7, #294]	; 0x126
 800efb4:	3101      	adds	r1, #1
 800efb6:	b288      	uxth	r0, r1
 800efb8:	4913      	ldr	r1, [pc, #76]	; (800f008 <MAP_makeContourMap_kai2+0x33c>)
 800efba:	0152      	lsls	r2, r2, #5
 800efbc:	4413      	add	r3, r2
 800efbe:	4602      	mov	r2, r0
 800efc0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
				next.x = x - 1;
 800efc4:	f8b7 3124 	ldrh.w	r3, [r7, #292]	; 0x124
 800efc8:	b2db      	uxtb	r3, r3
 800efca:	3b01      	subs	r3, #1
 800efcc:	b2da      	uxtb	r2, r3
 800efce:	f107 0308 	add.w	r3, r7, #8
 800efd2:	701a      	strb	r2, [r3, #0]
				next.y = y;
 800efd4:	f8b7 3122 	ldrh.w	r3, [r7, #290]	; 0x122
 800efd8:	b2da      	uxtb	r2, r3
 800efda:	f107 0308 	add.w	r3, r7, #8
 800efde:	705a      	strb	r2, [r3, #1]
				enqueue(pQueue, next);
 800efe0:	f107 0308 	add.w	r3, r7, #8
 800efe4:	6819      	ldr	r1, [r3, #0]
 800efe6:	f8d7 0128 	ldr.w	r0, [r7, #296]	; 0x128
 800efea:	f7f3 ffd9 	bl	8002fa0 <enqueue>
	while (pQueue->flag != EMPTY) {
 800efee:	f8d7 3128 	ldr.w	r3, [r7, #296]	; 0x128
 800eff2:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 800eff6:	2b00      	cmp	r3, #0
 800eff8:	f47f aebd 	bne.w	800ed76 <MAP_makeContourMap_kai2+0xaa>
			}
		}

	}

}
 800effc:	bf00      	nop
 800effe:	bf00      	nop
 800f000:	f507 779a 	add.w	r7, r7, #308	; 0x134
 800f004:	46bd      	mov	sp, r7
 800f006:	bd90      	pop	{r4, r7, pc}
 800f008:	20000710 	.word	0x20000710
 800f00c:	200002ec 	.word	0x200002ec

0800f010 <MAP_makeContourMap_run>:

void  MAP_makeContourMap_run( 
	uint8_t uc_goalX, 			///< [in] ?S?[??X???W
	uint8_t uc_goalY, 			///< [in] ?S?[??Y???W
	enMAP_ACT_MODE	en_type		///< [in] ?v?Z???@?i????g?p?j
){
 800f010:	b480      	push	{r7}
 800f012:	b087      	sub	sp, #28
 800f014:	af00      	add	r7, sp, #0
 800f016:	4603      	mov	r3, r0
 800f018:	71fb      	strb	r3, [r7, #7]
 800f01a:	460b      	mov	r3, r1
 800f01c:	71bb      	strb	r3, [r7, #6]
 800f01e:	4613      	mov	r3, r2
 800f020:	717b      	strb	r3, [r7, #5]
	uint8_t		uc_wallData;	// ??

	en_type = en_type;		// ?R???p?C?????[?j???O????i??????j

	/* ???????}?b?v???????????? */
	for ( i = 0; i < MAP_SMAP_MAX_VAL; i++ ){
 800f022:	2300      	movs	r3, #0
 800f024:	827b      	strh	r3, [r7, #18]
 800f026:	e010      	b.n	800f04a <MAP_makeContourMap_run+0x3a>
		us_cmap[ i / MAP_Y_SIZE][ i & (MAP_X_SIZE-1) ] = MAP_SMAP_MAX_VAL - 1;
 800f028:	8a7b      	ldrh	r3, [r7, #18]
 800f02a:	095b      	lsrs	r3, r3, #5
 800f02c:	b29b      	uxth	r3, r3
 800f02e:	461a      	mov	r2, r3
 800f030:	8a7b      	ldrh	r3, [r7, #18]
 800f032:	f003 031f 	and.w	r3, r3, #31
 800f036:	4997      	ldr	r1, [pc, #604]	; (800f294 <MAP_makeContourMap_run+0x284>)
 800f038:	0152      	lsls	r2, r2, #5
 800f03a:	4413      	add	r3, r2
 800f03c:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800f040:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for ( i = 0; i < MAP_SMAP_MAX_VAL; i++ ){
 800f044:	8a7b      	ldrh	r3, [r7, #18]
 800f046:	3301      	adds	r3, #1
 800f048:	827b      	strh	r3, [r7, #18]
 800f04a:	8a7b      	ldrh	r3, [r7, #18]
 800f04c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800f050:	d3ea      	bcc.n	800f028 <MAP_makeContourMap_run+0x18>
	}
	/* ?W?n?_???????0? */
	us_cmap[uc_goalY][uc_goalX] = 0;
 800f052:	79ba      	ldrb	r2, [r7, #6]
 800f054:	79fb      	ldrb	r3, [r7, #7]
 800f056:	498f      	ldr	r1, [pc, #572]	; (800f294 <MAP_makeContourMap_run+0x284>)
 800f058:	0152      	lsls	r2, r2, #5
 800f05a:	4413      	add	r3, r2
 800f05c:	2200      	movs	r2, #0
 800f05e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	if (GOAL_SIZE == 4) {
 800f062:	4b8d      	ldr	r3, [pc, #564]	; (800f298 <MAP_makeContourMap_run+0x288>)
 800f064:	781b      	ldrb	r3, [r3, #0]
 800f066:	2b04      	cmp	r3, #4
 800f068:	d11c      	bne.n	800f0a4 <MAP_makeContourMap_run+0x94>
		us_cmap[uc_goalY + 1][uc_goalX] = 0;
 800f06a:	79bb      	ldrb	r3, [r7, #6]
 800f06c:	1c5a      	adds	r2, r3, #1
 800f06e:	79fb      	ldrb	r3, [r7, #7]
 800f070:	4988      	ldr	r1, [pc, #544]	; (800f294 <MAP_makeContourMap_run+0x284>)
 800f072:	0152      	lsls	r2, r2, #5
 800f074:	4413      	add	r3, r2
 800f076:	2200      	movs	r2, #0
 800f078:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY][uc_goalX + 1] = 0;
 800f07c:	79ba      	ldrb	r2, [r7, #6]
 800f07e:	79fb      	ldrb	r3, [r7, #7]
 800f080:	3301      	adds	r3, #1
 800f082:	4984      	ldr	r1, [pc, #528]	; (800f294 <MAP_makeContourMap_run+0x284>)
 800f084:	0152      	lsls	r2, r2, #5
 800f086:	4413      	add	r3, r2
 800f088:	2200      	movs	r2, #0
 800f08a:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY + 1][uc_goalX + 1] = 0;
 800f08e:	79bb      	ldrb	r3, [r7, #6]
 800f090:	1c5a      	adds	r2, r3, #1
 800f092:	79fb      	ldrb	r3, [r7, #7]
 800f094:	3301      	adds	r3, #1
 800f096:	497f      	ldr	r1, [pc, #508]	; (800f294 <MAP_makeContourMap_run+0x284>)
 800f098:	0152      	lsls	r2, r2, #5
 800f09a:	4413      	add	r3, r2
 800f09c:	2200      	movs	r2, #0
 800f09e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
 800f0a2:	e04f      	b.n	800f144 <MAP_makeContourMap_run+0x134>
	}
	else if (GOAL_SIZE == 9){
 800f0a4:	4b7c      	ldr	r3, [pc, #496]	; (800f298 <MAP_makeContourMap_run+0x288>)
 800f0a6:	781b      	ldrb	r3, [r3, #0]
 800f0a8:	2b09      	cmp	r3, #9
 800f0aa:	d14b      	bne.n	800f144 <MAP_makeContourMap_run+0x134>
		us_cmap[uc_goalY+1][uc_goalX] = 0;
 800f0ac:	79bb      	ldrb	r3, [r7, #6]
 800f0ae:	1c5a      	adds	r2, r3, #1
 800f0b0:	79fb      	ldrb	r3, [r7, #7]
 800f0b2:	4978      	ldr	r1, [pc, #480]	; (800f294 <MAP_makeContourMap_run+0x284>)
 800f0b4:	0152      	lsls	r2, r2, #5
 800f0b6:	4413      	add	r3, r2
 800f0b8:	2200      	movs	r2, #0
 800f0ba:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY][uc_goalX+1] = 0;
 800f0be:	79ba      	ldrb	r2, [r7, #6]
 800f0c0:	79fb      	ldrb	r3, [r7, #7]
 800f0c2:	3301      	adds	r3, #1
 800f0c4:	4973      	ldr	r1, [pc, #460]	; (800f294 <MAP_makeContourMap_run+0x284>)
 800f0c6:	0152      	lsls	r2, r2, #5
 800f0c8:	4413      	add	r3, r2
 800f0ca:	2200      	movs	r2, #0
 800f0cc:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY+1][uc_goalX+1] = 0;
 800f0d0:	79bb      	ldrb	r3, [r7, #6]
 800f0d2:	1c5a      	adds	r2, r3, #1
 800f0d4:	79fb      	ldrb	r3, [r7, #7]
 800f0d6:	3301      	adds	r3, #1
 800f0d8:	496e      	ldr	r1, [pc, #440]	; (800f294 <MAP_makeContourMap_run+0x284>)
 800f0da:	0152      	lsls	r2, r2, #5
 800f0dc:	4413      	add	r3, r2
 800f0de:	2200      	movs	r2, #0
 800f0e0:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY+2][uc_goalX] = 0;
 800f0e4:	79bb      	ldrb	r3, [r7, #6]
 800f0e6:	1c9a      	adds	r2, r3, #2
 800f0e8:	79fb      	ldrb	r3, [r7, #7]
 800f0ea:	496a      	ldr	r1, [pc, #424]	; (800f294 <MAP_makeContourMap_run+0x284>)
 800f0ec:	0152      	lsls	r2, r2, #5
 800f0ee:	4413      	add	r3, r2
 800f0f0:	2200      	movs	r2, #0
 800f0f2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY+2][uc_goalX+1] = 0;
 800f0f6:	79bb      	ldrb	r3, [r7, #6]
 800f0f8:	1c9a      	adds	r2, r3, #2
 800f0fa:	79fb      	ldrb	r3, [r7, #7]
 800f0fc:	3301      	adds	r3, #1
 800f0fe:	4965      	ldr	r1, [pc, #404]	; (800f294 <MAP_makeContourMap_run+0x284>)
 800f100:	0152      	lsls	r2, r2, #5
 800f102:	4413      	add	r3, r2
 800f104:	2200      	movs	r2, #0
 800f106:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY][uc_goalX+2] = 0;
 800f10a:	79ba      	ldrb	r2, [r7, #6]
 800f10c:	79fb      	ldrb	r3, [r7, #7]
 800f10e:	3302      	adds	r3, #2
 800f110:	4960      	ldr	r1, [pc, #384]	; (800f294 <MAP_makeContourMap_run+0x284>)
 800f112:	0152      	lsls	r2, r2, #5
 800f114:	4413      	add	r3, r2
 800f116:	2200      	movs	r2, #0
 800f118:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY+1][uc_goalX+2] = 0;
 800f11c:	79bb      	ldrb	r3, [r7, #6]
 800f11e:	1c5a      	adds	r2, r3, #1
 800f120:	79fb      	ldrb	r3, [r7, #7]
 800f122:	3302      	adds	r3, #2
 800f124:	495b      	ldr	r1, [pc, #364]	; (800f294 <MAP_makeContourMap_run+0x284>)
 800f126:	0152      	lsls	r2, r2, #5
 800f128:	4413      	add	r3, r2
 800f12a:	2200      	movs	r2, #0
 800f12c:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
		us_cmap[uc_goalY+2][uc_goalX+2] = 0;
 800f130:	79bb      	ldrb	r3, [r7, #6]
 800f132:	1c9a      	adds	r2, r3, #2
 800f134:	79fb      	ldrb	r3, [r7, #7]
 800f136:	3302      	adds	r3, #2
 800f138:	4956      	ldr	r1, [pc, #344]	; (800f294 <MAP_makeContourMap_run+0x284>)
 800f13a:	0152      	lsls	r2, r2, #5
 800f13c:	4413      	add	r3, r2
 800f13e:	2200      	movs	r2, #0
 800f140:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

//	if (mx > uc_max_x)uc_max_x = mx;
//	if (my > uc_max_y)uc_max_y = my;

	/* ???????}?b?v???? */
	uc_dase = 0;
 800f144:	2300      	movs	r3, #0
 800f146:	823b      	strh	r3, [r7, #16]
	do{
		uc_level = 0;
 800f148:	2300      	movs	r3, #0
 800f14a:	81fb      	strh	r3, [r7, #14]
		uc_new = uc_dase + 1;
 800f14c:	8a3b      	ldrh	r3, [r7, #16]
 800f14e:	3301      	adds	r3, #1
 800f150:	81bb      	strh	r3, [r7, #12]
		for ( y = 0; y < MAP_Y_SIZE; y++ ){
 800f152:	2300      	movs	r3, #0
 800f154:	82bb      	strh	r3, [r7, #20]
 800f156:	e12d      	b.n	800f3b4 <MAP_makeContourMap_run+0x3a4>
//			if (uc_max_y+1 < y) break;
			for ( x = 0; x < MAP_X_SIZE; x++ ){
 800f158:	2300      	movs	r3, #0
 800f15a:	82fb      	strh	r3, [r7, #22]
 800f15c:	e123      	b.n	800f3a6 <MAP_makeContourMap_run+0x396>
//				if (uc_max_x+1 < x) break;
				if ( us_cmap[y][x] == uc_dase ){
 800f15e:	8aba      	ldrh	r2, [r7, #20]
 800f160:	8afb      	ldrh	r3, [r7, #22]
 800f162:	494c      	ldr	r1, [pc, #304]	; (800f294 <MAP_makeContourMap_run+0x284>)
 800f164:	0152      	lsls	r2, r2, #5
 800f166:	4413      	add	r3, r2
 800f168:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f16c:	8a3a      	ldrh	r2, [r7, #16]
 800f16e:	429a      	cmp	r2, r3
 800f170:	f040 8116 	bne.w	800f3a0 <MAP_makeContourMap_run+0x390>
					uc_wallData = g_sysMap[y][x];
 800f174:	8aba      	ldrh	r2, [r7, #20]
 800f176:	8afb      	ldrh	r3, [r7, #22]
 800f178:	4948      	ldr	r1, [pc, #288]	; (800f29c <MAP_makeContourMap_run+0x28c>)
 800f17a:	0152      	lsls	r2, r2, #5
 800f17c:	440a      	add	r2, r1
 800f17e:	4413      	add	r3, r2
 800f180:	781b      	ldrb	r3, [r3, #0]
 800f182:	72fb      	strb	r3, [r7, #11]
					/* ?T?????s */
					if( SEARCH == en_type ){
 800f184:	797b      	ldrb	r3, [r7, #5]
 800f186:	2b00      	cmp	r3, #0
 800f188:	f040 808a 	bne.w	800f2a0 <MAP_makeContourMap_run+0x290>
						if ( ( ( uc_wallData & 0x01 ) == 0x00 ) && ( y != (MAP_Y_SIZE-1) ) ){
 800f18c:	7afb      	ldrb	r3, [r7, #11]
 800f18e:	f003 0301 	and.w	r3, r3, #1
 800f192:	2b00      	cmp	r3, #0
 800f194:	d11a      	bne.n	800f1cc <MAP_makeContourMap_run+0x1bc>
 800f196:	8abb      	ldrh	r3, [r7, #20]
 800f198:	2b1f      	cmp	r3, #31
 800f19a:	d017      	beq.n	800f1cc <MAP_makeContourMap_run+0x1bc>
							if ( us_cmap[y+1][x] == MAP_SMAP_MAX_VAL - 1 ){
 800f19c:	8abb      	ldrh	r3, [r7, #20]
 800f19e:	1c5a      	adds	r2, r3, #1
 800f1a0:	8afb      	ldrh	r3, [r7, #22]
 800f1a2:	493c      	ldr	r1, [pc, #240]	; (800f294 <MAP_makeContourMap_run+0x284>)
 800f1a4:	0152      	lsls	r2, r2, #5
 800f1a6:	4413      	add	r3, r2
 800f1a8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f1ac:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800f1b0:	4293      	cmp	r3, r2
 800f1b2:	d10b      	bne.n	800f1cc <MAP_makeContourMap_run+0x1bc>
								us_cmap[y+1][x] = uc_new;
 800f1b4:	8abb      	ldrh	r3, [r7, #20]
 800f1b6:	1c5a      	adds	r2, r3, #1
 800f1b8:	8afb      	ldrh	r3, [r7, #22]
 800f1ba:	4936      	ldr	r1, [pc, #216]	; (800f294 <MAP_makeContourMap_run+0x284>)
 800f1bc:	0152      	lsls	r2, r2, #5
 800f1be:	4413      	add	r3, r2
 800f1c0:	89ba      	ldrh	r2, [r7, #12]
 800f1c2:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800f1c6:	89fb      	ldrh	r3, [r7, #14]
 800f1c8:	3301      	adds	r3, #1
 800f1ca:	81fb      	strh	r3, [r7, #14]
							}
						}
						if ( ( ( uc_wallData & 0x02 ) == 0x00 ) && ( x != (MAP_X_SIZE-1) ) ){
 800f1cc:	7afb      	ldrb	r3, [r7, #11]
 800f1ce:	f003 0302 	and.w	r3, r3, #2
 800f1d2:	2b00      	cmp	r3, #0
 800f1d4:	d11a      	bne.n	800f20c <MAP_makeContourMap_run+0x1fc>
 800f1d6:	8afb      	ldrh	r3, [r7, #22]
 800f1d8:	2b1f      	cmp	r3, #31
 800f1da:	d017      	beq.n	800f20c <MAP_makeContourMap_run+0x1fc>
							if ( us_cmap[y][x+1] == MAP_SMAP_MAX_VAL - 1 ){
 800f1dc:	8aba      	ldrh	r2, [r7, #20]
 800f1de:	8afb      	ldrh	r3, [r7, #22]
 800f1e0:	3301      	adds	r3, #1
 800f1e2:	492c      	ldr	r1, [pc, #176]	; (800f294 <MAP_makeContourMap_run+0x284>)
 800f1e4:	0152      	lsls	r2, r2, #5
 800f1e6:	4413      	add	r3, r2
 800f1e8:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f1ec:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800f1f0:	4293      	cmp	r3, r2
 800f1f2:	d10b      	bne.n	800f20c <MAP_makeContourMap_run+0x1fc>
								us_cmap[y][x+1] = uc_new;
 800f1f4:	8aba      	ldrh	r2, [r7, #20]
 800f1f6:	8afb      	ldrh	r3, [r7, #22]
 800f1f8:	3301      	adds	r3, #1
 800f1fa:	4926      	ldr	r1, [pc, #152]	; (800f294 <MAP_makeContourMap_run+0x284>)
 800f1fc:	0152      	lsls	r2, r2, #5
 800f1fe:	4413      	add	r3, r2
 800f200:	89ba      	ldrh	r2, [r7, #12]
 800f202:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800f206:	89fb      	ldrh	r3, [r7, #14]
 800f208:	3301      	adds	r3, #1
 800f20a:	81fb      	strh	r3, [r7, #14]
							}
						}
						if ( ( ( uc_wallData & 0x04 ) == 0x00 ) && ( y != 0 ) ){
 800f20c:	7afb      	ldrb	r3, [r7, #11]
 800f20e:	f003 0304 	and.w	r3, r3, #4
 800f212:	2b00      	cmp	r3, #0
 800f214:	d11a      	bne.n	800f24c <MAP_makeContourMap_run+0x23c>
 800f216:	8abb      	ldrh	r3, [r7, #20]
 800f218:	2b00      	cmp	r3, #0
 800f21a:	d017      	beq.n	800f24c <MAP_makeContourMap_run+0x23c>
							if ( us_cmap[y-1][x] == MAP_SMAP_MAX_VAL - 1 ){
 800f21c:	8abb      	ldrh	r3, [r7, #20]
 800f21e:	1e5a      	subs	r2, r3, #1
 800f220:	8afb      	ldrh	r3, [r7, #22]
 800f222:	491c      	ldr	r1, [pc, #112]	; (800f294 <MAP_makeContourMap_run+0x284>)
 800f224:	0152      	lsls	r2, r2, #5
 800f226:	4413      	add	r3, r2
 800f228:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f22c:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800f230:	4293      	cmp	r3, r2
 800f232:	d10b      	bne.n	800f24c <MAP_makeContourMap_run+0x23c>
								us_cmap[y-1][x] = uc_new;
 800f234:	8abb      	ldrh	r3, [r7, #20]
 800f236:	1e5a      	subs	r2, r3, #1
 800f238:	8afb      	ldrh	r3, [r7, #22]
 800f23a:	4916      	ldr	r1, [pc, #88]	; (800f294 <MAP_makeContourMap_run+0x284>)
 800f23c:	0152      	lsls	r2, r2, #5
 800f23e:	4413      	add	r3, r2
 800f240:	89ba      	ldrh	r2, [r7, #12]
 800f242:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800f246:	89fb      	ldrh	r3, [r7, #14]
 800f248:	3301      	adds	r3, #1
 800f24a:	81fb      	strh	r3, [r7, #14]
							}
						}
						if ( ( ( uc_wallData & 0x08 ) == 0x00 ) && ( x != 0 ) ){
 800f24c:	7afb      	ldrb	r3, [r7, #11]
 800f24e:	f003 0308 	and.w	r3, r3, #8
 800f252:	2b00      	cmp	r3, #0
 800f254:	f040 80a4 	bne.w	800f3a0 <MAP_makeContourMap_run+0x390>
 800f258:	8afb      	ldrh	r3, [r7, #22]
 800f25a:	2b00      	cmp	r3, #0
 800f25c:	f000 80a0 	beq.w	800f3a0 <MAP_makeContourMap_run+0x390>
							if ( us_cmap[y][x-1] == MAP_SMAP_MAX_VAL - 1 ){
 800f260:	8aba      	ldrh	r2, [r7, #20]
 800f262:	8afb      	ldrh	r3, [r7, #22]
 800f264:	3b01      	subs	r3, #1
 800f266:	490b      	ldr	r1, [pc, #44]	; (800f294 <MAP_makeContourMap_run+0x284>)
 800f268:	0152      	lsls	r2, r2, #5
 800f26a:	4413      	add	r3, r2
 800f26c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f270:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800f274:	4293      	cmp	r3, r2
 800f276:	f040 8093 	bne.w	800f3a0 <MAP_makeContourMap_run+0x390>
								us_cmap[y][x-1] = uc_new;
 800f27a:	8aba      	ldrh	r2, [r7, #20]
 800f27c:	8afb      	ldrh	r3, [r7, #22]
 800f27e:	3b01      	subs	r3, #1
 800f280:	4904      	ldr	r1, [pc, #16]	; (800f294 <MAP_makeContourMap_run+0x284>)
 800f282:	0152      	lsls	r2, r2, #5
 800f284:	4413      	add	r3, r2
 800f286:	89ba      	ldrh	r2, [r7, #12]
 800f288:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800f28c:	89fb      	ldrh	r3, [r7, #14]
 800f28e:	3301      	adds	r3, #1
 800f290:	81fb      	strh	r3, [r7, #14]
 800f292:	e085      	b.n	800f3a0 <MAP_makeContourMap_run+0x390>
 800f294:	20000710 	.word	0x20000710
 800f298:	200093ca 	.word	0x200093ca
 800f29c:	200002ec 	.word	0x200002ec
							}
						}
					}
					/* ?Z???s */
					else{
						if ( ( ( uc_wallData & 0x11 ) == 0x10 ) && ( y != (MAP_Y_SIZE-1) ) ){
 800f2a0:	7afb      	ldrb	r3, [r7, #11]
 800f2a2:	f003 0311 	and.w	r3, r3, #17
 800f2a6:	2b10      	cmp	r3, #16
 800f2a8:	d11a      	bne.n	800f2e0 <MAP_makeContourMap_run+0x2d0>
 800f2aa:	8abb      	ldrh	r3, [r7, #20]
 800f2ac:	2b1f      	cmp	r3, #31
 800f2ae:	d017      	beq.n	800f2e0 <MAP_makeContourMap_run+0x2d0>
							if ( us_cmap[y+1][x] == MAP_SMAP_MAX_VAL - 1 ){
 800f2b0:	8abb      	ldrh	r3, [r7, #20]
 800f2b2:	1c5a      	adds	r2, r3, #1
 800f2b4:	8afb      	ldrh	r3, [r7, #22]
 800f2b6:	4948      	ldr	r1, [pc, #288]	; (800f3d8 <MAP_makeContourMap_run+0x3c8>)
 800f2b8:	0152      	lsls	r2, r2, #5
 800f2ba:	4413      	add	r3, r2
 800f2bc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f2c0:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800f2c4:	4293      	cmp	r3, r2
 800f2c6:	d10b      	bne.n	800f2e0 <MAP_makeContourMap_run+0x2d0>
								us_cmap[y+1][x] = uc_new;
 800f2c8:	8abb      	ldrh	r3, [r7, #20]
 800f2ca:	1c5a      	adds	r2, r3, #1
 800f2cc:	8afb      	ldrh	r3, [r7, #22]
 800f2ce:	4942      	ldr	r1, [pc, #264]	; (800f3d8 <MAP_makeContourMap_run+0x3c8>)
 800f2d0:	0152      	lsls	r2, r2, #5
 800f2d2:	4413      	add	r3, r2
 800f2d4:	89ba      	ldrh	r2, [r7, #12]
 800f2d6:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800f2da:	89fb      	ldrh	r3, [r7, #14]
 800f2dc:	3301      	adds	r3, #1
 800f2de:	81fb      	strh	r3, [r7, #14]
							}
						}
						if ( ( ( uc_wallData & 0x22 ) == 0x20 ) && ( x != (MAP_X_SIZE-1) ) ){
 800f2e0:	7afb      	ldrb	r3, [r7, #11]
 800f2e2:	f003 0322 	and.w	r3, r3, #34	; 0x22
 800f2e6:	2b20      	cmp	r3, #32
 800f2e8:	d11a      	bne.n	800f320 <MAP_makeContourMap_run+0x310>
 800f2ea:	8afb      	ldrh	r3, [r7, #22]
 800f2ec:	2b1f      	cmp	r3, #31
 800f2ee:	d017      	beq.n	800f320 <MAP_makeContourMap_run+0x310>
							if ( us_cmap[y][x+1] == MAP_SMAP_MAX_VAL - 1 ){
 800f2f0:	8aba      	ldrh	r2, [r7, #20]
 800f2f2:	8afb      	ldrh	r3, [r7, #22]
 800f2f4:	3301      	adds	r3, #1
 800f2f6:	4938      	ldr	r1, [pc, #224]	; (800f3d8 <MAP_makeContourMap_run+0x3c8>)
 800f2f8:	0152      	lsls	r2, r2, #5
 800f2fa:	4413      	add	r3, r2
 800f2fc:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f300:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800f304:	4293      	cmp	r3, r2
 800f306:	d10b      	bne.n	800f320 <MAP_makeContourMap_run+0x310>
								us_cmap[y][x+1] = uc_new;
 800f308:	8aba      	ldrh	r2, [r7, #20]
 800f30a:	8afb      	ldrh	r3, [r7, #22]
 800f30c:	3301      	adds	r3, #1
 800f30e:	4932      	ldr	r1, [pc, #200]	; (800f3d8 <MAP_makeContourMap_run+0x3c8>)
 800f310:	0152      	lsls	r2, r2, #5
 800f312:	4413      	add	r3, r2
 800f314:	89ba      	ldrh	r2, [r7, #12]
 800f316:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800f31a:	89fb      	ldrh	r3, [r7, #14]
 800f31c:	3301      	adds	r3, #1
 800f31e:	81fb      	strh	r3, [r7, #14]
							}
						}
						if ( ( ( uc_wallData & 0x44 ) == 0x40 ) && ( y != 0 ) ){
 800f320:	7afb      	ldrb	r3, [r7, #11]
 800f322:	f003 0344 	and.w	r3, r3, #68	; 0x44
 800f326:	2b40      	cmp	r3, #64	; 0x40
 800f328:	d11a      	bne.n	800f360 <MAP_makeContourMap_run+0x350>
 800f32a:	8abb      	ldrh	r3, [r7, #20]
 800f32c:	2b00      	cmp	r3, #0
 800f32e:	d017      	beq.n	800f360 <MAP_makeContourMap_run+0x350>
							if ( us_cmap[y-1][x] == MAP_SMAP_MAX_VAL - 1 ){
 800f330:	8abb      	ldrh	r3, [r7, #20]
 800f332:	1e5a      	subs	r2, r3, #1
 800f334:	8afb      	ldrh	r3, [r7, #22]
 800f336:	4928      	ldr	r1, [pc, #160]	; (800f3d8 <MAP_makeContourMap_run+0x3c8>)
 800f338:	0152      	lsls	r2, r2, #5
 800f33a:	4413      	add	r3, r2
 800f33c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f340:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800f344:	4293      	cmp	r3, r2
 800f346:	d10b      	bne.n	800f360 <MAP_makeContourMap_run+0x350>
								us_cmap[y-1][x] = uc_new;
 800f348:	8abb      	ldrh	r3, [r7, #20]
 800f34a:	1e5a      	subs	r2, r3, #1
 800f34c:	8afb      	ldrh	r3, [r7, #22]
 800f34e:	4922      	ldr	r1, [pc, #136]	; (800f3d8 <MAP_makeContourMap_run+0x3c8>)
 800f350:	0152      	lsls	r2, r2, #5
 800f352:	4413      	add	r3, r2
 800f354:	89ba      	ldrh	r2, [r7, #12]
 800f356:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800f35a:	89fb      	ldrh	r3, [r7, #14]
 800f35c:	3301      	adds	r3, #1
 800f35e:	81fb      	strh	r3, [r7, #14]
							}
						}
						if ( ( ( uc_wallData & 0x88 ) == 0x80 ) && ( x != 0 ) ){
 800f360:	7afb      	ldrb	r3, [r7, #11]
 800f362:	f003 0388 	and.w	r3, r3, #136	; 0x88
 800f366:	2b80      	cmp	r3, #128	; 0x80
 800f368:	d11a      	bne.n	800f3a0 <MAP_makeContourMap_run+0x390>
 800f36a:	8afb      	ldrh	r3, [r7, #22]
 800f36c:	2b00      	cmp	r3, #0
 800f36e:	d017      	beq.n	800f3a0 <MAP_makeContourMap_run+0x390>
							if ( us_cmap[y][x-1] == MAP_SMAP_MAX_VAL - 1 ){
 800f370:	8aba      	ldrh	r2, [r7, #20]
 800f372:	8afb      	ldrh	r3, [r7, #22]
 800f374:	3b01      	subs	r3, #1
 800f376:	4918      	ldr	r1, [pc, #96]	; (800f3d8 <MAP_makeContourMap_run+0x3c8>)
 800f378:	0152      	lsls	r2, r2, #5
 800f37a:	4413      	add	r3, r2
 800f37c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f380:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800f384:	4293      	cmp	r3, r2
 800f386:	d10b      	bne.n	800f3a0 <MAP_makeContourMap_run+0x390>
								us_cmap[y][x-1] = uc_new;
 800f388:	8aba      	ldrh	r2, [r7, #20]
 800f38a:	8afb      	ldrh	r3, [r7, #22]
 800f38c:	3b01      	subs	r3, #1
 800f38e:	4912      	ldr	r1, [pc, #72]	; (800f3d8 <MAP_makeContourMap_run+0x3c8>)
 800f390:	0152      	lsls	r2, r2, #5
 800f392:	4413      	add	r3, r2
 800f394:	89ba      	ldrh	r2, [r7, #12]
 800f396:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800f39a:	89fb      	ldrh	r3, [r7, #14]
 800f39c:	3301      	adds	r3, #1
 800f39e:	81fb      	strh	r3, [r7, #14]
			for ( x = 0; x < MAP_X_SIZE; x++ ){
 800f3a0:	8afb      	ldrh	r3, [r7, #22]
 800f3a2:	3301      	adds	r3, #1
 800f3a4:	82fb      	strh	r3, [r7, #22]
 800f3a6:	8afb      	ldrh	r3, [r7, #22]
 800f3a8:	2b1f      	cmp	r3, #31
 800f3aa:	f67f aed8 	bls.w	800f15e <MAP_makeContourMap_run+0x14e>
		for ( y = 0; y < MAP_Y_SIZE; y++ ){
 800f3ae:	8abb      	ldrh	r3, [r7, #20]
 800f3b0:	3301      	adds	r3, #1
 800f3b2:	82bb      	strh	r3, [r7, #20]
 800f3b4:	8abb      	ldrh	r3, [r7, #20]
 800f3b6:	2b1f      	cmp	r3, #31
 800f3b8:	f67f aece 	bls.w	800f158 <MAP_makeContourMap_run+0x148>
				}
			}
//			if ((x == mx)&&(y == my))break;
		}
//		if ((x == mx)&&(y == my))break;
		uc_dase = uc_dase + 1;
 800f3bc:	8a3b      	ldrh	r3, [r7, #16]
 800f3be:	3301      	adds	r3, #1
 800f3c0:	823b      	strh	r3, [r7, #16]
	}
	while( uc_level != 0 );
 800f3c2:	89fb      	ldrh	r3, [r7, #14]
 800f3c4:	2b00      	cmp	r3, #0
 800f3c6:	f47f aebf 	bne.w	800f148 <MAP_makeContourMap_run+0x138>
	
}
 800f3ca:	bf00      	nop
 800f3cc:	bf00      	nop
 800f3ce:	371c      	adds	r7, #28
 800f3d0:	46bd      	mov	sp, r7
 800f3d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f3d6:	4770      	bx	lr
 800f3d8:	20000710 	.word	0x20000710

0800f3dc <MAP_calcMouseDir>:

void MAP_calcMouseDir( 
	enMAP_SEARCH_TYPE	en_calcType,	///< [in] ?v?Z???@
	enMAP_HEAD_DIR* 	p_head			///< [out] ?i?s?????i?l?j
){
 800f3dc:	b480      	push	{r7}
 800f3de:	b085      	sub	sp, #20
 800f3e0:	af00      	add	r7, sp, #0
 800f3e2:	4603      	mov	r3, r0
 800f3e4:	6039      	str	r1, [r7, #0]
 800f3e6:	71fb      	strb	r3, [r7, #7]
	uint16_t		us_new;
	enMAP_HEAD_DIR	en_tmpHead;

	/* ?????v?Z */
	// ??????MAP?@
	if( CONTOUR_SYSTEM == en_calcType ){
 800f3e8:	79fb      	ldrb	r3, [r7, #7]
 800f3ea:	2b00      	cmp	r3, #0
 800f3ec:	f040 80ee 	bne.w	800f5cc <MAP_calcMouseDir+0x1f0>
		// ???4???I?n?????????Z?o????B
		// ???????A?????????????????A????I??????B
		// ?@???T?????,???i ?A???T?????,???? ?B???T?????,???i ?C???T?????,????
		uc_wall = g_sysMap[my][mx];
 800f3f0:	4b7b      	ldr	r3, [pc, #492]	; (800f5e0 <MAP_calcMouseDir+0x204>)
 800f3f2:	781b      	ldrb	r3, [r3, #0]
 800f3f4:	4618      	mov	r0, r3
 800f3f6:	4b7b      	ldr	r3, [pc, #492]	; (800f5e4 <MAP_calcMouseDir+0x208>)
 800f3f8:	781b      	ldrb	r3, [r3, #0]
 800f3fa:	4619      	mov	r1, r3
 800f3fc:	4a7a      	ldr	r2, [pc, #488]	; (800f5e8 <MAP_calcMouseDir+0x20c>)
 800f3fe:	0143      	lsls	r3, r0, #5
 800f400:	4413      	add	r3, r2
 800f402:	440b      	add	r3, r1
 800f404:	781b      	ldrb	r3, [r3, #0]
 800f406:	72bb      	strb	r3, [r7, #10]
		us_base = MAP_SMAP_MAX_PRI_VAL;					// 16[???]?~16[???]?~4[????]
 800f408:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800f40c:	81fb      	strh	r3, [r7, #14]

		/* 4???????r */
		//	?k??????m?F
		if ( ( uc_wall & 1 ) == 0 ){
 800f40e:	7abb      	ldrb	r3, [r7, #10]
 800f410:	f003 0301 	and.w	r3, r3, #1
 800f414:	2b00      	cmp	r3, #0
 800f416:	d12f      	bne.n	800f478 <MAP_calcMouseDir+0x9c>
			us_new = us_cmap[my+1][mx] * 4 + 4;
 800f418:	4b71      	ldr	r3, [pc, #452]	; (800f5e0 <MAP_calcMouseDir+0x204>)
 800f41a:	781b      	ldrb	r3, [r3, #0]
 800f41c:	3301      	adds	r3, #1
 800f41e:	4a71      	ldr	r2, [pc, #452]	; (800f5e4 <MAP_calcMouseDir+0x208>)
 800f420:	7812      	ldrb	r2, [r2, #0]
 800f422:	4611      	mov	r1, r2
 800f424:	4a71      	ldr	r2, [pc, #452]	; (800f5ec <MAP_calcMouseDir+0x210>)
 800f426:	015b      	lsls	r3, r3, #5
 800f428:	440b      	add	r3, r1
 800f42a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f42e:	3301      	adds	r3, #1
 800f430:	b29b      	uxth	r3, r3
 800f432:	009b      	lsls	r3, r3, #2
 800f434:	81bb      	strh	r3, [r7, #12]
			if ( ( g_sysMap[my+1][mx] & 0xf0 ) != 0xf0 ) us_new = us_new - 2;
 800f436:	4b6a      	ldr	r3, [pc, #424]	; (800f5e0 <MAP_calcMouseDir+0x204>)
 800f438:	781b      	ldrb	r3, [r3, #0]
 800f43a:	3301      	adds	r3, #1
 800f43c:	4a69      	ldr	r2, [pc, #420]	; (800f5e4 <MAP_calcMouseDir+0x208>)
 800f43e:	7812      	ldrb	r2, [r2, #0]
 800f440:	4611      	mov	r1, r2
 800f442:	4a69      	ldr	r2, [pc, #420]	; (800f5e8 <MAP_calcMouseDir+0x20c>)
 800f444:	015b      	lsls	r3, r3, #5
 800f446:	4413      	add	r3, r2
 800f448:	440b      	add	r3, r1
 800f44a:	781b      	ldrb	r3, [r3, #0]
 800f44c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f450:	2bf0      	cmp	r3, #240	; 0xf0
 800f452:	d002      	beq.n	800f45a <MAP_calcMouseDir+0x7e>
 800f454:	89bb      	ldrh	r3, [r7, #12]
 800f456:	3b02      	subs	r3, #2
 800f458:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == NORTH ) us_new = us_new - 1;
 800f45a:	4b65      	ldr	r3, [pc, #404]	; (800f5f0 <MAP_calcMouseDir+0x214>)
 800f45c:	781b      	ldrb	r3, [r3, #0]
 800f45e:	2b00      	cmp	r3, #0
 800f460:	d102      	bne.n	800f468 <MAP_calcMouseDir+0x8c>
 800f462:	89bb      	ldrh	r3, [r7, #12]
 800f464:	3b01      	subs	r3, #1
 800f466:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 800f468:	89ba      	ldrh	r2, [r7, #12]
 800f46a:	89fb      	ldrh	r3, [r7, #14]
 800f46c:	429a      	cmp	r2, r3
 800f46e:	d203      	bcs.n	800f478 <MAP_calcMouseDir+0x9c>
				us_base = us_new;
 800f470:	89bb      	ldrh	r3, [r7, #12]
 800f472:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = NORTH;
 800f474:	2300      	movs	r3, #0
 800f476:	72fb      	strb	r3, [r7, #11]
			}
		}
		//	????????m?F
		if ( ( uc_wall & 2 ) == 0 ){
 800f478:	7abb      	ldrb	r3, [r7, #10]
 800f47a:	f003 0302 	and.w	r3, r3, #2
 800f47e:	2b00      	cmp	r3, #0
 800f480:	d12f      	bne.n	800f4e2 <MAP_calcMouseDir+0x106>
			us_new = us_cmap[my][mx+1] * 4 + 4;
 800f482:	4b57      	ldr	r3, [pc, #348]	; (800f5e0 <MAP_calcMouseDir+0x204>)
 800f484:	781b      	ldrb	r3, [r3, #0]
 800f486:	461a      	mov	r2, r3
 800f488:	4b56      	ldr	r3, [pc, #344]	; (800f5e4 <MAP_calcMouseDir+0x208>)
 800f48a:	781b      	ldrb	r3, [r3, #0]
 800f48c:	3301      	adds	r3, #1
 800f48e:	4957      	ldr	r1, [pc, #348]	; (800f5ec <MAP_calcMouseDir+0x210>)
 800f490:	0152      	lsls	r2, r2, #5
 800f492:	4413      	add	r3, r2
 800f494:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f498:	3301      	adds	r3, #1
 800f49a:	b29b      	uxth	r3, r3
 800f49c:	009b      	lsls	r3, r3, #2
 800f49e:	81bb      	strh	r3, [r7, #12]
			if ( ( g_sysMap[my][mx+1] & 0xf0 ) != 0xf0 ) us_new = us_new - 2;
 800f4a0:	4b4f      	ldr	r3, [pc, #316]	; (800f5e0 <MAP_calcMouseDir+0x204>)
 800f4a2:	781b      	ldrb	r3, [r3, #0]
 800f4a4:	461a      	mov	r2, r3
 800f4a6:	4b4f      	ldr	r3, [pc, #316]	; (800f5e4 <MAP_calcMouseDir+0x208>)
 800f4a8:	781b      	ldrb	r3, [r3, #0]
 800f4aa:	3301      	adds	r3, #1
 800f4ac:	494e      	ldr	r1, [pc, #312]	; (800f5e8 <MAP_calcMouseDir+0x20c>)
 800f4ae:	0152      	lsls	r2, r2, #5
 800f4b0:	440a      	add	r2, r1
 800f4b2:	4413      	add	r3, r2
 800f4b4:	781b      	ldrb	r3, [r3, #0]
 800f4b6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f4ba:	2bf0      	cmp	r3, #240	; 0xf0
 800f4bc:	d002      	beq.n	800f4c4 <MAP_calcMouseDir+0xe8>
 800f4be:	89bb      	ldrh	r3, [r7, #12]
 800f4c0:	3b02      	subs	r3, #2
 800f4c2:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == EAST) us_new = us_new - 1;
 800f4c4:	4b4a      	ldr	r3, [pc, #296]	; (800f5f0 <MAP_calcMouseDir+0x214>)
 800f4c6:	781b      	ldrb	r3, [r3, #0]
 800f4c8:	2b01      	cmp	r3, #1
 800f4ca:	d102      	bne.n	800f4d2 <MAP_calcMouseDir+0xf6>
 800f4cc:	89bb      	ldrh	r3, [r7, #12]
 800f4ce:	3b01      	subs	r3, #1
 800f4d0:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 800f4d2:	89ba      	ldrh	r2, [r7, #12]
 800f4d4:	89fb      	ldrh	r3, [r7, #14]
 800f4d6:	429a      	cmp	r2, r3
 800f4d8:	d203      	bcs.n	800f4e2 <MAP_calcMouseDir+0x106>
				us_base = us_new;
 800f4da:	89bb      	ldrh	r3, [r7, #12]
 800f4dc:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = EAST;
 800f4de:	2301      	movs	r3, #1
 800f4e0:	72fb      	strb	r3, [r7, #11]
			}
		}
		//	???????m?F
		if ( ( uc_wall & 4 ) == 0 ){
 800f4e2:	7abb      	ldrb	r3, [r7, #10]
 800f4e4:	f003 0304 	and.w	r3, r3, #4
 800f4e8:	2b00      	cmp	r3, #0
 800f4ea:	d12f      	bne.n	800f54c <MAP_calcMouseDir+0x170>
			us_new = us_cmap[my-1][mx] * 4 + 4;
 800f4ec:	4b3c      	ldr	r3, [pc, #240]	; (800f5e0 <MAP_calcMouseDir+0x204>)
 800f4ee:	781b      	ldrb	r3, [r3, #0]
 800f4f0:	3b01      	subs	r3, #1
 800f4f2:	4a3c      	ldr	r2, [pc, #240]	; (800f5e4 <MAP_calcMouseDir+0x208>)
 800f4f4:	7812      	ldrb	r2, [r2, #0]
 800f4f6:	4611      	mov	r1, r2
 800f4f8:	4a3c      	ldr	r2, [pc, #240]	; (800f5ec <MAP_calcMouseDir+0x210>)
 800f4fa:	015b      	lsls	r3, r3, #5
 800f4fc:	440b      	add	r3, r1
 800f4fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800f502:	3301      	adds	r3, #1
 800f504:	b29b      	uxth	r3, r3
 800f506:	009b      	lsls	r3, r3, #2
 800f508:	81bb      	strh	r3, [r7, #12]
			if ( ( g_sysMap[my-1][mx] & 0xf0 ) != 0xf0) us_new = us_new - 2;
 800f50a:	4b35      	ldr	r3, [pc, #212]	; (800f5e0 <MAP_calcMouseDir+0x204>)
 800f50c:	781b      	ldrb	r3, [r3, #0]
 800f50e:	3b01      	subs	r3, #1
 800f510:	4a34      	ldr	r2, [pc, #208]	; (800f5e4 <MAP_calcMouseDir+0x208>)
 800f512:	7812      	ldrb	r2, [r2, #0]
 800f514:	4611      	mov	r1, r2
 800f516:	4a34      	ldr	r2, [pc, #208]	; (800f5e8 <MAP_calcMouseDir+0x20c>)
 800f518:	015b      	lsls	r3, r3, #5
 800f51a:	4413      	add	r3, r2
 800f51c:	440b      	add	r3, r1
 800f51e:	781b      	ldrb	r3, [r3, #0]
 800f520:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f524:	2bf0      	cmp	r3, #240	; 0xf0
 800f526:	d002      	beq.n	800f52e <MAP_calcMouseDir+0x152>
 800f528:	89bb      	ldrh	r3, [r7, #12]
 800f52a:	3b02      	subs	r3, #2
 800f52c:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == SOUTH ) us_new = us_new - 1;
 800f52e:	4b30      	ldr	r3, [pc, #192]	; (800f5f0 <MAP_calcMouseDir+0x214>)
 800f530:	781b      	ldrb	r3, [r3, #0]
 800f532:	2b02      	cmp	r3, #2
 800f534:	d102      	bne.n	800f53c <MAP_calcMouseDir+0x160>
 800f536:	89bb      	ldrh	r3, [r7, #12]
 800f538:	3b01      	subs	r3, #1
 800f53a:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 800f53c:	89ba      	ldrh	r2, [r7, #12]
 800f53e:	89fb      	ldrh	r3, [r7, #14]
 800f540:	429a      	cmp	r2, r3
 800f542:	d203      	bcs.n	800f54c <MAP_calcMouseDir+0x170>
				us_base = us_new;
 800f544:	89bb      	ldrh	r3, [r7, #12]
 800f546:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = SOUTH;
 800f548:	2302      	movs	r3, #2
 800f54a:	72fb      	strb	r3, [r7, #11]
			}
		}
		//	????????m?F
		if ( ( uc_wall & 8 ) == 0 ){
 800f54c:	7abb      	ldrb	r3, [r7, #10]
 800f54e:	f003 0308 	and.w	r3, r3, #8
 800f552:	2b00      	cmp	r3, #0
 800f554:	d12f      	bne.n	800f5b6 <MAP_calcMouseDir+0x1da>
			us_new = us_cmap[my][mx-1] * 4 + 4;
 800f556:	4b22      	ldr	r3, [pc, #136]	; (800f5e0 <MAP_calcMouseDir+0x204>)
 800f558:	781b      	ldrb	r3, [r3, #0]
 800f55a:	461a      	mov	r2, r3
 800f55c:	4b21      	ldr	r3, [pc, #132]	; (800f5e4 <MAP_calcMouseDir+0x208>)
 800f55e:	781b      	ldrb	r3, [r3, #0]
 800f560:	3b01      	subs	r3, #1
 800f562:	4922      	ldr	r1, [pc, #136]	; (800f5ec <MAP_calcMouseDir+0x210>)
 800f564:	0152      	lsls	r2, r2, #5
 800f566:	4413      	add	r3, r2
 800f568:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800f56c:	3301      	adds	r3, #1
 800f56e:	b29b      	uxth	r3, r3
 800f570:	009b      	lsls	r3, r3, #2
 800f572:	81bb      	strh	r3, [r7, #12]
			if ( ( g_sysMap[my][mx-1] & 0xf0 ) != 0xf0 ) us_new = us_new - 2;
 800f574:	4b1a      	ldr	r3, [pc, #104]	; (800f5e0 <MAP_calcMouseDir+0x204>)
 800f576:	781b      	ldrb	r3, [r3, #0]
 800f578:	461a      	mov	r2, r3
 800f57a:	4b1a      	ldr	r3, [pc, #104]	; (800f5e4 <MAP_calcMouseDir+0x208>)
 800f57c:	781b      	ldrb	r3, [r3, #0]
 800f57e:	3b01      	subs	r3, #1
 800f580:	4919      	ldr	r1, [pc, #100]	; (800f5e8 <MAP_calcMouseDir+0x20c>)
 800f582:	0152      	lsls	r2, r2, #5
 800f584:	440a      	add	r2, r1
 800f586:	4413      	add	r3, r2
 800f588:	781b      	ldrb	r3, [r3, #0]
 800f58a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800f58e:	2bf0      	cmp	r3, #240	; 0xf0
 800f590:	d002      	beq.n	800f598 <MAP_calcMouseDir+0x1bc>
 800f592:	89bb      	ldrh	r3, [r7, #12]
 800f594:	3b02      	subs	r3, #2
 800f596:	81bb      	strh	r3, [r7, #12]
			if ( en_Head == WEST ) us_new = us_new - 1;
 800f598:	4b15      	ldr	r3, [pc, #84]	; (800f5f0 <MAP_calcMouseDir+0x214>)
 800f59a:	781b      	ldrb	r3, [r3, #0]
 800f59c:	2b03      	cmp	r3, #3
 800f59e:	d102      	bne.n	800f5a6 <MAP_calcMouseDir+0x1ca>
 800f5a0:	89bb      	ldrh	r3, [r7, #12]
 800f5a2:	3b01      	subs	r3, #1
 800f5a4:	81bb      	strh	r3, [r7, #12]
			if ( us_new < us_base ){
 800f5a6:	89ba      	ldrh	r2, [r7, #12]
 800f5a8:	89fb      	ldrh	r3, [r7, #14]
 800f5aa:	429a      	cmp	r2, r3
 800f5ac:	d203      	bcs.n	800f5b6 <MAP_calcMouseDir+0x1da>
				us_base = us_new;
 800f5ae:	89bb      	ldrh	r3, [r7, #12]
 800f5b0:	81fb      	strh	r3, [r7, #14]
				en_tmpHead = WEST;
 800f5b2:	2303      	movs	r3, #3
 800f5b4:	72fb      	strb	r3, [r7, #11]
			}
		}
		
		*p_head = (enMAP_HEAD_DIR)( (en_tmpHead - en_Head) & 3 );		// ?????
 800f5b6:	4b0e      	ldr	r3, [pc, #56]	; (800f5f0 <MAP_calcMouseDir+0x214>)
 800f5b8:	781b      	ldrb	r3, [r3, #0]
 800f5ba:	7afa      	ldrb	r2, [r7, #11]
 800f5bc:	1ad3      	subs	r3, r2, r3
 800f5be:	b2db      	uxtb	r3, r3
 800f5c0:	f003 0303 	and.w	r3, r3, #3
 800f5c4:	b2da      	uxtb	r2, r3
 800f5c6:	683b      	ldr	r3, [r7, #0]
 800f5c8:	701a      	strb	r2, [r3, #0]
	// ??????@?w??
	else{
		*p_head = (enMAP_HEAD_DIR)0;
	}

}
 800f5ca:	e002      	b.n	800f5d2 <MAP_calcMouseDir+0x1f6>
		*p_head = (enMAP_HEAD_DIR)0;
 800f5cc:	683b      	ldr	r3, [r7, #0]
 800f5ce:	2200      	movs	r2, #0
 800f5d0:	701a      	strb	r2, [r3, #0]
}
 800f5d2:	bf00      	nop
 800f5d4:	3714      	adds	r7, #20
 800f5d6:	46bd      	mov	sp, r7
 800f5d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f5dc:	4770      	bx	lr
 800f5de:	bf00      	nop
 800f5e0:	200093c1 	.word	0x200093c1
 800f5e4:	200093cb 	.word	0x200093cb
 800f5e8:	200002ec 	.word	0x200002ec
 800f5ec:	20000710 	.word	0x20000710
 800f5f0:	200093c8 	.word	0x200093c8

0800f5f4 <MAP_refMousePos>:

void MAP_refMousePos( 
	enMAP_HEAD_DIR 			en_head			///< [in] ?i?s????
){
 800f5f4:	b480      	push	{r7}
 800f5f6:	b083      	sub	sp, #12
 800f5f8:	af00      	add	r7, sp, #0
 800f5fa:	4603      	mov	r3, r0
 800f5fc:	71fb      	strb	r3, [r7, #7]
	switch( en_head ){
 800f5fe:	79fb      	ldrb	r3, [r7, #7]
 800f600:	2b03      	cmp	r3, #3
 800f602:	d827      	bhi.n	800f654 <MAP_refMousePos+0x60>
 800f604:	a201      	add	r2, pc, #4	; (adr r2, 800f60c <MAP_refMousePos+0x18>)
 800f606:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f60a:	bf00      	nop
 800f60c:	0800f61d 	.word	0x0800f61d
 800f610:	0800f62b 	.word	0x0800f62b
 800f614:	0800f639 	.word	0x0800f639
 800f618:	0800f647 	.word	0x0800f647
		case NORTH:
			my = my + 1;
 800f61c:	4b11      	ldr	r3, [pc, #68]	; (800f664 <MAP_refMousePos+0x70>)
 800f61e:	781b      	ldrb	r3, [r3, #0]
 800f620:	3301      	adds	r3, #1
 800f622:	b2da      	uxtb	r2, r3
 800f624:	4b0f      	ldr	r3, [pc, #60]	; (800f664 <MAP_refMousePos+0x70>)
 800f626:	701a      	strb	r2, [r3, #0]
			break;
 800f628:	e015      	b.n	800f656 <MAP_refMousePos+0x62>
		case EAST:
			mx = mx + 1;
 800f62a:	4b0f      	ldr	r3, [pc, #60]	; (800f668 <MAP_refMousePos+0x74>)
 800f62c:	781b      	ldrb	r3, [r3, #0]
 800f62e:	3301      	adds	r3, #1
 800f630:	b2da      	uxtb	r2, r3
 800f632:	4b0d      	ldr	r3, [pc, #52]	; (800f668 <MAP_refMousePos+0x74>)
 800f634:	701a      	strb	r2, [r3, #0]
			break;
 800f636:	e00e      	b.n	800f656 <MAP_refMousePos+0x62>
		case SOUTH:
			my = my - 1;
 800f638:	4b0a      	ldr	r3, [pc, #40]	; (800f664 <MAP_refMousePos+0x70>)
 800f63a:	781b      	ldrb	r3, [r3, #0]
 800f63c:	3b01      	subs	r3, #1
 800f63e:	b2da      	uxtb	r2, r3
 800f640:	4b08      	ldr	r3, [pc, #32]	; (800f664 <MAP_refMousePos+0x70>)
 800f642:	701a      	strb	r2, [r3, #0]
			break;
 800f644:	e007      	b.n	800f656 <MAP_refMousePos+0x62>
		case WEST:
			mx = mx - 1;
 800f646:	4b08      	ldr	r3, [pc, #32]	; (800f668 <MAP_refMousePos+0x74>)
 800f648:	781b      	ldrb	r3, [r3, #0]
 800f64a:	3b01      	subs	r3, #1
 800f64c:	b2da      	uxtb	r2, r3
 800f64e:	4b06      	ldr	r3, [pc, #24]	; (800f668 <MAP_refMousePos+0x74>)
 800f650:	701a      	strb	r2, [r3, #0]
			break;
 800f652:	e000      	b.n	800f656 <MAP_refMousePos+0x62>
		default:
			break;
 800f654:	bf00      	nop
	}
}
 800f656:	bf00      	nop
 800f658:	370c      	adds	r7, #12
 800f65a:	46bd      	mov	sp, r7
 800f65c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f660:	4770      	bx	lr
 800f662:	bf00      	nop
 800f664:	200093c1 	.word	0x200093c1
 800f668:	200093cb 	.word	0x200093cb

0800f66c <MAP_moveNextBlock>:

void MAP_moveNextBlock( 
	enMAP_HEAD_DIR 	en_head,		///< [in] ???i?s?????i?}?E?X?i?s??????k????j
	bool*			p_type			///< [in] FALSE: ?P??O?i??ATURE:????O?i???
){
 800f66c:	b580      	push	{r7, lr}
 800f66e:	b082      	sub	sp, #8
 800f670:	af00      	add	r7, sp, #0
 800f672:	4603      	mov	r3, r0
 800f674:	6039      	str	r1, [r7, #0]
 800f676:	71fb      	strb	r3, [r7, #7]
	*p_type = TRUE;
 800f678:	683b      	ldr	r3, [r7, #0]
 800f67a:	2201      	movs	r2, #1
 800f67c:	701a      	strb	r2, [r3, #0]
	f_MoveBackDist = 0;				// ??????????Z?l?N???A
 800f67e:	4b4d      	ldr	r3, [pc, #308]	; (800f7b4 <MAP_moveNextBlock+0x148>)
 800f680:	f04f 0200 	mov.w	r2, #0
 800f684:	601a      	str	r2, [r3, #0]
	
	/* ???? */
	switch( en_head ){
 800f686:	79fb      	ldrb	r3, [r7, #7]
 800f688:	2b03      	cmp	r3, #3
 800f68a:	f200 8082 	bhi.w	800f792 <MAP_moveNextBlock+0x126>
 800f68e:	a201      	add	r2, pc, #4	; (adr r2, 800f694 <MAP_moveNextBlock+0x28>)
 800f690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f694:	0800f6a5 	.word	0x0800f6a5
 800f698:	0800f6b5 	.word	0x0800f6b5
 800f69c:	0800f6dd 	.word	0x0800f6dd
 800f6a0:	0800f6c9 	.word	0x0800f6c9

		/* ???O?i */
		case NORTH:
			*p_type = FALSE;
 800f6a4:	683b      	ldr	r3, [r7, #0]
 800f6a6:	2200      	movs	r2, #0
 800f6a8:	701a      	strb	r2, [r3, #0]
			MOT_goBlock_Const( 1 );				// 1???O?i
 800f6aa:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800f6ae:	f7fa fbff 	bl	8009eb0 <MOT_goBlock_Const>
			break;
 800f6b2:	e071      	b.n	800f798 <MAP_moveNextBlock+0x12c>
		// ?E???
		case EAST:
			MOT_goBlock_FinSpeed( 0.5, 0 );		// ?????O?i
 800f6b4:	eddf 0a40 	vldr	s1, [pc, #256]	; 800f7b8 <MAP_moveNextBlock+0x14c>
 800f6b8:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800f6bc:	f7fa fbd4 	bl	8009e68 <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_R90);									// ?E90?x????
 800f6c0:	2000      	movs	r0, #0
 800f6c2:	f7fa fc73 	bl	8009fac <MOT_turn>
			break;
 800f6c6:	e067      	b.n	800f798 <MAP_moveNextBlock+0x12c>
		// ?????
		case WEST:
			MOT_goBlock_FinSpeed( 0.5, 0 );		// ?????O?i
 800f6c8:	eddf 0a3b 	vldr	s1, [pc, #236]	; 800f7b8 <MAP_moveNextBlock+0x14c>
 800f6cc:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800f6d0:	f7fa fbca 	bl	8009e68 <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_L90);									// ?E90?x????
 800f6d4:	2001      	movs	r0, #1
 800f6d6:	f7fa fc69 	bl	8009fac <MOT_turn>
			break;
 800f6da:	e05d      	b.n	800f798 <MAP_moveNextBlock+0x12c>
		// ???]???
		case SOUTH:
			MOT_goBlock_FinSpeed( 0.5, 0 );		// ?????O?i
 800f6dc:	eddf 0a36 	vldr	s1, [pc, #216]	; 800f7b8 <MAP_moveNextBlock+0x14c>
 800f6e0:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800f6e4:	f7fa fbc0 	bl	8009e68 <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_R180);									// ?E180?x????
 800f6e8:	2002      	movs	r0, #2
 800f6ea:	f7fa fc5f 	bl	8009fac <MOT_turn>
			
			/* ??p??????i???????????o?b?N?{??????????Z????j */
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// ?k????????k?????
 800f6ee:	4b33      	ldr	r3, [pc, #204]	; (800f7bc <MAP_moveNextBlock+0x150>)
 800f6f0:	781b      	ldrb	r3, [r3, #0]
 800f6f2:	2b00      	cmp	r3, #0
 800f6f4:	d10e      	bne.n	800f714 <MAP_moveNextBlock+0xa8>
 800f6f6:	4b32      	ldr	r3, [pc, #200]	; (800f7c0 <MAP_moveNextBlock+0x154>)
 800f6f8:	781b      	ldrb	r3, [r3, #0]
 800f6fa:	4618      	mov	r0, r3
 800f6fc:	4b31      	ldr	r3, [pc, #196]	; (800f7c4 <MAP_moveNextBlock+0x158>)
 800f6fe:	781b      	ldrb	r3, [r3, #0]
 800f700:	4619      	mov	r1, r3
 800f702:	4a31      	ldr	r2, [pc, #196]	; (800f7c8 <MAP_moveNextBlock+0x15c>)
 800f704:	0143      	lsls	r3, r0, #5
 800f706:	4413      	add	r3, r2
 800f708:	440b      	add	r3, r1
 800f70a:	781b      	ldrb	r3, [r3, #0]
 800f70c:	f003 0301 	and.w	r3, r3, #1
 800f710:	2b00      	cmp	r3, #0
 800f712:	d138      	bne.n	800f786 <MAP_moveNextBlock+0x11a>
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// ???????????????
 800f714:	4b29      	ldr	r3, [pc, #164]	; (800f7bc <MAP_moveNextBlock+0x150>)
 800f716:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// ?k????????k?????
 800f718:	2b01      	cmp	r3, #1
 800f71a:	d10e      	bne.n	800f73a <MAP_moveNextBlock+0xce>
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// ???????????????
 800f71c:	4b28      	ldr	r3, [pc, #160]	; (800f7c0 <MAP_moveNextBlock+0x154>)
 800f71e:	781b      	ldrb	r3, [r3, #0]
 800f720:	4618      	mov	r0, r3
 800f722:	4b28      	ldr	r3, [pc, #160]	; (800f7c4 <MAP_moveNextBlock+0x158>)
 800f724:	781b      	ldrb	r3, [r3, #0]
 800f726:	4619      	mov	r1, r3
 800f728:	4a27      	ldr	r2, [pc, #156]	; (800f7c8 <MAP_moveNextBlock+0x15c>)
 800f72a:	0143      	lsls	r3, r0, #5
 800f72c:	4413      	add	r3, r2
 800f72e:	440b      	add	r3, r1
 800f730:	781b      	ldrb	r3, [r3, #0]
 800f732:	f003 0302 	and.w	r3, r3, #2
 800f736:	2b00      	cmp	r3, #0
 800f738:	d125      	bne.n	800f786 <MAP_moveNextBlock+0x11a>
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// ?????????????
 800f73a:	4b20      	ldr	r3, [pc, #128]	; (800f7bc <MAP_moveNextBlock+0x150>)
 800f73c:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// ???????????????
 800f73e:	2b02      	cmp	r3, #2
 800f740:	d10e      	bne.n	800f760 <MAP_moveNextBlock+0xf4>
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// ?????????????
 800f742:	4b1f      	ldr	r3, [pc, #124]	; (800f7c0 <MAP_moveNextBlock+0x154>)
 800f744:	781b      	ldrb	r3, [r3, #0]
 800f746:	4618      	mov	r0, r3
 800f748:	4b1e      	ldr	r3, [pc, #120]	; (800f7c4 <MAP_moveNextBlock+0x158>)
 800f74a:	781b      	ldrb	r3, [r3, #0]
 800f74c:	4619      	mov	r1, r3
 800f74e:	4a1e      	ldr	r2, [pc, #120]	; (800f7c8 <MAP_moveNextBlock+0x15c>)
 800f750:	0143      	lsls	r3, r0, #5
 800f752:	4413      	add	r3, r2
 800f754:	440b      	add	r3, r1
 800f756:	781b      	ldrb	r3, [r3, #0]
 800f758:	f003 0304 	and.w	r3, r3, #4
 800f75c:	2b00      	cmp	r3, #0
 800f75e:	d112      	bne.n	800f786 <MAP_moveNextBlock+0x11a>
				( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// ???????????????
 800f760:	4b16      	ldr	r3, [pc, #88]	; (800f7bc <MAP_moveNextBlock+0x150>)
 800f762:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// ?????????????
 800f764:	2b03      	cmp	r3, #3
 800f766:	d116      	bne.n	800f796 <MAP_moveNextBlock+0x12a>
				( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// ???????????????
 800f768:	4b15      	ldr	r3, [pc, #84]	; (800f7c0 <MAP_moveNextBlock+0x154>)
 800f76a:	781b      	ldrb	r3, [r3, #0]
 800f76c:	4618      	mov	r0, r3
 800f76e:	4b15      	ldr	r3, [pc, #84]	; (800f7c4 <MAP_moveNextBlock+0x158>)
 800f770:	781b      	ldrb	r3, [r3, #0]
 800f772:	4619      	mov	r1, r3
 800f774:	4a14      	ldr	r2, [pc, #80]	; (800f7c8 <MAP_moveNextBlock+0x15c>)
 800f776:	0143      	lsls	r3, r0, #5
 800f778:	4413      	add	r3, r2
 800f77a:	440b      	add	r3, r1
 800f77c:	781b      	ldrb	r3, [r3, #0]
 800f77e:	f003 0308 	and.w	r3, r3, #8
 800f782:	2b00      	cmp	r3, #0
 800f784:	d007      	beq.n	800f796 <MAP_moveNextBlock+0x12a>
			){
				MOT_goHitBackWall();					// ?o?b?N????
 800f786:	f7fa ff21 	bl	800a5cc <MOT_goHitBackWall>
				f_MoveBackDist = MOVE_BACK_DIST;		// ?o?b?N???????????[???]?????Z
 800f78a:	4b0a      	ldr	r3, [pc, #40]	; (800f7b4 <MAP_moveNextBlock+0x148>)
 800f78c:	4a0f      	ldr	r2, [pc, #60]	; (800f7cc <MAP_moveNextBlock+0x160>)
 800f78e:	601a      	str	r2, [r3, #0]
			}
			break;
 800f790:	e001      	b.n	800f796 <MAP_moveNextBlock+0x12a>
		default:
			break;
 800f792:	bf00      	nop
 800f794:	e000      	b.n	800f798 <MAP_moveNextBlock+0x12c>
			break;
 800f796:	bf00      	nop
		MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);			// ??????MAP?@?i?s???????Z?o			?? ?????MAP????
		MAP_moveNextBlock(en_head, p_type);					// ?????P?x?o???i?????j
	}
	else{*/
		/* ?i?s?????X?V */
		en_Head = (enMAP_HEAD_DIR)( (en_Head + en_head) & (MAP_HEAD_DIR_MAX-1) );
 800f798:	4b08      	ldr	r3, [pc, #32]	; (800f7bc <MAP_moveNextBlock+0x150>)
 800f79a:	781a      	ldrb	r2, [r3, #0]
 800f79c:	79fb      	ldrb	r3, [r7, #7]
 800f79e:	4413      	add	r3, r2
 800f7a0:	b2db      	uxtb	r3, r3
 800f7a2:	f003 0303 	and.w	r3, r3, #3
 800f7a6:	b2da      	uxtb	r2, r3
 800f7a8:	4b04      	ldr	r3, [pc, #16]	; (800f7bc <MAP_moveNextBlock+0x150>)
 800f7aa:	701a      	strb	r2, [r3, #0]
//	}
}
 800f7ac:	bf00      	nop
 800f7ae:	3708      	adds	r7, #8
 800f7b0:	46bd      	mov	sp, r7
 800f7b2:	bd80      	pop	{r7, pc}
 800f7b4:	200093c4 	.word	0x200093c4
 800f7b8:	00000000 	.word	0x00000000
 800f7bc:	200093c8 	.word	0x200093c8
 800f7c0:	200093c1 	.word	0x200093c1
 800f7c4:	200093cb 	.word	0x200093cb
 800f7c8:	200002ec 	.word	0x200002ec
 800f7cc:	3e75c28f 	.word	0x3e75c28f

0800f7d0 <MAP_moveNextBlock_Sura>:

void MAP_moveNextBlock_Sura( 
	enMAP_HEAD_DIR 	en_head,		///< [in] ???i?s?????i?}?E?X?i?s??????k????j
	bool*			p_type,			///< [in] FALSE: ?P??O?i??ATURE:????O?i???
	bool			bl_resume		///< [in] FALSE: ???W???[???????ATURE:???W???[??????
){
 800f7d0:	b580      	push	{r7, lr}
 800f7d2:	b082      	sub	sp, #8
 800f7d4:	af00      	add	r7, sp, #0
 800f7d6:	4603      	mov	r3, r0
 800f7d8:	6039      	str	r1, [r7, #0]
 800f7da:	71fb      	strb	r3, [r7, #7]
 800f7dc:	4613      	mov	r3, r2
 800f7de:	71bb      	strb	r3, [r7, #6]
	*p_type = FALSE;
 800f7e0:	683b      	ldr	r3, [r7, #0]
 800f7e2:	2200      	movs	r2, #0
 800f7e4:	701a      	strb	r2, [r3, #0]
	f_MoveBackDist = 0;				// ??????????Z?l?N???A
 800f7e6:	4ba6      	ldr	r3, [pc, #664]	; (800fa80 <MAP_moveNextBlock_Sura+0x2b0>)
 800f7e8:	f04f 0200 	mov.w	r2, #0
 800f7ec:	601a      	str	r2, [r3, #0]
	
	/* ???? */
	switch( en_head ){
 800f7ee:	79fb      	ldrb	r3, [r7, #7]
 800f7f0:	2b03      	cmp	r3, #3
 800f7f2:	f200 8244 	bhi.w	800fc7e <MAP_moveNextBlock_Sura+0x4ae>
 800f7f6:	a201      	add	r2, pc, #4	; (adr r2, 800f7fc <MAP_moveNextBlock_Sura+0x2c>)
 800f7f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800f7fc:	0800f80d 	.word	0x0800f80d
 800f800:	0800f831 	.word	0x0800f831
 800f804:	0800fbbd 	.word	0x0800fbbd
 800f808:	0800f9e1 	.word	0x0800f9e1

		// ???O?i
		case NORTH:
			
			/* ???W???[?????? */
			if( bl_resume == FALSE ){
 800f80c:	79bb      	ldrb	r3, [r7, #6]
 800f80e:	f083 0301 	eor.w	r3, r3, #1
 800f812:	b2db      	uxtb	r3, r3
 800f814:	2b00      	cmp	r3, #0
 800f816:	d004      	beq.n	800f822 <MAP_moveNextBlock_Sura+0x52>
		
				MOT_goBlock_Const( 1 );					// 1???O?i
 800f818:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800f81c:	f7fa fb48 	bl	8009eb0 <MOT_goBlock_Const>
			/* ???W???[?????? */
			else{
				MOT_goBlock_FinSpeed( 1.0f, SEARCH_SPEED );		// ?????O?i(?o?b?N???)
//				uc_SlaCnt = 0;										// ?X?????[??????
			}
			break;
 800f820:	e22e      	b.n	800fc80 <MAP_moveNextBlock_Sura+0x4b0>
				MOT_goBlock_FinSpeed( 1.0f, SEARCH_SPEED );		// ?????O?i(?o?b?N???)
 800f822:	eddf 0a98 	vldr	s1, [pc, #608]	; 800fa84 <MAP_moveNextBlock_Sura+0x2b4>
 800f826:	eeb7 0a00 	vmov.f32	s0, #112	; 0x3f800000  1.0
 800f82a:	f7fa fb1d 	bl	8009e68 <MOT_goBlock_FinSpeed>
			break;
 800f82e:	e227      	b.n	800fc80 <MAP_moveNextBlock_Sura+0x4b0>

		// ?E?X?????[??????
		case EAST:
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// ?k?????????????
 800f830:	4b95      	ldr	r3, [pc, #596]	; (800fa88 <MAP_moveNextBlock_Sura+0x2b8>)
 800f832:	781b      	ldrb	r3, [r3, #0]
 800f834:	2b00      	cmp	r3, #0
 800f836:	d10e      	bne.n	800f856 <MAP_moveNextBlock_Sura+0x86>
 800f838:	4b94      	ldr	r3, [pc, #592]	; (800fa8c <MAP_moveNextBlock_Sura+0x2bc>)
 800f83a:	781b      	ldrb	r3, [r3, #0]
 800f83c:	4618      	mov	r0, r3
 800f83e:	4b94      	ldr	r3, [pc, #592]	; (800fa90 <MAP_moveNextBlock_Sura+0x2c0>)
 800f840:	781b      	ldrb	r3, [r3, #0]
 800f842:	4619      	mov	r1, r3
 800f844:	4a93      	ldr	r2, [pc, #588]	; (800fa94 <MAP_moveNextBlock_Sura+0x2c4>)
 800f846:	0143      	lsls	r3, r0, #5
 800f848:	4413      	add	r3, r2
 800f84a:	440b      	add	r3, r1
 800f84c:	781b      	ldrb	r3, [r3, #0]
 800f84e:	f003 0302 	and.w	r3, r3, #2
 800f852:	2b00      	cmp	r3, #0
 800f854:	d138      	bne.n	800f8c8 <MAP_moveNextBlock_Sura+0xf8>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// ??????????????
 800f856:	4b8c      	ldr	r3, [pc, #560]	; (800fa88 <MAP_moveNextBlock_Sura+0x2b8>)
 800f858:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// ?k?????????????
 800f85a:	2b01      	cmp	r3, #1
 800f85c:	d10e      	bne.n	800f87c <MAP_moveNextBlock_Sura+0xac>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// ??????????????
 800f85e:	4b8b      	ldr	r3, [pc, #556]	; (800fa8c <MAP_moveNextBlock_Sura+0x2bc>)
 800f860:	781b      	ldrb	r3, [r3, #0]
 800f862:	4618      	mov	r0, r3
 800f864:	4b8a      	ldr	r3, [pc, #552]	; (800fa90 <MAP_moveNextBlock_Sura+0x2c0>)
 800f866:	781b      	ldrb	r3, [r3, #0]
 800f868:	4619      	mov	r1, r3
 800f86a:	4a8a      	ldr	r2, [pc, #552]	; (800fa94 <MAP_moveNextBlock_Sura+0x2c4>)
 800f86c:	0143      	lsls	r3, r0, #5
 800f86e:	4413      	add	r3, r2
 800f870:	440b      	add	r3, r1
 800f872:	781b      	ldrb	r3, [r3, #0]
 800f874:	f003 0304 	and.w	r3, r3, #4
 800f878:	2b00      	cmp	r3, #0
 800f87a:	d125      	bne.n	800f8c8 <MAP_moveNextBlock_Sura+0xf8>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// ??????????????
 800f87c:	4b82      	ldr	r3, [pc, #520]	; (800fa88 <MAP_moveNextBlock_Sura+0x2b8>)
 800f87e:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// ??????????????
 800f880:	2b02      	cmp	r3, #2
 800f882:	d10e      	bne.n	800f8a2 <MAP_moveNextBlock_Sura+0xd2>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// ??????????????
 800f884:	4b81      	ldr	r3, [pc, #516]	; (800fa8c <MAP_moveNextBlock_Sura+0x2bc>)
 800f886:	781b      	ldrb	r3, [r3, #0]
 800f888:	4618      	mov	r0, r3
 800f88a:	4b81      	ldr	r3, [pc, #516]	; (800fa90 <MAP_moveNextBlock_Sura+0x2c0>)
 800f88c:	781b      	ldrb	r3, [r3, #0]
 800f88e:	4619      	mov	r1, r3
 800f890:	4a80      	ldr	r2, [pc, #512]	; (800fa94 <MAP_moveNextBlock_Sura+0x2c4>)
 800f892:	0143      	lsls	r3, r0, #5
 800f894:	4413      	add	r3, r2
 800f896:	440b      	add	r3, r1
 800f898:	781b      	ldrb	r3, [r3, #0]
 800f89a:	f003 0308 	and.w	r3, r3, #8
 800f89e:	2b00      	cmp	r3, #0
 800f8a0:	d112      	bne.n	800f8c8 <MAP_moveNextBlock_Sura+0xf8>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// ??????????k?????
 800f8a2:	4b79      	ldr	r3, [pc, #484]	; (800fa88 <MAP_moveNextBlock_Sura+0x2b8>)
 800f8a4:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// ??????????????
 800f8a6:	2b03      	cmp	r3, #3
 800f8a8:	d112      	bne.n	800f8d0 <MAP_moveNextBlock_Sura+0x100>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// ??????????k?????
 800f8aa:	4b78      	ldr	r3, [pc, #480]	; (800fa8c <MAP_moveNextBlock_Sura+0x2bc>)
 800f8ac:	781b      	ldrb	r3, [r3, #0]
 800f8ae:	4618      	mov	r0, r3
 800f8b0:	4b77      	ldr	r3, [pc, #476]	; (800fa90 <MAP_moveNextBlock_Sura+0x2c0>)
 800f8b2:	781b      	ldrb	r3, [r3, #0]
 800f8b4:	4619      	mov	r1, r3
 800f8b6:	4a77      	ldr	r2, [pc, #476]	; (800fa94 <MAP_moveNextBlock_Sura+0x2c4>)
 800f8b8:	0143      	lsls	r3, r0, #5
 800f8ba:	4413      	add	r3, r2
 800f8bc:	440b      	add	r3, r1
 800f8be:	781b      	ldrb	r3, [r3, #0]
 800f8c0:	f003 0301 	and.w	r3, r3, #1
 800f8c4:	2b00      	cmp	r3, #0
 800f8c6:	d003      	beq.n	800f8d0 <MAP_moveNextBlock_Sura+0x100>
				){
				uc_dist_control = 10;
 800f8c8:	4b73      	ldr	r3, [pc, #460]	; (800fa98 <MAP_moveNextBlock_Sura+0x2c8>)
 800f8ca:	220a      	movs	r2, #10
 800f8cc:	701a      	strb	r2, [r3, #0]
 800f8ce:	e002      	b.n	800f8d6 <MAP_moveNextBlock_Sura+0x106>
				}
			else{
				uc_dist_control = 0;
 800f8d0:	4b71      	ldr	r3, [pc, #452]	; (800fa98 <MAP_moveNextBlock_Sura+0x2c8>)
 800f8d2:	2200      	movs	r2, #0
 800f8d4:	701a      	strb	r2, [r3, #0]
			}
			if( uc_SlaCnt < SLA_count ){
 800f8d6:	4b71      	ldr	r3, [pc, #452]	; (800fa9c <MAP_moveNextBlock_Sura+0x2cc>)
 800f8d8:	781a      	ldrb	r2, [r3, #0]
 800f8da:	4b71      	ldr	r3, [pc, #452]	; (800faa0 <MAP_moveNextBlock_Sura+0x2d0>)
 800f8dc:	781b      	ldrb	r3, [r3, #0]
 800f8de:	429a      	cmp	r2, r3
 800f8e0:	d20e      	bcs.n	800f900 <MAP_moveNextBlock_Sura+0x130>
				MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// ?E?X?????[??
 800f8e2:	2000      	movs	r0, #0
 800f8e4:	f7f3 fb18 	bl	8002f18 <PARAM_getSra>
 800f8e8:	4603      	mov	r3, r0
 800f8ea:	4619      	mov	r1, r3
 800f8ec:	2000      	movs	r0, #0
 800f8ee:	f7fa febf 	bl	800a670 <MOT_goSla>
				uc_SlaCnt++;
 800f8f2:	4b6a      	ldr	r3, [pc, #424]	; (800fa9c <MAP_moveNextBlock_Sura+0x2cc>)
 800f8f4:	781b      	ldrb	r3, [r3, #0]
 800f8f6:	3301      	adds	r3, #1
 800f8f8:	b2da      	uxtb	r2, r3
 800f8fa:	4b68      	ldr	r3, [pc, #416]	; (800fa9c <MAP_moveNextBlock_Sura+0x2cc>)
 800f8fc:	701a      	strb	r2, [r3, #0]
				else{
					MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// ?E?X?????[??
					uc_SlaCnt++;
				}
			}
			break;
 800f8fe:	e1bf      	b.n	800fc80 <MAP_moveNextBlock_Sura+0x4b0>
				if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// ?k?????????????
 800f900:	4b61      	ldr	r3, [pc, #388]	; (800fa88 <MAP_moveNextBlock_Sura+0x2b8>)
 800f902:	781b      	ldrb	r3, [r3, #0]
 800f904:	2b00      	cmp	r3, #0
 800f906:	d10e      	bne.n	800f926 <MAP_moveNextBlock_Sura+0x156>
 800f908:	4b60      	ldr	r3, [pc, #384]	; (800fa8c <MAP_moveNextBlock_Sura+0x2bc>)
 800f90a:	781b      	ldrb	r3, [r3, #0]
 800f90c:	4618      	mov	r0, r3
 800f90e:	4b60      	ldr	r3, [pc, #384]	; (800fa90 <MAP_moveNextBlock_Sura+0x2c0>)
 800f910:	781b      	ldrb	r3, [r3, #0]
 800f912:	4619      	mov	r1, r3
 800f914:	4a5f      	ldr	r2, [pc, #380]	; (800fa94 <MAP_moveNextBlock_Sura+0x2c4>)
 800f916:	0143      	lsls	r3, r0, #5
 800f918:	4413      	add	r3, r2
 800f91a:	440b      	add	r3, r1
 800f91c:	781b      	ldrb	r3, [r3, #0]
 800f91e:	f003 0308 	and.w	r3, r3, #8
 800f922:	2b00      	cmp	r3, #0
 800f924:	d138      	bne.n	800f998 <MAP_moveNextBlock_Sura+0x1c8>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// ??????????k?????
 800f926:	4b58      	ldr	r3, [pc, #352]	; (800fa88 <MAP_moveNextBlock_Sura+0x2b8>)
 800f928:	781b      	ldrb	r3, [r3, #0]
				if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// ?k?????????????
 800f92a:	2b01      	cmp	r3, #1
 800f92c:	d10e      	bne.n	800f94c <MAP_moveNextBlock_Sura+0x17c>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// ??????????k?????
 800f92e:	4b57      	ldr	r3, [pc, #348]	; (800fa8c <MAP_moveNextBlock_Sura+0x2bc>)
 800f930:	781b      	ldrb	r3, [r3, #0]
 800f932:	4618      	mov	r0, r3
 800f934:	4b56      	ldr	r3, [pc, #344]	; (800fa90 <MAP_moveNextBlock_Sura+0x2c0>)
 800f936:	781b      	ldrb	r3, [r3, #0]
 800f938:	4619      	mov	r1, r3
 800f93a:	4a56      	ldr	r2, [pc, #344]	; (800fa94 <MAP_moveNextBlock_Sura+0x2c4>)
 800f93c:	0143      	lsls	r3, r0, #5
 800f93e:	4413      	add	r3, r2
 800f940:	440b      	add	r3, r1
 800f942:	781b      	ldrb	r3, [r3, #0]
 800f944:	f003 0301 	and.w	r3, r3, #1
 800f948:	2b00      	cmp	r3, #0
 800f94a:	d125      	bne.n	800f998 <MAP_moveNextBlock_Sura+0x1c8>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// ??????????????
 800f94c:	4b4e      	ldr	r3, [pc, #312]	; (800fa88 <MAP_moveNextBlock_Sura+0x2b8>)
 800f94e:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// ??????????k?????
 800f950:	2b02      	cmp	r3, #2
 800f952:	d10e      	bne.n	800f972 <MAP_moveNextBlock_Sura+0x1a2>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// ??????????????
 800f954:	4b4d      	ldr	r3, [pc, #308]	; (800fa8c <MAP_moveNextBlock_Sura+0x2bc>)
 800f956:	781b      	ldrb	r3, [r3, #0]
 800f958:	4618      	mov	r0, r3
 800f95a:	4b4d      	ldr	r3, [pc, #308]	; (800fa90 <MAP_moveNextBlock_Sura+0x2c0>)
 800f95c:	781b      	ldrb	r3, [r3, #0]
 800f95e:	4619      	mov	r1, r3
 800f960:	4a4c      	ldr	r2, [pc, #304]	; (800fa94 <MAP_moveNextBlock_Sura+0x2c4>)
 800f962:	0143      	lsls	r3, r0, #5
 800f964:	4413      	add	r3, r2
 800f966:	440b      	add	r3, r1
 800f968:	781b      	ldrb	r3, [r3, #0]
 800f96a:	f003 0302 	and.w	r3, r3, #2
 800f96e:	2b00      	cmp	r3, #0
 800f970:	d112      	bne.n	800f998 <MAP_moveNextBlock_Sura+0x1c8>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// ??????????????
 800f972:	4b45      	ldr	r3, [pc, #276]	; (800fa88 <MAP_moveNextBlock_Sura+0x2b8>)
 800f974:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// ??????????????
 800f976:	2b03      	cmp	r3, #3
 800f978:	d123      	bne.n	800f9c2 <MAP_moveNextBlock_Sura+0x1f2>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// ??????????????
 800f97a:	4b44      	ldr	r3, [pc, #272]	; (800fa8c <MAP_moveNextBlock_Sura+0x2bc>)
 800f97c:	781b      	ldrb	r3, [r3, #0]
 800f97e:	4618      	mov	r0, r3
 800f980:	4b43      	ldr	r3, [pc, #268]	; (800fa90 <MAP_moveNextBlock_Sura+0x2c0>)
 800f982:	781b      	ldrb	r3, [r3, #0]
 800f984:	4619      	mov	r1, r3
 800f986:	4a43      	ldr	r2, [pc, #268]	; (800fa94 <MAP_moveNextBlock_Sura+0x2c4>)
 800f988:	0143      	lsls	r3, r0, #5
 800f98a:	4413      	add	r3, r2
 800f98c:	440b      	add	r3, r1
 800f98e:	781b      	ldrb	r3, [r3, #0]
 800f990:	f003 0304 	and.w	r3, r3, #4
 800f994:	2b00      	cmp	r3, #0
 800f996:	d014      	beq.n	800f9c2 <MAP_moveNextBlock_Sura+0x1f2>
					MOT_goBlock_FinSpeed( 0.5, 0 );			// ?????O?i
 800f998:	eddf 0a42 	vldr	s1, [pc, #264]	; 800faa4 <MAP_moveNextBlock_Sura+0x2d4>
 800f99c:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800f9a0:	f7fa fa62 	bl	8009e68 <MOT_goBlock_FinSpeed>
					MOT_turn(MOT_R90);						// ?E90?x????
 800f9a4:	2000      	movs	r0, #0
 800f9a6:	f7fa fb01 	bl	8009fac <MOT_turn>
					uc_SlaCnt = 0;
 800f9aa:	4b3c      	ldr	r3, [pc, #240]	; (800fa9c <MAP_moveNextBlock_Sura+0x2cc>)
 800f9ac:	2200      	movs	r2, #0
 800f9ae:	701a      	strb	r2, [r3, #0]
					MOT_goHitBackWall();					// ?o?b?N????
 800f9b0:	f7fa fe0c 	bl	800a5cc <MOT_goHitBackWall>
					f_MoveBackDist = MOVE_BACK_DIST;		// ?o?b?N???????????[???]?????Z
 800f9b4:	4b32      	ldr	r3, [pc, #200]	; (800fa80 <MAP_moveNextBlock_Sura+0x2b0>)
 800f9b6:	4a3c      	ldr	r2, [pc, #240]	; (800faa8 <MAP_moveNextBlock_Sura+0x2d8>)
 800f9b8:	601a      	str	r2, [r3, #0]
					*p_type = TRUE;							// ?????i?{?o?b?N?j???i?
 800f9ba:	683b      	ldr	r3, [r7, #0]
 800f9bc:	2201      	movs	r2, #1
 800f9be:	701a      	strb	r2, [r3, #0]
			break;
 800f9c0:	e15e      	b.n	800fc80 <MAP_moveNextBlock_Sura+0x4b0>
					MOT_goSla( MOT_R90S, PARAM_getSra( SLA_90 ) );	// ?E?X?????[??
 800f9c2:	2000      	movs	r0, #0
 800f9c4:	f7f3 faa8 	bl	8002f18 <PARAM_getSra>
 800f9c8:	4603      	mov	r3, r0
 800f9ca:	4619      	mov	r1, r3
 800f9cc:	2000      	movs	r0, #0
 800f9ce:	f7fa fe4f 	bl	800a670 <MOT_goSla>
					uc_SlaCnt++;
 800f9d2:	4b32      	ldr	r3, [pc, #200]	; (800fa9c <MAP_moveNextBlock_Sura+0x2cc>)
 800f9d4:	781b      	ldrb	r3, [r3, #0]
 800f9d6:	3301      	adds	r3, #1
 800f9d8:	b2da      	uxtb	r2, r3
 800f9da:	4b30      	ldr	r3, [pc, #192]	; (800fa9c <MAP_moveNextBlock_Sura+0x2cc>)
 800f9dc:	701a      	strb	r2, [r3, #0]
			break;
 800f9de:	e14f      	b.n	800fc80 <MAP_moveNextBlock_Sura+0x4b0>

		// ???X?????[??????
		case WEST:
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// ?k?????????????
 800f9e0:	4b29      	ldr	r3, [pc, #164]	; (800fa88 <MAP_moveNextBlock_Sura+0x2b8>)
 800f9e2:	781b      	ldrb	r3, [r3, #0]
 800f9e4:	2b00      	cmp	r3, #0
 800f9e6:	d10e      	bne.n	800fa06 <MAP_moveNextBlock_Sura+0x236>
 800f9e8:	4b28      	ldr	r3, [pc, #160]	; (800fa8c <MAP_moveNextBlock_Sura+0x2bc>)
 800f9ea:	781b      	ldrb	r3, [r3, #0]
 800f9ec:	4618      	mov	r0, r3
 800f9ee:	4b28      	ldr	r3, [pc, #160]	; (800fa90 <MAP_moveNextBlock_Sura+0x2c0>)
 800f9f0:	781b      	ldrb	r3, [r3, #0]
 800f9f2:	4619      	mov	r1, r3
 800f9f4:	4a27      	ldr	r2, [pc, #156]	; (800fa94 <MAP_moveNextBlock_Sura+0x2c4>)
 800f9f6:	0143      	lsls	r3, r0, #5
 800f9f8:	4413      	add	r3, r2
 800f9fa:	440b      	add	r3, r1
 800f9fc:	781b      	ldrb	r3, [r3, #0]
 800f9fe:	f003 0308 	and.w	r3, r3, #8
 800fa02:	2b00      	cmp	r3, #0
 800fa04:	d138      	bne.n	800fa78 <MAP_moveNextBlock_Sura+0x2a8>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// ??????????k?????
 800fa06:	4b20      	ldr	r3, [pc, #128]	; (800fa88 <MAP_moveNextBlock_Sura+0x2b8>)
 800fa08:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// ?k?????????????
 800fa0a:	2b01      	cmp	r3, #1
 800fa0c:	d10e      	bne.n	800fa2c <MAP_moveNextBlock_Sura+0x25c>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// ??????????k?????
 800fa0e:	4b1f      	ldr	r3, [pc, #124]	; (800fa8c <MAP_moveNextBlock_Sura+0x2bc>)
 800fa10:	781b      	ldrb	r3, [r3, #0]
 800fa12:	4618      	mov	r0, r3
 800fa14:	4b1e      	ldr	r3, [pc, #120]	; (800fa90 <MAP_moveNextBlock_Sura+0x2c0>)
 800fa16:	781b      	ldrb	r3, [r3, #0]
 800fa18:	4619      	mov	r1, r3
 800fa1a:	4a1e      	ldr	r2, [pc, #120]	; (800fa94 <MAP_moveNextBlock_Sura+0x2c4>)
 800fa1c:	0143      	lsls	r3, r0, #5
 800fa1e:	4413      	add	r3, r2
 800fa20:	440b      	add	r3, r1
 800fa22:	781b      	ldrb	r3, [r3, #0]
 800fa24:	f003 0301 	and.w	r3, r3, #1
 800fa28:	2b00      	cmp	r3, #0
 800fa2a:	d125      	bne.n	800fa78 <MAP_moveNextBlock_Sura+0x2a8>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// ??????????????
 800fa2c:	4b16      	ldr	r3, [pc, #88]	; (800fa88 <MAP_moveNextBlock_Sura+0x2b8>)
 800fa2e:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// ??????????k?????
 800fa30:	2b02      	cmp	r3, #2
 800fa32:	d10e      	bne.n	800fa52 <MAP_moveNextBlock_Sura+0x282>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// ??????????????
 800fa34:	4b15      	ldr	r3, [pc, #84]	; (800fa8c <MAP_moveNextBlock_Sura+0x2bc>)
 800fa36:	781b      	ldrb	r3, [r3, #0]
 800fa38:	4618      	mov	r0, r3
 800fa3a:	4b15      	ldr	r3, [pc, #84]	; (800fa90 <MAP_moveNextBlock_Sura+0x2c0>)
 800fa3c:	781b      	ldrb	r3, [r3, #0]
 800fa3e:	4619      	mov	r1, r3
 800fa40:	4a14      	ldr	r2, [pc, #80]	; (800fa94 <MAP_moveNextBlock_Sura+0x2c4>)
 800fa42:	0143      	lsls	r3, r0, #5
 800fa44:	4413      	add	r3, r2
 800fa46:	440b      	add	r3, r1
 800fa48:	781b      	ldrb	r3, [r3, #0]
 800fa4a:	f003 0302 	and.w	r3, r3, #2
 800fa4e:	2b00      	cmp	r3, #0
 800fa50:	d112      	bne.n	800fa78 <MAP_moveNextBlock_Sura+0x2a8>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// ??????????????
 800fa52:	4b0d      	ldr	r3, [pc, #52]	; (800fa88 <MAP_moveNextBlock_Sura+0x2b8>)
 800fa54:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// ??????????????
 800fa56:	2b03      	cmp	r3, #3
 800fa58:	d128      	bne.n	800faac <MAP_moveNextBlock_Sura+0x2dc>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) ) 			// ??????????????
 800fa5a:	4b0c      	ldr	r3, [pc, #48]	; (800fa8c <MAP_moveNextBlock_Sura+0x2bc>)
 800fa5c:	781b      	ldrb	r3, [r3, #0]
 800fa5e:	4618      	mov	r0, r3
 800fa60:	4b0b      	ldr	r3, [pc, #44]	; (800fa90 <MAP_moveNextBlock_Sura+0x2c0>)
 800fa62:	781b      	ldrb	r3, [r3, #0]
 800fa64:	4619      	mov	r1, r3
 800fa66:	4a0b      	ldr	r2, [pc, #44]	; (800fa94 <MAP_moveNextBlock_Sura+0x2c4>)
 800fa68:	0143      	lsls	r3, r0, #5
 800fa6a:	4413      	add	r3, r2
 800fa6c:	440b      	add	r3, r1
 800fa6e:	781b      	ldrb	r3, [r3, #0]
 800fa70:	f003 0304 	and.w	r3, r3, #4
 800fa74:	2b00      	cmp	r3, #0
 800fa76:	d019      	beq.n	800faac <MAP_moveNextBlock_Sura+0x2dc>
				){
				uc_dist_control = 10;
 800fa78:	4b07      	ldr	r3, [pc, #28]	; (800fa98 <MAP_moveNextBlock_Sura+0x2c8>)
 800fa7a:	220a      	movs	r2, #10
 800fa7c:	701a      	strb	r2, [r3, #0]
 800fa7e:	e018      	b.n	800fab2 <MAP_moveNextBlock_Sura+0x2e2>
 800fa80:	200093c4 	.word	0x200093c4
 800fa84:	3e99999a 	.word	0x3e99999a
 800fa88:	200093c8 	.word	0x200093c8
 800fa8c:	200093c1 	.word	0x200093c1
 800fa90:	200093cb 	.word	0x200093cb
 800fa94:	200002ec 	.word	0x200002ec
 800fa98:	20000f10 	.word	0x20000f10
 800fa9c:	200002ba 	.word	0x200002ba
 800faa0:	2000001c 	.word	0x2000001c
 800faa4:	00000000 	.word	0x00000000
 800faa8:	3e75c28f 	.word	0x3e75c28f
				}
			else{
				uc_dist_control = 0;
 800faac:	4b7b      	ldr	r3, [pc, #492]	; (800fc9c <MAP_moveNextBlock_Sura+0x4cc>)
 800faae:	2200      	movs	r2, #0
 800fab0:	701a      	strb	r2, [r3, #0]
			}
			if( uc_SlaCnt < SLA_count ){
 800fab2:	4b7b      	ldr	r3, [pc, #492]	; (800fca0 <MAP_moveNextBlock_Sura+0x4d0>)
 800fab4:	781a      	ldrb	r2, [r3, #0]
 800fab6:	4b7b      	ldr	r3, [pc, #492]	; (800fca4 <MAP_moveNextBlock_Sura+0x4d4>)
 800fab8:	781b      	ldrb	r3, [r3, #0]
 800faba:	429a      	cmp	r2, r3
 800fabc:	d20e      	bcs.n	800fadc <MAP_moveNextBlock_Sura+0x30c>
				MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// ???X?????[??
 800fabe:	2000      	movs	r0, #0
 800fac0:	f7f3 fa2a 	bl	8002f18 <PARAM_getSra>
 800fac4:	4603      	mov	r3, r0
 800fac6:	4619      	mov	r1, r3
 800fac8:	2001      	movs	r0, #1
 800faca:	f7fa fdd1 	bl	800a670 <MOT_goSla>
				uc_SlaCnt++;
 800face:	4b74      	ldr	r3, [pc, #464]	; (800fca0 <MAP_moveNextBlock_Sura+0x4d0>)
 800fad0:	781b      	ldrb	r3, [r3, #0]
 800fad2:	3301      	adds	r3, #1
 800fad4:	b2da      	uxtb	r2, r3
 800fad6:	4b72      	ldr	r3, [pc, #456]	; (800fca0 <MAP_moveNextBlock_Sura+0x4d0>)
 800fad8:	701a      	strb	r2, [r3, #0]
				else{
					MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// ???X?????[??
					uc_SlaCnt++;
				}
			}
			break;
 800fada:	e0d1      	b.n	800fc80 <MAP_moveNextBlock_Sura+0x4b0>
				if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// ?k?????????????
 800fadc:	4b72      	ldr	r3, [pc, #456]	; (800fca8 <MAP_moveNextBlock_Sura+0x4d8>)
 800fade:	781b      	ldrb	r3, [r3, #0]
 800fae0:	2b00      	cmp	r3, #0
 800fae2:	d10e      	bne.n	800fb02 <MAP_moveNextBlock_Sura+0x332>
 800fae4:	4b71      	ldr	r3, [pc, #452]	; (800fcac <MAP_moveNextBlock_Sura+0x4dc>)
 800fae6:	781b      	ldrb	r3, [r3, #0]
 800fae8:	4618      	mov	r0, r3
 800faea:	4b71      	ldr	r3, [pc, #452]	; (800fcb0 <MAP_moveNextBlock_Sura+0x4e0>)
 800faec:	781b      	ldrb	r3, [r3, #0]
 800faee:	4619      	mov	r1, r3
 800faf0:	4a70      	ldr	r2, [pc, #448]	; (800fcb4 <MAP_moveNextBlock_Sura+0x4e4>)
 800faf2:	0143      	lsls	r3, r0, #5
 800faf4:	4413      	add	r3, r2
 800faf6:	440b      	add	r3, r1
 800faf8:	781b      	ldrb	r3, [r3, #0]
 800fafa:	f003 0302 	and.w	r3, r3, #2
 800fafe:	2b00      	cmp	r3, #0
 800fb00:	d138      	bne.n	800fb74 <MAP_moveNextBlock_Sura+0x3a4>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// ??????????????
 800fb02:	4b69      	ldr	r3, [pc, #420]	; (800fca8 <MAP_moveNextBlock_Sura+0x4d8>)
 800fb04:	781b      	ldrb	r3, [r3, #0]
				if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// ?k?????????????
 800fb06:	2b01      	cmp	r3, #1
 800fb08:	d10e      	bne.n	800fb28 <MAP_moveNextBlock_Sura+0x358>
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// ??????????????
 800fb0a:	4b68      	ldr	r3, [pc, #416]	; (800fcac <MAP_moveNextBlock_Sura+0x4dc>)
 800fb0c:	781b      	ldrb	r3, [r3, #0]
 800fb0e:	4618      	mov	r0, r3
 800fb10:	4b67      	ldr	r3, [pc, #412]	; (800fcb0 <MAP_moveNextBlock_Sura+0x4e0>)
 800fb12:	781b      	ldrb	r3, [r3, #0]
 800fb14:	4619      	mov	r1, r3
 800fb16:	4a67      	ldr	r2, [pc, #412]	; (800fcb4 <MAP_moveNextBlock_Sura+0x4e4>)
 800fb18:	0143      	lsls	r3, r0, #5
 800fb1a:	4413      	add	r3, r2
 800fb1c:	440b      	add	r3, r1
 800fb1e:	781b      	ldrb	r3, [r3, #0]
 800fb20:	f003 0304 	and.w	r3, r3, #4
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	d125      	bne.n	800fb74 <MAP_moveNextBlock_Sura+0x3a4>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// ??????????????
 800fb28:	4b5f      	ldr	r3, [pc, #380]	; (800fca8 <MAP_moveNextBlock_Sura+0x4d8>)
 800fb2a:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// ??????????????
 800fb2c:	2b02      	cmp	r3, #2
 800fb2e:	d10e      	bne.n	800fb4e <MAP_moveNextBlock_Sura+0x37e>
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// ??????????????
 800fb30:	4b5e      	ldr	r3, [pc, #376]	; (800fcac <MAP_moveNextBlock_Sura+0x4dc>)
 800fb32:	781b      	ldrb	r3, [r3, #0]
 800fb34:	4618      	mov	r0, r3
 800fb36:	4b5e      	ldr	r3, [pc, #376]	; (800fcb0 <MAP_moveNextBlock_Sura+0x4e0>)
 800fb38:	781b      	ldrb	r3, [r3, #0]
 800fb3a:	4619      	mov	r1, r3
 800fb3c:	4a5d      	ldr	r2, [pc, #372]	; (800fcb4 <MAP_moveNextBlock_Sura+0x4e4>)
 800fb3e:	0143      	lsls	r3, r0, #5
 800fb40:	4413      	add	r3, r2
 800fb42:	440b      	add	r3, r1
 800fb44:	781b      	ldrb	r3, [r3, #0]
 800fb46:	f003 0308 	and.w	r3, r3, #8
 800fb4a:	2b00      	cmp	r3, #0
 800fb4c:	d112      	bne.n	800fb74 <MAP_moveNextBlock_Sura+0x3a4>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// ??????????k?????
 800fb4e:	4b56      	ldr	r3, [pc, #344]	; (800fca8 <MAP_moveNextBlock_Sura+0x4d8>)
 800fb50:	781b      	ldrb	r3, [r3, #0]
					( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) )  ||		// ??????????????
 800fb52:	2b03      	cmp	r3, #3
 800fb54:	d123      	bne.n	800fb9e <MAP_moveNextBlock_Sura+0x3ce>
					( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) ) 			// ??????????k?????
 800fb56:	4b55      	ldr	r3, [pc, #340]	; (800fcac <MAP_moveNextBlock_Sura+0x4dc>)
 800fb58:	781b      	ldrb	r3, [r3, #0]
 800fb5a:	4618      	mov	r0, r3
 800fb5c:	4b54      	ldr	r3, [pc, #336]	; (800fcb0 <MAP_moveNextBlock_Sura+0x4e0>)
 800fb5e:	781b      	ldrb	r3, [r3, #0]
 800fb60:	4619      	mov	r1, r3
 800fb62:	4a54      	ldr	r2, [pc, #336]	; (800fcb4 <MAP_moveNextBlock_Sura+0x4e4>)
 800fb64:	0143      	lsls	r3, r0, #5
 800fb66:	4413      	add	r3, r2
 800fb68:	440b      	add	r3, r1
 800fb6a:	781b      	ldrb	r3, [r3, #0]
 800fb6c:	f003 0301 	and.w	r3, r3, #1
 800fb70:	2b00      	cmp	r3, #0
 800fb72:	d014      	beq.n	800fb9e <MAP_moveNextBlock_Sura+0x3ce>
					MOT_goBlock_FinSpeed( 0.5, 0 );		// ?????O?i
 800fb74:	eddf 0a50 	vldr	s1, [pc, #320]	; 800fcb8 <MAP_moveNextBlock_Sura+0x4e8>
 800fb78:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800fb7c:	f7fa f974 	bl	8009e68 <MOT_goBlock_FinSpeed>
					MOT_turn(MOT_L90);					// ?E90?x????
 800fb80:	2001      	movs	r0, #1
 800fb82:	f7fa fa13 	bl	8009fac <MOT_turn>
					uc_SlaCnt = 0;
 800fb86:	4b46      	ldr	r3, [pc, #280]	; (800fca0 <MAP_moveNextBlock_Sura+0x4d0>)
 800fb88:	2200      	movs	r2, #0
 800fb8a:	701a      	strb	r2, [r3, #0]
					MOT_goHitBackWall();					// ?o?b?N????
 800fb8c:	f7fa fd1e 	bl	800a5cc <MOT_goHitBackWall>
					f_MoveBackDist = MOVE_BACK_DIST;		// ?o?b?N???????????[???]?????Z
 800fb90:	4b4a      	ldr	r3, [pc, #296]	; (800fcbc <MAP_moveNextBlock_Sura+0x4ec>)
 800fb92:	4a4b      	ldr	r2, [pc, #300]	; (800fcc0 <MAP_moveNextBlock_Sura+0x4f0>)
 800fb94:	601a      	str	r2, [r3, #0]
					*p_type = TRUE;							// ?????i?{?o?b?N?j???i?
 800fb96:	683b      	ldr	r3, [r7, #0]
 800fb98:	2201      	movs	r2, #1
 800fb9a:	701a      	strb	r2, [r3, #0]
			break;
 800fb9c:	e070      	b.n	800fc80 <MAP_moveNextBlock_Sura+0x4b0>
					MOT_goSla( MOT_L90S, PARAM_getSra( SLA_90 ) );	// ???X?????[??
 800fb9e:	2000      	movs	r0, #0
 800fba0:	f7f3 f9ba 	bl	8002f18 <PARAM_getSra>
 800fba4:	4603      	mov	r3, r0
 800fba6:	4619      	mov	r1, r3
 800fba8:	2001      	movs	r0, #1
 800fbaa:	f7fa fd61 	bl	800a670 <MOT_goSla>
					uc_SlaCnt++;
 800fbae:	4b3c      	ldr	r3, [pc, #240]	; (800fca0 <MAP_moveNextBlock_Sura+0x4d0>)
 800fbb0:	781b      	ldrb	r3, [r3, #0]
 800fbb2:	3301      	adds	r3, #1
 800fbb4:	b2da      	uxtb	r2, r3
 800fbb6:	4b3a      	ldr	r3, [pc, #232]	; (800fca0 <MAP_moveNextBlock_Sura+0x4d0>)
 800fbb8:	701a      	strb	r2, [r3, #0]
			break;
 800fbba:	e061      	b.n	800fc80 <MAP_moveNextBlock_Sura+0x4b0>

		// ???]???
		case SOUTH:
			MOT_goBlock_FinSpeed( 0.5, 0 );			// ?????O?i
 800fbbc:	eddf 0a3e 	vldr	s1, [pc, #248]	; 800fcb8 <MAP_moveNextBlock_Sura+0x4e8>
 800fbc0:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800fbc4:	f7fa f950 	bl	8009e68 <MOT_goBlock_FinSpeed>
			MOT_turn(MOT_R180);									// ?E180?x????
 800fbc8:	2002      	movs	r0, #2
 800fbca:	f7fa f9ef 	bl	8009fac <MOT_turn>
			uc_SlaCnt = 0;
 800fbce:	4b34      	ldr	r3, [pc, #208]	; (800fca0 <MAP_moveNextBlock_Sura+0x4d0>)
 800fbd0:	2200      	movs	r2, #0
 800fbd2:	701a      	strb	r2, [r3, #0]
			
			/* ??p??????i???????????o?b?N?{??????????Z????j */
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// ?k????????k?????
 800fbd4:	4b34      	ldr	r3, [pc, #208]	; (800fca8 <MAP_moveNextBlock_Sura+0x4d8>)
 800fbd6:	781b      	ldrb	r3, [r3, #0]
 800fbd8:	2b00      	cmp	r3, #0
 800fbda:	d10e      	bne.n	800fbfa <MAP_moveNextBlock_Sura+0x42a>
 800fbdc:	4b33      	ldr	r3, [pc, #204]	; (800fcac <MAP_moveNextBlock_Sura+0x4dc>)
 800fbde:	781b      	ldrb	r3, [r3, #0]
 800fbe0:	4618      	mov	r0, r3
 800fbe2:	4b33      	ldr	r3, [pc, #204]	; (800fcb0 <MAP_moveNextBlock_Sura+0x4e0>)
 800fbe4:	781b      	ldrb	r3, [r3, #0]
 800fbe6:	4619      	mov	r1, r3
 800fbe8:	4a32      	ldr	r2, [pc, #200]	; (800fcb4 <MAP_moveNextBlock_Sura+0x4e4>)
 800fbea:	0143      	lsls	r3, r0, #5
 800fbec:	4413      	add	r3, r2
 800fbee:	440b      	add	r3, r1
 800fbf0:	781b      	ldrb	r3, [r3, #0]
 800fbf2:	f003 0301 	and.w	r3, r3, #1
 800fbf6:	2b00      	cmp	r3, #0
 800fbf8:	d138      	bne.n	800fc6c <MAP_moveNextBlock_Sura+0x49c>
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// ???????????????
 800fbfa:	4b2b      	ldr	r3, [pc, #172]	; (800fca8 <MAP_moveNextBlock_Sura+0x4d8>)
 800fbfc:	781b      	ldrb	r3, [r3, #0]
			if( ( ( en_Head == NORTH ) && ( ( g_sysMap[my][mx] & 0x01 ) != 0 ) )  ||		// ?k????????k?????
 800fbfe:	2b01      	cmp	r3, #1
 800fc00:	d10e      	bne.n	800fc20 <MAP_moveNextBlock_Sura+0x450>
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// ???????????????
 800fc02:	4b2a      	ldr	r3, [pc, #168]	; (800fcac <MAP_moveNextBlock_Sura+0x4dc>)
 800fc04:	781b      	ldrb	r3, [r3, #0]
 800fc06:	4618      	mov	r0, r3
 800fc08:	4b29      	ldr	r3, [pc, #164]	; (800fcb0 <MAP_moveNextBlock_Sura+0x4e0>)
 800fc0a:	781b      	ldrb	r3, [r3, #0]
 800fc0c:	4619      	mov	r1, r3
 800fc0e:	4a29      	ldr	r2, [pc, #164]	; (800fcb4 <MAP_moveNextBlock_Sura+0x4e4>)
 800fc10:	0143      	lsls	r3, r0, #5
 800fc12:	4413      	add	r3, r2
 800fc14:	440b      	add	r3, r1
 800fc16:	781b      	ldrb	r3, [r3, #0]
 800fc18:	f003 0302 	and.w	r3, r3, #2
 800fc1c:	2b00      	cmp	r3, #0
 800fc1e:	d125      	bne.n	800fc6c <MAP_moveNextBlock_Sura+0x49c>
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// ?????????????
 800fc20:	4b21      	ldr	r3, [pc, #132]	; (800fca8 <MAP_moveNextBlock_Sura+0x4d8>)
 800fc22:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == EAST  ) && ( ( g_sysMap[my][mx] & 0x02 ) != 0 ) )  ||		// ???????????????
 800fc24:	2b02      	cmp	r3, #2
 800fc26:	d10e      	bne.n	800fc46 <MAP_moveNextBlock_Sura+0x476>
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// ?????????????
 800fc28:	4b20      	ldr	r3, [pc, #128]	; (800fcac <MAP_moveNextBlock_Sura+0x4dc>)
 800fc2a:	781b      	ldrb	r3, [r3, #0]
 800fc2c:	4618      	mov	r0, r3
 800fc2e:	4b20      	ldr	r3, [pc, #128]	; (800fcb0 <MAP_moveNextBlock_Sura+0x4e0>)
 800fc30:	781b      	ldrb	r3, [r3, #0]
 800fc32:	4619      	mov	r1, r3
 800fc34:	4a1f      	ldr	r2, [pc, #124]	; (800fcb4 <MAP_moveNextBlock_Sura+0x4e4>)
 800fc36:	0143      	lsls	r3, r0, #5
 800fc38:	4413      	add	r3, r2
 800fc3a:	440b      	add	r3, r1
 800fc3c:	781b      	ldrb	r3, [r3, #0]
 800fc3e:	f003 0304 	and.w	r3, r3, #4
 800fc42:	2b00      	cmp	r3, #0
 800fc44:	d112      	bne.n	800fc6c <MAP_moveNextBlock_Sura+0x49c>
				( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// ???????????????
 800fc46:	4b18      	ldr	r3, [pc, #96]	; (800fca8 <MAP_moveNextBlock_Sura+0x4d8>)
 800fc48:	781b      	ldrb	r3, [r3, #0]
				( ( en_Head == SOUTH ) && ( ( g_sysMap[my][mx] & 0x04 ) != 0 ) )  ||		// ?????????????
 800fc4a:	2b03      	cmp	r3, #3
 800fc4c:	d113      	bne.n	800fc76 <MAP_moveNextBlock_Sura+0x4a6>
				( ( en_Head == WEST  ) && ( ( g_sysMap[my][mx] & 0x08 ) != 0 ) ) 			// ???????????????
 800fc4e:	4b17      	ldr	r3, [pc, #92]	; (800fcac <MAP_moveNextBlock_Sura+0x4dc>)
 800fc50:	781b      	ldrb	r3, [r3, #0]
 800fc52:	4618      	mov	r0, r3
 800fc54:	4b16      	ldr	r3, [pc, #88]	; (800fcb0 <MAP_moveNextBlock_Sura+0x4e0>)
 800fc56:	781b      	ldrb	r3, [r3, #0]
 800fc58:	4619      	mov	r1, r3
 800fc5a:	4a16      	ldr	r2, [pc, #88]	; (800fcb4 <MAP_moveNextBlock_Sura+0x4e4>)
 800fc5c:	0143      	lsls	r3, r0, #5
 800fc5e:	4413      	add	r3, r2
 800fc60:	440b      	add	r3, r1
 800fc62:	781b      	ldrb	r3, [r3, #0]
 800fc64:	f003 0308 	and.w	r3, r3, #8
 800fc68:	2b00      	cmp	r3, #0
 800fc6a:	d004      	beq.n	800fc76 <MAP_moveNextBlock_Sura+0x4a6>
			){
				MOT_goHitBackWall();					// ?o?b?N????
 800fc6c:	f7fa fcae 	bl	800a5cc <MOT_goHitBackWall>
				f_MoveBackDist = MOVE_BACK_DIST;		// ?o?b?N???????????[???]?????Z
 800fc70:	4b12      	ldr	r3, [pc, #72]	; (800fcbc <MAP_moveNextBlock_Sura+0x4ec>)
 800fc72:	4a13      	ldr	r2, [pc, #76]	; (800fcc0 <MAP_moveNextBlock_Sura+0x4f0>)
 800fc74:	601a      	str	r2, [r3, #0]
			}
			*p_type = TRUE;								// ?????{?o?b?N???i?
 800fc76:	683b      	ldr	r3, [r7, #0]
 800fc78:	2201      	movs	r2, #1
 800fc7a:	701a      	strb	r2, [r3, #0]
			break;
 800fc7c:	e000      	b.n	800fc80 <MAP_moveNextBlock_Sura+0x4b0>
			
		default:
			break;
 800fc7e:	bf00      	nop
		MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);			// ??????MAP?@?i?s???????Z?o			?? ?????MAP????
		MAP_moveNextBlock_Sura(en_head, p_type, TRUE );		// ?????P?x?o???i?????j
	}
	else{*/
		/* ?i?s?????X?V */
		en_Head = (enMAP_HEAD_DIR)( (en_Head + en_head) & (MAP_HEAD_DIR_MAX-1) );
 800fc80:	4b09      	ldr	r3, [pc, #36]	; (800fca8 <MAP_moveNextBlock_Sura+0x4d8>)
 800fc82:	781a      	ldrb	r2, [r3, #0]
 800fc84:	79fb      	ldrb	r3, [r7, #7]
 800fc86:	4413      	add	r3, r2
 800fc88:	b2db      	uxtb	r3, r3
 800fc8a:	f003 0303 	and.w	r3, r3, #3
 800fc8e:	b2da      	uxtb	r2, r3
 800fc90:	4b05      	ldr	r3, [pc, #20]	; (800fca8 <MAP_moveNextBlock_Sura+0x4d8>)
 800fc92:	701a      	strb	r2, [r3, #0]
//	}
}
 800fc94:	bf00      	nop
 800fc96:	3708      	adds	r7, #8
 800fc98:	46bd      	mov	sp, r7
 800fc9a:	bd80      	pop	{r7, pc}
 800fc9c:	20000f10 	.word	0x20000f10
 800fca0:	200002ba 	.word	0x200002ba
 800fca4:	2000001c 	.word	0x2000001c
 800fca8:	200093c8 	.word	0x200093c8
 800fcac:	200093c1 	.word	0x200093c1
 800fcb0:	200093cb 	.word	0x200093cb
 800fcb4:	200002ec 	.word	0x200002ec
 800fcb8:	00000000 	.word	0x00000000
 800fcbc:	200093c4 	.word	0x200093c4
 800fcc0:	3e75c28f 	.word	0x3e75c28f

0800fcc4 <MAP_actGoal>:

void MAP_actGoal( void )
{	
 800fcc4:	b580      	push	{r7, lr}
 800fcc6:	af00      	add	r7, sp, #0
	MOT_goBlock_FinSpeed( 0.5, 0 );			// ?????O?i
 800fcc8:	eddf 0a0f 	vldr	s1, [pc, #60]	; 800fd08 <MAP_actGoal+0x44>
 800fccc:	eeb6 0a00 	vmov.f32	s0, #96	; 0x3f000000  0.5
 800fcd0:	f7fa f8ca 	bl	8009e68 <MOT_goBlock_FinSpeed>
	LL_mDelay(500);
 800fcd4:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800fcd8:	f001 ff44 	bl	8011b64 <LL_mDelay>
	MOT_turn(MOT_R180);										// ?E180?x????
 800fcdc:	2002      	movs	r0, #2
 800fcde:	f7fa f965 	bl	8009fac <MOT_turn>
	LL_mDelay(500);
 800fce2:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 800fce6:	f001 ff3d 	bl	8011b64 <LL_mDelay>
	
//	MAP_SaveMapData();						// ???H???o?b?N?A?b?v
	log_flag_off();
 800fcea:	f7f8 fb7f 	bl	80083ec <log_flag_off>
	MAP_actGoalLED();
 800fcee:	f000 f80f 	bl	800fd10 <MAP_actGoalLED>
	
	en_Head = (enMAP_HEAD_DIR)( (en_Head + 2) & (MAP_HEAD_DIR_MAX-1) );			//	?i?s?????X?V
 800fcf2:	4b06      	ldr	r3, [pc, #24]	; (800fd0c <MAP_actGoal+0x48>)
 800fcf4:	781b      	ldrb	r3, [r3, #0]
 800fcf6:	3302      	adds	r3, #2
 800fcf8:	b2db      	uxtb	r3, r3
 800fcfa:	f003 0303 	and.w	r3, r3, #3
 800fcfe:	b2da      	uxtb	r2, r3
 800fd00:	4b02      	ldr	r3, [pc, #8]	; (800fd0c <MAP_actGoal+0x48>)
 800fd02:	701a      	strb	r2, [r3, #0]

}
 800fd04:	bf00      	nop
 800fd06:	bd80      	pop	{r7, pc}
 800fd08:	00000000 	.word	0x00000000
 800fd0c:	200093c8 	.word	0x200093c8

0800fd10 <MAP_actGoalLED>:

void MAP_actGoalLED( void )
{
 800fd10:	b580      	push	{r7, lr}
 800fd12:	b082      	sub	sp, #8
 800fd14:	af00      	add	r7, sp, #0
	int i;
	for(i = 0;i<2;i++)
 800fd16:	2300      	movs	r3, #0
 800fd18:	607b      	str	r3, [r7, #4]
 800fd1a:	e020      	b.n	800fd5e <MAP_actGoalLED+0x4e>
	{
		SetLED(0x02);
 800fd1c:	2002      	movs	r0, #2
 800fd1e:	f7f2 f953 	bl	8001fc8 <SetLED>
		LL_mDelay(100);
 800fd22:	2064      	movs	r0, #100	; 0x64
 800fd24:	f001 ff1e 	bl	8011b64 <LL_mDelay>
		SetLED(0x04);
 800fd28:	2004      	movs	r0, #4
 800fd2a:	f7f2 f94d 	bl	8001fc8 <SetLED>
		LL_mDelay(100);
 800fd2e:	2064      	movs	r0, #100	; 0x64
 800fd30:	f001 ff18 	bl	8011b64 <LL_mDelay>
		SetLED(0x08);
 800fd34:	2008      	movs	r0, #8
 800fd36:	f7f2 f947 	bl	8001fc8 <SetLED>
		LL_mDelay(100);
 800fd3a:	2064      	movs	r0, #100	; 0x64
 800fd3c:	f001 ff12 	bl	8011b64 <LL_mDelay>
		SetLED(0x04);
 800fd40:	2004      	movs	r0, #4
 800fd42:	f7f2 f941 	bl	8001fc8 <SetLED>
		LL_mDelay(100);
 800fd46:	2064      	movs	r0, #100	; 0x64
 800fd48:	f001 ff0c 	bl	8011b64 <LL_mDelay>
		SetLED(0x02);
 800fd4c:	2002      	movs	r0, #2
 800fd4e:	f7f2 f93b 	bl	8001fc8 <SetLED>
		LL_mDelay(100);
 800fd52:	2064      	movs	r0, #100	; 0x64
 800fd54:	f001 ff06 	bl	8011b64 <LL_mDelay>
	for(i = 0;i<2;i++)
 800fd58:	687b      	ldr	r3, [r7, #4]
 800fd5a:	3301      	adds	r3, #1
 800fd5c:	607b      	str	r3, [r7, #4]
 800fd5e:	687b      	ldr	r3, [r7, #4]
 800fd60:	2b01      	cmp	r3, #1
 800fd62:	dddb      	ble.n	800fd1c <MAP_actGoalLED+0xc>
	}
	LL_mDelay(100);
 800fd64:	2064      	movs	r0, #100	; 0x64
 800fd66:	f001 fefd 	bl	8011b64 <LL_mDelay>
	map_write();
 800fd6a:	f7fe fc97 	bl	800e69c <map_write>
	SetLED(0x00);
 800fd6e:	2000      	movs	r0, #0
 800fd70:	f7f2 f92a 	bl	8001fc8 <SetLED>
}
 800fd74:	bf00      	nop
 800fd76:	3708      	adds	r7, #8
 800fd78:	46bd      	mov	sp, r7
 800fd7a:	bd80      	pop	{r7, pc}

0800fd7c <MAP_Goalsize>:

void MAP_Goalsize(int size)
{
 800fd7c:	b480      	push	{r7}
 800fd7e:	b083      	sub	sp, #12
 800fd80:	af00      	add	r7, sp, #0
 800fd82:	6078      	str	r0, [r7, #4]
	GOAL_SIZE= size;
 800fd84:	687b      	ldr	r3, [r7, #4]
 800fd86:	b2da      	uxtb	r2, r3
 800fd88:	4b13      	ldr	r3, [pc, #76]	; (800fdd8 <MAP_Goalsize+0x5c>)
 800fd8a:	701a      	strb	r2, [r3, #0]
	if (size == 4) {
 800fd8c:	687b      	ldr	r3, [r7, #4]
 800fd8e:	2b04      	cmp	r3, #4
 800fd90:	d10c      	bne.n	800fdac <MAP_Goalsize+0x30>
		uc_max_x = uc_max_x + 1;
 800fd92:	4b12      	ldr	r3, [pc, #72]	; (800fddc <MAP_Goalsize+0x60>)
 800fd94:	781b      	ldrb	r3, [r3, #0]
 800fd96:	3301      	adds	r3, #1
 800fd98:	b2da      	uxtb	r2, r3
 800fd9a:	4b10      	ldr	r3, [pc, #64]	; (800fddc <MAP_Goalsize+0x60>)
 800fd9c:	701a      	strb	r2, [r3, #0]
		uc_max_y = uc_max_y + 1;
 800fd9e:	4b10      	ldr	r3, [pc, #64]	; (800fde0 <MAP_Goalsize+0x64>)
 800fda0:	781b      	ldrb	r3, [r3, #0]
 800fda2:	3301      	adds	r3, #1
 800fda4:	b2da      	uxtb	r2, r3
 800fda6:	4b0e      	ldr	r3, [pc, #56]	; (800fde0 <MAP_Goalsize+0x64>)
 800fda8:	701a      	strb	r2, [r3, #0]
	}
	else if (size == 9) {
		uc_max_x = uc_max_x + 2;
		uc_max_y = uc_max_y + 2;
	}
}
 800fdaa:	e00e      	b.n	800fdca <MAP_Goalsize+0x4e>
	else if (size == 9) {
 800fdac:	687b      	ldr	r3, [r7, #4]
 800fdae:	2b09      	cmp	r3, #9
 800fdb0:	d10b      	bne.n	800fdca <MAP_Goalsize+0x4e>
		uc_max_x = uc_max_x + 2;
 800fdb2:	4b0a      	ldr	r3, [pc, #40]	; (800fddc <MAP_Goalsize+0x60>)
 800fdb4:	781b      	ldrb	r3, [r3, #0]
 800fdb6:	3302      	adds	r3, #2
 800fdb8:	b2da      	uxtb	r2, r3
 800fdba:	4b08      	ldr	r3, [pc, #32]	; (800fddc <MAP_Goalsize+0x60>)
 800fdbc:	701a      	strb	r2, [r3, #0]
		uc_max_y = uc_max_y + 2;
 800fdbe:	4b08      	ldr	r3, [pc, #32]	; (800fde0 <MAP_Goalsize+0x64>)
 800fdc0:	781b      	ldrb	r3, [r3, #0]
 800fdc2:	3302      	adds	r3, #2
 800fdc4:	b2da      	uxtb	r2, r3
 800fdc6:	4b06      	ldr	r3, [pc, #24]	; (800fde0 <MAP_Goalsize+0x64>)
 800fdc8:	701a      	strb	r2, [r3, #0]
}
 800fdca:	bf00      	nop
 800fdcc:	370c      	adds	r7, #12
 800fdce:	46bd      	mov	sp, r7
 800fdd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800fdd4:	4770      	bx	lr
 800fdd6:	bf00      	nop
 800fdd8:	200093ca 	.word	0x200093ca
 800fddc:	2000001a 	.word	0x2000001a
 800fde0:	2000001b 	.word	0x2000001b

0800fde4 <MAP_makeReturnContourMap>:

void  MAP_makeReturnContourMap(uint8_t uc_staX,uint8_t uc_staY) 
{
 800fde4:	b480      	push	{r7}
 800fde6:	b087      	sub	sp, #28
 800fde8:	af00      	add	r7, sp, #0
 800fdea:	4603      	mov	r3, r0
 800fdec:	460a      	mov	r2, r1
 800fdee:	71fb      	strb	r3, [r7, #7]
 800fdf0:	4613      	mov	r3, r2
 800fdf2:	71bb      	strb	r3, [r7, #6]
	uint16_t		uc_new;			// ?V?l
	uint16_t		uc_level;		// ??????
	uint8_t		uc_wallData;	// ??

	/* ???????}?b?v???????????? */
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 800fdf4:	2300      	movs	r3, #0
 800fdf6:	827b      	strh	r3, [r7, #18]
 800fdf8:	e010      	b.n	800fe1c <MAP_makeReturnContourMap+0x38>
		us_cmap[i / MAP_Y_SIZE][i & (MAP_X_SIZE - 1)] = MAP_SMAP_MAX_VAL - 1;
 800fdfa:	8a7b      	ldrh	r3, [r7, #18]
 800fdfc:	095b      	lsrs	r3, r3, #5
 800fdfe:	b29b      	uxth	r3, r3
 800fe00:	461a      	mov	r2, r3
 800fe02:	8a7b      	ldrh	r3, [r7, #18]
 800fe04:	f003 031f 	and.w	r3, r3, #31
 800fe08:	4972      	ldr	r1, [pc, #456]	; (800ffd4 <MAP_makeReturnContourMap+0x1f0>)
 800fe0a:	0152      	lsls	r2, r2, #5
 800fe0c:	4413      	add	r3, r2
 800fe0e:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800fe12:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
	for (i = 0; i < MAP_SMAP_MAX_VAL; i++) {
 800fe16:	8a7b      	ldrh	r3, [r7, #18]
 800fe18:	3301      	adds	r3, #1
 800fe1a:	827b      	strh	r3, [r7, #18]
 800fe1c:	8a7b      	ldrh	r3, [r7, #18]
 800fe1e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800fe22:	d3ea      	bcc.n	800fdfa <MAP_makeReturnContourMap+0x16>
	}
	/* ?W?n?_???????0? */
	us_cmap[0][0] = 0;
 800fe24:	4b6b      	ldr	r3, [pc, #428]	; (800ffd4 <MAP_makeReturnContourMap+0x1f0>)
 800fe26:	2200      	movs	r2, #0
 800fe28:	801a      	strh	r2, [r3, #0]

	/* ???????}?b?v???? */
	uc_dase = 0;
 800fe2a:	2300      	movs	r3, #0
 800fe2c:	823b      	strh	r3, [r7, #16]
	do {
		uc_level = 0;
 800fe2e:	2300      	movs	r3, #0
 800fe30:	81fb      	strh	r3, [r7, #14]
		uc_new = uc_dase + 1;
 800fe32:	8a3b      	ldrh	r3, [r7, #16]
 800fe34:	3301      	adds	r3, #1
 800fe36:	81bb      	strh	r3, [r7, #12]
		for (y = 0; y < MAP_Y_SIZE; y++) {
 800fe38:	2300      	movs	r3, #0
 800fe3a:	82bb      	strh	r3, [r7, #20]
 800fe3c:	e0b8      	b.n	800ffb0 <MAP_makeReturnContourMap+0x1cc>
			for (x = 0; x < MAP_X_SIZE; x++) {
 800fe3e:	2300      	movs	r3, #0
 800fe40:	82fb      	strh	r3, [r7, #22]
 800fe42:	e0ac      	b.n	800ff9e <MAP_makeReturnContourMap+0x1ba>
				if ((us_cmap[uc_staY][uc_staX] != MAP_SMAP_MAX_VAL - 1) && (us_cmap[uc_staY][uc_staX] + 2 < uc_new))break;
 800fe44:	79ba      	ldrb	r2, [r7, #6]
 800fe46:	79fb      	ldrb	r3, [r7, #7]
 800fe48:	4962      	ldr	r1, [pc, #392]	; (800ffd4 <MAP_makeReturnContourMap+0x1f0>)
 800fe4a:	0152      	lsls	r2, r2, #5
 800fe4c:	4413      	add	r3, r2
 800fe4e:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800fe52:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800fe56:	4293      	cmp	r3, r2
 800fe58:	d00b      	beq.n	800fe72 <MAP_makeReturnContourMap+0x8e>
 800fe5a:	79ba      	ldrb	r2, [r7, #6]
 800fe5c:	79fb      	ldrb	r3, [r7, #7]
 800fe5e:	495d      	ldr	r1, [pc, #372]	; (800ffd4 <MAP_makeReturnContourMap+0x1f0>)
 800fe60:	0152      	lsls	r2, r2, #5
 800fe62:	4413      	add	r3, r2
 800fe64:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800fe68:	1c9a      	adds	r2, r3, #2
 800fe6a:	89bb      	ldrh	r3, [r7, #12]
 800fe6c:	429a      	cmp	r2, r3
 800fe6e:	f2c0 809b 	blt.w	800ffa8 <MAP_makeReturnContourMap+0x1c4>
				if (us_cmap[y][x] == uc_dase) {
 800fe72:	8aba      	ldrh	r2, [r7, #20]
 800fe74:	8afb      	ldrh	r3, [r7, #22]
 800fe76:	4957      	ldr	r1, [pc, #348]	; (800ffd4 <MAP_makeReturnContourMap+0x1f0>)
 800fe78:	0152      	lsls	r2, r2, #5
 800fe7a:	4413      	add	r3, r2
 800fe7c:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800fe80:	8a3a      	ldrh	r2, [r7, #16]
 800fe82:	429a      	cmp	r2, r3
 800fe84:	f040 8088 	bne.w	800ff98 <MAP_makeReturnContourMap+0x1b4>
					uc_wallData = g_sysMap[y][x];
 800fe88:	8aba      	ldrh	r2, [r7, #20]
 800fe8a:	8afb      	ldrh	r3, [r7, #22]
 800fe8c:	4952      	ldr	r1, [pc, #328]	; (800ffd8 <MAP_makeReturnContourMap+0x1f4>)
 800fe8e:	0152      	lsls	r2, r2, #5
 800fe90:	440a      	add	r2, r1
 800fe92:	4413      	add	r3, r2
 800fe94:	781b      	ldrb	r3, [r3, #0]
 800fe96:	72fb      	strb	r3, [r7, #11]
					/* ?T?????s */
	
						if (((uc_wallData & 0x01) == 0x00) && (y != (MAP_Y_SIZE - 1))) {
 800fe98:	7afb      	ldrb	r3, [r7, #11]
 800fe9a:	f003 0301 	and.w	r3, r3, #1
 800fe9e:	2b00      	cmp	r3, #0
 800fea0:	d11a      	bne.n	800fed8 <MAP_makeReturnContourMap+0xf4>
 800fea2:	8abb      	ldrh	r3, [r7, #20]
 800fea4:	2b1f      	cmp	r3, #31
 800fea6:	d017      	beq.n	800fed8 <MAP_makeReturnContourMap+0xf4>
							if (us_cmap[y + 1][x] == MAP_SMAP_MAX_VAL - 1) {
 800fea8:	8abb      	ldrh	r3, [r7, #20]
 800feaa:	1c5a      	adds	r2, r3, #1
 800feac:	8afb      	ldrh	r3, [r7, #22]
 800feae:	4949      	ldr	r1, [pc, #292]	; (800ffd4 <MAP_makeReturnContourMap+0x1f0>)
 800feb0:	0152      	lsls	r2, r2, #5
 800feb2:	4413      	add	r3, r2
 800feb4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800feb8:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800febc:	4293      	cmp	r3, r2
 800febe:	d10b      	bne.n	800fed8 <MAP_makeReturnContourMap+0xf4>
								us_cmap[y + 1][x] = uc_new;
 800fec0:	8abb      	ldrh	r3, [r7, #20]
 800fec2:	1c5a      	adds	r2, r3, #1
 800fec4:	8afb      	ldrh	r3, [r7, #22]
 800fec6:	4943      	ldr	r1, [pc, #268]	; (800ffd4 <MAP_makeReturnContourMap+0x1f0>)
 800fec8:	0152      	lsls	r2, r2, #5
 800feca:	4413      	add	r3, r2
 800fecc:	89ba      	ldrh	r2, [r7, #12]
 800fece:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800fed2:	89fb      	ldrh	r3, [r7, #14]
 800fed4:	3301      	adds	r3, #1
 800fed6:	81fb      	strh	r3, [r7, #14]
							}
						}
						if (((uc_wallData & 0x02) == 0x00) && (x != (MAP_X_SIZE - 1))) {
 800fed8:	7afb      	ldrb	r3, [r7, #11]
 800feda:	f003 0302 	and.w	r3, r3, #2
 800fede:	2b00      	cmp	r3, #0
 800fee0:	d11a      	bne.n	800ff18 <MAP_makeReturnContourMap+0x134>
 800fee2:	8afb      	ldrh	r3, [r7, #22]
 800fee4:	2b1f      	cmp	r3, #31
 800fee6:	d017      	beq.n	800ff18 <MAP_makeReturnContourMap+0x134>
							if (us_cmap[y][x + 1] == MAP_SMAP_MAX_VAL - 1) {
 800fee8:	8aba      	ldrh	r2, [r7, #20]
 800feea:	8afb      	ldrh	r3, [r7, #22]
 800feec:	3301      	adds	r3, #1
 800feee:	4939      	ldr	r1, [pc, #228]	; (800ffd4 <MAP_makeReturnContourMap+0x1f0>)
 800fef0:	0152      	lsls	r2, r2, #5
 800fef2:	4413      	add	r3, r2
 800fef4:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800fef8:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800fefc:	4293      	cmp	r3, r2
 800fefe:	d10b      	bne.n	800ff18 <MAP_makeReturnContourMap+0x134>
								us_cmap[y][x + 1] = uc_new;
 800ff00:	8aba      	ldrh	r2, [r7, #20]
 800ff02:	8afb      	ldrh	r3, [r7, #22]
 800ff04:	3301      	adds	r3, #1
 800ff06:	4933      	ldr	r1, [pc, #204]	; (800ffd4 <MAP_makeReturnContourMap+0x1f0>)
 800ff08:	0152      	lsls	r2, r2, #5
 800ff0a:	4413      	add	r3, r2
 800ff0c:	89ba      	ldrh	r2, [r7, #12]
 800ff0e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800ff12:	89fb      	ldrh	r3, [r7, #14]
 800ff14:	3301      	adds	r3, #1
 800ff16:	81fb      	strh	r3, [r7, #14]
							}
						}
						if (((uc_wallData & 0x04) == 0x00) && (y != 0)) {
 800ff18:	7afb      	ldrb	r3, [r7, #11]
 800ff1a:	f003 0304 	and.w	r3, r3, #4
 800ff1e:	2b00      	cmp	r3, #0
 800ff20:	d11a      	bne.n	800ff58 <MAP_makeReturnContourMap+0x174>
 800ff22:	8abb      	ldrh	r3, [r7, #20]
 800ff24:	2b00      	cmp	r3, #0
 800ff26:	d017      	beq.n	800ff58 <MAP_makeReturnContourMap+0x174>
							if (us_cmap[y - 1][x] == MAP_SMAP_MAX_VAL - 1) {
 800ff28:	8abb      	ldrh	r3, [r7, #20]
 800ff2a:	1e5a      	subs	r2, r3, #1
 800ff2c:	8afb      	ldrh	r3, [r7, #22]
 800ff2e:	4929      	ldr	r1, [pc, #164]	; (800ffd4 <MAP_makeReturnContourMap+0x1f0>)
 800ff30:	0152      	lsls	r2, r2, #5
 800ff32:	4413      	add	r3, r2
 800ff34:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ff38:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800ff3c:	4293      	cmp	r3, r2
 800ff3e:	d10b      	bne.n	800ff58 <MAP_makeReturnContourMap+0x174>
								us_cmap[y - 1][x] = uc_new;
 800ff40:	8abb      	ldrh	r3, [r7, #20]
 800ff42:	1e5a      	subs	r2, r3, #1
 800ff44:	8afb      	ldrh	r3, [r7, #22]
 800ff46:	4923      	ldr	r1, [pc, #140]	; (800ffd4 <MAP_makeReturnContourMap+0x1f0>)
 800ff48:	0152      	lsls	r2, r2, #5
 800ff4a:	4413      	add	r3, r2
 800ff4c:	89ba      	ldrh	r2, [r7, #12]
 800ff4e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800ff52:	89fb      	ldrh	r3, [r7, #14]
 800ff54:	3301      	adds	r3, #1
 800ff56:	81fb      	strh	r3, [r7, #14]
							}
						}
						if (((uc_wallData & 0x08) == 0x00) && (x != 0)) {
 800ff58:	7afb      	ldrb	r3, [r7, #11]
 800ff5a:	f003 0308 	and.w	r3, r3, #8
 800ff5e:	2b00      	cmp	r3, #0
 800ff60:	d11a      	bne.n	800ff98 <MAP_makeReturnContourMap+0x1b4>
 800ff62:	8afb      	ldrh	r3, [r7, #22]
 800ff64:	2b00      	cmp	r3, #0
 800ff66:	d017      	beq.n	800ff98 <MAP_makeReturnContourMap+0x1b4>
							if (us_cmap[y][x - 1] == MAP_SMAP_MAX_VAL - 1) {
 800ff68:	8aba      	ldrh	r2, [r7, #20]
 800ff6a:	8afb      	ldrh	r3, [r7, #22]
 800ff6c:	3b01      	subs	r3, #1
 800ff6e:	4919      	ldr	r1, [pc, #100]	; (800ffd4 <MAP_makeReturnContourMap+0x1f0>)
 800ff70:	0152      	lsls	r2, r2, #5
 800ff72:	4413      	add	r3, r2
 800ff74:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 800ff78:	f240 32ff 	movw	r2, #1023	; 0x3ff
 800ff7c:	4293      	cmp	r3, r2
 800ff7e:	d10b      	bne.n	800ff98 <MAP_makeReturnContourMap+0x1b4>
								us_cmap[y][x - 1] = uc_new;
 800ff80:	8aba      	ldrh	r2, [r7, #20]
 800ff82:	8afb      	ldrh	r3, [r7, #22]
 800ff84:	3b01      	subs	r3, #1
 800ff86:	4913      	ldr	r1, [pc, #76]	; (800ffd4 <MAP_makeReturnContourMap+0x1f0>)
 800ff88:	0152      	lsls	r2, r2, #5
 800ff8a:	4413      	add	r3, r2
 800ff8c:	89ba      	ldrh	r2, [r7, #12]
 800ff8e:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]
								uc_level++;
 800ff92:	89fb      	ldrh	r3, [r7, #14]
 800ff94:	3301      	adds	r3, #1
 800ff96:	81fb      	strh	r3, [r7, #14]
			for (x = 0; x < MAP_X_SIZE; x++) {
 800ff98:	8afb      	ldrh	r3, [r7, #22]
 800ff9a:	3301      	adds	r3, #1
 800ff9c:	82fb      	strh	r3, [r7, #22]
 800ff9e:	8afb      	ldrh	r3, [r7, #22]
 800ffa0:	2b1f      	cmp	r3, #31
 800ffa2:	f67f af4f 	bls.w	800fe44 <MAP_makeReturnContourMap+0x60>
 800ffa6:	e000      	b.n	800ffaa <MAP_makeReturnContourMap+0x1c6>
				if ((us_cmap[uc_staY][uc_staX] != MAP_SMAP_MAX_VAL - 1) && (us_cmap[uc_staY][uc_staX] + 2 < uc_new))break;
 800ffa8:	bf00      	nop
		for (y = 0; y < MAP_Y_SIZE; y++) {
 800ffaa:	8abb      	ldrh	r3, [r7, #20]
 800ffac:	3301      	adds	r3, #1
 800ffae:	82bb      	strh	r3, [r7, #20]
 800ffb0:	8abb      	ldrh	r3, [r7, #20]
 800ffb2:	2b1f      	cmp	r3, #31
 800ffb4:	f67f af43 	bls.w	800fe3e <MAP_makeReturnContourMap+0x5a>
						}

				}
			}
		}
		uc_dase = uc_dase + 1;
 800ffb8:	8a3b      	ldrh	r3, [r7, #16]
 800ffba:	3301      	adds	r3, #1
 800ffbc:	823b      	strh	r3, [r7, #16]
	} while (uc_level != 0);
 800ffbe:	89fb      	ldrh	r3, [r7, #14]
 800ffc0:	2b00      	cmp	r3, #0
 800ffc2:	f47f af34 	bne.w	800fe2e <MAP_makeReturnContourMap+0x4a>

}
 800ffc6:	bf00      	nop
 800ffc8:	bf00      	nop
 800ffca:	371c      	adds	r7, #28
 800ffcc:	46bd      	mov	sp, r7
 800ffce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ffd2:	4770      	bx	lr
 800ffd4:	20000710 	.word	0x20000710
 800ffd8:	200002ec 	.word	0x200002ec

0800ffdc <MAP_searchGoal>:
void MAP_searchGoal(
	uint8_t 			uc_trgX, 		///< [in] ?Wx???W
	uint8_t 			uc_trgY, 		///< [in] ?Wy???W 
	enMAP_ACT_MODE 	en_type, 		///< [in] ?T?????@
	enSEARCH_MODE	en_search 		///< [in] ?T?????@
){
 800ffdc:	b590      	push	{r4, r7, lr}
 800ffde:	b087      	sub	sp, #28
 800ffe0:	af02      	add	r7, sp, #8
 800ffe2:	4604      	mov	r4, r0
 800ffe4:	4608      	mov	r0, r1
 800ffe6:	4611      	mov	r1, r2
 800ffe8:	461a      	mov	r2, r3
 800ffea:	4623      	mov	r3, r4
 800ffec:	71fb      	strb	r3, [r7, #7]
 800ffee:	4603      	mov	r3, r0
 800fff0:	71bb      	strb	r3, [r7, #6]
 800fff2:	460b      	mov	r3, r1
 800fff4:	717b      	strb	r3, [r7, #5]
 800fff6:	4613      	mov	r3, r2
 800fff8:	713b      	strb	r3, [r7, #4]
	enMAP_HEAD_DIR	en_head = NORTH;
 800fffa:	2300      	movs	r3, #0
 800fffc:	72fb      	strb	r3, [r7, #11]
	bool		bl_type = TRUE;			// ???u?AFALSE: ?P??O?i??ATURE:????O?i???
 800fffe:	2301      	movs	r3, #1
 8010000:	72bb      	strb	r3, [r7, #10]
	uint8_t uc_goalX;
	uint8_t uc_goalY;
	uint8_t uc_staX;
	uint8_t uc_staY;
	
	search_flag = TRUE;
 8010002:	4b95      	ldr	r3, [pc, #596]	; (8010258 <MAP_searchGoal+0x27c>)
 8010004:	2201      	movs	r2, #1
 8010006:	701a      	strb	r2, [r3, #0]

	if (en_search == SEARCH_RETURN){
 8010008:	793b      	ldrb	r3, [r7, #4]
 801000a:	2b03      	cmp	r3, #3
 801000c:	d122      	bne.n	8010054 <MAP_searchGoal+0x78>
		uc_goalX = uc_trgX;
 801000e:	79fb      	ldrb	r3, [r7, #7]
 8010010:	73fb      	strb	r3, [r7, #15]
		uc_goalY = uc_trgY;
 8010012:	79bb      	ldrb	r3, [r7, #6]
 8010014:	733b      	strb	r3, [r7, #12]
		uc_staX = mx;
 8010016:	4b91      	ldr	r3, [pc, #580]	; (801025c <MAP_searchGoal+0x280>)
 8010018:	781b      	ldrb	r3, [r3, #0]
 801001a:	73bb      	strb	r3, [r7, #14]
		uc_staY = my;
 801001c:	4b90      	ldr	r3, [pc, #576]	; (8010260 <MAP_searchGoal+0x284>)
 801001e:	781b      	ldrb	r3, [r3, #0]
 8010020:	737b      	strb	r3, [r7, #13]
//		printf("mx%d,my%d\n", mx, my);
//		MAP_makeContourMap(uc_trgX, uc_trgY, en_type);
		MAP_makeContourMap_kai2(uc_trgX, uc_trgY, en_type);
 8010022:	797a      	ldrb	r2, [r7, #5]
 8010024:	79b9      	ldrb	r1, [r7, #6]
 8010026:	79fb      	ldrb	r3, [r7, #7]
 8010028:	4618      	mov	r0, r3
 801002a:	f7fe fe4f 	bl	800eccc <MAP_makeContourMap_kai2>
		MAP_searchCmdList(uc_staX, uc_staY, en_Head, uc_goalX, uc_goalX, &en_endDir);
 801002e:	4b8d      	ldr	r3, [pc, #564]	; (8010264 <MAP_searchGoal+0x288>)
 8010030:	781a      	ldrb	r2, [r3, #0]
 8010032:	7bfc      	ldrb	r4, [r7, #15]
 8010034:	7b79      	ldrb	r1, [r7, #13]
 8010036:	7bb8      	ldrb	r0, [r7, #14]
 8010038:	f107 0309 	add.w	r3, r7, #9
 801003c:	9301      	str	r3, [sp, #4]
 801003e:	7bfb      	ldrb	r3, [r7, #15]
 8010040:	9300      	str	r3, [sp, #0]
 8010042:	4623      	mov	r3, r4
 8010044:	f7fe f8ea 	bl	800e21c <MAP_searchCmdList>
		uc_trgX = Return_X;
 8010048:	4b87      	ldr	r3, [pc, #540]	; (8010268 <MAP_searchGoal+0x28c>)
 801004a:	781b      	ldrb	r3, [r3, #0]
 801004c:	71fb      	strb	r3, [r7, #7]
		uc_trgY = Return_Y;
 801004e:	4b87      	ldr	r3, [pc, #540]	; (801026c <MAP_searchGoal+0x290>)
 8010050:	781b      	ldrb	r3, [r3, #0]
 8010052:	71bb      	strb	r3, [r7, #6]
//		MAP_showcountLog();
	}

//	SYS_setDisable( SYS_MODE );				// ???[?h?X?~

	MOT_setTrgtSpeed(SEARCH_SPEED);		// ?W???x
 8010054:	ed9f 0a86 	vldr	s0, [pc, #536]	; 8010270 <MAP_searchGoal+0x294>
 8010058:	f7fa fa92 	bl	800a580 <MOT_setTrgtSpeed>
	MOT_setNowSpeed( 0.0f );
 801005c:	ed9f 0a85 	vldr	s0, [pc, #532]	; 8010274 <MAP_searchGoal+0x298>
 8010060:	f7fa faa4 	bl	800a5ac <MOT_setNowSpeed>
	f_MoveBackDist = 0;
 8010064:	4b84      	ldr	r3, [pc, #528]	; (8010278 <MAP_searchGoal+0x29c>)
 8010066:	f04f 0200 	mov.w	r2, #0
 801006a:	601a      	str	r2, [r3, #0]
	uc_SlaCnt = 0;
 801006c:	4b83      	ldr	r3, [pc, #524]	; (801027c <MAP_searchGoal+0x2a0>)
 801006e:	2200      	movs	r2, #0
 8010070:	701a      	strb	r2, [r3, #0]
	if(uc_trgX == GOAL_MAP_X && uc_trgY == GOAL_MAP_Y){
 8010072:	4b83      	ldr	r3, [pc, #524]	; (8010280 <MAP_searchGoal+0x2a4>)
 8010074:	781b      	ldrb	r3, [r3, #0]
 8010076:	79fa      	ldrb	r2, [r7, #7]
 8010078:	429a      	cmp	r2, r3
 801007a:	d107      	bne.n	801008c <MAP_searchGoal+0xb0>
 801007c:	4b81      	ldr	r3, [pc, #516]	; (8010284 <MAP_searchGoal+0x2a8>)
 801007e:	781b      	ldrb	r3, [r3, #0]
 8010080:	79ba      	ldrb	r2, [r7, #6]
 8010082:	429a      	cmp	r2, r3
 8010084:	d102      	bne.n	801008c <MAP_searchGoal+0xb0>
		f_MoveBackDist = MOVE_BACK_DIST;
 8010086:	4b7c      	ldr	r3, [pc, #496]	; (8010278 <MAP_searchGoal+0x29c>)
 8010088:	4a7f      	ldr	r2, [pc, #508]	; (8010288 <MAP_searchGoal+0x2ac>)
 801008a:	601a      	str	r2, [r3, #0]
	}
	
	log_flag_on();	//???O??X?^?[?g?i????j
 801008c:	f7f8 f9a2 	bl	80083d4 <log_flag_on>
	
	/* ???H?T?? */
	while(1){
		MAP_refMousePos( en_Head );								// ???W?X?V
 8010090:	4b74      	ldr	r3, [pc, #464]	; (8010264 <MAP_searchGoal+0x288>)
 8010092:	781b      	ldrb	r3, [r3, #0]
 8010094:	4618      	mov	r0, r3
 8010096:	f7ff faad 	bl	800f5f4 <MAP_refMousePos>
//		MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// ???????}?b?v?????
		
		/* ???M?n????T?? */
		if( SEARCH_TURN == en_search ){
 801009a:	793b      	ldrb	r3, [r7, #4]
 801009c:	2b00      	cmp	r3, #0
 801009e:	d132      	bne.n	8010106 <MAP_searchGoal+0x12a>
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// ???????}?b?v?????
			MAP_makeContourMap_kai2(uc_trgX, uc_trgY, en_type);
 80100a0:	797a      	ldrb	r2, [r7, #5]
 80100a2:	79b9      	ldrb	r1, [r7, #6]
 80100a4:	79fb      	ldrb	r3, [r7, #7]
 80100a6:	4618      	mov	r0, r3
 80100a8:	f7fe fe10 	bl	800eccc <MAP_makeContourMap_kai2>
			if( TRUE == bl_type ){
 80100ac:	7abb      	ldrb	r3, [r7, #10]
 80100ae:	2b00      	cmp	r3, #0
 80100b0:	d00c      	beq.n	80100cc <MAP_searchGoal+0xf0>
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// ?????O?i(?o?b?N???)
 80100b2:	4b71      	ldr	r3, [pc, #452]	; (8010278 <MAP_searchGoal+0x29c>)
 80100b4:	edd3 7a00 	vldr	s15, [r3]
 80100b8:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 80100bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80100c0:	eddf 0a6b 	vldr	s1, [pc, #428]	; 8010270 <MAP_searchGoal+0x294>
 80100c4:	eeb0 0a67 	vmov.f32	s0, s15
 80100c8:	f7f9 fece 	bl	8009e68 <MOT_goBlock_FinSpeed>
			}
			MAP_makeMapData();												// ?f?[?^??????H?f?[?^????			?? ?????f?[?^?????~?X?????
 80100cc:	f7fe fcfa 	bl	800eac4 <MAP_makeMapData>
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);						// ??????MAP?@?i?s???????Z?o			?? ?????MAP????
 80100d0:	f107 030b 	add.w	r3, r7, #11
 80100d4:	4619      	mov	r1, r3
 80100d6:	2000      	movs	r0, #0
 80100d8:	f7ff f980 	bl	800f3dc <MAP_calcMouseDir>
			
			/* ???? */
			if(( mx == uc_trgX ) && ( my == uc_trgY )){
 80100dc:	4b5f      	ldr	r3, [pc, #380]	; (801025c <MAP_searchGoal+0x280>)
 80100de:	781b      	ldrb	r3, [r3, #0]
 80100e0:	79fa      	ldrb	r2, [r7, #7]
 80100e2:	429a      	cmp	r2, r3
 80100e4:	d107      	bne.n	80100f6 <MAP_searchGoal+0x11a>
 80100e6:	4b5e      	ldr	r3, [pc, #376]	; (8010260 <MAP_searchGoal+0x284>)
 80100e8:	781b      	ldrb	r3, [r3, #0]
 80100ea:	79ba      	ldrb	r2, [r7, #6]
 80100ec:	429a      	cmp	r2, r3
 80100ee:	d102      	bne.n	80100f6 <MAP_searchGoal+0x11a>
				MAP_actGoal();										// ?S?[???????
 80100f0:	f7ff fde8 	bl	800fcc4 <MAP_actGoal>
				break;
 80100f4:	e0a4      	b.n	8010240 <MAP_searchGoal+0x264>
			}
			else{
				MAP_moveNextBlock(en_head, &bl_type);				// ????								?? ???????????[?X?`?F?b?N?{?x???{???????{???M?n????
 80100f6:	7afb      	ldrb	r3, [r7, #11]
 80100f8:	f107 020a 	add.w	r2, r7, #10
 80100fc:	4611      	mov	r1, r2
 80100fe:	4618      	mov	r0, r3
 8010100:	f7ff fab4 	bl	800f66c <MAP_moveNextBlock>
 8010104:	e081      	b.n	801020a <MAP_searchGoal+0x22e>
			}
		}
		/* ?X?????[???T?? */
		else if( SEARCH_SURA == en_search ){
 8010106:	793b      	ldrb	r3, [r7, #4]
 8010108:	2b01      	cmp	r3, #1
 801010a:	d132      	bne.n	8010172 <MAP_searchGoal+0x196>
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// ???????}?b?v?????
			MAP_makeContourMap_kai2(uc_trgX, uc_trgY, en_type);
 801010c:	797a      	ldrb	r2, [r7, #5]
 801010e:	79b9      	ldrb	r1, [r7, #6]
 8010110:	79fb      	ldrb	r3, [r7, #7]
 8010112:	4618      	mov	r0, r3
 8010114:	f7fe fdda 	bl	800eccc <MAP_makeContourMap_kai2>
			if( TRUE == bl_type ){
 8010118:	7abb      	ldrb	r3, [r7, #10]
 801011a:	2b00      	cmp	r3, #0
 801011c:	d00c      	beq.n	8010138 <MAP_searchGoal+0x15c>
				
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// ?????O?i(?o?b?N???)
 801011e:	4b56      	ldr	r3, [pc, #344]	; (8010278 <MAP_searchGoal+0x29c>)
 8010120:	edd3 7a00 	vldr	s15, [r3]
 8010124:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8010128:	ee77 7a87 	vadd.f32	s15, s15, s14
 801012c:	eddf 0a50 	vldr	s1, [pc, #320]	; 8010270 <MAP_searchGoal+0x294>
 8010130:	eeb0 0a67 	vmov.f32	s0, s15
 8010134:	f7f9 fe98 	bl	8009e68 <MOT_goBlock_FinSpeed>
			}
			MAP_makeMapData();		// ?f?[?^??????H?f?[?^????
 8010138:	f7fe fcc4 	bl	800eac4 <MAP_makeMapData>
			
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);				// ??????MAP?@?i?s???????Z?o			?? ?????MAP????
 801013c:	f107 030b 	add.w	r3, r7, #11
 8010140:	4619      	mov	r1, r3
 8010142:	2000      	movs	r0, #0
 8010144:	f7ff f94a 	bl	800f3dc <MAP_calcMouseDir>
			
			/* ???? */
			if(( mx == uc_trgX ) && ( my == uc_trgY )){
 8010148:	4b44      	ldr	r3, [pc, #272]	; (801025c <MAP_searchGoal+0x280>)
 801014a:	781b      	ldrb	r3, [r3, #0]
 801014c:	79fa      	ldrb	r2, [r7, #7]
 801014e:	429a      	cmp	r2, r3
 8010150:	d107      	bne.n	8010162 <MAP_searchGoal+0x186>
 8010152:	4b43      	ldr	r3, [pc, #268]	; (8010260 <MAP_searchGoal+0x284>)
 8010154:	781b      	ldrb	r3, [r3, #0]
 8010156:	79ba      	ldrb	r2, [r7, #6]
 8010158:	429a      	cmp	r2, r3
 801015a:	d102      	bne.n	8010162 <MAP_searchGoal+0x186>
				MAP_actGoal();										// ?S?[???????
 801015c:	f7ff fdb2 	bl	800fcc4 <MAP_actGoal>
				break;
 8010160:	e06e      	b.n	8010240 <MAP_searchGoal+0x264>
			}
			else{
				MAP_moveNextBlock_Sura(en_head, &bl_type, FALSE );	// ????						?? ???????????[?X?`?F?b?N?{?x???{???????{???M?n????
 8010162:	7afb      	ldrb	r3, [r7, #11]
 8010164:	f107 010a 	add.w	r1, r7, #10
 8010168:	2200      	movs	r2, #0
 801016a:	4618      	mov	r0, r3
 801016c:	f7ff fb30 	bl	800f7d0 <MAP_moveNextBlock_Sura>
 8010170:	e04b      	b.n	801020a <MAP_searchGoal+0x22e>
//				MAP_moveNextBlock_acc(en_head, &bl_type);
			}
		}
		/* ?A?T?? */
		else if (SEARCH_RETURN == en_search) {
 8010172:	793b      	ldrb	r3, [r7, #4]
 8010174:	2b03      	cmp	r3, #3
 8010176:	d148      	bne.n	801020a <MAP_searchGoal+0x22e>
			
			if( TRUE == bl_type ){
 8010178:	7abb      	ldrb	r3, [r7, #10]
 801017a:	2b00      	cmp	r3, #0
 801017c:	d00c      	beq.n	8010198 <MAP_searchGoal+0x1bc>
				
				MOT_goBlock_FinSpeed( 0.5 + f_MoveBackDist, SEARCH_SPEED );		// ?????O?i(?o?b?N???)
 801017e:	4b3e      	ldr	r3, [pc, #248]	; (8010278 <MAP_searchGoal+0x29c>)
 8010180:	edd3 7a00 	vldr	s15, [r3]
 8010184:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8010188:	ee77 7a87 	vadd.f32	s15, s15, s14
 801018c:	eddf 0a38 	vldr	s1, [pc, #224]	; 8010270 <MAP_searchGoal+0x294>
 8010190:	eeb0 0a67 	vmov.f32	s0, s15
 8010194:	f7f9 fe68 	bl	8009e68 <MOT_goBlock_FinSpeed>
			}
			MAP_makeMapData();		// ?f?[?^??????H?f?[?^????
 8010198:	f7fe fc94 	bl	800eac4 <MAP_makeMapData>
						
			MAP_makeReturnContourMap(uc_staX,uc_staY);
 801019c:	7b7a      	ldrb	r2, [r7, #13]
 801019e:	7bbb      	ldrb	r3, [r7, #14]
 80101a0:	4611      	mov	r1, r2
 80101a2:	4618      	mov	r0, r3
 80101a4:	f7ff fe1e 	bl	800fde4 <MAP_makeReturnContourMap>
			MAP_searchCmdList(uc_staX, uc_staY, en_Head, uc_goalX, uc_goalX, &en_endDir);
 80101a8:	4b2e      	ldr	r3, [pc, #184]	; (8010264 <MAP_searchGoal+0x288>)
 80101aa:	781a      	ldrb	r2, [r3, #0]
 80101ac:	7bfc      	ldrb	r4, [r7, #15]
 80101ae:	7b79      	ldrb	r1, [r7, #13]
 80101b0:	7bb8      	ldrb	r0, [r7, #14]
 80101b2:	f107 0309 	add.w	r3, r7, #9
 80101b6:	9301      	str	r3, [sp, #4]
 80101b8:	7bfb      	ldrb	r3, [r7, #15]
 80101ba:	9300      	str	r3, [sp, #0]
 80101bc:	4623      	mov	r3, r4
 80101be:	f7fe f82d 	bl	800e21c <MAP_searchCmdList>
			uc_trgX = Return_X;
 80101c2:	4b29      	ldr	r3, [pc, #164]	; (8010268 <MAP_searchGoal+0x28c>)
 80101c4:	781b      	ldrb	r3, [r3, #0]
 80101c6:	71fb      	strb	r3, [r7, #7]
			uc_trgY = Return_Y;
 80101c8:	4b28      	ldr	r3, [pc, #160]	; (801026c <MAP_searchGoal+0x290>)
 80101ca:	781b      	ldrb	r3, [r3, #0]
 80101cc:	71bb      	strb	r3, [r7, #6]
//			MAP_makeContourMap( uc_trgX, uc_trgY, en_type );		// ???????}?b?v?????
			MAP_makeContourMap_kai2(uc_trgX, uc_trgY, en_type);
 80101ce:	797a      	ldrb	r2, [r7, #5]
 80101d0:	79b9      	ldrb	r1, [r7, #6]
 80101d2:	79fb      	ldrb	r3, [r7, #7]
 80101d4:	4618      	mov	r0, r3
 80101d6:	f7fe fd79 	bl	800eccc <MAP_makeContourMap_kai2>
			MAP_calcMouseDir(CONTOUR_SYSTEM, &en_head);	
 80101da:	f107 030b 	add.w	r3, r7, #11
 80101de:	4619      	mov	r1, r3
 80101e0:	2000      	movs	r0, #0
 80101e2:	f7ff f8fb 	bl	800f3dc <MAP_calcMouseDir>
			/* ???? */
//			if ((us_cmap[my][mx] == 0)||((g_sysMap[uc_trgY][uc_trgX]&0xf0) == 0xf0)) {
			if ((mx == 0)&&(my == 0)){
 80101e6:	4b1d      	ldr	r3, [pc, #116]	; (801025c <MAP_searchGoal+0x280>)
 80101e8:	781b      	ldrb	r3, [r3, #0]
 80101ea:	2b00      	cmp	r3, #0
 80101ec:	d106      	bne.n	80101fc <MAP_searchGoal+0x220>
 80101ee:	4b1c      	ldr	r3, [pc, #112]	; (8010260 <MAP_searchGoal+0x284>)
 80101f0:	781b      	ldrb	r3, [r3, #0]
 80101f2:	2b00      	cmp	r3, #0
 80101f4:	d102      	bne.n	80101fc <MAP_searchGoal+0x220>
				MAP_actGoal();
 80101f6:	f7ff fd65 	bl	800fcc4 <MAP_actGoal>
				break;
 80101fa:	e021      	b.n	8010240 <MAP_searchGoal+0x264>
			}
//			}
			else {
				MAP_moveNextBlock_Sura(en_head, &bl_type, FALSE);	// ????						?? ???????????[?X?`?F?b?N?{?x???{???????{???M?n????
 80101fc:	7afb      	ldrb	r3, [r7, #11]
 80101fe:	f107 010a 	add.w	r1, r7, #10
 8010202:	2200      	movs	r2, #0
 8010204:	4618      	mov	r0, r3
 8010206:	f7ff fae3 	bl	800f7d0 <MAP_moveNextBlock_Sura>
//			LED_count(uc_trgY);
		}

		
		/* ?r?????s?\??? */
		if( SYS_isOutOfCtrl() == TRUE ){
 801020a:	f7f7 fc19 	bl	8007a40 <SYS_isOutOfCtrl>
 801020e:	4603      	mov	r3, r0
 8010210:	2b00      	cmp	r3, #0
 8010212:	f43f af3d 	beq.w	8010090 <MAP_searchGoal+0xb4>
			CTRL_stop();
 8010216:	f7f5 fa31 	bl	800567c <CTRL_stop>
			DCM_brakeMot( DCM_R );		// ?u???[?L
 801021a:	2000      	movs	r0, #0
 801021c:	f7f7 fc46 	bl	8007aac <DCM_brakeMot>
			DCM_brakeMot( DCM_L );		// ?u???[?L
 8010220:	2001      	movs	r0, #1
 8010222:	f7f7 fc43 	bl	8007aac <DCM_brakeMot>
			
			/* ???H?A???????? */
			en_Head		= NORTH;
 8010226:	4b0f      	ldr	r3, [pc, #60]	; (8010264 <MAP_searchGoal+0x288>)
 8010228:	2200      	movs	r2, #0
 801022a:	701a      	strb	r2, [r3, #0]
			mx			= 0;
 801022c:	4b0b      	ldr	r3, [pc, #44]	; (801025c <MAP_searchGoal+0x280>)
 801022e:	2200      	movs	r2, #0
 8010230:	701a      	strb	r2, [r3, #0]
			my			= 0;
 8010232:	4b0b      	ldr	r3, [pc, #44]	; (8010260 <MAP_searchGoal+0x284>)
 8010234:	2200      	movs	r2, #0
 8010236:	701a      	strb	r2, [r3, #0]
			f_MoveBackDist = 0;
 8010238:	4b0f      	ldr	r3, [pc, #60]	; (8010278 <MAP_searchGoal+0x29c>)
 801023a:	f04f 0200 	mov.w	r2, #0
 801023e:	601a      	str	r2, [r3, #0]
			
			// DCMC?????W???[????N???A?}??~???s?????B
			break;
		}
	}
	search_flag = FALSE;
 8010240:	4b05      	ldr	r3, [pc, #20]	; (8010258 <MAP_searchGoal+0x27c>)
 8010242:	2200      	movs	r2, #0
 8010244:	701a      	strb	r2, [r3, #0]
	LL_mDelay(1000);
 8010246:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 801024a:	f001 fc8b 	bl	8011b64 <LL_mDelay>
//	SYS_setEnable( SYS_MODE );				// ???[?h?X?L??
}
 801024e:	bf00      	nop
 8010250:	3714      	adds	r7, #20
 8010252:	46bd      	mov	sp, r7
 8010254:	bd90      	pop	{r4, r7, pc}
 8010256:	bf00      	nop
 8010258:	200002e8 	.word	0x200002e8
 801025c:	200093cb 	.word	0x200093cb
 8010260:	200093c1 	.word	0x200093c1
 8010264:	200093c8 	.word	0x200093c8
 8010268:	200002c9 	.word	0x200002c9
 801026c:	200002d1 	.word	0x200002d1
 8010270:	3e99999a 	.word	0x3e99999a
 8010274:	00000000 	.word	0x00000000
 8010278:	200093c4 	.word	0x200093c4
 801027c:	200002ba 	.word	0x200002ba
 8010280:	200093c0 	.word	0x200093c0
 8010284:	200093c9 	.word	0x200093c9
 8010288:	3e75c28f 	.word	0x3e75c28f

0801028c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 801028c:	480d      	ldr	r0, [pc, #52]	; (80102c4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 801028e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8010290:	480d      	ldr	r0, [pc, #52]	; (80102c8 <LoopForever+0x6>)
  ldr r1, =_edata
 8010292:	490e      	ldr	r1, [pc, #56]	; (80102cc <LoopForever+0xa>)
  ldr r2, =_sidata
 8010294:	4a0e      	ldr	r2, [pc, #56]	; (80102d0 <LoopForever+0xe>)
  movs r3, #0
 8010296:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8010298:	e002      	b.n	80102a0 <LoopCopyDataInit>

0801029a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 801029a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 801029c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 801029e:	3304      	adds	r3, #4

080102a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80102a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80102a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80102a4:	d3f9      	bcc.n	801029a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80102a6:	4a0b      	ldr	r2, [pc, #44]	; (80102d4 <LoopForever+0x12>)
  ldr r4, =_ebss
 80102a8:	4c0b      	ldr	r4, [pc, #44]	; (80102d8 <LoopForever+0x16>)
  movs r3, #0
 80102aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80102ac:	e001      	b.n	80102b2 <LoopFillZerobss>

080102ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80102ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80102b0:	3204      	adds	r2, #4

080102b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80102b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80102b4:	d3fb      	bcc.n	80102ae <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80102b6:	f7f4 f825 	bl	8004304 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80102ba:	f001 fc91 	bl	8011be0 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80102be:	f7f2 f971 	bl	80025a4 <main>

080102c2 <LoopForever>:

LoopForever:
    b LoopForever
 80102c2:	e7fe      	b.n	80102c2 <LoopForever>
  ldr   r0, =_estack
 80102c4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80102c8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80102cc:	200001f8 	.word	0x200001f8
  ldr r2, =_sidata
 80102d0:	08018940 	.word	0x08018940
  ldr r2, =_sbss
 80102d4:	200001f8 	.word	0x200001f8
  ldr r4, =_ebss
 80102d8:	200093dc 	.word	0x200093dc

080102dc <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80102dc:	e7fe      	b.n	80102dc <ADC1_2_IRQHandler>

080102de <LL_ADC_REG_SetSequencerLength>:
{
 80102de:	b480      	push	{r7}
 80102e0:	b083      	sub	sp, #12
 80102e2:	af00      	add	r7, sp, #0
 80102e4:	6078      	str	r0, [r7, #4]
 80102e6:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 80102e8:	687b      	ldr	r3, [r7, #4]
 80102ea:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80102ec:	f023 020f 	bic.w	r2, r3, #15
 80102f0:	683b      	ldr	r3, [r7, #0]
 80102f2:	431a      	orrs	r2, r3
 80102f4:	687b      	ldr	r3, [r7, #4]
 80102f6:	631a      	str	r2, [r3, #48]	; 0x30
}
 80102f8:	bf00      	nop
 80102fa:	370c      	adds	r7, #12
 80102fc:	46bd      	mov	sp, r7
 80102fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010302:	4770      	bx	lr

08010304 <LL_ADC_IsEnabled>:
{
 8010304:	b480      	push	{r7}
 8010306:	b083      	sub	sp, #12
 8010308:	af00      	add	r7, sp, #0
 801030a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 801030c:	687b      	ldr	r3, [r7, #4]
 801030e:	689b      	ldr	r3, [r3, #8]
 8010310:	f003 0301 	and.w	r3, r3, #1
 8010314:	2b01      	cmp	r3, #1
 8010316:	d101      	bne.n	801031c <LL_ADC_IsEnabled+0x18>
 8010318:	2301      	movs	r3, #1
 801031a:	e000      	b.n	801031e <LL_ADC_IsEnabled+0x1a>
 801031c:	2300      	movs	r3, #0
}
 801031e:	4618      	mov	r0, r3
 8010320:	370c      	adds	r7, #12
 8010322:	46bd      	mov	sp, r7
 8010324:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010328:	4770      	bx	lr
	...

0801032c <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 801032c:	b590      	push	{r4, r7, lr}
 801032e:	b085      	sub	sp, #20
 8010330:	af00      	add	r7, sp, #0
 8010332:	6078      	str	r0, [r7, #4]
 8010334:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8010336:	2300      	movs	r3, #0
 8010338:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 801033a:	687b      	ldr	r3, [r7, #4]
 801033c:	4a27      	ldr	r2, [pc, #156]	; (80103dc <LL_ADC_CommonInit+0xb0>)
 801033e:	4293      	cmp	r3, r2
 8010340:	d10f      	bne.n	8010362 <LL_ADC_CommonInit+0x36>
 8010342:	f04f 40a0 	mov.w	r0, #1342177280	; 0x50000000
 8010346:	f7ff ffdd 	bl	8010304 <LL_ADC_IsEnabled>
 801034a:	4604      	mov	r4, r0
 801034c:	4824      	ldr	r0, [pc, #144]	; (80103e0 <LL_ADC_CommonInit+0xb4>)
 801034e:	f7ff ffd9 	bl	8010304 <LL_ADC_IsEnabled>
 8010352:	4603      	mov	r3, r0
 8010354:	4323      	orrs	r3, r4
 8010356:	2b00      	cmp	r3, #0
 8010358:	bf0c      	ite	eq
 801035a:	2301      	moveq	r3, #1
 801035c:	2300      	movne	r3, #0
 801035e:	b2db      	uxtb	r3, r3
 8010360:	e012      	b.n	8010388 <LL_ADC_CommonInit+0x5c>
 8010362:	4820      	ldr	r0, [pc, #128]	; (80103e4 <LL_ADC_CommonInit+0xb8>)
 8010364:	f7ff ffce 	bl	8010304 <LL_ADC_IsEnabled>
 8010368:	4604      	mov	r4, r0
 801036a:	481f      	ldr	r0, [pc, #124]	; (80103e8 <LL_ADC_CommonInit+0xbc>)
 801036c:	f7ff ffca 	bl	8010304 <LL_ADC_IsEnabled>
 8010370:	4603      	mov	r3, r0
 8010372:	431c      	orrs	r4, r3
 8010374:	481d      	ldr	r0, [pc, #116]	; (80103ec <LL_ADC_CommonInit+0xc0>)
 8010376:	f7ff ffc5 	bl	8010304 <LL_ADC_IsEnabled>
 801037a:	4603      	mov	r3, r0
 801037c:	4323      	orrs	r3, r4
 801037e:	2b00      	cmp	r3, #0
 8010380:	bf0c      	ite	eq
 8010382:	2301      	moveq	r3, #1
 8010384:	2300      	movne	r3, #0
 8010386:	b2db      	uxtb	r3, r3
 8010388:	2b00      	cmp	r3, #0
 801038a:	d020      	beq.n	80103ce <LL_ADC_CommonInit+0xa2>
    /*    selected device)                                                    */
    /*    - Set ADC multimode configuration                                   */
    /*    - Set ADC multimode DMA transfer                                    */
    /*    - Set ADC multimode: delay between 2 sampling phases                */
#if defined(ADC_MULTIMODE_SUPPORT)
    if (ADC_CommonInitStruct->Multimode != LL_ADC_MULTI_INDEPENDENT)
 801038c:	683b      	ldr	r3, [r7, #0]
 801038e:	685b      	ldr	r3, [r3, #4]
 8010390:	2b00      	cmp	r3, #0
 8010392:	d012      	beq.n	80103ba <LL_ADC_CommonInit+0x8e>
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 8010394:	687b      	ldr	r3, [r7, #4]
 8010396:	689a      	ldr	r2, [r3, #8]
 8010398:	4b15      	ldr	r3, [pc, #84]	; (80103f0 <LL_ADC_CommonInit+0xc4>)
 801039a:	4013      	ands	r3, r2
 801039c:	683a      	ldr	r2, [r7, #0]
 801039e:	6811      	ldr	r1, [r2, #0]
 80103a0:	683a      	ldr	r2, [r7, #0]
 80103a2:	6852      	ldr	r2, [r2, #4]
 80103a4:	4311      	orrs	r1, r2
 80103a6:	683a      	ldr	r2, [r7, #0]
 80103a8:	6892      	ldr	r2, [r2, #8]
 80103aa:	4311      	orrs	r1, r2
 80103ac:	683a      	ldr	r2, [r7, #0]
 80103ae:	68d2      	ldr	r2, [r2, #12]
 80103b0:	430a      	orrs	r2, r1
 80103b2:	431a      	orrs	r2, r3
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	609a      	str	r2, [r3, #8]
 80103b8:	e00b      	b.n	80103d2 <LL_ADC_CommonInit+0xa6>
                 | ADC_CommonInitStruct->MultiTwoSamplingDelay
                );
    }
    else
    {
      MODIFY_REG(ADCxy_COMMON->CCR,
 80103ba:	687b      	ldr	r3, [r7, #4]
 80103bc:	689a      	ldr	r2, [r3, #8]
 80103be:	4b0c      	ldr	r3, [pc, #48]	; (80103f0 <LL_ADC_CommonInit+0xc4>)
 80103c0:	4013      	ands	r3, r2
 80103c2:	683a      	ldr	r2, [r7, #0]
 80103c4:	6812      	ldr	r2, [r2, #0]
 80103c6:	431a      	orrs	r2, r3
 80103c8:	687b      	ldr	r3, [r7, #4]
 80103ca:	609a      	str	r2, [r3, #8]
 80103cc:	e001      	b.n	80103d2 <LL_ADC_CommonInit+0xa6>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 80103ce:	2301      	movs	r3, #1
 80103d0:	73fb      	strb	r3, [r7, #15]
  }

  return status;
 80103d2:	7bfb      	ldrb	r3, [r7, #15]
}
 80103d4:	4618      	mov	r0, r3
 80103d6:	3714      	adds	r7, #20
 80103d8:	46bd      	mov	sp, r7
 80103da:	bd90      	pop	{r4, r7, pc}
 80103dc:	50000300 	.word	0x50000300
 80103e0:	50000100 	.word	0x50000100
 80103e4:	50000400 	.word	0x50000400
 80103e8:	50000500 	.word	0x50000500
 80103ec:	50000600 	.word	0x50000600
 80103f0:	ffc030e0 	.word	0xffc030e0

080103f4 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 80103f4:	b580      	push	{r7, lr}
 80103f6:	b084      	sub	sp, #16
 80103f8:	af00      	add	r7, sp, #0
 80103fa:	6078      	str	r0, [r7, #4]
 80103fc:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80103fe:	2300      	movs	r3, #0
 8010400:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_LOW_POWER(ADC_InitStruct->LowPowerMode));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 8010402:	6878      	ldr	r0, [r7, #4]
 8010404:	f7ff ff7e 	bl	8010304 <LL_ADC_IsEnabled>
 8010408:	4603      	mov	r3, r0
 801040a:	2b00      	cmp	r3, #0
 801040c:	d111      	bne.n	8010432 <LL_ADC_Init+0x3e>
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    /*    - Set ADC low power mode                                            */
    MODIFY_REG(ADCx->CFGR,
 801040e:	687b      	ldr	r3, [r7, #4]
 8010410:	68db      	ldr	r3, [r3, #12]
 8010412:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8010416:	f023 0318 	bic.w	r3, r3, #24
 801041a:	683a      	ldr	r2, [r7, #0]
 801041c:	6811      	ldr	r1, [r2, #0]
 801041e:	683a      	ldr	r2, [r7, #0]
 8010420:	6852      	ldr	r2, [r2, #4]
 8010422:	4311      	orrs	r1, r2
 8010424:	683a      	ldr	r2, [r7, #0]
 8010426:	6892      	ldr	r2, [r2, #8]
 8010428:	430a      	orrs	r2, r1
 801042a:	431a      	orrs	r2, r3
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	60da      	str	r2, [r3, #12]
 8010430:	e001      	b.n	8010436 <LL_ADC_Init+0x42>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 8010432:	2301      	movs	r3, #1
 8010434:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 8010436:	7bfb      	ldrb	r3, [r7, #15]
}
 8010438:	4618      	mov	r0, r3
 801043a:	3710      	adds	r7, #16
 801043c:	46bd      	mov	sp, r7
 801043e:	bd80      	pop	{r7, pc}

08010440 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 8010440:	b580      	push	{r7, lr}
 8010442:	b084      	sub	sp, #16
 8010444:	af00      	add	r7, sp, #0
 8010446:	6078      	str	r0, [r7, #4]
 8010448:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 801044a:	2300      	movs	r3, #0
 801044c:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_REG_DMA_TRANSFER(ADC_REG_InitStruct->DMATransfer));
  assert_param(IS_LL_ADC_REG_OVR_DATA_BEHAVIOR(ADC_REG_InitStruct->Overrun));

  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if (LL_ADC_IsEnabled(ADCx) == 0UL)
 801044e:	6878      	ldr	r0, [r7, #4]
 8010450:	f7ff ff58 	bl	8010304 <LL_ADC_IsEnabled>
 8010454:	4603      	mov	r3, r0
 8010456:	2b00      	cmp	r3, #0
 8010458:	d132      	bne.n	80104c0 <LL_ADC_REG_Init+0x80>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /*    - Set ADC group regular overrun behavior                            */
    /* Note: On this STM32 series, ADC trigger edge is set to value 0x0 by    */
    /*       setting of trigger source to SW start.                           */
    if (ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 801045a:	683b      	ldr	r3, [r7, #0]
 801045c:	685b      	ldr	r3, [r3, #4]
 801045e:	2b00      	cmp	r3, #0
 8010460:	d015      	beq.n	801048e <LL_ADC_REG_Init+0x4e>
    {
      MODIFY_REG(ADCx->CFGR,
 8010462:	687b      	ldr	r3, [r7, #4]
 8010464:	68da      	ldr	r2, [r3, #12]
 8010466:	4b1a      	ldr	r3, [pc, #104]	; (80104d0 <LL_ADC_REG_Init+0x90>)
 8010468:	4013      	ands	r3, r2
 801046a:	683a      	ldr	r2, [r7, #0]
 801046c:	6811      	ldr	r1, [r2, #0]
 801046e:	683a      	ldr	r2, [r7, #0]
 8010470:	6892      	ldr	r2, [r2, #8]
 8010472:	4311      	orrs	r1, r2
 8010474:	683a      	ldr	r2, [r7, #0]
 8010476:	68d2      	ldr	r2, [r2, #12]
 8010478:	4311      	orrs	r1, r2
 801047a:	683a      	ldr	r2, [r7, #0]
 801047c:	6912      	ldr	r2, [r2, #16]
 801047e:	4311      	orrs	r1, r2
 8010480:	683a      	ldr	r2, [r7, #0]
 8010482:	6952      	ldr	r2, [r2, #20]
 8010484:	430a      	orrs	r2, r1
 8010486:	431a      	orrs	r2, r3
 8010488:	687b      	ldr	r3, [r7, #4]
 801048a:	60da      	str	r2, [r3, #12]
 801048c:	e011      	b.n	80104b2 <LL_ADC_REG_Init+0x72>
                 | ADC_REG_InitStruct->Overrun
                );
    }
    else
    {
      MODIFY_REG(ADCx->CFGR,
 801048e:	687b      	ldr	r3, [r7, #4]
 8010490:	68da      	ldr	r2, [r3, #12]
 8010492:	4b0f      	ldr	r3, [pc, #60]	; (80104d0 <LL_ADC_REG_Init+0x90>)
 8010494:	4013      	ands	r3, r2
 8010496:	683a      	ldr	r2, [r7, #0]
 8010498:	6811      	ldr	r1, [r2, #0]
 801049a:	683a      	ldr	r2, [r7, #0]
 801049c:	68d2      	ldr	r2, [r2, #12]
 801049e:	4311      	orrs	r1, r2
 80104a0:	683a      	ldr	r2, [r7, #0]
 80104a2:	6912      	ldr	r2, [r2, #16]
 80104a4:	4311      	orrs	r1, r2
 80104a6:	683a      	ldr	r2, [r7, #0]
 80104a8:	6952      	ldr	r2, [r2, #20]
 80104aa:	430a      	orrs	r2, r1
 80104ac:	431a      	orrs	r2, r3
 80104ae:	687b      	ldr	r3, [r7, #4]
 80104b0:	60da      	str	r2, [r3, #12]
                 | ADC_REG_InitStruct->Overrun
                );
    }

    /* Set ADC group regular sequencer length and scan direction */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 80104b2:	683b      	ldr	r3, [r7, #0]
 80104b4:	685b      	ldr	r3, [r3, #4]
 80104b6:	4619      	mov	r1, r3
 80104b8:	6878      	ldr	r0, [r7, #4]
 80104ba:	f7ff ff10 	bl	80102de <LL_ADC_REG_SetSequencerLength>
 80104be:	e001      	b.n	80104c4 <LL_ADC_REG_Init+0x84>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80104c0:	2301      	movs	r3, #1
 80104c2:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 80104c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80104c6:	4618      	mov	r0, r3
 80104c8:	3710      	adds	r7, #16
 80104ca:	46bd      	mov	sp, r7
 80104cc:	bd80      	pop	{r7, pc}
 80104ce:	bf00      	nop
 80104d0:	fff0c01c 	.word	0xfff0c01c

080104d4 <LL_GPIO_SetPinMode>:
{
 80104d4:	b480      	push	{r7}
 80104d6:	b08b      	sub	sp, #44	; 0x2c
 80104d8:	af00      	add	r7, sp, #0
 80104da:	60f8      	str	r0, [r7, #12]
 80104dc:	60b9      	str	r1, [r7, #8]
 80104de:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODE0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80104e0:	68fb      	ldr	r3, [r7, #12]
 80104e2:	681a      	ldr	r2, [r3, #0]
 80104e4:	68bb      	ldr	r3, [r7, #8]
 80104e6:	617b      	str	r3, [r7, #20]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80104e8:	697b      	ldr	r3, [r7, #20]
 80104ea:	fa93 f3a3 	rbit	r3, r3
 80104ee:	613b      	str	r3, [r7, #16]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 80104f0:	693b      	ldr	r3, [r7, #16]
 80104f2:	61bb      	str	r3, [r7, #24]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 80104f4:	69bb      	ldr	r3, [r7, #24]
 80104f6:	2b00      	cmp	r3, #0
 80104f8:	d101      	bne.n	80104fe <LL_GPIO_SetPinMode+0x2a>
  {
    return 32U;
 80104fa:	2320      	movs	r3, #32
 80104fc:	e003      	b.n	8010506 <LL_GPIO_SetPinMode+0x32>
  }
  return __builtin_clz(value);
 80104fe:	69bb      	ldr	r3, [r7, #24]
 8010500:	fab3 f383 	clz	r3, r3
 8010504:	b2db      	uxtb	r3, r3
 8010506:	005b      	lsls	r3, r3, #1
 8010508:	2103      	movs	r1, #3
 801050a:	fa01 f303 	lsl.w	r3, r1, r3
 801050e:	43db      	mvns	r3, r3
 8010510:	401a      	ands	r2, r3
 8010512:	68bb      	ldr	r3, [r7, #8]
 8010514:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010516:	6a3b      	ldr	r3, [r7, #32]
 8010518:	fa93 f3a3 	rbit	r3, r3
 801051c:	61fb      	str	r3, [r7, #28]
  return result;
 801051e:	69fb      	ldr	r3, [r7, #28]
 8010520:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8010522:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010524:	2b00      	cmp	r3, #0
 8010526:	d101      	bne.n	801052c <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8010528:	2320      	movs	r3, #32
 801052a:	e003      	b.n	8010534 <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 801052c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801052e:	fab3 f383 	clz	r3, r3
 8010532:	b2db      	uxtb	r3, r3
 8010534:	005b      	lsls	r3, r3, #1
 8010536:	6879      	ldr	r1, [r7, #4]
 8010538:	fa01 f303 	lsl.w	r3, r1, r3
 801053c:	431a      	orrs	r2, r3
 801053e:	68fb      	ldr	r3, [r7, #12]
 8010540:	601a      	str	r2, [r3, #0]
}
 8010542:	bf00      	nop
 8010544:	372c      	adds	r7, #44	; 0x2c
 8010546:	46bd      	mov	sp, r7
 8010548:	f85d 7b04 	ldr.w	r7, [sp], #4
 801054c:	4770      	bx	lr

0801054e <LL_GPIO_SetPinOutputType>:
{
 801054e:	b480      	push	{r7}
 8010550:	b085      	sub	sp, #20
 8010552:	af00      	add	r7, sp, #0
 8010554:	60f8      	str	r0, [r7, #12]
 8010556:	60b9      	str	r1, [r7, #8]
 8010558:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 801055a:	68fb      	ldr	r3, [r7, #12]
 801055c:	685a      	ldr	r2, [r3, #4]
 801055e:	68bb      	ldr	r3, [r7, #8]
 8010560:	43db      	mvns	r3, r3
 8010562:	401a      	ands	r2, r3
 8010564:	68bb      	ldr	r3, [r7, #8]
 8010566:	6879      	ldr	r1, [r7, #4]
 8010568:	fb01 f303 	mul.w	r3, r1, r3
 801056c:	431a      	orrs	r2, r3
 801056e:	68fb      	ldr	r3, [r7, #12]
 8010570:	605a      	str	r2, [r3, #4]
}
 8010572:	bf00      	nop
 8010574:	3714      	adds	r7, #20
 8010576:	46bd      	mov	sp, r7
 8010578:	f85d 7b04 	ldr.w	r7, [sp], #4
 801057c:	4770      	bx	lr

0801057e <LL_GPIO_SetPinSpeed>:
{
 801057e:	b480      	push	{r7}
 8010580:	b08b      	sub	sp, #44	; 0x2c
 8010582:	af00      	add	r7, sp, #0
 8010584:	60f8      	str	r0, [r7, #12]
 8010586:	60b9      	str	r1, [r7, #8]
 8010588:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDR_OSPEED0 << (POSITION_VAL(Pin) * 2U)),
 801058a:	68fb      	ldr	r3, [r7, #12]
 801058c:	689a      	ldr	r2, [r3, #8]
 801058e:	68bb      	ldr	r3, [r7, #8]
 8010590:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010592:	697b      	ldr	r3, [r7, #20]
 8010594:	fa93 f3a3 	rbit	r3, r3
 8010598:	613b      	str	r3, [r7, #16]
  return result;
 801059a:	693b      	ldr	r3, [r7, #16]
 801059c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 801059e:	69bb      	ldr	r3, [r7, #24]
 80105a0:	2b00      	cmp	r3, #0
 80105a2:	d101      	bne.n	80105a8 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80105a4:	2320      	movs	r3, #32
 80105a6:	e003      	b.n	80105b0 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80105a8:	69bb      	ldr	r3, [r7, #24]
 80105aa:	fab3 f383 	clz	r3, r3
 80105ae:	b2db      	uxtb	r3, r3
 80105b0:	005b      	lsls	r3, r3, #1
 80105b2:	2103      	movs	r1, #3
 80105b4:	fa01 f303 	lsl.w	r3, r1, r3
 80105b8:	43db      	mvns	r3, r3
 80105ba:	401a      	ands	r2, r3
 80105bc:	68bb      	ldr	r3, [r7, #8]
 80105be:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80105c0:	6a3b      	ldr	r3, [r7, #32]
 80105c2:	fa93 f3a3 	rbit	r3, r3
 80105c6:	61fb      	str	r3, [r7, #28]
  return result;
 80105c8:	69fb      	ldr	r3, [r7, #28]
 80105ca:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80105cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105ce:	2b00      	cmp	r3, #0
 80105d0:	d101      	bne.n	80105d6 <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 80105d2:	2320      	movs	r3, #32
 80105d4:	e003      	b.n	80105de <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 80105d6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80105d8:	fab3 f383 	clz	r3, r3
 80105dc:	b2db      	uxtb	r3, r3
 80105de:	005b      	lsls	r3, r3, #1
 80105e0:	6879      	ldr	r1, [r7, #4]
 80105e2:	fa01 f303 	lsl.w	r3, r1, r3
 80105e6:	431a      	orrs	r2, r3
 80105e8:	68fb      	ldr	r3, [r7, #12]
 80105ea:	609a      	str	r2, [r3, #8]
}
 80105ec:	bf00      	nop
 80105ee:	372c      	adds	r7, #44	; 0x2c
 80105f0:	46bd      	mov	sp, r7
 80105f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105f6:	4770      	bx	lr

080105f8 <LL_GPIO_SetPinPull>:
{
 80105f8:	b480      	push	{r7}
 80105fa:	b08b      	sub	sp, #44	; 0x2c
 80105fc:	af00      	add	r7, sp, #0
 80105fe:	60f8      	str	r0, [r7, #12]
 8010600:	60b9      	str	r1, [r7, #8]
 8010602:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPD0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 8010604:	68fb      	ldr	r3, [r7, #12]
 8010606:	68da      	ldr	r2, [r3, #12]
 8010608:	68bb      	ldr	r3, [r7, #8]
 801060a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801060c:	697b      	ldr	r3, [r7, #20]
 801060e:	fa93 f3a3 	rbit	r3, r3
 8010612:	613b      	str	r3, [r7, #16]
  return result;
 8010614:	693b      	ldr	r3, [r7, #16]
 8010616:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8010618:	69bb      	ldr	r3, [r7, #24]
 801061a:	2b00      	cmp	r3, #0
 801061c:	d101      	bne.n	8010622 <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 801061e:	2320      	movs	r3, #32
 8010620:	e003      	b.n	801062a <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 8010622:	69bb      	ldr	r3, [r7, #24]
 8010624:	fab3 f383 	clz	r3, r3
 8010628:	b2db      	uxtb	r3, r3
 801062a:	005b      	lsls	r3, r3, #1
 801062c:	2103      	movs	r1, #3
 801062e:	fa01 f303 	lsl.w	r3, r1, r3
 8010632:	43db      	mvns	r3, r3
 8010634:	401a      	ands	r2, r3
 8010636:	68bb      	ldr	r3, [r7, #8]
 8010638:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801063a:	6a3b      	ldr	r3, [r7, #32]
 801063c:	fa93 f3a3 	rbit	r3, r3
 8010640:	61fb      	str	r3, [r7, #28]
  return result;
 8010642:	69fb      	ldr	r3, [r7, #28]
 8010644:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8010646:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010648:	2b00      	cmp	r3, #0
 801064a:	d101      	bne.n	8010650 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 801064c:	2320      	movs	r3, #32
 801064e:	e003      	b.n	8010658 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8010650:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010652:	fab3 f383 	clz	r3, r3
 8010656:	b2db      	uxtb	r3, r3
 8010658:	005b      	lsls	r3, r3, #1
 801065a:	6879      	ldr	r1, [r7, #4]
 801065c:	fa01 f303 	lsl.w	r3, r1, r3
 8010660:	431a      	orrs	r2, r3
 8010662:	68fb      	ldr	r3, [r7, #12]
 8010664:	60da      	str	r2, [r3, #12]
}
 8010666:	bf00      	nop
 8010668:	372c      	adds	r7, #44	; 0x2c
 801066a:	46bd      	mov	sp, r7
 801066c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010670:	4770      	bx	lr

08010672 <LL_GPIO_SetAFPin_0_7>:
{
 8010672:	b480      	push	{r7}
 8010674:	b08b      	sub	sp, #44	; 0x2c
 8010676:	af00      	add	r7, sp, #0
 8010678:	60f8      	str	r0, [r7, #12]
 801067a:	60b9      	str	r1, [r7, #8]
 801067c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 801067e:	68fb      	ldr	r3, [r7, #12]
 8010680:	6a1a      	ldr	r2, [r3, #32]
 8010682:	68bb      	ldr	r3, [r7, #8]
 8010684:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010686:	697b      	ldr	r3, [r7, #20]
 8010688:	fa93 f3a3 	rbit	r3, r3
 801068c:	613b      	str	r3, [r7, #16]
  return result;
 801068e:	693b      	ldr	r3, [r7, #16]
 8010690:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8010692:	69bb      	ldr	r3, [r7, #24]
 8010694:	2b00      	cmp	r3, #0
 8010696:	d101      	bne.n	801069c <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 8010698:	2320      	movs	r3, #32
 801069a:	e003      	b.n	80106a4 <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 801069c:	69bb      	ldr	r3, [r7, #24]
 801069e:	fab3 f383 	clz	r3, r3
 80106a2:	b2db      	uxtb	r3, r3
 80106a4:	009b      	lsls	r3, r3, #2
 80106a6:	210f      	movs	r1, #15
 80106a8:	fa01 f303 	lsl.w	r3, r1, r3
 80106ac:	43db      	mvns	r3, r3
 80106ae:	401a      	ands	r2, r3
 80106b0:	68bb      	ldr	r3, [r7, #8]
 80106b2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80106b4:	6a3b      	ldr	r3, [r7, #32]
 80106b6:	fa93 f3a3 	rbit	r3, r3
 80106ba:	61fb      	str	r3, [r7, #28]
  return result;
 80106bc:	69fb      	ldr	r3, [r7, #28]
 80106be:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80106c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80106c2:	2b00      	cmp	r3, #0
 80106c4:	d101      	bne.n	80106ca <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 80106c6:	2320      	movs	r3, #32
 80106c8:	e003      	b.n	80106d2 <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 80106ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80106cc:	fab3 f383 	clz	r3, r3
 80106d0:	b2db      	uxtb	r3, r3
 80106d2:	009b      	lsls	r3, r3, #2
 80106d4:	6879      	ldr	r1, [r7, #4]
 80106d6:	fa01 f303 	lsl.w	r3, r1, r3
 80106da:	431a      	orrs	r2, r3
 80106dc:	68fb      	ldr	r3, [r7, #12]
 80106de:	621a      	str	r2, [r3, #32]
}
 80106e0:	bf00      	nop
 80106e2:	372c      	adds	r7, #44	; 0x2c
 80106e4:	46bd      	mov	sp, r7
 80106e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80106ea:	4770      	bx	lr

080106ec <LL_GPIO_SetAFPin_8_15>:
{
 80106ec:	b480      	push	{r7}
 80106ee:	b08b      	sub	sp, #44	; 0x2c
 80106f0:	af00      	add	r7, sp, #0
 80106f2:	60f8      	str	r0, [r7, #12]
 80106f4:	60b9      	str	r1, [r7, #8]
 80106f6:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 80106f8:	68fb      	ldr	r3, [r7, #12]
 80106fa:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 80106fc:	68bb      	ldr	r3, [r7, #8]
 80106fe:	0a1b      	lsrs	r3, r3, #8
 8010700:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010702:	697b      	ldr	r3, [r7, #20]
 8010704:	fa93 f3a3 	rbit	r3, r3
 8010708:	613b      	str	r3, [r7, #16]
  return result;
 801070a:	693b      	ldr	r3, [r7, #16]
 801070c:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 801070e:	69bb      	ldr	r3, [r7, #24]
 8010710:	2b00      	cmp	r3, #0
 8010712:	d101      	bne.n	8010718 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 8010714:	2320      	movs	r3, #32
 8010716:	e003      	b.n	8010720 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8010718:	69bb      	ldr	r3, [r7, #24]
 801071a:	fab3 f383 	clz	r3, r3
 801071e:	b2db      	uxtb	r3, r3
 8010720:	009b      	lsls	r3, r3, #2
 8010722:	210f      	movs	r1, #15
 8010724:	fa01 f303 	lsl.w	r3, r1, r3
 8010728:	43db      	mvns	r3, r3
 801072a:	401a      	ands	r2, r3
 801072c:	68bb      	ldr	r3, [r7, #8]
 801072e:	0a1b      	lsrs	r3, r3, #8
 8010730:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8010732:	6a3b      	ldr	r3, [r7, #32]
 8010734:	fa93 f3a3 	rbit	r3, r3
 8010738:	61fb      	str	r3, [r7, #28]
  return result;
 801073a:	69fb      	ldr	r3, [r7, #28]
 801073c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 801073e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8010740:	2b00      	cmp	r3, #0
 8010742:	d101      	bne.n	8010748 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 8010744:	2320      	movs	r3, #32
 8010746:	e003      	b.n	8010750 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8010748:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801074a:	fab3 f383 	clz	r3, r3
 801074e:	b2db      	uxtb	r3, r3
 8010750:	009b      	lsls	r3, r3, #2
 8010752:	6879      	ldr	r1, [r7, #4]
 8010754:	fa01 f303 	lsl.w	r3, r1, r3
 8010758:	431a      	orrs	r2, r3
 801075a:	68fb      	ldr	r3, [r7, #12]
 801075c:	625a      	str	r2, [r3, #36]	; 0x24
}
 801075e:	bf00      	nop
 8010760:	372c      	adds	r7, #44	; 0x2c
 8010762:	46bd      	mov	sp, r7
 8010764:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010768:	4770      	bx	lr

0801076a <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 801076a:	b580      	push	{r7, lr}
 801076c:	b088      	sub	sp, #32
 801076e:	af00      	add	r7, sp, #0
 8010770:	6078      	str	r0, [r7, #4]
 8010772:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 8010774:	683b      	ldr	r3, [r7, #0]
 8010776:	681b      	ldr	r3, [r3, #0]
 8010778:	613b      	str	r3, [r7, #16]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 801077a:	693b      	ldr	r3, [r7, #16]
 801077c:	fa93 f3a3 	rbit	r3, r3
 8010780:	60fb      	str	r3, [r7, #12]
  return result;
 8010782:	68fb      	ldr	r3, [r7, #12]
 8010784:	617b      	str	r3, [r7, #20]
  if (value == 0U)
 8010786:	697b      	ldr	r3, [r7, #20]
 8010788:	2b00      	cmp	r3, #0
 801078a:	d101      	bne.n	8010790 <LL_GPIO_Init+0x26>
    return 32U;
 801078c:	2320      	movs	r3, #32
 801078e:	e003      	b.n	8010798 <LL_GPIO_Init+0x2e>
  return __builtin_clz(value);
 8010790:	697b      	ldr	r3, [r7, #20]
 8010792:	fab3 f383 	clz	r3, r3
 8010796:	b2db      	uxtb	r3, r3
 8010798:	61fb      	str	r3, [r7, #28]

  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 801079a:	e048      	b.n	801082e <LL_GPIO_Init+0xc4>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001UL << pinpos);
 801079c:	683b      	ldr	r3, [r7, #0]
 801079e:	681a      	ldr	r2, [r3, #0]
 80107a0:	2101      	movs	r1, #1
 80107a2:	69fb      	ldr	r3, [r7, #28]
 80107a4:	fa01 f303 	lsl.w	r3, r1, r3
 80107a8:	4013      	ands	r3, r2
 80107aa:	61bb      	str	r3, [r7, #24]

    if (currentpin != 0x00u)
 80107ac:	69bb      	ldr	r3, [r7, #24]
 80107ae:	2b00      	cmp	r3, #0
 80107b0:	d03a      	beq.n	8010828 <LL_GPIO_Init+0xbe>
    {
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80107b2:	683b      	ldr	r3, [r7, #0]
 80107b4:	685b      	ldr	r3, [r3, #4]
 80107b6:	2b01      	cmp	r3, #1
 80107b8:	d003      	beq.n	80107c2 <LL_GPIO_Init+0x58>
 80107ba:	683b      	ldr	r3, [r7, #0]
 80107bc:	685b      	ldr	r3, [r3, #4]
 80107be:	2b02      	cmp	r3, #2
 80107c0:	d10e      	bne.n	80107e0 <LL_GPIO_Init+0x76>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));

        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 80107c2:	683b      	ldr	r3, [r7, #0]
 80107c4:	689b      	ldr	r3, [r3, #8]
 80107c6:	461a      	mov	r2, r3
 80107c8:	69b9      	ldr	r1, [r7, #24]
 80107ca:	6878      	ldr	r0, [r7, #4]
 80107cc:	f7ff fed7 	bl	801057e <LL_GPIO_SetPinSpeed>

        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));

        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, GPIO_InitStruct->Pin, GPIO_InitStruct->OutputType);
 80107d0:	683b      	ldr	r3, [r7, #0]
 80107d2:	6819      	ldr	r1, [r3, #0]
 80107d4:	683b      	ldr	r3, [r7, #0]
 80107d6:	68db      	ldr	r3, [r3, #12]
 80107d8:	461a      	mov	r2, r3
 80107da:	6878      	ldr	r0, [r7, #4]
 80107dc:	f7ff feb7 	bl	801054e <LL_GPIO_SetPinOutputType>
      }

      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 80107e0:	683b      	ldr	r3, [r7, #0]
 80107e2:	691b      	ldr	r3, [r3, #16]
 80107e4:	461a      	mov	r2, r3
 80107e6:	69b9      	ldr	r1, [r7, #24]
 80107e8:	6878      	ldr	r0, [r7, #4]
 80107ea:	f7ff ff05 	bl	80105f8 <LL_GPIO_SetPinPull>

      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 80107ee:	683b      	ldr	r3, [r7, #0]
 80107f0:	685b      	ldr	r3, [r3, #4]
 80107f2:	2b02      	cmp	r3, #2
 80107f4:	d111      	bne.n	801081a <LL_GPIO_Init+0xb0>
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));

        /* Speed mode configuration */
        if (currentpin < LL_GPIO_PIN_8)
 80107f6:	69bb      	ldr	r3, [r7, #24]
 80107f8:	2bff      	cmp	r3, #255	; 0xff
 80107fa:	d807      	bhi.n	801080c <LL_GPIO_Init+0xa2>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 80107fc:	683b      	ldr	r3, [r7, #0]
 80107fe:	695b      	ldr	r3, [r3, #20]
 8010800:	461a      	mov	r2, r3
 8010802:	69b9      	ldr	r1, [r7, #24]
 8010804:	6878      	ldr	r0, [r7, #4]
 8010806:	f7ff ff34 	bl	8010672 <LL_GPIO_SetAFPin_0_7>
 801080a:	e006      	b.n	801081a <LL_GPIO_Init+0xb0>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 801080c:	683b      	ldr	r3, [r7, #0]
 801080e:	695b      	ldr	r3, [r3, #20]
 8010810:	461a      	mov	r2, r3
 8010812:	69b9      	ldr	r1, [r7, #24]
 8010814:	6878      	ldr	r0, [r7, #4]
 8010816:	f7ff ff69 	bl	80106ec <LL_GPIO_SetAFPin_8_15>
        }
      }

      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 801081a:	683b      	ldr	r3, [r7, #0]
 801081c:	685b      	ldr	r3, [r3, #4]
 801081e:	461a      	mov	r2, r3
 8010820:	69b9      	ldr	r1, [r7, #24]
 8010822:	6878      	ldr	r0, [r7, #4]
 8010824:	f7ff fe56 	bl	80104d4 <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8010828:	69fb      	ldr	r3, [r7, #28]
 801082a:	3301      	adds	r3, #1
 801082c:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 801082e:	683b      	ldr	r3, [r7, #0]
 8010830:	681a      	ldr	r2, [r3, #0]
 8010832:	69fb      	ldr	r3, [r7, #28]
 8010834:	fa22 f303 	lsr.w	r3, r2, r3
 8010838:	2b00      	cmp	r3, #0
 801083a:	d1af      	bne.n	801079c <LL_GPIO_Init+0x32>
  }
  return (SUCCESS);
 801083c:	2300      	movs	r3, #0
}
 801083e:	4618      	mov	r0, r3
 8010840:	3720      	adds	r7, #32
 8010842:	46bd      	mov	sp, r7
 8010844:	bd80      	pop	{r7, pc}
	...

08010848 <LL_RCC_HSI_IsReady>:
{
 8010848:	b480      	push	{r7}
 801084a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 801084c:	4b07      	ldr	r3, [pc, #28]	; (801086c <LL_RCC_HSI_IsReady+0x24>)
 801084e:	681b      	ldr	r3, [r3, #0]
 8010850:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8010854:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8010858:	d101      	bne.n	801085e <LL_RCC_HSI_IsReady+0x16>
 801085a:	2301      	movs	r3, #1
 801085c:	e000      	b.n	8010860 <LL_RCC_HSI_IsReady+0x18>
 801085e:	2300      	movs	r3, #0
}
 8010860:	4618      	mov	r0, r3
 8010862:	46bd      	mov	sp, r7
 8010864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010868:	4770      	bx	lr
 801086a:	bf00      	nop
 801086c:	40021000 	.word	0x40021000

08010870 <LL_RCC_LSE_IsReady>:
{
 8010870:	b480      	push	{r7}
 8010872:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8010874:	4b07      	ldr	r3, [pc, #28]	; (8010894 <LL_RCC_LSE_IsReady+0x24>)
 8010876:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 801087a:	f003 0302 	and.w	r3, r3, #2
 801087e:	2b02      	cmp	r3, #2
 8010880:	d101      	bne.n	8010886 <LL_RCC_LSE_IsReady+0x16>
 8010882:	2301      	movs	r3, #1
 8010884:	e000      	b.n	8010888 <LL_RCC_LSE_IsReady+0x18>
 8010886:	2300      	movs	r3, #0
}
 8010888:	4618      	mov	r0, r3
 801088a:	46bd      	mov	sp, r7
 801088c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010890:	4770      	bx	lr
 8010892:	bf00      	nop
 8010894:	40021000 	.word	0x40021000

08010898 <LL_RCC_GetSysClkSource>:
{
 8010898:	b480      	push	{r7}
 801089a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 801089c:	4b04      	ldr	r3, [pc, #16]	; (80108b0 <LL_RCC_GetSysClkSource+0x18>)
 801089e:	689b      	ldr	r3, [r3, #8]
 80108a0:	f003 030c 	and.w	r3, r3, #12
}
 80108a4:	4618      	mov	r0, r3
 80108a6:	46bd      	mov	sp, r7
 80108a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108ac:	4770      	bx	lr
 80108ae:	bf00      	nop
 80108b0:	40021000 	.word	0x40021000

080108b4 <LL_RCC_GetAHBPrescaler>:
{
 80108b4:	b480      	push	{r7}
 80108b6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 80108b8:	4b04      	ldr	r3, [pc, #16]	; (80108cc <LL_RCC_GetAHBPrescaler+0x18>)
 80108ba:	689b      	ldr	r3, [r3, #8]
 80108bc:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80108c0:	4618      	mov	r0, r3
 80108c2:	46bd      	mov	sp, r7
 80108c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108c8:	4770      	bx	lr
 80108ca:	bf00      	nop
 80108cc:	40021000 	.word	0x40021000

080108d0 <LL_RCC_GetAPB1Prescaler>:
{
 80108d0:	b480      	push	{r7}
 80108d2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 80108d4:	4b04      	ldr	r3, [pc, #16]	; (80108e8 <LL_RCC_GetAPB1Prescaler+0x18>)
 80108d6:	689b      	ldr	r3, [r3, #8]
 80108d8:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 80108dc:	4618      	mov	r0, r3
 80108de:	46bd      	mov	sp, r7
 80108e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80108e4:	4770      	bx	lr
 80108e6:	bf00      	nop
 80108e8:	40021000 	.word	0x40021000

080108ec <LL_RCC_GetAPB2Prescaler>:
{
 80108ec:	b480      	push	{r7}
 80108ee:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 80108f0:	4b04      	ldr	r3, [pc, #16]	; (8010904 <LL_RCC_GetAPB2Prescaler+0x18>)
 80108f2:	689b      	ldr	r3, [r3, #8]
 80108f4:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 80108f8:	4618      	mov	r0, r3
 80108fa:	46bd      	mov	sp, r7
 80108fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010900:	4770      	bx	lr
 8010902:	bf00      	nop
 8010904:	40021000 	.word	0x40021000

08010908 <LL_RCC_GetUSARTClockSource>:
{
 8010908:	b480      	push	{r7}
 801090a:	b083      	sub	sp, #12
 801090c:	af00      	add	r7, sp, #0
 801090e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16U));
 8010910:	4b06      	ldr	r3, [pc, #24]	; (801092c <LL_RCC_GetUSARTClockSource+0x24>)
 8010912:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8010916:	687b      	ldr	r3, [r7, #4]
 8010918:	401a      	ands	r2, r3
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	041b      	lsls	r3, r3, #16
 801091e:	4313      	orrs	r3, r2
}
 8010920:	4618      	mov	r0, r3
 8010922:	370c      	adds	r7, #12
 8010924:	46bd      	mov	sp, r7
 8010926:	f85d 7b04 	ldr.w	r7, [sp], #4
 801092a:	4770      	bx	lr
 801092c:	40021000 	.word	0x40021000

08010930 <LL_RCC_GetUARTClockSource>:
{
 8010930:	b480      	push	{r7}
 8010932:	b083      	sub	sp, #12
 8010934:	af00      	add	r7, sp, #0
 8010936:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, UARTx) | (UARTx << 16U));
 8010938:	4b06      	ldr	r3, [pc, #24]	; (8010954 <LL_RCC_GetUARTClockSource+0x24>)
 801093a:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 801093e:	687b      	ldr	r3, [r7, #4]
 8010940:	401a      	ands	r2, r3
 8010942:	687b      	ldr	r3, [r7, #4]
 8010944:	041b      	lsls	r3, r3, #16
 8010946:	4313      	orrs	r3, r2
}
 8010948:	4618      	mov	r0, r3
 801094a:	370c      	adds	r7, #12
 801094c:	46bd      	mov	sp, r7
 801094e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010952:	4770      	bx	lr
 8010954:	40021000 	.word	0x40021000

08010958 <LL_RCC_PLL_GetMainSource>:
{
 8010958:	b480      	push	{r7}
 801095a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 801095c:	4b04      	ldr	r3, [pc, #16]	; (8010970 <LL_RCC_PLL_GetMainSource+0x18>)
 801095e:	68db      	ldr	r3, [r3, #12]
 8010960:	f003 0303 	and.w	r3, r3, #3
}
 8010964:	4618      	mov	r0, r3
 8010966:	46bd      	mov	sp, r7
 8010968:	f85d 7b04 	ldr.w	r7, [sp], #4
 801096c:	4770      	bx	lr
 801096e:	bf00      	nop
 8010970:	40021000 	.word	0x40021000

08010974 <LL_RCC_PLL_GetN>:
{
 8010974:	b480      	push	{r7}
 8010976:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8010978:	4b04      	ldr	r3, [pc, #16]	; (801098c <LL_RCC_PLL_GetN+0x18>)
 801097a:	68db      	ldr	r3, [r3, #12]
 801097c:	0a1b      	lsrs	r3, r3, #8
 801097e:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8010982:	4618      	mov	r0, r3
 8010984:	46bd      	mov	sp, r7
 8010986:	f85d 7b04 	ldr.w	r7, [sp], #4
 801098a:	4770      	bx	lr
 801098c:	40021000 	.word	0x40021000

08010990 <LL_RCC_PLL_GetR>:
{
 8010990:	b480      	push	{r7}
 8010992:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8010994:	4b04      	ldr	r3, [pc, #16]	; (80109a8 <LL_RCC_PLL_GetR+0x18>)
 8010996:	68db      	ldr	r3, [r3, #12]
 8010998:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
}
 801099c:	4618      	mov	r0, r3
 801099e:	46bd      	mov	sp, r7
 80109a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109a4:	4770      	bx	lr
 80109a6:	bf00      	nop
 80109a8:	40021000 	.word	0x40021000

080109ac <LL_RCC_PLL_GetDivider>:
{
 80109ac:	b480      	push	{r7}
 80109ae:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 80109b0:	4b04      	ldr	r3, [pc, #16]	; (80109c4 <LL_RCC_PLL_GetDivider+0x18>)
 80109b2:	68db      	ldr	r3, [r3, #12]
 80109b4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 80109b8:	4618      	mov	r0, r3
 80109ba:	46bd      	mov	sp, r7
 80109bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80109c0:	4770      	bx	lr
 80109c2:	bf00      	nop
 80109c4:	40021000 	.word	0x40021000

080109c8 <LL_RCC_GetUSARTClockFreq>:
  *
  * @retval USART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUSARTClockFreq(uint32_t USARTxSource)
{
 80109c8:	b580      	push	{r7, lr}
 80109ca:	b084      	sub	sp, #16
 80109cc:	af00      	add	r7, sp, #0
 80109ce:	6078      	str	r0, [r7, #4]
  uint32_t usart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 80109d0:	2300      	movs	r3, #0
 80109d2:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_USART_CLKSOURCE(USARTxSource));

  if (USARTxSource == LL_RCC_USART1_CLKSOURCE)
 80109d4:	687b      	ldr	r3, [r7, #4]
 80109d6:	2b03      	cmp	r3, #3
 80109d8:	d132      	bne.n	8010a40 <LL_RCC_GetUSARTClockFreq+0x78>
  {
    /* USART1CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 80109da:	6878      	ldr	r0, [r7, #4]
 80109dc:	f7ff ff94 	bl	8010908 <LL_RCC_GetUSARTClockSource>
 80109e0:	4603      	mov	r3, r0
 80109e2:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 80109e6:	d016      	beq.n	8010a16 <LL_RCC_GetUSARTClockFreq+0x4e>
 80109e8:	f1b3 1f03 	cmp.w	r3, #196611	; 0x30003
 80109ec:	d81c      	bhi.n	8010a28 <LL_RCC_GetUSARTClockFreq+0x60>
 80109ee:	4a52      	ldr	r2, [pc, #328]	; (8010b38 <LL_RCC_GetUSARTClockFreq+0x170>)
 80109f0:	4293      	cmp	r3, r2
 80109f2:	d003      	beq.n	80109fc <LL_RCC_GetUSARTClockFreq+0x34>
 80109f4:	4a51      	ldr	r2, [pc, #324]	; (8010b3c <LL_RCC_GetUSARTClockFreq+0x174>)
 80109f6:	4293      	cmp	r3, r2
 80109f8:	d004      	beq.n	8010a04 <LL_RCC_GetUSARTClockFreq+0x3c>
 80109fa:	e015      	b.n	8010a28 <LL_RCC_GetUSARTClockFreq+0x60>
    {
      case LL_RCC_USART1_CLKSOURCE_SYSCLK: /* USART1 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 80109fc:	f000 f934 	bl	8010c68 <RCC_GetSystemClockFreq>
 8010a00:	60f8      	str	r0, [r7, #12]
        break;
 8010a02:	e094      	b.n	8010b2e <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART1_CLKSOURCE_HSI:    /* USART1 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8010a04:	f7ff ff20 	bl	8010848 <LL_RCC_HSI_IsReady>
 8010a08:	4603      	mov	r3, r0
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	f000 8082 	beq.w	8010b14 <LL_RCC_GetUSARTClockFreq+0x14c>
        {
          usart_frequency = HSI_VALUE;
 8010a10:	4b4b      	ldr	r3, [pc, #300]	; (8010b40 <LL_RCC_GetUSARTClockFreq+0x178>)
 8010a12:	60fb      	str	r3, [r7, #12]
        }
        break;
 8010a14:	e07e      	b.n	8010b14 <LL_RCC_GetUSARTClockFreq+0x14c>

      case LL_RCC_USART1_CLKSOURCE_LSE:    /* USART1 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8010a16:	f7ff ff2b 	bl	8010870 <LL_RCC_LSE_IsReady>
 8010a1a:	4603      	mov	r3, r0
 8010a1c:	2b00      	cmp	r3, #0
 8010a1e:	d07b      	beq.n	8010b18 <LL_RCC_GetUSARTClockFreq+0x150>
        {
          usart_frequency = LSE_VALUE;
 8010a20:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010a24:	60fb      	str	r3, [r7, #12]
        }
        break;
 8010a26:	e077      	b.n	8010b18 <LL_RCC_GetUSARTClockFreq+0x150>

      case LL_RCC_USART1_CLKSOURCE_PCLK2:  /* USART1 Clock is PCLK2 */
      default:
        usart_frequency = RCC_GetPCLK2ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8010a28:	f000 f91e 	bl	8010c68 <RCC_GetSystemClockFreq>
 8010a2c:	4603      	mov	r3, r0
 8010a2e:	4618      	mov	r0, r3
 8010a30:	f000 f940 	bl	8010cb4 <RCC_GetHCLKClockFreq>
 8010a34:	4603      	mov	r3, r0
 8010a36:	4618      	mov	r0, r3
 8010a38:	f000 f96a 	bl	8010d10 <RCC_GetPCLK2ClockFreq>
 8010a3c:	60f8      	str	r0, [r7, #12]
        break;
 8010a3e:	e076      	b.n	8010b2e <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else if (USARTxSource == LL_RCC_USART2_CLKSOURCE)
 8010a40:	687b      	ldr	r3, [r7, #4]
 8010a42:	2b0c      	cmp	r3, #12
 8010a44:	d131      	bne.n	8010aaa <LL_RCC_GetUSARTClockFreq+0xe2>
  {
    /* USART2CLK clock frequency */
    switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8010a46:	6878      	ldr	r0, [r7, #4]
 8010a48:	f7ff ff5e 	bl	8010908 <LL_RCC_GetUSARTClockSource>
 8010a4c:	4603      	mov	r3, r0
 8010a4e:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8010a52:	d015      	beq.n	8010a80 <LL_RCC_GetUSARTClockFreq+0xb8>
 8010a54:	f1b3 1f0c 	cmp.w	r3, #786444	; 0xc000c
 8010a58:	d81b      	bhi.n	8010a92 <LL_RCC_GetUSARTClockFreq+0xca>
 8010a5a:	4a3a      	ldr	r2, [pc, #232]	; (8010b44 <LL_RCC_GetUSARTClockFreq+0x17c>)
 8010a5c:	4293      	cmp	r3, r2
 8010a5e:	d003      	beq.n	8010a68 <LL_RCC_GetUSARTClockFreq+0xa0>
 8010a60:	4a39      	ldr	r2, [pc, #228]	; (8010b48 <LL_RCC_GetUSARTClockFreq+0x180>)
 8010a62:	4293      	cmp	r3, r2
 8010a64:	d004      	beq.n	8010a70 <LL_RCC_GetUSARTClockFreq+0xa8>
 8010a66:	e014      	b.n	8010a92 <LL_RCC_GetUSARTClockFreq+0xca>
    {
      case LL_RCC_USART2_CLKSOURCE_SYSCLK: /* USART2 Clock is System Clock */
        usart_frequency = RCC_GetSystemClockFreq();
 8010a68:	f000 f8fe 	bl	8010c68 <RCC_GetSystemClockFreq>
 8010a6c:	60f8      	str	r0, [r7, #12]
        break;
 8010a6e:	e05e      	b.n	8010b2e <LL_RCC_GetUSARTClockFreq+0x166>

      case LL_RCC_USART2_CLKSOURCE_HSI:    /* USART2 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8010a70:	f7ff feea 	bl	8010848 <LL_RCC_HSI_IsReady>
 8010a74:	4603      	mov	r3, r0
 8010a76:	2b00      	cmp	r3, #0
 8010a78:	d050      	beq.n	8010b1c <LL_RCC_GetUSARTClockFreq+0x154>
        {
          usart_frequency = HSI_VALUE;
 8010a7a:	4b31      	ldr	r3, [pc, #196]	; (8010b40 <LL_RCC_GetUSARTClockFreq+0x178>)
 8010a7c:	60fb      	str	r3, [r7, #12]
        }
        break;
 8010a7e:	e04d      	b.n	8010b1c <LL_RCC_GetUSARTClockFreq+0x154>

      case LL_RCC_USART2_CLKSOURCE_LSE:    /* USART2 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8010a80:	f7ff fef6 	bl	8010870 <LL_RCC_LSE_IsReady>
 8010a84:	4603      	mov	r3, r0
 8010a86:	2b00      	cmp	r3, #0
 8010a88:	d04a      	beq.n	8010b20 <LL_RCC_GetUSARTClockFreq+0x158>
        {
          usart_frequency = LSE_VALUE;
 8010a8a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010a8e:	60fb      	str	r3, [r7, #12]
        }
        break;
 8010a90:	e046      	b.n	8010b20 <LL_RCC_GetUSARTClockFreq+0x158>

      case LL_RCC_USART2_CLKSOURCE_PCLK1:  /* USART2 Clock is PCLK1 */
      default:
        usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8010a92:	f000 f8e9 	bl	8010c68 <RCC_GetSystemClockFreq>
 8010a96:	4603      	mov	r3, r0
 8010a98:	4618      	mov	r0, r3
 8010a9a:	f000 f90b 	bl	8010cb4 <RCC_GetHCLKClockFreq>
 8010a9e:	4603      	mov	r3, r0
 8010aa0:	4618      	mov	r0, r3
 8010aa2:	f000 f91f 	bl	8010ce4 <RCC_GetPCLK1ClockFreq>
 8010aa6:	60f8      	str	r0, [r7, #12]
        break;
 8010aa8:	e041      	b.n	8010b2e <LL_RCC_GetUSARTClockFreq+0x166>
    }
  }
  else
  {
    if (USARTxSource == LL_RCC_USART3_CLKSOURCE)
 8010aaa:	687b      	ldr	r3, [r7, #4]
 8010aac:	2b30      	cmp	r3, #48	; 0x30
 8010aae:	d139      	bne.n	8010b24 <LL_RCC_GetUSARTClockFreq+0x15c>
    {
      /* USART3CLK clock frequency */
      switch (LL_RCC_GetUSARTClockSource(USARTxSource))
 8010ab0:	6878      	ldr	r0, [r7, #4]
 8010ab2:	f7ff ff29 	bl	8010908 <LL_RCC_GetUSARTClockSource>
 8010ab6:	4603      	mov	r3, r0
 8010ab8:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 8010abc:	d015      	beq.n	8010aea <LL_RCC_GetUSARTClockFreq+0x122>
 8010abe:	f1b3 1f30 	cmp.w	r3, #3145776	; 0x300030
 8010ac2:	d81b      	bhi.n	8010afc <LL_RCC_GetUSARTClockFreq+0x134>
 8010ac4:	4a21      	ldr	r2, [pc, #132]	; (8010b4c <LL_RCC_GetUSARTClockFreq+0x184>)
 8010ac6:	4293      	cmp	r3, r2
 8010ac8:	d003      	beq.n	8010ad2 <LL_RCC_GetUSARTClockFreq+0x10a>
 8010aca:	4a21      	ldr	r2, [pc, #132]	; (8010b50 <LL_RCC_GetUSARTClockFreq+0x188>)
 8010acc:	4293      	cmp	r3, r2
 8010ace:	d004      	beq.n	8010ada <LL_RCC_GetUSARTClockFreq+0x112>
 8010ad0:	e014      	b.n	8010afc <LL_RCC_GetUSARTClockFreq+0x134>
      {
        case LL_RCC_USART3_CLKSOURCE_SYSCLK: /* USART3 Clock is System Clock */
          usart_frequency = RCC_GetSystemClockFreq();
 8010ad2:	f000 f8c9 	bl	8010c68 <RCC_GetSystemClockFreq>
 8010ad6:	60f8      	str	r0, [r7, #12]
          break;
 8010ad8:	e029      	b.n	8010b2e <LL_RCC_GetUSARTClockFreq+0x166>

        case LL_RCC_USART3_CLKSOURCE_HSI:    /* USART3 Clock is HSI Osc. */
          if (LL_RCC_HSI_IsReady() != 0U)
 8010ada:	f7ff feb5 	bl	8010848 <LL_RCC_HSI_IsReady>
 8010ade:	4603      	mov	r3, r0
 8010ae0:	2b00      	cmp	r3, #0
 8010ae2:	d021      	beq.n	8010b28 <LL_RCC_GetUSARTClockFreq+0x160>
          {
            usart_frequency = HSI_VALUE;
 8010ae4:	4b16      	ldr	r3, [pc, #88]	; (8010b40 <LL_RCC_GetUSARTClockFreq+0x178>)
 8010ae6:	60fb      	str	r3, [r7, #12]
          }
          break;
 8010ae8:	e01e      	b.n	8010b28 <LL_RCC_GetUSARTClockFreq+0x160>

        case LL_RCC_USART3_CLKSOURCE_LSE:    /* USART3 Clock is LSE Osc. */
          if (LL_RCC_LSE_IsReady() != 0U)
 8010aea:	f7ff fec1 	bl	8010870 <LL_RCC_LSE_IsReady>
 8010aee:	4603      	mov	r3, r0
 8010af0:	2b00      	cmp	r3, #0
 8010af2:	d01b      	beq.n	8010b2c <LL_RCC_GetUSARTClockFreq+0x164>
          {
            usart_frequency = LSE_VALUE;
 8010af4:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010af8:	60fb      	str	r3, [r7, #12]
          }
          break;
 8010afa:	e017      	b.n	8010b2c <LL_RCC_GetUSARTClockFreq+0x164>

        case LL_RCC_USART3_CLKSOURCE_PCLK1:  /* USART3 Clock is PCLK1 */
        default:
          usart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8010afc:	f000 f8b4 	bl	8010c68 <RCC_GetSystemClockFreq>
 8010b00:	4603      	mov	r3, r0
 8010b02:	4618      	mov	r0, r3
 8010b04:	f000 f8d6 	bl	8010cb4 <RCC_GetHCLKClockFreq>
 8010b08:	4603      	mov	r3, r0
 8010b0a:	4618      	mov	r0, r3
 8010b0c:	f000 f8ea 	bl	8010ce4 <RCC_GetPCLK1ClockFreq>
 8010b10:	60f8      	str	r0, [r7, #12]
          break;
 8010b12:	e00c      	b.n	8010b2e <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8010b14:	bf00      	nop
 8010b16:	e00a      	b.n	8010b2e <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8010b18:	bf00      	nop
 8010b1a:	e008      	b.n	8010b2e <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8010b1c:	bf00      	nop
 8010b1e:	e006      	b.n	8010b2e <LL_RCC_GetUSARTClockFreq+0x166>
        break;
 8010b20:	bf00      	nop
 8010b22:	e004      	b.n	8010b2e <LL_RCC_GetUSARTClockFreq+0x166>
      }
    }
 8010b24:	bf00      	nop
 8010b26:	e002      	b.n	8010b2e <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 8010b28:	bf00      	nop
 8010b2a:	e000      	b.n	8010b2e <LL_RCC_GetUSARTClockFreq+0x166>
          break;
 8010b2c:	bf00      	nop
  }
  return usart_frequency;
 8010b2e:	68fb      	ldr	r3, [r7, #12]
}
 8010b30:	4618      	mov	r0, r3
 8010b32:	3710      	adds	r7, #16
 8010b34:	46bd      	mov	sp, r7
 8010b36:	bd80      	pop	{r7, pc}
 8010b38:	00030001 	.word	0x00030001
 8010b3c:	00030002 	.word	0x00030002
 8010b40:	00f42400 	.word	0x00f42400
 8010b44:	000c0004 	.word	0x000c0004
 8010b48:	000c0008 	.word	0x000c0008
 8010b4c:	00300010 	.word	0x00300010
 8010b50:	00300020 	.word	0x00300020

08010b54 <LL_RCC_GetUARTClockFreq>:
  *         (*) value not defined in all devices.
  * @retval UART clock frequency (in Hz)
  *         - @ref  LL_RCC_PERIPH_FREQUENCY_NO indicates that oscillator (HSI or LSE) is not ready
  */
uint32_t LL_RCC_GetUARTClockFreq(uint32_t UARTxSource)
{
 8010b54:	b580      	push	{r7, lr}
 8010b56:	b084      	sub	sp, #16
 8010b58:	af00      	add	r7, sp, #0
 8010b5a:	6078      	str	r0, [r7, #4]
  uint32_t uart_frequency = LL_RCC_PERIPH_FREQUENCY_NO;
 8010b5c:	2300      	movs	r3, #0
 8010b5e:	60fb      	str	r3, [r7, #12]

  /* Check parameter */
  assert_param(IS_LL_RCC_UART_CLKSOURCE(UARTxSource));

  if (UARTxSource == LL_RCC_UART4_CLKSOURCE)
 8010b60:	687b      	ldr	r3, [r7, #4]
 8010b62:	2bc0      	cmp	r3, #192	; 0xc0
 8010b64:	d131      	bne.n	8010bca <LL_RCC_GetUARTClockFreq+0x76>
  {
    /* UART4CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8010b66:	6878      	ldr	r0, [r7, #4]
 8010b68:	f7ff fee2 	bl	8010930 <LL_RCC_GetUARTClockSource>
 8010b6c:	4603      	mov	r3, r0
 8010b6e:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8010b72:	d015      	beq.n	8010ba0 <LL_RCC_GetUARTClockFreq+0x4c>
 8010b74:	f1b3 1fc0 	cmp.w	r3, #12583104	; 0xc000c0
 8010b78:	d81b      	bhi.n	8010bb2 <LL_RCC_GetUARTClockFreq+0x5e>
 8010b7a:	4a36      	ldr	r2, [pc, #216]	; (8010c54 <LL_RCC_GetUARTClockFreq+0x100>)
 8010b7c:	4293      	cmp	r3, r2
 8010b7e:	d003      	beq.n	8010b88 <LL_RCC_GetUARTClockFreq+0x34>
 8010b80:	4a35      	ldr	r2, [pc, #212]	; (8010c58 <LL_RCC_GetUARTClockFreq+0x104>)
 8010b82:	4293      	cmp	r3, r2
 8010b84:	d004      	beq.n	8010b90 <LL_RCC_GetUARTClockFreq+0x3c>
 8010b86:	e014      	b.n	8010bb2 <LL_RCC_GetUARTClockFreq+0x5e>
    {
      case LL_RCC_UART4_CLKSOURCE_SYSCLK: /* UART4 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8010b88:	f000 f86e 	bl	8010c68 <RCC_GetSystemClockFreq>
 8010b8c:	60f8      	str	r0, [r7, #12]
        break;
 8010b8e:	e021      	b.n	8010bd4 <LL_RCC_GetUARTClockFreq+0x80>

      case LL_RCC_UART4_CLKSOURCE_HSI:    /* UART4 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8010b90:	f7ff fe5a 	bl	8010848 <LL_RCC_HSI_IsReady>
 8010b94:	4603      	mov	r3, r0
 8010b96:	2b00      	cmp	r3, #0
 8010b98:	d019      	beq.n	8010bce <LL_RCC_GetUARTClockFreq+0x7a>
        {
          uart_frequency = HSI_VALUE;
 8010b9a:	4b30      	ldr	r3, [pc, #192]	; (8010c5c <LL_RCC_GetUARTClockFreq+0x108>)
 8010b9c:	60fb      	str	r3, [r7, #12]
        }
        break;
 8010b9e:	e016      	b.n	8010bce <LL_RCC_GetUARTClockFreq+0x7a>

      case LL_RCC_UART4_CLKSOURCE_LSE:    /* UART4 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8010ba0:	f7ff fe66 	bl	8010870 <LL_RCC_LSE_IsReady>
 8010ba4:	4603      	mov	r3, r0
 8010ba6:	2b00      	cmp	r3, #0
 8010ba8:	d013      	beq.n	8010bd2 <LL_RCC_GetUARTClockFreq+0x7e>
        {
          uart_frequency = LSE_VALUE;
 8010baa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010bae:	60fb      	str	r3, [r7, #12]
        }
        break;
 8010bb0:	e00f      	b.n	8010bd2 <LL_RCC_GetUARTClockFreq+0x7e>

      case LL_RCC_UART4_CLKSOURCE_PCLK1:  /* UART4 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8010bb2:	f000 f859 	bl	8010c68 <RCC_GetSystemClockFreq>
 8010bb6:	4603      	mov	r3, r0
 8010bb8:	4618      	mov	r0, r3
 8010bba:	f000 f87b 	bl	8010cb4 <RCC_GetHCLKClockFreq>
 8010bbe:	4603      	mov	r3, r0
 8010bc0:	4618      	mov	r0, r3
 8010bc2:	f000 f88f 	bl	8010ce4 <RCC_GetPCLK1ClockFreq>
 8010bc6:	60f8      	str	r0, [r7, #12]
        break;
 8010bc8:	e004      	b.n	8010bd4 <LL_RCC_GetUARTClockFreq+0x80>
    }
  }
 8010bca:	bf00      	nop
 8010bcc:	e002      	b.n	8010bd4 <LL_RCC_GetUARTClockFreq+0x80>
        break;
 8010bce:	bf00      	nop
 8010bd0:	e000      	b.n	8010bd4 <LL_RCC_GetUARTClockFreq+0x80>
        break;
 8010bd2:	bf00      	nop

#if defined(RCC_CCIPR_UART5SEL)
  if (UARTxSource == LL_RCC_UART5_CLKSOURCE)
 8010bd4:	687b      	ldr	r3, [r7, #4]
 8010bd6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8010bda:	d131      	bne.n	8010c40 <LL_RCC_GetUARTClockFreq+0xec>
  {
    /* UART5CLK clock frequency */
    switch (LL_RCC_GetUARTClockSource(UARTxSource))
 8010bdc:	6878      	ldr	r0, [r7, #4]
 8010bde:	f7ff fea7 	bl	8010930 <LL_RCC_GetUARTClockSource>
 8010be2:	4603      	mov	r3, r0
 8010be4:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 8010be8:	d015      	beq.n	8010c16 <LL_RCC_GetUARTClockFreq+0xc2>
 8010bea:	f1b3 2f03 	cmp.w	r3, #50332416	; 0x3000300
 8010bee:	d81b      	bhi.n	8010c28 <LL_RCC_GetUARTClockFreq+0xd4>
 8010bf0:	4a1b      	ldr	r2, [pc, #108]	; (8010c60 <LL_RCC_GetUARTClockFreq+0x10c>)
 8010bf2:	4293      	cmp	r3, r2
 8010bf4:	d003      	beq.n	8010bfe <LL_RCC_GetUARTClockFreq+0xaa>
 8010bf6:	4a1b      	ldr	r2, [pc, #108]	; (8010c64 <LL_RCC_GetUARTClockFreq+0x110>)
 8010bf8:	4293      	cmp	r3, r2
 8010bfa:	d004      	beq.n	8010c06 <LL_RCC_GetUARTClockFreq+0xb2>
 8010bfc:	e014      	b.n	8010c28 <LL_RCC_GetUARTClockFreq+0xd4>
    {
      case LL_RCC_UART5_CLKSOURCE_SYSCLK: /* UART5 Clock is System Clock */
        uart_frequency = RCC_GetSystemClockFreq();
 8010bfe:	f000 f833 	bl	8010c68 <RCC_GetSystemClockFreq>
 8010c02:	60f8      	str	r0, [r7, #12]
        break;
 8010c04:	e021      	b.n	8010c4a <LL_RCC_GetUARTClockFreq+0xf6>

      case LL_RCC_UART5_CLKSOURCE_HSI:    /* UART5 Clock is HSI Osc. */
        if (LL_RCC_HSI_IsReady() != 0U)
 8010c06:	f7ff fe1f 	bl	8010848 <LL_RCC_HSI_IsReady>
 8010c0a:	4603      	mov	r3, r0
 8010c0c:	2b00      	cmp	r3, #0
 8010c0e:	d019      	beq.n	8010c44 <LL_RCC_GetUARTClockFreq+0xf0>
        {
          uart_frequency = HSI_VALUE;
 8010c10:	4b12      	ldr	r3, [pc, #72]	; (8010c5c <LL_RCC_GetUARTClockFreq+0x108>)
 8010c12:	60fb      	str	r3, [r7, #12]
        }
        break;
 8010c14:	e016      	b.n	8010c44 <LL_RCC_GetUARTClockFreq+0xf0>

      case LL_RCC_UART5_CLKSOURCE_LSE:    /* UART5 Clock is LSE Osc. */
        if (LL_RCC_LSE_IsReady() != 0U)
 8010c16:	f7ff fe2b 	bl	8010870 <LL_RCC_LSE_IsReady>
 8010c1a:	4603      	mov	r3, r0
 8010c1c:	2b00      	cmp	r3, #0
 8010c1e:	d013      	beq.n	8010c48 <LL_RCC_GetUARTClockFreq+0xf4>
        {
          uart_frequency = LSE_VALUE;
 8010c20:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8010c24:	60fb      	str	r3, [r7, #12]
        }
        break;
 8010c26:	e00f      	b.n	8010c48 <LL_RCC_GetUARTClockFreq+0xf4>

      case LL_RCC_UART5_CLKSOURCE_PCLK1:  /* UART5 Clock is PCLK1 */
      default:
        uart_frequency = RCC_GetPCLK1ClockFreq(RCC_GetHCLKClockFreq(RCC_GetSystemClockFreq()));
 8010c28:	f000 f81e 	bl	8010c68 <RCC_GetSystemClockFreq>
 8010c2c:	4603      	mov	r3, r0
 8010c2e:	4618      	mov	r0, r3
 8010c30:	f000 f840 	bl	8010cb4 <RCC_GetHCLKClockFreq>
 8010c34:	4603      	mov	r3, r0
 8010c36:	4618      	mov	r0, r3
 8010c38:	f000 f854 	bl	8010ce4 <RCC_GetPCLK1ClockFreq>
 8010c3c:	60f8      	str	r0, [r7, #12]
        break;
 8010c3e:	e004      	b.n	8010c4a <LL_RCC_GetUARTClockFreq+0xf6>
    }
  }
 8010c40:	bf00      	nop
 8010c42:	e002      	b.n	8010c4a <LL_RCC_GetUARTClockFreq+0xf6>
        break;
 8010c44:	bf00      	nop
 8010c46:	e000      	b.n	8010c4a <LL_RCC_GetUARTClockFreq+0xf6>
        break;
 8010c48:	bf00      	nop
#endif /* RCC_CCIPR_UART5SEL */

  return uart_frequency;
 8010c4a:	68fb      	ldr	r3, [r7, #12]
}
 8010c4c:	4618      	mov	r0, r3
 8010c4e:	3710      	adds	r7, #16
 8010c50:	46bd      	mov	sp, r7
 8010c52:	bd80      	pop	{r7, pc}
 8010c54:	00c00040 	.word	0x00c00040
 8010c58:	00c00080 	.word	0x00c00080
 8010c5c:	00f42400 	.word	0x00f42400
 8010c60:	03000100 	.word	0x03000100
 8010c64:	03000200 	.word	0x03000200

08010c68 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8010c68:	b580      	push	{r7, lr}
 8010c6a:	b082      	sub	sp, #8
 8010c6c:	af00      	add	r7, sp, #0
  uint32_t frequency;

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8010c6e:	f7ff fe13 	bl	8010898 <LL_RCC_GetSysClkSource>
 8010c72:	4603      	mov	r3, r0
 8010c74:	2b0c      	cmp	r3, #12
 8010c76:	d00c      	beq.n	8010c92 <RCC_GetSystemClockFreq+0x2a>
 8010c78:	2b0c      	cmp	r3, #12
 8010c7a:	d80e      	bhi.n	8010c9a <RCC_GetSystemClockFreq+0x32>
 8010c7c:	2b04      	cmp	r3, #4
 8010c7e:	d002      	beq.n	8010c86 <RCC_GetSystemClockFreq+0x1e>
 8010c80:	2b08      	cmp	r3, #8
 8010c82:	d003      	beq.n	8010c8c <RCC_GetSystemClockFreq+0x24>
 8010c84:	e009      	b.n	8010c9a <RCC_GetSystemClockFreq+0x32>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8010c86:	4b09      	ldr	r3, [pc, #36]	; (8010cac <RCC_GetSystemClockFreq+0x44>)
 8010c88:	607b      	str	r3, [r7, #4]
      break;
 8010c8a:	e009      	b.n	8010ca0 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8010c8c:	4b08      	ldr	r3, [pc, #32]	; (8010cb0 <RCC_GetSystemClockFreq+0x48>)
 8010c8e:	607b      	str	r3, [r7, #4]
      break;
 8010c90:	e006      	b.n	8010ca0 <RCC_GetSystemClockFreq+0x38>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS();
 8010c92:	f000 f853 	bl	8010d3c <RCC_PLL_GetFreqDomain_SYS>
 8010c96:	6078      	str	r0, [r7, #4]
      break;
 8010c98:	e002      	b.n	8010ca0 <RCC_GetSystemClockFreq+0x38>

    default:
      frequency = HSI_VALUE;
 8010c9a:	4b04      	ldr	r3, [pc, #16]	; (8010cac <RCC_GetSystemClockFreq+0x44>)
 8010c9c:	607b      	str	r3, [r7, #4]
      break;
 8010c9e:	bf00      	nop
  }

  return frequency;
 8010ca0:	687b      	ldr	r3, [r7, #4]
}
 8010ca2:	4618      	mov	r0, r3
 8010ca4:	3708      	adds	r7, #8
 8010ca6:	46bd      	mov	sp, r7
 8010ca8:	bd80      	pop	{r7, pc}
 8010caa:	bf00      	nop
 8010cac:	00f42400 	.word	0x00f42400
 8010cb0:	007a1200 	.word	0x007a1200

08010cb4 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8010cb4:	b580      	push	{r7, lr}
 8010cb6:	b082      	sub	sp, #8
 8010cb8:	af00      	add	r7, sp, #0
 8010cba:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8010cbc:	f7ff fdfa 	bl	80108b4 <LL_RCC_GetAHBPrescaler>
 8010cc0:	4603      	mov	r3, r0
 8010cc2:	091b      	lsrs	r3, r3, #4
 8010cc4:	f003 030f 	and.w	r3, r3, #15
 8010cc8:	4a05      	ldr	r2, [pc, #20]	; (8010ce0 <RCC_GetHCLKClockFreq+0x2c>)
 8010cca:	5cd3      	ldrb	r3, [r2, r3]
 8010ccc:	f003 031f 	and.w	r3, r3, #31
 8010cd0:	687a      	ldr	r2, [r7, #4]
 8010cd2:	fa22 f303 	lsr.w	r3, r2, r3
}
 8010cd6:	4618      	mov	r0, r3
 8010cd8:	3708      	adds	r7, #8
 8010cda:	46bd      	mov	sp, r7
 8010cdc:	bd80      	pop	{r7, pc}
 8010cde:	bf00      	nop
 8010ce0:	08017f94 	.word	0x08017f94

08010ce4 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8010ce4:	b580      	push	{r7, lr}
 8010ce6:	b082      	sub	sp, #8
 8010ce8:	af00      	add	r7, sp, #0
 8010cea:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8010cec:	f7ff fdf0 	bl	80108d0 <LL_RCC_GetAPB1Prescaler>
 8010cf0:	4603      	mov	r3, r0
 8010cf2:	0a1b      	lsrs	r3, r3, #8
 8010cf4:	4a05      	ldr	r2, [pc, #20]	; (8010d0c <RCC_GetPCLK1ClockFreq+0x28>)
 8010cf6:	5cd3      	ldrb	r3, [r2, r3]
 8010cf8:	f003 031f 	and.w	r3, r3, #31
 8010cfc:	687a      	ldr	r2, [r7, #4]
 8010cfe:	fa22 f303 	lsr.w	r3, r2, r3
}
 8010d02:	4618      	mov	r0, r3
 8010d04:	3708      	adds	r7, #8
 8010d06:	46bd      	mov	sp, r7
 8010d08:	bd80      	pop	{r7, pc}
 8010d0a:	bf00      	nop
 8010d0c:	08017fa4 	.word	0x08017fa4

08010d10 <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8010d10:	b580      	push	{r7, lr}
 8010d12:	b082      	sub	sp, #8
 8010d14:	af00      	add	r7, sp, #0
 8010d16:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8010d18:	f7ff fde8 	bl	80108ec <LL_RCC_GetAPB2Prescaler>
 8010d1c:	4603      	mov	r3, r0
 8010d1e:	0adb      	lsrs	r3, r3, #11
 8010d20:	4a05      	ldr	r2, [pc, #20]	; (8010d38 <RCC_GetPCLK2ClockFreq+0x28>)
 8010d22:	5cd3      	ldrb	r3, [r2, r3]
 8010d24:	f003 031f 	and.w	r3, r3, #31
 8010d28:	687a      	ldr	r2, [r7, #4]
 8010d2a:	fa22 f303 	lsr.w	r3, r2, r3
}
 8010d2e:	4618      	mov	r0, r3
 8010d30:	3708      	adds	r7, #8
 8010d32:	46bd      	mov	sp, r7
 8010d34:	bd80      	pop	{r7, pc}
 8010d36:	bf00      	nop
 8010d38:	08017fa4 	.word	0x08017fa4

08010d3c <RCC_PLL_GetFreqDomain_SYS>:
/**
  * @brief  Return PLL clock frequency used for system domain
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(void)
{
 8010d3c:	b590      	push	{r4, r7, lr}
 8010d3e:	b083      	sub	sp, #12
 8010d40:	af00      	add	r7, sp, #0
  uint32_t pllinputfreq, pllsource;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8010d42:	f7ff fe09 	bl	8010958 <LL_RCC_PLL_GetMainSource>
 8010d46:	6038      	str	r0, [r7, #0]

  switch (pllsource)
 8010d48:	683b      	ldr	r3, [r7, #0]
 8010d4a:	2b02      	cmp	r3, #2
 8010d4c:	d003      	beq.n	8010d56 <RCC_PLL_GetFreqDomain_SYS+0x1a>
 8010d4e:	683b      	ldr	r3, [r7, #0]
 8010d50:	2b03      	cmp	r3, #3
 8010d52:	d003      	beq.n	8010d5c <RCC_PLL_GetFreqDomain_SYS+0x20>
 8010d54:	e005      	b.n	8010d62 <RCC_PLL_GetFreqDomain_SYS+0x26>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8010d56:	4b11      	ldr	r3, [pc, #68]	; (8010d9c <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8010d58:	607b      	str	r3, [r7, #4]
      break;
 8010d5a:	e005      	b.n	8010d68 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8010d5c:	4b10      	ldr	r3, [pc, #64]	; (8010da0 <RCC_PLL_GetFreqDomain_SYS+0x64>)
 8010d5e:	607b      	str	r3, [r7, #4]
      break;
 8010d60:	e002      	b.n	8010d68 <RCC_PLL_GetFreqDomain_SYS+0x2c>

    default:
      pllinputfreq = HSI_VALUE;
 8010d62:	4b0e      	ldr	r3, [pc, #56]	; (8010d9c <RCC_PLL_GetFreqDomain_SYS+0x60>)
 8010d64:	607b      	str	r3, [r7, #4]
      break;
 8010d66:	bf00      	nop
  }
  return __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8010d68:	f7ff fe04 	bl	8010974 <LL_RCC_PLL_GetN>
 8010d6c:	4602      	mov	r2, r0
 8010d6e:	687b      	ldr	r3, [r7, #4]
 8010d70:	fb03 f402 	mul.w	r4, r3, r2
 8010d74:	f7ff fe1a 	bl	80109ac <LL_RCC_PLL_GetDivider>
 8010d78:	4603      	mov	r3, r0
 8010d7a:	091b      	lsrs	r3, r3, #4
 8010d7c:	3301      	adds	r3, #1
 8010d7e:	fbb4 f4f3 	udiv	r4, r4, r3
 8010d82:	f7ff fe05 	bl	8010990 <LL_RCC_PLL_GetR>
 8010d86:	4603      	mov	r3, r0
 8010d88:	0e5b      	lsrs	r3, r3, #25
 8010d8a:	3301      	adds	r3, #1
 8010d8c:	005b      	lsls	r3, r3, #1
 8010d8e:	fbb4 f3f3 	udiv	r3, r4, r3
                                   LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
}
 8010d92:	4618      	mov	r0, r3
 8010d94:	370c      	adds	r7, #12
 8010d96:	46bd      	mov	sp, r7
 8010d98:	bd90      	pop	{r4, r7, pc}
 8010d9a:	bf00      	nop
 8010d9c:	00f42400 	.word	0x00f42400
 8010da0:	007a1200 	.word	0x007a1200

08010da4 <LL_SPI_IsEnabled>:
{
 8010da4:	b480      	push	{r7}
 8010da6:	b083      	sub	sp, #12
 8010da8:	af00      	add	r7, sp, #0
 8010daa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8010dac:	687b      	ldr	r3, [r7, #4]
 8010dae:	681b      	ldr	r3, [r3, #0]
 8010db0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8010db4:	2b40      	cmp	r3, #64	; 0x40
 8010db6:	d101      	bne.n	8010dbc <LL_SPI_IsEnabled+0x18>
 8010db8:	2301      	movs	r3, #1
 8010dba:	e000      	b.n	8010dbe <LL_SPI_IsEnabled+0x1a>
 8010dbc:	2300      	movs	r3, #0
}
 8010dbe:	4618      	mov	r0, r3
 8010dc0:	370c      	adds	r7, #12
 8010dc2:	46bd      	mov	sp, r7
 8010dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010dc8:	4770      	bx	lr

08010dca <LL_SPI_SetCRCPolynomial>:
{
 8010dca:	b480      	push	{r7}
 8010dcc:	b083      	sub	sp, #12
 8010dce:	af00      	add	r7, sp, #0
 8010dd0:	6078      	str	r0, [r7, #4]
 8010dd2:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8010dd4:	683b      	ldr	r3, [r7, #0]
 8010dd6:	b29b      	uxth	r3, r3
 8010dd8:	461a      	mov	r2, r3
 8010dda:	687b      	ldr	r3, [r7, #4]
 8010ddc:	611a      	str	r2, [r3, #16]
}
 8010dde:	bf00      	nop
 8010de0:	370c      	adds	r7, #12
 8010de2:	46bd      	mov	sp, r7
 8010de4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010de8:	4770      	bx	lr

08010dea <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8010dea:	b580      	push	{r7, lr}
 8010dec:	b084      	sub	sp, #16
 8010dee:	af00      	add	r7, sp, #0
 8010df0:	6078      	str	r0, [r7, #4]
 8010df2:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8010df4:	2301      	movs	r3, #1
 8010df6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8010df8:	6878      	ldr	r0, [r7, #4]
 8010dfa:	f7ff ffd3 	bl	8010da4 <LL_SPI_IsEnabled>
 8010dfe:	4603      	mov	r3, r0
 8010e00:	2b00      	cmp	r3, #0
 8010e02:	d13b      	bne.n	8010e7c <LL_SPI_Init+0x92>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8010e04:	687b      	ldr	r3, [r7, #4]
 8010e06:	681b      	ldr	r3, [r3, #0]
 8010e08:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8010e0c:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8010e10:	683a      	ldr	r2, [r7, #0]
 8010e12:	6811      	ldr	r1, [r2, #0]
 8010e14:	683a      	ldr	r2, [r7, #0]
 8010e16:	6852      	ldr	r2, [r2, #4]
 8010e18:	4311      	orrs	r1, r2
 8010e1a:	683a      	ldr	r2, [r7, #0]
 8010e1c:	68d2      	ldr	r2, [r2, #12]
 8010e1e:	4311      	orrs	r1, r2
 8010e20:	683a      	ldr	r2, [r7, #0]
 8010e22:	6912      	ldr	r2, [r2, #16]
 8010e24:	4311      	orrs	r1, r2
 8010e26:	683a      	ldr	r2, [r7, #0]
 8010e28:	6952      	ldr	r2, [r2, #20]
 8010e2a:	4311      	orrs	r1, r2
 8010e2c:	683a      	ldr	r2, [r7, #0]
 8010e2e:	6992      	ldr	r2, [r2, #24]
 8010e30:	4311      	orrs	r1, r2
 8010e32:	683a      	ldr	r2, [r7, #0]
 8010e34:	69d2      	ldr	r2, [r2, #28]
 8010e36:	4311      	orrs	r1, r2
 8010e38:	683a      	ldr	r2, [r7, #0]
 8010e3a:	6a12      	ldr	r2, [r2, #32]
 8010e3c:	430a      	orrs	r2, r1
 8010e3e:	431a      	orrs	r2, r3
 8010e40:	687b      	ldr	r3, [r7, #4]
 8010e42:	601a      	str	r2, [r3, #0]
    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - DataWidth:          DS[3:0] bits
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2,
 8010e44:	687b      	ldr	r3, [r7, #4]
 8010e46:	685b      	ldr	r3, [r3, #4]
 8010e48:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 8010e4c:	f023 0304 	bic.w	r3, r3, #4
 8010e50:	683a      	ldr	r2, [r7, #0]
 8010e52:	6891      	ldr	r1, [r2, #8]
 8010e54:	683a      	ldr	r2, [r7, #0]
 8010e56:	6952      	ldr	r2, [r2, #20]
 8010e58:	0c12      	lsrs	r2, r2, #16
 8010e5a:	430a      	orrs	r2, r1
 8010e5c:	431a      	orrs	r2, r3
 8010e5e:	687b      	ldr	r3, [r7, #4]
 8010e60:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8010e62:	683b      	ldr	r3, [r7, #0]
 8010e64:	6a1b      	ldr	r3, [r3, #32]
 8010e66:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8010e6a:	d105      	bne.n	8010e78 <LL_SPI_Init+0x8e>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8010e6c:	683b      	ldr	r3, [r7, #0]
 8010e6e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8010e70:	4619      	mov	r1, r3
 8010e72:	6878      	ldr	r0, [r7, #4]
 8010e74:	f7ff ffa9 	bl	8010dca <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8010e78:	2300      	movs	r3, #0
 8010e7a:	73fb      	strb	r3, [r7, #15]
  }

#if defined (SPI_I2S_SUPPORT)
  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8010e7c:	687b      	ldr	r3, [r7, #4]
 8010e7e:	69db      	ldr	r3, [r3, #28]
 8010e80:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8010e84:	687b      	ldr	r3, [r7, #4]
 8010e86:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2S_SUPPORT */
  return status;
 8010e88:	7bfb      	ldrb	r3, [r7, #15]
}
 8010e8a:	4618      	mov	r0, r3
 8010e8c:	3710      	adds	r7, #16
 8010e8e:	46bd      	mov	sp, r7
 8010e90:	bd80      	pop	{r7, pc}

08010e92 <LL_TIM_SetPrescaler>:
{
 8010e92:	b480      	push	{r7}
 8010e94:	b083      	sub	sp, #12
 8010e96:	af00      	add	r7, sp, #0
 8010e98:	6078      	str	r0, [r7, #4]
 8010e9a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8010e9c:	687b      	ldr	r3, [r7, #4]
 8010e9e:	683a      	ldr	r2, [r7, #0]
 8010ea0:	629a      	str	r2, [r3, #40]	; 0x28
}
 8010ea2:	bf00      	nop
 8010ea4:	370c      	adds	r7, #12
 8010ea6:	46bd      	mov	sp, r7
 8010ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010eac:	4770      	bx	lr

08010eae <LL_TIM_SetAutoReload>:
{
 8010eae:	b480      	push	{r7}
 8010eb0:	b083      	sub	sp, #12
 8010eb2:	af00      	add	r7, sp, #0
 8010eb4:	6078      	str	r0, [r7, #4]
 8010eb6:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8010eb8:	687b      	ldr	r3, [r7, #4]
 8010eba:	683a      	ldr	r2, [r7, #0]
 8010ebc:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8010ebe:	bf00      	nop
 8010ec0:	370c      	adds	r7, #12
 8010ec2:	46bd      	mov	sp, r7
 8010ec4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ec8:	4770      	bx	lr

08010eca <LL_TIM_SetRepetitionCounter>:
{
 8010eca:	b480      	push	{r7}
 8010ecc:	b083      	sub	sp, #12
 8010ece:	af00      	add	r7, sp, #0
 8010ed0:	6078      	str	r0, [r7, #4]
 8010ed2:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8010ed4:	687b      	ldr	r3, [r7, #4]
 8010ed6:	683a      	ldr	r2, [r7, #0]
 8010ed8:	631a      	str	r2, [r3, #48]	; 0x30
}
 8010eda:	bf00      	nop
 8010edc:	370c      	adds	r7, #12
 8010ede:	46bd      	mov	sp, r7
 8010ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010ee4:	4770      	bx	lr

08010ee6 <LL_TIM_OC_SetCompareCH1>:
{
 8010ee6:	b480      	push	{r7}
 8010ee8:	b083      	sub	sp, #12
 8010eea:	af00      	add	r7, sp, #0
 8010eec:	6078      	str	r0, [r7, #4]
 8010eee:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR1, CompareValue);
 8010ef0:	687b      	ldr	r3, [r7, #4]
 8010ef2:	683a      	ldr	r2, [r7, #0]
 8010ef4:	635a      	str	r2, [r3, #52]	; 0x34
}
 8010ef6:	bf00      	nop
 8010ef8:	370c      	adds	r7, #12
 8010efa:	46bd      	mov	sp, r7
 8010efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f00:	4770      	bx	lr

08010f02 <LL_TIM_OC_SetCompareCH2>:
{
 8010f02:	b480      	push	{r7}
 8010f04:	b083      	sub	sp, #12
 8010f06:	af00      	add	r7, sp, #0
 8010f08:	6078      	str	r0, [r7, #4]
 8010f0a:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR2, CompareValue);
 8010f0c:	687b      	ldr	r3, [r7, #4]
 8010f0e:	683a      	ldr	r2, [r7, #0]
 8010f10:	639a      	str	r2, [r3, #56]	; 0x38
}
 8010f12:	bf00      	nop
 8010f14:	370c      	adds	r7, #12
 8010f16:	46bd      	mov	sp, r7
 8010f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f1c:	4770      	bx	lr

08010f1e <LL_TIM_OC_SetCompareCH3>:
{
 8010f1e:	b480      	push	{r7}
 8010f20:	b083      	sub	sp, #12
 8010f22:	af00      	add	r7, sp, #0
 8010f24:	6078      	str	r0, [r7, #4]
 8010f26:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR3, CompareValue);
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	683a      	ldr	r2, [r7, #0]
 8010f2c:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8010f2e:	bf00      	nop
 8010f30:	370c      	adds	r7, #12
 8010f32:	46bd      	mov	sp, r7
 8010f34:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f38:	4770      	bx	lr

08010f3a <LL_TIM_OC_SetCompareCH4>:
{
 8010f3a:	b480      	push	{r7}
 8010f3c:	b083      	sub	sp, #12
 8010f3e:	af00      	add	r7, sp, #0
 8010f40:	6078      	str	r0, [r7, #4]
 8010f42:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR4, CompareValue);
 8010f44:	687b      	ldr	r3, [r7, #4]
 8010f46:	683a      	ldr	r2, [r7, #0]
 8010f48:	641a      	str	r2, [r3, #64]	; 0x40
}
 8010f4a:	bf00      	nop
 8010f4c:	370c      	adds	r7, #12
 8010f4e:	46bd      	mov	sp, r7
 8010f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f54:	4770      	bx	lr

08010f56 <LL_TIM_OC_SetCompareCH5>:
{
 8010f56:	b480      	push	{r7}
 8010f58:	b083      	sub	sp, #12
 8010f5a:	af00      	add	r7, sp, #0
 8010f5c:	6078      	str	r0, [r7, #4]
 8010f5e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CCR5, TIM_CCR5_CCR5, CompareValue);
 8010f60:	687b      	ldr	r3, [r7, #4]
 8010f62:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8010f64:	687b      	ldr	r3, [r7, #4]
 8010f66:	683a      	ldr	r2, [r7, #0]
 8010f68:	649a      	str	r2, [r3, #72]	; 0x48
}
 8010f6a:	bf00      	nop
 8010f6c:	370c      	adds	r7, #12
 8010f6e:	46bd      	mov	sp, r7
 8010f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f74:	4770      	bx	lr

08010f76 <LL_TIM_OC_SetCompareCH6>:
{
 8010f76:	b480      	push	{r7}
 8010f78:	b083      	sub	sp, #12
 8010f7a:	af00      	add	r7, sp, #0
 8010f7c:	6078      	str	r0, [r7, #4]
 8010f7e:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->CCR6, CompareValue);
 8010f80:	687b      	ldr	r3, [r7, #4]
 8010f82:	683a      	ldr	r2, [r7, #0]
 8010f84:	64da      	str	r2, [r3, #76]	; 0x4c
}
 8010f86:	bf00      	nop
 8010f88:	370c      	adds	r7, #12
 8010f8a:	46bd      	mov	sp, r7
 8010f8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010f90:	4770      	bx	lr

08010f92 <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8010f92:	b480      	push	{r7}
 8010f94:	b083      	sub	sp, #12
 8010f96:	af00      	add	r7, sp, #0
 8010f98:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8010f9a:	687b      	ldr	r3, [r7, #4]
 8010f9c:	695b      	ldr	r3, [r3, #20]
 8010f9e:	f043 0201 	orr.w	r2, r3, #1
 8010fa2:	687b      	ldr	r3, [r7, #4]
 8010fa4:	615a      	str	r2, [r3, #20]
}
 8010fa6:	bf00      	nop
 8010fa8:	370c      	adds	r7, #12
 8010faa:	46bd      	mov	sp, r7
 8010fac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010fb0:	4770      	bx	lr
	...

08010fb4 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8010fb4:	b580      	push	{r7, lr}
 8010fb6:	b084      	sub	sp, #16
 8010fb8:	af00      	add	r7, sp, #0
 8010fba:	6078      	str	r0, [r7, #4]
 8010fbc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8010fbe:	687b      	ldr	r3, [r7, #4]
 8010fc0:	681b      	ldr	r3, [r3, #0]
 8010fc2:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8010fc4:	687b      	ldr	r3, [r7, #4]
 8010fc6:	4a43      	ldr	r2, [pc, #268]	; (80110d4 <LL_TIM_Init+0x120>)
 8010fc8:	4293      	cmp	r3, r2
 8010fca:	d017      	beq.n	8010ffc <LL_TIM_Init+0x48>
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8010fd2:	d013      	beq.n	8010ffc <LL_TIM_Init+0x48>
 8010fd4:	687b      	ldr	r3, [r7, #4]
 8010fd6:	4a40      	ldr	r2, [pc, #256]	; (80110d8 <LL_TIM_Init+0x124>)
 8010fd8:	4293      	cmp	r3, r2
 8010fda:	d00f      	beq.n	8010ffc <LL_TIM_Init+0x48>
 8010fdc:	687b      	ldr	r3, [r7, #4]
 8010fde:	4a3f      	ldr	r2, [pc, #252]	; (80110dc <LL_TIM_Init+0x128>)
 8010fe0:	4293      	cmp	r3, r2
 8010fe2:	d00b      	beq.n	8010ffc <LL_TIM_Init+0x48>
 8010fe4:	687b      	ldr	r3, [r7, #4]
 8010fe6:	4a3e      	ldr	r2, [pc, #248]	; (80110e0 <LL_TIM_Init+0x12c>)
 8010fe8:	4293      	cmp	r3, r2
 8010fea:	d007      	beq.n	8010ffc <LL_TIM_Init+0x48>
 8010fec:	687b      	ldr	r3, [r7, #4]
 8010fee:	4a3d      	ldr	r2, [pc, #244]	; (80110e4 <LL_TIM_Init+0x130>)
 8010ff0:	4293      	cmp	r3, r2
 8010ff2:	d003      	beq.n	8010ffc <LL_TIM_Init+0x48>
 8010ff4:	687b      	ldr	r3, [r7, #4]
 8010ff6:	4a3c      	ldr	r2, [pc, #240]	; (80110e8 <LL_TIM_Init+0x134>)
 8010ff8:	4293      	cmp	r3, r2
 8010ffa:	d106      	bne.n	801100a <LL_TIM_Init+0x56>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8010ffc:	68fb      	ldr	r3, [r7, #12]
 8010ffe:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8011002:	683b      	ldr	r3, [r7, #0]
 8011004:	685b      	ldr	r3, [r3, #4]
 8011006:	4313      	orrs	r3, r2
 8011008:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 801100a:	687b      	ldr	r3, [r7, #4]
 801100c:	4a31      	ldr	r2, [pc, #196]	; (80110d4 <LL_TIM_Init+0x120>)
 801100e:	4293      	cmp	r3, r2
 8011010:	d023      	beq.n	801105a <LL_TIM_Init+0xa6>
 8011012:	687b      	ldr	r3, [r7, #4]
 8011014:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8011018:	d01f      	beq.n	801105a <LL_TIM_Init+0xa6>
 801101a:	687b      	ldr	r3, [r7, #4]
 801101c:	4a2e      	ldr	r2, [pc, #184]	; (80110d8 <LL_TIM_Init+0x124>)
 801101e:	4293      	cmp	r3, r2
 8011020:	d01b      	beq.n	801105a <LL_TIM_Init+0xa6>
 8011022:	687b      	ldr	r3, [r7, #4]
 8011024:	4a2d      	ldr	r2, [pc, #180]	; (80110dc <LL_TIM_Init+0x128>)
 8011026:	4293      	cmp	r3, r2
 8011028:	d017      	beq.n	801105a <LL_TIM_Init+0xa6>
 801102a:	687b      	ldr	r3, [r7, #4]
 801102c:	4a2c      	ldr	r2, [pc, #176]	; (80110e0 <LL_TIM_Init+0x12c>)
 801102e:	4293      	cmp	r3, r2
 8011030:	d013      	beq.n	801105a <LL_TIM_Init+0xa6>
 8011032:	687b      	ldr	r3, [r7, #4]
 8011034:	4a2b      	ldr	r2, [pc, #172]	; (80110e4 <LL_TIM_Init+0x130>)
 8011036:	4293      	cmp	r3, r2
 8011038:	d00f      	beq.n	801105a <LL_TIM_Init+0xa6>
 801103a:	687b      	ldr	r3, [r7, #4]
 801103c:	4a2b      	ldr	r2, [pc, #172]	; (80110ec <LL_TIM_Init+0x138>)
 801103e:	4293      	cmp	r3, r2
 8011040:	d00b      	beq.n	801105a <LL_TIM_Init+0xa6>
 8011042:	687b      	ldr	r3, [r7, #4]
 8011044:	4a2a      	ldr	r2, [pc, #168]	; (80110f0 <LL_TIM_Init+0x13c>)
 8011046:	4293      	cmp	r3, r2
 8011048:	d007      	beq.n	801105a <LL_TIM_Init+0xa6>
 801104a:	687b      	ldr	r3, [r7, #4]
 801104c:	4a29      	ldr	r2, [pc, #164]	; (80110f4 <LL_TIM_Init+0x140>)
 801104e:	4293      	cmp	r3, r2
 8011050:	d003      	beq.n	801105a <LL_TIM_Init+0xa6>
 8011052:	687b      	ldr	r3, [r7, #4]
 8011054:	4a24      	ldr	r2, [pc, #144]	; (80110e8 <LL_TIM_Init+0x134>)
 8011056:	4293      	cmp	r3, r2
 8011058:	d106      	bne.n	8011068 <LL_TIM_Init+0xb4>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 801105a:	68fb      	ldr	r3, [r7, #12]
 801105c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8011060:	683b      	ldr	r3, [r7, #0]
 8011062:	68db      	ldr	r3, [r3, #12]
 8011064:	4313      	orrs	r3, r2
 8011066:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8011068:	687b      	ldr	r3, [r7, #4]
 801106a:	68fa      	ldr	r2, [r7, #12]
 801106c:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 801106e:	683b      	ldr	r3, [r7, #0]
 8011070:	689b      	ldr	r3, [r3, #8]
 8011072:	4619      	mov	r1, r3
 8011074:	6878      	ldr	r0, [r7, #4]
 8011076:	f7ff ff1a 	bl	8010eae <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 801107a:	683b      	ldr	r3, [r7, #0]
 801107c:	881b      	ldrh	r3, [r3, #0]
 801107e:	4619      	mov	r1, r3
 8011080:	6878      	ldr	r0, [r7, #4]
 8011082:	f7ff ff06 	bl	8010e92 <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8011086:	687b      	ldr	r3, [r7, #4]
 8011088:	4a12      	ldr	r2, [pc, #72]	; (80110d4 <LL_TIM_Init+0x120>)
 801108a:	4293      	cmp	r3, r2
 801108c:	d013      	beq.n	80110b6 <LL_TIM_Init+0x102>
 801108e:	687b      	ldr	r3, [r7, #4]
 8011090:	4a14      	ldr	r2, [pc, #80]	; (80110e4 <LL_TIM_Init+0x130>)
 8011092:	4293      	cmp	r3, r2
 8011094:	d00f      	beq.n	80110b6 <LL_TIM_Init+0x102>
 8011096:	687b      	ldr	r3, [r7, #4]
 8011098:	4a14      	ldr	r2, [pc, #80]	; (80110ec <LL_TIM_Init+0x138>)
 801109a:	4293      	cmp	r3, r2
 801109c:	d00b      	beq.n	80110b6 <LL_TIM_Init+0x102>
 801109e:	687b      	ldr	r3, [r7, #4]
 80110a0:	4a13      	ldr	r2, [pc, #76]	; (80110f0 <LL_TIM_Init+0x13c>)
 80110a2:	4293      	cmp	r3, r2
 80110a4:	d007      	beq.n	80110b6 <LL_TIM_Init+0x102>
 80110a6:	687b      	ldr	r3, [r7, #4]
 80110a8:	4a12      	ldr	r2, [pc, #72]	; (80110f4 <LL_TIM_Init+0x140>)
 80110aa:	4293      	cmp	r3, r2
 80110ac:	d003      	beq.n	80110b6 <LL_TIM_Init+0x102>
 80110ae:	687b      	ldr	r3, [r7, #4]
 80110b0:	4a0d      	ldr	r2, [pc, #52]	; (80110e8 <LL_TIM_Init+0x134>)
 80110b2:	4293      	cmp	r3, r2
 80110b4:	d105      	bne.n	80110c2 <LL_TIM_Init+0x10e>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 80110b6:	683b      	ldr	r3, [r7, #0]
 80110b8:	691b      	ldr	r3, [r3, #16]
 80110ba:	4619      	mov	r1, r3
 80110bc:	6878      	ldr	r0, [r7, #4]
 80110be:	f7ff ff04 	bl	8010eca <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 80110c2:	6878      	ldr	r0, [r7, #4]
 80110c4:	f7ff ff65 	bl	8010f92 <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 80110c8:	2300      	movs	r3, #0
}
 80110ca:	4618      	mov	r0, r3
 80110cc:	3710      	adds	r7, #16
 80110ce:	46bd      	mov	sp, r7
 80110d0:	bd80      	pop	{r7, pc}
 80110d2:	bf00      	nop
 80110d4:	40012c00 	.word	0x40012c00
 80110d8:	40000400 	.word	0x40000400
 80110dc:	40000800 	.word	0x40000800
 80110e0:	40000c00 	.word	0x40000c00
 80110e4:	40013400 	.word	0x40013400
 80110e8:	40015000 	.word	0x40015000
 80110ec:	40014000 	.word	0x40014000
 80110f0:	40014400 	.word	0x40014400
 80110f4:	40014800 	.word	0x40014800

080110f8 <LL_TIM_OC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx output channel is initialized
  *          - ERROR: TIMx output channel is not initialized
  */
ErrorStatus LL_TIM_OC_Init(TIM_TypeDef *TIMx, uint32_t Channel, LL_TIM_OC_InitTypeDef *TIM_OC_InitStruct)
{
 80110f8:	b580      	push	{r7, lr}
 80110fa:	b086      	sub	sp, #24
 80110fc:	af00      	add	r7, sp, #0
 80110fe:	60f8      	str	r0, [r7, #12]
 8011100:	60b9      	str	r1, [r7, #8]
 8011102:	607a      	str	r2, [r7, #4]
  ErrorStatus result = ERROR;
 8011104:	2301      	movs	r3, #1
 8011106:	75fb      	strb	r3, [r7, #23]

  switch (Channel)
 8011108:	68bb      	ldr	r3, [r7, #8]
 801110a:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 801110e:	d045      	beq.n	801119c <LL_TIM_OC_Init+0xa4>
 8011110:	68bb      	ldr	r3, [r7, #8]
 8011112:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8011116:	d848      	bhi.n	80111aa <LL_TIM_OC_Init+0xb2>
 8011118:	68bb      	ldr	r3, [r7, #8]
 801111a:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 801111e:	d036      	beq.n	801118e <LL_TIM_OC_Init+0x96>
 8011120:	68bb      	ldr	r3, [r7, #8]
 8011122:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8011126:	d840      	bhi.n	80111aa <LL_TIM_OC_Init+0xb2>
 8011128:	68bb      	ldr	r3, [r7, #8]
 801112a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 801112e:	d027      	beq.n	8011180 <LL_TIM_OC_Init+0x88>
 8011130:	68bb      	ldr	r3, [r7, #8]
 8011132:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8011136:	d838      	bhi.n	80111aa <LL_TIM_OC_Init+0xb2>
 8011138:	68bb      	ldr	r3, [r7, #8]
 801113a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801113e:	d018      	beq.n	8011172 <LL_TIM_OC_Init+0x7a>
 8011140:	68bb      	ldr	r3, [r7, #8]
 8011142:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8011146:	d830      	bhi.n	80111aa <LL_TIM_OC_Init+0xb2>
 8011148:	68bb      	ldr	r3, [r7, #8]
 801114a:	2b01      	cmp	r3, #1
 801114c:	d003      	beq.n	8011156 <LL_TIM_OC_Init+0x5e>
 801114e:	68bb      	ldr	r3, [r7, #8]
 8011150:	2b10      	cmp	r3, #16
 8011152:	d007      	beq.n	8011164 <LL_TIM_OC_Init+0x6c>
      break;
    case LL_TIM_CHANNEL_CH6:
      result = OC6Config(TIMx, TIM_OC_InitStruct);
      break;
    default:
      break;
 8011154:	e029      	b.n	80111aa <LL_TIM_OC_Init+0xb2>
      result = OC1Config(TIMx, TIM_OC_InitStruct);
 8011156:	6879      	ldr	r1, [r7, #4]
 8011158:	68f8      	ldr	r0, [r7, #12]
 801115a:	f000 f8bf 	bl	80112dc <OC1Config>
 801115e:	4603      	mov	r3, r0
 8011160:	75fb      	strb	r3, [r7, #23]
      break;
 8011162:	e023      	b.n	80111ac <LL_TIM_OC_Init+0xb4>
      result = OC2Config(TIMx, TIM_OC_InitStruct);
 8011164:	6879      	ldr	r1, [r7, #4]
 8011166:	68f8      	ldr	r0, [r7, #12]
 8011168:	f000 f93e 	bl	80113e8 <OC2Config>
 801116c:	4603      	mov	r3, r0
 801116e:	75fb      	strb	r3, [r7, #23]
      break;
 8011170:	e01c      	b.n	80111ac <LL_TIM_OC_Init+0xb4>
      result = OC3Config(TIMx, TIM_OC_InitStruct);
 8011172:	6879      	ldr	r1, [r7, #4]
 8011174:	68f8      	ldr	r0, [r7, #12]
 8011176:	f000 f9c1 	bl	80114fc <OC3Config>
 801117a:	4603      	mov	r3, r0
 801117c:	75fb      	strb	r3, [r7, #23]
      break;
 801117e:	e015      	b.n	80111ac <LL_TIM_OC_Init+0xb4>
      result = OC4Config(TIMx, TIM_OC_InitStruct);
 8011180:	6879      	ldr	r1, [r7, #4]
 8011182:	68f8      	ldr	r0, [r7, #12]
 8011184:	f000 fa44 	bl	8011610 <OC4Config>
 8011188:	4603      	mov	r3, r0
 801118a:	75fb      	strb	r3, [r7, #23]
      break;
 801118c:	e00e      	b.n	80111ac <LL_TIM_OC_Init+0xb4>
      result = OC5Config(TIMx, TIM_OC_InitStruct);
 801118e:	6879      	ldr	r1, [r7, #4]
 8011190:	68f8      	ldr	r0, [r7, #12]
 8011192:	f000 fac7 	bl	8011724 <OC5Config>
 8011196:	4603      	mov	r3, r0
 8011198:	75fb      	strb	r3, [r7, #23]
      break;
 801119a:	e007      	b.n	80111ac <LL_TIM_OC_Init+0xb4>
      result = OC6Config(TIMx, TIM_OC_InitStruct);
 801119c:	6879      	ldr	r1, [r7, #4]
 801119e:	68f8      	ldr	r0, [r7, #12]
 80111a0:	f000 fb2a 	bl	80117f8 <OC6Config>
 80111a4:	4603      	mov	r3, r0
 80111a6:	75fb      	strb	r3, [r7, #23]
      break;
 80111a8:	e000      	b.n	80111ac <LL_TIM_OC_Init+0xb4>
      break;
 80111aa:	bf00      	nop
  }

  return result;
 80111ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80111ae:	4618      	mov	r0, r3
 80111b0:	3718      	adds	r7, #24
 80111b2:	46bd      	mov	sp, r7
 80111b4:	bd80      	pop	{r7, pc}
	...

080111b8 <LL_TIM_BDTR_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: Break and Dead Time is initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_BDTR_Init(TIM_TypeDef *TIMx, LL_TIM_BDTR_InitTypeDef *TIM_BDTRInitStruct)
{
 80111b8:	b480      	push	{r7}
 80111ba:	b085      	sub	sp, #20
 80111bc:	af00      	add	r7, sp, #0
 80111be:	6078      	str	r0, [r7, #4]
 80111c0:	6039      	str	r1, [r7, #0]
  uint32_t tmpbdtr = 0;
 80111c2:	2300      	movs	r3, #0
 80111c4:	60fb      	str	r3, [r7, #12]

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
  the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, TIM_BDTRInitStruct->DeadTime);
 80111c6:	68fb      	ldr	r3, [r7, #12]
 80111c8:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80111cc:	683a      	ldr	r2, [r7, #0]
 80111ce:	7b12      	ldrb	r2, [r2, #12]
 80111d0:	4313      	orrs	r3, r2
 80111d2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, TIM_BDTRInitStruct->LockLevel);
 80111d4:	68fb      	ldr	r3, [r7, #12]
 80111d6:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 80111da:	683b      	ldr	r3, [r7, #0]
 80111dc:	689b      	ldr	r3, [r3, #8]
 80111de:	4313      	orrs	r3, r2
 80111e0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, TIM_BDTRInitStruct->OSSIState);
 80111e2:	68fb      	ldr	r3, [r7, #12]
 80111e4:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80111e8:	683b      	ldr	r3, [r7, #0]
 80111ea:	685b      	ldr	r3, [r3, #4]
 80111ec:	4313      	orrs	r3, r2
 80111ee:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, TIM_BDTRInitStruct->OSSRState);
 80111f0:	68fb      	ldr	r3, [r7, #12]
 80111f2:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80111f6:	683b      	ldr	r3, [r7, #0]
 80111f8:	681b      	ldr	r3, [r3, #0]
 80111fa:	4313      	orrs	r3, r2
 80111fc:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, TIM_BDTRInitStruct->BreakState);
 80111fe:	68fb      	ldr	r3, [r7, #12]
 8011200:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8011204:	683a      	ldr	r2, [r7, #0]
 8011206:	89d2      	ldrh	r2, [r2, #14]
 8011208:	4313      	orrs	r3, r2
 801120a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, TIM_BDTRInitStruct->BreakPolarity);
 801120c:	68fb      	ldr	r3, [r7, #12]
 801120e:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 8011212:	683b      	ldr	r3, [r7, #0]
 8011214:	691b      	ldr	r3, [r3, #16]
 8011216:	4313      	orrs	r3, r2
 8011218:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, TIM_BDTRInitStruct->AutomaticOutput);
 801121a:	68fb      	ldr	r3, [r7, #12]
 801121c:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 8011220:	683b      	ldr	r3, [r7, #0]
 8011222:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011224:	4313      	orrs	r3, r2
 8011226:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_MOE, TIM_BDTRInitStruct->AutomaticOutput);
 8011228:	68fb      	ldr	r3, [r7, #12]
 801122a:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 801122e:	683b      	ldr	r3, [r7, #0]
 8011230:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011232:	4313      	orrs	r3, r2
 8011234:	60fb      	str	r3, [r7, #12]
  if (IS_TIM_ADVANCED_INSTANCE(TIMx))
 8011236:	687b      	ldr	r3, [r7, #4]
 8011238:	4a25      	ldr	r2, [pc, #148]	; (80112d0 <LL_TIM_BDTR_Init+0x118>)
 801123a:	4293      	cmp	r3, r2
 801123c:	d007      	beq.n	801124e <LL_TIM_BDTR_Init+0x96>
 801123e:	687b      	ldr	r3, [r7, #4]
 8011240:	4a24      	ldr	r2, [pc, #144]	; (80112d4 <LL_TIM_BDTR_Init+0x11c>)
 8011242:	4293      	cmp	r3, r2
 8011244:	d003      	beq.n	801124e <LL_TIM_BDTR_Init+0x96>
 8011246:	687b      	ldr	r3, [r7, #4]
 8011248:	4a23      	ldr	r2, [pc, #140]	; (80112d8 <LL_TIM_BDTR_Init+0x120>)
 801124a:	4293      	cmp	r3, r2
 801124c:	d10d      	bne.n	801126a <LL_TIM_BDTR_Init+0xb2>
  {
    assert_param(IS_LL_TIM_BREAK_FILTER(TIM_BDTRInitStruct->BreakFilter));
    assert_param(IS_LL_TIM_BREAK_AFMODE(TIM_BDTRInitStruct->BreakAFMode));
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, TIM_BDTRInitStruct->BreakFilter);
 801124e:	68fb      	ldr	r3, [r7, #12]
 8011250:	f423 2270 	bic.w	r2, r3, #983040	; 0xf0000
 8011254:	683b      	ldr	r3, [r7, #0]
 8011256:	695b      	ldr	r3, [r3, #20]
 8011258:	4313      	orrs	r3, r2
 801125a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, TIM_BDTRInitStruct->BreakAFMode);
 801125c:	68fb      	ldr	r3, [r7, #12]
 801125e:	f023 5280 	bic.w	r2, r3, #268435456	; 0x10000000
 8011262:	683b      	ldr	r3, [r7, #0]
 8011264:	699b      	ldr	r3, [r3, #24]
 8011266:	4313      	orrs	r3, r2
 8011268:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_BKIN2_INSTANCE(TIMx))
 801126a:	687b      	ldr	r3, [r7, #4]
 801126c:	4a18      	ldr	r2, [pc, #96]	; (80112d0 <LL_TIM_BDTR_Init+0x118>)
 801126e:	4293      	cmp	r3, r2
 8011270:	d007      	beq.n	8011282 <LL_TIM_BDTR_Init+0xca>
 8011272:	687b      	ldr	r3, [r7, #4]
 8011274:	4a17      	ldr	r2, [pc, #92]	; (80112d4 <LL_TIM_BDTR_Init+0x11c>)
 8011276:	4293      	cmp	r3, r2
 8011278:	d003      	beq.n	8011282 <LL_TIM_BDTR_Init+0xca>
 801127a:	687b      	ldr	r3, [r7, #4]
 801127c:	4a16      	ldr	r2, [pc, #88]	; (80112d8 <LL_TIM_BDTR_Init+0x120>)
 801127e:	4293      	cmp	r3, r2
 8011280:	d11b      	bne.n	80112ba <LL_TIM_BDTR_Init+0x102>
    assert_param(IS_LL_TIM_BREAK2_POLARITY(TIM_BDTRInitStruct->Break2Polarity));
    assert_param(IS_LL_TIM_BREAK2_FILTER(TIM_BDTRInitStruct->Break2Filter));
    assert_param(IS_LL_TIM_BREAK2_AFMODE(TIM_BDTRInitStruct->Break2AFMode));

    /* Set the BREAK2 input related BDTR bit-fields */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (TIM_BDTRInitStruct->Break2Filter));
 8011282:	68fb      	ldr	r3, [r7, #12]
 8011284:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 8011288:	683b      	ldr	r3, [r7, #0]
 801128a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 801128c:	4313      	orrs	r3, r2
 801128e:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, TIM_BDTRInitStruct->Break2State);
 8011290:	68fb      	ldr	r3, [r7, #12]
 8011292:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8011296:	683b      	ldr	r3, [r7, #0]
 8011298:	69db      	ldr	r3, [r3, #28]
 801129a:	4313      	orrs	r3, r2
 801129c:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, TIM_BDTRInitStruct->Break2Polarity);
 801129e:	68fb      	ldr	r3, [r7, #12]
 80112a0:	f023 7200 	bic.w	r2, r3, #33554432	; 0x2000000
 80112a4:	683b      	ldr	r3, [r7, #0]
 80112a6:	6a1b      	ldr	r3, [r3, #32]
 80112a8:	4313      	orrs	r3, r2
 80112aa:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, TIM_BDTRInitStruct->Break2AFMode);
 80112ac:	68fb      	ldr	r3, [r7, #12]
 80112ae:	f023 5200 	bic.w	r2, r3, #536870912	; 0x20000000
 80112b2:	683b      	ldr	r3, [r7, #0]
 80112b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80112b6:	4313      	orrs	r3, r2
 80112b8:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  LL_TIM_WriteReg(TIMx, BDTR, tmpbdtr);
 80112ba:	687b      	ldr	r3, [r7, #4]
 80112bc:	68fa      	ldr	r2, [r7, #12]
 80112be:	645a      	str	r2, [r3, #68]	; 0x44

  return SUCCESS;
 80112c0:	2300      	movs	r3, #0
}
 80112c2:	4618      	mov	r0, r3
 80112c4:	3714      	adds	r7, #20
 80112c6:	46bd      	mov	sp, r7
 80112c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80112cc:	4770      	bx	lr
 80112ce:	bf00      	nop
 80112d0:	40012c00 	.word	0x40012c00
 80112d4:	40013400 	.word	0x40013400
 80112d8:	40015000 	.word	0x40015000

080112dc <OC1Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC1Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80112dc:	b580      	push	{r7, lr}
 80112de:	b086      	sub	sp, #24
 80112e0:	af00      	add	r7, sp, #0
 80112e2:	6078      	str	r0, [r7, #4]
 80112e4:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 1: Reset the CC1E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC1E);
 80112e6:	687b      	ldr	r3, [r7, #4]
 80112e8:	6a1b      	ldr	r3, [r3, #32]
 80112ea:	f023 0201 	bic.w	r2, r3, #1
 80112ee:	687b      	ldr	r3, [r7, #4]
 80112f0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 80112f2:	687b      	ldr	r3, [r7, #4]
 80112f4:	6a1b      	ldr	r3, [r3, #32]
 80112f6:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 80112f8:	687b      	ldr	r3, [r7, #4]
 80112fa:	685b      	ldr	r3, [r3, #4]
 80112fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 80112fe:	687b      	ldr	r3, [r7, #4]
 8011300:	699b      	ldr	r3, [r3, #24]
 8011302:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC1S);
 8011304:	68fb      	ldr	r3, [r7, #12]
 8011306:	f023 0303 	bic.w	r3, r3, #3
 801130a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC1M, TIM_OCInitStruct->OCMode);
 801130c:	68fb      	ldr	r3, [r7, #12]
 801130e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011312:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011316:	683a      	ldr	r2, [r7, #0]
 8011318:	6812      	ldr	r2, [r2, #0]
 801131a:	4313      	orrs	r3, r2
 801131c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC1P, TIM_OCInitStruct->OCPolarity);
 801131e:	697b      	ldr	r3, [r7, #20]
 8011320:	f023 0202 	bic.w	r2, r3, #2
 8011324:	683b      	ldr	r3, [r7, #0]
 8011326:	691b      	ldr	r3, [r3, #16]
 8011328:	4313      	orrs	r3, r2
 801132a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC1E, TIM_OCInitStruct->OCState);
 801132c:	697b      	ldr	r3, [r7, #20]
 801132e:	f023 0201 	bic.w	r2, r3, #1
 8011332:	683b      	ldr	r3, [r7, #0]
 8011334:	685b      	ldr	r3, [r3, #4]
 8011336:	4313      	orrs	r3, r2
 8011338:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801133a:	687b      	ldr	r3, [r7, #4]
 801133c:	4a24      	ldr	r2, [pc, #144]	; (80113d0 <OC1Config+0xf4>)
 801133e:	4293      	cmp	r3, r2
 8011340:	d013      	beq.n	801136a <OC1Config+0x8e>
 8011342:	687b      	ldr	r3, [r7, #4]
 8011344:	4a23      	ldr	r2, [pc, #140]	; (80113d4 <OC1Config+0xf8>)
 8011346:	4293      	cmp	r3, r2
 8011348:	d00f      	beq.n	801136a <OC1Config+0x8e>
 801134a:	687b      	ldr	r3, [r7, #4]
 801134c:	4a22      	ldr	r2, [pc, #136]	; (80113d8 <OC1Config+0xfc>)
 801134e:	4293      	cmp	r3, r2
 8011350:	d00b      	beq.n	801136a <OC1Config+0x8e>
 8011352:	687b      	ldr	r3, [r7, #4]
 8011354:	4a21      	ldr	r2, [pc, #132]	; (80113dc <OC1Config+0x100>)
 8011356:	4293      	cmp	r3, r2
 8011358:	d007      	beq.n	801136a <OC1Config+0x8e>
 801135a:	687b      	ldr	r3, [r7, #4]
 801135c:	4a20      	ldr	r2, [pc, #128]	; (80113e0 <OC1Config+0x104>)
 801135e:	4293      	cmp	r3, r2
 8011360:	d003      	beq.n	801136a <OC1Config+0x8e>
 8011362:	687b      	ldr	r3, [r7, #4]
 8011364:	4a1f      	ldr	r2, [pc, #124]	; (80113e4 <OC1Config+0x108>)
 8011366:	4293      	cmp	r3, r2
 8011368:	d11e      	bne.n	80113a8 <OC1Config+0xcc>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NP, TIM_OCInitStruct->OCNPolarity << 2U);
 801136a:	697b      	ldr	r3, [r7, #20]
 801136c:	f023 0208 	bic.w	r2, r3, #8
 8011370:	683b      	ldr	r3, [r7, #0]
 8011372:	695b      	ldr	r3, [r3, #20]
 8011374:	009b      	lsls	r3, r3, #2
 8011376:	4313      	orrs	r3, r2
 8011378:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC1NE, TIM_OCInitStruct->OCNState << 2U);
 801137a:	697b      	ldr	r3, [r7, #20]
 801137c:	f023 0204 	bic.w	r2, r3, #4
 8011380:	683b      	ldr	r3, [r7, #0]
 8011382:	689b      	ldr	r3, [r3, #8]
 8011384:	009b      	lsls	r3, r3, #2
 8011386:	4313      	orrs	r3, r2
 8011388:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1, TIM_OCInitStruct->OCIdleState);
 801138a:	693b      	ldr	r3, [r7, #16]
 801138c:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8011390:	683b      	ldr	r3, [r7, #0]
 8011392:	699b      	ldr	r3, [r3, #24]
 8011394:	4313      	orrs	r3, r2
 8011396:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS1N, TIM_OCInitStruct->OCNIdleState << 1U);
 8011398:	693b      	ldr	r3, [r7, #16]
 801139a:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 801139e:	683b      	ldr	r3, [r7, #0]
 80113a0:	69db      	ldr	r3, [r3, #28]
 80113a2:	005b      	lsls	r3, r3, #1
 80113a4:	4313      	orrs	r3, r2
 80113a6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80113a8:	687b      	ldr	r3, [r7, #4]
 80113aa:	693a      	ldr	r2, [r7, #16]
 80113ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80113ae:	687b      	ldr	r3, [r7, #4]
 80113b0:	68fa      	ldr	r2, [r7, #12]
 80113b2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH1(TIMx, TIM_OCInitStruct->CompareValue);
 80113b4:	683b      	ldr	r3, [r7, #0]
 80113b6:	68db      	ldr	r3, [r3, #12]
 80113b8:	4619      	mov	r1, r3
 80113ba:	6878      	ldr	r0, [r7, #4]
 80113bc:	f7ff fd93 	bl	8010ee6 <LL_TIM_OC_SetCompareCH1>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80113c0:	687b      	ldr	r3, [r7, #4]
 80113c2:	697a      	ldr	r2, [r7, #20]
 80113c4:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80113c6:	2300      	movs	r3, #0
}
 80113c8:	4618      	mov	r0, r3
 80113ca:	3718      	adds	r7, #24
 80113cc:	46bd      	mov	sp, r7
 80113ce:	bd80      	pop	{r7, pc}
 80113d0:	40012c00 	.word	0x40012c00
 80113d4:	40013400 	.word	0x40013400
 80113d8:	40014000 	.word	0x40014000
 80113dc:	40014400 	.word	0x40014400
 80113e0:	40014800 	.word	0x40014800
 80113e4:	40015000 	.word	0x40015000

080113e8 <OC2Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC2Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80113e8:	b580      	push	{r7, lr}
 80113ea:	b086      	sub	sp, #24
 80113ec:	af00      	add	r7, sp, #0
 80113ee:	6078      	str	r0, [r7, #4]
 80113f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 2: Reset the CC2E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC2E);
 80113f2:	687b      	ldr	r3, [r7, #4]
 80113f4:	6a1b      	ldr	r3, [r3, #32]
 80113f6:	f023 0210 	bic.w	r2, r3, #16
 80113fa:	687b      	ldr	r3, [r7, #4]
 80113fc:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 80113fe:	687b      	ldr	r3, [r7, #4]
 8011400:	6a1b      	ldr	r3, [r3, #32]
 8011402:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8011404:	687b      	ldr	r3, [r7, #4]
 8011406:	685b      	ldr	r3, [r3, #4]
 8011408:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = LL_TIM_ReadReg(TIMx, CCMR1);
 801140a:	687b      	ldr	r3, [r7, #4]
 801140c:	699b      	ldr	r3, [r3, #24]
 801140e:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr1, TIM_CCMR1_CC2S);
 8011410:	68fb      	ldr	r3, [r7, #12]
 8011412:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8011416:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr1, TIM_CCMR1_OC2M, TIM_OCInitStruct->OCMode << 8U);
 8011418:	68fb      	ldr	r3, [r7, #12]
 801141a:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 801141e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011422:	683a      	ldr	r2, [r7, #0]
 8011424:	6812      	ldr	r2, [r2, #0]
 8011426:	0212      	lsls	r2, r2, #8
 8011428:	4313      	orrs	r3, r2
 801142a:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC2P, TIM_OCInitStruct->OCPolarity << 4U);
 801142c:	697b      	ldr	r3, [r7, #20]
 801142e:	f023 0220 	bic.w	r2, r3, #32
 8011432:	683b      	ldr	r3, [r7, #0]
 8011434:	691b      	ldr	r3, [r3, #16]
 8011436:	011b      	lsls	r3, r3, #4
 8011438:	4313      	orrs	r3, r2
 801143a:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC2E, TIM_OCInitStruct->OCState << 4U);
 801143c:	697b      	ldr	r3, [r7, #20]
 801143e:	f023 0210 	bic.w	r2, r3, #16
 8011442:	683b      	ldr	r3, [r7, #0]
 8011444:	685b      	ldr	r3, [r3, #4]
 8011446:	011b      	lsls	r3, r3, #4
 8011448:	4313      	orrs	r3, r2
 801144a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801144c:	687b      	ldr	r3, [r7, #4]
 801144e:	4a25      	ldr	r2, [pc, #148]	; (80114e4 <OC2Config+0xfc>)
 8011450:	4293      	cmp	r3, r2
 8011452:	d013      	beq.n	801147c <OC2Config+0x94>
 8011454:	687b      	ldr	r3, [r7, #4]
 8011456:	4a24      	ldr	r2, [pc, #144]	; (80114e8 <OC2Config+0x100>)
 8011458:	4293      	cmp	r3, r2
 801145a:	d00f      	beq.n	801147c <OC2Config+0x94>
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	4a23      	ldr	r2, [pc, #140]	; (80114ec <OC2Config+0x104>)
 8011460:	4293      	cmp	r3, r2
 8011462:	d00b      	beq.n	801147c <OC2Config+0x94>
 8011464:	687b      	ldr	r3, [r7, #4]
 8011466:	4a22      	ldr	r2, [pc, #136]	; (80114f0 <OC2Config+0x108>)
 8011468:	4293      	cmp	r3, r2
 801146a:	d007      	beq.n	801147c <OC2Config+0x94>
 801146c:	687b      	ldr	r3, [r7, #4]
 801146e:	4a21      	ldr	r2, [pc, #132]	; (80114f4 <OC2Config+0x10c>)
 8011470:	4293      	cmp	r3, r2
 8011472:	d003      	beq.n	801147c <OC2Config+0x94>
 8011474:	687b      	ldr	r3, [r7, #4]
 8011476:	4a20      	ldr	r2, [pc, #128]	; (80114f8 <OC2Config+0x110>)
 8011478:	4293      	cmp	r3, r2
 801147a:	d11f      	bne.n	80114bc <OC2Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NP, TIM_OCInitStruct->OCNPolarity << 6U);
 801147c:	697b      	ldr	r3, [r7, #20]
 801147e:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8011482:	683b      	ldr	r3, [r7, #0]
 8011484:	695b      	ldr	r3, [r3, #20]
 8011486:	019b      	lsls	r3, r3, #6
 8011488:	4313      	orrs	r3, r2
 801148a:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC2NE, TIM_OCInitStruct->OCNState << 6U);
 801148c:	697b      	ldr	r3, [r7, #20]
 801148e:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8011492:	683b      	ldr	r3, [r7, #0]
 8011494:	689b      	ldr	r3, [r3, #8]
 8011496:	019b      	lsls	r3, r3, #6
 8011498:	4313      	orrs	r3, r2
 801149a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2, TIM_OCInitStruct->OCIdleState << 2U);
 801149c:	693b      	ldr	r3, [r7, #16]
 801149e:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80114a2:	683b      	ldr	r3, [r7, #0]
 80114a4:	699b      	ldr	r3, [r3, #24]
 80114a6:	009b      	lsls	r3, r3, #2
 80114a8:	4313      	orrs	r3, r2
 80114aa:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS2N, TIM_OCInitStruct->OCNIdleState << 3U);
 80114ac:	693b      	ldr	r3, [r7, #16]
 80114ae:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80114b2:	683b      	ldr	r3, [r7, #0]
 80114b4:	69db      	ldr	r3, [r3, #28]
 80114b6:	00db      	lsls	r3, r3, #3
 80114b8:	4313      	orrs	r3, r2
 80114ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80114bc:	687b      	ldr	r3, [r7, #4]
 80114be:	693a      	ldr	r2, [r7, #16]
 80114c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  LL_TIM_WriteReg(TIMx, CCMR1, tmpccmr1);
 80114c2:	687b      	ldr	r3, [r7, #4]
 80114c4:	68fa      	ldr	r2, [r7, #12]
 80114c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH2(TIMx, TIM_OCInitStruct->CompareValue);
 80114c8:	683b      	ldr	r3, [r7, #0]
 80114ca:	68db      	ldr	r3, [r3, #12]
 80114cc:	4619      	mov	r1, r3
 80114ce:	6878      	ldr	r0, [r7, #4]
 80114d0:	f7ff fd17 	bl	8010f02 <LL_TIM_OC_SetCompareCH2>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80114d4:	687b      	ldr	r3, [r7, #4]
 80114d6:	697a      	ldr	r2, [r7, #20]
 80114d8:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80114da:	2300      	movs	r3, #0
}
 80114dc:	4618      	mov	r0, r3
 80114de:	3718      	adds	r7, #24
 80114e0:	46bd      	mov	sp, r7
 80114e2:	bd80      	pop	{r7, pc}
 80114e4:	40012c00 	.word	0x40012c00
 80114e8:	40013400 	.word	0x40013400
 80114ec:	40014000 	.word	0x40014000
 80114f0:	40014400 	.word	0x40014400
 80114f4:	40014800 	.word	0x40014800
 80114f8:	40015000 	.word	0x40015000

080114fc <OC3Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC3Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80114fc:	b580      	push	{r7, lr}
 80114fe:	b086      	sub	sp, #24
 8011500:	af00      	add	r7, sp, #0
 8011502:	6078      	str	r0, [r7, #4]
 8011504:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));

  /* Disable the Channel 3: Reset the CC3E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC3E);
 8011506:	687b      	ldr	r3, [r7, #4]
 8011508:	6a1b      	ldr	r3, [r3, #32]
 801150a:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 801150e:	687b      	ldr	r3, [r7, #4]
 8011510:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer =  LL_TIM_ReadReg(TIMx, CCER);
 8011512:	687b      	ldr	r3, [r7, #4]
 8011514:	6a1b      	ldr	r3, [r3, #32]
 8011516:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 = LL_TIM_ReadReg(TIMx, CR2);
 8011518:	687b      	ldr	r3, [r7, #4]
 801151a:	685b      	ldr	r3, [r3, #4]
 801151c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 801151e:	687b      	ldr	r3, [r7, #4]
 8011520:	69db      	ldr	r3, [r3, #28]
 8011522:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC3S);
 8011524:	68fb      	ldr	r3, [r7, #12]
 8011526:	f023 0303 	bic.w	r3, r3, #3
 801152a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC3M, TIM_OCInitStruct->OCMode);
 801152c:	68fb      	ldr	r3, [r7, #12]
 801152e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8011532:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011536:	683a      	ldr	r2, [r7, #0]
 8011538:	6812      	ldr	r2, [r2, #0]
 801153a:	4313      	orrs	r3, r2
 801153c:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC3P, TIM_OCInitStruct->OCPolarity << 8U);
 801153e:	697b      	ldr	r3, [r7, #20]
 8011540:	f423 7200 	bic.w	r2, r3, #512	; 0x200
 8011544:	683b      	ldr	r3, [r7, #0]
 8011546:	691b      	ldr	r3, [r3, #16]
 8011548:	021b      	lsls	r3, r3, #8
 801154a:	4313      	orrs	r3, r2
 801154c:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC3E, TIM_OCInitStruct->OCState << 8U);
 801154e:	697b      	ldr	r3, [r7, #20]
 8011550:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8011554:	683b      	ldr	r3, [r7, #0]
 8011556:	685b      	ldr	r3, [r3, #4]
 8011558:	021b      	lsls	r3, r3, #8
 801155a:	4313      	orrs	r3, r2
 801155c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801155e:	687b      	ldr	r3, [r7, #4]
 8011560:	4a25      	ldr	r2, [pc, #148]	; (80115f8 <OC3Config+0xfc>)
 8011562:	4293      	cmp	r3, r2
 8011564:	d013      	beq.n	801158e <OC3Config+0x92>
 8011566:	687b      	ldr	r3, [r7, #4]
 8011568:	4a24      	ldr	r2, [pc, #144]	; (80115fc <OC3Config+0x100>)
 801156a:	4293      	cmp	r3, r2
 801156c:	d00f      	beq.n	801158e <OC3Config+0x92>
 801156e:	687b      	ldr	r3, [r7, #4]
 8011570:	4a23      	ldr	r2, [pc, #140]	; (8011600 <OC3Config+0x104>)
 8011572:	4293      	cmp	r3, r2
 8011574:	d00b      	beq.n	801158e <OC3Config+0x92>
 8011576:	687b      	ldr	r3, [r7, #4]
 8011578:	4a22      	ldr	r2, [pc, #136]	; (8011604 <OC3Config+0x108>)
 801157a:	4293      	cmp	r3, r2
 801157c:	d007      	beq.n	801158e <OC3Config+0x92>
 801157e:	687b      	ldr	r3, [r7, #4]
 8011580:	4a21      	ldr	r2, [pc, #132]	; (8011608 <OC3Config+0x10c>)
 8011582:	4293      	cmp	r3, r2
 8011584:	d003      	beq.n	801158e <OC3Config+0x92>
 8011586:	687b      	ldr	r3, [r7, #4]
 8011588:	4a20      	ldr	r2, [pc, #128]	; (801160c <OC3Config+0x110>)
 801158a:	4293      	cmp	r3, r2
 801158c:	d11f      	bne.n	80115ce <OC3Config+0xd2>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NP, TIM_OCInitStruct->OCNPolarity << 10U);
 801158e:	697b      	ldr	r3, [r7, #20]
 8011590:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8011594:	683b      	ldr	r3, [r7, #0]
 8011596:	695b      	ldr	r3, [r3, #20]
 8011598:	029b      	lsls	r3, r3, #10
 801159a:	4313      	orrs	r3, r2
 801159c:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC3NE, TIM_OCInitStruct->OCNState << 10U);
 801159e:	697b      	ldr	r3, [r7, #20]
 80115a0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 80115a4:	683b      	ldr	r3, [r7, #0]
 80115a6:	689b      	ldr	r3, [r3, #8]
 80115a8:	029b      	lsls	r3, r3, #10
 80115aa:	4313      	orrs	r3, r2
 80115ac:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3, TIM_OCInitStruct->OCIdleState << 4U);
 80115ae:	693b      	ldr	r3, [r7, #16]
 80115b0:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80115b4:	683b      	ldr	r3, [r7, #0]
 80115b6:	699b      	ldr	r3, [r3, #24]
 80115b8:	011b      	lsls	r3, r3, #4
 80115ba:	4313      	orrs	r3, r2
 80115bc:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS3N, TIM_OCInitStruct->OCNIdleState << 5U);
 80115be:	693b      	ldr	r3, [r7, #16]
 80115c0:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 80115c4:	683b      	ldr	r3, [r7, #0]
 80115c6:	69db      	ldr	r3, [r3, #28]
 80115c8:	015b      	lsls	r3, r3, #5
 80115ca:	4313      	orrs	r3, r2
 80115cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80115ce:	687b      	ldr	r3, [r7, #4]
 80115d0:	693a      	ldr	r2, [r7, #16]
 80115d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80115d4:	687b      	ldr	r3, [r7, #4]
 80115d6:	68fa      	ldr	r2, [r7, #12]
 80115d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH3(TIMx, TIM_OCInitStruct->CompareValue);
 80115da:	683b      	ldr	r3, [r7, #0]
 80115dc:	68db      	ldr	r3, [r3, #12]
 80115de:	4619      	mov	r1, r3
 80115e0:	6878      	ldr	r0, [r7, #4]
 80115e2:	f7ff fc9c 	bl	8010f1e <LL_TIM_OC_SetCompareCH3>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80115e6:	687b      	ldr	r3, [r7, #4]
 80115e8:	697a      	ldr	r2, [r7, #20]
 80115ea:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80115ec:	2300      	movs	r3, #0
}
 80115ee:	4618      	mov	r0, r3
 80115f0:	3718      	adds	r7, #24
 80115f2:	46bd      	mov	sp, r7
 80115f4:	bd80      	pop	{r7, pc}
 80115f6:	bf00      	nop
 80115f8:	40012c00 	.word	0x40012c00
 80115fc:	40013400 	.word	0x40013400
 8011600:	40014000 	.word	0x40014000
 8011604:	40014400 	.word	0x40014400
 8011608:	40014800 	.word	0x40014800
 801160c:	40015000 	.word	0x40015000

08011610 <OC4Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC4Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8011610:	b580      	push	{r7, lr}
 8011612:	b086      	sub	sp, #24
 8011614:	af00      	add	r7, sp, #0
 8011616:	6078      	str	r0, [r7, #4]
 8011618:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 4: Reset the CC4E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC4E);
 801161a:	687b      	ldr	r3, [r7, #4]
 801161c:	6a1b      	ldr	r3, [r3, #32]
 801161e:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8011622:	687b      	ldr	r3, [r7, #4]
 8011624:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 8011626:	687b      	ldr	r3, [r7, #4]
 8011628:	6a1b      	ldr	r3, [r3, #32]
 801162a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  LL_TIM_ReadReg(TIMx, CR2);
 801162c:	687b      	ldr	r3, [r7, #4]
 801162e:	685b      	ldr	r3, [r3, #4]
 8011630:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmr2 = LL_TIM_ReadReg(TIMx, CCMR2);
 8011632:	687b      	ldr	r3, [r7, #4]
 8011634:	69db      	ldr	r3, [r3, #28]
 8011636:	60fb      	str	r3, [r7, #12]

  /* Reset Capture/Compare selection Bits */
  CLEAR_BIT(tmpccmr2, TIM_CCMR2_CC4S);
 8011638:	68fb      	ldr	r3, [r7, #12]
 801163a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 801163e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr2, TIM_CCMR2_OC4M, TIM_OCInitStruct->OCMode << 8U);
 8011640:	68fb      	ldr	r3, [r7, #12]
 8011642:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8011646:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 801164a:	683a      	ldr	r2, [r7, #0]
 801164c:	6812      	ldr	r2, [r2, #0]
 801164e:	0212      	lsls	r2, r2, #8
 8011650:	4313      	orrs	r3, r2
 8011652:	60fb      	str	r3, [r7, #12]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC4P, TIM_OCInitStruct->OCPolarity << 12U);
 8011654:	697b      	ldr	r3, [r7, #20]
 8011656:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 801165a:	683b      	ldr	r3, [r7, #0]
 801165c:	691b      	ldr	r3, [r3, #16]
 801165e:	031b      	lsls	r3, r3, #12
 8011660:	4313      	orrs	r3, r2
 8011662:	617b      	str	r3, [r7, #20]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC4E, TIM_OCInitStruct->OCState << 12U);
 8011664:	697b      	ldr	r3, [r7, #20]
 8011666:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 801166a:	683b      	ldr	r3, [r7, #0]
 801166c:	685b      	ldr	r3, [r3, #4]
 801166e:	031b      	lsls	r3, r3, #12
 8011670:	4313      	orrs	r3, r2
 8011672:	617b      	str	r3, [r7, #20]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011674:	687b      	ldr	r3, [r7, #4]
 8011676:	4a25      	ldr	r2, [pc, #148]	; (801170c <OC4Config+0xfc>)
 8011678:	4293      	cmp	r3, r2
 801167a:	d013      	beq.n	80116a4 <OC4Config+0x94>
 801167c:	687b      	ldr	r3, [r7, #4]
 801167e:	4a24      	ldr	r2, [pc, #144]	; (8011710 <OC4Config+0x100>)
 8011680:	4293      	cmp	r3, r2
 8011682:	d00f      	beq.n	80116a4 <OC4Config+0x94>
 8011684:	687b      	ldr	r3, [r7, #4]
 8011686:	4a23      	ldr	r2, [pc, #140]	; (8011714 <OC4Config+0x104>)
 8011688:	4293      	cmp	r3, r2
 801168a:	d00b      	beq.n	80116a4 <OC4Config+0x94>
 801168c:	687b      	ldr	r3, [r7, #4]
 801168e:	4a22      	ldr	r2, [pc, #136]	; (8011718 <OC4Config+0x108>)
 8011690:	4293      	cmp	r3, r2
 8011692:	d007      	beq.n	80116a4 <OC4Config+0x94>
 8011694:	687b      	ldr	r3, [r7, #4]
 8011696:	4a21      	ldr	r2, [pc, #132]	; (801171c <OC4Config+0x10c>)
 8011698:	4293      	cmp	r3, r2
 801169a:	d003      	beq.n	80116a4 <OC4Config+0x94>
 801169c:	687b      	ldr	r3, [r7, #4]
 801169e:	4a20      	ldr	r2, [pc, #128]	; (8011720 <OC4Config+0x110>)
 80116a0:	4293      	cmp	r3, r2
 80116a2:	d11f      	bne.n	80116e4 <OC4Config+0xd4>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the complementary output Polarity */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NP, TIM_OCInitStruct->OCNPolarity << 14U);
 80116a4:	697b      	ldr	r3, [r7, #20]
 80116a6:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80116aa:	683b      	ldr	r3, [r7, #0]
 80116ac:	695b      	ldr	r3, [r3, #20]
 80116ae:	039b      	lsls	r3, r3, #14
 80116b0:	4313      	orrs	r3, r2
 80116b2:	617b      	str	r3, [r7, #20]

    /* Set the complementary output State */
    MODIFY_REG(tmpccer, TIM_CCER_CC4NE, TIM_OCInitStruct->OCNState << 14U);
 80116b4:	697b      	ldr	r3, [r7, #20]
 80116b6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80116ba:	683b      	ldr	r3, [r7, #0]
 80116bc:	689b      	ldr	r3, [r3, #8]
 80116be:	039b      	lsls	r3, r3, #14
 80116c0:	4313      	orrs	r3, r2
 80116c2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4, TIM_OCInitStruct->OCIdleState << 6U);
 80116c4:	693b      	ldr	r3, [r7, #16]
 80116c6:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 80116ca:	683b      	ldr	r3, [r7, #0]
 80116cc:	699b      	ldr	r3, [r3, #24]
 80116ce:	019b      	lsls	r3, r3, #6
 80116d0:	4313      	orrs	r3, r2
 80116d2:	613b      	str	r3, [r7, #16]

    /* Set the complementary output Idle state */
    MODIFY_REG(tmpcr2, TIM_CR2_OIS4N, TIM_OCInitStruct->OCNIdleState << 7U);
 80116d4:	693b      	ldr	r3, [r7, #16]
 80116d6:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 80116da:	683b      	ldr	r3, [r7, #0]
 80116dc:	69db      	ldr	r3, [r3, #28]
 80116de:	01db      	lsls	r3, r3, #7
 80116e0:	4313      	orrs	r3, r2
 80116e2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  LL_TIM_WriteReg(TIMx, CR2, tmpcr2);
 80116e4:	687b      	ldr	r3, [r7, #4]
 80116e6:	693a      	ldr	r2, [r7, #16]
 80116e8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  LL_TIM_WriteReg(TIMx, CCMR2, tmpccmr2);
 80116ea:	687b      	ldr	r3, [r7, #4]
 80116ec:	68fa      	ldr	r2, [r7, #12]
 80116ee:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH4(TIMx, TIM_OCInitStruct->CompareValue);
 80116f0:	683b      	ldr	r3, [r7, #0]
 80116f2:	68db      	ldr	r3, [r3, #12]
 80116f4:	4619      	mov	r1, r3
 80116f6:	6878      	ldr	r0, [r7, #4]
 80116f8:	f7ff fc1f 	bl	8010f3a <LL_TIM_OC_SetCompareCH4>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80116fc:	687b      	ldr	r3, [r7, #4]
 80116fe:	697a      	ldr	r2, [r7, #20]
 8011700:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 8011702:	2300      	movs	r3, #0
}
 8011704:	4618      	mov	r0, r3
 8011706:	3718      	adds	r7, #24
 8011708:	46bd      	mov	sp, r7
 801170a:	bd80      	pop	{r7, pc}
 801170c:	40012c00 	.word	0x40012c00
 8011710:	40013400 	.word	0x40013400
 8011714:	40014000 	.word	0x40014000
 8011718:	40014400 	.word	0x40014400
 801171c:	40014800 	.word	0x40014800
 8011720:	40015000 	.word	0x40015000

08011724 <OC5Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC5Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 8011724:	b580      	push	{r7, lr}
 8011726:	b084      	sub	sp, #16
 8011728:	af00      	add	r7, sp, #0
 801172a:	6078      	str	r0, [r7, #4]
 801172c:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC5E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC5E);
 801172e:	687b      	ldr	r3, [r7, #4]
 8011730:	6a1b      	ldr	r3, [r3, #32]
 8011732:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8011736:	687b      	ldr	r3, [r7, #4]
 8011738:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 801173a:	687b      	ldr	r3, [r7, #4]
 801173c:	6a1b      	ldr	r3, [r3, #32]
 801173e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8011740:	687b      	ldr	r3, [r7, #4]
 8011742:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011744:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC5M, TIM_OCInitStruct->OCMode);
 8011746:	68bb      	ldr	r3, [r7, #8]
 8011748:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 801174c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8011750:	683a      	ldr	r2, [r7, #0]
 8011752:	6812      	ldr	r2, [r2, #0]
 8011754:	4313      	orrs	r3, r2
 8011756:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC5P, TIM_OCInitStruct->OCPolarity << 16U);
 8011758:	68fb      	ldr	r3, [r7, #12]
 801175a:	f423 3200 	bic.w	r2, r3, #131072	; 0x20000
 801175e:	683b      	ldr	r3, [r7, #0]
 8011760:	691b      	ldr	r3, [r3, #16]
 8011762:	041b      	lsls	r3, r3, #16
 8011764:	4313      	orrs	r3, r2
 8011766:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC5E, TIM_OCInitStruct->OCState << 16U);
 8011768:	68fb      	ldr	r3, [r7, #12]
 801176a:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 801176e:	683b      	ldr	r3, [r7, #0]
 8011770:	685b      	ldr	r3, [r3, #4]
 8011772:	041b      	lsls	r3, r3, #16
 8011774:	4313      	orrs	r3, r2
 8011776:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8011778:	687b      	ldr	r3, [r7, #4]
 801177a:	4a19      	ldr	r2, [pc, #100]	; (80117e0 <OC5Config+0xbc>)
 801177c:	4293      	cmp	r3, r2
 801177e:	d013      	beq.n	80117a8 <OC5Config+0x84>
 8011780:	687b      	ldr	r3, [r7, #4]
 8011782:	4a18      	ldr	r2, [pc, #96]	; (80117e4 <OC5Config+0xc0>)
 8011784:	4293      	cmp	r3, r2
 8011786:	d00f      	beq.n	80117a8 <OC5Config+0x84>
 8011788:	687b      	ldr	r3, [r7, #4]
 801178a:	4a17      	ldr	r2, [pc, #92]	; (80117e8 <OC5Config+0xc4>)
 801178c:	4293      	cmp	r3, r2
 801178e:	d00b      	beq.n	80117a8 <OC5Config+0x84>
 8011790:	687b      	ldr	r3, [r7, #4]
 8011792:	4a16      	ldr	r2, [pc, #88]	; (80117ec <OC5Config+0xc8>)
 8011794:	4293      	cmp	r3, r2
 8011796:	d007      	beq.n	80117a8 <OC5Config+0x84>
 8011798:	687b      	ldr	r3, [r7, #4]
 801179a:	4a15      	ldr	r2, [pc, #84]	; (80117f0 <OC5Config+0xcc>)
 801179c:	4293      	cmp	r3, r2
 801179e:	d003      	beq.n	80117a8 <OC5Config+0x84>
 80117a0:	687b      	ldr	r3, [r7, #4]
 80117a2:	4a14      	ldr	r2, [pc, #80]	; (80117f4 <OC5Config+0xd0>)
 80117a4:	4293      	cmp	r3, r2
 80117a6:	d109      	bne.n	80117bc <OC5Config+0x98>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS5, TIM_OCInitStruct->OCIdleState << 8U);
 80117a8:	687b      	ldr	r3, [r7, #4]
 80117aa:	685b      	ldr	r3, [r3, #4]
 80117ac:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80117b0:	683b      	ldr	r3, [r7, #0]
 80117b2:	699b      	ldr	r3, [r3, #24]
 80117b4:	021b      	lsls	r3, r3, #8
 80117b6:	431a      	orrs	r2, r3
 80117b8:	687b      	ldr	r3, [r7, #4]
 80117ba:	605a      	str	r2, [r3, #4]

  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 80117bc:	687b      	ldr	r3, [r7, #4]
 80117be:	68ba      	ldr	r2, [r7, #8]
 80117c0:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH5(TIMx, TIM_OCInitStruct->CompareValue);
 80117c2:	683b      	ldr	r3, [r7, #0]
 80117c4:	68db      	ldr	r3, [r3, #12]
 80117c6:	4619      	mov	r1, r3
 80117c8:	6878      	ldr	r0, [r7, #4]
 80117ca:	f7ff fbc4 	bl	8010f56 <LL_TIM_OC_SetCompareCH5>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80117ce:	687b      	ldr	r3, [r7, #4]
 80117d0:	68fa      	ldr	r2, [r7, #12]
 80117d2:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80117d4:	2300      	movs	r3, #0
}
 80117d6:	4618      	mov	r0, r3
 80117d8:	3710      	adds	r7, #16
 80117da:	46bd      	mov	sp, r7
 80117dc:	bd80      	pop	{r7, pc}
 80117de:	bf00      	nop
 80117e0:	40012c00 	.word	0x40012c00
 80117e4:	40013400 	.word	0x40013400
 80117e8:	40014000 	.word	0x40014000
 80117ec:	40014400 	.word	0x40014400
 80117f0:	40014800 	.word	0x40014800
 80117f4:	40015000 	.word	0x40015000

080117f8 <OC6Config>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
static ErrorStatus OC6Config(TIM_TypeDef *TIMx, LL_TIM_OC_InitTypeDef *TIM_OCInitStruct)
{
 80117f8:	b580      	push	{r7, lr}
 80117fa:	b084      	sub	sp, #16
 80117fc:	af00      	add	r7, sp, #0
 80117fe:	6078      	str	r0, [r7, #4]
 8011800:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCPolarity));
  assert_param(IS_LL_TIM_OCPOLARITY(TIM_OCInitStruct->OCNPolarity));
  assert_param(IS_LL_TIM_OCSTATE(TIM_OCInitStruct->OCNState));

  /* Disable the Channel 5: Reset the CC6E Bit */
  CLEAR_BIT(TIMx->CCER, TIM_CCER_CC6E);
 8011802:	687b      	ldr	r3, [r7, #4]
 8011804:	6a1b      	ldr	r3, [r3, #32]
 8011806:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 801180a:	687b      	ldr	r3, [r7, #4]
 801180c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = LL_TIM_ReadReg(TIMx, CCER);
 801180e:	687b      	ldr	r3, [r7, #4]
 8011810:	6a1b      	ldr	r3, [r3, #32]
 8011812:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx CCMR3 register value */
  tmpccmr3 = LL_TIM_ReadReg(TIMx, CCMR3);
 8011814:	687b      	ldr	r3, [r7, #4]
 8011816:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8011818:	60bb      	str	r3, [r7, #8]

  /* Select the Output Compare Mode */
  MODIFY_REG(tmpccmr3, TIM_CCMR3_OC6M, TIM_OCInitStruct->OCMode << 8U);
 801181a:	68bb      	ldr	r3, [r7, #8]
 801181c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8011820:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8011824:	683a      	ldr	r2, [r7, #0]
 8011826:	6812      	ldr	r2, [r2, #0]
 8011828:	0212      	lsls	r2, r2, #8
 801182a:	4313      	orrs	r3, r2
 801182c:	60bb      	str	r3, [r7, #8]

  /* Set the Output Compare Polarity */
  MODIFY_REG(tmpccer, TIM_CCER_CC6P, TIM_OCInitStruct->OCPolarity << 20U);
 801182e:	68fb      	ldr	r3, [r7, #12]
 8011830:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 8011834:	683b      	ldr	r3, [r7, #0]
 8011836:	691b      	ldr	r3, [r3, #16]
 8011838:	051b      	lsls	r3, r3, #20
 801183a:	4313      	orrs	r3, r2
 801183c:	60fb      	str	r3, [r7, #12]

  /* Set the Output State */
  MODIFY_REG(tmpccer, TIM_CCER_CC6E, TIM_OCInitStruct->OCState << 20U);
 801183e:	68fb      	ldr	r3, [r7, #12]
 8011840:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8011844:	683b      	ldr	r3, [r7, #0]
 8011846:	685b      	ldr	r3, [r3, #4]
 8011848:	051b      	lsls	r3, r3, #20
 801184a:	4313      	orrs	r3, r2
 801184c:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 801184e:	687b      	ldr	r3, [r7, #4]
 8011850:	4a18      	ldr	r2, [pc, #96]	; (80118b4 <OC6Config+0xbc>)
 8011852:	4293      	cmp	r3, r2
 8011854:	d013      	beq.n	801187e <OC6Config+0x86>
 8011856:	687b      	ldr	r3, [r7, #4]
 8011858:	4a17      	ldr	r2, [pc, #92]	; (80118b8 <OC6Config+0xc0>)
 801185a:	4293      	cmp	r3, r2
 801185c:	d00f      	beq.n	801187e <OC6Config+0x86>
 801185e:	687b      	ldr	r3, [r7, #4]
 8011860:	4a16      	ldr	r2, [pc, #88]	; (80118bc <OC6Config+0xc4>)
 8011862:	4293      	cmp	r3, r2
 8011864:	d00b      	beq.n	801187e <OC6Config+0x86>
 8011866:	687b      	ldr	r3, [r7, #4]
 8011868:	4a15      	ldr	r2, [pc, #84]	; (80118c0 <OC6Config+0xc8>)
 801186a:	4293      	cmp	r3, r2
 801186c:	d007      	beq.n	801187e <OC6Config+0x86>
 801186e:	687b      	ldr	r3, [r7, #4]
 8011870:	4a14      	ldr	r2, [pc, #80]	; (80118c4 <OC6Config+0xcc>)
 8011872:	4293      	cmp	r3, r2
 8011874:	d003      	beq.n	801187e <OC6Config+0x86>
 8011876:	687b      	ldr	r3, [r7, #4]
 8011878:	4a13      	ldr	r2, [pc, #76]	; (80118c8 <OC6Config+0xd0>)
 801187a:	4293      	cmp	r3, r2
 801187c:	d109      	bne.n	8011892 <OC6Config+0x9a>
  {
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCNIdleState));
    assert_param(IS_LL_TIM_OCIDLESTATE(TIM_OCInitStruct->OCIdleState));

    /* Set the Output Idle state */
    MODIFY_REG(TIMx->CR2, TIM_CR2_OIS6, TIM_OCInitStruct->OCIdleState << 10U);
 801187e:	687b      	ldr	r3, [r7, #4]
 8011880:	685b      	ldr	r3, [r3, #4]
 8011882:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 8011886:	683b      	ldr	r3, [r7, #0]
 8011888:	699b      	ldr	r3, [r3, #24]
 801188a:	029b      	lsls	r3, r3, #10
 801188c:	431a      	orrs	r2, r3
 801188e:	687b      	ldr	r3, [r7, #4]
 8011890:	605a      	str	r2, [r3, #4]
  }

  /* Write to TIMx CCMR3 */
  LL_TIM_WriteReg(TIMx, CCMR3, tmpccmr3);
 8011892:	687b      	ldr	r3, [r7, #4]
 8011894:	68ba      	ldr	r2, [r7, #8]
 8011896:	651a      	str	r2, [r3, #80]	; 0x50

  /* Set the Capture Compare Register value */
  LL_TIM_OC_SetCompareCH6(TIMx, TIM_OCInitStruct->CompareValue);
 8011898:	683b      	ldr	r3, [r7, #0]
 801189a:	68db      	ldr	r3, [r3, #12]
 801189c:	4619      	mov	r1, r3
 801189e:	6878      	ldr	r0, [r7, #4]
 80118a0:	f7ff fb69 	bl	8010f76 <LL_TIM_OC_SetCompareCH6>

  /* Write to TIMx CCER */
  LL_TIM_WriteReg(TIMx, CCER, tmpccer);
 80118a4:	687b      	ldr	r3, [r7, #4]
 80118a6:	68fa      	ldr	r2, [r7, #12]
 80118a8:	621a      	str	r2, [r3, #32]

  return SUCCESS;
 80118aa:	2300      	movs	r3, #0
}
 80118ac:	4618      	mov	r0, r3
 80118ae:	3710      	adds	r7, #16
 80118b0:	46bd      	mov	sp, r7
 80118b2:	bd80      	pop	{r7, pc}
 80118b4:	40012c00 	.word	0x40012c00
 80118b8:	40013400 	.word	0x40013400
 80118bc:	40014000 	.word	0x40014000
 80118c0:	40014400 	.word	0x40014400
 80118c4:	40014800 	.word	0x40014800
 80118c8:	40015000 	.word	0x40015000

080118cc <LL_USART_IsEnabled>:
{
 80118cc:	b480      	push	{r7}
 80118ce:	b083      	sub	sp, #12
 80118d0:	af00      	add	r7, sp, #0
 80118d2:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE)) ? 1UL : 0UL);
 80118d4:	687b      	ldr	r3, [r7, #4]
 80118d6:	681b      	ldr	r3, [r3, #0]
 80118d8:	f003 0301 	and.w	r3, r3, #1
 80118dc:	2b01      	cmp	r3, #1
 80118de:	d101      	bne.n	80118e4 <LL_USART_IsEnabled+0x18>
 80118e0:	2301      	movs	r3, #1
 80118e2:	e000      	b.n	80118e6 <LL_USART_IsEnabled+0x1a>
 80118e4:	2300      	movs	r3, #0
}
 80118e6:	4618      	mov	r0, r3
 80118e8:	370c      	adds	r7, #12
 80118ea:	46bd      	mov	sp, r7
 80118ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80118f0:	4770      	bx	lr

080118f2 <LL_USART_SetPrescaler>:
{
 80118f2:	b480      	push	{r7}
 80118f4:	b083      	sub	sp, #12
 80118f6:	af00      	add	r7, sp, #0
 80118f8:	6078      	str	r0, [r7, #4]
 80118fa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->PRESC, USART_PRESC_PRESCALER, (uint16_t)PrescalerValue);
 80118fc:	687b      	ldr	r3, [r7, #4]
 80118fe:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8011900:	f023 030f 	bic.w	r3, r3, #15
 8011904:	683a      	ldr	r2, [r7, #0]
 8011906:	b292      	uxth	r2, r2
 8011908:	431a      	orrs	r2, r3
 801190a:	687b      	ldr	r3, [r7, #4]
 801190c:	62da      	str	r2, [r3, #44]	; 0x2c
}
 801190e:	bf00      	nop
 8011910:	370c      	adds	r7, #12
 8011912:	46bd      	mov	sp, r7
 8011914:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011918:	4770      	bx	lr

0801191a <LL_USART_SetStopBitsLength>:
{
 801191a:	b480      	push	{r7}
 801191c:	b083      	sub	sp, #12
 801191e:	af00      	add	r7, sp, #0
 8011920:	6078      	str	r0, [r7, #4]
 8011922:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8011924:	687b      	ldr	r3, [r7, #4]
 8011926:	685b      	ldr	r3, [r3, #4]
 8011928:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 801192c:	683b      	ldr	r3, [r7, #0]
 801192e:	431a      	orrs	r2, r3
 8011930:	687b      	ldr	r3, [r7, #4]
 8011932:	605a      	str	r2, [r3, #4]
}
 8011934:	bf00      	nop
 8011936:	370c      	adds	r7, #12
 8011938:	46bd      	mov	sp, r7
 801193a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801193e:	4770      	bx	lr

08011940 <LL_USART_SetHWFlowCtrl>:
{
 8011940:	b480      	push	{r7}
 8011942:	b083      	sub	sp, #12
 8011944:	af00      	add	r7, sp, #0
 8011946:	6078      	str	r0, [r7, #4]
 8011948:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 801194a:	687b      	ldr	r3, [r7, #4]
 801194c:	689b      	ldr	r3, [r3, #8]
 801194e:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8011952:	683b      	ldr	r3, [r7, #0]
 8011954:	431a      	orrs	r2, r3
 8011956:	687b      	ldr	r3, [r7, #4]
 8011958:	609a      	str	r2, [r3, #8]
}
 801195a:	bf00      	nop
 801195c:	370c      	adds	r7, #12
 801195e:	46bd      	mov	sp, r7
 8011960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011964:	4770      	bx	lr
	...

08011968 <LL_USART_SetBaudRate>:
{
 8011968:	b480      	push	{r7}
 801196a:	b087      	sub	sp, #28
 801196c:	af00      	add	r7, sp, #0
 801196e:	60f8      	str	r0, [r7, #12]
 8011970:	60b9      	str	r1, [r7, #8]
 8011972:	607a      	str	r2, [r7, #4]
 8011974:	603b      	str	r3, [r7, #0]
  if (PrescalerValue > LL_USART_PRESCALER_DIV256)
 8011976:	687b      	ldr	r3, [r7, #4]
 8011978:	2b0b      	cmp	r3, #11
 801197a:	d83c      	bhi.n	80119f6 <LL_USART_SetBaudRate+0x8e>
  else if (BaudRate == 0U)
 801197c:	6a3b      	ldr	r3, [r7, #32]
 801197e:	2b00      	cmp	r3, #0
 8011980:	d039      	beq.n	80119f6 <LL_USART_SetBaudRate+0x8e>
  else if (OverSampling == LL_USART_OVERSAMPLING_8)
 8011982:	683b      	ldr	r3, [r7, #0]
 8011984:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8011988:	d122      	bne.n	80119d0 <LL_USART_SetBaudRate+0x68>
    usartdiv = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 801198a:	687b      	ldr	r3, [r7, #4]
 801198c:	b2db      	uxtb	r3, r3
 801198e:	461a      	mov	r2, r3
 8011990:	4b1c      	ldr	r3, [pc, #112]	; (8011a04 <LL_USART_SetBaudRate+0x9c>)
 8011992:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011996:	68ba      	ldr	r2, [r7, #8]
 8011998:	fbb2 f3f3 	udiv	r3, r2, r3
 801199c:	005a      	lsls	r2, r3, #1
 801199e:	6a3b      	ldr	r3, [r7, #32]
 80119a0:	085b      	lsrs	r3, r3, #1
 80119a2:	441a      	add	r2, r3
 80119a4:	6a3b      	ldr	r3, [r7, #32]
 80119a6:	fbb2 f3f3 	udiv	r3, r2, r3
 80119aa:	b29b      	uxth	r3, r3
 80119ac:	617b      	str	r3, [r7, #20]
    brrtemp = usartdiv & 0xFFF0U;
 80119ae:	697a      	ldr	r2, [r7, #20]
 80119b0:	f64f 73f0 	movw	r3, #65520	; 0xfff0
 80119b4:	4013      	ands	r3, r2
 80119b6:	613b      	str	r3, [r7, #16]
    brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80119b8:	697b      	ldr	r3, [r7, #20]
 80119ba:	085b      	lsrs	r3, r3, #1
 80119bc:	b29b      	uxth	r3, r3
 80119be:	f003 0307 	and.w	r3, r3, #7
 80119c2:	693a      	ldr	r2, [r7, #16]
 80119c4:	4313      	orrs	r3, r2
 80119c6:	613b      	str	r3, [r7, #16]
    USARTx->BRR = brrtemp;
 80119c8:	68fb      	ldr	r3, [r7, #12]
 80119ca:	693a      	ldr	r2, [r7, #16]
 80119cc:	60da      	str	r2, [r3, #12]
}
 80119ce:	e012      	b.n	80119f6 <LL_USART_SetBaudRate+0x8e>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, (uint8_t)PrescalerValue, BaudRate));
 80119d0:	687b      	ldr	r3, [r7, #4]
 80119d2:	b2db      	uxtb	r3, r3
 80119d4:	461a      	mov	r2, r3
 80119d6:	4b0b      	ldr	r3, [pc, #44]	; (8011a04 <LL_USART_SetBaudRate+0x9c>)
 80119d8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80119dc:	68ba      	ldr	r2, [r7, #8]
 80119de:	fbb2 f2f3 	udiv	r2, r2, r3
 80119e2:	6a3b      	ldr	r3, [r7, #32]
 80119e4:	085b      	lsrs	r3, r3, #1
 80119e6:	441a      	add	r2, r3
 80119e8:	6a3b      	ldr	r3, [r7, #32]
 80119ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80119ee:	b29b      	uxth	r3, r3
 80119f0:	461a      	mov	r2, r3
 80119f2:	68fb      	ldr	r3, [r7, #12]
 80119f4:	60da      	str	r2, [r3, #12]
}
 80119f6:	bf00      	nop
 80119f8:	371c      	adds	r7, #28
 80119fa:	46bd      	mov	sp, r7
 80119fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011a00:	4770      	bx	lr
 8011a02:	bf00      	nop
 8011a04:	08018274 	.word	0x08018274

08011a08 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 8011a08:	b580      	push	{r7, lr}
 8011a0a:	b086      	sub	sp, #24
 8011a0c:	af02      	add	r7, sp, #8
 8011a0e:	6078      	str	r0, [r7, #4]
 8011a10:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8011a12:	2301      	movs	r3, #1
 8011a14:	73fb      	strb	r3, [r7, #15]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 8011a16:	2300      	movs	r3, #0
 8011a18:	60bb      	str	r3, [r7, #8]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 8011a1a:	6878      	ldr	r0, [r7, #4]
 8011a1c:	f7ff ff56 	bl	80118cc <LL_USART_IsEnabled>
 8011a20:	4603      	mov	r3, r0
 8011a22:	2b00      	cmp	r3, #0
 8011a24:	d165      	bne.n	8011af2 <LL_USART_Init+0xea>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 8011a26:	687b      	ldr	r3, [r7, #4]
 8011a28:	681a      	ldr	r2, [r3, #0]
 8011a2a:	4b34      	ldr	r3, [pc, #208]	; (8011afc <LL_USART_Init+0xf4>)
 8011a2c:	4013      	ands	r3, r2
 8011a2e:	683a      	ldr	r2, [r7, #0]
 8011a30:	6891      	ldr	r1, [r2, #8]
 8011a32:	683a      	ldr	r2, [r7, #0]
 8011a34:	6912      	ldr	r2, [r2, #16]
 8011a36:	4311      	orrs	r1, r2
 8011a38:	683a      	ldr	r2, [r7, #0]
 8011a3a:	6952      	ldr	r2, [r2, #20]
 8011a3c:	4311      	orrs	r1, r2
 8011a3e:	683a      	ldr	r2, [r7, #0]
 8011a40:	69d2      	ldr	r2, [r2, #28]
 8011a42:	430a      	orrs	r2, r1
 8011a44:	431a      	orrs	r2, r3
 8011a46:	687b      	ldr	r3, [r7, #4]
 8011a48:	601a      	str	r2, [r3, #0]
    /*---------------------------- USART CR2 Configuration ---------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8011a4a:	683b      	ldr	r3, [r7, #0]
 8011a4c:	68db      	ldr	r3, [r3, #12]
 8011a4e:	4619      	mov	r1, r3
 8011a50:	6878      	ldr	r0, [r7, #4]
 8011a52:	f7ff ff62 	bl	801191a <LL_USART_SetStopBitsLength>
    /*---------------------------- USART CR3 Configuration ---------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to
     *   USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8011a56:	683b      	ldr	r3, [r7, #0]
 8011a58:	699b      	ldr	r3, [r3, #24]
 8011a5a:	4619      	mov	r1, r3
 8011a5c:	6878      	ldr	r0, [r7, #4]
 8011a5e:	f7ff ff6f 	bl	8011940 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration ---------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    if (USARTx == USART1)
 8011a62:	687b      	ldr	r3, [r7, #4]
 8011a64:	4a26      	ldr	r2, [pc, #152]	; (8011b00 <LL_USART_Init+0xf8>)
 8011a66:	4293      	cmp	r3, r2
 8011a68:	d104      	bne.n	8011a74 <LL_USART_Init+0x6c>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART1_CLKSOURCE);
 8011a6a:	2003      	movs	r0, #3
 8011a6c:	f7fe ffac 	bl	80109c8 <LL_RCC_GetUSARTClockFreq>
 8011a70:	60b8      	str	r0, [r7, #8]
 8011a72:	e023      	b.n	8011abc <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART2)
 8011a74:	687b      	ldr	r3, [r7, #4]
 8011a76:	4a23      	ldr	r2, [pc, #140]	; (8011b04 <LL_USART_Init+0xfc>)
 8011a78:	4293      	cmp	r3, r2
 8011a7a:	d104      	bne.n	8011a86 <LL_USART_Init+0x7e>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART2_CLKSOURCE);
 8011a7c:	200c      	movs	r0, #12
 8011a7e:	f7fe ffa3 	bl	80109c8 <LL_RCC_GetUSARTClockFreq>
 8011a82:	60b8      	str	r0, [r7, #8]
 8011a84:	e01a      	b.n	8011abc <LL_USART_Init+0xb4>
    }
    else if (USARTx == USART3)
 8011a86:	687b      	ldr	r3, [r7, #4]
 8011a88:	4a1f      	ldr	r2, [pc, #124]	; (8011b08 <LL_USART_Init+0x100>)
 8011a8a:	4293      	cmp	r3, r2
 8011a8c:	d104      	bne.n	8011a98 <LL_USART_Init+0x90>
    {
      periphclk = LL_RCC_GetUSARTClockFreq(LL_RCC_USART3_CLKSOURCE);
 8011a8e:	2030      	movs	r0, #48	; 0x30
 8011a90:	f7fe ff9a 	bl	80109c8 <LL_RCC_GetUSARTClockFreq>
 8011a94:	60b8      	str	r0, [r7, #8]
 8011a96:	e011      	b.n	8011abc <LL_USART_Init+0xb4>
    }
#if defined(UART4)
    else if (USARTx == UART4)
 8011a98:	687b      	ldr	r3, [r7, #4]
 8011a9a:	4a1c      	ldr	r2, [pc, #112]	; (8011b0c <LL_USART_Init+0x104>)
 8011a9c:	4293      	cmp	r3, r2
 8011a9e:	d104      	bne.n	8011aaa <LL_USART_Init+0xa2>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART4_CLKSOURCE);
 8011aa0:	20c0      	movs	r0, #192	; 0xc0
 8011aa2:	f7ff f857 	bl	8010b54 <LL_RCC_GetUARTClockFreq>
 8011aa6:	60b8      	str	r0, [r7, #8]
 8011aa8:	e008      	b.n	8011abc <LL_USART_Init+0xb4>
    }
#endif /* UART4 */
#if defined(UART5)
    else if (USARTx == UART5)
 8011aaa:	687b      	ldr	r3, [r7, #4]
 8011aac:	4a18      	ldr	r2, [pc, #96]	; (8011b10 <LL_USART_Init+0x108>)
 8011aae:	4293      	cmp	r3, r2
 8011ab0:	d104      	bne.n	8011abc <LL_USART_Init+0xb4>
    {
      periphclk = LL_RCC_GetUARTClockFreq(LL_RCC_UART5_CLKSOURCE);
 8011ab2:	f44f 7040 	mov.w	r0, #768	; 0x300
 8011ab6:	f7ff f84d 	bl	8010b54 <LL_RCC_GetUARTClockFreq>
 8011aba:	60b8      	str	r0, [r7, #8]
    /* Configure the USART Baud Rate :
       - prescaler value is required
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8011abc:	68bb      	ldr	r3, [r7, #8]
 8011abe:	2b00      	cmp	r3, #0
 8011ac0:	d011      	beq.n	8011ae6 <LL_USART_Init+0xde>
        && (USART_InitStruct->BaudRate != 0U))
 8011ac2:	683b      	ldr	r3, [r7, #0]
 8011ac4:	685b      	ldr	r3, [r3, #4]
 8011ac6:	2b00      	cmp	r3, #0
 8011ac8:	d00d      	beq.n	8011ae6 <LL_USART_Init+0xde>
    {
      status = SUCCESS;
 8011aca:	2300      	movs	r3, #0
 8011acc:	73fb      	strb	r3, [r7, #15]
      LL_USART_SetBaudRate(USARTx,
 8011ace:	683b      	ldr	r3, [r7, #0]
 8011ad0:	681a      	ldr	r2, [r3, #0]
 8011ad2:	683b      	ldr	r3, [r7, #0]
 8011ad4:	69d9      	ldr	r1, [r3, #28]
 8011ad6:	683b      	ldr	r3, [r7, #0]
 8011ad8:	685b      	ldr	r3, [r3, #4]
 8011ada:	9300      	str	r3, [sp, #0]
 8011adc:	460b      	mov	r3, r1
 8011ade:	68b9      	ldr	r1, [r7, #8]
 8011ae0:	6878      	ldr	r0, [r7, #4]
 8011ae2:	f7ff ff41 	bl	8011968 <LL_USART_SetBaudRate>

    /*---------------------------- USART PRESC Configuration -----------------------
     * Configure USARTx PRESC (Prescaler) with parameters:
     * - PrescalerValue: USART_PRESC_PRESCALER bits according to USART_InitStruct->PrescalerValue value.
     */
    LL_USART_SetPrescaler(USARTx, USART_InitStruct->PrescalerValue);
 8011ae6:	683b      	ldr	r3, [r7, #0]
 8011ae8:	681b      	ldr	r3, [r3, #0]
 8011aea:	4619      	mov	r1, r3
 8011aec:	6878      	ldr	r0, [r7, #4]
 8011aee:	f7ff ff00 	bl	80118f2 <LL_USART_SetPrescaler>
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8011af2:	7bfb      	ldrb	r3, [r7, #15]
}
 8011af4:	4618      	mov	r0, r3
 8011af6:	3710      	adds	r7, #16
 8011af8:	46bd      	mov	sp, r7
 8011afa:	bd80      	pop	{r7, pc}
 8011afc:	efff69f3 	.word	0xefff69f3
 8011b00:	40013800 	.word	0x40013800
 8011b04:	40004400 	.word	0x40004400
 8011b08:	40004800 	.word	0x40004800
 8011b0c:	40004c00 	.word	0x40004c00
 8011b10:	40005000 	.word	0x40005000

08011b14 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8011b14:	b480      	push	{r7}
 8011b16:	b083      	sub	sp, #12
 8011b18:	af00      	add	r7, sp, #0
 8011b1a:	6078      	str	r0, [r7, #4]
 8011b1c:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8011b1e:	687a      	ldr	r2, [r7, #4]
 8011b20:	683b      	ldr	r3, [r7, #0]
 8011b22:	fbb2 f3f3 	udiv	r3, r2, r3
 8011b26:	4a07      	ldr	r2, [pc, #28]	; (8011b44 <LL_InitTick+0x30>)
 8011b28:	3b01      	subs	r3, #1
 8011b2a:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 8011b2c:	4b05      	ldr	r3, [pc, #20]	; (8011b44 <LL_InitTick+0x30>)
 8011b2e:	2200      	movs	r2, #0
 8011b30:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8011b32:	4b04      	ldr	r3, [pc, #16]	; (8011b44 <LL_InitTick+0x30>)
 8011b34:	2205      	movs	r2, #5
 8011b36:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 8011b38:	bf00      	nop
 8011b3a:	370c      	adds	r7, #12
 8011b3c:	46bd      	mov	sp, r7
 8011b3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011b42:	4770      	bx	lr
 8011b44:	e000e010 	.word	0xe000e010

08011b48 <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 8011b48:	b580      	push	{r7, lr}
 8011b4a:	b082      	sub	sp, #8
 8011b4c:	af00      	add	r7, sp, #0
 8011b4e:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 8011b50:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8011b54:	6878      	ldr	r0, [r7, #4]
 8011b56:	f7ff ffdd 	bl	8011b14 <LL_InitTick>
}
 8011b5a:	bf00      	nop
 8011b5c:	3708      	adds	r7, #8
 8011b5e:	46bd      	mov	sp, r7
 8011b60:	bd80      	pop	{r7, pc}
	...

08011b64 <LL_mDelay>:
  *         will configure Systick to 1ms
  * @param  Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
void LL_mDelay(uint32_t Delay)
{
 8011b64:	b480      	push	{r7}
 8011b66:	b085      	sub	sp, #20
 8011b68:	af00      	add	r7, sp, #0
 8011b6a:	6078      	str	r0, [r7, #4]
  __IO uint32_t  tmp = SysTick->CTRL;  /* Clear the COUNTFLAG first */
 8011b6c:	4b10      	ldr	r3, [pc, #64]	; (8011bb0 <LL_mDelay+0x4c>)
 8011b6e:	681b      	ldr	r3, [r3, #0]
 8011b70:	60bb      	str	r3, [r7, #8]
  uint32_t tmpDelay; /* MISRAC2012-Rule-17.8 */
  /* Add this code to indicate that local variable is not used */
  ((void)tmp);
 8011b72:	68bb      	ldr	r3, [r7, #8]
  tmpDelay = Delay;
 8011b74:	687b      	ldr	r3, [r7, #4]
 8011b76:	60fb      	str	r3, [r7, #12]
  /* Add a period to guaranty minimum wait */
  if(tmpDelay < LL_MAX_DELAY)
 8011b78:	68fb      	ldr	r3, [r7, #12]
 8011b7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8011b7e:	d00c      	beq.n	8011b9a <LL_mDelay+0x36>
  {
    tmpDelay++;
 8011b80:	68fb      	ldr	r3, [r7, #12]
 8011b82:	3301      	adds	r3, #1
 8011b84:	60fb      	str	r3, [r7, #12]
  }

  while (tmpDelay != 0U)
 8011b86:	e008      	b.n	8011b9a <LL_mDelay+0x36>
  {
    if((SysTick->CTRL & SysTick_CTRL_COUNTFLAG_Msk) != 0U)
 8011b88:	4b09      	ldr	r3, [pc, #36]	; (8011bb0 <LL_mDelay+0x4c>)
 8011b8a:	681b      	ldr	r3, [r3, #0]
 8011b8c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8011b90:	2b00      	cmp	r3, #0
 8011b92:	d002      	beq.n	8011b9a <LL_mDelay+0x36>
    {
      tmpDelay--;
 8011b94:	68fb      	ldr	r3, [r7, #12]
 8011b96:	3b01      	subs	r3, #1
 8011b98:	60fb      	str	r3, [r7, #12]
  while (tmpDelay != 0U)
 8011b9a:	68fb      	ldr	r3, [r7, #12]
 8011b9c:	2b00      	cmp	r3, #0
 8011b9e:	d1f3      	bne.n	8011b88 <LL_mDelay+0x24>
    }
  }
}
 8011ba0:	bf00      	nop
 8011ba2:	bf00      	nop
 8011ba4:	3714      	adds	r7, #20
 8011ba6:	46bd      	mov	sp, r7
 8011ba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bac:	4770      	bx	lr
 8011bae:	bf00      	nop
 8011bb0:	e000e010 	.word	0xe000e010

08011bb4 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 8011bb4:	b480      	push	{r7}
 8011bb6:	b083      	sub	sp, #12
 8011bb8:	af00      	add	r7, sp, #0
 8011bba:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 8011bbc:	4a04      	ldr	r2, [pc, #16]	; (8011bd0 <LL_SetSystemCoreClock+0x1c>)
 8011bbe:	687b      	ldr	r3, [r7, #4]
 8011bc0:	6013      	str	r3, [r2, #0]
}
 8011bc2:	bf00      	nop
 8011bc4:	370c      	adds	r7, #12
 8011bc6:	46bd      	mov	sp, r7
 8011bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bcc:	4770      	bx	lr
 8011bce:	bf00      	nop
 8011bd0:	20000004 	.word	0x20000004

08011bd4 <__errno>:
 8011bd4:	4b01      	ldr	r3, [pc, #4]	; (8011bdc <__errno+0x8>)
 8011bd6:	6818      	ldr	r0, [r3, #0]
 8011bd8:	4770      	bx	lr
 8011bda:	bf00      	nop
 8011bdc:	20000020 	.word	0x20000020

08011be0 <__libc_init_array>:
 8011be0:	b570      	push	{r4, r5, r6, lr}
 8011be2:	4d0d      	ldr	r5, [pc, #52]	; (8011c18 <__libc_init_array+0x38>)
 8011be4:	4c0d      	ldr	r4, [pc, #52]	; (8011c1c <__libc_init_array+0x3c>)
 8011be6:	1b64      	subs	r4, r4, r5
 8011be8:	10a4      	asrs	r4, r4, #2
 8011bea:	2600      	movs	r6, #0
 8011bec:	42a6      	cmp	r6, r4
 8011bee:	d109      	bne.n	8011c04 <__libc_init_array+0x24>
 8011bf0:	4d0b      	ldr	r5, [pc, #44]	; (8011c20 <__libc_init_array+0x40>)
 8011bf2:	4c0c      	ldr	r4, [pc, #48]	; (8011c24 <__libc_init_array+0x44>)
 8011bf4:	f005 ff6e 	bl	8017ad4 <_init>
 8011bf8:	1b64      	subs	r4, r4, r5
 8011bfa:	10a4      	asrs	r4, r4, #2
 8011bfc:	2600      	movs	r6, #0
 8011bfe:	42a6      	cmp	r6, r4
 8011c00:	d105      	bne.n	8011c0e <__libc_init_array+0x2e>
 8011c02:	bd70      	pop	{r4, r5, r6, pc}
 8011c04:	f855 3b04 	ldr.w	r3, [r5], #4
 8011c08:	4798      	blx	r3
 8011c0a:	3601      	adds	r6, #1
 8011c0c:	e7ee      	b.n	8011bec <__libc_init_array+0xc>
 8011c0e:	f855 3b04 	ldr.w	r3, [r5], #4
 8011c12:	4798      	blx	r3
 8011c14:	3601      	adds	r6, #1
 8011c16:	e7f2      	b.n	8011bfe <__libc_init_array+0x1e>
 8011c18:	08018938 	.word	0x08018938
 8011c1c:	08018938 	.word	0x08018938
 8011c20:	08018938 	.word	0x08018938
 8011c24:	0801893c 	.word	0x0801893c

08011c28 <memcpy>:
 8011c28:	440a      	add	r2, r1
 8011c2a:	4291      	cmp	r1, r2
 8011c2c:	f100 33ff 	add.w	r3, r0, #4294967295
 8011c30:	d100      	bne.n	8011c34 <memcpy+0xc>
 8011c32:	4770      	bx	lr
 8011c34:	b510      	push	{r4, lr}
 8011c36:	f811 4b01 	ldrb.w	r4, [r1], #1
 8011c3a:	f803 4f01 	strb.w	r4, [r3, #1]!
 8011c3e:	4291      	cmp	r1, r2
 8011c40:	d1f9      	bne.n	8011c36 <memcpy+0xe>
 8011c42:	bd10      	pop	{r4, pc}

08011c44 <memset>:
 8011c44:	4402      	add	r2, r0
 8011c46:	4603      	mov	r3, r0
 8011c48:	4293      	cmp	r3, r2
 8011c4a:	d100      	bne.n	8011c4e <memset+0xa>
 8011c4c:	4770      	bx	lr
 8011c4e:	f803 1b01 	strb.w	r1, [r3], #1
 8011c52:	e7f9      	b.n	8011c48 <memset+0x4>

08011c54 <__cvt>:
 8011c54:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011c58:	ec55 4b10 	vmov	r4, r5, d0
 8011c5c:	2d00      	cmp	r5, #0
 8011c5e:	460e      	mov	r6, r1
 8011c60:	4619      	mov	r1, r3
 8011c62:	462b      	mov	r3, r5
 8011c64:	bfbb      	ittet	lt
 8011c66:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8011c6a:	461d      	movlt	r5, r3
 8011c6c:	2300      	movge	r3, #0
 8011c6e:	232d      	movlt	r3, #45	; 0x2d
 8011c70:	700b      	strb	r3, [r1, #0]
 8011c72:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8011c74:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8011c78:	4691      	mov	r9, r2
 8011c7a:	f023 0820 	bic.w	r8, r3, #32
 8011c7e:	bfbc      	itt	lt
 8011c80:	4622      	movlt	r2, r4
 8011c82:	4614      	movlt	r4, r2
 8011c84:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011c88:	d005      	beq.n	8011c96 <__cvt+0x42>
 8011c8a:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 8011c8e:	d100      	bne.n	8011c92 <__cvt+0x3e>
 8011c90:	3601      	adds	r6, #1
 8011c92:	2102      	movs	r1, #2
 8011c94:	e000      	b.n	8011c98 <__cvt+0x44>
 8011c96:	2103      	movs	r1, #3
 8011c98:	ab03      	add	r3, sp, #12
 8011c9a:	9301      	str	r3, [sp, #4]
 8011c9c:	ab02      	add	r3, sp, #8
 8011c9e:	9300      	str	r3, [sp, #0]
 8011ca0:	ec45 4b10 	vmov	d0, r4, r5
 8011ca4:	4653      	mov	r3, sl
 8011ca6:	4632      	mov	r2, r6
 8011ca8:	f001 ffe6 	bl	8013c78 <_dtoa_r>
 8011cac:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 8011cb0:	4607      	mov	r7, r0
 8011cb2:	d102      	bne.n	8011cba <__cvt+0x66>
 8011cb4:	f019 0f01 	tst.w	r9, #1
 8011cb8:	d022      	beq.n	8011d00 <__cvt+0xac>
 8011cba:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8011cbe:	eb07 0906 	add.w	r9, r7, r6
 8011cc2:	d110      	bne.n	8011ce6 <__cvt+0x92>
 8011cc4:	783b      	ldrb	r3, [r7, #0]
 8011cc6:	2b30      	cmp	r3, #48	; 0x30
 8011cc8:	d10a      	bne.n	8011ce0 <__cvt+0x8c>
 8011cca:	2200      	movs	r2, #0
 8011ccc:	2300      	movs	r3, #0
 8011cce:	4620      	mov	r0, r4
 8011cd0:	4629      	mov	r1, r5
 8011cd2:	f7ee ff21 	bl	8000b18 <__aeabi_dcmpeq>
 8011cd6:	b918      	cbnz	r0, 8011ce0 <__cvt+0x8c>
 8011cd8:	f1c6 0601 	rsb	r6, r6, #1
 8011cdc:	f8ca 6000 	str.w	r6, [sl]
 8011ce0:	f8da 3000 	ldr.w	r3, [sl]
 8011ce4:	4499      	add	r9, r3
 8011ce6:	2200      	movs	r2, #0
 8011ce8:	2300      	movs	r3, #0
 8011cea:	4620      	mov	r0, r4
 8011cec:	4629      	mov	r1, r5
 8011cee:	f7ee ff13 	bl	8000b18 <__aeabi_dcmpeq>
 8011cf2:	b108      	cbz	r0, 8011cf8 <__cvt+0xa4>
 8011cf4:	f8cd 900c 	str.w	r9, [sp, #12]
 8011cf8:	2230      	movs	r2, #48	; 0x30
 8011cfa:	9b03      	ldr	r3, [sp, #12]
 8011cfc:	454b      	cmp	r3, r9
 8011cfe:	d307      	bcc.n	8011d10 <__cvt+0xbc>
 8011d00:	9b03      	ldr	r3, [sp, #12]
 8011d02:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8011d04:	1bdb      	subs	r3, r3, r7
 8011d06:	4638      	mov	r0, r7
 8011d08:	6013      	str	r3, [r2, #0]
 8011d0a:	b004      	add	sp, #16
 8011d0c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011d10:	1c59      	adds	r1, r3, #1
 8011d12:	9103      	str	r1, [sp, #12]
 8011d14:	701a      	strb	r2, [r3, #0]
 8011d16:	e7f0      	b.n	8011cfa <__cvt+0xa6>

08011d18 <__exponent>:
 8011d18:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8011d1a:	4603      	mov	r3, r0
 8011d1c:	2900      	cmp	r1, #0
 8011d1e:	bfb8      	it	lt
 8011d20:	4249      	neglt	r1, r1
 8011d22:	f803 2b02 	strb.w	r2, [r3], #2
 8011d26:	bfb4      	ite	lt
 8011d28:	222d      	movlt	r2, #45	; 0x2d
 8011d2a:	222b      	movge	r2, #43	; 0x2b
 8011d2c:	2909      	cmp	r1, #9
 8011d2e:	7042      	strb	r2, [r0, #1]
 8011d30:	dd2a      	ble.n	8011d88 <__exponent+0x70>
 8011d32:	f10d 0407 	add.w	r4, sp, #7
 8011d36:	46a4      	mov	ip, r4
 8011d38:	270a      	movs	r7, #10
 8011d3a:	46a6      	mov	lr, r4
 8011d3c:	460a      	mov	r2, r1
 8011d3e:	fb91 f6f7 	sdiv	r6, r1, r7
 8011d42:	fb07 1516 	mls	r5, r7, r6, r1
 8011d46:	3530      	adds	r5, #48	; 0x30
 8011d48:	2a63      	cmp	r2, #99	; 0x63
 8011d4a:	f104 34ff 	add.w	r4, r4, #4294967295
 8011d4e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 8011d52:	4631      	mov	r1, r6
 8011d54:	dcf1      	bgt.n	8011d3a <__exponent+0x22>
 8011d56:	3130      	adds	r1, #48	; 0x30
 8011d58:	f1ae 0502 	sub.w	r5, lr, #2
 8011d5c:	f804 1c01 	strb.w	r1, [r4, #-1]
 8011d60:	1c44      	adds	r4, r0, #1
 8011d62:	4629      	mov	r1, r5
 8011d64:	4561      	cmp	r1, ip
 8011d66:	d30a      	bcc.n	8011d7e <__exponent+0x66>
 8011d68:	f10d 0209 	add.w	r2, sp, #9
 8011d6c:	eba2 020e 	sub.w	r2, r2, lr
 8011d70:	4565      	cmp	r5, ip
 8011d72:	bf88      	it	hi
 8011d74:	2200      	movhi	r2, #0
 8011d76:	4413      	add	r3, r2
 8011d78:	1a18      	subs	r0, r3, r0
 8011d7a:	b003      	add	sp, #12
 8011d7c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011d7e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8011d82:	f804 2f01 	strb.w	r2, [r4, #1]!
 8011d86:	e7ed      	b.n	8011d64 <__exponent+0x4c>
 8011d88:	2330      	movs	r3, #48	; 0x30
 8011d8a:	3130      	adds	r1, #48	; 0x30
 8011d8c:	7083      	strb	r3, [r0, #2]
 8011d8e:	70c1      	strb	r1, [r0, #3]
 8011d90:	1d03      	adds	r3, r0, #4
 8011d92:	e7f1      	b.n	8011d78 <__exponent+0x60>

08011d94 <_printf_float>:
 8011d94:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011d98:	ed2d 8b02 	vpush	{d8}
 8011d9c:	b08d      	sub	sp, #52	; 0x34
 8011d9e:	460c      	mov	r4, r1
 8011da0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8011da4:	4616      	mov	r6, r2
 8011da6:	461f      	mov	r7, r3
 8011da8:	4605      	mov	r5, r0
 8011daa:	f003 fa77 	bl	801529c <_localeconv_r>
 8011dae:	f8d0 a000 	ldr.w	sl, [r0]
 8011db2:	4650      	mov	r0, sl
 8011db4:	f7ee fa34 	bl	8000220 <strlen>
 8011db8:	2300      	movs	r3, #0
 8011dba:	930a      	str	r3, [sp, #40]	; 0x28
 8011dbc:	6823      	ldr	r3, [r4, #0]
 8011dbe:	9305      	str	r3, [sp, #20]
 8011dc0:	f8d8 3000 	ldr.w	r3, [r8]
 8011dc4:	f894 b018 	ldrb.w	fp, [r4, #24]
 8011dc8:	3307      	adds	r3, #7
 8011dca:	f023 0307 	bic.w	r3, r3, #7
 8011dce:	f103 0208 	add.w	r2, r3, #8
 8011dd2:	f8c8 2000 	str.w	r2, [r8]
 8011dd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011dda:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8011dde:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8011de2:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8011de6:	9307      	str	r3, [sp, #28]
 8011de8:	f8cd 8018 	str.w	r8, [sp, #24]
 8011dec:	ee08 0a10 	vmov	s16, r0
 8011df0:	4b9f      	ldr	r3, [pc, #636]	; (8012070 <_printf_float+0x2dc>)
 8011df2:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011df6:	f04f 32ff 	mov.w	r2, #4294967295
 8011dfa:	f7ee febf 	bl	8000b7c <__aeabi_dcmpun>
 8011dfe:	bb88      	cbnz	r0, 8011e64 <_printf_float+0xd0>
 8011e00:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8011e04:	4b9a      	ldr	r3, [pc, #616]	; (8012070 <_printf_float+0x2dc>)
 8011e06:	f04f 32ff 	mov.w	r2, #4294967295
 8011e0a:	f7ee fe99 	bl	8000b40 <__aeabi_dcmple>
 8011e0e:	bb48      	cbnz	r0, 8011e64 <_printf_float+0xd0>
 8011e10:	2200      	movs	r2, #0
 8011e12:	2300      	movs	r3, #0
 8011e14:	4640      	mov	r0, r8
 8011e16:	4649      	mov	r1, r9
 8011e18:	f7ee fe88 	bl	8000b2c <__aeabi_dcmplt>
 8011e1c:	b110      	cbz	r0, 8011e24 <_printf_float+0x90>
 8011e1e:	232d      	movs	r3, #45	; 0x2d
 8011e20:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011e24:	4b93      	ldr	r3, [pc, #588]	; (8012074 <_printf_float+0x2e0>)
 8011e26:	4894      	ldr	r0, [pc, #592]	; (8012078 <_printf_float+0x2e4>)
 8011e28:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8011e2c:	bf94      	ite	ls
 8011e2e:	4698      	movls	r8, r3
 8011e30:	4680      	movhi	r8, r0
 8011e32:	2303      	movs	r3, #3
 8011e34:	6123      	str	r3, [r4, #16]
 8011e36:	9b05      	ldr	r3, [sp, #20]
 8011e38:	f023 0204 	bic.w	r2, r3, #4
 8011e3c:	6022      	str	r2, [r4, #0]
 8011e3e:	f04f 0900 	mov.w	r9, #0
 8011e42:	9700      	str	r7, [sp, #0]
 8011e44:	4633      	mov	r3, r6
 8011e46:	aa0b      	add	r2, sp, #44	; 0x2c
 8011e48:	4621      	mov	r1, r4
 8011e4a:	4628      	mov	r0, r5
 8011e4c:	f000 f9d8 	bl	8012200 <_printf_common>
 8011e50:	3001      	adds	r0, #1
 8011e52:	f040 8090 	bne.w	8011f76 <_printf_float+0x1e2>
 8011e56:	f04f 30ff 	mov.w	r0, #4294967295
 8011e5a:	b00d      	add	sp, #52	; 0x34
 8011e5c:	ecbd 8b02 	vpop	{d8}
 8011e60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011e64:	4642      	mov	r2, r8
 8011e66:	464b      	mov	r3, r9
 8011e68:	4640      	mov	r0, r8
 8011e6a:	4649      	mov	r1, r9
 8011e6c:	f7ee fe86 	bl	8000b7c <__aeabi_dcmpun>
 8011e70:	b140      	cbz	r0, 8011e84 <_printf_float+0xf0>
 8011e72:	464b      	mov	r3, r9
 8011e74:	2b00      	cmp	r3, #0
 8011e76:	bfbc      	itt	lt
 8011e78:	232d      	movlt	r3, #45	; 0x2d
 8011e7a:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8011e7e:	487f      	ldr	r0, [pc, #508]	; (801207c <_printf_float+0x2e8>)
 8011e80:	4b7f      	ldr	r3, [pc, #508]	; (8012080 <_printf_float+0x2ec>)
 8011e82:	e7d1      	b.n	8011e28 <_printf_float+0x94>
 8011e84:	6863      	ldr	r3, [r4, #4]
 8011e86:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8011e8a:	9206      	str	r2, [sp, #24]
 8011e8c:	1c5a      	adds	r2, r3, #1
 8011e8e:	d13f      	bne.n	8011f10 <_printf_float+0x17c>
 8011e90:	2306      	movs	r3, #6
 8011e92:	6063      	str	r3, [r4, #4]
 8011e94:	9b05      	ldr	r3, [sp, #20]
 8011e96:	6861      	ldr	r1, [r4, #4]
 8011e98:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8011e9c:	2300      	movs	r3, #0
 8011e9e:	9303      	str	r3, [sp, #12]
 8011ea0:	ab0a      	add	r3, sp, #40	; 0x28
 8011ea2:	e9cd b301 	strd	fp, r3, [sp, #4]
 8011ea6:	ab09      	add	r3, sp, #36	; 0x24
 8011ea8:	ec49 8b10 	vmov	d0, r8, r9
 8011eac:	9300      	str	r3, [sp, #0]
 8011eae:	6022      	str	r2, [r4, #0]
 8011eb0:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8011eb4:	4628      	mov	r0, r5
 8011eb6:	f7ff fecd 	bl	8011c54 <__cvt>
 8011eba:	9b06      	ldr	r3, [sp, #24]
 8011ebc:	9909      	ldr	r1, [sp, #36]	; 0x24
 8011ebe:	2b47      	cmp	r3, #71	; 0x47
 8011ec0:	4680      	mov	r8, r0
 8011ec2:	d108      	bne.n	8011ed6 <_printf_float+0x142>
 8011ec4:	1cc8      	adds	r0, r1, #3
 8011ec6:	db02      	blt.n	8011ece <_printf_float+0x13a>
 8011ec8:	6863      	ldr	r3, [r4, #4]
 8011eca:	4299      	cmp	r1, r3
 8011ecc:	dd41      	ble.n	8011f52 <_printf_float+0x1be>
 8011ece:	f1ab 0b02 	sub.w	fp, fp, #2
 8011ed2:	fa5f fb8b 	uxtb.w	fp, fp
 8011ed6:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011eda:	d820      	bhi.n	8011f1e <_printf_float+0x18a>
 8011edc:	3901      	subs	r1, #1
 8011ede:	465a      	mov	r2, fp
 8011ee0:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8011ee4:	9109      	str	r1, [sp, #36]	; 0x24
 8011ee6:	f7ff ff17 	bl	8011d18 <__exponent>
 8011eea:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8011eec:	1813      	adds	r3, r2, r0
 8011eee:	2a01      	cmp	r2, #1
 8011ef0:	4681      	mov	r9, r0
 8011ef2:	6123      	str	r3, [r4, #16]
 8011ef4:	dc02      	bgt.n	8011efc <_printf_float+0x168>
 8011ef6:	6822      	ldr	r2, [r4, #0]
 8011ef8:	07d2      	lsls	r2, r2, #31
 8011efa:	d501      	bpl.n	8011f00 <_printf_float+0x16c>
 8011efc:	3301      	adds	r3, #1
 8011efe:	6123      	str	r3, [r4, #16]
 8011f00:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8011f04:	2b00      	cmp	r3, #0
 8011f06:	d09c      	beq.n	8011e42 <_printf_float+0xae>
 8011f08:	232d      	movs	r3, #45	; 0x2d
 8011f0a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8011f0e:	e798      	b.n	8011e42 <_printf_float+0xae>
 8011f10:	9a06      	ldr	r2, [sp, #24]
 8011f12:	2a47      	cmp	r2, #71	; 0x47
 8011f14:	d1be      	bne.n	8011e94 <_printf_float+0x100>
 8011f16:	2b00      	cmp	r3, #0
 8011f18:	d1bc      	bne.n	8011e94 <_printf_float+0x100>
 8011f1a:	2301      	movs	r3, #1
 8011f1c:	e7b9      	b.n	8011e92 <_printf_float+0xfe>
 8011f1e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8011f22:	d118      	bne.n	8011f56 <_printf_float+0x1c2>
 8011f24:	2900      	cmp	r1, #0
 8011f26:	6863      	ldr	r3, [r4, #4]
 8011f28:	dd0b      	ble.n	8011f42 <_printf_float+0x1ae>
 8011f2a:	6121      	str	r1, [r4, #16]
 8011f2c:	b913      	cbnz	r3, 8011f34 <_printf_float+0x1a0>
 8011f2e:	6822      	ldr	r2, [r4, #0]
 8011f30:	07d0      	lsls	r0, r2, #31
 8011f32:	d502      	bpl.n	8011f3a <_printf_float+0x1a6>
 8011f34:	3301      	adds	r3, #1
 8011f36:	440b      	add	r3, r1
 8011f38:	6123      	str	r3, [r4, #16]
 8011f3a:	65a1      	str	r1, [r4, #88]	; 0x58
 8011f3c:	f04f 0900 	mov.w	r9, #0
 8011f40:	e7de      	b.n	8011f00 <_printf_float+0x16c>
 8011f42:	b913      	cbnz	r3, 8011f4a <_printf_float+0x1b6>
 8011f44:	6822      	ldr	r2, [r4, #0]
 8011f46:	07d2      	lsls	r2, r2, #31
 8011f48:	d501      	bpl.n	8011f4e <_printf_float+0x1ba>
 8011f4a:	3302      	adds	r3, #2
 8011f4c:	e7f4      	b.n	8011f38 <_printf_float+0x1a4>
 8011f4e:	2301      	movs	r3, #1
 8011f50:	e7f2      	b.n	8011f38 <_printf_float+0x1a4>
 8011f52:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8011f56:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011f58:	4299      	cmp	r1, r3
 8011f5a:	db05      	blt.n	8011f68 <_printf_float+0x1d4>
 8011f5c:	6823      	ldr	r3, [r4, #0]
 8011f5e:	6121      	str	r1, [r4, #16]
 8011f60:	07d8      	lsls	r0, r3, #31
 8011f62:	d5ea      	bpl.n	8011f3a <_printf_float+0x1a6>
 8011f64:	1c4b      	adds	r3, r1, #1
 8011f66:	e7e7      	b.n	8011f38 <_printf_float+0x1a4>
 8011f68:	2900      	cmp	r1, #0
 8011f6a:	bfd4      	ite	le
 8011f6c:	f1c1 0202 	rsble	r2, r1, #2
 8011f70:	2201      	movgt	r2, #1
 8011f72:	4413      	add	r3, r2
 8011f74:	e7e0      	b.n	8011f38 <_printf_float+0x1a4>
 8011f76:	6823      	ldr	r3, [r4, #0]
 8011f78:	055a      	lsls	r2, r3, #21
 8011f7a:	d407      	bmi.n	8011f8c <_printf_float+0x1f8>
 8011f7c:	6923      	ldr	r3, [r4, #16]
 8011f7e:	4642      	mov	r2, r8
 8011f80:	4631      	mov	r1, r6
 8011f82:	4628      	mov	r0, r5
 8011f84:	47b8      	blx	r7
 8011f86:	3001      	adds	r0, #1
 8011f88:	d12c      	bne.n	8011fe4 <_printf_float+0x250>
 8011f8a:	e764      	b.n	8011e56 <_printf_float+0xc2>
 8011f8c:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8011f90:	f240 80e0 	bls.w	8012154 <_printf_float+0x3c0>
 8011f94:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8011f98:	2200      	movs	r2, #0
 8011f9a:	2300      	movs	r3, #0
 8011f9c:	f7ee fdbc 	bl	8000b18 <__aeabi_dcmpeq>
 8011fa0:	2800      	cmp	r0, #0
 8011fa2:	d034      	beq.n	801200e <_printf_float+0x27a>
 8011fa4:	4a37      	ldr	r2, [pc, #220]	; (8012084 <_printf_float+0x2f0>)
 8011fa6:	2301      	movs	r3, #1
 8011fa8:	4631      	mov	r1, r6
 8011faa:	4628      	mov	r0, r5
 8011fac:	47b8      	blx	r7
 8011fae:	3001      	adds	r0, #1
 8011fb0:	f43f af51 	beq.w	8011e56 <_printf_float+0xc2>
 8011fb4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8011fb8:	429a      	cmp	r2, r3
 8011fba:	db02      	blt.n	8011fc2 <_printf_float+0x22e>
 8011fbc:	6823      	ldr	r3, [r4, #0]
 8011fbe:	07d8      	lsls	r0, r3, #31
 8011fc0:	d510      	bpl.n	8011fe4 <_printf_float+0x250>
 8011fc2:	ee18 3a10 	vmov	r3, s16
 8011fc6:	4652      	mov	r2, sl
 8011fc8:	4631      	mov	r1, r6
 8011fca:	4628      	mov	r0, r5
 8011fcc:	47b8      	blx	r7
 8011fce:	3001      	adds	r0, #1
 8011fd0:	f43f af41 	beq.w	8011e56 <_printf_float+0xc2>
 8011fd4:	f04f 0800 	mov.w	r8, #0
 8011fd8:	f104 091a 	add.w	r9, r4, #26
 8011fdc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8011fde:	3b01      	subs	r3, #1
 8011fe0:	4543      	cmp	r3, r8
 8011fe2:	dc09      	bgt.n	8011ff8 <_printf_float+0x264>
 8011fe4:	6823      	ldr	r3, [r4, #0]
 8011fe6:	079b      	lsls	r3, r3, #30
 8011fe8:	f100 8105 	bmi.w	80121f6 <_printf_float+0x462>
 8011fec:	68e0      	ldr	r0, [r4, #12]
 8011fee:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8011ff0:	4298      	cmp	r0, r3
 8011ff2:	bfb8      	it	lt
 8011ff4:	4618      	movlt	r0, r3
 8011ff6:	e730      	b.n	8011e5a <_printf_float+0xc6>
 8011ff8:	2301      	movs	r3, #1
 8011ffa:	464a      	mov	r2, r9
 8011ffc:	4631      	mov	r1, r6
 8011ffe:	4628      	mov	r0, r5
 8012000:	47b8      	blx	r7
 8012002:	3001      	adds	r0, #1
 8012004:	f43f af27 	beq.w	8011e56 <_printf_float+0xc2>
 8012008:	f108 0801 	add.w	r8, r8, #1
 801200c:	e7e6      	b.n	8011fdc <_printf_float+0x248>
 801200e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8012010:	2b00      	cmp	r3, #0
 8012012:	dc39      	bgt.n	8012088 <_printf_float+0x2f4>
 8012014:	4a1b      	ldr	r2, [pc, #108]	; (8012084 <_printf_float+0x2f0>)
 8012016:	2301      	movs	r3, #1
 8012018:	4631      	mov	r1, r6
 801201a:	4628      	mov	r0, r5
 801201c:	47b8      	blx	r7
 801201e:	3001      	adds	r0, #1
 8012020:	f43f af19 	beq.w	8011e56 <_printf_float+0xc2>
 8012024:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8012028:	4313      	orrs	r3, r2
 801202a:	d102      	bne.n	8012032 <_printf_float+0x29e>
 801202c:	6823      	ldr	r3, [r4, #0]
 801202e:	07d9      	lsls	r1, r3, #31
 8012030:	d5d8      	bpl.n	8011fe4 <_printf_float+0x250>
 8012032:	ee18 3a10 	vmov	r3, s16
 8012036:	4652      	mov	r2, sl
 8012038:	4631      	mov	r1, r6
 801203a:	4628      	mov	r0, r5
 801203c:	47b8      	blx	r7
 801203e:	3001      	adds	r0, #1
 8012040:	f43f af09 	beq.w	8011e56 <_printf_float+0xc2>
 8012044:	f04f 0900 	mov.w	r9, #0
 8012048:	f104 0a1a 	add.w	sl, r4, #26
 801204c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801204e:	425b      	negs	r3, r3
 8012050:	454b      	cmp	r3, r9
 8012052:	dc01      	bgt.n	8012058 <_printf_float+0x2c4>
 8012054:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012056:	e792      	b.n	8011f7e <_printf_float+0x1ea>
 8012058:	2301      	movs	r3, #1
 801205a:	4652      	mov	r2, sl
 801205c:	4631      	mov	r1, r6
 801205e:	4628      	mov	r0, r5
 8012060:	47b8      	blx	r7
 8012062:	3001      	adds	r0, #1
 8012064:	f43f aef7 	beq.w	8011e56 <_printf_float+0xc2>
 8012068:	f109 0901 	add.w	r9, r9, #1
 801206c:	e7ee      	b.n	801204c <_printf_float+0x2b8>
 801206e:	bf00      	nop
 8012070:	7fefffff 	.word	0x7fefffff
 8012074:	080182a8 	.word	0x080182a8
 8012078:	080182ac 	.word	0x080182ac
 801207c:	080182b4 	.word	0x080182b4
 8012080:	080182b0 	.word	0x080182b0
 8012084:	080182b8 	.word	0x080182b8
 8012088:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 801208a:	6da3      	ldr	r3, [r4, #88]	; 0x58
 801208c:	429a      	cmp	r2, r3
 801208e:	bfa8      	it	ge
 8012090:	461a      	movge	r2, r3
 8012092:	2a00      	cmp	r2, #0
 8012094:	4691      	mov	r9, r2
 8012096:	dc37      	bgt.n	8012108 <_printf_float+0x374>
 8012098:	f04f 0b00 	mov.w	fp, #0
 801209c:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80120a0:	f104 021a 	add.w	r2, r4, #26
 80120a4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 80120a6:	9305      	str	r3, [sp, #20]
 80120a8:	eba3 0309 	sub.w	r3, r3, r9
 80120ac:	455b      	cmp	r3, fp
 80120ae:	dc33      	bgt.n	8012118 <_printf_float+0x384>
 80120b0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80120b4:	429a      	cmp	r2, r3
 80120b6:	db3b      	blt.n	8012130 <_printf_float+0x39c>
 80120b8:	6823      	ldr	r3, [r4, #0]
 80120ba:	07da      	lsls	r2, r3, #31
 80120bc:	d438      	bmi.n	8012130 <_printf_float+0x39c>
 80120be:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80120c0:	9b05      	ldr	r3, [sp, #20]
 80120c2:	9909      	ldr	r1, [sp, #36]	; 0x24
 80120c4:	1ad3      	subs	r3, r2, r3
 80120c6:	eba2 0901 	sub.w	r9, r2, r1
 80120ca:	4599      	cmp	r9, r3
 80120cc:	bfa8      	it	ge
 80120ce:	4699      	movge	r9, r3
 80120d0:	f1b9 0f00 	cmp.w	r9, #0
 80120d4:	dc35      	bgt.n	8012142 <_printf_float+0x3ae>
 80120d6:	f04f 0800 	mov.w	r8, #0
 80120da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80120de:	f104 0a1a 	add.w	sl, r4, #26
 80120e2:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80120e6:	1a9b      	subs	r3, r3, r2
 80120e8:	eba3 0309 	sub.w	r3, r3, r9
 80120ec:	4543      	cmp	r3, r8
 80120ee:	f77f af79 	ble.w	8011fe4 <_printf_float+0x250>
 80120f2:	2301      	movs	r3, #1
 80120f4:	4652      	mov	r2, sl
 80120f6:	4631      	mov	r1, r6
 80120f8:	4628      	mov	r0, r5
 80120fa:	47b8      	blx	r7
 80120fc:	3001      	adds	r0, #1
 80120fe:	f43f aeaa 	beq.w	8011e56 <_printf_float+0xc2>
 8012102:	f108 0801 	add.w	r8, r8, #1
 8012106:	e7ec      	b.n	80120e2 <_printf_float+0x34e>
 8012108:	4613      	mov	r3, r2
 801210a:	4631      	mov	r1, r6
 801210c:	4642      	mov	r2, r8
 801210e:	4628      	mov	r0, r5
 8012110:	47b8      	blx	r7
 8012112:	3001      	adds	r0, #1
 8012114:	d1c0      	bne.n	8012098 <_printf_float+0x304>
 8012116:	e69e      	b.n	8011e56 <_printf_float+0xc2>
 8012118:	2301      	movs	r3, #1
 801211a:	4631      	mov	r1, r6
 801211c:	4628      	mov	r0, r5
 801211e:	9205      	str	r2, [sp, #20]
 8012120:	47b8      	blx	r7
 8012122:	3001      	adds	r0, #1
 8012124:	f43f ae97 	beq.w	8011e56 <_printf_float+0xc2>
 8012128:	9a05      	ldr	r2, [sp, #20]
 801212a:	f10b 0b01 	add.w	fp, fp, #1
 801212e:	e7b9      	b.n	80120a4 <_printf_float+0x310>
 8012130:	ee18 3a10 	vmov	r3, s16
 8012134:	4652      	mov	r2, sl
 8012136:	4631      	mov	r1, r6
 8012138:	4628      	mov	r0, r5
 801213a:	47b8      	blx	r7
 801213c:	3001      	adds	r0, #1
 801213e:	d1be      	bne.n	80120be <_printf_float+0x32a>
 8012140:	e689      	b.n	8011e56 <_printf_float+0xc2>
 8012142:	9a05      	ldr	r2, [sp, #20]
 8012144:	464b      	mov	r3, r9
 8012146:	4442      	add	r2, r8
 8012148:	4631      	mov	r1, r6
 801214a:	4628      	mov	r0, r5
 801214c:	47b8      	blx	r7
 801214e:	3001      	adds	r0, #1
 8012150:	d1c1      	bne.n	80120d6 <_printf_float+0x342>
 8012152:	e680      	b.n	8011e56 <_printf_float+0xc2>
 8012154:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8012156:	2a01      	cmp	r2, #1
 8012158:	dc01      	bgt.n	801215e <_printf_float+0x3ca>
 801215a:	07db      	lsls	r3, r3, #31
 801215c:	d538      	bpl.n	80121d0 <_printf_float+0x43c>
 801215e:	2301      	movs	r3, #1
 8012160:	4642      	mov	r2, r8
 8012162:	4631      	mov	r1, r6
 8012164:	4628      	mov	r0, r5
 8012166:	47b8      	blx	r7
 8012168:	3001      	adds	r0, #1
 801216a:	f43f ae74 	beq.w	8011e56 <_printf_float+0xc2>
 801216e:	ee18 3a10 	vmov	r3, s16
 8012172:	4652      	mov	r2, sl
 8012174:	4631      	mov	r1, r6
 8012176:	4628      	mov	r0, r5
 8012178:	47b8      	blx	r7
 801217a:	3001      	adds	r0, #1
 801217c:	f43f ae6b 	beq.w	8011e56 <_printf_float+0xc2>
 8012180:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8012184:	2200      	movs	r2, #0
 8012186:	2300      	movs	r3, #0
 8012188:	f7ee fcc6 	bl	8000b18 <__aeabi_dcmpeq>
 801218c:	b9d8      	cbnz	r0, 80121c6 <_printf_float+0x432>
 801218e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8012190:	f108 0201 	add.w	r2, r8, #1
 8012194:	3b01      	subs	r3, #1
 8012196:	4631      	mov	r1, r6
 8012198:	4628      	mov	r0, r5
 801219a:	47b8      	blx	r7
 801219c:	3001      	adds	r0, #1
 801219e:	d10e      	bne.n	80121be <_printf_float+0x42a>
 80121a0:	e659      	b.n	8011e56 <_printf_float+0xc2>
 80121a2:	2301      	movs	r3, #1
 80121a4:	4652      	mov	r2, sl
 80121a6:	4631      	mov	r1, r6
 80121a8:	4628      	mov	r0, r5
 80121aa:	47b8      	blx	r7
 80121ac:	3001      	adds	r0, #1
 80121ae:	f43f ae52 	beq.w	8011e56 <_printf_float+0xc2>
 80121b2:	f108 0801 	add.w	r8, r8, #1
 80121b6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80121b8:	3b01      	subs	r3, #1
 80121ba:	4543      	cmp	r3, r8
 80121bc:	dcf1      	bgt.n	80121a2 <_printf_float+0x40e>
 80121be:	464b      	mov	r3, r9
 80121c0:	f104 0250 	add.w	r2, r4, #80	; 0x50
 80121c4:	e6dc      	b.n	8011f80 <_printf_float+0x1ec>
 80121c6:	f04f 0800 	mov.w	r8, #0
 80121ca:	f104 0a1a 	add.w	sl, r4, #26
 80121ce:	e7f2      	b.n	80121b6 <_printf_float+0x422>
 80121d0:	2301      	movs	r3, #1
 80121d2:	4642      	mov	r2, r8
 80121d4:	e7df      	b.n	8012196 <_printf_float+0x402>
 80121d6:	2301      	movs	r3, #1
 80121d8:	464a      	mov	r2, r9
 80121da:	4631      	mov	r1, r6
 80121dc:	4628      	mov	r0, r5
 80121de:	47b8      	blx	r7
 80121e0:	3001      	adds	r0, #1
 80121e2:	f43f ae38 	beq.w	8011e56 <_printf_float+0xc2>
 80121e6:	f108 0801 	add.w	r8, r8, #1
 80121ea:	68e3      	ldr	r3, [r4, #12]
 80121ec:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80121ee:	1a5b      	subs	r3, r3, r1
 80121f0:	4543      	cmp	r3, r8
 80121f2:	dcf0      	bgt.n	80121d6 <_printf_float+0x442>
 80121f4:	e6fa      	b.n	8011fec <_printf_float+0x258>
 80121f6:	f04f 0800 	mov.w	r8, #0
 80121fa:	f104 0919 	add.w	r9, r4, #25
 80121fe:	e7f4      	b.n	80121ea <_printf_float+0x456>

08012200 <_printf_common>:
 8012200:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8012204:	4616      	mov	r6, r2
 8012206:	4699      	mov	r9, r3
 8012208:	688a      	ldr	r2, [r1, #8]
 801220a:	690b      	ldr	r3, [r1, #16]
 801220c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8012210:	4293      	cmp	r3, r2
 8012212:	bfb8      	it	lt
 8012214:	4613      	movlt	r3, r2
 8012216:	6033      	str	r3, [r6, #0]
 8012218:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 801221c:	4607      	mov	r7, r0
 801221e:	460c      	mov	r4, r1
 8012220:	b10a      	cbz	r2, 8012226 <_printf_common+0x26>
 8012222:	3301      	adds	r3, #1
 8012224:	6033      	str	r3, [r6, #0]
 8012226:	6823      	ldr	r3, [r4, #0]
 8012228:	0699      	lsls	r1, r3, #26
 801222a:	bf42      	ittt	mi
 801222c:	6833      	ldrmi	r3, [r6, #0]
 801222e:	3302      	addmi	r3, #2
 8012230:	6033      	strmi	r3, [r6, #0]
 8012232:	6825      	ldr	r5, [r4, #0]
 8012234:	f015 0506 	ands.w	r5, r5, #6
 8012238:	d106      	bne.n	8012248 <_printf_common+0x48>
 801223a:	f104 0a19 	add.w	sl, r4, #25
 801223e:	68e3      	ldr	r3, [r4, #12]
 8012240:	6832      	ldr	r2, [r6, #0]
 8012242:	1a9b      	subs	r3, r3, r2
 8012244:	42ab      	cmp	r3, r5
 8012246:	dc26      	bgt.n	8012296 <_printf_common+0x96>
 8012248:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 801224c:	1e13      	subs	r3, r2, #0
 801224e:	6822      	ldr	r2, [r4, #0]
 8012250:	bf18      	it	ne
 8012252:	2301      	movne	r3, #1
 8012254:	0692      	lsls	r2, r2, #26
 8012256:	d42b      	bmi.n	80122b0 <_printf_common+0xb0>
 8012258:	f104 0243 	add.w	r2, r4, #67	; 0x43
 801225c:	4649      	mov	r1, r9
 801225e:	4638      	mov	r0, r7
 8012260:	47c0      	blx	r8
 8012262:	3001      	adds	r0, #1
 8012264:	d01e      	beq.n	80122a4 <_printf_common+0xa4>
 8012266:	6823      	ldr	r3, [r4, #0]
 8012268:	68e5      	ldr	r5, [r4, #12]
 801226a:	6832      	ldr	r2, [r6, #0]
 801226c:	f003 0306 	and.w	r3, r3, #6
 8012270:	2b04      	cmp	r3, #4
 8012272:	bf08      	it	eq
 8012274:	1aad      	subeq	r5, r5, r2
 8012276:	68a3      	ldr	r3, [r4, #8]
 8012278:	6922      	ldr	r2, [r4, #16]
 801227a:	bf0c      	ite	eq
 801227c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8012280:	2500      	movne	r5, #0
 8012282:	4293      	cmp	r3, r2
 8012284:	bfc4      	itt	gt
 8012286:	1a9b      	subgt	r3, r3, r2
 8012288:	18ed      	addgt	r5, r5, r3
 801228a:	2600      	movs	r6, #0
 801228c:	341a      	adds	r4, #26
 801228e:	42b5      	cmp	r5, r6
 8012290:	d11a      	bne.n	80122c8 <_printf_common+0xc8>
 8012292:	2000      	movs	r0, #0
 8012294:	e008      	b.n	80122a8 <_printf_common+0xa8>
 8012296:	2301      	movs	r3, #1
 8012298:	4652      	mov	r2, sl
 801229a:	4649      	mov	r1, r9
 801229c:	4638      	mov	r0, r7
 801229e:	47c0      	blx	r8
 80122a0:	3001      	adds	r0, #1
 80122a2:	d103      	bne.n	80122ac <_printf_common+0xac>
 80122a4:	f04f 30ff 	mov.w	r0, #4294967295
 80122a8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80122ac:	3501      	adds	r5, #1
 80122ae:	e7c6      	b.n	801223e <_printf_common+0x3e>
 80122b0:	18e1      	adds	r1, r4, r3
 80122b2:	1c5a      	adds	r2, r3, #1
 80122b4:	2030      	movs	r0, #48	; 0x30
 80122b6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80122ba:	4422      	add	r2, r4
 80122bc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80122c0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80122c4:	3302      	adds	r3, #2
 80122c6:	e7c7      	b.n	8012258 <_printf_common+0x58>
 80122c8:	2301      	movs	r3, #1
 80122ca:	4622      	mov	r2, r4
 80122cc:	4649      	mov	r1, r9
 80122ce:	4638      	mov	r0, r7
 80122d0:	47c0      	blx	r8
 80122d2:	3001      	adds	r0, #1
 80122d4:	d0e6      	beq.n	80122a4 <_printf_common+0xa4>
 80122d6:	3601      	adds	r6, #1
 80122d8:	e7d9      	b.n	801228e <_printf_common+0x8e>
	...

080122dc <_printf_i>:
 80122dc:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80122e0:	460c      	mov	r4, r1
 80122e2:	4691      	mov	r9, r2
 80122e4:	7e27      	ldrb	r7, [r4, #24]
 80122e6:	990c      	ldr	r1, [sp, #48]	; 0x30
 80122e8:	2f78      	cmp	r7, #120	; 0x78
 80122ea:	4680      	mov	r8, r0
 80122ec:	469a      	mov	sl, r3
 80122ee:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80122f2:	d807      	bhi.n	8012304 <_printf_i+0x28>
 80122f4:	2f62      	cmp	r7, #98	; 0x62
 80122f6:	d80a      	bhi.n	801230e <_printf_i+0x32>
 80122f8:	2f00      	cmp	r7, #0
 80122fa:	f000 80d8 	beq.w	80124ae <_printf_i+0x1d2>
 80122fe:	2f58      	cmp	r7, #88	; 0x58
 8012300:	f000 80a3 	beq.w	801244a <_printf_i+0x16e>
 8012304:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8012308:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 801230c:	e03a      	b.n	8012384 <_printf_i+0xa8>
 801230e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8012312:	2b15      	cmp	r3, #21
 8012314:	d8f6      	bhi.n	8012304 <_printf_i+0x28>
 8012316:	a001      	add	r0, pc, #4	; (adr r0, 801231c <_printf_i+0x40>)
 8012318:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 801231c:	08012375 	.word	0x08012375
 8012320:	08012389 	.word	0x08012389
 8012324:	08012305 	.word	0x08012305
 8012328:	08012305 	.word	0x08012305
 801232c:	08012305 	.word	0x08012305
 8012330:	08012305 	.word	0x08012305
 8012334:	08012389 	.word	0x08012389
 8012338:	08012305 	.word	0x08012305
 801233c:	08012305 	.word	0x08012305
 8012340:	08012305 	.word	0x08012305
 8012344:	08012305 	.word	0x08012305
 8012348:	08012495 	.word	0x08012495
 801234c:	080123b9 	.word	0x080123b9
 8012350:	08012477 	.word	0x08012477
 8012354:	08012305 	.word	0x08012305
 8012358:	08012305 	.word	0x08012305
 801235c:	080124b7 	.word	0x080124b7
 8012360:	08012305 	.word	0x08012305
 8012364:	080123b9 	.word	0x080123b9
 8012368:	08012305 	.word	0x08012305
 801236c:	08012305 	.word	0x08012305
 8012370:	0801247f 	.word	0x0801247f
 8012374:	680b      	ldr	r3, [r1, #0]
 8012376:	1d1a      	adds	r2, r3, #4
 8012378:	681b      	ldr	r3, [r3, #0]
 801237a:	600a      	str	r2, [r1, #0]
 801237c:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8012380:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8012384:	2301      	movs	r3, #1
 8012386:	e0a3      	b.n	80124d0 <_printf_i+0x1f4>
 8012388:	6825      	ldr	r5, [r4, #0]
 801238a:	6808      	ldr	r0, [r1, #0]
 801238c:	062e      	lsls	r6, r5, #24
 801238e:	f100 0304 	add.w	r3, r0, #4
 8012392:	d50a      	bpl.n	80123aa <_printf_i+0xce>
 8012394:	6805      	ldr	r5, [r0, #0]
 8012396:	600b      	str	r3, [r1, #0]
 8012398:	2d00      	cmp	r5, #0
 801239a:	da03      	bge.n	80123a4 <_printf_i+0xc8>
 801239c:	232d      	movs	r3, #45	; 0x2d
 801239e:	426d      	negs	r5, r5
 80123a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80123a4:	485e      	ldr	r0, [pc, #376]	; (8012520 <_printf_i+0x244>)
 80123a6:	230a      	movs	r3, #10
 80123a8:	e019      	b.n	80123de <_printf_i+0x102>
 80123aa:	f015 0f40 	tst.w	r5, #64	; 0x40
 80123ae:	6805      	ldr	r5, [r0, #0]
 80123b0:	600b      	str	r3, [r1, #0]
 80123b2:	bf18      	it	ne
 80123b4:	b22d      	sxthne	r5, r5
 80123b6:	e7ef      	b.n	8012398 <_printf_i+0xbc>
 80123b8:	680b      	ldr	r3, [r1, #0]
 80123ba:	6825      	ldr	r5, [r4, #0]
 80123bc:	1d18      	adds	r0, r3, #4
 80123be:	6008      	str	r0, [r1, #0]
 80123c0:	0628      	lsls	r0, r5, #24
 80123c2:	d501      	bpl.n	80123c8 <_printf_i+0xec>
 80123c4:	681d      	ldr	r5, [r3, #0]
 80123c6:	e002      	b.n	80123ce <_printf_i+0xf2>
 80123c8:	0669      	lsls	r1, r5, #25
 80123ca:	d5fb      	bpl.n	80123c4 <_printf_i+0xe8>
 80123cc:	881d      	ldrh	r5, [r3, #0]
 80123ce:	4854      	ldr	r0, [pc, #336]	; (8012520 <_printf_i+0x244>)
 80123d0:	2f6f      	cmp	r7, #111	; 0x6f
 80123d2:	bf0c      	ite	eq
 80123d4:	2308      	moveq	r3, #8
 80123d6:	230a      	movne	r3, #10
 80123d8:	2100      	movs	r1, #0
 80123da:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80123de:	6866      	ldr	r6, [r4, #4]
 80123e0:	60a6      	str	r6, [r4, #8]
 80123e2:	2e00      	cmp	r6, #0
 80123e4:	bfa2      	ittt	ge
 80123e6:	6821      	ldrge	r1, [r4, #0]
 80123e8:	f021 0104 	bicge.w	r1, r1, #4
 80123ec:	6021      	strge	r1, [r4, #0]
 80123ee:	b90d      	cbnz	r5, 80123f4 <_printf_i+0x118>
 80123f0:	2e00      	cmp	r6, #0
 80123f2:	d04d      	beq.n	8012490 <_printf_i+0x1b4>
 80123f4:	4616      	mov	r6, r2
 80123f6:	fbb5 f1f3 	udiv	r1, r5, r3
 80123fa:	fb03 5711 	mls	r7, r3, r1, r5
 80123fe:	5dc7      	ldrb	r7, [r0, r7]
 8012400:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8012404:	462f      	mov	r7, r5
 8012406:	42bb      	cmp	r3, r7
 8012408:	460d      	mov	r5, r1
 801240a:	d9f4      	bls.n	80123f6 <_printf_i+0x11a>
 801240c:	2b08      	cmp	r3, #8
 801240e:	d10b      	bne.n	8012428 <_printf_i+0x14c>
 8012410:	6823      	ldr	r3, [r4, #0]
 8012412:	07df      	lsls	r7, r3, #31
 8012414:	d508      	bpl.n	8012428 <_printf_i+0x14c>
 8012416:	6923      	ldr	r3, [r4, #16]
 8012418:	6861      	ldr	r1, [r4, #4]
 801241a:	4299      	cmp	r1, r3
 801241c:	bfde      	ittt	le
 801241e:	2330      	movle	r3, #48	; 0x30
 8012420:	f806 3c01 	strble.w	r3, [r6, #-1]
 8012424:	f106 36ff 	addle.w	r6, r6, #4294967295
 8012428:	1b92      	subs	r2, r2, r6
 801242a:	6122      	str	r2, [r4, #16]
 801242c:	f8cd a000 	str.w	sl, [sp]
 8012430:	464b      	mov	r3, r9
 8012432:	aa03      	add	r2, sp, #12
 8012434:	4621      	mov	r1, r4
 8012436:	4640      	mov	r0, r8
 8012438:	f7ff fee2 	bl	8012200 <_printf_common>
 801243c:	3001      	adds	r0, #1
 801243e:	d14c      	bne.n	80124da <_printf_i+0x1fe>
 8012440:	f04f 30ff 	mov.w	r0, #4294967295
 8012444:	b004      	add	sp, #16
 8012446:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801244a:	4835      	ldr	r0, [pc, #212]	; (8012520 <_printf_i+0x244>)
 801244c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8012450:	6823      	ldr	r3, [r4, #0]
 8012452:	680e      	ldr	r6, [r1, #0]
 8012454:	061f      	lsls	r7, r3, #24
 8012456:	f856 5b04 	ldr.w	r5, [r6], #4
 801245a:	600e      	str	r6, [r1, #0]
 801245c:	d514      	bpl.n	8012488 <_printf_i+0x1ac>
 801245e:	07d9      	lsls	r1, r3, #31
 8012460:	bf44      	itt	mi
 8012462:	f043 0320 	orrmi.w	r3, r3, #32
 8012466:	6023      	strmi	r3, [r4, #0]
 8012468:	b91d      	cbnz	r5, 8012472 <_printf_i+0x196>
 801246a:	6823      	ldr	r3, [r4, #0]
 801246c:	f023 0320 	bic.w	r3, r3, #32
 8012470:	6023      	str	r3, [r4, #0]
 8012472:	2310      	movs	r3, #16
 8012474:	e7b0      	b.n	80123d8 <_printf_i+0xfc>
 8012476:	6823      	ldr	r3, [r4, #0]
 8012478:	f043 0320 	orr.w	r3, r3, #32
 801247c:	6023      	str	r3, [r4, #0]
 801247e:	2378      	movs	r3, #120	; 0x78
 8012480:	4828      	ldr	r0, [pc, #160]	; (8012524 <_printf_i+0x248>)
 8012482:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8012486:	e7e3      	b.n	8012450 <_printf_i+0x174>
 8012488:	065e      	lsls	r6, r3, #25
 801248a:	bf48      	it	mi
 801248c:	b2ad      	uxthmi	r5, r5
 801248e:	e7e6      	b.n	801245e <_printf_i+0x182>
 8012490:	4616      	mov	r6, r2
 8012492:	e7bb      	b.n	801240c <_printf_i+0x130>
 8012494:	680b      	ldr	r3, [r1, #0]
 8012496:	6826      	ldr	r6, [r4, #0]
 8012498:	6960      	ldr	r0, [r4, #20]
 801249a:	1d1d      	adds	r5, r3, #4
 801249c:	600d      	str	r5, [r1, #0]
 801249e:	0635      	lsls	r5, r6, #24
 80124a0:	681b      	ldr	r3, [r3, #0]
 80124a2:	d501      	bpl.n	80124a8 <_printf_i+0x1cc>
 80124a4:	6018      	str	r0, [r3, #0]
 80124a6:	e002      	b.n	80124ae <_printf_i+0x1d2>
 80124a8:	0671      	lsls	r1, r6, #25
 80124aa:	d5fb      	bpl.n	80124a4 <_printf_i+0x1c8>
 80124ac:	8018      	strh	r0, [r3, #0]
 80124ae:	2300      	movs	r3, #0
 80124b0:	6123      	str	r3, [r4, #16]
 80124b2:	4616      	mov	r6, r2
 80124b4:	e7ba      	b.n	801242c <_printf_i+0x150>
 80124b6:	680b      	ldr	r3, [r1, #0]
 80124b8:	1d1a      	adds	r2, r3, #4
 80124ba:	600a      	str	r2, [r1, #0]
 80124bc:	681e      	ldr	r6, [r3, #0]
 80124be:	6862      	ldr	r2, [r4, #4]
 80124c0:	2100      	movs	r1, #0
 80124c2:	4630      	mov	r0, r6
 80124c4:	f7ed feb4 	bl	8000230 <memchr>
 80124c8:	b108      	cbz	r0, 80124ce <_printf_i+0x1f2>
 80124ca:	1b80      	subs	r0, r0, r6
 80124cc:	6060      	str	r0, [r4, #4]
 80124ce:	6863      	ldr	r3, [r4, #4]
 80124d0:	6123      	str	r3, [r4, #16]
 80124d2:	2300      	movs	r3, #0
 80124d4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80124d8:	e7a8      	b.n	801242c <_printf_i+0x150>
 80124da:	6923      	ldr	r3, [r4, #16]
 80124dc:	4632      	mov	r2, r6
 80124de:	4649      	mov	r1, r9
 80124e0:	4640      	mov	r0, r8
 80124e2:	47d0      	blx	sl
 80124e4:	3001      	adds	r0, #1
 80124e6:	d0ab      	beq.n	8012440 <_printf_i+0x164>
 80124e8:	6823      	ldr	r3, [r4, #0]
 80124ea:	079b      	lsls	r3, r3, #30
 80124ec:	d413      	bmi.n	8012516 <_printf_i+0x23a>
 80124ee:	68e0      	ldr	r0, [r4, #12]
 80124f0:	9b03      	ldr	r3, [sp, #12]
 80124f2:	4298      	cmp	r0, r3
 80124f4:	bfb8      	it	lt
 80124f6:	4618      	movlt	r0, r3
 80124f8:	e7a4      	b.n	8012444 <_printf_i+0x168>
 80124fa:	2301      	movs	r3, #1
 80124fc:	4632      	mov	r2, r6
 80124fe:	4649      	mov	r1, r9
 8012500:	4640      	mov	r0, r8
 8012502:	47d0      	blx	sl
 8012504:	3001      	adds	r0, #1
 8012506:	d09b      	beq.n	8012440 <_printf_i+0x164>
 8012508:	3501      	adds	r5, #1
 801250a:	68e3      	ldr	r3, [r4, #12]
 801250c:	9903      	ldr	r1, [sp, #12]
 801250e:	1a5b      	subs	r3, r3, r1
 8012510:	42ab      	cmp	r3, r5
 8012512:	dcf2      	bgt.n	80124fa <_printf_i+0x21e>
 8012514:	e7eb      	b.n	80124ee <_printf_i+0x212>
 8012516:	2500      	movs	r5, #0
 8012518:	f104 0619 	add.w	r6, r4, #25
 801251c:	e7f5      	b.n	801250a <_printf_i+0x22e>
 801251e:	bf00      	nop
 8012520:	080182ba 	.word	0x080182ba
 8012524:	080182cb 	.word	0x080182cb

08012528 <_scanf_float>:
 8012528:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801252c:	b087      	sub	sp, #28
 801252e:	4617      	mov	r7, r2
 8012530:	9303      	str	r3, [sp, #12]
 8012532:	688b      	ldr	r3, [r1, #8]
 8012534:	1e5a      	subs	r2, r3, #1
 8012536:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 801253a:	bf83      	ittte	hi
 801253c:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 8012540:	195b      	addhi	r3, r3, r5
 8012542:	9302      	strhi	r3, [sp, #8]
 8012544:	2300      	movls	r3, #0
 8012546:	bf86      	itte	hi
 8012548:	f240 135d 	movwhi	r3, #349	; 0x15d
 801254c:	608b      	strhi	r3, [r1, #8]
 801254e:	9302      	strls	r3, [sp, #8]
 8012550:	680b      	ldr	r3, [r1, #0]
 8012552:	468b      	mov	fp, r1
 8012554:	2500      	movs	r5, #0
 8012556:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 801255a:	f84b 3b1c 	str.w	r3, [fp], #28
 801255e:	e9cd 5504 	strd	r5, r5, [sp, #16]
 8012562:	4680      	mov	r8, r0
 8012564:	460c      	mov	r4, r1
 8012566:	465e      	mov	r6, fp
 8012568:	46aa      	mov	sl, r5
 801256a:	46a9      	mov	r9, r5
 801256c:	9501      	str	r5, [sp, #4]
 801256e:	68a2      	ldr	r2, [r4, #8]
 8012570:	b152      	cbz	r2, 8012588 <_scanf_float+0x60>
 8012572:	683b      	ldr	r3, [r7, #0]
 8012574:	781b      	ldrb	r3, [r3, #0]
 8012576:	2b4e      	cmp	r3, #78	; 0x4e
 8012578:	d864      	bhi.n	8012644 <_scanf_float+0x11c>
 801257a:	2b40      	cmp	r3, #64	; 0x40
 801257c:	d83c      	bhi.n	80125f8 <_scanf_float+0xd0>
 801257e:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 8012582:	b2c8      	uxtb	r0, r1
 8012584:	280e      	cmp	r0, #14
 8012586:	d93a      	bls.n	80125fe <_scanf_float+0xd6>
 8012588:	f1b9 0f00 	cmp.w	r9, #0
 801258c:	d003      	beq.n	8012596 <_scanf_float+0x6e>
 801258e:	6823      	ldr	r3, [r4, #0]
 8012590:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8012594:	6023      	str	r3, [r4, #0]
 8012596:	f10a 3aff 	add.w	sl, sl, #4294967295
 801259a:	f1ba 0f01 	cmp.w	sl, #1
 801259e:	f200 8113 	bhi.w	80127c8 <_scanf_float+0x2a0>
 80125a2:	455e      	cmp	r6, fp
 80125a4:	f200 8105 	bhi.w	80127b2 <_scanf_float+0x28a>
 80125a8:	2501      	movs	r5, #1
 80125aa:	4628      	mov	r0, r5
 80125ac:	b007      	add	sp, #28
 80125ae:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80125b2:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 80125b6:	2a0d      	cmp	r2, #13
 80125b8:	d8e6      	bhi.n	8012588 <_scanf_float+0x60>
 80125ba:	a101      	add	r1, pc, #4	; (adr r1, 80125c0 <_scanf_float+0x98>)
 80125bc:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 80125c0:	080126ff 	.word	0x080126ff
 80125c4:	08012589 	.word	0x08012589
 80125c8:	08012589 	.word	0x08012589
 80125cc:	08012589 	.word	0x08012589
 80125d0:	0801275f 	.word	0x0801275f
 80125d4:	08012737 	.word	0x08012737
 80125d8:	08012589 	.word	0x08012589
 80125dc:	08012589 	.word	0x08012589
 80125e0:	0801270d 	.word	0x0801270d
 80125e4:	08012589 	.word	0x08012589
 80125e8:	08012589 	.word	0x08012589
 80125ec:	08012589 	.word	0x08012589
 80125f0:	08012589 	.word	0x08012589
 80125f4:	080126c5 	.word	0x080126c5
 80125f8:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 80125fc:	e7db      	b.n	80125b6 <_scanf_float+0x8e>
 80125fe:	290e      	cmp	r1, #14
 8012600:	d8c2      	bhi.n	8012588 <_scanf_float+0x60>
 8012602:	a001      	add	r0, pc, #4	; (adr r0, 8012608 <_scanf_float+0xe0>)
 8012604:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8012608:	080126b7 	.word	0x080126b7
 801260c:	08012589 	.word	0x08012589
 8012610:	080126b7 	.word	0x080126b7
 8012614:	0801274b 	.word	0x0801274b
 8012618:	08012589 	.word	0x08012589
 801261c:	08012665 	.word	0x08012665
 8012620:	080126a1 	.word	0x080126a1
 8012624:	080126a1 	.word	0x080126a1
 8012628:	080126a1 	.word	0x080126a1
 801262c:	080126a1 	.word	0x080126a1
 8012630:	080126a1 	.word	0x080126a1
 8012634:	080126a1 	.word	0x080126a1
 8012638:	080126a1 	.word	0x080126a1
 801263c:	080126a1 	.word	0x080126a1
 8012640:	080126a1 	.word	0x080126a1
 8012644:	2b6e      	cmp	r3, #110	; 0x6e
 8012646:	d809      	bhi.n	801265c <_scanf_float+0x134>
 8012648:	2b60      	cmp	r3, #96	; 0x60
 801264a:	d8b2      	bhi.n	80125b2 <_scanf_float+0x8a>
 801264c:	2b54      	cmp	r3, #84	; 0x54
 801264e:	d077      	beq.n	8012740 <_scanf_float+0x218>
 8012650:	2b59      	cmp	r3, #89	; 0x59
 8012652:	d199      	bne.n	8012588 <_scanf_float+0x60>
 8012654:	2d07      	cmp	r5, #7
 8012656:	d197      	bne.n	8012588 <_scanf_float+0x60>
 8012658:	2508      	movs	r5, #8
 801265a:	e029      	b.n	80126b0 <_scanf_float+0x188>
 801265c:	2b74      	cmp	r3, #116	; 0x74
 801265e:	d06f      	beq.n	8012740 <_scanf_float+0x218>
 8012660:	2b79      	cmp	r3, #121	; 0x79
 8012662:	e7f6      	b.n	8012652 <_scanf_float+0x12a>
 8012664:	6821      	ldr	r1, [r4, #0]
 8012666:	05c8      	lsls	r0, r1, #23
 8012668:	d51a      	bpl.n	80126a0 <_scanf_float+0x178>
 801266a:	9b02      	ldr	r3, [sp, #8]
 801266c:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 8012670:	6021      	str	r1, [r4, #0]
 8012672:	f109 0901 	add.w	r9, r9, #1
 8012676:	b11b      	cbz	r3, 8012680 <_scanf_float+0x158>
 8012678:	3b01      	subs	r3, #1
 801267a:	3201      	adds	r2, #1
 801267c:	9302      	str	r3, [sp, #8]
 801267e:	60a2      	str	r2, [r4, #8]
 8012680:	68a3      	ldr	r3, [r4, #8]
 8012682:	3b01      	subs	r3, #1
 8012684:	60a3      	str	r3, [r4, #8]
 8012686:	6923      	ldr	r3, [r4, #16]
 8012688:	3301      	adds	r3, #1
 801268a:	6123      	str	r3, [r4, #16]
 801268c:	687b      	ldr	r3, [r7, #4]
 801268e:	3b01      	subs	r3, #1
 8012690:	2b00      	cmp	r3, #0
 8012692:	607b      	str	r3, [r7, #4]
 8012694:	f340 8084 	ble.w	80127a0 <_scanf_float+0x278>
 8012698:	683b      	ldr	r3, [r7, #0]
 801269a:	3301      	adds	r3, #1
 801269c:	603b      	str	r3, [r7, #0]
 801269e:	e766      	b.n	801256e <_scanf_float+0x46>
 80126a0:	eb1a 0f05 	cmn.w	sl, r5
 80126a4:	f47f af70 	bne.w	8012588 <_scanf_float+0x60>
 80126a8:	6822      	ldr	r2, [r4, #0]
 80126aa:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 80126ae:	6022      	str	r2, [r4, #0]
 80126b0:	f806 3b01 	strb.w	r3, [r6], #1
 80126b4:	e7e4      	b.n	8012680 <_scanf_float+0x158>
 80126b6:	6822      	ldr	r2, [r4, #0]
 80126b8:	0610      	lsls	r0, r2, #24
 80126ba:	f57f af65 	bpl.w	8012588 <_scanf_float+0x60>
 80126be:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80126c2:	e7f4      	b.n	80126ae <_scanf_float+0x186>
 80126c4:	f1ba 0f00 	cmp.w	sl, #0
 80126c8:	d10e      	bne.n	80126e8 <_scanf_float+0x1c0>
 80126ca:	f1b9 0f00 	cmp.w	r9, #0
 80126ce:	d10e      	bne.n	80126ee <_scanf_float+0x1c6>
 80126d0:	6822      	ldr	r2, [r4, #0]
 80126d2:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80126d6:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80126da:	d108      	bne.n	80126ee <_scanf_float+0x1c6>
 80126dc:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80126e0:	6022      	str	r2, [r4, #0]
 80126e2:	f04f 0a01 	mov.w	sl, #1
 80126e6:	e7e3      	b.n	80126b0 <_scanf_float+0x188>
 80126e8:	f1ba 0f02 	cmp.w	sl, #2
 80126ec:	d055      	beq.n	801279a <_scanf_float+0x272>
 80126ee:	2d01      	cmp	r5, #1
 80126f0:	d002      	beq.n	80126f8 <_scanf_float+0x1d0>
 80126f2:	2d04      	cmp	r5, #4
 80126f4:	f47f af48 	bne.w	8012588 <_scanf_float+0x60>
 80126f8:	3501      	adds	r5, #1
 80126fa:	b2ed      	uxtb	r5, r5
 80126fc:	e7d8      	b.n	80126b0 <_scanf_float+0x188>
 80126fe:	f1ba 0f01 	cmp.w	sl, #1
 8012702:	f47f af41 	bne.w	8012588 <_scanf_float+0x60>
 8012706:	f04f 0a02 	mov.w	sl, #2
 801270a:	e7d1      	b.n	80126b0 <_scanf_float+0x188>
 801270c:	b97d      	cbnz	r5, 801272e <_scanf_float+0x206>
 801270e:	f1b9 0f00 	cmp.w	r9, #0
 8012712:	f47f af3c 	bne.w	801258e <_scanf_float+0x66>
 8012716:	6822      	ldr	r2, [r4, #0]
 8012718:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 801271c:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8012720:	f47f af39 	bne.w	8012596 <_scanf_float+0x6e>
 8012724:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8012728:	6022      	str	r2, [r4, #0]
 801272a:	2501      	movs	r5, #1
 801272c:	e7c0      	b.n	80126b0 <_scanf_float+0x188>
 801272e:	2d03      	cmp	r5, #3
 8012730:	d0e2      	beq.n	80126f8 <_scanf_float+0x1d0>
 8012732:	2d05      	cmp	r5, #5
 8012734:	e7de      	b.n	80126f4 <_scanf_float+0x1cc>
 8012736:	2d02      	cmp	r5, #2
 8012738:	f47f af26 	bne.w	8012588 <_scanf_float+0x60>
 801273c:	2503      	movs	r5, #3
 801273e:	e7b7      	b.n	80126b0 <_scanf_float+0x188>
 8012740:	2d06      	cmp	r5, #6
 8012742:	f47f af21 	bne.w	8012588 <_scanf_float+0x60>
 8012746:	2507      	movs	r5, #7
 8012748:	e7b2      	b.n	80126b0 <_scanf_float+0x188>
 801274a:	6822      	ldr	r2, [r4, #0]
 801274c:	0591      	lsls	r1, r2, #22
 801274e:	f57f af1b 	bpl.w	8012588 <_scanf_float+0x60>
 8012752:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 8012756:	6022      	str	r2, [r4, #0]
 8012758:	f8cd 9004 	str.w	r9, [sp, #4]
 801275c:	e7a8      	b.n	80126b0 <_scanf_float+0x188>
 801275e:	6822      	ldr	r2, [r4, #0]
 8012760:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 8012764:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 8012768:	d006      	beq.n	8012778 <_scanf_float+0x250>
 801276a:	0550      	lsls	r0, r2, #21
 801276c:	f57f af0c 	bpl.w	8012588 <_scanf_float+0x60>
 8012770:	f1b9 0f00 	cmp.w	r9, #0
 8012774:	f43f af0f 	beq.w	8012596 <_scanf_float+0x6e>
 8012778:	0591      	lsls	r1, r2, #22
 801277a:	bf58      	it	pl
 801277c:	9901      	ldrpl	r1, [sp, #4]
 801277e:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 8012782:	bf58      	it	pl
 8012784:	eba9 0101 	subpl.w	r1, r9, r1
 8012788:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 801278c:	bf58      	it	pl
 801278e:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8012792:	6022      	str	r2, [r4, #0]
 8012794:	f04f 0900 	mov.w	r9, #0
 8012798:	e78a      	b.n	80126b0 <_scanf_float+0x188>
 801279a:	f04f 0a03 	mov.w	sl, #3
 801279e:	e787      	b.n	80126b0 <_scanf_float+0x188>
 80127a0:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 80127a4:	4639      	mov	r1, r7
 80127a6:	4640      	mov	r0, r8
 80127a8:	4798      	blx	r3
 80127aa:	2800      	cmp	r0, #0
 80127ac:	f43f aedf 	beq.w	801256e <_scanf_float+0x46>
 80127b0:	e6ea      	b.n	8012588 <_scanf_float+0x60>
 80127b2:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80127b6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80127ba:	463a      	mov	r2, r7
 80127bc:	4640      	mov	r0, r8
 80127be:	4798      	blx	r3
 80127c0:	6923      	ldr	r3, [r4, #16]
 80127c2:	3b01      	subs	r3, #1
 80127c4:	6123      	str	r3, [r4, #16]
 80127c6:	e6ec      	b.n	80125a2 <_scanf_float+0x7a>
 80127c8:	1e6b      	subs	r3, r5, #1
 80127ca:	2b06      	cmp	r3, #6
 80127cc:	d825      	bhi.n	801281a <_scanf_float+0x2f2>
 80127ce:	2d02      	cmp	r5, #2
 80127d0:	d836      	bhi.n	8012840 <_scanf_float+0x318>
 80127d2:	455e      	cmp	r6, fp
 80127d4:	f67f aee8 	bls.w	80125a8 <_scanf_float+0x80>
 80127d8:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80127dc:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80127e0:	463a      	mov	r2, r7
 80127e2:	4640      	mov	r0, r8
 80127e4:	4798      	blx	r3
 80127e6:	6923      	ldr	r3, [r4, #16]
 80127e8:	3b01      	subs	r3, #1
 80127ea:	6123      	str	r3, [r4, #16]
 80127ec:	e7f1      	b.n	80127d2 <_scanf_float+0x2aa>
 80127ee:	9802      	ldr	r0, [sp, #8]
 80127f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80127f4:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 80127f8:	9002      	str	r0, [sp, #8]
 80127fa:	463a      	mov	r2, r7
 80127fc:	4640      	mov	r0, r8
 80127fe:	4798      	blx	r3
 8012800:	6923      	ldr	r3, [r4, #16]
 8012802:	3b01      	subs	r3, #1
 8012804:	6123      	str	r3, [r4, #16]
 8012806:	f10a 3aff 	add.w	sl, sl, #4294967295
 801280a:	fa5f fa8a 	uxtb.w	sl, sl
 801280e:	f1ba 0f02 	cmp.w	sl, #2
 8012812:	d1ec      	bne.n	80127ee <_scanf_float+0x2c6>
 8012814:	3d03      	subs	r5, #3
 8012816:	b2ed      	uxtb	r5, r5
 8012818:	1b76      	subs	r6, r6, r5
 801281a:	6823      	ldr	r3, [r4, #0]
 801281c:	05da      	lsls	r2, r3, #23
 801281e:	d52f      	bpl.n	8012880 <_scanf_float+0x358>
 8012820:	055b      	lsls	r3, r3, #21
 8012822:	d510      	bpl.n	8012846 <_scanf_float+0x31e>
 8012824:	455e      	cmp	r6, fp
 8012826:	f67f aebf 	bls.w	80125a8 <_scanf_float+0x80>
 801282a:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 801282e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8012832:	463a      	mov	r2, r7
 8012834:	4640      	mov	r0, r8
 8012836:	4798      	blx	r3
 8012838:	6923      	ldr	r3, [r4, #16]
 801283a:	3b01      	subs	r3, #1
 801283c:	6123      	str	r3, [r4, #16]
 801283e:	e7f1      	b.n	8012824 <_scanf_float+0x2fc>
 8012840:	46aa      	mov	sl, r5
 8012842:	9602      	str	r6, [sp, #8]
 8012844:	e7df      	b.n	8012806 <_scanf_float+0x2de>
 8012846:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 801284a:	6923      	ldr	r3, [r4, #16]
 801284c:	2965      	cmp	r1, #101	; 0x65
 801284e:	f103 33ff 	add.w	r3, r3, #4294967295
 8012852:	f106 35ff 	add.w	r5, r6, #4294967295
 8012856:	6123      	str	r3, [r4, #16]
 8012858:	d00c      	beq.n	8012874 <_scanf_float+0x34c>
 801285a:	2945      	cmp	r1, #69	; 0x45
 801285c:	d00a      	beq.n	8012874 <_scanf_float+0x34c>
 801285e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012862:	463a      	mov	r2, r7
 8012864:	4640      	mov	r0, r8
 8012866:	4798      	blx	r3
 8012868:	6923      	ldr	r3, [r4, #16]
 801286a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 801286e:	3b01      	subs	r3, #1
 8012870:	1eb5      	subs	r5, r6, #2
 8012872:	6123      	str	r3, [r4, #16]
 8012874:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8012878:	463a      	mov	r2, r7
 801287a:	4640      	mov	r0, r8
 801287c:	4798      	blx	r3
 801287e:	462e      	mov	r6, r5
 8012880:	6825      	ldr	r5, [r4, #0]
 8012882:	f015 0510 	ands.w	r5, r5, #16
 8012886:	d158      	bne.n	801293a <_scanf_float+0x412>
 8012888:	7035      	strb	r5, [r6, #0]
 801288a:	6823      	ldr	r3, [r4, #0]
 801288c:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8012890:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8012894:	d11c      	bne.n	80128d0 <_scanf_float+0x3a8>
 8012896:	9b01      	ldr	r3, [sp, #4]
 8012898:	454b      	cmp	r3, r9
 801289a:	eba3 0209 	sub.w	r2, r3, r9
 801289e:	d124      	bne.n	80128ea <_scanf_float+0x3c2>
 80128a0:	2200      	movs	r2, #0
 80128a2:	4659      	mov	r1, fp
 80128a4:	4640      	mov	r0, r8
 80128a6:	f001 f80d 	bl	80138c4 <_strtod_r>
 80128aa:	9b03      	ldr	r3, [sp, #12]
 80128ac:	6821      	ldr	r1, [r4, #0]
 80128ae:	681b      	ldr	r3, [r3, #0]
 80128b0:	f011 0f02 	tst.w	r1, #2
 80128b4:	ec57 6b10 	vmov	r6, r7, d0
 80128b8:	f103 0204 	add.w	r2, r3, #4
 80128bc:	d020      	beq.n	8012900 <_scanf_float+0x3d8>
 80128be:	9903      	ldr	r1, [sp, #12]
 80128c0:	600a      	str	r2, [r1, #0]
 80128c2:	681b      	ldr	r3, [r3, #0]
 80128c4:	e9c3 6700 	strd	r6, r7, [r3]
 80128c8:	68e3      	ldr	r3, [r4, #12]
 80128ca:	3301      	adds	r3, #1
 80128cc:	60e3      	str	r3, [r4, #12]
 80128ce:	e66c      	b.n	80125aa <_scanf_float+0x82>
 80128d0:	9b04      	ldr	r3, [sp, #16]
 80128d2:	2b00      	cmp	r3, #0
 80128d4:	d0e4      	beq.n	80128a0 <_scanf_float+0x378>
 80128d6:	9905      	ldr	r1, [sp, #20]
 80128d8:	230a      	movs	r3, #10
 80128da:	462a      	mov	r2, r5
 80128dc:	3101      	adds	r1, #1
 80128de:	4640      	mov	r0, r8
 80128e0:	f001 f87a 	bl	80139d8 <_strtol_r>
 80128e4:	9b04      	ldr	r3, [sp, #16]
 80128e6:	9e05      	ldr	r6, [sp, #20]
 80128e8:	1ac2      	subs	r2, r0, r3
 80128ea:	f204 136f 	addw	r3, r4, #367	; 0x16f
 80128ee:	429e      	cmp	r6, r3
 80128f0:	bf28      	it	cs
 80128f2:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 80128f6:	4912      	ldr	r1, [pc, #72]	; (8012940 <_scanf_float+0x418>)
 80128f8:	4630      	mov	r0, r6
 80128fa:	f000 f99d 	bl	8012c38 <siprintf>
 80128fe:	e7cf      	b.n	80128a0 <_scanf_float+0x378>
 8012900:	f011 0f04 	tst.w	r1, #4
 8012904:	9903      	ldr	r1, [sp, #12]
 8012906:	600a      	str	r2, [r1, #0]
 8012908:	d1db      	bne.n	80128c2 <_scanf_float+0x39a>
 801290a:	f8d3 8000 	ldr.w	r8, [r3]
 801290e:	ee10 2a10 	vmov	r2, s0
 8012912:	ee10 0a10 	vmov	r0, s0
 8012916:	463b      	mov	r3, r7
 8012918:	4639      	mov	r1, r7
 801291a:	f7ee f92f 	bl	8000b7c <__aeabi_dcmpun>
 801291e:	b128      	cbz	r0, 801292c <_scanf_float+0x404>
 8012920:	4808      	ldr	r0, [pc, #32]	; (8012944 <_scanf_float+0x41c>)
 8012922:	f000 f983 	bl	8012c2c <nanf>
 8012926:	ed88 0a00 	vstr	s0, [r8]
 801292a:	e7cd      	b.n	80128c8 <_scanf_float+0x3a0>
 801292c:	4630      	mov	r0, r6
 801292e:	4639      	mov	r1, r7
 8012930:	f7ee f982 	bl	8000c38 <__aeabi_d2f>
 8012934:	f8c8 0000 	str.w	r0, [r8]
 8012938:	e7c6      	b.n	80128c8 <_scanf_float+0x3a0>
 801293a:	2500      	movs	r5, #0
 801293c:	e635      	b.n	80125aa <_scanf_float+0x82>
 801293e:	bf00      	nop
 8012940:	080182dc 	.word	0x080182dc
 8012944:	08018758 	.word	0x08018758

08012948 <iprintf>:
 8012948:	b40f      	push	{r0, r1, r2, r3}
 801294a:	4b0a      	ldr	r3, [pc, #40]	; (8012974 <iprintf+0x2c>)
 801294c:	b513      	push	{r0, r1, r4, lr}
 801294e:	681c      	ldr	r4, [r3, #0]
 8012950:	b124      	cbz	r4, 801295c <iprintf+0x14>
 8012952:	69a3      	ldr	r3, [r4, #24]
 8012954:	b913      	cbnz	r3, 801295c <iprintf+0x14>
 8012956:	4620      	mov	r0, r4
 8012958:	f002 f894 	bl	8014a84 <__sinit>
 801295c:	ab05      	add	r3, sp, #20
 801295e:	9a04      	ldr	r2, [sp, #16]
 8012960:	68a1      	ldr	r1, [r4, #8]
 8012962:	9301      	str	r3, [sp, #4]
 8012964:	4620      	mov	r0, r4
 8012966:	f003 fc19 	bl	801619c <_vfiprintf_r>
 801296a:	b002      	add	sp, #8
 801296c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012970:	b004      	add	sp, #16
 8012972:	4770      	bx	lr
 8012974:	20000020 	.word	0x20000020

08012978 <putchar>:
 8012978:	4b09      	ldr	r3, [pc, #36]	; (80129a0 <putchar+0x28>)
 801297a:	b513      	push	{r0, r1, r4, lr}
 801297c:	681c      	ldr	r4, [r3, #0]
 801297e:	4601      	mov	r1, r0
 8012980:	b134      	cbz	r4, 8012990 <putchar+0x18>
 8012982:	69a3      	ldr	r3, [r4, #24]
 8012984:	b923      	cbnz	r3, 8012990 <putchar+0x18>
 8012986:	9001      	str	r0, [sp, #4]
 8012988:	4620      	mov	r0, r4
 801298a:	f002 f87b 	bl	8014a84 <__sinit>
 801298e:	9901      	ldr	r1, [sp, #4]
 8012990:	68a2      	ldr	r2, [r4, #8]
 8012992:	4620      	mov	r0, r4
 8012994:	b002      	add	sp, #8
 8012996:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801299a:	f003 bd2f 	b.w	80163fc <_putc_r>
 801299e:	bf00      	nop
 80129a0:	20000020 	.word	0x20000020

080129a4 <_puts_r>:
 80129a4:	b570      	push	{r4, r5, r6, lr}
 80129a6:	460e      	mov	r6, r1
 80129a8:	4605      	mov	r5, r0
 80129aa:	b118      	cbz	r0, 80129b4 <_puts_r+0x10>
 80129ac:	6983      	ldr	r3, [r0, #24]
 80129ae:	b90b      	cbnz	r3, 80129b4 <_puts_r+0x10>
 80129b0:	f002 f868 	bl	8014a84 <__sinit>
 80129b4:	69ab      	ldr	r3, [r5, #24]
 80129b6:	68ac      	ldr	r4, [r5, #8]
 80129b8:	b913      	cbnz	r3, 80129c0 <_puts_r+0x1c>
 80129ba:	4628      	mov	r0, r5
 80129bc:	f002 f862 	bl	8014a84 <__sinit>
 80129c0:	4b2c      	ldr	r3, [pc, #176]	; (8012a74 <_puts_r+0xd0>)
 80129c2:	429c      	cmp	r4, r3
 80129c4:	d120      	bne.n	8012a08 <_puts_r+0x64>
 80129c6:	686c      	ldr	r4, [r5, #4]
 80129c8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80129ca:	07db      	lsls	r3, r3, #31
 80129cc:	d405      	bmi.n	80129da <_puts_r+0x36>
 80129ce:	89a3      	ldrh	r3, [r4, #12]
 80129d0:	0598      	lsls	r0, r3, #22
 80129d2:	d402      	bmi.n	80129da <_puts_r+0x36>
 80129d4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80129d6:	f002 fc66 	bl	80152a6 <__retarget_lock_acquire_recursive>
 80129da:	89a3      	ldrh	r3, [r4, #12]
 80129dc:	0719      	lsls	r1, r3, #28
 80129de:	d51d      	bpl.n	8012a1c <_puts_r+0x78>
 80129e0:	6923      	ldr	r3, [r4, #16]
 80129e2:	b1db      	cbz	r3, 8012a1c <_puts_r+0x78>
 80129e4:	3e01      	subs	r6, #1
 80129e6:	68a3      	ldr	r3, [r4, #8]
 80129e8:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 80129ec:	3b01      	subs	r3, #1
 80129ee:	60a3      	str	r3, [r4, #8]
 80129f0:	bb39      	cbnz	r1, 8012a42 <_puts_r+0x9e>
 80129f2:	2b00      	cmp	r3, #0
 80129f4:	da38      	bge.n	8012a68 <_puts_r+0xc4>
 80129f6:	4622      	mov	r2, r4
 80129f8:	210a      	movs	r1, #10
 80129fa:	4628      	mov	r0, r5
 80129fc:	f000 ffee 	bl	80139dc <__swbuf_r>
 8012a00:	3001      	adds	r0, #1
 8012a02:	d011      	beq.n	8012a28 <_puts_r+0x84>
 8012a04:	250a      	movs	r5, #10
 8012a06:	e011      	b.n	8012a2c <_puts_r+0x88>
 8012a08:	4b1b      	ldr	r3, [pc, #108]	; (8012a78 <_puts_r+0xd4>)
 8012a0a:	429c      	cmp	r4, r3
 8012a0c:	d101      	bne.n	8012a12 <_puts_r+0x6e>
 8012a0e:	68ac      	ldr	r4, [r5, #8]
 8012a10:	e7da      	b.n	80129c8 <_puts_r+0x24>
 8012a12:	4b1a      	ldr	r3, [pc, #104]	; (8012a7c <_puts_r+0xd8>)
 8012a14:	429c      	cmp	r4, r3
 8012a16:	bf08      	it	eq
 8012a18:	68ec      	ldreq	r4, [r5, #12]
 8012a1a:	e7d5      	b.n	80129c8 <_puts_r+0x24>
 8012a1c:	4621      	mov	r1, r4
 8012a1e:	4628      	mov	r0, r5
 8012a20:	f001 f82e 	bl	8013a80 <__swsetup_r>
 8012a24:	2800      	cmp	r0, #0
 8012a26:	d0dd      	beq.n	80129e4 <_puts_r+0x40>
 8012a28:	f04f 35ff 	mov.w	r5, #4294967295
 8012a2c:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012a2e:	07da      	lsls	r2, r3, #31
 8012a30:	d405      	bmi.n	8012a3e <_puts_r+0x9a>
 8012a32:	89a3      	ldrh	r3, [r4, #12]
 8012a34:	059b      	lsls	r3, r3, #22
 8012a36:	d402      	bmi.n	8012a3e <_puts_r+0x9a>
 8012a38:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012a3a:	f002 fc35 	bl	80152a8 <__retarget_lock_release_recursive>
 8012a3e:	4628      	mov	r0, r5
 8012a40:	bd70      	pop	{r4, r5, r6, pc}
 8012a42:	2b00      	cmp	r3, #0
 8012a44:	da04      	bge.n	8012a50 <_puts_r+0xac>
 8012a46:	69a2      	ldr	r2, [r4, #24]
 8012a48:	429a      	cmp	r2, r3
 8012a4a:	dc06      	bgt.n	8012a5a <_puts_r+0xb6>
 8012a4c:	290a      	cmp	r1, #10
 8012a4e:	d004      	beq.n	8012a5a <_puts_r+0xb6>
 8012a50:	6823      	ldr	r3, [r4, #0]
 8012a52:	1c5a      	adds	r2, r3, #1
 8012a54:	6022      	str	r2, [r4, #0]
 8012a56:	7019      	strb	r1, [r3, #0]
 8012a58:	e7c5      	b.n	80129e6 <_puts_r+0x42>
 8012a5a:	4622      	mov	r2, r4
 8012a5c:	4628      	mov	r0, r5
 8012a5e:	f000 ffbd 	bl	80139dc <__swbuf_r>
 8012a62:	3001      	adds	r0, #1
 8012a64:	d1bf      	bne.n	80129e6 <_puts_r+0x42>
 8012a66:	e7df      	b.n	8012a28 <_puts_r+0x84>
 8012a68:	6823      	ldr	r3, [r4, #0]
 8012a6a:	250a      	movs	r5, #10
 8012a6c:	1c5a      	adds	r2, r3, #1
 8012a6e:	6022      	str	r2, [r4, #0]
 8012a70:	701d      	strb	r5, [r3, #0]
 8012a72:	e7db      	b.n	8012a2c <_puts_r+0x88>
 8012a74:	080184f0 	.word	0x080184f0
 8012a78:	08018510 	.word	0x08018510
 8012a7c:	080184d0 	.word	0x080184d0

08012a80 <puts>:
 8012a80:	4b02      	ldr	r3, [pc, #8]	; (8012a8c <puts+0xc>)
 8012a82:	4601      	mov	r1, r0
 8012a84:	6818      	ldr	r0, [r3, #0]
 8012a86:	f7ff bf8d 	b.w	80129a4 <_puts_r>
 8012a8a:	bf00      	nop
 8012a8c:	20000020 	.word	0x20000020

08012a90 <setbuf>:
 8012a90:	2900      	cmp	r1, #0
 8012a92:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8012a96:	bf0c      	ite	eq
 8012a98:	2202      	moveq	r2, #2
 8012a9a:	2200      	movne	r2, #0
 8012a9c:	f000 b800 	b.w	8012aa0 <setvbuf>

08012aa0 <setvbuf>:
 8012aa0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8012aa4:	461d      	mov	r5, r3
 8012aa6:	4b5d      	ldr	r3, [pc, #372]	; (8012c1c <setvbuf+0x17c>)
 8012aa8:	681f      	ldr	r7, [r3, #0]
 8012aaa:	4604      	mov	r4, r0
 8012aac:	460e      	mov	r6, r1
 8012aae:	4690      	mov	r8, r2
 8012ab0:	b127      	cbz	r7, 8012abc <setvbuf+0x1c>
 8012ab2:	69bb      	ldr	r3, [r7, #24]
 8012ab4:	b913      	cbnz	r3, 8012abc <setvbuf+0x1c>
 8012ab6:	4638      	mov	r0, r7
 8012ab8:	f001 ffe4 	bl	8014a84 <__sinit>
 8012abc:	4b58      	ldr	r3, [pc, #352]	; (8012c20 <setvbuf+0x180>)
 8012abe:	429c      	cmp	r4, r3
 8012ac0:	d167      	bne.n	8012b92 <setvbuf+0xf2>
 8012ac2:	687c      	ldr	r4, [r7, #4]
 8012ac4:	f1b8 0f02 	cmp.w	r8, #2
 8012ac8:	d006      	beq.n	8012ad8 <setvbuf+0x38>
 8012aca:	f1b8 0f01 	cmp.w	r8, #1
 8012ace:	f200 809f 	bhi.w	8012c10 <setvbuf+0x170>
 8012ad2:	2d00      	cmp	r5, #0
 8012ad4:	f2c0 809c 	blt.w	8012c10 <setvbuf+0x170>
 8012ad8:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8012ada:	07db      	lsls	r3, r3, #31
 8012adc:	d405      	bmi.n	8012aea <setvbuf+0x4a>
 8012ade:	89a3      	ldrh	r3, [r4, #12]
 8012ae0:	0598      	lsls	r0, r3, #22
 8012ae2:	d402      	bmi.n	8012aea <setvbuf+0x4a>
 8012ae4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012ae6:	f002 fbde 	bl	80152a6 <__retarget_lock_acquire_recursive>
 8012aea:	4621      	mov	r1, r4
 8012aec:	4638      	mov	r0, r7
 8012aee:	f001 ff35 	bl	801495c <_fflush_r>
 8012af2:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8012af4:	b141      	cbz	r1, 8012b08 <setvbuf+0x68>
 8012af6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8012afa:	4299      	cmp	r1, r3
 8012afc:	d002      	beq.n	8012b04 <setvbuf+0x64>
 8012afe:	4638      	mov	r0, r7
 8012b00:	f003 f91c 	bl	8015d3c <_free_r>
 8012b04:	2300      	movs	r3, #0
 8012b06:	6363      	str	r3, [r4, #52]	; 0x34
 8012b08:	2300      	movs	r3, #0
 8012b0a:	61a3      	str	r3, [r4, #24]
 8012b0c:	6063      	str	r3, [r4, #4]
 8012b0e:	89a3      	ldrh	r3, [r4, #12]
 8012b10:	0619      	lsls	r1, r3, #24
 8012b12:	d503      	bpl.n	8012b1c <setvbuf+0x7c>
 8012b14:	6921      	ldr	r1, [r4, #16]
 8012b16:	4638      	mov	r0, r7
 8012b18:	f003 f910 	bl	8015d3c <_free_r>
 8012b1c:	89a3      	ldrh	r3, [r4, #12]
 8012b1e:	f423 634a 	bic.w	r3, r3, #3232	; 0xca0
 8012b22:	f023 0303 	bic.w	r3, r3, #3
 8012b26:	f1b8 0f02 	cmp.w	r8, #2
 8012b2a:	81a3      	strh	r3, [r4, #12]
 8012b2c:	d06c      	beq.n	8012c08 <setvbuf+0x168>
 8012b2e:	ab01      	add	r3, sp, #4
 8012b30:	466a      	mov	r2, sp
 8012b32:	4621      	mov	r1, r4
 8012b34:	4638      	mov	r0, r7
 8012b36:	f002 fbb8 	bl	80152aa <__swhatbuf_r>
 8012b3a:	89a3      	ldrh	r3, [r4, #12]
 8012b3c:	4318      	orrs	r0, r3
 8012b3e:	81a0      	strh	r0, [r4, #12]
 8012b40:	2d00      	cmp	r5, #0
 8012b42:	d130      	bne.n	8012ba6 <setvbuf+0x106>
 8012b44:	9d00      	ldr	r5, [sp, #0]
 8012b46:	4628      	mov	r0, r5
 8012b48:	f002 fc14 	bl	8015374 <malloc>
 8012b4c:	4606      	mov	r6, r0
 8012b4e:	2800      	cmp	r0, #0
 8012b50:	d155      	bne.n	8012bfe <setvbuf+0x15e>
 8012b52:	f8dd 9000 	ldr.w	r9, [sp]
 8012b56:	45a9      	cmp	r9, r5
 8012b58:	d14a      	bne.n	8012bf0 <setvbuf+0x150>
 8012b5a:	f04f 35ff 	mov.w	r5, #4294967295
 8012b5e:	2200      	movs	r2, #0
 8012b60:	60a2      	str	r2, [r4, #8]
 8012b62:	f104 0247 	add.w	r2, r4, #71	; 0x47
 8012b66:	6022      	str	r2, [r4, #0]
 8012b68:	6122      	str	r2, [r4, #16]
 8012b6a:	2201      	movs	r2, #1
 8012b6c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012b70:	6162      	str	r2, [r4, #20]
 8012b72:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8012b74:	f043 0302 	orr.w	r3, r3, #2
 8012b78:	07d2      	lsls	r2, r2, #31
 8012b7a:	81a3      	strh	r3, [r4, #12]
 8012b7c:	d405      	bmi.n	8012b8a <setvbuf+0xea>
 8012b7e:	f413 7f00 	tst.w	r3, #512	; 0x200
 8012b82:	d102      	bne.n	8012b8a <setvbuf+0xea>
 8012b84:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8012b86:	f002 fb8f 	bl	80152a8 <__retarget_lock_release_recursive>
 8012b8a:	4628      	mov	r0, r5
 8012b8c:	b003      	add	sp, #12
 8012b8e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8012b92:	4b24      	ldr	r3, [pc, #144]	; (8012c24 <setvbuf+0x184>)
 8012b94:	429c      	cmp	r4, r3
 8012b96:	d101      	bne.n	8012b9c <setvbuf+0xfc>
 8012b98:	68bc      	ldr	r4, [r7, #8]
 8012b9a:	e793      	b.n	8012ac4 <setvbuf+0x24>
 8012b9c:	4b22      	ldr	r3, [pc, #136]	; (8012c28 <setvbuf+0x188>)
 8012b9e:	429c      	cmp	r4, r3
 8012ba0:	bf08      	it	eq
 8012ba2:	68fc      	ldreq	r4, [r7, #12]
 8012ba4:	e78e      	b.n	8012ac4 <setvbuf+0x24>
 8012ba6:	2e00      	cmp	r6, #0
 8012ba8:	d0cd      	beq.n	8012b46 <setvbuf+0xa6>
 8012baa:	69bb      	ldr	r3, [r7, #24]
 8012bac:	b913      	cbnz	r3, 8012bb4 <setvbuf+0x114>
 8012bae:	4638      	mov	r0, r7
 8012bb0:	f001 ff68 	bl	8014a84 <__sinit>
 8012bb4:	f1b8 0f01 	cmp.w	r8, #1
 8012bb8:	bf08      	it	eq
 8012bba:	89a3      	ldrheq	r3, [r4, #12]
 8012bbc:	6026      	str	r6, [r4, #0]
 8012bbe:	bf04      	itt	eq
 8012bc0:	f043 0301 	orreq.w	r3, r3, #1
 8012bc4:	81a3      	strheq	r3, [r4, #12]
 8012bc6:	89a2      	ldrh	r2, [r4, #12]
 8012bc8:	f012 0308 	ands.w	r3, r2, #8
 8012bcc:	e9c4 6504 	strd	r6, r5, [r4, #16]
 8012bd0:	d01c      	beq.n	8012c0c <setvbuf+0x16c>
 8012bd2:	07d3      	lsls	r3, r2, #31
 8012bd4:	bf41      	itttt	mi
 8012bd6:	2300      	movmi	r3, #0
 8012bd8:	426d      	negmi	r5, r5
 8012bda:	60a3      	strmi	r3, [r4, #8]
 8012bdc:	61a5      	strmi	r5, [r4, #24]
 8012bde:	bf58      	it	pl
 8012be0:	60a5      	strpl	r5, [r4, #8]
 8012be2:	6e65      	ldr	r5, [r4, #100]	; 0x64
 8012be4:	f015 0501 	ands.w	r5, r5, #1
 8012be8:	d115      	bne.n	8012c16 <setvbuf+0x176>
 8012bea:	f412 7f00 	tst.w	r2, #512	; 0x200
 8012bee:	e7c8      	b.n	8012b82 <setvbuf+0xe2>
 8012bf0:	4648      	mov	r0, r9
 8012bf2:	f002 fbbf 	bl	8015374 <malloc>
 8012bf6:	4606      	mov	r6, r0
 8012bf8:	2800      	cmp	r0, #0
 8012bfa:	d0ae      	beq.n	8012b5a <setvbuf+0xba>
 8012bfc:	464d      	mov	r5, r9
 8012bfe:	89a3      	ldrh	r3, [r4, #12]
 8012c00:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8012c04:	81a3      	strh	r3, [r4, #12]
 8012c06:	e7d0      	b.n	8012baa <setvbuf+0x10a>
 8012c08:	2500      	movs	r5, #0
 8012c0a:	e7a8      	b.n	8012b5e <setvbuf+0xbe>
 8012c0c:	60a3      	str	r3, [r4, #8]
 8012c0e:	e7e8      	b.n	8012be2 <setvbuf+0x142>
 8012c10:	f04f 35ff 	mov.w	r5, #4294967295
 8012c14:	e7b9      	b.n	8012b8a <setvbuf+0xea>
 8012c16:	2500      	movs	r5, #0
 8012c18:	e7b7      	b.n	8012b8a <setvbuf+0xea>
 8012c1a:	bf00      	nop
 8012c1c:	20000020 	.word	0x20000020
 8012c20:	080184f0 	.word	0x080184f0
 8012c24:	08018510 	.word	0x08018510
 8012c28:	080184d0 	.word	0x080184d0

08012c2c <nanf>:
 8012c2c:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8012c34 <nanf+0x8>
 8012c30:	4770      	bx	lr
 8012c32:	bf00      	nop
 8012c34:	7fc00000 	.word	0x7fc00000

08012c38 <siprintf>:
 8012c38:	b40e      	push	{r1, r2, r3}
 8012c3a:	b500      	push	{lr}
 8012c3c:	b09c      	sub	sp, #112	; 0x70
 8012c3e:	ab1d      	add	r3, sp, #116	; 0x74
 8012c40:	9002      	str	r0, [sp, #8]
 8012c42:	9006      	str	r0, [sp, #24]
 8012c44:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8012c48:	4809      	ldr	r0, [pc, #36]	; (8012c70 <siprintf+0x38>)
 8012c4a:	9107      	str	r1, [sp, #28]
 8012c4c:	9104      	str	r1, [sp, #16]
 8012c4e:	4909      	ldr	r1, [pc, #36]	; (8012c74 <siprintf+0x3c>)
 8012c50:	f853 2b04 	ldr.w	r2, [r3], #4
 8012c54:	9105      	str	r1, [sp, #20]
 8012c56:	6800      	ldr	r0, [r0, #0]
 8012c58:	9301      	str	r3, [sp, #4]
 8012c5a:	a902      	add	r1, sp, #8
 8012c5c:	f003 f974 	bl	8015f48 <_svfiprintf_r>
 8012c60:	9b02      	ldr	r3, [sp, #8]
 8012c62:	2200      	movs	r2, #0
 8012c64:	701a      	strb	r2, [r3, #0]
 8012c66:	b01c      	add	sp, #112	; 0x70
 8012c68:	f85d eb04 	ldr.w	lr, [sp], #4
 8012c6c:	b003      	add	sp, #12
 8012c6e:	4770      	bx	lr
 8012c70:	20000020 	.word	0x20000020
 8012c74:	ffff0208 	.word	0xffff0208

08012c78 <sulp>:
 8012c78:	b570      	push	{r4, r5, r6, lr}
 8012c7a:	4604      	mov	r4, r0
 8012c7c:	460d      	mov	r5, r1
 8012c7e:	ec45 4b10 	vmov	d0, r4, r5
 8012c82:	4616      	mov	r6, r2
 8012c84:	f002 fefc 	bl	8015a80 <__ulp>
 8012c88:	ec51 0b10 	vmov	r0, r1, d0
 8012c8c:	b17e      	cbz	r6, 8012cae <sulp+0x36>
 8012c8e:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8012c92:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8012c96:	2b00      	cmp	r3, #0
 8012c98:	dd09      	ble.n	8012cae <sulp+0x36>
 8012c9a:	051b      	lsls	r3, r3, #20
 8012c9c:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 8012ca0:	2400      	movs	r4, #0
 8012ca2:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8012ca6:	4622      	mov	r2, r4
 8012ca8:	462b      	mov	r3, r5
 8012caa:	f7ed fccd 	bl	8000648 <__aeabi_dmul>
 8012cae:	bd70      	pop	{r4, r5, r6, pc}

08012cb0 <_strtod_l>:
 8012cb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012cb4:	b0a3      	sub	sp, #140	; 0x8c
 8012cb6:	461f      	mov	r7, r3
 8012cb8:	2300      	movs	r3, #0
 8012cba:	931e      	str	r3, [sp, #120]	; 0x78
 8012cbc:	4ba4      	ldr	r3, [pc, #656]	; (8012f50 <_strtod_l+0x2a0>)
 8012cbe:	9219      	str	r2, [sp, #100]	; 0x64
 8012cc0:	681b      	ldr	r3, [r3, #0]
 8012cc2:	9307      	str	r3, [sp, #28]
 8012cc4:	4604      	mov	r4, r0
 8012cc6:	4618      	mov	r0, r3
 8012cc8:	4688      	mov	r8, r1
 8012cca:	f7ed faa9 	bl	8000220 <strlen>
 8012cce:	f04f 0a00 	mov.w	sl, #0
 8012cd2:	4605      	mov	r5, r0
 8012cd4:	f04f 0b00 	mov.w	fp, #0
 8012cd8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8012cdc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012cde:	781a      	ldrb	r2, [r3, #0]
 8012ce0:	2a2b      	cmp	r2, #43	; 0x2b
 8012ce2:	d04c      	beq.n	8012d7e <_strtod_l+0xce>
 8012ce4:	d839      	bhi.n	8012d5a <_strtod_l+0xaa>
 8012ce6:	2a0d      	cmp	r2, #13
 8012ce8:	d832      	bhi.n	8012d50 <_strtod_l+0xa0>
 8012cea:	2a08      	cmp	r2, #8
 8012cec:	d832      	bhi.n	8012d54 <_strtod_l+0xa4>
 8012cee:	2a00      	cmp	r2, #0
 8012cf0:	d03c      	beq.n	8012d6c <_strtod_l+0xbc>
 8012cf2:	2300      	movs	r3, #0
 8012cf4:	930e      	str	r3, [sp, #56]	; 0x38
 8012cf6:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 8012cf8:	7833      	ldrb	r3, [r6, #0]
 8012cfa:	2b30      	cmp	r3, #48	; 0x30
 8012cfc:	f040 80b4 	bne.w	8012e68 <_strtod_l+0x1b8>
 8012d00:	7873      	ldrb	r3, [r6, #1]
 8012d02:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8012d06:	2b58      	cmp	r3, #88	; 0x58
 8012d08:	d16c      	bne.n	8012de4 <_strtod_l+0x134>
 8012d0a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012d0c:	9301      	str	r3, [sp, #4]
 8012d0e:	ab1e      	add	r3, sp, #120	; 0x78
 8012d10:	9702      	str	r7, [sp, #8]
 8012d12:	9300      	str	r3, [sp, #0]
 8012d14:	4a8f      	ldr	r2, [pc, #572]	; (8012f54 <_strtod_l+0x2a4>)
 8012d16:	ab1f      	add	r3, sp, #124	; 0x7c
 8012d18:	a91d      	add	r1, sp, #116	; 0x74
 8012d1a:	4620      	mov	r0, r4
 8012d1c:	f001 ffb6 	bl	8014c8c <__gethex>
 8012d20:	f010 0707 	ands.w	r7, r0, #7
 8012d24:	4605      	mov	r5, r0
 8012d26:	d005      	beq.n	8012d34 <_strtod_l+0x84>
 8012d28:	2f06      	cmp	r7, #6
 8012d2a:	d12a      	bne.n	8012d82 <_strtod_l+0xd2>
 8012d2c:	3601      	adds	r6, #1
 8012d2e:	2300      	movs	r3, #0
 8012d30:	961d      	str	r6, [sp, #116]	; 0x74
 8012d32:	930e      	str	r3, [sp, #56]	; 0x38
 8012d34:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8012d36:	2b00      	cmp	r3, #0
 8012d38:	f040 8596 	bne.w	8013868 <_strtod_l+0xbb8>
 8012d3c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8012d3e:	b1db      	cbz	r3, 8012d78 <_strtod_l+0xc8>
 8012d40:	4652      	mov	r2, sl
 8012d42:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8012d46:	ec43 2b10 	vmov	d0, r2, r3
 8012d4a:	b023      	add	sp, #140	; 0x8c
 8012d4c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012d50:	2a20      	cmp	r2, #32
 8012d52:	d1ce      	bne.n	8012cf2 <_strtod_l+0x42>
 8012d54:	3301      	adds	r3, #1
 8012d56:	931d      	str	r3, [sp, #116]	; 0x74
 8012d58:	e7c0      	b.n	8012cdc <_strtod_l+0x2c>
 8012d5a:	2a2d      	cmp	r2, #45	; 0x2d
 8012d5c:	d1c9      	bne.n	8012cf2 <_strtod_l+0x42>
 8012d5e:	2201      	movs	r2, #1
 8012d60:	920e      	str	r2, [sp, #56]	; 0x38
 8012d62:	1c5a      	adds	r2, r3, #1
 8012d64:	921d      	str	r2, [sp, #116]	; 0x74
 8012d66:	785b      	ldrb	r3, [r3, #1]
 8012d68:	2b00      	cmp	r3, #0
 8012d6a:	d1c4      	bne.n	8012cf6 <_strtod_l+0x46>
 8012d6c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8012d6e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8012d72:	2b00      	cmp	r3, #0
 8012d74:	f040 8576 	bne.w	8013864 <_strtod_l+0xbb4>
 8012d78:	4652      	mov	r2, sl
 8012d7a:	465b      	mov	r3, fp
 8012d7c:	e7e3      	b.n	8012d46 <_strtod_l+0x96>
 8012d7e:	2200      	movs	r2, #0
 8012d80:	e7ee      	b.n	8012d60 <_strtod_l+0xb0>
 8012d82:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 8012d84:	b13a      	cbz	r2, 8012d96 <_strtod_l+0xe6>
 8012d86:	2135      	movs	r1, #53	; 0x35
 8012d88:	a820      	add	r0, sp, #128	; 0x80
 8012d8a:	f002 ff84 	bl	8015c96 <__copybits>
 8012d8e:	991e      	ldr	r1, [sp, #120]	; 0x78
 8012d90:	4620      	mov	r0, r4
 8012d92:	f002 fb49 	bl	8015428 <_Bfree>
 8012d96:	3f01      	subs	r7, #1
 8012d98:	2f05      	cmp	r7, #5
 8012d9a:	d807      	bhi.n	8012dac <_strtod_l+0xfc>
 8012d9c:	e8df f007 	tbb	[pc, r7]
 8012da0:	1d180b0e 	.word	0x1d180b0e
 8012da4:	030e      	.short	0x030e
 8012da6:	f04f 0b00 	mov.w	fp, #0
 8012daa:	46da      	mov	sl, fp
 8012dac:	0728      	lsls	r0, r5, #28
 8012dae:	d5c1      	bpl.n	8012d34 <_strtod_l+0x84>
 8012db0:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 8012db4:	e7be      	b.n	8012d34 <_strtod_l+0x84>
 8012db6:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 8012dba:	e7f7      	b.n	8012dac <_strtod_l+0xfc>
 8012dbc:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 8012dc0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 8012dc2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8012dc6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 8012dca:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8012dce:	e7ed      	b.n	8012dac <_strtod_l+0xfc>
 8012dd0:	f8df b184 	ldr.w	fp, [pc, #388]	; 8012f58 <_strtod_l+0x2a8>
 8012dd4:	f04f 0a00 	mov.w	sl, #0
 8012dd8:	e7e8      	b.n	8012dac <_strtod_l+0xfc>
 8012dda:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 8012dde:	f04f 3aff 	mov.w	sl, #4294967295
 8012de2:	e7e3      	b.n	8012dac <_strtod_l+0xfc>
 8012de4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012de6:	1c5a      	adds	r2, r3, #1
 8012de8:	921d      	str	r2, [sp, #116]	; 0x74
 8012dea:	785b      	ldrb	r3, [r3, #1]
 8012dec:	2b30      	cmp	r3, #48	; 0x30
 8012dee:	d0f9      	beq.n	8012de4 <_strtod_l+0x134>
 8012df0:	2b00      	cmp	r3, #0
 8012df2:	d09f      	beq.n	8012d34 <_strtod_l+0x84>
 8012df4:	2301      	movs	r3, #1
 8012df6:	f04f 0900 	mov.w	r9, #0
 8012dfa:	9304      	str	r3, [sp, #16]
 8012dfc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012dfe:	930a      	str	r3, [sp, #40]	; 0x28
 8012e00:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8012e04:	464f      	mov	r7, r9
 8012e06:	220a      	movs	r2, #10
 8012e08:	981d      	ldr	r0, [sp, #116]	; 0x74
 8012e0a:	7806      	ldrb	r6, [r0, #0]
 8012e0c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 8012e10:	b2d9      	uxtb	r1, r3
 8012e12:	2909      	cmp	r1, #9
 8012e14:	d92a      	bls.n	8012e6c <_strtod_l+0x1bc>
 8012e16:	9907      	ldr	r1, [sp, #28]
 8012e18:	462a      	mov	r2, r5
 8012e1a:	f003 fb94 	bl	8016546 <strncmp>
 8012e1e:	b398      	cbz	r0, 8012e88 <_strtod_l+0x1d8>
 8012e20:	2000      	movs	r0, #0
 8012e22:	4633      	mov	r3, r6
 8012e24:	463d      	mov	r5, r7
 8012e26:	9007      	str	r0, [sp, #28]
 8012e28:	4602      	mov	r2, r0
 8012e2a:	2b65      	cmp	r3, #101	; 0x65
 8012e2c:	d001      	beq.n	8012e32 <_strtod_l+0x182>
 8012e2e:	2b45      	cmp	r3, #69	; 0x45
 8012e30:	d118      	bne.n	8012e64 <_strtod_l+0x1b4>
 8012e32:	b91d      	cbnz	r5, 8012e3c <_strtod_l+0x18c>
 8012e34:	9b04      	ldr	r3, [sp, #16]
 8012e36:	4303      	orrs	r3, r0
 8012e38:	d098      	beq.n	8012d6c <_strtod_l+0xbc>
 8012e3a:	2500      	movs	r5, #0
 8012e3c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 8012e40:	f108 0301 	add.w	r3, r8, #1
 8012e44:	931d      	str	r3, [sp, #116]	; 0x74
 8012e46:	f898 3001 	ldrb.w	r3, [r8, #1]
 8012e4a:	2b2b      	cmp	r3, #43	; 0x2b
 8012e4c:	d075      	beq.n	8012f3a <_strtod_l+0x28a>
 8012e4e:	2b2d      	cmp	r3, #45	; 0x2d
 8012e50:	d07b      	beq.n	8012f4a <_strtod_l+0x29a>
 8012e52:	f04f 0c00 	mov.w	ip, #0
 8012e56:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 8012e5a:	2909      	cmp	r1, #9
 8012e5c:	f240 8082 	bls.w	8012f64 <_strtod_l+0x2b4>
 8012e60:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 8012e64:	2600      	movs	r6, #0
 8012e66:	e09d      	b.n	8012fa4 <_strtod_l+0x2f4>
 8012e68:	2300      	movs	r3, #0
 8012e6a:	e7c4      	b.n	8012df6 <_strtod_l+0x146>
 8012e6c:	2f08      	cmp	r7, #8
 8012e6e:	bfd8      	it	le
 8012e70:	9909      	ldrle	r1, [sp, #36]	; 0x24
 8012e72:	f100 0001 	add.w	r0, r0, #1
 8012e76:	bfda      	itte	le
 8012e78:	fb02 3301 	mlale	r3, r2, r1, r3
 8012e7c:	9309      	strle	r3, [sp, #36]	; 0x24
 8012e7e:	fb02 3909 	mlagt	r9, r2, r9, r3
 8012e82:	3701      	adds	r7, #1
 8012e84:	901d      	str	r0, [sp, #116]	; 0x74
 8012e86:	e7bf      	b.n	8012e08 <_strtod_l+0x158>
 8012e88:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012e8a:	195a      	adds	r2, r3, r5
 8012e8c:	921d      	str	r2, [sp, #116]	; 0x74
 8012e8e:	5d5b      	ldrb	r3, [r3, r5]
 8012e90:	2f00      	cmp	r7, #0
 8012e92:	d037      	beq.n	8012f04 <_strtod_l+0x254>
 8012e94:	9007      	str	r0, [sp, #28]
 8012e96:	463d      	mov	r5, r7
 8012e98:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 8012e9c:	2a09      	cmp	r2, #9
 8012e9e:	d912      	bls.n	8012ec6 <_strtod_l+0x216>
 8012ea0:	2201      	movs	r2, #1
 8012ea2:	e7c2      	b.n	8012e2a <_strtod_l+0x17a>
 8012ea4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012ea6:	1c5a      	adds	r2, r3, #1
 8012ea8:	921d      	str	r2, [sp, #116]	; 0x74
 8012eaa:	785b      	ldrb	r3, [r3, #1]
 8012eac:	3001      	adds	r0, #1
 8012eae:	2b30      	cmp	r3, #48	; 0x30
 8012eb0:	d0f8      	beq.n	8012ea4 <_strtod_l+0x1f4>
 8012eb2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 8012eb6:	2a08      	cmp	r2, #8
 8012eb8:	f200 84db 	bhi.w	8013872 <_strtod_l+0xbc2>
 8012ebc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 8012ebe:	9007      	str	r0, [sp, #28]
 8012ec0:	2000      	movs	r0, #0
 8012ec2:	920a      	str	r2, [sp, #40]	; 0x28
 8012ec4:	4605      	mov	r5, r0
 8012ec6:	3b30      	subs	r3, #48	; 0x30
 8012ec8:	f100 0201 	add.w	r2, r0, #1
 8012ecc:	d014      	beq.n	8012ef8 <_strtod_l+0x248>
 8012ece:	9907      	ldr	r1, [sp, #28]
 8012ed0:	4411      	add	r1, r2
 8012ed2:	9107      	str	r1, [sp, #28]
 8012ed4:	462a      	mov	r2, r5
 8012ed6:	eb00 0e05 	add.w	lr, r0, r5
 8012eda:	210a      	movs	r1, #10
 8012edc:	4572      	cmp	r2, lr
 8012ede:	d113      	bne.n	8012f08 <_strtod_l+0x258>
 8012ee0:	182a      	adds	r2, r5, r0
 8012ee2:	2a08      	cmp	r2, #8
 8012ee4:	f105 0501 	add.w	r5, r5, #1
 8012ee8:	4405      	add	r5, r0
 8012eea:	dc1c      	bgt.n	8012f26 <_strtod_l+0x276>
 8012eec:	9909      	ldr	r1, [sp, #36]	; 0x24
 8012eee:	220a      	movs	r2, #10
 8012ef0:	fb02 3301 	mla	r3, r2, r1, r3
 8012ef4:	9309      	str	r3, [sp, #36]	; 0x24
 8012ef6:	2200      	movs	r2, #0
 8012ef8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012efa:	1c59      	adds	r1, r3, #1
 8012efc:	911d      	str	r1, [sp, #116]	; 0x74
 8012efe:	785b      	ldrb	r3, [r3, #1]
 8012f00:	4610      	mov	r0, r2
 8012f02:	e7c9      	b.n	8012e98 <_strtod_l+0x1e8>
 8012f04:	4638      	mov	r0, r7
 8012f06:	e7d2      	b.n	8012eae <_strtod_l+0x1fe>
 8012f08:	2a08      	cmp	r2, #8
 8012f0a:	dc04      	bgt.n	8012f16 <_strtod_l+0x266>
 8012f0c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 8012f0e:	434e      	muls	r6, r1
 8012f10:	9609      	str	r6, [sp, #36]	; 0x24
 8012f12:	3201      	adds	r2, #1
 8012f14:	e7e2      	b.n	8012edc <_strtod_l+0x22c>
 8012f16:	f102 0c01 	add.w	ip, r2, #1
 8012f1a:	f1bc 0f10 	cmp.w	ip, #16
 8012f1e:	bfd8      	it	le
 8012f20:	fb01 f909 	mulle.w	r9, r1, r9
 8012f24:	e7f5      	b.n	8012f12 <_strtod_l+0x262>
 8012f26:	2d10      	cmp	r5, #16
 8012f28:	bfdc      	itt	le
 8012f2a:	220a      	movle	r2, #10
 8012f2c:	fb02 3909 	mlale	r9, r2, r9, r3
 8012f30:	e7e1      	b.n	8012ef6 <_strtod_l+0x246>
 8012f32:	2300      	movs	r3, #0
 8012f34:	9307      	str	r3, [sp, #28]
 8012f36:	2201      	movs	r2, #1
 8012f38:	e77c      	b.n	8012e34 <_strtod_l+0x184>
 8012f3a:	f04f 0c00 	mov.w	ip, #0
 8012f3e:	f108 0302 	add.w	r3, r8, #2
 8012f42:	931d      	str	r3, [sp, #116]	; 0x74
 8012f44:	f898 3002 	ldrb.w	r3, [r8, #2]
 8012f48:	e785      	b.n	8012e56 <_strtod_l+0x1a6>
 8012f4a:	f04f 0c01 	mov.w	ip, #1
 8012f4e:	e7f6      	b.n	8012f3e <_strtod_l+0x28e>
 8012f50:	0801859c 	.word	0x0801859c
 8012f54:	080182e4 	.word	0x080182e4
 8012f58:	7ff00000 	.word	0x7ff00000
 8012f5c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012f5e:	1c59      	adds	r1, r3, #1
 8012f60:	911d      	str	r1, [sp, #116]	; 0x74
 8012f62:	785b      	ldrb	r3, [r3, #1]
 8012f64:	2b30      	cmp	r3, #48	; 0x30
 8012f66:	d0f9      	beq.n	8012f5c <_strtod_l+0x2ac>
 8012f68:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 8012f6c:	2908      	cmp	r1, #8
 8012f6e:	f63f af79 	bhi.w	8012e64 <_strtod_l+0x1b4>
 8012f72:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 8012f76:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012f78:	9308      	str	r3, [sp, #32]
 8012f7a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012f7c:	1c59      	adds	r1, r3, #1
 8012f7e:	911d      	str	r1, [sp, #116]	; 0x74
 8012f80:	785b      	ldrb	r3, [r3, #1]
 8012f82:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 8012f86:	2e09      	cmp	r6, #9
 8012f88:	d937      	bls.n	8012ffa <_strtod_l+0x34a>
 8012f8a:	9e08      	ldr	r6, [sp, #32]
 8012f8c:	1b89      	subs	r1, r1, r6
 8012f8e:	2908      	cmp	r1, #8
 8012f90:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8012f94:	dc02      	bgt.n	8012f9c <_strtod_l+0x2ec>
 8012f96:	4576      	cmp	r6, lr
 8012f98:	bfa8      	it	ge
 8012f9a:	4676      	movge	r6, lr
 8012f9c:	f1bc 0f00 	cmp.w	ip, #0
 8012fa0:	d000      	beq.n	8012fa4 <_strtod_l+0x2f4>
 8012fa2:	4276      	negs	r6, r6
 8012fa4:	2d00      	cmp	r5, #0
 8012fa6:	d14f      	bne.n	8013048 <_strtod_l+0x398>
 8012fa8:	9904      	ldr	r1, [sp, #16]
 8012faa:	4301      	orrs	r1, r0
 8012fac:	f47f aec2 	bne.w	8012d34 <_strtod_l+0x84>
 8012fb0:	2a00      	cmp	r2, #0
 8012fb2:	f47f aedb 	bne.w	8012d6c <_strtod_l+0xbc>
 8012fb6:	2b69      	cmp	r3, #105	; 0x69
 8012fb8:	d027      	beq.n	801300a <_strtod_l+0x35a>
 8012fba:	dc24      	bgt.n	8013006 <_strtod_l+0x356>
 8012fbc:	2b49      	cmp	r3, #73	; 0x49
 8012fbe:	d024      	beq.n	801300a <_strtod_l+0x35a>
 8012fc0:	2b4e      	cmp	r3, #78	; 0x4e
 8012fc2:	f47f aed3 	bne.w	8012d6c <_strtod_l+0xbc>
 8012fc6:	499e      	ldr	r1, [pc, #632]	; (8013240 <_strtod_l+0x590>)
 8012fc8:	a81d      	add	r0, sp, #116	; 0x74
 8012fca:	f002 f8b7 	bl	801513c <__match>
 8012fce:	2800      	cmp	r0, #0
 8012fd0:	f43f aecc 	beq.w	8012d6c <_strtod_l+0xbc>
 8012fd4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 8012fd6:	781b      	ldrb	r3, [r3, #0]
 8012fd8:	2b28      	cmp	r3, #40	; 0x28
 8012fda:	d12d      	bne.n	8013038 <_strtod_l+0x388>
 8012fdc:	4999      	ldr	r1, [pc, #612]	; (8013244 <_strtod_l+0x594>)
 8012fde:	aa20      	add	r2, sp, #128	; 0x80
 8012fe0:	a81d      	add	r0, sp, #116	; 0x74
 8012fe2:	f002 f8bf 	bl	8015164 <__hexnan>
 8012fe6:	2805      	cmp	r0, #5
 8012fe8:	d126      	bne.n	8013038 <_strtod_l+0x388>
 8012fea:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8012fec:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 8012ff0:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8012ff4:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8012ff8:	e69c      	b.n	8012d34 <_strtod_l+0x84>
 8012ffa:	210a      	movs	r1, #10
 8012ffc:	fb01 3e0e 	mla	lr, r1, lr, r3
 8013000:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8013004:	e7b9      	b.n	8012f7a <_strtod_l+0x2ca>
 8013006:	2b6e      	cmp	r3, #110	; 0x6e
 8013008:	e7db      	b.n	8012fc2 <_strtod_l+0x312>
 801300a:	498f      	ldr	r1, [pc, #572]	; (8013248 <_strtod_l+0x598>)
 801300c:	a81d      	add	r0, sp, #116	; 0x74
 801300e:	f002 f895 	bl	801513c <__match>
 8013012:	2800      	cmp	r0, #0
 8013014:	f43f aeaa 	beq.w	8012d6c <_strtod_l+0xbc>
 8013018:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801301a:	498c      	ldr	r1, [pc, #560]	; (801324c <_strtod_l+0x59c>)
 801301c:	3b01      	subs	r3, #1
 801301e:	a81d      	add	r0, sp, #116	; 0x74
 8013020:	931d      	str	r3, [sp, #116]	; 0x74
 8013022:	f002 f88b 	bl	801513c <__match>
 8013026:	b910      	cbnz	r0, 801302e <_strtod_l+0x37e>
 8013028:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801302a:	3301      	adds	r3, #1
 801302c:	931d      	str	r3, [sp, #116]	; 0x74
 801302e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 801325c <_strtod_l+0x5ac>
 8013032:	f04f 0a00 	mov.w	sl, #0
 8013036:	e67d      	b.n	8012d34 <_strtod_l+0x84>
 8013038:	4885      	ldr	r0, [pc, #532]	; (8013250 <_strtod_l+0x5a0>)
 801303a:	f003 fa29 	bl	8016490 <nan>
 801303e:	ed8d 0b04 	vstr	d0, [sp, #16]
 8013042:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 8013046:	e675      	b.n	8012d34 <_strtod_l+0x84>
 8013048:	9b07      	ldr	r3, [sp, #28]
 801304a:	9809      	ldr	r0, [sp, #36]	; 0x24
 801304c:	1af3      	subs	r3, r6, r3
 801304e:	2f00      	cmp	r7, #0
 8013050:	bf08      	it	eq
 8013052:	462f      	moveq	r7, r5
 8013054:	2d10      	cmp	r5, #16
 8013056:	9308      	str	r3, [sp, #32]
 8013058:	46a8      	mov	r8, r5
 801305a:	bfa8      	it	ge
 801305c:	f04f 0810 	movge.w	r8, #16
 8013060:	f7ed fa78 	bl	8000554 <__aeabi_ui2d>
 8013064:	2d09      	cmp	r5, #9
 8013066:	4682      	mov	sl, r0
 8013068:	468b      	mov	fp, r1
 801306a:	dd13      	ble.n	8013094 <_strtod_l+0x3e4>
 801306c:	4b79      	ldr	r3, [pc, #484]	; (8013254 <_strtod_l+0x5a4>)
 801306e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8013072:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8013076:	f7ed fae7 	bl	8000648 <__aeabi_dmul>
 801307a:	4682      	mov	sl, r0
 801307c:	4648      	mov	r0, r9
 801307e:	468b      	mov	fp, r1
 8013080:	f7ed fa68 	bl	8000554 <__aeabi_ui2d>
 8013084:	4602      	mov	r2, r0
 8013086:	460b      	mov	r3, r1
 8013088:	4650      	mov	r0, sl
 801308a:	4659      	mov	r1, fp
 801308c:	f7ed f926 	bl	80002dc <__adddf3>
 8013090:	4682      	mov	sl, r0
 8013092:	468b      	mov	fp, r1
 8013094:	2d0f      	cmp	r5, #15
 8013096:	dc38      	bgt.n	801310a <_strtod_l+0x45a>
 8013098:	9b08      	ldr	r3, [sp, #32]
 801309a:	2b00      	cmp	r3, #0
 801309c:	f43f ae4a 	beq.w	8012d34 <_strtod_l+0x84>
 80130a0:	dd24      	ble.n	80130ec <_strtod_l+0x43c>
 80130a2:	2b16      	cmp	r3, #22
 80130a4:	dc0b      	bgt.n	80130be <_strtod_l+0x40e>
 80130a6:	4d6b      	ldr	r5, [pc, #428]	; (8013254 <_strtod_l+0x5a4>)
 80130a8:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 80130ac:	e9d5 0100 	ldrd	r0, r1, [r5]
 80130b0:	4652      	mov	r2, sl
 80130b2:	465b      	mov	r3, fp
 80130b4:	f7ed fac8 	bl	8000648 <__aeabi_dmul>
 80130b8:	4682      	mov	sl, r0
 80130ba:	468b      	mov	fp, r1
 80130bc:	e63a      	b.n	8012d34 <_strtod_l+0x84>
 80130be:	9a08      	ldr	r2, [sp, #32]
 80130c0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 80130c4:	4293      	cmp	r3, r2
 80130c6:	db20      	blt.n	801310a <_strtod_l+0x45a>
 80130c8:	4c62      	ldr	r4, [pc, #392]	; (8013254 <_strtod_l+0x5a4>)
 80130ca:	f1c5 050f 	rsb	r5, r5, #15
 80130ce:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 80130d2:	4652      	mov	r2, sl
 80130d4:	465b      	mov	r3, fp
 80130d6:	e9d1 0100 	ldrd	r0, r1, [r1]
 80130da:	f7ed fab5 	bl	8000648 <__aeabi_dmul>
 80130de:	9b08      	ldr	r3, [sp, #32]
 80130e0:	1b5d      	subs	r5, r3, r5
 80130e2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 80130e6:	e9d4 2300 	ldrd	r2, r3, [r4]
 80130ea:	e7e3      	b.n	80130b4 <_strtod_l+0x404>
 80130ec:	9b08      	ldr	r3, [sp, #32]
 80130ee:	3316      	adds	r3, #22
 80130f0:	db0b      	blt.n	801310a <_strtod_l+0x45a>
 80130f2:	9b07      	ldr	r3, [sp, #28]
 80130f4:	4a57      	ldr	r2, [pc, #348]	; (8013254 <_strtod_l+0x5a4>)
 80130f6:	1b9e      	subs	r6, r3, r6
 80130f8:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 80130fc:	e9d6 2300 	ldrd	r2, r3, [r6]
 8013100:	4650      	mov	r0, sl
 8013102:	4659      	mov	r1, fp
 8013104:	f7ed fbca 	bl	800089c <__aeabi_ddiv>
 8013108:	e7d6      	b.n	80130b8 <_strtod_l+0x408>
 801310a:	9b08      	ldr	r3, [sp, #32]
 801310c:	eba5 0808 	sub.w	r8, r5, r8
 8013110:	4498      	add	r8, r3
 8013112:	f1b8 0f00 	cmp.w	r8, #0
 8013116:	dd71      	ble.n	80131fc <_strtod_l+0x54c>
 8013118:	f018 030f 	ands.w	r3, r8, #15
 801311c:	d00a      	beq.n	8013134 <_strtod_l+0x484>
 801311e:	494d      	ldr	r1, [pc, #308]	; (8013254 <_strtod_l+0x5a4>)
 8013120:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8013124:	4652      	mov	r2, sl
 8013126:	465b      	mov	r3, fp
 8013128:	e9d1 0100 	ldrd	r0, r1, [r1]
 801312c:	f7ed fa8c 	bl	8000648 <__aeabi_dmul>
 8013130:	4682      	mov	sl, r0
 8013132:	468b      	mov	fp, r1
 8013134:	f038 080f 	bics.w	r8, r8, #15
 8013138:	d04d      	beq.n	80131d6 <_strtod_l+0x526>
 801313a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 801313e:	dd22      	ble.n	8013186 <_strtod_l+0x4d6>
 8013140:	2500      	movs	r5, #0
 8013142:	462e      	mov	r6, r5
 8013144:	9509      	str	r5, [sp, #36]	; 0x24
 8013146:	9507      	str	r5, [sp, #28]
 8013148:	2322      	movs	r3, #34	; 0x22
 801314a:	f8df b110 	ldr.w	fp, [pc, #272]	; 801325c <_strtod_l+0x5ac>
 801314e:	6023      	str	r3, [r4, #0]
 8013150:	f04f 0a00 	mov.w	sl, #0
 8013154:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013156:	2b00      	cmp	r3, #0
 8013158:	f43f adec 	beq.w	8012d34 <_strtod_l+0x84>
 801315c:	991e      	ldr	r1, [sp, #120]	; 0x78
 801315e:	4620      	mov	r0, r4
 8013160:	f002 f962 	bl	8015428 <_Bfree>
 8013164:	9907      	ldr	r1, [sp, #28]
 8013166:	4620      	mov	r0, r4
 8013168:	f002 f95e 	bl	8015428 <_Bfree>
 801316c:	4631      	mov	r1, r6
 801316e:	4620      	mov	r0, r4
 8013170:	f002 f95a 	bl	8015428 <_Bfree>
 8013174:	9909      	ldr	r1, [sp, #36]	; 0x24
 8013176:	4620      	mov	r0, r4
 8013178:	f002 f956 	bl	8015428 <_Bfree>
 801317c:	4629      	mov	r1, r5
 801317e:	4620      	mov	r0, r4
 8013180:	f002 f952 	bl	8015428 <_Bfree>
 8013184:	e5d6      	b.n	8012d34 <_strtod_l+0x84>
 8013186:	2300      	movs	r3, #0
 8013188:	ea4f 1828 	mov.w	r8, r8, asr #4
 801318c:	4650      	mov	r0, sl
 801318e:	4659      	mov	r1, fp
 8013190:	4699      	mov	r9, r3
 8013192:	f1b8 0f01 	cmp.w	r8, #1
 8013196:	dc21      	bgt.n	80131dc <_strtod_l+0x52c>
 8013198:	b10b      	cbz	r3, 801319e <_strtod_l+0x4ee>
 801319a:	4682      	mov	sl, r0
 801319c:	468b      	mov	fp, r1
 801319e:	4b2e      	ldr	r3, [pc, #184]	; (8013258 <_strtod_l+0x5a8>)
 80131a0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 80131a4:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 80131a8:	4652      	mov	r2, sl
 80131aa:	465b      	mov	r3, fp
 80131ac:	e9d9 0100 	ldrd	r0, r1, [r9]
 80131b0:	f7ed fa4a 	bl	8000648 <__aeabi_dmul>
 80131b4:	4b29      	ldr	r3, [pc, #164]	; (801325c <_strtod_l+0x5ac>)
 80131b6:	460a      	mov	r2, r1
 80131b8:	400b      	ands	r3, r1
 80131ba:	4929      	ldr	r1, [pc, #164]	; (8013260 <_strtod_l+0x5b0>)
 80131bc:	428b      	cmp	r3, r1
 80131be:	4682      	mov	sl, r0
 80131c0:	d8be      	bhi.n	8013140 <_strtod_l+0x490>
 80131c2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 80131c6:	428b      	cmp	r3, r1
 80131c8:	bf86      	itte	hi
 80131ca:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 8013264 <_strtod_l+0x5b4>
 80131ce:	f04f 3aff 	movhi.w	sl, #4294967295
 80131d2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 80131d6:	2300      	movs	r3, #0
 80131d8:	9304      	str	r3, [sp, #16]
 80131da:	e081      	b.n	80132e0 <_strtod_l+0x630>
 80131dc:	f018 0f01 	tst.w	r8, #1
 80131e0:	d007      	beq.n	80131f2 <_strtod_l+0x542>
 80131e2:	4b1d      	ldr	r3, [pc, #116]	; (8013258 <_strtod_l+0x5a8>)
 80131e4:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 80131e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80131ec:	f7ed fa2c 	bl	8000648 <__aeabi_dmul>
 80131f0:	2301      	movs	r3, #1
 80131f2:	f109 0901 	add.w	r9, r9, #1
 80131f6:	ea4f 0868 	mov.w	r8, r8, asr #1
 80131fa:	e7ca      	b.n	8013192 <_strtod_l+0x4e2>
 80131fc:	d0eb      	beq.n	80131d6 <_strtod_l+0x526>
 80131fe:	f1c8 0800 	rsb	r8, r8, #0
 8013202:	f018 020f 	ands.w	r2, r8, #15
 8013206:	d00a      	beq.n	801321e <_strtod_l+0x56e>
 8013208:	4b12      	ldr	r3, [pc, #72]	; (8013254 <_strtod_l+0x5a4>)
 801320a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801320e:	4650      	mov	r0, sl
 8013210:	4659      	mov	r1, fp
 8013212:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013216:	f7ed fb41 	bl	800089c <__aeabi_ddiv>
 801321a:	4682      	mov	sl, r0
 801321c:	468b      	mov	fp, r1
 801321e:	ea5f 1828 	movs.w	r8, r8, asr #4
 8013222:	d0d8      	beq.n	80131d6 <_strtod_l+0x526>
 8013224:	f1b8 0f1f 	cmp.w	r8, #31
 8013228:	dd1e      	ble.n	8013268 <_strtod_l+0x5b8>
 801322a:	2500      	movs	r5, #0
 801322c:	462e      	mov	r6, r5
 801322e:	9509      	str	r5, [sp, #36]	; 0x24
 8013230:	9507      	str	r5, [sp, #28]
 8013232:	2322      	movs	r3, #34	; 0x22
 8013234:	f04f 0a00 	mov.w	sl, #0
 8013238:	f04f 0b00 	mov.w	fp, #0
 801323c:	6023      	str	r3, [r4, #0]
 801323e:	e789      	b.n	8013154 <_strtod_l+0x4a4>
 8013240:	080182b5 	.word	0x080182b5
 8013244:	080182f8 	.word	0x080182f8
 8013248:	080182ad 	.word	0x080182ad
 801324c:	0801843c 	.word	0x0801843c
 8013250:	08018758 	.word	0x08018758
 8013254:	08018638 	.word	0x08018638
 8013258:	08018610 	.word	0x08018610
 801325c:	7ff00000 	.word	0x7ff00000
 8013260:	7ca00000 	.word	0x7ca00000
 8013264:	7fefffff 	.word	0x7fefffff
 8013268:	f018 0310 	ands.w	r3, r8, #16
 801326c:	bf18      	it	ne
 801326e:	236a      	movne	r3, #106	; 0x6a
 8013270:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 8013628 <_strtod_l+0x978>
 8013274:	9304      	str	r3, [sp, #16]
 8013276:	4650      	mov	r0, sl
 8013278:	4659      	mov	r1, fp
 801327a:	2300      	movs	r3, #0
 801327c:	f018 0f01 	tst.w	r8, #1
 8013280:	d004      	beq.n	801328c <_strtod_l+0x5dc>
 8013282:	e9d9 2300 	ldrd	r2, r3, [r9]
 8013286:	f7ed f9df 	bl	8000648 <__aeabi_dmul>
 801328a:	2301      	movs	r3, #1
 801328c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8013290:	f109 0908 	add.w	r9, r9, #8
 8013294:	d1f2      	bne.n	801327c <_strtod_l+0x5cc>
 8013296:	b10b      	cbz	r3, 801329c <_strtod_l+0x5ec>
 8013298:	4682      	mov	sl, r0
 801329a:	468b      	mov	fp, r1
 801329c:	9b04      	ldr	r3, [sp, #16]
 801329e:	b1bb      	cbz	r3, 80132d0 <_strtod_l+0x620>
 80132a0:	f3cb 530a 	ubfx	r3, fp, #20, #11
 80132a4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 80132a8:	2b00      	cmp	r3, #0
 80132aa:	4659      	mov	r1, fp
 80132ac:	dd10      	ble.n	80132d0 <_strtod_l+0x620>
 80132ae:	2b1f      	cmp	r3, #31
 80132b0:	f340 8128 	ble.w	8013504 <_strtod_l+0x854>
 80132b4:	2b34      	cmp	r3, #52	; 0x34
 80132b6:	bfde      	ittt	le
 80132b8:	3b20      	suble	r3, #32
 80132ba:	f04f 32ff 	movle.w	r2, #4294967295
 80132be:	fa02 f303 	lslle.w	r3, r2, r3
 80132c2:	f04f 0a00 	mov.w	sl, #0
 80132c6:	bfcc      	ite	gt
 80132c8:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 80132cc:	ea03 0b01 	andle.w	fp, r3, r1
 80132d0:	2200      	movs	r2, #0
 80132d2:	2300      	movs	r3, #0
 80132d4:	4650      	mov	r0, sl
 80132d6:	4659      	mov	r1, fp
 80132d8:	f7ed fc1e 	bl	8000b18 <__aeabi_dcmpeq>
 80132dc:	2800      	cmp	r0, #0
 80132de:	d1a4      	bne.n	801322a <_strtod_l+0x57a>
 80132e0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80132e2:	9300      	str	r3, [sp, #0]
 80132e4:	990a      	ldr	r1, [sp, #40]	; 0x28
 80132e6:	462b      	mov	r3, r5
 80132e8:	463a      	mov	r2, r7
 80132ea:	4620      	mov	r0, r4
 80132ec:	f002 f908 	bl	8015500 <__s2b>
 80132f0:	9009      	str	r0, [sp, #36]	; 0x24
 80132f2:	2800      	cmp	r0, #0
 80132f4:	f43f af24 	beq.w	8013140 <_strtod_l+0x490>
 80132f8:	9b07      	ldr	r3, [sp, #28]
 80132fa:	1b9e      	subs	r6, r3, r6
 80132fc:	9b08      	ldr	r3, [sp, #32]
 80132fe:	2b00      	cmp	r3, #0
 8013300:	bfb4      	ite	lt
 8013302:	4633      	movlt	r3, r6
 8013304:	2300      	movge	r3, #0
 8013306:	9310      	str	r3, [sp, #64]	; 0x40
 8013308:	9b08      	ldr	r3, [sp, #32]
 801330a:	2500      	movs	r5, #0
 801330c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8013310:	9318      	str	r3, [sp, #96]	; 0x60
 8013312:	462e      	mov	r6, r5
 8013314:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013316:	4620      	mov	r0, r4
 8013318:	6859      	ldr	r1, [r3, #4]
 801331a:	f002 f845 	bl	80153a8 <_Balloc>
 801331e:	9007      	str	r0, [sp, #28]
 8013320:	2800      	cmp	r0, #0
 8013322:	f43f af11 	beq.w	8013148 <_strtod_l+0x498>
 8013326:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013328:	691a      	ldr	r2, [r3, #16]
 801332a:	3202      	adds	r2, #2
 801332c:	f103 010c 	add.w	r1, r3, #12
 8013330:	0092      	lsls	r2, r2, #2
 8013332:	300c      	adds	r0, #12
 8013334:	f7fe fc78 	bl	8011c28 <memcpy>
 8013338:	ec4b ab10 	vmov	d0, sl, fp
 801333c:	aa20      	add	r2, sp, #128	; 0x80
 801333e:	a91f      	add	r1, sp, #124	; 0x7c
 8013340:	4620      	mov	r0, r4
 8013342:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 8013346:	f002 fc17 	bl	8015b78 <__d2b>
 801334a:	901e      	str	r0, [sp, #120]	; 0x78
 801334c:	2800      	cmp	r0, #0
 801334e:	f43f aefb 	beq.w	8013148 <_strtod_l+0x498>
 8013352:	2101      	movs	r1, #1
 8013354:	4620      	mov	r0, r4
 8013356:	f002 f96d 	bl	8015634 <__i2b>
 801335a:	4606      	mov	r6, r0
 801335c:	2800      	cmp	r0, #0
 801335e:	f43f aef3 	beq.w	8013148 <_strtod_l+0x498>
 8013362:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 8013364:	9904      	ldr	r1, [sp, #16]
 8013366:	2b00      	cmp	r3, #0
 8013368:	bfab      	itete	ge
 801336a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 801336c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 801336e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 8013370:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 8013374:	bfac      	ite	ge
 8013376:	eb03 0902 	addge.w	r9, r3, r2
 801337a:	1ad7      	sublt	r7, r2, r3
 801337c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 801337e:	eba3 0801 	sub.w	r8, r3, r1
 8013382:	4490      	add	r8, r2
 8013384:	4ba3      	ldr	r3, [pc, #652]	; (8013614 <_strtod_l+0x964>)
 8013386:	f108 38ff 	add.w	r8, r8, #4294967295
 801338a:	4598      	cmp	r8, r3
 801338c:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8013390:	f280 80cc 	bge.w	801352c <_strtod_l+0x87c>
 8013394:	eba3 0308 	sub.w	r3, r3, r8
 8013398:	2b1f      	cmp	r3, #31
 801339a:	eba2 0203 	sub.w	r2, r2, r3
 801339e:	f04f 0101 	mov.w	r1, #1
 80133a2:	f300 80b6 	bgt.w	8013512 <_strtod_l+0x862>
 80133a6:	fa01 f303 	lsl.w	r3, r1, r3
 80133aa:	9311      	str	r3, [sp, #68]	; 0x44
 80133ac:	2300      	movs	r3, #0
 80133ae:	930c      	str	r3, [sp, #48]	; 0x30
 80133b0:	eb09 0802 	add.w	r8, r9, r2
 80133b4:	9b04      	ldr	r3, [sp, #16]
 80133b6:	45c1      	cmp	r9, r8
 80133b8:	4417      	add	r7, r2
 80133ba:	441f      	add	r7, r3
 80133bc:	464b      	mov	r3, r9
 80133be:	bfa8      	it	ge
 80133c0:	4643      	movge	r3, r8
 80133c2:	42bb      	cmp	r3, r7
 80133c4:	bfa8      	it	ge
 80133c6:	463b      	movge	r3, r7
 80133c8:	2b00      	cmp	r3, #0
 80133ca:	bfc2      	ittt	gt
 80133cc:	eba8 0803 	subgt.w	r8, r8, r3
 80133d0:	1aff      	subgt	r7, r7, r3
 80133d2:	eba9 0903 	subgt.w	r9, r9, r3
 80133d6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80133d8:	2b00      	cmp	r3, #0
 80133da:	dd17      	ble.n	801340c <_strtod_l+0x75c>
 80133dc:	4631      	mov	r1, r6
 80133de:	461a      	mov	r2, r3
 80133e0:	4620      	mov	r0, r4
 80133e2:	f002 f9e3 	bl	80157ac <__pow5mult>
 80133e6:	4606      	mov	r6, r0
 80133e8:	2800      	cmp	r0, #0
 80133ea:	f43f aead 	beq.w	8013148 <_strtod_l+0x498>
 80133ee:	4601      	mov	r1, r0
 80133f0:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 80133f2:	4620      	mov	r0, r4
 80133f4:	f002 f934 	bl	8015660 <__multiply>
 80133f8:	900f      	str	r0, [sp, #60]	; 0x3c
 80133fa:	2800      	cmp	r0, #0
 80133fc:	f43f aea4 	beq.w	8013148 <_strtod_l+0x498>
 8013400:	991e      	ldr	r1, [sp, #120]	; 0x78
 8013402:	4620      	mov	r0, r4
 8013404:	f002 f810 	bl	8015428 <_Bfree>
 8013408:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801340a:	931e      	str	r3, [sp, #120]	; 0x78
 801340c:	f1b8 0f00 	cmp.w	r8, #0
 8013410:	f300 8091 	bgt.w	8013536 <_strtod_l+0x886>
 8013414:	9b08      	ldr	r3, [sp, #32]
 8013416:	2b00      	cmp	r3, #0
 8013418:	dd08      	ble.n	801342c <_strtod_l+0x77c>
 801341a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 801341c:	9907      	ldr	r1, [sp, #28]
 801341e:	4620      	mov	r0, r4
 8013420:	f002 f9c4 	bl	80157ac <__pow5mult>
 8013424:	9007      	str	r0, [sp, #28]
 8013426:	2800      	cmp	r0, #0
 8013428:	f43f ae8e 	beq.w	8013148 <_strtod_l+0x498>
 801342c:	2f00      	cmp	r7, #0
 801342e:	dd08      	ble.n	8013442 <_strtod_l+0x792>
 8013430:	9907      	ldr	r1, [sp, #28]
 8013432:	463a      	mov	r2, r7
 8013434:	4620      	mov	r0, r4
 8013436:	f002 fa13 	bl	8015860 <__lshift>
 801343a:	9007      	str	r0, [sp, #28]
 801343c:	2800      	cmp	r0, #0
 801343e:	f43f ae83 	beq.w	8013148 <_strtod_l+0x498>
 8013442:	f1b9 0f00 	cmp.w	r9, #0
 8013446:	dd08      	ble.n	801345a <_strtod_l+0x7aa>
 8013448:	4631      	mov	r1, r6
 801344a:	464a      	mov	r2, r9
 801344c:	4620      	mov	r0, r4
 801344e:	f002 fa07 	bl	8015860 <__lshift>
 8013452:	4606      	mov	r6, r0
 8013454:	2800      	cmp	r0, #0
 8013456:	f43f ae77 	beq.w	8013148 <_strtod_l+0x498>
 801345a:	9a07      	ldr	r2, [sp, #28]
 801345c:	991e      	ldr	r1, [sp, #120]	; 0x78
 801345e:	4620      	mov	r0, r4
 8013460:	f002 fa86 	bl	8015970 <__mdiff>
 8013464:	4605      	mov	r5, r0
 8013466:	2800      	cmp	r0, #0
 8013468:	f43f ae6e 	beq.w	8013148 <_strtod_l+0x498>
 801346c:	68c3      	ldr	r3, [r0, #12]
 801346e:	930f      	str	r3, [sp, #60]	; 0x3c
 8013470:	2300      	movs	r3, #0
 8013472:	60c3      	str	r3, [r0, #12]
 8013474:	4631      	mov	r1, r6
 8013476:	f002 fa5f 	bl	8015938 <__mcmp>
 801347a:	2800      	cmp	r0, #0
 801347c:	da65      	bge.n	801354a <_strtod_l+0x89a>
 801347e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013480:	ea53 030a 	orrs.w	r3, r3, sl
 8013484:	f040 8087 	bne.w	8013596 <_strtod_l+0x8e6>
 8013488:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801348c:	2b00      	cmp	r3, #0
 801348e:	f040 8082 	bne.w	8013596 <_strtod_l+0x8e6>
 8013492:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8013496:	0d1b      	lsrs	r3, r3, #20
 8013498:	051b      	lsls	r3, r3, #20
 801349a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 801349e:	d97a      	bls.n	8013596 <_strtod_l+0x8e6>
 80134a0:	696b      	ldr	r3, [r5, #20]
 80134a2:	b913      	cbnz	r3, 80134aa <_strtod_l+0x7fa>
 80134a4:	692b      	ldr	r3, [r5, #16]
 80134a6:	2b01      	cmp	r3, #1
 80134a8:	dd75      	ble.n	8013596 <_strtod_l+0x8e6>
 80134aa:	4629      	mov	r1, r5
 80134ac:	2201      	movs	r2, #1
 80134ae:	4620      	mov	r0, r4
 80134b0:	f002 f9d6 	bl	8015860 <__lshift>
 80134b4:	4631      	mov	r1, r6
 80134b6:	4605      	mov	r5, r0
 80134b8:	f002 fa3e 	bl	8015938 <__mcmp>
 80134bc:	2800      	cmp	r0, #0
 80134be:	dd6a      	ble.n	8013596 <_strtod_l+0x8e6>
 80134c0:	9904      	ldr	r1, [sp, #16]
 80134c2:	4a55      	ldr	r2, [pc, #340]	; (8013618 <_strtod_l+0x968>)
 80134c4:	465b      	mov	r3, fp
 80134c6:	2900      	cmp	r1, #0
 80134c8:	f000 8085 	beq.w	80135d6 <_strtod_l+0x926>
 80134cc:	ea02 010b 	and.w	r1, r2, fp
 80134d0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 80134d4:	dc7f      	bgt.n	80135d6 <_strtod_l+0x926>
 80134d6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 80134da:	f77f aeaa 	ble.w	8013232 <_strtod_l+0x582>
 80134de:	4a4f      	ldr	r2, [pc, #316]	; (801361c <_strtod_l+0x96c>)
 80134e0:	2300      	movs	r3, #0
 80134e2:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 80134e6:	4650      	mov	r0, sl
 80134e8:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 80134ec:	4659      	mov	r1, fp
 80134ee:	f7ed f8ab 	bl	8000648 <__aeabi_dmul>
 80134f2:	460b      	mov	r3, r1
 80134f4:	4303      	orrs	r3, r0
 80134f6:	bf08      	it	eq
 80134f8:	2322      	moveq	r3, #34	; 0x22
 80134fa:	4682      	mov	sl, r0
 80134fc:	468b      	mov	fp, r1
 80134fe:	bf08      	it	eq
 8013500:	6023      	streq	r3, [r4, #0]
 8013502:	e62b      	b.n	801315c <_strtod_l+0x4ac>
 8013504:	f04f 32ff 	mov.w	r2, #4294967295
 8013508:	fa02 f303 	lsl.w	r3, r2, r3
 801350c:	ea03 0a0a 	and.w	sl, r3, sl
 8013510:	e6de      	b.n	80132d0 <_strtod_l+0x620>
 8013512:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8013516:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 801351a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 801351e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8013522:	fa01 f308 	lsl.w	r3, r1, r8
 8013526:	930c      	str	r3, [sp, #48]	; 0x30
 8013528:	9111      	str	r1, [sp, #68]	; 0x44
 801352a:	e741      	b.n	80133b0 <_strtod_l+0x700>
 801352c:	2300      	movs	r3, #0
 801352e:	930c      	str	r3, [sp, #48]	; 0x30
 8013530:	2301      	movs	r3, #1
 8013532:	9311      	str	r3, [sp, #68]	; 0x44
 8013534:	e73c      	b.n	80133b0 <_strtod_l+0x700>
 8013536:	991e      	ldr	r1, [sp, #120]	; 0x78
 8013538:	4642      	mov	r2, r8
 801353a:	4620      	mov	r0, r4
 801353c:	f002 f990 	bl	8015860 <__lshift>
 8013540:	901e      	str	r0, [sp, #120]	; 0x78
 8013542:	2800      	cmp	r0, #0
 8013544:	f47f af66 	bne.w	8013414 <_strtod_l+0x764>
 8013548:	e5fe      	b.n	8013148 <_strtod_l+0x498>
 801354a:	465f      	mov	r7, fp
 801354c:	d16e      	bne.n	801362c <_strtod_l+0x97c>
 801354e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013550:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8013554:	b342      	cbz	r2, 80135a8 <_strtod_l+0x8f8>
 8013556:	4a32      	ldr	r2, [pc, #200]	; (8013620 <_strtod_l+0x970>)
 8013558:	4293      	cmp	r3, r2
 801355a:	d128      	bne.n	80135ae <_strtod_l+0x8fe>
 801355c:	9b04      	ldr	r3, [sp, #16]
 801355e:	4650      	mov	r0, sl
 8013560:	b1eb      	cbz	r3, 801359e <_strtod_l+0x8ee>
 8013562:	4a2d      	ldr	r2, [pc, #180]	; (8013618 <_strtod_l+0x968>)
 8013564:	403a      	ands	r2, r7
 8013566:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 801356a:	f04f 31ff 	mov.w	r1, #4294967295
 801356e:	d819      	bhi.n	80135a4 <_strtod_l+0x8f4>
 8013570:	0d12      	lsrs	r2, r2, #20
 8013572:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8013576:	fa01 f303 	lsl.w	r3, r1, r3
 801357a:	4298      	cmp	r0, r3
 801357c:	d117      	bne.n	80135ae <_strtod_l+0x8fe>
 801357e:	4b29      	ldr	r3, [pc, #164]	; (8013624 <_strtod_l+0x974>)
 8013580:	429f      	cmp	r7, r3
 8013582:	d102      	bne.n	801358a <_strtod_l+0x8da>
 8013584:	3001      	adds	r0, #1
 8013586:	f43f addf 	beq.w	8013148 <_strtod_l+0x498>
 801358a:	4b23      	ldr	r3, [pc, #140]	; (8013618 <_strtod_l+0x968>)
 801358c:	403b      	ands	r3, r7
 801358e:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 8013592:	f04f 0a00 	mov.w	sl, #0
 8013596:	9b04      	ldr	r3, [sp, #16]
 8013598:	2b00      	cmp	r3, #0
 801359a:	d1a0      	bne.n	80134de <_strtod_l+0x82e>
 801359c:	e5de      	b.n	801315c <_strtod_l+0x4ac>
 801359e:	f04f 33ff 	mov.w	r3, #4294967295
 80135a2:	e7ea      	b.n	801357a <_strtod_l+0x8ca>
 80135a4:	460b      	mov	r3, r1
 80135a6:	e7e8      	b.n	801357a <_strtod_l+0x8ca>
 80135a8:	ea53 030a 	orrs.w	r3, r3, sl
 80135ac:	d088      	beq.n	80134c0 <_strtod_l+0x810>
 80135ae:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80135b0:	b1db      	cbz	r3, 80135ea <_strtod_l+0x93a>
 80135b2:	423b      	tst	r3, r7
 80135b4:	d0ef      	beq.n	8013596 <_strtod_l+0x8e6>
 80135b6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 80135b8:	9a04      	ldr	r2, [sp, #16]
 80135ba:	4650      	mov	r0, sl
 80135bc:	4659      	mov	r1, fp
 80135be:	b1c3      	cbz	r3, 80135f2 <_strtod_l+0x942>
 80135c0:	f7ff fb5a 	bl	8012c78 <sulp>
 80135c4:	4602      	mov	r2, r0
 80135c6:	460b      	mov	r3, r1
 80135c8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80135cc:	f7ec fe86 	bl	80002dc <__adddf3>
 80135d0:	4682      	mov	sl, r0
 80135d2:	468b      	mov	fp, r1
 80135d4:	e7df      	b.n	8013596 <_strtod_l+0x8e6>
 80135d6:	4013      	ands	r3, r2
 80135d8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 80135dc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 80135e0:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 80135e4:	f04f 3aff 	mov.w	sl, #4294967295
 80135e8:	e7d5      	b.n	8013596 <_strtod_l+0x8e6>
 80135ea:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80135ec:	ea13 0f0a 	tst.w	r3, sl
 80135f0:	e7e0      	b.n	80135b4 <_strtod_l+0x904>
 80135f2:	f7ff fb41 	bl	8012c78 <sulp>
 80135f6:	4602      	mov	r2, r0
 80135f8:	460b      	mov	r3, r1
 80135fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 80135fe:	f7ec fe6b 	bl	80002d8 <__aeabi_dsub>
 8013602:	2200      	movs	r2, #0
 8013604:	2300      	movs	r3, #0
 8013606:	4682      	mov	sl, r0
 8013608:	468b      	mov	fp, r1
 801360a:	f7ed fa85 	bl	8000b18 <__aeabi_dcmpeq>
 801360e:	2800      	cmp	r0, #0
 8013610:	d0c1      	beq.n	8013596 <_strtod_l+0x8e6>
 8013612:	e60e      	b.n	8013232 <_strtod_l+0x582>
 8013614:	fffffc02 	.word	0xfffffc02
 8013618:	7ff00000 	.word	0x7ff00000
 801361c:	39500000 	.word	0x39500000
 8013620:	000fffff 	.word	0x000fffff
 8013624:	7fefffff 	.word	0x7fefffff
 8013628:	08018310 	.word	0x08018310
 801362c:	4631      	mov	r1, r6
 801362e:	4628      	mov	r0, r5
 8013630:	f002 fafe 	bl	8015c30 <__ratio>
 8013634:	ec59 8b10 	vmov	r8, r9, d0
 8013638:	ee10 0a10 	vmov	r0, s0
 801363c:	2200      	movs	r2, #0
 801363e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8013642:	4649      	mov	r1, r9
 8013644:	f7ed fa7c 	bl	8000b40 <__aeabi_dcmple>
 8013648:	2800      	cmp	r0, #0
 801364a:	d07c      	beq.n	8013746 <_strtod_l+0xa96>
 801364c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801364e:	2b00      	cmp	r3, #0
 8013650:	d04c      	beq.n	80136ec <_strtod_l+0xa3c>
 8013652:	4b95      	ldr	r3, [pc, #596]	; (80138a8 <_strtod_l+0xbf8>)
 8013654:	2200      	movs	r2, #0
 8013656:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 801365a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 80138a8 <_strtod_l+0xbf8>
 801365e:	f04f 0800 	mov.w	r8, #0
 8013662:	4b92      	ldr	r3, [pc, #584]	; (80138ac <_strtod_l+0xbfc>)
 8013664:	403b      	ands	r3, r7
 8013666:	9311      	str	r3, [sp, #68]	; 0x44
 8013668:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801366a:	4b91      	ldr	r3, [pc, #580]	; (80138b0 <_strtod_l+0xc00>)
 801366c:	429a      	cmp	r2, r3
 801366e:	f040 80b2 	bne.w	80137d6 <_strtod_l+0xb26>
 8013672:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8013676:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801367a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 801367e:	ec4b ab10 	vmov	d0, sl, fp
 8013682:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 8013686:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 801368a:	f002 f9f9 	bl	8015a80 <__ulp>
 801368e:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 8013692:	ec53 2b10 	vmov	r2, r3, d0
 8013696:	f7ec ffd7 	bl	8000648 <__aeabi_dmul>
 801369a:	4652      	mov	r2, sl
 801369c:	465b      	mov	r3, fp
 801369e:	f7ec fe1d 	bl	80002dc <__adddf3>
 80136a2:	460b      	mov	r3, r1
 80136a4:	4981      	ldr	r1, [pc, #516]	; (80138ac <_strtod_l+0xbfc>)
 80136a6:	4a83      	ldr	r2, [pc, #524]	; (80138b4 <_strtod_l+0xc04>)
 80136a8:	4019      	ands	r1, r3
 80136aa:	4291      	cmp	r1, r2
 80136ac:	4682      	mov	sl, r0
 80136ae:	d95e      	bls.n	801376e <_strtod_l+0xabe>
 80136b0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80136b2:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 80136b6:	4293      	cmp	r3, r2
 80136b8:	d103      	bne.n	80136c2 <_strtod_l+0xa12>
 80136ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80136bc:	3301      	adds	r3, #1
 80136be:	f43f ad43 	beq.w	8013148 <_strtod_l+0x498>
 80136c2:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 80138c0 <_strtod_l+0xc10>
 80136c6:	f04f 3aff 	mov.w	sl, #4294967295
 80136ca:	991e      	ldr	r1, [sp, #120]	; 0x78
 80136cc:	4620      	mov	r0, r4
 80136ce:	f001 feab 	bl	8015428 <_Bfree>
 80136d2:	9907      	ldr	r1, [sp, #28]
 80136d4:	4620      	mov	r0, r4
 80136d6:	f001 fea7 	bl	8015428 <_Bfree>
 80136da:	4631      	mov	r1, r6
 80136dc:	4620      	mov	r0, r4
 80136de:	f001 fea3 	bl	8015428 <_Bfree>
 80136e2:	4629      	mov	r1, r5
 80136e4:	4620      	mov	r0, r4
 80136e6:	f001 fe9f 	bl	8015428 <_Bfree>
 80136ea:	e613      	b.n	8013314 <_strtod_l+0x664>
 80136ec:	f1ba 0f00 	cmp.w	sl, #0
 80136f0:	d11b      	bne.n	801372a <_strtod_l+0xa7a>
 80136f2:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80136f6:	b9f3      	cbnz	r3, 8013736 <_strtod_l+0xa86>
 80136f8:	4b6b      	ldr	r3, [pc, #428]	; (80138a8 <_strtod_l+0xbf8>)
 80136fa:	2200      	movs	r2, #0
 80136fc:	4640      	mov	r0, r8
 80136fe:	4649      	mov	r1, r9
 8013700:	f7ed fa14 	bl	8000b2c <__aeabi_dcmplt>
 8013704:	b9d0      	cbnz	r0, 801373c <_strtod_l+0xa8c>
 8013706:	4640      	mov	r0, r8
 8013708:	4649      	mov	r1, r9
 801370a:	4b6b      	ldr	r3, [pc, #428]	; (80138b8 <_strtod_l+0xc08>)
 801370c:	2200      	movs	r2, #0
 801370e:	f7ec ff9b 	bl	8000648 <__aeabi_dmul>
 8013712:	4680      	mov	r8, r0
 8013714:	4689      	mov	r9, r1
 8013716:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 801371a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 801371e:	931b      	str	r3, [sp, #108]	; 0x6c
 8013720:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 8013724:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 8013728:	e79b      	b.n	8013662 <_strtod_l+0x9b2>
 801372a:	f1ba 0f01 	cmp.w	sl, #1
 801372e:	d102      	bne.n	8013736 <_strtod_l+0xa86>
 8013730:	2f00      	cmp	r7, #0
 8013732:	f43f ad7e 	beq.w	8013232 <_strtod_l+0x582>
 8013736:	4b61      	ldr	r3, [pc, #388]	; (80138bc <_strtod_l+0xc0c>)
 8013738:	2200      	movs	r2, #0
 801373a:	e78c      	b.n	8013656 <_strtod_l+0x9a6>
 801373c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 80138b8 <_strtod_l+0xc08>
 8013740:	f04f 0800 	mov.w	r8, #0
 8013744:	e7e7      	b.n	8013716 <_strtod_l+0xa66>
 8013746:	4b5c      	ldr	r3, [pc, #368]	; (80138b8 <_strtod_l+0xc08>)
 8013748:	4640      	mov	r0, r8
 801374a:	4649      	mov	r1, r9
 801374c:	2200      	movs	r2, #0
 801374e:	f7ec ff7b 	bl	8000648 <__aeabi_dmul>
 8013752:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013754:	4680      	mov	r8, r0
 8013756:	4689      	mov	r9, r1
 8013758:	b933      	cbnz	r3, 8013768 <_strtod_l+0xab8>
 801375a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801375e:	9012      	str	r0, [sp, #72]	; 0x48
 8013760:	9313      	str	r3, [sp, #76]	; 0x4c
 8013762:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 8013766:	e7dd      	b.n	8013724 <_strtod_l+0xa74>
 8013768:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 801376c:	e7f9      	b.n	8013762 <_strtod_l+0xab2>
 801376e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 8013772:	9b04      	ldr	r3, [sp, #16]
 8013774:	2b00      	cmp	r3, #0
 8013776:	d1a8      	bne.n	80136ca <_strtod_l+0xa1a>
 8013778:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 801377c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 801377e:	0d1b      	lsrs	r3, r3, #20
 8013780:	051b      	lsls	r3, r3, #20
 8013782:	429a      	cmp	r2, r3
 8013784:	d1a1      	bne.n	80136ca <_strtod_l+0xa1a>
 8013786:	4640      	mov	r0, r8
 8013788:	4649      	mov	r1, r9
 801378a:	f7ed faa5 	bl	8000cd8 <__aeabi_d2lz>
 801378e:	f7ec ff2d 	bl	80005ec <__aeabi_l2d>
 8013792:	4602      	mov	r2, r0
 8013794:	460b      	mov	r3, r1
 8013796:	4640      	mov	r0, r8
 8013798:	4649      	mov	r1, r9
 801379a:	f7ec fd9d 	bl	80002d8 <__aeabi_dsub>
 801379e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 80137a0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80137a4:	ea43 030a 	orr.w	r3, r3, sl
 80137a8:	4313      	orrs	r3, r2
 80137aa:	4680      	mov	r8, r0
 80137ac:	4689      	mov	r9, r1
 80137ae:	d053      	beq.n	8013858 <_strtod_l+0xba8>
 80137b0:	a335      	add	r3, pc, #212	; (adr r3, 8013888 <_strtod_l+0xbd8>)
 80137b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137b6:	f7ed f9b9 	bl	8000b2c <__aeabi_dcmplt>
 80137ba:	2800      	cmp	r0, #0
 80137bc:	f47f acce 	bne.w	801315c <_strtod_l+0x4ac>
 80137c0:	a333      	add	r3, pc, #204	; (adr r3, 8013890 <_strtod_l+0xbe0>)
 80137c2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137c6:	4640      	mov	r0, r8
 80137c8:	4649      	mov	r1, r9
 80137ca:	f7ed f9cd 	bl	8000b68 <__aeabi_dcmpgt>
 80137ce:	2800      	cmp	r0, #0
 80137d0:	f43f af7b 	beq.w	80136ca <_strtod_l+0xa1a>
 80137d4:	e4c2      	b.n	801315c <_strtod_l+0x4ac>
 80137d6:	9b04      	ldr	r3, [sp, #16]
 80137d8:	b333      	cbz	r3, 8013828 <_strtod_l+0xb78>
 80137da:	9b11      	ldr	r3, [sp, #68]	; 0x44
 80137dc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 80137e0:	d822      	bhi.n	8013828 <_strtod_l+0xb78>
 80137e2:	a32d      	add	r3, pc, #180	; (adr r3, 8013898 <_strtod_l+0xbe8>)
 80137e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80137e8:	4640      	mov	r0, r8
 80137ea:	4649      	mov	r1, r9
 80137ec:	f7ed f9a8 	bl	8000b40 <__aeabi_dcmple>
 80137f0:	b1a0      	cbz	r0, 801381c <_strtod_l+0xb6c>
 80137f2:	4649      	mov	r1, r9
 80137f4:	4640      	mov	r0, r8
 80137f6:	f7ed f9ff 	bl	8000bf8 <__aeabi_d2uiz>
 80137fa:	2801      	cmp	r0, #1
 80137fc:	bf38      	it	cc
 80137fe:	2001      	movcc	r0, #1
 8013800:	f7ec fea8 	bl	8000554 <__aeabi_ui2d>
 8013804:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 8013806:	4680      	mov	r8, r0
 8013808:	4689      	mov	r9, r1
 801380a:	bb13      	cbnz	r3, 8013852 <_strtod_l+0xba2>
 801380c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8013810:	9014      	str	r0, [sp, #80]	; 0x50
 8013812:	9315      	str	r3, [sp, #84]	; 0x54
 8013814:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 8013818:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 801381c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801381e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 8013820:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 8013824:	1a9b      	subs	r3, r3, r2
 8013826:	930d      	str	r3, [sp, #52]	; 0x34
 8013828:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801382c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8013830:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 8013834:	f002 f924 	bl	8015a80 <__ulp>
 8013838:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 801383c:	ec53 2b10 	vmov	r2, r3, d0
 8013840:	f7ec ff02 	bl	8000648 <__aeabi_dmul>
 8013844:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 8013848:	f7ec fd48 	bl	80002dc <__adddf3>
 801384c:	4682      	mov	sl, r0
 801384e:	468b      	mov	fp, r1
 8013850:	e78f      	b.n	8013772 <_strtod_l+0xac2>
 8013852:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 8013856:	e7dd      	b.n	8013814 <_strtod_l+0xb64>
 8013858:	a311      	add	r3, pc, #68	; (adr r3, 80138a0 <_strtod_l+0xbf0>)
 801385a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801385e:	f7ed f965 	bl	8000b2c <__aeabi_dcmplt>
 8013862:	e7b4      	b.n	80137ce <_strtod_l+0xb1e>
 8013864:	2300      	movs	r3, #0
 8013866:	930e      	str	r3, [sp, #56]	; 0x38
 8013868:	9a19      	ldr	r2, [sp, #100]	; 0x64
 801386a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 801386c:	6013      	str	r3, [r2, #0]
 801386e:	f7ff ba65 	b.w	8012d3c <_strtod_l+0x8c>
 8013872:	2b65      	cmp	r3, #101	; 0x65
 8013874:	f43f ab5d 	beq.w	8012f32 <_strtod_l+0x282>
 8013878:	2b45      	cmp	r3, #69	; 0x45
 801387a:	f43f ab5a 	beq.w	8012f32 <_strtod_l+0x282>
 801387e:	2201      	movs	r2, #1
 8013880:	f7ff bb92 	b.w	8012fa8 <_strtod_l+0x2f8>
 8013884:	f3af 8000 	nop.w
 8013888:	94a03595 	.word	0x94a03595
 801388c:	3fdfffff 	.word	0x3fdfffff
 8013890:	35afe535 	.word	0x35afe535
 8013894:	3fe00000 	.word	0x3fe00000
 8013898:	ffc00000 	.word	0xffc00000
 801389c:	41dfffff 	.word	0x41dfffff
 80138a0:	94a03595 	.word	0x94a03595
 80138a4:	3fcfffff 	.word	0x3fcfffff
 80138a8:	3ff00000 	.word	0x3ff00000
 80138ac:	7ff00000 	.word	0x7ff00000
 80138b0:	7fe00000 	.word	0x7fe00000
 80138b4:	7c9fffff 	.word	0x7c9fffff
 80138b8:	3fe00000 	.word	0x3fe00000
 80138bc:	bff00000 	.word	0xbff00000
 80138c0:	7fefffff 	.word	0x7fefffff

080138c4 <_strtod_r>:
 80138c4:	4b01      	ldr	r3, [pc, #4]	; (80138cc <_strtod_r+0x8>)
 80138c6:	f7ff b9f3 	b.w	8012cb0 <_strtod_l>
 80138ca:	bf00      	nop
 80138cc:	20000088 	.word	0x20000088

080138d0 <_strtol_l.isra.0>:
 80138d0:	2b01      	cmp	r3, #1
 80138d2:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80138d6:	d001      	beq.n	80138dc <_strtol_l.isra.0+0xc>
 80138d8:	2b24      	cmp	r3, #36	; 0x24
 80138da:	d906      	bls.n	80138ea <_strtol_l.isra.0+0x1a>
 80138dc:	f7fe f97a 	bl	8011bd4 <__errno>
 80138e0:	2316      	movs	r3, #22
 80138e2:	6003      	str	r3, [r0, #0]
 80138e4:	2000      	movs	r0, #0
 80138e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80138ea:	4f3a      	ldr	r7, [pc, #232]	; (80139d4 <_strtol_l.isra.0+0x104>)
 80138ec:	468e      	mov	lr, r1
 80138ee:	4676      	mov	r6, lr
 80138f0:	f81e 4b01 	ldrb.w	r4, [lr], #1
 80138f4:	5de5      	ldrb	r5, [r4, r7]
 80138f6:	f015 0508 	ands.w	r5, r5, #8
 80138fa:	d1f8      	bne.n	80138ee <_strtol_l.isra.0+0x1e>
 80138fc:	2c2d      	cmp	r4, #45	; 0x2d
 80138fe:	d134      	bne.n	801396a <_strtol_l.isra.0+0x9a>
 8013900:	f89e 4000 	ldrb.w	r4, [lr]
 8013904:	f04f 0801 	mov.w	r8, #1
 8013908:	f106 0e02 	add.w	lr, r6, #2
 801390c:	2b00      	cmp	r3, #0
 801390e:	d05c      	beq.n	80139ca <_strtol_l.isra.0+0xfa>
 8013910:	2b10      	cmp	r3, #16
 8013912:	d10c      	bne.n	801392e <_strtol_l.isra.0+0x5e>
 8013914:	2c30      	cmp	r4, #48	; 0x30
 8013916:	d10a      	bne.n	801392e <_strtol_l.isra.0+0x5e>
 8013918:	f89e 4000 	ldrb.w	r4, [lr]
 801391c:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 8013920:	2c58      	cmp	r4, #88	; 0x58
 8013922:	d14d      	bne.n	80139c0 <_strtol_l.isra.0+0xf0>
 8013924:	f89e 4001 	ldrb.w	r4, [lr, #1]
 8013928:	2310      	movs	r3, #16
 801392a:	f10e 0e02 	add.w	lr, lr, #2
 801392e:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 8013932:	f10c 3cff 	add.w	ip, ip, #4294967295
 8013936:	2600      	movs	r6, #0
 8013938:	fbbc f9f3 	udiv	r9, ip, r3
 801393c:	4635      	mov	r5, r6
 801393e:	fb03 ca19 	mls	sl, r3, r9, ip
 8013942:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 8013946:	2f09      	cmp	r7, #9
 8013948:	d818      	bhi.n	801397c <_strtol_l.isra.0+0xac>
 801394a:	463c      	mov	r4, r7
 801394c:	42a3      	cmp	r3, r4
 801394e:	dd24      	ble.n	801399a <_strtol_l.isra.0+0xca>
 8013950:	2e00      	cmp	r6, #0
 8013952:	db1f      	blt.n	8013994 <_strtol_l.isra.0+0xc4>
 8013954:	45a9      	cmp	r9, r5
 8013956:	d31d      	bcc.n	8013994 <_strtol_l.isra.0+0xc4>
 8013958:	d101      	bne.n	801395e <_strtol_l.isra.0+0x8e>
 801395a:	45a2      	cmp	sl, r4
 801395c:	db1a      	blt.n	8013994 <_strtol_l.isra.0+0xc4>
 801395e:	fb05 4503 	mla	r5, r5, r3, r4
 8013962:	2601      	movs	r6, #1
 8013964:	f81e 4b01 	ldrb.w	r4, [lr], #1
 8013968:	e7eb      	b.n	8013942 <_strtol_l.isra.0+0x72>
 801396a:	2c2b      	cmp	r4, #43	; 0x2b
 801396c:	bf08      	it	eq
 801396e:	f89e 4000 	ldrbeq.w	r4, [lr]
 8013972:	46a8      	mov	r8, r5
 8013974:	bf08      	it	eq
 8013976:	f106 0e02 	addeq.w	lr, r6, #2
 801397a:	e7c7      	b.n	801390c <_strtol_l.isra.0+0x3c>
 801397c:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 8013980:	2f19      	cmp	r7, #25
 8013982:	d801      	bhi.n	8013988 <_strtol_l.isra.0+0xb8>
 8013984:	3c37      	subs	r4, #55	; 0x37
 8013986:	e7e1      	b.n	801394c <_strtol_l.isra.0+0x7c>
 8013988:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 801398c:	2f19      	cmp	r7, #25
 801398e:	d804      	bhi.n	801399a <_strtol_l.isra.0+0xca>
 8013990:	3c57      	subs	r4, #87	; 0x57
 8013992:	e7db      	b.n	801394c <_strtol_l.isra.0+0x7c>
 8013994:	f04f 36ff 	mov.w	r6, #4294967295
 8013998:	e7e4      	b.n	8013964 <_strtol_l.isra.0+0x94>
 801399a:	2e00      	cmp	r6, #0
 801399c:	da05      	bge.n	80139aa <_strtol_l.isra.0+0xda>
 801399e:	2322      	movs	r3, #34	; 0x22
 80139a0:	6003      	str	r3, [r0, #0]
 80139a2:	4665      	mov	r5, ip
 80139a4:	b942      	cbnz	r2, 80139b8 <_strtol_l.isra.0+0xe8>
 80139a6:	4628      	mov	r0, r5
 80139a8:	e79d      	b.n	80138e6 <_strtol_l.isra.0+0x16>
 80139aa:	f1b8 0f00 	cmp.w	r8, #0
 80139ae:	d000      	beq.n	80139b2 <_strtol_l.isra.0+0xe2>
 80139b0:	426d      	negs	r5, r5
 80139b2:	2a00      	cmp	r2, #0
 80139b4:	d0f7      	beq.n	80139a6 <_strtol_l.isra.0+0xd6>
 80139b6:	b10e      	cbz	r6, 80139bc <_strtol_l.isra.0+0xec>
 80139b8:	f10e 31ff 	add.w	r1, lr, #4294967295
 80139bc:	6011      	str	r1, [r2, #0]
 80139be:	e7f2      	b.n	80139a6 <_strtol_l.isra.0+0xd6>
 80139c0:	2430      	movs	r4, #48	; 0x30
 80139c2:	2b00      	cmp	r3, #0
 80139c4:	d1b3      	bne.n	801392e <_strtol_l.isra.0+0x5e>
 80139c6:	2308      	movs	r3, #8
 80139c8:	e7b1      	b.n	801392e <_strtol_l.isra.0+0x5e>
 80139ca:	2c30      	cmp	r4, #48	; 0x30
 80139cc:	d0a4      	beq.n	8013918 <_strtol_l.isra.0+0x48>
 80139ce:	230a      	movs	r3, #10
 80139d0:	e7ad      	b.n	801392e <_strtol_l.isra.0+0x5e>
 80139d2:	bf00      	nop
 80139d4:	08018339 	.word	0x08018339

080139d8 <_strtol_r>:
 80139d8:	f7ff bf7a 	b.w	80138d0 <_strtol_l.isra.0>

080139dc <__swbuf_r>:
 80139dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80139de:	460e      	mov	r6, r1
 80139e0:	4614      	mov	r4, r2
 80139e2:	4605      	mov	r5, r0
 80139e4:	b118      	cbz	r0, 80139ee <__swbuf_r+0x12>
 80139e6:	6983      	ldr	r3, [r0, #24]
 80139e8:	b90b      	cbnz	r3, 80139ee <__swbuf_r+0x12>
 80139ea:	f001 f84b 	bl	8014a84 <__sinit>
 80139ee:	4b21      	ldr	r3, [pc, #132]	; (8013a74 <__swbuf_r+0x98>)
 80139f0:	429c      	cmp	r4, r3
 80139f2:	d12b      	bne.n	8013a4c <__swbuf_r+0x70>
 80139f4:	686c      	ldr	r4, [r5, #4]
 80139f6:	69a3      	ldr	r3, [r4, #24]
 80139f8:	60a3      	str	r3, [r4, #8]
 80139fa:	89a3      	ldrh	r3, [r4, #12]
 80139fc:	071a      	lsls	r2, r3, #28
 80139fe:	d52f      	bpl.n	8013a60 <__swbuf_r+0x84>
 8013a00:	6923      	ldr	r3, [r4, #16]
 8013a02:	b36b      	cbz	r3, 8013a60 <__swbuf_r+0x84>
 8013a04:	6923      	ldr	r3, [r4, #16]
 8013a06:	6820      	ldr	r0, [r4, #0]
 8013a08:	1ac0      	subs	r0, r0, r3
 8013a0a:	6963      	ldr	r3, [r4, #20]
 8013a0c:	b2f6      	uxtb	r6, r6
 8013a0e:	4283      	cmp	r3, r0
 8013a10:	4637      	mov	r7, r6
 8013a12:	dc04      	bgt.n	8013a1e <__swbuf_r+0x42>
 8013a14:	4621      	mov	r1, r4
 8013a16:	4628      	mov	r0, r5
 8013a18:	f000 ffa0 	bl	801495c <_fflush_r>
 8013a1c:	bb30      	cbnz	r0, 8013a6c <__swbuf_r+0x90>
 8013a1e:	68a3      	ldr	r3, [r4, #8]
 8013a20:	3b01      	subs	r3, #1
 8013a22:	60a3      	str	r3, [r4, #8]
 8013a24:	6823      	ldr	r3, [r4, #0]
 8013a26:	1c5a      	adds	r2, r3, #1
 8013a28:	6022      	str	r2, [r4, #0]
 8013a2a:	701e      	strb	r6, [r3, #0]
 8013a2c:	6963      	ldr	r3, [r4, #20]
 8013a2e:	3001      	adds	r0, #1
 8013a30:	4283      	cmp	r3, r0
 8013a32:	d004      	beq.n	8013a3e <__swbuf_r+0x62>
 8013a34:	89a3      	ldrh	r3, [r4, #12]
 8013a36:	07db      	lsls	r3, r3, #31
 8013a38:	d506      	bpl.n	8013a48 <__swbuf_r+0x6c>
 8013a3a:	2e0a      	cmp	r6, #10
 8013a3c:	d104      	bne.n	8013a48 <__swbuf_r+0x6c>
 8013a3e:	4621      	mov	r1, r4
 8013a40:	4628      	mov	r0, r5
 8013a42:	f000 ff8b 	bl	801495c <_fflush_r>
 8013a46:	b988      	cbnz	r0, 8013a6c <__swbuf_r+0x90>
 8013a48:	4638      	mov	r0, r7
 8013a4a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8013a4c:	4b0a      	ldr	r3, [pc, #40]	; (8013a78 <__swbuf_r+0x9c>)
 8013a4e:	429c      	cmp	r4, r3
 8013a50:	d101      	bne.n	8013a56 <__swbuf_r+0x7a>
 8013a52:	68ac      	ldr	r4, [r5, #8]
 8013a54:	e7cf      	b.n	80139f6 <__swbuf_r+0x1a>
 8013a56:	4b09      	ldr	r3, [pc, #36]	; (8013a7c <__swbuf_r+0xa0>)
 8013a58:	429c      	cmp	r4, r3
 8013a5a:	bf08      	it	eq
 8013a5c:	68ec      	ldreq	r4, [r5, #12]
 8013a5e:	e7ca      	b.n	80139f6 <__swbuf_r+0x1a>
 8013a60:	4621      	mov	r1, r4
 8013a62:	4628      	mov	r0, r5
 8013a64:	f000 f80c 	bl	8013a80 <__swsetup_r>
 8013a68:	2800      	cmp	r0, #0
 8013a6a:	d0cb      	beq.n	8013a04 <__swbuf_r+0x28>
 8013a6c:	f04f 37ff 	mov.w	r7, #4294967295
 8013a70:	e7ea      	b.n	8013a48 <__swbuf_r+0x6c>
 8013a72:	bf00      	nop
 8013a74:	080184f0 	.word	0x080184f0
 8013a78:	08018510 	.word	0x08018510
 8013a7c:	080184d0 	.word	0x080184d0

08013a80 <__swsetup_r>:
 8013a80:	4b32      	ldr	r3, [pc, #200]	; (8013b4c <__swsetup_r+0xcc>)
 8013a82:	b570      	push	{r4, r5, r6, lr}
 8013a84:	681d      	ldr	r5, [r3, #0]
 8013a86:	4606      	mov	r6, r0
 8013a88:	460c      	mov	r4, r1
 8013a8a:	b125      	cbz	r5, 8013a96 <__swsetup_r+0x16>
 8013a8c:	69ab      	ldr	r3, [r5, #24]
 8013a8e:	b913      	cbnz	r3, 8013a96 <__swsetup_r+0x16>
 8013a90:	4628      	mov	r0, r5
 8013a92:	f000 fff7 	bl	8014a84 <__sinit>
 8013a96:	4b2e      	ldr	r3, [pc, #184]	; (8013b50 <__swsetup_r+0xd0>)
 8013a98:	429c      	cmp	r4, r3
 8013a9a:	d10f      	bne.n	8013abc <__swsetup_r+0x3c>
 8013a9c:	686c      	ldr	r4, [r5, #4]
 8013a9e:	89a3      	ldrh	r3, [r4, #12]
 8013aa0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013aa4:	0719      	lsls	r1, r3, #28
 8013aa6:	d42c      	bmi.n	8013b02 <__swsetup_r+0x82>
 8013aa8:	06dd      	lsls	r5, r3, #27
 8013aaa:	d411      	bmi.n	8013ad0 <__swsetup_r+0x50>
 8013aac:	2309      	movs	r3, #9
 8013aae:	6033      	str	r3, [r6, #0]
 8013ab0:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8013ab4:	81a3      	strh	r3, [r4, #12]
 8013ab6:	f04f 30ff 	mov.w	r0, #4294967295
 8013aba:	e03e      	b.n	8013b3a <__swsetup_r+0xba>
 8013abc:	4b25      	ldr	r3, [pc, #148]	; (8013b54 <__swsetup_r+0xd4>)
 8013abe:	429c      	cmp	r4, r3
 8013ac0:	d101      	bne.n	8013ac6 <__swsetup_r+0x46>
 8013ac2:	68ac      	ldr	r4, [r5, #8]
 8013ac4:	e7eb      	b.n	8013a9e <__swsetup_r+0x1e>
 8013ac6:	4b24      	ldr	r3, [pc, #144]	; (8013b58 <__swsetup_r+0xd8>)
 8013ac8:	429c      	cmp	r4, r3
 8013aca:	bf08      	it	eq
 8013acc:	68ec      	ldreq	r4, [r5, #12]
 8013ace:	e7e6      	b.n	8013a9e <__swsetup_r+0x1e>
 8013ad0:	0758      	lsls	r0, r3, #29
 8013ad2:	d512      	bpl.n	8013afa <__swsetup_r+0x7a>
 8013ad4:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8013ad6:	b141      	cbz	r1, 8013aea <__swsetup_r+0x6a>
 8013ad8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8013adc:	4299      	cmp	r1, r3
 8013ade:	d002      	beq.n	8013ae6 <__swsetup_r+0x66>
 8013ae0:	4630      	mov	r0, r6
 8013ae2:	f002 f92b 	bl	8015d3c <_free_r>
 8013ae6:	2300      	movs	r3, #0
 8013ae8:	6363      	str	r3, [r4, #52]	; 0x34
 8013aea:	89a3      	ldrh	r3, [r4, #12]
 8013aec:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8013af0:	81a3      	strh	r3, [r4, #12]
 8013af2:	2300      	movs	r3, #0
 8013af4:	6063      	str	r3, [r4, #4]
 8013af6:	6923      	ldr	r3, [r4, #16]
 8013af8:	6023      	str	r3, [r4, #0]
 8013afa:	89a3      	ldrh	r3, [r4, #12]
 8013afc:	f043 0308 	orr.w	r3, r3, #8
 8013b00:	81a3      	strh	r3, [r4, #12]
 8013b02:	6923      	ldr	r3, [r4, #16]
 8013b04:	b94b      	cbnz	r3, 8013b1a <__swsetup_r+0x9a>
 8013b06:	89a3      	ldrh	r3, [r4, #12]
 8013b08:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8013b0c:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8013b10:	d003      	beq.n	8013b1a <__swsetup_r+0x9a>
 8013b12:	4621      	mov	r1, r4
 8013b14:	4630      	mov	r0, r6
 8013b16:	f001 fbed 	bl	80152f4 <__smakebuf_r>
 8013b1a:	89a0      	ldrh	r0, [r4, #12]
 8013b1c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8013b20:	f010 0301 	ands.w	r3, r0, #1
 8013b24:	d00a      	beq.n	8013b3c <__swsetup_r+0xbc>
 8013b26:	2300      	movs	r3, #0
 8013b28:	60a3      	str	r3, [r4, #8]
 8013b2a:	6963      	ldr	r3, [r4, #20]
 8013b2c:	425b      	negs	r3, r3
 8013b2e:	61a3      	str	r3, [r4, #24]
 8013b30:	6923      	ldr	r3, [r4, #16]
 8013b32:	b943      	cbnz	r3, 8013b46 <__swsetup_r+0xc6>
 8013b34:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8013b38:	d1ba      	bne.n	8013ab0 <__swsetup_r+0x30>
 8013b3a:	bd70      	pop	{r4, r5, r6, pc}
 8013b3c:	0781      	lsls	r1, r0, #30
 8013b3e:	bf58      	it	pl
 8013b40:	6963      	ldrpl	r3, [r4, #20]
 8013b42:	60a3      	str	r3, [r4, #8]
 8013b44:	e7f4      	b.n	8013b30 <__swsetup_r+0xb0>
 8013b46:	2000      	movs	r0, #0
 8013b48:	e7f7      	b.n	8013b3a <__swsetup_r+0xba>
 8013b4a:	bf00      	nop
 8013b4c:	20000020 	.word	0x20000020
 8013b50:	080184f0 	.word	0x080184f0
 8013b54:	08018510 	.word	0x08018510
 8013b58:	080184d0 	.word	0x080184d0

08013b5c <quorem>:
 8013b5c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013b60:	6903      	ldr	r3, [r0, #16]
 8013b62:	690c      	ldr	r4, [r1, #16]
 8013b64:	42a3      	cmp	r3, r4
 8013b66:	4607      	mov	r7, r0
 8013b68:	f2c0 8081 	blt.w	8013c6e <quorem+0x112>
 8013b6c:	3c01      	subs	r4, #1
 8013b6e:	f101 0814 	add.w	r8, r1, #20
 8013b72:	f100 0514 	add.w	r5, r0, #20
 8013b76:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013b7a:	9301      	str	r3, [sp, #4]
 8013b7c:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8013b80:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013b84:	3301      	adds	r3, #1
 8013b86:	429a      	cmp	r2, r3
 8013b88:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8013b8c:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8013b90:	fbb2 f6f3 	udiv	r6, r2, r3
 8013b94:	d331      	bcc.n	8013bfa <quorem+0x9e>
 8013b96:	f04f 0e00 	mov.w	lr, #0
 8013b9a:	4640      	mov	r0, r8
 8013b9c:	46ac      	mov	ip, r5
 8013b9e:	46f2      	mov	sl, lr
 8013ba0:	f850 2b04 	ldr.w	r2, [r0], #4
 8013ba4:	b293      	uxth	r3, r2
 8013ba6:	fb06 e303 	mla	r3, r6, r3, lr
 8013baa:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8013bae:	b29b      	uxth	r3, r3
 8013bb0:	ebaa 0303 	sub.w	r3, sl, r3
 8013bb4:	0c12      	lsrs	r2, r2, #16
 8013bb6:	f8dc a000 	ldr.w	sl, [ip]
 8013bba:	fb06 e202 	mla	r2, r6, r2, lr
 8013bbe:	fa13 f38a 	uxtah	r3, r3, sl
 8013bc2:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8013bc6:	fa1f fa82 	uxth.w	sl, r2
 8013bca:	f8dc 2000 	ldr.w	r2, [ip]
 8013bce:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 8013bd2:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013bd6:	b29b      	uxth	r3, r3
 8013bd8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013bdc:	4581      	cmp	r9, r0
 8013bde:	f84c 3b04 	str.w	r3, [ip], #4
 8013be2:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8013be6:	d2db      	bcs.n	8013ba0 <quorem+0x44>
 8013be8:	f855 300b 	ldr.w	r3, [r5, fp]
 8013bec:	b92b      	cbnz	r3, 8013bfa <quorem+0x9e>
 8013bee:	9b01      	ldr	r3, [sp, #4]
 8013bf0:	3b04      	subs	r3, #4
 8013bf2:	429d      	cmp	r5, r3
 8013bf4:	461a      	mov	r2, r3
 8013bf6:	d32e      	bcc.n	8013c56 <quorem+0xfa>
 8013bf8:	613c      	str	r4, [r7, #16]
 8013bfa:	4638      	mov	r0, r7
 8013bfc:	f001 fe9c 	bl	8015938 <__mcmp>
 8013c00:	2800      	cmp	r0, #0
 8013c02:	db24      	blt.n	8013c4e <quorem+0xf2>
 8013c04:	3601      	adds	r6, #1
 8013c06:	4628      	mov	r0, r5
 8013c08:	f04f 0c00 	mov.w	ip, #0
 8013c0c:	f858 2b04 	ldr.w	r2, [r8], #4
 8013c10:	f8d0 e000 	ldr.w	lr, [r0]
 8013c14:	b293      	uxth	r3, r2
 8013c16:	ebac 0303 	sub.w	r3, ip, r3
 8013c1a:	0c12      	lsrs	r2, r2, #16
 8013c1c:	fa13 f38e 	uxtah	r3, r3, lr
 8013c20:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8013c24:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8013c28:	b29b      	uxth	r3, r3
 8013c2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013c2e:	45c1      	cmp	r9, r8
 8013c30:	f840 3b04 	str.w	r3, [r0], #4
 8013c34:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8013c38:	d2e8      	bcs.n	8013c0c <quorem+0xb0>
 8013c3a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8013c3e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8013c42:	b922      	cbnz	r2, 8013c4e <quorem+0xf2>
 8013c44:	3b04      	subs	r3, #4
 8013c46:	429d      	cmp	r5, r3
 8013c48:	461a      	mov	r2, r3
 8013c4a:	d30a      	bcc.n	8013c62 <quorem+0x106>
 8013c4c:	613c      	str	r4, [r7, #16]
 8013c4e:	4630      	mov	r0, r6
 8013c50:	b003      	add	sp, #12
 8013c52:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013c56:	6812      	ldr	r2, [r2, #0]
 8013c58:	3b04      	subs	r3, #4
 8013c5a:	2a00      	cmp	r2, #0
 8013c5c:	d1cc      	bne.n	8013bf8 <quorem+0x9c>
 8013c5e:	3c01      	subs	r4, #1
 8013c60:	e7c7      	b.n	8013bf2 <quorem+0x96>
 8013c62:	6812      	ldr	r2, [r2, #0]
 8013c64:	3b04      	subs	r3, #4
 8013c66:	2a00      	cmp	r2, #0
 8013c68:	d1f0      	bne.n	8013c4c <quorem+0xf0>
 8013c6a:	3c01      	subs	r4, #1
 8013c6c:	e7eb      	b.n	8013c46 <quorem+0xea>
 8013c6e:	2000      	movs	r0, #0
 8013c70:	e7ee      	b.n	8013c50 <quorem+0xf4>
 8013c72:	0000      	movs	r0, r0
 8013c74:	0000      	movs	r0, r0
	...

08013c78 <_dtoa_r>:
 8013c78:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c7c:	ed2d 8b02 	vpush	{d8}
 8013c80:	ec57 6b10 	vmov	r6, r7, d0
 8013c84:	b095      	sub	sp, #84	; 0x54
 8013c86:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8013c88:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8013c8c:	9105      	str	r1, [sp, #20]
 8013c8e:	e9cd 6702 	strd	r6, r7, [sp, #8]
 8013c92:	4604      	mov	r4, r0
 8013c94:	9209      	str	r2, [sp, #36]	; 0x24
 8013c96:	930f      	str	r3, [sp, #60]	; 0x3c
 8013c98:	b975      	cbnz	r5, 8013cb8 <_dtoa_r+0x40>
 8013c9a:	2010      	movs	r0, #16
 8013c9c:	f001 fb6a 	bl	8015374 <malloc>
 8013ca0:	4602      	mov	r2, r0
 8013ca2:	6260      	str	r0, [r4, #36]	; 0x24
 8013ca4:	b920      	cbnz	r0, 8013cb0 <_dtoa_r+0x38>
 8013ca6:	4bb2      	ldr	r3, [pc, #712]	; (8013f70 <_dtoa_r+0x2f8>)
 8013ca8:	21ea      	movs	r1, #234	; 0xea
 8013caa:	48b2      	ldr	r0, [pc, #712]	; (8013f74 <_dtoa_r+0x2fc>)
 8013cac:	f002 fc7c 	bl	80165a8 <__assert_func>
 8013cb0:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8013cb4:	6005      	str	r5, [r0, #0]
 8013cb6:	60c5      	str	r5, [r0, #12]
 8013cb8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013cba:	6819      	ldr	r1, [r3, #0]
 8013cbc:	b151      	cbz	r1, 8013cd4 <_dtoa_r+0x5c>
 8013cbe:	685a      	ldr	r2, [r3, #4]
 8013cc0:	604a      	str	r2, [r1, #4]
 8013cc2:	2301      	movs	r3, #1
 8013cc4:	4093      	lsls	r3, r2
 8013cc6:	608b      	str	r3, [r1, #8]
 8013cc8:	4620      	mov	r0, r4
 8013cca:	f001 fbad 	bl	8015428 <_Bfree>
 8013cce:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013cd0:	2200      	movs	r2, #0
 8013cd2:	601a      	str	r2, [r3, #0]
 8013cd4:	1e3b      	subs	r3, r7, #0
 8013cd6:	bfb9      	ittee	lt
 8013cd8:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 8013cdc:	9303      	strlt	r3, [sp, #12]
 8013cde:	2300      	movge	r3, #0
 8013ce0:	f8c8 3000 	strge.w	r3, [r8]
 8013ce4:	f8dd 900c 	ldr.w	r9, [sp, #12]
 8013ce8:	4ba3      	ldr	r3, [pc, #652]	; (8013f78 <_dtoa_r+0x300>)
 8013cea:	bfbc      	itt	lt
 8013cec:	2201      	movlt	r2, #1
 8013cee:	f8c8 2000 	strlt.w	r2, [r8]
 8013cf2:	ea33 0309 	bics.w	r3, r3, r9
 8013cf6:	d11b      	bne.n	8013d30 <_dtoa_r+0xb8>
 8013cf8:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013cfa:	f242 730f 	movw	r3, #9999	; 0x270f
 8013cfe:	6013      	str	r3, [r2, #0]
 8013d00:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8013d04:	4333      	orrs	r3, r6
 8013d06:	f000 857a 	beq.w	80147fe <_dtoa_r+0xb86>
 8013d0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013d0c:	b963      	cbnz	r3, 8013d28 <_dtoa_r+0xb0>
 8013d0e:	4b9b      	ldr	r3, [pc, #620]	; (8013f7c <_dtoa_r+0x304>)
 8013d10:	e024      	b.n	8013d5c <_dtoa_r+0xe4>
 8013d12:	4b9b      	ldr	r3, [pc, #620]	; (8013f80 <_dtoa_r+0x308>)
 8013d14:	9300      	str	r3, [sp, #0]
 8013d16:	3308      	adds	r3, #8
 8013d18:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8013d1a:	6013      	str	r3, [r2, #0]
 8013d1c:	9800      	ldr	r0, [sp, #0]
 8013d1e:	b015      	add	sp, #84	; 0x54
 8013d20:	ecbd 8b02 	vpop	{d8}
 8013d24:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013d28:	4b94      	ldr	r3, [pc, #592]	; (8013f7c <_dtoa_r+0x304>)
 8013d2a:	9300      	str	r3, [sp, #0]
 8013d2c:	3303      	adds	r3, #3
 8013d2e:	e7f3      	b.n	8013d18 <_dtoa_r+0xa0>
 8013d30:	ed9d 7b02 	vldr	d7, [sp, #8]
 8013d34:	2200      	movs	r2, #0
 8013d36:	ec51 0b17 	vmov	r0, r1, d7
 8013d3a:	2300      	movs	r3, #0
 8013d3c:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 8013d40:	f7ec feea 	bl	8000b18 <__aeabi_dcmpeq>
 8013d44:	4680      	mov	r8, r0
 8013d46:	b158      	cbz	r0, 8013d60 <_dtoa_r+0xe8>
 8013d48:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 8013d4a:	2301      	movs	r3, #1
 8013d4c:	6013      	str	r3, [r2, #0]
 8013d4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8013d50:	2b00      	cmp	r3, #0
 8013d52:	f000 8551 	beq.w	80147f8 <_dtoa_r+0xb80>
 8013d56:	488b      	ldr	r0, [pc, #556]	; (8013f84 <_dtoa_r+0x30c>)
 8013d58:	6018      	str	r0, [r3, #0]
 8013d5a:	1e43      	subs	r3, r0, #1
 8013d5c:	9300      	str	r3, [sp, #0]
 8013d5e:	e7dd      	b.n	8013d1c <_dtoa_r+0xa4>
 8013d60:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 8013d64:	aa12      	add	r2, sp, #72	; 0x48
 8013d66:	a913      	add	r1, sp, #76	; 0x4c
 8013d68:	4620      	mov	r0, r4
 8013d6a:	f001 ff05 	bl	8015b78 <__d2b>
 8013d6e:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8013d72:	4683      	mov	fp, r0
 8013d74:	2d00      	cmp	r5, #0
 8013d76:	d07c      	beq.n	8013e72 <_dtoa_r+0x1fa>
 8013d78:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8013d7a:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 8013d7e:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8013d82:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 8013d86:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8013d8a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8013d8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8013d92:	4b7d      	ldr	r3, [pc, #500]	; (8013f88 <_dtoa_r+0x310>)
 8013d94:	2200      	movs	r2, #0
 8013d96:	4630      	mov	r0, r6
 8013d98:	4639      	mov	r1, r7
 8013d9a:	f7ec fa9d 	bl	80002d8 <__aeabi_dsub>
 8013d9e:	a36e      	add	r3, pc, #440	; (adr r3, 8013f58 <_dtoa_r+0x2e0>)
 8013da0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013da4:	f7ec fc50 	bl	8000648 <__aeabi_dmul>
 8013da8:	a36d      	add	r3, pc, #436	; (adr r3, 8013f60 <_dtoa_r+0x2e8>)
 8013daa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013dae:	f7ec fa95 	bl	80002dc <__adddf3>
 8013db2:	4606      	mov	r6, r0
 8013db4:	4628      	mov	r0, r5
 8013db6:	460f      	mov	r7, r1
 8013db8:	f7ec fbdc 	bl	8000574 <__aeabi_i2d>
 8013dbc:	a36a      	add	r3, pc, #424	; (adr r3, 8013f68 <_dtoa_r+0x2f0>)
 8013dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013dc2:	f7ec fc41 	bl	8000648 <__aeabi_dmul>
 8013dc6:	4602      	mov	r2, r0
 8013dc8:	460b      	mov	r3, r1
 8013dca:	4630      	mov	r0, r6
 8013dcc:	4639      	mov	r1, r7
 8013dce:	f7ec fa85 	bl	80002dc <__adddf3>
 8013dd2:	4606      	mov	r6, r0
 8013dd4:	460f      	mov	r7, r1
 8013dd6:	f7ec fee7 	bl	8000ba8 <__aeabi_d2iz>
 8013dda:	2200      	movs	r2, #0
 8013ddc:	4682      	mov	sl, r0
 8013dde:	2300      	movs	r3, #0
 8013de0:	4630      	mov	r0, r6
 8013de2:	4639      	mov	r1, r7
 8013de4:	f7ec fea2 	bl	8000b2c <__aeabi_dcmplt>
 8013de8:	b148      	cbz	r0, 8013dfe <_dtoa_r+0x186>
 8013dea:	4650      	mov	r0, sl
 8013dec:	f7ec fbc2 	bl	8000574 <__aeabi_i2d>
 8013df0:	4632      	mov	r2, r6
 8013df2:	463b      	mov	r3, r7
 8013df4:	f7ec fe90 	bl	8000b18 <__aeabi_dcmpeq>
 8013df8:	b908      	cbnz	r0, 8013dfe <_dtoa_r+0x186>
 8013dfa:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013dfe:	f1ba 0f16 	cmp.w	sl, #22
 8013e02:	d854      	bhi.n	8013eae <_dtoa_r+0x236>
 8013e04:	4b61      	ldr	r3, [pc, #388]	; (8013f8c <_dtoa_r+0x314>)
 8013e06:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8013e0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8013e0e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013e12:	f7ec fe8b 	bl	8000b2c <__aeabi_dcmplt>
 8013e16:	2800      	cmp	r0, #0
 8013e18:	d04b      	beq.n	8013eb2 <_dtoa_r+0x23a>
 8013e1a:	f10a 3aff 	add.w	sl, sl, #4294967295
 8013e1e:	2300      	movs	r3, #0
 8013e20:	930e      	str	r3, [sp, #56]	; 0x38
 8013e22:	9b12      	ldr	r3, [sp, #72]	; 0x48
 8013e24:	1b5d      	subs	r5, r3, r5
 8013e26:	1e6b      	subs	r3, r5, #1
 8013e28:	9304      	str	r3, [sp, #16]
 8013e2a:	bf43      	ittte	mi
 8013e2c:	2300      	movmi	r3, #0
 8013e2e:	f1c5 0801 	rsbmi	r8, r5, #1
 8013e32:	9304      	strmi	r3, [sp, #16]
 8013e34:	f04f 0800 	movpl.w	r8, #0
 8013e38:	f1ba 0f00 	cmp.w	sl, #0
 8013e3c:	db3b      	blt.n	8013eb6 <_dtoa_r+0x23e>
 8013e3e:	9b04      	ldr	r3, [sp, #16]
 8013e40:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 8013e44:	4453      	add	r3, sl
 8013e46:	9304      	str	r3, [sp, #16]
 8013e48:	2300      	movs	r3, #0
 8013e4a:	9306      	str	r3, [sp, #24]
 8013e4c:	9b05      	ldr	r3, [sp, #20]
 8013e4e:	2b09      	cmp	r3, #9
 8013e50:	d869      	bhi.n	8013f26 <_dtoa_r+0x2ae>
 8013e52:	2b05      	cmp	r3, #5
 8013e54:	bfc4      	itt	gt
 8013e56:	3b04      	subgt	r3, #4
 8013e58:	9305      	strgt	r3, [sp, #20]
 8013e5a:	9b05      	ldr	r3, [sp, #20]
 8013e5c:	f1a3 0302 	sub.w	r3, r3, #2
 8013e60:	bfcc      	ite	gt
 8013e62:	2500      	movgt	r5, #0
 8013e64:	2501      	movle	r5, #1
 8013e66:	2b03      	cmp	r3, #3
 8013e68:	d869      	bhi.n	8013f3e <_dtoa_r+0x2c6>
 8013e6a:	e8df f003 	tbb	[pc, r3]
 8013e6e:	4e2c      	.short	0x4e2c
 8013e70:	5a4c      	.short	0x5a4c
 8013e72:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 8013e76:	441d      	add	r5, r3
 8013e78:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8013e7c:	2b20      	cmp	r3, #32
 8013e7e:	bfc1      	itttt	gt
 8013e80:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8013e84:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8013e88:	fa09 f303 	lslgt.w	r3, r9, r3
 8013e8c:	fa26 f000 	lsrgt.w	r0, r6, r0
 8013e90:	bfda      	itte	le
 8013e92:	f1c3 0320 	rsble	r3, r3, #32
 8013e96:	fa06 f003 	lslle.w	r0, r6, r3
 8013e9a:	4318      	orrgt	r0, r3
 8013e9c:	f7ec fb5a 	bl	8000554 <__aeabi_ui2d>
 8013ea0:	2301      	movs	r3, #1
 8013ea2:	4606      	mov	r6, r0
 8013ea4:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8013ea8:	3d01      	subs	r5, #1
 8013eaa:	9310      	str	r3, [sp, #64]	; 0x40
 8013eac:	e771      	b.n	8013d92 <_dtoa_r+0x11a>
 8013eae:	2301      	movs	r3, #1
 8013eb0:	e7b6      	b.n	8013e20 <_dtoa_r+0x1a8>
 8013eb2:	900e      	str	r0, [sp, #56]	; 0x38
 8013eb4:	e7b5      	b.n	8013e22 <_dtoa_r+0x1aa>
 8013eb6:	f1ca 0300 	rsb	r3, sl, #0
 8013eba:	9306      	str	r3, [sp, #24]
 8013ebc:	2300      	movs	r3, #0
 8013ebe:	eba8 080a 	sub.w	r8, r8, sl
 8013ec2:	930d      	str	r3, [sp, #52]	; 0x34
 8013ec4:	e7c2      	b.n	8013e4c <_dtoa_r+0x1d4>
 8013ec6:	2300      	movs	r3, #0
 8013ec8:	9308      	str	r3, [sp, #32]
 8013eca:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013ecc:	2b00      	cmp	r3, #0
 8013ece:	dc39      	bgt.n	8013f44 <_dtoa_r+0x2cc>
 8013ed0:	f04f 0901 	mov.w	r9, #1
 8013ed4:	f8cd 9004 	str.w	r9, [sp, #4]
 8013ed8:	464b      	mov	r3, r9
 8013eda:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 8013ede:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8013ee0:	2200      	movs	r2, #0
 8013ee2:	6042      	str	r2, [r0, #4]
 8013ee4:	2204      	movs	r2, #4
 8013ee6:	f102 0614 	add.w	r6, r2, #20
 8013eea:	429e      	cmp	r6, r3
 8013eec:	6841      	ldr	r1, [r0, #4]
 8013eee:	d92f      	bls.n	8013f50 <_dtoa_r+0x2d8>
 8013ef0:	4620      	mov	r0, r4
 8013ef2:	f001 fa59 	bl	80153a8 <_Balloc>
 8013ef6:	9000      	str	r0, [sp, #0]
 8013ef8:	2800      	cmp	r0, #0
 8013efa:	d14b      	bne.n	8013f94 <_dtoa_r+0x31c>
 8013efc:	4b24      	ldr	r3, [pc, #144]	; (8013f90 <_dtoa_r+0x318>)
 8013efe:	4602      	mov	r2, r0
 8013f00:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8013f04:	e6d1      	b.n	8013caa <_dtoa_r+0x32>
 8013f06:	2301      	movs	r3, #1
 8013f08:	e7de      	b.n	8013ec8 <_dtoa_r+0x250>
 8013f0a:	2300      	movs	r3, #0
 8013f0c:	9308      	str	r3, [sp, #32]
 8013f0e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8013f10:	eb0a 0903 	add.w	r9, sl, r3
 8013f14:	f109 0301 	add.w	r3, r9, #1
 8013f18:	2b01      	cmp	r3, #1
 8013f1a:	9301      	str	r3, [sp, #4]
 8013f1c:	bfb8      	it	lt
 8013f1e:	2301      	movlt	r3, #1
 8013f20:	e7dd      	b.n	8013ede <_dtoa_r+0x266>
 8013f22:	2301      	movs	r3, #1
 8013f24:	e7f2      	b.n	8013f0c <_dtoa_r+0x294>
 8013f26:	2501      	movs	r5, #1
 8013f28:	2300      	movs	r3, #0
 8013f2a:	9305      	str	r3, [sp, #20]
 8013f2c:	9508      	str	r5, [sp, #32]
 8013f2e:	f04f 39ff 	mov.w	r9, #4294967295
 8013f32:	2200      	movs	r2, #0
 8013f34:	f8cd 9004 	str.w	r9, [sp, #4]
 8013f38:	2312      	movs	r3, #18
 8013f3a:	9209      	str	r2, [sp, #36]	; 0x24
 8013f3c:	e7cf      	b.n	8013ede <_dtoa_r+0x266>
 8013f3e:	2301      	movs	r3, #1
 8013f40:	9308      	str	r3, [sp, #32]
 8013f42:	e7f4      	b.n	8013f2e <_dtoa_r+0x2b6>
 8013f44:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8013f48:	f8cd 9004 	str.w	r9, [sp, #4]
 8013f4c:	464b      	mov	r3, r9
 8013f4e:	e7c6      	b.n	8013ede <_dtoa_r+0x266>
 8013f50:	3101      	adds	r1, #1
 8013f52:	6041      	str	r1, [r0, #4]
 8013f54:	0052      	lsls	r2, r2, #1
 8013f56:	e7c6      	b.n	8013ee6 <_dtoa_r+0x26e>
 8013f58:	636f4361 	.word	0x636f4361
 8013f5c:	3fd287a7 	.word	0x3fd287a7
 8013f60:	8b60c8b3 	.word	0x8b60c8b3
 8013f64:	3fc68a28 	.word	0x3fc68a28
 8013f68:	509f79fb 	.word	0x509f79fb
 8013f6c:	3fd34413 	.word	0x3fd34413
 8013f70:	08018446 	.word	0x08018446
 8013f74:	0801845d 	.word	0x0801845d
 8013f78:	7ff00000 	.word	0x7ff00000
 8013f7c:	08018442 	.word	0x08018442
 8013f80:	08018439 	.word	0x08018439
 8013f84:	080182b9 	.word	0x080182b9
 8013f88:	3ff80000 	.word	0x3ff80000
 8013f8c:	08018638 	.word	0x08018638
 8013f90:	080184bc 	.word	0x080184bc
 8013f94:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8013f96:	9a00      	ldr	r2, [sp, #0]
 8013f98:	601a      	str	r2, [r3, #0]
 8013f9a:	9b01      	ldr	r3, [sp, #4]
 8013f9c:	2b0e      	cmp	r3, #14
 8013f9e:	f200 80ad 	bhi.w	80140fc <_dtoa_r+0x484>
 8013fa2:	2d00      	cmp	r5, #0
 8013fa4:	f000 80aa 	beq.w	80140fc <_dtoa_r+0x484>
 8013fa8:	f1ba 0f00 	cmp.w	sl, #0
 8013fac:	dd36      	ble.n	801401c <_dtoa_r+0x3a4>
 8013fae:	4ac3      	ldr	r2, [pc, #780]	; (80142bc <_dtoa_r+0x644>)
 8013fb0:	f00a 030f 	and.w	r3, sl, #15
 8013fb4:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8013fb8:	ed93 7b00 	vldr	d7, [r3]
 8013fbc:	f41a 7f80 	tst.w	sl, #256	; 0x100
 8013fc0:	ea4f 172a 	mov.w	r7, sl, asr #4
 8013fc4:	eeb0 8a47 	vmov.f32	s16, s14
 8013fc8:	eef0 8a67 	vmov.f32	s17, s15
 8013fcc:	d016      	beq.n	8013ffc <_dtoa_r+0x384>
 8013fce:	4bbc      	ldr	r3, [pc, #752]	; (80142c0 <_dtoa_r+0x648>)
 8013fd0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8013fd4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8013fd8:	f7ec fc60 	bl	800089c <__aeabi_ddiv>
 8013fdc:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013fe0:	f007 070f 	and.w	r7, r7, #15
 8013fe4:	2503      	movs	r5, #3
 8013fe6:	4eb6      	ldr	r6, [pc, #728]	; (80142c0 <_dtoa_r+0x648>)
 8013fe8:	b957      	cbnz	r7, 8014000 <_dtoa_r+0x388>
 8013fea:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8013fee:	ec53 2b18 	vmov	r2, r3, d8
 8013ff2:	f7ec fc53 	bl	800089c <__aeabi_ddiv>
 8013ff6:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8013ffa:	e029      	b.n	8014050 <_dtoa_r+0x3d8>
 8013ffc:	2502      	movs	r5, #2
 8013ffe:	e7f2      	b.n	8013fe6 <_dtoa_r+0x36e>
 8014000:	07f9      	lsls	r1, r7, #31
 8014002:	d508      	bpl.n	8014016 <_dtoa_r+0x39e>
 8014004:	ec51 0b18 	vmov	r0, r1, d8
 8014008:	e9d6 2300 	ldrd	r2, r3, [r6]
 801400c:	f7ec fb1c 	bl	8000648 <__aeabi_dmul>
 8014010:	ec41 0b18 	vmov	d8, r0, r1
 8014014:	3501      	adds	r5, #1
 8014016:	107f      	asrs	r7, r7, #1
 8014018:	3608      	adds	r6, #8
 801401a:	e7e5      	b.n	8013fe8 <_dtoa_r+0x370>
 801401c:	f000 80a6 	beq.w	801416c <_dtoa_r+0x4f4>
 8014020:	f1ca 0600 	rsb	r6, sl, #0
 8014024:	4ba5      	ldr	r3, [pc, #660]	; (80142bc <_dtoa_r+0x644>)
 8014026:	4fa6      	ldr	r7, [pc, #664]	; (80142c0 <_dtoa_r+0x648>)
 8014028:	f006 020f 	and.w	r2, r6, #15
 801402c:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014030:	e9d3 2300 	ldrd	r2, r3, [r3]
 8014034:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 8014038:	f7ec fb06 	bl	8000648 <__aeabi_dmul>
 801403c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014040:	1136      	asrs	r6, r6, #4
 8014042:	2300      	movs	r3, #0
 8014044:	2502      	movs	r5, #2
 8014046:	2e00      	cmp	r6, #0
 8014048:	f040 8085 	bne.w	8014156 <_dtoa_r+0x4de>
 801404c:	2b00      	cmp	r3, #0
 801404e:	d1d2      	bne.n	8013ff6 <_dtoa_r+0x37e>
 8014050:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 8014052:	2b00      	cmp	r3, #0
 8014054:	f000 808c 	beq.w	8014170 <_dtoa_r+0x4f8>
 8014058:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801405c:	4b99      	ldr	r3, [pc, #612]	; (80142c4 <_dtoa_r+0x64c>)
 801405e:	2200      	movs	r2, #0
 8014060:	4630      	mov	r0, r6
 8014062:	4639      	mov	r1, r7
 8014064:	f7ec fd62 	bl	8000b2c <__aeabi_dcmplt>
 8014068:	2800      	cmp	r0, #0
 801406a:	f000 8081 	beq.w	8014170 <_dtoa_r+0x4f8>
 801406e:	9b01      	ldr	r3, [sp, #4]
 8014070:	2b00      	cmp	r3, #0
 8014072:	d07d      	beq.n	8014170 <_dtoa_r+0x4f8>
 8014074:	f1b9 0f00 	cmp.w	r9, #0
 8014078:	dd3c      	ble.n	80140f4 <_dtoa_r+0x47c>
 801407a:	f10a 33ff 	add.w	r3, sl, #4294967295
 801407e:	9307      	str	r3, [sp, #28]
 8014080:	2200      	movs	r2, #0
 8014082:	4b91      	ldr	r3, [pc, #580]	; (80142c8 <_dtoa_r+0x650>)
 8014084:	4630      	mov	r0, r6
 8014086:	4639      	mov	r1, r7
 8014088:	f7ec fade 	bl	8000648 <__aeabi_dmul>
 801408c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8014090:	3501      	adds	r5, #1
 8014092:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 8014096:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 801409a:	4628      	mov	r0, r5
 801409c:	f7ec fa6a 	bl	8000574 <__aeabi_i2d>
 80140a0:	4632      	mov	r2, r6
 80140a2:	463b      	mov	r3, r7
 80140a4:	f7ec fad0 	bl	8000648 <__aeabi_dmul>
 80140a8:	4b88      	ldr	r3, [pc, #544]	; (80142cc <_dtoa_r+0x654>)
 80140aa:	2200      	movs	r2, #0
 80140ac:	f7ec f916 	bl	80002dc <__adddf3>
 80140b0:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 80140b4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 80140b8:	9303      	str	r3, [sp, #12]
 80140ba:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80140bc:	2b00      	cmp	r3, #0
 80140be:	d15c      	bne.n	801417a <_dtoa_r+0x502>
 80140c0:	4b83      	ldr	r3, [pc, #524]	; (80142d0 <_dtoa_r+0x658>)
 80140c2:	2200      	movs	r2, #0
 80140c4:	4630      	mov	r0, r6
 80140c6:	4639      	mov	r1, r7
 80140c8:	f7ec f906 	bl	80002d8 <__aeabi_dsub>
 80140cc:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80140d0:	4606      	mov	r6, r0
 80140d2:	460f      	mov	r7, r1
 80140d4:	f7ec fd48 	bl	8000b68 <__aeabi_dcmpgt>
 80140d8:	2800      	cmp	r0, #0
 80140da:	f040 8296 	bne.w	801460a <_dtoa_r+0x992>
 80140de:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 80140e2:	4630      	mov	r0, r6
 80140e4:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80140e8:	4639      	mov	r1, r7
 80140ea:	f7ec fd1f 	bl	8000b2c <__aeabi_dcmplt>
 80140ee:	2800      	cmp	r0, #0
 80140f0:	f040 8288 	bne.w	8014604 <_dtoa_r+0x98c>
 80140f4:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 80140f8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80140fc:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80140fe:	2b00      	cmp	r3, #0
 8014100:	f2c0 8158 	blt.w	80143b4 <_dtoa_r+0x73c>
 8014104:	f1ba 0f0e 	cmp.w	sl, #14
 8014108:	f300 8154 	bgt.w	80143b4 <_dtoa_r+0x73c>
 801410c:	4b6b      	ldr	r3, [pc, #428]	; (80142bc <_dtoa_r+0x644>)
 801410e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 8014112:	e9d3 8900 	ldrd	r8, r9, [r3]
 8014116:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8014118:	2b00      	cmp	r3, #0
 801411a:	f280 80e3 	bge.w	80142e4 <_dtoa_r+0x66c>
 801411e:	9b01      	ldr	r3, [sp, #4]
 8014120:	2b00      	cmp	r3, #0
 8014122:	f300 80df 	bgt.w	80142e4 <_dtoa_r+0x66c>
 8014126:	f040 826d 	bne.w	8014604 <_dtoa_r+0x98c>
 801412a:	4b69      	ldr	r3, [pc, #420]	; (80142d0 <_dtoa_r+0x658>)
 801412c:	2200      	movs	r2, #0
 801412e:	4640      	mov	r0, r8
 8014130:	4649      	mov	r1, r9
 8014132:	f7ec fa89 	bl	8000648 <__aeabi_dmul>
 8014136:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801413a:	f7ec fd0b 	bl	8000b54 <__aeabi_dcmpge>
 801413e:	9e01      	ldr	r6, [sp, #4]
 8014140:	4637      	mov	r7, r6
 8014142:	2800      	cmp	r0, #0
 8014144:	f040 8243 	bne.w	80145ce <_dtoa_r+0x956>
 8014148:	9d00      	ldr	r5, [sp, #0]
 801414a:	2331      	movs	r3, #49	; 0x31
 801414c:	f805 3b01 	strb.w	r3, [r5], #1
 8014150:	f10a 0a01 	add.w	sl, sl, #1
 8014154:	e23f      	b.n	80145d6 <_dtoa_r+0x95e>
 8014156:	07f2      	lsls	r2, r6, #31
 8014158:	d505      	bpl.n	8014166 <_dtoa_r+0x4ee>
 801415a:	e9d7 2300 	ldrd	r2, r3, [r7]
 801415e:	f7ec fa73 	bl	8000648 <__aeabi_dmul>
 8014162:	3501      	adds	r5, #1
 8014164:	2301      	movs	r3, #1
 8014166:	1076      	asrs	r6, r6, #1
 8014168:	3708      	adds	r7, #8
 801416a:	e76c      	b.n	8014046 <_dtoa_r+0x3ce>
 801416c:	2502      	movs	r5, #2
 801416e:	e76f      	b.n	8014050 <_dtoa_r+0x3d8>
 8014170:	9b01      	ldr	r3, [sp, #4]
 8014172:	f8cd a01c 	str.w	sl, [sp, #28]
 8014176:	930c      	str	r3, [sp, #48]	; 0x30
 8014178:	e78d      	b.n	8014096 <_dtoa_r+0x41e>
 801417a:	9900      	ldr	r1, [sp, #0]
 801417c:	980c      	ldr	r0, [sp, #48]	; 0x30
 801417e:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8014180:	4b4e      	ldr	r3, [pc, #312]	; (80142bc <_dtoa_r+0x644>)
 8014182:	ed9d 7b02 	vldr	d7, [sp, #8]
 8014186:	4401      	add	r1, r0
 8014188:	9102      	str	r1, [sp, #8]
 801418a:	9908      	ldr	r1, [sp, #32]
 801418c:	eeb0 8a47 	vmov.f32	s16, s14
 8014190:	eef0 8a67 	vmov.f32	s17, s15
 8014194:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8014198:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801419c:	2900      	cmp	r1, #0
 801419e:	d045      	beq.n	801422c <_dtoa_r+0x5b4>
 80141a0:	494c      	ldr	r1, [pc, #304]	; (80142d4 <_dtoa_r+0x65c>)
 80141a2:	2000      	movs	r0, #0
 80141a4:	f7ec fb7a 	bl	800089c <__aeabi_ddiv>
 80141a8:	ec53 2b18 	vmov	r2, r3, d8
 80141ac:	f7ec f894 	bl	80002d8 <__aeabi_dsub>
 80141b0:	9d00      	ldr	r5, [sp, #0]
 80141b2:	ec41 0b18 	vmov	d8, r0, r1
 80141b6:	4639      	mov	r1, r7
 80141b8:	4630      	mov	r0, r6
 80141ba:	f7ec fcf5 	bl	8000ba8 <__aeabi_d2iz>
 80141be:	900c      	str	r0, [sp, #48]	; 0x30
 80141c0:	f7ec f9d8 	bl	8000574 <__aeabi_i2d>
 80141c4:	4602      	mov	r2, r0
 80141c6:	460b      	mov	r3, r1
 80141c8:	4630      	mov	r0, r6
 80141ca:	4639      	mov	r1, r7
 80141cc:	f7ec f884 	bl	80002d8 <__aeabi_dsub>
 80141d0:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80141d2:	3330      	adds	r3, #48	; 0x30
 80141d4:	f805 3b01 	strb.w	r3, [r5], #1
 80141d8:	ec53 2b18 	vmov	r2, r3, d8
 80141dc:	4606      	mov	r6, r0
 80141de:	460f      	mov	r7, r1
 80141e0:	f7ec fca4 	bl	8000b2c <__aeabi_dcmplt>
 80141e4:	2800      	cmp	r0, #0
 80141e6:	d165      	bne.n	80142b4 <_dtoa_r+0x63c>
 80141e8:	4632      	mov	r2, r6
 80141ea:	463b      	mov	r3, r7
 80141ec:	4935      	ldr	r1, [pc, #212]	; (80142c4 <_dtoa_r+0x64c>)
 80141ee:	2000      	movs	r0, #0
 80141f0:	f7ec f872 	bl	80002d8 <__aeabi_dsub>
 80141f4:	ec53 2b18 	vmov	r2, r3, d8
 80141f8:	f7ec fc98 	bl	8000b2c <__aeabi_dcmplt>
 80141fc:	2800      	cmp	r0, #0
 80141fe:	f040 80b9 	bne.w	8014374 <_dtoa_r+0x6fc>
 8014202:	9b02      	ldr	r3, [sp, #8]
 8014204:	429d      	cmp	r5, r3
 8014206:	f43f af75 	beq.w	80140f4 <_dtoa_r+0x47c>
 801420a:	4b2f      	ldr	r3, [pc, #188]	; (80142c8 <_dtoa_r+0x650>)
 801420c:	ec51 0b18 	vmov	r0, r1, d8
 8014210:	2200      	movs	r2, #0
 8014212:	f7ec fa19 	bl	8000648 <__aeabi_dmul>
 8014216:	4b2c      	ldr	r3, [pc, #176]	; (80142c8 <_dtoa_r+0x650>)
 8014218:	ec41 0b18 	vmov	d8, r0, r1
 801421c:	2200      	movs	r2, #0
 801421e:	4630      	mov	r0, r6
 8014220:	4639      	mov	r1, r7
 8014222:	f7ec fa11 	bl	8000648 <__aeabi_dmul>
 8014226:	4606      	mov	r6, r0
 8014228:	460f      	mov	r7, r1
 801422a:	e7c4      	b.n	80141b6 <_dtoa_r+0x53e>
 801422c:	ec51 0b17 	vmov	r0, r1, d7
 8014230:	f7ec fa0a 	bl	8000648 <__aeabi_dmul>
 8014234:	9b02      	ldr	r3, [sp, #8]
 8014236:	9d00      	ldr	r5, [sp, #0]
 8014238:	930c      	str	r3, [sp, #48]	; 0x30
 801423a:	ec41 0b18 	vmov	d8, r0, r1
 801423e:	4639      	mov	r1, r7
 8014240:	4630      	mov	r0, r6
 8014242:	f7ec fcb1 	bl	8000ba8 <__aeabi_d2iz>
 8014246:	9011      	str	r0, [sp, #68]	; 0x44
 8014248:	f7ec f994 	bl	8000574 <__aeabi_i2d>
 801424c:	4602      	mov	r2, r0
 801424e:	460b      	mov	r3, r1
 8014250:	4630      	mov	r0, r6
 8014252:	4639      	mov	r1, r7
 8014254:	f7ec f840 	bl	80002d8 <__aeabi_dsub>
 8014258:	9b11      	ldr	r3, [sp, #68]	; 0x44
 801425a:	3330      	adds	r3, #48	; 0x30
 801425c:	f805 3b01 	strb.w	r3, [r5], #1
 8014260:	9b02      	ldr	r3, [sp, #8]
 8014262:	429d      	cmp	r5, r3
 8014264:	4606      	mov	r6, r0
 8014266:	460f      	mov	r7, r1
 8014268:	f04f 0200 	mov.w	r2, #0
 801426c:	d134      	bne.n	80142d8 <_dtoa_r+0x660>
 801426e:	4b19      	ldr	r3, [pc, #100]	; (80142d4 <_dtoa_r+0x65c>)
 8014270:	ec51 0b18 	vmov	r0, r1, d8
 8014274:	f7ec f832 	bl	80002dc <__adddf3>
 8014278:	4602      	mov	r2, r0
 801427a:	460b      	mov	r3, r1
 801427c:	4630      	mov	r0, r6
 801427e:	4639      	mov	r1, r7
 8014280:	f7ec fc72 	bl	8000b68 <__aeabi_dcmpgt>
 8014284:	2800      	cmp	r0, #0
 8014286:	d175      	bne.n	8014374 <_dtoa_r+0x6fc>
 8014288:	ec53 2b18 	vmov	r2, r3, d8
 801428c:	4911      	ldr	r1, [pc, #68]	; (80142d4 <_dtoa_r+0x65c>)
 801428e:	2000      	movs	r0, #0
 8014290:	f7ec f822 	bl	80002d8 <__aeabi_dsub>
 8014294:	4602      	mov	r2, r0
 8014296:	460b      	mov	r3, r1
 8014298:	4630      	mov	r0, r6
 801429a:	4639      	mov	r1, r7
 801429c:	f7ec fc46 	bl	8000b2c <__aeabi_dcmplt>
 80142a0:	2800      	cmp	r0, #0
 80142a2:	f43f af27 	beq.w	80140f4 <_dtoa_r+0x47c>
 80142a6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80142a8:	1e6b      	subs	r3, r5, #1
 80142aa:	930c      	str	r3, [sp, #48]	; 0x30
 80142ac:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 80142b0:	2b30      	cmp	r3, #48	; 0x30
 80142b2:	d0f8      	beq.n	80142a6 <_dtoa_r+0x62e>
 80142b4:	f8dd a01c 	ldr.w	sl, [sp, #28]
 80142b8:	e04a      	b.n	8014350 <_dtoa_r+0x6d8>
 80142ba:	bf00      	nop
 80142bc:	08018638 	.word	0x08018638
 80142c0:	08018610 	.word	0x08018610
 80142c4:	3ff00000 	.word	0x3ff00000
 80142c8:	40240000 	.word	0x40240000
 80142cc:	401c0000 	.word	0x401c0000
 80142d0:	40140000 	.word	0x40140000
 80142d4:	3fe00000 	.word	0x3fe00000
 80142d8:	4baf      	ldr	r3, [pc, #700]	; (8014598 <_dtoa_r+0x920>)
 80142da:	f7ec f9b5 	bl	8000648 <__aeabi_dmul>
 80142de:	4606      	mov	r6, r0
 80142e0:	460f      	mov	r7, r1
 80142e2:	e7ac      	b.n	801423e <_dtoa_r+0x5c6>
 80142e4:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 80142e8:	9d00      	ldr	r5, [sp, #0]
 80142ea:	4642      	mov	r2, r8
 80142ec:	464b      	mov	r3, r9
 80142ee:	4630      	mov	r0, r6
 80142f0:	4639      	mov	r1, r7
 80142f2:	f7ec fad3 	bl	800089c <__aeabi_ddiv>
 80142f6:	f7ec fc57 	bl	8000ba8 <__aeabi_d2iz>
 80142fa:	9002      	str	r0, [sp, #8]
 80142fc:	f7ec f93a 	bl	8000574 <__aeabi_i2d>
 8014300:	4642      	mov	r2, r8
 8014302:	464b      	mov	r3, r9
 8014304:	f7ec f9a0 	bl	8000648 <__aeabi_dmul>
 8014308:	4602      	mov	r2, r0
 801430a:	460b      	mov	r3, r1
 801430c:	4630      	mov	r0, r6
 801430e:	4639      	mov	r1, r7
 8014310:	f7eb ffe2 	bl	80002d8 <__aeabi_dsub>
 8014314:	9e02      	ldr	r6, [sp, #8]
 8014316:	9f01      	ldr	r7, [sp, #4]
 8014318:	3630      	adds	r6, #48	; 0x30
 801431a:	f805 6b01 	strb.w	r6, [r5], #1
 801431e:	9e00      	ldr	r6, [sp, #0]
 8014320:	1bae      	subs	r6, r5, r6
 8014322:	42b7      	cmp	r7, r6
 8014324:	4602      	mov	r2, r0
 8014326:	460b      	mov	r3, r1
 8014328:	d137      	bne.n	801439a <_dtoa_r+0x722>
 801432a:	f7eb ffd7 	bl	80002dc <__adddf3>
 801432e:	4642      	mov	r2, r8
 8014330:	464b      	mov	r3, r9
 8014332:	4606      	mov	r6, r0
 8014334:	460f      	mov	r7, r1
 8014336:	f7ec fc17 	bl	8000b68 <__aeabi_dcmpgt>
 801433a:	b9c8      	cbnz	r0, 8014370 <_dtoa_r+0x6f8>
 801433c:	4642      	mov	r2, r8
 801433e:	464b      	mov	r3, r9
 8014340:	4630      	mov	r0, r6
 8014342:	4639      	mov	r1, r7
 8014344:	f7ec fbe8 	bl	8000b18 <__aeabi_dcmpeq>
 8014348:	b110      	cbz	r0, 8014350 <_dtoa_r+0x6d8>
 801434a:	9b02      	ldr	r3, [sp, #8]
 801434c:	07d9      	lsls	r1, r3, #31
 801434e:	d40f      	bmi.n	8014370 <_dtoa_r+0x6f8>
 8014350:	4620      	mov	r0, r4
 8014352:	4659      	mov	r1, fp
 8014354:	f001 f868 	bl	8015428 <_Bfree>
 8014358:	2300      	movs	r3, #0
 801435a:	702b      	strb	r3, [r5, #0]
 801435c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 801435e:	f10a 0001 	add.w	r0, sl, #1
 8014362:	6018      	str	r0, [r3, #0]
 8014364:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014366:	2b00      	cmp	r3, #0
 8014368:	f43f acd8 	beq.w	8013d1c <_dtoa_r+0xa4>
 801436c:	601d      	str	r5, [r3, #0]
 801436e:	e4d5      	b.n	8013d1c <_dtoa_r+0xa4>
 8014370:	f8cd a01c 	str.w	sl, [sp, #28]
 8014374:	462b      	mov	r3, r5
 8014376:	461d      	mov	r5, r3
 8014378:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801437c:	2a39      	cmp	r2, #57	; 0x39
 801437e:	d108      	bne.n	8014392 <_dtoa_r+0x71a>
 8014380:	9a00      	ldr	r2, [sp, #0]
 8014382:	429a      	cmp	r2, r3
 8014384:	d1f7      	bne.n	8014376 <_dtoa_r+0x6fe>
 8014386:	9a07      	ldr	r2, [sp, #28]
 8014388:	9900      	ldr	r1, [sp, #0]
 801438a:	3201      	adds	r2, #1
 801438c:	9207      	str	r2, [sp, #28]
 801438e:	2230      	movs	r2, #48	; 0x30
 8014390:	700a      	strb	r2, [r1, #0]
 8014392:	781a      	ldrb	r2, [r3, #0]
 8014394:	3201      	adds	r2, #1
 8014396:	701a      	strb	r2, [r3, #0]
 8014398:	e78c      	b.n	80142b4 <_dtoa_r+0x63c>
 801439a:	4b7f      	ldr	r3, [pc, #508]	; (8014598 <_dtoa_r+0x920>)
 801439c:	2200      	movs	r2, #0
 801439e:	f7ec f953 	bl	8000648 <__aeabi_dmul>
 80143a2:	2200      	movs	r2, #0
 80143a4:	2300      	movs	r3, #0
 80143a6:	4606      	mov	r6, r0
 80143a8:	460f      	mov	r7, r1
 80143aa:	f7ec fbb5 	bl	8000b18 <__aeabi_dcmpeq>
 80143ae:	2800      	cmp	r0, #0
 80143b0:	d09b      	beq.n	80142ea <_dtoa_r+0x672>
 80143b2:	e7cd      	b.n	8014350 <_dtoa_r+0x6d8>
 80143b4:	9a08      	ldr	r2, [sp, #32]
 80143b6:	2a00      	cmp	r2, #0
 80143b8:	f000 80c4 	beq.w	8014544 <_dtoa_r+0x8cc>
 80143bc:	9a05      	ldr	r2, [sp, #20]
 80143be:	2a01      	cmp	r2, #1
 80143c0:	f300 80a8 	bgt.w	8014514 <_dtoa_r+0x89c>
 80143c4:	9a10      	ldr	r2, [sp, #64]	; 0x40
 80143c6:	2a00      	cmp	r2, #0
 80143c8:	f000 80a0 	beq.w	801450c <_dtoa_r+0x894>
 80143cc:	f203 4333 	addw	r3, r3, #1075	; 0x433
 80143d0:	9e06      	ldr	r6, [sp, #24]
 80143d2:	4645      	mov	r5, r8
 80143d4:	9a04      	ldr	r2, [sp, #16]
 80143d6:	2101      	movs	r1, #1
 80143d8:	441a      	add	r2, r3
 80143da:	4620      	mov	r0, r4
 80143dc:	4498      	add	r8, r3
 80143de:	9204      	str	r2, [sp, #16]
 80143e0:	f001 f928 	bl	8015634 <__i2b>
 80143e4:	4607      	mov	r7, r0
 80143e6:	2d00      	cmp	r5, #0
 80143e8:	dd0b      	ble.n	8014402 <_dtoa_r+0x78a>
 80143ea:	9b04      	ldr	r3, [sp, #16]
 80143ec:	2b00      	cmp	r3, #0
 80143ee:	dd08      	ble.n	8014402 <_dtoa_r+0x78a>
 80143f0:	42ab      	cmp	r3, r5
 80143f2:	9a04      	ldr	r2, [sp, #16]
 80143f4:	bfa8      	it	ge
 80143f6:	462b      	movge	r3, r5
 80143f8:	eba8 0803 	sub.w	r8, r8, r3
 80143fc:	1aed      	subs	r5, r5, r3
 80143fe:	1ad3      	subs	r3, r2, r3
 8014400:	9304      	str	r3, [sp, #16]
 8014402:	9b06      	ldr	r3, [sp, #24]
 8014404:	b1fb      	cbz	r3, 8014446 <_dtoa_r+0x7ce>
 8014406:	9b08      	ldr	r3, [sp, #32]
 8014408:	2b00      	cmp	r3, #0
 801440a:	f000 809f 	beq.w	801454c <_dtoa_r+0x8d4>
 801440e:	2e00      	cmp	r6, #0
 8014410:	dd11      	ble.n	8014436 <_dtoa_r+0x7be>
 8014412:	4639      	mov	r1, r7
 8014414:	4632      	mov	r2, r6
 8014416:	4620      	mov	r0, r4
 8014418:	f001 f9c8 	bl	80157ac <__pow5mult>
 801441c:	465a      	mov	r2, fp
 801441e:	4601      	mov	r1, r0
 8014420:	4607      	mov	r7, r0
 8014422:	4620      	mov	r0, r4
 8014424:	f001 f91c 	bl	8015660 <__multiply>
 8014428:	4659      	mov	r1, fp
 801442a:	9007      	str	r0, [sp, #28]
 801442c:	4620      	mov	r0, r4
 801442e:	f000 fffb 	bl	8015428 <_Bfree>
 8014432:	9b07      	ldr	r3, [sp, #28]
 8014434:	469b      	mov	fp, r3
 8014436:	9b06      	ldr	r3, [sp, #24]
 8014438:	1b9a      	subs	r2, r3, r6
 801443a:	d004      	beq.n	8014446 <_dtoa_r+0x7ce>
 801443c:	4659      	mov	r1, fp
 801443e:	4620      	mov	r0, r4
 8014440:	f001 f9b4 	bl	80157ac <__pow5mult>
 8014444:	4683      	mov	fp, r0
 8014446:	2101      	movs	r1, #1
 8014448:	4620      	mov	r0, r4
 801444a:	f001 f8f3 	bl	8015634 <__i2b>
 801444e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8014450:	2b00      	cmp	r3, #0
 8014452:	4606      	mov	r6, r0
 8014454:	dd7c      	ble.n	8014550 <_dtoa_r+0x8d8>
 8014456:	461a      	mov	r2, r3
 8014458:	4601      	mov	r1, r0
 801445a:	4620      	mov	r0, r4
 801445c:	f001 f9a6 	bl	80157ac <__pow5mult>
 8014460:	9b05      	ldr	r3, [sp, #20]
 8014462:	2b01      	cmp	r3, #1
 8014464:	4606      	mov	r6, r0
 8014466:	dd76      	ble.n	8014556 <_dtoa_r+0x8de>
 8014468:	2300      	movs	r3, #0
 801446a:	9306      	str	r3, [sp, #24]
 801446c:	6933      	ldr	r3, [r6, #16]
 801446e:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8014472:	6918      	ldr	r0, [r3, #16]
 8014474:	f001 f88e 	bl	8015594 <__hi0bits>
 8014478:	f1c0 0020 	rsb	r0, r0, #32
 801447c:	9b04      	ldr	r3, [sp, #16]
 801447e:	4418      	add	r0, r3
 8014480:	f010 001f 	ands.w	r0, r0, #31
 8014484:	f000 8086 	beq.w	8014594 <_dtoa_r+0x91c>
 8014488:	f1c0 0320 	rsb	r3, r0, #32
 801448c:	2b04      	cmp	r3, #4
 801448e:	dd7f      	ble.n	8014590 <_dtoa_r+0x918>
 8014490:	f1c0 001c 	rsb	r0, r0, #28
 8014494:	9b04      	ldr	r3, [sp, #16]
 8014496:	4403      	add	r3, r0
 8014498:	4480      	add	r8, r0
 801449a:	4405      	add	r5, r0
 801449c:	9304      	str	r3, [sp, #16]
 801449e:	f1b8 0f00 	cmp.w	r8, #0
 80144a2:	dd05      	ble.n	80144b0 <_dtoa_r+0x838>
 80144a4:	4659      	mov	r1, fp
 80144a6:	4642      	mov	r2, r8
 80144a8:	4620      	mov	r0, r4
 80144aa:	f001 f9d9 	bl	8015860 <__lshift>
 80144ae:	4683      	mov	fp, r0
 80144b0:	9b04      	ldr	r3, [sp, #16]
 80144b2:	2b00      	cmp	r3, #0
 80144b4:	dd05      	ble.n	80144c2 <_dtoa_r+0x84a>
 80144b6:	4631      	mov	r1, r6
 80144b8:	461a      	mov	r2, r3
 80144ba:	4620      	mov	r0, r4
 80144bc:	f001 f9d0 	bl	8015860 <__lshift>
 80144c0:	4606      	mov	r6, r0
 80144c2:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 80144c4:	2b00      	cmp	r3, #0
 80144c6:	d069      	beq.n	801459c <_dtoa_r+0x924>
 80144c8:	4631      	mov	r1, r6
 80144ca:	4658      	mov	r0, fp
 80144cc:	f001 fa34 	bl	8015938 <__mcmp>
 80144d0:	2800      	cmp	r0, #0
 80144d2:	da63      	bge.n	801459c <_dtoa_r+0x924>
 80144d4:	2300      	movs	r3, #0
 80144d6:	4659      	mov	r1, fp
 80144d8:	220a      	movs	r2, #10
 80144da:	4620      	mov	r0, r4
 80144dc:	f000 ffc6 	bl	801546c <__multadd>
 80144e0:	9b08      	ldr	r3, [sp, #32]
 80144e2:	f10a 3aff 	add.w	sl, sl, #4294967295
 80144e6:	4683      	mov	fp, r0
 80144e8:	2b00      	cmp	r3, #0
 80144ea:	f000 818f 	beq.w	801480c <_dtoa_r+0xb94>
 80144ee:	4639      	mov	r1, r7
 80144f0:	2300      	movs	r3, #0
 80144f2:	220a      	movs	r2, #10
 80144f4:	4620      	mov	r0, r4
 80144f6:	f000 ffb9 	bl	801546c <__multadd>
 80144fa:	f1b9 0f00 	cmp.w	r9, #0
 80144fe:	4607      	mov	r7, r0
 8014500:	f300 808e 	bgt.w	8014620 <_dtoa_r+0x9a8>
 8014504:	9b05      	ldr	r3, [sp, #20]
 8014506:	2b02      	cmp	r3, #2
 8014508:	dc50      	bgt.n	80145ac <_dtoa_r+0x934>
 801450a:	e089      	b.n	8014620 <_dtoa_r+0x9a8>
 801450c:	9b12      	ldr	r3, [sp, #72]	; 0x48
 801450e:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8014512:	e75d      	b.n	80143d0 <_dtoa_r+0x758>
 8014514:	9b01      	ldr	r3, [sp, #4]
 8014516:	1e5e      	subs	r6, r3, #1
 8014518:	9b06      	ldr	r3, [sp, #24]
 801451a:	42b3      	cmp	r3, r6
 801451c:	bfbf      	itttt	lt
 801451e:	9b06      	ldrlt	r3, [sp, #24]
 8014520:	9606      	strlt	r6, [sp, #24]
 8014522:	1af2      	sublt	r2, r6, r3
 8014524:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 8014526:	bfb6      	itet	lt
 8014528:	189b      	addlt	r3, r3, r2
 801452a:	1b9e      	subge	r6, r3, r6
 801452c:	930d      	strlt	r3, [sp, #52]	; 0x34
 801452e:	9b01      	ldr	r3, [sp, #4]
 8014530:	bfb8      	it	lt
 8014532:	2600      	movlt	r6, #0
 8014534:	2b00      	cmp	r3, #0
 8014536:	bfb5      	itete	lt
 8014538:	eba8 0503 	sublt.w	r5, r8, r3
 801453c:	9b01      	ldrge	r3, [sp, #4]
 801453e:	2300      	movlt	r3, #0
 8014540:	4645      	movge	r5, r8
 8014542:	e747      	b.n	80143d4 <_dtoa_r+0x75c>
 8014544:	9e06      	ldr	r6, [sp, #24]
 8014546:	9f08      	ldr	r7, [sp, #32]
 8014548:	4645      	mov	r5, r8
 801454a:	e74c      	b.n	80143e6 <_dtoa_r+0x76e>
 801454c:	9a06      	ldr	r2, [sp, #24]
 801454e:	e775      	b.n	801443c <_dtoa_r+0x7c4>
 8014550:	9b05      	ldr	r3, [sp, #20]
 8014552:	2b01      	cmp	r3, #1
 8014554:	dc18      	bgt.n	8014588 <_dtoa_r+0x910>
 8014556:	9b02      	ldr	r3, [sp, #8]
 8014558:	b9b3      	cbnz	r3, 8014588 <_dtoa_r+0x910>
 801455a:	9b03      	ldr	r3, [sp, #12]
 801455c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8014560:	b9a3      	cbnz	r3, 801458c <_dtoa_r+0x914>
 8014562:	9b03      	ldr	r3, [sp, #12]
 8014564:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8014568:	0d1b      	lsrs	r3, r3, #20
 801456a:	051b      	lsls	r3, r3, #20
 801456c:	b12b      	cbz	r3, 801457a <_dtoa_r+0x902>
 801456e:	9b04      	ldr	r3, [sp, #16]
 8014570:	3301      	adds	r3, #1
 8014572:	9304      	str	r3, [sp, #16]
 8014574:	f108 0801 	add.w	r8, r8, #1
 8014578:	2301      	movs	r3, #1
 801457a:	9306      	str	r3, [sp, #24]
 801457c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 801457e:	2b00      	cmp	r3, #0
 8014580:	f47f af74 	bne.w	801446c <_dtoa_r+0x7f4>
 8014584:	2001      	movs	r0, #1
 8014586:	e779      	b.n	801447c <_dtoa_r+0x804>
 8014588:	2300      	movs	r3, #0
 801458a:	e7f6      	b.n	801457a <_dtoa_r+0x902>
 801458c:	9b02      	ldr	r3, [sp, #8]
 801458e:	e7f4      	b.n	801457a <_dtoa_r+0x902>
 8014590:	d085      	beq.n	801449e <_dtoa_r+0x826>
 8014592:	4618      	mov	r0, r3
 8014594:	301c      	adds	r0, #28
 8014596:	e77d      	b.n	8014494 <_dtoa_r+0x81c>
 8014598:	40240000 	.word	0x40240000
 801459c:	9b01      	ldr	r3, [sp, #4]
 801459e:	2b00      	cmp	r3, #0
 80145a0:	dc38      	bgt.n	8014614 <_dtoa_r+0x99c>
 80145a2:	9b05      	ldr	r3, [sp, #20]
 80145a4:	2b02      	cmp	r3, #2
 80145a6:	dd35      	ble.n	8014614 <_dtoa_r+0x99c>
 80145a8:	f8dd 9004 	ldr.w	r9, [sp, #4]
 80145ac:	f1b9 0f00 	cmp.w	r9, #0
 80145b0:	d10d      	bne.n	80145ce <_dtoa_r+0x956>
 80145b2:	4631      	mov	r1, r6
 80145b4:	464b      	mov	r3, r9
 80145b6:	2205      	movs	r2, #5
 80145b8:	4620      	mov	r0, r4
 80145ba:	f000 ff57 	bl	801546c <__multadd>
 80145be:	4601      	mov	r1, r0
 80145c0:	4606      	mov	r6, r0
 80145c2:	4658      	mov	r0, fp
 80145c4:	f001 f9b8 	bl	8015938 <__mcmp>
 80145c8:	2800      	cmp	r0, #0
 80145ca:	f73f adbd 	bgt.w	8014148 <_dtoa_r+0x4d0>
 80145ce:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80145d0:	9d00      	ldr	r5, [sp, #0]
 80145d2:	ea6f 0a03 	mvn.w	sl, r3
 80145d6:	f04f 0800 	mov.w	r8, #0
 80145da:	4631      	mov	r1, r6
 80145dc:	4620      	mov	r0, r4
 80145de:	f000 ff23 	bl	8015428 <_Bfree>
 80145e2:	2f00      	cmp	r7, #0
 80145e4:	f43f aeb4 	beq.w	8014350 <_dtoa_r+0x6d8>
 80145e8:	f1b8 0f00 	cmp.w	r8, #0
 80145ec:	d005      	beq.n	80145fa <_dtoa_r+0x982>
 80145ee:	45b8      	cmp	r8, r7
 80145f0:	d003      	beq.n	80145fa <_dtoa_r+0x982>
 80145f2:	4641      	mov	r1, r8
 80145f4:	4620      	mov	r0, r4
 80145f6:	f000 ff17 	bl	8015428 <_Bfree>
 80145fa:	4639      	mov	r1, r7
 80145fc:	4620      	mov	r0, r4
 80145fe:	f000 ff13 	bl	8015428 <_Bfree>
 8014602:	e6a5      	b.n	8014350 <_dtoa_r+0x6d8>
 8014604:	2600      	movs	r6, #0
 8014606:	4637      	mov	r7, r6
 8014608:	e7e1      	b.n	80145ce <_dtoa_r+0x956>
 801460a:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 801460c:	f8dd a01c 	ldr.w	sl, [sp, #28]
 8014610:	4637      	mov	r7, r6
 8014612:	e599      	b.n	8014148 <_dtoa_r+0x4d0>
 8014614:	9b08      	ldr	r3, [sp, #32]
 8014616:	f8dd 9004 	ldr.w	r9, [sp, #4]
 801461a:	2b00      	cmp	r3, #0
 801461c:	f000 80fd 	beq.w	801481a <_dtoa_r+0xba2>
 8014620:	2d00      	cmp	r5, #0
 8014622:	dd05      	ble.n	8014630 <_dtoa_r+0x9b8>
 8014624:	4639      	mov	r1, r7
 8014626:	462a      	mov	r2, r5
 8014628:	4620      	mov	r0, r4
 801462a:	f001 f919 	bl	8015860 <__lshift>
 801462e:	4607      	mov	r7, r0
 8014630:	9b06      	ldr	r3, [sp, #24]
 8014632:	2b00      	cmp	r3, #0
 8014634:	d05c      	beq.n	80146f0 <_dtoa_r+0xa78>
 8014636:	6879      	ldr	r1, [r7, #4]
 8014638:	4620      	mov	r0, r4
 801463a:	f000 feb5 	bl	80153a8 <_Balloc>
 801463e:	4605      	mov	r5, r0
 8014640:	b928      	cbnz	r0, 801464e <_dtoa_r+0x9d6>
 8014642:	4b80      	ldr	r3, [pc, #512]	; (8014844 <_dtoa_r+0xbcc>)
 8014644:	4602      	mov	r2, r0
 8014646:	f240 21ea 	movw	r1, #746	; 0x2ea
 801464a:	f7ff bb2e 	b.w	8013caa <_dtoa_r+0x32>
 801464e:	693a      	ldr	r2, [r7, #16]
 8014650:	3202      	adds	r2, #2
 8014652:	0092      	lsls	r2, r2, #2
 8014654:	f107 010c 	add.w	r1, r7, #12
 8014658:	300c      	adds	r0, #12
 801465a:	f7fd fae5 	bl	8011c28 <memcpy>
 801465e:	2201      	movs	r2, #1
 8014660:	4629      	mov	r1, r5
 8014662:	4620      	mov	r0, r4
 8014664:	f001 f8fc 	bl	8015860 <__lshift>
 8014668:	9b00      	ldr	r3, [sp, #0]
 801466a:	3301      	adds	r3, #1
 801466c:	9301      	str	r3, [sp, #4]
 801466e:	9b00      	ldr	r3, [sp, #0]
 8014670:	444b      	add	r3, r9
 8014672:	9307      	str	r3, [sp, #28]
 8014674:	9b02      	ldr	r3, [sp, #8]
 8014676:	f003 0301 	and.w	r3, r3, #1
 801467a:	46b8      	mov	r8, r7
 801467c:	9306      	str	r3, [sp, #24]
 801467e:	4607      	mov	r7, r0
 8014680:	9b01      	ldr	r3, [sp, #4]
 8014682:	4631      	mov	r1, r6
 8014684:	3b01      	subs	r3, #1
 8014686:	4658      	mov	r0, fp
 8014688:	9302      	str	r3, [sp, #8]
 801468a:	f7ff fa67 	bl	8013b5c <quorem>
 801468e:	4603      	mov	r3, r0
 8014690:	3330      	adds	r3, #48	; 0x30
 8014692:	9004      	str	r0, [sp, #16]
 8014694:	4641      	mov	r1, r8
 8014696:	4658      	mov	r0, fp
 8014698:	9308      	str	r3, [sp, #32]
 801469a:	f001 f94d 	bl	8015938 <__mcmp>
 801469e:	463a      	mov	r2, r7
 80146a0:	4681      	mov	r9, r0
 80146a2:	4631      	mov	r1, r6
 80146a4:	4620      	mov	r0, r4
 80146a6:	f001 f963 	bl	8015970 <__mdiff>
 80146aa:	68c2      	ldr	r2, [r0, #12]
 80146ac:	9b08      	ldr	r3, [sp, #32]
 80146ae:	4605      	mov	r5, r0
 80146b0:	bb02      	cbnz	r2, 80146f4 <_dtoa_r+0xa7c>
 80146b2:	4601      	mov	r1, r0
 80146b4:	4658      	mov	r0, fp
 80146b6:	f001 f93f 	bl	8015938 <__mcmp>
 80146ba:	9b08      	ldr	r3, [sp, #32]
 80146bc:	4602      	mov	r2, r0
 80146be:	4629      	mov	r1, r5
 80146c0:	4620      	mov	r0, r4
 80146c2:	e9cd 3208 	strd	r3, r2, [sp, #32]
 80146c6:	f000 feaf 	bl	8015428 <_Bfree>
 80146ca:	9b05      	ldr	r3, [sp, #20]
 80146cc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80146ce:	9d01      	ldr	r5, [sp, #4]
 80146d0:	ea43 0102 	orr.w	r1, r3, r2
 80146d4:	9b06      	ldr	r3, [sp, #24]
 80146d6:	430b      	orrs	r3, r1
 80146d8:	9b08      	ldr	r3, [sp, #32]
 80146da:	d10d      	bne.n	80146f8 <_dtoa_r+0xa80>
 80146dc:	2b39      	cmp	r3, #57	; 0x39
 80146de:	d029      	beq.n	8014734 <_dtoa_r+0xabc>
 80146e0:	f1b9 0f00 	cmp.w	r9, #0
 80146e4:	dd01      	ble.n	80146ea <_dtoa_r+0xa72>
 80146e6:	9b04      	ldr	r3, [sp, #16]
 80146e8:	3331      	adds	r3, #49	; 0x31
 80146ea:	9a02      	ldr	r2, [sp, #8]
 80146ec:	7013      	strb	r3, [r2, #0]
 80146ee:	e774      	b.n	80145da <_dtoa_r+0x962>
 80146f0:	4638      	mov	r0, r7
 80146f2:	e7b9      	b.n	8014668 <_dtoa_r+0x9f0>
 80146f4:	2201      	movs	r2, #1
 80146f6:	e7e2      	b.n	80146be <_dtoa_r+0xa46>
 80146f8:	f1b9 0f00 	cmp.w	r9, #0
 80146fc:	db06      	blt.n	801470c <_dtoa_r+0xa94>
 80146fe:	9905      	ldr	r1, [sp, #20]
 8014700:	ea41 0909 	orr.w	r9, r1, r9
 8014704:	9906      	ldr	r1, [sp, #24]
 8014706:	ea59 0101 	orrs.w	r1, r9, r1
 801470a:	d120      	bne.n	801474e <_dtoa_r+0xad6>
 801470c:	2a00      	cmp	r2, #0
 801470e:	ddec      	ble.n	80146ea <_dtoa_r+0xa72>
 8014710:	4659      	mov	r1, fp
 8014712:	2201      	movs	r2, #1
 8014714:	4620      	mov	r0, r4
 8014716:	9301      	str	r3, [sp, #4]
 8014718:	f001 f8a2 	bl	8015860 <__lshift>
 801471c:	4631      	mov	r1, r6
 801471e:	4683      	mov	fp, r0
 8014720:	f001 f90a 	bl	8015938 <__mcmp>
 8014724:	2800      	cmp	r0, #0
 8014726:	9b01      	ldr	r3, [sp, #4]
 8014728:	dc02      	bgt.n	8014730 <_dtoa_r+0xab8>
 801472a:	d1de      	bne.n	80146ea <_dtoa_r+0xa72>
 801472c:	07da      	lsls	r2, r3, #31
 801472e:	d5dc      	bpl.n	80146ea <_dtoa_r+0xa72>
 8014730:	2b39      	cmp	r3, #57	; 0x39
 8014732:	d1d8      	bne.n	80146e6 <_dtoa_r+0xa6e>
 8014734:	9a02      	ldr	r2, [sp, #8]
 8014736:	2339      	movs	r3, #57	; 0x39
 8014738:	7013      	strb	r3, [r2, #0]
 801473a:	462b      	mov	r3, r5
 801473c:	461d      	mov	r5, r3
 801473e:	3b01      	subs	r3, #1
 8014740:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8014744:	2a39      	cmp	r2, #57	; 0x39
 8014746:	d050      	beq.n	80147ea <_dtoa_r+0xb72>
 8014748:	3201      	adds	r2, #1
 801474a:	701a      	strb	r2, [r3, #0]
 801474c:	e745      	b.n	80145da <_dtoa_r+0x962>
 801474e:	2a00      	cmp	r2, #0
 8014750:	dd03      	ble.n	801475a <_dtoa_r+0xae2>
 8014752:	2b39      	cmp	r3, #57	; 0x39
 8014754:	d0ee      	beq.n	8014734 <_dtoa_r+0xabc>
 8014756:	3301      	adds	r3, #1
 8014758:	e7c7      	b.n	80146ea <_dtoa_r+0xa72>
 801475a:	9a01      	ldr	r2, [sp, #4]
 801475c:	9907      	ldr	r1, [sp, #28]
 801475e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8014762:	428a      	cmp	r2, r1
 8014764:	d02a      	beq.n	80147bc <_dtoa_r+0xb44>
 8014766:	4659      	mov	r1, fp
 8014768:	2300      	movs	r3, #0
 801476a:	220a      	movs	r2, #10
 801476c:	4620      	mov	r0, r4
 801476e:	f000 fe7d 	bl	801546c <__multadd>
 8014772:	45b8      	cmp	r8, r7
 8014774:	4683      	mov	fp, r0
 8014776:	f04f 0300 	mov.w	r3, #0
 801477a:	f04f 020a 	mov.w	r2, #10
 801477e:	4641      	mov	r1, r8
 8014780:	4620      	mov	r0, r4
 8014782:	d107      	bne.n	8014794 <_dtoa_r+0xb1c>
 8014784:	f000 fe72 	bl	801546c <__multadd>
 8014788:	4680      	mov	r8, r0
 801478a:	4607      	mov	r7, r0
 801478c:	9b01      	ldr	r3, [sp, #4]
 801478e:	3301      	adds	r3, #1
 8014790:	9301      	str	r3, [sp, #4]
 8014792:	e775      	b.n	8014680 <_dtoa_r+0xa08>
 8014794:	f000 fe6a 	bl	801546c <__multadd>
 8014798:	4639      	mov	r1, r7
 801479a:	4680      	mov	r8, r0
 801479c:	2300      	movs	r3, #0
 801479e:	220a      	movs	r2, #10
 80147a0:	4620      	mov	r0, r4
 80147a2:	f000 fe63 	bl	801546c <__multadd>
 80147a6:	4607      	mov	r7, r0
 80147a8:	e7f0      	b.n	801478c <_dtoa_r+0xb14>
 80147aa:	f1b9 0f00 	cmp.w	r9, #0
 80147ae:	9a00      	ldr	r2, [sp, #0]
 80147b0:	bfcc      	ite	gt
 80147b2:	464d      	movgt	r5, r9
 80147b4:	2501      	movle	r5, #1
 80147b6:	4415      	add	r5, r2
 80147b8:	f04f 0800 	mov.w	r8, #0
 80147bc:	4659      	mov	r1, fp
 80147be:	2201      	movs	r2, #1
 80147c0:	4620      	mov	r0, r4
 80147c2:	9301      	str	r3, [sp, #4]
 80147c4:	f001 f84c 	bl	8015860 <__lshift>
 80147c8:	4631      	mov	r1, r6
 80147ca:	4683      	mov	fp, r0
 80147cc:	f001 f8b4 	bl	8015938 <__mcmp>
 80147d0:	2800      	cmp	r0, #0
 80147d2:	dcb2      	bgt.n	801473a <_dtoa_r+0xac2>
 80147d4:	d102      	bne.n	80147dc <_dtoa_r+0xb64>
 80147d6:	9b01      	ldr	r3, [sp, #4]
 80147d8:	07db      	lsls	r3, r3, #31
 80147da:	d4ae      	bmi.n	801473a <_dtoa_r+0xac2>
 80147dc:	462b      	mov	r3, r5
 80147de:	461d      	mov	r5, r3
 80147e0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 80147e4:	2a30      	cmp	r2, #48	; 0x30
 80147e6:	d0fa      	beq.n	80147de <_dtoa_r+0xb66>
 80147e8:	e6f7      	b.n	80145da <_dtoa_r+0x962>
 80147ea:	9a00      	ldr	r2, [sp, #0]
 80147ec:	429a      	cmp	r2, r3
 80147ee:	d1a5      	bne.n	801473c <_dtoa_r+0xac4>
 80147f0:	f10a 0a01 	add.w	sl, sl, #1
 80147f4:	2331      	movs	r3, #49	; 0x31
 80147f6:	e779      	b.n	80146ec <_dtoa_r+0xa74>
 80147f8:	4b13      	ldr	r3, [pc, #76]	; (8014848 <_dtoa_r+0xbd0>)
 80147fa:	f7ff baaf 	b.w	8013d5c <_dtoa_r+0xe4>
 80147fe:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8014800:	2b00      	cmp	r3, #0
 8014802:	f47f aa86 	bne.w	8013d12 <_dtoa_r+0x9a>
 8014806:	4b11      	ldr	r3, [pc, #68]	; (801484c <_dtoa_r+0xbd4>)
 8014808:	f7ff baa8 	b.w	8013d5c <_dtoa_r+0xe4>
 801480c:	f1b9 0f00 	cmp.w	r9, #0
 8014810:	dc03      	bgt.n	801481a <_dtoa_r+0xba2>
 8014812:	9b05      	ldr	r3, [sp, #20]
 8014814:	2b02      	cmp	r3, #2
 8014816:	f73f aec9 	bgt.w	80145ac <_dtoa_r+0x934>
 801481a:	9d00      	ldr	r5, [sp, #0]
 801481c:	4631      	mov	r1, r6
 801481e:	4658      	mov	r0, fp
 8014820:	f7ff f99c 	bl	8013b5c <quorem>
 8014824:	f100 0330 	add.w	r3, r0, #48	; 0x30
 8014828:	f805 3b01 	strb.w	r3, [r5], #1
 801482c:	9a00      	ldr	r2, [sp, #0]
 801482e:	1aaa      	subs	r2, r5, r2
 8014830:	4591      	cmp	r9, r2
 8014832:	ddba      	ble.n	80147aa <_dtoa_r+0xb32>
 8014834:	4659      	mov	r1, fp
 8014836:	2300      	movs	r3, #0
 8014838:	220a      	movs	r2, #10
 801483a:	4620      	mov	r0, r4
 801483c:	f000 fe16 	bl	801546c <__multadd>
 8014840:	4683      	mov	fp, r0
 8014842:	e7eb      	b.n	801481c <_dtoa_r+0xba4>
 8014844:	080184bc 	.word	0x080184bc
 8014848:	080182b8 	.word	0x080182b8
 801484c:	08018439 	.word	0x08018439

08014850 <__sflush_r>:
 8014850:	898a      	ldrh	r2, [r1, #12]
 8014852:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8014856:	4605      	mov	r5, r0
 8014858:	0710      	lsls	r0, r2, #28
 801485a:	460c      	mov	r4, r1
 801485c:	d458      	bmi.n	8014910 <__sflush_r+0xc0>
 801485e:	684b      	ldr	r3, [r1, #4]
 8014860:	2b00      	cmp	r3, #0
 8014862:	dc05      	bgt.n	8014870 <__sflush_r+0x20>
 8014864:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8014866:	2b00      	cmp	r3, #0
 8014868:	dc02      	bgt.n	8014870 <__sflush_r+0x20>
 801486a:	2000      	movs	r0, #0
 801486c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014870:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8014872:	2e00      	cmp	r6, #0
 8014874:	d0f9      	beq.n	801486a <__sflush_r+0x1a>
 8014876:	2300      	movs	r3, #0
 8014878:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 801487c:	682f      	ldr	r7, [r5, #0]
 801487e:	602b      	str	r3, [r5, #0]
 8014880:	d032      	beq.n	80148e8 <__sflush_r+0x98>
 8014882:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8014884:	89a3      	ldrh	r3, [r4, #12]
 8014886:	075a      	lsls	r2, r3, #29
 8014888:	d505      	bpl.n	8014896 <__sflush_r+0x46>
 801488a:	6863      	ldr	r3, [r4, #4]
 801488c:	1ac0      	subs	r0, r0, r3
 801488e:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8014890:	b10b      	cbz	r3, 8014896 <__sflush_r+0x46>
 8014892:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8014894:	1ac0      	subs	r0, r0, r3
 8014896:	2300      	movs	r3, #0
 8014898:	4602      	mov	r2, r0
 801489a:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 801489c:	6a21      	ldr	r1, [r4, #32]
 801489e:	4628      	mov	r0, r5
 80148a0:	47b0      	blx	r6
 80148a2:	1c43      	adds	r3, r0, #1
 80148a4:	89a3      	ldrh	r3, [r4, #12]
 80148a6:	d106      	bne.n	80148b6 <__sflush_r+0x66>
 80148a8:	6829      	ldr	r1, [r5, #0]
 80148aa:	291d      	cmp	r1, #29
 80148ac:	d82c      	bhi.n	8014908 <__sflush_r+0xb8>
 80148ae:	4a2a      	ldr	r2, [pc, #168]	; (8014958 <__sflush_r+0x108>)
 80148b0:	40ca      	lsrs	r2, r1
 80148b2:	07d6      	lsls	r6, r2, #31
 80148b4:	d528      	bpl.n	8014908 <__sflush_r+0xb8>
 80148b6:	2200      	movs	r2, #0
 80148b8:	6062      	str	r2, [r4, #4]
 80148ba:	04d9      	lsls	r1, r3, #19
 80148bc:	6922      	ldr	r2, [r4, #16]
 80148be:	6022      	str	r2, [r4, #0]
 80148c0:	d504      	bpl.n	80148cc <__sflush_r+0x7c>
 80148c2:	1c42      	adds	r2, r0, #1
 80148c4:	d101      	bne.n	80148ca <__sflush_r+0x7a>
 80148c6:	682b      	ldr	r3, [r5, #0]
 80148c8:	b903      	cbnz	r3, 80148cc <__sflush_r+0x7c>
 80148ca:	6560      	str	r0, [r4, #84]	; 0x54
 80148cc:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80148ce:	602f      	str	r7, [r5, #0]
 80148d0:	2900      	cmp	r1, #0
 80148d2:	d0ca      	beq.n	801486a <__sflush_r+0x1a>
 80148d4:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80148d8:	4299      	cmp	r1, r3
 80148da:	d002      	beq.n	80148e2 <__sflush_r+0x92>
 80148dc:	4628      	mov	r0, r5
 80148de:	f001 fa2d 	bl	8015d3c <_free_r>
 80148e2:	2000      	movs	r0, #0
 80148e4:	6360      	str	r0, [r4, #52]	; 0x34
 80148e6:	e7c1      	b.n	801486c <__sflush_r+0x1c>
 80148e8:	6a21      	ldr	r1, [r4, #32]
 80148ea:	2301      	movs	r3, #1
 80148ec:	4628      	mov	r0, r5
 80148ee:	47b0      	blx	r6
 80148f0:	1c41      	adds	r1, r0, #1
 80148f2:	d1c7      	bne.n	8014884 <__sflush_r+0x34>
 80148f4:	682b      	ldr	r3, [r5, #0]
 80148f6:	2b00      	cmp	r3, #0
 80148f8:	d0c4      	beq.n	8014884 <__sflush_r+0x34>
 80148fa:	2b1d      	cmp	r3, #29
 80148fc:	d001      	beq.n	8014902 <__sflush_r+0xb2>
 80148fe:	2b16      	cmp	r3, #22
 8014900:	d101      	bne.n	8014906 <__sflush_r+0xb6>
 8014902:	602f      	str	r7, [r5, #0]
 8014904:	e7b1      	b.n	801486a <__sflush_r+0x1a>
 8014906:	89a3      	ldrh	r3, [r4, #12]
 8014908:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 801490c:	81a3      	strh	r3, [r4, #12]
 801490e:	e7ad      	b.n	801486c <__sflush_r+0x1c>
 8014910:	690f      	ldr	r7, [r1, #16]
 8014912:	2f00      	cmp	r7, #0
 8014914:	d0a9      	beq.n	801486a <__sflush_r+0x1a>
 8014916:	0793      	lsls	r3, r2, #30
 8014918:	680e      	ldr	r6, [r1, #0]
 801491a:	bf08      	it	eq
 801491c:	694b      	ldreq	r3, [r1, #20]
 801491e:	600f      	str	r7, [r1, #0]
 8014920:	bf18      	it	ne
 8014922:	2300      	movne	r3, #0
 8014924:	eba6 0807 	sub.w	r8, r6, r7
 8014928:	608b      	str	r3, [r1, #8]
 801492a:	f1b8 0f00 	cmp.w	r8, #0
 801492e:	dd9c      	ble.n	801486a <__sflush_r+0x1a>
 8014930:	6a21      	ldr	r1, [r4, #32]
 8014932:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8014934:	4643      	mov	r3, r8
 8014936:	463a      	mov	r2, r7
 8014938:	4628      	mov	r0, r5
 801493a:	47b0      	blx	r6
 801493c:	2800      	cmp	r0, #0
 801493e:	dc06      	bgt.n	801494e <__sflush_r+0xfe>
 8014940:	89a3      	ldrh	r3, [r4, #12]
 8014942:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8014946:	81a3      	strh	r3, [r4, #12]
 8014948:	f04f 30ff 	mov.w	r0, #4294967295
 801494c:	e78e      	b.n	801486c <__sflush_r+0x1c>
 801494e:	4407      	add	r7, r0
 8014950:	eba8 0800 	sub.w	r8, r8, r0
 8014954:	e7e9      	b.n	801492a <__sflush_r+0xda>
 8014956:	bf00      	nop
 8014958:	20400001 	.word	0x20400001

0801495c <_fflush_r>:
 801495c:	b538      	push	{r3, r4, r5, lr}
 801495e:	690b      	ldr	r3, [r1, #16]
 8014960:	4605      	mov	r5, r0
 8014962:	460c      	mov	r4, r1
 8014964:	b913      	cbnz	r3, 801496c <_fflush_r+0x10>
 8014966:	2500      	movs	r5, #0
 8014968:	4628      	mov	r0, r5
 801496a:	bd38      	pop	{r3, r4, r5, pc}
 801496c:	b118      	cbz	r0, 8014976 <_fflush_r+0x1a>
 801496e:	6983      	ldr	r3, [r0, #24]
 8014970:	b90b      	cbnz	r3, 8014976 <_fflush_r+0x1a>
 8014972:	f000 f887 	bl	8014a84 <__sinit>
 8014976:	4b14      	ldr	r3, [pc, #80]	; (80149c8 <_fflush_r+0x6c>)
 8014978:	429c      	cmp	r4, r3
 801497a:	d11b      	bne.n	80149b4 <_fflush_r+0x58>
 801497c:	686c      	ldr	r4, [r5, #4]
 801497e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014982:	2b00      	cmp	r3, #0
 8014984:	d0ef      	beq.n	8014966 <_fflush_r+0xa>
 8014986:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8014988:	07d0      	lsls	r0, r2, #31
 801498a:	d404      	bmi.n	8014996 <_fflush_r+0x3a>
 801498c:	0599      	lsls	r1, r3, #22
 801498e:	d402      	bmi.n	8014996 <_fflush_r+0x3a>
 8014990:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8014992:	f000 fc88 	bl	80152a6 <__retarget_lock_acquire_recursive>
 8014996:	4628      	mov	r0, r5
 8014998:	4621      	mov	r1, r4
 801499a:	f7ff ff59 	bl	8014850 <__sflush_r>
 801499e:	6e63      	ldr	r3, [r4, #100]	; 0x64
 80149a0:	07da      	lsls	r2, r3, #31
 80149a2:	4605      	mov	r5, r0
 80149a4:	d4e0      	bmi.n	8014968 <_fflush_r+0xc>
 80149a6:	89a3      	ldrh	r3, [r4, #12]
 80149a8:	059b      	lsls	r3, r3, #22
 80149aa:	d4dd      	bmi.n	8014968 <_fflush_r+0xc>
 80149ac:	6da0      	ldr	r0, [r4, #88]	; 0x58
 80149ae:	f000 fc7b 	bl	80152a8 <__retarget_lock_release_recursive>
 80149b2:	e7d9      	b.n	8014968 <_fflush_r+0xc>
 80149b4:	4b05      	ldr	r3, [pc, #20]	; (80149cc <_fflush_r+0x70>)
 80149b6:	429c      	cmp	r4, r3
 80149b8:	d101      	bne.n	80149be <_fflush_r+0x62>
 80149ba:	68ac      	ldr	r4, [r5, #8]
 80149bc:	e7df      	b.n	801497e <_fflush_r+0x22>
 80149be:	4b04      	ldr	r3, [pc, #16]	; (80149d0 <_fflush_r+0x74>)
 80149c0:	429c      	cmp	r4, r3
 80149c2:	bf08      	it	eq
 80149c4:	68ec      	ldreq	r4, [r5, #12]
 80149c6:	e7da      	b.n	801497e <_fflush_r+0x22>
 80149c8:	080184f0 	.word	0x080184f0
 80149cc:	08018510 	.word	0x08018510
 80149d0:	080184d0 	.word	0x080184d0

080149d4 <std>:
 80149d4:	2300      	movs	r3, #0
 80149d6:	b510      	push	{r4, lr}
 80149d8:	4604      	mov	r4, r0
 80149da:	e9c0 3300 	strd	r3, r3, [r0]
 80149de:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80149e2:	6083      	str	r3, [r0, #8]
 80149e4:	8181      	strh	r1, [r0, #12]
 80149e6:	6643      	str	r3, [r0, #100]	; 0x64
 80149e8:	81c2      	strh	r2, [r0, #14]
 80149ea:	6183      	str	r3, [r0, #24]
 80149ec:	4619      	mov	r1, r3
 80149ee:	2208      	movs	r2, #8
 80149f0:	305c      	adds	r0, #92	; 0x5c
 80149f2:	f7fd f927 	bl	8011c44 <memset>
 80149f6:	4b05      	ldr	r3, [pc, #20]	; (8014a0c <std+0x38>)
 80149f8:	6263      	str	r3, [r4, #36]	; 0x24
 80149fa:	4b05      	ldr	r3, [pc, #20]	; (8014a10 <std+0x3c>)
 80149fc:	62a3      	str	r3, [r4, #40]	; 0x28
 80149fe:	4b05      	ldr	r3, [pc, #20]	; (8014a14 <std+0x40>)
 8014a00:	62e3      	str	r3, [r4, #44]	; 0x2c
 8014a02:	4b05      	ldr	r3, [pc, #20]	; (8014a18 <std+0x44>)
 8014a04:	6224      	str	r4, [r4, #32]
 8014a06:	6323      	str	r3, [r4, #48]	; 0x30
 8014a08:	bd10      	pop	{r4, pc}
 8014a0a:	bf00      	nop
 8014a0c:	080164c1 	.word	0x080164c1
 8014a10:	080164e3 	.word	0x080164e3
 8014a14:	0801651b 	.word	0x0801651b
 8014a18:	0801653f 	.word	0x0801653f

08014a1c <_cleanup_r>:
 8014a1c:	4901      	ldr	r1, [pc, #4]	; (8014a24 <_cleanup_r+0x8>)
 8014a1e:	f000 b8af 	b.w	8014b80 <_fwalk_reent>
 8014a22:	bf00      	nop
 8014a24:	0801495d 	.word	0x0801495d

08014a28 <__sfmoreglue>:
 8014a28:	b570      	push	{r4, r5, r6, lr}
 8014a2a:	1e4a      	subs	r2, r1, #1
 8014a2c:	2568      	movs	r5, #104	; 0x68
 8014a2e:	4355      	muls	r5, r2
 8014a30:	460e      	mov	r6, r1
 8014a32:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8014a36:	f001 f9d1 	bl	8015ddc <_malloc_r>
 8014a3a:	4604      	mov	r4, r0
 8014a3c:	b140      	cbz	r0, 8014a50 <__sfmoreglue+0x28>
 8014a3e:	2100      	movs	r1, #0
 8014a40:	e9c0 1600 	strd	r1, r6, [r0]
 8014a44:	300c      	adds	r0, #12
 8014a46:	60a0      	str	r0, [r4, #8]
 8014a48:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8014a4c:	f7fd f8fa 	bl	8011c44 <memset>
 8014a50:	4620      	mov	r0, r4
 8014a52:	bd70      	pop	{r4, r5, r6, pc}

08014a54 <__sfp_lock_acquire>:
 8014a54:	4801      	ldr	r0, [pc, #4]	; (8014a5c <__sfp_lock_acquire+0x8>)
 8014a56:	f000 bc26 	b.w	80152a6 <__retarget_lock_acquire_recursive>
 8014a5a:	bf00      	nop
 8014a5c:	200093d4 	.word	0x200093d4

08014a60 <__sfp_lock_release>:
 8014a60:	4801      	ldr	r0, [pc, #4]	; (8014a68 <__sfp_lock_release+0x8>)
 8014a62:	f000 bc21 	b.w	80152a8 <__retarget_lock_release_recursive>
 8014a66:	bf00      	nop
 8014a68:	200093d4 	.word	0x200093d4

08014a6c <__sinit_lock_acquire>:
 8014a6c:	4801      	ldr	r0, [pc, #4]	; (8014a74 <__sinit_lock_acquire+0x8>)
 8014a6e:	f000 bc1a 	b.w	80152a6 <__retarget_lock_acquire_recursive>
 8014a72:	bf00      	nop
 8014a74:	200093cf 	.word	0x200093cf

08014a78 <__sinit_lock_release>:
 8014a78:	4801      	ldr	r0, [pc, #4]	; (8014a80 <__sinit_lock_release+0x8>)
 8014a7a:	f000 bc15 	b.w	80152a8 <__retarget_lock_release_recursive>
 8014a7e:	bf00      	nop
 8014a80:	200093cf 	.word	0x200093cf

08014a84 <__sinit>:
 8014a84:	b510      	push	{r4, lr}
 8014a86:	4604      	mov	r4, r0
 8014a88:	f7ff fff0 	bl	8014a6c <__sinit_lock_acquire>
 8014a8c:	69a3      	ldr	r3, [r4, #24]
 8014a8e:	b11b      	cbz	r3, 8014a98 <__sinit+0x14>
 8014a90:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8014a94:	f7ff bff0 	b.w	8014a78 <__sinit_lock_release>
 8014a98:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8014a9c:	6523      	str	r3, [r4, #80]	; 0x50
 8014a9e:	4b13      	ldr	r3, [pc, #76]	; (8014aec <__sinit+0x68>)
 8014aa0:	4a13      	ldr	r2, [pc, #76]	; (8014af0 <__sinit+0x6c>)
 8014aa2:	681b      	ldr	r3, [r3, #0]
 8014aa4:	62a2      	str	r2, [r4, #40]	; 0x28
 8014aa6:	42a3      	cmp	r3, r4
 8014aa8:	bf04      	itt	eq
 8014aaa:	2301      	moveq	r3, #1
 8014aac:	61a3      	streq	r3, [r4, #24]
 8014aae:	4620      	mov	r0, r4
 8014ab0:	f000 f820 	bl	8014af4 <__sfp>
 8014ab4:	6060      	str	r0, [r4, #4]
 8014ab6:	4620      	mov	r0, r4
 8014ab8:	f000 f81c 	bl	8014af4 <__sfp>
 8014abc:	60a0      	str	r0, [r4, #8]
 8014abe:	4620      	mov	r0, r4
 8014ac0:	f000 f818 	bl	8014af4 <__sfp>
 8014ac4:	2200      	movs	r2, #0
 8014ac6:	60e0      	str	r0, [r4, #12]
 8014ac8:	2104      	movs	r1, #4
 8014aca:	6860      	ldr	r0, [r4, #4]
 8014acc:	f7ff ff82 	bl	80149d4 <std>
 8014ad0:	68a0      	ldr	r0, [r4, #8]
 8014ad2:	2201      	movs	r2, #1
 8014ad4:	2109      	movs	r1, #9
 8014ad6:	f7ff ff7d 	bl	80149d4 <std>
 8014ada:	68e0      	ldr	r0, [r4, #12]
 8014adc:	2202      	movs	r2, #2
 8014ade:	2112      	movs	r1, #18
 8014ae0:	f7ff ff78 	bl	80149d4 <std>
 8014ae4:	2301      	movs	r3, #1
 8014ae6:	61a3      	str	r3, [r4, #24]
 8014ae8:	e7d2      	b.n	8014a90 <__sinit+0xc>
 8014aea:	bf00      	nop
 8014aec:	080182a4 	.word	0x080182a4
 8014af0:	08014a1d 	.word	0x08014a1d

08014af4 <__sfp>:
 8014af4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014af6:	4607      	mov	r7, r0
 8014af8:	f7ff ffac 	bl	8014a54 <__sfp_lock_acquire>
 8014afc:	4b1e      	ldr	r3, [pc, #120]	; (8014b78 <__sfp+0x84>)
 8014afe:	681e      	ldr	r6, [r3, #0]
 8014b00:	69b3      	ldr	r3, [r6, #24]
 8014b02:	b913      	cbnz	r3, 8014b0a <__sfp+0x16>
 8014b04:	4630      	mov	r0, r6
 8014b06:	f7ff ffbd 	bl	8014a84 <__sinit>
 8014b0a:	3648      	adds	r6, #72	; 0x48
 8014b0c:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8014b10:	3b01      	subs	r3, #1
 8014b12:	d503      	bpl.n	8014b1c <__sfp+0x28>
 8014b14:	6833      	ldr	r3, [r6, #0]
 8014b16:	b30b      	cbz	r3, 8014b5c <__sfp+0x68>
 8014b18:	6836      	ldr	r6, [r6, #0]
 8014b1a:	e7f7      	b.n	8014b0c <__sfp+0x18>
 8014b1c:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8014b20:	b9d5      	cbnz	r5, 8014b58 <__sfp+0x64>
 8014b22:	4b16      	ldr	r3, [pc, #88]	; (8014b7c <__sfp+0x88>)
 8014b24:	60e3      	str	r3, [r4, #12]
 8014b26:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8014b2a:	6665      	str	r5, [r4, #100]	; 0x64
 8014b2c:	f000 fbba 	bl	80152a4 <__retarget_lock_init_recursive>
 8014b30:	f7ff ff96 	bl	8014a60 <__sfp_lock_release>
 8014b34:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8014b38:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8014b3c:	6025      	str	r5, [r4, #0]
 8014b3e:	61a5      	str	r5, [r4, #24]
 8014b40:	2208      	movs	r2, #8
 8014b42:	4629      	mov	r1, r5
 8014b44:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8014b48:	f7fd f87c 	bl	8011c44 <memset>
 8014b4c:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8014b50:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8014b54:	4620      	mov	r0, r4
 8014b56:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014b58:	3468      	adds	r4, #104	; 0x68
 8014b5a:	e7d9      	b.n	8014b10 <__sfp+0x1c>
 8014b5c:	2104      	movs	r1, #4
 8014b5e:	4638      	mov	r0, r7
 8014b60:	f7ff ff62 	bl	8014a28 <__sfmoreglue>
 8014b64:	4604      	mov	r4, r0
 8014b66:	6030      	str	r0, [r6, #0]
 8014b68:	2800      	cmp	r0, #0
 8014b6a:	d1d5      	bne.n	8014b18 <__sfp+0x24>
 8014b6c:	f7ff ff78 	bl	8014a60 <__sfp_lock_release>
 8014b70:	230c      	movs	r3, #12
 8014b72:	603b      	str	r3, [r7, #0]
 8014b74:	e7ee      	b.n	8014b54 <__sfp+0x60>
 8014b76:	bf00      	nop
 8014b78:	080182a4 	.word	0x080182a4
 8014b7c:	ffff0001 	.word	0xffff0001

08014b80 <_fwalk_reent>:
 8014b80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8014b84:	4606      	mov	r6, r0
 8014b86:	4688      	mov	r8, r1
 8014b88:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8014b8c:	2700      	movs	r7, #0
 8014b8e:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8014b92:	f1b9 0901 	subs.w	r9, r9, #1
 8014b96:	d505      	bpl.n	8014ba4 <_fwalk_reent+0x24>
 8014b98:	6824      	ldr	r4, [r4, #0]
 8014b9a:	2c00      	cmp	r4, #0
 8014b9c:	d1f7      	bne.n	8014b8e <_fwalk_reent+0xe>
 8014b9e:	4638      	mov	r0, r7
 8014ba0:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8014ba4:	89ab      	ldrh	r3, [r5, #12]
 8014ba6:	2b01      	cmp	r3, #1
 8014ba8:	d907      	bls.n	8014bba <_fwalk_reent+0x3a>
 8014baa:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8014bae:	3301      	adds	r3, #1
 8014bb0:	d003      	beq.n	8014bba <_fwalk_reent+0x3a>
 8014bb2:	4629      	mov	r1, r5
 8014bb4:	4630      	mov	r0, r6
 8014bb6:	47c0      	blx	r8
 8014bb8:	4307      	orrs	r7, r0
 8014bba:	3568      	adds	r5, #104	; 0x68
 8014bbc:	e7e9      	b.n	8014b92 <_fwalk_reent+0x12>

08014bbe <rshift>:
 8014bbe:	6903      	ldr	r3, [r0, #16]
 8014bc0:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8014bc4:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8014bc8:	ea4f 1261 	mov.w	r2, r1, asr #5
 8014bcc:	f100 0414 	add.w	r4, r0, #20
 8014bd0:	dd45      	ble.n	8014c5e <rshift+0xa0>
 8014bd2:	f011 011f 	ands.w	r1, r1, #31
 8014bd6:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8014bda:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8014bde:	d10c      	bne.n	8014bfa <rshift+0x3c>
 8014be0:	f100 0710 	add.w	r7, r0, #16
 8014be4:	4629      	mov	r1, r5
 8014be6:	42b1      	cmp	r1, r6
 8014be8:	d334      	bcc.n	8014c54 <rshift+0x96>
 8014bea:	1a9b      	subs	r3, r3, r2
 8014bec:	009b      	lsls	r3, r3, #2
 8014bee:	1eea      	subs	r2, r5, #3
 8014bf0:	4296      	cmp	r6, r2
 8014bf2:	bf38      	it	cc
 8014bf4:	2300      	movcc	r3, #0
 8014bf6:	4423      	add	r3, r4
 8014bf8:	e015      	b.n	8014c26 <rshift+0x68>
 8014bfa:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8014bfe:	f1c1 0820 	rsb	r8, r1, #32
 8014c02:	40cf      	lsrs	r7, r1
 8014c04:	f105 0e04 	add.w	lr, r5, #4
 8014c08:	46a1      	mov	r9, r4
 8014c0a:	4576      	cmp	r6, lr
 8014c0c:	46f4      	mov	ip, lr
 8014c0e:	d815      	bhi.n	8014c3c <rshift+0x7e>
 8014c10:	1a9b      	subs	r3, r3, r2
 8014c12:	009a      	lsls	r2, r3, #2
 8014c14:	3a04      	subs	r2, #4
 8014c16:	3501      	adds	r5, #1
 8014c18:	42ae      	cmp	r6, r5
 8014c1a:	bf38      	it	cc
 8014c1c:	2200      	movcc	r2, #0
 8014c1e:	18a3      	adds	r3, r4, r2
 8014c20:	50a7      	str	r7, [r4, r2]
 8014c22:	b107      	cbz	r7, 8014c26 <rshift+0x68>
 8014c24:	3304      	adds	r3, #4
 8014c26:	1b1a      	subs	r2, r3, r4
 8014c28:	42a3      	cmp	r3, r4
 8014c2a:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8014c2e:	bf08      	it	eq
 8014c30:	2300      	moveq	r3, #0
 8014c32:	6102      	str	r2, [r0, #16]
 8014c34:	bf08      	it	eq
 8014c36:	6143      	streq	r3, [r0, #20]
 8014c38:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8014c3c:	f8dc c000 	ldr.w	ip, [ip]
 8014c40:	fa0c fc08 	lsl.w	ip, ip, r8
 8014c44:	ea4c 0707 	orr.w	r7, ip, r7
 8014c48:	f849 7b04 	str.w	r7, [r9], #4
 8014c4c:	f85e 7b04 	ldr.w	r7, [lr], #4
 8014c50:	40cf      	lsrs	r7, r1
 8014c52:	e7da      	b.n	8014c0a <rshift+0x4c>
 8014c54:	f851 cb04 	ldr.w	ip, [r1], #4
 8014c58:	f847 cf04 	str.w	ip, [r7, #4]!
 8014c5c:	e7c3      	b.n	8014be6 <rshift+0x28>
 8014c5e:	4623      	mov	r3, r4
 8014c60:	e7e1      	b.n	8014c26 <rshift+0x68>

08014c62 <__hexdig_fun>:
 8014c62:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8014c66:	2b09      	cmp	r3, #9
 8014c68:	d802      	bhi.n	8014c70 <__hexdig_fun+0xe>
 8014c6a:	3820      	subs	r0, #32
 8014c6c:	b2c0      	uxtb	r0, r0
 8014c6e:	4770      	bx	lr
 8014c70:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 8014c74:	2b05      	cmp	r3, #5
 8014c76:	d801      	bhi.n	8014c7c <__hexdig_fun+0x1a>
 8014c78:	3847      	subs	r0, #71	; 0x47
 8014c7a:	e7f7      	b.n	8014c6c <__hexdig_fun+0xa>
 8014c7c:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 8014c80:	2b05      	cmp	r3, #5
 8014c82:	d801      	bhi.n	8014c88 <__hexdig_fun+0x26>
 8014c84:	3827      	subs	r0, #39	; 0x27
 8014c86:	e7f1      	b.n	8014c6c <__hexdig_fun+0xa>
 8014c88:	2000      	movs	r0, #0
 8014c8a:	4770      	bx	lr

08014c8c <__gethex>:
 8014c8c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8014c90:	ed2d 8b02 	vpush	{d8}
 8014c94:	b089      	sub	sp, #36	; 0x24
 8014c96:	ee08 0a10 	vmov	s16, r0
 8014c9a:	9304      	str	r3, [sp, #16]
 8014c9c:	4bbc      	ldr	r3, [pc, #752]	; (8014f90 <__gethex+0x304>)
 8014c9e:	681b      	ldr	r3, [r3, #0]
 8014ca0:	9301      	str	r3, [sp, #4]
 8014ca2:	4618      	mov	r0, r3
 8014ca4:	468b      	mov	fp, r1
 8014ca6:	4690      	mov	r8, r2
 8014ca8:	f7eb faba 	bl	8000220 <strlen>
 8014cac:	9b01      	ldr	r3, [sp, #4]
 8014cae:	f8db 2000 	ldr.w	r2, [fp]
 8014cb2:	4403      	add	r3, r0
 8014cb4:	4682      	mov	sl, r0
 8014cb6:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 8014cba:	9305      	str	r3, [sp, #20]
 8014cbc:	1c93      	adds	r3, r2, #2
 8014cbe:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 8014cc2:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 8014cc6:	32fe      	adds	r2, #254	; 0xfe
 8014cc8:	18d1      	adds	r1, r2, r3
 8014cca:	461f      	mov	r7, r3
 8014ccc:	f813 0b01 	ldrb.w	r0, [r3], #1
 8014cd0:	9100      	str	r1, [sp, #0]
 8014cd2:	2830      	cmp	r0, #48	; 0x30
 8014cd4:	d0f8      	beq.n	8014cc8 <__gethex+0x3c>
 8014cd6:	f7ff ffc4 	bl	8014c62 <__hexdig_fun>
 8014cda:	4604      	mov	r4, r0
 8014cdc:	2800      	cmp	r0, #0
 8014cde:	d13a      	bne.n	8014d56 <__gethex+0xca>
 8014ce0:	9901      	ldr	r1, [sp, #4]
 8014ce2:	4652      	mov	r2, sl
 8014ce4:	4638      	mov	r0, r7
 8014ce6:	f001 fc2e 	bl	8016546 <strncmp>
 8014cea:	4605      	mov	r5, r0
 8014cec:	2800      	cmp	r0, #0
 8014cee:	d168      	bne.n	8014dc2 <__gethex+0x136>
 8014cf0:	f817 000a 	ldrb.w	r0, [r7, sl]
 8014cf4:	eb07 060a 	add.w	r6, r7, sl
 8014cf8:	f7ff ffb3 	bl	8014c62 <__hexdig_fun>
 8014cfc:	2800      	cmp	r0, #0
 8014cfe:	d062      	beq.n	8014dc6 <__gethex+0x13a>
 8014d00:	4633      	mov	r3, r6
 8014d02:	7818      	ldrb	r0, [r3, #0]
 8014d04:	2830      	cmp	r0, #48	; 0x30
 8014d06:	461f      	mov	r7, r3
 8014d08:	f103 0301 	add.w	r3, r3, #1
 8014d0c:	d0f9      	beq.n	8014d02 <__gethex+0x76>
 8014d0e:	f7ff ffa8 	bl	8014c62 <__hexdig_fun>
 8014d12:	2301      	movs	r3, #1
 8014d14:	fab0 f480 	clz	r4, r0
 8014d18:	0964      	lsrs	r4, r4, #5
 8014d1a:	4635      	mov	r5, r6
 8014d1c:	9300      	str	r3, [sp, #0]
 8014d1e:	463a      	mov	r2, r7
 8014d20:	4616      	mov	r6, r2
 8014d22:	3201      	adds	r2, #1
 8014d24:	7830      	ldrb	r0, [r6, #0]
 8014d26:	f7ff ff9c 	bl	8014c62 <__hexdig_fun>
 8014d2a:	2800      	cmp	r0, #0
 8014d2c:	d1f8      	bne.n	8014d20 <__gethex+0x94>
 8014d2e:	9901      	ldr	r1, [sp, #4]
 8014d30:	4652      	mov	r2, sl
 8014d32:	4630      	mov	r0, r6
 8014d34:	f001 fc07 	bl	8016546 <strncmp>
 8014d38:	b980      	cbnz	r0, 8014d5c <__gethex+0xd0>
 8014d3a:	b94d      	cbnz	r5, 8014d50 <__gethex+0xc4>
 8014d3c:	eb06 050a 	add.w	r5, r6, sl
 8014d40:	462a      	mov	r2, r5
 8014d42:	4616      	mov	r6, r2
 8014d44:	3201      	adds	r2, #1
 8014d46:	7830      	ldrb	r0, [r6, #0]
 8014d48:	f7ff ff8b 	bl	8014c62 <__hexdig_fun>
 8014d4c:	2800      	cmp	r0, #0
 8014d4e:	d1f8      	bne.n	8014d42 <__gethex+0xb6>
 8014d50:	1bad      	subs	r5, r5, r6
 8014d52:	00ad      	lsls	r5, r5, #2
 8014d54:	e004      	b.n	8014d60 <__gethex+0xd4>
 8014d56:	2400      	movs	r4, #0
 8014d58:	4625      	mov	r5, r4
 8014d5a:	e7e0      	b.n	8014d1e <__gethex+0x92>
 8014d5c:	2d00      	cmp	r5, #0
 8014d5e:	d1f7      	bne.n	8014d50 <__gethex+0xc4>
 8014d60:	7833      	ldrb	r3, [r6, #0]
 8014d62:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8014d66:	2b50      	cmp	r3, #80	; 0x50
 8014d68:	d13b      	bne.n	8014de2 <__gethex+0x156>
 8014d6a:	7873      	ldrb	r3, [r6, #1]
 8014d6c:	2b2b      	cmp	r3, #43	; 0x2b
 8014d6e:	d02c      	beq.n	8014dca <__gethex+0x13e>
 8014d70:	2b2d      	cmp	r3, #45	; 0x2d
 8014d72:	d02e      	beq.n	8014dd2 <__gethex+0x146>
 8014d74:	1c71      	adds	r1, r6, #1
 8014d76:	f04f 0900 	mov.w	r9, #0
 8014d7a:	7808      	ldrb	r0, [r1, #0]
 8014d7c:	f7ff ff71 	bl	8014c62 <__hexdig_fun>
 8014d80:	1e43      	subs	r3, r0, #1
 8014d82:	b2db      	uxtb	r3, r3
 8014d84:	2b18      	cmp	r3, #24
 8014d86:	d82c      	bhi.n	8014de2 <__gethex+0x156>
 8014d88:	f1a0 0210 	sub.w	r2, r0, #16
 8014d8c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8014d90:	f7ff ff67 	bl	8014c62 <__hexdig_fun>
 8014d94:	1e43      	subs	r3, r0, #1
 8014d96:	b2db      	uxtb	r3, r3
 8014d98:	2b18      	cmp	r3, #24
 8014d9a:	d91d      	bls.n	8014dd8 <__gethex+0x14c>
 8014d9c:	f1b9 0f00 	cmp.w	r9, #0
 8014da0:	d000      	beq.n	8014da4 <__gethex+0x118>
 8014da2:	4252      	negs	r2, r2
 8014da4:	4415      	add	r5, r2
 8014da6:	f8cb 1000 	str.w	r1, [fp]
 8014daa:	b1e4      	cbz	r4, 8014de6 <__gethex+0x15a>
 8014dac:	9b00      	ldr	r3, [sp, #0]
 8014dae:	2b00      	cmp	r3, #0
 8014db0:	bf14      	ite	ne
 8014db2:	2700      	movne	r7, #0
 8014db4:	2706      	moveq	r7, #6
 8014db6:	4638      	mov	r0, r7
 8014db8:	b009      	add	sp, #36	; 0x24
 8014dba:	ecbd 8b02 	vpop	{d8}
 8014dbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014dc2:	463e      	mov	r6, r7
 8014dc4:	4625      	mov	r5, r4
 8014dc6:	2401      	movs	r4, #1
 8014dc8:	e7ca      	b.n	8014d60 <__gethex+0xd4>
 8014dca:	f04f 0900 	mov.w	r9, #0
 8014dce:	1cb1      	adds	r1, r6, #2
 8014dd0:	e7d3      	b.n	8014d7a <__gethex+0xee>
 8014dd2:	f04f 0901 	mov.w	r9, #1
 8014dd6:	e7fa      	b.n	8014dce <__gethex+0x142>
 8014dd8:	230a      	movs	r3, #10
 8014dda:	fb03 0202 	mla	r2, r3, r2, r0
 8014dde:	3a10      	subs	r2, #16
 8014de0:	e7d4      	b.n	8014d8c <__gethex+0x100>
 8014de2:	4631      	mov	r1, r6
 8014de4:	e7df      	b.n	8014da6 <__gethex+0x11a>
 8014de6:	1bf3      	subs	r3, r6, r7
 8014de8:	3b01      	subs	r3, #1
 8014dea:	4621      	mov	r1, r4
 8014dec:	2b07      	cmp	r3, #7
 8014dee:	dc0b      	bgt.n	8014e08 <__gethex+0x17c>
 8014df0:	ee18 0a10 	vmov	r0, s16
 8014df4:	f000 fad8 	bl	80153a8 <_Balloc>
 8014df8:	4604      	mov	r4, r0
 8014dfa:	b940      	cbnz	r0, 8014e0e <__gethex+0x182>
 8014dfc:	4b65      	ldr	r3, [pc, #404]	; (8014f94 <__gethex+0x308>)
 8014dfe:	4602      	mov	r2, r0
 8014e00:	21de      	movs	r1, #222	; 0xde
 8014e02:	4865      	ldr	r0, [pc, #404]	; (8014f98 <__gethex+0x30c>)
 8014e04:	f001 fbd0 	bl	80165a8 <__assert_func>
 8014e08:	3101      	adds	r1, #1
 8014e0a:	105b      	asrs	r3, r3, #1
 8014e0c:	e7ee      	b.n	8014dec <__gethex+0x160>
 8014e0e:	f100 0914 	add.w	r9, r0, #20
 8014e12:	f04f 0b00 	mov.w	fp, #0
 8014e16:	f1ca 0301 	rsb	r3, sl, #1
 8014e1a:	f8cd 9008 	str.w	r9, [sp, #8]
 8014e1e:	f8cd b000 	str.w	fp, [sp]
 8014e22:	9306      	str	r3, [sp, #24]
 8014e24:	42b7      	cmp	r7, r6
 8014e26:	d340      	bcc.n	8014eaa <__gethex+0x21e>
 8014e28:	9802      	ldr	r0, [sp, #8]
 8014e2a:	9b00      	ldr	r3, [sp, #0]
 8014e2c:	f840 3b04 	str.w	r3, [r0], #4
 8014e30:	eba0 0009 	sub.w	r0, r0, r9
 8014e34:	1080      	asrs	r0, r0, #2
 8014e36:	0146      	lsls	r6, r0, #5
 8014e38:	6120      	str	r0, [r4, #16]
 8014e3a:	4618      	mov	r0, r3
 8014e3c:	f000 fbaa 	bl	8015594 <__hi0bits>
 8014e40:	1a30      	subs	r0, r6, r0
 8014e42:	f8d8 6000 	ldr.w	r6, [r8]
 8014e46:	42b0      	cmp	r0, r6
 8014e48:	dd63      	ble.n	8014f12 <__gethex+0x286>
 8014e4a:	1b87      	subs	r7, r0, r6
 8014e4c:	4639      	mov	r1, r7
 8014e4e:	4620      	mov	r0, r4
 8014e50:	f000 ff44 	bl	8015cdc <__any_on>
 8014e54:	4682      	mov	sl, r0
 8014e56:	b1a8      	cbz	r0, 8014e84 <__gethex+0x1f8>
 8014e58:	1e7b      	subs	r3, r7, #1
 8014e5a:	1159      	asrs	r1, r3, #5
 8014e5c:	f003 021f 	and.w	r2, r3, #31
 8014e60:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8014e64:	f04f 0a01 	mov.w	sl, #1
 8014e68:	fa0a f202 	lsl.w	r2, sl, r2
 8014e6c:	420a      	tst	r2, r1
 8014e6e:	d009      	beq.n	8014e84 <__gethex+0x1f8>
 8014e70:	4553      	cmp	r3, sl
 8014e72:	dd05      	ble.n	8014e80 <__gethex+0x1f4>
 8014e74:	1eb9      	subs	r1, r7, #2
 8014e76:	4620      	mov	r0, r4
 8014e78:	f000 ff30 	bl	8015cdc <__any_on>
 8014e7c:	2800      	cmp	r0, #0
 8014e7e:	d145      	bne.n	8014f0c <__gethex+0x280>
 8014e80:	f04f 0a02 	mov.w	sl, #2
 8014e84:	4639      	mov	r1, r7
 8014e86:	4620      	mov	r0, r4
 8014e88:	f7ff fe99 	bl	8014bbe <rshift>
 8014e8c:	443d      	add	r5, r7
 8014e8e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8014e92:	42ab      	cmp	r3, r5
 8014e94:	da4c      	bge.n	8014f30 <__gethex+0x2a4>
 8014e96:	ee18 0a10 	vmov	r0, s16
 8014e9a:	4621      	mov	r1, r4
 8014e9c:	f000 fac4 	bl	8015428 <_Bfree>
 8014ea0:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8014ea2:	2300      	movs	r3, #0
 8014ea4:	6013      	str	r3, [r2, #0]
 8014ea6:	27a3      	movs	r7, #163	; 0xa3
 8014ea8:	e785      	b.n	8014db6 <__gethex+0x12a>
 8014eaa:	1e73      	subs	r3, r6, #1
 8014eac:	9a05      	ldr	r2, [sp, #20]
 8014eae:	9303      	str	r3, [sp, #12]
 8014eb0:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8014eb4:	4293      	cmp	r3, r2
 8014eb6:	d019      	beq.n	8014eec <__gethex+0x260>
 8014eb8:	f1bb 0f20 	cmp.w	fp, #32
 8014ebc:	d107      	bne.n	8014ece <__gethex+0x242>
 8014ebe:	9b02      	ldr	r3, [sp, #8]
 8014ec0:	9a00      	ldr	r2, [sp, #0]
 8014ec2:	f843 2b04 	str.w	r2, [r3], #4
 8014ec6:	9302      	str	r3, [sp, #8]
 8014ec8:	2300      	movs	r3, #0
 8014eca:	9300      	str	r3, [sp, #0]
 8014ecc:	469b      	mov	fp, r3
 8014ece:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 8014ed2:	f7ff fec6 	bl	8014c62 <__hexdig_fun>
 8014ed6:	9b00      	ldr	r3, [sp, #0]
 8014ed8:	f000 000f 	and.w	r0, r0, #15
 8014edc:	fa00 f00b 	lsl.w	r0, r0, fp
 8014ee0:	4303      	orrs	r3, r0
 8014ee2:	9300      	str	r3, [sp, #0]
 8014ee4:	f10b 0b04 	add.w	fp, fp, #4
 8014ee8:	9b03      	ldr	r3, [sp, #12]
 8014eea:	e00d      	b.n	8014f08 <__gethex+0x27c>
 8014eec:	9b03      	ldr	r3, [sp, #12]
 8014eee:	9a06      	ldr	r2, [sp, #24]
 8014ef0:	4413      	add	r3, r2
 8014ef2:	42bb      	cmp	r3, r7
 8014ef4:	d3e0      	bcc.n	8014eb8 <__gethex+0x22c>
 8014ef6:	4618      	mov	r0, r3
 8014ef8:	9901      	ldr	r1, [sp, #4]
 8014efa:	9307      	str	r3, [sp, #28]
 8014efc:	4652      	mov	r2, sl
 8014efe:	f001 fb22 	bl	8016546 <strncmp>
 8014f02:	9b07      	ldr	r3, [sp, #28]
 8014f04:	2800      	cmp	r0, #0
 8014f06:	d1d7      	bne.n	8014eb8 <__gethex+0x22c>
 8014f08:	461e      	mov	r6, r3
 8014f0a:	e78b      	b.n	8014e24 <__gethex+0x198>
 8014f0c:	f04f 0a03 	mov.w	sl, #3
 8014f10:	e7b8      	b.n	8014e84 <__gethex+0x1f8>
 8014f12:	da0a      	bge.n	8014f2a <__gethex+0x29e>
 8014f14:	1a37      	subs	r7, r6, r0
 8014f16:	4621      	mov	r1, r4
 8014f18:	ee18 0a10 	vmov	r0, s16
 8014f1c:	463a      	mov	r2, r7
 8014f1e:	f000 fc9f 	bl	8015860 <__lshift>
 8014f22:	1bed      	subs	r5, r5, r7
 8014f24:	4604      	mov	r4, r0
 8014f26:	f100 0914 	add.w	r9, r0, #20
 8014f2a:	f04f 0a00 	mov.w	sl, #0
 8014f2e:	e7ae      	b.n	8014e8e <__gethex+0x202>
 8014f30:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8014f34:	42a8      	cmp	r0, r5
 8014f36:	dd72      	ble.n	801501e <__gethex+0x392>
 8014f38:	1b45      	subs	r5, r0, r5
 8014f3a:	42ae      	cmp	r6, r5
 8014f3c:	dc36      	bgt.n	8014fac <__gethex+0x320>
 8014f3e:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014f42:	2b02      	cmp	r3, #2
 8014f44:	d02a      	beq.n	8014f9c <__gethex+0x310>
 8014f46:	2b03      	cmp	r3, #3
 8014f48:	d02c      	beq.n	8014fa4 <__gethex+0x318>
 8014f4a:	2b01      	cmp	r3, #1
 8014f4c:	d115      	bne.n	8014f7a <__gethex+0x2ee>
 8014f4e:	42ae      	cmp	r6, r5
 8014f50:	d113      	bne.n	8014f7a <__gethex+0x2ee>
 8014f52:	2e01      	cmp	r6, #1
 8014f54:	d10b      	bne.n	8014f6e <__gethex+0x2e2>
 8014f56:	9a04      	ldr	r2, [sp, #16]
 8014f58:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8014f5c:	6013      	str	r3, [r2, #0]
 8014f5e:	2301      	movs	r3, #1
 8014f60:	6123      	str	r3, [r4, #16]
 8014f62:	f8c9 3000 	str.w	r3, [r9]
 8014f66:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8014f68:	2762      	movs	r7, #98	; 0x62
 8014f6a:	601c      	str	r4, [r3, #0]
 8014f6c:	e723      	b.n	8014db6 <__gethex+0x12a>
 8014f6e:	1e71      	subs	r1, r6, #1
 8014f70:	4620      	mov	r0, r4
 8014f72:	f000 feb3 	bl	8015cdc <__any_on>
 8014f76:	2800      	cmp	r0, #0
 8014f78:	d1ed      	bne.n	8014f56 <__gethex+0x2ca>
 8014f7a:	ee18 0a10 	vmov	r0, s16
 8014f7e:	4621      	mov	r1, r4
 8014f80:	f000 fa52 	bl	8015428 <_Bfree>
 8014f84:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8014f86:	2300      	movs	r3, #0
 8014f88:	6013      	str	r3, [r2, #0]
 8014f8a:	2750      	movs	r7, #80	; 0x50
 8014f8c:	e713      	b.n	8014db6 <__gethex+0x12a>
 8014f8e:	bf00      	nop
 8014f90:	0801859c 	.word	0x0801859c
 8014f94:	080184bc 	.word	0x080184bc
 8014f98:	08018530 	.word	0x08018530
 8014f9c:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014f9e:	2b00      	cmp	r3, #0
 8014fa0:	d1eb      	bne.n	8014f7a <__gethex+0x2ee>
 8014fa2:	e7d8      	b.n	8014f56 <__gethex+0x2ca>
 8014fa4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8014fa6:	2b00      	cmp	r3, #0
 8014fa8:	d1d5      	bne.n	8014f56 <__gethex+0x2ca>
 8014faa:	e7e6      	b.n	8014f7a <__gethex+0x2ee>
 8014fac:	1e6f      	subs	r7, r5, #1
 8014fae:	f1ba 0f00 	cmp.w	sl, #0
 8014fb2:	d131      	bne.n	8015018 <__gethex+0x38c>
 8014fb4:	b127      	cbz	r7, 8014fc0 <__gethex+0x334>
 8014fb6:	4639      	mov	r1, r7
 8014fb8:	4620      	mov	r0, r4
 8014fba:	f000 fe8f 	bl	8015cdc <__any_on>
 8014fbe:	4682      	mov	sl, r0
 8014fc0:	117b      	asrs	r3, r7, #5
 8014fc2:	2101      	movs	r1, #1
 8014fc4:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 8014fc8:	f007 071f 	and.w	r7, r7, #31
 8014fcc:	fa01 f707 	lsl.w	r7, r1, r7
 8014fd0:	421f      	tst	r7, r3
 8014fd2:	4629      	mov	r1, r5
 8014fd4:	4620      	mov	r0, r4
 8014fd6:	bf18      	it	ne
 8014fd8:	f04a 0a02 	orrne.w	sl, sl, #2
 8014fdc:	1b76      	subs	r6, r6, r5
 8014fde:	f7ff fdee 	bl	8014bbe <rshift>
 8014fe2:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8014fe6:	2702      	movs	r7, #2
 8014fe8:	f1ba 0f00 	cmp.w	sl, #0
 8014fec:	d048      	beq.n	8015080 <__gethex+0x3f4>
 8014fee:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8014ff2:	2b02      	cmp	r3, #2
 8014ff4:	d015      	beq.n	8015022 <__gethex+0x396>
 8014ff6:	2b03      	cmp	r3, #3
 8014ff8:	d017      	beq.n	801502a <__gethex+0x39e>
 8014ffa:	2b01      	cmp	r3, #1
 8014ffc:	d109      	bne.n	8015012 <__gethex+0x386>
 8014ffe:	f01a 0f02 	tst.w	sl, #2
 8015002:	d006      	beq.n	8015012 <__gethex+0x386>
 8015004:	f8d9 0000 	ldr.w	r0, [r9]
 8015008:	ea4a 0a00 	orr.w	sl, sl, r0
 801500c:	f01a 0f01 	tst.w	sl, #1
 8015010:	d10e      	bne.n	8015030 <__gethex+0x3a4>
 8015012:	f047 0710 	orr.w	r7, r7, #16
 8015016:	e033      	b.n	8015080 <__gethex+0x3f4>
 8015018:	f04f 0a01 	mov.w	sl, #1
 801501c:	e7d0      	b.n	8014fc0 <__gethex+0x334>
 801501e:	2701      	movs	r7, #1
 8015020:	e7e2      	b.n	8014fe8 <__gethex+0x35c>
 8015022:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8015024:	f1c3 0301 	rsb	r3, r3, #1
 8015028:	9315      	str	r3, [sp, #84]	; 0x54
 801502a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 801502c:	2b00      	cmp	r3, #0
 801502e:	d0f0      	beq.n	8015012 <__gethex+0x386>
 8015030:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8015034:	f104 0314 	add.w	r3, r4, #20
 8015038:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801503c:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8015040:	f04f 0c00 	mov.w	ip, #0
 8015044:	4618      	mov	r0, r3
 8015046:	f853 2b04 	ldr.w	r2, [r3], #4
 801504a:	f1b2 3fff 	cmp.w	r2, #4294967295
 801504e:	d01c      	beq.n	801508a <__gethex+0x3fe>
 8015050:	3201      	adds	r2, #1
 8015052:	6002      	str	r2, [r0, #0]
 8015054:	2f02      	cmp	r7, #2
 8015056:	f104 0314 	add.w	r3, r4, #20
 801505a:	d13f      	bne.n	80150dc <__gethex+0x450>
 801505c:	f8d8 2000 	ldr.w	r2, [r8]
 8015060:	3a01      	subs	r2, #1
 8015062:	42b2      	cmp	r2, r6
 8015064:	d10a      	bne.n	801507c <__gethex+0x3f0>
 8015066:	1171      	asrs	r1, r6, #5
 8015068:	2201      	movs	r2, #1
 801506a:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801506e:	f006 061f 	and.w	r6, r6, #31
 8015072:	fa02 f606 	lsl.w	r6, r2, r6
 8015076:	421e      	tst	r6, r3
 8015078:	bf18      	it	ne
 801507a:	4617      	movne	r7, r2
 801507c:	f047 0720 	orr.w	r7, r7, #32
 8015080:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8015082:	601c      	str	r4, [r3, #0]
 8015084:	9b04      	ldr	r3, [sp, #16]
 8015086:	601d      	str	r5, [r3, #0]
 8015088:	e695      	b.n	8014db6 <__gethex+0x12a>
 801508a:	4299      	cmp	r1, r3
 801508c:	f843 cc04 	str.w	ip, [r3, #-4]
 8015090:	d8d8      	bhi.n	8015044 <__gethex+0x3b8>
 8015092:	68a3      	ldr	r3, [r4, #8]
 8015094:	459b      	cmp	fp, r3
 8015096:	db19      	blt.n	80150cc <__gethex+0x440>
 8015098:	6861      	ldr	r1, [r4, #4]
 801509a:	ee18 0a10 	vmov	r0, s16
 801509e:	3101      	adds	r1, #1
 80150a0:	f000 f982 	bl	80153a8 <_Balloc>
 80150a4:	4681      	mov	r9, r0
 80150a6:	b918      	cbnz	r0, 80150b0 <__gethex+0x424>
 80150a8:	4b1a      	ldr	r3, [pc, #104]	; (8015114 <__gethex+0x488>)
 80150aa:	4602      	mov	r2, r0
 80150ac:	2184      	movs	r1, #132	; 0x84
 80150ae:	e6a8      	b.n	8014e02 <__gethex+0x176>
 80150b0:	6922      	ldr	r2, [r4, #16]
 80150b2:	3202      	adds	r2, #2
 80150b4:	f104 010c 	add.w	r1, r4, #12
 80150b8:	0092      	lsls	r2, r2, #2
 80150ba:	300c      	adds	r0, #12
 80150bc:	f7fc fdb4 	bl	8011c28 <memcpy>
 80150c0:	4621      	mov	r1, r4
 80150c2:	ee18 0a10 	vmov	r0, s16
 80150c6:	f000 f9af 	bl	8015428 <_Bfree>
 80150ca:	464c      	mov	r4, r9
 80150cc:	6923      	ldr	r3, [r4, #16]
 80150ce:	1c5a      	adds	r2, r3, #1
 80150d0:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80150d4:	6122      	str	r2, [r4, #16]
 80150d6:	2201      	movs	r2, #1
 80150d8:	615a      	str	r2, [r3, #20]
 80150da:	e7bb      	b.n	8015054 <__gethex+0x3c8>
 80150dc:	6922      	ldr	r2, [r4, #16]
 80150de:	455a      	cmp	r2, fp
 80150e0:	dd0b      	ble.n	80150fa <__gethex+0x46e>
 80150e2:	2101      	movs	r1, #1
 80150e4:	4620      	mov	r0, r4
 80150e6:	f7ff fd6a 	bl	8014bbe <rshift>
 80150ea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80150ee:	3501      	adds	r5, #1
 80150f0:	42ab      	cmp	r3, r5
 80150f2:	f6ff aed0 	blt.w	8014e96 <__gethex+0x20a>
 80150f6:	2701      	movs	r7, #1
 80150f8:	e7c0      	b.n	801507c <__gethex+0x3f0>
 80150fa:	f016 061f 	ands.w	r6, r6, #31
 80150fe:	d0fa      	beq.n	80150f6 <__gethex+0x46a>
 8015100:	449a      	add	sl, r3
 8015102:	f1c6 0620 	rsb	r6, r6, #32
 8015106:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 801510a:	f000 fa43 	bl	8015594 <__hi0bits>
 801510e:	42b0      	cmp	r0, r6
 8015110:	dbe7      	blt.n	80150e2 <__gethex+0x456>
 8015112:	e7f0      	b.n	80150f6 <__gethex+0x46a>
 8015114:	080184bc 	.word	0x080184bc

08015118 <L_shift>:
 8015118:	f1c2 0208 	rsb	r2, r2, #8
 801511c:	0092      	lsls	r2, r2, #2
 801511e:	b570      	push	{r4, r5, r6, lr}
 8015120:	f1c2 0620 	rsb	r6, r2, #32
 8015124:	6843      	ldr	r3, [r0, #4]
 8015126:	6804      	ldr	r4, [r0, #0]
 8015128:	fa03 f506 	lsl.w	r5, r3, r6
 801512c:	432c      	orrs	r4, r5
 801512e:	40d3      	lsrs	r3, r2
 8015130:	6004      	str	r4, [r0, #0]
 8015132:	f840 3f04 	str.w	r3, [r0, #4]!
 8015136:	4288      	cmp	r0, r1
 8015138:	d3f4      	bcc.n	8015124 <L_shift+0xc>
 801513a:	bd70      	pop	{r4, r5, r6, pc}

0801513c <__match>:
 801513c:	b530      	push	{r4, r5, lr}
 801513e:	6803      	ldr	r3, [r0, #0]
 8015140:	3301      	adds	r3, #1
 8015142:	f811 4b01 	ldrb.w	r4, [r1], #1
 8015146:	b914      	cbnz	r4, 801514e <__match+0x12>
 8015148:	6003      	str	r3, [r0, #0]
 801514a:	2001      	movs	r0, #1
 801514c:	bd30      	pop	{r4, r5, pc}
 801514e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015152:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8015156:	2d19      	cmp	r5, #25
 8015158:	bf98      	it	ls
 801515a:	3220      	addls	r2, #32
 801515c:	42a2      	cmp	r2, r4
 801515e:	d0f0      	beq.n	8015142 <__match+0x6>
 8015160:	2000      	movs	r0, #0
 8015162:	e7f3      	b.n	801514c <__match+0x10>

08015164 <__hexnan>:
 8015164:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015168:	680b      	ldr	r3, [r1, #0]
 801516a:	6801      	ldr	r1, [r0, #0]
 801516c:	115e      	asrs	r6, r3, #5
 801516e:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8015172:	f013 031f 	ands.w	r3, r3, #31
 8015176:	b087      	sub	sp, #28
 8015178:	bf18      	it	ne
 801517a:	3604      	addne	r6, #4
 801517c:	2500      	movs	r5, #0
 801517e:	1f37      	subs	r7, r6, #4
 8015180:	4682      	mov	sl, r0
 8015182:	4690      	mov	r8, r2
 8015184:	9301      	str	r3, [sp, #4]
 8015186:	f846 5c04 	str.w	r5, [r6, #-4]
 801518a:	46b9      	mov	r9, r7
 801518c:	463c      	mov	r4, r7
 801518e:	9502      	str	r5, [sp, #8]
 8015190:	46ab      	mov	fp, r5
 8015192:	784a      	ldrb	r2, [r1, #1]
 8015194:	1c4b      	adds	r3, r1, #1
 8015196:	9303      	str	r3, [sp, #12]
 8015198:	b342      	cbz	r2, 80151ec <__hexnan+0x88>
 801519a:	4610      	mov	r0, r2
 801519c:	9105      	str	r1, [sp, #20]
 801519e:	9204      	str	r2, [sp, #16]
 80151a0:	f7ff fd5f 	bl	8014c62 <__hexdig_fun>
 80151a4:	2800      	cmp	r0, #0
 80151a6:	d14f      	bne.n	8015248 <__hexnan+0xe4>
 80151a8:	9a04      	ldr	r2, [sp, #16]
 80151aa:	9905      	ldr	r1, [sp, #20]
 80151ac:	2a20      	cmp	r2, #32
 80151ae:	d818      	bhi.n	80151e2 <__hexnan+0x7e>
 80151b0:	9b02      	ldr	r3, [sp, #8]
 80151b2:	459b      	cmp	fp, r3
 80151b4:	dd13      	ble.n	80151de <__hexnan+0x7a>
 80151b6:	454c      	cmp	r4, r9
 80151b8:	d206      	bcs.n	80151c8 <__hexnan+0x64>
 80151ba:	2d07      	cmp	r5, #7
 80151bc:	dc04      	bgt.n	80151c8 <__hexnan+0x64>
 80151be:	462a      	mov	r2, r5
 80151c0:	4649      	mov	r1, r9
 80151c2:	4620      	mov	r0, r4
 80151c4:	f7ff ffa8 	bl	8015118 <L_shift>
 80151c8:	4544      	cmp	r4, r8
 80151ca:	d950      	bls.n	801526e <__hexnan+0x10a>
 80151cc:	2300      	movs	r3, #0
 80151ce:	f1a4 0904 	sub.w	r9, r4, #4
 80151d2:	f844 3c04 	str.w	r3, [r4, #-4]
 80151d6:	f8cd b008 	str.w	fp, [sp, #8]
 80151da:	464c      	mov	r4, r9
 80151dc:	461d      	mov	r5, r3
 80151de:	9903      	ldr	r1, [sp, #12]
 80151e0:	e7d7      	b.n	8015192 <__hexnan+0x2e>
 80151e2:	2a29      	cmp	r2, #41	; 0x29
 80151e4:	d156      	bne.n	8015294 <__hexnan+0x130>
 80151e6:	3102      	adds	r1, #2
 80151e8:	f8ca 1000 	str.w	r1, [sl]
 80151ec:	f1bb 0f00 	cmp.w	fp, #0
 80151f0:	d050      	beq.n	8015294 <__hexnan+0x130>
 80151f2:	454c      	cmp	r4, r9
 80151f4:	d206      	bcs.n	8015204 <__hexnan+0xa0>
 80151f6:	2d07      	cmp	r5, #7
 80151f8:	dc04      	bgt.n	8015204 <__hexnan+0xa0>
 80151fa:	462a      	mov	r2, r5
 80151fc:	4649      	mov	r1, r9
 80151fe:	4620      	mov	r0, r4
 8015200:	f7ff ff8a 	bl	8015118 <L_shift>
 8015204:	4544      	cmp	r4, r8
 8015206:	d934      	bls.n	8015272 <__hexnan+0x10e>
 8015208:	f1a8 0204 	sub.w	r2, r8, #4
 801520c:	4623      	mov	r3, r4
 801520e:	f853 1b04 	ldr.w	r1, [r3], #4
 8015212:	f842 1f04 	str.w	r1, [r2, #4]!
 8015216:	429f      	cmp	r7, r3
 8015218:	d2f9      	bcs.n	801520e <__hexnan+0xaa>
 801521a:	1b3b      	subs	r3, r7, r4
 801521c:	f023 0303 	bic.w	r3, r3, #3
 8015220:	3304      	adds	r3, #4
 8015222:	3401      	adds	r4, #1
 8015224:	3e03      	subs	r6, #3
 8015226:	42b4      	cmp	r4, r6
 8015228:	bf88      	it	hi
 801522a:	2304      	movhi	r3, #4
 801522c:	4443      	add	r3, r8
 801522e:	2200      	movs	r2, #0
 8015230:	f843 2b04 	str.w	r2, [r3], #4
 8015234:	429f      	cmp	r7, r3
 8015236:	d2fb      	bcs.n	8015230 <__hexnan+0xcc>
 8015238:	683b      	ldr	r3, [r7, #0]
 801523a:	b91b      	cbnz	r3, 8015244 <__hexnan+0xe0>
 801523c:	4547      	cmp	r7, r8
 801523e:	d127      	bne.n	8015290 <__hexnan+0x12c>
 8015240:	2301      	movs	r3, #1
 8015242:	603b      	str	r3, [r7, #0]
 8015244:	2005      	movs	r0, #5
 8015246:	e026      	b.n	8015296 <__hexnan+0x132>
 8015248:	3501      	adds	r5, #1
 801524a:	2d08      	cmp	r5, #8
 801524c:	f10b 0b01 	add.w	fp, fp, #1
 8015250:	dd06      	ble.n	8015260 <__hexnan+0xfc>
 8015252:	4544      	cmp	r4, r8
 8015254:	d9c3      	bls.n	80151de <__hexnan+0x7a>
 8015256:	2300      	movs	r3, #0
 8015258:	f844 3c04 	str.w	r3, [r4, #-4]
 801525c:	2501      	movs	r5, #1
 801525e:	3c04      	subs	r4, #4
 8015260:	6822      	ldr	r2, [r4, #0]
 8015262:	f000 000f 	and.w	r0, r0, #15
 8015266:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 801526a:	6022      	str	r2, [r4, #0]
 801526c:	e7b7      	b.n	80151de <__hexnan+0x7a>
 801526e:	2508      	movs	r5, #8
 8015270:	e7b5      	b.n	80151de <__hexnan+0x7a>
 8015272:	9b01      	ldr	r3, [sp, #4]
 8015274:	2b00      	cmp	r3, #0
 8015276:	d0df      	beq.n	8015238 <__hexnan+0xd4>
 8015278:	f04f 32ff 	mov.w	r2, #4294967295
 801527c:	f1c3 0320 	rsb	r3, r3, #32
 8015280:	fa22 f303 	lsr.w	r3, r2, r3
 8015284:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8015288:	401a      	ands	r2, r3
 801528a:	f846 2c04 	str.w	r2, [r6, #-4]
 801528e:	e7d3      	b.n	8015238 <__hexnan+0xd4>
 8015290:	3f04      	subs	r7, #4
 8015292:	e7d1      	b.n	8015238 <__hexnan+0xd4>
 8015294:	2004      	movs	r0, #4
 8015296:	b007      	add	sp, #28
 8015298:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801529c <_localeconv_r>:
 801529c:	4800      	ldr	r0, [pc, #0]	; (80152a0 <_localeconv_r+0x4>)
 801529e:	4770      	bx	lr
 80152a0:	20000178 	.word	0x20000178

080152a4 <__retarget_lock_init_recursive>:
 80152a4:	4770      	bx	lr

080152a6 <__retarget_lock_acquire_recursive>:
 80152a6:	4770      	bx	lr

080152a8 <__retarget_lock_release_recursive>:
 80152a8:	4770      	bx	lr

080152aa <__swhatbuf_r>:
 80152aa:	b570      	push	{r4, r5, r6, lr}
 80152ac:	460e      	mov	r6, r1
 80152ae:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80152b2:	2900      	cmp	r1, #0
 80152b4:	b096      	sub	sp, #88	; 0x58
 80152b6:	4614      	mov	r4, r2
 80152b8:	461d      	mov	r5, r3
 80152ba:	da07      	bge.n	80152cc <__swhatbuf_r+0x22>
 80152bc:	2300      	movs	r3, #0
 80152be:	602b      	str	r3, [r5, #0]
 80152c0:	89b3      	ldrh	r3, [r6, #12]
 80152c2:	061a      	lsls	r2, r3, #24
 80152c4:	d410      	bmi.n	80152e8 <__swhatbuf_r+0x3e>
 80152c6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80152ca:	e00e      	b.n	80152ea <__swhatbuf_r+0x40>
 80152cc:	466a      	mov	r2, sp
 80152ce:	f001 f9ab 	bl	8016628 <_fstat_r>
 80152d2:	2800      	cmp	r0, #0
 80152d4:	dbf2      	blt.n	80152bc <__swhatbuf_r+0x12>
 80152d6:	9a01      	ldr	r2, [sp, #4]
 80152d8:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 80152dc:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 80152e0:	425a      	negs	r2, r3
 80152e2:	415a      	adcs	r2, r3
 80152e4:	602a      	str	r2, [r5, #0]
 80152e6:	e7ee      	b.n	80152c6 <__swhatbuf_r+0x1c>
 80152e8:	2340      	movs	r3, #64	; 0x40
 80152ea:	2000      	movs	r0, #0
 80152ec:	6023      	str	r3, [r4, #0]
 80152ee:	b016      	add	sp, #88	; 0x58
 80152f0:	bd70      	pop	{r4, r5, r6, pc}
	...

080152f4 <__smakebuf_r>:
 80152f4:	898b      	ldrh	r3, [r1, #12]
 80152f6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80152f8:	079d      	lsls	r5, r3, #30
 80152fa:	4606      	mov	r6, r0
 80152fc:	460c      	mov	r4, r1
 80152fe:	d507      	bpl.n	8015310 <__smakebuf_r+0x1c>
 8015300:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8015304:	6023      	str	r3, [r4, #0]
 8015306:	6123      	str	r3, [r4, #16]
 8015308:	2301      	movs	r3, #1
 801530a:	6163      	str	r3, [r4, #20]
 801530c:	b002      	add	sp, #8
 801530e:	bd70      	pop	{r4, r5, r6, pc}
 8015310:	ab01      	add	r3, sp, #4
 8015312:	466a      	mov	r2, sp
 8015314:	f7ff ffc9 	bl	80152aa <__swhatbuf_r>
 8015318:	9900      	ldr	r1, [sp, #0]
 801531a:	4605      	mov	r5, r0
 801531c:	4630      	mov	r0, r6
 801531e:	f000 fd5d 	bl	8015ddc <_malloc_r>
 8015322:	b948      	cbnz	r0, 8015338 <__smakebuf_r+0x44>
 8015324:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8015328:	059a      	lsls	r2, r3, #22
 801532a:	d4ef      	bmi.n	801530c <__smakebuf_r+0x18>
 801532c:	f023 0303 	bic.w	r3, r3, #3
 8015330:	f043 0302 	orr.w	r3, r3, #2
 8015334:	81a3      	strh	r3, [r4, #12]
 8015336:	e7e3      	b.n	8015300 <__smakebuf_r+0xc>
 8015338:	4b0d      	ldr	r3, [pc, #52]	; (8015370 <__smakebuf_r+0x7c>)
 801533a:	62b3      	str	r3, [r6, #40]	; 0x28
 801533c:	89a3      	ldrh	r3, [r4, #12]
 801533e:	6020      	str	r0, [r4, #0]
 8015340:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015344:	81a3      	strh	r3, [r4, #12]
 8015346:	9b00      	ldr	r3, [sp, #0]
 8015348:	6163      	str	r3, [r4, #20]
 801534a:	9b01      	ldr	r3, [sp, #4]
 801534c:	6120      	str	r0, [r4, #16]
 801534e:	b15b      	cbz	r3, 8015368 <__smakebuf_r+0x74>
 8015350:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8015354:	4630      	mov	r0, r6
 8015356:	f001 f979 	bl	801664c <_isatty_r>
 801535a:	b128      	cbz	r0, 8015368 <__smakebuf_r+0x74>
 801535c:	89a3      	ldrh	r3, [r4, #12]
 801535e:	f023 0303 	bic.w	r3, r3, #3
 8015362:	f043 0301 	orr.w	r3, r3, #1
 8015366:	81a3      	strh	r3, [r4, #12]
 8015368:	89a0      	ldrh	r0, [r4, #12]
 801536a:	4305      	orrs	r5, r0
 801536c:	81a5      	strh	r5, [r4, #12]
 801536e:	e7cd      	b.n	801530c <__smakebuf_r+0x18>
 8015370:	08014a1d 	.word	0x08014a1d

08015374 <malloc>:
 8015374:	4b02      	ldr	r3, [pc, #8]	; (8015380 <malloc+0xc>)
 8015376:	4601      	mov	r1, r0
 8015378:	6818      	ldr	r0, [r3, #0]
 801537a:	f000 bd2f 	b.w	8015ddc <_malloc_r>
 801537e:	bf00      	nop
 8015380:	20000020 	.word	0x20000020

08015384 <__ascii_mbtowc>:
 8015384:	b082      	sub	sp, #8
 8015386:	b901      	cbnz	r1, 801538a <__ascii_mbtowc+0x6>
 8015388:	a901      	add	r1, sp, #4
 801538a:	b142      	cbz	r2, 801539e <__ascii_mbtowc+0x1a>
 801538c:	b14b      	cbz	r3, 80153a2 <__ascii_mbtowc+0x1e>
 801538e:	7813      	ldrb	r3, [r2, #0]
 8015390:	600b      	str	r3, [r1, #0]
 8015392:	7812      	ldrb	r2, [r2, #0]
 8015394:	1e10      	subs	r0, r2, #0
 8015396:	bf18      	it	ne
 8015398:	2001      	movne	r0, #1
 801539a:	b002      	add	sp, #8
 801539c:	4770      	bx	lr
 801539e:	4610      	mov	r0, r2
 80153a0:	e7fb      	b.n	801539a <__ascii_mbtowc+0x16>
 80153a2:	f06f 0001 	mvn.w	r0, #1
 80153a6:	e7f8      	b.n	801539a <__ascii_mbtowc+0x16>

080153a8 <_Balloc>:
 80153a8:	b570      	push	{r4, r5, r6, lr}
 80153aa:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80153ac:	4604      	mov	r4, r0
 80153ae:	460d      	mov	r5, r1
 80153b0:	b976      	cbnz	r6, 80153d0 <_Balloc+0x28>
 80153b2:	2010      	movs	r0, #16
 80153b4:	f7ff ffde 	bl	8015374 <malloc>
 80153b8:	4602      	mov	r2, r0
 80153ba:	6260      	str	r0, [r4, #36]	; 0x24
 80153bc:	b920      	cbnz	r0, 80153c8 <_Balloc+0x20>
 80153be:	4b18      	ldr	r3, [pc, #96]	; (8015420 <_Balloc+0x78>)
 80153c0:	4818      	ldr	r0, [pc, #96]	; (8015424 <_Balloc+0x7c>)
 80153c2:	2166      	movs	r1, #102	; 0x66
 80153c4:	f001 f8f0 	bl	80165a8 <__assert_func>
 80153c8:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80153cc:	6006      	str	r6, [r0, #0]
 80153ce:	60c6      	str	r6, [r0, #12]
 80153d0:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80153d2:	68f3      	ldr	r3, [r6, #12]
 80153d4:	b183      	cbz	r3, 80153f8 <_Balloc+0x50>
 80153d6:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80153d8:	68db      	ldr	r3, [r3, #12]
 80153da:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80153de:	b9b8      	cbnz	r0, 8015410 <_Balloc+0x68>
 80153e0:	2101      	movs	r1, #1
 80153e2:	fa01 f605 	lsl.w	r6, r1, r5
 80153e6:	1d72      	adds	r2, r6, #5
 80153e8:	0092      	lsls	r2, r2, #2
 80153ea:	4620      	mov	r0, r4
 80153ec:	f000 fc97 	bl	8015d1e <_calloc_r>
 80153f0:	b160      	cbz	r0, 801540c <_Balloc+0x64>
 80153f2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80153f6:	e00e      	b.n	8015416 <_Balloc+0x6e>
 80153f8:	2221      	movs	r2, #33	; 0x21
 80153fa:	2104      	movs	r1, #4
 80153fc:	4620      	mov	r0, r4
 80153fe:	f000 fc8e 	bl	8015d1e <_calloc_r>
 8015402:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8015404:	60f0      	str	r0, [r6, #12]
 8015406:	68db      	ldr	r3, [r3, #12]
 8015408:	2b00      	cmp	r3, #0
 801540a:	d1e4      	bne.n	80153d6 <_Balloc+0x2e>
 801540c:	2000      	movs	r0, #0
 801540e:	bd70      	pop	{r4, r5, r6, pc}
 8015410:	6802      	ldr	r2, [r0, #0]
 8015412:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8015416:	2300      	movs	r3, #0
 8015418:	e9c0 3303 	strd	r3, r3, [r0, #12]
 801541c:	e7f7      	b.n	801540e <_Balloc+0x66>
 801541e:	bf00      	nop
 8015420:	08018446 	.word	0x08018446
 8015424:	080185b0 	.word	0x080185b0

08015428 <_Bfree>:
 8015428:	b570      	push	{r4, r5, r6, lr}
 801542a:	6a46      	ldr	r6, [r0, #36]	; 0x24
 801542c:	4605      	mov	r5, r0
 801542e:	460c      	mov	r4, r1
 8015430:	b976      	cbnz	r6, 8015450 <_Bfree+0x28>
 8015432:	2010      	movs	r0, #16
 8015434:	f7ff ff9e 	bl	8015374 <malloc>
 8015438:	4602      	mov	r2, r0
 801543a:	6268      	str	r0, [r5, #36]	; 0x24
 801543c:	b920      	cbnz	r0, 8015448 <_Bfree+0x20>
 801543e:	4b09      	ldr	r3, [pc, #36]	; (8015464 <_Bfree+0x3c>)
 8015440:	4809      	ldr	r0, [pc, #36]	; (8015468 <_Bfree+0x40>)
 8015442:	218a      	movs	r1, #138	; 0x8a
 8015444:	f001 f8b0 	bl	80165a8 <__assert_func>
 8015448:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801544c:	6006      	str	r6, [r0, #0]
 801544e:	60c6      	str	r6, [r0, #12]
 8015450:	b13c      	cbz	r4, 8015462 <_Bfree+0x3a>
 8015452:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8015454:	6862      	ldr	r2, [r4, #4]
 8015456:	68db      	ldr	r3, [r3, #12]
 8015458:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 801545c:	6021      	str	r1, [r4, #0]
 801545e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8015462:	bd70      	pop	{r4, r5, r6, pc}
 8015464:	08018446 	.word	0x08018446
 8015468:	080185b0 	.word	0x080185b0

0801546c <__multadd>:
 801546c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8015470:	690e      	ldr	r6, [r1, #16]
 8015472:	4607      	mov	r7, r0
 8015474:	4698      	mov	r8, r3
 8015476:	460c      	mov	r4, r1
 8015478:	f101 0014 	add.w	r0, r1, #20
 801547c:	2300      	movs	r3, #0
 801547e:	6805      	ldr	r5, [r0, #0]
 8015480:	b2a9      	uxth	r1, r5
 8015482:	fb02 8101 	mla	r1, r2, r1, r8
 8015486:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 801548a:	0c2d      	lsrs	r5, r5, #16
 801548c:	fb02 c505 	mla	r5, r2, r5, ip
 8015490:	b289      	uxth	r1, r1
 8015492:	3301      	adds	r3, #1
 8015494:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 8015498:	429e      	cmp	r6, r3
 801549a:	f840 1b04 	str.w	r1, [r0], #4
 801549e:	ea4f 4815 	mov.w	r8, r5, lsr #16
 80154a2:	dcec      	bgt.n	801547e <__multadd+0x12>
 80154a4:	f1b8 0f00 	cmp.w	r8, #0
 80154a8:	d022      	beq.n	80154f0 <__multadd+0x84>
 80154aa:	68a3      	ldr	r3, [r4, #8]
 80154ac:	42b3      	cmp	r3, r6
 80154ae:	dc19      	bgt.n	80154e4 <__multadd+0x78>
 80154b0:	6861      	ldr	r1, [r4, #4]
 80154b2:	4638      	mov	r0, r7
 80154b4:	3101      	adds	r1, #1
 80154b6:	f7ff ff77 	bl	80153a8 <_Balloc>
 80154ba:	4605      	mov	r5, r0
 80154bc:	b928      	cbnz	r0, 80154ca <__multadd+0x5e>
 80154be:	4602      	mov	r2, r0
 80154c0:	4b0d      	ldr	r3, [pc, #52]	; (80154f8 <__multadd+0x8c>)
 80154c2:	480e      	ldr	r0, [pc, #56]	; (80154fc <__multadd+0x90>)
 80154c4:	21b5      	movs	r1, #181	; 0xb5
 80154c6:	f001 f86f 	bl	80165a8 <__assert_func>
 80154ca:	6922      	ldr	r2, [r4, #16]
 80154cc:	3202      	adds	r2, #2
 80154ce:	f104 010c 	add.w	r1, r4, #12
 80154d2:	0092      	lsls	r2, r2, #2
 80154d4:	300c      	adds	r0, #12
 80154d6:	f7fc fba7 	bl	8011c28 <memcpy>
 80154da:	4621      	mov	r1, r4
 80154dc:	4638      	mov	r0, r7
 80154de:	f7ff ffa3 	bl	8015428 <_Bfree>
 80154e2:	462c      	mov	r4, r5
 80154e4:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 80154e8:	3601      	adds	r6, #1
 80154ea:	f8c3 8014 	str.w	r8, [r3, #20]
 80154ee:	6126      	str	r6, [r4, #16]
 80154f0:	4620      	mov	r0, r4
 80154f2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80154f6:	bf00      	nop
 80154f8:	080184bc 	.word	0x080184bc
 80154fc:	080185b0 	.word	0x080185b0

08015500 <__s2b>:
 8015500:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8015504:	460c      	mov	r4, r1
 8015506:	4615      	mov	r5, r2
 8015508:	461f      	mov	r7, r3
 801550a:	2209      	movs	r2, #9
 801550c:	3308      	adds	r3, #8
 801550e:	4606      	mov	r6, r0
 8015510:	fb93 f3f2 	sdiv	r3, r3, r2
 8015514:	2100      	movs	r1, #0
 8015516:	2201      	movs	r2, #1
 8015518:	429a      	cmp	r2, r3
 801551a:	db09      	blt.n	8015530 <__s2b+0x30>
 801551c:	4630      	mov	r0, r6
 801551e:	f7ff ff43 	bl	80153a8 <_Balloc>
 8015522:	b940      	cbnz	r0, 8015536 <__s2b+0x36>
 8015524:	4602      	mov	r2, r0
 8015526:	4b19      	ldr	r3, [pc, #100]	; (801558c <__s2b+0x8c>)
 8015528:	4819      	ldr	r0, [pc, #100]	; (8015590 <__s2b+0x90>)
 801552a:	21ce      	movs	r1, #206	; 0xce
 801552c:	f001 f83c 	bl	80165a8 <__assert_func>
 8015530:	0052      	lsls	r2, r2, #1
 8015532:	3101      	adds	r1, #1
 8015534:	e7f0      	b.n	8015518 <__s2b+0x18>
 8015536:	9b08      	ldr	r3, [sp, #32]
 8015538:	6143      	str	r3, [r0, #20]
 801553a:	2d09      	cmp	r5, #9
 801553c:	f04f 0301 	mov.w	r3, #1
 8015540:	6103      	str	r3, [r0, #16]
 8015542:	dd16      	ble.n	8015572 <__s2b+0x72>
 8015544:	f104 0909 	add.w	r9, r4, #9
 8015548:	46c8      	mov	r8, r9
 801554a:	442c      	add	r4, r5
 801554c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8015550:	4601      	mov	r1, r0
 8015552:	3b30      	subs	r3, #48	; 0x30
 8015554:	220a      	movs	r2, #10
 8015556:	4630      	mov	r0, r6
 8015558:	f7ff ff88 	bl	801546c <__multadd>
 801555c:	45a0      	cmp	r8, r4
 801555e:	d1f5      	bne.n	801554c <__s2b+0x4c>
 8015560:	f1a5 0408 	sub.w	r4, r5, #8
 8015564:	444c      	add	r4, r9
 8015566:	1b2d      	subs	r5, r5, r4
 8015568:	1963      	adds	r3, r4, r5
 801556a:	42bb      	cmp	r3, r7
 801556c:	db04      	blt.n	8015578 <__s2b+0x78>
 801556e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015572:	340a      	adds	r4, #10
 8015574:	2509      	movs	r5, #9
 8015576:	e7f6      	b.n	8015566 <__s2b+0x66>
 8015578:	f814 3b01 	ldrb.w	r3, [r4], #1
 801557c:	4601      	mov	r1, r0
 801557e:	3b30      	subs	r3, #48	; 0x30
 8015580:	220a      	movs	r2, #10
 8015582:	4630      	mov	r0, r6
 8015584:	f7ff ff72 	bl	801546c <__multadd>
 8015588:	e7ee      	b.n	8015568 <__s2b+0x68>
 801558a:	bf00      	nop
 801558c:	080184bc 	.word	0x080184bc
 8015590:	080185b0 	.word	0x080185b0

08015594 <__hi0bits>:
 8015594:	0c03      	lsrs	r3, r0, #16
 8015596:	041b      	lsls	r3, r3, #16
 8015598:	b9d3      	cbnz	r3, 80155d0 <__hi0bits+0x3c>
 801559a:	0400      	lsls	r0, r0, #16
 801559c:	2310      	movs	r3, #16
 801559e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 80155a2:	bf04      	itt	eq
 80155a4:	0200      	lsleq	r0, r0, #8
 80155a6:	3308      	addeq	r3, #8
 80155a8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 80155ac:	bf04      	itt	eq
 80155ae:	0100      	lsleq	r0, r0, #4
 80155b0:	3304      	addeq	r3, #4
 80155b2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 80155b6:	bf04      	itt	eq
 80155b8:	0080      	lsleq	r0, r0, #2
 80155ba:	3302      	addeq	r3, #2
 80155bc:	2800      	cmp	r0, #0
 80155be:	db05      	blt.n	80155cc <__hi0bits+0x38>
 80155c0:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 80155c4:	f103 0301 	add.w	r3, r3, #1
 80155c8:	bf08      	it	eq
 80155ca:	2320      	moveq	r3, #32
 80155cc:	4618      	mov	r0, r3
 80155ce:	4770      	bx	lr
 80155d0:	2300      	movs	r3, #0
 80155d2:	e7e4      	b.n	801559e <__hi0bits+0xa>

080155d4 <__lo0bits>:
 80155d4:	6803      	ldr	r3, [r0, #0]
 80155d6:	f013 0207 	ands.w	r2, r3, #7
 80155da:	4601      	mov	r1, r0
 80155dc:	d00b      	beq.n	80155f6 <__lo0bits+0x22>
 80155de:	07da      	lsls	r2, r3, #31
 80155e0:	d424      	bmi.n	801562c <__lo0bits+0x58>
 80155e2:	0798      	lsls	r0, r3, #30
 80155e4:	bf49      	itett	mi
 80155e6:	085b      	lsrmi	r3, r3, #1
 80155e8:	089b      	lsrpl	r3, r3, #2
 80155ea:	2001      	movmi	r0, #1
 80155ec:	600b      	strmi	r3, [r1, #0]
 80155ee:	bf5c      	itt	pl
 80155f0:	600b      	strpl	r3, [r1, #0]
 80155f2:	2002      	movpl	r0, #2
 80155f4:	4770      	bx	lr
 80155f6:	b298      	uxth	r0, r3
 80155f8:	b9b0      	cbnz	r0, 8015628 <__lo0bits+0x54>
 80155fa:	0c1b      	lsrs	r3, r3, #16
 80155fc:	2010      	movs	r0, #16
 80155fe:	f013 0fff 	tst.w	r3, #255	; 0xff
 8015602:	bf04      	itt	eq
 8015604:	0a1b      	lsreq	r3, r3, #8
 8015606:	3008      	addeq	r0, #8
 8015608:	071a      	lsls	r2, r3, #28
 801560a:	bf04      	itt	eq
 801560c:	091b      	lsreq	r3, r3, #4
 801560e:	3004      	addeq	r0, #4
 8015610:	079a      	lsls	r2, r3, #30
 8015612:	bf04      	itt	eq
 8015614:	089b      	lsreq	r3, r3, #2
 8015616:	3002      	addeq	r0, #2
 8015618:	07da      	lsls	r2, r3, #31
 801561a:	d403      	bmi.n	8015624 <__lo0bits+0x50>
 801561c:	085b      	lsrs	r3, r3, #1
 801561e:	f100 0001 	add.w	r0, r0, #1
 8015622:	d005      	beq.n	8015630 <__lo0bits+0x5c>
 8015624:	600b      	str	r3, [r1, #0]
 8015626:	4770      	bx	lr
 8015628:	4610      	mov	r0, r2
 801562a:	e7e8      	b.n	80155fe <__lo0bits+0x2a>
 801562c:	2000      	movs	r0, #0
 801562e:	4770      	bx	lr
 8015630:	2020      	movs	r0, #32
 8015632:	4770      	bx	lr

08015634 <__i2b>:
 8015634:	b510      	push	{r4, lr}
 8015636:	460c      	mov	r4, r1
 8015638:	2101      	movs	r1, #1
 801563a:	f7ff feb5 	bl	80153a8 <_Balloc>
 801563e:	4602      	mov	r2, r0
 8015640:	b928      	cbnz	r0, 801564e <__i2b+0x1a>
 8015642:	4b05      	ldr	r3, [pc, #20]	; (8015658 <__i2b+0x24>)
 8015644:	4805      	ldr	r0, [pc, #20]	; (801565c <__i2b+0x28>)
 8015646:	f44f 71a0 	mov.w	r1, #320	; 0x140
 801564a:	f000 ffad 	bl	80165a8 <__assert_func>
 801564e:	2301      	movs	r3, #1
 8015650:	6144      	str	r4, [r0, #20]
 8015652:	6103      	str	r3, [r0, #16]
 8015654:	bd10      	pop	{r4, pc}
 8015656:	bf00      	nop
 8015658:	080184bc 	.word	0x080184bc
 801565c:	080185b0 	.word	0x080185b0

08015660 <__multiply>:
 8015660:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015664:	4614      	mov	r4, r2
 8015666:	690a      	ldr	r2, [r1, #16]
 8015668:	6923      	ldr	r3, [r4, #16]
 801566a:	429a      	cmp	r2, r3
 801566c:	bfb8      	it	lt
 801566e:	460b      	movlt	r3, r1
 8015670:	460d      	mov	r5, r1
 8015672:	bfbc      	itt	lt
 8015674:	4625      	movlt	r5, r4
 8015676:	461c      	movlt	r4, r3
 8015678:	f8d5 a010 	ldr.w	sl, [r5, #16]
 801567c:	f8d4 9010 	ldr.w	r9, [r4, #16]
 8015680:	68ab      	ldr	r3, [r5, #8]
 8015682:	6869      	ldr	r1, [r5, #4]
 8015684:	eb0a 0709 	add.w	r7, sl, r9
 8015688:	42bb      	cmp	r3, r7
 801568a:	b085      	sub	sp, #20
 801568c:	bfb8      	it	lt
 801568e:	3101      	addlt	r1, #1
 8015690:	f7ff fe8a 	bl	80153a8 <_Balloc>
 8015694:	b930      	cbnz	r0, 80156a4 <__multiply+0x44>
 8015696:	4602      	mov	r2, r0
 8015698:	4b42      	ldr	r3, [pc, #264]	; (80157a4 <__multiply+0x144>)
 801569a:	4843      	ldr	r0, [pc, #268]	; (80157a8 <__multiply+0x148>)
 801569c:	f240 115d 	movw	r1, #349	; 0x15d
 80156a0:	f000 ff82 	bl	80165a8 <__assert_func>
 80156a4:	f100 0614 	add.w	r6, r0, #20
 80156a8:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 80156ac:	4633      	mov	r3, r6
 80156ae:	2200      	movs	r2, #0
 80156b0:	4543      	cmp	r3, r8
 80156b2:	d31e      	bcc.n	80156f2 <__multiply+0x92>
 80156b4:	f105 0c14 	add.w	ip, r5, #20
 80156b8:	f104 0314 	add.w	r3, r4, #20
 80156bc:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 80156c0:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 80156c4:	9202      	str	r2, [sp, #8]
 80156c6:	ebac 0205 	sub.w	r2, ip, r5
 80156ca:	3a15      	subs	r2, #21
 80156cc:	f022 0203 	bic.w	r2, r2, #3
 80156d0:	3204      	adds	r2, #4
 80156d2:	f105 0115 	add.w	r1, r5, #21
 80156d6:	458c      	cmp	ip, r1
 80156d8:	bf38      	it	cc
 80156da:	2204      	movcc	r2, #4
 80156dc:	9201      	str	r2, [sp, #4]
 80156de:	9a02      	ldr	r2, [sp, #8]
 80156e0:	9303      	str	r3, [sp, #12]
 80156e2:	429a      	cmp	r2, r3
 80156e4:	d808      	bhi.n	80156f8 <__multiply+0x98>
 80156e6:	2f00      	cmp	r7, #0
 80156e8:	dc55      	bgt.n	8015796 <__multiply+0x136>
 80156ea:	6107      	str	r7, [r0, #16]
 80156ec:	b005      	add	sp, #20
 80156ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80156f2:	f843 2b04 	str.w	r2, [r3], #4
 80156f6:	e7db      	b.n	80156b0 <__multiply+0x50>
 80156f8:	f8b3 a000 	ldrh.w	sl, [r3]
 80156fc:	f1ba 0f00 	cmp.w	sl, #0
 8015700:	d020      	beq.n	8015744 <__multiply+0xe4>
 8015702:	f105 0e14 	add.w	lr, r5, #20
 8015706:	46b1      	mov	r9, r6
 8015708:	2200      	movs	r2, #0
 801570a:	f85e 4b04 	ldr.w	r4, [lr], #4
 801570e:	f8d9 b000 	ldr.w	fp, [r9]
 8015712:	b2a1      	uxth	r1, r4
 8015714:	fa1f fb8b 	uxth.w	fp, fp
 8015718:	fb0a b101 	mla	r1, sl, r1, fp
 801571c:	4411      	add	r1, r2
 801571e:	f8d9 2000 	ldr.w	r2, [r9]
 8015722:	0c24      	lsrs	r4, r4, #16
 8015724:	0c12      	lsrs	r2, r2, #16
 8015726:	fb0a 2404 	mla	r4, sl, r4, r2
 801572a:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 801572e:	b289      	uxth	r1, r1
 8015730:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 8015734:	45f4      	cmp	ip, lr
 8015736:	f849 1b04 	str.w	r1, [r9], #4
 801573a:	ea4f 4214 	mov.w	r2, r4, lsr #16
 801573e:	d8e4      	bhi.n	801570a <__multiply+0xaa>
 8015740:	9901      	ldr	r1, [sp, #4]
 8015742:	5072      	str	r2, [r6, r1]
 8015744:	9a03      	ldr	r2, [sp, #12]
 8015746:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 801574a:	3304      	adds	r3, #4
 801574c:	f1b9 0f00 	cmp.w	r9, #0
 8015750:	d01f      	beq.n	8015792 <__multiply+0x132>
 8015752:	6834      	ldr	r4, [r6, #0]
 8015754:	f105 0114 	add.w	r1, r5, #20
 8015758:	46b6      	mov	lr, r6
 801575a:	f04f 0a00 	mov.w	sl, #0
 801575e:	880a      	ldrh	r2, [r1, #0]
 8015760:	f8be b002 	ldrh.w	fp, [lr, #2]
 8015764:	fb09 b202 	mla	r2, r9, r2, fp
 8015768:	4492      	add	sl, r2
 801576a:	b2a4      	uxth	r4, r4
 801576c:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 8015770:	f84e 4b04 	str.w	r4, [lr], #4
 8015774:	f851 4b04 	ldr.w	r4, [r1], #4
 8015778:	f8be 2000 	ldrh.w	r2, [lr]
 801577c:	0c24      	lsrs	r4, r4, #16
 801577e:	fb09 2404 	mla	r4, r9, r4, r2
 8015782:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 8015786:	458c      	cmp	ip, r1
 8015788:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 801578c:	d8e7      	bhi.n	801575e <__multiply+0xfe>
 801578e:	9a01      	ldr	r2, [sp, #4]
 8015790:	50b4      	str	r4, [r6, r2]
 8015792:	3604      	adds	r6, #4
 8015794:	e7a3      	b.n	80156de <__multiply+0x7e>
 8015796:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 801579a:	2b00      	cmp	r3, #0
 801579c:	d1a5      	bne.n	80156ea <__multiply+0x8a>
 801579e:	3f01      	subs	r7, #1
 80157a0:	e7a1      	b.n	80156e6 <__multiply+0x86>
 80157a2:	bf00      	nop
 80157a4:	080184bc 	.word	0x080184bc
 80157a8:	080185b0 	.word	0x080185b0

080157ac <__pow5mult>:
 80157ac:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80157b0:	4615      	mov	r5, r2
 80157b2:	f012 0203 	ands.w	r2, r2, #3
 80157b6:	4606      	mov	r6, r0
 80157b8:	460f      	mov	r7, r1
 80157ba:	d007      	beq.n	80157cc <__pow5mult+0x20>
 80157bc:	4c25      	ldr	r4, [pc, #148]	; (8015854 <__pow5mult+0xa8>)
 80157be:	3a01      	subs	r2, #1
 80157c0:	2300      	movs	r3, #0
 80157c2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80157c6:	f7ff fe51 	bl	801546c <__multadd>
 80157ca:	4607      	mov	r7, r0
 80157cc:	10ad      	asrs	r5, r5, #2
 80157ce:	d03d      	beq.n	801584c <__pow5mult+0xa0>
 80157d0:	6a74      	ldr	r4, [r6, #36]	; 0x24
 80157d2:	b97c      	cbnz	r4, 80157f4 <__pow5mult+0x48>
 80157d4:	2010      	movs	r0, #16
 80157d6:	f7ff fdcd 	bl	8015374 <malloc>
 80157da:	4602      	mov	r2, r0
 80157dc:	6270      	str	r0, [r6, #36]	; 0x24
 80157de:	b928      	cbnz	r0, 80157ec <__pow5mult+0x40>
 80157e0:	4b1d      	ldr	r3, [pc, #116]	; (8015858 <__pow5mult+0xac>)
 80157e2:	481e      	ldr	r0, [pc, #120]	; (801585c <__pow5mult+0xb0>)
 80157e4:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 80157e8:	f000 fede 	bl	80165a8 <__assert_func>
 80157ec:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80157f0:	6004      	str	r4, [r0, #0]
 80157f2:	60c4      	str	r4, [r0, #12]
 80157f4:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 80157f8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80157fc:	b94c      	cbnz	r4, 8015812 <__pow5mult+0x66>
 80157fe:	f240 2171 	movw	r1, #625	; 0x271
 8015802:	4630      	mov	r0, r6
 8015804:	f7ff ff16 	bl	8015634 <__i2b>
 8015808:	2300      	movs	r3, #0
 801580a:	f8c8 0008 	str.w	r0, [r8, #8]
 801580e:	4604      	mov	r4, r0
 8015810:	6003      	str	r3, [r0, #0]
 8015812:	f04f 0900 	mov.w	r9, #0
 8015816:	07eb      	lsls	r3, r5, #31
 8015818:	d50a      	bpl.n	8015830 <__pow5mult+0x84>
 801581a:	4639      	mov	r1, r7
 801581c:	4622      	mov	r2, r4
 801581e:	4630      	mov	r0, r6
 8015820:	f7ff ff1e 	bl	8015660 <__multiply>
 8015824:	4639      	mov	r1, r7
 8015826:	4680      	mov	r8, r0
 8015828:	4630      	mov	r0, r6
 801582a:	f7ff fdfd 	bl	8015428 <_Bfree>
 801582e:	4647      	mov	r7, r8
 8015830:	106d      	asrs	r5, r5, #1
 8015832:	d00b      	beq.n	801584c <__pow5mult+0xa0>
 8015834:	6820      	ldr	r0, [r4, #0]
 8015836:	b938      	cbnz	r0, 8015848 <__pow5mult+0x9c>
 8015838:	4622      	mov	r2, r4
 801583a:	4621      	mov	r1, r4
 801583c:	4630      	mov	r0, r6
 801583e:	f7ff ff0f 	bl	8015660 <__multiply>
 8015842:	6020      	str	r0, [r4, #0]
 8015844:	f8c0 9000 	str.w	r9, [r0]
 8015848:	4604      	mov	r4, r0
 801584a:	e7e4      	b.n	8015816 <__pow5mult+0x6a>
 801584c:	4638      	mov	r0, r7
 801584e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8015852:	bf00      	nop
 8015854:	08018700 	.word	0x08018700
 8015858:	08018446 	.word	0x08018446
 801585c:	080185b0 	.word	0x080185b0

08015860 <__lshift>:
 8015860:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015864:	460c      	mov	r4, r1
 8015866:	6849      	ldr	r1, [r1, #4]
 8015868:	6923      	ldr	r3, [r4, #16]
 801586a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801586e:	68a3      	ldr	r3, [r4, #8]
 8015870:	4607      	mov	r7, r0
 8015872:	4691      	mov	r9, r2
 8015874:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8015878:	f108 0601 	add.w	r6, r8, #1
 801587c:	42b3      	cmp	r3, r6
 801587e:	db0b      	blt.n	8015898 <__lshift+0x38>
 8015880:	4638      	mov	r0, r7
 8015882:	f7ff fd91 	bl	80153a8 <_Balloc>
 8015886:	4605      	mov	r5, r0
 8015888:	b948      	cbnz	r0, 801589e <__lshift+0x3e>
 801588a:	4602      	mov	r2, r0
 801588c:	4b28      	ldr	r3, [pc, #160]	; (8015930 <__lshift+0xd0>)
 801588e:	4829      	ldr	r0, [pc, #164]	; (8015934 <__lshift+0xd4>)
 8015890:	f240 11d9 	movw	r1, #473	; 0x1d9
 8015894:	f000 fe88 	bl	80165a8 <__assert_func>
 8015898:	3101      	adds	r1, #1
 801589a:	005b      	lsls	r3, r3, #1
 801589c:	e7ee      	b.n	801587c <__lshift+0x1c>
 801589e:	2300      	movs	r3, #0
 80158a0:	f100 0114 	add.w	r1, r0, #20
 80158a4:	f100 0210 	add.w	r2, r0, #16
 80158a8:	4618      	mov	r0, r3
 80158aa:	4553      	cmp	r3, sl
 80158ac:	db33      	blt.n	8015916 <__lshift+0xb6>
 80158ae:	6920      	ldr	r0, [r4, #16]
 80158b0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80158b4:	f104 0314 	add.w	r3, r4, #20
 80158b8:	f019 091f 	ands.w	r9, r9, #31
 80158bc:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80158c0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80158c4:	d02b      	beq.n	801591e <__lshift+0xbe>
 80158c6:	f1c9 0e20 	rsb	lr, r9, #32
 80158ca:	468a      	mov	sl, r1
 80158cc:	2200      	movs	r2, #0
 80158ce:	6818      	ldr	r0, [r3, #0]
 80158d0:	fa00 f009 	lsl.w	r0, r0, r9
 80158d4:	4302      	orrs	r2, r0
 80158d6:	f84a 2b04 	str.w	r2, [sl], #4
 80158da:	f853 2b04 	ldr.w	r2, [r3], #4
 80158de:	459c      	cmp	ip, r3
 80158e0:	fa22 f20e 	lsr.w	r2, r2, lr
 80158e4:	d8f3      	bhi.n	80158ce <__lshift+0x6e>
 80158e6:	ebac 0304 	sub.w	r3, ip, r4
 80158ea:	3b15      	subs	r3, #21
 80158ec:	f023 0303 	bic.w	r3, r3, #3
 80158f0:	3304      	adds	r3, #4
 80158f2:	f104 0015 	add.w	r0, r4, #21
 80158f6:	4584      	cmp	ip, r0
 80158f8:	bf38      	it	cc
 80158fa:	2304      	movcc	r3, #4
 80158fc:	50ca      	str	r2, [r1, r3]
 80158fe:	b10a      	cbz	r2, 8015904 <__lshift+0xa4>
 8015900:	f108 0602 	add.w	r6, r8, #2
 8015904:	3e01      	subs	r6, #1
 8015906:	4638      	mov	r0, r7
 8015908:	612e      	str	r6, [r5, #16]
 801590a:	4621      	mov	r1, r4
 801590c:	f7ff fd8c 	bl	8015428 <_Bfree>
 8015910:	4628      	mov	r0, r5
 8015912:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015916:	f842 0f04 	str.w	r0, [r2, #4]!
 801591a:	3301      	adds	r3, #1
 801591c:	e7c5      	b.n	80158aa <__lshift+0x4a>
 801591e:	3904      	subs	r1, #4
 8015920:	f853 2b04 	ldr.w	r2, [r3], #4
 8015924:	f841 2f04 	str.w	r2, [r1, #4]!
 8015928:	459c      	cmp	ip, r3
 801592a:	d8f9      	bhi.n	8015920 <__lshift+0xc0>
 801592c:	e7ea      	b.n	8015904 <__lshift+0xa4>
 801592e:	bf00      	nop
 8015930:	080184bc 	.word	0x080184bc
 8015934:	080185b0 	.word	0x080185b0

08015938 <__mcmp>:
 8015938:	b530      	push	{r4, r5, lr}
 801593a:	6902      	ldr	r2, [r0, #16]
 801593c:	690c      	ldr	r4, [r1, #16]
 801593e:	1b12      	subs	r2, r2, r4
 8015940:	d10e      	bne.n	8015960 <__mcmp+0x28>
 8015942:	f100 0314 	add.w	r3, r0, #20
 8015946:	3114      	adds	r1, #20
 8015948:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 801594c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8015950:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8015954:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8015958:	42a5      	cmp	r5, r4
 801595a:	d003      	beq.n	8015964 <__mcmp+0x2c>
 801595c:	d305      	bcc.n	801596a <__mcmp+0x32>
 801595e:	2201      	movs	r2, #1
 8015960:	4610      	mov	r0, r2
 8015962:	bd30      	pop	{r4, r5, pc}
 8015964:	4283      	cmp	r3, r0
 8015966:	d3f3      	bcc.n	8015950 <__mcmp+0x18>
 8015968:	e7fa      	b.n	8015960 <__mcmp+0x28>
 801596a:	f04f 32ff 	mov.w	r2, #4294967295
 801596e:	e7f7      	b.n	8015960 <__mcmp+0x28>

08015970 <__mdiff>:
 8015970:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015974:	460c      	mov	r4, r1
 8015976:	4606      	mov	r6, r0
 8015978:	4611      	mov	r1, r2
 801597a:	4620      	mov	r0, r4
 801597c:	4617      	mov	r7, r2
 801597e:	f7ff ffdb 	bl	8015938 <__mcmp>
 8015982:	1e05      	subs	r5, r0, #0
 8015984:	d110      	bne.n	80159a8 <__mdiff+0x38>
 8015986:	4629      	mov	r1, r5
 8015988:	4630      	mov	r0, r6
 801598a:	f7ff fd0d 	bl	80153a8 <_Balloc>
 801598e:	b930      	cbnz	r0, 801599e <__mdiff+0x2e>
 8015990:	4b39      	ldr	r3, [pc, #228]	; (8015a78 <__mdiff+0x108>)
 8015992:	4602      	mov	r2, r0
 8015994:	f240 2132 	movw	r1, #562	; 0x232
 8015998:	4838      	ldr	r0, [pc, #224]	; (8015a7c <__mdiff+0x10c>)
 801599a:	f000 fe05 	bl	80165a8 <__assert_func>
 801599e:	2301      	movs	r3, #1
 80159a0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80159a4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80159a8:	bfa4      	itt	ge
 80159aa:	463b      	movge	r3, r7
 80159ac:	4627      	movge	r7, r4
 80159ae:	4630      	mov	r0, r6
 80159b0:	6879      	ldr	r1, [r7, #4]
 80159b2:	bfa6      	itte	ge
 80159b4:	461c      	movge	r4, r3
 80159b6:	2500      	movge	r5, #0
 80159b8:	2501      	movlt	r5, #1
 80159ba:	f7ff fcf5 	bl	80153a8 <_Balloc>
 80159be:	b920      	cbnz	r0, 80159ca <__mdiff+0x5a>
 80159c0:	4b2d      	ldr	r3, [pc, #180]	; (8015a78 <__mdiff+0x108>)
 80159c2:	4602      	mov	r2, r0
 80159c4:	f44f 7110 	mov.w	r1, #576	; 0x240
 80159c8:	e7e6      	b.n	8015998 <__mdiff+0x28>
 80159ca:	693e      	ldr	r6, [r7, #16]
 80159cc:	60c5      	str	r5, [r0, #12]
 80159ce:	6925      	ldr	r5, [r4, #16]
 80159d0:	f107 0114 	add.w	r1, r7, #20
 80159d4:	f104 0914 	add.w	r9, r4, #20
 80159d8:	f100 0e14 	add.w	lr, r0, #20
 80159dc:	f107 0210 	add.w	r2, r7, #16
 80159e0:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 80159e4:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 80159e8:	46f2      	mov	sl, lr
 80159ea:	2700      	movs	r7, #0
 80159ec:	f859 3b04 	ldr.w	r3, [r9], #4
 80159f0:	f852 bf04 	ldr.w	fp, [r2, #4]!
 80159f4:	fa1f f883 	uxth.w	r8, r3
 80159f8:	fa17 f78b 	uxtah	r7, r7, fp
 80159fc:	0c1b      	lsrs	r3, r3, #16
 80159fe:	eba7 0808 	sub.w	r8, r7, r8
 8015a02:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8015a06:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8015a0a:	fa1f f888 	uxth.w	r8, r8
 8015a0e:	141f      	asrs	r7, r3, #16
 8015a10:	454d      	cmp	r5, r9
 8015a12:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8015a16:	f84a 3b04 	str.w	r3, [sl], #4
 8015a1a:	d8e7      	bhi.n	80159ec <__mdiff+0x7c>
 8015a1c:	1b2b      	subs	r3, r5, r4
 8015a1e:	3b15      	subs	r3, #21
 8015a20:	f023 0303 	bic.w	r3, r3, #3
 8015a24:	3304      	adds	r3, #4
 8015a26:	3415      	adds	r4, #21
 8015a28:	42a5      	cmp	r5, r4
 8015a2a:	bf38      	it	cc
 8015a2c:	2304      	movcc	r3, #4
 8015a2e:	4419      	add	r1, r3
 8015a30:	4473      	add	r3, lr
 8015a32:	469e      	mov	lr, r3
 8015a34:	460d      	mov	r5, r1
 8015a36:	4565      	cmp	r5, ip
 8015a38:	d30e      	bcc.n	8015a58 <__mdiff+0xe8>
 8015a3a:	f10c 0203 	add.w	r2, ip, #3
 8015a3e:	1a52      	subs	r2, r2, r1
 8015a40:	f022 0203 	bic.w	r2, r2, #3
 8015a44:	3903      	subs	r1, #3
 8015a46:	458c      	cmp	ip, r1
 8015a48:	bf38      	it	cc
 8015a4a:	2200      	movcc	r2, #0
 8015a4c:	441a      	add	r2, r3
 8015a4e:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8015a52:	b17b      	cbz	r3, 8015a74 <__mdiff+0x104>
 8015a54:	6106      	str	r6, [r0, #16]
 8015a56:	e7a5      	b.n	80159a4 <__mdiff+0x34>
 8015a58:	f855 8b04 	ldr.w	r8, [r5], #4
 8015a5c:	fa17 f488 	uxtah	r4, r7, r8
 8015a60:	1422      	asrs	r2, r4, #16
 8015a62:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 8015a66:	b2a4      	uxth	r4, r4
 8015a68:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8015a6c:	f84e 4b04 	str.w	r4, [lr], #4
 8015a70:	1417      	asrs	r7, r2, #16
 8015a72:	e7e0      	b.n	8015a36 <__mdiff+0xc6>
 8015a74:	3e01      	subs	r6, #1
 8015a76:	e7ea      	b.n	8015a4e <__mdiff+0xde>
 8015a78:	080184bc 	.word	0x080184bc
 8015a7c:	080185b0 	.word	0x080185b0

08015a80 <__ulp>:
 8015a80:	b082      	sub	sp, #8
 8015a82:	ed8d 0b00 	vstr	d0, [sp]
 8015a86:	9b01      	ldr	r3, [sp, #4]
 8015a88:	4912      	ldr	r1, [pc, #72]	; (8015ad4 <__ulp+0x54>)
 8015a8a:	4019      	ands	r1, r3
 8015a8c:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8015a90:	2900      	cmp	r1, #0
 8015a92:	dd05      	ble.n	8015aa0 <__ulp+0x20>
 8015a94:	2200      	movs	r2, #0
 8015a96:	460b      	mov	r3, r1
 8015a98:	ec43 2b10 	vmov	d0, r2, r3
 8015a9c:	b002      	add	sp, #8
 8015a9e:	4770      	bx	lr
 8015aa0:	4249      	negs	r1, r1
 8015aa2:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8015aa6:	ea4f 5021 	mov.w	r0, r1, asr #20
 8015aaa:	f04f 0200 	mov.w	r2, #0
 8015aae:	f04f 0300 	mov.w	r3, #0
 8015ab2:	da04      	bge.n	8015abe <__ulp+0x3e>
 8015ab4:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8015ab8:	fa41 f300 	asr.w	r3, r1, r0
 8015abc:	e7ec      	b.n	8015a98 <__ulp+0x18>
 8015abe:	f1a0 0114 	sub.w	r1, r0, #20
 8015ac2:	291e      	cmp	r1, #30
 8015ac4:	bfda      	itte	le
 8015ac6:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8015aca:	fa20 f101 	lsrle.w	r1, r0, r1
 8015ace:	2101      	movgt	r1, #1
 8015ad0:	460a      	mov	r2, r1
 8015ad2:	e7e1      	b.n	8015a98 <__ulp+0x18>
 8015ad4:	7ff00000 	.word	0x7ff00000

08015ad8 <__b2d>:
 8015ad8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015ada:	6905      	ldr	r5, [r0, #16]
 8015adc:	f100 0714 	add.w	r7, r0, #20
 8015ae0:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 8015ae4:	1f2e      	subs	r6, r5, #4
 8015ae6:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8015aea:	4620      	mov	r0, r4
 8015aec:	f7ff fd52 	bl	8015594 <__hi0bits>
 8015af0:	f1c0 0320 	rsb	r3, r0, #32
 8015af4:	280a      	cmp	r0, #10
 8015af6:	f8df c07c 	ldr.w	ip, [pc, #124]	; 8015b74 <__b2d+0x9c>
 8015afa:	600b      	str	r3, [r1, #0]
 8015afc:	dc14      	bgt.n	8015b28 <__b2d+0x50>
 8015afe:	f1c0 0e0b 	rsb	lr, r0, #11
 8015b02:	fa24 f10e 	lsr.w	r1, r4, lr
 8015b06:	42b7      	cmp	r7, r6
 8015b08:	ea41 030c 	orr.w	r3, r1, ip
 8015b0c:	bf34      	ite	cc
 8015b0e:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8015b12:	2100      	movcs	r1, #0
 8015b14:	3015      	adds	r0, #21
 8015b16:	fa04 f000 	lsl.w	r0, r4, r0
 8015b1a:	fa21 f10e 	lsr.w	r1, r1, lr
 8015b1e:	ea40 0201 	orr.w	r2, r0, r1
 8015b22:	ec43 2b10 	vmov	d0, r2, r3
 8015b26:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015b28:	42b7      	cmp	r7, r6
 8015b2a:	bf3a      	itte	cc
 8015b2c:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8015b30:	f1a5 0608 	subcc.w	r6, r5, #8
 8015b34:	2100      	movcs	r1, #0
 8015b36:	380b      	subs	r0, #11
 8015b38:	d017      	beq.n	8015b6a <__b2d+0x92>
 8015b3a:	f1c0 0c20 	rsb	ip, r0, #32
 8015b3e:	fa04 f500 	lsl.w	r5, r4, r0
 8015b42:	42be      	cmp	r6, r7
 8015b44:	fa21 f40c 	lsr.w	r4, r1, ip
 8015b48:	ea45 0504 	orr.w	r5, r5, r4
 8015b4c:	bf8c      	ite	hi
 8015b4e:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 8015b52:	2400      	movls	r4, #0
 8015b54:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8015b58:	fa01 f000 	lsl.w	r0, r1, r0
 8015b5c:	fa24 f40c 	lsr.w	r4, r4, ip
 8015b60:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8015b64:	ea40 0204 	orr.w	r2, r0, r4
 8015b68:	e7db      	b.n	8015b22 <__b2d+0x4a>
 8015b6a:	ea44 030c 	orr.w	r3, r4, ip
 8015b6e:	460a      	mov	r2, r1
 8015b70:	e7d7      	b.n	8015b22 <__b2d+0x4a>
 8015b72:	bf00      	nop
 8015b74:	3ff00000 	.word	0x3ff00000

08015b78 <__d2b>:
 8015b78:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8015b7c:	4689      	mov	r9, r1
 8015b7e:	2101      	movs	r1, #1
 8015b80:	ec57 6b10 	vmov	r6, r7, d0
 8015b84:	4690      	mov	r8, r2
 8015b86:	f7ff fc0f 	bl	80153a8 <_Balloc>
 8015b8a:	4604      	mov	r4, r0
 8015b8c:	b930      	cbnz	r0, 8015b9c <__d2b+0x24>
 8015b8e:	4602      	mov	r2, r0
 8015b90:	4b25      	ldr	r3, [pc, #148]	; (8015c28 <__d2b+0xb0>)
 8015b92:	4826      	ldr	r0, [pc, #152]	; (8015c2c <__d2b+0xb4>)
 8015b94:	f240 310a 	movw	r1, #778	; 0x30a
 8015b98:	f000 fd06 	bl	80165a8 <__assert_func>
 8015b9c:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8015ba0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8015ba4:	bb35      	cbnz	r5, 8015bf4 <__d2b+0x7c>
 8015ba6:	2e00      	cmp	r6, #0
 8015ba8:	9301      	str	r3, [sp, #4]
 8015baa:	d028      	beq.n	8015bfe <__d2b+0x86>
 8015bac:	4668      	mov	r0, sp
 8015bae:	9600      	str	r6, [sp, #0]
 8015bb0:	f7ff fd10 	bl	80155d4 <__lo0bits>
 8015bb4:	9900      	ldr	r1, [sp, #0]
 8015bb6:	b300      	cbz	r0, 8015bfa <__d2b+0x82>
 8015bb8:	9a01      	ldr	r2, [sp, #4]
 8015bba:	f1c0 0320 	rsb	r3, r0, #32
 8015bbe:	fa02 f303 	lsl.w	r3, r2, r3
 8015bc2:	430b      	orrs	r3, r1
 8015bc4:	40c2      	lsrs	r2, r0
 8015bc6:	6163      	str	r3, [r4, #20]
 8015bc8:	9201      	str	r2, [sp, #4]
 8015bca:	9b01      	ldr	r3, [sp, #4]
 8015bcc:	61a3      	str	r3, [r4, #24]
 8015bce:	2b00      	cmp	r3, #0
 8015bd0:	bf14      	ite	ne
 8015bd2:	2202      	movne	r2, #2
 8015bd4:	2201      	moveq	r2, #1
 8015bd6:	6122      	str	r2, [r4, #16]
 8015bd8:	b1d5      	cbz	r5, 8015c10 <__d2b+0x98>
 8015bda:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8015bde:	4405      	add	r5, r0
 8015be0:	f8c9 5000 	str.w	r5, [r9]
 8015be4:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8015be8:	f8c8 0000 	str.w	r0, [r8]
 8015bec:	4620      	mov	r0, r4
 8015bee:	b003      	add	sp, #12
 8015bf0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8015bf4:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8015bf8:	e7d5      	b.n	8015ba6 <__d2b+0x2e>
 8015bfa:	6161      	str	r1, [r4, #20]
 8015bfc:	e7e5      	b.n	8015bca <__d2b+0x52>
 8015bfe:	a801      	add	r0, sp, #4
 8015c00:	f7ff fce8 	bl	80155d4 <__lo0bits>
 8015c04:	9b01      	ldr	r3, [sp, #4]
 8015c06:	6163      	str	r3, [r4, #20]
 8015c08:	2201      	movs	r2, #1
 8015c0a:	6122      	str	r2, [r4, #16]
 8015c0c:	3020      	adds	r0, #32
 8015c0e:	e7e3      	b.n	8015bd8 <__d2b+0x60>
 8015c10:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8015c14:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8015c18:	f8c9 0000 	str.w	r0, [r9]
 8015c1c:	6918      	ldr	r0, [r3, #16]
 8015c1e:	f7ff fcb9 	bl	8015594 <__hi0bits>
 8015c22:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8015c26:	e7df      	b.n	8015be8 <__d2b+0x70>
 8015c28:	080184bc 	.word	0x080184bc
 8015c2c:	080185b0 	.word	0x080185b0

08015c30 <__ratio>:
 8015c30:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015c34:	4688      	mov	r8, r1
 8015c36:	4669      	mov	r1, sp
 8015c38:	4681      	mov	r9, r0
 8015c3a:	f7ff ff4d 	bl	8015ad8 <__b2d>
 8015c3e:	a901      	add	r1, sp, #4
 8015c40:	4640      	mov	r0, r8
 8015c42:	ec55 4b10 	vmov	r4, r5, d0
 8015c46:	f7ff ff47 	bl	8015ad8 <__b2d>
 8015c4a:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8015c4e:	f8d8 2010 	ldr.w	r2, [r8, #16]
 8015c52:	eba3 0c02 	sub.w	ip, r3, r2
 8015c56:	e9dd 3200 	ldrd	r3, r2, [sp]
 8015c5a:	1a9b      	subs	r3, r3, r2
 8015c5c:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8015c60:	ec51 0b10 	vmov	r0, r1, d0
 8015c64:	2b00      	cmp	r3, #0
 8015c66:	bfd6      	itet	le
 8015c68:	460a      	movle	r2, r1
 8015c6a:	462a      	movgt	r2, r5
 8015c6c:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8015c70:	468b      	mov	fp, r1
 8015c72:	462f      	mov	r7, r5
 8015c74:	bfd4      	ite	le
 8015c76:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 8015c7a:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8015c7e:	4620      	mov	r0, r4
 8015c80:	ee10 2a10 	vmov	r2, s0
 8015c84:	465b      	mov	r3, fp
 8015c86:	4639      	mov	r1, r7
 8015c88:	f7ea fe08 	bl	800089c <__aeabi_ddiv>
 8015c8c:	ec41 0b10 	vmov	d0, r0, r1
 8015c90:	b003      	add	sp, #12
 8015c92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08015c96 <__copybits>:
 8015c96:	3901      	subs	r1, #1
 8015c98:	b570      	push	{r4, r5, r6, lr}
 8015c9a:	1149      	asrs	r1, r1, #5
 8015c9c:	6914      	ldr	r4, [r2, #16]
 8015c9e:	3101      	adds	r1, #1
 8015ca0:	f102 0314 	add.w	r3, r2, #20
 8015ca4:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8015ca8:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8015cac:	1f05      	subs	r5, r0, #4
 8015cae:	42a3      	cmp	r3, r4
 8015cb0:	d30c      	bcc.n	8015ccc <__copybits+0x36>
 8015cb2:	1aa3      	subs	r3, r4, r2
 8015cb4:	3b11      	subs	r3, #17
 8015cb6:	f023 0303 	bic.w	r3, r3, #3
 8015cba:	3211      	adds	r2, #17
 8015cbc:	42a2      	cmp	r2, r4
 8015cbe:	bf88      	it	hi
 8015cc0:	2300      	movhi	r3, #0
 8015cc2:	4418      	add	r0, r3
 8015cc4:	2300      	movs	r3, #0
 8015cc6:	4288      	cmp	r0, r1
 8015cc8:	d305      	bcc.n	8015cd6 <__copybits+0x40>
 8015cca:	bd70      	pop	{r4, r5, r6, pc}
 8015ccc:	f853 6b04 	ldr.w	r6, [r3], #4
 8015cd0:	f845 6f04 	str.w	r6, [r5, #4]!
 8015cd4:	e7eb      	b.n	8015cae <__copybits+0x18>
 8015cd6:	f840 3b04 	str.w	r3, [r0], #4
 8015cda:	e7f4      	b.n	8015cc6 <__copybits+0x30>

08015cdc <__any_on>:
 8015cdc:	f100 0214 	add.w	r2, r0, #20
 8015ce0:	6900      	ldr	r0, [r0, #16]
 8015ce2:	114b      	asrs	r3, r1, #5
 8015ce4:	4298      	cmp	r0, r3
 8015ce6:	b510      	push	{r4, lr}
 8015ce8:	db11      	blt.n	8015d0e <__any_on+0x32>
 8015cea:	dd0a      	ble.n	8015d02 <__any_on+0x26>
 8015cec:	f011 011f 	ands.w	r1, r1, #31
 8015cf0:	d007      	beq.n	8015d02 <__any_on+0x26>
 8015cf2:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8015cf6:	fa24 f001 	lsr.w	r0, r4, r1
 8015cfa:	fa00 f101 	lsl.w	r1, r0, r1
 8015cfe:	428c      	cmp	r4, r1
 8015d00:	d10b      	bne.n	8015d1a <__any_on+0x3e>
 8015d02:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8015d06:	4293      	cmp	r3, r2
 8015d08:	d803      	bhi.n	8015d12 <__any_on+0x36>
 8015d0a:	2000      	movs	r0, #0
 8015d0c:	bd10      	pop	{r4, pc}
 8015d0e:	4603      	mov	r3, r0
 8015d10:	e7f7      	b.n	8015d02 <__any_on+0x26>
 8015d12:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8015d16:	2900      	cmp	r1, #0
 8015d18:	d0f5      	beq.n	8015d06 <__any_on+0x2a>
 8015d1a:	2001      	movs	r0, #1
 8015d1c:	e7f6      	b.n	8015d0c <__any_on+0x30>

08015d1e <_calloc_r>:
 8015d1e:	b513      	push	{r0, r1, r4, lr}
 8015d20:	434a      	muls	r2, r1
 8015d22:	4611      	mov	r1, r2
 8015d24:	9201      	str	r2, [sp, #4]
 8015d26:	f000 f859 	bl	8015ddc <_malloc_r>
 8015d2a:	4604      	mov	r4, r0
 8015d2c:	b118      	cbz	r0, 8015d36 <_calloc_r+0x18>
 8015d2e:	9a01      	ldr	r2, [sp, #4]
 8015d30:	2100      	movs	r1, #0
 8015d32:	f7fb ff87 	bl	8011c44 <memset>
 8015d36:	4620      	mov	r0, r4
 8015d38:	b002      	add	sp, #8
 8015d3a:	bd10      	pop	{r4, pc}

08015d3c <_free_r>:
 8015d3c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8015d3e:	2900      	cmp	r1, #0
 8015d40:	d048      	beq.n	8015dd4 <_free_r+0x98>
 8015d42:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8015d46:	9001      	str	r0, [sp, #4]
 8015d48:	2b00      	cmp	r3, #0
 8015d4a:	f1a1 0404 	sub.w	r4, r1, #4
 8015d4e:	bfb8      	it	lt
 8015d50:	18e4      	addlt	r4, r4, r3
 8015d52:	f000 fcb7 	bl	80166c4 <__malloc_lock>
 8015d56:	4a20      	ldr	r2, [pc, #128]	; (8015dd8 <_free_r+0x9c>)
 8015d58:	9801      	ldr	r0, [sp, #4]
 8015d5a:	6813      	ldr	r3, [r2, #0]
 8015d5c:	4615      	mov	r5, r2
 8015d5e:	b933      	cbnz	r3, 8015d6e <_free_r+0x32>
 8015d60:	6063      	str	r3, [r4, #4]
 8015d62:	6014      	str	r4, [r2, #0]
 8015d64:	b003      	add	sp, #12
 8015d66:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8015d6a:	f000 bcb1 	b.w	80166d0 <__malloc_unlock>
 8015d6e:	42a3      	cmp	r3, r4
 8015d70:	d90b      	bls.n	8015d8a <_free_r+0x4e>
 8015d72:	6821      	ldr	r1, [r4, #0]
 8015d74:	1862      	adds	r2, r4, r1
 8015d76:	4293      	cmp	r3, r2
 8015d78:	bf04      	itt	eq
 8015d7a:	681a      	ldreq	r2, [r3, #0]
 8015d7c:	685b      	ldreq	r3, [r3, #4]
 8015d7e:	6063      	str	r3, [r4, #4]
 8015d80:	bf04      	itt	eq
 8015d82:	1852      	addeq	r2, r2, r1
 8015d84:	6022      	streq	r2, [r4, #0]
 8015d86:	602c      	str	r4, [r5, #0]
 8015d88:	e7ec      	b.n	8015d64 <_free_r+0x28>
 8015d8a:	461a      	mov	r2, r3
 8015d8c:	685b      	ldr	r3, [r3, #4]
 8015d8e:	b10b      	cbz	r3, 8015d94 <_free_r+0x58>
 8015d90:	42a3      	cmp	r3, r4
 8015d92:	d9fa      	bls.n	8015d8a <_free_r+0x4e>
 8015d94:	6811      	ldr	r1, [r2, #0]
 8015d96:	1855      	adds	r5, r2, r1
 8015d98:	42a5      	cmp	r5, r4
 8015d9a:	d10b      	bne.n	8015db4 <_free_r+0x78>
 8015d9c:	6824      	ldr	r4, [r4, #0]
 8015d9e:	4421      	add	r1, r4
 8015da0:	1854      	adds	r4, r2, r1
 8015da2:	42a3      	cmp	r3, r4
 8015da4:	6011      	str	r1, [r2, #0]
 8015da6:	d1dd      	bne.n	8015d64 <_free_r+0x28>
 8015da8:	681c      	ldr	r4, [r3, #0]
 8015daa:	685b      	ldr	r3, [r3, #4]
 8015dac:	6053      	str	r3, [r2, #4]
 8015dae:	4421      	add	r1, r4
 8015db0:	6011      	str	r1, [r2, #0]
 8015db2:	e7d7      	b.n	8015d64 <_free_r+0x28>
 8015db4:	d902      	bls.n	8015dbc <_free_r+0x80>
 8015db6:	230c      	movs	r3, #12
 8015db8:	6003      	str	r3, [r0, #0]
 8015dba:	e7d3      	b.n	8015d64 <_free_r+0x28>
 8015dbc:	6825      	ldr	r5, [r4, #0]
 8015dbe:	1961      	adds	r1, r4, r5
 8015dc0:	428b      	cmp	r3, r1
 8015dc2:	bf04      	itt	eq
 8015dc4:	6819      	ldreq	r1, [r3, #0]
 8015dc6:	685b      	ldreq	r3, [r3, #4]
 8015dc8:	6063      	str	r3, [r4, #4]
 8015dca:	bf04      	itt	eq
 8015dcc:	1949      	addeq	r1, r1, r5
 8015dce:	6021      	streq	r1, [r4, #0]
 8015dd0:	6054      	str	r4, [r2, #4]
 8015dd2:	e7c7      	b.n	8015d64 <_free_r+0x28>
 8015dd4:	b003      	add	sp, #12
 8015dd6:	bd30      	pop	{r4, r5, pc}
 8015dd8:	200002bc 	.word	0x200002bc

08015ddc <_malloc_r>:
 8015ddc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015dde:	1ccd      	adds	r5, r1, #3
 8015de0:	f025 0503 	bic.w	r5, r5, #3
 8015de4:	3508      	adds	r5, #8
 8015de6:	2d0c      	cmp	r5, #12
 8015de8:	bf38      	it	cc
 8015dea:	250c      	movcc	r5, #12
 8015dec:	2d00      	cmp	r5, #0
 8015dee:	4606      	mov	r6, r0
 8015df0:	db01      	blt.n	8015df6 <_malloc_r+0x1a>
 8015df2:	42a9      	cmp	r1, r5
 8015df4:	d903      	bls.n	8015dfe <_malloc_r+0x22>
 8015df6:	230c      	movs	r3, #12
 8015df8:	6033      	str	r3, [r6, #0]
 8015dfa:	2000      	movs	r0, #0
 8015dfc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8015dfe:	f000 fc61 	bl	80166c4 <__malloc_lock>
 8015e02:	4921      	ldr	r1, [pc, #132]	; (8015e88 <_malloc_r+0xac>)
 8015e04:	680a      	ldr	r2, [r1, #0]
 8015e06:	4614      	mov	r4, r2
 8015e08:	b99c      	cbnz	r4, 8015e32 <_malloc_r+0x56>
 8015e0a:	4f20      	ldr	r7, [pc, #128]	; (8015e8c <_malloc_r+0xb0>)
 8015e0c:	683b      	ldr	r3, [r7, #0]
 8015e0e:	b923      	cbnz	r3, 8015e1a <_malloc_r+0x3e>
 8015e10:	4621      	mov	r1, r4
 8015e12:	4630      	mov	r0, r6
 8015e14:	f000 fb44 	bl	80164a0 <_sbrk_r>
 8015e18:	6038      	str	r0, [r7, #0]
 8015e1a:	4629      	mov	r1, r5
 8015e1c:	4630      	mov	r0, r6
 8015e1e:	f000 fb3f 	bl	80164a0 <_sbrk_r>
 8015e22:	1c43      	adds	r3, r0, #1
 8015e24:	d123      	bne.n	8015e6e <_malloc_r+0x92>
 8015e26:	230c      	movs	r3, #12
 8015e28:	6033      	str	r3, [r6, #0]
 8015e2a:	4630      	mov	r0, r6
 8015e2c:	f000 fc50 	bl	80166d0 <__malloc_unlock>
 8015e30:	e7e3      	b.n	8015dfa <_malloc_r+0x1e>
 8015e32:	6823      	ldr	r3, [r4, #0]
 8015e34:	1b5b      	subs	r3, r3, r5
 8015e36:	d417      	bmi.n	8015e68 <_malloc_r+0x8c>
 8015e38:	2b0b      	cmp	r3, #11
 8015e3a:	d903      	bls.n	8015e44 <_malloc_r+0x68>
 8015e3c:	6023      	str	r3, [r4, #0]
 8015e3e:	441c      	add	r4, r3
 8015e40:	6025      	str	r5, [r4, #0]
 8015e42:	e004      	b.n	8015e4e <_malloc_r+0x72>
 8015e44:	6863      	ldr	r3, [r4, #4]
 8015e46:	42a2      	cmp	r2, r4
 8015e48:	bf0c      	ite	eq
 8015e4a:	600b      	streq	r3, [r1, #0]
 8015e4c:	6053      	strne	r3, [r2, #4]
 8015e4e:	4630      	mov	r0, r6
 8015e50:	f000 fc3e 	bl	80166d0 <__malloc_unlock>
 8015e54:	f104 000b 	add.w	r0, r4, #11
 8015e58:	1d23      	adds	r3, r4, #4
 8015e5a:	f020 0007 	bic.w	r0, r0, #7
 8015e5e:	1ac2      	subs	r2, r0, r3
 8015e60:	d0cc      	beq.n	8015dfc <_malloc_r+0x20>
 8015e62:	1a1b      	subs	r3, r3, r0
 8015e64:	50a3      	str	r3, [r4, r2]
 8015e66:	e7c9      	b.n	8015dfc <_malloc_r+0x20>
 8015e68:	4622      	mov	r2, r4
 8015e6a:	6864      	ldr	r4, [r4, #4]
 8015e6c:	e7cc      	b.n	8015e08 <_malloc_r+0x2c>
 8015e6e:	1cc4      	adds	r4, r0, #3
 8015e70:	f024 0403 	bic.w	r4, r4, #3
 8015e74:	42a0      	cmp	r0, r4
 8015e76:	d0e3      	beq.n	8015e40 <_malloc_r+0x64>
 8015e78:	1a21      	subs	r1, r4, r0
 8015e7a:	4630      	mov	r0, r6
 8015e7c:	f000 fb10 	bl	80164a0 <_sbrk_r>
 8015e80:	3001      	adds	r0, #1
 8015e82:	d1dd      	bne.n	8015e40 <_malloc_r+0x64>
 8015e84:	e7cf      	b.n	8015e26 <_malloc_r+0x4a>
 8015e86:	bf00      	nop
 8015e88:	200002bc 	.word	0x200002bc
 8015e8c:	200002c0 	.word	0x200002c0

08015e90 <__ssputs_r>:
 8015e90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8015e94:	688e      	ldr	r6, [r1, #8]
 8015e96:	429e      	cmp	r6, r3
 8015e98:	4682      	mov	sl, r0
 8015e9a:	460c      	mov	r4, r1
 8015e9c:	4690      	mov	r8, r2
 8015e9e:	461f      	mov	r7, r3
 8015ea0:	d838      	bhi.n	8015f14 <__ssputs_r+0x84>
 8015ea2:	898a      	ldrh	r2, [r1, #12]
 8015ea4:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8015ea8:	d032      	beq.n	8015f10 <__ssputs_r+0x80>
 8015eaa:	6825      	ldr	r5, [r4, #0]
 8015eac:	6909      	ldr	r1, [r1, #16]
 8015eae:	eba5 0901 	sub.w	r9, r5, r1
 8015eb2:	6965      	ldr	r5, [r4, #20]
 8015eb4:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8015eb8:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8015ebc:	3301      	adds	r3, #1
 8015ebe:	444b      	add	r3, r9
 8015ec0:	106d      	asrs	r5, r5, #1
 8015ec2:	429d      	cmp	r5, r3
 8015ec4:	bf38      	it	cc
 8015ec6:	461d      	movcc	r5, r3
 8015ec8:	0553      	lsls	r3, r2, #21
 8015eca:	d531      	bpl.n	8015f30 <__ssputs_r+0xa0>
 8015ecc:	4629      	mov	r1, r5
 8015ece:	f7ff ff85 	bl	8015ddc <_malloc_r>
 8015ed2:	4606      	mov	r6, r0
 8015ed4:	b950      	cbnz	r0, 8015eec <__ssputs_r+0x5c>
 8015ed6:	230c      	movs	r3, #12
 8015ed8:	f8ca 3000 	str.w	r3, [sl]
 8015edc:	89a3      	ldrh	r3, [r4, #12]
 8015ede:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8015ee2:	81a3      	strh	r3, [r4, #12]
 8015ee4:	f04f 30ff 	mov.w	r0, #4294967295
 8015ee8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8015eec:	6921      	ldr	r1, [r4, #16]
 8015eee:	464a      	mov	r2, r9
 8015ef0:	f7fb fe9a 	bl	8011c28 <memcpy>
 8015ef4:	89a3      	ldrh	r3, [r4, #12]
 8015ef6:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8015efa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8015efe:	81a3      	strh	r3, [r4, #12]
 8015f00:	6126      	str	r6, [r4, #16]
 8015f02:	6165      	str	r5, [r4, #20]
 8015f04:	444e      	add	r6, r9
 8015f06:	eba5 0509 	sub.w	r5, r5, r9
 8015f0a:	6026      	str	r6, [r4, #0]
 8015f0c:	60a5      	str	r5, [r4, #8]
 8015f0e:	463e      	mov	r6, r7
 8015f10:	42be      	cmp	r6, r7
 8015f12:	d900      	bls.n	8015f16 <__ssputs_r+0x86>
 8015f14:	463e      	mov	r6, r7
 8015f16:	4632      	mov	r2, r6
 8015f18:	6820      	ldr	r0, [r4, #0]
 8015f1a:	4641      	mov	r1, r8
 8015f1c:	f000 fbb8 	bl	8016690 <memmove>
 8015f20:	68a3      	ldr	r3, [r4, #8]
 8015f22:	6822      	ldr	r2, [r4, #0]
 8015f24:	1b9b      	subs	r3, r3, r6
 8015f26:	4432      	add	r2, r6
 8015f28:	60a3      	str	r3, [r4, #8]
 8015f2a:	6022      	str	r2, [r4, #0]
 8015f2c:	2000      	movs	r0, #0
 8015f2e:	e7db      	b.n	8015ee8 <__ssputs_r+0x58>
 8015f30:	462a      	mov	r2, r5
 8015f32:	f000 fbd3 	bl	80166dc <_realloc_r>
 8015f36:	4606      	mov	r6, r0
 8015f38:	2800      	cmp	r0, #0
 8015f3a:	d1e1      	bne.n	8015f00 <__ssputs_r+0x70>
 8015f3c:	6921      	ldr	r1, [r4, #16]
 8015f3e:	4650      	mov	r0, sl
 8015f40:	f7ff fefc 	bl	8015d3c <_free_r>
 8015f44:	e7c7      	b.n	8015ed6 <__ssputs_r+0x46>
	...

08015f48 <_svfiprintf_r>:
 8015f48:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015f4c:	4698      	mov	r8, r3
 8015f4e:	898b      	ldrh	r3, [r1, #12]
 8015f50:	061b      	lsls	r3, r3, #24
 8015f52:	b09d      	sub	sp, #116	; 0x74
 8015f54:	4607      	mov	r7, r0
 8015f56:	460d      	mov	r5, r1
 8015f58:	4614      	mov	r4, r2
 8015f5a:	d50e      	bpl.n	8015f7a <_svfiprintf_r+0x32>
 8015f5c:	690b      	ldr	r3, [r1, #16]
 8015f5e:	b963      	cbnz	r3, 8015f7a <_svfiprintf_r+0x32>
 8015f60:	2140      	movs	r1, #64	; 0x40
 8015f62:	f7ff ff3b 	bl	8015ddc <_malloc_r>
 8015f66:	6028      	str	r0, [r5, #0]
 8015f68:	6128      	str	r0, [r5, #16]
 8015f6a:	b920      	cbnz	r0, 8015f76 <_svfiprintf_r+0x2e>
 8015f6c:	230c      	movs	r3, #12
 8015f6e:	603b      	str	r3, [r7, #0]
 8015f70:	f04f 30ff 	mov.w	r0, #4294967295
 8015f74:	e0d1      	b.n	801611a <_svfiprintf_r+0x1d2>
 8015f76:	2340      	movs	r3, #64	; 0x40
 8015f78:	616b      	str	r3, [r5, #20]
 8015f7a:	2300      	movs	r3, #0
 8015f7c:	9309      	str	r3, [sp, #36]	; 0x24
 8015f7e:	2320      	movs	r3, #32
 8015f80:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8015f84:	f8cd 800c 	str.w	r8, [sp, #12]
 8015f88:	2330      	movs	r3, #48	; 0x30
 8015f8a:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8016134 <_svfiprintf_r+0x1ec>
 8015f8e:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8015f92:	f04f 0901 	mov.w	r9, #1
 8015f96:	4623      	mov	r3, r4
 8015f98:	469a      	mov	sl, r3
 8015f9a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8015f9e:	b10a      	cbz	r2, 8015fa4 <_svfiprintf_r+0x5c>
 8015fa0:	2a25      	cmp	r2, #37	; 0x25
 8015fa2:	d1f9      	bne.n	8015f98 <_svfiprintf_r+0x50>
 8015fa4:	ebba 0b04 	subs.w	fp, sl, r4
 8015fa8:	d00b      	beq.n	8015fc2 <_svfiprintf_r+0x7a>
 8015faa:	465b      	mov	r3, fp
 8015fac:	4622      	mov	r2, r4
 8015fae:	4629      	mov	r1, r5
 8015fb0:	4638      	mov	r0, r7
 8015fb2:	f7ff ff6d 	bl	8015e90 <__ssputs_r>
 8015fb6:	3001      	adds	r0, #1
 8015fb8:	f000 80aa 	beq.w	8016110 <_svfiprintf_r+0x1c8>
 8015fbc:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8015fbe:	445a      	add	r2, fp
 8015fc0:	9209      	str	r2, [sp, #36]	; 0x24
 8015fc2:	f89a 3000 	ldrb.w	r3, [sl]
 8015fc6:	2b00      	cmp	r3, #0
 8015fc8:	f000 80a2 	beq.w	8016110 <_svfiprintf_r+0x1c8>
 8015fcc:	2300      	movs	r3, #0
 8015fce:	f04f 32ff 	mov.w	r2, #4294967295
 8015fd2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8015fd6:	f10a 0a01 	add.w	sl, sl, #1
 8015fda:	9304      	str	r3, [sp, #16]
 8015fdc:	9307      	str	r3, [sp, #28]
 8015fde:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8015fe2:	931a      	str	r3, [sp, #104]	; 0x68
 8015fe4:	4654      	mov	r4, sl
 8015fe6:	2205      	movs	r2, #5
 8015fe8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8015fec:	4851      	ldr	r0, [pc, #324]	; (8016134 <_svfiprintf_r+0x1ec>)
 8015fee:	f7ea f91f 	bl	8000230 <memchr>
 8015ff2:	9a04      	ldr	r2, [sp, #16]
 8015ff4:	b9d8      	cbnz	r0, 801602e <_svfiprintf_r+0xe6>
 8015ff6:	06d0      	lsls	r0, r2, #27
 8015ff8:	bf44      	itt	mi
 8015ffa:	2320      	movmi	r3, #32
 8015ffc:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8016000:	0711      	lsls	r1, r2, #28
 8016002:	bf44      	itt	mi
 8016004:	232b      	movmi	r3, #43	; 0x2b
 8016006:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801600a:	f89a 3000 	ldrb.w	r3, [sl]
 801600e:	2b2a      	cmp	r3, #42	; 0x2a
 8016010:	d015      	beq.n	801603e <_svfiprintf_r+0xf6>
 8016012:	9a07      	ldr	r2, [sp, #28]
 8016014:	4654      	mov	r4, sl
 8016016:	2000      	movs	r0, #0
 8016018:	f04f 0c0a 	mov.w	ip, #10
 801601c:	4621      	mov	r1, r4
 801601e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8016022:	3b30      	subs	r3, #48	; 0x30
 8016024:	2b09      	cmp	r3, #9
 8016026:	d94e      	bls.n	80160c6 <_svfiprintf_r+0x17e>
 8016028:	b1b0      	cbz	r0, 8016058 <_svfiprintf_r+0x110>
 801602a:	9207      	str	r2, [sp, #28]
 801602c:	e014      	b.n	8016058 <_svfiprintf_r+0x110>
 801602e:	eba0 0308 	sub.w	r3, r0, r8
 8016032:	fa09 f303 	lsl.w	r3, r9, r3
 8016036:	4313      	orrs	r3, r2
 8016038:	9304      	str	r3, [sp, #16]
 801603a:	46a2      	mov	sl, r4
 801603c:	e7d2      	b.n	8015fe4 <_svfiprintf_r+0x9c>
 801603e:	9b03      	ldr	r3, [sp, #12]
 8016040:	1d19      	adds	r1, r3, #4
 8016042:	681b      	ldr	r3, [r3, #0]
 8016044:	9103      	str	r1, [sp, #12]
 8016046:	2b00      	cmp	r3, #0
 8016048:	bfbb      	ittet	lt
 801604a:	425b      	neglt	r3, r3
 801604c:	f042 0202 	orrlt.w	r2, r2, #2
 8016050:	9307      	strge	r3, [sp, #28]
 8016052:	9307      	strlt	r3, [sp, #28]
 8016054:	bfb8      	it	lt
 8016056:	9204      	strlt	r2, [sp, #16]
 8016058:	7823      	ldrb	r3, [r4, #0]
 801605a:	2b2e      	cmp	r3, #46	; 0x2e
 801605c:	d10c      	bne.n	8016078 <_svfiprintf_r+0x130>
 801605e:	7863      	ldrb	r3, [r4, #1]
 8016060:	2b2a      	cmp	r3, #42	; 0x2a
 8016062:	d135      	bne.n	80160d0 <_svfiprintf_r+0x188>
 8016064:	9b03      	ldr	r3, [sp, #12]
 8016066:	1d1a      	adds	r2, r3, #4
 8016068:	681b      	ldr	r3, [r3, #0]
 801606a:	9203      	str	r2, [sp, #12]
 801606c:	2b00      	cmp	r3, #0
 801606e:	bfb8      	it	lt
 8016070:	f04f 33ff 	movlt.w	r3, #4294967295
 8016074:	3402      	adds	r4, #2
 8016076:	9305      	str	r3, [sp, #20]
 8016078:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8016144 <_svfiprintf_r+0x1fc>
 801607c:	7821      	ldrb	r1, [r4, #0]
 801607e:	2203      	movs	r2, #3
 8016080:	4650      	mov	r0, sl
 8016082:	f7ea f8d5 	bl	8000230 <memchr>
 8016086:	b140      	cbz	r0, 801609a <_svfiprintf_r+0x152>
 8016088:	2340      	movs	r3, #64	; 0x40
 801608a:	eba0 000a 	sub.w	r0, r0, sl
 801608e:	fa03 f000 	lsl.w	r0, r3, r0
 8016092:	9b04      	ldr	r3, [sp, #16]
 8016094:	4303      	orrs	r3, r0
 8016096:	3401      	adds	r4, #1
 8016098:	9304      	str	r3, [sp, #16]
 801609a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801609e:	4826      	ldr	r0, [pc, #152]	; (8016138 <_svfiprintf_r+0x1f0>)
 80160a0:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80160a4:	2206      	movs	r2, #6
 80160a6:	f7ea f8c3 	bl	8000230 <memchr>
 80160aa:	2800      	cmp	r0, #0
 80160ac:	d038      	beq.n	8016120 <_svfiprintf_r+0x1d8>
 80160ae:	4b23      	ldr	r3, [pc, #140]	; (801613c <_svfiprintf_r+0x1f4>)
 80160b0:	bb1b      	cbnz	r3, 80160fa <_svfiprintf_r+0x1b2>
 80160b2:	9b03      	ldr	r3, [sp, #12]
 80160b4:	3307      	adds	r3, #7
 80160b6:	f023 0307 	bic.w	r3, r3, #7
 80160ba:	3308      	adds	r3, #8
 80160bc:	9303      	str	r3, [sp, #12]
 80160be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80160c0:	4433      	add	r3, r6
 80160c2:	9309      	str	r3, [sp, #36]	; 0x24
 80160c4:	e767      	b.n	8015f96 <_svfiprintf_r+0x4e>
 80160c6:	fb0c 3202 	mla	r2, ip, r2, r3
 80160ca:	460c      	mov	r4, r1
 80160cc:	2001      	movs	r0, #1
 80160ce:	e7a5      	b.n	801601c <_svfiprintf_r+0xd4>
 80160d0:	2300      	movs	r3, #0
 80160d2:	3401      	adds	r4, #1
 80160d4:	9305      	str	r3, [sp, #20]
 80160d6:	4619      	mov	r1, r3
 80160d8:	f04f 0c0a 	mov.w	ip, #10
 80160dc:	4620      	mov	r0, r4
 80160de:	f810 2b01 	ldrb.w	r2, [r0], #1
 80160e2:	3a30      	subs	r2, #48	; 0x30
 80160e4:	2a09      	cmp	r2, #9
 80160e6:	d903      	bls.n	80160f0 <_svfiprintf_r+0x1a8>
 80160e8:	2b00      	cmp	r3, #0
 80160ea:	d0c5      	beq.n	8016078 <_svfiprintf_r+0x130>
 80160ec:	9105      	str	r1, [sp, #20]
 80160ee:	e7c3      	b.n	8016078 <_svfiprintf_r+0x130>
 80160f0:	fb0c 2101 	mla	r1, ip, r1, r2
 80160f4:	4604      	mov	r4, r0
 80160f6:	2301      	movs	r3, #1
 80160f8:	e7f0      	b.n	80160dc <_svfiprintf_r+0x194>
 80160fa:	ab03      	add	r3, sp, #12
 80160fc:	9300      	str	r3, [sp, #0]
 80160fe:	462a      	mov	r2, r5
 8016100:	4b0f      	ldr	r3, [pc, #60]	; (8016140 <_svfiprintf_r+0x1f8>)
 8016102:	a904      	add	r1, sp, #16
 8016104:	4638      	mov	r0, r7
 8016106:	f7fb fe45 	bl	8011d94 <_printf_float>
 801610a:	1c42      	adds	r2, r0, #1
 801610c:	4606      	mov	r6, r0
 801610e:	d1d6      	bne.n	80160be <_svfiprintf_r+0x176>
 8016110:	89ab      	ldrh	r3, [r5, #12]
 8016112:	065b      	lsls	r3, r3, #25
 8016114:	f53f af2c 	bmi.w	8015f70 <_svfiprintf_r+0x28>
 8016118:	9809      	ldr	r0, [sp, #36]	; 0x24
 801611a:	b01d      	add	sp, #116	; 0x74
 801611c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016120:	ab03      	add	r3, sp, #12
 8016122:	9300      	str	r3, [sp, #0]
 8016124:	462a      	mov	r2, r5
 8016126:	4b06      	ldr	r3, [pc, #24]	; (8016140 <_svfiprintf_r+0x1f8>)
 8016128:	a904      	add	r1, sp, #16
 801612a:	4638      	mov	r0, r7
 801612c:	f7fc f8d6 	bl	80122dc <_printf_i>
 8016130:	e7eb      	b.n	801610a <_svfiprintf_r+0x1c2>
 8016132:	bf00      	nop
 8016134:	0801870c 	.word	0x0801870c
 8016138:	08018716 	.word	0x08018716
 801613c:	08011d95 	.word	0x08011d95
 8016140:	08015e91 	.word	0x08015e91
 8016144:	08018712 	.word	0x08018712

08016148 <__sfputc_r>:
 8016148:	6893      	ldr	r3, [r2, #8]
 801614a:	3b01      	subs	r3, #1
 801614c:	2b00      	cmp	r3, #0
 801614e:	b410      	push	{r4}
 8016150:	6093      	str	r3, [r2, #8]
 8016152:	da08      	bge.n	8016166 <__sfputc_r+0x1e>
 8016154:	6994      	ldr	r4, [r2, #24]
 8016156:	42a3      	cmp	r3, r4
 8016158:	db01      	blt.n	801615e <__sfputc_r+0x16>
 801615a:	290a      	cmp	r1, #10
 801615c:	d103      	bne.n	8016166 <__sfputc_r+0x1e>
 801615e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016162:	f7fd bc3b 	b.w	80139dc <__swbuf_r>
 8016166:	6813      	ldr	r3, [r2, #0]
 8016168:	1c58      	adds	r0, r3, #1
 801616a:	6010      	str	r0, [r2, #0]
 801616c:	7019      	strb	r1, [r3, #0]
 801616e:	4608      	mov	r0, r1
 8016170:	f85d 4b04 	ldr.w	r4, [sp], #4
 8016174:	4770      	bx	lr

08016176 <__sfputs_r>:
 8016176:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8016178:	4606      	mov	r6, r0
 801617a:	460f      	mov	r7, r1
 801617c:	4614      	mov	r4, r2
 801617e:	18d5      	adds	r5, r2, r3
 8016180:	42ac      	cmp	r4, r5
 8016182:	d101      	bne.n	8016188 <__sfputs_r+0x12>
 8016184:	2000      	movs	r0, #0
 8016186:	e007      	b.n	8016198 <__sfputs_r+0x22>
 8016188:	f814 1b01 	ldrb.w	r1, [r4], #1
 801618c:	463a      	mov	r2, r7
 801618e:	4630      	mov	r0, r6
 8016190:	f7ff ffda 	bl	8016148 <__sfputc_r>
 8016194:	1c43      	adds	r3, r0, #1
 8016196:	d1f3      	bne.n	8016180 <__sfputs_r+0xa>
 8016198:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0801619c <_vfiprintf_r>:
 801619c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80161a0:	460d      	mov	r5, r1
 80161a2:	b09d      	sub	sp, #116	; 0x74
 80161a4:	4614      	mov	r4, r2
 80161a6:	4698      	mov	r8, r3
 80161a8:	4606      	mov	r6, r0
 80161aa:	b118      	cbz	r0, 80161b4 <_vfiprintf_r+0x18>
 80161ac:	6983      	ldr	r3, [r0, #24]
 80161ae:	b90b      	cbnz	r3, 80161b4 <_vfiprintf_r+0x18>
 80161b0:	f7fe fc68 	bl	8014a84 <__sinit>
 80161b4:	4b89      	ldr	r3, [pc, #548]	; (80163dc <_vfiprintf_r+0x240>)
 80161b6:	429d      	cmp	r5, r3
 80161b8:	d11b      	bne.n	80161f2 <_vfiprintf_r+0x56>
 80161ba:	6875      	ldr	r5, [r6, #4]
 80161bc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80161be:	07d9      	lsls	r1, r3, #31
 80161c0:	d405      	bmi.n	80161ce <_vfiprintf_r+0x32>
 80161c2:	89ab      	ldrh	r3, [r5, #12]
 80161c4:	059a      	lsls	r2, r3, #22
 80161c6:	d402      	bmi.n	80161ce <_vfiprintf_r+0x32>
 80161c8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80161ca:	f7ff f86c 	bl	80152a6 <__retarget_lock_acquire_recursive>
 80161ce:	89ab      	ldrh	r3, [r5, #12]
 80161d0:	071b      	lsls	r3, r3, #28
 80161d2:	d501      	bpl.n	80161d8 <_vfiprintf_r+0x3c>
 80161d4:	692b      	ldr	r3, [r5, #16]
 80161d6:	b9eb      	cbnz	r3, 8016214 <_vfiprintf_r+0x78>
 80161d8:	4629      	mov	r1, r5
 80161da:	4630      	mov	r0, r6
 80161dc:	f7fd fc50 	bl	8013a80 <__swsetup_r>
 80161e0:	b1c0      	cbz	r0, 8016214 <_vfiprintf_r+0x78>
 80161e2:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80161e4:	07dc      	lsls	r4, r3, #31
 80161e6:	d50e      	bpl.n	8016206 <_vfiprintf_r+0x6a>
 80161e8:	f04f 30ff 	mov.w	r0, #4294967295
 80161ec:	b01d      	add	sp, #116	; 0x74
 80161ee:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80161f2:	4b7b      	ldr	r3, [pc, #492]	; (80163e0 <_vfiprintf_r+0x244>)
 80161f4:	429d      	cmp	r5, r3
 80161f6:	d101      	bne.n	80161fc <_vfiprintf_r+0x60>
 80161f8:	68b5      	ldr	r5, [r6, #8]
 80161fa:	e7df      	b.n	80161bc <_vfiprintf_r+0x20>
 80161fc:	4b79      	ldr	r3, [pc, #484]	; (80163e4 <_vfiprintf_r+0x248>)
 80161fe:	429d      	cmp	r5, r3
 8016200:	bf08      	it	eq
 8016202:	68f5      	ldreq	r5, [r6, #12]
 8016204:	e7da      	b.n	80161bc <_vfiprintf_r+0x20>
 8016206:	89ab      	ldrh	r3, [r5, #12]
 8016208:	0598      	lsls	r0, r3, #22
 801620a:	d4ed      	bmi.n	80161e8 <_vfiprintf_r+0x4c>
 801620c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 801620e:	f7ff f84b 	bl	80152a8 <__retarget_lock_release_recursive>
 8016212:	e7e9      	b.n	80161e8 <_vfiprintf_r+0x4c>
 8016214:	2300      	movs	r3, #0
 8016216:	9309      	str	r3, [sp, #36]	; 0x24
 8016218:	2320      	movs	r3, #32
 801621a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 801621e:	f8cd 800c 	str.w	r8, [sp, #12]
 8016222:	2330      	movs	r3, #48	; 0x30
 8016224:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80163e8 <_vfiprintf_r+0x24c>
 8016228:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 801622c:	f04f 0901 	mov.w	r9, #1
 8016230:	4623      	mov	r3, r4
 8016232:	469a      	mov	sl, r3
 8016234:	f813 2b01 	ldrb.w	r2, [r3], #1
 8016238:	b10a      	cbz	r2, 801623e <_vfiprintf_r+0xa2>
 801623a:	2a25      	cmp	r2, #37	; 0x25
 801623c:	d1f9      	bne.n	8016232 <_vfiprintf_r+0x96>
 801623e:	ebba 0b04 	subs.w	fp, sl, r4
 8016242:	d00b      	beq.n	801625c <_vfiprintf_r+0xc0>
 8016244:	465b      	mov	r3, fp
 8016246:	4622      	mov	r2, r4
 8016248:	4629      	mov	r1, r5
 801624a:	4630      	mov	r0, r6
 801624c:	f7ff ff93 	bl	8016176 <__sfputs_r>
 8016250:	3001      	adds	r0, #1
 8016252:	f000 80aa 	beq.w	80163aa <_vfiprintf_r+0x20e>
 8016256:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8016258:	445a      	add	r2, fp
 801625a:	9209      	str	r2, [sp, #36]	; 0x24
 801625c:	f89a 3000 	ldrb.w	r3, [sl]
 8016260:	2b00      	cmp	r3, #0
 8016262:	f000 80a2 	beq.w	80163aa <_vfiprintf_r+0x20e>
 8016266:	2300      	movs	r3, #0
 8016268:	f04f 32ff 	mov.w	r2, #4294967295
 801626c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8016270:	f10a 0a01 	add.w	sl, sl, #1
 8016274:	9304      	str	r3, [sp, #16]
 8016276:	9307      	str	r3, [sp, #28]
 8016278:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 801627c:	931a      	str	r3, [sp, #104]	; 0x68
 801627e:	4654      	mov	r4, sl
 8016280:	2205      	movs	r2, #5
 8016282:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016286:	4858      	ldr	r0, [pc, #352]	; (80163e8 <_vfiprintf_r+0x24c>)
 8016288:	f7e9 ffd2 	bl	8000230 <memchr>
 801628c:	9a04      	ldr	r2, [sp, #16]
 801628e:	b9d8      	cbnz	r0, 80162c8 <_vfiprintf_r+0x12c>
 8016290:	06d1      	lsls	r1, r2, #27
 8016292:	bf44      	itt	mi
 8016294:	2320      	movmi	r3, #32
 8016296:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 801629a:	0713      	lsls	r3, r2, #28
 801629c:	bf44      	itt	mi
 801629e:	232b      	movmi	r3, #43	; 0x2b
 80162a0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80162a4:	f89a 3000 	ldrb.w	r3, [sl]
 80162a8:	2b2a      	cmp	r3, #42	; 0x2a
 80162aa:	d015      	beq.n	80162d8 <_vfiprintf_r+0x13c>
 80162ac:	9a07      	ldr	r2, [sp, #28]
 80162ae:	4654      	mov	r4, sl
 80162b0:	2000      	movs	r0, #0
 80162b2:	f04f 0c0a 	mov.w	ip, #10
 80162b6:	4621      	mov	r1, r4
 80162b8:	f811 3b01 	ldrb.w	r3, [r1], #1
 80162bc:	3b30      	subs	r3, #48	; 0x30
 80162be:	2b09      	cmp	r3, #9
 80162c0:	d94e      	bls.n	8016360 <_vfiprintf_r+0x1c4>
 80162c2:	b1b0      	cbz	r0, 80162f2 <_vfiprintf_r+0x156>
 80162c4:	9207      	str	r2, [sp, #28]
 80162c6:	e014      	b.n	80162f2 <_vfiprintf_r+0x156>
 80162c8:	eba0 0308 	sub.w	r3, r0, r8
 80162cc:	fa09 f303 	lsl.w	r3, r9, r3
 80162d0:	4313      	orrs	r3, r2
 80162d2:	9304      	str	r3, [sp, #16]
 80162d4:	46a2      	mov	sl, r4
 80162d6:	e7d2      	b.n	801627e <_vfiprintf_r+0xe2>
 80162d8:	9b03      	ldr	r3, [sp, #12]
 80162da:	1d19      	adds	r1, r3, #4
 80162dc:	681b      	ldr	r3, [r3, #0]
 80162de:	9103      	str	r1, [sp, #12]
 80162e0:	2b00      	cmp	r3, #0
 80162e2:	bfbb      	ittet	lt
 80162e4:	425b      	neglt	r3, r3
 80162e6:	f042 0202 	orrlt.w	r2, r2, #2
 80162ea:	9307      	strge	r3, [sp, #28]
 80162ec:	9307      	strlt	r3, [sp, #28]
 80162ee:	bfb8      	it	lt
 80162f0:	9204      	strlt	r2, [sp, #16]
 80162f2:	7823      	ldrb	r3, [r4, #0]
 80162f4:	2b2e      	cmp	r3, #46	; 0x2e
 80162f6:	d10c      	bne.n	8016312 <_vfiprintf_r+0x176>
 80162f8:	7863      	ldrb	r3, [r4, #1]
 80162fa:	2b2a      	cmp	r3, #42	; 0x2a
 80162fc:	d135      	bne.n	801636a <_vfiprintf_r+0x1ce>
 80162fe:	9b03      	ldr	r3, [sp, #12]
 8016300:	1d1a      	adds	r2, r3, #4
 8016302:	681b      	ldr	r3, [r3, #0]
 8016304:	9203      	str	r2, [sp, #12]
 8016306:	2b00      	cmp	r3, #0
 8016308:	bfb8      	it	lt
 801630a:	f04f 33ff 	movlt.w	r3, #4294967295
 801630e:	3402      	adds	r4, #2
 8016310:	9305      	str	r3, [sp, #20]
 8016312:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80163f8 <_vfiprintf_r+0x25c>
 8016316:	7821      	ldrb	r1, [r4, #0]
 8016318:	2203      	movs	r2, #3
 801631a:	4650      	mov	r0, sl
 801631c:	f7e9 ff88 	bl	8000230 <memchr>
 8016320:	b140      	cbz	r0, 8016334 <_vfiprintf_r+0x198>
 8016322:	2340      	movs	r3, #64	; 0x40
 8016324:	eba0 000a 	sub.w	r0, r0, sl
 8016328:	fa03 f000 	lsl.w	r0, r3, r0
 801632c:	9b04      	ldr	r3, [sp, #16]
 801632e:	4303      	orrs	r3, r0
 8016330:	3401      	adds	r4, #1
 8016332:	9304      	str	r3, [sp, #16]
 8016334:	f814 1b01 	ldrb.w	r1, [r4], #1
 8016338:	482c      	ldr	r0, [pc, #176]	; (80163ec <_vfiprintf_r+0x250>)
 801633a:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 801633e:	2206      	movs	r2, #6
 8016340:	f7e9 ff76 	bl	8000230 <memchr>
 8016344:	2800      	cmp	r0, #0
 8016346:	d03f      	beq.n	80163c8 <_vfiprintf_r+0x22c>
 8016348:	4b29      	ldr	r3, [pc, #164]	; (80163f0 <_vfiprintf_r+0x254>)
 801634a:	bb1b      	cbnz	r3, 8016394 <_vfiprintf_r+0x1f8>
 801634c:	9b03      	ldr	r3, [sp, #12]
 801634e:	3307      	adds	r3, #7
 8016350:	f023 0307 	bic.w	r3, r3, #7
 8016354:	3308      	adds	r3, #8
 8016356:	9303      	str	r3, [sp, #12]
 8016358:	9b09      	ldr	r3, [sp, #36]	; 0x24
 801635a:	443b      	add	r3, r7
 801635c:	9309      	str	r3, [sp, #36]	; 0x24
 801635e:	e767      	b.n	8016230 <_vfiprintf_r+0x94>
 8016360:	fb0c 3202 	mla	r2, ip, r2, r3
 8016364:	460c      	mov	r4, r1
 8016366:	2001      	movs	r0, #1
 8016368:	e7a5      	b.n	80162b6 <_vfiprintf_r+0x11a>
 801636a:	2300      	movs	r3, #0
 801636c:	3401      	adds	r4, #1
 801636e:	9305      	str	r3, [sp, #20]
 8016370:	4619      	mov	r1, r3
 8016372:	f04f 0c0a 	mov.w	ip, #10
 8016376:	4620      	mov	r0, r4
 8016378:	f810 2b01 	ldrb.w	r2, [r0], #1
 801637c:	3a30      	subs	r2, #48	; 0x30
 801637e:	2a09      	cmp	r2, #9
 8016380:	d903      	bls.n	801638a <_vfiprintf_r+0x1ee>
 8016382:	2b00      	cmp	r3, #0
 8016384:	d0c5      	beq.n	8016312 <_vfiprintf_r+0x176>
 8016386:	9105      	str	r1, [sp, #20]
 8016388:	e7c3      	b.n	8016312 <_vfiprintf_r+0x176>
 801638a:	fb0c 2101 	mla	r1, ip, r1, r2
 801638e:	4604      	mov	r4, r0
 8016390:	2301      	movs	r3, #1
 8016392:	e7f0      	b.n	8016376 <_vfiprintf_r+0x1da>
 8016394:	ab03      	add	r3, sp, #12
 8016396:	9300      	str	r3, [sp, #0]
 8016398:	462a      	mov	r2, r5
 801639a:	4b16      	ldr	r3, [pc, #88]	; (80163f4 <_vfiprintf_r+0x258>)
 801639c:	a904      	add	r1, sp, #16
 801639e:	4630      	mov	r0, r6
 80163a0:	f7fb fcf8 	bl	8011d94 <_printf_float>
 80163a4:	4607      	mov	r7, r0
 80163a6:	1c78      	adds	r0, r7, #1
 80163a8:	d1d6      	bne.n	8016358 <_vfiprintf_r+0x1bc>
 80163aa:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80163ac:	07d9      	lsls	r1, r3, #31
 80163ae:	d405      	bmi.n	80163bc <_vfiprintf_r+0x220>
 80163b0:	89ab      	ldrh	r3, [r5, #12]
 80163b2:	059a      	lsls	r2, r3, #22
 80163b4:	d402      	bmi.n	80163bc <_vfiprintf_r+0x220>
 80163b6:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80163b8:	f7fe ff76 	bl	80152a8 <__retarget_lock_release_recursive>
 80163bc:	89ab      	ldrh	r3, [r5, #12]
 80163be:	065b      	lsls	r3, r3, #25
 80163c0:	f53f af12 	bmi.w	80161e8 <_vfiprintf_r+0x4c>
 80163c4:	9809      	ldr	r0, [sp, #36]	; 0x24
 80163c6:	e711      	b.n	80161ec <_vfiprintf_r+0x50>
 80163c8:	ab03      	add	r3, sp, #12
 80163ca:	9300      	str	r3, [sp, #0]
 80163cc:	462a      	mov	r2, r5
 80163ce:	4b09      	ldr	r3, [pc, #36]	; (80163f4 <_vfiprintf_r+0x258>)
 80163d0:	a904      	add	r1, sp, #16
 80163d2:	4630      	mov	r0, r6
 80163d4:	f7fb ff82 	bl	80122dc <_printf_i>
 80163d8:	e7e4      	b.n	80163a4 <_vfiprintf_r+0x208>
 80163da:	bf00      	nop
 80163dc:	080184f0 	.word	0x080184f0
 80163e0:	08018510 	.word	0x08018510
 80163e4:	080184d0 	.word	0x080184d0
 80163e8:	0801870c 	.word	0x0801870c
 80163ec:	08018716 	.word	0x08018716
 80163f0:	08011d95 	.word	0x08011d95
 80163f4:	08016177 	.word	0x08016177
 80163f8:	08018712 	.word	0x08018712

080163fc <_putc_r>:
 80163fc:	b570      	push	{r4, r5, r6, lr}
 80163fe:	460d      	mov	r5, r1
 8016400:	4614      	mov	r4, r2
 8016402:	4606      	mov	r6, r0
 8016404:	b118      	cbz	r0, 801640e <_putc_r+0x12>
 8016406:	6983      	ldr	r3, [r0, #24]
 8016408:	b90b      	cbnz	r3, 801640e <_putc_r+0x12>
 801640a:	f7fe fb3b 	bl	8014a84 <__sinit>
 801640e:	4b1c      	ldr	r3, [pc, #112]	; (8016480 <_putc_r+0x84>)
 8016410:	429c      	cmp	r4, r3
 8016412:	d124      	bne.n	801645e <_putc_r+0x62>
 8016414:	6874      	ldr	r4, [r6, #4]
 8016416:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8016418:	07d8      	lsls	r0, r3, #31
 801641a:	d405      	bmi.n	8016428 <_putc_r+0x2c>
 801641c:	89a3      	ldrh	r3, [r4, #12]
 801641e:	0599      	lsls	r1, r3, #22
 8016420:	d402      	bmi.n	8016428 <_putc_r+0x2c>
 8016422:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016424:	f7fe ff3f 	bl	80152a6 <__retarget_lock_acquire_recursive>
 8016428:	68a3      	ldr	r3, [r4, #8]
 801642a:	3b01      	subs	r3, #1
 801642c:	2b00      	cmp	r3, #0
 801642e:	60a3      	str	r3, [r4, #8]
 8016430:	da05      	bge.n	801643e <_putc_r+0x42>
 8016432:	69a2      	ldr	r2, [r4, #24]
 8016434:	4293      	cmp	r3, r2
 8016436:	db1c      	blt.n	8016472 <_putc_r+0x76>
 8016438:	b2eb      	uxtb	r3, r5
 801643a:	2b0a      	cmp	r3, #10
 801643c:	d019      	beq.n	8016472 <_putc_r+0x76>
 801643e:	6823      	ldr	r3, [r4, #0]
 8016440:	1c5a      	adds	r2, r3, #1
 8016442:	6022      	str	r2, [r4, #0]
 8016444:	701d      	strb	r5, [r3, #0]
 8016446:	b2ed      	uxtb	r5, r5
 8016448:	6e63      	ldr	r3, [r4, #100]	; 0x64
 801644a:	07da      	lsls	r2, r3, #31
 801644c:	d405      	bmi.n	801645a <_putc_r+0x5e>
 801644e:	89a3      	ldrh	r3, [r4, #12]
 8016450:	059b      	lsls	r3, r3, #22
 8016452:	d402      	bmi.n	801645a <_putc_r+0x5e>
 8016454:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8016456:	f7fe ff27 	bl	80152a8 <__retarget_lock_release_recursive>
 801645a:	4628      	mov	r0, r5
 801645c:	bd70      	pop	{r4, r5, r6, pc}
 801645e:	4b09      	ldr	r3, [pc, #36]	; (8016484 <_putc_r+0x88>)
 8016460:	429c      	cmp	r4, r3
 8016462:	d101      	bne.n	8016468 <_putc_r+0x6c>
 8016464:	68b4      	ldr	r4, [r6, #8]
 8016466:	e7d6      	b.n	8016416 <_putc_r+0x1a>
 8016468:	4b07      	ldr	r3, [pc, #28]	; (8016488 <_putc_r+0x8c>)
 801646a:	429c      	cmp	r4, r3
 801646c:	bf08      	it	eq
 801646e:	68f4      	ldreq	r4, [r6, #12]
 8016470:	e7d1      	b.n	8016416 <_putc_r+0x1a>
 8016472:	4629      	mov	r1, r5
 8016474:	4622      	mov	r2, r4
 8016476:	4630      	mov	r0, r6
 8016478:	f7fd fab0 	bl	80139dc <__swbuf_r>
 801647c:	4605      	mov	r5, r0
 801647e:	e7e3      	b.n	8016448 <_putc_r+0x4c>
 8016480:	080184f0 	.word	0x080184f0
 8016484:	08018510 	.word	0x08018510
 8016488:	080184d0 	.word	0x080184d0
 801648c:	00000000 	.word	0x00000000

08016490 <nan>:
 8016490:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8016498 <nan+0x8>
 8016494:	4770      	bx	lr
 8016496:	bf00      	nop
 8016498:	00000000 	.word	0x00000000
 801649c:	7ff80000 	.word	0x7ff80000

080164a0 <_sbrk_r>:
 80164a0:	b538      	push	{r3, r4, r5, lr}
 80164a2:	4d06      	ldr	r5, [pc, #24]	; (80164bc <_sbrk_r+0x1c>)
 80164a4:	2300      	movs	r3, #0
 80164a6:	4604      	mov	r4, r0
 80164a8:	4608      	mov	r0, r1
 80164aa:	602b      	str	r3, [r5, #0]
 80164ac:	f7ed fef4 	bl	8004298 <_sbrk>
 80164b0:	1c43      	adds	r3, r0, #1
 80164b2:	d102      	bne.n	80164ba <_sbrk_r+0x1a>
 80164b4:	682b      	ldr	r3, [r5, #0]
 80164b6:	b103      	cbz	r3, 80164ba <_sbrk_r+0x1a>
 80164b8:	6023      	str	r3, [r4, #0]
 80164ba:	bd38      	pop	{r3, r4, r5, pc}
 80164bc:	200093d8 	.word	0x200093d8

080164c0 <__sread>:
 80164c0:	b510      	push	{r4, lr}
 80164c2:	460c      	mov	r4, r1
 80164c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80164c8:	f000 f92e 	bl	8016728 <_read_r>
 80164cc:	2800      	cmp	r0, #0
 80164ce:	bfab      	itete	ge
 80164d0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80164d2:	89a3      	ldrhlt	r3, [r4, #12]
 80164d4:	181b      	addge	r3, r3, r0
 80164d6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80164da:	bfac      	ite	ge
 80164dc:	6563      	strge	r3, [r4, #84]	; 0x54
 80164de:	81a3      	strhlt	r3, [r4, #12]
 80164e0:	bd10      	pop	{r4, pc}

080164e2 <__swrite>:
 80164e2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80164e6:	461f      	mov	r7, r3
 80164e8:	898b      	ldrh	r3, [r1, #12]
 80164ea:	05db      	lsls	r3, r3, #23
 80164ec:	4605      	mov	r5, r0
 80164ee:	460c      	mov	r4, r1
 80164f0:	4616      	mov	r6, r2
 80164f2:	d505      	bpl.n	8016500 <__swrite+0x1e>
 80164f4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80164f8:	2302      	movs	r3, #2
 80164fa:	2200      	movs	r2, #0
 80164fc:	f000 f8b6 	bl	801666c <_lseek_r>
 8016500:	89a3      	ldrh	r3, [r4, #12]
 8016502:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8016506:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 801650a:	81a3      	strh	r3, [r4, #12]
 801650c:	4632      	mov	r2, r6
 801650e:	463b      	mov	r3, r7
 8016510:	4628      	mov	r0, r5
 8016512:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8016516:	f000 b835 	b.w	8016584 <_write_r>

0801651a <__sseek>:
 801651a:	b510      	push	{r4, lr}
 801651c:	460c      	mov	r4, r1
 801651e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016522:	f000 f8a3 	bl	801666c <_lseek_r>
 8016526:	1c43      	adds	r3, r0, #1
 8016528:	89a3      	ldrh	r3, [r4, #12]
 801652a:	bf15      	itete	ne
 801652c:	6560      	strne	r0, [r4, #84]	; 0x54
 801652e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8016532:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8016536:	81a3      	strheq	r3, [r4, #12]
 8016538:	bf18      	it	ne
 801653a:	81a3      	strhne	r3, [r4, #12]
 801653c:	bd10      	pop	{r4, pc}

0801653e <__sclose>:
 801653e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8016542:	f000 b84f 	b.w	80165e4 <_close_r>

08016546 <strncmp>:
 8016546:	b510      	push	{r4, lr}
 8016548:	b16a      	cbz	r2, 8016566 <strncmp+0x20>
 801654a:	3901      	subs	r1, #1
 801654c:	1884      	adds	r4, r0, r2
 801654e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8016552:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8016556:	4293      	cmp	r3, r2
 8016558:	d103      	bne.n	8016562 <strncmp+0x1c>
 801655a:	42a0      	cmp	r0, r4
 801655c:	d001      	beq.n	8016562 <strncmp+0x1c>
 801655e:	2b00      	cmp	r3, #0
 8016560:	d1f5      	bne.n	801654e <strncmp+0x8>
 8016562:	1a98      	subs	r0, r3, r2
 8016564:	bd10      	pop	{r4, pc}
 8016566:	4610      	mov	r0, r2
 8016568:	e7fc      	b.n	8016564 <strncmp+0x1e>

0801656a <__ascii_wctomb>:
 801656a:	b149      	cbz	r1, 8016580 <__ascii_wctomb+0x16>
 801656c:	2aff      	cmp	r2, #255	; 0xff
 801656e:	bf85      	ittet	hi
 8016570:	238a      	movhi	r3, #138	; 0x8a
 8016572:	6003      	strhi	r3, [r0, #0]
 8016574:	700a      	strbls	r2, [r1, #0]
 8016576:	f04f 30ff 	movhi.w	r0, #4294967295
 801657a:	bf98      	it	ls
 801657c:	2001      	movls	r0, #1
 801657e:	4770      	bx	lr
 8016580:	4608      	mov	r0, r1
 8016582:	4770      	bx	lr

08016584 <_write_r>:
 8016584:	b538      	push	{r3, r4, r5, lr}
 8016586:	4d07      	ldr	r5, [pc, #28]	; (80165a4 <_write_r+0x20>)
 8016588:	4604      	mov	r4, r0
 801658a:	4608      	mov	r0, r1
 801658c:	4611      	mov	r1, r2
 801658e:	2200      	movs	r2, #0
 8016590:	602a      	str	r2, [r5, #0]
 8016592:	461a      	mov	r2, r3
 8016594:	f7ed fe2f 	bl	80041f6 <_write>
 8016598:	1c43      	adds	r3, r0, #1
 801659a:	d102      	bne.n	80165a2 <_write_r+0x1e>
 801659c:	682b      	ldr	r3, [r5, #0]
 801659e:	b103      	cbz	r3, 80165a2 <_write_r+0x1e>
 80165a0:	6023      	str	r3, [r4, #0]
 80165a2:	bd38      	pop	{r3, r4, r5, pc}
 80165a4:	200093d8 	.word	0x200093d8

080165a8 <__assert_func>:
 80165a8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80165aa:	4614      	mov	r4, r2
 80165ac:	461a      	mov	r2, r3
 80165ae:	4b09      	ldr	r3, [pc, #36]	; (80165d4 <__assert_func+0x2c>)
 80165b0:	681b      	ldr	r3, [r3, #0]
 80165b2:	4605      	mov	r5, r0
 80165b4:	68d8      	ldr	r0, [r3, #12]
 80165b6:	b14c      	cbz	r4, 80165cc <__assert_func+0x24>
 80165b8:	4b07      	ldr	r3, [pc, #28]	; (80165d8 <__assert_func+0x30>)
 80165ba:	9100      	str	r1, [sp, #0]
 80165bc:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80165c0:	4906      	ldr	r1, [pc, #24]	; (80165dc <__assert_func+0x34>)
 80165c2:	462b      	mov	r3, r5
 80165c4:	f000 f81e 	bl	8016604 <fiprintf>
 80165c8:	f000 f8c0 	bl	801674c <abort>
 80165cc:	4b04      	ldr	r3, [pc, #16]	; (80165e0 <__assert_func+0x38>)
 80165ce:	461c      	mov	r4, r3
 80165d0:	e7f3      	b.n	80165ba <__assert_func+0x12>
 80165d2:	bf00      	nop
 80165d4:	20000020 	.word	0x20000020
 80165d8:	0801871d 	.word	0x0801871d
 80165dc:	0801872a 	.word	0x0801872a
 80165e0:	08018758 	.word	0x08018758

080165e4 <_close_r>:
 80165e4:	b538      	push	{r3, r4, r5, lr}
 80165e6:	4d06      	ldr	r5, [pc, #24]	; (8016600 <_close_r+0x1c>)
 80165e8:	2300      	movs	r3, #0
 80165ea:	4604      	mov	r4, r0
 80165ec:	4608      	mov	r0, r1
 80165ee:	602b      	str	r3, [r5, #0]
 80165f0:	f7ed fe1d 	bl	800422e <_close>
 80165f4:	1c43      	adds	r3, r0, #1
 80165f6:	d102      	bne.n	80165fe <_close_r+0x1a>
 80165f8:	682b      	ldr	r3, [r5, #0]
 80165fa:	b103      	cbz	r3, 80165fe <_close_r+0x1a>
 80165fc:	6023      	str	r3, [r4, #0]
 80165fe:	bd38      	pop	{r3, r4, r5, pc}
 8016600:	200093d8 	.word	0x200093d8

08016604 <fiprintf>:
 8016604:	b40e      	push	{r1, r2, r3}
 8016606:	b503      	push	{r0, r1, lr}
 8016608:	4601      	mov	r1, r0
 801660a:	ab03      	add	r3, sp, #12
 801660c:	4805      	ldr	r0, [pc, #20]	; (8016624 <fiprintf+0x20>)
 801660e:	f853 2b04 	ldr.w	r2, [r3], #4
 8016612:	6800      	ldr	r0, [r0, #0]
 8016614:	9301      	str	r3, [sp, #4]
 8016616:	f7ff fdc1 	bl	801619c <_vfiprintf_r>
 801661a:	b002      	add	sp, #8
 801661c:	f85d eb04 	ldr.w	lr, [sp], #4
 8016620:	b003      	add	sp, #12
 8016622:	4770      	bx	lr
 8016624:	20000020 	.word	0x20000020

08016628 <_fstat_r>:
 8016628:	b538      	push	{r3, r4, r5, lr}
 801662a:	4d07      	ldr	r5, [pc, #28]	; (8016648 <_fstat_r+0x20>)
 801662c:	2300      	movs	r3, #0
 801662e:	4604      	mov	r4, r0
 8016630:	4608      	mov	r0, r1
 8016632:	4611      	mov	r1, r2
 8016634:	602b      	str	r3, [r5, #0]
 8016636:	f7ed fe06 	bl	8004246 <_fstat>
 801663a:	1c43      	adds	r3, r0, #1
 801663c:	d102      	bne.n	8016644 <_fstat_r+0x1c>
 801663e:	682b      	ldr	r3, [r5, #0]
 8016640:	b103      	cbz	r3, 8016644 <_fstat_r+0x1c>
 8016642:	6023      	str	r3, [r4, #0]
 8016644:	bd38      	pop	{r3, r4, r5, pc}
 8016646:	bf00      	nop
 8016648:	200093d8 	.word	0x200093d8

0801664c <_isatty_r>:
 801664c:	b538      	push	{r3, r4, r5, lr}
 801664e:	4d06      	ldr	r5, [pc, #24]	; (8016668 <_isatty_r+0x1c>)
 8016650:	2300      	movs	r3, #0
 8016652:	4604      	mov	r4, r0
 8016654:	4608      	mov	r0, r1
 8016656:	602b      	str	r3, [r5, #0]
 8016658:	f7ed fe05 	bl	8004266 <_isatty>
 801665c:	1c43      	adds	r3, r0, #1
 801665e:	d102      	bne.n	8016666 <_isatty_r+0x1a>
 8016660:	682b      	ldr	r3, [r5, #0]
 8016662:	b103      	cbz	r3, 8016666 <_isatty_r+0x1a>
 8016664:	6023      	str	r3, [r4, #0]
 8016666:	bd38      	pop	{r3, r4, r5, pc}
 8016668:	200093d8 	.word	0x200093d8

0801666c <_lseek_r>:
 801666c:	b538      	push	{r3, r4, r5, lr}
 801666e:	4d07      	ldr	r5, [pc, #28]	; (801668c <_lseek_r+0x20>)
 8016670:	4604      	mov	r4, r0
 8016672:	4608      	mov	r0, r1
 8016674:	4611      	mov	r1, r2
 8016676:	2200      	movs	r2, #0
 8016678:	602a      	str	r2, [r5, #0]
 801667a:	461a      	mov	r2, r3
 801667c:	f7ed fdfe 	bl	800427c <_lseek>
 8016680:	1c43      	adds	r3, r0, #1
 8016682:	d102      	bne.n	801668a <_lseek_r+0x1e>
 8016684:	682b      	ldr	r3, [r5, #0]
 8016686:	b103      	cbz	r3, 801668a <_lseek_r+0x1e>
 8016688:	6023      	str	r3, [r4, #0]
 801668a:	bd38      	pop	{r3, r4, r5, pc}
 801668c:	200093d8 	.word	0x200093d8

08016690 <memmove>:
 8016690:	4288      	cmp	r0, r1
 8016692:	b510      	push	{r4, lr}
 8016694:	eb01 0402 	add.w	r4, r1, r2
 8016698:	d902      	bls.n	80166a0 <memmove+0x10>
 801669a:	4284      	cmp	r4, r0
 801669c:	4623      	mov	r3, r4
 801669e:	d807      	bhi.n	80166b0 <memmove+0x20>
 80166a0:	1e43      	subs	r3, r0, #1
 80166a2:	42a1      	cmp	r1, r4
 80166a4:	d008      	beq.n	80166b8 <memmove+0x28>
 80166a6:	f811 2b01 	ldrb.w	r2, [r1], #1
 80166aa:	f803 2f01 	strb.w	r2, [r3, #1]!
 80166ae:	e7f8      	b.n	80166a2 <memmove+0x12>
 80166b0:	4402      	add	r2, r0
 80166b2:	4601      	mov	r1, r0
 80166b4:	428a      	cmp	r2, r1
 80166b6:	d100      	bne.n	80166ba <memmove+0x2a>
 80166b8:	bd10      	pop	{r4, pc}
 80166ba:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80166be:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80166c2:	e7f7      	b.n	80166b4 <memmove+0x24>

080166c4 <__malloc_lock>:
 80166c4:	4801      	ldr	r0, [pc, #4]	; (80166cc <__malloc_lock+0x8>)
 80166c6:	f7fe bdee 	b.w	80152a6 <__retarget_lock_acquire_recursive>
 80166ca:	bf00      	nop
 80166cc:	200093d0 	.word	0x200093d0

080166d0 <__malloc_unlock>:
 80166d0:	4801      	ldr	r0, [pc, #4]	; (80166d8 <__malloc_unlock+0x8>)
 80166d2:	f7fe bde9 	b.w	80152a8 <__retarget_lock_release_recursive>
 80166d6:	bf00      	nop
 80166d8:	200093d0 	.word	0x200093d0

080166dc <_realloc_r>:
 80166dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80166de:	4607      	mov	r7, r0
 80166e0:	4614      	mov	r4, r2
 80166e2:	460e      	mov	r6, r1
 80166e4:	b921      	cbnz	r1, 80166f0 <_realloc_r+0x14>
 80166e6:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 80166ea:	4611      	mov	r1, r2
 80166ec:	f7ff bb76 	b.w	8015ddc <_malloc_r>
 80166f0:	b922      	cbnz	r2, 80166fc <_realloc_r+0x20>
 80166f2:	f7ff fb23 	bl	8015d3c <_free_r>
 80166f6:	4625      	mov	r5, r4
 80166f8:	4628      	mov	r0, r5
 80166fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80166fc:	f000 f82d 	bl	801675a <_malloc_usable_size_r>
 8016700:	42a0      	cmp	r0, r4
 8016702:	d20f      	bcs.n	8016724 <_realloc_r+0x48>
 8016704:	4621      	mov	r1, r4
 8016706:	4638      	mov	r0, r7
 8016708:	f7ff fb68 	bl	8015ddc <_malloc_r>
 801670c:	4605      	mov	r5, r0
 801670e:	2800      	cmp	r0, #0
 8016710:	d0f2      	beq.n	80166f8 <_realloc_r+0x1c>
 8016712:	4631      	mov	r1, r6
 8016714:	4622      	mov	r2, r4
 8016716:	f7fb fa87 	bl	8011c28 <memcpy>
 801671a:	4631      	mov	r1, r6
 801671c:	4638      	mov	r0, r7
 801671e:	f7ff fb0d 	bl	8015d3c <_free_r>
 8016722:	e7e9      	b.n	80166f8 <_realloc_r+0x1c>
 8016724:	4635      	mov	r5, r6
 8016726:	e7e7      	b.n	80166f8 <_realloc_r+0x1c>

08016728 <_read_r>:
 8016728:	b538      	push	{r3, r4, r5, lr}
 801672a:	4d07      	ldr	r5, [pc, #28]	; (8016748 <_read_r+0x20>)
 801672c:	4604      	mov	r4, r0
 801672e:	4608      	mov	r0, r1
 8016730:	4611      	mov	r1, r2
 8016732:	2200      	movs	r2, #0
 8016734:	602a      	str	r2, [r5, #0]
 8016736:	461a      	mov	r2, r3
 8016738:	f7ed fd40 	bl	80041bc <_read>
 801673c:	1c43      	adds	r3, r0, #1
 801673e:	d102      	bne.n	8016746 <_read_r+0x1e>
 8016740:	682b      	ldr	r3, [r5, #0]
 8016742:	b103      	cbz	r3, 8016746 <_read_r+0x1e>
 8016744:	6023      	str	r3, [r4, #0]
 8016746:	bd38      	pop	{r3, r4, r5, pc}
 8016748:	200093d8 	.word	0x200093d8

0801674c <abort>:
 801674c:	b508      	push	{r3, lr}
 801674e:	2006      	movs	r0, #6
 8016750:	f000 f834 	bl	80167bc <raise>
 8016754:	2001      	movs	r0, #1
 8016756:	f7ed fd27 	bl	80041a8 <_exit>

0801675a <_malloc_usable_size_r>:
 801675a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801675e:	1f18      	subs	r0, r3, #4
 8016760:	2b00      	cmp	r3, #0
 8016762:	bfbc      	itt	lt
 8016764:	580b      	ldrlt	r3, [r1, r0]
 8016766:	18c0      	addlt	r0, r0, r3
 8016768:	4770      	bx	lr

0801676a <_raise_r>:
 801676a:	291f      	cmp	r1, #31
 801676c:	b538      	push	{r3, r4, r5, lr}
 801676e:	4604      	mov	r4, r0
 8016770:	460d      	mov	r5, r1
 8016772:	d904      	bls.n	801677e <_raise_r+0x14>
 8016774:	2316      	movs	r3, #22
 8016776:	6003      	str	r3, [r0, #0]
 8016778:	f04f 30ff 	mov.w	r0, #4294967295
 801677c:	bd38      	pop	{r3, r4, r5, pc}
 801677e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8016780:	b112      	cbz	r2, 8016788 <_raise_r+0x1e>
 8016782:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8016786:	b94b      	cbnz	r3, 801679c <_raise_r+0x32>
 8016788:	4620      	mov	r0, r4
 801678a:	f000 f831 	bl	80167f0 <_getpid_r>
 801678e:	462a      	mov	r2, r5
 8016790:	4601      	mov	r1, r0
 8016792:	4620      	mov	r0, r4
 8016794:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8016798:	f000 b818 	b.w	80167cc <_kill_r>
 801679c:	2b01      	cmp	r3, #1
 801679e:	d00a      	beq.n	80167b6 <_raise_r+0x4c>
 80167a0:	1c59      	adds	r1, r3, #1
 80167a2:	d103      	bne.n	80167ac <_raise_r+0x42>
 80167a4:	2316      	movs	r3, #22
 80167a6:	6003      	str	r3, [r0, #0]
 80167a8:	2001      	movs	r0, #1
 80167aa:	e7e7      	b.n	801677c <_raise_r+0x12>
 80167ac:	2400      	movs	r4, #0
 80167ae:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80167b2:	4628      	mov	r0, r5
 80167b4:	4798      	blx	r3
 80167b6:	2000      	movs	r0, #0
 80167b8:	e7e0      	b.n	801677c <_raise_r+0x12>
	...

080167bc <raise>:
 80167bc:	4b02      	ldr	r3, [pc, #8]	; (80167c8 <raise+0xc>)
 80167be:	4601      	mov	r1, r0
 80167c0:	6818      	ldr	r0, [r3, #0]
 80167c2:	f7ff bfd2 	b.w	801676a <_raise_r>
 80167c6:	bf00      	nop
 80167c8:	20000020 	.word	0x20000020

080167cc <_kill_r>:
 80167cc:	b538      	push	{r3, r4, r5, lr}
 80167ce:	4d07      	ldr	r5, [pc, #28]	; (80167ec <_kill_r+0x20>)
 80167d0:	2300      	movs	r3, #0
 80167d2:	4604      	mov	r4, r0
 80167d4:	4608      	mov	r0, r1
 80167d6:	4611      	mov	r1, r2
 80167d8:	602b      	str	r3, [r5, #0]
 80167da:	f7ed fcd5 	bl	8004188 <_kill>
 80167de:	1c43      	adds	r3, r0, #1
 80167e0:	d102      	bne.n	80167e8 <_kill_r+0x1c>
 80167e2:	682b      	ldr	r3, [r5, #0]
 80167e4:	b103      	cbz	r3, 80167e8 <_kill_r+0x1c>
 80167e6:	6023      	str	r3, [r4, #0]
 80167e8:	bd38      	pop	{r3, r4, r5, pc}
 80167ea:	bf00      	nop
 80167ec:	200093d8 	.word	0x200093d8

080167f0 <_getpid_r>:
 80167f0:	f7ed bcc2 	b.w	8004178 <_getpid>
 80167f4:	0000      	movs	r0, r0
	...

080167f8 <cos>:
 80167f8:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80167fa:	ec53 2b10 	vmov	r2, r3, d0
 80167fe:	4824      	ldr	r0, [pc, #144]	; (8016890 <cos+0x98>)
 8016800:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 8016804:	4281      	cmp	r1, r0
 8016806:	dc06      	bgt.n	8016816 <cos+0x1e>
 8016808:	ed9f 1b1f 	vldr	d1, [pc, #124]	; 8016888 <cos+0x90>
 801680c:	f000 fb8c 	bl	8016f28 <__kernel_cos>
 8016810:	ec51 0b10 	vmov	r0, r1, d0
 8016814:	e007      	b.n	8016826 <cos+0x2e>
 8016816:	481f      	ldr	r0, [pc, #124]	; (8016894 <cos+0x9c>)
 8016818:	4281      	cmp	r1, r0
 801681a:	dd09      	ble.n	8016830 <cos+0x38>
 801681c:	ee10 0a10 	vmov	r0, s0
 8016820:	4619      	mov	r1, r3
 8016822:	f7e9 fd59 	bl	80002d8 <__aeabi_dsub>
 8016826:	ec41 0b10 	vmov	d0, r0, r1
 801682a:	b005      	add	sp, #20
 801682c:	f85d fb04 	ldr.w	pc, [sp], #4
 8016830:	4668      	mov	r0, sp
 8016832:	f000 f8b9 	bl	80169a8 <__ieee754_rem_pio2>
 8016836:	f000 0003 	and.w	r0, r0, #3
 801683a:	2801      	cmp	r0, #1
 801683c:	d007      	beq.n	801684e <cos+0x56>
 801683e:	2802      	cmp	r0, #2
 8016840:	d012      	beq.n	8016868 <cos+0x70>
 8016842:	b9c0      	cbnz	r0, 8016876 <cos+0x7e>
 8016844:	ed9d 1b02 	vldr	d1, [sp, #8]
 8016848:	ed9d 0b00 	vldr	d0, [sp]
 801684c:	e7de      	b.n	801680c <cos+0x14>
 801684e:	ed9d 1b02 	vldr	d1, [sp, #8]
 8016852:	ed9d 0b00 	vldr	d0, [sp]
 8016856:	f000 ff6f 	bl	8017738 <__kernel_sin>
 801685a:	ec53 2b10 	vmov	r2, r3, d0
 801685e:	ee10 0a10 	vmov	r0, s0
 8016862:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 8016866:	e7de      	b.n	8016826 <cos+0x2e>
 8016868:	ed9d 1b02 	vldr	d1, [sp, #8]
 801686c:	ed9d 0b00 	vldr	d0, [sp]
 8016870:	f000 fb5a 	bl	8016f28 <__kernel_cos>
 8016874:	e7f1      	b.n	801685a <cos+0x62>
 8016876:	ed9d 1b02 	vldr	d1, [sp, #8]
 801687a:	ed9d 0b00 	vldr	d0, [sp]
 801687e:	2001      	movs	r0, #1
 8016880:	f000 ff5a 	bl	8017738 <__kernel_sin>
 8016884:	e7c4      	b.n	8016810 <cos+0x18>
 8016886:	bf00      	nop
	...
 8016890:	3fe921fb 	.word	0x3fe921fb
 8016894:	7fefffff 	.word	0x7fefffff

08016898 <sin>:
 8016898:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801689a:	ec53 2b10 	vmov	r2, r3, d0
 801689e:	4826      	ldr	r0, [pc, #152]	; (8016938 <sin+0xa0>)
 80168a0:	f023 4100 	bic.w	r1, r3, #2147483648	; 0x80000000
 80168a4:	4281      	cmp	r1, r0
 80168a6:	dc07      	bgt.n	80168b8 <sin+0x20>
 80168a8:	ed9f 1b21 	vldr	d1, [pc, #132]	; 8016930 <sin+0x98>
 80168ac:	2000      	movs	r0, #0
 80168ae:	f000 ff43 	bl	8017738 <__kernel_sin>
 80168b2:	ec51 0b10 	vmov	r0, r1, d0
 80168b6:	e007      	b.n	80168c8 <sin+0x30>
 80168b8:	4820      	ldr	r0, [pc, #128]	; (801693c <sin+0xa4>)
 80168ba:	4281      	cmp	r1, r0
 80168bc:	dd09      	ble.n	80168d2 <sin+0x3a>
 80168be:	ee10 0a10 	vmov	r0, s0
 80168c2:	4619      	mov	r1, r3
 80168c4:	f7e9 fd08 	bl	80002d8 <__aeabi_dsub>
 80168c8:	ec41 0b10 	vmov	d0, r0, r1
 80168cc:	b005      	add	sp, #20
 80168ce:	f85d fb04 	ldr.w	pc, [sp], #4
 80168d2:	4668      	mov	r0, sp
 80168d4:	f000 f868 	bl	80169a8 <__ieee754_rem_pio2>
 80168d8:	f000 0003 	and.w	r0, r0, #3
 80168dc:	2801      	cmp	r0, #1
 80168de:	d008      	beq.n	80168f2 <sin+0x5a>
 80168e0:	2802      	cmp	r0, #2
 80168e2:	d00d      	beq.n	8016900 <sin+0x68>
 80168e4:	b9d0      	cbnz	r0, 801691c <sin+0x84>
 80168e6:	ed9d 1b02 	vldr	d1, [sp, #8]
 80168ea:	ed9d 0b00 	vldr	d0, [sp]
 80168ee:	2001      	movs	r0, #1
 80168f0:	e7dd      	b.n	80168ae <sin+0x16>
 80168f2:	ed9d 1b02 	vldr	d1, [sp, #8]
 80168f6:	ed9d 0b00 	vldr	d0, [sp]
 80168fa:	f000 fb15 	bl	8016f28 <__kernel_cos>
 80168fe:	e7d8      	b.n	80168b2 <sin+0x1a>
 8016900:	ed9d 1b02 	vldr	d1, [sp, #8]
 8016904:	ed9d 0b00 	vldr	d0, [sp]
 8016908:	2001      	movs	r0, #1
 801690a:	f000 ff15 	bl	8017738 <__kernel_sin>
 801690e:	ec53 2b10 	vmov	r2, r3, d0
 8016912:	ee10 0a10 	vmov	r0, s0
 8016916:	f103 4100 	add.w	r1, r3, #2147483648	; 0x80000000
 801691a:	e7d5      	b.n	80168c8 <sin+0x30>
 801691c:	ed9d 1b02 	vldr	d1, [sp, #8]
 8016920:	ed9d 0b00 	vldr	d0, [sp]
 8016924:	f000 fb00 	bl	8016f28 <__kernel_cos>
 8016928:	e7f1      	b.n	801690e <sin+0x76>
 801692a:	bf00      	nop
 801692c:	f3af 8000 	nop.w
	...
 8016938:	3fe921fb 	.word	0x3fe921fb
 801693c:	7fefffff 	.word	0x7fefffff

08016940 <sqrt>:
 8016940:	b538      	push	{r3, r4, r5, lr}
 8016942:	ed2d 8b02 	vpush	{d8}
 8016946:	ec55 4b10 	vmov	r4, r5, d0
 801694a:	f000 fa37 	bl	8016dbc <__ieee754_sqrt>
 801694e:	4b15      	ldr	r3, [pc, #84]	; (80169a4 <sqrt+0x64>)
 8016950:	eeb0 8a40 	vmov.f32	s16, s0
 8016954:	eef0 8a60 	vmov.f32	s17, s1
 8016958:	f993 3000 	ldrsb.w	r3, [r3]
 801695c:	3301      	adds	r3, #1
 801695e:	d019      	beq.n	8016994 <sqrt+0x54>
 8016960:	4622      	mov	r2, r4
 8016962:	462b      	mov	r3, r5
 8016964:	4620      	mov	r0, r4
 8016966:	4629      	mov	r1, r5
 8016968:	f7ea f908 	bl	8000b7c <__aeabi_dcmpun>
 801696c:	b990      	cbnz	r0, 8016994 <sqrt+0x54>
 801696e:	2200      	movs	r2, #0
 8016970:	2300      	movs	r3, #0
 8016972:	4620      	mov	r0, r4
 8016974:	4629      	mov	r1, r5
 8016976:	f7ea f8d9 	bl	8000b2c <__aeabi_dcmplt>
 801697a:	b158      	cbz	r0, 8016994 <sqrt+0x54>
 801697c:	f7fb f92a 	bl	8011bd4 <__errno>
 8016980:	2321      	movs	r3, #33	; 0x21
 8016982:	6003      	str	r3, [r0, #0]
 8016984:	2200      	movs	r2, #0
 8016986:	2300      	movs	r3, #0
 8016988:	4610      	mov	r0, r2
 801698a:	4619      	mov	r1, r3
 801698c:	f7e9 ff86 	bl	800089c <__aeabi_ddiv>
 8016990:	ec41 0b18 	vmov	d8, r0, r1
 8016994:	eeb0 0a48 	vmov.f32	s0, s16
 8016998:	eef0 0a68 	vmov.f32	s1, s17
 801699c:	ecbd 8b02 	vpop	{d8}
 80169a0:	bd38      	pop	{r3, r4, r5, pc}
 80169a2:	bf00      	nop
 80169a4:	200001f4 	.word	0x200001f4

080169a8 <__ieee754_rem_pio2>:
 80169a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80169ac:	ed2d 8b02 	vpush	{d8}
 80169b0:	ec55 4b10 	vmov	r4, r5, d0
 80169b4:	4bca      	ldr	r3, [pc, #808]	; (8016ce0 <__ieee754_rem_pio2+0x338>)
 80169b6:	b08b      	sub	sp, #44	; 0x2c
 80169b8:	f025 4800 	bic.w	r8, r5, #2147483648	; 0x80000000
 80169bc:	4598      	cmp	r8, r3
 80169be:	4682      	mov	sl, r0
 80169c0:	9502      	str	r5, [sp, #8]
 80169c2:	dc08      	bgt.n	80169d6 <__ieee754_rem_pio2+0x2e>
 80169c4:	2200      	movs	r2, #0
 80169c6:	2300      	movs	r3, #0
 80169c8:	ed80 0b00 	vstr	d0, [r0]
 80169cc:	e9c0 2302 	strd	r2, r3, [r0, #8]
 80169d0:	f04f 0b00 	mov.w	fp, #0
 80169d4:	e028      	b.n	8016a28 <__ieee754_rem_pio2+0x80>
 80169d6:	4bc3      	ldr	r3, [pc, #780]	; (8016ce4 <__ieee754_rem_pio2+0x33c>)
 80169d8:	4598      	cmp	r8, r3
 80169da:	dc78      	bgt.n	8016ace <__ieee754_rem_pio2+0x126>
 80169dc:	9b02      	ldr	r3, [sp, #8]
 80169de:	4ec2      	ldr	r6, [pc, #776]	; (8016ce8 <__ieee754_rem_pio2+0x340>)
 80169e0:	2b00      	cmp	r3, #0
 80169e2:	ee10 0a10 	vmov	r0, s0
 80169e6:	a3b0      	add	r3, pc, #704	; (adr r3, 8016ca8 <__ieee754_rem_pio2+0x300>)
 80169e8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80169ec:	4629      	mov	r1, r5
 80169ee:	dd39      	ble.n	8016a64 <__ieee754_rem_pio2+0xbc>
 80169f0:	f7e9 fc72 	bl	80002d8 <__aeabi_dsub>
 80169f4:	45b0      	cmp	r8, r6
 80169f6:	4604      	mov	r4, r0
 80169f8:	460d      	mov	r5, r1
 80169fa:	d01b      	beq.n	8016a34 <__ieee754_rem_pio2+0x8c>
 80169fc:	a3ac      	add	r3, pc, #688	; (adr r3, 8016cb0 <__ieee754_rem_pio2+0x308>)
 80169fe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a02:	f7e9 fc69 	bl	80002d8 <__aeabi_dsub>
 8016a06:	4602      	mov	r2, r0
 8016a08:	460b      	mov	r3, r1
 8016a0a:	e9ca 2300 	strd	r2, r3, [sl]
 8016a0e:	4620      	mov	r0, r4
 8016a10:	4629      	mov	r1, r5
 8016a12:	f7e9 fc61 	bl	80002d8 <__aeabi_dsub>
 8016a16:	a3a6      	add	r3, pc, #664	; (adr r3, 8016cb0 <__ieee754_rem_pio2+0x308>)
 8016a18:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a1c:	f7e9 fc5c 	bl	80002d8 <__aeabi_dsub>
 8016a20:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8016a24:	f04f 0b01 	mov.w	fp, #1
 8016a28:	4658      	mov	r0, fp
 8016a2a:	b00b      	add	sp, #44	; 0x2c
 8016a2c:	ecbd 8b02 	vpop	{d8}
 8016a30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8016a34:	a3a0      	add	r3, pc, #640	; (adr r3, 8016cb8 <__ieee754_rem_pio2+0x310>)
 8016a36:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a3a:	f7e9 fc4d 	bl	80002d8 <__aeabi_dsub>
 8016a3e:	a3a0      	add	r3, pc, #640	; (adr r3, 8016cc0 <__ieee754_rem_pio2+0x318>)
 8016a40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a44:	4604      	mov	r4, r0
 8016a46:	460d      	mov	r5, r1
 8016a48:	f7e9 fc46 	bl	80002d8 <__aeabi_dsub>
 8016a4c:	4602      	mov	r2, r0
 8016a4e:	460b      	mov	r3, r1
 8016a50:	e9ca 2300 	strd	r2, r3, [sl]
 8016a54:	4620      	mov	r0, r4
 8016a56:	4629      	mov	r1, r5
 8016a58:	f7e9 fc3e 	bl	80002d8 <__aeabi_dsub>
 8016a5c:	a398      	add	r3, pc, #608	; (adr r3, 8016cc0 <__ieee754_rem_pio2+0x318>)
 8016a5e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a62:	e7db      	b.n	8016a1c <__ieee754_rem_pio2+0x74>
 8016a64:	f7e9 fc3a 	bl	80002dc <__adddf3>
 8016a68:	45b0      	cmp	r8, r6
 8016a6a:	4604      	mov	r4, r0
 8016a6c:	460d      	mov	r5, r1
 8016a6e:	d016      	beq.n	8016a9e <__ieee754_rem_pio2+0xf6>
 8016a70:	a38f      	add	r3, pc, #572	; (adr r3, 8016cb0 <__ieee754_rem_pio2+0x308>)
 8016a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a76:	f7e9 fc31 	bl	80002dc <__adddf3>
 8016a7a:	4602      	mov	r2, r0
 8016a7c:	460b      	mov	r3, r1
 8016a7e:	e9ca 2300 	strd	r2, r3, [sl]
 8016a82:	4620      	mov	r0, r4
 8016a84:	4629      	mov	r1, r5
 8016a86:	f7e9 fc27 	bl	80002d8 <__aeabi_dsub>
 8016a8a:	a389      	add	r3, pc, #548	; (adr r3, 8016cb0 <__ieee754_rem_pio2+0x308>)
 8016a8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016a90:	f7e9 fc24 	bl	80002dc <__adddf3>
 8016a94:	f04f 3bff 	mov.w	fp, #4294967295
 8016a98:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8016a9c:	e7c4      	b.n	8016a28 <__ieee754_rem_pio2+0x80>
 8016a9e:	a386      	add	r3, pc, #536	; (adr r3, 8016cb8 <__ieee754_rem_pio2+0x310>)
 8016aa0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016aa4:	f7e9 fc1a 	bl	80002dc <__adddf3>
 8016aa8:	a385      	add	r3, pc, #532	; (adr r3, 8016cc0 <__ieee754_rem_pio2+0x318>)
 8016aaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016aae:	4604      	mov	r4, r0
 8016ab0:	460d      	mov	r5, r1
 8016ab2:	f7e9 fc13 	bl	80002dc <__adddf3>
 8016ab6:	4602      	mov	r2, r0
 8016ab8:	460b      	mov	r3, r1
 8016aba:	e9ca 2300 	strd	r2, r3, [sl]
 8016abe:	4620      	mov	r0, r4
 8016ac0:	4629      	mov	r1, r5
 8016ac2:	f7e9 fc09 	bl	80002d8 <__aeabi_dsub>
 8016ac6:	a37e      	add	r3, pc, #504	; (adr r3, 8016cc0 <__ieee754_rem_pio2+0x318>)
 8016ac8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016acc:	e7e0      	b.n	8016a90 <__ieee754_rem_pio2+0xe8>
 8016ace:	4b87      	ldr	r3, [pc, #540]	; (8016cec <__ieee754_rem_pio2+0x344>)
 8016ad0:	4598      	cmp	r8, r3
 8016ad2:	f300 80d9 	bgt.w	8016c88 <__ieee754_rem_pio2+0x2e0>
 8016ad6:	f000 feed 	bl	80178b4 <fabs>
 8016ada:	ec55 4b10 	vmov	r4, r5, d0
 8016ade:	ee10 0a10 	vmov	r0, s0
 8016ae2:	a379      	add	r3, pc, #484	; (adr r3, 8016cc8 <__ieee754_rem_pio2+0x320>)
 8016ae4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016ae8:	4629      	mov	r1, r5
 8016aea:	f7e9 fdad 	bl	8000648 <__aeabi_dmul>
 8016aee:	4b80      	ldr	r3, [pc, #512]	; (8016cf0 <__ieee754_rem_pio2+0x348>)
 8016af0:	2200      	movs	r2, #0
 8016af2:	f7e9 fbf3 	bl	80002dc <__adddf3>
 8016af6:	f7ea f857 	bl	8000ba8 <__aeabi_d2iz>
 8016afa:	4683      	mov	fp, r0
 8016afc:	f7e9 fd3a 	bl	8000574 <__aeabi_i2d>
 8016b00:	4602      	mov	r2, r0
 8016b02:	460b      	mov	r3, r1
 8016b04:	ec43 2b18 	vmov	d8, r2, r3
 8016b08:	a367      	add	r3, pc, #412	; (adr r3, 8016ca8 <__ieee754_rem_pio2+0x300>)
 8016b0a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b0e:	f7e9 fd9b 	bl	8000648 <__aeabi_dmul>
 8016b12:	4602      	mov	r2, r0
 8016b14:	460b      	mov	r3, r1
 8016b16:	4620      	mov	r0, r4
 8016b18:	4629      	mov	r1, r5
 8016b1a:	f7e9 fbdd 	bl	80002d8 <__aeabi_dsub>
 8016b1e:	a364      	add	r3, pc, #400	; (adr r3, 8016cb0 <__ieee754_rem_pio2+0x308>)
 8016b20:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b24:	4606      	mov	r6, r0
 8016b26:	460f      	mov	r7, r1
 8016b28:	ec51 0b18 	vmov	r0, r1, d8
 8016b2c:	f7e9 fd8c 	bl	8000648 <__aeabi_dmul>
 8016b30:	f1bb 0f1f 	cmp.w	fp, #31
 8016b34:	4604      	mov	r4, r0
 8016b36:	460d      	mov	r5, r1
 8016b38:	dc0d      	bgt.n	8016b56 <__ieee754_rem_pio2+0x1ae>
 8016b3a:	4b6e      	ldr	r3, [pc, #440]	; (8016cf4 <__ieee754_rem_pio2+0x34c>)
 8016b3c:	f10b 32ff 	add.w	r2, fp, #4294967295
 8016b40:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8016b44:	4543      	cmp	r3, r8
 8016b46:	d006      	beq.n	8016b56 <__ieee754_rem_pio2+0x1ae>
 8016b48:	4622      	mov	r2, r4
 8016b4a:	462b      	mov	r3, r5
 8016b4c:	4630      	mov	r0, r6
 8016b4e:	4639      	mov	r1, r7
 8016b50:	f7e9 fbc2 	bl	80002d8 <__aeabi_dsub>
 8016b54:	e00f      	b.n	8016b76 <__ieee754_rem_pio2+0x1ce>
 8016b56:	462b      	mov	r3, r5
 8016b58:	4622      	mov	r2, r4
 8016b5a:	4630      	mov	r0, r6
 8016b5c:	4639      	mov	r1, r7
 8016b5e:	f7e9 fbbb 	bl	80002d8 <__aeabi_dsub>
 8016b62:	ea4f 5328 	mov.w	r3, r8, asr #20
 8016b66:	9303      	str	r3, [sp, #12]
 8016b68:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8016b6c:	ebc3 5818 	rsb	r8, r3, r8, lsr #20
 8016b70:	f1b8 0f10 	cmp.w	r8, #16
 8016b74:	dc02      	bgt.n	8016b7c <__ieee754_rem_pio2+0x1d4>
 8016b76:	e9ca 0100 	strd	r0, r1, [sl]
 8016b7a:	e039      	b.n	8016bf0 <__ieee754_rem_pio2+0x248>
 8016b7c:	a34e      	add	r3, pc, #312	; (adr r3, 8016cb8 <__ieee754_rem_pio2+0x310>)
 8016b7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016b82:	ec51 0b18 	vmov	r0, r1, d8
 8016b86:	f7e9 fd5f 	bl	8000648 <__aeabi_dmul>
 8016b8a:	4604      	mov	r4, r0
 8016b8c:	460d      	mov	r5, r1
 8016b8e:	4602      	mov	r2, r0
 8016b90:	460b      	mov	r3, r1
 8016b92:	4630      	mov	r0, r6
 8016b94:	4639      	mov	r1, r7
 8016b96:	f7e9 fb9f 	bl	80002d8 <__aeabi_dsub>
 8016b9a:	4602      	mov	r2, r0
 8016b9c:	460b      	mov	r3, r1
 8016b9e:	4680      	mov	r8, r0
 8016ba0:	4689      	mov	r9, r1
 8016ba2:	4630      	mov	r0, r6
 8016ba4:	4639      	mov	r1, r7
 8016ba6:	f7e9 fb97 	bl	80002d8 <__aeabi_dsub>
 8016baa:	4622      	mov	r2, r4
 8016bac:	462b      	mov	r3, r5
 8016bae:	f7e9 fb93 	bl	80002d8 <__aeabi_dsub>
 8016bb2:	a343      	add	r3, pc, #268	; (adr r3, 8016cc0 <__ieee754_rem_pio2+0x318>)
 8016bb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016bb8:	4604      	mov	r4, r0
 8016bba:	460d      	mov	r5, r1
 8016bbc:	ec51 0b18 	vmov	r0, r1, d8
 8016bc0:	f7e9 fd42 	bl	8000648 <__aeabi_dmul>
 8016bc4:	4622      	mov	r2, r4
 8016bc6:	462b      	mov	r3, r5
 8016bc8:	f7e9 fb86 	bl	80002d8 <__aeabi_dsub>
 8016bcc:	4602      	mov	r2, r0
 8016bce:	460b      	mov	r3, r1
 8016bd0:	4604      	mov	r4, r0
 8016bd2:	460d      	mov	r5, r1
 8016bd4:	4640      	mov	r0, r8
 8016bd6:	4649      	mov	r1, r9
 8016bd8:	f7e9 fb7e 	bl	80002d8 <__aeabi_dsub>
 8016bdc:	9a03      	ldr	r2, [sp, #12]
 8016bde:	f3c1 530a 	ubfx	r3, r1, #20, #11
 8016be2:	1ad3      	subs	r3, r2, r3
 8016be4:	2b31      	cmp	r3, #49	; 0x31
 8016be6:	dc24      	bgt.n	8016c32 <__ieee754_rem_pio2+0x28a>
 8016be8:	e9ca 0100 	strd	r0, r1, [sl]
 8016bec:	4646      	mov	r6, r8
 8016bee:	464f      	mov	r7, r9
 8016bf0:	e9da 8900 	ldrd	r8, r9, [sl]
 8016bf4:	4630      	mov	r0, r6
 8016bf6:	4642      	mov	r2, r8
 8016bf8:	464b      	mov	r3, r9
 8016bfa:	4639      	mov	r1, r7
 8016bfc:	f7e9 fb6c 	bl	80002d8 <__aeabi_dsub>
 8016c00:	462b      	mov	r3, r5
 8016c02:	4622      	mov	r2, r4
 8016c04:	f7e9 fb68 	bl	80002d8 <__aeabi_dsub>
 8016c08:	9b02      	ldr	r3, [sp, #8]
 8016c0a:	2b00      	cmp	r3, #0
 8016c0c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8016c10:	f6bf af0a 	bge.w	8016a28 <__ieee754_rem_pio2+0x80>
 8016c14:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 8016c18:	f8ca 3004 	str.w	r3, [sl, #4]
 8016c1c:	f8ca 8000 	str.w	r8, [sl]
 8016c20:	f8ca 0008 	str.w	r0, [sl, #8]
 8016c24:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8016c28:	f8ca 300c 	str.w	r3, [sl, #12]
 8016c2c:	f1cb 0b00 	rsb	fp, fp, #0
 8016c30:	e6fa      	b.n	8016a28 <__ieee754_rem_pio2+0x80>
 8016c32:	a327      	add	r3, pc, #156	; (adr r3, 8016cd0 <__ieee754_rem_pio2+0x328>)
 8016c34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c38:	ec51 0b18 	vmov	r0, r1, d8
 8016c3c:	f7e9 fd04 	bl	8000648 <__aeabi_dmul>
 8016c40:	4604      	mov	r4, r0
 8016c42:	460d      	mov	r5, r1
 8016c44:	4602      	mov	r2, r0
 8016c46:	460b      	mov	r3, r1
 8016c48:	4640      	mov	r0, r8
 8016c4a:	4649      	mov	r1, r9
 8016c4c:	f7e9 fb44 	bl	80002d8 <__aeabi_dsub>
 8016c50:	4602      	mov	r2, r0
 8016c52:	460b      	mov	r3, r1
 8016c54:	4606      	mov	r6, r0
 8016c56:	460f      	mov	r7, r1
 8016c58:	4640      	mov	r0, r8
 8016c5a:	4649      	mov	r1, r9
 8016c5c:	f7e9 fb3c 	bl	80002d8 <__aeabi_dsub>
 8016c60:	4622      	mov	r2, r4
 8016c62:	462b      	mov	r3, r5
 8016c64:	f7e9 fb38 	bl	80002d8 <__aeabi_dsub>
 8016c68:	a31b      	add	r3, pc, #108	; (adr r3, 8016cd8 <__ieee754_rem_pio2+0x330>)
 8016c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016c6e:	4604      	mov	r4, r0
 8016c70:	460d      	mov	r5, r1
 8016c72:	ec51 0b18 	vmov	r0, r1, d8
 8016c76:	f7e9 fce7 	bl	8000648 <__aeabi_dmul>
 8016c7a:	4622      	mov	r2, r4
 8016c7c:	462b      	mov	r3, r5
 8016c7e:	f7e9 fb2b 	bl	80002d8 <__aeabi_dsub>
 8016c82:	4604      	mov	r4, r0
 8016c84:	460d      	mov	r5, r1
 8016c86:	e75f      	b.n	8016b48 <__ieee754_rem_pio2+0x1a0>
 8016c88:	4b1b      	ldr	r3, [pc, #108]	; (8016cf8 <__ieee754_rem_pio2+0x350>)
 8016c8a:	4598      	cmp	r8, r3
 8016c8c:	dd36      	ble.n	8016cfc <__ieee754_rem_pio2+0x354>
 8016c8e:	ee10 2a10 	vmov	r2, s0
 8016c92:	462b      	mov	r3, r5
 8016c94:	4620      	mov	r0, r4
 8016c96:	4629      	mov	r1, r5
 8016c98:	f7e9 fb1e 	bl	80002d8 <__aeabi_dsub>
 8016c9c:	e9ca 0102 	strd	r0, r1, [sl, #8]
 8016ca0:	e9ca 0100 	strd	r0, r1, [sl]
 8016ca4:	e694      	b.n	80169d0 <__ieee754_rem_pio2+0x28>
 8016ca6:	bf00      	nop
 8016ca8:	54400000 	.word	0x54400000
 8016cac:	3ff921fb 	.word	0x3ff921fb
 8016cb0:	1a626331 	.word	0x1a626331
 8016cb4:	3dd0b461 	.word	0x3dd0b461
 8016cb8:	1a600000 	.word	0x1a600000
 8016cbc:	3dd0b461 	.word	0x3dd0b461
 8016cc0:	2e037073 	.word	0x2e037073
 8016cc4:	3ba3198a 	.word	0x3ba3198a
 8016cc8:	6dc9c883 	.word	0x6dc9c883
 8016ccc:	3fe45f30 	.word	0x3fe45f30
 8016cd0:	2e000000 	.word	0x2e000000
 8016cd4:	3ba3198a 	.word	0x3ba3198a
 8016cd8:	252049c1 	.word	0x252049c1
 8016cdc:	397b839a 	.word	0x397b839a
 8016ce0:	3fe921fb 	.word	0x3fe921fb
 8016ce4:	4002d97b 	.word	0x4002d97b
 8016ce8:	3ff921fb 	.word	0x3ff921fb
 8016cec:	413921fb 	.word	0x413921fb
 8016cf0:	3fe00000 	.word	0x3fe00000
 8016cf4:	0801875c 	.word	0x0801875c
 8016cf8:	7fefffff 	.word	0x7fefffff
 8016cfc:	ea4f 5428 	mov.w	r4, r8, asr #20
 8016d00:	f2a4 4416 	subw	r4, r4, #1046	; 0x416
 8016d04:	ee10 0a10 	vmov	r0, s0
 8016d08:	eba8 5104 	sub.w	r1, r8, r4, lsl #20
 8016d0c:	ee10 6a10 	vmov	r6, s0
 8016d10:	460f      	mov	r7, r1
 8016d12:	f7e9 ff49 	bl	8000ba8 <__aeabi_d2iz>
 8016d16:	f7e9 fc2d 	bl	8000574 <__aeabi_i2d>
 8016d1a:	4602      	mov	r2, r0
 8016d1c:	460b      	mov	r3, r1
 8016d1e:	4630      	mov	r0, r6
 8016d20:	4639      	mov	r1, r7
 8016d22:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8016d26:	f7e9 fad7 	bl	80002d8 <__aeabi_dsub>
 8016d2a:	4b22      	ldr	r3, [pc, #136]	; (8016db4 <__ieee754_rem_pio2+0x40c>)
 8016d2c:	2200      	movs	r2, #0
 8016d2e:	f7e9 fc8b 	bl	8000648 <__aeabi_dmul>
 8016d32:	460f      	mov	r7, r1
 8016d34:	4606      	mov	r6, r0
 8016d36:	f7e9 ff37 	bl	8000ba8 <__aeabi_d2iz>
 8016d3a:	f7e9 fc1b 	bl	8000574 <__aeabi_i2d>
 8016d3e:	4602      	mov	r2, r0
 8016d40:	460b      	mov	r3, r1
 8016d42:	4630      	mov	r0, r6
 8016d44:	4639      	mov	r1, r7
 8016d46:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8016d4a:	f7e9 fac5 	bl	80002d8 <__aeabi_dsub>
 8016d4e:	4b19      	ldr	r3, [pc, #100]	; (8016db4 <__ieee754_rem_pio2+0x40c>)
 8016d50:	2200      	movs	r2, #0
 8016d52:	f7e9 fc79 	bl	8000648 <__aeabi_dmul>
 8016d56:	e9cd 0108 	strd	r0, r1, [sp, #32]
 8016d5a:	ad04      	add	r5, sp, #16
 8016d5c:	f04f 0803 	mov.w	r8, #3
 8016d60:	46a9      	mov	r9, r5
 8016d62:	2600      	movs	r6, #0
 8016d64:	2700      	movs	r7, #0
 8016d66:	4632      	mov	r2, r6
 8016d68:	463b      	mov	r3, r7
 8016d6a:	e9d5 0104 	ldrd	r0, r1, [r5, #16]
 8016d6e:	46c3      	mov	fp, r8
 8016d70:	3d08      	subs	r5, #8
 8016d72:	f108 38ff 	add.w	r8, r8, #4294967295
 8016d76:	f7e9 fecf 	bl	8000b18 <__aeabi_dcmpeq>
 8016d7a:	2800      	cmp	r0, #0
 8016d7c:	d1f3      	bne.n	8016d66 <__ieee754_rem_pio2+0x3be>
 8016d7e:	4b0e      	ldr	r3, [pc, #56]	; (8016db8 <__ieee754_rem_pio2+0x410>)
 8016d80:	9301      	str	r3, [sp, #4]
 8016d82:	2302      	movs	r3, #2
 8016d84:	9300      	str	r3, [sp, #0]
 8016d86:	4622      	mov	r2, r4
 8016d88:	465b      	mov	r3, fp
 8016d8a:	4651      	mov	r1, sl
 8016d8c:	4648      	mov	r0, r9
 8016d8e:	f000 f993 	bl	80170b8 <__kernel_rem_pio2>
 8016d92:	9b02      	ldr	r3, [sp, #8]
 8016d94:	2b00      	cmp	r3, #0
 8016d96:	4683      	mov	fp, r0
 8016d98:	f6bf ae46 	bge.w	8016a28 <__ieee754_rem_pio2+0x80>
 8016d9c:	f8da 3004 	ldr.w	r3, [sl, #4]
 8016da0:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8016da4:	f8ca 3004 	str.w	r3, [sl, #4]
 8016da8:	f8da 300c 	ldr.w	r3, [sl, #12]
 8016dac:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8016db0:	e73a      	b.n	8016c28 <__ieee754_rem_pio2+0x280>
 8016db2:	bf00      	nop
 8016db4:	41700000 	.word	0x41700000
 8016db8:	080187dc 	.word	0x080187dc

08016dbc <__ieee754_sqrt>:
 8016dbc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8016dc0:	ec55 4b10 	vmov	r4, r5, d0
 8016dc4:	4e56      	ldr	r6, [pc, #344]	; (8016f20 <__ieee754_sqrt+0x164>)
 8016dc6:	43ae      	bics	r6, r5
 8016dc8:	ee10 0a10 	vmov	r0, s0
 8016dcc:	ee10 3a10 	vmov	r3, s0
 8016dd0:	4629      	mov	r1, r5
 8016dd2:	462a      	mov	r2, r5
 8016dd4:	d110      	bne.n	8016df8 <__ieee754_sqrt+0x3c>
 8016dd6:	ee10 2a10 	vmov	r2, s0
 8016dda:	462b      	mov	r3, r5
 8016ddc:	f7e9 fc34 	bl	8000648 <__aeabi_dmul>
 8016de0:	4602      	mov	r2, r0
 8016de2:	460b      	mov	r3, r1
 8016de4:	4620      	mov	r0, r4
 8016de6:	4629      	mov	r1, r5
 8016de8:	f7e9 fa78 	bl	80002dc <__adddf3>
 8016dec:	4604      	mov	r4, r0
 8016dee:	460d      	mov	r5, r1
 8016df0:	ec45 4b10 	vmov	d0, r4, r5
 8016df4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8016df8:	2d00      	cmp	r5, #0
 8016dfa:	dc10      	bgt.n	8016e1e <__ieee754_sqrt+0x62>
 8016dfc:	f025 4600 	bic.w	r6, r5, #2147483648	; 0x80000000
 8016e00:	4330      	orrs	r0, r6
 8016e02:	d0f5      	beq.n	8016df0 <__ieee754_sqrt+0x34>
 8016e04:	b15d      	cbz	r5, 8016e1e <__ieee754_sqrt+0x62>
 8016e06:	ee10 2a10 	vmov	r2, s0
 8016e0a:	462b      	mov	r3, r5
 8016e0c:	ee10 0a10 	vmov	r0, s0
 8016e10:	f7e9 fa62 	bl	80002d8 <__aeabi_dsub>
 8016e14:	4602      	mov	r2, r0
 8016e16:	460b      	mov	r3, r1
 8016e18:	f7e9 fd40 	bl	800089c <__aeabi_ddiv>
 8016e1c:	e7e6      	b.n	8016dec <__ieee754_sqrt+0x30>
 8016e1e:	1509      	asrs	r1, r1, #20
 8016e20:	d076      	beq.n	8016f10 <__ieee754_sqrt+0x154>
 8016e22:	f3c2 0213 	ubfx	r2, r2, #0, #20
 8016e26:	07ce      	lsls	r6, r1, #31
 8016e28:	f442 1080 	orr.w	r0, r2, #1048576	; 0x100000
 8016e2c:	bf5e      	ittt	pl
 8016e2e:	0fda      	lsrpl	r2, r3, #31
 8016e30:	005b      	lslpl	r3, r3, #1
 8016e32:	eb02 0040 	addpl.w	r0, r2, r0, lsl #1
 8016e36:	0fda      	lsrs	r2, r3, #31
 8016e38:	f2a1 35ff 	subw	r5, r1, #1023	; 0x3ff
 8016e3c:	eb02 0240 	add.w	r2, r2, r0, lsl #1
 8016e40:	2000      	movs	r0, #0
 8016e42:	106d      	asrs	r5, r5, #1
 8016e44:	005b      	lsls	r3, r3, #1
 8016e46:	f04f 0e16 	mov.w	lr, #22
 8016e4a:	4684      	mov	ip, r0
 8016e4c:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8016e50:	eb0c 0401 	add.w	r4, ip, r1
 8016e54:	4294      	cmp	r4, r2
 8016e56:	bfde      	ittt	le
 8016e58:	1b12      	suble	r2, r2, r4
 8016e5a:	eb04 0c01 	addle.w	ip, r4, r1
 8016e5e:	1840      	addle	r0, r0, r1
 8016e60:	0052      	lsls	r2, r2, #1
 8016e62:	f1be 0e01 	subs.w	lr, lr, #1
 8016e66:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8016e6a:	ea4f 0151 	mov.w	r1, r1, lsr #1
 8016e6e:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8016e72:	d1ed      	bne.n	8016e50 <__ieee754_sqrt+0x94>
 8016e74:	4671      	mov	r1, lr
 8016e76:	2720      	movs	r7, #32
 8016e78:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8016e7c:	4562      	cmp	r2, ip
 8016e7e:	eb04 060e 	add.w	r6, r4, lr
 8016e82:	dc02      	bgt.n	8016e8a <__ieee754_sqrt+0xce>
 8016e84:	d113      	bne.n	8016eae <__ieee754_sqrt+0xf2>
 8016e86:	429e      	cmp	r6, r3
 8016e88:	d811      	bhi.n	8016eae <__ieee754_sqrt+0xf2>
 8016e8a:	2e00      	cmp	r6, #0
 8016e8c:	eb06 0e04 	add.w	lr, r6, r4
 8016e90:	da43      	bge.n	8016f1a <__ieee754_sqrt+0x15e>
 8016e92:	f1be 0f00 	cmp.w	lr, #0
 8016e96:	db40      	blt.n	8016f1a <__ieee754_sqrt+0x15e>
 8016e98:	f10c 0801 	add.w	r8, ip, #1
 8016e9c:	eba2 020c 	sub.w	r2, r2, ip
 8016ea0:	429e      	cmp	r6, r3
 8016ea2:	bf88      	it	hi
 8016ea4:	f102 32ff 	addhi.w	r2, r2, #4294967295
 8016ea8:	1b9b      	subs	r3, r3, r6
 8016eaa:	4421      	add	r1, r4
 8016eac:	46c4      	mov	ip, r8
 8016eae:	0052      	lsls	r2, r2, #1
 8016eb0:	3f01      	subs	r7, #1
 8016eb2:	eb02 72d3 	add.w	r2, r2, r3, lsr #31
 8016eb6:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8016eba:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8016ebe:	d1dd      	bne.n	8016e7c <__ieee754_sqrt+0xc0>
 8016ec0:	4313      	orrs	r3, r2
 8016ec2:	d006      	beq.n	8016ed2 <__ieee754_sqrt+0x116>
 8016ec4:	1c4c      	adds	r4, r1, #1
 8016ec6:	bf13      	iteet	ne
 8016ec8:	3101      	addne	r1, #1
 8016eca:	3001      	addeq	r0, #1
 8016ecc:	4639      	moveq	r1, r7
 8016ece:	f021 0101 	bicne.w	r1, r1, #1
 8016ed2:	1043      	asrs	r3, r0, #1
 8016ed4:	f103 537f 	add.w	r3, r3, #1069547520	; 0x3fc00000
 8016ed8:	0849      	lsrs	r1, r1, #1
 8016eda:	f503 1300 	add.w	r3, r3, #2097152	; 0x200000
 8016ede:	07c2      	lsls	r2, r0, #31
 8016ee0:	bf48      	it	mi
 8016ee2:	f041 4100 	orrmi.w	r1, r1, #2147483648	; 0x80000000
 8016ee6:	eb03 5705 	add.w	r7, r3, r5, lsl #20
 8016eea:	460c      	mov	r4, r1
 8016eec:	463d      	mov	r5, r7
 8016eee:	e77f      	b.n	8016df0 <__ieee754_sqrt+0x34>
 8016ef0:	0ada      	lsrs	r2, r3, #11
 8016ef2:	3815      	subs	r0, #21
 8016ef4:	055b      	lsls	r3, r3, #21
 8016ef6:	2a00      	cmp	r2, #0
 8016ef8:	d0fa      	beq.n	8016ef0 <__ieee754_sqrt+0x134>
 8016efa:	02d7      	lsls	r7, r2, #11
 8016efc:	d50a      	bpl.n	8016f14 <__ieee754_sqrt+0x158>
 8016efe:	f1c1 0420 	rsb	r4, r1, #32
 8016f02:	fa23 f404 	lsr.w	r4, r3, r4
 8016f06:	1e4d      	subs	r5, r1, #1
 8016f08:	408b      	lsls	r3, r1
 8016f0a:	4322      	orrs	r2, r4
 8016f0c:	1b41      	subs	r1, r0, r5
 8016f0e:	e788      	b.n	8016e22 <__ieee754_sqrt+0x66>
 8016f10:	4608      	mov	r0, r1
 8016f12:	e7f0      	b.n	8016ef6 <__ieee754_sqrt+0x13a>
 8016f14:	0052      	lsls	r2, r2, #1
 8016f16:	3101      	adds	r1, #1
 8016f18:	e7ef      	b.n	8016efa <__ieee754_sqrt+0x13e>
 8016f1a:	46e0      	mov	r8, ip
 8016f1c:	e7be      	b.n	8016e9c <__ieee754_sqrt+0xe0>
 8016f1e:	bf00      	nop
 8016f20:	7ff00000 	.word	0x7ff00000
 8016f24:	00000000 	.word	0x00000000

08016f28 <__kernel_cos>:
 8016f28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016f2c:	ec57 6b10 	vmov	r6, r7, d0
 8016f30:	f027 4800 	bic.w	r8, r7, #2147483648	; 0x80000000
 8016f34:	f1b8 5f79 	cmp.w	r8, #1044381696	; 0x3e400000
 8016f38:	ed8d 1b00 	vstr	d1, [sp]
 8016f3c:	da07      	bge.n	8016f4e <__kernel_cos+0x26>
 8016f3e:	ee10 0a10 	vmov	r0, s0
 8016f42:	4639      	mov	r1, r7
 8016f44:	f7e9 fe30 	bl	8000ba8 <__aeabi_d2iz>
 8016f48:	2800      	cmp	r0, #0
 8016f4a:	f000 8088 	beq.w	801705e <__kernel_cos+0x136>
 8016f4e:	4632      	mov	r2, r6
 8016f50:	463b      	mov	r3, r7
 8016f52:	4630      	mov	r0, r6
 8016f54:	4639      	mov	r1, r7
 8016f56:	f7e9 fb77 	bl	8000648 <__aeabi_dmul>
 8016f5a:	4b51      	ldr	r3, [pc, #324]	; (80170a0 <__kernel_cos+0x178>)
 8016f5c:	2200      	movs	r2, #0
 8016f5e:	4604      	mov	r4, r0
 8016f60:	460d      	mov	r5, r1
 8016f62:	f7e9 fb71 	bl	8000648 <__aeabi_dmul>
 8016f66:	a340      	add	r3, pc, #256	; (adr r3, 8017068 <__kernel_cos+0x140>)
 8016f68:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016f6c:	4682      	mov	sl, r0
 8016f6e:	468b      	mov	fp, r1
 8016f70:	4620      	mov	r0, r4
 8016f72:	4629      	mov	r1, r5
 8016f74:	f7e9 fb68 	bl	8000648 <__aeabi_dmul>
 8016f78:	a33d      	add	r3, pc, #244	; (adr r3, 8017070 <__kernel_cos+0x148>)
 8016f7a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016f7e:	f7e9 f9ad 	bl	80002dc <__adddf3>
 8016f82:	4622      	mov	r2, r4
 8016f84:	462b      	mov	r3, r5
 8016f86:	f7e9 fb5f 	bl	8000648 <__aeabi_dmul>
 8016f8a:	a33b      	add	r3, pc, #236	; (adr r3, 8017078 <__kernel_cos+0x150>)
 8016f8c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016f90:	f7e9 f9a2 	bl	80002d8 <__aeabi_dsub>
 8016f94:	4622      	mov	r2, r4
 8016f96:	462b      	mov	r3, r5
 8016f98:	f7e9 fb56 	bl	8000648 <__aeabi_dmul>
 8016f9c:	a338      	add	r3, pc, #224	; (adr r3, 8017080 <__kernel_cos+0x158>)
 8016f9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016fa2:	f7e9 f99b 	bl	80002dc <__adddf3>
 8016fa6:	4622      	mov	r2, r4
 8016fa8:	462b      	mov	r3, r5
 8016faa:	f7e9 fb4d 	bl	8000648 <__aeabi_dmul>
 8016fae:	a336      	add	r3, pc, #216	; (adr r3, 8017088 <__kernel_cos+0x160>)
 8016fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016fb4:	f7e9 f990 	bl	80002d8 <__aeabi_dsub>
 8016fb8:	4622      	mov	r2, r4
 8016fba:	462b      	mov	r3, r5
 8016fbc:	f7e9 fb44 	bl	8000648 <__aeabi_dmul>
 8016fc0:	a333      	add	r3, pc, #204	; (adr r3, 8017090 <__kernel_cos+0x168>)
 8016fc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8016fc6:	f7e9 f989 	bl	80002dc <__adddf3>
 8016fca:	4622      	mov	r2, r4
 8016fcc:	462b      	mov	r3, r5
 8016fce:	f7e9 fb3b 	bl	8000648 <__aeabi_dmul>
 8016fd2:	4622      	mov	r2, r4
 8016fd4:	462b      	mov	r3, r5
 8016fd6:	f7e9 fb37 	bl	8000648 <__aeabi_dmul>
 8016fda:	e9dd 2300 	ldrd	r2, r3, [sp]
 8016fde:	4604      	mov	r4, r0
 8016fe0:	460d      	mov	r5, r1
 8016fe2:	4630      	mov	r0, r6
 8016fe4:	4639      	mov	r1, r7
 8016fe6:	f7e9 fb2f 	bl	8000648 <__aeabi_dmul>
 8016fea:	460b      	mov	r3, r1
 8016fec:	4602      	mov	r2, r0
 8016fee:	4629      	mov	r1, r5
 8016ff0:	4620      	mov	r0, r4
 8016ff2:	f7e9 f971 	bl	80002d8 <__aeabi_dsub>
 8016ff6:	4b2b      	ldr	r3, [pc, #172]	; (80170a4 <__kernel_cos+0x17c>)
 8016ff8:	4598      	cmp	r8, r3
 8016ffa:	4606      	mov	r6, r0
 8016ffc:	460f      	mov	r7, r1
 8016ffe:	dc10      	bgt.n	8017022 <__kernel_cos+0xfa>
 8017000:	4602      	mov	r2, r0
 8017002:	460b      	mov	r3, r1
 8017004:	4650      	mov	r0, sl
 8017006:	4659      	mov	r1, fp
 8017008:	f7e9 f966 	bl	80002d8 <__aeabi_dsub>
 801700c:	460b      	mov	r3, r1
 801700e:	4926      	ldr	r1, [pc, #152]	; (80170a8 <__kernel_cos+0x180>)
 8017010:	4602      	mov	r2, r0
 8017012:	2000      	movs	r0, #0
 8017014:	f7e9 f960 	bl	80002d8 <__aeabi_dsub>
 8017018:	ec41 0b10 	vmov	d0, r0, r1
 801701c:	b003      	add	sp, #12
 801701e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8017022:	4b22      	ldr	r3, [pc, #136]	; (80170ac <__kernel_cos+0x184>)
 8017024:	4920      	ldr	r1, [pc, #128]	; (80170a8 <__kernel_cos+0x180>)
 8017026:	4598      	cmp	r8, r3
 8017028:	bfcc      	ite	gt
 801702a:	4d21      	ldrgt	r5, [pc, #132]	; (80170b0 <__kernel_cos+0x188>)
 801702c:	f5a8 1500 	suble.w	r5, r8, #2097152	; 0x200000
 8017030:	2400      	movs	r4, #0
 8017032:	4622      	mov	r2, r4
 8017034:	462b      	mov	r3, r5
 8017036:	2000      	movs	r0, #0
 8017038:	f7e9 f94e 	bl	80002d8 <__aeabi_dsub>
 801703c:	4622      	mov	r2, r4
 801703e:	4680      	mov	r8, r0
 8017040:	4689      	mov	r9, r1
 8017042:	462b      	mov	r3, r5
 8017044:	4650      	mov	r0, sl
 8017046:	4659      	mov	r1, fp
 8017048:	f7e9 f946 	bl	80002d8 <__aeabi_dsub>
 801704c:	4632      	mov	r2, r6
 801704e:	463b      	mov	r3, r7
 8017050:	f7e9 f942 	bl	80002d8 <__aeabi_dsub>
 8017054:	4602      	mov	r2, r0
 8017056:	460b      	mov	r3, r1
 8017058:	4640      	mov	r0, r8
 801705a:	4649      	mov	r1, r9
 801705c:	e7da      	b.n	8017014 <__kernel_cos+0xec>
 801705e:	ed9f 0b0e 	vldr	d0, [pc, #56]	; 8017098 <__kernel_cos+0x170>
 8017062:	e7db      	b.n	801701c <__kernel_cos+0xf4>
 8017064:	f3af 8000 	nop.w
 8017068:	be8838d4 	.word	0xbe8838d4
 801706c:	bda8fae9 	.word	0xbda8fae9
 8017070:	bdb4b1c4 	.word	0xbdb4b1c4
 8017074:	3e21ee9e 	.word	0x3e21ee9e
 8017078:	809c52ad 	.word	0x809c52ad
 801707c:	3e927e4f 	.word	0x3e927e4f
 8017080:	19cb1590 	.word	0x19cb1590
 8017084:	3efa01a0 	.word	0x3efa01a0
 8017088:	16c15177 	.word	0x16c15177
 801708c:	3f56c16c 	.word	0x3f56c16c
 8017090:	5555554c 	.word	0x5555554c
 8017094:	3fa55555 	.word	0x3fa55555
 8017098:	00000000 	.word	0x00000000
 801709c:	3ff00000 	.word	0x3ff00000
 80170a0:	3fe00000 	.word	0x3fe00000
 80170a4:	3fd33332 	.word	0x3fd33332
 80170a8:	3ff00000 	.word	0x3ff00000
 80170ac:	3fe90000 	.word	0x3fe90000
 80170b0:	3fd20000 	.word	0x3fd20000
 80170b4:	00000000 	.word	0x00000000

080170b8 <__kernel_rem_pio2>:
 80170b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80170bc:	ed2d 8b02 	vpush	{d8}
 80170c0:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 80170c4:	f112 0f14 	cmn.w	r2, #20
 80170c8:	9308      	str	r3, [sp, #32]
 80170ca:	9101      	str	r1, [sp, #4]
 80170cc:	4bc6      	ldr	r3, [pc, #792]	; (80173e8 <__kernel_rem_pio2+0x330>)
 80170ce:	99a4      	ldr	r1, [sp, #656]	; 0x290
 80170d0:	9009      	str	r0, [sp, #36]	; 0x24
 80170d2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80170d6:	9304      	str	r3, [sp, #16]
 80170d8:	9b08      	ldr	r3, [sp, #32]
 80170da:	f103 33ff 	add.w	r3, r3, #4294967295
 80170de:	bfa8      	it	ge
 80170e0:	1ed4      	subge	r4, r2, #3
 80170e2:	9306      	str	r3, [sp, #24]
 80170e4:	bfb2      	itee	lt
 80170e6:	2400      	movlt	r4, #0
 80170e8:	2318      	movge	r3, #24
 80170ea:	fb94 f4f3 	sdivge	r4, r4, r3
 80170ee:	f06f 0317 	mvn.w	r3, #23
 80170f2:	fb04 3303 	mla	r3, r4, r3, r3
 80170f6:	eb03 0a02 	add.w	sl, r3, r2
 80170fa:	9b04      	ldr	r3, [sp, #16]
 80170fc:	9a06      	ldr	r2, [sp, #24]
 80170fe:	ed9f 8bb6 	vldr	d8, [pc, #728]	; 80173d8 <__kernel_rem_pio2+0x320>
 8017102:	eb03 0802 	add.w	r8, r3, r2
 8017106:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 8017108:	1aa7      	subs	r7, r4, r2
 801710a:	ae20      	add	r6, sp, #128	; 0x80
 801710c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 8017110:	2500      	movs	r5, #0
 8017112:	4545      	cmp	r5, r8
 8017114:	dd18      	ble.n	8017148 <__kernel_rem_pio2+0x90>
 8017116:	9b08      	ldr	r3, [sp, #32]
 8017118:	f8dd 8018 	ldr.w	r8, [sp, #24]
 801711c:	aa20      	add	r2, sp, #128	; 0x80
 801711e:	ed9f 8bae 	vldr	d8, [pc, #696]	; 80173d8 <__kernel_rem_pio2+0x320>
 8017122:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 8017126:	f1c3 0301 	rsb	r3, r3, #1
 801712a:	f50d 7be0 	add.w	fp, sp, #448	; 0x1c0
 801712e:	9307      	str	r3, [sp, #28]
 8017130:	9b07      	ldr	r3, [sp, #28]
 8017132:	9a04      	ldr	r2, [sp, #16]
 8017134:	4443      	add	r3, r8
 8017136:	429a      	cmp	r2, r3
 8017138:	db2f      	blt.n	801719a <__kernel_rem_pio2+0xe2>
 801713a:	ed8d 8b02 	vstr	d8, [sp, #8]
 801713e:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 8017142:	462f      	mov	r7, r5
 8017144:	2600      	movs	r6, #0
 8017146:	e01b      	b.n	8017180 <__kernel_rem_pio2+0xc8>
 8017148:	42ef      	cmn	r7, r5
 801714a:	d407      	bmi.n	801715c <__kernel_rem_pio2+0xa4>
 801714c:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 8017150:	f7e9 fa10 	bl	8000574 <__aeabi_i2d>
 8017154:	e8e6 0102 	strd	r0, r1, [r6], #8
 8017158:	3501      	adds	r5, #1
 801715a:	e7da      	b.n	8017112 <__kernel_rem_pio2+0x5a>
 801715c:	ec51 0b18 	vmov	r0, r1, d8
 8017160:	e7f8      	b.n	8017154 <__kernel_rem_pio2+0x9c>
 8017162:	e9d7 2300 	ldrd	r2, r3, [r7]
 8017166:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801716a:	f7e9 fa6d 	bl	8000648 <__aeabi_dmul>
 801716e:	4602      	mov	r2, r0
 8017170:	460b      	mov	r3, r1
 8017172:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8017176:	f7e9 f8b1 	bl	80002dc <__adddf3>
 801717a:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801717e:	3601      	adds	r6, #1
 8017180:	9b06      	ldr	r3, [sp, #24]
 8017182:	429e      	cmp	r6, r3
 8017184:	f1a7 0708 	sub.w	r7, r7, #8
 8017188:	ddeb      	ble.n	8017162 <__kernel_rem_pio2+0xaa>
 801718a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801718e:	3508      	adds	r5, #8
 8017190:	ecab 7b02 	vstmia	fp!, {d7}
 8017194:	f108 0801 	add.w	r8, r8, #1
 8017198:	e7ca      	b.n	8017130 <__kernel_rem_pio2+0x78>
 801719a:	9b04      	ldr	r3, [sp, #16]
 801719c:	aa0c      	add	r2, sp, #48	; 0x30
 801719e:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80171a2:	930b      	str	r3, [sp, #44]	; 0x2c
 80171a4:	9ba5      	ldr	r3, [sp, #660]	; 0x294
 80171a6:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 80171aa:	9c04      	ldr	r4, [sp, #16]
 80171ac:	930a      	str	r3, [sp, #40]	; 0x28
 80171ae:	ab98      	add	r3, sp, #608	; 0x260
 80171b0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80171b4:	e953 6728 	ldrd	r6, r7, [r3, #-160]	; 0xa0
 80171b8:	f10d 0b30 	add.w	fp, sp, #48	; 0x30
 80171bc:	f8cd b008 	str.w	fp, [sp, #8]
 80171c0:	4625      	mov	r5, r4
 80171c2:	2d00      	cmp	r5, #0
 80171c4:	dc78      	bgt.n	80172b8 <__kernel_rem_pio2+0x200>
 80171c6:	ec47 6b10 	vmov	d0, r6, r7
 80171ca:	4650      	mov	r0, sl
 80171cc:	f000 fbfc 	bl	80179c8 <scalbn>
 80171d0:	ec57 6b10 	vmov	r6, r7, d0
 80171d4:	2200      	movs	r2, #0
 80171d6:	f04f 537f 	mov.w	r3, #1069547520	; 0x3fc00000
 80171da:	ee10 0a10 	vmov	r0, s0
 80171de:	4639      	mov	r1, r7
 80171e0:	f7e9 fa32 	bl	8000648 <__aeabi_dmul>
 80171e4:	ec41 0b10 	vmov	d0, r0, r1
 80171e8:	f000 fb6e 	bl	80178c8 <floor>
 80171ec:	4b7f      	ldr	r3, [pc, #508]	; (80173ec <__kernel_rem_pio2+0x334>)
 80171ee:	ec51 0b10 	vmov	r0, r1, d0
 80171f2:	2200      	movs	r2, #0
 80171f4:	f7e9 fa28 	bl	8000648 <__aeabi_dmul>
 80171f8:	4602      	mov	r2, r0
 80171fa:	460b      	mov	r3, r1
 80171fc:	4630      	mov	r0, r6
 80171fe:	4639      	mov	r1, r7
 8017200:	f7e9 f86a 	bl	80002d8 <__aeabi_dsub>
 8017204:	460f      	mov	r7, r1
 8017206:	4606      	mov	r6, r0
 8017208:	f7e9 fcce 	bl	8000ba8 <__aeabi_d2iz>
 801720c:	9007      	str	r0, [sp, #28]
 801720e:	f7e9 f9b1 	bl	8000574 <__aeabi_i2d>
 8017212:	4602      	mov	r2, r0
 8017214:	460b      	mov	r3, r1
 8017216:	4630      	mov	r0, r6
 8017218:	4639      	mov	r1, r7
 801721a:	f7e9 f85d 	bl	80002d8 <__aeabi_dsub>
 801721e:	f1ba 0f00 	cmp.w	sl, #0
 8017222:	4606      	mov	r6, r0
 8017224:	460f      	mov	r7, r1
 8017226:	dd70      	ble.n	801730a <__kernel_rem_pio2+0x252>
 8017228:	1e62      	subs	r2, r4, #1
 801722a:	ab0c      	add	r3, sp, #48	; 0x30
 801722c:	9d07      	ldr	r5, [sp, #28]
 801722e:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8017232:	f1ca 0118 	rsb	r1, sl, #24
 8017236:	fa40 f301 	asr.w	r3, r0, r1
 801723a:	441d      	add	r5, r3
 801723c:	408b      	lsls	r3, r1
 801723e:	1ac0      	subs	r0, r0, r3
 8017240:	ab0c      	add	r3, sp, #48	; 0x30
 8017242:	9507      	str	r5, [sp, #28]
 8017244:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
 8017248:	f1ca 0317 	rsb	r3, sl, #23
 801724c:	fa40 f303 	asr.w	r3, r0, r3
 8017250:	9302      	str	r3, [sp, #8]
 8017252:	9b02      	ldr	r3, [sp, #8]
 8017254:	2b00      	cmp	r3, #0
 8017256:	dd66      	ble.n	8017326 <__kernel_rem_pio2+0x26e>
 8017258:	9b07      	ldr	r3, [sp, #28]
 801725a:	2200      	movs	r2, #0
 801725c:	3301      	adds	r3, #1
 801725e:	9307      	str	r3, [sp, #28]
 8017260:	4615      	mov	r5, r2
 8017262:	f06f 417f 	mvn.w	r1, #4278190080	; 0xff000000
 8017266:	4294      	cmp	r4, r2
 8017268:	f300 8099 	bgt.w	801739e <__kernel_rem_pio2+0x2e6>
 801726c:	f1ba 0f00 	cmp.w	sl, #0
 8017270:	dd07      	ble.n	8017282 <__kernel_rem_pio2+0x1ca>
 8017272:	f1ba 0f01 	cmp.w	sl, #1
 8017276:	f000 80a5 	beq.w	80173c4 <__kernel_rem_pio2+0x30c>
 801727a:	f1ba 0f02 	cmp.w	sl, #2
 801727e:	f000 80c1 	beq.w	8017404 <__kernel_rem_pio2+0x34c>
 8017282:	9b02      	ldr	r3, [sp, #8]
 8017284:	2b02      	cmp	r3, #2
 8017286:	d14e      	bne.n	8017326 <__kernel_rem_pio2+0x26e>
 8017288:	4632      	mov	r2, r6
 801728a:	463b      	mov	r3, r7
 801728c:	4958      	ldr	r1, [pc, #352]	; (80173f0 <__kernel_rem_pio2+0x338>)
 801728e:	2000      	movs	r0, #0
 8017290:	f7e9 f822 	bl	80002d8 <__aeabi_dsub>
 8017294:	4606      	mov	r6, r0
 8017296:	460f      	mov	r7, r1
 8017298:	2d00      	cmp	r5, #0
 801729a:	d044      	beq.n	8017326 <__kernel_rem_pio2+0x26e>
 801729c:	4650      	mov	r0, sl
 801729e:	ed9f 0b50 	vldr	d0, [pc, #320]	; 80173e0 <__kernel_rem_pio2+0x328>
 80172a2:	f000 fb91 	bl	80179c8 <scalbn>
 80172a6:	4630      	mov	r0, r6
 80172a8:	4639      	mov	r1, r7
 80172aa:	ec53 2b10 	vmov	r2, r3, d0
 80172ae:	f7e9 f813 	bl	80002d8 <__aeabi_dsub>
 80172b2:	4606      	mov	r6, r0
 80172b4:	460f      	mov	r7, r1
 80172b6:	e036      	b.n	8017326 <__kernel_rem_pio2+0x26e>
 80172b8:	4b4e      	ldr	r3, [pc, #312]	; (80173f4 <__kernel_rem_pio2+0x33c>)
 80172ba:	2200      	movs	r2, #0
 80172bc:	4630      	mov	r0, r6
 80172be:	4639      	mov	r1, r7
 80172c0:	f7e9 f9c2 	bl	8000648 <__aeabi_dmul>
 80172c4:	f7e9 fc70 	bl	8000ba8 <__aeabi_d2iz>
 80172c8:	f7e9 f954 	bl	8000574 <__aeabi_i2d>
 80172cc:	4b4a      	ldr	r3, [pc, #296]	; (80173f8 <__kernel_rem_pio2+0x340>)
 80172ce:	2200      	movs	r2, #0
 80172d0:	4680      	mov	r8, r0
 80172d2:	4689      	mov	r9, r1
 80172d4:	f7e9 f9b8 	bl	8000648 <__aeabi_dmul>
 80172d8:	4602      	mov	r2, r0
 80172da:	460b      	mov	r3, r1
 80172dc:	4630      	mov	r0, r6
 80172de:	4639      	mov	r1, r7
 80172e0:	f7e8 fffa 	bl	80002d8 <__aeabi_dsub>
 80172e4:	f7e9 fc60 	bl	8000ba8 <__aeabi_d2iz>
 80172e8:	9b02      	ldr	r3, [sp, #8]
 80172ea:	f843 0b04 	str.w	r0, [r3], #4
 80172ee:	3d01      	subs	r5, #1
 80172f0:	9302      	str	r3, [sp, #8]
 80172f2:	ab70      	add	r3, sp, #448	; 0x1c0
 80172f4:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 80172f8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80172fc:	4640      	mov	r0, r8
 80172fe:	4649      	mov	r1, r9
 8017300:	f7e8 ffec 	bl	80002dc <__adddf3>
 8017304:	4606      	mov	r6, r0
 8017306:	460f      	mov	r7, r1
 8017308:	e75b      	b.n	80171c2 <__kernel_rem_pio2+0x10a>
 801730a:	d105      	bne.n	8017318 <__kernel_rem_pio2+0x260>
 801730c:	1e63      	subs	r3, r4, #1
 801730e:	aa0c      	add	r2, sp, #48	; 0x30
 8017310:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8017314:	15c3      	asrs	r3, r0, #23
 8017316:	e79b      	b.n	8017250 <__kernel_rem_pio2+0x198>
 8017318:	4b38      	ldr	r3, [pc, #224]	; (80173fc <__kernel_rem_pio2+0x344>)
 801731a:	2200      	movs	r2, #0
 801731c:	f7e9 fc1a 	bl	8000b54 <__aeabi_dcmpge>
 8017320:	2800      	cmp	r0, #0
 8017322:	d139      	bne.n	8017398 <__kernel_rem_pio2+0x2e0>
 8017324:	9002      	str	r0, [sp, #8]
 8017326:	2200      	movs	r2, #0
 8017328:	2300      	movs	r3, #0
 801732a:	4630      	mov	r0, r6
 801732c:	4639      	mov	r1, r7
 801732e:	f7e9 fbf3 	bl	8000b18 <__aeabi_dcmpeq>
 8017332:	2800      	cmp	r0, #0
 8017334:	f000 80b4 	beq.w	80174a0 <__kernel_rem_pio2+0x3e8>
 8017338:	f104 3bff 	add.w	fp, r4, #4294967295
 801733c:	465b      	mov	r3, fp
 801733e:	2200      	movs	r2, #0
 8017340:	9904      	ldr	r1, [sp, #16]
 8017342:	428b      	cmp	r3, r1
 8017344:	da65      	bge.n	8017412 <__kernel_rem_pio2+0x35a>
 8017346:	2a00      	cmp	r2, #0
 8017348:	d07b      	beq.n	8017442 <__kernel_rem_pio2+0x38a>
 801734a:	ab0c      	add	r3, sp, #48	; 0x30
 801734c:	f1aa 0a18 	sub.w	sl, sl, #24
 8017350:	f853 302b 	ldr.w	r3, [r3, fp, lsl #2]
 8017354:	2b00      	cmp	r3, #0
 8017356:	f000 80a0 	beq.w	801749a <__kernel_rem_pio2+0x3e2>
 801735a:	ed9f 0b21 	vldr	d0, [pc, #132]	; 80173e0 <__kernel_rem_pio2+0x328>
 801735e:	4650      	mov	r0, sl
 8017360:	f000 fb32 	bl	80179c8 <scalbn>
 8017364:	4f23      	ldr	r7, [pc, #140]	; (80173f4 <__kernel_rem_pio2+0x33c>)
 8017366:	ec55 4b10 	vmov	r4, r5, d0
 801736a:	46d8      	mov	r8, fp
 801736c:	2600      	movs	r6, #0
 801736e:	f1b8 0f00 	cmp.w	r8, #0
 8017372:	f280 80cf 	bge.w	8017514 <__kernel_rem_pio2+0x45c>
 8017376:	ed9f 8b18 	vldr	d8, [pc, #96]	; 80173d8 <__kernel_rem_pio2+0x320>
 801737a:	465f      	mov	r7, fp
 801737c:	f04f 0800 	mov.w	r8, #0
 8017380:	2f00      	cmp	r7, #0
 8017382:	f2c0 80fd 	blt.w	8017580 <__kernel_rem_pio2+0x4c8>
 8017386:	ab70      	add	r3, sp, #448	; 0x1c0
 8017388:	f8df a074 	ldr.w	sl, [pc, #116]	; 8017400 <__kernel_rem_pio2+0x348>
 801738c:	ec55 4b18 	vmov	r4, r5, d8
 8017390:	eb03 09c7 	add.w	r9, r3, r7, lsl #3
 8017394:	2600      	movs	r6, #0
 8017396:	e0e5      	b.n	8017564 <__kernel_rem_pio2+0x4ac>
 8017398:	2302      	movs	r3, #2
 801739a:	9302      	str	r3, [sp, #8]
 801739c:	e75c      	b.n	8017258 <__kernel_rem_pio2+0x1a0>
 801739e:	f8db 3000 	ldr.w	r3, [fp]
 80173a2:	b955      	cbnz	r5, 80173ba <__kernel_rem_pio2+0x302>
 80173a4:	b123      	cbz	r3, 80173b0 <__kernel_rem_pio2+0x2f8>
 80173a6:	f1c3 7380 	rsb	r3, r3, #16777216	; 0x1000000
 80173aa:	f8cb 3000 	str.w	r3, [fp]
 80173ae:	2301      	movs	r3, #1
 80173b0:	3201      	adds	r2, #1
 80173b2:	f10b 0b04 	add.w	fp, fp, #4
 80173b6:	461d      	mov	r5, r3
 80173b8:	e755      	b.n	8017266 <__kernel_rem_pio2+0x1ae>
 80173ba:	1acb      	subs	r3, r1, r3
 80173bc:	f8cb 3000 	str.w	r3, [fp]
 80173c0:	462b      	mov	r3, r5
 80173c2:	e7f5      	b.n	80173b0 <__kernel_rem_pio2+0x2f8>
 80173c4:	1e62      	subs	r2, r4, #1
 80173c6:	ab0c      	add	r3, sp, #48	; 0x30
 80173c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80173cc:	f3c3 0316 	ubfx	r3, r3, #0, #23
 80173d0:	a90c      	add	r1, sp, #48	; 0x30
 80173d2:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 80173d6:	e754      	b.n	8017282 <__kernel_rem_pio2+0x1ca>
	...
 80173e4:	3ff00000 	.word	0x3ff00000
 80173e8:	08018928 	.word	0x08018928
 80173ec:	40200000 	.word	0x40200000
 80173f0:	3ff00000 	.word	0x3ff00000
 80173f4:	3e700000 	.word	0x3e700000
 80173f8:	41700000 	.word	0x41700000
 80173fc:	3fe00000 	.word	0x3fe00000
 8017400:	080188e8 	.word	0x080188e8
 8017404:	1e62      	subs	r2, r4, #1
 8017406:	ab0c      	add	r3, sp, #48	; 0x30
 8017408:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801740c:	f3c3 0315 	ubfx	r3, r3, #0, #22
 8017410:	e7de      	b.n	80173d0 <__kernel_rem_pio2+0x318>
 8017412:	a90c      	add	r1, sp, #48	; 0x30
 8017414:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 8017418:	3b01      	subs	r3, #1
 801741a:	430a      	orrs	r2, r1
 801741c:	e790      	b.n	8017340 <__kernel_rem_pio2+0x288>
 801741e:	3301      	adds	r3, #1
 8017420:	f852 1d04 	ldr.w	r1, [r2, #-4]!
 8017424:	2900      	cmp	r1, #0
 8017426:	d0fa      	beq.n	801741e <__kernel_rem_pio2+0x366>
 8017428:	9a08      	ldr	r2, [sp, #32]
 801742a:	18e3      	adds	r3, r4, r3
 801742c:	18a6      	adds	r6, r4, r2
 801742e:	aa20      	add	r2, sp, #128	; 0x80
 8017430:	1c65      	adds	r5, r4, #1
 8017432:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 8017436:	9302      	str	r3, [sp, #8]
 8017438:	9b02      	ldr	r3, [sp, #8]
 801743a:	42ab      	cmp	r3, r5
 801743c:	da04      	bge.n	8017448 <__kernel_rem_pio2+0x390>
 801743e:	461c      	mov	r4, r3
 8017440:	e6b5      	b.n	80171ae <__kernel_rem_pio2+0xf6>
 8017442:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8017444:	2301      	movs	r3, #1
 8017446:	e7eb      	b.n	8017420 <__kernel_rem_pio2+0x368>
 8017448:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 801744a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 801744e:	f7e9 f891 	bl	8000574 <__aeabi_i2d>
 8017452:	e8e6 0102 	strd	r0, r1, [r6], #8
 8017456:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8017458:	46b3      	mov	fp, r6
 801745a:	461c      	mov	r4, r3
 801745c:	2700      	movs	r7, #0
 801745e:	f04f 0800 	mov.w	r8, #0
 8017462:	f04f 0900 	mov.w	r9, #0
 8017466:	9b06      	ldr	r3, [sp, #24]
 8017468:	429f      	cmp	r7, r3
 801746a:	dd06      	ble.n	801747a <__kernel_rem_pio2+0x3c2>
 801746c:	ab70      	add	r3, sp, #448	; 0x1c0
 801746e:	eb03 03c5 	add.w	r3, r3, r5, lsl #3
 8017472:	e9c3 8900 	strd	r8, r9, [r3]
 8017476:	3501      	adds	r5, #1
 8017478:	e7de      	b.n	8017438 <__kernel_rem_pio2+0x380>
 801747a:	e97b 2302 	ldrd	r2, r3, [fp, #-8]!
 801747e:	e8f4 0102 	ldrd	r0, r1, [r4], #8
 8017482:	f7e9 f8e1 	bl	8000648 <__aeabi_dmul>
 8017486:	4602      	mov	r2, r0
 8017488:	460b      	mov	r3, r1
 801748a:	4640      	mov	r0, r8
 801748c:	4649      	mov	r1, r9
 801748e:	f7e8 ff25 	bl	80002dc <__adddf3>
 8017492:	3701      	adds	r7, #1
 8017494:	4680      	mov	r8, r0
 8017496:	4689      	mov	r9, r1
 8017498:	e7e5      	b.n	8017466 <__kernel_rem_pio2+0x3ae>
 801749a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801749e:	e754      	b.n	801734a <__kernel_rem_pio2+0x292>
 80174a0:	ec47 6b10 	vmov	d0, r6, r7
 80174a4:	f1ca 0000 	rsb	r0, sl, #0
 80174a8:	f000 fa8e 	bl	80179c8 <scalbn>
 80174ac:	ec57 6b10 	vmov	r6, r7, d0
 80174b0:	4b9f      	ldr	r3, [pc, #636]	; (8017730 <__kernel_rem_pio2+0x678>)
 80174b2:	ee10 0a10 	vmov	r0, s0
 80174b6:	2200      	movs	r2, #0
 80174b8:	4639      	mov	r1, r7
 80174ba:	f7e9 fb4b 	bl	8000b54 <__aeabi_dcmpge>
 80174be:	b300      	cbz	r0, 8017502 <__kernel_rem_pio2+0x44a>
 80174c0:	4b9c      	ldr	r3, [pc, #624]	; (8017734 <__kernel_rem_pio2+0x67c>)
 80174c2:	2200      	movs	r2, #0
 80174c4:	4630      	mov	r0, r6
 80174c6:	4639      	mov	r1, r7
 80174c8:	f7e9 f8be 	bl	8000648 <__aeabi_dmul>
 80174cc:	f7e9 fb6c 	bl	8000ba8 <__aeabi_d2iz>
 80174d0:	4605      	mov	r5, r0
 80174d2:	f7e9 f84f 	bl	8000574 <__aeabi_i2d>
 80174d6:	4b96      	ldr	r3, [pc, #600]	; (8017730 <__kernel_rem_pio2+0x678>)
 80174d8:	2200      	movs	r2, #0
 80174da:	f7e9 f8b5 	bl	8000648 <__aeabi_dmul>
 80174de:	460b      	mov	r3, r1
 80174e0:	4602      	mov	r2, r0
 80174e2:	4639      	mov	r1, r7
 80174e4:	4630      	mov	r0, r6
 80174e6:	f7e8 fef7 	bl	80002d8 <__aeabi_dsub>
 80174ea:	f7e9 fb5d 	bl	8000ba8 <__aeabi_d2iz>
 80174ee:	f104 0b01 	add.w	fp, r4, #1
 80174f2:	ab0c      	add	r3, sp, #48	; 0x30
 80174f4:	f10a 0a18 	add.w	sl, sl, #24
 80174f8:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 80174fc:	f843 502b 	str.w	r5, [r3, fp, lsl #2]
 8017500:	e72b      	b.n	801735a <__kernel_rem_pio2+0x2a2>
 8017502:	4630      	mov	r0, r6
 8017504:	4639      	mov	r1, r7
 8017506:	f7e9 fb4f 	bl	8000ba8 <__aeabi_d2iz>
 801750a:	ab0c      	add	r3, sp, #48	; 0x30
 801750c:	46a3      	mov	fp, r4
 801750e:	f843 0024 	str.w	r0, [r3, r4, lsl #2]
 8017512:	e722      	b.n	801735a <__kernel_rem_pio2+0x2a2>
 8017514:	ab70      	add	r3, sp, #448	; 0x1c0
 8017516:	eb03 09c8 	add.w	r9, r3, r8, lsl #3
 801751a:	ab0c      	add	r3, sp, #48	; 0x30
 801751c:	f853 0028 	ldr.w	r0, [r3, r8, lsl #2]
 8017520:	f7e9 f828 	bl	8000574 <__aeabi_i2d>
 8017524:	4622      	mov	r2, r4
 8017526:	462b      	mov	r3, r5
 8017528:	f7e9 f88e 	bl	8000648 <__aeabi_dmul>
 801752c:	4632      	mov	r2, r6
 801752e:	e9c9 0100 	strd	r0, r1, [r9]
 8017532:	463b      	mov	r3, r7
 8017534:	4620      	mov	r0, r4
 8017536:	4629      	mov	r1, r5
 8017538:	f7e9 f886 	bl	8000648 <__aeabi_dmul>
 801753c:	f108 38ff 	add.w	r8, r8, #4294967295
 8017540:	4604      	mov	r4, r0
 8017542:	460d      	mov	r5, r1
 8017544:	e713      	b.n	801736e <__kernel_rem_pio2+0x2b6>
 8017546:	e8f9 2302 	ldrd	r2, r3, [r9], #8
 801754a:	e8fa 0102 	ldrd	r0, r1, [sl], #8
 801754e:	f7e9 f87b 	bl	8000648 <__aeabi_dmul>
 8017552:	4602      	mov	r2, r0
 8017554:	460b      	mov	r3, r1
 8017556:	4620      	mov	r0, r4
 8017558:	4629      	mov	r1, r5
 801755a:	f7e8 febf 	bl	80002dc <__adddf3>
 801755e:	3601      	adds	r6, #1
 8017560:	4604      	mov	r4, r0
 8017562:	460d      	mov	r5, r1
 8017564:	9b04      	ldr	r3, [sp, #16]
 8017566:	429e      	cmp	r6, r3
 8017568:	dc01      	bgt.n	801756e <__kernel_rem_pio2+0x4b6>
 801756a:	45b0      	cmp	r8, r6
 801756c:	daeb      	bge.n	8017546 <__kernel_rem_pio2+0x48e>
 801756e:	ab48      	add	r3, sp, #288	; 0x120
 8017570:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8017574:	e9c3 4500 	strd	r4, r5, [r3]
 8017578:	3f01      	subs	r7, #1
 801757a:	f108 0801 	add.w	r8, r8, #1
 801757e:	e6ff      	b.n	8017380 <__kernel_rem_pio2+0x2c8>
 8017580:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 8017582:	2b02      	cmp	r3, #2
 8017584:	dc0b      	bgt.n	801759e <__kernel_rem_pio2+0x4e6>
 8017586:	2b00      	cmp	r3, #0
 8017588:	dc6e      	bgt.n	8017668 <__kernel_rem_pio2+0x5b0>
 801758a:	d045      	beq.n	8017618 <__kernel_rem_pio2+0x560>
 801758c:	9b07      	ldr	r3, [sp, #28]
 801758e:	f003 0007 	and.w	r0, r3, #7
 8017592:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 8017596:	ecbd 8b02 	vpop	{d8}
 801759a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801759e:	9ba4      	ldr	r3, [sp, #656]	; 0x290
 80175a0:	2b03      	cmp	r3, #3
 80175a2:	d1f3      	bne.n	801758c <__kernel_rem_pio2+0x4d4>
 80175a4:	ab48      	add	r3, sp, #288	; 0x120
 80175a6:	eb03 0acb 	add.w	sl, r3, fp, lsl #3
 80175aa:	46d0      	mov	r8, sl
 80175ac:	46d9      	mov	r9, fp
 80175ae:	f1b9 0f00 	cmp.w	r9, #0
 80175b2:	f1a8 0808 	sub.w	r8, r8, #8
 80175b6:	dc64      	bgt.n	8017682 <__kernel_rem_pio2+0x5ca>
 80175b8:	465c      	mov	r4, fp
 80175ba:	2c01      	cmp	r4, #1
 80175bc:	f1aa 0a08 	sub.w	sl, sl, #8
 80175c0:	dc7e      	bgt.n	80176c0 <__kernel_rem_pio2+0x608>
 80175c2:	2000      	movs	r0, #0
 80175c4:	2100      	movs	r1, #0
 80175c6:	f1bb 0f01 	cmp.w	fp, #1
 80175ca:	f300 8097 	bgt.w	80176fc <__kernel_rem_pio2+0x644>
 80175ce:	9b02      	ldr	r3, [sp, #8]
 80175d0:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	; 0x120
 80175d4:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	; 0x128
 80175d8:	2b00      	cmp	r3, #0
 80175da:	f040 8099 	bne.w	8017710 <__kernel_rem_pio2+0x658>
 80175de:	9b01      	ldr	r3, [sp, #4]
 80175e0:	e9c3 5600 	strd	r5, r6, [r3]
 80175e4:	e9c3 7802 	strd	r7, r8, [r3, #8]
 80175e8:	e9c3 0104 	strd	r0, r1, [r3, #16]
 80175ec:	e7ce      	b.n	801758c <__kernel_rem_pio2+0x4d4>
 80175ee:	ab48      	add	r3, sp, #288	; 0x120
 80175f0:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 80175f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80175f8:	f7e8 fe70 	bl	80002dc <__adddf3>
 80175fc:	f10b 3bff 	add.w	fp, fp, #4294967295
 8017600:	f1bb 0f00 	cmp.w	fp, #0
 8017604:	daf3      	bge.n	80175ee <__kernel_rem_pio2+0x536>
 8017606:	9b02      	ldr	r3, [sp, #8]
 8017608:	b113      	cbz	r3, 8017610 <__kernel_rem_pio2+0x558>
 801760a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801760e:	4619      	mov	r1, r3
 8017610:	9b01      	ldr	r3, [sp, #4]
 8017612:	e9c3 0100 	strd	r0, r1, [r3]
 8017616:	e7b9      	b.n	801758c <__kernel_rem_pio2+0x4d4>
 8017618:	2000      	movs	r0, #0
 801761a:	2100      	movs	r1, #0
 801761c:	e7f0      	b.n	8017600 <__kernel_rem_pio2+0x548>
 801761e:	ab48      	add	r3, sp, #288	; 0x120
 8017620:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8017624:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017628:	f7e8 fe58 	bl	80002dc <__adddf3>
 801762c:	3c01      	subs	r4, #1
 801762e:	2c00      	cmp	r4, #0
 8017630:	daf5      	bge.n	801761e <__kernel_rem_pio2+0x566>
 8017632:	9b02      	ldr	r3, [sp, #8]
 8017634:	b1e3      	cbz	r3, 8017670 <__kernel_rem_pio2+0x5b8>
 8017636:	4602      	mov	r2, r0
 8017638:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801763c:	9c01      	ldr	r4, [sp, #4]
 801763e:	e9c4 2300 	strd	r2, r3, [r4]
 8017642:	4602      	mov	r2, r0
 8017644:	460b      	mov	r3, r1
 8017646:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	; 0x120
 801764a:	f7e8 fe45 	bl	80002d8 <__aeabi_dsub>
 801764e:	ad4a      	add	r5, sp, #296	; 0x128
 8017650:	2401      	movs	r4, #1
 8017652:	45a3      	cmp	fp, r4
 8017654:	da0f      	bge.n	8017676 <__kernel_rem_pio2+0x5be>
 8017656:	9b02      	ldr	r3, [sp, #8]
 8017658:	b113      	cbz	r3, 8017660 <__kernel_rem_pio2+0x5a8>
 801765a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 801765e:	4619      	mov	r1, r3
 8017660:	9b01      	ldr	r3, [sp, #4]
 8017662:	e9c3 0102 	strd	r0, r1, [r3, #8]
 8017666:	e791      	b.n	801758c <__kernel_rem_pio2+0x4d4>
 8017668:	465c      	mov	r4, fp
 801766a:	2000      	movs	r0, #0
 801766c:	2100      	movs	r1, #0
 801766e:	e7de      	b.n	801762e <__kernel_rem_pio2+0x576>
 8017670:	4602      	mov	r2, r0
 8017672:	460b      	mov	r3, r1
 8017674:	e7e2      	b.n	801763c <__kernel_rem_pio2+0x584>
 8017676:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 801767a:	f7e8 fe2f 	bl	80002dc <__adddf3>
 801767e:	3401      	adds	r4, #1
 8017680:	e7e7      	b.n	8017652 <__kernel_rem_pio2+0x59a>
 8017682:	e9d8 4500 	ldrd	r4, r5, [r8]
 8017686:	e9d8 6702 	ldrd	r6, r7, [r8, #8]
 801768a:	4620      	mov	r0, r4
 801768c:	4632      	mov	r2, r6
 801768e:	463b      	mov	r3, r7
 8017690:	4629      	mov	r1, r5
 8017692:	f7e8 fe23 	bl	80002dc <__adddf3>
 8017696:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801769a:	4602      	mov	r2, r0
 801769c:	460b      	mov	r3, r1
 801769e:	4620      	mov	r0, r4
 80176a0:	4629      	mov	r1, r5
 80176a2:	f7e8 fe19 	bl	80002d8 <__aeabi_dsub>
 80176a6:	4632      	mov	r2, r6
 80176a8:	463b      	mov	r3, r7
 80176aa:	f7e8 fe17 	bl	80002dc <__adddf3>
 80176ae:	ed9d 7b04 	vldr	d7, [sp, #16]
 80176b2:	e9c8 0102 	strd	r0, r1, [r8, #8]
 80176b6:	ed88 7b00 	vstr	d7, [r8]
 80176ba:	f109 39ff 	add.w	r9, r9, #4294967295
 80176be:	e776      	b.n	80175ae <__kernel_rem_pio2+0x4f6>
 80176c0:	e9da 8900 	ldrd	r8, r9, [sl]
 80176c4:	e9da 6702 	ldrd	r6, r7, [sl, #8]
 80176c8:	4640      	mov	r0, r8
 80176ca:	4632      	mov	r2, r6
 80176cc:	463b      	mov	r3, r7
 80176ce:	4649      	mov	r1, r9
 80176d0:	f7e8 fe04 	bl	80002dc <__adddf3>
 80176d4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80176d8:	4602      	mov	r2, r0
 80176da:	460b      	mov	r3, r1
 80176dc:	4640      	mov	r0, r8
 80176de:	4649      	mov	r1, r9
 80176e0:	f7e8 fdfa 	bl	80002d8 <__aeabi_dsub>
 80176e4:	4632      	mov	r2, r6
 80176e6:	463b      	mov	r3, r7
 80176e8:	f7e8 fdf8 	bl	80002dc <__adddf3>
 80176ec:	ed9d 7b04 	vldr	d7, [sp, #16]
 80176f0:	e9ca 0102 	strd	r0, r1, [sl, #8]
 80176f4:	ed8a 7b00 	vstr	d7, [sl]
 80176f8:	3c01      	subs	r4, #1
 80176fa:	e75e      	b.n	80175ba <__kernel_rem_pio2+0x502>
 80176fc:	ab48      	add	r3, sp, #288	; 0x120
 80176fe:	eb03 03cb 	add.w	r3, r3, fp, lsl #3
 8017702:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017706:	f7e8 fde9 	bl	80002dc <__adddf3>
 801770a:	f10b 3bff 	add.w	fp, fp, #4294967295
 801770e:	e75a      	b.n	80175c6 <__kernel_rem_pio2+0x50e>
 8017710:	9b01      	ldr	r3, [sp, #4]
 8017712:	9a01      	ldr	r2, [sp, #4]
 8017714:	601d      	str	r5, [r3, #0]
 8017716:	f106 4400 	add.w	r4, r6, #2147483648	; 0x80000000
 801771a:	605c      	str	r4, [r3, #4]
 801771c:	609f      	str	r7, [r3, #8]
 801771e:	f108 4300 	add.w	r3, r8, #2147483648	; 0x80000000
 8017722:	60d3      	str	r3, [r2, #12]
 8017724:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8017728:	6110      	str	r0, [r2, #16]
 801772a:	6153      	str	r3, [r2, #20]
 801772c:	e72e      	b.n	801758c <__kernel_rem_pio2+0x4d4>
 801772e:	bf00      	nop
 8017730:	41700000 	.word	0x41700000
 8017734:	3e700000 	.word	0x3e700000

08017738 <__kernel_sin>:
 8017738:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801773c:	ed2d 8b04 	vpush	{d8-d9}
 8017740:	eeb0 8a41 	vmov.f32	s16, s2
 8017744:	eef0 8a61 	vmov.f32	s17, s3
 8017748:	ec55 4b10 	vmov	r4, r5, d0
 801774c:	b083      	sub	sp, #12
 801774e:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 8017752:	f1b3 5f79 	cmp.w	r3, #1044381696	; 0x3e400000
 8017756:	9001      	str	r0, [sp, #4]
 8017758:	da06      	bge.n	8017768 <__kernel_sin+0x30>
 801775a:	ee10 0a10 	vmov	r0, s0
 801775e:	4629      	mov	r1, r5
 8017760:	f7e9 fa22 	bl	8000ba8 <__aeabi_d2iz>
 8017764:	2800      	cmp	r0, #0
 8017766:	d051      	beq.n	801780c <__kernel_sin+0xd4>
 8017768:	4622      	mov	r2, r4
 801776a:	462b      	mov	r3, r5
 801776c:	4620      	mov	r0, r4
 801776e:	4629      	mov	r1, r5
 8017770:	f7e8 ff6a 	bl	8000648 <__aeabi_dmul>
 8017774:	4682      	mov	sl, r0
 8017776:	468b      	mov	fp, r1
 8017778:	4602      	mov	r2, r0
 801777a:	460b      	mov	r3, r1
 801777c:	4620      	mov	r0, r4
 801777e:	4629      	mov	r1, r5
 8017780:	f7e8 ff62 	bl	8000648 <__aeabi_dmul>
 8017784:	a341      	add	r3, pc, #260	; (adr r3, 801788c <__kernel_sin+0x154>)
 8017786:	e9d3 2300 	ldrd	r2, r3, [r3]
 801778a:	4680      	mov	r8, r0
 801778c:	4689      	mov	r9, r1
 801778e:	4650      	mov	r0, sl
 8017790:	4659      	mov	r1, fp
 8017792:	f7e8 ff59 	bl	8000648 <__aeabi_dmul>
 8017796:	a33f      	add	r3, pc, #252	; (adr r3, 8017894 <__kernel_sin+0x15c>)
 8017798:	e9d3 2300 	ldrd	r2, r3, [r3]
 801779c:	f7e8 fd9c 	bl	80002d8 <__aeabi_dsub>
 80177a0:	4652      	mov	r2, sl
 80177a2:	465b      	mov	r3, fp
 80177a4:	f7e8 ff50 	bl	8000648 <__aeabi_dmul>
 80177a8:	a33c      	add	r3, pc, #240	; (adr r3, 801789c <__kernel_sin+0x164>)
 80177aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80177ae:	f7e8 fd95 	bl	80002dc <__adddf3>
 80177b2:	4652      	mov	r2, sl
 80177b4:	465b      	mov	r3, fp
 80177b6:	f7e8 ff47 	bl	8000648 <__aeabi_dmul>
 80177ba:	a33a      	add	r3, pc, #232	; (adr r3, 80178a4 <__kernel_sin+0x16c>)
 80177bc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80177c0:	f7e8 fd8a 	bl	80002d8 <__aeabi_dsub>
 80177c4:	4652      	mov	r2, sl
 80177c6:	465b      	mov	r3, fp
 80177c8:	f7e8 ff3e 	bl	8000648 <__aeabi_dmul>
 80177cc:	a337      	add	r3, pc, #220	; (adr r3, 80178ac <__kernel_sin+0x174>)
 80177ce:	e9d3 2300 	ldrd	r2, r3, [r3]
 80177d2:	f7e8 fd83 	bl	80002dc <__adddf3>
 80177d6:	9b01      	ldr	r3, [sp, #4]
 80177d8:	4606      	mov	r6, r0
 80177da:	460f      	mov	r7, r1
 80177dc:	b9eb      	cbnz	r3, 801781a <__kernel_sin+0xe2>
 80177de:	4602      	mov	r2, r0
 80177e0:	460b      	mov	r3, r1
 80177e2:	4650      	mov	r0, sl
 80177e4:	4659      	mov	r1, fp
 80177e6:	f7e8 ff2f 	bl	8000648 <__aeabi_dmul>
 80177ea:	a325      	add	r3, pc, #148	; (adr r3, 8017880 <__kernel_sin+0x148>)
 80177ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80177f0:	f7e8 fd72 	bl	80002d8 <__aeabi_dsub>
 80177f4:	4642      	mov	r2, r8
 80177f6:	464b      	mov	r3, r9
 80177f8:	f7e8 ff26 	bl	8000648 <__aeabi_dmul>
 80177fc:	4602      	mov	r2, r0
 80177fe:	460b      	mov	r3, r1
 8017800:	4620      	mov	r0, r4
 8017802:	4629      	mov	r1, r5
 8017804:	f7e8 fd6a 	bl	80002dc <__adddf3>
 8017808:	4604      	mov	r4, r0
 801780a:	460d      	mov	r5, r1
 801780c:	ec45 4b10 	vmov	d0, r4, r5
 8017810:	b003      	add	sp, #12
 8017812:	ecbd 8b04 	vpop	{d8-d9}
 8017816:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801781a:	4b1b      	ldr	r3, [pc, #108]	; (8017888 <__kernel_sin+0x150>)
 801781c:	ec51 0b18 	vmov	r0, r1, d8
 8017820:	2200      	movs	r2, #0
 8017822:	f7e8 ff11 	bl	8000648 <__aeabi_dmul>
 8017826:	4632      	mov	r2, r6
 8017828:	ec41 0b19 	vmov	d9, r0, r1
 801782c:	463b      	mov	r3, r7
 801782e:	4640      	mov	r0, r8
 8017830:	4649      	mov	r1, r9
 8017832:	f7e8 ff09 	bl	8000648 <__aeabi_dmul>
 8017836:	4602      	mov	r2, r0
 8017838:	460b      	mov	r3, r1
 801783a:	ec51 0b19 	vmov	r0, r1, d9
 801783e:	f7e8 fd4b 	bl	80002d8 <__aeabi_dsub>
 8017842:	4652      	mov	r2, sl
 8017844:	465b      	mov	r3, fp
 8017846:	f7e8 feff 	bl	8000648 <__aeabi_dmul>
 801784a:	ec53 2b18 	vmov	r2, r3, d8
 801784e:	f7e8 fd43 	bl	80002d8 <__aeabi_dsub>
 8017852:	a30b      	add	r3, pc, #44	; (adr r3, 8017880 <__kernel_sin+0x148>)
 8017854:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017858:	4606      	mov	r6, r0
 801785a:	460f      	mov	r7, r1
 801785c:	4640      	mov	r0, r8
 801785e:	4649      	mov	r1, r9
 8017860:	f7e8 fef2 	bl	8000648 <__aeabi_dmul>
 8017864:	4602      	mov	r2, r0
 8017866:	460b      	mov	r3, r1
 8017868:	4630      	mov	r0, r6
 801786a:	4639      	mov	r1, r7
 801786c:	f7e8 fd36 	bl	80002dc <__adddf3>
 8017870:	4602      	mov	r2, r0
 8017872:	460b      	mov	r3, r1
 8017874:	4620      	mov	r0, r4
 8017876:	4629      	mov	r1, r5
 8017878:	f7e8 fd2e 	bl	80002d8 <__aeabi_dsub>
 801787c:	e7c4      	b.n	8017808 <__kernel_sin+0xd0>
 801787e:	bf00      	nop
 8017880:	55555549 	.word	0x55555549
 8017884:	3fc55555 	.word	0x3fc55555
 8017888:	3fe00000 	.word	0x3fe00000
 801788c:	5acfd57c 	.word	0x5acfd57c
 8017890:	3de5d93a 	.word	0x3de5d93a
 8017894:	8a2b9ceb 	.word	0x8a2b9ceb
 8017898:	3e5ae5e6 	.word	0x3e5ae5e6
 801789c:	57b1fe7d 	.word	0x57b1fe7d
 80178a0:	3ec71de3 	.word	0x3ec71de3
 80178a4:	19c161d5 	.word	0x19c161d5
 80178a8:	3f2a01a0 	.word	0x3f2a01a0
 80178ac:	1110f8a6 	.word	0x1110f8a6
 80178b0:	3f811111 	.word	0x3f811111

080178b4 <fabs>:
 80178b4:	ec51 0b10 	vmov	r0, r1, d0
 80178b8:	ee10 2a10 	vmov	r2, s0
 80178bc:	f021 4300 	bic.w	r3, r1, #2147483648	; 0x80000000
 80178c0:	ec43 2b10 	vmov	d0, r2, r3
 80178c4:	4770      	bx	lr
	...

080178c8 <floor>:
 80178c8:	ec51 0b10 	vmov	r0, r1, d0
 80178cc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80178d0:	f3c1 570a 	ubfx	r7, r1, #20, #11
 80178d4:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 80178d8:	2e13      	cmp	r6, #19
 80178da:	ee10 5a10 	vmov	r5, s0
 80178de:	ee10 8a10 	vmov	r8, s0
 80178e2:	460c      	mov	r4, r1
 80178e4:	dc32      	bgt.n	801794c <floor+0x84>
 80178e6:	2e00      	cmp	r6, #0
 80178e8:	da14      	bge.n	8017914 <floor+0x4c>
 80178ea:	a333      	add	r3, pc, #204	; (adr r3, 80179b8 <floor+0xf0>)
 80178ec:	e9d3 2300 	ldrd	r2, r3, [r3]
 80178f0:	f7e8 fcf4 	bl	80002dc <__adddf3>
 80178f4:	2200      	movs	r2, #0
 80178f6:	2300      	movs	r3, #0
 80178f8:	f7e9 f936 	bl	8000b68 <__aeabi_dcmpgt>
 80178fc:	b138      	cbz	r0, 801790e <floor+0x46>
 80178fe:	2c00      	cmp	r4, #0
 8017900:	da57      	bge.n	80179b2 <floor+0xea>
 8017902:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8017906:	431d      	orrs	r5, r3
 8017908:	d001      	beq.n	801790e <floor+0x46>
 801790a:	4c2d      	ldr	r4, [pc, #180]	; (80179c0 <floor+0xf8>)
 801790c:	2500      	movs	r5, #0
 801790e:	4621      	mov	r1, r4
 8017910:	4628      	mov	r0, r5
 8017912:	e025      	b.n	8017960 <floor+0x98>
 8017914:	4f2b      	ldr	r7, [pc, #172]	; (80179c4 <floor+0xfc>)
 8017916:	4137      	asrs	r7, r6
 8017918:	ea01 0307 	and.w	r3, r1, r7
 801791c:	4303      	orrs	r3, r0
 801791e:	d01f      	beq.n	8017960 <floor+0x98>
 8017920:	a325      	add	r3, pc, #148	; (adr r3, 80179b8 <floor+0xf0>)
 8017922:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017926:	f7e8 fcd9 	bl	80002dc <__adddf3>
 801792a:	2200      	movs	r2, #0
 801792c:	2300      	movs	r3, #0
 801792e:	f7e9 f91b 	bl	8000b68 <__aeabi_dcmpgt>
 8017932:	2800      	cmp	r0, #0
 8017934:	d0eb      	beq.n	801790e <floor+0x46>
 8017936:	2c00      	cmp	r4, #0
 8017938:	bfbe      	ittt	lt
 801793a:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 801793e:	fa43 f606 	asrlt.w	r6, r3, r6
 8017942:	19a4      	addlt	r4, r4, r6
 8017944:	ea24 0407 	bic.w	r4, r4, r7
 8017948:	2500      	movs	r5, #0
 801794a:	e7e0      	b.n	801790e <floor+0x46>
 801794c:	2e33      	cmp	r6, #51	; 0x33
 801794e:	dd0b      	ble.n	8017968 <floor+0xa0>
 8017950:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8017954:	d104      	bne.n	8017960 <floor+0x98>
 8017956:	ee10 2a10 	vmov	r2, s0
 801795a:	460b      	mov	r3, r1
 801795c:	f7e8 fcbe 	bl	80002dc <__adddf3>
 8017960:	ec41 0b10 	vmov	d0, r0, r1
 8017964:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8017968:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 801796c:	f04f 33ff 	mov.w	r3, #4294967295
 8017970:	fa23 f707 	lsr.w	r7, r3, r7
 8017974:	4207      	tst	r7, r0
 8017976:	d0f3      	beq.n	8017960 <floor+0x98>
 8017978:	a30f      	add	r3, pc, #60	; (adr r3, 80179b8 <floor+0xf0>)
 801797a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801797e:	f7e8 fcad 	bl	80002dc <__adddf3>
 8017982:	2200      	movs	r2, #0
 8017984:	2300      	movs	r3, #0
 8017986:	f7e9 f8ef 	bl	8000b68 <__aeabi_dcmpgt>
 801798a:	2800      	cmp	r0, #0
 801798c:	d0bf      	beq.n	801790e <floor+0x46>
 801798e:	2c00      	cmp	r4, #0
 8017990:	da02      	bge.n	8017998 <floor+0xd0>
 8017992:	2e14      	cmp	r6, #20
 8017994:	d103      	bne.n	801799e <floor+0xd6>
 8017996:	3401      	adds	r4, #1
 8017998:	ea25 0507 	bic.w	r5, r5, r7
 801799c:	e7b7      	b.n	801790e <floor+0x46>
 801799e:	2301      	movs	r3, #1
 80179a0:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 80179a4:	fa03 f606 	lsl.w	r6, r3, r6
 80179a8:	4435      	add	r5, r6
 80179aa:	4545      	cmp	r5, r8
 80179ac:	bf38      	it	cc
 80179ae:	18e4      	addcc	r4, r4, r3
 80179b0:	e7f2      	b.n	8017998 <floor+0xd0>
 80179b2:	2500      	movs	r5, #0
 80179b4:	462c      	mov	r4, r5
 80179b6:	e7aa      	b.n	801790e <floor+0x46>
 80179b8:	8800759c 	.word	0x8800759c
 80179bc:	7e37e43c 	.word	0x7e37e43c
 80179c0:	bff00000 	.word	0xbff00000
 80179c4:	000fffff 	.word	0x000fffff

080179c8 <scalbn>:
 80179c8:	b570      	push	{r4, r5, r6, lr}
 80179ca:	ec55 4b10 	vmov	r4, r5, d0
 80179ce:	f3c5 520a 	ubfx	r2, r5, #20, #11
 80179d2:	4606      	mov	r6, r0
 80179d4:	462b      	mov	r3, r5
 80179d6:	b99a      	cbnz	r2, 8017a00 <scalbn+0x38>
 80179d8:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 80179dc:	4323      	orrs	r3, r4
 80179de:	d036      	beq.n	8017a4e <scalbn+0x86>
 80179e0:	4b39      	ldr	r3, [pc, #228]	; (8017ac8 <scalbn+0x100>)
 80179e2:	4629      	mov	r1, r5
 80179e4:	ee10 0a10 	vmov	r0, s0
 80179e8:	2200      	movs	r2, #0
 80179ea:	f7e8 fe2d 	bl	8000648 <__aeabi_dmul>
 80179ee:	4b37      	ldr	r3, [pc, #220]	; (8017acc <scalbn+0x104>)
 80179f0:	429e      	cmp	r6, r3
 80179f2:	4604      	mov	r4, r0
 80179f4:	460d      	mov	r5, r1
 80179f6:	da10      	bge.n	8017a1a <scalbn+0x52>
 80179f8:	a32b      	add	r3, pc, #172	; (adr r3, 8017aa8 <scalbn+0xe0>)
 80179fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80179fe:	e03a      	b.n	8017a76 <scalbn+0xae>
 8017a00:	f240 71ff 	movw	r1, #2047	; 0x7ff
 8017a04:	428a      	cmp	r2, r1
 8017a06:	d10c      	bne.n	8017a22 <scalbn+0x5a>
 8017a08:	ee10 2a10 	vmov	r2, s0
 8017a0c:	4620      	mov	r0, r4
 8017a0e:	4629      	mov	r1, r5
 8017a10:	f7e8 fc64 	bl	80002dc <__adddf3>
 8017a14:	4604      	mov	r4, r0
 8017a16:	460d      	mov	r5, r1
 8017a18:	e019      	b.n	8017a4e <scalbn+0x86>
 8017a1a:	f3c1 520a 	ubfx	r2, r1, #20, #11
 8017a1e:	460b      	mov	r3, r1
 8017a20:	3a36      	subs	r2, #54	; 0x36
 8017a22:	4432      	add	r2, r6
 8017a24:	f240 71fe 	movw	r1, #2046	; 0x7fe
 8017a28:	428a      	cmp	r2, r1
 8017a2a:	dd08      	ble.n	8017a3e <scalbn+0x76>
 8017a2c:	2d00      	cmp	r5, #0
 8017a2e:	a120      	add	r1, pc, #128	; (adr r1, 8017ab0 <scalbn+0xe8>)
 8017a30:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017a34:	da1c      	bge.n	8017a70 <scalbn+0xa8>
 8017a36:	a120      	add	r1, pc, #128	; (adr r1, 8017ab8 <scalbn+0xf0>)
 8017a38:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017a3c:	e018      	b.n	8017a70 <scalbn+0xa8>
 8017a3e:	2a00      	cmp	r2, #0
 8017a40:	dd08      	ble.n	8017a54 <scalbn+0x8c>
 8017a42:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8017a46:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8017a4a:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 8017a4e:	ec45 4b10 	vmov	d0, r4, r5
 8017a52:	bd70      	pop	{r4, r5, r6, pc}
 8017a54:	f112 0f35 	cmn.w	r2, #53	; 0x35
 8017a58:	da19      	bge.n	8017a8e <scalbn+0xc6>
 8017a5a:	f24c 3350 	movw	r3, #50000	; 0xc350
 8017a5e:	429e      	cmp	r6, r3
 8017a60:	f005 4300 	and.w	r3, r5, #2147483648	; 0x80000000
 8017a64:	dd0a      	ble.n	8017a7c <scalbn+0xb4>
 8017a66:	a112      	add	r1, pc, #72	; (adr r1, 8017ab0 <scalbn+0xe8>)
 8017a68:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017a6c:	2b00      	cmp	r3, #0
 8017a6e:	d1e2      	bne.n	8017a36 <scalbn+0x6e>
 8017a70:	a30f      	add	r3, pc, #60	; (adr r3, 8017ab0 <scalbn+0xe8>)
 8017a72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8017a76:	f7e8 fde7 	bl	8000648 <__aeabi_dmul>
 8017a7a:	e7cb      	b.n	8017a14 <scalbn+0x4c>
 8017a7c:	a10a      	add	r1, pc, #40	; (adr r1, 8017aa8 <scalbn+0xe0>)
 8017a7e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017a82:	2b00      	cmp	r3, #0
 8017a84:	d0b8      	beq.n	80179f8 <scalbn+0x30>
 8017a86:	a10e      	add	r1, pc, #56	; (adr r1, 8017ac0 <scalbn+0xf8>)
 8017a88:	e9d1 0100 	ldrd	r0, r1, [r1]
 8017a8c:	e7b4      	b.n	80179f8 <scalbn+0x30>
 8017a8e:	f023 43ff 	bic.w	r3, r3, #2139095040	; 0x7f800000
 8017a92:	3236      	adds	r2, #54	; 0x36
 8017a94:	f423 03e0 	bic.w	r3, r3, #7340032	; 0x700000
 8017a98:	ea43 5102 	orr.w	r1, r3, r2, lsl #20
 8017a9c:	4620      	mov	r0, r4
 8017a9e:	4b0c      	ldr	r3, [pc, #48]	; (8017ad0 <scalbn+0x108>)
 8017aa0:	2200      	movs	r2, #0
 8017aa2:	e7e8      	b.n	8017a76 <scalbn+0xae>
 8017aa4:	f3af 8000 	nop.w
 8017aa8:	c2f8f359 	.word	0xc2f8f359
 8017aac:	01a56e1f 	.word	0x01a56e1f
 8017ab0:	8800759c 	.word	0x8800759c
 8017ab4:	7e37e43c 	.word	0x7e37e43c
 8017ab8:	8800759c 	.word	0x8800759c
 8017abc:	fe37e43c 	.word	0xfe37e43c
 8017ac0:	c2f8f359 	.word	0xc2f8f359
 8017ac4:	81a56e1f 	.word	0x81a56e1f
 8017ac8:	43500000 	.word	0x43500000
 8017acc:	ffff3cb0 	.word	0xffff3cb0
 8017ad0:	3c900000 	.word	0x3c900000

08017ad4 <_init>:
 8017ad4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017ad6:	bf00      	nop
 8017ad8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017ada:	bc08      	pop	{r3}
 8017adc:	469e      	mov	lr, r3
 8017ade:	4770      	bx	lr

08017ae0 <_fini>:
 8017ae0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8017ae2:	bf00      	nop
 8017ae4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8017ae6:	bc08      	pop	{r3}
 8017ae8:	469e      	mov	lr, r3
 8017aea:	4770      	bx	lr
