=====
SETUP
2.490
8.401
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/bit_cnt_2_s7
1.582
2.137
uart_rx_inst/bit_cnt_2_s4
2.550
3.105
uart_rx_inst/next_state_2_s10
3.536
3.907
uart_rx_inst/next_state_1_s10
4.091
4.646
uart_rx_inst/n56_s0
5.214
5.763
uart_rx_inst/n57_s0
5.763
5.798
uart_rx_inst/n168_s2
6.700
7.153
uart_rx_inst/n161_s1
7.831
8.401
uart_rx_inst/cycle_cnt_7_s0
8.401
=====
SETUP
2.575
8.316
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/bit_cnt_2_s7
1.582
2.137
uart_rx_inst/bit_cnt_2_s4
2.550
3.105
uart_rx_inst/next_state_2_s10
3.536
3.907
uart_rx_inst/next_state_1_s10
4.091
4.646
uart_rx_inst/n56_s0
5.214
5.763
uart_rx_inst/n57_s0
5.763
5.798
uart_rx_inst/n168_s2
6.700
7.153
uart_rx_inst/n163_s3
7.746
8.316
uart_rx_inst/cycle_cnt_5_s0
8.316
=====
SETUP
2.598
8.293
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/bit_cnt_2_s7
1.582
2.137
uart_rx_inst/bit_cnt_2_s4
2.550
3.105
uart_rx_inst/next_state_2_s10
3.536
3.907
uart_rx_inst/next_state_1_s10
4.091
4.646
uart_rx_inst/n56_s0
5.214
5.763
uart_rx_inst/n57_s0
5.763
5.798
uart_rx_inst/n168_s2
6.700
7.153
uart_rx_inst/n162_s1
7.831
8.293
uart_rx_inst/cycle_cnt_6_s0
8.293
=====
SETUP
2.639
8.252
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/bit_cnt_2_s7
1.582
2.137
uart_rx_inst/bit_cnt_2_s4
2.550
3.105
uart_rx_inst/next_state_2_s10
3.536
3.907
uart_rx_inst/next_state_1_s10
4.091
4.646
uart_rx_inst/n56_s0
5.214
5.763
uart_rx_inst/n57_s0
5.763
5.798
uart_rx_inst/n168_s2
6.700
7.153
uart_rx_inst/n166_s3
7.682
8.252
uart_rx_inst/cycle_cnt_2_s0
8.252
=====
SETUP
2.639
8.252
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/bit_cnt_2_s7
1.582
2.137
uart_rx_inst/bit_cnt_2_s4
2.550
3.105
uart_rx_inst/next_state_2_s10
3.536
3.907
uart_rx_inst/next_state_1_s10
4.091
4.646
uart_rx_inst/n56_s0
5.214
5.763
uart_rx_inst/n57_s0
5.763
5.798
uart_rx_inst/n168_s2
6.700
7.153
uart_rx_inst/n164_s1
7.682
8.252
uart_rx_inst/cycle_cnt_4_s0
8.252
=====
SETUP
2.645
8.246
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/bit_cnt_2_s7
1.582
2.137
uart_rx_inst/bit_cnt_2_s4
2.550
3.105
uart_rx_inst/next_state_2_s10
3.536
3.907
uart_rx_inst/next_state_1_s10
4.091
4.646
uart_rx_inst/n56_s0
5.214
5.763
uart_rx_inst/n57_s0
5.763
5.798
uart_rx_inst/n168_s2
6.700
7.153
uart_rx_inst/n160_s1
7.676
8.246
uart_rx_inst/cycle_cnt_8_s0
8.246
=====
SETUP
2.741
8.150
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/bit_cnt_2_s7
1.582
2.137
uart_rx_inst/bit_cnt_2_s4
2.550
3.105
uart_rx_inst/next_state_2_s10
3.536
3.907
uart_rx_inst/next_state_1_s10
4.091
4.646
uart_rx_inst/n56_s0
5.214
5.763
uart_rx_inst/n57_s0
5.763
5.798
uart_rx_inst/n168_s2
6.700
7.153
uart_rx_inst/n167_s1
7.688
8.150
uart_rx_inst/cycle_cnt_1_s0
8.150
=====
SETUP
2.741
8.150
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/bit_cnt_2_s7
1.582
2.137
uart_rx_inst/bit_cnt_2_s4
2.550
3.105
uart_rx_inst/next_state_2_s10
3.536
3.907
uart_rx_inst/next_state_1_s10
4.091
4.646
uart_rx_inst/n56_s0
5.214
5.763
uart_rx_inst/n57_s0
5.763
5.798
uart_rx_inst/n168_s2
6.700
7.153
uart_rx_inst/n159_s1
7.688
8.150
uart_rx_inst/cycle_cnt_9_s0
8.150
=====
SETUP
2.743
8.147
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/bit_cnt_2_s7
1.582
2.137
uart_rx_inst/bit_cnt_2_s4
2.550
3.105
uart_rx_inst/next_state_2_s10
3.536
3.907
uart_rx_inst/next_state_1_s10
4.091
4.646
uart_rx_inst/n56_s0
5.214
5.763
uart_rx_inst/n57_s0
5.763
5.798
uart_rx_inst/n168_s2
6.700
7.153
uart_rx_inst/n154_s1
7.577
8.147
uart_rx_inst/cycle_cnt_14_s0
8.147
=====
SETUP
2.774
8.117
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/bit_cnt_2_s7
1.582
2.137
uart_rx_inst/bit_cnt_2_s4
2.550
3.105
uart_rx_inst/next_state_2_s10
3.536
3.907
uart_rx_inst/next_state_1_s10
4.091
4.646
uart_rx_inst/n56_s0
5.214
5.763
uart_rx_inst/n57_s0
5.763
5.798
uart_rx_inst/n168_s2
6.700
7.153
uart_rx_inst/n165_s1
7.746
8.117
uart_rx_inst/cycle_cnt_3_s0
8.117
=====
SETUP
2.832
8.059
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/bit_cnt_2_s7
1.582
2.137
uart_rx_inst/bit_cnt_2_s4
2.550
3.105
uart_rx_inst/next_state_2_s10
3.536
3.907
uart_rx_inst/next_state_1_s10
4.091
4.646
uart_rx_inst/n56_s0
5.214
5.763
uart_rx_inst/n57_s0
5.763
5.798
uart_rx_inst/n168_s2
6.700
7.153
uart_rx_inst/n158_s1
7.688
8.059
uart_rx_inst/cycle_cnt_10_s0
8.059
=====
SETUP
2.893
7.998
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/bit_cnt_2_s7
1.582
2.137
uart_rx_inst/bit_cnt_2_s4
2.550
3.105
uart_rx_inst/next_state_2_s10
3.536
3.907
uart_rx_inst/next_state_1_s10
4.091
4.646
uart_rx_inst/n56_s0
5.214
5.763
uart_rx_inst/n57_s0
5.763
5.798
uart_rx_inst/n168_s2
6.700
7.153
uart_rx_inst/n157_s1
7.428
7.998
uart_rx_inst/cycle_cnt_11_s0
7.998
=====
SETUP
3.073
7.818
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/bit_cnt_2_s7
1.582
2.137
uart_rx_inst/bit_cnt_2_s4
2.550
3.105
uart_rx_inst/next_state_2_s10
3.536
3.907
uart_rx_inst/next_state_1_s10
4.091
4.646
uart_rx_inst/n56_s0
5.214
5.763
uart_rx_inst/n57_s0
5.763
5.798
uart_rx_inst/n76_s2
6.694
7.264
uart_rx_inst/rx_data_0_s0
7.818
=====
SETUP
3.073
7.818
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/bit_cnt_2_s7
1.582
2.137
uart_rx_inst/bit_cnt_2_s4
2.550
3.105
uart_rx_inst/next_state_2_s10
3.536
3.907
uart_rx_inst/next_state_1_s10
4.091
4.646
uart_rx_inst/n56_s0
5.214
5.763
uart_rx_inst/n57_s0
5.763
5.798
uart_rx_inst/n76_s2
6.694
7.264
uart_rx_inst/rx_data_1_s0
7.818
=====
SETUP
3.073
7.818
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/bit_cnt_2_s7
1.582
2.137
uart_rx_inst/bit_cnt_2_s4
2.550
3.105
uart_rx_inst/next_state_2_s10
3.536
3.907
uart_rx_inst/next_state_1_s10
4.091
4.646
uart_rx_inst/n56_s0
5.214
5.763
uart_rx_inst/n57_s0
5.763
5.798
uart_rx_inst/n76_s2
6.694
7.264
uart_rx_inst/rx_data_3_s0
7.818
=====
SETUP
3.075
7.816
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/bit_cnt_2_s7
1.582
2.137
uart_rx_inst/bit_cnt_2_s4
2.550
3.105
uart_rx_inst/next_state_2_s10
3.536
3.907
uart_rx_inst/next_state_1_s10
4.091
4.646
uart_rx_inst/n56_s0
5.214
5.763
uart_rx_inst/n57_s0
5.763
5.798
uart_rx_inst/n168_s2
6.700
7.153
uart_rx_inst/n156_s1
7.354
7.816
uart_rx_inst/cycle_cnt_12_s0
7.816
=====
SETUP
3.075
7.816
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/bit_cnt_2_s7
1.582
2.137
uart_rx_inst/bit_cnt_2_s4
2.550
3.105
uart_rx_inst/next_state_2_s10
3.536
3.907
uart_rx_inst/next_state_1_s10
4.091
4.646
uart_rx_inst/n56_s0
5.214
5.763
uart_rx_inst/n57_s0
5.763
5.798
uart_rx_inst/n168_s2
6.700
7.153
uart_rx_inst/n155_s1
7.354
7.816
uart_rx_inst/cycle_cnt_13_s0
7.816
=====
SETUP
3.077
7.814
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/bit_cnt_2_s7
1.582
2.137
uart_rx_inst/bit_cnt_2_s4
2.550
3.105
uart_rx_inst/next_state_2_s10
3.536
3.907
uart_rx_inst/next_state_1_s10
4.091
4.646
uart_rx_inst/n56_s0
5.214
5.763
uart_rx_inst/n57_s0
5.763
5.798
uart_rx_inst/n76_s2
6.694
7.264
uart_rx_inst/rx_data_5_s0
7.814
=====
SETUP
3.124
7.767
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/bit_cnt_2_s7
1.582
2.137
uart_rx_inst/bit_cnt_2_s4
2.550
3.105
uart_rx_inst/next_state_2_s10
3.536
3.907
uart_rx_inst/next_state_1_s10
4.091
4.646
uart_rx_inst/n56_s0
5.214
5.763
uart_rx_inst/n57_s0
5.763
5.798
uart_rx_inst/n76_s2
6.694
7.264
uart_rx_inst/rx_data_4_s0
7.767
=====
SETUP
3.124
7.767
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/bit_cnt_2_s7
1.582
2.137
uart_rx_inst/bit_cnt_2_s4
2.550
3.105
uart_rx_inst/next_state_2_s10
3.536
3.907
uart_rx_inst/next_state_1_s10
4.091
4.646
uart_rx_inst/n56_s0
5.214
5.763
uart_rx_inst/n57_s0
5.763
5.798
uart_rx_inst/n76_s2
6.694
7.264
uart_rx_inst/rx_data_6_s0
7.767
=====
SETUP
3.253
7.638
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/bit_cnt_2_s7
1.582
2.137
uart_rx_inst/bit_cnt_2_s4
2.550
3.105
uart_rx_inst/next_state_2_s10
3.536
3.907
uart_rx_inst/next_state_1_s10
4.091
4.646
uart_rx_inst/n56_s0
5.214
5.763
uart_rx_inst/n57_s0
5.763
5.798
uart_rx_inst/n76_s2
6.694
7.249
uart_rx_inst/rx_data_valid_s1
7.638
=====
SETUP
3.260
7.631
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/bit_cnt_2_s7
1.582
2.137
uart_rx_inst/bit_cnt_2_s4
2.550
3.105
uart_rx_inst/next_state_2_s10
3.536
3.907
uart_rx_inst/next_state_1_s10
4.091
4.646
uart_rx_inst/n56_s0
5.214
5.763
uart_rx_inst/n57_s0
5.763
5.798
uart_rx_inst/n76_s2
6.694
7.264
uart_rx_inst/rx_data_7_s0
7.631
=====
SETUP
3.295
7.596
10.891
clk_ibuf
0.000
0.683
uart_rx_inst/cycle_cnt_0_s0
0.926
1.158
uart_rx_inst/bit_cnt_2_s7
1.582
2.137
uart_rx_inst/bit_cnt_2_s4
2.550
3.105
uart_rx_inst/next_state_2_s10
3.536
3.907
uart_rx_inst/next_state_1_s10
4.091
4.646
uart_rx_inst/n56_s0
5.214
5.763
uart_rx_inst/n57_s0
5.763
5.798
uart_rx_inst/n76_s2
6.694
7.264
uart_rx_inst/rx_data_2_s0
7.596
=====
SETUP
3.519
7.371
10.891
clk_ibuf
0.000
0.683
uart_tx_inst/cycle_cnt_0_s0
0.926
1.158
uart_tx_inst/tx_data_ready_s8
1.843
2.214
uart_tx_inst/tx_data_ready_s4
2.611
3.128
uart_tx_inst/next_state_1_s8
3.802
4.173
uart_tx_inst/n139_s0
4.591
5.140
uart_tx_inst/n140_s0
5.140
5.175
uart_tx_inst/n175_s2
5.833
6.286
uart_tx_inst/n170_s1
6.822
7.371
uart_tx_inst/cycle_cnt_5_s0
7.371
=====
SETUP
3.531
7.359
10.891
clk_ibuf
0.000
0.683
uart_tx_inst/cycle_cnt_0_s0
0.926
1.158
uart_tx_inst/tx_data_ready_s8
1.843
2.214
uart_tx_inst/tx_data_ready_s4
2.611
3.128
uart_tx_inst/next_state_1_s8
3.802
4.173
uart_tx_inst/n139_s0
4.591
5.140
uart_tx_inst/n140_s0
5.140
5.175
uart_tx_inst/n175_s2
5.833
6.286
uart_tx_inst/n163_s1
6.789
7.359
uart_tx_inst/cycle_cnt_12_s0
7.359
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_3_s0
0.860
1.062
uart_tx_inst/n172_s1
1.064
1.296
uart_tx_inst/cycle_cnt_3_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_11_s0
0.860
1.062
uart_tx_inst/n164_s5
1.064
1.296
uart_tx_inst/cycle_cnt_11_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_2_s0
0.860
1.062
uart_rx_inst/n166_s3
1.064
1.296
uart_rx_inst/cycle_cnt_2_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_15_s0
0.860
1.062
uart_rx_inst/n153_s1
1.064
1.296
uart_rx_inst/cycle_cnt_15_s0
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
wait_cnt_18_s2
0.860
1.062
n149_s8
1.064
1.296
wait_cnt_18_s2
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
wait_cnt_3_s1
0.860
1.062
n179_s5
1.064
1.296
wait_cnt_3_s1
1.296
=====
HOLD
0.425
1.296
0.871
clk_ibuf
0.000
0.675
wait_cnt_6_s1
0.860
1.062
n173_s5
1.064
1.296
wait_cnt_6_s1
1.296
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
uart_tx_inst/bit_cnt_2_s1
0.860
1.062
uart_tx_inst/n116_s1
1.065
1.297
uart_tx_inst/bit_cnt_2_s1
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
uart_tx_inst/cycle_cnt_0_s0
0.860
1.062
uart_tx_inst/n175_s3
1.065
1.297
uart_tx_inst/cycle_cnt_0_s0
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_0_s0
0.860
1.062
uart_rx_inst/n168_s3
1.065
1.297
uart_rx_inst/cycle_cnt_0_s0
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_4_s0
0.860
1.062
uart_rx_inst/n164_s1
1.065
1.297
uart_rx_inst/cycle_cnt_4_s0
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_5_s0
0.860
1.062
uart_rx_inst/n163_s3
1.065
1.297
uart_rx_inst/cycle_cnt_5_s0
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
uart_rx_inst/cycle_cnt_7_s0
0.860
1.062
uart_rx_inst/n161_s1
1.065
1.297
uart_rx_inst/cycle_cnt_7_s0
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
wait_cnt_0_s2
0.860
1.062
n185_s8
1.065
1.297
wait_cnt_0_s2
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
wait_cnt_19_s2
0.860
1.062
n147_s8
1.065
1.297
wait_cnt_19_s2
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
wait_cnt_5_s1
0.860
1.062
n175_s5
1.065
1.297
wait_cnt_5_s1
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
wait_cnt_7_s1
0.860
1.062
n171_s5
1.065
1.297
wait_cnt_7_s1
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
wait_cnt_9_s1
0.860
1.062
n167_s5
1.065
1.297
wait_cnt_9_s1
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
wait_cnt_10_s1
0.860
1.062
n165_s5
1.065
1.297
wait_cnt_10_s1
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
wait_cnt_11_s1
0.860
1.062
n163_s5
1.065
1.297
wait_cnt_11_s1
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
wait_cnt_16_s1
0.860
1.062
n153_s5
1.065
1.297
wait_cnt_16_s1
1.297
=====
HOLD
0.427
1.297
0.871
clk_ibuf
0.000
0.675
wait_cnt_27_s1
0.860
1.062
n131_s5
1.065
1.297
wait_cnt_27_s1
1.297
=====
HOLD
0.428
1.299
0.871
clk_ibuf
0.000
0.675
uart_tx_inst/bit_cnt_1_s1
0.860
1.062
uart_tx_inst/n117_s1
1.067
1.299
uart_tx_inst/bit_cnt_1_s1
1.299
=====
HOLD
0.428
1.299
0.871
clk_ibuf
0.000
0.675
tx_cnt_0_s0
0.860
1.062
n32_s2
1.067
1.299
tx_cnt_0_s0
1.299
=====
HOLD
0.428
1.299
0.871
clk_ibuf
0.000
0.675
tx_cnt_3_s0
0.860
1.062
n29_s1
1.067
1.299
tx_cnt_3_s0
1.299
