[06/02 21:54:05      0s] 
[06/02 21:54:05      0s] Cadence Innovus(TM) Implementation System.
[06/02 21:54:05      0s] Copyright 2024 Cadence Design Systems, Inc. All rights reserved worldwide.
[06/02 21:54:05      0s] 
[06/02 21:54:05      0s] Version:	v23.10-p003_1, built Thu Feb 1 13:54:57 PST 2024
[06/02 21:54:05      0s] Options:	
[06/02 21:54:05      0s] Date:		Mon Jun  2 21:54:05 2025
[06/02 21:54:05      0s] Host:		bioeebeanie.bioeelocal (x86_64 w/Linux 3.10.0-1160.66.1.el7.x86_64) (48cores*96cpus*Intel(R) Xeon(R) Gold 6258R CPU @ 2.70GHz 16384KB)
[06/02 21:54:05      0s] OS:		Red Hat Enterprise Linux
[06/02 21:54:05      0s] 
[06/02 21:54:05      0s] License:
[06/02 21:54:05      0s] 		[21:54:05.494473] Configured Lic search path (23.02-s003): 5280@bioeelincad.ee.columbia.edu

[06/02 21:54:05      0s] 		invs	Innovus Implementation System	23.1	checkout succeeded
[06/02 21:54:05      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[06/02 21:54:09      1s] {{{ isCertus 0,  isCertusOrDistOptClient = 0, isInnovusCertusClient = 0}}}
[06/02 21:54:35     19s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v23.10-p003_1 (64bit) 02/01/2024 13:54 (Linux 3.10.0-693.el7.x86_64)
[06/02 21:54:42     23s] @(#)CDS: NanoRoute 23.10-p003_1 NR240109-1512/23_10-UB (database version 18.20.618) {superthreading v2.20}
[06/02 21:54:42     23s] @(#)CDS: AAE 23.10-p002 (64bit) 02/01/2024 (Linux 3.10.0-693.el7.x86_64)
[06/02 21:54:42     23s] @(#)CDS: CTE 23.10-p003_1 () Dec  5 2023 19:42:23 ( )
[06/02 21:54:42     23s] @(#)CDS: SYNTECH 23.10-p002_1 () Nov 29 2023 02:17:21 ( )
[06/02 21:54:42     23s] @(#)CDS: CPE v23.10-p004
[06/02 21:54:42     23s] @(#)CDS: IQuantus/TQuantus 22.1.1-s215 (64bit) Mon Nov 20 10:05:08 PST 2023 (Linux 3.10.0-693.el7.x86_64)
[06/02 21:54:42     23s] @(#)CDS: OA 22.61-p007 Wed Sep 27 19:40:10 2023
[06/02 21:54:42     23s] @(#)CDS: SGN 23.10-d005 (03-Oct-2023) (64 bit executable, TkQt5.15.9)
[06/02 21:54:42     23s] @(#)CDS: RCDB 11.15.0
[06/02 21:54:42     23s] @(#)CDS: STYLUS 23.10-a001_1 (12/04/2023 04:39 PST)
[06/02 21:54:42     23s] @(#)CDS: IntegrityPlanner-23.10-12651 (23.10) (2023-09-06 08:32:42+0800)
[06/02 21:54:42     23s] @(#)CDS: SYNTHESIS_ENGINE 23.10-b027
[06/02 21:54:42     23s] Create and set the environment variable TMPDIR to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI.

[06/02 21:54:42     23s] Change the soft stacksize limit to 0.2%RAM (1208 mbytes). Set global soft_stack_size_limit to change the value.
[06/02 21:54:45     25s] 
[06/02 21:54:45     25s] **INFO:  MMMC transition support version v31-84 
[06/02 21:54:45     25s] 
[06/02 21:54:45     25s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[06/02 21:54:45     25s] <CMD> suppressMessage ENCEXT-2799
[06/02 21:54:46     26s] <CMD> getVersion
[06/02 21:54:47     26s] [INFO] Loading PVS 23.10 fill procedures
[06/02 21:54:47     26s] <CMD> win
[06/02 21:56:03     42s] <CMD> set_message -id IMPLF-200 -suppress
[06/02 21:56:03     42s] <CMD> set_message -id IMPLF-201 -suppress
[06/02 21:56:03     42s] <CMD> set_message -id IMPFP-3961 -suppress
[06/02 21:56:03     42s] <CMD> set_message -id IMPSP-9025 -suppress
[06/02 21:56:03     42s] <CMD> set init_gnd_net gnd
[06/02 21:56:03     42s] <CMD> set init_lef_file {/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef /users/ssokolovskiy/v-logic_gf22nspslogl24edf116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edf/svt/1.03a/lef/5.8/gf22nspslogl24edf116f.lef}
[06/02 21:56:03     42s] <CMD> set init_design_settop 0
[06/02 21:56:03     42s] <CMD> set init_verilog ../adder_nl.v
[06/02 21:56:03     42s] <CMD> set init_mmmc_file ../mmmc_setup.tcl
[06/02 21:56:03     42s] <CMD> set init_pwr_net vdd
[06/02 21:56:03     42s] <CMD> init_design -setup view_slow_mission -hold view_fast_mission
[06/02 21:56:03     42s] #% Begin Load MMMC data ... (date=06/02 21:56:03, mem=1513.5M)
[06/02 21:56:03     42s] #% End Load MMMC data ... (date=06/02 21:56:03, total cpu=0:00:00.1, real=0:00:00.0, peak res=1514.8M, current mem=1514.8M)
[06/02 21:56:03     42s] INFO: New setup and hold views overwrite old settings during design initialization
[06/02 21:56:03     42s] 
[06/02 21:56:03     42s] Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_116cpp_tech.lef ...
[06/02 21:56:03     42s] 
[06/02 21:56:03     42s] Loading LEF file /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/22fdsoi_standard_site.lef ...
[06/02 21:56:03     42s] 
[06/02 21:56:03     42s] Loading LEF file /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/lef/5.8/gf22nspslogl24edl116f.lef ...
[06/02 21:56:03     42s] Set DBUPerIGU to M1 pitch 116.
[06/02 21:56:03     42s] [21:56:03.153306] Periodic Lic check successful
[21:56:03.677650] Feature usage summary:
[21:56:03.677651] Innovus_Impl_System
[21:56:03.677658] Innovus_20nm_Opt

[06/02 21:56:03     42s] This command "init_design -setup view_slow_mission -hold view_fast_mission" required an extra checkout of license invs_20nm.
[06/02 21:56:03     42s] Additional license(s) checked out: 1 'Innovus_20nm_Opt' license(s)
[06/02 21:56:04     43s] 
[06/02 21:56:04     43s] Loading LEF file /users/ssokolovskiy/v-logic_gf22nspslogl24edf116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edf/svt/1.03a/lef/5.8/gf22nspslogl24edf116f.lef ...
[06/02 21:56:04     43s] **WARN: (IMPLF-378):	The spacing for cell edge type 'NOCP' and 'CP' is already defined. It will be overwritten by the new definition in LEF file '/users/ssokolovskiy/v-logic_gf22nspslogl24edf116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edf/svt/1.03a/lef/5.8/gf22nspslogl24edf116f.lef'.
[06/02 21:56:04     43s] If it's defined multiple times for the same pair of types, only the last one
[06/02 21:56:04     43s] will be kept. Check all definitions in all LEF files to remove any duplicated
[06/02 21:56:04     43s] definitions to avoid this warning message.
[06/02 21:56:04     43s] **WARN: (IMPLF-378):	The spacing for cell edge type 'SC6P75T_116CPP_CSC_ECO_FILL1' and 'SC6P75T_116CPP_CSC_BASE' is already defined. It will be overwritten by the new definition in LEF file '/users/ssokolovskiy/v-logic_gf22nspslogl24edf116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edf/svt/1.03a/lef/5.8/gf22nspslogl24edf116f.lef'.
[06/02 21:56:04     43s] If it's defined multiple times for the same pair of types, only the last one
[06/02 21:56:04     43s] will be kept. Check all definitions in all LEF files to remove any duplicated
[06/02 21:56:04     43s] definitions to avoid this warning message.
[06/02 21:56:04     43s] **WARN: (IMPLF-378):	The spacing for cell edge type 'SC6P75T_116CPP_CSC_ECO_FILL1' and 'SC6P75T_116CPP_CSC_ECO_FILL1' is already defined. It will be overwritten by the new definition in LEF file '/users/ssokolovskiy/v-logic_gf22nspslogl24edf116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edf/svt/1.03a/lef/5.8/gf22nspslogl24edf116f.lef'.
[06/02 21:56:04     43s] If it's defined multiple times for the same pair of types, only the last one
[06/02 21:56:04     43s] will be kept. Check all definitions in all LEF files to remove any duplicated
[06/02 21:56:04     43s] definitions to avoid this warning message.
[06/02 21:56:04     43s] **WARN: (IMPLF-378):	The spacing for cell edge type 'SC6P75T_116CPP_CSC_DRAIN' and 'SC6P75T_116CPP_CSC_DRAIN' is already defined. It will be overwritten by the new definition in LEF file '/users/ssokolovskiy/v-logic_gf22nspslogl24edf116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edf/svt/1.03a/lef/5.8/gf22nspslogl24edf116f.lef'.
[06/02 21:56:04     43s] If it's defined multiple times for the same pair of types, only the last one
[06/02 21:56:04     43s] will be kept. Check all definitions in all LEF files to remove any duplicated
[06/02 21:56:04     43s] definitions to avoid this warning message.
[06/02 21:56:04     43s] 
##  Check design process and node:  
##  Both design process and tech node are not set.

[06/02 21:56:04     43s] Loading view definition file from ../mmmc_setup.tcl
[06/02 21:56:04     43s] Reading lib_slow timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib' ...
[06/02 21:56:40     80s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_TIEDIN_1'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/02 21:56:40     80s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT9'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/02 21:56:40     80s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT8'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/02 21:56:40     80s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT7'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/02 21:56:40     80s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT6'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/02 21:56:40     80s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT5'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/02 21:56:40     80s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT4'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/02 21:56:40     80s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT3'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/02 21:56:40     80s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT20'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/02 21:56:40     80s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT2'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/02 21:56:40     80s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT19'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/02 21:56:40     80s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT18'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/02 21:56:40     80s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT17'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/02 21:56:40     80s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT16'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/02 21:56:40     80s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT15'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/02 21:56:40     80s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT14'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/02 21:56:40     80s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT13'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/02 21:56:40     80s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT12'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/02 21:56:40     80s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT11'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/02 21:56:40     80s] **WARN: (TECHLIB-302):	No function defined for cell 'UDB116SVT24_FILL_ECOCT10'. The cell will only be used for analysis. (File /tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C.lib)
[06/02 21:56:40     80s] Message <TECHLIB-302> has exceeded the message display limit of '20'. Use 'set_message -no_limit -id list_of_msgIDs' to reset the message limit.
[06/02 21:56:48     88s] Read 1371 cells in library 'gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C' 
[06/02 21:56:48     88s] Reading lib_fast timing library '/tech/gf/GF_22nm/IP/synopsys/v-logic_gf22nspslogl24edl116f/DesignWare_logic_libs/globalfoundaries22nhsp/24hd116/edl/svt/3.00a/liberty/logic_synth_lvf/gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C.lib' ...
[06/02 21:57:34    135s] Read 1371 cells in library 'gf22nspslogl24edl116f_FFG_0P88V_0P00V_0P00V_0P00V_M40C' 
[06/02 21:57:37    137s] Ending "PreSetAnalysisView" (total cpu=0:01:34, real=0:01:33, peak res=3177.1M, current mem=1742.8M)
[06/02 21:57:37    137s] *** End library_loading (cpu=1.56min, real=1.55min, mem=291.1M, fe_cpu=2.30min, fe_real=3.53min, fe_mem=2070.0M) ***
[06/02 21:57:37    137s] #% Begin Load netlist data ... (date=06/02 21:57:37, mem=1742.9M)
[06/02 21:57:37    137s] *** Begin netlist parsing (mem=2070.0M) ***
[06/02 21:57:37    137s] Created 1371 new cells from 2 timing libraries.
[06/02 21:57:37    137s] Reading netlist ...
[06/02 21:57:37    137s] Backslashed names will retain backslash and a trailing blank character.
[06/02 21:57:37    137s] Reading verilog netlist '../adder_nl.v'
[06/02 21:57:37    137s] 
[06/02 21:57:37    137s] *** Memory Usage v#2 (Current mem = 2070.012M, initial mem = 820.863M) ***
[06/02 21:57:37    137s] *** End netlist parsing (cpu=0:00:00.1, real=0:00:00.0, mem=2070.0M) ***
[06/02 21:57:37    137s] #% End Load netlist data ... (date=06/02 21:57:37, total cpu=0:00:00.1, real=0:00:00.0, peak res=1794.9M, current mem=1794.9M)
[06/02 21:57:37    137s] Top level cell is adder.
[06/02 21:57:39    139s] Hooked 2742 DB cells to tlib cells.
[06/02 21:57:39    139s] Ending "BindLib:" (total cpu=0:00:01.7, real=0:00:01.0, peak res=2598.1M, current mem=2598.1M)
[06/02 21:57:39    139s] Starting recursive module instantiation check.
[06/02 21:57:39    139s] No recursion found.
[06/02 21:57:39    139s] Building hierarchical netlist for Cell adder ...
[06/02 21:57:39    139s] ***** UseNewTieNetMode *****.
[06/02 21:57:39    139s] *** Netlist is unique.
[06/02 21:57:39    139s] Setting Std. cell height to 540 DBU (smallest netlist inst).
[06/02 21:57:39    139s] ** info: there are 2846 modules.
[06/02 21:57:39    139s] ** info: there are 10 stdCell insts.
[06/02 21:57:39    139s] ** info: there are 0 insts with no signal pins.
[06/02 21:57:39    139s] 
[06/02 21:57:39    139s] *** Memory Usage v#2 (Current mem = 2251.438M, initial mem = 820.863M) ***
[06/02 21:57:39    139s] 
[06/02 21:57:39    139s] Honor LEF defined pitches for advanced node
[06/02 21:57:39    139s] Start create_tracks
[06/02 21:57:41    140s] Extraction setup Started for TopCell adder 
[06/02 21:57:41    140s] Initializing multi-corner RC extraction with 2 active RC Corners ...
[06/02 21:57:41    140s] Captable file(s) not specified in multi-corner setup. PreRoute extraction will use technology file. For postRoute extraction, default value for effort level would be 'medium' and effort level 'low' would not be allowed.
[06/02 21:57:41    140s] eee: __QRC_SADV_USE_LE__ is set 0
[06/02 21:57:43    142s] Generating auto layer map file.
[06/02 21:57:43    142s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[06/02 21:57:43    142s] eee:        1	      M1	        5	         m1	Metal          
[06/02 21:57:43    142s] eee:       34	      V1	        6	         v1	Via            
[06/02 21:57:43    142s] eee:        2	      M2	        7	         m2	Metal          
[06/02 21:57:43    142s] eee:       35	      AY	        8	         ay	Via            
[06/02 21:57:43    142s] eee:        3	      C1	        9	         c1	Metal          
[06/02 21:57:43    142s] eee:       36	      A1	       10	         a1	Via            
[06/02 21:57:43    142s] eee:        4	      C2	       11	         c2	Metal          
[06/02 21:57:43    142s] eee:       37	      A2	       12	         a2	Via            
[06/02 21:57:43    142s] eee:        5	      C3	       13	         c3	Metal          
[06/02 21:57:43    142s] eee:       38	      A3	       14	         a3	Via            
[06/02 21:57:43    142s] eee:        6	      C4	       15	         c4	Metal          
[06/02 21:57:43    142s] eee:       39	      A4	       16	         a4	Via            
[06/02 21:57:43    142s] eee:        7	      C5	       17	         c5	Metal          
[06/02 21:57:43    142s] eee:       40	      YS	       18	         ys	Via            
[06/02 21:57:43    142s] eee:        8	      JA	       19	         ja	Metal          
[06/02 21:57:43    142s] eee:       41	      JV	       20	         jv	Via            
[06/02 21:57:43    142s] eee:        9	      QA	       21	         qa	Metal          
[06/02 21:57:43    142s] eee:       42	      JW	       22	         jw	Via            
[06/02 21:57:43    142s] eee:       10	      QB	       23	         qb	Metal          
[06/02 21:57:43    142s] eee:       43	      VV	       24	         vv	Via            
[06/02 21:57:43    142s] eee:       11	      LB	       25	         lb	Metal          
[06/02 21:57:43    142s] eee: TechFile: /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[06/02 21:57:43    142s] eee: HoWee  : 0 0 0 0 0 0 0 0 0 0 0 
[06/02 21:57:43    142s] eee: Erosn  : 0 0 0 0 0 0 0 0 0 0 0 
[06/02 21:57:43    142s] eee: nrColor: 4 4 0 0 0 0 0 0 0 0 0 
[06/02 21:57:44    143s] eee: TechFile: /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[06/02 21:57:44    143s] eee: HoWee  : 0 0 0 0 0 0 0 0 0 0 0 
[06/02 21:57:44    143s] eee: Erosn  : 0 0 0 0 0 0 0 0 0 0 0 
[06/02 21:57:44    143s] eee: nrColor: 4 4 0 0 0 0 0 0 0 0 0 
[06/02 21:57:44    143s] eee: Save / Restore of RC patterns enabled 
[06/02 21:57:44    143s] eee: Pattern meta data file doesn't exist
[06/02 21:57:44    143s] eee: Pattern data restore failed for 2 tech files
[06/02 21:57:44    143s] eee: Pattern extraction started for 2 tech files
[06/02 21:57:44    143s] Importing multi-corner technology file(s) for preRoute extraction...
[06/02 21:57:44      0s] /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[06/02 21:57:45      1s] Generating auto layer map file.
[06/02 21:57:45      1s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[06/02 21:57:45      1s] eee:        1	      M1	        5	         m1	Metal          
[06/02 21:57:45      1s] eee:       34	      V1	        6	         v1	Via            
[06/02 21:57:45      1s] eee:        2	      M2	        7	         m2	Metal          
[06/02 21:57:45      1s] eee:       35	      AY	        8	         ay	Via            
[06/02 21:57:45      1s] eee:        3	      C1	        9	         c1	Metal          
[06/02 21:57:45      1s] eee:       36	      A1	       10	         a1	Via            
[06/02 21:57:45      1s] eee:        4	      C2	       11	         c2	Metal          
[06/02 21:57:45      1s] eee:       37	      A2	       12	         a2	Via            
[06/02 21:57:45      1s] eee:        5	      C3	       13	         c3	Metal          
[06/02 21:57:45      1s] eee:       38	      A3	       14	         a3	Via            
[06/02 21:57:45      1s] eee:        6	      C4	       15	         c4	Metal          
[06/02 21:57:45      1s] eee:       39	      A4	       16	         a4	Via            
[06/02 21:57:45      1s] eee:        7	      C5	       17	         c5	Metal          
[06/02 21:57:45      1s] eee:       40	      YS	       18	         ys	Via            
[06/02 21:57:45      1s] eee:        8	      JA	       19	         ja	Metal          
[06/02 21:57:45      1s] eee:       41	      JV	       20	         jv	Via            
[06/02 21:57:45      1s] eee:        9	      QA	       21	         qa	Metal          
[06/02 21:57:45      1s] eee:       42	      JW	       22	         jw	Via            
[06/02 21:57:45      1s] eee:       10	      QB	       23	         qb	Metal          
[06/02 21:57:45      1s] eee:       43	      VV	       24	         vv	Via            
[06/02 21:57:45      1s] eee:       11	      LB	       25	         lb	Metal          

[06/02 21:57:58      0s] /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[06/02 21:58:00      1s] Generating auto layer map file.
[06/02 21:58:00      1s] eee:  LayerId	    Name	QrcTechId	QrcTechName	Type
[06/02 21:58:00      1s] eee:        1	      M1	        5	         m1	Metal          
[06/02 21:58:00      1s] eee:       34	      V1	        6	         v1	Via            
[06/02 21:58:00      1s] eee:        2	      M2	        7	         m2	Metal          
[06/02 21:58:00      1s] eee:       35	      AY	        8	         ay	Via            
[06/02 21:58:00      1s] eee:        3	      C1	        9	         c1	Metal          
[06/02 21:58:00      1s] eee:       36	      A1	       10	         a1	Via            
[06/02 21:58:00      1s] eee:        4	      C2	       11	         c2	Metal          
[06/02 21:58:00      1s] eee:       37	      A2	       12	         a2	Via            
[06/02 21:58:00      1s] eee:        5	      C3	       13	         c3	Metal          
[06/02 21:58:00      1s] eee:       38	      A3	       14	         a3	Via            
[06/02 21:58:00      1s] eee:        6	      C4	       15	         c4	Metal          
[06/02 21:58:00      1s] eee:       39	      A4	       16	         a4	Via            
[06/02 21:58:00      1s] eee:        7	      C5	       17	         c5	Metal          
[06/02 21:58:00      1s] eee:       40	      YS	       18	         ys	Via            
[06/02 21:58:00      1s] eee:        8	      JA	       19	         ja	Metal          
[06/02 21:58:00      1s] eee:       41	      JV	       20	         jv	Via            
[06/02 21:58:00      1s] eee:        9	      QA	       21	         qa	Metal          
[06/02 21:58:00      1s] eee:       42	      JW	       22	         jw	Via            
[06/02 21:58:00      1s] eee:       10	      QB	       23	         qb	Metal          
[06/02 21:58:00      1s] eee:       43	      VV	       24	         vv	Via            
[06/02 21:58:00      1s] eee:       11	      LB	       25	         lb	Metal          

[06/02 21:58:13    152s] eee: Pattern extraction completed
[06/02 21:58:13    152s] Completed (cpu: 0:00:11.2 real: 0:00:32.0)
[06/02 21:58:13    152s] Set Shrink Factor to 1.00000
[06/02 21:58:13    152s] Summary of Active RC-Corners : 
[06/02 21:58:13    152s]  
[06/02 21:58:13    152s]  Analysis View: view_slow_mission
[06/02 21:58:13    152s]     RC-Corner Name        : rc_slow
[06/02 21:58:13    152s]     RC-Corner Index       : 0
[06/02 21:58:13    152s]     RC-Corner Temperature : 25 Celsius
[06/02 21:58:13    152s]     RC-Corner Cap Table   : ''
[06/02 21:58:13    152s]     RC-Corner PreRoute Res Factor         : 1
[06/02 21:58:13    152s]     RC-Corner PreRoute Cap Factor         : 1
[06/02 21:58:13    152s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/02 21:58:13    152s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/02 21:58:13    152s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/02 21:58:13    152s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/02 21:58:13    152s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/02 21:58:13    152s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/02 21:58:13    152s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/02 21:58:13    152s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[06/02 21:58:13    152s]     RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile'
[06/02 21:58:13    152s]  
[06/02 21:58:13    152s]  Analysis View: view_fast_mission
[06/02 21:58:13    152s]     RC-Corner Name        : rc_fast
[06/02 21:58:13    152s]     RC-Corner Index       : 1
[06/02 21:58:13    152s]     RC-Corner Temperature : 25 Celsius
[06/02 21:58:13    152s]     RC-Corner Cap Table   : ''
[06/02 21:58:13    152s]     RC-Corner PreRoute Res Factor         : 1
[06/02 21:58:13    152s]     RC-Corner PreRoute Cap Factor         : 1
[06/02 21:58:13    152s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[06/02 21:58:13    152s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[06/02 21:58:13    152s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[06/02 21:58:13    152s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[06/02 21:58:13    152s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[06/02 21:58:13    152s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[06/02 21:58:13    152s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[06/02 21:58:13    152s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[06/02 21:58:13    152s]     RC-Corner Technology file: '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile'
[06/02 21:58:13    152s] Technology file '/tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile' associated with first view 'view_slow_mission' will be used as the primary corner for the multi-corner extraction.
[06/02 21:58:13    152s] eee: RC Grid memory allocated = 528 (2 X 2 X 11 X 12b)
[06/02 21:58:13    152s] Updating RC Grid density data for preRoute extraction ...
[06/02 21:58:13    152s] eee: pegSigSF=1.070000
[06/02 21:58:13    152s] Initializing multi-corner resistance tables ...
[06/02 21:58:13    152s] eee: Grid unit RC data computation started
[06/02 21:58:13    152s] eee: Grid unit RC data computation completed
[06/02 21:58:13    152s] eee: l=1 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 21:58:13    152s] eee: l=2 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 21:58:13    152s] eee: l=3 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 21:58:13    152s] eee: l=4 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 21:58:13    152s] eee: l=5 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 21:58:13    152s] eee: l=6 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 21:58:13    152s] eee: l=7 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 21:58:13    152s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 21:58:13    152s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 21:58:13    152s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 21:58:13    152s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 21:58:13    152s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 21:58:13    152s] eee: LAM-FP: thresh=1 ; dimX=53.500000 ; dimY=40.500000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[06/02 21:58:13    152s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.000000 aWlH=0.000000 lMod=0 pMax=0.850000 pMod=82 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.000000 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/02 21:58:13    152s] eee: NetCapCache creation started. (Current Mem: 2522.656M) 
[06/02 21:58:13    152s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 2522.656M) 
[06/02 21:58:13    152s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(4.280000, 3.240000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (1 X 1)
[06/02 21:58:13    152s] eee: Metal Layers Info:
[06/02 21:58:13    152s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 21:58:13    152s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/02 21:58:13    152s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 21:58:13    152s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[06/02 21:58:13    152s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[06/02 21:58:13    152s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[06/02 21:58:13    152s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[06/02 21:58:13    152s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[06/02 21:58:13    152s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[06/02 21:58:13    152s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[06/02 21:58:13    152s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[06/02 21:58:13    152s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[06/02 21:58:13    152s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[06/02 21:58:13    152s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[06/02 21:58:13    152s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 21:58:13    152s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[06/02 21:58:13    152s] Default value for postRoute extraction mode's effortLevel (-effortLevel option of setExtractRCMode) changed to 'medium'.
[06/02 21:58:13    152s] *Info: initialize multi-corner CTS.
[06/02 21:58:17    153s] Ending "SetAnalysisView" (total cpu=0:00:01.5, real=0:00:04.0, peak res=3067.1M, current mem=1984.5M)
[06/02 21:58:17    154s] Reading timing constraints file '../report/con.sdc' ...
[06/02 21:58:17    154s] Current (total cpu=0:02:35, real=0:04:12, peak res=3177.1M, current mem=2558.2M)
[06/02 21:58:17    154s] **WARN: (TCLCMD-1461):	Skipped unsupported command: set_units (File ../report/con.sdc, Line 8).
[06/02 21:58:17    154s] 
[06/02 21:58:17    154s] INFO (CTE): Reading of timing constraints file ../report/con.sdc completed, with 1 WARNING
[06/02 21:58:17    154s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2572.2M, current mem=2572.2M)
[06/02 21:58:17    154s] Current (total cpu=0:02:36, real=0:04:12, peak res=3177.1M, current mem=2572.2M)
[06/02 21:58:17    154s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/02 21:58:17    154s] 
[06/02 21:58:17    154s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[06/02 21:58:17    154s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 21:58:17    154s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/02 21:58:17    154s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 21:58:17    154s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/02 21:58:17    154s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/02 21:58:17    154s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/02 21:58:17    154s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/02 21:58:17    154s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/02 21:58:17    154s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/02 21:58:17    154s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/02 21:58:17    154s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/02 21:58:17    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/02 21:58:17    154s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/02 21:58:17    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/02 21:58:17    154s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 21:58:17    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/02 21:58:17    154s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 21:58:17    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/02 21:58:17    154s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/02 21:58:17    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/02 21:58:17    154s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/02 21:58:17    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/02 21:58:17    154s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/02 21:58:17    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/02 21:58:17    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/02 21:58:17    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/02 21:58:18    154s] Summary for sequential cells identification: 
[06/02 21:58:18    154s]   Identified SBFF number: 299
[06/02 21:58:18    154s]   Identified MBFF number: 75
[06/02 21:58:18    154s]   Identified SB Latch number: 22
[06/02 21:58:18    154s]   Identified MB Latch number: 0
[06/02 21:58:18    154s]   Not identified SBFF number: 15
[06/02 21:58:18    154s]   Not identified MBFF number: 0
[06/02 21:58:18    154s]   Not identified SB Latch number: 0
[06/02 21:58:18    154s]   Not identified MB Latch number: 0
[06/02 21:58:18    154s]   Number of sequential cells which are not FFs: 45
[06/02 21:58:18    154s] Total number of combinational cells: 890
[06/02 21:58:18    154s] Total number of sequential cells: 456
[06/02 21:58:18    154s] Total number of tristate cells: 0
[06/02 21:58:18    154s] Total number of level shifter cells: 0
[06/02 21:58:18    154s] Total number of power gating cells: 0
[06/02 21:58:18    154s] Total number of isolation cells: 0
[06/02 21:58:18    154s] Total number of power switch cells: 0
[06/02 21:58:18    154s] Total number of pulse generator cells: 0
[06/02 21:58:18    154s] Total number of always on buffers: 0
[06/02 21:58:18    154s] Total number of retention cells: 0
[06/02 21:58:18    154s] Total number of physical cells: 25
[06/02 21:58:18    154s] List of usable buffers: UDB116SVT24_BUF_1 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_24 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_3 UDB116SVT24_BUF_32 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_S_32 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_S_8
[06/02 21:58:18    154s] Total number of usable buffers: 48
[06/02 21:58:18    154s] List of unusable buffers: UDB116SVT24_BUF_20 UDB116SVT24_BUF_ECOCT_1 UDB116SVT24_BUF_ECOCT_2 UDB116SVT24_BUF_ECOCT_4
[06/02 21:58:18    154s] Total number of unusable buffers: 4
[06/02 21:58:18    154s] List of usable inverters: UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32 UDB116SVT24_INV_4 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_10 UDB116SVT24_INV_S_12 UDB116SVT24_INV_S_16 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_20 UDB116SVT24_INV_S_24 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_S_32 UDB116SVT24_INV_S_4 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_S_7 UDB116SVT24_INV_S_8 UDB116SVT24_INV_S_9
[06/02 21:58:18    154s] Total number of usable inverters: 37
[06/02 21:58:18    154s] List of unusable inverters: UDB116SVT24_INV_ECOCT_2 UDB116SVT24_INV_ECOCT_1 UDB116SVT24_INV_ECOCT_4
[06/02 21:58:18    154s] Total number of unusable inverters: 3
[06/02 21:58:18    154s] List of identified usable delay cells:
[06/02 21:58:18    154s] Total number of identified usable delay cells: 0
[06/02 21:58:18    154s] List of identified unusable delay cells: UDB116SVT24_DEL_L10D250_2 UDB116SVT24_DEL_L10D250_1 UDB116SVT24_DEL_L10D250_4 UDB116SVT24_DEL_L10D250_8 UDB116SVT24_DEL_L10D300_2 UDB116SVT24_DEL_L10D300_1 UDB116SVT24_DEL_L10D300_4 UDB116SVT24_DEL_L10D300_8 UDB116SVT24_DEL_L14D500_2 UDB116SVT24_DEL_L14D500_1 UDB116SVT24_DEL_L14D500_4 UDB116SVT24_DEL_L14D500_8 UDB116SVT24_DEL_L22D1000_2 UDB116SVT24_DEL_L22D1000_1 UDB116SVT24_DEL_L22D1000_4 UDB116SVT24_DEL_L22D1000_8 UDB116SVT24_DEL_L4D50_2 UDB116SVT24_DEL_L4D50_1 UDB116SVT24_DEL_L4D50_4 UDB116SVT24_DEL_L4D50_8 UDB116SVT24_DEL_L4D75_2 UDB116SVT24_DEL_L4D75_1 UDB116SVT24_DEL_L4D75_4 UDB116SVT24_DEL_L4D75_8 UDB116SVT24_DEL_L6D100_2 UDB116SVT24_DEL_L6D100_1 UDB116SVT24_DEL_L6D100_4 UDB116SVT24_DEL_L6D100_8 UDB116SVT24_DEL_L6D125_2 UDB116SVT24_DEL_L6D125_1 UDB116SVT24_DEL_L6D125_4 UDB116SVT24_DEL_L6D125_8 UDB116SVT24_DEL_L6D150_2 UDB116SVT24_DEL_L6D150_1 UDB116SVT24_DEL_L6D150_4 UDB116SVT24_DEL_L6D150_8 UDB116SVT24_DEL_L8D175_2 UDB116SVT24_DEL_L8D175_1 UDB116SVT24_DEL_L8D175_4 UDB116SVT24_DEL_L8D175_8 UDB116SVT24_DEL_L8D200_2 UDB116SVT24_DEL_L8D200_1 UDB116SVT24_DEL_L8D200_4 UDB116SVT24_DEL_L8D200_8
[06/02 21:58:18    154s] Total number of identified unusable delay cells: 44
[06/02 21:58:18    154s] 
[06/02 21:58:18    154s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[06/02 21:58:18    154s] All delay cells are dont_use. Buffers will be used to fix hold violations.
[06/02 21:58:18    154s] 
[06/02 21:58:18    154s] TimeStamp Deleting Cell Server Begin ...
[06/02 21:58:18    154s] 
[06/02 21:58:18    154s] TimeStamp Deleting Cell Server End ...
[06/02 21:58:18    154s] Ending "Cell type marking" (total cpu=0:00:00.1, real=0:00:00.0, peak res=2602.2M, current mem=2602.2M)
[06/02 21:58:18    154s] 
[06/02 21:58:18    154s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 21:58:18    154s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 21:58:18    154s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/02 21:58:18    154s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 21:58:18    154s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/02 21:58:18    154s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/02 21:58:18    154s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/02 21:58:18    154s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/02 21:58:18    154s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/02 21:58:18    154s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/02 21:58:18    154s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/02 21:58:18    154s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/02 21:58:18    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/02 21:58:18    154s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/02 21:58:18    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/02 21:58:18    154s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 21:58:18    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/02 21:58:18    154s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 21:58:18    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/02 21:58:18    154s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/02 21:58:18    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/02 21:58:18    154s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/02 21:58:18    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/02 21:58:18    154s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/02 21:58:18    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/02 21:58:18    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/02 21:58:18    154s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/02 21:58:18    154s] Summary for sequential cells identification: 
[06/02 21:58:18    154s]   Identified SBFF number: 299
[06/02 21:58:18    154s]   Identified MBFF number: 75
[06/02 21:58:18    154s]   Identified SB Latch number: 22
[06/02 21:58:18    154s]   Identified MB Latch number: 0
[06/02 21:58:18    154s]   Not identified SBFF number: 15
[06/02 21:58:18    154s]   Not identified MBFF number: 0
[06/02 21:58:18    154s]   Not identified SB Latch number: 0
[06/02 21:58:18    154s]   Not identified MB Latch number: 0
[06/02 21:58:18    154s]   Number of sequential cells which are not FFs: 45
[06/02 21:58:18    154s]  Visiting view : view_slow_mission
[06/02 21:58:18    154s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/02 21:58:18    154s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/02 21:58:18    154s]  Visiting view : view_fast_mission
[06/02 21:58:18    154s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/02 21:58:18    154s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/02 21:58:18    154s] TLC MultiMap info (StdDelay):
[06/02 21:58:18    154s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/02 21:58:18    154s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/02 21:58:18    154s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/02 21:58:18    154s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/02 21:58:18    154s]  Setting StdDelay to: 6.1ps
[06/02 21:58:18    154s] 
[06/02 21:58:18    154s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 21:58:18    154s] 
[06/02 21:58:18    154s] TimeStamp Deleting Cell Server Begin ...
[06/02 21:58:18    154s] 
[06/02 21:58:18    154s] TimeStamp Deleting Cell Server End ...
[06/02 21:58:18    154s] 
[06/02 21:58:18    154s] *** Summary of all messages that are not suppressed in this session:
[06/02 21:58:18    154s] Severity  ID               Count  Summary                                  
[06/02 21:58:18    154s] WARNING   IMPLF-378            4  The spacing for cell edge type '%s' and ...
[06/02 21:58:18    154s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[06/02 21:58:18    154s] WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
[06/02 21:58:18    154s] *** Message Summary: 47 warning(s), 0 error(s)
[06/02 21:58:18    154s] 
[06/02 21:58:18    154s] <CMD> setDesignMode -process 22
[06/02 21:58:18    154s] ##  Process: 22            (User Set)               
[06/02 21:58:18    154s] ##     Node: (not set)                           
[06/02 21:58:18    154s] 
##  Check design process and node:  
##  Design tech node is not set.

[06/02 21:58:18    154s] Applying the recommended capacitance filtering threshold values for 22nm process node: total_c_th=0, relative_c_th=1 and coupling_c_th=0.1.
[06/02 21:58:18    154s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[06/02 21:58:18    154s] 	Capacitance filtering mode(-capFilterMode option of the setExtractRCMode) is 'relAndCoup' for all engines.
[06/02 21:58:18    154s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'high'.
[06/02 21:58:18    154s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'medium'.
[06/02 21:58:18    154s] <CMD> setDesignMode -congEffort high -flowEffort extreme
[06/02 21:58:18    154s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -opt_exp_flow_effort_extreme true'
[06/02 21:58:18    154s] <CMD> setDesignMode -bottomRoutingLayer C1
[06/02 21:58:18    154s] <CMD> setMultiCpuUsage -localCpu max
[06/02 21:58:18    154s] <CMD> getIoFlowFlag
[06/02 21:58:18    154s] <CMD> setIoFlowFlag 0
[06/02 21:58:18    154s] <CMD> floorPlan -s 8 8 1 1 1 1
[06/02 21:58:18    154s] The core width changes from 8.000000 to 8.004000 when snapping to grid "PlacementGrid".
[06/02 21:58:18    154s] **WARN: (IMPFP-4026):	Adjusting core to 'Left' to 1.044000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/02 21:58:18    154s] **WARN: (IMPFP-4026):	Adjusting core to 'Bottom' to 0.960000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/02 21:58:18    154s] **WARN: (IMPFP-4026):	Adjusting core to 'Right' to 1.044000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/02 21:58:18    154s] **WARN: (IMPFP-4026):	Adjusting core to 'Top' to 0.960000 due to track/row misalignment. To force the value, specify the -noSnapToGrid option or use fpiSetSnapRule command to specify the die/core to different grid.
[06/02 21:58:18    154s] 
[06/02 21:58:18    154s] Honor LEF defined pitches for advanced node
[06/02 21:58:18    154s] Start create_tracks
[06/02 21:58:18    154s] **WARN: (IMPFP-325):	Floorplan of the design is resized. All current floorplan objects are automatically derived based on specified new floorplan. This may change blocks, fixed standard cells, existing routes and blockages.
[06/02 21:58:18    154s] <CMD> uiSetTool select
[06/02 21:58:18    154s] <CMD> getIoFlowFlag
[06/02 21:58:18    154s] <CMD> fit
[06/02 21:58:18    154s] 
[06/02 21:58:18    154s] Honor LEF defined pitches for advanced node
[06/02 21:58:18    154s] Start create_tracks
[06/02 21:58:18    154s] TRACKS Y 3360 DO 2 STEP 3600 LAYER  LB ;  
[06/02 21:58:18    154s] TRACKS X 3658 DO 2 STEP 3600 LAYER  LB ;  
[06/02 21:58:18    154s] TRACKS X 3444 DO 3 STEP 2400 LAYER  QB ;  
[06/02 21:58:18    154s] TRACKS Y 3360 DO 3 STEP 2400 LAYER  QB ;  
[06/02 21:58:18    154s] TRACKS Y 3360 DO 3 STEP 2400 LAYER  QA ;  
[06/02 21:58:18    154s] TRACKS X 3444 DO 3 STEP 2400 LAYER  QA ;  
[06/02 21:58:18    154s] TRACKS X 54 DO 112 STEP 90 LAYER  JA ;  
[06/02 21:58:18    154s] TRACKS Y 960 DO 10 STEP 900 LAYER  JA ;  
[06/02 21:58:18    154s] TRACKS Y 60 DO 110 STEP 90 LAYER  C5 ;  
[06/02 21:58:18    154s] TRACKS X 54 DO 112 STEP 90 LAYER  C5 ;  
[06/02 21:58:18    154s] TRACKS X 54 DO 112 STEP 90 LAYER  C4 ;  
[06/02 21:58:18    154s] TRACKS Y 60 DO 110 STEP 90 LAYER  C4 ;  
[06/02 21:58:18    154s] TRACKS Y 60 DO 110 STEP 90 LAYER  C3 ;  
[06/02 21:58:18    154s] TRACKS X 54 DO 112 STEP 90 LAYER  C3 ;  
[06/02 21:58:18    154s] TRACKS X 54 DO 112 STEP 90 LAYER  C2 ;  
[06/02 21:58:18    154s] TRACKS Y 60 DO 110 STEP 90 LAYER  C2 ;  
[06/02 21:58:18    154s] TRACKS Y 60 DO 110 STEP 90 LAYER  C1 ;  
[06/02 21:58:18    154s] TRACKS X 54 DO 112 STEP 90 LAYER  C1 ;  
[06/02 21:58:18    154s] TRACKS X 84 DO 126 STEP 80 LAYER  M2 ;  
[06/02 21:58:18    154s] TRACKS Y 80 DO 123 STEP 80 LAYER  M2 ;  
[06/02 21:58:18    154s] TRACKS Y 80 DO 123 STEP 80 LAYER  M1 ;  
[06/02 21:58:18    154s] TRACKS X 58 DO 87 STEP 116 LAYER  M1 ;  
[06/02 21:58:18    154s] M1 pitch=116 (min=80) [80 130]  80  116  0  58 
[06/02 21:58:18    154s] M2 pitch=80 (min=80) [80 140]  80  80  80  80 
[06/02 21:58:18    154s] M3 pitch=90 (min=90) [90 151]  90  90  0  0 
[06/02 21:58:18    154s] M4 pitch=90 (min=90) [90 193]  90  90  0  0 
[06/02 21:58:18    154s] M5 pitch=90 (min=90) [90 153]  90  90  0  0 
[06/02 21:58:18    154s] M6 pitch=90 (min=90) [90 153]  90  90  0  0 
[06/02 21:58:18    154s] M7 pitch=90 (min=90) [90 293]  90  90  0  0 
[06/02 21:58:18    154s] M8 pitch=900 (min=900) [900 1875]  900  -  0  0 
[06/02 21:58:18    154s] M9 pitch=2400 (min=2400) [2400 3000]  2400  2400  0  0 
[06/02 21:58:18    154s] M10 pitch=2400 (min=2400) [2400 3600]  2400  2400  0  0 
[06/02 21:58:18    154s] M11 pitch=3600 (min=3600) [3600 4500]  3600  3600  -  - 
[06/02 21:58:18    154s] <CMD> clearGlobalNets
[06/02 21:58:18    154s] <CMD> globalNetConnect vdd -type pgpin -pin VDD -inst * -verbose
[06/02 21:58:18    154s] 10 new pwr-pin connections were made to global net 'vdd'.
[06/02 21:58:18    154s] <CMD> globalNetConnect gnd -type pgpin -pin VSS -inst * -verbose
[06/02 21:58:18    154s] 10 new gnd-pin connections were made to global net 'gnd'.
[06/02 21:58:18    154s] <CMD> applyGlobalNets
[06/02 21:58:18    154s] *** Checked 2 GNC rules.
[06/02 21:58:18    154s] *** Applying global-net connections...
[06/02 21:58:18    154s] 10 new pwr-pin connections were made to global net 'vdd'.
[06/02 21:58:18    154s] 10 new gnd-pin connections were made to global net 'gnd'.
[06/02 21:58:18    154s] *** Applied 2 GNC rules (cpu = 0:00:00.0)
[06/02 21:58:18    154s] <CMD> addRing -nets {vdd gnd} -layer {top M1 bottom M1 left M2 right M2} -width 0.2 -spacing 0.1 -offset 0.1
[06/02 21:58:18    154s] #% Begin addRing (date=06/02 21:58:18, mem=2605.6M)
[06/02 21:58:18    154s] 
[06/02 21:58:18    154s] 
[06/02 21:58:18    154s] viaInitial starts at Mon Jun  2 21:58:18 2025
viaInitial ends at Mon Jun  2 21:58:18 2025
Loading cell geometries (cpu: 0:00:00.0, real: 0:00:00.0, peak mem: 2710.0M)
[06/02 21:58:18    154s] **WARN: (IMPPP-193):	The currently specified top spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M1 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
[06/02 21:58:18    154s] **WARN: (IMPPP-193):	The currently specified bottom spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M1 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
[06/02 21:58:18    154s] **WARN: (IMPPP-193):	The currently specified left spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M2 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
[06/02 21:58:18    154s] **WARN: (IMPPP-193):	The currently specified right spacing 0.100000  might create min enclosed area violation. The required min enclosed area for layer M2 is 0.160000. If violation happens, increase the spacing to around 0.450000. The recommended spacing is the square root of min enclosure area.
[06/02 21:58:18    154s] Ring generation is complete.
[06/02 21:58:18    154s] vias are now being generated.
[06/02 21:58:18    154s] addRing created 8 wires.
[06/02 21:58:18    154s] ViaGen created 8 vias, deleted 0 via to avoid violation.
[06/02 21:58:18    154s] +--------+----------------+----------------+
[06/02 21:58:18    154s] |  Layer |     Created    |     Deleted    |
[06/02 21:58:18    154s] +--------+----------------+----------------+
[06/02 21:58:18    154s] |   M1   |        4       |       NA       |
[06/02 21:58:18    154s] |   V1   |        8       |        0       |
[06/02 21:58:18    154s] |   M2   |        4       |       NA       |
[06/02 21:58:18    154s] +--------+----------------+----------------+
[06/02 21:58:18    155s] #% End addRing (date=06/02 21:58:18, total cpu=0:00:00.1, real=0:00:00.0, peak res=2608.7M, current mem=2608.7M)
[06/02 21:58:18    155s] <CMD> sroute -nets {vdd gnd}
[06/02 21:58:18    155s] #% Begin sroute (date=06/02 21:58:18, mem=2608.7M)
[06/02 21:58:18    155s] *** Begin SPECIAL ROUTE on Mon Jun  2 21:58:18 2025 ***
[06/02 21:58:18    155s] SPECIAL ROUTE ran on directory: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr
[06/02 21:58:18    155s] SPECIAL ROUTE ran on machine: bioeebeanie.bioeelocal (Linux 3.10.0-1160.66.1.el7.x86_64 Xeon 2.69Ghz)
[06/02 21:58:18    155s] 
[06/02 21:58:18    155s] Begin option processing ...
[06/02 21:58:18    155s] srouteConnectPowerBump set to false
[06/02 21:58:18    155s] routeSelectNet set to "vdd gnd"
[06/02 21:58:18    155s] routeSpecial set to true
[06/02 21:58:18    155s] srouteConnectConverterPin set to false
[06/02 21:58:18    155s] srouteFollowCorePinEnd set to 3
[06/02 21:58:18    155s] srouteJogControl set to "preferWithChanges differentLayer"
[06/02 21:58:18    155s] sroutePadPinAllPorts set to true
[06/02 21:58:18    155s] sroutePreserveExistingRoutes set to true
[06/02 21:58:18    155s] srouteRoutePowerBarPortOnBothDir set to true
[06/02 21:58:18    155s] End option processing: cpu: 0:00:00, real: 0:00:00, peak: 1059.00 megs.
[06/02 21:58:18    155s] 
[06/02 21:58:18    155s] Reading DB technology information...
[06/02 21:58:18    155s] Finished reading DB technology information.
[06/02 21:58:18    155s] Reading floorplan and netlist information...
[06/02 21:58:18    155s] Finished reading floorplan and netlist information.
[06/02 21:58:18    155s] **WARN: (IMPSR-4302):	Cap-table/qrcTechFile is found in the design, so the same information from the technology file will be ignored.
[06/02 21:58:19    155s] Read in 23 layers, 11 routing layers, 1 overlap layer
[06/02 21:58:19    155s] Read in 1474 macros, 5 used
[06/02 21:58:19    155s] Read in 3 components
[06/02 21:58:19    155s]   3 core components: 3 unplaced, 0 placed, 0 fixed
[06/02 21:58:19    155s] Read in 29 logical pins
[06/02 21:58:19    155s] Read in 29 nets
[06/02 21:58:19    155s] Read in 2 special nets, 2 routed
[06/02 21:58:19    155s] Read in 6 terminals
[06/02 21:58:19    155s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[06/02 21:58:19    155s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[06/02 21:58:19    155s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[06/02 21:58:19    155s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[06/02 21:58:19    155s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[06/02 21:58:19    155s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[06/02 21:58:19    155s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[06/02 21:58:19    155s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[06/02 21:58:19    155s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[06/02 21:58:19    155s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[06/02 21:58:19    155s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[06/02 21:58:19    155s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[06/02 21:58:19    155s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[06/02 21:58:19    155s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[06/02 21:58:19    155s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[06/02 21:58:19    155s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[06/02 21:58:19    155s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[06/02 21:58:19    155s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[06/02 21:58:19    155s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the up vias on single M1 layer. The excess vias will be ignored.
[06/02 21:58:19    155s] **WARN: (IMPSR-4305):	Reached the limit of the 128 candidates for the down vias on single M2 layer. The excess vias will be ignored.
[06/02 21:58:19    155s] **WARN: (EMS-27):	Message (IMPSR-4305) has exceeded the current message display limit of 20.
[06/02 21:58:19    155s] To increase the message display limit, refer to the product command reference manual.
[06/02 21:58:19    155s] 2 nets selected.
[06/02 21:58:19    155s] 
[06/02 21:58:19    155s] Begin power routing ...
[06/02 21:58:19    156s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1949298079 routing_via=1 timing=1 sns=1
[06/02 21:58:19    156s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 21:58:19    156s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 21:58:19    156s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the vdd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/02 21:58:19    156s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the vdd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/02 21:58:19    156s] Type 'man IMPSR-1256' for more detail.
[06/02 21:58:19    156s] Cannot find any AREAIO class pad pin of net vdd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/02 21:58:19    156s] **WARN: (IMPSR-1254):	Unable to connect the specified objects, since block pins of the gnd net were not found in the design. Check netlist or change the parameter value to include block pins in the design.
[06/02 21:58:19    156s] **WARN: (IMPSR-1256):	Unable to find any CORE class pad pin of the gnd net due to unavailability of the pin or check netlist in the routing area or layer. Change routing area or layer to include the expected pin or check netlist. Alternatively, change port class in the technology file.
[06/02 21:58:19    156s] Type 'man IMPSR-1256' for more detail.
[06/02 21:58:19    156s] Cannot find any AREAIO class pad pin of net gnd. Check net list, or change port class in the technology file, or change option to include pin in given range.
[06/02 21:58:19    156s] CPU time for vdd FollowPin 0 seconds
[06/02 21:58:19    156s] CPU time for gnd FollowPin 0 seconds
[06/02 21:58:19    156s]   Number of IO ports routed: 0
[06/02 21:58:19    156s]   Number of Block ports routed: 0
[06/02 21:58:19    156s]   Number of Stripe ports routed: 0
[06/02 21:58:19    156s]   Number of Core ports routed: 30
[06/02 21:58:19    156s]   Number of Pad ports routed: 0
[06/02 21:58:19    156s]   Number of Power Bump ports routed: 0
[06/02 21:58:19    156s]   Number of Followpin connections: 15
[06/02 21:58:19    156s] End power routing: cpu: 0:00:00, real: 0:00:00, peak: 2646.00 megs.
[06/02 21:58:19    156s] 
[06/02 21:58:19    156s] 
[06/02 21:58:19    156s] 
[06/02 21:58:19    156s]  Begin updating DB with routing results ...
[06/02 21:58:19    156s]  Updating DB with 0 via definition ...Extracting standard cell pins and blockage ...... 
[06/02 21:58:19    156s] Pin and blockage extraction finished
[06/02 21:58:19    156s] 
[06/02 21:58:19    156s] sroute created 45 wires.
[06/02 21:58:19    156s] ViaGen created 30 vias, deleted 0 via to avoid violation.
[06/02 21:58:19    156s] +--------+----------------+----------------+
[06/02 21:58:19    156s] |  Layer |     Created    |     Deleted    |
[06/02 21:58:19    156s] +--------+----------------+----------------+
[06/02 21:58:19    156s] |   M1   |       45       |       NA       |
[06/02 21:58:19    156s] |   V1   |       30       |        0       |
[06/02 21:58:19    156s] +--------+----------------+----------------+
[06/02 21:58:19    156s] #% End sroute (date=06/02 21:58:19, total cpu=0:00:01.2, real=0:00:01.0, peak res=2719.9M, current mem=2719.9M)
[06/02 21:58:19    156s] <CMD> saveDesign floorplan
[06/02 21:58:19    156s] #% Begin save design ... (date=06/02 21:58:19, mem=2723.3M)
[06/02 21:58:19    156s] % Begin Save ccopt configuration ... (date=06/02 21:58:19, mem=2723.5M)
[06/02 21:58:19    156s] % End Save ccopt configuration ... (date=06/02 21:58:19, total cpu=0:00:00.1, real=0:00:00.0, peak res=2725.0M, current mem=2725.0M)
[06/02 21:58:19    156s] % Begin Save netlist data ... (date=06/02 21:58:19, mem=2725.1M)
[06/02 21:58:19    156s] Writing Binary DB to floorplan.dat/vbin/adder.v.bin in multi-threaded mode...
[06/02 21:58:20    156s] % End Save netlist data ... (date=06/02 21:58:20, total cpu=0:00:00.4, real=0:00:01.0, peak res=2730.1M, current mem=2730.1M)
[06/02 21:58:20    156s] Saving symbol-table file in separate thread ...
[06/02 21:58:20    156s] Saving congestion map file in separate thread ...
[06/02 21:58:20    156s] Saving congestion map file floorplan.dat/adder.route.congmap.gz ...
[06/02 21:58:20    156s] % Begin Save AAE data ... (date=06/02 21:58:20, mem=2730.9M)
[06/02 21:58:20    156s] Saving AAE Data ...
[06/02 21:58:20    157s] % End Save AAE data ... (date=06/02 21:58:20, total cpu=0:00:00.5, real=0:00:00.0, peak res=2730.9M, current mem=2730.8M)
[06/02 21:58:20    157s] Saving preference file floorplan.dat/gui.pref.tcl ...
[06/02 21:58:20    157s] Saving mode setting ...
[06/02 21:58:20    157s] Saving global file ...
[06/02 21:58:21    157s] *info - save blackBox cells to lef file floorplan.dat/adder.bbox.lef
[06/02 21:58:21    157s] Saving Drc markers ...
[06/02 21:58:21    157s] ... No Drc file written since there is no markers found.
[06/02 21:58:21    157s] Saving special route data file in separate thread ...
[06/02 21:58:21    157s] Saving PG file in separate thread ...
[06/02 21:58:21    157s] Saving placement file in separate thread ...
[06/02 21:58:21    157s] Saving route file in separate thread ...
[06/02 21:58:21    157s] Saving property file in separate thread ...
[06/02 21:58:21    157s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[06/02 21:58:21    157s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/02 21:58:21    157s] Save Adaptive View Pruning View Names to Binary file
[06/02 21:58:21    157s] Saving PG file floorplan.dat/adder.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Mon Jun  2 21:58:21 2025)
[06/02 21:58:21    157s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=4351.8M) ***
[06/02 21:58:21    157s] Saving property file floorplan.dat/adder.prop
[06/02 21:58:21    157s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=4351.8M) ***
[06/02 21:58:21    157s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=4351.8M) ***
[06/02 21:58:21    157s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[06/02 21:58:21    157s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/02 21:58:21    157s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=4351.8M) ***
[06/02 21:58:21    157s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[06/02 21:58:21    157s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[06/02 21:58:21    157s] Saving preRoute extracted patterns in file 'floorplan.dat/adder.techData.gz' ...
[06/02 21:58:21    157s] Saving preRoute extraction data in directory 'floorplan.dat/extraction/' ...
[06/02 21:58:21    157s] eee: Checksum of RC Grid density data=132
[06/02 21:58:21    158s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[06/02 21:58:21    158s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[06/02 21:58:22    158s] % Begin Save power constraints data ... (date=06/02 21:58:21, mem=2736.6M)
[06/02 21:58:22    158s] % End Save power constraints data ... (date=06/02 21:58:22, total cpu=0:00:00.0, real=0:00:00.0, peak res=2736.7M, current mem=2736.7M)
[06/02 21:58:22    158s] Generated self-contained design floorplan.dat
[06/02 21:58:23    158s] #% End save design ... (date=06/02 21:58:23, total cpu=0:00:02.3, real=0:00:04.0, peak res=2737.4M, current mem=2737.4M)
[06/02 21:58:23    158s] *** Message Summary: 0 warning(s), 0 error(s)
[06/02 21:58:23    158s] 
[06/02 21:58:23    158s] <CMD> checkDesign -all
[06/02 21:58:23    158s] Creating directory checkDesign.
[06/02 21:58:23    158s] OPERPROF: Starting checkPlace at level 1, MEM:4331.2M, EPOCH TIME: 1748915903.223161
[06/02 21:58:23    158s] Processing tracks to init pin-track alignment.
[06/02 21:58:23    158s] z: 1, totalTracks: 1
[06/02 21:58:23    158s] z: 3, totalTracks: 1
[06/02 21:58:23    158s] z: 5, totalTracks: 1
[06/02 21:58:23    158s] z: 7, totalTracks: 1
[06/02 21:58:23    159s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[06/02 21:58:23    159s] #spOpts: rpCkHalo=4 
[06/02 21:58:23    159s] Initializing Route Infrastructure for color support ...
[06/02 21:58:23    159s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:4331.2M, EPOCH TIME: 1748915903.601949
[06/02 21:58:23    159s] ### info: trigger incremental cell import ( 1474 new cells ).
[06/02 21:58:24    160s] #WARNING (NRDB-733) PIN VNW_P in CELL_VIEW UDB116SVT24_TAPSS does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[06/02 21:58:24    160s] #WARNING (NRDB-733) PIN VPW_N in CELL_VIEW UDB116SVT24_TAPSS does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[06/02 21:58:24    160s] ### import design signature (2): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1949298079 routing_via=1 timing=1 sns=1
[06/02 21:58:24    160s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 21:58:24    160s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 21:58:26    161s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 21:58:26    161s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 21:58:26    161s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:2.580, REAL:2.521, MEM:4418.8M, EPOCH TIME: 1748915906.123445
[06/02 21:58:26    161s] Route Infrastructure Initialized for color support successfully.
[06/02 21:58:26    161s] Cell adder LLGs are deleted
[06/02 21:58:26    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 21:58:26    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 21:58:26    161s] # Building adder llgBox search-tree.
[06/02 21:58:26    161s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 21:58:26    161s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:4427.8M, EPOCH TIME: 1748915906.142310
[06/02 21:58:26    161s] Total CPU(s) requested: 96
[06/02 21:58:26    161s] Total CPU(s) enabled with current License(s): 8
[06/02 21:58:26    161s] Current free CPU(s): 8
[06/02 21:58:26    161s] Additional license(s) checked out: 11 Innovus_CPU_Opt license(s) for 88 CPU(s)
[06/02 21:58:26    161s] [21:58:26.191754] Periodic Lic check successful
[21:58:26.191811] Feature usage summary:
[21:58:26.191816] Innovus_Impl_System
[21:58:26.191817] Innovus_CPU_Opt
[21:58:26.191818] Innovus_20nm_Opt

[06/02 21:58:26    161s] Total CPU(s) now enabled: 96
[06/02 21:58:26    161s] Multithreaded Timing Analysis is initialized with 96 threads
[06/02 21:58:26    161s] 
[06/02 21:58:26    161s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 21:58:26    161s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 21:58:26    161s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:5206.7M, EPOCH TIME: 1748915906.276367
[06/02 21:58:26    161s] Max number of tech site patterns supported in site array is 256.
[06/02 21:58:26    161s] Core basic site is GF22_DST
[06/02 21:58:26    161s] Processing tracks to init pin-track alignment.
[06/02 21:58:26    161s] z: 1, totalTracks: 1
[06/02 21:58:26    161s] z: 3, totalTracks: 1
[06/02 21:58:26    161s] z: 5, totalTracks: 1
[06/02 21:58:26    161s] z: 7, totalTracks: 1
[06/02 21:58:26    163s] DP-Init: Signature of floorplan is f4ef5f40f75399f0. Signature of routing blockage is 7b0366a010165b95.
[06/02 21:58:26    163s] After signature check, allow fast init is false, keep pre-filter is false.
[06/02 21:58:26    163s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/02 21:58:26    163s] Use non-trimmed site array because memory saving is not enough.
[06/02 21:58:26    163s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 21:58:26    163s] SiteArray: use 20,480 bytes
[06/02 21:58:26    163s] SiteArray: current memory after site array memory allocation 5245.7M
[06/02 21:58:26    163s] SiteArray: FP blocked sites are writable
[06/02 21:58:26    163s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): Create thread pool 0x7f515970f340.
[06/02 21:58:26    163s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): 0 out of 1 thread pools are available.
[06/02 21:58:26    163s] Estimated cell power/ground rail width = 0.075 um
[06/02 21:58:26    163s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/02 21:58:26    163s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:6814.1M, EPOCH TIME: 1748915906.677278
[06/02 21:58:26    164s] Process 45 wires and vias for routing blockage analysis
[06/02 21:58:26    164s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:1.320, REAL:0.227, MEM:6814.1M, EPOCH TIME: 1748915906.904647
[06/02 21:58:26    164s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 21:58:26    164s] Atter site array init, number of instance map data is 0.
[06/02 21:58:26    164s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:2.930, REAL:0.716, MEM:6822.1M, EPOCH TIME: 1748915906.992436
[06/02 21:58:26    164s] 
[06/02 21:58:26    164s] Scanning PG Shapes for Pre-Colorizing...Done.
[06/02 21:58:26    164s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 21:58:26    164s] 
[06/02 21:58:26    164s]  Pre_CCE_Colorizing is beginning ...
[06/02 21:58:27    165s] 
[06/02 21:58:27    165s]    Running colorizing using 96 threads!...
[06/02 21:58:27    166s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/02 21:58:27    166s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/02 21:58:27    166s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/02 21:58:27    166s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/02 21:58:27    166s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/02 21:58:27    166s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/02 21:58:27    166s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/02 21:58:27    166s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/02 21:58:27    166s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/02 21:58:27    166s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/02 21:58:27    166s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/02 21:58:27    166s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/02 21:58:27    166s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/02 21:58:27    166s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/02 21:58:27    166s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/02 21:58:27    166s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/02 21:58:27    166s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/02 21:58:27    166s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/02 21:58:27    166s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/02 21:58:27    166s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
[06/02 21:58:27    166s] #WARNING (EMS-27) Message (NRDB-2135) has exceeded the current message display limit of 20.
[06/02 21:58:27    166s] #To increase the message display limit, refer to the product command reference manual.
[06/02 21:58:27    166s] **Info: (IMPSP-2051): cell: "UDB116SVT24_AO2222_0P75" has been colorized, but may have problem!
[06/02 21:58:27    166s] 
[06/02 21:58:27    166s] **Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_1" has been colorized, but may have problem!
[06/02 21:58:27    166s] 
[06/02 21:58:27    166s] **Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_2" has been colorized, but may have problem!
[06/02 21:58:27    166s] 
[06/02 21:58:28    167s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQ_F4_6" has been colorized, but may have problem!
[06/02 21:58:28    167s] 
[06/02 21:58:28    167s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_1" has been colorized, but may have problem!
[06/02 21:58:28    167s] 
[06/02 21:58:28    167s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_2" has been colorized, but may have problem!
[06/02 21:58:28    167s] 
[06/02 21:58:28    167s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQM2SS_DICEY4_4" has been colorized, but may have problem!
[06/02 21:58:28    167s] 
[06/02 21:58:28    168s] #WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (NRDB-2135) Color conflict in cell UDB116SVT24_AO2222_0P75, layer M2
#WARNING (EMS-27) Message (NRDB-2135) has exceeded the current message display limit of 20.
#To increase the message display limit, refer to the product command reference manual.
**Info: (IMPSP-2051): cell: "UDB116SVT24_AO2222_0P75" has been colorized, but may have problem!


[06/02 21:58:28    168s] **Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_1" has been colorized, but may have problem!


[06/02 21:58:28    168s] **Info: (IMPSP-2051): cell: "UDB116SVT24_EN3_2" has been colorized, but may have problem!


[06/02 21:58:28    168s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_1" has been colorized, but may have problem!


[06/02 21:58:28    168s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPQ_V3_2" has been colorized, but may have problem!


[06/02 21:58:28    168s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQ_F4_6" has been colorized, but may have problem!


[06/02 21:58:28    168s] **Info: (IMPSP-2051): cell: "UDB116SVT24_FSDPRBQM2SS_DICEY4_4" has been colorized, but may have problem!


[06/02 21:58:28    168s] 
[06/02 21:58:28    168s]    ...Pre_Cce_Colorize MT is done!
[06/02 21:58:28    168s] 
[06/02 21:58:28    168s] 	Real Time: 1.884443  Cpu Time: 2.650000
[06/02 21:58:44    289s]    1474 cells have been colorized (1467+7+0),
[06/02 21:58:44    289s]  Pre_CCE_Colorizing is done.
[06/02 21:58:44    289s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:127.340, REAL:18.268, MEM:6862.1M, EPOCH TIME: 1748915924.409911
[06/02 21:58:44    289s] Begin checking placement ... (start mem=4331.2M, init mem=6862.1M)
[06/02 21:58:44    289s] Begin checking exclusive groups violation ...
[06/02 21:58:44    289s] There are 0 groups to check, max #box is 0, total #box is 0
[06/02 21:58:44    289s] Finished checking exclusive groups violations. Found 0 Vio.
[06/02 21:58:44    289s] 
[06/02 21:58:44    289s] Running CheckPlace using 96 threads!...
[06/02 21:58:44    289s] 
[06/02 21:58:44    289s] ...checkPlace MT is done!
[06/02 21:58:44    289s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:6862.1M, EPOCH TIME: 1748915924.605736
[06/02 21:58:44    289s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:6862.1M, EPOCH TIME: 1748915924.606107
[06/02 21:58:44    289s] *info: Recommended don't use cell = 0           
[06/02 21:58:44    289s] *info: Placed = 0             
[06/02 21:58:44    289s] *info: Unplaced = 10          
[06/02 21:58:44    289s] Placement Density:16.04%(9/60)
[06/02 21:58:44    289s] Placement Density (including fixed std cells):16.04%(9/60)
[06/02 21:58:44    290s] Cell adder LLGs are deleted
[06/02 21:58:44    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 21:58:44    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 21:58:44    290s] # Resetting pin-track-align track data.
[06/02 21:58:44    290s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 21:58:44    290s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 21:58:44    290s] Finished checkPlace (total: cpu=0:02:12, real=0:00:21.0; vio checks: cpu=0:00:01.0, real=0:00:00.0; mem=6862.1M)
[06/02 21:58:44    290s] OPERPROF: Finished checkPlace at level 1, CPU:131.500, REAL:21.451, MEM:6862.1M, EPOCH TIME: 1748915924.674367
[06/02 21:58:44    290s] Design: adder
[06/02 21:58:44    290s] 
[06/02 21:58:44    290s] ------ Design Summary:
[06/02 21:58:44    290s] Total Standard Cell Number   (cells) : 10
[06/02 21:58:44    290s] Total Block Cell Number      (cells) : 0
[06/02 21:58:44    290s] Total I/O Pad Cell Number    (cells) : 0
[06/02 21:58:44    290s] Total Standard Cell Area     ( um^2) : 9.71
[06/02 21:58:44    290s] Total Block Cell Area        ( um^2) : 0.00
[06/02 21:58:44    290s] Total I/O Pad Cell Area      ( um^2) : 0.00
[06/02 21:58:44    290s] 
[06/02 21:58:44    290s] ------ Design Statistics:
[06/02 21:58:44    290s] 
[06/02 21:58:44    290s] Number of Instances            : 10
[06/02 21:58:44    290s] Number of Non-uniquified Insts : 8
[06/02 21:58:44    290s] Number of Nets                 : 40
[06/02 21:58:44    290s] Average number of Pins per Net : 1.90
[06/02 21:58:44    290s] Maximum number of Pins in Net  : 3
[06/02 21:58:44    290s] 
[06/02 21:58:44    290s] ------ I/O Port summary
[06/02 21:58:44    290s] 
[06/02 21:58:44    290s] Number of Primary I/O Ports    : 29
[06/02 21:58:44    290s] Number of Input Ports          : 19
[06/02 21:58:44    290s] Number of Output Ports         : 10
[06/02 21:58:44    290s] Number of Bidirectional Ports  : 0
[06/02 21:58:44    290s] Number of Power/Ground Ports   : 0
[06/02 21:58:44    290s] Number of Floating Ports                     *: 1
[06/02 21:58:44    290s] Number of Ports Connected to Multiple Pads   *: 0
[06/02 21:58:44    290s] Number of Ports Connected to Core Instances   : 28
[06/02 21:58:44    290s] **WARN: (IMPREPO-200):	There are 1 Floating Ports in the top design.
[06/02 21:58:44    290s] **WARN: (IMPREPO-202):	There are 28 Ports connected to core instances.
[06/02 21:58:44    290s] 
[06/02 21:58:44    290s] ------ Design Rule Checking:
[06/02 21:58:44    290s] 
[06/02 21:58:44    290s] Number of Output Pins connect to Power/Ground *: 0
[06/02 21:58:44    290s] Number of Insts with Input Pins tied together ?: 0
[06/02 21:58:44    290s] Number of TieHi/Lo term nets not connected to instance's PG terms ?: 0
[06/02 21:58:44    290s] Number of Input/InOut Floating Pins            : 0
[06/02 21:58:44    290s] Number of Output Floating Pins                 : 0
[06/02 21:58:44    290s] Number of Output Term Marked TieHi/Lo         *: 0
[06/02 21:58:44    290s] 
[06/02 21:58:44    290s] Number of nets with tri-state drivers          : 0
[06/02 21:58:44    290s] Number of nets with parallel drivers           : 0
[06/02 21:58:44    290s] Number of nets with multiple drivers           : 0
[06/02 21:58:44    290s] Number of nets with no driver (No FanIn)       : 0
[06/02 21:58:44    290s] Number of Output Floating nets (No FanOut)     : 1
[06/02 21:58:44    290s] Number of High Fanout nets (>50)               : 0
[06/02 21:58:44    290s] **WARN: (IMPREPO-212):	There are 1 Floating I/O Pins.
[06/02 21:58:44    290s] **WARN: (IMPREPO-213):	There are 28 I/O Pins connected to Non-IO Insts.
[06/02 21:58:44    290s] Checking for any assigns in the netlist...
[06/02 21:58:44    290s] Assigns in module adder
[06/02 21:58:44    290s]   carry intadd_0/n1
[06/02 21:58:44    290s] Checking routing tracks.....
[06/02 21:58:44    290s] Checking other grids.....
[06/02 21:58:44    290s] Checking FINFET Grid is on Manufacture Grid.....

[06/02 21:58:44    290s] Checking core/die box is on Grid.....

[06/02 21:58:44    290s] Checking snap rule ......

[06/02 21:58:44    290s] Checking Row is on grid......

[06/02 21:58:44    290s] Checking AreaIO row.....
[06/02 21:58:44    290s] Checking routing blockage.....
[06/02 21:58:44    290s] Checking components.....
[06/02 21:58:44    290s] Checking constraints (guide/region/fence).....
[06/02 21:58:44    290s] Checking groups.....
[06/02 21:58:44    290s] Checking Ptn Core Box.....
[06/02 21:58:44    290s] 
[06/02 21:58:44    290s] Checking Preroutes.....
[06/02 21:58:44    290s] No. of regular pre-routes not on tracks : 0 
[06/02 21:58:44    290s]  Design check done.
[06/02 21:58:44    290s] Report saved in file checkDesign/adder.main.htm.ascii
[06/02 21:58:44    290s] 
[06/02 21:58:44    290s] *** Summary of all messages that are not suppressed in this session:
[06/02 21:58:44    290s] Severity  ID               Count  Summary                                  
[06/02 21:58:44    290s] WARNING   IMPREPO-200          1  There are %d Floating Ports in the top d...
[06/02 21:58:44    290s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[06/02 21:58:44    290s] WARNING   IMPREPO-212          1  There are %d Floating I/O Pins.          
[06/02 21:58:44    290s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[06/02 21:58:44    290s] WARNING   NRDB-2135          350  Color conflict in cell %s, layer %s      
[06/02 21:58:44    290s] WARNING   NRDB-733             2  %s %s in %s %s does not have a physical ...
[06/02 21:58:44    290s] WARNING   NRIF-95              4  Option setNanoRouteMode -routeTopRouting...
[06/02 21:58:44    290s] *** Message Summary: 360 warning(s), 0 error(s)
[06/02 21:58:44    290s] 
[06/02 21:58:44    290s] <CMD> check_timing
[06/02 21:58:45    290s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/02 21:58:45    291s] AAE DB initialization (MEM=6864.04 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/02 21:58:45    291s] #################################################################################
[06/02 21:58:45    291s] # Design Stage: PreRoute
[06/02 21:58:45    291s] # Design Name: adder
[06/02 21:58:45    291s] # Design Mode: 22nm
[06/02 21:58:45    291s] # Analysis Mode: MMMC Non-OCV 
[06/02 21:58:45    291s] # Parasitics Mode: No SPEF/RCDB 
[06/02 21:58:45    291s] # Signoff Settings: SI Off 
[06/02 21:58:45    291s] #################################################################################
[06/02 21:58:46    291s] Topological Sorting (REAL = 0:00:00.0, MEM = 6874.1M, InitMEM = 6872.0M)
[06/02 21:58:46    291s] Calculate delays in BcWc mode...
[06/02 21:58:46    291s] Start delay calculation (fullDC) (96 T). (MEM=3428.56)
[06/02 21:58:46    291s] Start AAE Lib Loading. (MEM=5360.1)
[06/02 21:58:46    291s] End AAE Lib Loading. (MEM=5580.18 CPU=0:00:00.2 Real=0:00:00.0)
[06/02 21:58:46    291s] End AAE Lib Interpolated Model. (MEM=5580.18 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 21:58:49    294s] Total number of fetched objects 36
[06/02 21:58:50    294s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[06/02 21:58:50    294s] End delay calculation. (MEM=2914.88 CPU=0:00:01.0 REAL=0:00:01.0)
[06/02 21:58:53    296s] End delay calculation (fullDC). (MEM=2891.66 CPU=0:00:04.8 REAL=0:00:07.0)
[06/02 21:58:53    296s] *** CDM Built up (cpu=0:00:05.2  real=0:00:08.0  mem= 9040.9M) ***
[06/02 21:58:54    298s] <CMD> timeDesign -preplace -prefix preplace_setup -outDir timingReports
[06/02 21:58:54    298s] Info: The option -ignoreNetLoad is different with the value of internal variable, sync the option -ignoreNetLoad to true based on the value of internal variable.
[06/02 21:58:55    298s] *** timeDesign #1 [begin] () : totSession cpu/real = 0:04:59.4/0:04:46.1 (1.0), mem = 5904.2M
[06/02 21:58:55    298s] Set Using Default Delay Limit as 101.
[06/02 21:58:55    298s] **WARN: (IMPDC-1629):	The default delay limit was set to 101. This is less than the default of 1000 and may result in inaccurate delay calculation for nets with a fanout higher than the setting.  If needed, the default delay limit may be adjusted by running the command 'set delaycal_use_default_delay_limit'.
[06/02 21:58:55    298s] Setting High Fanout Nets ( > 100 ) as ideal temporarily for -prePlace option
[06/02 21:58:55    298s] Set Default Net Delay as 0 ps.
[06/02 21:58:55    298s] Set Default Net Load as 0 pF. 
[06/02 21:58:55    298s] Set Default Input Pin Transition as 1 ps.
[06/02 21:58:55    298s] INFO: setAnalysisMode clkSrcPath true -> false
[06/02 21:58:55    298s] INFO: setAnalysisMode clockPropagation sdcControl -> forcedIdeal
[06/02 21:58:55    298s] Cell adder LLGs are deleted
[06/02 21:58:55    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 21:58:55    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 21:58:55    298s] OPERPROF: Starting SiteArray-Init at level 1, MEM:5848.2M, EPOCH TIME: 1748915935.118122
[06/02 21:58:55    298s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 21:58:55    298s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 21:58:55    298s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:5848.2M, EPOCH TIME: 1748915935.119172
[06/02 21:58:55    298s] Max number of tech site patterns supported in site array is 256.
[06/02 21:58:55    298s] Core basic site is GF22_DST
[06/02 21:58:55    299s] After signature check, allow fast init is false, keep pre-filter is true.
[06/02 21:58:55    299s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/02 21:58:55    299s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 21:58:55    299s] SiteArray: use 20,480 bytes
[06/02 21:58:55    299s] SiteArray: current memory after site array memory allocation 5880.2M
[06/02 21:58:55    299s] SiteArray: FP blocked sites are writable
[06/02 21:58:55    299s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:5880.2M, EPOCH TIME: 1748915935.458289
[06/02 21:58:55    300s] Process 45 wires and vias for routing blockage analysis
[06/02 21:58:55    300s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:1.050, REAL:0.152, MEM:5880.2M, EPOCH TIME: 1748915935.610165
[06/02 21:58:55    300s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 21:58:55    300s] Atter site array init, number of instance map data is 0.
[06/02 21:58:55    300s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:2.430, REAL:0.583, MEM:5880.2M, EPOCH TIME: 1748915935.701755
[06/02 21:58:55    300s] 
[06/02 21:58:55    300s] 
[06/02 21:58:55    300s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 21:58:55    300s] OPERPROF: Finished SiteArray-Init at level 1, CPU:2.450, REAL:0.586, MEM:5880.2M, EPOCH TIME: 1748915935.704061
[06/02 21:58:55    300s] Cell adder LLGs are deleted
[06/02 21:58:55    300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 21:58:55    300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 21:58:55    300s] Starting delay calculation for Setup views
[06/02 21:58:56    301s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/02 21:58:56    301s] AAE DB initialization (MEM=5889.79 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/02 21:58:56    301s] #################################################################################
[06/02 21:58:56    301s] # Design Stage: PreRoute
[06/02 21:58:56    301s] # Design Name: adder
[06/02 21:58:56    301s] # Design Mode: 22nm
[06/02 21:58:56    301s] # Analysis Mode: MMMC Non-OCV 
[06/02 21:58:56    301s] # Parasitics Mode: No SPEF/RCDB 
[06/02 21:58:56    301s] # Signoff Settings: SI Off 
[06/02 21:58:56    301s] #################################################################################
[06/02 21:58:56    301s] Topological Sorting (REAL = 0:00:00.0, MEM = 6009.9M, InitMEM = 6007.9M)
[06/02 21:58:56    302s] Calculate delays in BcWc mode...
[06/02 21:58:56    302s] Start delay calculation (fullDC) (96 T). (MEM=3866.34)
[06/02 21:58:56    302s] Start AAE Lib Loading. (MEM=6028.94)
[06/02 21:58:57    302s] End AAE Lib Loading. (MEM=6249.02 CPU=0:00:00.2 Real=0:00:01.0)
[06/02 21:58:57    302s] End AAE Lib Interpolated Model. (MEM=6249.02 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 21:58:57    303s] Total number of fetched objects 36
[06/02 21:58:57    304s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/02 21:58:57    304s] End delay calculation. (MEM=3998.38 CPU=0:00:00.8 REAL=0:00:00.0)
[06/02 21:59:01    306s] End delay calculation (fullDC). (MEM=3347.06 CPU=0:00:03.6 REAL=0:00:05.0)
[06/02 21:59:01    306s] *** CDM Built up (cpu=0:00:04.8  real=0:00:05.0  mem= 9612.5M) ***
[06/02 21:59:02    307s] *** Done Building Timing Graph (cpu=0:00:06.1 real=0:00:07.0 totSessionCpu=0:05:08 mem=6066.5M)
[06/02 21:59:02    307s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.484  | 99.484  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

Density: 16.046%
------------------------------------------------------------------

[06/02 21:59:02    307s] Resetting back High Fanout Nets as non-ideal
[06/02 21:59:02    307s] Set Using Default Delay Limit as 1000.
[06/02 21:59:02    307s] Set Default Net Delay as 1000 ps.
[06/02 21:59:02    307s] Set Default Input Pin Transition as 0.1 ps.
[06/02 21:59:02    307s] Set Default Net Load as 0.5 pF. 
[06/02 21:59:02    307s] Reported timing to dir timingReports
[06/02 21:59:02    307s] Total CPU time: 9.25 sec
[06/02 21:59:02    307s] Total Real time: 8.0 sec
[06/02 21:59:02    307s] Total Memory Usage: 6038.457031 Mbytes
[06/02 21:59:02    307s] *** timeDesign #1 [finish] () : cpu/real = 0:00:09.0/0:00:07.5 (1.2), totSession cpu/real = 0:05:08.4/0:04:53.6 (1.1), mem = 6038.5M
[06/02 21:59:02    307s] 
[06/02 21:59:02    307s] =============================================================================================
[06/02 21:59:02    307s]  Final TAT Report : timeDesign #1                                               23.10-p003_1
[06/02 21:59:02    307s] =============================================================================================
[06/02 21:59:02    307s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 21:59:02    307s] ---------------------------------------------------------------------------------------------
[06/02 21:59:02    307s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 21:59:02    307s] [ OptSummaryReport       ]      1   0:00:00.6  (   8.5 % )     0:00:07.3 /  0:00:08.8    1.2
[06/02 21:59:02    307s] [ UpdateTimingGraph      ]      1   0:00:00.9  (  11.8 % )     0:00:06.5 /  0:00:06.1    0.9
[06/02 21:59:02    307s] [ FullDelayCalc          ]      1   0:00:05.4  (  71.8 % )     0:00:05.4 /  0:00:04.8    0.9
[06/02 21:59:02    307s] [ TimingUpdate           ]      1   0:00:00.3  (   3.5 % )     0:00:00.3 /  0:00:00.5    1.8
[06/02 21:59:02    307s] [ TimingReport           ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.6
[06/02 21:59:02    307s] [ GenerateReports        ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.9
[06/02 21:59:02    307s] [ MISC                   ]          0:00:00.2  (   2.8 % )     0:00:00.2 /  0:00:00.2    0.9
[06/02 21:59:02    307s] ---------------------------------------------------------------------------------------------
[06/02 21:59:02    307s]  timeDesign #1 TOTAL                0:00:07.5  ( 100.0 % )     0:00:07.5 /  0:00:09.0    1.2
[06/02 21:59:02    307s] ---------------------------------------------------------------------------------------------
[06/02 21:59:02    307s] 
[06/02 21:59:02    307s] <CMD> setEndCapMode -bottomEdge UDB116SVT24_CAPT_1
[06/02 21:59:02    307s] <CMD> setEndCapMode -topEdge UDB116SVT24_CAPB_1
[06/02 21:59:02    307s] <CMD> setEndCapMode -rightEdge UDB116SVT24_CAPL9_1
[06/02 21:59:02    307s] <CMD> setEndCapMode -leftEdge UDB116SVT24_CAPR9_1
[06/02 21:59:02    307s] <CMD> setEndCapMode -leftBottomCorner UDB116SVT24_CAPBOUCL9_1
[06/02 21:59:02    307s] <CMD> setEndCapMode -leftTopCorner UDB116SVT24_CAPTOUCL9_1
[06/02 21:59:02    307s] <CMD> setEndCapMode -rightBottomCorner UDB116SVT24_CAPBOUCR9_1
[06/02 21:59:02    307s] <CMD> setEndCapMode -rightTopCorner UDB116SVT24_CAPTOUCR9_1
[06/02 21:59:30    312s] <CMD> addEndCap
[06/02 21:59:30    312s] # Resetting pin-track-align track data.
[06/02 21:59:30    312s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:6042.5M, EPOCH TIME: 1748915970.363968
[06/02 21:59:30    312s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6042.5M, EPOCH TIME: 1748915970.364629
[06/02 21:59:30    312s] Processing tracks to init pin-track alignment.
[06/02 21:59:30    312s] z: 1, totalTracks: 1
[06/02 21:59:30    312s] z: 3, totalTracks: 1
[06/02 21:59:30    312s] z: 5, totalTracks: 1
[06/02 21:59:30    312s] z: 7, totalTracks: 1
[06/02 21:59:30    312s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/02 21:59:30    312s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 21:59:30    312s] Initializing Route Infrastructure for color support ...
[06/02 21:59:30    312s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:6042.5M, EPOCH TIME: 1748915970.366455
[06/02 21:59:30    312s] ### Add 31 auto generated vias to default rule
[06/02 21:59:30    312s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.020, REAL:0.014, MEM:6042.5M, EPOCH TIME: 1748915970.380062
[06/02 21:59:30    312s] Route Infrastructure Initialized for color support successfully.
[06/02 21:59:30    312s] Cell adder LLGs are deleted
[06/02 21:59:30    312s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 21:59:30    312s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 21:59:30    313s] # Building adder llgBox search-tree.
[06/02 21:59:30    313s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 21:59:30    313s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6042.5M, EPOCH TIME: 1748915970.396370
[06/02 21:59:30    313s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 21:59:30    313s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 21:59:30    313s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:6042.5M, EPOCH TIME: 1748915970.397397
[06/02 21:59:30    313s] Max number of tech site patterns supported in site array is 256.
[06/02 21:59:30    313s] Core basic site is GF22_DST
[06/02 21:59:31    316s] After signature check, allow fast init is true, keep pre-filter is true.
[06/02 21:59:31    316s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/02 21:59:31    316s] Fast DP-INIT is on for default
[06/02 21:59:31    316s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/02 21:59:31    316s] Atter site array init, number of instance map data is 0.
[06/02 21:59:31    316s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:3.540, REAL:0.757, MEM:6066.5M, EPOCH TIME: 1748915971.153989
[06/02 21:59:31    316s] 
[06/02 21:59:31    316s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 21:59:31    316s] 
[06/02 21:59:31    316s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 21:59:31    316s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:3.620, REAL:0.762, MEM:6066.5M, EPOCH TIME: 1748915971.158321
[06/02 21:59:31    316s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6066.5M, EPOCH TIME: 1748915971.158433
[06/02 21:59:31    316s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.001, MEM:6066.5M, EPOCH TIME: 1748915971.159880
[06/02 21:59:31    316s] [CPU] DPlace-Init (cpu=0:00:03.7, real=0:00:01.0, mem=6066.5MB).
[06/02 21:59:31    316s] OPERPROF:   Finished DPlace-Init at level 2, CPU:3.670, REAL:0.796, MEM:6066.5M, EPOCH TIME: 1748915971.160401
[06/02 21:59:31    316s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:3.670, REAL:0.797, MEM:6066.5M, EPOCH TIME: 1748915971.160483
[06/02 21:59:31    316s] OPERPROF: Starting Craete-Site-Pattern-For-EndCap at level 1, MEM:6066.5M, EPOCH TIME: 1748915971.160648
[06/02 21:59:31    316s] OPERPROF: Finished Craete-Site-Pattern-For-EndCap at level 1, CPU:0.000, REAL:0.000, MEM:6066.5M, EPOCH TIME: 1748915971.160756
[06/02 21:59:31    316s] *INFO*: Added 130 triple-well end caps with prefix 'ENDCAP'.
[06/02 21:59:31    316s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:6066.5M, EPOCH TIME: 1748915971.171609
[06/02 21:59:31    316s] For 130 new insts, OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:6066.5M, EPOCH TIME: 1748915971.171988
[06/02 21:59:31    316s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6066.5M, EPOCH TIME: 1748915971.172079
[06/02 21:59:31    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[06/02 21:59:31    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 21:59:31    316s] Cell adder LLGs are deleted
[06/02 21:59:31    316s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 21:59:31    316s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 21:59:31    316s] # Resetting pin-track-align track data.
[06/02 21:59:31    316s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.030, REAL:0.023, MEM:6060.5M, EPOCH TIME: 1748915971.195375
[06/02 21:59:36    317s] <CMD> zoomBox -0.29000 1.95900 8.54600 9.84400
[06/02 21:59:36    317s] <CMD> zoomBox 0.67800 5.01500 5.29200 9.13200
[06/02 21:59:37    317s] <CMD> selectInst ENDCAP_3
[06/02 21:59:38    318s] <CMD> deselectAll
[06/02 21:59:38    318s] <CMD> selectInst ENDCAP_3
[06/02 22:00:37    329s] ambiguous command name "delete": deleteAIoFiller deleteAllCellPad deleteAllDensityAreas deleteAllFPObjects deleteAllInstGroups deleteAllPowerPreroutes deleteAllPtnCuts deleteAllPtnFeedthroughs deleteAllScanCells deleteAllSignalPreroutes deleteBNet deleteBufferTree deleteBumpConnectTargetConstraint deleteBumps deleteBusGuide deleteCellEdgeSpacing deleteCellEdgeType deleteCellPad deleteDangling1b1Or0s deleteDanglingNet deleteDanglingPort deleteDeCap deleteEmptyModule deleteExclusiveGroups deleteFPObject deleteFiller deleteGAFillerGroup deleteHaloFromBlock deleteInst deleteInstFromInstGroup deleteInstGroup deleteInstPad deleteIntegRouteConstraint deleteIoFiller deleteIoInstance deleteIoRowFiller deleteMetalFill deleteMimCap deleteModule deleteModulePort deleteNet deleteNetFromNetGroup deleteNetGroup deleteNetWeight deleteNotchFill deletePGPin deletePartition deletePinBlkg deletePinFromPinGroup deletePinGroup deletePinGuide deletePipelineNetGroup deletePlaceBlockage deletePowerSwitch deletePtnCut deleteRouteBlk deleteRoutingHalo deleteRow deleteScanCell deleteScanChain deleteScanChainPartition deleteSdpObject deleteSecondaryPGNet deleteSelectedFromFPlan deleteShield deleteSizeBlockage deleteSpareModule deleteTSV deleteTieHiLo deleteTrack deleteUninstantiatedModules deleteUserBundleNet deleteWhatIfTimingAssertions deleteWorkspace delete_bump_grid delete_ccopt_clock_spines delete_ccopt_clock_tree_source_group delete_ccopt_clock_tree_spec delete_ccopt_clock_trees delete_ccopt_flexible_htrees delete_ccopt_preferred_cell_stripe delete_ccopt_skew_groups delete_cell_obs delete_cell_stack_area delete_cell_stack_group delete_cell_virtual_align delete_clock_tree_repeaters delete_feedthru_buffer delete_gui_object delete_inst_space_group delete_opt_cell_group delete_path_category delete_pg_keepout delete_relative_floorplan delete_route_type
[06/02 22:01:50    344s] <CMD> deleteFiller
[06/02 22:01:50    344s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:6064.6M, EPOCH TIME: 1748916110.353690
[06/02 22:01:50    344s] Info: dbgTechHead->isTsmcN2Feature() is false. 
[06/02 22:01:50    344s]  Deleted 0 physical inst  (cell - / prefix FILLER).
[06/02 22:01:50    344s] Did not delete 130 physical insts as they did not match the given prefix <FILLER>.
[06/02 22:01:50    344s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.010, REAL:0.005, MEM:6064.6M, EPOCH TIME: 1748916110.358442
[06/02 22:01:52    345s] <CMD> deselectAll
[06/02 22:01:55    346s] <CMD> zoomBox 0.38100 4.45500 5.80900 9.29900
[06/02 22:01:55    346s] <CMD> zoomBox -0.00300 4.00100 6.38400 9.70000
[06/02 22:01:55    346s] <CMD> zoomBox -0.86100 2.94800 7.97900 10.83600
[06/02 22:01:56    346s] <CMD> zoomBox -1.42100 2.24600 8.97900 11.52600
[06/02 22:01:56    346s] <CMD> pan 1.12000 3.10000
[06/02 22:02:19    351s] <CMD> deleteFiller -prefix UDB116SVT24
[06/02 22:02:19    351s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:6064.6M, EPOCH TIME: 1748916139.013610
[06/02 22:02:19    351s] Deleted 0 physical inst  (cell - / prefix UDB116SVT24).
[06/02 22:02:19    351s] Did not delete 130 physical insts as they did not match the given prefix <UDB116SVT24>.
[06/02 22:02:19    351s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.001, MEM:6064.6M, EPOCH TIME: 1748916139.014460
[06/02 22:02:38    355s] <CMD> deleteFiller -prefix UDB116SVT24_CAP
[06/02 22:02:38    355s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:6064.6M, EPOCH TIME: 1748916158.604416
[06/02 22:02:38    355s] Deleted 0 physical inst  (cell - / prefix UDB116SVT24_CAP).
[06/02 22:02:38    355s] Did not delete 130 physical insts as they did not match the given prefix <UDB116SVT24_CAP>.
[06/02 22:02:38    355s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.001, MEM:6064.6M, EPOCH TIME: 1748916158.605016
[06/02 22:02:52    358s] <CMD> deleteFiller -prefix UDB116SVT24_CAPT_1
[06/02 22:02:52    358s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:6064.6M, EPOCH TIME: 1748916172.939230
[06/02 22:02:52    358s] Deleted 0 physical inst  (cell - / prefix UDB116SVT24_CAPT_1).
[06/02 22:02:52    358s] Did not delete 130 physical insts as they did not match the given prefix <UDB116SVT24_CAPT_1>.
[06/02 22:02:52    358s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.001, MEM:6064.6M, EPOCH TIME: 1748916172.940063
[06/02 22:03:16    363s] <CMD> deleteFiller -inst UDB116SVT24_CAPT_1
[06/02 22:03:16    363s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:6064.6M, EPOCH TIME: 1748916196.802238
[06/02 22:03:16    363s] **WARN: (IMPSP-5103):	Cannot delete the specified physical instance 'UDB116SVT24_CAPT_1' (cell '-').
[06/02 22:03:16    363s] *INFO - deleted 0 instance  
[06/02 22:03:16    363s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.001, MEM:6064.6M, EPOCH TIME: 1748916196.803239
[06/02 22:03:27    365s] <CMD> deleteFiller -cell UDB116SVT24_CAPT_1
[06/02 22:03:27    365s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:6064.6M, EPOCH TIME: 1748916207.920795
[06/02 22:03:27    365s] Deleted 102 physical insts (cell UDB116SVT24_CAPT_1 / prefix -).
[06/02 22:03:27    365s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.001, MEM:6064.6M, EPOCH TIME: 1748916207.922075
[06/02 22:04:24    376s] <CMD> deleteFiller -cell {UDB116SVT24_CAPT_1 UDB116SVT24_CAPB_1 UDB116SVT24_CAPL9_1 UDB116SVT24_CAPR9_1 UDB116SVT24_CAPBOUCL9_1 UDB116SVT24_CAPTOUCL9_1 UDB116SVT24_CAPBOUCR9_1 UDB116SVT24_CAPTOUCR9_1}
[06/02 22:04:24    376s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:6064.6M, EPOCH TIME: 1748916264.988901
[06/02 22:04:24    376s] Deleted 0 physical inst  (cell UDB116SVT24_CAPT_1 / prefix -).
[06/02 22:04:24    376s] Deleted 0 physical inst  (cell UDB116SVT24_CAPB_1 / prefix -).
[06/02 22:04:24    376s] Deleted 12 physical insts (cell UDB116SVT24_CAPL9_1 / prefix -).
[06/02 22:04:24    376s] Deleted 12 physical insts (cell UDB116SVT24_CAPR9_1 / prefix -).
[06/02 22:04:24    376s] Deleted 2 physical insts (cell UDB116SVT24_CAPBOUCL9_1 / prefix -).
[06/02 22:04:24    376s] Deleted 0 physical inst  (cell UDB116SVT24_CAPTOUCL9_1 / prefix -).
[06/02 22:04:24    376s] Deleted 2 physical insts (cell UDB116SVT24_CAPBOUCR9_1 / prefix -).
[06/02 22:04:24    376s] Deleted 0 physical inst  (cell UDB116SVT24_CAPTOUCR9_1 / prefix -).
[06/02 22:04:24    376s] Total physical insts deleted = 28.
[06/02 22:04:24    376s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.003, MEM:6064.6M, EPOCH TIME: 1748916264.991913
[06/02 22:04:35    378s] <CMD> setEndCapMode -bottomEdge UDB116SVT24_CAPT_1
[06/02 22:04:35    378s] <CMD> setEndCapMode -topEdge UDB116SVT24_CAPB_1
[06/02 22:04:35    378s] <CMD> setEndCapMode -rightEdge UDB116SVT24_CAPL9_1
[06/02 22:04:35    378s] <CMD> setEndCapMode -leftEdge UDB116SVT24_CAPR9_1
[06/02 22:04:35    378s] <CMD> setEndCapMode -rightBottomCorner UDB116SVT24_CAPBOUCL9_1
[06/02 22:04:35    378s] <CMD> setEndCapMode -rightTopCorner UDB116SVT24_CAPTOUCL9_1
[06/02 22:04:35    378s] <CMD> setEndCapMode -leftBottomCorner UDB116SVT24_CAPBOUCR9_1
[06/02 22:04:37    378s] <CMD> setEndCapMode -leftTopCorner UDB116SVT24_CAPTOUCR9_1
[06/02 22:04:41    379s] <CMD> addEndCap
[06/02 22:04:41    379s] # Resetting pin-track-align track data.
[06/02 22:04:41    379s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:6064.6M, EPOCH TIME: 1748916281.145316
[06/02 22:04:41    379s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6064.6M, EPOCH TIME: 1748916281.146003
[06/02 22:04:41    379s] Processing tracks to init pin-track alignment.
[06/02 22:04:41    379s] z: 1, totalTracks: 1
[06/02 22:04:41    379s] z: 3, totalTracks: 1
[06/02 22:04:41    379s] z: 5, totalTracks: 1
[06/02 22:04:41    379s] z: 7, totalTracks: 1
[06/02 22:04:41    379s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/02 22:04:41    379s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:04:41    379s] Initializing Route Infrastructure for color support ...
[06/02 22:04:41    379s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:6064.6M, EPOCH TIME: 1748916281.148277
[06/02 22:04:41    379s] ### Add 31 auto generated vias to default rule
[06/02 22:04:41    379s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.020, REAL:0.012, MEM:6064.6M, EPOCH TIME: 1748916281.159842
[06/02 22:04:41    379s] Route Infrastructure Initialized for color support successfully.
[06/02 22:04:41    379s] Cell adder LLGs are deleted
[06/02 22:04:41    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:04:41    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:04:41    379s] # Building adder llgBox search-tree.
[06/02 22:04:41    379s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:04:41    379s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6064.6M, EPOCH TIME: 1748916281.190593
[06/02 22:04:41    379s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:04:41    379s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:04:41    379s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:6064.6M, EPOCH TIME: 1748916281.191900
[06/02 22:04:41    379s] Max number of tech site patterns supported in site array is 256.
[06/02 22:04:41    379s] Core basic site is GF22_DST
[06/02 22:04:41    379s] Processing tracks to init pin-track alignment.
[06/02 22:04:41    379s] z: 1, totalTracks: 1
[06/02 22:04:41    379s] z: 3, totalTracks: 1
[06/02 22:04:41    379s] z: 5, totalTracks: 1
[06/02 22:04:41    379s] z: 7, totalTracks: 1
[06/02 22:04:41    380s] After signature check, allow fast init is true, keep pre-filter is true.
[06/02 22:04:41    380s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/02 22:04:41    380s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:04:41    380s] SiteArray: use 20,480 bytes
[06/02 22:04:41    380s] SiteArray: current memory after site array memory allocation 6064.6M
[06/02 22:04:41    380s] SiteArray: FP blocked sites are writable
[06/02 22:04:41    380s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/02 22:04:41    380s] OPERPROF:         Starting Routing-Blockage-From-Wire-Via-StBox at level 5, MEM:6064.6M, EPOCH TIME: 1748916281.618123
[06/02 22:04:41    382s] Process 45 wires and vias for routing blockage analysis
[06/02 22:04:41    382s] OPERPROF:         Finished Routing-Blockage-From-Wire-Via-StBox at level 5, CPU:1.260, REAL:0.177, MEM:6064.6M, EPOCH TIME: 1748916281.794726
[06/02 22:04:41    382s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:04:41    382s] Atter site array init, number of instance map data is 0.
[06/02 22:04:41    382s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:2.960, REAL:0.703, MEM:6064.6M, EPOCH TIME: 1748916281.895258
[06/02 22:04:41    382s] 
[06/02 22:04:41    382s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:04:41    382s] 
[06/02 22:04:41    382s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:04:41    382s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:2.980, REAL:0.707, MEM:6064.6M, EPOCH TIME: 1748916281.897954
[06/02 22:04:41    382s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6064.6M, EPOCH TIME: 1748916281.898058
[06/02 22:04:41    382s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.002, MEM:6064.6M, EPOCH TIME: 1748916281.899559
[06/02 22:04:41    382s] [CPU] DPlace-Init (cpu=0:00:03.0, real=0:00:00.0, mem=6064.6MB).
[06/02 22:04:41    382s] OPERPROF:   Finished DPlace-Init at level 2, CPU:3.030, REAL:0.754, MEM:6064.6M, EPOCH TIME: 1748916281.900049
[06/02 22:04:41    382s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:3.030, REAL:0.755, MEM:6064.6M, EPOCH TIME: 1748916281.900132
[06/02 22:04:41    382s] OPERPROF: Starting Craete-Site-Pattern-For-EndCap at level 1, MEM:6064.6M, EPOCH TIME: 1748916281.900362
[06/02 22:04:41    382s] OPERPROF: Finished Craete-Site-Pattern-For-EndCap at level 1, CPU:0.000, REAL:0.000, MEM:6064.6M, EPOCH TIME: 1748916281.900458
[06/02 22:04:41    382s] *INFO*: Added 130 triple-well end caps with prefix 'ENDCAP'.
[06/02 22:04:41    382s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:6064.6M, EPOCH TIME: 1748916281.904303
[06/02 22:04:41    382s] For 130 new insts, OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:6064.6M, EPOCH TIME: 1748916281.904651
[06/02 22:04:41    382s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6064.6M, EPOCH TIME: 1748916281.904746
[06/02 22:04:41    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[06/02 22:04:41    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:04:41    382s] Cell adder LLGs are deleted
[06/02 22:04:41    382s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:04:41    382s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:04:41    382s] # Resetting pin-track-align track data.
[06/02 22:04:41    382s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.020, REAL:0.028, MEM:6060.6M, EPOCH TIME: 1748916281.932564
[06/02 22:04:44    383s] <CMD> selectInst ENDCAP_3
[06/02 22:04:46    384s] <CMD> deselectAll
[06/02 22:04:46    384s] <CMD> selectInst ENDCAP_3
[06/02 22:05:28    392s] <CMD> deleteFiller -cell {UDB116SVT24_CAPT_1 UDB116SVT24_CAPB_1 UDB116SVT24_CAPL9_1 UDB116SVT24_CAPR9_1 UDB116SVT24_CAPBOUCL9_1 UDB116SVT24_CAPTOUCL9_1 UDB116SVT24_CAPBOUCR9_1 UDB116SVT24_CAPTOUCR9_1}
[06/02 22:05:28    392s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:6064.6M, EPOCH TIME: 1748916328.792499
[06/02 22:05:28    392s] Deleted 102 physical insts (cell UDB116SVT24_CAPT_1 / prefix -).
[06/02 22:05:28    392s] Deleted 0 physical inst  (cell UDB116SVT24_CAPB_1 / prefix -).
[06/02 22:05:28    392s] Deleted 12 physical insts (cell UDB116SVT24_CAPL9_1 / prefix -).
[06/02 22:05:28    392s] Deleted 12 physical insts (cell UDB116SVT24_CAPR9_1 / prefix -).
[06/02 22:05:28    392s] Deleted 2 physical insts (cell UDB116SVT24_CAPBOUCL9_1 / prefix -).
[06/02 22:05:28    392s] Deleted 0 physical inst  (cell UDB116SVT24_CAPTOUCL9_1 / prefix -).
[06/02 22:05:28    392s] Deleted 2 physical insts (cell UDB116SVT24_CAPBOUCR9_1 / prefix -).
[06/02 22:05:28    392s] Deleted 0 physical inst  (cell UDB116SVT24_CAPTOUCR9_1 / prefix -).
[06/02 22:05:28    392s] Total physical insts deleted = 130.
[06/02 22:05:28    392s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.010, REAL:0.003, MEM:6064.6M, EPOCH TIME: 1748916328.795887
[06/02 22:05:34    393s] <CMD> setEndCapMode -bottomEdge UDB116SVT24_CAPT_1
[06/02 22:05:34    393s] <CMD> setEndCapMode -topEdge UDB116SVT24_CAPB_1
[06/02 22:05:34    393s] <CMD> setEndCapMode -rightEdge UDB116SVT24_CAPL9_1
[06/02 22:05:34    393s] <CMD> setEndCapMode -leftEdge UDB116SVT24_CAPR9_1
[06/02 22:05:34    393s] <CMD> setEndCapMode -rightTopCorner UDB116SVT24_CAPBOUCL9_1
[06/02 22:05:34    393s] <CMD> setEndCapMode -rightBottomCorner UDB116SVT24_CAPTOUCL9_1
[06/02 22:05:34    393s] <CMD> setEndCapMode -leftTopCorner UDB116SVT24_CAPBOUCR9_1
[06/02 22:05:34    393s] <CMD> setEndCapMode -leftBottomCorner UDB116SVT24_CAPTOUCR9_1
[06/02 22:05:35    393s] <CMD> addEndCap
[06/02 22:05:35    393s] # Resetting pin-track-align track data.
[06/02 22:05:35    393s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:6064.6M, EPOCH TIME: 1748916335.614071
[06/02 22:05:35    393s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6064.6M, EPOCH TIME: 1748916335.614720
[06/02 22:05:35    393s] Processing tracks to init pin-track alignment.
[06/02 22:05:35    393s] z: 1, totalTracks: 1
[06/02 22:05:35    393s] z: 3, totalTracks: 1
[06/02 22:05:35    393s] z: 5, totalTracks: 1
[06/02 22:05:35    393s] z: 7, totalTracks: 1
[06/02 22:05:35    393s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/02 22:05:35    393s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:05:35    393s] Initializing Route Infrastructure for color support ...
[06/02 22:05:35    393s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:6064.6M, EPOCH TIME: 1748916335.616719
[06/02 22:05:35    393s] ### Add 31 auto generated vias to default rule
[06/02 22:05:35    393s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.010, REAL:0.013, MEM:6064.6M, EPOCH TIME: 1748916335.629385
[06/02 22:05:35    393s] Route Infrastructure Initialized for color support successfully.
[06/02 22:05:35    393s] Cell adder LLGs are deleted
[06/02 22:05:35    393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:05:35    393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:05:35    393s] # Building adder llgBox search-tree.
[06/02 22:05:35    393s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:05:35    393s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6064.6M, EPOCH TIME: 1748916335.646207
[06/02 22:05:35    393s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:05:35    393s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:05:35    393s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:6064.6M, EPOCH TIME: 1748916335.647439
[06/02 22:05:35    393s] Max number of tech site patterns supported in site array is 256.
[06/02 22:05:35    393s] Core basic site is GF22_DST
[06/02 22:05:35    393s] Processing tracks to init pin-track alignment.
[06/02 22:05:35    393s] z: 1, totalTracks: 1
[06/02 22:05:35    393s] z: 3, totalTracks: 1
[06/02 22:05:35    393s] z: 5, totalTracks: 1
[06/02 22:05:35    393s] z: 7, totalTracks: 1
[06/02 22:05:36    396s] After signature check, allow fast init is true, keep pre-filter is true.
[06/02 22:05:36    396s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/02 22:05:36    396s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:05:36    396s] SiteArray: use 20,480 bytes
[06/02 22:05:36    396s] SiteArray: current memory after site array memory allocation 6064.7M
[06/02 22:05:36    396s] SiteArray: FP blocked sites are writable
[06/02 22:05:36    396s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/02 22:05:36    396s] OPERPROF:         Starting Routing-Blockage-From-Wire-Via-StBox at level 5, MEM:6064.7M, EPOCH TIME: 1748916336.145984
[06/02 22:05:36    397s] Process 45 wires and vias for routing blockage analysis
[06/02 22:05:36    397s] OPERPROF:         Finished Routing-Blockage-From-Wire-Via-StBox at level 5, CPU:0.940, REAL:0.152, MEM:6064.7M, EPOCH TIME: 1748916336.298145
[06/02 22:05:36    397s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:05:36    397s] Atter site array init, number of instance map data is 0.
[06/02 22:05:36    397s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:3.840, REAL:0.737, MEM:6064.7M, EPOCH TIME: 1748916336.384856
[06/02 22:05:36    397s] 
[06/02 22:05:36    397s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:05:36    397s] 
[06/02 22:05:36    397s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:05:36    397s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:3.860, REAL:0.742, MEM:6064.7M, EPOCH TIME: 1748916336.387980
[06/02 22:05:36    397s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6064.7M, EPOCH TIME: 1748916336.388086
[06/02 22:05:36    397s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.010, REAL:0.002, MEM:6064.7M, EPOCH TIME: 1748916336.389700
[06/02 22:05:36    397s] [CPU] DPlace-Init (cpu=0:00:03.9, real=0:00:01.0, mem=6064.7MB).
[06/02 22:05:36    397s] OPERPROF:   Finished DPlace-Init at level 2, CPU:3.900, REAL:0.775, MEM:6064.7M, EPOCH TIME: 1748916336.390160
[06/02 22:05:36    397s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:3.900, REAL:0.776, MEM:6064.7M, EPOCH TIME: 1748916336.390243
[06/02 22:05:36    397s] OPERPROF: Starting Craete-Site-Pattern-For-EndCap at level 1, MEM:6064.7M, EPOCH TIME: 1748916336.390493
[06/02 22:05:36    397s] OPERPROF: Finished Craete-Site-Pattern-For-EndCap at level 1, CPU:0.000, REAL:0.000, MEM:6064.7M, EPOCH TIME: 1748916336.390609
[06/02 22:05:36    397s] *INFO*: Added 130 triple-well end caps with prefix 'ENDCAP'.
[06/02 22:05:36    397s] OPERPROF: Starting DB-Batch-Applying-GNC-RULES at level 1, MEM:6064.7M, EPOCH TIME: 1748916336.394845
[06/02 22:05:36    397s] For 130 new insts, OPERPROF: Finished DB-Batch-Applying-GNC-RULES at level 1, CPU:0.000, REAL:0.000, MEM:6064.7M, EPOCH TIME: 1748916336.395306
[06/02 22:05:36    397s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6064.7M, EPOCH TIME: 1748916336.395402
[06/02 22:05:36    397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:130).
[06/02 22:05:36    397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:05:36    397s] Cell adder LLGs are deleted
[06/02 22:05:36    397s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:05:36    397s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:05:36    397s] # Resetting pin-track-align track data.
[06/02 22:05:36    397s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.020, REAL:0.024, MEM:6060.6M, EPOCH TIME: 1748916336.419777
[06/02 22:05:38    398s] <CMD> selectInst ENDCAP_3
[06/02 22:05:46    400s] <CMD> deselectAll
[06/02 22:05:46    400s] <CMD> selectInst ENDCAP_76
[06/02 22:05:51    402s] <CMD> deselectAll
[06/02 22:05:51    402s] <CMD> selectWire 1.0440 3.6300 9.0480 3.6900 1 gnd
[06/02 22:05:53    402s] <CMD> deselectAll
[06/02 22:05:53    402s] <CMD> selectInst ENDCAP_65
[06/02 22:05:58    403s] <CMD> zoomBox -2.88600 0.79300 11.50800 13.63700
[06/02 22:05:59    404s] <CMD> pan -0.54900 -0.25000
[06/02 22:05:59    404s] <CMD> zoomBox -3.43500 -3.13600 13.49900 11.97500
[06/02 22:06:00    404s] <CMD> deselectAll
[06/02 22:06:00    404s] <CMD> selectInst ENDCAP_2
[06/02 22:06:11    407s] <CMD> deselectAll
[06/02 22:06:11    407s] <CMD> selectInst ENDCAP_1
[06/02 22:06:18    409s] <CMD> deselectAll
[06/02 22:06:18    409s] <CMD> selectInst ENDCAP_3
[06/02 22:06:33    412s] <CMD> deselectAll
[06/02 22:06:33    412s] <CMD> selectInst ENDCAP_4
[06/02 22:06:33    412s] <CMD> deselectAll
[06/02 22:06:33    412s] <CMD> selectInst ENDCAP_4
[06/02 22:06:47    415s] <CMD> deselectAll
[06/02 22:06:47    415s] <CMD> selectInst ENDCAP_1
[06/02 22:06:47    415s] <CMD> deselectAll
[06/02 22:06:47    415s] <CMD> selectInst ENDCAP_1
[06/02 22:07:16    422s] <CMD> deselectAll
[06/02 22:07:16    422s] <CMD> selectInst ENDCAP_2
[06/02 22:07:21    423s] <CMD> deselectAll
[06/02 22:07:21    423s] <CMD> selectInst ENDCAP_64
[06/02 22:07:25    424s] <CMD> deselectAll
[06/02 22:07:25    424s] <CMD> selectWire 1.0440 2.0100 9.0480 2.0700 1 vdd
[06/02 22:07:26    424s] <CMD> dbSetStripBoxState [uiGetRecordObjByInfo -objType sWire -rect {1.044 2.01 9.048 2.07} -layer 1 -name vdd] ROUTED
[06/02 22:07:26    424s] <CMD> deselectAll
[06/02 22:07:26    424s] <CMD> selectInst ENDCAP_56
[06/02 22:07:31    426s] <CMD> zoomBox -4.40100 -3.70600 15.52200 14.07200
[06/02 22:07:32    426s] <CMD> zoomBox -1.45000 -1.39800 8.95100 7.88300
[06/02 22:07:32    426s] <CMD> zoomBox -0.96800 -1.02200 7.87300 6.86700
[06/02 22:07:32    426s] <CMD> deselectAll
[06/02 22:07:32    426s] <CMD> selectInst ENDCAP_1
[06/02 22:07:41    428s] <CMD> is_innovus_plus
[06/02 22:07:42    428s] <CMD> is_innovus_plus
[06/02 22:07:47    430s] <CMD> deselectAll
[06/02 22:07:47    430s] <CMD> selectInst ENDCAP_1
[06/02 22:08:19    437s] <CMD> setLayerPreference node_cell -isVisible 1
[06/02 22:08:20    437s] <CMD> zoomBox -0.56400 -0.68300 6.95100 6.02300
[06/02 22:08:20    437s] <CMD> zoomBox -0.22100 -0.39500 6.16700 5.30500
[06/02 22:08:20    438s] <CMD> zoomBox 0.31900 0.05700 4.93500 4.17600
[06/02 22:08:20    438s] <CMD> zoomBox 0.70900 0.38300 4.04500 3.36000
[06/02 22:08:22    438s] <CMD> zoomBox 0.53300 0.15000 4.45800 3.65200
[06/02 22:08:23    439s] <CMD> pan 0.22900 1.66800
[06/02 22:08:24    439s] <CMD> pan -0.22400 3.58200
[06/02 22:08:24    439s] <CMD> pan -0.13300 6.02500
[06/02 22:08:26    440s] <CMD> pan 0.26400 4.68700
[06/02 22:08:26    440s] <CMD> pan -0.08100 3.40500
[06/02 22:08:27    440s] <CMD> pan 0.13700 2.25400
[06/02 22:08:27    441s] <CMD> pan 0.01000 0.71200
[06/02 22:08:28    441s] <CMD> pan -0.12200 -0.61100
[06/02 22:08:28    441s] <CMD> zoomBox 0.80300 0.40400 3.64000 2.93600
[06/02 22:08:30    442s] <CMD> zoomBox 0.45800 -0.01000 5.08000 4.11400
[06/02 22:08:30    442s] <CMD> pan 1.86400 -0.35400
[06/02 22:08:31    442s] <CMD> pan 2.46400 -2.30200
[06/02 22:08:31    442s] <CMD> pan 1.88200 -4.65200
[06/02 22:08:32    442s] <CMD> zoomBox 7.10500 0.50400 10.44600 3.48500
[06/02 22:08:32    443s] <CMD> zoomBox 7.41500 0.76800 9.82900 2.92200
[06/02 22:08:32    443s] <CMD> zoomBox 7.53300 0.87100 9.58500 2.70200
[06/02 22:08:33    443s] <CMD> zoomBox 7.82700 1.20500 8.73900 2.01900
[06/02 22:08:33    443s] <CMD> zoomBox 7.52800 0.87200 9.58500 2.70800
[06/02 22:08:33    443s] <CMD> zoomBox 7.43200 0.76600 9.85300 2.92600
[06/02 22:08:34    443s] <CMD> zoomBox 7.32100 0.64200 10.16900 3.18300
[06/02 22:08:34    443s] <CMD> pan -0.20700 -4.88000
[06/02 22:08:35    444s] <CMD> pan -0.40200 -3.11400
[06/02 22:08:36    444s] <CMD> pan 0.48800 -0.89400
[06/02 22:08:38    445s] <CMD> pan -0.47300 -1.03200
[06/02 22:08:48    447s] <CMD> addWellTap -cell UDB116SVT24_TAPSS -cellInterval 100
[06/02 22:08:48    447s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:6064.7M, EPOCH TIME: 1748916528.988997
[06/02 22:08:48    447s] OPERPROF:   Starting DPlace-Init at level 2, MEM:6064.7M, EPOCH TIME: 1748916528.989668
[06/02 22:08:48    447s] Processing tracks to init pin-track alignment.
[06/02 22:08:48    447s] z: 1, totalTracks: 1
[06/02 22:08:48    447s] z: 3, totalTracks: 1
[06/02 22:08:48    447s] z: 5, totalTracks: 1
[06/02 22:08:48    447s] z: 7, totalTracks: 1
[06/02 22:08:48    447s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/02 22:08:48    447s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:08:48    447s] Initializing Route Infrastructure for color support ...
[06/02 22:08:48    447s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:6064.7M, EPOCH TIME: 1748916528.992048
[06/02 22:08:48    447s] ### Add 31 auto generated vias to default rule
[06/02 22:08:49    447s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.010, REAL:0.014, MEM:6064.7M, EPOCH TIME: 1748916529.005778
[06/02 22:08:49    447s] Route Infrastructure Initialized for color support successfully.
[06/02 22:08:49    447s] Cell adder LLGs are deleted
[06/02 22:08:49    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:08:49    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:08:49    447s] # Building adder llgBox search-tree.
[06/02 22:08:49    447s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:08:49    447s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:6064.7M, EPOCH TIME: 1748916529.023258
[06/02 22:08:49    447s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:08:49    447s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:08:49    447s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:6064.7M, EPOCH TIME: 1748916529.024514
[06/02 22:08:49    447s] Max number of tech site patterns supported in site array is 256.
[06/02 22:08:49    447s] Core basic site is GF22_DST
[06/02 22:08:49    451s] After signature check, allow fast init is true, keep pre-filter is true.
[06/02 22:08:49    451s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/02 22:08:49    451s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:08:49    451s] SiteArray: use 20,480 bytes
[06/02 22:08:49    451s] SiteArray: current memory after site array memory allocation 6064.7M
[06/02 22:08:49    451s] SiteArray: FP blocked sites are writable
[06/02 22:08:49    451s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/02 22:08:49    451s] OPERPROF:         Starting Routing-Blockage-From-Wire-Via-StBox at level 5, MEM:6064.7M, EPOCH TIME: 1748916529.743308
[06/02 22:08:49    453s] Process 45 wires and vias for routing blockage analysis
[06/02 22:08:49    453s] OPERPROF:         Finished Routing-Blockage-From-Wire-Via-StBox at level 5, CPU:1.080, REAL:0.152, MEM:6064.7M, EPOCH TIME: 1748916529.895710
[06/02 22:08:49    453s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:08:49    453s] Atter site array init, number of instance map data is 0.
[06/02 22:08:49    453s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:5.390, REAL:0.949, MEM:6064.7M, EPOCH TIME: 1748916529.973628
[06/02 22:08:49    453s] 
[06/02 22:08:49    453s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:08:49    453s] 
[06/02 22:08:49    453s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:08:49    453s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:5.400, REAL:0.954, MEM:6064.7M, EPOCH TIME: 1748916529.977447
[06/02 22:08:49    453s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:6064.7M, EPOCH TIME: 1748916529.977582
[06/02 22:08:49    453s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.010, REAL:0.002, MEM:6064.7M, EPOCH TIME: 1748916529.979128
[06/02 22:08:49    453s] [CPU] DPlace-Init (cpu=0:00:05.4, real=0:00:01.0, mem=6064.7MB).
[06/02 22:08:49    453s] OPERPROF:   Finished DPlace-Init at level 2, CPU:5.440, REAL:0.990, MEM:6064.7M, EPOCH TIME: 1748916529.979663
[06/02 22:08:49    453s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:5.440, REAL:0.991, MEM:6064.7M, EPOCH TIME: 1748916529.979755
[06/02 22:08:49    453s] **WARN: (IMPSP-5134):	Setting cellInterval to 99.992 (microns) as a multiple of cell UDB116SVT24_TAPSS's techSite 'GF22_DST' width of 0.116 microns
[06/02 22:08:49    453s] Type 'man IMPSP-5134' for more detail.
[06/02 22:08:49    453s] For 12 new insts, OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:6064.7M, EPOCH TIME: 1748916529.981722
[06/02 22:08:49    453s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:08:49    453s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:08:50    453s] Cell adder LLGs are deleted
[06/02 22:08:50    453s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:08:50    453s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:08:50    453s] # Resetting pin-track-align track data.
[06/02 22:08:50    453s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.020, REAL:0.024, MEM:6060.7M, EPOCH TIME: 1748916530.005672
[06/02 22:08:50    453s] Inserted 12 well-taps <UDB116SVT24_TAPSS> cells (prefix WELLTAP).
[06/02 22:08:50    453s] <CMD> deselectAll
[06/02 22:08:51    453s] <CMD> zoomBox 6.37900 5.93400 10.32100 9.45200
[06/02 22:08:51    453s] <CMD> zoomBox 6.23400 5.79000 10.87100 9.92800
[06/02 22:08:51    453s] <CMD> pan -2.58000 -1.33400
[06/02 22:08:52    454s] <CMD> pan -2.03300 0.27200
[06/02 22:08:52    454s] <CMD> pan -1.55100 2.19700
[06/02 22:08:53    454s] <CMD> zoomBox -0.45300 3.54700 5.00300 8.41600
[06/02 22:08:54    455s] <CMD> pan 1.33100 3.61700
[06/02 22:08:54    455s] <CMD> pan -0.74300 0.19800
[06/02 22:08:55    455s] <CMD> pan -0.08500 -0.53100
[06/02 22:09:22    461s] <CMD> setPlaceMode -place_global_cong_effort high
[06/02 22:09:22    461s] <CMD> setPlaceMode -place_global_clock_power_driven true
[06/02 22:09:22    461s] <CMD> setPlaceMode -place_global_clock_power_driven_effort high
[06/02 22:09:22    461s] <CMD> setPlaceMode -placeIOPins true -checkRoute true
[06/02 22:09:22    461s] <CMD> place_opt_design
[06/02 22:09:22    461s] #% Begin place_opt_design (date=06/02 22:09:22, mem=3829.9M)
[06/02 22:09:22    461s] **INFO: User settings:
[06/02 22:09:22    462s] setDesignMode -bottomRoutingLayer                     C1
[06/02 22:09:22    462s] setDesignMode -congEffort                             high
[06/02 22:09:22    462s] setDesignMode -flowEffort                             extreme
[06/02 22:09:22    462s] setDesignMode -process                                22
[06/02 22:09:22    462s] setExtractRCMode -coupling_c_th                       0.1
[06/02 22:09:22    462s] setExtractRCMode -relative_c_th                       1
[06/02 22:09:22    462s] setExtractRCMode -total_c_th                          0
[06/02 22:09:22    462s] setDelayCalMode -enable_high_fanout                   true
[06/02 22:09:22    462s] setDelayCalMode -engine                               aae
[06/02 22:09:22    462s] setDelayCalMode -ignoreNetLoad                        true
[06/02 22:09:22    462s] setDelayCalMode -socv_accuracy_mode                   low
[06/02 22:09:22    462s] setOptMode -opt_exp_buffer_drv1_2d_congestion_aware   true
[06/02 22:09:22    462s] setOptMode -opt_exp_buffer_congestion_aware_extreme   true
[06/02 22:09:22    462s] setOptMode -opt_exp_flow_effort_extreme               true
[06/02 22:09:22    462s] setOptMode -opt_area_recovery                         true
[06/02 22:09:22    462s] setPlaceMode -place_detail_check_route                true
[06/02 22:09:22    462s] setPlaceMode -place_detail_dpt_flow                   true
[06/02 22:09:22    462s] setPlaceMode -place_global_clock_power_driven         true
[06/02 22:09:22    462s] setPlaceMode -place_global_clock_power_driven_effort  high
[06/02 22:09:22    462s] setPlaceMode -place_global_cong_effort                high
[06/02 22:09:22    462s] setPlaceMode -place_global_place_io_pins              true
[06/02 22:09:22    462s] setAnalysisMode -analysisType                         bcwc
[06/02 22:09:22    462s] setAnalysisMode -clkSrcPath                           false
[06/02 22:09:22    462s] setAnalysisMode -clockPropagation                     forcedIdeal
[06/02 22:09:22    462s] 
[06/02 22:09:22    462s] *** place_opt_design #1 [begin] () : totSession cpu/real = 0:07:43.0/0:15:14.0 (0.5), mem = 6060.8M
[06/02 22:09:22    462s] No user sequential activity specified, applying default sequential activity of "0.2" for Dynamic Power reporting.
[06/02 22:09:22    462s] *** Starting GigaPlace ***
[06/02 22:09:22    462s] Starting place_opt_design V2 flow
[06/02 22:09:22    462s] #optDebug: fT-E <X 2 3 1 0>
[06/02 22:09:22    462s] OPERPROF: Starting DPlace-Init at level 1, MEM:6060.8M, EPOCH TIME: 1748916562.988061
[06/02 22:09:22    462s] Processing tracks to init pin-track alignment.
[06/02 22:09:22    462s] z: 1, totalTracks: 1
[06/02 22:09:22    462s] z: 3, totalTracks: 1
[06/02 22:09:22    462s] z: 5, totalTracks: 1
[06/02 22:09:22    462s] z: 7, totalTracks: 1
[06/02 22:09:22    462s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/02 22:09:22    462s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:09:22    462s] Initializing Route Infrastructure for color support ...
[06/02 22:09:22    462s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:6060.8M, EPOCH TIME: 1748916562.988597
[06/02 22:09:22    462s] ### Add 31 auto generated vias to default rule
[06/02 22:09:23    462s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.013, MEM:6060.8M, EPOCH TIME: 1748916563.001405
[06/02 22:09:23    462s] Route Infrastructure Initialized for color support successfully.
[06/02 22:09:23    462s] Cell adder LLGs are deleted
[06/02 22:09:23    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:23    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:23    462s] # Building adder llgBox search-tree.
[06/02 22:09:23    462s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:09:23    462s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:6060.8M, EPOCH TIME: 1748916563.024413
[06/02 22:09:23    462s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:23    462s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:23    462s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:6060.8M, EPOCH TIME: 1748916563.025221
[06/02 22:09:23    462s] Max number of tech site patterns supported in site array is 256.
[06/02 22:09:23    462s] Core basic site is GF22_DST
[06/02 22:09:23    465s] After signature check, allow fast init is false, keep pre-filter is true.
[06/02 22:09:23    465s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/02 22:09:23    465s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:09:23    465s] SiteArray: use 20,480 bytes
[06/02 22:09:23    465s] SiteArray: current memory after site array memory allocation 6060.8M
[06/02 22:09:23    465s] SiteArray: FP blocked sites are writable
[06/02 22:09:23    465s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/02 22:09:23    465s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:6060.8M, EPOCH TIME: 1748916563.578301
[06/02 22:09:23    467s] Process 45 wires and vias for routing blockage analysis
[06/02 22:09:23    467s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:2.170, REAL:0.310, MEM:6060.8M, EPOCH TIME: 1748916563.888172
[06/02 22:09:23    467s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:09:23    467s] Atter site array init, number of instance map data is 0.
[06/02 22:09:23    467s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:5.370, REAL:0.949, MEM:6060.8M, EPOCH TIME: 1748916563.974453
[06/02 22:09:23    467s] 
[06/02 22:09:23    467s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:09:23    467s] 
[06/02 22:09:23    467s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:09:23    467s] OPERPROF:     Starting CMU at level 3, MEM:6060.8M, EPOCH TIME: 1748916563.977845
[06/02 22:09:23    467s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:6060.8M, EPOCH TIME: 1748916563.978267
[06/02 22:09:23    467s] 
[06/02 22:09:23    467s] Bad Lib Cell Checking (CMU) is done! (0)
[06/02 22:09:23    467s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:5.390, REAL:0.954, MEM:6060.8M, EPOCH TIME: 1748916563.978431
[06/02 22:09:23    467s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:6060.8M, EPOCH TIME: 1748916563.978512
[06/02 22:09:23    467s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.020, REAL:0.001, MEM:6060.8M, EPOCH TIME: 1748916563.979959
[06/02 22:09:23    467s] [CPU] DPlace-Init (cpu=0:00:05.4, real=0:00:01.0, mem=6060.8MB).
[06/02 22:09:23    467s] OPERPROF: Finished DPlace-Init at level 1, CPU:5.450, REAL:0.993, MEM:6060.8M, EPOCH TIME: 1748916563.980573
[06/02 22:09:23    467s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:6060.8M, EPOCH TIME: 1748916563.980671
[06/02 22:09:23    467s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:09:23    467s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:23    467s] Cell adder LLGs are deleted
[06/02 22:09:23    467s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:23    467s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:23    467s] # Resetting pin-track-align track data.
[06/02 22:09:24    467s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.020, REAL:0.023, MEM:6060.8M, EPOCH TIME: 1748916564.003392
[06/02 22:09:24    467s] *** GlobalPlace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:07:48.5/0:15:15.1 (0.5), mem = 6060.8M
[06/02 22:09:24    467s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/02 22:09:24    467s] no activity file in design. spp won't run.
[06/02 22:09:24    467s] {MMLU 0 0 36}
[06/02 22:09:24    467s] [oiLAM] Zs 11, 12
[06/02 22:09:24    467s] ### Creating LA Mngr. totSessionCpu=0:07:49 mem=6060.8M
[06/02 22:09:24    467s] ### Creating LA Mngr, finished. totSessionCpu=0:07:49 mem=6060.8M
[06/02 22:09:24    467s] *** Start deleteBufferTree ***
[06/02 22:09:24    468s] Info: Detect buffers to remove automatically.
[06/02 22:09:24    468s] Analyzing netlist ...
[06/02 22:09:24    468s] Updating netlist
[06/02 22:09:24    468s] 
[06/02 22:09:24    468s] *summary: 0 instances (buffers/inverters) removed
[06/02 22:09:24    468s] *** Finish deleteBufferTree (0:00:00.3) ***
[06/02 22:09:24    468s] Info: 96 threads available for lower-level modules during optimization.
[06/02 22:09:24    468s] OPERPROF: Starting Placement-Del-Filler at level 1, MEM:6067.8M, EPOCH TIME: 1748916564.714154
[06/02 22:09:24    468s] Deleted 0 physical inst  (cell - / prefix -).
[06/02 22:09:24    468s] Did not delete 142 physical insts as they were marked preplaced.
[06/02 22:09:24    468s] OPERPROF: Finished Placement-Del-Filler at level 1, CPU:0.000, REAL:0.000, MEM:6067.8M, EPOCH TIME: 1748916564.714415
[06/02 22:09:24    468s] INFO: #ExclusiveGroups=0
[06/02 22:09:24    468s] INFO: There are no Exclusive Groups.
[06/02 22:09:24    468s] No user-set net weight.
[06/02 22:09:24    468s] Net fanout histogram:
[06/02 22:09:24    468s] 2		: 33 (91.7%) nets
[06/02 22:09:24    468s] 3		: 3 (8.3%) nets
[06/02 22:09:24    468s] 4     -	14	: 0 (0.0%) nets
[06/02 22:09:24    468s] 15    -	39	: 0 (0.0%) nets
[06/02 22:09:24    468s] 40    -	79	: 0 (0.0%) nets
[06/02 22:09:24    468s] 80    -	159	: 0 (0.0%) nets
[06/02 22:09:24    468s] 160   -	319	: 0 (0.0%) nets
[06/02 22:09:24    468s] 320   -	639	: 0 (0.0%) nets
[06/02 22:09:24    468s] 640   -	1279	: 0 (0.0%) nets
[06/02 22:09:24    468s] 1280  -	2559	: 0 (0.0%) nets
[06/02 22:09:24    468s] 2560  -	5119	: 0 (0.0%) nets
[06/02 22:09:24    468s] 5120+		: 0 (0.0%) nets
[06/02 22:09:24    468s] no activity file in design. spp won't run.
[06/02 22:09:24    468s] Options: timingDriven clkGateAware ignoreScan pinGuide congEffort=high gpEffort=medium 
[06/02 22:09:24    468s] Scan chains were not defined.
[06/02 22:09:24    468s] Processing tracks to init pin-track alignment.
[06/02 22:09:24    468s] z: 1, totalTracks: 1
[06/02 22:09:24    468s] z: 3, totalTracks: 1
[06/02 22:09:24    468s] z: 5, totalTracks: 1
[06/02 22:09:24    468s] z: 7, totalTracks: 1
[06/02 22:09:24    468s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[06/02 22:09:24    468s] #spOpts: rpCkHalo=4 
[06/02 22:09:24    468s] Initializing Route Infrastructure for color support ...
[06/02 22:09:24    468s] OPERPROF: Starting Route-Infrastructure-Color-Support-Init at level 1, MEM:6067.8M, EPOCH TIME: 1748916564.718453
[06/02 22:09:24    468s] ### Add 31 auto generated vias to default rule
[06/02 22:09:24    468s] OPERPROF: Finished Route-Infrastructure-Color-Support-Init at level 1, CPU:0.020, REAL:0.011, MEM:6067.8M, EPOCH TIME: 1748916564.729142
[06/02 22:09:24    468s] Route Infrastructure Initialized for color support successfully.
[06/02 22:09:24    468s] Cell adder LLGs are deleted
[06/02 22:09:24    468s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:24    468s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:24    468s] # Building adder llgBox search-tree.
[06/02 22:09:24    468s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:09:24    468s] #std cell=152 (142 fixed + 10 movable) #buf cell=0 #inv cell=0 #block=0 (0 floating + 0 preplaced)
[06/02 22:09:24    468s] #ioInst=0 #net=36 #term=75 #term/net=2.08, #fixedIo=0, #floatIo=0, #fixedPin=0, #floatPin=28
[06/02 22:09:24    468s] stdCell: 152 single + 0 double + 0 multi
[06/02 22:09:24    468s] Total standard cell length = 0.0716 (mm), area = 0.0000 (mm^2)
[06/02 22:09:24    468s] OPERPROF: Starting SiteArray-Init at level 1, MEM:6067.8M, EPOCH TIME: 1748916564.744143
[06/02 22:09:24    468s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:24    468s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:24    468s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:6067.8M, EPOCH TIME: 1748916564.744664
[06/02 22:09:24    468s] Max number of tech site patterns supported in site array is 256.
[06/02 22:09:24    468s] Core basic site is GF22_DST
[06/02 22:09:24    468s] Processing tracks to init pin-track alignment.
[06/02 22:09:24    468s] z: 1, totalTracks: 1
[06/02 22:09:24    468s] z: 3, totalTracks: 1
[06/02 22:09:24    468s] z: 5, totalTracks: 1
[06/02 22:09:24    468s] z: 7, totalTracks: 1
[06/02 22:09:25    472s] After signature check, allow fast init is true, keep pre-filter is true.
[06/02 22:09:25    472s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/02 22:09:25    472s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:09:25    472s] SiteArray: use 20,480 bytes
[06/02 22:09:25    472s] SiteArray: current memory after site array memory allocation 6067.8M
[06/02 22:09:25    472s] SiteArray: FP blocked sites are writable
[06/02 22:09:25    472s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/02 22:09:25    472s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:6067.8M, EPOCH TIME: 1748916565.467163
[06/02 22:09:25    474s] Process 45 wires and vias for routing blockage analysis
[06/02 22:09:25    474s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:1.890, REAL:0.270, MEM:6067.8M, EPOCH TIME: 1748916565.736690
[06/02 22:09:25    474s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:09:25    474s] Atter site array init, number of instance map data is 0.
[06/02 22:09:25    474s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:6.470, REAL:0.995, MEM:6067.8M, EPOCH TIME: 1748916565.739358
[06/02 22:09:25    474s] 
[06/02 22:09:25    474s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:09:25    474s] 
[06/02 22:09:25    474s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:09:25    474s] OPERPROF: Finished SiteArray-Init at level 1, CPU:6.480, REAL:0.999, MEM:6067.8M, EPOCH TIME: 1748916565.742760
[06/02 22:09:25    474s] 
[06/02 22:09:25    474s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:09:25    474s] 
[06/02 22:09:25    474s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:09:25    474s] Average module density = 0.308.
[06/02 22:09:25    474s] Density for the design = 0.308.
[06/02 22:09:25    474s]        = stdcell_area 155 sites (10 um^2) / alloc_area 504 sites (32 um^2).
[06/02 22:09:25    474s] Pin Density = 0.07764.
[06/02 22:09:25    474s]             = total # of pins 75 / total area 966.
[06/02 22:09:25    474s] OPERPROF: Starting Setup-Regin-Box-For-Spare-Inst-Group at level 1, MEM:6067.8M, EPOCH TIME: 1748916565.743483
[06/02 22:09:25    474s] OPERPROF: Finished Setup-Regin-Box-For-Spare-Inst-Group at level 1, CPU:0.000, REAL:0.000, MEM:6067.8M, EPOCH TIME: 1748916565.743694
[06/02 22:09:25    474s] OPERPROF: Starting pre-place ADS at level 1, MEM:6067.8M, EPOCH TIME: 1748916565.743830
[06/02 22:09:25    474s] OPERPROF:   Starting pre-place ADS Build Supply Map at level 2, MEM:6067.8M, EPOCH TIME: 1748916565.744052
[06/02 22:09:25    474s] OPERPROF:     Starting ADS RRMInitG at level 3, MEM:6067.8M, EPOCH TIME: 1748916565.744138
[06/02 22:09:25    474s] OPERPROF:     Finished ADS RRMInitG at level 3, CPU:0.000, REAL:0.000, MEM:6067.8M, EPOCH TIME: 1748916565.744235
[06/02 22:09:25    474s] OPERPROF:     Starting ADS RRMCPTSL at level 3, MEM:6067.8M, EPOCH TIME: 1748916565.744324
[06/02 22:09:25    474s] OPERPROF:       Starting ADS RRMBLKB at level 4, MEM:6067.8M, EPOCH TIME: 1748916565.744403
[06/02 22:09:25    474s] OPERPROF:       Finished ADS RRMBLKB at level 4, CPU:0.000, REAL:0.000, MEM:6067.8M, EPOCH TIME: 1748916565.744560
[06/02 22:09:25    474s] OPERPROF:       Starting ADS RRMCPTTR at level 4, MEM:6067.8M, EPOCH TIME: 1748916565.744642
[06/02 22:09:25    474s] OPERPROF:       Finished ADS RRMCPTTR at level 4, CPU:0.000, REAL:0.000, MEM:6067.8M, EPOCH TIME: 1748916565.744720
[06/02 22:09:25    474s] OPERPROF:     Finished ADS RRMCPTSL at level 3, CPU:0.000, REAL:0.000, MEM:6067.8M, EPOCH TIME: 1748916565.744806
[06/02 22:09:25    474s] OPERPROF:   Finished pre-place ADS Build Supply Map at level 2, CPU:0.000, REAL:0.001, MEM:6067.8M, EPOCH TIME: 1748916565.744897
[06/02 22:09:25    474s] ADSU 0.308 -> 0.329. site 504.000 -> 471.800. GS 4.320
[06/02 22:09:25    474s] OPERPROF: Finished pre-place ADS at level 1, CPU:0.000, REAL:0.001, MEM:6067.8M, EPOCH TIME: 1748916565.745154
[06/02 22:09:25    474s] OPERPROF: Starting Compute-Min-Padding at level 1, MEM:6062.8M, EPOCH TIME: 1748916565.747591
[06/02 22:09:25    474s] OPERPROF:   Starting Get-Context-Min-Padding at level 2, MEM:6062.8M, EPOCH TIME: 1748916565.747738
[06/02 22:09:25    474s] spContextMPad 3 3.
[06/02 22:09:25    474s] OPERPROF:   Finished Get-Context-Min-Padding at level 2, CPU:0.000, REAL:0.000, MEM:6062.8M, EPOCH TIME: 1748916565.748153
[06/02 22:09:25    474s] OPERPROF: Finished Compute-Min-Padding at level 1, CPU:0.000, REAL:0.001, MEM:6062.8M, EPOCH TIME: 1748916565.748247
[06/02 22:09:25    474s] Initial padding reaches pin density 0.336 for top
[06/02 22:09:25    474s] InitPadU 0.329 -> 0.373 for top
[06/02 22:09:25    474s] Enabling multi-CPU acceleration with 96 CPU(s) for placement
[06/02 22:09:25    474s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:6062.8M, EPOCH TIME: 1748916565.749041
[06/02 22:09:25    474s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:6062.8M, EPOCH TIME: 1748916565.749154
[06/02 22:09:25    474s] OPERPROF: Starting Section-Head-Init at level 1, MEM:6062.8M, EPOCH TIME: 1748916565.749317
[06/02 22:09:25    474s] OPERPROF: Finished Section-Head-Init at level 1, CPU:0.000, REAL:0.000, MEM:6062.8M, EPOCH TIME: 1748916565.749437
[06/02 22:09:25    474s] === lastAutoLevel = 5 
[06/02 22:09:25    474s] OPERPROF: Starting Placement-Init-Net-Weight at level 1, MEM:6062.8M, EPOCH TIME: 1748916565.749788
[06/02 22:09:25    474s] no activity file in design. spp won't run.
[06/02 22:09:25    474s] [spp] 0
[06/02 22:09:25    474s] [adp] 0:1:1:2
[06/02 22:09:25    474s] OPERPROF: Finished Placement-Init-Net-Weight at level 1, CPU:0.000, REAL:0.000, MEM:6062.8M, EPOCH TIME: 1748916565.749974
[06/02 22:09:25    474s] Clock gating cells determined by native netlist tracing.
[06/02 22:09:25    474s] no activity file in design. spp won't run.
[06/02 22:09:25    474s] no activity file in design. spp won't run.
[06/02 22:09:25    474s] OPERPROF: Starting NP-MAIN at level 1, MEM:6062.8M, EPOCH TIME: 1748916565.750382
[06/02 22:09:26    474s] OPERPROF:   Starting NP-Place at level 2, MEM:6799.0M, EPOCH TIME: 1748916566.801948
[06/02 22:09:26    475s] Iteration  1: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[06/02 22:09:26    475s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[06/02 22:09:26    475s]               cpu = 0:00:01.0 real = 0:00:00.0 mem = 6318.9M
[06/02 22:09:26    475s] Iteration  2: Total net bbox = 0.000e+00 (0.00e+00 0.00e+00)
[06/02 22:09:26    475s]               Est.  stn bbox = 0.000e+00 (0.00e+00 0.00e+00)
[06/02 22:09:26    475s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 6318.9M
[06/02 22:09:26    475s] OPERPROF:     Starting InitSKP at level 3, MEM:6318.9M, EPOCH TIME: 1748916566.986230
[06/02 22:09:27    475s] 
[06/02 22:09:27    475s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:09:27    476s] TLC MultiMap info (StdDelay):
[06/02 22:09:27    476s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/02 22:09:27    476s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/02 22:09:27    476s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/02 22:09:27    476s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/02 22:09:27    476s]  Setting StdDelay to: 6.1ps
[06/02 22:09:27    476s] 
[06/02 22:09:27    476s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:09:27    476s] 
[06/02 22:09:27    476s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:09:27    476s] 
[06/02 22:09:27    476s] TimeStamp Deleting Cell Server End ...
[06/02 22:09:27    476s] 
[06/02 22:09:27    476s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:09:27    476s] TLC MultiMap info (StdDelay):
[06/02 22:09:27    476s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/02 22:09:27    476s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/02 22:09:27    476s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/02 22:09:27    476s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/02 22:09:27    476s]  Setting StdDelay to: 6.1ps
[06/02 22:09:27    476s] 
[06/02 22:09:27    476s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:09:29    480s] 
[06/02 22:09:29    480s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:09:29    480s] 
[06/02 22:09:29    480s] TimeStamp Deleting Cell Server End ...
[06/02 22:09:30    480s] 
[06/02 22:09:30    480s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:09:30    480s] TLC MultiMap info (StdDelay):
[06/02 22:09:30    480s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/02 22:09:30    480s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/02 22:09:30    480s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/02 22:09:30    480s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/02 22:09:30    480s]  Setting StdDelay to: 6.1ps
[06/02 22:09:30    480s] 
[06/02 22:09:30    480s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:09:38    504s] *** Distribution of endpoint levels
[06/02 22:09:38    504s]   [0-9]: 4 / 10 = 40.00%
[06/02 22:09:38    504s]   [10-19]: 6 / 10 = 60.00%
[06/02 22:09:38    504s]   [20-29]: 0 / 10 = 0.00%
[06/02 22:09:38    504s]   [30-39]: 0 / 10 = 0.00%
[06/02 22:09:38    504s]   [40-49]: 0 / 10 = 0.00%
[06/02 22:09:38    504s]   [50-59]: 0 / 10 = 0.00%
[06/02 22:09:38    504s]   [60-69]: 0 / 10 = 0.00%
[06/02 22:09:38    504s]   [70-79]: 0 / 10 = 0.00%
[06/02 22:09:38    504s]   [80-89]: 0 / 10 = 0.00%
[06/02 22:09:38    504s]   [90+]: 0 / 10 = 0.00%
[06/02 22:09:38    504s] Max Level = 19, on carry
[06/02 22:09:39    508s] *** Finished SKP initialization (cpu=0:00:32.2, real=0:00:13.0)***
[06/02 22:09:39    508s] OPERPROF:     Finished InitSKP at level 3, CPU:32.230, REAL:12.236, MEM:9073.3M, EPOCH TIME: 1748916579.222053
[06/02 22:09:39    511s] SKP will use view:
[06/02 22:09:39    511s]   view_slow_mission
[06/02 22:09:39    511s] exp_mt_sequential is set from setPlaceMode option to 1
[06/02 22:09:39    511s] Setting dotProdMode from setPlaceMode option to Multi-thread sequential mode (nrThread=32)
[06/02 22:09:39    511s] place_exp_mt_interval set to default 32
[06/02 22:09:39    511s] place_exp_mt_interval_bias (first half) set to default 0.750000
[06/02 22:09:39    512s] Iteration  3: Total net bbox = 5.202e-02 (2.73e-02 2.47e-02)
[06/02 22:09:39    512s]               Est.  stn bbox = 5.202e-02 (2.73e-02 2.47e-02)
[06/02 22:09:39    512s]               cpu = 0:00:36.4 real = 0:00:13.0 mem = 11522.4M
[06/02 22:09:40    514s] Iteration  4: Total net bbox = 3.681e+00 (1.09e-01 3.57e+00)
[06/02 22:09:40    514s]               Est.  stn bbox = 3.681e+00 (1.09e-01 3.57e+00)
[06/02 22:09:40    514s]               cpu = 0:00:02.8 real = 0:00:01.0 mem = 11554.4M
[06/02 22:09:40    514s] Iteration  5: Total net bbox = 3.681e+00 (1.09e-01 3.57e+00)
[06/02 22:09:40    514s]               Est.  stn bbox = 3.681e+00 (1.09e-01 3.57e+00)
[06/02 22:09:40    514s]               cpu = 0:00:00.0 real = 0:00:00.0 mem = 11554.4M
[06/02 22:09:40    514s] OPERPROF:   Finished NP-Place at level 2, CPU:40.230, REAL:13.724, MEM:11042.2M, EPOCH TIME: 1748916580.525967
[06/02 22:09:40    514s] OPERPROF: Finished NP-MAIN at level 1, CPU:40.320, REAL:14.777, MEM:11042.2M, EPOCH TIME: 1748916580.527453
[06/02 22:09:40    514s] [adp] clock
[06/02 22:09:40    514s] [adp] weight, nr nets, wire length
[06/02 22:09:40    514s] [adp]      0        0  0.000000
[06/02 22:09:40    514s] [adp] data
[06/02 22:09:40    514s] [adp] weight, nr nets, wire length
[06/02 22:09:40    514s] [adp]      0       36  329.655000
[06/02 22:09:40    514s] [adp] 0.000000|0.000000|0.000000
[06/02 22:09:40    514s] Iteration  6: Total net bbox = 1.069e+02 (2.65e+01 8.04e+01)
[06/02 22:09:40    514s]               Est.  stn bbox = 1.069e+02 (2.65e+01 8.04e+01)
[06/02 22:09:40    514s]               cpu = 0:00:40.3 real = 0:00:15.0 mem = 11042.2M
[06/02 22:09:40    514s] Clear WL Bound Manager after Global Placement... 
[06/02 22:09:40    514s] Finished Global Placement (cpu=0:00:40.3, real=0:00:15.0, mem=11042.2M)
[06/02 22:09:40    514s] Placement multithread real runtime: 0:00:15.0 with 96 threads.
[06/02 22:09:40    514s] Keep Tdgp Graph and DB for later use
[06/02 22:09:40    514s] Info: 0 clock gating cells identified, 0 (on average) moved 0/1
[06/02 22:09:40    514s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:11042.2M, EPOCH TIME: 1748916580.528972
[06/02 22:09:40    514s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:11042.2M, EPOCH TIME: 1748916580.529119
[06/02 22:09:40    514s] Saved padding area to DB
[06/02 22:09:40    514s] Cell adder LLGs are deleted
[06/02 22:09:40    514s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:09:40    514s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:40    514s] # Resetting pin-track-align track data.
[06/02 22:09:40    515s] Solver runtime cpu: 0:00:02.3 real: 0:00:00.5
[06/02 22:09:40    515s] Core Placement runtime cpu: 0:00:40.3 real: 0:00:15.0
[06/02 22:09:40    515s] Begin: Reorder Scan Chains
[06/02 22:09:40    515s] End: Reorder Scan Chains
[06/02 22:09:40    515s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:11042.2M, EPOCH TIME: 1748916580.543041
[06/02 22:09:40    515s] OPERPROF:   Starting DPlace-Init at level 2, MEM:11042.2M, EPOCH TIME: 1748916580.543251
[06/02 22:09:40    515s] Processing tracks to init pin-track alignment.
[06/02 22:09:40    515s] z: 1, totalTracks: 1
[06/02 22:09:40    515s] z: 3, totalTracks: 1
[06/02 22:09:40    515s] z: 5, totalTracks: 1
[06/02 22:09:40    515s] z: 7, totalTracks: 1
[06/02 22:09:40    515s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[06/02 22:09:40    515s] #spOpts: rpCkHalo=4 
[06/02 22:09:40    515s] Initializing Route Infrastructure for color support ...
[06/02 22:09:40    515s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:11042.2M, EPOCH TIME: 1748916580.544139
[06/02 22:09:40    515s] ### Add 31 auto generated vias to default rule
[06/02 22:09:40    515s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.000, REAL:0.004, MEM:11042.2M, EPOCH TIME: 1748916580.548202
[06/02 22:09:40    515s] Route Infrastructure Initialized for color support successfully.
[06/02 22:09:40    515s] Cell adder LLGs are deleted
[06/02 22:09:40    515s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:40    515s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:40    515s] # Building adder llgBox search-tree.
[06/02 22:09:40    515s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:09:40    515s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:11042.2M, EPOCH TIME: 1748916580.560637
[06/02 22:09:40    515s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:40    515s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:40    515s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:11042.2M, EPOCH TIME: 1748916580.561276
[06/02 22:09:40    515s] Max number of tech site patterns supported in site array is 256.
[06/02 22:09:40    515s] Core basic site is GF22_DST
[06/02 22:09:41    517s] After signature check, allow fast init is true, keep pre-filter is true.
[06/02 22:09:41    517s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/02 22:09:41    517s] Fast DP-INIT is on for default
[06/02 22:09:41    517s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): Create thread pool 0x7f50f5ec1b80.
[06/02 22:09:41    517s] SY_THREAD_POOL_QUEUE SY-GLB-THREAD-POOL (0x4717e3e0): 0 out of 2 thread pools are available.
[06/02 22:09:41    517s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/02 22:09:41    517s] Atter site array init, number of instance map data is 0.
[06/02 22:09:41    517s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:2.170, REAL:0.500, MEM:12578.6M, EPOCH TIME: 1748916581.061456
[06/02 22:09:41    517s] 
[06/02 22:09:41    517s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:09:41    517s] 
[06/02 22:09:41    517s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:09:41    517s] OPERPROF:       Starting CMU at level 4, MEM:12578.6M, EPOCH TIME: 1748916581.064175
[06/02 22:09:41    517s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.003, MEM:12578.6M, EPOCH TIME: 1748916581.067558
[06/02 22:09:41    517s] 
[06/02 22:09:41    517s] Bad Lib Cell Checking (CMU) is done! (0)
[06/02 22:09:41    517s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:2.190, REAL:0.507, MEM:12578.6M, EPOCH TIME: 1748916581.067863
[06/02 22:09:41    517s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:12578.6M, EPOCH TIME: 1748916581.068003
[06/02 22:09:41    517s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.001, MEM:12578.6M, EPOCH TIME: 1748916581.069371
[06/02 22:09:41    517s] [CPU] DPlace-Init (cpu=0:00:02.2, real=0:00:01.0, mem=12578.6MB).
[06/02 22:09:41    517s] OPERPROF:   Finished DPlace-Init at level 2, CPU:2.200, REAL:0.527, MEM:12578.6M, EPOCH TIME: 1748916581.069930
[06/02 22:09:41    517s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:2.200, REAL:0.527, MEM:12578.6M, EPOCH TIME: 1748916581.070086
[06/02 22:09:41    517s] TDRefine: refinePlace mode is spiral
[06/02 22:09:41    517s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2876.1
[06/02 22:09:41    517s] OPERPROF: Starting Refine-Place at level 1, MEM:12578.6M, EPOCH TIME: 1748916581.070520
[06/02 22:09:41    517s] *** Starting refinePlace (0:08:38 mem=12578.6M) ***
[06/02 22:09:41    517s] Total net bbox length = 1.370e+02 (4.438e+01 9.267e+01) (ext = 1.280e+02)
[06/02 22:09:41    517s] 
[06/02 22:09:41    517s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:09:41    517s] 
[06/02 22:09:41    517s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:09:41    517s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:12578.6M, EPOCH TIME: 1748916581.071274
[06/02 22:09:41    517s] # Found 0 legal fixed insts to color.
[06/02 22:09:41    517s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.000, REAL:0.000, MEM:12578.6M, EPOCH TIME: 1748916581.071479
[06/02 22:09:41    517s] **WARN: (IMPSP-2041):	Found 284 fixed insts that could not be colored.
[06/02 22:09:41    517s] Type 'man IMPSP-2041' for more detail.
[06/02 22:09:41    517s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:12578.6M, EPOCH TIME: 1748916581.071854
[06/02 22:09:41    517s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/02 22:09:41    517s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:12578.6M, EPOCH TIME: 1748916581.072212
[06/02 22:09:41    517s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/02 22:09:41    517s] Set min layer with design mode ( 3 )
[06/02 22:09:41    517s] Set max layer with default ( 127 )
[06/02 22:09:41    517s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:09:41    517s] Min route layer (adjusted) = 3
[06/02 22:09:41    517s] Max route layer (adjusted) = 11
[06/02 22:09:41    517s] Set min layer with design mode ( 3 )
[06/02 22:09:41    517s] Set max layer with default ( 127 )
[06/02 22:09:41    517s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:09:41    517s] Min route layer (adjusted) = 3
[06/02 22:09:41    517s] Max route layer (adjusted) = 11
[06/02 22:09:41    517s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:12578.6M, EPOCH TIME: 1748916581.081238
[06/02 22:09:41    517s] Starting refinePlace ...
[06/02 22:09:41    517s] Set min layer with design mode ( 3 )
[06/02 22:09:41    517s] Set max layer with default ( 127 )
[06/02 22:09:41    517s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:09:41    517s] Min route layer (adjusted) = 3
[06/02 22:09:41    517s] Max route layer (adjusted) = 11
[06/02 22:09:41    517s] Set min layer with design mode ( 3 )
[06/02 22:09:41    517s] Set max layer with default ( 127 )
[06/02 22:09:41    517s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:09:41    517s] Min route layer (adjusted) = 3
[06/02 22:09:41    517s] Max route layer (adjusted) = 11
[06/02 22:09:41    517s] DDP initSite1 nrRow 14 nrJob 14
[06/02 22:09:41    517s] DDP markSite nrRow 14 nrJob 14
[06/02 22:09:41    517s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[06/02 22:09:41    517s] ** Cut row section cpu time 0:00:00.0.
[06/02 22:09:41    517s]  ** Cut row section real time 0:00:00.0.
[06/02 22:09:41    517s]    Spread Effort: high, standalone mode, useDDP on.
[06/02 22:09:41    519s] [CPU] RefinePlace/preRPlace (cpu=0:00:02.2, real=0:00:00.0, mem=12546.6MB) @(0:08:38 - 0:08:40).
[06/02 22:09:41    519s] Move report: preRPlace moves 10 insts, mean move: 0.39 um, max move: 0.85 um 
[06/02 22:09:41    519s] 	Max move on inst (intadd_0/U4): (4.82, 6.61) --> (4.87, 5.82)
[06/02 22:09:41    519s] 	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
[06/02 22:09:41    519s] OPERPROF:     Starting spsTweakCongEngine::run at level 3, MEM:12546.6M, EPOCH TIME: 1748916581.396381
[06/02 22:09:41    519s] Tweakage: fix icg 0, fix clk 0.
[06/02 22:09:41    519s] Tweakage: density cost 0, scale 0.4.
[06/02 22:09:41    519s] Tweakage: activity cost 0, scale 1.0.
[06/02 22:09:41    519s] OPERPROF:       Starting Tweak-Cong-Engine/Core-Operation at level 4, MEM:14083.0M, EPOCH TIME: 1748916581.441845
[06/02 22:09:41    519s] OPERPROF:         Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, MEM:14083.0M, EPOCH TIME: 1748916581.451402
[06/02 22:09:41    519s] Tweakage swap 0 pairs.
[06/02 22:09:41    519s] Tweakage perm 0 insts, flip 0 insts.
[06/02 22:09:41    519s] Tweakage perm 0 insts, flip 0 insts.
[06/02 22:09:41    519s] Tweakage swap 0 pairs.
[06/02 22:09:41    519s] Tweakage swap 1 pairs.
[06/02 22:09:41    519s] Tweakage perm 0 insts, flip 0 insts.
[06/02 22:09:41    519s] Tweakage perm 0 insts, flip 0 insts.
[06/02 22:09:41    519s] OPERPROF:         Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 5, CPU:0.050, REAL:0.009, MEM:14083.0M, EPOCH TIME: 1748916581.460659
[06/02 22:09:41    519s] OPERPROF:       Finished Tweak-Cong-Engine/Core-Operation at level 4, CPU:0.060, REAL:0.019, MEM:14083.0M, EPOCH TIME: 1748916581.461281
[06/02 22:09:41    520s] OPERPROF:     Finished spsTweakCongEngine::run at level 3, CPU:0.850, REAL:0.081, MEM:12578.6M, EPOCH TIME: 1748916581.477840
[06/02 22:09:41    520s] Move report: Congestion aware Tweak moves 2 insts, mean move: 0.66 um, max move: 0.66 um 
[06/02 22:09:41    520s] 	Max move on inst (intadd_0/U5): (4.76, 6.36) --> (4.87, 5.82)
[06/02 22:09:41    520s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.8, real=0:00:00.0, mem=12578.6mb) @(0:08:40 - 0:08:41).
[06/02 22:09:41    520s] 
[06/02 22:09:41    520s]  === Spiral for Logical I: (movable: 10) ===
[06/02 22:09:41    520s] 
[06/02 22:09:41    520s] Running Spiral MT with 96 threads  fetchWidth=8 
[06/02 22:09:41    521s] 
[06/02 22:09:41    521s]  Info: 0 filler has been deleted!
[06/02 22:09:41    521s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/02 22:09:41    521s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[06/02 22:09:41    521s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/02 22:09:41    521s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:00.0, mem=12546.6MB) @(0:08:41 - 0:08:42).
[06/02 22:09:41    521s] Move report: Detail placement moves 10 insts, mean move: 0.35 um, max move: 0.79 um 
[06/02 22:09:41    521s] 	Max move on inst (U2): (5.48, 3.54) --> (5.10, 3.12)
[06/02 22:09:41    521s] 	Runtime: CPU: 0:00:03.9 REAL: 0:00:00.0 MEM: 12546.6MB
[06/02 22:09:41    521s] Statistics of distance of Instance movement in refine placement:
[06/02 22:09:41    521s]   maximum (X+Y) =         0.79 um
[06/02 22:09:41    521s]   inst (U2) with max move: (5.476, 3.541) -> (5.104, 3.12)
[06/02 22:09:41    521s]   mean    (X+Y) =         0.35 um
[06/02 22:09:41    521s] Summary Report:
[06/02 22:09:41    521s] Instances move: 10 (out of 10 movable)
[06/02 22:09:41    521s] Instances flipped: 0
[06/02 22:09:41    521s] Mean displacement: 0.35 um
[06/02 22:09:41    521s] Max displacement: 0.79 um (Instance: U2) (5.476, 3.541) -> (5.104, 3.12)
[06/02 22:09:41    521s] 	Length: 5 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_AN2_1
[06/02 22:09:41    521s] 	Violation at original loc: Overlapping with other instance
[06/02 22:09:41    521s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/02 22:09:41    521s] Total instances moved : 10
[06/02 22:09:41    521s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:3.870, REAL:0.552, MEM:12546.6M, EPOCH TIME: 1748916581.633644
[06/02 22:09:41    521s] Total net bbox length = 1.370e+02 (4.559e+01 9.144e+01) (ext = 1.265e+02)
[06/02 22:09:41    521s] Runtime: CPU: 0:00:03.9 REAL: 0:00:00.0 MEM: 12546.6MB
[06/02 22:09:41    521s] [CPU] RefinePlace/total (cpu=0:00:03.9, real=0:00:00.0, mem=12546.6MB) @(0:08:38 - 0:08:42).
[06/02 22:09:41    521s] *** Finished refinePlace (0:08:42 mem=12546.6M) ***
[06/02 22:09:41    521s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2876.1
[06/02 22:09:41    521s] OPERPROF: Finished Refine-Place at level 1, CPU:3.890, REAL:0.564, MEM:12546.6M, EPOCH TIME: 1748916581.634870
[06/02 22:09:41    521s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:12546.6M, EPOCH TIME: 1748916581.635285
[06/02 22:09:41    521s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/02 22:09:41    521s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:41    521s] Cell adder LLGs are deleted
[06/02 22:09:41    521s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:41    521s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:41    521s] # Resetting pin-track-align track data.
[06/02 22:09:41    521s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.010, REAL:0.009, MEM:12546.6M, EPOCH TIME: 1748916581.644203
[06/02 22:09:41    521s] *** Finished Initial Placement (cpu=0:00:53.0, real=0:00:17.0, mem=12546.6M) ***
[06/02 22:09:41    521s] Processing tracks to init pin-track alignment.
[06/02 22:09:41    521s] z: 1, totalTracks: 1
[06/02 22:09:41    521s] z: 3, totalTracks: 1
[06/02 22:09:41    521s] z: 5, totalTracks: 1
[06/02 22:09:41    521s] z: 7, totalTracks: 1
[06/02 22:09:41    521s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[06/02 22:09:41    521s] #spOpts: rpCkHalo=4 
[06/02 22:09:41    521s] Cell adder LLGs are deleted
[06/02 22:09:41    521s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:41    521s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:41    521s] # Building adder llgBox search-tree.
[06/02 22:09:41    521s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:09:41    521s] OPERPROF: Starting SiteArray-Init at level 1, MEM:12546.6M, EPOCH TIME: 1748916581.652690
[06/02 22:09:41    521s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:41    521s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:41    521s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:12546.6M, EPOCH TIME: 1748916581.653359
[06/02 22:09:41    521s] Max number of tech site patterns supported in site array is 256.
[06/02 22:09:41    521s] Core basic site is GF22_DST
[06/02 22:09:41    522s] After signature check, allow fast init is false, keep pre-filter is true.
[06/02 22:09:41    522s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/02 22:09:41    522s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:09:41    522s] SiteArray: use 20,480 bytes
[06/02 22:09:41    522s] SiteArray: current memory after site array memory allocation 12578.6M
[06/02 22:09:41    522s] SiteArray: FP blocked sites are writable
[06/02 22:09:41    522s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/02 22:09:41    522s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:12578.6M, EPOCH TIME: 1748916581.949851
[06/02 22:09:42    524s] Process 45 wires and vias for routing blockage analysis
[06/02 22:09:42    524s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:1.620, REAL:0.211, MEM:12578.6M, EPOCH TIME: 1748916582.161185
[06/02 22:09:42    524s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:09:42    524s] Atter site array init, number of instance map data is 0.
[06/02 22:09:42    524s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:2.940, REAL:0.510, MEM:12578.6M, EPOCH TIME: 1748916582.163553
[06/02 22:09:42    524s] 
[06/02 22:09:42    524s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:09:42    524s] 
[06/02 22:09:42    524s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:09:42    524s] OPERPROF: Finished SiteArray-Init at level 1, CPU:2.940, REAL:0.514, MEM:12578.6M, EPOCH TIME: 1748916582.166276
[06/02 22:09:42    524s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[06/02 22:09:42    524s] Density distribution unevenness ratio = 0.000%
[06/02 22:09:42    524s] Density distribution unevenness ratio (U70) = 0.000%
[06/02 22:09:42    524s] Density distribution unevenness ratio (U80) = 0.000%
[06/02 22:09:42    524s] Density distribution unevenness ratio (U90) = 0.000%
[06/02 22:09:42    524s] OPERPROF: Starting DPlace-Cleanup(auto) at level 1, MEM:12578.6M, EPOCH TIME: 1748916582.169684
[06/02 22:09:42    524s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:09:42    524s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:42    524s] Cell adder LLGs are deleted
[06/02 22:09:42    524s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:42    524s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:42    524s] # Resetting pin-track-align track data.
[06/02 22:09:42    524s] OPERPROF: Finished DPlace-Cleanup(auto) at level 1, CPU:0.000, REAL:0.007, MEM:12572.6M, EPOCH TIME: 1748916582.177074
[06/02 22:09:42    524s] Starting IO pin assignment...
[06/02 22:09:42    524s] The design is not routed. Using placement based method for pin assignment.
[06/02 22:09:42    524s] ### Add 31 auto generated vias to default rule
[06/02 22:09:42    524s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:09:42    524s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:09:42    524s] Completed IO pin assignment.
[06/02 22:09:42    524s] 
[06/02 22:09:42    524s] *** Start incrementalPlace ***
[06/02 22:09:42    524s] User Input Parameters:
[06/02 22:09:42    524s] - Congestion Driven    : On
[06/02 22:09:42    524s] - Timing Driven        : On
[06/02 22:09:42    524s] - Area-Violation Based : On
[06/02 22:09:42    524s] - Start Rollback Level : -5
[06/02 22:09:42    524s] - Legalized            : On
[06/02 22:09:42    524s] - Window Based         : Off
[06/02 22:09:42    524s] - eDen incr mode       : Off
[06/02 22:09:42    524s] - Small incr mode      : Off
[06/02 22:09:42    524s] 
[06/02 22:09:42    524s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:12598.6M, EPOCH TIME: 1748916582.223881
[06/02 22:09:42    524s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:12598.6M, EPOCH TIME: 1748916582.224289
[06/02 22:09:42    524s] No Views given, use default active views for adaptive view pruning
[06/02 22:09:42    524s] Active views:
[06/02 22:09:42    524s]   view_slow_mission
[06/02 22:09:42    524s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:12598.6M, EPOCH TIME: 1748916582.225444
[06/02 22:09:42    524s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.011, MEM:12598.6M, EPOCH TIME: 1748916582.236790
[06/02 22:09:42    524s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:12598.6M, EPOCH TIME: 1748916582.237016
[06/02 22:09:42    524s] Starting Early Global Route congestion estimation: mem = 12598.6M
[06/02 22:09:42    524s] (I)      Initializing eGR engine (regular)
[06/02 22:09:42    524s] Set min layer with design mode ( 3 )
[06/02 22:09:42    524s] Set max layer with default ( 127 )
[06/02 22:09:42    524s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:09:42    524s] Min route layer (adjusted) = 3
[06/02 22:09:42    524s] Max route layer (adjusted) = 11
[06/02 22:09:42    524s] (I)      clean place blk overflow:
[06/02 22:09:42    524s] (I)      H : enabled 1.00 0
[06/02 22:09:42    524s] (I)      V : enabled 1.00 0
[06/02 22:09:42    524s] (I)      Initializing eGR engine (regular)
[06/02 22:09:42    524s] Set min layer with design mode ( 3 )
[06/02 22:09:42    524s] Set max layer with default ( 127 )
[06/02 22:09:42    524s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:09:42    524s] Min route layer (adjusted) = 3
[06/02 22:09:42    524s] Max route layer (adjusted) = 11
[06/02 22:09:42    524s] (I)      clean place blk overflow:
[06/02 22:09:42    524s] (I)      H : enabled 1.00 0
[06/02 22:09:42    524s] (I)      V : enabled 1.00 0
[06/02 22:09:42    524s] (I)      Started Early Global Route kernel ( Curr Mem: 12.25 MB )
[06/02 22:09:42    524s] (I)      Running eGR Regular flow
[06/02 22:09:42    524s] (I)      # wire layers (front) : 12
[06/02 22:09:42    524s] (I)      # wire layers (back)  : 0
[06/02 22:09:42    524s] (I)      min wire layer : 1
[06/02 22:09:42    524s] (I)      max wire layer : 11
[06/02 22:09:42    524s] (I)      # cut layers (front) : 11
[06/02 22:09:42    524s] (I)      # cut layers (back)  : 0
[06/02 22:09:42    524s] (I)      min cut layer : 1
[06/02 22:09:42    524s] (I)      max cut layer : 10
[06/02 22:09:42    524s] (I)      ================================== Layers ===================================
[06/02 22:09:42    524s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:09:42    524s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[06/02 22:09:42    524s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:09:42    524s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[06/02 22:09:42    524s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[06/02 22:09:42    524s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[06/02 22:09:42    524s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[06/02 22:09:42    524s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[06/02 22:09:42    524s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[06/02 22:09:42    524s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:09:42    524s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[06/02 22:09:42    524s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:09:42    524s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[06/02 22:09:42    524s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:09:42    524s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[06/02 22:09:42    524s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:09:42    524s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[06/02 22:09:42    524s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:09:42    524s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[06/02 22:09:42    524s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[06/02 22:09:42    524s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[06/02 22:09:42    524s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/02 22:09:42    524s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[06/02 22:09:42    524s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/02 22:09:42    524s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[06/02 22:09:42    524s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[06/02 22:09:42    524s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:09:42    524s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[06/02 22:09:42    524s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[06/02 22:09:42    524s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[06/02 22:09:42    524s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[06/02 22:09:42    524s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[06/02 22:09:42    524s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[06/02 22:09:42    524s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[06/02 22:09:42    524s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[06/02 22:09:42    524s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[06/02 22:09:42    524s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[06/02 22:09:42    524s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[06/02 22:09:42    524s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[06/02 22:09:42    524s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[06/02 22:09:42    524s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[06/02 22:09:42    524s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[06/02 22:09:42    524s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[06/02 22:09:42    524s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[06/02 22:09:42    524s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[06/02 22:09:42    524s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[06/02 22:09:42    524s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[06/02 22:09:42    524s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[06/02 22:09:42    524s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[06/02 22:09:42    524s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[06/02 22:09:42    524s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[06/02 22:09:42    524s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[06/02 22:09:42    524s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[06/02 22:09:42    524s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[06/02 22:09:42    524s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[06/02 22:09:42    524s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[06/02 22:09:42    524s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[06/02 22:09:42    524s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[06/02 22:09:42    524s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[06/02 22:09:42    524s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[06/02 22:09:42    524s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:09:42    524s] (I)      Started Import and model ( Curr Mem: 12.25 MB )
[06/02 22:09:42    524s] (I)      == Non-default Options ==
[06/02 22:09:42    524s] (I)      Maximum routing layer                              : 11
[06/02 22:09:42    524s] (I)      Minimum routing layer                              : 3
[06/02 22:09:42    524s] (I)      Top routing layer                                  : 11
[06/02 22:09:42    524s] (I)      Bottom routing layer                               : 3
[06/02 22:09:42    524s] (I)      Number of threads                                  : 96
[06/02 22:09:42    524s] (I)      Route tie net to shape                             : auto
[06/02 22:09:42    524s] (I)      Use non-blocking free Dbs wires                    : false
[06/02 22:09:42    524s] (I)      Method to set GCell size                           : row
[06/02 22:09:42    524s] (I)      Tie hi/lo max distance                             : 5.400000
[06/02 22:09:42    524s] (I)      Counted 91 PG shapes. eGR will not process PG shapes layer by layer.
[06/02 22:09:42    524s] (I)      ============== Pin Summary ==============
[06/02 22:09:42    524s] (I)      +-------+--------+---------+------------+
[06/02 22:09:42    524s] (I)      | Layer | # pins | % total |      Group |
[06/02 22:09:42    524s] (I)      +-------+--------+---------+------------+
[06/02 22:09:42    524s] (I)      |     1 |      5 |   10.64 |        Pin |
[06/02 22:09:42    524s] (I)      |     2 |     34 |   72.34 |        Pin |
[06/02 22:09:42    524s] (I)      |     3 |      8 |   17.02 |        Pin |
[06/02 22:09:42    524s] (I)      |     4 |      0 |    0.00 | Pin access |
[06/02 22:09:42    524s] (I)      |     5 |      0 |    0.00 | Pin access |
[06/02 22:09:42    524s] (I)      |     6 |      0 |    0.00 |      Other |
[06/02 22:09:42    524s] (I)      |     7 |      0 |    0.00 |      Other |
[06/02 22:09:42    524s] (I)      |     8 |      0 |    0.00 |      Other |
[06/02 22:09:42    524s] (I)      |     9 |      0 |    0.00 |      Other |
[06/02 22:09:42    524s] (I)      |    10 |      0 |    0.00 |      Other |
[06/02 22:09:42    524s] (I)      |    11 |      0 |    0.00 |      Other |
[06/02 22:09:42    524s] (I)      +-------+--------+---------+------------+
[06/02 22:09:42    524s] (I)      Use row-based GCell size
[06/02 22:09:42    524s] (I)      Use row-based GCell align
[06/02 22:09:42    524s] (I)      layer 0 area = 6400
[06/02 22:09:42    524s] (I)      layer 1 area = 8800
[06/02 22:09:42    524s] (I)      layer 2 area = 11000
[06/02 22:09:42    524s] (I)      layer 3 area = 11000
[06/02 22:09:42    524s] (I)      layer 4 area = 11000
[06/02 22:09:42    524s] (I)      layer 5 area = 11000
[06/02 22:09:42    524s] (I)      layer 6 area = 11000
[06/02 22:09:42    524s] (I)      layer 7 area = 810000
[06/02 22:09:42    524s] (I)      layer 8 area = 2000000
[06/02 22:09:42    524s] (I)      layer 9 area = 2000000
[06/02 22:09:42    524s] (I)      layer 10 area = 0
[06/02 22:09:42    524s] (I)      GCell unit size   : 540
[06/02 22:09:42    524s] (I)      GCell multiplier  : 1
[06/02 22:09:42    524s] (I)      GCell row height  : 540
[06/02 22:09:42    524s] (I)      Actual row height : 540
[06/02 22:09:42    524s] (I)      GCell align ref   : 1044 960
[06/02 22:09:42    524s] [NR-eGR] Track table information for default rule: 
[06/02 22:09:42    524s] [NR-eGR] M1 has single uniform track structure
[06/02 22:09:42    524s] [NR-eGR] M2 has single uniform track structure
[06/02 22:09:42    524s] [NR-eGR] C1 has single uniform track structure
[06/02 22:09:42    524s] [NR-eGR] C2 has single uniform track structure
[06/02 22:09:42    524s] [NR-eGR] C3 has single uniform track structure
[06/02 22:09:42    524s] [NR-eGR] C4 has single uniform track structure
[06/02 22:09:42    524s] [NR-eGR] C5 has single uniform track structure
[06/02 22:09:42    524s] [NR-eGR] JA has single uniform track structure
[06/02 22:09:42    524s] [NR-eGR] QA has single uniform track structure
[06/02 22:09:42    524s] [NR-eGR] QB has single uniform track structure
[06/02 22:09:42    524s] [NR-eGR] LB has single uniform track structure
[06/02 22:09:42    524s] (I)      ========================= Default via ==========================
[06/02 22:09:42    524s] (I)      +----+------------------+--------------------------------------+
[06/02 22:09:42    524s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[06/02 22:09:42    524s] (I)      +----+------------------+--------------------------------------+
[06/02 22:09:42    524s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[06/02 22:09:42    524s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[06/02 22:09:42    524s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[06/02 22:09:42    524s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[06/02 22:09:42    524s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[06/02 22:09:42    524s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[06/02 22:09:42    524s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[06/02 22:09:42    524s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[06/02 22:09:42    524s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[06/02 22:09:42    524s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[06/02 22:09:42    524s] (I)      +----+------------------+--------------------------------------+
[06/02 22:09:42    524s] (I)      Design has 0 placement macros with 0 shapes. 
[06/02 22:09:44    538s] [NR-eGR] Read 0 PG shapes
[06/02 22:09:44    538s] [NR-eGR] Read 0 clock shapes
[06/02 22:09:44    538s] [NR-eGR] Read 0 other shapes
[06/02 22:09:44    538s] [NR-eGR] #Routing Blockages  : 0
[06/02 22:09:44    538s] [NR-eGR] #Instance Blockages : 8
[06/02 22:09:44    538s] [NR-eGR] #PG Blockages       : 0
[06/02 22:09:44    538s] [NR-eGR] #Halo Blockages     : 0
[06/02 22:09:44    538s] [NR-eGR] #Boundary Blockages : 0
[06/02 22:09:44    538s] [NR-eGR] #Clock Blockages    : 0
[06/02 22:09:44    538s] [NR-eGR] #Other Blockages    : 0
[06/02 22:09:44    538s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/02 22:09:44    538s] (I)      Custom ignore net properties:
[06/02 22:09:44    538s] (I)      1 : NotLegal
[06/02 22:09:44    538s] (I)      Default ignore net properties:
[06/02 22:09:44    538s] (I)      1 : Special
[06/02 22:09:44    538s] (I)      2 : Analog
[06/02 22:09:44    538s] (I)      3 : Fixed
[06/02 22:09:44    538s] (I)      4 : Skipped
[06/02 22:09:44    538s] (I)      5 : MixedSignal
[06/02 22:09:44    538s] (I)      Prerouted net properties:
[06/02 22:09:44    538s] (I)      1 : NotLegal
[06/02 22:09:44    538s] (I)      2 : Special
[06/02 22:09:44    538s] (I)      3 : Analog
[06/02 22:09:44    538s] (I)      4 : Fixed
[06/02 22:09:44    538s] (I)      5 : Skipped
[06/02 22:09:44    538s] (I)      6 : MixedSignal
[06/02 22:09:44    538s] [NR-eGR] Early global route reroute all routable nets
[06/02 22:09:44    538s] [NR-eGR] #prerouted nets         : 0
[06/02 22:09:44    538s] [NR-eGR] #prerouted special nets : 0
[06/02 22:09:44    538s] [NR-eGR] #prerouted wires        : 0
[06/02 22:09:44    538s] [NR-eGR] Read 36 nets ( ignored 0 )
[06/02 22:09:44    538s] (I)        Front-side 36 ( ignored 0 )
[06/02 22:09:44    538s] (I)        Back-side  0 ( ignored 0 )
[06/02 22:09:44    538s] (I)        Both-side  0 ( ignored 0 )
[06/02 22:09:44    538s] (I)      Reading macro buffers
[06/02 22:09:44    538s] (I)      Number of macros with buffers: 0
[06/02 22:09:44    538s] (I)      early_global_route_priority property id does not exist.
[06/02 22:09:44    538s] (I)      Setting up GCell size
[06/02 22:09:44    538s] (I)      Base Grid  :    18 x    18
[06/02 22:09:44    538s] (I)      Final Grid :     9 x     9
[06/02 22:09:44    538s] (I)      Read Num Blocks=8  Num Prerouted Wires=0  Num CS=0
[06/02 22:09:44    538s] (I)      Layer 2 (V) : #blockages 8 : #preroutes 0
[06/02 22:09:44    538s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[06/02 22:09:44    538s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[06/02 22:09:44    538s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[06/02 22:09:44    538s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[06/02 22:09:44    538s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[06/02 22:09:44    538s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[06/02 22:09:44    538s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[06/02 22:09:44    538s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[06/02 22:09:44    538s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[06/02 22:09:44    538s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer2
[06/02 22:09:44    538s] (I)      Track adjustment: Reducing 113 tracks (12.00%) for Layer3
[06/02 22:09:44    538s] (I)      Number of ignored nets                =      0
[06/02 22:09:44    538s] (I)      Number of connected nets              =      0
[06/02 22:09:44    538s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/02 22:09:44    538s] (I)      Number of clock nets                  =      0.  Ignored: No
[06/02 22:09:44    538s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/02 22:09:44    538s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/02 22:09:44    538s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/02 22:09:44    538s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/02 22:09:44    538s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/02 22:09:44    538s] (I)      Ndr track 0 does not exist
[06/02 22:09:44    538s] (I)      ---------------------Grid Graph Info--------------------
[06/02 22:09:44    538s] (I)      Routing area        : (0, 0) - (10092, 9920)
[06/02 22:09:44    538s] (I)      Core area           : (1044, 960) - (9048, 8960)
[06/02 22:09:44    538s] (I)      Site width          :   116  (dbu)
[06/02 22:09:44    538s] (I)      Row height          :   540  (dbu)
[06/02 22:09:44    538s] (I)      GCell row height    :   540  (dbu)
[06/02 22:09:44    538s] (I)      GCell width         :  1080  (dbu)
[06/02 22:09:44    538s] (I)      GCell height        :  1080  (dbu)
[06/02 22:09:44    538s] (I)      Grid                :     9     9    11
[06/02 22:09:44    538s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[06/02 22:09:44    538s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[06/02 22:09:44    538s] (I)      Horizontal capacity :     0     0     0   540     0   540     0   540     0   540     0
[06/02 22:09:44    538s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[06/02 22:09:44    538s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[06/02 22:09:44    538s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[06/02 22:09:44    538s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[06/02 22:09:44    538s] (I)      First track coord   :    58    80    54    60    54    60    54   960  3444  3360  3658
[06/02 22:09:44    538s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[06/02 22:09:44    538s] (I)      Total num of tracks :    87   123   112   110   112   110   112    10     3     3     2
[06/02 22:09:44    538s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[06/02 22:09:44    538s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[06/02 22:09:44    538s] (I)      --------------------------------------------------------
[06/02 22:09:44    538s] 
[06/02 22:09:44    538s] [NR-eGR] ============ Routing rule table ============
[06/02 22:09:44    538s] [NR-eGR] Rule id: 0  Nets: 36
[06/02 22:09:44    538s] [NR-eGR] ========================================
[06/02 22:09:44    538s] [NR-eGR] 
[06/02 22:09:44    538s] (I)      ======== NDR :  =========
[06/02 22:09:44    538s] (I)      +--------------+--------+
[06/02 22:09:44    538s] (I)      |           ID |      0 |
[06/02 22:09:44    538s] (I)      |         Name |        |
[06/02 22:09:44    538s] (I)      |      Default |    yes |
[06/02 22:09:44    538s] (I)      |  Clk Special |     no |
[06/02 22:09:44    538s] (I)      | Hard spacing |     no |
[06/02 22:09:44    538s] (I)      |    NDR track | (none) |
[06/02 22:09:44    538s] (I)      |      NDR via | (none) |
[06/02 22:09:44    538s] (I)      |  Extra space |      0 |
[06/02 22:09:44    538s] (I)      |      Shields |      0 |
[06/02 22:09:44    538s] (I)      |   Demand (H) |      1 |
[06/02 22:09:44    538s] (I)      |   Demand (V) |      1 |
[06/02 22:09:44    538s] (I)      |        #Nets |     36 |
[06/02 22:09:44    538s] (I)      +--------------+--------+
[06/02 22:09:44    538s] (I)      +-------------------------------------------------------------------------------------+
[06/02 22:09:44    538s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/02 22:09:44    538s] (I)      +-------------------------------------------------------------------------------------+
[06/02 22:09:44    538s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:09:44    538s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:09:44    538s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:09:44    538s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:09:44    538s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:09:44    538s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[06/02 22:09:44    538s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[06/02 22:09:44    538s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[06/02 22:09:44    538s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[06/02 22:09:44    538s] (I)      +-------------------------------------------------------------------------------------+
[06/02 22:09:44    538s] (I)      =============== Blocked Tracks ===============
[06/02 22:09:44    538s] (I)      +-------+---------+----------+---------------+
[06/02 22:09:44    538s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/02 22:09:44    538s] (I)      +-------+---------+----------+---------------+
[06/02 22:09:44    538s] (I)      |     1 |       0 |        0 |         0.00% |
[06/02 22:09:44    538s] (I)      |     2 |       0 |        0 |         0.00% |
[06/02 22:09:44    538s] (I)      |     3 |    1008 |      117 |        11.61% |
[06/02 22:09:44    538s] (I)      |     4 |     990 |        0 |         0.00% |
[06/02 22:09:44    538s] (I)      |     5 |    1008 |        0 |         0.00% |
[06/02 22:09:44    538s] (I)      |     6 |     990 |        0 |         0.00% |
[06/02 22:09:44    538s] (I)      |     7 |    1008 |        0 |         0.00% |
[06/02 22:09:44    538s] (I)      |     8 |      90 |        0 |         0.00% |
[06/02 22:09:44    538s] (I)      |     9 |      27 |        0 |         0.00% |
[06/02 22:09:44    538s] (I)      |    10 |      27 |        0 |         0.00% |
[06/02 22:09:44    538s] (I)      |    11 |      18 |        0 |         0.00% |
[06/02 22:09:44    538s] (I)      +-------+---------+----------+---------------+
[06/02 22:09:44    538s] (I)      Finished Import and model ( CPU: 14.48 sec, Real: 1.93 sec, Curr Mem: 12.25 MB )
[06/02 22:09:44    538s] (I)      Reset routing kernel
[06/02 22:09:44    538s] (I)      Started Global Routing ( Curr Mem: 12.25 MB )
[06/02 22:09:44    538s] (I)      totalPins=75  totalGlobalPin=70 (93.33%)
[06/02 22:09:44    538s] (I)      ================= Net Group Info =================
[06/02 22:09:44    538s] (I)      +----+----------------+--------------+-----------+
[06/02 22:09:44    538s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[06/02 22:09:44    538s] (I)      +----+----------------+--------------+-----------+
[06/02 22:09:44    538s] (I)      |  1 |             36 |        C1(3) |    LB(11) |
[06/02 22:09:44    538s] (I)      +----+----------------+--------------+-----------+
[06/02 22:09:44    538s] (I)      total 2D Cap : 4962 = (2097 H, 2865 V)
[06/02 22:09:44    538s] (I)      total 2D Demand : 5 = (0 H, 5 V)
[06/02 22:09:44    538s] (I)      #blocked GCells = 0
[06/02 22:09:44    538s] (I)      #regions = 1
[06/02 22:09:44    538s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 11]
[06/02 22:09:44    538s] (I)      
[06/02 22:09:44    538s] (I)      ============  Phase 1a Route ============
[06/02 22:09:44    538s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/02 22:09:44    538s] (I)      
[06/02 22:09:44    538s] (I)      ============  Phase 1b Route ============
[06/02 22:09:44    538s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/02 22:09:44    538s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.720000e+01um
[06/02 22:09:44    538s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/02 22:09:44    538s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/02 22:09:44    538s] (I)      
[06/02 22:09:44    538s] (I)      ============  Phase 1c Route ============
[06/02 22:09:44    538s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/02 22:09:44    538s] (I)      
[06/02 22:09:44    538s] (I)      ============  Phase 1d Route ============
[06/02 22:09:44    538s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/02 22:09:44    538s] (I)      
[06/02 22:09:44    538s] (I)      ============  Phase 1e Route ============
[06/02 22:09:44    538s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/02 22:09:44    538s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.720000e+01um
[06/02 22:09:44    538s] (I)      
[06/02 22:09:44    538s] (I)      ============  Phase 1l Route ============
[06/02 22:09:44    539s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/02 22:09:44    539s] (I)      Layer  3:        710        34         7           0         864    ( 0.00%) 
[06/02 22:09:44    539s] (I)      Layer  4:        880        39         0           0         864    ( 0.00%) 
[06/02 22:09:44    539s] (I)      Layer  5:        896        29         0           0         864    ( 0.00%) 
[06/02 22:09:44    539s] (I)      Layer  6:        880         8         0           0         864    ( 0.00%) 
[06/02 22:09:44    539s] (I)      Layer  7:        896        16         0           0         864    ( 0.00%) 
[06/02 22:09:44    539s] (I)      Layer  8:         80         0         0           0          86    ( 0.00%) 
[06/02 22:09:44    539s] (I)      Layer  9:         24         0         0          22          11    (66.67%) 
[06/02 22:09:44    539s] (I)      Layer 10:         24         0         0          22          11    (66.67%) 
[06/02 22:09:44    539s] (I)      Layer 11:         16         0         0          17           5    (77.78%) 
[06/02 22:09:44    539s] (I)      Total:          4406       126         7          58        4430    ( 1.29%) 
[06/02 22:09:44    539s] (I)      
[06/02 22:09:44    539s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/02 22:09:44    539s] [NR-eGR]                        OverCon            
[06/02 22:09:44    539s] [NR-eGR]                         #Gcell     %Gcell
[06/02 22:09:44    539s] [NR-eGR]        Layer             (1-2)    OverCon
[06/02 22:09:44    539s] [NR-eGR] ----------------------------------------------
[06/02 22:09:44    539s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/02 22:09:44    539s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/02 22:09:44    539s] [NR-eGR]      C1 ( 3)         4( 5.48%)   ( 5.48%) 
[06/02 22:09:44    539s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[06/02 22:09:44    539s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[06/02 22:09:44    539s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[06/02 22:09:44    539s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[06/02 22:09:44    539s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[06/02 22:09:44    539s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[06/02 22:09:44    539s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[06/02 22:09:44    539s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[06/02 22:09:44    539s] [NR-eGR] ----------------------------------------------
[06/02 22:09:44    539s] [NR-eGR]        Total         4( 0.80%)   ( 0.80%) 
[06/02 22:09:44    539s] [NR-eGR] 
[06/02 22:09:44    539s] (I)      Finished Global Routing ( CPU: 1.13 sec, Real: 0.23 sec, Curr Mem: 12.25 MB )
[06/02 22:09:44    539s] (I)      Updating congestion map
[06/02 22:09:44    539s] (I)      total 2D Cap : 4968 = (2097 H, 2871 V)
[06/02 22:09:44    539s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/02 22:09:44    539s] [NR-eGR] Finished Early Global Route kernel ( CPU: 15.67 sec, Real: 2.22 sec, Curr Mem: 12.25 MB )
[06/02 22:09:44    539s] Early Global Route congestion estimation runtime: 2.23 seconds, mem = 12598.6M
[06/02 22:09:44    539s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:15.680, REAL:2.226, MEM:12598.6M, EPOCH TIME: 1748916584.462915
[06/02 22:09:44    539s] OPERPROF: Starting HotSpotCal at level 1, MEM:12598.6M, EPOCH TIME: 1748916584.463076
[06/02 22:09:44    539s] [hotspot] +------------+---------------+---------------+
[06/02 22:09:44    539s] [hotspot] |            |   max hotspot | total hotspot |
[06/02 22:09:44    539s] [hotspot] +------------+---------------+---------------+
[06/02 22:09:44    540s] [hotspot] | normalized |          0.00 |          0.00 |
[06/02 22:09:44    540s] [hotspot] +------------+---------------+---------------+
[06/02 22:09:44    540s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/02 22:09:44    540s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/02 22:09:44    540s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.590, REAL:0.075, MEM:12598.6M, EPOCH TIME: 1748916584.538429
[06/02 22:09:44    540s] Skipped repairing congestion.
[06/02 22:09:44    540s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:12598.6M, EPOCH TIME: 1748916584.539086
[06/02 22:09:44    540s] Starting Early Global Route wiring: mem = 12598.6M
[06/02 22:09:44    540s] (I)      Running track assignment and export wires
[06/02 22:09:44    540s] (I)      Delete wires for 36 nets 
[06/02 22:09:44    540s] (I)      ============= Track Assignment ============
[06/02 22:09:44    540s] (I)      Started Track Assignment (96T) ( Curr Mem: 12.25 MB )
[06/02 22:09:44    540s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[06/02 22:09:44    540s] (I)      Run Multi-thread track assignment
[06/02 22:09:44    541s] (I)      Finished Track Assignment (96T) ( CPU: 0.88 sec, Real: 0.17 sec, Curr Mem: 12.25 MB )
[06/02 22:09:44    541s] (I)      Started Export ( Curr Mem: 12.25 MB )
[06/02 22:09:44    541s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[06/02 22:09:44    541s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[06/02 22:09:44    541s] [NR-eGR] --------------------------------------------------------------------------
[06/02 22:09:44    541s] [NR-eGR]             Length (um)  Vias 
[06/02 22:09:44    541s] [NR-eGR] ------------------------------
[06/02 22:09:44    541s] [NR-eGR]  M1  (1V)             0     5 
[06/02 22:09:44    541s] [NR-eGR]  M2  (2H)             0    39 
[06/02 22:09:44    541s] [NR-eGR]  C1  (3V)            23    62 
[06/02 22:09:44    541s] [NR-eGR]  C2  (4H)            27    25 
[06/02 22:09:44    541s] [NR-eGR]  C3  (5V)            37    10 
[06/02 22:09:44    541s] [NR-eGR]  C4  (6H)             3     7 
[06/02 22:09:44    541s] [NR-eGR]  C5  (7V)            21     0 
[06/02 22:09:44    541s] [NR-eGR]  JA  (8H)             0     0 
[06/02 22:09:44    541s] [NR-eGR]  QA  (9V)             0     0 
[06/02 22:09:44    541s] [NR-eGR]  QB  (10H)            0     0 
[06/02 22:09:44    541s] [NR-eGR]  LB  (11V)            0     0 
[06/02 22:09:44    541s] [NR-eGR] ------------------------------
[06/02 22:09:44    541s] [NR-eGR]      Total          112   148 
[06/02 22:09:44    541s] [NR-eGR] --------------------------------------------------------------------------
[06/02 22:09:44    541s] [NR-eGR] Total half perimeter of net bounding box: 108um
[06/02 22:09:44    541s] [NR-eGR] Total length: 112um, number of vias: 148
[06/02 22:09:44    541s] [NR-eGR] --------------------------------------------------------------------------
[06/02 22:09:44    541s] (I)      == Layer wire length by net rule ==
[06/02 22:09:44    541s] (I)                  Default 
[06/02 22:09:44    541s] (I)      --------------------
[06/02 22:09:44    541s] (I)       M1  (1V)       0um 
[06/02 22:09:44    541s] (I)       M2  (2H)       0um 
[06/02 22:09:44    541s] (I)       C1  (3V)      23um 
[06/02 22:09:44    541s] (I)       C2  (4H)      27um 
[06/02 22:09:44    541s] (I)       C3  (5V)      37um 
[06/02 22:09:44    541s] (I)       C4  (6H)       3um 
[06/02 22:09:44    541s] (I)       C5  (7V)      21um 
[06/02 22:09:44    541s] (I)       JA  (8H)       0um 
[06/02 22:09:44    541s] (I)       QA  (9V)       0um 
[06/02 22:09:44    541s] (I)       QB  (10H)      0um 
[06/02 22:09:44    541s] (I)       LB  (11V)      0um 
[06/02 22:09:44    541s] (I)      --------------------
[06/02 22:09:44    541s] (I)           Total    112um 
[06/02 22:09:44    541s] (I)      == Layer via count by net rule ==
[06/02 22:09:44    541s] (I)                  Default 
[06/02 22:09:44    541s] (I)      --------------------
[06/02 22:09:44    541s] (I)       M1  (1V)         5 
[06/02 22:09:44    541s] (I)       M2  (2H)        39 
[06/02 22:09:44    541s] (I)       C1  (3V)        62 
[06/02 22:09:44    541s] (I)       C2  (4H)        25 
[06/02 22:09:44    541s] (I)       C3  (5V)        10 
[06/02 22:09:44    541s] (I)       C4  (6H)         7 
[06/02 22:09:44    541s] (I)       C5  (7V)         0 
[06/02 22:09:44    541s] (I)       JA  (8H)         0 
[06/02 22:09:44    541s] (I)       QA  (9V)         0 
[06/02 22:09:44    541s] (I)       QB  (10H)        0 
[06/02 22:09:44    541s] (I)       LB  (11V)        0 
[06/02 22:09:44    541s] (I)      --------------------
[06/02 22:09:44    541s] (I)           Total      148 
[06/02 22:09:44    541s] (I)      Finished Export ( CPU: 0.19 sec, Real: 0.15 sec, Curr Mem: 12.25 MB )
[06/02 22:09:44    541s] eee: RC Grid memory freed = 528 (2 X 2 X 11 X 12b)
[06/02 22:09:44    541s] (I)      Global routing data unavailable, rerun eGR
[06/02 22:09:44    541s] (I)      Initializing eGR engine (regular)
[06/02 22:09:44    541s] Set min layer with design mode ( 3 )
[06/02 22:09:44    541s] Set max layer with default ( 127 )
[06/02 22:09:44    541s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:09:44    541s] Min route layer (adjusted) = 3
[06/02 22:09:44    541s] Max route layer (adjusted) = 11
[06/02 22:09:44    541s] (I)      clean place blk overflow:
[06/02 22:09:44    541s] (I)      H : enabled 1.00 0
[06/02 22:09:44    541s] (I)      V : enabled 1.00 0
[06/02 22:09:44    541s] Early Global Route wiring runtime: 0.33 seconds, mem = 12598.6M
[06/02 22:09:44    541s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.080, REAL:0.326, MEM:12598.6M, EPOCH TIME: 1748916584.865511
[06/02 22:09:45    547s] 0 delay mode for cte disabled.
[06/02 22:09:45    548s] SKP cleared!
[06/02 22:09:45    548s] 
[06/02 22:09:45    548s] *** Finished incrementalPlace (cpu=0:00:24.6, real=0:00:03.0)***
[06/02 22:09:45    548s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:10261.9M, EPOCH TIME: 1748916585.746954
[06/02 22:09:45    548s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:10261.9M, EPOCH TIME: 1748916585.747159
[06/02 22:09:45    548s] Tdgp not enabled or already been cleared! skip clearing
[06/02 22:09:45    548s] **placeDesign ... cpu = 0: 1:21, real = 0: 0:21, mem = 10214.9M **
[06/02 22:09:45    548s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/02 22:09:45    548s] VSMManager cleared!
[06/02 22:09:45    548s] *** GlobalPlace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:21.3/0:00:21.9 (3.7), totSession cpu/real = 0:09:09.8/0:15:37.0 (0.6), mem = 10214.9M
[06/02 22:09:45    548s] 
[06/02 22:09:45    548s] =============================================================================================
[06/02 22:09:45    548s]  Step TAT Report : GlobalPlace #1 / place_opt_design #1                         23.10-p003_1
[06/02 22:09:45    548s] =============================================================================================
[06/02 22:09:45    548s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:09:45    548s] ---------------------------------------------------------------------------------------------
[06/02 22:09:45    548s] [ CellServerInit         ]      3   0:00:00.2  (   0.9 % )     0:00:00.2 /  0:00:00.2    1.0
[06/02 22:09:45    548s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:09:45    548s] [ RefinePlace            ]      1   0:00:00.6  (   2.6 % )     0:00:00.6 /  0:00:03.9    6.9
[06/02 22:09:45    548s] [ DetailPlaceInit        ]      1   0:00:00.5  (   2.4 % )     0:00:00.5 /  0:00:02.2    4.2
[06/02 22:09:45    548s] [ TimingUpdate           ]      3   0:00:00.6  (   2.6 % )     0:00:00.6 /  0:00:00.8    1.5
[06/02 22:09:45    548s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:09:45    548s] [ MISC                   ]          0:00:20.0  (  91.5 % )     0:00:20.0 /  0:01:14.2    3.7
[06/02 22:09:45    548s] ---------------------------------------------------------------------------------------------
[06/02 22:09:45    548s]  GlobalPlace #1 TOTAL               0:00:21.9  ( 100.0 % )     0:00:21.9 /  0:01:21.3    3.7
[06/02 22:09:45    548s] ---------------------------------------------------------------------------------------------
[06/02 22:09:45    548s] 
[06/02 22:09:45    548s] Enable CTE adjustment.
[06/02 22:09:45    548s] Enable Layer aware incrSKP.
[06/02 22:09:45    548s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 4365.3M, totSessionCpu=0:09:10 **
[06/02 22:09:45    548s] 
[06/02 22:09:45    548s] Active Setup views: view_slow_mission 
[06/02 22:09:45    548s] GigaOpt running with 96 threads.
[06/02 22:09:45    548s] *** InitOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:09:09.9/0:15:37.0 (0.6), mem = 10212.9M
[06/02 22:09:45    548s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -effort high' for the duration of this command.
[06/02 22:09:45    548s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/02 22:09:45    548s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/02 22:09:45    548s] OPERPROF: Starting DPlace-Init at level 1, MEM:10212.9M, EPOCH TIME: 1748916585.931671
[06/02 22:09:45    548s] Processing tracks to init pin-track alignment.
[06/02 22:09:45    548s] z: 1, totalTracks: 1
[06/02 22:09:45    548s] z: 3, totalTracks: 1
[06/02 22:09:45    548s] z: 5, totalTracks: 1
[06/02 22:09:45    548s] z: 7, totalTracks: 1
[06/02 22:09:45    548s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[06/02 22:09:45    548s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:09:45    548s] Initializing Route Infrastructure for color support ...
[06/02 22:09:45    548s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:10212.9M, EPOCH TIME: 1748916585.932273
[06/02 22:09:45    548s] ### Add 31 auto generated vias to default rule
[06/02 22:09:45    548s] ### Add 31 auto generated vias to default rule
[06/02 22:09:46    549s] ### import design signature (3): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[06/02 22:09:46    549s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:09:46    549s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:09:46    549s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:09:46    549s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:09:46    549s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.220, REAL:0.202, MEM:11732.9M, EPOCH TIME: 1748916586.133962
[06/02 22:09:46    549s] Route Infrastructure Initialized for color support successfully.
[06/02 22:09:46    549s] Cell adder LLGs are deleted
[06/02 22:09:46    549s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:46    549s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:46    549s] # Building adder llgBox search-tree.
[06/02 22:09:46    549s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:09:46    549s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:11732.9M, EPOCH TIME: 1748916586.146598
[06/02 22:09:46    549s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:46    549s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:46    549s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:11732.9M, EPOCH TIME: 1748916586.147658
[06/02 22:09:46    549s] Max number of tech site patterns supported in site array is 256.
[06/02 22:09:46    549s] Core basic site is GF22_DST
[06/02 22:09:46    549s] Processing tracks to init pin-track alignment.
[06/02 22:09:46    549s] z: 1, totalTracks: 1
[06/02 22:09:46    549s] z: 3, totalTracks: 1
[06/02 22:09:46    549s] z: 5, totalTracks: 1
[06/02 22:09:46    549s] z: 7, totalTracks: 1
[06/02 22:09:46    551s] After signature check, allow fast init is false, keep pre-filter is true.
[06/02 22:09:46    551s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/02 22:09:46    551s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:09:46    551s] SiteArray: use 20,480 bytes
[06/02 22:09:46    551s] SiteArray: current memory after site array memory allocation 11732.9M
[06/02 22:09:46    551s] SiteArray: FP blocked sites are writable
[06/02 22:09:46    551s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/02 22:09:46    551s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:11732.9M, EPOCH TIME: 1748916586.606927
[06/02 22:09:46    553s] Process 302 wires and vias for routing blockage analysis
[06/02 22:09:46    553s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:1.980, REAL:0.294, MEM:11732.9M, EPOCH TIME: 1748916586.900465
[06/02 22:09:46    553s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:09:46    553s] Atter site array init, number of instance map data is 0.
[06/02 22:09:46    553s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:4.130, REAL:0.756, MEM:11732.9M, EPOCH TIME: 1748916586.903493
[06/02 22:09:46    553s] 
[06/02 22:09:46    553s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:09:46    553s] 
[06/02 22:09:46    553s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:09:46    553s] OPERPROF:     Starting CMU at level 3, MEM:11732.9M, EPOCH TIME: 1748916586.906677
[06/02 22:09:46    553s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:11732.9M, EPOCH TIME: 1748916586.907262
[06/02 22:09:46    553s] 
[06/02 22:09:46    553s] Bad Lib Cell Checking (CMU) is done! (0)
[06/02 22:09:46    553s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:4.140, REAL:0.761, MEM:11732.9M, EPOCH TIME: 1748916586.907498
[06/02 22:09:46    553s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:11732.9M, EPOCH TIME: 1748916586.907639
[06/02 22:09:46    553s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.002, MEM:11732.9M, EPOCH TIME: 1748916586.909198
[06/02 22:09:46    553s] [CPU] DPlace-Init (cpu=0:00:04.4, real=0:00:01.0, mem=11732.9MB).
[06/02 22:09:46    553s] OPERPROF: Finished DPlace-Init at level 1, CPU:4.390, REAL:0.978, MEM:11732.9M, EPOCH TIME: 1748916586.909841
[06/02 22:09:46    553s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:11732.9M, EPOCH TIME: 1748916586.910467
[06/02 22:09:46    553s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:09:46    553s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:46    553s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:46    553s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:09:46    553s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.210, REAL:0.026, MEM:10190.9M, EPOCH TIME: 1748916586.936762
[06/02 22:09:46    553s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[06/02 22:09:46    553s] Updating RC Grid density data for preRoute extraction ...
[06/02 22:09:46    553s] eee: pegSigSF=1.070000
[06/02 22:09:46    553s] Initializing multi-corner resistance tables ...
[06/02 22:09:46    553s] eee: Grid unit RC data computation started
[06/02 22:09:46    553s] eee: Grid unit RC data computation completed
[06/02 22:09:46    553s] eee: l=1 avDens=0.005171 usedTrk=0.962963 availTrk=186.206897 sigTrk=0.962963
[06/02 22:09:46    553s] eee: l=2 avDens=0.001097 usedTrk=0.296296 availTrk=270.000000 sigTrk=0.296296
[06/02 22:09:46    553s] eee: l=3 avDens=0.017877 usedTrk=4.290370 availTrk=240.000000 sigTrk=4.290370
[06/02 22:09:46    553s] eee: l=4 avDens=0.021019 usedTrk=5.044444 availTrk=240.000000 sigTrk=5.044444
[06/02 22:09:46    553s] eee: l=5 avDens=0.037963 usedTrk=6.833333 availTrk=180.000000 sigTrk=6.833333
[06/02 22:09:46    553s] eee: l=6 avDens=0.010426 usedTrk=0.625556 availTrk=60.000000 sigTrk=0.625556
[06/02 22:09:46    553s] eee: l=7 avDens=0.021965 usedTrk=3.953704 availTrk=180.000000 sigTrk=3.953704
[06/02 22:09:46    553s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:09:46    553s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:09:46    553s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:09:46    553s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:09:46    553s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:09:46    553s] eee: LAM-FP: thresh=1 ; dimX=126.150000 ; dimY=124.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[06/02 22:09:46    553s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.793200 aWlH=0.000000 lMod=0 pMax=0.929400 pMod=77 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/02 22:09:46    553s] eee: NetCapCache creation started. (Current Mem: 10190.875M) 
[06/02 22:09:46    553s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 10190.875M) 
[06/02 22:09:46    553s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(10.092000, 9.920000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[06/02 22:09:46    553s] eee: Metal Layers Info:
[06/02 22:09:46    553s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:09:46    553s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/02 22:09:46    553s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:09:46    553s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[06/02 22:09:46    553s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[06/02 22:09:46    553s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[06/02 22:09:46    553s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[06/02 22:09:46    553s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[06/02 22:09:46    553s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[06/02 22:09:46    553s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[06/02 22:09:46    553s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[06/02 22:09:46    553s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[06/02 22:09:46    553s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[06/02 22:09:46    553s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[06/02 22:09:46    553s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:09:46    553s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[06/02 22:09:46    553s] 
[06/02 22:09:46    553s] Creating Lib Analyzer ...
[06/02 22:09:47    553s] **Info: Design Mode has Min Route Layer 3/[2,11].
[06/02 22:09:47    554s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[06/02 22:09:47    554s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[06/02 22:09:47    554s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/02 22:09:47    554s] 
[06/02 22:09:47    554s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:09:48    555s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:17 mem=10196.9M
[06/02 22:09:49    555s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:17 mem=10196.9M
[06/02 22:09:49    555s] Creating Lib Analyzer, finished. 
[06/02 22:09:49    555s] #optDebug: fT-S <1 2 3 1 0>
[06/02 22:09:49    555s] Info: IPO magic value 0x822DBEEF.
[06/02 22:09:49    556s] Info: Using SynthesisEngine executable '/tools/cad/cds/DDI_23.10.000/INNOVUS231/bin/innovus_'.
[06/02 22:09:49    556s]       SynthesisEngine workers will not check out additional licenses.
[06/02 22:10:11    556s] **INFO: Using Advanced Metric Collection system.
[06/02 22:10:12    557s] **optDesign ... cpu = 0:00:08, real = 0:00:27, mem = 4366.2M, totSessionCpu=0:09:18 **
[06/02 22:10:12    557s] #optDebug: { P: 22 W: 8195 FE: extreme PE: none LDR: 1}
[06/02 22:10:12    557s] *** optDesign -preCTS ***
[06/02 22:10:12    557s] DRC Margin: user margin 0.0; extra margin 0.2
[06/02 22:10:12    557s] Setup Target Slack: user slack 0; extra slack 0.0
[06/02 22:10:12    557s] Hold Target Slack: user slack 0
[06/02 22:10:12    557s] OPERPROF: Starting SiteArray-Init at level 1, MEM:10194.9M, EPOCH TIME: 1748916612.627491
[06/02 22:10:12    557s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:12    557s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:12    557s] 
[06/02 22:10:12    557s] 
[06/02 22:10:12    557s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:10:12    557s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.190, REAL:0.175, MEM:10194.9M, EPOCH TIME: 1748916612.802562
[06/02 22:10:12    557s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:10:12    557s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:12    557s] 
[06/02 22:10:12    557s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:10:12    557s] Deleting Lib Analyzer.
[06/02 22:10:12    557s] 
[06/02 22:10:12    557s] TimeStamp Deleting Cell Server End ...
[06/02 22:10:12    557s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/02 22:10:12    557s] 
[06/02 22:10:12    557s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:10:12    557s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:10:12    557s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/02 22:10:12    557s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:10:12    557s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/02 22:10:12    557s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:12    557s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/02 22:10:12    557s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:12    557s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/02 22:10:12    557s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/02 22:10:12    557s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/02 22:10:12    557s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:12    557s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/02 22:10:12    557s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:12    557s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/02 22:10:12    557s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:10:12    557s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/02 22:10:12    557s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:10:12    557s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/02 22:10:12    557s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:12    557s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/02 22:10:12    557s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:12    557s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/02 22:10:12    557s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:12    557s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/02 22:10:12    557s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/02 22:10:12    557s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/02 22:10:12    557s] Summary for sequential cells identification: 
[06/02 22:10:12    557s]   Identified SBFF number: 299
[06/02 22:10:12    557s]   Identified MBFF number: 75
[06/02 22:10:12    557s]   Identified SB Latch number: 22
[06/02 22:10:12    557s]   Identified MB Latch number: 0
[06/02 22:10:12    557s]   Not identified SBFF number: 15
[06/02 22:10:12    557s]   Not identified MBFF number: 0
[06/02 22:10:12    557s]   Not identified SB Latch number: 0
[06/02 22:10:12    557s]   Not identified MB Latch number: 0
[06/02 22:10:12    557s]   Number of sequential cells which are not FFs: 45
[06/02 22:10:12    557s]  Visiting view : view_slow_mission
[06/02 22:10:12    557s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/02 22:10:12    557s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/02 22:10:12    557s]  Visiting view : view_fast_mission
[06/02 22:10:12    557s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/02 22:10:12    557s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/02 22:10:12    557s] TLC MultiMap info (StdDelay):
[06/02 22:10:12    557s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/02 22:10:12    557s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/02 22:10:12    557s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/02 22:10:12    557s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/02 22:10:12    557s]  Setting StdDelay to: 6.1ps
[06/02 22:10:12    557s] 
[06/02 22:10:12    557s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:10:13    557s] 
[06/02 22:10:13    557s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:10:13    557s] 
[06/02 22:10:13    557s] TimeStamp Deleting Cell Server End ...
[06/02 22:10:13    557s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:10194.9M, EPOCH TIME: 1748916613.024767
[06/02 22:10:13    557s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:13    557s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:13    557s] Cell adder LLGs are deleted
[06/02 22:10:13    557s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:13    557s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:13    557s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.010, REAL:0.006, MEM:10178.9M, EPOCH TIME: 1748916613.031214
[06/02 22:10:13    557s] 
[06/02 22:10:13    557s] Creating Lib Analyzer ...
[06/02 22:10:13    557s] 
[06/02 22:10:13    557s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:10:13    557s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:10:13    557s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/02 22:10:13    557s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:10:13    557s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/02 22:10:13    557s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:13    557s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/02 22:10:13    557s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:13    557s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/02 22:10:13    557s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/02 22:10:13    557s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/02 22:10:13    557s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:13    557s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/02 22:10:13    557s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:13    557s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/02 22:10:13    557s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:10:13    557s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/02 22:10:13    557s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:10:13    557s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/02 22:10:13    557s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:13    557s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/02 22:10:13    557s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:13    557s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/02 22:10:13    557s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:13    557s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/02 22:10:13    557s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/02 22:10:13    557s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/02 22:10:13    557s] Summary for sequential cells identification: 
[06/02 22:10:13    557s]   Identified SBFF number: 299
[06/02 22:10:13    557s]   Identified MBFF number: 75
[06/02 22:10:13    557s]   Identified SB Latch number: 22
[06/02 22:10:13    557s]   Identified MB Latch number: 0
[06/02 22:10:13    557s]   Not identified SBFF number: 15
[06/02 22:10:13    557s]   Not identified MBFF number: 0
[06/02 22:10:13    557s]   Not identified SB Latch number: 0
[06/02 22:10:13    557s]   Not identified MB Latch number: 0
[06/02 22:10:13    557s]   Number of sequential cells which are not FFs: 45
[06/02 22:10:13    557s]  Visiting view : view_slow_mission
[06/02 22:10:13    557s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/02 22:10:13    557s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/02 22:10:13    557s]  Visiting view : view_fast_mission
[06/02 22:10:13    557s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/02 22:10:13    557s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/02 22:10:13    557s] TLC MultiMap info (StdDelay):
[06/02 22:10:13    557s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/02 22:10:13    557s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/02 22:10:13    557s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/02 22:10:13    557s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/02 22:10:13    557s]  Setting StdDelay to: 6.1ps
[06/02 22:10:13    557s] 
[06/02 22:10:13    557s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:10:13    558s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[06/02 22:10:13    558s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[06/02 22:10:13    558s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/02 22:10:13    558s] 
[06/02 22:10:13    558s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:10:14    559s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:21 mem=10186.9M
[06/02 22:10:14    559s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:21 mem=10186.9M
[06/02 22:10:14    559s] Creating Lib Analyzer, finished. 
[06/02 22:10:14    559s] ### Creating TopoMgr, started
[06/02 22:10:14    559s] ### Creating TopoMgr, finished
[06/02 22:10:14    559s] #optDebug: Start CG creation (mem=10186.9M)
[06/02 22:10:14    559s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:10:14    559s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:10:14    560s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:10:14    560s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:10:15    560s] ToF 95.2150um
[06/02 22:10:15    560s] (cpu=0:00:00.6, mem=10379.1M)
[06/02 22:10:15    560s]  ...processing cgPrt (cpu=0:00:00.6, mem=10379.1M)
[06/02 22:10:15    560s]  ...processing cgEgp (cpu=0:00:00.6, mem=10379.1M)
[06/02 22:10:15    560s]  ...processing cgPbk (cpu=0:00:00.6, mem=10379.1M)
[06/02 22:10:15    560s]  ...processing cgNrb(cpu=0:00:00.6, mem=10379.1M)
[06/02 22:10:15    560s]  ...processing cgObs (cpu=0:00:00.6, mem=10379.1M)
[06/02 22:10:15    560s]  ...processing cgCon (cpu=0:00:00.6, mem=10379.1M)
[06/02 22:10:15    560s]  ...processing cgPdm (cpu=0:00:00.6, mem=10379.1M)
[06/02 22:10:15    560s] #optDebug: Finish CG creation (cpu=0:00:00.6, mem=10379.1M)
[06/02 22:10:15    560s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:10:15    560s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:10:15    560s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:10:15    560s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:10:15    560s] {MMLU 0 0 36}
[06/02 22:10:15    560s] [oiLAM] Zs 11, 12
[06/02 22:10:15    560s] ### Creating LA Mngr. totSessionCpu=0:09:22 mem=10379.1M
[06/02 22:10:15    560s] ### Creating LA Mngr, finished. totSessionCpu=0:09:22 mem=10379.1M
[06/02 22:10:15    560s] Running pre-eGR process
[06/02 22:10:15    560s] [NR-eGR] Started Early Global Route ( Curr Mem: 9.94 MB )
[06/02 22:10:15    560s] (I)      Initializing eGR engine (regular)
[06/02 22:10:15    560s] Set min layer with design mode ( 3 )
[06/02 22:10:15    560s] Set max layer with default ( 127 )
[06/02 22:10:15    560s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:10:15    560s] Min route layer (adjusted) = 3
[06/02 22:10:15    560s] Max route layer (adjusted) = 11
[06/02 22:10:15    560s] (I)      clean place blk overflow:
[06/02 22:10:15    560s] (I)      H : enabled 1.00 0
[06/02 22:10:15    560s] (I)      V : enabled 1.00 0
[06/02 22:10:15    560s] (I)      Initializing eGR engine (regular)
[06/02 22:10:15    560s] Set min layer with design mode ( 3 )
[06/02 22:10:15    560s] Set max layer with default ( 127 )
[06/02 22:10:15    560s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:10:15    560s] Min route layer (adjusted) = 3
[06/02 22:10:15    560s] Max route layer (adjusted) = 11
[06/02 22:10:15    560s] (I)      clean place blk overflow:
[06/02 22:10:15    560s] (I)      H : enabled 1.00 0
[06/02 22:10:15    560s] (I)      V : enabled 1.00 0
[06/02 22:10:15    560s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 9.94 MB )
[06/02 22:10:15    560s] (I)      Running eGR Regular flow
[06/02 22:10:15    560s] (I)      # wire layers (front) : 12
[06/02 22:10:15    560s] (I)      # wire layers (back)  : 0
[06/02 22:10:15    560s] (I)      min wire layer : 1
[06/02 22:10:15    560s] (I)      max wire layer : 11
[06/02 22:10:15    560s] (I)      # cut layers (front) : 11
[06/02 22:10:15    560s] (I)      # cut layers (back)  : 0
[06/02 22:10:15    560s] (I)      min cut layer : 1
[06/02 22:10:15    560s] (I)      max cut layer : 10
[06/02 22:10:15    560s] (I)      ================================== Layers ===================================
[06/02 22:10:15    560s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:10:15    560s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[06/02 22:10:15    560s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:10:15    560s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[06/02 22:10:15    560s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[06/02 22:10:15    560s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[06/02 22:10:15    560s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[06/02 22:10:15    560s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[06/02 22:10:15    560s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[06/02 22:10:15    560s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:10:15    560s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[06/02 22:10:15    560s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:10:15    560s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[06/02 22:10:15    560s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:10:15    560s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[06/02 22:10:15    560s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:10:15    560s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[06/02 22:10:15    560s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:10:15    560s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[06/02 22:10:15    560s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[06/02 22:10:15    560s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[06/02 22:10:15    560s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/02 22:10:15    560s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[06/02 22:10:15    560s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/02 22:10:15    560s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[06/02 22:10:15    560s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[06/02 22:10:15    560s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:10:15    560s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[06/02 22:10:15    560s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[06/02 22:10:15    560s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[06/02 22:10:15    560s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[06/02 22:10:15    560s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[06/02 22:10:15    560s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[06/02 22:10:15    560s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[06/02 22:10:15    560s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[06/02 22:10:15    560s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[06/02 22:10:15    560s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[06/02 22:10:15    560s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[06/02 22:10:15    560s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[06/02 22:10:15    560s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[06/02 22:10:15    560s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[06/02 22:10:15    560s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[06/02 22:10:15    560s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[06/02 22:10:15    560s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[06/02 22:10:15    560s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[06/02 22:10:15    560s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[06/02 22:10:15    560s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[06/02 22:10:15    560s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[06/02 22:10:15    560s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[06/02 22:10:15    560s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[06/02 22:10:15    560s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[06/02 22:10:15    560s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[06/02 22:10:15    560s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[06/02 22:10:15    560s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[06/02 22:10:15    560s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[06/02 22:10:15    560s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[06/02 22:10:15    560s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[06/02 22:10:15    560s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[06/02 22:10:15    560s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[06/02 22:10:15    560s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[06/02 22:10:15    560s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:10:15    560s] (I)      Started Import and model ( Curr Mem: 9.94 MB )
[06/02 22:10:15    560s] (I)      Number of ignored instance 0
[06/02 22:10:15    560s] (I)      Number of inbound cells 0
[06/02 22:10:15    560s] (I)      Number of opened ILM blockages 0
[06/02 22:10:15    560s] (I)      Number of instances temporarily fixed by detailed placement 142
[06/02 22:10:15    560s] (I)      numMoveCells=10, numMacros=0  numPads=29  numMultiRowHeightInsts=0
[06/02 22:10:15    560s] (I)      cell height: 540, count: 10
[06/02 22:10:15    560s] (I)      Number of nets = 36 ( 0 ignored )
[06/02 22:10:15    560s] [NR-eGR] Read rows... (mem=9.9M)
[06/02 22:10:15    560s] (I)      rowRegion is not equal to core box, resetting core box
[06/02 22:10:15    560s] (I)      rowRegion : (1044, 960) - (9048, 8520)
[06/02 22:10:15    560s] (I)      coreBox   : (1044, 960) - (9048, 8960)
[06/02 22:10:15    560s] [NR-eGR] Done Read rows (cpu=0.000s, mem=9.9M)
[06/02 22:10:15    560s] 
[06/02 22:10:15    560s] (I)      Identified Clock instances: Flop 0, Clock buffer/inverter 0, Gate 0, Logic 0
[06/02 22:10:15    560s] [NR-eGR] Read module constraints... (mem=9.9M)
[06/02 22:10:15    560s] [NR-eGR] Done Read module constraints (cpu=0.000s, mem=9.9M)
[06/02 22:10:15    560s] 
[06/02 22:10:15    560s] (I)      == Non-default Options ==
[06/02 22:10:15    560s] (I)      Maximum routing layer                              : 11
[06/02 22:10:15    560s] (I)      Minimum routing layer                              : 3
[06/02 22:10:15    560s] (I)      Top routing layer                                  : 11
[06/02 22:10:15    560s] (I)      Bottom routing layer                               : 3
[06/02 22:10:15    560s] (I)      Buffering-aware routing                            : true
[06/02 22:10:15    560s] (I)      Spread congestion away from blockages              : true
[06/02 22:10:15    560s] (I)      Number of threads                                  : 96
[06/02 22:10:15    560s] (I)      Overflow penalty cost                              : 10
[06/02 22:10:15    560s] (I)      Punch through distance                             : 596.302000
[06/02 22:10:15    560s] (I)      Source-to-sink ratio                               : 0.300000
[06/02 22:10:15    560s] (I)      Route tie net to shape                             : auto
[06/02 22:10:15    560s] (I)      Method to set GCell size                           : row
[06/02 22:10:15    560s] (I)      Tie hi/lo max distance                             : 5.400000
[06/02 22:10:15    560s] (I)      Counted 91 PG shapes. eGR will not process PG shapes layer by layer.
[06/02 22:10:15    560s] (I)      ============== Pin Summary ==============
[06/02 22:10:15    560s] (I)      +-------+--------+---------+------------+
[06/02 22:10:15    560s] (I)      | Layer | # pins | % total |      Group |
[06/02 22:10:15    560s] (I)      +-------+--------+---------+------------+
[06/02 22:10:15    560s] (I)      |     1 |      5 |   10.64 |        Pin |
[06/02 22:10:15    560s] (I)      |     2 |     34 |   72.34 |        Pin |
[06/02 22:10:15    560s] (I)      |     3 |      8 |   17.02 |        Pin |
[06/02 22:10:15    560s] (I)      |     4 |      0 |    0.00 | Pin access |
[06/02 22:10:15    560s] (I)      |     5 |      0 |    0.00 | Pin access |
[06/02 22:10:15    560s] (I)      |     6 |      0 |    0.00 |      Other |
[06/02 22:10:15    560s] (I)      |     7 |      0 |    0.00 |      Other |
[06/02 22:10:15    560s] (I)      |     8 |      0 |    0.00 |      Other |
[06/02 22:10:15    560s] (I)      |     9 |      0 |    0.00 |      Other |
[06/02 22:10:15    560s] (I)      |    10 |      0 |    0.00 |      Other |
[06/02 22:10:15    560s] (I)      |    11 |      0 |    0.00 |      Other |
[06/02 22:10:15    560s] (I)      +-------+--------+---------+------------+
[06/02 22:10:15    560s] (I)      Use row-based GCell size
[06/02 22:10:15    560s] (I)      Use row-based GCell align
[06/02 22:10:15    560s] (I)      layer 0 area = 6400
[06/02 22:10:15    560s] (I)      layer 1 area = 8800
[06/02 22:10:15    560s] (I)      layer 2 area = 11000
[06/02 22:10:15    560s] (I)      layer 3 area = 11000
[06/02 22:10:15    560s] (I)      layer 4 area = 11000
[06/02 22:10:15    560s] (I)      layer 5 area = 11000
[06/02 22:10:15    560s] (I)      layer 6 area = 11000
[06/02 22:10:15    560s] (I)      layer 7 area = 810000
[06/02 22:10:15    560s] (I)      layer 8 area = 2000000
[06/02 22:10:15    560s] (I)      layer 9 area = 2000000
[06/02 22:10:15    560s] (I)      layer 10 area = 0
[06/02 22:10:15    560s] (I)      GCell unit size   : 540
[06/02 22:10:15    560s] (I)      GCell multiplier  : 1
[06/02 22:10:15    560s] (I)      GCell row height  : 540
[06/02 22:10:15    560s] (I)      Actual row height : 540
[06/02 22:10:15    560s] (I)      GCell align ref   : 1044 960
[06/02 22:10:15    560s] [NR-eGR] Track table information for default rule: 
[06/02 22:10:15    560s] [NR-eGR] M1 has single uniform track structure
[06/02 22:10:15    560s] [NR-eGR] M2 has single uniform track structure
[06/02 22:10:15    560s] [NR-eGR] C1 has single uniform track structure
[06/02 22:10:15    560s] [NR-eGR] C2 has single uniform track structure
[06/02 22:10:15    560s] [NR-eGR] C3 has single uniform track structure
[06/02 22:10:15    560s] [NR-eGR] C4 has single uniform track structure
[06/02 22:10:15    560s] [NR-eGR] C5 has single uniform track structure
[06/02 22:10:15    560s] [NR-eGR] JA has single uniform track structure
[06/02 22:10:15    560s] [NR-eGR] QA has single uniform track structure
[06/02 22:10:15    560s] [NR-eGR] QB has single uniform track structure
[06/02 22:10:15    560s] [NR-eGR] LB has single uniform track structure
[06/02 22:10:15    560s] (I)      ========================= Default via ==========================
[06/02 22:10:15    560s] (I)      +----+------------------+--------------------------------------+
[06/02 22:10:15    560s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[06/02 22:10:15    560s] (I)      +----+------------------+--------------------------------------+
[06/02 22:10:15    560s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[06/02 22:10:15    560s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[06/02 22:10:15    560s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[06/02 22:10:15    560s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[06/02 22:10:15    560s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[06/02 22:10:15    560s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[06/02 22:10:15    560s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[06/02 22:10:15    560s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[06/02 22:10:15    560s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[06/02 22:10:15    560s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[06/02 22:10:15    560s] (I)      +----+------------------+--------------------------------------+
[06/02 22:10:15    560s] (I)      Design has 0 placement macros with 0 shapes. 
[06/02 22:10:17    572s] [NR-eGR] Read 0 PG shapes
[06/02 22:10:17    572s] [NR-eGR] Read 0 clock shapes
[06/02 22:10:17    572s] [NR-eGR] Read 0 other shapes
[06/02 22:10:17    572s] [NR-eGR] #Routing Blockages  : 0
[06/02 22:10:17    572s] [NR-eGR] #Instance Blockages : 8
[06/02 22:10:17    572s] [NR-eGR] #PG Blockages       : 0
[06/02 22:10:17    572s] [NR-eGR] #Halo Blockages     : 0
[06/02 22:10:17    572s] [NR-eGR] #Boundary Blockages : 0
[06/02 22:10:17    572s] [NR-eGR] #Clock Blockages    : 0
[06/02 22:10:17    572s] [NR-eGR] #Other Blockages    : 0
[06/02 22:10:17    572s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/02 22:10:17    572s] (I)      Custom ignore net properties:
[06/02 22:10:17    572s] (I)      1 : NotLegal
[06/02 22:10:17    572s] (I)      Default ignore net properties:
[06/02 22:10:17    572s] (I)      1 : Special
[06/02 22:10:17    572s] (I)      2 : Analog
[06/02 22:10:17    572s] (I)      3 : Fixed
[06/02 22:10:17    572s] (I)      4 : Skipped
[06/02 22:10:17    572s] (I)      5 : MixedSignal
[06/02 22:10:17    572s] (I)      Prerouted net properties:
[06/02 22:10:17    572s] (I)      1 : NotLegal
[06/02 22:10:17    572s] (I)      2 : Special
[06/02 22:10:17    572s] (I)      3 : Analog
[06/02 22:10:17    572s] (I)      4 : Fixed
[06/02 22:10:17    572s] (I)      5 : Skipped
[06/02 22:10:17    572s] (I)      6 : MixedSignal
[06/02 22:10:17    572s] [NR-eGR] Early global route reroute all routable nets
[06/02 22:10:17    572s] [NR-eGR] #prerouted nets         : 0
[06/02 22:10:17    572s] [NR-eGR] #prerouted special nets : 0
[06/02 22:10:17    572s] [NR-eGR] #prerouted wires        : 0
[06/02 22:10:17    572s] [NR-eGR] Read 36 nets ( ignored 0 )
[06/02 22:10:17    572s] (I)        Front-side 36 ( ignored 0 )
[06/02 22:10:17    572s] (I)        Back-side  0 ( ignored 0 )
[06/02 22:10:17    572s] (I)        Both-side  0 ( ignored 0 )
[06/02 22:10:17    572s] (I)      Reading macro buffers
[06/02 22:10:17    572s] (I)      Number of macros with buffers: 0
[06/02 22:10:17    572s] (I)      early_global_route_priority property id does not exist.
[06/02 22:10:17    572s] (I)      Setting up GCell size
[06/02 22:10:17    572s] (I)      Base Grid  :    18 x    18
[06/02 22:10:17    572s] (I)      Final Grid :     9 x     9
[06/02 22:10:17    572s] (I)      Read Num Blocks=8  Num Prerouted Wires=0  Num CS=0
[06/02 22:10:17    572s] (I)      Layer 2 (V) : #blockages 8 : #preroutes 0
[06/02 22:10:17    572s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[06/02 22:10:17    572s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[06/02 22:10:17    572s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[06/02 22:10:17    572s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[06/02 22:10:17    572s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[06/02 22:10:17    572s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[06/02 22:10:17    572s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[06/02 22:10:17    572s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[06/02 22:10:17    572s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[06/02 22:10:17    572s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer2
[06/02 22:10:17    572s] (I)      Track adjustment: Reducing 113 tracks (12.00%) for Layer3
[06/02 22:10:17    572s] (I)      Number of ignored nets                =      0
[06/02 22:10:17    572s] (I)      Number of connected nets              =      0
[06/02 22:10:17    572s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/02 22:10:17    572s] (I)      Number of clock nets                  =      0.  Ignored: No
[06/02 22:10:17    572s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/02 22:10:17    572s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/02 22:10:17    572s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/02 22:10:17    572s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/02 22:10:17    572s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/02 22:10:17    572s] (I)      Constructing bin map
[06/02 22:10:17    572s] (I)      Initialize bin information with width=2160 height=2160
[06/02 22:10:17    572s] (I)      Done constructing bin map
[06/02 22:10:17    572s] (I)      Ndr track 0 does not exist
[06/02 22:10:17    572s] (I)      ---------------------Grid Graph Info--------------------
[06/02 22:10:17    572s] (I)      Routing area        : (0, 0) - (10092, 9920)
[06/02 22:10:17    572s] (I)      Core area           : (1044, 960) - (9048, 8520)
[06/02 22:10:17    572s] (I)      Site width          :   116  (dbu)
[06/02 22:10:17    572s] (I)      Row height          :   540  (dbu)
[06/02 22:10:17    572s] (I)      GCell row height    :   540  (dbu)
[06/02 22:10:17    572s] (I)      GCell width         :  1080  (dbu)
[06/02 22:10:17    572s] (I)      GCell height        :  1080  (dbu)
[06/02 22:10:17    572s] (I)      Grid                :     9     9    11
[06/02 22:10:17    572s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[06/02 22:10:17    572s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[06/02 22:10:17    572s] (I)      Horizontal capacity :     0     0     0   540     0   540     0   540     0   540     0
[06/02 22:10:17    572s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[06/02 22:10:17    572s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[06/02 22:10:17    572s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[06/02 22:10:17    572s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[06/02 22:10:17    572s] (I)      First track coord   :    58    80    54    60    54    60    54   960  3444  3360  3658
[06/02 22:10:17    572s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[06/02 22:10:17    572s] (I)      Total num of tracks :    87   123   112   110   112   110   112    10     3     3     2
[06/02 22:10:17    572s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[06/02 22:10:17    572s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[06/02 22:10:17    572s] (I)      --------------------------------------------------------
[06/02 22:10:17    572s] 
[06/02 22:10:17    572s] [NR-eGR] ============ Routing rule table ============
[06/02 22:10:17    572s] [NR-eGR] Rule id: 0  Nets: 36
[06/02 22:10:17    572s] [NR-eGR] ========================================
[06/02 22:10:17    572s] [NR-eGR] 
[06/02 22:10:17    572s] (I)      ======== NDR :  =========
[06/02 22:10:17    572s] (I)      +--------------+--------+
[06/02 22:10:17    572s] (I)      |           ID |      0 |
[06/02 22:10:17    572s] (I)      |         Name |        |
[06/02 22:10:17    572s] (I)      |      Default |    yes |
[06/02 22:10:17    572s] (I)      |  Clk Special |     no |
[06/02 22:10:17    572s] (I)      | Hard spacing |     no |
[06/02 22:10:17    572s] (I)      |    NDR track | (none) |
[06/02 22:10:17    572s] (I)      |      NDR via | (none) |
[06/02 22:10:17    572s] (I)      |  Extra space |      0 |
[06/02 22:10:17    572s] (I)      |      Shields |      0 |
[06/02 22:10:17    572s] (I)      |   Demand (H) |      1 |
[06/02 22:10:17    572s] (I)      |   Demand (V) |      1 |
[06/02 22:10:17    572s] (I)      |        #Nets |     36 |
[06/02 22:10:17    572s] (I)      +--------------+--------+
[06/02 22:10:17    572s] (I)      +-------------------------------------------------------------------------------------+
[06/02 22:10:17    572s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/02 22:10:17    572s] (I)      +-------------------------------------------------------------------------------------+
[06/02 22:10:17    572s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:10:17    572s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:10:17    572s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:10:17    572s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:10:17    572s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:10:17    572s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[06/02 22:10:17    572s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[06/02 22:10:17    572s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[06/02 22:10:17    572s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[06/02 22:10:17    572s] (I)      +-------------------------------------------------------------------------------------+
[06/02 22:10:17    572s] (I)      =============== Blocked Tracks ===============
[06/02 22:10:17    572s] (I)      +-------+---------+----------+---------------+
[06/02 22:10:17    572s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/02 22:10:17    572s] (I)      +-------+---------+----------+---------------+
[06/02 22:10:17    572s] (I)      |     1 |       0 |        0 |         0.00% |
[06/02 22:10:17    572s] (I)      |     2 |       0 |        0 |         0.00% |
[06/02 22:10:17    572s] (I)      |     3 |    1008 |      117 |        11.61% |
[06/02 22:10:17    572s] (I)      |     4 |     990 |        0 |         0.00% |
[06/02 22:10:17    572s] (I)      |     5 |    1008 |        0 |         0.00% |
[06/02 22:10:17    572s] (I)      |     6 |     990 |        0 |         0.00% |
[06/02 22:10:17    572s] (I)      |     7 |    1008 |        0 |         0.00% |
[06/02 22:10:17    572s] (I)      |     8 |      90 |        0 |         0.00% |
[06/02 22:10:17    572s] (I)      |     9 |      27 |        0 |         0.00% |
[06/02 22:10:17    572s] (I)      |    10 |      27 |        0 |         0.00% |
[06/02 22:10:17    572s] (I)      |    11 |      18 |        0 |         0.00% |
[06/02 22:10:17    572s] (I)      +-------+---------+----------+---------------+
[06/02 22:10:17    572s] (I)      Finished Import and model ( CPU: 12.03 sec, Real: 1.77 sec, Curr Mem: 9.94 MB )
[06/02 22:10:17    572s] (I)      Delete wires for 36 nets (async)
[06/02 22:10:17    572s] (I)      Reset routing kernel
[06/02 22:10:17    572s] (I)      Started Global Routing ( Curr Mem: 9.94 MB )
[06/02 22:10:17    572s] (I)      totalPins=75  totalGlobalPin=70 (93.33%)
[06/02 22:10:17    572s] (I)      ================= Net Group Info =================
[06/02 22:10:17    572s] (I)      +----+----------------+--------------+-----------+
[06/02 22:10:17    572s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[06/02 22:10:17    572s] (I)      +----+----------------+--------------+-----------+
[06/02 22:10:17    572s] (I)      |  1 |             36 |        C1(3) |    LB(11) |
[06/02 22:10:17    572s] (I)      +----+----------------+--------------+-----------+
[06/02 22:10:17    572s] (I)      total 2D Cap : 4962 = (2097 H, 2865 V)
[06/02 22:10:17    572s] (I)      total 2D Demand : 5 = (0 H, 5 V)
[06/02 22:10:17    572s] (I)      #blocked GCells = 0
[06/02 22:10:17    572s] (I)      #regions = 1
[06/02 22:10:17    572s] (I)      #blocked areas for congestion spreading : 0
[06/02 22:10:17    572s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 11]
[06/02 22:10:17    572s] (I)      
[06/02 22:10:17    572s] (I)      ============  Phase 1a Route ============
[06/02 22:10:17    572s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/02 22:10:17    572s] (I)      
[06/02 22:10:17    572s] (I)      ============  Phase 1b Route ============
[06/02 22:10:17    572s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/02 22:10:17    572s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.720000e+01um
[06/02 22:10:17    572s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/02 22:10:17    572s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/02 22:10:17    572s] (I)      
[06/02 22:10:17    572s] (I)      ============  Phase 1c Route ============
[06/02 22:10:17    572s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/02 22:10:17    572s] (I)      
[06/02 22:10:17    572s] (I)      ============  Phase 1d Route ============
[06/02 22:10:17    572s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/02 22:10:17    572s] (I)      
[06/02 22:10:17    572s] (I)      ============  Phase 1e Route ============
[06/02 22:10:17    572s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/02 22:10:17    572s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.720000e+01um
[06/02 22:10:17    572s] (I)      
[06/02 22:10:17    572s] (I)      ============  Phase 1l Route ============
[06/02 22:10:17    574s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/02 22:10:17    574s] (I)      Layer  3:        710        34         7           0         864    ( 0.00%) 
[06/02 22:10:17    574s] (I)      Layer  4:        880        39         0           0         864    ( 0.00%) 
[06/02 22:10:17    574s] (I)      Layer  5:        896        29         0           0         864    ( 0.00%) 
[06/02 22:10:17    574s] (I)      Layer  6:        880         8         0           0         864    ( 0.00%) 
[06/02 22:10:17    574s] (I)      Layer  7:        896        16         0           0         864    ( 0.00%) 
[06/02 22:10:17    574s] (I)      Layer  8:         80         0         0           0          86    ( 0.00%) 
[06/02 22:10:17    574s] (I)      Layer  9:         24         0         0          22          11    (66.67%) 
[06/02 22:10:17    574s] (I)      Layer 10:         24         0         0          22          11    (66.67%) 
[06/02 22:10:17    574s] (I)      Layer 11:         16         0         0          17           5    (77.78%) 
[06/02 22:10:17    574s] (I)      Total:          4406       126         7          58        4430    ( 1.29%) 
[06/02 22:10:17    574s] (I)      
[06/02 22:10:17    574s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/02 22:10:17    574s] [NR-eGR]                        OverCon            
[06/02 22:10:17    574s] [NR-eGR]                         #Gcell     %Gcell
[06/02 22:10:17    574s] [NR-eGR]        Layer             (1-2)    OverCon
[06/02 22:10:17    574s] [NR-eGR] ----------------------------------------------
[06/02 22:10:17    574s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/02 22:10:17    574s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/02 22:10:17    574s] [NR-eGR]      C1 ( 3)         4( 5.48%)   ( 5.48%) 
[06/02 22:10:17    574s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[06/02 22:10:17    574s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[06/02 22:10:17    574s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[06/02 22:10:17    574s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[06/02 22:10:17    574s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[06/02 22:10:17    574s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[06/02 22:10:17    574s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[06/02 22:10:17    574s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[06/02 22:10:17    574s] [NR-eGR] ----------------------------------------------
[06/02 22:10:17    574s] [NR-eGR]        Total         4( 0.80%)   ( 0.80%) 
[06/02 22:10:17    574s] [NR-eGR] 
[06/02 22:10:17    574s] (I)      Finished Global Routing ( CPU: 1.76 sec, Real: 0.36 sec, Curr Mem: 9.95 MB )
[06/02 22:10:17    574s] (I)      Updating congestion map
[06/02 22:10:17    574s] (I)      total 2D Cap : 4968 = (2097 H, 2871 V)
[06/02 22:10:17    574s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/02 22:10:17    574s] (I)      Running track assignment and export wires
[06/02 22:10:17    574s] (I)      ============= Track Assignment ============
[06/02 22:10:17    574s] (I)      Started Track Assignment (96T) ( Curr Mem: 9.95 MB )
[06/02 22:10:17    574s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[06/02 22:10:17    574s] (I)      Run Multi-thread track assignment
[06/02 22:10:17    575s] (I)      Finished Track Assignment (96T) ( CPU: 0.84 sec, Real: 0.17 sec, Curr Mem: 9.95 MB )
[06/02 22:10:17    575s] (I)      Started Export ( Curr Mem: 9.95 MB )
[06/02 22:10:17    575s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[06/02 22:10:17    575s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[06/02 22:10:17    575s] [NR-eGR] --------------------------------------------------------------------------
[06/02 22:10:17    575s] [NR-eGR]             Length (um)  Vias 
[06/02 22:10:17    575s] [NR-eGR] ------------------------------
[06/02 22:10:17    575s] [NR-eGR]  M1  (1V)             0     5 
[06/02 22:10:17    575s] [NR-eGR]  M2  (2H)             0    39 
[06/02 22:10:17    575s] [NR-eGR]  C1  (3V)            23    62 
[06/02 22:10:17    575s] [NR-eGR]  C2  (4H)            27    25 
[06/02 22:10:17    575s] [NR-eGR]  C3  (5V)            37    10 
[06/02 22:10:17    575s] [NR-eGR]  C4  (6H)             3     7 
[06/02 22:10:17    575s] [NR-eGR]  C5  (7V)            21     0 
[06/02 22:10:17    575s] [NR-eGR]  JA  (8H)             0     0 
[06/02 22:10:17    575s] [NR-eGR]  QA  (9V)             0     0 
[06/02 22:10:17    575s] [NR-eGR]  QB  (10H)            0     0 
[06/02 22:10:17    575s] [NR-eGR]  LB  (11V)            0     0 
[06/02 22:10:17    575s] [NR-eGR] ------------------------------
[06/02 22:10:17    575s] [NR-eGR]      Total          112   148 
[06/02 22:10:17    575s] [NR-eGR] --------------------------------------------------------------------------
[06/02 22:10:17    575s] [NR-eGR] Total half perimeter of net bounding box: 108um
[06/02 22:10:17    575s] [NR-eGR] Total length: 112um, number of vias: 148
[06/02 22:10:17    575s] [NR-eGR] --------------------------------------------------------------------------
[06/02 22:10:17    575s] (I)      == Layer wire length by net rule ==
[06/02 22:10:17    575s] (I)                  Default 
[06/02 22:10:17    575s] (I)      --------------------
[06/02 22:10:17    575s] (I)       M1  (1V)       0um 
[06/02 22:10:17    575s] (I)       M2  (2H)       0um 
[06/02 22:10:17    575s] (I)       C1  (3V)      23um 
[06/02 22:10:17    575s] (I)       C2  (4H)      27um 
[06/02 22:10:17    575s] (I)       C3  (5V)      37um 
[06/02 22:10:17    575s] (I)       C4  (6H)       3um 
[06/02 22:10:17    575s] (I)       C5  (7V)      21um 
[06/02 22:10:17    575s] (I)       JA  (8H)       0um 
[06/02 22:10:17    575s] (I)       QA  (9V)       0um 
[06/02 22:10:17    575s] (I)       QB  (10H)      0um 
[06/02 22:10:17    575s] (I)       LB  (11V)      0um 
[06/02 22:10:17    575s] (I)      --------------------
[06/02 22:10:17    575s] (I)           Total    112um 
[06/02 22:10:17    575s] (I)      == Layer via count by net rule ==
[06/02 22:10:17    575s] (I)                  Default 
[06/02 22:10:17    575s] (I)      --------------------
[06/02 22:10:17    575s] (I)       M1  (1V)         5 
[06/02 22:10:17    575s] (I)       M2  (2H)        39 
[06/02 22:10:17    575s] (I)       C1  (3V)        62 
[06/02 22:10:17    575s] (I)       C2  (4H)        25 
[06/02 22:10:17    575s] (I)       C3  (5V)        10 
[06/02 22:10:17    575s] (I)       C4  (6H)         7 
[06/02 22:10:17    575s] (I)       C5  (7V)         0 
[06/02 22:10:17    575s] (I)       JA  (8H)         0 
[06/02 22:10:17    575s] (I)       QA  (9V)         0 
[06/02 22:10:17    575s] (I)       QB  (10H)        0 
[06/02 22:10:17    575s] (I)       LB  (11V)        0 
[06/02 22:10:17    575s] (I)      --------------------
[06/02 22:10:17    575s] (I)           Total      148 
[06/02 22:10:17    575s] (I)      Finished Export ( CPU: 0.16 sec, Real: 0.13 sec, Curr Mem: 9.95 MB )
[06/02 22:10:17    575s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[06/02 22:10:17    575s] [NR-eGR] Finished Early Global Route kernel ( CPU: 14.83 sec, Real: 2.48 sec, Curr Mem: 9.94 MB )
[06/02 22:10:17    575s] [NR-eGR] Finished Early Global Route ( CPU: 14.84 sec, Real: 2.49 sec, Curr Mem: 9.94 MB )
[06/02 22:10:17    575s] (I)      ========================================= Runtime Summary =========================================
[06/02 22:10:17    575s] (I)       Step                                                 %      Start     Finish      Real        CPU 
[06/02 22:10:17    575s] (I)      ---------------------------------------------------------------------------------------------------
[06/02 22:10:17    575s] (I)       Early Global Route                             100.00%  33.24 sec  35.73 sec  2.49 sec  14.84 sec 
[06/02 22:10:17    575s] (I)       +-Early Global Route kernel                     99.72%  33.25 sec  35.73 sec  2.48 sec  14.83 sec 
[06/02 22:10:17    575s] (I)       | +-Import and model                            71.12%  33.29 sec  35.06 sec  1.77 sec  12.03 sec 
[06/02 22:10:17    575s] (I)       | | +-Create place DB                            0.10%  33.29 sec  33.29 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | | +-Import place data                        0.09%  33.29 sec  33.29 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | | | +-Read instances and placement           0.02%  33.29 sec  33.29 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | | | +-Read nets                              0.01%  33.29 sec  33.29 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | | | +-Read rows                              0.01%  33.29 sec  33.29 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | | | +-Read module constraints                0.00%  33.29 sec  33.29 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | +-Create route DB                           70.31%  33.29 sec  35.04 sec  1.75 sec  12.00 sec 
[06/02 22:10:17    575s] (I)       | | | +-Import route data (96T)                 70.27%  33.29 sec  35.04 sec  1.75 sec  12.00 sec 
[06/02 22:10:17    575s] (I)       | | | | +-Read blockages ( Layer 3-11 )         69.65%  33.30 sec  35.03 sec  1.73 sec  11.99 sec 
[06/02 22:10:17    575s] (I)       | | | | | +-Read routing blockages               0.00%  33.30 sec  33.30 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | | | | +-Read instance blockages              0.01%  33.30 sec  33.30 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | | | | +-Read PG blockages                   69.50%  33.30 sec  35.03 sec  1.73 sec  11.99 sec 
[06/02 22:10:17    575s] (I)       | | | | | | +-Allocate memory for PG via list    0.00%  33.30 sec  33.30 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | | | | +-Read clock blockages                 0.01%  35.03 sec  35.03 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | | | | +-Read other blockages                 0.01%  35.03 sec  35.03 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | | | | +-Read halo blockages                  0.00%  35.03 sec  35.03 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | | | | +-Read boundary cut boxes              0.00%  35.03 sec  35.03 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | | | +-Read blackboxes                        0.00%  35.03 sec  35.03 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | | | +-Read prerouted                         0.04%  35.03 sec  35.03 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | | | +-Read nets                              0.01%  35.03 sec  35.03 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | | | +-Set up via pillars                     0.00%  35.04 sec  35.04 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | | | +-Initialize 3D grid graph               0.01%  35.04 sec  35.04 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | | | +-Model blockage capacity                0.04%  35.04 sec  35.04 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | | | | +-Initialize 3D capacity               0.02%  35.04 sec  35.04 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | +-Read aux data                              0.01%  35.04 sec  35.04 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | +-Others data preparation                    0.00%  35.04 sec  35.04 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | +-Create route kernel                        0.63%  35.04 sec  35.06 sec  0.02 sec   0.01 sec 
[06/02 22:10:17    575s] (I)       | +-Global Routing                              14.66%  35.06 sec  35.42 sec  0.36 sec   1.76 sec 
[06/02 22:10:17    575s] (I)       | | +-Initialization                             0.00%  35.06 sec  35.06 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | +-Net group 1                               14.47%  35.06 sec  35.42 sec  0.36 sec   1.75 sec 
[06/02 22:10:17    575s] (I)       | | | +-Generate topology (96T)                  1.01%  35.06 sec  35.08 sec  0.03 sec   0.03 sec 
[06/02 22:10:17    575s] (I)       | | | +-Phase 1a                                 2.46%  35.08 sec  35.15 sec  0.06 sec   0.09 sec 
[06/02 22:10:17    575s] (I)       | | | | +-Pattern routing (96T)                  2.40%  35.09 sec  35.14 sec  0.06 sec   0.09 sec 
[06/02 22:10:17    575s] (I)       | | | | +-Add via demand to 2D                   0.00%  35.15 sec  35.15 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | | +-Phase 1b                                 0.01%  35.15 sec  35.15 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | | +-Phase 1c                                 0.00%  35.15 sec  35.15 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | | +-Phase 1d                                 0.00%  35.15 sec  35.15 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | | +-Phase 1e                                 0.03%  35.15 sec  35.15 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | | | +-Route legalization                     0.02%  35.15 sec  35.15 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | | | | +-Legalize Reach Aware Violations      0.00%  35.15 sec  35.15 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | | +-Phase 1l                                10.83%  35.15 sec  35.42 sec  0.27 sec   1.63 sec 
[06/02 22:10:17    575s] (I)       | | | | +-Layer assignment (96T)                10.81%  35.15 sec  35.42 sec  0.27 sec   1.63 sec 
[06/02 22:10:17    575s] (I)       | +-Export cong map                              0.04%  35.42 sec  35.42 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | +-Export 2D cong map                         0.01%  35.42 sec  35.42 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | +-Extract Global 3D Wires                      0.00%  35.42 sec  35.42 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | +-Track Assignment (96T)                       6.99%  35.42 sec  35.60 sec  0.17 sec   0.84 sec 
[06/02 22:10:17    575s] (I)       | | +-Initialization                             0.01%  35.42 sec  35.42 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | +-Track Assignment Kernel                    6.93%  35.42 sec  35.60 sec  0.17 sec   0.84 sec 
[06/02 22:10:17    575s] (I)       | | +-Free Memory                                0.00%  35.60 sec  35.60 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | +-Export                                       5.13%  35.60 sec  35.72 sec  0.13 sec   0.16 sec 
[06/02 22:10:17    575s] (I)       | | +-Export DB wires                            4.61%  35.60 sec  35.71 sec  0.11 sec   0.14 sec 
[06/02 22:10:17    575s] (I)       | | | +-Export all nets (96T)                    2.29%  35.60 sec  35.65 sec  0.06 sec   0.07 sec 
[06/02 22:10:17    575s] (I)       | | | +-Set wire vias (96T)                      2.27%  35.66 sec  35.71 sec  0.06 sec   0.07 sec 
[06/02 22:10:17    575s] (I)       | | +-Report wirelength                          0.45%  35.71 sec  35.72 sec  0.01 sec   0.02 sec 
[06/02 22:10:17    575s] (I)       | | +-Update net boxes                           0.01%  35.72 sec  35.72 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | | +-Update timing                              0.00%  35.72 sec  35.72 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)       | +-Postprocess design                           0.05%  35.73 sec  35.73 sec  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)      ====================== Summary by functions =======================
[06/02 22:10:17    575s] (I)       Lv  Step                                   %      Real        CPU 
[06/02 22:10:17    575s] (I)      -------------------------------------------------------------------
[06/02 22:10:17    575s] (I)        0  Early Global Route               100.00%  2.49 sec  14.84 sec 
[06/02 22:10:17    575s] (I)        1  Early Global Route kernel         99.72%  2.48 sec  14.83 sec 
[06/02 22:10:17    575s] (I)        2  Import and model                  71.12%  1.77 sec  12.03 sec 
[06/02 22:10:17    575s] (I)        2  Global Routing                    14.66%  0.36 sec   1.76 sec 
[06/02 22:10:17    575s] (I)        2  Track Assignment (96T)             6.99%  0.17 sec   0.84 sec 
[06/02 22:10:17    575s] (I)        2  Export                             5.13%  0.13 sec   0.16 sec 
[06/02 22:10:17    575s] (I)        2  Postprocess design                 0.05%  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)        2  Export cong map                    0.04%  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)        2  Extract Global 3D Wires            0.00%  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)        3  Create route DB                   70.31%  1.75 sec  12.00 sec 
[06/02 22:10:17    575s] (I)        3  Net group 1                       14.47%  0.36 sec   1.75 sec 
[06/02 22:10:17    575s] (I)        3  Track Assignment Kernel            6.93%  0.17 sec   0.84 sec 
[06/02 22:10:17    575s] (I)        3  Export DB wires                    4.61%  0.11 sec   0.14 sec 
[06/02 22:10:17    575s] (I)        3  Create route kernel                0.63%  0.02 sec   0.01 sec 
[06/02 22:10:17    575s] (I)        3  Report wirelength                  0.45%  0.01 sec   0.02 sec 
[06/02 22:10:17    575s] (I)        3  Create place DB                    0.10%  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)        3  Export 2D cong map                 0.01%  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)        3  Read aux data                      0.01%  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)        3  Initialization                     0.01%  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)        3  Update net boxes                   0.01%  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)        3  Free Memory                        0.00%  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)        3  Others data preparation            0.00%  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)        3  Update timing                      0.00%  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)        4  Import route data (96T)           70.27%  1.75 sec  12.00 sec 
[06/02 22:10:17    575s] (I)        4  Phase 1l                          10.83%  0.27 sec   1.63 sec 
[06/02 22:10:17    575s] (I)        4  Phase 1a                           2.46%  0.06 sec   0.09 sec 
[06/02 22:10:17    575s] (I)        4  Export all nets (96T)              2.29%  0.06 sec   0.07 sec 
[06/02 22:10:17    575s] (I)        4  Set wire vias (96T)                2.27%  0.06 sec   0.07 sec 
[06/02 22:10:17    575s] (I)        4  Generate topology (96T)            1.01%  0.03 sec   0.03 sec 
[06/02 22:10:17    575s] (I)        4  Import place data                  0.09%  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)        4  Phase 1e                           0.03%  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)        4  Phase 1b                           0.01%  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)        4  Phase 1d                           0.00%  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)        4  Phase 1c                           0.00%  0.00 sec   0.00 sec 
[06/02 22:10:17    575s] (I)        5  Read blockages ( Layer 3-11 )     69.65%  1.73 sec  11.99 sec 
[06/02 22:10:17    575s] (I)        5  Layer assignment (96T)            10.81%  0.27 sec   1.63 sec 
[06/02 22:10:18    575s] (I)        5  Pattern routing (96T)              2.40%  0.06 sec   0.09 sec 
[06/02 22:10:18    575s] (I)        5  Model blockage capacity            0.04%  0.00 sec   0.00 sec 
[06/02 22:10:18    575s] (I)        5  Read prerouted                     0.04%  0.00 sec   0.00 sec 
[06/02 22:10:18    575s] (I)        5  Read nets                          0.02%  0.00 sec   0.00 sec 
[06/02 22:10:18    575s] (I)        5  Read instances and placement       0.02%  0.00 sec   0.00 sec 
[06/02 22:10:18    575s] (I)        5  Route legalization                 0.02%  0.00 sec   0.00 sec 
[06/02 22:10:18    575s] (I)        5  Initialize 3D grid graph           0.01%  0.00 sec   0.00 sec 
[06/02 22:10:18    575s] (I)        5  Read rows                          0.01%  0.00 sec   0.00 sec 
[06/02 22:10:18    575s] (I)        5  Read blackboxes                    0.00%  0.00 sec   0.00 sec 
[06/02 22:10:18    575s] (I)        5  Read module constraints            0.00%  0.00 sec   0.00 sec 
[06/02 22:10:18    575s] (I)        5  Add via demand to 2D               0.00%  0.00 sec   0.00 sec 
[06/02 22:10:18    575s] (I)        5  Set up via pillars                 0.00%  0.00 sec   0.00 sec 
[06/02 22:10:18    575s] (I)        6  Read PG blockages                 69.50%  1.73 sec  11.99 sec 
[06/02 22:10:18    575s] (I)        6  Initialize 3D capacity             0.02%  0.00 sec   0.00 sec 
[06/02 22:10:18    575s] (I)        6  Read clock blockages               0.01%  0.00 sec   0.00 sec 
[06/02 22:10:18    575s] (I)        6  Read other blockages               0.01%  0.00 sec   0.00 sec 
[06/02 22:10:18    575s] (I)        6  Read instance blockages            0.01%  0.00 sec   0.00 sec 
[06/02 22:10:18    575s] (I)        6  Legalize Reach Aware Violations    0.00%  0.00 sec   0.00 sec 
[06/02 22:10:18    575s] (I)        6  Read halo blockages                0.00%  0.00 sec   0.00 sec 
[06/02 22:10:18    575s] (I)        6  Read boundary cut boxes            0.00%  0.00 sec   0.00 sec 
[06/02 22:10:18    575s] (I)        6  Read routing blockages             0.00%  0.00 sec   0.00 sec 
[06/02 22:10:18    575s] (I)        7  Allocate memory for PG via list    0.00%  0.00 sec   0.00 sec 
[06/02 22:10:18    575s] Running post-eGR process
[06/02 22:10:18    575s] Extraction called for design 'adder' of instances=152 and nets=40 using extraction engine 'preRoute' .
[06/02 22:10:18    575s] PreRoute RC Extraction called for design adder.
[06/02 22:10:18    575s] RC Extraction called in multi-corner(2) mode.
[06/02 22:10:18    575s] RCMode: PreRoute
[06/02 22:10:18    575s]       RC Corner Indexes            0       1   
[06/02 22:10:18    575s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/02 22:10:18    575s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/02 22:10:18    575s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/02 22:10:18    575s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/02 22:10:18    575s] Shrink Factor                : 1.00000
[06/02 22:10:18    575s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/02 22:10:18    575s] Using Quantus QRC technology file ...
[06/02 22:10:18    575s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[06/02 22:10:18    575s] Updating RC Grid density data for preRoute extraction ...
[06/02 22:10:18    575s] eee: pegSigSF=1.070000
[06/02 22:10:18    575s] Initializing multi-corner resistance tables ...
[06/02 22:10:18    575s] eee: Grid unit RC data computation started
[06/02 22:10:18    575s] eee: Grid unit RC data computation completed
[06/02 22:10:18    575s] eee: l=1 avDens=0.005171 usedTrk=0.962963 availTrk=186.206897 sigTrk=0.962963
[06/02 22:10:18    575s] eee: l=2 avDens=0.001097 usedTrk=0.296296 availTrk=270.000000 sigTrk=0.296296
[06/02 22:10:18    575s] eee: l=3 avDens=0.017877 usedTrk=4.290370 availTrk=240.000000 sigTrk=4.290370
[06/02 22:10:18    575s] eee: l=4 avDens=0.021019 usedTrk=5.044444 availTrk=240.000000 sigTrk=5.044444
[06/02 22:10:18    575s] eee: l=5 avDens=0.037963 usedTrk=6.833333 availTrk=180.000000 sigTrk=6.833333
[06/02 22:10:18    575s] eee: l=6 avDens=0.010426 usedTrk=0.625556 availTrk=60.000000 sigTrk=0.625556
[06/02 22:10:18    575s] eee: l=7 avDens=0.021965 usedTrk=3.953704 availTrk=180.000000 sigTrk=3.953704
[06/02 22:10:18    575s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:10:18    575s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:10:18    575s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:10:18    575s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:10:18    575s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:10:18    575s] eee: LAM-FP: thresh=1 ; dimX=126.150000 ; dimY=124.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[06/02 22:10:18    575s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.793200 aWlH=0.000000 lMod=0 pMax=0.929400 pMod=77 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/02 22:10:18    575s] eee: NetCapCache creation started. (Current Mem: 10286.094M) 
[06/02 22:10:18    575s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 10286.094M) 
[06/02 22:10:18    575s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(10.092000, 9.920000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[06/02 22:10:18    575s] eee: Metal Layers Info:
[06/02 22:10:18    575s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:10:18    575s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/02 22:10:18    575s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:10:18    575s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[06/02 22:10:18    575s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[06/02 22:10:18    575s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[06/02 22:10:18    575s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[06/02 22:10:18    575s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[06/02 22:10:18    575s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[06/02 22:10:18    575s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[06/02 22:10:18    575s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[06/02 22:10:18    575s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[06/02 22:10:18    575s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[06/02 22:10:18    575s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[06/02 22:10:18    575s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:10:18    575s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[06/02 22:10:18    575s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 10286.094M)
[06/02 22:10:18    575s] Cell adder LLGs are deleted
[06/02 22:10:18    575s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:18    575s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:18    575s] OPERPROF: Starting SiteArray-Init at level 1, MEM:10286.1M, EPOCH TIME: 1748916618.075845
[06/02 22:10:18    575s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:18    575s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:18    575s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:10286.1M, EPOCH TIME: 1748916618.076820
[06/02 22:10:18    575s] Max number of tech site patterns supported in site array is 256.
[06/02 22:10:18    575s] Core basic site is GF22_DST
[06/02 22:10:18    576s] After signature check, allow fast init is false, keep pre-filter is true.
[06/02 22:10:18    576s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/02 22:10:18    576s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:10:18    576s] SiteArray: use 20,480 bytes
[06/02 22:10:18    576s] SiteArray: current memory after site array memory allocation 10286.1M
[06/02 22:10:18    576s] SiteArray: FP blocked sites are writable
[06/02 22:10:18    576s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:10286.1M, EPOCH TIME: 1748916618.429847
[06/02 22:10:18    577s] Process 45 wires and vias for routing blockage analysis
[06/02 22:10:18    577s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:1.040, REAL:0.160, MEM:10286.1M, EPOCH TIME: 1748916618.590111
[06/02 22:10:18    577s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:10:18    577s] Atter site array init, number of instance map data is 0.
[06/02 22:10:18    577s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:2.290, REAL:0.516, MEM:10286.1M, EPOCH TIME: 1748916618.592482
[06/02 22:10:18    577s] 
[06/02 22:10:18    577s] 
[06/02 22:10:18    577s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:10:18    577s] OPERPROF: Finished SiteArray-Init at level 1, CPU:2.330, REAL:0.521, MEM:10286.1M, EPOCH TIME: 1748916618.596500
[06/02 22:10:18    577s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:10:18    577s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:18    577s] Starting delay calculation for Setup views
[06/02 22:10:19    578s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/02 22:10:19    578s] #################################################################################
[06/02 22:10:19    578s] # Design Stage: PreRoute
[06/02 22:10:19    578s] # Design Name: adder
[06/02 22:10:19    578s] # Design Mode: 22nm
[06/02 22:10:19    578s] # Analysis Mode: MMMC Non-OCV 
[06/02 22:10:19    578s] # Parasitics Mode: No SPEF/RCDB 
[06/02 22:10:19    578s] # Signoff Settings: SI Off 
[06/02 22:10:19    578s] #################################################################################
[06/02 22:10:19    579s] Topological Sorting (REAL = 0:00:00.0, MEM = 10351.3M, InitMEM = 10351.3M)
[06/02 22:10:20    579s] Calculate delays in BcWc mode...
[06/02 22:10:20    579s] Start delay calculation (fullDC) (96 T). (MEM=4535.31)
[06/02 22:10:20    579s] End AAE Lib Interpolated Model. (MEM=10367.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:10:20    580s] Total number of fetched objects 36
[06/02 22:10:20    581s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/02 22:10:20    581s] End delay calculation. (MEM=4553.71 CPU=0:00:00.7 REAL=0:00:00.0)
[06/02 22:10:20    581s] End delay calculation (fullDC). (MEM=4553.71 CPU=0:00:01.3 REAL=0:00:00.0)
[06/02 22:10:20    581s] *** CDM Built up (cpu=0:00:02.7  real=0:00:01.0  mem= 13895.4M) ***
[06/02 22:10:21    583s] *** Done Building Timing Graph (cpu=0:00:05.2 real=0:00:03.0 totSessionCpu=0:09:44 mem=10351.4M)
[06/02 22:10:22    583s] 
------------------------------------------------------------------
             Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.474  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
------------------------------------------------------------------

[06/02 22:10:22    583s] **optDesign ... cpu = 0:00:35, real = 0:00:37, mem = 4555.4M, totSessionCpu=0:09:44 **
[06/02 22:10:22    583s] Begin: Collecting metrics
[06/02 22:10:22    583s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 99.474 |   0 |       30.75 | 0:00:04  |       10391 |    0 |   0 |
 ------------------------------------------------------------------------------------ 
[06/02 22:10:22    583s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4555.5M, current mem=4555.5M)

[06/02 22:10:22    583s] End: Collecting metrics
[06/02 22:10:22    583s] *** InitOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:34.8/0:00:36.4 (1.0), totSession cpu/real = 0:09:44.7/0:16:13.4 (0.6), mem = 10387.2M
[06/02 22:10:22    583s] 
[06/02 22:10:22    583s] =============================================================================================
[06/02 22:10:22    583s]  Step TAT Report : InitOpt #1 / place_opt_design #1                             23.10-p003_1
[06/02 22:10:22    583s] =============================================================================================
[06/02 22:10:22    583s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:10:22    583s] ---------------------------------------------------------------------------------------------
[06/02 22:10:22    583s] [ ViewPruning            ]      2   0:00:00.2  (   0.6 % )     0:00:00.9 /  0:00:01.4    1.5
[06/02 22:10:22    583s] [ OptSummaryReport       ]      1   0:00:00.5  (   1.5 % )     0:00:04.0 /  0:00:07.9    2.0
[06/02 22:10:22    583s] [ MetricReport           ]      1   0:00:00.3  (   0.8 % )     0:00:00.3 /  0:00:00.3    1.0
[06/02 22:10:22    583s] [ DrvReport              ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.3    2.6
[06/02 22:10:22    583s] [ CellServerInit         ]      2   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.0
[06/02 22:10:22    583s] [ LibAnalyzerInit        ]      2   0:00:03.6  (   9.8 % )     0:00:03.6 /  0:00:04.3    1.2
[06/02 22:10:22    583s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:22    583s] [ MetricInit             ]      1   0:00:01.1  (   2.9 % )     0:00:01.1 /  0:00:01.1    1.0
[06/02 22:10:22    583s] [ DetailPlaceInit        ]      1   0:00:01.0  (   2.7 % )     0:00:01.0 /  0:00:04.4    4.5
[06/02 22:10:22    583s] [ EarlyGlobalRoute       ]      1   0:00:02.5  (   6.9 % )     0:00:02.5 /  0:00:14.9    5.9
[06/02 22:10:22    583s] [ ExtractRC              ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.9
[06/02 22:10:22    583s] [ UpdateTimingGraph      ]      1   0:00:00.6  (   1.7 % )     0:00:03.3 /  0:00:05.2    1.6
[06/02 22:10:22    583s] [ FullDelayCalc          ]      1   0:00:01.4  (   3.9 % )     0:00:01.4 /  0:00:02.7    1.9
[06/02 22:10:22    583s] [ TimingUpdate           ]      2   0:00:01.0  (   2.7 % )     0:00:01.0 /  0:00:01.5    1.6
[06/02 22:10:22    583s] [ TimingReport           ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    1.2
[06/02 22:10:22    583s] [ MISC                   ]          0:00:23.9  (  65.6 % )     0:00:23.9 /  0:00:01.9    0.1
[06/02 22:10:22    583s] ---------------------------------------------------------------------------------------------
[06/02 22:10:22    583s]  InitOpt #1 TOTAL                   0:00:36.4  ( 100.0 % )     0:00:36.4 /  0:00:34.8    1.0
[06/02 22:10:22    583s] ---------------------------------------------------------------------------------------------
[06/02 22:10:22    583s] 
[06/02 22:10:22    583s] ** INFO : this run is activating 'allEndPoints' option
[06/02 22:10:22    583s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/02 22:10:22    583s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:09:45 mem=10387.2M
[06/02 22:10:22    583s] OPERPROF: Starting DPlace-Init at level 1, MEM:10387.2M, EPOCH TIME: 1748916622.330682
[06/02 22:10:22    583s] Processing tracks to init pin-track alignment.
[06/02 22:10:22    583s] z: 1, totalTracks: 1
[06/02 22:10:22    583s] z: 3, totalTracks: 1
[06/02 22:10:22    583s] z: 5, totalTracks: 1
[06/02 22:10:22    583s] z: 7, totalTracks: 1
[06/02 22:10:22    583s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[06/02 22:10:22    583s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:10:22    583s] Initializing Route Infrastructure for color support ...
[06/02 22:10:22    583s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:10387.2M, EPOCH TIME: 1748916622.332160
[06/02 22:10:22    583s] ### Add 31 auto generated vias to default rule
[06/02 22:10:22    583s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.011, MEM:10387.2M, EPOCH TIME: 1748916622.342885
[06/02 22:10:22    583s] Route Infrastructure Initialized for color support successfully.
[06/02 22:10:22    583s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:10:22    583s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:10387.2M, EPOCH TIME: 1748916622.355278
[06/02 22:10:22    583s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:22    583s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:22    583s] 
[06/02 22:10:22    583s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:10:22    583s] 
[06/02 22:10:22    583s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:10:22    583s] OPERPROF:     Starting CMU at level 3, MEM:10387.2M, EPOCH TIME: 1748916622.539939
[06/02 22:10:22    583s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:10387.2M, EPOCH TIME: 1748916622.540834
[06/02 22:10:22    583s] 
[06/02 22:10:22    583s] Bad Lib Cell Checking (CMU) is done! (0)
[06/02 22:10:22    583s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.200, REAL:0.186, MEM:10387.2M, EPOCH TIME: 1748916622.541097
[06/02 22:10:22    583s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:10387.2M, EPOCH TIME: 1748916622.541232
[06/02 22:10:22    583s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.002, MEM:10387.2M, EPOCH TIME: 1748916622.542949
[06/02 22:10:22    583s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=10387.2MB).
[06/02 22:10:22    583s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.213, MEM:10387.2M, EPOCH TIME: 1748916622.543644
[06/02 22:10:22    583s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:09:45 mem=10387.2M
[06/02 22:10:22    583s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:10387.2M, EPOCH TIME: 1748916622.544177
[06/02 22:10:22    583s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:10:22    583s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:22    583s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:22    583s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:22    583s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.007, MEM:10387.2M, EPOCH TIME: 1748916622.551156
[06/02 22:10:22    583s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/02 22:10:22    583s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:09:45 mem=10387.2M
[06/02 22:10:22    583s] OPERPROF: Starting DPlace-Init at level 1, MEM:10387.2M, EPOCH TIME: 1748916622.552136
[06/02 22:10:22    583s] Processing tracks to init pin-track alignment.
[06/02 22:10:22    583s] z: 1, totalTracks: 1
[06/02 22:10:22    583s] z: 3, totalTracks: 1
[06/02 22:10:22    583s] z: 5, totalTracks: 1
[06/02 22:10:22    583s] z: 7, totalTracks: 1
[06/02 22:10:22    583s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[06/02 22:10:22    583s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:10:22    583s] Initializing Route Infrastructure for color support ...
[06/02 22:10:22    583s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:10387.2M, EPOCH TIME: 1748916622.552844
[06/02 22:10:22    583s] ### Add 31 auto generated vias to default rule
[06/02 22:10:22    583s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:10387.2M, EPOCH TIME: 1748916622.557342
[06/02 22:10:22    583s] Route Infrastructure Initialized for color support successfully.
[06/02 22:10:22    583s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:10:22    583s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:10387.2M, EPOCH TIME: 1748916622.566123
[06/02 22:10:22    583s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:22    583s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:22    584s] 
[06/02 22:10:22    584s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:10:22    584s] 
[06/02 22:10:22    584s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:10:22    584s] OPERPROF:     Starting CMU at level 3, MEM:10387.2M, EPOCH TIME: 1748916622.762115
[06/02 22:10:22    584s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:10387.2M, EPOCH TIME: 1748916622.762940
[06/02 22:10:22    584s] 
[06/02 22:10:22    584s] Bad Lib Cell Checking (CMU) is done! (0)
[06/02 22:10:22    584s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.200, REAL:0.197, MEM:10387.2M, EPOCH TIME: 1748916622.763143
[06/02 22:10:22    584s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:10387.2M, EPOCH TIME: 1748916622.763251
[06/02 22:10:22    584s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.020, REAL:0.003, MEM:10387.2M, EPOCH TIME: 1748916622.766518
[06/02 22:10:22    584s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=10387.2MB).
[06/02 22:10:22    584s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.230, REAL:0.216, MEM:10387.2M, EPOCH TIME: 1748916622.768346
[06/02 22:10:22    584s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:09:45 mem=10387.2M
[06/02 22:10:22    584s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:10387.2M, EPOCH TIME: 1748916622.769302
[06/02 22:10:22    584s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:10:22    584s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:22    584s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:22    584s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:22    584s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:10387.2M, EPOCH TIME: 1748916622.777339
[06/02 22:10:22    584s] *** Starting optimizing excluded clock nets MEM= 10387.2M) ***
[06/02 22:10:22    584s] *info: No excluded clock nets to be optimized.
*** Finished optimizing excluded clock nets (CPU Time= 0:00:00.0  MEM= 10387.2M) ***
[06/02 22:10:23    585s] The useful skew maximum allowed delay is: 0.3
[06/02 22:10:24    585s] 
[06/02 22:10:24    585s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:10:24    585s] Deleting Lib Analyzer.
[06/02 22:10:24    585s] 
[06/02 22:10:24    585s] TimeStamp Deleting Cell Server End ...
[06/02 22:10:24    585s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/02 22:10:24    585s] 
[06/02 22:10:24    585s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:10:24    585s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:10:24    585s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/02 22:10:24    585s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:10:24    585s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/02 22:10:24    585s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:24    585s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/02 22:10:24    585s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:24    585s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/02 22:10:24    585s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/02 22:10:24    585s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/02 22:10:24    585s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:24    585s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/02 22:10:24    585s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:24    585s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/02 22:10:24    585s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:10:24    585s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/02 22:10:24    585s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:10:24    585s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/02 22:10:24    585s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:24    585s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/02 22:10:24    585s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:24    585s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/02 22:10:24    585s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:24    585s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/02 22:10:24    585s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/02 22:10:24    585s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/02 22:10:24    585s] Summary for sequential cells identification: 
[06/02 22:10:24    585s]   Identified SBFF number: 299
[06/02 22:10:24    585s]   Identified MBFF number: 75
[06/02 22:10:24    585s]   Identified SB Latch number: 22
[06/02 22:10:24    585s]   Identified MB Latch number: 0
[06/02 22:10:24    585s]   Not identified SBFF number: 15
[06/02 22:10:24    585s]   Not identified MBFF number: 0
[06/02 22:10:24    585s]   Not identified SB Latch number: 0
[06/02 22:10:24    585s]   Not identified MB Latch number: 0
[06/02 22:10:24    585s]   Number of sequential cells which are not FFs: 45
[06/02 22:10:24    585s]  Visiting view : view_slow_mission
[06/02 22:10:24    585s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/02 22:10:24    585s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/02 22:10:24    585s]  Visiting view : view_fast_mission
[06/02 22:10:24    585s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/02 22:10:24    585s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/02 22:10:24    585s] TLC MultiMap info (StdDelay):
[06/02 22:10:24    585s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/02 22:10:24    585s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/02 22:10:24    585s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/02 22:10:24    585s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/02 22:10:24    585s]  Setting StdDelay to: 6.1ps
[06/02 22:10:24    585s] 
[06/02 22:10:24    585s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:10:24    585s] 
[06/02 22:10:24    585s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:10:24    585s] 
[06/02 22:10:24    585s] TimeStamp Deleting Cell Server End ...
[06/02 22:10:24    586s] *** SimplifyNetlist #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:09:47.0/0:16:15.3 (0.6), mem = 10359.1M
[06/02 22:10:24    586s] ### Creating LA Mngr. totSessionCpu=0:09:47 mem=10359.1M
[06/02 22:10:24    586s] ### Creating LA Mngr, finished. totSessionCpu=0:09:47 mem=10359.1M
[06/02 22:10:24    586s] 
[06/02 22:10:24    586s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:10:24    586s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:10:24    586s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/02 22:10:24    586s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:10:24    586s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/02 22:10:24    586s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:24    586s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/02 22:10:24    586s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:24    586s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/02 22:10:24    586s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/02 22:10:24    586s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/02 22:10:24    586s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:24    586s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/02 22:10:24    586s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:24    586s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/02 22:10:24    586s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:10:24    586s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/02 22:10:24    586s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:10:24    586s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/02 22:10:24    586s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:24    586s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/02 22:10:24    586s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:24    586s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/02 22:10:24    586s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:24    586s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/02 22:10:24    586s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/02 22:10:24    586s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/02 22:10:24    586s] Summary for sequential cells identification: 
[06/02 22:10:24    586s]   Identified SBFF number: 299
[06/02 22:10:24    586s]   Identified MBFF number: 75
[06/02 22:10:24    586s]   Identified SB Latch number: 22
[06/02 22:10:24    586s]   Identified MB Latch number: 0
[06/02 22:10:24    586s]   Not identified SBFF number: 15
[06/02 22:10:24    586s]   Not identified MBFF number: 0
[06/02 22:10:24    586s]   Not identified SB Latch number: 0
[06/02 22:10:24    586s]   Not identified MB Latch number: 0
[06/02 22:10:24    586s]   Number of sequential cells which are not FFs: 45
[06/02 22:10:24    586s]  Visiting view : view_slow_mission
[06/02 22:10:24    586s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/02 22:10:24    586s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/02 22:10:24    586s]  Visiting view : view_fast_mission
[06/02 22:10:24    586s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/02 22:10:24    586s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/02 22:10:24    586s] TLC MultiMap info (StdDelay):
[06/02 22:10:24    586s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/02 22:10:24    586s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/02 22:10:24    586s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/02 22:10:24    586s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/02 22:10:24    586s]  Setting StdDelay to: 6.1ps
[06/02 22:10:24    586s] 
[06/02 22:10:24    586s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:10:24    586s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2876.1
[06/02 22:10:24    586s] 
[06/02 22:10:24    586s] Creating Lib Analyzer ...
[06/02 22:10:24    586s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[06/02 22:10:24    586s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[06/02 22:10:24    586s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/02 22:10:24    586s] 
[06/02 22:10:24    586s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:10:25    587s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:49 mem=10391.2M
[06/02 22:10:25    588s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:49 mem=10391.2M
[06/02 22:10:25    588s] Creating Lib Analyzer, finished. 
[06/02 22:10:26    588s] 
[06/02 22:10:26    588s] Active Setup views: view_slow_mission 
[06/02 22:10:26    588s] OPERPROF: Starting SiteArray-Init at level 1, MEM:10391.2M, EPOCH TIME: 1748916626.258357
[06/02 22:10:26    588s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:26    588s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:26    588s] 
[06/02 22:10:26    588s] 
[06/02 22:10:26    588s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:10:26    588s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.200, REAL:0.182, MEM:10391.2M, EPOCH TIME: 1748916626.440488
[06/02 22:10:26    588s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:10:26    588s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:26    588s] [oiPhyDebug] optDemand 38648880.00, spDemand 9709200.00.
[06/02 22:10:26    588s] [LDM::Info] TotalInstCnt at InitDesignMc1: 152
[06/02 22:10:26    588s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/02 22:10:26    588s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:09:50 mem=10391.2M
[06/02 22:10:26    588s] OPERPROF: Starting DPlace-Init at level 1, MEM:10391.2M, EPOCH TIME: 1748916626.449962
[06/02 22:10:26    588s] Processing tracks to init pin-track alignment.
[06/02 22:10:26    588s] z: 1, totalTracks: 1
[06/02 22:10:26    588s] z: 3, totalTracks: 1
[06/02 22:10:26    588s] z: 5, totalTracks: 1
[06/02 22:10:26    588s] z: 7, totalTracks: 1
[06/02 22:10:26    588s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[06/02 22:10:26    588s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:10:26    588s] Initializing Route Infrastructure for color support ...
[06/02 22:10:26    588s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:10391.2M, EPOCH TIME: 1748916626.450962
[06/02 22:10:26    588s] ### Add 31 auto generated vias to default rule
[06/02 22:10:26    588s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.005, MEM:10391.2M, EPOCH TIME: 1748916626.456111
[06/02 22:10:26    588s] Route Infrastructure Initialized for color support successfully.
[06/02 22:10:26    588s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:10:26    588s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:10391.2M, EPOCH TIME: 1748916626.463917
[06/02 22:10:26    588s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:26    588s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:26    588s] 
[06/02 22:10:26    588s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:10:26    588s] 
[06/02 22:10:26    588s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:10:26    588s] OPERPROF:     Starting CMU at level 3, MEM:10391.2M, EPOCH TIME: 1748916626.638081
[06/02 22:10:26    588s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:10391.2M, EPOCH TIME: 1748916626.638996
[06/02 22:10:26    588s] 
[06/02 22:10:26    588s] Bad Lib Cell Checking (CMU) is done! (0)
[06/02 22:10:26    588s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.190, REAL:0.175, MEM:10391.2M, EPOCH TIME: 1748916626.639204
[06/02 22:10:26    588s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:10391.2M, EPOCH TIME: 1748916626.639315
[06/02 22:10:26    588s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.001, MEM:10391.2M, EPOCH TIME: 1748916626.640766
[06/02 22:10:26    588s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=10391.2MB).
[06/02 22:10:26    588s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.191, MEM:10391.2M, EPOCH TIME: 1748916626.641342
[06/02 22:10:26    588s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/02 22:10:26    588s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 152
[06/02 22:10:26    588s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:09:50 mem=10391.2M
[06/02 22:10:26    589s] 
[06/02 22:10:26    589s] Footprint cell information for calculating maxBufDist
[06/02 22:10:26    589s] *info: There are 20 candidate Buffer cells
[06/02 22:10:26    589s] *info: There are 20 candidate Inverter cells
[06/02 22:10:26    589s] 
[06/02 22:10:27    589s] #optDebug: Start CG creation (mem=10391.2M)
[06/02 22:10:27    589s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:10:27    589s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:10:27    589s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:10:27    589s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:10:27    589s] ToF 95.2150um
[06/02 22:10:27    589s] (cpu=0:00:00.6, mem=10484.9M)
[06/02 22:10:27    589s]  ...processing cgPrt (cpu=0:00:00.6, mem=10484.9M)
[06/02 22:10:27    589s]  ...processing cgEgp (cpu=0:00:00.6, mem=10484.9M)
[06/02 22:10:27    589s]  ...processing cgPbk (cpu=0:00:00.6, mem=10484.9M)
[06/02 22:10:27    589s]  ...processing cgNrb(cpu=0:00:00.6, mem=10484.9M)
[06/02 22:10:27    589s]  ...processing cgObs (cpu=0:00:00.6, mem=10484.9M)
[06/02 22:10:27    589s]  ...processing cgCon (cpu=0:00:00.6, mem=10484.9M)
[06/02 22:10:27    589s]  ...processing cgPdm (cpu=0:00:00.6, mem=10484.9M)
[06/02 22:10:27    589s] #optDebug: Finish CG creation (cpu=0:00:00.6, mem=10484.9M)
[06/02 22:10:27    589s] ### Creating RouteCongInterface, started
[06/02 22:10:27    590s] 
[06/02 22:10:27    590s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[06/02 22:10:27    590s] 
[06/02 22:10:27    590s] #optDebug: {0, 1.000}
[06/02 22:10:27    590s] ### Creating RouteCongInterface, finished
[06/02 22:10:27    590s] {MG  {8 0 2 0.338158} }
[06/02 22:10:28    590s] 
[06/02 22:10:28    590s] Netlist preparation processing... 
[06/02 22:10:28    590s] Removed 0 instance
[06/02 22:10:28    590s] *info: Marking 0 isolation instances dont touch
[06/02 22:10:28    590s] *info: Marking 0 level shifter instances dont touch
[06/02 22:10:28    590s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 152
[06/02 22:10:28    590s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:10728.8M, EPOCH TIME: 1748916628.262213
[06/02 22:10:28    590s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/02 22:10:28    590s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:28    590s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:28    590s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:28    590s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.012, MEM:10444.8M, EPOCH TIME: 1748916628.274141
[06/02 22:10:28    590s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2876.1
[06/02 22:10:28    590s] *** SimplifyNetlist #1 [finish] (place_opt_design #1) : cpu/real = 0:00:04.8/0:00:04.1 (1.2), totSession cpu/real = 0:09:51.8/0:16:19.4 (0.6), mem = 10444.8M
[06/02 22:10:28    590s] 
[06/02 22:10:28    590s] =============================================================================================
[06/02 22:10:28    590s]  Step TAT Report : SimplifyNetlist #1 / place_opt_design #1                     23.10-p003_1
[06/02 22:10:28    590s] =============================================================================================
[06/02 22:10:28    590s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:10:28    590s] ---------------------------------------------------------------------------------------------
[06/02 22:10:28    590s] [ CellServerInit         ]      1   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.1    1.1
[06/02 22:10:28    590s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  40.6 % )     0:00:01.6 /  0:00:01.9    1.2
[06/02 22:10:28    590s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:28    590s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   4.3 % )     0:00:00.4 /  0:00:00.5    1.2
[06/02 22:10:28    590s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:28    590s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   1.5 % )     0:00:00.1 /  0:00:00.1    1.5
[06/02 22:10:28    590s] [ SteinerInterfaceInit   ]      1   0:00:01.0  (  23.7 % )     0:00:01.0 /  0:00:01.0    1.0
[06/02 22:10:28    590s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:28    590s] [ DetailPlaceInit        ]      1   0:00:00.2  (   4.7 % )     0:00:00.2 /  0:00:00.2    1.0
[06/02 22:10:28    590s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:28    590s] [ MISC                   ]          0:00:01.0  (  23.6 % )     0:00:01.0 /  0:00:01.3    1.3
[06/02 22:10:28    590s] ---------------------------------------------------------------------------------------------
[06/02 22:10:28    590s]  SimplifyNetlist #1 TOTAL           0:00:04.1  ( 100.0 % )     0:00:04.1 /  0:00:04.8    1.2
[06/02 22:10:28    590s] ---------------------------------------------------------------------------------------------
[06/02 22:10:28    590s] 
[06/02 22:10:28    590s] Begin: Collecting metrics
[06/02 22:10:28    591s] 
 ------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 99.474 |   0 |       30.75 | 0:00:04  |       10391 |    0 |   0 |
| simplify_netlist |        |     |             | 0:00:04  |       10445 |      |     |
 ------------------------------------------------------------------------------------- 
[06/02 22:10:28    591s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4870.1M, current mem=4584.2M)

[06/02 22:10:28    591s] End: Collecting metrics
[06/02 22:10:28    591s] Running new flow changes for HFN
[06/02 22:10:28    591s] Begin: GigaOpt high fanout net optimization
[06/02 22:10:28    591s] GigaOpt HFN: use maxLocalDensity 1.2
[06/02 22:10:28    591s] GigaOpt Checkpoint: Internal optDRV -useLevelizedBufferTreeOnly -auxMaxFanoutCountLimit 500 -largeScaleFixing -maxIter 1 -maxLocalDensity 1.2 -numThreads 96 -preCTS -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC
[06/02 22:10:28    591s] *** DrvOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:09:52.1/0:16:19.7 (0.6), mem = 10444.8M
[06/02 22:10:28    591s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2876.2
[06/02 22:10:28    591s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/02 22:10:28    591s] 
[06/02 22:10:28    591s] Active Setup views: view_slow_mission 
[06/02 22:10:28    591s] OPERPROF: Starting SiteArray-Init at level 1, MEM:10444.8M, EPOCH TIME: 1748916628.838105
[06/02 22:10:28    591s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:28    591s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:29    591s] 
[06/02 22:10:29    591s] 
[06/02 22:10:29    591s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:10:29    591s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.190, REAL:0.179, MEM:10444.8M, EPOCH TIME: 1748916629.017230
[06/02 22:10:29    591s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:10:29    591s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:29    591s] [oiPhyDebug] optDemand 38648880.00, spDemand 9709200.00.
[06/02 22:10:29    591s] [LDM::Info] TotalInstCnt at InitDesignMc1: 152
[06/02 22:10:29    591s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[06/02 22:10:29    591s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:09:53 mem=10444.8M
[06/02 22:10:29    591s] OPERPROF: Starting DPlace-Init at level 1, MEM:10444.8M, EPOCH TIME: 1748916629.022231
[06/02 22:10:29    591s] Processing tracks to init pin-track alignment.
[06/02 22:10:29    591s] z: 1, totalTracks: 1
[06/02 22:10:29    591s] z: 3, totalTracks: 1
[06/02 22:10:29    591s] z: 5, totalTracks: 1
[06/02 22:10:29    591s] z: 7, totalTracks: 1
[06/02 22:10:29    591s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[06/02 22:10:29    591s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:10:29    591s] Initializing Route Infrastructure for color support ...
[06/02 22:10:29    591s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:10444.8M, EPOCH TIME: 1748916629.022816
[06/02 22:10:29    591s] ### Add 31 auto generated vias to default rule
[06/02 22:10:29    591s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.006, MEM:10444.8M, EPOCH TIME: 1748916629.029073
[06/02 22:10:29    591s] Route Infrastructure Initialized for color support successfully.
[06/02 22:10:29    591s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:10:29    591s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:10444.8M, EPOCH TIME: 1748916629.036643
[06/02 22:10:29    591s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:29    591s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:29    591s] 
[06/02 22:10:29    591s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:10:29    591s] 
[06/02 22:10:29    591s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:10:29    591s] OPERPROF:     Starting CMU at level 3, MEM:10444.8M, EPOCH TIME: 1748916629.207478
[06/02 22:10:29    591s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:10444.8M, EPOCH TIME: 1748916629.208399
[06/02 22:10:29    591s] 
[06/02 22:10:29    591s] Bad Lib Cell Checking (CMU) is done! (0)
[06/02 22:10:29    591s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.172, MEM:10444.8M, EPOCH TIME: 1748916629.208675
[06/02 22:10:29    591s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:10444.8M, EPOCH TIME: 1748916629.208821
[06/02 22:10:29    591s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.002, MEM:10444.8M, EPOCH TIME: 1748916629.210412
[06/02 22:10:29    591s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=10444.8MB).
[06/02 22:10:29    591s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.189, MEM:10444.8M, EPOCH TIME: 1748916629.211080
[06/02 22:10:29    591s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/02 22:10:29    591s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 152
[06/02 22:10:29    591s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:09:53 mem=10444.8M
[06/02 22:10:29    591s] ### Creating RouteCongInterface, started
[06/02 22:10:29    592s] 
[06/02 22:10:29    592s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.8468} {6, 0.348, 0.6528} {7, 0.032, 0.3457} {8, 0.016, 0.3327} {9, 0.016, 0.3327} {10, 0.004, 0.3232} {11, 0.004, 0.3232} 
[06/02 22:10:29    592s] 
[06/02 22:10:29    592s] #optDebug: {0, 1.000}
[06/02 22:10:29    592s] ### Creating RouteCongInterface, finished
[06/02 22:10:29    592s] {MG  {8 0 2 0.338158} }
[06/02 22:10:29    592s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:10:29    592s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:10:29    592s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:10:30    592s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:10:30    592s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:10:30    592s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:10:30    592s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:10:30    592s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:10:30    592s] AoF 587.8910um
[06/02 22:10:30    593s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/02 22:10:30    593s] Total-nets :: 36, Stn-nets :: 0, ratio :: 0 %, Total-len 112.036, Stn-len 0
[06/02 22:10:30    593s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 152
[06/02 22:10:30    593s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:11732.4M, EPOCH TIME: 1748916630.686413
[06/02 22:10:30    593s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:10:30    593s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:30    593s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:30    593s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:30    593s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.022, MEM:10467.4M, EPOCH TIME: 1748916630.708645
[06/02 22:10:30    593s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2876.2
[06/02 22:10:30    593s] *** DrvOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.4/0:00:02.1 (1.1), totSession cpu/real = 0:09:54.5/0:16:21.8 (0.6), mem = 10467.4M
[06/02 22:10:30    593s] 
[06/02 22:10:30    593s] =============================================================================================
[06/02 22:10:30    593s]  Step TAT Report : DrvOpt #1 / place_opt_design #1                              23.10-p003_1
[06/02 22:10:30    593s] =============================================================================================
[06/02 22:10:30    593s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:10:30    593s] ---------------------------------------------------------------------------------------------
[06/02 22:10:30    593s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:30    593s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   7.7 % )     0:00:00.4 /  0:00:00.4    1.3
[06/02 22:10:30    593s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   2.2 % )     0:00:00.0 /  0:00:00.0    1.1
[06/02 22:10:30    593s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:30    593s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:30    593s] [ DetailPlaceInit        ]      1   0:00:00.2  (   8.8 % )     0:00:00.2 /  0:00:00.2    1.1
[06/02 22:10:30    593s] [ MISC                   ]          0:00:01.7  (  81.2 % )     0:00:01.7 /  0:00:01.9    1.1
[06/02 22:10:30    593s] ---------------------------------------------------------------------------------------------
[06/02 22:10:30    593s]  DrvOpt #1 TOTAL                    0:00:02.1  ( 100.0 % )     0:00:02.1 /  0:00:02.4    1.1
[06/02 22:10:30    593s] ---------------------------------------------------------------------------------------------
[06/02 22:10:30    593s] 
[06/02 22:10:30    593s] GigaOpt HFN: restore maxLocalDensity to 0.98
[06/02 22:10:30    593s] End: GigaOpt high fanout net optimization
[06/02 22:10:30    593s] Begin: Collecting metrics
[06/02 22:10:30    593s] 
 ------------------------------------------------------------------------------------- 
| Snapshot         | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                  | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary  | 99.474 |   0 |       30.75 | 0:00:04  |       10391 |    0 |   0 |
| simplify_netlist |        |     |             | 0:00:04  |       10445 |      |     |
| drv_fixing       |        |     |             | 0:00:02  |       10464 |      |     |
 ------------------------------------------------------------------------------------- 
[06/02 22:10:31    593s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4596.8M, current mem=4596.8M)

[06/02 22:10:31    593s] End: Collecting metrics
[06/02 22:10:31    593s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/02 22:10:31    593s] 
[06/02 22:10:31    593s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:10:31    593s] Deleting Lib Analyzer.
[06/02 22:10:31    593s] 
[06/02 22:10:31    593s] TimeStamp Deleting Cell Server End ...
[06/02 22:10:31    593s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/02 22:10:31    593s] 
[06/02 22:10:31    593s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:10:31    593s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/02 22:10:31    593s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/02 22:10:31    593s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/02 22:10:31    593s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/02 22:10:31    593s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/02 22:10:31    593s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/02 22:10:31    593s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/02 22:10:31    593s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/02 22:10:31    593s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/02 22:10:31    593s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/02 22:10:31    593s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/02 22:10:31    593s] Summary for sequential cells identification: 
[06/02 22:10:31    593s]   Identified SBFF number: 299
[06/02 22:10:31    593s]   Identified MBFF number: 75
[06/02 22:10:31    593s]   Identified SB Latch number: 22
[06/02 22:10:31    593s]   Identified MB Latch number: 0
[06/02 22:10:31    593s]   Not identified SBFF number: 15
[06/02 22:10:31    593s]   Not identified MBFF number: 0
[06/02 22:10:31    593s]   Not identified SB Latch number: 0
[06/02 22:10:31    593s]   Not identified MB Latch number: 0
[06/02 22:10:31    593s]   Number of sequential cells which are not FFs: 45
[06/02 22:10:31    593s]  Visiting view : view_slow_mission
[06/02 22:10:31    593s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/02 22:10:31    593s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/02 22:10:31    593s]  Visiting view : view_fast_mission
[06/02 22:10:31    593s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/02 22:10:31    593s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/02 22:10:31    593s] TLC MultiMap info (StdDelay):
[06/02 22:10:31    593s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/02 22:10:31    593s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/02 22:10:31    593s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/02 22:10:31    593s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/02 22:10:31    593s]  Setting StdDelay to: 6.1ps
[06/02 22:10:31    593s] 
[06/02 22:10:31    593s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:10:31    593s] 
[06/02 22:10:31    593s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:10:31    593s] 
[06/02 22:10:31    593s] TimeStamp Deleting Cell Server End ...
[06/02 22:10:31    593s] GigaOpt Checkpoint: Internal reclaim -numThreads 96 -preCTS -doRemoveUselessTerm -tgtSlackMult 3 -noRouteTypeResizePolish -noViewPrune -force -dontUseCTELevelCommit -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn
[06/02 22:10:31    593s] ### Creating LA Mngr. totSessionCpu=0:09:55 mem=10464.4M
[06/02 22:10:31    593s] ### Creating LA Mngr, finished. totSessionCpu=0:09:55 mem=10464.4M
[06/02 22:10:31    593s] 
[06/02 22:10:31    593s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:10:31    593s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/02 22:10:31    593s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/02 22:10:31    593s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/02 22:10:31    593s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/02 22:10:31    593s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/02 22:10:31    593s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/02 22:10:31    593s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/02 22:10:31    593s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/02 22:10:31    593s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/02 22:10:31    593s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/02 22:10:31    593s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/02 22:10:31    593s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/02 22:10:31    594s] Summary for sequential cells identification: 
[06/02 22:10:31    594s]   Identified SBFF number: 299
[06/02 22:10:31    594s]   Identified MBFF number: 75
[06/02 22:10:31    594s]   Identified SB Latch number: 22
[06/02 22:10:31    594s]   Identified MB Latch number: 0
[06/02 22:10:31    594s]   Not identified SBFF number: 15
[06/02 22:10:31    594s]   Not identified MBFF number: 0
[06/02 22:10:31    594s]   Not identified SB Latch number: 0
[06/02 22:10:31    594s]   Not identified MB Latch number: 0
[06/02 22:10:31    594s]   Number of sequential cells which are not FFs: 45
[06/02 22:10:31    594s]  Visiting view : view_slow_mission
[06/02 22:10:31    594s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/02 22:10:31    594s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/02 22:10:31    594s]  Visiting view : view_fast_mission
[06/02 22:10:31    594s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/02 22:10:31    594s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/02 22:10:31    594s] TLC MultiMap info (StdDelay):
[06/02 22:10:31    594s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/02 22:10:31    594s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/02 22:10:31    594s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/02 22:10:31    594s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/02 22:10:31    594s]  Setting StdDelay to: 6.1ps
[06/02 22:10:31    594s] 
[06/02 22:10:31    594s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:10:31    594s] OPERPROF: Starting SiteArray-Init at level 1, MEM:14789.4M, EPOCH TIME: 1748916631.405506
[06/02 22:10:31    594s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:31    594s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:31    594s] 
[06/02 22:10:31    594s] 
[06/02 22:10:31    594s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:10:31    594s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.190, REAL:0.181, MEM:14789.4M, EPOCH TIME: 1748916631.586375
[06/02 22:10:31    594s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:10:31    594s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:31    594s] [oiPhyDebug] optDemand 38648880.00, spDemand 9709200.00.
[06/02 22:10:31    594s] [LDM::Info] TotalInstCnt at InitDesignMc1: 152
[06/02 22:10:31    594s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/02 22:10:31    594s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:09:55 mem=14789.4M
[06/02 22:10:31    594s] OPERPROF: Starting DPlace-Init at level 1, MEM:14789.4M, EPOCH TIME: 1748916631.594960
[06/02 22:10:31    594s] Processing tracks to init pin-track alignment.
[06/02 22:10:31    594s] z: 1, totalTracks: 1
[06/02 22:10:31    594s] z: 3, totalTracks: 1
[06/02 22:10:31    594s] z: 5, totalTracks: 1
[06/02 22:10:31    594s] z: 7, totalTracks: 1
[06/02 22:10:31    594s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[06/02 22:10:31    594s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:10:31    594s] Initializing Route Infrastructure for color support ...
[06/02 22:10:31    594s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:14789.4M, EPOCH TIME: 1748916631.595841
[06/02 22:10:31    594s] ### Add 31 auto generated vias to default rule
[06/02 22:10:31    594s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.007, MEM:14789.4M, EPOCH TIME: 1748916631.602597
[06/02 22:10:31    594s] Route Infrastructure Initialized for color support successfully.
[06/02 22:10:31    594s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:10:31    594s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:14789.4M, EPOCH TIME: 1748916631.611596
[06/02 22:10:31    594s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:31    594s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:31    594s] 
[06/02 22:10:31    594s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:10:31    594s] 
[06/02 22:10:31    594s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:10:31    594s] OPERPROF:     Starting CMU at level 3, MEM:14789.4M, EPOCH TIME: 1748916631.789339
[06/02 22:10:31    594s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:14789.4M, EPOCH TIME: 1748916631.790205
[06/02 22:10:31    594s] 
[06/02 22:10:31    594s] Bad Lib Cell Checking (CMU) is done! (0)
[06/02 22:10:31    594s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.190, REAL:0.179, MEM:14789.4M, EPOCH TIME: 1748916631.790439
[06/02 22:10:31    594s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:14789.4M, EPOCH TIME: 1748916631.790609
[06/02 22:10:31    594s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.002, MEM:14789.4M, EPOCH TIME: 1748916631.792147
[06/02 22:10:31    594s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=14789.4MB).
[06/02 22:10:31    594s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.198, MEM:14789.4M, EPOCH TIME: 1748916631.792791
[06/02 22:10:31    594s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/02 22:10:31    594s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 152
[06/02 22:10:31    594s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:09:56 mem=14821.4M
[06/02 22:10:31    594s] Begin: Area Reclaim Optimization
[06/02 22:10:31    594s] *** AreaOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:09:55.9/0:16:23.1 (0.6), mem = 14821.4M
[06/02 22:10:31    594s] 
[06/02 22:10:31    594s] Creating Lib Analyzer ...
[06/02 22:10:32    595s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[06/02 22:10:32    595s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[06/02 22:10:32    595s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/02 22:10:32    595s] 
[06/02 22:10:32    595s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:10:33    596s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:09:58 mem=14821.4M
[06/02 22:10:33    596s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:09:58 mem=14821.4M
[06/02 22:10:33    596s] Creating Lib Analyzer, finished. 
[06/02 22:10:33    596s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2876.3
[06/02 22:10:33    597s] 
[06/02 22:10:33    597s] Active Setup views: view_slow_mission 
[06/02 22:10:33    597s] [LDM::Info] TotalInstCnt at InitDesignMc2: 152
[06/02 22:10:33    597s] ### Creating RouteCongInterface, started
[06/02 22:10:33    597s] 
[06/02 22:10:33    597s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[06/02 22:10:33    597s] 
[06/02 22:10:33    597s] #optDebug: {0, 1.000}
[06/02 22:10:33    597s] ### Creating RouteCongInterface, finished
[06/02 22:10:33    597s] {MG  {8 0 2 0.338158} }
[06/02 22:10:34    597s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/02 22:10:34    597s] +---------+---------+--------+--------+------------+--------+
[06/02 22:10:34    597s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/02 22:10:34    597s] +---------+---------+--------+--------+------------+--------+
[06/02 22:10:34    597s] |   30.75%|        -|   0.000|   0.000|   0:00:00.0|14827.4M|
[06/02 22:10:34    597s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|14925.4M|
[06/02 22:10:34    597s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/02 22:10:34    597s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|14925.4M|
[06/02 22:10:34    597s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|14925.4M|
[06/02 22:10:34    597s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/02 22:10:34    597s] +---------+---------+--------+--------+------------+--------+
[06/02 22:10:34    597s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/02 22:10:34    597s] 
[06/02 22:10:34    597s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[06/02 22:10:34    597s] --------------------------------------------------------------
[06/02 22:10:34    597s] |                                   | Total     | Sequential |
[06/02 22:10:34    597s] --------------------------------------------------------------
[06/02 22:10:34    597s] | Num insts resized                 |       0  |       0    |
[06/02 22:10:34    597s] | Num insts undone                  |       0  |       0    |
[06/02 22:10:34    597s] | Num insts Downsized               |       0  |       0    |
[06/02 22:10:34    597s] | Num insts Samesized               |       0  |       0    |
[06/02 22:10:34    597s] | Num insts Upsized                 |       0  |       0    |
[06/02 22:10:34    597s] | Num multiple commits+uncommits    |       0  |       -    |
[06/02 22:10:34    597s] --------------------------------------------------------------
[06/02 22:10:34    597s] Bottom Preferred Layer:
[06/02 22:10:34    597s]     None
[06/02 22:10:34    597s] Via Pillar Rule:
[06/02 22:10:34    597s]     None
[06/02 22:10:34    597s] Finished writing unified metrics of routing constraints.
[06/02 22:10:34    597s] 
[06/02 22:10:34    597s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/02 22:10:34    597s] End: Core Area Reclaim Optimization (cpu = 0:00:02.8) (real = 0:00:03.0) **
[06/02 22:10:34    597s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 152
[06/02 22:10:34    597s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2876.3
[06/02 22:10:34    597s] *** AreaOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:02.8/0:00:02.4 (1.2), totSession cpu/real = 0:09:58.7/0:16:25.5 (0.6), mem = 14925.4M
[06/02 22:10:34    597s] 
[06/02 22:10:34    597s] =============================================================================================
[06/02 22:10:34    597s]  Step TAT Report : AreaOpt #1 / place_opt_design #1                             23.10-p003_1
[06/02 22:10:34    597s] =============================================================================================
[06/02 22:10:34    597s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:10:34    597s] ---------------------------------------------------------------------------------------------
[06/02 22:10:34    597s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:34    597s] [ LibAnalyzerInit        ]      1   0:00:01.7  (  69.1 % )     0:00:01.7 /  0:00:02.0    1.2
[06/02 22:10:34    597s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:34    597s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:34    597s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.5
[06/02 22:10:34    597s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:34    597s] [ OptimizationStep       ]      1   0:00:00.0  (   0.6 % )     0:00:00.3 /  0:00:00.3    1.1
[06/02 22:10:34    597s] [ OptSingleIteration     ]      3   0:00:00.1  (   4.5 % )     0:00:00.2 /  0:00:00.3    1.1
[06/02 22:10:34    597s] [ OptGetWeight           ]     27   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:34    597s] [ OptEval                ]     27   0:00:00.1  (   5.3 % )     0:00:00.1 /  0:00:00.2    1.2
[06/02 22:10:34    597s] [ OptCommit              ]     27   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:34    597s] [ PostCommitDelayUpdate  ]     27   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:34    597s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:34    597s] [ MISC                   ]          0:00:00.4  (  17.7 % )     0:00:00.4 /  0:00:00.5    1.1
[06/02 22:10:34    597s] ---------------------------------------------------------------------------------------------
[06/02 22:10:34    597s]  AreaOpt #1 TOTAL                   0:00:02.4  ( 100.0 % )     0:00:02.4 /  0:00:02.8    1.2
[06/02 22:10:34    597s] ---------------------------------------------------------------------------------------------
[06/02 22:10:34    597s] 
[06/02 22:10:34    597s] Executing incremental physical updates
[06/02 22:10:34    597s] Executing incremental physical updates
[06/02 22:10:34    597s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 152
[06/02 22:10:34    597s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:10541.0M, EPOCH TIME: 1748916634.440347
[06/02 22:10:34    597s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/02 22:10:34    597s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:34    597s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:34    597s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:34    597s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.012, MEM:10475.0M, EPOCH TIME: 1748916634.452399
[06/02 22:10:34    597s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:03, mem=10474.98M, totSessionCpu=0:09:59).
[06/02 22:10:34    597s] Begin: Collecting metrics
[06/02 22:10:34    598s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   99.474 |           |        0 |       30.75 | 0:00:04  |       10391 |    0 |   0 |
| simplify_netlist |           |          |           |          |             | 0:00:04  |       10445 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:02  |       10464 |      |     |
| area_reclaiming  |     0.000 |   99.474 |         0 |        0 |       30.75 | 0:00:03  |       10475 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[06/02 22:10:34    598s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4882.3M, current mem=4595.1M)

[06/02 22:10:34    598s] End: Collecting metrics
[06/02 22:10:34    598s] 
[06/02 22:10:34    598s] Active setup views:
[06/02 22:10:34    598s]  view_slow_mission
[06/02 22:10:34    598s]   Dominating endpoints: 0
[06/02 22:10:34    598s]   Dominating TNS: -0.000
[06/02 22:10:34    598s] 
[06/02 22:10:34    598s] 
[06/02 22:10:34    598s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:10:34    598s] Deleting Lib Analyzer.
[06/02 22:10:34    598s] 
[06/02 22:10:34    598s] TimeStamp Deleting Cell Server End ...
[06/02 22:10:34    598s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/02 22:10:34    598s] 
[06/02 22:10:34    598s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:10:34    598s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:10:34    598s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/02 22:10:34    598s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:10:34    598s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/02 22:10:34    598s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:34    598s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/02 22:10:34    598s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:34    598s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/02 22:10:34    598s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/02 22:10:34    598s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/02 22:10:34    598s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:34    598s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/02 22:10:34    598s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:34    598s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/02 22:10:34    598s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:10:34    598s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/02 22:10:34    598s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:10:34    598s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/02 22:10:34    598s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:34    598s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/02 22:10:34    598s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:34    598s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/02 22:10:34    598s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:34    598s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/02 22:10:34    598s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/02 22:10:34    598s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/02 22:10:35    598s] Summary for sequential cells identification: 
[06/02 22:10:35    598s]   Identified SBFF number: 299
[06/02 22:10:35    598s]   Identified MBFF number: 75
[06/02 22:10:35    598s]   Identified SB Latch number: 22
[06/02 22:10:35    598s]   Identified MB Latch number: 0
[06/02 22:10:35    598s]   Not identified SBFF number: 15
[06/02 22:10:35    598s]   Not identified MBFF number: 0
[06/02 22:10:35    598s]   Not identified SB Latch number: 0
[06/02 22:10:35    598s]   Not identified MB Latch number: 0
[06/02 22:10:35    598s]   Number of sequential cells which are not FFs: 45
[06/02 22:10:35    598s]  Visiting view : view_slow_mission
[06/02 22:10:35    598s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/02 22:10:35    598s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/02 22:10:35    598s]  Visiting view : view_fast_mission
[06/02 22:10:35    598s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/02 22:10:35    598s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/02 22:10:35    598s] TLC MultiMap info (StdDelay):
[06/02 22:10:35    598s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/02 22:10:35    598s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/02 22:10:35    598s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/02 22:10:35    598s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/02 22:10:35    598s]  Setting StdDelay to: 6.1ps
[06/02 22:10:35    598s] 
[06/02 22:10:35    598s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:10:35    598s] 
[06/02 22:10:35    598s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:10:35    598s] 
[06/02 22:10:35    598s] TimeStamp Deleting Cell Server End ...
[06/02 22:10:35    598s] Begin: GigaOpt Global Optimization
[06/02 22:10:35    598s] *info: use new DP (enabled)
[06/02 22:10:35    598s] GigaOpt Checkpoint: Internal globalOpt -maxLocalDensity 1.2 -numThreads 96 -preCTS -rebufferAll -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -enableHighLayerOpt -maxIter 50 -maxIterForLEPG 50
[06/02 22:10:35    598s] *** GlobalOpt #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:09:59.6/0:16:26.2 (0.6), mem = 11671.6M
[06/02 22:10:35    598s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2876.4
[06/02 22:10:35    598s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/02 22:10:35    598s] 
[06/02 22:10:35    598s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:10:35    598s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:10:35    598s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/02 22:10:35    598s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:10:35    598s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/02 22:10:35    598s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:35    598s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/02 22:10:35    598s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:35    598s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/02 22:10:35    598s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/02 22:10:35    598s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/02 22:10:35    598s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:35    598s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/02 22:10:35    598s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:35    598s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/02 22:10:35    598s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:10:35    598s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/02 22:10:35    598s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:10:35    598s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/02 22:10:35    598s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:35    598s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/02 22:10:35    598s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:35    598s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/02 22:10:35    598s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:35    598s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/02 22:10:35    598s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/02 22:10:35    598s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/02 22:10:35    598s] Summary for sequential cells identification: 
[06/02 22:10:35    598s]   Identified SBFF number: 299
[06/02 22:10:35    598s]   Identified MBFF number: 75
[06/02 22:10:35    598s]   Identified SB Latch number: 22
[06/02 22:10:35    598s]   Identified MB Latch number: 0
[06/02 22:10:35    598s]   Not identified SBFF number: 15
[06/02 22:10:35    598s]   Not identified MBFF number: 0
[06/02 22:10:35    598s]   Not identified SB Latch number: 0
[06/02 22:10:35    598s]   Not identified MB Latch number: 0
[06/02 22:10:35    598s]   Number of sequential cells which are not FFs: 45
[06/02 22:10:35    598s]  Visiting view : view_slow_mission
[06/02 22:10:35    598s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/02 22:10:35    598s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/02 22:10:35    598s]  Visiting view : view_fast_mission
[06/02 22:10:35    598s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/02 22:10:35    598s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/02 22:10:35    598s] TLC MultiMap info (StdDelay):
[06/02 22:10:35    598s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/02 22:10:35    598s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/02 22:10:35    598s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/02 22:10:35    598s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/02 22:10:35    598s]  Setting StdDelay to: 6.1ps
[06/02 22:10:35    598s] 
[06/02 22:10:35    598s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:10:35    598s] 
[06/02 22:10:35    598s] Creating Lib Analyzer ...
[06/02 22:10:35    599s] Total number of usable buffers from Lib Analyzer: 21 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[06/02 22:10:35    599s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[06/02 22:10:35    599s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/02 22:10:35    599s] 
[06/02 22:10:35    599s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:10:36    600s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:01 mem=11671.6M
[06/02 22:10:36    600s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:02 mem=11671.6M
[06/02 22:10:36    600s] Creating Lib Analyzer, finished. 
[06/02 22:10:37    600s] 
[06/02 22:10:37    600s] Active Setup views: view_slow_mission 
[06/02 22:10:37    600s] OPERPROF: Starting SiteArray-Init at level 1, MEM:11671.6M, EPOCH TIME: 1748916637.150535
[06/02 22:10:37    600s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:37    600s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:37    601s] 
[06/02 22:10:37    601s] 
[06/02 22:10:37    601s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:10:37    601s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.220, REAL:0.188, MEM:11671.6M, EPOCH TIME: 1748916637.338220
[06/02 22:10:37    601s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:10:37    601s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:37    601s] [oiPhyDebug] optDemand 38648880.00, spDemand 9709200.00.
[06/02 22:10:37    601s] [LDM::Info] TotalInstCnt at InitDesignMc1: 152
[06/02 22:10:37    601s] [LDM::Info] maxLocalDensity 1.20, TinyGridDensity 1000.00 
[06/02 22:10:37    601s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:10:02 mem=11671.6M
[06/02 22:10:37    601s] OPERPROF: Starting DPlace-Init at level 1, MEM:11671.6M, EPOCH TIME: 1748916637.352205
[06/02 22:10:37    601s] Processing tracks to init pin-track alignment.
[06/02 22:10:37    601s] z: 1, totalTracks: 1
[06/02 22:10:37    601s] z: 3, totalTracks: 1
[06/02 22:10:37    601s] z: 5, totalTracks: 1
[06/02 22:10:37    601s] z: 7, totalTracks: 1
[06/02 22:10:37    601s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[06/02 22:10:37    601s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:10:37    601s] Initializing Route Infrastructure for color support ...
[06/02 22:10:37    601s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:11671.6M, EPOCH TIME: 1748916637.353192
[06/02 22:10:37    601s] ### Add 31 auto generated vias to default rule
[06/02 22:10:37    601s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.020, REAL:0.015, MEM:11671.6M, EPOCH TIME: 1748916637.368240
[06/02 22:10:37    601s] Route Infrastructure Initialized for color support successfully.
[06/02 22:10:37    601s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:10:37    601s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:11671.6M, EPOCH TIME: 1748916637.376881
[06/02 22:10:37    601s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:37    601s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:37    601s] 
[06/02 22:10:37    601s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:10:37    601s] 
[06/02 22:10:37    601s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:10:37    601s] OPERPROF:     Starting CMU at level 3, MEM:11671.6M, EPOCH TIME: 1748916637.550179
[06/02 22:10:37    601s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:11671.6M, EPOCH TIME: 1748916637.551072
[06/02 22:10:37    601s] 
[06/02 22:10:37    601s] Bad Lib Cell Checking (CMU) is done! (0)
[06/02 22:10:37    601s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.190, REAL:0.174, MEM:11671.6M, EPOCH TIME: 1748916637.551285
[06/02 22:10:37    601s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:11671.6M, EPOCH TIME: 1748916637.551393
[06/02 22:10:37    601s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.002, MEM:11671.6M, EPOCH TIME: 1748916637.553277
[06/02 22:10:37    601s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=11671.6MB).
[06/02 22:10:37    601s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.202, MEM:11671.6M, EPOCH TIME: 1748916637.553989
[06/02 22:10:37    601s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/02 22:10:37    601s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 152
[06/02 22:10:37    601s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:10:03 mem=11671.6M
[06/02 22:10:37    601s] ### Creating RouteCongInterface, started
[06/02 22:10:37    601s] 
[06/02 22:10:37    601s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[06/02 22:10:37    601s] 
[06/02 22:10:37    601s] #optDebug: {0, 1.000}
[06/02 22:10:37    601s] ### Creating RouteCongInterface, finished
[06/02 22:10:37    601s] {MG  {8 0 2 0.338158} }
[06/02 22:10:39    603s] *info: 1 no-driver net excluded.
[06/02 22:10:41    607s] ** GigaOpt Global Opt WNS Slack 0.000  TNS Slack 0.000 
[06/02 22:10:41    607s] +--------+--------+---------+------------+--------+-----------------+---------+-------------+
[06/02 22:10:41    607s] |  WNS   |  TNS   | Density |    Real    |  Mem   |   Worst View    |Pathgroup|  End Point  |
[06/02 22:10:41    607s] +--------+--------+---------+------------+--------+-----------------+---------+-------------+
[06/02 22:10:41    607s] |   0.000|   0.000|   30.75%|   0:00:00.0|16052.5M|view_slow_mission|       NA| NA          |
[06/02 22:10:41    607s] +--------+--------+---------+------------+--------+-----------------+---------+-------------+
[06/02 22:10:41    607s] 
[06/02 22:10:41    607s] *** Finish pre-CTS Global Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=16052.5M) ***
[06/02 22:10:41    607s] 
[06/02 22:10:41    607s] *** Finish pre-CTS Setup Fixing (cpu=0:00:00.0 real=0:00:00.0 mem=16052.5M) ***
[06/02 22:10:41    608s] Bottom Preferred Layer:
[06/02 22:10:41    608s]     None
[06/02 22:10:41    608s] Via Pillar Rule:
[06/02 22:10:41    608s]     None
[06/02 22:10:41    608s] Finished writing unified metrics of routing constraints.
[06/02 22:10:41    608s] ** GigaOpt Global Opt End WNS Slack 0.000  TNS Slack 0.000 
[06/02 22:10:41    608s] Total-nets :: 36, Stn-nets :: 0, ratio :: 0 %, Total-len 112.036, Stn-len 0
[06/02 22:10:41    608s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 152
[06/02 22:10:41    608s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:12602.1M, EPOCH TIME: 1748916641.960197
[06/02 22:10:41    608s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/02 22:10:41    608s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:41    608s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:41    608s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:42    608s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.130, REAL:0.135, MEM:10551.1M, EPOCH TIME: 1748916642.095123
[06/02 22:10:42    608s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2876.4
[06/02 22:10:42    608s] *** GlobalOpt #1 [finish] (place_opt_design #1) : cpu/real = 0:00:10.0/0:00:07.0 (1.4), totSession cpu/real = 0:10:09.6/0:16:33.2 (0.6), mem = 10551.1M
[06/02 22:10:42    608s] 
[06/02 22:10:42    608s] =============================================================================================
[06/02 22:10:42    608s]  Step TAT Report : GlobalOpt #1 / place_opt_design #1                           23.10-p003_1
[06/02 22:10:42    608s] =============================================================================================
[06/02 22:10:42    608s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:10:42    608s] ---------------------------------------------------------------------------------------------
[06/02 22:10:42    608s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:42    608s] [ CellServerInit         ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.0    0.8
[06/02 22:10:42    608s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  23.7 % )     0:00:01.6 /  0:00:02.0    1.2
[06/02 22:10:42    608s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:42    608s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.8 % )     0:00:00.4 /  0:00:00.5    1.3
[06/02 22:10:42    608s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:42    608s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.3
[06/02 22:10:42    608s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:42    608s] [ TransformInit          ]      1   0:00:03.1  (  44.5 % )     0:00:03.1 /  0:00:03.1    1.0
[06/02 22:10:42    608s] [ DetailPlaceInit        ]      1   0:00:00.2  (   2.9 % )     0:00:00.2 /  0:00:00.2    1.0
[06/02 22:10:42    608s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:42    608s] [ MISC                   ]          0:00:01.7  (  24.3 % )     0:00:01.7 /  0:00:04.3    2.5
[06/02 22:10:42    608s] ---------------------------------------------------------------------------------------------
[06/02 22:10:42    608s]  GlobalOpt #1 TOTAL                 0:00:07.0  ( 100.0 % )     0:00:07.0 /  0:00:10.0    1.4
[06/02 22:10:42    608s] ---------------------------------------------------------------------------------------------
[06/02 22:10:42    608s] 
[06/02 22:10:42    608s] End: GigaOpt Global Optimization
[06/02 22:10:42    608s] Begin: Collecting metrics
[06/02 22:10:42    608s] 
 -------------------------------------------------------------------------------------------------------------------- 
| Snapshot         | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                  | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary  |           |   99.474 |           |        0 |       30.75 | 0:00:04  |       10391 |    0 |   0 |
| simplify_netlist |           |          |           |          |             | 0:00:04  |       10445 |      |     |
| drv_fixing       |           |          |           |          |             | 0:00:02  |       10464 |      |     |
| area_reclaiming  |     0.000 |   99.474 |         0 |        0 |       30.75 | 0:00:03  |       10475 |      |     |
| global_opt       |           |   99.474 |           |        0 |       30.75 | 0:00:08  |       10549 |      |     |
 -------------------------------------------------------------------------------------------------------------------- 
[06/02 22:10:42    608s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=5987.1M, current mem=4645.9M)

[06/02 22:10:42    608s] End: Collecting metrics
[06/02 22:10:42    608s] *** Timing Is met
[06/02 22:10:42    608s] *** Check timing (0:00:00.0)
[06/02 22:10:42    608s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/02 22:10:42    608s] 
[06/02 22:10:42    608s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:10:42    608s] Deleting Lib Analyzer.
[06/02 22:10:42    608s] 
[06/02 22:10:42    608s] TimeStamp Deleting Cell Server End ...
[06/02 22:10:42    608s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/02 22:10:42    608s] 
[06/02 22:10:42    608s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:10:42    608s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:10:42    608s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/02 22:10:42    608s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:10:42    608s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/02 22:10:42    608s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:42    608s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/02 22:10:42    608s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:42    608s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/02 22:10:42    608s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/02 22:10:42    608s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/02 22:10:42    608s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:42    608s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/02 22:10:42    608s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:42    608s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/02 22:10:42    608s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:10:42    608s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/02 22:10:42    608s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:10:42    608s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/02 22:10:42    608s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:42    608s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/02 22:10:42    608s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:42    608s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/02 22:10:42    608s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:42    608s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/02 22:10:42    608s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/02 22:10:42    608s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/02 22:10:42    609s] Summary for sequential cells identification: 
[06/02 22:10:42    609s]   Identified SBFF number: 299
[06/02 22:10:42    609s]   Identified MBFF number: 75
[06/02 22:10:42    609s]   Identified SB Latch number: 22
[06/02 22:10:42    609s]   Identified MB Latch number: 0
[06/02 22:10:42    609s]   Not identified SBFF number: 15
[06/02 22:10:42    609s]   Not identified MBFF number: 0
[06/02 22:10:42    609s]   Not identified SB Latch number: 0
[06/02 22:10:42    609s]   Not identified MB Latch number: 0
[06/02 22:10:42    609s]   Number of sequential cells which are not FFs: 45
[06/02 22:10:42    609s]  Visiting view : view_slow_mission
[06/02 22:10:42    609s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/02 22:10:42    609s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/02 22:10:42    609s]  Visiting view : view_fast_mission
[06/02 22:10:42    609s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/02 22:10:42    609s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/02 22:10:42    609s] TLC MultiMap info (StdDelay):
[06/02 22:10:42    609s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/02 22:10:42    609s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/02 22:10:42    609s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/02 22:10:42    609s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/02 22:10:42    609s]  Setting StdDelay to: 6.1ps
[06/02 22:10:42    609s] 
[06/02 22:10:42    609s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:10:42    609s] 
[06/02 22:10:42    609s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:10:42    609s] 
[06/02 22:10:42    609s] TimeStamp Deleting Cell Server End ...
[06/02 22:10:42    609s] GigaOpt Checkpoint: Internal reclaim -numThreads 96 -preCTS -force -doRemoveUselessTerm -tgtSlackMult 3 -routeType -noRouteTypeResizePolish -noViewPrune -weedwhack -nonLegal -nativePathGroupFlow -SimpCCIn -GCompAndPhase
[06/02 22:10:42    609s] ### Creating LA Mngr. totSessionCpu=0:10:10 mem=10549.1M
[06/02 22:10:42    609s] ### Creating LA Mngr, finished. totSessionCpu=0:10:10 mem=10549.1M
[06/02 22:10:42    609s] 
[06/02 22:10:42    609s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:10:42    609s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:10:42    609s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/02 22:10:42    609s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:10:42    609s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/02 22:10:42    609s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:42    609s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/02 22:10:42    609s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:42    609s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/02 22:10:42    609s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/02 22:10:42    609s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/02 22:10:42    609s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:42    609s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/02 22:10:42    609s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:42    609s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/02 22:10:42    609s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:10:42    609s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/02 22:10:42    609s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:10:42    609s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/02 22:10:42    609s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:42    609s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/02 22:10:42    609s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/02 22:10:42    609s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/02 22:10:42    609s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/02 22:10:42    609s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/02 22:10:42    609s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/02 22:10:42    609s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/02 22:10:42    609s] Summary for sequential cells identification: 
[06/02 22:10:42    609s]   Identified SBFF number: 299
[06/02 22:10:42    609s]   Identified MBFF number: 75
[06/02 22:10:42    609s]   Identified SB Latch number: 22
[06/02 22:10:42    609s]   Identified MB Latch number: 0
[06/02 22:10:42    609s]   Not identified SBFF number: 15
[06/02 22:10:42    609s]   Not identified MBFF number: 0
[06/02 22:10:42    609s]   Not identified SB Latch number: 0
[06/02 22:10:42    609s]   Not identified MB Latch number: 0
[06/02 22:10:42    609s]   Number of sequential cells which are not FFs: 45
[06/02 22:10:42    609s]  Visiting view : view_slow_mission
[06/02 22:10:42    609s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/02 22:10:42    609s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/02 22:10:42    609s]  Visiting view : view_fast_mission
[06/02 22:10:42    609s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/02 22:10:42    609s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/02 22:10:42    609s] TLC MultiMap info (StdDelay):
[06/02 22:10:42    609s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/02 22:10:42    609s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/02 22:10:42    609s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/02 22:10:42    609s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/02 22:10:42    609s]  Setting StdDelay to: 6.1ps
[06/02 22:10:42    609s] 
[06/02 22:10:42    609s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:10:42    609s] OPERPROF: Starting SiteArray-Init at level 1, MEM:14874.1M, EPOCH TIME: 1748916642.802973
[06/02 22:10:42    609s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:42    609s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:42    609s] 
[06/02 22:10:42    609s] 
[06/02 22:10:42    609s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:10:42    609s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.220, REAL:0.193, MEM:14874.1M, EPOCH TIME: 1748916642.996296
[06/02 22:10:42    609s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:10:42    609s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:43    609s] [oiPhyDebug] optDemand 38648880.00, spDemand 9709200.00.
[06/02 22:10:43    609s] [LDM::Info] TotalInstCnt at InitDesignMc1: 152
[06/02 22:10:43    609s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/02 22:10:43    609s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:10:11 mem=14874.1M
[06/02 22:10:43    609s] OPERPROF: Starting DPlace-Init at level 1, MEM:14874.1M, EPOCH TIME: 1748916643.004918
[06/02 22:10:43    609s] Processing tracks to init pin-track alignment.
[06/02 22:10:43    609s] z: 1, totalTracks: 1
[06/02 22:10:43    609s] z: 3, totalTracks: 1
[06/02 22:10:43    609s] z: 5, totalTracks: 1
[06/02 22:10:43    609s] z: 7, totalTracks: 1
[06/02 22:10:43    609s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[06/02 22:10:43    609s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:10:43    609s] Initializing Route Infrastructure for color support ...
[06/02 22:10:43    609s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:14874.1M, EPOCH TIME: 1748916643.005818
[06/02 22:10:43    609s] ### Add 31 auto generated vias to default rule
[06/02 22:10:43    609s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.008, MEM:14874.1M, EPOCH TIME: 1748916643.013947
[06/02 22:10:43    609s] Route Infrastructure Initialized for color support successfully.
[06/02 22:10:43    609s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:10:43    609s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:14874.1M, EPOCH TIME: 1748916643.021877
[06/02 22:10:43    609s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:43    609s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:43    609s] 
[06/02 22:10:43    609s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:10:43    609s] 
[06/02 22:10:43    609s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:10:43    609s] OPERPROF:     Starting CMU at level 3, MEM:14874.1M, EPOCH TIME: 1748916643.195838
[06/02 22:10:43    609s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:14874.1M, EPOCH TIME: 1748916643.196661
[06/02 22:10:43    609s] 
[06/02 22:10:43    609s] Bad Lib Cell Checking (CMU) is done! (0)
[06/02 22:10:43    609s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.175, MEM:14874.1M, EPOCH TIME: 1748916643.196906
[06/02 22:10:43    609s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:14874.1M, EPOCH TIME: 1748916643.197033
[06/02 22:10:43    609s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.020, REAL:0.003, MEM:14874.1M, EPOCH TIME: 1748916643.199942
[06/02 22:10:43    609s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=14874.1MB).
[06/02 22:10:43    609s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.197, MEM:14874.1M, EPOCH TIME: 1748916643.201833
[06/02 22:10:43    609s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/02 22:10:43    610s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 152
[06/02 22:10:43    610s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:10:11 mem=14906.1M
[06/02 22:10:43    610s] Begin: Area Reclaim Optimization
[06/02 22:10:43    610s] *** AreaOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:11.0/0:16:34.4 (0.6), mem = 14906.1M
[06/02 22:10:43    610s] 
[06/02 22:10:43    610s] Creating Lib Analyzer ...
[06/02 22:10:43    610s] Total number of usable buffers from Lib Analyzer: 20 ( UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[06/02 22:10:43    610s] Total number of usable inverters from Lib Analyzer: 20 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_3 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_5 UDB116SVT24_INV_6 UDB116SVT24_INV_8 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_24 UDB116SVT24_INV_32)
[06/02 22:10:43    610s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/02 22:10:43    610s] 
[06/02 22:10:43    610s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:10:44    611s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:10:13 mem=14906.1M
[06/02 22:10:44    612s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:10:13 mem=14906.1M
[06/02 22:10:44    612s] Creating Lib Analyzer, finished. 
[06/02 22:10:44    612s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2876.5
[06/02 22:10:45    612s] 
[06/02 22:10:45    612s] Active Setup views: view_slow_mission 
[06/02 22:10:45    612s] [LDM::Info] TotalInstCnt at InitDesignMc2: 152
[06/02 22:10:45    612s] ### Creating RouteCongInterface, started
[06/02 22:10:45    612s] 
[06/02 22:10:45    612s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[06/02 22:10:45    612s] 
[06/02 22:10:45    612s] #optDebug: {0, 1.000}
[06/02 22:10:45    612s] ### Creating RouteCongInterface, finished
[06/02 22:10:45    612s] {MG  {8 0 2 0.338158} }
[06/02 22:10:45    612s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/02 22:10:45    612s] +---------+---------+--------+--------+------------+--------+
[06/02 22:10:45    612s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/02 22:10:45    612s] +---------+---------+--------+--------+------------+--------+
[06/02 22:10:45    612s] |   30.75%|        -|   0.000|   0.000|   0:00:00.0|14906.1M|
[06/02 22:10:45    612s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|14985.1M|
[06/02 22:10:45    612s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/02 22:10:45    612s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|14985.1M|
[06/02 22:10:45    612s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|14990.1M|
[06/02 22:10:45    613s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|14990.1M|
[06/02 22:10:45    613s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/02 22:10:45    613s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|14990.1M|
[06/02 22:10:45    613s] +---------+---------+--------+--------+------------+--------+
[06/02 22:10:45    613s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/02 22:10:45    613s] 
[06/02 22:10:45    613s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[06/02 22:10:45    613s] --------------------------------------------------------------
[06/02 22:10:45    613s] |                                   | Total     | Sequential |
[06/02 22:10:45    613s] --------------------------------------------------------------
[06/02 22:10:45    613s] | Num insts resized                 |       0  |       0    |
[06/02 22:10:45    613s] | Num insts undone                  |       0  |       0    |
[06/02 22:10:45    613s] | Num insts Downsized               |       0  |       0    |
[06/02 22:10:45    613s] | Num insts Samesized               |       0  |       0    |
[06/02 22:10:45    613s] | Num insts Upsized                 |       0  |       0    |
[06/02 22:10:45    613s] | Num multiple commits+uncommits    |       0  |       -    |
[06/02 22:10:45    613s] --------------------------------------------------------------
[06/02 22:10:45    613s] Bottom Preferred Layer:
[06/02 22:10:45    613s]     None
[06/02 22:10:45    613s] Via Pillar Rule:
[06/02 22:10:45    613s]     None
[06/02 22:10:45    613s] Finished writing unified metrics of routing constraints.
[06/02 22:10:45    613s] 
[06/02 22:10:45    613s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/02 22:10:45    613s] End: Core Area Reclaim Optimization (cpu = 0:00:03.1) (real = 0:00:02.0) **
[06/02 22:10:45    613s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 152
[06/02 22:10:45    613s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2876.5
[06/02 22:10:45    613s] *** AreaOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:03.1/0:00:02.5 (1.2), totSession cpu/real = 0:10:14.2/0:16:37.0 (0.6), mem = 14990.1M
[06/02 22:10:45    613s] 
[06/02 22:10:45    613s] =============================================================================================
[06/02 22:10:45    613s]  Step TAT Report : AreaOpt #2 / place_opt_design #1                             23.10-p003_1
[06/02 22:10:45    613s] =============================================================================================
[06/02 22:10:45    613s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:10:45    613s] ---------------------------------------------------------------------------------------------
[06/02 22:10:45    613s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:45    613s] [ LibAnalyzerInit        ]      1   0:00:01.6  (  61.3 % )     0:00:01.6 /  0:00:02.0    1.3
[06/02 22:10:45    613s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:45    613s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:45    613s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.7
[06/02 22:10:45    613s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:45    613s] [ OptimizationStep       ]      1   0:00:00.0  (   0.5 % )     0:00:00.5 /  0:00:00.6    1.2
[06/02 22:10:45    613s] [ OptSingleIteration     ]      5   0:00:00.2  (   7.1 % )     0:00:00.5 /  0:00:00.6    1.2
[06/02 22:10:45    613s] [ OptGetWeight           ]     54   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    2.0
[06/02 22:10:45    613s] [ OptEval                ]     54   0:00:00.3  (  11.5 % )     0:00:00.3 /  0:00:00.3    1.2
[06/02 22:10:45    613s] [ OptCommit              ]     54   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:45    613s] [ PostCommitDelayUpdate  ]     54   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.0    0.7
[06/02 22:10:45    613s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:10:45    613s] [ MISC                   ]          0:00:00.4  (  16.0 % )     0:00:00.4 /  0:00:00.4    1.0
[06/02 22:10:45    613s] ---------------------------------------------------------------------------------------------
[06/02 22:10:45    613s]  AreaOpt #2 TOTAL                   0:00:02.5  ( 100.0 % )     0:00:02.5 /  0:00:03.1    1.2
[06/02 22:10:45    613s] ---------------------------------------------------------------------------------------------
[06/02 22:10:45    613s] 
[06/02 22:10:45    613s] Executing incremental physical updates
[06/02 22:10:45    613s] Executing incremental physical updates
[06/02 22:10:45    613s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 152
[06/02 22:10:45    613s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:10582.7M, EPOCH TIME: 1748916645.955880
[06/02 22:10:45    613s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/02 22:10:45    613s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:45    613s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:45    613s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:45    613s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.010, MEM:10547.7M, EPOCH TIME: 1748916645.966240
[06/02 22:10:45    613s] End: Area Reclaim Optimization (cpu=0:00:03, real=0:00:02, mem=10547.72M, totSessionCpu=0:10:14).
[06/02 22:10:45    613s] Begin: Collecting metrics
[06/02 22:10:46    613s] 
 --------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+----------+-------------+------+-----|
| initial_summary   |           |   99.474 |           |        0 |       30.75 | 0:00:04  |       10391 |    0 |   0 |
| simplify_netlist  |           |          |           |          |             | 0:00:04  |       10445 |      |     |
| drv_fixing        |           |          |           |          |             | 0:00:02  |       10464 |      |     |
| area_reclaiming   |     0.000 |   99.474 |         0 |        0 |       30.75 | 0:00:03  |       10475 |      |     |
| global_opt        |           |   99.474 |           |        0 |       30.75 | 0:00:08  |       10549 |      |     |
| area_reclaiming_2 |     0.000 |   99.474 |         0 |        0 |       30.75 | 0:00:04  |       10548 |      |     |
 --------------------------------------------------------------------------------------------------------------------- 
[06/02 22:10:46    613s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4718.0M, current mem=4646.2M)

[06/02 22:10:46    613s] End: Collecting metrics
[06/02 22:10:46    613s] *** IncrReplace #1 [begin] (place_opt_design #1) : totSession cpu/real = 0:10:14.6/0:16:37.4 (0.6), mem = 10547.7M
[06/02 22:10:46    613s] 
[06/02 22:10:46    613s] *** Start incrementalPlace ***
[06/02 22:10:46    613s] User Input Parameters:
[06/02 22:10:46    613s] - Congestion Driven    : On
[06/02 22:10:46    613s] - Timing Driven        : On
[06/02 22:10:46    613s] - Area-Violation Based : On
[06/02 22:10:46    613s] - Start Rollback Level : -5
[06/02 22:10:46    613s] - Legalized            : On
[06/02 22:10:46    613s] - Window Based         : Off
[06/02 22:10:46    613s] - eDen incr mode       : Off
[06/02 22:10:46    613s] - Small incr mode      : Off
[06/02 22:10:46    613s] 
[06/02 22:10:46    613s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:10547.7M, EPOCH TIME: 1748916646.321708
[06/02 22:10:46    613s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:10547.7M, EPOCH TIME: 1748916646.321865
[06/02 22:10:46    613s] no activity file in design. spp won't run.
[06/02 22:10:46    613s] No Views given, use default active views for adaptive view pruning
[06/02 22:10:46    613s] Active views:
[06/02 22:10:46    613s]   view_slow_mission
[06/02 22:10:46    613s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:10549.7M, EPOCH TIME: 1748916646.420070
[06/02 22:10:46    613s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.020, REAL:0.008, MEM:10549.7M, EPOCH TIME: 1748916646.427996
[06/02 22:10:46    613s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:10549.7M, EPOCH TIME: 1748916646.428179
[06/02 22:10:46    613s] Starting Early Global Route congestion estimation: mem = 10549.7M
[06/02 22:10:46    613s] (I)      Initializing eGR engine (regular)
[06/02 22:10:46    613s] Set min layer with design mode ( 3 )
[06/02 22:10:46    613s] Set max layer with default ( 127 )
[06/02 22:10:46    613s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:10:46    613s] Min route layer (adjusted) = 3
[06/02 22:10:46    613s] Max route layer (adjusted) = 11
[06/02 22:10:46    613s] (I)      clean place blk overflow:
[06/02 22:10:46    613s] (I)      H : enabled 1.00 0
[06/02 22:10:46    613s] (I)      V : enabled 1.00 0
[06/02 22:10:46    613s] (I)      Initializing eGR engine (regular)
[06/02 22:10:46    613s] Set min layer with design mode ( 3 )
[06/02 22:10:46    613s] Set max layer with default ( 127 )
[06/02 22:10:46    613s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:10:46    613s] Min route layer (adjusted) = 3
[06/02 22:10:46    613s] Max route layer (adjusted) = 11
[06/02 22:10:46    613s] (I)      clean place blk overflow:
[06/02 22:10:46    613s] (I)      H : enabled 1.00 0
[06/02 22:10:46    613s] (I)      V : enabled 1.00 0
[06/02 22:10:46    613s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 10.16 MB )
[06/02 22:10:46    613s] (I)      Running eGR Regular flow
[06/02 22:10:46    613s] (I)      # wire layers (front) : 12
[06/02 22:10:46    613s] (I)      # wire layers (back)  : 0
[06/02 22:10:46    613s] (I)      min wire layer : 1
[06/02 22:10:46    613s] (I)      max wire layer : 11
[06/02 22:10:46    613s] (I)      # cut layers (front) : 11
[06/02 22:10:46    613s] (I)      # cut layers (back)  : 0
[06/02 22:10:46    613s] (I)      min cut layer : 1
[06/02 22:10:46    613s] (I)      max cut layer : 10
[06/02 22:10:46    613s] (I)      ================================== Layers ===================================
[06/02 22:10:46    613s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:10:46    613s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[06/02 22:10:46    613s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:10:46    613s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[06/02 22:10:46    613s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[06/02 22:10:46    613s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[06/02 22:10:46    613s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[06/02 22:10:46    613s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[06/02 22:10:46    613s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[06/02 22:10:46    613s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:10:46    613s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[06/02 22:10:46    613s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:10:46    613s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[06/02 22:10:46    613s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:10:46    613s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[06/02 22:10:46    613s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:10:46    613s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[06/02 22:10:46    613s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:10:46    613s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[06/02 22:10:46    613s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[06/02 22:10:46    613s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[06/02 22:10:46    613s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/02 22:10:46    613s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[06/02 22:10:46    613s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/02 22:10:46    613s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[06/02 22:10:46    613s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[06/02 22:10:46    613s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:10:46    613s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[06/02 22:10:46    613s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[06/02 22:10:46    613s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[06/02 22:10:46    613s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[06/02 22:10:46    613s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[06/02 22:10:46    613s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[06/02 22:10:46    613s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[06/02 22:10:46    613s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[06/02 22:10:46    613s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[06/02 22:10:46    613s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[06/02 22:10:46    613s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[06/02 22:10:46    613s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[06/02 22:10:46    613s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[06/02 22:10:46    613s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[06/02 22:10:46    613s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[06/02 22:10:46    613s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[06/02 22:10:46    613s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[06/02 22:10:46    613s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[06/02 22:10:46    613s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[06/02 22:10:46    613s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[06/02 22:10:46    613s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[06/02 22:10:46    613s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[06/02 22:10:46    613s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[06/02 22:10:46    613s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[06/02 22:10:46    613s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[06/02 22:10:46    613s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[06/02 22:10:46    613s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[06/02 22:10:46    613s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[06/02 22:10:46    613s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[06/02 22:10:46    613s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[06/02 22:10:46    613s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[06/02 22:10:46    613s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[06/02 22:10:46    613s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[06/02 22:10:46    613s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:10:46    613s] (I)      Started Import and model ( Curr Mem: 10.16 MB )
[06/02 22:10:46    613s] (I)      == Non-default Options ==
[06/02 22:10:46    613s] (I)      Maximum routing layer                              : 11
[06/02 22:10:46    613s] (I)      Minimum routing layer                              : 3
[06/02 22:10:46    613s] (I)      Top routing layer                                  : 11
[06/02 22:10:46    613s] (I)      Bottom routing layer                               : 3
[06/02 22:10:46    613s] (I)      Number of threads                                  : 96
[06/02 22:10:46    613s] (I)      Source-to-sink ratio                               : 0.300000
[06/02 22:10:46    613s] (I)      Route tie net to shape                             : auto
[06/02 22:10:46    613s] (I)      Use non-blocking free Dbs wires                    : false
[06/02 22:10:46    613s] (I)      Method to set GCell size                           : row
[06/02 22:10:46    613s] (I)      Tie hi/lo max distance                             : 5.400000
[06/02 22:10:46    613s] (I)      Counted 91 PG shapes. eGR will not process PG shapes layer by layer.
[06/02 22:10:46    613s] (I)      ============== Pin Summary ==============
[06/02 22:10:46    613s] (I)      +-------+--------+---------+------------+
[06/02 22:10:46    613s] (I)      | Layer | # pins | % total |      Group |
[06/02 22:10:46    613s] (I)      +-------+--------+---------+------------+
[06/02 22:10:46    613s] (I)      |     1 |      5 |   10.64 |        Pin |
[06/02 22:10:46    613s] (I)      |     2 |     34 |   72.34 |        Pin |
[06/02 22:10:46    613s] (I)      |     3 |      8 |   17.02 |        Pin |
[06/02 22:10:46    613s] (I)      |     4 |      0 |    0.00 | Pin access |
[06/02 22:10:46    613s] (I)      |     5 |      0 |    0.00 | Pin access |
[06/02 22:10:46    613s] (I)      |     6 |      0 |    0.00 |      Other |
[06/02 22:10:46    613s] (I)      |     7 |      0 |    0.00 |      Other |
[06/02 22:10:46    613s] (I)      |     8 |      0 |    0.00 |      Other |
[06/02 22:10:46    613s] (I)      |     9 |      0 |    0.00 |      Other |
[06/02 22:10:46    613s] (I)      |    10 |      0 |    0.00 |      Other |
[06/02 22:10:46    613s] (I)      |    11 |      0 |    0.00 |      Other |
[06/02 22:10:46    613s] (I)      +-------+--------+---------+------------+
[06/02 22:10:46    613s] (I)      Use row-based GCell size
[06/02 22:10:46    613s] (I)      Use row-based GCell align
[06/02 22:10:46    613s] (I)      layer 0 area = 6400
[06/02 22:10:46    613s] (I)      layer 1 area = 8800
[06/02 22:10:46    613s] (I)      layer 2 area = 11000
[06/02 22:10:46    613s] (I)      layer 3 area = 11000
[06/02 22:10:46    613s] (I)      layer 4 area = 11000
[06/02 22:10:46    613s] (I)      layer 5 area = 11000
[06/02 22:10:46    613s] (I)      layer 6 area = 11000
[06/02 22:10:46    613s] (I)      layer 7 area = 810000
[06/02 22:10:46    613s] (I)      layer 8 area = 2000000
[06/02 22:10:46    613s] (I)      layer 9 area = 2000000
[06/02 22:10:46    613s] (I)      layer 10 area = 0
[06/02 22:10:46    613s] (I)      GCell unit size   : 540
[06/02 22:10:46    613s] (I)      GCell multiplier  : 1
[06/02 22:10:46    613s] (I)      GCell row height  : 540
[06/02 22:10:46    613s] (I)      Actual row height : 540
[06/02 22:10:46    613s] (I)      GCell align ref   : 1044 960
[06/02 22:10:46    613s] [NR-eGR] Track table information for default rule: 
[06/02 22:10:46    613s] [NR-eGR] M1 has single uniform track structure
[06/02 22:10:46    613s] [NR-eGR] M2 has single uniform track structure
[06/02 22:10:46    613s] [NR-eGR] C1 has single uniform track structure
[06/02 22:10:46    613s] [NR-eGR] C2 has single uniform track structure
[06/02 22:10:46    613s] [NR-eGR] C3 has single uniform track structure
[06/02 22:10:46    613s] [NR-eGR] C4 has single uniform track structure
[06/02 22:10:46    613s] [NR-eGR] C5 has single uniform track structure
[06/02 22:10:46    613s] [NR-eGR] JA has single uniform track structure
[06/02 22:10:46    613s] [NR-eGR] QA has single uniform track structure
[06/02 22:10:46    613s] [NR-eGR] QB has single uniform track structure
[06/02 22:10:46    613s] [NR-eGR] LB has single uniform track structure
[06/02 22:10:46    613s] (I)      ========================= Default via ==========================
[06/02 22:10:46    613s] (I)      +----+------------------+--------------------------------------+
[06/02 22:10:46    613s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[06/02 22:10:46    613s] (I)      +----+------------------+--------------------------------------+
[06/02 22:10:46    613s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[06/02 22:10:46    613s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[06/02 22:10:46    613s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[06/02 22:10:46    613s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[06/02 22:10:46    613s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[06/02 22:10:46    613s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[06/02 22:10:46    613s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[06/02 22:10:46    613s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[06/02 22:10:46    613s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[06/02 22:10:46    613s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[06/02 22:10:46    613s] (I)      +----+------------------+--------------------------------------+
[06/02 22:10:46    613s] (I)      Design has 0 placement macros with 0 shapes. 
[06/02 22:10:47    621s] [NR-eGR] Read 0 PG shapes
[06/02 22:10:47    621s] [NR-eGR] Read 0 clock shapes
[06/02 22:10:47    621s] [NR-eGR] Read 0 other shapes
[06/02 22:10:47    621s] [NR-eGR] #Routing Blockages  : 0
[06/02 22:10:47    621s] [NR-eGR] #Instance Blockages : 8
[06/02 22:10:47    621s] [NR-eGR] #PG Blockages       : 0
[06/02 22:10:47    621s] [NR-eGR] #Halo Blockages     : 0
[06/02 22:10:47    621s] [NR-eGR] #Boundary Blockages : 0
[06/02 22:10:47    621s] [NR-eGR] #Clock Blockages    : 0
[06/02 22:10:47    621s] [NR-eGR] #Other Blockages    : 0
[06/02 22:10:47    621s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/02 22:10:47    621s] (I)      Custom ignore net properties:
[06/02 22:10:47    621s] (I)      1 : NotLegal
[06/02 22:10:47    621s] (I)      Default ignore net properties:
[06/02 22:10:47    621s] (I)      1 : Special
[06/02 22:10:47    621s] (I)      2 : Analog
[06/02 22:10:47    621s] (I)      3 : Fixed
[06/02 22:10:47    621s] (I)      4 : Skipped
[06/02 22:10:47    621s] (I)      5 : MixedSignal
[06/02 22:10:47    621s] (I)      Prerouted net properties:
[06/02 22:10:47    621s] (I)      1 : NotLegal
[06/02 22:10:47    621s] (I)      2 : Special
[06/02 22:10:47    621s] (I)      3 : Analog
[06/02 22:10:47    621s] (I)      4 : Fixed
[06/02 22:10:47    621s] (I)      5 : Skipped
[06/02 22:10:47    621s] (I)      6 : MixedSignal
[06/02 22:10:47    621s] [NR-eGR] Early global route reroute all routable nets
[06/02 22:10:47    621s] [NR-eGR] #prerouted nets         : 0
[06/02 22:10:47    621s] [NR-eGR] #prerouted special nets : 0
[06/02 22:10:47    621s] [NR-eGR] #prerouted wires        : 0
[06/02 22:10:47    621s] [NR-eGR] Read 36 nets ( ignored 0 )
[06/02 22:10:47    621s] (I)        Front-side 36 ( ignored 0 )
[06/02 22:10:47    621s] (I)        Back-side  0 ( ignored 0 )
[06/02 22:10:47    621s] (I)        Both-side  0 ( ignored 0 )
[06/02 22:10:47    621s] (I)      Reading macro buffers
[06/02 22:10:47    621s] (I)      Number of macros with buffers: 0
[06/02 22:10:47    621s] (I)      early_global_route_priority property id does not exist.
[06/02 22:10:47    621s] (I)      Setting up GCell size
[06/02 22:10:47    621s] (I)      Base Grid  :    18 x    18
[06/02 22:10:47    621s] (I)      Final Grid :     9 x     9
[06/02 22:10:47    621s] (I)      Read Num Blocks=8  Num Prerouted Wires=0  Num CS=0
[06/02 22:10:47    621s] (I)      Layer 2 (V) : #blockages 8 : #preroutes 0
[06/02 22:10:47    621s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[06/02 22:10:47    621s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[06/02 22:10:47    621s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[06/02 22:10:47    621s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[06/02 22:10:47    621s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[06/02 22:10:47    621s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[06/02 22:10:47    621s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[06/02 22:10:47    621s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[06/02 22:10:47    621s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[06/02 22:10:47    621s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer2
[06/02 22:10:47    621s] (I)      Track adjustment: Reducing 113 tracks (12.00%) for Layer3
[06/02 22:10:47    621s] (I)      Number of ignored nets                =      0
[06/02 22:10:47    621s] (I)      Number of connected nets              =      0
[06/02 22:10:47    621s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/02 22:10:47    621s] (I)      Number of clock nets                  =      0.  Ignored: No
[06/02 22:10:47    621s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/02 22:10:47    621s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/02 22:10:47    621s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/02 22:10:47    621s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/02 22:10:47    621s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/02 22:10:47    621s] (I)      Ndr track 0 does not exist
[06/02 22:10:47    621s] (I)      ---------------------Grid Graph Info--------------------
[06/02 22:10:47    621s] (I)      Routing area        : (0, 0) - (10092, 9920)
[06/02 22:10:47    621s] (I)      Core area           : (1044, 960) - (9048, 8960)
[06/02 22:10:47    621s] (I)      Site width          :   116  (dbu)
[06/02 22:10:47    621s] (I)      Row height          :   540  (dbu)
[06/02 22:10:47    621s] (I)      GCell row height    :   540  (dbu)
[06/02 22:10:47    621s] (I)      GCell width         :  1080  (dbu)
[06/02 22:10:47    621s] (I)      GCell height        :  1080  (dbu)
[06/02 22:10:47    621s] (I)      Grid                :     9     9    11
[06/02 22:10:47    621s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[06/02 22:10:47    621s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[06/02 22:10:47    621s] (I)      Horizontal capacity :     0     0     0   540     0   540     0   540     0   540     0
[06/02 22:10:47    621s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[06/02 22:10:47    621s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[06/02 22:10:47    621s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[06/02 22:10:47    621s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[06/02 22:10:47    621s] (I)      First track coord   :    58    80    54    60    54    60    54   960  3444  3360  3658
[06/02 22:10:47    621s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[06/02 22:10:47    621s] (I)      Total num of tracks :    87   123   112   110   112   110   112    10     3     3     2
[06/02 22:10:47    621s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[06/02 22:10:47    621s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[06/02 22:10:47    621s] (I)      --------------------------------------------------------
[06/02 22:10:47    621s] 
[06/02 22:10:47    621s] [NR-eGR] ============ Routing rule table ============
[06/02 22:10:47    621s] [NR-eGR] Rule id: 0  Nets: 36
[06/02 22:10:47    621s] [NR-eGR] ========================================
[06/02 22:10:47    621s] [NR-eGR] 
[06/02 22:10:47    621s] (I)      ======== NDR :  =========
[06/02 22:10:47    621s] (I)      +--------------+--------+
[06/02 22:10:47    621s] (I)      |           ID |      0 |
[06/02 22:10:47    621s] (I)      |         Name |        |
[06/02 22:10:47    621s] (I)      |      Default |    yes |
[06/02 22:10:47    621s] (I)      |  Clk Special |     no |
[06/02 22:10:47    621s] (I)      | Hard spacing |     no |
[06/02 22:10:47    621s] (I)      |    NDR track | (none) |
[06/02 22:10:47    621s] (I)      |      NDR via | (none) |
[06/02 22:10:47    621s] (I)      |  Extra space |      0 |
[06/02 22:10:47    621s] (I)      |      Shields |      0 |
[06/02 22:10:47    621s] (I)      |   Demand (H) |      1 |
[06/02 22:10:47    621s] (I)      |   Demand (V) |      1 |
[06/02 22:10:47    621s] (I)      |        #Nets |     36 |
[06/02 22:10:47    621s] (I)      +--------------+--------+
[06/02 22:10:47    621s] (I)      +-------------------------------------------------------------------------------------+
[06/02 22:10:47    621s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/02 22:10:47    621s] (I)      +-------------------------------------------------------------------------------------+
[06/02 22:10:47    621s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:10:47    621s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:10:47    621s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:10:47    621s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:10:47    621s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:10:47    621s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[06/02 22:10:47    621s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[06/02 22:10:47    621s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[06/02 22:10:47    621s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[06/02 22:10:47    621s] (I)      +-------------------------------------------------------------------------------------+
[06/02 22:10:47    621s] (I)      =============== Blocked Tracks ===============
[06/02 22:10:47    621s] (I)      +-------+---------+----------+---------------+
[06/02 22:10:47    621s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/02 22:10:47    621s] (I)      +-------+---------+----------+---------------+
[06/02 22:10:47    621s] (I)      |     1 |       0 |        0 |         0.00% |
[06/02 22:10:47    621s] (I)      |     2 |       0 |        0 |         0.00% |
[06/02 22:10:47    621s] (I)      |     3 |    1008 |      117 |        11.61% |
[06/02 22:10:47    621s] (I)      |     4 |     990 |        0 |         0.00% |
[06/02 22:10:47    621s] (I)      |     5 |    1008 |        0 |         0.00% |
[06/02 22:10:47    621s] (I)      |     6 |     990 |        0 |         0.00% |
[06/02 22:10:47    621s] (I)      |     7 |    1008 |        0 |         0.00% |
[06/02 22:10:47    621s] (I)      |     8 |      90 |        0 |         0.00% |
[06/02 22:10:47    621s] (I)      |     9 |      27 |        0 |         0.00% |
[06/02 22:10:47    621s] (I)      |    10 |      27 |        0 |         0.00% |
[06/02 22:10:47    621s] (I)      |    11 |      18 |        0 |         0.00% |
[06/02 22:10:47    621s] (I)      +-------+---------+----------+---------------+
[06/02 22:10:47    621s] (I)      Finished Import and model ( CPU: 7.41 sec, Real: 0.92 sec, Curr Mem: 10.16 MB )
[06/02 22:10:47    621s] (I)      Reset routing kernel
[06/02 22:10:47    621s] (I)      Started Global Routing ( Curr Mem: 10.16 MB )
[06/02 22:10:47    621s] (I)      totalPins=75  totalGlobalPin=70 (93.33%)
[06/02 22:10:47    621s] (I)      ================= Net Group Info =================
[06/02 22:10:47    621s] (I)      +----+----------------+--------------+-----------+
[06/02 22:10:47    621s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[06/02 22:10:47    621s] (I)      +----+----------------+--------------+-----------+
[06/02 22:10:47    621s] (I)      |  1 |             36 |        C1(3) |    LB(11) |
[06/02 22:10:47    621s] (I)      +----+----------------+--------------+-----------+
[06/02 22:10:47    621s] (I)      total 2D Cap : 4962 = (2097 H, 2865 V)
[06/02 22:10:47    621s] (I)      total 2D Demand : 5 = (0 H, 5 V)
[06/02 22:10:47    621s] (I)      #blocked GCells = 0
[06/02 22:10:47    621s] (I)      #regions = 1
[06/02 22:10:47    621s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 11]
[06/02 22:10:47    621s] (I)      
[06/02 22:10:47    621s] (I)      ============  Phase 1a Route ============
[06/02 22:10:47    621s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/02 22:10:47    621s] (I)      
[06/02 22:10:47    621s] (I)      ============  Phase 1b Route ============
[06/02 22:10:47    621s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/02 22:10:47    621s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.720000e+01um
[06/02 22:10:47    621s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/02 22:10:47    621s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/02 22:10:47    621s] (I)      
[06/02 22:10:47    621s] (I)      ============  Phase 1c Route ============
[06/02 22:10:47    621s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/02 22:10:47    621s] (I)      
[06/02 22:10:47    621s] (I)      ============  Phase 1d Route ============
[06/02 22:10:47    621s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/02 22:10:47    621s] (I)      
[06/02 22:10:47    621s] (I)      ============  Phase 1e Route ============
[06/02 22:10:47    621s] (I)      Usage: 90 = (27 H, 63 V) = (1.29% H, 2.20% V) = (2.916e+01um H, 6.804e+01um V)
[06/02 22:10:47    621s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 9.720000e+01um
[06/02 22:10:47    621s] (I)      
[06/02 22:10:47    621s] (I)      ============  Phase 1l Route ============
[06/02 22:10:47    622s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/02 22:10:47    622s] (I)      Layer  3:        710        34         7           0         864    ( 0.00%) 
[06/02 22:10:47    622s] (I)      Layer  4:        880        39         0           0         864    ( 0.00%) 
[06/02 22:10:47    622s] (I)      Layer  5:        896        29         0           0         864    ( 0.00%) 
[06/02 22:10:47    622s] (I)      Layer  6:        880         8         0           0         864    ( 0.00%) 
[06/02 22:10:47    622s] (I)      Layer  7:        896        16         0           0         864    ( 0.00%) 
[06/02 22:10:47    622s] (I)      Layer  8:         80         0         0           0          86    ( 0.00%) 
[06/02 22:10:47    622s] (I)      Layer  9:         24         0         0          22          11    (66.67%) 
[06/02 22:10:47    622s] (I)      Layer 10:         24         0         0          22          11    (66.67%) 
[06/02 22:10:47    622s] (I)      Layer 11:         16         0         0          17           5    (77.78%) 
[06/02 22:10:47    622s] (I)      Total:          4406       126         7          58        4430    ( 1.29%) 
[06/02 22:10:47    622s] (I)      
[06/02 22:10:47    622s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/02 22:10:47    622s] [NR-eGR]                        OverCon            
[06/02 22:10:47    622s] [NR-eGR]                         #Gcell     %Gcell
[06/02 22:10:47    622s] [NR-eGR]        Layer             (1-2)    OverCon
[06/02 22:10:47    622s] [NR-eGR] ----------------------------------------------
[06/02 22:10:47    622s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/02 22:10:47    622s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/02 22:10:47    622s] [NR-eGR]      C1 ( 3)         4( 5.48%)   ( 5.48%) 
[06/02 22:10:47    622s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[06/02 22:10:47    622s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[06/02 22:10:47    622s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[06/02 22:10:47    622s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[06/02 22:10:47    622s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[06/02 22:10:47    622s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[06/02 22:10:47    622s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[06/02 22:10:47    622s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[06/02 22:10:47    622s] [NR-eGR] ----------------------------------------------
[06/02 22:10:47    622s] [NR-eGR]        Total         4( 0.80%)   ( 0.80%) 
[06/02 22:10:47    622s] [NR-eGR] 
[06/02 22:10:47    622s] (I)      Finished Global Routing ( CPU: 1.11 sec, Real: 0.19 sec, Curr Mem: 10.16 MB )
[06/02 22:10:47    622s] (I)      Updating congestion map
[06/02 22:10:47    622s] (I)      total 2D Cap : 4968 = (2097 H, 2871 V)
[06/02 22:10:47    622s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/02 22:10:47    622s] [NR-eGR] Finished Early Global Route kernel ( CPU: 8.56 sec, Real: 1.19 sec, Curr Mem: 10.16 MB )
[06/02 22:10:47    622s] Early Global Route congestion estimation runtime: 1.20 seconds, mem = 10549.7M
[06/02 22:10:47    622s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:8.570, REAL:1.200, MEM:10549.7M, EPOCH TIME: 1748916647.628532
[06/02 22:10:47    622s] OPERPROF: Starting HotSpotCal at level 1, MEM:10549.7M, EPOCH TIME: 1748916647.628717
[06/02 22:10:47    622s] [hotspot] +------------+---------------+---------------+
[06/02 22:10:47    622s] [hotspot] |            |   max hotspot | total hotspot |
[06/02 22:10:47    622s] [hotspot] +------------+---------------+---------------+
[06/02 22:10:48    627s] [hotspot] | normalized |          0.00 |          0.00 |
[06/02 22:10:48    627s] [hotspot] +------------+---------------+---------------+
[06/02 22:10:48    627s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/02 22:10:48    627s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/02 22:10:48    627s] OPERPROF: Finished HotSpotCal at level 1, CPU:5.660, REAL:0.778, MEM:10549.7M, EPOCH TIME: 1748916648.406359
[06/02 22:10:48    627s] 
[06/02 22:10:48    627s] === incrementalPlace Internal Loop 1 ===
[06/02 22:10:48    628s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/02 22:10:48    628s] UM:*                                                                   incrNP_iter_start
[06/02 22:10:48    628s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[06/02 22:10:48    628s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:10549.7M, EPOCH TIME: 1748916648.592835
[06/02 22:10:48    628s] Processing tracks to init pin-track alignment.
[06/02 22:10:48    628s] z: 1, totalTracks: 1
[06/02 22:10:48    628s] z: 3, totalTracks: 1
[06/02 22:10:48    628s] z: 5, totalTracks: 1
[06/02 22:10:48    628s] z: 7, totalTracks: 1
[06/02 22:10:48    628s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[06/02 22:10:48    628s] #spOpts: rpCkHalo=4 
[06/02 22:10:48    628s] Initializing Route Infrastructure for color support ...
[06/02 22:10:48    628s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:10549.7M, EPOCH TIME: 1748916648.593397
[06/02 22:10:48    628s] ### Add 31 auto generated vias to default rule
[06/02 22:10:48    628s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.006, MEM:10549.7M, EPOCH TIME: 1748916648.599661
[06/02 22:10:48    628s] Route Infrastructure Initialized for color support successfully.
[06/02 22:10:48    628s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:10:48    628s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:10549.7M, EPOCH TIME: 1748916648.609758
[06/02 22:10:48    628s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:48    628s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:48    628s] Processing tracks to init pin-track alignment.
[06/02 22:10:48    628s] z: 1, totalTracks: 1
[06/02 22:10:48    628s] z: 3, totalTracks: 1
[06/02 22:10:48    628s] z: 5, totalTracks: 1
[06/02 22:10:48    628s] z: 7, totalTracks: 1
[06/02 22:10:48    628s] 
[06/02 22:10:48    628s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:10:48    628s] 
[06/02 22:10:48    628s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:10:48    628s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.200, REAL:0.184, MEM:10549.7M, EPOCH TIME: 1748916648.794187
[06/02 22:10:48    628s] OPERPROF:   Starting post-place ADS at level 2, MEM:10549.7M, EPOCH TIME: 1748916648.794409
[06/02 22:10:48    628s] ADSU 0.308 -> 0.308. site 504.000 -> 504.000. GS 4.320
[06/02 22:10:48    628s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.001, MEM:10549.7M, EPOCH TIME: 1748916648.795070
[06/02 22:10:48    628s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:10549.7M, EPOCH TIME: 1748916648.795821
[06/02 22:10:48    628s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:10549.7M, EPOCH TIME: 1748916648.796027
[06/02 22:10:48    628s] spContextMPad 3 3.
[06/02 22:10:48    628s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:10549.7M, EPOCH TIME: 1748916648.796522
[06/02 22:10:48    628s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.000, REAL:0.001, MEM:10549.7M, EPOCH TIME: 1748916648.796974
[06/02 22:10:48    628s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:10549.7M, EPOCH TIME: 1748916648.797261
[06/02 22:10:48    628s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.010, REAL:0.000, MEM:10549.7M, EPOCH TIME: 1748916648.797451
[06/02 22:10:48    628s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:10549.7M, EPOCH TIME: 1748916648.797676
[06/02 22:10:48    628s] no activity file in design. spp won't run.
[06/02 22:10:48    628s] [spp] 0
[06/02 22:10:48    628s] [adp] 0:1:1:2
[06/02 22:10:48    628s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.000, REAL:0.000, MEM:10549.7M, EPOCH TIME: 1748916648.797965
[06/02 22:10:48    628s] SP #FI/SF FL/PI 0/0 10/0
[06/02 22:10:48    628s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.230, REAL:0.205, MEM:10549.7M, EPOCH TIME: 1748916648.798189
[06/02 22:10:48    628s] PP off. flexM 0
[06/02 22:10:49    630s] OPERPROF: Starting CDPad at level 1, MEM:10549.7M, EPOCH TIME: 1748916649.050123
[06/02 22:10:49    630s] 3DP is on.
[06/02 22:10:49    630s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[06/02 22:10:49    630s] design sh 0.194. rd 0.200
[06/02 22:10:49    630s] design sh 0.194. rd 0.200
[06/02 22:10:49    630s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[06/02 22:10:49    630s] design sh 0.194. rd 0.200
[06/02 22:10:49    630s] CDPadU 0.532 -> 0.398. R=0.308, N=10, GS=1.080
[06/02 22:10:49    631s] OPERPROF: Finished CDPad at level 1, CPU:0.840, REAL:0.102, MEM:10549.7M, EPOCH TIME: 1748916649.152525
[06/02 22:10:49    631s] OPERPROF: Starting InitSKP at level 1, MEM:10549.7M, EPOCH TIME: 1748916649.152796
[06/02 22:10:49    631s] no activity file in design. spp won't run.
[06/02 22:10:50    633s] no activity file in design. spp won't run.
[06/02 22:10:51    637s] *** Finished SKP initialization (cpu=0:00:06.1, real=0:00:02.0)***
[06/02 22:10:51    637s] OPERPROF: Finished InitSKP at level 1, CPU:6.100, REAL:2.336, MEM:12840.5M, EPOCH TIME: 1748916651.489282
[06/02 22:10:51    637s] NP #FI/FS/SF FL/PI: 142/0/0 10/0
[06/02 22:10:51    637s] no activity file in design. spp won't run.
[06/02 22:10:51    637s] OPERPROF: Starting NP-Place at level 1, MEM:13352.6M, EPOCH TIME: 1748916651.576922
[06/02 22:10:51    638s] Starting Early Global Route supply map. mem = 13352.6M
[06/02 22:10:51    638s] (I)      Initializing eGR engine (regular)
[06/02 22:10:51    638s] Set min layer with design mode ( 3 )
[06/02 22:10:51    638s] Set max layer with default ( 127 )
[06/02 22:10:51    638s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:10:51    638s] Min route layer (adjusted) = 3
[06/02 22:10:51    638s] Max route layer (adjusted) = 11
[06/02 22:10:51    638s] (I)      clean place blk overflow:
[06/02 22:10:51    638s] (I)      H : enabled 1.00 0
[06/02 22:10:51    638s] (I)      V : enabled 1.00 0
[06/02 22:10:51    638s] (I)      Initializing eGR engine (regular)
[06/02 22:10:51    638s] Set min layer with design mode ( 3 )
[06/02 22:10:51    638s] Set max layer with default ( 127 )
[06/02 22:10:51    638s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:10:51    638s] Min route layer (adjusted) = 3
[06/02 22:10:51    638s] Max route layer (adjusted) = 11
[06/02 22:10:51    638s] (I)      clean place blk overflow:
[06/02 22:10:51    638s] (I)      H : enabled 1.00 0
[06/02 22:10:51    638s] (I)      V : enabled 1.00 0
[06/02 22:10:51    638s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 12.91 MB )
[06/02 22:10:51    638s] (I)      Running eGR Regular flow
[06/02 22:10:51    638s] (I)      # wire layers (front) : 12
[06/02 22:10:51    638s] (I)      # wire layers (back)  : 0
[06/02 22:10:51    638s] (I)      min wire layer : 1
[06/02 22:10:51    638s] (I)      max wire layer : 11
[06/02 22:10:51    638s] (I)      # cut layers (front) : 11
[06/02 22:10:51    638s] (I)      # cut layers (back)  : 0
[06/02 22:10:51    638s] (I)      min cut layer : 1
[06/02 22:10:51    638s] (I)      max cut layer : 10
[06/02 22:10:51    638s] (I)      ================================== Layers ===================================
[06/02 22:10:51    638s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:10:51    638s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[06/02 22:10:51    638s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:10:51    638s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[06/02 22:10:51    638s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[06/02 22:10:51    638s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[06/02 22:10:51    638s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[06/02 22:10:51    638s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[06/02 22:10:51    638s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[06/02 22:10:51    638s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:10:51    638s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[06/02 22:10:51    638s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:10:51    638s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[06/02 22:10:51    638s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:10:51    638s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[06/02 22:10:51    638s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:10:51    638s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[06/02 22:10:51    638s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:10:51    638s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[06/02 22:10:51    638s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[06/02 22:10:51    638s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[06/02 22:10:51    638s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/02 22:10:51    638s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[06/02 22:10:51    638s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/02 22:10:51    638s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[06/02 22:10:51    638s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[06/02 22:10:51    638s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:10:51    638s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[06/02 22:10:51    638s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[06/02 22:10:51    638s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[06/02 22:10:51    638s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[06/02 22:10:51    638s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[06/02 22:10:51    638s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[06/02 22:10:51    638s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[06/02 22:10:51    638s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[06/02 22:10:51    638s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[06/02 22:10:51    638s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[06/02 22:10:51    638s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[06/02 22:10:51    638s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[06/02 22:10:51    638s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[06/02 22:10:51    638s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[06/02 22:10:51    638s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[06/02 22:10:51    638s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[06/02 22:10:51    638s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[06/02 22:10:51    638s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[06/02 22:10:51    638s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[06/02 22:10:51    638s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[06/02 22:10:51    638s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[06/02 22:10:51    638s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[06/02 22:10:51    638s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[06/02 22:10:51    638s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[06/02 22:10:51    638s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[06/02 22:10:51    638s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[06/02 22:10:51    638s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[06/02 22:10:51    638s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[06/02 22:10:51    638s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[06/02 22:10:51    638s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[06/02 22:10:51    638s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[06/02 22:10:51    638s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[06/02 22:10:51    638s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[06/02 22:10:51    638s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:10:52    647s] Finished Early Global Route supply map. mem = 13384.6M
[06/02 22:10:53    650s] SKP will use view:
[06/02 22:10:53    650s]   view_slow_mission
[06/02 22:10:53    651s] Iteration  4: Total net bbox = 1.174e+02 (4.58e+01 7.16e+01)
[06/02 22:10:53    651s]               Est.  stn bbox = 1.174e+02 (4.58e+01 7.16e+01)
[06/02 22:10:53    651s]               cpu = 0:00:13.5 real = 0:00:02.0 mem = 14330.3M
[06/02 22:10:53    651s] OPERPROF: Finished NP-Place at level 1, CPU:13.680, REAL:2.087, MEM:13850.2M, EPOCH TIME: 1748916653.663733
[06/02 22:10:53    651s] Legalizing MH Cells... 0 / 0 (level 2) on adder
[06/02 22:10:53    651s] MH packer: No MH instances from GP
[06/02 22:10:53    651s] 0 (out of 0) MH cells were successfully legalized.
[06/02 22:10:53    651s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=13850.2M, DRC: 0)
[06/02 22:10:53    651s] no activity file in design. spp won't run.
[06/02 22:10:53    651s] NP #FI/FS/SF FL/PI: 142/0/0 10/0
[06/02 22:10:53    651s] no activity file in design. spp won't run.
[06/02 22:10:53    652s] OPERPROF: Starting NP-Place at level 1, MEM:14330.3M, EPOCH TIME: 1748916653.768181
[06/02 22:10:54    655s] Iteration  5: Total net bbox = 1.195e+02 (4.78e+01 7.16e+01)
[06/02 22:10:54    655s]               Est.  stn bbox = 1.195e+02 (4.78e+01 7.16e+01)
[06/02 22:10:54    655s]               cpu = 0:00:03.1 real = 0:00:01.0 mem = 14842.5M
[06/02 22:10:54    655s] OPERPROF: Finished NP-Place at level 1, CPU:3.320, REAL:0.666, MEM:14362.3M, EPOCH TIME: 1748916654.434382
[06/02 22:10:54    655s] Legalizing MH Cells... 0 / 0 (level 3) on adder
[06/02 22:10:54    655s] MH packer: No MH instances from GP
[06/02 22:10:54    655s] 0 (out of 0) MH cells were successfully legalized.
[06/02 22:10:54    655s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=14362.3M, DRC: 0)
[06/02 22:10:54    655s] no activity file in design. spp won't run.
[06/02 22:10:54    655s] NP #FI/FS/SF FL/PI: 142/0/0 10/0
[06/02 22:10:54    655s] no activity file in design. spp won't run.
[06/02 22:10:54    656s] OPERPROF: Starting NP-Place at level 1, MEM:14842.5M, EPOCH TIME: 1748916654.561034
[06/02 22:10:55    661s] Iteration  6: Total net bbox = 1.219e+02 (4.41e+01 7.78e+01)
[06/02 22:10:55    661s]               Est.  stn bbox = 1.219e+02 (4.41e+01 7.78e+01)
[06/02 22:10:55    661s]               cpu = 0:00:04.6 real = 0:00:01.0 mem = 15354.6M
[06/02 22:10:55    661s] OPERPROF: Finished NP-Place at level 1, CPU:4.790, REAL:1.027, MEM:14874.5M, EPOCH TIME: 1748916655.588335
[06/02 22:10:55    661s] Legalizing MH Cells... 0 / 0 (level 4) on adder
[06/02 22:10:55    661s] MH packer: No MH instances from GP
[06/02 22:10:55    661s] 0 (out of 0) MH cells were successfully legalized.
[06/02 22:10:55    661s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=14874.5M, DRC: 0)
[06/02 22:10:55    661s] no activity file in design. spp won't run.
[06/02 22:10:55    661s] NP #FI/FS/SF FL/PI: 142/0/0 10/0
[06/02 22:10:55    661s] no activity file in design. spp won't run.
[06/02 22:10:55    662s] OPERPROF: Starting NP-Place at level 1, MEM:15354.6M, EPOCH TIME: 1748916655.669883
[06/02 22:10:55    662s] GP RA stats: MHOnly 0 nrInst 10 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[06/02 22:10:56    665s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:17403.1M, EPOCH TIME: 1748916656.322419
[06/02 22:10:56    665s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.000, REAL:0.001, MEM:17403.1M, EPOCH TIME: 1748916656.323065
[06/02 22:10:56    665s] Iteration  7: Total net bbox = 1.147e+02 (3.77e+01 7.70e+01)
[06/02 22:10:56    665s]               Est.  stn bbox = 1.147e+02 (3.77e+01 7.70e+01)
[06/02 22:10:56    665s]               cpu = 0:00:03.3 real = 0:00:01.0 mem = 15898.7M
[06/02 22:10:56    665s] OPERPROF: Finished NP-Place at level 1, CPU:3.490, REAL:0.690, MEM:15386.6M, EPOCH TIME: 1748916656.360216
[06/02 22:10:56    665s] Legalizing MH Cells... 0 / 0 (level 5) on adder
[06/02 22:10:56    665s] MH packer: No MH instances from GP
[06/02 22:10:56    665s] 0 (out of 0) MH cells were successfully legalized.
[06/02 22:10:56    665s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=15386.6M, DRC: 0)
[06/02 22:10:56    665s] Move report: Timing Driven Placement moves 10 insts, mean move: 0.84 um, max move: 1.87 um 
[06/02 22:10:56    665s] 	Max move on inst (U3): (5.68, 3.12) --> (5.43, 1.50)
[06/02 22:10:56    665s] no activity file in design. spp won't run.
[06/02 22:10:56    665s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:15386.6M, EPOCH TIME: 1748916656.362961
[06/02 22:10:56    665s] Saved padding area to DB
[06/02 22:10:56    665s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:15386.6M, EPOCH TIME: 1748916656.363945
[06/02 22:10:56    665s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.000, REAL:0.001, MEM:15386.6M, EPOCH TIME: 1748916656.364520
[06/02 22:10:56    665s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:15386.6M, EPOCH TIME: 1748916656.365161
[06/02 22:10:56    665s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 22:10:56    665s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.001, MEM:15386.6M, EPOCH TIME: 1748916656.366077
[06/02 22:10:56    665s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:10:56    665s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:56    665s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.020, REAL:0.023, MEM:15386.6M, EPOCH TIME: 1748916656.385518
[06/02 22:10:56    665s] 
[06/02 22:10:56    665s] Finished Incremental Placement (cpu=0:00:37.9, real=0:00:08.0, mem=15386.6M)
[06/02 22:10:56    665s] Begin: Reorder Scan Chains
[06/02 22:10:56    665s] End: Reorder Scan Chains
[06/02 22:10:56    665s] CongRepair sets shifter mode to gplace
[06/02 22:10:56    665s] TDRefine: refinePlace mode is spiral
[06/02 22:10:56    665s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:15386.6M, EPOCH TIME: 1748916656.388072
[06/02 22:10:56    665s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:15386.6M, EPOCH TIME: 1748916656.388298
[06/02 22:10:56    665s] OPERPROF:     Starting DPlace-Init at level 3, MEM:15386.6M, EPOCH TIME: 1748916656.388551
[06/02 22:10:56    665s] Processing tracks to init pin-track alignment.
[06/02 22:10:56    665s] z: 1, totalTracks: 1
[06/02 22:10:56    665s] z: 3, totalTracks: 1
[06/02 22:10:56    665s] z: 5, totalTracks: 1
[06/02 22:10:56    665s] z: 7, totalTracks: 1
[06/02 22:10:56    665s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[06/02 22:10:56    665s] #spOpts: rpCkHalo=4 
[06/02 22:10:56    665s] Initializing Route Infrastructure for color support ...
[06/02 22:10:56    665s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:15386.6M, EPOCH TIME: 1748916656.389711
[06/02 22:10:56    665s] ### Add 31 auto generated vias to default rule
[06/02 22:10:56    665s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.000, REAL:0.005, MEM:15386.6M, EPOCH TIME: 1748916656.394486
[06/02 22:10:56    665s] Route Infrastructure Initialized for color support successfully.
[06/02 22:10:56    665s] Cell adder LLGs are deleted
[06/02 22:10:56    665s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:56    665s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:56    665s] # Building adder llgBox search-tree.
[06/02 22:10:56    665s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:10:56    665s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:15386.6M, EPOCH TIME: 1748916656.404852
[06/02 22:10:56    665s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:56    665s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:56    665s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:15386.6M, EPOCH TIME: 1748916656.405682
[06/02 22:10:56    665s] Max number of tech site patterns supported in site array is 256.
[06/02 22:10:56    665s] Core basic site is GF22_DST
[06/02 22:10:56    668s] After signature check, allow fast init is false, keep pre-filter is true.
[06/02 22:10:56    668s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/02 22:10:56    668s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:10:56    668s] SiteArray: use 20,480 bytes
[06/02 22:10:56    668s] SiteArray: current memory after site array memory allocation 15386.6M
[06/02 22:10:56    668s] SiteArray: FP blocked sites are writable
[06/02 22:10:56    668s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/02 22:10:56    668s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:15386.6M, EPOCH TIME: 1748916656.900331
[06/02 22:10:57    670s] Process 302 wires and vias for routing blockage analysis
[06/02 22:10:57    670s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:1.870, REAL:0.253, MEM:15386.6M, EPOCH TIME: 1748916657.153129
[06/02 22:10:57    670s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:10:57    670s] Atter site array init, number of instance map data is 0.
[06/02 22:10:57    670s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:4.630, REAL:0.750, MEM:15386.6M, EPOCH TIME: 1748916657.155938
[06/02 22:10:57    670s] 
[06/02 22:10:57    670s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:10:57    670s] 
[06/02 22:10:57    670s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:10:57    670s] OPERPROF:         Starting CMU at level 5, MEM:15386.6M, EPOCH TIME: 1748916657.161161
[06/02 22:10:57    670s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:15386.6M, EPOCH TIME: 1748916657.161798
[06/02 22:10:57    670s] 
[06/02 22:10:57    670s] Bad Lib Cell Checking (CMU) is done! (0)
[06/02 22:10:57    670s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:4.710, REAL:0.757, MEM:15386.6M, EPOCH TIME: 1748916657.162084
[06/02 22:10:57    670s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:15386.6M, EPOCH TIME: 1748916657.162231
[06/02 22:10:57    670s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.010, REAL:0.002, MEM:15386.6M, EPOCH TIME: 1748916657.163965
[06/02 22:10:57    670s] [CPU] DPlace-Init (cpu=0:00:04.7, real=0:00:01.0, mem=15386.6MB).
[06/02 22:10:57    670s] OPERPROF:     Finished DPlace-Init at level 3, CPU:4.730, REAL:0.776, MEM:15386.6M, EPOCH TIME: 1748916657.164674
[06/02 22:10:57    670s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:4.730, REAL:0.777, MEM:15386.6M, EPOCH TIME: 1748916657.164830
[06/02 22:10:57    670s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2876.2
[06/02 22:10:57    670s] OPERPROF:   Starting Refine-Place at level 2, MEM:15386.6M, EPOCH TIME: 1748916657.165213
[06/02 22:10:57    670s] *** Starting refinePlace (0:11:12 mem=15386.6M) ***
[06/02 22:10:57    670s] Total net bbox length = 1.117e+02 (3.407e+01 7.758e+01) (ext = 9.918e+01)
[06/02 22:10:57    670s] 
[06/02 22:10:57    670s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:10:57    670s] 
[06/02 22:10:57    670s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:10:57    670s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:15386.6M, EPOCH TIME: 1748916657.166064
[06/02 22:10:57    670s] # Found 0 legal fixed insts to color.
[06/02 22:10:57    670s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:15386.6M, EPOCH TIME: 1748916657.166303
[06/02 22:10:57    670s] **WARN: (IMPSP-2041):	Found 284 fixed insts that could not be colored.
[06/02 22:10:57    670s] Type 'man IMPSP-2041' for more detail.
[06/02 22:10:57    670s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:15386.6M, EPOCH TIME: 1748916657.166756
[06/02 22:10:57    670s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/02 22:10:57    670s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:15386.6M, EPOCH TIME: 1748916657.167234
[06/02 22:10:57    670s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/02 22:10:57    670s] Set min layer with design mode ( 3 )
[06/02 22:10:57    670s] Set max layer with default ( 127 )
[06/02 22:10:57    670s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:10:57    670s] Min route layer (adjusted) = 3
[06/02 22:10:57    670s] Max route layer (adjusted) = 11
[06/02 22:10:57    670s] Set min layer with design mode ( 3 )
[06/02 22:10:57    670s] Set max layer with default ( 127 )
[06/02 22:10:57    670s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:10:57    670s] Min route layer (adjusted) = 3
[06/02 22:10:57    670s] Max route layer (adjusted) = 11
[06/02 22:10:57    670s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:15386.6M, EPOCH TIME: 1748916657.175128
[06/02 22:10:57    670s] Starting refinePlace ...
[06/02 22:10:57    670s] Set min layer with design mode ( 3 )
[06/02 22:10:57    670s] Set max layer with default ( 127 )
[06/02 22:10:57    670s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:10:57    670s] Min route layer (adjusted) = 3
[06/02 22:10:57    670s] Max route layer (adjusted) = 11
[06/02 22:10:57    670s] Set min layer with design mode ( 3 )
[06/02 22:10:57    670s] Set max layer with default ( 127 )
[06/02 22:10:57    670s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:10:57    670s] Min route layer (adjusted) = 3
[06/02 22:10:57    670s] Max route layer (adjusted) = 11
[06/02 22:10:57    670s] DDP initSite1 nrRow 14 nrJob 14
[06/02 22:10:57    670s] DDP markSite nrRow 14 nrJob 14
[06/02 22:10:57    670s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[06/02 22:10:57    670s] ** Cut row section cpu time 0:00:00.0.
[06/02 22:10:57    670s]  ** Cut row section real time 0:00:00.0.
[06/02 22:10:57    670s]    Spread Effort: high, pre-route mode, useDDP on.
[06/02 22:10:59    689s] [CPU] RefinePlace/preRPlace (cpu=0:00:19.2, real=0:00:02.0, mem=15354.6MB) @(0:11:12 - 0:11:31).
[06/02 22:10:59    689s] Move report: preRPlace moves 10 insts, mean move: 0.03 um, max move: 0.08 um 
[06/02 22:10:59    689s] 	Max move on inst (intadd_0/U8): (4.53, 3.58) --> (4.52, 3.66)
[06/02 22:10:59    689s] 	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
[06/02 22:10:59    689s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:15354.6M, EPOCH TIME: 1748916659.704240
[06/02 22:10:59    689s] Tweakage: fix icg 0, fix clk 0.
[06/02 22:10:59    689s] Tweakage: density cost 0, scale 0.4.
[06/02 22:10:59    689s] Tweakage: activity cost 0, scale 1.0.
[06/02 22:10:59    689s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:16891.0M, EPOCH TIME: 1748916659.760005
[06/02 22:10:59    689s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:16891.0M, EPOCH TIME: 1748916659.768813
[06/02 22:10:59    689s] Tweakage perm 0 insts, flip 0 insts.
[06/02 22:10:59    689s] Tweakage perm 0 insts, flip 0 insts.
[06/02 22:10:59    689s] Tweakage perm 0 insts, flip 0 insts.
[06/02 22:10:59    689s] Tweakage perm 0 insts, flip 0 insts.
[06/02 22:10:59    689s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.020, REAL:0.005, MEM:16891.0M, EPOCH TIME: 1748916659.774295
[06/02 22:10:59    689s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.030, REAL:0.015, MEM:16891.0M, EPOCH TIME: 1748916659.774991
[06/02 22:10:59    690s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.840, REAL:0.132, MEM:15386.6M, EPOCH TIME: 1748916659.836457
[06/02 22:10:59    690s] Move report: Congestion aware Tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/02 22:10:59    690s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.8, real=0:00:00.0, mem=15386.6mb) @(0:11:31 - 0:11:32).
[06/02 22:10:59    690s] 
[06/02 22:10:59    690s]  === Spiral for Logical I: (movable: 10) ===
[06/02 22:10:59    690s] 
[06/02 22:10:59    690s] Running Spiral MT with 96 threads  fetchWidth=8 
[06/02 22:10:59    691s] 
[06/02 22:10:59    691s]  Info: 0 filler has been deleted!
[06/02 22:10:59    691s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/02 22:10:59    691s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[06/02 22:10:59    691s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/02 22:10:59    691s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:00.0, mem=15354.6MB) @(0:11:32 - 0:11:33).
[06/02 22:10:59    691s] Move report: Detail placement moves 10 insts, mean move: 0.03 um, max move: 0.08 um 
[06/02 22:10:59    691s] 	Max move on inst (intadd_0/U8): (4.53, 3.58) --> (4.52, 3.66)
[06/02 22:10:59    691s] 	Runtime: CPU: 0:00:20.9 REAL: 0:00:02.0 MEM: 15354.6MB
[06/02 22:10:59    691s] Statistics of distance of Instance movement in refine placement:
[06/02 22:10:59    691s]   maximum (X+Y) =         0.08 um
[06/02 22:10:59    691s]   inst (intadd_0/U8) with max move: (4.529, 3.581) -> (4.524, 3.66)
[06/02 22:10:59    691s]   mean    (X+Y) =         0.03 um
[06/02 22:10:59    691s] Summary Report:
[06/02 22:10:59    691s] Instances move: 10 (out of 10 movable)
[06/02 22:10:59    691s] Instances flipped: 0
[06/02 22:10:59    691s] Mean displacement: 0.03 um
[06/02 22:10:59    691s] Max displacement: 0.08 um (Instance: intadd_0/U8) (4.529, 3.581) -> (4.524, 3.66)
[06/02 22:10:59    691s] 	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
[06/02 22:10:59    691s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/02 22:10:59    691s] Total instances moved : 10
[06/02 22:10:59    691s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:20.950, REAL:2.816, MEM:15354.6M, EPOCH TIME: 1748916659.991595
[06/02 22:10:59    691s] Total net bbox length = 1.115e+02 (3.411e+01 7.736e+01) (ext = 9.845e+01)
[06/02 22:10:59    691s] Runtime: CPU: 0:00:21.0 REAL: 0:00:02.0 MEM: 15354.6MB
[06/02 22:10:59    691s] [CPU] RefinePlace/total (cpu=0:00:21.0, real=0:00:02.0, mem=15354.6MB) @(0:11:12 - 0:11:33).
[06/02 22:10:59    691s] *** Finished refinePlace (0:11:33 mem=15354.6M) ***
[06/02 22:10:59    691s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2876.2
[06/02 22:10:59    691s] OPERPROF:   Finished Refine-Place at level 2, CPU:20.960, REAL:2.827, MEM:15354.6M, EPOCH TIME: 1748916659.992429
[06/02 22:10:59    691s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:15354.6M, EPOCH TIME: 1748916659.992729
[06/02 22:10:59    691s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/02 22:10:59    691s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:59    691s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:59    691s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:10:59    691s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.000, REAL:0.007, MEM:15352.6M, EPOCH TIME: 1748916659.999324
[06/02 22:10:59    691s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:25.690, REAL:3.611, MEM:15352.6M, EPOCH TIME: 1748916659.999517
[06/02 22:10:59    691s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:15352.6M, EPOCH TIME: 1748916659.999835
[06/02 22:11:00    691s] Starting Early Global Route congestion estimation: mem = 15352.6M
[06/02 22:11:00    691s] (I)      Initializing eGR engine (regular)
[06/02 22:11:00    691s] Set min layer with design mode ( 3 )
[06/02 22:11:00    691s] Set max layer with default ( 127 )
[06/02 22:11:00    691s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:11:00    691s] Min route layer (adjusted) = 3
[06/02 22:11:00    691s] Max route layer (adjusted) = 11
[06/02 22:11:00    691s] (I)      clean place blk overflow:
[06/02 22:11:00    691s] (I)      H : enabled 1.00 0
[06/02 22:11:00    691s] (I)      V : enabled 1.00 0
[06/02 22:11:00    691s] (I)      Initializing eGR engine (regular)
[06/02 22:11:00    691s] Set min layer with design mode ( 3 )
[06/02 22:11:00    691s] Set max layer with default ( 127 )
[06/02 22:11:00    691s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:11:00    691s] Min route layer (adjusted) = 3
[06/02 22:11:00    691s] Max route layer (adjusted) = 11
[06/02 22:11:00    691s] (I)      clean place blk overflow:
[06/02 22:11:00    691s] (I)      H : enabled 1.00 0
[06/02 22:11:00    691s] (I)      V : enabled 1.00 0
[06/02 22:11:00    691s] (I)      Started Early Global Route kernel ( Curr Mem: 14.81 MB )
[06/02 22:11:00    691s] (I)      Running eGR Regular flow
[06/02 22:11:00    691s] (I)      # wire layers (front) : 12
[06/02 22:11:00    691s] (I)      # wire layers (back)  : 0
[06/02 22:11:00    691s] (I)      min wire layer : 1
[06/02 22:11:00    691s] (I)      max wire layer : 11
[06/02 22:11:00    691s] (I)      # cut layers (front) : 11
[06/02 22:11:00    691s] (I)      # cut layers (back)  : 0
[06/02 22:11:00    691s] (I)      min cut layer : 1
[06/02 22:11:00    691s] (I)      max cut layer : 10
[06/02 22:11:00    691s] (I)      ================================== Layers ===================================
[06/02 22:11:00    691s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:11:00    691s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[06/02 22:11:00    691s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:11:00    691s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[06/02 22:11:00    691s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[06/02 22:11:00    691s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[06/02 22:11:00    691s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[06/02 22:11:00    691s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[06/02 22:11:00    691s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[06/02 22:11:00    691s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:11:00    691s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[06/02 22:11:00    691s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:11:00    691s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[06/02 22:11:00    691s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:11:00    691s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[06/02 22:11:00    691s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:11:00    691s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[06/02 22:11:00    691s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:11:00    691s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[06/02 22:11:00    691s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[06/02 22:11:00    691s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[06/02 22:11:00    691s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/02 22:11:00    691s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[06/02 22:11:00    691s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/02 22:11:00    691s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[06/02 22:11:00    691s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[06/02 22:11:00    691s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:11:00    691s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[06/02 22:11:00    691s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[06/02 22:11:00    691s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[06/02 22:11:00    691s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[06/02 22:11:00    691s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[06/02 22:11:00    691s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[06/02 22:11:00    691s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[06/02 22:11:00    691s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[06/02 22:11:00    691s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[06/02 22:11:00    691s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[06/02 22:11:00    691s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[06/02 22:11:00    691s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[06/02 22:11:00    691s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[06/02 22:11:00    691s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[06/02 22:11:00    691s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[06/02 22:11:00    691s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[06/02 22:11:00    691s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[06/02 22:11:00    691s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[06/02 22:11:00    691s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[06/02 22:11:00    691s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[06/02 22:11:00    691s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[06/02 22:11:00    691s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[06/02 22:11:00    691s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[06/02 22:11:00    691s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[06/02 22:11:00    691s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[06/02 22:11:00    691s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[06/02 22:11:00    691s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[06/02 22:11:00    691s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[06/02 22:11:00    691s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[06/02 22:11:00    691s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[06/02 22:11:00    691s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[06/02 22:11:00    691s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[06/02 22:11:00    691s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[06/02 22:11:00    691s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:11:00    691s] (I)      Started Import and model ( Curr Mem: 14.81 MB )
[06/02 22:11:00    691s] (I)      == Non-default Options ==
[06/02 22:11:00    691s] (I)      Maximum routing layer                              : 11
[06/02 22:11:00    691s] (I)      Minimum routing layer                              : 3
[06/02 22:11:00    691s] (I)      Top routing layer                                  : 11
[06/02 22:11:00    691s] (I)      Bottom routing layer                               : 3
[06/02 22:11:00    691s] (I)      Number of threads                                  : 96
[06/02 22:11:00    691s] (I)      Source-to-sink ratio                               : 0.300000
[06/02 22:11:00    691s] (I)      Route tie net to shape                             : auto
[06/02 22:11:00    691s] (I)      Use non-blocking free Dbs wires                    : false
[06/02 22:11:00    691s] (I)      Method to set GCell size                           : row
[06/02 22:11:00    691s] (I)      Tie hi/lo max distance                             : 5.400000
[06/02 22:11:00    691s] (I)      Counted 91 PG shapes. eGR will not process PG shapes layer by layer.
[06/02 22:11:00    691s] (I)      ============== Pin Summary ==============
[06/02 22:11:00    691s] (I)      +-------+--------+---------+------------+
[06/02 22:11:00    691s] (I)      | Layer | # pins | % total |      Group |
[06/02 22:11:00    691s] (I)      +-------+--------+---------+------------+
[06/02 22:11:00    691s] (I)      |     1 |      5 |   10.64 |        Pin |
[06/02 22:11:00    691s] (I)      |     2 |     34 |   72.34 |        Pin |
[06/02 22:11:00    691s] (I)      |     3 |      8 |   17.02 |        Pin |
[06/02 22:11:00    691s] (I)      |     4 |      0 |    0.00 | Pin access |
[06/02 22:11:00    691s] (I)      |     5 |      0 |    0.00 | Pin access |
[06/02 22:11:00    691s] (I)      |     6 |      0 |    0.00 |      Other |
[06/02 22:11:00    691s] (I)      |     7 |      0 |    0.00 |      Other |
[06/02 22:11:00    691s] (I)      |     8 |      0 |    0.00 |      Other |
[06/02 22:11:00    691s] (I)      |     9 |      0 |    0.00 |      Other |
[06/02 22:11:00    691s] (I)      |    10 |      0 |    0.00 |      Other |
[06/02 22:11:00    691s] (I)      |    11 |      0 |    0.00 |      Other |
[06/02 22:11:00    691s] (I)      +-------+--------+---------+------------+
[06/02 22:11:00    691s] (I)      Use row-based GCell size
[06/02 22:11:00    691s] (I)      Use row-based GCell align
[06/02 22:11:00    691s] (I)      layer 0 area = 6400
[06/02 22:11:00    691s] (I)      layer 1 area = 8800
[06/02 22:11:00    691s] (I)      layer 2 area = 11000
[06/02 22:11:00    691s] (I)      layer 3 area = 11000
[06/02 22:11:00    691s] (I)      layer 4 area = 11000
[06/02 22:11:00    691s] (I)      layer 5 area = 11000
[06/02 22:11:00    691s] (I)      layer 6 area = 11000
[06/02 22:11:00    691s] (I)      layer 7 area = 810000
[06/02 22:11:00    691s] (I)      layer 8 area = 2000000
[06/02 22:11:00    691s] (I)      layer 9 area = 2000000
[06/02 22:11:00    691s] (I)      layer 10 area = 0
[06/02 22:11:00    691s] (I)      GCell unit size   : 540
[06/02 22:11:00    691s] (I)      GCell multiplier  : 1
[06/02 22:11:00    691s] (I)      GCell row height  : 540
[06/02 22:11:00    691s] (I)      Actual row height : 540
[06/02 22:11:00    691s] (I)      GCell align ref   : 1044 960
[06/02 22:11:00    691s] [NR-eGR] Track table information for default rule: 
[06/02 22:11:00    691s] [NR-eGR] M1 has single uniform track structure
[06/02 22:11:00    691s] [NR-eGR] M2 has single uniform track structure
[06/02 22:11:00    691s] [NR-eGR] C1 has single uniform track structure
[06/02 22:11:00    691s] [NR-eGR] C2 has single uniform track structure
[06/02 22:11:00    691s] [NR-eGR] C3 has single uniform track structure
[06/02 22:11:00    691s] [NR-eGR] C4 has single uniform track structure
[06/02 22:11:00    691s] [NR-eGR] C5 has single uniform track structure
[06/02 22:11:00    691s] [NR-eGR] JA has single uniform track structure
[06/02 22:11:00    691s] [NR-eGR] QA has single uniform track structure
[06/02 22:11:00    691s] [NR-eGR] QB has single uniform track structure
[06/02 22:11:00    691s] [NR-eGR] LB has single uniform track structure
[06/02 22:11:00    691s] (I)      ========================= Default via ==========================
[06/02 22:11:00    691s] (I)      +----+------------------+--------------------------------------+
[06/02 22:11:00    691s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[06/02 22:11:00    691s] (I)      +----+------------------+--------------------------------------+
[06/02 22:11:00    691s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[06/02 22:11:00    691s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[06/02 22:11:00    691s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[06/02 22:11:00    691s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[06/02 22:11:00    691s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[06/02 22:11:00    691s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[06/02 22:11:00    691s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[06/02 22:11:00    691s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[06/02 22:11:00    691s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[06/02 22:11:00    691s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[06/02 22:11:00    691s] (I)      +----+------------------+--------------------------------------+
[06/02 22:11:00    691s] (I)      Design has 0 placement macros with 0 shapes. 
[06/02 22:11:01    701s] [NR-eGR] Read 0 PG shapes
[06/02 22:11:01    701s] [NR-eGR] Read 0 clock shapes
[06/02 22:11:01    701s] [NR-eGR] Read 0 other shapes
[06/02 22:11:01    701s] [NR-eGR] #Routing Blockages  : 0
[06/02 22:11:01    701s] [NR-eGR] #Instance Blockages : 8
[06/02 22:11:01    701s] [NR-eGR] #PG Blockages       : 0
[06/02 22:11:01    701s] [NR-eGR] #Halo Blockages     : 0
[06/02 22:11:01    701s] [NR-eGR] #Boundary Blockages : 0
[06/02 22:11:01    701s] [NR-eGR] #Clock Blockages    : 0
[06/02 22:11:01    701s] [NR-eGR] #Other Blockages    : 0
[06/02 22:11:01    701s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/02 22:11:01    701s] (I)      Custom ignore net properties:
[06/02 22:11:01    701s] (I)      1 : NotLegal
[06/02 22:11:01    701s] (I)      Default ignore net properties:
[06/02 22:11:01    701s] (I)      1 : Special
[06/02 22:11:01    701s] (I)      2 : Analog
[06/02 22:11:01    701s] (I)      3 : Fixed
[06/02 22:11:01    701s] (I)      4 : Skipped
[06/02 22:11:01    701s] (I)      5 : MixedSignal
[06/02 22:11:01    701s] (I)      Prerouted net properties:
[06/02 22:11:01    701s] (I)      1 : NotLegal
[06/02 22:11:01    701s] (I)      2 : Special
[06/02 22:11:01    701s] (I)      3 : Analog
[06/02 22:11:01    701s] (I)      4 : Fixed
[06/02 22:11:01    701s] (I)      5 : Skipped
[06/02 22:11:01    701s] (I)      6 : MixedSignal
[06/02 22:11:01    701s] [NR-eGR] Early global route reroute all routable nets
[06/02 22:11:01    701s] [NR-eGR] #prerouted nets         : 0
[06/02 22:11:01    701s] [NR-eGR] #prerouted special nets : 0
[06/02 22:11:01    701s] [NR-eGR] #prerouted wires        : 0
[06/02 22:11:01    701s] [NR-eGR] Read 36 nets ( ignored 0 )
[06/02 22:11:01    701s] (I)        Front-side 36 ( ignored 0 )
[06/02 22:11:01    701s] (I)        Back-side  0 ( ignored 0 )
[06/02 22:11:01    701s] (I)        Both-side  0 ( ignored 0 )
[06/02 22:11:01    701s] (I)      Reading macro buffers
[06/02 22:11:01    701s] (I)      Number of macros with buffers: 0
[06/02 22:11:01    701s] (I)      early_global_route_priority property id does not exist.
[06/02 22:11:01    701s] (I)      Setting up GCell size
[06/02 22:11:01    701s] (I)      Base Grid  :    18 x    18
[06/02 22:11:01    701s] (I)      Final Grid :     9 x     9
[06/02 22:11:01    701s] (I)      Read Num Blocks=8  Num Prerouted Wires=0  Num CS=0
[06/02 22:11:01    701s] (I)      Layer 2 (V) : #blockages 8 : #preroutes 0
[06/02 22:11:01    701s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[06/02 22:11:01    701s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[06/02 22:11:01    701s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[06/02 22:11:01    701s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[06/02 22:11:01    701s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[06/02 22:11:01    701s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[06/02 22:11:01    701s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[06/02 22:11:01    701s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[06/02 22:11:01    701s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[06/02 22:11:01    701s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer2
[06/02 22:11:01    701s] (I)      Track adjustment: Reducing 111 tracks (12.00%) for Layer3
[06/02 22:11:01    701s] (I)      Number of ignored nets                =      0
[06/02 22:11:01    701s] (I)      Number of connected nets              =      0
[06/02 22:11:01    701s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/02 22:11:01    701s] (I)      Number of clock nets                  =      0.  Ignored: No
[06/02 22:11:01    701s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/02 22:11:01    701s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/02 22:11:01    701s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/02 22:11:01    701s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/02 22:11:01    701s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/02 22:11:01    701s] (I)      Ndr track 0 does not exist
[06/02 22:11:01    701s] (I)      ---------------------Grid Graph Info--------------------
[06/02 22:11:01    701s] (I)      Routing area        : (0, 0) - (10092, 9920)
[06/02 22:11:01    701s] (I)      Core area           : (1044, 960) - (9048, 8960)
[06/02 22:11:01    701s] (I)      Site width          :   116  (dbu)
[06/02 22:11:01    701s] (I)      Row height          :   540  (dbu)
[06/02 22:11:01    701s] (I)      GCell row height    :   540  (dbu)
[06/02 22:11:01    701s] (I)      GCell width         :  1080  (dbu)
[06/02 22:11:01    701s] (I)      GCell height        :  1080  (dbu)
[06/02 22:11:01    701s] (I)      Grid                :     9     9    11
[06/02 22:11:01    701s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[06/02 22:11:01    701s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[06/02 22:11:01    701s] (I)      Horizontal capacity :     0     0     0   540     0   540     0   540     0   540     0
[06/02 22:11:01    701s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[06/02 22:11:01    701s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[06/02 22:11:01    701s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[06/02 22:11:01    701s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[06/02 22:11:01    701s] (I)      First track coord   :    58    80    54    60    54    60    54   960  3444  3360  3658
[06/02 22:11:01    701s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[06/02 22:11:01    701s] (I)      Total num of tracks :    87   123   112   110   112   110   112    10     3     3     2
[06/02 22:11:01    701s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[06/02 22:11:01    701s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[06/02 22:11:01    701s] (I)      --------------------------------------------------------
[06/02 22:11:01    701s] 
[06/02 22:11:01    701s] [NR-eGR] ============ Routing rule table ============
[06/02 22:11:01    701s] [NR-eGR] Rule id: 0  Nets: 36
[06/02 22:11:01    701s] [NR-eGR] ========================================
[06/02 22:11:01    701s] [NR-eGR] 
[06/02 22:11:01    701s] (I)      ======== NDR :  =========
[06/02 22:11:01    701s] (I)      +--------------+--------+
[06/02 22:11:01    701s] (I)      |           ID |      0 |
[06/02 22:11:01    701s] (I)      |         Name |        |
[06/02 22:11:01    701s] (I)      |      Default |    yes |
[06/02 22:11:01    701s] (I)      |  Clk Special |     no |
[06/02 22:11:01    701s] (I)      | Hard spacing |     no |
[06/02 22:11:01    701s] (I)      |    NDR track | (none) |
[06/02 22:11:01    701s] (I)      |      NDR via | (none) |
[06/02 22:11:01    701s] (I)      |  Extra space |      0 |
[06/02 22:11:01    701s] (I)      |      Shields |      0 |
[06/02 22:11:01    701s] (I)      |   Demand (H) |      1 |
[06/02 22:11:01    701s] (I)      |   Demand (V) |      1 |
[06/02 22:11:01    701s] (I)      |        #Nets |     36 |
[06/02 22:11:01    701s] (I)      +--------------+--------+
[06/02 22:11:01    701s] (I)      +-------------------------------------------------------------------------------------+
[06/02 22:11:01    701s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/02 22:11:01    701s] (I)      +-------------------------------------------------------------------------------------+
[06/02 22:11:01    701s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:11:01    701s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:11:01    701s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:11:01    701s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:11:01    701s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:11:01    701s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[06/02 22:11:01    701s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[06/02 22:11:01    701s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[06/02 22:11:01    701s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[06/02 22:11:01    701s] (I)      +-------------------------------------------------------------------------------------+
[06/02 22:11:01    701s] (I)      =============== Blocked Tracks ===============
[06/02 22:11:01    701s] (I)      +-------+---------+----------+---------------+
[06/02 22:11:01    701s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/02 22:11:01    701s] (I)      +-------+---------+----------+---------------+
[06/02 22:11:01    701s] (I)      |     1 |       0 |        0 |         0.00% |
[06/02 22:11:01    701s] (I)      |     2 |       0 |        0 |         0.00% |
[06/02 22:11:01    701s] (I)      |     3 |    1008 |      148 |        14.68% |
[06/02 22:11:01    701s] (I)      |     4 |     990 |        0 |         0.00% |
[06/02 22:11:01    701s] (I)      |     5 |    1008 |        0 |         0.00% |
[06/02 22:11:01    701s] (I)      |     6 |     990 |        0 |         0.00% |
[06/02 22:11:01    701s] (I)      |     7 |    1008 |        0 |         0.00% |
[06/02 22:11:01    701s] (I)      |     8 |      90 |        0 |         0.00% |
[06/02 22:11:01    701s] (I)      |     9 |      27 |        0 |         0.00% |
[06/02 22:11:01    701s] (I)      |    10 |      27 |        0 |         0.00% |
[06/02 22:11:01    701s] (I)      |    11 |      18 |        0 |         0.00% |
[06/02 22:11:01    701s] (I)      +-------+---------+----------+---------------+
[06/02 22:11:01    701s] (I)      Finished Import and model ( CPU: 9.56 sec, Real: 1.26 sec, Curr Mem: 14.84 MB )
[06/02 22:11:01    701s] (I)      Reset routing kernel
[06/02 22:11:01    701s] (I)      Started Global Routing ( Curr Mem: 14.84 MB )
[06/02 22:11:01    701s] (I)      totalPins=75  totalGlobalPin=74 (98.67%)
[06/02 22:11:01    701s] (I)      ================= Net Group Info =================
[06/02 22:11:01    701s] (I)      +----+----------------+--------------+-----------+
[06/02 22:11:01    701s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[06/02 22:11:01    701s] (I)      +----+----------------+--------------+-----------+
[06/02 22:11:01    701s] (I)      |  1 |             36 |        C1(3) |    LB(11) |
[06/02 22:11:01    701s] (I)      +----+----------------+--------------+-----------+
[06/02 22:11:01    701s] (I)      total 2D Cap : 4952 = (2097 H, 2855 V)
[06/02 22:11:01    701s] (I)      total 2D Demand : 1 = (0 H, 1 V)
[06/02 22:11:01    701s] (I)      #blocked GCells = 0
[06/02 22:11:01    701s] (I)      #regions = 1
[06/02 22:11:01    701s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 11]
[06/02 22:11:01    701s] (I)      
[06/02 22:11:01    701s] (I)      ============  Phase 1a Route ============
[06/02 22:11:01    701s] (I)      Usage: 97 = (37 H, 60 V) = (1.76% H, 2.10% V) = (3.996e+01um H, 6.480e+01um V)
[06/02 22:11:01    701s] (I)      
[06/02 22:11:01    701s] (I)      ============  Phase 1b Route ============
[06/02 22:11:01    701s] (I)      Usage: 97 = (37 H, 60 V) = (1.76% H, 2.10% V) = (3.996e+01um H, 6.480e+01um V)
[06/02 22:11:01    701s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.047600e+02um
[06/02 22:11:01    701s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/02 22:11:01    701s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/02 22:11:01    701s] (I)      
[06/02 22:11:01    701s] (I)      ============  Phase 1c Route ============
[06/02 22:11:01    701s] (I)      Usage: 97 = (37 H, 60 V) = (1.76% H, 2.10% V) = (3.996e+01um H, 6.480e+01um V)
[06/02 22:11:01    701s] (I)      
[06/02 22:11:01    701s] (I)      ============  Phase 1d Route ============
[06/02 22:11:01    701s] (I)      Usage: 97 = (37 H, 60 V) = (1.76% H, 2.10% V) = (3.996e+01um H, 6.480e+01um V)
[06/02 22:11:01    701s] (I)      
[06/02 22:11:01    701s] (I)      ============  Phase 1e Route ============
[06/02 22:11:01    701s] (I)      Usage: 97 = (37 H, 60 V) = (1.76% H, 2.10% V) = (3.996e+01um H, 6.480e+01um V)
[06/02 22:11:01    701s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.047600e+02um
[06/02 22:11:01    701s] (I)      
[06/02 22:11:01    701s] (I)      ============  Phase 1l Route ============
[06/02 22:11:01    703s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/02 22:11:01    703s] (I)      Layer  3:        701        36         0          36         828    ( 4.17%) 
[06/02 22:11:01    703s] (I)      Layer  4:        880        41         0           0         864    ( 0.00%) 
[06/02 22:11:01    703s] (I)      Layer  5:        896        21         0           0         864    ( 0.00%) 
[06/02 22:11:01    703s] (I)      Layer  6:        880         7         0           0         864    ( 0.00%) 
[06/02 22:11:01    703s] (I)      Layer  7:        896         9         0           0         864    ( 0.00%) 
[06/02 22:11:01    703s] (I)      Layer  8:         80         0         0           0          86    ( 0.00%) 
[06/02 22:11:01    703s] (I)      Layer  9:         24         0         0          22          11    (66.67%) 
[06/02 22:11:01    703s] (I)      Layer 10:         24         0         0          22          11    (66.67%) 
[06/02 22:11:01    703s] (I)      Layer 11:         16         0         0          17           5    (77.78%) 
[06/02 22:11:01    703s] (I)      Total:          4397       114         0          94        4394    ( 2.09%) 
[06/02 22:11:01    703s] (I)      
[06/02 22:11:01    703s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/02 22:11:01    703s] [NR-eGR]                        OverCon            
[06/02 22:11:01    703s] [NR-eGR]                         #Gcell     %Gcell
[06/02 22:11:01    703s] [NR-eGR]        Layer             (1-0)    OverCon
[06/02 22:11:01    703s] [NR-eGR] ----------------------------------------------
[06/02 22:11:01    703s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:01    703s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:01    703s] [NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:01    703s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:01    703s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:01    703s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:01    703s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:01    703s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:01    703s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:01    703s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:01    703s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:01    703s] [NR-eGR] ----------------------------------------------
[06/02 22:11:01    703s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[06/02 22:11:01    703s] [NR-eGR] 
[06/02 22:11:01    703s] (I)      Finished Global Routing ( CPU: 1.99 sec, Real: 0.34 sec, Curr Mem: 14.84 MB )
[06/02 22:11:01    703s] (I)      Updating congestion map
[06/02 22:11:01    703s] (I)      total 2D Cap : 4955 = (2097 H, 2858 V)
[06/02 22:11:01    703s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/02 22:11:01    703s] [NR-eGR] Finished Early Global Route kernel ( CPU: 11.63 sec, Real: 1.67 sec, Curr Mem: 14.84 MB )
[06/02 22:11:01    703s] Early Global Route congestion estimation runtime: 1.68 seconds, mem = 15384.6M
[06/02 22:11:01    703s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:11.650, REAL:1.684, MEM:15384.6M, EPOCH TIME: 1748916661.683465
[06/02 22:11:01    703s] OPERPROF: Starting HotSpotCal at level 1, MEM:15384.6M, EPOCH TIME: 1748916661.683659
[06/02 22:11:01    703s] [hotspot] +------------+---------------+---------------+
[06/02 22:11:01    703s] [hotspot] |            |   max hotspot | total hotspot |
[06/02 22:11:01    703s] [hotspot] +------------+---------------+---------------+
[06/02 22:11:01    703s] [hotspot] | normalized |          0.00 |          0.00 |
[06/02 22:11:01    703s] [hotspot] +------------+---------------+---------------+
[06/02 22:11:01    703s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/02 22:11:01    703s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/02 22:11:01    703s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.700, REAL:0.071, MEM:15384.6M, EPOCH TIME: 1748916661.754220
[06/02 22:11:01    703s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:15384.6M, EPOCH TIME: 1748916661.754724
[06/02 22:11:01    703s] Starting Early Global Route wiring: mem = 15384.6M
[06/02 22:11:01    703s] (I)      Running track assignment and export wires
[06/02 22:11:01    703s] (I)      Delete wires for 36 nets 
[06/02 22:11:01    703s] (I)      ============= Track Assignment ============
[06/02 22:11:01    703s] (I)      Started Track Assignment (96T) ( Curr Mem: 14.84 MB )
[06/02 22:11:01    703s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[06/02 22:11:01    703s] (I)      Run Multi-thread track assignment
[06/02 22:11:02    705s] (I)      Finished Track Assignment (96T) ( CPU: 1.15 sec, Real: 0.29 sec, Curr Mem: 14.84 MB )
[06/02 22:11:02    705s] (I)      Started Export ( Curr Mem: 14.84 MB )
[06/02 22:11:02    705s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[06/02 22:11:02    705s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[06/02 22:11:02    705s] [NR-eGR] --------------------------------------------------------------------------
[06/02 22:11:02    705s] [NR-eGR]             Length (um)  Vias 
[06/02 22:11:02    705s] [NR-eGR] ------------------------------
[06/02 22:11:02    705s] [NR-eGR]  M1  (1V)             0     5 
[06/02 22:11:02    705s] [NR-eGR]  M2  (2H)             0    39 
[06/02 22:11:02    705s] [NR-eGR]  C1  (3V)            37    72 
[06/02 22:11:02    705s] [NR-eGR]  C2  (4H)            34    21 
[06/02 22:11:02    705s] [NR-eGR]  C3  (5V)            29    14 
[06/02 22:11:02    705s] [NR-eGR]  C4  (6H)             5     5 
[06/02 22:11:02    705s] [NR-eGR]  C5  (7V)            13     8 
[06/02 22:11:02    705s] [NR-eGR]  JA  (8H)             0     0 
[06/02 22:11:02    705s] [NR-eGR]  QA  (9V)             0     0 
[06/02 22:11:02    705s] [NR-eGR]  QB  (10H)            0     0 
[06/02 22:11:02    705s] [NR-eGR]  LB  (11V)            0     0 
[06/02 22:11:02    705s] [NR-eGR] ------------------------------
[06/02 22:11:02    705s] [NR-eGR]      Total          119   164 
[06/02 22:11:02    705s] [NR-eGR] --------------------------------------------------------------------------
[06/02 22:11:02    705s] [NR-eGR] Total half perimeter of net bounding box: 111um
[06/02 22:11:02    705s] [NR-eGR] Total length: 119um, number of vias: 164
[06/02 22:11:02    705s] [NR-eGR] --------------------------------------------------------------------------
[06/02 22:11:02    705s] (I)      == Layer wire length by net rule ==
[06/02 22:11:02    705s] (I)                  Default 
[06/02 22:11:02    705s] (I)      --------------------
[06/02 22:11:02    705s] (I)       M1  (1V)       0um 
[06/02 22:11:02    705s] (I)       M2  (2H)       0um 
[06/02 22:11:02    705s] (I)       C1  (3V)      37um 
[06/02 22:11:02    705s] (I)       C2  (4H)      34um 
[06/02 22:11:02    705s] (I)       C3  (5V)      29um 
[06/02 22:11:02    705s] (I)       C4  (6H)       5um 
[06/02 22:11:02    705s] (I)       C5  (7V)      13um 
[06/02 22:11:02    705s] (I)       JA  (8H)       0um 
[06/02 22:11:02    705s] (I)       QA  (9V)       0um 
[06/02 22:11:02    705s] (I)       QB  (10H)      0um 
[06/02 22:11:02    705s] (I)       LB  (11V)      0um 
[06/02 22:11:02    705s] (I)      --------------------
[06/02 22:11:02    705s] (I)           Total    119um 
[06/02 22:11:02    705s] (I)      == Layer via count by net rule ==
[06/02 22:11:02    705s] (I)                  Default 
[06/02 22:11:02    705s] (I)      --------------------
[06/02 22:11:02    705s] (I)       M1  (1V)         5 
[06/02 22:11:02    705s] (I)       M2  (2H)        39 
[06/02 22:11:02    705s] (I)       C1  (3V)        72 
[06/02 22:11:02    705s] (I)       C2  (4H)        21 
[06/02 22:11:02    705s] (I)       C3  (5V)        14 
[06/02 22:11:02    705s] (I)       C4  (6H)         5 
[06/02 22:11:02    705s] (I)       C5  (7V)         8 
[06/02 22:11:02    705s] (I)       JA  (8H)         0 
[06/02 22:11:02    705s] (I)       QA  (9V)         0 
[06/02 22:11:02    705s] (I)       QB  (10H)        0 
[06/02 22:11:02    705s] (I)       LB  (11V)        0 
[06/02 22:11:02    705s] (I)      --------------------
[06/02 22:11:02    705s] (I)           Total      164 
[06/02 22:11:02    705s] (I)      Finished Export ( CPU: 0.18 sec, Real: 0.15 sec, Curr Mem: 14.84 MB )
[06/02 22:11:02    705s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[06/02 22:11:02    705s] (I)      Global routing data unavailable, rerun eGR
[06/02 22:11:02    705s] (I)      Initializing eGR engine (regular)
[06/02 22:11:02    705s] Set min layer with design mode ( 3 )
[06/02 22:11:02    705s] Set max layer with default ( 127 )
[06/02 22:11:02    705s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:11:02    705s] Min route layer (adjusted) = 3
[06/02 22:11:02    705s] Max route layer (adjusted) = 11
[06/02 22:11:02    705s] (I)      clean place blk overflow:
[06/02 22:11:02    705s] (I)      H : enabled 1.00 0
[06/02 22:11:02    705s] (I)      V : enabled 1.00 0
[06/02 22:11:02    705s] Early Global Route wiring runtime: 0.44 seconds, mem = 15384.6M
[06/02 22:11:02    705s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.360, REAL:0.444, MEM:15384.6M, EPOCH TIME: 1748916662.198935
[06/02 22:11:02    706s] 0 delay mode for cte disabled.
[06/02 22:11:02    706s] SKP cleared!
[06/02 22:11:02    706s] 
[06/02 22:11:02    706s] *** Finished incrementalPlace (cpu=0:01:33, real=0:00:16.0)***
[06/02 22:11:02    706s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:13063.8M, EPOCH TIME: 1748916662.352738
[06/02 22:11:02    706s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:13063.8M, EPOCH TIME: 1748916662.352970
[06/02 22:11:02    706s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:13063.8M, EPOCH TIME: 1748916662.360419
[06/02 22:11:02    706s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:02    706s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:02    706s] Cell adder LLGs are deleted
[06/02 22:11:02    706s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:02    706s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:02    706s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:13060.8M, EPOCH TIME: 1748916662.361572
[06/02 22:11:02    706s] Start to check current routing status for nets...
[06/02 22:11:02    706s] All nets are already routed correctly.
[06/02 22:11:02    706s] End to check current routing status for nets (mem=13060.8M)
[06/02 22:11:02    706s] Extraction called for design 'adder' of instances=152 and nets=40 using extraction engine 'preRoute' .
[06/02 22:11:02    706s] PreRoute RC Extraction called for design adder.
[06/02 22:11:02    706s] RC Extraction called in multi-corner(2) mode.
[06/02 22:11:02    706s] RCMode: PreRoute
[06/02 22:11:02    706s]       RC Corner Indexes            0       1   
[06/02 22:11:02    706s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/02 22:11:02    706s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/02 22:11:02    706s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/02 22:11:02    706s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/02 22:11:02    706s] Shrink Factor                : 1.00000
[06/02 22:11:02    706s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/02 22:11:02    706s] Using Quantus QRC technology file ...
[06/02 22:11:02    706s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[06/02 22:11:02    706s] Updating RC Grid density data for preRoute extraction ...
[06/02 22:11:02    706s] eee: pegSigSF=1.070000
[06/02 22:11:02    706s] Initializing multi-corner resistance tables ...
[06/02 22:11:02    706s] eee: Grid unit RC data computation started
[06/02 22:11:02    706s] eee: Grid unit RC data computation completed
[06/02 22:11:02    706s] eee: l=1 avDens=0.005171 usedTrk=0.962963 availTrk=186.206897 sigTrk=0.962963
[06/02 22:11:02    706s] eee: l=2 avDens=0.001097 usedTrk=0.296296 availTrk=270.000000 sigTrk=0.296296
[06/02 22:11:02    706s] eee: l=3 avDens=0.028796 usedTrk=6.911111 availTrk=240.000000 sigTrk=6.911111
[06/02 22:11:02    706s] eee: l=4 avDens=0.026088 usedTrk=6.261111 availTrk=240.000000 sigTrk=6.261111
[06/02 22:11:02    706s] eee: l=5 avDens=0.022299 usedTrk=5.351852 availTrk=240.000000 sigTrk=5.351852
[06/02 22:11:02    706s] eee: l=6 avDens=0.003787 usedTrk=0.908889 availTrk=240.000000 sigTrk=0.908889
[06/02 22:11:02    706s] eee: l=7 avDens=0.013508 usedTrk=2.431481 availTrk=180.000000 sigTrk=2.431481
[06/02 22:11:02    706s] eee: l=8 avDens=0.003449 usedTrk=0.082778 availTrk=24.000000 sigTrk=0.082778
[06/02 22:11:02    706s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:11:02    706s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:11:02    706s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:11:02    706s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:11:02    706s] eee: LAM-FP: thresh=1 ; dimX=126.150000 ; dimY=124.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[06/02 22:11:02    706s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.685100 aWlH=0.000000 lMod=0 pMax=0.911800 pMod=78 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/02 22:11:02    706s] eee: NetCapCache creation started. (Current Mem: 13060.836M) 
[06/02 22:11:02    706s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 13060.836M) 
[06/02 22:11:02    706s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(10.092000, 9.920000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[06/02 22:11:02    706s] eee: Metal Layers Info:
[06/02 22:11:02    706s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:11:02    706s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/02 22:11:02    706s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:11:02    706s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[06/02 22:11:02    706s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[06/02 22:11:02    706s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[06/02 22:11:02    706s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[06/02 22:11:02    706s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[06/02 22:11:02    706s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[06/02 22:11:02    706s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[06/02 22:11:02    706s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[06/02 22:11:02    706s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[06/02 22:11:02    706s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[06/02 22:11:02    706s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[06/02 22:11:02    706s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:11:02    706s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[06/02 22:11:02    706s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 13060.836M)
[06/02 22:11:02    706s] **optDesign ... cpu = 0:02:38, real = 0:01:17, mem = 4672.7M, totSessionCpu=0:11:48 **
[06/02 22:11:02    706s] Starting delay calculation for Setup views
[06/02 22:11:02    707s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/02 22:11:02    707s] #################################################################################
[06/02 22:11:02    707s] # Design Stage: PreRoute
[06/02 22:11:02    707s] # Design Name: adder
[06/02 22:11:02    707s] # Design Mode: 22nm
[06/02 22:11:02    707s] # Analysis Mode: MMMC Non-OCV 
[06/02 22:11:02    707s] # Parasitics Mode: No SPEF/RCDB 
[06/02 22:11:02    707s] # Signoff Settings: SI Off 
[06/02 22:11:02    707s] #################################################################################
[06/02 22:11:03    708s] Topological Sorting (REAL = 0:00:00.0, MEM = 13092.2M, InitMEM = 13092.2M)
[06/02 22:11:03    708s] Calculate delays in BcWc mode...
[06/02 22:11:03    708s] Start delay calculation (fullDC) (96 T). (MEM=4799.82)
[06/02 22:11:03    708s] End AAE Lib Interpolated Model. (MEM=13115.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:11:04    710s] Total number of fetched objects 36
[06/02 22:11:04    710s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/02 22:11:04    710s] End delay calculation. (MEM=4804.55 CPU=0:00:00.8 REAL=0:00:00.0)
[06/02 22:11:04    710s] End delay calculation (fullDC). (MEM=4804.55 CPU=0:00:01.5 REAL=0:00:01.0)
[06/02 22:11:04    710s] *** CDM Built up (cpu=0:00:02.8  real=0:00:02.0  mem= 16632.8M) ***
[06/02 22:11:04    710s] *** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:02.0 totSessionCpu=0:11:52 mem=13085.8M)
[06/02 22:11:04    710s] Begin: Collecting metrics
[06/02 22:11:04    710s] **INFO: Starting Blocking QThread with 96 CPU
[06/02 22:11:04    710s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[06/02 22:11:04    710s] Multi-CPU acceleration using 96 CPU(s).
[06/02 22:11:04      0s] *** QThread MetricCollect [begin] (IncrReplace #1 / place_opt_design #1) : mem = 0.8M
[06/02 22:11:05      0s] Multithreaded Timing Analysis is initialized with 96 threads
[06/02 22:11:05      0s] 
[06/02 22:11:05      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4641.0M, current mem=4026.6M)
[06/02 22:11:05      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.5, real=0:00:00.0, peak res=4641.0M, current mem=4026.9M)
[06/02 22:11:05      0s] *** QThread MetricCollect [finish] (IncrReplace #1 / place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.7 (1.1), mem = 0.0M
[06/02 22:11:05      0s] 
[06/02 22:11:05      0s] =============================================================================================
[06/02 22:11:05      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #1 / place_opt_design #1
[06/02 22:11:05      0s]                                                                                 23.10-p003_1
[06/02 22:11:05      0s] =============================================================================================
[06/02 22:11:05      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:11:05      0s] ---------------------------------------------------------------------------------------------
[06/02 22:11:05      0s] [ MISC                   ]          0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.8    1.1
[06/02 22:11:05      0s] ---------------------------------------------------------------------------------------------
[06/02 22:11:05      0s]  QThreadWorker #1 TOTAL             0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.8    1.1
[06/02 22:11:05      0s] ---------------------------------------------------------------------------------------------
[06/02 22:11:05      0s] 

[06/02 22:11:05    710s]  
_______________________________________________________________________
[06/02 22:11:06    711s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:04  |       10391 |    0 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:04  |       10445 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:02  |       10464 |      |     |
| area_reclaiming         |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:03  |       10475 |      |     |
| global_opt              |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:08  |       10549 |      |     |
| area_reclaiming_2       |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:04  |       10548 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:20  |       13094 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/02 22:11:06    711s] Ending "collect_metrics" (total cpu=0:00:00.5, real=0:00:02.0, peak res=4794.8M, current mem=4794.5M)

[06/02 22:11:06    711s] End: Collecting metrics
[06/02 22:11:06    711s] *** IncrReplace #1 [finish] (place_opt_design #1) : cpu/real = 0:01:37.7/0:00:19.8 (4.9), totSession cpu/real = 0:11:52.3/0:16:57.2 (0.7), mem = 13093.8M
[06/02 22:11:06    711s] 
[06/02 22:11:06    711s] =============================================================================================
[06/02 22:11:06    711s]  Step TAT Report : IncrReplace #1 / place_opt_design #1                         23.10-p003_1
[06/02 22:11:06    711s] =============================================================================================
[06/02 22:11:06    711s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:11:06    711s] ---------------------------------------------------------------------------------------------
[06/02 22:11:06    711s] [ MetricReport           ]      1   0:00:01.4  (   7.1 % )     0:00:01.4 /  0:00:00.5    0.4
[06/02 22:11:06    711s] [ RefinePlace            ]      1   0:00:02.8  (  14.3 % )     0:00:02.8 /  0:00:21.0    7.4
[06/02 22:11:06    711s] [ DetailPlaceInit        ]      1   0:00:00.8  (   3.9 % )     0:00:00.8 /  0:00:04.7    6.1
[06/02 22:11:06    711s] [ ExtractRC              ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.2
[06/02 22:11:06    711s] [ UpdateTimingGraph      ]      1   0:00:00.7  (   3.4 % )     0:00:02.3 /  0:00:03.9    1.7
[06/02 22:11:06    711s] [ FullDelayCalc          ]      1   0:00:01.4  (   7.1 % )     0:00:01.4 /  0:00:02.8    2.0
[06/02 22:11:06    711s] [ TimingUpdate           ]      3   0:00:01.8  (   8.9 % )     0:00:01.8 /  0:00:02.3    1.3
[06/02 22:11:06    711s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:06    711s] [ MISC                   ]          0:00:10.9  (  55.1 % )     0:00:10.9 /  0:01:05.6    6.0
[06/02 22:11:06    711s] ---------------------------------------------------------------------------------------------
[06/02 22:11:06    711s]  IncrReplace #1 TOTAL               0:00:19.8  ( 100.0 % )     0:00:19.8 /  0:01:37.7    4.9
[06/02 22:11:06    711s] ---------------------------------------------------------------------------------------------
[06/02 22:11:06    711s] 
[06/02 22:11:06    711s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[06/02 22:11:06    711s] *** Timing Is met
[06/02 22:11:06    711s] *** Check timing (0:00:00.0)
[06/02 22:11:06    711s] *** Timing Is met
[06/02 22:11:06    711s] *** Check timing (0:00:00.0)
[06/02 22:11:06    711s] *** Timing Is met
[06/02 22:11:06    711s] *** Check timing (0:00:00.0)
[06/02 22:11:06    711s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 96 -preCTS
[06/02 22:11:06    711s] ### Creating LA Mngr. totSessionCpu=0:11:52 mem=13117.8M
[06/02 22:11:06    711s] ### Creating LA Mngr, finished. totSessionCpu=0:11:52 mem=13117.8M
[06/02 22:11:06    711s] Cell adder LLGs are deleted
[06/02 22:11:06    711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:06    711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:06    711s] OPERPROF: Starting SiteArray-Init at level 1, MEM:17442.7M, EPOCH TIME: 1748916666.352992
[06/02 22:11:06    711s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:06    711s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:06    711s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:17442.7M, EPOCH TIME: 1748916666.353836
[06/02 22:11:06    711s] Max number of tech site patterns supported in site array is 256.
[06/02 22:11:06    711s] Core basic site is GF22_DST
[06/02 22:11:06    712s] After signature check, allow fast init is false, keep pre-filter is true.
[06/02 22:11:06    712s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/02 22:11:06    712s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:11:06    712s] SiteArray: use 20,480 bytes
[06/02 22:11:06    712s] SiteArray: current memory after site array memory allocation 17474.7M
[06/02 22:11:06    712s] SiteArray: FP blocked sites are writable
[06/02 22:11:06    712s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:17474.7M, EPOCH TIME: 1748916666.677793
[06/02 22:11:06    714s] Process 45 wires and vias for routing blockage analysis
[06/02 22:11:06    714s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:1.130, REAL:0.123, MEM:17474.7M, EPOCH TIME: 1748916666.800300
[06/02 22:11:06    714s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:11:06    714s] Atter site array init, number of instance map data is 0.
[06/02 22:11:06    714s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:2.480, REAL:0.449, MEM:17474.7M, EPOCH TIME: 1748916666.802683
[06/02 22:11:06    714s] 
[06/02 22:11:06    714s] 
[06/02 22:11:06    714s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:11:06    714s] OPERPROF: Finished SiteArray-Init at level 1, CPU:2.490, REAL:0.453, MEM:17474.7M, EPOCH TIME: 1748916666.805636
[06/02 22:11:06    714s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:11:06    714s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:06    714s] [oiPhyDebug] optDemand 38648880.00, spDemand 9709200.00.
[06/02 22:11:06    714s] [LDM::Info] TotalInstCnt at InitDesignMc1: 152
[06/02 22:11:06    714s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/02 22:11:06    714s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:11:55 mem=17474.7M
[06/02 22:11:06    714s] OPERPROF: Starting DPlace-Init at level 1, MEM:17474.7M, EPOCH TIME: 1748916666.811232
[06/02 22:11:06    714s] Processing tracks to init pin-track alignment.
[06/02 22:11:06    714s] z: 1, totalTracks: 1
[06/02 22:11:06    714s] z: 3, totalTracks: 1
[06/02 22:11:06    714s] z: 5, totalTracks: 1
[06/02 22:11:06    714s] z: 7, totalTracks: 1
[06/02 22:11:06    714s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[06/02 22:11:06    714s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:11:06    714s] Initializing Route Infrastructure for color support ...
[06/02 22:11:06    714s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:17474.7M, EPOCH TIME: 1748916666.812080
[06/02 22:11:06    714s] ### Add 31 auto generated vias to default rule
[06/02 22:11:06    714s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.020, REAL:0.020, MEM:17474.7M, EPOCH TIME: 1748916666.832399
[06/02 22:11:06    714s] Route Infrastructure Initialized for color support successfully.
[06/02 22:11:06    714s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:11:06    714s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:17474.7M, EPOCH TIME: 1748916666.839890
[06/02 22:11:06    714s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:06    714s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:07    714s] 
[06/02 22:11:07    714s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:11:07    714s] 
[06/02 22:11:07    714s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:11:07    714s] OPERPROF:     Starting CMU at level 3, MEM:17474.7M, EPOCH TIME: 1748916667.017712
[06/02 22:11:07    714s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:17474.7M, EPOCH TIME: 1748916667.018469
[06/02 22:11:07    714s] 
[06/02 22:11:07    714s] Bad Lib Cell Checking (CMU) is done! (0)
[06/02 22:11:07    714s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.179, MEM:17474.7M, EPOCH TIME: 1748916667.018763
[06/02 22:11:07    714s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:17474.7M, EPOCH TIME: 1748916667.018922
[06/02 22:11:07    714s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.002, MEM:17474.7M, EPOCH TIME: 1748916667.020470
[06/02 22:11:07    714s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:01.0, mem=17474.7MB).
[06/02 22:11:07    714s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.210, MEM:17474.7M, EPOCH TIME: 1748916667.021104
[06/02 22:11:07    714s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/02 22:11:07    714s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 152
[06/02 22:11:07    714s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:11:56 mem=17474.7M
[06/02 22:11:07    714s] Begin: Area Reclaim Optimization
[06/02 22:11:07    714s] *** AreaOpt #3 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:55.6/0:16:58.3 (0.7), mem = 17474.7M
[06/02 22:11:07    714s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2876.6
[06/02 22:11:07    714s] 
[06/02 22:11:07    714s] Active Setup views: view_slow_mission 
[06/02 22:11:07    714s] [LDM::Info] TotalInstCnt at InitDesignMc2: 152
[06/02 22:11:07    714s] ### Creating RouteCongInterface, started
[06/02 22:11:07    714s] 
[06/02 22:11:07    714s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.9500} {7, 0.032, 0.9500} {8, 0.016, 0.9500} {9, 0.016, 0.9500} {10, 0.004, 0.9500} {11, 0.004, 0.9500} 
[06/02 22:11:07    714s] 
[06/02 22:11:07    714s] #optDebug: {0, 1.000}
[06/02 22:11:07    714s] ### Creating RouteCongInterface, finished
[06/02 22:11:07    714s] {MG  {8 0 2 0.338158} }
[06/02 22:11:07    714s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/02 22:11:07    714s] +---------+---------+--------+--------+------------+--------+
[06/02 22:11:07    715s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/02 22:11:07    715s] +---------+---------+--------+--------+------------+--------+
[06/02 22:11:07    715s] |   30.75%|        -|   0.000|   0.000|   0:00:00.0|17501.7M|
[06/02 22:11:07    715s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/02 22:11:07    715s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|17615.7M|
[06/02 22:11:07    715s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/02 22:11:07    715s] +---------+---------+--------+--------+------------+--------+
[06/02 22:11:07    715s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/02 22:11:07    715s] 
[06/02 22:11:07    715s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[06/02 22:11:07    715s] --------------------------------------------------------------
[06/02 22:11:07    715s] |                                   | Total     | Sequential |
[06/02 22:11:07    715s] --------------------------------------------------------------
[06/02 22:11:07    715s] | Num insts resized                 |       0  |       0    |
[06/02 22:11:07    715s] | Num insts undone                  |       0  |       0    |
[06/02 22:11:07    715s] | Num insts Downsized               |       0  |       0    |
[06/02 22:11:07    715s] | Num insts Samesized               |       0  |       0    |
[06/02 22:11:07    715s] | Num insts Upsized                 |       0  |       0    |
[06/02 22:11:07    715s] | Num multiple commits+uncommits    |       0  |       -    |
[06/02 22:11:07    715s] --------------------------------------------------------------
[06/02 22:11:07    715s] Bottom Preferred Layer:
[06/02 22:11:07    715s]     None
[06/02 22:11:07    715s] Via Pillar Rule:
[06/02 22:11:07    715s]     None
[06/02 22:11:07    715s] Finished writing unified metrics of routing constraints.
[06/02 22:11:07    715s] 
[06/02 22:11:07    715s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/02 22:11:07    715s] End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:00.0) **
[06/02 22:11:07    715s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 152
[06/02 22:11:07    715s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2876.6
[06/02 22:11:07    715s] *** AreaOpt #3 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.7 (1.1), totSession cpu/real = 0:11:56.4/0:16:59.0 (0.7), mem = 17615.7M
[06/02 22:11:07    715s] 
[06/02 22:11:07    715s] =============================================================================================
[06/02 22:11:07    715s]  Step TAT Report : AreaOpt #3 / place_opt_design #1                             23.10-p003_1
[06/02 22:11:07    715s] =============================================================================================
[06/02 22:11:07    715s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:11:07    715s] ---------------------------------------------------------------------------------------------
[06/02 22:11:07    715s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:07    715s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:07    715s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:07    715s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   8.0 % )     0:00:00.1 /  0:00:00.1    1.3
[06/02 22:11:07    715s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:07    715s] [ OptimizationStep       ]      1   0:00:00.2  (  20.8 % )     0:00:00.3 /  0:00:00.3    1.1
[06/02 22:11:07    715s] [ OptSingleIteration     ]      1   0:00:00.1  (   7.9 % )     0:00:00.1 /  0:00:00.1    1.0
[06/02 22:11:07    715s] [ OptGetWeight           ]      9   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:07    715s] [ OptEval                ]      9   0:00:00.1  (   6.9 % )     0:00:00.1 /  0:00:00.1    1.4
[06/02 22:11:07    715s] [ OptCommit              ]      9   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:07    715s] [ PostCommitDelayUpdate  ]      9   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:07    715s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:07    715s] [ MISC                   ]          0:00:00.4  (  55.3 % )     0:00:00.4 /  0:00:00.4    1.1
[06/02 22:11:07    715s] ---------------------------------------------------------------------------------------------
[06/02 22:11:07    715s]  AreaOpt #3 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.8    1.1
[06/02 22:11:07    715s] ---------------------------------------------------------------------------------------------
[06/02 22:11:07    715s] 
[06/02 22:11:07    715s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 152
[06/02 22:11:07    715s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:13184.4M, EPOCH TIME: 1748916667.999693
[06/02 22:11:07    715s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/02 22:11:08    715s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:08    715s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:08    715s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:08    715s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.000, REAL:0.008, MEM:13145.4M, EPOCH TIME: 1748916668.007464
[06/02 22:11:08    715s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=13145.35M, totSessionCpu=0:11:57).
[06/02 22:11:08    715s] Begin: Collecting metrics
[06/02 22:11:08    715s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:04  |       10391 |    0 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:04  |       10445 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:02  |       10464 |      |     |
| area_reclaiming         |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:03  |       10475 |      |     |
| global_opt              |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:08  |       10549 |      |     |
| area_reclaiming_2       |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:04  |       10548 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:20  |       13094 |      |     |
| area_reclaiming_3       |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13145 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/02 22:11:08    715s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4810.3M, current mem=4810.3M)

[06/02 22:11:08    715s] End: Collecting metrics
[06/02 22:11:08    715s] GigaOpt Checkpoint: Internal reclaim -numThreads 96 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[06/02 22:11:08    715s] ### Creating LA Mngr. totSessionCpu=0:11:57 mem=13145.4M
[06/02 22:11:08    715s] ### Creating LA Mngr, finished. totSessionCpu=0:11:57 mem=13145.4M
[06/02 22:11:08    715s] OPERPROF: Starting SiteArray-Init at level 1, MEM:17470.3M, EPOCH TIME: 1748916668.390032
[06/02 22:11:08    715s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:08    715s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:08    716s] 
[06/02 22:11:08    716s] 
[06/02 22:11:08    716s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:11:08    716s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.190, REAL:0.174, MEM:17470.3M, EPOCH TIME: 1748916668.563687
[06/02 22:11:08    716s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:11:08    716s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:08    716s] [oiPhyDebug] optDemand 38648880.00, spDemand 9709200.00.
[06/02 22:11:08    716s] [LDM::Info] TotalInstCnt at InitDesignMc1: 152
[06/02 22:11:08    716s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/02 22:11:08    716s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:11:57 mem=17470.3M
[06/02 22:11:08    716s] OPERPROF: Starting DPlace-Init at level 1, MEM:17470.3M, EPOCH TIME: 1748916668.568230
[06/02 22:11:08    716s] Processing tracks to init pin-track alignment.
[06/02 22:11:08    716s] z: 1, totalTracks: 1
[06/02 22:11:08    716s] z: 3, totalTracks: 1
[06/02 22:11:08    716s] z: 5, totalTracks: 1
[06/02 22:11:08    716s] z: 7, totalTracks: 1
[06/02 22:11:08    716s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[06/02 22:11:08    716s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:11:08    716s] Initializing Route Infrastructure for color support ...
[06/02 22:11:08    716s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:17470.3M, EPOCH TIME: 1748916668.569009
[06/02 22:11:08    716s] ### Add 31 auto generated vias to default rule
[06/02 22:11:08    716s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:17470.3M, EPOCH TIME: 1748916668.573233
[06/02 22:11:08    716s] Route Infrastructure Initialized for color support successfully.
[06/02 22:11:08    716s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:11:08    716s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:17470.3M, EPOCH TIME: 1748916668.580385
[06/02 22:11:08    716s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:08    716s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:08    716s] 
[06/02 22:11:08    716s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:11:08    716s] 
[06/02 22:11:08    716s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:11:08    716s] OPERPROF:     Starting CMU at level 3, MEM:17470.3M, EPOCH TIME: 1748916668.749156
[06/02 22:11:08    716s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.000, MEM:17470.3M, EPOCH TIME: 1748916668.749649
[06/02 22:11:08    716s] 
[06/02 22:11:08    716s] Bad Lib Cell Checking (CMU) is done! (0)
[06/02 22:11:08    716s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.170, REAL:0.170, MEM:17470.3M, EPOCH TIME: 1748916668.749915
[06/02 22:11:08    716s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:17470.3M, EPOCH TIME: 1748916668.750052
[06/02 22:11:08    716s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.020, REAL:0.001, MEM:17470.3M, EPOCH TIME: 1748916668.751524
[06/02 22:11:08    716s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=17470.3MB).
[06/02 22:11:08    716s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.184, MEM:17470.3M, EPOCH TIME: 1748916668.752189
[06/02 22:11:08    716s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/02 22:11:08    716s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 152
[06/02 22:11:08    716s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:11:58 mem=17502.3M
[06/02 22:11:08    716s] Begin: Area Reclaim Optimization
[06/02 22:11:08    716s] *** AreaOpt #4 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:57.5/0:17:00.0 (0.7), mem = 17502.3M
[06/02 22:11:08    716s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2876.7
[06/02 22:11:09    716s] 
[06/02 22:11:09    716s] Active Setup views: view_slow_mission 
[06/02 22:11:09    716s] [LDM::Info] TotalInstCnt at InitDesignMc2: 152
[06/02 22:11:09    716s] ### Creating RouteCongInterface, started
[06/02 22:11:09    716s] 
[06/02 22:11:09    716s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[06/02 22:11:09    716s] 
[06/02 22:11:09    716s] #optDebug: {0, 1.000}
[06/02 22:11:09    716s] ### Creating RouteCongInterface, finished
[06/02 22:11:09    716s] {MG  {8 0 2 0.338158} }
[06/02 22:11:09    716s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/02 22:11:09    716s] +---------+---------+--------+--------+------------+--------+
[06/02 22:11:09    716s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/02 22:11:09    716s] +---------+---------+--------+--------+------------+--------+
[06/02 22:11:09    716s] |   30.75%|        -|   0.000|   0.000|   0:00:00.0|17507.3M|
[06/02 22:11:09    716s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/02 22:11:09    716s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|17608.3M|
[06/02 22:11:09    717s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|17608.3M|
[06/02 22:11:09    717s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|17608.3M|
[06/02 22:11:09    717s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/02 22:11:09    717s] #optDebug: RTR_SNLTF <10.0000 0.5400> <5.4000> 
[06/02 22:11:09    717s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|17608.3M|
[06/02 22:11:09    717s] +---------+---------+--------+--------+------------+--------+
[06/02 22:11:09    717s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/02 22:11:09    717s] 
[06/02 22:11:09    717s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[06/02 22:11:09    717s] --------------------------------------------------------------
[06/02 22:11:09    717s] |                                   | Total     | Sequential |
[06/02 22:11:09    717s] --------------------------------------------------------------
[06/02 22:11:09    717s] | Num insts resized                 |       0  |       0    |
[06/02 22:11:09    717s] | Num insts undone                  |       0  |       0    |
[06/02 22:11:09    717s] | Num insts Downsized               |       0  |       0    |
[06/02 22:11:09    717s] | Num insts Samesized               |       0  |       0    |
[06/02 22:11:09    717s] | Num insts Upsized                 |       0  |       0    |
[06/02 22:11:09    717s] | Num multiple commits+uncommits    |       0  |       -    |
[06/02 22:11:09    717s] --------------------------------------------------------------
[06/02 22:11:09    717s] Bottom Preferred Layer:
[06/02 22:11:09    717s]     None
[06/02 22:11:09    717s] Via Pillar Rule:
[06/02 22:11:09    717s]     None
[06/02 22:11:09    717s] Finished writing unified metrics of routing constraints.
[06/02 22:11:09    717s] 
[06/02 22:11:09    717s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/02 22:11:09    717s] End: Core Area Reclaim Optimization (cpu = 0:00:00.7) (real = 0:00:01.0) **
[06/02 22:11:09    717s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:17608.3M, EPOCH TIME: 1748916669.554306
[06/02 22:11:09    717s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/02 22:11:09    717s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:09    717s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:09    717s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:09    717s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:17606.3M, EPOCH TIME: 1748916669.562304
[06/02 22:11:09    717s] *** Finished re-routing un-routed nets (17606.3M) ***
[06/02 22:11:09    717s] OPERPROF: Starting DPlace-Init at level 1, MEM:17606.3M, EPOCH TIME: 1748916669.565114
[06/02 22:11:09    717s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:17606.3M, EPOCH TIME: 1748916669.565578
[06/02 22:11:09    717s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:17606.3M, EPOCH TIME: 1748916669.569345
[06/02 22:11:09    717s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:17606.3M, EPOCH TIME: 1748916669.579316
[06/02 22:11:09    717s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:09    717s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:09    717s] 
[06/02 22:11:09    717s] 
[06/02 22:11:09    717s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:11:09    717s] OPERPROF:     Starting CMU at level 3, MEM:17606.3M, EPOCH TIME: 1748916669.750918
[06/02 22:11:09    717s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:17606.3M, EPOCH TIME: 1748916669.751645
[06/02 22:11:09    717s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.173, MEM:17606.3M, EPOCH TIME: 1748916669.751876
[06/02 22:11:09    717s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:17606.3M, EPOCH TIME: 1748916669.752024
[06/02 22:11:09    717s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.020, REAL:0.001, MEM:17606.3M, EPOCH TIME: 1748916669.753491
[06/02 22:11:09    717s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.189, MEM:17606.3M, EPOCH TIME: 1748916669.754116
[06/02 22:11:09    717s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/02 22:11:09    717s] 
[06/02 22:11:09    717s] *** Finish Physical Update (cpu=0:00:00.5 real=0:00:00.0 mem=17606.3M) ***
[06/02 22:11:09    717s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 152
[06/02 22:11:09    717s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2876.7
[06/02 22:11:09    717s] *** AreaOpt #4 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.0 (1.2), totSession cpu/real = 0:11:58.7/0:17:01.0 (0.7), mem = 17606.3M
[06/02 22:11:09    717s] 
[06/02 22:11:09    717s] =============================================================================================
[06/02 22:11:09    717s]  Step TAT Report : AreaOpt #4 / place_opt_design #1                             23.10-p003_1
[06/02 22:11:09    717s] =============================================================================================
[06/02 22:11:09    717s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:11:09    717s] ---------------------------------------------------------------------------------------------
[06/02 22:11:09    717s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:09    717s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:09    717s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:09    717s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.2 % )     0:00:00.1 /  0:00:00.1    1.5
[06/02 22:11:09    717s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:09    717s] [ OptimizationStep       ]      1   0:00:00.0  (   1.4 % )     0:00:00.2 /  0:00:00.3    1.1
[06/02 22:11:09    717s] [ OptSingleIteration     ]      4   0:00:00.1  (  10.9 % )     0:00:00.2 /  0:00:00.2    1.0
[06/02 22:11:09    717s] [ OptGetWeight           ]     18   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:09    717s] [ OptEval                ]     18   0:00:00.1  (   8.6 % )     0:00:00.1 /  0:00:00.1    0.9
[06/02 22:11:09    717s] [ OptCommit              ]     18   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:09    717s] [ PostCommitDelayUpdate  ]     18   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:09    717s] [ RefinePlace            ]      1   0:00:00.4  (  35.6 % )     0:00:00.4 /  0:00:00.5    1.3
[06/02 22:11:09    717s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:09    717s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:09    717s] [ MISC                   ]          0:00:00.4  (  36.9 % )     0:00:00.4 /  0:00:00.4    1.0
[06/02 22:11:09    717s] ---------------------------------------------------------------------------------------------
[06/02 22:11:09    717s]  AreaOpt #4 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.2    1.2
[06/02 22:11:09    717s] ---------------------------------------------------------------------------------------------
[06/02 22:11:09    717s] 
[06/02 22:11:09    717s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 152
[06/02 22:11:09    717s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:13199.9M, EPOCH TIME: 1748916669.984483
[06/02 22:11:09    717s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:11:09    717s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:09    717s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:09    717s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:09    717s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.006, MEM:13168.9M, EPOCH TIME: 1748916669.990889
[06/02 22:11:09    717s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=13168.93M, totSessionCpu=0:11:59).
[06/02 22:11:09    717s] Begin: Collecting metrics
[06/02 22:11:10    718s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                         | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary         |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:04  |       10391 |    0 |   0 |
| simplify_netlist        |           |          |           |          |             |            |              | 0:00:04  |       10445 |      |     |
| drv_fixing              |           |          |           |          |             |            |              | 0:00:02  |       10464 |      |     |
| area_reclaiming         |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:03  |       10475 |      |     |
| global_opt              |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:08  |       10549 |      |     |
| area_reclaiming_2       |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:04  |       10548 |      |     |
| incremental_replacement |           |          |           |          |             |       0.00 |         0.00 | 0:00:20  |       13094 |      |     |
| area_reclaiming_3       |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13145 |      |     |
| area_reclaiming_4       |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13169 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/02 22:11:10    718s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4816.7M, current mem=4816.6M)

[06/02 22:11:10    718s] End: Collecting metrics
[06/02 22:11:10    718s] *** IncrReplace #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:11:59.1/0:17:01.4 (0.7), mem = 13168.9M
[06/02 22:11:10    718s] 
[06/02 22:11:10    718s] *** Start incrementalPlace ***
[06/02 22:11:10    718s] User Input Parameters:
[06/02 22:11:10    718s] - Congestion Driven    : On
[06/02 22:11:10    718s] - Timing Driven        : On
[06/02 22:11:10    718s] - Area-Violation Based : On
[06/02 22:11:10    718s] - Start Rollback Level : -5
[06/02 22:11:10    718s] - Legalized            : On
[06/02 22:11:10    718s] - Window Based         : Off
[06/02 22:11:10    718s] - eDen incr mode       : Off
[06/02 22:11:10    718s] - Small incr mode      : Off
[06/02 22:11:10    718s] 
[06/02 22:11:10    718s] OPERPROF: Starting GP-eGR-PG-Init at level 1, MEM:13168.9M, EPOCH TIME: 1748916670.331659
[06/02 22:11:10    718s] OPERPROF: Finished GP-eGR-PG-Init at level 1, CPU:0.000, REAL:0.000, MEM:13168.9M, EPOCH TIME: 1748916670.331831
[06/02 22:11:10    718s] no activity file in design. spp won't run.
[06/02 22:11:10    718s] No Views given, use default active views for adaptive view pruning
[06/02 22:11:10    718s] Active views:
[06/02 22:11:10    718s]   view_slow_mission
[06/02 22:11:10    718s] OPERPROF: Starting GP-eGR-Init at level 1, MEM:13170.9M, EPOCH TIME: 1748916670.404106
[06/02 22:11:10    718s] OPERPROF: Finished GP-eGR-Init at level 1, CPU:0.010, REAL:0.006, MEM:13170.9M, EPOCH TIME: 1748916670.410293
[06/02 22:11:10    718s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:13170.9M, EPOCH TIME: 1748916670.410495
[06/02 22:11:10    718s] Starting Early Global Route congestion estimation: mem = 13170.9M
[06/02 22:11:10    718s] (I)      Initializing eGR engine (regular)
[06/02 22:11:10    718s] Set min layer with design mode ( 3 )
[06/02 22:11:10    718s] Set max layer with default ( 127 )
[06/02 22:11:10    718s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:11:10    718s] Min route layer (adjusted) = 3
[06/02 22:11:10    718s] Max route layer (adjusted) = 11
[06/02 22:11:10    718s] (I)      clean place blk overflow:
[06/02 22:11:10    718s] (I)      H : enabled 1.00 0
[06/02 22:11:10    718s] (I)      V : enabled 1.00 0
[06/02 22:11:10    718s] (I)      Initializing eGR engine (regular)
[06/02 22:11:10    718s] Set min layer with design mode ( 3 )
[06/02 22:11:10    718s] Set max layer with default ( 127 )
[06/02 22:11:10    718s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:11:10    718s] Min route layer (adjusted) = 3
[06/02 22:11:10    718s] Max route layer (adjusted) = 11
[06/02 22:11:10    718s] (I)      clean place blk overflow:
[06/02 22:11:10    718s] (I)      H : enabled 1.00 0
[06/02 22:11:10    718s] (I)      V : enabled 1.00 0
[06/02 22:11:10    718s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 12.69 MB )
[06/02 22:11:10    718s] (I)      Running eGR Regular flow
[06/02 22:11:10    718s] (I)      # wire layers (front) : 12
[06/02 22:11:10    718s] (I)      # wire layers (back)  : 0
[06/02 22:11:10    718s] (I)      min wire layer : 1
[06/02 22:11:10    718s] (I)      max wire layer : 11
[06/02 22:11:10    718s] (I)      # cut layers (front) : 11
[06/02 22:11:10    718s] (I)      # cut layers (back)  : 0
[06/02 22:11:10    718s] (I)      min cut layer : 1
[06/02 22:11:10    718s] (I)      max cut layer : 10
[06/02 22:11:10    718s] (I)      ================================== Layers ===================================
[06/02 22:11:10    718s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:11:10    718s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[06/02 22:11:10    718s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:11:10    718s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[06/02 22:11:10    718s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[06/02 22:11:10    718s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[06/02 22:11:10    718s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[06/02 22:11:10    718s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[06/02 22:11:10    718s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[06/02 22:11:10    718s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:11:10    718s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[06/02 22:11:10    718s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:11:10    718s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[06/02 22:11:10    718s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:11:10    718s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[06/02 22:11:10    718s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:11:10    718s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[06/02 22:11:10    718s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:11:10    718s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[06/02 22:11:10    718s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[06/02 22:11:10    718s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[06/02 22:11:10    718s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/02 22:11:10    718s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[06/02 22:11:10    718s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/02 22:11:10    718s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[06/02 22:11:10    718s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[06/02 22:11:10    718s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:11:10    718s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[06/02 22:11:10    718s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[06/02 22:11:10    718s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[06/02 22:11:10    718s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[06/02 22:11:10    718s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[06/02 22:11:10    718s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[06/02 22:11:10    718s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[06/02 22:11:10    718s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[06/02 22:11:10    718s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[06/02 22:11:10    718s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[06/02 22:11:10    718s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[06/02 22:11:10    718s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[06/02 22:11:10    718s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[06/02 22:11:10    718s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[06/02 22:11:10    718s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[06/02 22:11:10    718s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[06/02 22:11:10    718s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[06/02 22:11:10    718s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[06/02 22:11:10    718s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[06/02 22:11:10    718s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[06/02 22:11:10    718s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[06/02 22:11:10    718s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[06/02 22:11:10    718s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[06/02 22:11:10    718s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[06/02 22:11:10    718s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[06/02 22:11:10    718s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[06/02 22:11:10    718s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[06/02 22:11:10    718s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[06/02 22:11:10    718s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[06/02 22:11:10    718s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[06/02 22:11:10    718s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[06/02 22:11:10    718s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[06/02 22:11:10    718s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[06/02 22:11:10    718s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:11:10    718s] (I)      Started Import and model ( Curr Mem: 12.69 MB )
[06/02 22:11:10    718s] (I)      == Non-default Options ==
[06/02 22:11:10    718s] (I)      Maximum routing layer                              : 11
[06/02 22:11:10    718s] (I)      Minimum routing layer                              : 3
[06/02 22:11:10    718s] (I)      Top routing layer                                  : 11
[06/02 22:11:10    718s] (I)      Bottom routing layer                               : 3
[06/02 22:11:10    718s] (I)      Number of threads                                  : 96
[06/02 22:11:10    718s] (I)      Route tie net to shape                             : auto
[06/02 22:11:10    718s] (I)      Use non-blocking free Dbs wires                    : false
[06/02 22:11:10    718s] (I)      Method to set GCell size                           : row
[06/02 22:11:10    718s] (I)      Tie hi/lo max distance                             : 5.400000
[06/02 22:11:10    718s] (I)      Counted 91 PG shapes. eGR will not process PG shapes layer by layer.
[06/02 22:11:10    718s] (I)      ============== Pin Summary ==============
[06/02 22:11:10    718s] (I)      +-------+--------+---------+------------+
[06/02 22:11:10    718s] (I)      | Layer | # pins | % total |      Group |
[06/02 22:11:10    718s] (I)      +-------+--------+---------+------------+
[06/02 22:11:10    718s] (I)      |     1 |      5 |   10.64 |        Pin |
[06/02 22:11:10    718s] (I)      |     2 |     34 |   72.34 |        Pin |
[06/02 22:11:10    718s] (I)      |     3 |      8 |   17.02 |        Pin |
[06/02 22:11:10    718s] (I)      |     4 |      0 |    0.00 | Pin access |
[06/02 22:11:10    718s] (I)      |     5 |      0 |    0.00 | Pin access |
[06/02 22:11:10    718s] (I)      |     6 |      0 |    0.00 |      Other |
[06/02 22:11:10    718s] (I)      |     7 |      0 |    0.00 |      Other |
[06/02 22:11:10    718s] (I)      |     8 |      0 |    0.00 |      Other |
[06/02 22:11:10    718s] (I)      |     9 |      0 |    0.00 |      Other |
[06/02 22:11:10    718s] (I)      |    10 |      0 |    0.00 |      Other |
[06/02 22:11:10    718s] (I)      |    11 |      0 |    0.00 |      Other |
[06/02 22:11:10    718s] (I)      +-------+--------+---------+------------+
[06/02 22:11:10    718s] (I)      Use row-based GCell size
[06/02 22:11:10    718s] (I)      Use row-based GCell align
[06/02 22:11:10    718s] (I)      layer 0 area = 6400
[06/02 22:11:10    718s] (I)      layer 1 area = 8800
[06/02 22:11:10    718s] (I)      layer 2 area = 11000
[06/02 22:11:10    718s] (I)      layer 3 area = 11000
[06/02 22:11:10    718s] (I)      layer 4 area = 11000
[06/02 22:11:10    718s] (I)      layer 5 area = 11000
[06/02 22:11:10    718s] (I)      layer 6 area = 11000
[06/02 22:11:10    718s] (I)      layer 7 area = 810000
[06/02 22:11:10    718s] (I)      layer 8 area = 2000000
[06/02 22:11:10    718s] (I)      layer 9 area = 2000000
[06/02 22:11:10    718s] (I)      layer 10 area = 0
[06/02 22:11:10    718s] (I)      GCell unit size   : 540
[06/02 22:11:10    718s] (I)      GCell multiplier  : 1
[06/02 22:11:10    718s] (I)      GCell row height  : 540
[06/02 22:11:10    718s] (I)      Actual row height : 540
[06/02 22:11:10    718s] (I)      GCell align ref   : 1044 960
[06/02 22:11:10    718s] [NR-eGR] Track table information for default rule: 
[06/02 22:11:10    718s] [NR-eGR] M1 has single uniform track structure
[06/02 22:11:10    718s] [NR-eGR] M2 has single uniform track structure
[06/02 22:11:10    718s] [NR-eGR] C1 has single uniform track structure
[06/02 22:11:10    718s] [NR-eGR] C2 has single uniform track structure
[06/02 22:11:10    718s] [NR-eGR] C3 has single uniform track structure
[06/02 22:11:10    718s] [NR-eGR] C4 has single uniform track structure
[06/02 22:11:10    718s] [NR-eGR] C5 has single uniform track structure
[06/02 22:11:10    718s] [NR-eGR] JA has single uniform track structure
[06/02 22:11:10    718s] [NR-eGR] QA has single uniform track structure
[06/02 22:11:10    718s] [NR-eGR] QB has single uniform track structure
[06/02 22:11:10    718s] [NR-eGR] LB has single uniform track structure
[06/02 22:11:10    718s] (I)      ========================= Default via ==========================
[06/02 22:11:10    718s] (I)      +----+------------------+--------------------------------------+
[06/02 22:11:10    718s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[06/02 22:11:10    718s] (I)      +----+------------------+--------------------------------------+
[06/02 22:11:10    718s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[06/02 22:11:10    718s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[06/02 22:11:10    718s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[06/02 22:11:10    718s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[06/02 22:11:10    718s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[06/02 22:11:10    718s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[06/02 22:11:10    718s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[06/02 22:11:10    718s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[06/02 22:11:10    718s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[06/02 22:11:10    718s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[06/02 22:11:10    718s] (I)      +----+------------------+--------------------------------------+
[06/02 22:11:10    718s] (I)      Design has 0 placement macros with 0 shapes. 
[06/02 22:11:12    731s] [NR-eGR] Read 0 PG shapes
[06/02 22:11:12    731s] [NR-eGR] Read 0 clock shapes
[06/02 22:11:12    731s] [NR-eGR] Read 0 other shapes
[06/02 22:11:12    731s] [NR-eGR] #Routing Blockages  : 0
[06/02 22:11:12    731s] [NR-eGR] #Instance Blockages : 8
[06/02 22:11:12    731s] [NR-eGR] #PG Blockages       : 0
[06/02 22:11:12    731s] [NR-eGR] #Halo Blockages     : 0
[06/02 22:11:12    731s] [NR-eGR] #Boundary Blockages : 0
[06/02 22:11:12    731s] [NR-eGR] #Clock Blockages    : 0
[06/02 22:11:12    731s] [NR-eGR] #Other Blockages    : 0
[06/02 22:11:12    731s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/02 22:11:12    731s] (I)      Custom ignore net properties:
[06/02 22:11:12    731s] (I)      1 : NotLegal
[06/02 22:11:12    731s] (I)      Default ignore net properties:
[06/02 22:11:12    731s] (I)      1 : Special
[06/02 22:11:12    731s] (I)      2 : Analog
[06/02 22:11:12    731s] (I)      3 : Fixed
[06/02 22:11:12    731s] (I)      4 : Skipped
[06/02 22:11:12    731s] (I)      5 : MixedSignal
[06/02 22:11:12    731s] (I)      Prerouted net properties:
[06/02 22:11:12    731s] (I)      1 : NotLegal
[06/02 22:11:12    731s] (I)      2 : Special
[06/02 22:11:12    731s] (I)      3 : Analog
[06/02 22:11:12    731s] (I)      4 : Fixed
[06/02 22:11:12    731s] (I)      5 : Skipped
[06/02 22:11:12    731s] (I)      6 : MixedSignal
[06/02 22:11:12    731s] [NR-eGR] Early global route reroute all routable nets
[06/02 22:11:12    731s] [NR-eGR] #prerouted nets         : 0
[06/02 22:11:12    731s] [NR-eGR] #prerouted special nets : 0
[06/02 22:11:12    731s] [NR-eGR] #prerouted wires        : 0
[06/02 22:11:12    731s] [NR-eGR] Read 36 nets ( ignored 0 )
[06/02 22:11:12    731s] (I)        Front-side 36 ( ignored 0 )
[06/02 22:11:12    731s] (I)        Back-side  0 ( ignored 0 )
[06/02 22:11:12    731s] (I)        Both-side  0 ( ignored 0 )
[06/02 22:11:12    731s] (I)      Reading macro buffers
[06/02 22:11:12    731s] (I)      Number of macros with buffers: 0
[06/02 22:11:12    731s] (I)      early_global_route_priority property id does not exist.
[06/02 22:11:12    731s] (I)      Setting up GCell size
[06/02 22:11:12    731s] (I)      Base Grid  :    18 x    18
[06/02 22:11:12    731s] (I)      Final Grid :     9 x     9
[06/02 22:11:12    731s] (I)      Read Num Blocks=8  Num Prerouted Wires=0  Num CS=0
[06/02 22:11:12    731s] (I)      Layer 2 (V) : #blockages 8 : #preroutes 0
[06/02 22:11:12    731s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[06/02 22:11:12    731s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[06/02 22:11:12    731s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[06/02 22:11:12    731s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[06/02 22:11:12    731s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[06/02 22:11:12    731s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[06/02 22:11:12    731s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[06/02 22:11:12    731s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[06/02 22:11:12    731s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[06/02 22:11:12    731s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer2
[06/02 22:11:12    731s] (I)      Track adjustment: Reducing 111 tracks (12.00%) for Layer3
[06/02 22:11:12    731s] (I)      Number of ignored nets                =      0
[06/02 22:11:12    731s] (I)      Number of connected nets              =      0
[06/02 22:11:12    731s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/02 22:11:12    731s] (I)      Number of clock nets                  =      0.  Ignored: No
[06/02 22:11:12    731s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/02 22:11:12    731s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/02 22:11:12    731s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/02 22:11:12    731s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/02 22:11:12    731s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/02 22:11:12    731s] (I)      Ndr track 0 does not exist
[06/02 22:11:12    731s] (I)      ---------------------Grid Graph Info--------------------
[06/02 22:11:12    731s] (I)      Routing area        : (0, 0) - (10092, 9920)
[06/02 22:11:12    731s] (I)      Core area           : (1044, 960) - (9048, 8960)
[06/02 22:11:12    731s] (I)      Site width          :   116  (dbu)
[06/02 22:11:12    731s] (I)      Row height          :   540  (dbu)
[06/02 22:11:12    731s] (I)      GCell row height    :   540  (dbu)
[06/02 22:11:12    731s] (I)      GCell width         :  1080  (dbu)
[06/02 22:11:12    731s] (I)      GCell height        :  1080  (dbu)
[06/02 22:11:12    731s] (I)      Grid                :     9     9    11
[06/02 22:11:12    731s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[06/02 22:11:12    731s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[06/02 22:11:12    731s] (I)      Horizontal capacity :     0     0     0   540     0   540     0   540     0   540     0
[06/02 22:11:12    731s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[06/02 22:11:12    731s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[06/02 22:11:12    731s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[06/02 22:11:12    731s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[06/02 22:11:12    731s] (I)      First track coord   :    58    80    54    60    54    60    54   960  3444  3360  3658
[06/02 22:11:12    731s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[06/02 22:11:12    731s] (I)      Total num of tracks :    87   123   112   110   112   110   112    10     3     3     2
[06/02 22:11:12    731s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[06/02 22:11:12    731s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[06/02 22:11:12    731s] (I)      --------------------------------------------------------
[06/02 22:11:12    731s] 
[06/02 22:11:12    731s] [NR-eGR] ============ Routing rule table ============
[06/02 22:11:12    731s] [NR-eGR] Rule id: 0  Nets: 36
[06/02 22:11:12    731s] [NR-eGR] ========================================
[06/02 22:11:12    731s] [NR-eGR] 
[06/02 22:11:12    731s] (I)      ======== NDR :  =========
[06/02 22:11:12    731s] (I)      +--------------+--------+
[06/02 22:11:12    731s] (I)      |           ID |      0 |
[06/02 22:11:12    731s] (I)      |         Name |        |
[06/02 22:11:12    731s] (I)      |      Default |    yes |
[06/02 22:11:12    731s] (I)      |  Clk Special |     no |
[06/02 22:11:12    731s] (I)      | Hard spacing |     no |
[06/02 22:11:12    731s] (I)      |    NDR track | (none) |
[06/02 22:11:12    731s] (I)      |      NDR via | (none) |
[06/02 22:11:12    731s] (I)      |  Extra space |      0 |
[06/02 22:11:12    731s] (I)      |      Shields |      0 |
[06/02 22:11:12    731s] (I)      |   Demand (H) |      1 |
[06/02 22:11:12    731s] (I)      |   Demand (V) |      1 |
[06/02 22:11:12    731s] (I)      |        #Nets |     36 |
[06/02 22:11:12    731s] (I)      +--------------+--------+
[06/02 22:11:12    731s] (I)      +-------------------------------------------------------------------------------------+
[06/02 22:11:12    731s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/02 22:11:12    731s] (I)      +-------------------------------------------------------------------------------------+
[06/02 22:11:12    731s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:11:12    731s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:11:12    731s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:11:12    731s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:11:12    731s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:11:12    731s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[06/02 22:11:12    731s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[06/02 22:11:12    731s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[06/02 22:11:12    731s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[06/02 22:11:12    731s] (I)      +-------------------------------------------------------------------------------------+
[06/02 22:11:12    731s] (I)      =============== Blocked Tracks ===============
[06/02 22:11:12    731s] (I)      +-------+---------+----------+---------------+
[06/02 22:11:12    731s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/02 22:11:12    731s] (I)      +-------+---------+----------+---------------+
[06/02 22:11:12    731s] (I)      |     1 |       0 |        0 |         0.00% |
[06/02 22:11:12    731s] (I)      |     2 |       0 |        0 |         0.00% |
[06/02 22:11:12    731s] (I)      |     3 |    1008 |      148 |        14.68% |
[06/02 22:11:12    731s] (I)      |     4 |     990 |        0 |         0.00% |
[06/02 22:11:12    731s] (I)      |     5 |    1008 |        0 |         0.00% |
[06/02 22:11:12    731s] (I)      |     6 |     990 |        0 |         0.00% |
[06/02 22:11:12    731s] (I)      |     7 |    1008 |        0 |         0.00% |
[06/02 22:11:12    731s] (I)      |     8 |      90 |        0 |         0.00% |
[06/02 22:11:12    731s] (I)      |     9 |      27 |        0 |         0.00% |
[06/02 22:11:12    731s] (I)      |    10 |      27 |        0 |         0.00% |
[06/02 22:11:12    731s] (I)      |    11 |      18 |        0 |         0.00% |
[06/02 22:11:12    731s] (I)      +-------+---------+----------+---------------+
[06/02 22:11:12    731s] (I)      Finished Import and model ( CPU: 13.37 sec, Real: 1.73 sec, Curr Mem: 12.69 MB )
[06/02 22:11:12    731s] (I)      Reset routing kernel
[06/02 22:11:12    731s] (I)      Started Global Routing ( Curr Mem: 12.69 MB )
[06/02 22:11:12    731s] (I)      totalPins=75  totalGlobalPin=74 (98.67%)
[06/02 22:11:12    731s] (I)      ================= Net Group Info =================
[06/02 22:11:12    731s] (I)      +----+----------------+--------------+-----------+
[06/02 22:11:12    731s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[06/02 22:11:12    731s] (I)      +----+----------------+--------------+-----------+
[06/02 22:11:12    731s] (I)      |  1 |             36 |        C1(3) |    LB(11) |
[06/02 22:11:12    731s] (I)      +----+----------------+--------------+-----------+
[06/02 22:11:12    731s] (I)      total 2D Cap : 4952 = (2097 H, 2855 V)
[06/02 22:11:12    731s] (I)      total 2D Demand : 1 = (0 H, 1 V)
[06/02 22:11:12    731s] (I)      #blocked GCells = 0
[06/02 22:11:12    731s] (I)      #regions = 1
[06/02 22:11:12    731s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 11]
[06/02 22:11:12    731s] (I)      
[06/02 22:11:12    731s] (I)      ============  Phase 1a Route ============
[06/02 22:11:12    731s] (I)      Usage: 97 = (37 H, 60 V) = (1.76% H, 2.10% V) = (3.996e+01um H, 6.480e+01um V)
[06/02 22:11:12    731s] (I)      
[06/02 22:11:12    731s] (I)      ============  Phase 1b Route ============
[06/02 22:11:12    731s] (I)      Usage: 97 = (37 H, 60 V) = (1.76% H, 2.10% V) = (3.996e+01um H, 6.480e+01um V)
[06/02 22:11:12    731s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.047600e+02um
[06/02 22:11:12    731s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/02 22:11:12    731s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/02 22:11:12    731s] (I)      
[06/02 22:11:12    731s] (I)      ============  Phase 1c Route ============
[06/02 22:11:12    731s] (I)      Usage: 97 = (37 H, 60 V) = (1.76% H, 2.10% V) = (3.996e+01um H, 6.480e+01um V)
[06/02 22:11:12    731s] (I)      
[06/02 22:11:12    731s] (I)      ============  Phase 1d Route ============
[06/02 22:11:12    731s] (I)      Usage: 97 = (37 H, 60 V) = (1.76% H, 2.10% V) = (3.996e+01um H, 6.480e+01um V)
[06/02 22:11:12    731s] (I)      
[06/02 22:11:12    731s] (I)      ============  Phase 1e Route ============
[06/02 22:11:12    731s] (I)      Usage: 97 = (37 H, 60 V) = (1.76% H, 2.10% V) = (3.996e+01um H, 6.480e+01um V)
[06/02 22:11:12    731s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.047600e+02um
[06/02 22:11:12    731s] (I)      
[06/02 22:11:12    731s] (I)      ============  Phase 1l Route ============
[06/02 22:11:12    734s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/02 22:11:12    734s] (I)      Layer  3:        701        36         0          36         828    ( 4.17%) 
[06/02 22:11:12    734s] (I)      Layer  4:        880        41         0           0         864    ( 0.00%) 
[06/02 22:11:12    734s] (I)      Layer  5:        896        21         0           0         864    ( 0.00%) 
[06/02 22:11:12    734s] (I)      Layer  6:        880         7         0           0         864    ( 0.00%) 
[06/02 22:11:12    734s] (I)      Layer  7:        896         9         0           0         864    ( 0.00%) 
[06/02 22:11:12    734s] (I)      Layer  8:         80         0         0           0          86    ( 0.00%) 
[06/02 22:11:12    734s] (I)      Layer  9:         24         0         0          22          11    (66.67%) 
[06/02 22:11:12    734s] (I)      Layer 10:         24         0         0          22          11    (66.67%) 
[06/02 22:11:12    734s] (I)      Layer 11:         16         0         0          17           5    (77.78%) 
[06/02 22:11:12    734s] (I)      Total:          4397       114         0          94        4394    ( 2.09%) 
[06/02 22:11:12    734s] (I)      
[06/02 22:11:12    734s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/02 22:11:12    734s] [NR-eGR]                        OverCon            
[06/02 22:11:12    734s] [NR-eGR]                         #Gcell     %Gcell
[06/02 22:11:12    734s] [NR-eGR]        Layer             (1-0)    OverCon
[06/02 22:11:12    734s] [NR-eGR] ----------------------------------------------
[06/02 22:11:12    734s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:12    734s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:12    734s] [NR-eGR]      C1 ( 3)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:12    734s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:12    734s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:12    734s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:12    734s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:12    734s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:12    734s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:12    734s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:12    734s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:12    734s] [NR-eGR] ----------------------------------------------
[06/02 22:11:12    734s] [NR-eGR]        Total         0( 0.00%)   ( 0.00%) 
[06/02 22:11:12    734s] [NR-eGR] 
[06/02 22:11:12    734s] (I)      Finished Global Routing ( CPU: 2.82 sec, Real: 0.46 sec, Curr Mem: 12.69 MB )
[06/02 22:11:12    734s] (I)      Updating congestion map
[06/02 22:11:12    734s] (I)      total 2D Cap : 4955 = (2097 H, 2858 V)
[06/02 22:11:12    734s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/02 22:11:12    734s] [NR-eGR] Finished Early Global Route kernel ( CPU: 16.24 sec, Real: 2.25 sec, Curr Mem: 12.69 MB )
[06/02 22:11:12    734s] Early Global Route congestion estimation runtime: 2.26 seconds, mem = 13170.9M
[06/02 22:11:12    734s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:16.250, REAL:2.256, MEM:13170.9M, EPOCH TIME: 1748916672.666751
[06/02 22:11:12    734s] OPERPROF: Starting HotSpotCal at level 1, MEM:13170.9M, EPOCH TIME: 1748916672.666894
[06/02 22:11:12    734s] [hotspot] +------------+---------------+---------------+
[06/02 22:11:12    734s] [hotspot] |            |   max hotspot | total hotspot |
[06/02 22:11:12    734s] [hotspot] +------------+---------------+---------------+
[06/02 22:11:12    735s] [hotspot] | normalized |          0.00 |          0.00 |
[06/02 22:11:12    735s] [hotspot] +------------+---------------+---------------+
[06/02 22:11:12    735s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/02 22:11:12    735s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/02 22:11:12    735s] OPERPROF: Finished HotSpotCal at level 1, CPU:1.320, REAL:0.081, MEM:13170.9M, EPOCH TIME: 1748916672.747428
[06/02 22:11:12    735s] 
[06/02 22:11:12    735s] === incrementalPlace Internal Loop 1 ===
[06/02 22:11:13    736s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/02 22:11:13    736s] UM:*                                                                   incrNP_iter_start
[06/02 22:11:13    736s] clkAW=1 clkAWMode=4 maxIt=1 maxTh=10.0 totTh=100.0 MP=1.100 maxM=-1 pMaxM=3
[06/02 22:11:13    736s] OPERPROF: Starting IP-Init-SP-Data at level 1, MEM:13170.9M, EPOCH TIME: 1748916673.053634
[06/02 22:11:13    736s] Processing tracks to init pin-track alignment.
[06/02 22:11:13    736s] z: 1, totalTracks: 1
[06/02 22:11:13    736s] z: 3, totalTracks: 1
[06/02 22:11:13    736s] z: 5, totalTracks: 1
[06/02 22:11:13    736s] z: 7, totalTracks: 1
[06/02 22:11:13    736s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[06/02 22:11:13    736s] #spOpts: rpCkHalo=4 
[06/02 22:11:13    736s] Initializing Route Infrastructure for color support ...
[06/02 22:11:13    736s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:13170.9M, EPOCH TIME: 1748916673.054500
[06/02 22:11:13    736s] ### Add 31 auto generated vias to default rule
[06/02 22:11:13    736s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.005, MEM:13170.9M, EPOCH TIME: 1748916673.059878
[06/02 22:11:13    736s] Route Infrastructure Initialized for color support successfully.
[06/02 22:11:13    736s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:11:13    736s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:13170.9M, EPOCH TIME: 1748916673.071177
[06/02 22:11:13    736s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:13    736s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:13    736s] Processing tracks to init pin-track alignment.
[06/02 22:11:13    736s] z: 1, totalTracks: 1
[06/02 22:11:13    736s] z: 3, totalTracks: 1
[06/02 22:11:13    736s] z: 5, totalTracks: 1
[06/02 22:11:13    736s] z: 7, totalTracks: 1
[06/02 22:11:13    736s] 
[06/02 22:11:13    736s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:11:13    736s] 
[06/02 22:11:13    736s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:11:13    736s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.210, REAL:0.198, MEM:13170.9M, EPOCH TIME: 1748916673.269125
[06/02 22:11:13    736s] OPERPROF:   Starting post-place ADS at level 2, MEM:13170.9M, EPOCH TIME: 1748916673.269385
[06/02 22:11:13    736s] ADSU 0.308 -> 0.308. site 504.000 -> 504.000. GS 4.320
[06/02 22:11:13    736s] OPERPROF:   Finished post-place ADS at level 2, CPU:0.000, REAL:0.000, MEM:13170.9M, EPOCH TIME: 1748916673.269868
[06/02 22:11:13    736s] OPERPROF:   Starting Compute-Min-Padding at level 2, MEM:13168.9M, EPOCH TIME: 1748916673.270591
[06/02 22:11:13    736s] OPERPROF:     Starting Get-Context-Min-Padding at level 3, MEM:13168.9M, EPOCH TIME: 1748916673.270761
[06/02 22:11:13    736s] spContextMPad 3 3.
[06/02 22:11:13    736s] OPERPROF:     Finished Get-Context-Min-Padding at level 3, CPU:0.000, REAL:0.000, MEM:13168.9M, EPOCH TIME: 1748916673.271261
[06/02 22:11:13    736s] OPERPROF:   Finished Compute-Min-Padding at level 2, CPU:0.000, REAL:0.001, MEM:13168.9M, EPOCH TIME: 1748916673.271652
[06/02 22:11:13    736s] OPERPROF:   Starting Setup-Regin-Box-For-Spare-Inst-Group at level 2, MEM:13168.9M, EPOCH TIME: 1748916673.271954
[06/02 22:11:13    736s] OPERPROF:   Finished Setup-Regin-Box-For-Spare-Inst-Group at level 2, CPU:0.000, REAL:0.000, MEM:13168.9M, EPOCH TIME: 1748916673.272131
[06/02 22:11:13    736s] OPERPROF:   Starting Placement-Init-Net-Weight at level 2, MEM:13168.9M, EPOCH TIME: 1748916673.272282
[06/02 22:11:13    736s] no activity file in design. spp won't run.
[06/02 22:11:13    736s] [spp] 0
[06/02 22:11:13    736s] [adp] 0:1:1:2
[06/02 22:11:13    736s] OPERPROF:   Finished Placement-Init-Net-Weight at level 2, CPU:0.000, REAL:0.000, MEM:13168.9M, EPOCH TIME: 1748916673.272614
[06/02 22:11:13    736s] SP #FI/SF FL/PI 0/0 10/0
[06/02 22:11:13    736s] OPERPROF: Finished IP-Init-SP-Data at level 1, CPU:0.240, REAL:0.219, MEM:13168.9M, EPOCH TIME: 1748916673.272812
[06/02 22:11:13    736s] PP off. flexM 0
[06/02 22:11:13    736s] OPERPROF: Starting CDPad at level 1, MEM:13168.9M, EPOCH TIME: 1748916673.356039
[06/02 22:11:13    736s] 3DP is on.
[06/02 22:11:13    736s] 3DP OF M2 0.000, M4 0.000. Diff 0, Offset 0
[06/02 22:11:13    736s] design sh 0.371. rd 0.200
[06/02 22:11:13    736s] design sh 0.371. rd 0.200
[06/02 22:11:13    736s] 3DP (1, 3) DPT Adjust 0. 0.700, 0.735, delta 0.000. WS budget 1000.0000. useSoftMinPad 0, softMinPadScale 1
[06/02 22:11:13    737s] design sh 0.371. rd 0.200
[06/02 22:11:13    737s] CDPadU 0.709 -> 0.378. R=0.308, N=10, GS=1.080
[06/02 22:11:13    737s] OPERPROF: Finished CDPad at level 1, CPU:0.880, REAL:0.104, MEM:13168.9M, EPOCH TIME: 1748916673.459707
[06/02 22:11:13    737s] OPERPROF: Starting InitSKP at level 1, MEM:13168.9M, EPOCH TIME: 1748916673.459932
[06/02 22:11:13    737s] no activity file in design. spp won't run.
[06/02 22:11:14    739s] no activity file in design. spp won't run.
[06/02 22:11:16    745s] *** Finished SKP initialization (cpu=0:00:08.0, real=0:00:03.0)***
[06/02 22:11:16    745s] OPERPROF: Finished InitSKP at level 1, CPU:8.030, REAL:2.708, MEM:15461.7M, EPOCH TIME: 1748916676.167540
[06/02 22:11:16    745s] NP #FI/FS/SF FL/PI: 142/0/0 10/0
[06/02 22:11:16    745s] no activity file in design. spp won't run.
[06/02 22:11:16    746s] OPERPROF: Starting NP-Place at level 1, MEM:15973.8M, EPOCH TIME: 1748916676.264425
[06/02 22:11:16    746s] Starting Early Global Route supply map. mem = 15973.8M
[06/02 22:11:16    746s] (I)      Initializing eGR engine (regular)
[06/02 22:11:16    746s] Set min layer with design mode ( 3 )
[06/02 22:11:16    746s] Set max layer with default ( 127 )
[06/02 22:11:16    746s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:11:16    746s] Min route layer (adjusted) = 3
[06/02 22:11:16    746s] Max route layer (adjusted) = 11
[06/02 22:11:16    746s] (I)      clean place blk overflow:
[06/02 22:11:16    746s] (I)      H : enabled 1.00 0
[06/02 22:11:16    746s] (I)      V : enabled 1.00 0
[06/02 22:11:16    746s] (I)      Initializing eGR engine (regular)
[06/02 22:11:16    746s] Set min layer with design mode ( 3 )
[06/02 22:11:16    746s] Set max layer with default ( 127 )
[06/02 22:11:16    746s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:11:16    746s] Min route layer (adjusted) = 3
[06/02 22:11:16    746s] Max route layer (adjusted) = 11
[06/02 22:11:16    746s] (I)      clean place blk overflow:
[06/02 22:11:16    746s] (I)      H : enabled 1.00 0
[06/02 22:11:16    746s] (I)      V : enabled 1.00 0
[06/02 22:11:16    746s] [NR-eGR] Started Early Global Route kernel ( Curr Mem: 15.44 MB )
[06/02 22:11:16    746s] (I)      Running eGR Regular flow
[06/02 22:11:16    746s] (I)      # wire layers (front) : 12
[06/02 22:11:16    746s] (I)      # wire layers (back)  : 0
[06/02 22:11:16    746s] (I)      min wire layer : 1
[06/02 22:11:16    746s] (I)      max wire layer : 11
[06/02 22:11:16    746s] (I)      # cut layers (front) : 11
[06/02 22:11:16    746s] (I)      # cut layers (back)  : 0
[06/02 22:11:16    746s] (I)      min cut layer : 1
[06/02 22:11:16    746s] (I)      max cut layer : 10
[06/02 22:11:16    746s] (I)      ================================== Layers ===================================
[06/02 22:11:16    746s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:11:16    746s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[06/02 22:11:16    746s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:11:16    746s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[06/02 22:11:16    746s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[06/02 22:11:16    746s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[06/02 22:11:16    746s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[06/02 22:11:16    746s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[06/02 22:11:16    746s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[06/02 22:11:16    746s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:11:16    746s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[06/02 22:11:16    746s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:11:16    746s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[06/02 22:11:16    746s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:11:16    746s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[06/02 22:11:16    746s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:11:16    746s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[06/02 22:11:16    746s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:11:16    746s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[06/02 22:11:16    746s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[06/02 22:11:16    746s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[06/02 22:11:16    746s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/02 22:11:16    746s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[06/02 22:11:16    746s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/02 22:11:16    746s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[06/02 22:11:16    746s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[06/02 22:11:16    746s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:11:16    746s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[06/02 22:11:16    746s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[06/02 22:11:16    746s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[06/02 22:11:16    746s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[06/02 22:11:16    746s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[06/02 22:11:16    746s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[06/02 22:11:16    746s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[06/02 22:11:16    746s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[06/02 22:11:16    746s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[06/02 22:11:16    746s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[06/02 22:11:16    746s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[06/02 22:11:16    746s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[06/02 22:11:16    746s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[06/02 22:11:16    747s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[06/02 22:11:16    747s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[06/02 22:11:16    747s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[06/02 22:11:16    747s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[06/02 22:11:16    747s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[06/02 22:11:16    747s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[06/02 22:11:16    747s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[06/02 22:11:16    747s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[06/02 22:11:16    747s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[06/02 22:11:16    747s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[06/02 22:11:16    747s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[06/02 22:11:16    747s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[06/02 22:11:16    747s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[06/02 22:11:16    747s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[06/02 22:11:16    747s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[06/02 22:11:16    747s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[06/02 22:11:16    747s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[06/02 22:11:16    747s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[06/02 22:11:16    747s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[06/02 22:11:16    747s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[06/02 22:11:16    747s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:11:16    749s] Finished Early Global Route supply map. mem = 16005.8M
[06/02 22:11:17    753s] SKP will use view:
[06/02 22:11:17    753s]   view_slow_mission
[06/02 22:11:17    754s] Iteration  4: Total net bbox = 1.121e+02 (3.86e+01 7.35e+01)
[06/02 22:11:17    754s]               Est.  stn bbox = 1.121e+02 (3.86e+01 7.35e+01)
[06/02 22:11:17    754s]               cpu = 0:00:07.6 real = 0:00:01.0 mem = 16440.4M
[06/02 22:11:17    754s] OPERPROF: Finished NP-Place at level 1, CPU:7.790, REAL:1.291, MEM:15960.3M, EPOCH TIME: 1748916677.555278
[06/02 22:11:17    754s] Legalizing MH Cells... 0 / 0 (level 2) on adder
[06/02 22:11:17    754s] MH packer: No MH instances from GP
[06/02 22:11:17    754s] 0 (out of 0) MH cells were successfully legalized.
[06/02 22:11:17    754s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=15960.3M, DRC: 0)
[06/02 22:11:17    754s] no activity file in design. spp won't run.
[06/02 22:11:17    754s] NP #FI/FS/SF FL/PI: 142/0/0 10/0
[06/02 22:11:17    754s] no activity file in design. spp won't run.
[06/02 22:11:17    755s] OPERPROF: Starting NP-Place at level 1, MEM:16440.4M, EPOCH TIME: 1748916677.665636
[06/02 22:11:18    759s] Iteration  5: Total net bbox = 1.193e+02 (4.78e+01 7.15e+01)
[06/02 22:11:18    759s]               Est.  stn bbox = 1.193e+02 (4.78e+01 7.15e+01)
[06/02 22:11:18    759s]               cpu = 0:00:04.5 real = 0:00:01.0 mem = 16952.5M
[06/02 22:11:18    759s] OPERPROF: Finished NP-Place at level 1, CPU:4.690, REAL:0.850, MEM:16472.4M, EPOCH TIME: 1748916678.515438
[06/02 22:11:18    759s] Legalizing MH Cells... 0 / 0 (level 3) on adder
[06/02 22:11:18    759s] MH packer: No MH instances from GP
[06/02 22:11:18    759s] 0 (out of 0) MH cells were successfully legalized.
[06/02 22:11:18    759s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=16472.4M, DRC: 0)
[06/02 22:11:18    759s] no activity file in design. spp won't run.
[06/02 22:11:18    759s] NP #FI/FS/SF FL/PI: 142/0/0 10/0
[06/02 22:11:18    759s] no activity file in design. spp won't run.
[06/02 22:11:18    760s] OPERPROF: Starting NP-Place at level 1, MEM:16952.5M, EPOCH TIME: 1748916678.658949
[06/02 22:11:19    765s] Iteration  6: Total net bbox = 1.230e+02 (4.95e+01 7.35e+01)
[06/02 22:11:19    765s]               Est.  stn bbox = 1.230e+02 (4.95e+01 7.35e+01)
[06/02 22:11:19    765s]               cpu = 0:00:04.7 real = 0:00:01.0 mem = 17464.7M
[06/02 22:11:19    765s] OPERPROF: Finished NP-Place at level 1, CPU:4.810, REAL:0.916, MEM:16984.5M, EPOCH TIME: 1748916679.574997
[06/02 22:11:19    765s] Legalizing MH Cells... 0 / 0 (level 4) on adder
[06/02 22:11:19    765s] MH packer: No MH instances from GP
[06/02 22:11:19    765s] 0 (out of 0) MH cells were successfully legalized.
[06/02 22:11:19    765s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=16984.5M, DRC: 0)
[06/02 22:11:19    765s] no activity file in design. spp won't run.
[06/02 22:11:19    765s] NP #FI/FS/SF FL/PI: 142/0/0 10/0
[06/02 22:11:19    765s] no activity file in design. spp won't run.
[06/02 22:11:19    766s] OPERPROF: Starting NP-Place at level 1, MEM:17464.7M, EPOCH TIME: 1748916679.665467
[06/02 22:11:19    766s] GP RA stats: MHOnly 0 nrInst 10 nrDH 0 nrMH 0 (nrMH3Cnt 0 nrMH4Cnt 0 nrMH5Cnt 0 nrMH>=6-rows 0) nrHgtCnt 0, nrHgtY0Cnt 0
[06/02 22:11:20    769s] OPERPROF:   Starting NP-Blockage-Aware-Snap at level 2, MEM:19513.2M, EPOCH TIME: 1748916680.334409
[06/02 22:11:20    769s] OPERPROF:   Finished NP-Blockage-Aware-Snap at level 2, CPU:0.010, REAL:0.001, MEM:19513.2M, EPOCH TIME: 1748916680.335339
[06/02 22:11:20    770s] Iteration  7: Total net bbox = 1.149e+02 (4.04e+01 7.44e+01)
[06/02 22:11:20    770s]               Est.  stn bbox = 1.149e+02 (4.04e+01 7.44e+01)
[06/02 22:11:20    770s]               cpu = 0:00:04.8 real = 0:00:01.0 mem = 18008.8M
[06/02 22:11:20    771s] OPERPROF: Finished NP-Place at level 1, CPU:4.890, REAL:0.888, MEM:17496.7M, EPOCH TIME: 1748916680.552991
[06/02 22:11:20    771s] Legalizing MH Cells... 0 / 0 (level 5) on adder
[06/02 22:11:20    771s] MH packer: No MH instances from GP
[06/02 22:11:20    771s] 0 (out of 0) MH cells were successfully legalized.
[06/02 22:11:20    771s] Finished MH Legalization with 0 failed cases (cpu=0:00:00.0, real=0:00:00.0, mem=17496.7M, DRC: 0)
[06/02 22:11:20    771s] Move report: Timing Driven Placement moves 9 insts, mean move: 0.38 um, max move: 1.14 um 
[06/02 22:11:20    771s] 	Max move on inst (U2): (5.45, 2.04) --> (4.85, 1.50)
[06/02 22:11:20    771s] no activity file in design. spp won't run.
[06/02 22:11:20    771s] OPERPROF: Starting IP-Delete-SP-Data at level 1, MEM:17496.7M, EPOCH TIME: 1748916680.555103
[06/02 22:11:20    771s] Saved padding area to DB
[06/02 22:11:20    771s] OPERPROF:   Starting Section-Head-Init at level 2, MEM:17496.7M, EPOCH TIME: 1748916680.555394
[06/02 22:11:20    771s] OPERPROF:   Finished Section-Head-Init at level 2, CPU:0.000, REAL:0.000, MEM:17496.7M, EPOCH TIME: 1748916680.555610
[06/02 22:11:20    771s] OPERPROF:   Starting Move-Gated-Clock at level 2, MEM:17496.7M, EPOCH TIME: 1748916680.555814
[06/02 22:11:20    771s] *Info(CAP): clkGateAware moves 0 insts, mean move: 0.00 um, max move: 0.00 um
[06/02 22:11:20    771s] OPERPROF:   Finished Move-Gated-Clock at level 2, CPU:0.000, REAL:0.000, MEM:17496.7M, EPOCH TIME: 1748916680.556099
[06/02 22:11:20    771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:11:20    771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:20    771s] OPERPROF: Finished IP-Delete-SP-Data at level 1, CPU:0.010, REAL:0.011, MEM:17496.7M, EPOCH TIME: 1748916680.566341
[06/02 22:11:20    771s] 
[06/02 22:11:20    771s] Finished Incremental Placement (cpu=0:00:35.2, real=0:00:08.0, mem=17496.7M)
[06/02 22:11:20    771s] CongRepair sets shifter mode to gplace
[06/02 22:11:20    771s] TDRefine: refinePlace mode is spiral
[06/02 22:11:20    771s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:17496.7M, EPOCH TIME: 1748916680.567032
[06/02 22:11:20    771s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:17496.7M, EPOCH TIME: 1748916680.567207
[06/02 22:11:20    771s] OPERPROF:     Starting DPlace-Init at level 3, MEM:17496.7M, EPOCH TIME: 1748916680.567425
[06/02 22:11:20    771s] Processing tracks to init pin-track alignment.
[06/02 22:11:20    771s] z: 1, totalTracks: 1
[06/02 22:11:20    771s] z: 3, totalTracks: 1
[06/02 22:11:20    771s] z: 5, totalTracks: 1
[06/02 22:11:20    771s] z: 7, totalTracks: 1
[06/02 22:11:20    771s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 
[06/02 22:11:20    771s] #spOpts: rpCkHalo=4 
[06/02 22:11:20    771s] Initializing Route Infrastructure for color support ...
[06/02 22:11:20    771s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:17496.7M, EPOCH TIME: 1748916680.568498
[06/02 22:11:20    771s] ### Add 31 auto generated vias to default rule
[06/02 22:11:20    771s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.004, MEM:17496.7M, EPOCH TIME: 1748916680.572621
[06/02 22:11:20    771s] Route Infrastructure Initialized for color support successfully.
[06/02 22:11:20    771s] Cell adder LLGs are deleted
[06/02 22:11:20    771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:20    771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:20    771s] # Building adder llgBox search-tree.
[06/02 22:11:20    771s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:11:20    771s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:17496.7M, EPOCH TIME: 1748916680.583092
[06/02 22:11:20    771s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:20    771s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:20    771s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:17496.7M, EPOCH TIME: 1748916680.583868
[06/02 22:11:20    771s] Max number of tech site patterns supported in site array is 256.
[06/02 22:11:20    771s] Core basic site is GF22_DST
[06/02 22:11:21    773s] After signature check, allow fast init is false, keep pre-filter is true.
[06/02 22:11:21    773s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/02 22:11:21    773s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:11:21    773s] SiteArray: use 20,480 bytes
[06/02 22:11:21    773s] SiteArray: current memory after site array memory allocation 17496.7M
[06/02 22:11:21    773s] SiteArray: FP blocked sites are writable
[06/02 22:11:21    773s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/02 22:11:21    773s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:17496.7M, EPOCH TIME: 1748916681.080222
[06/02 22:11:21    776s] Process 317 wires and vias for routing blockage analysis
[06/02 22:11:21    776s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:2.250, REAL:0.283, MEM:17496.7M, EPOCH TIME: 1748916681.363252
[06/02 22:11:21    776s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:11:21    776s] Atter site array init, number of instance map data is 0.
[06/02 22:11:21    776s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:5.180, REAL:0.782, MEM:17496.7M, EPOCH TIME: 1748916681.365991
[06/02 22:11:21    776s] 
[06/02 22:11:21    776s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:11:21    776s] 
[06/02 22:11:21    776s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:11:21    776s] OPERPROF:         Starting CMU at level 5, MEM:17496.7M, EPOCH TIME: 1748916681.368906
[06/02 22:11:21    776s] OPERPROF:         Finished CMU at level 5, CPU:0.000, REAL:0.001, MEM:17496.7M, EPOCH TIME: 1748916681.369831
[06/02 22:11:21    776s] 
[06/02 22:11:21    776s] Bad Lib Cell Checking (CMU) is done! (0)
[06/02 22:11:21    776s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:5.190, REAL:0.787, MEM:17496.7M, EPOCH TIME: 1748916681.370140
[06/02 22:11:21    776s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:17496.7M, EPOCH TIME: 1748916681.370319
[06/02 22:11:21    776s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.010, REAL:0.002, MEM:17496.7M, EPOCH TIME: 1748916681.371980
[06/02 22:11:21    776s] [CPU] DPlace-Init (cpu=0:00:05.2, real=0:00:01.0, mem=17496.7MB).
[06/02 22:11:21    776s] OPERPROF:     Finished DPlace-Init at level 3, CPU:5.210, REAL:0.805, MEM:17496.7M, EPOCH TIME: 1748916681.372700
[06/02 22:11:21    776s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:5.210, REAL:0.806, MEM:17496.7M, EPOCH TIME: 1748916681.372886
[06/02 22:11:21    776s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2876.3
[06/02 22:11:21    776s] OPERPROF:   Starting Refine-Place at level 2, MEM:17496.7M, EPOCH TIME: 1748916681.373290
[06/02 22:11:21    776s] *** Starting refinePlace (0:12:57 mem=17496.7M) ***
[06/02 22:11:21    776s] Total net bbox length = 1.114e+02 (3.624e+01 7.513e+01) (ext = 9.837e+01)
[06/02 22:11:21    776s] 
[06/02 22:11:21    776s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:11:21    776s] 
[06/02 22:11:21    776s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:11:21    776s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:17496.7M, EPOCH TIME: 1748916681.374172
[06/02 22:11:21    776s] # Found 0 legal fixed insts to color.
[06/02 22:11:21    776s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.000, MEM:17496.7M, EPOCH TIME: 1748916681.374427
[06/02 22:11:21    776s] **WARN: (IMPSP-2041):	Found 284 fixed insts that could not be colored.
[06/02 22:11:21    776s] Type 'man IMPSP-2041' for more detail.
[06/02 22:11:21    776s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:17496.7M, EPOCH TIME: 1748916681.374896
[06/02 22:11:21    776s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/02 22:11:21    776s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:17496.7M, EPOCH TIME: 1748916681.375383
[06/02 22:11:21    776s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/02 22:11:21    776s] Set min layer with design mode ( 3 )
[06/02 22:11:21    776s] Set max layer with default ( 127 )
[06/02 22:11:21    776s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:11:21    776s] Min route layer (adjusted) = 3
[06/02 22:11:21    776s] Max route layer (adjusted) = 11
[06/02 22:11:21    776s] Set min layer with design mode ( 3 )
[06/02 22:11:21    776s] Set max layer with default ( 127 )
[06/02 22:11:21    776s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:11:21    776s] Min route layer (adjusted) = 3
[06/02 22:11:21    776s] Max route layer (adjusted) = 11
[06/02 22:11:21    776s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:17496.7M, EPOCH TIME: 1748916681.382707
[06/02 22:11:21    776s] Starting refinePlace ...
[06/02 22:11:21    776s] Set min layer with design mode ( 3 )
[06/02 22:11:21    776s] Set max layer with default ( 127 )
[06/02 22:11:21    776s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:11:21    776s] Min route layer (adjusted) = 3
[06/02 22:11:21    776s] Max route layer (adjusted) = 11
[06/02 22:11:21    776s] Set min layer with design mode ( 3 )
[06/02 22:11:21    776s] Set max layer with default ( 127 )
[06/02 22:11:21    776s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:11:21    776s] Min route layer (adjusted) = 3
[06/02 22:11:21    776s] Max route layer (adjusted) = 11
[06/02 22:11:21    776s] DDP initSite1 nrRow 14 nrJob 14
[06/02 22:11:21    776s] DDP markSite nrRow 14 nrJob 14
[06/02 22:11:21    776s] DDP V2: orientation: 1, pin-track: 0, preRoute DRC (short): 1, vtMinWidth: 0, context rule: 0, honorPriority: 0, ddp2AfterTweak: 0
[06/02 22:11:21    776s] ** Cut row section cpu time 0:00:00.0.
[06/02 22:11:21    776s]  ** Cut row section real time 0:00:00.0.
[06/02 22:11:21    776s]    Spread Effort: high, pre-route mode, useDDP on.
[06/02 22:11:22    780s] [CPU] RefinePlace/preRPlace (cpu=0:00:04.2, real=0:00:01.0, mem=17464.7MB) @(0:12:57 - 0:13:01).
[06/02 22:11:22    780s] Move report: preRPlace moves 9 insts, mean move: 0.03 um, max move: 0.04 um 
[06/02 22:11:22    780s] 	Max move on inst (intadd_0/U8): (4.49, 2.58) --> (4.52, 2.58)
[06/02 22:11:22    780s] 	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
[06/02 22:11:22    780s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:17464.7M, EPOCH TIME: 1748916682.106235
[06/02 22:11:22    780s] Tweakage: fix icg 0, fix clk 0.
[06/02 22:11:22    780s] Tweakage: density cost 0, scale 0.4.
[06/02 22:11:22    780s] Tweakage: activity cost 0, scale 1.0.
[06/02 22:11:22    780s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:19001.0M, EPOCH TIME: 1748916682.171209
[06/02 22:11:22    780s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:19001.0M, EPOCH TIME: 1748916682.179574
[06/02 22:11:22    780s] Tweakage perm 0 insts, flip 0 insts.
[06/02 22:11:22    780s] Tweakage perm 0 insts, flip 0 insts.
[06/02 22:11:22    780s] Tweakage perm 0 insts, flip 0 insts.
[06/02 22:11:22    780s] Tweakage perm 0 insts, flip 0 insts.
[06/02 22:11:22    780s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.030, REAL:0.005, MEM:19001.0M, EPOCH TIME: 1748916682.184816
[06/02 22:11:22    780s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.030, REAL:0.014, MEM:19001.0M, EPOCH TIME: 1748916682.185470
[06/02 22:11:22    781s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:0.910, REAL:0.116, MEM:17496.7M, EPOCH TIME: 1748916682.222169
[06/02 22:11:22    781s] Move report: Congestion aware Tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/02 22:11:22    781s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:00.9, real=0:00:00.0, mem=17496.7mb) @(0:13:01 - 0:13:02).
[06/02 22:11:22    781s] 
[06/02 22:11:22    781s]  === Spiral for Logical I: (movable: 10) ===
[06/02 22:11:22    781s] 
[06/02 22:11:22    781s] Running Spiral MT with 96 threads  fetchWidth=8 
[06/02 22:11:22    782s] 
[06/02 22:11:22    782s]  Info: 0 filler has been deleted!
[06/02 22:11:22    782s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/02 22:11:22    782s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[06/02 22:11:22    782s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/02 22:11:22    782s] [CPU] RefinePlace/Legalization (cpu=0:00:00.8, real=0:00:00.0, mem=17464.7MB) @(0:13:02 - 0:13:03).
[06/02 22:11:22    782s] Move report: Detail placement moves 9 insts, mean move: 0.03 um, max move: 0.04 um 
[06/02 22:11:22    782s] 	Max move on inst (intadd_0/U8): (4.49, 2.58) --> (4.52, 2.58)
[06/02 22:11:22    782s] 	Runtime: CPU: 0:00:05.9 REAL: 0:00:01.0 MEM: 17464.7MB
[06/02 22:11:22    782s] Statistics of distance of Instance movement in refine placement:
[06/02 22:11:22    782s]   maximum (X+Y) =         0.04 um
[06/02 22:11:22    782s]   inst (intadd_0/U8) with max move: (4.485, 2.582) -> (4.524, 2.58)
[06/02 22:11:22    782s]   mean    (X+Y) =         0.03 um
[06/02 22:11:22    782s] Total instances flipped for legalization: 1
[06/02 22:11:22    782s] Summary Report:
[06/02 22:11:22    782s] Instances move: 9 (out of 10 movable)
[06/02 22:11:22    782s] Instances flipped: 1
[06/02 22:11:22    782s] Mean displacement: 0.03 um
[06/02 22:11:22    782s] Max displacement: 0.04 um (Instance: intadd_0/U8) (4.485, 2.582) -> (4.524, 2.58)
[06/02 22:11:22    782s] 	Length: 18 sites, height: 1 rows, site name: GF22_DST, cell type: UDB116SVT24_ADDF_V1_1
[06/02 22:11:22    782s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/02 22:11:22    782s] Total instances moved : 9
[06/02 22:11:22    782s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:5.880, REAL:0.923, MEM:17464.7M, EPOCH TIME: 1748916682.305375
[06/02 22:11:22    782s] Total net bbox length = 1.107e+02 (3.605e+01 7.461e+01) (ext = 9.714e+01)
[06/02 22:11:22    782s] Runtime: CPU: 0:00:05.9 REAL: 0:00:01.0 MEM: 17464.7MB
[06/02 22:11:22    782s] [CPU] RefinePlace/total (cpu=0:00:05.9, real=0:00:01.0, mem=17464.7MB) @(0:12:57 - 0:13:03).
[06/02 22:11:22    782s] *** Finished refinePlace (0:13:03 mem=17464.7M) ***
[06/02 22:11:22    782s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2876.3
[06/02 22:11:22    782s] OPERPROF:   Finished Refine-Place at level 2, CPU:5.890, REAL:0.933, MEM:17464.7M, EPOCH TIME: 1748916682.306332
[06/02 22:11:22    782s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:17464.7M, EPOCH TIME: 1748916682.306675
[06/02 22:11:22    782s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/02 22:11:22    782s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:22    782s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:22    782s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:22    782s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.010, REAL:0.006, MEM:17462.7M, EPOCH TIME: 1748916682.313144
[06/02 22:11:22    782s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:11.120, REAL:1.746, MEM:17462.7M, EPOCH TIME: 1748916682.313347
[06/02 22:11:22    782s] OPERPROF: Starting GP-eGR-Route-Cong-Est-Phase1 at level 1, MEM:17462.7M, EPOCH TIME: 1748916682.313667
[06/02 22:11:22    782s] Starting Early Global Route congestion estimation: mem = 17462.7M
[06/02 22:11:22    782s] (I)      Initializing eGR engine (regular)
[06/02 22:11:22    782s] Set min layer with design mode ( 3 )
[06/02 22:11:22    782s] Set max layer with default ( 127 )
[06/02 22:11:22    782s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:11:22    782s] Min route layer (adjusted) = 3
[06/02 22:11:22    782s] Max route layer (adjusted) = 11
[06/02 22:11:22    782s] (I)      clean place blk overflow:
[06/02 22:11:22    782s] (I)      H : enabled 1.00 0
[06/02 22:11:22    782s] (I)      V : enabled 1.00 0
[06/02 22:11:22    782s] (I)      Initializing eGR engine (regular)
[06/02 22:11:22    782s] Set min layer with design mode ( 3 )
[06/02 22:11:22    782s] Set max layer with default ( 127 )
[06/02 22:11:22    782s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:11:22    782s] Min route layer (adjusted) = 3
[06/02 22:11:22    782s] Max route layer (adjusted) = 11
[06/02 22:11:22    782s] (I)      clean place blk overflow:
[06/02 22:11:22    782s] (I)      H : enabled 1.00 0
[06/02 22:11:22    782s] (I)      V : enabled 1.00 0
[06/02 22:11:22    782s] (I)      Started Early Global Route kernel ( Curr Mem: 16.83 MB )
[06/02 22:11:22    782s] (I)      Running eGR Regular flow
[06/02 22:11:22    782s] (I)      # wire layers (front) : 12
[06/02 22:11:22    782s] (I)      # wire layers (back)  : 0
[06/02 22:11:22    782s] (I)      min wire layer : 1
[06/02 22:11:22    782s] (I)      max wire layer : 11
[06/02 22:11:22    782s] (I)      # cut layers (front) : 11
[06/02 22:11:22    782s] (I)      # cut layers (back)  : 0
[06/02 22:11:22    782s] (I)      min cut layer : 1
[06/02 22:11:22    782s] (I)      max cut layer : 10
[06/02 22:11:22    782s] (I)      ================================== Layers ===================================
[06/02 22:11:22    782s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:11:22    782s] (I)      |  Z | ID |       Name |      Type | #Masks | Extra | Width | Space | Pitch |
[06/02 22:11:22    782s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:11:22    782s] (I)      |  0 |  0 |            |           |      1 |       |       |       |       |
[06/02 22:11:22    782s] (I)      | 33 |  0 |         CA |       cut |      1 |       |       |       |       |
[06/02 22:11:22    782s] (I)      |  1 |  1 |         M1 |      wire |      2 |       |    40 |    40 |   116 |
[06/02 22:11:22    782s] (I)      | 34 |  1 |         V1 |       cut |      1 |       |       |       |       |
[06/02 22:11:22    782s] (I)      |  2 |  2 |         M2 |      wire |      2 |       |    40 |    40 |    80 |
[06/02 22:11:22    782s] (I)      | 35 |  2 |         AY |       cut |      1 |       |       |       |       |
[06/02 22:11:22    782s] (I)      |  3 |  3 |         C1 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:11:22    782s] (I)      | 36 |  3 |         A1 |       cut |      1 |       |       |       |       |
[06/02 22:11:22    782s] (I)      |  4 |  4 |         C2 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:11:22    782s] (I)      | 37 |  4 |         A2 |       cut |      1 |       |       |       |       |
[06/02 22:11:22    782s] (I)      |  5 |  5 |         C3 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:11:22    782s] (I)      | 38 |  5 |         A3 |       cut |      1 |       |       |       |       |
[06/02 22:11:22    782s] (I)      |  6 |  6 |         C4 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:11:22    782s] (I)      | 39 |  6 |         A4 |       cut |      1 |       |       |       |       |
[06/02 22:11:22    782s] (I)      |  7 |  7 |         C5 |      wire |      1 |       |    44 |    46 |    90 |
[06/02 22:11:22    782s] (I)      | 40 |  7 |         YS |       cut |      1 |       |       |       |       |
[06/02 22:11:22    782s] (I)      |  8 |  8 |         JA |      wire |      1 |       |   450 |   450 |   900 |
[06/02 22:11:22    782s] (I)      | 41 |  8 |         JV |       cut |      1 |       |       |       |       |
[06/02 22:11:22    782s] (I)      |  9 |  9 |         QA |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/02 22:11:22    782s] (I)      | 42 |  9 |         JW |       cut |      1 |       |       |       |       |
[06/02 22:11:22    782s] (I)      | 10 | 10 |         QB |      wire |      1 |       |  1200 |  1200 |  2400 |
[06/02 22:11:22    782s] (I)      | 43 | 10 |         VV |       cut |      1 |       |       |       |       |
[06/02 22:11:22    782s] (I)      | 11 | 11 |         LB |      wire |      1 |       |  1800 |  1800 |  3600 |
[06/02 22:11:22    782s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:11:22    782s] (I)      | 64 |    |       LVTN |   implant |        |       |       |       |       |
[06/02 22:11:22    782s] (I)      | 65 |    |       LVTP |   implant |        |       |       |       |       |
[06/02 22:11:22    782s] (I)      | 66 |    |      SLVTN |   implant |        |       |       |       |       |
[06/02 22:11:22    782s] (I)      | 67 |    |      SLVTP |   implant |        |       |       |       |       |
[06/02 22:11:22    782s] (I)      | 68 |    |       RVTN |   implant |        |       |       |       |       |
[06/02 22:11:22    782s] (I)      | 69 |    |       RVTP |   implant |        |       |       |       |       |
[06/02 22:11:22    782s] (I)      | 70 |    |       HVTN |   implant |        |       |       |       |       |
[06/02 22:11:22    782s] (I)      | 71 |    |       HVTP |   implant |        |       |       |       |       |
[06/02 22:11:22    782s] (I)      | 72 |    |        LLN |   implant |        |       |       |       |       |
[06/02 22:11:22    782s] (I)      | 73 |    |        LLP |   implant |        |       |       |       |       |
[06/02 22:11:22    782s] (I)      | 74 |    |       ULLN |   implant |        |       |       |       |       |
[06/02 22:11:22    782s] (I)      | 75 |    |       ULLP |   implant |        |       |       |       |       |
[06/02 22:11:22    782s] (I)      | 76 |    |    EGSLVTN |   implant |        |       |       |       |       |
[06/02 22:11:22    782s] (I)      | 77 |    |    EGSLVTP |   implant |        |       |       |       |       |
[06/02 22:11:22    782s] (I)      | 78 |    |     EGLVTN |   implant |        |       |       |       |       |
[06/02 22:11:22    782s] (I)      | 79 |    |     EGLVTP |   implant |        |       |       |       |       |
[06/02 22:11:22    782s] (I)      | 80 |    |     EGULLP |   implant |        |       |       |       |       |
[06/02 22:11:22    782s] (I)      | 81 |    |  EGUOSLVTN |   implant |        |       |       |       |       |
[06/02 22:11:22    782s] (I)      | 82 |    |         LV |     other |        |    MS |       |       |       |
[06/02 22:11:22    782s] (I)      | 83 |    |         RS |     other |        |    MS |       |       |       |
[06/02 22:11:22    782s] (I)      | 84 |    |  CLIB_MKR1 |     other |        |    MS |       |       |       |
[06/02 22:11:22    782s] (I)      | 85 |    |  CLIB_MKR4 |     other |        |    MS |       |       |       |
[06/02 22:11:22    782s] (I)      | 86 |    | CLIB_MKR41 |     other |        |    MS |       |       |       |
[06/02 22:11:22    782s] (I)      | 87 |    |  CLIB_MKR5 |     other |        |    MS |       |       |       |
[06/02 22:11:22    782s] (I)      | 88 |    | CLIB_MKR51 |     other |        |    MS |       |       |       |
[06/02 22:11:22    782s] (I)      | 89 |    |  CLIB_MKR3 |     other |        |    MS |       |       |       |
[06/02 22:11:22    782s] (I)      | 90 |    | CLIB_MKR61 |     other |        |    MS |       |       |       |
[06/02 22:11:22    782s] (I)      | 91 |    |      MIXVT |     other |        |    MS |       |       |       |
[06/02 22:11:22    782s] (I)      | 92 |    |         RX | diffusion |        |    MS |       |       |       |
[06/02 22:11:22    782s] (I)      | 93 |    |         NW |     other |        |    MS |       |       |       |
[06/02 22:11:22    782s] (I)      | 94 |    |      SXCUT |     other |        |    MS |       |       |       |
[06/02 22:11:22    782s] (I)      | 95 |    |         CB |     other |        |       |       |       |       |
[06/02 22:11:22    782s] (I)      | 96 |    |    OVERLAP |   overlap |        |       |       |       |       |
[06/02 22:11:22    782s] (I)      +----+----+------------+-----------+--------+-------+-------+-------+-------+
[06/02 22:11:22    782s] (I)      Started Import and model ( Curr Mem: 16.83 MB )
[06/02 22:11:22    782s] (I)      == Non-default Options ==
[06/02 22:11:22    782s] (I)      Maximum routing layer                              : 11
[06/02 22:11:22    782s] (I)      Minimum routing layer                              : 3
[06/02 22:11:22    782s] (I)      Top routing layer                                  : 11
[06/02 22:11:22    782s] (I)      Bottom routing layer                               : 3
[06/02 22:11:22    782s] (I)      Number of threads                                  : 96
[06/02 22:11:22    782s] (I)      Route tie net to shape                             : auto
[06/02 22:11:22    782s] (I)      Use non-blocking free Dbs wires                    : false
[06/02 22:11:22    782s] (I)      Method to set GCell size                           : row
[06/02 22:11:22    782s] (I)      Tie hi/lo max distance                             : 5.400000
[06/02 22:11:22    782s] (I)      Counted 91 PG shapes. eGR will not process PG shapes layer by layer.
[06/02 22:11:22    782s] (I)      ============== Pin Summary ==============
[06/02 22:11:22    782s] (I)      +-------+--------+---------+------------+
[06/02 22:11:22    782s] (I)      | Layer | # pins | % total |      Group |
[06/02 22:11:22    782s] (I)      +-------+--------+---------+------------+
[06/02 22:11:22    782s] (I)      |     1 |      5 |   10.64 |        Pin |
[06/02 22:11:22    782s] (I)      |     2 |     34 |   72.34 |        Pin |
[06/02 22:11:22    782s] (I)      |     3 |      8 |   17.02 |        Pin |
[06/02 22:11:22    782s] (I)      |     4 |      0 |    0.00 | Pin access |
[06/02 22:11:22    782s] (I)      |     5 |      0 |    0.00 | Pin access |
[06/02 22:11:22    782s] (I)      |     6 |      0 |    0.00 |      Other |
[06/02 22:11:22    782s] (I)      |     7 |      0 |    0.00 |      Other |
[06/02 22:11:22    782s] (I)      |     8 |      0 |    0.00 |      Other |
[06/02 22:11:22    782s] (I)      |     9 |      0 |    0.00 |      Other |
[06/02 22:11:22    782s] (I)      |    10 |      0 |    0.00 |      Other |
[06/02 22:11:22    782s] (I)      |    11 |      0 |    0.00 |      Other |
[06/02 22:11:22    782s] (I)      +-------+--------+---------+------------+
[06/02 22:11:22    782s] (I)      Use row-based GCell size
[06/02 22:11:22    782s] (I)      Use row-based GCell align
[06/02 22:11:22    782s] (I)      layer 0 area = 6400
[06/02 22:11:22    782s] (I)      layer 1 area = 8800
[06/02 22:11:22    782s] (I)      layer 2 area = 11000
[06/02 22:11:22    782s] (I)      layer 3 area = 11000
[06/02 22:11:22    782s] (I)      layer 4 area = 11000
[06/02 22:11:22    782s] (I)      layer 5 area = 11000
[06/02 22:11:22    782s] (I)      layer 6 area = 11000
[06/02 22:11:22    782s] (I)      layer 7 area = 810000
[06/02 22:11:22    782s] (I)      layer 8 area = 2000000
[06/02 22:11:22    782s] (I)      layer 9 area = 2000000
[06/02 22:11:22    782s] (I)      layer 10 area = 0
[06/02 22:11:22    782s] (I)      GCell unit size   : 540
[06/02 22:11:22    782s] (I)      GCell multiplier  : 1
[06/02 22:11:22    782s] (I)      GCell row height  : 540
[06/02 22:11:22    782s] (I)      Actual row height : 540
[06/02 22:11:22    782s] (I)      GCell align ref   : 1044 960
[06/02 22:11:22    782s] [NR-eGR] Track table information for default rule: 
[06/02 22:11:22    782s] [NR-eGR] M1 has single uniform track structure
[06/02 22:11:22    782s] [NR-eGR] M2 has single uniform track structure
[06/02 22:11:22    782s] [NR-eGR] C1 has single uniform track structure
[06/02 22:11:22    782s] [NR-eGR] C2 has single uniform track structure
[06/02 22:11:22    782s] [NR-eGR] C3 has single uniform track structure
[06/02 22:11:22    782s] [NR-eGR] C4 has single uniform track structure
[06/02 22:11:22    782s] [NR-eGR] C5 has single uniform track structure
[06/02 22:11:22    782s] [NR-eGR] JA has single uniform track structure
[06/02 22:11:22    782s] [NR-eGR] QA has single uniform track structure
[06/02 22:11:22    782s] [NR-eGR] QB has single uniform track structure
[06/02 22:11:22    782s] [NR-eGR] LB has single uniform track structure
[06/02 22:11:22    782s] (I)      ========================= Default via ==========================
[06/02 22:11:22    782s] (I)      +----+------------------+--------------------------------------+
[06/02 22:11:22    782s] (I)      |  Z | Code  Single-Cut | Code  Multi-Cut                      |
[06/02 22:11:22    782s] (I)      +----+------------------+--------------------------------------+
[06/02 22:11:22    782s] (I)      |  1 |    3  VIA01      |  121  VIA01_BAR_V_0_30_0_30_V1       |
[06/02 22:11:22    782s] (I)      |  2 |  220  VIA02      |  289  VIA02_BAR_H_0_30_2_30_AY       |
[06/02 22:11:22    782s] (I)      |  3 |  401  VIA03      |  411  VIA03_BAR_V_0_36_23_23_A1      |
[06/02 22:11:22    782s] (I)      |  4 |  439  VIA04      |  453  VIA04_BAR_H_0_36_23_23_A2      |
[06/02 22:11:22    782s] (I)      |  5 |  484  VIA05      |  494  VIA05_BAR_V_0_36_23_23_A3      |
[06/02 22:11:22    782s] (I)      |  6 |  522  VIA06      |  536  VIA06_BAR_H_0_36_23_23_A4      |
[06/02 22:11:22    782s] (I)      |  7 |  567  VIA07      |  569  VIA07_18_72_18_72_VH_2CUT_H_YS |
[06/02 22:11:22    782s] (I)      |  8 |  572  VIA08      |  572  VIA08                          |
[06/02 22:11:22    782s] (I)      |  9 |  573  VIA09      |  573  VIA09                          |
[06/02 22:11:22    782s] (I)      | 10 |  574  VIA10      |  574  VIA10                          |
[06/02 22:11:22    782s] (I)      +----+------------------+--------------------------------------+
[06/02 22:11:22    782s] (I)      Design has 0 placement macros with 0 shapes. 
[06/02 22:11:23    794s] [NR-eGR] Read 0 PG shapes
[06/02 22:11:23    794s] [NR-eGR] Read 0 clock shapes
[06/02 22:11:23    794s] [NR-eGR] Read 0 other shapes
[06/02 22:11:23    794s] [NR-eGR] #Routing Blockages  : 0
[06/02 22:11:23    794s] [NR-eGR] #Instance Blockages : 8
[06/02 22:11:23    794s] [NR-eGR] #PG Blockages       : 0
[06/02 22:11:23    794s] [NR-eGR] #Halo Blockages     : 0
[06/02 22:11:23    794s] [NR-eGR] #Boundary Blockages : 0
[06/02 22:11:23    794s] [NR-eGR] #Clock Blockages    : 0
[06/02 22:11:23    794s] [NR-eGR] #Other Blockages    : 0
[06/02 22:11:23    794s] (I)      Design has 0 blackboxes considered as all layer blockages.
[06/02 22:11:23    794s] (I)      Custom ignore net properties:
[06/02 22:11:23    794s] (I)      1 : NotLegal
[06/02 22:11:23    794s] (I)      Default ignore net properties:
[06/02 22:11:23    794s] (I)      1 : Special
[06/02 22:11:23    794s] (I)      2 : Analog
[06/02 22:11:23    794s] (I)      3 : Fixed
[06/02 22:11:23    794s] (I)      4 : Skipped
[06/02 22:11:23    794s] (I)      5 : MixedSignal
[06/02 22:11:23    794s] (I)      Prerouted net properties:
[06/02 22:11:23    794s] (I)      1 : NotLegal
[06/02 22:11:23    794s] (I)      2 : Special
[06/02 22:11:23    794s] (I)      3 : Analog
[06/02 22:11:23    794s] (I)      4 : Fixed
[06/02 22:11:23    794s] (I)      5 : Skipped
[06/02 22:11:23    794s] (I)      6 : MixedSignal
[06/02 22:11:23    794s] [NR-eGR] Early global route reroute all routable nets
[06/02 22:11:23    794s] [NR-eGR] #prerouted nets         : 0
[06/02 22:11:23    794s] [NR-eGR] #prerouted special nets : 0
[06/02 22:11:23    794s] [NR-eGR] #prerouted wires        : 0
[06/02 22:11:23    794s] [NR-eGR] Read 36 nets ( ignored 0 )
[06/02 22:11:23    794s] (I)        Front-side 36 ( ignored 0 )
[06/02 22:11:23    794s] (I)        Back-side  0 ( ignored 0 )
[06/02 22:11:23    794s] (I)        Both-side  0 ( ignored 0 )
[06/02 22:11:23    794s] (I)      Reading macro buffers
[06/02 22:11:23    794s] (I)      Number of macros with buffers: 0
[06/02 22:11:23    794s] (I)      early_global_route_priority property id does not exist.
[06/02 22:11:23    794s] (I)      Setting up GCell size
[06/02 22:11:23    794s] (I)      Base Grid  :    18 x    18
[06/02 22:11:23    794s] (I)      Final Grid :     9 x     9
[06/02 22:11:23    794s] (I)      Read Num Blocks=8  Num Prerouted Wires=0  Num CS=0
[06/02 22:11:23    794s] (I)      Layer 2 (V) : #blockages 8 : #preroutes 0
[06/02 22:11:23    794s] (I)      Layer 3 (H) : #blockages 0 : #preroutes 0
[06/02 22:11:23    794s] (I)      Layer 4 (V) : #blockages 0 : #preroutes 0
[06/02 22:11:23    794s] (I)      Layer 5 (H) : #blockages 0 : #preroutes 0
[06/02 22:11:23    794s] (I)      Layer 6 (V) : #blockages 0 : #preroutes 0
[06/02 22:11:23    794s] (I)      Layer 7 (H) : #blockages 0 : #preroutes 0
[06/02 22:11:23    794s] (I)      Layer 8 (V) : #blockages 0 : #preroutes 0
[06/02 22:11:23    794s] (I)      Layer 9 (H) : #blockages 0 : #preroutes 0
[06/02 22:11:23    794s] (I)      Layer 10 (V) : #blockages 0 : #preroutes 0
[06/02 22:11:23    794s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer1
[06/02 22:11:23    794s] (I)      Track adjustment: Reducing 0 tracks (15.00%) for Layer2
[06/02 22:11:23    794s] (I)      Track adjustment: Reducing 111 tracks (12.00%) for Layer3
[06/02 22:11:23    794s] (I)      Number of ignored nets                =      0
[06/02 22:11:23    794s] (I)      Number of connected nets              =      0
[06/02 22:11:23    794s] (I)      Number of fixed nets                  =      0.  Ignored: Yes
[06/02 22:11:23    794s] (I)      Number of clock nets                  =      0.  Ignored: No
[06/02 22:11:23    794s] (I)      Number of analog nets                 =      0.  Ignored: Yes
[06/02 22:11:23    794s] (I)      Number of special nets                =      0.  Ignored: Yes
[06/02 22:11:23    794s] (I)      Number of mixed signal nets           =      0.  Ignored: Yes
[06/02 22:11:23    794s] (I)      Number of skip routing nets           =      0.  Ignored: Yes
[06/02 22:11:23    794s] (I)      Number of nets with ignore route flag =      0.  Ignored: No
[06/02 22:11:23    794s] (I)      Ndr track 0 does not exist
[06/02 22:11:23    794s] (I)      ---------------------Grid Graph Info--------------------
[06/02 22:11:23    794s] (I)      Routing area        : (0, 0) - (10092, 9920)
[06/02 22:11:23    794s] (I)      Core area           : (1044, 960) - (9048, 8960)
[06/02 22:11:23    794s] (I)      Site width          :   116  (dbu)
[06/02 22:11:23    794s] (I)      Row height          :   540  (dbu)
[06/02 22:11:23    794s] (I)      GCell row height    :   540  (dbu)
[06/02 22:11:23    794s] (I)      GCell width         :  1080  (dbu)
[06/02 22:11:23    794s] (I)      GCell height        :  1080  (dbu)
[06/02 22:11:23    794s] (I)      Grid                :     9     9    11
[06/02 22:11:23    794s] (I)      Layer numbers       :     1     2     3     4     5     6     7     8     9    10    11
[06/02 22:11:23    794s] (I)      Vertical capacity   :     0     0   540     0   540     0   540     0   540     0   540
[06/02 22:11:23    794s] (I)      Horizontal capacity :     0     0     0   540     0   540     0   540     0   540     0
[06/02 22:11:23    794s] (I)      Default wire width  :    40    40    44    44    44    44    44   450  1200  1200  1800
[06/02 22:11:23    794s] (I)      Default wire space  :    40    40    46    46    46    46    46   450  1200  1200  1800
[06/02 22:11:23    794s] (I)      Default wire pitch  :    80    80    90    90    90    90    90   900  2400  2400  3600
[06/02 22:11:23    794s] (I)      Default pitch size  :    80    80    90    90    90    90    90   900  2400  2400  3600
[06/02 22:11:23    794s] (I)      First track coord   :    58    80    54    60    54    60    54   960  3444  3360  3658
[06/02 22:11:23    794s] (I)      Num tracks per GCell: 13.50 13.50 12.00 12.00 12.00 12.00 12.00  1.20  0.45  0.45  0.30
[06/02 22:11:23    794s] (I)      Total num of tracks :    87   123   112   110   112   110   112    10     3     3     2
[06/02 22:11:23    794s] (I)      Num of masks        :     2     2     1     1     1     1     1     1     1     1     1
[06/02 22:11:23    794s] (I)      Num of trim masks   :     0     0     0     0     0     0     0     0     0     0     0
[06/02 22:11:23    794s] (I)      --------------------------------------------------------
[06/02 22:11:23    794s] 
[06/02 22:11:23    794s] [NR-eGR] ============ Routing rule table ============
[06/02 22:11:23    794s] [NR-eGR] Rule id: 0  Nets: 36
[06/02 22:11:23    794s] [NR-eGR] ========================================
[06/02 22:11:23    794s] [NR-eGR] 
[06/02 22:11:23    794s] (I)      ======== NDR :  =========
[06/02 22:11:23    794s] (I)      +--------------+--------+
[06/02 22:11:23    794s] (I)      |           ID |      0 |
[06/02 22:11:23    794s] (I)      |         Name |        |
[06/02 22:11:23    794s] (I)      |      Default |    yes |
[06/02 22:11:23    794s] (I)      |  Clk Special |     no |
[06/02 22:11:23    794s] (I)      | Hard spacing |     no |
[06/02 22:11:23    794s] (I)      |    NDR track | (none) |
[06/02 22:11:23    794s] (I)      |      NDR via | (none) |
[06/02 22:11:23    794s] (I)      |  Extra space |      0 |
[06/02 22:11:23    794s] (I)      |      Shields |      0 |
[06/02 22:11:23    794s] (I)      |   Demand (H) |      1 |
[06/02 22:11:23    794s] (I)      |   Demand (V) |      1 |
[06/02 22:11:23    794s] (I)      |        #Nets |     36 |
[06/02 22:11:23    794s] (I)      +--------------+--------+
[06/02 22:11:23    794s] (I)      +-------------------------------------------------------------------------------------+
[06/02 22:11:23    794s] (I)      | Layer  Width  Spacing  Pitch  D Pitch  Trk H  Trk S  Trk F  Dmd H  Dmd S  Share NDR |
[06/02 22:11:23    794s] (I)      +-------------------------------------------------------------------------------------+
[06/02 22:11:23    794s] (I)      |    C1     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:11:23    794s] (I)      |    C2     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:11:23    794s] (I)      |    C3     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:11:23    794s] (I)      |    C4     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:11:23    794s] (I)      |    C5     44       46     90       90      1      1      1    100    100        yes |
[06/02 22:11:23    794s] (I)      |    JA    450      450    900      900      1      1      1    100    100        yes |
[06/02 22:11:23    794s] (I)      |    QA   1200     1200   2400     2400      1      1      1    100    100        yes |
[06/02 22:11:23    794s] (I)      |    QB   1200     1200   2400     2400      1      1      1    100    100        yes |
[06/02 22:11:23    794s] (I)      |    LB   1800     1800   3600     3600      1      1      1    100    100        yes |
[06/02 22:11:23    794s] (I)      +-------------------------------------------------------------------------------------+
[06/02 22:11:23    794s] (I)      =============== Blocked Tracks ===============
[06/02 22:11:23    794s] (I)      +-------+---------+----------+---------------+
[06/02 22:11:23    794s] (I)      | Layer | #Tracks | #Blocked | Blocked Ratio |
[06/02 22:11:23    794s] (I)      +-------+---------+----------+---------------+
[06/02 22:11:23    794s] (I)      |     1 |       0 |        0 |         0.00% |
[06/02 22:11:23    794s] (I)      |     2 |       0 |        0 |         0.00% |
[06/02 22:11:23    794s] (I)      |     3 |    1008 |      145 |        14.38% |
[06/02 22:11:23    794s] (I)      |     4 |     990 |        0 |         0.00% |
[06/02 22:11:23    794s] (I)      |     5 |    1008 |        0 |         0.00% |
[06/02 22:11:23    794s] (I)      |     6 |     990 |        0 |         0.00% |
[06/02 22:11:23    794s] (I)      |     7 |    1008 |        0 |         0.00% |
[06/02 22:11:23    794s] (I)      |     8 |      90 |        0 |         0.00% |
[06/02 22:11:23    794s] (I)      |     9 |      27 |        0 |         0.00% |
[06/02 22:11:23    794s] (I)      |    10 |      27 |        0 |         0.00% |
[06/02 22:11:23    794s] (I)      |    11 |      18 |        0 |         0.00% |
[06/02 22:11:23    794s] (I)      +-------+---------+----------+---------------+
[06/02 22:11:23    794s] (I)      Finished Import and model ( CPU: 12.12 sec, Real: 1.50 sec, Curr Mem: 16.87 MB )
[06/02 22:11:23    794s] (I)      Reset routing kernel
[06/02 22:11:23    794s] (I)      Started Global Routing ( Curr Mem: 16.87 MB )
[06/02 22:11:23    794s] (I)      totalPins=75  totalGlobalPin=72 (96.00%)
[06/02 22:11:23    794s] (I)      ================= Net Group Info =================
[06/02 22:11:23    794s] (I)      +----+----------------+--------------+-----------+
[06/02 22:11:23    794s] (I)      | ID | Number of Nets | Bottom Layer | Top Layer |
[06/02 22:11:23    794s] (I)      +----+----------------+--------------+-----------+
[06/02 22:11:23    794s] (I)      |  1 |             36 |        C1(3) |    LB(11) |
[06/02 22:11:23    794s] (I)      +----+----------------+--------------+-----------+
[06/02 22:11:23    794s] (I)      total 2D Cap : 4953 = (2097 H, 2856 V)
[06/02 22:11:23    794s] (I)      total 2D Demand : 2 = (0 H, 2 V)
[06/02 22:11:23    794s] (I)      #blocked GCells = 0
[06/02 22:11:23    794s] (I)      #regions = 1
[06/02 22:11:23    794s] [NR-eGR] Layer group 1: route 36 net(s) in layer range [3, 11]
[06/02 22:11:23    794s] (I)      
[06/02 22:11:23    794s] (I)      ============  Phase 1a Route ============
[06/02 22:11:23    794s] (I)      Usage: 96 = (38 H, 58 V) = (1.81% H, 2.03% V) = (4.104e+01um H, 6.264e+01um V)
[06/02 22:11:23    794s] (I)      
[06/02 22:11:23    794s] (I)      ============  Phase 1b Route ============
[06/02 22:11:23    794s] (I)      Usage: 96 = (38 H, 58 V) = (1.81% H, 2.03% V) = (4.104e+01um H, 6.264e+01um V)
[06/02 22:11:23    794s] (I)      Overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.036800e+02um
[06/02 22:11:23    794s] (I)      Congestion metric : 0.00%H 0.00%V, 0.00%HV
[06/02 22:11:23    794s] (I)      Congestion threshold : each 60.00, sum 90.00
[06/02 22:11:23    794s] (I)      
[06/02 22:11:23    794s] (I)      ============  Phase 1c Route ============
[06/02 22:11:23    794s] (I)      Usage: 96 = (38 H, 58 V) = (1.81% H, 2.03% V) = (4.104e+01um H, 6.264e+01um V)
[06/02 22:11:24    794s] (I)      
[06/02 22:11:24    794s] (I)      ============  Phase 1d Route ============
[06/02 22:11:24    794s] (I)      Usage: 96 = (38 H, 58 V) = (1.81% H, 2.03% V) = (4.104e+01um H, 6.264e+01um V)
[06/02 22:11:24    794s] (I)      
[06/02 22:11:24    794s] (I)      ============  Phase 1e Route ============
[06/02 22:11:24    794s] (I)      Usage: 96 = (38 H, 58 V) = (1.81% H, 2.03% V) = (4.104e+01um H, 6.264e+01um V)
[06/02 22:11:24    794s] [NR-eGR] Early Global Route overflow of layer group 1: 0.00% H + 0.00% V. EstWL: 1.036800e+02um
[06/02 22:11:24    794s] (I)      
[06/02 22:11:24    794s] (I)      ============  Phase 1l Route ============
[06/02 22:11:24    797s] (I)                  capacity    demand   overflow    blocked   non-blocked   
[06/02 22:11:24    797s] (I)      Layer  3:        703        38         1          36         828    ( 4.17%) 
[06/02 22:11:24    797s] (I)      Layer  4:        880        41         0           0         864    ( 0.00%) 
[06/02 22:11:24    797s] (I)      Layer  5:        896        19         0           0         864    ( 0.00%) 
[06/02 22:11:24    797s] (I)      Layer  6:        880         7         0           0         864    ( 0.00%) 
[06/02 22:11:24    797s] (I)      Layer  7:        896         8         0           0         864    ( 0.00%) 
[06/02 22:11:24    797s] (I)      Layer  8:         80         0         0           0          86    ( 0.00%) 
[06/02 22:11:24    797s] (I)      Layer  9:         24         0         0          22          11    (66.67%) 
[06/02 22:11:24    797s] (I)      Layer 10:         24         0         0          22          11    (66.67%) 
[06/02 22:11:24    797s] (I)      Layer 11:         16         0         0          17           5    (77.78%) 
[06/02 22:11:24    797s] (I)      Total:          4399       113         1          94        4394    ( 2.09%) 
[06/02 22:11:24    797s] (I)      
[06/02 22:11:24    797s] [NR-eGR] Congestion Analysis By layer: (blocked Gcells are excluded) 
[06/02 22:11:24    797s] [NR-eGR]                        OverCon            
[06/02 22:11:24    797s] [NR-eGR]                         #Gcell     %Gcell
[06/02 22:11:24    797s] [NR-eGR]        Layer               (1)    OverCon
[06/02 22:11:24    797s] [NR-eGR] ----------------------------------------------
[06/02 22:11:24    797s] [NR-eGR]      M1 ( 1)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:24    797s] [NR-eGR]      M2 ( 2)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:24    797s] [NR-eGR]      C1 ( 3)         1( 1.43%)   ( 1.43%) 
[06/02 22:11:24    797s] [NR-eGR]      C2 ( 4)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:24    797s] [NR-eGR]      C3 ( 5)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:24    797s] [NR-eGR]      C4 ( 6)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:24    797s] [NR-eGR]      C5 ( 7)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:24    797s] [NR-eGR]      JA ( 8)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:24    797s] [NR-eGR]      QA ( 9)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:24    797s] [NR-eGR]      QB (10)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:24    797s] [NR-eGR]      LB (11)         0( 0.00%)   ( 0.00%) 
[06/02 22:11:24    797s] [NR-eGR] ----------------------------------------------
[06/02 22:11:24    797s] [NR-eGR]        Total         1( 0.20%)   ( 0.20%) 
[06/02 22:11:24    797s] [NR-eGR] 
[06/02 22:11:24    797s] (I)      Finished Global Routing ( CPU: 3.61 sec, Real: 0.54 sec, Curr Mem: 16.87 MB )
[06/02 22:11:24    797s] (I)      Updating congestion map
[06/02 22:11:24    797s] (I)      total 2D Cap : 4958 = (2097 H, 2861 V)
[06/02 22:11:24    797s] [NR-eGR] Overflow after Early Global Route 0.00% H + 0.00% V
[06/02 22:11:24    797s] [NR-eGR] Finished Early Global Route kernel ( CPU: 15.82 sec, Real: 2.14 sec, Curr Mem: 16.87 MB )
[06/02 22:11:24    797s] Early Global Route congestion estimation runtime: 2.15 seconds, mem = 17494.7M
[06/02 22:11:24    797s] OPERPROF: Finished GP-eGR-Route-Cong-Est-Phase1 at level 1, CPU:15.830, REAL:2.155, MEM:17494.7M, EPOCH TIME: 1748916684.468353
[06/02 22:11:24    797s] OPERPROF: Starting HotSpotCal at level 1, MEM:17494.7M, EPOCH TIME: 1748916684.468522
[06/02 22:11:24    797s] [hotspot] +------------+---------------+---------------+
[06/02 22:11:24    797s] [hotspot] |            |   max hotspot | total hotspot |
[06/02 22:11:24    797s] [hotspot] +------------+---------------+---------------+
[06/02 22:11:24    798s] [hotspot] | normalized |          0.00 |          0.00 |
[06/02 22:11:24    798s] [hotspot] +------------+---------------+---------------+
[06/02 22:11:24    798s] Local HotSpot Analysis: normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/02 22:11:24    798s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/02 22:11:24    798s] OPERPROF: Finished HotSpotCal at level 1, CPU:0.540, REAL:0.072, MEM:17494.7M, EPOCH TIME: 1748916684.540410
[06/02 22:11:24    798s] OPERPROF: Starting GP-eGR-Wiring-Phae2 at level 1, MEM:17494.7M, EPOCH TIME: 1748916684.540962
[06/02 22:11:24    798s] Starting Early Global Route wiring: mem = 17494.7M
[06/02 22:11:24    798s] (I)      Running track assignment and export wires
[06/02 22:11:24    798s] (I)      Delete wires for 36 nets 
[06/02 22:11:24    798s] (I)      ============= Track Assignment ============
[06/02 22:11:24    798s] (I)      Started Track Assignment (96T) ( Curr Mem: 16.87 MB )
[06/02 22:11:24    798s] (I)      Initialize Track Assignment ( max pin layer : 11 )
[06/02 22:11:24    798s] (I)      Run Multi-thread track assignment
[06/02 22:11:24    799s] (I)      Finished Track Assignment (96T) ( CPU: 0.84 sec, Real: 0.16 sec, Curr Mem: 16.87 MB )
[06/02 22:11:24    799s] (I)      Started Export ( Curr Mem: 16.87 MB )
[06/02 22:11:24    799s] [NR-eGR] Connected 0 must-join pins/ports (post-process)
[06/02 22:11:24    799s] [NR-eGR] Total eGR-routed clock nets wire length: 0um, number of vias: 0
[06/02 22:11:24    799s] [NR-eGR] --------------------------------------------------------------------------
[06/02 22:11:24    799s] [NR-eGR]             Length (um)  Vias 
[06/02 22:11:24    799s] [NR-eGR] ------------------------------
[06/02 22:11:24    799s] [NR-eGR]  M1  (1V)             0     5 
[06/02 22:11:24    799s] [NR-eGR]  M2  (2H)             0    39 
[06/02 22:11:24    799s] [NR-eGR]  C1  (3V)            37    79 
[06/02 22:11:24    799s] [NR-eGR]  C2  (4H)            36    19 
[06/02 22:11:24    799s] [NR-eGR]  C3  (5V)            28    14 
[06/02 22:11:24    799s] [NR-eGR]  C4  (6H)             5     5 
[06/02 22:11:24    799s] [NR-eGR]  C5  (7V)            12     6 
[06/02 22:11:24    799s] [NR-eGR]  JA  (8H)             0     0 
[06/02 22:11:24    799s] [NR-eGR]  QA  (9V)             0     0 
[06/02 22:11:24    799s] [NR-eGR]  QB  (10H)            0     0 
[06/02 22:11:24    799s] [NR-eGR]  LB  (11V)            0     0 
[06/02 22:11:24    799s] [NR-eGR] ------------------------------
[06/02 22:11:24    799s] [NR-eGR]      Total          118   167 
[06/02 22:11:24    799s] [NR-eGR] --------------------------------------------------------------------------
[06/02 22:11:24    799s] [NR-eGR] Total half perimeter of net bounding box: 111um
[06/02 22:11:24    799s] [NR-eGR] Total length: 118um, number of vias: 167
[06/02 22:11:24    799s] [NR-eGR] --------------------------------------------------------------------------
[06/02 22:11:24    799s] (I)      == Layer wire length by net rule ==
[06/02 22:11:24    799s] (I)                  Default 
[06/02 22:11:24    799s] (I)      --------------------
[06/02 22:11:24    799s] (I)       M1  (1V)       0um 
[06/02 22:11:24    799s] (I)       M2  (2H)       0um 
[06/02 22:11:24    799s] (I)       C1  (3V)      37um 
[06/02 22:11:24    799s] (I)       C2  (4H)      36um 
[06/02 22:11:24    799s] (I)       C3  (5V)      28um 
[06/02 22:11:24    799s] (I)       C4  (6H)       5um 
[06/02 22:11:24    799s] (I)       C5  (7V)      12um 
[06/02 22:11:24    799s] (I)       JA  (8H)       0um 
[06/02 22:11:24    799s] (I)       QA  (9V)       0um 
[06/02 22:11:24    799s] (I)       QB  (10H)      0um 
[06/02 22:11:24    799s] (I)       LB  (11V)      0um 
[06/02 22:11:24    799s] (I)      --------------------
[06/02 22:11:24    799s] (I)           Total    118um 
[06/02 22:11:24    799s] (I)      == Layer via count by net rule ==
[06/02 22:11:24    799s] (I)                  Default 
[06/02 22:11:24    799s] (I)      --------------------
[06/02 22:11:24    799s] (I)       M1  (1V)         5 
[06/02 22:11:24    799s] (I)       M2  (2H)        39 
[06/02 22:11:24    799s] (I)       C1  (3V)        79 
[06/02 22:11:24    799s] (I)       C2  (4H)        19 
[06/02 22:11:24    799s] (I)       C3  (5V)        14 
[06/02 22:11:24    799s] (I)       C4  (6H)         5 
[06/02 22:11:24    799s] (I)       C5  (7V)         6 
[06/02 22:11:24    799s] (I)       JA  (8H)         0 
[06/02 22:11:24    799s] (I)       QA  (9V)         0 
[06/02 22:11:24    799s] (I)       QB  (10H)        0 
[06/02 22:11:24    799s] (I)       LB  (11V)        0 
[06/02 22:11:24    799s] (I)      --------------------
[06/02 22:11:24    799s] (I)           Total      167 
[06/02 22:11:24    799s] (I)      Finished Export ( CPU: 0.18 sec, Real: 0.13 sec, Curr Mem: 16.87 MB )
[06/02 22:11:24    799s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[06/02 22:11:24    799s] (I)      Global routing data unavailable, rerun eGR
[06/02 22:11:24    799s] (I)      Initializing eGR engine (regular)
[06/02 22:11:24    799s] Set min layer with design mode ( 3 )
[06/02 22:11:24    799s] Set max layer with default ( 127 )
[06/02 22:11:24    799s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:11:24    799s] Min route layer (adjusted) = 3
[06/02 22:11:24    799s] Max route layer (adjusted) = 11
[06/02 22:11:24    799s] (I)      clean place blk overflow:
[06/02 22:11:24    799s] (I)      H : enabled 1.00 0
[06/02 22:11:24    799s] (I)      V : enabled 1.00 0
[06/02 22:11:24    799s] Early Global Route wiring runtime: 0.30 seconds, mem = 17494.7M
[06/02 22:11:24    799s] OPERPROF: Finished GP-eGR-Wiring-Phae2 at level 1, CPU:1.030, REAL:0.299, MEM:17494.7M, EPOCH TIME: 1748916684.839874
[06/02 22:11:25    806s] 0 delay mode for cte disabled.
[06/02 22:11:25    806s] SKP cleared!
[06/02 22:11:25    806s] 
[06/02 22:11:25    806s] *** Finished incrementalPlace (cpu=0:01:29, real=0:00:15.0)***
[06/02 22:11:25    806s] OPERPROF: Starting GP-eGR-PG-Cleanup at level 1, MEM:15173.9M, EPOCH TIME: 1748916685.821473
[06/02 22:11:25    806s] OPERPROF: Finished GP-eGR-PG-Cleanup at level 1, CPU:0.000, REAL:0.000, MEM:15173.9M, EPOCH TIME: 1748916685.821815
[06/02 22:11:25    806s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:15173.9M, EPOCH TIME: 1748916685.830498
[06/02 22:11:25    806s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:25    806s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:25    806s] Cell adder LLGs are deleted
[06/02 22:11:25    806s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:25    806s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:25    806s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:15173.9M, EPOCH TIME: 1748916685.831616
[06/02 22:11:25    806s] Start to check current routing status for nets...
[06/02 22:11:25    806s] All nets are already routed correctly.
[06/02 22:11:25    806s] End to check current routing status for nets (mem=15173.9M)
[06/02 22:11:25    806s] Extraction called for design 'adder' of instances=152 and nets=40 using extraction engine 'preRoute' .
[06/02 22:11:25    806s] PreRoute RC Extraction called for design adder.
[06/02 22:11:25    806s] RC Extraction called in multi-corner(2) mode.
[06/02 22:11:25    806s] RCMode: PreRoute
[06/02 22:11:25    806s]       RC Corner Indexes            0       1   
[06/02 22:11:25    806s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/02 22:11:25    806s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/02 22:11:25    806s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/02 22:11:25    806s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/02 22:11:25    806s] Shrink Factor                : 1.00000
[06/02 22:11:25    806s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/02 22:11:25    806s] Using Quantus QRC technology file ...
[06/02 22:11:25    806s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[06/02 22:11:25    806s] Updating RC Grid density data for preRoute extraction ...
[06/02 22:11:25    806s] eee: pegSigSF=1.070000
[06/02 22:11:25    806s] Initializing multi-corner resistance tables ...
[06/02 22:11:25    806s] eee: Grid unit RC data computation started
[06/02 22:11:25    806s] eee: Grid unit RC data computation completed
[06/02 22:11:25    806s] eee: l=1 avDens=0.005171 usedTrk=0.962963 availTrk=186.206897 sigTrk=0.962963
[06/02 22:11:25    806s] eee: l=2 avDens=0.001097 usedTrk=0.296296 availTrk=270.000000 sigTrk=0.296296
[06/02 22:11:25    806s] eee: l=3 avDens=0.028515 usedTrk=6.843704 availTrk=240.000000 sigTrk=6.843704
[06/02 22:11:25    806s] eee: l=4 avDens=0.027963 usedTrk=6.711111 availTrk=240.000000 sigTrk=6.711111
[06/02 22:11:25    806s] eee: l=5 avDens=0.021343 usedTrk=5.122222 availTrk=240.000000 sigTrk=5.122222
[06/02 22:11:25    806s] eee: l=6 avDens=0.003856 usedTrk=0.925556 availTrk=240.000000 sigTrk=0.925556
[06/02 22:11:25    806s] eee: l=7 avDens=0.012212 usedTrk=2.198148 availTrk=180.000000 sigTrk=2.198148
[06/02 22:11:25    806s] eee: l=8 avDens=0.002762 usedTrk=0.066296 availTrk=24.000000 sigTrk=0.066296
[06/02 22:11:25    806s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:11:25    806s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:11:25    806s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:11:25    806s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:11:25    806s] eee: LAM-FP: thresh=1 ; dimX=126.150000 ; dimY=124.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[06/02 22:11:25    806s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.687000 aWlH=0.000000 lMod=0 pMax=0.912200 pMod=78 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/02 22:11:25    806s] eee: NetCapCache creation started. (Current Mem: 15173.922M) 
[06/02 22:11:25    806s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 15173.922M) 
[06/02 22:11:25    806s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(10.092000, 9.920000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[06/02 22:11:25    806s] eee: Metal Layers Info:
[06/02 22:11:25    806s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:11:25    806s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/02 22:11:25    806s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:11:25    806s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[06/02 22:11:25    806s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[06/02 22:11:25    806s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[06/02 22:11:25    806s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[06/02 22:11:25    806s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[06/02 22:11:25    806s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[06/02 22:11:25    806s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[06/02 22:11:25    806s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[06/02 22:11:25    806s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[06/02 22:11:25    806s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[06/02 22:11:25    806s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[06/02 22:11:25    806s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:11:25    806s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[06/02 22:11:25    806s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 15173.922M)
[06/02 22:11:25    806s] **optDesign ... cpu = 0:04:18, real = 0:01:40, mem = 4814.1M, totSessionCpu=0:13:28 **
[06/02 22:11:25    806s] Starting delay calculation for Setup views
[06/02 22:11:26    807s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/02 22:11:26    807s] #################################################################################
[06/02 22:11:26    807s] # Design Stage: PreRoute
[06/02 22:11:26    807s] # Design Name: adder
[06/02 22:11:26    807s] # Design Mode: 22nm
[06/02 22:11:26    807s] # Analysis Mode: MMMC Non-OCV 
[06/02 22:11:26    807s] # Parasitics Mode: No SPEF/RCDB 
[06/02 22:11:26    807s] # Signoff Settings: SI Off 
[06/02 22:11:26    807s] #################################################################################
[06/02 22:11:26    807s] Topological Sorting (REAL = 0:00:00.0, MEM = 15180.0M, InitMEM = 15180.0M)
[06/02 22:11:27    808s] Calculate delays in BcWc mode...
[06/02 22:11:27    808s] Start delay calculation (fullDC) (96 T). (MEM=4917.21)
[06/02 22:11:27    808s] End AAE Lib Interpolated Model. (MEM=15196.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:11:27    809s] Total number of fetched objects 36
[06/02 22:11:27    810s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/02 22:11:27    810s] End delay calculation. (MEM=4936.76 CPU=0:00:01.0 REAL=0:00:00.0)
[06/02 22:11:27    810s] End delay calculation (fullDC). (MEM=4936.76 CPU=0:00:01.7 REAL=0:00:00.0)
[06/02 22:11:27    810s] *** CDM Built up (cpu=0:00:02.9  real=0:00:01.0  mem= 18726.2M) ***
[06/02 22:11:27    810s] *** Done Building Timing Graph (cpu=0:00:03.9 real=0:00:02.0 totSessionCpu=0:13:32 mem=15168.2M)
[06/02 22:11:27    810s] Begin: Collecting metrics
[06/02 22:11:27    810s] **INFO: Starting Blocking QThread with 96 CPU
[06/02 22:11:27    810s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[06/02 22:11:27    810s] Multi-CPU acceleration using 96 CPU(s).
[06/02 22:11:28      0s] *** QThread MetricCollect [begin] (IncrReplace #2 / place_opt_design #1) : mem = 0.2M
[06/02 22:11:28      0s] Multithreaded Timing Analysis is initialized with 96 threads
[06/02 22:11:28      0s] 
[06/02 22:11:28      0s] Ending "set_metric_timing_analysis_summary" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4820.6M, current mem=4062.2M)
[06/02 22:11:28      0s] Ending "get_summary_setup_timing" (total cpu=0:00:00.5, real=0:00:00.0, peak res=4820.6M, current mem=4062.5M)
[06/02 22:11:28      0s] *** QThread MetricCollect [finish] (IncrReplace #2 / place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.7 (1.1), mem = 0.0M
[06/02 22:11:28      0s] 
[06/02 22:11:28      0s] =============================================================================================
[06/02 22:11:28      0s]  Step TAT Report : QThreadWorker #1 / IncrReplace #2 / place_opt_design #1
[06/02 22:11:28      0s]                                                                                 23.10-p003_1
[06/02 22:11:28      0s] =============================================================================================
[06/02 22:11:28      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:11:28      0s] ---------------------------------------------------------------------------------------------
[06/02 22:11:28      0s] [ MISC                   ]          0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.8    1.1
[06/02 22:11:28      0s] ---------------------------------------------------------------------------------------------
[06/02 22:11:28      0s]  QThreadWorker #1 TOTAL             0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.8    1.1
[06/02 22:11:28      0s] ---------------------------------------------------------------------------------------------
[06/02 22:11:28      0s] 

[06/02 22:11:28    810s]  
_______________________________________________________________________
[06/02 22:11:29    811s] 
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                  | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                           | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|---------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary           |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:04  |       10391 |    0 |   0 |
| simplify_netlist          |           |          |           |          |             |            |              | 0:00:04  |       10445 |      |     |
| drv_fixing                |           |          |           |          |             |            |              | 0:00:02  |       10464 |      |     |
| area_reclaiming           |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:03  |       10475 |      |     |
| global_opt                |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:08  |       10549 |      |     |
| area_reclaiming_2         |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:04  |       10548 |      |     |
| incremental_replacement   |           |          |           |          |             |       0.00 |         0.00 | 0:00:20  |       13094 |      |     |
| area_reclaiming_3         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13145 |      |     |
| area_reclaiming_4         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13169 |      |     |
| incremental_replacement_2 |           |          |           |          |             |       0.00 |         0.00 | 0:00:19  |       15176 |      |     |
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/02 22:11:29    811s] Ending "collect_metrics" (total cpu=0:00:00.6, real=0:00:02.0, peak res=4925.7M, current mem=4925.3M)

[06/02 22:11:29    811s] End: Collecting metrics
[06/02 22:11:29    811s] *** IncrReplace #2 [finish] (place_opt_design #1) : cpu/real = 0:01:33.1/0:00:19.1 (4.9), totSession cpu/real = 0:13:32.3/0:17:20.5 (0.8), mem = 15176.2M
[06/02 22:11:29    811s] 
[06/02 22:11:29    811s] =============================================================================================
[06/02 22:11:29    811s]  Step TAT Report : IncrReplace #2 / place_opt_design #1                         23.10-p003_1
[06/02 22:11:29    811s] =============================================================================================
[06/02 22:11:29    811s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:11:29    811s] ---------------------------------------------------------------------------------------------
[06/02 22:11:29    811s] [ MetricReport           ]      1   0:00:01.4  (   7.5 % )     0:00:01.4 /  0:00:00.6    0.4
[06/02 22:11:29    811s] [ RefinePlace            ]      1   0:00:00.9  (   4.9 % )     0:00:00.9 /  0:00:05.9    6.3
[06/02 22:11:29    811s] [ DetailPlaceInit        ]      1   0:00:00.8  (   4.2 % )     0:00:00.8 /  0:00:05.2    6.5
[06/02 22:11:29    811s] [ ExtractRC              ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.1
[06/02 22:11:29    811s] [ UpdateTimingGraph      ]      1   0:00:00.4  (   2.1 % )     0:00:02.1 /  0:00:03.9    1.9
[06/02 22:11:29    811s] [ FullDelayCalc          ]      1   0:00:01.3  (   7.0 % )     0:00:01.3 /  0:00:02.9    2.2
[06/02 22:11:29    811s] [ TimingUpdate           ]      3   0:00:01.8  (   9.2 % )     0:00:01.8 /  0:00:02.5    1.4
[06/02 22:11:29    811s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:29    811s] [ MISC                   ]          0:00:12.3  (  64.7 % )     0:00:12.3 /  0:01:15.5    6.1
[06/02 22:11:29    811s] ---------------------------------------------------------------------------------------------
[06/02 22:11:29    811s]  IncrReplace #2 TOTAL               0:00:19.1  ( 100.0 % )     0:00:19.1 /  0:01:33.1    4.9
[06/02 22:11:29    811s] ---------------------------------------------------------------------------------------------
[06/02 22:11:29    811s] 
[06/02 22:11:29    811s] Set ::gpsPrivate::dogPBIsIncrReplaceDoneInMaster 1
[06/02 22:11:29    811s] *** Timing Is met
[06/02 22:11:29    811s] *** Check timing (0:00:00.0)
[06/02 22:11:29    811s] *** Timing Is met
[06/02 22:11:29    811s] *** Check timing (0:00:00.0)
[06/02 22:11:29    811s] *** Timing Is met
[06/02 22:11:29    811s] *** Check timing (0:00:00.0)
[06/02 22:11:29    811s] GigaOpt Checkpoint: Internal reclaim -noViewPrune -rebufferOnly -costCleanup -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -force -numThreads 96 -preCTS
[06/02 22:11:29    811s] ### Creating LA Mngr. totSessionCpu=0:13:32 mem=15200.2M
[06/02 22:11:29    811s] ### Creating LA Mngr, finished. totSessionCpu=0:13:32 mem=15200.2M
[06/02 22:11:29    811s] Cell adder LLGs are deleted
[06/02 22:11:29    811s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:29    811s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:29    811s] OPERPROF: Starting SiteArray-Init at level 1, MEM:19525.1M, EPOCH TIME: 1748916689.598193
[06/02 22:11:29    811s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:29    811s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:29    811s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:19525.1M, EPOCH TIME: 1748916689.599284
[06/02 22:11:29    811s] Max number of tech site patterns supported in site array is 256.
[06/02 22:11:29    811s] Core basic site is GF22_DST
[06/02 22:11:29    812s] After signature check, allow fast init is false, keep pre-filter is true.
[06/02 22:11:29    812s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/02 22:11:29    812s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:11:29    812s] SiteArray: use 20,480 bytes
[06/02 22:11:29    812s] SiteArray: current memory after site array memory allocation 19557.1M
[06/02 22:11:29    812s] SiteArray: FP blocked sites are writable
[06/02 22:11:29    812s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:19557.1M, EPOCH TIME: 1748916689.945441
[06/02 22:11:30    813s] Process 45 wires and vias for routing blockage analysis
[06/02 22:11:30    813s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.990, REAL:0.112, MEM:19557.1M, EPOCH TIME: 1748916690.057152
[06/02 22:11:30    813s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:11:30    813s] Atter site array init, number of instance map data is 0.
[06/02 22:11:30    813s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:2.160, REAL:0.460, MEM:19557.1M, EPOCH TIME: 1748916690.059631
[06/02 22:11:30    813s] 
[06/02 22:11:30    813s] 
[06/02 22:11:30    813s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:11:30    813s] OPERPROF: Finished SiteArray-Init at level 1, CPU:2.170, REAL:0.464, MEM:19557.1M, EPOCH TIME: 1748916690.062525
[06/02 22:11:30    813s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:11:30    813s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:30    813s] [oiPhyDebug] optDemand 38648880.00, spDemand 9709200.00.
[06/02 22:11:30    813s] [LDM::Info] TotalInstCnt at InitDesignMc1: 152
[06/02 22:11:30    813s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/02 22:11:30    813s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:13:35 mem=19557.1M
[06/02 22:11:30    813s] OPERPROF: Starting DPlace-Init at level 1, MEM:19557.1M, EPOCH TIME: 1748916690.068386
[06/02 22:11:30    813s] Processing tracks to init pin-track alignment.
[06/02 22:11:30    813s] z: 1, totalTracks: 1
[06/02 22:11:30    813s] z: 3, totalTracks: 1
[06/02 22:11:30    813s] z: 5, totalTracks: 1
[06/02 22:11:30    813s] z: 7, totalTracks: 1
[06/02 22:11:30    813s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[06/02 22:11:30    813s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:11:30    813s] Initializing Route Infrastructure for color support ...
[06/02 22:11:30    813s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:19557.1M, EPOCH TIME: 1748916690.069436
[06/02 22:11:30    813s] ### Add 31 auto generated vias to default rule
[06/02 22:11:30    813s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.007, MEM:19557.1M, EPOCH TIME: 1748916690.076134
[06/02 22:11:30    813s] Route Infrastructure Initialized for color support successfully.
[06/02 22:11:30    813s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:11:30    813s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:19557.1M, EPOCH TIME: 1748916690.083324
[06/02 22:11:30    813s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:30    813s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:30    813s] 
[06/02 22:11:30    813s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:11:30    813s] 
[06/02 22:11:30    813s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:11:30    813s] OPERPROF:     Starting CMU at level 3, MEM:19557.1M, EPOCH TIME: 1748916690.251924
[06/02 22:11:30    813s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:19557.1M, EPOCH TIME: 1748916690.252647
[06/02 22:11:30    813s] 
[06/02 22:11:30    813s] Bad Lib Cell Checking (CMU) is done! (0)
[06/02 22:11:30    813s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.170, MEM:19557.1M, EPOCH TIME: 1748916690.252933
[06/02 22:11:30    813s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:19557.1M, EPOCH TIME: 1748916690.253089
[06/02 22:11:30    813s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.002, MEM:19557.1M, EPOCH TIME: 1748916690.254681
[06/02 22:11:30    813s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=19557.1MB).
[06/02 22:11:30    813s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.220, REAL:0.187, MEM:19557.1M, EPOCH TIME: 1748916690.255318
[06/02 22:11:30    813s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/02 22:11:30    814s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 152
[06/02 22:11:30    814s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:13:35 mem=19557.1M
[06/02 22:11:30    814s] Begin: Area Reclaim Optimization
[06/02 22:11:30    814s] *** AreaOpt #5 [begin] (place_opt_design #1) : totSession cpu/real = 0:13:35.2/0:17:21.5 (0.8), mem = 19557.1M
[06/02 22:11:30    814s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2876.8
[06/02 22:11:30    814s] 
[06/02 22:11:30    814s] Active Setup views: view_slow_mission 
[06/02 22:11:30    814s] [LDM::Info] TotalInstCnt at InitDesignMc2: 152
[06/02 22:11:30    814s] ### Creating RouteCongInterface, started
[06/02 22:11:30    814s] 
[06/02 22:11:30    814s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.9500} {7, 0.032, 0.9500} {8, 0.016, 0.9500} {9, 0.016, 0.9500} {10, 0.004, 0.9500} {11, 0.004, 0.9500} 
[06/02 22:11:30    814s] 
[06/02 22:11:30    814s] #optDebug: {0, 1.000}
[06/02 22:11:30    814s] ### Creating RouteCongInterface, finished
[06/02 22:11:30    814s] {MG  {8 0 2 0.338158} }
[06/02 22:11:30    814s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/02 22:11:30    814s] +---------+---------+--------+--------+------------+--------+
[06/02 22:11:30    814s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/02 22:11:30    814s] +---------+---------+--------+--------+------------+--------+
[06/02 22:11:30    814s] |   30.75%|        -|   0.000|   0.000|   0:00:00.0|19592.1M|
[06/02 22:11:30    814s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/02 22:11:31    814s] |   30.75%|        0|   0.000|   0.000|   0:00:01.0|19705.1M|
[06/02 22:11:31    814s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/02 22:11:31    814s] +---------+---------+--------+--------+------------+--------+
[06/02 22:11:31    814s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/02 22:11:31    814s] 
[06/02 22:11:31    814s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[06/02 22:11:31    814s] --------------------------------------------------------------
[06/02 22:11:31    814s] |                                   | Total     | Sequential |
[06/02 22:11:31    814s] --------------------------------------------------------------
[06/02 22:11:31    814s] | Num insts resized                 |       0  |       0    |
[06/02 22:11:31    814s] | Num insts undone                  |       0  |       0    |
[06/02 22:11:31    814s] | Num insts Downsized               |       0  |       0    |
[06/02 22:11:31    814s] | Num insts Samesized               |       0  |       0    |
[06/02 22:11:31    814s] | Num insts Upsized                 |       0  |       0    |
[06/02 22:11:31    814s] | Num multiple commits+uncommits    |       0  |       -    |
[06/02 22:11:31    814s] --------------------------------------------------------------
[06/02 22:11:31    814s] Bottom Preferred Layer:
[06/02 22:11:31    814s]     None
[06/02 22:11:31    814s] Via Pillar Rule:
[06/02 22:11:31    814s]     None
[06/02 22:11:31    814s] Finished writing unified metrics of routing constraints.
[06/02 22:11:31    814s] 
[06/02 22:11:31    814s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/02 22:11:31    814s] End: Core Area Reclaim Optimization (cpu = 0:00:00.8) (real = 0:00:01.0) **
[06/02 22:11:31    814s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 152
[06/02 22:11:31    814s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2876.8
[06/02 22:11:31    814s] *** AreaOpt #5 [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.7 (1.1), totSession cpu/real = 0:13:36.0/0:17:22.2 (0.8), mem = 19705.1M
[06/02 22:11:31    814s] 
[06/02 22:11:31    814s] =============================================================================================
[06/02 22:11:31    814s]  Step TAT Report : AreaOpt #5 / place_opt_design #1                             23.10-p003_1
[06/02 22:11:31    814s] =============================================================================================
[06/02 22:11:31    814s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:11:31    814s] ---------------------------------------------------------------------------------------------
[06/02 22:11:31    814s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:31    814s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:31    814s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:31    814s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   7.3 % )     0:00:00.1 /  0:00:00.1    1.9
[06/02 22:11:31    814s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:31    814s] [ OptimizationStep       ]      1   0:00:00.2  (  20.9 % )     0:00:00.3 /  0:00:00.3    1.0
[06/02 22:11:31    814s] [ OptSingleIteration     ]      1   0:00:00.1  (   7.4 % )     0:00:00.1 /  0:00:00.1    1.1
[06/02 22:11:31    814s] [ OptGetWeight           ]      9   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:31    814s] [ OptEval                ]      9   0:00:00.0  (   6.4 % )     0:00:00.0 /  0:00:00.0    1.1
[06/02 22:11:31    814s] [ OptCommit              ]      9   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:31    814s] [ PostCommitDelayUpdate  ]      9   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:31    814s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:31    814s] [ MISC                   ]          0:00:00.4  (  56.7 % )     0:00:00.4 /  0:00:00.4    1.1
[06/02 22:11:31    814s] ---------------------------------------------------------------------------------------------
[06/02 22:11:31    814s]  AreaOpt #5 TOTAL                   0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.8    1.1
[06/02 22:11:31    814s] ---------------------------------------------------------------------------------------------
[06/02 22:11:31    814s] 
[06/02 22:11:31    815s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 152
[06/02 22:11:31    815s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:15253.8M, EPOCH TIME: 1748916691.203989
[06/02 22:11:31    815s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/02 22:11:31    815s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:31    815s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:31    815s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:31    815s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:15224.8M, EPOCH TIME: 1748916691.211636
[06/02 22:11:31    815s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=15224.76M, totSessionCpu=0:13:36).
[06/02 22:11:31    815s] Begin: Collecting metrics
[06/02 22:11:31    815s] 
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                  | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                           | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|---------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary           |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:04  |       10391 |    0 |   0 |
| simplify_netlist          |           |          |           |          |             |            |              | 0:00:04  |       10445 |      |     |
| drv_fixing                |           |          |           |          |             |            |              | 0:00:02  |       10464 |      |     |
| area_reclaiming           |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:03  |       10475 |      |     |
| global_opt                |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:08  |       10549 |      |     |
| area_reclaiming_2         |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:04  |       10548 |      |     |
| incremental_replacement   |           |          |           |          |             |       0.00 |         0.00 | 0:00:20  |       13094 |      |     |
| area_reclaiming_3         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13145 |      |     |
| area_reclaiming_4         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13169 |      |     |
| incremental_replacement_2 |           |          |           |          |             |       0.00 |         0.00 | 0:00:19  |       15176 |      |     |
| area_reclaiming_5         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       15225 |      |     |
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/02 22:11:31    815s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4950.7M, current mem=4950.6M)

[06/02 22:11:31    815s] End: Collecting metrics
[06/02 22:11:31    815s] GigaOpt Checkpoint: Internal reclaim -numThreads 96 -customPhyUpdate -noGCompAndPhase -force -svrReclaim -rtrShortNets -allowDegradingShortNetRemoval -preCTS -tgtSlackMult 2 -wtns -noRouteTypeResizePolish -noViewPrune -nativePathGroupFlow
[06/02 22:11:31    815s] ### Creating LA Mngr. totSessionCpu=0:13:36 mem=15224.8M
[06/02 22:11:31    815s] ### Creating LA Mngr, finished. totSessionCpu=0:13:36 mem=15224.8M
[06/02 22:11:31    815s] OPERPROF: Starting SiteArray-Init at level 1, MEM:19549.7M, EPOCH TIME: 1748916691.613247
[06/02 22:11:31    815s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:31    815s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:31    815s] 
[06/02 22:11:31    815s] 
[06/02 22:11:31    815s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:11:31    815s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.170, REAL:0.169, MEM:19549.7M, EPOCH TIME: 1748916691.782616
[06/02 22:11:31    815s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:11:31    815s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:31    815s] [oiPhyDebug] optDemand 38648880.00, spDemand 9709200.00.
[06/02 22:11:31    815s] [LDM::Info] TotalInstCnt at InitDesignMc1: 152
[06/02 22:11:31    815s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/02 22:11:31    815s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:13:37 mem=19549.7M
[06/02 22:11:31    815s] OPERPROF: Starting DPlace-Init at level 1, MEM:19549.7M, EPOCH TIME: 1748916691.787457
[06/02 22:11:31    815s] Processing tracks to init pin-track alignment.
[06/02 22:11:31    815s] z: 1, totalTracks: 1
[06/02 22:11:31    815s] z: 3, totalTracks: 1
[06/02 22:11:31    815s] z: 5, totalTracks: 1
[06/02 22:11:31    815s] z: 7, totalTracks: 1
[06/02 22:11:31    815s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[06/02 22:11:31    815s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:11:31    815s] Initializing Route Infrastructure for color support ...
[06/02 22:11:31    815s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:19549.7M, EPOCH TIME: 1748916691.788351
[06/02 22:11:31    815s] ### Add 31 auto generated vias to default rule
[06/02 22:11:31    815s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:19549.7M, EPOCH TIME: 1748916691.792090
[06/02 22:11:31    815s] Route Infrastructure Initialized for color support successfully.
[06/02 22:11:31    815s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:11:31    815s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:19549.7M, EPOCH TIME: 1748916691.798993
[06/02 22:11:31    815s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:31    815s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:31    815s] 
[06/02 22:11:31    815s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:11:31    815s] 
[06/02 22:11:31    815s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:11:31    815s] OPERPROF:     Starting CMU at level 3, MEM:19549.7M, EPOCH TIME: 1748916691.963586
[06/02 22:11:31    815s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.001, MEM:19549.7M, EPOCH TIME: 1748916691.964305
[06/02 22:11:31    815s] 
[06/02 22:11:31    815s] Bad Lib Cell Checking (CMU) is done! (0)
[06/02 22:11:31    815s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.166, MEM:19549.7M, EPOCH TIME: 1748916691.964608
[06/02 22:11:31    815s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:19549.7M, EPOCH TIME: 1748916691.964768
[06/02 22:11:31    815s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.002, MEM:19549.7M, EPOCH TIME: 1748916691.966434
[06/02 22:11:31    815s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=19549.7MB).
[06/02 22:11:31    815s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.180, MEM:19549.7M, EPOCH TIME: 1748916691.967125
[06/02 22:11:31    815s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/02 22:11:32    816s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 152
[06/02 22:11:32    816s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:13:37 mem=19581.7M
[06/02 22:11:32    816s] Begin: Area Reclaim Optimization
[06/02 22:11:32    816s] *** AreaOpt #6 [begin] (place_opt_design #1) : totSession cpu/real = 0:13:37.1/0:17:23.2 (0.8), mem = 19581.7M
[06/02 22:11:32    816s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2876.9
[06/02 22:11:32    816s] 
[06/02 22:11:32    816s] Active Setup views: view_slow_mission 
[06/02 22:11:32    816s] [LDM::Info] TotalInstCnt at InitDesignMc2: 152
[06/02 22:11:32    816s] ### Creating RouteCongInterface, started
[06/02 22:11:32    816s] 
[06/02 22:11:32    816s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.9500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[06/02 22:11:32    816s] 
[06/02 22:11:32    816s] #optDebug: {0, 1.000}
[06/02 22:11:32    816s] ### Creating RouteCongInterface, finished
[06/02 22:11:32    816s] {MG  {8 0 2 0.338158} }
[06/02 22:11:32    816s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/02 22:11:32    816s] +---------+---------+--------+--------+------------+--------+
[06/02 22:11:32    816s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/02 22:11:32    816s] +---------+---------+--------+--------+------------+--------+
[06/02 22:11:32    816s] |   30.75%|        -|   0.000|   0.000|   0:00:00.0|19596.7M|
[06/02 22:11:32    816s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/02 22:11:32    816s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|19697.7M|
[06/02 22:11:32    816s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|19697.7M|
[06/02 22:11:32    816s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|19697.7M|
[06/02 22:11:32    816s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/02 22:11:32    816s] #optDebug: RTR_SNLTF <10.0000 0.5400> <5.4000> 
[06/02 22:11:32    816s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|19697.7M|
[06/02 22:11:32    816s] +---------+---------+--------+--------+------------+--------+
[06/02 22:11:32    816s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/02 22:11:32    816s] 
[06/02 22:11:32    816s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[06/02 22:11:32    816s] --------------------------------------------------------------
[06/02 22:11:32    816s] |                                   | Total     | Sequential |
[06/02 22:11:32    816s] --------------------------------------------------------------
[06/02 22:11:32    816s] | Num insts resized                 |       0  |       0    |
[06/02 22:11:32    816s] | Num insts undone                  |       0  |       0    |
[06/02 22:11:32    816s] | Num insts Downsized               |       0  |       0    |
[06/02 22:11:32    816s] | Num insts Samesized               |       0  |       0    |
[06/02 22:11:32    816s] | Num insts Upsized                 |       0  |       0    |
[06/02 22:11:32    816s] | Num multiple commits+uncommits    |       0  |       -    |
[06/02 22:11:32    816s] --------------------------------------------------------------
[06/02 22:11:32    816s] Bottom Preferred Layer:
[06/02 22:11:32    816s]     None
[06/02 22:11:32    816s] Via Pillar Rule:
[06/02 22:11:32    816s]     None
[06/02 22:11:32    816s] Finished writing unified metrics of routing constraints.
[06/02 22:11:32    816s] 
[06/02 22:11:32    816s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/02 22:11:32    816s] End: Core Area Reclaim Optimization (cpu = 0:00:00.7) (real = 0:00:00.0) **
[06/02 22:11:32    816s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:19697.7M, EPOCH TIME: 1748916692.797156
[06/02 22:11:32    816s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/02 22:11:32    816s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:32    816s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:32    816s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:32    816s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.007, MEM:19689.7M, EPOCH TIME: 1748916692.804416
[06/02 22:11:32    816s] *** Finished re-routing un-routed nets (19689.7M) ***
[06/02 22:11:32    816s] OPERPROF: Starting DPlace-Init at level 1, MEM:19689.7M, EPOCH TIME: 1748916692.807641
[06/02 22:11:32    816s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:19689.7M, EPOCH TIME: 1748916692.808116
[06/02 22:11:32    816s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:19689.7M, EPOCH TIME: 1748916692.811826
[06/02 22:11:32    816s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:19689.7M, EPOCH TIME: 1748916692.821774
[06/02 22:11:32    816s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:32    816s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:32    817s] 
[06/02 22:11:32    817s] 
[06/02 22:11:32    817s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:11:32    817s] OPERPROF:     Starting CMU at level 3, MEM:19689.7M, EPOCH TIME: 1748916692.989063
[06/02 22:11:32    817s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:19689.7M, EPOCH TIME: 1748916692.989834
[06/02 22:11:32    817s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.168, MEM:19689.7M, EPOCH TIME: 1748916692.990064
[06/02 22:11:32    817s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:19689.7M, EPOCH TIME: 1748916692.990220
[06/02 22:11:32    817s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.002, MEM:19689.7M, EPOCH TIME: 1748916692.991804
[06/02 22:11:32    817s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.200, REAL:0.185, MEM:19689.7M, EPOCH TIME: 1748916692.992430
[06/02 22:11:32    817s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/02 22:11:33    817s] 
[06/02 22:11:33    817s] *** Finish Physical Update (cpu=0:00:00.4 real=0:00:01.0 mem=19690.7M) ***
[06/02 22:11:33    817s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 152
[06/02 22:11:33    817s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2876.9
[06/02 22:11:33    817s] *** AreaOpt #6 [finish] (place_opt_design #1) : cpu/real = 0:00:01.2/0:00:01.0 (1.1), totSession cpu/real = 0:13:38.3/0:17:24.2 (0.8), mem = 19690.7M
[06/02 22:11:33    817s] 
[06/02 22:11:33    817s] =============================================================================================
[06/02 22:11:33    817s]  Step TAT Report : AreaOpt #6 / place_opt_design #1                             23.10-p003_1
[06/02 22:11:33    817s] =============================================================================================
[06/02 22:11:33    817s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:11:33    817s] ---------------------------------------------------------------------------------------------
[06/02 22:11:33    817s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:33    817s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:33    817s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:33    817s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   5.0 % )     0:00:00.1 /  0:00:00.1    1.5
[06/02 22:11:33    817s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:33    817s] [ OptimizationStep       ]      1   0:00:00.0  (   1.7 % )     0:00:00.3 /  0:00:00.3    1.1
[06/02 22:11:33    817s] [ OptSingleIteration     ]      4   0:00:00.1  (  11.4 % )     0:00:00.2 /  0:00:00.2    1.0
[06/02 22:11:33    817s] [ OptGetWeight           ]     18   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:33    817s] [ OptEval                ]     18   0:00:00.1  (  10.1 % )     0:00:00.1 /  0:00:00.1    1.2
[06/02 22:11:33    817s] [ OptCommit              ]     18   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:33    817s] [ PostCommitDelayUpdate  ]     18   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:33    817s] [ RefinePlace            ]      1   0:00:00.4  (  33.8 % )     0:00:00.4 /  0:00:00.4    1.2
[06/02 22:11:33    817s] [ TimingUpdate           ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:33    817s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:33    817s] [ MISC                   ]          0:00:00.4  (  36.7 % )     0:00:00.4 /  0:00:00.4    1.1
[06/02 22:11:33    817s] ---------------------------------------------------------------------------------------------
[06/02 22:11:33    817s]  AreaOpt #6 TOTAL                   0:00:01.0  ( 100.0 % )     0:00:01.0 /  0:00:01.2    1.1
[06/02 22:11:33    817s] ---------------------------------------------------------------------------------------------
[06/02 22:11:33    817s] 
[06/02 22:11:33    817s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 152
[06/02 22:11:33    817s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:15276.3M, EPOCH TIME: 1748916693.219172
[06/02 22:11:33    817s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:11:33    817s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:33    817s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:33    817s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:33    817s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.010, REAL:0.008, MEM:15235.3M, EPOCH TIME: 1748916693.226775
[06/02 22:11:33    817s] End: Area Reclaim Optimization (cpu=0:00:01, real=0:00:01, mem=15235.34M, totSessionCpu=0:13:38).
[06/02 22:11:33    817s] Begin: Collecting metrics
[06/02 22:11:33    817s] 
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                  | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                           | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|---------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary           |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:04  |       10391 |    0 |   0 |
| simplify_netlist          |           |          |           |          |             |            |              | 0:00:04  |       10445 |      |     |
| drv_fixing                |           |          |           |          |             |            |              | 0:00:02  |       10464 |      |     |
| area_reclaiming           |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:03  |       10475 |      |     |
| global_opt                |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:08  |       10549 |      |     |
| area_reclaiming_2         |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:04  |       10548 |      |     |
| incremental_replacement   |           |          |           |          |             |       0.00 |         0.00 | 0:00:20  |       13094 |      |     |
| area_reclaiming_3         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13145 |      |     |
| area_reclaiming_4         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13169 |      |     |
| incremental_replacement_2 |           |          |           |          |             |       0.00 |         0.00 | 0:00:19  |       15176 |      |     |
| area_reclaiming_5         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       15225 |      |     |
| area_reclaiming_6         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       15235 |      |     |
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/02 22:11:33    817s] Ending "collect_metrics" (total cpu=0:00:00.4, real=0:00:00.0, peak res=4956.8M, current mem=4956.6M)

[06/02 22:11:33    817s] End: Collecting metrics
[06/02 22:11:33    817s] **INFO: Flow update: Design timing is met.
[06/02 22:11:33    817s] Begin: GigaOpt postEco DRV Optimization
[06/02 22:11:33    817s] GigaOpt Checkpoint: Internal optDRV -inPostEcoStage -smallScaleFixing -maxIter 3 -max_tran -max_cap -maxLocalDensity 0.98 -numThreads 96 -preRouteDontEndWithRefinePlaceIncrSteinerRouteDC -setupTNSCostFactor 1.0 -preCTS
[06/02 22:11:33    817s] *** DrvOpt #2 [begin] (place_opt_design #1) : totSession cpu/real = 0:13:38.9/0:17:24.7 (0.8), mem = 15235.3M
[06/02 22:11:33    817s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2876.10
[06/02 22:11:33    818s] 
[06/02 22:11:33    818s] Active Setup views: view_slow_mission 
[06/02 22:11:33    818s] OPERPROF: Starting SiteArray-Init at level 1, MEM:15235.3M, EPOCH TIME: 1748916693.882970
[06/02 22:11:33    818s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:33    818s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:34    818s] 
[06/02 22:11:34    818s] 
[06/02 22:11:34    818s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:11:34    818s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.190, REAL:0.175, MEM:15235.3M, EPOCH TIME: 1748916694.058054
[06/02 22:11:34    818s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:11:34    818s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:34    818s] [oiPhyDebug] optDemand 38648880.00, spDemand 9709200.00.
[06/02 22:11:34    818s] [LDM::Info] TotalInstCnt at InitDesignMc1: 152
[06/02 22:11:34    818s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/02 22:11:34    818s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:13:39 mem=15235.3M
[06/02 22:11:34    818s] OPERPROF: Starting DPlace-Init at level 1, MEM:15235.3M, EPOCH TIME: 1748916694.063517
[06/02 22:11:34    818s] Processing tracks to init pin-track alignment.
[06/02 22:11:34    818s] z: 1, totalTracks: 1
[06/02 22:11:34    818s] z: 3, totalTracks: 1
[06/02 22:11:34    818s] z: 5, totalTracks: 1
[06/02 22:11:34    818s] z: 7, totalTracks: 1
[06/02 22:11:34    818s] #spOpts: N=22 dpt minPadR=1.1 mergeVia=T genus sncAbut cut2cut hrOri=1 
[06/02 22:11:34    818s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:11:34    818s] Initializing Route Infrastructure for color support ...
[06/02 22:11:34    818s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:15235.3M, EPOCH TIME: 1748916694.064320
[06/02 22:11:34    818s] ### Add 31 auto generated vias to default rule
[06/02 22:11:34    818s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:15235.3M, EPOCH TIME: 1748916694.068738
[06/02 22:11:34    818s] Route Infrastructure Initialized for color support successfully.
[06/02 22:11:34    818s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:11:34    818s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:15235.3M, EPOCH TIME: 1748916694.076450
[06/02 22:11:34    818s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:34    818s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:34    818s] 
[06/02 22:11:34    818s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:11:34    818s] 
[06/02 22:11:34    818s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:11:34    818s] OPERPROF:     Starting CMU at level 3, MEM:15235.3M, EPOCH TIME: 1748916694.251616
[06/02 22:11:34    818s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.001, MEM:15235.3M, EPOCH TIME: 1748916694.252488
[06/02 22:11:34    818s] 
[06/02 22:11:34    818s] Bad Lib Cell Checking (CMU) is done! (0)
[06/02 22:11:34    818s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.180, REAL:0.176, MEM:15235.3M, EPOCH TIME: 1748916694.252798
[06/02 22:11:34    818s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:15235.3M, EPOCH TIME: 1748916694.252979
[06/02 22:11:34    818s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.002, MEM:15235.3M, EPOCH TIME: 1748916694.254513
[06/02 22:11:34    818s] [CPU] DPlace-Init (cpu=0:00:00.2, real=0:00:00.0, mem=15235.3MB).
[06/02 22:11:34    818s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.210, REAL:0.192, MEM:15235.3M, EPOCH TIME: 1748916694.255276
[06/02 22:11:34    818s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/02 22:11:34    818s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 152
[06/02 22:11:34    818s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:13:40 mem=15235.3M
[06/02 22:11:34    818s] ### Creating RouteCongInterface, started
[06/02 22:11:34    818s] 
[06/02 22:11:34    818s] #optDebug:  {2, 0.822, 0.9500} {3, 0.822, 0.9500} {4, 0.664, 0.9500} {5, 0.506, 0.8468} {6, 0.348, 0.6528} {7, 0.032, 0.3457} {8, 0.016, 0.3327} {9, 0.016, 0.3327} {10, 0.004, 0.3232} {11, 0.004, 0.3232} 
[06/02 22:11:34    818s] 
[06/02 22:11:34    818s] #optDebug: {0, 1.000}
[06/02 22:11:34    818s] ### Creating RouteCongInterface, finished
[06/02 22:11:34    818s] {MG  {8 0 2 0.338158} }
[06/02 22:11:34    819s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:11:34    819s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:11:34    819s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:11:35    819s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:11:35    819s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:11:35    819s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:11:35    819s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:11:35    819s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:11:35    819s] AoF 587.8910um
[06/02 22:11:35    820s] [GPS-DRV] Optimizer inputs ============================= 
[06/02 22:11:35    820s] [GPS-DRV] drvFixingStage: Small Scale
[06/02 22:11:35    820s] [GPS-DRV] costLowerBound: 0.1
[06/02 22:11:35    820s] [GPS-DRV] setupTNSCost  : 1
[06/02 22:11:35    820s] [GPS-DRV] maxIter       : 3
[06/02 22:11:35    820s] [GPS-DRV] numExtraItersOnHighCongestion: 1
[06/02 22:11:35    820s] [GPS-DRV] Optimizer parameters ============================= 
[06/02 22:11:35    820s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[06/02 22:11:35    820s] [GPS-DRV] maxDensity (design): 0.95
[06/02 22:11:35    820s] [GPS-DRV] maxLocalDensity: 0.98
[06/02 22:11:35    820s] [GPS-DRV] MaxBufDistForPlaceBlk: 108um
[06/02 22:11:35    820s] [GPS-DRV] Dflt RT Characteristic Length 97.376um AoF 587.891um x 1
[06/02 22:11:35    820s] [GPS-DRV] isCPECostingOn: false
[06/02 22:11:35    820s] [GPS-DRV] All active and enabled setup views
[06/02 22:11:35    820s] [GPS-DRV]     view_slow_mission
[06/02 22:11:35    820s] [GPS-DRV] MarginForMaxTran: 0.2 (in which tool's ExtraDrcMargin: 0.2)
[06/02 22:11:35    820s] [GPS-DRV] MarginForMaxCap : 0.2 (in which tool's ExtraDrcMargin: 0.2)
[06/02 22:11:35    820s] [GPS-DRV] maxFanoutCount on: Threshold = 75
[06/02 22:11:35    820s] [GPS-DRV] -congEffort: high
[06/02 22:11:35    820s] [GPS-DRV] 2DC {5 0 1 0 0 1}
[06/02 22:11:35    820s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[06/02 22:11:35    820s] [GPS-DRV] ROI - costFactor(area: 0; leakageP: 0; dynamicP: 0; setupTNS:1)
[06/02 22:11:35    820s] [GPS-DRV] ROI - unit(Area: 125280; LeakageP: 1.57599e-08; DynamicP: 125280)DBU
[06/02 22:11:35    820s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/02 22:11:35    820s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/02 22:11:35    820s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/02 22:11:35    820s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/02 22:11:35    820s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/02 22:11:35    820s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/02 22:11:35    820s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    99.47|     0.00|       0|       0|       0| 30.75%|          |         |
[06/02 22:11:35    820s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/02 22:11:35    820s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    99.47|     0.00|       0|       0|       0| 30.75%| 0:00:00.0| 19709.3M|
[06/02 22:11:35    820s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/02 22:11:35    820s] Bottom Preferred Layer:
[06/02 22:11:35    820s]     None
[06/02 22:11:35    820s] Via Pillar Rule:
[06/02 22:11:35    820s]     None
[06/02 22:11:35    820s] Finished writing unified metrics of routing constraints.
[06/02 22:11:35    820s] 
[06/02 22:11:35    820s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=19709.3M) ***
[06/02 22:11:35    820s] 
[06/02 22:11:35    820s] Total-nets :: 36, Stn-nets :: 0, ratio :: 0 %, Total-len 118.084, Stn-len 0
[06/02 22:11:35    820s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 152
[06/02 22:11:35    820s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:16490.9M, EPOCH TIME: 1748916695.907431
[06/02 22:11:35    820s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/02 22:11:35    820s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:35    820s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:35    820s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:35    820s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.024, MEM:15264.9M, EPOCH TIME: 1748916695.931771
[06/02 22:11:35    820s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2876.10
[06/02 22:11:35    820s] *** DrvOpt #2 [finish] (place_opt_design #1) : cpu/real = 0:00:02.6/0:00:02.3 (1.1), totSession cpu/real = 0:13:41.5/0:17:27.0 (0.8), mem = 15264.9M
[06/02 22:11:35    820s] 
[06/02 22:11:35    820s] =============================================================================================
[06/02 22:11:35    820s]  Step TAT Report : DrvOpt #2 / place_opt_design #1                              23.10-p003_1
[06/02 22:11:35    820s] =============================================================================================
[06/02 22:11:35    820s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:11:35    820s] ---------------------------------------------------------------------------------------------
[06/02 22:11:35    820s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:35    820s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:35    820s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   8.2 % )     0:00:00.4 /  0:00:00.5    1.2
[06/02 22:11:35    820s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:35    820s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.8 % )     0:00:00.1 /  0:00:00.1    1.1
[06/02 22:11:35    820s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:35    820s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.2    1.5
[06/02 22:11:35    820s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:35    820s] [ DrvComputeSummary      ]      2   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.2    1.5
[06/02 22:11:35    820s] [ DetailPlaceInit        ]      1   0:00:00.2  (   8.3 % )     0:00:00.2 /  0:00:00.2    1.1
[06/02 22:11:35    820s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:11:35    820s] [ MISC                   ]          0:00:01.8  (  76.2 % )     0:00:01.8 /  0:00:01.9    1.1
[06/02 22:11:35    820s] ---------------------------------------------------------------------------------------------
[06/02 22:11:35    820s]  DrvOpt #2 TOTAL                    0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.6    1.1
[06/02 22:11:35    820s] ---------------------------------------------------------------------------------------------
[06/02 22:11:35    820s] 
[06/02 22:11:35    820s] Begin: Collecting metrics
[06/02 22:11:36    820s] 
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot                  | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
|                           | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
|---------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
| initial_summary           |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:04  |       10391 |    0 |   0 |
| simplify_netlist          |           |          |           |          |             |            |              | 0:00:04  |       10445 |      |     |
| drv_fixing                |           |          |           |          |             |            |              | 0:00:02  |       10464 |      |     |
| area_reclaiming           |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:03  |       10475 |      |     |
| global_opt                |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:08  |       10549 |      |     |
| area_reclaiming_2         |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:04  |       10548 |      |     |
| incremental_replacement   |           |          |           |          |             |       0.00 |         0.00 | 0:00:20  |       13094 |      |     |
| area_reclaiming_3         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13145 |      |     |
| area_reclaiming_4         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13169 |      |     |
| incremental_replacement_2 |           |          |           |          |             |       0.00 |         0.00 | 0:00:19  |       15176 |      |     |
| area_reclaiming_5         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       15225 |      |     |
| area_reclaiming_6         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       15235 |      |     |
| drv_eco_fixing            |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:03  |       15263 |    0 |   0 |
 --------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/02 22:11:36    820s] Ending "collect_metrics" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4968.1M, current mem=4968.1M)

[06/02 22:11:36    820s] End: Collecting metrics
[06/02 22:11:36    820s] End: GigaOpt postEco DRV Optimization
[06/02 22:11:36    820s] **INFO: Flow update: Design timing is met.
[06/02 22:11:36    820s] **WARN: (IMPOPT-7329):	Skipping refinePlace due to user configuration.
[06/02 22:11:36    820s] **INFO: Flow update: Design timing is met.
[06/02 22:11:36    820s] **INFO: Flow update: Design timing is met.
[06/02 22:11:36    820s] Register exp ratio and priority group on 0 nets on 36 nets : 
[06/02 22:11:36    821s] 
[06/02 22:11:36    821s] Active setup views:
[06/02 22:11:36    821s]  view_slow_mission
[06/02 22:11:36    821s]   Dominating endpoints: 0
[06/02 22:11:36    821s]   Dominating TNS: -0.000
[06/02 22:11:36    821s] 
[06/02 22:11:37    822s] Extraction called for design 'adder' of instances=152 and nets=40 using extraction engine 'preRoute' .
[06/02 22:11:37    822s] PreRoute RC Extraction called for design adder.
[06/02 22:11:37    822s] RC Extraction called in multi-corner(2) mode.
[06/02 22:11:37    822s] RCMode: PreRoute
[06/02 22:11:37    822s]       RC Corner Indexes            0       1   
[06/02 22:11:37    822s] Capacitance Scaling Factor   : 1.00000 1.00000 
[06/02 22:11:37    822s] Resistance Scaling Factor    : 1.00000 1.00000 
[06/02 22:11:37    822s] Clock Cap. Scaling Factor    : 1.00000 1.00000 
[06/02 22:11:37    822s] Clock Res. Scaling Factor    : 1.00000 1.00000 
[06/02 22:11:37    822s] Shrink Factor                : 1.00000
[06/02 22:11:37    822s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[06/02 22:11:37    822s] Using Quantus QRC technology file ...
[06/02 22:11:37    822s] eee: Design is marked Stenier-routed. Grid density data update will be skipped.
[06/02 22:11:37    822s] Grid density data update skipped
[06/02 22:11:37    822s] eee: pegSigSF=1.070000
[06/02 22:11:37    822s] Initializing multi-corner resistance tables ...
[06/02 22:11:37    822s] eee: Grid unit RC data computation started
[06/02 22:11:37    822s] eee: Grid unit RC data computation completed
[06/02 22:11:37    822s] eee: l=1 avDens=0.005171 usedTrk=0.962963 availTrk=186.206897 sigTrk=0.962963
[06/02 22:11:37    822s] eee: l=2 avDens=0.001097 usedTrk=0.296296 availTrk=270.000000 sigTrk=0.296296
[06/02 22:11:37    822s] eee: l=3 avDens=0.028515 usedTrk=6.843704 availTrk=240.000000 sigTrk=6.843704
[06/02 22:11:37    822s] eee: l=4 avDens=0.027963 usedTrk=6.711111 availTrk=240.000000 sigTrk=6.711111
[06/02 22:11:37    822s] eee: l=5 avDens=0.021343 usedTrk=5.122222 availTrk=240.000000 sigTrk=5.122222
[06/02 22:11:37    822s] eee: l=6 avDens=0.003856 usedTrk=0.925556 availTrk=240.000000 sigTrk=0.925556
[06/02 22:11:37    822s] eee: l=7 avDens=0.012212 usedTrk=2.198148 availTrk=180.000000 sigTrk=2.198148
[06/02 22:11:37    822s] eee: l=8 avDens=0.002762 usedTrk=0.066296 availTrk=24.000000 sigTrk=0.066296
[06/02 22:11:37    822s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:11:37    822s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:11:37    822s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:11:37    822s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:11:37    822s] eee: LAM-FP: thresh=1 ; dimX=126.150000 ; dimY=124.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[06/02 22:11:37    822s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.000000 uaWl=0.000000 uaWlH=0.687000 aWlH=0.000000 lMod=0 pMax=0.912200 pMod=78 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/02 22:11:37    822s] eee: NetCapCache creation started. (Current Mem: 15231.984M) 
[06/02 22:11:37    822s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 15231.984M) 
[06/02 22:11:37    822s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(10.092000, 9.920000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[06/02 22:11:37    822s] eee: Metal Layers Info:
[06/02 22:11:37    822s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:11:37    822s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/02 22:11:37    822s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:11:37    822s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[06/02 22:11:37    822s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[06/02 22:11:37    822s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[06/02 22:11:37    822s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[06/02 22:11:37    822s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[06/02 22:11:37    822s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[06/02 22:11:37    822s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[06/02 22:11:37    822s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[06/02 22:11:37    822s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[06/02 22:11:37    822s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[06/02 22:11:37    822s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[06/02 22:11:37    822s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:11:37    822s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[06/02 22:11:37    822s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.1  Real Time: 0:00:00.0  MEM: 15231.984M)
[06/02 22:11:37    822s] Skewing Data Summary (End_of_FINAL)
[06/02 22:11:37    822s] 
[06/02 22:11:37    822s] Skew summary for view view_slow_mission:
[06/02 22:11:37    822s] * Accumulated skew : count = 0
[06/02 22:11:37    822s] *     Internal use : count = 0
[06/02 22:11:37    822s] 
[06/02 22:11:37    822s] Starting delay calculation for Setup views
[06/02 22:11:38    823s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/02 22:11:38    823s] #################################################################################
[06/02 22:11:38    823s] # Design Stage: PreRoute
[06/02 22:11:38    823s] # Design Name: adder
[06/02 22:11:38    823s] # Design Mode: 22nm
[06/02 22:11:38    823s] # Analysis Mode: MMMC Non-OCV 
[06/02 22:11:38    823s] # Parasitics Mode: No SPEF/RCDB 
[06/02 22:11:38    823s] # Signoff Settings: SI Off 
[06/02 22:11:38    823s] #################################################################################
[06/02 22:11:38    824s] Topological Sorting (REAL = 0:00:00.0, MEM = 15267.8M, InitMEM = 15267.8M)
[06/02 22:11:39    824s] Calculate delays in BcWc mode...
[06/02 22:11:39    824s] Start delay calculation (fullDC) (96 T). (MEM=4987.64)
[06/02 22:11:39    824s] End AAE Lib Interpolated Model. (MEM=15286.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:11:39    826s] Total number of fetched objects 36
[06/02 22:11:39    826s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/02 22:11:39    826s] End delay calculation. (MEM=5004.58 CPU=0:00:00.7 REAL=0:00:00.0)
[06/02 22:11:39    826s] End delay calculation (fullDC). (MEM=5004.58 CPU=0:00:01.5 REAL=0:00:00.0)
[06/02 22:11:39    826s] *** CDM Built up (cpu=0:00:02.8  real=0:00:01.0  mem= 18822.6M) ***
[06/02 22:11:40    826s] *** Done Building Timing Graph (cpu=0:00:04.0 real=0:00:03.0 totSessionCpu=0:13:48 mem=15271.6M)
[06/02 22:11:40    826s] OPTC: user 20.0
[06/02 22:11:40    826s] Reported timing to dir ./timingReports
[06/02 22:11:40    826s] **optDesign ... cpu = 0:04:38, real = 0:01:55, mem = 4995.3M, totSessionCpu=0:13:48 **
[06/02 22:11:40    826s] OPERPROF: Starting SiteArray-Init at level 1, MEM:15271.6M, EPOCH TIME: 1748916700.225638
[06/02 22:11:40    826s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:40    826s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:40    827s] 
[06/02 22:11:40    827s] 
[06/02 22:11:40    827s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:11:40    827s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.200, REAL:0.175, MEM:15271.6M, EPOCH TIME: 1748916700.400404
[06/02 22:11:40    827s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:11:40    827s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:11:44    828s] 
------------------------------------------------------------------
     optDesign Final Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.470  | 99.470  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[06/02 22:11:44    828s] Begin: Collecting metrics
[06/02 22:11:44    828s] **INFO: Starting Blocking QThread with 96 CPU
[06/02 22:11:44    828s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[06/02 22:11:44    828s] Multi-CPU acceleration using 96 CPU(s).
[06/02 22:11:44      0s] *** QThread MetricCollect [begin] (place_opt_design #1) : mem = 0.6M
[06/02 22:11:44      0s] Multithreaded Timing Analysis is initialized with 96 threads
[06/02 22:11:44      0s] 
[06/02 22:11:44      0s] Ending "set_metric_additional_insts" (total cpu=0:00:00.3, real=0:00:00.0, peak res=4968.1M, current mem=4631.4M)
[06/02 22:11:45      0s] Ending "set_metric_inst_count_area" (total cpu=0:00:00.3, real=0:00:01.0, peak res=4743.6M, current mem=4632.0M)
[06/02 22:11:45      0s] *** QThread MetricCollect [finish] (place_opt_design #1) : cpu/real = 0:00:00.8/0:00:00.7 (1.1), mem = 7.6M
[06/02 22:11:45      0s] 
[06/02 22:11:45      0s] =============================================================================================
[06/02 22:11:45      0s]  Step TAT Report : QThreadWorker #1 / place_opt_design #1                       23.10-p003_1
[06/02 22:11:45      0s] =============================================================================================
[06/02 22:11:45      0s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:11:45      0s] ---------------------------------------------------------------------------------------------
[06/02 22:11:45      0s] [ MISC                   ]          0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.8    1.1
[06/02 22:11:45      0s] ---------------------------------------------------------------------------------------------
[06/02 22:11:45      0s]  QThreadWorker #1 TOTAL             0:00:00.7  ( 100.0 % )     0:00:00.7 /  0:00:00.8    1.1
[06/02 22:11:45      0s] ---------------------------------------------------------------------------------------------
[06/02 22:11:45      0s] 

[06/02 22:11:45    829s]  
_______________________________________________________________________
[06/02 22:11:45    829s]  --------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/02 22:11:45    829s] | Snapshot                  | WNS                  | TNS                  | Density (%) | Hotspot                   | Resource               | DRVs       |
[06/02 22:11:45    829s] |                           | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Max (bins) | Total (bins) | Real (s) | Memory (MB) | Tran | Cap |
[06/02 22:11:45    829s] |---------------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------+-------------+------+-----|
[06/02 22:11:45    829s] | initial_summary           |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:04  |       10391 |    0 |   0 |
[06/02 22:11:45    829s] | simplify_netlist          |           |          |           |          |             |            |              | 0:00:04  |       10445 |      |     |
[06/02 22:11:45    829s] | drv_fixing                |           |          |           |          |             |            |              | 0:00:02  |       10464 |      |     |
[06/02 22:11:45    829s] | area_reclaiming           |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:03  |       10475 |      |     |
[06/02 22:11:45    829s] | global_opt                |           |   99.474 |           |        0 |       30.75 |            |              | 0:00:08  |       10549 |      |     |
[06/02 22:11:45    829s] | area_reclaiming_2         |     0.000 |   99.474 |         0 |        0 |       30.75 |            |              | 0:00:04  |       10548 |      |     |
[06/02 22:11:45    829s] | incremental_replacement   |           |          |           |          |             |       0.00 |         0.00 | 0:00:20  |       13094 |      |     |
[06/02 22:11:45    829s] | area_reclaiming_3         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13145 |      |     |
[06/02 22:11:45    829s] | area_reclaiming_4         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       13169 |      |     |
[06/02 22:11:45    829s] | incremental_replacement_2 |           |          |           |          |             |       0.00 |         0.00 | 0:00:19  |       15176 |      |     |
[06/02 22:11:45    829s] | area_reclaiming_5         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       15225 |      |     |
[06/02 22:11:45    829s] | area_reclaiming_6         |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:02  |       15235 |      |     |
[06/02 22:11:45    829s] | drv_eco_fixing            |     0.000 |   99.470 |         0 |        0 |       30.75 |            |              | 0:00:03  |       15263 |    0 |   0 |
[06/02 22:11:45    829s] | final_summary             |           |   99.470 |           |        0 |       30.75 |            |              | 0:00:05  |       15307 |    0 |   0 |
[06/02 22:11:45    829s]  --------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/02 22:11:45    829s] Ending "collect_metrics" (total cpu=0:00:00.9, real=0:00:01.0, peak res=5110.3M, current mem=4999.6M)

[06/02 22:11:45    829s] End: Collecting metrics
[06/02 22:11:45    829s] **optDesign ... cpu = 0:04:41, real = 0:02:00, mem = 4999.6M, totSessionCpu=0:13:51 **
[06/02 22:11:45    829s] 
[06/02 22:11:45    829s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:11:45    829s] Deleting Lib Analyzer.
[06/02 22:11:45    829s] 
[06/02 22:11:45    829s] TimeStamp Deleting Cell Server End ...
[06/02 22:11:45    829s] *** Finished optDesign ***
[06/02 22:11:45    830s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/02 22:11:45    830s] UM:*                                                                   final
[06/02 22:11:46    830s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/02 22:11:46    830s] UM:*                                                                   opt_design_prects
[06/02 22:11:46    830s] 
[06/02 22:11:46    830s] Creating Lib Analyzer ...
[06/02 22:11:46    830s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/02 22:11:46    830s] 
[06/02 22:11:46    830s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:11:46    830s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:11:46    830s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/02 22:11:46    830s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:11:46    830s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/02 22:11:46    830s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/02 22:11:46    830s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/02 22:11:46    830s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/02 22:11:46    830s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/02 22:11:46    830s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/02 22:11:46    830s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/02 22:11:46    830s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/02 22:11:46    830s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/02 22:11:46    830s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:11:46    830s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/02 22:11:46    830s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:11:46    830s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/02 22:11:46    830s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:11:46    830s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/02 22:11:46    830s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:11:46    830s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/02 22:11:46    830s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/02 22:11:46    830s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/02 22:11:46    830s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/02 22:11:46    830s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/02 22:11:46    830s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/02 22:11:46    830s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/02 22:11:46    830s] Summary for sequential cells identification: 
[06/02 22:11:46    830s]   Identified SBFF number: 299
[06/02 22:11:46    830s]   Identified MBFF number: 75
[06/02 22:11:46    830s]   Identified SB Latch number: 22
[06/02 22:11:46    830s]   Identified MB Latch number: 0
[06/02 22:11:46    830s]   Not identified SBFF number: 15
[06/02 22:11:46    830s]   Not identified MBFF number: 0
[06/02 22:11:46    830s]   Not identified SB Latch number: 0
[06/02 22:11:46    830s]   Not identified MB Latch number: 0
[06/02 22:11:46    830s]   Number of sequential cells which are not FFs: 45
[06/02 22:11:46    830s]  Visiting view : view_slow_mission
[06/02 22:11:46    830s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/02 22:11:46    830s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/02 22:11:46    830s]  Visiting view : view_fast_mission
[06/02 22:11:46    830s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/02 22:11:46    830s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/02 22:11:46    830s] TLC MultiMap info (StdDelay):
[06/02 22:11:46    830s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/02 22:11:46    830s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/02 22:11:46    830s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/02 22:11:46    830s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/02 22:11:46    830s]  Setting StdDelay to: 6.1ps
[06/02 22:11:46    830s] 
[06/02 22:11:46    830s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:11:46    831s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[06/02 22:11:46    831s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[06/02 22:11:46    831s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/02 22:11:46    831s] 
[06/02 22:11:46    831s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:11:47    832s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:13:53 mem=15306.6M
[06/02 22:11:48    832s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:13:54 mem=15306.6M
[06/02 22:11:48    832s] Creating Lib Analyzer, finished. 
[06/02 22:12:29    836s] Info: final physical memory for 97 CRR processes is 2007.47MB.
[06/02 22:12:34    836s] Info: Summary of CRR changes:
[06/02 22:12:34    836s]       - Timing transform commits:       0
[06/02 22:12:34    836s] 
[06/02 22:12:34    836s] 	OPT_RUNTIME:          optDesign (count =  3): (cpu=  0:05:13 real=  0:03:22)
[06/02 22:12:34    836s] 	OPT_RUNTIME:           simplify (count =  1): (cpu=0:00:05.3 real=0:00:04.6)
[06/02 22:12:34    836s] 	OPT_RUNTIME:            reclaim (count =  4): (cpu=0:00:12.0 real=0:00:09.9)
[06/02 22:12:34    836s] 	OPT_RUNTIME:                ofo (count =  1): (cpu=0:00:10.5 real=0:00:07.5)
[06/02 22:12:34    836s] 	OPT_RUNTIME:            rePlace (count =  2): (cpu=  0:03:02 real=0:00:31.7)
[06/02 22:12:34    836s] 	OPT_RUNTIME:          postGROpt (count =  1): (cpu=0:00:03.0 real=0:00:02.7)
[06/02 22:12:34    836s] Deleting Lib Analyzer.
[06/02 22:12:34    836s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/02 22:12:34    836s] clean pInstBBox. size 0
[06/02 22:12:34    836s] Cell adder LLGs are deleted
[06/02 22:12:34    836s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:34    836s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:34    836s] 
[06/02 22:12:34    836s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:12:34    836s] 
[06/02 22:12:34    836s] TimeStamp Deleting Cell Server End ...
[06/02 22:12:34    836s] Disable CTE adjustment.
[06/02 22:12:34    836s] Disable Layer aware incrSKP.
[06/02 22:12:34    836s] Info: pop threads available for lower-level modules during optimization.
[06/02 22:12:34    836s] #optDebug: fT-D <X 1 0 0 0>
[06/02 22:12:34    836s] VSMManager cleared!
[06/02 22:12:34    836s] **place_opt_design ... cpu = 0:06:15, real = 0:03:12, mem = 15223.6M **
[06/02 22:12:34    836s] *** Finished GigaPlace ***
[06/02 22:12:34    836s] 
[06/02 22:12:34    836s] *** Summary of all messages that are not suppressed in this session:
[06/02 22:12:34    836s] Severity  ID               Count  Summary                                  
[06/02 22:12:34    836s] WARNING   IMPSP-2041           3  Found %d fixed insts that could not be c...
[06/02 22:12:34    836s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[06/02 22:12:34    836s] WARNING   NRIF-95              6  Option setNanoRouteMode -routeTopRouting...
[06/02 22:12:34    836s] *** Message Summary: 10 warning(s), 0 error(s)
[06/02 22:12:34    836s] 
[06/02 22:12:34    836s] *** place_opt_design #1 [finish] () : cpu/real = 0:06:14.6/0:03:11.6 (2.0), totSession cpu/real = 0:13:57.6/0:18:25.7 (0.8), mem = 15223.6M
[06/02 22:12:34    836s] 
[06/02 22:12:34    836s] =============================================================================================
[06/02 22:12:34    836s]  Final TAT Report : place_opt_design #1                                         23.10-p003_1
[06/02 22:12:34    836s] =============================================================================================
[06/02 22:12:34    836s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:12:34    836s] ---------------------------------------------------------------------------------------------
[06/02 22:12:34    836s] [ InitOpt                ]      1   0:00:29.6  (  15.4 % )     0:00:36.4 /  0:00:34.8    1.0
[06/02 22:12:34    836s] [ GlobalOpt              ]      1   0:00:07.0  (   3.6 % )     0:00:07.0 /  0:00:10.0    1.4
[06/02 22:12:34    836s] [ DrvOpt                 ]      2   0:00:04.4  (   2.3 % )     0:00:04.4 /  0:00:05.0    1.1
[06/02 22:12:34    836s] [ SimplifyNetlist        ]      1   0:00:04.1  (   2.1 % )     0:00:04.1 /  0:00:04.8    1.2
[06/02 22:12:34    836s] [ SkewPreCTSReport       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:12:34    836s] [ AreaOpt                ]      6   0:00:07.8  (   4.1 % )     0:00:08.5 /  0:00:10.0    1.2
[06/02 22:12:34    836s] [ ViewPruning            ]     10   0:00:00.4  (   0.2 % )     0:00:01.1 /  0:00:01.9    1.7
[06/02 22:12:34    836s] [ OptSummaryReport       ]      2   0:00:00.8  (   0.4 % )     0:00:07.9 /  0:00:09.9    1.3
[06/02 22:12:34    836s] [ MetricReport           ]     14   0:00:07.9  (   4.1 % )     0:00:07.9 /  0:00:05.4    0.7
[06/02 22:12:34    836s] [ DrvReport              ]      2   0:00:02.5  (   1.3 % )     0:00:02.5 /  0:00:00.6    0.2
[06/02 22:12:34    836s] [ SlackTraversorInit     ]      7   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.6
[06/02 22:12:34    836s] [ CellServerInit         ]      7   0:00:00.5  (   0.2 % )     0:00:00.5 /  0:00:00.5    1.0
[06/02 22:12:34    836s] [ LibAnalyzerInit        ]      1   0:00:02.0  (   1.0 % )     0:00:02.0 /  0:00:02.3    1.2
[06/02 22:12:34    836s] [ PowerInterfaceInit     ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:12:34    836s] [ PlacerInterfaceInit    ]      6   0:00:00.9  (   0.5 % )     0:00:02.1 /  0:00:02.6    1.2
[06/02 22:12:34    836s] [ ReportTranViolation    ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:12:34    836s] [ ReportCapViolation     ]      3   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.7
[06/02 22:12:34    836s] [ GlobalPlace            ]      1   0:00:20.7  (  10.8 % )     0:00:21.9 /  0:01:21.3    3.7
[06/02 22:12:34    836s] [ IncrReplace            ]      2   0:00:24.9  (  13.0 % )     0:00:38.9 /  0:03:10.8    4.9
[06/02 22:12:34    836s] [ RefinePlace            ]      5   0:00:05.0  (   2.6 % )     0:00:05.0 /  0:00:31.7    6.3
[06/02 22:12:34    836s] [ DetailPlaceInit        ]      9   0:00:02.6  (   1.3 % )     0:00:02.6 /  0:00:07.2    2.8
[06/02 22:12:34    836s] [ EarlyGlobalRoute       ]      1   0:00:02.5  (   1.3 % )     0:00:02.5 /  0:00:14.9    5.9
[06/02 22:12:34    836s] [ ExtractRC              ]      4   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[06/02 22:12:34    836s] [ UpdateTimingGraph      ]      8   0:00:02.4  (   1.2 % )     0:00:11.9 /  0:00:19.4    1.6
[06/02 22:12:34    836s] [ FullDelayCalc          ]      4   0:00:05.5  (   2.9 % )     0:00:05.5 /  0:00:11.3    2.0
[06/02 22:12:34    836s] [ TimingUpdate           ]     47   0:00:08.5  (   4.4 % )     0:00:08.5 /  0:00:11.7    1.4
[06/02 22:12:34    836s] [ TimingReport           ]      2   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.5
[06/02 22:12:34    836s] [ GenerateReports        ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.0
[06/02 22:12:34    836s] [ IncrTimingUpdate       ]      7   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.7
[06/02 22:12:34    836s] [ MISC                   ]          0:00:51.3  (  26.8 % )     0:00:51.3 /  0:00:13.3    0.3
[06/02 22:12:34    836s] ---------------------------------------------------------------------------------------------
[06/02 22:12:34    836s]  place_opt_design #1 TOTAL          0:03:11.6  ( 100.0 % )     0:03:11.6 /  0:06:14.6    2.0
[06/02 22:12:34    836s] ---------------------------------------------------------------------------------------------
[06/02 22:12:34    836s] 
[06/02 22:12:34    836s] #% End place_opt_design (date=06/02 22:12:34, total cpu=0:06:15, real=0:03:12, peak res=5987.1M, current mem=4892.4M)
[06/02 22:12:34    836s] <CMD> checkPlace
[06/02 22:12:34    836s] OPERPROF: Starting checkPlace at level 1, MEM:15223.6M, EPOCH TIME: 1748916754.682834
[06/02 22:12:34    836s] Processing tracks to init pin-track alignment.
[06/02 22:12:34    836s] z: 1, totalTracks: 1
[06/02 22:12:34    836s] z: 3, totalTracks: 1
[06/02 22:12:34    836s] z: 5, totalTracks: 1
[06/02 22:12:34    836s] z: 7, totalTracks: 1
[06/02 22:12:34    836s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[06/02 22:12:34    836s] #spOpts: rpCkHalo=4 
[06/02 22:12:34    836s] Initializing Route Infrastructure for color support ...
[06/02 22:12:34    836s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:15223.6M, EPOCH TIME: 1748916754.683961
[06/02 22:12:34    836s] ### Add 31 auto generated vias to default rule
[06/02 22:12:34    836s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.007, MEM:15223.6M, EPOCH TIME: 1748916754.690919
[06/02 22:12:34    836s] Route Infrastructure Initialized for color support successfully.
[06/02 22:12:34    836s] Cell adder LLGs are deleted
[06/02 22:12:34    836s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:34    836s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:34    836s] # Building adder llgBox search-tree.
[06/02 22:12:34    836s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:12:34    836s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:15223.6M, EPOCH TIME: 1748916754.704136
[06/02 22:12:34    836s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:34    836s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:34    836s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:15223.6M, EPOCH TIME: 1748916754.705036
[06/02 22:12:34    836s] Max number of tech site patterns supported in site array is 256.
[06/02 22:12:34    836s] Core basic site is GF22_DST
[06/02 22:12:34    836s] Processing tracks to init pin-track alignment.
[06/02 22:12:34    836s] z: 1, totalTracks: 1
[06/02 22:12:34    836s] z: 3, totalTracks: 1
[06/02 22:12:34    836s] z: 5, totalTracks: 1
[06/02 22:12:34    836s] z: 7, totalTracks: 1
[06/02 22:12:35    842s] After signature check, allow fast init is false, keep pre-filter is true.
[06/02 22:12:35    842s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/02 22:12:35    842s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:12:35    842s] SiteArray: use 20,480 bytes
[06/02 22:12:35    842s] SiteArray: current memory after site array memory allocation 15223.6M
[06/02 22:12:35    842s] SiteArray: FP blocked sites are writable
[06/02 22:12:35    842s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/02 22:12:35    842s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:15223.6M, EPOCH TIME: 1748916755.592083
[06/02 22:12:35    844s] Process 323 wires and vias for routing blockage analysis
[06/02 22:12:35    844s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:2.120, REAL:0.308, MEM:15223.6M, EPOCH TIME: 1748916755.900505
[06/02 22:12:35    844s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:12:35    844s] Atter site array init, number of instance map data is 0.
[06/02 22:12:35    844s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:8.140, REAL:1.283, MEM:15223.6M, EPOCH TIME: 1748916755.987918
[06/02 22:12:35    844s] 
[06/02 22:12:35    844s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:12:35    844s] 
[06/02 22:12:35    844s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:12:35    844s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:8.220, REAL:1.289, MEM:15223.6M, EPOCH TIME: 1748916755.992951
[06/02 22:12:35    844s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:15223.6M, EPOCH TIME: 1748916755.993379
[06/02 22:12:35    844s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/02 22:12:35    844s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:15223.6M, EPOCH TIME: 1748916755.993880
[06/02 22:12:35    844s] Begin checking placement ... (start mem=15223.6M, init mem=15223.6M)
[06/02 22:12:35    844s] Begin checking exclusive groups violation ...
[06/02 22:12:35    844s] There are 0 groups to check, max #box is 0, total #box is 0
[06/02 22:12:35    844s] Finished checking exclusive groups violations. Found 0 Vio.
[06/02 22:12:36    848s] 
[06/02 22:12:36    848s] Running CheckPlace using 96 threads!...
[06/02 22:12:36    849s] 
[06/02 22:12:36    849s] ...checkPlace MT is done!
[06/02 22:12:43    901s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:15191.6M, EPOCH TIME: 1748916763.100697
[06/02 22:12:43    901s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.001, MEM:15191.6M, EPOCH TIME: 1748916763.101336
[06/02 22:12:43    901s] *info: Placed = 152            (Fixed = 142)
[06/02 22:12:43    901s] *info: Unplaced = 0           
[06/02 22:12:43    901s] Placement Density:30.75%(9/31)
[06/02 22:12:43    901s] Placement Density (including fixed std cells):63.87%(38/60)
[06/02 22:12:43    901s] Cell adder LLGs are deleted
[06/02 22:12:43    901s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/02 22:12:43    901s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:43    901s] # Resetting pin-track-align track data.
[06/02 22:12:43    901s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:43    901s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:43    901s] Finished checkPlace (total: cpu=0:01:05, real=0:00:09.0; vio checks: cpu=0:00:56.3, real=0:00:08.0; mem=15191.6M)
[06/02 22:12:43    901s] OPERPROF: Finished checkPlace at level 1, CPU:64.560, REAL:8.447, MEM:15191.6M, EPOCH TIME: 1748916763.129508
[06/02 22:12:43    901s] <CMD> reportCongestion -overflow
[06/02 22:12:43    901s] Usage: (2.4%H 2.3%V) = (5.400e+01um 7.020e+01um) = (50 65)
[06/02 22:12:43    901s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[06/02 22:12:43    901s] 
[06/02 22:12:43    901s] Congestion distribution:
[06/02 22:12:43    901s] 
[06/02 22:12:43    901s] Remain	cntH		cntV
[06/02 22:12:43    901s] --------------------------------------
[06/02 22:12:43    901s] --------------------------------------
[06/02 22:12:43    901s]   5:	81	100.00%	81	100.00%
[06/02 22:12:43    901s] <CMD> timeDesign -preCTS -prefix preCTS_setup -outDir timingReports
[06/02 22:12:43    901s] #optDebug: fT-S <1 1 0 0 0>
[06/02 22:12:43    901s] *** timeDesign #2 [begin] () : totSession cpu/real = 0:15:02.3/0:18:34.2 (0.8), mem = 15191.6M
[06/02 22:12:43    901s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:15191.6M, EPOCH TIME: 1748916763.160299
[06/02 22:12:43    901s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:43    901s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:43    901s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:15191.6M, EPOCH TIME: 1748916763.160663
[06/02 22:12:43    901s] Start to check current routing status for nets...
[06/02 22:12:43    901s] All nets are already routed correctly.
[06/02 22:12:43    901s] End to check current routing status for nets (mem=15191.6M)
[06/02 22:12:43    901s] Cell adder LLGs are deleted
[06/02 22:12:43    901s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:43    901s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:43    901s] OPERPROF: Starting SiteArray-Init at level 1, MEM:15193.6M, EPOCH TIME: 1748916763.188809
[06/02 22:12:43    901s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:43    901s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:43    901s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:15193.6M, EPOCH TIME: 1748916763.189810
[06/02 22:12:43    901s] Max number of tech site patterns supported in site array is 256.
[06/02 22:12:43    901s] Core basic site is GF22_DST
[06/02 22:12:43    902s] After signature check, allow fast init is false, keep pre-filter is true.
[06/02 22:12:43    902s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/02 22:12:43    902s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:12:43    902s] SiteArray: use 20,480 bytes
[06/02 22:12:43    902s] SiteArray: current memory after site array memory allocation 15225.6M
[06/02 22:12:43    902s] SiteArray: FP blocked sites are writable
[06/02 22:12:43    902s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:15225.6M, EPOCH TIME: 1748916763.541886
[06/02 22:12:43    903s] Process 45 wires and vias for routing blockage analysis
[06/02 22:12:43    903s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:1.190, REAL:0.169, MEM:15225.6M, EPOCH TIME: 1748916763.710531
[06/02 22:12:43    903s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:12:43    903s] Atter site array init, number of instance map data is 0.
[06/02 22:12:43    903s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:2.360, REAL:0.595, MEM:15225.6M, EPOCH TIME: 1748916763.784749
[06/02 22:12:43    903s] 
[06/02 22:12:43    903s] 
[06/02 22:12:43    903s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:12:43    903s] OPERPROF: Finished SiteArray-Init at level 1, CPU:2.370, REAL:0.599, MEM:15225.6M, EPOCH TIME: 1748916763.787824
[06/02 22:12:43    903s] Cell adder LLGs are deleted
[06/02 22:12:43    903s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:12:43    903s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:47    907s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.470  | 99.470  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[06/02 22:12:47    907s] Reported timing to dir timingReports
[06/02 22:12:47    907s] Total CPU time: 5.77 sec
[06/02 22:12:47    907s] Total Real time: 4.0 sec
[06/02 22:12:47    907s] Total Memory Usage: 15226.578125 Mbytes
[06/02 22:12:47    907s] Info: pop threads available for lower-level modules during optimization.
[06/02 22:12:47    907s] *** timeDesign #2 [finish] () : cpu/real = 0:00:05.8/0:00:04.5 (1.3), totSession cpu/real = 0:15:08.1/0:18:38.7 (0.8), mem = 15226.6M
[06/02 22:12:47    907s] 
[06/02 22:12:47    907s] =============================================================================================
[06/02 22:12:47    907s]  Final TAT Report : timeDesign #2                                               23.10-p003_1
[06/02 22:12:47    907s] =============================================================================================
[06/02 22:12:47    907s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:12:47    907s] ---------------------------------------------------------------------------------------------
[06/02 22:12:47    907s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:12:47    907s] [ OptSummaryReport       ]      1   0:00:00.7  (  14.7 % )     0:00:04.4 /  0:00:05.7    1.3
[06/02 22:12:47    907s] [ DrvReport              ]      1   0:00:02.3  (  51.8 % )     0:00:02.3 /  0:00:00.3    0.1
[06/02 22:12:47    907s] [ UpdateTimingGraph      ]      1   0:00:00.0  (   0.0 % )     0:00:01.3 /  0:00:02.8    2.1
[06/02 22:12:47    907s] [ TimingUpdate           ]      1   0:00:01.3  (  29.5 % )     0:00:01.3 /  0:00:02.8    2.1
[06/02 22:12:47    907s] [ TimingReport           ]      1   0:00:00.1  (   2.2 % )     0:00:00.1 /  0:00:00.1    1.4
[06/02 22:12:47    907s] [ GenerateReports        ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    1.3
[06/02 22:12:47    907s] [ MISC                   ]          0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.1
[06/02 22:12:47    907s] ---------------------------------------------------------------------------------------------
[06/02 22:12:47    907s]  timeDesign #2 TOTAL                0:00:04.5  ( 100.0 % )     0:00:04.5 /  0:00:05.8    1.3
[06/02 22:12:47    907s] ---------------------------------------------------------------------------------------------
[06/02 22:12:47    907s] 
[06/02 22:12:47    907s] <CMD> timeDesign -preCTS -hold -prefix preCTS_hold -outDir timingReports
[06/02 22:12:47    907s] *** timeDesign #3 [begin] () : totSession cpu/real = 0:15:08.1/0:18:38.7 (0.8), mem = 15226.6M
[06/02 22:12:47    907s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:15193.1M, EPOCH TIME: 1748916767.774411
[06/02 22:12:47    907s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:47    907s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:47    907s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.001, MEM:15193.1M, EPOCH TIME: 1748916767.774921
[06/02 22:12:47    907s] Start to check current routing status for nets...
[06/02 22:12:47    907s] All nets are already routed correctly.
[06/02 22:12:47    907s] End to check current routing status for nets (mem=15193.1M)
[06/02 22:12:47    907s] Cell adder LLGs are deleted
[06/02 22:12:47    907s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:47    907s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:47    907s] OPERPROF: Starting SiteArray-Init at level 1, MEM:15195.1M, EPOCH TIME: 1748916767.813063
[06/02 22:12:47    907s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:47    907s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:47    907s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:15195.1M, EPOCH TIME: 1748916767.813815
[06/02 22:12:47    907s] Max number of tech site patterns supported in site array is 256.
[06/02 22:12:47    907s] Core basic site is GF22_DST
[06/02 22:12:48    908s] After signature check, allow fast init is true, keep pre-filter is true.
[06/02 22:12:48    908s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/02 22:12:48    908s] Fast DP-INIT is on for default
[06/02 22:12:48    908s] Atter site array init, number of instance map data is 0.
[06/02 22:12:48    908s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:1.210, REAL:0.401, MEM:15195.1M, EPOCH TIME: 1748916768.215060
[06/02 22:12:48    908s] 
[06/02 22:12:48    908s] 
[06/02 22:12:48    908s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:12:48    908s] OPERPROF: Finished SiteArray-Init at level 1, CPU:1.240, REAL:0.406, MEM:15195.1M, EPOCH TIME: 1748916768.219098
[06/02 22:12:48    908s] Cell adder LLGs are deleted
[06/02 22:12:48    908s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:12:48    908s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:48    908s] OPTC: user 20.0
[06/02 22:12:48    908s] Starting delay calculation for Hold views
[06/02 22:12:48    909s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/02 22:12:48    909s] #################################################################################
[06/02 22:12:48    909s] # Design Stage: PreRoute
[06/02 22:12:48    909s] # Design Name: adder
[06/02 22:12:48    909s] # Design Mode: 22nm
[06/02 22:12:48    909s] # Analysis Mode: MMMC Non-OCV 
[06/02 22:12:48    909s] # Parasitics Mode: No SPEF/RCDB 
[06/02 22:12:48    909s] # Signoff Settings: SI Off 
[06/02 22:12:48    909s] #################################################################################
[06/02 22:12:49    909s] Topological Sorting (REAL = 0:00:00.0, MEM = 15203.1M, InitMEM = 15203.1M)
[06/02 22:12:49    910s] Calculate delays in BcWc mode...
[06/02 22:12:49    910s] Start delay calculation (fullDC) (96 T). (MEM=4921.4)
[06/02 22:12:49    910s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[06/02 22:12:49    910s] End AAE Lib Interpolated Model. (MEM=15219.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:12:50    911s] Total number of fetched objects 36
[06/02 22:12:50    911s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/02 22:12:50    911s] End delay calculation. (MEM=4899.59 CPU=0:00:00.6 REAL=0:00:00.0)
[06/02 22:12:50    911s] End delay calculation (fullDC). (MEM=4899.59 CPU=0:00:01.3 REAL=0:00:01.0)
[06/02 22:12:50    911s] *** CDM Built up (cpu=0:00:02.6  real=0:00:02.0  mem= 18751.3M) ***
[06/02 22:12:50    911s] Turning on fast DC mode.
[06/02 22:12:50    912s] *** Done Building Timing Graph (cpu=0:00:03.8 real=0:00:02.0 totSessionCpu=0:15:13 mem=15157.3M)
[06/02 22:12:50    912s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| -0.033  | -0.033  |
|           TNS (ns):| -0.322  | -0.322  |
|    Violating Paths:|   10    |   10    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

Density: 30.754%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[06/02 22:12:50    912s] Reported timing to dir timingReports
[06/02 22:12:50    912s] Total CPU time: 5.49 sec
[06/02 22:12:50    912s] Total Real time: 3.0 sec
[06/02 22:12:50    912s] Total Memory Usage: 15134.246094 Mbytes
[06/02 22:12:50    912s] *** timeDesign #3 [finish] () : cpu/real = 0:00:05.5/0:00:03.3 (1.7), totSession cpu/real = 0:15:13.6/0:18:42.0 (0.8), mem = 15134.2M
[06/02 22:12:50    912s] 
[06/02 22:12:50    912s] =============================================================================================
[06/02 22:12:50    912s]  Final TAT Report : timeDesign #3                                               23.10-p003_1
[06/02 22:12:50    912s] =============================================================================================
[06/02 22:12:50    912s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:12:50    912s] ---------------------------------------------------------------------------------------------
[06/02 22:12:50    912s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:12:50    912s] [ OptSummaryReport       ]      1   0:00:00.5  (  14.0 % )     0:00:03.0 /  0:00:05.3    1.7
[06/02 22:12:50    912s] [ UpdateTimingGraph      ]      1   0:00:00.8  (  22.8 % )     0:00:02.5 /  0:00:03.8    1.5
[06/02 22:12:50    912s] [ FullDelayCalc          ]      1   0:00:01.4  (  44.0 % )     0:00:01.4 /  0:00:02.6    1.8
[06/02 22:12:50    912s] [ TimingUpdate           ]      1   0:00:00.3  (   8.8 % )     0:00:00.3 /  0:00:00.5    1.7
[06/02 22:12:50    912s] [ TimingReport           ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.8
[06/02 22:12:50    912s] [ GenerateReports        ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.4
[06/02 22:12:50    912s] [ MISC                   ]          0:00:00.2  (   7.5 % )     0:00:00.2 /  0:00:00.2    0.9
[06/02 22:12:50    912s] ---------------------------------------------------------------------------------------------
[06/02 22:12:50    912s]  timeDesign #3 TOTAL                0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:05.5    1.7
[06/02 22:12:50    912s] ---------------------------------------------------------------------------------------------
[06/02 22:12:50    912s] 
[06/02 22:12:50    912s] <CMD> setDesignMode -powerEffort high
[06/02 22:12:50    912s] <CMD> setOptMode -leakageToDynamicRatio 0.5
[06/02 22:12:50    912s] <CMD> optPower -preCTS
[06/02 22:12:50    912s] *** optPower #1 [begin] () : totSession cpu/real = 0:15:13.6/0:18:42.0 (0.8), mem = 15134.2M
[06/02 22:12:50    912s] GigaOpt running with 96 threads.
[06/02 22:12:50    912s] Info: 96 threads available for lower-level modules during optimization.
[06/02 22:12:50    912s] **WARN: (IMPOPT-3802):	The optPower command does not support the distributed mode: running the simple multithreaded mode.
[06/02 22:12:50    912s] #optDebug: fT-E <X 2 3 1 0>
[06/02 22:12:50    912s] #optDebug: fT-S <1 2 3 1 0>
[06/02 22:12:51    913s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/02 22:12:51    913s] #################################################################################
[06/02 22:12:51    913s] # Design Stage: PreRoute
[06/02 22:12:51    913s] # Design Name: adder
[06/02 22:12:51    913s] # Design Mode: 22nm
[06/02 22:12:51    913s] # Analysis Mode: MMMC Non-OCV 
[06/02 22:12:51    913s] # Parasitics Mode: No SPEF/RCDB 
[06/02 22:12:51    913s] # Signoff Settings: SI Off 
[06/02 22:12:51    913s] #################################################################################
[06/02 22:12:52    913s] Topological Sorting (REAL = 0:00:00.0, MEM = 15150.3M, InitMEM = 15150.3M)
[06/02 22:12:52    914s] Calculate delays in BcWc mode...
[06/02 22:12:52    914s] Start delay calculation (fullDC) (96 T). (MEM=4894.16)
[06/02 22:12:52    914s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[06/02 22:12:52    914s] End AAE Lib Interpolated Model. (MEM=15166.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:12:52    915s] Total number of fetched objects 36
[06/02 22:12:53    916s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[06/02 22:12:53    916s] End delay calculation. (MEM=4942.25 CPU=0:00:00.8 REAL=0:00:01.0)
[06/02 22:12:53    916s] End delay calculation (fullDC). (MEM=4942.25 CPU=0:00:01.6 REAL=0:00:01.0)
[06/02 22:12:53    916s] *** CDM Built up (cpu=0:00:03.0  real=0:00:02.0  mem= 18716.5M) ***
[06/02 22:12:53    916s] OPERPROF: Starting DPlace-Init at level 1, MEM:15170.5M, EPOCH TIME: 1748916773.434216
[06/02 22:12:53    916s] Processing tracks to init pin-track alignment.
[06/02 22:12:53    916s] z: 1, totalTracks: 1
[06/02 22:12:53    916s] z: 3, totalTracks: 1
[06/02 22:12:53    916s] z: 5, totalTracks: 1
[06/02 22:12:53    916s] z: 7, totalTracks: 1
[06/02 22:12:53    916s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/02 22:12:53    916s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:12:53    916s] Initializing Route Infrastructure for color support ...
[06/02 22:12:53    916s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:15170.5M, EPOCH TIME: 1748916773.437214
[06/02 22:12:53    916s] ### Add 31 auto generated vias to default rule
[06/02 22:12:53    916s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.011, MEM:15170.5M, EPOCH TIME: 1748916773.448414
[06/02 22:12:53    916s] Route Infrastructure Initialized for color support successfully.
[06/02 22:12:53    916s] Cell adder LLGs are deleted
[06/02 22:12:53    916s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:53    916s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:53    916s] # Building adder llgBox search-tree.
[06/02 22:12:53    916s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:12:53    916s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:15170.5M, EPOCH TIME: 1748916773.464407
[06/02 22:12:53    916s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:53    916s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:53    916s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:15170.5M, EPOCH TIME: 1748916773.465386
[06/02 22:12:53    916s] Max number of tech site patterns supported in site array is 256.
[06/02 22:12:53    916s] Core basic site is GF22_DST
[06/02 22:12:53    919s] After signature check, allow fast init is false, keep pre-filter is true.
[06/02 22:12:53    919s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/02 22:12:53    919s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:12:53    919s] SiteArray: use 20,480 bytes
[06/02 22:12:53    919s] SiteArray: current memory after site array memory allocation 15202.6M
[06/02 22:12:53    919s] SiteArray: FP blocked sites are writable
[06/02 22:12:53    919s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/02 22:12:53    919s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:15202.6M, EPOCH TIME: 1748916773.938230
[06/02 22:12:54    921s] Process 323 wires and vias for routing blockage analysis
[06/02 22:12:54    921s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:1.890, REAL:0.278, MEM:15202.6M, EPOCH TIME: 1748916774.216045
[06/02 22:12:54    921s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:12:54    921s] Atter site array init, number of instance map data is 0.
[06/02 22:12:54    921s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:4.420, REAL:0.833, MEM:15202.6M, EPOCH TIME: 1748916774.298863
[06/02 22:12:54    921s] 
[06/02 22:12:54    921s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:12:54    921s] 
[06/02 22:12:54    921s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:12:54    921s] OPERPROF:     Starting CMU at level 3, MEM:15202.6M, EPOCH TIME: 1748916774.303644
[06/02 22:12:54    921s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:15202.6M, EPOCH TIME: 1748916774.306341
[06/02 22:12:54    921s] 
[06/02 22:12:54    921s] Bad Lib Cell Checking (CMU) is done! (0)
[06/02 22:12:54    921s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:4.460, REAL:0.842, MEM:15202.6M, EPOCH TIME: 1748916774.306714
[06/02 22:12:54    921s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:15202.6M, EPOCH TIME: 1748916774.306894
[06/02 22:12:54    921s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.002, MEM:15202.6M, EPOCH TIME: 1748916774.308657
[06/02 22:12:54    921s] [CPU] DPlace-Init (cpu=0:00:04.5, real=0:00:01.0, mem=15202.6MB).
[06/02 22:12:54    921s] OPERPROF: Finished DPlace-Init at level 1, CPU:4.510, REAL:0.875, MEM:15202.6M, EPOCH TIME: 1748916774.309523
[06/02 22:12:54    921s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:15202.6M, EPOCH TIME: 1748916774.310140
[06/02 22:12:54    921s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:12:54    921s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:54    921s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:54    921s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:12:54    921s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.033, MEM:15202.6M, EPOCH TIME: 1748916774.343043
[06/02 22:12:54    921s] **INFO: No dynamic/leakage power view specified, setting up the setup view "view_slow_mission" as power view
[06/02 22:12:54    921s] clk(10MHz) Processing average sequential pin duty cycle 
[06/02 22:12:54    921s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/02 22:12:54    921s] 
[06/02 22:12:54    921s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:12:54    921s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:12:54    921s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/02 22:12:54    921s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:12:54    921s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/02 22:12:54    921s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/02 22:12:54    921s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/02 22:12:54    921s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/02 22:12:54    921s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/02 22:12:54    921s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/02 22:12:54    921s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/02 22:12:54    921s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/02 22:12:54    921s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/02 22:12:54    921s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:12:54    921s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/02 22:12:54    921s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:12:54    921s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/02 22:12:54    921s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:12:54    921s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/02 22:12:54    921s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:12:54    921s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/02 22:12:54    921s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/02 22:12:54    921s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/02 22:12:54    921s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/02 22:12:54    921s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/02 22:12:54    921s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/02 22:12:54    921s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/02 22:12:54    921s] Summary for sequential cells identification: 
[06/02 22:12:54    921s]   Identified SBFF number: 299
[06/02 22:12:54    921s]   Identified MBFF number: 75
[06/02 22:12:54    921s]   Identified SB Latch number: 22
[06/02 22:12:54    921s]   Identified MB Latch number: 0
[06/02 22:12:54    921s]   Not identified SBFF number: 15
[06/02 22:12:54    921s]   Not identified MBFF number: 0
[06/02 22:12:54    921s]   Not identified SB Latch number: 0
[06/02 22:12:54    921s]   Not identified MB Latch number: 0
[06/02 22:12:54    921s]   Number of sequential cells which are not FFs: 45
[06/02 22:12:54    921s]  Visiting view : view_slow_mission
[06/02 22:12:54    921s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/02 22:12:54    921s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/02 22:12:54    921s]  Visiting view : view_fast_mission
[06/02 22:12:54    921s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/02 22:12:54    921s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/02 22:12:54    921s] TLC MultiMap info (StdDelay):
[06/02 22:12:54    921s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/02 22:12:54    921s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/02 22:12:54    921s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/02 22:12:54    921s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/02 22:12:54    921s]  Setting StdDelay to: 6.1ps
[06/02 22:12:54    921s] 
[06/02 22:12:54    921s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:12:54    921s] Processing average sequential pin duty cycle 
[06/02 22:14:17   1375s] Processing average sequential pin duty cycle 
[06/02 22:15:28   1820s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 8946.9M, totSessionCpu=0:30:21 **
[06/02 22:15:28   1820s] Cell adder LLGs are deleted
[06/02 22:15:28   1820s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:28   1820s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:28   1820s] OPERPROF: Starting SiteArray-Init at level 1, MEM:19046.5M, EPOCH TIME: 1748916928.479741
[06/02 22:15:28   1820s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:28   1820s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:28   1820s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:19046.5M, EPOCH TIME: 1748916928.480773
[06/02 22:15:28   1820s] Max number of tech site patterns supported in site array is 256.
[06/02 22:15:28   1820s] Core basic site is GF22_DST
[06/02 22:15:28   1821s] After signature check, allow fast init is false, keep pre-filter is true.
[06/02 22:15:28   1821s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/02 22:15:28   1821s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:15:28   1821s] SiteArray: use 20,480 bytes
[06/02 22:15:28   1821s] SiteArray: current memory after site array memory allocation 19047.6M
[06/02 22:15:28   1821s] SiteArray: FP blocked sites are writable
[06/02 22:15:28   1821s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:19047.6M, EPOCH TIME: 1748916928.794662
[06/02 22:15:28   1822s] Process 45 wires and vias for routing blockage analysis
[06/02 22:15:28   1822s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.930, REAL:0.147, MEM:19047.6M, EPOCH TIME: 1748916928.941329
[06/02 22:15:29   1822s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:15:29   1822s] Atter site array init, number of instance map data is 0.
[06/02 22:15:29   1822s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:2.330, REAL:0.540, MEM:19051.6M, EPOCH TIME: 1748916929.020948
[06/02 22:15:29   1822s] 
[06/02 22:15:29   1822s] 
[06/02 22:15:29   1822s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:15:29   1822s] OPERPROF: Finished SiteArray-Init at level 1, CPU:2.460, REAL:0.547, MEM:19052.6M, EPOCH TIME: 1748916929.026944
[06/02 22:15:29   1822s] Cell adder LLGs are deleted
[06/02 22:15:29   1822s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:15:29   1822s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:29   1822s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.470  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
------------------------------------------------------------------

[06/02 22:15:29   1822s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 96 -total_power -leakage -dynamic -downsize -noUpsize -samesize -noDelbuf -noDeclone -useCPE -powerCutoffMultiplier 0.001 -preCTS -leakage -dynamic -total_power -nativePathGroupFlow -noRouting
[06/02 22:15:29   1822s] [oiLAM] Zs 11, 12
[06/02 22:15:29   1822s] ### Creating LA Mngr. totSessionCpu=0:30:24 mem=19279.5M
[06/02 22:15:29   1822s] ### Creating LA Mngr, finished. totSessionCpu=0:30:24 mem=19279.5M
[06/02 22:15:29   1822s] Cell adder LLGs are deleted
[06/02 22:15:29   1822s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:29   1822s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:29   1822s] OPERPROF: Starting SiteArray-Init at level 1, MEM:19279.5M, EPOCH TIME: 1748916929.253315
[06/02 22:15:29   1822s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:29   1822s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:29   1822s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:19279.5M, EPOCH TIME: 1748916929.254066
[06/02 22:15:29   1822s] Max number of tech site patterns supported in site array is 256.
[06/02 22:15:29   1822s] Core basic site is GF22_DST
[06/02 22:15:29   1823s] After signature check, allow fast init is true, keep pre-filter is true.
[06/02 22:15:29   1823s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/02 22:15:29   1823s] Fast DP-INIT is on for default
[06/02 22:15:29   1824s] Atter site array init, number of instance map data is 0.
[06/02 22:15:29   1824s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:1.170, REAL:0.382, MEM:19279.5M, EPOCH TIME: 1748916929.636144
[06/02 22:15:29   1824s] 
[06/02 22:15:29   1824s] 
[06/02 22:15:29   1824s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:15:29   1824s] OPERPROF: Finished SiteArray-Init at level 1, CPU:1.170, REAL:0.386, MEM:19279.5M, EPOCH TIME: 1748916929.639383
[06/02 22:15:29   1824s] Cell adder LLGs are deleted
[06/02 22:15:29   1824s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:15:29   1824s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:29   1824s] **DIAG[coe/coePowerInterface.cpp:8019:computeAvgTranDensity]: Assert "tranDenCount || dpgLeakDynRatio > 0.9999"
[06/02 22:15:29   1824s]  Design has 18 nets in selected transition density range, driven by 16 HVT insts, 0 MVT insts and 2 LVT insts
[06/02 22:15:30   1824s] 
[06/02 22:15:30   1824s] Begin: Power Optimization
[06/02 22:15:30   1824s] Processing average sequential pin duty cycle 
[06/02 22:15:30   1824s] env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr
[06/02 22:15:30   1824s] 
[06/02 22:15:30   1824s] Power Net Detected:
[06/02 22:15:30   1824s]         Voltage	    Name
[06/02 22:15:30   1824s]              0V	    gnd
[06/02 22:15:30   1824s]           0.72V	    vdd
[06/02 22:15:30   1824s] 
[06/02 22:15:30   1824s] Begin Power Analysis
[06/02 22:15:30   1824s] 
[06/02 22:15:30   1824s]              0V	    gnd
[06/02 22:15:30   1824s]           0.72V	    vdd
[06/02 22:15:30   1824s] Begin Processing Timing Library for Power Calculation
[06/02 22:15:30   1824s] 
[06/02 22:15:30   1824s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=8977.56MB/22127.93MB/9006.23MB)
[06/02 22:15:30   1824s] 
[06/02 22:15:30   1824s] 
[06/02 22:15:30   1824s] 
[06/02 22:15:30   1824s] Begin Processing Power Net/Grid for Power Calculation
[06/02 22:15:30   1824s] 
[06/02 22:15:30   1824s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=8977.59MB/22127.93MB/9006.23MB)
[06/02 22:15:30   1824s] 
[06/02 22:15:30   1824s] Begin Processing Timing Window Data for Power Calculation
[06/02 22:15:30   1824s] 
[06/02 22:15:30   1824s] clk(10MHz) Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=8977.59MB/22127.93MB/9006.23MB)
[06/02 22:15:30   1824s] 
[06/02 22:15:30   1824s] Begin Processing User Attributes
[06/02 22:15:30   1824s] 
[06/02 22:15:30   1824s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=8977.61MB/22127.93MB/9006.23MB)
[06/02 22:15:30   1824s] 
[06/02 22:15:30   1824s] Begin Processing Signal Activity
[06/02 22:15:30   1824s] 
[06/02 22:15:30   1824s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=8977.63MB/22127.93MB/9006.23MB)
[06/02 22:15:30   1824s] 
[06/02 22:15:30   1824s] Begin Power Computation
[06/02 22:15:30   1824s] 
[06/02 22:15:30   1824s]       ----------------------------------------------------------
[06/02 22:15:30   1824s]       # of cell(s) missing both power/leakage table: 0
[06/02 22:15:30   1824s]       # of cell(s) missing power table: 0
[06/02 22:15:30   1824s]       # of cell(s) missing leakage table: 0
[06/02 22:15:30   1824s]       ----------------------------------------------------------
[06/02 22:15:30   1824s] 
[06/02 22:15:30   1824s] 
[06/02 22:15:30   1824s] POWER LEVEL         CELL                              INSTANCE
[06/02 22:15:30   1824s] VNW_P               UDB116SVT24_ADDF_V1_1             \intadd_0/U9 
[06/02 22:15:30   1824s] VNW_P               UDB116SVT24_AN2_1                 U2
[06/02 22:15:30   1824s] VNW_P               UDB116SVT24_OA21B_0P75            U3
[06/02 22:15:30   1825s]       # of MSMV cell(s) missing power_level: 0
[06/02 22:15:30   1825s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=8981.66MB/22177.95MB/9006.23MB)
[06/02 22:15:30   1825s] 
[06/02 22:15:30   1825s] Begin Processing User Attributes
[06/02 22:15:30   1825s] 
[06/02 22:15:30   1825s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=8981.73MB/22177.95MB/9006.23MB)
[06/02 22:15:30   1825s] 
[06/02 22:15:30   1825s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=8981.73MB/22177.95MB/9006.23MB)
[06/02 22:15:30   1825s] 
[06/02 22:15:30   1825s] *



[06/02 22:15:30   1825s] Total Power
[06/02 22:15:30   1825s] -----------------------------------------------------------------------------------------
[06/02 22:15:30   1825s] Total Internal Power:        0.00003816 	    4.4362%
[06/02 22:15:30   1825s] Total Switching Power:       0.00005464 	    6.3515%
[06/02 22:15:30   1825s] Total Leakage Power:         0.00076741 	   89.2123%
[06/02 22:15:30   1825s] Total Power:                 0.00086020
[06/02 22:15:30   1825s] -----------------------------------------------------------------------------------------
[06/02 22:15:30   1825s] Processing average sequential pin duty cycle 
[06/02 22:15:32   1827s]  Design has 18 nets in selected transition density range, driven by 16 HVT insts, 0 MVT insts and 2 LVT insts
[06/02 22:15:32   1827s] 
[06/02 22:15:32   1827s] Creating Lib Analyzer ...
[06/02 22:15:33   1828s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[06/02 22:15:33   1828s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[06/02 22:15:33   1828s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/02 22:15:33   1828s] 
[06/02 22:15:33   1828s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:15:34   1829s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:30:31 mem=22652.6M
[06/02 22:15:34   1829s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:30:31 mem=22652.6M
[06/02 22:15:34   1829s] Creating Lib Analyzer, finished. 
[06/02 22:15:35   1830s] Cell adder LLGs are deleted
[06/02 22:15:35   1830s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:35   1830s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:35   1830s] OPERPROF: Starting SiteArray-Init at level 1, MEM:27025.6M, EPOCH TIME: 1748916935.069812
[06/02 22:15:35   1830s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:35   1830s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:35   1830s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:27025.6M, EPOCH TIME: 1748916935.070622
[06/02 22:15:35   1830s] Max number of tech site patterns supported in site array is 256.
[06/02 22:15:35   1830s] Core basic site is GF22_DST
[06/02 22:15:35   1831s] After signature check, allow fast init is true, keep pre-filter is true.
[06/02 22:15:35   1831s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[06/02 22:15:35   1831s] Fast DP-INIT is on for default
[06/02 22:15:35   1831s] Atter site array init, number of instance map data is 0.
[06/02 22:15:35   1831s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:1.410, REAL:0.374, MEM:27031.6M, EPOCH TIME: 1748916935.444885
[06/02 22:15:35   1831s] 
[06/02 22:15:35   1831s] 
[06/02 22:15:35   1831s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:15:35   1831s] OPERPROF: Finished SiteArray-Init at level 1, CPU:1.430, REAL:0.379, MEM:27031.6M, EPOCH TIME: 1748916935.448403
[06/02 22:15:35   1831s] Cell adder LLGs are deleted
[06/02 22:15:35   1831s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:15:35   1831s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:35   1831s] [oiPhyDebug] optDemand 38648880.00, spDemand 9709200.00.
[06/02 22:15:35   1831s] [LDM::Info] TotalInstCnt at InitDesignMc1: 152
[06/02 22:15:35   1831s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/02 22:15:35   1831s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:30:33 mem=27031.6M
[06/02 22:15:35   1831s] OPERPROF: Starting DPlace-Init at level 1, MEM:27031.6M, EPOCH TIME: 1748916935.470831
[06/02 22:15:35   1831s] Processing tracks to init pin-track alignment.
[06/02 22:15:35   1831s] z: 1, totalTracks: 1
[06/02 22:15:35   1831s] z: 3, totalTracks: 1
[06/02 22:15:35   1831s] z: 5, totalTracks: 1
[06/02 22:15:35   1831s] z: 7, totalTracks: 1
[06/02 22:15:35   1831s] #spOpts: N=22 dpt autoPA advPA mergeVia=T genus sncAbut pinDensity cut2cut 
[06/02 22:15:35   1831s] #spOpts: hrOri=1 hrSnap=1 rpCkHalo=4 
[06/02 22:15:35   1831s] Initializing Route Infrastructure for color support ...
[06/02 22:15:35   1831s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:27031.6M, EPOCH TIME: 1748916935.471769
[06/02 22:15:35   1831s] ### Add 31 auto generated vias to default rule
[06/02 22:15:35   1831s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.007, MEM:27031.6M, EPOCH TIME: 1748916935.478496
[06/02 22:15:35   1831s] Route Infrastructure Initialized for color support successfully.
[06/02 22:15:35   1831s] Cell adder LLGs are deleted
[06/02 22:15:35   1831s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:35   1831s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:35   1831s] # Building adder llgBox search-tree.
[06/02 22:15:35   1831s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:15:35   1831s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:27031.6M, EPOCH TIME: 1748916935.486936
[06/02 22:15:35   1831s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:35   1831s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:35   1831s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:27031.6M, EPOCH TIME: 1748916935.487673
[06/02 22:15:35   1831s] Max number of tech site patterns supported in site array is 256.
[06/02 22:15:35   1831s] Core basic site is GF22_DST
[06/02 22:15:35   1834s] After signature check, allow fast init is false, keep pre-filter is true.
[06/02 22:15:35   1834s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/02 22:15:35   1834s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:15:35   1834s] SiteArray: use 20,480 bytes
[06/02 22:15:35   1834s] SiteArray: current memory after site array memory allocation 27031.6M
[06/02 22:15:35   1834s] SiteArray: FP blocked sites are writable
[06/02 22:15:35   1834s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/02 22:15:35   1834s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:27031.6M, EPOCH TIME: 1748916935.998739
[06/02 22:15:36   1835s] Process 323 wires and vias for routing blockage analysis
[06/02 22:15:36   1835s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:1.560, REAL:0.261, MEM:27031.6M, EPOCH TIME: 1748916936.260085
[06/02 22:15:36   1835s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:15:36   1835s] Atter site array init, number of instance map data is 0.
[06/02 22:15:36   1835s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:4.380, REAL:0.844, MEM:27031.6M, EPOCH TIME: 1748916936.331261
[06/02 22:15:36   1835s] 
[06/02 22:15:36   1835s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:15:36   1835s] 
[06/02 22:15:36   1835s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:15:36   1835s] OPERPROF:     Starting CMU at level 3, MEM:27031.6M, EPOCH TIME: 1748916936.334035
[06/02 22:15:36   1835s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.002, MEM:27032.6M, EPOCH TIME: 1748916936.336251
[06/02 22:15:36   1835s] 
[06/02 22:15:36   1835s] Bad Lib Cell Checking (CMU) is done! (0)
[06/02 22:15:36   1835s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:4.400, REAL:0.850, MEM:27032.6M, EPOCH TIME: 1748916936.336592
[06/02 22:15:36   1835s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:27032.6M, EPOCH TIME: 1748916936.336753
[06/02 22:15:36   1835s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.000, REAL:0.002, MEM:27032.6M, EPOCH TIME: 1748916936.338354
[06/02 22:15:36   1835s] [CPU] DPlace-Init (cpu=0:00:04.4, real=0:00:01.0, mem=27032.6MB).
[06/02 22:15:36   1835s] OPERPROF: Finished DPlace-Init at level 1, CPU:4.420, REAL:0.868, MEM:27032.6M, EPOCH TIME: 1748916936.339085
[06/02 22:15:36   1835s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/02 22:15:36   1836s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 152
[06/02 22:15:36   1836s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:30:37 mem=27032.6M
[06/02 22:15:38   1837s]   Timing Snapshot: (REF)
[06/02 22:15:38   1837s]      Weighted WNS: 0.000
[06/02 22:15:38   1837s]       All  PG WNS: 0.000
[06/02 22:15:38   1837s]       High PG WNS: 0.000
[06/02 22:15:38   1837s]       All  PG TNS: 0.000
[06/02 22:15:38   1837s]       High PG TNS: 0.000
[06/02 22:15:38   1837s]       Low  PG TNS: 0.000
[06/02 22:15:38   1837s]    Category Slack: { [L, 99.470] }
[06/02 22:15:38   1837s] 
[06/02 22:15:38   1837s] OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |99.470|0.000|
|HEPG      | 0.000|0.000|
|All Paths |99.470|0.000|
+----------+------+-----+

[06/02 22:15:38   1837s] Begin: Core Power Optimization
[06/02 22:15:38   1837s] *** PowerOpt #1 [begin] (optPower #1) : totSession cpu/real = 0:30:38.9/0:21:29.1 (1.4), mem = 27006.6M
[06/02 22:15:38   1837s] Processing average sequential pin duty cycle 
[06/02 22:15:38   1837s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2876.11
[06/02 22:15:38   1837s]  Design has 18 nets in selected transition density range, driven by 16 HVT insts, 0 MVT insts and 2 LVT insts
[06/02 22:15:38   1837s] #optDebug: Start CG creation (mem=27006.6M)
[06/02 22:15:38   1837s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:15:38   1838s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:15:38   1838s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:15:38   1838s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:15:38   1838s] ToF 92.5580um
[06/02 22:15:39   1839s] (cpu=0:00:01.1, mem=27204.5M)
[06/02 22:15:39   1839s]  ...processing cgPrt (cpu=0:00:01.1, mem=27204.5M)
[06/02 22:15:39   1839s]  ...processing cgEgp (cpu=0:00:01.1, mem=27204.5M)
[06/02 22:15:39   1839s]  ...processing cgPbk (cpu=0:00:01.1, mem=27204.5M)
[06/02 22:15:39   1839s]  ...processing cgNrb(cpu=0:00:01.1, mem=27204.5M)
[06/02 22:15:39   1839s]  ...processing cgObs (cpu=0:00:01.1, mem=27204.5M)
[06/02 22:15:39   1839s]  ...processing cgCon (cpu=0:00:01.1, mem=27204.5M)
[06/02 22:15:39   1839s]  ...processing cgPdm (cpu=0:00:01.1, mem=27204.5M)
[06/02 22:15:39   1839s] #optDebug: Finish CG creation (cpu=0:00:01.1, mem=27204.5M)
[06/02 22:15:39   1839s] (I,S,L,T): view_slow_mission: 3.79619e-05, 5.46354e-05, 0.000770902, 0.000863499
[06/02 22:15:39   1839s] 
[06/02 22:15:39   1839s] Active Setup views: view_slow_mission 
[06/02 22:15:39   1839s] [LDM::Info] TotalInstCnt at InitDesignMc2: 152
[06/02 22:15:39   1839s] ### Creating RouteCongInterface, started
[06/02 22:15:39   1839s] 
[06/02 22:15:39   1839s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[06/02 22:15:39   1839s] 
[06/02 22:15:39   1839s] #optDebug: {0, 1.000}
[06/02 22:15:39   1839s] ### Creating RouteCongInterface, finished
[06/02 22:15:39   1839s] {MG  {8 0 2 0.338158} }
[06/02 22:15:39   1839s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/02 22:15:39   1839s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/02 22:15:39   1839s] +---------+---------+--------+--------+------------+--------+
[06/02 22:15:39   1839s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/02 22:15:39   1839s] +---------+---------+--------+--------+------------+--------+
[06/02 22:15:39   1839s] |   30.75%|        -|   0.000|   0.000|   0:00:00.0|27236.5M|
[06/02 22:15:39   1839s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/02 22:15:39   1839s] Running power reclaim iteration with 0.08635 cutoff 
[06/02 22:15:40   1842s] |   30.75%|        1|   0.000|   0.000|   0:00:01.0|27468.9M|
[06/02 22:15:40   1842s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|27468.9M|
[06/02 22:15:40   1842s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/02 22:15:40   1842s] +---------+---------+--------+--------+------------+--------+
[06/02 22:15:40   1842s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/02 22:15:40   1842s] 
[06/02 22:15:40   1842s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 1 **
[06/02 22:15:40   1842s] --------------------------------------------------------------
[06/02 22:15:40   1842s] |                                   | Total     | Sequential |
[06/02 22:15:40   1842s] --------------------------------------------------------------
[06/02 22:15:40   1842s] | Num insts resized                 |       1  |       0    |
[06/02 22:15:40   1842s] | Num insts undone                  |       0  |       0    |
[06/02 22:15:40   1842s] | Num insts Downsized               |       0  |       0    |
[06/02 22:15:40   1842s] | Num insts Samesized               |       1  |       0    |
[06/02 22:15:40   1842s] | Num insts Upsized                 |       0  |       0    |
[06/02 22:15:40   1842s] | Num multiple commits+uncommits    |       0  |       -    |
[06/02 22:15:40   1842s] --------------------------------------------------------------
[06/02 22:15:40   1842s] Bottom Preferred Layer:
[06/02 22:15:40   1842s]     None
[06/02 22:15:40   1842s] Via Pillar Rule:
[06/02 22:15:40   1842s]     None
[06/02 22:15:40   1842s] Finished writing unified metrics of routing constraints.
[06/02 22:15:40   1842s] 
[06/02 22:15:40   1842s] Number of insts committed for which the initial cell was dont use = 0
[06/02 22:15:40   1842s] 
[06/02 22:15:40   1842s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/02 22:15:40   1842s] Info : Out of 456 seq cells, 0 cells are internal dont use, and 67 cells are db dont use.
[06/02 22:15:40   1842s] End: Core Power Optimization (cpu = 0:00:04.9) (real = 0:00:02.0) **
[06/02 22:15:40   1842s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 152
[06/02 22:15:40   1842s] (I,S,L,T): view_slow_mission: 3.79233e-05, 5.46354e-05, 0.000770332, 0.000862891
[06/02 22:15:40   1842s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2876.11
[06/02 22:15:40   1842s] *** PowerOpt #1 [finish] (optPower #1) : cpu/real = 0:00:04.9/0:00:02.8 (1.8), totSession cpu/real = 0:30:43.8/0:21:31.9 (1.4), mem = 27469.0M
[06/02 22:15:40   1842s] 
[06/02 22:15:40   1842s] =============================================================================================
[06/02 22:15:40   1842s]  Step TAT Report : PowerOpt #1 / optPower #1                                    23.10-p003_1
[06/02 22:15:40   1842s] =============================================================================================
[06/02 22:15:40   1842s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:15:40   1842s] ---------------------------------------------------------------------------------------------
[06/02 22:15:40   1842s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:15:40   1842s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:15:40   1842s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:15:40   1842s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.6 % )     0:00:00.1 /  0:00:00.1    1.5
[06/02 22:15:40   1842s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:15:40   1842s] [ BottleneckAnalyzerInit ]      2   0:00:00.4  (  15.4 % )     0:00:00.4 /  0:00:00.5    1.1
[06/02 22:15:40   1842s] [ OptimizationStep       ]      1   0:00:00.4  (  13.3 % )     0:00:01.0 /  0:00:03.1    3.1
[06/02 22:15:40   1842s] [ OptSingleIteration     ]      4   0:00:00.1  (   3.8 % )     0:00:00.2 /  0:00:00.3    1.3
[06/02 22:15:40   1842s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:15:40   1842s] [ OptEval                ]      3   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    2.4
[06/02 22:15:40   1842s] [ OptCommit              ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:15:40   1842s] [ PostCommitDelayUpdate  ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.3
[06/02 22:15:40   1842s] [ IncrDelayCalc          ]      3   0:00:00.0  (   1.4 % )     0:00:00.0 /  0:00:00.1    1.5
[06/02 22:15:40   1842s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:15:40   1842s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.5
[06/02 22:15:40   1842s] [ MISC                   ]          0:00:01.7  (  61.9 % )     0:00:01.7 /  0:00:01.8    1.0
[06/02 22:15:40   1842s] ---------------------------------------------------------------------------------------------
[06/02 22:15:40   1842s]  PowerOpt #1 TOTAL                  0:00:02.8  ( 100.0 % )     0:00:02.8 /  0:00:04.9    1.8
[06/02 22:15:40   1842s] ---------------------------------------------------------------------------------------------
[06/02 22:15:40   1842s] 
[06/02 22:15:40   1842s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/02 22:15:40   1842s]   Timing Snapshot: (TGT)
[06/02 22:15:40   1842s]      Weighted WNS: 0.000
[06/02 22:15:40   1842s]       All  PG WNS: 0.000
[06/02 22:15:40   1842s]       High PG WNS: 0.000
[06/02 22:15:40   1842s]       All  PG TNS: 0.000
[06/02 22:15:40   1842s]       High PG TNS: 0.000
[06/02 22:15:40   1842s]       Low  PG TNS: 0.000
[06/02 22:15:40   1842s]    Category Slack: { [L, 99.471] }
[06/02 22:15:40   1842s] 
[06/02 22:15:40   1842s] Checking setup slack degradation ...
[06/02 22:15:40   1842s] 
[06/02 22:15:40   1842s] Recovery Manager:
[06/02 22:15:40   1842s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[06/02 22:15:40   1842s]   High Effort WNS Jump: 0.000 (REF:, TGT:, Threshold: 0.010) - Skip
[06/02 22:15:40   1842s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[06/02 22:15:40   1842s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[06/02 22:15:40   1842s] 
[06/02 22:15:40   1842s] env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr
[06/02 22:15:40   1842s] 
[06/02 22:15:40   1842s] Begin Power Analysis
[06/02 22:15:40   1842s] 
[06/02 22:15:40   1842s]              0V	    gnd
[06/02 22:15:40   1842s]           0.72V	    vdd
[06/02 22:15:40   1842s] Begin Processing Timing Library for Power Calculation
[06/02 22:15:40   1842s] 
[06/02 22:15:40   1842s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=12903.53MB/30317.40MB/12903.53MB)
[06/02 22:15:40   1842s] 
[06/02 22:15:40   1842s] 
[06/02 22:15:40   1842s] 
[06/02 22:15:40   1842s] Begin Processing Power Net/Grid for Power Calculation
[06/02 22:15:40   1842s] 
[06/02 22:15:40   1842s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=12903.53MB/30317.40MB/12903.53MB)
[06/02 22:15:40   1842s] 
[06/02 22:15:40   1842s] Begin Processing Timing Window Data for Power Calculation
[06/02 22:15:40   1842s] 
[06/02 22:15:40   1842s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=12903.53MB/30317.40MB/12903.53MB)
[06/02 22:15:40   1842s] 
[06/02 22:15:40   1842s] Begin Processing User Attributes
[06/02 22:15:40   1842s] 
[06/02 22:15:40   1842s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=12903.53MB/30317.40MB/12903.53MB)
[06/02 22:15:40   1842s] 
[06/02 22:15:40   1842s] Begin Processing Signal Activity
[06/02 22:15:40   1842s] 
[06/02 22:15:40   1842s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=12903.53MB/30317.40MB/12903.53MB)
[06/02 22:15:40   1842s] 
[06/02 22:15:40   1842s] Begin Power Computation
[06/02 22:15:40   1842s] 
[06/02 22:15:40   1842s]       ----------------------------------------------------------
[06/02 22:15:40   1842s]       # of cell(s) missing both power/leakage table: 0
[06/02 22:15:40   1842s]       # of cell(s) missing power table: 0
[06/02 22:15:40   1842s]       # of cell(s) missing leakage table: 0
[06/02 22:15:40   1842s]       ----------------------------------------------------------
[06/02 22:15:40   1842s] 
[06/02 22:15:40   1842s] 
[06/02 22:15:40   1842s] VNW_P               UDB116SVT24_AN2_MM_1              U2
[06/02 22:15:40   1843s]       # of MSMV cell(s) missing power_level: 0
[06/02 22:15:41   1843s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=12905.83MB/30357.41MB/12905.83MB)
[06/02 22:15:41   1843s] 
[06/02 22:15:41   1843s] Begin Processing User Attributes
[06/02 22:15:41   1843s] 
[06/02 22:15:41   1843s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=12905.83MB/30357.41MB/12905.83MB)
[06/02 22:15:41   1843s] 
[06/02 22:15:41   1843s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=12905.83MB/30357.41MB/12905.83MB)
[06/02 22:15:41   1843s] 
[06/02 22:15:41   1843s] *



[06/02 22:15:41   1843s] Total Power
[06/02 22:15:41   1843s] -----------------------------------------------------------------------------------------
[06/02 22:15:41   1843s] Total Internal Power:        0.00003813 	    4.4356%
[06/02 22:15:41   1843s] Total Switching Power:       0.00005464 	    6.3559%
[06/02 22:15:41   1843s] Total Leakage Power:         0.00076684 	   89.2085%
[06/02 22:15:41   1843s] Total Power:                 0.00085960
[06/02 22:15:41   1843s] -----------------------------------------------------------------------------------------
[06/02 22:15:41   1843s] Processing average sequential pin duty cycle 
[06/02 22:15:41   1843s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 152
[06/02 22:15:41   1843s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:25972.6M, EPOCH TIME: 1748916941.103520
[06/02 22:15:41   1843s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/02 22:15:41   1843s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:41   1843s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:41   1843s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:41   1843s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.050, REAL:0.055, MEM:22927.6M, EPOCH TIME: 1748916941.158691
[06/02 22:15:41   1844s] OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |99.471|0.000|
|HEPG      | 0.000|0.000|
|All Paths |99.471|0.000|
+----------+------+-----+

[06/02 22:15:41   1844s] End: Power Optimization (cpu=0:00:07, real=0:00:03, mem=22893.56M, totSessionCpu=0:30:46).
[06/02 22:15:42   1844s] Cell adder LLGs are deleted
[06/02 22:15:42   1844s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:42   1844s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:42   1844s] OPERPROF: Starting SiteArray-Init at level 1, MEM:22893.6M, EPOCH TIME: 1748916942.015787
[06/02 22:15:42   1844s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:42   1844s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:42   1844s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:22893.6M, EPOCH TIME: 1748916942.016717
[06/02 22:15:42   1844s] Max number of tech site patterns supported in site array is 256.
[06/02 22:15:42   1844s] Core basic site is GF22_DST
[06/02 22:15:42   1846s] After signature check, allow fast init is false, keep pre-filter is true.
[06/02 22:15:42   1846s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/02 22:15:42   1846s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:15:42   1846s] SiteArray: use 20,480 bytes
[06/02 22:15:42   1846s] SiteArray: current memory after site array memory allocation 22925.6M
[06/02 22:15:42   1846s] SiteArray: FP blocked sites are writable
[06/02 22:15:42   1846s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:22925.6M, EPOCH TIME: 1748916942.354284
[06/02 22:15:42   1846s] Process 45 wires and vias for routing blockage analysis
[06/02 22:15:42   1846s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.890, REAL:0.140, MEM:22925.6M, EPOCH TIME: 1748916942.494194
[06/02 22:15:42   1847s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:15:42   1847s] Atter site array init, number of instance map data is 0.
[06/02 22:15:42   1847s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:2.360, REAL:0.547, MEM:22925.6M, EPOCH TIME: 1748916942.563982
[06/02 22:15:42   1847s] 
[06/02 22:15:42   1847s] 
[06/02 22:15:42   1847s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:15:42   1847s] OPERPROF: Finished SiteArray-Init at level 1, CPU:2.390, REAL:0.552, MEM:22925.6M, EPOCH TIME: 1748916942.567533
[06/02 22:15:42   1847s] Cell adder LLGs are deleted
[06/02 22:15:42   1847s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:15:42   1847s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:42   1847s] 
------------------------------------------------------------------
         After Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.471  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
------------------------------------------------------------------

[06/02 22:15:42   1847s] **optDesign ... cpu = 0:00:27, real = 0:00:14, mem = 12637.3M, totSessionCpu=0:30:48 **
[06/02 22:15:43   1847s] clean pInstBBox. size 0
[06/02 22:15:43   1847s] #optDebug: fT-D <X 1 0 0 0>
[06/02 22:15:43   1847s] OPTC: user 20.0
[06/02 22:15:43   1847s] 
[06/02 22:15:43   1847s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:15:43   1847s] Deleting Lib Analyzer.
[06/02 22:15:43   1847s] 
[06/02 22:15:43   1847s] TimeStamp Deleting Cell Server End ...
[06/02 22:15:43   1847s] ** Finished Power Reclaim Optimization (cpu = 0:15:35) (real = 0:02:53) **
[06/02 22:15:43   1847s] clean pInstBBox. size 0
[06/02 22:15:44   1849s] Info: pop threads available for lower-level modules during optimization.
[06/02 22:15:44   1849s] *** optPower #1 [finish] () : cpu/real = 0:15:36.9/0:02:53.7 (5.4), totSession cpu/real = 0:30:50.4/0:21:35.7 (1.4), mem = 22895.5M
[06/02 22:15:44   1849s] 
[06/02 22:15:44   1849s] =============================================================================================
[06/02 22:15:44   1849s]  Final TAT Report : optPower #1                                                 23.10-p003_1
[06/02 22:15:44   1849s] =============================================================================================
[06/02 22:15:44   1849s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:15:44   1849s] ---------------------------------------------------------------------------------------------
[06/02 22:15:44   1849s] [ PowerOpt               ]      1   0:00:02.8  (   1.6 % )     0:00:02.8 /  0:00:04.9    1.8
[06/02 22:15:44   1849s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.8 /  0:00:01.2    1.6
[06/02 22:15:44   1849s] [ OptSummaryReport       ]      2   0:00:01.2  (   0.7 % )     0:00:01.5 /  0:00:05.6    3.8
[06/02 22:15:44   1849s] [ DrvReport              ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.6    2.6
[06/02 22:15:44   1849s] [ SlackTraversorInit     ]      7   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    2.1
[06/02 22:15:44   1849s] [ LibAnalyzerInit        ]      1   0:00:02.0  (   1.2 % )     0:00:02.0 /  0:00:02.4    1.2
[06/02 22:15:44   1849s] [ PowerInterfaceInit     ]      2   0:00:02.9  (   1.7 % )     0:00:03.1 /  0:00:03.1    1.0
[06/02 22:15:44   1849s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.1 % )     0:00:01.0 /  0:00:04.7    4.5
[06/02 22:15:44   1849s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:15:44   1849s] [ RefinePlace            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:15:44   1849s] [ DetailPlaceInit        ]      2   0:00:01.7  (   1.0 % )     0:00:01.7 /  0:00:08.9    5.1
[06/02 22:15:44   1849s] [ UpdateTimingGraph      ]      4   0:00:00.0  (   0.0 % )     0:00:00.8 /  0:00:01.2    1.5
[06/02 22:15:44   1849s] [ FullDelayCalc          ]      1   0:00:01.5  (   0.9 % )     0:00:01.5 /  0:00:03.0    2.0
[06/02 22:15:44   1849s] [ TimingUpdate           ]     10   0:00:04.1  (   2.3 % )     0:00:04.1 /  0:00:04.9    1.2
[06/02 22:15:44   1849s] [ TimingReport           ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.6
[06/02 22:15:44   1849s] [ IncrTimingUpdate       ]      7   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    2.4
[06/02 22:15:44   1849s] [ PowerReport            ]      2   0:00:00.4  (   0.2 % )     0:00:00.4 /  0:00:00.7    1.9
[06/02 22:15:44   1849s] [ PropagateActivity      ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[06/02 22:15:44   1849s] [ MISC                   ]          0:02:36.3  (  90.0 % )     0:02:36.3 /  0:15:02.9    5.8
[06/02 22:15:44   1849s] ---------------------------------------------------------------------------------------------
[06/02 22:15:44   1849s]  optPower #1 TOTAL                  0:02:53.7  ( 100.0 % )     0:02:53.7 /  0:15:36.8    5.4
[06/02 22:15:44   1849s] ---------------------------------------------------------------------------------------------
[06/02 22:15:44   1849s] 
[06/02 22:15:44   1849s] <CMD> saveDesign preCTS
[06/02 22:15:44   1849s] #% Begin save design ... (date=06/02 22:15:44, mem=12383.1M)
[06/02 22:15:45   1849s] % Begin Save ccopt configuration ... (date=06/02 22:15:44, mem=12383.1M)
[06/02 22:15:45   1850s] % End Save ccopt configuration ... (date=06/02 22:15:45, total cpu=0:00:00.2, real=0:00:00.0, peak res=12383.1M, current mem=12383.0M)
[06/02 22:15:45   1850s] % Begin Save netlist data ... (date=06/02 22:15:45, mem=12383.3M)
[06/02 22:15:45   1850s] Writing Binary DB to preCTS.dat/vbin/adder.v.bin in multi-threaded mode...
[06/02 22:15:45   1850s] % End Save netlist data ... (date=06/02 22:15:45, total cpu=0:00:00.5, real=0:00:00.0, peak res=12386.3M, current mem=12386.3M)
[06/02 22:15:45   1850s] Saving symbol-table file in separate thread ...
[06/02 22:15:45   1850s] Saving congestion map file in separate thread ...
[06/02 22:15:45   1850s] Saving congestion map file preCTS.dat/adder.route.congmap.gz ...
[06/02 22:15:45   1850s] % Begin Save AAE data ... (date=06/02 22:15:45, mem=12386.9M)
[06/02 22:15:45   1850s] Saving AAE Data ...
[06/02 22:15:46   1851s] % End Save AAE data ... (date=06/02 22:15:45, total cpu=0:00:00.5, real=0:00:01.0, peak res=12386.9M, current mem=12386.1M)
[06/02 22:15:46   1851s] Saving preference file preCTS.dat/gui.pref.tcl ...
[06/02 22:15:46   1851s] Saving mode setting ...
[06/02 22:15:46   1851s] Saving global file ...
[06/02 22:15:47   1851s] *info - save blackBox cells to lef file preCTS.dat/adder.bbox.lef
[06/02 22:15:47   1851s] Saving Drc markers ...
[06/02 22:15:47   1851s] ... No Drc file written since there is no markers found.
[06/02 22:15:47   1851s] Saving special route data file in separate thread ...
[06/02 22:15:47   1851s] Saving PG file in separate thread ...
[06/02 22:15:47   1851s] Saving placement file in separate thread ...
[06/02 22:15:47   1851s] Saving route file in separate thread ...
[06/02 22:15:47   1851s] Saving property file in separate thread ...
[06/02 22:15:47   1851s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[06/02 22:15:47   1851s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/02 22:15:47   1851s] Save Adaptive View Pruning View Names to Binary file
[06/02 22:15:47   1851s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=22926.1M) ***
[06/02 22:15:47   1851s] Saving PG file preCTS.dat/adder.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Mon Jun  2 22:15:47 2025)
[06/02 22:15:47   1851s] Saving property file preCTS.dat/adder.prop
[06/02 22:15:47   1851s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=22926.1M) ***
[06/02 22:15:47   1851s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=22926.1M) ***
[06/02 22:15:47   1851s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[06/02 22:15:47   1851s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/02 22:15:47   1851s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=22926.1M) ***
[06/02 22:15:47   1851s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[06/02 22:15:47   1851s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[06/02 22:15:47   1851s] Saving rc congestion map preCTS.dat/adder.congmap.gz ...
[06/02 22:15:48   1851s] Saving preRoute extracted patterns in file 'preCTS.dat/adder.techData.gz' ...
[06/02 22:15:48   1851s] Saving preRoute extraction data in directory 'preCTS.dat/extraction/' ...
[06/02 22:15:48   1851s] eee: Checksum of RC Grid density data=132
[06/02 22:15:48   1852s] TAT_INFO: ::db::saveSymbolTable REAL = 1 : CPU = 0 : MEM = 0.
[06/02 22:15:48   1852s] TAT_INFO: ::saveCongMap REAL = 1 : CPU = 0 : MEM = 0.
[06/02 22:15:49   1852s] % Begin Save power constraints data ... (date=06/02 22:15:48, mem=12387.2M)
[06/02 22:15:49   1852s] % End Save power constraints data ... (date=06/02 22:15:49, total cpu=0:00:00.2, real=0:00:00.0, peak res=12387.2M, current mem=12387.2M)
[06/02 22:15:50   1852s] Generated self-contained design preCTS.dat
[06/02 22:15:50   1853s] #% End save design ... (date=06/02 22:15:50, total cpu=0:00:03.7, real=0:00:06.0, peak res=12387.2M, current mem=12387.2M)
[06/02 22:15:50   1853s] *** Message Summary: 0 warning(s), 0 error(s)
[06/02 22:15:50   1853s] 
[06/02 22:15:50   1853s] <CMD> setOptMode -holdTargetSlack 0.050
[06/02 22:15:50   1853s] <CMD> clock_opt_design
[06/02 22:15:50   1853s] *** clock_opt_design #1 [begin] () : totSession cpu/real = 0:30:54.4/0:21:41.6 (1.4), mem = 22881.1M
[06/02 22:15:50   1853s] **INFO: User's settings:
[06/02 22:15:50   1853s] setOptMode -opt_view_pruning_hold_views_active_list            { view_fast_mission }
[06/02 22:15:50   1853s] setOptMode -opt_view_pruning_setup_views_active_list           { view_slow_mission }
[06/02 22:15:50   1853s] setOptMode -opt_view_pruning_setup_views_persistent_list       { view_slow_mission}
[06/02 22:15:50   1853s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { view_slow_mission}
[06/02 22:15:50   1853s] setOptMode -opt_drv_margin                                     0
[06/02 22:15:50   1853s] setOptMode -opt_exp_buffer_drv1_2d_congestion_aware            true
[06/02 22:15:50   1853s] setOptMode -opt_exp_buffer_congestion_aware_extreme            true
[06/02 22:15:50   1853s] setOptMode -opt_exp_flow_effort_extreme                        true
[06/02 22:15:50   1853s] setOptMode -opt_exp_pre_route_auto_flow_update                 true
[06/02 22:15:50   1853s] setOptMode -opt_drv                                            true
[06/02 22:15:50   1853s] setOptMode -opt_hold_target_slack                              0.05
[06/02 22:15:50   1853s] setOptMode -opt_leakage_to_dynamic_ratio                       0.5
[06/02 22:15:50   1853s] setOptMode -opt_resize_flip_flops                              true
[06/02 22:15:50   1853s] setOptMode -opt_area_recovery                                  true
[06/02 22:15:50   1853s] setOptMode -opt_setup_target_slack                             0
[06/02 22:15:50   1853s] 
[06/02 22:15:50   1853s] Hard fence disabled
[06/02 22:15:50   1853s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:22881.1M, EPOCH TIME: 1748916950.571151
[06/02 22:15:50   1853s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:22881.1M, EPOCH TIME: 1748916950.571349
[06/02 22:15:50   1853s] OPERPROF:     Starting DPlace-Init at level 3, MEM:22881.1M, EPOCH TIME: 1748916950.571567
[06/02 22:15:50   1853s] Processing tracks to init pin-track alignment.
[06/02 22:15:50   1853s] z: 1, totalTracks: 1
[06/02 22:15:50   1853s] z: 3, totalTracks: 1
[06/02 22:15:50   1853s] z: 5, totalTracks: 1
[06/02 22:15:50   1853s] z: 7, totalTracks: 1
[06/02 22:15:50   1853s] #spOpts: N=22 dpt mergeVia=T sncAbut cut2cut hrOri=1 hrSnap=1 rpCkHalo=4 
[06/02 22:15:50   1853s] Initializing Route Infrastructure for color support ...
[06/02 22:15:50   1853s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:22881.1M, EPOCH TIME: 1748916950.572501
[06/02 22:15:50   1853s] ### Add 31 auto generated vias to default rule
[06/02 22:15:50   1853s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.000, REAL:0.007, MEM:22881.1M, EPOCH TIME: 1748916950.579053
[06/02 22:15:50   1853s] Route Infrastructure Initialized for color support successfully.
[06/02 22:15:50   1853s] Cell adder LLGs are deleted
[06/02 22:15:50   1853s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:50   1853s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:50   1853s] # Building adder llgBox search-tree.
[06/02 22:15:50   1853s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:15:50   1853s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:22881.1M, EPOCH TIME: 1748916950.600859
[06/02 22:15:50   1853s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:50   1853s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:50   1853s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:22881.1M, EPOCH TIME: 1748916950.601960
[06/02 22:15:50   1853s] Max number of tech site patterns supported in site array is 256.
[06/02 22:15:50   1853s] Core basic site is GF22_DST
[06/02 22:15:50   1853s] Processing tracks to init pin-track alignment.
[06/02 22:15:50   1853s] z: 1, totalTracks: 1
[06/02 22:15:50   1853s] z: 3, totalTracks: 1
[06/02 22:15:50   1853s] z: 5, totalTracks: 1
[06/02 22:15:50   1853s] z: 7, totalTracks: 1
[06/02 22:15:51   1855s] After signature check, allow fast init is false, keep pre-filter is true.
[06/02 22:15:51   1855s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/02 22:15:51   1855s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:15:51   1855s] SiteArray: use 20,480 bytes
[06/02 22:15:51   1855s] SiteArray: current memory after site array memory allocation 22881.1M
[06/02 22:15:51   1855s] SiteArray: FP blocked sites are writable
[06/02 22:15:51   1855s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/02 22:15:51   1855s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:22881.1M, EPOCH TIME: 1748916951.102009
[06/02 22:15:51   1857s] Process 323 wires and vias for routing blockage analysis
[06/02 22:15:51   1857s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:1.700, REAL:0.233, MEM:22881.1M, EPOCH TIME: 1748916951.334575
[06/02 22:15:51   1857s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:15:51   1857s] Atter site array init, number of instance map data is 0.
[06/02 22:15:51   1857s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:4.050, REAL:0.735, MEM:22881.1M, EPOCH TIME: 1748916951.337035
[06/02 22:15:51   1857s] 
[06/02 22:15:51   1857s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:15:51   1857s] 
[06/02 22:15:51   1857s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:15:51   1857s] OPERPROF:         Starting CMU at level 5, MEM:22881.1M, EPOCH TIME: 1748916951.340039
[06/02 22:15:51   1857s] OPERPROF:         Finished CMU at level 5, CPU:0.010, REAL:0.004, MEM:22881.1M, EPOCH TIME: 1748916951.344434
[06/02 22:15:51   1857s] 
[06/02 22:15:51   1857s] Bad Lib Cell Checking (CMU) is done! (0)
[06/02 22:15:51   1857s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:4.090, REAL:0.744, MEM:22881.1M, EPOCH TIME: 1748916951.344759
[06/02 22:15:51   1857s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:22881.1M, EPOCH TIME: 1748916951.344928
[06/02 22:15:51   1857s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.002, MEM:22881.1M, EPOCH TIME: 1748916951.346437
[06/02 22:15:51   1857s] [CPU] DPlace-Init (cpu=0:00:04.1, real=0:00:01.0, mem=22881.1MB).
[06/02 22:15:51   1857s] OPERPROF:     Finished DPlace-Init at level 3, CPU:4.110, REAL:0.776, MEM:22881.1M, EPOCH TIME: 1748916951.347232
[06/02 22:15:51   1857s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:4.110, REAL:0.776, MEM:22881.1M, EPOCH TIME: 1748916951.347384
[06/02 22:15:51   1857s] TDRefine: refinePlace mode is spiral
[06/02 22:15:51   1857s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2876.4
[06/02 22:15:51   1857s] OPERPROF:   Starting Refine-Place at level 2, MEM:22881.1M, EPOCH TIME: 1748916951.347833
[06/02 22:15:51   1857s] *** Starting refinePlace (0:30:59 mem=22881.1M) ***
[06/02 22:15:51   1857s] Total net bbox length = 1.107e+02 (3.605e+01 7.461e+01) (ext = 9.714e+01)
[06/02 22:15:51   1857s] 
[06/02 22:15:51   1857s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:15:51   1857s] 
[06/02 22:15:51   1857s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:15:51   1857s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:22881.1M, EPOCH TIME: 1748916951.348587
[06/02 22:15:51   1857s] # Found 284 legal fixed insts to color.
[06/02 22:15:51   1857s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.010, REAL:0.002, MEM:22881.1M, EPOCH TIME: 1748916951.350258
[06/02 22:15:51   1857s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:22881.1M, EPOCH TIME: 1748916951.350509
[06/02 22:15:51   1857s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/02 22:15:51   1857s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:22881.1M, EPOCH TIME: 1748916951.350962
[06/02 22:15:51   1857s] Set min layer with design mode ( 3 )
[06/02 22:15:51   1857s] Set max layer with default ( 127 )
[06/02 22:15:51   1857s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:15:51   1857s] Min route layer (adjusted) = 3
[06/02 22:15:51   1857s] Max route layer (adjusted) = 11
[06/02 22:15:51   1857s] Set min layer with design mode ( 3 )
[06/02 22:15:51   1857s] Set max layer with default ( 127 )
[06/02 22:15:51   1857s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:15:51   1857s] Min route layer (adjusted) = 3
[06/02 22:15:51   1857s] Max route layer (adjusted) = 11
[06/02 22:15:51   1857s] 
[06/02 22:15:51   1857s] Starting Small incrNP...
[06/02 22:15:51   1857s] User Input Parameters:
[06/02 22:15:51   1857s] - Congestion Driven    : Off
[06/02 22:15:51   1857s] - Timing Driven        : Off
[06/02 22:15:51   1857s] - Area-Violation Based : Off
[06/02 22:15:51   1857s] - Start Rollback Level : -5
[06/02 22:15:51   1857s] - Legalized            : On
[06/02 22:15:51   1857s] - Window Based         : Off
[06/02 22:15:51   1857s] - eDen incr mode       : Off
[06/02 22:15:51   1857s] - Small incr mode      : On
[06/02 22:15:51   1857s] 
[06/02 22:15:51   1857s] default core: bins with density > 0.750 =  0.00 % ( 0 / 4 )
[06/02 22:15:51   1857s] Density distribution unevenness ratio = 10.150%
[06/02 22:15:51   1857s] Density distribution unevenness ratio (U70) = 0.000%
[06/02 22:15:51   1857s] Density distribution unevenness ratio (U80) = 0.000%
[06/02 22:15:51   1857s] Density distribution unevenness ratio (U90) = 0.000%
[06/02 22:15:51   1857s] cost 0.597701, thresh 1.000000
[06/02 22:15:51   1857s] Skipped incrNP (cpu=0:00:00.0, real=0:00:00.0, mem=22881.1M)
[06/02 22:15:51   1857s] End of Small incrNP (cpu=0:00:00.0, real=0:00:00.0)
[06/02 22:15:51   1857s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:22881.1M, EPOCH TIME: 1748916951.361267
[06/02 22:15:51   1857s] Starting refinePlace ...
[06/02 22:15:51   1857s] Set min layer with design mode ( 3 )
[06/02 22:15:51   1857s] Set max layer with default ( 127 )
[06/02 22:15:51   1857s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:15:51   1857s] Min route layer (adjusted) = 3
[06/02 22:15:51   1857s] Max route layer (adjusted) = 11
[06/02 22:15:51   1857s] Set min layer with design mode ( 3 )
[06/02 22:15:51   1857s] Set max layer with default ( 127 )
[06/02 22:15:51   1857s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:15:51   1857s] Min route layer (adjusted) = 3
[06/02 22:15:51   1857s] Max route layer (adjusted) = 11
[06/02 22:15:51   1857s] DDP initSite1 nrRow 14 nrJob 14
[06/02 22:15:51   1857s] DDP markSite nrRow 14 nrJob 14
[06/02 22:15:51   1857s] ** Cut row section cpu time 0:00:00.0.
[06/02 22:15:51   1857s]  ** Cut row section real time 0:00:00.0.
[06/02 22:15:51   1857s]    Spread Effort: high, standalone mode, useDDP on.
[06/02 22:15:52   1864s] [CPU] RefinePlace/preRPlace (cpu=0:00:06.5, real=0:00:01.0, mem=22849.1MB) @(0:30:59 - 0:31:05).
[06/02 22:15:52   1864s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/02 22:15:52   1864s] OPERPROF:       Starting spsTweakCongEngine::run at level 4, MEM:22849.1M, EPOCH TIME: 1748916952.212219
[06/02 22:15:52   1864s] Tweakage: fix icg 0, fix clk 0.
[06/02 22:15:52   1864s] Tweakage: density cost 0, scale 0.4.
[06/02 22:15:52   1864s] Tweakage: activity cost 0, scale 1.0.
[06/02 22:15:52   1864s] OPERPROF:         Starting Tweak-Cong-Engine/Core-Operation at level 5, MEM:24385.4M, EPOCH TIME: 1748916952.269412
[06/02 22:15:52   1864s] OPERPROF:           Starting Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, MEM:24385.4M, EPOCH TIME: 1748916952.278568
[06/02 22:15:52   1864s] Tweakage perm 0 insts, flip 0 insts.
[06/02 22:15:52   1864s] Tweakage perm 0 insts, flip 0 insts.
[06/02 22:15:52   1864s] Tweakage perm 0 insts, flip 0 insts.
[06/02 22:15:52   1864s] Tweakage perm 0 insts, flip 0 insts.
[06/02 22:15:52   1864s] OPERPROF:           Finished Tweak-Cong-Engine/Run-Tweak-WL-Only at level 6, CPU:0.030, REAL:0.005, MEM:24385.4M, EPOCH TIME: 1748916952.283569
[06/02 22:15:52   1864s] OPERPROF:         Finished Tweak-Cong-Engine/Core-Operation at level 5, CPU:0.040, REAL:0.015, MEM:24385.4M, EPOCH TIME: 1748916952.284237
[06/02 22:15:52   1865s] OPERPROF:       Finished spsTweakCongEngine::run at level 4, CPU:1.080, REAL:0.131, MEM:22881.1M, EPOCH TIME: 1748916952.343447
[06/02 22:15:52   1865s] Move report: Congestion aware Tweak moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/02 22:15:52   1865s] [CPU] RefinePlace/Congestion aware tweakage (cpu=0:00:01.1, real=0:00:00.0, mem=22881.1mb) @(0:31:05 - 0:31:06).
[06/02 22:15:52   1865s] 
[06/02 22:15:52   1865s]  === Spiral for Logical I: (movable: 10) ===
[06/02 22:15:52   1865s] 
[06/02 22:15:52   1865s] Running Spiral MT with 96 threads  fetchWidth=8 
[06/02 22:15:52   1865s] 
[06/02 22:15:52   1865s]  Info: 0 filler has been deleted!
[06/02 22:15:52   1865s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/02 22:15:52   1865s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[06/02 22:15:52   1865s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/02 22:15:52   1865s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:00.0, mem=22849.1MB) @(0:31:06 - 0:31:07).
[06/02 22:15:52   1865s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/02 22:15:52   1865s] 	Runtime: CPU: 0:00:08.3 REAL: 0:00:01.0 MEM: 22849.1MB
[06/02 22:15:52   1865s] Statistics of distance of Instance movement in refine placement:
[06/02 22:15:52   1865s]   maximum (X+Y) =         0.00 um
[06/02 22:15:52   1865s]   mean    (X+Y) =         0.00 um
[06/02 22:15:52   1865s] Summary Report:
[06/02 22:15:52   1865s] Instances move: 0 (out of 10 movable)
[06/02 22:15:52   1865s] Instances flipped: 0
[06/02 22:15:52   1865s] Mean displacement: 0.00 um
[06/02 22:15:52   1865s] Max displacement: 0.00 um 
[06/02 22:15:52   1865s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/02 22:15:52   1865s] Total instances moved : 0
[06/02 22:15:52   1865s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:8.270, REAL:1.135, MEM:22849.1M, EPOCH TIME: 1748916952.496071
[06/02 22:15:52   1865s] Total net bbox length = 1.107e+02 (3.605e+01 7.461e+01) (ext = 9.714e+01)
[06/02 22:15:52   1865s] Runtime: CPU: 0:00:08.3 REAL: 0:00:01.0 MEM: 22849.1MB
[06/02 22:15:52   1865s] [CPU] RefinePlace/total (cpu=0:00:08.3, real=0:00:01.0, mem=22849.1MB) @(0:30:59 - 0:31:07).
[06/02 22:15:52   1865s] *** Finished refinePlace (0:31:07 mem=22849.1M) ***
[06/02 22:15:52   1865s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2876.4
[06/02 22:15:52   1865s] OPERPROF:   Finished Refine-Place at level 2, CPU:8.300, REAL:1.149, MEM:22849.1M, EPOCH TIME: 1748916952.496925
[06/02 22:15:52   1865s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:22849.1M, EPOCH TIME: 1748916952.497193
[06/02 22:15:52   1865s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/02 22:15:52   1865s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:52   1865s] Cell adder LLGs are deleted
[06/02 22:15:52   1865s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:52   1865s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:52   1865s] # Resetting pin-track-align track data.
[06/02 22:15:52   1865s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.000, REAL:0.008, MEM:22847.1M, EPOCH TIME: 1748916952.505172
[06/02 22:15:52   1865s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:12.410, REAL:1.934, MEM:22847.1M, EPOCH TIME: 1748916952.505366
[06/02 22:15:52   1865s] ccopt_args: 
[06/02 22:15:52   1865s] Turning off fast DC mode.
[06/02 22:15:52   1865s] Runtime...
[06/02 22:15:52   1865s] (clock_opt_design): CTS Engine: auto. Used Spec: CCOPT spec from create_ccopt_clock_tree_spec.
[06/02 22:15:52   1865s] (clock_opt_design): Checking analysis view for power/activity...
[06/02 22:15:52   1865s] (clock_opt_design): create_ccopt_clock_tree_spec
[06/02 22:15:52   1865s] Creating clock tree spec for modes (timing configs): mode_mission
[06/02 22:15:52   1865s] extract_clock_generator_skew_groups=true: create_ccopt_clock_tree_spec will generate skew groups with a name prefix of "_clock_gen" to balance clock generator connected flops with the clock generator they drive.
[06/02 22:15:52   1865s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/02 22:15:52   1866s] 
[06/02 22:15:52   1866s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:15:52   1866s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:15:52   1866s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/02 22:15:52   1866s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:15:52   1866s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/02 22:15:52   1866s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/02 22:15:52   1866s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/02 22:15:52   1866s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/02 22:15:52   1866s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/02 22:15:52   1866s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/02 22:15:52   1866s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/02 22:15:52   1866s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/02 22:15:52   1866s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/02 22:15:52   1866s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:15:52   1866s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/02 22:15:52   1866s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:15:52   1866s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/02 22:15:52   1866s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:15:52   1866s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/02 22:15:52   1866s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:15:52   1866s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/02 22:15:52   1866s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/02 22:15:52   1866s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/02 22:15:52   1866s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/02 22:15:52   1866s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/02 22:15:52   1866s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/02 22:15:52   1866s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/02 22:15:52   1866s] Summary for sequential cells identification: 
[06/02 22:15:52   1866s]   Identified SBFF number: 299
[06/02 22:15:52   1866s]   Identified MBFF number: 75
[06/02 22:15:52   1866s]   Identified SB Latch number: 22
[06/02 22:15:52   1866s]   Identified MB Latch number: 0
[06/02 22:15:52   1866s]   Not identified SBFF number: 15
[06/02 22:15:52   1866s]   Not identified MBFF number: 0
[06/02 22:15:52   1866s]   Not identified SB Latch number: 0
[06/02 22:15:52   1866s]   Not identified MB Latch number: 0
[06/02 22:15:52   1866s]   Number of sequential cells which are not FFs: 45
[06/02 22:15:52   1866s]  Visiting view : view_slow_mission
[06/02 22:15:52   1866s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/02 22:15:52   1866s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/02 22:15:52   1866s]  Visiting view : view_fast_mission
[06/02 22:15:52   1866s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/02 22:15:52   1866s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/02 22:15:52   1866s] TLC MultiMap info (StdDelay):
[06/02 22:15:52   1866s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/02 22:15:52   1866s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/02 22:15:52   1866s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/02 22:15:52   1866s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/02 22:15:52   1866s]  Setting StdDelay to: 6.1ps
[06/02 22:15:52   1866s] 
[06/02 22:15:52   1866s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:15:52   1866s] Reset timing graph...
[06/02 22:15:52   1866s] Ignoring AAE DB Resetting ...
[06/02 22:15:52   1866s] Reset timing graph done.
[06/02 22:15:52   1866s] Ignoring AAE DB Resetting ...
[06/02 22:15:53   1866s] Analyzing clock structure...
[06/02 22:15:53   1866s] Analyzing clock structure done.
[06/02 22:15:53   1866s] Reset timing graph...
[06/02 22:15:53   1866s] Ignoring AAE DB Resetting ...
[06/02 22:15:53   1866s] Reset timing graph done.
[06/02 22:15:53   1866s] Checking clock tree convergence...
[06/02 22:15:53   1866s] Checking clock tree convergence done.
[06/02 22:15:53   1866s] Placement constraints of type 'region' or 'fence' will not be downgraded to 'guide' because the property change_fences_to_guides has been set to false.
[06/02 22:15:53   1866s] Set place::cacheFPlanSiteMark to 1
[06/02 22:15:53   1866s] 'setDesignMode -flowEffort extreme' => 'setOptMode -usefulSkewCCOpt extreme' 
[06/02 22:15:53   1866s] Using CCOpt effort extreme.
[06/02 22:15:53   1866s] **ERROR: (IMPCCOPT-2004):	Cannot run 'update_clock_tree_spec_annotations -include_ideal_net_status' as no clock trees are defined.

[06/02 22:15:53   1866s] *** Summary of all messages that are not suppressed in this session:
[06/02 22:15:53   1866s] Severity  ID               Count  Summary                                  
[06/02 22:15:53   1866s] ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
[06/02 22:15:53   1866s] *** Message Summary: 0 warning(s), 1 error(s)
[06/02 22:15:53   1866s] 
[06/02 22:15:53   1866s] *** clock_opt_design #1 [finish] () : cpu/real = 0:00:13.3/0:00:03.2 (4.1), totSession cpu/real = 0:31:07.7/0:21:44.9 (1.4), mem = 22840.0M
[06/02 22:15:53   1866s] 
[06/02 22:15:53   1866s] =============================================================================================
[06/02 22:15:53   1866s]  Final TAT Report : clock_opt_design #1                                         23.10-p003_1
[06/02 22:15:53   1866s] =============================================================================================
[06/02 22:15:53   1866s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:15:53   1866s] ---------------------------------------------------------------------------------------------
[06/02 22:15:53   1866s] [ CellServerInit         ]      1   0:00:00.1  (   2.4 % )     0:00:00.1 /  0:00:00.1    1.1
[06/02 22:15:53   1866s] [ RefinePlace            ]      1   0:00:01.1  (  35.7 % )     0:00:01.1 /  0:00:08.3    7.2
[06/02 22:15:53   1866s] [ DetailPlaceInit        ]      1   0:00:00.8  (  24.1 % )     0:00:00.8 /  0:00:04.1    5.3
[06/02 22:15:53   1866s] [ MISC                   ]          0:00:01.2  (  37.9 % )     0:00:01.2 /  0:00:00.8    0.7
[06/02 22:15:53   1866s] ---------------------------------------------------------------------------------------------
[06/02 22:15:53   1866s]  clock_opt_design #1 TOTAL          0:00:03.2  ( 100.0 % )     0:00:03.2 /  0:00:13.3    4.1
[06/02 22:15:53   1866s] ---------------------------------------------------------------------------------------------
[06/02 22:15:53   1866s] 
[06/02 22:15:53   1866s] 
[06/02 22:15:53   1866s] <CMD> timeDesign -postCTS -hold -prefix postCTS_hold -outDir timingReports
[06/02 22:15:53   1866s] *** timeDesign #4 [begin] () : totSession cpu/real = 0:31:07.7/0:21:44.9 (1.4), mem = 22840.0M
[06/02 22:15:53   1866s] 
[06/02 22:15:53   1866s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[06/02 22:15:53   1866s] 
[06/02 22:15:53   1866s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:15:53   1866s] 
[06/02 22:15:53   1866s] TimeStamp Deleting Cell Server End ...
[06/02 22:15:53   1866s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:22822.0M, EPOCH TIME: 1748916953.838829
[06/02 22:15:53   1866s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:53   1866s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:53   1866s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:22822.0M, EPOCH TIME: 1748916953.839278
[06/02 22:15:53   1866s] Start to check current routing status for nets...
[06/02 22:15:53   1866s] All nets are already routed correctly.
[06/02 22:15:53   1866s] End to check current routing status for nets (mem=22822.0M)
[06/02 22:15:53   1866s] Cell adder LLGs are deleted
[06/02 22:15:53   1866s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:53   1866s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:53   1866s] OPERPROF: Starting SiteArray-Init at level 1, MEM:22824.1M, EPOCH TIME: 1748916953.869932
[06/02 22:15:53   1866s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:53   1866s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:53   1866s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:22824.1M, EPOCH TIME: 1748916953.870645
[06/02 22:15:53   1866s] Max number of tech site patterns supported in site array is 256.
[06/02 22:15:53   1866s] Core basic site is GF22_DST
[06/02 22:15:54   1868s] After signature check, allow fast init is false, keep pre-filter is true.
[06/02 22:15:54   1868s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/02 22:15:54   1868s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:15:54   1868s] SiteArray: use 20,480 bytes
[06/02 22:15:54   1868s] SiteArray: current memory after site array memory allocation 22856.1M
[06/02 22:15:54   1868s] SiteArray: FP blocked sites are writable
[06/02 22:15:54   1868s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:22856.1M, EPOCH TIME: 1748916954.281556
[06/02 22:15:54   1869s] Process 45 wires and vias for routing blockage analysis
[06/02 22:15:54   1869s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:1.210, REAL:0.172, MEM:22856.1M, EPOCH TIME: 1748916954.453204
[06/02 22:15:54   1869s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:15:54   1869s] Atter site array init, number of instance map data is 0.
[06/02 22:15:54   1869s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:2.680, REAL:0.666, MEM:22856.1M, EPOCH TIME: 1748916954.536852
[06/02 22:15:54   1869s] 
[06/02 22:15:54   1869s] 
[06/02 22:15:54   1869s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:15:54   1869s] OPERPROF: Finished SiteArray-Init at level 1, CPU:2.690, REAL:0.670, MEM:22856.1M, EPOCH TIME: 1748916954.539773
[06/02 22:15:54   1869s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:15:54   1869s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:15:54   1869s] OPTC: user 20.0
[06/02 22:15:54   1869s] Starting delay calculation for Hold views
[06/02 22:15:55   1870s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/02 22:15:55   1870s] #################################################################################
[06/02 22:15:55   1870s] # Design Stage: PreRoute
[06/02 22:15:55   1870s] # Design Name: adder
[06/02 22:15:55   1870s] # Design Mode: 22nm
[06/02 22:15:55   1870s] # Analysis Mode: MMMC Non-OCV 
[06/02 22:15:55   1870s] # Parasitics Mode: No SPEF/RCDB 
[06/02 22:15:55   1870s] # Signoff Settings: SI Off 
[06/02 22:15:55   1870s] #################################################################################
[06/02 22:15:56   1871s] Topological Sorting (REAL = 0:00:00.0, MEM = 22775.1M, InitMEM = 22774.1M)
[06/02 22:15:56   1871s] Calculate delays in BcWc mode...
[06/02 22:15:56   1871s] Start delay calculation (fullDC) (96 T). (MEM=12403.7)
[06/02 22:15:56   1871s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[06/02 22:15:56   1871s] End AAE Lib Interpolated Model. (MEM=22794.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:15:56   1873s] Total number of fetched objects 36
[06/02 22:15:56   1873s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/02 22:15:56   1873s] End delay calculation. (MEM=12412.9 CPU=0:00:00.7 REAL=0:00:00.0)
[06/02 22:15:56   1873s] End delay calculation (fullDC). (MEM=12412.9 CPU=0:00:01.3 REAL=0:00:00.0)
[06/02 22:15:56   1873s] *** CDM Built up (cpu=0:00:02.9  real=0:00:01.0  mem= 26343.9M) ***
[06/02 22:15:57   1873s] *** Done Building Timing Graph (cpu=0:00:04.2 real=0:00:03.0 totSessionCpu=0:31:15 mem=26343.9M)
[06/02 22:15:57   1873s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| -0.033  | -0.033  |
|           TNS (ns):| -0.322  | -0.322  |
|    Violating Paths:|   10    |   10    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

Density: 30.754%
Routing Overflow: 0.00% H and 0.00% V
------------------------------------------------------------------

[06/02 22:15:57   1873s] Reported timing to dir timingReports
[06/02 22:15:57   1873s] Total CPU time: 7.21 sec
[06/02 22:15:57   1873s] Total Real time: 4.0 sec
[06/02 22:15:57   1873s] Total Memory Usage: 22777.347656 Mbytes
[06/02 22:15:57   1873s] *** timeDesign #4 [finish] () : cpu/real = 0:00:07.2/0:00:03.8 (1.9), totSession cpu/real = 0:31:14.9/0:21:48.7 (1.4), mem = 22777.3M
[06/02 22:15:57   1873s] 
[06/02 22:15:57   1873s] =============================================================================================
[06/02 22:15:57   1873s]  Final TAT Report : timeDesign #4                                               23.10-p003_1
[06/02 22:15:57   1873s] =============================================================================================
[06/02 22:15:57   1873s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:15:57   1873s] ---------------------------------------------------------------------------------------------
[06/02 22:15:57   1873s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:15:57   1873s] [ OptSummaryReport       ]      1   0:00:00.7  (  18.7 % )     0:00:03.7 /  0:00:07.0    1.9
[06/02 22:15:57   1873s] [ UpdateTimingGraph      ]      1   0:00:00.8  (  19.7 % )     0:00:02.8 /  0:00:04.2    1.5
[06/02 22:15:57   1873s] [ FullDelayCalc          ]      1   0:00:01.8  (  46.6 % )     0:00:01.8 /  0:00:02.9    1.6
[06/02 22:15:57   1873s] [ TimingUpdate           ]      1   0:00:00.3  (   7.3 % )     0:00:00.3 /  0:00:00.5    1.6
[06/02 22:15:57   1873s] [ TimingReport           ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    1.4
[06/02 22:15:57   1873s] [ GenerateReports        ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    0.9
[06/02 22:15:57   1873s] [ MISC                   ]          0:00:00.2  (   4.7 % )     0:00:00.2 /  0:00:00.2    1.1
[06/02 22:15:57   1873s] ---------------------------------------------------------------------------------------------
[06/02 22:15:57   1873s]  timeDesign #4 TOTAL                0:00:03.8  ( 100.0 % )     0:00:03.8 /  0:00:07.2    1.9
[06/02 22:15:57   1873s] ---------------------------------------------------------------------------------------------
[06/02 22:15:57   1873s] 
[06/02 22:15:57   1873s] <CMD> optPower -postCTS
[06/02 22:15:57   1873s] *** optPower #2 [begin] () : totSession cpu/real = 0:31:14.9/0:21:48.7 (1.4), mem = 22777.3M
[06/02 22:15:57   1873s] GigaOpt running with 96 threads.
[06/02 22:15:57   1873s] Info: 96 threads available for lower-level modules during optimization.
[06/02 22:15:57   1873s] **WARN: (IMPOPT-3802):	The optPower command does not support the distributed mode: running the simple multithreaded mode.
[06/02 22:15:57   1873s] #optDebug: fT-E <X 2 0 0 1>
[06/02 22:15:57   1873s] OPTC: m4 20.0 50.0
[06/02 22:15:57   1873s] OPTC: view 50.0
[06/02 22:15:57   1873s] Need call spDPlaceInit before registerPrioInstLoc.
[06/02 22:15:58   1874s] AAE_INFO: opIsDesignInPostRouteState() is 0
[06/02 22:15:58   1874s] #################################################################################
[06/02 22:15:58   1874s] # Design Stage: PreRoute
[06/02 22:15:58   1874s] # Design Name: adder
[06/02 22:15:58   1874s] # Design Mode: 22nm
[06/02 22:15:58   1874s] # Analysis Mode: MMMC Non-OCV 
[06/02 22:15:58   1874s] # Parasitics Mode: No SPEF/RCDB 
[06/02 22:15:58   1874s] # Signoff Settings: SI Off 
[06/02 22:15:58   1874s] #################################################################################
[06/02 22:15:59   1875s] Topological Sorting (REAL = 0:00:00.0, MEM = 22795.7M, InitMEM = 22795.7M)
[06/02 22:15:59   1875s] Calculate delays in BcWc mode...
[06/02 22:15:59   1875s] Start delay calculation (fullDC) (96 T). (MEM=12422.4)
[06/02 22:15:59   1875s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[06/02 22:15:59   1876s] End AAE Lib Interpolated Model. (MEM=22814.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:15:59   1877s] Total number of fetched objects 36
[06/02 22:15:59   1877s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/02 22:15:59   1877s] End delay calculation. (MEM=12431.3 CPU=0:00:00.8 REAL=0:00:00.0)
[06/02 22:15:59   1877s] End delay calculation (fullDC). (MEM=12431.3 CPU=0:00:01.4 REAL=0:00:00.0)
[06/02 22:15:59   1877s] *** CDM Built up (cpu=0:00:03.0  real=0:00:01.0  mem= 26380.4M) ***
[06/02 22:16:00   1877s] OPERPROF: Starting DPlace-Init at level 1, MEM:26380.4M, EPOCH TIME: 1748916960.268312
[06/02 22:16:00   1877s] Processing tracks to init pin-track alignment.
[06/02 22:16:00   1877s] z: 1, totalTracks: 1
[06/02 22:16:00   1877s] z: 3, totalTracks: 1
[06/02 22:16:00   1877s] z: 5, totalTracks: 1
[06/02 22:16:00   1877s] z: 7, totalTracks: 1
[06/02 22:16:00   1877s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/02 22:16:00   1877s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:16:00   1877s] Initializing Route Infrastructure for color support ...
[06/02 22:16:00   1877s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:26380.4M, EPOCH TIME: 1748916960.270137
[06/02 22:16:00   1877s] ### Add 31 auto generated vias to default rule
[06/02 22:16:00   1877s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.007, MEM:26380.4M, EPOCH TIME: 1748916960.277623
[06/02 22:16:00   1877s] Route Infrastructure Initialized for color support successfully.
[06/02 22:16:00   1877s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:16:00   1877s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:26380.4M, EPOCH TIME: 1748916960.291439
[06/02 22:16:00   1877s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:16:00   1877s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:16:00   1878s] 
[06/02 22:16:00   1878s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:16:00   1878s] 
[06/02 22:16:00   1878s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:16:00   1878s] OPERPROF:     Starting CMU at level 3, MEM:26380.4M, EPOCH TIME: 1748916960.554376
[06/02 22:16:00   1878s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:26380.4M, EPOCH TIME: 1748916960.557063
[06/02 22:16:00   1878s] 
[06/02 22:16:00   1878s] Bad Lib Cell Checking (CMU) is done! (0)
[06/02 22:16:00   1878s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.370, REAL:0.266, MEM:26380.4M, EPOCH TIME: 1748916960.557379
[06/02 22:16:00   1878s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:26380.4M, EPOCH TIME: 1748916960.557525
[06/02 22:16:00   1878s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.020, REAL:0.002, MEM:26380.4M, EPOCH TIME: 1748916960.559147
[06/02 22:16:00   1878s] [CPU] DPlace-Init (cpu=0:00:00.4, real=0:00:00.0, mem=26380.4MB).
[06/02 22:16:00   1878s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.420, REAL:0.292, MEM:26380.4M, EPOCH TIME: 1748916960.559928
[06/02 22:16:00   1878s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:26380.4M, EPOCH TIME: 1748916960.560380
[06/02 22:16:00   1878s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:16:00   1878s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:16:00   1878s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:16:00   1878s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:16:00   1878s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.032, MEM:22814.4M, EPOCH TIME: 1748916960.592761
[06/02 22:16:00   1878s]              0V	    gnd
[06/02 22:16:00   1878s]           0.72V	    vdd
[06/02 22:16:00   1878s] Processing average sequential pin duty cycle 
[06/02 22:16:00   1878s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/02 22:16:00   1878s] 
[06/02 22:16:00   1878s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:16:00   1878s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:16:00   1878s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/02 22:16:00   1878s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:16:00   1878s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/02 22:16:00   1878s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/02 22:16:00   1878s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/02 22:16:00   1878s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/02 22:16:00   1878s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/02 22:16:00   1878s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/02 22:16:00   1878s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/02 22:16:00   1878s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/02 22:16:00   1878s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/02 22:16:00   1878s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:16:00   1878s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/02 22:16:00   1878s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:16:00   1878s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/02 22:16:00   1878s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:16:00   1878s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/02 22:16:00   1878s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:16:00   1878s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/02 22:16:00   1878s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/02 22:16:00   1878s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/02 22:16:00   1878s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/02 22:16:00   1878s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/02 22:16:00   1878s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/02 22:16:00   1878s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/02 22:16:00   1878s] Summary for sequential cells identification: 
[06/02 22:16:00   1878s]   Identified SBFF number: 299
[06/02 22:16:00   1878s]   Identified MBFF number: 75
[06/02 22:16:00   1878s]   Identified SB Latch number: 22
[06/02 22:16:00   1878s]   Identified MB Latch number: 0
[06/02 22:16:00   1878s]   Not identified SBFF number: 15
[06/02 22:16:00   1878s]   Not identified MBFF number: 0
[06/02 22:16:00   1878s]   Not identified SB Latch number: 0
[06/02 22:16:00   1878s]   Not identified MB Latch number: 0
[06/02 22:16:00   1878s]   Number of sequential cells which are not FFs: 45
[06/02 22:16:00   1878s]  Visiting view : view_slow_mission
[06/02 22:16:00   1878s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/02 22:16:00   1878s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/02 22:16:00   1878s]  Visiting view : view_fast_mission
[06/02 22:16:00   1878s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/02 22:16:00   1878s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/02 22:16:00   1878s] TLC MultiMap info (StdDelay):
[06/02 22:16:00   1878s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/02 22:16:00   1878s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/02 22:16:00   1878s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/02 22:16:00   1878s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/02 22:16:00   1878s]  Setting StdDelay to: 6.1ps
[06/02 22:16:00   1878s] 
[06/02 22:16:00   1878s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:16:00   1878s] Processing average sequential pin duty cycle 
[06/02 22:17:26   2353s] Processing average sequential pin duty cycle 
[06/02 22:18:35   2787s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 16285.8M, totSessionCpu=0:46:28 **
[06/02 22:18:35   2787s] OPERPROF: Starting SiteArray-Init at level 1, MEM:26446.4M, EPOCH TIME: 1748917115.869802
[06/02 22:18:35   2787s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:35   2787s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:36   2787s] 
[06/02 22:18:36   2787s] 
[06/02 22:18:36   2787s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:18:36   2787s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.320, REAL:0.268, MEM:26451.4M, EPOCH TIME: 1748917116.137463
[06/02 22:18:36   2787s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:18:36   2787s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:36   2787s] 
------------------------------------------------------------------
        Before Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.471  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
------------------------------------------------------------------

[06/02 22:18:36   2787s] GigaOpt Checkpoint: Internal reclaim -useCPE -maxLocalDensity 0.98 -numThreads 96 -total_power -leakage -dynamic -downsize -noUpsize -samesize -noDelbuf -noDeclone -useCPE -powerCutoffMultiplier 0.001 -postCTS -leakage -dynamic -total_power -aggrMinBoundValPostCts 0.05 -nativePathGroupFlow -noRouting
[06/02 22:18:36   2787s] ### Creating LA Mngr. totSessionCpu=0:46:29 mem=29332.4M
[06/02 22:18:36   2787s] ### Creating LA Mngr, finished. totSessionCpu=0:46:29 mem=29332.4M
[06/02 22:18:36   2787s] OPERPROF: Starting SiteArray-Init at level 1, MEM:29332.4M, EPOCH TIME: 1748917116.317564
[06/02 22:18:36   2787s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:36   2787s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:36   2787s] 
[06/02 22:18:36   2787s] 
[06/02 22:18:36   2787s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:18:36   2787s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.239, MEM:29332.4M, EPOCH TIME: 1748917116.556444
[06/02 22:18:36   2787s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:18:36   2787s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:36   2787s]  Design has 18 nets in selected transition density range, driven by 16 HVT insts, 0 MVT insts and 2 LVT insts
[06/02 22:18:37   2788s] 
[06/02 22:18:37   2788s] Begin: Power Optimization
[06/02 22:18:37   2788s] Processing average sequential pin duty cycle 
[06/02 22:18:37   2788s] env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr
[06/02 22:18:37   2788s] 
[06/02 22:18:37   2788s] Begin Power Analysis
[06/02 22:18:37   2788s] 
[06/02 22:18:37   2788s]              0V	    gnd
[06/02 22:18:37   2788s]           0.72V	    vdd
[06/02 22:18:37   2788s] Begin Processing Timing Library for Power Calculation
[06/02 22:18:37   2788s] 
[06/02 22:18:37   2788s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=16342.44MB/32180.80MB/16347.14MB)
[06/02 22:18:37   2788s] 
[06/02 22:18:37   2788s] 
[06/02 22:18:37   2788s] 
[06/02 22:18:37   2788s] Begin Processing Power Net/Grid for Power Calculation
[06/02 22:18:37   2788s] 
[06/02 22:18:37   2788s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=16342.44MB/32180.80MB/16347.14MB)
[06/02 22:18:37   2788s] 
[06/02 22:18:37   2788s] Begin Processing Timing Window Data for Power Calculation
[06/02 22:18:37   2788s] 
[06/02 22:18:37   2788s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=16342.44MB/32180.80MB/16347.14MB)
[06/02 22:18:37   2788s] 
[06/02 22:18:37   2788s] Begin Processing User Attributes
[06/02 22:18:37   2788s] 
[06/02 22:18:37   2788s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=16342.44MB/32180.80MB/16347.14MB)
[06/02 22:18:37   2788s] 
[06/02 22:18:37   2788s] Begin Processing Signal Activity
[06/02 22:18:37   2788s] 
[06/02 22:18:37   2788s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=16342.44MB/32180.80MB/16347.14MB)
[06/02 22:18:37   2788s] 
[06/02 22:18:37   2788s] Begin Power Computation
[06/02 22:18:37   2788s] 
[06/02 22:18:37   2788s]       ----------------------------------------------------------
[06/02 22:18:37   2788s]       # of cell(s) missing both power/leakage table: 0
[06/02 22:18:37   2788s]       # of cell(s) missing power table: 0
[06/02 22:18:37   2788s]       # of cell(s) missing leakage table: 0
[06/02 22:18:37   2788s]       ----------------------------------------------------------
[06/02 22:18:37   2788s] 
[06/02 22:18:37   2788s] 
[06/02 22:18:37   2788s] VNW_P               UDB116SVT24_ADDF_V1_1             \intadd_0/U9 
[06/02 22:18:37   2788s] VNW_P               UDB116SVT24_AN2_MM_1              U2
[06/02 22:18:37   2788s] VNW_P               UDB116SVT24_OA21B_0P75            U3
[06/02 22:18:37   2788s]       # of MSMV cell(s) missing power_level: 0
[06/02 22:18:37   2788s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=16350.25MB/32228.84MB/16350.25MB)
[06/02 22:18:37   2788s] 
[06/02 22:18:37   2788s] Begin Processing User Attributes
[06/02 22:18:37   2788s] 
[06/02 22:18:37   2788s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=16350.25MB/32228.84MB/16350.25MB)
[06/02 22:18:37   2788s] 
[06/02 22:18:37   2788s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=16350.25MB/32228.84MB/16350.25MB)
[06/02 22:18:37   2788s] 
[06/02 22:18:37   2789s] *



[06/02 22:18:37   2789s] Total Power
[06/02 22:18:37   2789s] -----------------------------------------------------------------------------------------
[06/02 22:18:37   2789s] Total Internal Power:        0.00003813 	    4.4357%
[06/02 22:18:37   2789s] Total Switching Power:       0.00005464 	    6.3559%
[06/02 22:18:37   2789s] Total Leakage Power:         0.00076684 	   89.2084%
[06/02 22:18:37   2789s] Total Power:                 0.00085960
[06/02 22:18:37   2789s] -----------------------------------------------------------------------------------------
[06/02 22:18:37   2789s] Processing average sequential pin duty cycle 
[06/02 22:18:39   2791s]  Design has 18 nets in selected transition density range, driven by 16 HVT insts, 0 MVT insts and 2 LVT insts
[06/02 22:18:39   2791s] 
[06/02 22:18:39   2791s] Creating Lib Analyzer ...
[06/02 22:18:40   2792s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[06/02 22:18:40   2792s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[06/02 22:18:40   2792s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/02 22:18:40   2792s] 
[06/02 22:18:40   2792s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:18:41   2793s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=0:46:35 mem=30212.4M
[06/02 22:18:41   2794s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=0:46:35 mem=30212.4M
[06/02 22:18:41   2794s] Creating Lib Analyzer, finished. 
[06/02 22:18:41   2794s] OPERPROF: Starting SiteArray-Init at level 1, MEM:34548.3M, EPOCH TIME: 1748917121.970499
[06/02 22:18:41   2794s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:41   2794s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:42   2794s] 
[06/02 22:18:42   2794s] 
[06/02 22:18:42   2794s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:18:42   2794s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.270, REAL:0.250, MEM:34548.3M, EPOCH TIME: 1748917122.220746
[06/02 22:18:42   2794s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:18:42   2794s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:42   2794s] [oiPhyDebug] optDemand 38648880.00, spDemand 9709200.00.
[06/02 22:18:42   2794s] [LDM::Info] TotalInstCnt at InitDesignMc1: 152
[06/02 22:18:42   2794s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/02 22:18:42   2794s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=0:46:35 mem=34548.3M
[06/02 22:18:42   2794s] OPERPROF: Starting DPlace-Init at level 1, MEM:34548.3M, EPOCH TIME: 1748917122.243178
[06/02 22:18:42   2794s] Processing tracks to init pin-track alignment.
[06/02 22:18:42   2794s] z: 1, totalTracks: 1
[06/02 22:18:42   2794s] z: 3, totalTracks: 1
[06/02 22:18:42   2794s] z: 5, totalTracks: 1
[06/02 22:18:42   2794s] z: 7, totalTracks: 1
[06/02 22:18:42   2794s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/02 22:18:42   2794s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:18:42   2794s] Initializing Route Infrastructure for color support ...
[06/02 22:18:42   2794s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:34548.3M, EPOCH TIME: 1748917122.244097
[06/02 22:18:42   2794s] ### Add 31 auto generated vias to default rule
[06/02 22:18:42   2794s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.007, MEM:34548.3M, EPOCH TIME: 1748917122.250938
[06/02 22:18:42   2794s] Route Infrastructure Initialized for color support successfully.
[06/02 22:18:42   2794s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:18:42   2794s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:34548.3M, EPOCH TIME: 1748917122.258925
[06/02 22:18:42   2794s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:42   2794s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:42   2794s] 
[06/02 22:18:42   2794s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:18:42   2794s] 
[06/02 22:18:42   2794s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:18:42   2794s] OPERPROF:     Starting CMU at level 3, MEM:34548.3M, EPOCH TIME: 1748917122.497097
[06/02 22:18:42   2794s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.003, MEM:34548.3M, EPOCH TIME: 1748917122.499727
[06/02 22:18:42   2794s] 
[06/02 22:18:42   2794s] Bad Lib Cell Checking (CMU) is done! (0)
[06/02 22:18:42   2794s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.260, REAL:0.241, MEM:34548.3M, EPOCH TIME: 1748917122.500051
[06/02 22:18:42   2794s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:34548.3M, EPOCH TIME: 1748917122.500206
[06/02 22:18:42   2794s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.002, MEM:34548.3M, EPOCH TIME: 1748917122.501759
[06/02 22:18:42   2794s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=34548.3MB).
[06/02 22:18:42   2794s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.259, MEM:34548.3M, EPOCH TIME: 1748917122.502502
[06/02 22:18:42   2794s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/02 22:18:42   2795s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 152
[06/02 22:18:42   2795s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=0:46:36 mem=34548.3M
[06/02 22:18:44   2797s]   Timing Snapshot: (REF)
[06/02 22:18:44   2797s]      Weighted WNS: 0.000
[06/02 22:18:44   2797s]       All  PG WNS: 0.000
[06/02 22:18:44   2797s]       High PG WNS: 0.000
[06/02 22:18:44   2797s]       All  PG TNS: 0.000
[06/02 22:18:44   2797s]       High PG TNS: 0.000
[06/02 22:18:44   2797s]       Low  PG TNS: 0.000
[06/02 22:18:44   2797s]    Category Slack: { [L, 99.471] }
[06/02 22:18:44   2797s] 
[06/02 22:18:44   2797s] OptDebug: Start of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |99.471|0.000|
|HEPG      | 0.000|0.000|
|All Paths |99.471|0.000|
+----------+------+-----+

[06/02 22:18:44   2797s] Begin: Core Power Optimization
[06/02 22:18:44   2797s] *** PowerOpt #1 [begin] (optPower #2) : totSession cpu/real = 0:46:38.3/0:24:35.8 (1.9), mem = 34516.3M
[06/02 22:18:44   2797s] Processing average sequential pin duty cycle 
[06/02 22:18:44   2797s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2876.12
[06/02 22:18:44   2797s]  Design has 18 nets in selected transition density range, driven by 16 HVT insts, 0 MVT insts and 2 LVT insts
[06/02 22:18:45   2797s] (I,S,L,T): view_slow_mission: 3.79238e-05, 5.46354e-05, 0.000770332, 0.000862891
[06/02 22:18:45   2797s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[06/02 22:18:45   2797s] 
[06/02 22:18:45   2797s] Active Setup views: view_slow_mission 
[06/02 22:18:45   2797s] [LDM::Info] TotalInstCnt at InitDesignMc2: 152
[06/02 22:18:45   2797s] ### Creating RouteCongInterface, started
[06/02 22:18:45   2797s] 
[06/02 22:18:45   2797s] #optDebug:  {2, 0.822, 0.8500} {3, 0.822, 0.8500} {4, 0.664, 0.8500} {5, 0.506, 0.8500} {6, 0.348, 0.8160} {7, 0.032, 0.4321} {8, 0.016, 0.4159} {9, 0.016, 0.4159} {10, 0.004, 0.4040} {11, 0.004, 0.4040} 
[06/02 22:18:45   2797s] 
[06/02 22:18:45   2797s] #optDebug: {0, 1.000}
[06/02 22:18:45   2797s] ### Creating RouteCongInterface, finished
[06/02 22:18:45   2797s] {MG  {8 0 2 0.338158} }
[06/02 22:18:45   2798s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/02 22:18:45   2798s] Reclaim Optimization WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/02 22:18:45   2798s] +---------+---------+--------+--------+------------+--------+
[06/02 22:18:45   2798s] | Density | Commits |  WNS   |  TNS   |    Real    |  Mem   |
[06/02 22:18:45   2798s] +---------+---------+--------+--------+------------+--------+
[06/02 22:18:45   2798s] |   30.75%|        -|   0.000|   0.000|   0:00:00.0|34548.3M|
[06/02 22:18:45   2798s] Running power reclaim iteration with 0.08629 cutoff 
[06/02 22:18:45   2800s] |   30.75%|        0|   0.000|   0.000|   0:00:00.0|34650.3M|
[06/02 22:18:45   2800s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/02 22:18:45   2800s] Running power reclaim iteration with 0.08629 cutoff 
[06/02 22:18:46   2803s] |   30.75%|        0|   0.000|   0.000|   0:00:01.0|34650.3M|
[06/02 22:18:46   2803s] #optDebug: <stH: 0.5400 MiSeL: 15.5080>
[06/02 22:18:46   2803s] +---------+---------+--------+--------+------------+--------+
[06/02 22:18:46   2803s] Reclaim Optimization End WNS Slack 0.000  TNS Slack 0.000 Density 30.75
[06/02 22:18:46   2803s] 
[06/02 22:18:46   2803s] ** Summary: Restruct = 0 Buffer Deletion = 0 Declone = 0 Resize = 0 **
[06/02 22:18:46   2803s] --------------------------------------------------------------
[06/02 22:18:46   2803s] |                                   | Total     | Sequential |
[06/02 22:18:46   2803s] --------------------------------------------------------------
[06/02 22:18:46   2803s] | Num insts resized                 |       0  |       0    |
[06/02 22:18:46   2803s] | Num insts undone                  |       0  |       0    |
[06/02 22:18:46   2803s] | Num insts Downsized               |       0  |       0    |
[06/02 22:18:46   2803s] | Num insts Samesized               |       0  |       0    |
[06/02 22:18:46   2803s] | Num insts Upsized                 |       0  |       0    |
[06/02 22:18:46   2803s] | Num multiple commits+uncommits    |       0  |       -    |
[06/02 22:18:46   2803s] --------------------------------------------------------------
[06/02 22:18:46   2803s] Bottom Preferred Layer:
[06/02 22:18:46   2803s]     None
[06/02 22:18:46   2803s] Via Pillar Rule:
[06/02 22:18:46   2803s]     None
[06/02 22:18:46   2803s] Finished writing unified metrics of routing constraints.
[06/02 22:18:46   2803s] 
[06/02 22:18:46   2803s] Number of insts committed for which the initial cell was dont use = 0
[06/02 22:18:46   2803s] 
[06/02 22:18:46   2803s] Number of times islegalLocAvaiable called = 0 skipped = 0, called in commitmove = 0, skipped in commitmove = 0
[06/02 22:18:46   2803s] Info : Out of 456 seq cells, 0 cells are internal dont use, and 67 cells are db dont use.
[06/02 22:18:46   2803s] End: Core Power Optimization (cpu = 0:00:06.2) (real = 0:00:02.0) **
[06/02 22:18:46   2803s] [LDM::Info] TotalInstCnt at FreeDesignMc1: 152
[06/02 22:18:46   2803s] (I,S,L,T): view_slow_mission: 3.79238e-05, 5.46354e-05, 0.000770332, 0.000862891
[06/02 22:18:46   2803s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[06/02 22:18:46   2803s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2876.12
[06/02 22:18:46   2803s] *** PowerOpt #1 [finish] (optPower #2) : cpu/real = 0:00:06.2/0:00:02.0 (3.1), totSession cpu/real = 0:46:44.5/0:24:37.8 (1.9), mem = 34650.3M
[06/02 22:18:46   2803s] 
[06/02 22:18:46   2803s] =============================================================================================
[06/02 22:18:46   2803s]  Step TAT Report : PowerOpt #1 / optPower #2                                    23.10-p003_1
[06/02 22:18:46   2803s] =============================================================================================
[06/02 22:18:46   2803s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:18:46   2803s] ---------------------------------------------------------------------------------------------
[06/02 22:18:46   2803s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:18:46   2803s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:18:46   2803s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:18:46   2803s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   2.9 % )     0:00:00.1 /  0:00:00.1    1.4
[06/02 22:18:46   2803s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:18:46   2803s] [ BottleneckAnalyzerInit ]      1   0:00:00.2  (   9.3 % )     0:00:00.2 /  0:00:00.2    1.2
[06/02 22:18:46   2803s] [ OptimizationStep       ]      1   0:00:00.9  (  43.9 % )     0:00:01.2 /  0:00:05.4    4.5
[06/02 22:18:46   2803s] [ OptSingleIteration     ]      3   0:00:00.1  (   4.3 % )     0:00:00.1 /  0:00:00.1    1.1
[06/02 22:18:46   2803s] [ OptGetWeight           ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:18:46   2803s] [ OptEval                ]     10   0:00:00.0  (   2.1 % )     0:00:00.0 /  0:00:00.1    1.7
[06/02 22:18:46   2803s] [ OptCommit              ]     10   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:18:46   2803s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:18:46   2803s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:18:46   2803s] [ MISC                   ]          0:00:00.7  (  37.0 % )     0:00:00.7 /  0:00:00.8    1.0
[06/02 22:18:46   2803s] ---------------------------------------------------------------------------------------------
[06/02 22:18:46   2803s]  PowerOpt #1 TOTAL                  0:00:02.0  ( 100.0 % )     0:00:02.0 /  0:00:06.2    3.1
[06/02 22:18:46   2803s] ---------------------------------------------------------------------------------------------
[06/02 22:18:46   2803s] 
[06/02 22:18:46   2803s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:34650.3M, EPOCH TIME: 1748917126.698648
[06/02 22:18:46   2803s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/02 22:18:46   2803s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:46   2803s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:46   2803s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:46   2803s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.050, REAL:0.054, MEM:34596.3M, EPOCH TIME: 1748917126.753076
[06/02 22:18:46   2803s] OPERPROF: Starting Refine-Place-Init at level 1, MEM:34596.3M, EPOCH TIME: 1748917126.756017
[06/02 22:18:46   2803s] OPERPROF:   Starting DPlace-Init at level 2, MEM:34596.3M, EPOCH TIME: 1748917126.756273
[06/02 22:18:46   2803s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:34596.3M, EPOCH TIME: 1748917126.756835
[06/02 22:18:46   2803s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.000, REAL:0.004, MEM:34596.3M, EPOCH TIME: 1748917126.760918
[06/02 22:18:46   2803s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:34596.3M, EPOCH TIME: 1748917126.769575
[06/02 22:18:46   2803s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:46   2803s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:47   2803s] 
[06/02 22:18:47   2803s] 
[06/02 22:18:47   2803s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:18:47   2803s] OPERPROF:       Starting CMU at level 4, MEM:34596.3M, EPOCH TIME: 1748917127.015629
[06/02 22:18:47   2803s] OPERPROF:       Finished CMU at level 4, CPU:0.010, REAL:0.002, MEM:34596.3M, EPOCH TIME: 1748917127.017974
[06/02 22:18:47   2803s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:0.270, REAL:0.249, MEM:34596.3M, EPOCH TIME: 1748917127.018272
[06/02 22:18:47   2803s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:34596.3M, EPOCH TIME: 1748917127.018433
[06/02 22:18:47   2803s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.010, REAL:0.002, MEM:34596.3M, EPOCH TIME: 1748917127.020108
[06/02 22:18:47   2803s] OPERPROF:   Finished DPlace-Init at level 2, CPU:0.290, REAL:0.265, MEM:34596.3M, EPOCH TIME: 1748917127.020855
[06/02 22:18:47   2803s] OPERPROF: Finished Refine-Place-Init at level 1, CPU:0.290, REAL:0.265, MEM:34596.3M, EPOCH TIME: 1748917127.021033
[06/02 22:18:47   2803s] TDRefine: refinePlace mode is spiral
[06/02 22:18:47   2803s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2876.5
[06/02 22:18:47   2803s] OPERPROF: Starting Refine-Place at level 1, MEM:34596.3M, EPOCH TIME: 1748917127.021350
[06/02 22:18:47   2803s] *** Starting refinePlace (0:46:45 mem=34596.3M) ***
[06/02 22:18:47   2803s] Total net bbox length = 1.107e+02 (3.605e+01 7.461e+01) (ext = 9.714e+01)
[06/02 22:18:47   2803s] 
[06/02 22:18:47   2803s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:18:47   2803s] 
[06/02 22:18:47   2803s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:18:47   2803s] OPERPROF:   Starting RPlace-Color-Fixed-Insts at level 2, MEM:34596.3M, EPOCH TIME: 1748917127.022208
[06/02 22:18:47   2803s] # Found 284 legal fixed insts to color.
[06/02 22:18:47   2803s] OPERPROF:   Finished RPlace-Color-Fixed-Insts at level 2, CPU:0.000, REAL:0.002, MEM:34596.3M, EPOCH TIME: 1748917127.023888
[06/02 22:18:47   2803s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:34596.3M, EPOCH TIME: 1748917127.024162
[06/02 22:18:47   2803s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/02 22:18:47   2803s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:34596.3M, EPOCH TIME: 1748917127.024655
[06/02 22:18:47   2803s] Move report: placeLevelShifters moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/02 22:18:47   2803s] Set min layer with design mode ( 3 )
[06/02 22:18:47   2803s] Set max layer with default ( 127 )
[06/02 22:18:47   2803s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:18:47   2803s] Min route layer (adjusted) = 3
[06/02 22:18:47   2803s] Max route layer (adjusted) = 11
[06/02 22:18:47   2803s] Set min layer with design mode ( 3 )
[06/02 22:18:47   2803s] Set max layer with default ( 127 )
[06/02 22:18:47   2803s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:18:47   2803s] Min route layer (adjusted) = 3
[06/02 22:18:47   2803s] Max route layer (adjusted) = 11
[06/02 22:18:47   2803s] OPERPROF:   Starting Refine-Place-V2 at level 2, MEM:34596.3M, EPOCH TIME: 1748917127.032389
[06/02 22:18:47   2803s] Starting refinePlace ...
[06/02 22:18:47   2803s] Set min layer with design mode ( 3 )
[06/02 22:18:47   2803s] Set max layer with default ( 127 )
[06/02 22:18:47   2803s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:18:47   2803s] Min route layer (adjusted) = 3
[06/02 22:18:47   2803s] Max route layer (adjusted) = 11
[06/02 22:18:47   2803s] One DDP V2 for no tweak run.
[06/02 22:18:47   2803s] 
[06/02 22:18:47   2803s]  === Spiral for Logical I: (movable: 10) ===
[06/02 22:18:47   2803s] 
[06/02 22:18:47   2803s] Running Spiral MT with 96 threads  fetchWidth=8 
[06/02 22:18:47   2810s] 
[06/02 22:18:47   2810s]  Info: 0 filler has been deleted!
[06/02 22:18:47   2810s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/02 22:18:47   2810s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[06/02 22:18:47   2810s] [CPU] RefinePlace/Commit (cpu=0:00:06.2, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:06.2, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/02 22:18:47   2810s] [CPU] RefinePlace/Legalization (cpu=0:00:07.0, real=0:00:00.0, mem=34564.3MB) @(0:46:45 - 0:46:52).
[06/02 22:18:47   2810s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/02 22:18:47   2810s] 	Runtime: CPU: 0:00:07.0 REAL: 0:00:00.0 MEM: 34564.3MB
[06/02 22:18:47   2810s] Statistics of distance of Instance movement in refine placement:
[06/02 22:18:47   2810s]   maximum (X+Y) =         0.00 um
[06/02 22:18:47   2810s]   mean    (X+Y) =         0.00 um
[06/02 22:18:47   2810s] Summary Report:
[06/02 22:18:47   2810s] Instances move: 0 (out of 10 movable)
[06/02 22:18:47   2810s] Instances flipped: 0
[06/02 22:18:47   2810s] Mean displacement: 0.00 um
[06/02 22:18:47   2810s] Max displacement: 0.00 um 
[06/02 22:18:47   2810s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/02 22:18:47   2810s] Total instances moved : 0
[06/02 22:18:47   2810s] OPERPROF:   Finished Refine-Place-V2 at level 2, CPU:7.030, REAL:0.964, MEM:34564.3M, EPOCH TIME: 1748917127.996101
[06/02 22:18:47   2810s] Total net bbox length = 1.107e+02 (3.605e+01 7.461e+01) (ext = 9.714e+01)
[06/02 22:18:47   2810s] Runtime: CPU: 0:00:07.0 REAL: 0:00:00.0 MEM: 34564.3MB
[06/02 22:18:47   2810s] [CPU] RefinePlace/total (cpu=0:00:07.0, real=0:00:00.0, mem=34564.3MB) @(0:46:45 - 0:46:52).
[06/02 22:18:47   2810s] *** Finished refinePlace (0:46:52 mem=34564.3M) ***
[06/02 22:18:47   2810s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2876.5
[06/02 22:18:47   2810s] OPERPROF: Finished Refine-Place at level 1, CPU:7.040, REAL:0.976, MEM:34564.3M, EPOCH TIME: 1748917127.997055
[06/02 22:18:47   2810s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:34564.3M, EPOCH TIME: 1748917127.999436
[06/02 22:18:47   2810s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/02 22:18:47   2810s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:48   2810s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:48   2810s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:48   2810s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.026, MEM:34564.3M, EPOCH TIME: 1748917128.025213
[06/02 22:18:48   2810s] *** maximum move = 0.00 um ***
[06/02 22:18:48   2810s] *** Finished re-routing un-routed nets (34564.3M) ***
[06/02 22:18:48   2810s] OPERPROF: Starting DPlace-Init at level 1, MEM:34564.3M, EPOCH TIME: 1748917128.029514
[06/02 22:18:48   2810s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:34564.3M, EPOCH TIME: 1748917128.030039
[06/02 22:18:48   2810s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.004, MEM:34564.3M, EPOCH TIME: 1748917128.034260
[06/02 22:18:48   2810s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:34564.3M, EPOCH TIME: 1748917128.042445
[06/02 22:18:48   2810s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:48   2810s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:18:48   2811s] OPERPROF:     Starting CMU at level 3, MEM:34564.3M, EPOCH TIME: 1748917128.296929
[06/02 22:18:48   2811s] OPERPROF:     Finished CMU at level 3, CPU:0.000, REAL:0.002, MEM:34564.3M, EPOCH TIME: 1748917128.298759
[06/02 22:18:48   2811s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.260, REAL:0.257, MEM:34564.3M, EPOCH TIME: 1748917128.299062
[06/02 22:18:48   2811s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:34564.3M, EPOCH TIME: 1748917128.299226
[06/02 22:18:48   2811s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.001, MEM:34564.3M, EPOCH TIME: 1748917128.300605
[06/02 22:18:48   2811s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.272, MEM:34564.3M, EPOCH TIME: 1748917128.301274
[06/02 22:18:48   2811s] [LDM::Info] SmallGridBinSize=40 TinyGridBinSize=10
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s] *** Finish Physical Update (cpu=0:00:08.0 real=0:00:02.0 mem=34596.3M) ***
[06/02 22:18:48   2811s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/02 22:18:48   2811s]   Timing Snapshot: (TGT)
[06/02 22:18:48   2811s]      Weighted WNS: 0.000
[06/02 22:18:48   2811s]       All  PG WNS: 0.000
[06/02 22:18:48   2811s]       High PG WNS: 0.000
[06/02 22:18:48   2811s]       All  PG TNS: 0.000
[06/02 22:18:48   2811s]       High PG TNS: 0.000
[06/02 22:18:48   2811s]       Low  PG TNS: 0.000
[06/02 22:18:48   2811s]    Category Slack: { [L, 99.471] }
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s] Checking setup slack degradation ...
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s] Recovery Manager:
[06/02 22:18:48   2811s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.010) - Skip
[06/02 22:18:48   2811s]   High Effort WNS Jump: 0.000 (REF:, TGT:, Threshold: 0.010) - Skip
[06/02 22:18:48   2811s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 10.000) - Skip
[06/02 22:18:48   2811s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 5.000) - Skip
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s] env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s] Begin Power Analysis
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s]              0V	    gnd
[06/02 22:18:48   2811s]           0.72V	    vdd
[06/02 22:18:48   2811s] Begin Processing Timing Library for Power Calculation
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=20039.03MB/37444.75MB/20039.03MB)
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s] Begin Processing Power Net/Grid for Power Calculation
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=20039.03MB/37444.75MB/20039.03MB)
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s] Begin Processing Timing Window Data for Power Calculation
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=20039.03MB/37444.75MB/20039.03MB)
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s] Begin Processing User Attributes
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=20039.03MB/37444.75MB/20039.03MB)
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s] Begin Processing Signal Activity
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=20039.03MB/37444.75MB/20039.03MB)
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s] Begin Power Computation
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s]       ----------------------------------------------------------
[06/02 22:18:48   2811s]       # of cell(s) missing both power/leakage table: 0
[06/02 22:18:48   2811s]       # of cell(s) missing power table: 0
[06/02 22:18:48   2811s]       # of cell(s) missing leakage table: 0
[06/02 22:18:48   2811s]       ----------------------------------------------------------
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s]       # of MSMV cell(s) missing power_level: 0
[06/02 22:18:48   2811s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=20044.11MB/37506.77MB/20044.11MB)
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s] Begin Processing User Attributes
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=20044.11MB/37506.77MB/20044.11MB)
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s] Ended Power Analysis: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=20044.11MB/37506.77MB/20044.11MB)
[06/02 22:18:48   2811s] 
[06/02 22:18:48   2811s] *



[06/02 22:18:48   2811s] Total Power
[06/02 22:18:48   2811s] -----------------------------------------------------------------------------------------
[06/02 22:18:48   2811s] Total Internal Power:        0.00003813 	    4.4357%
[06/02 22:18:48   2811s] Total Switching Power:       0.00005464 	    6.3559%
[06/02 22:18:48   2811s] Total Leakage Power:         0.00076684 	   89.2084%
[06/02 22:18:48   2811s] Total Power:                 0.00085960
[06/02 22:18:48   2811s] -----------------------------------------------------------------------------------------
[06/02 22:18:48   2811s] Processing average sequential pin duty cycle 
[06/02 22:18:48   2811s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 152
[06/02 22:18:48   2811s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:33115.9M, EPOCH TIME: 1748917128.710785
[06/02 22:18:48   2811s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:18:48   2811s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:48   2811s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:48   2811s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:48   2811s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.034, MEM:30264.9M, EPOCH TIME: 1748917128.744514
[06/02 22:18:49   2813s] OptDebug: End of Power Reclaim:
+----------+------+-----+
|Path Group|   WNS|  TNS|
+----------+------+-----+
|default   |99.471|0.000|
|HEPG      | 0.000|0.000|
|All Paths |99.471|0.000|
+----------+------+-----+

[06/02 22:18:49   2813s] End: Power Optimization (cpu=0:00:16, real=0:00:05, mem=30238.91M, totSessionCpu=0:46:54).
[06/02 22:18:49   2813s] OPERPROF: Starting SiteArray-Init at level 1, MEM:30238.9M, EPOCH TIME: 1748917129.506490
[06/02 22:18:49   2813s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:49   2813s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:49   2813s] 
[06/02 22:18:49   2813s] 
[06/02 22:18:49   2813s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:18:49   2813s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.251, MEM:30238.9M, EPOCH TIME: 1748917129.757914
[06/02 22:18:49   2813s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:18:49   2813s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:18:49   2813s] 
------------------------------------------------------------------
         After Power Reclaim
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.471  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
------------------------------------------------------------------

[06/02 22:18:49   2813s] **optDesign ... cpu = 0:00:27, real = 0:00:14, mem = 19876.8M, totSessionCpu=0:46:55 **
[06/02 22:18:50   2814s] clean pInstBBox. size 0
[06/02 22:18:50   2814s] #optDebug: fT-D <X 1 0 0 0>
[06/02 22:18:50   2814s] OPTC: user 20.0
[06/02 22:18:50   2814s] 
[06/02 22:18:50   2814s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:18:50   2814s] Deleting Lib Analyzer.
[06/02 22:18:50   2814s] 
[06/02 22:18:50   2814s] TimeStamp Deleting Cell Server End ...
[06/02 22:18:50   2814s] ** Finished Power Reclaim Optimization (cpu = 0:15:40) (real = 0:02:53) **
[06/02 22:18:50   2814s] clean pInstBBox. size 0
[06/02 22:18:52   2816s] Info: pop threads available for lower-level modules during optimization.
[06/02 22:18:52   2816s] *** optPower #2 [finish] () : cpu/real = 0:15:42.3/0:02:54.6 (5.4), totSession cpu/real = 0:46:57.2/0:24:43.3 (1.9), mem = 30243.8M
[06/02 22:18:52   2816s] 
[06/02 22:18:52   2816s] =============================================================================================
[06/02 22:18:52   2816s]  Final TAT Report : optPower #2                                                 23.10-p003_1
[06/02 22:18:52   2816s] =============================================================================================
[06/02 22:18:52   2816s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:18:52   2816s] ---------------------------------------------------------------------------------------------
[06/02 22:18:52   2816s] [ PowerOpt               ]      1   0:00:02.0  (   1.1 % )     0:00:02.0 /  0:00:06.2    3.1
[06/02 22:18:52   2816s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.7 /  0:00:01.2    1.8
[06/02 22:18:52   2816s] [ OptSummaryReport       ]      2   0:00:00.6  (   0.4 % )     0:00:00.9 /  0:00:01.2    1.3
[06/02 22:18:52   2816s] [ DrvReport              ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.4    2.0
[06/02 22:18:52   2816s] [ SlackTraversorInit     ]      7   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.5
[06/02 22:18:52   2816s] [ LibAnalyzerInit        ]      1   0:00:02.0  (   1.2 % )     0:00:02.0 /  0:00:02.3    1.2
[06/02 22:18:52   2816s] [ PowerInterfaceInit     ]      2   0:00:02.9  (   1.7 % )     0:00:03.0 /  0:00:03.0    1.0
[06/02 22:18:52   2816s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.1 % )     0:00:00.4 /  0:00:00.5    1.2
[06/02 22:18:52   2816s] [ DrvFindVioNets         ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:18:52   2816s] [ RefinePlace            ]      1   0:00:01.8  (   1.0 % )     0:00:01.8 /  0:00:08.0    4.4
[06/02 22:18:52   2816s] [ DetailPlaceInit        ]      2   0:00:00.6  (   0.3 % )     0:00:00.6 /  0:00:00.7    1.3
[06/02 22:18:52   2816s] [ UpdateTimingGraph      ]      4   0:00:00.0  (   0.0 % )     0:00:00.7 /  0:00:01.2    1.7
[06/02 22:18:52   2816s] [ FullDelayCalc          ]      1   0:00:01.8  (   1.0 % )     0:00:01.8 /  0:00:03.0    1.6
[06/02 22:18:52   2816s] [ TimingUpdate           ]     11   0:00:04.8  (   2.7 % )     0:00:04.8 /  0:00:05.8    1.2
[06/02 22:18:52   2816s] [ TimingReport           ]      2   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.5
[06/02 22:18:52   2816s] [ IncrTimingUpdate       ]      7   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.6
[06/02 22:18:52   2816s] [ PowerReport            ]      2   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.7    2.2
[06/02 22:18:52   2816s] [ PropagateActivity      ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.1
[06/02 22:18:52   2816s] [ MISC                   ]          0:02:37.1  (  90.0 % )     0:02:37.1 /  0:15:10.9    5.8
[06/02 22:18:52   2816s] ---------------------------------------------------------------------------------------------
[06/02 22:18:52   2816s]  optPower #2 TOTAL                  0:02:54.6  ( 100.0 % )     0:02:54.6 /  0:15:42.3    5.4
[06/02 22:18:52   2816s] ---------------------------------------------------------------------------------------------
[06/02 22:18:52   2816s] 
[06/02 22:18:52   2816s] <CMD> saveDesign postCTSopt
[06/02 22:18:52   2816s] #% Begin save design ... (date=06/02 22:18:52, mem=19663.6M)
[06/02 22:18:52   2816s] % Begin Save ccopt configuration ... (date=06/02 22:18:52, mem=19663.6M)
[06/02 22:18:53   2817s] % End Save ccopt configuration ... (date=06/02 22:18:52, total cpu=0:00:00.3, real=0:00:01.0, peak res=19663.6M, current mem=19663.3M)
[06/02 22:18:53   2817s] % Begin Save netlist data ... (date=06/02 22:18:53, mem=19663.3M)
[06/02 22:18:53   2817s] Writing Binary DB to postCTSopt.dat/vbin/adder.v.bin in multi-threaded mode...
[06/02 22:18:54   2818s] % End Save netlist data ... (date=06/02 22:18:53, total cpu=0:00:00.9, real=0:00:01.0, peak res=19666.3M, current mem=19666.3M)
[06/02 22:18:54   2818s] Saving symbol-table file in separate thread ...
[06/02 22:18:54   2818s] Saving congestion map file in separate thread ...
[06/02 22:18:54   2818s] Saving congestion map file postCTSopt.dat/adder.route.congmap.gz ...
[06/02 22:18:54   2818s] % Begin Save AAE data ... (date=06/02 22:18:54, mem=19666.9M)
[06/02 22:18:54   2818s] Saving AAE Data ...
[06/02 22:18:54   2819s] % End Save AAE data ... (date=06/02 22:18:54, total cpu=0:00:00.7, real=0:00:00.0, peak res=19666.9M, current mem=19666.0M)
[06/02 22:18:55   2819s] Saving preference file postCTSopt.dat/gui.pref.tcl ...
[06/02 22:18:55   2819s] Saving mode setting ...
[06/02 22:18:55   2819s] Saving global file ...
[06/02 22:18:55   2820s] *info - save blackBox cells to lef file postCTSopt.dat/adder.bbox.lef
[06/02 22:18:55   2820s] Saving Drc markers ...
[06/02 22:18:55   2820s] ... No Drc file written since there is no markers found.
[06/02 22:18:55   2820s] Saving special route data file in separate thread ...
[06/02 22:18:55   2820s] Saving PG file in separate thread ...
[06/02 22:18:55   2820s] Saving placement file in separate thread ...
[06/02 22:18:55   2820s] Saving route file in separate thread ...
[06/02 22:18:55   2820s] Saving property file in separate thread ...
[06/02 22:18:55   2820s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/02 22:18:55   2820s] Save Adaptive View Pruning View Names to Binary file
[06/02 22:18:55   2820s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[06/02 22:18:55   2820s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=30323.4M) ***
[06/02 22:18:55   2820s] Saving PG file postCTSopt.dat/adder.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Mon Jun  2 22:18:55 2025)
[06/02 22:18:55   2820s] Saving property file postCTSopt.dat/adder.prop
[06/02 22:18:55   2820s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=30323.4M) ***
[06/02 22:18:56   2820s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:01.0 mem=30323.4M) ***
[06/02 22:18:56   2820s] TAT_INFO: ::savePGFile REAL = 1 : CPU = 0 : MEM = 0.
[06/02 22:18:56   2820s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/02 22:18:56   2820s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:01.0 mem=30323.4M) ***
[06/02 22:18:56   2820s] TAT_INFO: ::saveRoute REAL = 1 : CPU = 0 : MEM = 0.
[06/02 22:18:56   2820s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[06/02 22:18:56   2820s] Saving rc congestion map postCTSopt.dat/adder.congmap.gz ...
[06/02 22:18:56   2820s] Saving preRoute extracted patterns in file 'postCTSopt.dat/adder.techData.gz' ...
[06/02 22:18:56   2820s] Saving preRoute extraction data in directory 'postCTSopt.dat/extraction/' ...
[06/02 22:18:56   2820s] eee: Checksum of RC Grid density data=132
[06/02 22:18:57   2820s] TAT_INFO: ::db::saveSymbolTable REAL = 0 : CPU = 0 : MEM = 0.
[06/02 22:18:57   2820s] TAT_INFO: ::saveCongMap REAL = 0 : CPU = 0 : MEM = 0.
[06/02 22:18:58   2820s] % Begin Save power constraints data ... (date=06/02 22:18:57, mem=19664.8M)
[06/02 22:18:58   2821s] % End Save power constraints data ... (date=06/02 22:18:58, total cpu=0:00:00.4, real=0:00:00.0, peak res=19664.8M, current mem=19664.8M)
[06/02 22:18:59   2821s] Generated self-contained design postCTSopt.dat
[06/02 22:18:59   2822s] #% End save design ... (date=06/02 22:18:59, total cpu=0:00:05.5, real=0:00:07.0, peak res=19666.9M, current mem=19663.5M)
[06/02 22:18:59   2822s] *** Message Summary: 0 warning(s), 0 error(s)
[06/02 22:18:59   2822s] 
[06/02 22:18:59   2822s] <CMD> setNanoRouteMode -routeWithTimingDriven true
[06/02 22:18:59   2822s] <CMD> setNanoRouteMode -routeWithSiDriven true
[06/02 22:18:59   2822s] <CMD> setNanoRouteMode -drouteFixAntenna true
[06/02 22:18:59   2822s] <CMD> setNanoRouteMode -routeInsertAntennaDiode true
[06/02 22:18:59   2822s] <CMD> setNanoRouteMode -drouteUseMultiCutViaEffort medium
[06/02 22:18:59   2822s] <CMD> setNanoRouteMode -route_detail_end_iteration 50
[06/02 22:18:59   2822s] <CMD> setNanoRouteMode -route_detail_search_and_repair true
[06/02 22:18:59   2822s] <CMD> setNanoRouteMode -route_detail_post_route_spread_wire true
[06/02 22:18:59   2822s] <CMD> setAnalysisMode -analysisType onChipVariation -cppr both
[06/02 22:19:00   2822s] <CMD> routeDesign
[06/02 22:19:00   2822s] #% Begin routeDesign (date=06/02 22:19:00, mem=19561.6M)
[06/02 22:19:00   2822s] ### Time Record (routeDesign) is installed.
[06/02 22:19:00   2822s] #routeDesign: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19561.58 (MB), peak = 20205.43 (MB)
[06/02 22:19:00   2822s] AAE_INFO: Pre Route call back at the beginning of routeDesign
[06/02 22:19:00   2822s] #**INFO: setDesignMode -flowEffort extreme
[06/02 22:19:00   2822s] #**INFO: setDesignMode -powerEffort high
[06/02 22:19:01   2822s] **INFO: User settings:
[06/02 22:19:01   2822s] setNanoRouteMode -route_detail_end_iteration                   50
[06/02 22:19:01   2822s] setNanoRouteMode -route_detail_fix_antenna                     true
[06/02 22:19:01   2822s] setNanoRouteMode -route_detail_post_route_spread_wire          true
[06/02 22:19:01   2822s] setNanoRouteMode -route_detail_search_and_repair               true
[06/02 22:19:01   2822s] setNanoRouteMode -route_detail_use_multi_cut_via_effort        medium
[06/02 22:19:01   2822s] setNanoRouteMode -route_route_side                             front
[06/02 22:19:01   2822s] setNanoRouteMode -route_extract_third_party_compatible         false
[06/02 22:19:01   2822s] setNanoRouteMode -route_global_exp_timing_driven_std_delay     6.1
[06/02 22:19:01   2822s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer   3
[06/02 22:19:01   2822s] setNanoRouteMode -route_antenna_diode_insertion                true
[06/02 22:19:01   2822s] setNanoRouteMode -route_with_si_driven                         true
[06/02 22:19:01   2822s] setNanoRouteMode -route_with_timing_driven                     true
[06/02 22:19:01   2822s] setDesignMode -bottomRoutingLayer                              C1
[06/02 22:19:01   2822s] setDesignMode -congEffort                                      high
[06/02 22:19:01   2822s] setDesignMode -flowEffort                                      extreme
[06/02 22:19:01   2822s] setDesignMode -powerEffort                                     high
[06/02 22:19:01   2822s] setDesignMode -process                                         22
[06/02 22:19:01   2822s] setDesignMode -propagateActivity                               true
[06/02 22:19:01   2822s] setExtractRCMode -coupling_c_th                                0.1
[06/02 22:19:01   2822s] setExtractRCMode -engine                                       preRoute
[06/02 22:19:01   2822s] setExtractRCMode -relative_c_th                                1
[06/02 22:19:01   2822s] setExtractRCMode -total_c_th                                   0
[06/02 22:19:01   2822s] setDelayCalMode -enable_high_fanout                            true
[06/02 22:19:01   2822s] setDelayCalMode -eng_enablePrePlacedFlow                       false
[06/02 22:19:01   2822s] setDelayCalMode -engine                                        aae
[06/02 22:19:01   2822s] setDelayCalMode -ignoreNetLoad                                 false
[06/02 22:19:01   2822s] setDelayCalMode -socv_accuracy_mode                            low
[06/02 22:19:01   2822s] setOptMode -opt_view_pruning_setup_views_active_list           { view_slow_mission }
[06/02 22:19:01   2822s] setOptMode -opt_view_pruning_setup_views_persistent_list       { view_slow_mission}
[06/02 22:19:01   2822s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list  { view_slow_mission}
[06/02 22:19:01   2822s] setOptMode -opt_drv_margin                                     0
[06/02 22:19:01   2822s] setOptMode -opt_exp_buffer_drv1_2d_congestion_aware            true
[06/02 22:19:01   2822s] setOptMode -opt_exp_buffer_congestion_aware_extreme            true
[06/02 22:19:01   2822s] setOptMode -opt_exp_flow_effort_extreme                        true
[06/02 22:19:01   2822s] setOptMode -opt_exp_pre_route_auto_flow_update                 true
[06/02 22:19:01   2822s] setOptMode -opt_drv                                            true
[06/02 22:19:01   2822s] setOptMode -opt_hold_target_slack                              0.05
[06/02 22:19:01   2822s] setOptMode -opt_leakage_to_dynamic_ratio                       0.5
[06/02 22:19:01   2822s] setOptMode -opt_resize_flip_flops                              true
[06/02 22:19:01   2822s] setOptMode -opt_preserve_all_sequential                        false
[06/02 22:19:01   2822s] setOptMode -opt_area_recovery                                  true
[06/02 22:19:01   2822s] setOptMode -opt_setup_target_slack                             0
[06/02 22:19:01   2822s] setSIMode -separate_delta_delay_on_data                        true
[06/02 22:19:01   2822s] setPlaceMode -place_detail_check_route                         true
[06/02 22:19:01   2822s] setPlaceMode -place_detail_dpt_flow                            true
[06/02 22:19:01   2822s] setPlaceMode -place_global_clock_power_driven                  true
[06/02 22:19:01   2822s] setPlaceMode -place_global_clock_power_driven_effort           high
[06/02 22:19:01   2822s] setPlaceMode -place_global_cong_effort                         high
[06/02 22:19:01   2822s] setPlaceMode -place_global_place_io_pins                       true
[06/02 22:19:01   2822s] 
[06/02 22:19:01   2822s] #**INFO: auto set of routeWithOpt (trackOpt) to true
[06/02 22:19:01   2822s] #**INFO: auto set of timing-driven effort to medium
[06/02 22:19:01   2822s] #**INFO: multi-cut via swapping will be performed after routing.
[06/02 22:19:01   2822s] #**INFO: All auto set options tuned by routeDesign will be restored to their original settings on command completion.
[06/02 22:19:01   2822s] OPERPROF: Starting checkPlace at level 1, MEM:30199.9M, EPOCH TIME: 1748917141.041209
[06/02 22:19:01   2822s] Processing tracks to init pin-track alignment.
[06/02 22:19:01   2822s] z: 1, totalTracks: 1
[06/02 22:19:01   2822s] z: 3, totalTracks: 1
[06/02 22:19:01   2822s] z: 5, totalTracks: 1
[06/02 22:19:01   2822s] z: 7, totalTracks: 1
[06/02 22:19:01   2822s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[06/02 22:19:01   2822s] #spOpts: rpCkHalo=4 
[06/02 22:19:01   2822s] Cell adder LLGs are deleted
[06/02 22:19:01   2822s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:19:01   2822s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:19:01   2822s] # Building adder llgBox search-tree.
[06/02 22:19:01   2822s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:30199.9M, EPOCH TIME: 1748917141.054525
[06/02 22:19:01   2822s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:19:01   2822s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:19:01   2822s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:30199.9M, EPOCH TIME: 1748917141.055241
[06/02 22:19:01   2822s] Max number of tech site patterns supported in site array is 256.
[06/02 22:19:01   2822s] Core basic site is GF22_DST
[06/02 22:19:01   2822s] Processing tracks to init pin-track alignment.
[06/02 22:19:01   2822s] z: 1, totalTracks: 1
[06/02 22:19:01   2822s] z: 3, totalTracks: 1
[06/02 22:19:01   2822s] z: 5, totalTracks: 1
[06/02 22:19:01   2822s] z: 7, totalTracks: 1
[06/02 22:19:01   2822s] # From Library, align V-Layer z-1 pins to tracks.
[06/02 22:19:01   2822s] #   V-Align Layer name: <M1>.
[06/02 22:19:01   2822s] # From Library, align H-Layer z-2 pins to tracks.
[06/02 22:19:01   2822s] Found no cell that needs special alignment to tracks, so switching off the check.
[06/02 22:19:01   2824s] After signature check, allow fast init is false, keep pre-filter is true.
[06/02 22:19:01   2824s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/02 22:19:01   2824s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:19:01   2824s] SiteArray: use 20,480 bytes
[06/02 22:19:01   2824s] SiteArray: current memory after site array memory allocation 30199.9M
[06/02 22:19:01   2824s] SiteArray: FP blocked sites are writable
[06/02 22:19:01   2824s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:19:01   2824s] Atter site array init, number of instance map data is 0.
[06/02 22:19:01   2824s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:1.960, REAL:0.286, MEM:30199.9M, EPOCH TIME: 1748917141.341460
[06/02 22:19:01   2825s] 
[06/02 22:19:01   2825s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:19:01   2825s] 
[06/02 22:19:01   2825s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:19:01   2825s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:2.030, REAL:0.291, MEM:30199.9M, EPOCH TIME: 1748917141.345902
[06/02 22:19:01   2825s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:30199.9M, EPOCH TIME: 1748917141.346354
[06/02 22:19:01   2825s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/02 22:19:01   2825s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:30199.9M, EPOCH TIME: 1748917141.346864
[06/02 22:19:01   2825s] Begin checking placement ... (start mem=30199.9M, init mem=30199.9M)
[06/02 22:19:01   2825s] Begin checking exclusive groups violation ...
[06/02 22:19:01   2825s] There are 0 groups to check, max #box is 0, total #box is 0
[06/02 22:19:01   2825s] Finished checking exclusive groups violations. Found 0 Vio.
[06/02 22:19:01   2825s] 
[06/02 22:19:01   2825s] Running CheckPlace using 96 threads!...
[06/02 22:19:01   2825s] 
[06/02 22:19:01   2825s] ...checkPlace MT is done!
[06/02 22:19:06   2868s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:30167.9M, EPOCH TIME: 1748917146.909463
[06/02 22:19:06   2868s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.010, REAL:0.001, MEM:30167.9M, EPOCH TIME: 1748917146.910137
[06/02 22:19:06   2868s] *info: Placed = 152            (Fixed = 142)
[06/02 22:19:06   2868s] *info: Unplaced = 0           
[06/02 22:19:06   2868s] Placement Density:30.75%(9/31)
[06/02 22:19:06   2868s] Placement Density (including fixed std cells):63.87%(38/60)
[06/02 22:19:06   2868s] Cell adder LLGs are deleted
[06/02 22:19:06   2868s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/02 22:19:06   2868s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:19:06   2868s] # Resetting pin-track-align track data.
[06/02 22:19:06   2868s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:19:06   2868s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:19:06   2868s] Finished checkPlace (total: cpu=0:00:45.4, real=0:00:05.0; vio checks: cpu=0:00:43.3, real=0:00:05.0; mem=30167.9M)
[06/02 22:19:06   2868s] OPERPROF: Finished checkPlace at level 1, CPU:45.360, REAL:5.876, MEM:30167.9M, EPOCH TIME: 1748917146.916958
[06/02 22:19:06   2868s] 
[06/02 22:19:06   2868s] changeUseClockNetStatus Option :  -noFixedNetWires 
[06/02 22:19:06   2868s] *** Changed status on (0) nets in Clock.
[06/02 22:19:06   2868s] *** End changeUseClockNetStatus (cpu=0:00:00.0, real=0:00:00.0, mem=30167.9M) ***
[06/02 22:19:06   2868s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[06/02 22:19:06   2868s] Type 'man IMPEXT-3493' for more detail.
[06/02 22:19:07   2868s] % Begin globalRoute (date=06/02 22:19:06, mem=19557.0M)
[06/02 22:19:07   2868s] 
[06/02 22:19:07   2868s] globalRoute
[06/02 22:19:07   2868s] 
[06/02 22:19:07   2868s] #Start globalRoute on Mon Jun  2 22:19:07 2025
[06/02 22:19:07   2868s] #
[06/02 22:19:07   2868s] ### Time Record (globalRoute) is installed.
[06/02 22:19:07   2868s] ### Time Record (Pre Callback) is installed.
[06/02 22:19:07   2868s] ### Time Record (Pre Callback) is uninstalled.
[06/02 22:19:07   2868s] ### Time Record (DB Import) is installed.
[06/02 22:19:07   2868s] ### Time Record (Timing Data Generation) is installed.
[06/02 22:19:07   2868s] #Generating timing data, please wait...
[06/02 22:19:07   2868s] #36 total nets, 36 already routed, 36 will ignore in trialRoute
[06/02 22:19:07   2868s] ### run_trial_route starts on Mon Jun  2 22:19:07 2025 with memory = 19557.58 (MB), peak = 20205.43 (MB)
[06/02 22:19:07   2871s] ### run_trial_route cpu:00:00:03, real:00:00:01, mem:19.1 GB, peak:19.7 GB
[06/02 22:19:07   2871s] ### dump_timing_file starts on Mon Jun  2 22:19:07 2025 with memory = 19560.40 (MB), peak = 20205.43 (MB)
[06/02 22:19:07   2871s] ### extractRC starts on Mon Jun  2 22:19:07 2025 with memory = 19560.40 (MB), peak = 20205.43 (MB)
[06/02 22:19:07   2871s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:19:07   2871s] ### extractRC cpu:00:00:00, real:00:00:00, mem:19.1 GB, peak:19.7 GB
[06/02 22:19:07   2871s] ### List of enabled active setup view(s) before pruning:
[06/02 22:19:07   2871s] ###     view_slow_mission (ID=0)
[06/02 22:19:07   2871s] ### Total 1 view(s).
[06/02 22:19:07   2871s] ### Only one setup view is available. No pruning.
[06/02 22:19:07   2871s] ### 0 out of 1 active view(s) are pruned
[06/02 22:19:07   2871s] #View pruning: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19560.66 (MB), peak = 20205.43 (MB)
[06/02 22:19:07   2871s] ### generate_preroute_timing_data starts on Mon Jun  2 22:19:07 2025 with memory = 19560.66 (MB), peak = 20205.43 (MB)
[06/02 22:19:07   2871s] #Reporting timing...
[06/02 22:19:07   2871s] ### report_timing starts on Mon Jun  2 22:19:07 2025 with memory = 19560.68 (MB), peak = 20205.43 (MB)
[06/02 22:19:15   2879s] ### report_timing cpu:00:00:07, real:00:00:07, mem:19.2 GB, peak:19.7 GB --0.99 [96]--
[06/02 22:19:15   2879s] 
[06/02 22:19:15   2879s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:19:15   2879s] TLC MultiMap info (StdDelay):
[06/02 22:19:15   2879s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/02 22:19:15   2879s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/02 22:19:15   2879s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/02 22:19:15   2879s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/02 22:19:15   2879s]  Setting StdDelay to: 6.1ps
[06/02 22:19:15   2879s] 
[06/02 22:19:15   2879s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:19:15   2879s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
[06/02 22:19:15   2879s] #Stage 1: cpu time = 00:00:07, elapsed time = 00:00:08, memory = 19611.95 (MB), peak = 20205.43 (MB)
[06/02 22:19:15   2879s] #Library Standard Delay: 6.10ps
[06/02 22:19:15   2879s] #Slack threshold: 12.20ps
[06/02 22:19:15   2879s] ### generate_net_cdm_timing starts on Mon Jun  2 22:19:15 2025 with memory = 19611.95 (MB), peak = 20205.43 (MB)
[06/02 22:19:15   2879s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --2.94 [96]--
[06/02 22:19:15   2879s] #*** Analyzed 0 timing critical paths, and collected 0.
[06/02 22:19:15   2879s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19611.99 (MB), peak = 20205.43 (MB)
[06/02 22:19:16   2880s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:19:17   2882s] #Stage 3: cpu time = 00:00:03, elapsed time = 00:00:02, memory = 19617.60 (MB), peak = 20205.43 (MB)
[06/02 22:19:17   2882s] #Default setup view is reset to view_slow_mission.
[06/02 22:19:17   2882s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19617.61 (MB), peak = 20205.43 (MB)
[06/02 22:19:17   2882s] ### generate_preroute_timing_data cpu:00:00:10, real:00:00:10, mem:19.2 GB, peak:19.7 GB --1.03 [96]--
[06/02 22:19:17   2882s] #Current view: view_slow_mission 
[06/02 22:19:17   2882s] #Current enabled view: view_slow_mission 
[06/02 22:19:17   2882s] #Generating timing data took: cpu time = 00:00:10, elapsed time = 00:00:10, memory = 19617.61 (MB), peak = 20205.43 (MB)
[06/02 22:19:17   2882s] ### dump_timing_file cpu:00:00:10, real:00:00:10, mem:19.2 GB, peak:19.7 GB --1.03 [96]--
[06/02 22:19:17   2882s] #Done generating timing data.
[06/02 22:19:17   2882s] ### Time Record (Timing Data Generation) is uninstalled.
[06/02 22:19:17   2882s] ### Add 31 auto generated vias to default rule
[06/02 22:19:17   2882s] ### info: trigger full reload of library data.
[06/02 22:19:17   2882s] ### Add 137 auto generated vias to default rule
[06/02 22:19:18   2883s] #WARNING (NRDB-733) PIN VNW_P in CELL_VIEW UDB116SVT24_TAPSS does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[06/02 22:19:18   2883s] #WARNING (NRDB-733) PIN VPW_N in CELL_VIEW UDB116SVT24_TAPSS does not have a physical port. NanoRoute will not route to the pin. To resolve this issue, check that the pin shapes exist in the LEF abstract.
[06/02 22:19:18   2883s] #WARNING (NRIG-1303) The congestion map does not match the GCELL grid. Clearing the congestion map.
[06/02 22:19:18   2883s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:19:18   2883s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:19:18   2883s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:19:18   2883s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:19:18   2883s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:19:18   2883s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:19:18   2883s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:19:18   2883s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:19:18   2883s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:19:18   2883s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:19:18   2883s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:19:18   2883s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:19:18   2883s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:19:18   2883s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:19:18   2883s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:19:18   2883s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:19:18   2883s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:19:18   2883s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:19:18   2883s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:19:18   2883s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:19:18   2883s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[06/02 22:19:18   2883s] #To increase the message display limit, refer to the product command reference manual.
[06/02 22:19:18   2883s] ### Net info: total nets: 40
[06/02 22:19:18   2883s] ### Net info: dirty nets: 0
[06/02 22:19:18   2883s] ### Net info: marked as disconnected nets: 0
[06/02 22:19:18   2883s] ### Net info: fully routed nets: 0
[06/02 22:19:18   2883s] ### Net info: trivial (< 2 pins) nets: 4
[06/02 22:19:18   2883s] ### Net info: unrouted nets: 36
[06/02 22:19:18   2883s] ### Net info: re-extraction nets: 0
[06/02 22:19:18   2883s] ### Net info: ignored nets: 0
[06/02 22:19:18   2883s] ### Net info: skip routing nets: 0
[06/02 22:19:19   2883s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:19:19   2883s] ### import design signature (4): route=1224426920 fixed_route=1224426920 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1571338105 dirty_area=0 del_dirty_area=0 cell=2131165296 placement=715093877 pin_access=1 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1 timing=1224426920 sns=1224426920
[06/02 22:19:19   2883s] ### Time Record (DB Import) is uninstalled.
[06/02 22:19:19   2883s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[06/02 22:19:19   2883s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:19:19   2883s] ### Time Record (Data Preparation) is installed.
[06/02 22:19:19   2883s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:19:19   2883s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:19:19   2883s] ### Time Record (Global Routing) is installed.
[06/02 22:19:19   2883s] ### Time Record (Global Routing) is uninstalled.
[06/02 22:19:19   2883s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:19:19   2883s] ### Time Record (Data Preparation) is installed.
[06/02 22:19:19   2883s] #Start routing data preparation on Mon Jun  2 22:19:19 2025
[06/02 22:19:19   2883s] #
[06/02 22:19:19   2884s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:19:19   2884s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:19:20   2885s] ### Time Record (Cell Pin Access) is installed.
[06/02 22:19:20   2885s] #Rebuild pin access data for design.
[06/02 22:19:20   2885s] #Initial pin access analysis.
[06/02 22:19:21   2885s] #Detail pin access analysis.
[06/02 22:19:21   2886s] ### Time Record (Cell Pin Access) is uninstalled.
[06/02 22:19:21   2886s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[06/02 22:19:21   2886s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[06/02 22:19:21   2886s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:19:21   2886s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:19:21   2886s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:19:21   2886s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:19:21   2886s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:19:21   2886s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[06/02 22:19:21   2886s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[06/02 22:19:21   2886s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[06/02 22:19:21   2886s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[06/02 22:19:21   2886s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[06/02 22:19:21   2886s] #Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[06/02 22:19:21   2886s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[06/02 22:19:21   2886s] #pin_access_rlayer=3(C1)
[06/02 22:19:21   2886s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
[06/02 22:19:21   2886s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[06/02 22:19:21   2886s] #enable_dpt_layer_shield=F
[06/02 22:19:21   2886s] #has_line_end_grid=F
[06/02 22:19:21   2886s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19663.35 (MB), peak = 20205.43 (MB)
[06/02 22:19:21   2886s] #Regenerating Ggrids automatically.
[06/02 22:19:21   2886s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[06/02 22:19:21   2886s] #Using automatically generated G-grids.
[06/02 22:19:23   2888s] #Done routing data preparation.
[06/02 22:19:23   2888s] #cpu time = 00:00:04, elapsed time = 00:00:04, memory = 19668.42 (MB), peak = 20205.43 (MB)
[06/02 22:19:23   2888s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:19:23   2888s] #Start instance access analysis using 32 threads...
[06/02 22:19:23   2888s] #Set layer M1 to be advanced pin access layer.
[06/02 22:19:23   2888s] ### Time Record (Instance Pin Access) is installed.
[06/02 22:19:23   2888s] #0 instance pins are hard to access
[06/02 22:19:23   2888s] #Instance access analysis statistics:
[06/02 22:19:23   2888s] #Cpu time = 00:00:00
[06/02 22:19:23   2888s] #Elapsed time = 00:00:00
[06/02 22:19:23   2888s] #Increased memory = 0.05 (MB)
[06/02 22:19:23   2888s] #Total memory = 19668.48 (MB)
[06/02 22:19:23   2888s] #Peak memory = 20205.43 (MB)
[06/02 22:19:23   2888s] ### Time Record (Instance Pin Access) is uninstalled.
[06/02 22:19:23   2888s] #
[06/02 22:19:23   2888s] #Summary of active signal nets routing constraints set by OPT:
[06/02 22:19:23   2888s] #	preferred routing layers      : 0
[06/02 22:19:23   2888s] #	preferred routing layer effort: 0
[06/02 22:19:23   2888s] #	preferred extra space         : 0
[06/02 22:19:23   2888s] #	preferred multi-cut via       : 0
[06/02 22:19:23   2888s] #	avoid detour                  : 0
[06/02 22:19:23   2888s] #	expansion ratio               : 0
[06/02 22:19:23   2888s] #	net priority                  : 0
[06/02 22:19:23   2888s] #	s2s control                   : 0
[06/02 22:19:23   2888s] #	avoid chaining                : 0
[06/02 22:19:23   2888s] #	inst-based stacking via       : 0
[06/02 22:19:23   2888s] #
[06/02 22:19:23   2888s] #Summary of active signal nets routing constraints set by USER:
[06/02 22:19:23   2888s] #	preferred routing layers      : 0
[06/02 22:19:23   2888s] #	preferred routing layer effort     : 0
[06/02 22:19:23   2888s] #	preferred extra space              : 0
[06/02 22:19:23   2888s] #	preferred multi-cut via            : 0
[06/02 22:19:23   2888s] #	avoid detour                       : 0
[06/02 22:19:23   2888s] #	net weight                         : 0
[06/02 22:19:23   2888s] #	avoid chaining                     : 0
[06/02 22:19:23   2888s] #	cell-based stacking via (required) : 0
[06/02 22:19:23   2888s] #	cell-based stacking via (optional) : 0
[06/02 22:19:23   2888s] #
[06/02 22:19:23   2888s] #Start timing driven prevention iteration...
[06/02 22:19:23   2888s] ### td_prevention_read_timing_data starts on Mon Jun  2 22:19:23 2025 with memory = 19668.49 (MB), peak = 20205.43 (MB)
[06/02 22:19:23   2888s] ### td_prevention_read_timing_data cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --0.94 [96]--
[06/02 22:19:23   2888s] #Setup timing driven global route constraints on 0 nets
[06/02 22:19:23   2888s] #
[06/02 22:19:23   2888s] #----------------------------------------------------
[06/02 22:19:23   2888s] # Summary of active signal nets routing constraints
[06/02 22:19:23   2888s] #+--------------------------+-----------+
[06/02 22:19:23   2888s] #+--------------------------+-----------+
[06/02 22:19:23   2888s] #
[06/02 22:19:23   2888s] #----------------------------------------------------
[06/02 22:19:23   2888s] #Skipped timing-driven prevention.
[06/02 22:19:23   2888s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19668.50 (MB), peak = 20205.43 (MB)
[06/02 22:19:23   2888s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[06/02 22:19:23   2888s] #Total number of routable nets = 36.
[06/02 22:19:23   2888s] #Total number of nets in the design = 40.
[06/02 22:19:23   2888s] #36 routable nets do not have any wires.
[06/02 22:19:23   2888s] #36 nets will be global routed.
[06/02 22:19:23   2888s] #Using multithreading with 96 threads.
[06/02 22:19:23   2888s] ### Time Record (Data Preparation) is installed.
[06/02 22:19:23   2888s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:19:23   2888s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:19:23   2888s] #
[06/02 22:19:23   2888s] #Finished routing data preparation on Mon Jun  2 22:19:23 2025
[06/02 22:19:23   2888s] #
[06/02 22:19:23   2888s] #Cpu time = 00:00:00
[06/02 22:19:23   2888s] #Elapsed time = 00:00:00
[06/02 22:19:23   2888s] #Increased memory = -4.49 (MB)
[06/02 22:19:23   2888s] #Total memory = 19669.90 (MB)
[06/02 22:19:23   2888s] #Peak memory = 20205.43 (MB)
[06/02 22:19:23   2888s] #
[06/02 22:19:23   2888s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:19:23   2888s] ### Time Record (Global Routing) is installed.
[06/02 22:19:23   2888s] #
[06/02 22:19:23   2888s] #Start global routing on Mon Jun  2 22:19:23 2025
[06/02 22:19:23   2888s] #
[06/02 22:19:23   2888s] #
[06/02 22:19:23   2888s] #Start global routing initialization on Mon Jun  2 22:19:23 2025
[06/02 22:19:23   2888s] #
[06/02 22:19:23   2888s] #Number of eco nets is 0
[06/02 22:19:23   2888s] #
[06/02 22:19:23   2888s] #Start global routing data preparation on Mon Jun  2 22:19:23 2025
[06/02 22:19:23   2888s] #
[06/02 22:19:23   2888s] ### build_merged_routing_blockage_rect_list starts on Mon Jun  2 22:19:23 2025 with memory = 19669.96 (MB), peak = 20205.43 (MB)
[06/02 22:19:23   2888s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --0.97 [96]--
[06/02 22:19:23   2888s] #Start routing resource analysis on Mon Jun  2 22:19:23 2025
[06/02 22:19:23   2888s] #
[06/02 22:19:23   2888s] ### init_is_bin_blocked starts on Mon Jun  2 22:19:23 2025 with memory = 19669.86 (MB), peak = 20205.43 (MB)
[06/02 22:19:23   2888s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --0.95 [96]--
[06/02 22:19:23   2888s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Jun  2 22:19:23 2025 with memory = 19670.03 (MB), peak = 20205.43 (MB)
[06/02 22:19:23   2889s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:00, mem:19.2 GB, peak:19.7 GB --7.15 [96]--
[06/02 22:19:23   2889s] ### adjust_flow_cap starts on Mon Jun  2 22:19:23 2025 with memory = 19670.14 (MB), peak = 20205.43 (MB)
[06/02 22:19:23   2889s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --1.64 [96]--
[06/02 22:19:23   2889s] ### adjust_flow_per_partial_route_obs starts on Mon Jun  2 22:19:23 2025 with memory = 19671.63 (MB), peak = 20205.43 (MB)
[06/02 22:19:23   2889s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --0.96 [96]--
[06/02 22:19:23   2889s] ### set_via_blocked starts on Mon Jun  2 22:19:23 2025 with memory = 19671.63 (MB), peak = 20205.43 (MB)
[06/02 22:19:23   2889s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --2.03 [96]--
[06/02 22:19:23   2889s] ### copy_flow starts on Mon Jun  2 22:19:23 2025 with memory = 19671.64 (MB), peak = 20205.43 (MB)
[06/02 22:19:23   2889s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --2.37 [96]--
[06/02 22:19:23   2889s] #Routing resource analysis is done on Mon Jun  2 22:19:23 2025
[06/02 22:19:23   2889s] #
[06/02 22:19:23   2889s] ### report_flow_cap starts on Mon Jun  2 22:19:23 2025 with memory = 19671.64 (MB), peak = 20205.43 (MB)
[06/02 22:19:23   2889s] #  Resource Analysis:
[06/02 22:19:23   2889s] #
[06/02 22:19:23   2889s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/02 22:19:23   2889s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/02 22:19:23   2889s] #  --------------------------------------------------------------
[06/02 22:19:23   2889s] #  C1             V          96          16          49     0.00%
[06/02 22:19:23   2889s] #  C2             H         109           1          49     0.00%
[06/02 22:19:23   2889s] #  C3             V         111           1          49     0.00%
[06/02 22:19:23   2889s] #  C4             H         109           1          49     0.00%
[06/02 22:19:23   2889s] #  C5             V         111           1          49     0.00%
[06/02 22:19:23   2889s] #  JA             H          10           0          49     0.00%
[06/02 22:19:23   2889s] #  QA             V           3           0          49    57.14%
[06/02 22:19:23   2889s] #  QB             H           3           0          49    57.14%
[06/02 22:19:23   2889s] #  LB             V           2           0          49    71.43%
[06/02 22:19:23   2889s] #  --------------------------------------------------------------
[06/02 22:19:23   2889s] #  Total                    554       1.94%         441    20.63%
[06/02 22:19:23   2889s] #
[06/02 22:19:23   2889s] #
[06/02 22:19:23   2889s] #
[06/02 22:19:23   2889s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --1.60 [96]--
[06/02 22:19:23   2889s] ### analyze_m2_tracks starts on Mon Jun  2 22:19:23 2025 with memory = 19671.65 (MB), peak = 20205.43 (MB)
[06/02 22:19:23   2889s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --0.96 [96]--
[06/02 22:19:23   2889s] ### report_initial_resource starts on Mon Jun  2 22:19:23 2025 with memory = 19671.65 (MB), peak = 20205.43 (MB)
[06/02 22:19:23   2889s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --0.95 [96]--
[06/02 22:19:23   2889s] ### mark_pg_pins_accessibility starts on Mon Jun  2 22:19:23 2025 with memory = 19671.66 (MB), peak = 20205.43 (MB)
[06/02 22:19:23   2889s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --0.94 [96]--
[06/02 22:19:23   2889s] ### set_net_region starts on Mon Jun  2 22:19:23 2025 with memory = 19671.66 (MB), peak = 20205.43 (MB)
[06/02 22:19:23   2889s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --0.93 [96]--
[06/02 22:19:23   2889s] #
[06/02 22:19:23   2889s] #Global routing data preparation is done on Mon Jun  2 22:19:23 2025
[06/02 22:19:23   2889s] #
[06/02 22:19:23   2889s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 19671.67 (MB), peak = 20205.43 (MB)
[06/02 22:19:23   2889s] #
[06/02 22:19:23   2889s] ### prepare_level starts on Mon Jun  2 22:19:23 2025 with memory = 19671.68 (MB), peak = 20205.43 (MB)
[06/02 22:19:23   2889s] ### init level 1 starts on Mon Jun  2 22:19:23 2025 with memory = 19671.69 (MB), peak = 20205.43 (MB)
[06/02 22:19:23   2889s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --0.97 [96]--
[06/02 22:19:23   2889s] ### Level 1 hgrid = 7 X 7
[06/02 22:19:23   2889s] ### prepare_level_flow starts on Mon Jun  2 22:19:23 2025 with memory = 19671.73 (MB), peak = 20205.43 (MB)
[06/02 22:19:23   2889s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --0.94 [96]--
[06/02 22:19:23   2889s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --1.00 [96]--
[06/02 22:19:23   2889s] #
[06/02 22:19:23   2889s] #Global routing initialization is done on Mon Jun  2 22:19:23 2025
[06/02 22:19:23   2889s] #
[06/02 22:19:23   2889s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 19671.75 (MB), peak = 20205.43 (MB)
[06/02 22:19:23   2889s] #
[06/02 22:19:23   2889s] #Skip 1/2 round for no nets in the round...
[06/02 22:19:23   2889s] #Route nets in 2/2 round...
[06/02 22:19:23   2889s] #start global routing iteration 1...
[06/02 22:19:23   2889s] ### init_flow_edge starts on Mon Jun  2 22:19:23 2025 with memory = 19676.50 (MB), peak = 20205.43 (MB)
[06/02 22:19:23   2889s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --1.30 [96]--
[06/02 22:19:23   2889s] ### cal_flow starts on Mon Jun  2 22:19:23 2025 with memory = 19671.69 (MB), peak = 20205.43 (MB)
[06/02 22:19:23   2889s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --0.97 [96]--
[06/02 22:19:23   2889s] ### routing at level 1 (topmost level) iter 0
[06/02 22:19:23   2889s] ### measure_qor starts on Mon Jun  2 22:19:23 2025 with memory = 19672.64 (MB), peak = 20205.43 (MB)
[06/02 22:19:23   2889s] ### measure_congestion starts on Mon Jun  2 22:19:23 2025 with memory = 19672.64 (MB), peak = 20205.43 (MB)
[06/02 22:19:23   2889s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --0.97 [96]--
[06/02 22:19:24   2889s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --1.00 [96]--
[06/02 22:19:24   2889s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19671.95 (MB), peak = 20205.43 (MB)
[06/02 22:19:24   2889s] #
[06/02 22:19:24   2889s] #start global routing iteration 2...
[06/02 22:19:24   2890s] ### routing at level 1 (topmost level) iter 1
[06/02 22:19:24   2890s] ### measure_qor starts on Mon Jun  2 22:19:24 2025 with memory = 19677.32 (MB), peak = 20205.43 (MB)
[06/02 22:19:24   2890s] ### measure_congestion starts on Mon Jun  2 22:19:24 2025 with memory = 19677.32 (MB), peak = 20205.43 (MB)
[06/02 22:19:24   2890s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --0.97 [96]--
[06/02 22:19:24   2890s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --0.99 [96]--
[06/02 22:19:24   2890s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19672.07 (MB), peak = 20205.43 (MB)
[06/02 22:19:24   2890s] #
[06/02 22:19:24   2890s] ### route_end starts on Mon Jun  2 22:19:24 2025 with memory = 19672.08 (MB), peak = 20205.43 (MB)
[06/02 22:19:24   2890s] #
[06/02 22:19:24   2890s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[06/02 22:19:24   2890s] #Total number of routable nets = 36.
[06/02 22:19:24   2890s] #Total number of nets in the design = 40.
[06/02 22:19:24   2890s] #
[06/02 22:19:24   2890s] #36 routable nets have routed wires.
[06/02 22:19:24   2890s] #
[06/02 22:19:24   2890s] #Routed nets constraints summary:
[06/02 22:19:24   2890s] #-----------------------------
[06/02 22:19:24   2890s] #        Rules   Unconstrained  
[06/02 22:19:24   2890s] #-----------------------------
[06/02 22:19:24   2890s] #      Default              36  
[06/02 22:19:24   2890s] #-----------------------------
[06/02 22:19:24   2890s] #        Total              36  
[06/02 22:19:24   2890s] #-----------------------------
[06/02 22:19:24   2890s] #
[06/02 22:19:24   2890s] #Routing constraints summary of the whole design:
[06/02 22:19:24   2890s] #-----------------------------
[06/02 22:19:24   2890s] #        Rules   Unconstrained  
[06/02 22:19:24   2890s] #-----------------------------
[06/02 22:19:24   2890s] #      Default              36  
[06/02 22:19:24   2890s] #-----------------------------
[06/02 22:19:24   2890s] #        Total              36  
[06/02 22:19:24   2890s] #-----------------------------
[06/02 22:19:24   2890s] #
[06/02 22:19:24   2890s] ### adjust_flow_per_partial_route_obs starts on Mon Jun  2 22:19:24 2025 with memory = 19677.09 (MB), peak = 20205.43 (MB)
[06/02 22:19:24   2890s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --0.98 [96]--
[06/02 22:19:24   2890s] ### cal_base_flow starts on Mon Jun  2 22:19:24 2025 with memory = 19672.46 (MB), peak = 20205.43 (MB)
[06/02 22:19:24   2890s] ### init_flow_edge starts on Mon Jun  2 22:19:24 2025 with memory = 19672.46 (MB), peak = 20205.43 (MB)
[06/02 22:19:24   2890s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --2.41 [96]--
[06/02 22:19:24   2890s] ### cal_flow starts on Mon Jun  2 22:19:24 2025 with memory = 19672.27 (MB), peak = 20205.43 (MB)
[06/02 22:19:24   2890s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --0.96 [96]--
[06/02 22:19:24   2890s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --2.07 [96]--
[06/02 22:19:24   2890s] ### report_overcon starts on Mon Jun  2 22:19:24 2025 with memory = 19672.29 (MB), peak = 20205.43 (MB)
[06/02 22:19:24   2890s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:19:24   2890s] #
[06/02 22:19:24   2890s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/02 22:19:24   2890s] #
[06/02 22:19:24   2890s] #                 OverCon          
[06/02 22:19:24   2890s] #                  #Gcell    %Gcell
[06/02 22:19:24   2890s] #     Layer           (1)   OverCon  Flow/Cap
[06/02 22:19:24   2890s] #  ----------------------------------------------
[06/02 22:19:24   2890s] #  C1            0(0.00%)   (0.00%)     0.18  
[06/02 22:19:24   2890s] #  C2            0(0.00%)   (0.00%)     0.06  
[06/02 22:19:24   2890s] #  C3            0(0.00%)   (0.00%)     0.04  
[06/02 22:19:24   2890s] #  C4            0(0.00%)   (0.00%)     0.01  
[06/02 22:19:24   2890s] #  C5            0(0.00%)   (0.00%)     0.02  
[06/02 22:19:24   2890s] #  JA            0(0.00%)   (0.00%)     0.00  
[06/02 22:19:24   2890s] #  QA            0(0.00%)   (0.00%)     0.00  
[06/02 22:19:24   2890s] #  QB            0(0.00%)   (0.00%)     0.00  
[06/02 22:19:24   2890s] #  LB            0(0.00%)   (0.00%)     0.00  
[06/02 22:19:24   2890s] #  ----------------------------------------------
[06/02 22:19:24   2890s] #     Total      0(0.00%)   (0.00%)
[06/02 22:19:24   2890s] #
[06/02 22:19:24   2890s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[06/02 22:19:24   2890s] #  Overflow after GR: 0.00% H + 0.00% V
[06/02 22:19:24   2890s] #
[06/02 22:19:24   2890s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --0.99 [96]--
[06/02 22:19:24   2890s] ### cal_base_flow starts on Mon Jun  2 22:19:24 2025 with memory = 19672.30 (MB), peak = 20205.43 (MB)
[06/02 22:19:24   2890s] ### init_flow_edge starts on Mon Jun  2 22:19:24 2025 with memory = 19672.30 (MB), peak = 20205.43 (MB)
[06/02 22:19:24   2890s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --1.72 [96]--
[06/02 22:19:24   2890s] ### cal_flow starts on Mon Jun  2 22:19:24 2025 with memory = 19672.30 (MB), peak = 20205.43 (MB)
[06/02 22:19:24   2890s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --0.95 [96]--
[06/02 22:19:24   2890s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --1.61 [96]--
[06/02 22:19:24   2890s] ### generate_cong_map_content starts on Mon Jun  2 22:19:24 2025 with memory = 19672.30 (MB), peak = 20205.43 (MB)
[06/02 22:19:24   2890s] ### Sync with Inovus CongMap starts on Mon Jun  2 22:19:24 2025 with memory = 19672.30 (MB), peak = 20205.43 (MB)
[06/02 22:19:24   2890s] #Hotspot report including placement blocked areas
[06/02 22:19:24   2890s] OPERPROF: Starting HotSpotCal at level 1, MEM:31702.4M, EPOCH TIME: 1748917164.225665
[06/02 22:19:24   2890s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[06/02 22:19:24   2890s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[06/02 22:19:24   2890s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[06/02 22:19:24   2890s] [hotspot] |   C1(V)    |          0.00 |          0.00 |   (none)                            |
[06/02 22:19:24   2891s] [hotspot] |   C2(H)    |          0.00 |          0.00 |   (none)                            |
[06/02 22:19:24   2892s] [hotspot] |   C3(V)    |          0.00 |          0.00 |   (none)                            |
[06/02 22:19:24   2893s] [hotspot] |   C4(H)    |          0.00 |          0.00 |   (none)                            |
[06/02 22:19:24   2893s] [hotspot] |   C5(V)    |          0.00 |          0.00 |   (none)                            |
[06/02 22:19:24   2894s] [hotspot] |   JA(H)    |          0.00 |          0.00 |   (none)                            |
[06/02 22:19:24   2895s] [hotspot] |   QA(V)    |          0.00 |          0.00 |   (none)                            |
[06/02 22:19:24   2895s] [hotspot] |   QB(H)    |          0.00 |          0.00 |   (none)                            |
[06/02 22:19:24   2896s] [hotspot] |   LB(V)    |          0.00 |          0.00 |   (none)                            |
[06/02 22:19:24   2896s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[06/02 22:19:24   2896s] [hotspot] |   worst    |          0.00 |          0.00 |                                     |
[06/02 22:19:24   2896s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[06/02 22:19:25   2896s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[06/02 22:19:25   2896s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[06/02 22:19:25   2896s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/02 22:19:25   2896s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[06/02 22:19:25   2896s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/02 22:19:25   2896s] OPERPROF: Finished HotSpotCal at level 1, CPU:6.750, REAL:0.866, MEM:31702.4M, EPOCH TIME: 1748917165.091256
[06/02 22:19:25   2896s] ### Sync with Inovus CongMap cpu:00:00:07, real:00:00:01, mem:19.2 GB, peak:19.7 GB --7.77 [96]--
[06/02 22:19:25   2896s] ### generate_cong_map_content cpu:00:00:07, real:00:00:01, mem:19.2 GB, peak:19.7 GB --7.74 [96]--
[06/02 22:19:25   2896s] ### update starts on Mon Jun  2 22:19:25 2025 with memory = 19670.84 (MB), peak = 20205.43 (MB)
[06/02 22:19:25   2896s] #Complete Global Routing.
[06/02 22:19:25   2897s] #Total wire length = 96 um.
[06/02 22:19:25   2897s] #Total half perimeter of net bounding box = 143 um.
[06/02 22:19:25   2897s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:19:25   2897s] #Total wire length on LAYER M2 = 0 um.
[06/02 22:19:25   2897s] #Total wire length on LAYER C1 = 24 um.
[06/02 22:19:25   2897s] #Total wire length on LAYER C2 = 27 um.
[06/02 22:19:25   2897s] #Total wire length on LAYER C3 = 23 um.
[06/02 22:19:25   2897s] #Total wire length on LAYER C4 = 7 um.
[06/02 22:19:25   2897s] #Total wire length on LAYER C5 = 14 um.
[06/02 22:19:25   2897s] #Total wire length on LAYER JA = 0 um.
[06/02 22:19:25   2897s] #Total wire length on LAYER QA = 0 um.
[06/02 22:19:25   2897s] #Total wire length on LAYER QB = 0 um.
[06/02 22:19:25   2897s] #Total wire length on LAYER LB = 0 um.
[06/02 22:19:25   2897s] #Total number of vias = 94
[06/02 22:19:25   2897s] #Up-Via Summary (total 94):
[06/02 22:19:25   2897s] #           
[06/02 22:19:25   2897s] #-----------------------
[06/02 22:19:25   2897s] # M1                  5
[06/02 22:19:25   2897s] # M2                 34
[06/02 22:19:25   2897s] # C1                 27
[06/02 22:19:25   2897s] # C2                 17
[06/02 22:19:25   2897s] # C3                  6
[06/02 22:19:25   2897s] # C4                  5
[06/02 22:19:25   2897s] #-----------------------
[06/02 22:19:25   2897s] #                    94 
[06/02 22:19:25   2897s] #
[06/02 22:19:25   2897s] ### update cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --0.99 [96]--
[06/02 22:19:25   2897s] ### report_overcon starts on Mon Jun  2 22:19:25 2025 with memory = 19670.74 (MB), peak = 20205.43 (MB)
[06/02 22:19:25   2897s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --0.96 [96]--
[06/02 22:19:25   2897s] ### report_overcon starts on Mon Jun  2 22:19:25 2025 with memory = 19670.74 (MB), peak = 20205.43 (MB)
[06/02 22:19:25   2897s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:19:25   2897s] #Max overcon = 0 track.
[06/02 22:19:25   2897s] #Total overcon = 0.00%.
[06/02 22:19:25   2897s] #Worst layer Gcell overcon rate = 0.00%.
[06/02 22:19:25   2897s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --0.96 [96]--
[06/02 22:19:25   2897s] ### route_end cpu:00:00:07, real:00:00:01, mem:19.2 GB, peak:19.7 GB --6.51 [96]--
[06/02 22:19:25   2897s] ### global_route design signature (7): route=846550970 net_attr=1738493547
[06/02 22:19:25   2897s] #
[06/02 22:19:25   2897s] #Global routing statistics:
[06/02 22:19:25   2897s] #Cpu time = 00:00:08
[06/02 22:19:25   2897s] #Elapsed time = 00:00:02
[06/02 22:19:25   2897s] #Increased memory = 0.85 (MB)
[06/02 22:19:25   2897s] #Total memory = 19670.75 (MB)
[06/02 22:19:25   2897s] #Peak memory = 20205.43 (MB)
[06/02 22:19:25   2897s] #
[06/02 22:19:25   2897s] #Finished global routing on Mon Jun  2 22:19:25 2025
[06/02 22:19:25   2897s] #
[06/02 22:19:25   2897s] #
[06/02 22:19:25   2897s] ### Time Record (Global Routing) is uninstalled.
[06/02 22:19:25   2897s] ### Time Record (Data Preparation) is installed.
[06/02 22:19:25   2897s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:19:25   2897s] ### track-assign external-init starts on Mon Jun  2 22:19:25 2025 with memory = 19670.70 (MB), peak = 20205.43 (MB)
[06/02 22:19:25   2897s] ### Time Record (Track Assignment) is installed.
[06/02 22:19:25   2897s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:19:25   2897s] ### Time Record (Data Preparation) is installed.
[06/02 22:19:25   2897s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:19:25   2897s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:19:25   2897s] ### Time Record (Track Assignment) is uninstalled.
[06/02 22:19:25   2897s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --1.34 [96]--
[06/02 22:19:25   2897s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19670.70 (MB), peak = 20205.43 (MB)
[06/02 22:19:25   2897s] ### track-assign engine-init starts on Mon Jun  2 22:19:25 2025 with memory = 19670.75 (MB), peak = 20205.43 (MB)
[06/02 22:19:25   2897s] ### Time Record (Track Assignment) is installed.
[06/02 22:19:25   2897s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:19:25   2897s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:19.2 GB, peak:19.7 GB --1.35 [96]--
[06/02 22:19:25   2897s] ### track-assign core-engine starts on Mon Jun  2 22:19:25 2025 with memory = 19670.81 (MB), peak = 20205.43 (MB)
[06/02 22:19:25   2897s] #Start Track Assignment.
[06/02 22:19:25   2897s] #Done with 17 horizontal wires in 1 hboxes and 31 vertical wires in 1 hboxes.
[06/02 22:19:26   2898s] #Done with 3 horizontal wires in 1 hboxes and 4 vertical wires in 1 hboxes.
[06/02 22:19:26   2898s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[06/02 22:19:26   2898s] #
[06/02 22:19:26   2898s] #Track assignment summary:
[06/02 22:19:26   2898s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[06/02 22:19:26   2898s] #------------------------------------------------------------------------
[06/02 22:19:26   2898s] # C1            25.86 	  0.00%  	  0.00% 	  0.00%
[06/02 22:19:26   2898s] # C2            23.22 	  0.00%  	  0.00% 	  0.00%
[06/02 22:19:26   2898s] # C3            22.21 	  0.00%  	  0.00% 	  0.00%
[06/02 22:19:26   2898s] # C4             5.53 	  0.00%  	  0.00% 	  0.00%
[06/02 22:19:26   2898s] # C5            14.64 	  0.00%  	  0.00% 	  0.00%
[06/02 22:19:26   2898s] # JA             0.00 	  0.00%  	  0.00% 	  0.00%
[06/02 22:19:26   2898s] # QA             0.00 	  0.00%  	  0.00% 	  0.00%
[06/02 22:19:26   2898s] # QB             0.00 	  0.00%  	  0.00% 	  0.00%
[06/02 22:19:26   2898s] # LB             0.00 	  0.00%  	  0.00% 	  0.00%
[06/02 22:19:26   2898s] #------------------------------------------------------------------------
[06/02 22:19:26   2898s] # All          91.46  	  0.00% 	  0.00% 	  0.00%
[06/02 22:19:26   2898s] #Complete Track Assignment.
[06/02 22:19:26   2898s] #Total wire length = 89 um.
[06/02 22:19:26   2898s] #Total half perimeter of net bounding box = 143 um.
[06/02 22:19:26   2898s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:19:26   2898s] #Total wire length on LAYER M2 = 0 um.
[06/02 22:19:26   2898s] #Total wire length on LAYER C1 = 25 um.
[06/02 22:19:26   2898s] #Total wire length on LAYER C2 = 23 um.
[06/02 22:19:26   2898s] #Total wire length on LAYER C3 = 22 um.
[06/02 22:19:26   2898s] #Total wire length on LAYER C4 = 5 um.
[06/02 22:19:26   2898s] #Total wire length on LAYER C5 = 14 um.
[06/02 22:19:26   2898s] #Total wire length on LAYER JA = 0 um.
[06/02 22:19:26   2898s] #Total wire length on LAYER QA = 0 um.
[06/02 22:19:26   2898s] #Total wire length on LAYER QB = 0 um.
[06/02 22:19:26   2898s] #Total wire length on LAYER LB = 0 um.
[06/02 22:19:26   2898s] #Total number of vias = 94
[06/02 22:19:26   2898s] #Up-Via Summary (total 94):
[06/02 22:19:26   2898s] #           
[06/02 22:19:26   2898s] #-----------------------
[06/02 22:19:26   2898s] # M1                  5
[06/02 22:19:26   2898s] # M2                 34
[06/02 22:19:26   2898s] # C1                 27
[06/02 22:19:26   2898s] # C2                 17
[06/02 22:19:26   2898s] # C3                  6
[06/02 22:19:26   2898s] # C4                  5
[06/02 22:19:26   2898s] #-----------------------
[06/02 22:19:26   2898s] #                    94 
[06/02 22:19:26   2898s] #
[06/02 22:19:26   2898s] ### track_assign design signature (10): route=760026469
[06/02 22:19:26   2898s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:19.2 GB, peak:19.7 GB --1.28 [96]--
[06/02 22:19:26   2898s] ### Time Record (Track Assignment) is uninstalled.
[06/02 22:19:26   2898s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 19670.95 (MB), peak = 20205.43 (MB)
[06/02 22:19:26   2898s] #
[06/02 22:19:26   2898s] #Start post global route fixing for timing critical nets ...
[06/02 22:19:26   2898s] #
[06/02 22:19:26   2898s] ### update_timing_after_routing starts on Mon Jun  2 22:19:26 2025 with memory = 19670.96 (MB), peak = 20205.43 (MB)
[06/02 22:19:26   2898s] ### Time Record (Timing Data Generation) is installed.
[06/02 22:19:26   2898s] #* Updating design timing data...
[06/02 22:19:26   2898s] #Extracting RC...
[06/02 22:19:26   2898s] Un-suppress "**WARN ..." messages.
[06/02 22:19:26   2898s] #
[06/02 22:19:26   2898s] #Start tQuantus RC extraction...
[06/02 22:19:26   2898s] #Finish check_net_pin_list step Enter extract_rc_after_routing
[06/02 22:19:26   2898s] #Extract in track assign mode
[06/02 22:19:26   2898s] #Start extraction data preparation
[06/02 22:19:26   2898s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:19:26   2898s] #Start building rc corner(s)...
[06/02 22:19:26   2898s] #Number of RC Corner = 2
[06/02 22:19:26   2898s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[06/02 22:19:26   2898s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[06/02 22:19:27   2899s] #(i=11, n=11 2000)
[06/02 22:19:27   2899s] #M1 -> M1 (1)
[06/02 22:19:27   2899s] #M2 -> M2 (2)
[06/02 22:19:27   2899s] #C1 -> C1 (3)
[06/02 22:19:27   2899s] #C2 -> C2 (4)
[06/02 22:19:27   2899s] #C3 -> C3 (5)
[06/02 22:19:27   2899s] #C4 -> C4 (6)
[06/02 22:19:27   2899s] #C5 -> C5 (7)
[06/02 22:19:27   2899s] #JA -> JA (8)
[06/02 22:19:27   2899s] #QA -> QA (9)
[06/02 22:19:27   2899s] #QB -> QB (10)
[06/02 22:19:27   2899s] #LB -> LB (11)
[06/02 22:19:30   2901s] #SADV_On
[06/02 22:19:30   2901s] # Corner(s) : 
[06/02 22:19:30   2901s] #rc_fast [25.00] 
[06/02 22:19:30   2901s] #rc_slow [25.00]
[06/02 22:19:32   2902s] # Corner id: 0
[06/02 22:19:32   2902s] # Layout Scale: 1.000000
[06/02 22:19:32   2902s] # Has Metal Fill model: yes
[06/02 22:19:32   2902s] # Temperature was set
[06/02 22:19:32   2902s] # Temperature : 25.000000
[06/02 22:19:32   2902s] # Ref. Temp   : 25.000000
[06/02 22:19:32   2902s] # Corner id: 1
[06/02 22:19:32   2902s] # Layout Scale: 1.000000
[06/02 22:19:32   2902s] # Has Metal Fill model: yes
[06/02 22:19:32   2902s] # Temperature was set
[06/02 22:19:32   2902s] # Temperature : 25.000000
[06/02 22:19:32   2902s] # Ref. Temp   : 25.000000
[06/02 22:19:32   2902s] #total pattern=286 [22, 2124]
[06/02 22:19:32   2902s] #Generating the tQuantus model file automatically.
[06/02 22:19:32   2902s] #num_tile=29070 avg_aspect_ratio=1.984855 
[06/02 22:19:32   2902s] #Vertical num_row 61 per_row= 476 halo= 20000 
[06/02 22:19:32   2902s] #hor_num_col = 179 final aspect_ratio= 0.635300
[06/02 22:20:14   2936s] #Build RC corners: cpu time = 00:00:38, elapsed time = 00:00:48, memory = 19750.80 (MB), peak = 20205.43 (MB)
[06/02 22:20:16   2939s] #Finish check_net_pin_list step Enter extract
[06/02 22:20:16   2939s] #Start init net ripin tree building
[06/02 22:20:16   2939s] #Finish init net ripin tree building
[06/02 22:20:16   2939s] #Cpu time = 00:00:00
[06/02 22:20:16   2939s] #Elapsed time = 00:00:00
[06/02 22:20:16   2939s] #Increased memory = 0.00 (MB)
[06/02 22:20:16   2939s] #Total memory = 19759.27 (MB)
[06/02 22:20:16   2939s] #Peak memory = 20205.43 (MB)
[06/02 22:20:16   2939s] #Using multithreading with 96 threads.
[06/02 22:20:16   2939s] #begin processing metal fill model file
[06/02 22:20:16   2939s] #end processing metal fill model file
[06/02 22:20:16   2939s] ### track-assign external-init starts on Mon Jun  2 22:20:16 2025 with memory = 19759.28 (MB), peak = 20205.43 (MB)
[06/02 22:20:16   2939s] ### Time Record (Track Assignment) is installed.
[06/02 22:20:16   2939s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:20:17   2939s] ### Time Record (Data Preparation) is installed.
[06/02 22:20:17   2939s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:20:17   2939s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:20:17   2939s] ### Time Record (Track Assignment) is uninstalled.
[06/02 22:20:17   2939s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:19.3 GB, peak:19.7 GB --1.32 [96]--
[06/02 22:20:17   2939s] ### track-assign engine-init starts on Mon Jun  2 22:20:17 2025 with memory = 19759.28 (MB), peak = 20205.43 (MB)
[06/02 22:20:17   2939s] ### Time Record (Track Assignment) is installed.
[06/02 22:20:17   2939s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:20:17   2939s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:19.3 GB, peak:19.7 GB --1.37 [96]--
[06/02 22:20:17   2939s] #
[06/02 22:20:17   2939s] #Start Post Track Assignment Wire Spread.
[06/02 22:20:18   2940s] #Done with 1 horizontal wires in 1 hboxes and 9 vertical wires in 1 hboxes.
[06/02 22:20:18   2940s] #Complete Post Track Assignment Wire Spread.
[06/02 22:20:18   2940s] #
[06/02 22:20:18   2940s] ### Time Record (Track Assignment) is uninstalled.
[06/02 22:20:18   2941s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:20:18   2941s] #Length limit = 200 pitches
[06/02 22:20:18   2941s] #opt mode = 2
[06/02 22:20:18   2941s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:20:18   2941s] ### Time Record (Data Preparation) is installed.
[06/02 22:20:18   2941s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:20:18   2941s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:20:18   2941s] #Finish check_net_pin_list step Fix net pin list
[06/02 22:20:18   2941s] #Start generate extraction boxes.
[06/02 22:20:18   2941s] #
[06/02 22:20:18   2941s] #Extract using 30 x 30 Hboxes
[06/02 22:20:18   2941s] #2x2 initial hboxes
[06/02 22:20:18   2941s] #Use area based hbox pruning.
[06/02 22:20:18   2941s] #0/0 hboxes pruned.
[06/02 22:20:18   2941s] #Complete generating extraction boxes.
[06/02 22:20:18   2941s] #Start step Extraction
[06/02 22:20:18   2941s] #Extract 1 hboxes with 96 threads on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
[06/02 22:20:18   2941s] #Process 0 special clock nets for rc extraction
[06/02 22:20:18   2942s] #Total 36 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[06/02 22:20:18   2942s] #Run Statistics for Extraction:
[06/02 22:20:18   2942s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/02 22:20:18   2942s] #   Increased memory =     1.02 (MB), total memory = 19761.31 (MB), peak memory = 20205.43 (MB)
[06/02 22:20:18   2942s] #
[06/02 22:20:18   2942s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[06/02 22:20:19   2942s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19758.65 (MB), peak = 20205.43 (MB)
[06/02 22:20:19   2942s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[06/02 22:20:19   2942s] #To increase the message display limit, refer to the product command reference manual.
[06/02 22:20:19   2942s] #RC Statistics: 0 Res, 37 Ground Cap, 17 XCap (Edge to Edge)
[06/02 22:20:19   2942s] #Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_zxYmX9.rcdb.d
[06/02 22:20:19   2942s] #Finish registering nets and terms for rcdb.
[06/02 22:20:19   2942s] #Start writing RC data.
[06/02 22:20:19   2943s] #Finish writing RC data
[06/02 22:20:19   2943s] #Finish writing rcdb with 112 nodes, 76 edges, and 34 xcaps
[06/02 22:20:19   2943s] #0 inserted nodes are removed
[06/02 22:20:19   2943s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[06/02 22:20:19   2943s] ### track-assign external-init starts on Mon Jun  2 22:20:19 2025 with memory = 19760.59 (MB), peak = 20205.43 (MB)
[06/02 22:20:19   2943s] ### Time Record (Track Assignment) is installed.
[06/02 22:20:19   2943s] ### Time Record (Data Preparation) is installed.
[06/02 22:20:19   2943s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:20:19   2943s] ### Time Record (Track Assignment) is uninstalled.
[06/02 22:20:19   2943s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:19.3 GB, peak:19.7 GB --0.95 [96]--
[06/02 22:20:19   2943s] ### track-assign engine-init starts on Mon Jun  2 22:20:19 2025 with memory = 19759.57 (MB), peak = 20205.43 (MB)
[06/02 22:20:19   2943s] ### Time Record (Track Assignment) is installed.
[06/02 22:20:20   2943s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:19.3 GB, peak:19.7 GB --0.94 [96]--
[06/02 22:20:20   2943s] #Remove Post Track Assignment Wire Spread
[06/02 22:20:20   2943s] ### Time Record (Track Assignment) is uninstalled.
[06/02 22:20:20   2944s] Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_zxYmX9.rcdb.d' ...
[06/02 22:20:20   2944s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_zxYmX9.rcdb.d' for reading (mem: 31734.680M)
[06/02 22:20:20   2944s] Reading RCDB with compressed RC data.
[06/02 22:20:20   2944s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_zxYmX9.rcdb.d' for content verification (mem: 31734.680M)
[06/02 22:20:20   2944s] Reading RCDB with compressed RC data.
[06/02 22:20:20   2944s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_zxYmX9.rcdb.d': 0 access done (mem: 31734.680M)
[06/02 22:20:20   2944s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_zxYmX9.rcdb.d': 0 access done (mem: 31734.680M)
[06/02 22:20:20   2944s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 31734.680M)
[06/02 22:20:20   2944s] Following multi-corner parasitics specified:
[06/02 22:20:20   2944s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_zxYmX9.rcdb.d (rcdb)
[06/02 22:20:20   2944s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_zxYmX9.rcdb.d' for reading (mem: 31734.680M)
[06/02 22:20:20   2944s] Reading RCDB with compressed RC data.
[06/02 22:20:20   2944s] 		Cell adder has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_zxYmX9.rcdb.d specified
[06/02 22:20:20   2944s] Cell adder, hinst 
[06/02 22:20:20   2944s] processing rcdb (/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_zxYmX9.rcdb.d) for hinst (top) of cell (adder);
[06/02 22:20:20   2944s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_zxYmX9.rcdb.d': 0 access done (mem: 31734.680M)
[06/02 22:20:20   2944s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=31734.680M)
[06/02 22:20:20   2944s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_HE3QUy.rcdb.d/adder.rcdb.d' for reading (mem: 31734.680M)
[06/02 22:20:20   2944s] Reading RCDB with compressed RC data.
[06/02 22:20:21   2945s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_HE3QUy.rcdb.d/adder.rcdb.d': 0 access done (mem: 31734.680M)
[06/02 22:20:21   2945s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=31734.680M)
[06/02 22:20:21   2945s] Done read_parasitics... (cpu: 0:00:01.1 real: 0:00:01.0 mem: 31734.680M)
[06/02 22:20:21   2945s] #
[06/02 22:20:21   2945s] #Restore RCDB.
[06/02 22:20:21   2945s] ### track-assign external-init starts on Mon Jun  2 22:20:21 2025 with memory = 19759.13 (MB), peak = 20205.43 (MB)
[06/02 22:20:21   2945s] ### Time Record (Track Assignment) is installed.
[06/02 22:20:21   2945s] ### Time Record (Data Preparation) is installed.
[06/02 22:20:21   2945s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:20:21   2945s] ### Time Record (Track Assignment) is uninstalled.
[06/02 22:20:21   2945s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:19.3 GB, peak:19.7 GB --1.39 [96]--
[06/02 22:20:21   2945s] ### track-assign engine-init starts on Mon Jun  2 22:20:21 2025 with memory = 19759.02 (MB), peak = 20205.43 (MB)
[06/02 22:20:21   2945s] ### Time Record (Track Assignment) is installed.
[06/02 22:20:21   2945s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:19.3 GB, peak:19.7 GB --1.35 [96]--
[06/02 22:20:21   2945s] #Remove Post Track Assignment Wire Spread
[06/02 22:20:21   2945s] ### Time Record (Track Assignment) is uninstalled.
[06/02 22:20:21   2945s] #
[06/02 22:20:21   2945s] #Complete tQuantus RC extraction.
[06/02 22:20:21   2945s] #Cpu time = 00:00:47
[06/02 22:20:21   2945s] #Elapsed time = 00:00:55
[06/02 22:20:21   2945s] #Increased memory = 87.45 (MB)
[06/02 22:20:21   2945s] #Total memory = 19758.41 (MB)
[06/02 22:20:21   2945s] #Peak memory = 20205.43 (MB)
[06/02 22:20:21   2945s] #
[06/02 22:20:21   2945s] Un-suppress "**WARN ..." messages.
[06/02 22:20:21   2945s] #RC Extraction Completed...
[06/02 22:20:21   2945s] ### update_timing starts on Mon Jun  2 22:20:21 2025 with memory = 19758.41 (MB), peak = 20205.43 (MB)
[06/02 22:20:21   2945s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[06/02 22:20:21   2946s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[06/02 22:20:21   2946s] ### generate_postroute_timing_data starts on Mon Jun  2 22:20:21 2025 with memory = 19740.70 (MB), peak = 20205.43 (MB)
[06/02 22:20:21   2946s] #Reporting timing...
[06/02 22:20:21   2946s] ### report_timing starts on Mon Jun  2 22:20:21 2025 with memory = 19741.42 (MB), peak = 20205.43 (MB)
[06/02 22:20:34   2957s] ### report_timing cpu:00:00:11, real:00:00:13, mem:19.3 GB, peak:19.7 GB --0.85 [96]--
[06/02 22:20:34   2957s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
[06/02 22:20:34   2957s] #Stage 1: cpu time = 00:00:11, elapsed time = 00:00:13, memory = 19789.34 (MB), peak = 20205.43 (MB)
[06/02 22:20:34   2957s] #Library Standard Delay: 6.10ps
[06/02 22:20:34   2957s] #Slack threshold: 0.00ps
[06/02 22:20:34   2957s] ### generate_net_cdm_timing starts on Mon Jun  2 22:20:34 2025 with memory = 19789.34 (MB), peak = 20205.43 (MB)
[06/02 22:20:34   2957s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:19.3 GB, peak:19.7 GB --1.61 [96]--
[06/02 22:20:34   2957s] #*** Analyzed 0 timing critical paths, and collected 0.
[06/02 22:20:34   2957s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19789.34 (MB), peak = 20205.43 (MB)
[06/02 22:20:35   2957s] #Stage 3: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19793.86 (MB), peak = 20205.43 (MB)
[06/02 22:20:35   2957s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[06/02 22:20:35   2957s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19793.92 (MB), peak = 20205.43 (MB)
[06/02 22:20:35   2957s] Un-suppress "**WARN ..." messages.
[06/02 22:20:35   2957s] ### generate_postroute_timing_data cpu:00:00:11, real:00:00:13, mem:19.3 GB, peak:19.7 GB --0.87 [96]--
[06/02 22:20:35   2957s] #Number of victim nets: 0
[06/02 22:20:35   2957s] #Number of aggressor nets: 0
[06/02 22:20:35   2957s] #Number of weak nets: 0
[06/02 22:20:35   2957s] #Number of critical nets: 0
[06/02 22:20:35   2957s] #	level 1 [   0.0, -1000.0]: 0 nets
[06/02 22:20:35   2957s] #	level 2 [   0.0, -1000.0]: 0 nets
[06/02 22:20:35   2957s] #	level 3 [   0.0, -1000.0]: 0 nets
[06/02 22:20:35   2957s] #Total number of nets: 36
[06/02 22:20:35   2957s] ### update_timing cpu:00:00:12, real:00:00:13, mem:19.3 GB, peak:19.7 GB --0.87 [96]--
[06/02 22:20:35   2957s] ### Time Record (Timing Data Generation) is uninstalled.
[06/02 22:20:35   2957s] ### update_timing_after_routing cpu:00:00:59, real:00:01:09, mem:19.3 GB, peak:19.7 GB --0.86 [96]--
[06/02 22:20:35   2957s] #Total number of significant detoured timing critical nets is 0
[06/02 22:20:35   2957s] #Total number of selected detoured timing critical nets is 0
[06/02 22:20:35   2957s] #
[06/02 22:20:35   2957s] #----------------------------------------------------
[06/02 22:20:35   2957s] # Summary of active signal nets routing constraints
[06/02 22:20:35   2957s] #+--------------------------+-----------+
[06/02 22:20:35   2957s] #+--------------------------+-----------+
[06/02 22:20:35   2957s] #
[06/02 22:20:35   2957s] #----------------------------------------------------
[06/02 22:20:35   2957s] ### run_free_timing_graph starts on Mon Jun  2 22:20:35 2025 with memory = 19793.95 (MB), peak = 20205.43 (MB)
[06/02 22:20:35   2957s] ### Time Record (Timing Data Generation) is installed.
[06/02 22:20:36   2958s] ### Time Record (Timing Data Generation) is uninstalled.
[06/02 22:20:36   2958s] ### run_free_timing_graph cpu:00:00:01, real:00:00:02, mem:18.5 GB, peak:19.7 GB --0.72 [96]--
[06/02 22:20:36   2958s] ### run_build_timing_graph starts on Mon Jun  2 22:20:36 2025 with memory = 18945.00 (MB), peak = 20205.43 (MB)
[06/02 22:20:36   2958s] ### Time Record (Timing Data Generation) is installed.
[06/02 22:20:37   2959s] Current (total cpu=0:49:21, real=0:26:32, peak res=20205.4M, current mem=19267.1M)
[06/02 22:20:38   2960s] Ending "Constraint file reading stats" (total cpu=0:00:00.4, real=0:00:01.0, peak res=19278.2M, current mem=19278.2M)
[06/02 22:20:38   2960s] Current (total cpu=0:49:21, real=0:26:33, peak res=20205.4M, current mem=19278.2M)
[06/02 22:20:38   2960s] ### Time Record (Timing Data Generation) is uninstalled.
[06/02 22:20:38   2960s] ### run_build_timing_graph cpu:00:00:02, real:00:00:02, mem:18.8 GB, peak:19.7 GB --0.99 [96]--
[06/02 22:20:38   2960s] ### track-assign external-init starts on Mon Jun  2 22:20:38 2025 with memory = 19278.23 (MB), peak = 20205.43 (MB)
[06/02 22:20:38   2960s] ### Time Record (Track Assignment) is installed.
[06/02 22:20:38   2960s] ### Time Record (Data Preparation) is installed.
[06/02 22:20:38   2960s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:20:38   2960s] ### Time Record (Track Assignment) is uninstalled.
[06/02 22:20:38   2960s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:18.8 GB, peak:19.7 GB --1.33 [96]--
[06/02 22:20:38   2960s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 19278.23 (MB), peak = 20205.43 (MB)
[06/02 22:20:38   2960s] #* Importing design timing data...
[06/02 22:20:38   2960s] #Number of victim nets: 0
[06/02 22:20:38   2960s] #Number of aggressor nets: 0
[06/02 22:20:38   2960s] #Number of weak nets: 0
[06/02 22:20:38   2960s] #Number of critical nets: 0
[06/02 22:20:38   2960s] #	level 1 [   0.0, -1000.0]: 0 nets
[06/02 22:20:38   2960s] #	level 2 [   0.0, -1000.0]: 0 nets
[06/02 22:20:38   2960s] #	level 3 [   0.0, -1000.0]: 0 nets
[06/02 22:20:38   2960s] #Total number of nets: 36
[06/02 22:20:38   2960s] ### track-assign engine-init starts on Mon Jun  2 22:20:38 2025 with memory = 19278.23 (MB), peak = 20205.43 (MB)
[06/02 22:20:38   2960s] ### Time Record (Track Assignment) is installed.
[06/02 22:20:39   2961s] #
[06/02 22:20:39   2961s] #timing driven effort level: 3
[06/02 22:20:39   2961s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:18.8 GB, peak:19.7 GB --1.42 [96]--
[06/02 22:20:39   2961s] ### track-assign core-engine starts on Mon Jun  2 22:20:39 2025 with memory = 19278.23 (MB), peak = 20205.43 (MB)
[06/02 22:20:39   2961s] #Start Track Assignment With Timing Driven.
[06/02 22:20:39   2961s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[06/02 22:20:39   2961s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[06/02 22:20:39   2961s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[06/02 22:20:39   2961s] #
[06/02 22:20:39   2961s] #Track assignment summary:
[06/02 22:20:39   2961s] # layer   (wire length)   (overlap)     (long ovlp)	(with obs/pg/clk)  
[06/02 22:20:39   2961s] #------------------------------------------------------------------------
[06/02 22:20:39   2961s] # C1            26.22 	  0.00%  	  0.00% 	  0.00%
[06/02 22:20:39   2961s] # C2            23.22 	  0.00%  	  0.00% 	  0.00%
[06/02 22:20:39   2961s] # C3            22.21 	  0.00%  	  0.00% 	  0.00%
[06/02 22:20:39   2961s] # C4             5.53 	  0.00%  	  0.00% 	  0.00%
[06/02 22:20:39   2961s] # C5            14.64 	  0.00%  	  0.00% 	  0.00%
[06/02 22:20:39   2961s] # JA             0.00 	  0.00%  	  0.00% 	  0.00%
[06/02 22:20:39   2961s] # QA             0.00 	  0.00%  	  0.00% 	  0.00%
[06/02 22:20:39   2961s] # QB             0.00 	  0.00%  	  0.00% 	  0.00%
[06/02 22:20:39   2961s] # LB             0.00 	  0.00%  	  0.00% 	  0.00%
[06/02 22:20:39   2961s] #------------------------------------------------------------------------
[06/02 22:20:39   2961s] # All          91.82  	  0.00% 	  0.00% 	  0.00%
[06/02 22:20:39   2961s] #Complete Track Assignment With Timing Driven.
[06/02 22:20:39   2962s] #Total wire length = 90 um.
[06/02 22:20:39   2962s] #Total half perimeter of net bounding box = 143 um.
[06/02 22:20:39   2962s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:20:39   2962s] #Total wire length on LAYER M2 = 0 um.
[06/02 22:20:39   2962s] #Total wire length on LAYER C1 = 26 um.
[06/02 22:20:39   2962s] #Total wire length on LAYER C2 = 23 um.
[06/02 22:20:39   2962s] #Total wire length on LAYER C3 = 22 um.
[06/02 22:20:39   2962s] #Total wire length on LAYER C4 = 5 um.
[06/02 22:20:39   2962s] #Total wire length on LAYER C5 = 14 um.
[06/02 22:20:39   2962s] #Total wire length on LAYER JA = 0 um.
[06/02 22:20:39   2962s] #Total wire length on LAYER QA = 0 um.
[06/02 22:20:39   2962s] #Total wire length on LAYER QB = 0 um.
[06/02 22:20:39   2962s] #Total wire length on LAYER LB = 0 um.
[06/02 22:20:39   2962s] #Total number of vias = 94
[06/02 22:20:39   2962s] #Up-Via Summary (total 94):
[06/02 22:20:39   2962s] #           
[06/02 22:20:39   2962s] #-----------------------
[06/02 22:20:39   2962s] # M1                  5
[06/02 22:20:39   2962s] # M2                 34
[06/02 22:20:39   2962s] # C1                 27
[06/02 22:20:39   2962s] # C2                 17
[06/02 22:20:39   2962s] # C3                  6
[06/02 22:20:39   2962s] # C4                  5
[06/02 22:20:39   2962s] #-----------------------
[06/02 22:20:39   2962s] #                    94 
[06/02 22:20:39   2962s] #
[06/02 22:20:39   2962s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:18.8 GB, peak:19.7 GB --1.49 [96]--
[06/02 22:20:39   2962s] ### Time Record (Track Assignment) is uninstalled.
[06/02 22:20:39   2962s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 19278.18 (MB), peak = 20205.43 (MB)
[06/02 22:20:39   2962s] #
[06/02 22:20:39   2962s] ### Time Record (DB Export) is installed.
[06/02 22:20:39   2962s] Extracting standard cell pins and blockage ...... 
[06/02 22:20:39   2962s] Pin and blockage extraction finished
[06/02 22:20:40   2962s] ### export design design signature (21): route=1975699454 fixed_route=1224426920 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1975391563 dirty_area=0 del_dirty_area=0 cell=2131165296 placement=715091317 pin_access=1925727569 inst_pattern=1542497035 inst_orient=35352304 via=1681576828 routing_via=1401398896 timing=1224426920 sns=1224426920
[06/02 22:20:40   2962s] ### Time Record (DB Export) is uninstalled.
[06/02 22:20:40   2962s] ### Time Record (Post Callback) is installed.
[06/02 22:20:40   2962s] ### Time Record (Post Callback) is uninstalled.
[06/02 22:20:40   2962s] #
[06/02 22:20:40   2962s] #globalRoute statistics:
[06/02 22:20:40   2962s] #Cpu time = 00:01:34
[06/02 22:20:40   2962s] #Elapsed time = 00:01:33
[06/02 22:20:40   2962s] #Increased memory = -284.75 (MB)
[06/02 22:20:40   2962s] #Total memory = 19272.21 (MB)
[06/02 22:20:40   2962s] #Peak memory = 20205.43 (MB)
[06/02 22:20:40   2962s] #Number of warnings = 47
[06/02 22:20:40   2962s] #Total number of warnings = 82
[06/02 22:20:40   2962s] #Number of fails = 0
[06/02 22:20:40   2962s] #Total number of fails = 0
[06/02 22:20:40   2962s] #Complete globalRoute on Mon Jun  2 22:20:40 2025
[06/02 22:20:40   2962s] #
[06/02 22:20:40   2963s] ### import design signature (22): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1925727569 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[06/02 22:20:40   2963s] ### Time Record (globalRoute) is uninstalled.
[06/02 22:20:41   2964s] % End globalRoute (date=06/02 22:20:40, total cpu=0:01:35, real=0:01:34, peak res=19929.4M, current mem=19200.7M)
[06/02 22:20:42   2964s] **WARN: (IMPEXT-3493):	The design extraction status has been reset by set_analysis_view/update_rc_corner or setExtractRCMode  command. The parasitic data can be regenerated either by extracting the design using the extractRC command or by loading the SPEF or RCDB file(s). To prevent resetting of the extraction status, avoid changing extraction modes.
[06/02 22:20:42   2964s] #Default setup view is reset to view_slow_mission.
[06/02 22:20:42   2964s] ### Time Record (Optimization) is installed.
[06/02 22:20:42   2964s] #Start trackOpt...
[06/02 22:20:42   2964s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[06/02 22:20:42   2964s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[06/02 22:20:42   2964s] optDesign setup targetSlack = 0, stdDelay = 0.0061 ns
[06/02 22:20:42   2964s] trackOpt setup targetSlack = -0.0183, stdDelay = 0.0061 ns
[06/02 22:20:42   2964s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 19172.2M, totSessionCpu=0:49:26 **
[06/02 22:20:42   2964s] 
[06/02 22:20:42   2964s] Active Setup views: view_slow_mission 
[06/02 22:20:42   2964s] *** optDesign #1 [begin] () : totSession cpu/real = 0:49:25.8/0:26:34.0 (1.9), mem = 29714.4M
[06/02 22:20:42   2964s] Info: 96 threads available for lower-level modules during optimization.
[06/02 22:20:42   2964s] GigaOpt running with 96 threads.
[06/02 22:20:42   2964s] *** InitOpt #1 [begin] (optDesign #1) : totSession cpu/real = 0:49:25.8/0:26:34.0 (1.9), mem = 29714.4M
[06/02 22:20:42   2964s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -effort high' for the duration of this command.
[06/02 22:20:42   2964s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/02 22:20:42   2964s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[06/02 22:20:42   2964s] **INFO: Enabling trackOpt flow.
[06/02 22:20:42   2964s] Need call spDPlaceInit before registerPrioInstLoc.
[06/02 22:20:42   2964s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/02 22:20:42   2964s] 
[06/02 22:20:42   2964s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[06/02 22:20:42   2964s] OPERPROF: Starting DPlace-Init at level 1, MEM:29714.4M, EPOCH TIME: 1748917242.896524
[06/02 22:20:42   2964s] Processing tracks to init pin-track alignment.
[06/02 22:20:42   2964s] z: 1, totalTracks: 1
[06/02 22:20:42   2964s] z: 3, totalTracks: 1
[06/02 22:20:42   2964s] z: 5, totalTracks: 1
[06/02 22:20:42   2964s] z: 7, totalTracks: 1
[06/02 22:20:42   2964s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/02 22:20:42   2964s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:20:42   2964s] Initializing Route Infrastructure for color support ...
[06/02 22:20:42   2964s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:29714.4M, EPOCH TIME: 1748917242.897596
[06/02 22:20:42   2964s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.004, MEM:29714.4M, EPOCH TIME: 1748917242.901559
[06/02 22:20:42   2964s] Route Infrastructure Initialized for color support successfully.
[06/02 22:20:42   2964s] Cell adder LLGs are deleted
[06/02 22:20:42   2964s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:20:42   2964s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:20:42   2964s] # Building adder llgBox search-tree.
[06/02 22:20:42   2964s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:20:42   2964s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:29714.4M, EPOCH TIME: 1748917242.916084
[06/02 22:20:42   2964s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:20:42   2964s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:20:42   2964s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:29714.4M, EPOCH TIME: 1748917242.917135
[06/02 22:20:42   2964s] Max number of tech site patterns supported in site array is 256.
[06/02 22:20:42   2964s] Core basic site is GF22_DST
[06/02 22:20:42   2964s] Processing tracks to init pin-track alignment.
[06/02 22:20:42   2964s] z: 1, totalTracks: 1
[06/02 22:20:42   2964s] z: 3, totalTracks: 1
[06/02 22:20:42   2964s] z: 5, totalTracks: 1
[06/02 22:20:42   2964s] z: 7, totalTracks: 1
[06/02 22:20:43   2967s] After signature check, allow fast init is false, keep pre-filter is true.
[06/02 22:20:43   2967s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/02 22:20:43   2967s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:20:43   2967s] SiteArray: use 20,480 bytes
[06/02 22:20:43   2967s] SiteArray: current memory after site array memory allocation 29714.4M
[06/02 22:20:43   2967s] SiteArray: FP blocked sites are writable
[06/02 22:20:43   2967s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/02 22:20:43   2967s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:29714.4M, EPOCH TIME: 1748917243.407304
[06/02 22:20:43   2969s] Process 91 wires and vias for routing blockage analysis
[06/02 22:20:43   2969s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:2.000, REAL:0.291, MEM:29714.4M, EPOCH TIME: 1748917243.698700
[06/02 22:20:43   2969s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:20:43   2969s] Atter site array init, number of instance map data is 0.
[06/02 22:20:43   2969s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:4.430, REAL:0.861, MEM:29714.4M, EPOCH TIME: 1748917243.777966
[06/02 22:20:43   2969s] 
[06/02 22:20:43   2969s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:20:43   2969s] 
[06/02 22:20:43   2969s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:20:43   2969s] OPERPROF:     Starting CMU at level 3, MEM:29714.4M, EPOCH TIME: 1748917243.780810
[06/02 22:20:43   2969s] OPERPROF:     Finished CMU at level 3, CPU:0.010, REAL:0.007, MEM:29714.4M, EPOCH TIME: 1748917243.787938
[06/02 22:20:43   2969s] 
[06/02 22:20:43   2969s] Bad Lib Cell Checking (CMU) is done! (0)
[06/02 22:20:43   2969s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:4.440, REAL:0.872, MEM:29714.4M, EPOCH TIME: 1748917243.788259
[06/02 22:20:43   2969s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:29714.4M, EPOCH TIME: 1748917243.788401
[06/02 22:20:43   2969s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.002, MEM:29714.4M, EPOCH TIME: 1748917243.789937
[06/02 22:20:43   2969s] [CPU] DPlace-Init (cpu=0:00:04.5, real=0:00:01.0, mem=29714.4MB).
[06/02 22:20:43   2969s] OPERPROF: Finished DPlace-Init at level 1, CPU:4.480, REAL:0.894, MEM:29714.4M, EPOCH TIME: 1748917243.790563
[06/02 22:20:43   2969s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:29714.4M, EPOCH TIME: 1748917243.790987
[06/02 22:20:43   2969s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:20:43   2969s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:20:43   2969s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:20:43   2969s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:20:43   2969s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.022, MEM:29714.4M, EPOCH TIME: 1748917243.813460
[06/02 22:20:43   2969s] Info: IPO magic value 0x8B9BBEEF.
[06/02 22:20:44   2969s] Info: Using SynthesisEngine executable '/tools/cad/cds/DDI_23.10.000/INNOVUS231/bin/innovus_'.
[06/02 22:20:44   2969s]       SynthesisEngine workers will not check out additional licenses.
[06/02 22:21:07   2970s] #################################################################################
[06/02 22:21:07   2970s] # Design Stage: PostRoute
[06/02 22:21:07   2970s] # Design Name: adder
[06/02 22:21:07   2970s] # Design Mode: 22nm
[06/02 22:21:07   2970s] # Analysis Mode: MMMC OCV 
[06/02 22:21:07   2970s] # Parasitics Mode: No SPEF/RCDB 
[06/02 22:21:07   2970s] # Signoff Settings: SI On 
[06/02 22:21:07   2970s] #################################################################################
[06/02 22:21:09   2971s] Topological Sorting (REAL = 0:00:00.0, MEM = 29793.4M, InitMEM = 29793.4M)
[06/02 22:21:09   2971s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 29805.0M) ***
[06/02 22:21:09   2972s] *** CDM Built up (cpu=0:00:00.0  real=0:00:00.0  mem= 30094.8M) ***
[06/02 22:21:10   2973s] Processing average sequential pin duty cycle 
[06/02 22:21:10   2973s] Processing average sequential pin duty cycle 
[06/02 22:21:13   2976s] 
[06/02 22:21:13   2976s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[06/02 22:22:41   3448s] Processing average sequential pin duty cycle 
[06/02 22:23:50   3883s] **INFO: Using Advanced Metric Collection system.
[06/02 22:23:50   3883s] **optDesign ... cpu = 0:15:18, real = 0:03:08, mem = 23340.3M, totSessionCpu=1:04:44 **
[06/02 22:23:50   3883s] OPERPROF: Starting checkPlace at level 1, MEM:33590.2M, EPOCH TIME: 1748917430.405448
[06/02 22:23:50   3883s] Processing tracks to init pin-track alignment.
[06/02 22:23:50   3883s] z: 1, totalTracks: 1
[06/02 22:23:50   3883s] z: 3, totalTracks: 1
[06/02 22:23:50   3883s] z: 5, totalTracks: 1
[06/02 22:23:50   3883s] z: 7, totalTracks: 1
[06/02 22:23:50   3883s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[06/02 22:23:50   3883s] #spOpts: rpCkHalo=4 
[06/02 22:23:50   3883s] Initializing Route Infrastructure for color support ...
[06/02 22:23:50   3883s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:33590.2M, EPOCH TIME: 1748917430.406582
[06/02 22:23:50   3883s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.007, MEM:33590.2M, EPOCH TIME: 1748917430.413743
[06/02 22:23:50   3883s] Route Infrastructure Initialized for color support successfully.
[06/02 22:23:50   3883s] Cell adder LLGs are deleted
[06/02 22:23:50   3883s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:23:50   3883s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:23:50   3883s] # Building adder llgBox search-tree.
[06/02 22:23:50   3883s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:23:50   3883s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:33590.2M, EPOCH TIME: 1748917430.428909
[06/02 22:23:50   3883s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:23:50   3883s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:23:50   3883s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:33590.2M, EPOCH TIME: 1748917430.429868
[06/02 22:23:50   3883s] Max number of tech site patterns supported in site array is 256.
[06/02 22:23:50   3883s] Core basic site is GF22_DST
[06/02 22:23:50   3883s] Processing tracks to init pin-track alignment.
[06/02 22:23:50   3883s] z: 1, totalTracks: 1
[06/02 22:23:50   3883s] z: 3, totalTracks: 1
[06/02 22:23:50   3883s] z: 5, totalTracks: 1
[06/02 22:23:50   3883s] z: 7, totalTracks: 1
[06/02 22:23:50   3883s] Found no cell that needs special alignment to tracks, so switching off the check.
[06/02 22:23:50   3885s] After signature check, allow fast init is false, keep pre-filter is true.
[06/02 22:23:50   3885s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/02 22:23:50   3885s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:23:50   3885s] SiteArray: use 20,480 bytes
[06/02 22:23:50   3885s] SiteArray: current memory after site array memory allocation 33590.2M
[06/02 22:23:50   3885s] SiteArray: FP blocked sites are writable
[06/02 22:23:50   3885s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/02 22:23:50   3885s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:33590.2M, EPOCH TIME: 1748917430.858940
[06/02 22:23:51   3887s] Process 91 wires and vias for routing blockage analysis
[06/02 22:23:51   3887s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:2.110, REAL:0.306, MEM:33590.2M, EPOCH TIME: 1748917431.165353
[06/02 22:23:51   3887s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:23:51   3887s] Atter site array init, number of instance map data is 0.
[06/02 22:23:51   3887s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:4.280, REAL:0.738, MEM:33590.2M, EPOCH TIME: 1748917431.167412
[06/02 22:23:51   3887s] 
[06/02 22:23:51   3887s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:23:51   3887s] 
[06/02 22:23:51   3887s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:23:51   3887s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:4.300, REAL:0.742, MEM:33590.2M, EPOCH TIME: 1748917431.171056
[06/02 22:23:51   3887s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:33590.2M, EPOCH TIME: 1748917431.171249
[06/02 22:23:51   3887s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/02 22:23:51   3887s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.000, MEM:33590.2M, EPOCH TIME: 1748917431.171698
[06/02 22:23:51   3887s] Begin checking placement ... (start mem=33590.2M, init mem=33590.2M)
[06/02 22:23:51   3887s] Begin checking exclusive groups violation ...
[06/02 22:23:51   3887s] There are 0 groups to check, max #box is 0, total #box is 0
[06/02 22:23:51   3887s] Finished checking exclusive groups violations. Found 0 Vio.
[06/02 22:23:51   3892s] 
[06/02 22:23:51   3892s] Running CheckPlace using 96 threads!...
[06/02 22:23:51   3892s] 
[06/02 22:23:51   3892s] ...checkPlace MT is done!
[06/02 22:23:51   3892s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:33558.2M, EPOCH TIME: 1748917431.891646
[06/02 22:23:51   3892s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:33558.2M, EPOCH TIME: 1748917431.892061
[06/02 22:23:51   3892s] *info: Placed = 152            (Fixed = 142)
[06/02 22:23:51   3892s] *info: Unplaced = 0           
[06/02 22:23:51   3892s] Placement Density:30.75%(9/31)
[06/02 22:23:51   3892s] Placement Density (including fixed std cells):63.87%(38/60)
[06/02 22:23:51   3892s] Cell adder LLGs are deleted
[06/02 22:23:51   3892s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/02 22:23:51   3892s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:23:51   3892s] # Resetting pin-track-align track data.
[06/02 22:23:51   3892s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:23:51   3892s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:23:51   3892s] Finished checkPlace (total: cpu=0:00:09.6, real=0:00:01.0; vio checks: cpu=0:00:05.3, real=0:00:00.0; mem=33558.2M)
[06/02 22:23:51   3892s] OPERPROF: Finished checkPlace at level 1, CPU:9.630, REAL:1.493, MEM:33558.2M, EPOCH TIME: 1748917431.898582
[06/02 22:23:51   3892s] #optDebug: { P: 22 W: 4195 FE: extreme PE: high LDR: 0.5}
[06/02 22:23:51   3892s]  Initial DC engine is -> aae
[06/02 22:23:51   3892s]  
[06/02 22:23:51   3892s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[06/02 22:23:51   3892s]  
[06/02 22:23:51   3892s]  
[06/02 22:23:51   3892s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[06/02 22:23:51   3892s]  
[06/02 22:23:51   3892s] Reset EOS DB
[06/02 22:23:51   3892s] Ignoring AAE DB Resetting ...
[06/02 22:23:51   3892s]  Set Options for AAE Based Opt flow 
[06/02 22:23:51   3892s] *** optDesign -postRoute ***
[06/02 22:23:51   3892s] DRC Margin: user margin 0.0; extra margin 0
[06/02 22:23:51   3892s] Setup Target Slack: user slack 0
[06/02 22:23:51   3892s] Hold Target Slack: user slack 0.05
[06/02 22:23:51   3892s] **INFO: setOptMode -opt_power_effort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[06/02 22:23:51   3892s] **INFO: setOptMode -opt_post_route_fix_glitch false -> SI Glitch Optimization will be not be called during PostRoute Optimization.
[06/02 22:23:51   3892s] **INFO: setOptMode -opt_post_route_setup_recovery false -> Setup Recovery will be forced off during PostRoute Optimization.
[06/02 22:23:51   3892s] Cell adder LLGs are deleted
[06/02 22:23:51   3892s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:23:51   3892s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:23:51   3892s] OPERPROF: Starting SiteArray-Init at level 1, MEM:33558.2M, EPOCH TIME: 1748917431.924727
[06/02 22:23:51   3892s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:23:51   3892s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:23:51   3892s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:33558.2M, EPOCH TIME: 1748917431.925389
[06/02 22:23:51   3892s] Max number of tech site patterns supported in site array is 256.
[06/02 22:23:51   3892s] Core basic site is GF22_DST
[06/02 22:23:52   3894s] After signature check, allow fast init is false, keep pre-filter is true.
[06/02 22:23:52   3894s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/02 22:23:52   3894s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:23:52   3894s] SiteArray: use 20,480 bytes
[06/02 22:23:52   3894s] SiteArray: current memory after site array memory allocation 33590.2M
[06/02 22:23:52   3894s] SiteArray: FP blocked sites are writable
[06/02 22:23:52   3894s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:33590.2M, EPOCH TIME: 1748917432.246635
[06/02 22:23:52   3895s] Process 45 wires and vias for routing blockage analysis
[06/02 22:23:52   3895s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:1.080, REAL:0.159, MEM:33590.2M, EPOCH TIME: 1748917432.405790
[06/02 22:23:52   3895s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:23:52   3895s] Atter site array init, number of instance map data is 0.
[06/02 22:23:52   3895s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:2.340, REAL:0.561, MEM:33590.2M, EPOCH TIME: 1748917432.486457
[06/02 22:23:52   3895s] 
[06/02 22:23:52   3895s] 
[06/02 22:23:52   3895s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:23:52   3895s] OPERPROF: Finished SiteArray-Init at level 1, CPU:2.340, REAL:0.565, MEM:33590.2M, EPOCH TIME: 1748917432.489325
[06/02 22:23:52   3895s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:23:52   3895s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:23:52   3895s] *** InitOpt #1 [finish] (optDesign #1) : cpu/real = 0:15:30.5/0:03:09.6 (4.9), totSession cpu/real = 1:04:56.3/0:29:43.6 (2.2), mem = 33590.2M
[06/02 22:23:52   3895s] 
[06/02 22:23:52   3895s] =============================================================================================
[06/02 22:23:52   3895s]  Step TAT Report : InitOpt #1 / optDesign #1                                    23.10-p003_1
[06/02 22:23:52   3895s] =============================================================================================
[06/02 22:23:52   3895s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:23:52   3895s] ---------------------------------------------------------------------------------------------
[06/02 22:23:52   3895s] [ PowerInterfaceInit     ]      1   0:00:02.9  (   1.5 % )     0:00:05.7 /  0:00:06.8    1.2
[06/02 22:23:52   3895s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:23:52   3895s] [ CheckPlace             ]      1   0:00:01.5  (   0.8 % )     0:00:01.5 /  0:00:09.6    6.4
[06/02 22:23:52   3895s] [ DetailPlaceInit        ]      1   0:00:00.9  (   0.5 % )     0:00:00.9 /  0:00:04.5    5.0
[06/02 22:23:52   3895s] [ PropagateActivity      ]      1   0:00:02.8  (   1.5 % )     0:00:02.8 /  0:00:03.6    1.3
[06/02 22:23:52   3895s] [ MISC                   ]          0:03:01.6  (  95.7 % )     0:03:01.6 /  0:15:09.5    5.0
[06/02 22:23:52   3895s] ---------------------------------------------------------------------------------------------
[06/02 22:23:52   3895s]  InitOpt #1 TOTAL                   0:03:09.6  ( 100.0 % )     0:03:09.6 /  0:15:30.5    4.9
[06/02 22:23:52   3895s] ---------------------------------------------------------------------------------------------
[06/02 22:23:52   3895s] 
[06/02 22:23:52   3895s] ** INFO : this run is activating 'postRoute' automaton
[06/02 22:23:52   3895s] **INFO: flowCheckPoint #1 InitialSummary
[06/02 22:23:52   3895s] 
[06/02 22:23:52   3895s] Power view               = view_slow_mission
[06/02 22:23:52   3895s] Number of VT partitions  = 2
[06/02 22:23:52   3895s] Standard cells in design = 1371
[06/02 22:23:52   3895s] Instances in design      = 10
[06/02 22:23:52   3895s] 
[06/02 22:23:52   3895s] Instance distribution across the VT partitions:
[06/02 22:23:52   3895s] 
[06/02 22:23:52   3895s]  LVT : inst = 2 (20.0%), cells = 728 (53.10%)
[06/02 22:23:52   3895s]    Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 2 (20.0%)
[06/02 22:23:52   3895s] 
[06/02 22:23:52   3895s]  HVT : inst = 8 (80.0%), cells = 613 (44.71%)
[06/02 22:23:52   3895s]    Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 8 (80.0%)
[06/02 22:23:52   3895s] 
[06/02 22:23:52   3895s] Reporting took 0 sec
[06/02 22:23:52   3895s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[06/02 22:23:52   3895s] ### Time Record (Pre Callback) is installed.
[06/02 22:23:52   3895s] ### Time Record (Pre Callback) is uninstalled.
[06/02 22:23:52   3895s] ### Time Record (DB Import) is installed.
[06/02 22:23:52   3895s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:23:52   3895s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:23:52   3895s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:23:52   3895s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:23:52   3895s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:23:52   3895s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:23:52   3895s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:23:52   3895s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:23:52   3895s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:23:52   3895s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:23:52   3895s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:23:52   3895s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:23:52   3895s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:23:52   3895s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:23:52   3895s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:23:52   3895s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:23:52   3895s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:23:52   3895s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:23:52   3895s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:23:52   3895s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:23:52   3895s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[06/02 22:23:52   3895s] #To increase the message display limit, refer to the product command reference manual.
[06/02 22:23:52   3895s] ### Net info: total nets: 40
[06/02 22:23:52   3895s] ### Net info: dirty nets: 0
[06/02 22:23:52   3895s] ### Net info: marked as disconnected nets: 0
[06/02 22:23:52   3895s] ### Net info: fully routed nets: 36
[06/02 22:23:52   3895s] ### Net info: trivial (< 2 pins) nets: 4
[06/02 22:23:52   3895s] ### Net info: unrouted nets: 0
[06/02 22:23:52   3895s] ### Net info: re-extraction nets: 0
[06/02 22:23:52   3895s] ### Net info: ignored nets: 0
[06/02 22:23:52   3895s] ### Net info: skip routing nets: 0
[06/02 22:23:52   3895s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:23:53   3895s] ### import design signature (23): route=1470897393 fixed_route=1470897393 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1527522491 dirty_area=0 del_dirty_area=0 cell=2131165296 placement=715091317 pin_access=1925727569 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1224426920 sns=1224426920
[06/02 22:23:53   3895s] ### Time Record (DB Import) is uninstalled.
[06/02 22:23:53   3895s] #Extract in track assign mode
[06/02 22:23:53   3895s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[06/02 22:23:53   3895s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[06/02 22:23:53   3896s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:23:53   3896s] ### Time Record (Data Preparation) is installed.
[06/02 22:23:53   3896s] #Start routing data preparation on Mon Jun  2 22:23:53 2025
[06/02 22:23:53   3896s] #
[06/02 22:23:53   3896s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:23:53   3896s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:23:53   3896s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[06/02 22:23:53   3896s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[06/02 22:23:53   3896s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:23:53   3896s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:23:53   3896s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:23:53   3896s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:23:53   3896s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:23:53   3896s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[06/02 22:23:53   3896s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[06/02 22:23:53   3896s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[06/02 22:23:53   3896s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[06/02 22:23:53   3896s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[06/02 22:23:53   3896s] #Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[06/02 22:23:53   3896s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[06/02 22:23:53   3896s] #pin_access_rlayer=3(C1)
[06/02 22:23:53   3896s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
[06/02 22:23:53   3896s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[06/02 22:23:53   3896s] #enable_dpt_layer_shield=F
[06/02 22:23:53   3896s] #has_line_end_grid=F
[06/02 22:23:53   3896s] #Using user defined Ggrids in DB.
[06/02 22:23:54   3897s] #Done routing data preparation.
[06/02 22:23:54   3897s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 23461.53 (MB), peak = 23474.42 (MB)
[06/02 22:23:54   3897s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:23:54   3897s] #Extract in track assign mode
[06/02 22:23:54   3897s] #
[06/02 22:23:54   3897s] #Start tQuantus RC extraction...
[06/02 22:23:54   3897s] #Start building rc corner(s)...
[06/02 22:23:54   3897s] #Number of RC Corner = 2
[06/02 22:23:54   3897s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[06/02 22:23:54   3897s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[06/02 22:23:56   3898s] #(i=11, n=11 2000)
[06/02 22:23:56   3898s] #M1 -> M1 (1)
[06/02 22:23:56   3898s] #M2 -> M2 (2)
[06/02 22:23:56   3898s] #C1 -> C1 (3)
[06/02 22:23:56   3898s] #C2 -> C2 (4)
[06/02 22:23:56   3898s] #C3 -> C3 (5)
[06/02 22:23:56   3898s] #C4 -> C4 (6)
[06/02 22:23:56   3898s] #C5 -> C5 (7)
[06/02 22:23:56   3898s] #JA -> JA (8)
[06/02 22:23:56   3898s] #QA -> QA (9)
[06/02 22:23:56   3898s] #QB -> QB (10)
[06/02 22:23:56   3898s] #LB -> LB (11)
[06/02 22:23:59   3900s] #SADV_On
[06/02 22:23:59   3900s] # Corner(s) : 
[06/02 22:23:59   3900s] #rc_fast [25.00] 
[06/02 22:23:59   3900s] #rc_slow [25.00]
[06/02 22:24:01   3902s] # Corner id: 0
[06/02 22:24:01   3902s] # Layout Scale: 1.000000
[06/02 22:24:01   3902s] # Has Metal Fill model: yes
[06/02 22:24:01   3902s] # Temperature was set
[06/02 22:24:01   3902s] # Temperature : 25.000000
[06/02 22:24:01   3902s] # Ref. Temp   : 25.000000
[06/02 22:24:01   3902s] # Corner id: 1
[06/02 22:24:01   3902s] # Layout Scale: 1.000000
[06/02 22:24:01   3902s] # Has Metal Fill model: yes
[06/02 22:24:01   3902s] # Temperature was set
[06/02 22:24:01   3902s] # Temperature : 25.000000
[06/02 22:24:01   3902s] # Ref. Temp   : 25.000000
[06/02 22:24:01   3902s] #total pattern=286 [22, 2124]
[06/02 22:24:01   3902s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[06/02 22:24:01   3902s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[06/02 22:24:01   3902s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[06/02 22:24:01   3902s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[06/02 22:24:01   3902s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[06/02 22:24:01   3902s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[06/02 22:24:01   3902s] #number model r/c [2,2] [22,2124] read
[06/02 22:24:05   3904s] #0 rcmodel(s) requires rebuild
[06/02 22:24:05   3904s] #Build RC corners: cpu time = 00:00:07, elapsed time = 00:00:10, memory = 23490.80 (MB), peak = 23530.42 (MB)
[06/02 22:24:07   3906s] #Finish check_net_pin_list step Enter extract
[06/02 22:24:07   3906s] #Start init net ripin tree building
[06/02 22:24:07   3906s] #Finish init net ripin tree building
[06/02 22:24:07   3906s] #Cpu time = 00:00:00
[06/02 22:24:07   3906s] #Elapsed time = 00:00:00
[06/02 22:24:07   3906s] #Increased memory = 0.00 (MB)
[06/02 22:24:07   3906s] #Total memory = 23499.23 (MB)
[06/02 22:24:07   3906s] #Peak memory = 23530.42 (MB)
[06/02 22:24:07   3906s] #Using multithreading with 96 threads.
[06/02 22:24:07   3906s] #begin processing metal fill model file
[06/02 22:24:07   3906s] #end processing metal fill model file
[06/02 22:24:07   3906s] ### track-assign external-init starts on Mon Jun  2 22:24:07 2025 with memory = 23499.23 (MB), peak = 23530.42 (MB)
[06/02 22:24:07   3906s] ### Time Record (Track Assignment) is installed.
[06/02 22:24:07   3906s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:24:07   3906s] ### Time Record (Data Preparation) is installed.
[06/02 22:24:07   3906s] #Start routing data preparation on Mon Jun  2 22:24:07 2025
[06/02 22:24:07   3906s] #
[06/02 22:24:07   3906s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:24:07   3906s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:24:07   3906s] ### Time Record (Cell Pin Access) is installed.
[06/02 22:24:07   3906s] #Initial pin access analysis.
[06/02 22:24:07   3907s] #Detail pin access analysis.
[06/02 22:24:07   3907s] ### Time Record (Cell Pin Access) is uninstalled.
[06/02 22:24:07   3907s] #Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[06/02 22:24:07   3907s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[06/02 22:24:07   3907s] #pin_access_rlayer=3(C1)
[06/02 22:24:07   3907s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
[06/02 22:24:07   3907s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[06/02 22:24:07   3907s] #enable_dpt_layer_shield=F
[06/02 22:24:07   3907s] #has_line_end_grid=F
[06/02 22:24:08   3907s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23499.94 (MB), peak = 23530.42 (MB)
[06/02 22:24:08   3907s] #Using user defined Ggrids in DB.
[06/02 22:24:08   3907s] #Done routing data preparation.
[06/02 22:24:08   3907s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23499.34 (MB), peak = 23530.42 (MB)
[06/02 22:24:08   3907s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:24:08   3907s] ### Time Record (Data Preparation) is installed.
[06/02 22:24:08   3907s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:24:08   3907s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:24:08   3907s] #Start instance access analysis using 32 threads...
[06/02 22:24:08   3907s] #Set layer M1 to be advanced pin access layer.
[06/02 22:24:08   3907s] ### Time Record (Instance Pin Access) is installed.
[06/02 22:24:08   3908s] #0 instance pins are hard to access
[06/02 22:24:08   3908s] #Instance access analysis statistics:
[06/02 22:24:08   3908s] #Cpu time = 00:00:00
[06/02 22:24:08   3908s] #Elapsed time = 00:00:00
[06/02 22:24:08   3908s] #Increased memory = 0.00 (MB)
[06/02 22:24:08   3908s] #Total memory = 23499.34 (MB)
[06/02 22:24:08   3908s] #Peak memory = 23703.24 (MB)
[06/02 22:24:08   3908s] ### Time Record (Instance Pin Access) is uninstalled.
[06/02 22:24:08   3908s] ### Time Record (Track Assignment) is uninstalled.
[06/02 22:24:08   3908s] ### track-assign external-init cpu:00:00:01, real:00:00:01, mem:22.9 GB, peak:23.1 GB --1.22 [96]--
[06/02 22:24:08   3908s] ### track-assign engine-init starts on Mon Jun  2 22:24:08 2025 with memory = 23499.34 (MB), peak = 23703.24 (MB)
[06/02 22:24:08   3908s] ### Time Record (Track Assignment) is installed.
[06/02 22:24:08   3908s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:24:08   3908s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:22.9 GB, peak:23.1 GB --1.35 [96]--
[06/02 22:24:08   3908s] #
[06/02 22:24:08   3908s] #Start Post Track Assignment Wire Spread.
[06/02 22:24:09   3909s] #Done with 1 horizontal wires in 1 hboxes and 9 vertical wires in 1 hboxes.
[06/02 22:24:09   3909s] #Complete Post Track Assignment Wire Spread.
[06/02 22:24:09   3909s] #
[06/02 22:24:09   3909s] ### Time Record (Track Assignment) is uninstalled.
[06/02 22:24:09   3909s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:24:09   3909s] #Length limit = 200 pitches
[06/02 22:24:09   3909s] #opt mode = 2
[06/02 22:24:09   3909s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:24:09   3909s] ### Time Record (Data Preparation) is installed.
[06/02 22:24:10   3910s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:24:10   3910s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:24:10   3910s] #Finish check_net_pin_list step Fix net pin list
[06/02 22:24:10   3910s] #Start generate extraction boxes.
[06/02 22:24:10   3910s] #
[06/02 22:24:10   3910s] #Extract using 30 x 30 Hboxes
[06/02 22:24:10   3910s] #2x2 initial hboxes
[06/02 22:24:10   3910s] #Use area based hbox pruning.
[06/02 22:24:10   3910s] #0/0 hboxes pruned.
[06/02 22:24:10   3910s] #Complete generating extraction boxes.
[06/02 22:24:10   3910s] #Start step Extraction
[06/02 22:24:10   3910s] #Extract 1 hboxes with 96 threads on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
[06/02 22:24:10   3910s] #Process 0 special clock nets for rc extraction
[06/02 22:24:10   3910s] #Total 36 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[06/02 22:24:10   3910s] #Run Statistics for Extraction:
[06/02 22:24:10   3910s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/02 22:24:10   3910s] #   Increased memory =     0.90 (MB), total memory = 23499.88 (MB), peak memory = 23703.24 (MB)
[06/02 22:24:10   3910s] #Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_NHXdbv.rcdb.d
[06/02 22:24:10   3910s] #Finish registering nets and terms for rcdb.
[06/02 22:24:10   3910s] #
[06/02 22:24:10   3910s] #Scale RC for track assignment: res 1.000000; cap 1.000000; clk res 1.000000; clk cap 1.000000, xcap 1.000000
[06/02 22:24:10   3911s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23503.46 (MB), peak = 23703.24 (MB)
[06/02 22:24:11   3911s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:24:11   3911s] #RC Statistics: 72 Res, 37 Ground Cap, 7 XCap (Edge to Edge)
[06/02 22:24:11   3911s] #RC V/H edge ratio: 0.62, Avg V/H Edge Length: 1270.97 (35), Avg L-Edge Length: 3375.00 (8)
[06/02 22:24:11   3911s] #Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_NHXdbv.rcdb.d.
[06/02 22:24:11   3911s] #Start writing RC data.
[06/02 22:24:11   3911s] #Finish writing RC data
[06/02 22:24:11   3911s] #Finish writing rcdb with 112 nodes, 76 edges, and 14 xcaps
[06/02 22:24:11   3911s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23499.94 (MB), peak = 23703.24 (MB)
[06/02 22:24:11   3911s] Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_NHXdbv.rcdb.d' ...
[06/02 22:24:11   3911s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_NHXdbv.rcdb.d' for reading (mem: 35146.383M)
[06/02 22:24:11   3911s] Reading RCDB with compressed RC data.
[06/02 22:24:11   3911s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_NHXdbv.rcdb.d' for content verification (mem: 35146.383M)
[06/02 22:24:11   3911s] Reading RCDB with compressed RC data.
[06/02 22:24:11   3911s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_NHXdbv.rcdb.d': 0 access done (mem: 35146.383M)
[06/02 22:24:11   3911s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_NHXdbv.rcdb.d': 0 access done (mem: 35146.383M)
[06/02 22:24:12   3912s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 35146.383M)
[06/02 22:24:12   3912s] Following multi-corner parasitics specified:
[06/02 22:24:12   3912s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_NHXdbv.rcdb.d (rcdb)
[06/02 22:24:12   3912s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_NHXdbv.rcdb.d' for reading (mem: 35146.383M)
[06/02 22:24:12   3912s] Reading RCDB with compressed RC data.
[06/02 22:24:12   3912s] 		Cell adder has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_NHXdbv.rcdb.d specified
[06/02 22:24:12   3912s] Cell adder, hinst 
[06/02 22:24:12   3912s] processing rcdb (/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_NHXdbv.rcdb.d) for hinst (top) of cell (adder);
[06/02 22:24:12   3912s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_NHXdbv.rcdb.d': 0 access done (mem: 35146.383M)
[06/02 22:24:12   3912s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=35146.383M)
[06/02 22:24:12   3912s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_bedRcU.rcdb.d/adder.rcdb.d' for reading (mem: 35146.383M)
[06/02 22:24:12   3912s] Reading RCDB with compressed RC data.
[06/02 22:24:13   3913s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_bedRcU.rcdb.d/adder.rcdb.d': 0 access done (mem: 35146.383M)
[06/02 22:24:13   3913s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=35146.383M)
[06/02 22:24:13   3913s] Done read_parasitics... (cpu: 0:00:01.0 real: 0:00:01.0 mem: 35146.383M)
[06/02 22:24:13   3913s] #
[06/02 22:24:13   3913s] #Restore RCDB.
[06/02 22:24:13   3913s] #
[06/02 22:24:13   3913s] #Complete tQuantus RC extraction.
[06/02 22:24:13   3913s] #Cpu time = 00:00:16
[06/02 22:24:13   3913s] #Elapsed time = 00:00:18
[06/02 22:24:13   3913s] #Increased memory = 38.57 (MB)
[06/02 22:24:13   3913s] #Total memory = 23500.10 (MB)
[06/02 22:24:13   3913s] #Peak memory = 23703.24 (MB)
[06/02 22:24:13   3913s] #
[06/02 22:24:13   3913s] ### Time Record (DB Export) is installed.
[06/02 22:24:13   3913s] #0 inserted nodes are removed
[06/02 22:24:13   3913s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[06/02 22:24:13   3913s] ### track-assign external-init starts on Mon Jun  2 22:24:13 2025 with memory = 23500.10 (MB), peak = 23703.24 (MB)
[06/02 22:24:13   3913s] ### Time Record (Track Assignment) is installed.
[06/02 22:24:13   3913s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:24:13   3913s] ### Time Record (Data Preparation) is installed.
[06/02 22:24:13   3913s] #Start routing data preparation on Mon Jun  2 22:24:13 2025
[06/02 22:24:13   3913s] #
[06/02 22:24:13   3913s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:24:13   3913s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:24:13   3913s] ### Time Record (Cell Pin Access) is installed.
[06/02 22:24:13   3913s] #Initial pin access analysis.
[06/02 22:24:13   3913s] #Detail pin access analysis.
[06/02 22:24:13   3913s] ### Time Record (Cell Pin Access) is uninstalled.
[06/02 22:24:13   3913s] #Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[06/02 22:24:13   3913s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[06/02 22:24:13   3913s] #pin_access_rlayer=3(C1)
[06/02 22:24:13   3913s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
[06/02 22:24:13   3913s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[06/02 22:24:13   3913s] #enable_dpt_layer_shield=F
[06/02 22:24:13   3913s] #has_line_end_grid=F
[06/02 22:24:13   3913s] #Using user defined Ggrids in DB.
[06/02 22:24:13   3913s] #Done routing data preparation.
[06/02 22:24:13   3913s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23499.68 (MB), peak = 23703.24 (MB)
[06/02 22:24:13   3913s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:24:13   3914s] ### Time Record (Data Preparation) is installed.
[06/02 22:24:13   3914s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:24:13   3914s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:24:13   3914s] ### Time Record (Track Assignment) is uninstalled.
[06/02 22:24:13   3914s] ### track-assign external-init cpu:00:00:01, real:00:00:01, mem:22.9 GB, peak:23.1 GB --1.29 [96]--
[06/02 22:24:13   3914s] ### track-assign engine-init starts on Mon Jun  2 22:24:13 2025 with memory = 23499.68 (MB), peak = 23703.24 (MB)
[06/02 22:24:13   3914s] ### Time Record (Track Assignment) is installed.
[06/02 22:24:13   3914s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:24:13   3914s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:22.9 GB, peak:23.1 GB --1.39 [96]--
[06/02 22:24:13   3914s] #Remove Post Track Assignment Wire Spread
[06/02 22:24:13   3914s] ### Time Record (Track Assignment) is uninstalled.
[06/02 22:24:14   3914s] ### export design design signature (29): route=760912944 fixed_route=760912944 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1538274347 dirty_area=0 del_dirty_area=0 cell=2131165296 placement=715091317 pin_access=1925727569 inst_pattern=1542497035 inst_orient=35352304 via=1681576828 routing_via=1401398896 timing=1224426920 sns=1224426920
[06/02 22:24:14   3915s] ### Time Record (DB Export) is uninstalled.
[06/02 22:24:14   3915s] ### Time Record (Post Callback) is installed.
[06/02 22:24:14   3915s] ### Time Record (Post Callback) is uninstalled.
[06/02 22:24:14   3915s] ### import design signature (30): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1925727569 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[06/02 22:24:14   3915s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:24:14   3915s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:24:14   3915s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[06/02 22:24:14   3915s] #To increase the message display limit, refer to the product command reference manual.
[06/02 22:24:14   3915s] #Start Design Signature (0)
[06/02 22:24:14   3915s] #Finish Inst Signature in MT(2760063)
[06/02 22:24:14   3915s] #Finish Net Signature in MT(32930323)
[06/02 22:24:14   3915s] #Finish SNet Signature in MT (50023634)
[06/02 22:24:14   3915s] #Run time and memory report for RC extraction:
[06/02 22:24:14   3915s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[06/02 22:24:14   3915s] #Run Statistics for snet signature:
[06/02 22:24:14   3915s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.40/96, scale score = 0.01.
[06/02 22:24:14   3915s] #    Increased memory =    -0.04 (MB), total memory = 23393.41 (MB), peak memory = 23703.24 (MB)
[06/02 22:24:14   3915s] #Run Statistics for Net Final Signature:
[06/02 22:24:14   3915s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/02 22:24:14   3915s] #   Increased memory =     0.00 (MB), total memory = 23393.50 (MB), peak memory = 23703.24 (MB)
[06/02 22:24:14   3915s] #Run Statistics for Net launch:
[06/02 22:24:14   3915s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.41/96, scale score = 0.01.
[06/02 22:24:14   3915s] #    Increased memory =     0.01 (MB), total memory = 23393.50 (MB), peak memory = 23703.24 (MB)
[06/02 22:24:14   3915s] #Run Statistics for Net init_dbsNet_slist:
[06/02 22:24:14   3915s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/02 22:24:14   3915s] #   Increased memory =     0.00 (MB), total memory = 23393.49 (MB), peak memory = 23703.24 (MB)
[06/02 22:24:14   3915s] #Run Statistics for net signature:
[06/02 22:24:14   3915s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.40/96, scale score = 0.01.
[06/02 22:24:14   3915s] #    Increased memory =    -0.04 (MB), total memory = 23393.45 (MB), peak memory = 23703.24 (MB)
[06/02 22:24:14   3915s] #Run Statistics for inst signature:
[06/02 22:24:14   3915s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.38/96, scale score = 0.01.
[06/02 22:24:14   3915s] #    Increased memory =   -76.50 (MB), total memory = 23393.49 (MB), peak memory = 23703.24 (MB)
[06/02 22:24:14   3915s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_bedRcU.rcdb.d/adder.rcdb.d' for reading (mem: 33606.383M)
[06/02 22:24:14   3915s] Reading RCDB with compressed RC data.
[06/02 22:24:14   3915s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 33608.4M)
[06/02 22:24:14   3915s] Starting delay calculation for Setup views
[06/02 22:24:15   3916s] AAE_INFO: opIsDesignInPostRouteState() is 1
[06/02 22:24:15   3916s] AAE DB initialization (MEM=33617.9 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/02 22:24:15   3916s] AAE_INFO: resetNetProps viewIdx 0 
[06/02 22:24:15   3916s] Starting SI iteration 1 using Infinite Timing Windows
[06/02 22:24:18   3917s] #################################################################################
[06/02 22:24:18   3917s] # Design Stage: PostRoute
[06/02 22:24:18   3917s] # Design Name: adder
[06/02 22:24:18   3917s] # Design Mode: 22nm
[06/02 22:24:18   3917s] # Analysis Mode: MMMC OCV 
[06/02 22:24:18   3917s] # Parasitics Mode: SPEF/RCDB 
[06/02 22:24:18   3917s] # Signoff Settings: SI On 
[06/02 22:24:18   3917s] #################################################################################
[06/02 22:24:20   3919s] Topological Sorting (REAL = 0:00:00.0, MEM = 33692.9M, InitMEM = 33691.9M)
[06/02 22:24:20   3919s] Setting infinite Tws ...
[06/02 22:24:20   3919s] First Iteration Infinite Tw... 
[06/02 22:24:20   3919s] Calculate early delays in OCV mode...
[06/02 22:24:20   3919s] Calculate late delays in OCV mode...
[06/02 22:24:20   3919s] Start delay calculation (fullDC) (96 T). (MEM=22926.3)
[06/02 22:24:20   3919s] Start AAE Lib Loading. (MEM=33712)
[06/02 22:24:20   3919s] End AAE Lib Loading. (MEM=33932.1 CPU=0:00:00.2 Real=0:00:00.0)
[06/02 22:24:20   3919s] End AAE Lib Interpolated Model. (MEM=33932.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:24:20   3921s] Total number of fetched objects 36
[06/02 22:24:20   3921s] AAE_INFO-618: Total number of nets in the design is 40,  100.0 percent of the nets selected for SI analysis
[06/02 22:24:21   3921s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:01.0)
[06/02 22:24:21   3921s] End delay calculation. (MEM=23244.1 CPU=0:00:00.7 REAL=0:00:01.0)
[06/02 22:24:24   3923s] End delay calculation (fullDC). (MEM=22946.9 CPU=0:00:03.4 REAL=0:00:04.0)
[06/02 22:24:24   3923s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/.AAE_7zDlTr/.AAE_2876/waveform.data...
[06/02 22:24:24   3923s] *** CDM Built up (cpu=0:00:05.3  real=0:00:06.0  mem= 37308.3M) ***
[06/02 22:24:25   3924s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 37308.3M)
[06/02 22:24:25   3924s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/02 22:24:25   3924s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 37308.3M)
[06/02 22:24:25   3924s] 
[06/02 22:24:25   3924s] Executing IPO callback for view pruning ..
[06/02 22:24:25   3924s] Starting SI iteration 2
[06/02 22:24:26   3925s] Calculate early delays in OCV mode...
[06/02 22:24:26   3925s] Calculate late delays in OCV mode...
[06/02 22:24:26   3925s] Start delay calculation (fullDC) (96 T). (MEM=23516.1)
[06/02 22:24:26   3925s] End AAE Lib Interpolated Model. (MEM=33737.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:24:26   3925s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[06/02 22:24:26   3925s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 36. 
[06/02 22:24:26   3925s] Total number of fetched objects 36
[06/02 22:24:26   3925s] AAE_INFO-618: Total number of nets in the design is 40,  0.0 percent of the nets selected for SI analysis
[06/02 22:24:26   3925s] End delay calculation. (MEM=23533 CPU=0:00:00.5 REAL=0:00:00.0)
[06/02 22:24:26   3925s] End delay calculation (fullDC). (MEM=23533 CPU=0:00:00.5 REAL=0:00:00.0)
[06/02 22:24:26   3925s] *** CDM Built up (cpu=0:00:00.6  real=0:00:00.0  mem= 37266.7M) ***
[06/02 22:24:27   3928s] *** Done Building Timing Graph (cpu=0:00:12.4 real=0:00:13.0 totSessionCpu=1:05:29 mem=37264.7M)
[06/02 22:24:27   3928s] OPERPROF: Starting SiteArray-Init at level 1, MEM:37264.7M, EPOCH TIME: 1748917467.835244
[06/02 22:24:27   3928s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:24:27   3928s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:24:28   3929s] 
[06/02 22:24:28   3929s] 
[06/02 22:24:28   3929s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:24:28   3929s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.910, REAL:0.290, MEM:37264.7M, EPOCH TIME: 1748917468.125295
[06/02 22:24:28   3929s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:24:28   3929s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:24:28   3929s] 
------------------------------------------------------------------
     Track Opt Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.465  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
------------------------------------------------------------------

[06/02 22:24:28   3929s] **optDesign ... cpu = 0:16:05, real = 0:03:46, mem = 23540.3M, totSessionCpu=1:05:31 **
[06/02 22:24:28   3929s] Begin: Collecting metrics
[06/02 22:24:29   3930s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 99.465 |   0 |       30.75 | 0:00:02  |       33782 |    0 |   0 |
 ------------------------------------------------------------------------------------ 
[06/02 22:24:29   3930s] Ending "collect_metrics" (total cpu=0:00:01.2, real=0:00:01.0, peak res=23540.4M, current mem=23540.3M)

[06/02 22:24:29   3930s] End: Collecting metrics
[06/02 22:24:29   3930s] OPTC: m4 20.0 50.0
[06/02 22:24:29   3930s] OPTC: view 50.0
[06/02 22:24:29   3930s] Setting latch borrow mode to budget during optimization.
[06/02 22:24:31   3933s] **INFO: flowCheckPoint #2 OptimizationPass1
[06/02 22:24:31   3933s] #InfoCS: Num dontuse cells 196, Num usable cells 1279
[06/02 22:24:31   3933s] optDesignOneStep: Power Flow
[06/02 22:24:31   3933s] #InfoCS: Num dontuse cells 196, Num usable cells 1279
[06/02 22:24:31   3933s] skipped the cell partition in DRV
[06/02 22:24:31   3933s] Leakage Power Opt: re-selecting buf/inv list 
[06/02 22:24:31   3933s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/02 22:24:31   3933s] #InfoCS: Num dontuse cells 196, Num usable cells 1279
[06/02 22:24:31   3933s] optDesignOneStep: Power Flow
[06/02 22:24:31   3933s] #InfoCS: Num dontuse cells 196, Num usable cells 1279
[06/02 22:24:31   3933s] Deleting Lib Analyzer.
[06/02 22:24:31   3933s] **INFO: Start fixing DRV (Mem = 33745.66M) ...
[06/02 22:24:31   3933s] Begin: GigaOpt DRV Optimization
[06/02 22:24:31   3933s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 96 
[06/02 22:24:31   3933s] *** DrvOpt #1 [begin] (optDesign #1) : totSession cpu/real = 1:05:34.3/0:30:22.8 (2.2), mem = 33745.7M
[06/02 22:24:31   3933s] End AAE Lib Interpolated Model. (MEM=33745.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:24:31   3933s] Processing average sequential pin duty cycle 
[06/02 22:24:31   3933s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2876.13
[06/02 22:24:31   3933s]  Design has 18 nets in selected transition density range, driven by 16 HVT insts, 0 MVT insts and 2 LVT insts
[06/02 22:24:31   3933s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/02 22:24:31   3933s] 
[06/02 22:24:31   3933s] Creating Lib Analyzer ...
[06/02 22:24:32   3933s] **WARN: (IMPOPT-7077):	Some of the LEF equivalent cells have different ANTENNAGATEAREA/ANTENNADIFFAREA/PINS etc... attributes. They will not be swapped for fixed instances and for lefsafe operations like optLeakagePower in postroute mode. To find out what cells are LEF equivalent use the findLefEquivalentCells command.
[06/02 22:24:32   3933s] Type 'man IMPOPT-7077' for more detail.
[06/02 22:24:32   3934s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[06/02 22:24:32   3934s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[06/02 22:24:32   3934s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/02 22:24:32   3934s] 
[06/02 22:24:32   3934s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:24:33   3935s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:05:36 mem=33781.7M
[06/02 22:24:33   3935s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:05:37 mem=33781.7M
[06/02 22:24:33   3935s] Creating Lib Analyzer, finished. 
[06/02 22:24:33   3935s] #optDebug: Start CG creation (mem=33781.7M)
[06/02 22:24:33   3935s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:24:34   3935s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:24:34   3936s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:24:34   3936s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:24:34   3936s] ToF 92.5580um
[06/02 22:24:34   3936s] (cpu=0:00:01.1, mem=33978.6M)
[06/02 22:24:34   3936s]  ...processing cgPrt (cpu=0:00:01.1, mem=33978.6M)
[06/02 22:24:34   3936s]  ...processing cgEgp (cpu=0:00:01.1, mem=33978.6M)
[06/02 22:24:34   3936s]  ...processing cgPbk (cpu=0:00:01.1, mem=33978.6M)
[06/02 22:24:34   3936s]  ...processing cgNrb(cpu=0:00:01.1, mem=33978.6M)
[06/02 22:24:34   3936s]  ...processing cgObs (cpu=0:00:01.1, mem=33978.6M)
[06/02 22:24:34   3936s]  ...processing cgCon (cpu=0:00:01.1, mem=33978.6M)
[06/02 22:24:34   3936s]  ...processing cgPdm (cpu=0:00:01.1, mem=33978.6M)
[06/02 22:24:34   3936s] #optDebug: Finish CG creation (cpu=0:00:01.1, mem=33978.6M)
[06/02 22:24:35   3937s] (I,S,L,T): view_slow_mission: 3.79136e-05, 5.6605e-05, 0.000770332, 0.00086485
[06/02 22:24:35   3937s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[06/02 22:24:35   3937s] 
[06/02 22:24:35   3937s] Active Setup views: view_slow_mission 
[06/02 22:24:35   3937s] OPERPROF: Starting SiteArray-Init at level 1, MEM:33978.6M, EPOCH TIME: 1748917475.450018
[06/02 22:24:35   3937s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:24:35   3937s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:24:35   3937s] 
[06/02 22:24:35   3937s] 
[06/02 22:24:35   3937s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:24:35   3937s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.300, REAL:0.252, MEM:33978.6M, EPOCH TIME: 1748917475.701835
[06/02 22:24:35   3937s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:24:35   3937s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:24:35   3937s] [oiPhyDebug] optDemand 38648880.00, spDemand 9709200.00.
[06/02 22:24:35   3937s] [LDM::Info] TotalInstCnt at InitDesignMc1: 152
[06/02 22:24:35   3937s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[06/02 22:24:35   3937s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=1:05:39 mem=33978.6M
[06/02 22:24:35   3937s] OPERPROF: Starting DPlace-Init at level 1, MEM:33978.6M, EPOCH TIME: 1748917475.731888
[06/02 22:24:35   3937s] Processing tracks to init pin-track alignment.
[06/02 22:24:35   3937s] z: 1, totalTracks: 1
[06/02 22:24:35   3937s] z: 3, totalTracks: 1
[06/02 22:24:35   3937s] z: 5, totalTracks: 1
[06/02 22:24:35   3937s] z: 7, totalTracks: 1
[06/02 22:24:35   3937s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/02 22:24:35   3937s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:24:35   3937s] Initializing Route Infrastructure for color support ...
[06/02 22:24:35   3937s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:33978.6M, EPOCH TIME: 1748917475.735843
[06/02 22:24:35   3937s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.010, MEM:33978.6M, EPOCH TIME: 1748917475.745492
[06/02 22:24:35   3937s] Route Infrastructure Initialized for color support successfully.
[06/02 22:24:35   3937s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:24:35   3937s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:33978.6M, EPOCH TIME: 1748917475.753704
[06/02 22:24:35   3937s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:24:35   3937s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:24:35   3937s] 
[06/02 22:24:35   3937s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:24:35   3937s] 
[06/02 22:24:35   3937s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:24:35   3937s] 
[06/02 22:24:35   3937s]  Skipping Bad Lib Cell Checking (CMU) !
[06/02 22:24:35   3937s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.240, REAL:0.244, MEM:33978.6M, EPOCH TIME: 1748917475.997355
[06/02 22:24:35   3937s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:33978.6M, EPOCH TIME: 1748917475.997566
[06/02 22:24:35   3937s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.020, REAL:0.002, MEM:33978.6M, EPOCH TIME: 1748917475.999140
[06/02 22:24:35   3937s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=33978.6MB).
[06/02 22:24:35   3937s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.268, MEM:33978.6M, EPOCH TIME: 1748917475.999877
[06/02 22:24:36   3937s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[06/02 22:24:36   3938s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 152
[06/02 22:24:36   3938s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=1:05:39 mem=33978.6M
[06/02 22:24:36   3938s] ### Creating RouteCongInterface, started
[06/02 22:24:36   3938s] ### Creating RouteCongInterface, finished
[06/02 22:24:36   3938s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:24:36   3938s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:24:36   3938s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:24:37   3939s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:24:37   3939s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:24:37   3939s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:24:37   3939s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:24:37   3939s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:24:37   3939s] AoF 658.8040um
[06/02 22:24:38   3940s]  unitDynamic=0.727480840642 unitLeakage=10.5134, designSmallDynamic=0.889717009291 designSmallLeakge=10.513442280215 largestInvLkgPwrAreaRatio=0.000096203654 smallCellArea_=125280.0 
[06/02 22:24:38   3940s]  Design has 18 nets in selected transition density range, driven by 16 HVT insts, 0 MVT insts and 2 LVT insts
[06/02 22:24:38   3940s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[06/02 22:24:38   3940s] [GPS-DRV] Optimizer inputs ============================= 
[06/02 22:24:38   3940s] [GPS-DRV] drvFixingStage: Small Scale
[06/02 22:24:38   3940s] [GPS-DRV] costLowerBound: 0.1
[06/02 22:24:38   3940s] [GPS-DRV] setupTNSCost  : 0.3
[06/02 22:24:38   3940s] [GPS-DRV] maxIter       : 10
[06/02 22:24:38   3940s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[06/02 22:24:38   3940s] [GPS-DRV] Optimizer parameters ============================= 
[06/02 22:24:38   3940s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[06/02 22:24:38   3940s] [GPS-DRV] maxDensity (design): 0.95
[06/02 22:24:38   3940s] [GPS-DRV] maxLocalDensity: 0.96
[06/02 22:24:38   3940s] [GPS-DRV] MaxBufDistForPlaceBlk: 108um
[06/02 22:24:38   3940s] [GPS-DRV] Dflt RT Characteristic Length 97.488um AoF 658.804um x 1
[06/02 22:24:38   3940s] [GPS-DRV] isCPECostingOn: true
[06/02 22:24:38   3940s] [GPS-DRV] MaintainWNS: 1
[06/02 22:24:38   3940s] [GPS-DRV] All active and enabled setup views
[06/02 22:24:38   3940s] [GPS-DRV]     view_slow_mission
[06/02 22:24:38   3940s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[06/02 22:24:38   3940s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[06/02 22:24:38   3940s] [GPS-DRV] -congEffort: high
[06/02 22:24:38   3940s] [GPS-DRV] 2DC {3 0 1 0 0 0}
[06/02 22:24:38   3940s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[06/02 22:24:38   3940s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:38440.5M, EPOCH TIME: 1748917478.754263
[06/02 22:24:38   3940s] Found 0 hard placement blockage before merging.
[06/02 22:24:38   3940s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:38440.5M, EPOCH TIME: 1748917478.754649
[06/02 22:24:38   3940s] [GPS-DRV] ROI - costFactor(area: 0.630145; leakageP: 1; dynamicP: 1; setupTNS:0.3)
[06/02 22:24:38   3940s] [GPS-DRV] ROI - unit(Area: 125280; LeakageP: 10.5134; DynamicP: 0.727481)DBU
[06/02 22:24:38   3940s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/02 22:24:38   3940s] |        max-tran       |        max-cap        |  max-fanout |  max-length |       setup       |        |        |        |       |          |         |
[06/02 22:24:38   3940s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/02 22:24:38   3940s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/02 22:24:38   3940s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/02 22:24:38   3940s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/02 22:24:38   3940s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    99.47|     0.00|       0|       0|       0| 30.75%|          |         |
[06/02 22:24:38   3940s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/02 22:24:38   3941s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|    99.47|     0.00|       0|       0|       0| 30.75%| 0:00:00.0| 38441.5M|
[06/02 22:24:38   3941s] +-------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/02 22:24:38   3941s] Bottom Preferred Layer:
[06/02 22:24:38   3941s]     None
[06/02 22:24:38   3941s] Via Pillar Rule:
[06/02 22:24:38   3941s]     None
[06/02 22:24:38   3941s] Finished writing unified metrics of routing constraints.
[06/02 22:24:38   3941s] 
[06/02 22:24:38   3941s] *** Finish DRV Fixing (cpu=0:00:00.2 real=0:00:00.0 mem=38441.5M) ***
[06/02 22:24:38   3941s] 
[06/02 22:24:38   3941s] Deleting 0 temporary hard placement blockage(s).
[06/02 22:24:38   3941s] Total-nets :: 36, Stn-nets :: 0, ratio :: 0 %, Total-len 89.75, Stn-len 0
[06/02 22:24:38   3941s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 152
[06/02 22:24:38   3941s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:36905.1M, EPOCH TIME: 1748917478.996537
[06/02 22:24:38   3941s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/02 22:24:38   3941s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:24:39   3941s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:24:39   3941s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:24:39   3941s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.030, REAL:0.040, MEM:33967.1M, EPOCH TIME: 1748917479.036856
[06/02 22:24:39   3941s] (I,S,L,T): view_slow_mission: 3.79136e-05, 5.6605e-05, 0.000770332, 0.00086485
[06/02 22:24:39   3941s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[06/02 22:24:39   3941s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2876.13
[06/02 22:24:39   3941s] *** DrvOpt #1 [finish] (optDesign #1) : cpu/real = 0:00:08.1/0:00:07.3 (1.1), totSession cpu/real = 1:05:42.4/0:30:30.1 (2.2), mem = 33967.1M
[06/02 22:24:39   3941s] 
[06/02 22:24:39   3941s] =============================================================================================
[06/02 22:24:39   3941s]  Step TAT Report : DrvOpt #1 / optDesign #1                                     23.10-p003_1
[06/02 22:24:39   3941s] =============================================================================================
[06/02 22:24:39   3941s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:24:39   3941s] ---------------------------------------------------------------------------------------------
[06/02 22:24:39   3941s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:24:39   3941s] [ LibAnalyzerInit        ]      1   0:00:02.0  (  28.1 % )     0:00:02.0 /  0:00:02.4    1.2
[06/02 22:24:39   3941s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:24:39   3941s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.1 % )     0:00:00.4 /  0:00:00.5    1.2
[06/02 22:24:39   3941s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.7
[06/02 22:24:39   3941s] [ RouteCongInterfaceInit ]      1   0:00:00.0  (   0.6 % )     0:00:00.0 /  0:00:00.1    1.3
[06/02 22:24:39   3941s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:24:39   3941s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.1 /  0:00:00.2    1.5
[06/02 22:24:39   3941s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:24:39   3941s] [ DrvComputeSummary      ]      2   0:00:00.1  (   1.4 % )     0:00:00.1 /  0:00:00.2    1.5
[06/02 22:24:39   3941s] [ PowerUnitCalc          ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    0.8
[06/02 22:24:39   3941s] [ DetailPlaceInit        ]      1   0:00:00.3  (   3.7 % )     0:00:00.3 /  0:00:00.3    1.1
[06/02 22:24:39   3941s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:24:39   3941s] [ MISC                   ]          0:00:04.6  (  63.4 % )     0:00:04.6 /  0:00:04.9    1.1
[06/02 22:24:39   3941s] ---------------------------------------------------------------------------------------------
[06/02 22:24:39   3941s]  DrvOpt #1 TOTAL                    0:00:07.3  ( 100.0 % )     0:00:07.3 /  0:00:08.1    1.1
[06/02 22:24:39   3941s] ---------------------------------------------------------------------------------------------
[06/02 22:24:39   3941s] 
[06/02 22:24:39   3941s] drv optimizer changes nothing and skips refinePlace
[06/02 22:24:39   3941s] End: GigaOpt DRV Optimization
[06/02 22:24:39   3941s] **optDesign ... cpu = 0:16:17, real = 0:03:57, mem = 23682.6M, totSessionCpu=1:05:42 **
[06/02 22:24:39   3941s] Begin: Collecting metrics
[06/02 22:24:39   3941s] 
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary |           |   99.465 |           |        0 |       30.75 |            |              |                |               | 0:00:02  |       33782 |    0 |   0 |
| drv_eco_fixing  |     0.000 |   99.465 |         0 |        0 |       30.75 |       0.00 |         0.00 |           0.00 |          0.00 | 0:00:08  |       33967 |    0 |   0 |
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/02 22:24:39   3942s] Ending "collect_metrics" (total cpu=0:00:00.9, real=0:00:00.0, peak res=24014.3M, current mem=23682.6M)

[06/02 22:24:39   3942s] End: Collecting metrics
[06/02 22:24:39   3942s] *info:
[06/02 22:24:39   3942s] **INFO: Completed fixing DRV (CPU Time = 0:00:09, Mem = 33967.13M).
[06/02 22:24:39   3942s] Leakage Power Opt: resetting the buf/inv selection
[06/02 22:24:39   3942s] OPERPROF: Starting SiteArray-Init at level 1, MEM:33967.1M, EPOCH TIME: 1748917479.936563
[06/02 22:24:39   3942s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:24:39   3942s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:24:40   3942s] 
[06/02 22:24:40   3942s] 
[06/02 22:24:40   3942s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:24:40   3942s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.240, MEM:33967.1M, EPOCH TIME: 1748917480.176294
[06/02 22:24:40   3942s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:24:40   3942s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:24:40   3942s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.15min real=0.13min mem=33967.1M)
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.465  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
------------------------------------------------------------------

[06/02 22:24:40   3942s] **optDesign ... cpu = 0:16:18, real = 0:03:58, mem = 23667.9M, totSessionCpu=1:05:44 **
[06/02 22:24:40   3943s]   DRV Snapshot: (REF)
[06/02 22:24:40   3943s]          Tran DRV: 0 (0)
[06/02 22:24:40   3943s]           Cap DRV: 0 (0)
[06/02 22:24:40   3943s]        Fanout DRV: 0 (0)
[06/02 22:24:40   3943s]            Glitch: 0 (0)
[06/02 22:24:40   3943s] Recording  ldrWeightedPower value at trackOpt stage in DB as property, ldrWeightedPowerInTaOpt 0.000432425
[06/02 22:24:40   3943s] *** Timing Is met
[06/02 22:24:40   3943s] *** Check timing (0:00:00.0)
[06/02 22:24:40   3943s] *** Setup timing is met (target slack 0ns)
[06/02 22:24:40   3943s] Skipping post route harden opt
[06/02 22:24:40   3943s] Running refinePlace -preserveRouting true -hardFence false
[06/02 22:24:40   3943s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:36783.6M, EPOCH TIME: 1748917480.440520
[06/02 22:24:40   3943s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:36783.6M, EPOCH TIME: 1748917480.440722
[06/02 22:24:40   3943s] OPERPROF:     Starting DPlace-Init at level 3, MEM:36783.6M, EPOCH TIME: 1748917480.440952
[06/02 22:24:40   3943s] Processing tracks to init pin-track alignment.
[06/02 22:24:40   3943s] z: 1, totalTracks: 1
[06/02 22:24:40   3943s] z: 3, totalTracks: 1
[06/02 22:24:40   3943s] z: 5, totalTracks: 1
[06/02 22:24:40   3943s] z: 7, totalTracks: 1
[06/02 22:24:40   3943s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/02 22:24:40   3943s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:24:40   3943s] Initializing Route Infrastructure for color support ...
[06/02 22:24:40   3943s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:36783.6M, EPOCH TIME: 1748917480.441888
[06/02 22:24:40   3943s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.000, REAL:0.005, MEM:36783.6M, EPOCH TIME: 1748917480.446465
[06/02 22:24:40   3943s] Route Infrastructure Initialized for color support successfully.
[06/02 22:24:40   3943s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:24:40   3943s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:36783.6M, EPOCH TIME: 1748917480.454677
[06/02 22:24:40   3943s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:24:40   3943s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:24:40   3943s] Processing tracks to init pin-track alignment.
[06/02 22:24:40   3943s] z: 1, totalTracks: 1
[06/02 22:24:40   3943s] z: 3, totalTracks: 1
[06/02 22:24:40   3943s] z: 5, totalTracks: 1
[06/02 22:24:40   3943s] z: 7, totalTracks: 1
[06/02 22:24:40   3943s] 
[06/02 22:24:40   3943s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:24:40   3943s] 
[06/02 22:24:40   3943s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:24:40   3943s] 
[06/02 22:24:40   3943s]  Skipping Bad Lib Cell Checking (CMU) !
[06/02 22:24:40   3943s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.260, REAL:0.246, MEM:36783.6M, EPOCH TIME: 1748917480.700796
[06/02 22:24:40   3943s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:36783.6M, EPOCH TIME: 1748917480.701007
[06/02 22:24:40   3943s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.000, REAL:0.002, MEM:36783.6M, EPOCH TIME: 1748917480.702528
[06/02 22:24:40   3943s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=36783.6MB).
[06/02 22:24:40   3943s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.280, REAL:0.262, MEM:36783.6M, EPOCH TIME: 1748917480.703252
[06/02 22:24:40   3943s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.280, REAL:0.263, MEM:36783.6M, EPOCH TIME: 1748917480.703405
[06/02 22:24:40   3943s] TDRefine: refinePlace mode is spiral
[06/02 22:24:40   3943s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2876.6
[06/02 22:24:40   3943s] OPERPROF:   Starting Refine-Place at level 2, MEM:36783.6M, EPOCH TIME: 1748917480.703738
[06/02 22:24:40   3943s] *** Starting refinePlace (1:05:44 mem=36783.6M) ***
[06/02 22:24:40   3943s] Total net bbox length = 1.107e+02 (3.605e+01 7.461e+01) (ext = 9.714e+01)
[06/02 22:24:40   3943s] 
[06/02 22:24:40   3943s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:24:40   3943s] 
[06/02 22:24:40   3943s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:24:40   3943s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:36783.6M, EPOCH TIME: 1748917480.704513
[06/02 22:24:40   3943s] # Found 284 legal fixed insts to color.
[06/02 22:24:40   3943s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.010, REAL:0.002, MEM:36783.6M, EPOCH TIME: 1748917480.706365
[06/02 22:24:40   3943s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:36783.6M, EPOCH TIME: 1748917480.706667
[06/02 22:24:40   3943s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/02 22:24:40   3943s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:36783.6M, EPOCH TIME: 1748917480.707132
[06/02 22:24:40   3943s] Set min layer with design mode ( 3 )
[06/02 22:24:40   3943s] Set max layer with default ( 127 )
[06/02 22:24:40   3943s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:24:40   3943s] Min route layer (adjusted) = 3
[06/02 22:24:40   3943s] Max route layer (adjusted) = 11
[06/02 22:24:40   3943s] Set min layer with design mode ( 3 )
[06/02 22:24:40   3943s] Set max layer with default ( 127 )
[06/02 22:24:40   3943s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:24:40   3943s] Min route layer (adjusted) = 3
[06/02 22:24:40   3943s] Max route layer (adjusted) = 11
[06/02 22:24:40   3943s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:36783.6M, EPOCH TIME: 1748917480.716154
[06/02 22:24:40   3943s] Starting refinePlace ...
[06/02 22:24:40   3943s] Set min layer with design mode ( 3 )
[06/02 22:24:40   3943s] Set max layer with default ( 127 )
[06/02 22:24:40   3943s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:24:40   3943s] Min route layer (adjusted) = 3
[06/02 22:24:40   3943s] Max route layer (adjusted) = 11
[06/02 22:24:40   3943s] One DDP V2 for no tweak run.
[06/02 22:24:40   3943s] Set min layer with design mode ( 3 )
[06/02 22:24:40   3943s] Set max layer with default ( 127 )
[06/02 22:24:40   3943s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:24:40   3943s] Min route layer (adjusted) = 3
[06/02 22:24:40   3943s] Max route layer (adjusted) = 11
[06/02 22:24:40   3943s] DDP initSite1 nrRow 14 nrJob 14
[06/02 22:24:40   3943s] DDP markSite nrRow 14 nrJob 14
[06/02 22:24:40   3943s] ** Cut row section cpu time 0:00:00.0.
[06/02 22:24:40   3943s]  ** Cut row section real time 0:00:00.0.
[06/02 22:24:40   3943s]    Spread Effort: high, post-route mode, useDDP on.
[06/02 22:24:41   3950s] [CPU] RefinePlace/preRPlace (cpu=0:00:07.4, real=0:00:01.0, mem=36751.6MB) @(1:05:44 - 1:05:52).
[06/02 22:24:41   3950s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/02 22:24:41   3950s] wireLenOptFixPriorityInst 0 inst fixed
[06/02 22:24:41   3950s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/02 22:24:41   3950s] 
[06/02 22:24:41   3950s]  === Spiral for Logical I: (movable: 10) ===
[06/02 22:24:41   3950s] 
[06/02 22:24:41   3950s] Running Spiral MT with 96 threads  fetchWidth=8 
[06/02 22:24:41   3951s] 
[06/02 22:24:41   3951s]  Info: 0 filler has been deleted!
[06/02 22:24:41   3951s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/02 22:24:41   3951s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[06/02 22:24:41   3951s] [CPU] RefinePlace/Commit (cpu=0:00:00.0, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.0, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/02 22:24:41   3951s] [CPU] RefinePlace/Legalization (cpu=0:00:00.7, real=0:00:00.0, mem=36751.6MB) @(1:05:52 - 1:05:53).
[06/02 22:24:41   3951s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/02 22:24:41   3951s] 	Runtime: CPU: 0:00:08.1 REAL: 0:00:01.0 MEM: 36751.6MB
[06/02 22:24:41   3951s] Statistics of distance of Instance movement in refine placement:
[06/02 22:24:41   3951s]   maximum (X+Y) =         0.00 um
[06/02 22:24:41   3951s]   mean    (X+Y) =         0.00 um
[06/02 22:24:41   3951s] Summary Report:
[06/02 22:24:41   3951s] Instances move: 0 (out of 10 movable)
[06/02 22:24:41   3951s] Instances flipped: 0
[06/02 22:24:41   3951s] Mean displacement: 0.00 um
[06/02 22:24:41   3951s] Max displacement: 0.00 um 
[06/02 22:24:41   3951s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/02 22:24:41   3951s] Total instances moved : 0
[06/02 22:24:41   3951s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:8.100, REAL:1.080, MEM:36751.6M, EPOCH TIME: 1748917481.796389
[06/02 22:24:41   3951s] Total net bbox length = 1.107e+02 (3.605e+01 7.461e+01) (ext = 9.714e+01)
[06/02 22:24:41   3951s] Runtime: CPU: 0:00:08.1 REAL: 0:00:01.0 MEM: 36751.6MB
[06/02 22:24:41   3951s] [CPU] RefinePlace/total (cpu=0:00:08.1, real=0:00:01.0, mem=36751.6MB) @(1:05:44 - 1:05:53).
[06/02 22:24:41   3951s] *** Finished refinePlace (1:05:53 mem=36751.6M) ***
[06/02 22:24:41   3951s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2876.6
[06/02 22:24:41   3951s] OPERPROF:   Finished Refine-Place at level 2, CPU:8.120, REAL:1.093, MEM:36751.6M, EPOCH TIME: 1748917481.797211
[06/02 22:24:41   3951s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:36751.6M, EPOCH TIME: 1748917481.797363
[06/02 22:24:41   3951s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/02 22:24:41   3951s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:24:41   3951s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:24:41   3951s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:24:41   3951s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.020, REAL:0.027, MEM:33936.6M, EPOCH TIME: 1748917481.824745
[06/02 22:24:41   3951s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:8.420, REAL:1.384, MEM:33936.6M, EPOCH TIME: 1748917481.824951
[06/02 22:24:41   3951s] {MMLU 0 0 36}
[06/02 22:24:41   3951s] [oiLAM] Zs 11, 12
[06/02 22:24:41   3951s] ### Creating LA Mngr. totSessionCpu=1:05:53 mem=33936.6M
[06/02 22:24:41   3951s] ### Creating LA Mngr, finished. totSessionCpu=1:05:53 mem=33936.6M
[06/02 22:24:41   3951s] Default Rule : ""
[06/02 22:24:41   3951s] Non Default Rules :
[06/02 22:24:41   3951s] Worst Slack : 214748.365 ns
[06/02 22:24:41   3951s] 
[06/02 22:24:41   3951s] Start Assign Priority Nets ...
[06/02 22:24:41   3951s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[06/02 22:24:41   3951s] Existing Priority Nets 0 (0.0%)
[06/02 22:24:41   3951s] Assigned Priority Nets 0 (0.0%)
[06/02 22:24:41   3951s] 
[06/02 22:24:41   3951s] Set Prefer Layer Routing Effort ...
[06/02 22:24:41   3951s] Total Net(38) IPOed(0) PreferLayer(0) -> MediumEffort(0)
[06/02 22:24:41   3951s] 
[06/02 22:24:41   3951s] {MMLU 0 0 36}
[06/02 22:24:41   3951s] [oiLAM] Zs 11, 12
[06/02 22:24:41   3951s] ### Creating LA Mngr. totSessionCpu=1:05:53 mem=33965.7M
[06/02 22:24:41   3951s] ### Creating LA Mngr, finished. totSessionCpu=1:05:53 mem=33965.7M
[06/02 22:24:41   3951s] Default Rule : ""
[06/02 22:24:41   3951s] Non Default Rules :
[06/02 22:24:41   3951s] Worst Slack : 99.465 ns
[06/02 22:24:41   3951s] 
[06/02 22:24:41   3951s] Start Assign Priority Nets ...
[06/02 22:24:41   3951s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[06/02 22:24:41   3951s] Existing Priority Nets 0 (0.0%)
[06/02 22:24:41   3951s] Assigned Priority Nets 0 (0.0%)
[06/02 22:24:41   3951s] Begin: Collecting metrics
[06/02 22:24:42   3952s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary   |           |   99.465 |           |        0 |       30.75 |            |              |                |               | 0:00:02  |       33782 |    0 |   0 |
| drv_eco_fixing    |     0.000 |   99.465 |         0 |        0 |       30.75 |       0.00 |         0.00 |           0.00 |          0.00 | 0:00:08  |       33967 |    0 |   0 |
| route_type_fixing |           |          |           |          |             |            |              |                |               | 0:00:01  |       33937 |      |     |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/02 22:24:42   3952s] Ending "collect_metrics" (total cpu=0:00:00.8, real=0:00:01.0, peak res=23682.6M, current mem=23664.7M)

[06/02 22:24:42   3952s] End: Collecting metrics
[06/02 22:24:42   3952s] Latch borrow mode reset to max_borrow
[06/02 22:24:43   3953s] {MMLU 0 0 36}
[06/02 22:24:43   3953s] [oiLAM] Zs 11, 12
[06/02 22:24:43   3953s] ### Creating LA Mngr. totSessionCpu=1:05:55 mem=33940.7M
[06/02 22:24:43   3953s] ### Creating LA Mngr, finished. totSessionCpu=1:05:55 mem=33940.7M
[06/02 22:24:45   3955s] <optDesign CMD> Restore Using all VT Cells
[06/02 22:24:45   3955s] Reported timing to dir ./timingReports
[06/02 22:24:45   3955s] **optDesign ... cpu = 0:16:31, real = 0:04:03, mem = 23664.5M, totSessionCpu=1:05:56 **
[06/02 22:24:45   3955s] OPERPROF: Starting SiteArray-Init at level 1, MEM:33940.7M, EPOCH TIME: 1748917485.039593
[06/02 22:24:45   3955s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:24:45   3955s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:24:45   3955s] 
[06/02 22:24:45   3955s] 
[06/02 22:24:45   3955s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:24:45   3955s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.270, REAL:0.250, MEM:33940.7M, EPOCH TIME: 1748917485.289156
[06/02 22:24:45   3955s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:24:45   3955s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:24:45   3955s] env CDS_WORKAREA is set to /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr
[06/02 22:24:45   3955s] 
[06/02 22:24:45   3955s] Begin Power Analysis
[06/02 22:24:45   3955s] 
[06/02 22:24:45   3955s]              0V	    gnd
[06/02 22:24:45   3955s]           0.72V	    vdd
[06/02 22:24:45   3955s] Begin Processing Timing Library for Power Calculation
[06/02 22:24:45   3955s] 
[06/02 22:24:45   3955s] Ended Processing Timing Library for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=23701.92MB/36905.71MB/23757.20MB)
[06/02 22:24:45   3955s] 
[06/02 22:24:45   3955s] 
[06/02 22:24:45   3955s] 
[06/02 22:24:45   3955s] Begin Processing Power Net/Grid for Power Calculation
[06/02 22:24:45   3955s] 
[06/02 22:24:45   3955s] Ended Processing Power Net/Grid for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=23701.92MB/36905.71MB/23757.20MB)
[06/02 22:24:45   3955s] 
[06/02 22:24:45   3955s] Begin Processing Timing Window Data for Power Calculation
[06/02 22:24:45   3955s] 
[06/02 22:24:45   3955s] Ended Processing Timing Window Data for Power Calculation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=23701.92MB/36905.71MB/23757.20MB)
[06/02 22:24:45   3955s] 
[06/02 22:24:45   3955s] Begin Processing User Attributes
[06/02 22:24:45   3955s] 
[06/02 22:24:45   3955s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=23701.92MB/36905.71MB/23757.20MB)
[06/02 22:24:45   3955s] 
[06/02 22:24:45   3955s] Begin Processing Signal Activity
[06/02 22:24:45   3955s] 
[06/02 22:24:45   3955s] Ended Processing Signal Activity: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=23701.92MB/36905.71MB/23757.20MB)
[06/02 22:24:45   3955s] 
[06/02 22:24:45   3955s] Begin Power Computation
[06/02 22:24:45   3955s] 
[06/02 22:24:45   3955s]       ----------------------------------------------------------
[06/02 22:24:45   3955s]       # of cell(s) missing both power/leakage table: 0
[06/02 22:24:45   3955s]       # of cell(s) missing power table: 0
[06/02 22:24:45   3955s]       # of cell(s) missing leakage table: 0
[06/02 22:24:45   3955s]       ----------------------------------------------------------
[06/02 22:24:45   3955s] 
[06/02 22:24:45   3955s] 
[06/02 22:24:45   3955s] VNW_P               UDB116SVT24_ADDF_V1_1             \intadd_0/U9 
[06/02 22:24:45   3955s] VNW_P               UDB116SVT24_AN2_MM_1              U2
[06/02 22:24:45   3955s] VNW_P               UDB116SVT24_OA21B_0P75            U3
[06/02 22:24:45   3956s]       # of MSMV cell(s) missing power_level: 0
[06/02 22:24:45   3956s] Ended Power Computation: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=23713.66MB/36983.77MB/23757.20MB)
[06/02 22:24:45   3956s] 
[06/02 22:24:45   3956s] Begin Processing User Attributes
[06/02 22:24:45   3956s] 
[06/02 22:24:45   3956s] Ended Processing User Attributes: (cpu=0:00:00, real=0:00:00, mem(process/total/peak)=23713.66MB/36983.77MB/23757.20MB)
[06/02 22:24:45   3956s] 
[06/02 22:24:45   3956s] Ended Power Analysis: (cpu=0:00:01, real=0:00:00, mem(process/total/peak)=23713.66MB/36983.77MB/23757.20MB)
[06/02 22:24:45   3956s] 
[06/02 22:24:45   3956s] *



[06/02 22:24:45   3956s] Total Power
[06/02 22:24:45   3956s] -----------------------------------------------------------------------------------------
[06/02 22:24:45   3956s] Total Internal Power:        0.00003814 	    4.4266%
[06/02 22:24:45   3956s] Total Switching Power:       0.00005660 	    6.5699%
[06/02 22:24:45   3956s] Total Leakage Power:         0.00076684 	   89.0035%
[06/02 22:24:45   3956s] Total Power:                 0.00086158
[06/02 22:24:45   3956s] -----------------------------------------------------------------------------------------
[06/02 22:24:45   3956s] Processing average sequential pin duty cycle 
[06/02 22:24:45   3956s] 
------------------------------------------------------------------
     Track Opt Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.465  | 99.465  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
------------------------------------------------------------------

[06/02 22:24:45   3956s] Begin: Collecting metrics
[06/02 22:24:45   3956s] **INFO: Starting Blocking QThread with 96 CPU
[06/02 22:24:45   3956s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[06/02 22:24:45   3956s] Multi-CPU acceleration using 96 CPU(s).
[06/02 22:24:46      0s] *** QThread MetricCollect [begin] (optDesign #1) : mem = 0.6M
[06/02 22:24:46      0s] Multithreaded Timing Analysis is initialized with 96 threads
[06/02 22:24:46      0s] 
[06/02 22:24:47      1s] Ending "set_metric_additional_insts" (total cpu=0:00:01.0, real=0:00:01.0, peak res=23664.7M, current mem=22715.6M)
[06/02 22:24:48      2s] Ending "set_metric_inst_count_area" (total cpu=0:00:01.1, real=0:00:01.0, peak res=22857.0M, current mem=22743.7M)
[06/02 22:24:48      2s] *** QThread MetricCollect [finish] (optDesign #1) : cpu/real = 0:00:02.4/0:00:02.3 (1.0), mem = 7.7M
[06/02 22:24:48      2s] 
[06/02 22:24:48      2s] =============================================================================================
[06/02 22:24:48      2s]  Step TAT Report : QThreadWorker #1 / optDesign #1                              23.10-p003_1
[06/02 22:24:48      2s] =============================================================================================
[06/02 22:24:48      2s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:24:48      2s] ---------------------------------------------------------------------------------------------
[06/02 22:24:48      2s] [ MISC                   ]          0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.4    1.0
[06/02 22:24:48      2s] ---------------------------------------------------------------------------------------------
[06/02 22:24:48      2s]  QThreadWorker #1 TOTAL             0:00:02.3  ( 100.0 % )     0:00:02.3 /  0:00:02.4    1.0
[06/02 22:24:48      2s] ---------------------------------------------------------------------------------------------
[06/02 22:24:48      2s] 

[06/02 22:24:49   3957s]  
_______________________________________________________________________
[06/02 22:24:49   3957s]  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/02 22:24:49   3957s] | Snapshot          | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
[06/02 22:24:49   3957s] |                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
[06/02 22:24:49   3957s] |-------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
[06/02 22:24:49   3957s] | initial_summary   |           |   99.465 |           |        0 |       30.75 |            |              |                |               | 0:00:02  |       33782 |    0 |   0 |
[06/02 22:24:49   3957s] | drv_eco_fixing    |     0.000 |   99.465 |         0 |        0 |       30.75 |       0.00 |         0.00 |           0.00 |          0.00 | 0:00:08  |       33967 |    0 |   0 |
[06/02 22:24:49   3957s] | route_type_fixing |           |          |           |          |             |            |              |                |               | 0:00:01  |       33937 |      |     |
[06/02 22:24:49   3957s] | final_summary     |           |   99.465 |           |        0 |       30.75 |            |              |                |               | 0:00:04  |       34030 |    0 |   0 |
[06/02 22:24:49   3957s]  ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/02 22:24:50   3958s] Ending "collect_metrics" (total cpu=0:00:01.6, real=0:00:05.0, peak res=23666.1M, current mem=23665.6M)

[06/02 22:24:50   3958s] End: Collecting metrics
[06/02 22:24:50   3958s] OPTC: user 20.0
[06/02 22:24:50   3958s] **optDesign ... cpu = 0:16:33, real = 0:04:08, mem = 23664.5M, totSessionCpu=1:05:59 **
[06/02 22:24:50   3958s]  ReSet Options after AAE Based Opt flow 
[06/02 22:24:50   3958s] *** Finished optDesign ***
[06/02 22:24:51   3959s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/02 22:24:51   3959s] UM:*                                                                   final
[06/02 22:24:51   3959s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/02 22:24:51   3959s] UM:*                                                                   opt_design_postroute
[06/02 22:25:30   3966s] Info: final physical memory for 97 CRR processes is 2031.38MB.
[06/02 22:25:35   3966s] Info: Summary of CRR changes:
[06/02 22:25:35   3966s]       - Timing transform commits:       0
[06/02 22:25:35   3966s] Deleting Lib Analyzer.
[06/02 22:25:35   3966s] Info: Destroy the CCOpt slew target map.
[06/02 22:25:35   3966s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[06/02 22:25:35   3966s] clean pInstBBox. size 0
[06/02 22:25:35   3966s] setAnalysisMode -usefulSkew already set.
[06/02 22:25:35   3966s] Info: pop threads available for lower-level modules during optimization.
[06/02 22:25:35   3966s] *** optDesign #1 [finish] () : cpu/real = 0:16:41.6/0:04:52.5 (3.4), totSession cpu/real = 1:06:07.4/0:31:26.5 (2.1), mem = 33997.6M
[06/02 22:25:35   3966s] 
[06/02 22:25:35   3966s] =============================================================================================
[06/02 22:25:35   3966s]  Final TAT Report : optDesign #1                                                23.10-p003_1
[06/02 22:25:35   3966s] =============================================================================================
[06/02 22:25:35   3966s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:25:35   3966s] ---------------------------------------------------------------------------------------------
[06/02 22:25:35   3966s] [ InitOpt                ]      1   0:03:05.4  (  63.4 % )     0:03:09.6 /  0:15:30.5    4.9
[06/02 22:25:35   3966s] [ DrvOpt                 ]      1   0:00:07.3  (   2.5 % )     0:00:07.3 /  0:00:08.1    1.1
[06/02 22:25:35   3966s] [ ViewPruning            ]      6   0:00:00.2  (   0.1 % )     0:00:00.9 /  0:00:01.9    2.1
[06/02 22:25:35   3966s] [ LayerAssignment        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:25:35   3966s] [ OptSummaryReport       ]      3   0:00:00.9  (   0.3 % )     0:00:01.5 /  0:00:02.8    1.9
[06/02 22:25:35   3966s] [ MetricReport           ]      4   0:00:07.4  (   2.5 % )     0:00:07.4 /  0:00:04.4    0.6
[06/02 22:25:35   3966s] [ DrvReport              ]      4   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.9    2.4
[06/02 22:25:35   3966s] [ CheckPlace             ]      1   0:00:01.5  (   0.5 % )     0:00:01.5 /  0:00:09.6    6.4
[06/02 22:25:35   3966s] [ RefinePlace            ]      1   0:00:01.4  (   0.5 % )     0:00:01.4 /  0:00:08.4    6.0
[06/02 22:25:35   3966s] [ ExtractRC              ]      1   0:00:22.2  (   7.6 % )     0:00:22.2 /  0:00:20.7    0.9
[06/02 22:25:35   3966s] [ UpdateTimingGraph      ]     10   0:00:05.5  (   1.9 % )     0:00:14.5 /  0:00:15.1    1.0
[06/02 22:25:35   3966s] [ FullDelayCalc          ]      2   0:00:06.3  (   2.1 % )     0:00:06.3 /  0:00:05.9    0.9
[06/02 22:25:35   3966s] [ TimingUpdate           ]     13   0:00:04.2  (   1.4 % )     0:00:04.2 /  0:00:06.5    1.5
[06/02 22:25:35   3966s] [ TimingReport           ]      3   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.2    1.5
[06/02 22:25:35   3966s] [ PowerReport            ]      1   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.5    2.8
[06/02 22:25:35   3966s] [ PropagateActivity      ]      1   0:00:02.8  (   0.9 % )     0:00:02.8 /  0:00:03.6    1.3
[06/02 22:25:35   3966s] [ MISC                   ]          0:00:46.8  (  16.0 % )     0:00:46.8 /  0:00:09.5    0.2
[06/02 22:25:35   3966s] ---------------------------------------------------------------------------------------------
[06/02 22:25:35   3966s]  optDesign #1 TOTAL                 0:04:52.5  ( 100.0 % )     0:04:52.5 /  0:16:41.6    3.4
[06/02 22:25:35   3966s] ---------------------------------------------------------------------------------------------
[06/02 22:25:35   3966s] 
[06/02 22:25:35   3966s] 
[06/02 22:25:35   3966s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:25:35   3966s] 
[06/02 22:25:35   3966s] TimeStamp Deleting Cell Server End ...
[06/02 22:25:35   3966s] #Complete trackOpt.
[06/02 22:25:35   3966s] ### generate_postroute_timing_data starts on Mon Jun  2 22:25:35 2025 with memory = 23666.79 (MB), peak = 24014.27 (MB)
[06/02 22:25:35   3966s] #Reporting timing...
[06/02 22:25:37   3968s] ### report_timing starts on Mon Jun  2 22:25:37 2025 with memory = 23667.27 (MB), peak = 24014.27 (MB)
[06/02 22:25:37   3968s] ### report_timing cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --1.09 [96]--
[06/02 22:25:37   3968s] #Normalized TNS: 0.000 -> 0.000, r2r 0.000 -> 0.000, unit 1000.000, clk period 100.000 (ns)
[06/02 22:25:37   3968s] #Stage 1: cpu time = 00:00:02, elapsed time = 00:00:02, memory = 23346.79 (MB), peak = 24014.27 (MB)
[06/02 22:25:37   3968s] #Library Standard Delay: 6.10ps
[06/02 22:25:37   3968s] #Slack threshold: 0.00ps
[06/02 22:25:37   3968s] ### generate_net_cdm_timing starts on Mon Jun  2 22:25:37 2025 with memory = 23346.79 (MB), peak = 24014.27 (MB)
[06/02 22:25:37   3968s] ### generate_net_cdm_timing cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --1.49 [96]--
[06/02 22:25:37   3968s] #*** Analyzed 0 timing critical paths, and collected 0.
[06/02 22:25:37   3968s] #Stage 2: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23346.79 (MB), peak = 24014.27 (MB)
[06/02 22:25:37   3968s] 
[06/02 22:25:37   3968s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:25:37   3968s] TLC MultiMap info (StdDelay):
[06/02 22:25:37   3968s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/02 22:25:37   3968s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/02 22:25:37   3968s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/02 22:25:37   3968s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/02 22:25:37   3968s]  Setting StdDelay to: 6.1ps
[06/02 22:25:37   3968s] 
[06/02 22:25:37   3968s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:25:38   3969s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:25:39   3971s] #Stage 3: cpu time = 00:00:03, elapsed time = 00:00:02, memory = 23352.39 (MB), peak = 24014.27 (MB)
[06/02 22:25:39   3971s] **WARN: (TCLCMD-1403):	'The -tcl_list output format of report_timing will not be supported in future releases of the software.   Path collections generated by 'report_timing -collection'  can be used instead for programmatic access to timing report data. The  report_timing -tcl_list will continue to work in this release - but, you should update your scripts to use path collections so that they are compatible with future releases.'
[06/02 22:25:39   3971s] #Stage 4: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23352.39 (MB), peak = 24014.27 (MB)
[06/02 22:25:39   3971s] Un-suppress "**WARN ..." messages.
[06/02 22:25:39   3971s] ### generate_postroute_timing_data cpu:00:00:05, real:00:00:04, mem:22.8 GB, peak:23.5 GB --1.11 [96]--
[06/02 22:25:39   3971s] Worst slack reported in the design = 99.792305 (late)
[06/02 22:25:39   3971s] *** writeDesignTiming (0:00:00.0) ***
[06/02 22:25:39   3971s] ### Time Record (Optimization) is uninstalled.
[06/02 22:25:39   3971s] #**INFO: auto set of droutePostRouteSwapVia to multiCut
[06/02 22:25:40   3971s] % Begin globalDetailRoute (date=06/02 22:25:39, mem=23234.8M)
[06/02 22:25:40   3971s] 
[06/02 22:25:40   3971s] globalDetailRoute
[06/02 22:25:40   3971s] 
[06/02 22:25:40   3971s] #Start globalDetailRoute on Mon Jun  2 22:25:40 2025
[06/02 22:25:40   3971s] #
[06/02 22:25:40   3971s] ### Time Record (globalDetailRoute) is installed.
[06/02 22:25:40   3971s] ### Time Record (Pre Callback) is installed.
[06/02 22:25:40   3971s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_bedRcU.rcdb.d/adder.rcdb.d': 36 access done (mem: 35438.539M)
[06/02 22:25:40   3971s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[06/02 22:25:40   3971s] ### Time Record (Pre Callback) is uninstalled.
[06/02 22:25:40   3971s] ### Time Record (DB Import) is installed.
[06/02 22:25:40   3971s] ### Time Record (Timing Data Generation) is installed.
[06/02 22:25:40   3971s] ### Time Record (Timing Data Generation) is uninstalled.
[06/02 22:25:40   3971s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[06/02 22:25:40   3971s] eee: pegSigSF=1.070000
[06/02 22:25:40   3971s] Initializing multi-corner resistance tables ...
[06/02 22:25:40   3971s] eee: Grid unit RC data computation started
[06/02 22:25:40   3971s] eee: Grid unit RC data computation completed
[06/02 22:25:40   3971s] eee: l=1 avDens=0.005171 usedTrk=0.962963 availTrk=186.206897 sigTrk=0.962963
[06/02 22:25:40   3971s] eee: l=2 avDens=0.001097 usedTrk=0.296296 availTrk=270.000000 sigTrk=0.296296
[06/02 22:25:40   3971s] eee: l=3 avDens=0.019756 usedTrk=4.741481 availTrk=240.000000 sigTrk=4.741481
[06/02 22:25:40   3971s] eee: l=4 avDens=0.017473 usedTrk=4.193519 availTrk=240.000000 sigTrk=4.193519
[06/02 22:25:40   3971s] eee: l=5 avDens=0.016762 usedTrk=4.022963 availTrk=240.000000 sigTrk=4.022963
[06/02 22:25:40   3971s] eee: l=6 avDens=0.005511 usedTrk=0.992037 availTrk=180.000000 sigTrk=0.992037
[06/02 22:25:40   3971s] eee: l=7 avDens=0.014835 usedTrk=2.670370 availTrk=180.000000 sigTrk=2.670370
[06/02 22:25:40   3971s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:25:40   3971s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:25:40   3971s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:25:40   3971s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:25:40   3971s] eee: LAM-FP: thresh=1 ; dimX=126.150000 ; dimY=124.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[06/02 22:25:40   3971s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.581200 aWlH=0.000000 lMod=0 pMax=0.887800 pMod=79 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/02 22:25:40   3971s] eee: NetCapCache creation started. (Current Mem: 35436.547M) 
[06/02 22:25:40   3971s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 35436.547M) 
[06/02 22:25:40   3971s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(10.092000, 9.920000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[06/02 22:25:40   3971s] eee: Metal Layers Info:
[06/02 22:25:40   3971s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:25:40   3971s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/02 22:25:40   3971s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:25:40   3971s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[06/02 22:25:40   3971s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[06/02 22:25:40   3971s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[06/02 22:25:40   3971s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[06/02 22:25:40   3971s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[06/02 22:25:40   3971s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[06/02 22:25:40   3971s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[06/02 22:25:40   3971s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[06/02 22:25:40   3971s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[06/02 22:25:40   3971s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[06/02 22:25:40   3971s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[06/02 22:25:40   3971s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:25:40   3971s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[06/02 22:25:40   3971s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:25:40   3971s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:25:40   3971s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:25:40   3971s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:25:40   3971s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:25:40   3971s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:25:40   3971s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:25:40   3971s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:25:40   3971s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:25:40   3971s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:25:40   3971s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:25:40   3971s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:25:40   3971s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:25:40   3971s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:25:40   3971s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:25:40   3971s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:25:40   3971s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:25:40   3971s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:25:40   3971s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:25:40   3971s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:25:40   3971s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[06/02 22:25:40   3971s] #To increase the message display limit, refer to the product command reference manual.
[06/02 22:25:40   3971s] ### Net info: total nets: 40
[06/02 22:25:40   3971s] ### Net info: dirty nets: 0
[06/02 22:25:40   3971s] ### Net info: marked as disconnected nets: 0
[06/02 22:25:40   3972s] ### Net info: fully routed nets: 36
[06/02 22:25:40   3972s] ### Net info: trivial (< 2 pins) nets: 4
[06/02 22:25:40   3972s] ### Net info: unrouted nets: 0
[06/02 22:25:40   3972s] ### Net info: re-extraction nets: 0
[06/02 22:25:40   3972s] ### Net info: ignored nets: 0
[06/02 22:25:40   3972s] ### Net info: skip routing nets: 0
[06/02 22:25:40   3972s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:25:40   3972s] #Start reading timing information from file .timing_file_2876.tif.gz ...
[06/02 22:25:40   3972s] #Read in timing information for 29 ports, 10 instances from timing file .timing_file_2876.tif.gz.
[06/02 22:25:41   3972s] ### import design signature (31): route=1902125679 fixed_route=1224426920 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1717300690 dirty_area=0 del_dirty_area=0 cell=2131165296 placement=715091317 pin_access=1925727569 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1224426920 sns=1224426920
[06/02 22:25:41   3972s] ### Time Record (DB Import) is uninstalled.
[06/02 22:25:41   3972s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[06/02 22:25:41   3972s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:25:41   3972s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:25:41   3972s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:25:41   3972s] ### Time Record (Data Preparation) is installed.
[06/02 22:25:41   3972s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:25:41   3972s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:25:41   3972s] ### Time Record (Global Routing) is installed.
[06/02 22:25:41   3972s] ### Time Record (Global Routing) is uninstalled.
[06/02 22:25:41   3972s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[06/02 22:25:41   3972s] #Total number of routable nets = 36.
[06/02 22:25:41   3972s] #Total number of nets in the design = 40.
[06/02 22:25:41   3972s] #36 routable nets have routed wires.
[06/02 22:25:41   3972s] #Using multithreading with 96 threads.
[06/02 22:25:41   3972s] ### Time Record (Data Preparation) is installed.
[06/02 22:25:41   3972s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:25:41   3972s] #Start routing data preparation on Mon Jun  2 22:25:41 2025
[06/02 22:25:41   3972s] #
[06/02 22:25:41   3972s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:25:41   3972s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:25:41   3973s] ### Time Record (Cell Pin Access) is installed.
[06/02 22:25:41   3973s] #Initial pin access analysis.
[06/02 22:25:41   3973s] #Detail pin access analysis.
[06/02 22:25:41   3973s] ### Time Record (Cell Pin Access) is uninstalled.
[06/02 22:25:41   3973s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[06/02 22:25:41   3973s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[06/02 22:25:41   3973s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:25:41   3973s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:25:41   3973s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:25:41   3973s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:25:41   3973s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:25:41   3973s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[06/02 22:25:41   3973s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[06/02 22:25:41   3973s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[06/02 22:25:41   3973s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[06/02 22:25:41   3973s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[06/02 22:25:41   3973s] #Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[06/02 22:25:41   3973s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[06/02 22:25:41   3973s] #pin_access_rlayer=3(C1)
[06/02 22:25:41   3973s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
[06/02 22:25:41   3973s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[06/02 22:25:41   3973s] #enable_dpt_layer_shield=F
[06/02 22:25:41   3973s] #has_line_end_grid=F
[06/02 22:25:41   3973s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23313.00 (MB), peak = 24014.27 (MB)
[06/02 22:25:41   3973s] #Using user defined Ggrids in DB.
[06/02 22:25:43   3974s] #Done routing data preparation.
[06/02 22:25:43   3974s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 23317.39 (MB), peak = 24014.27 (MB)
[06/02 22:25:43   3975s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:25:43   3975s] #Start instance access analysis using 32 threads...
[06/02 22:25:43   3975s] #Set layer M1 to be advanced pin access layer.
[06/02 22:25:43   3975s] ### Time Record (Instance Pin Access) is installed.
[06/02 22:25:43   3975s] #0 instance pins are hard to access
[06/02 22:25:43   3975s] #Instance access analysis statistics:
[06/02 22:25:43   3975s] #Cpu time = 00:00:00
[06/02 22:25:43   3975s] #Elapsed time = 00:00:00
[06/02 22:25:43   3975s] #Increased memory = 0.00 (MB)
[06/02 22:25:43   3975s] #Total memory = 23317.39 (MB)
[06/02 22:25:43   3975s] #Peak memory = 24014.27 (MB)
[06/02 22:25:43   3975s] ### Time Record (Instance Pin Access) is uninstalled.
[06/02 22:25:43   3975s] #Number of broken nets after global wire extraction is 1 (out of 36)
[06/02 22:25:43   3975s] #
[06/02 22:25:43   3975s] #Finished routing data preparation on Mon Jun  2 22:25:43 2025
[06/02 22:25:43   3975s] #
[06/02 22:25:43   3975s] #Cpu time = 00:00:03
[06/02 22:25:43   3975s] #Elapsed time = 00:00:02
[06/02 22:25:43   3975s] #Increased memory = 3.77 (MB)
[06/02 22:25:43   3975s] #Total memory = 23317.41 (MB)
[06/02 22:25:43   3975s] #Peak memory = 24014.27 (MB)
[06/02 22:25:43   3975s] #
[06/02 22:25:43   3975s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:25:43   3975s] ### Time Record (Global Routing) is installed.
[06/02 22:25:43   3975s] #
[06/02 22:25:43   3975s] #Start global routing on Mon Jun  2 22:25:43 2025
[06/02 22:25:43   3975s] #
[06/02 22:25:43   3975s] #
[06/02 22:25:43   3975s] #Start global routing initialization on Mon Jun  2 22:25:43 2025
[06/02 22:25:43   3975s] #
[06/02 22:25:43   3975s] #Number of eco nets is 0
[06/02 22:25:43   3975s] #
[06/02 22:25:43   3975s] #Start global routing data preparation on Mon Jun  2 22:25:43 2025
[06/02 22:25:43   3975s] #
[06/02 22:25:43   3975s] ### build_merged_routing_blockage_rect_list starts on Mon Jun  2 22:25:43 2025 with memory = 23317.41 (MB), peak = 24014.27 (MB)
[06/02 22:25:43   3975s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --0.98 [96]--
[06/02 22:25:43   3975s] #Start routing resource analysis on Mon Jun  2 22:25:43 2025
[06/02 22:25:43   3975s] #
[06/02 22:25:43   3975s] ### init_is_bin_blocked starts on Mon Jun  2 22:25:43 2025 with memory = 23317.41 (MB), peak = 24014.27 (MB)
[06/02 22:25:43   3975s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --0.96 [96]--
[06/02 22:25:43   3975s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Jun  2 22:25:43 2025 with memory = 23317.55 (MB), peak = 24014.27 (MB)
[06/02 22:25:43   3976s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:00, mem:22.8 GB, peak:23.5 GB --8.82 [96]--
[06/02 22:25:43   3976s] ### adjust_flow_cap starts on Mon Jun  2 22:25:43 2025 with memory = 23316.62 (MB), peak = 24014.27 (MB)
[06/02 22:25:43   3976s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --1.21 [96]--
[06/02 22:25:43   3976s] ### adjust_flow_per_partial_route_obs starts on Mon Jun  2 22:25:43 2025 with memory = 23318.10 (MB), peak = 24014.27 (MB)
[06/02 22:25:43   3976s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --0.95 [96]--
[06/02 22:25:43   3976s] ### set_via_blocked starts on Mon Jun  2 22:25:43 2025 with memory = 23318.10 (MB), peak = 24014.27 (MB)
[06/02 22:25:43   3976s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --1.76 [96]--
[06/02 22:25:43   3976s] ### copy_flow starts on Mon Jun  2 22:25:43 2025 with memory = 23318.10 (MB), peak = 24014.27 (MB)
[06/02 22:25:43   3976s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --1.73 [96]--
[06/02 22:25:43   3976s] #Routing resource analysis is done on Mon Jun  2 22:25:43 2025
[06/02 22:25:43   3976s] #
[06/02 22:25:43   3976s] ### report_flow_cap starts on Mon Jun  2 22:25:43 2025 with memory = 23318.10 (MB), peak = 24014.27 (MB)
[06/02 22:25:43   3976s] #  Resource Analysis:
[06/02 22:25:43   3976s] #
[06/02 22:25:43   3976s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/02 22:25:43   3976s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/02 22:25:43   3976s] #  --------------------------------------------------------------
[06/02 22:25:43   3976s] #  C1             V          96          16          49     0.00%
[06/02 22:25:43   3976s] #  C2             H         109           1          49     0.00%
[06/02 22:25:43   3976s] #  C3             V         111           1          49     0.00%
[06/02 22:25:43   3976s] #  C4             H         109           1          49     0.00%
[06/02 22:25:43   3976s] #  C5             V         111           1          49     0.00%
[06/02 22:25:43   3976s] #  JA             H          10           0          49     0.00%
[06/02 22:25:43   3976s] #  QA             V           3           0          49    57.14%
[06/02 22:25:43   3976s] #  QB             H           3           0          49    57.14%
[06/02 22:25:43   3976s] #  LB             V           2           0          49    71.43%
[06/02 22:25:43   3976s] #  --------------------------------------------------------------
[06/02 22:25:43   3976s] #  Total                    554       1.94%         441    20.63%
[06/02 22:25:43   3976s] #
[06/02 22:25:43   3976s] #
[06/02 22:25:43   3976s] #
[06/02 22:25:43   3976s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --1.74 [96]--
[06/02 22:25:43   3976s] ### analyze_m2_tracks starts on Mon Jun  2 22:25:43 2025 with memory = 23318.10 (MB), peak = 24014.27 (MB)
[06/02 22:25:43   3976s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --0.96 [96]--
[06/02 22:25:43   3976s] ### report_initial_resource starts on Mon Jun  2 22:25:43 2025 with memory = 23318.10 (MB), peak = 24014.27 (MB)
[06/02 22:25:43   3976s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --0.95 [96]--
[06/02 22:25:43   3976s] ### mark_pg_pins_accessibility starts on Mon Jun  2 22:25:43 2025 with memory = 23318.10 (MB), peak = 24014.27 (MB)
[06/02 22:25:43   3976s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --0.97 [96]--
[06/02 22:25:43   3976s] ### set_net_region starts on Mon Jun  2 22:25:43 2025 with memory = 23318.10 (MB), peak = 24014.27 (MB)
[06/02 22:25:43   3976s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --0.96 [96]--
[06/02 22:25:43   3976s] #
[06/02 22:25:43   3976s] #Global routing data preparation is done on Mon Jun  2 22:25:43 2025
[06/02 22:25:43   3976s] #
[06/02 22:25:43   3976s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23318.10 (MB), peak = 24014.27 (MB)
[06/02 22:25:43   3976s] #
[06/02 22:25:43   3976s] ### prepare_level starts on Mon Jun  2 22:25:43 2025 with memory = 23318.10 (MB), peak = 24014.27 (MB)
[06/02 22:25:43   3976s] ### init level 1 starts on Mon Jun  2 22:25:43 2025 with memory = 23318.10 (MB), peak = 24014.27 (MB)
[06/02 22:25:43   3976s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --0.95 [96]--
[06/02 22:25:43   3976s] ### Level 1 hgrid = 7 X 7
[06/02 22:25:43   3976s] ### prepare_level_flow starts on Mon Jun  2 22:25:43 2025 with memory = 23318.10 (MB), peak = 24014.27 (MB)
[06/02 22:25:43   3976s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --0.96 [96]--
[06/02 22:25:43   3976s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --0.98 [96]--
[06/02 22:25:43   3976s] #
[06/02 22:25:43   3976s] #Global routing initialization is done on Mon Jun  2 22:25:43 2025
[06/02 22:25:43   3976s] #
[06/02 22:25:43   3976s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23318.10 (MB), peak = 24014.27 (MB)
[06/02 22:25:43   3976s] #
[06/02 22:25:43   3976s] #start global routing iteration 1...
[06/02 22:25:44   3976s] ### init_flow_edge starts on Mon Jun  2 22:25:44 2025 with memory = 23323.10 (MB), peak = 24014.27 (MB)
[06/02 22:25:44   3976s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --1.13 [96]--
[06/02 22:25:44   3976s] ### cal_flow starts on Mon Jun  2 22:25:44 2025 with memory = 23318.25 (MB), peak = 24014.27 (MB)
[06/02 22:25:44   3976s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --0.97 [96]--
[06/02 22:25:44   3976s] ### routing at level 1 (topmost level) iter 0
[06/02 22:25:44   3976s] ### measure_qor starts on Mon Jun  2 22:25:44 2025 with memory = 23318.64 (MB), peak = 24014.27 (MB)
[06/02 22:25:44   3976s] ### measure_congestion starts on Mon Jun  2 22:25:44 2025 with memory = 23318.64 (MB), peak = 24014.27 (MB)
[06/02 22:25:44   3976s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --0.95 [96]--
[06/02 22:25:44   3976s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --1.46 [96]--
[06/02 22:25:44   3976s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23318.01 (MB), peak = 24014.27 (MB)
[06/02 22:25:44   3976s] #
[06/02 22:25:44   3976s] #start global routing iteration 2...
[06/02 22:25:44   3976s] ### routing at level 1 (topmost level) iter 1
[06/02 22:25:44   3976s] ### measure_qor starts on Mon Jun  2 22:25:44 2025 with memory = 23323.26 (MB), peak = 24014.27 (MB)
[06/02 22:25:44   3976s] ### measure_congestion starts on Mon Jun  2 22:25:44 2025 with memory = 23323.26 (MB), peak = 24014.27 (MB)
[06/02 22:25:44   3976s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --1.00 [96]--
[06/02 22:25:44   3976s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --1.31 [96]--
[06/02 22:25:44   3976s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23318.07 (MB), peak = 24014.27 (MB)
[06/02 22:25:44   3976s] #
[06/02 22:25:44   3976s] ### route_end starts on Mon Jun  2 22:25:44 2025 with memory = 23318.07 (MB), peak = 24014.27 (MB)
[06/02 22:25:44   3976s] #
[06/02 22:25:44   3976s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[06/02 22:25:44   3976s] #Total number of routable nets = 36.
[06/02 22:25:44   3976s] #Total number of nets in the design = 40.
[06/02 22:25:44   3976s] #
[06/02 22:25:44   3976s] #36 routable nets have routed wires.
[06/02 22:25:44   3976s] #
[06/02 22:25:44   3976s] #Routed nets constraints summary:
[06/02 22:25:44   3976s] #-----------------------------
[06/02 22:25:44   3976s] #        Rules   Unconstrained  
[06/02 22:25:44   3976s] #-----------------------------
[06/02 22:25:44   3976s] #      Default              36  
[06/02 22:25:44   3976s] #-----------------------------
[06/02 22:25:44   3976s] #        Total              36  
[06/02 22:25:44   3976s] #-----------------------------
[06/02 22:25:44   3976s] #
[06/02 22:25:44   3976s] #Routing constraints summary of the whole design:
[06/02 22:25:44   3976s] #-----------------------------
[06/02 22:25:44   3976s] #        Rules   Unconstrained  
[06/02 22:25:44   3976s] #-----------------------------
[06/02 22:25:44   3976s] #      Default              36  
[06/02 22:25:44   3976s] #-----------------------------
[06/02 22:25:44   3976s] #        Total              36  
[06/02 22:25:44   3976s] #-----------------------------
[06/02 22:25:44   3976s] #
[06/02 22:25:44   3976s] ### adjust_flow_per_partial_route_obs starts on Mon Jun  2 22:25:44 2025 with memory = 23323.01 (MB), peak = 24014.27 (MB)
[06/02 22:25:44   3976s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --0.99 [96]--
[06/02 22:25:44   3976s] ### cal_base_flow starts on Mon Jun  2 22:25:44 2025 with memory = 23318.45 (MB), peak = 24014.27 (MB)
[06/02 22:25:44   3976s] ### init_flow_edge starts on Mon Jun  2 22:25:44 2025 with memory = 23318.45 (MB), peak = 24014.27 (MB)
[06/02 22:25:44   3976s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --2.08 [96]--
[06/02 22:25:44   3976s] ### cal_flow starts on Mon Jun  2 22:25:44 2025 with memory = 23318.32 (MB), peak = 24014.27 (MB)
[06/02 22:25:44   3976s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --0.97 [96]--
[06/02 22:25:44   3976s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --1.80 [96]--
[06/02 22:25:44   3976s] ### report_overcon starts on Mon Jun  2 22:25:44 2025 with memory = 23318.20 (MB), peak = 24014.27 (MB)
[06/02 22:25:44   3976s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:25:44   3976s] #
[06/02 22:25:44   3976s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/02 22:25:44   3976s] #
[06/02 22:25:44   3976s] #                 OverCon          
[06/02 22:25:44   3976s] #                  #Gcell    %Gcell
[06/02 22:25:44   3976s] #     Layer           (1)   OverCon  Flow/Cap
[06/02 22:25:44   3976s] #  ----------------------------------------------
[06/02 22:25:44   3976s] #  C1            0(0.00%)   (0.00%)     0.18  
[06/02 22:25:44   3976s] #  C2            0(0.00%)   (0.00%)     0.06  
[06/02 22:25:44   3976s] #  C3            0(0.00%)   (0.00%)     0.04  
[06/02 22:25:44   3976s] #  C4            0(0.00%)   (0.00%)     0.01  
[06/02 22:25:44   3976s] #  C5            0(0.00%)   (0.00%)     0.02  
[06/02 22:25:44   3976s] #  JA            0(0.00%)   (0.00%)     0.00  
[06/02 22:25:44   3976s] #  QA            0(0.00%)   (0.00%)     0.00  
[06/02 22:25:44   3976s] #  QB            0(0.00%)   (0.00%)     0.00  
[06/02 22:25:44   3976s] #  LB            0(0.00%)   (0.00%)     0.00  
[06/02 22:25:44   3976s] #  ----------------------------------------------
[06/02 22:25:44   3976s] #     Total      0(0.00%)   (0.00%)
[06/02 22:25:44   3976s] #
[06/02 22:25:44   3976s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[06/02 22:25:44   3976s] #  Overflow after GR: 0.00% H + 0.00% V
[06/02 22:25:44   3976s] #
[06/02 22:25:44   3976s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --0.99 [96]--
[06/02 22:25:44   3976s] ### cal_base_flow starts on Mon Jun  2 22:25:44 2025 with memory = 23318.20 (MB), peak = 24014.27 (MB)
[06/02 22:25:44   3976s] ### init_flow_edge starts on Mon Jun  2 22:25:44 2025 with memory = 23318.20 (MB), peak = 24014.27 (MB)
[06/02 22:25:44   3976s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --2.14 [96]--
[06/02 22:25:44   3976s] ### cal_flow starts on Mon Jun  2 22:25:44 2025 with memory = 23318.20 (MB), peak = 24014.27 (MB)
[06/02 22:25:44   3976s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --0.96 [96]--
[06/02 22:25:44   3976s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --1.78 [96]--
[06/02 22:25:44   3976s] ### generate_cong_map_content starts on Mon Jun  2 22:25:44 2025 with memory = 23318.20 (MB), peak = 24014.27 (MB)
[06/02 22:25:44   3976s] ### Sync with Inovus CongMap starts on Mon Jun  2 22:25:44 2025 with memory = 23318.20 (MB), peak = 24014.27 (MB)
[06/02 22:25:44   3976s] #Hotspot report including placement blocked areas
[06/02 22:25:44   3976s] OPERPROF: Starting HotSpotCal at level 1, MEM:35448.8M, EPOCH TIME: 1748917544.370923
[06/02 22:25:44   3976s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[06/02 22:25:44   3976s] [hotspot] |   layer    |  max hotspot  | total hotspot |            hotspot bbox             |
[06/02 22:25:44   3976s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[06/02 22:25:44   3977s] [hotspot] |   C1(V)    |          0.00 |          0.00 |   (none)                            |
[06/02 22:25:44   3977s] [hotspot] |   C2(H)    |          0.00 |          0.00 |   (none)                            |
[06/02 22:25:44   3978s] [hotspot] |   C3(V)    |          0.00 |          0.00 |   (none)                            |
[06/02 22:25:44   3979s] [hotspot] |   C4(H)    |          0.00 |          0.00 |   (none)                            |
[06/02 22:25:44   3980s] [hotspot] |   C5(V)    |          0.00 |          0.00 |   (none)                            |
[06/02 22:25:44   3980s] [hotspot] |   JA(H)    |          0.00 |          0.00 |   (none)                            |
[06/02 22:25:45   3981s] [hotspot] |   QA(V)    |          0.00 |          0.00 |   (none)                            |
[06/02 22:25:45   3982s] [hotspot] |   QB(H)    |          0.00 |          0.00 |   (none)                            |
[06/02 22:25:45   3982s] [hotspot] |   LB(V)    |          0.00 |          0.00 |   (none)                            |
[06/02 22:25:45   3982s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[06/02 22:25:45   3982s] [hotspot] |   worst    |          0.00 |          0.00 |                                     |
[06/02 22:25:45   3982s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[06/02 22:25:45   3983s] [hotspot] | all layers |          0.00 |          0.00 |                                     |
[06/02 22:25:45   3983s] [hotspot] +------------+---------------+---------------+-------------------------------------+
[06/02 22:25:45   3983s] Local HotSpot Analysis (blockage included) (3d): normalized max congestion hotspot area = 0.00, normalized total congestion hotspot area = 0.00 (area is in unit of 4 std-cell row bins)
[06/02 22:25:45   3983s] Local HotSpot Analysis (blockage included) (3d): normalized congestion max/total hotspot area = 0.00/0.00 (area is in unit of 4 std-cell row bins)
[06/02 22:25:45   3983s] [hotspot] max/total 0.00/0.00, big hotspot (>10) total 0.00
[06/02 22:25:45   3983s] OPERPROF: Finished HotSpotCal at level 1, CPU:6.530, REAL:0.882, MEM:35448.8M, EPOCH TIME: 1748917545.253110
[06/02 22:25:45   3983s] ### Sync with Inovus CongMap cpu:00:00:07, real:00:00:01, mem:22.8 GB, peak:23.5 GB --7.37 [96]--
[06/02 22:25:45   3983s] ### generate_cong_map_content cpu:00:00:07, real:00:00:01, mem:22.8 GB, peak:23.5 GB --7.35 [96]--
[06/02 22:25:45   3983s] ### update starts on Mon Jun  2 22:25:45 2025 with memory = 23316.71 (MB), peak = 24014.27 (MB)
[06/02 22:25:45   3983s] #Complete Global Routing.
[06/02 22:25:45   3983s] #Total wire length = 90 um.
[06/02 22:25:45   3983s] #Total half perimeter of net bounding box = 143 um.
[06/02 22:25:45   3983s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:25:45   3983s] #Total wire length on LAYER M2 = 0 um.
[06/02 22:25:45   3983s] #Total wire length on LAYER C1 = 26 um.
[06/02 22:25:45   3983s] #Total wire length on LAYER C2 = 23 um.
[06/02 22:25:45   3983s] #Total wire length on LAYER C3 = 22 um.
[06/02 22:25:45   3983s] #Total wire length on LAYER C4 = 5 um.
[06/02 22:25:45   3983s] #Total wire length on LAYER C5 = 14 um.
[06/02 22:25:45   3983s] #Total wire length on LAYER JA = 0 um.
[06/02 22:25:45   3983s] #Total wire length on LAYER QA = 0 um.
[06/02 22:25:45   3983s] #Total wire length on LAYER QB = 0 um.
[06/02 22:25:45   3983s] #Total wire length on LAYER LB = 0 um.
[06/02 22:25:45   3983s] #Total number of vias = 94
[06/02 22:25:45   3983s] #Up-Via Summary (total 94):
[06/02 22:25:45   3983s] #           
[06/02 22:25:45   3983s] #-----------------------
[06/02 22:25:45   3983s] # M1                  5
[06/02 22:25:45   3983s] # M2                 34
[06/02 22:25:45   3983s] # C1                 27
[06/02 22:25:45   3983s] # C2                 17
[06/02 22:25:45   3983s] # C3                  6
[06/02 22:25:45   3983s] # C4                  5
[06/02 22:25:45   3983s] #-----------------------
[06/02 22:25:45   3983s] #                    94 
[06/02 22:25:45   3983s] #
[06/02 22:25:45   3983s] ### update cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --0.99 [96]--
[06/02 22:25:45   3983s] ### report_overcon starts on Mon Jun  2 22:25:45 2025 with memory = 23316.59 (MB), peak = 24014.27 (MB)
[06/02 22:25:45   3983s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --0.98 [96]--
[06/02 22:25:45   3983s] ### report_overcon starts on Mon Jun  2 22:25:45 2025 with memory = 23316.59 (MB), peak = 24014.27 (MB)
[06/02 22:25:45   3983s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:25:45   3983s] #Max overcon = 0 track.
[06/02 22:25:45   3983s] #Total overcon = 0.00%.
[06/02 22:25:45   3983s] #Worst layer Gcell overcon rate = 0.00%.
[06/02 22:25:45   3983s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --0.98 [96]--
[06/02 22:25:45   3983s] ### route_end cpu:00:00:07, real:00:00:01, mem:22.8 GB, peak:23.5 GB --6.09 [96]--
[06/02 22:25:45   3983s] ### global_route design signature (34): route=1947785899 net_attr=1819781666
[06/02 22:25:45   3983s] #
[06/02 22:25:45   3983s] #Global routing statistics:
[06/02 22:25:45   3983s] #Cpu time = 00:00:08
[06/02 22:25:45   3983s] #Elapsed time = 00:00:02
[06/02 22:25:45   3983s] #Increased memory = -0.82 (MB)
[06/02 22:25:45   3983s] #Total memory = 23316.59 (MB)
[06/02 22:25:45   3983s] #Peak memory = 24014.27 (MB)
[06/02 22:25:45   3983s] #
[06/02 22:25:45   3983s] #Finished global routing on Mon Jun  2 22:25:45 2025
[06/02 22:25:45   3983s] #
[06/02 22:25:45   3983s] #
[06/02 22:25:45   3983s] ### Time Record (Global Routing) is uninstalled.
[06/02 22:25:45   3983s] ### Time Record (Data Preparation) is installed.
[06/02 22:25:45   3983s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:25:45   3983s] ### track-assign external-init starts on Mon Jun  2 22:25:45 2025 with memory = 23316.53 (MB), peak = 24014.27 (MB)
[06/02 22:25:45   3983s] ### Time Record (Track Assignment) is installed.
[06/02 22:25:45   3983s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:25:45   3983s] ### Time Record (Data Preparation) is installed.
[06/02 22:25:45   3983s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:25:45   3983s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:25:45   3983s] ### Time Record (Track Assignment) is uninstalled.
[06/02 22:25:45   3983s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --0.99 [96]--
[06/02 22:25:45   3983s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23316.53 (MB), peak = 24014.27 (MB)
[06/02 22:25:45   3983s] ### track-assign engine-init starts on Mon Jun  2 22:25:45 2025 with memory = 23316.56 (MB), peak = 24014.27 (MB)
[06/02 22:25:45   3983s] ### Time Record (Track Assignment) is installed.
[06/02 22:25:45   3984s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:25:45   3984s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --0.98 [96]--
[06/02 22:25:45   3984s] ### track-assign core-engine starts on Mon Jun  2 22:25:45 2025 with memory = 23316.56 (MB), peak = 24014.27 (MB)
[06/02 22:25:45   3984s] #Start Track Assignment.
[06/02 22:25:46   3984s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[06/02 22:25:46   3984s] #Complete Track Assignment.
[06/02 22:25:46   3984s] #Total wire length = 90 um.
[06/02 22:25:46   3984s] #Total half perimeter of net bounding box = 143 um.
[06/02 22:25:46   3984s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:25:46   3984s] #Total wire length on LAYER M2 = 0 um.
[06/02 22:25:46   3984s] #Total wire length on LAYER C1 = 26 um.
[06/02 22:25:46   3984s] #Total wire length on LAYER C2 = 23 um.
[06/02 22:25:46   3984s] #Total wire length on LAYER C3 = 22 um.
[06/02 22:25:46   3984s] #Total wire length on LAYER C4 = 5 um.
[06/02 22:25:46   3984s] #Total wire length on LAYER C5 = 14 um.
[06/02 22:25:46   3984s] #Total wire length on LAYER JA = 0 um.
[06/02 22:25:46   3984s] #Total wire length on LAYER QA = 0 um.
[06/02 22:25:46   3984s] #Total wire length on LAYER QB = 0 um.
[06/02 22:25:46   3984s] #Total wire length on LAYER LB = 0 um.
[06/02 22:25:46   3984s] #Total number of vias = 94
[06/02 22:25:46   3984s] #Up-Via Summary (total 94):
[06/02 22:25:46   3984s] #           
[06/02 22:25:46   3984s] #-----------------------
[06/02 22:25:46   3984s] # M1                  5
[06/02 22:25:46   3984s] # M2                 34
[06/02 22:25:46   3984s] # C1                 27
[06/02 22:25:46   3984s] # C2                 17
[06/02 22:25:46   3984s] # C3                  6
[06/02 22:25:46   3984s] # C4                  5
[06/02 22:25:46   3984s] #-----------------------
[06/02 22:25:46   3984s] #                    94 
[06/02 22:25:46   3984s] #
[06/02 22:25:46   3984s] ### track_assign design signature (37): route=1369919734
[06/02 22:25:46   3984s] ### track-assign core-engine cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --1.08 [96]--
[06/02 22:25:46   3984s] ### Time Record (Track Assignment) is uninstalled.
[06/02 22:25:46   3984s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23316.38 (MB), peak = 24014.27 (MB)
[06/02 22:25:46   3984s] #
[06/02 22:25:46   3984s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/02 22:25:46   3984s] #Cpu time = 00:00:12
[06/02 22:25:46   3984s] #Elapsed time = 00:00:05
[06/02 22:25:46   3984s] #Increased memory = 8.38 (MB)
[06/02 22:25:46   3984s] #Total memory = 23316.38 (MB)
[06/02 22:25:46   3984s] #Peak memory = 24014.27 (MB)
[06/02 22:25:46   3984s] #Using multithreading with 96 threads.
[06/02 22:25:46   3984s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:25:46   3984s] ### Time Record (Detail Routing) is installed.
[06/02 22:25:46   3984s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:25:46   3984s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:25:46   3984s] ### Time Record (Data Preparation) is installed.
[06/02 22:25:46   3985s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:25:46   3985s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:25:46   3985s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[06/02 22:25:46   3985s] #
[06/02 22:25:46   3985s] #Start Detail Routing..
[06/02 22:25:46   3985s] #start initial detail routing ...
[06/02 22:25:47   3985s] ### Design has 0 dirty nets, has valid drcs
[06/02 22:25:47   3986s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:25:47   3986s] #   number of violations = 11
[06/02 22:25:47   3986s] #
[06/02 22:25:47   3986s] #  By Layer and Type:
[06/02 22:25:47   3986s] #
[06/02 22:25:47   3986s] #---------+-------+-------+-------+------+-------+----+-------+
[06/02 22:25:47   3986s] #  -      | MetSpc| EOLSpc| MinStp| Color| C2MCon| Enc| Totals|
[06/02 22:25:47   3986s] #---------+-------+-------+-------+------+-------+----+-------+
[06/02 22:25:47   3986s] #  M1     |      2|      0|      2|     0|      0|   0|      4|
[06/02 22:25:47   3986s] #  M2     |      0|      0|      0|     1|      2|   1|      4|
[06/02 22:25:47   3986s] #  C1     |      2|      1|      0|     0|      0|   0|      3|
[06/02 22:25:47   3986s] #  Totals |      4|      1|      2|     1|      2|   1|     11|
[06/02 22:25:47   3986s] #---------+-------+-------+-------+------+-------+----+-------+
[06/02 22:25:47   3986s] #
[06/02 22:25:47   3986s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23319.48 (MB), peak = 24014.27 (MB)
[06/02 22:25:47   3986s] #start 1st optimization iteration ...
[06/02 22:25:48   3986s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:25:48   3986s] #   number of violations = 5
[06/02 22:25:48   3986s] #
[06/02 22:25:48   3986s] #  By Layer and Type:
[06/02 22:25:48   3986s] #
[06/02 22:25:48   3986s] #---------+------+----+-------+
[06/02 22:25:48   3986s] #  -      | Color| Enc| Totals|
[06/02 22:25:48   3986s] #---------+------+----+-------+
[06/02 22:25:48   3986s] #  M1     |     0|   1|      1|
[06/02 22:25:48   3986s] #  M2     |     2|   2|      4|
[06/02 22:25:48   3986s] #  Totals |     2|   3|      5|
[06/02 22:25:48   3986s] #---------+------+----+-------+
[06/02 22:25:48   3986s] #
[06/02 22:25:48   3986s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23319.68 (MB), peak = 24014.27 (MB)
[06/02 22:25:48   3986s] #start 2nd optimization iteration ...
[06/02 22:25:48   3987s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:25:48   3987s] #   number of violations = 6
[06/02 22:25:48   3987s] #
[06/02 22:25:48   3987s] #  By Layer and Type:
[06/02 22:25:48   3987s] #
[06/02 22:25:48   3987s] #---------+----+-------+
[06/02 22:25:48   3987s] #  -      | Enc| Totals|
[06/02 22:25:48   3987s] #---------+----+-------+
[06/02 22:25:48   3987s] #  M1     |   3|      3|
[06/02 22:25:48   3987s] #  M2     |   3|      3|
[06/02 22:25:48   3987s] #  Totals |   6|      6|
[06/02 22:25:48   3987s] #---------+----+-------+
[06/02 22:25:48   3987s] #
[06/02 22:25:48   3987s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23319.88 (MB), peak = 24014.27 (MB)
[06/02 22:25:48   3987s] #start 3rd optimization iteration ...
[06/02 22:25:49   3987s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:25:49   3987s] #   number of violations = 6
[06/02 22:25:49   3987s] #
[06/02 22:25:49   3987s] #  By Layer and Type:
[06/02 22:25:49   3987s] #
[06/02 22:25:49   3987s] #---------+----+-------+
[06/02 22:25:49   3987s] #  -      | Enc| Totals|
[06/02 22:25:49   3987s] #---------+----+-------+
[06/02 22:25:49   3987s] #  M1     |   3|      3|
[06/02 22:25:49   3987s] #  M2     |   3|      3|
[06/02 22:25:49   3987s] #  Totals |   6|      6|
[06/02 22:25:49   3987s] #---------+----+-------+
[06/02 22:25:49   3987s] #
[06/02 22:25:49   3988s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23319.64 (MB), peak = 24014.27 (MB)
[06/02 22:25:49   3988s] #start 4th optimization iteration ...
[06/02 22:25:49   3988s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:25:49   3988s] #   number of violations = 6
[06/02 22:25:49   3988s] #
[06/02 22:25:49   3988s] #  By Layer and Type:
[06/02 22:25:49   3988s] #
[06/02 22:25:49   3988s] #---------+----+-------+
[06/02 22:25:49   3988s] #  -      | Enc| Totals|
[06/02 22:25:49   3988s] #---------+----+-------+
[06/02 22:25:49   3988s] #  M1     |   3|      3|
[06/02 22:25:49   3988s] #  M2     |   3|      3|
[06/02 22:25:49   3988s] #  Totals |   6|      6|
[06/02 22:25:49   3988s] #---------+----+-------+
[06/02 22:25:49   3988s] #
[06/02 22:25:49   3988s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23319.11 (MB), peak = 24014.27 (MB)
[06/02 22:25:49   3988s] #start 5th optimization iteration ...
[06/02 22:25:50   3989s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:25:50   3989s] #   number of violations = 7
[06/02 22:25:50   3989s] #
[06/02 22:25:50   3989s] #  By Layer and Type:
[06/02 22:25:50   3989s] #
[06/02 22:25:50   3989s] #---------+-------+----+-------+
[06/02 22:25:50   3989s] #  -      | C2MCon| Enc| Totals|
[06/02 22:25:50   3989s] #---------+-------+----+-------+
[06/02 22:25:50   3989s] #  M1     |      0|   3|      3|
[06/02 22:25:50   3989s] #  M2     |      1|   3|      4|
[06/02 22:25:50   3989s] #  Totals |      1|   6|      7|
[06/02 22:25:50   3989s] #---------+-------+----+-------+
[06/02 22:25:50   3989s] #
[06/02 22:25:50   3989s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.94 (MB), peak = 24014.27 (MB)
[06/02 22:25:50   3989s] #start 6th optimization iteration ...
[06/02 22:25:51   3990s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:25:51   3990s] #   number of violations = 3
[06/02 22:25:51   3990s] #
[06/02 22:25:51   3990s] #  By Layer and Type:
[06/02 22:25:51   3990s] #
[06/02 22:25:51   3990s] #---------+-------+----+-------+
[06/02 22:25:51   3990s] #  -      | C2MCvx| Enc| Totals|
[06/02 22:25:51   3990s] #---------+-------+----+-------+
[06/02 22:25:51   3990s] #  M1     |      0|   1|      1|
[06/02 22:25:51   3990s] #  M2     |      0|   1|      1|
[06/02 22:25:51   3990s] #  C1     |      1|   0|      1|
[06/02 22:25:51   3990s] #  Totals |      1|   2|      3|
[06/02 22:25:51   3990s] #---------+-------+----+-------+
[06/02 22:25:51   3990s] #
[06/02 22:25:51   3990s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.68 (MB), peak = 24014.27 (MB)
[06/02 22:25:51   3990s] #start 7th optimization iteration ...
[06/02 22:25:51   3990s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:25:51   3990s] #   number of violations = 3
[06/02 22:25:51   3990s] #
[06/02 22:25:51   3990s] #  By Layer and Type:
[06/02 22:25:51   3990s] #
[06/02 22:25:51   3990s] #---------+----+-------+
[06/02 22:25:51   3990s] #  -      | Enc| Totals|
[06/02 22:25:51   3990s] #---------+----+-------+
[06/02 22:25:51   3990s] #  M1     |   1|      1|
[06/02 22:25:51   3990s] #  M2     |   2|      2|
[06/02 22:25:51   3990s] #  Totals |   3|      3|
[06/02 22:25:51   3990s] #---------+----+-------+
[06/02 22:25:51   3990s] #
[06/02 22:25:51   3990s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23318.54 (MB), peak = 24014.27 (MB)
[06/02 22:25:51   3990s] #start 8th optimization iteration ...
[06/02 22:25:51   3991s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:25:51   3991s] #   number of violations = 2
[06/02 22:25:51   3991s] #
[06/02 22:25:51   3991s] #  By Layer and Type:
[06/02 22:25:51   3991s] #
[06/02 22:25:51   3991s] #---------+----+-------+
[06/02 22:25:51   3991s] #  -      | Enc| Totals|
[06/02 22:25:51   3991s] #---------+----+-------+
[06/02 22:25:51   3991s] #  M1     |   1|      1|
[06/02 22:25:51   3991s] #  M2     |   1|      1|
[06/02 22:25:51   3991s] #  Totals |   2|      2|
[06/02 22:25:51   3991s] #---------+----+-------+
[06/02 22:25:51   3991s] #
[06/02 22:25:51   3991s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23318.01 (MB), peak = 24014.27 (MB)
[06/02 22:25:51   3991s] #start 9th optimization iteration ...
[06/02 22:25:52   3991s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:25:52   3991s] #   number of violations = 2
[06/02 22:25:52   3991s] #
[06/02 22:25:52   3991s] #  By Layer and Type:
[06/02 22:25:52   3991s] #
[06/02 22:25:52   3991s] #---------+----+-------+
[06/02 22:25:52   3991s] #  -      | Enc| Totals|
[06/02 22:25:52   3991s] #---------+----+-------+
[06/02 22:25:52   3991s] #  M1     |   1|      1|
[06/02 22:25:52   3991s] #  M2     |   1|      1|
[06/02 22:25:52   3991s] #  Totals |   2|      2|
[06/02 22:25:52   3991s] #---------+----+-------+
[06/02 22:25:52   3991s] #
[06/02 22:25:52   3991s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23317.67 (MB), peak = 24014.27 (MB)
[06/02 22:25:52   3991s] #start 10th optimization iteration ...
[06/02 22:25:52   3992s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:25:52   3992s] #   number of violations = 2
[06/02 22:25:52   3992s] #
[06/02 22:25:52   3992s] #  By Layer and Type:
[06/02 22:25:52   3992s] #
[06/02 22:25:52   3992s] #---------+----+-------+
[06/02 22:25:52   3992s] #  -      | Enc| Totals|
[06/02 22:25:52   3992s] #---------+----+-------+
[06/02 22:25:52   3992s] #  M1     |   1|      1|
[06/02 22:25:52   3992s] #  M2     |   1|      1|
[06/02 22:25:52   3992s] #  Totals |   2|      2|
[06/02 22:25:52   3992s] #---------+----+-------+
[06/02 22:25:52   3992s] #
[06/02 22:25:52   3992s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23317.57 (MB), peak = 24014.27 (MB)
[06/02 22:25:52   3992s] #start 11th optimization iteration ...
[06/02 22:25:53   3993s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:25:53   3993s] #   number of violations = 2
[06/02 22:25:53   3993s] #
[06/02 22:25:53   3993s] #  By Layer and Type:
[06/02 22:25:53   3993s] #
[06/02 22:25:53   3993s] #---------+----+-------+
[06/02 22:25:53   3993s] #  -      | Enc| Totals|
[06/02 22:25:53   3993s] #---------+----+-------+
[06/02 22:25:53   3993s] #  M1     |   1|      1|
[06/02 22:25:53   3993s] #  M2     |   1|      1|
[06/02 22:25:53   3993s] #  Totals |   2|      2|
[06/02 22:25:53   3993s] #---------+----+-------+
[06/02 22:25:53   3993s] #
[06/02 22:25:53   3993s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23317.37 (MB), peak = 24014.27 (MB)
[06/02 22:25:53   3993s] #start 12th optimization iteration ...
[06/02 22:25:53   3993s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:25:54   3993s] #   number of violations = 2
[06/02 22:25:54   3993s] #
[06/02 22:25:54   3993s] #  By Layer and Type:
[06/02 22:25:54   3993s] #
[06/02 22:25:54   3993s] #---------+----+-------+
[06/02 22:25:54   3993s] #  -      | Enc| Totals|
[06/02 22:25:54   3993s] #---------+----+-------+
[06/02 22:25:54   3993s] #  M1     |   1|      1|
[06/02 22:25:54   3993s] #  M2     |   1|      1|
[06/02 22:25:54   3993s] #  Totals |   2|      2|
[06/02 22:25:54   3993s] #---------+----+-------+
[06/02 22:25:54   3993s] #
[06/02 22:25:54   3993s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23317.59 (MB), peak = 24014.27 (MB)
[06/02 22:25:54   3993s] #start 13th optimization iteration ...
[06/02 22:25:54   3994s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:25:54   3994s] #   number of violations = 2
[06/02 22:25:54   3994s] #
[06/02 22:25:54   3994s] #  By Layer and Type:
[06/02 22:25:54   3994s] #
[06/02 22:25:54   3994s] #---------+----+-------+
[06/02 22:25:54   3994s] #  -      | Enc| Totals|
[06/02 22:25:54   3994s] #---------+----+-------+
[06/02 22:25:54   3994s] #  M1     |   1|      1|
[06/02 22:25:54   3994s] #  M2     |   1|      1|
[06/02 22:25:54   3994s] #  Totals |   2|      2|
[06/02 22:25:54   3994s] #---------+----+-------+
[06/02 22:25:54   3994s] #
[06/02 22:25:54   3994s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23317.40 (MB), peak = 24014.27 (MB)
[06/02 22:25:54   3994s] #start 14th optimization iteration ...
[06/02 22:25:54   3994s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:25:54   3994s] #   number of violations = 2
[06/02 22:25:54   3994s] #
[06/02 22:25:54   3994s] #  By Layer and Type:
[06/02 22:25:54   3994s] #
[06/02 22:25:54   3994s] #---------+----+-------+
[06/02 22:25:54   3994s] #  -      | Enc| Totals|
[06/02 22:25:54   3994s] #---------+----+-------+
[06/02 22:25:54   3994s] #  M1     |   1|      1|
[06/02 22:25:54   3994s] #  M2     |   1|      1|
[06/02 22:25:54   3994s] #  Totals |   2|      2|
[06/02 22:25:54   3994s] #---------+----+-------+
[06/02 22:25:54   3994s] #
[06/02 22:25:54   3994s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23317.51 (MB), peak = 24014.27 (MB)
[06/02 22:25:54   3994s] #start 15th optimization iteration ...
[06/02 22:25:55   3995s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:25:55   3995s] #   number of violations = 2
[06/02 22:25:55   3995s] #
[06/02 22:25:55   3995s] #  By Layer and Type:
[06/02 22:25:55   3995s] #
[06/02 22:25:55   3995s] #---------+----+-------+
[06/02 22:25:55   3995s] #  -      | Enc| Totals|
[06/02 22:25:55   3995s] #---------+----+-------+
[06/02 22:25:55   3995s] #  M1     |   1|      1|
[06/02 22:25:55   3995s] #  M2     |   1|      1|
[06/02 22:25:55   3995s] #  Totals |   2|      2|
[06/02 22:25:55   3995s] #---------+----+-------+
[06/02 22:25:55   3995s] #
[06/02 22:25:55   3995s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23317.44 (MB), peak = 24014.27 (MB)
[06/02 22:25:55   3995s] #start 16th optimization iteration ...
[06/02 22:25:55   3995s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:25:55   3995s] #   number of violations = 2
[06/02 22:25:55   3995s] #
[06/02 22:25:55   3995s] #  By Layer and Type:
[06/02 22:25:55   3995s] #
[06/02 22:25:55   3995s] #---------+----+-------+
[06/02 22:25:55   3995s] #  -      | Enc| Totals|
[06/02 22:25:55   3995s] #---------+----+-------+
[06/02 22:25:55   3995s] #  M1     |   1|      1|
[06/02 22:25:55   3995s] #  M2     |   1|      1|
[06/02 22:25:55   3995s] #  Totals |   2|      2|
[06/02 22:25:55   3995s] #---------+----+-------+
[06/02 22:25:55   3995s] #
[06/02 22:25:55   3995s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23317.62 (MB), peak = 24014.27 (MB)
[06/02 22:25:55   3995s] #start 17th optimization iteration ...
[06/02 22:25:56   3996s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:25:56   3996s] #   number of violations = 2
[06/02 22:25:56   3996s] #
[06/02 22:25:56   3996s] #  By Layer and Type:
[06/02 22:25:56   3996s] #
[06/02 22:25:56   3996s] #---------+----+-------+
[06/02 22:25:56   3996s] #  -      | Enc| Totals|
[06/02 22:25:56   3996s] #---------+----+-------+
[06/02 22:25:56   3996s] #  M1     |   1|      1|
[06/02 22:25:56   3996s] #  M2     |   1|      1|
[06/02 22:25:56   3996s] #  Totals |   2|      2|
[06/02 22:25:56   3996s] #---------+----+-------+
[06/02 22:25:56   3996s] #
[06/02 22:25:56   3996s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23317.67 (MB), peak = 24014.27 (MB)
[06/02 22:25:56   3996s] #start 18th optimization iteration ...
[06/02 22:25:56   3997s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:25:56   3997s] #   number of violations = 2
[06/02 22:25:56   3997s] #
[06/02 22:25:56   3997s] #  By Layer and Type:
[06/02 22:25:56   3997s] #
[06/02 22:25:56   3997s] #---------+----+-------+
[06/02 22:25:56   3997s] #  -      | Enc| Totals|
[06/02 22:25:56   3997s] #---------+----+-------+
[06/02 22:25:56   3997s] #  M1     |   1|      1|
[06/02 22:25:56   3997s] #  M2     |   1|      1|
[06/02 22:25:56   3997s] #  Totals |   2|      2|
[06/02 22:25:56   3997s] #---------+----+-------+
[06/02 22:25:56   3997s] #
[06/02 22:25:56   3997s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23317.82 (MB), peak = 24014.27 (MB)
[06/02 22:25:56   3997s] #start 19th optimization iteration ...
[06/02 22:25:57   3997s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:25:57   3997s] #   number of violations = 2
[06/02 22:25:57   3997s] #
[06/02 22:25:57   3997s] #  By Layer and Type:
[06/02 22:25:57   3997s] #
[06/02 22:25:57   3997s] #---------+----+-------+
[06/02 22:25:57   3997s] #  -      | Enc| Totals|
[06/02 22:25:57   3997s] #---------+----+-------+
[06/02 22:25:57   3997s] #  M1     |   1|      1|
[06/02 22:25:57   3997s] #  M2     |   1|      1|
[06/02 22:25:57   3997s] #  Totals |   2|      2|
[06/02 22:25:57   3997s] #---------+----+-------+
[06/02 22:25:57   3997s] #
[06/02 22:25:57   3997s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23317.73 (MB), peak = 24014.27 (MB)
[06/02 22:25:57   3997s] #start 20th optimization iteration ...
[06/02 22:25:57   3998s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:25:57   3998s] #   number of violations = 2
[06/02 22:25:57   3998s] #
[06/02 22:25:57   3998s] #  By Layer and Type:
[06/02 22:25:57   3998s] #
[06/02 22:25:57   3998s] #---------+----+-------+
[06/02 22:25:57   3998s] #  -      | Enc| Totals|
[06/02 22:25:57   3998s] #---------+----+-------+
[06/02 22:25:57   3998s] #  M1     |   1|      1|
[06/02 22:25:57   3998s] #  M2     |   1|      1|
[06/02 22:25:57   3998s] #  Totals |   2|      2|
[06/02 22:25:57   3998s] #---------+----+-------+
[06/02 22:25:57   3998s] #
[06/02 22:25:57   3998s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 23317.63 (MB), peak = 24014.27 (MB)
[06/02 22:25:57   3998s] #start 21th optimization iteration ...
[06/02 22:25:58   3998s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:25:58   3998s] #   number of violations = 2
[06/02 22:25:58   3998s] #
[06/02 22:25:58   3998s] #  By Layer and Type:
[06/02 22:25:58   3998s] #
[06/02 22:25:58   3998s] #---------+----+-------+
[06/02 22:25:58   3998s] #  -      | Enc| Totals|
[06/02 22:25:58   3998s] #---------+----+-------+
[06/02 22:25:58   3998s] #  M1     |   1|      1|
[06/02 22:25:58   3998s] #  M2     |   1|      1|
[06/02 22:25:58   3998s] #  Totals |   2|      2|
[06/02 22:25:58   3998s] #---------+----+-------+
[06/02 22:25:58   3998s] #
[06/02 22:25:58   3998s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23317.56 (MB), peak = 24014.27 (MB)
[06/02 22:25:58   3998s] #start 22th optimization iteration ...
[06/02 22:25:58   3999s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:25:58   3999s] #   number of violations = 2
[06/02 22:25:58   3999s] #
[06/02 22:25:58   3999s] #  By Layer and Type:
[06/02 22:25:58   3999s] #
[06/02 22:25:58   3999s] #---------+----+-------+
[06/02 22:25:58   3999s] #  -      | Enc| Totals|
[06/02 22:25:58   3999s] #---------+----+-------+
[06/02 22:25:58   3999s] #  M1     |   1|      1|
[06/02 22:25:58   3999s] #  M2     |   1|      1|
[06/02 22:25:58   3999s] #  Totals |   2|      2|
[06/02 22:25:58   3999s] #---------+----+-------+
[06/02 22:25:58   3999s] #
[06/02 22:25:58   3999s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23317.57 (MB), peak = 24014.27 (MB)
[06/02 22:25:58   3999s] #start 23th optimization iteration ...
[06/02 22:25:59   4000s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:25:59   4000s] #   number of violations = 2
[06/02 22:25:59   4000s] #
[06/02 22:25:59   4000s] #  By Layer and Type:
[06/02 22:25:59   4000s] #
[06/02 22:25:59   4000s] #---------+----+-------+
[06/02 22:25:59   4000s] #  -      | Enc| Totals|
[06/02 22:25:59   4000s] #---------+----+-------+
[06/02 22:25:59   4000s] #  M1     |   1|      1|
[06/02 22:25:59   4000s] #  M2     |   1|      1|
[06/02 22:25:59   4000s] #  Totals |   2|      2|
[06/02 22:25:59   4000s] #---------+----+-------+
[06/02 22:25:59   4000s] #
[06/02 22:25:59   4000s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23317.75 (MB), peak = 24014.27 (MB)
[06/02 22:25:59   4000s] #start 24th optimization iteration ...
[06/02 22:25:59   4001s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:25:59   4001s] #   number of violations = 2
[06/02 22:25:59   4001s] #
[06/02 22:25:59   4001s] #  By Layer and Type:
[06/02 22:25:59   4001s] #
[06/02 22:25:59   4001s] #---------+----+-------+
[06/02 22:25:59   4001s] #  -      | Enc| Totals|
[06/02 22:25:59   4001s] #---------+----+-------+
[06/02 22:25:59   4001s] #  M1     |   1|      1|
[06/02 22:25:59   4001s] #  M2     |   1|      1|
[06/02 22:25:59   4001s] #  Totals |   2|      2|
[06/02 22:25:59   4001s] #---------+----+-------+
[06/02 22:25:59   4001s] #
[06/02 22:25:59   4001s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.05 (MB), peak = 24014.27 (MB)
[06/02 22:25:59   4001s] #start 25th optimization iteration ...
[06/02 22:26:00   4001s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:00   4001s] #   number of violations = 2
[06/02 22:26:00   4001s] #
[06/02 22:26:00   4001s] #  By Layer and Type:
[06/02 22:26:00   4001s] #
[06/02 22:26:00   4001s] #---------+----+-------+
[06/02 22:26:00   4001s] #  -      | Enc| Totals|
[06/02 22:26:00   4001s] #---------+----+-------+
[06/02 22:26:00   4001s] #  M1     |   1|      1|
[06/02 22:26:00   4001s] #  M2     |   1|      1|
[06/02 22:26:00   4001s] #  Totals |   2|      2|
[06/02 22:26:00   4001s] #---------+----+-------+
[06/02 22:26:00   4001s] #
[06/02 22:26:00   4001s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23317.99 (MB), peak = 24014.27 (MB)
[06/02 22:26:00   4001s] #start 26th optimization iteration ...
[06/02 22:26:01   4002s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:01   4002s] #   number of violations = 2
[06/02 22:26:01   4002s] #
[06/02 22:26:01   4002s] #  By Layer and Type:
[06/02 22:26:01   4002s] #
[06/02 22:26:01   4002s] #---------+----+-------+
[06/02 22:26:01   4002s] #  -      | Enc| Totals|
[06/02 22:26:01   4002s] #---------+----+-------+
[06/02 22:26:01   4002s] #  M1     |   1|      1|
[06/02 22:26:01   4002s] #  M2     |   1|      1|
[06/02 22:26:01   4002s] #  Totals |   2|      2|
[06/02 22:26:01   4002s] #---------+----+-------+
[06/02 22:26:01   4002s] #
[06/02 22:26:01   4002s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23317.97 (MB), peak = 24014.27 (MB)
[06/02 22:26:01   4002s] #start 27th optimization iteration ...
[06/02 22:26:01   4002s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:01   4002s] #   number of violations = 2
[06/02 22:26:01   4002s] #
[06/02 22:26:01   4002s] #  By Layer and Type:
[06/02 22:26:01   4002s] #
[06/02 22:26:01   4002s] #---------+----+-------+
[06/02 22:26:01   4002s] #  -      | Enc| Totals|
[06/02 22:26:01   4002s] #---------+----+-------+
[06/02 22:26:01   4002s] #  M1     |   1|      1|
[06/02 22:26:01   4002s] #  M2     |   1|      1|
[06/02 22:26:01   4002s] #  Totals |   2|      2|
[06/02 22:26:01   4002s] #---------+----+-------+
[06/02 22:26:01   4002s] #
[06/02 22:26:01   4002s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23317.95 (MB), peak = 24014.27 (MB)
[06/02 22:26:01   4002s] #start 28th optimization iteration ...
[06/02 22:26:02   4003s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:02   4003s] #   number of violations = 2
[06/02 22:26:02   4003s] #
[06/02 22:26:02   4003s] #  By Layer and Type:
[06/02 22:26:02   4003s] #
[06/02 22:26:02   4003s] #---------+----+-------+
[06/02 22:26:02   4003s] #  -      | Enc| Totals|
[06/02 22:26:02   4003s] #---------+----+-------+
[06/02 22:26:02   4003s] #  M1     |   1|      1|
[06/02 22:26:02   4003s] #  M2     |   1|      1|
[06/02 22:26:02   4003s] #  Totals |   2|      2|
[06/02 22:26:02   4003s] #---------+----+-------+
[06/02 22:26:02   4003s] #
[06/02 22:26:02   4003s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23317.99 (MB), peak = 24014.27 (MB)
[06/02 22:26:02   4003s] #start 29th optimization iteration ...
[06/02 22:26:02   4004s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:02   4004s] #   number of violations = 2
[06/02 22:26:02   4004s] #
[06/02 22:26:02   4004s] #  By Layer and Type:
[06/02 22:26:02   4004s] #
[06/02 22:26:02   4004s] #---------+----+-------+
[06/02 22:26:02   4004s] #  -      | Enc| Totals|
[06/02 22:26:02   4004s] #---------+----+-------+
[06/02 22:26:02   4004s] #  M1     |   1|      1|
[06/02 22:26:02   4004s] #  M2     |   1|      1|
[06/02 22:26:02   4004s] #  Totals |   2|      2|
[06/02 22:26:02   4004s] #---------+----+-------+
[06/02 22:26:02   4004s] #
[06/02 22:26:02   4004s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23317.98 (MB), peak = 24014.27 (MB)
[06/02 22:26:02   4004s] #start 30th optimization iteration ...
[06/02 22:26:03   4004s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:03   4004s] #   number of violations = 2
[06/02 22:26:03   4004s] #
[06/02 22:26:03   4004s] #  By Layer and Type:
[06/02 22:26:03   4004s] #
[06/02 22:26:03   4004s] #---------+----+-------+
[06/02 22:26:03   4004s] #  -      | Enc| Totals|
[06/02 22:26:03   4004s] #---------+----+-------+
[06/02 22:26:03   4004s] #  M1     |   1|      1|
[06/02 22:26:03   4004s] #  M2     |   1|      1|
[06/02 22:26:03   4004s] #  Totals |   2|      2|
[06/02 22:26:03   4004s] #---------+----+-------+
[06/02 22:26:03   4004s] #
[06/02 22:26:03   4004s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.31 (MB), peak = 24014.27 (MB)
[06/02 22:26:03   4004s] #start 31th optimization iteration ...
[06/02 22:26:04   4005s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:04   4005s] #   number of violations = 2
[06/02 22:26:04   4005s] #
[06/02 22:26:04   4005s] #  By Layer and Type:
[06/02 22:26:04   4005s] #
[06/02 22:26:04   4005s] #---------+----+-------+
[06/02 22:26:04   4005s] #  -      | Enc| Totals|
[06/02 22:26:04   4005s] #---------+----+-------+
[06/02 22:26:04   4005s] #  M1     |   1|      1|
[06/02 22:26:04   4005s] #  M2     |   1|      1|
[06/02 22:26:04   4005s] #  Totals |   2|      2|
[06/02 22:26:04   4005s] #---------+----+-------+
[06/02 22:26:04   4005s] #
[06/02 22:26:04   4005s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.29 (MB), peak = 24014.27 (MB)
[06/02 22:26:04   4005s] #start 32th optimization iteration ...
[06/02 22:26:04   4006s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:04   4006s] #   number of violations = 2
[06/02 22:26:04   4006s] #
[06/02 22:26:04   4006s] #  By Layer and Type:
[06/02 22:26:04   4006s] #
[06/02 22:26:04   4006s] #---------+----+-------+
[06/02 22:26:04   4006s] #  -      | Enc| Totals|
[06/02 22:26:04   4006s] #---------+----+-------+
[06/02 22:26:04   4006s] #  M1     |   1|      1|
[06/02 22:26:04   4006s] #  M2     |   1|      1|
[06/02 22:26:04   4006s] #  Totals |   2|      2|
[06/02 22:26:04   4006s] #---------+----+-------+
[06/02 22:26:04   4006s] #
[06/02 22:26:04   4006s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.39 (MB), peak = 24014.27 (MB)
[06/02 22:26:04   4006s] #start 33th optimization iteration ...
[06/02 22:26:05   4007s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:05   4007s] #   number of violations = 2
[06/02 22:26:05   4007s] #
[06/02 22:26:05   4007s] #  By Layer and Type:
[06/02 22:26:05   4007s] #
[06/02 22:26:05   4007s] #---------+----+-------+
[06/02 22:26:05   4007s] #  -      | Enc| Totals|
[06/02 22:26:05   4007s] #---------+----+-------+
[06/02 22:26:05   4007s] #  M1     |   1|      1|
[06/02 22:26:05   4007s] #  M2     |   1|      1|
[06/02 22:26:05   4007s] #  Totals |   2|      2|
[06/02 22:26:05   4007s] #---------+----+-------+
[06/02 22:26:05   4007s] #
[06/02 22:26:05   4007s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.48 (MB), peak = 24014.27 (MB)
[06/02 22:26:05   4007s] #start 34th optimization iteration ...
[06/02 22:26:05   4007s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:05   4007s] #   number of violations = 2
[06/02 22:26:05   4007s] #
[06/02 22:26:05   4007s] #  By Layer and Type:
[06/02 22:26:05   4007s] #
[06/02 22:26:05   4007s] #---------+----+-------+
[06/02 22:26:05   4007s] #  -      | Enc| Totals|
[06/02 22:26:05   4007s] #---------+----+-------+
[06/02 22:26:05   4007s] #  M1     |   1|      1|
[06/02 22:26:05   4007s] #  M2     |   1|      1|
[06/02 22:26:05   4007s] #  Totals |   2|      2|
[06/02 22:26:05   4007s] #---------+----+-------+
[06/02 22:26:05   4007s] #
[06/02 22:26:05   4007s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.48 (MB), peak = 24014.27 (MB)
[06/02 22:26:05   4007s] #start 35th optimization iteration ...
[06/02 22:26:06   4008s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:06   4008s] #   number of violations = 2
[06/02 22:26:06   4008s] #
[06/02 22:26:06   4008s] #  By Layer and Type:
[06/02 22:26:06   4008s] #
[06/02 22:26:06   4008s] #---------+----+-------+
[06/02 22:26:06   4008s] #  -      | Enc| Totals|
[06/02 22:26:06   4008s] #---------+----+-------+
[06/02 22:26:06   4008s] #  M1     |   1|      1|
[06/02 22:26:06   4008s] #  M2     |   1|      1|
[06/02 22:26:06   4008s] #  Totals |   2|      2|
[06/02 22:26:06   4008s] #---------+----+-------+
[06/02 22:26:06   4008s] #
[06/02 22:26:06   4008s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.37 (MB), peak = 24014.27 (MB)
[06/02 22:26:06   4008s] #start 36th optimization iteration ...
[06/02 22:26:07   4009s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:07   4009s] #   number of violations = 2
[06/02 22:26:07   4009s] #
[06/02 22:26:07   4009s] #  By Layer and Type:
[06/02 22:26:07   4009s] #
[06/02 22:26:07   4009s] #---------+----+-------+
[06/02 22:26:07   4009s] #  -      | Enc| Totals|
[06/02 22:26:07   4009s] #---------+----+-------+
[06/02 22:26:07   4009s] #  M1     |   1|      1|
[06/02 22:26:07   4009s] #  M2     |   1|      1|
[06/02 22:26:07   4009s] #  Totals |   2|      2|
[06/02 22:26:07   4009s] #---------+----+-------+
[06/02 22:26:07   4009s] #
[06/02 22:26:07   4009s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.50 (MB), peak = 24014.27 (MB)
[06/02 22:26:07   4009s] #start 37th optimization iteration ...
[06/02 22:26:07   4009s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:07   4009s] #   number of violations = 2
[06/02 22:26:07   4009s] #
[06/02 22:26:07   4009s] #  By Layer and Type:
[06/02 22:26:07   4009s] #
[06/02 22:26:07   4009s] #---------+----+-------+
[06/02 22:26:07   4009s] #  -      | Enc| Totals|
[06/02 22:26:07   4009s] #---------+----+-------+
[06/02 22:26:07   4009s] #  M1     |   1|      1|
[06/02 22:26:07   4009s] #  M2     |   1|      1|
[06/02 22:26:07   4009s] #  Totals |   2|      2|
[06/02 22:26:07   4009s] #---------+----+-------+
[06/02 22:26:07   4009s] #
[06/02 22:26:07   4009s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.57 (MB), peak = 24014.27 (MB)
[06/02 22:26:07   4009s] #start 38th optimization iteration ...
[06/02 22:26:08   4010s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:08   4010s] #   number of violations = 2
[06/02 22:26:08   4010s] #
[06/02 22:26:08   4010s] #  By Layer and Type:
[06/02 22:26:08   4010s] #
[06/02 22:26:08   4010s] #---------+----+-------+
[06/02 22:26:08   4010s] #  -      | Enc| Totals|
[06/02 22:26:08   4010s] #---------+----+-------+
[06/02 22:26:08   4010s] #  M1     |   1|      1|
[06/02 22:26:08   4010s] #  M2     |   1|      1|
[06/02 22:26:08   4010s] #  Totals |   2|      2|
[06/02 22:26:08   4010s] #---------+----+-------+
[06/02 22:26:08   4010s] #
[06/02 22:26:08   4010s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.69 (MB), peak = 24014.27 (MB)
[06/02 22:26:08   4010s] #start 39th optimization iteration ...
[06/02 22:26:08   4010s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:08   4010s] #   number of violations = 2
[06/02 22:26:08   4010s] #
[06/02 22:26:08   4010s] #  By Layer and Type:
[06/02 22:26:08   4010s] #
[06/02 22:26:08   4010s] #---------+----+-------+
[06/02 22:26:08   4010s] #  -      | Enc| Totals|
[06/02 22:26:08   4010s] #---------+----+-------+
[06/02 22:26:08   4010s] #  M1     |   1|      1|
[06/02 22:26:08   4010s] #  M2     |   1|      1|
[06/02 22:26:08   4010s] #  Totals |   2|      2|
[06/02 22:26:08   4010s] #---------+----+-------+
[06/02 22:26:08   4010s] #
[06/02 22:26:08   4011s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.72 (MB), peak = 24014.27 (MB)
[06/02 22:26:08   4011s] #start 40th optimization iteration ...
[06/02 22:26:09   4011s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:09   4011s] #   number of violations = 2
[06/02 22:26:09   4011s] #
[06/02 22:26:09   4011s] #  By Layer and Type:
[06/02 22:26:09   4011s] #
[06/02 22:26:09   4011s] #---------+----+-------+
[06/02 22:26:09   4011s] #  -      | Enc| Totals|
[06/02 22:26:09   4011s] #---------+----+-------+
[06/02 22:26:09   4011s] #  M1     |   1|      1|
[06/02 22:26:09   4011s] #  M2     |   1|      1|
[06/02 22:26:09   4011s] #  Totals |   2|      2|
[06/02 22:26:09   4011s] #---------+----+-------+
[06/02 22:26:09   4011s] #
[06/02 22:26:09   4011s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.83 (MB), peak = 24014.27 (MB)
[06/02 22:26:09   4011s] #start 41th optimization iteration ...
[06/02 22:26:10   4012s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:10   4012s] #   number of violations = 2
[06/02 22:26:10   4012s] #
[06/02 22:26:10   4012s] #  By Layer and Type:
[06/02 22:26:10   4012s] #
[06/02 22:26:10   4012s] #---------+----+-------+
[06/02 22:26:10   4012s] #  -      | Enc| Totals|
[06/02 22:26:10   4012s] #---------+----+-------+
[06/02 22:26:10   4012s] #  M1     |   1|      1|
[06/02 22:26:10   4012s] #  M2     |   1|      1|
[06/02 22:26:10   4012s] #  Totals |   2|      2|
[06/02 22:26:10   4012s] #---------+----+-------+
[06/02 22:26:10   4012s] #
[06/02 22:26:10   4012s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.83 (MB), peak = 24014.27 (MB)
[06/02 22:26:10   4012s] #start 42th optimization iteration ...
[06/02 22:26:10   4013s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:10   4013s] #   number of violations = 2
[06/02 22:26:10   4013s] #
[06/02 22:26:10   4013s] #  By Layer and Type:
[06/02 22:26:10   4013s] #
[06/02 22:26:10   4013s] #---------+----+-------+
[06/02 22:26:10   4013s] #  -      | Enc| Totals|
[06/02 22:26:10   4013s] #---------+----+-------+
[06/02 22:26:10   4013s] #  M1     |   1|      1|
[06/02 22:26:10   4013s] #  M2     |   1|      1|
[06/02 22:26:10   4013s] #  Totals |   2|      2|
[06/02 22:26:10   4013s] #---------+----+-------+
[06/02 22:26:10   4013s] #
[06/02 22:26:10   4013s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.91 (MB), peak = 24014.27 (MB)
[06/02 22:26:10   4013s] #start 43th optimization iteration ...
[06/02 22:26:11   4013s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:11   4013s] #   number of violations = 2
[06/02 22:26:11   4013s] #
[06/02 22:26:11   4013s] #  By Layer and Type:
[06/02 22:26:11   4013s] #
[06/02 22:26:11   4013s] #---------+----+-------+
[06/02 22:26:11   4013s] #  -      | Enc| Totals|
[06/02 22:26:11   4013s] #---------+----+-------+
[06/02 22:26:11   4013s] #  M1     |   1|      1|
[06/02 22:26:11   4013s] #  M2     |   1|      1|
[06/02 22:26:11   4013s] #  Totals |   2|      2|
[06/02 22:26:11   4013s] #---------+----+-------+
[06/02 22:26:11   4013s] #
[06/02 22:26:11   4013s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.82 (MB), peak = 24014.27 (MB)
[06/02 22:26:11   4013s] #start 44th optimization iteration ...
[06/02 22:26:12   4014s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:12   4014s] #   number of violations = 2
[06/02 22:26:12   4014s] #
[06/02 22:26:12   4014s] #  By Layer and Type:
[06/02 22:26:12   4014s] #
[06/02 22:26:12   4014s] #---------+----+-------+
[06/02 22:26:12   4014s] #  -      | Enc| Totals|
[06/02 22:26:12   4014s] #---------+----+-------+
[06/02 22:26:12   4014s] #  M1     |   1|      1|
[06/02 22:26:12   4014s] #  M2     |   1|      1|
[06/02 22:26:12   4014s] #  Totals |   2|      2|
[06/02 22:26:12   4014s] #---------+----+-------+
[06/02 22:26:12   4014s] #
[06/02 22:26:12   4014s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.89 (MB), peak = 24014.27 (MB)
[06/02 22:26:12   4014s] #start 45th optimization iteration ...
[06/02 22:26:12   4015s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:12   4015s] #   number of violations = 2
[06/02 22:26:12   4015s] #
[06/02 22:26:12   4015s] #  By Layer and Type:
[06/02 22:26:12   4015s] #
[06/02 22:26:12   4015s] #---------+----+-------+
[06/02 22:26:12   4015s] #  -      | Enc| Totals|
[06/02 22:26:12   4015s] #---------+----+-------+
[06/02 22:26:12   4015s] #  M1     |   1|      1|
[06/02 22:26:12   4015s] #  M2     |   1|      1|
[06/02 22:26:12   4015s] #  Totals |   2|      2|
[06/02 22:26:12   4015s] #---------+----+-------+
[06/02 22:26:12   4015s] #
[06/02 22:26:12   4015s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.92 (MB), peak = 24014.27 (MB)
[06/02 22:26:12   4015s] #start 46th optimization iteration ...
[06/02 22:26:13   4015s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:13   4015s] #   number of violations = 2
[06/02 22:26:13   4015s] #
[06/02 22:26:13   4015s] #  By Layer and Type:
[06/02 22:26:13   4015s] #
[06/02 22:26:13   4015s] #---------+----+-------+
[06/02 22:26:13   4015s] #  -      | Enc| Totals|
[06/02 22:26:13   4015s] #---------+----+-------+
[06/02 22:26:13   4015s] #  M1     |   1|      1|
[06/02 22:26:13   4015s] #  M2     |   1|      1|
[06/02 22:26:13   4015s] #  Totals |   2|      2|
[06/02 22:26:13   4015s] #---------+----+-------+
[06/02 22:26:13   4015s] #
[06/02 22:26:13   4015s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.92 (MB), peak = 24014.27 (MB)
[06/02 22:26:13   4015s] #start 47th optimization iteration ...
[06/02 22:26:13   4016s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:13   4016s] #   number of violations = 2
[06/02 22:26:13   4016s] #
[06/02 22:26:13   4016s] #  By Layer and Type:
[06/02 22:26:13   4016s] #
[06/02 22:26:13   4016s] #---------+----+-------+
[06/02 22:26:13   4016s] #  -      | Enc| Totals|
[06/02 22:26:13   4016s] #---------+----+-------+
[06/02 22:26:13   4016s] #  M1     |   1|      1|
[06/02 22:26:13   4016s] #  M2     |   1|      1|
[06/02 22:26:14   4016s] #  Totals |   2|      2|
[06/02 22:26:14   4016s] #---------+----+-------+
[06/02 22:26:14   4016s] #
[06/02 22:26:14   4016s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23319.09 (MB), peak = 24014.27 (MB)
[06/02 22:26:14   4016s] #start 48th optimization iteration ...
[06/02 22:26:14   4017s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:14   4017s] #   number of violations = 2
[06/02 22:26:14   4017s] #
[06/02 22:26:14   4017s] #  By Layer and Type:
[06/02 22:26:14   4017s] #
[06/02 22:26:14   4017s] #---------+----+-------+
[06/02 22:26:14   4017s] #  -      | Enc| Totals|
[06/02 22:26:14   4017s] #---------+----+-------+
[06/02 22:26:14   4017s] #  M1     |   1|      1|
[06/02 22:26:14   4017s] #  M2     |   1|      1|
[06/02 22:26:14   4017s] #  Totals |   2|      2|
[06/02 22:26:14   4017s] #---------+----+-------+
[06/02 22:26:14   4017s] #
[06/02 22:26:14   4017s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23319.13 (MB), peak = 24014.27 (MB)
[06/02 22:26:14   4017s] #start 49th optimization iteration ...
[06/02 22:26:15   4017s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:15   4017s] #   number of violations = 2
[06/02 22:26:15   4017s] #
[06/02 22:26:15   4017s] #  By Layer and Type:
[06/02 22:26:15   4017s] #
[06/02 22:26:15   4017s] #---------+----+-------+
[06/02 22:26:15   4017s] #  -      | Enc| Totals|
[06/02 22:26:15   4017s] #---------+----+-------+
[06/02 22:26:15   4017s] #  M1     |   1|      1|
[06/02 22:26:15   4017s] #  M2     |   1|      1|
[06/02 22:26:15   4017s] #  Totals |   2|      2|
[06/02 22:26:15   4017s] #---------+----+-------+
[06/02 22:26:15   4017s] #
[06/02 22:26:15   4018s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23319.11 (MB), peak = 24014.27 (MB)
[06/02 22:26:15   4018s] #start 50th optimization iteration ...
[06/02 22:26:15   4018s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:15   4018s] #   number of violations = 2
[06/02 22:26:15   4018s] #
[06/02 22:26:15   4018s] #  By Layer and Type:
[06/02 22:26:15   4018s] #
[06/02 22:26:15   4018s] #---------+----+-------+
[06/02 22:26:15   4018s] #  -      | Enc| Totals|
[06/02 22:26:15   4018s] #---------+----+-------+
[06/02 22:26:15   4018s] #  M1     |   1|      1|
[06/02 22:26:15   4018s] #  M2     |   1|      1|
[06/02 22:26:15   4018s] #  Totals |   2|      2|
[06/02 22:26:15   4018s] #---------+----+-------+
[06/02 22:26:15   4018s] #
[06/02 22:26:15   4018s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23319.14 (MB), peak = 24014.27 (MB)
[06/02 22:26:15   4018s] #Complete Detail Routing.
[06/02 22:26:16   4018s] #Total wire length = 109 um.
[06/02 22:26:16   4018s] #Total half perimeter of net bounding box = 143 um.
[06/02 22:26:16   4018s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:26:16   4018s] #Total wire length on LAYER M2 = 0 um.
[06/02 22:26:16   4018s] #Total wire length on LAYER C1 = 32 um.
[06/02 22:26:16   4018s] #Total wire length on LAYER C2 = 29 um.
[06/02 22:26:16   4018s] #Total wire length on LAYER C3 = 32 um.
[06/02 22:26:16   4018s] #Total wire length on LAYER C4 = 3 um.
[06/02 22:26:16   4018s] #Total wire length on LAYER C5 = 13 um.
[06/02 22:26:16   4018s] #Total wire length on LAYER JA = 0 um.
[06/02 22:26:16   4018s] #Total wire length on LAYER QA = 0 um.
[06/02 22:26:16   4018s] #Total wire length on LAYER QB = 0 um.
[06/02 22:26:16   4018s] #Total wire length on LAYER LB = 0 um.
[06/02 22:26:16   4018s] #Total number of vias = 138
[06/02 22:26:16   4018s] #Total number of multi-cut vias = 74 ( 53.6%)
[06/02 22:26:16   4018s] #Total number of single cut vias = 64 ( 46.4%)
[06/02 22:26:16   4018s] #Up-Via Summary (total 138):
[06/02 22:26:16   4018s] #                   single-cut          multi-cut      Total
[06/02 22:26:16   4018s] #-----------------------------------------------------------
[06/02 22:26:16   4018s] # M1                 4 ( 80.0%)         1 ( 20.0%)          5
[06/02 22:26:16   4018s] # M2                22 ( 56.4%)        17 ( 43.6%)         39
[06/02 22:26:16   4018s] # C1                18 ( 40.0%)        27 ( 60.0%)         45
[06/02 22:26:16   4018s] # C2                18 ( 47.4%)        20 ( 52.6%)         38
[06/02 22:26:16   4018s] # C3                 1 ( 16.7%)         5 ( 83.3%)          6
[06/02 22:26:16   4018s] # C4                 1 ( 20.0%)         4 ( 80.0%)          5
[06/02 22:26:16   4018s] #-----------------------------------------------------------
[06/02 22:26:16   4018s] #                   64 ( 46.4%)        74 ( 53.6%)        138 
[06/02 22:26:16   4018s] #
[06/02 22:26:16   4018s] #Total number of DRC violations = 2
[06/02 22:26:16   4019s] ### Time Record (Detail Routing) is uninstalled.
[06/02 22:26:16   4019s] #Cpu time = 00:00:34
[06/02 22:26:16   4019s] #Elapsed time = 00:00:30
[06/02 22:26:16   4019s] #Increased memory = 1.19 (MB)
[06/02 22:26:16   4019s] #Total memory = 23317.58 (MB)
[06/02 22:26:16   4019s] #Peak memory = 24014.27 (MB)
[06/02 22:26:16   4019s] ### Time Record (Antenna Fixing) is installed.
[06/02 22:26:16   4019s] #
[06/02 22:26:16   4019s] #start routing for process antenna violation fix ...
[06/02 22:26:16   4019s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:26:16   4019s] ### Time Record (Data Preparation) is installed.
[06/02 22:26:16   4019s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:26:16   4019s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:26:16   4019s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[06/02 22:26:16   4019s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[06/02 22:26:16   4019s] #To increase the message display limit, refer to the product command reference manual.
[06/02 22:26:16   4019s] #
[06/02 22:26:16   4019s] #  By Layer and Type:
[06/02 22:26:16   4019s] #
[06/02 22:26:16   4019s] #---------+----+-------+
[06/02 22:26:16   4019s] #  -      | Enc| Totals|
[06/02 22:26:16   4019s] #---------+----+-------+
[06/02 22:26:16   4019s] #  M1     |   1|      1|
[06/02 22:26:16   4019s] #  M2     |   1|      1|
[06/02 22:26:16   4019s] #  Totals |   2|      2|
[06/02 22:26:16   4019s] #---------+----+-------+
[06/02 22:26:16   4019s] #
[06/02 22:26:16   4019s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23317.72 (MB), peak = 24014.27 (MB)
[06/02 22:26:16   4019s] #
[06/02 22:26:16   4019s] #Total wire length = 109 um.
[06/02 22:26:16   4019s] #Total half perimeter of net bounding box = 143 um.
[06/02 22:26:16   4019s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:26:16   4019s] #Total wire length on LAYER M2 = 0 um.
[06/02 22:26:16   4019s] #Total wire length on LAYER C1 = 32 um.
[06/02 22:26:16   4019s] #Total wire length on LAYER C2 = 29 um.
[06/02 22:26:16   4019s] #Total wire length on LAYER C3 = 32 um.
[06/02 22:26:16   4019s] #Total wire length on LAYER C4 = 3 um.
[06/02 22:26:16   4019s] #Total wire length on LAYER C5 = 13 um.
[06/02 22:26:16   4019s] #Total wire length on LAYER JA = 0 um.
[06/02 22:26:16   4019s] #Total wire length on LAYER QA = 0 um.
[06/02 22:26:16   4019s] #Total wire length on LAYER QB = 0 um.
[06/02 22:26:16   4019s] #Total wire length on LAYER LB = 0 um.
[06/02 22:26:16   4019s] #Total number of vias = 138
[06/02 22:26:16   4019s] #Total number of multi-cut vias = 74 ( 53.6%)
[06/02 22:26:16   4019s] #Total number of single cut vias = 64 ( 46.4%)
[06/02 22:26:16   4019s] #Up-Via Summary (total 138):
[06/02 22:26:16   4019s] #                   single-cut          multi-cut      Total
[06/02 22:26:16   4019s] #-----------------------------------------------------------
[06/02 22:26:16   4019s] # M1                 4 ( 80.0%)         1 ( 20.0%)          5
[06/02 22:26:16   4019s] # M2                22 ( 56.4%)        17 ( 43.6%)         39
[06/02 22:26:16   4019s] # C1                18 ( 40.0%)        27 ( 60.0%)         45
[06/02 22:26:16   4019s] # C2                18 ( 47.4%)        20 ( 52.6%)         38
[06/02 22:26:16   4019s] # C3                 1 ( 16.7%)         5 ( 83.3%)          6
[06/02 22:26:16   4019s] # C4                 1 ( 20.0%)         4 ( 80.0%)          5
[06/02 22:26:16   4019s] #-----------------------------------------------------------
[06/02 22:26:16   4019s] #                   64 ( 46.4%)        74 ( 53.6%)        138 
[06/02 22:26:16   4019s] #
[06/02 22:26:16   4019s] #Total number of DRC violations = 2
[06/02 22:26:16   4019s] #Total number of process antenna violations = 0
[06/02 22:26:16   4019s] #Total number of net violated process antenna rule = 0
[06/02 22:26:16   4019s] #
[06/02 22:26:17   4020s] #
[06/02 22:26:17   4020s] #Total wire length = 109 um.
[06/02 22:26:17   4020s] #Total half perimeter of net bounding box = 143 um.
[06/02 22:26:17   4020s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:26:17   4020s] #Total wire length on LAYER M2 = 0 um.
[06/02 22:26:17   4020s] #Total wire length on LAYER C1 = 32 um.
[06/02 22:26:17   4020s] #Total wire length on LAYER C2 = 29 um.
[06/02 22:26:17   4020s] #Total wire length on LAYER C3 = 32 um.
[06/02 22:26:17   4020s] #Total wire length on LAYER C4 = 3 um.
[06/02 22:26:17   4020s] #Total wire length on LAYER C5 = 13 um.
[06/02 22:26:17   4020s] #Total wire length on LAYER JA = 0 um.
[06/02 22:26:17   4020s] #Total wire length on LAYER QA = 0 um.
[06/02 22:26:17   4020s] #Total wire length on LAYER QB = 0 um.
[06/02 22:26:17   4020s] #Total wire length on LAYER LB = 0 um.
[06/02 22:26:17   4020s] #Total number of vias = 138
[06/02 22:26:17   4020s] #Total number of multi-cut vias = 74 ( 53.6%)
[06/02 22:26:17   4020s] #Total number of single cut vias = 64 ( 46.4%)
[06/02 22:26:17   4020s] #Up-Via Summary (total 138):
[06/02 22:26:17   4020s] #                   single-cut          multi-cut      Total
[06/02 22:26:17   4020s] #-----------------------------------------------------------
[06/02 22:26:17   4020s] # M1                 4 ( 80.0%)         1 ( 20.0%)          5
[06/02 22:26:17   4020s] # M2                22 ( 56.4%)        17 ( 43.6%)         39
[06/02 22:26:17   4020s] # C1                18 ( 40.0%)        27 ( 60.0%)         45
[06/02 22:26:17   4020s] # C2                18 ( 47.4%)        20 ( 52.6%)         38
[06/02 22:26:17   4020s] # C3                 1 ( 16.7%)         5 ( 83.3%)          6
[06/02 22:26:17   4020s] # C4                 1 ( 20.0%)         4 ( 80.0%)          5
[06/02 22:26:17   4020s] #-----------------------------------------------------------
[06/02 22:26:17   4020s] #                   64 ( 46.4%)        74 ( 53.6%)        138 
[06/02 22:26:17   4020s] #
[06/02 22:26:17   4020s] #Total number of DRC violations = 2
[06/02 22:26:17   4020s] #Total number of process antenna violations = 0
[06/02 22:26:17   4020s] #Total number of net violated process antenna rule = 0
[06/02 22:26:17   4020s] #
[06/02 22:26:17   4020s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:26:17   4020s] ### Time Record (Antenna Fixing) is uninstalled.
[06/02 22:26:17   4020s] ### Time Record (Data Preparation) is installed.
[06/02 22:26:17   4020s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:26:17   4020s] ### Time Record (Post Route Via Swapping) is installed.
[06/02 22:26:17   4020s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[06/02 22:26:17   4020s] #
[06/02 22:26:17   4020s] #Start Post Route via swapping...
[06/02 22:26:17   4020s] #98.00% of area are rerouted by ECO routing.
[06/02 22:26:18   4021s] #   number of violations = 2
[06/02 22:26:18   4021s] #
[06/02 22:26:18   4021s] #  By Layer and Type:
[06/02 22:26:18   4021s] #
[06/02 22:26:18   4021s] #---------+----+-------+
[06/02 22:26:18   4021s] #  -      | Enc| Totals|
[06/02 22:26:18   4021s] #---------+----+-------+
[06/02 22:26:18   4021s] #  M1     |   1|      1|
[06/02 22:26:18   4021s] #  M2     |   1|      1|
[06/02 22:26:18   4021s] #  Totals |   2|      2|
[06/02 22:26:18   4021s] #---------+----+-------+
[06/02 22:26:18   4021s] #
[06/02 22:26:18   4021s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 23318.21 (MB), peak = 24014.27 (MB)
[06/02 22:26:18   4021s] #CELL_VIEW adder,init has 2 DRC violations
[06/02 22:26:18   4021s] #Total number of DRC violations = 2
[06/02 22:26:18   4021s] #Total number of process antenna violations = 0
[06/02 22:26:18   4021s] #Total number of net violated process antenna rule = 0
[06/02 22:26:18   4021s] #Post Route via swapping is done.
[06/02 22:26:18   4021s] ### Time Record (Post Route Via Swapping) is uninstalled.
[06/02 22:26:18   4022s] #Total wire length = 109 um.
[06/02 22:26:18   4022s] #Total half perimeter of net bounding box = 143 um.
[06/02 22:26:18   4022s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:26:18   4022s] #Total wire length on LAYER M2 = 0 um.
[06/02 22:26:18   4022s] #Total wire length on LAYER C1 = 32 um.
[06/02 22:26:18   4022s] #Total wire length on LAYER C2 = 29 um.
[06/02 22:26:18   4022s] #Total wire length on LAYER C3 = 32 um.
[06/02 22:26:18   4022s] #Total wire length on LAYER C4 = 3 um.
[06/02 22:26:18   4022s] #Total wire length on LAYER C5 = 13 um.
[06/02 22:26:18   4022s] #Total wire length on LAYER JA = 0 um.
[06/02 22:26:18   4022s] #Total wire length on LAYER QA = 0 um.
[06/02 22:26:18   4022s] #Total wire length on LAYER QB = 0 um.
[06/02 22:26:18   4022s] #Total wire length on LAYER LB = 0 um.
[06/02 22:26:18   4022s] #Total number of vias = 138
[06/02 22:26:18   4022s] #Total number of multi-cut vias = 117 ( 84.8%)
[06/02 22:26:18   4022s] #Total number of single cut vias = 21 ( 15.2%)
[06/02 22:26:18   4022s] #Up-Via Summary (total 138):
[06/02 22:26:18   4022s] #                   single-cut          multi-cut      Total
[06/02 22:26:18   4022s] #-----------------------------------------------------------
[06/02 22:26:18   4022s] # M1                 4 ( 80.0%)         1 ( 20.0%)          5
[06/02 22:26:18   4022s] # M2                13 ( 33.3%)        26 ( 66.7%)         39
[06/02 22:26:18   4022s] # C1                 3 (  6.7%)        42 ( 93.3%)         45
[06/02 22:26:18   4022s] # C2                 1 (  2.6%)        37 ( 97.4%)         38
[06/02 22:26:18   4022s] # C3                 0 (  0.0%)         6 (100.0%)          6
[06/02 22:26:18   4022s] # C4                 0 (  0.0%)         5 (100.0%)          5
[06/02 22:26:18   4022s] #-----------------------------------------------------------
[06/02 22:26:18   4022s] #                   21 ( 15.2%)       117 ( 84.8%)        138 
[06/02 22:26:18   4022s] #
[06/02 22:26:18   4022s] ### Time Record (Data Preparation) is installed.
[06/02 22:26:18   4022s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:26:18   4022s] ### Time Record (Post Route Wire Spreading) is installed.
[06/02 22:26:18   4022s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[06/02 22:26:18   4022s] #
[06/02 22:26:18   4022s] #Start Post Route wire spreading..
[06/02 22:26:19   4022s] ### Time Record (Data Preparation) is installed.
[06/02 22:26:19   4023s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:26:19   4023s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[06/02 22:26:19   4023s] #
[06/02 22:26:19   4023s] #Start DRC checking..
[06/02 22:26:19   4023s] #   number of violations = 2
[06/02 22:26:19   4023s] #
[06/02 22:26:19   4023s] #  By Layer and Type:
[06/02 22:26:19   4023s] #
[06/02 22:26:19   4023s] #---------+----+-------+
[06/02 22:26:19   4023s] #  -      | Enc| Totals|
[06/02 22:26:19   4023s] #---------+----+-------+
[06/02 22:26:19   4023s] #  M1     |   1|      1|
[06/02 22:26:19   4023s] #  M2     |   1|      1|
[06/02 22:26:19   4023s] #  Totals |   2|      2|
[06/02 22:26:19   4023s] #---------+----+-------+
[06/02 22:26:19   4023s] #
[06/02 22:26:19   4023s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23317.68 (MB), peak = 24014.27 (MB)
[06/02 22:26:19   4023s] #CELL_VIEW adder,init has 2 DRC violations
[06/02 22:26:19   4023s] #Total number of DRC violations = 2
[06/02 22:26:19   4023s] #Total number of process antenna violations = 0
[06/02 22:26:19   4023s] #Total number of net violated process antenna rule = 0
[06/02 22:26:20   4024s] ### Time Record (Data Preparation) is installed.
[06/02 22:26:20   4024s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:26:20   4024s] #
[06/02 22:26:20   4024s] #Start data preparation for wire spreading...
[06/02 22:26:20   4024s] #
[06/02 22:26:20   4024s] #Data preparation is done on Mon Jun  2 22:26:20 2025
[06/02 22:26:20   4024s] #
[06/02 22:26:20   4024s] ### track-assign engine-init starts on Mon Jun  2 22:26:20 2025 with memory = 23317.29 (MB), peak = 24014.27 (MB)
[06/02 22:26:20   4024s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:22.8 GB, peak:23.5 GB --0.98 [96]--
[06/02 22:26:20   4024s] #
[06/02 22:26:20   4024s] #Start Post Route Wire Spread.
[06/02 22:26:20   4025s] #Done with 0 horizontal wires in 1 hboxes and 8 vertical wires in 1 hboxes.
[06/02 22:26:20   4025s] #Complete Post Route Wire Spread.
[06/02 22:26:20   4025s] #
[06/02 22:26:21   4025s] #Total wire length = 110 um.
[06/02 22:26:21   4025s] #Total half perimeter of net bounding box = 143 um.
[06/02 22:26:21   4025s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:26:21   4025s] #Total wire length on LAYER M2 = 0 um.
[06/02 22:26:21   4025s] #Total wire length on LAYER C1 = 32 um.
[06/02 22:26:21   4025s] #Total wire length on LAYER C2 = 29 um.
[06/02 22:26:21   4025s] #Total wire length on LAYER C3 = 33 um.
[06/02 22:26:21   4025s] #Total wire length on LAYER C4 = 3 um.
[06/02 22:26:21   4025s] #Total wire length on LAYER C5 = 13 um.
[06/02 22:26:21   4025s] #Total wire length on LAYER JA = 0 um.
[06/02 22:26:21   4025s] #Total wire length on LAYER QA = 0 um.
[06/02 22:26:21   4025s] #Total wire length on LAYER QB = 0 um.
[06/02 22:26:21   4025s] #Total wire length on LAYER LB = 0 um.
[06/02 22:26:21   4025s] #Total number of vias = 138
[06/02 22:26:21   4025s] #Total number of multi-cut vias = 117 ( 84.8%)
[06/02 22:26:21   4025s] #Total number of single cut vias = 21 ( 15.2%)
[06/02 22:26:21   4025s] #Up-Via Summary (total 138):
[06/02 22:26:21   4025s] #                   single-cut          multi-cut      Total
[06/02 22:26:21   4025s] #-----------------------------------------------------------
[06/02 22:26:21   4025s] # M1                 4 ( 80.0%)         1 ( 20.0%)          5
[06/02 22:26:21   4025s] # M2                13 ( 33.3%)        26 ( 66.7%)         39
[06/02 22:26:21   4025s] # C1                 3 (  6.7%)        42 ( 93.3%)         45
[06/02 22:26:21   4025s] # C2                 1 (  2.6%)        37 ( 97.4%)         38
[06/02 22:26:21   4025s] # C3                 0 (  0.0%)         6 (100.0%)          6
[06/02 22:26:21   4025s] # C4                 0 (  0.0%)         5 (100.0%)          5
[06/02 22:26:21   4025s] #-----------------------------------------------------------
[06/02 22:26:21   4025s] #                   21 ( 15.2%)       117 ( 84.8%)        138 
[06/02 22:26:21   4025s] #
[06/02 22:26:21   4025s] ### Time Record (Data Preparation) is installed.
[06/02 22:26:21   4025s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:26:21   4026s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[06/02 22:26:21   4026s] #
[06/02 22:26:21   4026s] #Start DRC checking..
[06/02 22:26:21   4026s] #   number of violations = 2
[06/02 22:26:21   4026s] #
[06/02 22:26:21   4026s] #  By Layer and Type:
[06/02 22:26:21   4026s] #
[06/02 22:26:21   4026s] #---------+----+-------+
[06/02 22:26:21   4026s] #  -      | Enc| Totals|
[06/02 22:26:21   4026s] #---------+----+-------+
[06/02 22:26:21   4026s] #  M1     |   1|      1|
[06/02 22:26:21   4026s] #  M2     |   1|      1|
[06/02 22:26:21   4026s] #  Totals |   2|      2|
[06/02 22:26:21   4026s] #---------+----+-------+
[06/02 22:26:21   4026s] #
[06/02 22:26:21   4026s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 23319.07 (MB), peak = 24014.27 (MB)
[06/02 22:26:21   4026s] #CELL_VIEW adder,init has 2 DRC violations
[06/02 22:26:21   4026s] #Total number of DRC violations = 2
[06/02 22:26:21   4026s] #Total number of process antenna violations = 0
[06/02 22:26:21   4026s] #Total number of net violated process antenna rule = 0
[06/02 22:26:22   4026s] #   number of violations = 2
[06/02 22:26:22   4026s] #
[06/02 22:26:22   4026s] #  By Layer and Type:
[06/02 22:26:22   4026s] #
[06/02 22:26:22   4026s] #---------+----+-------+
[06/02 22:26:22   4026s] #  -      | Enc| Totals|
[06/02 22:26:22   4026s] #---------+----+-------+
[06/02 22:26:22   4026s] #  M1     |   1|      1|
[06/02 22:26:22   4026s] #  M2     |   1|      1|
[06/02 22:26:22   4026s] #  Totals |   2|      2|
[06/02 22:26:22   4026s] #---------+----+-------+
[06/02 22:26:22   4026s] #
[06/02 22:26:22   4026s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 23318.66 (MB), peak = 24014.27 (MB)
[06/02 22:26:22   4026s] #CELL_VIEW adder,init has 2 DRC violations
[06/02 22:26:22   4026s] #Total number of DRC violations = 2
[06/02 22:26:22   4026s] #Total number of process antenna violations = 0
[06/02 22:26:22   4026s] #Total number of net violated process antenna rule = 0
[06/02 22:26:22   4026s] #Post Route wire spread is done.
[06/02 22:26:22   4026s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[06/02 22:26:22   4027s] #Total wire length = 110 um.
[06/02 22:26:22   4027s] #Total half perimeter of net bounding box = 143 um.
[06/02 22:26:22   4027s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:26:22   4027s] #Total wire length on LAYER M2 = 0 um.
[06/02 22:26:22   4027s] #Total wire length on LAYER C1 = 32 um.
[06/02 22:26:22   4027s] #Total wire length on LAYER C2 = 29 um.
[06/02 22:26:22   4027s] #Total wire length on LAYER C3 = 33 um.
[06/02 22:26:22   4027s] #Total wire length on LAYER C4 = 3 um.
[06/02 22:26:22   4027s] #Total wire length on LAYER C5 = 13 um.
[06/02 22:26:22   4027s] #Total wire length on LAYER JA = 0 um.
[06/02 22:26:22   4027s] #Total wire length on LAYER QA = 0 um.
[06/02 22:26:22   4027s] #Total wire length on LAYER QB = 0 um.
[06/02 22:26:22   4027s] #Total wire length on LAYER LB = 0 um.
[06/02 22:26:22   4027s] #Total number of vias = 138
[06/02 22:26:22   4027s] #Total number of multi-cut vias = 117 ( 84.8%)
[06/02 22:26:22   4027s] #Total number of single cut vias = 21 ( 15.2%)
[06/02 22:26:22   4027s] #Up-Via Summary (total 138):
[06/02 22:26:22   4027s] #                   single-cut          multi-cut      Total
[06/02 22:26:22   4027s] #-----------------------------------------------------------
[06/02 22:26:22   4027s] # M1                 4 ( 80.0%)         1 ( 20.0%)          5
[06/02 22:26:22   4027s] # M2                13 ( 33.3%)        26 ( 66.7%)         39
[06/02 22:26:22   4027s] # C1                 3 (  6.7%)        42 ( 93.3%)         45
[06/02 22:26:22   4027s] # C2                 1 (  2.6%)        37 ( 97.4%)         38
[06/02 22:26:22   4027s] # C3                 0 (  0.0%)         6 (100.0%)          6
[06/02 22:26:22   4027s] # C4                 0 (  0.0%)         5 (100.0%)          5
[06/02 22:26:22   4027s] #-----------------------------------------------------------
[06/02 22:26:22   4027s] #                   21 ( 15.2%)       117 ( 84.8%)        138 
[06/02 22:26:22   4027s] #
[06/02 22:26:22   4027s] #detailRoute Statistics:
[06/02 22:26:22   4027s] #Cpu time = 00:00:42
[06/02 22:26:22   4027s] #Elapsed time = 00:00:36
[06/02 22:26:22   4027s] #Increased memory = 2.25 (MB)
[06/02 22:26:22   4027s] #Total memory = 23318.63 (MB)
[06/02 22:26:22   4027s] #Peak memory = 24014.27 (MB)
[06/02 22:26:22   4027s] ### global_detail_route design signature (164): route=156607248 flt_obj=0 vio=1836477479 shield_wire=1
[06/02 22:26:22   4027s] ### Time Record (DB Export) is installed.
[06/02 22:26:22   4027s] ### export design design signature (165): route=156607248 fixed_route=1224426920 flt_obj=0 vio=1836477479 swire=282492057 shield_wire=1 net_attr=1539901480 dirty_area=0 del_dirty_area=0 cell=2131165296 placement=715091317 pin_access=1925727569 inst_pattern=1542497035 inst_orient=35352304 via=1681576828 routing_via=1401398896 timing=1224426920 sns=1224426920
[06/02 22:26:22   4027s] ### Time Record (DB Export) is uninstalled.
[06/02 22:26:22   4027s] ### Time Record (Post Callback) is installed.
[06/02 22:26:22   4027s] ### Time Record (Post Callback) is uninstalled.
[06/02 22:26:22   4027s] #
[06/02 22:26:22   4027s] #globalDetailRoute statistics:
[06/02 22:26:22   4027s] #Cpu time = 00:00:56
[06/02 22:26:22   4027s] #Elapsed time = 00:00:42
[06/02 22:26:22   4027s] #Increased memory = 79.23 (MB)
[06/02 22:26:22   4027s] #Total memory = 23314.11 (MB)
[06/02 22:26:22   4027s] #Peak memory = 24014.27 (MB)
[06/02 22:26:22   4027s] #Number of warnings = 43
[06/02 22:26:22   4027s] #Total number of warnings = 169
[06/02 22:26:22   4027s] #Number of fails = 0
[06/02 22:26:22   4027s] #Total number of fails = 0
[06/02 22:26:22   4027s] #Complete globalDetailRoute on Mon Jun  2 22:26:22 2025
[06/02 22:26:22   4027s] #
[06/02 22:26:22   4027s] ### import design signature (166): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1925727569 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[06/02 22:26:23   4028s] ### Time Record (globalDetailRoute) is uninstalled.
[06/02 22:26:23   4028s] % End globalDetailRoute (date=06/02 22:26:23, total cpu=0:00:57.0, real=0:00:43.0, peak res=23396.5M, current mem=23242.1M)
[06/02 22:26:24   4029s] #Default setup view is reset to view_slow_mission.
[06/02 22:26:26   4030s] #Default setup view is reset to view_slow_mission.
[06/02 22:26:26   4030s] AAE_INFO: Post Route call back at the end of routeDesign
[06/02 22:26:26   4030s] #routeDesign: cpu time = 00:20:08, elapsed time = 00:07:26, memory = 23228.66 (MB), peak = 24014.27 (MB)
[06/02 22:26:26   4030s] ### Time Record (routeDesign) is uninstalled.
[06/02 22:26:26   4030s] #
[06/02 22:26:26   4030s] #  Scalability Statistics
[06/02 22:26:26   4030s] #
[06/02 22:26:26   4030s] #----------------------------+---------+-------------+------------+
[06/02 22:26:26   4030s] #  routeDesign               | cpu time| elapsed time| scalability|
[06/02 22:26:26   4030s] #----------------------------+---------+-------------+------------+
[06/02 22:26:26   4030s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[06/02 22:26:26   4030s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[06/02 22:26:26   4030s] #  Timing Data Generation    | 00:01:12|     00:01:20|         0.9|
[06/02 22:26:26   4030s] #  DB Import                 | 00:00:03|     00:00:03|         1.1|
[06/02 22:26:26   4030s] #  DB Export                 | 00:00:02|     00:00:01|         1.4|
[06/02 22:26:26   4030s] #  Cell Pin Access           | 00:00:02|     00:00:01|         1.5|
[06/02 22:26:26   4030s] #  Instance Pin Access       | 00:00:01|     00:00:01|         1.0|
[06/02 22:26:26   4030s] #  Data Preparation          | 00:00:11|     00:00:10|         1.1|
[06/02 22:26:26   4030s] #  Global Routing            | 00:00:17|     00:00:03|         4.8|
[06/02 22:26:26   4030s] #  Track Assignment          | 00:00:08|     00:00:06|         1.3|
[06/02 22:26:26   4030s] #  Optimization              | 00:16:40|     00:04:52|         3.4|
[06/02 22:26:26   4030s] #  Detail Routing            | 00:00:34|     00:00:29|         1.2|
[06/02 22:26:26   4030s] #  Antenna Fixing            | 00:00:01|     00:00:01|         1.0|
[06/02 22:26:26   4030s] #  Post Route Via Swapping   | 00:00:01|     00:00:01|         1.0|
[06/02 22:26:26   4030s] #  Post Route Wire Spreading | 00:00:04|     00:00:03|         1.3|
[06/02 22:26:26   4030s] #  Entire Command            | 00:20:08|     00:07:26|         2.7|
[06/02 22:26:26   4030s] #----------------------------+---------+-------------+------------+
[06/02 22:26:26   4030s] #
[06/02 22:26:26   4030s] 
[06/02 22:26:26   4030s] *** Summary of all messages that are not suppressed in this session:
[06/02 22:26:26   4030s] Severity  ID               Count  Summary                                  
[06/02 22:26:26   4030s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[06/02 22:26:26   4030s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[06/02 22:26:26   4030s] WARNING   NRAG-44              3  Track pitch is too small compared with l...
[06/02 22:26:26   4030s] WARNING   NRDB-733             2  %s %s in %s %s does not have a physical ...
[06/02 22:26:26   4030s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[06/02 22:26:26   4030s] WARNING   NRIG-34            150  Power/Ground pin %s of instance %s is no...
[06/02 22:26:26   4030s] WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
[06/02 22:26:26   4030s] WARNING   NRIF-95             93  Option setNanoRouteMode -routeTopRouting...
[06/02 22:26:26   4030s] WARNING   TCLCMD-1403          2  '%s'                                     
[06/02 22:26:26   4030s] *** Message Summary: 255 warning(s), 0 error(s)
[06/02 22:26:26   4030s] 
[06/02 22:26:27   4030s] #% End routeDesign (date=06/02 22:26:26, total cpu=0:20:08, real=0:07:27, peak res=24014.3M, current mem=23228.7M)
[06/02 22:26:27   4030s] <CMD> setOptMode -fixHoldAllowSetupTnsDegrade false
[06/02 22:26:27   4030s] <CMD> optDesign -postRoute -setup -hold -drv
[06/02 22:26:27   4030s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 23228.7M, totSessionCpu=1:07:12 **
[06/02 22:26:27   4030s] 
[06/02 22:26:27   4030s] Active Setup views: view_slow_mission 
[06/02 22:26:27   4030s] *** optDesign #2 [begin] () : totSession cpu/real = 1:07:11.9/0:32:18.2 (2.1), mem = 33889.0M
[06/02 22:26:27   4030s] Info: 96 threads available for lower-level modules during optimization.
[06/02 22:26:27   4030s] GigaOpt running with 96 threads.
[06/02 22:26:27   4030s] *** InitOpt #1 [begin] (optDesign #2) : totSession cpu/real = 1:07:11.9/0:32:18.2 (2.1), mem = 33889.0M
[06/02 22:26:27   4030s] **INFO: User settings:
[06/02 22:26:27   4030s] setNanoRouteMode -route_detail_end_iteration                                              50
[06/02 22:26:27   4030s] setNanoRouteMode -route_detail_fix_antenna                                                true
[06/02 22:26:27   4030s] setNanoRouteMode -route_detail_post_route_spread_wire                                     true
[06/02 22:26:27   4030s] setNanoRouteMode -route_detail_search_and_repair                                          true
[06/02 22:26:27   4030s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[06/02 22:26:27   4030s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[06/02 22:26:27   4030s] setNanoRouteMode -extract_design_signature                                                50023634
[06/02 22:26:27   4030s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[06/02 22:26:27   4030s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[06/02 22:26:27   4030s] setNanoRouteMode -route_global_exp_minimize_detour                                        false
[06/02 22:26:27   4030s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[06/02 22:26:27   4030s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[06/02 22:26:27   4030s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              3
[06/02 22:26:27   4030s] setNanoRouteMode -route_antenna_diode_insertion                                           true
[06/02 22:26:27   4030s] setNanoRouteMode -route_with_si_driven                                                    true
[06/02 22:26:27   4030s] setNanoRouteMode -route_with_timing_driven                                                true
[06/02 22:26:27   4030s] setDesignMode -bottomRoutingLayer                                                         C1
[06/02 22:26:27   4030s] setDesignMode -congEffort                                                                 high
[06/02 22:26:27   4030s] setDesignMode -flowEffort                                                                 extreme
[06/02 22:26:27   4030s] setDesignMode -powerEffort                                                                high
[06/02 22:26:27   4030s] setDesignMode -process                                                                    22
[06/02 22:26:27   4030s] setDesignMode -propagateActivity                                                          true
[06/02 22:26:27   4030s] setExtractRCMode -coupled                                                                 false
[06/02 22:26:27   4030s] setExtractRCMode -coupling_c_th                                                           0.1
[06/02 22:26:27   4030s] setExtractRCMode -engine                                                                  preRoute
[06/02 22:26:27   4030s] setExtractRCMode -noCleanRCDB                                                             true
[06/02 22:26:27   4030s] setExtractRCMode -nrNetInMemory                                                           100000
[06/02 22:26:27   4030s] setExtractRCMode -relative_c_th                                                           1
[06/02 22:26:27   4030s] setExtractRCMode -total_c_th                                                              0
[06/02 22:26:27   4030s] setExtractRCMode -virtual_wire_incremental                                                false
[06/02 22:26:27   4030s] setDelayCalMode -enable_high_fanout                                                       true
[06/02 22:26:27   4030s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[06/02 22:26:27   4030s] setDelayCalMode -engine                                                                   aae
[06/02 22:26:27   4030s] setDelayCalMode -ignoreNetLoad                                                            false
[06/02 22:26:27   4030s] setDelayCalMode -socv_accuracy_mode                                                       low
[06/02 22:26:27   4030s] setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
[06/02 22:26:27   4030s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
[06/02 22:26:27   4030s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
[06/02 22:26:27   4030s] setOptMode -opt_delete_insts                                                              true
[06/02 22:26:27   4030s] setOptMode -opt_drv_margin                                                                0
[06/02 22:26:27   4030s] setOptMode -opt_exp_buffer_drv1_2d_congestion_aware                                       true
[06/02 22:26:27   4030s] setOptMode -opt_exp_buffer_congestion_aware_extreme                                       true
[06/02 22:26:27   4030s] setOptMode -opt_exp_flow_effort_extreme                                                   true
[06/02 22:26:27   4030s] setOptMode -opt_exp_pre_route_auto_flow_update                                            true
[06/02 22:26:27   4030s] setOptMode -opt_drv                                                                       true
[06/02 22:26:27   4030s] setOptMode -opt_hold_allow_setup_tns_degradation                                          false
[06/02 22:26:27   4030s] setOptMode -opt_hold_target_slack                                                         0.05
[06/02 22:26:27   4030s] setOptMode -opt_leakage_to_dynamic_ratio                                                  0.5
[06/02 22:26:27   4030s] setOptMode -opt_resize_flip_flops                                                         true
[06/02 22:26:27   4030s] setOptMode -opt_preserve_all_sequential                                                   false
[06/02 22:26:27   4030s] setOptMode -opt_area_recovery                                                             true
[06/02 22:26:27   4030s] setOptMode -opt_setup_target_slack                                                        0
[06/02 22:26:27   4030s] setSIMode -separate_delta_delay_on_data                                                   true
[06/02 22:26:27   4030s] setPlaceMode -place_detail_check_route                                                    true
[06/02 22:26:27   4030s] setPlaceMode -place_detail_dpt_flow                                                       true
[06/02 22:26:27   4030s] setPlaceMode -place_global_clock_power_driven                                             true
[06/02 22:26:27   4030s] setPlaceMode -place_global_clock_power_driven_effort                                      high
[06/02 22:26:27   4030s] setPlaceMode -place_global_cong_effort                                                    high
[06/02 22:26:27   4030s] setPlaceMode -place_global_place_io_pins                                                  true
[06/02 22:26:27   4030s] setAnalysisMode -analysisType                                                             onChipVariation
[06/02 22:26:27   4030s] setAnalysisMode -checkType                                                                setup
[06/02 22:26:27   4030s] setAnalysisMode -clkSrcPath                                                               true
[06/02 22:26:27   4030s] setAnalysisMode -clockPropagation                                                         sdcControl
[06/02 22:26:27   4030s] setAnalysisMode -cppr                                                                     both
[06/02 22:26:27   4030s] setAnalysisMode -skew                                                                     true
[06/02 22:26:27   4030s] setAnalysisMode -usefulSkew                                                               true
[06/02 22:26:27   4030s] 
[06/02 22:26:27   4030s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -effort high' for the duration of this command.
[06/02 22:26:27   4030s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/02 22:26:27   4030s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[06/02 22:26:27   4030s] Need call spDPlaceInit before registerPrioInstLoc.
[06/02 22:26:27   4030s] 
[06/02 22:26:27   4030s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[06/02 22:26:27   4030s] Switching SI Aware to true by default in postroute mode   
[06/02 22:26:27   4030s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[06/02 22:26:27   4030s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[06/02 22:26:27   4030s] OPERPROF: Starting DPlace-Init at level 1, MEM:33889.0M, EPOCH TIME: 1748917587.192938
[06/02 22:26:27   4030s] Processing tracks to init pin-track alignment.
[06/02 22:26:27   4030s] z: 1, totalTracks: 1
[06/02 22:26:27   4030s] z: 3, totalTracks: 1
[06/02 22:26:27   4030s] z: 5, totalTracks: 1
[06/02 22:26:27   4030s] z: 7, totalTracks: 1
[06/02 22:26:27   4030s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/02 22:26:27   4030s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:26:27   4030s] Initializing Route Infrastructure for color support ...
[06/02 22:26:27   4030s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:33889.0M, EPOCH TIME: 1748917587.194079
[06/02 22:26:27   4031s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.006, MEM:33889.0M, EPOCH TIME: 1748917587.200304
[06/02 22:26:27   4031s] Route Infrastructure Initialized for color support successfully.
[06/02 22:26:27   4031s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:26:27   4031s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:33889.0M, EPOCH TIME: 1748917587.216747
[06/02 22:26:27   4031s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:26:27   4031s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:26:27   4031s] 
[06/02 22:26:27   4031s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:26:27   4031s] 
[06/02 22:26:27   4031s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:26:27   4031s] OPERPROF:     Starting CMU at level 3, MEM:33889.0M, EPOCH TIME: 1748917587.500114
[06/02 22:26:27   4031s] OPERPROF:     Finished CMU at level 3, CPU:0.020, REAL:0.012, MEM:33889.0M, EPOCH TIME: 1748917587.512258
[06/02 22:26:27   4031s] 
[06/02 22:26:27   4031s] Bad Lib Cell Checking (CMU) is done! (0)
[06/02 22:26:27   4031s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.790, REAL:0.296, MEM:33889.0M, EPOCH TIME: 1748917587.512594
[06/02 22:26:27   4031s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:33889.0M, EPOCH TIME: 1748917587.512761
[06/02 22:26:27   4031s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.020, REAL:0.002, MEM:33889.0M, EPOCH TIME: 1748917587.514459
[06/02 22:26:27   4031s] [CPU] DPlace-Init (cpu=0:00:00.8, real=0:00:00.0, mem=33889.0MB).
[06/02 22:26:27   4031s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.840, REAL:0.322, MEM:33889.0M, EPOCH TIME: 1748917587.515421
[06/02 22:26:27   4031s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:33889.0M, EPOCH TIME: 1748917587.515966
[06/02 22:26:27   4031s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:26:27   4031s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:26:27   4031s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:26:27   4031s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:26:27   4031s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.020, REAL:0.025, MEM:33889.0M, EPOCH TIME: 1748917587.541351
[06/02 22:26:27   4031s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[06/02 22:26:28   4032s] #################################################################################
[06/02 22:26:28   4032s] # Design Stage: PostRoute
[06/02 22:26:28   4032s] # Design Name: adder
[06/02 22:26:28   4032s] # Design Mode: 22nm
[06/02 22:26:28   4032s] # Analysis Mode: MMMC OCV 
[06/02 22:26:28   4032s] # Parasitics Mode: No SPEF/RCDB 
[06/02 22:26:28   4032s] # Signoff Settings: SI On 
[06/02 22:26:28   4032s] #################################################################################
[06/02 22:26:29   4034s] Topological Sorting (REAL = 0:00:00.0, MEM = 33887.6M, InitMEM = 33887.6M)
[06/02 22:26:29   4034s] *** CDM Built up (cpu=0:00:02.1  real=0:00:01.0  mem= 33904.3M) ***
[06/02 22:26:30   4035s]              0V	    gnd
[06/02 22:26:30   4035s]           0.72V	    vdd
[06/02 22:26:30   4035s] Processing average sequential pin duty cycle 
[06/02 22:26:30   4035s] Processing average sequential pin duty cycle 
[06/02 22:26:33   4038s] 
[06/02 22:26:33   4038s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[06/02 22:27:57   4515s] Processing average sequential pin duty cycle 
[06/02 22:29:06   4951s] **INFO: Using Advanced Metric Collection system.
[06/02 22:29:06   4951s] **optDesign ... cpu = 0:15:21, real = 0:02:39, mem = 27040.2M, totSessionCpu=1:22:33 **
[06/02 22:29:06   4951s] Existing Dirty Nets : 0
[06/02 22:29:06   4951s] New Signature Flow (optDesignCheckOptions) ....
[06/02 22:29:06   4951s] #Taking db snapshot
[06/02 22:29:06   4951s] #Taking db snapshot ... done
[06/02 22:29:06   4951s] OPERPROF: Starting checkPlace at level 1, MEM:37342.0M, EPOCH TIME: 1748917746.682256
[06/02 22:29:06   4951s] Processing tracks to init pin-track alignment.
[06/02 22:29:06   4951s] z: 1, totalTracks: 1
[06/02 22:29:06   4951s] z: 3, totalTracks: 1
[06/02 22:29:06   4951s] z: 5, totalTracks: 1
[06/02 22:29:06   4951s] z: 7, totalTracks: 1
[06/02 22:29:06   4951s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[06/02 22:29:06   4951s] #spOpts: rpCkHalo=4 
[06/02 22:29:06   4951s] Initializing Route Infrastructure for color support ...
[06/02 22:29:06   4951s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:37342.0M, EPOCH TIME: 1748917746.683346
[06/02 22:29:06   4951s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.007, MEM:37342.0M, EPOCH TIME: 1748917746.690526
[06/02 22:29:06   4951s] Route Infrastructure Initialized for color support successfully.
[06/02 22:29:06   4951s] Cell adder LLGs are deleted
[06/02 22:29:06   4951s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:06   4951s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:06   4951s] # Building adder llgBox search-tree.
[06/02 22:29:06   4951s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:29:06   4951s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:37342.0M, EPOCH TIME: 1748917746.705856
[06/02 22:29:06   4951s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:06   4951s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:06   4951s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:37342.0M, EPOCH TIME: 1748917746.706780
[06/02 22:29:06   4951s] Max number of tech site patterns supported in site array is 256.
[06/02 22:29:06   4951s] Core basic site is GF22_DST
[06/02 22:29:06   4951s] Processing tracks to init pin-track alignment.
[06/02 22:29:06   4951s] z: 1, totalTracks: 1
[06/02 22:29:06   4951s] z: 3, totalTracks: 1
[06/02 22:29:06   4951s] z: 5, totalTracks: 1
[06/02 22:29:06   4951s] z: 7, totalTracks: 1
[06/02 22:29:06   4951s] Found no cell that needs special alignment to tracks, so switching off the check.
[06/02 22:29:07   4956s] After signature check, allow fast init is false, keep pre-filter is true.
[06/02 22:29:07   4956s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/02 22:29:07   4956s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:29:07   4956s] SiteArray: use 20,480 bytes
[06/02 22:29:07   4956s] SiteArray: current memory after site array memory allocation 37342.0M
[06/02 22:29:07   4956s] SiteArray: FP blocked sites are writable
[06/02 22:29:07   4956s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/02 22:29:07   4956s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:37342.0M, EPOCH TIME: 1748917747.456862
[06/02 22:29:07   4959s] Process 360 wires and vias for routing blockage analysis
[06/02 22:29:07   4959s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:2.360, REAL:0.298, MEM:37342.0M, EPOCH TIME: 1748917747.754725
[06/02 22:29:07   4959s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:29:07   4959s] Atter site array init, number of instance map data is 0.
[06/02 22:29:07   4959s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:7.300, REAL:1.050, MEM:37342.0M, EPOCH TIME: 1748917747.756568
[06/02 22:29:07   4959s] 
[06/02 22:29:07   4959s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:29:07   4959s] 
[06/02 22:29:07   4959s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:29:07   4959s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:7.310, REAL:1.054, MEM:37342.0M, EPOCH TIME: 1748917747.759830
[06/02 22:29:07   4959s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:37342.0M, EPOCH TIME: 1748917747.760387
[06/02 22:29:07   4959s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/02 22:29:07   4959s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:37342.0M, EPOCH TIME: 1748917747.760904
[06/02 22:29:07   4959s] Begin checking placement ... (start mem=37342.0M, init mem=37342.0M)
[06/02 22:29:07   4959s] Begin checking exclusive groups violation ...
[06/02 22:29:07   4959s] There are 0 groups to check, max #box is 0, total #box is 0
[06/02 22:29:07   4959s] Finished checking exclusive groups violations. Found 0 Vio.
[06/02 22:29:08   4965s] 
[06/02 22:29:08   4965s] Running CheckPlace using 96 threads!...
[06/02 22:29:08   4965s] 
[06/02 22:29:08   4965s] ...checkPlace MT is done!
[06/02 22:29:08   4965s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:37310.0M, EPOCH TIME: 1748917748.693329
[06/02 22:29:08   4965s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:37310.0M, EPOCH TIME: 1748917748.693816
[06/02 22:29:08   4965s] *info: Placed = 152            (Fixed = 142)
[06/02 22:29:08   4965s] *info: Unplaced = 0           
[06/02 22:29:08   4965s] Placement Density:30.75%(9/31)
[06/02 22:29:08   4965s] Placement Density (including fixed std cells):63.87%(38/60)
[06/02 22:29:08   4965s] Cell adder LLGs are deleted
[06/02 22:29:08   4965s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/02 22:29:08   4965s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:08   4965s] # Resetting pin-track-align track data.
[06/02 22:29:08   4965s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:08   4965s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:08   4965s] Finished checkPlace (total: cpu=0:00:14.3, real=0:00:02.0; vio checks: cpu=0:00:06.9, real=0:00:01.0; mem=37310.0M)
[06/02 22:29:08   4965s] OPERPROF: Finished checkPlace at level 1, CPU:14.270, REAL:2.018, MEM:37310.0M, EPOCH TIME: 1748917748.700711
[06/02 22:29:08   4965s] #optDebug: { P: 22 W: 7195 FE: extreme PE: high LDR: 0.5}
[06/02 22:29:08   4965s]  Initial DC engine is -> aae
[06/02 22:29:08   4965s]  
[06/02 22:29:08   4965s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[06/02 22:29:08   4965s]  
[06/02 22:29:08   4965s]  
[06/02 22:29:08   4965s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[06/02 22:29:08   4965s]  
[06/02 22:29:08   4965s] Reset EOS DB
[06/02 22:29:08   4965s] Ignoring AAE DB Resetting ...
[06/02 22:29:08   4965s]  Set Options for AAE Based Opt flow 
[06/02 22:29:08   4965s] *** optDesign -postRoute ***
[06/02 22:29:08   4965s] DRC Margin: user margin 0.0; extra margin 0
[06/02 22:29:08   4965s] Setup Target Slack: user slack 0
[06/02 22:29:08   4965s] Hold Target Slack: user slack 0.05
[06/02 22:29:08   4965s] **INFO: setOptMode -opt_power_effort high -> Total Power Opt will be called for all Setup Timing optDesign commands, with leakageToDynamicRatio 0.5.
[06/02 22:29:08   4965s] **INFO: setOptMode -opt_post_route_area_reclaim holdAndSetupAware -> Area reclaim that is Setup & Hold Timing Aware will be called before timing Optimization.
[06/02 22:29:08   4966s] Cell adder LLGs are deleted
[06/02 22:29:08   4966s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:08   4966s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:08   4966s] OPERPROF: Starting SiteArray-Init at level 1, MEM:37310.0M, EPOCH TIME: 1748917748.743552
[06/02 22:29:08   4966s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:08   4966s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:08   4966s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:37310.0M, EPOCH TIME: 1748917748.744415
[06/02 22:29:08   4966s] Max number of tech site patterns supported in site array is 256.
[06/02 22:29:08   4966s] Core basic site is GF22_DST
[06/02 22:29:09   4967s] After signature check, allow fast init is false, keep pre-filter is true.
[06/02 22:29:09   4967s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/02 22:29:09   4967s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:29:09   4967s] SiteArray: use 20,480 bytes
[06/02 22:29:09   4967s] SiteArray: current memory after site array memory allocation 37342.0M
[06/02 22:29:09   4967s] SiteArray: FP blocked sites are writable
[06/02 22:29:09   4967s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:37342.0M, EPOCH TIME: 1748917749.098572
[06/02 22:29:09   4968s] Process 45 wires and vias for routing blockage analysis
[06/02 22:29:09   4968s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.910, REAL:0.139, MEM:37342.0M, EPOCH TIME: 1748917749.237281
[06/02 22:29:09   4968s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:29:09   4968s] Atter site array init, number of instance map data is 0.
[06/02 22:29:09   4968s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:2.450, REAL:0.573, MEM:37342.0M, EPOCH TIME: 1748917749.317048
[06/02 22:29:09   4968s] 
[06/02 22:29:09   4968s] 
[06/02 22:29:09   4968s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:29:09   4968s] OPERPROF: Finished SiteArray-Init at level 1, CPU:2.460, REAL:0.576, MEM:37342.0M, EPOCH TIME: 1748917749.319897
[06/02 22:29:09   4968s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:29:09   4968s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:09   4968s] *** InitOpt #1 [finish] (optDesign #2) : cpu/real = 0:15:37.6/0:02:42.2 (5.8), totSession cpu/real = 1:22:49.5/0:35:00.4 (2.4), mem = 37342.0M
[06/02 22:29:09   4968s] 
[06/02 22:29:09   4968s] =============================================================================================
[06/02 22:29:09   4968s]  Step TAT Report : InitOpt #1 / optDesign #2                                    23.10-p003_1
[06/02 22:29:09   4968s] =============================================================================================
[06/02 22:29:09   4968s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:29:09   4968s] ---------------------------------------------------------------------------------------------
[06/02 22:29:09   4968s] [ PowerInterfaceInit     ]      1   0:00:02.6  (   1.6 % )     0:00:05.5 /  0:00:06.2    1.1
[06/02 22:29:09   4968s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:29:09   4968s] [ CheckPlace             ]      1   0:00:02.0  (   1.2 % )     0:00:02.0 /  0:00:14.3    7.1
[06/02 22:29:09   4968s] [ DetailPlaceInit        ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.8    2.6
[06/02 22:29:09   4968s] [ PropagateActivity      ]      1   0:00:02.9  (   1.8 % )     0:00:02.9 /  0:00:03.6    1.2
[06/02 22:29:09   4968s] [ MISC                   ]          0:02:34.3  (  95.1 % )     0:02:34.3 /  0:15:16.3    5.9
[06/02 22:29:09   4968s] ---------------------------------------------------------------------------------------------
[06/02 22:29:09   4968s]  InitOpt #1 TOTAL                   0:02:42.2  ( 100.0 % )     0:02:42.2 /  0:15:37.6    5.8
[06/02 22:29:09   4968s] ---------------------------------------------------------------------------------------------
[06/02 22:29:09   4968s] 
[06/02 22:29:09   4968s] Include MVT Delays for Hold Opt
[06/02 22:29:09   4968s] 
[06/02 22:29:09   4968s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:29:09   4968s] Deleting Lib Analyzer.
[06/02 22:29:09   4968s] 
[06/02 22:29:09   4968s] TimeStamp Deleting Cell Server End ...
[06/02 22:29:09   4968s] ** INFO : this run is activating 'postRoute' automaton
[06/02 22:29:09   4968s] **INFO: flowCheckPoint #3 InitialSummary
[06/02 22:29:09   4968s] 
[06/02 22:29:09   4968s] Power view               = view_slow_mission
[06/02 22:29:09   4968s] Number of VT partitions  = 2
[06/02 22:29:09   4968s] Standard cells in design = 1371
[06/02 22:29:09   4968s] Instances in design      = 10
[06/02 22:29:09   4968s] 
[06/02 22:29:09   4968s] Instance distribution across the VT partitions:
[06/02 22:29:09   4968s] 
[06/02 22:29:09   4968s]  LVT : inst = 2 (20.0%), cells = 728 (53.10%)
[06/02 22:29:09   4968s]    Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 2 (20.0%)
[06/02 22:29:09   4968s] 
[06/02 22:29:09   4968s]  HVT : inst = 8 (80.0%), cells = 613 (44.71%)
[06/02 22:29:09   4968s]    Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 8 (80.0%)
[06/02 22:29:09   4968s] 
[06/02 22:29:09   4968s] Reporting took 0 sec
[06/02 22:29:09   4968s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[06/02 22:29:09   4968s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:29:09   4968s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U9 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:29:09   4968s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:29:09   4968s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U8 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:29:09   4968s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:29:09   4968s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:29:09   4968s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:29:09   4968s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:29:09   4968s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:29:09   4968s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U5 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:29:09   4968s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:29:09   4968s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U4 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:29:09   4968s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:29:09   4968s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:29:09   4968s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:29:09   4968s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance intadd_0/U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:29:09   4968s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:29:09   4968s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance U2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:29:09   4968s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:29:09   4968s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance U3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:29:09   4968s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[06/02 22:29:09   4968s] #To increase the message display limit, refer to the product command reference manual.
[06/02 22:29:09   4968s] ### Net info: total nets: 40
[06/02 22:29:09   4968s] ### Net info: dirty nets: 0
[06/02 22:29:09   4968s] ### Net info: marked as disconnected nets: 0
[06/02 22:29:09   4969s] ### Net info: fully routed nets: 36
[06/02 22:29:09   4969s] ### Net info: trivial (< 2 pins) nets: 4
[06/02 22:29:09   4969s] ### Net info: unrouted nets: 0
[06/02 22:29:09   4969s] ### Net info: re-extraction nets: 0
[06/02 22:29:09   4969s] ### Net info: ignored nets: 0
[06/02 22:29:09   4969s] ### Net info: skip routing nets: 0
[06/02 22:29:10   4969s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:29:10   4969s] ### import design signature (167): route=1888504622 fixed_route=1888504622 flt_obj=0 vio=1376191754 swire=282492057 shield_wire=1 net_attr=1527522491 dirty_area=0 del_dirty_area=0 cell=2131165296 placement=715091317 pin_access=1925727569 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1224426920 sns=1224426920
[06/02 22:29:10   4969s] #Extract in post route mode
[06/02 22:29:10   4969s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[06/02 22:29:10   4969s] #Fast data preparation for tQuantus.
[06/02 22:29:10   4969s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:29:10   4969s] #Start routing data preparation on Mon Jun  2 22:29:10 2025
[06/02 22:29:10   4969s] #
[06/02 22:29:10   4969s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:29:10   4969s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:29:10   4969s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[06/02 22:29:10   4969s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[06/02 22:29:10   4969s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:29:10   4969s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:29:10   4969s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:29:10   4969s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:29:10   4969s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:29:10   4969s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[06/02 22:29:10   4969s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[06/02 22:29:10   4969s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[06/02 22:29:10   4969s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[06/02 22:29:10   4969s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[06/02 22:29:10   4969s] #Regenerating Ggrids automatically.
[06/02 22:29:10   4969s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[06/02 22:29:10   4969s] #Using automatically generated G-grids.
[06/02 22:29:10   4969s] #Done routing data preparation.
[06/02 22:29:10   4969s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 27122.00 (MB), peak = 27154.61 (MB)
[06/02 22:29:10   4969s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:29:10   4969s] #Start routing data preparation on Mon Jun  2 22:29:10 2025
[06/02 22:29:10   4969s] #
[06/02 22:29:10   4969s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:29:10   4969s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:29:10   4969s] #Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[06/02 22:29:10   4969s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[06/02 22:29:10   4969s] #pin_access_rlayer=3(C1)
[06/02 22:29:10   4969s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
[06/02 22:29:10   4969s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[06/02 22:29:10   4969s] #enable_dpt_layer_shield=F
[06/02 22:29:10   4969s] #has_line_end_grid=F
[06/02 22:29:10   4970s] #Regenerating Ggrids automatically.
[06/02 22:29:10   4970s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[06/02 22:29:10   4970s] #Using automatically generated G-grids.
[06/02 22:29:12   4971s] #Done routing data preparation.
[06/02 22:29:12   4971s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 27151.79 (MB), peak = 27166.77 (MB)
[06/02 22:29:12   4971s] #
[06/02 22:29:12   4971s] #Start tQuantus RC extraction...
[06/02 22:29:12   4971s] #Start building rc corner(s)...
[06/02 22:29:12   4971s] #Number of RC Corner = 2
[06/02 22:29:12   4971s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[06/02 22:29:12   4971s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[06/02 22:29:13   4972s] #(i=11, n=11 2000)
[06/02 22:29:13   4972s] #M1 -> M1 (1)
[06/02 22:29:13   4972s] #M2 -> M2 (2)
[06/02 22:29:13   4972s] #C1 -> C1 (3)
[06/02 22:29:13   4972s] #C2 -> C2 (4)
[06/02 22:29:13   4972s] #C3 -> C3 (5)
[06/02 22:29:13   4972s] #C4 -> C4 (6)
[06/02 22:29:13   4972s] #C5 -> C5 (7)
[06/02 22:29:13   4972s] #JA -> JA (8)
[06/02 22:29:13   4972s] #QA -> QA (9)
[06/02 22:29:13   4972s] #QB -> QB (10)
[06/02 22:29:13   4972s] #LB -> LB (11)
[06/02 22:29:17   4974s] #SADV-On
[06/02 22:29:17   4974s] # Corner(s) : 
[06/02 22:29:17   4974s] #rc_fast [25.00] 
[06/02 22:29:17   4974s] #rc_slow [25.00]
[06/02 22:29:19   4976s] # Corner id: 0
[06/02 22:29:19   4976s] # Layout Scale: 1.000000
[06/02 22:29:19   4976s] # Has Metal Fill model: yes
[06/02 22:29:19   4976s] # Temperature was set
[06/02 22:29:19   4976s] # Temperature : 25.000000
[06/02 22:29:19   4976s] # Ref. Temp   : 25.000000
[06/02 22:29:19   4976s] # Corner id: 1
[06/02 22:29:19   4976s] # Layout Scale: 1.000000
[06/02 22:29:19   4976s] # Has Metal Fill model: yes
[06/02 22:29:19   4976s] # Temperature was set
[06/02 22:29:19   4976s] # Temperature : 25.000000
[06/02 22:29:19   4976s] # Ref. Temp   : 25.000000
[06/02 22:29:19   4976s] #total pattern=286 [22, 2124]
[06/02 22:29:19   4976s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[06/02 22:29:19   4976s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[06/02 22:29:19   4976s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[06/02 22:29:19   4976s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[06/02 22:29:19   4976s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[06/02 22:29:19   4976s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[06/02 22:29:19   4976s] #number model r/c [2,2] [22,2124] read
[06/02 22:29:22   4978s] #0 rcmodel(s) requires rebuild
[06/02 22:29:22   4978s] #Build RC corners: cpu time = 00:00:07, elapsed time = 00:00:11, memory = 27178.38 (MB), peak = 27223.45 (MB)
[06/02 22:29:22   4978s] #Finish check_net_pin_list step Enter extract
[06/02 22:29:22   4978s] #Start init net ripin tree building
[06/02 22:29:22   4978s] #Finish init net ripin tree building
[06/02 22:29:22   4978s] #Cpu time = 00:00:00
[06/02 22:29:22   4978s] #Elapsed time = 00:00:00
[06/02 22:29:22   4978s] #Increased memory = 0.00 (MB)
[06/02 22:29:22   4978s] #Total memory = 27178.38 (MB)
[06/02 22:29:22   4978s] #Peak memory = 27223.45 (MB)
[06/02 22:29:22   4978s] #Using multithreading with 96 threads.
[06/02 22:29:22   4978s] #begin processing metal fill model file
[06/02 22:29:22   4978s] #end processing metal fill model file
[06/02 22:29:22   4978s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:29:22   4978s] #Length limit = 200 pitches
[06/02 22:29:22   4978s] #opt mode = 2
[06/02 22:29:22   4978s] #Finish check_net_pin_list step Fix net pin list
[06/02 22:29:22   4978s] #Start generate extraction boxes.
[06/02 22:29:22   4978s] #
[06/02 22:29:22   4978s] #Extract using 30 x 30 Hboxes
[06/02 22:29:22   4978s] #2x2 initial hboxes
[06/02 22:29:22   4978s] #Use area based hbox pruning.
[06/02 22:29:22   4978s] #0/0 hboxes pruned.
[06/02 22:29:22   4978s] #Complete generating extraction boxes.
[06/02 22:29:22   4978s] #Start step Extraction
[06/02 22:29:22   4978s] #Extract 1 hboxes with 96 threads on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
[06/02 22:29:22   4978s] #Process 0 special clock nets for rc extraction
[06/02 22:29:23   4978s] #Total 36 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[06/02 22:29:23   4978s] #Run Statistics for Extraction:
[06/02 22:29:23   4978s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/02 22:29:23   4978s] #   Increased memory =     1.14 (MB), total memory = 27179.46 (MB), peak memory = 27247.95 (MB)
[06/02 22:29:23   4979s] #Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_XeLzCQ.rcdb.d
[06/02 22:29:23   4979s] #Finish registering nets and terms for rcdb.
[06/02 22:29:23   4979s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 27182.08 (MB), peak = 27253.36 (MB)
[06/02 22:29:23   4979s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:29:23   4980s] #RC Statistics: 73 Res, 34 Ground Cap, 10 XCap (Edge to Edge)
[06/02 22:29:23   4980s] #RC V/H edge ratio: 0.30, Avg V/H Edge Length: 1407.62 (26), Avg L-Edge Length: 3486.33 (24)
[06/02 22:29:23   4980s] #Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_XeLzCQ.rcdb.d.
[06/02 22:29:23   4980s] #Start writing RC data.
[06/02 22:29:24   4980s] #Finish writing RC data
[06/02 22:29:24   4980s] #Finish writing rcdb with 109 nodes, 73 edges, and 20 xcaps
[06/02 22:29:24   4980s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 27178.32 (MB), peak = 27259.69 (MB)
[06/02 22:29:24   4980s] Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_XeLzCQ.rcdb.d' ...
[06/02 22:29:24   4980s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_XeLzCQ.rcdb.d' for reading (mem: 38881.977M)
[06/02 22:29:24   4980s] Reading RCDB with compressed RC data.
[06/02 22:29:24   4980s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_XeLzCQ.rcdb.d' for content verification (mem: 38881.977M)
[06/02 22:29:24   4980s] Reading RCDB with compressed RC data.
[06/02 22:29:24   4980s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_XeLzCQ.rcdb.d': 0 access done (mem: 38881.977M)
[06/02 22:29:24   4980s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_XeLzCQ.rcdb.d': 0 access done (mem: 38881.977M)
[06/02 22:29:24   4980s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 38881.977M)
[06/02 22:29:24   4980s] Following multi-corner parasitics specified:
[06/02 22:29:24   4980s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_XeLzCQ.rcdb.d (rcdb)
[06/02 22:29:24   4980s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_XeLzCQ.rcdb.d' for reading (mem: 38881.977M)
[06/02 22:29:24   4980s] Reading RCDB with compressed RC data.
[06/02 22:29:24   4980s] 		Cell adder has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_XeLzCQ.rcdb.d specified
[06/02 22:29:24   4980s] Cell adder, hinst 
[06/02 22:29:24   4980s] processing rcdb (/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_XeLzCQ.rcdb.d) for hinst (top) of cell (adder);
[06/02 22:29:24   4980s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_XeLzCQ.rcdb.d': 0 access done (mem: 38881.977M)
[06/02 22:29:24   4980s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=38881.977M)
[06/02 22:29:24   4980s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_xY9Tk2.rcdb.d/adder.rcdb.d' for reading (mem: 38881.977M)
[06/02 22:29:24   4980s] Reading RCDB with compressed RC data.
[06/02 22:29:24   4981s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_xY9Tk2.rcdb.d/adder.rcdb.d': 0 access done (mem: 38881.977M)
[06/02 22:29:24   4981s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:00.0, current mem=38881.977M)
[06/02 22:29:24   4981s] Done read_parasitics... (cpu: 0:00:01.0 real: 0:00:00.0 mem: 38881.977M)
[06/02 22:29:24   4981s] #
[06/02 22:29:24   4981s] #Restore RCDB.
[06/02 22:29:24   4981s] #
[06/02 22:29:24   4981s] #Complete tQuantus RC extraction.
[06/02 22:29:24   4981s] #Cpu time = 00:00:10
[06/02 22:29:24   4981s] #Elapsed time = 00:00:13
[06/02 22:29:24   4981s] #Increased memory = 26.22 (MB)
[06/02 22:29:24   4981s] #Total memory = 27178.02 (MB)
[06/02 22:29:24   4981s] #Peak memory = 27259.69 (MB)
[06/02 22:29:24   4981s] #
[06/02 22:29:24   4981s] #0 inserted nodes are removed
[06/02 22:29:24   4981s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[06/02 22:29:25   4981s] ### export design design signature (169): route=1300937499 fixed_route=1300937499 flt_obj=0 vio=1376191754 swire=282492057 shield_wire=1 net_attr=2141005277 dirty_area=0 del_dirty_area=0 cell=2131165296 placement=715091317 pin_access=1925727569 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1224426920 sns=1224426920
[06/02 22:29:25   4981s] ### import design signature (170): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1925727569 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[06/02 22:29:25   4981s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:29:25   4981s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:29:25   4982s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:29:25   4982s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:29:25   4982s] #Start Design Signature (0)
[06/02 22:29:25   4982s] #Finish Inst Signature in MT(2760063)
[06/02 22:29:25   4982s] #Finish Net Signature in MT(43769317)
[06/02 22:29:25   4982s] #Finish SNet Signature in MT (60862628)
[06/02 22:29:25   4982s] #Run time and memory report for RC extraction:
[06/02 22:29:25   4982s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[06/02 22:29:25   4982s] #Run Statistics for snet signature:
[06/02 22:29:25   4982s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.35/96, scale score = 0.01.
[06/02 22:29:25   4982s] #    Increased memory =    -0.05 (MB), total memory = 27079.68 (MB), peak memory = 27259.69 (MB)
[06/02 22:29:25   4982s] #Run Statistics for Net Final Signature:
[06/02 22:29:25   4982s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/02 22:29:25   4982s] #   Increased memory =     0.00 (MB), total memory = 27079.77 (MB), peak memory = 27259.69 (MB)
[06/02 22:29:25   4982s] #Run Statistics for Net launch:
[06/02 22:29:25   4982s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.43/96, scale score = 0.01.
[06/02 22:29:25   4982s] #    Increased memory =     0.00 (MB), total memory = 27079.77 (MB), peak memory = 27259.69 (MB)
[06/02 22:29:25   4982s] #Run Statistics for Net init_dbsNet_slist:
[06/02 22:29:25   4982s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/02 22:29:25   4982s] #   Increased memory =     0.00 (MB), total memory = 27079.77 (MB), peak memory = 27259.69 (MB)
[06/02 22:29:25   4982s] #Run Statistics for net signature:
[06/02 22:29:25   4982s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.41/96, scale score = 0.01.
[06/02 22:29:25   4982s] #    Increased memory =    -0.05 (MB), total memory = 27079.72 (MB), peak memory = 27259.69 (MB)
[06/02 22:29:25   4982s] #Run Statistics for inst signature:
[06/02 22:29:25   4982s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.38/96, scale score = 0.01.
[06/02 22:29:25   4982s] #    Increased memory =   -71.97 (MB), total memory = 27079.77 (MB), peak memory = 27259.69 (MB)
[06/02 22:29:25   4982s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_xY9Tk2.rcdb.d/adder.rcdb.d' for reading (mem: 37341.977M)
[06/02 22:29:25   4982s] Reading RCDB with compressed RC data.
[06/02 22:29:25   4982s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 37344.0M)
[06/02 22:29:25   4982s] ** INFO: Initializing Glitch Interface
[06/02 22:29:25   4982s] AAE DB initialization (MEM=37384.6 CPU=0:00:00.0 REAL=0:00:00.0) 
[06/02 22:29:25   4982s] ** INFO: Initializing Glitch Cache
[06/02 22:29:25   4982s] *** BuildHoldData #1 [begin] (optDesign #2) : totSession cpu/real = 1:23:03.5/0:35:16.8 (2.4), mem = 37384.6M
[06/02 22:29:25   4982s] AAE_INFO: switching setDelayCal -siAware from true to false ...
[06/02 22:29:25   4982s] AAE_INFO: The setting is changed from true to false in setDelayCalMode -SIAware
[06/02 22:29:25   4982s] OPTC: user 20.0
[06/02 22:29:27   4984s] Starting delay calculation for Hold views
[06/02 22:29:28   4985s] AAE_INFO: opIsDesignInPostRouteState() is 1
[06/02 22:29:28   4985s] #################################################################################
[06/02 22:29:28   4985s] # Design Stage: PostRoute
[06/02 22:29:28   4985s] # Design Name: adder
[06/02 22:29:28   4985s] # Design Mode: 22nm
[06/02 22:29:28   4985s] # Analysis Mode: MMMC OCV 
[06/02 22:29:28   4985s] # Parasitics Mode: SPEF/RCDB 
[06/02 22:29:28   4985s] # Signoff Settings: SI Off 
[06/02 22:29:28   4985s] #################################################################################
[06/02 22:29:28   4985s] Topological Sorting (REAL = 0:00:00.0, MEM = 37476.2M, InitMEM = 37476.2M)
[06/02 22:29:28   4985s] Calculate late delays in OCV mode...
[06/02 22:29:28   4985s] Calculate early delays in OCV mode...
[06/02 22:29:28   4985s] Start delay calculation (fullDC) (96 T). (MEM=27199.6)
[06/02 22:29:28   4985s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[06/02 22:29:28   4985s] Start AAE Lib Loading. (MEM=37496)
[06/02 22:29:28   4985s] End AAE Lib Loading. (MEM=37716 CPU=0:00:00.2 Real=0:00:00.0)
[06/02 22:29:28   4985s] End AAE Lib Interpolated Model. (MEM=37716 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:29:28   4986s] Total number of fetched objects 36
[06/02 22:29:28   4986s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/02 22:29:28   4986s] End delay calculation. (MEM=27292.8 CPU=0:00:00.8 REAL=0:00:00.0)
[06/02 22:29:32   4988s] End delay calculation (fullDC). (MEM=26591 CPU=0:00:03.5 REAL=0:00:04.0)
[06/02 22:29:32   4988s] *** CDM Built up (cpu=0:00:03.6  real=0:00:04.0  mem= 41063.7M) ***
[06/02 22:29:33   4989s] *** Done Building Timing Graph (cpu=0:00:05.4 real=0:00:06.0 totSessionCpu=1:23:11 mem=41063.7M)
[06/02 22:29:33   4989s] Done building cte hold timing graph (HoldAware) cpu=0:00:07.4 real=0:00:08.0 totSessionCpu=1:23:11 mem=41063.7M ***
[06/02 22:29:33   4990s] Warning: No proper clock gate cell delay was found for clock standard delay computation.
[06/02 22:29:33   4990s] AAE_INFO: switching setDelayCal -siAware from false to true ...
[06/02 22:29:33   4990s] AAE_INFO: The setting is changed from false to true in setDelayCalMode -SIAware
[06/02 22:29:35   4992s] Starting delay calculation for Setup views
[06/02 22:29:36   4992s] AAE_INFO: opIsDesignInPostRouteState() is 1
[06/02 22:29:36   4992s] AAE_INFO: resetNetProps viewIdx 0 
[06/02 22:29:36   4992s] Starting SI iteration 1 using Infinite Timing Windows
[06/02 22:29:39   4994s] #################################################################################
[06/02 22:29:39   4994s] # Design Stage: PostRoute
[06/02 22:29:39   4994s] # Design Name: adder
[06/02 22:29:39   4994s] # Design Mode: 22nm
[06/02 22:29:39   4994s] # Analysis Mode: MMMC OCV 
[06/02 22:29:39   4994s] # Parasitics Mode: SPEF/RCDB 
[06/02 22:29:39   4994s] # Signoff Settings: SI On 
[06/02 22:29:39   4994s] #################################################################################
[06/02 22:29:39   4994s] Topological Sorting (REAL = 0:00:00.0, MEM = 41076.0M, InitMEM = 41076.0M)
[06/02 22:29:39   4994s] Setting infinite Tws ...
[06/02 22:29:39   4994s] First Iteration Infinite Tw... 
[06/02 22:29:39   4994s] Calculate early delays in OCV mode...
[06/02 22:29:39   4994s] Calculate late delays in OCV mode...
[06/02 22:29:39   4994s] Start delay calculation (fullDC) (96 T). (MEM=26742.7)
[06/02 22:29:39   4994s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[06/02 22:29:39   4994s] End AAE Lib Interpolated Model. (MEM=41087.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:29:39   4995s] Total number of fetched objects 36
[06/02 22:29:39   4995s] AAE_INFO-618: Total number of nets in the design is 40,  100.0 percent of the nets selected for SI analysis
[06/02 22:29:39   4995s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/02 22:29:39   4995s] End delay calculation. (MEM=26781.6 CPU=0:00:00.8 REAL=0:00:00.0)
[06/02 22:29:39   4995s] End delay calculation (fullDC). (MEM=26781.6 CPU=0:00:01.4 REAL=0:00:00.0)
[06/02 22:29:39   4995s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/.AAE_DjIfGi/.AAE_2876/waveform.data...
[06/02 22:29:39   4995s] *** CDM Built up (cpu=0:00:01.5  real=0:00:00.0  mem= 41182.6M) ***
[06/02 22:29:40   4996s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 41182.6M)
[06/02 22:29:40   4996s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/02 22:29:40   4996s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 41182.6M)
[06/02 22:29:40   4996s] 
[06/02 22:29:40   4996s] Executing IPO callback for view pruning ..
[06/02 22:29:40   4996s] Starting SI iteration 2
[06/02 22:29:40   4997s] Calculate early delays in OCV mode...
[06/02 22:29:40   4997s] Calculate late delays in OCV mode...
[06/02 22:29:40   4997s] Start delay calculation (fullDC) (96 T). (MEM=26730.7)
[06/02 22:29:40   4997s] End AAE Lib Interpolated Model. (MEM=37600.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:29:40   4997s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[06/02 22:29:40   4997s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 36. 
[06/02 22:29:40   4997s] Total number of fetched objects 36
[06/02 22:29:40   4997s] AAE_INFO-618: Total number of nets in the design is 40,  0.0 percent of the nets selected for SI analysis
[06/02 22:29:40   4997s] End delay calculation. (MEM=26736.5 CPU=0:00:00.5 REAL=0:00:00.0)
[06/02 22:29:40   4997s] End delay calculation (fullDC). (MEM=26736.5 CPU=0:00:00.5 REAL=0:00:00.0)
[06/02 22:29:40   4997s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 41151.0M) ***
[06/02 22:29:41   4998s] 
[06/02 22:29:41   4998s] Creating Lib Analyzer ...
[06/02 22:29:41   4998s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/02 22:29:41   4998s] 
[06/02 22:29:41   4998s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:29:41   4998s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:29:41   4998s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/02 22:29:41   4998s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:29:41   4998s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/02 22:29:41   4998s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/02 22:29:41   4998s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/02 22:29:41   4998s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/02 22:29:41   4998s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/02 22:29:41   4998s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/02 22:29:41   4998s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/02 22:29:41   4998s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/02 22:29:41   4998s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/02 22:29:41   4998s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:29:41   4998s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/02 22:29:41   4998s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:29:41   4998s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/02 22:29:41   4998s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:29:41   4998s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/02 22:29:41   4998s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:29:41   4998s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/02 22:29:41   4998s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/02 22:29:41   4998s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/02 22:29:41   4998s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/02 22:29:41   4998s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/02 22:29:41   4998s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/02 22:29:41   4998s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/02 22:29:41   4998s] Summary for sequential cells identification: 
[06/02 22:29:41   4998s]   Identified SBFF number: 299
[06/02 22:29:41   4998s]   Identified MBFF number: 75
[06/02 22:29:41   4998s]   Identified SB Latch number: 22
[06/02 22:29:41   4998s]   Identified MB Latch number: 0
[06/02 22:29:41   4998s]   Not identified SBFF number: 15
[06/02 22:29:41   4998s]   Not identified MBFF number: 0
[06/02 22:29:41   4998s]   Not identified SB Latch number: 0
[06/02 22:29:41   4998s]   Not identified MB Latch number: 0
[06/02 22:29:41   4998s]   Number of sequential cells which are not FFs: 45
[06/02 22:29:41   4998s]  Visiting view : view_slow_mission
[06/02 22:29:41   4998s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/02 22:29:41   4998s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/02 22:29:41   4998s]  Visiting view : view_fast_mission
[06/02 22:29:41   4998s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/02 22:29:41   4998s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/02 22:29:41   4998s] TLC MultiMap info (StdDelay):
[06/02 22:29:41   4998s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/02 22:29:41   4998s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/02 22:29:41   4998s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/02 22:29:41   4998s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/02 22:29:41   4998s]  Setting StdDelay to: 6.1ps
[06/02 22:29:41   4998s] 
[06/02 22:29:41   4998s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:29:42   4999s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[06/02 22:29:42   4999s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[06/02 22:29:42   4999s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/02 22:29:42   4999s] 
[06/02 22:29:42   4999s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:29:43   5000s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:23:22 mem=41181.1M
[06/02 22:29:43   5001s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:23:22 mem=41181.1M
[06/02 22:29:43   5001s] Creating Lib Analyzer, finished. 
[06/02 22:29:44   5002s] *** Done Building Timing Graph (cpu=0:00:10.3 real=0:00:09.0 totSessionCpu=1:23:24 mem=41149.0M)
[06/02 22:29:44   5002s] End AAE Lib Interpolated Model. (MEM=41149 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:29:44   5002s] ** INFO: Initializing Glitch Interface
[06/02 22:29:44   5002s] OPERPROF: Starting SiteArray-Init at level 1, MEM:41149.0M, EPOCH TIME: 1748917784.921838
[06/02 22:29:44   5002s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:44   5002s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:45   5003s] 
[06/02 22:29:45   5003s] 
[06/02 22:29:45   5003s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:29:45   5003s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.530, REAL:0.255, MEM:41149.0M, EPOCH TIME: 1748917785.177325
[06/02 22:29:45   5003s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:29:45   5003s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:45   5003s] ** INFO: Initializing Glitch Interface
[06/02 22:29:45   5003s] 
------------------------------------------------------------------
     Initial SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.461  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
------------------------------------------------------------------

[06/02 22:29:45   5003s] *** BuildHoldData #1 [finish] (optDesign #2) : cpu/real = 0:00:21.2/0:00:19.7 (1.1), totSession cpu/real = 1:23:24.7/0:35:36.5 (2.3), mem = 41181.0M
[06/02 22:29:45   5003s] 
[06/02 22:29:45   5003s] =============================================================================================
[06/02 22:29:45   5003s]  Step TAT Report : BuildHoldData #1 / optDesign #2                              23.10-p003_1
[06/02 22:29:45   5003s] =============================================================================================
[06/02 22:29:45   5003s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:29:45   5003s] ---------------------------------------------------------------------------------------------
[06/02 22:29:45   5003s] [ ViewPruning            ]      7   0:00:02.4  (  12.3 % )     0:00:03.2 /  0:00:04.1    1.3
[06/02 22:29:45   5003s] [ OptSummaryReport       ]      1   0:00:00.3  (   1.6 % )     0:00:00.5 /  0:00:00.9    1.8
[06/02 22:29:45   5003s] [ DrvReport              ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.2    1.6
[06/02 22:29:45   5003s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:29:45   5003s] [ HoldTimerInit          ]      1   0:00:00.1  (   0.6 % )     0:00:00.1 /  0:00:00.2    1.8
[06/02 22:29:45   5003s] [ UpdateTimingGraph      ]      3   0:00:06.0  (  30.3 % )     0:00:14.9 /  0:00:15.6    1.1
[06/02 22:29:45   5003s] [ FullDelayCalc          ]      3   0:00:05.1  (  25.7 % )     0:00:05.1 /  0:00:05.6    1.1
[06/02 22:29:45   5003s] [ TimingUpdate           ]      5   0:00:01.7  (   8.5 % )     0:00:01.7 /  0:00:03.0    1.8
[06/02 22:29:45   5003s] [ TimingReport           ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.6
[06/02 22:29:45   5003s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:29:45   5003s] [ MISC                   ]          0:00:04.0  (  20.1 % )     0:00:04.0 /  0:00:04.0    1.0
[06/02 22:29:45   5003s] ---------------------------------------------------------------------------------------------
[06/02 22:29:45   5003s]  BuildHoldData #1 TOTAL             0:00:19.7  ( 100.0 % )     0:00:19.7 /  0:00:21.2    1.1
[06/02 22:29:45   5003s] ---------------------------------------------------------------------------------------------
[06/02 22:29:45   5003s] 
[06/02 22:29:45   5003s] **optDesign ... cpu = 0:16:13, real = 0:03:18, mem = 27322.9M, totSessionCpu=1:23:25 **
[06/02 22:29:45   5003s] Begin: Collecting metrics
[06/02 22:29:46   5004s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 99.461 |   0 |       30.75 | 0:00:21  |       37645 |    0 |   0 |
 ------------------------------------------------------------------------------------ 
[06/02 22:29:46   5004s] Ending "collect_metrics" (total cpu=0:00:01.2, real=0:00:01.0, peak res=27439.8M, current mem=27322.9M)

[06/02 22:29:46   5004s] End: Collecting metrics
[06/02 22:29:46   5004s] OPTC: m4 20.0 50.0
[06/02 22:29:46   5004s] OPTC: view 50.0
[06/02 22:29:46   5004s] Setting latch borrow mode to budget during optimization.
[06/02 22:29:49   5007s] **INFO: flowCheckPoint #4 OptimizationPass1
[06/02 22:29:49   5007s] skipped the cell partition in DRV
[06/02 22:29:49   5007s] Leakage Power Opt: re-selecting buf/inv list 
[06/02 22:29:49   5007s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/02 22:29:49   5007s] #InfoCS: Num dontuse cells 196, Num usable cells 1279
[06/02 22:29:49   5007s] optDesignOneStep: Power Flow
[06/02 22:29:49   5007s] #InfoCS: Num dontuse cells 196, Num usable cells 1279
[06/02 22:29:49   5007s] Deleting Lib Analyzer.
[06/02 22:29:49   5007s] **INFO: Start fixing DRV (Mem = 37615.04M) ...
[06/02 22:29:49   5007s] Begin: GigaOpt DRV Optimization
[06/02 22:29:49   5007s] Glitch fixing enabled
[06/02 22:29:49   5007s] GigaOpt Checkpoint: Internal optDRV -postRoute -max_tran -max_cap -maintainWNS -setupTNSCostFactor 0.3 -maxLocalDensity 0.96 -numThreads 96  -glitch
[06/02 22:29:49   5007s] *** DrvOpt #1 [begin] (optDesign #2) : totSession cpu/real = 1:23:28.8/0:35:40.2 (2.3), mem = 37615.0M
[06/02 22:29:49   5007s] End AAE Lib Interpolated Model. (MEM=37615 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:29:49   5007s] Processing average sequential pin duty cycle 
[06/02 22:29:49   5007s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2876.14
[06/02 22:29:49   5007s]  Design has 18 nets in selected transition density range, driven by 16 HVT insts, 0 MVT insts and 2 LVT insts
[06/02 22:29:49   5007s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/02 22:29:49   5007s] 
[06/02 22:29:49   5007s] Creating Lib Analyzer ...
[06/02 22:29:49   5008s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[06/02 22:29:49   5008s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[06/02 22:29:49   5008s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/02 22:29:49   5008s] 
[06/02 22:29:49   5008s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:29:50   5009s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:23:31 mem=37651.1M
[06/02 22:29:51   5010s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:23:31 mem=37651.1M
[06/02 22:29:51   5010s] Creating Lib Analyzer, finished. 
[06/02 22:29:51   5010s] #optDebug: Start CG creation (mem=37651.1M)
[06/02 22:29:51   5010s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:29:51   5010s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:29:51   5010s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:29:51   5010s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:29:52   5011s] ToF 92.5580um
[06/02 22:29:52   5011s] (cpu=0:00:01.1, mem=37821.4M)
[06/02 22:29:52   5011s]  ...processing cgPrt (cpu=0:00:01.1, mem=37821.4M)
[06/02 22:29:52   5011s]  ...processing cgEgp (cpu=0:00:01.1, mem=37821.4M)
[06/02 22:29:52   5011s]  ...processing cgPbk (cpu=0:00:01.1, mem=37821.4M)
[06/02 22:29:52   5011s]  ...processing cgNrb(cpu=0:00:01.1, mem=37821.4M)
[06/02 22:29:52   5011s]  ...processing cgObs (cpu=0:00:01.1, mem=37821.4M)
[06/02 22:29:52   5011s]  ...processing cgCon (cpu=0:00:01.1, mem=37821.4M)
[06/02 22:29:52   5011s]  ...processing cgPdm (cpu=0:00:01.1, mem=37821.4M)
[06/02 22:29:52   5011s] #optDebug: Finish CG creation (cpu=0:00:01.1, mem=37821.4M)
[06/02 22:29:52   5011s] (I,S,L,T): view_slow_mission: 3.78994e-05, 5.607e-05, 0.000770332, 0.000864301
[06/02 22:29:52   5011s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[06/02 22:29:52   5011s] 
[06/02 22:29:52   5011s] Active Setup views: view_slow_mission 
[06/02 22:29:52   5011s] OPERPROF: Starting SiteArray-Init at level 1, MEM:37821.4M, EPOCH TIME: 1748917792.742523
[06/02 22:29:52   5011s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:52   5011s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:52   5012s] 
[06/02 22:29:52   5012s] 
[06/02 22:29:52   5012s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:29:52   5012s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.400, REAL:0.253, MEM:37821.4M, EPOCH TIME: 1748917792.995377
[06/02 22:29:53   5012s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:29:53   5012s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:53   5012s] [oiPhyDebug] optDemand 38648880.00, spDemand 9709200.00.
[06/02 22:29:53   5012s] [LDM::Info] TotalInstCnt at InitDesignMc1: 152
[06/02 22:29:53   5012s] [LDM::Info] maxLocalDensity 0.96, TinyGridDensity 1000.00 
[06/02 22:29:53   5012s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=1:23:33 mem=37821.4M
[06/02 22:29:53   5012s] OPERPROF: Starting DPlace-Init at level 1, MEM:37821.4M, EPOCH TIME: 1748917793.014968
[06/02 22:29:53   5012s] Processing tracks to init pin-track alignment.
[06/02 22:29:53   5012s] z: 1, totalTracks: 1
[06/02 22:29:53   5012s] z: 3, totalTracks: 1
[06/02 22:29:53   5012s] z: 5, totalTracks: 1
[06/02 22:29:53   5012s] z: 7, totalTracks: 1
[06/02 22:29:53   5012s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/02 22:29:53   5012s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:29:53   5012s] Initializing Route Infrastructure for color support ...
[06/02 22:29:53   5012s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:37821.4M, EPOCH TIME: 1748917793.015781
[06/02 22:29:53   5012s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.012, MEM:37821.4M, EPOCH TIME: 1748917793.027880
[06/02 22:29:53   5012s] Route Infrastructure Initialized for color support successfully.
[06/02 22:29:53   5012s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:29:53   5012s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:37821.4M, EPOCH TIME: 1748917793.037214
[06/02 22:29:53   5012s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:53   5012s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:53   5012s] 
[06/02 22:29:53   5012s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:29:53   5012s] 
[06/02 22:29:53   5012s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:29:53   5012s] 
[06/02 22:29:53   5012s]  Skipping Bad Lib Cell Checking (CMU) !
[06/02 22:29:53   5012s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.240, REAL:0.234, MEM:37821.4M, EPOCH TIME: 1748917793.271022
[06/02 22:29:53   5012s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:37821.4M, EPOCH TIME: 1748917793.271216
[06/02 22:29:53   5012s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.003, MEM:37821.4M, EPOCH TIME: 1748917793.274190
[06/02 22:29:53   5012s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=37821.4MB).
[06/02 22:29:53   5012s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.270, REAL:0.261, MEM:37821.4M, EPOCH TIME: 1748917793.276220
[06/02 22:29:53   5012s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[06/02 22:29:53   5012s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 152
[06/02 22:29:53   5012s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=1:23:34 mem=37821.4M
[06/02 22:29:53   5012s] ### Creating RouteCongInterface, started
[06/02 22:29:53   5012s] {MMLU 0 0 36}
[06/02 22:29:53   5012s] [oiLAM] Zs 11, 12
[06/02 22:29:53   5012s] ### Creating LA Mngr. totSessionCpu=1:23:34 mem=37821.4M
[06/02 22:29:53   5012s] ### Creating LA Mngr, finished. totSessionCpu=1:23:34 mem=37821.4M
[06/02 22:29:53   5012s] ### Creating RouteCongInterface, finished
[06/02 22:29:54   5013s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:29:54   5013s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:29:54   5013s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:29:54   5013s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:29:54   5013s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:29:54   5014s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:29:54   5014s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:29:55   5014s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:29:55   5014s] AoF 658.8040um
[06/02 22:29:55   5014s]  unitDynamic=0.729441255866 unitLeakage=10.5134, designSmallDynamic=0.899278730937 designSmallLeakge=10.513442280215 largestInvLkgPwrAreaRatio=0.000096203654 smallCellArea_=125280.0 
[06/02 22:29:55   5014s]  Design has 18 nets in selected transition density range, driven by 16 HVT insts, 0 MVT insts and 2 LVT insts
[06/02 22:29:56   5015s] DRV pessimism of 2.00% is used for tran, 2.00% for cap, 2.00% for fanout, on top of margin 0.00%
[06/02 22:29:56   5015s] [GPS-DRV] Optimizer inputs ============================= 
[06/02 22:29:56   5015s] [GPS-DRV] drvFixingStage: Small Scale
[06/02 22:29:56   5015s] [GPS-DRV] costLowerBound: 0.1
[06/02 22:29:56   5015s] [GPS-DRV] setupTNSCost  : 0.3
[06/02 22:29:56   5015s] [GPS-DRV] maxIter       : 10
[06/02 22:29:56   5015s] [GPS-DRV] numExtraItersOnHighCongestion: 0
[06/02 22:29:56   5015s] [GPS-DRV] Optimizer parameters ============================= 
[06/02 22:29:56   5015s] [GPS-DRV] delaycal_use_default_delay_limit: 1000
[06/02 22:29:56   5015s] [GPS-DRV] maxDensity (design): 0.95
[06/02 22:29:56   5015s] [GPS-DRV] maxLocalDensity: 0.96
[06/02 22:29:56   5015s] [GPS-DRV] MaxBufDistForPlaceBlk: 108um
[06/02 22:29:56   5015s] [GPS-DRV] Dflt RT Characteristic Length 97.488um AoF 658.804um x 1
[06/02 22:29:56   5015s] [GPS-DRV] isCPECostingOn: true
[06/02 22:29:56   5015s] [GPS-DRV] MaintainWNS: 1
[06/02 22:29:56   5015s] [GPS-DRV] All active and enabled setup views
[06/02 22:29:56   5015s] [GPS-DRV]     view_slow_mission
[06/02 22:29:56   5015s] [GPS-DRV] MarginForMaxTran: 0 (in which tool's ExtraDrcMargin: 0.2)
[06/02 22:29:56   5015s] [GPS-DRV] MarginForMaxCap : 0 (in which tool's ExtraDrcMargin: 0.2)
[06/02 22:29:56   5015s] [GPS-DRV] -congEffort: high
[06/02 22:29:56   5015s] [GPS-DRV] 2DC {3 0 1 0 0 0}
[06/02 22:29:56   5015s] [GPS-DRV] timing-driven DRV settings {1 1 1 1 1 0}
[06/02 22:29:56   5015s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:42301.3M, EPOCH TIME: 1748917796.172084
[06/02 22:29:56   5015s] Found 0 hard placement blockage before merging.
[06/02 22:29:56   5015s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:42301.3M, EPOCH TIME: 1748917796.172367
[06/02 22:29:56   5015s] ** INFO: Initializing Glitch Interface
[06/02 22:29:56   5015s] [GPS-DRV] ROI - costFactor(area: 0.630145; leakageP: 1; dynamicP: 1; setupTNS:0.3)
[06/02 22:29:56   5015s] [GPS-DRV] ROI - unit(Area: 125280; LeakageP: 10.5134; DynamicP: 0.729441)DBU
[06/02 22:29:56   5015s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/02 22:29:56   5015s] |        max-tran       |        max-cap        |  max-fanout |  max-length |    glitch   |       setup       |        |        |        |       |          |         |
[06/02 22:29:56   5015s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/02 22:29:56   5015s] | nets | terms|  wViol  | nets | terms|  wViol  | nets | terms| nets | terms| nets | terms|   WNS   |   TNS   |  #Buf  |  #Inv  | #Resize|Density|   Real   |   Mem   |
[06/02 22:29:56   5015s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/02 22:29:56   5015s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/02 22:29:56   5015s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    99.46|     0.00|       0|       0|       0| 30.75%|          |         |
[06/02 22:29:56   5015s] Info: violation cost 0.000000 (cap = 0.000000, tran = 0.000000, len = 0.000000, fanout load = 0.000000, fanout count = 0.000000, glitch 0.000000)
[06/02 22:29:56   5015s] |     0|     0|     0.00|     0|     0|     0.00|     0|     0|     0|     0|     0|     0|    99.46|     0.00|       0|       0|       0| 30.75%| 0:00:00.0| 42301.3M|
[06/02 22:29:56   5015s] +---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
[06/02 22:29:56   5015s] Bottom Preferred Layer:
[06/02 22:29:56   5015s]     None
[06/02 22:29:56   5015s] Via Pillar Rule:
[06/02 22:29:56   5015s]     None
[06/02 22:29:56   5015s] Finished writing unified metrics of routing constraints.
[06/02 22:29:56   5015s] 
[06/02 22:29:56   5015s] *** Finish DRV Fixing (cpu=0:00:00.1 real=0:00:00.0 mem=42301.3M) ***
[06/02 22:29:56   5015s] 
[06/02 22:29:56   5015s] Deleting 0 temporary hard placement blockage(s).
[06/02 22:29:56   5015s] Total-nets :: 36, Stn-nets :: 0, ratio :: 0 %, Total-len 109.713, Stn-len 0
[06/02 22:29:56   5015s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 152
[06/02 22:29:56   5015s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:40765.0M, EPOCH TIME: 1748917796.341397
[06/02 22:29:56   5015s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:152).
[06/02 22:29:56   5015s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:56   5015s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:56   5015s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:56   5015s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.050, REAL:0.051, MEM:37797.0M, EPOCH TIME: 1748917796.392779
[06/02 22:29:56   5015s] (I,S,L,T): view_slow_mission: 3.78994e-05, 5.607e-05, 0.000770332, 0.000864301
[06/02 22:29:56   5015s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[06/02 22:29:56   5015s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2876.14
[06/02 22:29:56   5015s] *** DrvOpt #1 [finish] (optDesign #2) : cpu/real = 0:00:08.0/0:00:07.3 (1.1), totSession cpu/real = 1:23:36.9/0:35:47.5 (2.3), mem = 37797.0M
[06/02 22:29:56   5015s] 
[06/02 22:29:56   5015s] =============================================================================================
[06/02 22:29:56   5015s]  Step TAT Report : DrvOpt #1 / optDesign #2                                     23.10-p003_1
[06/02 22:29:56   5015s] =============================================================================================
[06/02 22:29:56   5015s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:29:56   5015s] ---------------------------------------------------------------------------------------------
[06/02 22:29:56   5015s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:29:56   5015s] [ LibAnalyzerInit        ]      1   0:00:02.0  (  27.2 % )     0:00:02.0 /  0:00:02.3    1.1
[06/02 22:29:56   5015s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:29:56   5015s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   2.8 % )     0:00:00.5 /  0:00:00.6    1.2
[06/02 22:29:56   5015s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.1 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:29:56   5015s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.9 % )     0:00:00.1 /  0:00:00.1    1.5
[06/02 22:29:56   5015s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:29:56   5015s] [ OptimizationStep       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:29:56   5015s] [ DrvFindVioNets         ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:29:56   5015s] [ DrvComputeSummary      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:29:56   5015s] [ ReportGlitchViolation  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:29:56   5015s] [ PowerUnitCalc          ]      1   0:00:00.0  (   0.5 % )     0:00:00.0 /  0:00:00.0    1.2
[06/02 22:29:56   5015s] [ DetailPlaceInit        ]      1   0:00:00.3  (   3.6 % )     0:00:00.3 /  0:00:00.3    1.0
[06/02 22:29:56   5015s] [ IncrTimingUpdate       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:29:56   5015s] [ MISC                   ]          0:00:04.7  (  64.7 % )     0:00:04.7 /  0:00:05.0    1.1
[06/02 22:29:56   5015s] ---------------------------------------------------------------------------------------------
[06/02 22:29:56   5015s]  DrvOpt #1 TOTAL                    0:00:07.3  ( 100.0 % )     0:00:07.3 /  0:00:08.0    1.1
[06/02 22:29:56   5015s] ---------------------------------------------------------------------------------------------
[06/02 22:29:56   5015s] 
[06/02 22:29:56   5015s] drv optimizer changes nothing and skips refinePlace
[06/02 22:29:56   5015s] End: GigaOpt DRV Optimization
[06/02 22:29:56   5015s] **optDesign ... cpu = 0:16:25, real = 0:03:29, mem = 27455.6M, totSessionCpu=1:23:37 **
[06/02 22:29:56   5015s] Begin: Collecting metrics
[06/02 22:29:57   5016s] 
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                 | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary |           |   99.461 |           |        0 |       30.75 |            |              |                |               | 0:00:21  |       37645 |    0 |   0 |
| drv_eco_fixing  |     0.000 |   99.461 |         0 |        0 |       30.75 |       0.00 |         0.00 |           0.00 |          0.00 | 0:00:08  |       37797 |    0 |   0 |
 -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/02 22:29:57   5017s] Ending "collect_metrics" (total cpu=0:00:01.2, real=0:00:01.0, peak res=27786.9M, current mem=27455.0M)

[06/02 22:29:57   5017s] End: Collecting metrics
[06/02 22:29:57   5017s] *info:
[06/02 22:29:57   5017s] **INFO: Completed fixing DRV (CPU Time = 0:00:09, Mem = 37794.95M).
[06/02 22:29:57   5017s] Leakage Power Opt: resetting the buf/inv selection
[06/02 22:29:57   5017s] OPERPROF: Starting SiteArray-Init at level 1, MEM:37795.0M, EPOCH TIME: 1748917797.611558
[06/02 22:29:57   5017s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:57   5017s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:57   5017s] 
[06/02 22:29:57   5017s] 
[06/02 22:29:57   5017s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:29:57   5017s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.290, REAL:0.267, MEM:37795.0M, EPOCH TIME: 1748917797.878670
[06/02 22:29:57   5017s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:29:57   5017s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:57   5017s] ** INFO: Initializing Glitch Interface
[06/02 22:29:58   5017s] 
------------------------------------------------------------------
     SI Timing Summary (cpu=0.15min real=0.13min mem=37795.0M)
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+
|     Setup mode     |   all   |
+--------------------+---------+
|           WNS (ns):| 99.461  |
|           TNS (ns):|  0.000  |
|    Violating Paths:|    0    |
|          All Paths:|   10    |
+--------------------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
------------------------------------------------------------------

[06/02 22:29:58   5017s] **optDesign ... cpu = 0:16:27, real = 0:03:31, mem = 27442.0M, totSessionCpu=1:23:39 **
[06/02 22:29:58   5017s] ** INFO: Initializing Glitch Interface
[06/02 22:29:58   5018s]   DRV Snapshot: (REF)
[06/02 22:29:58   5018s]          Tran DRV: 0 (0)
[06/02 22:29:58   5018s]           Cap DRV: 0 (0)
[06/02 22:29:58   5018s]        Fanout DRV: 0 (0)
[06/02 22:29:58   5018s]            Glitch: 0 (0)
[06/02 22:29:58   5018s] *** Timing Is met
[06/02 22:29:58   5018s] *** Check timing (0:00:00.0)
[06/02 22:29:58   5018s] *** Setup timing is met (target slack 0ns)
[06/02 22:29:58   5018s]   Timing Snapshot: (REF)
[06/02 22:29:58   5018s]      Weighted WNS: 0.000
[06/02 22:29:58   5018s]       All  PG WNS: 0.000
[06/02 22:29:58   5018s]       High PG WNS: 0.000
[06/02 22:29:58   5018s]       All  PG TNS: 0.000
[06/02 22:29:58   5018s]       High PG TNS: 0.000
[06/02 22:29:58   5018s]       Low  PG TNS: 0.000
[06/02 22:29:58   5018s]    Category Slack: { [L, 99.461] }
[06/02 22:29:58   5018s] 
[06/02 22:29:58   5018s] **INFO: flowCheckPoint #5 OptimizationHold
[06/02 22:29:58   5018s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/02 22:29:58   5018s] OPERPROF: Starting SiteArray-Init at level 1, MEM:40611.5M, EPOCH TIME: 1748917798.204571
[06/02 22:29:58   5018s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:58   5018s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:58   5018s] 
[06/02 22:29:58   5018s] 
[06/02 22:29:58   5018s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:29:58   5018s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.260, REAL:0.246, MEM:40611.5M, EPOCH TIME: 1748917798.450176
[06/02 22:29:58   5018s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:29:58   5018s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:29:58   5018s] GigaOpt Hold Optimizer is used
[06/02 22:29:58   5018s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 0.99 -numThreads 96 -nativePathGroupFlow -viewPruneEffortLevel 1
[06/02 22:29:58   5018s] Include MVT Delays for Hold Opt
[06/02 22:29:58   5018s] 
[06/02 22:29:58   5018s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:29:58   5018s] Deleting Lib Analyzer.
[06/02 22:29:58   5018s] 
[06/02 22:29:58   5018s] TimeStamp Deleting Cell Server End ...
[06/02 22:29:58   5018s] <optDesign CMD> fixhold  no -lvt Cells
[06/02 22:29:58   5018s] #InfoCS: Num dontuse cells 807, Num usable cells 668
[06/02 22:29:58   5018s] optDesignOneStep: Power Flow
[06/02 22:29:58   5018s] #InfoCS: Num dontuse cells 807, Num usable cells 668
[06/02 22:29:58   5018s] End AAE Lib Interpolated Model. (MEM=40611.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:29:58   5018s] 
[06/02 22:29:58   5018s] Creating Lib Analyzer ...
[06/02 22:29:58   5018s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/02 22:29:58   5018s] 
[06/02 22:29:58   5018s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:29:58   5018s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:29:58   5018s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/02 22:29:58   5018s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:29:58   5018s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/02 22:29:58   5018s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/02 22:29:58   5018s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/02 22:29:58   5018s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/02 22:29:58   5018s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/02 22:29:58   5018s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/02 22:29:58   5018s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/02 22:29:58   5018s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/02 22:29:58   5018s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/02 22:29:58   5018s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:29:58   5018s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/02 22:29:58   5018s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:29:58   5018s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/02 22:29:58   5018s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:29:58   5018s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/02 22:29:58   5018s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:29:58   5018s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/02 22:29:58   5018s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/02 22:29:58   5018s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/02 22:29:58   5018s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/02 22:29:58   5018s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/02 22:29:58   5018s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/02 22:29:58   5018s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/02 22:29:58   5018s] Summary for sequential cells identification: 
[06/02 22:29:58   5018s]   Identified SBFF number: 299
[06/02 22:29:58   5018s]   Identified MBFF number: 75
[06/02 22:29:58   5018s]   Identified SB Latch number: 22
[06/02 22:29:58   5018s]   Identified MB Latch number: 0
[06/02 22:29:58   5018s]   Not identified SBFF number: 15
[06/02 22:29:58   5018s]   Not identified MBFF number: 0
[06/02 22:29:58   5018s]   Not identified SB Latch number: 0
[06/02 22:29:58   5018s]   Not identified MB Latch number: 0
[06/02 22:29:58   5018s]   Number of sequential cells which are not FFs: 45
[06/02 22:29:58   5018s]  Visiting view : view_slow_mission
[06/02 22:29:58   5018s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[06/02 22:29:58   5018s]    : PowerDomain = none : Weighted F : unweighted  = 5.40 (1.000) with rcCorner = -1
[06/02 22:29:58   5018s]  Visiting view : view_fast_mission
[06/02 22:29:58   5018s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 1
[06/02 22:29:58   5018s]    : PowerDomain = none : Weighted F : unweighted  = 3.30 (1.000) with rcCorner = -1
[06/02 22:29:58   5018s] TLC MultiMap info (StdDelay):
[06/02 22:29:58   5018s]   : dc_fast + lib_fast + 1 + no RcCorner := 3.3ps
[06/02 22:29:58   5018s]   : dc_fast + lib_fast + 1 + rc_fast := 6.9ps
[06/02 22:29:58   5018s]   : dc_slow + lib_slow + 1 + no RcCorner := 5.4ps
[06/02 22:29:58   5018s]   : dc_slow + lib_slow + 1 + rc_slow := 11ps
[06/02 22:29:58   5018s]  Setting StdDelay to: 11ps
[06/02 22:29:58   5018s] 
[06/02 22:29:58   5018s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:29:59   5019s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[06/02 22:29:59   5019s] Total number of usable inverters from Lib Analyzer: 5 ( UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25)
[06/02 22:29:59   5019s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/02 22:29:59   5019s] 
[06/02 22:29:59   5019s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:30:00   5020s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:23:42 mem=40611.5M
[06/02 22:30:00   5021s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:23:42 mem=40611.5M
[06/02 22:30:00   5021s] Creating Lib Analyzer, finished. 
[06/02 22:30:00   5021s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:23:42 mem=40611.5M ***
[06/02 22:30:00   5021s] *** BuildHoldData #2 [begin] (optDesign #2) : totSession cpu/real = 1:23:42.1/0:35:51.7 (2.3), mem = 40611.5M
[06/02 22:30:00   5021s] Processing average sequential pin duty cycle 
[06/02 22:30:00   5021s] Saving timing graph ...
[06/02 22:30:00   5021s] TG backup dir: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/opt_timing_graph_XroCTF
[06/02 22:30:00   5021s] Disk Usage:
[06/02 22:30:00   5021s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[06/02 22:30:00   5021s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 58115200  99171200  37% /users/ssokolovskiy
[06/02 22:30:04   5025s] Done save timing graph
[06/02 22:30:04   5025s] Disk Usage:
[06/02 22:30:04   5025s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[06/02 22:30:04   5025s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 58122368  99164032  37% /users/ssokolovskiy
[06/02 22:30:04   5025s] Latch borrow mode reset to max_borrow
[06/02 22:30:04   5025s] OPTC: user 20.0
[06/02 22:30:04   5025s] 
[06/02 22:30:04   5025s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:30:04   5025s] Deleting Lib Analyzer.
[06/02 22:30:04   5025s] 
[06/02 22:30:04   5025s] TimeStamp Deleting Cell Server End ...
[06/02 22:30:06   5027s] Starting delay calculation for Hold views
[06/02 22:30:10   5028s] AAE_INFO: opIsDesignInPostRouteState() is 1
[06/02 22:30:10   5028s] AAE_INFO: resetNetProps viewIdx 1 
[06/02 22:30:10   5028s] Starting SI iteration 1 using Infinite Timing Windows
[06/02 22:30:13   5030s] #################################################################################
[06/02 22:30:13   5030s] # Design Stage: PostRoute
[06/02 22:30:13   5030s] # Design Name: adder
[06/02 22:30:13   5030s] # Design Mode: 22nm
[06/02 22:30:13   5030s] # Analysis Mode: MMMC OCV 
[06/02 22:30:13   5030s] # Parasitics Mode: SPEF/RCDB 
[06/02 22:30:13   5030s] # Signoff Settings: SI On 
[06/02 22:30:13   5030s] #################################################################################
[06/02 22:30:13   5030s] Topological Sorting (REAL = 0:00:00.0, MEM = 42881.0M, InitMEM = 42881.0M)
[06/02 22:30:13   5030s] Setting infinite Tws ...
[06/02 22:30:13   5030s] First Iteration Infinite Tw... 
[06/02 22:30:13   5030s] Calculate late delays in OCV mode...
[06/02 22:30:13   5030s] Calculate early delays in OCV mode...
[06/02 22:30:13   5030s] Start delay calculation (fullDC) (96 T). (MEM=29903.5)
[06/02 22:30:13   5030s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[06/02 22:30:13   5030s] End AAE Lib Interpolated Model. (MEM=42892.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:30:13   5031s] Total number of fetched objects 36
[06/02 22:30:13   5031s] AAE_INFO-618: Total number of nets in the design is 40,  100.0 percent of the nets selected for SI analysis
[06/02 22:30:13   5031s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/02 22:30:13   5031s] End delay calculation. (MEM=29924.7 CPU=0:00:00.9 REAL=0:00:00.0)
[06/02 22:30:13   5031s] End delay calculation (fullDC). (MEM=29924.7 CPU=0:00:01.6 REAL=0:00:00.0)
[06/02 22:30:13   5031s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/.AAE_DjIfGi/.AAE_2876/waveform.data...
[06/02 22:30:13   5031s] *** CDM Built up (cpu=0:00:01.7  real=0:00:00.0  mem= 42860.6M) ***
[06/02 22:30:14   5032s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 42860.6M)
[06/02 22:30:14   5032s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/02 22:30:14   5032s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 42860.6M)
[06/02 22:30:14   5032s] 
[06/02 22:30:14   5032s] Executing IPO callback for view pruning ..
[06/02 22:30:14   5032s] 
[06/02 22:30:14   5032s] Active hold views:
[06/02 22:30:14   5032s]  view_fast_mission
[06/02 22:30:14   5032s]   Dominating endpoints: 0
[06/02 22:30:14   5032s]   Dominating TNS: -0.000
[06/02 22:30:14   5032s] 
[06/02 22:30:14   5032s] Starting SI iteration 2
[06/02 22:30:15   5033s] Calculate late delays in OCV mode...
[06/02 22:30:15   5033s] Calculate early delays in OCV mode...
[06/02 22:30:15   5033s] Start delay calculation (fullDC) (96 T). (MEM=26869.3)
[06/02 22:30:15   5033s] End AAE Lib Interpolated Model. (MEM=37755.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:30:15   5034s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[06/02 22:30:15   5034s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 36. 
[06/02 22:30:15   5034s] Total number of fetched objects 36
[06/02 22:30:15   5034s] AAE_INFO-618: Total number of nets in the design is 40,  50.0 percent of the nets selected for SI analysis
[06/02 22:30:15   5034s] End delay calculation. (MEM=26898.5 CPU=0:00:00.5 REAL=0:00:00.0)
[06/02 22:30:15   5034s] End delay calculation (fullDC). (MEM=26898.5 CPU=0:00:00.5 REAL=0:00:00.0)
[06/02 22:30:15   5034s] *** CDM Built up (cpu=0:00:00.5  real=0:00:00.0  mem= 41277.1M) ***
[06/02 22:30:16   5035s] *** Done Building Timing Graph (cpu=0:00:07.4 real=0:00:10.0 totSessionCpu=1:23:56 mem=41275.1M)
[06/02 22:30:16   5035s] Done building cte hold timing graph (fixHold) cpu=0:00:14.0 real=0:00:16.0 totSessionCpu=1:23:56 mem=41275.1M ***
[06/02 22:30:16   5035s] Done building hold timer [75 node(s), 116 edge(s), 1 view(s)] (fixHold) cpu=0:00:14.8 real=0:00:16.0 totSessionCpu=1:23:57 mem=41307.1M ***
[06/02 22:30:16   5035s] OPTC: m4 20.0 50.0
[06/02 22:30:16   5035s] OPTC: view 50.0
[06/02 22:30:16   5036s] Restoring timing graph ...
[06/02 22:30:21   5040s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[06/02 22:30:21   5040s] Done restore timing graph
[06/02 22:30:21   5040s] Done building cte setup timing graph (fixHold) cpu=0:00:19.6 real=0:00:21.0 totSessionCpu=1:24:02 mem=42863.8M ***
[06/02 22:30:21   5040s] *info: category slack lower bound [L 0.0] default
[06/02 22:30:21   5040s] --------------------------------------------------- 
[06/02 22:30:21   5040s]    Setup Violation Summary with Target Slack (0.000 ns)
[06/02 22:30:21   5040s] --------------------------------------------------- 
[06/02 22:30:21   5040s]          WNS    reg2regWNS
[06/02 22:30:21   5040s]    99.461 ns     99.461 ns
[06/02 22:30:21   5040s] --------------------------------------------------- 
[06/02 22:30:21   5040s] OPTC: m4 50.0 50.0
[06/02 22:30:21   5040s] OPTC: view 50.0
[06/02 22:30:21   5040s] Setting latch borrow mode to budget during optimization.
[06/02 22:30:22   5042s] Processing average sequential pin duty cycle 
[06/02 22:30:22   5042s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/02 22:30:22   5042s] 
[06/02 22:30:22   5042s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:30:22   5042s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:30:22   5042s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/02 22:30:22   5042s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:30:22   5042s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/02 22:30:22   5042s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/02 22:30:22   5042s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/02 22:30:22   5042s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/02 22:30:22   5042s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/02 22:30:22   5042s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/02 22:30:22   5042s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/02 22:30:22   5042s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/02 22:30:22   5042s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/02 22:30:22   5042s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:30:22   5042s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/02 22:30:22   5042s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:30:22   5042s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/02 22:30:22   5042s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:30:22   5042s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/02 22:30:22   5042s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:30:22   5042s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/02 22:30:22   5042s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/02 22:30:22   5042s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/02 22:30:22   5042s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/02 22:30:22   5042s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/02 22:30:22   5042s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/02 22:30:22   5042s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/02 22:30:22   5042s] Summary for sequential cells identification: 
[06/02 22:30:22   5042s]   Identified SBFF number: 299
[06/02 22:30:22   5042s]   Identified MBFF number: 75
[06/02 22:30:22   5042s]   Identified SB Latch number: 22
[06/02 22:30:22   5042s]   Identified MB Latch number: 0
[06/02 22:30:22   5042s]   Not identified SBFF number: 15
[06/02 22:30:22   5042s]   Not identified MBFF number: 0
[06/02 22:30:22   5042s]   Not identified SB Latch number: 0
[06/02 22:30:22   5042s]   Not identified MB Latch number: 0
[06/02 22:30:22   5042s]   Number of sequential cells which are not FFs: 45
[06/02 22:30:22   5042s]  Visiting view : view_slow_mission
[06/02 22:30:22   5042s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[06/02 22:30:22   5042s]    : PowerDomain = none : Weighted F : unweighted  = 5.40 (1.000) with rcCorner = -1
[06/02 22:30:22   5042s]  Visiting view : view_fast_mission
[06/02 22:30:22   5042s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 1
[06/02 22:30:22   5042s]    : PowerDomain = none : Weighted F : unweighted  = 3.30 (1.000) with rcCorner = -1
[06/02 22:30:22   5042s] TLC MultiMap info (StdDelay):
[06/02 22:30:22   5042s]   : dc_fast + lib_fast + 1 + no RcCorner := 3.3ps
[06/02 22:30:22   5042s]   : dc_fast + lib_fast + 1 + rc_fast := 6.9ps
[06/02 22:30:22   5042s]   : dc_slow + lib_slow + 1 + no RcCorner := 5.4ps
[06/02 22:30:22   5042s]   : dc_slow + lib_slow + 1 + rc_slow := 11ps
[06/02 22:30:22   5042s]  Setting StdDelay to: 11ps
[06/02 22:30:22   5042s] 
[06/02 22:30:22   5042s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:30:22   5042s]  Design has 18 nets in selected transition density range, driven by 16 HVT insts, 0 MVT insts and 2 LVT insts
[06/02 22:30:22   5042s] 
[06/02 22:30:22   5042s] Creating Lib Analyzer ...
[06/02 22:30:23   5043s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[06/02 22:30:23   5043s] Total number of usable inverters from Lib Analyzer: 5 ( UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25)
[06/02 22:30:23   5043s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/02 22:30:23   5043s] 
[06/02 22:30:23   5043s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:30:24   5044s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:24:06 mem=42863.8M
[06/02 22:30:24   5045s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:24:06 mem=42863.8M
[06/02 22:30:24   5045s] Creating Lib Analyzer, finished. 
[06/02 22:30:24   5045s] 
[06/02 22:30:24   5045s] *Info: minBufDelay = 13.9 ps, libStdDelay = 11.0 ps, minBufSize = 250560 (4.0)
[06/02 22:30:24   5045s] *Info: worst delay setup view: view_slow_mission
[06/02 22:30:24   5045s] Footprint list for hold buffering (delay unit: ps)
[06/02 22:30:24   5045s] =================================================================
[06/02 22:30:24   5045s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[06/02 22:30:24   5045s] ------------------------------------------------------------------
[06/02 22:30:24   5045s] *Info:        9.3       1.71     22.28    4.0  22.21 UDB116SVT24_BUF_2 (A,X)
[06/02 22:30:24   5045s] *Info:        9.7       1.64     23.34    4.0  22.88 UDB116SVT24_BUF_1P75 (A,X)
[06/02 22:30:24   5045s] *Info:       10.8       1.60     28.65    4.0  27.11 UDB116SVT24_BUF_1P5 (A,X)
[06/02 22:30:24   5045s] *Info:       11.0       1.65     45.63    4.0  45.22 UDB116SVT24_BUF_L_1 (A,X)
[06/02 22:30:24   5045s] *Info:       10.3       1.69     14.86    5.0  14.87 UDB116SVT24_BUF_M_3 (A,X)
[06/02 22:30:24   5045s] *Info:       10.6       1.60     14.86    5.0  15.26 UDB116SVT24_BUF_2P75 (A,X)
[06/02 22:30:24   5045s] *Info:       10.1       1.55     23.34    5.0  22.53 UDB116SVT24_BUF_M_2 (A,X)
[06/02 22:30:24   5045s] *Info:       11.0       1.67     10.61    6.0  10.90 UDB116SVT24_BUF_D_4 (A,X)
[06/02 22:30:24   5045s] *Info:        8.7       1.66     14.86    6.0  14.59 UDB116SVT24_BUF_3 (A,X)
[06/02 22:30:24   5045s] *Info:       10.7       1.60     26.53    6.0  25.12 UDB116SVT24_BUF_S_2 (A,X)
[06/02 22:30:24   5045s] *Info:       11.1       1.51     26.53    6.0  25.16 UDB116SVT24_BUF_S_1P5 (A,X)
[06/02 22:30:24   5045s] *Info:        8.5       1.64     10.61    7.0  10.70 UDB116SVT24_BUF_4 (A,X)
[06/02 22:30:24   5045s] *Info:        8.9       1.56     10.61    7.0  11.02 UDB116SVT24_BUF_3P75 (A,X)
[06/02 22:30:24   5045s] *Info:        9.2       1.54     11.67    7.0  11.67 UDB116SVT24_BUF_3P5 (A,X)
[06/02 22:30:24   5045s] *Info:        9.4       1.53     11.67    8.0  11.12 UDB116SVT24_BUF_M_4 (A,X)
[06/02 22:30:24   5045s] *Info:        9.3       1.60     15.92    8.0  15.63 UDB116SVT24_BUF_S_3 (A,X)
[06/02 22:30:24   5045s] *Info:       10.9       1.62     16.98    8.0  16.19 UDB116SVT24_BUF_S_2P5 (A,X)
[06/02 22:30:24   5045s] *Info:        9.2       1.64      7.43    9.0   7.25 UDB116SVT24_BUF_M_6 (A,X)
[06/02 22:30:24   5045s] *Info:        9.6       1.56      8.49    9.0   7.47 UDB116SVT24_BUF_5P5 (A,X)
[06/02 22:30:24   5045s] *Info:        8.8       1.65      9.55    9.0   8.74 UDB116SVT24_BUF_5 (A,X)
[06/02 22:30:24   5045s] *Info:        9.1       1.62     12.73    9.0  12.14 UDB116SVT24_BUF_S_4 (A,X)
[06/02 22:30:24   5045s] *Info:        8.7       1.66      7.43   10.0   7.29 UDB116SVT24_BUF_6 (A,X)
[06/02 22:30:24   5045s] *Info:        9.4       1.59      9.55   10.0   9.54 UDB116SVT24_BUF_S_5 (A,X)
[06/02 22:30:24   5045s] *Info:       10.3       1.65      8.49   11.0   5.51 UDB116SVT24_BUF_D_8 (A,X)
[06/02 22:30:24   5045s] *Info:        9.2       1.64      8.49   12.0   5.53 UDB116SVT24_BUF_MN_8 (A,X)
[06/02 22:30:24   5045s] *Info:        9.6       1.56      8.49   12.0   5.71 UDB116SVT24_BUF_7P5 (A,X)
[06/02 22:30:24   5045s] *Info:        9.0       1.61      7.43   12.0   6.56 UDB116SVT24_BUF_6P5 (A,X)
[06/02 22:30:24   5045s] *Info:        9.6       1.64      9.55   12.0   8.24 UDB116SVT24_BUF_S_6 (A,X)
[06/02 22:30:24   5045s] *Info:        9.6       1.66      8.49   13.0   4.96 UDB116SVT24_BUF_9 (A,X)
[06/02 22:30:24   5045s] *Info:        8.6       1.65      8.49   13.0   5.54 UDB116SVT24_BUF_8 (A,X)
[06/02 22:30:24   5045s] *Info:        9.2       1.67      7.43   16.0   4.49 UDB116SVT24_BUF_10 (A,X)
[06/02 22:30:24   5045s] *Info:        9.6       1.75      7.43   18.0   5.08 UDB116SVT24_BUF_S_10 (A,X)
[06/02 22:30:24   5045s] *Info:        9.1       1.67      6.37   19.0   3.81 UDB116SVT24_BUF_12 (A,X)
[06/02 22:30:24   5045s] *Info:        9.2       1.75      7.43   21.0   4.20 UDB116SVT24_BUF_S_12 (A,X)
[06/02 22:30:24   5045s] *Info:        9.5       1.63      4.24   27.0   2.81 UDB116SVT24_BUF_16P5 (A,X)
[06/02 22:30:24   5045s] *Info:        9.5       1.66      6.37   27.0   3.13 UDB116SVT24_BUF_S_16 (A,X)
[06/02 22:30:24   5045s] *Info:        9.6       1.67      4.24   33.0   2.58 UDB116SVT24_BUF_S_20 (A,X)
[06/02 22:30:24   5045s] *Info:        9.8       1.69      4.24   39.0   2.23 UDB116SVT24_BUF_S_24 (A,X)
[06/02 22:30:24   5045s] *Info:       11.1       1.68      2.12   41.0   1.62 UDB116SVT24_BUF_D_32 (A,X)
[06/02 22:30:24   5045s] *Info:       10.3       1.64      2.12   49.0   1.71 UDB116SVT24_BUF_32 (A,X)
[06/02 22:30:24   5045s] =================================================================
[06/02 22:30:24   5045s] Hold Timer stdDelay =  6.9ps
[06/02 22:30:24   5045s]  Visiting view : view_fast_mission
[06/02 22:30:24   5045s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 1
[06/02 22:30:24   5045s]    : PowerDomain = none : Weighted F : unweighted  = 3.30 (1.000) with rcCorner = -1
[06/02 22:30:24   5045s] Hold Timer stdDelay =  6.9ps (view_fast_mission)
[06/02 22:30:24   5045s] OPERPROF: Starting SiteArray-Init at level 1, MEM:42863.8M, EPOCH TIME: 1748917824.948500
[06/02 22:30:24   5045s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:30:24   5045s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:30:25   5045s] 
[06/02 22:30:25   5045s] 
[06/02 22:30:25   5045s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:30:25   5045s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.270, REAL:0.256, MEM:42863.8M, EPOCH TIME: 1748917825.204716
[06/02 22:30:25   5045s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:30:25   5045s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:30:25   5045s] ** INFO: Initializing Glitch Interface
[06/02 22:30:25   5045s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.461  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.033  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -0.322  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 30.754%
------------------------------------------------------------------

[06/02 22:30:25   5046s] **optDesign ... cpu = 0:16:55, real = 0:03:58, mem = 27095.4M, totSessionCpu=1:24:07 **
[06/02 22:30:25   5046s] Begin: Collecting metrics
[06/02 22:30:26   5046s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary   |           |   99.461 |           |        0 |       30.75 |            |              |                |               | 0:00:21  |       37645 |    0 |   0 |
| drv_eco_fixing    |     0.000 |   99.461 |         0 |        0 |       30.75 |       0.00 |         0.00 |           0.00 |          0.00 | 0:00:08  |       37797 |    0 |   0 |
| initial_summary_2 |           |   99.461 |           |        0 |       30.75 |            |              |                |               | 0:00:26  |       37384 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/02 22:30:27   5047s] Ending "collect_metrics" (total cpu=0:00:01.3, real=0:00:02.0, peak res=30662.6M, current mem=27095.3M)

[06/02 22:30:27   5047s] End: Collecting metrics
[06/02 22:30:27   5047s] *** BuildHoldData #2 [finish] (optDesign #2) : cpu/real = 0:00:26.3/0:00:26.4 (1.0), totSession cpu/real = 1:24:08.4/0:36:18.1 (2.3), mem = 37383.8M
[06/02 22:30:27   5047s] 
[06/02 22:30:27   5047s] =============================================================================================
[06/02 22:30:27   5047s]  Step TAT Report : BuildHoldData #2 / optDesign #2                              23.10-p003_1
[06/02 22:30:27   5047s] =============================================================================================
[06/02 22:30:27   5047s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:30:27   5047s] ---------------------------------------------------------------------------------------------
[06/02 22:30:27   5047s] [ ViewPruning            ]     10   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.6
[06/02 22:30:27   5047s] [ OptSummaryReport       ]      1   0:00:00.3  (   1.2 % )     0:00:00.4 /  0:00:00.5    1.2
[06/02 22:30:27   5047s] [ MetricReport           ]      1   0:00:01.3  (   5.0 % )     0:00:01.3 /  0:00:01.3    1.0
[06/02 22:30:27   5047s] [ DrvReport              ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    1.8
[06/02 22:30:27   5047s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:30:27   5047s] [ LibAnalyzerInit        ]      1   0:00:01.8  (   6.8 % )     0:00:01.8 /  0:00:02.1    1.2
[06/02 22:30:27   5047s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:30:27   5047s] [ HoldTimerInit          ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    2.0
[06/02 22:30:27   5047s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:30:27   5047s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:30:27   5047s] [ UpdateTimingGraph      ]      5   0:00:08.5  (  32.1 % )     0:00:09.6 /  0:00:07.4    0.8
[06/02 22:30:27   5047s] [ FullDelayCalc          ]      2   0:00:00.7  (   2.5 % )     0:00:00.7 /  0:00:02.2    3.3
[06/02 22:30:27   5047s] [ TimingUpdate           ]      8   0:00:01.7  (   6.5 % )     0:00:01.7 /  0:00:03.0    1.7
[06/02 22:30:27   5047s] [ TimingReport           ]      2   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.5
[06/02 22:30:27   5047s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:30:27   5047s] [ SaveTimingGraph        ]      1   0:00:03.7  (  13.9 % )     0:00:03.7 /  0:00:04.4    1.2
[06/02 22:30:27   5047s] [ RestoreTimingGraph     ]      1   0:00:02.5  (   9.6 % )     0:00:02.5 /  0:00:02.8    1.1
[06/02 22:30:27   5047s] [ PropagateActivity      ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.1
[06/02 22:30:27   5047s] [ MISC                   ]          0:00:05.4  (  20.3 % )     0:00:05.4 /  0:00:04.9    0.9
[06/02 22:30:27   5047s] ---------------------------------------------------------------------------------------------
[06/02 22:30:27   5047s]  BuildHoldData #2 TOTAL             0:00:26.4  ( 100.0 % )     0:00:26.4 /  0:00:26.3    1.0
[06/02 22:30:27   5047s] ---------------------------------------------------------------------------------------------
[06/02 22:30:27   5047s] 
[06/02 22:30:27   5047s] *** HoldOpt #1 [begin] (optDesign #2) : totSession cpu/real = 1:24:08.4/0:36:18.1 (2.3), mem = 37383.8M
[06/02 22:30:27   5047s] Processing average sequential pin duty cycle 
[06/02 22:30:27   5047s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2876.15
[06/02 22:30:27   5047s]  Design has 18 nets in selected transition density range, driven by 16 HVT insts, 0 MVT insts and 2 LVT insts
[06/02 22:30:27   5047s] (I,S,L,T): view_slow_mission: 3.78994e-05, 5.607e-05, 0.000770332, 0.000864301
[06/02 22:30:27   5047s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[06/02 22:30:27   5047s] 
[06/02 22:30:27   5047s] Active Setup views: view_slow_mission 
[06/02 22:30:27   5047s] HoldSingleBuffer minRootGain=4
[06/02 22:30:27   5047s] GigaOpt Hold fixing search radius: 40 5 125 (stdCellHgt 540 dbu)
[06/02 22:30:27   5047s] HoldSingleBuffer minRootGain=4
[06/02 22:30:27   5047s] HoldSingleBuffer minRootGain=4
[06/02 22:30:27   5047s] HoldSingleBuffer minRootGain=4
[06/02 22:30:27   5047s] *info: Run optDesign holdfix with 96 threads.
[06/02 22:30:27   5047s] --------------------------------------------------- 
[06/02 22:30:27   5047s]    Hold Timing Summary  - Initial 
[06/02 22:30:27   5047s] --------------------------------------------------- 
[06/02 22:30:27   5047s]  Target slack:       0.0500 ns
[06/02 22:30:27   5047s]  View: view_fast_mission 
[06/02 22:30:27   5047s]    WNS:      -0.0332  >>>  WNS:      -0.0832 with TargetSlack
[06/02 22:30:27   5047s]    TNS:      -0.3220  >>>  TNS:      -0.8220 with TargetSlack
[06/02 22:30:27   5047s]    VP :           10  >>>  VP:           10  with TargetSlack
[06/02 22:30:27   5047s]    Worst hold path end point: sum[7]
[06/02 22:30:27   5047s] --------------------------------------------------- 
[06/02 22:30:27   5047s] OPERPROF: Starting SiteArray-Init at level 1, MEM:41729.8M, EPOCH TIME: 1748917827.433733
[06/02 22:30:27   5047s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:30:27   5047s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:30:27   5048s] 
[06/02 22:30:27   5048s] 
[06/02 22:30:27   5048s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:30:27   5048s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.270, REAL:0.255, MEM:41734.8M, EPOCH TIME: 1748917827.688987
[06/02 22:30:27   5048s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:30:27   5048s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:30:27   5048s] [oiPhyDebug] optDemand 38648880.00, spDemand 9709200.00.
[06/02 22:30:27   5048s] [LDM::Info] TotalInstCnt at InitDesignMc1: 152
[06/02 22:30:27   5048s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/02 22:30:27   5048s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=1:24:09 mem=41734.8M
[06/02 22:30:27   5048s] OPERPROF: Starting DPlace-Init at level 1, MEM:41734.8M, EPOCH TIME: 1748917827.709529
[06/02 22:30:27   5048s] Processing tracks to init pin-track alignment.
[06/02 22:30:27   5048s] z: 1, totalTracks: 1
[06/02 22:30:27   5048s] z: 3, totalTracks: 1
[06/02 22:30:27   5048s] z: 5, totalTracks: 1
[06/02 22:30:27   5048s] z: 7, totalTracks: 1
[06/02 22:30:27   5048s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/02 22:30:27   5048s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:30:27   5048s] Initializing Route Infrastructure for color support ...
[06/02 22:30:27   5048s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:41734.8M, EPOCH TIME: 1748917827.710453
[06/02 22:30:27   5048s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.000, REAL:0.006, MEM:41734.8M, EPOCH TIME: 1748917827.716467
[06/02 22:30:27   5048s] Route Infrastructure Initialized for color support successfully.
[06/02 22:30:27   5048s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:30:27   5048s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:41734.8M, EPOCH TIME: 1748917827.723684
[06/02 22:30:27   5048s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:30:27   5048s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:30:27   5048s] 
[06/02 22:30:27   5048s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:30:27   5048s] 
[06/02 22:30:27   5048s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:30:27   5048s] 
[06/02 22:30:27   5048s]  Skipping Bad Lib Cell Checking (CMU) !
[06/02 22:30:27   5048s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.250, REAL:0.245, MEM:41734.8M, EPOCH TIME: 1748917827.968371
[06/02 22:30:27   5048s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:41734.8M, EPOCH TIME: 1748917827.968596
[06/02 22:30:27   5048s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.020, REAL:0.002, MEM:41734.8M, EPOCH TIME: 1748917827.970221
[06/02 22:30:27   5048s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=41734.8MB).
[06/02 22:30:27   5048s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.280, REAL:0.262, MEM:41734.8M, EPOCH TIME: 1748917827.971031
[06/02 22:30:27   5048s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[06/02 22:30:28   5048s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 152
[06/02 22:30:28   5048s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=1:24:10 mem=41768.8M
[06/02 22:30:28   5048s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:41768.8M, EPOCH TIME: 1748917828.152378
[06/02 22:30:28   5048s] Found 0 hard placement blockage before merging.
[06/02 22:30:28   5048s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:41768.8M, EPOCH TIME: 1748917828.152667
[06/02 22:30:28   5048s] 
[06/02 22:30:28   5048s] *** Starting Core Fixing (fixHold) cpu=0:00:27.6 real=0:00:28.0 totSessionCpu=1:24:10 mem=41768.8M density=30.754% ***
[06/02 22:30:28   5048s] Optimizer Target Slack 0.000 StdDelay is 0.00690  
[06/02 22:30:28   5048s] ### Creating RouteCongInterface, started
[06/02 22:30:28   5048s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.461  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 30.754%
------------------------------------------------------------------
[06/02 22:30:28   5048s] (I,S,L,T): view_slow_mission: 3.78994e-05, 5.607e-05, 0.000770332, 0.000864301
[06/02 22:30:28   5048s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[06/02 22:30:28   5048s] *info: Hold Batch Commit is enabled
[06/02 22:30:28   5048s] *info: Levelized Batch Commit is enabled
[06/02 22:30:28   5048s] 
[06/02 22:30:28   5048s] Phase I ......
[06/02 22:30:28   5048s] Executing transform: ECO Safe Resize
[06/02 22:30:28   5048s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[06/02 22:30:28   5048s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[06/02 22:30:28   5048s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[06/02 22:30:28   5048s] Worst hold path end point:
[06/02 22:30:28   5048s]   sum[7]
[06/02 22:30:28   5048s]     net: sum[7] (nrTerm=2)
[06/02 22:30:28   5048s] |   0|  -0.033|    -0.32|      10|          0|       0(     0)|   30.75%|   0:00:00.0| 41869.2M|
[06/02 22:30:28   5048s] Worst hold path end point:
[06/02 22:30:28   5048s]   sum[7]
[06/02 22:30:28   5048s]     net: sum[7] (nrTerm=2)
[06/02 22:30:28   5048s] |   1|  -0.033|    -0.32|      10|          0|       0(     0)|   30.75%|   0:00:00.0| 41869.2M|
[06/02 22:30:28   5048s] 
[06/02 22:30:28   5048s] Capturing REF for hold ...
[06/02 22:30:28   5048s]    Hold Timing Snapshot: (REF)
[06/02 22:30:28   5048s]              All PG WNS: -0.033
[06/02 22:30:28   5048s]              All PG TNS: -0.322
[06/02 22:30:28   5048s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[06/02 22:30:28   5048s] Executing transform: AddBuffer + LegalResize
[06/02 22:30:28   5048s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[06/02 22:30:28   5048s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[06/02 22:30:28   5048s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[06/02 22:30:28   5048s] Worst hold path end point:
[06/02 22:30:28   5048s]   sum[7]
[06/02 22:30:28   5048s]     net: sum[7] (nrTerm=2)
[06/02 22:30:28   5048s] |   0|  -0.033|    -0.32|      10|          0|       0(     0)|   30.75%|   0:00:00.0| 41869.2M|
[06/02 22:30:28   5051s] Worst hold path end point:
[06/02 22:30:28   5051s]   sum[0]
[06/02 22:30:28   5051s]     net: sum[0] (nrTerm=2)
[06/02 22:30:28   5051s] |   1|  -0.032|    -0.25|      10|         11|       0(     0)|   39.48%|   0:00:00.0| 43885.0M|
[06/02 22:30:29   5053s] Worst hold path end point:
[06/02 22:30:29   5053s]   sum[5]
[06/02 22:30:29   5053s]     net: sum[5] (nrTerm=2)
[06/02 22:30:29   5053s] |   2|  -0.020|    -0.18|      10|         20|       0(     0)|   55.36%|   0:00:01.0| 44865.7M|
[06/02 22:30:31   5056s] Worst hold path end point:
[06/02 22:30:31   5056s]   sum[7]
[06/02 22:30:31   5056s]     net: sum[7] (nrTerm=2)
[06/02 22:30:31   5056s] |   3|  -0.018|    -0.09|      10|         19|       0(     0)|   70.44%|   0:00:02.0| 45097.4M|
[06/02 22:30:32   5059s] Worst hold path end point:
[06/02 22:30:32   5059s]   sum[7]
[06/02 22:30:32   5059s]     net: sum[7] (nrTerm=2)
[06/02 22:30:32   5059s] |   4|  -0.018|    -0.07|       8|          9|       0(     0)|   77.58%|   0:00:01.0| 45570.7M|
[06/02 22:30:32   5060s] Worst hold path end point:
[06/02 22:30:32   5060s]   sum[7]
[06/02 22:30:32   5060s]     net: sum[7] (nrTerm=2)
[06/02 22:30:32   5060s] |   5|  -0.018|    -0.07|       8|          1|       0(     0)|   78.37%|   0:00:00.0| 45708.7M|
[06/02 22:30:32   5061s] Worst hold path end point:
[06/02 22:30:32   5061s]   sum[7]
[06/02 22:30:32   5061s]     net: sum[7] (nrTerm=2)
[06/02 22:30:32   5061s] |   6|  -0.018|    -0.07|       8|          0|       1(     0)|   78.37%|   0:00:00.0| 45708.7M|
[06/02 22:30:32   5061s] Worst hold path end point:
[06/02 22:30:32   5061s]   sum[7]
[06/02 22:30:32   5061s]     net: sum[7] (nrTerm=2)
[06/02 22:30:32   5061s] |   7|  -0.018|    -0.07|       8|          0|       0(     0)|   78.37%|   0:00:00.0| 45708.7M|
[06/02 22:30:32   5061s] 
[06/02 22:30:32   5061s] Capturing REF for hold ...
[06/02 22:30:32   5061s]    Hold Timing Snapshot: (REF)
[06/02 22:30:32   5061s]              All PG WNS: -0.018
[06/02 22:30:32   5061s]              All PG TNS: -0.065
[06/02 22:30:32   5061s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[06/02 22:30:32   5061s] 
[06/02 22:30:32   5061s] *info:    Total 60 cells added for Phase I
[06/02 22:30:32   5061s] *info:        in which 0 is ripple commits (0.000%)
[06/02 22:30:32   5061s] *info:    Total 1 instances resized for Phase I
[06/02 22:30:32   5061s] *info:        in which 0 FF resizing 
[06/02 22:30:32   5061s] *info:        in which 0 ripple resizing (0.000%)
[06/02 22:30:32   5061s] --------------------------------------------------- 
[06/02 22:30:32   5061s]    Hold Timing Summary  - Phase I 
[06/02 22:30:32   5061s] --------------------------------------------------- 
[06/02 22:30:32   5061s]  Target slack:       0.0500 ns
[06/02 22:30:32   5061s]  View: view_fast_mission 
[06/02 22:30:32   5061s]    WNS:      -0.0178  >>>  WNS:      -0.0678 with TargetSlack
[06/02 22:30:32   5061s]    TNS:      -0.0650  >>>  TNS:      -0.5578 with TargetSlack
[06/02 22:30:32   5061s]    VP :            8  >>>  VP:           10  with TargetSlack
[06/02 22:30:32   5061s]    Worst hold path end point: sum[7]
[06/02 22:30:32   5061s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.056  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 78.373%
------------------------------------------------------------------
[06/02 22:30:32   5061s] (I,S,L,T): view_slow_mission: 0.000108759, 0.000108339, 0.00271511, 0.00293221
[06/02 22:30:32   5061s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[06/02 22:30:32   5061s] *info: Hold Batch Commit is enabled
[06/02 22:30:32   5061s] *info: Levelized Batch Commit is enabled
[06/02 22:30:32   5061s] 
[06/02 22:30:32   5061s] Phase II ......
[06/02 22:30:32   5061s] Executing transform: AddBuffer + LegalResize
[06/02 22:30:32   5061s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[06/02 22:30:32   5061s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[06/02 22:30:32   5061s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[06/02 22:30:32   5061s] Worst hold path end point:
[06/02 22:30:32   5061s]   sum[7]
[06/02 22:30:32   5061s]     net: sum[7] (nrTerm=2)
[06/02 22:30:32   5061s] |   0|  -0.018|    -0.07|       8|          0|       0(     0)|   78.37%|   0:00:00.0| 45754.5M|
[06/02 22:30:32   5062s] Worst hold path end point:
[06/02 22:30:32   5062s]   sum[7]
[06/02 22:30:32   5062s]     net: sum[7] (nrTerm=2)
[06/02 22:30:32   5062s] |   1|  -0.018|    -0.07|       8|          0|       0(     0)|   78.37%|   0:00:00.0| 45754.5M|
[06/02 22:30:32   5062s] 
[06/02 22:30:32   5062s] Capturing REF for hold ...
[06/02 22:30:32   5062s]    Hold Timing Snapshot: (REF)
[06/02 22:30:32   5062s]              All PG WNS: -0.018
[06/02 22:30:32   5062s]              All PG TNS: -0.065
[06/02 22:30:32   5062s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[06/02 22:30:32   5062s] --------------------------------------------------- 
[06/02 22:30:32   5062s]    Hold Timing Summary  - Phase II 
[06/02 22:30:32   5062s] --------------------------------------------------- 
[06/02 22:30:32   5062s]  Target slack:       0.0500 ns
[06/02 22:30:32   5062s]  View: view_fast_mission 
[06/02 22:30:32   5062s]    WNS:      -0.0178  >>>  WNS:      -0.0678 with TargetSlack
[06/02 22:30:32   5062s]    TNS:      -0.0650  >>>  TNS:      -0.5578 with TargetSlack
[06/02 22:30:32   5062s]    VP :            8  >>>  VP:           10  with TargetSlack
[06/02 22:30:32   5062s]    Worst hold path end point: sum[7]
[06/02 22:30:32   5062s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.056  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 78.373%
------------------------------------------------------------------
[06/02 22:30:32   5062s] (I,S,L,T): view_slow_mission: 0.000108759, 0.000108339, 0.00271511, 0.00293221
[06/02 22:30:32   5062s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[06/02 22:30:32   5062s] Bottom Preferred Layer:
[06/02 22:30:32   5062s]     None
[06/02 22:30:32   5062s] Via Pillar Rule:
[06/02 22:30:32   5062s]     None
[06/02 22:30:32   5062s] Finished writing unified metrics of routing constraints.
[06/02 22:30:32   5062s] 
[06/02 22:30:32   5062s] 
[06/02 22:30:32   5062s] =======================================================================
[06/02 22:30:32   5062s]                 Reasons for remaining hold violations
[06/02 22:30:32   5062s] =======================================================================
[06/02 22:30:32   5062s] *info: Total 96 net(s) have violated hold timing slacks.
[06/02 22:30:32   5062s] 
[06/02 22:30:32   5062s] Buffering failure reasons
[06/02 22:30:32   5062s] ------------------------------------------------
[06/02 22:30:32   5062s] *info:    96 net(s): Could not be fixed because of no legal loc.
[06/02 22:30:32   5062s] 
[06/02 22:30:32   5062s] Resizing failure reasons
[06/02 22:30:32   5062s] ------------------------------------------------
[06/02 22:30:32   5062s] *info:    59 net(s): Could not be fixed because of no legal loc.
[06/02 22:30:32   5062s] *info:     1 net(s): Could not be fixed because of hold slack degradation.
[06/02 22:30:32   5062s] *info:     1 net(s): Could not be fixed because of no valid cell for resizing.
[06/02 22:30:32   5062s] *info:    18 net(s): Could not be fixed because of internal reason: FTermNode.
[06/02 22:30:32   5062s] *info:     1 net(s): Could not be fixed because all the cells are filtered.
[06/02 22:30:32   5062s] *info:    16 net(s): Could not be fixed because of internal reason: MultiOutputCombCell.
[06/02 22:30:32   5062s] 
[06/02 22:30:32   5062s] 
[06/02 22:30:32   5062s] *** Finished Core Fixing (fixHold) cpu=0:00:41.6 real=0:00:32.0 totSessionCpu=1:24:24 mem=45754.5M density=78.373% ***
[06/02 22:30:32   5062s] 
[06/02 22:30:32   5062s] *info:
[06/02 22:30:32   5062s] *info: Added a total of 60 cells to fix/reduce hold violation
[06/02 22:30:32   5062s] *info:          in which 48 termBuffering
[06/02 22:30:32   5062s] *info:          in which 0 dummyBuffering
[06/02 22:30:32   5062s] *info:
[06/02 22:30:32   5062s] *info: Summary: 
[06/02 22:30:32   5062s] *info:            2 cells of type 'UDB116SVT24_BUF_2' (4.0, 	22.211) used
[06/02 22:30:32   5062s] *info:           58 cells of type 'UDB116SVT24_BUF_L_1' (4.0, 	45.220) used
[06/02 22:30:32   5062s] *info:
[06/02 22:30:32   5062s] *info: Total 1 instances resized
[06/02 22:30:32   5062s] *info:       in which 0 FF resizing
[06/02 22:30:32   5062s] *info:
[06/02 22:30:32   5062s] 
[06/02 22:30:32   5062s] *** Finish Post Route Hold Fixing (cpu=0:00:41.6 real=0:00:32.0 totSessionCpu=1:24:24 mem=45754.5M density=78.373%) ***
[06/02 22:30:53   5177s] (I,S,L,T): view_slow_mission: 0.000108759, 0.000108339, 0.00271511, 0.00293221
[06/02 22:30:53   5177s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[06/02 22:30:53   5177s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2876.15
[06/02 22:30:53   5177s] **INFO: total 60 insts, 0 nets marked don't touch
[06/02 22:30:53   5177s] **INFO: total 60 insts, 0 nets marked don't touch DB property
[06/02 22:30:53   5177s] **INFO: total 60 insts, 0 nets unmarked don't touch
[06/02 22:30:53   5177s] Deleting 0 temporary hard placement blockage(s).
[06/02 22:30:53   5177s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 212
[06/02 22:30:53   5177s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:44218.1M, EPOCH TIME: 1748917853.393711
[06/02 22:30:53   5177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:212).
[06/02 22:30:53   5177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:30:53   5177s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:30:53   5177s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:30:53   5178s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.580, REAL:0.318, MEM:38716.1M, EPOCH TIME: 1748917853.711481
[06/02 22:30:53   5178s] Begin: Collecting metrics
[06/02 22:30:54   5178s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary   |           |   99.461 |           |        0 |       30.75 |            |              |                |               | 0:00:21  |       37645 |    0 |   0 |
| drv_eco_fixing    |     0.000 |   99.461 |         0 |        0 |       30.75 |       0.00 |         0.00 |           0.00 |          0.00 | 0:00:08  |       37797 |    0 |   0 |
| initial_summary_2 |           |   99.461 |           |        0 |       30.75 |            |              |                |               | 0:00:26  |       37384 |    0 |   0 |
| hold_fixing       |           |   99.056 |           |        0 |       78.37 |       0.00 |         0.00 |           0.00 |          0.00 | 0:00:27  |       38716 |      |     |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/02 22:30:55   5179s] Ending "collect_metrics" (total cpu=0:00:01.3, real=0:00:02.0, peak res=27697.5M, current mem=27697.4M)

[06/02 22:30:55   5179s] End: Collecting metrics
[06/02 22:30:55   5179s] *** HoldOpt #1 [finish] (optDesign #2) : cpu/real = 0:02:12.0/0:00:28.1 (4.7), totSession cpu/real = 1:26:20.4/0:36:46.2 (2.3), mem = 38716.1M
[06/02 22:30:55   5179s] 
[06/02 22:30:55   5179s] =============================================================================================
[06/02 22:30:55   5179s]  Step TAT Report : HoldOpt #1 / optDesign #2                                    23.10-p003_1
[06/02 22:30:55   5179s] =============================================================================================
[06/02 22:30:55   5179s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:30:55   5179s] ---------------------------------------------------------------------------------------------
[06/02 22:30:55   5179s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.3    1.6
[06/02 22:30:55   5179s] [ MetricReport           ]      1   0:00:01.4  (   5.0 % )     0:00:01.4 /  0:00:01.4    1.0
[06/02 22:30:55   5179s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:30:55   5179s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:30:55   5179s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.6 % )     0:00:00.4 /  0:00:00.6    1.2
[06/02 22:30:55   5179s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:30:55   5179s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.2 % )     0:00:00.1 /  0:00:00.1    1.4
[06/02 22:30:55   5179s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:30:55   5179s] [ OptimizationStep       ]      3   0:00:00.0  (   0.0 % )     0:00:04.4 /  0:00:13.6    3.1
[06/02 22:30:55   5179s] [ OptSingleIteration     ]     12   0:00:00.2  (   0.8 % )     0:00:04.4 /  0:00:13.6    3.1
[06/02 22:30:55   5179s] [ OptGetWeight           ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:30:55   5179s] [ OptEval                ]      9   0:00:00.6  (   2.0 % )     0:00:00.6 /  0:00:07.6   13.5
[06/02 22:30:55   5179s] [ OptCommit              ]      9   0:00:00.1  (   0.4 % )     0:00:03.4 /  0:00:05.5    1.6
[06/02 22:30:55   5179s] [ PostCommitDelayUpdate  ]     23   0:00:00.3  (   1.1 % )     0:00:01.8 /  0:00:02.6    1.4
[06/02 22:30:55   5179s] [ IncrDelayCalc          ]     72   0:00:01.5  (   5.4 % )     0:00:01.5 /  0:00:02.3    1.5
[06/02 22:30:55   5179s] [ HoldReEval             ]     25   0:00:00.3  (   1.1 % )     0:00:00.3 /  0:00:00.7    2.4
[06/02 22:30:55   5179s] [ HoldDelayCalc          ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    1.5
[06/02 22:30:55   5179s] [ HoldRefreshTiming      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.9
[06/02 22:30:55   5179s] [ HoldValidateSetup      ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:30:55   5179s] [ HoldValidateHold       ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:30:55   5179s] [ HoldCollectNode        ]     13   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.2
[06/02 22:30:55   5179s] [ HoldSortNodeList       ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:30:55   5179s] [ HoldBottleneckCount    ]     10   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:30:55   5179s] [ HoldCacheNodeWeight    ]      9   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.1    1.7
[06/02 22:30:55   5179s] [ HoldBuildSlackGraph    ]      9   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:30:55   5179s] [ HoldDBCommit           ]     29   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.2
[06/02 22:30:55   5179s] [ HoldTimerCalcSummary   ]     12   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:30:55   5179s] [ DetailPlaceInit        ]      1   0:00:00.3  (   0.9 % )     0:00:00.3 /  0:00:00.3    1.1
[06/02 22:30:55   5179s] [ UpdateTimingGraph      ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.4
[06/02 22:30:55   5179s] [ TimingUpdate           ]      6   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.1    1.6
[06/02 22:30:55   5179s] [ TimingReport           ]      3   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    1.7
[06/02 22:30:55   5179s] [ IncrTimingUpdate       ]     33   0:00:01.0  (   3.7 % )     0:00:01.0 /  0:00:01.7    1.7
[06/02 22:30:55   5179s] [ MISC                   ]          0:00:21.6  (  76.9 % )     0:00:21.6 /  0:01:56.1    5.4
[06/02 22:30:55   5179s] ---------------------------------------------------------------------------------------------
[06/02 22:30:55   5179s]  HoldOpt #1 TOTAL                   0:00:28.1  ( 100.0 % )     0:00:28.1 /  0:02:12.0    4.7
[06/02 22:30:55   5179s] ---------------------------------------------------------------------------------------------
[06/02 22:30:55   5179s] 
[06/02 22:30:55   5179s] **INFO: Skipping refine place as no non-legal commits were detected
[06/02 22:30:55   5179s] OPERPROF: Starting SiteArray-Init at level 1, MEM:38716.1M, EPOCH TIME: 1748917855.127052
[06/02 22:30:55   5179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:30:55   5179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:30:55   5179s] 
[06/02 22:30:55   5179s] 
[06/02 22:30:55   5179s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:30:55   5179s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.400, REAL:0.270, MEM:38716.1M, EPOCH TIME: 1748917855.397202
[06/02 22:30:55   5179s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:30:55   5179s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:30:55   5179s] 
[06/02 22:30:55   5179s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:30:55   5179s] Deleting Lib Analyzer.
[06/02 22:30:55   5179s] 
[06/02 22:30:55   5179s] TimeStamp Deleting Cell Server End ...
[06/02 22:30:55   5179s] **INFO: flowCheckPoint #6 OptimizationPreEco
[06/02 22:30:55   5179s] Running postRoute recovery in preEcoRoute mode
[06/02 22:30:55   5179s] **optDesign ... cpu = 0:19:09, real = 0:04:28, mem = 27687.8M, totSessionCpu=1:26:21 **
[06/02 22:30:55   5179s] ** INFO: Initializing Glitch Interface
[06/02 22:30:55   5180s]   DRV Snapshot: (TGT)
[06/02 22:30:55   5180s]          Tran DRV: 0 (0)
[06/02 22:30:55   5180s]           Cap DRV: 0 (0)
[06/02 22:30:55   5180s]        Fanout DRV: 0 (0)
[06/02 22:30:55   5180s]            Glitch: 0 (0)
[06/02 22:30:55   5180s] 
[06/02 22:30:55   5180s] Creating Lib Analyzer ...
[06/02 22:30:55   5180s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/02 22:30:55   5180s] 
[06/02 22:30:55   5180s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:30:55   5180s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:30:55   5180s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/02 22:30:55   5180s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:30:55   5180s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/02 22:30:55   5180s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/02 22:30:55   5180s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/02 22:30:55   5180s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/02 22:30:55   5180s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/02 22:30:55   5180s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/02 22:30:55   5180s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/02 22:30:55   5180s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/02 22:30:55   5180s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/02 22:30:55   5180s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:30:55   5180s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/02 22:30:55   5180s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:30:55   5180s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/02 22:30:55   5180s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:30:55   5180s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/02 22:30:55   5180s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:30:55   5180s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/02 22:30:55   5180s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/02 22:30:55   5180s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/02 22:30:55   5180s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/02 22:30:55   5180s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/02 22:30:55   5180s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/02 22:30:55   5180s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/02 22:30:55   5180s] Summary for sequential cells identification: 
[06/02 22:30:55   5180s]   Identified SBFF number: 299
[06/02 22:30:55   5180s]   Identified MBFF number: 75
[06/02 22:30:55   5180s]   Identified SB Latch number: 22
[06/02 22:30:55   5180s]   Identified MB Latch number: 0
[06/02 22:30:55   5180s]   Not identified SBFF number: 15
[06/02 22:30:55   5180s]   Not identified MBFF number: 0
[06/02 22:30:55   5180s]   Not identified SB Latch number: 0
[06/02 22:30:55   5180s]   Not identified MB Latch number: 0
[06/02 22:30:55   5180s]   Number of sequential cells which are not FFs: 45
[06/02 22:30:55   5180s]  Visiting view : view_slow_mission
[06/02 22:30:55   5180s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/02 22:30:55   5180s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/02 22:30:55   5180s]  Visiting view : view_fast_mission
[06/02 22:30:55   5180s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/02 22:30:55   5180s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/02 22:30:55   5180s] TLC MultiMap info (StdDelay):
[06/02 22:30:55   5180s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/02 22:30:55   5180s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/02 22:30:55   5180s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/02 22:30:55   5180s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/02 22:30:55   5180s]  Setting StdDelay to: 6.1ps
[06/02 22:30:55   5180s] 
[06/02 22:30:55   5180s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:30:56   5181s] Total number of usable buffers from Lib Analyzer: 40 ( UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[06/02 22:30:56   5181s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[06/02 22:30:56   5181s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/02 22:30:56   5181s] 
[06/02 22:30:56   5181s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:30:57   5182s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:26:24 mem=41528.7M
[06/02 22:30:57   5183s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:26:24 mem=41528.7M
[06/02 22:30:57   5183s] Creating Lib Analyzer, finished. 
[06/02 22:30:57   5183s] Checking DRV degradation...
[06/02 22:30:57   5183s] 
[06/02 22:30:57   5183s] Recovery Manager:
[06/02 22:30:57   5183s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[06/02 22:30:57   5183s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[06/02 22:30:57   5183s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[06/02 22:30:57   5183s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[06/02 22:30:57   5183s] 
[06/02 22:30:57   5183s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[06/02 22:30:57   5183s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:02, mem=38722.67M, totSessionCpu=1:26:24).
[06/02 22:30:57   5183s] **optDesign ... cpu = 0:19:12, real = 0:04:30, mem = 27691.1M, totSessionCpu=1:26:24 **
[06/02 22:30:57   5183s] 
[06/02 22:30:57   5183s] ** INFO: Initializing Glitch Interface
[06/02 22:30:57   5183s]   DRV Snapshot: (REF)
[06/02 22:30:57   5183s]          Tran DRV: 0 (0)
[06/02 22:30:57   5183s]           Cap DRV: 0 (0)
[06/02 22:30:57   5183s]        Fanout DRV: 0 (0)
[06/02 22:30:57   5183s]            Glitch: 0 (0)
[06/02 22:30:57   5183s] Skipping pre eco harden opt
[06/02 22:30:57   5183s] Running refinePlace -preserveRouting true -hardFence false
[06/02 22:30:57   5183s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:41543.2M, EPOCH TIME: 1748917857.795293
[06/02 22:30:57   5183s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:41543.2M, EPOCH TIME: 1748917857.795475
[06/02 22:30:57   5183s] OPERPROF:     Starting DPlace-Init at level 3, MEM:41543.2M, EPOCH TIME: 1748917857.795687
[06/02 22:30:57   5183s] Processing tracks to init pin-track alignment.
[06/02 22:30:57   5183s] z: 1, totalTracks: 1
[06/02 22:30:57   5183s] z: 3, totalTracks: 1
[06/02 22:30:57   5183s] z: 5, totalTracks: 1
[06/02 22:30:57   5183s] z: 7, totalTracks: 1
[06/02 22:30:57   5183s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/02 22:30:57   5183s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:30:57   5183s] Initializing Route Infrastructure for color support ...
[06/02 22:30:57   5183s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:41543.2M, EPOCH TIME: 1748917857.796497
[06/02 22:30:57   5183s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.010, REAL:0.007, MEM:41543.2M, EPOCH TIME: 1748917857.803937
[06/02 22:30:57   5183s] Route Infrastructure Initialized for color support successfully.
[06/02 22:30:57   5183s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:30:57   5183s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:41543.2M, EPOCH TIME: 1748917857.812836
[06/02 22:30:57   5183s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:30:57   5183s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:30:57   5183s] Processing tracks to init pin-track alignment.
[06/02 22:30:57   5183s] z: 1, totalTracks: 1
[06/02 22:30:57   5183s] z: 3, totalTracks: 1
[06/02 22:30:57   5183s] z: 5, totalTracks: 1
[06/02 22:30:57   5183s] z: 7, totalTracks: 1
[06/02 22:30:58   5183s] 
[06/02 22:30:58   5183s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:30:58   5183s] 
[06/02 22:30:58   5183s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:30:58   5183s] 
[06/02 22:30:58   5183s]  Skipping Bad Lib Cell Checking (CMU) !
[06/02 22:30:58   5183s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.250, REAL:0.243, MEM:41543.2M, EPOCH TIME: 1748917858.055643
[06/02 22:30:58   5183s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:41543.2M, EPOCH TIME: 1748917858.055850
[06/02 22:30:58   5183s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.010, REAL:0.002, MEM:41543.2M, EPOCH TIME: 1748917858.057377
[06/02 22:30:58   5183s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=41543.2MB).
[06/02 22:30:58   5183s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.280, REAL:0.262, MEM:41543.2M, EPOCH TIME: 1748917858.058125
[06/02 22:30:58   5183s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.280, REAL:0.263, MEM:41543.2M, EPOCH TIME: 1748917858.058273
[06/02 22:30:58   5183s] TDRefine: refinePlace mode is spiral
[06/02 22:30:58   5183s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2876.7
[06/02 22:30:58   5183s] OPERPROF:   Starting Refine-Place at level 2, MEM:41543.2M, EPOCH TIME: 1748917858.058578
[06/02 22:30:58   5183s] *** Starting refinePlace (1:26:25 mem=41543.2M) ***
[06/02 22:30:58   5183s] Total net bbox length = 2.398e+02 (9.578e+01 1.440e+02) (ext = 1.136e+02)
[06/02 22:30:58   5183s] 
[06/02 22:30:58   5183s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:30:58   5183s] 
[06/02 22:30:58   5183s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:30:58   5183s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:41543.2M, EPOCH TIME: 1748917858.059337
[06/02 22:30:58   5183s] # Found 284 legal fixed insts to color.
[06/02 22:30:58   5183s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.000, REAL:0.002, MEM:41543.2M, EPOCH TIME: 1748917858.061123
[06/02 22:30:58   5183s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:41543.2M, EPOCH TIME: 1748917858.061388
[06/02 22:30:58   5183s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/02 22:30:58   5183s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:41543.2M, EPOCH TIME: 1748917858.061855
[06/02 22:30:58   5183s] Set min layer with design mode ( 3 )
[06/02 22:30:58   5183s] Set max layer with default ( 127 )
[06/02 22:30:58   5183s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:30:58   5183s] Min route layer (adjusted) = 3
[06/02 22:30:58   5183s] Max route layer (adjusted) = 11
[06/02 22:30:58   5183s] Set min layer with design mode ( 3 )
[06/02 22:30:58   5183s] Set max layer with default ( 127 )
[06/02 22:30:58   5183s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:30:58   5183s] Min route layer (adjusted) = 3
[06/02 22:30:58   5183s] Max route layer (adjusted) = 11
[06/02 22:30:58   5183s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:41543.2M, EPOCH TIME: 1748917858.068893
[06/02 22:30:58   5183s] Starting refinePlace ...
[06/02 22:30:58   5183s] Set min layer with design mode ( 3 )
[06/02 22:30:58   5183s] Set max layer with default ( 127 )
[06/02 22:30:58   5183s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:30:58   5183s] Min route layer (adjusted) = 3
[06/02 22:30:58   5183s] Max route layer (adjusted) = 11
[06/02 22:30:58   5183s] One DDP V2 for no tweak run.
[06/02 22:30:58   5183s] Set min layer with design mode ( 3 )
[06/02 22:30:58   5183s] Set max layer with default ( 127 )
[06/02 22:30:58   5183s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:30:58   5183s] Min route layer (adjusted) = 3
[06/02 22:30:58   5183s] Max route layer (adjusted) = 11
[06/02 22:30:58   5183s] DDP initSite1 nrRow 14 nrJob 14
[06/02 22:30:58   5183s] DDP markSite nrRow 14 nrJob 14
[06/02 22:30:58   5184s] ** Cut row section cpu time 0:00:00.1.
[06/02 22:30:58   5184s]  ** Cut row section real time 0:00:00.0.
[06/02 22:30:58   5184s]    Spread Effort: high, post-route mode, useDDP on.
[06/02 22:30:58   5188s] [CPU] RefinePlace/preRPlace (cpu=0:00:04.9, real=0:00:00.0, mem=41511.2MB) @(1:26:25 - 1:26:30).
[06/02 22:30:58   5188s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/02 22:30:58   5188s] wireLenOptFixPriorityInst 0 inst fixed
[06/02 22:30:58   5188s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/02 22:30:58   5188s] 
[06/02 22:30:58   5188s]  === Spiral for Logical I: (movable: 70) ===
[06/02 22:30:58   5188s] 
[06/02 22:30:58   5188s] Running Spiral MT with 96 threads  fetchWidth=8 
[06/02 22:30:58   5190s] 
[06/02 22:30:58   5190s]  Info: 0 filler has been deleted!
[06/02 22:30:58   5190s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/02 22:30:58   5190s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[06/02 22:30:58   5190s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:00.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:00.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/02 22:30:58   5190s] [CPU] RefinePlace/Legalization (cpu=0:00:01.3, real=0:00:00.0, mem=41511.2MB) @(1:26:30 - 1:26:31).
[06/02 22:30:58   5190s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/02 22:30:58   5190s] 	Runtime: CPU: 0:00:06.2 REAL: 0:00:00.0 MEM: 41511.2MB
[06/02 22:30:58   5190s] Statistics of distance of Instance movement in refine placement:
[06/02 22:30:58   5190s]   maximum (X+Y) =         0.00 um
[06/02 22:30:58   5190s]   mean    (X+Y) =         0.00 um
[06/02 22:30:58   5190s] Summary Report:
[06/02 22:30:58   5190s] Instances move: 0 (out of 70 movable)
[06/02 22:30:58   5190s] Instances flipped: 0
[06/02 22:30:58   5190s] Mean displacement: 0.00 um
[06/02 22:30:58   5190s] Max displacement: 0.00 um 
[06/02 22:30:58   5190s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/02 22:30:58   5190s] Total instances moved : 0
[06/02 22:30:58   5190s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:6.170, REAL:0.928, MEM:41511.2M, EPOCH TIME: 1748917858.997054
[06/02 22:30:58   5190s] Total net bbox length = 2.398e+02 (9.578e+01 1.440e+02) (ext = 1.136e+02)
[06/02 22:30:58   5190s] Runtime: CPU: 0:00:06.2 REAL: 0:00:00.0 MEM: 41511.2MB
[06/02 22:30:58   5190s] [CPU] RefinePlace/total (cpu=0:00:06.2, real=0:00:00.0, mem=41511.2MB) @(1:26:25 - 1:26:31).
[06/02 22:30:58   5190s] *** Finished refinePlace (1:26:31 mem=41511.2M) ***
[06/02 22:30:58   5190s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2876.7
[06/02 22:30:58   5190s] OPERPROF:   Finished Refine-Place at level 2, CPU:6.180, REAL:0.939, MEM:41511.2M, EPOCH TIME: 1748917858.997907
[06/02 22:30:58   5190s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:41511.2M, EPOCH TIME: 1748917858.998066
[06/02 22:30:58   5190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:212).
[06/02 22:30:58   5190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:30:59   5190s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:30:59   5190s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:30:59   5190s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.040, REAL:0.029, MEM:38697.2M, EPOCH TIME: 1748917859.027240
[06/02 22:30:59   5190s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:6.510, REAL:1.232, MEM:38697.2M, EPOCH TIME: 1748917859.027434
[06/02 22:30:59   5190s] {MMLU 0 0 96}
[06/02 22:30:59   5190s] [oiLAM] Zs 11, 12
[06/02 22:30:59   5190s] ### Creating LA Mngr. totSessionCpu=1:26:31 mem=38697.2M
[06/02 22:30:59   5190s] ### Creating LA Mngr, finished. totSessionCpu=1:26:31 mem=38697.2M
[06/02 22:30:59   5190s] Default Rule : ""
[06/02 22:30:59   5190s] Non Default Rules :
[06/02 22:30:59   5190s] Worst Slack : 214748.365 ns
[06/02 22:30:59   5190s] 
[06/02 22:30:59   5190s] Start Layer Assignment ...
[06/02 22:30:59   5190s] WNS(214748.365ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[06/02 22:30:59   5190s] 
[06/02 22:30:59   5190s] Select 0 cadidates out of 100.
[06/02 22:30:59   5190s] No critical nets selected. Skipped !
[06/02 22:30:59   5190s] GigaOpt: setting up router preferences
[06/02 22:30:59   5190s] GigaOpt: 0 nets assigned router directives
[06/02 22:30:59   5190s] 
[06/02 22:30:59   5190s] Start Assign Priority Nets ...
[06/02 22:30:59   5190s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[06/02 22:30:59   5190s] Existing Priority Nets 0 (0.0%)
[06/02 22:30:59   5190s] Assigned Priority Nets 0 (0.0%)
[06/02 22:30:59   5190s] 
[06/02 22:30:59   5190s] Set Prefer Layer Routing Effort ...
[06/02 22:30:59   5190s] Total Net(98) IPOed(87) PreferLayer(0) -> MediumEffort(0)
[06/02 22:30:59   5190s] 
[06/02 22:30:59   5190s] {MMLU 0 0 96}
[06/02 22:30:59   5190s] [oiLAM] Zs 11, 12
[06/02 22:30:59   5190s] ### Creating LA Mngr. totSessionCpu=1:26:31 mem=38726.3M
[06/02 22:30:59   5190s] ### Creating LA Mngr, finished. totSessionCpu=1:26:31 mem=38726.3M
[06/02 22:30:59   5190s] Default Rule : ""
[06/02 22:30:59   5190s] Non Default Rules :
[06/02 22:30:59   5190s] Worst Slack : 99.056 ns
[06/02 22:30:59   5190s] 
[06/02 22:30:59   5190s] Start Layer Assignment ...
[06/02 22:30:59   5190s] WNS(99.056ns) Target(0.000ns) MaxAssign(0%) MaxCong(20%) MinLen(100um) MinCap(0.050pf) layerBucket(1)
[06/02 22:30:59   5190s] 
[06/02 22:30:59   5190s] Select 0 cadidates out of 100.
[06/02 22:30:59   5190s] No critical nets selected. Skipped !
[06/02 22:30:59   5190s] GigaOpt: setting up router preferences
[06/02 22:30:59   5190s] GigaOpt: 0 nets assigned router directives
[06/02 22:30:59   5190s] 
[06/02 22:30:59   5190s] Start Assign Priority Nets ...
[06/02 22:30:59   5190s] TargetSlk(0.200ns) MaxAssign(3%) minLen(50um)
[06/02 22:30:59   5190s] Existing Priority Nets 0 (0.0%)
[06/02 22:30:59   5190s] Assigned Priority Nets 0 (0.0%)
[06/02 22:30:59   5190s] Begin: Collecting metrics
[06/02 22:30:59   5191s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary   |           |   99.461 |           |        0 |       30.75 |            |              |                |               | 0:00:21  |       37645 |    0 |   0 |
| drv_eco_fixing    |     0.000 |   99.461 |         0 |        0 |       30.75 |       0.00 |         0.00 |           0.00 |          0.00 | 0:00:08  |       37797 |    0 |   0 |
| initial_summary_2 |           |   99.461 |           |        0 |       30.75 |            |              |                |               | 0:00:26  |       37384 |    0 |   0 |
| hold_fixing       |           |   99.056 |           |        0 |       78.37 |       0.00 |         0.00 |           0.00 |          0.00 | 0:00:27  |       38716 |      |     |
| route_type_fixing |           |          |           |          |             |            |              |                |               | 0:00:00  |       38697 |      |     |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/02 22:31:00   5191s] Ending "collect_metrics" (total cpu=0:00:01.4, real=0:00:01.0, peak res=27697.4M, current mem=27687.7M)

[06/02 22:31:00   5191s] End: Collecting metrics
[06/02 22:31:00   5191s] {MMLU 0 0 96}
[06/02 22:31:00   5191s] [oiLAM] Zs 11, 12
[06/02 22:31:00   5191s] ### Creating LA Mngr. totSessionCpu=1:26:33 mem=38697.3M
[06/02 22:31:00   5191s] ### Creating LA Mngr, finished. totSessionCpu=1:26:33 mem=38697.3M
[06/02 22:31:03   5194s] OPERPROF: Starting SiteArray-Init at level 1, MEM:38717.3M, EPOCH TIME: 1748917863.293104
[06/02 22:31:03   5194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:31:03   5194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:31:03   5194s] 
[06/02 22:31:03   5194s] 
[06/02 22:31:03   5194s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:31:03   5194s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.280, REAL:0.257, MEM:38717.3M, EPOCH TIME: 1748917863.549793
[06/02 22:31:03   5194s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:31:03   5194s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:31:05   5198s] ** INFO: Initializing Glitch Interface
[06/02 22:31:05   5198s] 
------------------------------------------------------------------
        Pre-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.056  |   N/A   |   N/A   |   N/A   | 99.056  |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |  0.000  |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |    0    |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   10    |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.373%
------------------------------------------------------------------

[06/02 22:31:05   5198s] **optDesign ... cpu = 0:19:27, real = 0:04:38, mem = 27870.3M, totSessionCpu=1:26:39 **
[06/02 22:31:05   5198s] Begin: Collecting metrics
[06/02 22:31:06   5199s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary   |           |   99.461 |           |        0 |       30.75 |            |              |                |               | 0:00:21  |       37645 |    0 |   0 |
| drv_eco_fixing    |     0.000 |   99.461 |         0 |        0 |       30.75 |       0.00 |         0.00 |           0.00 |          0.00 | 0:00:08  |       37797 |    0 |   0 |
| initial_summary_2 |           |   99.461 |           |        0 |       30.75 |            |              |                |               | 0:00:26  |       37384 |    0 |   0 |
| hold_fixing       |           |   99.056 |           |        0 |       78.37 |       0.00 |         0.00 |           0.00 |          0.00 | 0:00:27  |       38716 |      |     |
| route_type_fixing |           |          |           |          |             |            |              |                |               | 0:00:00  |       38697 |      |     |
| pre_route_summary |           |   99.056 |           |        0 |       78.37 |            |              |                |               | 0:00:06  |       38948 |    0 |   0 |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/02 22:31:06   5199s] Ending "collect_metrics" (total cpu=0:00:01.1, real=0:00:01.0, peak res=27870.3M, current mem=27870.3M)

[06/02 22:31:06   5199s] End: Collecting metrics
[06/02 22:31:06   5199s] **INFO: flowCheckPoint #7 GlobalDetailRoute
[06/02 22:31:06   5199s] ** INFO Cleaning up Glitch Interface
[06/02 22:31:06   5199s] -route_with_eco false                     # bool, default=false
[06/02 22:31:06   5199s] -route_selected_net_only false            # bool, default=false
[06/02 22:31:06   5199s] -route_with_timing_driven true            # bool, default=false, user setting
[06/02 22:31:06   5199s] -route_with_si_driven true                # bool, default=false, user setting
[06/02 22:31:06   5199s] Existing Dirty Nets : 87
[06/02 22:31:06   5199s] New Signature Flow (saveAndSetNanoRouteOptions) ....
[06/02 22:31:06   5199s] Reset Dirty Nets : 87
[06/02 22:31:06   5199s] *** EcoRoute #1 [begin] (optDesign #2) : totSession cpu/real = 1:26:40.6/0:36:57.7 (2.3), mem = 38947.9M
[06/02 22:31:06   5199s] 
[06/02 22:31:06   5199s] globalDetailRoute
[06/02 22:31:06   5199s] 
[06/02 22:31:06   5199s] #Start globalDetailRoute on Mon Jun  2 22:31:06 2025
[06/02 22:31:06   5199s] #
[06/02 22:31:06   5199s] ### Time Record (globalDetailRoute) is installed.
[06/02 22:31:06   5199s] ### Time Record (Pre Callback) is installed.
[06/02 22:31:06   5199s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_xY9Tk2.rcdb.d/adder.rcdb.d': 152 access done (mem: 40454.898M)
[06/02 22:31:06   5199s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[06/02 22:31:06   5199s] ### Time Record (Pre Callback) is uninstalled.
[06/02 22:31:06   5199s] ### Time Record (DB Import) is installed.
[06/02 22:31:06   5199s] ### Time Record (Timing Data Generation) is installed.
[06/02 22:31:06   5199s] ### Time Record (Timing Data Generation) is uninstalled.
[06/02 22:31:06   5199s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:06   5199s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:06   5199s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:06   5199s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:06   5199s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:06   5199s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:06   5199s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:06   5199s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:06   5199s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:06   5199s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:06   5199s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:06   5199s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:06   5199s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:06   5199s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:06   5199s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:06   5199s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:06   5199s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:06   5199s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:06   5199s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:06   5199s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:06   5199s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[06/02 22:31:06   5199s] #To increase the message display limit, refer to the product command reference manual.
[06/02 22:31:06   5199s] ### Net info: total nets: 100
[06/02 22:31:06   5199s] ### Net info: dirty nets: 0
[06/02 22:31:06   5199s] ### Net info: marked as disconnected nets: 0
[06/02 22:31:06   5199s] ### Net info: fully routed nets: 48
[06/02 22:31:06   5199s] ### Net info: trivial (< 2 pins) nets: 4
[06/02 22:31:06   5199s] ### Net info: unrouted nets: 48
[06/02 22:31:06   5199s] ### Net info: re-extraction nets: 0
[06/02 22:31:06   5199s] ### Net info: ignored nets: 0
[06/02 22:31:06   5199s] ### Net info: skip routing nets: 0
[06/02 22:31:07   5200s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:07   5200s] ### import design signature (171): route=269535808 fixed_route=1809188821 flt_obj=0 vio=54400173 swire=282492057 shield_wire=1 net_attr=461300714 dirty_area=0 del_dirty_area=0 cell=2131165296 placement=1224906969 pin_access=1925727569 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1809188821 sns=1809188821
[06/02 22:31:07   5200s] ### Time Record (DB Import) is uninstalled.
[06/02 22:31:07   5200s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[06/02 22:31:07   5200s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:07   5200s] #Skip comparing routing design signature in db-snapshot flow
[06/02 22:31:07   5200s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:07   5200s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:07   5200s] ### Time Record (Data Preparation) is installed.
[06/02 22:31:07   5200s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:07   5200s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:31:07   5200s] ### Time Record (Global Routing) is installed.
[06/02 22:31:07   5200s] ### Time Record (Global Routing) is uninstalled.
[06/02 22:31:07   5200s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[06/02 22:31:07   5200s] #Total number of routable nets = 96.
[06/02 22:31:07   5200s] #Total number of nets in the design = 100.
[06/02 22:31:07   5200s] #87 routable nets do not have any wires.
[06/02 22:31:07   5200s] #9 routable nets have routed wires.
[06/02 22:31:07   5200s] #87 nets will be global routed.
[06/02 22:31:07   5200s] #Using multithreading with 96 threads.
[06/02 22:31:07   5200s] ### Time Record (Data Preparation) is installed.
[06/02 22:31:07   5200s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:07   5200s] #Start routing data preparation on Mon Jun  2 22:31:07 2025
[06/02 22:31:07   5200s] #
[06/02 22:31:07   5200s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:07   5200s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:07   5200s] ### Time Record (Cell Pin Access) is installed.
[06/02 22:31:07   5200s] #Initial pin access analysis.
[06/02 22:31:07   5201s] #Detail pin access analysis.
[06/02 22:31:08   5201s] ### Time Record (Cell Pin Access) is uninstalled.
[06/02 22:31:08   5201s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[06/02 22:31:08   5201s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[06/02 22:31:08   5201s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:31:08   5201s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:31:08   5201s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:31:08   5201s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:31:08   5201s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:31:08   5201s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[06/02 22:31:08   5201s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[06/02 22:31:08   5201s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[06/02 22:31:08   5201s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[06/02 22:31:08   5201s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[06/02 22:31:08   5201s] #Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[06/02 22:31:08   5201s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[06/02 22:31:08   5201s] #pin_access_rlayer=3(C1)
[06/02 22:31:08   5201s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
[06/02 22:31:08   5201s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[06/02 22:31:08   5201s] #enable_dpt_layer_shield=F
[06/02 22:31:08   5201s] #has_line_end_grid=F
[06/02 22:31:08   5201s] #Processed 60/0 dirty instances, 112/1 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(60 insts marked dirty, reset pre-exisiting dirty flag on 60 insts, 0 nets marked need extraction)
[06/02 22:31:08   5201s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 27940.20 (MB), peak = 30662.59 (MB)
[06/02 22:31:08   5201s] #Regenerating Ggrids automatically.
[06/02 22:31:08   5201s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[06/02 22:31:08   5201s] #Using automatically generated G-grids.
[06/02 22:31:09   5203s] #Done routing data preparation.
[06/02 22:31:09   5203s] #cpu time = 00:00:03, elapsed time = 00:00:02, memory = 27945.57 (MB), peak = 30662.59 (MB)
[06/02 22:31:09   5203s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:09   5203s] #Start instance access analysis using 32 threads...
[06/02 22:31:09   5203s] #Set layer M1 to be advanced pin access layer.
[06/02 22:31:09   5203s] ### Time Record (Instance Pin Access) is installed.
[06/02 22:31:10   5203s] #0 instance pins are hard to access
[06/02 22:31:10   5203s] #Instance access analysis statistics:
[06/02 22:31:10   5203s] #Cpu time = 00:00:00
[06/02 22:31:10   5203s] #Elapsed time = 00:00:00
[06/02 22:31:10   5203s] #Increased memory = 0.00 (MB)
[06/02 22:31:10   5203s] #Total memory = 27945.57 (MB)
[06/02 22:31:10   5203s] #Peak memory = 30662.59 (MB)
[06/02 22:31:10   5203s] ### Time Record (Instance Pin Access) is uninstalled.
[06/02 22:31:10   5203s] #Found 0 nets for post-route si or timing fixing.
[06/02 22:31:10   5203s] #
[06/02 22:31:10   5203s] #Finished routing data preparation on Mon Jun  2 22:31:10 2025
[06/02 22:31:10   5203s] #
[06/02 22:31:10   5203s] #Cpu time = 00:00:03
[06/02 22:31:10   5203s] #Elapsed time = 00:00:03
[06/02 22:31:10   5203s] #Increased memory = 5.13 (MB)
[06/02 22:31:10   5203s] #Total memory = 27945.57 (MB)
[06/02 22:31:10   5203s] #Peak memory = 30662.59 (MB)
[06/02 22:31:10   5203s] #
[06/02 22:31:10   5203s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:31:10   5203s] ### Time Record (Global Routing) is installed.
[06/02 22:31:10   5203s] #
[06/02 22:31:10   5203s] #Start global routing on Mon Jun  2 22:31:10 2025
[06/02 22:31:10   5203s] #
[06/02 22:31:10   5203s] #
[06/02 22:31:10   5203s] #Start global routing initialization on Mon Jun  2 22:31:10 2025
[06/02 22:31:10   5203s] #
[06/02 22:31:10   5203s] #Number of eco nets is 39
[06/02 22:31:10   5203s] #
[06/02 22:31:10   5203s] #Start global routing data preparation on Mon Jun  2 22:31:10 2025
[06/02 22:31:10   5203s] #
[06/02 22:31:10   5203s] ### build_merged_routing_blockage_rect_list starts on Mon Jun  2 22:31:10 2025 with memory = 27945.57 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5203s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --1.00 [96]--
[06/02 22:31:10   5203s] #Start routing resource analysis on Mon Jun  2 22:31:10 2025
[06/02 22:31:10   5203s] #
[06/02 22:31:10   5203s] ### init_is_bin_blocked starts on Mon Jun  2 22:31:10 2025 with memory = 27945.57 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5203s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --0.97 [96]--
[06/02 22:31:10   5203s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Jun  2 22:31:10 2025 with memory = 27945.71 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5204s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:00, mem:27.3 GB, peak:29.9 GB --9.54 [96]--
[06/02 22:31:10   5204s] ### adjust_flow_cap starts on Mon Jun  2 22:31:10 2025 with memory = 27946.16 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5204s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --1.23 [96]--
[06/02 22:31:10   5204s] ### adjust_flow_per_partial_route_obs starts on Mon Jun  2 22:31:10 2025 with memory = 27947.64 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5204s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --0.97 [96]--
[06/02 22:31:10   5204s] ### set_via_blocked starts on Mon Jun  2 22:31:10 2025 with memory = 27947.64 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5204s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --1.40 [96]--
[06/02 22:31:10   5204s] ### copy_flow starts on Mon Jun  2 22:31:10 2025 with memory = 27947.64 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5204s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --1.52 [96]--
[06/02 22:31:10   5204s] #Routing resource analysis is done on Mon Jun  2 22:31:10 2025
[06/02 22:31:10   5204s] #
[06/02 22:31:10   5204s] ### report_flow_cap starts on Mon Jun  2 22:31:10 2025 with memory = 27947.64 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5204s] #  Resource Analysis:
[06/02 22:31:10   5204s] #
[06/02 22:31:10   5204s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/02 22:31:10   5204s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/02 22:31:10   5204s] #  --------------------------------------------------------------
[06/02 22:31:10   5204s] #  C1             V          95          17          49     0.00%
[06/02 22:31:10   5204s] #  C2             H         104           6          49     0.00%
[06/02 22:31:10   5204s] #  C3             V         109           3          49     0.00%
[06/02 22:31:10   5204s] #  C4             H         108           2          49     0.00%
[06/02 22:31:10   5204s] #  C5             V         110           2          49     0.00%
[06/02 22:31:10   5204s] #  JA             H          10           0          49     0.00%
[06/02 22:31:10   5204s] #  QA             V           3           0          49    57.14%
[06/02 22:31:10   5204s] #  QB             H           3           0          49    57.14%
[06/02 22:31:10   5204s] #  LB             V           2           0          49    71.43%
[06/02 22:31:10   5204s] #  --------------------------------------------------------------
[06/02 22:31:10   5204s] #  Total                    544       2.94%         441    20.63%
[06/02 22:31:10   5204s] #
[06/02 22:31:10   5204s] #
[06/02 22:31:10   5204s] #
[06/02 22:31:10   5204s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --1.63 [96]--
[06/02 22:31:10   5204s] ### analyze_m2_tracks starts on Mon Jun  2 22:31:10 2025 with memory = 27947.64 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5204s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --0.96 [96]--
[06/02 22:31:10   5204s] ### report_initial_resource starts on Mon Jun  2 22:31:10 2025 with memory = 27947.64 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5204s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --0.96 [96]--
[06/02 22:31:10   5204s] ### mark_pg_pins_accessibility starts on Mon Jun  2 22:31:10 2025 with memory = 27947.64 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5204s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --0.96 [96]--
[06/02 22:31:10   5204s] ### set_net_region starts on Mon Jun  2 22:31:10 2025 with memory = 27947.64 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5204s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --0.96 [96]--
[06/02 22:31:10   5204s] #
[06/02 22:31:10   5204s] #Global routing data preparation is done on Mon Jun  2 22:31:10 2025
[06/02 22:31:10   5204s] #
[06/02 22:31:10   5204s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 27947.64 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5204s] #
[06/02 22:31:10   5204s] ### prepare_level starts on Mon Jun  2 22:31:10 2025 with memory = 27947.64 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5204s] ### init level 1 starts on Mon Jun  2 22:31:10 2025 with memory = 27947.64 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5204s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --0.96 [96]--
[06/02 22:31:10   5204s] ### Level 1 hgrid = 7 X 7
[06/02 22:31:10   5204s] ### prepare_level_flow starts on Mon Jun  2 22:31:10 2025 with memory = 27947.64 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5204s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --0.98 [96]--
[06/02 22:31:10   5204s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --0.99 [96]--
[06/02 22:31:10   5204s] #
[06/02 22:31:10   5204s] #Global routing initialization is done on Mon Jun  2 22:31:10 2025
[06/02 22:31:10   5204s] #
[06/02 22:31:10   5204s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 27947.64 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5204s] #
[06/02 22:31:10   5204s] #start global routing iteration 1...
[06/02 22:31:10   5204s] ### init_flow_edge starts on Mon Jun  2 22:31:10 2025 with memory = 27952.64 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5204s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --1.39 [96]--
[06/02 22:31:10   5204s] ### routing at level 1 (topmost level) iter 0
[06/02 22:31:10   5204s] ### measure_qor starts on Mon Jun  2 22:31:10 2025 with memory = 27948.34 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5204s] ### measure_congestion starts on Mon Jun  2 22:31:10 2025 with memory = 27948.34 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5204s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --0.98 [96]--
[06/02 22:31:10   5204s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --1.32 [96]--
[06/02 22:31:10   5204s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 27947.58 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5204s] #
[06/02 22:31:10   5204s] #start global routing iteration 2...
[06/02 22:31:10   5205s] ### routing at level 1 (topmost level) iter 1
[06/02 22:31:10   5205s] ### measure_qor starts on Mon Jun  2 22:31:10 2025 with memory = 27952.58 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5205s] ### measure_congestion starts on Mon Jun  2 22:31:10 2025 with memory = 27952.58 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5205s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --1.00 [96]--
[06/02 22:31:10   5205s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --1.30 [96]--
[06/02 22:31:10   5205s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 27947.58 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5205s] #
[06/02 22:31:10   5205s] ### route_end starts on Mon Jun  2 22:31:10 2025 with memory = 27947.58 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5205s] #
[06/02 22:31:10   5205s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[06/02 22:31:10   5205s] #Total number of routable nets = 96.
[06/02 22:31:10   5205s] #Total number of nets in the design = 100.
[06/02 22:31:10   5205s] #
[06/02 22:31:10   5205s] #96 routable nets have routed wires.
[06/02 22:31:10   5205s] #
[06/02 22:31:10   5205s] #Routed nets constraints summary:
[06/02 22:31:10   5205s] #-----------------------------
[06/02 22:31:10   5205s] #        Rules   Unconstrained  
[06/02 22:31:10   5205s] #-----------------------------
[06/02 22:31:10   5205s] #      Default              87  
[06/02 22:31:10   5205s] #-----------------------------
[06/02 22:31:10   5205s] #        Total              87  
[06/02 22:31:10   5205s] #-----------------------------
[06/02 22:31:10   5205s] #
[06/02 22:31:10   5205s] #Routing constraints summary of the whole design:
[06/02 22:31:10   5205s] #-----------------------------
[06/02 22:31:10   5205s] #        Rules   Unconstrained  
[06/02 22:31:10   5205s] #-----------------------------
[06/02 22:31:10   5205s] #      Default              96  
[06/02 22:31:10   5205s] #-----------------------------
[06/02 22:31:10   5205s] #        Total              96  
[06/02 22:31:10   5205s] #-----------------------------
[06/02 22:31:10   5205s] #
[06/02 22:31:10   5205s] ### adjust_flow_per_partial_route_obs starts on Mon Jun  2 22:31:10 2025 with memory = 27952.58 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5205s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --0.98 [96]--
[06/02 22:31:10   5205s] ### cal_base_flow starts on Mon Jun  2 22:31:10 2025 with memory = 27947.95 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5205s] ### init_flow_edge starts on Mon Jun  2 22:31:10 2025 with memory = 27947.95 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5205s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --1.67 [96]--
[06/02 22:31:10   5205s] ### cal_flow starts on Mon Jun  2 22:31:10 2025 with memory = 27947.77 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5205s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --0.98 [96]--
[06/02 22:31:10   5205s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --1.49 [96]--
[06/02 22:31:10   5205s] ### report_overcon starts on Mon Jun  2 22:31:10 2025 with memory = 27947.77 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5205s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:10   5205s] #
[06/02 22:31:10   5205s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/02 22:31:10   5205s] #
[06/02 22:31:10   5205s] #                 OverCon          
[06/02 22:31:10   5205s] #                  #Gcell    %Gcell
[06/02 22:31:10   5205s] #     Layer           (1)   OverCon  Flow/Cap
[06/02 22:31:10   5205s] #  ----------------------------------------------
[06/02 22:31:10   5205s] #  C1            1(2.04%)   (2.04%)     0.28  
[06/02 22:31:10   5205s] #  C2            0(0.00%)   (0.00%)     0.19  
[06/02 22:31:10   5205s] #  C3            0(0.00%)   (0.00%)     0.05  
[06/02 22:31:10   5205s] #  C4            0(0.00%)   (0.00%)     0.02  
[06/02 22:31:10   5205s] #  C5            0(0.00%)   (0.00%)     0.01  
[06/02 22:31:10   5205s] #  JA            0(0.00%)   (0.00%)     0.00  
[06/02 22:31:10   5205s] #  QA            0(0.00%)   (0.00%)     0.00  
[06/02 22:31:10   5205s] #  QB            0(0.00%)   (0.00%)     0.00  
[06/02 22:31:10   5205s] #  LB            0(0.00%)   (0.00%)     0.00  
[06/02 22:31:10   5205s] #  ----------------------------------------------
[06/02 22:31:10   5205s] #     Total      1(0.29%)   (0.29%)
[06/02 22:31:10   5205s] #
[06/02 22:31:10   5205s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[06/02 22:31:10   5205s] #  Overflow after GR: 0.00% H + 0.29% V
[06/02 22:31:10   5205s] #
[06/02 22:31:10   5205s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --0.98 [96]--
[06/02 22:31:10   5205s] ### cal_base_flow starts on Mon Jun  2 22:31:10 2025 with memory = 27947.77 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5205s] ### init_flow_edge starts on Mon Jun  2 22:31:10 2025 with memory = 27947.77 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5205s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --1.78 [96]--
[06/02 22:31:10   5205s] ### cal_flow starts on Mon Jun  2 22:31:10 2025 with memory = 27947.77 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5205s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --0.97 [96]--
[06/02 22:31:10   5205s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --1.56 [96]--
[06/02 22:31:10   5205s] ### generate_cong_map_content starts on Mon Jun  2 22:31:10 2025 with memory = 27947.77 (MB), peak = 30662.59 (MB)
[06/02 22:31:10   5205s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --2.24 [96]--
[06/02 22:31:10   5205s] ### update starts on Mon Jun  2 22:31:10 2025 with memory = 27947.77 (MB), peak = 30662.59 (MB)
[06/02 22:31:11   5205s] #Complete Global Routing.
[06/02 22:31:11   5205s] #Total wire length = 232 um.
[06/02 22:31:11   5205s] #Total half perimeter of net bounding box = 295 um.
[06/02 22:31:11   5205s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:31:11   5205s] #Total wire length on LAYER M2 = 0 um.
[06/02 22:31:11   5205s] #Total wire length on LAYER C1 = 83 um.
[06/02 22:31:11   5205s] #Total wire length on LAYER C2 = 91 um.
[06/02 22:31:11   5205s] #Total wire length on LAYER C3 = 42 um.
[06/02 22:31:11   5205s] #Total wire length on LAYER C4 = 3 um.
[06/02 22:31:11   5205s] #Total wire length on LAYER C5 = 13 um.
[06/02 22:31:11   5205s] #Total wire length on LAYER JA = 0 um.
[06/02 22:31:11   5205s] #Total wire length on LAYER QA = 0 um.
[06/02 22:31:11   5205s] #Total wire length on LAYER QB = 0 um.
[06/02 22:31:11   5205s] #Total wire length on LAYER LB = 0 um.
[06/02 22:31:11   5205s] #Total number of vias = 321
[06/02 22:31:11   5205s] #Total number of multi-cut vias = 80 ( 24.9%)
[06/02 22:31:11   5205s] #Total number of single cut vias = 241 ( 75.1%)
[06/02 22:31:11   5205s] #Up-Via Summary (total 321):
[06/02 22:31:11   5205s] #                   single-cut          multi-cut      Total
[06/02 22:31:11   5205s] #-----------------------------------------------------------
[06/02 22:31:11   5205s] # M1                 4 ( 80.0%)         1 ( 20.0%)          5
[06/02 22:31:11   5205s] # M2               131 ( 89.1%)        16 ( 10.9%)        147
[06/02 22:31:11   5205s] # C1                88 ( 77.9%)        25 ( 22.1%)        113
[06/02 22:31:11   5205s] # C2                18 ( 40.0%)        27 ( 60.0%)         45
[06/02 22:31:11   5205s] # C3                 0 (  0.0%)         6 (100.0%)          6
[06/02 22:31:11   5205s] # C4                 0 (  0.0%)         5 (100.0%)          5
[06/02 22:31:11   5205s] #-----------------------------------------------------------
[06/02 22:31:11   5205s] #                  241 ( 75.1%)        80 ( 24.9%)        321 
[06/02 22:31:11   5205s] #
[06/02 22:31:11   5205s] ### update cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --1.23 [96]--
[06/02 22:31:11   5205s] ### report_overcon starts on Mon Jun  2 22:31:11 2025 with memory = 27947.58 (MB), peak = 30662.59 (MB)
[06/02 22:31:11   5205s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --0.99 [96]--
[06/02 22:31:11   5205s] ### report_overcon starts on Mon Jun  2 22:31:11 2025 with memory = 27947.58 (MB), peak = 30662.59 (MB)
[06/02 22:31:11   5205s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:11   5205s] #Max overcon = 1 tracks.
[06/02 22:31:11   5205s] #Total overcon = 0.29%.
[06/02 22:31:11   5205s] #Worst layer Gcell overcon rate = 0.00%.
[06/02 22:31:11   5205s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --0.96 [96]--
[06/02 22:31:11   5205s] ### route_end cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --1.26 [96]--
[06/02 22:31:11   5205s] ### global_route design signature (174): route=165388885 net_attr=1650764958
[06/02 22:31:11   5205s] #
[06/02 22:31:11   5205s] #Global routing statistics:
[06/02 22:31:11   5205s] #Cpu time = 00:00:02
[06/02 22:31:11   5205s] #Elapsed time = 00:00:01
[06/02 22:31:11   5205s] #Increased memory = 2.01 (MB)
[06/02 22:31:11   5205s] #Total memory = 27947.58 (MB)
[06/02 22:31:11   5205s] #Peak memory = 30662.59 (MB)
[06/02 22:31:11   5205s] #
[06/02 22:31:11   5205s] #Finished global routing on Mon Jun  2 22:31:11 2025
[06/02 22:31:11   5205s] #
[06/02 22:31:11   5205s] #
[06/02 22:31:11   5205s] ### Time Record (Global Routing) is uninstalled.
[06/02 22:31:11   5205s] ### Time Record (Data Preparation) is installed.
[06/02 22:31:11   5205s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:31:11   5205s] ### track-assign external-init starts on Mon Jun  2 22:31:11 2025 with memory = 27947.44 (MB), peak = 30662.59 (MB)
[06/02 22:31:11   5205s] ### Time Record (Track Assignment) is installed.
[06/02 22:31:11   5205s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:11   5205s] ### Time Record (Data Preparation) is installed.
[06/02 22:31:11   5205s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:11   5206s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:31:11   5206s] ### Time Record (Track Assignment) is uninstalled.
[06/02 22:31:11   5206s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --1.37 [96]--
[06/02 22:31:11   5206s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 27947.44 (MB), peak = 30662.59 (MB)
[06/02 22:31:11   5206s] ### track-assign engine-init starts on Mon Jun  2 22:31:11 2025 with memory = 27947.47 (MB), peak = 30662.59 (MB)
[06/02 22:31:11   5206s] ### Time Record (Track Assignment) is installed.
[06/02 22:31:11   5206s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:11   5206s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --1.40 [96]--
[06/02 22:31:11   5206s] ### track-assign core-engine starts on Mon Jun  2 22:31:11 2025 with memory = 27947.47 (MB), peak = 30662.59 (MB)
[06/02 22:31:11   5206s] #Start Track Assignment.
[06/02 22:31:11   5206s] #Done with 47 horizontal wires in 1 hboxes and 41 vertical wires in 1 hboxes.
[06/02 22:31:12   5206s] #Done with 12 horizontal wires in 1 hboxes and 14 vertical wires in 1 hboxes.
[06/02 22:31:12   5207s] #Complete Track Assignment.
[06/02 22:31:12   5207s] #Total wire length = 226 um.
[06/02 22:31:12   5207s] #Total half perimeter of net bounding box = 295 um.
[06/02 22:31:12   5207s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:31:12   5207s] #Total wire length on LAYER M2 = 0 um.
[06/02 22:31:12   5207s] #Total wire length on LAYER C1 = 80 um.
[06/02 22:31:12   5207s] #Total wire length on LAYER C2 = 89 um.
[06/02 22:31:12   5207s] #Total wire length on LAYER C3 = 41 um.
[06/02 22:31:12   5207s] #Total wire length on LAYER C4 = 3 um.
[06/02 22:31:12   5207s] #Total wire length on LAYER C5 = 13 um.
[06/02 22:31:12   5207s] #Total wire length on LAYER JA = 0 um.
[06/02 22:31:12   5207s] #Total wire length on LAYER QA = 0 um.
[06/02 22:31:12   5207s] #Total wire length on LAYER QB = 0 um.
[06/02 22:31:12   5207s] #Total wire length on LAYER LB = 0 um.
[06/02 22:31:12   5207s] #Total number of vias = 321
[06/02 22:31:12   5207s] #Total number of multi-cut vias = 80 ( 24.9%)
[06/02 22:31:12   5207s] #Total number of single cut vias = 241 ( 75.1%)
[06/02 22:31:12   5207s] #Up-Via Summary (total 321):
[06/02 22:31:12   5207s] #                   single-cut          multi-cut      Total
[06/02 22:31:12   5207s] #-----------------------------------------------------------
[06/02 22:31:12   5207s] # M1                 4 ( 80.0%)         1 ( 20.0%)          5
[06/02 22:31:12   5207s] # M2               131 ( 89.1%)        16 ( 10.9%)        147
[06/02 22:31:12   5207s] # C1                88 ( 77.9%)        25 ( 22.1%)        113
[06/02 22:31:12   5207s] # C2                18 ( 40.0%)        27 ( 60.0%)         45
[06/02 22:31:12   5207s] # C3                 0 (  0.0%)         6 (100.0%)          6
[06/02 22:31:12   5207s] # C4                 0 (  0.0%)         5 (100.0%)          5
[06/02 22:31:12   5207s] #-----------------------------------------------------------
[06/02 22:31:12   5207s] #                  241 ( 75.1%)        80 ( 24.9%)        321 
[06/02 22:31:12   5207s] #
[06/02 22:31:12   5207s] ### track_assign design signature (177): route=993282392
[06/02 22:31:12   5207s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:27.3 GB, peak:29.9 GB --1.42 [96]--
[06/02 22:31:12   5207s] ### Time Record (Track Assignment) is uninstalled.
[06/02 22:31:12   5207s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 27946.05 (MB), peak = 30662.59 (MB)
[06/02 22:31:12   5207s] #
[06/02 22:31:12   5207s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/02 22:31:12   5207s] #Cpu time = 00:00:07
[06/02 22:31:12   5207s] #Elapsed time = 00:00:05
[06/02 22:31:12   5207s] #Increased memory = 11.54 (MB)
[06/02 22:31:12   5207s] #Total memory = 27946.05 (MB)
[06/02 22:31:12   5207s] #Peak memory = 30662.59 (MB)
[06/02 22:31:12   5207s] #Using multithreading with 96 threads.
[06/02 22:31:12   5207s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:12   5207s] ### Time Record (Detail Routing) is installed.
[06/02 22:31:12   5207s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:12   5207s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:12   5207s] ### Time Record (Data Preparation) is installed.
[06/02 22:31:12   5207s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:12   5207s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:31:12   5207s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[06/02 22:31:13   5207s] #
[06/02 22:31:13   5207s] #Start Detail Routing..
[06/02 22:31:13   5207s] #start initial detail routing ...
[06/02 22:31:13   5207s] ### Design has 0 dirty nets, 315 dirty-areas)
[06/02 22:31:13   5208s] # ECO: 0.00% of the total area was rechecked for DRC, and 100.00% required routing.
[06/02 22:31:14   5209s] #   number of violations = 40
[06/02 22:31:14   5209s] #
[06/02 22:31:14   5209s] #  By Layer and Type:
[06/02 22:31:14   5209s] #
[06/02 22:31:14   5209s] #---------+-------+------+-------+------+-------+----+-------+-------+
[06/02 22:31:14   5209s] #  -      | MetSpc| Notch| MinStp| Color| C2MCon| Enc| Others| Totals|
[06/02 22:31:14   5209s] #---------+-------+------+-------+------+-------+----+-------+-------+
[06/02 22:31:14   5209s] #  M1     |      0|     0|      0|     0|      4|   1|      1|      6|
[06/02 22:31:14   5209s] #  M2     |      0|     4|      7|     7|      4|   6|      0|     28|
[06/02 22:31:14   5209s] #  C1     |      4|     0|      0|     0|      0|   0|      2|      6|
[06/02 22:31:14   5209s] #  Totals |      4|     4|      7|     7|      8|   7|      3|     40|
[06/02 22:31:14   5209s] #---------+-------+------+-------+------+-------+----+-------+-------+
[06/02 22:31:14   5209s] #
[06/02 22:31:14   5209s] #60 out of 212 instances (28.3%) need to be verified(marked ipoed), dirty area = 20.9%.
[06/02 22:31:14   5209s] #0.00% of the total area is being checked for drcs
[06/02 22:31:14   5209s] #0.0% of the total area was checked
[06/02 22:31:14   5209s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:14   5209s] #   number of violations = 40
[06/02 22:31:14   5209s] #
[06/02 22:31:14   5209s] #  By Layer and Type:
[06/02 22:31:14   5209s] #
[06/02 22:31:14   5209s] #---------+-------+------+-------+------+-------+----+-------+-------+
[06/02 22:31:14   5209s] #  -      | MetSpc| Notch| MinStp| Color| C2MCon| Enc| Others| Totals|
[06/02 22:31:14   5209s] #---------+-------+------+-------+------+-------+----+-------+-------+
[06/02 22:31:14   5209s] #  M1     |      0|     0|      0|     0|      4|   1|      1|      6|
[06/02 22:31:14   5209s] #  M2     |      0|     4|      7|     7|      4|   6|      0|     28|
[06/02 22:31:14   5209s] #  C1     |      4|     0|      0|     0|      0|   0|      2|      6|
[06/02 22:31:14   5209s] #  Totals |      4|     4|      7|     7|      8|   7|      3|     40|
[06/02 22:31:14   5209s] #---------+-------+------+-------+------+-------+----+-------+-------+
[06/02 22:31:14   5209s] #
[06/02 22:31:14   5209s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.86 (MB), peak = 30662.59 (MB)
[06/02 22:31:14   5209s] #start 1st optimization iteration ...
[06/02 22:31:15   5210s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:15   5210s] #   number of violations = 7
[06/02 22:31:15   5210s] #
[06/02 22:31:15   5210s] #  By Layer and Type:
[06/02 22:31:15   5210s] #
[06/02 22:31:15   5210s] #---------+------+----+-------+
[06/02 22:31:15   5210s] #  -      | Color| Enc| Totals|
[06/02 22:31:15   5210s] #---------+------+----+-------+
[06/02 22:31:15   5210s] #  M1     |     0|   3|      3|
[06/02 22:31:15   5210s] #  M2     |     1|   3|      4|
[06/02 22:31:15   5210s] #  Totals |     1|   6|      7|
[06/02 22:31:15   5210s] #---------+------+----+-------+
[06/02 22:31:15   5210s] #
[06/02 22:31:15   5210s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27947.74 (MB), peak = 30662.59 (MB)
[06/02 22:31:15   5210s] #start 2nd optimization iteration ...
[06/02 22:31:15   5211s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:15   5211s] #   number of violations = 7
[06/02 22:31:15   5211s] #
[06/02 22:31:15   5211s] #  By Layer and Type:
[06/02 22:31:15   5211s] #
[06/02 22:31:15   5211s] #---------+-------+----+-------+
[06/02 22:31:15   5211s] #  -      | C2MCvx| Enc| Totals|
[06/02 22:31:15   5211s] #---------+-------+----+-------+
[06/02 22:31:15   5211s] #  M1     |      0|   3|      3|
[06/02 22:31:15   5211s] #  M2     |      0|   3|      3|
[06/02 22:31:15   5211s] #  C1     |      1|   0|      1|
[06/02 22:31:15   5211s] #  Totals |      1|   6|      7|
[06/02 22:31:15   5211s] #---------+-------+----+-------+
[06/02 22:31:15   5211s] #
[06/02 22:31:15   5211s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27947.55 (MB), peak = 30662.59 (MB)
[06/02 22:31:15   5211s] #start 3rd optimization iteration ...
[06/02 22:31:16   5212s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:16   5212s] #   number of violations = 6
[06/02 22:31:16   5212s] #
[06/02 22:31:16   5212s] #  By Layer and Type:
[06/02 22:31:16   5212s] #
[06/02 22:31:16   5212s] #---------+----+-------+
[06/02 22:31:16   5212s] #  -      | Enc| Totals|
[06/02 22:31:16   5212s] #---------+----+-------+
[06/02 22:31:16   5212s] #  M1     |   3|      3|
[06/02 22:31:16   5212s] #  M2     |   3|      3|
[06/02 22:31:16   5212s] #  Totals |   6|      6|
[06/02 22:31:16   5212s] #---------+----+-------+
[06/02 22:31:16   5212s] #
[06/02 22:31:16   5212s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27947.43 (MB), peak = 30662.59 (MB)
[06/02 22:31:16   5212s] #start 4th optimization iteration ...
[06/02 22:31:17   5213s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:17   5213s] #   number of violations = 9
[06/02 22:31:17   5213s] #
[06/02 22:31:17   5213s] #  By Layer and Type:
[06/02 22:31:17   5213s] #
[06/02 22:31:17   5213s] #---------+-------+-------+----+-------+
[06/02 22:31:17   5213s] #  -      | EOLSpc| C2MCvx| Enc| Totals|
[06/02 22:31:17   5213s] #---------+-------+-------+----+-------+
[06/02 22:31:17   5213s] #  M1     |      0|      0|   3|      3|
[06/02 22:31:17   5213s] #  M2     |      0|      0|   3|      3|
[06/02 22:31:17   5213s] #  C1     |      0|      2|   0|      2|
[06/02 22:31:17   5213s] #  C2     |      1|      0|   0|      1|
[06/02 22:31:17   5213s] #  Totals |      1|      2|   6|      9|
[06/02 22:31:17   5213s] #---------+-------+-------+----+-------+
[06/02 22:31:17   5213s] #
[06/02 22:31:17   5213s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27947.21 (MB), peak = 30662.59 (MB)
[06/02 22:31:17   5213s] #start 5th optimization iteration ...
[06/02 22:31:18   5214s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:18   5214s] #   number of violations = 6
[06/02 22:31:18   5214s] #
[06/02 22:31:18   5214s] #  By Layer and Type:
[06/02 22:31:18   5214s] #
[06/02 22:31:18   5214s] #---------+----+-------+
[06/02 22:31:18   5214s] #  -      | Enc| Totals|
[06/02 22:31:18   5214s] #---------+----+-------+
[06/02 22:31:18   5214s] #  M1     |   3|      3|
[06/02 22:31:18   5214s] #  M2     |   3|      3|
[06/02 22:31:18   5214s] #  Totals |   6|      6|
[06/02 22:31:18   5214s] #---------+----+-------+
[06/02 22:31:18   5214s] #
[06/02 22:31:18   5214s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.88 (MB), peak = 30662.59 (MB)
[06/02 22:31:18   5214s] #start 6th optimization iteration ...
[06/02 22:31:18   5214s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:18   5214s] #   number of violations = 2
[06/02 22:31:18   5214s] #
[06/02 22:31:18   5214s] #  By Layer and Type:
[06/02 22:31:18   5214s] #
[06/02 22:31:18   5214s] #---------+----+-------+
[06/02 22:31:18   5214s] #  -      | Enc| Totals|
[06/02 22:31:18   5214s] #---------+----+-------+
[06/02 22:31:18   5214s] #  M1     |   1|      1|
[06/02 22:31:18   5214s] #  M2     |   1|      1|
[06/02 22:31:18   5214s] #  Totals |   2|      2|
[06/02 22:31:18   5214s] #---------+----+-------+
[06/02 22:31:18   5214s] #
[06/02 22:31:18   5214s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27947.15 (MB), peak = 30662.59 (MB)
[06/02 22:31:18   5214s] #start 7th optimization iteration ...
[06/02 22:31:19   5215s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:19   5215s] #   number of violations = 2
[06/02 22:31:19   5215s] #
[06/02 22:31:19   5215s] #  By Layer and Type:
[06/02 22:31:19   5215s] #
[06/02 22:31:19   5215s] #---------+----+-------+
[06/02 22:31:19   5215s] #  -      | Enc| Totals|
[06/02 22:31:19   5215s] #---------+----+-------+
[06/02 22:31:19   5215s] #  M1     |   1|      1|
[06/02 22:31:19   5215s] #  M2     |   1|      1|
[06/02 22:31:19   5215s] #  Totals |   2|      2|
[06/02 22:31:19   5215s] #---------+----+-------+
[06/02 22:31:19   5215s] #
[06/02 22:31:19   5215s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 27946.76 (MB), peak = 30662.59 (MB)
[06/02 22:31:19   5215s] #start 8th optimization iteration ...
[06/02 22:31:19   5216s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:19   5216s] #   number of violations = 2
[06/02 22:31:19   5216s] #
[06/02 22:31:19   5216s] #  By Layer and Type:
[06/02 22:31:19   5216s] #
[06/02 22:31:19   5216s] #---------+----+-------+
[06/02 22:31:19   5216s] #  -      | Enc| Totals|
[06/02 22:31:19   5216s] #---------+----+-------+
[06/02 22:31:19   5216s] #  M1     |   1|      1|
[06/02 22:31:19   5216s] #  M2     |   1|      1|
[06/02 22:31:19   5216s] #  Totals |   2|      2|
[06/02 22:31:19   5216s] #---------+----+-------+
[06/02 22:31:19   5216s] #
[06/02 22:31:19   5216s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 27946.55 (MB), peak = 30662.59 (MB)
[06/02 22:31:19   5216s] #start 9th optimization iteration ...
[06/02 22:31:20   5216s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:20   5216s] #   number of violations = 2
[06/02 22:31:20   5216s] #
[06/02 22:31:20   5216s] #  By Layer and Type:
[06/02 22:31:20   5216s] #
[06/02 22:31:20   5216s] #---------+----+-------+
[06/02 22:31:20   5216s] #  -      | Enc| Totals|
[06/02 22:31:20   5216s] #---------+----+-------+
[06/02 22:31:20   5216s] #  M1     |   1|      1|
[06/02 22:31:20   5216s] #  M2     |   1|      1|
[06/02 22:31:20   5216s] #  Totals |   2|      2|
[06/02 22:31:20   5216s] #---------+----+-------+
[06/02 22:31:20   5216s] #
[06/02 22:31:20   5216s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 27946.37 (MB), peak = 30662.59 (MB)
[06/02 22:31:20   5216s] #start 10th optimization iteration ...
[06/02 22:31:20   5217s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:20   5217s] #   number of violations = 2
[06/02 22:31:20   5217s] #
[06/02 22:31:20   5217s] #  By Layer and Type:
[06/02 22:31:20   5217s] #
[06/02 22:31:20   5217s] #---------+----+-------+
[06/02 22:31:20   5217s] #  -      | Enc| Totals|
[06/02 22:31:20   5217s] #---------+----+-------+
[06/02 22:31:20   5217s] #  M1     |   1|      1|
[06/02 22:31:20   5217s] #  M2     |   1|      1|
[06/02 22:31:20   5217s] #  Totals |   2|      2|
[06/02 22:31:20   5217s] #---------+----+-------+
[06/02 22:31:20   5217s] #
[06/02 22:31:20   5217s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.13 (MB), peak = 30662.59 (MB)
[06/02 22:31:20   5217s] #start 11th optimization iteration ...
[06/02 22:31:21   5218s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:21   5218s] #   number of violations = 2
[06/02 22:31:21   5218s] #
[06/02 22:31:21   5218s] #  By Layer and Type:
[06/02 22:31:21   5218s] #
[06/02 22:31:21   5218s] #---------+----+-------+
[06/02 22:31:21   5218s] #  -      | Enc| Totals|
[06/02 22:31:21   5218s] #---------+----+-------+
[06/02 22:31:21   5218s] #  M1     |   1|      1|
[06/02 22:31:21   5218s] #  M2     |   1|      1|
[06/02 22:31:21   5218s] #  Totals |   2|      2|
[06/02 22:31:21   5218s] #---------+----+-------+
[06/02 22:31:21   5218s] #
[06/02 22:31:21   5218s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.95 (MB), peak = 30662.59 (MB)
[06/02 22:31:21   5218s] #start 12th optimization iteration ...
[06/02 22:31:22   5219s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:22   5219s] #   number of violations = 2
[06/02 22:31:22   5219s] #
[06/02 22:31:22   5219s] #  By Layer and Type:
[06/02 22:31:22   5219s] #
[06/02 22:31:22   5219s] #---------+----+-------+
[06/02 22:31:22   5219s] #  -      | Enc| Totals|
[06/02 22:31:22   5219s] #---------+----+-------+
[06/02 22:31:22   5219s] #  M1     |   1|      1|
[06/02 22:31:22   5219s] #  M2     |   1|      1|
[06/02 22:31:22   5219s] #  Totals |   2|      2|
[06/02 22:31:22   5219s] #---------+----+-------+
[06/02 22:31:22   5219s] #
[06/02 22:31:22   5219s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.83 (MB), peak = 30662.59 (MB)
[06/02 22:31:22   5219s] #start 13th optimization iteration ...
[06/02 22:31:22   5219s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:22   5219s] #   number of violations = 2
[06/02 22:31:22   5219s] #
[06/02 22:31:22   5219s] #  By Layer and Type:
[06/02 22:31:22   5219s] #
[06/02 22:31:22   5219s] #---------+----+-------+
[06/02 22:31:22   5219s] #  -      | Enc| Totals|
[06/02 22:31:22   5219s] #---------+----+-------+
[06/02 22:31:22   5219s] #  M1     |   1|      1|
[06/02 22:31:22   5219s] #  M2     |   1|      1|
[06/02 22:31:22   5219s] #  Totals |   2|      2|
[06/02 22:31:22   5219s] #---------+----+-------+
[06/02 22:31:22   5219s] #
[06/02 22:31:22   5219s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 27945.75 (MB), peak = 30662.59 (MB)
[06/02 22:31:22   5219s] #start 14th optimization iteration ...
[06/02 22:31:23   5220s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:23   5220s] #   number of violations = 2
[06/02 22:31:23   5220s] #
[06/02 22:31:23   5220s] #  By Layer and Type:
[06/02 22:31:23   5220s] #
[06/02 22:31:23   5220s] #---------+----+-------+
[06/02 22:31:23   5220s] #  -      | Enc| Totals|
[06/02 22:31:23   5220s] #---------+----+-------+
[06/02 22:31:23   5220s] #  M1     |   1|      1|
[06/02 22:31:23   5220s] #  M2     |   1|      1|
[06/02 22:31:23   5220s] #  Totals |   2|      2|
[06/02 22:31:23   5220s] #---------+----+-------+
[06/02 22:31:23   5220s] #
[06/02 22:31:23   5220s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 27945.54 (MB), peak = 30662.59 (MB)
[06/02 22:31:23   5220s] #start 15th optimization iteration ...
[06/02 22:31:23   5220s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:23   5220s] #   number of violations = 2
[06/02 22:31:23   5220s] #
[06/02 22:31:23   5220s] #  By Layer and Type:
[06/02 22:31:23   5220s] #
[06/02 22:31:23   5220s] #---------+----+-------+
[06/02 22:31:23   5220s] #  -      | Enc| Totals|
[06/02 22:31:23   5220s] #---------+----+-------+
[06/02 22:31:23   5220s] #  M1     |   1|      1|
[06/02 22:31:23   5220s] #  M2     |   1|      1|
[06/02 22:31:23   5220s] #  Totals |   2|      2|
[06/02 22:31:23   5220s] #---------+----+-------+
[06/02 22:31:23   5220s] #
[06/02 22:31:23   5220s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.40 (MB), peak = 30662.59 (MB)
[06/02 22:31:23   5220s] #start 16th optimization iteration ...
[06/02 22:31:24   5221s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:24   5221s] #   number of violations = 2
[06/02 22:31:24   5221s] #
[06/02 22:31:24   5221s] #  By Layer and Type:
[06/02 22:31:24   5221s] #
[06/02 22:31:24   5221s] #---------+----+-------+
[06/02 22:31:24   5221s] #  -      | Enc| Totals|
[06/02 22:31:24   5221s] #---------+----+-------+
[06/02 22:31:24   5221s] #  M1     |   1|      1|
[06/02 22:31:24   5221s] #  M2     |   1|      1|
[06/02 22:31:24   5221s] #  Totals |   2|      2|
[06/02 22:31:24   5221s] #---------+----+-------+
[06/02 22:31:24   5221s] #
[06/02 22:31:24   5222s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.34 (MB), peak = 30662.59 (MB)
[06/02 22:31:24   5222s] #start 17th optimization iteration ...
[06/02 22:31:24   5222s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:24   5222s] #   number of violations = 2
[06/02 22:31:24   5222s] #
[06/02 22:31:24   5222s] #  By Layer and Type:
[06/02 22:31:24   5222s] #
[06/02 22:31:24   5222s] #---------+----+-------+
[06/02 22:31:24   5222s] #  -      | Enc| Totals|
[06/02 22:31:24   5222s] #---------+----+-------+
[06/02 22:31:24   5222s] #  M1     |   1|      1|
[06/02 22:31:24   5222s] #  M2     |   1|      1|
[06/02 22:31:24   5222s] #  Totals |   2|      2|
[06/02 22:31:24   5222s] #---------+----+-------+
[06/02 22:31:24   5222s] #
[06/02 22:31:24   5222s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.41 (MB), peak = 30662.59 (MB)
[06/02 22:31:24   5222s] #start 18th optimization iteration ...
[06/02 22:31:25   5223s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:25   5223s] #   number of violations = 2
[06/02 22:31:25   5223s] #
[06/02 22:31:25   5223s] #  By Layer and Type:
[06/02 22:31:25   5223s] #
[06/02 22:31:25   5223s] #---------+----+-------+
[06/02 22:31:25   5223s] #  -      | Enc| Totals|
[06/02 22:31:25   5223s] #---------+----+-------+
[06/02 22:31:25   5223s] #  M1     |   1|      1|
[06/02 22:31:25   5223s] #  M2     |   1|      1|
[06/02 22:31:25   5223s] #  Totals |   2|      2|
[06/02 22:31:25   5223s] #---------+----+-------+
[06/02 22:31:25   5223s] #
[06/02 22:31:25   5223s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.23 (MB), peak = 30662.59 (MB)
[06/02 22:31:25   5223s] #start 19th optimization iteration ...
[06/02 22:31:26   5224s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:26   5224s] #   number of violations = 2
[06/02 22:31:26   5224s] #
[06/02 22:31:26   5224s] #  By Layer and Type:
[06/02 22:31:26   5224s] #
[06/02 22:31:26   5224s] #---------+----+-------+
[06/02 22:31:26   5224s] #  -      | Enc| Totals|
[06/02 22:31:26   5224s] #---------+----+-------+
[06/02 22:31:26   5224s] #  M1     |   1|      1|
[06/02 22:31:26   5224s] #  M2     |   1|      1|
[06/02 22:31:26   5224s] #  Totals |   2|      2|
[06/02 22:31:26   5224s] #---------+----+-------+
[06/02 22:31:26   5224s] #
[06/02 22:31:26   5224s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 27945.21 (MB), peak = 30662.59 (MB)
[06/02 22:31:26   5224s] #start 20th optimization iteration ...
[06/02 22:31:26   5224s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:26   5224s] #   number of violations = 2
[06/02 22:31:26   5224s] #
[06/02 22:31:26   5224s] #  By Layer and Type:
[06/02 22:31:26   5224s] #
[06/02 22:31:26   5224s] #---------+----+-------+
[06/02 22:31:26   5224s] #  -      | Enc| Totals|
[06/02 22:31:26   5224s] #---------+----+-------+
[06/02 22:31:26   5224s] #  M1     |   1|      1|
[06/02 22:31:26   5224s] #  M2     |   1|      1|
[06/02 22:31:26   5224s] #  Totals |   2|      2|
[06/02 22:31:26   5224s] #---------+----+-------+
[06/02 22:31:26   5224s] #
[06/02 22:31:26   5224s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 27945.07 (MB), peak = 30662.59 (MB)
[06/02 22:31:26   5224s] #start 21th optimization iteration ...
[06/02 22:31:27   5225s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:27   5225s] #   number of violations = 2
[06/02 22:31:27   5225s] #
[06/02 22:31:27   5225s] #  By Layer and Type:
[06/02 22:31:27   5225s] #
[06/02 22:31:27   5225s] #---------+----+-------+
[06/02 22:31:27   5225s] #  -      | Enc| Totals|
[06/02 22:31:27   5225s] #---------+----+-------+
[06/02 22:31:27   5225s] #  M1     |   1|      1|
[06/02 22:31:27   5225s] #  M2     |   1|      1|
[06/02 22:31:27   5225s] #  Totals |   2|      2|
[06/02 22:31:27   5225s] #---------+----+-------+
[06/02 22:31:27   5225s] #
[06/02 22:31:27   5225s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 27945.15 (MB), peak = 30662.59 (MB)
[06/02 22:31:27   5225s] #start 22th optimization iteration ...
[06/02 22:31:27   5226s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:27   5226s] #   number of violations = 2
[06/02 22:31:27   5226s] #
[06/02 22:31:27   5226s] #  By Layer and Type:
[06/02 22:31:27   5226s] #
[06/02 22:31:27   5226s] #---------+----+-------+
[06/02 22:31:27   5226s] #  -      | Enc| Totals|
[06/02 22:31:27   5226s] #---------+----+-------+
[06/02 22:31:27   5226s] #  M1     |   1|      1|
[06/02 22:31:27   5226s] #  M2     |   1|      1|
[06/02 22:31:27   5226s] #  Totals |   2|      2|
[06/02 22:31:27   5226s] #---------+----+-------+
[06/02 22:31:27   5226s] #
[06/02 22:31:27   5226s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.41 (MB), peak = 30662.59 (MB)
[06/02 22:31:27   5226s] #start 23th optimization iteration ...
[06/02 22:31:28   5227s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:28   5227s] #   number of violations = 2
[06/02 22:31:28   5227s] #
[06/02 22:31:28   5227s] #  By Layer and Type:
[06/02 22:31:28   5227s] #
[06/02 22:31:28   5227s] #---------+----+-------+
[06/02 22:31:28   5227s] #  -      | Enc| Totals|
[06/02 22:31:28   5227s] #---------+----+-------+
[06/02 22:31:28   5227s] #  M1     |   1|      1|
[06/02 22:31:28   5227s] #  M2     |   1|      1|
[06/02 22:31:28   5227s] #  Totals |   2|      2|
[06/02 22:31:28   5227s] #---------+----+-------+
[06/02 22:31:28   5227s] #
[06/02 22:31:28   5227s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.59 (MB), peak = 30662.59 (MB)
[06/02 22:31:28   5227s] #start 24th optimization iteration ...
[06/02 22:31:28   5227s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:28   5227s] #   number of violations = 2
[06/02 22:31:28   5227s] #
[06/02 22:31:28   5227s] #  By Layer and Type:
[06/02 22:31:28   5227s] #
[06/02 22:31:28   5227s] #---------+----+-------+
[06/02 22:31:28   5227s] #  -      | Enc| Totals|
[06/02 22:31:28   5227s] #---------+----+-------+
[06/02 22:31:28   5227s] #  M1     |   1|      1|
[06/02 22:31:28   5227s] #  M2     |   1|      1|
[06/02 22:31:28   5227s] #  Totals |   2|      2|
[06/02 22:31:28   5227s] #---------+----+-------+
[06/02 22:31:28   5227s] #
[06/02 22:31:28   5227s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.78 (MB), peak = 30662.59 (MB)
[06/02 22:31:28   5227s] #start 25th optimization iteration ...
[06/02 22:31:29   5228s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:29   5228s] #   number of violations = 2
[06/02 22:31:29   5228s] #
[06/02 22:31:29   5228s] #  By Layer and Type:
[06/02 22:31:29   5228s] #
[06/02 22:31:29   5228s] #---------+----+-------+
[06/02 22:31:29   5228s] #  -      | Enc| Totals|
[06/02 22:31:29   5228s] #---------+----+-------+
[06/02 22:31:29   5228s] #  M1     |   1|      1|
[06/02 22:31:29   5228s] #  M2     |   1|      1|
[06/02 22:31:29   5228s] #  Totals |   2|      2|
[06/02 22:31:29   5228s] #---------+----+-------+
[06/02 22:31:29   5228s] #
[06/02 22:31:29   5228s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.51 (MB), peak = 30662.59 (MB)
[06/02 22:31:29   5228s] #start 26th optimization iteration ...
[06/02 22:31:30   5229s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:30   5229s] #   number of violations = 2
[06/02 22:31:30   5229s] #
[06/02 22:31:30   5229s] #  By Layer and Type:
[06/02 22:31:30   5229s] #
[06/02 22:31:30   5229s] #---------+----+-------+
[06/02 22:31:30   5229s] #  -      | Enc| Totals|
[06/02 22:31:30   5229s] #---------+----+-------+
[06/02 22:31:30   5229s] #  M1     |   1|      1|
[06/02 22:31:30   5229s] #  M2     |   1|      1|
[06/02 22:31:30   5229s] #  Totals |   2|      2|
[06/02 22:31:30   5229s] #---------+----+-------+
[06/02 22:31:30   5229s] #
[06/02 22:31:30   5229s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.40 (MB), peak = 30662.59 (MB)
[06/02 22:31:30   5229s] #start 27th optimization iteration ...
[06/02 22:31:30   5229s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:30   5229s] #   number of violations = 2
[06/02 22:31:30   5229s] #
[06/02 22:31:30   5229s] #  By Layer and Type:
[06/02 22:31:30   5229s] #
[06/02 22:31:30   5229s] #---------+----+-------+
[06/02 22:31:30   5229s] #  -      | Enc| Totals|
[06/02 22:31:30   5229s] #---------+----+-------+
[06/02 22:31:30   5229s] #  M1     |   1|      1|
[06/02 22:31:30   5229s] #  M2     |   1|      1|
[06/02 22:31:30   5229s] #  Totals |   2|      2|
[06/02 22:31:30   5229s] #---------+----+-------+
[06/02 22:31:30   5229s] #
[06/02 22:31:30   5229s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.62 (MB), peak = 30662.59 (MB)
[06/02 22:31:30   5229s] #start 28th optimization iteration ...
[06/02 22:31:31   5230s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:31   5230s] #   number of violations = 2
[06/02 22:31:31   5230s] #
[06/02 22:31:31   5230s] #  By Layer and Type:
[06/02 22:31:31   5230s] #
[06/02 22:31:31   5230s] #---------+----+-------+
[06/02 22:31:31   5230s] #  -      | Enc| Totals|
[06/02 22:31:31   5230s] #---------+----+-------+
[06/02 22:31:31   5230s] #  M1     |   1|      1|
[06/02 22:31:31   5230s] #  M2     |   1|      1|
[06/02 22:31:31   5230s] #  Totals |   2|      2|
[06/02 22:31:31   5230s] #---------+----+-------+
[06/02 22:31:31   5230s] #
[06/02 22:31:31   5230s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.68 (MB), peak = 30662.59 (MB)
[06/02 22:31:31   5230s] #start 29th optimization iteration ...
[06/02 22:31:32   5231s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:32   5231s] #   number of violations = 2
[06/02 22:31:32   5231s] #
[06/02 22:31:32   5231s] #  By Layer and Type:
[06/02 22:31:32   5231s] #
[06/02 22:31:32   5231s] #---------+----+-------+
[06/02 22:31:32   5231s] #  -      | Enc| Totals|
[06/02 22:31:32   5231s] #---------+----+-------+
[06/02 22:31:32   5231s] #  M1     |   1|      1|
[06/02 22:31:32   5231s] #  M2     |   1|      1|
[06/02 22:31:32   5231s] #  Totals |   2|      2|
[06/02 22:31:32   5231s] #---------+----+-------+
[06/02 22:31:32   5231s] #
[06/02 22:31:32   5231s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.72 (MB), peak = 30662.59 (MB)
[06/02 22:31:32   5231s] #start 30th optimization iteration ...
[06/02 22:31:32   5232s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:32   5232s] #   number of violations = 2
[06/02 22:31:32   5232s] #
[06/02 22:31:32   5232s] #  By Layer and Type:
[06/02 22:31:32   5232s] #
[06/02 22:31:32   5232s] #---------+----+-------+
[06/02 22:31:32   5232s] #  -      | Enc| Totals|
[06/02 22:31:32   5232s] #---------+----+-------+
[06/02 22:31:32   5232s] #  M1     |   1|      1|
[06/02 22:31:32   5232s] #  M2     |   1|      1|
[06/02 22:31:32   5232s] #  Totals |   2|      2|
[06/02 22:31:32   5232s] #---------+----+-------+
[06/02 22:31:32   5232s] #
[06/02 22:31:32   5232s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.75 (MB), peak = 30662.59 (MB)
[06/02 22:31:32   5232s] #start 31th optimization iteration ...
[06/02 22:31:33   5233s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:33   5233s] #   number of violations = 2
[06/02 22:31:33   5233s] #
[06/02 22:31:33   5233s] #  By Layer and Type:
[06/02 22:31:33   5233s] #
[06/02 22:31:33   5233s] #---------+----+-------+
[06/02 22:31:33   5233s] #  -      | Enc| Totals|
[06/02 22:31:33   5233s] #---------+----+-------+
[06/02 22:31:33   5233s] #  M1     |   1|      1|
[06/02 22:31:33   5233s] #  M2     |   1|      1|
[06/02 22:31:33   5233s] #  Totals |   2|      2|
[06/02 22:31:33   5233s] #---------+----+-------+
[06/02 22:31:33   5233s] #
[06/02 22:31:33   5233s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.81 (MB), peak = 30662.59 (MB)
[06/02 22:31:33   5233s] #start 32th optimization iteration ...
[06/02 22:31:34   5234s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:34   5234s] #   number of violations = 2
[06/02 22:31:34   5234s] #
[06/02 22:31:34   5234s] #  By Layer and Type:
[06/02 22:31:34   5234s] #
[06/02 22:31:34   5234s] #---------+----+-------+
[06/02 22:31:34   5234s] #  -      | Enc| Totals|
[06/02 22:31:34   5234s] #---------+----+-------+
[06/02 22:31:34   5234s] #  M1     |   1|      1|
[06/02 22:31:34   5234s] #  M2     |   1|      1|
[06/02 22:31:34   5234s] #  Totals |   2|      2|
[06/02 22:31:34   5234s] #---------+----+-------+
[06/02 22:31:34   5234s] #
[06/02 22:31:34   5234s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.87 (MB), peak = 30662.59 (MB)
[06/02 22:31:34   5234s] #start 33th optimization iteration ...
[06/02 22:31:35   5234s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:35   5234s] #   number of violations = 2
[06/02 22:31:35   5234s] #
[06/02 22:31:35   5234s] #  By Layer and Type:
[06/02 22:31:35   5234s] #
[06/02 22:31:35   5234s] #---------+----+-------+
[06/02 22:31:35   5234s] #  -      | Enc| Totals|
[06/02 22:31:35   5234s] #---------+----+-------+
[06/02 22:31:35   5234s] #  M1     |   1|      1|
[06/02 22:31:35   5234s] #  M2     |   1|      1|
[06/02 22:31:35   5234s] #  Totals |   2|      2|
[06/02 22:31:35   5234s] #---------+----+-------+
[06/02 22:31:35   5234s] #
[06/02 22:31:35   5234s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.02 (MB), peak = 30662.59 (MB)
[06/02 22:31:35   5234s] #start 34th optimization iteration ...
[06/02 22:31:35   5235s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:35   5235s] #   number of violations = 2
[06/02 22:31:35   5235s] #
[06/02 22:31:35   5235s] #  By Layer and Type:
[06/02 22:31:35   5235s] #
[06/02 22:31:35   5235s] #---------+----+-------+
[06/02 22:31:35   5235s] #  -      | Enc| Totals|
[06/02 22:31:35   5235s] #---------+----+-------+
[06/02 22:31:35   5235s] #  M1     |   1|      1|
[06/02 22:31:35   5235s] #  M2     |   1|      1|
[06/02 22:31:35   5235s] #  Totals |   2|      2|
[06/02 22:31:35   5235s] #---------+----+-------+
[06/02 22:31:35   5235s] #
[06/02 22:31:35   5235s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.97 (MB), peak = 30662.59 (MB)
[06/02 22:31:35   5235s] #start 35th optimization iteration ...
[06/02 22:31:36   5236s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:36   5236s] #   number of violations = 2
[06/02 22:31:36   5236s] #
[06/02 22:31:36   5236s] #  By Layer and Type:
[06/02 22:31:36   5236s] #
[06/02 22:31:36   5236s] #---------+----+-------+
[06/02 22:31:36   5236s] #  -      | Enc| Totals|
[06/02 22:31:36   5236s] #---------+----+-------+
[06/02 22:31:36   5236s] #  M1     |   1|      1|
[06/02 22:31:36   5236s] #  M2     |   1|      1|
[06/02 22:31:36   5236s] #  Totals |   2|      2|
[06/02 22:31:36   5236s] #---------+----+-------+
[06/02 22:31:36   5236s] #
[06/02 22:31:36   5236s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.86 (MB), peak = 30662.59 (MB)
[06/02 22:31:36   5236s] #start 36th optimization iteration ...
[06/02 22:31:37   5237s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:37   5237s] #   number of violations = 2
[06/02 22:31:37   5237s] #
[06/02 22:31:37   5237s] #  By Layer and Type:
[06/02 22:31:37   5237s] #
[06/02 22:31:37   5237s] #---------+----+-------+
[06/02 22:31:37   5237s] #  -      | Enc| Totals|
[06/02 22:31:37   5237s] #---------+----+-------+
[06/02 22:31:37   5237s] #  M1     |   1|      1|
[06/02 22:31:37   5237s] #  M2     |   1|      1|
[06/02 22:31:37   5237s] #  Totals |   2|      2|
[06/02 22:31:37   5237s] #---------+----+-------+
[06/02 22:31:37   5237s] #
[06/02 22:31:37   5237s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27945.98 (MB), peak = 30662.59 (MB)
[06/02 22:31:37   5237s] #start 37th optimization iteration ...
[06/02 22:31:37   5238s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:37   5238s] #   number of violations = 2
[06/02 22:31:37   5238s] #
[06/02 22:31:37   5238s] #  By Layer and Type:
[06/02 22:31:37   5238s] #
[06/02 22:31:37   5238s] #---------+----+-------+
[06/02 22:31:37   5238s] #  -      | Enc| Totals|
[06/02 22:31:37   5238s] #---------+----+-------+
[06/02 22:31:37   5238s] #  M1     |   1|      1|
[06/02 22:31:37   5238s] #  M2     |   1|      1|
[06/02 22:31:37   5238s] #  Totals |   2|      2|
[06/02 22:31:37   5238s] #---------+----+-------+
[06/02 22:31:37   5238s] #
[06/02 22:31:37   5238s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.02 (MB), peak = 30662.59 (MB)
[06/02 22:31:37   5238s] #start 38th optimization iteration ...
[06/02 22:31:38   5239s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:38   5239s] #   number of violations = 2
[06/02 22:31:38   5239s] #
[06/02 22:31:38   5239s] #  By Layer and Type:
[06/02 22:31:38   5239s] #
[06/02 22:31:38   5239s] #---------+----+-------+
[06/02 22:31:38   5239s] #  -      | Enc| Totals|
[06/02 22:31:38   5239s] #---------+----+-------+
[06/02 22:31:38   5239s] #  M1     |   1|      1|
[06/02 22:31:38   5239s] #  M2     |   1|      1|
[06/02 22:31:38   5239s] #  Totals |   2|      2|
[06/02 22:31:38   5239s] #---------+----+-------+
[06/02 22:31:38   5239s] #
[06/02 22:31:38   5239s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.14 (MB), peak = 30662.59 (MB)
[06/02 22:31:38   5239s] #start 39th optimization iteration ...
[06/02 22:31:39   5240s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:39   5240s] #   number of violations = 2
[06/02 22:31:39   5240s] #
[06/02 22:31:39   5240s] #  By Layer and Type:
[06/02 22:31:39   5240s] #
[06/02 22:31:39   5240s] #---------+----+-------+
[06/02 22:31:39   5240s] #  -      | Enc| Totals|
[06/02 22:31:39   5240s] #---------+----+-------+
[06/02 22:31:39   5240s] #  M1     |   1|      1|
[06/02 22:31:39   5240s] #  M2     |   1|      1|
[06/02 22:31:39   5240s] #  Totals |   2|      2|
[06/02 22:31:39   5240s] #---------+----+-------+
[06/02 22:31:39   5240s] #
[06/02 22:31:39   5240s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.27 (MB), peak = 30662.59 (MB)
[06/02 22:31:39   5240s] #start 40th optimization iteration ...
[06/02 22:31:40   5240s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:40   5240s] #   number of violations = 2
[06/02 22:31:40   5240s] #
[06/02 22:31:40   5240s] #  By Layer and Type:
[06/02 22:31:40   5240s] #
[06/02 22:31:40   5240s] #---------+----+-------+
[06/02 22:31:40   5240s] #  -      | Enc| Totals|
[06/02 22:31:40   5240s] #---------+----+-------+
[06/02 22:31:40   5240s] #  M1     |   1|      1|
[06/02 22:31:40   5240s] #  M2     |   1|      1|
[06/02 22:31:40   5240s] #  Totals |   2|      2|
[06/02 22:31:40   5240s] #---------+----+-------+
[06/02 22:31:40   5240s] #
[06/02 22:31:40   5240s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.08 (MB), peak = 30662.59 (MB)
[06/02 22:31:40   5240s] #start 41th optimization iteration ...
[06/02 22:31:40   5241s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:40   5241s] #   number of violations = 2
[06/02 22:31:40   5241s] #
[06/02 22:31:40   5241s] #  By Layer and Type:
[06/02 22:31:40   5241s] #
[06/02 22:31:40   5241s] #---------+----+-------+
[06/02 22:31:40   5241s] #  -      | Enc| Totals|
[06/02 22:31:40   5241s] #---------+----+-------+
[06/02 22:31:40   5241s] #  M1     |   1|      1|
[06/02 22:31:40   5241s] #  M2     |   1|      1|
[06/02 22:31:40   5241s] #  Totals |   2|      2|
[06/02 22:31:40   5241s] #---------+----+-------+
[06/02 22:31:40   5241s] #
[06/02 22:31:40   5241s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.25 (MB), peak = 30662.59 (MB)
[06/02 22:31:40   5241s] #start 42th optimization iteration ...
[06/02 22:31:41   5242s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:41   5242s] #   number of violations = 2
[06/02 22:31:41   5242s] #
[06/02 22:31:41   5242s] #  By Layer and Type:
[06/02 22:31:41   5242s] #
[06/02 22:31:41   5242s] #---------+----+-------+
[06/02 22:31:41   5242s] #  -      | Enc| Totals|
[06/02 22:31:41   5242s] #---------+----+-------+
[06/02 22:31:41   5242s] #  M1     |   1|      1|
[06/02 22:31:41   5242s] #  M2     |   1|      1|
[06/02 22:31:41   5242s] #  Totals |   2|      2|
[06/02 22:31:41   5242s] #---------+----+-------+
[06/02 22:31:41   5242s] #
[06/02 22:31:41   5242s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.37 (MB), peak = 30662.59 (MB)
[06/02 22:31:41   5242s] #start 43th optimization iteration ...
[06/02 22:31:42   5243s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:42   5243s] #   number of violations = 2
[06/02 22:31:42   5243s] #
[06/02 22:31:42   5243s] #  By Layer and Type:
[06/02 22:31:42   5243s] #
[06/02 22:31:42   5243s] #---------+----+-------+
[06/02 22:31:42   5243s] #  -      | Enc| Totals|
[06/02 22:31:42   5243s] #---------+----+-------+
[06/02 22:31:42   5243s] #  M1     |   1|      1|
[06/02 22:31:42   5243s] #  M2     |   1|      1|
[06/02 22:31:42   5243s] #  Totals |   2|      2|
[06/02 22:31:42   5243s] #---------+----+-------+
[06/02 22:31:42   5243s] #
[06/02 22:31:42   5243s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.39 (MB), peak = 30662.59 (MB)
[06/02 22:31:42   5243s] #start 44th optimization iteration ...
[06/02 22:31:42   5244s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:42   5244s] #   number of violations = 2
[06/02 22:31:42   5244s] #
[06/02 22:31:42   5244s] #  By Layer and Type:
[06/02 22:31:42   5244s] #
[06/02 22:31:42   5244s] #---------+----+-------+
[06/02 22:31:42   5244s] #  -      | Enc| Totals|
[06/02 22:31:42   5244s] #---------+----+-------+
[06/02 22:31:42   5244s] #  M1     |   1|      1|
[06/02 22:31:42   5244s] #  M2     |   1|      1|
[06/02 22:31:42   5244s] #  Totals |   2|      2|
[06/02 22:31:42   5244s] #---------+----+-------+
[06/02 22:31:42   5244s] #
[06/02 22:31:43   5244s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.27 (MB), peak = 30662.59 (MB)
[06/02 22:31:43   5244s] #start 45th optimization iteration ...
[06/02 22:31:43   5245s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:43   5245s] #   number of violations = 2
[06/02 22:31:43   5245s] #
[06/02 22:31:43   5245s] #  By Layer and Type:
[06/02 22:31:43   5245s] #
[06/02 22:31:43   5245s] #---------+----+-------+
[06/02 22:31:43   5245s] #  -      | Enc| Totals|
[06/02 22:31:43   5245s] #---------+----+-------+
[06/02 22:31:43   5245s] #  M1     |   1|      1|
[06/02 22:31:43   5245s] #  M2     |   1|      1|
[06/02 22:31:43   5245s] #  Totals |   2|      2|
[06/02 22:31:43   5245s] #---------+----+-------+
[06/02 22:31:43   5245s] #
[06/02 22:31:43   5245s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.28 (MB), peak = 30662.59 (MB)
[06/02 22:31:43   5245s] #start 46th optimization iteration ...
[06/02 22:31:44   5246s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:44   5246s] #   number of violations = 2
[06/02 22:31:44   5246s] #
[06/02 22:31:44   5246s] #  By Layer and Type:
[06/02 22:31:44   5246s] #
[06/02 22:31:44   5246s] #---------+----+-------+
[06/02 22:31:44   5246s] #  -      | Enc| Totals|
[06/02 22:31:44   5246s] #---------+----+-------+
[06/02 22:31:44   5246s] #  M1     |   1|      1|
[06/02 22:31:44   5246s] #  M2     |   1|      1|
[06/02 22:31:44   5246s] #  Totals |   2|      2|
[06/02 22:31:44   5246s] #---------+----+-------+
[06/02 22:31:44   5246s] #
[06/02 22:31:44   5246s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.43 (MB), peak = 30662.59 (MB)
[06/02 22:31:44   5246s] #start 47th optimization iteration ...
[06/02 22:31:45   5246s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:45   5246s] #   number of violations = 2
[06/02 22:31:45   5246s] #
[06/02 22:31:45   5246s] #  By Layer and Type:
[06/02 22:31:45   5246s] #
[06/02 22:31:45   5246s] #---------+----+-------+
[06/02 22:31:45   5246s] #  -      | Enc| Totals|
[06/02 22:31:45   5246s] #---------+----+-------+
[06/02 22:31:45   5246s] #  M1     |   1|      1|
[06/02 22:31:45   5246s] #  M2     |   1|      1|
[06/02 22:31:45   5246s] #  Totals |   2|      2|
[06/02 22:31:45   5246s] #---------+----+-------+
[06/02 22:31:45   5246s] #
[06/02 22:31:45   5246s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.46 (MB), peak = 30662.59 (MB)
[06/02 22:31:45   5246s] #start 48th optimization iteration ...
[06/02 22:31:45   5247s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:45   5247s] #   number of violations = 2
[06/02 22:31:45   5247s] #
[06/02 22:31:45   5247s] #  By Layer and Type:
[06/02 22:31:45   5247s] #
[06/02 22:31:45   5247s] #---------+----+-------+
[06/02 22:31:45   5247s] #  -      | Enc| Totals|
[06/02 22:31:45   5247s] #---------+----+-------+
[06/02 22:31:45   5247s] #  M1     |   1|      1|
[06/02 22:31:45   5247s] #  M2     |   1|      1|
[06/02 22:31:45   5247s] #  Totals |   2|      2|
[06/02 22:31:45   5247s] #---------+----+-------+
[06/02 22:31:45   5247s] #
[06/02 22:31:45   5247s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.49 (MB), peak = 30662.59 (MB)
[06/02 22:31:45   5247s] #start 49th optimization iteration ...
[06/02 22:31:46   5248s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:46   5248s] #   number of violations = 2
[06/02 22:31:46   5248s] #
[06/02 22:31:46   5248s] #  By Layer and Type:
[06/02 22:31:46   5248s] #
[06/02 22:31:46   5248s] #---------+----+-------+
[06/02 22:31:46   5248s] #  -      | Enc| Totals|
[06/02 22:31:46   5248s] #---------+----+-------+
[06/02 22:31:46   5248s] #  M1     |   1|      1|
[06/02 22:31:46   5248s] #  M2     |   1|      1|
[06/02 22:31:46   5248s] #  Totals |   2|      2|
[06/02 22:31:46   5248s] #---------+----+-------+
[06/02 22:31:46   5248s] #
[06/02 22:31:46   5248s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.51 (MB), peak = 30662.59 (MB)
[06/02 22:31:46   5248s] #start 50th optimization iteration ...
[06/02 22:31:47   5249s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:47   5249s] #   number of violations = 2
[06/02 22:31:47   5249s] #
[06/02 22:31:47   5249s] #  By Layer and Type:
[06/02 22:31:47   5249s] #
[06/02 22:31:47   5249s] #---------+----+-------+
[06/02 22:31:47   5249s] #  -      | Enc| Totals|
[06/02 22:31:47   5249s] #---------+----+-------+
[06/02 22:31:47   5249s] #  M1     |   1|      1|
[06/02 22:31:47   5249s] #  M2     |   1|      1|
[06/02 22:31:47   5249s] #  Totals |   2|      2|
[06/02 22:31:47   5249s] #---------+----+-------+
[06/02 22:31:47   5249s] #
[06/02 22:31:47   5249s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.82 (MB), peak = 30662.59 (MB)
[06/02 22:31:47   5249s] #Complete Detail Routing.
[06/02 22:31:47   5249s] #Total wire length = 242 um.
[06/02 22:31:47   5249s] #Total half perimeter of net bounding box = 295 um.
[06/02 22:31:47   5249s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:31:47   5249s] #Total wire length on LAYER M2 = 0 um.
[06/02 22:31:47   5249s] #Total wire length on LAYER C1 = 68 um.
[06/02 22:31:47   5249s] #Total wire length on LAYER C2 = 80 um.
[06/02 22:31:47   5249s] #Total wire length on LAYER C3 = 76 um.
[06/02 22:31:47   5249s] #Total wire length on LAYER C4 = 7 um.
[06/02 22:31:47   5249s] #Total wire length on LAYER C5 = 12 um.
[06/02 22:31:47   5249s] #Total wire length on LAYER JA = 0 um.
[06/02 22:31:47   5249s] #Total wire length on LAYER QA = 0 um.
[06/02 22:31:47   5249s] #Total wire length on LAYER QB = 0 um.
[06/02 22:31:47   5249s] #Total wire length on LAYER LB = 0 um.
[06/02 22:31:47   5249s] #Total number of vias = 399
[06/02 22:31:47   5249s] #Total number of multi-cut vias = 174 ( 43.6%)
[06/02 22:31:47   5249s] #Total number of single cut vias = 225 ( 56.4%)
[06/02 22:31:47   5249s] #Up-Via Summary (total 399):
[06/02 22:31:47   5249s] #                   single-cut          multi-cut      Total
[06/02 22:31:47   5249s] #-----------------------------------------------------------
[06/02 22:31:47   5249s] # M1                 5 (100.0%)         0 (  0.0%)          5
[06/02 22:31:47   5249s] # M2               102 ( 64.2%)        57 ( 35.8%)        159
[06/02 22:31:47   5249s] # C1                68 ( 46.9%)        77 ( 53.1%)        145
[06/02 22:31:47   5249s] # C2                39 ( 54.9%)        32 ( 45.1%)         71
[06/02 22:31:47   5249s] # C3                 9 ( 64.3%)         5 ( 35.7%)         14
[06/02 22:31:47   5249s] # C4                 2 ( 40.0%)         3 ( 60.0%)          5
[06/02 22:31:47   5249s] #-----------------------------------------------------------
[06/02 22:31:47   5249s] #                  225 ( 56.4%)       174 ( 43.6%)        399 
[06/02 22:31:47   5249s] #
[06/02 22:31:47   5249s] #Total number of DRC violations = 2
[06/02 22:31:47   5249s] ### Time Record (Detail Routing) is uninstalled.
[06/02 22:31:47   5249s] #Cpu time = 00:00:43
[06/02 22:31:47   5249s] #Elapsed time = 00:00:35
[06/02 22:31:47   5249s] #Increased memory = -0.95 (MB)
[06/02 22:31:47   5249s] #Total memory = 27945.10 (MB)
[06/02 22:31:47   5249s] #Peak memory = 30662.59 (MB)
[06/02 22:31:47   5249s] ### Time Record (Antenna Fixing) is installed.
[06/02 22:31:47   5249s] #
[06/02 22:31:47   5249s] #start routing for process antenna violation fix ...
[06/02 22:31:47   5249s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:47   5250s] ### Time Record (Data Preparation) is installed.
[06/02 22:31:48   5250s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:48   5250s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:31:48   5250s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[06/02 22:31:48   5250s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[06/02 22:31:48   5250s] #To increase the message display limit, refer to the product command reference manual.
[06/02 22:31:48   5251s] #
[06/02 22:31:48   5251s] #  By Layer and Type:
[06/02 22:31:48   5251s] #
[06/02 22:31:48   5251s] #---------+----+-------+
[06/02 22:31:48   5251s] #  -      | Enc| Totals|
[06/02 22:31:48   5251s] #---------+----+-------+
[06/02 22:31:48   5251s] #  M1     |   1|      1|
[06/02 22:31:48   5251s] #  M2     |   1|      1|
[06/02 22:31:48   5251s] #  Totals |   2|      2|
[06/02 22:31:48   5251s] #---------+----+-------+
[06/02 22:31:48   5251s] #
[06/02 22:31:48   5251s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 27946.19 (MB), peak = 30662.59 (MB)
[06/02 22:31:48   5251s] #
[06/02 22:31:48   5251s] #Total wire length = 242 um.
[06/02 22:31:48   5251s] #Total half perimeter of net bounding box = 295 um.
[06/02 22:31:48   5251s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:31:48   5251s] #Total wire length on LAYER M2 = 0 um.
[06/02 22:31:48   5251s] #Total wire length on LAYER C1 = 68 um.
[06/02 22:31:48   5251s] #Total wire length on LAYER C2 = 80 um.
[06/02 22:31:48   5251s] #Total wire length on LAYER C3 = 76 um.
[06/02 22:31:48   5251s] #Total wire length on LAYER C4 = 7 um.
[06/02 22:31:48   5251s] #Total wire length on LAYER C5 = 12 um.
[06/02 22:31:48   5251s] #Total wire length on LAYER JA = 0 um.
[06/02 22:31:48   5251s] #Total wire length on LAYER QA = 0 um.
[06/02 22:31:48   5251s] #Total wire length on LAYER QB = 0 um.
[06/02 22:31:48   5251s] #Total wire length on LAYER LB = 0 um.
[06/02 22:31:48   5251s] #Total number of vias = 399
[06/02 22:31:48   5251s] #Total number of multi-cut vias = 174 ( 43.6%)
[06/02 22:31:48   5251s] #Total number of single cut vias = 225 ( 56.4%)
[06/02 22:31:48   5251s] #Up-Via Summary (total 399):
[06/02 22:31:48   5251s] #                   single-cut          multi-cut      Total
[06/02 22:31:48   5251s] #-----------------------------------------------------------
[06/02 22:31:48   5251s] # M1                 5 (100.0%)         0 (  0.0%)          5
[06/02 22:31:48   5251s] # M2               102 ( 64.2%)        57 ( 35.8%)        159
[06/02 22:31:48   5251s] # C1                68 ( 46.9%)        77 ( 53.1%)        145
[06/02 22:31:48   5251s] # C2                39 ( 54.9%)        32 ( 45.1%)         71
[06/02 22:31:48   5251s] # C3                 9 ( 64.3%)         5 ( 35.7%)         14
[06/02 22:31:48   5251s] # C4                 2 ( 40.0%)         3 ( 60.0%)          5
[06/02 22:31:48   5251s] #-----------------------------------------------------------
[06/02 22:31:48   5251s] #                  225 ( 56.4%)       174 ( 43.6%)        399 
[06/02 22:31:48   5251s] #
[06/02 22:31:48   5251s] #Total number of DRC violations = 2
[06/02 22:31:48   5251s] #Total number of process antenna violations = 0
[06/02 22:31:48   5251s] #Total number of net violated process antenna rule = 0
[06/02 22:31:48   5251s] #
[06/02 22:31:48   5251s] #
[06/02 22:31:48   5251s] #Total wire length = 242 um.
[06/02 22:31:48   5251s] #Total half perimeter of net bounding box = 295 um.
[06/02 22:31:48   5251s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:31:48   5251s] #Total wire length on LAYER M2 = 0 um.
[06/02 22:31:48   5251s] #Total wire length on LAYER C1 = 68 um.
[06/02 22:31:48   5251s] #Total wire length on LAYER C2 = 80 um.
[06/02 22:31:48   5251s] #Total wire length on LAYER C3 = 76 um.
[06/02 22:31:48   5251s] #Total wire length on LAYER C4 = 7 um.
[06/02 22:31:48   5251s] #Total wire length on LAYER C5 = 12 um.
[06/02 22:31:48   5251s] #Total wire length on LAYER JA = 0 um.
[06/02 22:31:48   5251s] #Total wire length on LAYER QA = 0 um.
[06/02 22:31:48   5251s] #Total wire length on LAYER QB = 0 um.
[06/02 22:31:48   5251s] #Total wire length on LAYER LB = 0 um.
[06/02 22:31:48   5251s] #Total number of vias = 399
[06/02 22:31:48   5251s] #Total number of multi-cut vias = 174 ( 43.6%)
[06/02 22:31:48   5251s] #Total number of single cut vias = 225 ( 56.4%)
[06/02 22:31:48   5251s] #Up-Via Summary (total 399):
[06/02 22:31:48   5251s] #                   single-cut          multi-cut      Total
[06/02 22:31:48   5251s] #-----------------------------------------------------------
[06/02 22:31:48   5251s] # M1                 5 (100.0%)         0 (  0.0%)          5
[06/02 22:31:48   5251s] # M2               102 ( 64.2%)        57 ( 35.8%)        159
[06/02 22:31:48   5251s] # C1                68 ( 46.9%)        77 ( 53.1%)        145
[06/02 22:31:48   5251s] # C2                39 ( 54.9%)        32 ( 45.1%)         71
[06/02 22:31:48   5251s] # C3                 9 ( 64.3%)         5 ( 35.7%)         14
[06/02 22:31:48   5251s] # C4                 2 ( 40.0%)         3 ( 60.0%)          5
[06/02 22:31:48   5251s] #-----------------------------------------------------------
[06/02 22:31:48   5251s] #                  225 ( 56.4%)       174 ( 43.6%)        399 
[06/02 22:31:48   5251s] #
[06/02 22:31:48   5251s] #Total number of DRC violations = 2
[06/02 22:31:48   5251s] #Total number of process antenna violations = 0
[06/02 22:31:48   5251s] #Total number of net violated process antenna rule = 0
[06/02 22:31:48   5251s] #
[06/02 22:31:48   5251s] ### Gcell dirty-map stats: routing = 100.00%, dirty-area = 53.06%
[06/02 22:31:48   5251s] ### Time Record (Antenna Fixing) is uninstalled.
[06/02 22:31:49   5251s] ### Time Record (Data Preparation) is installed.
[06/02 22:31:49   5252s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:31:49   5252s] ### Time Record (Post Route Wire Spreading) is installed.
[06/02 22:31:49   5252s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[06/02 22:31:49   5252s] #
[06/02 22:31:49   5252s] #Start Post Route wire spreading..
[06/02 22:31:49   5252s] ### Time Record (Data Preparation) is installed.
[06/02 22:31:49   5252s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:31:49   5252s] #
[06/02 22:31:49   5252s] #Start data preparation for wire spreading...
[06/02 22:31:49   5252s] #
[06/02 22:31:49   5252s] #Data preparation is done on Mon Jun  2 22:31:49 2025
[06/02 22:31:49   5252s] #
[06/02 22:31:49   5252s] ### track-assign engine-init starts on Mon Jun  2 22:31:49 2025 with memory = 27988.30 (MB), peak = 30662.59 (MB)
[06/02 22:31:49   5253s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:27.3 GB, peak:29.9 GB --1.37 [96]--
[06/02 22:31:49   5253s] #
[06/02 22:31:49   5253s] #Start Post Route Wire Spread.
[06/02 22:31:50   5254s] #Done with 2 horizontal wires in 1 hboxes and 7 vertical wires in 1 hboxes.
[06/02 22:31:50   5254s] #Complete Post Route Wire Spread.
[06/02 22:31:50   5254s] #
[06/02 22:31:50   5254s] #Total wire length = 243 um.
[06/02 22:31:50   5254s] #Total half perimeter of net bounding box = 295 um.
[06/02 22:31:50   5254s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:31:50   5254s] #Total wire length on LAYER M2 = 0 um.
[06/02 22:31:50   5254s] #Total wire length on LAYER C1 = 68 um.
[06/02 22:31:50   5254s] #Total wire length on LAYER C2 = 80 um.
[06/02 22:31:50   5254s] #Total wire length on LAYER C3 = 76 um.
[06/02 22:31:50   5254s] #Total wire length on LAYER C4 = 7 um.
[06/02 22:31:50   5254s] #Total wire length on LAYER C5 = 12 um.
[06/02 22:31:50   5254s] #Total wire length on LAYER JA = 0 um.
[06/02 22:31:50   5254s] #Total wire length on LAYER QA = 0 um.
[06/02 22:31:50   5254s] #Total wire length on LAYER QB = 0 um.
[06/02 22:31:50   5254s] #Total wire length on LAYER LB = 0 um.
[06/02 22:31:50   5254s] #Total number of vias = 399
[06/02 22:31:50   5254s] #Total number of multi-cut vias = 174 ( 43.6%)
[06/02 22:31:50   5254s] #Total number of single cut vias = 225 ( 56.4%)
[06/02 22:31:50   5254s] #Up-Via Summary (total 399):
[06/02 22:31:50   5254s] #                   single-cut          multi-cut      Total
[06/02 22:31:50   5254s] #-----------------------------------------------------------
[06/02 22:31:50   5254s] # M1                 5 (100.0%)         0 (  0.0%)          5
[06/02 22:31:50   5254s] # M2               102 ( 64.2%)        57 ( 35.8%)        159
[06/02 22:31:50   5254s] # C1                68 ( 46.9%)        77 ( 53.1%)        145
[06/02 22:31:50   5254s] # C2                39 ( 54.9%)        32 ( 45.1%)         71
[06/02 22:31:50   5254s] # C3                 9 ( 64.3%)         5 ( 35.7%)         14
[06/02 22:31:50   5254s] # C4                 2 ( 40.0%)         3 ( 60.0%)          5
[06/02 22:31:50   5254s] #-----------------------------------------------------------
[06/02 22:31:50   5254s] #                  225 ( 56.4%)       174 ( 43.6%)        399 
[06/02 22:31:50   5254s] #
[06/02 22:31:50   5254s] #   number of violations = 2
[06/02 22:31:50   5254s] #
[06/02 22:31:50   5254s] #  By Layer and Type:
[06/02 22:31:50   5254s] #
[06/02 22:31:50   5254s] #---------+----+-------+
[06/02 22:31:50   5254s] #  -      | Enc| Totals|
[06/02 22:31:50   5254s] #---------+----+-------+
[06/02 22:31:50   5254s] #  M1     |   1|      1|
[06/02 22:31:50   5254s] #  M2     |   1|      1|
[06/02 22:31:50   5254s] #  Totals |   2|      2|
[06/02 22:31:50   5254s] #---------+----+-------+
[06/02 22:31:50   5254s] #
[06/02 22:31:50   5254s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 27948.65 (MB), peak = 30662.59 (MB)
[06/02 22:31:50   5254s] #CELL_VIEW adder,init has 2 DRC violations
[06/02 22:31:50   5254s] #Total number of DRC violations = 2
[06/02 22:31:50   5254s] #Total number of process antenna violations = 0
[06/02 22:31:50   5254s] #Total number of net violated process antenna rule = 0
[06/02 22:31:50   5254s] #Post Route wire spread is done.
[06/02 22:31:50   5254s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[06/02 22:31:50   5254s] #Total wire length = 243 um.
[06/02 22:31:50   5254s] #Total half perimeter of net bounding box = 295 um.
[06/02 22:31:50   5254s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:31:50   5254s] #Total wire length on LAYER M2 = 0 um.
[06/02 22:31:50   5254s] #Total wire length on LAYER C1 = 68 um.
[06/02 22:31:50   5254s] #Total wire length on LAYER C2 = 80 um.
[06/02 22:31:50   5254s] #Total wire length on LAYER C3 = 76 um.
[06/02 22:31:50   5254s] #Total wire length on LAYER C4 = 7 um.
[06/02 22:31:50   5254s] #Total wire length on LAYER C5 = 12 um.
[06/02 22:31:50   5254s] #Total wire length on LAYER JA = 0 um.
[06/02 22:31:50   5254s] #Total wire length on LAYER QA = 0 um.
[06/02 22:31:50   5254s] #Total wire length on LAYER QB = 0 um.
[06/02 22:31:50   5254s] #Total wire length on LAYER LB = 0 um.
[06/02 22:31:50   5254s] #Total number of vias = 399
[06/02 22:31:50   5254s] #Total number of multi-cut vias = 174 ( 43.6%)
[06/02 22:31:50   5254s] #Total number of single cut vias = 225 ( 56.4%)
[06/02 22:31:50   5254s] #Up-Via Summary (total 399):
[06/02 22:31:50   5254s] #                   single-cut          multi-cut      Total
[06/02 22:31:50   5254s] #-----------------------------------------------------------
[06/02 22:31:51   5254s] # M1                 5 (100.0%)         0 (  0.0%)          5
[06/02 22:31:51   5254s] # M2               102 ( 64.2%)        57 ( 35.8%)        159
[06/02 22:31:51   5254s] # C1                68 ( 46.9%)        77 ( 53.1%)        145
[06/02 22:31:51   5254s] # C2                39 ( 54.9%)        32 ( 45.1%)         71
[06/02 22:31:51   5254s] # C3                 9 ( 64.3%)         5 ( 35.7%)         14
[06/02 22:31:51   5254s] # C4                 2 ( 40.0%)         3 ( 60.0%)          5
[06/02 22:31:51   5254s] #-----------------------------------------------------------
[06/02 22:31:51   5254s] #                  225 ( 56.4%)       174 ( 43.6%)        399 
[06/02 22:31:51   5254s] #
[06/02 22:31:51   5254s] #detailRoute Statistics:
[06/02 22:31:51   5254s] #Cpu time = 00:00:48
[06/02 22:31:51   5254s] #Elapsed time = 00:00:39
[06/02 22:31:51   5254s] #Increased memory = 2.61 (MB)
[06/02 22:31:51   5254s] #Total memory = 27948.65 (MB)
[06/02 22:31:51   5254s] #Peak memory = 30662.59 (MB)
[06/02 22:31:51   5254s] ### global_detail_route design signature (290): route=1535298460 flt_obj=0 vio=1683404714 shield_wire=1
[06/02 22:31:51   5255s] ### Time Record (DB Export) is installed.
[06/02 22:31:51   5255s] ### export design design signature (291): route=1535298460 fixed_route=1809188821 flt_obj=0 vio=1683404714 swire=282492057 shield_wire=1 net_attr=245047370 dirty_area=0 del_dirty_area=0 cell=2131165296 placement=1224891609 pin_access=855435665 inst_pattern=1397653501 inst_orient=1013545763 via=1681576828 routing_via=1401398896 timing=1809188821 sns=1809188821
[06/02 22:31:51   5255s] ### Time Record (DB Export) is uninstalled.
[06/02 22:31:51   5255s] ### Time Record (Post Callback) is installed.
[06/02 22:31:51   5255s] ### Time Record (Post Callback) is uninstalled.
[06/02 22:31:51   5255s] #
[06/02 22:31:51   5255s] #globalDetailRoute statistics:
[06/02 22:31:51   5255s] #Cpu time = 00:00:56
[06/02 22:31:51   5255s] #Elapsed time = 00:00:45
[06/02 22:31:51   5255s] #Increased memory = -513.92 (MB)
[06/02 22:31:51   5255s] #Total memory = 27356.36 (MB)
[06/02 22:31:51   5255s] #Peak memory = 30662.59 (MB)
[06/02 22:31:51   5255s] #Number of warnings = 43
[06/02 22:31:51   5255s] #Total number of warnings = 247
[06/02 22:31:51   5255s] #Number of fails = 0
[06/02 22:31:51   5255s] #Total number of fails = 0
[06/02 22:31:51   5255s] #Complete globalDetailRoute on Mon Jun  2 22:31:51 2025
[06/02 22:31:51   5255s] #
[06/02 22:31:52   5256s] ### import design signature (292): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=855435665 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[06/02 22:31:52   5256s] ### Time Record (globalDetailRoute) is uninstalled.
[06/02 22:31:52   5256s] #
[06/02 22:31:52   5256s] #  Scalability Statistics
[06/02 22:31:52   5256s] #
[06/02 22:31:52   5256s] #----------------------------+---------+-------------+------------+
[06/02 22:31:52   5256s] #  globalDetailRoute         | cpu time| elapsed time| scalability|
[06/02 22:31:52   5256s] #----------------------------+---------+-------------+------------+
[06/02 22:31:52   5256s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[06/02 22:31:52   5256s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[06/02 22:31:52   5256s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[06/02 22:31:52   5256s] #  DB Import                 | 00:00:01|     00:00:01|         1.0|
[06/02 22:31:52   5256s] #  DB Export                 | 00:00:01|     00:00:00|         1.0|
[06/02 22:31:52   5256s] #  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
[06/02 22:31:52   5256s] #  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
[06/02 22:31:52   5256s] #  Data Preparation          | 00:00:03|     00:00:03|         1.1|
[06/02 22:31:52   5256s] #  Global Routing            | 00:00:02|     00:00:01|         1.0|
[06/02 22:31:52   5256s] #  Track Assignment          | 00:00:01|     00:00:01|         1.0|
[06/02 22:31:52   5256s] #  Detail Routing            | 00:00:42|     00:00:35|         1.2|
[06/02 22:31:52   5256s] #  Antenna Fixing            | 00:00:02|     00:00:01|         1.7|
[06/02 22:31:52   5256s] #  Post Route Wire Spreading | 00:00:02|     00:00:01|         1.4|
[06/02 22:31:52   5256s] #  Entire Command            | 00:00:57|     00:00:46|         1.2|
[06/02 22:31:52   5256s] #----------------------------+---------+-------------+------------+
[06/02 22:31:52   5256s] #
[06/02 22:31:52   5259s] *** EcoRoute #1 [finish] (optDesign #2) : cpu/real = 0:01:00.3/0:00:46.1 (1.3), totSession cpu/real = 1:27:40.9/0:37:43.7 (2.3), mem = 39957.0M
[06/02 22:31:52   5259s] 
[06/02 22:31:52   5259s] =============================================================================================
[06/02 22:31:52   5259s]  Step TAT Report : EcoRoute #1 / optDesign #2                                   23.10-p003_1
[06/02 22:31:52   5259s] =============================================================================================
[06/02 22:31:52   5259s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:31:52   5259s] ---------------------------------------------------------------------------------------------
[06/02 22:31:52   5259s] [ GlobalRoute            ]      1   0:00:01.0  (   2.2 % )     0:00:01.0 /  0:00:01.9    1.9
[06/02 22:31:52   5259s] [ DetailRoute            ]      1   0:00:35.1  (  76.3 % )     0:00:35.1 /  0:00:42.5    1.2
[06/02 22:31:52   5259s] [ MISC                   ]          0:00:09.9  (  21.5 % )     0:00:09.9 /  0:00:15.9    1.6
[06/02 22:31:52   5259s] ---------------------------------------------------------------------------------------------
[06/02 22:31:52   5259s]  EcoRoute #1 TOTAL                  0:00:46.1  ( 100.0 % )     0:00:46.1 /  0:01:00.3    1.3
[06/02 22:31:52   5259s] ---------------------------------------------------------------------------------------------
[06/02 22:31:52   5259s] 
[06/02 22:31:52   5259s] **optDesign ... cpu = 0:20:29, real = 0:05:25, mem = 27282.8M, totSessionCpu=1:27:41 **
[06/02 22:31:52   5259s] New Signature Flow (restoreNanoRouteOptions) ....
[06/02 22:31:52   5259s] Begin: Collecting metrics
[06/02 22:31:53   5260s] 
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot          | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                   | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary   |           |   99.461 |           |        0 |       30.75 |            |              |                |               | 0:00:21  |       37645 |    0 |   0 |
| drv_eco_fixing    |     0.000 |   99.461 |         0 |        0 |       30.75 |       0.00 |         0.00 |           0.00 |          0.00 | 0:00:08  |       37797 |    0 |   0 |
| initial_summary_2 |           |   99.461 |           |        0 |       30.75 |            |              |                |               | 0:00:26  |       37384 |    0 |   0 |
| hold_fixing       |           |   99.056 |           |        0 |       78.37 |       0.00 |         0.00 |           0.00 |          0.00 | 0:00:27  |       38716 |      |     |
| route_type_fixing |           |          |           |          |             |            |              |                |               | 0:00:00  |       38697 |      |     |
| pre_route_summary |           |   99.056 |           |        0 |       78.37 |            |              |                |               | 0:00:06  |       38948 |    0 |   0 |
| eco_route         |           |          |           |          |             |            |              |                |               | 0:00:47  |       38420 |      |     |
 ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/02 22:31:53   5260s] Ending "collect_metrics" (total cpu=0:00:01.1, real=0:00:01.0, peak res=27945.3M, current mem=27282.7M)

[06/02 22:31:53   5260s] End: Collecting metrics
[06/02 22:31:53   5260s] **INFO: flowCheckPoint #8 PostEcoSummary
[06/02 22:31:53   5260s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[06/02 22:31:53   5261s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[06/02 22:31:53   5261s] eee: pegSigSF=1.070000
[06/02 22:31:53   5261s] Initializing multi-corner resistance tables ...
[06/02 22:31:53   5261s] eee: Grid unit RC data computation started
[06/02 22:31:53   5261s] eee: Grid unit RC data computation completed
[06/02 22:31:53   5261s] eee: l=1 avDens=0.005171 usedTrk=0.962963 availTrk=186.206897 sigTrk=0.962963
[06/02 22:31:53   5261s] eee: l=2 avDens=0.001097 usedTrk=0.296296 availTrk=270.000000 sigTrk=0.296296
[06/02 22:31:53   5261s] eee: l=3 avDens=0.052413 usedTrk=12.579075 availTrk=240.000000 sigTrk=12.579075
[06/02 22:31:53   5261s] eee: l=4 avDens=0.061590 usedTrk=14.781667 availTrk=240.000000 sigTrk=14.781667
[06/02 22:31:53   5261s] eee: l=5 avDens=0.058889 usedTrk=14.133333 availTrk=240.000000 sigTrk=14.133333
[06/02 22:31:53   5261s] eee: l=6 avDens=0.007685 usedTrk=1.383333 availTrk=180.000000 sigTrk=1.383333
[06/02 22:31:53   5261s] eee: l=7 avDens=0.012037 usedTrk=2.166667 availTrk=180.000000 sigTrk=2.166667
[06/02 22:31:53   5261s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:31:53   5261s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:31:53   5261s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:31:53   5261s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:31:53   5261s] eee: LAM-FP: thresh=1 ; dimX=126.150000 ; dimY=124.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[06/02 22:31:53   5261s] eee: LAM: n=32 LLS=3-3 HLS=5-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.698300 aWlH=0.000000 lMod=0 pMax=0.914400 pMod=78 pModAss=50 wcR=0.807700 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=2.019300 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/02 22:31:53   5261s] eee: NetCapCache creation started. (Current Mem: 39955.969M) 
[06/02 22:31:53   5261s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 39955.969M) 
[06/02 22:31:53   5261s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(10.092000, 9.920000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[06/02 22:31:53   5261s] eee: Metal Layers Info:
[06/02 22:31:53   5261s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:31:53   5261s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/02 22:31:53   5261s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:31:53   5261s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[06/02 22:31:53   5261s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[06/02 22:31:53   5261s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[06/02 22:31:53   5261s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[06/02 22:31:53   5261s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[06/02 22:31:53   5261s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[06/02 22:31:53   5261s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[06/02 22:31:53   5261s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[06/02 22:31:53   5261s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[06/02 22:31:53   5261s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[06/02 22:31:53   5261s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[06/02 22:31:53   5261s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:31:53   5261s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[06/02 22:31:53   5261s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:53   5261s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:53   5261s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:53   5261s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:53   5261s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:53   5261s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:53   5261s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:53   5261s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:53   5261s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:53   5261s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:53   5261s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:53   5261s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:53   5261s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:53   5261s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:53   5261s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:53   5261s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:53   5261s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:53   5261s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:53   5261s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:53   5261s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:31:53   5261s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[06/02 22:31:53   5261s] #To increase the message display limit, refer to the product command reference manual.
[06/02 22:31:53   5261s] ### Net info: total nets: 100
[06/02 22:31:53   5261s] ### Net info: dirty nets: 0
[06/02 22:31:53   5261s] ### Net info: marked as disconnected nets: 0
[06/02 22:31:54   5261s] ### Net info: fully routed nets: 96
[06/02 22:31:54   5261s] ### Net info: trivial (< 2 pins) nets: 4
[06/02 22:31:54   5261s] ### Net info: unrouted nets: 0
[06/02 22:31:54   5261s] ### Net info: re-extraction nets: 0
[06/02 22:31:54   5261s] ### Net info: ignored nets: 0
[06/02 22:31:54   5261s] ### Net info: skip routing nets: 0
[06/02 22:31:54   5261s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:54   5262s] ### import design signature (293): route=356296853 fixed_route=356296853 flt_obj=0 vio=644281708 swire=282492057 shield_wire=1 net_attr=764161303 dirty_area=0 del_dirty_area=0 cell=2131165296 placement=1224891609 pin_access=855435665 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1809188821 sns=1809188821
[06/02 22:31:54   5262s] #Extract in post route mode
[06/02 22:31:54   5262s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[06/02 22:31:54   5262s] #Fast data preparation for tQuantus.
[06/02 22:31:54   5262s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:54   5262s] #Start routing data preparation on Mon Jun  2 22:31:54 2025
[06/02 22:31:54   5262s] #
[06/02 22:31:54   5262s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:54   5262s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:54   5262s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[06/02 22:31:54   5262s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[06/02 22:31:54   5262s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:31:54   5262s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:31:54   5262s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:31:54   5262s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:31:54   5262s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:31:54   5262s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[06/02 22:31:54   5262s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[06/02 22:31:54   5262s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[06/02 22:31:54   5262s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[06/02 22:31:54   5262s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[06/02 22:31:54   5262s] #Regenerating Ggrids automatically.
[06/02 22:31:54   5262s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[06/02 22:31:54   5262s] #Using automatically generated G-grids.
[06/02 22:31:54   5262s] #Done routing data preparation.
[06/02 22:31:54   5262s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 27354.73 (MB), peak = 30662.59 (MB)
[06/02 22:31:54   5262s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:54   5262s] #Start routing data preparation on Mon Jun  2 22:31:54 2025
[06/02 22:31:54   5262s] #
[06/02 22:31:54   5262s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:54   5262s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:31:54   5262s] #Bottom routing layer index=3(C1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[06/02 22:31:54   5262s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[06/02 22:31:54   5262s] #pin_access_rlayer=3(C1)
[06/02 22:31:54   5262s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=3
[06/02 22:31:54   5262s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[06/02 22:31:54   5262s] #enable_dpt_layer_shield=F
[06/02 22:31:54   5262s] #has_line_end_grid=F
[06/02 22:31:55   5263s] #Regenerating Ggrids automatically.
[06/02 22:31:55   5263s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[06/02 22:31:55   5263s] #Using automatically generated G-grids.
[06/02 22:31:56   5264s] #Done routing data preparation.
[06/02 22:31:56   5264s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 27363.16 (MB), peak = 30662.59 (MB)
[06/02 22:31:56   5264s] #
[06/02 22:31:56   5264s] #Start tQuantus RC extraction...
[06/02 22:31:56   5264s] #Start building rc corner(s)...
[06/02 22:31:56   5264s] #Number of RC Corner = 2
[06/02 22:31:56   5264s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[06/02 22:31:56   5264s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[06/02 22:31:57   5265s] #(i=11, n=11 2000)
[06/02 22:31:57   5265s] #M1 -> M1 (1)
[06/02 22:31:57   5265s] #M2 -> M2 (2)
[06/02 22:31:57   5265s] #C1 -> C1 (3)
[06/02 22:31:57   5265s] #C2 -> C2 (4)
[06/02 22:31:57   5265s] #C3 -> C3 (5)
[06/02 22:31:57   5265s] #C4 -> C4 (6)
[06/02 22:31:57   5265s] #C5 -> C5 (7)
[06/02 22:31:57   5265s] #JA -> JA (8)
[06/02 22:31:57   5265s] #QA -> QA (9)
[06/02 22:31:57   5265s] #QB -> QB (10)
[06/02 22:31:57   5265s] #LB -> LB (11)
[06/02 22:32:02   5267s] #SADV-On
[06/02 22:32:02   5267s] # Corner(s) : 
[06/02 22:32:02   5267s] #rc_fast [25.00] 
[06/02 22:32:02   5267s] #rc_slow [25.00]
[06/02 22:32:04   5269s] # Corner id: 0
[06/02 22:32:04   5269s] # Layout Scale: 1.000000
[06/02 22:32:04   5269s] # Has Metal Fill model: yes
[06/02 22:32:04   5269s] # Temperature was set
[06/02 22:32:04   5269s] # Temperature : 25.000000
[06/02 22:32:04   5269s] # Ref. Temp   : 25.000000
[06/02 22:32:04   5269s] # Corner id: 1
[06/02 22:32:04   5269s] # Layout Scale: 1.000000
[06/02 22:32:04   5269s] # Has Metal Fill model: yes
[06/02 22:32:04   5269s] # Temperature was set
[06/02 22:32:04   5269s] # Temperature : 25.000000
[06/02 22:32:04   5269s] # Ref. Temp   : 25.000000
[06/02 22:32:04   5269s] #total pattern=286 [22, 2124]
[06/02 22:32:04   5269s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[06/02 22:32:04   5269s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[06/02 22:32:04   5269s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[06/02 22:32:04   5269s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[06/02 22:32:04   5269s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[06/02 22:32:04   5269s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[06/02 22:32:04   5269s] #number model r/c [2,2] [22,2124] read
[06/02 22:32:07   5270s] #0 rcmodel(s) requires rebuild
[06/02 22:32:07   5271s] #Build RC corners: cpu time = 00:00:06, elapsed time = 00:00:11, memory = 27370.52 (MB), peak = 30662.59 (MB)
[06/02 22:32:07   5271s] #Finish check_net_pin_list step Enter extract
[06/02 22:32:07   5271s] #Start init net ripin tree building
[06/02 22:32:07   5271s] #Finish init net ripin tree building
[06/02 22:32:07   5271s] #Cpu time = 00:00:00
[06/02 22:32:07   5271s] #Elapsed time = 00:00:00
[06/02 22:32:07   5271s] #Increased memory = 0.00 (MB)
[06/02 22:32:07   5271s] #Total memory = 27370.52 (MB)
[06/02 22:32:07   5271s] #Peak memory = 30662.59 (MB)
[06/02 22:32:07   5271s] #Using multithreading with 96 threads.
[06/02 22:32:07   5271s] #begin processing metal fill model file
[06/02 22:32:07   5271s] #end processing metal fill model file
[06/02 22:32:07   5271s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:32:07   5271s] #Length limit = 200 pitches
[06/02 22:32:07   5271s] #opt mode = 2
[06/02 22:32:07   5271s] #Finish check_net_pin_list step Fix net pin list
[06/02 22:32:07   5271s] #Start generate extraction boxes.
[06/02 22:32:07   5271s] #
[06/02 22:32:07   5271s] #Extract using 30 x 30 Hboxes
[06/02 22:32:07   5271s] #2x2 initial hboxes
[06/02 22:32:07   5271s] #Use area based hbox pruning.
[06/02 22:32:07   5271s] #0/0 hboxes pruned.
[06/02 22:32:07   5271s] #Complete generating extraction boxes.
[06/02 22:32:08   5271s] #Start step Extraction
[06/02 22:32:08   5271s] #Extract 1 hboxes with 96 threads on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
[06/02 22:32:08   5271s] #Process 0 special clock nets for rc extraction
[06/02 22:32:08   5271s] #Total 96 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[06/02 22:32:08   5272s] #Run Statistics for Extraction:
[06/02 22:32:08   5272s] #   Cpu time = 00:00:01, elapsed time = 00:00:00 .
[06/02 22:32:08   5272s] #   Increased memory =     1.11 (MB), total memory = 27371.42 (MB), peak memory = 30662.59 (MB)
[06/02 22:32:08   5272s] #Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_5Se5bX.rcdb.d
[06/02 22:32:08   5272s] #Finish registering nets and terms for rcdb.
[06/02 22:32:08   5272s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 27375.50 (MB), peak = 30662.59 (MB)
[06/02 22:32:09   5273s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:32:09   5273s] #RC Statistics: 181 Res, 82 Ground Cap, 19 XCap (Edge to Edge)
[06/02 22:32:09   5273s] #RC V/H edge ratio: 0.19, Avg V/H Edge Length: 905.03 (74), Avg L-Edge Length: 4587.23 (62)
[06/02 22:32:09   5273s] #Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_5Se5bX.rcdb.d.
[06/02 22:32:09   5273s] #Start writing RC data.
[06/02 22:32:09   5273s] #Finish writing RC data
[06/02 22:32:09   5273s] #Finish writing rcdb with 277 nodes, 181 edges, and 38 xcaps
[06/02 22:32:09   5273s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 27372.00 (MB), peak = 30662.59 (MB)
[06/02 22:32:09   5273s] Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_5Se5bX.rcdb.d' ...
[06/02 22:32:09   5273s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_5Se5bX.rcdb.d' for reading (mem: 39969.594M)
[06/02 22:32:09   5273s] Reading RCDB with compressed RC data.
[06/02 22:32:09   5273s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_5Se5bX.rcdb.d' for content verification (mem: 39969.594M)
[06/02 22:32:09   5273s] Reading RCDB with compressed RC data.
[06/02 22:32:09   5273s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_5Se5bX.rcdb.d': 0 access done (mem: 39969.594M)
[06/02 22:32:09   5273s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_5Se5bX.rcdb.d': 0 access done (mem: 39969.594M)
[06/02 22:32:10   5274s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 39969.594M)
[06/02 22:32:10   5274s] Following multi-corner parasitics specified:
[06/02 22:32:10   5274s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_5Se5bX.rcdb.d (rcdb)
[06/02 22:32:10   5274s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_5Se5bX.rcdb.d' for reading (mem: 39969.594M)
[06/02 22:32:10   5274s] Reading RCDB with compressed RC data.
[06/02 22:32:10   5274s] 		Cell adder has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_5Se5bX.rcdb.d specified
[06/02 22:32:10   5274s] Cell adder, hinst 
[06/02 22:32:10   5274s] processing rcdb (/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_5Se5bX.rcdb.d) for hinst (top) of cell (adder);
[06/02 22:32:10   5274s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_5Se5bX.rcdb.d': 0 access done (mem: 39969.594M)
[06/02 22:32:10   5274s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=39969.594M)
[06/02 22:32:10   5274s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_9MvGS2.rcdb.d/adder.rcdb.d' for reading (mem: 39969.594M)
[06/02 22:32:10   5274s] Reading RCDB with compressed RC data.
[06/02 22:32:11   5275s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_9MvGS2.rcdb.d/adder.rcdb.d': 0 access done (mem: 39969.594M)
[06/02 22:32:11   5275s] Lumped Parasitic Loading Completed (total cpu=0:00:00.6, real=0:00:01.0, current mem=39969.594M)
[06/02 22:32:11   5275s] Done read_parasitics... (cpu: 0:00:01.1 real: 0:00:01.0 mem: 39969.594M)
[06/02 22:32:11   5275s] #
[06/02 22:32:11   5275s] #Restore RCDB.
[06/02 22:32:11   5275s] #
[06/02 22:32:11   5275s] #Complete tQuantus RC extraction.
[06/02 22:32:11   5275s] #Cpu time = 00:00:11
[06/02 22:32:11   5275s] #Elapsed time = 00:00:15
[06/02 22:32:11   5275s] #Increased memory = 8.65 (MB)
[06/02 22:32:11   5275s] #Total memory = 27371.81 (MB)
[06/02 22:32:11   5275s] #Peak memory = 30662.59 (MB)
[06/02 22:32:11   5275s] #
[06/02 22:32:11   5275s] #0 inserted nodes are removed
[06/02 22:32:11   5275s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[06/02 22:32:11   5275s] ### export design design signature (295): route=1294283370 fixed_route=1294283370 flt_obj=0 vio=644281708 swire=282492057 shield_wire=1 net_attr=1430704232 dirty_area=0 del_dirty_area=0 cell=2131165296 placement=1224891609 pin_access=855435665 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1809188821 sns=1809188821
[06/02 22:32:12   5275s] ### import design signature (296): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=855435665 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[06/02 22:32:12   5275s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:32:12   5275s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:32:12   5276s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:32:12   5276s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:32:12   5276s] #Start Design Signature (0)
[06/02 22:32:12   5276s] #Finish Inst Signature in MT(5985927)
[06/02 22:32:12   5276s] #Finish Net Signature in MT(28423945)
[06/02 22:32:12   5277s] #Finish SNet Signature in MT (45517256)
[06/02 22:32:12   5277s] #Run time and memory report for RC extraction:
[06/02 22:32:12   5277s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[06/02 22:32:12   5277s] #Run Statistics for snet signature:
[06/02 22:32:12   5277s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.40/96, scale score = 0.01.
[06/02 22:32:12   5277s] #    Increased memory =    -0.05 (MB), total memory = 27293.02 (MB), peak memory = 30662.59 (MB)
[06/02 22:32:12   5277s] #Run Statistics for Net Final Signature:
[06/02 22:32:12   5277s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/02 22:32:12   5277s] #   Increased memory =     0.00 (MB), total memory = 27293.11 (MB), peak memory = 30662.59 (MB)
[06/02 22:32:12   5277s] #Run Statistics for Net launch:
[06/02 22:32:12   5277s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.41/96, scale score = 0.01.
[06/02 22:32:12   5277s] #    Increased memory =     0.00 (MB), total memory = 27293.11 (MB), peak memory = 30662.59 (MB)
[06/02 22:32:12   5277s] #Run Statistics for Net init_dbsNet_slist:
[06/02 22:32:12   5277s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/02 22:32:12   5277s] #   Increased memory =     0.00 (MB), total memory = 27293.11 (MB), peak memory = 30662.59 (MB)
[06/02 22:32:12   5277s] #Run Statistics for net signature:
[06/02 22:32:12   5277s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.39/96, scale score = 0.01.
[06/02 22:32:12   5277s] #    Increased memory =    -0.05 (MB), total memory = 27293.07 (MB), peak memory = 30662.59 (MB)
[06/02 22:32:12   5277s] #Run Statistics for inst signature:
[06/02 22:32:12   5277s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.28/96, scale score = 0.01.
[06/02 22:32:12   5277s] #    Increased memory =   -71.19 (MB), total memory = 27293.11 (MB), peak memory = 30662.59 (MB)
[06/02 22:32:12   5277s] **optDesign ... cpu = 0:20:46, real = 0:05:45, mem = 27293.0M, totSessionCpu=1:27:58 **
[06/02 22:32:12   5277s] Starting delay calculation for Setup views
[06/02 22:32:13   5277s] AAE_INFO: opIsDesignInPostRouteState() is 1
[06/02 22:32:13   5277s] AAE_INFO: resetNetProps viewIdx 0 
[06/02 22:32:13   5277s] Starting SI iteration 1 using Infinite Timing Windows
[06/02 22:32:16   5279s] #################################################################################
[06/02 22:32:16   5279s] # Design Stage: PostRoute
[06/02 22:32:16   5279s] # Design Name: adder
[06/02 22:32:16   5279s] # Design Mode: 22nm
[06/02 22:32:16   5279s] # Analysis Mode: MMMC OCV 
[06/02 22:32:16   5279s] # Parasitics Mode: SPEF/RCDB 
[06/02 22:32:16   5279s] # Signoff Settings: SI On 
[06/02 22:32:16   5279s] #################################################################################
[06/02 22:32:18   5280s] Topological Sorting (REAL = 0:00:00.0, MEM = 38296.1M, InitMEM = 38296.1M)
[06/02 22:32:18   5282s] Setting infinite Tws ...
[06/02 22:32:18   5282s] First Iteration Infinite Tw... 
[06/02 22:32:18   5282s] Calculate early delays in OCV mode...
[06/02 22:32:18   5282s] Calculate late delays in OCV mode...
[06/02 22:32:18   5282s] Start delay calculation (fullDC) (96 T). (MEM=26938.6)
[06/02 22:32:18   5282s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[06/02 22:32:19   5282s] End AAE Lib Interpolated Model. (MEM=38312.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:32:19   5282s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_9MvGS2.rcdb.d/adder.rcdb.d' for reading (mem: 38312.766M)
[06/02 22:32:19   5282s] Reading RCDB with compressed RC data.
[06/02 22:32:19   5282s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 38312.8M)
[06/02 22:32:19   5282s] AAE_INFO: 96 threads acquired from CTE.
[06/02 22:32:19   5284s] Total number of fetched objects 96
[06/02 22:32:19   5284s] AAE_INFO-618: Total number of nets in the design is 100,  100.0 percent of the nets selected for SI analysis
[06/02 22:32:19   5284s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/02 22:32:19   5284s] End delay calculation. (MEM=26993.3 CPU=0:00:01.4 REAL=0:00:00.0)
[06/02 22:32:19   5284s] End delay calculation (fullDC). (MEM=26993.3 CPU=0:00:02.2 REAL=0:00:01.0)
[06/02 22:32:19   5284s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/.AAE_DjIfGi/.AAE_2876/waveform.data...
[06/02 22:32:19   5284s] *** CDM Built up (cpu=0:00:05.5  real=0:00:03.0  mem= 43424.1M) ***
[06/02 22:32:21   5287s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 43424.1M)
[06/02 22:32:21   5287s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/02 22:32:21   5287s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 43424.1M)
[06/02 22:32:21   5287s] Starting SI iteration 2
[06/02 22:32:21   5287s] Calculate early delays in OCV mode...
[06/02 22:32:21   5287s] Calculate late delays in OCV mode...
[06/02 22:32:21   5287s] Start delay calculation (fullDC) (96 T). (MEM=26964.5)
[06/02 22:32:21   5287s] End AAE Lib Interpolated Model. (MEM=38296.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:32:21   5288s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[06/02 22:32:21   5288s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 96. 
[06/02 22:32:21   5288s] Total number of fetched objects 96
[06/02 22:32:21   5288s] AAE_INFO-618: Total number of nets in the design is 100,  2.0 percent of the nets selected for SI analysis
[06/02 22:32:21   5288s] End delay calculation. (MEM=26975.7 CPU=0:00:00.7 REAL=0:00:00.0)
[06/02 22:32:21   5288s] End delay calculation (fullDC). (MEM=26975.7 CPU=0:00:00.7 REAL=0:00:00.0)
[06/02 22:32:21   5288s] *** CDM Built up (cpu=0:00:00.7  real=0:00:00.0  mem= 42972.7M) ***
[06/02 22:32:23   5291s] *** Done Building Timing Graph (cpu=0:00:13.9 real=0:00:11.0 totSessionCpu=1:28:12 mem=42970.7M)
[06/02 22:32:23   5291s] End AAE Lib Interpolated Model. (MEM=42970.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:32:23   5291s] ** INFO: Initializing Glitch Interface
[06/02 22:32:23   5291s] OPERPROF: Starting SiteArray-Init at level 1, MEM:42970.7M, EPOCH TIME: 1748917943.704401
[06/02 22:32:23   5291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:32:23   5291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:32:23   5291s] 
[06/02 22:32:23   5291s] 
[06/02 22:32:23   5291s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:32:23   5291s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.420, REAL:0.280, MEM:42970.7M, EPOCH TIME: 1748917943.984665
[06/02 22:32:24   5291s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:32:24   5291s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:32:24   5291s] ** INFO: Initializing Glitch Interface
[06/02 22:32:24   5291s] 
------------------------------------------------------------------
       Post-ecoRoute Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.067  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.373%
------------------------------------------------------------------

[06/02 22:32:24   5291s] **optDesign ... cpu = 0:21:01, real = 0:05:57, mem = 26967.3M, totSessionCpu=1:28:13 **
[06/02 22:32:24   5291s] Begin: Collecting metrics
[06/02 22:32:25   5293s] 
 ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot           | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|--------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary    |           |   99.461 |           |        0 |       30.75 |            |              |                |               | 0:00:21  |       37645 |    0 |   0 |
| drv_eco_fixing     |     0.000 |   99.461 |         0 |        0 |       30.75 |       0.00 |         0.00 |           0.00 |          0.00 | 0:00:08  |       37797 |    0 |   0 |
| initial_summary_2  |           |   99.461 |           |        0 |       30.75 |            |              |                |               | 0:00:26  |       37384 |    0 |   0 |
| hold_fixing        |           |   99.056 |           |        0 |       78.37 |       0.00 |         0.00 |           0.00 |          0.00 | 0:00:27  |       38716 |      |     |
| route_type_fixing  |           |          |           |          |             |            |              |                |               | 0:00:00  |       38697 |      |     |
| pre_route_summary  |           |   99.056 |           |        0 |       78.37 |            |              |                |               | 0:00:06  |       38948 |    0 |   0 |
| eco_route          |           |          |           |          |             |            |              |                |               | 0:00:47  |       38420 |      |     |
| post_route_summary |           |   99.067 |           |        0 |       78.37 |            |              |                |               | 0:00:13  |       38333 |    0 |   0 |
 ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/02 22:32:26   5293s] Ending "collect_metrics" (total cpu=0:00:01.8, real=0:00:02.0, peak res=27354.7M, current mem=26967.2M)

[06/02 22:32:26   5293s] End: Collecting metrics
[06/02 22:32:26   5293s] Executing marking Critical Nets1
[06/02 22:32:26   5293s] ** INFO: Initializing Glitch Interface
[06/02 22:32:26   5293s] ** INFO: Initializing Glitch Cache
[06/02 22:32:26   5293s] **INFO: flowCheckPoint #9 OptimizationRecovery
[06/02 22:32:26   5293s] *** Timing Is met
[06/02 22:32:26   5293s] *** Check timing (0:00:00.0)
[06/02 22:32:26   5293s] Running postRoute recovery in postEcoRoute mode
[06/02 22:32:26   5293s] **optDesign ... cpu = 0:21:03, real = 0:05:59, mem = 26967.2M, totSessionCpu=1:28:15 **
[06/02 22:32:26   5293s] ** INFO: Initializing Glitch Interface
[06/02 22:32:26   5293s]   Timing/DRV Snapshot: (TGT)
[06/02 22:32:26   5293s]      Weighted WNS: 0.000
[06/02 22:32:26   5293s]       All  PG WNS: 0.000
[06/02 22:32:26   5293s]       High PG WNS: 0.000
[06/02 22:32:26   5293s]       All  PG TNS: 0.000
[06/02 22:32:26   5293s]       High PG TNS: 0.000
[06/02 22:32:26   5293s]       Low  PG TNS: 0.000
[06/02 22:32:26   5293s]          Tran DRV: 0 (0)
[06/02 22:32:26   5293s]           Cap DRV: 0 (0)
[06/02 22:32:26   5293s]        Fanout DRV: 0 (0)
[06/02 22:32:26   5293s]            Glitch: 0 (0)
[06/02 22:32:26   5293s]    Category Slack: { [L, 99.067] }
[06/02 22:32:26   5293s] 
[06/02 22:32:26   5293s] Checking setup slack degradation ...
[06/02 22:32:26   5293s] 
[06/02 22:32:26   5293s] Recovery Manager:
[06/02 22:32:26   5293s]   Low  Effort WNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 0.061) - Skip
[06/02 22:32:26   5293s]   High Effort WNS Jump: 0.000 (REF:, TGT:, Threshold: 0.031) - Skip
[06/02 22:32:26   5293s]   Low  Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 50.000) - Skip
[06/02 22:32:26   5293s]   High Effort TNS Jump: 0.000 (REF: 0.000, TGT: 0.000, Threshold: 25.000) - Skip
[06/02 22:32:26   5293s] 
[06/02 22:32:26   5293s] Checking DRV degradation...
[06/02 22:32:26   5293s] 
[06/02 22:32:26   5293s] Recovery Manager:
[06/02 22:32:26   5293s]     Tran DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[06/02 22:32:26   5293s]      Cap DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[06/02 22:32:26   5293s]   Fanout DRV degradation : 0 (0 -> 0, Margin 20) - Skip
[06/02 22:32:26   5293s]       Glitch degradation : 0 (0 -> 0, Margin 20) - Skip
[06/02 22:32:26   5293s] 
[06/02 22:32:26   5293s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[06/02 22:32:26   5293s] ** INFO Cleaning up Glitch Interface
[06/02 22:32:26   5293s] Finish postRoute recovery in postEcoRoute mode (cpu=0:00:00, real=0:00:00, mem=38338.38M, totSessionCpu=1:28:15).
[06/02 22:32:26   5293s] **optDesign ... cpu = 0:21:03, real = 0:05:59, mem = 26967.1M, totSessionCpu=1:28:15 **
[06/02 22:32:26   5293s] 
[06/02 22:32:26   5293s] Latch borrow mode reset to max_borrow
[06/02 22:32:31   5300s] **INFO: flowCheckPoint #10 FinalSummary
[06/02 22:32:31   5300s] <optDesign CMD> Restore Using all VT Cells
[06/02 22:32:31   5300s] OPTC: user 20.0
[06/02 22:32:31   5300s] Reported timing to dir ./timingReports
[06/02 22:32:31   5300s] **optDesign ... cpu = 0:21:10, real = 0:06:04, mem = 26963.9M, totSessionCpu=1:28:22 **
[06/02 22:32:31   5300s] OPERPROF: Starting SiteArray-Init at level 1, MEM:38314.4M, EPOCH TIME: 1748917951.540489
[06/02 22:32:31   5300s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:32:31   5300s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:32:31   5301s] 
[06/02 22:32:31   5301s] 
[06/02 22:32:31   5301s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:32:31   5301s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.280, REAL:0.253, MEM:38314.4M, EPOCH TIME: 1748917951.793976
[06/02 22:32:31   5301s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:32:31   5301s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:32:31   5301s] Saving timing graph ...
[06/02 22:32:35   5305s] TG backup dir: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/opt_timing_graph_vpBceV
[06/02 22:32:35   5305s] Disk Usage:
[06/02 22:32:35   5305s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[06/02 22:32:35   5305s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 58115456  99170944  37% /users/ssokolovskiy
[06/02 22:32:37   5308s] Done save timing graph
[06/02 22:32:37   5308s] Disk Usage:
[06/02 22:32:37   5308s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[06/02 22:32:37   5308s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 58115456  99170944  37% /users/ssokolovskiy
[06/02 22:32:37   5308s] 
[06/02 22:32:37   5308s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:32:37   5308s] 
[06/02 22:32:37   5308s] TimeStamp Deleting Cell Server End ...
[06/02 22:32:40   5312s] Starting delay calculation for Hold views
[06/02 22:32:41   5312s] AAE_INFO: opIsDesignInPostRouteState() is 1
[06/02 22:32:41   5312s] AAE_INFO: resetNetProps viewIdx 1 
[06/02 22:32:41   5312s] Starting SI iteration 1 using Infinite Timing Windows
[06/02 22:32:44   5314s] #################################################################################
[06/02 22:32:44   5314s] # Design Stage: PostRoute
[06/02 22:32:44   5314s] # Design Name: adder
[06/02 22:32:44   5314s] # Design Mode: 22nm
[06/02 22:32:44   5314s] # Analysis Mode: MMMC OCV 
[06/02 22:32:44   5314s] # Parasitics Mode: SPEF/RCDB 
[06/02 22:32:44   5314s] # Signoff Settings: SI On 
[06/02 22:32:44   5314s] #################################################################################
[06/02 22:32:44   5314s] Topological Sorting (REAL = 0:00:00.0, MEM = 41263.4M, InitMEM = 41263.4M)
[06/02 22:32:44   5314s] Setting infinite Tws ...
[06/02 22:32:44   5314s] First Iteration Infinite Tw... 
[06/02 22:32:44   5314s] Calculate late delays in OCV mode...
[06/02 22:32:44   5314s] Calculate early delays in OCV mode...
[06/02 22:32:44   5314s] Start delay calculation (fullDC) (96 T). (MEM=29914.4)
[06/02 22:32:44   5314s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[06/02 22:32:44   5314s] End AAE Lib Interpolated Model. (MEM=41275 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:32:45   5318s] Total number of fetched objects 96
[06/02 22:32:45   5318s] AAE_INFO-618: Total number of nets in the design is 100,  100.0 percent of the nets selected for SI analysis
[06/02 22:32:45   5318s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/02 22:32:45   5318s] End delay calculation. (MEM=30001.7 CPU=0:00:01.3 REAL=0:00:00.0)
[06/02 22:32:45   5318s] End delay calculation (fullDC). (MEM=30001.7 CPU=0:00:04.7 REAL=0:00:01.0)
[06/02 22:32:45   5318s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/.AAE_DjIfGi/.AAE_2876/waveform.data...
[06/02 22:32:45   5318s] *** CDM Built up (cpu=0:00:04.8  real=0:00:01.0  mem= 43335.5M) ***
[06/02 22:32:47   5321s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 43335.5M)
[06/02 22:32:47   5321s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/02 22:32:47   5321s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 43335.5M)
[06/02 22:32:47   5321s] Starting SI iteration 2
[06/02 22:32:47   5321s] Calculate late delays in OCV mode...
[06/02 22:32:47   5321s] Calculate early delays in OCV mode...
[06/02 22:32:47   5321s] Start delay calculation (fullDC) (96 T). (MEM=27099)
[06/02 22:32:47   5321s] End AAE Lib Interpolated Model. (MEM=38385.6 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:32:47   5322s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[06/02 22:32:47   5322s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 96. 
[06/02 22:32:47   5322s] Total number of fetched objects 96
[06/02 22:32:47   5322s] AAE_INFO-618: Total number of nets in the design is 100,  33.0 percent of the nets selected for SI analysis
[06/02 22:32:47   5322s] End delay calculation. (MEM=27147.9 CPU=0:00:00.8 REAL=0:00:00.0)
[06/02 22:32:47   5322s] End delay calculation (fullDC). (MEM=27147.9 CPU=0:00:00.8 REAL=0:00:00.0)
[06/02 22:32:47   5322s] *** CDM Built up (cpu=0:00:00.8  real=0:00:00.0  mem= 43241.5M) ***
[06/02 22:32:48   5323s] *** Done Building Timing Graph (cpu=0:00:11.6 real=0:00:08.0 totSessionCpu=1:28:45 mem=43239.5M)
[06/02 22:32:51   5327s] Restoring timing graph ...
[06/02 22:32:57   5332s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[06/02 22:32:57   5332s] Done restore timing graph
[06/02 22:32:57   5332s] ** INFO: Initializing Glitch Interface
[06/02 22:32:58   5333s] ** INFO: Initializing Glitch Interface
[06/02 22:32:59   5333s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 
Hold views included:
 view_fast_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.067  | 99.067  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| -0.014  | -0.014  |
|           TNS (ns):| -0.043  | -0.043  |
|    Violating Paths:|    6    |    6    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.373%
------------------------------------------------------------------

[06/02 22:32:59   5333s] *** Final Summary (holdfix) CPU=0:00:32.4, REAL=0:00:28.0, MEM=38211.8M
[06/02 22:32:59   5333s] Begin: Collecting metrics
[06/02 22:32:59   5333s] **INFO: Starting Blocking QThread with 96 CPU
[06/02 22:32:59   5333s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[06/02 22:32:59   5333s] Multi-CPU acceleration using 96 CPU(s).
[06/02 22:33:00      0s] *** QThread MetricCollect [begin] (optDesign #2) : mem = 0.7M
[06/02 22:33:00      0s] Multithreaded Timing Analysis is initialized with 96 threads
[06/02 22:33:00      0s] 
[06/02 22:33:01      1s] Ending "set_metric_additional_insts" (total cpu=0:00:01.1, real=0:00:01.0, peak res=28722.6M, current mem=26460.0M)
[06/02 22:33:02      2s] Ending "set_metric_inst_count_area" (total cpu=0:00:01.2, real=0:00:01.0, peak res=26601.8M, current mem=26488.1M)
[06/02 22:33:03      2s] *** QThread MetricCollect [finish] (optDesign #2) : cpu/real = 0:00:02.6/0:00:02.6 (1.0), mem = 7.8M
[06/02 22:33:03      2s] 
[06/02 22:33:03      2s] =============================================================================================
[06/02 22:33:03      2s]  Step TAT Report : QThreadWorker #1 / optDesign #2                              23.10-p003_1
[06/02 22:33:03      2s] =============================================================================================
[06/02 22:33:03      2s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:33:03      2s] ---------------------------------------------------------------------------------------------
[06/02 22:33:03      2s] [ MISC                   ]          0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[06/02 22:33:03      2s] ---------------------------------------------------------------------------------------------
[06/02 22:33:03      2s]  QThreadWorker #1 TOTAL             0:00:02.6  ( 100.0 % )     0:00:02.6 /  0:00:02.6    1.0
[06/02 22:33:03      2s] ---------------------------------------------------------------------------------------------
[06/02 22:33:03      2s] 

[06/02 22:33:03   5334s]  
_______________________________________________________________________
[06/02 22:33:04   5334s]  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/02 22:33:04   5334s] | Snapshot           | WNS                  | TNS                  | Density (%) | Power estimated                                            | Resource               | DRVs       |
[06/02 22:33:04   5334s] |                    | HEPG (ns) | ALL (ns) | HEPG (ns) | ALL (ns) |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
[06/02 22:33:04   5334s] |--------------------+-----------+----------+-----------+----------+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
[06/02 22:33:04   5334s] | initial_summary    |           |   99.461 |           |        0 |       30.75 |            |              |                |               | 0:00:21  |       37645 |    0 |   0 |
[06/02 22:33:04   5334s] | drv_eco_fixing     |     0.000 |   99.461 |         0 |        0 |       30.75 |       0.00 |         0.00 |           0.00 |          0.00 | 0:00:08  |       37797 |    0 |   0 |
[06/02 22:33:04   5334s] | initial_summary_2  |           |   99.461 |           |        0 |       30.75 |            |              |                |               | 0:00:26  |       37384 |    0 |   0 |
[06/02 22:33:04   5334s] | hold_fixing        |           |   99.056 |           |        0 |       78.37 |       0.00 |         0.00 |           0.00 |          0.00 | 0:00:27  |       38716 |      |     |
[06/02 22:33:04   5334s] | route_type_fixing  |           |          |           |          |             |            |              |                |               | 0:00:00  |       38697 |      |     |
[06/02 22:33:04   5334s] | pre_route_summary  |           |   99.056 |           |        0 |       78.37 |            |              |                |               | 0:00:06  |       38948 |    0 |   0 |
[06/02 22:33:04   5334s] | eco_route          |           |          |           |          |             |            |              |                |               | 0:00:47  |       38420 |      |     |
[06/02 22:33:04   5334s] | post_route_summary |           |   99.067 |           |        0 |       78.37 |            |              |                |               | 0:00:13  |       38333 |    0 |   0 |
[06/02 22:33:04   5334s] | final_summary      |           |   99.067 |           |        0 |       78.37 |            |              |                |               | 0:00:33  |       38212 |    0 |   0 |
[06/02 22:33:04   5334s]  ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/02 22:33:04   5335s] Ending "collect_metrics" (total cpu=0:00:01.8, real=0:00:05.0, peak res=30784.2M, current mem=27411.1M)

[06/02 22:33:04   5335s] End: Collecting metrics
[06/02 22:33:04   5335s] **optDesign ... cpu = 0:21:44, real = 0:06:37, mem = 27411.1M, totSessionCpu=1:28:56 **
[06/02 22:33:05   5335s]  ReSet Options after AAE Based Opt flow 
[06/02 22:33:05   5335s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/02 22:33:05   5335s] *** Finished optDesign ***
[06/02 22:33:06   5336s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/02 22:33:06   5336s] UM:*                                                                   final
[06/02 22:33:07   5337s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/02 22:33:07   5337s] UM:*                                                                   opt_design_drv_postroute
[06/02 22:33:07   5337s] Info: Summary of CRR changes:
[06/02 22:33:07   5337s]       - Timing transform commits:       0
[06/02 22:33:07   5337s] Info: Destroy the CCOpt slew target map.
[06/02 22:33:07   5337s] 
[06/02 22:33:07   5337s] *** Summary of all messages that are not suppressed in this session:
[06/02 22:33:07   5337s] Severity  ID               Count  Summary                                  
[06/02 22:33:07   5337s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[06/02 22:33:07   5337s] WARNING   NRAG-44              1  Track pitch is too small compared with l...
[06/02 22:33:07   5337s] WARNING   NRIG-34             50  Power/Ground pin %s of instance %s is no...
[06/02 22:33:07   5337s] WARNING   NRIF-95             13  Option setNanoRouteMode -routeTopRouting...
[06/02 22:33:07   5337s] *** Message Summary: 65 warning(s), 0 error(s)
[06/02 22:33:07   5337s] 
[06/02 22:33:07   5337s] clean pInstBBox. size 0
[06/02 22:33:07   5337s] Info: pop threads available for lower-level modules during optimization.
[06/02 22:33:07   5337s] *** optDesign #2 [finish] () : cpu/real = 0:21:46.5/0:06:40.1 (3.3), totSession cpu/real = 1:28:58.4/0:38:58.3 (2.3), mem = 38211.7M
[06/02 22:33:07   5337s] 
[06/02 22:33:07   5337s] =============================================================================================
[06/02 22:33:07   5337s]  Final TAT Report : optDesign #2                                                23.10-p003_1
[06/02 22:33:07   5337s] =============================================================================================
[06/02 22:33:07   5337s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:33:07   5337s] ---------------------------------------------------------------------------------------------
[06/02 22:33:07   5337s] [ InitOpt                ]      1   0:02:37.3  (  39.3 % )     0:02:42.2 /  0:15:37.6    5.8
[06/02 22:33:07   5337s] [ DrvOpt                 ]      1   0:00:07.3  (   1.8 % )     0:00:07.3 /  0:00:08.0    1.1
[06/02 22:33:07   5337s] [ HoldOpt                ]      1   0:00:26.5  (   6.6 % )     0:00:28.1 /  0:02:12.0    4.7
[06/02 22:33:07   5337s] [ ViewPruning            ]     23   0:00:02.5  (   0.6 % )     0:00:03.3 /  0:00:04.3    1.3
[06/02 22:33:07   5337s] [ LayerAssignment        ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:33:07   5337s] [ BuildHoldData          ]      2   0:00:17.6  (   4.4 % )     0:00:46.1 /  0:00:47.4    1.0
[06/02 22:33:07   5337s] [ OptSummaryReport       ]      9   0:00:15.6  (   3.9 % )     0:00:32.5 /  0:00:39.2    1.2
[06/02 22:33:07   5337s] [ MetricReport           ]      9   0:00:15.7  (   3.9 % )     0:00:15.7 /  0:00:12.4    0.8
[06/02 22:33:07   5337s] [ DrvReport              ]     10   0:00:03.3  (   0.8 % )     0:00:03.3 /  0:00:02.7    0.8
[06/02 22:33:07   5337s] [ SlackTraversorInit     ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:33:07   5337s] [ CellServerInit         ]      2   0:00:00.2  (   0.1 % )     0:00:00.2 /  0:00:00.2    1.0
[06/02 22:33:07   5337s] [ LibAnalyzerInit        ]      2   0:00:03.8  (   1.0 % )     0:00:03.8 /  0:00:05.4    1.4
[06/02 22:33:07   5337s] [ CheckPlace             ]      1   0:00:02.0  (   0.5 % )     0:00:02.0 /  0:00:14.3    7.1
[06/02 22:33:07   5337s] [ RefinePlace            ]      1   0:00:01.2  (   0.3 % )     0:00:01.2 /  0:00:06.5    5.2
[06/02 22:33:07   5337s] [ EcoRoute               ]      1   0:00:46.1  (  11.5 % )     0:00:46.1 /  0:01:00.3    1.3
[06/02 22:33:07   5337s] [ ExtractRC              ]      2   0:00:34.7  (   8.7 % )     0:00:34.7 /  0:00:29.8    0.9
[06/02 22:33:07   5337s] [ UpdateTimingGraph      ]     22   0:00:26.1  (   6.5 % )     0:00:51.4 /  0:01:00.2    1.2
[06/02 22:33:07   5337s] [ FullDelayCalc          ]      9   0:00:10.9  (   2.7 % )     0:00:10.9 /  0:00:19.7    1.8
[06/02 22:33:07   5337s] [ TimingUpdate           ]     34   0:00:17.1  (   4.3 % )     0:00:17.1 /  0:00:25.7    1.5
[06/02 22:33:07   5337s] [ TimingReport           ]     11   0:00:00.5  (   0.1 % )     0:00:00.5 /  0:00:00.9    1.6
[06/02 22:33:07   5337s] [ GenerateReports        ]      2   0:00:00.4  (   0.1 % )     0:00:00.4 /  0:00:00.4    1.0
[06/02 22:33:07   5337s] [ IncrTimingUpdate       ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:33:07   5337s] [ PropagateActivity      ]      2   0:00:03.0  (   0.7 % )     0:00:03.0 /  0:00:03.7    1.2
[06/02 22:33:07   5337s] [ MISC                   ]          0:00:08.2  (   2.0 % )     0:00:08.2 /  0:00:08.3    1.0
[06/02 22:33:07   5337s] ---------------------------------------------------------------------------------------------
[06/02 22:33:07   5337s]  optDesign #2 TOTAL                 0:06:40.1  ( 100.0 % )     0:06:40.1 /  0:21:46.5    3.3
[06/02 22:33:07   5337s] ---------------------------------------------------------------------------------------------
[06/02 22:33:07   5337s] 
[06/02 22:33:07   5337s] <CMD> timeDesign -postRoute -prefix postRoute_setup -outDir timingReports
[06/02 22:33:07   5337s] *** timeDesign #5 [begin] () : totSession cpu/real = 1:28:58.4/0:38:58.4 (2.3), mem = 38211.7M
[06/02 22:33:07   5337s] 
[06/02 22:33:07   5337s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[06/02 22:33:07   5337s]  Reset EOS DB
[06/02 22:33:07   5337s] Ignoring AAE DB Resetting ...
[06/02 22:33:07   5337s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_9MvGS2.rcdb.d/adder.rcdb.d': 192 access done (mem: 38211.742M)
[06/02 22:33:07   5337s] tQuantus: Use design signature to decide re-extraction is ON
[06/02 22:33:07   5337s] #Start Design Signature (0)
[06/02 22:33:07   5337s] #Finish Inst Signature in MT(5985927)
[06/02 22:33:07   5337s] #Finish Net Signature in MT(28423945)
[06/02 22:33:07   5337s] #Finish SNet Signature in MT (45517256)
[06/02 22:33:07   5337s] #Run time and memory report for RC extraction:
[06/02 22:33:07   5337s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[06/02 22:33:07   5337s] #Run Statistics for snet signature:
[06/02 22:33:07   5337s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.37/96, scale score = 0.01.
[06/02 22:33:07   5337s] #    Increased memory =     0.00 (MB), total memory = 27255.78 (MB), peak memory = 30784.24 (MB)
[06/02 22:33:07   5337s] #Run Statistics for Net Final Signature:
[06/02 22:33:07   5337s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/02 22:33:07   5337s] #   Increased memory =     0.00 (MB), total memory = 27256.30 (MB), peak memory = 30784.24 (MB)
[06/02 22:33:07   5337s] #Run Statistics for Net launch:
[06/02 22:33:07   5337s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.46/96, scale score = 0.02.
[06/02 22:33:07   5337s] #    Increased memory =     0.02 (MB), total memory = 27256.30 (MB), peak memory = 30784.24 (MB)
[06/02 22:33:07   5337s] #Run Statistics for Net init_dbsNet_slist:
[06/02 22:33:07   5337s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/02 22:33:07   5337s] #   Increased memory =     0.00 (MB), total memory = 27256.28 (MB), peak memory = 30784.24 (MB)
[06/02 22:33:07   5337s] #Run Statistics for net signature:
[06/02 22:33:07   5337s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.44/96, scale score = 0.01.
[06/02 22:33:07   5337s] #    Increased memory =    -0.50 (MB), total memory = 27255.78 (MB), peak memory = 30784.24 (MB)
[06/02 22:33:07   5337s] #Run Statistics for inst signature:
[06/02 22:33:07   5337s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.23/96, scale score = 0.01.
[06/02 22:33:07   5337s] #    Increased memory =  -155.65 (MB), total memory = 27256.28 (MB), peak memory = 30784.24 (MB)
[06/02 22:33:07   5337s] tQuantus: Original signature = 45517256, new signature = 45517256
[06/02 22:33:07   5337s] tQuantus: Design is clean by design signature
[06/02 22:33:07   5337s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_9MvGS2.rcdb.d/adder.rcdb.d' for reading (mem: 38142.750M)
[06/02 22:33:07   5337s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_9MvGS2.rcdb.d/adder.rcdb.d': 0 access done (mem: 38142.750M)
[06/02 22:33:07   5337s] The design is extracted. Skipping TQuantus.
[06/02 22:33:07   5337s] OPERPROF: Starting SiteArray-Init at level 1, MEM:38144.8M, EPOCH TIME: 1748917987.564592
[06/02 22:33:07   5337s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:33:07   5337s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:33:07   5338s] 
[06/02 22:33:07   5338s] 
[06/02 22:33:07   5338s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:33:07   5338s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.330, REAL:0.297, MEM:38144.8M, EPOCH TIME: 1748917987.861407
[06/02 22:33:07   5338s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:33:07   5338s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:33:11   5342s] ** INFO: Initializing Glitch Interface
[06/02 22:33:12   5342s] ** INFO: Initializing Glitch Interface
[06/02 22:33:13   5342s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.067  | 99.067  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.373%
------------------------------------------------------------------

[06/02 22:33:13   5342s] Reported timing to dir timingReports
[06/02 22:33:13   5342s] Total CPU time: 5.44 sec
[06/02 22:33:13   5342s] Total Real time: 6.0 sec
[06/02 22:33:13   5342s] Total Memory Usage: 38103.265625 Mbytes
[06/02 22:33:13   5342s] Reset AAE Options
[06/02 22:33:13   5342s] Info: pop threads available for lower-level modules during optimization.
[06/02 22:33:13   5342s] *** timeDesign #5 [finish] () : cpu/real = 0:00:05.5/0:00:06.6 (0.8), totSession cpu/real = 1:29:03.9/0:39:05.0 (2.3), mem = 38103.3M
[06/02 22:33:13   5342s] 
[06/02 22:33:13   5342s] =============================================================================================
[06/02 22:33:13   5342s]  Final TAT Report : timeDesign #5                                               23.10-p003_1
[06/02 22:33:13   5342s] =============================================================================================
[06/02 22:33:13   5342s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:33:13   5342s] ---------------------------------------------------------------------------------------------
[06/02 22:33:13   5342s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:33:13   5342s] [ OptSummaryReport       ]      1   0:00:00.4  (   5.4 % )     0:00:06.3 /  0:00:05.1    0.8
[06/02 22:33:13   5342s] [ DrvReport              ]      1   0:00:02.4  (  35.8 % )     0:00:02.4 /  0:00:00.4    0.2
[06/02 22:33:13   5342s] [ ExtractRC              ]      1   0:00:00.2  (   3.6 % )     0:00:00.2 /  0:00:00.3    1.3
[06/02 22:33:13   5342s] [ UpdateTimingGraph      ]      2   0:00:00.0  (   0.0 % )     0:00:03.5 /  0:00:04.1    1.2
[06/02 22:33:13   5342s] [ TimingUpdate           ]      2   0:00:03.5  (  52.2 % )     0:00:03.5 /  0:00:04.1    1.2
[06/02 22:33:13   5342s] [ TimingReport           ]      1   0:00:00.1  (   1.1 % )     0:00:00.1 /  0:00:00.1    1.6
[06/02 22:33:13   5342s] [ GenerateReports        ]      1   0:00:00.0  (   0.7 % )     0:00:00.0 /  0:00:00.0    0.6
[06/02 22:33:13   5342s] [ MISC                   ]          0:00:00.1  (   1.2 % )     0:00:00.1 /  0:00:00.1    1.0
[06/02 22:33:13   5342s] ---------------------------------------------------------------------------------------------
[06/02 22:33:13   5342s]  timeDesign #5 TOTAL                0:00:06.6  ( 100.0 % )     0:00:06.6 /  0:00:05.5    0.8
[06/02 22:33:13   5342s] ---------------------------------------------------------------------------------------------
[06/02 22:33:13   5342s] 
[06/02 22:33:13   5342s] <CMD> timeDesign -postRoute -hold -prefix postRoute_hold -outDir timingReports
[06/02 22:33:13   5342s] *** timeDesign #6 [begin] () : totSession cpu/real = 1:29:03.9/0:39:05.0 (2.3), mem = 38103.3M
[06/02 22:33:13   5342s] 
[06/02 22:33:13   5342s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[06/02 22:33:13   5342s]  Reset EOS DB
[06/02 22:33:13   5342s] Ignoring AAE DB Resetting ...
[06/02 22:33:13   5342s] tQuantus: Use design signature to decide re-extraction is ON
[06/02 22:33:13   5342s] #Start Design Signature (0)
[06/02 22:33:14   5342s] #Finish Inst Signature in MT(5985927)
[06/02 22:33:14   5343s] #Finish Net Signature in MT(28423945)
[06/02 22:33:14   5343s] #Finish SNet Signature in MT (45517256)
[06/02 22:33:14   5343s] #Run time and memory report for RC extraction:
[06/02 22:33:14   5343s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[06/02 22:33:14   5343s] #Run Statistics for snet signature:
[06/02 22:33:14   5343s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.45/96, scale score = 0.02.
[06/02 22:33:14   5343s] #    Increased memory =     0.00 (MB), total memory = 27214.25 (MB), peak memory = 30784.24 (MB)
[06/02 22:33:14   5343s] #Run Statistics for Net Final Signature:
[06/02 22:33:14   5343s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/02 22:33:14   5343s] #   Increased memory =     0.00 (MB), total memory = 27214.27 (MB), peak memory = 30784.24 (MB)
[06/02 22:33:14   5343s] #Run Statistics for Net launch:
[06/02 22:33:14   5343s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.47/96, scale score = 0.02.
[06/02 22:33:14   5343s] #    Increased memory =     0.02 (MB), total memory = 27214.27 (MB), peak memory = 30784.24 (MB)
[06/02 22:33:14   5343s] #Run Statistics for Net init_dbsNet_slist:
[06/02 22:33:14   5343s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/02 22:33:14   5343s] #   Increased memory =     0.00 (MB), total memory = 27214.25 (MB), peak memory = 30784.24 (MB)
[06/02 22:33:14   5343s] #Run Statistics for net signature:
[06/02 22:33:14   5343s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.45/96, scale score = 0.02.
[06/02 22:33:14   5343s] #    Increased memory =     0.00 (MB), total memory = 27214.25 (MB), peak memory = 30784.24 (MB)
[06/02 22:33:14   5343s] #Run Statistics for inst signature:
[06/02 22:33:14   5343s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.35/96, scale score = 0.01.
[06/02 22:33:14   5343s] #    Increased memory =     1.43 (MB), total memory = 27214.25 (MB), peak memory = 30784.24 (MB)
[06/02 22:33:14   5343s] tQuantus: Original signature = 45517256, new signature = 45517256
[06/02 22:33:14   5343s] tQuantus: Design is clean by design signature
[06/02 22:33:14   5343s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_9MvGS2.rcdb.d/adder.rcdb.d' for reading (mem: 38103.273M)
[06/02 22:33:14   5343s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_9MvGS2.rcdb.d/adder.rcdb.d': 0 access done (mem: 38103.273M)
[06/02 22:33:14   5343s] The design is extracted. Skipping TQuantus.
[06/02 22:33:14   5343s] OPERPROF: Starting SiteArray-Init at level 1, MEM:38031.6M, EPOCH TIME: 1748917994.258766
[06/02 22:33:14   5343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:33:14   5343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:33:14   5343s] 
[06/02 22:33:14   5343s] 
[06/02 22:33:14   5343s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:33:14   5343s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.290, REAL:0.260, MEM:38031.6M, EPOCH TIME: 1748917994.518975
[06/02 22:33:14   5343s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:33:14   5343s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:33:14   5343s] OPTC: user 20.0
[06/02 22:33:14   5343s] Starting delay calculation for Hold views
[06/02 22:33:15   5344s] AAE_INFO: opIsDesignInPostRouteState() is 1
[06/02 22:33:15   5344s] AAE_INFO: resetNetProps viewIdx 1 
[06/02 22:33:15   5344s] Starting SI iteration 1 using Infinite Timing Windows
[06/02 22:33:18   5345s] #################################################################################
[06/02 22:33:18   5345s] # Design Stage: PostRoute
[06/02 22:33:18   5345s] # Design Name: adder
[06/02 22:33:18   5345s] # Design Mode: 22nm
[06/02 22:33:18   5345s] # Analysis Mode: MMMC OCV 
[06/02 22:33:18   5345s] # Parasitics Mode: SPEF/RCDB 
[06/02 22:33:18   5345s] # Signoff Settings: SI On 
[06/02 22:33:18   5345s] #################################################################################
[06/02 22:33:20   5347s] Topological Sorting (REAL = 0:00:00.0, MEM = 38300.9M, InitMEM = 38300.9M)
[06/02 22:33:20   5349s] Setting infinite Tws ...
[06/02 22:33:20   5349s] First Iteration Infinite Tw... 
[06/02 22:33:20   5349s] Calculate late delays in OCV mode...
[06/02 22:33:20   5349s] Calculate early delays in OCV mode...
[06/02 22:33:20   5349s] Start delay calculation (fullDC) (96 T). (MEM=26757)
[06/02 22:33:20   5349s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[06/02 22:33:21   5349s] End AAE Lib Interpolated Model. (MEM=38320.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:33:21   5349s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_9MvGS2.rcdb.d/adder.rcdb.d' for reading (mem: 38320.055M)
[06/02 22:33:21   5349s] Reading RCDB with compressed RC data.
[06/02 22:33:21   5349s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 38320.1M)
[06/02 22:33:21   5349s] AAE_INFO: 96 threads acquired from CTE.
[06/02 22:33:22   5353s] Total number of fetched objects 96
[06/02 22:33:22   5353s] AAE_INFO-618: Total number of nets in the design is 100,  100.0 percent of the nets selected for SI analysis
[06/02 22:33:22   5353s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/02 22:33:22   5353s] End delay calculation. (MEM=26793.9 CPU=0:00:01.6 REAL=0:00:01.0)
[06/02 22:33:22   5353s] End delay calculation (fullDC). (MEM=26793.9 CPU=0:00:04.1 REAL=0:00:02.0)
[06/02 22:33:22   5353s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/.AAE_DjIfGi/.AAE_2876/waveform.data...
[06/02 22:33:22   5353s] *** CDM Built up (cpu=0:00:07.6  real=0:00:04.0  mem= 43346.1M) ***
[06/02 22:33:23   5355s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 43346.1M)
[06/02 22:33:23   5355s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/02 22:33:23   5355s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 43346.1M)
[06/02 22:33:23   5355s] Starting SI iteration 2
[06/02 22:33:23   5355s] Calculate late delays in OCV mode...
[06/02 22:33:23   5355s] Calculate early delays in OCV mode...
[06/02 22:33:23   5355s] Start delay calculation (fullDC) (96 T). (MEM=26768.2)
[06/02 22:33:23   5355s] End AAE Lib Interpolated Model. (MEM=38330.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:33:24   5356s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[06/02 22:33:24   5356s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 96. 
[06/02 22:33:24   5356s] Total number of fetched objects 96
[06/02 22:33:24   5356s] AAE_INFO-618: Total number of nets in the design is 100,  33.0 percent of the nets selected for SI analysis
[06/02 22:33:24   5356s] End delay calculation. (MEM=26785.6 CPU=0:00:00.8 REAL=0:00:01.0)
[06/02 22:33:24   5356s] End delay calculation (fullDC). (MEM=26785.6 CPU=0:00:00.8 REAL=0:00:01.0)
[06/02 22:33:24   5356s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 43165.0M) ***
[06/02 22:33:25   5357s] *** Done Building Timing Graph (cpu=0:00:14.4 real=0:00:11.0 totSessionCpu=1:29:19 mem=43163.0M)
[06/02 22:33:25   5358s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| -0.014  | -0.014  |
|           TNS (ns):| -0.043  | -0.043  |
|    Violating Paths:|    6    |    6    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

Density: 78.373%
------------------------------------------------------------------

[06/02 22:33:25   5358s] Reported timing to dir timingReports
[06/02 22:33:25   5358s] Total CPU time: 15.3 sec
[06/02 22:33:25   5358s] Total Real time: 12.0 sec
[06/02 22:33:25   5358s] Total Memory Usage: 38264.261719 Mbytes
[06/02 22:33:25   5358s] Reset AAE Options
[06/02 22:33:25   5358s] *** timeDesign #6 [finish] () : cpu/real = 0:00:15.3/0:00:11.5 (1.3), totSession cpu/real = 1:29:19.2/0:39:16.5 (2.3), mem = 38264.3M
[06/02 22:33:25   5358s] 
[06/02 22:33:25   5358s] =============================================================================================
[06/02 22:33:25   5358s]  Final TAT Report : timeDesign #6                                               23.10-p003_1
[06/02 22:33:25   5358s] =============================================================================================
[06/02 22:33:25   5358s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:33:25   5358s] ---------------------------------------------------------------------------------------------
[06/02 22:33:25   5358s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:33:25   5358s] [ OptSummaryReport       ]      1   0:00:00.3  (   2.7 % )     0:00:11.1 /  0:00:14.8    1.3
[06/02 22:33:25   5358s] [ ExtractRC              ]      1   0:00:00.2  (   1.6 % )     0:00:00.2 /  0:00:00.3    1.4
[06/02 22:33:25   5358s] [ UpdateTimingGraph      ]      1   0:00:05.7  (  49.1 % )     0:00:10.7 /  0:00:14.4    1.3
[06/02 22:33:25   5358s] [ FullDelayCalc          ]      2   0:00:04.2  (  36.7 % )     0:00:04.2 /  0:00:08.4    2.0
[06/02 22:33:25   5358s] [ TimingUpdate           ]      1   0:00:00.8  (   6.7 % )     0:00:00.8 /  0:00:01.2    1.6
[06/02 22:33:25   5358s] [ TimingReport           ]      1   0:00:00.1  (   0.5 % )     0:00:00.1 /  0:00:00.1    1.5
[06/02 22:33:25   5358s] [ GenerateReports        ]      1   0:00:00.0  (   0.3 % )     0:00:00.0 /  0:00:00.0    0.8
[06/02 22:33:25   5358s] [ MISC                   ]          0:00:00.3  (   2.3 % )     0:00:00.3 /  0:00:00.3    1.0
[06/02 22:33:25   5358s] ---------------------------------------------------------------------------------------------
[06/02 22:33:25   5358s]  timeDesign #6 TOTAL                0:00:11.5  ( 100.0 % )     0:00:11.5 /  0:00:15.3    1.3
[06/02 22:33:25   5358s] ---------------------------------------------------------------------------------------------
[06/02 22:33:25   5358s] 
[06/02 22:33:25   5358s] <CMD> optDesign -postRoute -hold
[06/02 22:33:25   5358s] **optDesign ... cpu = 0:00:00, real = 0:00:00, mem = 26552.9M, totSessionCpu=1:29:19 **
[06/02 22:33:25   5358s] 
[06/02 22:33:25   5358s] Active Setup views: view_slow_mission 
[06/02 22:33:25   5358s] *** optDesign #3 [begin] () : totSession cpu/real = 1:29:19.2/0:39:16.5 (2.3), mem = 38264.3M
[06/02 22:33:25   5358s] Info: 96 threads available for lower-level modules during optimization.
[06/02 22:33:25   5358s] GigaOpt running with 96 threads.
[06/02 22:33:25   5358s] *** InitOpt #1 [begin] (optDesign #3) : totSession cpu/real = 1:29:19.2/0:39:16.5 (2.3), mem = 38264.3M
[06/02 22:33:25   5358s] **INFO: User settings:
[06/02 22:33:25   5358s] setNanoRouteMode -route_detail_antenna_factor                                             1
[06/02 22:33:25   5358s] setNanoRouteMode -route_detail_end_iteration                                              50
[06/02 22:33:25   5358s] setNanoRouteMode -route_detail_fix_antenna                                                true
[06/02 22:33:25   5358s] setNanoRouteMode -route_detail_post_route_spread_wire                                     true
[06/02 22:33:25   5358s] setNanoRouteMode -route_detail_search_and_repair                                          true
[06/02 22:33:25   5358s] setNanoRouteMode -drouteStartIteration                                                    0
[06/02 22:33:25   5358s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[06/02 22:33:25   5358s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[06/02 22:33:25   5358s] setNanoRouteMode -extract_design_signature                                                45517256
[06/02 22:33:25   5358s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[06/02 22:33:25   5358s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[06/02 22:33:25   5358s] setNanoRouteMode -route_global_exp_minimize_detour                                        false
[06/02 22:33:25   5358s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[06/02 22:33:25   5358s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[06/02 22:33:25   5358s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              3
[06/02 22:33:25   5358s] setNanoRouteMode -route_antenna_diode_insertion                                           true
[06/02 22:33:25   5358s] setNanoRouteMode -route_si_effort                                                         high
[06/02 22:33:25   5358s] setNanoRouteMode -route_with_si_driven                                                    true
[06/02 22:33:25   5358s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[06/02 22:33:25   5358s] setNanoRouteMode -route_with_timing_driven                                                true
[06/02 22:33:25   5358s] setDesignMode -bottomRoutingLayer                                                         C1
[06/02 22:33:25   5358s] setDesignMode -congEffort                                                                 high
[06/02 22:33:25   5358s] setDesignMode -flowEffort                                                                 extreme
[06/02 22:33:25   5358s] setDesignMode -powerEffort                                                                high
[06/02 22:33:25   5358s] setDesignMode -process                                                                    22
[06/02 22:33:25   5358s] setDesignMode -propagateActivity                                                          true
[06/02 22:33:25   5358s] setExtractRCMode -coupled                                                                 true
[06/02 22:33:25   5358s] setExtractRCMode -coupling_c_th                                                           0.1
[06/02 22:33:25   5358s] setExtractRCMode -engine                                                                  postRoute
[06/02 22:33:25   5358s] setExtractRCMode -noCleanRCDB                                                             true
[06/02 22:33:25   5358s] setExtractRCMode -nrNetInMemory                                                           100000
[06/02 22:33:25   5358s] setExtractRCMode -relative_c_th                                                           1
[06/02 22:33:25   5358s] setExtractRCMode -total_c_th                                                              0
[06/02 22:33:25   5358s] setExtractRCMode -virtual_wire_incremental                                                false
[06/02 22:33:25   5358s] setDelayCalMode -enable_high_fanout                                                       true
[06/02 22:33:25   5358s] setDelayCalMode -eng_enablePrePlacedFlow                                                  false
[06/02 22:33:25   5358s] setDelayCalMode -engine                                                                   aae
[06/02 22:33:25   5358s] setDelayCalMode -ignoreNetLoad                                                            false
[06/02 22:33:25   5358s] setDelayCalMode -SIAware                                                                  true
[06/02 22:33:25   5358s] setDelayCalMode -socv_accuracy_mode                                                       low
[06/02 22:33:25   5358s] setOptMode -opt_view_pruning_setup_views_active_list                                      { view_slow_mission }
[06/02 22:33:25   5358s] setOptMode -opt_view_pruning_setup_views_persistent_list                                  { view_slow_mission}
[06/02 22:33:25   5358s] setOptMode -opt_view_pruning_tdgr_setup_views_persistent_list                             { view_slow_mission}
[06/02 22:33:25   5358s] setOptMode -opt_delete_insts                                                              true
[06/02 22:33:25   5358s] setOptMode -opt_drv_margin                                                                0
[06/02 22:33:25   5358s] setOptMode -opt_exp_buffer_drv1_2d_congestion_aware                                       true
[06/02 22:33:25   5358s] setOptMode -opt_exp_buffer_congestion_aware_extreme                                       true
[06/02 22:33:25   5358s] setOptMode -opt_exp_flow_effort_extreme                                                   true
[06/02 22:33:25   5358s] setOptMode -opt_exp_pre_route_auto_flow_update                                            true
[06/02 22:33:25   5358s] setOptMode -opt_drv                                                                       true
[06/02 22:33:25   5358s] setOptMode -opt_hold_allow_setup_tns_degradation                                          false
[06/02 22:33:25   5358s] setOptMode -opt_hold_target_slack                                                         0.05
[06/02 22:33:25   5358s] setOptMode -opt_leakage_to_dynamic_ratio                                                  0.5
[06/02 22:33:25   5358s] setOptMode -opt_resize_flip_flops                                                         true
[06/02 22:33:25   5358s] setOptMode -opt_preserve_all_sequential                                                   false
[06/02 22:33:25   5358s] setOptMode -opt_area_recovery                                                             true
[06/02 22:33:25   5358s] setOptMode -opt_setup_target_slack                                                        0
[06/02 22:33:25   5358s] setSIMode -separate_delta_delay_on_data                                                   true
[06/02 22:33:25   5358s] setPlaceMode -place_detail_check_route                                                    true
[06/02 22:33:25   5358s] setPlaceMode -place_detail_dpt_flow                                                       true
[06/02 22:33:25   5358s] setPlaceMode -place_global_clock_power_driven                                             true
[06/02 22:33:25   5358s] setPlaceMode -place_global_clock_power_driven_effort                                      high
[06/02 22:33:25   5358s] setPlaceMode -place_global_cong_effort                                                    high
[06/02 22:33:25   5358s] setPlaceMode -place_global_place_io_pins                                                  true
[06/02 22:33:25   5358s] setAnalysisMode -analysisType                                                             onChipVariation
[06/02 22:33:25   5358s] setAnalysisMode -checkType                                                                setup
[06/02 22:33:25   5358s] setAnalysisMode -clkSrcPath                                                               true
[06/02 22:33:25   5358s] setAnalysisMode -clockPropagation                                                         sdcControl
[06/02 22:33:25   5358s] setAnalysisMode -cppr                                                                     both
[06/02 22:33:25   5358s] setAnalysisMode -skew                                                                     true
[06/02 22:33:25   5358s] setAnalysisMode -usefulSkew                                                               true
[06/02 22:33:25   5358s] 
[06/02 22:33:25   5358s] **INFO: setDesignMode -flowEffort extreme -> setting 'setOptMode -allEndPoints true' for the duration of this command.
[06/02 22:33:25   5358s] Disable merging buffers from different footprints for postRoute code for non-MSV designs
[06/02 22:33:25   5358s] Need call spDPlaceInit before registerPrioInstLoc.
[06/02 22:33:25   5358s] 
[06/02 22:33:25   5358s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[06/02 22:33:25   5358s] OPERPROF: Starting DPlace-Init at level 1, MEM:38264.3M, EPOCH TIME: 1748918005.494949
[06/02 22:33:25   5358s] Processing tracks to init pin-track alignment.
[06/02 22:33:25   5358s] z: 1, totalTracks: 1
[06/02 22:33:25   5358s] z: 3, totalTracks: 1
[06/02 22:33:25   5358s] z: 5, totalTracks: 1
[06/02 22:33:25   5358s] z: 7, totalTracks: 1
[06/02 22:33:25   5358s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/02 22:33:25   5358s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:33:25   5358s] Initializing Route Infrastructure for color support ...
[06/02 22:33:25   5358s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:38264.3M, EPOCH TIME: 1748918005.499845
[06/02 22:33:25   5358s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.020, REAL:0.007, MEM:38264.3M, EPOCH TIME: 1748918005.507100
[06/02 22:33:25   5358s] Route Infrastructure Initialized for color support successfully.
[06/02 22:33:25   5358s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:33:25   5358s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:38264.3M, EPOCH TIME: 1748918005.522018
[06/02 22:33:25   5358s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:33:25   5358s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:33:25   5358s] 
[06/02 22:33:25   5358s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:33:25   5358s] 
[06/02 22:33:25   5358s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:33:25   5358s] OPERPROF:     Starting CMU at level 3, MEM:38264.3M, EPOCH TIME: 1748918005.795310
[06/02 22:33:25   5358s] OPERPROF:     Finished CMU at level 3, CPU:0.090, REAL:0.029, MEM:38264.3M, EPOCH TIME: 1748918005.824738
[06/02 22:33:25   5358s] 
[06/02 22:33:25   5358s] Bad Lib Cell Checking (CMU) is done! (0)
[06/02 22:33:25   5358s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.650, REAL:0.307, MEM:38264.3M, EPOCH TIME: 1748918005.828735
[06/02 22:33:25   5358s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:38264.3M, EPOCH TIME: 1748918005.830928
[06/02 22:33:25   5359s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.005, MEM:38264.3M, EPOCH TIME: 1748918005.836269
[06/02 22:33:25   5359s] [CPU] DPlace-Init (cpu=0:00:00.7, real=0:00:00.0, mem=38264.3MB).
[06/02 22:33:25   5359s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.730, REAL:0.351, MEM:38264.3M, EPOCH TIME: 1748918005.845455
[06/02 22:33:25   5359s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:38264.3M, EPOCH TIME: 1748918005.847855
[06/02 22:33:25   5359s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:33:25   5359s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:33:25   5359s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:33:25   5359s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:33:25   5359s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.060, REAL:0.032, MEM:38264.3M, EPOCH TIME: 1748918005.879577
[06/02 22:33:25   5359s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/02 22:33:25   5359s] 
[06/02 22:33:25   5359s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:33:25   5359s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:33:25   5359s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/02 22:33:25   5359s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:33:25   5359s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/02 22:33:25   5359s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/02 22:33:25   5359s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/02 22:33:25   5359s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/02 22:33:25   5359s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/02 22:33:25   5359s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/02 22:33:25   5359s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/02 22:33:25   5359s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/02 22:33:25   5359s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/02 22:33:25   5359s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:33:25   5359s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/02 22:33:25   5359s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:33:25   5359s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/02 22:33:25   5359s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:33:25   5359s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/02 22:33:25   5359s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:33:25   5359s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/02 22:33:25   5359s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/02 22:33:25   5359s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/02 22:33:25   5359s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/02 22:33:25   5359s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/02 22:33:25   5359s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/02 22:33:25   5359s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/02 22:33:25   5359s] Summary for sequential cells identification: 
[06/02 22:33:25   5359s]   Identified SBFF number: 299
[06/02 22:33:25   5359s]   Identified MBFF number: 75
[06/02 22:33:25   5359s]   Identified SB Latch number: 22
[06/02 22:33:25   5359s]   Identified MB Latch number: 0
[06/02 22:33:25   5359s]   Not identified SBFF number: 15
[06/02 22:33:25   5359s]   Not identified MBFF number: 0
[06/02 22:33:25   5359s]   Not identified SB Latch number: 0
[06/02 22:33:25   5359s]   Not identified MB Latch number: 0
[06/02 22:33:25   5359s]   Number of sequential cells which are not FFs: 45
[06/02 22:33:25   5359s]  Visiting view : view_slow_mission
[06/02 22:33:25   5359s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/02 22:33:25   5359s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/02 22:33:25   5359s]  Visiting view : view_fast_mission
[06/02 22:33:25   5359s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/02 22:33:25   5359s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/02 22:33:25   5359s] TLC MultiMap info (StdDelay):
[06/02 22:33:25   5359s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/02 22:33:25   5359s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/02 22:33:25   5359s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/02 22:33:25   5359s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/02 22:33:25   5359s]  Setting StdDelay to: 6.1ps
[06/02 22:33:25   5359s] 
[06/02 22:33:25   5359s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:33:25   5359s] 
[06/02 22:33:25   5359s] Creating Lib Analyzer ...
[06/02 22:33:26   5360s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[06/02 22:33:26   5360s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[06/02 22:33:26   5360s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/02 22:33:26   5360s] 
[06/02 22:33:26   5360s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:33:27   5361s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:29:22 mem=38296.3M
[06/02 22:33:28   5361s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:29:23 mem=38296.3M
[06/02 22:33:28   5361s] Creating Lib Analyzer, finished. 
[06/02 22:33:28   5361s] **WARN: (IMPOPT-7320):	Glitch fixing has been disabled since glitch reporting is disabled. Glitch reporting can be enabled using command setSIMode -enable_glitch_report true
[06/02 22:33:28   5362s] #################################################################################
[06/02 22:33:28   5362s] # Design Stage: PostRoute
[06/02 22:33:28   5362s] # Design Name: adder
[06/02 22:33:28   5362s] # Design Mode: 22nm
[06/02 22:33:28   5362s] # Analysis Mode: MMMC OCV 
[06/02 22:33:28   5362s] # Parasitics Mode: SPEF/RCDB 
[06/02 22:33:28   5362s] # Signoff Settings: SI On 
[06/02 22:33:28   5362s] #################################################################################
[06/02 22:33:30   5364s] Topological Sorting (REAL = 0:00:00.0, MEM = 38294.3M, InitMEM = 38294.3M)
[06/02 22:33:31   5365s] *** CDM Built up (cpu=0:00:03.4  real=0:00:03.0  mem= 38305.9M) ***
[06/02 22:33:32   5367s] Processing average sequential pin duty cycle 
[06/02 22:33:32   5367s] Processing average sequential pin duty cycle 
[06/02 22:33:35   5369s] 
[06/02 22:33:35   5369s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[06/02 22:35:13   5955s] Processing average sequential pin duty cycle 
[06/02 22:36:24   6406s] **INFO: Using Advanced Metric Collection system.
[06/02 22:36:24   6406s] **optDesign ... cpu = 0:17:28, real = 0:02:59, mem = 31088.0M, totSessionCpu=1:46:47 **
[06/02 22:36:24   6406s] Existing Dirty Nets : 0
[06/02 22:36:24   6406s] New Signature Flow (optDesignCheckOptions) ....
[06/02 22:36:24   6406s] #Taking db snapshot
[06/02 22:36:24   6406s] #Taking db snapshot ... done
[06/02 22:36:24   6406s] OPERPROF: Starting checkPlace at level 1, MEM:41734.7M, EPOCH TIME: 1748918184.814919
[06/02 22:36:24   6406s] Processing tracks to init pin-track alignment.
[06/02 22:36:24   6406s] z: 1, totalTracks: 1
[06/02 22:36:24   6406s] z: 3, totalTracks: 1
[06/02 22:36:24   6406s] z: 5, totalTracks: 1
[06/02 22:36:24   6406s] z: 7, totalTracks: 1
[06/02 22:36:24   6406s] #spOpts: N=22 dpt autoPA advPA mergeVia=T pinDensity cut2cut hrOri=1 hrSnap=1 
[06/02 22:36:24   6406s] #spOpts: rpCkHalo=4 
[06/02 22:36:24   6406s] Initializing Route Infrastructure for color support ...
[06/02 22:36:24   6406s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:41734.7M, EPOCH TIME: 1748918184.815988
[06/02 22:36:24   6406s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.007, MEM:41734.7M, EPOCH TIME: 1748918184.822912
[06/02 22:36:24   6406s] Route Infrastructure Initialized for color support successfully.
[06/02 22:36:24   6406s] Cell adder LLGs are deleted
[06/02 22:36:24   6406s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:36:24   6406s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:36:24   6406s] # Building adder llgBox search-tree.
[06/02 22:36:24   6406s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:36:24   6406s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:41734.7M, EPOCH TIME: 1748918184.838051
[06/02 22:36:24   6406s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:36:24   6406s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:36:24   6406s] OPERPROF:     Starting SiteArray-Init-FPlan at level 3, MEM:41734.7M, EPOCH TIME: 1748918184.838951
[06/02 22:36:24   6406s] Max number of tech site patterns supported in site array is 256.
[06/02 22:36:24   6406s] Core basic site is GF22_DST
[06/02 22:36:24   6406s] Processing tracks to init pin-track alignment.
[06/02 22:36:24   6406s] z: 1, totalTracks: 1
[06/02 22:36:24   6406s] z: 3, totalTracks: 1
[06/02 22:36:24   6406s] z: 5, totalTracks: 1
[06/02 22:36:24   6406s] z: 7, totalTracks: 1
[06/02 22:36:24   6406s] Found no cell that needs special alignment to tracks, so switching off the check.
[06/02 22:36:25   6409s] After signature check, allow fast init is false, keep pre-filter is true.
[06/02 22:36:25   6409s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/02 22:36:25   6409s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:36:25   6409s] SiteArray: use 20,480 bytes
[06/02 22:36:25   6409s] SiteArray: current memory after site array memory allocation 41734.8M
[06/02 22:36:25   6409s] SiteArray: FP blocked sites are writable
[06/02 22:36:25   6409s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/02 22:36:25   6409s] OPERPROF:       Starting Routing-Blockage-From-Wire-Via-StBox at level 4, MEM:41734.8M, EPOCH TIME: 1748918185.362092
[06/02 22:36:25   6411s] Process 937 wires and vias for routing blockage analysis
[06/02 22:36:25   6411s] OPERPROF:       Finished Routing-Blockage-From-Wire-Via-StBox at level 4, CPU:1.950, REAL:0.249, MEM:41734.8M, EPOCH TIME: 1748918185.610857
[06/02 22:36:25   6411s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:36:25   6411s] Atter site array init, number of instance map data is 0.
[06/02 22:36:25   6411s] OPERPROF:     Finished SiteArray-Init-FPlan at level 3, CPU:4.720, REAL:0.791, MEM:41734.8M, EPOCH TIME: 1748918185.630001
[06/02 22:36:25   6411s] 
[06/02 22:36:25   6411s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:36:25   6411s] 
[06/02 22:36:25   6411s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:36:25   6411s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:4.780, REAL:0.801, MEM:41734.8M, EPOCH TIME: 1748918185.638609
[06/02 22:36:25   6411s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:41734.8M, EPOCH TIME: 1748918185.639226
[06/02 22:36:25   6411s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/02 22:36:25   6411s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:41734.8M, EPOCH TIME: 1748918185.640697
[06/02 22:36:25   6411s] Begin checking placement ... (start mem=41734.7M, init mem=41734.8M)
[06/02 22:36:25   6411s] Begin checking exclusive groups violation ...
[06/02 22:36:25   6411s] There are 0 groups to check, max #box is 0, total #box is 0
[06/02 22:36:25   6411s] Finished checking exclusive groups violations. Found 0 Vio.
[06/02 22:36:26   6418s] 
[06/02 22:36:26   6418s] Running CheckPlace using 96 threads!...
[06/02 22:36:26   6418s] 
[06/02 22:36:26   6418s] ...checkPlace MT is done!
[06/02 22:36:29   6440s] OPERPROF:   Starting checkPlace/Vio-Check at level 2, MEM:41702.7M, EPOCH TIME: 1748918189.396452
[06/02 22:36:29   6440s] OPERPROF:   Finished checkPlace/Vio-Check at level 2, CPU:0.000, REAL:0.000, MEM:41702.7M, EPOCH TIME: 1748918189.396950
[06/02 22:36:29   6440s] *info: Placed = 212            (Fixed = 142)
[06/02 22:36:29   6440s] *info: Unplaced = 0           
[06/02 22:36:29   6440s] Placement Density:78.37%(24/31)
[06/02 22:36:29   6440s] Placement Density (including fixed std cells):88.71%(53/60)
[06/02 22:36:29   6440s] Cell adder LLGs are deleted
[06/02 22:36:29   6440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:212).
[06/02 22:36:29   6440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:36:29   6440s] # Resetting pin-track-align track data.
[06/02 22:36:29   6440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:36:29   6440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:36:29   6440s] Finished checkPlace (total: cpu=0:00:33.6, real=0:00:05.0; vio checks: cpu=0:00:28.8, real=0:00:04.0; mem=41702.7M)
[06/02 22:36:29   6440s] OPERPROF: Finished checkPlace at level 1, CPU:33.630, REAL:4.589, MEM:41702.7M, EPOCH TIME: 1748918189.403657
[06/02 22:36:29   6440s] #optDebug: { P: 22 W: 1195 FE: extreme PE: high LDR: 0.5}
[06/02 22:36:29   6440s]  Initial DC engine is -> aae
[06/02 22:36:29   6440s]  
[06/02 22:36:29   6440s]  AAE-Opt:: Current number of nets in RC Memory -> 100 K
[06/02 22:36:29   6440s]  
[06/02 22:36:29   6440s]  
[06/02 22:36:29   6440s]  AAE-Opt:: New number of nets in RC Memory -> 100 K
[06/02 22:36:29   6440s]  
[06/02 22:36:29   6440s] Reset EOS DB
[06/02 22:36:29   6440s] Ignoring AAE DB Resetting ...
[06/02 22:36:29   6440s]  Set Options for AAE Based Opt flow 
[06/02 22:36:29   6440s] *** optDesign -postRoute ***
[06/02 22:36:29   6440s] DRC Margin: user margin 0.0; extra margin 0
[06/02 22:36:29   6440s] Setup Target Slack: user slack 0
[06/02 22:36:29   6440s] Hold Target Slack: user slack 0.05
[06/02 22:36:29   6440s] Cell adder LLGs are deleted
[06/02 22:36:29   6440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:36:29   6440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:36:29   6440s] OPERPROF: Starting SiteArray-Init at level 1, MEM:41702.7M, EPOCH TIME: 1748918189.427161
[06/02 22:36:29   6440s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:36:29   6440s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:36:29   6440s] OPERPROF:   Starting SiteArray-Init-FPlan at level 2, MEM:41702.7M, EPOCH TIME: 1748918189.427904
[06/02 22:36:29   6440s] Max number of tech site patterns supported in site array is 256.
[06/02 22:36:29   6440s] Core basic site is GF22_DST
[06/02 22:36:29   6442s] After signature check, allow fast init is false, keep pre-filter is true.
[06/02 22:36:29   6442s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/02 22:36:29   6442s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:36:29   6442s] SiteArray: use 20,480 bytes
[06/02 22:36:29   6442s] SiteArray: current memory after site array memory allocation 41734.8M
[06/02 22:36:29   6442s] SiteArray: FP blocked sites are writable
[06/02 22:36:29   6442s] OPERPROF:     Starting Routing-Blockage-From-Wire-Via-StBox at level 3, MEM:41734.8M, EPOCH TIME: 1748918189.909673
[06/02 22:36:30   6443s] Process 45 wires and vias for routing blockage analysis
[06/02 22:36:30   6443s] OPERPROF:     Finished Routing-Blockage-From-Wire-Via-StBox at level 3, CPU:0.940, REAL:0.126, MEM:41734.8M, EPOCH TIME: 1748918190.035783
[06/02 22:36:30   6443s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:36:30   6443s] Atter site array init, number of instance map data is 0.
[06/02 22:36:30   6443s] OPERPROF:   Finished SiteArray-Init-FPlan at level 2, CPU:3.490, REAL:0.698, MEM:41734.8M, EPOCH TIME: 1748918190.126027
[06/02 22:36:30   6443s] 
[06/02 22:36:30   6443s] 
[06/02 22:36:30   6443s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:36:30   6443s] OPERPROF: Finished SiteArray-Init at level 1, CPU:3.500, REAL:0.702, MEM:41734.8M, EPOCH TIME: 1748918190.128783
[06/02 22:36:30   6443s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:36:30   6443s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:36:30   6443s] *** InitOpt #1 [finish] (optDesign #3) : cpu/real = 0:18:05.4/0:03:04.7 (5.9), totSession cpu/real = 1:47:24.6/0:42:21.2 (2.5), mem = 41734.8M
[06/02 22:36:30   6443s] 
[06/02 22:36:30   6443s] =============================================================================================
[06/02 22:36:30   6443s]  Step TAT Report : InitOpt #1 / optDesign #3                                    23.10-p003_1
[06/02 22:36:30   6443s] =============================================================================================
[06/02 22:36:30   6443s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:36:30   6443s] ---------------------------------------------------------------------------------------------
[06/02 22:36:30   6443s] [ CellServerInit         ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.3
[06/02 22:36:30   6443s] [ LibAnalyzerInit        ]      1   0:00:02.1  (   1.1 % )     0:00:02.1 /  0:00:02.4    1.1
[06/02 22:36:30   6443s] [ PowerInterfaceInit     ]      1   0:00:02.6  (   1.4 % )     0:00:07.1 /  0:00:08.2    1.2
[06/02 22:36:30   6443s] [ MetricInit             ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:36:30   6443s] [ CheckPlace             ]      1   0:00:04.6  (   2.5 % )     0:00:04.6 /  0:00:33.6    7.3
[06/02 22:36:30   6443s] [ DetailPlaceInit        ]      1   0:00:00.3  (   0.2 % )     0:00:00.3 /  0:00:00.7    2.1
[06/02 22:36:30   6443s] [ PropagateActivity      ]      1   0:00:04.5  (   2.4 % )     0:00:04.5 /  0:00:05.6    1.2
[06/02 22:36:30   6443s] [ MISC                   ]          0:02:50.5  (  92.3 % )     0:02:50.5 /  0:17:20.4    6.1
[06/02 22:36:30   6443s] ---------------------------------------------------------------------------------------------
[06/02 22:36:30   6443s]  InitOpt #1 TOTAL                   0:03:04.7  ( 100.0 % )     0:03:04.7 /  0:18:05.4    5.9
[06/02 22:36:30   6443s] ---------------------------------------------------------------------------------------------
[06/02 22:36:30   6443s] 
[06/02 22:36:30   6443s] Include MVT Delays for Hold Opt
[06/02 22:36:30   6443s] 
[06/02 22:36:30   6443s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:36:30   6443s] Deleting Lib Analyzer.
[06/02 22:36:30   6443s] 
[06/02 22:36:30   6443s] TimeStamp Deleting Cell Server End ...
[06/02 22:36:30   6443s] ** INFO : this run is activating 'postRoute' automaton
[06/02 22:36:30   6443s] **INFO: flowCheckPoint #11 InitialSummary
[06/02 22:36:30   6443s] 
[06/02 22:36:30   6443s] Power view               = view_slow_mission
[06/02 22:36:30   6443s] Number of VT partitions  = 2
[06/02 22:36:30   6443s] Standard cells in design = 1371
[06/02 22:36:30   6443s] Instances in design      = 70
[06/02 22:36:30   6443s] 
[06/02 22:36:30   6443s] Instance distribution across the VT partitions:
[06/02 22:36:30   6443s] 
[06/02 22:36:30   6443s]  LVT : inst = 62 (88.6%), cells = 728 (53.10%)
[06/02 22:36:30   6443s]    Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 62 (88.6%)
[06/02 22:36:30   6443s] 
[06/02 22:36:30   6443s]  HVT : inst = 8 (11.4%), cells = 613 (44.71%)
[06/02 22:36:30   6443s]    Lib gf22nspslogl24edl116f_SSG_0P72V_0P00V_0P00V_0P00V_125C : inst = 8 (11.4%)
[06/02 22:36:30   6443s] 
[06/02 22:36:30   6443s] Reporting took 0 sec
[06/02 22:36:30   6443s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_9MvGS2.rcdb.d/adder.rcdb.d': 96 access done (mem: 41734.750M)
[06/02 22:36:30   6443s] tQuantus: Use design signature to decide re-extraction is ON
[06/02 22:36:30   6443s] #Start Design Signature (0)
[06/02 22:36:30   6444s] #Finish Inst Signature in MT(5985927)
[06/02 22:36:30   6444s] #Finish Net Signature in MT(28423945)
[06/02 22:36:30   6444s] #Finish SNet Signature in MT (45517256)
[06/02 22:36:30   6444s] #Run time and memory report for RC extraction:
[06/02 22:36:30   6444s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[06/02 22:36:30   6444s] #Run Statistics for snet signature:
[06/02 22:36:30   6444s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.33/96, scale score = 0.01.
[06/02 22:36:30   6444s] #    Increased memory =     0.00 (MB), total memory = 31098.48 (MB), peak memory = 31214.43 (MB)
[06/02 22:36:30   6444s] #Run Statistics for Net Final Signature:
[06/02 22:36:30   6444s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/02 22:36:30   6444s] #   Increased memory =     0.00 (MB), total memory = 31098.53 (MB), peak memory = 31214.43 (MB)
[06/02 22:36:30   6444s] #Run Statistics for Net launch:
[06/02 22:36:30   6444s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.25/96, scale score = 0.01.
[06/02 22:36:30   6444s] #    Increased memory =     0.00 (MB), total memory = 31098.53 (MB), peak memory = 31214.43 (MB)
[06/02 22:36:30   6444s] #Run Statistics for Net init_dbsNet_slist:
[06/02 22:36:30   6444s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/02 22:36:30   6444s] #   Increased memory =     0.00 (MB), total memory = 31098.53 (MB), peak memory = 31214.43 (MB)
[06/02 22:36:30   6444s] #Run Statistics for net signature:
[06/02 22:36:30   6444s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.24/96, scale score = 0.01.
[06/02 22:36:30   6444s] #    Increased memory =    -0.05 (MB), total memory = 31098.48 (MB), peak memory = 31214.43 (MB)
[06/02 22:36:30   6444s] #Run Statistics for inst signature:
[06/02 22:36:30   6444s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.37/96, scale score = 0.01.
[06/02 22:36:30   6444s] #    Increased memory =   -30.07 (MB), total memory = 31098.53 (MB), peak memory = 31214.43 (MB)
[06/02 22:36:30   6444s] tQuantus: Original signature = 45517256, new signature = 45517256
[06/02 22:36:30   6444s] tQuantus: Design is clean by design signature
[06/02 22:36:30   6444s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_9MvGS2.rcdb.d/adder.rcdb.d' for reading (mem: 41726.750M)
[06/02 22:36:30   6444s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_9MvGS2.rcdb.d/adder.rcdb.d': 0 access done (mem: 41726.750M)
[06/02 22:36:30   6444s] The design is extracted. Skipping TQuantus.
[06/02 22:36:30   6444s] OPERPROF: Starting SiteArray-Init at level 1, MEM:41726.8M, EPOCH TIME: 1748918190.736112
[06/02 22:36:30   6444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:36:30   6444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:36:30   6444s] 
[06/02 22:36:30   6444s] 
[06/02 22:36:30   6444s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:36:30   6444s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.250, REAL:0.243, MEM:41726.8M, EPOCH TIME: 1748918190.978638
[06/02 22:36:30   6444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:36:30   6444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:36:31   6444s] ** INFO: Initializing Glitch Interface
[06/02 22:36:31   6444s] ** INFO: Initializing Glitch Cache
[06/02 22:36:31   6444s] **INFO: flowCheckPoint #12 OptimizationHold
[06/02 22:36:31   6444s] OPERPROF: Starting SiteArray-Init at level 1, MEM:41755.8M, EPOCH TIME: 1748918191.013505
[06/02 22:36:31   6444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:36:31   6444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:36:31   6444s] 
[06/02 22:36:31   6444s] 
[06/02 22:36:31   6444s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:36:31   6444s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.240, REAL:0.240, MEM:41755.8M, EPOCH TIME: 1748918191.253298
[06/02 22:36:31   6444s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:36:31   6444s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:36:31   6444s] GigaOpt Hold Optimizer is used
[06/02 22:36:31   6444s] GigaOpt Checkpoint: Internal optHold -postRoute -maxLocalDensity 0.99 -numThreads 96 -nativePathGroupFlow -viewPruneEffortLevel 1
[06/02 22:36:31   6444s] Include MVT Delays for Hold Opt
[06/02 22:36:31   6444s] <optDesign CMD> fixhold  no -lvt Cells
[06/02 22:36:31   6444s] #InfoCS: Num dontuse cells 807, Num usable cells 668
[06/02 22:36:31   6444s] optDesignOneStep: Power Flow
[06/02 22:36:31   6444s] #InfoCS: Num dontuse cells 807, Num usable cells 668
[06/02 22:36:31   6444s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_9MvGS2.rcdb.d/adder.rcdb.d' for reading (mem: 41755.828M)
[06/02 22:36:31   6444s] Reading RCDB with compressed RC data.
[06/02 22:36:31   6444s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 41757.8M)
[06/02 22:36:31   6444s] End AAE Lib Interpolated Model. (MEM=41757.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:36:31   6444s] 
[06/02 22:36:31   6444s] Creating Lib Analyzer ...
[06/02 22:36:31   6444s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/02 22:36:31   6445s] 
[06/02 22:36:31   6445s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:36:31   6445s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:36:31   6445s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/02 22:36:31   6445s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:36:31   6445s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/02 22:36:31   6445s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/02 22:36:31   6445s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/02 22:36:31   6445s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/02 22:36:31   6445s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/02 22:36:31   6445s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/02 22:36:31   6445s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/02 22:36:31   6445s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/02 22:36:31   6445s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/02 22:36:31   6445s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:36:31   6445s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/02 22:36:31   6445s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:36:31   6445s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/02 22:36:31   6445s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:36:31   6445s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/02 22:36:31   6445s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:36:31   6445s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/02 22:36:31   6445s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/02 22:36:31   6445s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/02 22:36:31   6445s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/02 22:36:31   6445s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/02 22:36:31   6445s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/02 22:36:31   6445s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/02 22:36:31   6445s] Summary for sequential cells identification: 
[06/02 22:36:31   6445s]   Identified SBFF number: 299
[06/02 22:36:31   6445s]   Identified MBFF number: 75
[06/02 22:36:31   6445s]   Identified SB Latch number: 22
[06/02 22:36:31   6445s]   Identified MB Latch number: 0
[06/02 22:36:31   6445s]   Not identified SBFF number: 15
[06/02 22:36:31   6445s]   Not identified MBFF number: 0
[06/02 22:36:31   6445s]   Not identified SB Latch number: 0
[06/02 22:36:31   6445s]   Not identified MB Latch number: 0
[06/02 22:36:31   6445s]   Number of sequential cells which are not FFs: 45
[06/02 22:36:31   6445s]  Visiting view : view_slow_mission
[06/02 22:36:31   6445s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[06/02 22:36:31   6445s]    : PowerDomain = none : Weighted F : unweighted  = 5.40 (1.000) with rcCorner = -1
[06/02 22:36:31   6445s]  Visiting view : view_fast_mission
[06/02 22:36:31   6445s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 1
[06/02 22:36:31   6445s]    : PowerDomain = none : Weighted F : unweighted  = 3.30 (1.000) with rcCorner = -1
[06/02 22:36:31   6445s] TLC MultiMap info (StdDelay):
[06/02 22:36:31   6445s]   : dc_fast + lib_fast + 1 + no RcCorner := 3.3ps
[06/02 22:36:31   6445s]   : dc_fast + lib_fast + 1 + rc_fast := 6.9ps
[06/02 22:36:31   6445s]   : dc_slow + lib_slow + 1 + no RcCorner := 5.4ps
[06/02 22:36:31   6445s]   : dc_slow + lib_slow + 1 + rc_slow := 11ps
[06/02 22:36:31   6445s]  Setting StdDelay to: 11ps
[06/02 22:36:31   6445s] 
[06/02 22:36:31   6445s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:36:32   6446s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[06/02 22:36:32   6446s] Total number of usable inverters from Lib Analyzer: 5 ( UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25)
[06/02 22:36:32   6446s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/02 22:36:32   6446s] 
[06/02 22:36:32   6446s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:36:33   6447s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:47:28 mem=41765.8M
[06/02 22:36:33   6447s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:47:28 mem=41765.8M
[06/02 22:36:33   6447s] Creating Lib Analyzer, finished. 
[06/02 22:36:33   6447s] Starting initialization (fixHold) cpu=0:00:00.0 real=0:00:00.0 totSessionCpu=1:47:28 mem=41765.8M ***
[06/02 22:36:33   6447s] *** BuildHoldData #1 [begin] (optDesign #3) : totSession cpu/real = 1:47:28.5/0:42:24.5 (2.5), mem = 41765.8M
[06/02 22:36:33   6447s] Processing average sequential pin duty cycle 
[06/02 22:36:33   6447s] OPTC: user 20.0
[06/02 22:36:33   6447s] 
[06/02 22:36:33   6447s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:36:33   6447s] Deleting Lib Analyzer.
[06/02 22:36:33   6447s] 
[06/02 22:36:33   6447s] TimeStamp Deleting Cell Server End ...
[06/02 22:36:36   6451s] Starting delay calculation for Hold views
[06/02 22:36:37   6452s] AAE_INFO: opIsDesignInPostRouteState() is 1
[06/02 22:36:37   6452s] AAE_INFO: resetNetProps viewIdx 1 
[06/02 22:36:37   6452s] Starting SI iteration 1 using Infinite Timing Windows
[06/02 22:36:40   6453s] #################################################################################
[06/02 22:36:40   6453s] # Design Stage: PostRoute
[06/02 22:36:40   6453s] # Design Name: adder
[06/02 22:36:40   6453s] # Design Mode: 22nm
[06/02 22:36:40   6453s] # Analysis Mode: MMMC OCV 
[06/02 22:36:40   6453s] # Parasitics Mode: SPEF/RCDB 
[06/02 22:36:40   6453s] # Signoff Settings: SI On 
[06/02 22:36:40   6453s] #################################################################################
[06/02 22:36:40   6453s] Topological Sorting (REAL = 0:00:00.0, MEM = 42044.1M, InitMEM = 42044.1M)
[06/02 22:36:40   6453s] Setting infinite Tws ...
[06/02 22:36:40   6453s] First Iteration Infinite Tw... 
[06/02 22:36:40   6453s] Calculate late delays in OCV mode...
[06/02 22:36:40   6453s] Calculate early delays in OCV mode...
[06/02 22:36:40   6453s] Start delay calculation (fullDC) (96 T). (MEM=30756.4)
[06/02 22:36:40   6453s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[06/02 22:36:40   6453s] End AAE Lib Interpolated Model. (MEM=42055.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:36:41   6455s] Total number of fetched objects 96
[06/02 22:36:41   6455s] AAE_INFO-618: Total number of nets in the design is 100,  100.0 percent of the nets selected for SI analysis
[06/02 22:36:41   6456s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/02 22:36:41   6456s] End delay calculation. (MEM=30895.6 CPU=0:00:01.3 REAL=0:00:01.0)
[06/02 22:36:41   6456s] End delay calculation (fullDC). (MEM=30895.6 CPU=0:00:02.4 REAL=0:00:01.0)
[06/02 22:36:41   6456s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/.AAE_DjIfGi/.AAE_2876/waveform.data...
[06/02 22:36:41   6456s] *** CDM Built up (cpu=0:00:02.5  real=0:00:01.0  mem= 47235.2M) ***
[06/02 22:36:43   6458s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47235.2M)
[06/02 22:36:43   6458s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/02 22:36:43   6458s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47235.2M)
[06/02 22:36:43   6458s] 
[06/02 22:36:43   6458s] Executing IPO callback for view pruning ..
[06/02 22:36:43   6458s] Starting SI iteration 2
[06/02 22:36:43   6458s] Calculate late delays in OCV mode...
[06/02 22:36:43   6458s] Calculate early delays in OCV mode...
[06/02 22:36:43   6458s] Start delay calculation (fullDC) (96 T). (MEM=30877.6)
[06/02 22:36:43   6458s] End AAE Lib Interpolated Model. (MEM=42167.3 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:36:43   6459s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[06/02 22:36:43   6459s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 96. 
[06/02 22:36:43   6459s] Total number of fetched objects 96
[06/02 22:36:43   6459s] AAE_INFO-618: Total number of nets in the design is 100,  33.0 percent of the nets selected for SI analysis
[06/02 22:36:43   6459s] End delay calculation. (MEM=30926.8 CPU=0:00:00.9 REAL=0:00:00.0)
[06/02 22:36:43   6459s] End delay calculation (fullDC). (MEM=30926.8 CPU=0:00:00.9 REAL=0:00:00.0)
[06/02 22:36:43   6459s] *** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 47015.1M) ***
[06/02 22:36:45   6462s] *** Done Building Timing Graph (cpu=0:00:10.5 real=0:00:09.0 totSessionCpu=1:47:43 mem=47013.1M)
[06/02 22:36:45   6462s] 
[06/02 22:36:45   6462s] Active hold views:
[06/02 22:36:45   6462s]  view_fast_mission
[06/02 22:36:45   6462s]   Dominating endpoints: 0
[06/02 22:36:45   6462s]   Dominating TNS: -0.000
[06/02 22:36:45   6462s] 
[06/02 22:36:45   6462s] Done building cte hold timing graph (fixHold) cpu=0:00:15.2 real=0:00:12.0 totSessionCpu=1:47:44 mem=47045.1M ***
[06/02 22:36:45   6462s] OPTC: user 20.0
[06/02 22:36:45   6462s] Done building hold timer [195 node(s), 236 edge(s), 1 view(s)] (fixHold) cpu=0:00:15.5 real=0:00:12.0 totSessionCpu=1:47:44 mem=47045.1M ***
[06/02 22:36:48   6465s] Starting delay calculation for Setup views
[06/02 22:36:48   6466s] AAE_INFO: opIsDesignInPostRouteState() is 1
[06/02 22:36:48   6466s] AAE_INFO: resetNetProps viewIdx 0 
[06/02 22:36:48   6466s] Starting SI iteration 1 using Infinite Timing Windows
[06/02 22:36:52   6467s] #################################################################################
[06/02 22:36:52   6467s] # Design Stage: PostRoute
[06/02 22:36:52   6467s] # Design Name: adder
[06/02 22:36:52   6467s] # Design Mode: 22nm
[06/02 22:36:52   6467s] # Analysis Mode: MMMC OCV 
[06/02 22:36:52   6467s] # Parasitics Mode: SPEF/RCDB 
[06/02 22:36:52   6467s] # Signoff Settings: SI On 
[06/02 22:36:52   6467s] #################################################################################
[06/02 22:36:52   6467s] Topological Sorting (REAL = 0:00:00.0, MEM = 47025.4M, InitMEM = 47025.4M)
[06/02 22:36:52   6467s] Setting infinite Tws ...
[06/02 22:36:52   6467s] First Iteration Infinite Tw... 
[06/02 22:36:52   6467s] Calculate early delays in OCV mode...
[06/02 22:36:52   6467s] Calculate late delays in OCV mode...
[06/02 22:36:52   6467s] Start delay calculation (fullDC) (96 T). (MEM=31042.8)
[06/02 22:36:52   6467s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[06/02 22:36:52   6467s] End AAE Lib Interpolated Model. (MEM=47037 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:36:52   6470s] Total number of fetched objects 96
[06/02 22:36:52   6470s] AAE_INFO-618: Total number of nets in the design is 100,  100.0 percent of the nets selected for SI analysis
[06/02 22:36:52   6470s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/02 22:36:52   6470s] End delay calculation. (MEM=31066.6 CPU=0:00:01.3 REAL=0:00:00.0)
[06/02 22:36:52   6470s] End delay calculation (fullDC). (MEM=31066.6 CPU=0:00:02.9 REAL=0:00:00.0)
[06/02 22:36:52   6470s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/.AAE_DjIfGi/.AAE_2876/waveform.data...
[06/02 22:36:52   6470s] *** CDM Built up (cpu=0:00:02.9  real=0:00:00.0  mem= 47043.1M) ***
[06/02 22:36:54   6472s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47043.1M)
[06/02 22:36:54   6472s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/02 22:36:54   6472s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47043.1M)
[06/02 22:36:54   6472s] 
[06/02 22:36:54   6472s] Executing IPO callback for view pruning ..
[06/02 22:36:54   6472s] Starting SI iteration 2
[06/02 22:36:54   6472s] Calculate early delays in OCV mode...
[06/02 22:36:54   6472s] Calculate late delays in OCV mode...
[06/02 22:36:54   6472s] Start delay calculation (fullDC) (96 T). (MEM=30797.3)
[06/02 22:36:54   6472s] End AAE Lib Interpolated Model. (MEM=42085.2 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:36:54   6473s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[06/02 22:36:54   6473s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 96. 
[06/02 22:36:54   6473s] Total number of fetched objects 96
[06/02 22:36:54   6473s] AAE_INFO-618: Total number of nets in the design is 100,  2.0 percent of the nets selected for SI analysis
[06/02 22:36:54   6473s] End delay calculation. (MEM=30807.4 CPU=0:00:01.0 REAL=0:00:00.0)
[06/02 22:36:54   6473s] End delay calculation (fullDC). (MEM=30807.4 CPU=0:00:01.0 REAL=0:00:00.0)
[06/02 22:36:54   6473s] *** CDM Built up (cpu=0:00:01.0  real=0:00:00.0  mem= 46740.6M) ***
[06/02 22:36:56   6475s] 
[06/02 22:36:56   6475s] Creating Lib Analyzer ...
[06/02 22:36:56   6475s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/02 22:36:56   6475s] 
[06/02 22:36:56   6475s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:36:56   6475s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:36:56   6475s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/02 22:36:56   6475s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:36:56   6475s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/02 22:36:56   6475s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/02 22:36:56   6475s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/02 22:36:56   6475s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/02 22:36:56   6475s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/02 22:36:56   6475s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/02 22:36:56   6475s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/02 22:36:56   6475s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/02 22:36:56   6475s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/02 22:36:56   6475s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:36:56   6475s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/02 22:36:56   6475s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:36:56   6475s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/02 22:36:56   6475s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:36:56   6475s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/02 22:36:56   6475s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:36:56   6475s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/02 22:36:56   6475s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/02 22:36:56   6475s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/02 22:36:56   6475s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/02 22:36:56   6475s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/02 22:36:56   6475s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/02 22:36:56   6475s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/02 22:36:56   6475s] Summary for sequential cells identification: 
[06/02 22:36:56   6475s]   Identified SBFF number: 299
[06/02 22:36:56   6475s]   Identified MBFF number: 75
[06/02 22:36:56   6475s]   Identified SB Latch number: 22
[06/02 22:36:56   6475s]   Identified MB Latch number: 0
[06/02 22:36:56   6475s]   Not identified SBFF number: 15
[06/02 22:36:56   6475s]   Not identified MBFF number: 0
[06/02 22:36:56   6475s]   Not identified SB Latch number: 0
[06/02 22:36:56   6475s]   Not identified MB Latch number: 0
[06/02 22:36:56   6475s]   Number of sequential cells which are not FFs: 45
[06/02 22:36:56   6475s]  Visiting view : view_slow_mission
[06/02 22:36:56   6475s]    : PowerDomain = none : Weighted F : unweighted  = 11.00 (1.000) with rcCorner = 0
[06/02 22:36:56   6475s]    : PowerDomain = none : Weighted F : unweighted  = 5.40 (1.000) with rcCorner = -1
[06/02 22:36:56   6475s]  Visiting view : view_fast_mission
[06/02 22:36:56   6475s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 1
[06/02 22:36:56   6475s]    : PowerDomain = none : Weighted F : unweighted  = 3.30 (1.000) with rcCorner = -1
[06/02 22:36:56   6475s] TLC MultiMap info (StdDelay):
[06/02 22:36:56   6475s]   : dc_fast + lib_fast + 1 + no RcCorner := 3.3ps
[06/02 22:36:56   6475s]   : dc_fast + lib_fast + 1 + rc_fast := 6.9ps
[06/02 22:36:56   6475s]   : dc_slow + lib_slow + 1 + no RcCorner := 5.4ps
[06/02 22:36:56   6475s]   : dc_slow + lib_slow + 1 + rc_slow := 11ps
[06/02 22:36:56   6475s]  Setting StdDelay to: 11ps
[06/02 22:36:56   6475s] 
[06/02 22:36:56   6475s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:36:56   6476s] Total number of usable buffers from Lib Analyzer: 48 ( UDB116SVT24_BUF_1 UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_S_1 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_S_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_D_16 UDB116SVT24_BUF_12P5 UDB116SVT24_BUF_16 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_24 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32 UDB116SVT24_BUF_S_32)
[06/02 22:36:56   6476s] Total number of usable inverters from Lib Analyzer: 5 ( UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25)
[06/02 22:36:56   6476s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/02 22:36:56   6476s] 
[06/02 22:36:56   6476s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:36:57   6477s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:47:59 mem=46770.7M
[06/02 22:36:57   6478s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:47:59 mem=46770.7M
[06/02 22:36:57   6478s] Creating Lib Analyzer, finished. 
[06/02 22:37:00   6481s] *** Done Building Timing Graph (cpu=0:00:16.2 real=0:00:12.0 totSessionCpu=1:48:03 mem=46738.6M)
[06/02 22:37:00   6481s] Done building cte setup timing graph (fixHold) cpu=0:00:34.5 real=0:00:27.0 totSessionCpu=1:48:03 mem=46738.6M ***
[06/02 22:37:00   6482s] *info: category slack lower bound [L 0.0] default
[06/02 22:37:00   6482s] --------------------------------------------------- 
[06/02 22:37:00   6482s]    Setup Violation Summary with Target Slack (0.000 ns)
[06/02 22:37:00   6482s] --------------------------------------------------- 
[06/02 22:37:00   6482s]          WNS    reg2regWNS
[06/02 22:37:00   6482s]    99.067 ns     99.067 ns
[06/02 22:37:00   6482s] --------------------------------------------------- 
[06/02 22:37:00   6482s] ** INFO: Initializing Glitch Interface
[06/02 22:37:00   6482s]   Timing/DRV Snapshot: (REF)
[06/02 22:37:00   6482s]      Weighted WNS: 0.000
[06/02 22:37:00   6482s]       All  PG WNS: 0.000
[06/02 22:37:00   6482s]       High PG WNS: 0.000
[06/02 22:37:00   6482s]       All  PG TNS: 0.000
[06/02 22:37:00   6482s]       High PG TNS: 0.000
[06/02 22:37:00   6482s]       Low  PG TNS: 0.000
[06/02 22:37:00   6482s]          Tran DRV: 0 (0)
[06/02 22:37:00   6482s]           Cap DRV: 0 (0)
[06/02 22:37:00   6482s]        Fanout DRV: 0 (0)
[06/02 22:37:00   6482s]            Glitch: 0 (0)
[06/02 22:37:00   6482s]    Category Slack: { [L, 99.067] }
[06/02 22:37:00   6482s] 
[06/02 22:37:00   6482s] OPTC: m4 20.0 50.0
[06/02 22:37:00   6482s] OPTC: view 50.0
[06/02 22:37:00   6482s] Setting latch borrow mode to budget during optimization.
[06/02 22:37:05   6488s]  Design has 78 nets in selected transition density range, driven by 16 HVT insts, 0 MVT insts and 62 LVT insts
[06/02 22:37:05   6488s] 
[06/02 22:37:05   6488s] *Info: minBufDelay = 13.9 ps, libStdDelay = 11.0 ps, minBufSize = 250560 (4.0)
[06/02 22:37:05   6488s] *Info: worst delay setup view: view_slow_mission
[06/02 22:37:05   6488s] Footprint list for hold buffering (delay unit: ps)
[06/02 22:37:05   6488s] =================================================================
[06/02 22:37:05   6488s] *Info:  holdDelay delayRatio delaySens IGArea drvRes cellname(iterm,oterm)
[06/02 22:37:05   6488s] ------------------------------------------------------------------
[06/02 22:37:05   6488s] *Info:        9.3       1.71     22.28    4.0  22.21 UDB116SVT24_BUF_2 (A,X)
[06/02 22:37:05   6488s] *Info:        9.7       1.64     23.34    4.0  22.88 UDB116SVT24_BUF_1P75 (A,X)
[06/02 22:37:05   6488s] *Info:       10.8       1.60     28.65    4.0  27.11 UDB116SVT24_BUF_1P5 (A,X)
[06/02 22:37:05   6488s] *Info:       11.0       1.65     45.63    4.0  45.22 UDB116SVT24_BUF_L_1 (A,X)
[06/02 22:37:05   6488s] *Info:       10.3       1.69     14.86    5.0  14.87 UDB116SVT24_BUF_M_3 (A,X)
[06/02 22:37:05   6488s] *Info:       10.6       1.60     14.86    5.0  15.26 UDB116SVT24_BUF_2P75 (A,X)
[06/02 22:37:05   6488s] *Info:       10.1       1.55     23.34    5.0  22.53 UDB116SVT24_BUF_M_2 (A,X)
[06/02 22:37:05   6488s] *Info:       11.0       1.67     10.61    6.0  10.90 UDB116SVT24_BUF_D_4 (A,X)
[06/02 22:37:05   6488s] *Info:        8.7       1.66     14.86    6.0  14.59 UDB116SVT24_BUF_3 (A,X)
[06/02 22:37:05   6488s] *Info:       10.7       1.60     26.53    6.0  25.12 UDB116SVT24_BUF_S_2 (A,X)
[06/02 22:37:05   6488s] *Info:       11.1       1.51     26.53    6.0  25.16 UDB116SVT24_BUF_S_1P5 (A,X)
[06/02 22:37:05   6488s] *Info:        8.5       1.64     10.61    7.0  10.70 UDB116SVT24_BUF_4 (A,X)
[06/02 22:37:05   6488s] *Info:        8.9       1.56     10.61    7.0  11.02 UDB116SVT24_BUF_3P75 (A,X)
[06/02 22:37:05   6488s] *Info:        9.2       1.54     11.67    7.0  11.67 UDB116SVT24_BUF_3P5 (A,X)
[06/02 22:37:05   6488s] *Info:        9.4       1.53     11.67    8.0  11.12 UDB116SVT24_BUF_M_4 (A,X)
[06/02 22:37:05   6488s] *Info:        9.3       1.60     15.92    8.0  15.63 UDB116SVT24_BUF_S_3 (A,X)
[06/02 22:37:05   6488s] *Info:       10.9       1.62     16.98    8.0  16.19 UDB116SVT24_BUF_S_2P5 (A,X)
[06/02 22:37:05   6488s] *Info:        9.2       1.64      7.43    9.0   7.25 UDB116SVT24_BUF_M_6 (A,X)
[06/02 22:37:05   6488s] *Info:        9.6       1.56      8.49    9.0   7.47 UDB116SVT24_BUF_5P5 (A,X)
[06/02 22:37:05   6488s] *Info:        8.8       1.65      9.55    9.0   8.74 UDB116SVT24_BUF_5 (A,X)
[06/02 22:37:05   6488s] *Info:        9.1       1.62     12.73    9.0  12.14 UDB116SVT24_BUF_S_4 (A,X)
[06/02 22:37:05   6488s] *Info:        8.7       1.66      7.43   10.0   7.29 UDB116SVT24_BUF_6 (A,X)
[06/02 22:37:05   6488s] *Info:        9.4       1.59      9.55   10.0   9.54 UDB116SVT24_BUF_S_5 (A,X)
[06/02 22:37:05   6488s] *Info:       10.3       1.65      8.49   11.0   5.51 UDB116SVT24_BUF_D_8 (A,X)
[06/02 22:37:05   6488s] *Info:        9.2       1.64      8.49   12.0   5.53 UDB116SVT24_BUF_MN_8 (A,X)
[06/02 22:37:05   6488s] *Info:        9.6       1.56      8.49   12.0   5.71 UDB116SVT24_BUF_7P5 (A,X)
[06/02 22:37:05   6488s] *Info:        9.0       1.61      7.43   12.0   6.56 UDB116SVT24_BUF_6P5 (A,X)
[06/02 22:37:05   6488s] *Info:        9.6       1.64      9.55   12.0   8.24 UDB116SVT24_BUF_S_6 (A,X)
[06/02 22:37:05   6488s] *Info:        9.6       1.66      8.49   13.0   4.96 UDB116SVT24_BUF_9 (A,X)
[06/02 22:37:05   6488s] *Info:        8.6       1.65      8.49   13.0   5.54 UDB116SVT24_BUF_8 (A,X)
[06/02 22:37:05   6488s] *Info:        9.2       1.67      7.43   16.0   4.49 UDB116SVT24_BUF_10 (A,X)
[06/02 22:37:05   6488s] *Info:        9.6       1.75      7.43   18.0   5.08 UDB116SVT24_BUF_S_10 (A,X)
[06/02 22:37:05   6488s] *Info:        9.1       1.67      6.37   19.0   3.81 UDB116SVT24_BUF_12 (A,X)
[06/02 22:37:05   6488s] *Info:        9.2       1.75      7.43   21.0   4.20 UDB116SVT24_BUF_S_12 (A,X)
[06/02 22:37:05   6488s] *Info:        9.5       1.63      4.24   27.0   2.81 UDB116SVT24_BUF_16P5 (A,X)
[06/02 22:37:05   6488s] *Info:        9.5       1.66      6.37   27.0   3.13 UDB116SVT24_BUF_S_16 (A,X)
[06/02 22:37:05   6488s] *Info:        9.6       1.67      4.24   33.0   2.58 UDB116SVT24_BUF_S_20 (A,X)
[06/02 22:37:05   6488s] *Info:        9.8       1.69      4.24   39.0   2.23 UDB116SVT24_BUF_S_24 (A,X)
[06/02 22:37:05   6488s] *Info:       11.1       1.68      2.12   41.0   1.62 UDB116SVT24_BUF_D_32 (A,X)
[06/02 22:37:05   6488s] *Info:       10.3       1.64      2.12   49.0   1.71 UDB116SVT24_BUF_32 (A,X)
[06/02 22:37:05   6488s] =================================================================
[06/02 22:37:05   6488s] Hold Timer stdDelay =  6.9ps
[06/02 22:37:05   6488s]  Visiting view : view_fast_mission
[06/02 22:37:05   6488s]    : PowerDomain = none : Weighted F : unweighted  = 6.90 (1.000) with rcCorner = 1
[06/02 22:37:05   6488s]    : PowerDomain = none : Weighted F : unweighted  = 3.30 (1.000) with rcCorner = -1
[06/02 22:37:05   6488s] Hold Timer stdDelay =  6.9ps (view_fast_mission)
[06/02 22:37:05   6488s] OPERPROF: Starting SiteArray-Init at level 1, MEM:46738.6M, EPOCH TIME: 1748918225.458979
[06/02 22:37:05   6488s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:37:05   6488s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:37:05   6489s] 
[06/02 22:37:05   6489s] 
[06/02 22:37:05   6489s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:37:05   6489s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.760, REAL:0.276, MEM:46738.6M, EPOCH TIME: 1748918225.735443
[06/02 22:37:05   6489s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:37:05   6489s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:37:05   6489s] ** INFO: Initializing Glitch Interface
[06/02 22:37:05   6489s] 
------------------------------------------------------------------
     Hold Opt Initial Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission
Hold views included:
 view_fast_mission

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.067  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+--------------------+---------+---------+---------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| -0.014  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):| -0.043  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    6    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.373%
------------------------------------------------------------------

[06/02 22:37:05   6489s] **optDesign ... cpu = 0:18:51, real = 0:03:40, mem = 31387.2M, totSessionCpu=1:48:10 **
[06/02 22:37:05   6489s] Begin: Collecting metrics
[06/02 22:37:07   6490s] 
 ------------------------------------------------------------------------------------ 
| Snapshot        | WNS    | TNS | Density (%) | Resource               | DRVs       |
|                 | ALL (ns)     |             | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+----------+-------------+------+-----|
| initial_summary | 99.067 |   0 |       78.37 | 0:00:34  |       42133 |    0 |   0 |
 ------------------------------------------------------------------------------------ 
[06/02 22:37:07   6491s] Ending "collect_metrics" (total cpu=0:00:01.6, real=0:00:02.0, peak res=31602.5M, current mem=31387.2M)

[06/02 22:37:07   6491s] End: Collecting metrics
[06/02 22:37:07   6491s] *** BuildHoldData #1 [finish] (optDesign #3) : cpu/real = 0:00:43.6/0:00:34.2 (1.3), totSession cpu/real = 1:48:12.1/0:42:58.6 (2.5), mem = 42132.7M
[06/02 22:37:07   6491s] 
[06/02 22:37:07   6491s] =============================================================================================
[06/02 22:37:07   6491s]  Step TAT Report : BuildHoldData #1 / optDesign #3                              23.10-p003_1
[06/02 22:37:07   6491s] =============================================================================================
[06/02 22:37:07   6491s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:37:07   6491s] ---------------------------------------------------------------------------------------------
[06/02 22:37:07   6491s] [ ViewPruning            ]      7   0:00:02.7  (   8.0 % )     0:00:04.6 /  0:00:06.8    1.5
[06/02 22:37:07   6491s] [ OptSummaryReport       ]      1   0:00:00.3  (   1.0 % )     0:00:00.4 /  0:00:01.0    2.2
[06/02 22:37:07   6491s] [ MetricReport           ]      1   0:00:01.7  (   4.9 % )     0:00:01.7 /  0:00:01.6    1.0
[06/02 22:37:07   6491s] [ DrvReport              ]      2   0:00:00.2  (   0.6 % )     0:00:00.2 /  0:00:00.3    1.7
[06/02 22:37:07   6491s] [ SlackTraversorInit     ]      3   0:00:00.0  (   0.0 % )     0:00:00.3 /  0:00:00.4    1.6
[06/02 22:37:07   6491s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:37:07   6491s] [ HoldTimerInit          ]      1   0:00:00.1  (   0.3 % )     0:00:00.1 /  0:00:00.2    1.9
[06/02 22:37:07   6491s] [ HoldInitFootPrintList  ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:37:07   6491s] [ HoldTimerNodeList      ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:37:07   6491s] [ UpdateTimingGraph      ]      4   0:00:12.1  (  35.3 % )     0:00:20.5 /  0:00:26.7    1.3
[06/02 22:37:07   6491s] [ FullDelayCalc          ]      4   0:00:02.4  (   6.9 % )     0:00:02.4 /  0:00:07.2    3.1
[06/02 22:37:07   6491s] [ TimingUpdate           ]      8   0:00:06.1  (  17.9 % )     0:00:06.1 /  0:00:09.9    1.6
[06/02 22:37:07   6491s] [ TimingReport           ]      2   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.2    1.4
[06/02 22:37:07   6491s] [ IncrTimingUpdate       ]      3   0:00:00.3  (   0.7 % )     0:00:00.3 /  0:00:00.4    1.5
[06/02 22:37:07   6491s] [ MISC                   ]          0:00:08.2  (  24.1 % )     0:00:08.2 /  0:00:08.7    1.1
[06/02 22:37:07   6491s] ---------------------------------------------------------------------------------------------
[06/02 22:37:07   6491s]  BuildHoldData #1 TOTAL             0:00:34.2  ( 100.0 % )     0:00:34.2 /  0:00:43.6    1.3
[06/02 22:37:07   6491s] ---------------------------------------------------------------------------------------------
[06/02 22:37:07   6491s] 
[06/02 22:37:07   6491s] *** HoldOpt #1 [begin] (optDesign #3) : totSession cpu/real = 1:48:12.1/0:42:58.6 (2.5), mem = 42132.7M
[06/02 22:37:07   6491s] Processing average sequential pin duty cycle 
[06/02 22:37:07   6491s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeOptimizer.2876.16
[06/02 22:37:07   6491s] #optDebug: Start CG creation (mem=42132.7M)
[06/02 22:37:07   6491s]  ...initializing CG 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:37:07   6491s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:50:52   6504s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:50:52   6504s] 	CornerforLayerOpt timing analysis view view_slow_mission has been selected for calibration 
[06/02 22:50:52   6504s] ToF 76.6300um
[06/02 22:50:52   6504s] (cpu=0:00:13.9, mem=42309.2M)
[06/02 22:50:52   6504s]  ...processing cgPrt (cpu=0:00:13.9, mem=42309.2M)
[06/02 22:50:52   6504s]  ...processing cgEgp (cpu=0:00:13.9, mem=42309.2M)
[06/02 22:50:52   6504s]  ...processing cgPbk (cpu=0:00:13.9, mem=42309.2M)
[06/02 22:50:52   6504s]  ...processing cgNrb(cpu=0:00:13.9, mem=42309.2M)
[06/02 22:50:52   6504s]  ...processing cgObs (cpu=0:00:13.9, mem=42309.2M)
[06/02 22:50:52   6504s]  ...processing cgCon (cpu=0:00:13.9, mem=42309.2M)
[06/02 22:50:52   6504s]  ...processing cgPdm (cpu=0:00:13.9, mem=42309.2M)
[06/02 22:50:52   6504s] #optDebug: Finish CG creation (cpu=0:00:13.9, mem=42309.2M)
[06/02 22:50:53   6505s] (I,S,L,T): view_slow_mission: 0.000108809, 0.000103835, 0.00271511, 0.00292775
[06/02 22:50:53   6505s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[06/02 22:50:53   6505s] 
[06/02 22:50:53   6505s] Active Setup views: view_slow_mission 
[06/02 22:50:53   6505s] HoldSingleBuffer minRootGain=4
[06/02 22:50:53   6505s] HoldSingleBuffer minRootGain=4
[06/02 22:50:53   6505s] HoldSingleBuffer minRootGain=4
[06/02 22:50:53   6505s] HoldSingleBuffer minRootGain=4
[06/02 22:50:53   6505s] *info: Run optDesign holdfix with 96 threads.
[06/02 22:50:53   6505s] --------------------------------------------------- 
[06/02 22:50:53   6505s]    Hold Timing Summary  - Initial 
[06/02 22:50:53   6505s] --------------------------------------------------- 
[06/02 22:50:53   6505s]  Target slack:       0.0500 ns
[06/02 22:50:53   6505s]  View: view_fast_mission 
[06/02 22:50:53   6505s]    WNS:      -0.0138  >>>  WNS:      -0.0638 with TargetSlack
[06/02 22:50:53   6505s]    TNS:      -0.0429  >>>  TNS:      -0.5190 with TargetSlack
[06/02 22:50:53   6505s]    VP :            6  >>>  VP:           10  with TargetSlack
[06/02 22:50:53   6505s]    Worst hold path end point: sum[7]
[06/02 22:50:53   6505s] --------------------------------------------------- 
[06/02 22:50:53   6505s] OPERPROF: Starting SiteArray-Init at level 1, MEM:46587.0M, EPOCH TIME: 1748919053.197442
[06/02 22:50:53   6505s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:50:53   6505s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:50:53   6505s] 
[06/02 22:50:53   6505s] 
[06/02 22:50:53   6505s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:50:53   6505s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.340, REAL:0.320, MEM:46592.0M, EPOCH TIME: 1748919053.517545
[06/02 22:50:53   6505s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:50:53   6505s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:50:53   6505s] [oiPhyDebug] optDemand 53682480.00, spDemand 24742800.00.
[06/02 22:50:53   6505s] [LDM::Info] TotalInstCnt at InitDesignMc1: 212
[06/02 22:50:53   6505s] [LDM::Info] maxLocalDensity 0.98, TinyGridDensity 1000.00 
[06/02 22:50:53   6505s] [LDM::Info] Creating PhyDesignMc. totSessionCpu=1:48:27 mem=46592.0M
[06/02 22:50:53   6505s] OPERPROF: Starting DPlace-Init at level 1, MEM:46592.0M, EPOCH TIME: 1748919053.540080
[06/02 22:50:53   6505s] Processing tracks to init pin-track alignment.
[06/02 22:50:53   6505s] z: 1, totalTracks: 1
[06/02 22:50:53   6505s] z: 3, totalTracks: 1
[06/02 22:50:53   6505s] z: 5, totalTracks: 1
[06/02 22:50:53   6505s] z: 7, totalTracks: 1
[06/02 22:50:53   6505s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/02 22:50:53   6505s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:50:53   6505s] Initializing Route Infrastructure for color support ...
[06/02 22:50:53   6505s] OPERPROF:   Starting Route-Infrastructure-Color-Support-Init at level 2, MEM:46592.0M, EPOCH TIME: 1748919053.540999
[06/02 22:50:53   6505s] OPERPROF:   Finished Route-Infrastructure-Color-Support-Init at level 2, CPU:0.010, REAL:0.007, MEM:46592.0M, EPOCH TIME: 1748919053.547884
[06/02 22:50:53   6505s] Route Infrastructure Initialized for color support successfully.
[06/02 22:50:53   6505s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:50:53   6505s] OPERPROF:   Starting SiteArray-Init at level 2, MEM:46592.0M, EPOCH TIME: 1748919053.555833
[06/02 22:50:53   6505s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:50:53   6505s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:50:53   6506s] 
[06/02 22:50:53   6506s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:50:53   6506s] 
[06/02 22:50:53   6506s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:50:53   6506s] 
[06/02 22:50:53   6506s]  Skipping Bad Lib Cell Checking (CMU) !
[06/02 22:50:53   6506s] OPERPROF:   Finished SiteArray-Init at level 2, CPU:0.270, REAL:0.250, MEM:46592.0M, EPOCH TIME: 1748919053.805609
[06/02 22:50:53   6506s] OPERPROF:   Starting Placement-Init-SB-Tree at level 2, MEM:46592.0M, EPOCH TIME: 1748919053.805836
[06/02 22:50:53   6506s] OPERPROF:   Finished Placement-Init-SB-Tree at level 2, CPU:0.010, REAL:0.005, MEM:46592.0M, EPOCH TIME: 1748919053.810802
[06/02 22:50:53   6506s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:00.0, mem=46592.0MB).
[06/02 22:50:53   6506s] OPERPROF: Finished DPlace-Init at level 1, CPU:0.290, REAL:0.272, MEM:46592.0M, EPOCH TIME: 1748919053.811605
[06/02 22:50:53   6506s] [LDM::Info] SmallGridBinSize=20 TinyGridBinSize=10
[06/02 22:50:54   6506s] [LDM::Info] TotalInstCnt at PhyDesignMc Initialization: 212
[06/02 22:50:54   6506s] [LDM::Info] Creating PhyDesignMc, finished. totSessionCpu=1:48:27 mem=46625.0M
[06/02 22:50:54   6506s] OPERPROF: Starting Init-Far-Eye at level 1, MEM:46625.0M, EPOCH TIME: 1748919054.008106
[06/02 22:50:54   6506s] Found 0 hard placement blockage before merging.
[06/02 22:50:54   6506s] OPERPROF: Finished Init-Far-Eye at level 1, CPU:0.000, REAL:0.000, MEM:46625.0M, EPOCH TIME: 1748919054.008376
[06/02 22:50:54   6506s] 
[06/02 22:50:54   6506s] *** Starting Core Fixing (fixHold) cpu=0:00:59.0 real=0:14:21 totSessionCpu=1:48:27 mem=46625.0M density=78.373% ***
[06/02 22:50:54   6506s] Optimizer Target Slack 0.000 StdDelay is 0.00690  
[06/02 22:50:54   6506s] ### Creating RouteCongInterface, started
[06/02 22:50:54   6506s] {MMLU 0 0 96}
[06/02 22:50:54   6506s] [oiLAM] Zs 11, 12
[06/02 22:50:54   6506s] ### Creating LA Mngr. totSessionCpu=1:48:27 mem=46625.0M
[06/02 22:50:54   6506s] ### Creating LA Mngr, finished. totSessionCpu=1:48:27 mem=46625.0M
[06/02 22:50:54   6506s] ### Creating RouteCongInterface, finished

------------------------------------------------------------------
     Phase Initial Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.067  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 78.373%
------------------------------------------------------------------
[06/02 22:50:54   6506s] (I,S,L,T): view_slow_mission: 0.000108809, 0.000103835, 0.00271511, 0.00292775
[06/02 22:50:54   6506s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[06/02 22:50:54   6506s] *info: Hold Batch Commit is enabled
[06/02 22:50:54   6506s] *info: Levelized Batch Commit is enabled
[06/02 22:50:54   6506s] 
[06/02 22:50:54   6506s] Phase I ......
[06/02 22:50:54   6506s] Executing transform: ECO Safe Resize
[06/02 22:50:54   6506s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[06/02 22:50:54   6506s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[06/02 22:50:54   6506s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[06/02 22:50:54   6506s] Worst hold path end point:
[06/02 22:50:54   6506s]   sum[7]
[06/02 22:50:54   6506s]     net: sum[7] (nrTerm=2)
[06/02 22:50:54   6506s] |   0|  -0.014|    -0.04|       6|          0|       0(     0)|   78.37%|   0:00:00.0| 46726.5M|
[06/02 22:50:54   6506s] Worst hold path end point:
[06/02 22:50:54   6506s]   sum[7]
[06/02 22:50:54   6506s]     net: sum[7] (nrTerm=2)
[06/02 22:50:54   6506s] |   1|  -0.014|    -0.04|       6|          0|       0(     0)|   78.37%|   0:00:00.0| 46726.5M|
[06/02 22:50:54   6506s] 
[06/02 22:50:54   6506s] Capturing REF for hold ...
[06/02 22:50:54   6506s]    Hold Timing Snapshot: (REF)
[06/02 22:50:54   6506s]              All PG WNS: -0.014
[06/02 22:50:54   6506s]              All PG TNS: -0.043
[06/02 22:50:54   6506s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[06/02 22:50:54   6506s] Executing transform: AddBuffer + LegalResize
[06/02 22:50:54   6506s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[06/02 22:50:54   6506s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[06/02 22:50:54   6506s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[06/02 22:50:54   6506s] Worst hold path end point:
[06/02 22:50:54   6506s]   sum[7]
[06/02 22:50:54   6506s]     net: sum[7] (nrTerm=2)
[06/02 22:50:54   6506s] |   0|  -0.014|    -0.04|       6|          0|       0(     0)|   78.37%|   0:00:00.0| 46726.5M|
[06/02 22:50:54   6509s] Worst hold path end point:
[06/02 22:50:54   6509s]   sum[7]
[06/02 22:50:54   6509s]     net: sum[7] (nrTerm=2)
[06/02 22:50:54   6509s] |   1|  -0.014|    -0.04|       6|          0|       0(     0)|   78.37%|   0:00:00.0| 47226.3M|
[06/02 22:50:54   6509s] 
[06/02 22:50:54   6509s] Capturing REF for hold ...
[06/02 22:50:54   6509s]    Hold Timing Snapshot: (REF)
[06/02 22:50:54   6509s]              All PG WNS: -0.014
[06/02 22:50:54   6509s]              All PG TNS: -0.043
[06/02 22:50:54   6509s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[06/02 22:50:54   6509s] --------------------------------------------------- 
[06/02 22:50:54   6509s]    Hold Timing Summary  - Phase I 
[06/02 22:50:54   6509s] --------------------------------------------------- 
[06/02 22:50:54   6509s]  Target slack:       0.0500 ns
[06/02 22:50:54   6509s]  View: view_fast_mission 
[06/02 22:50:54   6509s]    WNS:      -0.0138  >>>  WNS:      -0.0638 with TargetSlack
[06/02 22:50:54   6509s]    TNS:      -0.0429  >>>  TNS:      -0.5190 with TargetSlack
[06/02 22:50:54   6509s]    VP :            6  >>>  VP:           10  with TargetSlack
[06/02 22:50:54   6509s]    Worst hold path end point: sum[7]
[06/02 22:50:54   6509s] --------------------------------------------------- 

------------------------------------------------------------------
      Phase I Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.067  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 78.373%
------------------------------------------------------------------
[06/02 22:50:54   6509s] (I,S,L,T): view_slow_mission: 0.000108809, 0.000103835, 0.00271511, 0.00292775
[06/02 22:50:54   6509s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[06/02 22:50:54   6509s] *info: Hold Batch Commit is enabled
[06/02 22:50:54   6509s] *info: Levelized Batch Commit is enabled
[06/02 22:50:54   6509s] 
[06/02 22:50:54   6509s] Phase II ......
[06/02 22:50:54   6509s] Executing transform: AddBuffer + LegalResize
[06/02 22:50:54   6509s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[06/02 22:50:54   6509s] |Iter|  WNS   |  TNS    |  #VP   |  #Buffer  |  #Resize(F/F)  | Density |    Real    |   Mem   |
[06/02 22:50:54   6509s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[06/02 22:50:54   6509s] Worst hold path end point:
[06/02 22:50:54   6509s]   sum[7]
[06/02 22:50:54   6509s]     net: sum[7] (nrTerm=2)
[06/02 22:50:54   6509s] |   0|  -0.014|    -0.04|       6|          0|       0(     0)|   78.37%|   0:00:00.0| 47264.5M|
[06/02 22:50:54   6510s] Worst hold path end point:
[06/02 22:50:54   6510s]   sum[7]
[06/02 22:50:54   6510s]     net: sum[7] (nrTerm=2)
[06/02 22:50:54   6510s] |   1|  -0.014|    -0.04|       6|          0|       0(     0)|   78.37%|   0:00:00.0| 47264.5M|
[06/02 22:50:54   6510s] 
[06/02 22:50:54   6510s] Capturing REF for hold ...
[06/02 22:50:54   6510s]    Hold Timing Snapshot: (REF)
[06/02 22:50:54   6510s]              All PG WNS: -0.014
[06/02 22:50:54   6510s]              All PG TNS: -0.043
[06/02 22:50:54   6510s] +----+--------+---------+--------+-----------+----------------+---------+------------+---------+
[06/02 22:50:54   6510s] --------------------------------------------------- 
[06/02 22:50:54   6510s]    Hold Timing Summary  - Phase II 
[06/02 22:50:54   6510s] --------------------------------------------------- 
[06/02 22:50:54   6510s]  Target slack:       0.0500 ns
[06/02 22:50:54   6510s]  View: view_fast_mission 
[06/02 22:50:54   6510s]    WNS:      -0.0138  >>>  WNS:      -0.0638 with TargetSlack
[06/02 22:50:54   6510s]    TNS:      -0.0429  >>>  TNS:      -0.5190 with TargetSlack
[06/02 22:50:54   6510s]    VP :            6  >>>  VP:           10  with TargetSlack
[06/02 22:50:54   6510s]    Worst hold path end point: sum[7]
[06/02 22:50:54   6510s] --------------------------------------------------- 

------------------------------------------------------------------
     Phase II Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+---------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | in2reg  | reg2out | in2out  | clkgate |
+--------------------+---------+---------+---------+---------+---------+---------+
|           WNS (ns):| 99.067  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|           TNS (ns):|  0.000  |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|    Violating Paths:|    0    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
|          All Paths:|   10    |   N/A   |   N/A   |   N/A   |   N/A   |   N/A   |
+--------------------+---------+---------+---------+---------+---------+---------+

Density: 78.373%
------------------------------------------------------------------
[06/02 22:50:54   6510s] (I,S,L,T): view_slow_mission: 0.000108809, 0.000103835, 0.00271511, 0.00292775
[06/02 22:50:54   6510s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[06/02 22:50:54   6510s] Bottom Preferred Layer:
[06/02 22:50:54   6510s]     None
[06/02 22:50:54   6510s] Via Pillar Rule:
[06/02 22:50:54   6510s]     None
[06/02 22:50:54   6510s] Finished writing unified metrics of routing constraints.
[06/02 22:50:54   6510s] 
[06/02 22:50:54   6510s] 
[06/02 22:50:54   6510s] =======================================================================
[06/02 22:50:54   6510s]                 Reasons for remaining hold violations
[06/02 22:50:54   6510s] =======================================================================
[06/02 22:50:54   6510s] *info: Total 89 net(s) have violated hold timing slacks.
[06/02 22:50:54   6510s] 
[06/02 22:50:54   6510s] Buffering failure reasons
[06/02 22:50:54   6510s] ------------------------------------------------
[06/02 22:50:54   6510s] *info:    89 net(s): Could not be fixed because of no legal loc.
[06/02 22:50:54   6510s] 
[06/02 22:50:54   6510s] Resizing failure reasons
[06/02 22:50:54   6510s] ------------------------------------------------
[06/02 22:50:54   6510s] *info:    54 net(s): Could not be fixed because of no legal loc.
[06/02 22:50:54   6510s] *info:     1 net(s): Could not be fixed because of hold slack degradation.
[06/02 22:50:54   6510s] *info:     1 net(s): Could not be fixed because of no valid cell for resizing.
[06/02 22:50:54   6510s] *info:    18 net(s): Could not be fixed because of internal reason: FTermNode.
[06/02 22:50:54   6510s] *info:     1 net(s): Could not be fixed because all the cells are filtered.
[06/02 22:50:54   6510s] *info:    14 net(s): Could not be fixed because of internal reason: MultiOutputCombCell.
[06/02 22:50:54   6510s] 
[06/02 22:50:54   6510s] 
[06/02 22:50:54   6510s] *** Finished Core Fixing (fixHold) cpu=0:01:03 real=0:14:21 totSessionCpu=1:48:32 mem=47310.3M density=78.373% ***
[06/02 22:50:54   6510s] 
[06/02 22:50:54   6510s] 
[06/02 22:50:54   6510s] *** Finish Post Route Hold Fixing (cpu=0:01:03 real=0:14:21 totSessionCpu=1:48:32 mem=47310.3M density=78.373%) ***
[06/02 22:50:56   6519s] (I,S,L,T): view_slow_mission: 0.000108809, 0.000103835, 0.00271511, 0.00292775
[06/02 22:50:56   6519s] (I,S,L) ClockInsts: view_slow_mission: 0, 0, 0
[06/02 22:50:56   6519s] GigaOpt Checkpoint: Intermediate DB Saving Point afterOptimizer.2876.16
[06/02 22:50:56   6519s] **INFO: total 0 insts, 0 nets marked don't touch
[06/02 22:50:56   6519s] **INFO: total 0 insts, 0 nets marked don't touch DB property
[06/02 22:50:56   6519s] **INFO: total 0 insts, 0 nets unmarked don't touch
[06/02 22:50:56   6519s] Deleting 0 temporary hard placement blockage(s).
[06/02 22:50:56   6519s] [LDM::Info] TotalInstCnt at FreeDesignMc0: 212
[06/02 22:50:56   6519s] OPERPROF: Starting DPlace-Cleanup(partial) at level 1, MEM:45773.9M, EPOCH TIME: 1748919056.080631
[06/02 22:50:56   6519s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:212).
[06/02 22:50:56   6519s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:50:56   6519s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:50:56   6519s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:50:56   6519s] OPERPROF: Finished DPlace-Cleanup(partial) at level 1, CPU:0.120, REAL:0.117, MEM:42346.9M, EPOCH TIME: 1748919056.197370
[06/02 22:50:56   6519s] Begin: Collecting metrics
[06/02 22:50:57   6520s] 
 ------------------------------------------------------------------------------------------------------------------------------------------------- 
| Snapshot        | WNS    | TNS | Density (%) | Power estimated                                            | Resource               | DRVs       |
|                 | ALL (ns)     |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
|-----------------+--------+-----+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
| initial_summary | 99.067 |   0 |       78.37 |            |              |                |               | 0:00:34  |       42133 |    0 |   0 |
| hold_fixing     | 99.067 |   0 |       78.37 |       0.00 |         0.00 |           0.00 |          0.00 | 0:13:50  |       42347 |      |     |
 ------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/02 22:50:58   6521s] Ending "collect_metrics" (total cpu=0:00:01.3, real=0:00:01.0, peak res=32347.8M, current mem=31541.2M)

[06/02 22:50:58   6521s] End: Collecting metrics
[06/02 22:50:58   6521s] *** HoldOpt #1 [finish] (optDesign #3) : cpu/real = 0:00:30.2/0:13:50.6 (0.0), totSession cpu/real = 1:48:42.3/0:56:49.2 (1.9), mem = 42346.9M
[06/02 22:50:58   6521s] 
[06/02 22:50:58   6521s] =============================================================================================
[06/02 22:50:58   6521s]  Step TAT Report : HoldOpt #1 / optDesign #3                                    23.10-p003_1
[06/02 22:50:58   6521s] =============================================================================================
[06/02 22:50:58   6521s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:50:58   6521s] ---------------------------------------------------------------------------------------------
[06/02 22:50:58   6521s] [ OptSummaryReport       ]      3   0:00:00.0  (   0.0 % )     0:00:00.2 /  0:00:00.4    1.5
[06/02 22:50:58   6521s] [ MetricReport           ]      1   0:00:01.9  (   0.2 % )     0:00:01.9 /  0:00:01.3    0.7
[06/02 22:50:58   6521s] [ SlackTraversorInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:50:58   6521s] [ PowerInterfaceInit     ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:50:58   6521s] [ PlacerInterfaceInit    ]      1   0:00:00.2  (   0.0 % )     0:00:00.5 /  0:00:00.6    1.2
[06/02 22:50:58   6521s] [ PlacerPlacementInit    ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:50:58   6521s] [ RouteCongInterfaceInit ]      1   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.2
[06/02 22:50:58   6521s] [ SteinerInterfaceInit   ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:50:58   6521s] [ OptimizationStep       ]      3   0:00:00.0  (   0.0 % )     0:00:00.5 /  0:00:03.7    7.4
[06/02 22:50:58   6521s] [ OptSingleIteration     ]      6   0:00:00.1  (   0.0 % )     0:00:00.5 /  0:00:03.7    7.5
[06/02 22:50:58   6521s] [ OptGetWeight           ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:50:58   6521s] [ OptEval                ]      3   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:03.5   10.7
[06/02 22:50:58   6521s] [ OptCommit              ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:50:58   6521s] [ HoldCollectNode        ]      7   0:00:00.1  (   0.0 % )     0:00:00.1 /  0:00:00.1    1.6
[06/02 22:50:58   6521s] [ HoldSortNodeList       ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:50:58   6521s] [ HoldBottleneckCount    ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:50:58   6521s] [ HoldCacheNodeWeight    ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.1    1.9
[06/02 22:50:58   6521s] [ HoldBuildSlackGraph    ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:50:58   6521s] [ HoldTimerCalcSummary   ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:50:58   6521s] [ DetailPlaceInit        ]      1   0:00:00.3  (   0.0 % )     0:00:00.3 /  0:00:00.3    1.1
[06/02 22:50:58   6521s] [ UpdateTimingGraph      ]      3   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:50:58   6521s] [ TimingUpdate           ]      6   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:50:58   6521s] [ TimingReport           ]      3   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.3    1.4
[06/02 22:50:58   6521s] [ IncrTimingUpdate       ]      4   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:50:58   6521s] [ MISC                   ]          0:13:47.4  (  99.6 % )     0:13:47.4 /  0:00:24.2    0.0
[06/02 22:50:58   6521s] ---------------------------------------------------------------------------------------------
[06/02 22:50:58   6521s]  HoldOpt #1 TOTAL                   0:13:50.6  ( 100.0 % )     0:13:50.6 /  0:00:30.2    0.0
[06/02 22:50:58   6521s] ---------------------------------------------------------------------------------------------
[06/02 22:50:58   6521s] 
[06/02 22:50:58   6521s] 
[06/02 22:50:58   6521s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:50:58   6521s] Deleting Lib Analyzer.
[06/02 22:50:58   6521s] 
[06/02 22:50:58   6521s] TimeStamp Deleting Cell Server End ...
[06/02 22:50:58   6521s] Running postRoute recovery in preEcoRoute mode
[06/02 22:50:58   6521s] **optDesign ... cpu = 0:19:23, real = 0:17:33, mem = 31536.5M, totSessionCpu=1:48:42 **
[06/02 22:50:58   6521s] ** INFO: Initializing Glitch Interface
[06/02 22:50:58   6522s]   DRV Snapshot: (TGT)
[06/02 22:50:58   6522s]          Tran DRV: 0 (0)
[06/02 22:50:58   6522s]           Cap DRV: 0 (0)
[06/02 22:50:58   6522s]        Fanout DRV: 0 (0)
[06/02 22:50:58   6522s]            Glitch: 0 (0)
[06/02 22:50:58   6522s] 
[06/02 22:50:58   6522s] Creating Lib Analyzer ...
[06/02 22:50:58   6522s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[06/02 22:50:58   6522s] 
[06/02 22:50:58   6522s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[06/02 22:50:58   6522s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:50:58   6522s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_2 complicate code: 0
[06/02 22:50:58   6522s] Cell: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:50:58   6522s] SBFF Setting to complicate: UDB116SVT24_SYNC3RBSBMSFQ_1 complicate code: 0
[06/02 22:50:58   6522s] Cell: UDB116SVT24_SYNC3MSFQ_2 complicate code: 1.1(FF)
[06/02 22:50:58   6522s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_2 complicate code: 0
[06/02 22:50:58   6522s] Cell: UDB116SVT24_SYNC3MSFQ_1 complicate code: 1.1(FF)
[06/02 22:50:58   6522s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQ_1 complicate code: 0
[06/02 22:50:58   6522s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_2 complicate code: 30
[06/02 22:50:58   6522s] SBFF Setting to complicate: UDB116SVT24_SYNC3MSFQNS_1 complicate code: 30
[06/02 22:50:58   6522s] Cell: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 1.1(FF)
[06/02 22:50:58   6522s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_2 complicate code: 0
[06/02 22:50:58   6522s] Cell: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:50:58   6522s] SBFF Setting to complicate: UDB116SVT24_SYNC2SBMSFQ_1 complicate code: 0
[06/02 22:50:58   6522s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 1.03(FF)
[06/02 22:50:58   6522s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_2 complicate code: 0
[06/02 22:50:58   6522s] Cell: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 1.03(FF)
[06/02 22:50:58   6522s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBSBMSFQ_1 complicate code: 0
[06/02 22:50:58   6522s] Cell: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 1.1(FF)
[06/02 22:50:58   6522s] SBFF Setting to complicate: UDB116SVT24_SYNC2RBMSFQ_1 complicate code: 0
[06/02 22:50:58   6522s] Cell: UDB116SVT24_SYNC2MSFQ_2 complicate code: 1.1(FF)
[06/02 22:50:58   6522s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_2 complicate code: 0
[06/02 22:50:58   6522s] Cell: UDB116SVT24_SYNC2MSFQ_1 complicate code: 1.1(FF)
[06/02 22:50:58   6522s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQ_1 complicate code: 0
[06/02 22:50:58   6522s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_2 complicate code: 30
[06/02 22:50:58   6522s] SBFF Setting to complicate: UDB116SVT24_SYNC2MSFQNS_1 complicate code: 30
[06/02 22:50:58   6522s] Summary for sequential cells identification: 
[06/02 22:50:58   6522s]   Identified SBFF number: 299
[06/02 22:50:58   6522s]   Identified MBFF number: 75
[06/02 22:50:58   6522s]   Identified SB Latch number: 22
[06/02 22:50:58   6522s]   Identified MB Latch number: 0
[06/02 22:50:58   6522s]   Not identified SBFF number: 15
[06/02 22:50:58   6522s]   Not identified MBFF number: 0
[06/02 22:50:58   6522s]   Not identified SB Latch number: 0
[06/02 22:50:58   6522s]   Not identified MB Latch number: 0
[06/02 22:50:58   6522s]   Number of sequential cells which are not FFs: 45
[06/02 22:50:58   6522s]  Visiting view : view_slow_mission
[06/02 22:50:58   6522s]    : PowerDomain = none : Weighted F : unweighted  = 6.10 (1.000) with rcCorner = 0
[06/02 22:50:58   6522s]    : PowerDomain = none : Weighted F : unweighted  = 4.30 (1.000) with rcCorner = -1
[06/02 22:50:58   6522s]  Visiting view : view_fast_mission
[06/02 22:50:58   6522s]    : PowerDomain = none : Weighted F : unweighted  = 3.80 (1.000) with rcCorner = 1
[06/02 22:50:58   6522s]    : PowerDomain = none : Weighted F : unweighted  = 2.80 (1.000) with rcCorner = -1
[06/02 22:50:58   6522s] TLC MultiMap info (StdDelay):
[06/02 22:50:58   6522s]   : dc_fast + lib_fast + 1 + no RcCorner := 2.8ps
[06/02 22:50:58   6522s]   : dc_fast + lib_fast + 1 + rc_fast := 3.8ps
[06/02 22:50:58   6522s]   : dc_slow + lib_slow + 1 + no RcCorner := 4.3ps
[06/02 22:50:58   6522s]   : dc_slow + lib_slow + 1 + rc_slow := 6.1ps
[06/02 22:50:58   6522s]  Setting StdDelay to: 6.1ps
[06/02 22:50:58   6522s] 
[06/02 22:50:58   6522s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[06/02 22:50:59   6523s] Total number of usable buffers from Lib Analyzer: 40 ( UDB116SVT24_BUF_L_1 UDB116SVT24_BUF_2 UDB116SVT24_BUF_1P75 UDB116SVT24_BUF_1P5 UDB116SVT24_BUF_M_3 UDB116SVT24_BUF_M_2 UDB116SVT24_BUF_2P75 UDB116SVT24_BUF_S_2 UDB116SVT24_BUF_S_1P5 UDB116SVT24_BUF_D_4 UDB116SVT24_BUF_3 UDB116SVT24_BUF_4 UDB116SVT24_BUF_3P75 UDB116SVT24_BUF_3P5 UDB116SVT24_BUF_S_3 UDB116SVT24_BUF_S_2P5 UDB116SVT24_BUF_M_4 UDB116SVT24_BUF_S_4 UDB116SVT24_BUF_M_6 UDB116SVT24_BUF_5P5 UDB116SVT24_BUF_5 UDB116SVT24_BUF_S_5 UDB116SVT24_BUF_6 UDB116SVT24_BUF_D_8 UDB116SVT24_BUF_S_6 UDB116SVT24_BUF_MN_8 UDB116SVT24_BUF_7P5 UDB116SVT24_BUF_6P5 UDB116SVT24_BUF_9 UDB116SVT24_BUF_8 UDB116SVT24_BUF_10 UDB116SVT24_BUF_S_10 UDB116SVT24_BUF_12 UDB116SVT24_BUF_S_12 UDB116SVT24_BUF_S_16 UDB116SVT24_BUF_16P5 UDB116SVT24_BUF_S_20 UDB116SVT24_BUF_S_24 UDB116SVT24_BUF_D_32 UDB116SVT24_BUF_32)
[06/02 22:50:59   6523s] Total number of usable inverters from Lib Analyzer: 37 ( UDB116SVT24_INV_1 UDB116SVT24_INV_0P75 UDB116SVT24_INV_2 UDB116SVT24_INV_1P5 UDB116SVT24_INV_S_1 UDB116SVT24_INV_S_0P75 UDB116SVT24_INV_3 UDB116SVT24_INV_S_2 UDB116SVT24_INV_S_1P5 UDB116SVT24_INV_S_1P25 UDB116SVT24_INV_4 UDB116SVT24_INV_S_3 UDB116SVT24_INV_S_2P5 UDB116SVT24_INV_5 UDB116SVT24_INV_S_4 UDB116SVT24_INV_6 UDB116SVT24_INV_S_5 UDB116SVT24_INV_S_6 UDB116SVT24_INV_8 UDB116SVT24_INV_S_7 UDB116SVT24_INV_9 UDB116SVT24_INV_S_8 UDB116SVT24_INV_10 UDB116SVT24_INV_S_9 UDB116SVT24_INV_S_10 UDB116SVT24_INV_12 UDB116SVT24_INV_S_12 UDB116SVT24_INV_15 UDB116SVT24_INV_16 UDB116SVT24_INV_S_16 UDB116SVT24_INV_18 UDB116SVT24_INV_20 UDB116SVT24_INV_S_20 UDB116SVT24_INV_24 UDB116SVT24_INV_S_24 UDB116SVT24_INV_32 UDB116SVT24_INV_S_32)
[06/02 22:50:59   6523s] Total number of usable delay cells from Lib Analyzer: 0 ()
[06/02 22:50:59   6523s] 
[06/02 22:50:59   6523s] {RT rc_slow 0 2 11  {8 0} 1}
[06/02 22:51:00   6524s] ### Start Creating Timing Arc cache for equivalent cells.              totSessionCpu=1:48:46 mem=45160.5M
[06/02 22:51:00   6524s] ### Finish Creating Timing Arc cache for equivalent cells.             totSessionCpu=1:48:46 mem=45160.5M
[06/02 22:51:00   6524s] Creating Lib Analyzer, finished. 
[06/02 22:51:00   6524s] Checking DRV degradation...
[06/02 22:51:00   6524s] 
[06/02 22:51:00   6524s] Recovery Manager:
[06/02 22:51:00   6524s]     Tran DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[06/02 22:51:00   6524s]      Cap DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[06/02 22:51:00   6524s]   Fanout DRV degradation : 0 (0 -> 0, Margin 10) - Skip
[06/02 22:51:00   6524s]       Glitch degradation : 0 (0 -> 0, Margin 10) - Skip
[06/02 22:51:00   6524s] 
[06/02 22:51:00   6524s] **INFO: Skipping DRV recovery as drv did not degrade beyond margin
[06/02 22:51:00   6524s] Finish postRoute recovery in preEcoRoute mode (cpu=0:00:03, real=0:00:02, mem=42354.47M, totSessionCpu=1:48:46).
[06/02 22:51:00   6524s] **optDesign ... cpu = 0:19:27, real = 0:17:35, mem = 31541.3M, totSessionCpu=1:48:46 **
[06/02 22:51:00   6524s] 
[06/02 22:51:00   6524s] ** INFO: Initializing Glitch Interface
[06/02 22:51:00   6525s]   DRV Snapshot: (REF)
[06/02 22:51:00   6525s]          Tran DRV: 0 (0)
[06/02 22:51:00   6525s]           Cap DRV: 0 (0)
[06/02 22:51:00   6525s]        Fanout DRV: 0 (0)
[06/02 22:51:00   6525s]            Glitch: 0 (0)
[06/02 22:51:00   6525s] Running refinePlace -preserveRouting true -hardFence false
[06/02 22:51:00   6525s] OPERPROF: Starting Refine-Place-V2 at level 1, MEM:45175.0M, EPOCH TIME: 1748919060.898266
[06/02 22:51:00   6525s] OPERPROF:   Starting Refine-Place-Init at level 2, MEM:45175.0M, EPOCH TIME: 1748919060.898449
[06/02 22:51:00   6525s] OPERPROF:     Starting DPlace-Init at level 3, MEM:45175.0M, EPOCH TIME: 1748919060.898677
[06/02 22:51:00   6525s] Processing tracks to init pin-track alignment.
[06/02 22:51:00   6525s] z: 1, totalTracks: 1
[06/02 22:51:00   6525s] z: 3, totalTracks: 1
[06/02 22:51:00   6525s] z: 5, totalTracks: 1
[06/02 22:51:00   6525s] z: 7, totalTracks: 1
[06/02 22:51:00   6525s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/02 22:51:00   6525s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:51:00   6525s] Initializing Route Infrastructure for color support ...
[06/02 22:51:00   6525s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:45175.0M, EPOCH TIME: 1748919060.899493
[06/02 22:51:00   6525s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.000, REAL:0.004, MEM:45175.0M, EPOCH TIME: 1748919060.903592
[06/02 22:51:00   6525s] Route Infrastructure Initialized for color support successfully.
[06/02 22:51:00   6525s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:51:00   6525s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:45175.0M, EPOCH TIME: 1748919060.913497
[06/02 22:51:00   6525s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:51:00   6525s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:51:00   6525s] Processing tracks to init pin-track alignment.
[06/02 22:51:00   6525s] z: 1, totalTracks: 1
[06/02 22:51:00   6525s] z: 3, totalTracks: 1
[06/02 22:51:00   6525s] z: 5, totalTracks: 1
[06/02 22:51:00   6525s] z: 7, totalTracks: 1
[06/02 22:51:01   6525s] 
[06/02 22:51:01   6525s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:51:01   6525s] 
[06/02 22:51:01   6525s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:51:01   6525s] 
[06/02 22:51:01   6525s]  Skipping Bad Lib Cell Checking (CMU) !
[06/02 22:51:01   6525s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:0.250, REAL:0.247, MEM:45175.0M, EPOCH TIME: 1748919061.160652
[06/02 22:51:01   6525s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:45175.0M, EPOCH TIME: 1748919061.160845
[06/02 22:51:01   6525s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.010, REAL:0.001, MEM:45175.0M, EPOCH TIME: 1748919061.162295
[06/02 22:51:01   6525s] [CPU] DPlace-Init (cpu=0:00:00.3, real=0:00:01.0, mem=45175.0MB).
[06/02 22:51:01   6525s] OPERPROF:     Finished DPlace-Init at level 3, CPU:0.280, REAL:0.264, MEM:45175.0M, EPOCH TIME: 1748919061.163028
[06/02 22:51:01   6525s] OPERPROF:   Finished Refine-Place-Init at level 2, CPU:0.280, REAL:0.265, MEM:45175.0M, EPOCH TIME: 1748919061.163173
[06/02 22:51:01   6525s] TDRefine: refinePlace mode is spiral
[06/02 22:51:01   6525s] GigaOpt Checkpoint: Intermediate DB Saving Point beforeRefinePlace.2876.8
[06/02 22:51:01   6525s] OPERPROF:   Starting Refine-Place at level 2, MEM:45175.0M, EPOCH TIME: 1748919061.163496
[06/02 22:51:01   6525s] *** Starting refinePlace (1:48:46 mem=45175.0M) ***
[06/02 22:51:01   6525s] Total net bbox length = 2.398e+02 (9.578e+01 1.440e+02) (ext = 1.136e+02)
[06/02 22:51:01   6525s] 
[06/02 22:51:01   6525s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:51:01   6525s] 
[06/02 22:51:01   6525s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:51:01   6525s] OPERPROF:     Starting RPlace-Color-Fixed-Insts at level 3, MEM:45175.0M, EPOCH TIME: 1748919061.165907
[06/02 22:51:01   6525s] # Found 284 legal fixed insts to color.
[06/02 22:51:01   6525s] OPERPROF:     Finished RPlace-Color-Fixed-Insts at level 3, CPU:0.020, REAL:0.012, MEM:45175.0M, EPOCH TIME: 1748919061.177691
[06/02 22:51:01   6525s] OPERPROF:     Starting Placement-Init-Reg-Wire-Search-Tree at level 3, MEM:45175.0M, EPOCH TIME: 1748919061.178059
[06/02 22:51:01   6525s]   Signal wire search tree: 0 elements. (cpu=0:00:00.0, mem=0.0M)
[06/02 22:51:01   6525s] OPERPROF:     Finished Placement-Init-Reg-Wire-Search-Tree at level 3, CPU:0.000, REAL:0.000, MEM:45175.0M, EPOCH TIME: 1748919061.178534
[06/02 22:51:01   6525s] Set min layer with design mode ( 3 )
[06/02 22:51:01   6525s] Set max layer with default ( 127 )
[06/02 22:51:01   6525s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:51:01   6525s] Min route layer (adjusted) = 3
[06/02 22:51:01   6525s] Max route layer (adjusted) = 11
[06/02 22:51:01   6525s] Set min layer with design mode ( 3 )
[06/02 22:51:01   6525s] Set max layer with default ( 127 )
[06/02 22:51:01   6525s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:51:01   6525s] Min route layer (adjusted) = 3
[06/02 22:51:01   6525s] Max route layer (adjusted) = 11
[06/02 22:51:01   6525s] OPERPROF:     Starting Refine-Place-V2 at level 3, MEM:45175.0M, EPOCH TIME: 1748919061.185849
[06/02 22:51:01   6525s] Starting refinePlace ...
[06/02 22:51:01   6525s] Set min layer with design mode ( 3 )
[06/02 22:51:01   6525s] Set max layer with default ( 127 )
[06/02 22:51:01   6525s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:51:01   6525s] Min route layer (adjusted) = 3
[06/02 22:51:01   6525s] Max route layer (adjusted) = 11
[06/02 22:51:01   6525s] One DDP V2 for no tweak run.
[06/02 22:51:01   6525s] Set min layer with design mode ( 3 )
[06/02 22:51:01   6525s] Set max layer with default ( 127 )
[06/02 22:51:01   6525s] Max route layer is changed from 127 to 11 because there is no routing track above this layer
[06/02 22:51:01   6525s] Min route layer (adjusted) = 3
[06/02 22:51:01   6525s] Max route layer (adjusted) = 11
[06/02 22:51:01   6525s] DDP initSite1 nrRow 14 nrJob 14
[06/02 22:51:01   6525s] DDP markSite nrRow 14 nrJob 14
[06/02 22:51:01   6525s] ** Cut row section cpu time 0:00:00.0.
[06/02 22:51:01   6525s]  ** Cut row section real time 0:00:00.0.
[06/02 22:51:01   6525s]    Spread Effort: high, post-route mode, useDDP on.
[06/02 22:51:01   6531s] [CPU] RefinePlace/preRPlace (cpu=0:00:05.6, real=0:00:00.0, mem=45143.0MB) @(1:48:47 - 1:48:52).
[06/02 22:51:01   6531s] Move report: preRPlace moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/02 22:51:01   6531s] wireLenOptFixPriorityInst 0 inst fixed
[06/02 22:51:01   6531s] Move report: Total RTC Spread moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/02 22:51:01   6531s] 
[06/02 22:51:01   6531s]  === Spiral for Logical I: (movable: 70) ===
[06/02 22:51:01   6531s] 
[06/02 22:51:01   6531s] Running Spiral MT with 96 threads  fetchWidth=8 
[06/02 22:51:02   6531s] 
[06/02 22:51:02   6531s]  Info: 0 filler has been deleted!
[06/02 22:51:02   6531s] Move report: legalization moves 0 insts, mean move: 0.00 um, max move: 0.00 um spiral
[06/02 22:51:02   6531s] [CPU] RefinePlace/Spiral (cpu=0:00:00.0, real=0:00:00.0)
[06/02 22:51:02   6531s] [CPU] RefinePlace/Commit (cpu=0:00:00.1, real=0:00:01.0), EEQ(cpu=0:00:00.0, real=0:00:00.0), MTComit(cpu=0:00:00.1, real=0:00:01.0), leftOver(cpu=0:00:00.0, real=0:00:00.0)
[06/02 22:51:02   6531s] [CPU] RefinePlace/Legalization (cpu=0:00:00.9, real=0:00:01.0, mem=45143.0MB) @(1:48:52 - 1:48:53).
[06/02 22:51:02   6531s] Move report: Detail placement moves 0 insts, mean move: 0.00 um, max move: 0.00 um 
[06/02 22:51:02   6531s] 	Runtime: CPU: 0:00:06.5 REAL: 0:00:01.0 MEM: 45143.0MB
[06/02 22:51:02   6531s] Statistics of distance of Instance movement in refine placement:
[06/02 22:51:02   6531s]   maximum (X+Y) =         0.00 um
[06/02 22:51:02   6531s]   mean    (X+Y) =         0.00 um
[06/02 22:51:02   6531s] Summary Report:
[06/02 22:51:02   6531s] Instances move: 0 (out of 70 movable)
[06/02 22:51:02   6531s] Instances flipped: 0
[06/02 22:51:02   6531s] Mean displacement: 0.00 um
[06/02 22:51:02   6531s] Max displacement: 0.00 um 
[06/02 22:51:02   6531s] Physical-only instances move: 0 (out of 0 movable physical-only)
[06/02 22:51:02   6531s] Total instances moved : 0
[06/02 22:51:02   6531s] OPERPROF:     Finished Refine-Place-V2 at level 3, CPU:6.480, REAL:0.935, MEM:45143.0M, EPOCH TIME: 1748919062.121041
[06/02 22:51:02   6531s] Total net bbox length = 2.398e+02 (9.578e+01 1.440e+02) (ext = 1.136e+02)
[06/02 22:51:02   6531s] Runtime: CPU: 0:00:06.5 REAL: 0:00:01.0 MEM: 45143.0MB
[06/02 22:51:02   6531s] [CPU] RefinePlace/total (cpu=0:00:06.5, real=0:00:01.0, mem=45143.0MB) @(1:48:46 - 1:48:53).
[06/02 22:51:02   6532s] *** Finished refinePlace (1:48:53 mem=45143.0M) ***
[06/02 22:51:02   6532s] GigaOpt Checkpoint: Intermediate DB Saving Point afterRefinePlace.2876.8
[06/02 22:51:02   6532s] OPERPROF:   Finished Refine-Place at level 2, CPU:6.510, REAL:0.959, MEM:45143.0M, EPOCH TIME: 1748919062.122193
[06/02 22:51:02   6532s] OPERPROF:   Starting DPlace-Cleanup(auto) at level 2, MEM:45143.0M, EPOCH TIME: 1748919062.122444
[06/02 22:51:02   6532s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:212).
[06/02 22:51:02   6532s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:51:02   6532s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:51:02   6532s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:51:02   6532s] OPERPROF:   Finished DPlace-Cleanup(auto) at level 2, CPU:0.040, REAL:0.044, MEM:42330.0M, EPOCH TIME: 1748919062.166304
[06/02 22:51:02   6532s] OPERPROF: Finished Refine-Place-V2 at level 1, CPU:6.830, REAL:1.268, MEM:42330.0M, EPOCH TIME: 1748919062.166607
[06/02 22:51:02   6532s] Latch borrow mode reset to max_borrow
[06/02 22:51:08   6540s] **INFO: flowCheckPoint #13 FinalSummary
[06/02 22:51:08   6540s] <optDesign CMD> Restore Using all VT Cells
[06/02 22:51:08   6540s] OPTC: user 20.0
[06/02 22:51:08   6540s] Reported timing to dir ./timingReports
[06/02 22:51:08   6540s] **optDesign ... cpu = 0:19:42, real = 0:17:43, mem = 31535.6M, totSessionCpu=1:49:01 **
[06/02 22:51:08   6540s] OPERPROF: Starting SiteArray-Init at level 1, MEM:42334.0M, EPOCH TIME: 1748919068.111310
[06/02 22:51:08   6540s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:51:08   6540s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:51:08   6540s] 
[06/02 22:51:08   6540s] 
[06/02 22:51:08   6540s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:51:08   6540s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.280, REAL:0.257, MEM:42334.0M, EPOCH TIME: 1748919068.368211
[06/02 22:51:08   6540s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:51:08   6540s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:51:08   6540s] Saving timing graph ...
[06/02 22:51:12   6544s] TG backup dir: /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/opt_timing_graph_lwWWXX
[06/02 22:51:12   6544s] Disk Usage:
[06/02 22:51:12   6544s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[06/02 22:51:12   6544s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 58115712  99170688  37% /users/ssokolovskiy
[06/02 22:51:17   6548s] Done save timing graph
[06/02 22:51:17   6548s] Disk Usage:
[06/02 22:51:17   6548s] Filesystem                                                1K-blocks     Used Available Use% Mounted on
[06/02 22:51:17   6548s] biotruenas.bioeelocal:/mnt/drowsykitty/users/ssokolovskiy 157286400 58115712  99170688  37% /users/ssokolovskiy
[06/02 22:51:17   6548s] 
[06/02 22:51:17   6548s] TimeStamp Deleting Cell Server Begin ...
[06/02 22:51:17   6548s] 
[06/02 22:51:17   6548s] TimeStamp Deleting Cell Server End ...
[06/02 22:51:20   6551s] Starting delay calculation for Hold views
[06/02 22:51:21   6552s] AAE_INFO: opIsDesignInPostRouteState() is 1
[06/02 22:51:21   6552s] AAE_INFO: resetNetProps viewIdx 1 
[06/02 22:51:21   6552s] Starting SI iteration 1 using Infinite Timing Windows
[06/02 22:51:31   6554s] #################################################################################
[06/02 22:51:31   6554s] # Design Stage: PostRoute
[06/02 22:51:31   6554s] # Design Name: adder
[06/02 22:51:31   6554s] # Design Mode: 22nm
[06/02 22:51:31   6554s] # Analysis Mode: MMMC OCV 
[06/02 22:51:31   6554s] # Parasitics Mode: SPEF/RCDB 
[06/02 22:51:31   6554s] # Signoff Settings: SI On 
[06/02 22:51:31   6554s] #################################################################################
[06/02 22:51:32   6554s] Topological Sorting (REAL = 0:00:00.0, MEM = 45283.1M, InitMEM = 45283.1M)
[06/02 22:51:32   6554s] Setting infinite Tws ...
[06/02 22:51:32   6554s] First Iteration Infinite Tw... 
[06/02 22:51:32   6554s] Calculate late delays in OCV mode...
[06/02 22:51:32   6554s] Calculate early delays in OCV mode...
[06/02 22:51:32   6554s] Start delay calculation (fullDC) (96 T). (MEM=33957.2)
[06/02 22:51:32   6554s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[06/02 22:51:32   6554s] End AAE Lib Interpolated Model. (MEM=45294.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:51:32   6557s] Total number of fetched objects 96
[06/02 22:51:32   6557s] AAE_INFO-618: Total number of nets in the design is 100,  100.0 percent of the nets selected for SI analysis
[06/02 22:51:32   6557s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/02 22:51:32   6557s] End delay calculation. (MEM=34011.1 CPU=0:00:01.6 REAL=0:00:00.0)
[06/02 22:51:32   6557s] End delay calculation (fullDC). (MEM=34011.1 CPU=0:00:02.4 REAL=0:00:00.0)
[06/02 22:51:32   6557s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/.AAE_DjIfGi/.AAE_2876/waveform.data...
[06/02 22:51:32   6557s] *** CDM Built up (cpu=0:00:02.6  real=0:00:01.0  mem= 47374.3M) ***
[06/02 22:51:34   6559s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47374.3M)
[06/02 22:51:34   6559s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/02 22:51:34   6559s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47374.3M)
[06/02 22:51:34   6559s] Starting SI iteration 2
[06/02 22:51:34   6559s] Calculate late delays in OCV mode...
[06/02 22:51:34   6559s] Calculate early delays in OCV mode...
[06/02 22:51:34   6559s] Start delay calculation (fullDC) (96 T). (MEM=31115.2)
[06/02 22:51:34   6559s] End AAE Lib Interpolated Model. (MEM=42411.4 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:51:35   6560s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[06/02 22:51:35   6560s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 96. 
[06/02 22:51:35   6560s] Total number of fetched objects 96
[06/02 22:51:35   6560s] AAE_INFO-618: Total number of nets in the design is 100,  33.0 percent of the nets selected for SI analysis
[06/02 22:51:35   6560s] End delay calculation. (MEM=31162.5 CPU=0:00:00.7 REAL=0:00:01.0)
[06/02 22:51:35   6560s] End delay calculation (fullDC). (MEM=31162.5 CPU=0:00:00.7 REAL=0:00:01.0)
[06/02 22:51:35   6560s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 47267.2M) ***
[06/02 22:51:36   6561s] *** Done Building Timing Graph (cpu=0:00:10.1 real=0:00:16.0 totSessionCpu=1:49:23 mem=47265.2M)
[06/02 22:51:39   6565s] Restoring timing graph ...
[06/02 22:51:48   6570s] AAE_INFO: Resetting and re-constructing cache for AAE clocks ...
[06/02 22:51:48   6570s] Done restore timing graph
[06/02 22:51:48   6571s] ** INFO: Initializing Glitch Interface
[06/02 22:51:50   6571s] ** INFO: Initializing Glitch Interface
[06/02 22:51:53   6571s] 
------------------------------------------------------------------
     optDesign Final SI Timing Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 
Hold views included:
 view_fast_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.067  | 99.067  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| -0.014  | -0.014  |
|           TNS (ns):| -0.043  | -0.043  |
|    Violating Paths:|    6    |    6    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.373%
------------------------------------------------------------------

[06/02 22:51:53   6571s] *** Final Summary (holdfix) CPU=0:00:31.6, REAL=0:00:45.0, MEM=42446.0M
[06/02 22:51:53   6571s] Begin: Collecting metrics
[06/02 22:51:53   6571s] **INFO: Starting Blocking QThread with 96 CPU
[06/02 22:51:53   6571s]  
   ____________________________________________________________________
__/ message from Blocking QThread
[06/02 22:51:53   6571s] Multi-CPU acceleration using 96 CPU(s).
[06/02 22:51:53      0s] *** QThread MetricCollect [begin] (optDesign #3) : mem = 1.0M
[06/02 22:51:54      0s] Multithreaded Timing Analysis is initialized with 96 threads
[06/02 22:51:54      0s] 
[06/02 22:51:55      1s] Ending "set_metric_additional_insts" (total cpu=0:00:01.3, real=0:00:01.0, peak res=34001.3M, current mem=30641.6M)
[06/02 22:51:56      2s] Ending "set_metric_inst_count_area" (total cpu=0:00:01.4, real=0:00:01.0, peak res=30783.9M, current mem=30669.8M)
[06/02 22:51:56      2s] *** QThread MetricCollect [finish] (optDesign #3) : cpu/real = 0:00:03.0/0:00:02.9 (1.0), mem = 8.0M
[06/02 22:51:56      2s] 
[06/02 22:51:56      2s] =============================================================================================
[06/02 22:51:56      2s]  Step TAT Report : QThreadWorker #1 / optDesign #3                              23.10-p003_1
[06/02 22:51:56      2s] =============================================================================================
[06/02 22:51:56      2s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:51:56      2s] ---------------------------------------------------------------------------------------------
[06/02 22:51:56      2s] [ MISC                   ]          0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:03.0    1.0
[06/02 22:51:56      2s] ---------------------------------------------------------------------------------------------
[06/02 22:51:56      2s]  QThreadWorker #1 TOTAL             0:00:02.9  ( 100.0 % )     0:00:02.9 /  0:00:03.0    1.0
[06/02 22:51:56      2s] ---------------------------------------------------------------------------------------------
[06/02 22:51:56      2s] 

[06/02 22:51:57   6572s]  
_______________________________________________________________________
[06/02 22:51:58   6573s]  ------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/02 22:51:58   6573s] | Snapshot        | WNS    | TNS | Density (%) | Power estimated                                            | Resource               | DRVs       |
[06/02 22:51:58   6573s] |                 | ALL (ns)     |             | Total (mW) | Leakage (mW) | Switching (mW) | Internal (mW) | Real (s) | Memory (MB) | Tran | Cap |
[06/02 22:51:58   6573s] |-----------------+--------+-----+-------------+------------+--------------+----------------+---------------+----------+-------------+------+-----|
[06/02 22:51:58   6573s] | initial_summary | 99.067 |   0 |       78.37 |            |              |                |               | 0:00:34  |       42133 |    0 |   0 |
[06/02 22:51:58   6573s] | hold_fixing     | 99.067 |   0 |       78.37 |       0.00 |         0.00 |           0.00 |          0.00 | 0:13:50  |       42347 |      |     |
[06/02 22:51:58   6573s] | final_summary   | 99.067 |   0 |       78.37 |            |              |                |               | 0:00:50  |       42446 |    0 |   0 |
[06/02 22:51:58   6573s]  ------------------------------------------------------------------------------------------------------------------------------------------------- 
[06/02 22:52:00   6574s] Ending "collect_metrics" (total cpu=0:00:03.1, real=0:00:07.0, peak res=34782.6M, current mem=31593.8M)

[06/02 22:52:00   6574s] End: Collecting metrics
[06/02 22:52:00   6574s] **optDesign ... cpu = 0:20:17, real = 0:18:35, mem = 31593.8M, totSessionCpu=1:49:36 **
[06/02 22:52:00   6575s]  ReSet Options after AAE Based Opt flow 
[06/02 22:52:00   6575s] Tech dependent Parameter, Build TLibAnalyzer for: skipCellFilteringInCSnVT
[06/02 22:52:00   6575s] *** Finished optDesign ***
[06/02 22:52:01   6576s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/02 22:52:01   6576s] UM:*                                                                   final
[06/02 22:52:02   6576s]       flow.cputime  flow.realtime  timing.setup.tns  timing.setup.wns  snapshot
[06/02 22:52:02   6576s] UM:*                                                                   opt_design_postroute_hold
[06/02 22:52:02   6576s] Info: Summary of CRR changes:
[06/02 22:52:02   6576s]       - Timing transform commits:       0
[06/02 22:52:02   6576s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 42446.0M)
[06/02 22:52:02   6576s] Info: Destroy the CCOpt slew target map.
[06/02 22:52:02   6576s] 
[06/02 22:52:02   6576s] *** Summary of all messages that are not suppressed in this session:
[06/02 22:52:02   6576s] Severity  ID               Count  Summary                                  
[06/02 22:52:02   6576s] WARNING   IMPOPT-7320          1  Glitch fixing has been disabled since gl...
[06/02 22:52:02   6576s] *** Message Summary: 1 warning(s), 0 error(s)
[06/02 22:52:02   6576s] 
[06/02 22:52:02   6576s] clean pInstBBox. size 0
[06/02 22:52:02   6576s] Info: pop threads available for lower-level modules during optimization.
[06/02 22:52:02   6576s] *** optDesign #3 [finish] () : cpu/real = 0:20:18.7/0:18:36.9 (1.1), totSession cpu/real = 1:49:38.0/0:57:53.5 (1.9), mem = 42446.0M
[06/02 22:52:02   6576s] 
[06/02 22:52:02   6576s] =============================================================================================
[06/02 22:52:02   6576s]  Final TAT Report : optDesign #3                                                23.10-p003_1
[06/02 22:52:02   6576s] =============================================================================================
[06/02 22:52:02   6576s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:52:02   6576s] ---------------------------------------------------------------------------------------------
[06/02 22:52:02   6576s] [ InitOpt                ]      1   0:02:55.6  (  15.7 % )     0:03:04.7 /  0:18:05.4    5.9
[06/02 22:52:02   6576s] [ HoldOpt                ]      1   0:13:48.4  (  74.2 % )     0:13:50.6 /  0:00:30.2    0.0
[06/02 22:52:02   6576s] [ ViewPruning            ]     11   0:00:02.7  (   0.2 % )     0:00:04.6 /  0:00:06.8    1.5
[06/02 22:52:02   6576s] [ BuildHoldData          ]      1   0:00:08.6  (   0.8 % )     0:00:34.2 /  0:00:43.6    1.3
[06/02 22:52:02   6576s] [ OptSummaryReport       ]      5   0:00:21.3  (   1.9 % )     0:00:45.7 /  0:00:32.9    0.7
[06/02 22:52:02   6576s] [ MetricReport           ]      3   0:00:10.7  (   1.0 % )     0:00:10.7 /  0:00:06.1    0.6
[06/02 22:52:02   6576s] [ DrvReport              ]      5   0:00:05.0  (   0.4 % )     0:00:05.0 /  0:00:01.8    0.4
[06/02 22:52:02   6576s] [ CellServerInit         ]      2   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.3    1.3
[06/02 22:52:02   6576s] [ LibAnalyzerInit        ]      2   0:00:03.8  (   0.3 % )     0:00:03.8 /  0:00:04.8    1.3
[06/02 22:52:02   6576s] [ CheckPlace             ]      1   0:00:04.6  (   0.4 % )     0:00:04.6 /  0:00:33.6    7.3
[06/02 22:52:02   6576s] [ RefinePlace            ]      1   0:00:01.3  (   0.1 % )     0:00:01.3 /  0:00:06.9    5.3
[06/02 22:52:02   6576s] [ ExtractRC              ]      1   0:00:00.2  (   0.0 % )     0:00:00.2 /  0:00:00.3    1.2
[06/02 22:52:02   6576s] [ UpdateTimingGraph      ]     11   0:00:25.5  (   2.3 % )     0:00:41.4 /  0:00:44.0    1.1
[06/02 22:52:02   6576s] [ FullDelayCalc          ]      6   0:00:03.6  (   0.3 % )     0:00:03.6 /  0:00:10.6    2.9
[06/02 22:52:02   6576s] [ TimingUpdate           ]     19   0:00:16.4  (   1.5 % )     0:00:16.4 /  0:00:23.1    1.4
[06/02 22:52:02   6576s] [ TimingReport           ]      7   0:00:00.5  (   0.0 % )     0:00:00.5 /  0:00:00.7    1.4
[06/02 22:52:02   6576s] [ GenerateReports        ]      2   0:00:00.5  (   0.0 % )     0:00:00.5 /  0:00:00.4    0.8
[06/02 22:52:02   6576s] [ PropagateActivity      ]      1   0:00:04.5  (   0.4 % )     0:00:04.5 /  0:00:05.6    1.2
[06/02 22:52:02   6576s] [ MISC                   ]          0:00:03.5  (   0.3 % )     0:00:03.5 /  0:00:03.6    1.0
[06/02 22:52:02   6576s] ---------------------------------------------------------------------------------------------
[06/02 22:52:02   6576s]  optDesign #3 TOTAL                 0:18:36.9  ( 100.0 % )     0:18:36.9 /  0:20:18.7    1.1
[06/02 22:52:02   6576s] ---------------------------------------------------------------------------------------------
[06/02 22:52:02   6576s] 
[06/02 22:52:02   6576s] <CMD> editDelete -regular_wire_with_drc
[06/02 22:52:02   6576s] <CMD> setDesignMode -bottomRoutingLayer M2
[06/02 22:52:02   6576s] <CMD> ecoRoute
[06/02 22:52:02   6576s] ### Time Record (ecoRoute) is installed.
[06/02 22:52:02   6576s] **INFO: User settings:
[06/02 22:52:02   6576s] setNanoRouteMode -route_detail_antenna_factor                                             1
[06/02 22:52:02   6576s] setNanoRouteMode -route_detail_end_iteration                                              50
[06/02 22:52:02   6576s] setNanoRouteMode -route_detail_fix_antenna                                                true
[06/02 22:52:02   6576s] setNanoRouteMode -route_detail_post_route_spread_wire                                     true
[06/02 22:52:02   6576s] setNanoRouteMode -route_detail_search_and_repair                                          true
[06/02 22:52:02   6576s] setNanoRouteMode -drouteStartIteration                                                    0
[06/02 22:52:02   6576s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[06/02 22:52:02   6576s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[06/02 22:52:02   6576s] setNanoRouteMode -extract_design_signature                                                45517256
[06/02 22:52:02   6576s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[06/02 22:52:02   6576s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[06/02 22:52:02   6576s] setNanoRouteMode -route_global_exp_minimize_detour                                        false
[06/02 22:52:02   6576s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[06/02 22:52:02   6576s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[06/02 22:52:02   6576s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              3
[06/02 22:52:02   6576s] setNanoRouteMode -route_antenna_diode_insertion                                           true
[06/02 22:52:02   6576s] setNanoRouteMode -route_si_effort                                                         high
[06/02 22:52:02   6576s] setNanoRouteMode -route_with_si_driven                                                    true
[06/02 22:52:02   6576s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[06/02 22:52:02   6576s] setNanoRouteMode -route_with_timing_driven                                                true
[06/02 22:52:02   6576s] setDesignMode -bottomRoutingLayer                                                         M2
[06/02 22:52:02   6576s] setDesignMode -congEffort                                                                 high
[06/02 22:52:02   6576s] setDesignMode -flowEffort                                                                 extreme
[06/02 22:52:02   6576s] setDesignMode -powerEffort                                                                high
[06/02 22:52:02   6576s] setDesignMode -process                                                                    22
[06/02 22:52:02   6576s] setDesignMode -propagateActivity                                                          true
[06/02 22:52:02   6576s] 
[06/02 22:52:02   6577s] #% Begin globalDetailRoute (date=06/02 22:52:02, mem=31401.4M)
[06/02 22:52:02   6577s] 
[06/02 22:52:02   6577s] globalDetailRoute
[06/02 22:52:02   6577s] 
[06/02 22:52:02   6577s] #Start globalDetailRoute on Mon Jun  2 22:52:02 2025
[06/02 22:52:02   6577s] #
[06/02 22:52:02   6577s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[06/02 22:52:02   6577s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[06/02 22:52:02   6577s] ### Time Record (globalDetailRoute) is installed.
[06/02 22:52:02   6577s] ### Time Record (Pre Callback) is installed.
[06/02 22:52:02   6577s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_9MvGS2.rcdb.d/adder.rcdb.d': 370 access done (mem: 43904.984M)
[06/02 22:52:02   6577s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[06/02 22:52:02   6577s] ### Time Record (Pre Callback) is uninstalled.
[06/02 22:52:02   6577s] ### Time Record (DB Import) is installed.
[06/02 22:52:02   6577s] ### Time Record (Timing Data Generation) is installed.
[06/02 22:52:02   6577s] ### Time Record (Timing Data Generation) is uninstalled.
[06/02 22:52:02   6577s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[06/02 22:52:02   6577s] eee: pegSigSF=1.070000
[06/02 22:52:02   6577s] Initializing multi-corner resistance tables ...
[06/02 22:52:02   6577s] eee: Grid unit RC data computation started
[06/02 22:52:02   6577s] eee: Grid unit RC data computation completed
[06/02 22:52:02   6577s] eee: l=1 avDens=0.005171 usedTrk=0.962963 availTrk=186.206897 sigTrk=0.962963
[06/02 22:52:02   6577s] eee: l=2 avDens=0.001097 usedTrk=0.296296 availTrk=270.000000 sigTrk=0.296296
[06/02 22:52:02   6577s] eee: l=3 avDens=0.052343 usedTrk=12.562408 availTrk=240.000000 sigTrk=12.562408
[06/02 22:52:02   6577s] eee: l=4 avDens=0.060867 usedTrk=14.608148 availTrk=240.000000 sigTrk=14.608148
[06/02 22:52:02   6577s] eee: l=5 avDens=0.058889 usedTrk=14.133333 availTrk=240.000000 sigTrk=14.133333
[06/02 22:52:02   6577s] eee: l=6 avDens=0.006296 usedTrk=1.133333 availTrk=180.000000 sigTrk=1.133333
[06/02 22:52:02   6577s] eee: l=7 avDens=0.012037 usedTrk=2.166667 availTrk=180.000000 sigTrk=2.166667
[06/02 22:52:02   6577s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:52:02   6577s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:52:02   6577s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:52:02   6577s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:52:02   6577s] eee: LAM-FP: thresh=1 ; dimX=126.150000 ; dimY=124.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[06/02 22:52:02   6577s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.697300 aWlH=0.000000 lMod=0 pMax=0.926900 pMod=77 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/02 22:52:02   6577s] eee: NetCapCache creation started. (Current Mem: 43902.992M) 
[06/02 22:52:02   6577s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 43902.992M) 
[06/02 22:52:02   6577s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(10.092000, 9.920000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[06/02 22:52:02   6577s] eee: Metal Layers Info:
[06/02 22:52:02   6577s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:52:02   6577s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/02 22:52:02   6577s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:52:02   6577s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[06/02 22:52:02   6577s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[06/02 22:52:02   6577s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[06/02 22:52:02   6577s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[06/02 22:52:02   6577s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[06/02 22:52:02   6577s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[06/02 22:52:02   6577s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[06/02 22:52:02   6577s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[06/02 22:52:02   6577s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[06/02 22:52:02   6577s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[06/02 22:52:02   6577s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[06/02 22:52:02   6577s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:52:02   6577s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[06/02 22:52:02   6577s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:02   6577s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:02   6577s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:02   6577s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:02   6577s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:02   6577s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:02   6577s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:02   6577s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:02   6577s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:02   6577s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:02   6577s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:02   6577s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:02   6577s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:02   6577s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:02   6577s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:02   6577s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:02   6577s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:02   6577s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:02   6577s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:02   6577s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:02   6577s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[06/02 22:52:02   6577s] #To increase the message display limit, refer to the product command reference manual.
[06/02 22:52:02   6577s] ### Net info: total nets: 100
[06/02 22:52:02   6577s] ### Net info: dirty nets: 1
[06/02 22:52:02   6577s] ### Net info: marked as disconnected nets: 0
[06/02 22:52:03   6577s] ### Net info: fully routed nets: 95
[06/02 22:52:03   6577s] ### Net info: trivial (< 2 pins) nets: 4
[06/02 22:52:03   6577s] ### Net info: unrouted nets: 1
[06/02 22:52:03   6577s] ### Net info: re-extraction nets: 0
[06/02 22:52:03   6577s] ### Net info: ignored nets: 0
[06/02 22:52:03   6577s] ### Net info: skip routing nets: 0
[06/02 22:52:03   6578s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:03   6578s] ### import design signature (297): route=704848059 fixed_route=1809188821 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=863617670 dirty_area=0 del_dirty_area=0 cell=2131165296 placement=1224891609 pin_access=855435665 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1809188821 sns=1809188821
[06/02 22:52:03   6578s] ### Time Record (DB Import) is uninstalled.
[06/02 22:52:03   6578s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[06/02 22:52:03   6578s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:03   6578s] #Skip comparing routing design signature in db-snapshot flow
[06/02 22:52:03   6578s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:03   6578s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:03   6578s] ### Time Record (Data Preparation) is installed.
[06/02 22:52:03   6578s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:03   6578s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:52:03   6578s] ### Time Record (Global Routing) is installed.
[06/02 22:52:03   6578s] ### Time Record (Global Routing) is uninstalled.
[06/02 22:52:03   6578s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[06/02 22:52:03   6578s] #Total number of routable nets = 96.
[06/02 22:52:03   6578s] #Total number of nets in the design = 100.
[06/02 22:52:03   6578s] #1 routable net do not has any wires.
[06/02 22:52:03   6578s] #95 routable nets have routed wires.
[06/02 22:52:03   6578s] #1 net will be global routed.
[06/02 22:52:03   6578s] #Using multithreading with 96 threads.
[06/02 22:52:03   6578s] ### Time Record (Data Preparation) is installed.
[06/02 22:52:03   6578s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:03   6578s] #Start routing data preparation on Mon Jun  2 22:52:03 2025
[06/02 22:52:03   6578s] #
[06/02 22:52:03   6578s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:03   6578s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:03   6578s] ### Time Record (Cell Pin Access) is installed.
[06/02 22:52:03   6578s] #Initial pin access analysis.
[06/02 22:52:03   6578s] #Detail pin access analysis.
[06/02 22:52:03   6578s] ### Time Record (Cell Pin Access) is uninstalled.
[06/02 22:52:03   6578s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[06/02 22:52:03   6578s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[06/02 22:52:03   6578s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:52:03   6578s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:52:03   6578s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:52:03   6578s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:52:03   6578s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:52:03   6578s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[06/02 22:52:03   6578s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[06/02 22:52:03   6578s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[06/02 22:52:03   6578s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[06/02 22:52:03   6578s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[06/02 22:52:03   6578s] #Bottom routing layer index=2(M2), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[06/02 22:52:03   6578s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[06/02 22:52:03   6578s] #pin_access_rlayer=3(C1)
[06/02 22:52:03   6578s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=2
[06/02 22:52:03   6578s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[06/02 22:52:03   6578s] #enable_dpt_layer_shield=F
[06/02 22:52:03   6578s] #has_line_end_grid=F
[06/02 22:52:03   6578s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[06/02 22:52:04   6578s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31477.44 (MB), peak = 34782.57 (MB)
[06/02 22:52:04   6579s] #Regenerating Ggrids automatically.
[06/02 22:52:04   6579s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[06/02 22:52:04   6579s] #Using automatically generated G-grids.
[06/02 22:52:05   6580s] #Done routing data preparation.
[06/02 22:52:05   6580s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 31481.75 (MB), peak = 34782.57 (MB)
[06/02 22:52:05   6580s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:05   6580s] #Start instance access analysis using 32 threads...
[06/02 22:52:05   6580s] #Set layer M1 to be advanced pin access layer.
[06/02 22:52:05   6580s] ### Time Record (Instance Pin Access) is installed.
[06/02 22:52:06   6581s] #0 instance pins are hard to access
[06/02 22:52:06   6581s] #Instance access analysis statistics:
[06/02 22:52:06   6581s] #Cpu time = 00:00:00
[06/02 22:52:06   6581s] #Elapsed time = 00:00:00
[06/02 22:52:06   6581s] #Increased memory = 0.00 (MB)
[06/02 22:52:06   6581s] #Total memory = 31481.75 (MB)
[06/02 22:52:06   6581s] #Peak memory = 34782.57 (MB)
[06/02 22:52:06   6581s] ### Time Record (Instance Pin Access) is uninstalled.
[06/02 22:52:06   6581s] #
[06/02 22:52:06   6581s] #Finished routing data preparation on Mon Jun  2 22:52:06 2025
[06/02 22:52:06   6581s] #
[06/02 22:52:06   6581s] #Cpu time = 00:00:03
[06/02 22:52:06   6581s] #Elapsed time = 00:00:02
[06/02 22:52:06   6581s] #Increased memory = 3.85 (MB)
[06/02 22:52:06   6581s] #Total memory = 31481.75 (MB)
[06/02 22:52:06   6581s] #Peak memory = 34782.57 (MB)
[06/02 22:52:06   6581s] #
[06/02 22:52:06   6581s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:52:06   6581s] ### Time Record (Global Routing) is installed.
[06/02 22:52:06   6581s] #
[06/02 22:52:06   6581s] #Start global routing on Mon Jun  2 22:52:06 2025
[06/02 22:52:06   6581s] #
[06/02 22:52:06   6581s] #
[06/02 22:52:06   6581s] #Start global routing initialization on Mon Jun  2 22:52:06 2025
[06/02 22:52:06   6581s] #
[06/02 22:52:06   6581s] #Number of eco nets is 0
[06/02 22:52:06   6581s] #
[06/02 22:52:06   6581s] #Start global routing data preparation on Mon Jun  2 22:52:06 2025
[06/02 22:52:06   6581s] #
[06/02 22:52:06   6581s] ### build_merged_routing_blockage_rect_list starts on Mon Jun  2 22:52:06 2025 with memory = 31481.75 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6581s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --0.99 [96]--
[06/02 22:52:06   6581s] #Start routing resource analysis on Mon Jun  2 22:52:06 2025
[06/02 22:52:06   6581s] #
[06/02 22:52:06   6581s] ### init_is_bin_blocked starts on Mon Jun  2 22:52:06 2025 with memory = 31481.75 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6581s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --0.97 [96]--
[06/02 22:52:06   6581s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Jun  2 22:52:06 2025 with memory = 31481.89 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6581s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:01, real:00:00:00, mem:30.7 GB, peak:34.0 GB --9.40 [96]--
[06/02 22:52:06   6582s] ### adjust_flow_cap starts on Mon Jun  2 22:52:06 2025 with memory = 31481.13 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --1.35 [96]--
[06/02 22:52:06   6582s] ### adjust_flow_per_partial_route_obs starts on Mon Jun  2 22:52:06 2025 with memory = 31482.61 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --0.97 [96]--
[06/02 22:52:06   6582s] ### set_via_blocked starts on Mon Jun  2 22:52:06 2025 with memory = 31482.61 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --1.77 [96]--
[06/02 22:52:06   6582s] ### copy_flow starts on Mon Jun  2 22:52:06 2025 with memory = 31482.61 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --2.52 [96]--
[06/02 22:52:06   6582s] #Routing resource analysis is done on Mon Jun  2 22:52:06 2025
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] ### report_flow_cap starts on Mon Jun  2 22:52:06 2025 with memory = 31482.61 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] #  Resource Analysis:
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/02 22:52:06   6582s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/02 22:52:06   6582s] #  --------------------------------------------------------------
[06/02 22:52:06   6582s] #  M2             H          49          74          49    22.45%
[06/02 22:52:06   6582s] #  C1             V          73          39          49     0.00%
[06/02 22:52:06   6582s] #  C2             H          71          39          49     0.00%
[06/02 22:52:06   6582s] #  C3             V          94          18          49     0.00%
[06/02 22:52:06   6582s] #  C4             H         105           5          49     0.00%
[06/02 22:52:06   6582s] #  C5             V         110           2          49     0.00%
[06/02 22:52:06   6582s] #  JA             H          10           0          49     0.00%
[06/02 22:52:06   6582s] #  QA             V           3           0          49    57.14%
[06/02 22:52:06   6582s] #  QB             H           3           0          49    57.14%
[06/02 22:52:06   6582s] #  LB             V           2           0          49    71.43%
[06/02 22:52:06   6582s] #  --------------------------------------------------------------
[06/02 22:52:06   6582s] #  Total                    521      15.19%         490    20.82%
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --2.11 [96]--
[06/02 22:52:06   6582s] ### analyze_m2_tracks starts on Mon Jun  2 22:52:06 2025 with memory = 31482.61 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --0.97 [96]--
[06/02 22:52:06   6582s] ### report_initial_resource starts on Mon Jun  2 22:52:06 2025 with memory = 31482.61 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --0.97 [96]--
[06/02 22:52:06   6582s] ### mark_pg_pins_accessibility starts on Mon Jun  2 22:52:06 2025 with memory = 31482.61 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --0.98 [96]--
[06/02 22:52:06   6582s] ### set_net_region starts on Mon Jun  2 22:52:06 2025 with memory = 31482.61 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --0.97 [96]--
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] #Global routing data preparation is done on Mon Jun  2 22:52:06 2025
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31482.61 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] ### prepare_level starts on Mon Jun  2 22:52:06 2025 with memory = 31482.61 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] ### init level 1 starts on Mon Jun  2 22:52:06 2025 with memory = 31482.61 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --0.97 [96]--
[06/02 22:52:06   6582s] ### Level 1 hgrid = 7 X 7
[06/02 22:52:06   6582s] ### prepare_level_flow starts on Mon Jun  2 22:52:06 2025 with memory = 31482.61 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --0.95 [96]--
[06/02 22:52:06   6582s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --0.99 [96]--
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] #Global routing initialization is done on Mon Jun  2 22:52:06 2025
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31482.61 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] #start global routing iteration 1...
[06/02 22:52:06   6582s] ### init_flow_edge starts on Mon Jun  2 22:52:06 2025 with memory = 31487.61 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --1.22 [96]--
[06/02 22:52:06   6582s] ### routing at level 1 (topmost level) iter 0
[06/02 22:52:06   6582s] ### measure_qor starts on Mon Jun  2 22:52:06 2025 with memory = 31483.32 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] ### measure_congestion starts on Mon Jun  2 22:52:06 2025 with memory = 31483.32 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --0.98 [96]--
[06/02 22:52:06   6582s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --1.38 [96]--
[06/02 22:52:06   6582s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31482.63 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] #start global routing iteration 2...
[06/02 22:52:06   6582s] ### routing at level 1 (topmost level) iter 1
[06/02 22:52:06   6582s] ### measure_qor starts on Mon Jun  2 22:52:06 2025 with memory = 31487.76 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] ### measure_congestion starts on Mon Jun  2 22:52:06 2025 with memory = 31487.76 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --0.99 [96]--
[06/02 22:52:06   6582s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --1.31 [96]--
[06/02 22:52:06   6582s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31482.57 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] ### route_end starts on Mon Jun  2 22:52:06 2025 with memory = 31482.57 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[06/02 22:52:06   6582s] #Total number of routable nets = 96.
[06/02 22:52:06   6582s] #Total number of nets in the design = 100.
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] #96 routable nets have routed wires.
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] #Routed net constraints summary:
[06/02 22:52:06   6582s] #-----------------------------
[06/02 22:52:06   6582s] #        Rules   Unconstrained  
[06/02 22:52:06   6582s] #-----------------------------
[06/02 22:52:06   6582s] #      Default               1  
[06/02 22:52:06   6582s] #-----------------------------
[06/02 22:52:06   6582s] #        Total               1  
[06/02 22:52:06   6582s] #-----------------------------
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] #Routing constraints summary of the whole design:
[06/02 22:52:06   6582s] #-----------------------------
[06/02 22:52:06   6582s] #        Rules   Unconstrained  
[06/02 22:52:06   6582s] #-----------------------------
[06/02 22:52:06   6582s] #      Default              96  
[06/02 22:52:06   6582s] #-----------------------------
[06/02 22:52:06   6582s] #        Total              96  
[06/02 22:52:06   6582s] #-----------------------------
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] ### adjust_flow_per_partial_route_obs starts on Mon Jun  2 22:52:06 2025 with memory = 31487.51 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --0.99 [96]--
[06/02 22:52:06   6582s] ### cal_base_flow starts on Mon Jun  2 22:52:06 2025 with memory = 31482.88 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] ### init_flow_edge starts on Mon Jun  2 22:52:06 2025 with memory = 31482.88 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --1.62 [96]--
[06/02 22:52:06   6582s] ### cal_flow starts on Mon Jun  2 22:52:06 2025 with memory = 31482.70 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --0.98 [96]--
[06/02 22:52:06   6582s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --1.45 [96]--
[06/02 22:52:06   6582s] ### report_overcon starts on Mon Jun  2 22:52:06 2025 with memory = 31482.70 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] #                 OverCon          
[06/02 22:52:06   6582s] #                  #Gcell    %Gcell
[06/02 22:52:06   6582s] #     Layer           (1)   OverCon  Flow/Cap
[06/02 22:52:06   6582s] #  ----------------------------------------------
[06/02 22:52:06   6582s] #  M2            0(0.00%)   (0.00%)     0.56  
[06/02 22:52:06   6582s] #  C1            0(0.00%)   (0.00%)     0.34  
[06/02 22:52:06   6582s] #  C2            0(0.00%)   (0.00%)     0.35  
[06/02 22:52:06   6582s] #  C3            0(0.00%)   (0.00%)     0.15  
[06/02 22:52:06   6582s] #  C4            0(0.00%)   (0.00%)     0.04  
[06/02 22:52:06   6582s] #  C5            0(0.00%)   (0.00%)     0.02  
[06/02 22:52:06   6582s] #  JA            0(0.00%)   (0.00%)     0.00  
[06/02 22:52:06   6582s] #  QA            0(0.00%)   (0.00%)     0.00  
[06/02 22:52:06   6582s] #  QB            0(0.00%)   (0.00%)     0.00  
[06/02 22:52:06   6582s] #  LB            0(0.00%)   (0.00%)     0.00  
[06/02 22:52:06   6582s] #  ----------------------------------------------
[06/02 22:52:06   6582s] #     Total      0(0.00%)   (0.00%)
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[06/02 22:52:06   6582s] #  Overflow after GR: 0.00% H + 0.00% V
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --0.99 [96]--
[06/02 22:52:06   6582s] ### cal_base_flow starts on Mon Jun  2 22:52:06 2025 with memory = 31482.70 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] ### init_flow_edge starts on Mon Jun  2 22:52:06 2025 with memory = 31482.70 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --1.52 [96]--
[06/02 22:52:06   6582s] ### cal_flow starts on Mon Jun  2 22:52:06 2025 with memory = 31482.70 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --0.98 [96]--
[06/02 22:52:06   6582s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --1.37 [96]--
[06/02 22:52:06   6582s] ### generate_cong_map_content starts on Mon Jun  2 22:52:06 2025 with memory = 31482.70 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --1.87 [96]--
[06/02 22:52:06   6582s] ### update starts on Mon Jun  2 22:52:06 2025 with memory = 31482.70 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] #Complete Global Routing.
[06/02 22:52:06   6582s] #Total wire length = 244 um.
[06/02 22:52:06   6582s] #Total half perimeter of net bounding box = 295 um.
[06/02 22:52:06   6582s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:52:06   6582s] #Total wire length on LAYER M2 = 3 um.
[06/02 22:52:06   6582s] #Total wire length on LAYER C1 = 68 um.
[06/02 22:52:06   6582s] #Total wire length on LAYER C2 = 79 um.
[06/02 22:52:06   6582s] #Total wire length on LAYER C3 = 76 um.
[06/02 22:52:06   6582s] #Total wire length on LAYER C4 = 6 um.
[06/02 22:52:06   6582s] #Total wire length on LAYER C5 = 12 um.
[06/02 22:52:06   6582s] #Total wire length on LAYER JA = 0 um.
[06/02 22:52:06   6582s] #Total wire length on LAYER QA = 0 um.
[06/02 22:52:06   6582s] #Total wire length on LAYER QB = 0 um.
[06/02 22:52:06   6582s] #Total wire length on LAYER LB = 0 um.
[06/02 22:52:06   6582s] #Total number of vias = 389
[06/02 22:52:06   6582s] #Total number of multi-cut vias = 174 ( 44.7%)
[06/02 22:52:06   6582s] #Total number of single cut vias = 215 ( 55.3%)
[06/02 22:52:06   6582s] #Up-Via Summary (total 389):
[06/02 22:52:06   6582s] #                   single-cut          multi-cut      Total
[06/02 22:52:06   6582s] #-----------------------------------------------------------
[06/02 22:52:06   6582s] # M1                 5 (100.0%)         0 (  0.0%)          5
[06/02 22:52:06   6582s] # M2                99 ( 63.5%)        57 ( 36.5%)        156
[06/02 22:52:06   6582s] # C1                65 ( 45.8%)        77 ( 54.2%)        142
[06/02 22:52:06   6582s] # C2                37 ( 53.6%)        32 ( 46.4%)         69
[06/02 22:52:06   6582s] # C3                 7 ( 58.3%)         5 ( 41.7%)         12
[06/02 22:52:06   6582s] # C4                 2 ( 40.0%)         3 ( 60.0%)          5
[06/02 22:52:06   6582s] #-----------------------------------------------------------
[06/02 22:52:06   6582s] #                  215 ( 55.3%)       174 ( 44.7%)        389 
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] ### update cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --1.22 [96]--
[06/02 22:52:06   6582s] ### report_overcon starts on Mon Jun  2 22:52:06 2025 with memory = 31482.51 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --0.98 [96]--
[06/02 22:52:06   6582s] ### report_overcon starts on Mon Jun  2 22:52:06 2025 with memory = 31482.51 (MB), peak = 34782.57 (MB)
[06/02 22:52:06   6582s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:06   6582s] #Max overcon = 0 track.
[06/02 22:52:06   6582s] #Total overcon = 0.00%.
[06/02 22:52:06   6582s] #Worst layer Gcell overcon rate = 0.00%.
[06/02 22:52:06   6582s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --0.97 [96]--
[06/02 22:52:06   6582s] ### route_end cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --1.24 [96]--
[06/02 22:52:06   6582s] ### global_route design signature (300): route=1828946633 net_attr=758207399
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] #Global routing statistics:
[06/02 22:52:06   6582s] #Cpu time = 00:00:02
[06/02 22:52:06   6582s] #Elapsed time = 00:00:01
[06/02 22:52:06   6582s] #Increased memory = 0.77 (MB)
[06/02 22:52:06   6582s] #Total memory = 31482.52 (MB)
[06/02 22:52:06   6582s] #Peak memory = 34782.57 (MB)
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] #Finished global routing on Mon Jun  2 22:52:06 2025
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] #
[06/02 22:52:06   6582s] ### Time Record (Global Routing) is uninstalled.
[06/02 22:52:06   6582s] ### Time Record (Data Preparation) is installed.
[06/02 22:52:06   6582s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:52:07   6582s] ### track-assign external-init starts on Mon Jun  2 22:52:07 2025 with memory = 31482.52 (MB), peak = 34782.57 (MB)
[06/02 22:52:07   6582s] ### Time Record (Track Assignment) is installed.
[06/02 22:52:07   6583s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:07   6583s] ### Time Record (Data Preparation) is installed.
[06/02 22:52:07   6583s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:07   6583s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:52:07   6583s] ### Time Record (Track Assignment) is uninstalled.
[06/02 22:52:07   6583s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --1.35 [96]--
[06/02 22:52:07   6583s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31482.52 (MB), peak = 34782.57 (MB)
[06/02 22:52:07   6583s] ### track-assign engine-init starts on Mon Jun  2 22:52:07 2025 with memory = 31482.55 (MB), peak = 34782.57 (MB)
[06/02 22:52:07   6583s] ### Time Record (Track Assignment) is installed.
[06/02 22:52:07   6583s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:07   6583s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --1.36 [96]--
[06/02 22:52:07   6583s] ### track-assign core-engine starts on Mon Jun  2 22:52:07 2025 with memory = 31482.55 (MB), peak = 34782.57 (MB)
[06/02 22:52:07   6583s] #Start Track Assignment.
[06/02 22:52:07   6583s] #Done with 2 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[06/02 22:52:07   6584s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[06/02 22:52:07   6584s] #Complete Track Assignment.
[06/02 22:52:08   6584s] #Total wire length = 244 um.
[06/02 22:52:08   6584s] #Total half perimeter of net bounding box = 295 um.
[06/02 22:52:08   6584s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:52:08   6584s] #Total wire length on LAYER M2 = 3 um.
[06/02 22:52:08   6584s] #Total wire length on LAYER C1 = 68 um.
[06/02 22:52:08   6584s] #Total wire length on LAYER C2 = 79 um.
[06/02 22:52:08   6584s] #Total wire length on LAYER C3 = 76 um.
[06/02 22:52:08   6584s] #Total wire length on LAYER C4 = 6 um.
[06/02 22:52:08   6584s] #Total wire length on LAYER C5 = 12 um.
[06/02 22:52:08   6584s] #Total wire length on LAYER JA = 0 um.
[06/02 22:52:08   6584s] #Total wire length on LAYER QA = 0 um.
[06/02 22:52:08   6584s] #Total wire length on LAYER QB = 0 um.
[06/02 22:52:08   6584s] #Total wire length on LAYER LB = 0 um.
[06/02 22:52:08   6584s] #Total number of vias = 389
[06/02 22:52:08   6584s] #Total number of multi-cut vias = 174 ( 44.7%)
[06/02 22:52:08   6584s] #Total number of single cut vias = 215 ( 55.3%)
[06/02 22:52:08   6584s] #Up-Via Summary (total 389):
[06/02 22:52:08   6584s] #                   single-cut          multi-cut      Total
[06/02 22:52:08   6584s] #-----------------------------------------------------------
[06/02 22:52:08   6584s] # M1                 5 (100.0%)         0 (  0.0%)          5
[06/02 22:52:08   6584s] # M2                99 ( 63.5%)        57 ( 36.5%)        156
[06/02 22:52:08   6584s] # C1                65 ( 45.8%)        77 ( 54.2%)        142
[06/02 22:52:08   6584s] # C2                37 ( 53.6%)        32 ( 46.4%)         69
[06/02 22:52:08   6584s] # C3                 7 ( 58.3%)         5 ( 41.7%)         12
[06/02 22:52:08   6584s] # C4                 2 ( 40.0%)         3 ( 60.0%)          5
[06/02 22:52:08   6584s] #-----------------------------------------------------------
[06/02 22:52:08   6584s] #                  215 ( 55.3%)       174 ( 44.7%)        389 
[06/02 22:52:08   6584s] #
[06/02 22:52:08   6584s] ### track_assign design signature (303): route=18038134
[06/02 22:52:08   6584s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:30.7 GB, peak:34.0 GB --1.33 [96]--
[06/02 22:52:08   6584s] ### Time Record (Track Assignment) is uninstalled.
[06/02 22:52:08   6584s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 31480.95 (MB), peak = 34782.57 (MB)
[06/02 22:52:08   6584s] #
[06/02 22:52:08   6584s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/02 22:52:08   6584s] #Cpu time = 00:00:06
[06/02 22:52:08   6584s] #Elapsed time = 00:00:05
[06/02 22:52:08   6584s] #Increased memory = 8.30 (MB)
[06/02 22:52:08   6584s] #Total memory = 31480.95 (MB)
[06/02 22:52:08   6584s] #Peak memory = 34782.57 (MB)
[06/02 22:52:08   6584s] #Using multithreading with 96 threads.
[06/02 22:52:08   6584s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:08   6584s] ### Time Record (Detail Routing) is installed.
[06/02 22:52:08   6584s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:08   6584s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:08   6584s] ### Time Record (Data Preparation) is installed.
[06/02 22:52:08   6584s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:08   6584s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:52:08   6585s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[06/02 22:52:08   6585s] #
[06/02 22:52:08   6585s] #Start Detail Routing..
[06/02 22:52:08   6585s] #start initial detail routing ...
[06/02 22:52:08   6585s] ### Design has 0 dirty nets
[06/02 22:52:09   6585s] # ECO: 0.00% of the total area was rechecked for DRC, and 100.00% required routing.
[06/02 22:52:09   6585s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:09   6585s] #   number of violations = 6
[06/02 22:52:09   6585s] #
[06/02 22:52:09   6585s] #  By Layer and Type:
[06/02 22:52:09   6585s] #
[06/02 22:52:09   6585s] #---------+-------+-------+------+-------+-------+
[06/02 22:52:09   6585s] #  -      | MetSpc| MinStp| Color| EOLCol| Totals|
[06/02 22:52:09   6585s] #---------+-------+-------+------+-------+-------+
[06/02 22:52:09   6585s] #  M1     |      2|      2|     0|      0|      4|
[06/02 22:52:09   6585s] #  M2     |      0|      0|     1|      1|      2|
[06/02 22:52:09   6585s] #  Totals |      2|      2|     1|      1|      6|
[06/02 22:52:09   6585s] #---------+-------+-------+------+-------+-------+
[06/02 22:52:09   6585s] #
[06/02 22:52:09   6585s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31481.24 (MB), peak = 34782.57 (MB)
[06/02 22:52:09   6585s] #start 1st optimization iteration ...
[06/02 22:52:09   6586s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:09   6586s] #   number of violations = 1
[06/02 22:52:09   6586s] #
[06/02 22:52:09   6586s] #  By Layer and Type:
[06/02 22:52:09   6586s] #
[06/02 22:52:09   6586s] #---------+----+-------+
[06/02 22:52:09   6586s] #  -      | Enc| Totals|
[06/02 22:52:09   6586s] #---------+----+-------+
[06/02 22:52:09   6586s] #  M1     |   1|      1|
[06/02 22:52:09   6586s] #  Totals |   1|      1|
[06/02 22:52:09   6586s] #---------+----+-------+
[06/02 22:52:09   6586s] #
[06/02 22:52:09   6586s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31481.34 (MB), peak = 34782.57 (MB)
[06/02 22:52:09   6586s] #start 2nd optimization iteration ...
[06/02 22:52:10   6587s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:10   6587s] #   number of violations = 1
[06/02 22:52:10   6587s] #
[06/02 22:52:10   6587s] #  By Layer and Type:
[06/02 22:52:10   6587s] #
[06/02 22:52:10   6587s] #---------+----+-------+
[06/02 22:52:10   6587s] #  -      | Enc| Totals|
[06/02 22:52:10   6587s] #---------+----+-------+
[06/02 22:52:10   6587s] #  M1     |   1|      1|
[06/02 22:52:10   6587s] #  Totals |   1|      1|
[06/02 22:52:10   6587s] #---------+----+-------+
[06/02 22:52:10   6587s] #
[06/02 22:52:10   6587s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31481.10 (MB), peak = 34782.57 (MB)
[06/02 22:52:10   6587s] #start 3rd optimization iteration ...
[06/02 22:52:10   6587s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:10   6587s] #   number of violations = 1
[06/02 22:52:10   6587s] #
[06/02 22:52:10   6587s] #  By Layer and Type:
[06/02 22:52:10   6587s] #
[06/02 22:52:10   6587s] #---------+----+-------+
[06/02 22:52:10   6587s] #  -      | Enc| Totals|
[06/02 22:52:10   6587s] #---------+----+-------+
[06/02 22:52:10   6587s] #  M1     |   1|      1|
[06/02 22:52:10   6587s] #  Totals |   1|      1|
[06/02 22:52:10   6587s] #---------+----+-------+
[06/02 22:52:10   6587s] #
[06/02 22:52:10   6587s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31480.87 (MB), peak = 34782.57 (MB)
[06/02 22:52:10   6587s] #start 4th optimization iteration ...
[06/02 22:52:10   6588s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:10   6588s] #   number of violations = 1
[06/02 22:52:10   6588s] #
[06/02 22:52:10   6588s] #  By Layer and Type:
[06/02 22:52:10   6588s] #
[06/02 22:52:10   6588s] #---------+----+-------+
[06/02 22:52:10   6588s] #  -      | Enc| Totals|
[06/02 22:52:10   6588s] #---------+----+-------+
[06/02 22:52:10   6588s] #  M1     |   1|      1|
[06/02 22:52:10   6588s] #  Totals |   1|      1|
[06/02 22:52:10   6588s] #---------+----+-------+
[06/02 22:52:10   6588s] #
[06/02 22:52:10   6588s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31480.55 (MB), peak = 34782.57 (MB)
[06/02 22:52:10   6588s] #start 5th optimization iteration ...
[06/02 22:52:11   6589s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:11   6589s] #   number of violations = 1
[06/02 22:52:11   6589s] #
[06/02 22:52:11   6589s] #  By Layer and Type:
[06/02 22:52:11   6589s] #
[06/02 22:52:11   6589s] #---------+----+-------+
[06/02 22:52:11   6589s] #  -      | Enc| Totals|
[06/02 22:52:11   6589s] #---------+----+-------+
[06/02 22:52:11   6589s] #  M1     |   1|      1|
[06/02 22:52:11   6589s] #  Totals |   1|      1|
[06/02 22:52:11   6589s] #---------+----+-------+
[06/02 22:52:11   6589s] #
[06/02 22:52:11   6589s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.29 (MB), peak = 34782.57 (MB)
[06/02 22:52:11   6589s] #start 6th optimization iteration ...
[06/02 22:52:12   6589s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:12   6589s] #   number of violations = 1
[06/02 22:52:12   6589s] #
[06/02 22:52:12   6589s] #  By Layer and Type:
[06/02 22:52:12   6589s] #
[06/02 22:52:12   6589s] #---------+----+-------+
[06/02 22:52:12   6589s] #  -      | Enc| Totals|
[06/02 22:52:12   6589s] #---------+----+-------+
[06/02 22:52:12   6589s] #  M1     |   1|      1|
[06/02 22:52:12   6589s] #  Totals |   1|      1|
[06/02 22:52:12   6589s] #---------+----+-------+
[06/02 22:52:12   6589s] #
[06/02 22:52:12   6589s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.23 (MB), peak = 34782.57 (MB)
[06/02 22:52:12   6589s] #start 7th optimization iteration ...
[06/02 22:52:12   6590s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:12   6590s] #   number of violations = 1
[06/02 22:52:12   6590s] #
[06/02 22:52:12   6590s] #  By Layer and Type:
[06/02 22:52:12   6590s] #
[06/02 22:52:12   6590s] #---------+----+-------+
[06/02 22:52:12   6590s] #  -      | Enc| Totals|
[06/02 22:52:12   6590s] #---------+----+-------+
[06/02 22:52:12   6590s] #  M1     |   1|      1|
[06/02 22:52:12   6590s] #  Totals |   1|      1|
[06/02 22:52:12   6590s] #---------+----+-------+
[06/02 22:52:12   6590s] #
[06/02 22:52:12   6590s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31479.70 (MB), peak = 34782.57 (MB)
[06/02 22:52:12   6590s] #start 8th optimization iteration ...
[06/02 22:52:12   6590s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:12   6590s] #   number of violations = 1
[06/02 22:52:12   6590s] #
[06/02 22:52:12   6590s] #  By Layer and Type:
[06/02 22:52:12   6590s] #
[06/02 22:52:12   6590s] #---------+----+-------+
[06/02 22:52:12   6590s] #  -      | Enc| Totals|
[06/02 22:52:12   6590s] #---------+----+-------+
[06/02 22:52:12   6590s] #  M1     |   1|      1|
[06/02 22:52:12   6590s] #  Totals |   1|      1|
[06/02 22:52:12   6590s] #---------+----+-------+
[06/02 22:52:12   6590s] #
[06/02 22:52:12   6590s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31479.17 (MB), peak = 34782.57 (MB)
[06/02 22:52:12   6590s] #start 9th optimization iteration ...
[06/02 22:52:13   6591s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:13   6591s] #   number of violations = 1
[06/02 22:52:13   6591s] #
[06/02 22:52:13   6591s] #  By Layer and Type:
[06/02 22:52:13   6591s] #
[06/02 22:52:13   6591s] #---------+----+-------+
[06/02 22:52:13   6591s] #  -      | Enc| Totals|
[06/02 22:52:13   6591s] #---------+----+-------+
[06/02 22:52:13   6591s] #  M1     |   1|      1|
[06/02 22:52:13   6591s] #  Totals |   1|      1|
[06/02 22:52:13   6591s] #---------+----+-------+
[06/02 22:52:13   6591s] #
[06/02 22:52:13   6591s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31479.24 (MB), peak = 34782.57 (MB)
[06/02 22:52:13   6591s] #start 10th optimization iteration ...
[06/02 22:52:13   6592s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:13   6592s] #   number of violations = 1
[06/02 22:52:13   6592s] #
[06/02 22:52:13   6592s] #  By Layer and Type:
[06/02 22:52:13   6592s] #
[06/02 22:52:13   6592s] #---------+----+-------+
[06/02 22:52:13   6592s] #  -      | Enc| Totals|
[06/02 22:52:13   6592s] #---------+----+-------+
[06/02 22:52:13   6592s] #  M1     |   1|      1|
[06/02 22:52:13   6592s] #  Totals |   1|      1|
[06/02 22:52:13   6592s] #---------+----+-------+
[06/02 22:52:13   6592s] #
[06/02 22:52:13   6592s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31478.95 (MB), peak = 34782.57 (MB)
[06/02 22:52:13   6592s] #start 11th optimization iteration ...
[06/02 22:52:14   6592s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:14   6592s] #   number of violations = 1
[06/02 22:52:14   6592s] #
[06/02 22:52:14   6592s] #  By Layer and Type:
[06/02 22:52:14   6592s] #
[06/02 22:52:14   6592s] #---------+----+-------+
[06/02 22:52:14   6592s] #  -      | Enc| Totals|
[06/02 22:52:14   6592s] #---------+----+-------+
[06/02 22:52:14   6592s] #  M1     |   1|      1|
[06/02 22:52:14   6592s] #  Totals |   1|      1|
[06/02 22:52:14   6592s] #---------+----+-------+
[06/02 22:52:14   6592s] #
[06/02 22:52:14   6592s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31478.98 (MB), peak = 34782.57 (MB)
[06/02 22:52:14   6592s] #start 12th optimization iteration ...
[06/02 22:52:15   6593s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:15   6593s] #   number of violations = 1
[06/02 22:52:15   6593s] #
[06/02 22:52:15   6593s] #  By Layer and Type:
[06/02 22:52:15   6593s] #
[06/02 22:52:15   6593s] #---------+----+-------+
[06/02 22:52:15   6593s] #  -      | Enc| Totals|
[06/02 22:52:15   6593s] #---------+----+-------+
[06/02 22:52:15   6593s] #  M1     |   1|      1|
[06/02 22:52:15   6593s] #  Totals |   1|      1|
[06/02 22:52:15   6593s] #---------+----+-------+
[06/02 22:52:15   6593s] #
[06/02 22:52:15   6593s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.12 (MB), peak = 34782.57 (MB)
[06/02 22:52:15   6593s] #start 13th optimization iteration ...
[06/02 22:52:15   6594s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:15   6594s] #   number of violations = 1
[06/02 22:52:15   6594s] #
[06/02 22:52:15   6594s] #  By Layer and Type:
[06/02 22:52:15   6594s] #
[06/02 22:52:15   6594s] #---------+----+-------+
[06/02 22:52:15   6594s] #  -      | Enc| Totals|
[06/02 22:52:15   6594s] #---------+----+-------+
[06/02 22:52:15   6594s] #  M1     |   1|      1|
[06/02 22:52:15   6594s] #  Totals |   1|      1|
[06/02 22:52:15   6594s] #---------+----+-------+
[06/02 22:52:15   6594s] #
[06/02 22:52:15   6594s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31479.11 (MB), peak = 34782.57 (MB)
[06/02 22:52:15   6594s] #start 14th optimization iteration ...
[06/02 22:52:15   6594s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:15   6594s] #   number of violations = 1
[06/02 22:52:15   6594s] #
[06/02 22:52:15   6594s] #  By Layer and Type:
[06/02 22:52:15   6594s] #
[06/02 22:52:15   6594s] #---------+----+-------+
[06/02 22:52:15   6594s] #  -      | Enc| Totals|
[06/02 22:52:15   6594s] #---------+----+-------+
[06/02 22:52:15   6594s] #  M1     |   1|      1|
[06/02 22:52:15   6594s] #  Totals |   1|      1|
[06/02 22:52:15   6594s] #---------+----+-------+
[06/02 22:52:15   6594s] #
[06/02 22:52:15   6594s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31479.20 (MB), peak = 34782.57 (MB)
[06/02 22:52:15   6594s] #start 15th optimization iteration ...
[06/02 22:52:16   6595s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:16   6595s] #   number of violations = 1
[06/02 22:52:16   6595s] #
[06/02 22:52:16   6595s] #  By Layer and Type:
[06/02 22:52:16   6595s] #
[06/02 22:52:16   6595s] #---------+----+-------+
[06/02 22:52:16   6595s] #  -      | Enc| Totals|
[06/02 22:52:16   6595s] #---------+----+-------+
[06/02 22:52:16   6595s] #  M1     |   1|      1|
[06/02 22:52:16   6595s] #  Totals |   1|      1|
[06/02 22:52:16   6595s] #---------+----+-------+
[06/02 22:52:16   6595s] #
[06/02 22:52:16   6595s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31479.06 (MB), peak = 34782.57 (MB)
[06/02 22:52:16   6595s] #start 16th optimization iteration ...
[06/02 22:52:16   6596s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:16   6596s] #   number of violations = 6
[06/02 22:52:16   6596s] #
[06/02 22:52:16   6596s] #  By Layer and Type:
[06/02 22:52:16   6596s] #
[06/02 22:52:16   6596s] #---------+------+-------+-------+----+-------+
[06/02 22:52:16   6596s] #  -      | Notch| MinStp| C2MCon| Enc| Totals|
[06/02 22:52:16   6596s] #---------+------+-------+-------+----+-------+
[06/02 22:52:16   6596s] #  M1     |     0|      0|      2|   1|      3|
[06/02 22:52:16   6596s] #  M2     |     1|      2|      0|   0|      3|
[06/02 22:52:16   6596s] #  Totals |     1|      2|      2|   1|      6|
[06/02 22:52:16   6596s] #---------+------+-------+-------+----+-------+
[06/02 22:52:16   6596s] #
[06/02 22:52:16   6596s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.29 (MB), peak = 34782.57 (MB)
[06/02 22:52:16   6596s] #start 17th optimization iteration ...
[06/02 22:52:17   6596s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:17   6596s] #   number of violations = 1
[06/02 22:52:17   6596s] #
[06/02 22:52:17   6596s] #  By Layer and Type:
[06/02 22:52:17   6596s] #
[06/02 22:52:17   6596s] #---------+----+-------+
[06/02 22:52:17   6596s] #  -      | Enc| Totals|
[06/02 22:52:17   6596s] #---------+----+-------+
[06/02 22:52:17   6596s] #  M1     |   1|      1|
[06/02 22:52:17   6596s] #  Totals |   1|      1|
[06/02 22:52:17   6596s] #---------+----+-------+
[06/02 22:52:17   6596s] #
[06/02 22:52:17   6596s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.14 (MB), peak = 34782.57 (MB)
[06/02 22:52:17   6596s] #start 18th optimization iteration ...
[06/02 22:52:17   6597s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:17   6597s] #   number of violations = 1
[06/02 22:52:17   6597s] #
[06/02 22:52:17   6597s] #  By Layer and Type:
[06/02 22:52:17   6597s] #
[06/02 22:52:17   6597s] #---------+----+-------+
[06/02 22:52:17   6597s] #  -      | Enc| Totals|
[06/02 22:52:17   6597s] #---------+----+-------+
[06/02 22:52:17   6597s] #  M1     |   1|      1|
[06/02 22:52:17   6597s] #  Totals |   1|      1|
[06/02 22:52:17   6597s] #---------+----+-------+
[06/02 22:52:17   6597s] #
[06/02 22:52:18   6597s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.29 (MB), peak = 34782.57 (MB)
[06/02 22:52:18   6597s] #start 19th optimization iteration ...
[06/02 22:52:18   6598s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:18   6598s] #   number of violations = 1
[06/02 22:52:18   6598s] #
[06/02 22:52:18   6598s] #  By Layer and Type:
[06/02 22:52:18   6598s] #
[06/02 22:52:18   6598s] #---------+----+-------+
[06/02 22:52:18   6598s] #  -      | Enc| Totals|
[06/02 22:52:18   6598s] #---------+----+-------+
[06/02 22:52:18   6598s] #  M1     |   1|      1|
[06/02 22:52:18   6598s] #  Totals |   1|      1|
[06/02 22:52:18   6598s] #---------+----+-------+
[06/02 22:52:18   6598s] #
[06/02 22:52:18   6598s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31479.13 (MB), peak = 34782.57 (MB)
[06/02 22:52:18   6598s] #start 20th optimization iteration ...
[06/02 22:52:18   6598s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:18   6598s] #   number of violations = 1
[06/02 22:52:18   6598s] #
[06/02 22:52:18   6598s] #  By Layer and Type:
[06/02 22:52:18   6598s] #
[06/02 22:52:18   6598s] #---------+----+-------+
[06/02 22:52:18   6598s] #  -      | Enc| Totals|
[06/02 22:52:18   6598s] #---------+----+-------+
[06/02 22:52:18   6598s] #  M1     |   1|      1|
[06/02 22:52:18   6598s] #  Totals |   1|      1|
[06/02 22:52:18   6598s] #---------+----+-------+
[06/02 22:52:18   6598s] #
[06/02 22:52:18   6598s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31479.11 (MB), peak = 34782.57 (MB)
[06/02 22:52:18   6598s] #start 21th optimization iteration ...
[06/02 22:52:19   6599s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:19   6599s] #   number of violations = 1
[06/02 22:52:19   6599s] #
[06/02 22:52:19   6599s] #  By Layer and Type:
[06/02 22:52:19   6599s] #
[06/02 22:52:19   6599s] #---------+----+-------+
[06/02 22:52:19   6599s] #  -      | Enc| Totals|
[06/02 22:52:19   6599s] #---------+----+-------+
[06/02 22:52:19   6599s] #  M1     |   1|      1|
[06/02 22:52:19   6599s] #  Totals |   1|      1|
[06/02 22:52:19   6599s] #---------+----+-------+
[06/02 22:52:19   6599s] #
[06/02 22:52:19   6599s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31479.14 (MB), peak = 34782.57 (MB)
[06/02 22:52:19   6599s] #start 22th optimization iteration ...
[06/02 22:52:19   6600s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:19   6600s] #   number of violations = 1
[06/02 22:52:19   6600s] #
[06/02 22:52:19   6600s] #  By Layer and Type:
[06/02 22:52:19   6600s] #
[06/02 22:52:19   6600s] #---------+----+-------+
[06/02 22:52:19   6600s] #  -      | Enc| Totals|
[06/02 22:52:19   6600s] #---------+----+-------+
[06/02 22:52:19   6600s] #  M1     |   1|      1|
[06/02 22:52:19   6600s] #  Totals |   1|      1|
[06/02 22:52:19   6600s] #---------+----+-------+
[06/02 22:52:19   6600s] #
[06/02 22:52:19   6600s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31479.08 (MB), peak = 34782.57 (MB)
[06/02 22:52:19   6600s] #start 23th optimization iteration ...
[06/02 22:52:20   6600s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:20   6600s] #   number of violations = 1
[06/02 22:52:20   6600s] #
[06/02 22:52:20   6600s] #  By Layer and Type:
[06/02 22:52:20   6600s] #
[06/02 22:52:20   6600s] #---------+----+-------+
[06/02 22:52:20   6600s] #  -      | Enc| Totals|
[06/02 22:52:20   6600s] #---------+----+-------+
[06/02 22:52:20   6600s] #  M1     |   1|      1|
[06/02 22:52:20   6600s] #  Totals |   1|      1|
[06/02 22:52:20   6600s] #---------+----+-------+
[06/02 22:52:20   6600s] #
[06/02 22:52:20   6600s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.19 (MB), peak = 34782.57 (MB)
[06/02 22:52:20   6600s] #start 24th optimization iteration ...
[06/02 22:52:20   6601s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:20   6601s] #   number of violations = 1
[06/02 22:52:20   6601s] #
[06/02 22:52:20   6601s] #  By Layer and Type:
[06/02 22:52:20   6601s] #
[06/02 22:52:20   6601s] #---------+----+-------+
[06/02 22:52:20   6601s] #  -      | Enc| Totals|
[06/02 22:52:20   6601s] #---------+----+-------+
[06/02 22:52:20   6601s] #  M1     |   1|      1|
[06/02 22:52:20   6601s] #  Totals |   1|      1|
[06/02 22:52:20   6601s] #---------+----+-------+
[06/02 22:52:20   6601s] #
[06/02 22:52:20   6601s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.27 (MB), peak = 34782.57 (MB)
[06/02 22:52:20   6601s] #start 25th optimization iteration ...
[06/02 22:52:21   6602s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:21   6602s] #   number of violations = 1
[06/02 22:52:21   6602s] #
[06/02 22:52:21   6602s] #  By Layer and Type:
[06/02 22:52:21   6602s] #
[06/02 22:52:21   6602s] #---------+----+-------+
[06/02 22:52:21   6602s] #  -      | Enc| Totals|
[06/02 22:52:21   6602s] #---------+----+-------+
[06/02 22:52:21   6602s] #  M1     |   1|      1|
[06/02 22:52:21   6602s] #  Totals |   1|      1|
[06/02 22:52:21   6602s] #---------+----+-------+
[06/02 22:52:21   6602s] #
[06/02 22:52:21   6602s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31479.31 (MB), peak = 34782.57 (MB)
[06/02 22:52:21   6602s] #start 26th optimization iteration ...
[06/02 22:52:21   6602s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:21   6602s] #   number of violations = 1
[06/02 22:52:21   6602s] #
[06/02 22:52:21   6602s] #  By Layer and Type:
[06/02 22:52:21   6602s] #
[06/02 22:52:21   6602s] #---------+----+-------+
[06/02 22:52:21   6602s] #  -      | Enc| Totals|
[06/02 22:52:21   6602s] #---------+----+-------+
[06/02 22:52:21   6602s] #  M1     |   1|      1|
[06/02 22:52:21   6602s] #  Totals |   1|      1|
[06/02 22:52:21   6602s] #---------+----+-------+
[06/02 22:52:21   6602s] #
[06/02 22:52:21   6602s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.21 (MB), peak = 34782.57 (MB)
[06/02 22:52:21   6602s] #start 27th optimization iteration ...
[06/02 22:52:22   6603s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:22   6603s] #   number of violations = 1
[06/02 22:52:22   6603s] #
[06/02 22:52:22   6603s] #  By Layer and Type:
[06/02 22:52:22   6603s] #
[06/02 22:52:22   6603s] #---------+----+-------+
[06/02 22:52:22   6603s] #  -      | Enc| Totals|
[06/02 22:52:22   6603s] #---------+----+-------+
[06/02 22:52:22   6603s] #  M1     |   1|      1|
[06/02 22:52:22   6603s] #  Totals |   1|      1|
[06/02 22:52:22   6603s] #---------+----+-------+
[06/02 22:52:22   6603s] #
[06/02 22:52:22   6603s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.49 (MB), peak = 34782.57 (MB)
[06/02 22:52:22   6603s] #start 28th optimization iteration ...
[06/02 22:52:23   6604s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:23   6604s] #   number of violations = 1
[06/02 22:52:23   6604s] #
[06/02 22:52:23   6604s] #  By Layer and Type:
[06/02 22:52:23   6604s] #
[06/02 22:52:23   6604s] #---------+----+-------+
[06/02 22:52:23   6604s] #  -      | Enc| Totals|
[06/02 22:52:23   6604s] #---------+----+-------+
[06/02 22:52:23   6604s] #  M1     |   1|      1|
[06/02 22:52:23   6604s] #  Totals |   1|      1|
[06/02 22:52:23   6604s] #---------+----+-------+
[06/02 22:52:23   6604s] #
[06/02 22:52:23   6604s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.51 (MB), peak = 34782.57 (MB)
[06/02 22:52:23   6604s] #start 29th optimization iteration ...
[06/02 22:52:23   6605s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:23   6605s] #   number of violations = 1
[06/02 22:52:23   6605s] #
[06/02 22:52:23   6605s] #  By Layer and Type:
[06/02 22:52:23   6605s] #
[06/02 22:52:23   6605s] #---------+----+-------+
[06/02 22:52:23   6605s] #  -      | Enc| Totals|
[06/02 22:52:23   6605s] #---------+----+-------+
[06/02 22:52:23   6605s] #  M1     |   1|      1|
[06/02 22:52:23   6605s] #  Totals |   1|      1|
[06/02 22:52:23   6605s] #---------+----+-------+
[06/02 22:52:23   6605s] #
[06/02 22:52:23   6605s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.58 (MB), peak = 34782.57 (MB)
[06/02 22:52:23   6605s] #start 30th optimization iteration ...
[06/02 22:52:24   6605s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:24   6605s] #   number of violations = 1
[06/02 22:52:24   6605s] #
[06/02 22:52:24   6605s] #  By Layer and Type:
[06/02 22:52:24   6605s] #
[06/02 22:52:24   6605s] #---------+----+-------+
[06/02 22:52:24   6605s] #  -      | Enc| Totals|
[06/02 22:52:24   6605s] #---------+----+-------+
[06/02 22:52:24   6605s] #  M1     |   1|      1|
[06/02 22:52:24   6605s] #  Totals |   1|      1|
[06/02 22:52:24   6605s] #---------+----+-------+
[06/02 22:52:24   6605s] #
[06/02 22:52:24   6605s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.52 (MB), peak = 34782.57 (MB)
[06/02 22:52:24   6605s] #start 31th optimization iteration ...
[06/02 22:52:24   6606s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:24   6606s] #   number of violations = 1
[06/02 22:52:24   6606s] #
[06/02 22:52:24   6606s] #  By Layer and Type:
[06/02 22:52:24   6606s] #
[06/02 22:52:24   6606s] #---------+----+-------+
[06/02 22:52:24   6606s] #  -      | Enc| Totals|
[06/02 22:52:24   6606s] #---------+----+-------+
[06/02 22:52:24   6606s] #  M1     |   1|      1|
[06/02 22:52:24   6606s] #  Totals |   1|      1|
[06/02 22:52:24   6606s] #---------+----+-------+
[06/02 22:52:24   6606s] #
[06/02 22:52:24   6606s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.82 (MB), peak = 34782.57 (MB)
[06/02 22:52:24   6606s] #start 32th optimization iteration ...
[06/02 22:52:25   6607s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:25   6607s] #   number of violations = 1
[06/02 22:52:25   6607s] #
[06/02 22:52:25   6607s] #  By Layer and Type:
[06/02 22:52:25   6607s] #
[06/02 22:52:25   6607s] #---------+----+-------+
[06/02 22:52:25   6607s] #  -      | Enc| Totals|
[06/02 22:52:25   6607s] #---------+----+-------+
[06/02 22:52:25   6607s] #  M1     |   1|      1|
[06/02 22:52:25   6607s] #  Totals |   1|      1|
[06/02 22:52:25   6607s] #---------+----+-------+
[06/02 22:52:25   6607s] #
[06/02 22:52:25   6607s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.56 (MB), peak = 34782.57 (MB)
[06/02 22:52:25   6607s] #start 33th optimization iteration ...
[06/02 22:52:25   6608s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:25   6608s] #   number of violations = 1
[06/02 22:52:25   6608s] #
[06/02 22:52:25   6608s] #  By Layer and Type:
[06/02 22:52:25   6608s] #
[06/02 22:52:25   6608s] #---------+----+-------+
[06/02 22:52:25   6608s] #  -      | Enc| Totals|
[06/02 22:52:25   6608s] #---------+----+-------+
[06/02 22:52:25   6608s] #  M1     |   1|      1|
[06/02 22:52:25   6608s] #  Totals |   1|      1|
[06/02 22:52:25   6608s] #---------+----+-------+
[06/02 22:52:25   6608s] #
[06/02 22:52:25   6608s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.48 (MB), peak = 34782.57 (MB)
[06/02 22:52:25   6608s] #start 34th optimization iteration ...
[06/02 22:52:26   6608s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:26   6608s] #   number of violations = 1
[06/02 22:52:26   6608s] #
[06/02 22:52:26   6608s] #  By Layer and Type:
[06/02 22:52:26   6608s] #
[06/02 22:52:26   6608s] #---------+----+-------+
[06/02 22:52:26   6608s] #  -      | Enc| Totals|
[06/02 22:52:26   6608s] #---------+----+-------+
[06/02 22:52:26   6608s] #  M1     |   1|      1|
[06/02 22:52:26   6608s] #  Totals |   1|      1|
[06/02 22:52:26   6608s] #---------+----+-------+
[06/02 22:52:26   6608s] #
[06/02 22:52:26   6608s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.62 (MB), peak = 34782.57 (MB)
[06/02 22:52:26   6608s] #start 35th optimization iteration ...
[06/02 22:52:27   6609s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:27   6609s] #   number of violations = 1
[06/02 22:52:27   6609s] #
[06/02 22:52:27   6609s] #  By Layer and Type:
[06/02 22:52:27   6609s] #
[06/02 22:52:27   6609s] #---------+----+-------+
[06/02 22:52:27   6609s] #  -      | Enc| Totals|
[06/02 22:52:27   6609s] #---------+----+-------+
[06/02 22:52:27   6609s] #  M1     |   1|      1|
[06/02 22:52:27   6609s] #  Totals |   1|      1|
[06/02 22:52:27   6609s] #---------+----+-------+
[06/02 22:52:27   6609s] #
[06/02 22:52:27   6609s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.80 (MB), peak = 34782.57 (MB)
[06/02 22:52:27   6609s] #start 36th optimization iteration ...
[06/02 22:52:27   6610s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:27   6610s] #   number of violations = 1
[06/02 22:52:27   6610s] #
[06/02 22:52:27   6610s] #  By Layer and Type:
[06/02 22:52:27   6610s] #
[06/02 22:52:27   6610s] #---------+----+-------+
[06/02 22:52:27   6610s] #  -      | Enc| Totals|
[06/02 22:52:27   6610s] #---------+----+-------+
[06/02 22:52:27   6610s] #  M1     |   1|      1|
[06/02 22:52:27   6610s] #  Totals |   1|      1|
[06/02 22:52:27   6610s] #---------+----+-------+
[06/02 22:52:27   6610s] #
[06/02 22:52:27   6610s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.89 (MB), peak = 34782.57 (MB)
[06/02 22:52:27   6610s] #start 37th optimization iteration ...
[06/02 22:52:28   6611s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:28   6611s] #   number of violations = 1
[06/02 22:52:28   6611s] #
[06/02 22:52:28   6611s] #  By Layer and Type:
[06/02 22:52:28   6611s] #
[06/02 22:52:28   6611s] #---------+----+-------+
[06/02 22:52:28   6611s] #  -      | Enc| Totals|
[06/02 22:52:28   6611s] #---------+----+-------+
[06/02 22:52:28   6611s] #  M1     |   1|      1|
[06/02 22:52:28   6611s] #  Totals |   1|      1|
[06/02 22:52:28   6611s] #---------+----+-------+
[06/02 22:52:28   6611s] #
[06/02 22:52:28   6611s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.10 (MB), peak = 34782.57 (MB)
[06/02 22:52:28   6611s] #start 38th optimization iteration ...
[06/02 22:52:28   6611s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:28   6611s] #   number of violations = 1
[06/02 22:52:28   6611s] #
[06/02 22:52:28   6611s] #  By Layer and Type:
[06/02 22:52:28   6611s] #
[06/02 22:52:28   6611s] #---------+----+-------+
[06/02 22:52:28   6611s] #  -      | Enc| Totals|
[06/02 22:52:28   6611s] #---------+----+-------+
[06/02 22:52:28   6611s] #  M1     |   1|      1|
[06/02 22:52:28   6611s] #  Totals |   1|      1|
[06/02 22:52:28   6611s] #---------+----+-------+
[06/02 22:52:28   6611s] #
[06/02 22:52:28   6611s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.14 (MB), peak = 34782.57 (MB)
[06/02 22:52:28   6611s] #start 39th optimization iteration ...
[06/02 22:52:29   6612s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:29   6612s] #   number of violations = 1
[06/02 22:52:29   6612s] #
[06/02 22:52:29   6612s] #  By Layer and Type:
[06/02 22:52:29   6612s] #
[06/02 22:52:29   6612s] #---------+----+-------+
[06/02 22:52:29   6612s] #  -      | Enc| Totals|
[06/02 22:52:29   6612s] #---------+----+-------+
[06/02 22:52:29   6612s] #  M1     |   1|      1|
[06/02 22:52:29   6612s] #  Totals |   1|      1|
[06/02 22:52:29   6612s] #---------+----+-------+
[06/02 22:52:29   6612s] #
[06/02 22:52:29   6612s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.14 (MB), peak = 34782.57 (MB)
[06/02 22:52:29   6612s] #start 40th optimization iteration ...
[06/02 22:52:30   6613s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:30   6613s] #   number of violations = 1
[06/02 22:52:30   6613s] #
[06/02 22:52:30   6613s] #  By Layer and Type:
[06/02 22:52:30   6613s] #
[06/02 22:52:30   6613s] #---------+----+-------+
[06/02 22:52:30   6613s] #  -      | Enc| Totals|
[06/02 22:52:30   6613s] #---------+----+-------+
[06/02 22:52:30   6613s] #  M1     |   1|      1|
[06/02 22:52:30   6613s] #  Totals |   1|      1|
[06/02 22:52:30   6613s] #---------+----+-------+
[06/02 22:52:30   6613s] #
[06/02 22:52:30   6613s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.22 (MB), peak = 34782.57 (MB)
[06/02 22:52:30   6613s] #start 41th optimization iteration ...
[06/02 22:52:30   6614s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:30   6614s] #   number of violations = 1
[06/02 22:52:30   6614s] #
[06/02 22:52:30   6614s] #  By Layer and Type:
[06/02 22:52:30   6614s] #
[06/02 22:52:30   6614s] #---------+----+-------+
[06/02 22:52:30   6614s] #  -      | Enc| Totals|
[06/02 22:52:30   6614s] #---------+----+-------+
[06/02 22:52:30   6614s] #  M1     |   1|      1|
[06/02 22:52:30   6614s] #  Totals |   1|      1|
[06/02 22:52:30   6614s] #---------+----+-------+
[06/02 22:52:30   6614s] #
[06/02 22:52:30   6614s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.15 (MB), peak = 34782.57 (MB)
[06/02 22:52:30   6614s] #start 42th optimization iteration ...
[06/02 22:52:31   6615s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:31   6615s] #   number of violations = 1
[06/02 22:52:31   6615s] #
[06/02 22:52:31   6615s] #  By Layer and Type:
[06/02 22:52:31   6615s] #
[06/02 22:52:31   6615s] #---------+----+-------+
[06/02 22:52:31   6615s] #  -      | Enc| Totals|
[06/02 22:52:31   6615s] #---------+----+-------+
[06/02 22:52:31   6615s] #  M1     |   1|      1|
[06/02 22:52:31   6615s] #  Totals |   1|      1|
[06/02 22:52:31   6615s] #---------+----+-------+
[06/02 22:52:31   6615s] #
[06/02 22:52:31   6615s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.34 (MB), peak = 34782.57 (MB)
[06/02 22:52:31   6615s] #start 43th optimization iteration ...
[06/02 22:52:31   6615s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:31   6615s] #   number of violations = 1
[06/02 22:52:31   6615s] #
[06/02 22:52:31   6615s] #  By Layer and Type:
[06/02 22:52:31   6615s] #
[06/02 22:52:31   6615s] #---------+----+-------+
[06/02 22:52:31   6615s] #  -      | Enc| Totals|
[06/02 22:52:31   6615s] #---------+----+-------+
[06/02 22:52:31   6615s] #  M1     |   1|      1|
[06/02 22:52:31   6615s] #  Totals |   1|      1|
[06/02 22:52:31   6615s] #---------+----+-------+
[06/02 22:52:31   6615s] #
[06/02 22:52:31   6615s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.35 (MB), peak = 34782.57 (MB)
[06/02 22:52:31   6615s] #start 44th optimization iteration ...
[06/02 22:52:32   6616s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:32   6616s] #   number of violations = 1
[06/02 22:52:32   6616s] #
[06/02 22:52:32   6616s] #  By Layer and Type:
[06/02 22:52:32   6616s] #
[06/02 22:52:32   6616s] #---------+----+-------+
[06/02 22:52:32   6616s] #  -      | Enc| Totals|
[06/02 22:52:32   6616s] #---------+----+-------+
[06/02 22:52:32   6616s] #  M1     |   1|      1|
[06/02 22:52:32   6616s] #  Totals |   1|      1|
[06/02 22:52:32   6616s] #---------+----+-------+
[06/02 22:52:32   6616s] #
[06/02 22:52:32   6616s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.34 (MB), peak = 34782.57 (MB)
[06/02 22:52:32   6616s] #start 45th optimization iteration ...
[06/02 22:52:32   6617s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:32   6617s] #   number of violations = 1
[06/02 22:52:32   6617s] #
[06/02 22:52:32   6617s] #  By Layer and Type:
[06/02 22:52:32   6617s] #
[06/02 22:52:32   6617s] #---------+----+-------+
[06/02 22:52:32   6617s] #  -      | Enc| Totals|
[06/02 22:52:32   6617s] #---------+----+-------+
[06/02 22:52:32   6617s] #  M1     |   1|      1|
[06/02 22:52:32   6617s] #  Totals |   1|      1|
[06/02 22:52:32   6617s] #---------+----+-------+
[06/02 22:52:32   6617s] #
[06/02 22:52:32   6617s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.33 (MB), peak = 34782.57 (MB)
[06/02 22:52:32   6617s] #start 46th optimization iteration ...
[06/02 22:52:33   6618s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:33   6618s] #   number of violations = 1
[06/02 22:52:33   6618s] #
[06/02 22:52:33   6618s] #  By Layer and Type:
[06/02 22:52:33   6618s] #
[06/02 22:52:33   6618s] #---------+----+-------+
[06/02 22:52:33   6618s] #  -      | Enc| Totals|
[06/02 22:52:33   6618s] #---------+----+-------+
[06/02 22:52:33   6618s] #  M1     |   1|      1|
[06/02 22:52:33   6618s] #  Totals |   1|      1|
[06/02 22:52:33   6618s] #---------+----+-------+
[06/02 22:52:33   6618s] #
[06/02 22:52:33   6618s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.55 (MB), peak = 34782.57 (MB)
[06/02 22:52:33   6618s] #start 47th optimization iteration ...
[06/02 22:52:34   6618s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:34   6618s] #   number of violations = 1
[06/02 22:52:34   6618s] #
[06/02 22:52:34   6618s] #  By Layer and Type:
[06/02 22:52:34   6618s] #
[06/02 22:52:34   6618s] #---------+----+-------+
[06/02 22:52:34   6618s] #  -      | Enc| Totals|
[06/02 22:52:34   6618s] #---------+----+-------+
[06/02 22:52:34   6618s] #  M1     |   1|      1|
[06/02 22:52:34   6618s] #  Totals |   1|      1|
[06/02 22:52:34   6618s] #---------+----+-------+
[06/02 22:52:34   6618s] #
[06/02 22:52:34   6618s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.38 (MB), peak = 34782.57 (MB)
[06/02 22:52:34   6618s] #start 48th optimization iteration ...
[06/02 22:52:34   6619s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:34   6619s] #   number of violations = 1
[06/02 22:52:34   6619s] #
[06/02 22:52:34   6619s] #  By Layer and Type:
[06/02 22:52:34   6619s] #
[06/02 22:52:34   6619s] #---------+----+-------+
[06/02 22:52:34   6619s] #  -      | Enc| Totals|
[06/02 22:52:34   6619s] #---------+----+-------+
[06/02 22:52:34   6619s] #  M1     |   1|      1|
[06/02 22:52:34   6619s] #  Totals |   1|      1|
[06/02 22:52:34   6619s] #---------+----+-------+
[06/02 22:52:34   6619s] #
[06/02 22:52:34   6619s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.57 (MB), peak = 34782.57 (MB)
[06/02 22:52:34   6619s] #start 49th optimization iteration ...
[06/02 22:52:35   6620s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:35   6620s] #   number of violations = 1
[06/02 22:52:35   6620s] #
[06/02 22:52:35   6620s] #  By Layer and Type:
[06/02 22:52:35   6620s] #
[06/02 22:52:35   6620s] #---------+----+-------+
[06/02 22:52:35   6620s] #  -      | Enc| Totals|
[06/02 22:52:35   6620s] #---------+----+-------+
[06/02 22:52:35   6620s] #  M1     |   1|      1|
[06/02 22:52:35   6620s] #  Totals |   1|      1|
[06/02 22:52:35   6620s] #---------+----+-------+
[06/02 22:52:35   6620s] #
[06/02 22:52:35   6620s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.64 (MB), peak = 34782.57 (MB)
[06/02 22:52:35   6620s] #start 50th optimization iteration ...
[06/02 22:52:35   6620s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:35   6620s] #   number of violations = 1
[06/02 22:52:35   6620s] #
[06/02 22:52:35   6620s] #  By Layer and Type:
[06/02 22:52:35   6620s] #
[06/02 22:52:35   6620s] #---------+----+-------+
[06/02 22:52:35   6620s] #  -      | Enc| Totals|
[06/02 22:52:35   6620s] #---------+----+-------+
[06/02 22:52:35   6620s] #  M1     |   1|      1|
[06/02 22:52:35   6620s] #  Totals |   1|      1|
[06/02 22:52:35   6620s] #---------+----+-------+
[06/02 22:52:35   6620s] #
[06/02 22:52:35   6620s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31480.65 (MB), peak = 34782.57 (MB)
[06/02 22:52:35   6621s] #Complete Detail Routing.
[06/02 22:52:36   6621s] #Total wire length = 244 um.
[06/02 22:52:36   6621s] #Total half perimeter of net bounding box = 295 um.
[06/02 22:52:36   6621s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:52:36   6621s] #Total wire length on LAYER M2 = 3 um.
[06/02 22:52:36   6621s] #Total wire length on LAYER C1 = 68 um.
[06/02 22:52:36   6621s] #Total wire length on LAYER C2 = 79 um.
[06/02 22:52:36   6621s] #Total wire length on LAYER C3 = 76 um.
[06/02 22:52:36   6621s] #Total wire length on LAYER C4 = 6 um.
[06/02 22:52:36   6621s] #Total wire length on LAYER C5 = 12 um.
[06/02 22:52:36   6621s] #Total wire length on LAYER JA = 0 um.
[06/02 22:52:36   6621s] #Total wire length on LAYER QA = 0 um.
[06/02 22:52:36   6621s] #Total wire length on LAYER QB = 0 um.
[06/02 22:52:36   6621s] #Total wire length on LAYER LB = 0 um.
[06/02 22:52:36   6621s] #Total number of vias = 391
[06/02 22:52:36   6621s] #Total number of multi-cut vias = 174 ( 44.5%)
[06/02 22:52:36   6621s] #Total number of single cut vias = 217 ( 55.5%)
[06/02 22:52:36   6621s] #Up-Via Summary (total 391):
[06/02 22:52:36   6621s] #                   single-cut          multi-cut      Total
[06/02 22:52:36   6621s] #-----------------------------------------------------------
[06/02 22:52:36   6621s] # M1                 5 (100.0%)         0 (  0.0%)          5
[06/02 22:52:36   6621s] # M2               101 ( 63.9%)        57 ( 36.1%)        158
[06/02 22:52:36   6621s] # C1                65 ( 45.8%)        77 ( 54.2%)        142
[06/02 22:52:36   6621s] # C2                37 ( 53.6%)        32 ( 46.4%)         69
[06/02 22:52:36   6621s] # C3                 7 ( 58.3%)         5 ( 41.7%)         12
[06/02 22:52:36   6621s] # C4                 2 ( 40.0%)         3 ( 60.0%)          5
[06/02 22:52:36   6621s] #-----------------------------------------------------------
[06/02 22:52:36   6621s] #                  217 ( 55.5%)       174 ( 44.5%)        391 
[06/02 22:52:36   6621s] #
[06/02 22:52:36   6621s] #Total number of DRC violations = 1
[06/02 22:52:36   6621s] ### Time Record (Detail Routing) is uninstalled.
[06/02 22:52:36   6621s] #Cpu time = 00:00:37
[06/02 22:52:36   6621s] #Elapsed time = 00:00:28
[06/02 22:52:36   6621s] #Increased memory = -2.05 (MB)
[06/02 22:52:36   6621s] #Total memory = 31478.90 (MB)
[06/02 22:52:36   6621s] #Peak memory = 34782.57 (MB)
[06/02 22:52:36   6621s] ### Time Record (Antenna Fixing) is installed.
[06/02 22:52:36   6621s] #
[06/02 22:52:36   6621s] #start routing for process antenna violation fix ...
[06/02 22:52:36   6621s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:36   6621s] ### Time Record (Data Preparation) is installed.
[06/02 22:52:36   6621s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:36   6621s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:52:36   6621s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[06/02 22:52:36   6622s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[06/02 22:52:36   6622s] #To increase the message display limit, refer to the product command reference manual.
[06/02 22:52:36   6622s] #
[06/02 22:52:36   6622s] #  By Layer and Type:
[06/02 22:52:36   6622s] #
[06/02 22:52:36   6622s] #---------+----+-------+
[06/02 22:52:36   6622s] #  -      | Enc| Totals|
[06/02 22:52:36   6622s] #---------+----+-------+
[06/02 22:52:36   6622s] #  M1     |   1|      1|
[06/02 22:52:36   6622s] #  Totals |   1|      1|
[06/02 22:52:36   6622s] #---------+----+-------+
[06/02 22:52:36   6622s] #
[06/02 22:52:36   6622s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31479.89 (MB), peak = 34782.57 (MB)
[06/02 22:52:36   6622s] #
[06/02 22:52:36   6622s] #Total wire length = 244 um.
[06/02 22:52:37   6622s] #Total half perimeter of net bounding box = 295 um.
[06/02 22:52:37   6622s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:52:37   6622s] #Total wire length on LAYER M2 = 3 um.
[06/02 22:52:37   6622s] #Total wire length on LAYER C1 = 68 um.
[06/02 22:52:37   6622s] #Total wire length on LAYER C2 = 79 um.
[06/02 22:52:37   6622s] #Total wire length on LAYER C3 = 76 um.
[06/02 22:52:37   6622s] #Total wire length on LAYER C4 = 6 um.
[06/02 22:52:37   6622s] #Total wire length on LAYER C5 = 12 um.
[06/02 22:52:37   6622s] #Total wire length on LAYER JA = 0 um.
[06/02 22:52:37   6622s] #Total wire length on LAYER QA = 0 um.
[06/02 22:52:37   6622s] #Total wire length on LAYER QB = 0 um.
[06/02 22:52:37   6622s] #Total wire length on LAYER LB = 0 um.
[06/02 22:52:37   6622s] #Total number of vias = 391
[06/02 22:52:37   6622s] #Total number of multi-cut vias = 174 ( 44.5%)
[06/02 22:52:37   6622s] #Total number of single cut vias = 217 ( 55.5%)
[06/02 22:52:37   6622s] #Up-Via Summary (total 391):
[06/02 22:52:37   6622s] #                   single-cut          multi-cut      Total
[06/02 22:52:37   6622s] #-----------------------------------------------------------
[06/02 22:52:37   6622s] # M1                 5 (100.0%)         0 (  0.0%)          5
[06/02 22:52:37   6622s] # M2               101 ( 63.9%)        57 ( 36.1%)        158
[06/02 22:52:37   6622s] # C1                65 ( 45.8%)        77 ( 54.2%)        142
[06/02 22:52:37   6622s] # C2                37 ( 53.6%)        32 ( 46.4%)         69
[06/02 22:52:37   6622s] # C3                 7 ( 58.3%)         5 ( 41.7%)         12
[06/02 22:52:37   6622s] # C4                 2 ( 40.0%)         3 ( 60.0%)          5
[06/02 22:52:37   6622s] #-----------------------------------------------------------
[06/02 22:52:37   6622s] #                  217 ( 55.5%)       174 ( 44.5%)        391 
[06/02 22:52:37   6622s] #
[06/02 22:52:37   6622s] #Total number of DRC violations = 1
[06/02 22:52:37   6622s] #Total number of process antenna violations = 0
[06/02 22:52:37   6622s] #Total number of net violated process antenna rule = 0
[06/02 22:52:37   6622s] #
[06/02 22:52:37   6623s] #
[06/02 22:52:37   6623s] #Total wire length = 244 um.
[06/02 22:52:37   6623s] #Total half perimeter of net bounding box = 295 um.
[06/02 22:52:37   6623s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:52:37   6623s] #Total wire length on LAYER M2 = 3 um.
[06/02 22:52:37   6623s] #Total wire length on LAYER C1 = 68 um.
[06/02 22:52:37   6623s] #Total wire length on LAYER C2 = 79 um.
[06/02 22:52:37   6623s] #Total wire length on LAYER C3 = 76 um.
[06/02 22:52:37   6623s] #Total wire length on LAYER C4 = 6 um.
[06/02 22:52:37   6623s] #Total wire length on LAYER C5 = 12 um.
[06/02 22:52:37   6623s] #Total wire length on LAYER JA = 0 um.
[06/02 22:52:37   6623s] #Total wire length on LAYER QA = 0 um.
[06/02 22:52:37   6623s] #Total wire length on LAYER QB = 0 um.
[06/02 22:52:37   6623s] #Total wire length on LAYER LB = 0 um.
[06/02 22:52:37   6623s] #Total number of vias = 391
[06/02 22:52:37   6623s] #Total number of multi-cut vias = 174 ( 44.5%)
[06/02 22:52:37   6623s] #Total number of single cut vias = 217 ( 55.5%)
[06/02 22:52:37   6623s] #Up-Via Summary (total 391):
[06/02 22:52:37   6623s] #                   single-cut          multi-cut      Total
[06/02 22:52:37   6623s] #-----------------------------------------------------------
[06/02 22:52:37   6623s] # M1                 5 (100.0%)         0 (  0.0%)          5
[06/02 22:52:37   6623s] # M2               101 ( 63.9%)        57 ( 36.1%)        158
[06/02 22:52:37   6623s] # C1                65 ( 45.8%)        77 ( 54.2%)        142
[06/02 22:52:37   6623s] # C2                37 ( 53.6%)        32 ( 46.4%)         69
[06/02 22:52:37   6623s] # C3                 7 ( 58.3%)         5 ( 41.7%)         12
[06/02 22:52:37   6623s] # C4                 2 ( 40.0%)         3 ( 60.0%)          5
[06/02 22:52:37   6623s] #-----------------------------------------------------------
[06/02 22:52:37   6623s] #                  217 ( 55.5%)       174 ( 44.5%)        391 
[06/02 22:52:37   6623s] #
[06/02 22:52:37   6623s] #Total number of DRC violations = 1
[06/02 22:52:37   6623s] #Total number of process antenna violations = 0
[06/02 22:52:37   6623s] #Total number of net violated process antenna rule = 0
[06/02 22:52:37   6623s] #
[06/02 22:52:37   6623s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:37   6623s] ### Time Record (Antenna Fixing) is uninstalled.
[06/02 22:52:37   6623s] ### Time Record (Data Preparation) is installed.
[06/02 22:52:37   6623s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:52:37   6623s] ### Time Record (Post Route Wire Spreading) is installed.
[06/02 22:52:37   6623s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[06/02 22:52:37   6623s] #
[06/02 22:52:37   6623s] #Start Post Route wire spreading..
[06/02 22:52:37   6624s] ### Time Record (Data Preparation) is installed.
[06/02 22:52:37   6624s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:52:37   6624s] #
[06/02 22:52:37   6624s] #Start data preparation for wire spreading...
[06/02 22:52:37   6624s] #
[06/02 22:52:37   6624s] #Data preparation is done on Mon Jun  2 22:52:37 2025
[06/02 22:52:37   6624s] #
[06/02 22:52:37   6624s] ### track-assign engine-init starts on Mon Jun  2 22:52:37 2025 with memory = 31521.37 (MB), peak = 34782.57 (MB)
[06/02 22:52:38   6624s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:30.7 GB, peak:34.0 GB --1.36 [96]--
[06/02 22:52:38   6624s] #
[06/02 22:52:38   6624s] #Start Post Route Wire Spread.
[06/02 22:52:38   6625s] #Done with 1 horizontal wires in 1 hboxes and 1 vertical wires in 1 hboxes.
[06/02 22:52:38   6625s] #Complete Post Route Wire Spread.
[06/02 22:52:38   6625s] #
[06/02 22:52:38   6625s] #Total wire length = 244 um.
[06/02 22:52:38   6625s] #Total half perimeter of net bounding box = 295 um.
[06/02 22:52:38   6625s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:52:38   6625s] #Total wire length on LAYER M2 = 3 um.
[06/02 22:52:38   6625s] #Total wire length on LAYER C1 = 68 um.
[06/02 22:52:38   6625s] #Total wire length on LAYER C2 = 79 um.
[06/02 22:52:38   6625s] #Total wire length on LAYER C3 = 77 um.
[06/02 22:52:38   6625s] #Total wire length on LAYER C4 = 6 um.
[06/02 22:52:38   6625s] #Total wire length on LAYER C5 = 12 um.
[06/02 22:52:38   6625s] #Total wire length on LAYER JA = 0 um.
[06/02 22:52:38   6625s] #Total wire length on LAYER QA = 0 um.
[06/02 22:52:38   6625s] #Total wire length on LAYER QB = 0 um.
[06/02 22:52:38   6625s] #Total wire length on LAYER LB = 0 um.
[06/02 22:52:38   6625s] #Total number of vias = 391
[06/02 22:52:38   6625s] #Total number of multi-cut vias = 174 ( 44.5%)
[06/02 22:52:38   6625s] #Total number of single cut vias = 217 ( 55.5%)
[06/02 22:52:38   6625s] #Up-Via Summary (total 391):
[06/02 22:52:38   6625s] #                   single-cut          multi-cut      Total
[06/02 22:52:38   6625s] #-----------------------------------------------------------
[06/02 22:52:38   6625s] # M1                 5 (100.0%)         0 (  0.0%)          5
[06/02 22:52:38   6625s] # M2               101 ( 63.9%)        57 ( 36.1%)        158
[06/02 22:52:38   6625s] # C1                65 ( 45.8%)        77 ( 54.2%)        142
[06/02 22:52:38   6625s] # C2                37 ( 53.6%)        32 ( 46.4%)         69
[06/02 22:52:38   6625s] # C3                 7 ( 58.3%)         5 ( 41.7%)         12
[06/02 22:52:38   6625s] # C4                 2 ( 40.0%)         3 ( 60.0%)          5
[06/02 22:52:38   6625s] #-----------------------------------------------------------
[06/02 22:52:38   6625s] #                  217 ( 55.5%)       174 ( 44.5%)        391 
[06/02 22:52:38   6625s] #
[06/02 22:52:39   6625s] #   number of violations = 1
[06/02 22:52:39   6625s] #
[06/02 22:52:39   6625s] #  By Layer and Type:
[06/02 22:52:39   6625s] #
[06/02 22:52:39   6625s] #---------+----+-------+
[06/02 22:52:39   6625s] #  -      | Enc| Totals|
[06/02 22:52:39   6625s] #---------+----+-------+
[06/02 22:52:39   6625s] #  M1     |   1|      1|
[06/02 22:52:39   6625s] #  Totals |   1|      1|
[06/02 22:52:39   6626s] #---------+----+-------+
[06/02 22:52:39   6626s] #
[06/02 22:52:39   6626s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 31481.81 (MB), peak = 34782.57 (MB)
[06/02 22:52:39   6626s] #CELL_VIEW adder,init has 1 DRC violations
[06/02 22:52:39   6626s] #Total number of DRC violations = 1
[06/02 22:52:39   6626s] #Total number of process antenna violations = 0
[06/02 22:52:39   6626s] #Total number of net violated process antenna rule = 0
[06/02 22:52:39   6626s] #Post Route wire spread is done.
[06/02 22:52:39   6626s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[06/02 22:52:39   6626s] #Total wire length = 244 um.
[06/02 22:52:39   6626s] #Total half perimeter of net bounding box = 295 um.
[06/02 22:52:39   6626s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:52:39   6626s] #Total wire length on LAYER M2 = 3 um.
[06/02 22:52:39   6626s] #Total wire length on LAYER C1 = 68 um.
[06/02 22:52:39   6626s] #Total wire length on LAYER C2 = 79 um.
[06/02 22:52:39   6626s] #Total wire length on LAYER C3 = 77 um.
[06/02 22:52:39   6626s] #Total wire length on LAYER C4 = 6 um.
[06/02 22:52:39   6626s] #Total wire length on LAYER C5 = 12 um.
[06/02 22:52:39   6626s] #Total wire length on LAYER JA = 0 um.
[06/02 22:52:39   6626s] #Total wire length on LAYER QA = 0 um.
[06/02 22:52:39   6626s] #Total wire length on LAYER QB = 0 um.
[06/02 22:52:39   6626s] #Total wire length on LAYER LB = 0 um.
[06/02 22:52:39   6626s] #Total number of vias = 391
[06/02 22:52:39   6626s] #Total number of multi-cut vias = 174 ( 44.5%)
[06/02 22:52:39   6626s] #Total number of single cut vias = 217 ( 55.5%)
[06/02 22:52:39   6626s] #Up-Via Summary (total 391):
[06/02 22:52:39   6626s] #                   single-cut          multi-cut      Total
[06/02 22:52:39   6626s] #-----------------------------------------------------------
[06/02 22:52:39   6626s] # M1                 5 (100.0%)         0 (  0.0%)          5
[06/02 22:52:39   6626s] # M2               101 ( 63.9%)        57 ( 36.1%)        158
[06/02 22:52:39   6626s] # C1                65 ( 45.8%)        77 ( 54.2%)        142
[06/02 22:52:39   6626s] # C2                37 ( 53.6%)        32 ( 46.4%)         69
[06/02 22:52:39   6626s] # C3                 7 ( 58.3%)         5 ( 41.7%)         12
[06/02 22:52:39   6626s] # C4                 2 ( 40.0%)         3 ( 60.0%)          5
[06/02 22:52:39   6626s] #-----------------------------------------------------------
[06/02 22:52:39   6626s] #                  217 ( 55.5%)       174 ( 44.5%)        391 
[06/02 22:52:39   6626s] #
[06/02 22:52:39   6626s] #detailRoute Statistics:
[06/02 22:52:39   6626s] #Cpu time = 00:00:42
[06/02 22:52:39   6626s] #Elapsed time = 00:00:31
[06/02 22:52:39   6626s] #Increased memory = 0.86 (MB)
[06/02 22:52:39   6626s] #Total memory = 31481.81 (MB)
[06/02 22:52:39   6626s] #Peak memory = 34782.57 (MB)
[06/02 22:52:39   6626s] ### global_detail_route design signature (416): route=683089256 flt_obj=0 vio=1837811995 shield_wire=1
[06/02 22:52:39   6626s] ### Time Record (DB Export) is installed.
[06/02 22:52:39   6626s] ### export design design signature (417): route=683089256 fixed_route=1809188821 flt_obj=0 vio=1837811995 swire=282492057 shield_wire=1 net_attr=421873588 dirty_area=0 del_dirty_area=0 cell=2131165296 placement=1224891609 pin_access=855435665 inst_pattern=1397653501 inst_orient=1013545763 via=1681576828 routing_via=1401398896 timing=1809188821 sns=1809188821
[06/02 22:52:39   6626s] ### Time Record (DB Export) is uninstalled.
[06/02 22:52:39   6626s] ### Time Record (Post Callback) is installed.
[06/02 22:52:40   6627s] ### Time Record (Post Callback) is uninstalled.
[06/02 22:52:40   6627s] #
[06/02 22:52:40   6627s] #globalDetailRoute statistics:
[06/02 22:52:40   6627s] #Cpu time = 00:00:50
[06/02 22:52:40   6627s] #Elapsed time = 00:00:37
[06/02 22:52:40   6627s] #Increased memory = -30.44 (MB)
[06/02 22:52:40   6627s] #Total memory = 31370.95 (MB)
[06/02 22:52:40   6627s] #Peak memory = 34782.57 (MB)
[06/02 22:52:40   6627s] #Number of warnings = 44
[06/02 22:52:40   6627s] #Total number of warnings = 327
[06/02 22:52:40   6627s] #Number of fails = 0
[06/02 22:52:40   6627s] #Total number of fails = 0
[06/02 22:52:40   6627s] #Complete globalDetailRoute on Mon Jun  2 22:52:40 2025
[06/02 22:52:40   6627s] #
[06/02 22:52:40   6627s] ### import design signature (418): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=855435665 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[06/02 22:52:40   6627s] ### Time Record (globalDetailRoute) is uninstalled.
[06/02 22:52:41   6629s] #% End globalDetailRoute (date=06/02 22:52:40, total cpu=0:00:52.5, real=0:00:39.0, peak res=31480.2M, current mem=31297.3M)
[06/02 22:52:41   6629s] ### Time Record (ecoRoute) is uninstalled.
[06/02 22:52:41   6629s] #
[06/02 22:52:41   6629s] #  Scalability Statistics
[06/02 22:52:41   6629s] #
[06/02 22:52:41   6629s] #----------------------------+---------+-------------+------------+
[06/02 22:52:41   6629s] #  ecoRoute                  | cpu time| elapsed time| scalability|
[06/02 22:52:41   6629s] #----------------------------+---------+-------------+------------+
[06/02 22:52:41   6629s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[06/02 22:52:41   6629s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[06/02 22:52:41   6629s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[06/02 22:52:41   6629s] #  DB Import                 | 00:00:01|     00:00:01|         1.0|
[06/02 22:52:41   6629s] #  DB Export                 | 00:00:01|     00:00:00|         1.0|
[06/02 22:52:41   6629s] #  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
[06/02 22:52:41   6629s] #  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
[06/02 22:52:41   6629s] #  Data Preparation          | 00:00:03|     00:00:03|         1.2|
[06/02 22:52:41   6629s] #  Global Routing            | 00:00:02|     00:00:01|         1.0|
[06/02 22:52:41   6629s] #  Track Assignment          | 00:00:01|     00:00:01|         1.0|
[06/02 22:52:41   6629s] #  Detail Routing            | 00:00:37|     00:00:28|         1.3|
[06/02 22:52:41   6629s] #  Antenna Fixing            | 00:00:02|     00:00:01|         1.7|
[06/02 22:52:41   6629s] #  Post Route Wire Spreading | 00:00:02|     00:00:01|         1.5|
[06/02 22:52:41   6629s] #  Entire Command            | 00:00:53|     00:00:39|         1.4|
[06/02 22:52:41   6629s] #----------------------------+---------+-------------+------------+
[06/02 22:52:41   6629s] #
[06/02 22:52:41   6629s] <CMD> ecoRoute -fix_drc
[06/02 22:52:41   6629s] ### Time Record (ecoRoute) is installed.
[06/02 22:52:41   6629s] **INFO: User settings:
[06/02 22:52:41   6629s] setNanoRouteMode -route_detail_antenna_factor                                             1
[06/02 22:52:41   6629s] setNanoRouteMode -route_detail_end_iteration                                              50
[06/02 22:52:41   6629s] setNanoRouteMode -route_detail_fix_antenna                                                true
[06/02 22:52:41   6629s] setNanoRouteMode -route_detail_post_route_spread_wire                                     true
[06/02 22:52:41   6629s] setNanoRouteMode -route_detail_search_and_repair                                          true
[06/02 22:52:41   6629s] setNanoRouteMode -drouteStartIteration                                                    0
[06/02 22:52:41   6629s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[06/02 22:52:41   6629s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[06/02 22:52:41   6629s] setNanoRouteMode -extract_design_signature                                                45517256
[06/02 22:52:41   6629s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[06/02 22:52:41   6629s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[06/02 22:52:41   6629s] setNanoRouteMode -route_global_exp_minimize_detour                                        false
[06/02 22:52:41   6629s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[06/02 22:52:41   6629s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[06/02 22:52:41   6629s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              2
[06/02 22:52:41   6629s] setNanoRouteMode -route_antenna_diode_insertion                                           true
[06/02 22:52:41   6629s] setNanoRouteMode -route_si_effort                                                         high
[06/02 22:52:41   6629s] setNanoRouteMode -route_with_si_driven                                                    true
[06/02 22:52:41   6629s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[06/02 22:52:41   6629s] setNanoRouteMode -route_with_timing_driven                                                true
[06/02 22:52:41   6629s] setDesignMode -bottomRoutingLayer                                                         M2
[06/02 22:52:41   6629s] setDesignMode -congEffort                                                                 high
[06/02 22:52:41   6629s] setDesignMode -flowEffort                                                                 extreme
[06/02 22:52:41   6629s] setDesignMode -powerEffort                                                                high
[06/02 22:52:41   6629s] setDesignMode -process                                                                    22
[06/02 22:52:41   6629s] setDesignMode -propagateActivity                                                          true
[06/02 22:52:41   6629s] 
[06/02 22:52:41   6630s] #% Begin detailRoute (date=06/02 22:52:41, mem=31297.3M)
[06/02 22:52:41   6630s] 
[06/02 22:52:41   6630s] detailRoute -fix_drc
[06/02 22:52:41   6630s] 
[06/02 22:52:41   6630s] #Start detailRoute on Mon Jun  2 22:52:41 2025
[06/02 22:52:41   6630s] #
[06/02 22:52:41   6630s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[06/02 22:52:41   6630s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[06/02 22:52:41   6630s] ### Time Record (detailRoute) is installed.
[06/02 22:52:41   6630s] ### Time Record (Pre Callback) is installed.
[06/02 22:52:41   6630s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[06/02 22:52:41   6630s] ### Time Record (Pre Callback) is uninstalled.
[06/02 22:52:41   6630s] ### Time Record (DB Import) is installed.
[06/02 22:52:41   6630s] ### Time Record (Timing Data Generation) is installed.
[06/02 22:52:41   6630s] ### Time Record (Timing Data Generation) is uninstalled.
[06/02 22:52:41   6630s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[06/02 22:52:41   6630s] eee: pegSigSF=1.070000
[06/02 22:52:41   6630s] Initializing multi-corner resistance tables ...
[06/02 22:52:41   6630s] eee: Grid unit RC data computation started
[06/02 22:52:41   6630s] eee: Grid unit RC data computation completed
[06/02 22:52:41   6630s] eee: l=1 avDens=0.005171 usedTrk=0.962963 availTrk=186.206897 sigTrk=0.962963
[06/02 22:52:41   6630s] eee: l=2 avDens=0.003151 usedTrk=0.850741 availTrk=270.000000 sigTrk=0.850741
[06/02 22:52:41   6630s] eee: l=3 avDens=0.052494 usedTrk=12.598518 availTrk=240.000000 sigTrk=12.598518
[06/02 22:52:41   6630s] eee: l=4 avDens=0.060867 usedTrk=14.608148 availTrk=240.000000 sigTrk=14.608148
[06/02 22:52:41   6630s] eee: l=5 avDens=0.059097 usedTrk=14.183333 availTrk=240.000000 sigTrk=14.183333
[06/02 22:52:41   6630s] eee: l=6 avDens=0.006296 usedTrk=1.133333 availTrk=180.000000 sigTrk=1.133333
[06/02 22:52:41   6630s] eee: l=7 avDens=0.012130 usedTrk=2.183333 availTrk=180.000000 sigTrk=2.183333
[06/02 22:52:41   6630s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:52:41   6630s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:52:41   6630s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:52:41   6630s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:52:41   6630s] eee: LAM-FP: thresh=1 ; dimX=126.150000 ; dimY=124.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[06/02 22:52:41   6630s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.688600 aWlH=0.000000 lMod=0 pMax=0.925700 pMod=77 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/02 22:52:41   6630s] eee: NetCapCache creation started. (Current Mem: 43856.469M) 
[06/02 22:52:41   6630s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 43856.469M) 
[06/02 22:52:41   6630s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(10.092000, 9.920000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[06/02 22:52:41   6630s] eee: Metal Layers Info:
[06/02 22:52:41   6630s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:52:41   6630s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/02 22:52:41   6630s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:52:41   6630s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[06/02 22:52:41   6630s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[06/02 22:52:41   6630s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[06/02 22:52:41   6630s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[06/02 22:52:41   6630s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[06/02 22:52:41   6630s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[06/02 22:52:41   6630s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[06/02 22:52:41   6630s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[06/02 22:52:41   6630s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[06/02 22:52:41   6630s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[06/02 22:52:41   6630s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[06/02 22:52:41   6630s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:52:41   6630s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[06/02 22:52:41   6630s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:41   6630s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:41   6630s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:41   6630s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:41   6630s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:41   6630s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:41   6630s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:41   6630s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:41   6630s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:41   6630s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:41   6630s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:41   6630s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:41   6630s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:41   6630s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:41   6630s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:41   6630s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:41   6630s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:41   6630s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:41   6630s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:41   6630s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:52:41   6630s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[06/02 22:52:41   6630s] #To increase the message display limit, refer to the product command reference manual.
[06/02 22:52:41   6630s] ### Net info: total nets: 100
[06/02 22:52:41   6630s] ### Net info: dirty nets: 0
[06/02 22:52:41   6630s] ### Net info: marked as disconnected nets: 0
[06/02 22:52:41   6630s] ### Net info: fully routed nets: 96
[06/02 22:52:41   6630s] ### Net info: trivial (< 2 pins) nets: 4
[06/02 22:52:41   6630s] ### Net info: unrouted nets: 0
[06/02 22:52:41   6630s] ### Net info: re-extraction nets: 0
[06/02 22:52:41   6630s] ### Net info: ignored nets: 0
[06/02 22:52:41   6630s] ### Net info: skip routing nets: 0
[06/02 22:52:42   6631s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:42   6631s] ### import design signature (419): route=1794397996 fixed_route=1809188821 flt_obj=0 vio=1874198430 swire=282492057 shield_wire=1 net_attr=764161303 dirty_area=0 del_dirty_area=0 cell=2131165296 placement=1224891609 pin_access=855435665 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1809188821 sns=1809188821
[06/02 22:52:42   6631s] ### Time Record (DB Import) is uninstalled.
[06/02 22:52:42   6631s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[06/02 22:52:42   6631s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:42   6631s] #WARNING (NRDR-122) Fix drc only. Post-routing optimization cannot be done.
[06/02 22:52:42   6631s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[06/02 22:52:42   6631s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:42   6631s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:42   6631s] #Using multithreading with 96 threads.
[06/02 22:52:42   6631s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:42   6631s] ### Time Record (Data Preparation) is installed.
[06/02 22:52:42   6631s] #Start routing data preparation on Mon Jun  2 22:52:42 2025
[06/02 22:52:42   6631s] #
[06/02 22:52:42   6631s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:42   6631s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:42   6631s] ### Time Record (Cell Pin Access) is installed.
[06/02 22:52:42   6631s] #Initial pin access analysis.
[06/02 22:52:42   6631s] #Detail pin access analysis.
[06/02 22:52:42   6631s] ### Time Record (Cell Pin Access) is uninstalled.
[06/02 22:52:42   6631s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[06/02 22:52:42   6631s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[06/02 22:52:42   6631s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:52:42   6631s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:52:42   6631s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:52:42   6631s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:52:42   6631s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:52:42   6631s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[06/02 22:52:42   6631s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[06/02 22:52:42   6631s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[06/02 22:52:42   6631s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[06/02 22:52:42   6631s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[06/02 22:52:42   6631s] #Bottom routing layer index=2(M2), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[06/02 22:52:42   6631s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[06/02 22:52:42   6631s] #pin_access_rlayer=3(C1)
[06/02 22:52:42   6631s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=2
[06/02 22:52:42   6631s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[06/02 22:52:42   6631s] #enable_dpt_layer_shield=F
[06/02 22:52:42   6631s] #has_line_end_grid=F
[06/02 22:52:42   6631s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[06/02 22:52:42   6631s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31373.39 (MB), peak = 34782.57 (MB)
[06/02 22:52:43   6632s] #Regenerating Ggrids automatically.
[06/02 22:52:43   6632s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[06/02 22:52:43   6632s] #Using automatically generated G-grids.
[06/02 22:52:44   6633s] #Done routing data preparation.
[06/02 22:52:44   6633s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 31377.80 (MB), peak = 34782.57 (MB)
[06/02 22:52:44   6633s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:52:44   6633s] ### Time Record (Detail Routing) is installed.
[06/02 22:52:44   6633s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:44   6633s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:44   6633s] ### Time Record (Data Preparation) is installed.
[06/02 22:52:44   6633s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:52:44   6634s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:52:44   6634s] #Start instance access analysis using 32 threads...
[06/02 22:52:44   6634s] #Set layer M1 to be advanced pin access layer.
[06/02 22:52:44   6634s] ### Time Record (Instance Pin Access) is installed.
[06/02 22:52:45   6634s] #0 instance pins are hard to access
[06/02 22:52:45   6634s] #Instance access analysis statistics:
[06/02 22:52:45   6634s] #Cpu time = 00:00:00
[06/02 22:52:45   6634s] #Elapsed time = 00:00:00
[06/02 22:52:45   6634s] #Increased memory = 0.00 (MB)
[06/02 22:52:45   6634s] #Total memory = 31377.80 (MB)
[06/02 22:52:45   6634s] #Peak memory = 34782.57 (MB)
[06/02 22:52:45   6634s] ### Time Record (Instance Pin Access) is uninstalled.
[06/02 22:52:45   6634s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[06/02 22:52:45   6634s] #
[06/02 22:52:45   6634s] #Start Detail Routing..
[06/02 22:52:45   6634s] #start initial detail routing ...
[06/02 22:52:45   6634s] ### Design has 0 dirty nets, has valid drcs
[06/02 22:52:45   6634s] ### Gcell dirty-map stats: routing = 0.00%
[06/02 22:52:45   6634s] #   number of violations = 1
[06/02 22:52:45   6634s] #
[06/02 22:52:45   6634s] #  By Layer and Type:
[06/02 22:52:45   6634s] #
[06/02 22:52:45   6634s] #---------+----+-------+
[06/02 22:52:45   6634s] #  -      | Enc| Totals|
[06/02 22:52:45   6634s] #---------+----+-------+
[06/02 22:52:45   6634s] #  M1     |   1|      1|
[06/02 22:52:45   6634s] #  Totals |   1|      1|
[06/02 22:52:45   6634s] #---------+----+-------+
[06/02 22:52:45   6634s] #
[06/02 22:52:45   6634s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31378.00 (MB), peak = 34782.57 (MB)
[06/02 22:52:45   6634s] #start 1st fixing drc iteration ...
[06/02 22:52:46   6635s] ### Gcell dirty-map stats: routing = 18.37%
[06/02 22:52:46   6635s] #   number of violations = 1
[06/02 22:52:46   6635s] #
[06/02 22:52:46   6635s] #  By Layer and Type:
[06/02 22:52:46   6635s] #
[06/02 22:52:46   6635s] #---------+----+-------+
[06/02 22:52:46   6635s] #  -      | Enc| Totals|
[06/02 22:52:46   6635s] #---------+----+-------+
[06/02 22:52:46   6635s] #  M1     |   1|      1|
[06/02 22:52:46   6635s] #  Totals |   1|      1|
[06/02 22:52:46   6635s] #---------+----+-------+
[06/02 22:52:46   6635s] #
[06/02 22:52:46   6635s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31377.84 (MB), peak = 34782.57 (MB)
[06/02 22:52:46   6635s] #start 2nd fixing drc iteration ...
[06/02 22:52:46   6635s] ### Gcell dirty-map stats: routing = 18.37%
[06/02 22:52:46   6635s] #   number of violations = 1
[06/02 22:52:46   6635s] #
[06/02 22:52:46   6635s] #  By Layer and Type:
[06/02 22:52:46   6635s] #
[06/02 22:52:46   6635s] #---------+----+-------+
[06/02 22:52:46   6635s] #  -      | Enc| Totals|
[06/02 22:52:46   6635s] #---------+----+-------+
[06/02 22:52:46   6635s] #  M1     |   1|      1|
[06/02 22:52:46   6635s] #  Totals |   1|      1|
[06/02 22:52:46   6635s] #---------+----+-------+
[06/02 22:52:46   6635s] #
[06/02 22:52:46   6635s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31377.84 (MB), peak = 34782.57 (MB)
[06/02 22:52:46   6635s] #start 3rd fixing drc iteration ...
[06/02 22:52:46   6636s] ### Gcell dirty-map stats: routing = 32.65%
[06/02 22:52:46   6636s] #   number of violations = 1
[06/02 22:52:46   6636s] #
[06/02 22:52:46   6636s] #  By Layer and Type:
[06/02 22:52:46   6636s] #
[06/02 22:52:46   6636s] #---------+----+-------+
[06/02 22:52:46   6636s] #  -      | Enc| Totals|
[06/02 22:52:46   6636s] #---------+----+-------+
[06/02 22:52:46   6636s] #  M1     |   1|      1|
[06/02 22:52:46   6636s] #  Totals |   1|      1|
[06/02 22:52:46   6636s] #---------+----+-------+
[06/02 22:52:46   6636s] #
[06/02 22:52:46   6636s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31377.74 (MB), peak = 34782.57 (MB)
[06/02 22:52:46   6636s] #start 4th fixing drc iteration ...
[06/02 22:52:47   6636s] ### Gcell dirty-map stats: routing = 51.02%
[06/02 22:52:47   6636s] #   number of violations = 1
[06/02 22:52:47   6636s] #
[06/02 22:52:47   6636s] #  By Layer and Type:
[06/02 22:52:47   6636s] #
[06/02 22:52:47   6636s] #---------+----+-------+
[06/02 22:52:47   6636s] #  -      | Enc| Totals|
[06/02 22:52:47   6636s] #---------+----+-------+
[06/02 22:52:47   6636s] #  M1     |   1|      1|
[06/02 22:52:47   6636s] #  Totals |   1|      1|
[06/02 22:52:47   6636s] #---------+----+-------+
[06/02 22:52:47   6636s] #
[06/02 22:52:47   6636s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31377.80 (MB), peak = 34782.57 (MB)
[06/02 22:52:47   6636s] #start 5th fixing drc iteration ...
[06/02 22:52:47   6637s] ### Gcell dirty-map stats: routing = 73.47%
[06/02 22:52:47   6637s] #   number of violations = 1
[06/02 22:52:47   6637s] #
[06/02 22:52:47   6637s] #  By Layer and Type:
[06/02 22:52:47   6637s] #
[06/02 22:52:47   6637s] #---------+----+-------+
[06/02 22:52:47   6637s] #  -      | Enc| Totals|
[06/02 22:52:47   6637s] #---------+----+-------+
[06/02 22:52:47   6637s] #  M1     |   1|      1|
[06/02 22:52:47   6637s] #  Totals |   1|      1|
[06/02 22:52:47   6637s] #---------+----+-------+
[06/02 22:52:47   6637s] #
[06/02 22:52:47   6637s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31377.89 (MB), peak = 34782.57 (MB)
[06/02 22:52:47   6637s] #start 6th fixing drc iteration ...
[06/02 22:52:48   6638s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:48   6638s] #   number of violations = 1
[06/02 22:52:48   6638s] #
[06/02 22:52:48   6638s] #  By Layer and Type:
[06/02 22:52:48   6638s] #
[06/02 22:52:48   6638s] #---------+----+-------+
[06/02 22:52:48   6638s] #  -      | Enc| Totals|
[06/02 22:52:48   6638s] #---------+----+-------+
[06/02 22:52:48   6638s] #  M1     |   1|      1|
[06/02 22:52:48   6638s] #  Totals |   1|      1|
[06/02 22:52:48   6638s] #---------+----+-------+
[06/02 22:52:48   6638s] #
[06/02 22:52:48   6638s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.00 (MB), peak = 34782.57 (MB)
[06/02 22:52:48   6638s] #start 7th fixing drc iteration ...
[06/02 22:52:48   6638s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:48   6638s] #   number of violations = 1
[06/02 22:52:48   6638s] #
[06/02 22:52:48   6638s] #  By Layer and Type:
[06/02 22:52:48   6638s] #
[06/02 22:52:48   6638s] #---------+----+-------+
[06/02 22:52:48   6638s] #  -      | Enc| Totals|
[06/02 22:52:48   6638s] #---------+----+-------+
[06/02 22:52:48   6638s] #  M1     |   1|      1|
[06/02 22:52:48   6638s] #  Totals |   1|      1|
[06/02 22:52:48   6638s] #---------+----+-------+
[06/02 22:52:48   6638s] #
[06/02 22:52:48   6638s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31377.86 (MB), peak = 34782.57 (MB)
[06/02 22:52:48   6638s] #start 8th fixing drc iteration ...
[06/02 22:52:49   6639s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:49   6639s] #   number of violations = 1
[06/02 22:52:49   6639s] #
[06/02 22:52:49   6639s] #  By Layer and Type:
[06/02 22:52:49   6639s] #
[06/02 22:52:49   6639s] #---------+----+-------+
[06/02 22:52:49   6639s] #  -      | Enc| Totals|
[06/02 22:52:49   6639s] #---------+----+-------+
[06/02 22:52:49   6639s] #  M1     |   1|      1|
[06/02 22:52:49   6639s] #  Totals |   1|      1|
[06/02 22:52:49   6639s] #---------+----+-------+
[06/02 22:52:49   6639s] #
[06/02 22:52:49   6639s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31377.79 (MB), peak = 34782.57 (MB)
[06/02 22:52:49   6639s] #start 9th fixing drc iteration ...
[06/02 22:52:49   6639s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:49   6639s] #   number of violations = 1
[06/02 22:52:49   6639s] #
[06/02 22:52:49   6639s] #  By Layer and Type:
[06/02 22:52:49   6639s] #
[06/02 22:52:49   6639s] #---------+----+-------+
[06/02 22:52:49   6639s] #  -      | Enc| Totals|
[06/02 22:52:49   6639s] #---------+----+-------+
[06/02 22:52:49   6639s] #  M1     |   1|      1|
[06/02 22:52:49   6639s] #  Totals |   1|      1|
[06/02 22:52:49   6639s] #---------+----+-------+
[06/02 22:52:49   6639s] #
[06/02 22:52:49   6639s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31377.65 (MB), peak = 34782.57 (MB)
[06/02 22:52:49   6639s] #start 10th fixing drc iteration ...
[06/02 22:52:50   6640s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:50   6640s] #   number of violations = 1
[06/02 22:52:50   6640s] #
[06/02 22:52:50   6640s] #  By Layer and Type:
[06/02 22:52:50   6640s] #
[06/02 22:52:50   6640s] #---------+----+-------+
[06/02 22:52:50   6640s] #  -      | Enc| Totals|
[06/02 22:52:50   6640s] #---------+----+-------+
[06/02 22:52:50   6640s] #  M1     |   1|      1|
[06/02 22:52:50   6640s] #  Totals |   1|      1|
[06/02 22:52:50   6640s] #---------+----+-------+
[06/02 22:52:50   6640s] #
[06/02 22:52:50   6640s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31377.77 (MB), peak = 34782.57 (MB)
[06/02 22:52:50   6640s] #start 11th fixing drc iteration ...
[06/02 22:52:50   6640s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:50   6640s] #   number of violations = 1
[06/02 22:52:50   6640s] #
[06/02 22:52:50   6640s] #  By Layer and Type:
[06/02 22:52:50   6640s] #
[06/02 22:52:50   6640s] #---------+----+-------+
[06/02 22:52:50   6640s] #  -      | Enc| Totals|
[06/02 22:52:50   6640s] #---------+----+-------+
[06/02 22:52:50   6640s] #  M1     |   1|      1|
[06/02 22:52:50   6640s] #  Totals |   1|      1|
[06/02 22:52:50   6640s] #---------+----+-------+
[06/02 22:52:50   6640s] #
[06/02 22:52:50   6640s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31377.85 (MB), peak = 34782.57 (MB)
[06/02 22:52:50   6640s] #start 12th fixing drc iteration ...
[06/02 22:52:51   6641s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:51   6641s] #   number of violations = 1
[06/02 22:52:51   6641s] #
[06/02 22:52:51   6641s] #  By Layer and Type:
[06/02 22:52:51   6641s] #
[06/02 22:52:51   6641s] #---------+----+-------+
[06/02 22:52:51   6641s] #  -      | Enc| Totals|
[06/02 22:52:51   6641s] #---------+----+-------+
[06/02 22:52:51   6641s] #  M1     |   1|      1|
[06/02 22:52:51   6641s] #  Totals |   1|      1|
[06/02 22:52:51   6641s] #---------+----+-------+
[06/02 22:52:51   6641s] #
[06/02 22:52:51   6641s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31377.85 (MB), peak = 34782.57 (MB)
[06/02 22:52:51   6641s] #start 13th fixing drc iteration ...
[06/02 22:52:51   6642s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:51   6642s] #   number of violations = 1
[06/02 22:52:51   6642s] #
[06/02 22:52:51   6642s] #  By Layer and Type:
[06/02 22:52:51   6642s] #
[06/02 22:52:51   6642s] #---------+----+-------+
[06/02 22:52:51   6642s] #  -      | Enc| Totals|
[06/02 22:52:51   6642s] #---------+----+-------+
[06/02 22:52:51   6642s] #  M1     |   1|      1|
[06/02 22:52:51   6642s] #  Totals |   1|      1|
[06/02 22:52:51   6642s] #---------+----+-------+
[06/02 22:52:51   6642s] #
[06/02 22:52:51   6642s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31377.80 (MB), peak = 34782.57 (MB)
[06/02 22:52:51   6642s] #start 14th fixing drc iteration ...
[06/02 22:52:52   6642s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:52   6642s] #   number of violations = 1
[06/02 22:52:52   6642s] #
[06/02 22:52:52   6642s] #  By Layer and Type:
[06/02 22:52:52   6642s] #
[06/02 22:52:52   6642s] #---------+----+-------+
[06/02 22:52:52   6642s] #  -      | Enc| Totals|
[06/02 22:52:52   6642s] #---------+----+-------+
[06/02 22:52:52   6642s] #  M1     |   1|      1|
[06/02 22:52:52   6642s] #  Totals |   1|      1|
[06/02 22:52:52   6642s] #---------+----+-------+
[06/02 22:52:52   6642s] #
[06/02 22:52:52   6642s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31377.71 (MB), peak = 34782.57 (MB)
[06/02 22:52:52   6642s] #start 15th fixing drc iteration ...
[06/02 22:52:52   6643s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:52   6643s] #   number of violations = 1
[06/02 22:52:52   6643s] #
[06/02 22:52:52   6643s] #  By Layer and Type:
[06/02 22:52:52   6643s] #
[06/02 22:52:52   6643s] #---------+----+-------+
[06/02 22:52:52   6643s] #  -      | Enc| Totals|
[06/02 22:52:52   6643s] #---------+----+-------+
[06/02 22:52:52   6643s] #  M1     |   1|      1|
[06/02 22:52:52   6643s] #  Totals |   1|      1|
[06/02 22:52:52   6643s] #---------+----+-------+
[06/02 22:52:52   6643s] #
[06/02 22:52:52   6643s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31377.67 (MB), peak = 34782.57 (MB)
[06/02 22:52:52   6643s] #start 16th fixing drc iteration ...
[06/02 22:52:53   6643s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:53   6643s] #   number of violations = 1
[06/02 22:52:53   6643s] #
[06/02 22:52:53   6643s] #  By Layer and Type:
[06/02 22:52:53   6643s] #
[06/02 22:52:53   6643s] #---------+----+-------+
[06/02 22:52:53   6643s] #  -      | Enc| Totals|
[06/02 22:52:53   6643s] #---------+----+-------+
[06/02 22:52:53   6643s] #  M1     |   1|      1|
[06/02 22:52:53   6643s] #  Totals |   1|      1|
[06/02 22:52:53   6643s] #---------+----+-------+
[06/02 22:52:53   6643s] #
[06/02 22:52:53   6643s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31377.52 (MB), peak = 34782.57 (MB)
[06/02 22:52:53   6643s] #start 17th fixing drc iteration ...
[06/02 22:52:53   6644s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:53   6644s] #   number of violations = 1
[06/02 22:52:53   6644s] #
[06/02 22:52:53   6644s] #  By Layer and Type:
[06/02 22:52:53   6644s] #
[06/02 22:52:53   6644s] #---------+----+-------+
[06/02 22:52:53   6644s] #  -      | Enc| Totals|
[06/02 22:52:53   6644s] #---------+----+-------+
[06/02 22:52:53   6644s] #  M1     |   1|      1|
[06/02 22:52:53   6644s] #  Totals |   1|      1|
[06/02 22:52:53   6644s] #---------+----+-------+
[06/02 22:52:53   6644s] #
[06/02 22:52:53   6644s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31377.75 (MB), peak = 34782.57 (MB)
[06/02 22:52:53   6644s] #start 18th fixing drc iteration ...
[06/02 22:52:54   6644s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:54   6644s] #   number of violations = 1
[06/02 22:52:54   6644s] #
[06/02 22:52:54   6644s] #  By Layer and Type:
[06/02 22:52:54   6644s] #
[06/02 22:52:54   6644s] #---------+----+-------+
[06/02 22:52:54   6644s] #  -      | Enc| Totals|
[06/02 22:52:54   6644s] #---------+----+-------+
[06/02 22:52:54   6644s] #  M1     |   1|      1|
[06/02 22:52:54   6644s] #  Totals |   1|      1|
[06/02 22:52:54   6644s] #---------+----+-------+
[06/02 22:52:54   6644s] #
[06/02 22:52:54   6644s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31377.79 (MB), peak = 34782.57 (MB)
[06/02 22:52:54   6644s] #start 19th fixing drc iteration ...
[06/02 22:52:54   6645s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:54   6645s] #   number of violations = 1
[06/02 22:52:54   6645s] #
[06/02 22:52:54   6645s] #  By Layer and Type:
[06/02 22:52:54   6645s] #
[06/02 22:52:54   6645s] #---------+----+-------+
[06/02 22:52:54   6645s] #  -      | Enc| Totals|
[06/02 22:52:54   6645s] #---------+----+-------+
[06/02 22:52:54   6645s] #  M1     |   1|      1|
[06/02 22:52:54   6645s] #  Totals |   1|      1|
[06/02 22:52:54   6645s] #---------+----+-------+
[06/02 22:52:54   6645s] #
[06/02 22:52:54   6645s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31377.89 (MB), peak = 34782.57 (MB)
[06/02 22:52:54   6645s] #start 20th fixing drc iteration ...
[06/02 22:52:55   6645s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:55   6645s] #   number of violations = 1
[06/02 22:52:55   6645s] #
[06/02 22:52:55   6645s] #  By Layer and Type:
[06/02 22:52:55   6645s] #
[06/02 22:52:55   6645s] #---------+----+-------+
[06/02 22:52:55   6645s] #  -      | Enc| Totals|
[06/02 22:52:55   6645s] #---------+----+-------+
[06/02 22:52:55   6645s] #  M1     |   1|      1|
[06/02 22:52:55   6645s] #  Totals |   1|      1|
[06/02 22:52:55   6645s] #---------+----+-------+
[06/02 22:52:55   6645s] #
[06/02 22:52:55   6645s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31378.00 (MB), peak = 34782.57 (MB)
[06/02 22:52:55   6645s] #start 21th fixing drc iteration ...
[06/02 22:52:55   6646s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:55   6646s] #   number of violations = 1
[06/02 22:52:55   6646s] #
[06/02 22:52:55   6646s] #  By Layer and Type:
[06/02 22:52:55   6646s] #
[06/02 22:52:55   6646s] #---------+----+-------+
[06/02 22:52:55   6646s] #  -      | Enc| Totals|
[06/02 22:52:55   6646s] #---------+----+-------+
[06/02 22:52:55   6646s] #  M1     |   1|      1|
[06/02 22:52:55   6646s] #  Totals |   1|      1|
[06/02 22:52:55   6646s] #---------+----+-------+
[06/02 22:52:55   6646s] #
[06/02 22:52:55   6646s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.00 (MB), peak = 34782.57 (MB)
[06/02 22:52:55   6646s] #start 22th fixing drc iteration ...
[06/02 22:52:56   6647s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:56   6647s] #   number of violations = 1
[06/02 22:52:56   6647s] #
[06/02 22:52:56   6647s] #  By Layer and Type:
[06/02 22:52:56   6647s] #
[06/02 22:52:56   6647s] #---------+----+-------+
[06/02 22:52:56   6647s] #  -      | Enc| Totals|
[06/02 22:52:56   6647s] #---------+----+-------+
[06/02 22:52:56   6647s] #  M1     |   1|      1|
[06/02 22:52:56   6647s] #  Totals |   1|      1|
[06/02 22:52:56   6647s] #---------+----+-------+
[06/02 22:52:56   6647s] #
[06/02 22:52:56   6647s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31377.85 (MB), peak = 34782.57 (MB)
[06/02 22:52:56   6647s] #start 23th fixing drc iteration ...
[06/02 22:52:56   6647s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:56   6647s] #   number of violations = 1
[06/02 22:52:56   6647s] #
[06/02 22:52:56   6647s] #  By Layer and Type:
[06/02 22:52:56   6647s] #
[06/02 22:52:56   6647s] #---------+----+-------+
[06/02 22:52:56   6647s] #  -      | Enc| Totals|
[06/02 22:52:56   6647s] #---------+----+-------+
[06/02 22:52:56   6647s] #  M1     |   1|      1|
[06/02 22:52:56   6647s] #  Totals |   1|      1|
[06/02 22:52:56   6647s] #---------+----+-------+
[06/02 22:52:56   6647s] #
[06/02 22:52:57   6647s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.04 (MB), peak = 34782.57 (MB)
[06/02 22:52:57   6647s] #start 24th fixing drc iteration ...
[06/02 22:52:57   6648s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:57   6648s] #   number of violations = 1
[06/02 22:52:57   6648s] #
[06/02 22:52:57   6648s] #  By Layer and Type:
[06/02 22:52:57   6648s] #
[06/02 22:52:57   6648s] #---------+----+-------+
[06/02 22:52:57   6648s] #  -      | Enc| Totals|
[06/02 22:52:57   6648s] #---------+----+-------+
[06/02 22:52:57   6648s] #  M1     |   1|      1|
[06/02 22:52:57   6648s] #  Totals |   1|      1|
[06/02 22:52:57   6648s] #---------+----+-------+
[06/02 22:52:57   6648s] #
[06/02 22:52:57   6648s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.05 (MB), peak = 34782.57 (MB)
[06/02 22:52:57   6648s] #start 25th fixing drc iteration ...
[06/02 22:52:58   6649s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:58   6649s] #   number of violations = 1
[06/02 22:52:58   6649s] #
[06/02 22:52:58   6649s] #  By Layer and Type:
[06/02 22:52:58   6649s] #
[06/02 22:52:58   6649s] #---------+----+-------+
[06/02 22:52:58   6649s] #  -      | Enc| Totals|
[06/02 22:52:58   6649s] #---------+----+-------+
[06/02 22:52:58   6649s] #  M1     |   1|      1|
[06/02 22:52:58   6649s] #  Totals |   1|      1|
[06/02 22:52:58   6649s] #---------+----+-------+
[06/02 22:52:58   6649s] #
[06/02 22:52:58   6649s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31377.97 (MB), peak = 34782.57 (MB)
[06/02 22:52:58   6649s] #start 26th fixing drc iteration ...
[06/02 22:52:58   6649s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:58   6649s] #   number of violations = 1
[06/02 22:52:58   6649s] #
[06/02 22:52:58   6649s] #  By Layer and Type:
[06/02 22:52:58   6649s] #
[06/02 22:52:58   6649s] #---------+----+-------+
[06/02 22:52:58   6649s] #  -      | Enc| Totals|
[06/02 22:52:58   6649s] #---------+----+-------+
[06/02 22:52:58   6649s] #  M1     |   1|      1|
[06/02 22:52:58   6649s] #  Totals |   1|      1|
[06/02 22:52:58   6649s] #---------+----+-------+
[06/02 22:52:58   6649s] #
[06/02 22:52:58   6649s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.07 (MB), peak = 34782.57 (MB)
[06/02 22:52:58   6649s] #start 27th fixing drc iteration ...
[06/02 22:52:59   6650s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:59   6650s] #   number of violations = 1
[06/02 22:52:59   6650s] #
[06/02 22:52:59   6650s] #  By Layer and Type:
[06/02 22:52:59   6650s] #
[06/02 22:52:59   6650s] #---------+----+-------+
[06/02 22:52:59   6650s] #  -      | Enc| Totals|
[06/02 22:52:59   6650s] #---------+----+-------+
[06/02 22:52:59   6650s] #  M1     |   1|      1|
[06/02 22:52:59   6650s] #  Totals |   1|      1|
[06/02 22:52:59   6650s] #---------+----+-------+
[06/02 22:52:59   6650s] #
[06/02 22:52:59   6650s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.09 (MB), peak = 34782.57 (MB)
[06/02 22:52:59   6650s] #start 28th fixing drc iteration ...
[06/02 22:52:59   6650s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:52:59   6650s] #   number of violations = 1
[06/02 22:52:59   6650s] #
[06/02 22:52:59   6650s] #  By Layer and Type:
[06/02 22:52:59   6650s] #
[06/02 22:52:59   6650s] #---------+----+-------+
[06/02 22:52:59   6650s] #  -      | Enc| Totals|
[06/02 22:52:59   6650s] #---------+----+-------+
[06/02 22:52:59   6650s] #  M1     |   1|      1|
[06/02 22:52:59   6650s] #  Totals |   1|      1|
[06/02 22:52:59   6650s] #---------+----+-------+
[06/02 22:52:59   6650s] #
[06/02 22:52:59   6650s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.16 (MB), peak = 34782.57 (MB)
[06/02 22:52:59   6650s] #start 29th fixing drc iteration ...
[06/02 22:53:00   6651s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:53:00   6651s] #   number of violations = 1
[06/02 22:53:00   6651s] #
[06/02 22:53:00   6651s] #  By Layer and Type:
[06/02 22:53:00   6651s] #
[06/02 22:53:00   6651s] #---------+----+-------+
[06/02 22:53:00   6651s] #  -      | Enc| Totals|
[06/02 22:53:00   6651s] #---------+----+-------+
[06/02 22:53:00   6651s] #  M1     |   1|      1|
[06/02 22:53:00   6651s] #  Totals |   1|      1|
[06/02 22:53:00   6651s] #---------+----+-------+
[06/02 22:53:00   6651s] #
[06/02 22:53:00   6651s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.19 (MB), peak = 34782.57 (MB)
[06/02 22:53:00   6651s] #start 30th fixing drc iteration ...
[06/02 22:53:00   6652s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:53:01   6652s] #   number of violations = 1
[06/02 22:53:01   6652s] #
[06/02 22:53:01   6652s] #  By Layer and Type:
[06/02 22:53:01   6652s] #
[06/02 22:53:01   6652s] #---------+----+-------+
[06/02 22:53:01   6652s] #  -      | Enc| Totals|
[06/02 22:53:01   6652s] #---------+----+-------+
[06/02 22:53:01   6652s] #  M1     |   1|      1|
[06/02 22:53:01   6652s] #  Totals |   1|      1|
[06/02 22:53:01   6652s] #---------+----+-------+
[06/02 22:53:01   6652s] #
[06/02 22:53:01   6652s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.35 (MB), peak = 34782.57 (MB)
[06/02 22:53:01   6652s] #start 31th fixing drc iteration ...
[06/02 22:53:01   6653s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:53:01   6653s] #   number of violations = 1
[06/02 22:53:01   6653s] #
[06/02 22:53:01   6653s] #  By Layer and Type:
[06/02 22:53:01   6653s] #
[06/02 22:53:01   6653s] #---------+----+-------+
[06/02 22:53:01   6653s] #  -      | Enc| Totals|
[06/02 22:53:01   6653s] #---------+----+-------+
[06/02 22:53:01   6653s] #  M1     |   1|      1|
[06/02 22:53:01   6653s] #  Totals |   1|      1|
[06/02 22:53:01   6653s] #---------+----+-------+
[06/02 22:53:01   6653s] #
[06/02 22:53:01   6653s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.39 (MB), peak = 34782.57 (MB)
[06/02 22:53:01   6653s] #start 32th fixing drc iteration ...
[06/02 22:53:02   6654s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:53:02   6654s] #   number of violations = 1
[06/02 22:53:02   6654s] #
[06/02 22:53:02   6654s] #  By Layer and Type:
[06/02 22:53:02   6654s] #
[06/02 22:53:02   6654s] #---------+----+-------+
[06/02 22:53:02   6654s] #  -      | Enc| Totals|
[06/02 22:53:02   6654s] #---------+----+-------+
[06/02 22:53:02   6654s] #  M1     |   1|      1|
[06/02 22:53:02   6654s] #  Totals |   1|      1|
[06/02 22:53:02   6654s] #---------+----+-------+
[06/02 22:53:02   6654s] #
[06/02 22:53:02   6654s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.32 (MB), peak = 34782.57 (MB)
[06/02 22:53:02   6654s] #start 33th fixing drc iteration ...
[06/02 22:53:02   6654s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:53:02   6654s] #   number of violations = 1
[06/02 22:53:02   6654s] #
[06/02 22:53:02   6654s] #  By Layer and Type:
[06/02 22:53:02   6654s] #
[06/02 22:53:02   6654s] #---------+----+-------+
[06/02 22:53:02   6654s] #  -      | Enc| Totals|
[06/02 22:53:02   6654s] #---------+----+-------+
[06/02 22:53:02   6654s] #  M1     |   1|      1|
[06/02 22:53:02   6654s] #  Totals |   1|      1|
[06/02 22:53:02   6654s] #---------+----+-------+
[06/02 22:53:02   6654s] #
[06/02 22:53:02   6654s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.41 (MB), peak = 34782.57 (MB)
[06/02 22:53:02   6654s] #start 34th fixing drc iteration ...
[06/02 22:53:03   6655s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:53:03   6655s] #   number of violations = 1
[06/02 22:53:03   6655s] #
[06/02 22:53:03   6655s] #  By Layer and Type:
[06/02 22:53:03   6655s] #
[06/02 22:53:03   6655s] #---------+----+-------+
[06/02 22:53:03   6655s] #  -      | Enc| Totals|
[06/02 22:53:03   6655s] #---------+----+-------+
[06/02 22:53:03   6655s] #  M1     |   1|      1|
[06/02 22:53:03   6655s] #  Totals |   1|      1|
[06/02 22:53:03   6655s] #---------+----+-------+
[06/02 22:53:03   6655s] #
[06/02 22:53:03   6655s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.71 (MB), peak = 34782.57 (MB)
[06/02 22:53:03   6655s] #start 35th fixing drc iteration ...
[06/02 22:53:04   6656s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:53:04   6656s] #   number of violations = 1
[06/02 22:53:04   6656s] #
[06/02 22:53:04   6656s] #  By Layer and Type:
[06/02 22:53:04   6656s] #
[06/02 22:53:04   6656s] #---------+----+-------+
[06/02 22:53:04   6656s] #  -      | Enc| Totals|
[06/02 22:53:04   6656s] #---------+----+-------+
[06/02 22:53:04   6656s] #  M1     |   1|      1|
[06/02 22:53:04   6656s] #  Totals |   1|      1|
[06/02 22:53:04   6656s] #---------+----+-------+
[06/02 22:53:04   6656s] #
[06/02 22:53:04   6656s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.83 (MB), peak = 34782.57 (MB)
[06/02 22:53:04   6656s] #start 36th fixing drc iteration ...
[06/02 22:53:04   6656s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:53:04   6656s] #   number of violations = 1
[06/02 22:53:04   6656s] #
[06/02 22:53:04   6656s] #  By Layer and Type:
[06/02 22:53:04   6656s] #
[06/02 22:53:04   6656s] #---------+----+-------+
[06/02 22:53:04   6656s] #  -      | Enc| Totals|
[06/02 22:53:04   6656s] #---------+----+-------+
[06/02 22:53:04   6656s] #  M1     |   1|      1|
[06/02 22:53:04   6656s] #  Totals |   1|      1|
[06/02 22:53:04   6656s] #---------+----+-------+
[06/02 22:53:04   6656s] #
[06/02 22:53:04   6656s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.86 (MB), peak = 34782.57 (MB)
[06/02 22:53:04   6656s] #start 37th fixing drc iteration ...
[06/02 22:53:05   6657s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:53:05   6657s] #   number of violations = 1
[06/02 22:53:05   6657s] #
[06/02 22:53:05   6657s] #  By Layer and Type:
[06/02 22:53:05   6657s] #
[06/02 22:53:05   6657s] #---------+----+-------+
[06/02 22:53:05   6657s] #  -      | Enc| Totals|
[06/02 22:53:05   6657s] #---------+----+-------+
[06/02 22:53:05   6657s] #  M1     |   1|      1|
[06/02 22:53:05   6657s] #  Totals |   1|      1|
[06/02 22:53:05   6657s] #---------+----+-------+
[06/02 22:53:05   6657s] #
[06/02 22:53:05   6657s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.71 (MB), peak = 34782.57 (MB)
[06/02 22:53:05   6657s] #start 38th fixing drc iteration ...
[06/02 22:53:05   6658s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:53:05   6658s] #   number of violations = 1
[06/02 22:53:05   6658s] #
[06/02 22:53:05   6658s] #  By Layer and Type:
[06/02 22:53:05   6658s] #
[06/02 22:53:05   6658s] #---------+----+-------+
[06/02 22:53:05   6658s] #  -      | Enc| Totals|
[06/02 22:53:05   6658s] #---------+----+-------+
[06/02 22:53:05   6658s] #  M1     |   1|      1|
[06/02 22:53:05   6658s] #  Totals |   1|      1|
[06/02 22:53:05   6658s] #---------+----+-------+
[06/02 22:53:05   6658s] #
[06/02 22:53:05   6658s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.86 (MB), peak = 34782.57 (MB)
[06/02 22:53:05   6658s] #start 39th fixing drc iteration ...
[06/02 22:53:06   6658s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:53:06   6658s] #   number of violations = 1
[06/02 22:53:06   6658s] #
[06/02 22:53:06   6658s] #  By Layer and Type:
[06/02 22:53:06   6658s] #
[06/02 22:53:06   6658s] #---------+----+-------+
[06/02 22:53:06   6658s] #  -      | Enc| Totals|
[06/02 22:53:06   6658s] #---------+----+-------+
[06/02 22:53:06   6658s] #  M1     |   1|      1|
[06/02 22:53:06   6658s] #  Totals |   1|      1|
[06/02 22:53:06   6658s] #---------+----+-------+
[06/02 22:53:06   6658s] #
[06/02 22:53:06   6658s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.82 (MB), peak = 34782.57 (MB)
[06/02 22:53:06   6658s] #start 40th fixing drc iteration ...
[06/02 22:53:06   6659s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:53:06   6659s] #   number of violations = 1
[06/02 22:53:06   6659s] #
[06/02 22:53:06   6659s] #  By Layer and Type:
[06/02 22:53:06   6659s] #
[06/02 22:53:06   6659s] #---------+----+-------+
[06/02 22:53:06   6659s] #  -      | Enc| Totals|
[06/02 22:53:06   6659s] #---------+----+-------+
[06/02 22:53:06   6659s] #  M1     |   1|      1|
[06/02 22:53:06   6659s] #  Totals |   1|      1|
[06/02 22:53:06   6659s] #---------+----+-------+
[06/02 22:53:06   6659s] #
[06/02 22:53:06   6659s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.78 (MB), peak = 34782.57 (MB)
[06/02 22:53:06   6659s] #start 41th fixing drc iteration ...
[06/02 22:53:07   6660s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:53:07   6660s] #   number of violations = 1
[06/02 22:53:07   6660s] #
[06/02 22:53:07   6660s] #  By Layer and Type:
[06/02 22:53:07   6660s] #
[06/02 22:53:07   6660s] #---------+----+-------+
[06/02 22:53:07   6660s] #  -      | Enc| Totals|
[06/02 22:53:07   6660s] #---------+----+-------+
[06/02 22:53:07   6660s] #  M1     |   1|      1|
[06/02 22:53:07   6660s] #  Totals |   1|      1|
[06/02 22:53:07   6660s] #---------+----+-------+
[06/02 22:53:07   6660s] #
[06/02 22:53:07   6660s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.79 (MB), peak = 34782.57 (MB)
[06/02 22:53:07   6660s] #start 42th fixing drc iteration ...
[06/02 22:53:08   6660s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:53:08   6660s] #   number of violations = 1
[06/02 22:53:08   6660s] #
[06/02 22:53:08   6660s] #  By Layer and Type:
[06/02 22:53:08   6660s] #
[06/02 22:53:08   6660s] #---------+----+-------+
[06/02 22:53:08   6660s] #  -      | Enc| Totals|
[06/02 22:53:08   6660s] #---------+----+-------+
[06/02 22:53:08   6660s] #  M1     |   1|      1|
[06/02 22:53:08   6660s] #  Totals |   1|      1|
[06/02 22:53:08   6660s] #---------+----+-------+
[06/02 22:53:08   6660s] #
[06/02 22:53:08   6660s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.88 (MB), peak = 34782.57 (MB)
[06/02 22:53:08   6660s] #start 43th fixing drc iteration ...
[06/02 22:53:08   6661s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:53:08   6661s] #   number of violations = 1
[06/02 22:53:08   6661s] #
[06/02 22:53:08   6661s] #  By Layer and Type:
[06/02 22:53:08   6661s] #
[06/02 22:53:08   6661s] #---------+----+-------+
[06/02 22:53:08   6661s] #  -      | Enc| Totals|
[06/02 22:53:08   6661s] #---------+----+-------+
[06/02 22:53:08   6661s] #  M1     |   1|      1|
[06/02 22:53:08   6661s] #  Totals |   1|      1|
[06/02 22:53:08   6661s] #---------+----+-------+
[06/02 22:53:08   6661s] #
[06/02 22:53:08   6661s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.98 (MB), peak = 34782.57 (MB)
[06/02 22:53:08   6661s] #start 44th fixing drc iteration ...
[06/02 22:53:09   6662s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:53:09   6662s] #   number of violations = 1
[06/02 22:53:09   6662s] #
[06/02 22:53:09   6662s] #  By Layer and Type:
[06/02 22:53:09   6662s] #
[06/02 22:53:09   6662s] #---------+----+-------+
[06/02 22:53:09   6662s] #  -      | Enc| Totals|
[06/02 22:53:09   6662s] #---------+----+-------+
[06/02 22:53:09   6662s] #  M1     |   1|      1|
[06/02 22:53:09   6662s] #  Totals |   1|      1|
[06/02 22:53:09   6662s] #---------+----+-------+
[06/02 22:53:09   6662s] #
[06/02 22:53:09   6662s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31378.94 (MB), peak = 34782.57 (MB)
[06/02 22:53:09   6662s] #start 45th fixing drc iteration ...
[06/02 22:53:09   6662s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:53:09   6662s] #   number of violations = 1
[06/02 22:53:09   6662s] #
[06/02 22:53:09   6662s] #  By Layer and Type:
[06/02 22:53:09   6662s] #
[06/02 22:53:09   6662s] #---------+----+-------+
[06/02 22:53:09   6662s] #  -      | Enc| Totals|
[06/02 22:53:09   6662s] #---------+----+-------+
[06/02 22:53:09   6662s] #  M1     |   1|      1|
[06/02 22:53:09   6662s] #  Totals |   1|      1|
[06/02 22:53:09   6662s] #---------+----+-------+
[06/02 22:53:09   6662s] #
[06/02 22:53:09   6662s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31379.03 (MB), peak = 34782.57 (MB)
[06/02 22:53:09   6662s] #start 46th fixing drc iteration ...
[06/02 22:53:10   6663s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:53:10   6663s] #   number of violations = 1
[06/02 22:53:10   6663s] #
[06/02 22:53:10   6663s] #  By Layer and Type:
[06/02 22:53:10   6663s] #
[06/02 22:53:10   6663s] #---------+----+-------+
[06/02 22:53:10   6663s] #  -      | Enc| Totals|
[06/02 22:53:10   6663s] #---------+----+-------+
[06/02 22:53:10   6663s] #  M1     |   1|      1|
[06/02 22:53:10   6663s] #  Totals |   1|      1|
[06/02 22:53:10   6663s] #---------+----+-------+
[06/02 22:53:10   6663s] #
[06/02 22:53:10   6663s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31379.19 (MB), peak = 34782.57 (MB)
[06/02 22:53:10   6663s] #start 47th fixing drc iteration ...
[06/02 22:53:11   6664s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:53:11   6664s] #   number of violations = 1
[06/02 22:53:11   6664s] #
[06/02 22:53:11   6664s] #  By Layer and Type:
[06/02 22:53:11   6664s] #
[06/02 22:53:11   6664s] #---------+----+-------+
[06/02 22:53:11   6664s] #  -      | Enc| Totals|
[06/02 22:53:11   6664s] #---------+----+-------+
[06/02 22:53:11   6664s] #  M1     |   1|      1|
[06/02 22:53:11   6664s] #  Totals |   1|      1|
[06/02 22:53:11   6664s] #---------+----+-------+
[06/02 22:53:11   6664s] #
[06/02 22:53:11   6664s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31379.23 (MB), peak = 34782.57 (MB)
[06/02 22:53:11   6664s] #start 48th fixing drc iteration ...
[06/02 22:53:11   6664s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:53:11   6664s] #   number of violations = 1
[06/02 22:53:11   6664s] #
[06/02 22:53:11   6664s] #  By Layer and Type:
[06/02 22:53:11   6664s] #
[06/02 22:53:11   6664s] #---------+----+-------+
[06/02 22:53:11   6664s] #  -      | Enc| Totals|
[06/02 22:53:11   6664s] #---------+----+-------+
[06/02 22:53:11   6664s] #  M1     |   1|      1|
[06/02 22:53:11   6664s] #  Totals |   1|      1|
[06/02 22:53:11   6664s] #---------+----+-------+
[06/02 22:53:11   6664s] #
[06/02 22:53:11   6664s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31379.34 (MB), peak = 34782.57 (MB)
[06/02 22:53:11   6664s] #start 49th fixing drc iteration ...
[06/02 22:53:12   6665s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:53:12   6665s] #   number of violations = 1
[06/02 22:53:12   6665s] #
[06/02 22:53:12   6665s] #  By Layer and Type:
[06/02 22:53:12   6665s] #
[06/02 22:53:12   6665s] #---------+----+-------+
[06/02 22:53:12   6665s] #  -      | Enc| Totals|
[06/02 22:53:12   6665s] #---------+----+-------+
[06/02 22:53:12   6665s] #  M1     |   1|      1|
[06/02 22:53:12   6665s] #  Totals |   1|      1|
[06/02 22:53:12   6665s] #---------+----+-------+
[06/02 22:53:12   6665s] #
[06/02 22:53:12   6665s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31379.40 (MB), peak = 34782.57 (MB)
[06/02 22:53:12   6665s] #start 50th fixing drc iteration ...
[06/02 22:53:12   6665s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:53:12   6665s] #   number of violations = 1
[06/02 22:53:12   6665s] #
[06/02 22:53:12   6665s] #  By Layer and Type:
[06/02 22:53:12   6665s] #
[06/02 22:53:12   6665s] #---------+----+-------+
[06/02 22:53:12   6665s] #  -      | Enc| Totals|
[06/02 22:53:12   6665s] #---------+----+-------+
[06/02 22:53:12   6665s] #  M1     |   1|      1|
[06/02 22:53:12   6665s] #  Totals |   1|      1|
[06/02 22:53:12   6665s] #---------+----+-------+
[06/02 22:53:12   6665s] #
[06/02 22:53:12   6666s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31379.31 (MB), peak = 34782.57 (MB)
[06/02 22:53:12   6666s] #Complete Detail Routing.
[06/02 22:53:13   6666s] #Total wire length = 244 um.
[06/02 22:53:13   6666s] #Total half perimeter of net bounding box = 295 um.
[06/02 22:53:13   6666s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:53:13   6666s] #Total wire length on LAYER M2 = 3 um.
[06/02 22:53:13   6666s] #Total wire length on LAYER C1 = 68 um.
[06/02 22:53:13   6666s] #Total wire length on LAYER C2 = 79 um.
[06/02 22:53:13   6666s] #Total wire length on LAYER C3 = 77 um.
[06/02 22:53:13   6666s] #Total wire length on LAYER C4 = 6 um.
[06/02 22:53:13   6666s] #Total wire length on LAYER C5 = 12 um.
[06/02 22:53:13   6666s] #Total wire length on LAYER JA = 0 um.
[06/02 22:53:13   6666s] #Total wire length on LAYER QA = 0 um.
[06/02 22:53:13   6666s] #Total wire length on LAYER QB = 0 um.
[06/02 22:53:13   6666s] #Total wire length on LAYER LB = 0 um.
[06/02 22:53:13   6666s] #Total number of vias = 391
[06/02 22:53:13   6666s] #Total number of multi-cut vias = 174 ( 44.5%)
[06/02 22:53:13   6666s] #Total number of single cut vias = 217 ( 55.5%)
[06/02 22:53:13   6666s] #Up-Via Summary (total 391):
[06/02 22:53:13   6666s] #                   single-cut          multi-cut      Total
[06/02 22:53:13   6666s] #-----------------------------------------------------------
[06/02 22:53:13   6666s] # M1                 5 (100.0%)         0 (  0.0%)          5
[06/02 22:53:13   6666s] # M2               101 ( 63.9%)        57 ( 36.1%)        158
[06/02 22:53:13   6666s] # C1                65 ( 45.8%)        77 ( 54.2%)        142
[06/02 22:53:13   6666s] # C2                37 ( 53.6%)        32 ( 46.4%)         69
[06/02 22:53:13   6666s] # C3                 7 ( 58.3%)         5 ( 41.7%)         12
[06/02 22:53:13   6666s] # C4                 2 ( 40.0%)         3 ( 60.0%)          5
[06/02 22:53:13   6666s] #-----------------------------------------------------------
[06/02 22:53:13   6666s] #                  217 ( 55.5%)       174 ( 44.5%)        391 
[06/02 22:53:13   6666s] #
[06/02 22:53:13   6666s] #Total number of DRC violations = 1
[06/02 22:53:13   6666s] ### Time Record (Detail Routing) is uninstalled.
[06/02 22:53:13   6666s] #Cpu time = 00:00:35
[06/02 22:53:13   6666s] #Elapsed time = 00:00:31
[06/02 22:53:13   6666s] #Increased memory = 8.73 (MB)
[06/02 22:53:13   6666s] #Total memory = 31377.55 (MB)
[06/02 22:53:13   6666s] #Peak memory = 34782.57 (MB)
[06/02 22:53:13   6666s] ### detail_route design signature (524): route=1479835255 flt_obj=0 vio=1837811995 shield_wire=1
[06/02 22:53:13   6666s] ### Time Record (DB Export) is installed.
[06/02 22:53:13   6666s] ### export design design signature (525): route=1479835255 fixed_route=1809188821 flt_obj=0 vio=1837811995 swire=282492057 shield_wire=1 net_attr=1470787208 dirty_area=0 del_dirty_area=0 cell=2131165296 placement=1224891609 pin_access=855435665 inst_pattern=1397653501 inst_orient=1013545763 via=1681576828 routing_via=1401398896 timing=1809188821 sns=1809188821
[06/02 22:53:13   6666s] ### Time Record (DB Export) is uninstalled.
[06/02 22:53:13   6666s] ### Time Record (Post Callback) is installed.
[06/02 22:53:13   6666s] ### Time Record (Post Callback) is uninstalled.
[06/02 22:53:13   6666s] #
[06/02 22:53:13   6666s] #detailRoute statistics:
[06/02 22:53:13   6666s] #Cpu time = 00:00:37
[06/02 22:53:13   6666s] #Elapsed time = 00:00:32
[06/02 22:53:13   6666s] #Increased memory = 75.28 (MB)
[06/02 22:53:13   6666s] #Total memory = 31372.59 (MB)
[06/02 22:53:13   6666s] #Peak memory = 34782.57 (MB)
[06/02 22:53:13   6666s] #Number of warnings = 35
[06/02 22:53:13   6666s] #Total number of warnings = 363
[06/02 22:53:13   6666s] #Number of fails = 0
[06/02 22:53:13   6666s] #Total number of fails = 0
[06/02 22:53:13   6666s] #Complete detailRoute on Mon Jun  2 22:53:13 2025
[06/02 22:53:13   6666s] #
[06/02 22:53:13   6667s] ### import design signature (526): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=855435665 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[06/02 22:53:13   6667s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:13   6667s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:13   6667s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:13   6667s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:13   6667s] ### Time Record (detailRoute) is uninstalled.
[06/02 22:53:14   6668s] #% End detailRoute (date=06/02 22:53:13, total cpu=0:00:38.0, real=0:00:33.0, peak res=31453.8M, current mem=31301.2M)
[06/02 22:53:14   6668s] ### Time Record (ecoRoute) is uninstalled.
[06/02 22:53:14   6668s] #
[06/02 22:53:14   6668s] #  Scalability Statistics
[06/02 22:53:14   6668s] #
[06/02 22:53:14   6668s] #-------------------------+---------+-------------+------------+
[06/02 22:53:14   6668s] #  ecoRoute               | cpu time| elapsed time| scalability|
[06/02 22:53:14   6668s] #-------------------------+---------+-------------+------------+
[06/02 22:53:14   6668s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[06/02 22:53:14   6668s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[06/02 22:53:14   6668s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[06/02 22:53:14   6668s] #  DB Import              | 00:00:01|     00:00:01|         1.0|
[06/02 22:53:14   6668s] #  DB Export              | 00:00:01|     00:00:00|         1.0|
[06/02 22:53:14   6668s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[06/02 22:53:14   6668s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[06/02 22:53:14   6668s] #  Data Preparation       | 00:00:02|     00:00:02|         1.0|
[06/02 22:53:14   6668s] #  Detail Routing         | 00:00:32|     00:00:28|         1.1|
[06/02 22:53:14   6668s] #  Entire Command         | 00:00:38|     00:00:33|         1.2|
[06/02 22:53:14   6668s] #-------------------------+---------+-------------+------------+
[06/02 22:53:14   6668s] #
[06/02 22:53:14   6668s] <CMD> editDelete -regular_wire_with_drc
[06/02 22:53:14   6668s] <CMD> setDesignMode -bottomRoutingLayer M1
[06/02 22:53:14   6668s] <CMD> ecoRoute
[06/02 22:53:14   6668s] ### Time Record (ecoRoute) is installed.
[06/02 22:53:14   6668s] **INFO: User settings:
[06/02 22:53:14   6668s] setNanoRouteMode -route_detail_antenna_factor                                             1
[06/02 22:53:14   6668s] setNanoRouteMode -route_detail_end_iteration                                              50
[06/02 22:53:14   6668s] setNanoRouteMode -route_detail_fix_antenna                                                true
[06/02 22:53:14   6668s] setNanoRouteMode -route_detail_post_route_spread_wire                                     true
[06/02 22:53:14   6668s] setNanoRouteMode -route_detail_search_and_repair                                          true
[06/02 22:53:14   6668s] setNanoRouteMode -drouteStartIteration                                                    0
[06/02 22:53:14   6668s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[06/02 22:53:14   6668s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[06/02 22:53:14   6668s] setNanoRouteMode -extract_design_signature                                                45517256
[06/02 22:53:14   6668s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[06/02 22:53:14   6668s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[06/02 22:53:14   6668s] setNanoRouteMode -route_global_exp_minimize_detour                                        false
[06/02 22:53:14   6668s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[06/02 22:53:14   6668s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[06/02 22:53:14   6668s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              2
[06/02 22:53:14   6668s] setNanoRouteMode -route_antenna_diode_insertion                                           true
[06/02 22:53:14   6668s] setNanoRouteMode -route_si_effort                                                         high
[06/02 22:53:14   6668s] setNanoRouteMode -route_with_si_driven                                                    true
[06/02 22:53:14   6668s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[06/02 22:53:14   6668s] setNanoRouteMode -route_with_timing_driven                                                true
[06/02 22:53:14   6668s] setDesignMode -bottomRoutingLayer                                                         M1
[06/02 22:53:14   6668s] setDesignMode -congEffort                                                                 high
[06/02 22:53:14   6668s] setDesignMode -flowEffort                                                                 extreme
[06/02 22:53:14   6668s] setDesignMode -powerEffort                                                                high
[06/02 22:53:14   6668s] setDesignMode -process                                                                    22
[06/02 22:53:14   6668s] setDesignMode -propagateActivity                                                          true
[06/02 22:53:14   6668s] 
[06/02 22:53:15   6668s] #% Begin globalDetailRoute (date=06/02 22:53:14, mem=31301.2M)
[06/02 22:53:15   6668s] 
[06/02 22:53:15   6668s] globalDetailRoute
[06/02 22:53:15   6668s] 
[06/02 22:53:15   6668s] #Start globalDetailRoute on Mon Jun  2 22:53:15 2025
[06/02 22:53:15   6668s] #
[06/02 22:53:15   6668s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[06/02 22:53:15   6668s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[06/02 22:53:15   6668s] ### Time Record (globalDetailRoute) is installed.
[06/02 22:53:15   6668s] ### Time Record (Pre Callback) is installed.
[06/02 22:53:15   6669s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[06/02 22:53:15   6669s] ### Time Record (Pre Callback) is uninstalled.
[06/02 22:53:15   6669s] ### Time Record (DB Import) is installed.
[06/02 22:53:15   6669s] ### Time Record (Timing Data Generation) is installed.
[06/02 22:53:15   6669s] ### Time Record (Timing Data Generation) is uninstalled.
[06/02 22:53:15   6669s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[06/02 22:53:15   6669s] eee: pegSigSF=1.070000
[06/02 22:53:15   6669s] Initializing multi-corner resistance tables ...
[06/02 22:53:15   6669s] eee: Grid unit RC data computation started
[06/02 22:53:15   6669s] eee: Grid unit RC data computation completed
[06/02 22:53:15   6669s] eee: l=1 avDens=0.005171 usedTrk=0.962963 availTrk=186.206897 sigTrk=0.962963
[06/02 22:53:15   6669s] eee: l=2 avDens=0.001207 usedTrk=0.325926 availTrk=270.000000 sigTrk=0.325926
[06/02 22:53:15   6669s] eee: l=3 avDens=0.052220 usedTrk=12.532778 availTrk=240.000000 sigTrk=12.532778
[06/02 22:53:15   6669s] eee: l=4 avDens=0.060867 usedTrk=14.608148 availTrk=240.000000 sigTrk=14.608148
[06/02 22:53:15   6669s] eee: l=5 avDens=0.059097 usedTrk=14.183333 availTrk=240.000000 sigTrk=14.183333
[06/02 22:53:15   6669s] eee: l=6 avDens=0.006296 usedTrk=1.133333 availTrk=180.000000 sigTrk=1.133333
[06/02 22:53:15   6669s] eee: l=7 avDens=0.012130 usedTrk=2.183333 availTrk=180.000000 sigTrk=2.183333
[06/02 22:53:15   6669s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:53:15   6669s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:53:15   6669s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:53:15   6669s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:53:15   6669s] eee: LAM-FP: thresh=1 ; dimX=126.150000 ; dimY=124.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[06/02 22:53:15   6669s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.697500 aWlH=0.000000 lMod=0 pMax=0.926900 pMod=77 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/02 22:53:15   6669s] eee: NetCapCache creation started. (Current Mem: 43866.109M) 
[06/02 22:53:15   6669s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 43866.109M) 
[06/02 22:53:15   6669s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(10.092000, 9.920000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[06/02 22:53:15   6669s] eee: Metal Layers Info:
[06/02 22:53:15   6669s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:53:15   6669s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/02 22:53:15   6669s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:53:15   6669s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[06/02 22:53:15   6669s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[06/02 22:53:15   6669s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[06/02 22:53:15   6669s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[06/02 22:53:15   6669s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[06/02 22:53:15   6669s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[06/02 22:53:15   6669s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[06/02 22:53:15   6669s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[06/02 22:53:15   6669s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[06/02 22:53:15   6669s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[06/02 22:53:15   6669s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[06/02 22:53:15   6669s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:53:15   6669s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[06/02 22:53:15   6669s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:15   6669s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:15   6669s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:15   6669s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:15   6669s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:15   6669s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:15   6669s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:15   6669s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:15   6669s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:15   6669s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:15   6669s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:15   6669s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:15   6669s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:15   6669s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:15   6669s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:15   6669s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:15   6669s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:15   6669s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:15   6669s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:15   6669s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:15   6669s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[06/02 22:53:15   6669s] #To increase the message display limit, refer to the product command reference manual.
[06/02 22:53:15   6669s] ### Net info: total nets: 100
[06/02 22:53:15   6669s] ### Net info: dirty nets: 1
[06/02 22:53:15   6669s] ### Net info: marked as disconnected nets: 0
[06/02 22:53:15   6669s] ### Net info: fully routed nets: 95
[06/02 22:53:15   6669s] ### Net info: trivial (< 2 pins) nets: 4
[06/02 22:53:15   6669s] ### Net info: unrouted nets: 1
[06/02 22:53:15   6669s] ### Net info: re-extraction nets: 0
[06/02 22:53:15   6669s] ### Net info: ignored nets: 0
[06/02 22:53:15   6669s] ### Net info: skip routing nets: 0
[06/02 22:53:15   6669s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:15   6669s] ### import design signature (527): route=872109474 fixed_route=1809188821 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=863617670 dirty_area=0 del_dirty_area=0 cell=2131165296 placement=1224891609 pin_access=855435665 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1809188821 sns=1809188821
[06/02 22:53:15   6669s] ### Time Record (DB Import) is uninstalled.
[06/02 22:53:15   6669s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[06/02 22:53:15   6669s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:15   6669s] #Skip comparing routing design signature in db-snapshot flow
[06/02 22:53:15   6669s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:15   6669s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:15   6669s] ### Time Record (Data Preparation) is installed.
[06/02 22:53:15   6669s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:15   6669s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:53:15   6669s] ### Time Record (Global Routing) is installed.
[06/02 22:53:15   6669s] ### Time Record (Global Routing) is uninstalled.
[06/02 22:53:15   6669s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[06/02 22:53:15   6669s] #Total number of routable nets = 96.
[06/02 22:53:15   6669s] #Total number of nets in the design = 100.
[06/02 22:53:15   6669s] #1 routable net do not has any wires.
[06/02 22:53:15   6669s] #95 routable nets have routed wires.
[06/02 22:53:15   6669s] #1 net will be global routed.
[06/02 22:53:15   6669s] #Using multithreading with 96 threads.
[06/02 22:53:15   6669s] ### Time Record (Data Preparation) is installed.
[06/02 22:53:15   6669s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:15   6669s] #Start routing data preparation on Mon Jun  2 22:53:15 2025
[06/02 22:53:15   6669s] #
[06/02 22:53:15   6669s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:15   6669s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:16   6670s] ### Time Record (Cell Pin Access) is installed.
[06/02 22:53:16   6670s] #Initial pin access analysis.
[06/02 22:53:16   6670s] #Detail pin access analysis.
[06/02 22:53:16   6670s] ### Time Record (Cell Pin Access) is uninstalled.
[06/02 22:53:16   6670s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[06/02 22:53:16   6670s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[06/02 22:53:16   6670s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:53:16   6670s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:53:16   6670s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:53:16   6670s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:53:16   6670s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:53:16   6670s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[06/02 22:53:16   6670s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[06/02 22:53:16   6670s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[06/02 22:53:16   6670s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[06/02 22:53:16   6670s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[06/02 22:53:16   6670s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[06/02 22:53:16   6670s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[06/02 22:53:16   6670s] #pin_access_rlayer=3(C1)
[06/02 22:53:16   6670s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[06/02 22:53:16   6670s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[06/02 22:53:16   6670s] #enable_dpt_layer_shield=F
[06/02 22:53:16   6670s] #has_line_end_grid=F
[06/02 22:53:16   6670s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[06/02 22:53:16   6670s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31378.28 (MB), peak = 34782.57 (MB)
[06/02 22:53:16   6670s] #Regenerating Ggrids automatically.
[06/02 22:53:16   6670s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[06/02 22:53:16   6670s] #Using automatically generated G-grids.
[06/02 22:53:17   6672s] #Done routing data preparation.
[06/02 22:53:17   6672s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 31382.64 (MB), peak = 34782.57 (MB)
[06/02 22:53:18   6672s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:18   6672s] #Start instance access analysis using 32 threads...
[06/02 22:53:18   6672s] #Set layer M1 to be advanced pin access layer.
[06/02 22:53:18   6672s] ### Time Record (Instance Pin Access) is installed.
[06/02 22:53:18   6672s] #0 instance pins are hard to access
[06/02 22:53:18   6672s] #Instance access analysis statistics:
[06/02 22:53:18   6672s] #Cpu time = 00:00:00
[06/02 22:53:18   6672s] #Elapsed time = 00:00:00
[06/02 22:53:18   6672s] #Increased memory = 0.00 (MB)
[06/02 22:53:18   6672s] #Total memory = 31382.64 (MB)
[06/02 22:53:18   6672s] #Peak memory = 34782.57 (MB)
[06/02 22:53:18   6672s] ### Time Record (Instance Pin Access) is uninstalled.
[06/02 22:53:18   6672s] #
[06/02 22:53:18   6672s] #Finished routing data preparation on Mon Jun  2 22:53:18 2025
[06/02 22:53:18   6672s] #
[06/02 22:53:18   6672s] #Cpu time = 00:00:03
[06/02 22:53:18   6672s] #Elapsed time = 00:00:03
[06/02 22:53:18   6672s] #Increased memory = 3.98 (MB)
[06/02 22:53:18   6672s] #Total memory = 31382.64 (MB)
[06/02 22:53:18   6672s] #Peak memory = 34782.57 (MB)
[06/02 22:53:18   6672s] #
[06/02 22:53:18   6672s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:53:18   6672s] ### Time Record (Global Routing) is installed.
[06/02 22:53:18   6672s] #
[06/02 22:53:18   6672s] #Start global routing on Mon Jun  2 22:53:18 2025
[06/02 22:53:18   6672s] #
[06/02 22:53:18   6672s] #
[06/02 22:53:18   6672s] #Start global routing initialization on Mon Jun  2 22:53:18 2025
[06/02 22:53:18   6672s] #
[06/02 22:53:18   6672s] #Number of eco nets is 0
[06/02 22:53:18   6672s] #
[06/02 22:53:18   6672s] #Start global routing data preparation on Mon Jun  2 22:53:18 2025
[06/02 22:53:18   6672s] #
[06/02 22:53:18   6672s] ### build_merged_routing_blockage_rect_list starts on Mon Jun  2 22:53:18 2025 with memory = 31382.64 (MB), peak = 34782.57 (MB)
[06/02 22:53:18   6672s] ### build_merged_routing_blockage_rect_list cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --0.98 [96]--
[06/02 22:53:18   6672s] #Start routing resource analysis on Mon Jun  2 22:53:18 2025
[06/02 22:53:18   6672s] #
[06/02 22:53:18   6672s] ### init_is_bin_blocked starts on Mon Jun  2 22:53:18 2025 with memory = 31382.64 (MB), peak = 34782.57 (MB)
[06/02 22:53:18   6672s] ### init_is_bin_blocked cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --0.97 [96]--
[06/02 22:53:18   6672s] ### PDHT_Row_Thread::compute_flow_cap starts on Mon Jun  2 22:53:18 2025 with memory = 31382.79 (MB), peak = 34782.57 (MB)
[06/02 22:53:18   6675s] ### PDHT_Row_Thread::compute_flow_cap cpu:00:00:03, real:00:00:00, mem:30.6 GB, peak:34.0 GB --7.37 [96]--
[06/02 22:53:18   6675s] ### adjust_flow_cap starts on Mon Jun  2 22:53:18 2025 with memory = 31381.28 (MB), peak = 34782.57 (MB)
[06/02 22:53:18   6675s] ### adjust_flow_cap cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --1.36 [96]--
[06/02 22:53:18   6675s] ### adjust_flow_per_partial_route_obs starts on Mon Jun  2 22:53:18 2025 with memory = 31382.75 (MB), peak = 34782.57 (MB)
[06/02 22:53:18   6675s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --0.97 [96]--
[06/02 22:53:18   6675s] ### set_via_blocked starts on Mon Jun  2 22:53:18 2025 with memory = 31382.75 (MB), peak = 34782.57 (MB)
[06/02 22:53:18   6675s] ### set_via_blocked cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --1.99 [96]--
[06/02 22:53:18   6675s] ### copy_flow starts on Mon Jun  2 22:53:18 2025 with memory = 31382.75 (MB), peak = 34782.57 (MB)
[06/02 22:53:18   6675s] ### copy_flow cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --2.10 [96]--
[06/02 22:53:18   6675s] #Routing resource analysis is done on Mon Jun  2 22:53:18 2025
[06/02 22:53:18   6675s] #
[06/02 22:53:18   6675s] ### report_flow_cap starts on Mon Jun  2 22:53:18 2025 with memory = 31382.75 (MB), peak = 34782.57 (MB)
[06/02 22:53:18   6675s] #  Resource Analysis:
[06/02 22:53:18   6675s] #
[06/02 22:53:18   6675s] #               Routing  #Avail      #Track     #Total     %Gcell
[06/02 22:53:18   6675s] #  Layer      Direction   Track     Blocked      Gcell    Blocked
[06/02 22:53:18   6675s] #  --------------------------------------------------------------
[06/02 22:53:18   6675s] #  M1             V           6          81          49    71.43%
[06/02 22:53:18   6675s] #  M2             H          49          74          49    22.45%
[06/02 22:53:18   6675s] #  C1             V          73          39          49     0.00%
[06/02 22:53:18   6675s] #  C2             H          71          39          49     0.00%
[06/02 22:53:18   6675s] #  C3             V          94          18          49     0.00%
[06/02 22:53:18   6675s] #  C4             H         105           5          49     0.00%
[06/02 22:53:18   6675s] #  C5             V         110           2          49     0.00%
[06/02 22:53:18   6675s] #  JA             H          10           0          49     0.00%
[06/02 22:53:18   6675s] #  QA             V           3           0          49    57.14%
[06/02 22:53:18   6675s] #  QB             H           3           0          49    57.14%
[06/02 22:53:18   6675s] #  LB             V           2           0          49    71.43%
[06/02 22:53:18   6675s] #  --------------------------------------------------------------
[06/02 22:53:18   6675s] #  Total                    526      22.32%         539    25.42%
[06/02 22:53:18   6675s] #
[06/02 22:53:18   6675s] #
[06/02 22:53:18   6675s] #
[06/02 22:53:18   6675s] ### report_flow_cap cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --1.88 [96]--
[06/02 22:53:18   6675s] ### analyze_m2_tracks starts on Mon Jun  2 22:53:18 2025 with memory = 31382.75 (MB), peak = 34782.57 (MB)
[06/02 22:53:18   6675s] ### analyze_m2_tracks cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --0.97 [96]--
[06/02 22:53:18   6675s] ### report_initial_resource starts on Mon Jun  2 22:53:18 2025 with memory = 31382.75 (MB), peak = 34782.57 (MB)
[06/02 22:53:18   6675s] ### report_initial_resource cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --0.97 [96]--
[06/02 22:53:18   6675s] ### mark_pg_pins_accessibility starts on Mon Jun  2 22:53:18 2025 with memory = 31382.75 (MB), peak = 34782.57 (MB)
[06/02 22:53:18   6675s] ### mark_pg_pins_accessibility cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --0.98 [96]--
[06/02 22:53:18   6675s] ### set_net_region starts on Mon Jun  2 22:53:18 2025 with memory = 31382.75 (MB), peak = 34782.57 (MB)
[06/02 22:53:18   6675s] ### set_net_region cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --0.96 [96]--
[06/02 22:53:18   6675s] #
[06/02 22:53:18   6675s] #Global routing data preparation is done on Mon Jun  2 22:53:18 2025
[06/02 22:53:18   6675s] #
[06/02 22:53:18   6675s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 31382.75 (MB), peak = 34782.57 (MB)
[06/02 22:53:18   6675s] #
[06/02 22:53:18   6675s] ### prepare_level starts on Mon Jun  2 22:53:18 2025 with memory = 31382.75 (MB), peak = 34782.57 (MB)
[06/02 22:53:18   6675s] ### init level 1 starts on Mon Jun  2 22:53:18 2025 with memory = 31382.75 (MB), peak = 34782.57 (MB)
[06/02 22:53:18   6675s] ### init level 1 cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --0.97 [96]--
[06/02 22:53:18   6675s] ### Level 1 hgrid = 7 X 7
[06/02 22:53:18   6675s] ### prepare_level_flow starts on Mon Jun  2 22:53:18 2025 with memory = 31382.75 (MB), peak = 34782.57 (MB)
[06/02 22:53:18   6675s] ### prepare_level_flow cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --0.95 [96]--
[06/02 22:53:18   6675s] ### prepare_level cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --0.99 [96]--
[06/02 22:53:18   6675s] #
[06/02 22:53:18   6675s] #Global routing initialization is done on Mon Jun  2 22:53:18 2025
[06/02 22:53:18   6675s] #
[06/02 22:53:18   6675s] #cpu time = 00:00:03, elapsed time = 00:00:01, memory = 31382.75 (MB), peak = 34782.57 (MB)
[06/02 22:53:18   6675s] #
[06/02 22:53:18   6675s] #start global routing iteration 1...
[06/02 22:53:18   6675s] ### init_flow_edge starts on Mon Jun  2 22:53:18 2025 with memory = 31387.75 (MB), peak = 34782.57 (MB)
[06/02 22:53:18   6675s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --1.29 [96]--
[06/02 22:53:19   6675s] ### routing at level 1 (topmost level) iter 0
[06/02 22:53:19   6675s] ### measure_qor starts on Mon Jun  2 22:53:19 2025 with memory = 31383.46 (MB), peak = 34782.57 (MB)
[06/02 22:53:19   6675s] ### measure_congestion starts on Mon Jun  2 22:53:19 2025 with memory = 31383.46 (MB), peak = 34782.57 (MB)
[06/02 22:53:19   6675s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --0.98 [96]--
[06/02 22:53:19   6675s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --1.33 [96]--
[06/02 22:53:19   6675s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31382.70 (MB), peak = 34782.57 (MB)
[06/02 22:53:19   6675s] #
[06/02 22:53:19   6675s] #start global routing iteration 2...
[06/02 22:53:19   6675s] ### routing at level 1 (topmost level) iter 1
[06/02 22:53:19   6675s] ### measure_qor starts on Mon Jun  2 22:53:19 2025 with memory = 31387.95 (MB), peak = 34782.57 (MB)
[06/02 22:53:19   6675s] ### measure_congestion starts on Mon Jun  2 22:53:19 2025 with memory = 31387.95 (MB), peak = 34782.57 (MB)
[06/02 22:53:19   6675s] ### measure_congestion cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --1.00 [96]--
[06/02 22:53:19   6676s] ### measure_qor cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --1.32 [96]--
[06/02 22:53:19   6676s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31382.76 (MB), peak = 34782.57 (MB)
[06/02 22:53:19   6676s] #
[06/02 22:53:19   6676s] ### route_end starts on Mon Jun  2 22:53:19 2025 with memory = 31382.76 (MB), peak = 34782.57 (MB)
[06/02 22:53:19   6676s] #
[06/02 22:53:19   6676s] #Total number of trivial nets (e.g. < 2 pins) = 4 (skipped).
[06/02 22:53:19   6676s] #Total number of routable nets = 96.
[06/02 22:53:19   6676s] #Total number of nets in the design = 100.
[06/02 22:53:19   6676s] #
[06/02 22:53:19   6676s] #96 routable nets have routed wires.
[06/02 22:53:19   6676s] #
[06/02 22:53:19   6676s] #Routed net constraints summary:
[06/02 22:53:19   6676s] #-----------------------------
[06/02 22:53:19   6676s] #        Rules   Unconstrained  
[06/02 22:53:19   6676s] #-----------------------------
[06/02 22:53:19   6676s] #      Default               1  
[06/02 22:53:19   6676s] #-----------------------------
[06/02 22:53:19   6676s] #        Total               1  
[06/02 22:53:19   6676s] #-----------------------------
[06/02 22:53:19   6676s] #
[06/02 22:53:19   6676s] #Routing constraints summary of the whole design:
[06/02 22:53:19   6676s] #-----------------------------
[06/02 22:53:19   6676s] #        Rules   Unconstrained  
[06/02 22:53:19   6676s] #-----------------------------
[06/02 22:53:19   6676s] #      Default              96  
[06/02 22:53:19   6676s] #-----------------------------
[06/02 22:53:19   6676s] #        Total              96  
[06/02 22:53:19   6676s] #-----------------------------
[06/02 22:53:19   6676s] #
[06/02 22:53:19   6676s] ### adjust_flow_per_partial_route_obs starts on Mon Jun  2 22:53:19 2025 with memory = 31387.70 (MB), peak = 34782.57 (MB)
[06/02 22:53:19   6676s] ### adjust_flow_per_partial_route_obs cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --0.99 [96]--
[06/02 22:53:19   6676s] ### cal_base_flow starts on Mon Jun  2 22:53:19 2025 with memory = 31383.07 (MB), peak = 34782.57 (MB)
[06/02 22:53:19   6676s] ### init_flow_edge starts on Mon Jun  2 22:53:19 2025 with memory = 31383.07 (MB), peak = 34782.57 (MB)
[06/02 22:53:19   6676s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --1.65 [96]--
[06/02 22:53:19   6676s] ### cal_flow starts on Mon Jun  2 22:53:19 2025 with memory = 31382.89 (MB), peak = 34782.57 (MB)
[06/02 22:53:19   6676s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --0.98 [96]--
[06/02 22:53:19   6676s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --1.47 [96]--
[06/02 22:53:19   6676s] ### report_overcon starts on Mon Jun  2 22:53:19 2025 with memory = 31382.89 (MB), peak = 34782.57 (MB)
[06/02 22:53:19   6676s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:19   6676s] #
[06/02 22:53:19   6676s] #  Congestion Analysis: (blocked Gcells are excluded)
[06/02 22:53:19   6676s] #
[06/02 22:53:19   6676s] #                 OverCon          
[06/02 22:53:19   6676s] #                  #Gcell    %Gcell
[06/02 22:53:19   6676s] #     Layer           (1)   OverCon  Flow/Cap
[06/02 22:53:19   6676s] #  ----------------------------------------------
[06/02 22:53:19   6676s] #  M1            0(0.00%)   (0.00%)     0.84  
[06/02 22:53:19   6676s] #  M2            0(0.00%)   (0.00%)     0.56  
[06/02 22:53:19   6676s] #  C1            0(0.00%)   (0.00%)     0.34  
[06/02 22:53:19   6676s] #  C2            0(0.00%)   (0.00%)     0.35  
[06/02 22:53:19   6676s] #  C3            0(0.00%)   (0.00%)     0.16  
[06/02 22:53:19   6676s] #  C4            0(0.00%)   (0.00%)     0.04  
[06/02 22:53:19   6676s] #  C5            0(0.00%)   (0.00%)     0.02  
[06/02 22:53:19   6676s] #  JA            0(0.00%)   (0.00%)     0.00  
[06/02 22:53:19   6676s] #  QA            0(0.00%)   (0.00%)     0.00  
[06/02 22:53:19   6676s] #  QB            0(0.00%)   (0.00%)     0.00  
[06/02 22:53:19   6676s] #  LB            0(0.00%)   (0.00%)     0.00  
[06/02 22:53:19   6676s] #  ----------------------------------------------
[06/02 22:53:19   6676s] #     Total      0(0.00%)   (0.00%)
[06/02 22:53:19   6676s] #
[06/02 22:53:19   6676s] #  The worst congested Gcell overcon (routing demand over resource in number of tracks) = 1
[06/02 22:53:19   6676s] #  Overflow after GR: 0.00% H + 0.00% V
[06/02 22:53:19   6676s] #
[06/02 22:53:19   6676s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --0.98 [96]--
[06/02 22:53:19   6676s] ### cal_base_flow starts on Mon Jun  2 22:53:19 2025 with memory = 31382.89 (MB), peak = 34782.57 (MB)
[06/02 22:53:19   6676s] ### init_flow_edge starts on Mon Jun  2 22:53:19 2025 with memory = 31382.89 (MB), peak = 34782.57 (MB)
[06/02 22:53:19   6676s] ### init_flow_edge cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --1.67 [96]--
[06/02 22:53:19   6676s] ### cal_flow starts on Mon Jun  2 22:53:19 2025 with memory = 31382.89 (MB), peak = 34782.57 (MB)
[06/02 22:53:19   6676s] ### cal_flow cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --0.97 [96]--
[06/02 22:53:19   6676s] ### cal_base_flow cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --1.46 [96]--
[06/02 22:53:19   6676s] ### generate_cong_map_content starts on Mon Jun  2 22:53:19 2025 with memory = 31382.89 (MB), peak = 34782.57 (MB)
[06/02 22:53:19   6676s] ### generate_cong_map_content cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --1.66 [96]--
[06/02 22:53:19   6676s] ### update starts on Mon Jun  2 22:53:19 2025 with memory = 31382.89 (MB), peak = 34782.57 (MB)
[06/02 22:53:19   6676s] #Complete Global Routing.
[06/02 22:53:19   6676s] #Total wire length = 244 um.
[06/02 22:53:19   6676s] #Total half perimeter of net bounding box = 295 um.
[06/02 22:53:19   6676s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:53:19   6676s] #Total wire length on LAYER M2 = 3 um.
[06/02 22:53:19   6676s] #Total wire length on LAYER C1 = 68 um.
[06/02 22:53:19   6676s] #Total wire length on LAYER C2 = 79 um.
[06/02 22:53:19   6676s] #Total wire length on LAYER C3 = 77 um.
[06/02 22:53:19   6676s] #Total wire length on LAYER C4 = 6 um.
[06/02 22:53:19   6676s] #Total wire length on LAYER C5 = 12 um.
[06/02 22:53:19   6676s] #Total wire length on LAYER JA = 0 um.
[06/02 22:53:19   6676s] #Total wire length on LAYER QA = 0 um.
[06/02 22:53:19   6676s] #Total wire length on LAYER QB = 0 um.
[06/02 22:53:19   6676s] #Total wire length on LAYER LB = 0 um.
[06/02 22:53:19   6676s] #Total number of vias = 389
[06/02 22:53:19   6676s] #Total number of multi-cut vias = 174 ( 44.7%)
[06/02 22:53:19   6676s] #Total number of single cut vias = 215 ( 55.3%)
[06/02 22:53:19   6676s] #Up-Via Summary (total 389):
[06/02 22:53:19   6676s] #                   single-cut          multi-cut      Total
[06/02 22:53:19   6676s] #-----------------------------------------------------------
[06/02 22:53:19   6676s] # M1                 5 (100.0%)         0 (  0.0%)          5
[06/02 22:53:19   6676s] # M2                99 ( 63.5%)        57 ( 36.5%)        156
[06/02 22:53:19   6676s] # C1                65 ( 45.8%)        77 ( 54.2%)        142
[06/02 22:53:19   6676s] # C2                37 ( 53.6%)        32 ( 46.4%)         69
[06/02 22:53:19   6676s] # C3                 7 ( 58.3%)         5 ( 41.7%)         12
[06/02 22:53:19   6676s] # C4                 2 ( 40.0%)         3 ( 60.0%)          5
[06/02 22:53:19   6676s] #-----------------------------------------------------------
[06/02 22:53:19   6676s] #                  215 ( 55.3%)       174 ( 44.7%)        389 
[06/02 22:53:19   6676s] #
[06/02 22:53:19   6676s] ### update cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --1.24 [96]--
[06/02 22:53:19   6676s] ### report_overcon starts on Mon Jun  2 22:53:19 2025 with memory = 31382.70 (MB), peak = 34782.57 (MB)
[06/02 22:53:19   6676s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --0.98 [96]--
[06/02 22:53:19   6676s] ### report_overcon starts on Mon Jun  2 22:53:19 2025 with memory = 31382.70 (MB), peak = 34782.57 (MB)
[06/02 22:53:19   6676s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:19   6676s] #Max overcon = 0 track.
[06/02 22:53:19   6676s] #Total overcon = 0.00%.
[06/02 22:53:19   6676s] #Worst layer Gcell overcon rate = 0.00%.
[06/02 22:53:19   6676s] ### report_overcon cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --0.98 [96]--
[06/02 22:53:19   6676s] ### route_end cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --1.26 [96]--
[06/02 22:53:19   6676s] ### global_route design signature (530): route=1651861268 net_attr=758207399
[06/02 22:53:19   6676s] #
[06/02 22:53:19   6676s] #Global routing statistics:
[06/02 22:53:19   6676s] #Cpu time = 00:00:04
[06/02 22:53:19   6676s] #Elapsed time = 00:00:01
[06/02 22:53:19   6676s] #Increased memory = 0.05 (MB)
[06/02 22:53:19   6676s] #Total memory = 31382.70 (MB)
[06/02 22:53:19   6676s] #Peak memory = 34782.57 (MB)
[06/02 22:53:19   6676s] #
[06/02 22:53:19   6676s] #Finished global routing on Mon Jun  2 22:53:19 2025
[06/02 22:53:19   6676s] #
[06/02 22:53:19   6676s] #
[06/02 22:53:19   6676s] ### Time Record (Global Routing) is uninstalled.
[06/02 22:53:19   6676s] ### Time Record (Data Preparation) is installed.
[06/02 22:53:19   6676s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:53:19   6676s] ### track-assign external-init starts on Mon Jun  2 22:53:19 2025 with memory = 31382.56 (MB), peak = 34782.57 (MB)
[06/02 22:53:19   6676s] ### Time Record (Track Assignment) is installed.
[06/02 22:53:19   6676s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:19   6676s] ### Time Record (Data Preparation) is installed.
[06/02 22:53:19   6676s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:19   6676s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:53:19   6676s] ### Time Record (Track Assignment) is uninstalled.
[06/02 22:53:19   6676s] ### track-assign external-init cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --1.45 [96]--
[06/02 22:53:19   6676s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31382.56 (MB), peak = 34782.57 (MB)
[06/02 22:53:19   6676s] ### track-assign engine-init starts on Mon Jun  2 22:53:19 2025 with memory = 31382.60 (MB), peak = 34782.57 (MB)
[06/02 22:53:19   6676s] ### Time Record (Track Assignment) is installed.
[06/02 22:53:19   6677s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:20   6677s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --1.41 [96]--
[06/02 22:53:20   6677s] ### track-assign core-engine starts on Mon Jun  2 22:53:20 2025 with memory = 31382.60 (MB), peak = 34782.57 (MB)
[06/02 22:53:20   6677s] #Start Track Assignment.
[06/02 22:53:20   6677s] #Done with 2 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[06/02 22:53:20   6677s] #Done with 0 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[06/02 22:53:20   6678s] #Complete Track Assignment.
[06/02 22:53:20   6678s] #Total wire length = 244 um.
[06/02 22:53:20   6678s] #Total half perimeter of net bounding box = 295 um.
[06/02 22:53:20   6678s] #Total wire length on LAYER M1 = 0 um.
[06/02 22:53:20   6678s] #Total wire length on LAYER M2 = 3 um.
[06/02 22:53:20   6678s] #Total wire length on LAYER C1 = 68 um.
[06/02 22:53:20   6678s] #Total wire length on LAYER C2 = 79 um.
[06/02 22:53:20   6678s] #Total wire length on LAYER C3 = 77 um.
[06/02 22:53:20   6678s] #Total wire length on LAYER C4 = 6 um.
[06/02 22:53:20   6678s] #Total wire length on LAYER C5 = 12 um.
[06/02 22:53:20   6678s] #Total wire length on LAYER JA = 0 um.
[06/02 22:53:20   6678s] #Total wire length on LAYER QA = 0 um.
[06/02 22:53:20   6678s] #Total wire length on LAYER QB = 0 um.
[06/02 22:53:20   6678s] #Total wire length on LAYER LB = 0 um.
[06/02 22:53:20   6678s] #Total number of vias = 389
[06/02 22:53:20   6678s] #Total number of multi-cut vias = 174 ( 44.7%)
[06/02 22:53:20   6678s] #Total number of single cut vias = 215 ( 55.3%)
[06/02 22:53:20   6678s] #Up-Via Summary (total 389):
[06/02 22:53:20   6678s] #                   single-cut          multi-cut      Total
[06/02 22:53:20   6678s] #-----------------------------------------------------------
[06/02 22:53:20   6678s] # M1                 5 (100.0%)         0 (  0.0%)          5
[06/02 22:53:20   6678s] # M2                99 ( 63.5%)        57 ( 36.5%)        156
[06/02 22:53:20   6678s] # C1                65 ( 45.8%)        77 ( 54.2%)        142
[06/02 22:53:20   6678s] # C2                37 ( 53.6%)        32 ( 46.4%)         69
[06/02 22:53:20   6678s] # C3                 7 ( 58.3%)         5 ( 41.7%)         12
[06/02 22:53:20   6678s] # C4                 2 ( 40.0%)         3 ( 60.0%)          5
[06/02 22:53:20   6678s] #-----------------------------------------------------------
[06/02 22:53:20   6678s] #                  215 ( 55.3%)       174 ( 44.7%)        389 
[06/02 22:53:20   6678s] #
[06/02 22:53:20   6678s] ### track_assign design signature (533): route=1293207555
[06/02 22:53:20   6678s] ### track-assign core-engine cpu:00:00:01, real:00:00:01, mem:30.6 GB, peak:34.0 GB --1.45 [96]--
[06/02 22:53:20   6678s] ### Time Record (Track Assignment) is uninstalled.
[06/02 22:53:20   6678s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 31381.14 (MB), peak = 34782.57 (MB)
[06/02 22:53:20   6678s] #
[06/02 22:53:20   6678s] #Routing data preparation, pin analysis, global routing and track assignment statistics:
[06/02 22:53:20   6678s] #Cpu time = 00:00:09
[06/02 22:53:20   6678s] #Elapsed time = 00:00:05
[06/02 22:53:20   6678s] #Increased memory = 8.48 (MB)
[06/02 22:53:20   6678s] #Total memory = 31381.14 (MB)
[06/02 22:53:20   6678s] #Peak memory = 34782.57 (MB)
[06/02 22:53:20   6678s] #Using multithreading with 96 threads.
[06/02 22:53:20   6678s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:20   6678s] ### Time Record (Detail Routing) is installed.
[06/02 22:53:20   6678s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:20   6678s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:21   6678s] ### Time Record (Data Preparation) is installed.
[06/02 22:53:21   6678s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:21   6678s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:53:21   6678s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[06/02 22:53:21   6678s] #
[06/02 22:53:21   6678s] #Start Detail Routing..
[06/02 22:53:21   6678s] #start initial detail routing ...
[06/02 22:53:21   6679s] ### Design has 0 dirty nets
[06/02 22:53:21   6679s] # ECO: 0.00% of the total area was rechecked for DRC, and 100.00% required routing.
[06/02 22:53:21   6679s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:53:21   6679s] #   number of violations = 5
[06/02 22:53:21   6679s] #
[06/02 22:53:21   6679s] #  By Layer and Type:
[06/02 22:53:21   6679s] #
[06/02 22:53:21   6679s] #---------+-------+------+-------+-------+
[06/02 22:53:21   6679s] #  -      | MetSpc| Color| EOLCol| Totals|
[06/02 22:53:21   6679s] #---------+-------+------+-------+-------+
[06/02 22:53:21   6679s] #  M1     |      2|     0|      0|      2|
[06/02 22:53:21   6679s] #  M2     |      0|     2|      1|      3|
[06/02 22:53:21   6679s] #  Totals |      2|     2|      1|      5|
[06/02 22:53:21   6679s] #---------+-------+------+-------+-------+
[06/02 22:53:21   6679s] #
[06/02 22:53:21   6679s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31381.44 (MB), peak = 34782.57 (MB)
[06/02 22:53:21   6679s] #start 1st optimization iteration ...
[06/02 22:53:22   6680s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:53:22   6680s] #   number of violations = 1
[06/02 22:53:22   6680s] #
[06/02 22:53:22   6680s] #  By Layer and Type:
[06/02 22:53:22   6680s] #
[06/02 22:53:22   6680s] #---------+----+-------+
[06/02 22:53:22   6680s] #  -      | Enc| Totals|
[06/02 22:53:22   6680s] #---------+----+-------+
[06/02 22:53:22   6680s] #  M1     |   1|      1|
[06/02 22:53:22   6680s] #  Totals |   1|      1|
[06/02 22:53:22   6680s] #---------+----+-------+
[06/02 22:53:22   6680s] #
[06/02 22:53:22   6680s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31381.19 (MB), peak = 34782.57 (MB)
[06/02 22:53:22   6680s] #start 2nd optimization iteration ...
[06/02 22:53:22   6680s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:53:22   6680s] #   number of violations = 0
[06/02 22:53:22   6681s] #cpu time = 00:00:01, elapsed time = 00:00:00, memory = 31381.09 (MB), peak = 34782.57 (MB)
[06/02 22:53:22   6681s] #Complete Detail Routing.
[06/02 22:53:22   6681s] #Total wire length = 245 um.
[06/02 22:53:22   6681s] #Total half perimeter of net bounding box = 295 um.
[06/02 22:53:22   6681s] #Total wire length on LAYER M1 = 1 um.
[06/02 22:53:22   6681s] #Total wire length on LAYER M2 = 3 um.
[06/02 22:53:22   6681s] #Total wire length on LAYER C1 = 69 um.
[06/02 22:53:22   6681s] #Total wire length on LAYER C2 = 79 um.
[06/02 22:53:22   6681s] #Total wire length on LAYER C3 = 77 um.
[06/02 22:53:22   6681s] #Total wire length on LAYER C4 = 6 um.
[06/02 22:53:22   6681s] #Total wire length on LAYER C5 = 12 um.
[06/02 22:53:22   6681s] #Total wire length on LAYER JA = 0 um.
[06/02 22:53:22   6681s] #Total wire length on LAYER QA = 0 um.
[06/02 22:53:22   6681s] #Total wire length on LAYER QB = 0 um.
[06/02 22:53:22   6681s] #Total wire length on LAYER LB = 0 um.
[06/02 22:53:22   6681s] #Total number of vias = 397
[06/02 22:53:22   6681s] #Total number of multi-cut vias = 174 ( 43.8%)
[06/02 22:53:22   6681s] #Total number of single cut vias = 223 ( 56.2%)
[06/02 22:53:22   6681s] #Up-Via Summary (total 397):
[06/02 22:53:22   6681s] #                   single-cut          multi-cut      Total
[06/02 22:53:22   6681s] #-----------------------------------------------------------
[06/02 22:53:22   6681s] # M1                 5 (100.0%)         0 (  0.0%)          5
[06/02 22:53:22   6681s] # M2               103 ( 64.4%)        57 ( 35.6%)        160
[06/02 22:53:22   6681s] # C1                67 ( 46.5%)        77 ( 53.5%)        144
[06/02 22:53:22   6681s] # C2                39 ( 54.9%)        32 ( 45.1%)         71
[06/02 22:53:22   6681s] # C3                 7 ( 58.3%)         5 ( 41.7%)         12
[06/02 22:53:22   6681s] # C4                 2 ( 40.0%)         3 ( 60.0%)          5
[06/02 22:53:22   6681s] #-----------------------------------------------------------
[06/02 22:53:22   6681s] #                  223 ( 56.2%)       174 ( 43.8%)        397 
[06/02 22:53:22   6681s] #
[06/02 22:53:22   6681s] #Total number of DRC violations = 0
[06/02 22:53:23   6681s] ### Time Record (Detail Routing) is uninstalled.
[06/02 22:53:23   6681s] #Cpu time = 00:00:03
[06/02 22:53:23   6681s] #Elapsed time = 00:00:02
[06/02 22:53:23   6681s] #Increased memory = -0.53 (MB)
[06/02 22:53:23   6681s] #Total memory = 31380.62 (MB)
[06/02 22:53:23   6681s] #Peak memory = 34782.57 (MB)
[06/02 22:53:23   6681s] ### Time Record (Antenna Fixing) is installed.
[06/02 22:53:23   6681s] #
[06/02 22:53:23   6681s] #start routing for process antenna violation fix ...
[06/02 22:53:23   6681s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:23   6681s] ### Time Record (Data Preparation) is installed.
[06/02 22:53:23   6681s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:23   6681s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:53:23   6681s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[06/02 22:53:23   6682s] #WARNING (EMS-27) Message (NRIF-95) has exceeded the current message display limit of 20.
[06/02 22:53:23   6682s] #To increase the message display limit, refer to the product command reference manual.
[06/02 22:53:23   6682s] #cpu time = 00:00:01, elapsed time = 00:00:01, memory = 31380.81 (MB), peak = 34782.57 (MB)
[06/02 22:53:23   6682s] #
[06/02 22:53:23   6682s] #Total wire length = 245 um.
[06/02 22:53:23   6682s] #Total half perimeter of net bounding box = 295 um.
[06/02 22:53:23   6682s] #Total wire length on LAYER M1 = 1 um.
[06/02 22:53:23   6682s] #Total wire length on LAYER M2 = 3 um.
[06/02 22:53:23   6682s] #Total wire length on LAYER C1 = 69 um.
[06/02 22:53:23   6682s] #Total wire length on LAYER C2 = 79 um.
[06/02 22:53:23   6682s] #Total wire length on LAYER C3 = 77 um.
[06/02 22:53:23   6682s] #Total wire length on LAYER C4 = 6 um.
[06/02 22:53:23   6682s] #Total wire length on LAYER C5 = 12 um.
[06/02 22:53:23   6682s] #Total wire length on LAYER JA = 0 um.
[06/02 22:53:23   6682s] #Total wire length on LAYER QA = 0 um.
[06/02 22:53:23   6682s] #Total wire length on LAYER QB = 0 um.
[06/02 22:53:23   6682s] #Total wire length on LAYER LB = 0 um.
[06/02 22:53:23   6682s] #Total number of vias = 397
[06/02 22:53:23   6682s] #Total number of multi-cut vias = 174 ( 43.8%)
[06/02 22:53:23   6682s] #Total number of single cut vias = 223 ( 56.2%)
[06/02 22:53:23   6682s] #Up-Via Summary (total 397):
[06/02 22:53:23   6682s] #                   single-cut          multi-cut      Total
[06/02 22:53:23   6682s] #-----------------------------------------------------------
[06/02 22:53:23   6682s] # M1                 5 (100.0%)         0 (  0.0%)          5
[06/02 22:53:23   6682s] # M2               103 ( 64.4%)        57 ( 35.6%)        160
[06/02 22:53:23   6682s] # C1                67 ( 46.5%)        77 ( 53.5%)        144
[06/02 22:53:23   6682s] # C2                39 ( 54.9%)        32 ( 45.1%)         71
[06/02 22:53:23   6682s] # C3                 7 ( 58.3%)         5 ( 41.7%)         12
[06/02 22:53:23   6682s] # C4                 2 ( 40.0%)         3 ( 60.0%)          5
[06/02 22:53:23   6682s] #-----------------------------------------------------------
[06/02 22:53:23   6682s] #                  223 ( 56.2%)       174 ( 43.8%)        397 
[06/02 22:53:23   6682s] #
[06/02 22:53:23   6682s] #Total number of DRC violations = 0
[06/02 22:53:23   6682s] #Total number of process antenna violations = 0
[06/02 22:53:23   6682s] #Total number of net violated process antenna rule = 0
[06/02 22:53:23   6682s] #
[06/02 22:53:23   6682s] #
[06/02 22:53:24   6682s] #Total wire length = 245 um.
[06/02 22:53:24   6682s] #Total half perimeter of net bounding box = 295 um.
[06/02 22:53:24   6682s] #Total wire length on LAYER M1 = 1 um.
[06/02 22:53:24   6682s] #Total wire length on LAYER M2 = 3 um.
[06/02 22:53:24   6682s] #Total wire length on LAYER C1 = 69 um.
[06/02 22:53:24   6682s] #Total wire length on LAYER C2 = 79 um.
[06/02 22:53:24   6682s] #Total wire length on LAYER C3 = 77 um.
[06/02 22:53:24   6682s] #Total wire length on LAYER C4 = 6 um.
[06/02 22:53:24   6682s] #Total wire length on LAYER C5 = 12 um.
[06/02 22:53:24   6682s] #Total wire length on LAYER JA = 0 um.
[06/02 22:53:24   6682s] #Total wire length on LAYER QA = 0 um.
[06/02 22:53:24   6682s] #Total wire length on LAYER QB = 0 um.
[06/02 22:53:24   6682s] #Total wire length on LAYER LB = 0 um.
[06/02 22:53:24   6682s] #Total number of vias = 397
[06/02 22:53:24   6682s] #Total number of multi-cut vias = 174 ( 43.8%)
[06/02 22:53:24   6682s] #Total number of single cut vias = 223 ( 56.2%)
[06/02 22:53:24   6682s] #Up-Via Summary (total 397):
[06/02 22:53:24   6682s] #                   single-cut          multi-cut      Total
[06/02 22:53:24   6682s] #-----------------------------------------------------------
[06/02 22:53:24   6682s] # M1                 5 (100.0%)         0 (  0.0%)          5
[06/02 22:53:24   6682s] # M2               103 ( 64.4%)        57 ( 35.6%)        160
[06/02 22:53:24   6682s] # C1                67 ( 46.5%)        77 ( 53.5%)        144
[06/02 22:53:24   6682s] # C2                39 ( 54.9%)        32 ( 45.1%)         71
[06/02 22:53:24   6682s] # C3                 7 ( 58.3%)         5 ( 41.7%)         12
[06/02 22:53:24   6682s] # C4                 2 ( 40.0%)         3 ( 60.0%)          5
[06/02 22:53:24   6682s] #-----------------------------------------------------------
[06/02 22:53:24   6682s] #                  223 ( 56.2%)       174 ( 43.8%)        397 
[06/02 22:53:24   6682s] #
[06/02 22:53:24   6682s] #Total number of DRC violations = 0
[06/02 22:53:24   6682s] #Total number of process antenna violations = 0
[06/02 22:53:24   6682s] #Total number of net violated process antenna rule = 0
[06/02 22:53:24   6682s] #
[06/02 22:53:24   6682s] ### Gcell dirty-map stats: routing = 100.00%
[06/02 22:53:24   6682s] ### Time Record (Antenna Fixing) is uninstalled.
[06/02 22:53:24   6683s] ### Time Record (Data Preparation) is installed.
[06/02 22:53:24   6683s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:53:24   6683s] ### Time Record (Post Route Wire Spreading) is installed.
[06/02 22:53:24   6683s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[06/02 22:53:24   6683s] #
[06/02 22:53:24   6683s] #Start Post Route wire spreading..
[06/02 22:53:24   6683s] ### Time Record (Data Preparation) is installed.
[06/02 22:53:24   6683s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:53:24   6683s] #
[06/02 22:53:24   6683s] #Start data preparation for wire spreading...
[06/02 22:53:24   6683s] #
[06/02 22:53:24   6683s] #Data preparation is done on Mon Jun  2 22:53:24 2025
[06/02 22:53:24   6683s] #
[06/02 22:53:24   6683s] ### track-assign engine-init starts on Mon Jun  2 22:53:24 2025 with memory = 31421.57 (MB), peak = 34782.57 (MB)
[06/02 22:53:24   6684s] ### track-assign engine-init cpu:00:00:00, real:00:00:00, mem:30.6 GB, peak:34.0 GB --1.39 [96]--
[06/02 22:53:24   6684s] #
[06/02 22:53:24   6684s] #Start Post Route Wire Spread.
[06/02 22:53:25   6685s] #Done with 1 horizontal wires in 1 hboxes and 0 vertical wires in 1 hboxes.
[06/02 22:53:25   6685s] #Complete Post Route Wire Spread.
[06/02 22:53:25   6685s] #
[06/02 22:53:25   6685s] #Total wire length = 245 um.
[06/02 22:53:25   6685s] #Total half perimeter of net bounding box = 295 um.
[06/02 22:53:25   6685s] #Total wire length on LAYER M1 = 1 um.
[06/02 22:53:25   6685s] #Total wire length on LAYER M2 = 3 um.
[06/02 22:53:25   6685s] #Total wire length on LAYER C1 = 69 um.
[06/02 22:53:25   6685s] #Total wire length on LAYER C2 = 79 um.
[06/02 22:53:25   6685s] #Total wire length on LAYER C3 = 77 um.
[06/02 22:53:25   6685s] #Total wire length on LAYER C4 = 6 um.
[06/02 22:53:25   6685s] #Total wire length on LAYER C5 = 12 um.
[06/02 22:53:25   6685s] #Total wire length on LAYER JA = 0 um.
[06/02 22:53:25   6685s] #Total wire length on LAYER QA = 0 um.
[06/02 22:53:25   6685s] #Total wire length on LAYER QB = 0 um.
[06/02 22:53:25   6685s] #Total wire length on LAYER LB = 0 um.
[06/02 22:53:25   6685s] #Total number of vias = 397
[06/02 22:53:25   6685s] #Total number of multi-cut vias = 174 ( 43.8%)
[06/02 22:53:25   6685s] #Total number of single cut vias = 223 ( 56.2%)
[06/02 22:53:25   6685s] #Up-Via Summary (total 397):
[06/02 22:53:25   6685s] #                   single-cut          multi-cut      Total
[06/02 22:53:25   6685s] #-----------------------------------------------------------
[06/02 22:53:25   6685s] # M1                 5 (100.0%)         0 (  0.0%)          5
[06/02 22:53:25   6685s] # M2               103 ( 64.4%)        57 ( 35.6%)        160
[06/02 22:53:25   6685s] # C1                67 ( 46.5%)        77 ( 53.5%)        144
[06/02 22:53:25   6685s] # C2                39 ( 54.9%)        32 ( 45.1%)         71
[06/02 22:53:25   6685s] # C3                 7 ( 58.3%)         5 ( 41.7%)         12
[06/02 22:53:25   6685s] # C4                 2 ( 40.0%)         3 ( 60.0%)          5
[06/02 22:53:25   6685s] #-----------------------------------------------------------
[06/02 22:53:25   6685s] #                  223 ( 56.2%)       174 ( 43.8%)        397 
[06/02 22:53:25   6685s] #
[06/02 22:53:25   6685s] #   number of violations = 0
[06/02 22:53:25   6685s] #cpu time = 00:00:02, elapsed time = 00:00:01, memory = 31382.39 (MB), peak = 34782.57 (MB)
[06/02 22:53:25   6685s] #CELL_VIEW adder,init has no DRC violation.
[06/02 22:53:25   6685s] #Total number of DRC violations = 0
[06/02 22:53:25   6685s] #Total number of process antenna violations = 0
[06/02 22:53:25   6685s] #Total number of net violated process antenna rule = 0
[06/02 22:53:25   6685s] #Post Route wire spread is done.
[06/02 22:53:25   6685s] ### Time Record (Post Route Wire Spreading) is uninstalled.
[06/02 22:53:25   6685s] #Total wire length = 245 um.
[06/02 22:53:25   6685s] #Total half perimeter of net bounding box = 295 um.
[06/02 22:53:25   6685s] #Total wire length on LAYER M1 = 1 um.
[06/02 22:53:25   6685s] #Total wire length on LAYER M2 = 3 um.
[06/02 22:53:25   6685s] #Total wire length on LAYER C1 = 69 um.
[06/02 22:53:25   6685s] #Total wire length on LAYER C2 = 79 um.
[06/02 22:53:25   6685s] #Total wire length on LAYER C3 = 77 um.
[06/02 22:53:25   6685s] #Total wire length on LAYER C4 = 6 um.
[06/02 22:53:25   6685s] #Total wire length on LAYER C5 = 12 um.
[06/02 22:53:25   6685s] #Total wire length on LAYER JA = 0 um.
[06/02 22:53:25   6685s] #Total wire length on LAYER QA = 0 um.
[06/02 22:53:25   6685s] #Total wire length on LAYER QB = 0 um.
[06/02 22:53:25   6685s] #Total wire length on LAYER LB = 0 um.
[06/02 22:53:25   6685s] #Total number of vias = 397
[06/02 22:53:25   6685s] #Total number of multi-cut vias = 174 ( 43.8%)
[06/02 22:53:25   6685s] #Total number of single cut vias = 223 ( 56.2%)
[06/02 22:53:25   6685s] #Up-Via Summary (total 397):
[06/02 22:53:25   6685s] #                   single-cut          multi-cut      Total
[06/02 22:53:25   6685s] #-----------------------------------------------------------
[06/02 22:53:25   6685s] # M1                 5 (100.0%)         0 (  0.0%)          5
[06/02 22:53:25   6685s] # M2               103 ( 64.4%)        57 ( 35.6%)        160
[06/02 22:53:25   6685s] # C1                67 ( 46.5%)        77 ( 53.5%)        144
[06/02 22:53:25   6685s] # C2                39 ( 54.9%)        32 ( 45.1%)         71
[06/02 22:53:25   6685s] # C3                 7 ( 58.3%)         5 ( 41.7%)         12
[06/02 22:53:25   6685s] # C4                 2 ( 40.0%)         3 ( 60.0%)          5
[06/02 22:53:25   6685s] #-----------------------------------------------------------
[06/02 22:53:25   6685s] #                  223 ( 56.2%)       174 ( 43.8%)        397 
[06/02 22:53:25   6685s] #
[06/02 22:53:26   6685s] #detailRoute Statistics:
[06/02 22:53:26   6685s] #Cpu time = 00:00:07
[06/02 22:53:26   6685s] #Elapsed time = 00:00:05
[06/02 22:53:26   6685s] #Increased memory = 1.22 (MB)
[06/02 22:53:26   6685s] #Total memory = 31382.37 (MB)
[06/02 22:53:26   6685s] #Peak memory = 34782.57 (MB)
[06/02 22:53:26   6685s] ### global_detail_route design signature (550): route=109366144 flt_obj=0 vio=1905142130 shield_wire=1
[06/02 22:53:26   6685s] ### Time Record (DB Export) is installed.
[06/02 22:53:26   6686s] ### export design design signature (551): route=109366144 fixed_route=1809188821 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=169648690 dirty_area=0 del_dirty_area=0 cell=2131165296 placement=1224891609 pin_access=855435665 inst_pattern=1397653501 inst_orient=1013545763 via=1681576828 routing_via=1401398896 timing=1809188821 sns=1809188821
[06/02 22:53:26   6686s] ### Time Record (DB Export) is uninstalled.
[06/02 22:53:26   6686s] ### Time Record (Post Callback) is installed.
[06/02 22:53:26   6686s] ### Time Record (Post Callback) is uninstalled.
[06/02 22:53:26   6686s] #
[06/02 22:53:26   6686s] #globalDetailRoute statistics:
[06/02 22:53:26   6686s] #Cpu time = 00:00:18
[06/02 22:53:26   6686s] #Elapsed time = 00:00:11
[06/02 22:53:26   6686s] #Increased memory = 76.03 (MB)
[06/02 22:53:26   6686s] #Total memory = 31377.27 (MB)
[06/02 22:53:26   6686s] #Peak memory = 34782.57 (MB)
[06/02 22:53:26   6686s] #Number of warnings = 44
[06/02 22:53:26   6686s] #Total number of warnings = 412
[06/02 22:53:26   6686s] #Number of fails = 0
[06/02 22:53:26   6686s] #Total number of fails = 0
[06/02 22:53:26   6686s] #Complete globalDetailRoute on Mon Jun  2 22:53:26 2025
[06/02 22:53:26   6686s] #
[06/02 22:53:26   6686s] ### import design signature (552): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=855435665 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[06/02 22:53:26   6686s] ### Time Record (globalDetailRoute) is uninstalled.
[06/02 22:53:27   6687s] #% End globalDetailRoute (date=06/02 22:53:26, total cpu=0:00:18.7, real=0:00:12.0, peak res=31305.5M, current mem=31305.5M)
[06/02 22:53:27   6687s] ### Time Record (ecoRoute) is uninstalled.
[06/02 22:53:27   6687s] #
[06/02 22:53:27   6687s] #  Scalability Statistics
[06/02 22:53:27   6687s] #
[06/02 22:53:27   6687s] #----------------------------+---------+-------------+------------+
[06/02 22:53:27   6687s] #  ecoRoute                  | cpu time| elapsed time| scalability|
[06/02 22:53:27   6687s] #----------------------------+---------+-------------+------------+
[06/02 22:53:27   6687s] #  Pre Callback              | 00:00:00|     00:00:00|         1.0|
[06/02 22:53:27   6687s] #  Post Callback             | 00:00:00|     00:00:00|         1.0|
[06/02 22:53:27   6687s] #  Timing Data Generation    | 00:00:00|     00:00:00|         1.0|
[06/02 22:53:27   6687s] #  DB Import                 | 00:00:01|     00:00:01|         1.0|
[06/02 22:53:27   6687s] #  DB Export                 | 00:00:01|     00:00:00|         1.0|
[06/02 22:53:27   6687s] #  Cell Pin Access           | 00:00:00|     00:00:00|         1.0|
[06/02 22:53:27   6687s] #  Instance Pin Access       | 00:00:00|     00:00:00|         1.0|
[06/02 22:53:27   6687s] #  Data Preparation          | 00:00:03|     00:00:03|         1.2|
[06/02 22:53:27   6687s] #  Global Routing            | 00:00:04|     00:00:01|         3.3|
[06/02 22:53:27   6687s] #  Track Assignment          | 00:00:01|     00:00:01|         1.4|
[06/02 22:53:27   6687s] #  Detail Routing            | 00:00:03|     00:00:02|         1.4|
[06/02 22:53:27   6687s] #  Antenna Fixing            | 00:00:01|     00:00:01|         1.0|
[06/02 22:53:27   6687s] #  Post Route Wire Spreading | 00:00:02|     00:00:01|         1.5|
[06/02 22:53:27   6687s] #  Entire Command            | 00:00:19|     00:00:13|         1.5|
[06/02 22:53:27   6687s] #----------------------------+---------+-------------+------------+
[06/02 22:53:27   6687s] #
[06/02 22:53:27   6687s] <CMD> ecoRoute -fix_drc
[06/02 22:53:27   6687s] ### Time Record (ecoRoute) is installed.
[06/02 22:53:27   6687s] **INFO: User settings:
[06/02 22:53:27   6687s] setNanoRouteMode -route_detail_antenna_factor                                             1
[06/02 22:53:27   6687s] setNanoRouteMode -route_detail_end_iteration                                              50
[06/02 22:53:27   6687s] setNanoRouteMode -route_detail_fix_antenna                                                true
[06/02 22:53:27   6687s] setNanoRouteMode -route_detail_post_route_spread_wire                                     true
[06/02 22:53:27   6687s] setNanoRouteMode -route_detail_search_and_repair                                          true
[06/02 22:53:27   6687s] setNanoRouteMode -drouteStartIteration                                                    0
[06/02 22:53:27   6687s] setNanoRouteMode -route_detail_use_lef_pin_taper_rule                                     true
[06/02 22:53:27   6687s] setNanoRouteMode -route_detail_use_multi_cut_via_effort                                   medium
[06/02 22:53:27   6687s] setNanoRouteMode -extract_design_signature                                                45517256
[06/02 22:53:27   6687s] setNanoRouteMode -extract_rc_model_file                                                   rc_model.bin
[06/02 22:53:27   6687s] setNanoRouteMode -route_extract_third_party_compatible                                    false
[06/02 22:53:27   6687s] setNanoRouteMode -route_global_exp_minimize_detour                                        false
[06/02 22:53:27   6687s] setNanoRouteMode -route_global_exp_timing_driven_std_delay                                6.1
[06/02 22:53:27   6687s] setNanoRouteMode -route_global_exp_timing_driven_use_tif_timing_engine_for_import_design  false
[06/02 22:53:27   6687s] setNanoRouteMode -route_exp_design_mode_bottom_routing_layer                              1
[06/02 22:53:27   6687s] setNanoRouteMode -route_antenna_diode_insertion                                           true
[06/02 22:53:27   6687s] setNanoRouteMode -route_si_effort                                                         high
[06/02 22:53:27   6687s] setNanoRouteMode -route_with_si_driven                                                    true
[06/02 22:53:27   6687s] setNanoRouteMode -route_with_si_post_route_fix                                            false
[06/02 22:53:27   6687s] setNanoRouteMode -route_with_timing_driven                                                true
[06/02 22:53:27   6687s] setDesignMode -bottomRoutingLayer                                                         M1
[06/02 22:53:27   6687s] setDesignMode -congEffort                                                                 high
[06/02 22:53:27   6687s] setDesignMode -flowEffort                                                                 extreme
[06/02 22:53:27   6687s] setDesignMode -powerEffort                                                                high
[06/02 22:53:27   6687s] setDesignMode -process                                                                    22
[06/02 22:53:27   6687s] setDesignMode -propagateActivity                                                          true
[06/02 22:53:27   6687s] 
[06/02 22:53:27   6687s] #% Begin detailRoute (date=06/02 22:53:27, mem=31305.5M)
[06/02 22:53:27   6687s] 
[06/02 22:53:27   6687s] detailRoute -fix_drc
[06/02 22:53:27   6687s] 
[06/02 22:53:27   6687s] #Start detailRoute on Mon Jun  2 22:53:27 2025
[06/02 22:53:27   6687s] #
[06/02 22:53:27   6687s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[06/02 22:53:27   6687s] #WARNING (NRIF-78) The option route_with_eco combined with route_with_timing_driven is not recommended due to possible high memory usage, increased run-time, and increased routing pattern pertubations. Please use with caution.
[06/02 22:53:27   6687s] ### Time Record (detailRoute) is installed.
[06/02 22:53:27   6688s] ### Time Record (Pre Callback) is installed.
[06/02 22:53:27   6688s] eee: RC Grid memory freed = 1188 (3 X 3 X 11 X 12b)
[06/02 22:53:27   6688s] ### Time Record (Pre Callback) is uninstalled.
[06/02 22:53:27   6688s] ### Time Record (DB Import) is installed.
[06/02 22:53:27   6688s] ### Time Record (Timing Data Generation) is installed.
[06/02 22:53:27   6688s] ### Time Record (Timing Data Generation) is uninstalled.
[06/02 22:53:27   6688s] eee: RC Grid memory allocated = 1188 (3 X 3 X 11 X 12b)
[06/02 22:53:27   6688s] eee: pegSigSF=1.070000
[06/02 22:53:27   6688s] Initializing multi-corner resistance tables ...
[06/02 22:53:27   6688s] eee: Grid unit RC data computation started
[06/02 22:53:27   6688s] eee: Grid unit RC data computation completed
[06/02 22:53:27   6688s] eee: l=1 avDens=0.005204 usedTrk=0.969074 availTrk=186.206897 sigTrk=0.969074
[06/02 22:53:27   6688s] eee: l=2 avDens=0.003200 usedTrk=0.864074 availTrk=270.000000 sigTrk=0.864074
[06/02 22:53:27   6688s] eee: l=3 avDens=0.052867 usedTrk=12.687963 availTrk=240.000000 sigTrk=12.687963
[06/02 22:53:27   6688s] eee: l=4 avDens=0.060867 usedTrk=14.608148 availTrk=240.000000 sigTrk=14.608148
[06/02 22:53:27   6688s] eee: l=5 avDens=0.059236 usedTrk=14.216666 availTrk=240.000000 sigTrk=14.216666
[06/02 22:53:27   6688s] eee: l=6 avDens=0.006296 usedTrk=1.133333 availTrk=180.000000 sigTrk=1.133333
[06/02 22:53:27   6688s] eee: l=7 avDens=0.012130 usedTrk=2.183333 availTrk=180.000000 sigTrk=2.183333
[06/02 22:53:27   6688s] eee: l=8 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:53:27   6688s] eee: l=9 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:53:27   6688s] eee: l=10 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:53:27   6688s] eee: l=11 avDens=0.000000 usedTrk=0.000000 availTrk=0.000000 sigTrk=0.000000
[06/02 22:53:27   6688s] eee: LAM-FP: thresh=1 ; dimX=126.150000 ; dimY=124.000000 ; multX=1.000000 ; multY=1.000000 ; minP=80 ; fpMult=1.000000 ;
[06/02 22:53:27   6688s] eee: LAM: n=32 LLS=2-3 HLS=3-5 rDens=0.000000 uaWl=1.000000 uaWlH=0.687500 aWlH=0.000000 lMod=0 pMax=0.925500 pMod=77 pModAss=50 wcR=0.664000 crit=0.000000 siPrev=0 newSi=0.001600 wHLS=1.660000 viaL=0.000000 shortMod=0.000000 fModUnas=0.000000 fModAs=0.000000 pDens=0.500000 
[06/02 22:53:27   6688s] eee: NetCapCache creation started. (Current Mem: 43872.688M) 
[06/02 22:53:27   6688s] eee: NetCapCache completed. (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  Curr Mem: 43872.688M) 
[06/02 22:53:27   6688s] eee: dbu = 1000, Design = [ll(0.000000, 0.000000) ur(10.092000, 9.920000)], Layers = [f(11) b(0)], Grid size = 5.400000 um, Grid Dim = (2 X 2)
[06/02 22:53:27   6688s] eee: Metal Layers Info:
[06/02 22:53:27   6688s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:53:27   6688s] eee: |   Layer  |  Id |    W    |    S    |    P    |   uC   |   uR   | D | T | wS |
[06/02 22:53:27   6688s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:53:27   6688s] eee: |       M1 |   1 |   0.040 |   0.040 |   0.116 |  0.159 |  14.77 | V | 0 |  1 |
[06/02 22:53:27   6688s] eee: |       M2 |   2 |   0.040 |   0.040 |   0.080 |  0.174 |  20.55 | H | 0 |  1 |
[06/02 22:53:27   6688s] eee: |       C1 |   3 |   0.044 |   0.046 |   0.090 |  0.185 |  12.71 | V | 0 |  1 |
[06/02 22:53:27   6688s] eee: |       C2 |   4 |   0.044 |   0.046 |   0.090 |  0.184 |  12.75 | H | 0 |  1 |
[06/02 22:53:27   6688s] eee: |       C3 |   5 |   0.044 |   0.046 |   0.090 |  0.184 |  12.71 | V | 0 |  1 |
[06/02 22:53:27   6688s] eee: |       C4 |   6 |   0.044 |   0.046 |   0.090 |  0.185 |  12.70 | H | 0 |  1 |
[06/02 22:53:27   6688s] eee: |       C5 |   7 |   0.044 |   0.046 |   0.090 |  0.194 |  12.75 | V | 0 |  1 |
[06/02 22:53:27   6688s] eee: |       JA |   8 |   0.450 |   0.450 |   0.900 |  0.371 |   0.03 | H | 0 |  1 |
[06/02 22:53:27   6688s] eee: |       QA |   9 |   1.200 |   1.200 |   2.400 |  0.385 |   0.01 | V | 0 |  1 |
[06/02 22:53:27   6688s] eee: |       QB |  10 |   1.200 |   1.200 |   2.400 |  0.372 |   0.01 | H | 0 |  1 |
[06/02 22:53:27   6688s] eee: |       LB |  11 |   1.800 |   1.800 |   3.600 |  0.366 |   0.01 | V | 0 |  1 |
[06/02 22:53:27   6688s] eee: +----------+-----+---------+---------+---------+--------+--------+---+---+----+
[06/02 22:53:27   6688s] eee: uC/uR for corner rc_slow, min-width/min-spacing, 30 perc over/under densities.
[06/02 22:53:27   6688s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:27   6688s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:27   6688s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:27   6688s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:27   6688s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:27   6688s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:27   6688s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:27   6688s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:27   6688s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:27   6688s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:27   6688s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:27   6688s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:27   6688s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:27   6688s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:27   6688s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:27   6688s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:27   6688s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:27   6688s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:27   6688s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:27   6688s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:27   6688s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[06/02 22:53:27   6688s] #To increase the message display limit, refer to the product command reference manual.
[06/02 22:53:27   6688s] ### Net info: total nets: 100
[06/02 22:53:27   6688s] ### Net info: dirty nets: 0
[06/02 22:53:27   6688s] ### Net info: marked as disconnected nets: 0
[06/02 22:53:27   6688s] ### Net info: fully routed nets: 96
[06/02 22:53:27   6688s] ### Net info: trivial (< 2 pins) nets: 4
[06/02 22:53:27   6688s] ### Net info: unrouted nets: 0
[06/02 22:53:27   6688s] ### Net info: re-extraction nets: 0
[06/02 22:53:27   6688s] ### Net info: ignored nets: 0
[06/02 22:53:27   6688s] ### Net info: skip routing nets: 0
[06/02 22:53:28   6688s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:28   6688s] ### import design signature (553): route=1065320682 fixed_route=1809188821 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=764161303 dirty_area=0 del_dirty_area=0 cell=2131165296 placement=1224891609 pin_access=855435665 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1809188821 sns=1809188821
[06/02 22:53:28   6688s] ### Time Record (DB Import) is uninstalled.
[06/02 22:53:28   6688s] #NanoRoute Version 23.10-p003_1 NR240109-1512/23_10-UB
[06/02 22:53:28   6688s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:28   6688s] #WARNING (NRDR-122) Fix drc only. Post-routing optimization cannot be done.
[06/02 22:53:28   6688s] #WARNING (NRDB-942) Reset route_exp_with_eco_for_shielding to false because there is no existing shielding wire.
[06/02 22:53:28   6688s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:28   6688s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:28   6688s] #Using multithreading with 96 threads.
[06/02 22:53:28   6688s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:28   6688s] ### Time Record (Data Preparation) is installed.
[06/02 22:53:28   6688s] #Start routing data preparation on Mon Jun  2 22:53:28 2025
[06/02 22:53:28   6688s] #
[06/02 22:53:28   6688s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:28   6688s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:28   6689s] ### Time Record (Cell Pin Access) is installed.
[06/02 22:53:28   6689s] #Initial pin access analysis.
[06/02 22:53:28   6689s] #Detail pin access analysis.
[06/02 22:53:29   6689s] ### Time Record (Cell Pin Access) is uninstalled.
[06/02 22:53:29   6689s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[06/02 22:53:29   6689s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[06/02 22:53:29   6689s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:53:29   6689s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:53:29   6689s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:53:29   6689s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:53:29   6689s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:53:29   6689s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[06/02 22:53:29   6689s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[06/02 22:53:29   6689s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[06/02 22:53:29   6689s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[06/02 22:53:29   6689s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[06/02 22:53:29   6689s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[06/02 22:53:29   6689s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[06/02 22:53:29   6689s] #pin_access_rlayer=3(C1)
[06/02 22:53:29   6689s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[06/02 22:53:29   6689s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[06/02 22:53:29   6689s] #enable_dpt_layer_shield=F
[06/02 22:53:29   6689s] #has_line_end_grid=F
[06/02 22:53:29   6689s] #Processed 0/0 dirty instances, 0/0 dirty terms, 0/0 dirty fterms, 0/0 dirty pgterms, 0/0 misc dirty regions(0 insts marked dirty, reset pre-exisiting dirty flag on 0 insts, 0 nets marked need extraction)
[06/02 22:53:29   6689s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31381.72 (MB), peak = 34782.57 (MB)
[06/02 22:53:29   6689s] #Regenerating Ggrids automatically.
[06/02 22:53:29   6689s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[06/02 22:53:29   6689s] #Using automatically generated G-grids.
[06/02 22:53:30   6691s] #Done routing data preparation.
[06/02 22:53:30   6691s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 31386.12 (MB), peak = 34782.57 (MB)
[06/02 22:53:30   6691s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:53:30   6691s] ### Time Record (Detail Routing) is installed.
[06/02 22:53:30   6691s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:30   6691s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:30   6691s] ### Time Record (Data Preparation) is installed.
[06/02 22:53:31   6691s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:31   6691s] ### Time Record (Data Preparation) is uninstalled.
[06/02 22:53:31   6691s] #Start instance access analysis using 32 threads...
[06/02 22:53:31   6691s] #Set layer M1 to be advanced pin access layer.
[06/02 22:53:31   6691s] ### Time Record (Instance Pin Access) is installed.
[06/02 22:53:31   6692s] #0 instance pins are hard to access
[06/02 22:53:31   6692s] #Instance access analysis statistics:
[06/02 22:53:31   6692s] #Cpu time = 00:00:00
[06/02 22:53:31   6692s] #Elapsed time = 00:00:00
[06/02 22:53:31   6692s] #Increased memory = 0.00 (MB)
[06/02 22:53:31   6692s] #Total memory = 31386.12 (MB)
[06/02 22:53:31   6692s] #Peak memory = 34782.57 (MB)
[06/02 22:53:31   6692s] ### Time Record (Instance Pin Access) is uninstalled.
[06/02 22:53:31   6692s] ### drc_pitch = 21000 (10.50000 um) drc_range = 12900 ( 6.45000 um) route_pitch = 19800 ( 9.90000 um) patch_pitch = 9068 ( 4.53400 um) top_route_layer = 11 top_pin_layer = 11
[06/02 22:53:31   6692s] #
[06/02 22:53:31   6692s] #Start Detail Routing..
[06/02 22:53:31   6692s] #start initial detail routing ...
[06/02 22:53:31   6692s] ### Design has 0 dirty nets, has valid drcs
[06/02 22:53:31   6692s] ### Gcell dirty-map stats: routing = 0.00%
[06/02 22:53:31   6692s] #   number of violations = 0
[06/02 22:53:31   6692s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31386.49 (MB), peak = 34782.57 (MB)
[06/02 22:53:31   6692s] #Complete Detail Routing.
[06/02 22:53:31   6692s] #Total wire length = 245 um.
[06/02 22:53:31   6692s] #Total half perimeter of net bounding box = 295 um.
[06/02 22:53:31   6692s] #Total wire length on LAYER M1 = 1 um.
[06/02 22:53:31   6692s] #Total wire length on LAYER M2 = 3 um.
[06/02 22:53:31   6692s] #Total wire length on LAYER C1 = 69 um.
[06/02 22:53:31   6692s] #Total wire length on LAYER C2 = 79 um.
[06/02 22:53:31   6692s] #Total wire length on LAYER C3 = 77 um.
[06/02 22:53:31   6692s] #Total wire length on LAYER C4 = 6 um.
[06/02 22:53:31   6692s] #Total wire length on LAYER C5 = 12 um.
[06/02 22:53:31   6692s] #Total wire length on LAYER JA = 0 um.
[06/02 22:53:31   6692s] #Total wire length on LAYER QA = 0 um.
[06/02 22:53:31   6692s] #Total wire length on LAYER QB = 0 um.
[06/02 22:53:31   6692s] #Total wire length on LAYER LB = 0 um.
[06/02 22:53:31   6692s] #Total number of vias = 397
[06/02 22:53:31   6692s] #Total number of multi-cut vias = 174 ( 43.8%)
[06/02 22:53:31   6692s] #Total number of single cut vias = 223 ( 56.2%)
[06/02 22:53:31   6692s] #Up-Via Summary (total 397):
[06/02 22:53:31   6692s] #                   single-cut          multi-cut      Total
[06/02 22:53:31   6692s] #-----------------------------------------------------------
[06/02 22:53:31   6692s] # M1                 5 (100.0%)         0 (  0.0%)          5
[06/02 22:53:31   6692s] # M2               103 ( 64.4%)        57 ( 35.6%)        160
[06/02 22:53:31   6692s] # C1                67 ( 46.5%)        77 ( 53.5%)        144
[06/02 22:53:31   6692s] # C2                39 ( 54.9%)        32 ( 45.1%)         71
[06/02 22:53:31   6692s] # C3                 7 ( 58.3%)         5 ( 41.7%)         12
[06/02 22:53:31   6692s] # C4                 2 ( 40.0%)         3 ( 60.0%)          5
[06/02 22:53:31   6692s] #-----------------------------------------------------------
[06/02 22:53:31   6692s] #                  223 ( 56.2%)       174 ( 43.8%)        397 
[06/02 22:53:31   6692s] #
[06/02 22:53:31   6692s] #Total number of DRC violations = 0
[06/02 22:53:31   6693s] ### Time Record (Detail Routing) is uninstalled.
[06/02 22:53:31   6693s] #Cpu time = 00:00:04
[06/02 22:53:31   6693s] #Elapsed time = 00:00:03
[06/02 22:53:31   6693s] #Increased memory = 9.06 (MB)
[06/02 22:53:31   6693s] #Total memory = 31386.12 (MB)
[06/02 22:53:31   6693s] #Peak memory = 34782.57 (MB)
[06/02 22:53:32   6693s] ### detail_route design signature (558): route=1354657020 flt_obj=0 vio=1905142130 shield_wire=1
[06/02 22:53:32   6693s] ### Time Record (DB Export) is installed.
[06/02 22:53:32   6693s] ### export design design signature (559): route=1354657020 fixed_route=1809188821 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1321952707 dirty_area=0 del_dirty_area=0 cell=2131165296 placement=1224891609 pin_access=855435665 inst_pattern=1397653501 inst_orient=1013545763 via=1681576828 routing_via=1401398896 timing=1809188821 sns=1809188821
[06/02 22:53:32   6693s] ### Time Record (DB Export) is uninstalled.
[06/02 22:53:32   6693s] ### Time Record (Post Callback) is installed.
[06/02 22:53:32   6693s] ### Time Record (Post Callback) is uninstalled.
[06/02 22:53:32   6693s] #
[06/02 22:53:32   6693s] #detailRoute statistics:
[06/02 22:53:32   6693s] #Cpu time = 00:00:06
[06/02 22:53:32   6693s] #Elapsed time = 00:00:05
[06/02 22:53:32   6693s] #Increased memory = 75.57 (MB)
[06/02 22:53:32   6693s] #Total memory = 31381.05 (MB)
[06/02 22:53:32   6693s] #Peak memory = 34782.57 (MB)
[06/02 22:53:32   6693s] #Number of warnings = 35
[06/02 22:53:32   6693s] #Total number of warnings = 448
[06/02 22:53:32   6693s] #Number of fails = 0
[06/02 22:53:32   6693s] #Total number of fails = 0
[06/02 22:53:32   6693s] #Complete detailRoute on Mon Jun  2 22:53:32 2025
[06/02 22:53:32   6693s] #
[06/02 22:53:32   6693s] ### import design signature (560): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=855435665 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[06/02 22:53:32   6693s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:32   6693s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:32   6693s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:32   6693s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:32   6693s] ### Time Record (detailRoute) is uninstalled.
[06/02 22:53:33   6694s] #% End detailRoute (date=06/02 22:53:32, total cpu=0:00:06.7, real=0:00:06.0, peak res=31386.1M, current mem=31309.9M)
[06/02 22:53:33   6694s] ### Time Record (ecoRoute) is uninstalled.
[06/02 22:53:33   6694s] #
[06/02 22:53:33   6694s] #  Scalability Statistics
[06/02 22:53:33   6694s] #
[06/02 22:53:33   6694s] #-------------------------+---------+-------------+------------+
[06/02 22:53:33   6694s] #  ecoRoute               | cpu time| elapsed time| scalability|
[06/02 22:53:33   6694s] #-------------------------+---------+-------------+------------+
[06/02 22:53:33   6694s] #  Pre Callback           | 00:00:00|     00:00:00|         1.0|
[06/02 22:53:33   6694s] #  Post Callback          | 00:00:00|     00:00:00|         1.0|
[06/02 22:53:33   6694s] #  Timing Data Generation | 00:00:00|     00:00:00|         1.0|
[06/02 22:53:33   6694s] #  DB Import              | 00:00:01|     00:00:01|         1.0|
[06/02 22:53:33   6694s] #  DB Export              | 00:00:00|     00:00:00|         1.0|
[06/02 22:53:33   6694s] #  Cell Pin Access        | 00:00:00|     00:00:00|         1.0|
[06/02 22:53:33   6694s] #  Instance Pin Access    | 00:00:00|     00:00:00|         1.0|
[06/02 22:53:33   6694s] #  Data Preparation       | 00:00:03|     00:00:02|         1.2|
[06/02 22:53:33   6694s] #  Detail Routing         | 00:00:01|     00:00:01|         1.0|
[06/02 22:53:33   6694s] #  Entire Command         | 00:00:07|     00:00:06|         1.2|
[06/02 22:53:33   6694s] #-------------------------+---------+-------------+------------+
[06/02 22:53:33   6694s] #
[06/02 22:53:33   6694s] invalid command name "verify_connectvity"
[06/02 22:53:33   6694s] <CMD> verify_drc
[06/02 22:53:33   6694s] #-check_same_via_cell true               # bool, default=false, user setting
[06/02 22:53:33   6694s]  *** Starting Verify DRC (MEM: 42342.9) ***
[06/02 22:53:33   6694s] 
[06/02 22:53:33   6694s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:33   6694s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:33   6694s]   VERIFY DRC ...... Starting Verification
[06/02 22:53:33   6694s]   VERIFY DRC ...... Initializing
[06/02 22:53:33   6694s]   VERIFY DRC ...... Deleting Existing Violations
[06/02 22:53:33   6694s]   VERIFY DRC ...... Creating Sub-Areas
[06/02 22:53:33   6694s]  VERIFY_DRC: checking all layers except LB to LB ...
[06/02 22:53:33   6694s] **WARN: (IMPVFG-1198):	The number of CPUs requested 96 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[06/02 22:53:33   6694s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[06/02 22:53:33   6694s]   VERIFY DRC ...... Using new threading
[06/02 22:53:33   6694s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 10.092 9.920} 1 of 1
[06/02 22:53:33   6694s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[06/02 22:53:33   6694s]  VERIFY_DRC: checking layers from LB to LB ...
[06/02 22:53:33   6694s] **WARN: (IMPVFG-1198):	The number of CPUs requested 96 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[06/02 22:53:33   6694s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[06/02 22:53:33   6694s]   VERIFY DRC ...... Using new threading
[06/02 22:53:33   6694s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 10.092 9.920} 1 of 1
[06/02 22:53:33   6694s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[06/02 22:53:33   6694s] 
[06/02 22:53:33   6694s]   Verification Complete : 0 Viols.
[06/02 22:53:33   6694s] 
[06/02 22:53:33   6694s]  *** End Verify DRC (CPU TIME: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***
[06/02 22:53:33   6694s] 
[06/02 22:53:34   6694s] <CMD> reportCongestion -overflow
[06/02 22:53:34   6694s] Usage: (0.0%H 0.0%V) = (0.000e+00um 0.000e+00um) = (0 0)
[06/02 22:53:34   6694s] Overflow: 0 = 0 (0.00% H) + 0 (0.00% V)
[06/02 22:53:34   6694s] 
[06/02 22:53:34   6694s] Congestion distribution:
[06/02 22:53:34   6694s] 
[06/02 22:53:34   6694s] Remain	cntH		cntV
[06/02 22:53:34   6694s] --------------------------------------
[06/02 22:53:34   6694s] --------------------------------------
[06/02 22:53:34   6694s]   5:	81	100.00%	81	100.00%
[06/02 22:53:34   6694s] <CMD> timeDesign -postRoute -prefix postRoute_setup -outDir timingReports
[06/02 22:53:34   6694s] *** timeDesign #7 [begin] () : totSession cpu/real = 1:51:35.9/0:59:25.1 (1.9), mem = 44135.0M
[06/02 22:53:34   6694s] 
[06/02 22:53:34   6694s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[06/02 22:53:34   6694s]  Reset EOS DB
[06/02 22:53:34   6694s] Ignoring AAE DB Resetting ...
[06/02 22:53:34   6694s] tQuantus: Need to rerun tQuantus because the top cell's isRCExtracted() is false.
[06/02 22:53:34   6695s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:34   6695s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC59_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:34   6695s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:34   6695s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC58_carry is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:34   6695s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:34   6695s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC57_intadd_0_n3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:34   6695s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:34   6695s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC56_sum_3 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:34   6695s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:34   6695s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC55_intadd_0_n6 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:34   6695s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:34   6695s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC54_b_0 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:34   6695s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:34   6695s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC53_a_1 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:34   6695s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:34   6695s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC52_a_7 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:34   6695s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:34   6695s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC51_a_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:34   6695s] #WARNING (NRIG-34) Power/Ground pin VPW_N of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:34   6695s] #WARNING (NRIG-34) Power/Ground pin VNW_P of instance FE_PHC50_b_2 is not connected to any power/ground net. Use command globalNetConnect to connect the power/ground pin to a power/ground net.
[06/02 22:53:34   6695s] #WARNING (EMS-27) Message (NRIG-34) has exceeded the current message display limit of 20.
[06/02 22:53:34   6695s] #To increase the message display limit, refer to the product command reference manual.
[06/02 22:53:34   6695s] ### Net info: total nets: 100
[06/02 22:53:34   6695s] ### Net info: dirty nets: 0
[06/02 22:53:34   6695s] ### Net info: marked as disconnected nets: 0
[06/02 22:53:34   6695s] ### Net info: fully routed nets: 96
[06/02 22:53:34   6695s] ### Net info: trivial (< 2 pins) nets: 4
[06/02 22:53:34   6695s] ### Net info: unrouted nets: 0
[06/02 22:53:34   6695s] ### Net info: re-extraction nets: 0
[06/02 22:53:34   6695s] ### Net info: ignored nets: 0
[06/02 22:53:34   6695s] ### Net info: skip routing nets: 0
[06/02 22:53:34   6695s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:34   6695s] ### import design signature (561): route=894338216 fixed_route=894338216 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=764161303 dirty_area=0 del_dirty_area=0 cell=2131165296 placement=1224891609 pin_access=855435665 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1809188821 sns=1809188821
[06/02 22:53:34   6695s] #Extract in post route mode
[06/02 22:53:34   6695s] #Finish check_net_pin_list step Enter extract_rc_in_nr_cmd
[06/02 22:53:34   6695s] #Fast data preparation for tQuantus.
[06/02 22:53:34   6695s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:34   6695s] #Start routing data preparation on Mon Jun  2 22:53:34 2025
[06/02 22:53:34   6695s] #
[06/02 22:53:34   6695s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:34   6695s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:34   6695s] # M1           V   Track-Pitch = 0.11600    Line-2-Via Pitch = 0.08000
[06/02 22:53:34   6695s] # M2           H   Track-Pitch = 0.08000    Line-2-Via Pitch = 0.08000
[06/02 22:53:34   6695s] # C1           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:53:34   6695s] # C2           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:53:34   6695s] # C3           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:53:34   6695s] # C4           H   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:53:34   6695s] # C5           V   Track-Pitch = 0.09000    Line-2-Via Pitch = 0.09000
[06/02 22:53:34   6695s] # JA           H   Track-Pitch = 0.90000    Line-2-Via Pitch = 0.90000
[06/02 22:53:34   6695s] # QA           V   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[06/02 22:53:34   6695s] # QB           H   Track-Pitch = 2.40000    Line-2-Via Pitch = 2.40000
[06/02 22:53:34   6695s] # LB           V   Track-Pitch = 3.60000    Line-2-Via Pitch = 4.05000
[06/02 22:53:34   6695s] #WARNING (NRAG-44) Track pitch is too small compared with line-2-via pitch.
[06/02 22:53:34   6695s] #Regenerating Ggrids automatically.
[06/02 22:53:34   6695s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[06/02 22:53:34   6695s] #Using automatically generated G-grids.
[06/02 22:53:34   6695s] #Done routing data preparation.
[06/02 22:53:34   6695s] #cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31381.98 (MB), peak = 34782.57 (MB)
[06/02 22:53:34   6695s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:34   6695s] #Start routing data preparation on Mon Jun  2 22:53:34 2025
[06/02 22:53:34   6695s] #
[06/02 22:53:35   6696s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:35   6696s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:35   6696s] #Bottom routing layer index=1(M1), bottom routing layer for shielding=3(C1), bottom shield layer=3(C1)
[06/02 22:53:35   6696s] #shield_bottom_stripe_layer=3(C1), shield_top_stripe_layer=11(LB)
[06/02 22:53:35   6696s] #pin_access_rlayer=3(C1)
[06/02 22:53:35   6696s] #shield_top_dpt_rlayer=2 top_rlayer=11 top_trim_metal_rlayer=-1 rlayer_lowest=3 bottom_rlayer=1
[06/02 22:53:35   6696s] #enable_trim_layer_shield=F enable_dpt_layer_shield=F has_line_end_grid=F
[06/02 22:53:35   6696s] #enable_dpt_layer_shield=F
[06/02 22:53:35   6696s] #has_line_end_grid=F
[06/02 22:53:35   6696s] #Regenerating Ggrids automatically.
[06/02 22:53:35   6696s] #Auto generating G-grids with size=15 tracks, using layer C1's pitch = 0.09000.
[06/02 22:53:35   6696s] #Using automatically generated G-grids.
[06/02 22:53:36   6697s] #Done routing data preparation.
[06/02 22:53:36   6697s] #cpu time = 00:00:02, elapsed time = 00:00:02, memory = 31390.11 (MB), peak = 34782.57 (MB)
[06/02 22:53:36   6697s] #
[06/02 22:53:36   6697s] #Start tQuantus RC extraction...
[06/02 22:53:36   6697s] #Start building rc corner(s)...
[06/02 22:53:36   6697s] #Number of RC Corner = 2
[06/02 22:53:36   6697s] #Corner rc_fast /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 (real) 
[06/02 22:53:36   6697s] #Corner rc_slow /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 (real) 
[06/02 22:53:39   6698s] #(i=11, n=11 2000)
[06/02 22:53:39   6698s] #M1 -> M1 (1)
[06/02 22:53:39   6698s] #M2 -> M2 (2)
[06/02 22:53:39   6698s] #C1 -> C1 (3)
[06/02 22:53:39   6698s] #C2 -> C2 (4)
[06/02 22:53:39   6698s] #C3 -> C3 (5)
[06/02 22:53:39   6698s] #C4 -> C4 (6)
[06/02 22:53:39   6698s] #C5 -> C5 (7)
[06/02 22:53:39   6698s] #JA -> JA (8)
[06/02 22:53:39   6698s] #QA -> QA (9)
[06/02 22:53:39   6698s] #QB -> QB (10)
[06/02 22:53:39   6698s] #LB -> LB (11)
[06/02 22:53:44   6701s] #SADV-On
[06/02 22:53:44   6701s] # Corner(s) : 
[06/02 22:53:44   6701s] #rc_fast [25.00] 
[06/02 22:53:44   6701s] #rc_slow [25.00]
[06/02 22:53:46   6702s] # Corner id: 0
[06/02 22:53:46   6702s] # Layout Scale: 1.000000
[06/02 22:53:46   6702s] # Has Metal Fill model: yes
[06/02 22:53:46   6702s] # Temperature was set
[06/02 22:53:46   6702s] # Temperature : 25.000000
[06/02 22:53:46   6702s] # Ref. Temp   : 25.000000
[06/02 22:53:46   6702s] # Corner id: 1
[06/02 22:53:46   6702s] # Layout Scale: 1.000000
[06/02 22:53:46   6702s] # Has Metal Fill model: yes
[06/02 22:53:46   6702s] # Temperature was set
[06/02 22:53:46   6702s] # Temperature : 25.000000
[06/02 22:53:46   6702s] # Ref. Temp   : 25.000000
[06/02 22:53:46   6702s] #total pattern=286 [22, 2124]
[06/02 22:53:46   6702s] #Reading previously stored rc_model file ( rc_model.bin ) ...
[06/02 22:53:46   6702s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile
[06/02 22:53:46   6702s] #found CAPMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile
[06/02 22:53:46   6702s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmin/qrcTechFile 25.000000 
[06/02 22:53:46   6702s] #found RESMODEL /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PEX/QRC/10M_2Mx_5Cx_1Jx_2Qx_LBthick/FuncRCmax/qrcTechFile 25.000000 
[06/02 22:53:46   6702s] #CCE Version read = IQuantus/TQuantus 22.1.1-s215
[06/02 22:53:46   6702s] #number model r/c [2,2] [22,2124] read
[06/02 22:53:50   6704s] #0 rcmodel(s) requires rebuild
[06/02 22:53:50   6704s] #Build RC corners: cpu time = 00:00:07, elapsed time = 00:00:14, memory = 31396.40 (MB), peak = 34782.57 (MB)
[06/02 22:53:50   6704s] #Finish check_net_pin_list step Enter extract
[06/02 22:53:50   6704s] #Start init net ripin tree building
[06/02 22:53:50   6704s] #Finish init net ripin tree building
[06/02 22:53:50   6704s] #Cpu time = 00:00:00
[06/02 22:53:50   6704s] #Elapsed time = 00:00:00
[06/02 22:53:50   6704s] #Increased memory = 0.00 (MB)
[06/02 22:53:50   6704s] #Total memory = 31396.40 (MB)
[06/02 22:53:50   6704s] #Peak memory = 34782.57 (MB)
[06/02 22:53:50   6704s] #Using multithreading with 96 threads.
[06/02 22:53:50   6704s] #begin processing metal fill model file
[06/02 22:53:50   6704s] #end processing metal fill model file
[06/02 22:53:50   6705s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:50   6705s] #Length limit = 200 pitches
[06/02 22:53:50   6705s] #opt mode = 2
[06/02 22:53:50   6705s] #Finish check_net_pin_list step Fix net pin list
[06/02 22:53:50   6705s] #Start generate extraction boxes.
[06/02 22:53:50   6705s] #
[06/02 22:53:50   6705s] #Extract using 30 x 30 Hboxes
[06/02 22:53:50   6705s] #2x2 initial hboxes
[06/02 22:53:50   6705s] #Use area based hbox pruning.
[06/02 22:53:50   6705s] #0/0 hboxes pruned.
[06/02 22:53:50   6705s] #Complete generating extraction boxes.
[06/02 22:53:50   6705s] #Start step Extraction
[06/02 22:53:50   6705s] #Extract 1 hboxes with 96 threads on machine with  Xeon 2.70GHz 16384KB Cache 96CPU...
[06/02 22:53:50   6705s] #Process 0 special clock nets for rc extraction
[06/02 22:53:51   6705s] #Total 96 nets were built. 0 nodes added to break long wires. 0 net(s) have incomplete routes.
[06/02 22:53:51   6705s] #Run Statistics for Extraction:
[06/02 22:53:51   6705s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/02 22:53:51   6705s] #   Increased memory =     1.01 (MB), total memory = 31397.24 (MB), peak memory = 34782.57 (MB)
[06/02 22:53:51   6705s] #Register nets and terms for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_HwC6Kf.rcdb.d
[06/02 22:53:51   6706s] #Finish registering nets and terms for rcdb.
[06/02 22:53:51   6706s] #Simplify RC tree: cpu time = 00:00:00, elapsed time = 00:00:00, memory = 31401.37 (MB), peak = 34782.57 (MB)
[06/02 22:53:51   6706s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:51   6706s] #RC Statistics: 182 Res, 83 Ground Cap, 19 XCap (Edge to Edge)
[06/02 22:53:51   6706s] #RC V/H edge ratio: 0.19, Avg V/H Edge Length: 900.16 (75), Avg L-Edge Length: 4600.00 (62)
[06/02 22:53:51   6706s] #Nets and terms are pre-registered for rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_HwC6Kf.rcdb.d.
[06/02 22:53:51   6706s] #Start writing RC data.
[06/02 22:53:52   6707s] #Finish writing RC data
[06/02 22:53:52   6707s] #Finish writing rcdb with 278 nodes, 182 edges, and 38 xcaps
[06/02 22:53:52   6707s] #cpu time = 00:00:00, elapsed time = 00:00:01, memory = 31398.29 (MB), peak = 34782.57 (MB)
[06/02 22:53:52   6707s] Restoring parasitic data from file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_HwC6Kf.rcdb.d' ...
[06/02 22:53:52   6707s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_HwC6Kf.rcdb.d' for reading (mem: 43892.617M)
[06/02 22:53:52   6707s] Reading RCDB with compressed RC data.
[06/02 22:53:52   6707s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_HwC6Kf.rcdb.d' for content verification (mem: 43892.617M)
[06/02 22:53:52   6707s] Reading RCDB with compressed RC data.
[06/02 22:53:52   6707s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_HwC6Kf.rcdb.d': 0 access done (mem: 43892.617M)
[06/02 22:53:52   6707s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_HwC6Kf.rcdb.d': 0 access done (mem: 43892.617M)
[06/02 22:53:53   6707s] Begin read_parasitics... (cpu: 0:00:00.0 real: 0:00:00.0 mem: 43892.617M)
[06/02 22:53:53   6707s] Following multi-corner parasitics specified:
[06/02 22:53:53   6707s] 	/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_HwC6Kf.rcdb.d (rcdb)
[06/02 22:53:53   6707s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_HwC6Kf.rcdb.d' for reading (mem: 43892.617M)
[06/02 22:53:53   6707s] Reading RCDB with compressed RC data.
[06/02 22:53:53   6707s] 		Cell adder has rcdb /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_HwC6Kf.rcdb.d specified
[06/02 22:53:53   6707s] Cell adder, hinst 
[06/02 22:53:53   6707s] processing rcdb (/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_HwC6Kf.rcdb.d) for hinst (top) of cell (adder);
[06/02 22:53:54   6708s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/nr2876_HwC6Kf.rcdb.d': 0 access done (mem: 43892.617M)
[06/02 22:53:54   6708s] Lumped Parasitic Loading Started (total cpu=0:00:00.0, real=0:00:00.0, current mem=43892.617M)
[06/02 22:53:54   6708s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_d7qND8.rcdb.d/adder.rcdb.d' for reading (mem: 43892.617M)
[06/02 22:53:54   6708s] Reading RCDB with compressed RC data.
[06/02 22:53:55   6709s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_d7qND8.rcdb.d/adder.rcdb.d': 0 access done (mem: 43892.617M)
[06/02 22:53:55   6709s] Lumped Parasitic Loading Completed (total cpu=0:00:00.8, real=0:00:01.0, current mem=43892.617M)
[06/02 22:53:55   6709s] Done read_parasitics... (cpu: 0:00:01.3 real: 0:00:02.0 mem: 43892.617M)
[06/02 22:53:55   6709s] #
[06/02 22:53:55   6709s] #Restore RCDB.
[06/02 22:53:55   6709s] #
[06/02 22:53:55   6709s] #Complete tQuantus RC extraction.
[06/02 22:53:55   6709s] #Cpu time = 00:00:11
[06/02 22:53:55   6709s] #Elapsed time = 00:00:18
[06/02 22:53:55   6709s] #Increased memory = 8.02 (MB)
[06/02 22:53:55   6709s] #Total memory = 31398.13 (MB)
[06/02 22:53:55   6709s] #Peak memory = 34782.57 (MB)
[06/02 22:53:55   6709s] #
[06/02 22:53:55   6709s] #0 inserted nodes are removed
[06/02 22:53:55   6709s] #Restored 0 tie nets, 0 tie snets, 0 partial nets
[06/02 22:53:55   6709s] ### export design design signature (563): route=1964878976 fixed_route=1964878976 flt_obj=0 vio=1905142130 swire=282492057 shield_wire=1 net_attr=1430704232 dirty_area=0 del_dirty_area=0 cell=2131165296 placement=1224891609 pin_access=855435665 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1809188821 sns=1809188821
[06/02 22:53:55   6709s] ### import design signature (564): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=855435665 inst_pattern=1 inst_orient=1 via=1681576828 routing_via=1401398896 timing=1 sns=1
[06/02 22:53:55   6709s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:55   6709s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:55   6709s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:55   6709s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:53:55   6710s] #Start Design Signature (0)
[06/02 22:53:55   6710s] #Finish Inst Signature in MT(5985927)
[06/02 22:53:55   6710s] #Finish Net Signature in MT(67390481)
[06/02 22:53:55   6710s] #Finish SNet Signature in MT (84483792)
[06/02 22:53:55   6710s] #Run time and memory report for RC extraction:
[06/02 22:53:55   6710s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[06/02 22:53:55   6710s] #Run Statistics for snet signature:
[06/02 22:53:55   6710s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.39/96, scale score = 0.01.
[06/02 22:53:55   6710s] #    Increased memory =    -0.05 (MB), total memory = 31320.10 (MB), peak memory = 34782.57 (MB)
[06/02 22:53:55   6710s] #Run Statistics for Net Final Signature:
[06/02 22:53:55   6710s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/02 22:53:55   6710s] #   Increased memory =     0.00 (MB), total memory = 31320.19 (MB), peak memory = 34782.57 (MB)
[06/02 22:53:55   6710s] #Run Statistics for Net launch:
[06/02 22:53:55   6710s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.55/96, scale score = 0.02.
[06/02 22:53:55   6710s] #    Increased memory =     0.00 (MB), total memory = 31320.19 (MB), peak memory = 34782.57 (MB)
[06/02 22:53:55   6710s] #Run Statistics for Net init_dbsNet_slist:
[06/02 22:53:55   6710s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/02 22:53:55   6710s] #   Increased memory =     0.00 (MB), total memory = 31320.19 (MB), peak memory = 34782.57 (MB)
[06/02 22:53:55   6710s] #Run Statistics for net signature:
[06/02 22:53:55   6710s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.52/96, scale score = 0.02.
[06/02 22:53:55   6710s] #    Increased memory =    -0.05 (MB), total memory = 31320.14 (MB), peak memory = 34782.57 (MB)
[06/02 22:53:55   6710s] #Run Statistics for inst signature:
[06/02 22:53:55   6710s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.29/96, scale score = 0.01.
[06/02 22:53:55   6710s] #    Increased memory =   -71.16 (MB), total memory = 31320.19 (MB), peak memory = 34782.57 (MB)
[06/02 22:53:55   6710s] Starting delay calculation for Setup views
[06/02 22:53:57   6711s] AAE_INFO: opIsDesignInPostRouteState() is 1
[06/02 22:53:57   6711s] AAE_INFO: resetNetProps viewIdx 0 
[06/02 22:53:57   6711s] Starting SI iteration 1 using Infinite Timing Windows
[06/02 22:54:06   6713s] #################################################################################
[06/02 22:54:06   6713s] # Design Stage: PostRoute
[06/02 22:54:06   6713s] # Design Name: adder
[06/02 22:54:06   6713s] # Design Mode: 22nm
[06/02 22:54:06   6713s] # Analysis Mode: MMMC OCV 
[06/02 22:54:06   6713s] # Parasitics Mode: SPEF/RCDB 
[06/02 22:54:06   6713s] # Signoff Settings: SI On 
[06/02 22:54:06   6713s] #################################################################################
[06/02 22:54:08   6715s] Topological Sorting (REAL = 0:00:00.0, MEM = 42512.2M, InitMEM = 42512.2M)
[06/02 22:54:09   6717s] Setting infinite Tws ...
[06/02 22:54:09   6717s] First Iteration Infinite Tw... 
[06/02 22:54:09   6717s] Calculate early delays in OCV mode...
[06/02 22:54:09   6717s] Calculate late delays in OCV mode...
[06/02 22:54:09   6717s] Start delay calculation (fullDC) (96 T). (MEM=30904.9)
[06/02 22:54:09   6717s] *** Calculating scaling factor for lib_slow libraries using the default operating condition of each library.
[06/02 22:54:09   6717s] End AAE Lib Interpolated Model. (MEM=42523.9 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:54:09   6717s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_d7qND8.rcdb.d/adder.rcdb.d' for reading (mem: 42523.859M)
[06/02 22:54:09   6717s] Reading RCDB with compressed RC data.
[06/02 22:54:09   6717s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 42523.9M)
[06/02 22:54:09   6717s] AAE_INFO: 96 threads acquired from CTE.
[06/02 22:54:11   6723s] Total number of fetched objects 96
[06/02 22:54:11   6723s] AAE_INFO-618: Total number of nets in the design is 100,  100.0 percent of the nets selected for SI analysis
[06/02 22:54:11   6723s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/02 22:54:11   6723s] End delay calculation. (MEM=30928.2 CPU=0:00:01.6 REAL=0:00:01.0)
[06/02 22:54:11   6723s] End delay calculation (fullDC). (MEM=30928.2 CPU=0:00:06.6 REAL=0:00:02.0)
[06/02 22:54:11   6723s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/.AAE_DjIfGi/.AAE_2876/waveform.data...
[06/02 22:54:11   6723s] *** CDM Built up (cpu=0:00:09.9  real=0:00:05.0  mem= 47588.6M) ***
[06/02 22:54:12   6725s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47588.6M)
[06/02 22:54:12   6725s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/02 22:54:12   6725s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47588.6M)
[06/02 22:54:12   6725s] Starting SI iteration 2
[06/02 22:54:12   6726s] Calculate early delays in OCV mode...
[06/02 22:54:12   6726s] Calculate late delays in OCV mode...
[06/02 22:54:12   6726s] Start delay calculation (fullDC) (96 T). (MEM=30876.2)
[06/02 22:54:12   6726s] End AAE Lib Interpolated Model. (MEM=42492.7 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:54:13   6726s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Skipped = 0. 
[06/02 22:54:13   6726s] Glitch Analysis: View view_slow_mission -- Total Number of Nets Analyzed = 96. 
[06/02 22:54:13   6726s] Total number of fetched objects 96
[06/02 22:54:13   6726s] AAE_INFO-618: Total number of nets in the design is 100,  2.0 percent of the nets selected for SI analysis
[06/02 22:54:13   6726s] End delay calculation. (MEM=30888.8 CPU=0:00:00.7 REAL=0:00:01.0)
[06/02 22:54:13   6726s] End delay calculation (fullDC). (MEM=30888.8 CPU=0:00:00.7 REAL=0:00:01.0)
[06/02 22:54:13   6726s] *** CDM Built up (cpu=0:00:00.8  real=0:00:01.0  mem= 47274.6M) ***
[06/02 22:54:14   6728s] *** Done Building Timing Graph (cpu=0:00:17.9 real=0:00:19.0 totSessionCpu=1:52:09 mem=47272.6M)
[06/02 22:54:14   6728s] OPERPROF: Starting SiteArray-Init at level 1, MEM:42487.6M, EPOCH TIME: 1748919254.531088
[06/02 22:54:14   6728s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:54:14   6728s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:54:14   6728s] 
[06/02 22:54:14   6728s] 
[06/02 22:54:14   6728s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:54:14   6728s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.560, REAL:0.315, MEM:42487.6M, EPOCH TIME: 1748919254.845684
[06/02 22:54:14   6728s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:54:14   6728s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:54:18   6732s] ** INFO: Initializing Glitch Interface
[06/02 22:54:19   6732s] ** INFO: Initializing Glitch Interface
[06/02 22:54:21   6732s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 view_slow_mission 

+--------------------+---------+---------+
|     Setup mode     |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| 99.068  | 99.068  |
|           TNS (ns):|  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      0 (0)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |      0 (0)       |     0      |      0 (0)       |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Density: 78.373%
------------------------------------------------------------------

[06/02 22:54:21   6732s] Reported timing to dir timingReports
[06/02 22:54:21   6732s] Total CPU time: 37.98 sec
[06/02 22:54:21   6732s] Total Real time: 47.0 sec
[06/02 22:54:21   6732s] Total Memory Usage: 42521.59375 Mbytes
[06/02 22:54:21   6732s] Reset AAE Options
[06/02 22:54:21   6732s] Info: pop threads available for lower-level modules during optimization.
[06/02 22:54:21   6732s] *** timeDesign #7 [finish] () : cpu/real = 0:00:38.0/0:00:47.6 (0.8), totSession cpu/real = 1:52:13.9/1:00:12.8 (1.9), mem = 42521.6M
[06/02 22:54:21   6732s] 
[06/02 22:54:21   6732s] =============================================================================================
[06/02 22:54:21   6732s]  Final TAT Report : timeDesign #7                                               23.10-p003_1
[06/02 22:54:21   6732s] =============================================================================================
[06/02 22:54:21   6732s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:54:21   6732s] ---------------------------------------------------------------------------------------------
[06/02 22:54:21   6732s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:54:21   6732s] [ OptSummaryReport       ]      1   0:00:00.4  (   0.8 % )     0:00:07.1 /  0:00:04.7    0.7
[06/02 22:54:21   6732s] [ DrvReport              ]      1   0:00:03.1  (   6.6 % )     0:00:03.1 /  0:00:00.3    0.1
[06/02 22:54:21   6732s] [ ExtractRC              ]      1   0:00:21.8  (  45.8 % )     0:00:21.8 /  0:00:15.3    0.7
[06/02 22:54:21   6732s] [ UpdateTimingGraph      ]      2   0:00:12.5  (  26.3 % )     0:00:21.7 /  0:00:21.4    1.0
[06/02 22:54:21   6732s] [ FullDelayCalc          ]      2   0:00:04.9  (  10.4 % )     0:00:04.9 /  0:00:10.7    2.2
[06/02 22:54:21   6732s] [ TimingUpdate           ]      2   0:00:04.2  (   8.9 % )     0:00:04.2 /  0:00:04.7    1.1
[06/02 22:54:21   6732s] [ TimingReport           ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    1.6
[06/02 22:54:21   6732s] [ GenerateReports        ]      1   0:00:00.1  (   0.1 % )     0:00:00.1 /  0:00:00.1    0.8
[06/02 22:54:21   6732s] [ MISC                   ]          0:00:00.4  (   0.9 % )     0:00:00.4 /  0:00:00.1    0.3
[06/02 22:54:21   6732s] ---------------------------------------------------------------------------------------------
[06/02 22:54:21   6732s]  timeDesign #7 TOTAL                0:00:47.6  ( 100.0 % )     0:00:47.6 /  0:00:38.0    0.8
[06/02 22:54:21   6732s] ---------------------------------------------------------------------------------------------
[06/02 22:54:21   6732s] 
[06/02 22:54:21   6732s] <CMD> timeDesign -postRoute -hold -prefix postRoute_hold -outDir timingReports
[06/02 22:54:21   6732s] *** timeDesign #8 [begin] () : totSession cpu/real = 1:52:13.9/1:00:12.8 (1.9), mem = 42521.6M
[06/02 22:54:21   6732s] 
[06/02 22:54:21   6732s] **INFO: Power effort not set by setOptMode, so setting 'setOptMode -opt_power_effort high', as set by setDesignMode
[06/02 22:54:21   6732s]  Reset EOS DB
[06/02 22:54:21   6732s] Ignoring AAE DB Resetting ...
[06/02 22:54:21   6732s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_d7qND8.rcdb.d/adder.rcdb.d': 96 access done (mem: 42521.594M)
[06/02 22:54:21   6732s] tQuantus: Use design signature to decide re-extraction is ON
[06/02 22:54:21   6732s] #Start Design Signature (0)
[06/02 22:54:21   6733s] #Finish Inst Signature in MT(5985927)
[06/02 22:54:21   6733s] #Finish Net Signature in MT(67390481)
[06/02 22:54:21   6733s] #Finish SNet Signature in MT (84483792)
[06/02 22:54:21   6733s] #Run time and memory report for RC extraction:
[06/02 22:54:21   6733s] #RC extraction running on  Xeon 2.70GHz 16384KB Cache 96CPU.
[06/02 22:54:21   6733s] #Run Statistics for snet signature:
[06/02 22:54:21   6733s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.45/96, scale score = 0.02.
[06/02 22:54:21   6733s] #    Increased memory =     0.00 (MB), total memory = 30881.12 (MB), peak memory = 34782.57 (MB)
[06/02 22:54:21   6733s] #Run Statistics for Net Final Signature:
[06/02 22:54:21   6733s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/02 22:54:21   6733s] #   Increased memory =     0.00 (MB), total memory = 30881.14 (MB), peak memory = 34782.57 (MB)
[06/02 22:54:21   6733s] #Run Statistics for Net launch:
[06/02 22:54:21   6733s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.49/96, scale score = 0.02.
[06/02 22:54:21   6733s] #    Increased memory =     0.02 (MB), total memory = 30881.14 (MB), peak memory = 34782.57 (MB)
[06/02 22:54:21   6733s] #Run Statistics for Net init_dbsNet_slist:
[06/02 22:54:21   6733s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 .
[06/02 22:54:21   6733s] #   Increased memory =     0.00 (MB), total memory = 30881.12 (MB), peak memory = 34782.57 (MB)
[06/02 22:54:21   6733s] #Run Statistics for net signature:
[06/02 22:54:21   6733s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.45/96, scale score = 0.02.
[06/02 22:54:21   6733s] #    Increased memory =     0.00 (MB), total memory = 30881.12 (MB), peak memory = 34782.57 (MB)
[06/02 22:54:21   6733s] #Run Statistics for inst signature:
[06/02 22:54:21   6733s] #   Cpu time = 00:00:00, elapsed time = 00:00:00 , scale factor =  1.51/96, scale score = 0.02.
[06/02 22:54:21   6733s] #    Increased memory =    -0.73 (MB), total memory = 30881.12 (MB), peak memory = 34782.57 (MB)
[06/02 22:54:21   6733s] tQuantus: Original signature = 84483792, new signature = 84483792
[06/02 22:54:21   6733s] tQuantus: Design is clean by design signature
[06/02 22:54:21   6733s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_d7qND8.rcdb.d/adder.rcdb.d' for reading (mem: 42519.602M)
[06/02 22:54:21   6733s] Closing parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_d7qND8.rcdb.d/adder.rcdb.d': 0 access done (mem: 42519.602M)
[06/02 22:54:21   6733s] The design is extracted. Skipping TQuantus.
[06/02 22:54:22   6733s] OPERPROF: Starting SiteArray-Init at level 1, MEM:42454.9M, EPOCH TIME: 1748919262.250331
[06/02 22:54:22   6733s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:54:22   6733s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:54:22   6733s] 
[06/02 22:54:22   6733s] 
[06/02 22:54:22   6733s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:54:22   6733s] OPERPROF: Finished SiteArray-Init at level 1, CPU:0.280, REAL:0.257, MEM:42454.9M, EPOCH TIME: 1748919262.507363
[06/02 22:54:22   6733s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:142).
[06/02 22:54:22   6733s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:54:22   6733s] OPTC: user 20.0
[06/02 22:54:22   6733s] Starting delay calculation for Hold views
[06/02 22:54:23   6734s] AAE_INFO: opIsDesignInPostRouteState() is 1
[06/02 22:54:23   6734s] AAE_INFO: resetNetProps viewIdx 1 
[06/02 22:54:23   6734s] Starting SI iteration 1 using Infinite Timing Windows
[06/02 22:54:31   6736s] #################################################################################
[06/02 22:54:31   6736s] # Design Stage: PostRoute
[06/02 22:54:31   6736s] # Design Name: adder
[06/02 22:54:31   6736s] # Design Mode: 22nm
[06/02 22:54:31   6736s] # Analysis Mode: MMMC OCV 
[06/02 22:54:31   6736s] # Parasitics Mode: SPEF/RCDB 
[06/02 22:54:31   6736s] # Signoff Settings: SI On 
[06/02 22:54:31   6736s] #################################################################################
[06/02 22:54:33   6738s] Topological Sorting (REAL = 0:00:00.0, MEM = 42609.0M, InitMEM = 42609.0M)
[06/02 22:54:33   6739s] Setting infinite Tws ...
[06/02 22:54:33   6739s] First Iteration Infinite Tw... 
[06/02 22:54:33   6739s] Calculate late delays in OCV mode...
[06/02 22:54:33   6739s] Calculate early delays in OCV mode...
[06/02 22:54:33   6739s] Start delay calculation (fullDC) (96 T). (MEM=31042.3)
[06/02 22:54:33   6739s] *** Calculating scaling factor for lib_fast libraries using the default operating condition of each library.
[06/02 22:54:33   6739s] End AAE Lib Interpolated Model. (MEM=42628.1 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:54:34   6739s] Opening parasitic data file '/users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/adder_2876_d7qND8.rcdb.d/adder.rcdb.d' for reading (mem: 42628.102M)
[06/02 22:54:34   6739s] Reading RCDB with compressed RC data.
[06/02 22:54:34   6739s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:01.0  MEM= 42628.1M)
[06/02 22:54:34   6739s] AAE_INFO: 96 threads acquired from CTE.
[06/02 22:54:36   6749s] Total number of fetched objects 96
[06/02 22:54:36   6749s] AAE_INFO-618: Total number of nets in the design is 100,  100.0 percent of the nets selected for SI analysis
[06/02 22:54:36   6749s] End Timing Check Calculation. (CPU Time=0:00:00.1, Real Time=0:00:00.0)
[06/02 22:54:36   6749s] End delay calculation. (MEM=31075.8 CPU=0:00:09.0 REAL=0:00:02.0)
[06/02 22:54:36   6749s] End delay calculation (fullDC). (MEM=31075.8 CPU=0:00:10.0 REAL=0:00:03.0)
[06/02 22:54:36   6749s] Save waveform /users/ssokolovskiy/65GXCVR/6350_Digital_Block/apr/adder/pnr/innovus_temp_2876_bioeebeanie.bioeelocal_ssokolovskiy_fekSzI/.AAE_DjIfGi/.AAE_2876/waveform.data...
[06/02 22:54:36   6749s] *** CDM Built up (cpu=0:00:13.7  real=0:00:05.0  mem= 47731.4M) ***
[06/02 22:54:37   6752s] Loading CTE timing window with TwFlowType 0...(CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47731.4M)
[06/02 22:54:37   6752s] Add other clocks and setupCteToAAEClockMapping during iter 1
[06/02 22:54:37   6752s] Loading CTE timing window is completed (CPU = 0:00:00.0, REAL = 0:00:00.0, MEM = 47731.4M)
[06/02 22:54:37   6752s] Starting SI iteration 2
[06/02 22:54:38   6752s] Calculate late delays in OCV mode...
[06/02 22:54:38   6752s] Calculate early delays in OCV mode...
[06/02 22:54:38   6752s] Start delay calculation (fullDC) (96 T). (MEM=31051.5)
[06/02 22:54:38   6752s] End AAE Lib Interpolated Model. (MEM=42595.5 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[06/02 22:54:38   6752s] RC Database In Completed (CPU Time= 0:00:00.0  Real Time=0:00:00.0  MEM= 42597.5M)
[06/02 22:54:38   6752s] AAE_INFO: 96 threads acquired from CTE.
[06/02 22:54:38   6753s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Skipped = 0. 
[06/02 22:54:38   6753s] Glitch Analysis: View view_fast_mission -- Total Number of Nets Analyzed = 96. 
[06/02 22:54:38   6753s] Total number of fetched objects 96
[06/02 22:54:38   6753s] AAE_INFO-618: Total number of nets in the design is 100,  32.0 percent of the nets selected for SI analysis
[06/02 22:54:38   6753s] End delay calculation. (MEM=31083.9 CPU=0:00:00.8 REAL=0:00:00.0)
[06/02 22:54:38   6753s] End delay calculation (fullDC). (MEM=31083.9 CPU=0:00:00.8 REAL=0:00:00.0)
[06/02 22:54:38   6753s] *** CDM Built up (cpu=0:00:00.9  real=0:00:00.0  mem= 47385.6M) ***
[06/02 22:54:39   6754s] *** Done Building Timing Graph (cpu=0:00:20.9 real=0:00:17.0 totSessionCpu=1:52:36 mem=47383.6M)
[06/02 22:54:39   6754s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 view_fast_mission 

+--------------------+---------+---------+
|     Hold mode      |   all   | default |
+--------------------+---------+---------+
|           WNS (ns):| -0.014  | -0.014  |
|           TNS (ns):| -0.042  | -0.042  |
|    Violating Paths:|    6    |    6    |
|          All Paths:|   10    |   10    |
+--------------------+---------+---------+

Density: 78.373%
------------------------------------------------------------------

[06/02 22:54:39   6754s] Reported timing to dir timingReports
[06/02 22:54:39   6754s] Total CPU time: 22.06 sec
[06/02 22:54:39   6754s] Total Real time: 18.0 sec
[06/02 22:54:39   6755s] Total Memory Usage: 42517.863281 Mbytes
[06/02 22:54:39   6755s] Reset AAE Options
[06/02 22:54:39   6755s] *** timeDesign #8 [finish] () : cpu/real = 0:00:22.1/0:00:18.1 (1.2), totSession cpu/real = 1:52:36.0/1:00:30.8 (1.9), mem = 42517.9M
[06/02 22:54:39   6755s] 
[06/02 22:54:39   6755s] =============================================================================================
[06/02 22:54:39   6755s]  Final TAT Report : timeDesign #8                                               23.10-p003_1
[06/02 22:54:39   6755s] =============================================================================================
[06/02 22:54:39   6755s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[06/02 22:54:39   6755s] ---------------------------------------------------------------------------------------------
[06/02 22:54:39   6755s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[06/02 22:54:39   6755s] [ OptSummaryReport       ]      1   0:00:00.3  (   1.7 % )     0:00:17.3 /  0:00:21.4    1.2
[06/02 22:54:39   6755s] [ ExtractRC              ]      1   0:00:00.2  (   1.3 % )     0:00:00.2 /  0:00:00.3    1.1
[06/02 22:54:39   6755s] [ UpdateTimingGraph      ]      1   0:00:10.6  (  58.7 % )     0:00:16.8 /  0:00:20.9    1.2
[06/02 22:54:39   6755s] [ FullDelayCalc          ]      2   0:00:05.4  (  30.0 % )     0:00:05.4 /  0:00:14.6    2.7
[06/02 22:54:39   6755s] [ TimingUpdate           ]      1   0:00:00.8  (   4.3 % )     0:00:00.8 /  0:00:01.2    1.6
[06/02 22:54:39   6755s] [ TimingReport           ]      1   0:00:00.1  (   0.4 % )     0:00:00.1 /  0:00:00.1    1.7
[06/02 22:54:39   6755s] [ GenerateReports        ]      1   0:00:00.1  (   0.8 % )     0:00:00.1 /  0:00:00.1    0.5
[06/02 22:54:39   6755s] [ MISC                   ]          0:00:00.5  (   2.8 % )     0:00:00.5 /  0:00:00.4    0.8
[06/02 22:54:39   6755s] ---------------------------------------------------------------------------------------------
[06/02 22:54:39   6755s]  timeDesign #8 TOTAL                0:00:18.1  ( 100.0 % )     0:00:18.1 /  0:00:22.1    1.2
[06/02 22:54:39   6755s] ---------------------------------------------------------------------------------------------
[06/02 22:54:39   6755s] 
[06/02 22:54:39   6755s] <CMD> saveDesign postRoute
[06/02 22:54:39   6755s] The in-memory database contained RC information but was not saved. To save 
[06/02 22:54:39   6755s] the RC information, use saveDesign's -rc option. Note: Saving RC information can be quite large, 
[06/02 22:54:39   6755s] so it should only be saved when it is really desired.
[06/02 22:54:40   6755s] #% Begin save design ... (date=06/02 22:54:39, mem=30865.4M)
[06/02 22:54:40   6756s] % Begin Save ccopt configuration ... (date=06/02 22:54:40, mem=30865.4M)
[06/02 22:54:41   6756s] % End Save ccopt configuration ... (date=06/02 22:54:41, total cpu=0:00:00.5, real=0:00:01.0, peak res=30865.4M, current mem=30865.2M)
[06/02 22:54:41   6757s] % Begin Save netlist data ... (date=06/02 22:54:41, mem=30865.2M)
[06/02 22:54:41   6757s] Writing Binary DB to postRoute.dat/vbin/adder.v.bin in multi-threaded mode...
[06/02 22:54:42   6758s] % End Save netlist data ... (date=06/02 22:54:42, total cpu=0:00:01.1, real=0:00:01.0, peak res=30867.4M, current mem=30867.4M)
[06/02 22:54:42   6758s] Saving symbol-table file in separate thread ...
[06/02 22:54:42   6758s] Saving congestion map file in separate thread ...
[06/02 22:54:43   6758s] Saving congestion map file postRoute.dat/adder.route.congmap.gz ...
[06/02 22:54:43   6758s] % Begin Save AAE data ... (date=06/02 22:54:42, mem=30868.0M)
[06/02 22:54:43   6758s] Saving AAE Data ...
[06/02 22:54:44   6759s] % End Save AAE data ... (date=06/02 22:54:43, total cpu=0:00:01.0, real=0:00:01.0, peak res=30868.0M, current mem=30867.2M)
[06/02 22:54:50   6759s] Saving preference file postRoute.dat/gui.pref.tcl ...
[06/02 22:54:52   6760s] Saving mode setting ...
[06/02 22:54:52   6760s] Saving global file ...
[06/02 22:54:52   6760s] *info - save blackBox cells to lef file postRoute.dat/adder.bbox.lef
[06/02 22:54:52   6760s] Saving Drc markers ...
[06/02 22:54:52   6760s] ... No Drc file written since there is no markers found.
[06/02 22:54:53   6760s] Saving special route data file in separate thread ...
[06/02 22:54:53   6760s] Saving PG file in separate thread ...
[06/02 22:54:53   6760s] Saving placement file in separate thread ...
[06/02 22:54:53   6760s] Saving property file in separate thread ...
[06/02 22:54:53   6760s] ** Saving stdCellPlacement_binary (version# 2) ...
[06/02 22:54:53   6760s] TAT_INFO: ::saveSpecialRoute REAL = 0 : CPU = 0 : MEM = 0.
[06/02 22:54:53   6760s] Save Adaptive View Pruning View Names to Binary file
[06/02 22:54:53   6760s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=42596.4M) ***
[06/02 22:54:53   6760s] Saving PG file postRoute.dat/adder.pg.gz, version#2, (Created by Innovus v23.10-p003_1 on Mon Jun  2 22:54:53 2025)
[06/02 22:54:53   6760s] Saving property file postRoute.dat/adder.prop
[06/02 22:54:53   6760s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=42596.4M) ***
[06/02 22:54:53   6760s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=42596.4M) ***
[06/02 22:54:53   6760s] TAT_INFO: ::savePGFile REAL = 0 : CPU = 0 : MEM = 0.
[06/02 22:54:53   6760s] TAT_INFO: ::savePlace REAL = 0 : CPU = 0 : MEM = 0.
[06/02 22:54:53   6760s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=42596.4M) ***
[06/02 22:54:53   6760s] TAT_INFO: ::saveRoute REAL = 0 : CPU = 0 : MEM = 0.
[06/02 22:54:53   6760s] TAT_INFO: ::db::saveAnnotationAndProp REAL = 0 : CPU = 0 : MEM = 0.
[06/02 22:54:54   6760s] #Saving pin access data to file postRoute.dat/adder.apa ...
[06/02 22:54:54   6760s] #
[06/02 22:54:54   6760s] Saving preRoute extracted patterns in file 'postRoute.dat/adder.techData.gz' ...
[06/02 22:54:54   6760s] Saving preRoute extraction data in directory 'postRoute.dat/extraction/' ...
[06/02 22:54:54   6760s] eee: Checksum of RC Grid density data=132
[06/02 22:54:56   6761s] TAT_INFO: ::db::saveSymbolTable REAL = 3 : CPU = 0 : MEM = 0.
[06/02 22:54:56   6761s] TAT_INFO: ::saveCongMap REAL = 3 : CPU = 0 : MEM = 0.
[06/02 22:54:56   6761s] % Begin Save power constraints data ... (date=06/02 22:54:56, mem=30914.3M)
[06/02 22:54:57   6762s] % End Save power constraints data ... (date=06/02 22:54:56, total cpu=0:00:00.5, real=0:00:01.0, peak res=30914.3M, current mem=30914.3M)
[06/02 22:54:59   6762s] Generated self-contained design postRoute.dat
[06/02 22:55:00   6763s] #% End save design ... (date=06/02 22:55:00, total cpu=0:00:07.9, real=0:00:20.0, peak res=30914.3M, current mem=30911.2M)
[06/02 22:55:00   6763s] *** Message Summary: 0 warning(s), 0 error(s)
[06/02 22:55:00   6763s] 
[06/02 22:55:00   6763s] <CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_16 16
[06/02 22:55:00   6763s] <CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_12 12
[06/02 22:55:00   6763s] <CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_8 8
[06/02 22:55:00   6763s] <CMD> addDeCapCellCandidates UDB116SVT24_DCAP_ECOCT_4 4
[06/02 22:55:00   6763s] <CMD> addDeCap -totCap 1000
[06/02 22:55:00   6763s] OPERPROF: Starting DPlace-Init-For-Physical at level 1, MEM:42531.4M, EPOCH TIME: 1748919300.756598
[06/02 22:55:00   6763s] OPERPROF:   Starting DPlace-Init at level 2, MEM:42531.4M, EPOCH TIME: 1748919300.756867
[06/02 22:55:00   6763s] Processing tracks to init pin-track alignment.
[06/02 22:55:00   6763s] z: 1, totalTracks: 1
[06/02 22:55:00   6763s] z: 3, totalTracks: 1
[06/02 22:55:00   6763s] z: 5, totalTracks: 1
[06/02 22:55:00   6763s] z: 7, totalTracks: 1
[06/02 22:55:00   6763s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/02 22:55:00   6763s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/02 22:55:00   6763s] Initializing Route Infrastructure for color support ...
[06/02 22:55:00   6763s] OPERPROF:     Starting Route-Infrastructure-Color-Support-Init at level 3, MEM:42531.4M, EPOCH TIME: 1748919300.757781
[06/02 22:55:00   6763s] OPERPROF:     Finished Route-Infrastructure-Color-Support-Init at level 3, CPU:0.000, REAL:0.006, MEM:42531.4M, EPOCH TIME: 1748919300.763876
[06/02 22:55:00   6763s] Route Infrastructure Initialized for color support successfully.
[06/02 22:55:00   6763s] Cell adder LLGs are deleted
[06/02 22:55:00   6763s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:55:00   6763s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:55:00   6763s] # Building adder llgBox search-tree.
[06/02 22:55:00   6763s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/02 22:55:00   6763s] OPERPROF:     Starting SiteArray-Init at level 3, MEM:42531.4M, EPOCH TIME: 1748919300.782401
[06/02 22:55:00   6763s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:55:00   6763s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:55:00   6763s] OPERPROF:       Starting SiteArray-Init-FPlan at level 4, MEM:42531.4M, EPOCH TIME: 1748919300.783328
[06/02 22:55:00   6763s] Max number of tech site patterns supported in site array is 256.
[06/02 22:55:00   6763s] Core basic site is GF22_DST
[06/02 22:55:01   6765s] After signature check, allow fast init is false, keep pre-filter is true.
[06/02 22:55:01   6765s] After signature check and other controls, allow fast init is false, keep pre-filter is true.
[06/02 22:55:01   6765s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/02 22:55:01   6765s] SiteArray: use 20,480 bytes
[06/02 22:55:01   6765s] SiteArray: current memory after site array memory allocation 42531.4M
[06/02 22:55:01   6765s] SiteArray: FP blocked sites are writable
[06/02 22:55:01   6765s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/02 22:55:01   6765s] OPERPROF:         Starting Routing-Blockage-From-Wire-Via-StBox at level 5, MEM:42531.4M, EPOCH TIME: 1748919301.251422
[06/02 22:55:01   6767s] Process 939 wires and vias for routing blockage analysis
[06/02 22:55:01   6767s] OPERPROF:         Finished Routing-Blockage-From-Wire-Via-StBox at level 5, CPU:1.940, REAL:0.284, MEM:42531.4M, EPOCH TIME: 1748919301.535777
[06/02 22:55:01   6767s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/02 22:55:01   6767s] Atter site array init, number of instance map data is 0.
[06/02 22:55:01   6767s] OPERPROF:       Finished SiteArray-Init-FPlan at level 4, CPU:4.120, REAL:0.860, MEM:42531.4M, EPOCH TIME: 1748919301.643046
[06/02 22:55:01   6767s] 
[06/02 22:55:01   6767s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/02 22:55:01   6767s] 
[06/02 22:55:01   6767s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/02 22:55:01   6767s] OPERPROF:     Finished SiteArray-Init at level 3, CPU:4.140, REAL:0.867, MEM:42531.4M, EPOCH TIME: 1748919301.649630
[06/02 22:55:01   6767s] OPERPROF:     Starting Placement-Init-SB-Tree at level 3, MEM:42531.4M, EPOCH TIME: 1748919301.650090
[06/02 22:55:01   6767s] OPERPROF:     Finished Placement-Init-SB-Tree at level 3, CPU:0.000, REAL:0.002, MEM:42531.4M, EPOCH TIME: 1748919301.652272
[06/02 22:55:01   6767s] [CPU] DPlace-Init (cpu=0:00:04.2, real=0:00:01.0, mem=42531.4MB).
[06/02 22:55:01   6767s] OPERPROF:   Finished DPlace-Init at level 2, CPU:4.170, REAL:0.896, MEM:42531.4M, EPOCH TIME: 1748919301.653247
[06/02 22:55:01   6767s] OPERPROF: Finished DPlace-Init-For-Physical at level 1, CPU:4.170, REAL:0.897, MEM:42531.4M, EPOCH TIME: 1748919301.653475
[06/02 22:55:01   6767s] Add decoupling capacitance in area (1.044 0.96) (9.048 8.96).
[06/02 22:55:01   6767s] Total decoupling capacitance threshold is 1000 fF.
[06/02 22:55:01   6767s] The capacitance of the already placed decoupling capacitance instances is 0 fF.
[06/02 22:55:01   6767s] The decoupling capacitance needed is 1000 fF.
[06/02 22:55:01   6767s] Add decoupling capacitance cells with low effort (homogeneous) approach.
[06/02 22:55:01   6767s] The number of inst needed exceeds the max number of insts can be inserted.
[06/02 22:55:01   6767s] Iteration 0:
[06/02 22:55:01   6767s]    Added 0 instances (0 fF).
[06/02 22:55:01   6767s]    Checking for DRC violations on added decoupling instances.
[06/02 22:55:01   6767s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:55:01   6767s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/02 22:55:01   6767s]    Found 0 DRC violations. (CPU 0:00:00.1)
[06/02 22:55:01   6767s] Added 0 decoupling capacitance instances. Total capacitance is 0 fF.
[06/02 22:55:01   6767s] OPERPROF: Starting DPlace-Cleanup(full) at level 1, MEM:44323.5M, EPOCH TIME: 1748919301.752086
[06/02 22:55:01   6767s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:212).
[06/02 22:55:01   6767s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:55:01   6767s] Cell adder LLGs are deleted
[06/02 22:55:01   6767s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:55:01   6767s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/02 22:55:01   6767s] # Resetting pin-track-align track data.
[06/02 22:55:01   6768s] OPERPROF: Finished DPlace-Cleanup(full) at level 1, CPU:0.270, REAL:0.047, MEM:42531.5M, EPOCH TIME: 1748919301.798784
[06/02 22:55:01   6768s] <CMD> setFillerMode -core {UDB116SVT24_FILL64 UDB116SVT24_FILL32 UDB116SVT24_FILL16 UDB116SVT24_FILL8 UDB116SVT24_FILL5 UDB116SVT24_FILL4 UDB116SVT24_FILL3 UDB116SVT24_FILL1 UDB116SVT24_FILL1 } -diffCellViol true -fitGap true
[06/03 07:19:02  13144s] <CMD> zoomBox -0.45500 -0.99800 5.96400 4.73000
[06/03 07:19:02  13144s] <CMD> zoomBox -1.05300 -1.70900 6.49900 5.03000
[06/03 07:19:03  13145s] <CMD> pan 2.17500 1.59700
[06/03 07:19:05  13145s] <CMD> pan -0.17600 1.44000
[06/03 07:19:05  13145s] <CMD> zoomBox 1.43300 2.85100 7.85300 8.58000
[06/03 07:19:08  13146s] <CMD> addFiller
[06/03 07:19:08  13146s] **WARN: (IMPSP-5217):	addFiller command is running on a postRoute database. It is recommended to be followed by ecoRoute -target command to make the DRC clean.
[06/03 07:19:08  13146s] Type 'man IMPSP-5217' for more detail.
[06/03 07:19:08  13146s] **Info: (IMPSP-2055): Transparent Filler Flow is OFF !
[06/03 07:19:08  13146s] 
[06/03 07:19:08  13146s] OPERPROF: Starting Placement-Add-Filler-Core-Engine
 at level 1, MEM:42535.5M, EPOCH TIME: 1748949548.315926
[06/03 07:19:08  13146s] INFO: No filler could be restored
[06/03 07:19:08  13146s] OPERPROF:   Starting DPlace-Init-For-Physical at level 2, MEM:42535.5M, EPOCH TIME: 1748949548.319455
[06/03 07:19:08  13146s] OPERPROF:     Starting DPlace-Init at level 3, MEM:42535.5M, EPOCH TIME: 1748949548.319732
[06/03 07:19:08  13146s] Processing tracks to init pin-track alignment.
[06/03 07:19:08  13146s] z: 1, totalTracks: 1
[06/03 07:19:08  13146s] z: 3, totalTracks: 1
[06/03 07:19:08  13146s] z: 5, totalTracks: 1
[06/03 07:19:08  13146s] z: 7, totalTracks: 1
[06/03 07:19:08  13146s] #spOpts: N=22 dpt autoPA advPA mergeVia=T sncAbut pinDensity cut2cut hrOri=1 
[06/03 07:19:08  13146s] #spOpts: hrSnap=1 rpCkHalo=4 
[06/03 07:19:08  13146s] Initializing Route Infrastructure for color support ...
[06/03 07:19:08  13146s] OPERPROF:       Starting Route-Infrastructure-Color-Support-Init at level 4, MEM:42535.5M, EPOCH TIME: 1748949548.323055
[06/03 07:19:08  13146s] OPERPROF:       Finished Route-Infrastructure-Color-Support-Init at level 4, CPU:0.040, REAL:0.036, MEM:42535.5M, EPOCH TIME: 1748949548.359366
[06/03 07:19:08  13146s] Route Infrastructure Initialized for color support successfully.
[06/03 07:19:08  13146s] Cell adder LLGs are deleted
[06/03 07:19:08  13146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 07:19:08  13146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 07:19:08  13146s] # Building adder llgBox search-tree.
[06/03 07:19:08  13146s] Max cell edge spacing defined in LEF is about 1 row (0.32 um)
[06/03 07:19:08  13146s] OPERPROF:       Starting SiteArray-Init at level 4, MEM:42535.5M, EPOCH TIME: 1748949548.417856
[06/03 07:19:08  13146s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 07:19:08  13146s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 07:19:08  13146s] OPERPROF:         Starting SiteArray-Init-FPlan at level 5, MEM:42535.5M, EPOCH TIME: 1748949548.420247
[06/03 07:19:08  13146s] Max number of tech site patterns supported in site array is 256.
[06/03 07:19:08  13146s] Core basic site is GF22_DST
[06/03 07:19:08  13146s] Processing tracks to init pin-track alignment.
[06/03 07:19:08  13146s] z: 1, totalTracks: 1
[06/03 07:19:08  13146s] z: 3, totalTracks: 1
[06/03 07:19:08  13146s] z: 5, totalTracks: 1
[06/03 07:19:08  13146s] z: 7, totalTracks: 1
[06/03 07:19:09  13154s] After signature check, allow fast init is true, keep pre-filter is true.
[06/03 07:19:09  13154s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[06/03 07:19:09  13154s] SiteArray: non-trimmed site array dimensions = 14 x 69
[06/03 07:19:09  13154s] SiteArray: use 20,480 bytes
[06/03 07:19:09  13154s] SiteArray: current memory after site array memory allocation 42535.6M
[06/03 07:19:09  13154s] SiteArray: FP blocked sites are writable
[06/03 07:19:09  13154s] Layer info - lib-1st H=2, V=3.  Cell-FPin=1. Top-pin=2
[06/03 07:19:09  13154s] OPERPROF:           Starting Routing-Blockage-From-Wire-Via-StBox at level 6, MEM:42535.6M, EPOCH TIME: 1748949549.555663
[06/03 07:19:09  13156s] Process 939 wires and vias for routing blockage analysis
[06/03 07:19:09  13156s] OPERPROF:           Finished Routing-Blockage-From-Wire-Via-StBox at level 6, CPU:2.310, REAL:0.305, MEM:42535.6M, EPOCH TIME: 1748949549.860604
[06/03 07:19:09  13156s] SiteArray: number of non floorplan blocked sites for llg default is 966
[06/03 07:19:09  13156s] Atter site array init, number of instance map data is 0.
[06/03 07:19:09  13156s] OPERPROF:         Finished SiteArray-Init-FPlan at level 5, CPU:10.150, REAL:1.560, MEM:42535.6M, EPOCH TIME: 1748949549.980405
[06/03 07:19:09  13156s] 
[06/03 07:19:09  13156s] **Info: (IMPSP-2062): Some of the PG shapes may not be colorized properly in this design, users are required to run command colorizePowerMesh (CUI: add_power_mesh_colors) before any placement related commands!
[06/03 07:19:09  13156s] 
[06/03 07:19:09  13156s]  Skipping Pre_CCE_Colorizing (1474+0)!
[06/03 07:19:09  13156s] OPERPROF:       Finished SiteArray-Init at level 4, CPU:10.230, REAL:1.569, MEM:42535.6M, EPOCH TIME: 1748949549.986389
[06/03 07:19:09  13156s] OPERPROF:       Starting Placement-Init-SB-Tree at level 4, MEM:42535.6M, EPOCH TIME: 1748949549.986594
[06/03 07:19:09  13156s] OPERPROF:       Finished Placement-Init-SB-Tree at level 4, CPU:0.020, REAL:0.002, MEM:42535.6M, EPOCH TIME: 1748949549.988299
[06/03 07:19:09  13156s] [CPU] DPlace-Init (cpu=0:00:10.3, real=0:00:01.0, mem=42535.6MB).
[06/03 07:19:09  13156s] OPERPROF:     Finished DPlace-Init at level 3, CPU:10.340, REAL:1.669, MEM:42535.6M, EPOCH TIME: 1748949549.988992
[06/03 07:19:09  13156s] OPERPROF:   Finished DPlace-Init-For-Physical at level 2, CPU:10.340, REAL:1.670, MEM:42535.6M, EPOCH TIME: 1748949549.989141
[06/03 07:19:09  13156s] OPERPROF:   Starting Placement-Init-Reg-Wire-Search-Tree at level 2, MEM:42535.6M, EPOCH TIME: 1748949549.989288
[06/03 07:19:09  13156s]   Signal wire search tree: 954 elements. (cpu=0:00:00.0, mem=0.0M)
[06/03 07:19:09  13156s] OPERPROF:   Finished Placement-Init-Reg-Wire-Search-Tree at level 2, CPU:0.000, REAL:0.001, MEM:42535.6M, EPOCH TIME: 1748949549.990038
[06/03 07:19:09  13156s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:42535.6M, EPOCH TIME: 1748949549.991626
[06/03 07:19:09  13156s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:42535.6M, EPOCH TIME: 1748949549.991809
[06/03 07:19:09  13156s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:42535.6M, EPOCH TIME: 1748949549.992077
[06/03 07:19:09  13156s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:42535.6M, EPOCH TIME: 1748949549.992333
[06/03 07:19:09  13156s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:42535.6M, EPOCH TIME: 1748949549.992483
[06/03 07:19:09  13156s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:42535.6M, EPOCH TIME: 1748949549.992704
[06/03 07:19:09  13156s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/03 07:19:10  13163s] AddFiller main function time CPU:0.014, REAL:0.896
[06/03 07:19:10  13163s] Filler instance commit time CPU:0.000, REAL:0.000
[06/03 07:19:10  13163s] *INFO: Adding fillers to top-module.
[06/03 07:19:10  13163s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL64 / prefix FILLER).
[06/03 07:19:10  13163s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL32 / prefix FILLER).
[06/03 07:19:10  13163s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL16 / prefix FILLER).
[06/03 07:19:10  13163s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL8 / prefix FILLER).
[06/03 07:19:10  13163s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL5 / prefix FILLER).
[06/03 07:19:10  13163s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL4 / prefix FILLER).
[06/03 07:19:10  13163s] *INFO:   Added 8 filler insts (cell UDB116SVT24_FILL3 / prefix FILLER).
[06/03 07:19:10  13163s] *INFO:   Added 55 filler insts (cell UDB116SVT24_FILL1 / prefix FILLER).
[06/03 07:19:10  13163s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:6.400, REAL:0.898, MEM:42503.5M, EPOCH TIME: 1748949550.890331
[06/03 07:19:10  13163s] *INFO: Total 63 filler insts added - prefix FILLER (CPU: 0:00:16.8).
[06/03 07:19:10  13163s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:6.400, REAL:0.899, MEM:42503.5M, EPOCH TIME: 1748949550.891267
[06/03 07:19:10  13163s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:42503.5M, EPOCH TIME: 1748949550.891432
[06/03 07:19:10  13163s] For 63 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.000, MEM:42503.5M, EPOCH TIME: 1748949550.891921
[06/03 07:19:10  13163s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:6.400, REAL:0.900, MEM:42503.5M, EPOCH TIME: 1748949550.892076
[06/03 07:19:10  13163s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:6.400, REAL:0.901, MEM:42503.5M, EPOCH TIME: 1748949550.892217
[06/03 07:19:10  13163s] *INFO: Filler mode add_fillers_with_drc is default true to avoid gaps, which may add fillers with violations. Please check the violations for FILLER_incr* fillers and fix them before routeDesign. Set it to false can avoid the violation but may leave gaps.
[06/03 07:19:10  13163s] *INFO: Second pass addFiller without DRC checking.
[06/03 07:19:10  13163s] OPERPROF:   Starting Add-Filler-With-Cell-Map at level 2, MEM:42503.5M, EPOCH TIME: 1748949550.892507
[06/03 07:19:10  13163s] OPERPROF:     Starting Add-Filler-With-Cell-Map-Iter-1 at level 3, MEM:42503.5M, EPOCH TIME: 1748949550.892680
[06/03 07:19:10  13163s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, MEM:42503.5M, EPOCH TIME: 1748949550.892849
[06/03 07:19:10  13163s] OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-Beg at level 4, CPU:0.000, REAL:0.000, MEM:42503.5M, EPOCH TIME: 1748949550.893019
[06/03 07:19:10  13163s] OPERPROF:       Starting Add-Filler-With-Cell-Map/AddFiller at level 4, MEM:42503.5M, EPOCH TIME: 1748949550.893160
[06/03 07:19:10  13163s] OPERPROF:         Starting Add-Filler-Inst-In-Box at level 5, MEM:42503.5M, EPOCH TIME: 1748949550.893309
[06/03 07:19:10  13163s] AddFiller init all instances time CPU:0.000, REAL:0.000
[06/03 07:19:11  13164s] AddFiller main function time CPU:0.002, REAL:0.161
[06/03 07:19:11  13164s] Filler instance commit time CPU:0.000, REAL:0.000
[06/03 07:19:11  13164s] *INFO: Adding fillers to top-module.
[06/03 07:19:11  13164s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL64 / prefix FILLER_incr).
[06/03 07:19:11  13164s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL32 / prefix FILLER_incr).
[06/03 07:19:11  13164s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL16 / prefix FILLER_incr).
[06/03 07:19:11  13164s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL8 / prefix FILLER_incr).
[06/03 07:19:11  13164s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL5 / prefix FILLER_incr).
[06/03 07:19:11  13164s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL4 / prefix FILLER_incr).
[06/03 07:19:11  13164s] *INFO:   Added 0 filler inst  (cell UDB116SVT24_FILL3 / prefix FILLER_incr).
[06/03 07:19:11  13164s] *INFO:   Added 30 filler insts (cell UDB116SVT24_FILL1 / prefix FILLER_incr).
[06/03 07:19:11  13164s] OPERPROF:         Finished Add-Filler-Inst-In-Box at level 5, CPU:1.470, REAL:0.162, MEM:42503.5M, EPOCH TIME: 1748949551.055021
[06/03 07:19:11  13164s] *INFO: Total 30 filler insts added - prefix FILLER_incr (CPU: 0:00:01.5).
[06/03 07:19:11  13164s] OPERPROF:       Finished Add-Filler-With-Cell-Map/AddFiller at level 4, CPU:1.470, REAL:0.162, MEM:42503.5M, EPOCH TIME: 1748949551.055513
[06/03 07:19:11  13164s] OPERPROF:       Starting Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, MEM:42503.5M, EPOCH TIME: 1748949551.055689
[06/03 07:19:11  13164s] For 30 new insts, OPERPROF:       Finished Add-Filler-With-Cell-Map/BatchGNCProcess-End at level 4, CPU:0.000, REAL:0.000, MEM:42503.5M, EPOCH TIME: 1748949551.056026
[06/03 07:19:11  13164s] OPERPROF:     Finished Add-Filler-With-Cell-Map-Iter-1 at level 3, CPU:1.470, REAL:0.164, MEM:42503.5M, EPOCH TIME: 1748949551.056181
[06/03 07:19:11  13164s] OPERPROF:   Finished Add-Filler-With-Cell-Map at level 2, CPU:1.470, REAL:0.164, MEM:42503.5M, EPOCH TIME: 1748949551.056324
[06/03 07:19:11  13164s] Cell Context Constraint Violation:	30
[06/03 07:19:11  13164s] OPERPROF:   Starting DPlace-Cleanup(full) at level 2, MEM:42503.5M, EPOCH TIME: 1748949551.058955
[06/03 07:19:11  13164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:305).
[06/03 07:19:11  13164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 07:19:11  13164s] Cell adder LLGs are deleted
[06/03 07:19:11  13164s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 07:19:11  13164s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[06/03 07:19:11  13164s] # Resetting pin-track-align track data.
[06/03 07:19:11  13164s] OPERPROF:   Finished DPlace-Cleanup(full) at level 2, CPU:0.040, REAL:0.037, MEM:42499.5M, EPOCH TIME: 1748949551.095664
[06/03 07:19:11  13164s] OPERPROF: Finished Placement-Add-Filler-Core-Engine
 at level 1, CPU:18.260, REAL:2.780, MEM:42499.5M, EPOCH TIME: 1748949551.095866
[06/03 07:19:16  13166s] <CMD> pan -0.54100 1.05100
[06/03 07:19:17  13166s] <CMD> pan 1.57300 0.77600
[06/03 07:19:18  13167s] <CMD> zoomBox 2.04400 0.04200 9.59700 6.78200
[06/03 07:19:18  13167s] <CMD> pan -0.39200 -2.60000
[06/03 07:19:18  13167s] <CMD> zoomBox 2.69800 0.57800 9.11800 6.30700
[06/03 07:19:18  13167s] <CMD> zoomBox 2.00700 -0.00200 9.56000 6.73800
[06/03 07:19:20  13168s] <CMD> pan -0.37200 -0.80400
[06/03 07:19:24  13169s] invalid command name "verify_Drc"
[06/03 07:19:28  13170s] <CMD> verify_drc
[06/03 07:19:28  13170s] #-check_same_via_cell true               # bool, default=false, user setting
[06/03 07:19:28  13170s]  *** Starting Verify DRC (MEM: 42503.6) ***
[06/03 07:19:28  13170s] 
[06/03 07:19:28  13170s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/03 07:19:28  13170s] #WARNING (NRIF-95) Option setNanoRouteMode -routeTopRoutingLayer has invalid value "0". Reset to max routing layer "11".
[06/03 07:19:28  13170s]   VERIFY DRC ...... Starting Verification
[06/03 07:19:28  13170s]   VERIFY DRC ...... Initializing
[06/03 07:19:28  13170s]   VERIFY DRC ...... Deleting Existing Violations
[06/03 07:19:28  13170s]   VERIFY DRC ...... Creating Sub-Areas
[06/03 07:19:28  13170s]  VERIFY_DRC: checking all layers except LB to LB ...
[06/03 07:19:28  13170s] **WARN: (IMPVFG-1198):	The number of CPUs requested 96 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[06/03 07:19:28  13170s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[06/03 07:19:28  13170s]   VERIFY DRC ...... Using new threading
[06/03 07:19:28  13170s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 10.092 9.920} 1 of 1
[06/03 07:19:28  13170s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[06/03 07:19:28  13170s]  VERIFY_DRC: checking layers from LB to LB ...
[06/03 07:19:28  13170s] **WARN: (IMPVFG-1198):	The number of CPUs requested 96 is larger than that verify_drc used 1. In Multithreading mode, the number of CPUs verify_drc used is not larger than the number of subareas.
[06/03 07:19:28  13170s]  Use 'setMultiCpuUsage -localCpu' to specify the less cup number if the verify area is not large.
[06/03 07:19:28  13170s]   VERIFY DRC ...... Using new threading
[06/03 07:19:28  13170s]   VERIFY DRC ...... Sub-Area: {0.000 0.000 10.092 9.920} 1 of 1
[06/03 07:19:28  13170s]   VERIFY DRC ...... Sub-Area : 1 complete 0 Viols.
[06/03 07:19:28  13170s] 
[06/03 07:19:28  13170s]   Verification Complete : 0 Viols.
[06/03 07:19:28  13170s] 
[06/03 07:19:28  13170s]  *** End Verify DRC (CPU TIME: 0:00:00.0  ELAPSED TIME: 0:00:00.0  MEM: 256.1M) ***
[06/03 07:19:28  13170s] 
[06/03 07:20:01  13177s] <CMD> streamOut adder.gds -mapFile /tech/gf/GF_22nm/PDK/22FDX-PLUS/V1.0_2.5/PlaceRoute/Innovus/Techfiles/10M_2Mx_5Cx_1Jx_2Qx_LB/22FDSOI_10M_2Mx_5Cx_1Jx_2Qx_LB_edi2gds_colored.layermap
[06/03 07:20:01  13177s] Parse flat map file...
[06/03 07:20:01  13177s] Writing GDSII file ...
[06/03 07:20:01  13177s] 	****** db unit per micron = 1000 ******
[06/03 07:20:01  13177s] 	****** output gds2 file unit per micron = 1000 ******
[06/03 07:20:01  13177s] 	****** unit scaling factor = 1 ******
[06/03 07:20:01  13177s] Output for instance
[06/03 07:20:01  13177s] Output for bump
[06/03 07:20:01  13177s] Output for physical terminals
[06/03 07:20:01  13177s] Output for logical terminals
[06/03 07:20:01  13177s] Output for regular nets
[06/03 07:20:01  13177s] Output for special nets and metal fills
[06/03 07:20:01  13177s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 07:20:01  13177s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 07:20:01  13177s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 07:20:01  13177s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 07:20:01  13177s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 07:20:01  13177s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 07:20:01  13177s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 07:20:01  13177s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 07:20:01  13177s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 07:20:01  13177s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 07:20:01  13177s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 07:20:01  13177s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 07:20:01  13177s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 07:20:01  13177s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 07:20:01  13177s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 07:20:01  13177s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 07:20:01  13177s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 07:20:01  13177s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 07:20:01  13177s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 07:20:01  13177s] **WARN: (IMPOGDS-1168):	The GDSII text type is out of range (0-255).
[06/03 07:20:01  13177s] **WARN: (EMS-27):	Message (IMPOGDS-1168) has exceeded the current message display limit of 20.
[06/03 07:20:01  13177s] To increase the message display limit, refer to the product command reference manual.
[06/03 07:20:01  13177s] Output for via structure generation total number 33
[06/03 07:20:01  13177s] **WARN: (IMPOGDS-1171):	Structure name VIA02_BAR_V_20_10_2_30_AY_LS_MASK_1_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
[06/03 07:20:01  13177s] **WARN: (IMPOGDS-1171):	Structure name VIA02_BAR_V_20_10_2_30_AY_LS_MASK_2_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
[06/03 07:20:01  13177s] **WARN: (IMPOGDS-1171):	Structure name VIA02_BAR_V_20_10_2_30_AY_LN_MASK_2_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
[06/03 07:20:01  13177s] **WARN: (IMPOGDS-1171):	Structure name VIA01_0_30_0_35_VV_V1_R_MASK_1_0_2 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
[06/03 07:20:01  13177s] **WARN: (IMPOGDS-1171):	Structure name VIA02_BAR_V_20_10_2_30_AY_LN_MASK_1_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
[06/03 07:20:01  13177s] **WARN: (IMPOGDS-1171):	Structure name VIA02_BAR_H_0_30_2_30_AY_MASK_2_0_0 too long(>32). 32 is limitation length of structure name in GDSII 3.0 which might be truncated in downstream tools, streamOut still keep the string length.
[06/03 07:20:01  13177s] Statistics for GDS generated (version 3)
[06/03 07:20:01  13177s] ----------------------------------------
[06/03 07:20:01  13177s] Stream Out Layer Mapping Information:
[06/03 07:20:01  13177s] GDS Layer Number          GDS Layer Name
[06/03 07:20:01  13177s] ----------------------------------------
[06/03 07:20:01  13177s]     62                           DIEAREA
[06/03 07:20:01  13177s]     1019                           MIXVT
[06/03 07:20:01  13177s]     676                       CLIB_MKR61
[06/03 07:20:01  13177s]     513                        CLIB_MKR3
[06/03 07:20:01  13177s]     690                       CLIB_MKR51
[06/03 07:20:01  13177s]     651                        CLIB_MKR5
[06/03 07:20:01  13177s]     675                       CLIB_MKR41
[06/03 07:20:01  13177s]     141                               C5
[06/03 07:20:01  13177s]     140                               C3
[06/03 07:20:01  13177s]     187                               C1
[06/03 07:20:01  13177s]     139                               QA
[06/03 07:20:01  13177s]     39                                QB
[06/03 07:20:01  13177s]     41                                C4
[06/03 07:20:01  13177s]     197                               C2
[06/03 07:20:01  13177s]     7                                 PC
[06/03 07:20:01  13177s]     17                                M2
[06/03 07:20:01  13177s]     153                               A4
[06/03 07:20:01  13177s]     138                               A2
[06/03 07:20:01  13177s]     213                               AY
[06/03 07:20:01  13177s]     54                                JV
[06/03 07:20:01  13177s]     55                                JW
[06/03 07:20:01  13177s]     70                                VV
[06/03 07:20:01  13177s]     33                                YS
[06/03 07:20:01  13177s]     152                               A3
[06/03 07:20:01  13177s]     188                               A1
[06/03 07:20:01  13177s]     16                                V1
[06/03 07:20:01  13177s]     14                                CA
[06/03 07:20:01  13177s]     69                                LB
[06/03 07:20:01  13177s]     15                                M1
[06/03 07:20:01  13177s]     4349                              JA
[06/03 07:20:01  13177s]     245                               CB
[06/03 07:20:01  13177s]     511                        CLIB_MKR1
[06/03 07:20:01  13177s]     514                        CLIB_MKR4
[06/03 07:20:01  13177s] 
[06/03 07:20:01  13177s] 
[06/03 07:20:01  13177s] Stream Out Information Processed for GDS version 3:
[06/03 07:20:01  13177s] Units: 1000 DBU
[06/03 07:20:01  13177s] 
[06/03 07:20:01  13177s] Object                             Count
[06/03 07:20:01  13177s] ----------------------------------------
[06/03 07:20:01  13177s] Instances                            305
[06/03 07:20:01  13177s] 
[06/03 07:20:01  13177s] Ports/Pins                            29
[06/03 07:20:01  13177s]     metal layer C1                    11
[06/03 07:20:01  13177s]     metal layer C2                     5
[06/03 07:20:01  13177s]     metal layer C3                     7
[06/03 07:20:01  13177s]     metal layer C4                     1
[06/03 07:20:01  13177s]     metal layer C5                     5
[06/03 07:20:01  13177s] 
[06/03 07:20:01  13177s] Nets                                 557
[06/03 07:20:01  13177s]     metal layer M1                     2
[06/03 07:20:01  13177s]     metal layer M2                    28
[06/03 07:20:01  13177s]     metal layer C1                   308
[06/03 07:20:01  13177s]     metal layer C2                   127
[06/03 07:20:01  13177s]     metal layer C3                    76
[06/03 07:20:01  13177s]     metal layer C4                     7
[06/03 07:20:01  13177s]     metal layer C5                     9
[06/03 07:20:01  13177s] 
[06/03 07:20:01  13177s]     Via Instances                    397
[06/03 07:20:01  13177s] 
[06/03 07:20:01  13177s] Special Nets                          53
[06/03 07:20:01  13177s]     metal layer M1                    49
[06/03 07:20:01  13177s]     metal layer M2                     4
[06/03 07:20:01  13177s] 
[06/03 07:20:01  13177s]     Via Instances                     38
[06/03 07:20:01  13177s] 
[06/03 07:20:01  13177s] Metal Fills                            0
[06/03 07:20:01  13177s] 
[06/03 07:20:01  13177s]     Via Instances                      0
[06/03 07:20:01  13177s] 
[06/03 07:20:01  13177s] Metal FillOPCs                         0
[06/03 07:20:01  13177s] 
[06/03 07:20:01  13177s]     Via Instances                      0
[06/03 07:20:01  13177s] 
[06/03 07:20:01  13177s] Metal FillDRCs                         0
[06/03 07:20:01  13177s] 
[06/03 07:20:01  13177s]     Via Instances                      0
[06/03 07:20:01  13177s] 
[06/03 07:20:01  13177s] Text                                 227
[06/03 07:20:01  13177s]     metal layer M1                     4
[06/03 07:20:01  13177s]     metal layer M2                   156
[06/03 07:20:01  13177s]     metal layer C1                    31
[06/03 07:20:01  13177s]     metal layer C2                     7
[06/03 07:20:01  13177s]     metal layer C3                    19
[06/03 07:20:01  13177s]     metal layer C4                     1
[06/03 07:20:01  13177s]     metal layer C5                     9
[06/03 07:20:01  13177s] 
[06/03 07:20:01  13177s] 
[06/03 07:20:01  13177s] Blockages                              0
[06/03 07:20:01  13177s] 
[06/03 07:20:01  13177s] 
[06/03 07:20:01  13177s] Custom Text                            0
[06/03 07:20:01  13177s] 
[06/03 07:20:01  13177s] 
[06/03 07:20:01  13177s] Custom Box                             0
[06/03 07:20:01  13177s] 
[06/03 07:20:01  13177s] Trim Metal                             0
[06/03 07:20:01  13177s] 
[06/03 07:20:01  13177s] ######Streamout is finished!
[06/03 07:23:34  13221s] <CMD> zoomBox -0.55000 0.22400 9.90400 9.55300
[06/03 07:24:34  13234s] <CMD> zoomBox -1.09700 -1.04700 11.20300 9.92900
[06/03 07:58:02  13658s] <CMD> setDesignMode -help
[06/03 07:58:02  13658s] 
[06/03 07:58:02  13658s] Usage: setDesignMode [-help] [-reset] [-addPhysicalCell {hier|flat}]
[06/03 07:58:02  13658s]                      [-backsideBottomRoutingLayer <layer>] [-backsideTopRoutingLayer <layer>]
[06/03 07:58:02  13658s]                      [-bottomRoutingLayer <layer>] [-compressedPGDB {true|false}]
[06/03 07:58:02  13658s]                      [-congEffort {low|medium|high|auto}]
[06/03 07:58:02  13658s]                      [-dual_rail_via_pitch <min_via_pitch> <min_filler_via_pitch> <cell_boundary_spacing>]
[06/03 07:58:02  13658s]                      [-earlyClockFlow {true|false}] [-earlyPBAMode {none|high}]
[06/03 07:58:02  13658s]                      [-expressRoute {true|false}] [-flowEffort {express|standard|extreme}]
[06/03 07:58:02  13658s]                      [-idealHoldFixing {true|false}] [-ignore_followpin_vias {true|false}]
[06/03 07:58:02  13658s]                      [-merge_trim_shapes <{{layers <layer_name_list> gap <floating> max_merge_num <int> masks {mask_num ...}} ...}>]
[06/03 07:58:02  13658s]                      [-node {N22|N12|N10|N7|N7Plus|N6|N5|N5PlusPlus|N4|N3|N3E|N2|N2X|S11|S10|S8|S7|S5|S4|S3|S2|G7|G5|ICF|I7|I5|P1222|P1276|P1277|P1278|P1278x|P1280|20A|18A|C12|C7|unspecified}]
[06/03 07:58:02  13658s]                      [-optimizationDensityScreenMargin <double>]
[06/03 07:58:02  13658s]                      [-pessimisticMode {true|false}] [-powerEffort {none|low|high}]
[06/03 07:58:02  13658s]                      [-process <integer>]
[06/03 07:58:02  13658s]                      [-slackWeighting {unityWeighting|viewBasedWeighting}]
[06/03 07:58:02  13658s]                      [-topRoutingLayer <layer>] [-trim_grid_group <group_name>]
[06/03 07:58:02  13658s] 
[06/03 07:58:02  13658s] -help                                   # Prints out the command usage
[06/03 07:58:02  13658s] -reset                                  # Resets all or specified options to default value
[06/03 07:58:02  13658s] -addPhysicalCell {hier|flat}            # Add physical cells into hierarchical modules, or as
[06/03 07:58:02  13658s]                                         # top level cells (flat)
[06/03 07:58:02  13658s]                                         # (enums={hier flat}, default=hier)
[06/03 07:58:02  13658s] -backsideBottomRoutingLayer <layer>     # Specifies the highest backside lef layer name for
[06/03 07:58:02  13658s]                                         # global and detail routing. (string, default="")
[06/03 07:58:02  13658s] -backsideTopRoutingLayer <layer>        # Specifies the lowest backside lef layer name for
[06/03 07:58:02  13658s]                                         # global and detail routing. (string, default="")
[06/03 07:58:02  13658s] -bottomRoutingLayer <layer>             # Specifies the lowest LEF layer name or layer number
[06/03 07:58:02  13658s]                                         # for global and detail routing. Layer number is from
[06/03 07:58:02  13658s]                                         # the LEF layer sequence. For example, 2 is
[06/03 07:58:02  13658s]                                         # equivalent to the second routing layer defined in
[06/03 07:58:02  13658s]                                         # LEF. (string, default="")
[06/03 07:58:02  13658s] -compressedPGDB {true|false}            # Specifies whether the compressed pg feature is
[06/03 07:58:02  13658s]                                         # enabled. When it's true, reastoreDesign will
[06/03 07:58:02  13658s]                                         # automatically compress the PG data when load the
[06/03 07:58:02  13658s]                                         # design. You can use "dbGet top.isPGCompressed" to
[06/03 07:58:02  13658s]                                         # check if PG in this design is compressed.
[06/03 07:58:02  13658s]                                         # (bool, default=true)
[06/03 07:58:02  13658s] -congEffort {low|medium|high|auto}      # Specify congestion effort level
[06/03 07:58:02  13658s]                                         # (enums={low medium high auto}, default=auto)
[06/03 07:58:02  13658s] -dual_rail_via_pitch <min_via_pitch> <min_filler_via_pitch> <cell_boundary_spacing>
[06/03 07:58:02  13658s]                                         # Min stacked-via pitch for dual std-cell power-rails
[06/03 07:58:02  13658s]                                         # on first and third routing layers. Space separated
[06/03 07:58:02  13658s]                                         # min stacked-via pitch for dual std-cell power-rails
[06/03 07:58:02  13658s]                                         # on first and third routing layers.
[06/03 07:58:02  13658s]                                         # (string, default="")
[06/03 07:58:02  13658s] -earlyClockFlow {true|false}            # Enable early clock flow (bool, default=false)
[06/03 07:58:02  13658s] -earlyPBAMode {none|high}               # Specify early PBA mode 
[06/03 07:58:02  13658s]                                         # (enums={none high}, default=none)
[06/03 07:58:02  13658s] -expressRoute {true|false}              # With "-flowEffort express", should routing-stage be
[06/03 07:58:02  13658s]                                         # forced. (bool, default=false)
[06/03 07:58:02  13658s] -flowEffort {express|standard|extreme}  # Specify flow effort level
[06/03 07:58:02  13658s]                                         # (enums={express standard extreme}, default=standard)
[06/03 07:58:02  13658s] -idealHoldFixing {true|false}           # Enable ideal hold fixing flow (bool, default=false)
[06/03 07:58:02  13658s] -ignore_followpin_vias {true|false}     # if true, ignore followpin vias during detailed
[06/03 07:58:02  13658s]                                         # placement, optimization and routing.
[06/03 07:58:02  13658s]                                         # (bool, default=false)
[06/03 07:58:02  13658s] -merge_trim_shapes <{{layers <layer_name_list> gap <floating> max_merge_num <int> masks {mask_num ...}} ...}>
[06/03 07:58:02  13658s]                                         # Specify the setting for trim shapes merge. layers,
[06/03 07:58:02  13658s]                                         # specify the trim layer list which need merge trim
[06/03 07:58:02  13658s]                                         # shapes. gap, the trim shapes when end to end gap is
[06/03 07:58:02  13658s]                                         # less the value. max_trim_num, specify the max trim
[06/03 07:58:02  13658s]                                         # shapes number are merged. masks, specify the trim
[06/03 07:58:02  13658s]                                         # shapes color need to be merged. (string, default="")
[06/03 07:58:02  13658s] -node {N22|N12|N10|N7|N7Plus|N6|N5|N5PlusPlus|N4|N3|N3E|N2|N2X|S11|S10|S8|S7|S5|S4|S3|S2|G7|G5|ICF|I7|I5|P1222|P1276|P1277|P1278|P1278x|P1280|20A|18A|C12|C7|unspecified}
[06/03 07:58:02  13658s]                                         # set design tech node (enums={N22 N12 N10 N7 N7Plus N6 N5 N5PlusPlus N4 N3 N3E N2 N2X S11 S10 S8 S7 S5 S4 S3 S2 G7 G5 ICF I7 I5 P1222 P1276 P1277 P1278 P1278x P1280 20A 18A C12 C7 unspecified}, default=unspecified)
[06/03 07:58:02  13658s] -optimizationDensityScreenMargin <double>
[06/03 07:58:02  13658s]                                         # Increase a margin on top of original density screen
[06/03 07:58:02  13658s]                                         # for optimization (float, default=0.1, min=0, max=1)
[06/03 07:58:02  13658s] -pessimisticMode {true|false}           # Enable pessimistic mode
[06/03 07:58:02  13658s]                                         # (enums={true false}, default=false)
[06/03 07:58:02  13658s] -powerEffort {none|low|high}            # Specify power effort level
[06/03 07:58:02  13658s]                                         # (enums={none low high}, default=none)
[06/03 07:58:02  13658s] -process <integer>                      # Process technology
[06/03 07:58:02  13658s]                                         # (int, default=90, min=2, max=250)
[06/03 07:58:02  13658s] -slackWeighting {unityWeighting|viewBasedWeighting}
[06/03 07:58:02  13658s]                                         # Specify slack weighting to be used in
[06/03 07:58:02  13658s]                                         # implementation flow
[06/03 07:58:02  13658s]                                         # (enums={unityWeighting viewBasedWeighting}, default=unityWeighting)
[06/03 07:58:02  13658s] -topRoutingLayer <layer>                # Specifies the highest LEF layer name or layer
[06/03 07:58:02  13658s]                                         # number for global and detail routing. Layer number
[06/03 07:58:02  13658s]                                         # is from the LEF layer sequence. For example, 2 is
[06/03 07:58:02  13658s]                                         # equivalent to the second routing layer defined in
[06/03 07:58:02  13658s]                                         # LEF. (string, default="")
[06/03 07:58:02  13658s] -trim_grid_group <group_name>           # Specifies the GROUP name of which set of trim metal
[06/03 07:58:02  13658s]                                         # grid to be used for placement and routing. See the
[06/03 07:58:02  13658s]                                         # LEF documentation on the TRIMMETALTRACK keyword for
[06/03 07:58:02  13658s]                                         # more details. (string, default="")
[06/03 07:58:24  13662s] <CMD> setDesignMode -node g22
[06/03 07:58:24  13662s] 
[06/03 07:58:24  13662s] Usage: setDesignMode [-help] [-reset] [-addPhysicalCell {hier|flat}]
[06/03 07:58:24  13662s]                      [-backsideBottomRoutingLayer <layer>] [-backsideTopRoutingLayer <layer>]
[06/03 07:58:24  13662s]                      [-bottomRoutingLayer <layer>] [-compressedPGDB {true|false}]
[06/03 07:58:24  13662s]                      [-congEffort {low|medium|high|auto}]
[06/03 07:58:24  13662s]                      [-dual_rail_via_pitch <min_via_pitch> <min_filler_via_pitch> <cell_boundary_spacing>]
[06/03 07:58:24  13662s]                      [-earlyClockFlow {true|false}] [-earlyPBAMode {none|high}]
[06/03 07:58:24  13662s]                      [-expressRoute {true|false}] [-flowEffort {express|standard|extreme}]
[06/03 07:58:24  13662s]                      [-idealHoldFixing {true|false}] [-ignore_followpin_vias {true|false}]
[06/03 07:58:24  13662s]                      [-merge_trim_shapes <{{layers <layer_name_list> gap <floating> max_merge_num <int> masks {mask_num ...}} ...}>]
[06/03 07:58:24  13662s]                      [-node {N22|N12|N10|N7|N7Plus|N6|N5|N5PlusPlus|N4|N3|N3E|N2|N2X|S11|S10|S8|S7|S5|S4|S3|S2|G7|G5|ICF|I7|I5|P1222|P1276|P1277|P1278|P1278x|P1280|20A|18A|C12|C7|unspecified}]
[06/03 07:58:24  13662s]                      [-optimizationDensityScreenMargin <double>]
[06/03 07:58:24  13662s]                      [-pessimisticMode {true|false}] [-powerEffort {none|low|high}]
[06/03 07:58:24  13662s]                      [-process <integer>]
[06/03 07:58:24  13662s]                      [-slackWeighting {unityWeighting|viewBasedWeighting}]
[06/03 07:58:24  13662s]                      [-topRoutingLayer <layer>] [-trim_grid_group <group_name>]
[06/03 07:58:24  13662s] 
[06/03 07:58:24  13662s] **ERROR: (IMPTCM-23):	"g22" is not a valid enum for "-node", the allowed values are {N22 N12 N10 N7 N7Plus N6 N5 N5PlusPlus N4 N3 N3E N2 N2X S11 S10 S8 S7 S5 S4 S3 S2 G7 G5 ICF I7 I5 P1222 P1276 P1277 P1278 P1278x P1280 20A 18A C12 C7 unspecified}.

[06/03 09:35:56  14916s] <CMD> addDeCapCellCandidates */UD*_DCAP_V7_7
[06/03 09:35:56  14916s] **ERROR: (IMPDC-2205):	Cannot find cell */UD*_DCAP_V7_7. Check whether the name is correct.

[06/03 09:36:35  14924s] <CMD> addDeCapCellCandidates UDB116SVT24_DCAP_V7_7
[06/03 09:36:35  14924s] **ERROR: (IMPDC-2206):	No capacitance value is specified for cell UDB116SVT24_DCAP_V7_7.

[06/03 09:44:52  15029s] invalid command name "set_cell_edge_spacing"
[06/03 10:19:50  15469s] <CMD> specifyCellEdgeSpacing FILL FILL -spacing 0.6
[06/03 10:19:50  15469s] 
[06/03 10:19:50  15469s] Usage: specifyCellEdgeSpacing [-help] {<type1> <type2> <spacing> [-exceptAbutted | -forbiddenSpacing ] [-exceptNonFillerInBetween ]} | [-reset ]
[06/03 10:19:50  15469s] 
[06/03 10:19:50  15469s] **ERROR: (IMPTCM-3):	"-spacing" is not a valid float value for the 3th argument.

[06/03 10:20:55  15483s] <CMD> specifyCellEdgeSpacing FILL FILL spacing 0.6
[06/03 10:20:55  15483s] 
[06/03 10:20:55  15483s] Usage: specifyCellEdgeSpacing [-help] {<type1> <type2> <spacing> [-exceptAbutted | -forbiddenSpacing ] [-exceptNonFillerInBetween ]} | [-reset ]
[06/03 10:20:55  15483s] 
[06/03 10:20:55  15483s] **ERROR: (IMPTCM-3):	"spacing" is not a valid float value for the 3th argument.

[06/03 10:21:32  15491s] <CMD> specifyCellEdgeSpacing FILL FILL -spacing 0.6
[06/03 10:21:32  15491s] 
[06/03 10:21:32  15491s] Usage: specifyCellEdgeSpacing [-help] {<type1> <type2> <spacing> [-exceptAbutted | -forbiddenSpacing ] [-exceptNonFillerInBetween ]} | [-reset ]
[06/03 10:21:32  15491s] 
[06/03 10:21:32  15491s] **ERROR: (IMPTCM-3):	"-spacing" is not a valid float value for the 3th argument.

[06/03 10:21:42  15493s] <CMD> specifyCellEdgeSpacing FILL FILL -spacing 1
[06/03 10:21:42  15493s] 
[06/03 10:21:42  15493s] Usage: specifyCellEdgeSpacing [-help] {<type1> <type2> <spacing> [-exceptAbutted | -forbiddenSpacing ] [-exceptNonFillerInBetween ]} | [-reset ]
[06/03 10:21:42  15493s] 
[06/03 10:21:42  15493s] **ERROR: (IMPTCM-3):	"-spacing" is not a valid float value for the 3th argument.

[06/03 10:21:53  15495s] <CMD> specifyCellEdgeSpacing -help
[06/03 10:21:53  15495s] 
[06/03 10:21:53  15495s] Usage: specifyCellEdgeSpacing [-help] {<type1> <type2> <spacing> [-exceptAbutted | -forbiddenSpacing ] [-exceptNonFillerInBetween ]} | [-reset ]
[06/03 10:21:53  15495s] 
[06/03 10:21:53  15495s] -help                             # Prints out the command usage
[06/03 10:21:53  15495s] <type1>                           # specify edge type1 for edge spacing (string, required)
[06/03 10:21:53  15495s] <type2>                           # specify edge type2 for edge spacing (string, required)
[06/03 10:21:53  15495s] <spacing>                         # specify edge spacing between type1 and type2
[06/03 10:21:53  15495s]                                   # (float, required)
[06/03 10:21:53  15495s] -exceptAbutted                    # allow type1 and type2 abutted (bool, optional)
[06/03 10:21:53  15495s] -exceptNonFillerInBetween         # edge spacing is only for adjacent instances
[06/03 10:21:53  15495s]                                   # (bool, optional)
[06/03 10:21:53  15495s] -forbiddenSpacing                 # forbid type1 and type2 w/ the space (bool, optional)
[06/03 10:21:53  15495s] -reset                            # reset the cell edge spacing to LEF (bool, optional)
[06/03 10:21:53  15495s] 
[06/03 10:21:53  15495s] 
[06/03 10:22:07  15498s] <CMD> specifyCellEdgeSpacing FILL FILL 0.6
[06/03 10:22:39  15505s] <CMD> specifyCellEdgeType -cell UDB116SVT24_FILL1 -right -left -group FILL
[06/03 10:22:39  15505s] 
[06/03 10:22:39  15505s] Usage: specifyCellEdgeType [-help] {-left <string> | -right <string> | -top <string> | -bottom <string> | -reset } [{-left <string> | -right <string>} [-cellRow <integer>]] [{-left <string> | -right <string>} [-half {top | bottom}]] [{-top <string> | -bottom <string>} [-range {x y}]] [{-cell <string>} [-reset ]]
[06/03 10:22:39  15505s] 
[06/03 10:22:39  15505s] **ERROR: (IMPTCM-48):	"-group" is not a legal option for command "specifyCellEdgeType". Either the current option or an option prior to it is not specified correctly.

[06/03 10:23:02  15510s] <CMD> specifyCellEdgeType -cell UDB116SVT24_FILL1 -right -left FILL
[06/03 10:23:02  15510s] 
[06/03 10:23:02  15510s] Usage: specifyCellEdgeType [-help] {-left <string> | -right <string> | -top <string> | -bottom <string> | -reset } [{-left <string> | -right <string>} [-cellRow <integer>]] [{-left <string> | -right <string>} [-half {top | bottom}]] [{-top <string> | -bottom <string>} [-range {x y}]] [{-cell <string>} [-reset ]]
[06/03 10:23:02  15510s] 
[06/03 10:23:02  15510s] **ERROR: (IMPTCM-48):	"FILL" is not a legal option for command "specifyCellEdgeType". Either the current option or an option prior to it is not specified correctly.

[06/03 10:23:41  15518s] <CMD> specifyCellEdgeType -cell UDB116SVT24_FILL1 -right FILL -left FILL
[06/03 10:23:41  15518s] **ERROR: (IMPTCM-67):	Option -left and -right are mutually exclusive. Check if more than one options that are mutually exclusive were given or if an invalid option was given.

[06/03 10:24:20  15527s] <CMD> specifyCellEdgeType -cell UDB116SVT24_FILL1 -right FILL
[06/03 10:24:24  15528s] <CMD> specifyCellEdgeType -cell UDB116SVT24_FILL1 -left FILL
[06/03 10:26:13  15551s] <CMD> report_cell_edge_type UDB116SVT24_FILL1
[06/03 10:26:13  15551s] 
[06/03 10:26:13  15551s] Usage: report_cell_edge_type [-help] [-cell <string>] [-file <string>]
[06/03 10:26:13  15551s] 
[06/03 10:26:13  15551s] **ERROR: (IMPTCM-48):	"UDB116SVT24_FILL1" is not a legal option for command "report_cell_edge_type". Either the current option or an option prior to it is not specified correctly.

[06/03 10:26:20  15552s] <CMD> report_cell_edge_type -cell UDB116SVT24_FILL1
[06/03 10:26:20  15552s] cell name                    edge type                              type name              cellrow             half-row            range low                     range high
[06/03 10:26:20  15552s] -------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/03 10:26:20  15552s] UDB116SVT24_FILL1                 left                                   FILL                  All                    -                    -                              -
[06/03 10:26:20  15552s] UDB116SVT24_FILL1                right                                   FILL                  All                    -                    -                              -
[06/03 10:26:20  15552s] UDB116SVT24_FILL1                 left           SC6P75T_116CPP_CSC_ECO_FILL1                  All                    -                    -                              -
[06/03 10:26:20  15552s] UDB116SVT24_FILL1                right           SC6P75T_116CPP_CSC_ECO_FILL1                  All                    -                    -                              -
[06/03 10:26:59  15560s] <CMD> report_cell_edge_type -cell UDB116SVT24_FSDPSBQM8SS_V2Y4_4
[06/03 10:26:59  15560s] cell name                                 edge type                          type name              cellrow             half-row            range low                     range high
[06/03 10:26:59  15560s] ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/03 10:26:59  15560s] UDB116SVT24_FSDPSBQM8SS_V2Y4_4                right            SC6P75T_116CPP_CSC_BASE                  All                    -                    -                              -
[06/03 10:26:59  15560s] UDB116SVT24_FSDPSBQM8SS_V2Y4_4                 left            SC6P75T_116CPP_CSC_BASE                  All                    -                    -                              -
[06/03 10:26:59  15560s] UDB116SVT24_FSDPSBQM8SS_V2Y4_4                right           SC6P75T_116CPP_CSC_DRAIN                  All                    -                    -                              -
[06/03 10:26:59  15560s] UDB116SVT24_FSDPSBQM8SS_V2Y4_4                 left           SC6P75T_116CPP_CSC_DRAIN                  All                    -                    -                              -
[06/03 10:27:54  15572s] <CMD> report_cell_edge_type -cell UDB116SVT24_TIEDIN_1
[06/03 10:27:54  15572s] cell name                       edge type                         type name              cellrow             half-row            range low                     range high
[06/03 10:27:54  15572s] -----------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/03 10:27:54  15572s] UDB116SVT24_TIEDIN_1               bottom                                CP                    -                    -                 0.93                           1.28
[06/03 10:27:54  15572s] UDB116SVT24_TIEDIN_1                  top                                CP                    -                    -                 0.93                           1.28
[06/03 10:27:54  15572s] UDB116SVT24_TIEDIN_1               bottom                              NOCP                    -                    -                 0.35                           0.93
[06/03 10:27:54  15572s] UDB116SVT24_TIEDIN_1                  top                              NOCP                    -                    -                 0.35                           0.93
[06/03 10:27:54  15572s] UDB116SVT24_TIEDIN_1               bottom                                CP                    -                    -                 0.00                           0.35
[06/03 10:27:54  15572s] UDB116SVT24_TIEDIN_1                  top                                CP                    -                    -                 0.00                           0.35
[06/03 10:27:54  15572s] UDB116SVT24_TIEDIN_1                right           SC6P75T_116CPP_CSC_BASE                  All                    -                    -                              -
[06/03 10:27:54  15572s] UDB116SVT24_TIEDIN_1                 left           SC6P75T_116CPP_CSC_BASE                  All                    -                    -                              -
[06/03 13:28:55  17863s] <CMD> report_cell_edge_type -cell UDB116SVT24_INV1
[06/03 13:28:55  17863s] **ERROR: (IMPSP-9051):	Cell 'UDB116SVT24_INV1' is not found.

[06/03 13:28:55  17863s] Usage: report_cell_edge_type [-help] [-cell <string>] [-file <string>]
[06/03 13:28:55  17863s] 
[06/03 13:28:55  17863s] -help              # Prints out the command usage
[06/03 13:28:55  17863s] -cell <string>     # specify cell name to report edge type(s). (string, optional)
[06/03 13:28:55  17863s] -file <string>     # specify the file name to dump cell edge type(s). (string, optional)
[06/03 13:28:55  17863s] 
[06/03 13:28:55  17863s] 
[06/03 13:28:55  17863s] **ERROR: (IMPSYC-194):	Incorrect usage for command 'report_cell_edge_type'.
Type 'man IMPSYC-194' for more detail.
[06/03 13:28:55  17863s] 
[06/03 13:29:29  17870s] <CMD> report_cell_edge_type -cell UDB116SVT24_INV_1
[06/03 13:29:29  17870s] cell name                    edge type                          type name              cellrow             half-row            range low                     range high
[06/03 13:29:29  17870s] ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------
[06/03 13:29:29  17870s] UDB116SVT24_INV_1                right            SC6P75T_116CPP_CSC_BASE                  All                    -                    -                              -
[06/03 13:29:29  17870s] UDB116SVT24_INV_1                 left            SC6P75T_116CPP_CSC_BASE                  All                    -                    -                              -
[06/03 13:29:29  17870s] UDB116SVT24_INV_1                right           SC6P75T_116CPP_CSC_DRAIN                  All                    -                    -                              -
[06/03 13:35:58  17954s] <CMD> setPlaceMode -place_detail_context_aware_legal required
[06/03 13:36:07  17955s] <CMD> setPlaceMode -place_detail_legalization_inst_gap 1
[06/03 13:36:08  17955s] <CMD> setPlaceMode -place_detail_use_diffusion_transition_fill true
[06/03 13:36:31  17960s] 
[06/03 13:36:31  17960s] *** Memory Usage v#2 (Current mem = 44035.660M, initial mem = 820.863M) ***
[06/03 13:36:31  17960s] 
[06/03 13:36:31  17960s] *** Summary of all messages that are not suppressed in this session:
[06/03 13:36:31  17960s] Severity  ID               Count  Summary                                  
[06/03 13:36:31  17960s] WARNING   IMPLF-378            4  The spacing for cell edge type '%s' and ...
[06/03 13:36:31  17960s] WARNING   IMPFP-325            1  Floorplan of the design is resized. All ...
[06/03 13:36:31  17960s] WARNING   IMPFP-4026           4  Adjusting core to '%s' to %f due to trac...
[06/03 13:36:31  17960s] WARNING   IMPOGDS-1168       198  The GDSII text type is out of range (0-2...
[06/03 13:36:31  17960s] WARNING   IMPOGDS-1171         6  Structure name %s too long(>32). 32 is l...
[06/03 13:36:31  17960s] WARNING   IMPEXT-3493          2  The design extraction status has been re...
[06/03 13:36:31  17960s] ERROR     IMPSYC-194           1  Incorrect usage for command '%s'.        
[06/03 13:36:31  17960s] WARNING   IMPDC-1629           1  The default delay limit was set to %d. T...
[06/03 13:36:31  17960s] ERROR     IMPDC-2206           1  No capacitance value is specified for ce...
[06/03 13:36:31  17960s] ERROR     IMPDC-2205           1  Cannot find cell %s. Check whether the n...
[06/03 13:36:31  17960s] WARNING   IMPVFG-1198          4  The number of CPUs requested %d is large...
[06/03 13:36:31  17960s] WARNING   IMPPP-193            4  The currently specified %s spacing %f %s...
[06/03 13:36:31  17960s] WARNING   IMPSR-4302           1  Cap-table/qrcTechFile is found in the de...
[06/03 13:36:31  17960s] WARNING   IMPSR-4305         568  Reached the limit of the %d candidates f...
[06/03 13:36:31  17960s] WARNING   IMPSR-1254           2  Unable to connect the specified objects,...
[06/03 13:36:31  17960s] WARNING   IMPSR-1256           2  Unable to find any CORE class pad pin of...
[06/03 13:36:31  17960s] WARNING   IMPSP-5134           1  Setting %s to %0.3f (microns) as a multi...
[06/03 13:36:31  17960s] WARNING   IMPSP-5217           1  addFiller command is running on a postRo...
[06/03 13:36:31  17960s] ERROR     IMPSP-9051           1  Cell '%s' is not found.                  
[06/03 13:36:31  17960s] WARNING   IMPSP-5103           1  Cannot delete the specified physical ins...
[06/03 13:36:31  17960s] WARNING   IMPSP-2041           3  Found %d fixed insts that could not be c...
[06/03 13:36:31  17960s] WARNING   IMPOPT-7320          2  Glitch fixing has been disabled since gl...
[06/03 13:36:31  17960s] WARNING   IMPOPT-7329          1  Skipping refinePlace due to user configu...
[06/03 13:36:31  17960s] WARNING   IMPOPT-3802          2  The %s command does not support the dist...
[06/03 13:36:31  17960s] WARNING   IMPOPT-7077          1  Some of the LEF equivalent cells have di...
[06/03 13:36:31  17960s] ERROR     IMPCCOPT-2004        1  Cannot run %s as no clock trees are defi...
[06/03 13:36:31  17960s] WARNING   IMPREPO-200          1  There are %d Floating Ports in the top d...
[06/03 13:36:31  17960s] WARNING   IMPREPO-202          1  There are %d Ports connected to core ins...
[06/03 13:36:31  17960s] WARNING   IMPREPO-212          1  There are %d Floating I/O Pins.          
[06/03 13:36:31  17960s] WARNING   IMPREPO-213          1  There are %d I/O Pins connected to Non-I...
[06/03 13:36:31  17960s] WARNING   NRAG-44              6  Track pitch is too small compared with l...
[06/03 13:36:31  17960s] WARNING   NRDB-2135          350  Color conflict in cell %s, layer %s      
[06/03 13:36:31  17960s] WARNING   NRDB-733             4  %s %s in %s %s does not have a physical ...
[06/03 13:36:31  17960s] WARNING   NRDB-942             1  Reset route_exp_with_eco_for_shielding t...
[06/03 13:36:31  17960s] WARNING   NRDR-122             1  Fix drc only. Post-routing optimization ...
[06/03 13:36:31  17960s] WARNING   NRIG-1303            1  The congestion map does not match the GC...
[06/03 13:36:31  17960s] WARNING   NRIG-34            300  Power/Ground pin %s of instance %s is no...
[06/03 13:36:31  17960s] WARNING   NRIF-38              1  Option %s%s is not a Boolean option.     
[06/03 13:36:31  17960s] WARNING   NRIF-78              1  The option route_with_eco combined with ...
[06/03 13:36:31  17960s] WARNING   NRIF-95            151  Option setNanoRouteMode -routeTopRouting...
[06/03 13:36:31  17960s] ERROR     IMPTCM-67            1  Option %s and %s are mutually exclusive....
[06/03 13:36:31  17960s] ERROR     IMPTCM-3             4  "%s" is not a valid %s value for the %dt...
[06/03 13:36:31  17960s] ERROR     IMPTCM-23            1  "%s" is not a valid enum for "%s", the a...
[06/03 13:36:31  17960s] ERROR     IMPTCM-48            3  "%s" is not a legal option for command "...
[06/03 13:36:31  17960s] WARNING   TCLCMD-1403          2  '%s'                                     
[06/03 13:36:31  17960s] WARNING   TCLCMD-1461          1  Skipped unsupported command: %s          
[06/03 13:36:31  17960s] WARNING   TECHLIB-302         42  No function defined for cell '%s'. The c...
[06/03 13:36:31  17960s] *** Message Summary: 1674 warning(s), 14 error(s)
[06/03 13:36:31  17960s] 
[06/03 13:36:31  17960s] --- Ending "Innovus" (totcpu=4:59:22, real=15:42:26, mem=44035.7M) ---
