$date
	Wed Nov 29 19:17:16 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module RamChipTwo_tb $end
$var wire 8 ! out_data_tb [7:0] $end
$var reg 1 " clk_tb $end
$var reg 8 # in_data_tb [7:0] $end
$var reg 4 $ read_addr_tb [3:0] $end
$var reg 1 % we_tb $end
$var reg 4 & write_addr_tb [3:0] $end
$scope module mem0 $end
$var wire 1 " CLK $end
$var wire 1 % WE $end
$var wire 8 ' in_data [7:0] $end
$var wire 4 ( read_addr [3:0] $end
$var wire 4 ) write_addr [3:0] $end
$var reg 8 * out_data [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx *
b0 )
bx (
bx '
b0 &
x%
bx $
bx #
0"
bx !
$end
#1
1"
#2
0"
b11100011 #
b11100011 '
1%
#3
1"
#4
0"
#5
1"
#6
0"
b1 &
b1 )
#7
1"
#8
0"
b10101010 #
b10101010 '
#9
1"
#10
0"
#11
1"
#12
0"
0%
#13
1"
#14
0"
b1 $
b1 (
#15
b10101010 !
b10101010 *
1"
#16
0"
#17
1"
#18
0"
b10 &
b10 )
#19
1"
#20
0"
b11001100 #
b11001100 '
1%
#21
1"
#22
0"
#23
1"
#24
0"
0%
#25
1"
#26
0"
b10 $
b10 (
#27
b11001100 !
b11001100 *
1"
#28
0"
#29
1"
#30
0"
b11 &
b11 )
#31
1"
#32
0"
b1110110 #
b1110110 '
1%
#33
1"
#34
0"
#35
1"
#36
0"
0%
#37
1"
#38
0"
b11 $
b11 (
#39
b1110110 !
b1110110 *
1"
#40
0"
#41
1"
#42
0"
#43
1"
#44
0"
#45
1"
#46
0"
#47
1"
#48
0"
#49
1"
#50
0"
#51
1"
#52
0"
#53
1"
#54
0"
#55
1"
#56
0"
#57
1"
#58
0"
#59
1"
#60
0"
#61
1"
#62
0"
#63
1"
#64
0"
#65
1"
#66
0"
#67
1"
#68
0"
#69
1"
#70
0"
#71
1"
#72
0"
#73
1"
#74
0"
#75
1"
#76
0"
#77
1"
#78
0"
#79
1"
#80
0"
#81
1"
#82
0"
#83
1"
#84
0"
#85
1"
#86
0"
#87
1"
#88
0"
#89
1"
#90
0"
#91
1"
#92
0"
#93
1"
#94
0"
#95
1"
#96
0"
#97
1"
#98
0"
#99
1"
#100
0"
#101
1"
#102
0"
#103
1"
#104
0"
#105
1"
#106
0"
#107
1"
#108
0"
#109
1"
#110
0"
#111
1"
#112
0"
#113
1"
#114
0"
#115
1"
#116
0"
#117
1"
#118
0"
#119
1"
#120
0"
#121
1"
#122
0"
#123
1"
#124
0"
#125
1"
#126
0"
#127
1"
#128
0"
#129
1"
#130
0"
#131
1"
#132
0"
#133
1"
#134
0"
#135
1"
#136
0"
#137
1"
#138
0"
#139
1"
#140
0"
