<dec f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='52' type='296'/>
<doc f='llvm/llvm/lib/Target/X86/X86ISelLowering.h' l='50'>/// Bitwise logical XOR of floating point values. This corresponds
      /// to X86::XORPS or X86::XORPD.</doc>
<use f='llvm/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp' l='847' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel17PreprocessISelDAGEv'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelDAGToDAG.cpp' l='872' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel17PreprocessISelDAGEv'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='19148' u='r' c='_ZL15LowerFABSorFNEGN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28020' c='_ZNK4llvm17X86TargetLowering17getTargetNodeNameEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='28449' c='_ZNK4llvm17X86TargetLowering7isBinOpEj'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='34662' u='r' c='_ZL14combineBitcastPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='37738' u='r' c='_ZL24convertIntLogicToFPLogicPN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='40388' u='r' c='_ZL6isFNEGRN4llvm12SelectionDAGEPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='40492' c='_ZL17lowerX86FPLogicOpPN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='40524' u='r' c='_ZL10combineXorPN4llvm6SDNodeERNS_12SelectionDAGERNS_14TargetLowering15DAGCombinerInfoERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='40618' u='r' c='_ZL22combineFAndFNotToFAndnPN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='40622' u='r' c='_ZL22combineFAndFNotToFAndnPN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='40662' u='r' c='_ZL10combineFOrPN4llvm6SDNodeERNS_12SelectionDAGERKNS_12X86SubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='43524' c='_ZNK4llvm17X86TargetLowering17PerformDAGCombineEPNS_6SDNodeERNS_14TargetLowering15DAGCombinerInfoE'/>
