
---------- Begin Simulation Statistics ----------
final_tick                                 1287266000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  73390                       # Simulator instruction rate (inst/s)
host_mem_usage                                8649188                       # Number of bytes of host memory used
host_op_rate                                    88170                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.55                       # Real time elapsed on the host
host_tick_rate                             2274896321                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       40172                       # Number of instructions simulated
sim_ops                                         48280                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001246                       # Number of seconds simulated
sim_ticks                                  1245807000                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.795533                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    4294                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 6627                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                213                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               431                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              5282                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 46                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              64                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               18                       # Number of indirect misses.
system.cpu.branchPred.lookups                    8964                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1488                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            9                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       39248                       # Number of instructions committed
system.cpu.committedOps                         47220                       # Number of ops (including micro ops) committed
system.cpu.cpi                              63.483846                       # CPI: cycles per instruction
system.cpu.discardedOps                          1158                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              26168                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              5700                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             2790                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2367981                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.015752                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                          2491614                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   31553     66.82%     66.82% # Class of committed instruction
system.cpu.op_class_0::IntMult                      0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::MemRead                   7906     16.74%     83.56% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  7761     16.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    47220                       # Class of committed instruction
system.cpu.tickCycles                          123633                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             3                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq              23137                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             23137                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              7682                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             7682                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        30672                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        30962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.acctest.coherency_bus.master[0]::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 61638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       981504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        65002                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.acctest.coherency_bus.master[0]::system.l2.cpu_side           40                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1046546                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            30820                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  30820    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              30820                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           19252000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy              2000                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          11640500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23004000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               23136                       # Transaction distribution
system.membus.trans_dist::ReadResp              23137                       # Transaction distribution
system.membus.trans_dist::WriteReq               7681                       # Transaction distribution
system.membus.trans_dist::WriteResp              7681                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port        32858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        28319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        61639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  61639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port       983824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        62010                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1046698                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1046698                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             31301                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   31301    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               31301                       # Request fanout histogram
system.membus.reqLayer6.occupancy            25806000                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy               32000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              419500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            18107572                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy          101604500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              8.2                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.acctest.argmax.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.acctest.top.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.acctest.stream_dma_0.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.acctest.stream_dma_1.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq            1                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp            1                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq            1                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp            1                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.tol2bus.slave[4]            4                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total            4                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.tol2bus.slave[4]           40                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total           40                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples            2                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0            2    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total            2                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy         4000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer2.occupancy        21000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer2.utilization          0.0                       # Layer utilization (%)
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq           26                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp           26                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq           21                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp           21                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.top.pio           46                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total           46                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.top.local[0]::system.acctest.argmax.pio           22                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.top.local[0]::system.acctest.dma.pio           22                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.top.local[0]::total           44                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.argmax_spm.port            4                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total            4                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total           94                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.top.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total           32                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.top.local[0]::system.acctest.argmax.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.top.local[0]::system.acctest.dma.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.top.local[0]::total           77                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.argmax_spm.port           40                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total           40                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total          149                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy        35000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy        20000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy        26000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer3.occupancy        33000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer3.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer1.occupancy        30000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy        40000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer3.occupancy         4000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer3.utilization          0.0                       # Layer utilization (%)
system.acctest.argmax_spm.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.acctest.argmax_spm.bytes_read::.acctest.argmax.system.acctest.argmax          108                       # Number of bytes read from this memory
system.acctest.argmax_spm.bytes_read::.acctest.dma            4                       # Number of bytes read from this memory
system.acctest.argmax_spm.bytes_read::total          112                       # Number of bytes read from this memory
system.acctest.argmax_spm.bytes_written::.acctest.argmax.system.acctest.argmax            4                       # Number of bytes written to this memory
system.acctest.argmax_spm.bytes_written::.acctest.dma           36                       # Number of bytes written to this memory
system.acctest.argmax_spm.bytes_written::total           40                       # Number of bytes written to this memory
system.acctest.argmax_spm.num_reads::.acctest.argmax.system.acctest.argmax           27                       # Number of read requests responded to by this memory
system.acctest.argmax_spm.num_reads::.acctest.dma            1                       # Number of read requests responded to by this memory
system.acctest.argmax_spm.num_reads::total           28                       # Number of read requests responded to by this memory
system.acctest.argmax_spm.num_writes::.acctest.argmax.system.acctest.argmax            1                       # Number of write requests responded to by this memory
system.acctest.argmax_spm.num_writes::.acctest.dma            1                       # Number of write requests responded to by this memory
system.acctest.argmax_spm.num_writes::total            2                       # Number of write requests responded to by this memory
system.acctest.argmax_spm.bw_read::.acctest.argmax.system.acctest.argmax        86691                       # Total read bandwidth from this memory (bytes/s)
system.acctest.argmax_spm.bw_read::.acctest.dma         3211                       # Total read bandwidth from this memory (bytes/s)
system.acctest.argmax_spm.bw_read::total        89902                       # Total read bandwidth from this memory (bytes/s)
system.acctest.argmax_spm.bw_write::.acctest.argmax.system.acctest.argmax         3211                       # Write bandwidth from this memory (bytes/s)
system.acctest.argmax_spm.bw_write::.acctest.dma        28897                       # Write bandwidth from this memory (bytes/s)
system.acctest.argmax_spm.bw_write::total        32108                       # Write bandwidth from this memory (bytes/s)
system.acctest.argmax_spm.bw_total::.acctest.argmax.system.acctest.argmax        89902                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.argmax_spm.bw_total::.acctest.dma        32108                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.argmax_spm.bw_total::total       122009                       # Total bandwidth to/from this memory (bytes/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       981504                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2320                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       983824                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       981504                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       981504                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        15336                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data         1093                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        16429                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    787845950                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      1862247                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      789708197                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    787845950                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    787845950                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    787845950                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      1862247                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     789708197                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.l2.demand_misses::.acctest.dma               2                       # number of demand (read+write) misses
system.l2.demand_misses::total                      2                       # number of demand (read+write) misses
system.l2.overall_misses::.acctest.dma              2                       # number of overall misses
system.l2.overall_misses::total                     2                       # number of overall misses
system.l2.demand_miss_latency::.acctest.dma       173000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total           173000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.acctest.dma       173000                       # number of overall miss cycles
system.l2.overall_miss_latency::total          173000                       # number of overall miss cycles
system.l2.demand_accesses::.acctest.dma             2                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                    2                       # number of demand (read+write) accesses
system.l2.overall_accesses::.acctest.dma            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                   2                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.acctest.dma            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.acctest.dma            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.acctest.dma        86500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        86500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.acctest.dma        86500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        86500                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   1                       # number of writebacks
system.l2.writebacks::total                         1                       # number of writebacks
system.l2.demand_mshr_misses::.acctest.dma            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 2                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.acctest.dma            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                2                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu.inst        15336                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data        15481                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        30817                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.acctest.dma       153000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total       153000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.acctest.dma       153000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total       153000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.inst    775408000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data    470196500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1245604500                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.acctest.dma            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.acctest.dma            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.acctest.dma        76500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        76500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.acctest.dma        76500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        76500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50561.293688                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 30372.488857                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 40419.395139                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_misses::.acctest.dma              1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                     1                       # number of ReadReq misses
system.l2.ReadReq_miss_latency::.acctest.dma       101000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total          101000                       # number of ReadReq miss cycles
system.l2.ReadReq_accesses::.acctest.dma            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                   1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_miss_rate::.acctest.dma            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total                  1                       # miss rate for ReadReq accesses
system.l2.ReadReq_avg_miss_latency::.acctest.dma       101000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total       101000                       # average ReadReq miss latency
system.l2.ReadReq_mshr_misses::.acctest.dma            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total                1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable::.cpu.inst        15336                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data         7800                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total        23136                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_miss_latency::.acctest.dma        91000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total        91000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst    775408000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data    470196500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   1245604500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::.acctest.dma            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total             1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_avg_mshr_miss_latency::.acctest.dma        91000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total        91000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50561.293688                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 60281.602564                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 53838.368776                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_misses::.acctest.dma             1                       # number of WriteReq misses
system.l2.WriteReq_misses::total                    1                       # number of WriteReq misses
system.l2.WriteReq_miss_latency::.acctest.dma        72000                       # number of WriteReq miss cycles
system.l2.WriteReq_miss_latency::total          72000                       # number of WriteReq miss cycles
system.l2.WriteReq_accesses::.acctest.dma            1                       # number of WriteReq accesses(hits+misses)
system.l2.WriteReq_accesses::total                  1                       # number of WriteReq accesses(hits+misses)
system.l2.WriteReq_miss_rate::.acctest.dma            1                       # miss rate for WriteReq accesses
system.l2.WriteReq_miss_rate::total                 1                       # miss rate for WriteReq accesses
system.l2.WriteReq_avg_miss_latency::.acctest.dma        72000                       # average WriteReq miss latency
system.l2.WriteReq_avg_miss_latency::total        72000                       # average WriteReq miss latency
system.l2.WriteReq_mshr_misses::.acctest.dma            1                       # number of WriteReq MSHR misses
system.l2.WriteReq_mshr_misses::total               1                       # number of WriteReq MSHR misses
system.l2.WriteReq_mshr_uncacheable::.cpu.data         7681                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         7681                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_miss_latency::.acctest.dma        62000                       # number of WriteReq MSHR miss cycles
system.l2.WriteReq_mshr_miss_latency::total        62000                       # number of WriteReq MSHR miss cycles
system.l2.WriteReq_mshr_miss_rate::.acctest.dma            1                       # mshr miss rate for WriteReq accesses
system.l2.WriteReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteReq accesses
system.l2.WriteReq_avg_mshr_miss_latency::.acctest.dma        62000                       # average WriteReq mshr miss latency
system.l2.WriteReq_avg_mshr_miss_latency::total        62000                       # average WriteReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                     0.075472                       # Cycle average of tags in use
system.l2.tags.total_refs                           1                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         1                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                1223313000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.acctest.dma      0.075472                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.acctest.dma     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023             1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.000031                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                        18                       # Number of tag accesses
system.l2.tags.data_accesses                       18                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          32940                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              33068                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data        28878                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           28942                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6689                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data           7468                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               7469                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma         102745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          26440693                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              26543437                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          51372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         23180156                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23231528                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          51372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma        102745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         49620848                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             49774965                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.dma::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6210.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000066473750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20181                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6691                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       7469                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6691                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7469                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    495                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7452                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     25802500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   30980000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               141977500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      4164.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                22914.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5687                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                   564                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   396                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  3562                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                  2167                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     2                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                  278                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   80                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 7110                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    1                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    780.220472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   627.361166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   347.655204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           38      7.48%      7.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           26      5.12%     12.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           39      7.68%     20.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           22      4.33%     24.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           25      4.92%     29.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      3.35%     32.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      2.95%     35.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      4.72%     40.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          302     59.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          508                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 396544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   31680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   33068                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                28942                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       318.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     26.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1245870500                       # Total gap between requests
system.mem_ctrls.avgGap                      87985.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        31116                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.acctest.dma 102744.646642698266                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 24976581.444798432291                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6689                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            1                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data         7468                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma        65000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    141912500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     21215.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     98342400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         17966400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        463260000                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          579568800                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.215559                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1206474750                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     41600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3641400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1931655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            44353680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     98342400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        540333210                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         24243360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          712845705                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        572.195938                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     54015250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     41600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1150430500                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 206                       # Transaction distribution
system.iobus.trans_dist::WriteResp                206                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          412                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          412                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     412                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               419500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              206000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      1287266000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst        15336                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total        15336                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst   1013416000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total   1013416000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66080.855503                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66080.855503                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst        15336                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total        15336                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst   1013416000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total   1013416000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66080.855503                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66080.855503                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        15481                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        15481                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    567919500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    567919500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 36684.936374                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 36684.936374                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         7800                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         7800                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    567919500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    567919500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 72810.192308                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 72810.192308                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         7681                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         7681                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1287266000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 1287266500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  66456                       # Simulator instruction rate (inst/s)
host_mem_usage                                8650212                       # Number of bytes of host memory used
host_op_rate                                    79848                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.60                       # Real time elapsed on the host
host_tick_rate                             2060121310                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                       40174                       # Number of instructions simulated
sim_ops                                         48282                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.001246                       # Number of seconds simulated
sim_ticks                                  1245807500                       # Number of ticks simulated
system.acctest.coherency_bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.acctest.coherency_bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.acctest.coherency_bus.snoop_filter.tot_snoops            0                       # Total number of snoops made to the snoop filter.
system.cf0.dma_read_bytes                           0                       # Number of bytes transfered via DMA reads (not PRD).
system.cf0.dma_read_full_pages                      0                       # Number of full page size DMA reads (not PRD).
system.cf0.dma_read_txs                             0                       # Number of DMA read transactions (not PRD).
system.cf0.dma_write_bytes                          0                       # Number of bytes transfered via DMA writes.
system.cf0.dma_write_full_pages                     0                       # Number of full page size DMA writes.
system.cf0.dma_write_txs                            0                       # Number of DMA write transactions.
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             64.795533                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                    4294                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 6627                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                213                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect               431                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              5282                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits                 46                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups              64                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses               18                       # Number of indirect misses.
system.cpu.branchPred.lookups                    8964                       # Number of BP lookups
system.cpu.branchPred.usedRAS                    1488                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted            9                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                       39250                       # Number of instructions committed
system.cpu.committedOps                         47222                       # Number of ops (including micro ops) committed
system.cpu.cpi                              63.480637                       # CPI: cycles per instruction
system.cpu.discardedOps                          1158                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions              26168                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions              5700                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions             2790                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2367981                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.015753                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.kern.inst.arm                            0                       # number of arm instructions executed
system.cpu.kern.inst.quiesce                        0                       # number of quiesce instructions executed
system.cpu.numCycles                          2491615                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   1      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                   31554     66.82%     66.82% # Class of committed instruction
system.cpu.op_class_0::IntMult                      0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                      0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                      0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                      0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                     0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd                 0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp                 0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt                 0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv                 0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc                0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult                0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc             0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     66.82% # Class of committed instruction
system.cpu.op_class_0::MemRead                   7906     16.74%     83.56% # Class of committed instruction
system.cpu.op_class_0::MemWrite                  7761     16.44%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                    47222                       # Class of committed instruction
system.cpu.tickCycles                          123634                       # Number of cycles that the object actually ticked
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests            1                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests             3                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests            0                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops              0                       # Total number of snoops made to the snoop filter.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadReq              23137                       # Transaction distribution
system.tol2bus.trans_dist::ReadResp             23137                       # Transaction distribution
system.tol2bus.trans_dist::WriteReq              7682                       # Transaction distribution
system.tol2bus.trans_dist::WriteResp             7682                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        30672                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side        30962                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.acctest.coherency_bus.master[0]::system.l2.cpu_side            4                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                 61638                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       981504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side        65002                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.acctest.coherency_bus.master[0]::system.l2.cpu_side           40                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                1046546                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                               1                       # Total snoops (count)
system.tol2bus.snoopTraffic                        64                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            30820                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean                   0                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev                  0                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  30820    100.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::1                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              30820                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy           19252000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              1.5                       # Layer utilization (%)
system.tol2bus.respLayer4.occupancy              2000                       # Layer occupancy (ticks)
system.tol2bus.respLayer4.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          11640500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.9                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy          23004000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             1.8                       # Layer utilization (%)
system.bridge.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.iocache.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.iocache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.iocache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.iocache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.iocache.blocked::no_targets                  0                       # number of cycles access was blocked
system.iocache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.iocache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.iocache.replacements                         0                       # number of replacements
system.iocache.tags.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.iocache.tags.tagsinuse                       0                       # Cycle average of tags in use
system.iocache.tags.total_refs                      0                       # Total number of references to valid blocks.
system.iocache.tags.sampled_refs                    0                       # Sample count of references to valid blocks.
system.iocache.tags.avg_refs                      nan                       # Average number of references to valid blocks.
system.iocache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.iocache.tags.tag_accesses                    0                       # Number of tag accesses
system.iocache.tags.data_accesses                   0                       # Number of data accesses
system.membus.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadReq               23136                       # Transaction distribution
system.membus.trans_dist::ReadResp              23137                       # Transaction distribution
system.membus.trans_dist::WriteReq               7681                       # Transaction distribution
system.membus.trans_dist::WriteResp              7681                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                1                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq             1                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.bridge.slave          412                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.bootmem.port        32858                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.realview.gic.pio            4                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        28319                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::system.acctest.mem2cls.slave           46                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total        61639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  61639                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.bridge.slave          824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.bootmem.port       983824                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.realview.gic.pio            8                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port        62010                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.acctest.mem2cls.slave           32                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total      1046698                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1046698                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             31301                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   31301    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               31301                       # Request fanout histogram
system.membus.reqLayer6.occupancy            25806000                       # Layer occupancy (ticks)
system.membus.reqLayer6.utilization               2.1                       # Layer utilization (%)
system.membus.reqLayer7.occupancy               32000                       # Layer occupancy (ticks)
system.membus.reqLayer7.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy              419500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.reqLayer1.occupancy            18107572                       # Layer occupancy (ticks)
system.membus.reqLayer1.utilization               1.5                       # Layer utilization (%)
system.membus.reqLayer2.occupancy                3500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.badaddr_responder.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.membus.respLayer3.occupancy          101604500                       # Layer occupancy (ticks)
system.membus.respLayer3.utilization              8.2                       # Layer utilization (%)
system.acctest.dma.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.acctest.argmax.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.acctest.top.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.acctest.stream_dma_0.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.acctest.stream_dma_1.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.acctest.coherency_bus.trans_dist::ReadReq            1                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::ReadResp            1                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteReq            1                       # Transaction distribution
system.acctest.coherency_bus.trans_dist::WriteResp            1                       # Transaction distribution
system.acctest.coherency_bus.pkt_count_system.acctest.dma.dma::system.tol2bus.slave[4]            4                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_count::total            4                       # Packet count per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size_system.acctest.dma.dma::system.tol2bus.slave[4]           40                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.pkt_size::total           40                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.coherency_bus.snoops                 0                       # Total snoops (count)
system.acctest.coherency_bus.snoopTraffic            0                       # Total snoop traffic (bytes)
system.acctest.coherency_bus.snoop_fanout::samples            2                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::mean            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::stdev            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::underflows            0      0.00%      0.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::0            2    100.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::overflows            0      0.00%    100.00% # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::min_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::max_value            0                       # Request fanout histogram
system.acctest.coherency_bus.snoop_fanout::total            2                       # Request fanout histogram
system.acctest.coherency_bus.reqLayer0.occupancy         4000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.coherency_bus.respLayer2.occupancy        21000                       # Layer occupancy (ticks)
system.acctest.coherency_bus.respLayer2.utilization          0.0                       # Layer utilization (%)
system.acctest.mem2cls.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.acctest.local_bus.trans_dist::ReadReq           26                       # Transaction distribution
system.acctest.local_bus.trans_dist::ReadResp           26                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteReq           21                       # Transaction distribution
system.acctest.local_bus.trans_dist::WriteResp           21                       # Transaction distribution
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::system.acctest.top.pio           46                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.mem2cls.master::total           46                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.top.local[0]::system.acctest.argmax.pio           22                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.top.local[0]::system.acctest.dma.pio           22                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.top.local[0]::total           44                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::system.acctest.argmax_spm.port            4                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count_system.acctest.dma.dma::total            4                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_count::total           94                       # Packet count per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::system.acctest.top.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.mem2cls.master::total           32                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.top.local[0]::system.acctest.argmax.pio           32                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.top.local[0]::system.acctest.dma.pio           45                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.top.local[0]::total           77                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::system.acctest.argmax_spm.port           40                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size_system.acctest.dma.dma::total           40                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.pkt_size::total          149                       # Cumulative packet size per connected master and slave (bytes)
system.acctest.local_bus.reqLayer0.occupancy        35000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer1.occupancy        20000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer1.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer2.occupancy        26000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer2.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.reqLayer3.occupancy        33000                       # Layer occupancy (ticks)
system.acctest.local_bus.reqLayer3.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer1.occupancy        30000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer1.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer0.occupancy        40000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer0.utilization          0.0                       # Layer utilization (%)
system.acctest.local_bus.respLayer3.occupancy         4000                       # Layer occupancy (ticks)
system.acctest.local_bus.respLayer3.utilization          0.0                       # Layer utilization (%)
system.acctest.argmax_spm.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.acctest.argmax_spm.bytes_read::.acctest.argmax.system.acctest.argmax          108                       # Number of bytes read from this memory
system.acctest.argmax_spm.bytes_read::.acctest.dma            4                       # Number of bytes read from this memory
system.acctest.argmax_spm.bytes_read::total          112                       # Number of bytes read from this memory
system.acctest.argmax_spm.bytes_written::.acctest.argmax.system.acctest.argmax            4                       # Number of bytes written to this memory
system.acctest.argmax_spm.bytes_written::.acctest.dma           36                       # Number of bytes written to this memory
system.acctest.argmax_spm.bytes_written::total           40                       # Number of bytes written to this memory
system.acctest.argmax_spm.num_reads::.acctest.argmax.system.acctest.argmax           27                       # Number of read requests responded to by this memory
system.acctest.argmax_spm.num_reads::.acctest.dma            1                       # Number of read requests responded to by this memory
system.acctest.argmax_spm.num_reads::total           28                       # Number of read requests responded to by this memory
system.acctest.argmax_spm.num_writes::.acctest.argmax.system.acctest.argmax            1                       # Number of write requests responded to by this memory
system.acctest.argmax_spm.num_writes::.acctest.dma            1                       # Number of write requests responded to by this memory
system.acctest.argmax_spm.num_writes::total            2                       # Number of write requests responded to by this memory
system.acctest.argmax_spm.bw_read::.acctest.argmax.system.acctest.argmax        86691                       # Total read bandwidth from this memory (bytes/s)
system.acctest.argmax_spm.bw_read::.acctest.dma         3211                       # Total read bandwidth from this memory (bytes/s)
system.acctest.argmax_spm.bw_read::total        89902                       # Total read bandwidth from this memory (bytes/s)
system.acctest.argmax_spm.bw_write::.acctest.argmax.system.acctest.argmax         3211                       # Write bandwidth from this memory (bytes/s)
system.acctest.argmax_spm.bw_write::.acctest.dma        28897                       # Write bandwidth from this memory (bytes/s)
system.acctest.argmax_spm.bw_write::total        32108                       # Write bandwidth from this memory (bytes/s)
system.acctest.argmax_spm.bw_total::.acctest.argmax.system.acctest.argmax        89902                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.argmax_spm.bw_total::.acctest.dma        32108                       # Total bandwidth to/from this memory (bytes/s)
system.acctest.argmax_spm.bw_total::total       122009                       # Total bandwidth to/from this memory (bytes/s)
system.clk_domain.clock                          1000                       # Clock period in ticks
system.realview.hdlcd.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.realview.realview_io.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.realview.bootmem.bytes_read::.cpu.inst       981504                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::.cpu.data         2320                       # Number of bytes read from this memory
system.realview.bootmem.bytes_read::total       983824                       # Number of bytes read from this memory
system.realview.bootmem.bytes_inst_read::.cpu.inst       981504                       # Number of instructions bytes read from this memory
system.realview.bootmem.bytes_inst_read::total       981504                       # Number of instructions bytes read from this memory
system.realview.bootmem.num_reads::.cpu.inst        15336                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::.cpu.data         1093                       # Number of read requests responded to by this memory
system.realview.bootmem.num_reads::total        16429                       # Number of read requests responded to by this memory
system.realview.bootmem.bw_read::.cpu.inst    787845634                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::.cpu.data      1862246                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_read::total      789707880                       # Total read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::.cpu.inst    787845634                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_inst_read::total    787845634                       # Instruction read bandwidth from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.inst    787845634                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::.cpu.data      1862246                       # Total bandwidth to/from this memory (bytes/s)
system.realview.bootmem.bw_total::total     789707880                       # Total bandwidth to/from this memory (bytes/s)
system.realview.pci_host.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.realview.rtc.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.realview.uart.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.realview.gicv2m.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.realview.mcc.osc_mcc.clock               20000                       # Clock period in ticks
system.realview.mcc.osc_peripheral.clock        41667                       # Clock period in ticks
system.realview.mcc.osc_clcd.clock              42105                       # Clock period in ticks
system.realview.mcc.osc_system_bus.clock        41667                       # Clock period in ticks
system.realview.dcc.osc_smb.clock               20000                       # Clock period in ticks
system.realview.dcc.osc_hsbm.clock              25000                       # Clock period in ticks
system.realview.dcc.osc_ddr.clock               25000                       # Clock period in ticks
system.realview.dcc.osc_cpu.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_sys.clock               16667                       # Clock period in ticks
system.realview.dcc.osc_pxl.clock               42105                       # Clock period in ticks
system.realview.generic_timer.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.realview.kmi1.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.realview.kmi0.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.realview.gic.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.realview.clock24MHz.clock                41667                       # Clock period in ticks
system.realview.clock24MHz.voltage_domain.voltage     3.300000                       # Voltage in Volts
system.realview.energy_ctrl.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.realview.vio1.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.realview.vio0.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.realview.vgic.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.pci_ide.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.l2.demand_misses::.acctest.dma               2                       # number of demand (read+write) misses
system.l2.demand_misses::total                      2                       # number of demand (read+write) misses
system.l2.overall_misses::.acctest.dma              2                       # number of overall misses
system.l2.overall_misses::total                     2                       # number of overall misses
system.l2.demand_miss_latency::.acctest.dma       173000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total           173000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.acctest.dma       173000                       # number of overall miss cycles
system.l2.overall_miss_latency::total          173000                       # number of overall miss cycles
system.l2.demand_accesses::.acctest.dma             2                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                    2                       # number of demand (read+write) accesses
system.l2.overall_accesses::.acctest.dma            2                       # number of overall (read+write) accesses
system.l2.overall_accesses::total                   2                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.acctest.dma            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::total                   1                       # miss rate for demand accesses
system.l2.overall_miss_rate::.acctest.dma            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::total                  1                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.acctest.dma        86500                       # average overall miss latency
system.l2.demand_avg_miss_latency::total        86500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.acctest.dma        86500                       # average overall miss latency
system.l2.overall_avg_miss_latency::total        86500                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                   1                       # number of writebacks
system.l2.writebacks::total                         1                       # number of writebacks
system.l2.demand_mshr_misses::.acctest.dma            2                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total                 2                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.acctest.dma            2                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total                2                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_misses::.cpu.inst        15336                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::.cpu.data        15481                       # number of overall MSHR uncacheable misses
system.l2.overall_mshr_uncacheable_misses::total        30817                       # number of overall MSHR uncacheable misses
system.l2.demand_mshr_miss_latency::.acctest.dma       153000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total       153000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.acctest.dma       153000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total       153000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.inst    775408000                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::.cpu.data    470196500                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_latency::total   1245604500                       # number of overall MSHR uncacheable cycles
system.l2.demand_mshr_miss_rate::.acctest.dma            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total              1                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.acctest.dma            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total             1                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.acctest.dma        76500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total        76500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.acctest.dma        76500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total        76500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.inst 50561.293688                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::.cpu.data 30372.488857                       # average overall mshr uncacheable latency
system.l2.overall_avg_mshr_uncacheable_latency::total 40419.395139                       # average overall mshr uncacheable latency
system.l2.replacements                              0                       # number of replacements
system.l2.ReadReq_misses::.acctest.dma              1                       # number of ReadReq misses
system.l2.ReadReq_misses::total                     1                       # number of ReadReq misses
system.l2.ReadReq_miss_latency::.acctest.dma       101000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total          101000                       # number of ReadReq miss cycles
system.l2.ReadReq_accesses::.acctest.dma            1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total                   1                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_miss_rate::.acctest.dma            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total                  1                       # miss rate for ReadReq accesses
system.l2.ReadReq_avg_miss_latency::.acctest.dma       101000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total       101000                       # average ReadReq miss latency
system.l2.ReadReq_mshr_misses::.acctest.dma            1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total                1                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_uncacheable::.cpu.inst        15336                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::.cpu.data         7800                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_uncacheable::total        23136                       # number of ReadReq MSHR uncacheable
system.l2.ReadReq_mshr_miss_latency::.acctest.dma        91000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total        91000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.inst    775408000                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::.cpu.data    470196500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_uncacheable_latency::total   1245604500                       # number of ReadReq MSHR uncacheable cycles
system.l2.ReadReq_mshr_miss_rate::.acctest.dma            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total             1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_avg_mshr_miss_latency::.acctest.dma        91000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total        91000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 50561.293688                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 60281.602564                       # average ReadReq mshr uncacheable latency
system.l2.ReadReq_avg_mshr_uncacheable_latency::total 53838.368776                       # average ReadReq mshr uncacheable latency
system.l2.WriteReq_misses::.acctest.dma             1                       # number of WriteReq misses
system.l2.WriteReq_misses::total                    1                       # number of WriteReq misses
system.l2.WriteReq_miss_latency::.acctest.dma        72000                       # number of WriteReq miss cycles
system.l2.WriteReq_miss_latency::total          72000                       # number of WriteReq miss cycles
system.l2.WriteReq_accesses::.acctest.dma            1                       # number of WriteReq accesses(hits+misses)
system.l2.WriteReq_accesses::total                  1                       # number of WriteReq accesses(hits+misses)
system.l2.WriteReq_miss_rate::.acctest.dma            1                       # miss rate for WriteReq accesses
system.l2.WriteReq_miss_rate::total                 1                       # miss rate for WriteReq accesses
system.l2.WriteReq_avg_miss_latency::.acctest.dma        72000                       # average WriteReq miss latency
system.l2.WriteReq_avg_miss_latency::total        72000                       # average WriteReq miss latency
system.l2.WriteReq_mshr_misses::.acctest.dma            1                       # number of WriteReq MSHR misses
system.l2.WriteReq_mshr_misses::total               1                       # number of WriteReq MSHR misses
system.l2.WriteReq_mshr_uncacheable::.cpu.data         7681                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_uncacheable::total         7681                       # number of WriteReq MSHR uncacheable
system.l2.WriteReq_mshr_miss_latency::.acctest.dma        62000                       # number of WriteReq MSHR miss cycles
system.l2.WriteReq_mshr_miss_latency::total        62000                       # number of WriteReq MSHR miss cycles
system.l2.WriteReq_mshr_miss_rate::.acctest.dma            1                       # mshr miss rate for WriteReq accesses
system.l2.WriteReq_mshr_miss_rate::total            1                       # mshr miss rate for WriteReq accesses
system.l2.WriteReq_avg_mshr_miss_latency::.acctest.dma        62000                       # average WriteReq mshr miss latency
system.l2.WriteReq_avg_mshr_miss_latency::total        62000                       # average WriteReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                     0.075472                       # Cycle average of tags in use
system.l2.tags.total_refs                           2                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                         2                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                             1                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                1223313000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.acctest.dma      0.075472                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.acctest.dma     0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.000002                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1023             1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1023::1            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1023     0.000031                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                        18                       # Number of tag accesses
system.l2.tags.data_accesses                       18                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.acctest.dma          128                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data          32940                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              33068                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::.cpu.data        28878                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total           28942                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.acctest.dma            2                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            6689                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                6691                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks            1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::.cpu.data           7468                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total               7469                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.acctest.dma         102745                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          26440682                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              26543427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks          51372                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.cpu.data         23180146                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             23231519                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks          51372                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.acctest.dma        102745                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         49620828                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             49774945                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples         1.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.acctest.dma::samples         2.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      6210.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000066473750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            0                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            0                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               20181                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                  0                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        6691                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       7469                       # Number of write requests accepted
system.mem_ctrls.readBursts                      6691                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     7469                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                    495                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                  7452                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0              6087                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               109                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.11                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     25802500                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   30980000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               141977500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      4164.38                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                22914.38                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     5687                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 91.79                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                   564                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                   396                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                  3562                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                  2167                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     2                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                  278                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                   80                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                 7110                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    1                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    6170                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      26                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples          508                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    780.220472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   627.361166                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   347.655204                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           38      7.48%      7.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           26      5.12%     12.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383           39      7.68%     20.28% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           22      4.33%     24.61% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           25      4.92%     29.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           17      3.35%     32.87% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      2.95%     35.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           24      4.72%     40.55% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          302     59.45%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total          508                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM                 396544                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                   31680                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   33068                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                28942                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       318.30                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                     26.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     23.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         2.49                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     2.49                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                    1245870500                       # Total gap between requests
system.mem_ctrls.avgGap                      87985.20                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.acctest.dma          128                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data        31116                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.acctest.dma 102744.605406533519                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 24976571.420544505119                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.acctest.dma            2                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         6689                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks            1                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.cpu.data         7468                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.acctest.dma        65000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    141912500                       # Per-master read total memory access latency
system.mem_ctrls.masterReadAvgLat::.acctest.dma     32500.00                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     21215.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks         0.00                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteAvgLat::.cpu.data         0.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    91.53                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy                    0                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy                    0                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy                   0                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     98342400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy         17966400                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy        463260480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy          579569280                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        465.215758                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   1206475250                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF     41600000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              3641400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              1931655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            44353680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy                  0                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     98342400.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy        540333780                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy         24243360                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy          712846275                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        572.196166                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE     54015250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF     41600000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1150431000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.iobus.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.iobus.trans_dist::WriteReq                 206                       # Transaction distribution
system.iobus.trans_dist::WriteResp                206                       # Transaction distribution
system.iobus.pkt_count_system.bridge.master::system.realview.uart.pio          412                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count_system.bridge.master::total          412                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_count::total                     412                       # Packet count per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::system.realview.uart.pio          824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size_system.bridge.master::total          824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.pkt_size::total                      824                       # Cumulative packet size per connected master and slave (bytes)
system.iobus.reqLayer1.occupancy               419500                       # Layer occupancy (ticks)
system.iobus.reqLayer1.utilization                0.0                       # Layer utilization (%)
system.iobus.respLayer0.occupancy              206000                       # Layer occupancy (ticks)
system.iobus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON      1287266500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.overall_mshr_uncacheable_misses::.cpu.inst        15336                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_misses::total        15336                       # number of overall MSHR uncacheable misses
system.cpu.icache.overall_mshr_uncacheable_latency::.cpu.inst   1013416000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_latency::total   1013416000                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_avg_mshr_uncacheable_latency::.cpu.inst 66080.855503                       # average overall mshr uncacheable latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency::total 66080.855503                       # average overall mshr uncacheable latency
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.ReadReq_mshr_uncacheable::.cpu.inst        15336                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable::total        15336                       # number of ReadReq MSHR uncacheable
system.cpu.icache.ReadReq_mshr_uncacheable_latency::.cpu.inst   1013416000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_mshr_uncacheable_latency::total   1013416000                       # number of ReadReq MSHR uncacheable cycles
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::.cpu.inst 66080.855503                       # average ReadReq mshr uncacheable latency
system.cpu.icache.ReadReq_avg_mshr_uncacheable_latency::total 66080.855503                       # average ReadReq mshr uncacheable latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.overall_mshr_uncacheable_misses::.cpu.data        15481                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_misses::total        15481                       # number of overall MSHR uncacheable misses
system.cpu.dcache.overall_mshr_uncacheable_latency::.cpu.data    567919500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_latency::total    567919500                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::.cpu.data 36684.936374                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency::total 36684.936374                       # average overall mshr uncacheable latency
system.cpu.dcache.replacements                      0                       # number of replacements
system.cpu.dcache.ReadReq_mshr_uncacheable::.cpu.data         7800                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable::total         7800                       # number of ReadReq MSHR uncacheable
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::.cpu.data    567919500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_mshr_uncacheable_latency::total    567919500                       # number of ReadReq MSHR uncacheable cycles
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::.cpu.data 72810.192308                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.ReadReq_avg_mshr_uncacheable_latency::total 72810.192308                       # average ReadReq mshr uncacheable latency
system.cpu.dcache.WriteReq_mshr_uncacheable::.cpu.data         7681                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.WriteReq_mshr_uncacheable::total         7681                       # number of WriteReq MSHR uncacheable
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                    0                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                   0                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 0                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                   nan                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                0                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED   1287266500                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
