// Seed: 1305850004
module module_0 (
    input logic id_0,
    output id_1,
    input logic id_2
);
  always begin
    id_1 <= (1);
  end
endmodule
