library verilog;
use verilog.vl_types.all;
entity eight_one_mux is
    port(
        data_out        : out    vl_logic;
        data_in         : in     vl_logic_vector(7 downto 0);
        sel             : in     vl_logic_vector(2 downto 0)
    );
end eight_one_mux;
