\hypertarget{vga_8h}{}\section{/home/beebop/src/os\+\_\+4/src/vga.h File Reference}
\label{vga_8h}\index{/home/beebop/src/os\+\_\+4/src/vga.\+h@{/home/beebop/src/os\+\_\+4/src/vga.\+h}}
This graph shows which files directly or indirectly include this file\+:\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=188pt]{vga_8h__dep__incl}
\end{center}
\end{figure}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{vga_8h_a13c24b1ab7fee4a72f92c42dedb1f6f5}{V\+G\+A\+\_\+\+I\+D\+X\+\_\+\+D\+A\+T}~0x3\+C0
\item 
\#define \hyperlink{vga_8h_aaebe724fc2d035e37bef596584215260}{V\+G\+A\+\_\+\+M\+O\+R}~0x3\+C2
\item 
\#define \hyperlink{vga_8h_ad4c5bd530a03da9cb5aa105c9ceee573}{V\+G\+A\+\_\+\+M\+I\+R}~0x3\+C\+C
\item 
\#define \hyperlink{vga_8h_acc1e836eff172df31ca8bcf8b7432db8}{V\+G\+A\+\_\+\+R1}~0x3\+C4
\item 
\#define \hyperlink{vga_8h_a50f857994df9f7a13d25bd9e59291b0c}{V\+G\+A\+\_\+\+R2}~0x3\+C\+E
\item 
\#define \hyperlink{vga_8h_a06b547fd2de2a5c5ed223e95844f6d38}{V\+G\+A\+\_\+\+R3}~0x3\+D4
\item 
\#define \hyperlink{vga_8h_a83a1104fbaf8794026d8ef5d84c651ef}{V\+G\+A\+\_\+\+D\+A\+C\+M\+A\+S\+K}~0x3\+C6
\item 
\#define \hyperlink{vga_8h_ae190246c8300bdebabaf41aa7b98de94}{V\+G\+A\+\_\+\+D\+A\+C1}~0x3\+C8
\item 
\#define \hyperlink{vga_8h_a74ae869daeda5575bd9cd4458e1d6f9c}{V\+G\+A\+\_\+\+D\+A\+C2}~0x3\+C9
\item 
\#define \hyperlink{vga_8h_a593c4720b0ab1f310cf71dc053885d19}{V\+G\+A\+\_\+\+D\+A\+C3}~0x3\+C7
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{vga_8h_adef84c325b6265f4d05f439987eab121}{init\+\_\+vga} (void)
\item 
void \hyperlink{vga_8h_a42459dac9039d9b2c44b2c535969eeb0}{vga\+\_\+write\+\_\+reg} (unsigned short port, unsigned char idx, unsigned char dat)
\end{DoxyCompactItemize}


\subsection{Macro Definition Documentation}
\hypertarget{vga_8h_ae190246c8300bdebabaf41aa7b98de94}{}\index{vga.\+h@{vga.\+h}!V\+G\+A\+\_\+\+D\+A\+C1@{V\+G\+A\+\_\+\+D\+A\+C1}}
\index{V\+G\+A\+\_\+\+D\+A\+C1@{V\+G\+A\+\_\+\+D\+A\+C1}!vga.\+h@{vga.\+h}}
\subsubsection[{V\+G\+A\+\_\+\+D\+A\+C1}]{\setlength{\rightskip}{0pt plus 5cm}\#define V\+G\+A\+\_\+\+D\+A\+C1~0x3\+C8}\label{vga_8h_ae190246c8300bdebabaf41aa7b98de94}
\hypertarget{vga_8h_a74ae869daeda5575bd9cd4458e1d6f9c}{}\index{vga.\+h@{vga.\+h}!V\+G\+A\+\_\+\+D\+A\+C2@{V\+G\+A\+\_\+\+D\+A\+C2}}
\index{V\+G\+A\+\_\+\+D\+A\+C2@{V\+G\+A\+\_\+\+D\+A\+C2}!vga.\+h@{vga.\+h}}
\subsubsection[{V\+G\+A\+\_\+\+D\+A\+C2}]{\setlength{\rightskip}{0pt plus 5cm}\#define V\+G\+A\+\_\+\+D\+A\+C2~0x3\+C9}\label{vga_8h_a74ae869daeda5575bd9cd4458e1d6f9c}
\hypertarget{vga_8h_a593c4720b0ab1f310cf71dc053885d19}{}\index{vga.\+h@{vga.\+h}!V\+G\+A\+\_\+\+D\+A\+C3@{V\+G\+A\+\_\+\+D\+A\+C3}}
\index{V\+G\+A\+\_\+\+D\+A\+C3@{V\+G\+A\+\_\+\+D\+A\+C3}!vga.\+h@{vga.\+h}}
\subsubsection[{V\+G\+A\+\_\+\+D\+A\+C3}]{\setlength{\rightskip}{0pt plus 5cm}\#define V\+G\+A\+\_\+\+D\+A\+C3~0x3\+C7}\label{vga_8h_a593c4720b0ab1f310cf71dc053885d19}
\hypertarget{vga_8h_a83a1104fbaf8794026d8ef5d84c651ef}{}\index{vga.\+h@{vga.\+h}!V\+G\+A\+\_\+\+D\+A\+C\+M\+A\+S\+K@{V\+G\+A\+\_\+\+D\+A\+C\+M\+A\+S\+K}}
\index{V\+G\+A\+\_\+\+D\+A\+C\+M\+A\+S\+K@{V\+G\+A\+\_\+\+D\+A\+C\+M\+A\+S\+K}!vga.\+h@{vga.\+h}}
\subsubsection[{V\+G\+A\+\_\+\+D\+A\+C\+M\+A\+S\+K}]{\setlength{\rightskip}{0pt plus 5cm}\#define V\+G\+A\+\_\+\+D\+A\+C\+M\+A\+S\+K~0x3\+C6}\label{vga_8h_a83a1104fbaf8794026d8ef5d84c651ef}
\hypertarget{vga_8h_a13c24b1ab7fee4a72f92c42dedb1f6f5}{}\index{vga.\+h@{vga.\+h}!V\+G\+A\+\_\+\+I\+D\+X\+\_\+\+D\+A\+T@{V\+G\+A\+\_\+\+I\+D\+X\+\_\+\+D\+A\+T}}
\index{V\+G\+A\+\_\+\+I\+D\+X\+\_\+\+D\+A\+T@{V\+G\+A\+\_\+\+I\+D\+X\+\_\+\+D\+A\+T}!vga.\+h@{vga.\+h}}
\subsubsection[{V\+G\+A\+\_\+\+I\+D\+X\+\_\+\+D\+A\+T}]{\setlength{\rightskip}{0pt plus 5cm}\#define V\+G\+A\+\_\+\+I\+D\+X\+\_\+\+D\+A\+T~0x3\+C0}\label{vga_8h_a13c24b1ab7fee4a72f92c42dedb1f6f5}
V\+G\+A index/data port. Alternates between index and data bytes. Read V\+G\+A\+\_\+\+I\+D\+X\+\_\+\+R\+S\+T to reset it to the \textquotesingle{}index\textquotesingle{} state. \hypertarget{vga_8h_ad4c5bd530a03da9cb5aa105c9ceee573}{}\index{vga.\+h@{vga.\+h}!V\+G\+A\+\_\+\+M\+I\+R@{V\+G\+A\+\_\+\+M\+I\+R}}
\index{V\+G\+A\+\_\+\+M\+I\+R@{V\+G\+A\+\_\+\+M\+I\+R}!vga.\+h@{vga.\+h}}
\subsubsection[{V\+G\+A\+\_\+\+M\+I\+R}]{\setlength{\rightskip}{0pt plus 5cm}\#define V\+G\+A\+\_\+\+M\+I\+R~0x3\+C\+C}\label{vga_8h_ad4c5bd530a03da9cb5aa105c9ceee573}
V\+G\+A misc. input register. \hypertarget{vga_8h_aaebe724fc2d035e37bef596584215260}{}\index{vga.\+h@{vga.\+h}!V\+G\+A\+\_\+\+M\+O\+R@{V\+G\+A\+\_\+\+M\+O\+R}}
\index{V\+G\+A\+\_\+\+M\+O\+R@{V\+G\+A\+\_\+\+M\+O\+R}!vga.\+h@{vga.\+h}}
\subsubsection[{V\+G\+A\+\_\+\+M\+O\+R}]{\setlength{\rightskip}{0pt plus 5cm}\#define V\+G\+A\+\_\+\+M\+O\+R~0x3\+C2}\label{vga_8h_aaebe724fc2d035e37bef596584215260}
V\+G\+A misc. output register. \hypertarget{vga_8h_acc1e836eff172df31ca8bcf8b7432db8}{}\index{vga.\+h@{vga.\+h}!V\+G\+A\+\_\+\+R1@{V\+G\+A\+\_\+\+R1}}
\index{V\+G\+A\+\_\+\+R1@{V\+G\+A\+\_\+\+R1}!vga.\+h@{vga.\+h}}
\subsubsection[{V\+G\+A\+\_\+\+R1}]{\setlength{\rightskip}{0pt plus 5cm}\#define V\+G\+A\+\_\+\+R1~0x3\+C4}\label{vga_8h_acc1e836eff172df31ca8bcf8b7432db8}
\hypertarget{vga_8h_a50f857994df9f7a13d25bd9e59291b0c}{}\index{vga.\+h@{vga.\+h}!V\+G\+A\+\_\+\+R2@{V\+G\+A\+\_\+\+R2}}
\index{V\+G\+A\+\_\+\+R2@{V\+G\+A\+\_\+\+R2}!vga.\+h@{vga.\+h}}
\subsubsection[{V\+G\+A\+\_\+\+R2}]{\setlength{\rightskip}{0pt plus 5cm}\#define V\+G\+A\+\_\+\+R2~0x3\+C\+E}\label{vga_8h_a50f857994df9f7a13d25bd9e59291b0c}
\hypertarget{vga_8h_a06b547fd2de2a5c5ed223e95844f6d38}{}\index{vga.\+h@{vga.\+h}!V\+G\+A\+\_\+\+R3@{V\+G\+A\+\_\+\+R3}}
\index{V\+G\+A\+\_\+\+R3@{V\+G\+A\+\_\+\+R3}!vga.\+h@{vga.\+h}}
\subsubsection[{V\+G\+A\+\_\+\+R3}]{\setlength{\rightskip}{0pt plus 5cm}\#define V\+G\+A\+\_\+\+R3~0x3\+D4}\label{vga_8h_a06b547fd2de2a5c5ed223e95844f6d38}


\subsection{Function Documentation}
\hypertarget{vga_8h_adef84c325b6265f4d05f439987eab121}{}\index{vga.\+h@{vga.\+h}!init\+\_\+vga@{init\+\_\+vga}}
\index{init\+\_\+vga@{init\+\_\+vga}!vga.\+h@{vga.\+h}}
\subsubsection[{init\+\_\+vga}]{\setlength{\rightskip}{0pt plus 5cm}void init\+\_\+vga (
\begin{DoxyParamCaption}
\item[{void}]{}
\end{DoxyParamCaption}
)}\label{vga_8h_adef84c325b6265f4d05f439987eab121}
Initialize the V\+G\+A subsystem and clear the screen. Currently initializes it in graphics mode. \hypertarget{vga_8h_a42459dac9039d9b2c44b2c535969eeb0}{}\index{vga.\+h@{vga.\+h}!vga\+\_\+write\+\_\+reg@{vga\+\_\+write\+\_\+reg}}
\index{vga\+\_\+write\+\_\+reg@{vga\+\_\+write\+\_\+reg}!vga.\+h@{vga.\+h}}
\subsubsection[{vga\+\_\+write\+\_\+reg}]{\setlength{\rightskip}{0pt plus 5cm}void vga\+\_\+write\+\_\+reg (
\begin{DoxyParamCaption}
\item[{unsigned short}]{port, }
\item[{unsigned char}]{idx, }
\item[{unsigned char}]{dat}
\end{DoxyParamCaption}
)}\label{vga_8h_a42459dac9039d9b2c44b2c535969eeb0}
Writes one byte to an indexed V\+G\+A register. 
\begin{DoxyParams}[1]{Parameters}
\mbox{\tt in}  & {\em port} & The base port of the register. \\
\hline
\mbox{\tt in}  & {\em idx} & The index of the V\+G\+A register. \\
\hline
\mbox{\tt in}  & {\em dat} & The data to write. \\
\hline
\end{DoxyParams}
