
LoRa-E5-basic-develop.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000138  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00019ea0  08000138  08000138  00010138  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00001008  08019fd8  08019fd8  00029fd8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801afe0  0801afe0  000301a8  2**0
                  CONTENTS
  4 .ARM          00000008  0801afe0  0801afe0  0002afe0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801afe8  0801afe8  000301a8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000008  0801afe8  0801afe8  0002afe8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000008  0801aff0  0801aff0  0002aff0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001a8  20000000  0801aff8  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001330  200001a8  0801b1a0  000301a8  2**2
                  ALLOC
 10 RAM1_region   00000000  200014d8  200014d8  000301a8  2**0
                  CONTENTS
 11 RAM2_region   00000000  20008000  20008000  000301a8  2**0
                  CONTENTS
 12 ._user_heap_stack 00000a00  200014d8  200014d8  000314d8  2**0
                  ALLOC
 13 .ARM.attributes 0000002a  00000000  00000000  000301a8  2**0
                  CONTENTS, READONLY
 14 .debug_info   000650d1  00000000  00000000  000301d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000b677  00000000  00000000  000952a3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00003370  00000000  00000000  000a0920  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_ranges 00002f50  00000000  00000000  000a3c90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  000297f2  00000000  00000000  000a6be0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   0003eae7  00000000  00000000  000d03d2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000d42eb  00000000  00000000  0010eeb9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .comment      00000053  00000000  00000000  001e31a4  2**0
                  CONTENTS, READONLY
 22 .debug_frame  0000d338  00000000  00000000  001e31f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000138 <__do_global_dtors_aux>:
 8000138:	b510      	push	{r4, lr}
 800013a:	4c05      	ldr	r4, [pc, #20]	; (8000150 <__do_global_dtors_aux+0x18>)
 800013c:	7823      	ldrb	r3, [r4, #0]
 800013e:	b933      	cbnz	r3, 800014e <__do_global_dtors_aux+0x16>
 8000140:	4b04      	ldr	r3, [pc, #16]	; (8000154 <__do_global_dtors_aux+0x1c>)
 8000142:	b113      	cbz	r3, 800014a <__do_global_dtors_aux+0x12>
 8000144:	4804      	ldr	r0, [pc, #16]	; (8000158 <__do_global_dtors_aux+0x20>)
 8000146:	f3af 8000 	nop.w
 800014a:	2301      	movs	r3, #1
 800014c:	7023      	strb	r3, [r4, #0]
 800014e:	bd10      	pop	{r4, pc}
 8000150:	200001a8 	.word	0x200001a8
 8000154:	00000000 	.word	0x00000000
 8000158:	08019fc0 	.word	0x08019fc0

0800015c <frame_dummy>:
 800015c:	b508      	push	{r3, lr}
 800015e:	4b03      	ldr	r3, [pc, #12]	; (800016c <frame_dummy+0x10>)
 8000160:	b11b      	cbz	r3, 800016a <frame_dummy+0xe>
 8000162:	4903      	ldr	r1, [pc, #12]	; (8000170 <frame_dummy+0x14>)
 8000164:	4803      	ldr	r0, [pc, #12]	; (8000174 <frame_dummy+0x18>)
 8000166:	f3af 8000 	nop.w
 800016a:	bd08      	pop	{r3, pc}
 800016c:	00000000 	.word	0x00000000
 8000170:	200001ac 	.word	0x200001ac
 8000174:	08019fc0 	.word	0x08019fc0

08000178 <strlen>:
 8000178:	4603      	mov	r3, r0
 800017a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800017e:	2a00      	cmp	r2, #0
 8000180:	d1fb      	bne.n	800017a <strlen+0x2>
 8000182:	1a18      	subs	r0, r3, r0
 8000184:	3801      	subs	r0, #1
 8000186:	4770      	bx	lr

08000188 <__aeabi_drsub>:
 8000188:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 800018c:	e002      	b.n	8000194 <__adddf3>
 800018e:	bf00      	nop

08000190 <__aeabi_dsub>:
 8000190:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

08000194 <__adddf3>:
 8000194:	b530      	push	{r4, r5, lr}
 8000196:	ea4f 0441 	mov.w	r4, r1, lsl #1
 800019a:	ea4f 0543 	mov.w	r5, r3, lsl #1
 800019e:	ea94 0f05 	teq	r4, r5
 80001a2:	bf08      	it	eq
 80001a4:	ea90 0f02 	teqeq	r0, r2
 80001a8:	bf1f      	itttt	ne
 80001aa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001ae:	ea55 0c02 	orrsne.w	ip, r5, r2
 80001b2:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80001b6:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80001ba:	f000 80e2 	beq.w	8000382 <__adddf3+0x1ee>
 80001be:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80001c2:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80001c6:	bfb8      	it	lt
 80001c8:	426d      	neglt	r5, r5
 80001ca:	dd0c      	ble.n	80001e6 <__adddf3+0x52>
 80001cc:	442c      	add	r4, r5
 80001ce:	ea80 0202 	eor.w	r2, r0, r2
 80001d2:	ea81 0303 	eor.w	r3, r1, r3
 80001d6:	ea82 0000 	eor.w	r0, r2, r0
 80001da:	ea83 0101 	eor.w	r1, r3, r1
 80001de:	ea80 0202 	eor.w	r2, r0, r2
 80001e2:	ea81 0303 	eor.w	r3, r1, r3
 80001e6:	2d36      	cmp	r5, #54	; 0x36
 80001e8:	bf88      	it	hi
 80001ea:	bd30      	pophi	{r4, r5, pc}
 80001ec:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80001f0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001f4:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 80001f8:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001fc:	d002      	beq.n	8000204 <__adddf3+0x70>
 80001fe:	4240      	negs	r0, r0
 8000200:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000204:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000208:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800020c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000210:	d002      	beq.n	8000218 <__adddf3+0x84>
 8000212:	4252      	negs	r2, r2
 8000214:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000218:	ea94 0f05 	teq	r4, r5
 800021c:	f000 80a7 	beq.w	800036e <__adddf3+0x1da>
 8000220:	f1a4 0401 	sub.w	r4, r4, #1
 8000224:	f1d5 0e20 	rsbs	lr, r5, #32
 8000228:	db0d      	blt.n	8000246 <__adddf3+0xb2>
 800022a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800022e:	fa22 f205 	lsr.w	r2, r2, r5
 8000232:	1880      	adds	r0, r0, r2
 8000234:	f141 0100 	adc.w	r1, r1, #0
 8000238:	fa03 f20e 	lsl.w	r2, r3, lr
 800023c:	1880      	adds	r0, r0, r2
 800023e:	fa43 f305 	asr.w	r3, r3, r5
 8000242:	4159      	adcs	r1, r3
 8000244:	e00e      	b.n	8000264 <__adddf3+0xd0>
 8000246:	f1a5 0520 	sub.w	r5, r5, #32
 800024a:	f10e 0e20 	add.w	lr, lr, #32
 800024e:	2a01      	cmp	r2, #1
 8000250:	fa03 fc0e 	lsl.w	ip, r3, lr
 8000254:	bf28      	it	cs
 8000256:	f04c 0c02 	orrcs.w	ip, ip, #2
 800025a:	fa43 f305 	asr.w	r3, r3, r5
 800025e:	18c0      	adds	r0, r0, r3
 8000260:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 8000264:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000268:	d507      	bpl.n	800027a <__adddf3+0xe6>
 800026a:	f04f 0e00 	mov.w	lr, #0
 800026e:	f1dc 0c00 	rsbs	ip, ip, #0
 8000272:	eb7e 0000 	sbcs.w	r0, lr, r0
 8000276:	eb6e 0101 	sbc.w	r1, lr, r1
 800027a:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 800027e:	d31b      	bcc.n	80002b8 <__adddf3+0x124>
 8000280:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 8000284:	d30c      	bcc.n	80002a0 <__adddf3+0x10c>
 8000286:	0849      	lsrs	r1, r1, #1
 8000288:	ea5f 0030 	movs.w	r0, r0, rrx
 800028c:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000290:	f104 0401 	add.w	r4, r4, #1
 8000294:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000298:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 800029c:	f080 809a 	bcs.w	80003d4 <__adddf3+0x240>
 80002a0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002a4:	bf08      	it	eq
 80002a6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002aa:	f150 0000 	adcs.w	r0, r0, #0
 80002ae:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80002b2:	ea41 0105 	orr.w	r1, r1, r5
 80002b6:	bd30      	pop	{r4, r5, pc}
 80002b8:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80002bc:	4140      	adcs	r0, r0
 80002be:	eb41 0101 	adc.w	r1, r1, r1
 80002c2:	3c01      	subs	r4, #1
 80002c4:	bf28      	it	cs
 80002c6:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80002ca:	d2e9      	bcs.n	80002a0 <__adddf3+0x10c>
 80002cc:	f091 0f00 	teq	r1, #0
 80002d0:	bf04      	itt	eq
 80002d2:	4601      	moveq	r1, r0
 80002d4:	2000      	moveq	r0, #0
 80002d6:	fab1 f381 	clz	r3, r1
 80002da:	bf08      	it	eq
 80002dc:	3320      	addeq	r3, #32
 80002de:	f1a3 030b 	sub.w	r3, r3, #11
 80002e2:	f1b3 0220 	subs.w	r2, r3, #32
 80002e6:	da0c      	bge.n	8000302 <__adddf3+0x16e>
 80002e8:	320c      	adds	r2, #12
 80002ea:	dd08      	ble.n	80002fe <__adddf3+0x16a>
 80002ec:	f102 0c14 	add.w	ip, r2, #20
 80002f0:	f1c2 020c 	rsb	r2, r2, #12
 80002f4:	fa01 f00c 	lsl.w	r0, r1, ip
 80002f8:	fa21 f102 	lsr.w	r1, r1, r2
 80002fc:	e00c      	b.n	8000318 <__adddf3+0x184>
 80002fe:	f102 0214 	add.w	r2, r2, #20
 8000302:	bfd8      	it	le
 8000304:	f1c2 0c20 	rsble	ip, r2, #32
 8000308:	fa01 f102 	lsl.w	r1, r1, r2
 800030c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000310:	bfdc      	itt	le
 8000312:	ea41 010c 	orrle.w	r1, r1, ip
 8000316:	4090      	lslle	r0, r2
 8000318:	1ae4      	subs	r4, r4, r3
 800031a:	bfa2      	ittt	ge
 800031c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000320:	4329      	orrge	r1, r5
 8000322:	bd30      	popge	{r4, r5, pc}
 8000324:	ea6f 0404 	mvn.w	r4, r4
 8000328:	3c1f      	subs	r4, #31
 800032a:	da1c      	bge.n	8000366 <__adddf3+0x1d2>
 800032c:	340c      	adds	r4, #12
 800032e:	dc0e      	bgt.n	800034e <__adddf3+0x1ba>
 8000330:	f104 0414 	add.w	r4, r4, #20
 8000334:	f1c4 0220 	rsb	r2, r4, #32
 8000338:	fa20 f004 	lsr.w	r0, r0, r4
 800033c:	fa01 f302 	lsl.w	r3, r1, r2
 8000340:	ea40 0003 	orr.w	r0, r0, r3
 8000344:	fa21 f304 	lsr.w	r3, r1, r4
 8000348:	ea45 0103 	orr.w	r1, r5, r3
 800034c:	bd30      	pop	{r4, r5, pc}
 800034e:	f1c4 040c 	rsb	r4, r4, #12
 8000352:	f1c4 0220 	rsb	r2, r4, #32
 8000356:	fa20 f002 	lsr.w	r0, r0, r2
 800035a:	fa01 f304 	lsl.w	r3, r1, r4
 800035e:	ea40 0003 	orr.w	r0, r0, r3
 8000362:	4629      	mov	r1, r5
 8000364:	bd30      	pop	{r4, r5, pc}
 8000366:	fa21 f004 	lsr.w	r0, r1, r4
 800036a:	4629      	mov	r1, r5
 800036c:	bd30      	pop	{r4, r5, pc}
 800036e:	f094 0f00 	teq	r4, #0
 8000372:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 8000376:	bf06      	itte	eq
 8000378:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 800037c:	3401      	addeq	r4, #1
 800037e:	3d01      	subne	r5, #1
 8000380:	e74e      	b.n	8000220 <__adddf3+0x8c>
 8000382:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000386:	bf18      	it	ne
 8000388:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800038c:	d029      	beq.n	80003e2 <__adddf3+0x24e>
 800038e:	ea94 0f05 	teq	r4, r5
 8000392:	bf08      	it	eq
 8000394:	ea90 0f02 	teqeq	r0, r2
 8000398:	d005      	beq.n	80003a6 <__adddf3+0x212>
 800039a:	ea54 0c00 	orrs.w	ip, r4, r0
 800039e:	bf04      	itt	eq
 80003a0:	4619      	moveq	r1, r3
 80003a2:	4610      	moveq	r0, r2
 80003a4:	bd30      	pop	{r4, r5, pc}
 80003a6:	ea91 0f03 	teq	r1, r3
 80003aa:	bf1e      	ittt	ne
 80003ac:	2100      	movne	r1, #0
 80003ae:	2000      	movne	r0, #0
 80003b0:	bd30      	popne	{r4, r5, pc}
 80003b2:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80003b6:	d105      	bne.n	80003c4 <__adddf3+0x230>
 80003b8:	0040      	lsls	r0, r0, #1
 80003ba:	4149      	adcs	r1, r1
 80003bc:	bf28      	it	cs
 80003be:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80003c2:	bd30      	pop	{r4, r5, pc}
 80003c4:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80003c8:	bf3c      	itt	cc
 80003ca:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80003ce:	bd30      	popcc	{r4, r5, pc}
 80003d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003d4:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80003d8:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80003dc:	f04f 0000 	mov.w	r0, #0
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003e6:	bf1a      	itte	ne
 80003e8:	4619      	movne	r1, r3
 80003ea:	4610      	movne	r0, r2
 80003ec:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003f0:	bf1c      	itt	ne
 80003f2:	460b      	movne	r3, r1
 80003f4:	4602      	movne	r2, r0
 80003f6:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003fa:	bf06      	itte	eq
 80003fc:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000400:	ea91 0f03 	teqeq	r1, r3
 8000404:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000408:	bd30      	pop	{r4, r5, pc}
 800040a:	bf00      	nop

0800040c <__aeabi_ui2d>:
 800040c:	f090 0f00 	teq	r0, #0
 8000410:	bf04      	itt	eq
 8000412:	2100      	moveq	r1, #0
 8000414:	4770      	bxeq	lr
 8000416:	b530      	push	{r4, r5, lr}
 8000418:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800041c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000420:	f04f 0500 	mov.w	r5, #0
 8000424:	f04f 0100 	mov.w	r1, #0
 8000428:	e750      	b.n	80002cc <__adddf3+0x138>
 800042a:	bf00      	nop

0800042c <__aeabi_i2d>:
 800042c:	f090 0f00 	teq	r0, #0
 8000430:	bf04      	itt	eq
 8000432:	2100      	moveq	r1, #0
 8000434:	4770      	bxeq	lr
 8000436:	b530      	push	{r4, r5, lr}
 8000438:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800043c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000440:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000444:	bf48      	it	mi
 8000446:	4240      	negmi	r0, r0
 8000448:	f04f 0100 	mov.w	r1, #0
 800044c:	e73e      	b.n	80002cc <__adddf3+0x138>
 800044e:	bf00      	nop

08000450 <__aeabi_f2d>:
 8000450:	0042      	lsls	r2, r0, #1
 8000452:	ea4f 01e2 	mov.w	r1, r2, asr #3
 8000456:	ea4f 0131 	mov.w	r1, r1, rrx
 800045a:	ea4f 7002 	mov.w	r0, r2, lsl #28
 800045e:	bf1f      	itttt	ne
 8000460:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 8000464:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000468:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 800046c:	4770      	bxne	lr
 800046e:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 8000472:	bf08      	it	eq
 8000474:	4770      	bxeq	lr
 8000476:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 800047a:	bf04      	itt	eq
 800047c:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000480:	4770      	bxeq	lr
 8000482:	b530      	push	{r4, r5, lr}
 8000484:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000488:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800048c:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000490:	e71c      	b.n	80002cc <__adddf3+0x138>
 8000492:	bf00      	nop

08000494 <__aeabi_ul2d>:
 8000494:	ea50 0201 	orrs.w	r2, r0, r1
 8000498:	bf08      	it	eq
 800049a:	4770      	bxeq	lr
 800049c:	b530      	push	{r4, r5, lr}
 800049e:	f04f 0500 	mov.w	r5, #0
 80004a2:	e00a      	b.n	80004ba <__aeabi_l2d+0x16>

080004a4 <__aeabi_l2d>:
 80004a4:	ea50 0201 	orrs.w	r2, r0, r1
 80004a8:	bf08      	it	eq
 80004aa:	4770      	bxeq	lr
 80004ac:	b530      	push	{r4, r5, lr}
 80004ae:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80004b2:	d502      	bpl.n	80004ba <__aeabi_l2d+0x16>
 80004b4:	4240      	negs	r0, r0
 80004b6:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80004ba:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80004be:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80004c2:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80004c6:	f43f aed8 	beq.w	800027a <__adddf3+0xe6>
 80004ca:	f04f 0203 	mov.w	r2, #3
 80004ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004d2:	bf18      	it	ne
 80004d4:	3203      	addne	r2, #3
 80004d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004da:	bf18      	it	ne
 80004dc:	3203      	addne	r2, #3
 80004de:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004e2:	f1c2 0320 	rsb	r3, r2, #32
 80004e6:	fa00 fc03 	lsl.w	ip, r0, r3
 80004ea:	fa20 f002 	lsr.w	r0, r0, r2
 80004ee:	fa01 fe03 	lsl.w	lr, r1, r3
 80004f2:	ea40 000e 	orr.w	r0, r0, lr
 80004f6:	fa21 f102 	lsr.w	r1, r1, r2
 80004fa:	4414      	add	r4, r2
 80004fc:	e6bd      	b.n	800027a <__adddf3+0xe6>
 80004fe:	bf00      	nop

08000500 <__gedf2>:
 8000500:	f04f 3cff 	mov.w	ip, #4294967295
 8000504:	e006      	b.n	8000514 <__cmpdf2+0x4>
 8000506:	bf00      	nop

08000508 <__ledf2>:
 8000508:	f04f 0c01 	mov.w	ip, #1
 800050c:	e002      	b.n	8000514 <__cmpdf2+0x4>
 800050e:	bf00      	nop

08000510 <__cmpdf2>:
 8000510:	f04f 0c01 	mov.w	ip, #1
 8000514:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000518:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 800051c:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000520:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000524:	bf18      	it	ne
 8000526:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800052a:	d01b      	beq.n	8000564 <__cmpdf2+0x54>
 800052c:	b001      	add	sp, #4
 800052e:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000532:	bf0c      	ite	eq
 8000534:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000538:	ea91 0f03 	teqne	r1, r3
 800053c:	bf02      	ittt	eq
 800053e:	ea90 0f02 	teqeq	r0, r2
 8000542:	2000      	moveq	r0, #0
 8000544:	4770      	bxeq	lr
 8000546:	f110 0f00 	cmn.w	r0, #0
 800054a:	ea91 0f03 	teq	r1, r3
 800054e:	bf58      	it	pl
 8000550:	4299      	cmppl	r1, r3
 8000552:	bf08      	it	eq
 8000554:	4290      	cmpeq	r0, r2
 8000556:	bf2c      	ite	cs
 8000558:	17d8      	asrcs	r0, r3, #31
 800055a:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800055e:	f040 0001 	orr.w	r0, r0, #1
 8000562:	4770      	bx	lr
 8000564:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000568:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800056c:	d102      	bne.n	8000574 <__cmpdf2+0x64>
 800056e:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000572:	d107      	bne.n	8000584 <__cmpdf2+0x74>
 8000574:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000578:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800057c:	d1d6      	bne.n	800052c <__cmpdf2+0x1c>
 800057e:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000582:	d0d3      	beq.n	800052c <__cmpdf2+0x1c>
 8000584:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000588:	4770      	bx	lr
 800058a:	bf00      	nop

0800058c <__aeabi_cdrcmple>:
 800058c:	4684      	mov	ip, r0
 800058e:	4610      	mov	r0, r2
 8000590:	4662      	mov	r2, ip
 8000592:	468c      	mov	ip, r1
 8000594:	4619      	mov	r1, r3
 8000596:	4663      	mov	r3, ip
 8000598:	e000      	b.n	800059c <__aeabi_cdcmpeq>
 800059a:	bf00      	nop

0800059c <__aeabi_cdcmpeq>:
 800059c:	b501      	push	{r0, lr}
 800059e:	f7ff ffb7 	bl	8000510 <__cmpdf2>
 80005a2:	2800      	cmp	r0, #0
 80005a4:	bf48      	it	mi
 80005a6:	f110 0f00 	cmnmi.w	r0, #0
 80005aa:	bd01      	pop	{r0, pc}

080005ac <__aeabi_dcmpeq>:
 80005ac:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005b0:	f7ff fff4 	bl	800059c <__aeabi_cdcmpeq>
 80005b4:	bf0c      	ite	eq
 80005b6:	2001      	moveq	r0, #1
 80005b8:	2000      	movne	r0, #0
 80005ba:	f85d fb08 	ldr.w	pc, [sp], #8
 80005be:	bf00      	nop

080005c0 <__aeabi_dcmplt>:
 80005c0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005c4:	f7ff ffea 	bl	800059c <__aeabi_cdcmpeq>
 80005c8:	bf34      	ite	cc
 80005ca:	2001      	movcc	r0, #1
 80005cc:	2000      	movcs	r0, #0
 80005ce:	f85d fb08 	ldr.w	pc, [sp], #8
 80005d2:	bf00      	nop

080005d4 <__aeabi_dcmple>:
 80005d4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005d8:	f7ff ffe0 	bl	800059c <__aeabi_cdcmpeq>
 80005dc:	bf94      	ite	ls
 80005de:	2001      	movls	r0, #1
 80005e0:	2000      	movhi	r0, #0
 80005e2:	f85d fb08 	ldr.w	pc, [sp], #8
 80005e6:	bf00      	nop

080005e8 <__aeabi_dcmpge>:
 80005e8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80005ec:	f7ff ffce 	bl	800058c <__aeabi_cdrcmple>
 80005f0:	bf94      	ite	ls
 80005f2:	2001      	movls	r0, #1
 80005f4:	2000      	movhi	r0, #0
 80005f6:	f85d fb08 	ldr.w	pc, [sp], #8
 80005fa:	bf00      	nop

080005fc <__aeabi_dcmpgt>:
 80005fc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000600:	f7ff ffc4 	bl	800058c <__aeabi_cdrcmple>
 8000604:	bf34      	ite	cc
 8000606:	2001      	movcc	r0, #1
 8000608:	2000      	movcs	r0, #0
 800060a:	f85d fb08 	ldr.w	pc, [sp], #8
 800060e:	bf00      	nop

08000610 <__aeabi_d2iz>:
 8000610:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000614:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000618:	d215      	bcs.n	8000646 <__aeabi_d2iz+0x36>
 800061a:	d511      	bpl.n	8000640 <__aeabi_d2iz+0x30>
 800061c:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000620:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000624:	d912      	bls.n	800064c <__aeabi_d2iz+0x3c>
 8000626:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 800062a:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 800062e:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000632:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000636:	fa23 f002 	lsr.w	r0, r3, r2
 800063a:	bf18      	it	ne
 800063c:	4240      	negne	r0, r0
 800063e:	4770      	bx	lr
 8000640:	f04f 0000 	mov.w	r0, #0
 8000644:	4770      	bx	lr
 8000646:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 800064a:	d105      	bne.n	8000658 <__aeabi_d2iz+0x48>
 800064c:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000650:	bf08      	it	eq
 8000652:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000656:	4770      	bx	lr
 8000658:	f04f 0000 	mov.w	r0, #0
 800065c:	4770      	bx	lr
 800065e:	bf00      	nop

08000660 <__aeabi_frsub>:
 8000660:	f080 4000 	eor.w	r0, r0, #2147483648	; 0x80000000
 8000664:	e002      	b.n	800066c <__addsf3>
 8000666:	bf00      	nop

08000668 <__aeabi_fsub>:
 8000668:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000

0800066c <__addsf3>:
 800066c:	0042      	lsls	r2, r0, #1
 800066e:	bf1f      	itttt	ne
 8000670:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000674:	ea92 0f03 	teqne	r2, r3
 8000678:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 800067c:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000680:	d06a      	beq.n	8000758 <__addsf3+0xec>
 8000682:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000686:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 800068a:	bfc1      	itttt	gt
 800068c:	18d2      	addgt	r2, r2, r3
 800068e:	4041      	eorgt	r1, r0
 8000690:	4048      	eorgt	r0, r1
 8000692:	4041      	eorgt	r1, r0
 8000694:	bfb8      	it	lt
 8000696:	425b      	neglt	r3, r3
 8000698:	2b19      	cmp	r3, #25
 800069a:	bf88      	it	hi
 800069c:	4770      	bxhi	lr
 800069e:	f010 4f00 	tst.w	r0, #2147483648	; 0x80000000
 80006a2:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80006a6:	f020 407f 	bic.w	r0, r0, #4278190080	; 0xff000000
 80006aa:	bf18      	it	ne
 80006ac:	4240      	negne	r0, r0
 80006ae:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80006b2:	f441 0100 	orr.w	r1, r1, #8388608	; 0x800000
 80006b6:	f021 417f 	bic.w	r1, r1, #4278190080	; 0xff000000
 80006ba:	bf18      	it	ne
 80006bc:	4249      	negne	r1, r1
 80006be:	ea92 0f03 	teq	r2, r3
 80006c2:	d03f      	beq.n	8000744 <__addsf3+0xd8>
 80006c4:	f1a2 0201 	sub.w	r2, r2, #1
 80006c8:	fa41 fc03 	asr.w	ip, r1, r3
 80006cc:	eb10 000c 	adds.w	r0, r0, ip
 80006d0:	f1c3 0320 	rsb	r3, r3, #32
 80006d4:	fa01 f103 	lsl.w	r1, r1, r3
 80006d8:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80006dc:	d502      	bpl.n	80006e4 <__addsf3+0x78>
 80006de:	4249      	negs	r1, r1
 80006e0:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 80006e4:	f5b0 0f00 	cmp.w	r0, #8388608	; 0x800000
 80006e8:	d313      	bcc.n	8000712 <__addsf3+0xa6>
 80006ea:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 80006ee:	d306      	bcc.n	80006fe <__addsf3+0x92>
 80006f0:	0840      	lsrs	r0, r0, #1
 80006f2:	ea4f 0131 	mov.w	r1, r1, rrx
 80006f6:	f102 0201 	add.w	r2, r2, #1
 80006fa:	2afe      	cmp	r2, #254	; 0xfe
 80006fc:	d251      	bcs.n	80007a2 <__addsf3+0x136>
 80006fe:	f1b1 4f00 	cmp.w	r1, #2147483648	; 0x80000000
 8000702:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000706:	bf08      	it	eq
 8000708:	f020 0001 	biceq.w	r0, r0, #1
 800070c:	ea40 0003 	orr.w	r0, r0, r3
 8000710:	4770      	bx	lr
 8000712:	0049      	lsls	r1, r1, #1
 8000714:	eb40 0000 	adc.w	r0, r0, r0
 8000718:	3a01      	subs	r2, #1
 800071a:	bf28      	it	cs
 800071c:	f5b0 0f00 	cmpcs.w	r0, #8388608	; 0x800000
 8000720:	d2ed      	bcs.n	80006fe <__addsf3+0x92>
 8000722:	fab0 fc80 	clz	ip, r0
 8000726:	f1ac 0c08 	sub.w	ip, ip, #8
 800072a:	ebb2 020c 	subs.w	r2, r2, ip
 800072e:	fa00 f00c 	lsl.w	r0, r0, ip
 8000732:	bfaa      	itet	ge
 8000734:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000738:	4252      	neglt	r2, r2
 800073a:	4318      	orrge	r0, r3
 800073c:	bfbc      	itt	lt
 800073e:	40d0      	lsrlt	r0, r2
 8000740:	4318      	orrlt	r0, r3
 8000742:	4770      	bx	lr
 8000744:	f092 0f00 	teq	r2, #0
 8000748:	f481 0100 	eor.w	r1, r1, #8388608	; 0x800000
 800074c:	bf06      	itte	eq
 800074e:	f480 0000 	eoreq.w	r0, r0, #8388608	; 0x800000
 8000752:	3201      	addeq	r2, #1
 8000754:	3b01      	subne	r3, #1
 8000756:	e7b5      	b.n	80006c4 <__addsf3+0x58>
 8000758:	ea4f 0341 	mov.w	r3, r1, lsl #1
 800075c:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000760:	bf18      	it	ne
 8000762:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000766:	d021      	beq.n	80007ac <__addsf3+0x140>
 8000768:	ea92 0f03 	teq	r2, r3
 800076c:	d004      	beq.n	8000778 <__addsf3+0x10c>
 800076e:	f092 0f00 	teq	r2, #0
 8000772:	bf08      	it	eq
 8000774:	4608      	moveq	r0, r1
 8000776:	4770      	bx	lr
 8000778:	ea90 0f01 	teq	r0, r1
 800077c:	bf1c      	itt	ne
 800077e:	2000      	movne	r0, #0
 8000780:	4770      	bxne	lr
 8000782:	f012 4f7f 	tst.w	r2, #4278190080	; 0xff000000
 8000786:	d104      	bne.n	8000792 <__addsf3+0x126>
 8000788:	0040      	lsls	r0, r0, #1
 800078a:	bf28      	it	cs
 800078c:	f040 4000 	orrcs.w	r0, r0, #2147483648	; 0x80000000
 8000790:	4770      	bx	lr
 8000792:	f112 7200 	adds.w	r2, r2, #33554432	; 0x2000000
 8000796:	bf3c      	itt	cc
 8000798:	f500 0000 	addcc.w	r0, r0, #8388608	; 0x800000
 800079c:	4770      	bxcc	lr
 800079e:	f000 4300 	and.w	r3, r0, #2147483648	; 0x80000000
 80007a2:	f043 40fe 	orr.w	r0, r3, #2130706432	; 0x7f000000
 80007a6:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 80007aa:	4770      	bx	lr
 80007ac:	ea7f 6222 	mvns.w	r2, r2, asr #24
 80007b0:	bf16      	itet	ne
 80007b2:	4608      	movne	r0, r1
 80007b4:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 80007b8:	4601      	movne	r1, r0
 80007ba:	0242      	lsls	r2, r0, #9
 80007bc:	bf06      	itte	eq
 80007be:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 80007c2:	ea90 0f01 	teqeq	r0, r1
 80007c6:	f440 0080 	orrne.w	r0, r0, #4194304	; 0x400000
 80007ca:	4770      	bx	lr

080007cc <__aeabi_ui2f>:
 80007cc:	f04f 0300 	mov.w	r3, #0
 80007d0:	e004      	b.n	80007dc <__aeabi_i2f+0x8>
 80007d2:	bf00      	nop

080007d4 <__aeabi_i2f>:
 80007d4:	f010 4300 	ands.w	r3, r0, #2147483648	; 0x80000000
 80007d8:	bf48      	it	mi
 80007da:	4240      	negmi	r0, r0
 80007dc:	ea5f 0c00 	movs.w	ip, r0
 80007e0:	bf08      	it	eq
 80007e2:	4770      	bxeq	lr
 80007e4:	f043 4396 	orr.w	r3, r3, #1258291200	; 0x4b000000
 80007e8:	4601      	mov	r1, r0
 80007ea:	f04f 0000 	mov.w	r0, #0
 80007ee:	e01c      	b.n	800082a <__aeabi_l2f+0x2a>

080007f0 <__aeabi_ul2f>:
 80007f0:	ea50 0201 	orrs.w	r2, r0, r1
 80007f4:	bf08      	it	eq
 80007f6:	4770      	bxeq	lr
 80007f8:	f04f 0300 	mov.w	r3, #0
 80007fc:	e00a      	b.n	8000814 <__aeabi_l2f+0x14>
 80007fe:	bf00      	nop

08000800 <__aeabi_l2f>:
 8000800:	ea50 0201 	orrs.w	r2, r0, r1
 8000804:	bf08      	it	eq
 8000806:	4770      	bxeq	lr
 8000808:	f011 4300 	ands.w	r3, r1, #2147483648	; 0x80000000
 800080c:	d502      	bpl.n	8000814 <__aeabi_l2f+0x14>
 800080e:	4240      	negs	r0, r0
 8000810:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000814:	ea5f 0c01 	movs.w	ip, r1
 8000818:	bf02      	ittt	eq
 800081a:	4684      	moveq	ip, r0
 800081c:	4601      	moveq	r1, r0
 800081e:	2000      	moveq	r0, #0
 8000820:	f043 43b6 	orr.w	r3, r3, #1526726656	; 0x5b000000
 8000824:	bf08      	it	eq
 8000826:	f1a3 5380 	subeq.w	r3, r3, #268435456	; 0x10000000
 800082a:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800082e:	fabc f28c 	clz	r2, ip
 8000832:	3a08      	subs	r2, #8
 8000834:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000838:	db10      	blt.n	800085c <__aeabi_l2f+0x5c>
 800083a:	fa01 fc02 	lsl.w	ip, r1, r2
 800083e:	4463      	add	r3, ip
 8000840:	fa00 fc02 	lsl.w	ip, r0, r2
 8000844:	f1c2 0220 	rsb	r2, r2, #32
 8000848:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 800084c:	fa20 f202 	lsr.w	r2, r0, r2
 8000850:	eb43 0002 	adc.w	r0, r3, r2
 8000854:	bf08      	it	eq
 8000856:	f020 0001 	biceq.w	r0, r0, #1
 800085a:	4770      	bx	lr
 800085c:	f102 0220 	add.w	r2, r2, #32
 8000860:	fa01 fc02 	lsl.w	ip, r1, r2
 8000864:	f1c2 0220 	rsb	r2, r2, #32
 8000868:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 800086c:	fa21 f202 	lsr.w	r2, r1, r2
 8000870:	eb43 0002 	adc.w	r0, r3, r2
 8000874:	bf08      	it	eq
 8000876:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 800087a:	4770      	bx	lr

0800087c <__aeabi_ldivmod>:
 800087c:	b97b      	cbnz	r3, 800089e <__aeabi_ldivmod+0x22>
 800087e:	b972      	cbnz	r2, 800089e <__aeabi_ldivmod+0x22>
 8000880:	2900      	cmp	r1, #0
 8000882:	bfbe      	ittt	lt
 8000884:	2000      	movlt	r0, #0
 8000886:	f04f 4100 	movlt.w	r1, #2147483648	; 0x80000000
 800088a:	e006      	blt.n	800089a <__aeabi_ldivmod+0x1e>
 800088c:	bf08      	it	eq
 800088e:	2800      	cmpeq	r0, #0
 8000890:	bf1c      	itt	ne
 8000892:	f06f 4100 	mvnne.w	r1, #2147483648	; 0x80000000
 8000896:	f04f 30ff 	movne.w	r0, #4294967295
 800089a:	f000 b9b7 	b.w	8000c0c <__aeabi_idiv0>
 800089e:	f1ad 0c08 	sub.w	ip, sp, #8
 80008a2:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80008a6:	2900      	cmp	r1, #0
 80008a8:	db09      	blt.n	80008be <__aeabi_ldivmod+0x42>
 80008aa:	2b00      	cmp	r3, #0
 80008ac:	db1a      	blt.n	80008e4 <__aeabi_ldivmod+0x68>
 80008ae:	f000 f84d 	bl	800094c <__udivmoddi4>
 80008b2:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008b6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008ba:	b004      	add	sp, #16
 80008bc:	4770      	bx	lr
 80008be:	4240      	negs	r0, r0
 80008c0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008c4:	2b00      	cmp	r3, #0
 80008c6:	db1b      	blt.n	8000900 <__aeabi_ldivmod+0x84>
 80008c8:	f000 f840 	bl	800094c <__udivmoddi4>
 80008cc:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008d0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008d4:	b004      	add	sp, #16
 80008d6:	4240      	negs	r0, r0
 80008d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008dc:	4252      	negs	r2, r2
 80008de:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008e2:	4770      	bx	lr
 80008e4:	4252      	negs	r2, r2
 80008e6:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80008ea:	f000 f82f 	bl	800094c <__udivmoddi4>
 80008ee:	f8dd e004 	ldr.w	lr, [sp, #4]
 80008f2:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80008f6:	b004      	add	sp, #16
 80008f8:	4240      	negs	r0, r0
 80008fa:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80008fe:	4770      	bx	lr
 8000900:	4252      	negs	r2, r2
 8000902:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000906:	f000 f821 	bl	800094c <__udivmoddi4>
 800090a:	f8dd e004 	ldr.w	lr, [sp, #4]
 800090e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000912:	b004      	add	sp, #16
 8000914:	4252      	negs	r2, r2
 8000916:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 800091a:	4770      	bx	lr

0800091c <__aeabi_uldivmod>:
 800091c:	b953      	cbnz	r3, 8000934 <__aeabi_uldivmod+0x18>
 800091e:	b94a      	cbnz	r2, 8000934 <__aeabi_uldivmod+0x18>
 8000920:	2900      	cmp	r1, #0
 8000922:	bf08      	it	eq
 8000924:	2800      	cmpeq	r0, #0
 8000926:	bf1c      	itt	ne
 8000928:	f04f 31ff 	movne.w	r1, #4294967295
 800092c:	f04f 30ff 	movne.w	r0, #4294967295
 8000930:	f000 b96c 	b.w	8000c0c <__aeabi_idiv0>
 8000934:	f1ad 0c08 	sub.w	ip, sp, #8
 8000938:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800093c:	f000 f806 	bl	800094c <__udivmoddi4>
 8000940:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000944:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000948:	b004      	add	sp, #16
 800094a:	4770      	bx	lr

0800094c <__udivmoddi4>:
 800094c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000950:	9e08      	ldr	r6, [sp, #32]
 8000952:	460d      	mov	r5, r1
 8000954:	4604      	mov	r4, r0
 8000956:	468e      	mov	lr, r1
 8000958:	2b00      	cmp	r3, #0
 800095a:	f040 8082 	bne.w	8000a62 <__udivmoddi4+0x116>
 800095e:	428a      	cmp	r2, r1
 8000960:	4617      	mov	r7, r2
 8000962:	d946      	bls.n	80009f2 <__udivmoddi4+0xa6>
 8000964:	fab2 f282 	clz	r2, r2
 8000968:	b14a      	cbz	r2, 800097e <__udivmoddi4+0x32>
 800096a:	f1c2 0120 	rsb	r1, r2, #32
 800096e:	fa05 f302 	lsl.w	r3, r5, r2
 8000972:	fa20 f101 	lsr.w	r1, r0, r1
 8000976:	4097      	lsls	r7, r2
 8000978:	ea41 0e03 	orr.w	lr, r1, r3
 800097c:	4094      	lsls	r4, r2
 800097e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000982:	0c23      	lsrs	r3, r4, #16
 8000984:	fbbe fcf8 	udiv	ip, lr, r8
 8000988:	b2b9      	uxth	r1, r7
 800098a:	fb08 ee1c 	mls	lr, r8, ip, lr
 800098e:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 8000992:	fb0c f001 	mul.w	r0, ip, r1
 8000996:	4298      	cmp	r0, r3
 8000998:	d90a      	bls.n	80009b0 <__udivmoddi4+0x64>
 800099a:	18fb      	adds	r3, r7, r3
 800099c:	f10c 35ff 	add.w	r5, ip, #4294967295
 80009a0:	f080 8116 	bcs.w	8000bd0 <__udivmoddi4+0x284>
 80009a4:	4298      	cmp	r0, r3
 80009a6:	f240 8113 	bls.w	8000bd0 <__udivmoddi4+0x284>
 80009aa:	f1ac 0c02 	sub.w	ip, ip, #2
 80009ae:	443b      	add	r3, r7
 80009b0:	1a1b      	subs	r3, r3, r0
 80009b2:	b2a4      	uxth	r4, r4
 80009b4:	fbb3 f0f8 	udiv	r0, r3, r8
 80009b8:	fb08 3310 	mls	r3, r8, r0, r3
 80009bc:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 80009c0:	fb00 f101 	mul.w	r1, r0, r1
 80009c4:	42a1      	cmp	r1, r4
 80009c6:	d909      	bls.n	80009dc <__udivmoddi4+0x90>
 80009c8:	193c      	adds	r4, r7, r4
 80009ca:	f100 33ff 	add.w	r3, r0, #4294967295
 80009ce:	f080 8101 	bcs.w	8000bd4 <__udivmoddi4+0x288>
 80009d2:	42a1      	cmp	r1, r4
 80009d4:	f240 80fe 	bls.w	8000bd4 <__udivmoddi4+0x288>
 80009d8:	3802      	subs	r0, #2
 80009da:	443c      	add	r4, r7
 80009dc:	1a64      	subs	r4, r4, r1
 80009de:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80009e2:	2100      	movs	r1, #0
 80009e4:	b11e      	cbz	r6, 80009ee <__udivmoddi4+0xa2>
 80009e6:	40d4      	lsrs	r4, r2
 80009e8:	2300      	movs	r3, #0
 80009ea:	e9c6 4300 	strd	r4, r3, [r6]
 80009ee:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80009f2:	b902      	cbnz	r2, 80009f6 <__udivmoddi4+0xaa>
 80009f4:	deff      	udf	#255	; 0xff
 80009f6:	fab2 f282 	clz	r2, r2
 80009fa:	2a00      	cmp	r2, #0
 80009fc:	d14f      	bne.n	8000a9e <__udivmoddi4+0x152>
 80009fe:	1bcb      	subs	r3, r1, r7
 8000a00:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000a04:	fa1f f887 	uxth.w	r8, r7
 8000a08:	2101      	movs	r1, #1
 8000a0a:	fbb3 fcfe 	udiv	ip, r3, lr
 8000a0e:	0c25      	lsrs	r5, r4, #16
 8000a10:	fb0e 331c 	mls	r3, lr, ip, r3
 8000a14:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000a18:	fb08 f30c 	mul.w	r3, r8, ip
 8000a1c:	42ab      	cmp	r3, r5
 8000a1e:	d907      	bls.n	8000a30 <__udivmoddi4+0xe4>
 8000a20:	197d      	adds	r5, r7, r5
 8000a22:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000a26:	d202      	bcs.n	8000a2e <__udivmoddi4+0xe2>
 8000a28:	42ab      	cmp	r3, r5
 8000a2a:	f200 80e7 	bhi.w	8000bfc <__udivmoddi4+0x2b0>
 8000a2e:	4684      	mov	ip, r0
 8000a30:	1aed      	subs	r5, r5, r3
 8000a32:	b2a3      	uxth	r3, r4
 8000a34:	fbb5 f0fe 	udiv	r0, r5, lr
 8000a38:	fb0e 5510 	mls	r5, lr, r0, r5
 8000a3c:	ea43 4405 	orr.w	r4, r3, r5, lsl #16
 8000a40:	fb08 f800 	mul.w	r8, r8, r0
 8000a44:	45a0      	cmp	r8, r4
 8000a46:	d907      	bls.n	8000a58 <__udivmoddi4+0x10c>
 8000a48:	193c      	adds	r4, r7, r4
 8000a4a:	f100 33ff 	add.w	r3, r0, #4294967295
 8000a4e:	d202      	bcs.n	8000a56 <__udivmoddi4+0x10a>
 8000a50:	45a0      	cmp	r8, r4
 8000a52:	f200 80d7 	bhi.w	8000c04 <__udivmoddi4+0x2b8>
 8000a56:	4618      	mov	r0, r3
 8000a58:	eba4 0408 	sub.w	r4, r4, r8
 8000a5c:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000a60:	e7c0      	b.n	80009e4 <__udivmoddi4+0x98>
 8000a62:	428b      	cmp	r3, r1
 8000a64:	d908      	bls.n	8000a78 <__udivmoddi4+0x12c>
 8000a66:	2e00      	cmp	r6, #0
 8000a68:	f000 80af 	beq.w	8000bca <__udivmoddi4+0x27e>
 8000a6c:	2100      	movs	r1, #0
 8000a6e:	e9c6 0500 	strd	r0, r5, [r6]
 8000a72:	4608      	mov	r0, r1
 8000a74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000a78:	fab3 f183 	clz	r1, r3
 8000a7c:	2900      	cmp	r1, #0
 8000a7e:	d14b      	bne.n	8000b18 <__udivmoddi4+0x1cc>
 8000a80:	42ab      	cmp	r3, r5
 8000a82:	d302      	bcc.n	8000a8a <__udivmoddi4+0x13e>
 8000a84:	4282      	cmp	r2, r0
 8000a86:	f200 80b7 	bhi.w	8000bf8 <__udivmoddi4+0x2ac>
 8000a8a:	1a84      	subs	r4, r0, r2
 8000a8c:	eb65 0303 	sbc.w	r3, r5, r3
 8000a90:	2001      	movs	r0, #1
 8000a92:	469e      	mov	lr, r3
 8000a94:	2e00      	cmp	r6, #0
 8000a96:	d0aa      	beq.n	80009ee <__udivmoddi4+0xa2>
 8000a98:	e9c6 4e00 	strd	r4, lr, [r6]
 8000a9c:	e7a7      	b.n	80009ee <__udivmoddi4+0xa2>
 8000a9e:	f1c2 0c20 	rsb	ip, r2, #32
 8000aa2:	fa01 f302 	lsl.w	r3, r1, r2
 8000aa6:	4097      	lsls	r7, r2
 8000aa8:	fa20 f00c 	lsr.w	r0, r0, ip
 8000aac:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ab0:	fa21 fc0c 	lsr.w	ip, r1, ip
 8000ab4:	4318      	orrs	r0, r3
 8000ab6:	fbbc f1fe 	udiv	r1, ip, lr
 8000aba:	0c05      	lsrs	r5, r0, #16
 8000abc:	fb0e cc11 	mls	ip, lr, r1, ip
 8000ac0:	fa1f f887 	uxth.w	r8, r7
 8000ac4:	ea45 450c 	orr.w	r5, r5, ip, lsl #16
 8000ac8:	fb01 f308 	mul.w	r3, r1, r8
 8000acc:	42ab      	cmp	r3, r5
 8000ace:	fa04 f402 	lsl.w	r4, r4, r2
 8000ad2:	d909      	bls.n	8000ae8 <__udivmoddi4+0x19c>
 8000ad4:	197d      	adds	r5, r7, r5
 8000ad6:	f101 3cff 	add.w	ip, r1, #4294967295
 8000ada:	f080 808b 	bcs.w	8000bf4 <__udivmoddi4+0x2a8>
 8000ade:	42ab      	cmp	r3, r5
 8000ae0:	f240 8088 	bls.w	8000bf4 <__udivmoddi4+0x2a8>
 8000ae4:	3902      	subs	r1, #2
 8000ae6:	443d      	add	r5, r7
 8000ae8:	1aeb      	subs	r3, r5, r3
 8000aea:	b285      	uxth	r5, r0
 8000aec:	fbb3 f0fe 	udiv	r0, r3, lr
 8000af0:	fb0e 3310 	mls	r3, lr, r0, r3
 8000af4:	ea45 4503 	orr.w	r5, r5, r3, lsl #16
 8000af8:	fb00 f308 	mul.w	r3, r0, r8
 8000afc:	42ab      	cmp	r3, r5
 8000afe:	d907      	bls.n	8000b10 <__udivmoddi4+0x1c4>
 8000b00:	197d      	adds	r5, r7, r5
 8000b02:	f100 3cff 	add.w	ip, r0, #4294967295
 8000b06:	d271      	bcs.n	8000bec <__udivmoddi4+0x2a0>
 8000b08:	42ab      	cmp	r3, r5
 8000b0a:	d96f      	bls.n	8000bec <__udivmoddi4+0x2a0>
 8000b0c:	3802      	subs	r0, #2
 8000b0e:	443d      	add	r5, r7
 8000b10:	1aeb      	subs	r3, r5, r3
 8000b12:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000b16:	e778      	b.n	8000a0a <__udivmoddi4+0xbe>
 8000b18:	f1c1 0c20 	rsb	ip, r1, #32
 8000b1c:	408b      	lsls	r3, r1
 8000b1e:	fa22 f70c 	lsr.w	r7, r2, ip
 8000b22:	431f      	orrs	r7, r3
 8000b24:	fa20 f40c 	lsr.w	r4, r0, ip
 8000b28:	fa05 f301 	lsl.w	r3, r5, r1
 8000b2c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000b30:	fa25 f50c 	lsr.w	r5, r5, ip
 8000b34:	431c      	orrs	r4, r3
 8000b36:	0c23      	lsrs	r3, r4, #16
 8000b38:	fbb5 f9fe 	udiv	r9, r5, lr
 8000b3c:	fa1f f887 	uxth.w	r8, r7
 8000b40:	fb0e 5519 	mls	r5, lr, r9, r5
 8000b44:	ea43 4505 	orr.w	r5, r3, r5, lsl #16
 8000b48:	fb09 fa08 	mul.w	sl, r9, r8
 8000b4c:	45aa      	cmp	sl, r5
 8000b4e:	fa02 f201 	lsl.w	r2, r2, r1
 8000b52:	fa00 f301 	lsl.w	r3, r0, r1
 8000b56:	d908      	bls.n	8000b6a <__udivmoddi4+0x21e>
 8000b58:	197d      	adds	r5, r7, r5
 8000b5a:	f109 30ff 	add.w	r0, r9, #4294967295
 8000b5e:	d247      	bcs.n	8000bf0 <__udivmoddi4+0x2a4>
 8000b60:	45aa      	cmp	sl, r5
 8000b62:	d945      	bls.n	8000bf0 <__udivmoddi4+0x2a4>
 8000b64:	f1a9 0902 	sub.w	r9, r9, #2
 8000b68:	443d      	add	r5, r7
 8000b6a:	eba5 050a 	sub.w	r5, r5, sl
 8000b6e:	b2a4      	uxth	r4, r4
 8000b70:	fbb5 f0fe 	udiv	r0, r5, lr
 8000b74:	fb0e 5510 	mls	r5, lr, r0, r5
 8000b78:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000b7c:	fb00 f808 	mul.w	r8, r0, r8
 8000b80:	45a0      	cmp	r8, r4
 8000b82:	d907      	bls.n	8000b94 <__udivmoddi4+0x248>
 8000b84:	193c      	adds	r4, r7, r4
 8000b86:	f100 35ff 	add.w	r5, r0, #4294967295
 8000b8a:	d22d      	bcs.n	8000be8 <__udivmoddi4+0x29c>
 8000b8c:	45a0      	cmp	r8, r4
 8000b8e:	d92b      	bls.n	8000be8 <__udivmoddi4+0x29c>
 8000b90:	3802      	subs	r0, #2
 8000b92:	443c      	add	r4, r7
 8000b94:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000b98:	eba4 0408 	sub.w	r4, r4, r8
 8000b9c:	fba0 8902 	umull	r8, r9, r0, r2
 8000ba0:	454c      	cmp	r4, r9
 8000ba2:	46c6      	mov	lr, r8
 8000ba4:	464d      	mov	r5, r9
 8000ba6:	d319      	bcc.n	8000bdc <__udivmoddi4+0x290>
 8000ba8:	d016      	beq.n	8000bd8 <__udivmoddi4+0x28c>
 8000baa:	b15e      	cbz	r6, 8000bc4 <__udivmoddi4+0x278>
 8000bac:	ebb3 020e 	subs.w	r2, r3, lr
 8000bb0:	eb64 0405 	sbc.w	r4, r4, r5
 8000bb4:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000bb8:	40ca      	lsrs	r2, r1
 8000bba:	ea4c 0202 	orr.w	r2, ip, r2
 8000bbe:	40cc      	lsrs	r4, r1
 8000bc0:	e9c6 2400 	strd	r2, r4, [r6]
 8000bc4:	2100      	movs	r1, #0
 8000bc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bca:	4631      	mov	r1, r6
 8000bcc:	4630      	mov	r0, r6
 8000bce:	e70e      	b.n	80009ee <__udivmoddi4+0xa2>
 8000bd0:	46ac      	mov	ip, r5
 8000bd2:	e6ed      	b.n	80009b0 <__udivmoddi4+0x64>
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	e701      	b.n	80009dc <__udivmoddi4+0x90>
 8000bd8:	4543      	cmp	r3, r8
 8000bda:	d2e6      	bcs.n	8000baa <__udivmoddi4+0x25e>
 8000bdc:	ebb8 0e02 	subs.w	lr, r8, r2
 8000be0:	eb69 0507 	sbc.w	r5, r9, r7
 8000be4:	3801      	subs	r0, #1
 8000be6:	e7e0      	b.n	8000baa <__udivmoddi4+0x25e>
 8000be8:	4628      	mov	r0, r5
 8000bea:	e7d3      	b.n	8000b94 <__udivmoddi4+0x248>
 8000bec:	4660      	mov	r0, ip
 8000bee:	e78f      	b.n	8000b10 <__udivmoddi4+0x1c4>
 8000bf0:	4681      	mov	r9, r0
 8000bf2:	e7ba      	b.n	8000b6a <__udivmoddi4+0x21e>
 8000bf4:	4661      	mov	r1, ip
 8000bf6:	e777      	b.n	8000ae8 <__udivmoddi4+0x19c>
 8000bf8:	4608      	mov	r0, r1
 8000bfa:	e74b      	b.n	8000a94 <__udivmoddi4+0x148>
 8000bfc:	f1ac 0c02 	sub.w	ip, ip, #2
 8000c00:	443d      	add	r5, r7
 8000c02:	e715      	b.n	8000a30 <__udivmoddi4+0xe4>
 8000c04:	3802      	subs	r0, #2
 8000c06:	443c      	add	r4, r7
 8000c08:	e726      	b.n	8000a58 <__udivmoddi4+0x10c>
 8000c0a:	bf00      	nop

08000c0c <__aeabi_idiv0>:
 8000c0c:	4770      	bx	lr
 8000c0e:	bf00      	nop

08000c10 <MX_LoRaWAN_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void MX_LoRaWAN_Init(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Init_1 */

  /* USER CODE END MX_LoRaWAN_Init_1 */
  SystemApp_Init();
 8000c14:	f001 f8e0 	bl	8001dd8 <SystemApp_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_2 */

  /* USER CODE END MX_LoRaWAN_Init_2 */
  LoRaWAN_Init();
 8000c18:	f000 f80a 	bl	8000c30 <LoRaWAN_Init>
  /* USER CODE BEGIN MX_LoRaWAN_Init_3 */

  /* USER CODE END MX_LoRaWAN_Init_3 */
}
 8000c1c:	bf00      	nop
 8000c1e:	bd80      	pop	{r7, pc}

08000c20 <MX_LoRaWAN_Process>:

void MX_LoRaWAN_Process(void)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_LoRaWAN_Process_1 */

  /* USER CODE END MX_LoRaWAN_Process_1 */
  UTIL_SEQ_Run(UTIL_SEQ_DEFAULT);
 8000c24:	f04f 30ff 	mov.w	r0, #4294967295
 8000c28:	f018 f9b4 	bl	8018f94 <UTIL_SEQ_Run>
  /* USER CODE BEGIN MX_LoRaWAN_Process_2 */

  /* USER CODE END MX_LoRaWAN_Process_2 */
}
 8000c2c:	bf00      	nop
 8000c2e:	bd80      	pop	{r7, pc}

08000c30 <LoRaWAN_Init>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void LoRaWAN_Init(void)
{
 8000c30:	b580      	push	{r7, lr}
 8000c32:	b084      	sub	sp, #16
 8000c34:	af04      	add	r7, sp, #16
  /* USER CODE BEGIN LoRaWAN_Init_1 */

  /* USER CODE END LoRaWAN_Init_1 */
  SYS_LED_Init(SYS_LED_RED);
 8000c36:	2000      	movs	r0, #0
 8000c38:	f000 fc12 	bl	8001460 <SYS_LED_Init>
  SYS_LED_On(SYS_LED_RED);
 8000c3c:	2000      	movs	r0, #0
 8000c3e:	f000 fc41 	bl	80014c4 <SYS_LED_On>
  SYS_PB_Init(SYS_BUTTON1, SYS_BUTTON_MODE_EXTI);
 8000c42:	2101      	movs	r1, #1
 8000c44:	2000      	movs	r0, #0
 8000c46:	f000 fc69 	bl	800151c <SYS_PB_Init>

  /* Get LoRa APP version*/
  APP_LOG(TS_OFF, VLEVEL_M, "APP_VERSION:        V%X.%X.%X\r\n",
 8000c4a:	2300      	movs	r3, #0
 8000c4c:	9302      	str	r3, [sp, #8]
 8000c4e:	2300      	movs	r3, #0
 8000c50:	9301      	str	r3, [sp, #4]
 8000c52:	2301      	movs	r3, #1
 8000c54:	9300      	str	r3, [sp, #0]
 8000c56:	4b24      	ldr	r3, [pc, #144]	; (8000ce8 <LoRaWAN_Init+0xb8>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	2100      	movs	r1, #0
 8000c5c:	2002      	movs	r0, #2
 8000c5e:	f017 fe43 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORA_APP_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW LoraWAN info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_LORAWAN_VERSION: V%X.%X.%X\r\n",
 8000c62:	2301      	movs	r3, #1
 8000c64:	9302      	str	r3, [sp, #8]
 8000c66:	2302      	movs	r3, #2
 8000c68:	9301      	str	r3, [sp, #4]
 8000c6a:	2302      	movs	r3, #2
 8000c6c:	9300      	str	r3, [sp, #0]
 8000c6e:	4b1f      	ldr	r3, [pc, #124]	; (8000cec <LoRaWAN_Init+0xbc>)
 8000c70:	2200      	movs	r2, #0
 8000c72:	2100      	movs	r1, #0
 8000c74:	2002      	movs	r0, #2
 8000c76:	f017 fe37 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__LORAWAN_VERSION >> __APP_VERSION_SUB2_SHIFT));

  /* Get MW SubGhz_Phy info */
  APP_LOG(TS_OFF, VLEVEL_M, "MW_RADIO_VERSION:   V%X.%X.%X\r\n",
 8000c7a:	2301      	movs	r3, #1
 8000c7c:	9302      	str	r3, [sp, #8]
 8000c7e:	2306      	movs	r3, #6
 8000c80:	9301      	str	r3, [sp, #4]
 8000c82:	2300      	movs	r3, #0
 8000c84:	9300      	str	r3, [sp, #0]
 8000c86:	4b1a      	ldr	r3, [pc, #104]	; (8000cf0 <LoRaWAN_Init+0xc0>)
 8000c88:	2200      	movs	r2, #0
 8000c8a:	2100      	movs	r1, #0
 8000c8c:	2002      	movs	r0, #2
 8000c8e:	f017 fe2b 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_MAIN_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB1_SHIFT),
          (uint8_t)(__SUBGHZ_PHY_VERSION >> __APP_VERSION_SUB2_SHIFT));
  
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LmHandlerProcess), UTIL_SEQ_RFU, LmHandlerProcess);
 8000c92:	4a18      	ldr	r2, [pc, #96]	; (8000cf4 <LoRaWAN_Init+0xc4>)
 8000c94:	2100      	movs	r1, #0
 8000c96:	2001      	movs	r0, #1
 8000c98:	f018 fa60 	bl	801915c <UTIL_SEQ_RegTask>
  UTIL_SEQ_RegTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimer), UTIL_SEQ_RFU, SendTxData);
 8000c9c:	4a16      	ldr	r2, [pc, #88]	; (8000cf8 <LoRaWAN_Init+0xc8>)
 8000c9e:	2100      	movs	r1, #0
 8000ca0:	2002      	movs	r0, #2
 8000ca2:	f018 fa5b 	bl	801915c <UTIL_SEQ_RegTask>
  /* Init Info table used by LmHandler*/
  LoraInfo_Init();
 8000ca6:	f000 f9eb 	bl	8001080 <LoraInfo_Init>

  /* Init the Lora Stack*/
  LmHandlerInit(&LmHandlerCallbacks);
 8000caa:	4814      	ldr	r0, [pc, #80]	; (8000cfc <LoRaWAN_Init+0xcc>)
 8000cac:	f00a fc1e 	bl	800b4ec <LmHandlerInit>

  LmHandlerConfigure(&LmHandlerParams);
 8000cb0:	4813      	ldr	r0, [pc, #76]	; (8000d00 <LoRaWAN_Init+0xd0>)
 8000cb2:	f00a fc61 	bl	800b578 <LmHandlerConfigure>
  
  LmHandlerJoin(ActivationType);
 8000cb6:	4b13      	ldr	r3, [pc, #76]	; (8000d04 <LoRaWAN_Init+0xd4>)
 8000cb8:	781b      	ldrb	r3, [r3, #0]
 8000cba:	4618      	mov	r0, r3
 8000cbc:	f00a fda2 	bl	800b804 <LmHandlerJoin>

  /* send every time timer elapses */
  UTIL_TIMER_Create(&TxTimer,  0xFFFFFFFFU, UTIL_TIMER_ONESHOT, OnTxTimerEvent, NULL);
 8000cc0:	2300      	movs	r3, #0
 8000cc2:	9300      	str	r3, [sp, #0]
 8000cc4:	4b10      	ldr	r3, [pc, #64]	; (8000d08 <LoRaWAN_Init+0xd8>)
 8000cc6:	2200      	movs	r2, #0
 8000cc8:	f04f 31ff 	mov.w	r1, #4294967295
 8000ccc:	480f      	ldr	r0, [pc, #60]	; (8000d0c <LoRaWAN_Init+0xdc>)
 8000cce:	f018 fbdf 	bl	8019490 <UTIL_TIMER_Create>
  UTIL_TIMER_SetPeriod(&TxTimer,  APP_TX_DUTYCYCLE);
 8000cd2:	f242 7110 	movw	r1, #10000	; 0x2710
 8000cd6:	480d      	ldr	r0, [pc, #52]	; (8000d0c <LoRaWAN_Init+0xdc>)
 8000cd8:	f018 fcee 	bl	80196b8 <UTIL_TIMER_SetPeriod>
  UTIL_TIMER_Start(&TxTimer);
 8000cdc:	480b      	ldr	r0, [pc, #44]	; (8000d0c <LoRaWAN_Init+0xdc>)
 8000cde:	f018 fc0d 	bl	80194fc <UTIL_TIMER_Start>
  /* USER CODE BEGIN LoRaWAN_Init_Last */

  /* USER CODE END LoRaWAN_Init_Last */
}
 8000ce2:	bf00      	nop
 8000ce4:	46bd      	mov	sp, r7
 8000ce6:	bd80      	pop	{r7, pc}
 8000ce8:	08019fd8 	.word	0x08019fd8
 8000cec:	08019ff8 	.word	0x08019ff8
 8000cf0:	0801a018 	.word	0x0801a018
 8000cf4:	0800b75d 	.word	0x0800b75d
 8000cf8:	08000e61 	.word	0x08000e61
 8000cfc:	2000000c 	.word	0x2000000c
 8000d00:	20000024 	.word	0x20000024
 8000d04:	20000008 	.word	0x20000008
 8000d08:	08000f31 	.word	0x08000f31
 8000d0c:	200002b8 	.word	0x200002b8

08000d10 <HAL_GPIO_EXTI_Callback>:
/* Calling BSP_PB_Callback() from here it shortcuts the BSP. */
/* If users wants to go through the BSP, it can remove BSP_PB_Callback() from here */
/* and add a call to BSP_PB_IRQHandler() in the USER CODE SESSION of the */
/* correspondent EXTIn_IRQHandler() in the stm32wlxx_it.c */
void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8000d10:	b580      	push	{r7, lr}
 8000d12:	b082      	sub	sp, #8
 8000d14:	af00      	add	r7, sp, #0
 8000d16:	4603      	mov	r3, r0
 8000d18:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN HAL_GPIO_EXTI_Callback_1 */

  /* USER CODE END HAL_GPIO_EXTI_Callback_1 */
  switch (GPIO_Pin)
 8000d1a:	88fb      	ldrh	r3, [r7, #6]
 8000d1c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8000d20:	d104      	bne.n	8000d2c <HAL_GPIO_EXTI_Callback+0x1c>
  {
    case  SYS_BUTTON1_PIN:
      UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimer), CFG_SEQ_Prio_0);
 8000d22:	2100      	movs	r1, #0
 8000d24:	2002      	movs	r0, #2
 8000d26:	f018 fa3b 	bl	80191a0 <UTIL_SEQ_SetTask>
      /* USER CODE BEGIN EXTI_Callback_Switch_B1 */
      /* USER CODE END EXTI_Callback_Switch_B1 */
      break;
 8000d2a:	e000      	b.n	8000d2e <HAL_GPIO_EXTI_Callback+0x1e>
      
    default:
    /* USER CODE BEGIN EXTI_Callback_Switch_default */
    /* USER CODE END EXTI_Callback_Switch_default */
      break;
 8000d2c:	bf00      	nop
  }
  /* USER CODE BEGIN HAL_GPIO_EXTI_Callback_Last */

  /* USER CODE END HAL_GPIO_EXTI_Callback_Last */
}
 8000d2e:	bf00      	nop
 8000d30:	3708      	adds	r7, #8
 8000d32:	46bd      	mov	sp, r7
 8000d34:	bd80      	pop	{r7, pc}
	...

08000d38 <OnRxData>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)
{
 8000d38:	b5b0      	push	{r4, r5, r7, lr}
 8000d3a:	b088      	sub	sp, #32
 8000d3c:	af06      	add	r7, sp, #24
 8000d3e:	6078      	str	r0, [r7, #4]
 8000d40:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN OnRxData_1 */

  /* USER CODE END OnRxData_1 */
  if ((appData != NULL) && (params != NULL))
 8000d42:	687b      	ldr	r3, [r7, #4]
 8000d44:	2b00      	cmp	r3, #0
 8000d46:	d075      	beq.n	8000e34 <OnRxData+0xfc>
 8000d48:	683b      	ldr	r3, [r7, #0]
 8000d4a:	2b00      	cmp	r3, #0
 8000d4c:	d072      	beq.n	8000e34 <OnRxData+0xfc>
  {    
    static const char *slotStrings[] = { "1", "2", "C", "C Multicast", "B Ping-Slot", "B Multicast Ping-Slot" };

    APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Indication ==========\r\n");
 8000d4e:	4b3e      	ldr	r3, [pc, #248]	; (8000e48 <OnRxData+0x110>)
 8000d50:	2200      	movs	r2, #0
 8000d52:	2100      	movs	r1, #0
 8000d54:	2002      	movs	r0, #2
 8000d56:	f017 fdc7 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_H, "###### D/L FRAME:%04d | SLOT:%s | PORT:%d | DR:%d | RSSI:%d | SNR:%d\r\n",
 8000d5a:	683b      	ldr	r3, [r7, #0]
 8000d5c:	689b      	ldr	r3, [r3, #8]
 8000d5e:	683a      	ldr	r2, [r7, #0]
 8000d60:	f992 200c 	ldrsb.w	r2, [r2, #12]
 8000d64:	4611      	mov	r1, r2
 8000d66:	4a39      	ldr	r2, [pc, #228]	; (8000e4c <OnRxData+0x114>)
 8000d68:	f852 2021 	ldr.w	r2, [r2, r1, lsl #2]
 8000d6c:	6879      	ldr	r1, [r7, #4]
 8000d6e:	7809      	ldrb	r1, [r1, #0]
 8000d70:	4608      	mov	r0, r1
 8000d72:	6839      	ldr	r1, [r7, #0]
 8000d74:	f991 1002 	ldrsb.w	r1, [r1, #2]
 8000d78:	460c      	mov	r4, r1
 8000d7a:	6839      	ldr	r1, [r7, #0]
 8000d7c:	f991 1003 	ldrsb.w	r1, [r1, #3]
 8000d80:	460d      	mov	r5, r1
 8000d82:	6839      	ldr	r1, [r7, #0]
 8000d84:	f991 1004 	ldrsb.w	r1, [r1, #4]
 8000d88:	9105      	str	r1, [sp, #20]
 8000d8a:	9504      	str	r5, [sp, #16]
 8000d8c:	9403      	str	r4, [sp, #12]
 8000d8e:	9002      	str	r0, [sp, #8]
 8000d90:	9201      	str	r2, [sp, #4]
 8000d92:	9300      	str	r3, [sp, #0]
 8000d94:	4b2e      	ldr	r3, [pc, #184]	; (8000e50 <OnRxData+0x118>)
 8000d96:	2200      	movs	r2, #0
 8000d98:	2100      	movs	r1, #0
 8000d9a:	2003      	movs	r0, #3
 8000d9c:	f017 fda4 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
            params->DownlinkCounter, slotStrings[params->RxSlot], appData->Port, params->Datarate, params->Rssi, params->Snr);
    switch (appData->Port)
 8000da0:	687b      	ldr	r3, [r7, #4]
 8000da2:	781b      	ldrb	r3, [r3, #0]
 8000da4:	2b02      	cmp	r3, #2
 8000da6:	d021      	beq.n	8000dec <OnRxData+0xb4>
 8000da8:	2b03      	cmp	r3, #3
 8000daa:	d145      	bne.n	8000e38 <OnRxData+0x100>
    {
      case LORAWAN_SWITCH_CLASS_PORT:
        /*this port switches the class*/
        if (appData->BufferSize == 1)
 8000dac:	687b      	ldr	r3, [r7, #4]
 8000dae:	785b      	ldrb	r3, [r3, #1]
 8000db0:	2b01      	cmp	r3, #1
 8000db2:	d117      	bne.n	8000de4 <OnRxData+0xac>
        {
          switch (appData->Buffer[0])
 8000db4:	687b      	ldr	r3, [r7, #4]
 8000db6:	685b      	ldr	r3, [r3, #4]
 8000db8:	781b      	ldrb	r3, [r3, #0]
 8000dba:	2b02      	cmp	r3, #2
 8000dbc:	d00e      	beq.n	8000ddc <OnRxData+0xa4>
 8000dbe:	2b02      	cmp	r3, #2
 8000dc0:	dc12      	bgt.n	8000de8 <OnRxData+0xb0>
 8000dc2:	2b00      	cmp	r3, #0
 8000dc4:	d002      	beq.n	8000dcc <OnRxData+0x94>
 8000dc6:	2b01      	cmp	r3, #1
 8000dc8:	d004      	beq.n	8000dd4 <OnRxData+0x9c>
            {
              LmHandlerRequestClass(CLASS_C);
              break;
            }
            default:
              break;
 8000dca:	e00d      	b.n	8000de8 <OnRxData+0xb0>
              LmHandlerRequestClass(CLASS_A);
 8000dcc:	2000      	movs	r0, #0
 8000dce:	f00a fe69 	bl	800baa4 <LmHandlerRequestClass>
              break;
 8000dd2:	e00a      	b.n	8000dea <OnRxData+0xb2>
              LmHandlerRequestClass(CLASS_B);
 8000dd4:	2001      	movs	r0, #1
 8000dd6:	f00a fe65 	bl	800baa4 <LmHandlerRequestClass>
              break;
 8000dda:	e006      	b.n	8000dea <OnRxData+0xb2>
              LmHandlerRequestClass(CLASS_C);
 8000ddc:	2002      	movs	r0, #2
 8000dde:	f00a fe61 	bl	800baa4 <LmHandlerRequestClass>
              break;
 8000de2:	e002      	b.n	8000dea <OnRxData+0xb2>
          }
        }
 8000de4:	bf00      	nop
 8000de6:	e02a      	b.n	8000e3e <OnRxData+0x106>
              break;
 8000de8:	bf00      	nop
        break;
 8000dea:	e028      	b.n	8000e3e <OnRxData+0x106>
      case LORAWAN_USER_APP_PORT:
        if (appData->BufferSize == 1)
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	785b      	ldrb	r3, [r3, #1]
 8000df0:	2b01      	cmp	r3, #1
 8000df2:	d123      	bne.n	8000e3c <OnRxData+0x104>
        {
          AppLedStateOn = appData->Buffer[0] & 0x01;
 8000df4:	687b      	ldr	r3, [r7, #4]
 8000df6:	685b      	ldr	r3, [r3, #4]
 8000df8:	781b      	ldrb	r3, [r3, #0]
 8000dfa:	f003 0301 	and.w	r3, r3, #1
 8000dfe:	b2da      	uxtb	r2, r3
 8000e00:	4b14      	ldr	r3, [pc, #80]	; (8000e54 <OnRxData+0x11c>)
 8000e02:	701a      	strb	r2, [r3, #0]
          if (AppLedStateOn == SET)
 8000e04:	4b13      	ldr	r3, [pc, #76]	; (8000e54 <OnRxData+0x11c>)
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	2b01      	cmp	r3, #1
 8000e0a:	d109      	bne.n	8000e20 <OnRxData+0xe8>
          {
            APP_LOG(TS_OFF, VLEVEL_H,   "LED ON\r\n");
 8000e0c:	4b12      	ldr	r3, [pc, #72]	; (8000e58 <OnRxData+0x120>)
 8000e0e:	2200      	movs	r2, #0
 8000e10:	2100      	movs	r1, #0
 8000e12:	2003      	movs	r0, #3
 8000e14:	f017 fd68 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
            SYS_LED_Off(SYS_LED_RED);
 8000e18:	2000      	movs	r0, #0
 8000e1a:	f000 fb69 	bl	80014f0 <SYS_LED_Off>
          {
            APP_LOG(TS_OFF, VLEVEL_H, "LED OFF\r\n");
            SYS_LED_On(SYS_LED_RED);
          }
        }
        break;
 8000e1e:	e00d      	b.n	8000e3c <OnRxData+0x104>
            APP_LOG(TS_OFF, VLEVEL_H, "LED OFF\r\n");
 8000e20:	4b0e      	ldr	r3, [pc, #56]	; (8000e5c <OnRxData+0x124>)
 8000e22:	2200      	movs	r2, #0
 8000e24:	2100      	movs	r1, #0
 8000e26:	2003      	movs	r0, #3
 8000e28:	f017 fd5e 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
            SYS_LED_On(SYS_LED_RED);
 8000e2c:	2000      	movs	r0, #0
 8000e2e:	f000 fb49 	bl	80014c4 <SYS_LED_On>
        break;
 8000e32:	e003      	b.n	8000e3c <OnRxData+0x104>
    /* USER CODE BEGIN OnRxData_Switch_default */

    /* USER CODE END OnRxData_Switch_default */
        break;
    }
  }
 8000e34:	bf00      	nop
 8000e36:	e002      	b.n	8000e3e <OnRxData+0x106>
        break;
 8000e38:	bf00      	nop
 8000e3a:	e000      	b.n	8000e3e <OnRxData+0x106>
        break;
 8000e3c:	bf00      	nop

  /* USER CODE BEGIN OnRxData_2 */

  /* USER CODE END OnRxData_2 */
}
 8000e3e:	bf00      	nop
 8000e40:	3708      	adds	r7, #8
 8000e42:	46bd      	mov	sp, r7
 8000e44:	bdb0      	pop	{r4, r5, r7, pc}
 8000e46:	bf00      	nop
 8000e48:	0801a038 	.word	0x0801a038
 8000e4c:	2000002c 	.word	0x2000002c
 8000e50:	0801a06c 	.word	0x0801a06c
 8000e54:	200002b6 	.word	0x200002b6
 8000e58:	0801a0b4 	.word	0x0801a0b4
 8000e5c:	0801a0c0 	.word	0x0801a0c0

08000e60 <SendTxData>:

static void SendTxData(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b084      	sub	sp, #16
 8000e64:	af02      	add	r7, sp, #8
  UTIL_TIMER_Time_t nextTxIn = 0;
 8000e66:	2300      	movs	r3, #0
 8000e68:	603b      	str	r3, [r7, #0]
  uint16_t crc = 0, len = 0;
 8000e6a:	2300      	movs	r3, #0
 8000e6c:	80fb      	strh	r3, [r7, #6]
 8000e6e:	2300      	movs	r3, #0
 8000e70:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN SendTxData_1 */

  /* USER CODE END SendTxData_1 */
  SYS_Sensor_Update_Data( );
 8000e72:	f001 f923 	bl	80020bc <SYS_Sensor_Update_Data>
  len = SYS_Sensor_Get_Length( );
 8000e76:	f001 f9d7 	bl	8002228 <SYS_Sensor_Get_Length>
 8000e7a:	4603      	mov	r3, r0
 8000e7c:	80bb      	strh	r3, [r7, #4]
  SYS_Sensor_Get_Buffer( AppData.Buffer, len );
 8000e7e:	4b28      	ldr	r3, [pc, #160]	; (8000f20 <SendTxData+0xc0>)
 8000e80:	685b      	ldr	r3, [r3, #4]
 8000e82:	88ba      	ldrh	r2, [r7, #4]
 8000e84:	4611      	mov	r1, r2
 8000e86:	4618      	mov	r0, r3
 8000e88:	f001 fa5a 	bl	8002340 <SYS_Sensor_Get_Buffer>
  SYS_Sensor_Clean_Buffer( len );
 8000e8c:	88bb      	ldrh	r3, [r7, #4]
 8000e8e:	4618      	mov	r0, r3
 8000e90:	f001 fa96 	bl	80023c0 <SYS_Sensor_Clean_Buffer>
  
  crc = GetCrc16( AppData.Buffer, len );
 8000e94:	4b22      	ldr	r3, [pc, #136]	; (8000f20 <SendTxData+0xc0>)
 8000e96:	685b      	ldr	r3, [r3, #4]
 8000e98:	88ba      	ldrh	r2, [r7, #4]
 8000e9a:	4611      	mov	r1, r2
 8000e9c:	4618      	mov	r0, r3
 8000e9e:	f000 fbbb 	bl	8001618 <GetCrc16>
 8000ea2:	4603      	mov	r3, r0
 8000ea4:	80fb      	strh	r3, [r7, #6]
  AppData.Buffer[len] = crc & 0xff;
 8000ea6:	4b1e      	ldr	r3, [pc, #120]	; (8000f20 <SendTxData+0xc0>)
 8000ea8:	685a      	ldr	r2, [r3, #4]
 8000eaa:	88bb      	ldrh	r3, [r7, #4]
 8000eac:	4413      	add	r3, r2
 8000eae:	88fa      	ldrh	r2, [r7, #6]
 8000eb0:	b2d2      	uxtb	r2, r2
 8000eb2:	701a      	strb	r2, [r3, #0]
  AppData.Buffer[len + 1] = ( crc >> 8 ) & 0xff;
 8000eb4:	88fb      	ldrh	r3, [r7, #6]
 8000eb6:	0a1b      	lsrs	r3, r3, #8
 8000eb8:	b299      	uxth	r1, r3
 8000eba:	4b19      	ldr	r3, [pc, #100]	; (8000f20 <SendTxData+0xc0>)
 8000ebc:	685a      	ldr	r2, [r3, #4]
 8000ebe:	88bb      	ldrh	r3, [r7, #4]
 8000ec0:	3301      	adds	r3, #1
 8000ec2:	4413      	add	r3, r2
 8000ec4:	b2ca      	uxtb	r2, r1
 8000ec6:	701a      	strb	r2, [r3, #0]
    
  AppData.Port = LORAWAN_USER_APP_PORT;
 8000ec8:	4b15      	ldr	r3, [pc, #84]	; (8000f20 <SendTxData+0xc0>)
 8000eca:	2202      	movs	r2, #2
 8000ecc:	701a      	strb	r2, [r3, #0]
  AppData.BufferSize = len + 2;
 8000ece:	88bb      	ldrh	r3, [r7, #4]
 8000ed0:	b2db      	uxtb	r3, r3
 8000ed2:	3302      	adds	r3, #2
 8000ed4:	b2da      	uxtb	r2, r3
 8000ed6:	4b12      	ldr	r3, [pc, #72]	; (8000f20 <SendTxData+0xc0>)
 8000ed8:	705a      	strb	r2, [r3, #1]
  
  if (LORAMAC_HANDLER_SUCCESS == LmHandlerSend(&AppData, LORAWAN_DEFAULT_CONFIRMED_MSG_STATE, &nextTxIn, false))
 8000eda:	463a      	mov	r2, r7
 8000edc:	2300      	movs	r3, #0
 8000ede:	2101      	movs	r1, #1
 8000ee0:	480f      	ldr	r0, [pc, #60]	; (8000f20 <SendTxData+0xc0>)
 8000ee2:	f00a fd09 	bl	800b8f8 <LmHandlerSend>
 8000ee6:	4603      	mov	r3, r0
 8000ee8:	2b00      	cmp	r3, #0
 8000eea:	d106      	bne.n	8000efa <SendTxData+0x9a>
  {
    APP_LOG(TS_ON, VLEVEL_L, "SEND REQUEST\r\n");
 8000eec:	4b0d      	ldr	r3, [pc, #52]	; (8000f24 <SendTxData+0xc4>)
 8000eee:	2201      	movs	r2, #1
 8000ef0:	2100      	movs	r1, #0
 8000ef2:	2001      	movs	r0, #1
 8000ef4:	f017 fcf8 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
  }
  /* USER CODE BEGIN SendTxData_2 */

  /* USER CODE END SendTxData_2 */
}
 8000ef8:	e00e      	b.n	8000f18 <SendTxData+0xb8>
  else if (nextTxIn > 0)
 8000efa:	683b      	ldr	r3, [r7, #0]
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d00b      	beq.n	8000f18 <SendTxData+0xb8>
    APP_LOG(TS_ON, VLEVEL_L, "Next Tx in  : ~%d second(s)\r\n", (nextTxIn / 1000));
 8000f00:	683b      	ldr	r3, [r7, #0]
 8000f02:	4a09      	ldr	r2, [pc, #36]	; (8000f28 <SendTxData+0xc8>)
 8000f04:	fba2 2303 	umull	r2, r3, r2, r3
 8000f08:	099b      	lsrs	r3, r3, #6
 8000f0a:	9300      	str	r3, [sp, #0]
 8000f0c:	4b07      	ldr	r3, [pc, #28]	; (8000f2c <SendTxData+0xcc>)
 8000f0e:	2201      	movs	r2, #1
 8000f10:	2100      	movs	r1, #0
 8000f12:	2001      	movs	r0, #1
 8000f14:	f017 fce8 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
}
 8000f18:	bf00      	nop
 8000f1a:	3708      	adds	r7, #8
 8000f1c:	46bd      	mov	sp, r7
 8000f1e:	bd80      	pop	{r7, pc}
 8000f20:	20000000 	.word	0x20000000
 8000f24:	0801a0cc 	.word	0x0801a0cc
 8000f28:	10624dd3 	.word	0x10624dd3
 8000f2c:	0801a0dc 	.word	0x0801a0dc

08000f30 <OnTxTimerEvent>:

static void OnTxTimerEvent(void *context)
{
 8000f30:	b580      	push	{r7, lr}
 8000f32:	b082      	sub	sp, #8
 8000f34:	af00      	add	r7, sp, #0
 8000f36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxTimerEvent_1 */

  /* USER CODE END OnTxTimerEvent_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LoRaSendOnTxTimer), CFG_SEQ_Prio_0);
 8000f38:	2100      	movs	r1, #0
 8000f3a:	2002      	movs	r0, #2
 8000f3c:	f018 f930 	bl	80191a0 <UTIL_SEQ_SetTask>

  /*Wait for next tx slot*/
  UTIL_TIMER_Start(&TxTimer);
 8000f40:	4803      	ldr	r0, [pc, #12]	; (8000f50 <OnTxTimerEvent+0x20>)
 8000f42:	f018 fadb 	bl	80194fc <UTIL_TIMER_Start>
  /* USER CODE BEGIN OnTxTimerEvent_2 */

  /* USER CODE END OnTxTimerEvent_2 */
}
 8000f46:	bf00      	nop
 8000f48:	3708      	adds	r7, #8
 8000f4a:	46bd      	mov	sp, r7
 8000f4c:	bd80      	pop	{r7, pc}
 8000f4e:	bf00      	nop
 8000f50:	200002b8 	.word	0x200002b8

08000f54 <OnTxData>:

static void OnTxData(LmHandlerTxParams_t *params)
{
 8000f54:	b580      	push	{r7, lr}
 8000f56:	b086      	sub	sp, #24
 8000f58:	af04      	add	r7, sp, #16
 8000f5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnTxData_1 */

  /* USER CODE END OnTxData_1 */
  if ((params != NULL) && (params->IsMcpsConfirm != 0))
 8000f5c:	687b      	ldr	r3, [r7, #4]
 8000f5e:	2b00      	cmp	r3, #0
 8000f60:	d03e      	beq.n	8000fe0 <OnTxData+0x8c>
 8000f62:	687b      	ldr	r3, [r7, #4]
 8000f64:	781b      	ldrb	r3, [r3, #0]
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d03a      	beq.n	8000fe0 <OnTxData+0x8c>
  {
    APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### ========== MCPS-Confirm =============\r\n");
 8000f6a:	4b1f      	ldr	r3, [pc, #124]	; (8000fe8 <OnTxData+0x94>)
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	2100      	movs	r1, #0
 8000f70:	2002      	movs	r0, #2
 8000f72:	f017 fcb9 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
    APP_LOG(TS_OFF, VLEVEL_H, "###### U/L FRAME:%04d | PORT:%d | DR:%d | PWR:%d", params->UplinkCounter,
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	689b      	ldr	r3, [r3, #8]
 8000f7a:	687a      	ldr	r2, [r7, #4]
 8000f7c:	7b12      	ldrb	r2, [r2, #12]
 8000f7e:	4611      	mov	r1, r2
 8000f80:	687a      	ldr	r2, [r7, #4]
 8000f82:	f992 2004 	ldrsb.w	r2, [r2, #4]
 8000f86:	4610      	mov	r0, r2
 8000f88:	687a      	ldr	r2, [r7, #4]
 8000f8a:	f992 2014 	ldrsb.w	r2, [r2, #20]
 8000f8e:	9203      	str	r2, [sp, #12]
 8000f90:	9002      	str	r0, [sp, #8]
 8000f92:	9101      	str	r1, [sp, #4]
 8000f94:	9300      	str	r3, [sp, #0]
 8000f96:	4b15      	ldr	r3, [pc, #84]	; (8000fec <OnTxData+0x98>)
 8000f98:	2200      	movs	r2, #0
 8000f9a:	2100      	movs	r1, #0
 8000f9c:	2003      	movs	r0, #3
 8000f9e:	f017 fca3 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
            params->AppData.Port, params->Datarate, params->TxPower);

    APP_LOG(TS_OFF, VLEVEL_H, " | MSG TYPE:");
 8000fa2:	4b13      	ldr	r3, [pc, #76]	; (8000ff0 <OnTxData+0x9c>)
 8000fa4:	2200      	movs	r2, #0
 8000fa6:	2100      	movs	r1, #0
 8000fa8:	2003      	movs	r0, #3
 8000faa:	f017 fc9d 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
    if (params->MsgType == LORAMAC_HANDLER_CONFIRMED_MSG)
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	789b      	ldrb	r3, [r3, #2]
 8000fb2:	2b01      	cmp	r3, #1
 8000fb4:	d10e      	bne.n	8000fd4 <OnTxData+0x80>
    {
      APP_LOG(TS_OFF, VLEVEL_H, "CONFIRMED [%s]\r\n", (params->AckReceived != 0) ? "ACK" : "NACK");
 8000fb6:	687b      	ldr	r3, [r7, #4]
 8000fb8:	78db      	ldrb	r3, [r3, #3]
 8000fba:	2b00      	cmp	r3, #0
 8000fbc:	d001      	beq.n	8000fc2 <OnTxData+0x6e>
 8000fbe:	4b0d      	ldr	r3, [pc, #52]	; (8000ff4 <OnTxData+0xa0>)
 8000fc0:	e000      	b.n	8000fc4 <OnTxData+0x70>
 8000fc2:	4b0d      	ldr	r3, [pc, #52]	; (8000ff8 <OnTxData+0xa4>)
 8000fc4:	9300      	str	r3, [sp, #0]
 8000fc6:	4b0d      	ldr	r3, [pc, #52]	; (8000ffc <OnTxData+0xa8>)
 8000fc8:	2200      	movs	r2, #0
 8000fca:	2100      	movs	r1, #0
 8000fcc:	2003      	movs	r0, #3
 8000fce:	f017 fc8b 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
  }

  /* USER CODE BEGIN OnTxData_2 */

  /* USER CODE END OnTxData_2 */
}
 8000fd2:	e005      	b.n	8000fe0 <OnTxData+0x8c>
      APP_LOG(TS_OFF, VLEVEL_H, "UNCONFIRMED\r\n");
 8000fd4:	4b0a      	ldr	r3, [pc, #40]	; (8001000 <OnTxData+0xac>)
 8000fd6:	2200      	movs	r2, #0
 8000fd8:	2100      	movs	r1, #0
 8000fda:	2003      	movs	r0, #3
 8000fdc:	f017 fc84 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
}
 8000fe0:	bf00      	nop
 8000fe2:	3708      	adds	r7, #8
 8000fe4:	46bd      	mov	sp, r7
 8000fe6:	bd80      	pop	{r7, pc}
 8000fe8:	0801a0fc 	.word	0x0801a0fc
 8000fec:	0801a130 	.word	0x0801a130
 8000ff0:	0801a164 	.word	0x0801a164
 8000ff4:	0801a174 	.word	0x0801a174
 8000ff8:	0801a178 	.word	0x0801a178
 8000ffc:	0801a180 	.word	0x0801a180
 8001000:	0801a194 	.word	0x0801a194

08001004 <OnJoinRequest>:

static void OnJoinRequest(LmHandlerJoinParams_t *joinParams)
{
 8001004:	b580      	push	{r7, lr}
 8001006:	b082      	sub	sp, #8
 8001008:	af00      	add	r7, sp, #0
 800100a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN OnJoinRequest_1 */

  /* USER CODE END OnJoinRequest_1 */
  if (joinParams != NULL)
 800100c:	687b      	ldr	r3, [r7, #4]
 800100e:	2b00      	cmp	r3, #0
 8001010:	d022      	beq.n	8001058 <OnJoinRequest+0x54>
  {
    if (joinParams->Status == LORAMAC_HANDLER_SUCCESS)
 8001012:	687b      	ldr	r3, [r7, #4]
 8001014:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8001018:	2b00      	cmp	r3, #0
 800101a:	d117      	bne.n	800104c <OnJoinRequest+0x48>
    {
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOINED = ");
 800101c:	4b10      	ldr	r3, [pc, #64]	; (8001060 <OnJoinRequest+0x5c>)
 800101e:	2200      	movs	r2, #0
 8001020:	2100      	movs	r1, #0
 8001022:	2002      	movs	r0, #2
 8001024:	f017 fc60 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
      if (joinParams->Mode == ACTIVATION_TYPE_ABP)
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	789b      	ldrb	r3, [r3, #2]
 800102c:	2b01      	cmp	r3, #1
 800102e:	d106      	bne.n	800103e <OnJoinRequest+0x3a>
      {
        APP_LOG(TS_OFF, VLEVEL_M, "ABP ======================\r\n");
 8001030:	4b0c      	ldr	r3, [pc, #48]	; (8001064 <OnJoinRequest+0x60>)
 8001032:	2200      	movs	r2, #0
 8001034:	2100      	movs	r1, #0
 8001036:	2002      	movs	r0, #2
 8001038:	f017 fc56 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
  }

  /* USER CODE BEGIN OnJoinRequest_2 */

  /* USER CODE END OnJoinRequest_2 */
}
 800103c:	e00c      	b.n	8001058 <OnJoinRequest+0x54>
        APP_LOG(TS_OFF, VLEVEL_M, "OTAA =====================\r\n");
 800103e:	4b0a      	ldr	r3, [pc, #40]	; (8001068 <OnJoinRequest+0x64>)
 8001040:	2200      	movs	r2, #0
 8001042:	2100      	movs	r1, #0
 8001044:	2002      	movs	r0, #2
 8001046:	f017 fc4f 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
}
 800104a:	e005      	b.n	8001058 <OnJoinRequest+0x54>
      APP_LOG(TS_OFF, VLEVEL_M, "\r\n###### = JOIN FAILED\r\n");
 800104c:	4b07      	ldr	r3, [pc, #28]	; (800106c <OnJoinRequest+0x68>)
 800104e:	2200      	movs	r2, #0
 8001050:	2100      	movs	r1, #0
 8001052:	2002      	movs	r0, #2
 8001054:	f017 fc48 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
}
 8001058:	bf00      	nop
 800105a:	3708      	adds	r7, #8
 800105c:	46bd      	mov	sp, r7
 800105e:	bd80      	pop	{r7, pc}
 8001060:	0801a1a4 	.word	0x0801a1a4
 8001064:	0801a1bc 	.word	0x0801a1bc
 8001068:	0801a1dc 	.word	0x0801a1dc
 800106c:	0801a1fc 	.word	0x0801a1fc

08001070 <OnMacProcessNotify>:

static void OnMacProcessNotify(void)
{
 8001070:	b580      	push	{r7, lr}
 8001072:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OnMacProcessNotify_1 */

  /* USER CODE END OnMacProcessNotify_1 */
  UTIL_SEQ_SetTask((1 << CFG_SEQ_Task_LmHandlerProcess), CFG_SEQ_Prio_0);
 8001074:	2100      	movs	r1, #0
 8001076:	2001      	movs	r0, #1
 8001078:	f018 f892 	bl	80191a0 <UTIL_SEQ_SetTask>
  /* USER CODE BEGIN OnMacProcessNotify_2 */

  /* USER CODE END OnMacProcessNotify_2 */
}
 800107c:	bf00      	nop
 800107e:	bd80      	pop	{r7, pc}

08001080 <LoraInfo_Init>:

/* USER CODE END EV */

/* Exported functions --------------------------------------------------------*/
void LoraInfo_Init(void)
{
 8001080:	b580      	push	{r7, lr}
 8001082:	af00      	add	r7, sp, #0
  loraInfo.ActivationMode = 0;
 8001084:	4b12      	ldr	r3, [pc, #72]	; (80010d0 <LoraInfo_Init+0x50>)
 8001086:	2200      	movs	r2, #0
 8001088:	601a      	str	r2, [r3, #0]
  loraInfo.Region = 0;
 800108a:	4b11      	ldr	r3, [pc, #68]	; (80010d0 <LoraInfo_Init+0x50>)
 800108c:	2200      	movs	r2, #0
 800108e:	605a      	str	r2, [r3, #4]
  loraInfo.ClassB = 0;
 8001090:	4b0f      	ldr	r3, [pc, #60]	; (80010d0 <LoraInfo_Init+0x50>)
 8001092:	2200      	movs	r2, #0
 8001094:	609a      	str	r2, [r3, #8]
  loraInfo.Kms = 0;
 8001096:	4b0e      	ldr	r3, [pc, #56]	; (80010d0 <LoraInfo_Init+0x50>)
 8001098:	2200      	movs	r2, #0
 800109a:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN LoraInfo_Init_1 */

  /* USER CODE END LoraInfo_Init_1 */

#ifdef  REGION_AS923
  loraInfo.Region |= (1 << LORAMAC_REGION_AS923) ;
 800109c:	4b0c      	ldr	r3, [pc, #48]	; (80010d0 <LoraInfo_Init+0x50>)
 800109e:	685b      	ldr	r3, [r3, #4]
 80010a0:	f043 0301 	orr.w	r3, r3, #1
 80010a4:	4a0a      	ldr	r2, [pc, #40]	; (80010d0 <LoraInfo_Init+0x50>)
 80010a6:	6053      	str	r3, [r2, #4]
#endif /* REGION_US915 */
#ifdef  REGION_RU864
  loraInfo.Region |= (1 << LORAMAC_REGION_RU864) ;
#endif /* REGION_RU864 */

  if (loraInfo.Region == 0)
 80010a8:	4b09      	ldr	r3, [pc, #36]	; (80010d0 <LoraInfo_Init+0x50>)
 80010aa:	685b      	ldr	r3, [r3, #4]
 80010ac:	2b00      	cmp	r3, #0
 80010ae:	d106      	bne.n	80010be <LoraInfo_Init+0x3e>
  {
    APP_PRINTF("error: At least one region shall be defined in the MW: check lorawan_conf.h \r\n");
 80010b0:	4b08      	ldr	r3, [pc, #32]	; (80010d4 <LoraInfo_Init+0x54>)
 80010b2:	2200      	movs	r2, #0
 80010b4:	2100      	movs	r1, #0
 80010b6:	2000      	movs	r0, #0
 80010b8:	f017 fc16 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
    while (1) {} /* At least one region shall be defined */
 80010bc:	e7fe      	b.n	80010bc <LoraInfo_Init+0x3c>
#elif !defined (LORAMAC_CLASSB_ENABLED)
#error LORAMAC_CLASSB_ENABLED not defined ( shall be <0 or 1> )
#endif /* LORAMAC_CLASSB_ENABLED */

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  loraInfo.Kms = 0;
 80010be:	4b04      	ldr	r3, [pc, #16]	; (80010d0 <LoraInfo_Init+0x50>)
 80010c0:	2200      	movs	r2, #0
 80010c2:	60da      	str	r2, [r3, #12]
  loraInfo.ActivationMode = 3;
 80010c4:	4b02      	ldr	r3, [pc, #8]	; (80010d0 <LoraInfo_Init+0x50>)
 80010c6:	2203      	movs	r2, #3
 80010c8:	601a      	str	r2, [r3, #0]
  loraInfo.ActivationMode = ACTIVATION_BY_PERSONALISATION + (OVER_THE_AIR_ACTIVATION << 1);
#endif /* LORAWAN_KMS */
  /* USER CODE BEGIN LoraInfo_Init_2 */

  /* USER CODE END LoraInfo_Init_2 */
}
 80010ca:	bf00      	nop
 80010cc:	bd80      	pop	{r7, pc}
 80010ce:	bf00      	nop
 80010d0:	200002d0 	.word	0x200002d0
 80010d4:	0801a254 	.word	0x0801a254

080010d8 <LoraInfo_GetPtr>:

LoraInfo_t *LoraInfo_GetPtr(void)
{
 80010d8:	b480      	push	{r7}
 80010da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LoraInfo_GetPtr */

  /* USER CODE END LoraInfo_GetPtr */
  return &loraInfo;
 80010dc:	4b02      	ldr	r3, [pc, #8]	; (80010e8 <LoraInfo_GetPtr+0x10>)
}
 80010de:	4618      	mov	r0, r3
 80010e0:	46bd      	mov	sp, r7
 80010e2:	bc80      	pop	{r7}
 80010e4:	4770      	bx	lr
 80010e6:	bf00      	nop
 80010e8:	200002d0 	.word	0x200002d0

080010ec <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80010ec:	b480      	push	{r7}
 80010ee:	b085      	sub	sp, #20
 80010f0:	af00      	add	r7, sp, #0
 80010f2:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80010f4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80010f8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80010fa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	4313      	orrs	r3, r2
 8001102:	660b      	str	r3, [r1, #96]	; 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001104:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001108:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800110a:	687b      	ldr	r3, [r7, #4]
 800110c:	4013      	ands	r3, r2
 800110e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001110:	68fb      	ldr	r3, [r7, #12]
}
 8001112:	bf00      	nop
 8001114:	3714      	adds	r7, #20
 8001116:	46bd      	mov	sp, r7
 8001118:	bc80      	pop	{r7}
 800111a:	4770      	bx	lr

0800111c <LL_APB2_GRP1_DisableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM16
  *         @arg @ref LL_APB2_GRP1_PERIPH_TIM17
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_DisableClock(uint32_t Periphs)
{
 800111c:	b480      	push	{r7}
 800111e:	b083      	sub	sp, #12
 8001120:	af00      	add	r7, sp, #0
 8001122:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 8001124:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001128:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	43db      	mvns	r3, r3
 800112e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001132:	4013      	ands	r3, r2
 8001134:	660b      	str	r3, [r1, #96]	; 0x60
}
 8001136:	bf00      	nop
 8001138:	370c      	adds	r7, #12
 800113a:	46bd      	mov	sp, r7
 800113c:	bc80      	pop	{r7}
 800113e:	4770      	bx	lr

08001140 <MX_ADC_Init>:

ADC_HandleTypeDef hadc;

/* ADC init function */
void MX_ADC_Init(void)
{
 8001140:	b580      	push	{r7, lr}
 8001142:	af00      	add	r7, sp, #0

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc.Instance = ADC;
 8001144:	4b23      	ldr	r3, [pc, #140]	; (80011d4 <MX_ADC_Init+0x94>)
 8001146:	4a24      	ldr	r2, [pc, #144]	; (80011d8 <MX_ADC_Init+0x98>)
 8001148:	601a      	str	r2, [r3, #0]
  hadc.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800114a:	4b22      	ldr	r3, [pc, #136]	; (80011d4 <MX_ADC_Init+0x94>)
 800114c:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 8001150:	605a      	str	r2, [r3, #4]
  hadc.Init.Resolution = ADC_RESOLUTION_12B;
 8001152:	4b20      	ldr	r3, [pc, #128]	; (80011d4 <MX_ADC_Init+0x94>)
 8001154:	2200      	movs	r2, #0
 8001156:	609a      	str	r2, [r3, #8]
  hadc.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001158:	4b1e      	ldr	r3, [pc, #120]	; (80011d4 <MX_ADC_Init+0x94>)
 800115a:	2200      	movs	r2, #0
 800115c:	60da      	str	r2, [r3, #12]
  hadc.Init.ScanConvMode = ADC_SCAN_DISABLE;
 800115e:	4b1d      	ldr	r3, [pc, #116]	; (80011d4 <MX_ADC_Init+0x94>)
 8001160:	2200      	movs	r2, #0
 8001162:	611a      	str	r2, [r3, #16]
  hadc.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001164:	4b1b      	ldr	r3, [pc, #108]	; (80011d4 <MX_ADC_Init+0x94>)
 8001166:	2204      	movs	r2, #4
 8001168:	615a      	str	r2, [r3, #20]
  hadc.Init.LowPowerAutoWait = DISABLE;
 800116a:	4b1a      	ldr	r3, [pc, #104]	; (80011d4 <MX_ADC_Init+0x94>)
 800116c:	2200      	movs	r2, #0
 800116e:	761a      	strb	r2, [r3, #24]
  hadc.Init.LowPowerAutoPowerOff = DISABLE;
 8001170:	4b18      	ldr	r3, [pc, #96]	; (80011d4 <MX_ADC_Init+0x94>)
 8001172:	2200      	movs	r2, #0
 8001174:	765a      	strb	r2, [r3, #25]
  hadc.Init.ContinuousConvMode = DISABLE;
 8001176:	4b17      	ldr	r3, [pc, #92]	; (80011d4 <MX_ADC_Init+0x94>)
 8001178:	2200      	movs	r2, #0
 800117a:	769a      	strb	r2, [r3, #26]
  hadc.Init.NbrOfConversion = 1;
 800117c:	4b15      	ldr	r3, [pc, #84]	; (80011d4 <MX_ADC_Init+0x94>)
 800117e:	2201      	movs	r2, #1
 8001180:	61da      	str	r2, [r3, #28]
  hadc.Init.DiscontinuousConvMode = DISABLE;
 8001182:	4b14      	ldr	r3, [pc, #80]	; (80011d4 <MX_ADC_Init+0x94>)
 8001184:	2200      	movs	r2, #0
 8001186:	f883 2020 	strb.w	r2, [r3, #32]
  hadc.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800118a:	4b12      	ldr	r3, [pc, #72]	; (80011d4 <MX_ADC_Init+0x94>)
 800118c:	2200      	movs	r2, #0
 800118e:	625a      	str	r2, [r3, #36]	; 0x24
  hadc.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001190:	4b10      	ldr	r3, [pc, #64]	; (80011d4 <MX_ADC_Init+0x94>)
 8001192:	2200      	movs	r2, #0
 8001194:	629a      	str	r2, [r3, #40]	; 0x28
  hadc.Init.DMAContinuousRequests = DISABLE;
 8001196:	4b0f      	ldr	r3, [pc, #60]	; (80011d4 <MX_ADC_Init+0x94>)
 8001198:	2200      	movs	r2, #0
 800119a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hadc.Init.Overrun = ADC_OVR_DATA_OVERWRITTEN;
 800119e:	4b0d      	ldr	r3, [pc, #52]	; (80011d4 <MX_ADC_Init+0x94>)
 80011a0:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80011a4:	631a      	str	r2, [r3, #48]	; 0x30
  hadc.Init.SamplingTimeCommon1 = ADC_SAMPLETIME_160CYCLES_5;
 80011a6:	4b0b      	ldr	r3, [pc, #44]	; (80011d4 <MX_ADC_Init+0x94>)
 80011a8:	2207      	movs	r2, #7
 80011aa:	635a      	str	r2, [r3, #52]	; 0x34
  hadc.Init.SamplingTimeCommon2 = ADC_SAMPLETIME_160CYCLES_5;
 80011ac:	4b09      	ldr	r3, [pc, #36]	; (80011d4 <MX_ADC_Init+0x94>)
 80011ae:	2207      	movs	r2, #7
 80011b0:	639a      	str	r2, [r3, #56]	; 0x38
  hadc.Init.OversamplingMode = DISABLE;
 80011b2:	4b08      	ldr	r3, [pc, #32]	; (80011d4 <MX_ADC_Init+0x94>)
 80011b4:	2200      	movs	r2, #0
 80011b6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  hadc.Init.TriggerFrequencyMode = ADC_TRIGGER_FREQ_HIGH;
 80011ba:	4b06      	ldr	r3, [pc, #24]	; (80011d4 <MX_ADC_Init+0x94>)
 80011bc:	2200      	movs	r2, #0
 80011be:	64da      	str	r2, [r3, #76]	; 0x4c
  if (HAL_ADC_Init(&hadc) != HAL_OK)
 80011c0:	4804      	ldr	r0, [pc, #16]	; (80011d4 <MX_ADC_Init+0x94>)
 80011c2:	f002 f831 	bl	8003228 <HAL_ADC_Init>
 80011c6:	4603      	mov	r3, r0
 80011c8:	2b00      	cmp	r3, #0
 80011ca:	d001      	beq.n	80011d0 <MX_ADC_Init+0x90>
  {
    Error_Handler();
 80011cc:	f000 fc20 	bl	8001a10 <Error_Handler>
  }

}
 80011d0:	bf00      	nop
 80011d2:	bd80      	pop	{r7, pc}
 80011d4:	20001248 	.word	0x20001248
 80011d8:	40012400 	.word	0x40012400

080011dc <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80011dc:	b580      	push	{r7, lr}
 80011de:	b082      	sub	sp, #8
 80011e0:	af00      	add	r7, sp, #0
 80011e2:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	4a05      	ldr	r2, [pc, #20]	; (8001200 <HAL_ADC_MspInit+0x24>)
 80011ea:	4293      	cmp	r3, r2
 80011ec:	d103      	bne.n	80011f6 <HAL_ADC_MspInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspInit 0 */

  /* USER CODE END ADC_MspInit 0 */
    /* ADC clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 80011ee:	f44f 7000 	mov.w	r0, #512	; 0x200
 80011f2:	f7ff ff7b 	bl	80010ec <LL_APB2_GRP1_EnableClock>
  /* USER CODE BEGIN ADC_MspInit 1 */

  /* USER CODE END ADC_MspInit 1 */
  }
}
 80011f6:	bf00      	nop
 80011f8:	3708      	adds	r7, #8
 80011fa:	46bd      	mov	sp, r7
 80011fc:	bd80      	pop	{r7, pc}
 80011fe:	bf00      	nop
 8001200:	40012400 	.word	0x40012400

08001204 <HAL_ADC_MspDeInit>:

void HAL_ADC_MspDeInit(ADC_HandleTypeDef* adcHandle)
{
 8001204:	b580      	push	{r7, lr}
 8001206:	b082      	sub	sp, #8
 8001208:	af00      	add	r7, sp, #0
 800120a:	6078      	str	r0, [r7, #4]

  if(adcHandle->Instance==ADC)
 800120c:	687b      	ldr	r3, [r7, #4]
 800120e:	681b      	ldr	r3, [r3, #0]
 8001210:	4a05      	ldr	r2, [pc, #20]	; (8001228 <HAL_ADC_MspDeInit+0x24>)
 8001212:	4293      	cmp	r3, r2
 8001214:	d103      	bne.n	800121e <HAL_ADC_MspDeInit+0x1a>
  {
  /* USER CODE BEGIN ADC_MspDeInit 0 */

  /* USER CODE END ADC_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_ADC_CLK_DISABLE();
 8001216:	f44f 7000 	mov.w	r0, #512	; 0x200
 800121a:	f7ff ff7f 	bl	800111c <LL_APB2_GRP1_DisableClock>
  /* USER CODE BEGIN ADC_MspDeInit 1 */

  /* USER CODE END ADC_MspDeInit 1 */
  }
}
 800121e:	bf00      	nop
 8001220:	3708      	adds	r7, #8
 8001222:	46bd      	mov	sp, r7
 8001224:	bd80      	pop	{r7, pc}
 8001226:	bf00      	nop
 8001228:	40012400 	.word	0x40012400

0800122c <SYS_InitMeasurement>:
/* USER CODE BEGIN EF */

/* USER CODE END EF */

void SYS_InitMeasurement(void)
{
 800122c:	b480      	push	{r7}
 800122e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_InitMeasurement_1 */

  /* USER CODE END SYS_InitMeasurement_1 */
  hadc.Instance = ADC;
 8001230:	4b03      	ldr	r3, [pc, #12]	; (8001240 <SYS_InitMeasurement+0x14>)
 8001232:	4a04      	ldr	r2, [pc, #16]	; (8001244 <SYS_InitMeasurement+0x18>)
 8001234:	601a      	str	r2, [r3, #0]
  /* USER CODE BEGIN SYS_InitMeasurement_2 */

  /* USER CODE END SYS_InitMeasurement_2 */
}
 8001236:	bf00      	nop
 8001238:	46bd      	mov	sp, r7
 800123a:	bc80      	pop	{r7}
 800123c:	4770      	bx	lr
 800123e:	bf00      	nop
 8001240:	20001248 	.word	0x20001248
 8001244:	40012400 	.word	0x40012400

08001248 <SYS_GetTemperatureLevel>:

  /* USER CODE END SYS_DeInitMeasurement_1 */
}

int16_t SYS_GetTemperatureLevel(void)
{
 8001248:	b580      	push	{r7, lr}
 800124a:	b086      	sub	sp, #24
 800124c:	af02      	add	r7, sp, #8
  /* USER CODE BEGIN SYS_GetTemperatureLevel_1 */

  /* USER CODE END SYS_GetTemperatureLevel_1 */
  int16_t temperatureDegreeC = 0;
 800124e:	2300      	movs	r3, #0
 8001250:	81fb      	strh	r3, [r7, #14]
  uint32_t measuredLevel = 0;
 8001252:	2300      	movs	r3, #0
 8001254:	60bb      	str	r3, [r7, #8]
  uint16_t batteryLevelmV = SYS_GetBatteryLevel();
 8001256:	f000 f871 	bl	800133c <SYS_GetBatteryLevel>
 800125a:	4603      	mov	r3, r0
 800125c:	80fb      	strh	r3, [r7, #6]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_TEMPSENSOR);
 800125e:	4830      	ldr	r0, [pc, #192]	; (8001320 <SYS_GetTemperatureLevel+0xd8>)
 8001260:	f000 f8a0 	bl	80013a4 <ADC_ReadChannels>
 8001264:	60b8      	str	r0, [r7, #8]

  /* convert ADC level to temperature */
  /* check whether device has temperature sensor calibrated in production */
  if (((int32_t)*TEMPSENSOR_CAL2_ADDR - (int32_t)*TEMPSENSOR_CAL1_ADDR) != 0)
 8001266:	4b2f      	ldr	r3, [pc, #188]	; (8001324 <SYS_GetTemperatureLevel+0xdc>)
 8001268:	881a      	ldrh	r2, [r3, #0]
 800126a:	4b2f      	ldr	r3, [pc, #188]	; (8001328 <SYS_GetTemperatureLevel+0xe0>)
 800126c:	881b      	ldrh	r3, [r3, #0]
 800126e:	429a      	cmp	r2, r3
 8001270:	d026      	beq.n	80012c0 <SYS_GetTemperatureLevel+0x78>
  {
    /* Device with temperature sensor calibrated in production:
       use device optimized parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE(batteryLevelmV,
 8001272:	4b2c      	ldr	r3, [pc, #176]	; (8001324 <SYS_GetTemperatureLevel+0xdc>)
 8001274:	881a      	ldrh	r2, [r3, #0]
 8001276:	4b2c      	ldr	r3, [pc, #176]	; (8001328 <SYS_GetTemperatureLevel+0xe0>)
 8001278:	881b      	ldrh	r3, [r3, #0]
 800127a:	429a      	cmp	r2, r3
 800127c:	d01c      	beq.n	80012b8 <SYS_GetTemperatureLevel+0x70>
 800127e:	88fb      	ldrh	r3, [r7, #6]
 8001280:	68ba      	ldr	r2, [r7, #8]
 8001282:	fb02 f303 	mul.w	r3, r2, r3
 8001286:	089b      	lsrs	r3, r3, #2
 8001288:	4a28      	ldr	r2, [pc, #160]	; (800132c <SYS_GetTemperatureLevel+0xe4>)
 800128a:	fba2 2303 	umull	r2, r3, r2, r3
 800128e:	095b      	lsrs	r3, r3, #5
 8001290:	461a      	mov	r2, r3
 8001292:	4b25      	ldr	r3, [pc, #148]	; (8001328 <SYS_GetTemperatureLevel+0xe0>)
 8001294:	881b      	ldrh	r3, [r3, #0]
 8001296:	1ad3      	subs	r3, r2, r3
 8001298:	2264      	movs	r2, #100	; 0x64
 800129a:	fb02 f203 	mul.w	r2, r2, r3
 800129e:	4b21      	ldr	r3, [pc, #132]	; (8001324 <SYS_GetTemperatureLevel+0xdc>)
 80012a0:	881b      	ldrh	r3, [r3, #0]
 80012a2:	4619      	mov	r1, r3
 80012a4:	4b20      	ldr	r3, [pc, #128]	; (8001328 <SYS_GetTemperatureLevel+0xe0>)
 80012a6:	881b      	ldrh	r3, [r3, #0]
 80012a8:	1acb      	subs	r3, r1, r3
 80012aa:	fb92 f3f3 	sdiv	r3, r2, r3
 80012ae:	b29b      	uxth	r3, r3
 80012b0:	331e      	adds	r3, #30
 80012b2:	b29b      	uxth	r3, r3
 80012b4:	b21b      	sxth	r3, r3
 80012b6:	e001      	b.n	80012bc <SYS_GetTemperatureLevel+0x74>
 80012b8:	f647 73ff 	movw	r3, #32767	; 0x7fff
 80012bc:	81fb      	strh	r3, [r7, #14]
 80012be:	e01c      	b.n	80012fa <SYS_GetTemperatureLevel+0xb2>
  }
  else
  {
    /* Device with temperature sensor not calibrated in production:
       use generic parameters */
    temperatureDegreeC = __LL_ADC_CALC_TEMPERATURE_TYP_PARAMS(TEMPSENSOR_TYP_AVGSLOPE,
 80012c0:	88fb      	ldrh	r3, [r7, #6]
 80012c2:	68ba      	ldr	r2, [r7, #8]
 80012c4:	fb02 f203 	mul.w	r2, r2, r3
 80012c8:	4b19      	ldr	r3, [pc, #100]	; (8001330 <SYS_GetTemperatureLevel+0xe8>)
 80012ca:	fba3 1302 	umull	r1, r3, r3, r2
 80012ce:	1ad2      	subs	r2, r2, r3
 80012d0:	0852      	lsrs	r2, r2, #1
 80012d2:	4413      	add	r3, r2
 80012d4:	0adb      	lsrs	r3, r3, #11
 80012d6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80012da:	fb02 f303 	mul.w	r3, r2, r3
 80012de:	f5a3 2339 	sub.w	r3, r3, #757760	; 0xb9000
 80012e2:	f5a3 630c 	sub.w	r3, r3, #2240	; 0x8c0
 80012e6:	4a13      	ldr	r2, [pc, #76]	; (8001334 <SYS_GetTemperatureLevel+0xec>)
 80012e8:	fb82 1203 	smull	r1, r2, r2, r3
 80012ec:	1292      	asrs	r2, r2, #10
 80012ee:	17db      	asrs	r3, r3, #31
 80012f0:	1ad3      	subs	r3, r2, r3
 80012f2:	b29b      	uxth	r3, r3
 80012f4:	331e      	adds	r3, #30
 80012f6:	b29b      	uxth	r3, r3
 80012f8:	81fb      	strh	r3, [r7, #14]
                                                              batteryLevelmV,
                                                              measuredLevel,
                                                              LL_ADC_RESOLUTION_12B);
  }

  APP_LOG(TS_ON, VLEVEL_L, "temp= %d\n\r", temperatureDegreeC);
 80012fa:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 80012fe:	9300      	str	r3, [sp, #0]
 8001300:	4b0d      	ldr	r3, [pc, #52]	; (8001338 <SYS_GetTemperatureLevel+0xf0>)
 8001302:	2201      	movs	r2, #1
 8001304:	2100      	movs	r1, #0
 8001306:	2001      	movs	r0, #1
 8001308:	f017 faee 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>

  /* from int16 to q8.7*/
  temperatureDegreeC <<= 8;
 800130c:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8001310:	021b      	lsls	r3, r3, #8
 8001312:	81fb      	strh	r3, [r7, #14]

  return (int16_t) temperatureDegreeC;
 8001314:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
  /* USER CODE BEGIN SYS_GetTemperatureLevel_2 */

  /* USER CODE END SYS_GetTemperatureLevel_2 */
}
 8001318:	4618      	mov	r0, r3
 800131a:	3710      	adds	r7, #16
 800131c:	46bd      	mov	sp, r7
 800131e:	bd80      	pop	{r7, pc}
 8001320:	b0001000 	.word	0xb0001000
 8001324:	1fff75c8 	.word	0x1fff75c8
 8001328:	1fff75a8 	.word	0x1fff75a8
 800132c:	09ee009f 	.word	0x09ee009f
 8001330:	00100101 	.word	0x00100101
 8001334:	68db8bad 	.word	0x68db8bad
 8001338:	0801a2a4 	.word	0x0801a2a4

0800133c <SYS_GetBatteryLevel>:

uint16_t SYS_GetBatteryLevel(void)
{
 800133c:	b580      	push	{r7, lr}
 800133e:	b082      	sub	sp, #8
 8001340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SYS_GetBatteryLevel_1 */

  /* USER CODE END SYS_GetBatteryLevel_1 */
  uint16_t batteryLevelmV = 0;
 8001342:	2300      	movs	r3, #0
 8001344:	80fb      	strh	r3, [r7, #6]
  uint32_t measuredLevel = 0;
 8001346:	2300      	movs	r3, #0
 8001348:	603b      	str	r3, [r7, #0]

  measuredLevel = ADC_ReadChannels(ADC_CHANNEL_VREFINT);
 800134a:	4813      	ldr	r0, [pc, #76]	; (8001398 <SYS_GetBatteryLevel+0x5c>)
 800134c:	f000 f82a 	bl	80013a4 <ADC_ReadChannels>
 8001350:	6038      	str	r0, [r7, #0]

  if (measuredLevel == 0)
 8001352:	683b      	ldr	r3, [r7, #0]
 8001354:	2b00      	cmp	r3, #0
 8001356:	d102      	bne.n	800135e <SYS_GetBatteryLevel+0x22>
  {
    batteryLevelmV = 0;
 8001358:	2300      	movs	r3, #0
 800135a:	80fb      	strh	r3, [r7, #6]
 800135c:	e016      	b.n	800138c <SYS_GetBatteryLevel+0x50>
  }
  else
  {
    if ((uint32_t)*VREFINT_CAL_ADDR != (uint32_t)0xFFFFU)
 800135e:	4b0f      	ldr	r3, [pc, #60]	; (800139c <SYS_GetBatteryLevel+0x60>)
 8001360:	881b      	ldrh	r3, [r3, #0]
 8001362:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8001366:	4293      	cmp	r3, r2
 8001368:	d00b      	beq.n	8001382 <SYS_GetBatteryLevel+0x46>
    {
      /* Device with Reference voltage calibrated in production:
         use device optimized parameters */
      batteryLevelmV = __LL_ADC_CALC_VREFANALOG_VOLTAGE(measuredLevel,
 800136a:	4b0c      	ldr	r3, [pc, #48]	; (800139c <SYS_GetBatteryLevel+0x60>)
 800136c:	881b      	ldrh	r3, [r3, #0]
 800136e:	461a      	mov	r2, r3
 8001370:	f640 43e4 	movw	r3, #3300	; 0xce4
 8001374:	fb03 f202 	mul.w	r2, r3, r2
 8001378:	683b      	ldr	r3, [r7, #0]
 800137a:	fbb2 f3f3 	udiv	r3, r2, r3
 800137e:	80fb      	strh	r3, [r7, #6]
 8001380:	e004      	b.n	800138c <SYS_GetBatteryLevel+0x50>
    }
    else
    {
      /* Device with Reference voltage not calibrated in production:
         use generic parameters */
      batteryLevelmV = (VREFINT_CAL_VREF * 1510) / measuredLevel;
 8001382:	4a07      	ldr	r2, [pc, #28]	; (80013a0 <SYS_GetBatteryLevel+0x64>)
 8001384:	683b      	ldr	r3, [r7, #0]
 8001386:	fbb2 f3f3 	udiv	r3, r2, r3
 800138a:	80fb      	strh	r3, [r7, #6]
    }
  }

  return batteryLevelmV;
 800138c:	88fb      	ldrh	r3, [r7, #6]
  /* USER CODE BEGIN SYS_GetBatteryLevel_2 */

  /* USER CODE END SYS_GetBatteryLevel_2 */
}
 800138e:	4618      	mov	r0, r3
 8001390:	3708      	adds	r7, #8
 8001392:	46bd      	mov	sp, r7
 8001394:	bd80      	pop	{r7, pc}
 8001396:	bf00      	nop
 8001398:	b4002000 	.word	0xb4002000
 800139c:	1fff75aa 	.word	0x1fff75aa
 80013a0:	004c08d8 	.word	0x004c08d8

080013a4 <ADC_ReadChannels>:
/* USER CODE BEGIN PrFD */

/* USER CODE END PrFD */

static uint32_t ADC_ReadChannels(uint32_t channel)
{
 80013a4:	b580      	push	{r7, lr}
 80013a6:	b086      	sub	sp, #24
 80013a8:	af00      	add	r7, sp, #0
 80013aa:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN ADC_ReadChannels_1 */

  /* USER CODE END ADC_ReadChannels_1 */
  uint32_t ADCxConvertedValues = 0;
 80013ac:	2300      	movs	r3, #0
 80013ae:	617b      	str	r3, [r7, #20]
  ADC_ChannelConfTypeDef sConfig = {0};
 80013b0:	f107 0308 	add.w	r3, r7, #8
 80013b4:	2200      	movs	r2, #0
 80013b6:	601a      	str	r2, [r3, #0]
 80013b8:	605a      	str	r2, [r3, #4]
 80013ba:	609a      	str	r2, [r3, #8]

  MX_ADC_Init();
 80013bc:	f7ff fec0 	bl	8001140 <MX_ADC_Init>

  /* Start Calibration */
  if (HAL_ADCEx_Calibration_Start(&hadc) != HAL_OK)
 80013c0:	481a      	ldr	r0, [pc, #104]	; (800142c <ADC_ReadChannels+0x88>)
 80013c2:	f002 fcf4 	bl	8003dae <HAL_ADCEx_Calibration_Start>
 80013c6:	4603      	mov	r3, r0
 80013c8:	2b00      	cmp	r3, #0
 80013ca:	d001      	beq.n	80013d0 <ADC_ReadChannels+0x2c>
  {
    Error_Handler();
 80013cc:	f000 fb20 	bl	8001a10 <Error_Handler>
  }

  /* Configure Regular Channel */
  sConfig.Channel = channel;
 80013d0:	687b      	ldr	r3, [r7, #4]
 80013d2:	60bb      	str	r3, [r7, #8]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80013d4:	2300      	movs	r3, #0
 80013d6:	60fb      	str	r3, [r7, #12]
  sConfig.SamplingTime = ADC_SAMPLINGTIME_COMMON_1;
 80013d8:	2300      	movs	r3, #0
 80013da:	613b      	str	r3, [r7, #16]
  if (HAL_ADC_ConfigChannel(&hadc, &sConfig) != HAL_OK)
 80013dc:	f107 0308 	add.w	r3, r7, #8
 80013e0:	4619      	mov	r1, r3
 80013e2:	4812      	ldr	r0, [pc, #72]	; (800142c <ADC_ReadChannels+0x88>)
 80013e4:	f002 fa72 	bl	80038cc <HAL_ADC_ConfigChannel>
 80013e8:	4603      	mov	r3, r0
 80013ea:	2b00      	cmp	r3, #0
 80013ec:	d001      	beq.n	80013f2 <ADC_ReadChannels+0x4e>
  {
    Error_Handler();
 80013ee:	f000 fb0f 	bl	8001a10 <Error_Handler>
  }

  if (HAL_ADC_Start(&hadc) != HAL_OK)
 80013f2:	480e      	ldr	r0, [pc, #56]	; (800142c <ADC_ReadChannels+0x88>)
 80013f4:	f002 f956 	bl	80036a4 <HAL_ADC_Start>
 80013f8:	4603      	mov	r3, r0
 80013fa:	2b00      	cmp	r3, #0
 80013fc:	d001      	beq.n	8001402 <ADC_ReadChannels+0x5e>
  {
    /* Start Error */
    Error_Handler();
 80013fe:	f000 fb07 	bl	8001a10 <Error_Handler>
  }
  /** Wait for end of conversion */
  HAL_ADC_PollForConversion(&hadc, HAL_MAX_DELAY);
 8001402:	f04f 31ff 	mov.w	r1, #4294967295
 8001406:	4809      	ldr	r0, [pc, #36]	; (800142c <ADC_ReadChannels+0x88>)
 8001408:	f002 f9c4 	bl	8003794 <HAL_ADC_PollForConversion>

  /** Wait for end of conversion */
  HAL_ADC_Stop(&hadc) ;   /* it calls also ADC_Disable() */
 800140c:	4807      	ldr	r0, [pc, #28]	; (800142c <ADC_ReadChannels+0x88>)
 800140e:	f002 f98f 	bl	8003730 <HAL_ADC_Stop>

  ADCxConvertedValues = HAL_ADC_GetValue(&hadc);
 8001412:	4806      	ldr	r0, [pc, #24]	; (800142c <ADC_ReadChannels+0x88>)
 8001414:	f002 fa4e 	bl	80038b4 <HAL_ADC_GetValue>
 8001418:	6178      	str	r0, [r7, #20]

  HAL_ADC_DeInit(&hadc);
 800141a:	4804      	ldr	r0, [pc, #16]	; (800142c <ADC_ReadChannels+0x88>)
 800141c:	f002 f8c6 	bl	80035ac <HAL_ADC_DeInit>

  return ADCxConvertedValues;
 8001420:	697b      	ldr	r3, [r7, #20]
  /* USER CODE BEGIN ADC_ReadChannels_2 */

  /* USER CODE END ADC_ReadChannels_2 */
}
 8001422:	4618      	mov	r0, r3
 8001424:	3718      	adds	r7, #24
 8001426:	46bd      	mov	sp, r7
 8001428:	bd80      	pop	{r7, pc}
 800142a:	bf00      	nop
 800142c:	20001248 	.word	0x20001248

08001430 <LL_AHB2_GRP1_EnableClock>:
{
 8001430:	b480      	push	{r7}
 8001432:	b085      	sub	sp, #20
 8001434:	af00      	add	r7, sp, #0
 8001436:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001438:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800143c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800143e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	4313      	orrs	r3, r2
 8001446:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001448:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800144c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800144e:	687b      	ldr	r3, [r7, #4]
 8001450:	4013      	ands	r3, r2
 8001452:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001454:	68fb      	ldr	r3, [r7, #12]
}
 8001456:	bf00      	nop
 8001458:	3714      	adds	r7, #20
 800145a:	46bd      	mov	sp, r7
 800145c:	bc80      	pop	{r7}
 800145e:	4770      	bx	lr

08001460 <SYS_LED_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t SYS_LED_Init(Sys_Led_TypeDef Led)
{
 8001460:	b580      	push	{r7, lr}
 8001462:	b088      	sub	sp, #32
 8001464:	af00      	add	r7, sp, #0
 8001466:	4603      	mov	r3, r0
 8001468:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure = {0};
 800146a:	f107 030c 	add.w	r3, r7, #12
 800146e:	2200      	movs	r2, #0
 8001470:	601a      	str	r2, [r3, #0]
 8001472:	605a      	str	r2, [r3, #4]
 8001474:	609a      	str	r2, [r3, #8]
 8001476:	60da      	str	r2, [r3, #12]
 8001478:	611a      	str	r2, [r3, #16]
  /* Enable the GPIO_SYS_LED Clock */
  SYS_LEDx_GPIO_CLK_ENABLE(Led);
 800147a:	2002      	movs	r0, #2
 800147c:	f7ff ffd8 	bl	8001430 <LL_AHB2_GRP1_EnableClock>

  /* Configure the GPIO_SYS_LED pin */
  gpio_init_structure.Pin = SYS_LED_PIN[Led];
 8001480:	2320      	movs	r3, #32
 8001482:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode = GPIO_MODE_OUTPUT_PP;
 8001484:	2301      	movs	r3, #1
 8001486:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull = GPIO_NOPULL;
 8001488:	2300      	movs	r3, #0
 800148a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800148c:	2302      	movs	r3, #2
 800148e:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(SYS_LED_PORT[Led], &gpio_init_structure);
 8001490:	79fb      	ldrb	r3, [r7, #7]
 8001492:	4a0b      	ldr	r2, [pc, #44]	; (80014c0 <SYS_LED_Init+0x60>)
 8001494:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001498:	f107 020c 	add.w	r2, r7, #12
 800149c:	4611      	mov	r1, r2
 800149e:	4618      	mov	r0, r3
 80014a0:	f003 fa26 	bl	80048f0 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_RESET);
 80014a4:	79fb      	ldrb	r3, [r7, #7]
 80014a6:	4a06      	ldr	r2, [pc, #24]	; (80014c0 <SYS_LED_Init+0x60>)
 80014a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014ac:	2120      	movs	r1, #32
 80014ae:	2200      	movs	r2, #0
 80014b0:	4618      	mov	r0, r3
 80014b2:	f003 fc4b 	bl	8004d4c <HAL_GPIO_WritePin>

  return 0;
 80014b6:	2300      	movs	r3, #0
}
 80014b8:	4618      	mov	r0, r3
 80014ba:	3720      	adds	r7, #32
 80014bc:	46bd      	mov	sp, r7
 80014be:	bd80      	pop	{r7, pc}
 80014c0:	20000044 	.word	0x20000044

080014c4 <SYS_LED_On>:

  return 0;
}

int32_t SYS_LED_On(Sys_Led_TypeDef Led)
{
 80014c4:	b580      	push	{r7, lr}
 80014c6:	b082      	sub	sp, #8
 80014c8:	af00      	add	r7, sp, #0
 80014ca:	4603      	mov	r3, r0
 80014cc:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_SET);
 80014ce:	79fb      	ldrb	r3, [r7, #7]
 80014d0:	4a06      	ldr	r2, [pc, #24]	; (80014ec <SYS_LED_On+0x28>)
 80014d2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80014d6:	2120      	movs	r1, #32
 80014d8:	2201      	movs	r2, #1
 80014da:	4618      	mov	r0, r3
 80014dc:	f003 fc36 	bl	8004d4c <HAL_GPIO_WritePin>

  return 0;
 80014e0:	2300      	movs	r3, #0
}
 80014e2:	4618      	mov	r0, r3
 80014e4:	3708      	adds	r7, #8
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}
 80014ea:	bf00      	nop
 80014ec:	20000044 	.word	0x20000044

080014f0 <SYS_LED_Off>:

int32_t SYS_LED_Off(Sys_Led_TypeDef Led)
{
 80014f0:	b580      	push	{r7, lr}
 80014f2:	b082      	sub	sp, #8
 80014f4:	af00      	add	r7, sp, #0
 80014f6:	4603      	mov	r3, r0
 80014f8:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(SYS_LED_PORT[Led], SYS_LED_PIN[Led], GPIO_PIN_RESET);
 80014fa:	79fb      	ldrb	r3, [r7, #7]
 80014fc:	4a06      	ldr	r2, [pc, #24]	; (8001518 <SYS_LED_Off+0x28>)
 80014fe:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001502:	2120      	movs	r1, #32
 8001504:	2200      	movs	r2, #0
 8001506:	4618      	mov	r0, r3
 8001508:	f003 fc20 	bl	8004d4c <HAL_GPIO_WritePin>

  return 0;
 800150c:	2300      	movs	r3, #0
}
 800150e:	4618      	mov	r0, r3
 8001510:	3708      	adds	r7, #8
 8001512:	46bd      	mov	sp, r7
 8001514:	bd80      	pop	{r7, pc}
 8001516:	bf00      	nop
 8001518:	20000044 	.word	0x20000044

0800151c <SYS_PB_Init>:
{
  return (int32_t)HAL_GPIO_ReadPin(SYS_LED_PORT[Led], SYS_LED_PIN[Led]);
}

int32_t SYS_PB_Init(Sys_Button_TypeDef Button, Sys_ButtonMode_TypeDef ButtonMode)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b088      	sub	sp, #32
 8001520:	af00      	add	r7, sp, #0
 8001522:	4603      	mov	r3, r0
 8001524:	460a      	mov	r2, r1
 8001526:	71fb      	strb	r3, [r7, #7]
 8001528:	4613      	mov	r3, r2
 800152a:	71bb      	strb	r3, [r7, #6]
  GPIO_InitTypeDef gpio_init_structure = {0};
 800152c:	f107 030c 	add.w	r3, r7, #12
 8001530:	2200      	movs	r2, #0
 8001532:	601a      	str	r2, [r3, #0]
 8001534:	605a      	str	r2, [r3, #4]
 8001536:	609a      	str	r2, [r3, #8]
 8001538:	60da      	str	r2, [r3, #12]
 800153a:	611a      	str	r2, [r3, #16]
  static SYS_RES_EXTI_LineCallback button_callback[SYS_BUTTONn] = {SYS_BUTTON1_EXTI_Callback};
  static uint32_t button_interrupt_priority[SYS_BUTTONn] = {SYS_BUTTONx_IT_PRIORITY};
  static const uint32_t button_exti_line[SYS_BUTTONn] = {SYS_BUTTON1_EXTI_LINE};

  /* Enable the SYS_BUTTON Clock */
  SYS_BUTTONx_GPIO_CLK_ENABLE(Button);
 800153c:	2002      	movs	r0, #2
 800153e:	f7ff ff77 	bl	8001430 <LL_AHB2_GRP1_EnableClock>

  gpio_init_structure.Pin = SYS_BUTTON_PIN[Button];
 8001542:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001546:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8001548:	2301      	movs	r3, #1
 800154a:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 800154c:	2302      	movs	r3, #2
 800154e:	61bb      	str	r3, [r7, #24]

  if (ButtonMode == SYS_BUTTON_MODE_GPIO)
 8001550:	79bb      	ldrb	r3, [r7, #6]
 8001552:	2b00      	cmp	r3, #0
 8001554:	d10c      	bne.n	8001570 <SYS_PB_Init+0x54>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8001556:	2300      	movs	r3, #0
 8001558:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(SYS_BUTTON_PORT[Button], &gpio_init_structure);
 800155a:	79fb      	ldrb	r3, [r7, #7]
 800155c:	4a1f      	ldr	r2, [pc, #124]	; (80015dc <SYS_PB_Init+0xc0>)
 800155e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001562:	f107 020c 	add.w	r2, r7, #12
 8001566:	4611      	mov	r1, r2
 8001568:	4618      	mov	r0, r3
 800156a:	f003 f9c1 	bl	80048f0 <HAL_GPIO_Init>
 800156e:	e030      	b.n	80015d2 <SYS_PB_Init+0xb6>
  }
  else /* (ButtonMode == SYS_BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_FALLING;
 8001570:	4b1b      	ldr	r3, [pc, #108]	; (80015e0 <SYS_PB_Init+0xc4>)
 8001572:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(SYS_BUTTON_PORT[Button], &gpio_init_structure);
 8001574:	79fb      	ldrb	r3, [r7, #7]
 8001576:	4a19      	ldr	r2, [pc, #100]	; (80015dc <SYS_PB_Init+0xc0>)
 8001578:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800157c:	f107 020c 	add.w	r2, r7, #12
 8001580:	4611      	mov	r1, r2
 8001582:	4618      	mov	r0, r3
 8001584:	f003 f9b4 	bl	80048f0 <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&sys_hpb_exti[Button], button_exti_line[Button]);
 8001588:	79fb      	ldrb	r3, [r7, #7]
 800158a:	00db      	lsls	r3, r3, #3
 800158c:	4a15      	ldr	r2, [pc, #84]	; (80015e4 <SYS_PB_Init+0xc8>)
 800158e:	441a      	add	r2, r3
 8001590:	79fb      	ldrb	r3, [r7, #7]
 8001592:	4915      	ldr	r1, [pc, #84]	; (80015e8 <SYS_PB_Init+0xcc>)
 8001594:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8001598:	4619      	mov	r1, r3
 800159a:	4610      	mov	r0, r2
 800159c:	f003 f995 	bl	80048ca <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&sys_hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, button_callback[Button]);
 80015a0:	79fb      	ldrb	r3, [r7, #7]
 80015a2:	00db      	lsls	r3, r3, #3
 80015a4:	4a0f      	ldr	r2, [pc, #60]	; (80015e4 <SYS_PB_Init+0xc8>)
 80015a6:	1898      	adds	r0, r3, r2
 80015a8:	79fb      	ldrb	r3, [r7, #7]
 80015aa:	4a10      	ldr	r2, [pc, #64]	; (80015ec <SYS_PB_Init+0xd0>)
 80015ac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015b0:	461a      	mov	r2, r3
 80015b2:	2100      	movs	r1, #0
 80015b4:	f003 f970 	bl	8004898 <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((SYS_BUTTON_IRQn[Button]), button_interrupt_priority[Button], 0x00);
 80015b8:	2029      	movs	r0, #41	; 0x29
 80015ba:	79fb      	ldrb	r3, [r7, #7]
 80015bc:	4a0c      	ldr	r2, [pc, #48]	; (80015f0 <SYS_PB_Init+0xd4>)
 80015be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80015c2:	2200      	movs	r2, #0
 80015c4:	4619      	mov	r1, r3
 80015c6:	f002 fd46 	bl	8004056 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((SYS_BUTTON_IRQn[Button]));
 80015ca:	2329      	movs	r3, #41	; 0x29
 80015cc:	4618      	mov	r0, r3
 80015ce:	f002 fd5c 	bl	800408a <HAL_NVIC_EnableIRQ>
  }

  return 0;
 80015d2:	2300      	movs	r3, #0
}
 80015d4:	4618      	mov	r0, r3
 80015d6:	3720      	adds	r7, #32
 80015d8:	46bd      	mov	sp, r7
 80015da:	bd80      	pop	{r7, pc}
 80015dc:	20000048 	.word	0x20000048
 80015e0:	10210000 	.word	0x10210000
 80015e4:	200012ac 	.word	0x200012ac
 80015e8:	0801a774 	.word	0x0801a774
 80015ec:	2000004c 	.word	0x2000004c
 80015f0:	20000050 	.word	0x20000050

080015f4 <SYS_PB_Callback>:
{
  HAL_EXTI_IRQHandler(&sys_hpb_exti[Button]);
}

__weak void SYS_PB_Callback(Sys_Button_TypeDef Button)
{
 80015f4:	b480      	push	{r7}
 80015f6:	b083      	sub	sp, #12
 80015f8:	af00      	add	r7, sp, #0
 80015fa:	4603      	mov	r3, r0
 80015fc:	71fb      	strb	r3, [r7, #7]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Button);

  /* This function should be implemented by the user application.
     It is called into this driver when an event on Button is triggered.*/
}
 80015fe:	bf00      	nop
 8001600:	370c      	adds	r7, #12
 8001602:	46bd      	mov	sp, r7
 8001604:	bc80      	pop	{r7}
 8001606:	4770      	bx	lr

08001608 <SYS_BUTTON1_EXTI_Callback>:

/* USER CODE END EF */

/* Private Functions Definition -----------------------------------------------*/
static void SYS_BUTTON1_EXTI_Callback(void)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	af00      	add	r7, sp, #0
  SYS_PB_Callback(SYS_BUTTON1);
 800160c:	2000      	movs	r0, #0
 800160e:	f7ff fff1 	bl	80015f4 <SYS_PB_Callback>
}
 8001612:	bf00      	nop
 8001614:	bd80      	pop	{r7, pc}
	...

08001618 <GetCrc16>:
    0xf78f, 0xe606, 0xd49d, 0xc514, 0xb1ab, 0xa022, 0x92b9, 0x8330,  
    0x7bc7, 0x6a4e, 0x58d5, 0x495c, 0x3de3, 0x2c6a, 0x1ef1, 0x0f78 
};

uint16_t GetCrc16(uint8_t *buf, uint16_t len)
{
 8001618:	b480      	push	{r7}
 800161a:	b085      	sub	sp, #20
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
 8001620:	460b      	mov	r3, r1
 8001622:	807b      	strh	r3, [r7, #2]
    uint16_t crc = 0;
 8001624:	2300      	movs	r3, #0
 8001626:	81fb      	strh	r3, [r7, #14]
    
    for (uint16_t i = 0; i < len; i++)
 8001628:	2300      	movs	r3, #0
 800162a:	81bb      	strh	r3, [r7, #12]
 800162c:	e011      	b.n	8001652 <GetCrc16+0x3a>
        crc = (crc >> 8) ^ crc16tab[(crc ^ (*buf++)) & 0xFF];
 800162e:	89fb      	ldrh	r3, [r7, #14]
 8001630:	0a1b      	lsrs	r3, r3, #8
 8001632:	b29a      	uxth	r2, r3
 8001634:	89f9      	ldrh	r1, [r7, #14]
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	1c58      	adds	r0, r3, #1
 800163a:	6078      	str	r0, [r7, #4]
 800163c:	781b      	ldrb	r3, [r3, #0]
 800163e:	404b      	eors	r3, r1
 8001640:	b2db      	uxtb	r3, r3
 8001642:	4909      	ldr	r1, [pc, #36]	; (8001668 <GetCrc16+0x50>)
 8001644:	f831 3013 	ldrh.w	r3, [r1, r3, lsl #1]
 8001648:	4053      	eors	r3, r2
 800164a:	81fb      	strh	r3, [r7, #14]
    for (uint16_t i = 0; i < len; i++)
 800164c:	89bb      	ldrh	r3, [r7, #12]
 800164e:	3301      	adds	r3, #1
 8001650:	81bb      	strh	r3, [r7, #12]
 8001652:	89ba      	ldrh	r2, [r7, #12]
 8001654:	887b      	ldrh	r3, [r7, #2]
 8001656:	429a      	cmp	r2, r3
 8001658:	d3e9      	bcc.n	800162e <GetCrc16+0x16>
    
    return crc;
 800165a:	89fb      	ldrh	r3, [r7, #14]
}
 800165c:	4618      	mov	r0, r3
 800165e:	3714      	adds	r7, #20
 8001660:	46bd      	mov	sp, r7
 8001662:	bc80      	pop	{r7}
 8001664:	4770      	bx	lr
 8001666:	bf00      	nop
 8001668:	0801a778 	.word	0x0801a778

0800166c <LL_AHB1_GRP1_EnableClock>:
{
 800166c:	b480      	push	{r7}
 800166e:	b085      	sub	sp, #20
 8001670:	af00      	add	r7, sp, #0
 8001672:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001674:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001678:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800167a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800167e:	687b      	ldr	r3, [r7, #4]
 8001680:	4313      	orrs	r3, r2
 8001682:	648b      	str	r3, [r1, #72]	; 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001684:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001688:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	4013      	ands	r3, r2
 800168e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001690:	68fb      	ldr	r3, [r7, #12]
}
 8001692:	bf00      	nop
 8001694:	3714      	adds	r7, #20
 8001696:	46bd      	mov	sp, r7
 8001698:	bc80      	pop	{r7}
 800169a:	4770      	bx	lr

0800169c <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 800169c:	b580      	push	{r7, lr}
 800169e:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80016a0:	2004      	movs	r0, #4
 80016a2:	f7ff ffe3 	bl	800166c <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 80016a6:	2001      	movs	r0, #1
 80016a8:	f7ff ffe0 	bl	800166c <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 2, 0);
 80016ac:	2200      	movs	r2, #0
 80016ae:	2102      	movs	r1, #2
 80016b0:	200f      	movs	r0, #15
 80016b2:	f002 fcd0 	bl	8004056 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80016b6:	200f      	movs	r0, #15
 80016b8:	f002 fce7 	bl	800408a <HAL_NVIC_EnableIRQ>

}
 80016bc:	bf00      	nop
 80016be:	bd80      	pop	{r7, pc}

080016c0 <LL_AHB2_GRP1_EnableClock>:
{
 80016c0:	b480      	push	{r7}
 80016c2:	b085      	sub	sp, #20
 80016c4:	af00      	add	r7, sp, #0
 80016c6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80016c8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016cc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80016ce:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80016d2:	687b      	ldr	r3, [r7, #4]
 80016d4:	4313      	orrs	r3, r2
 80016d6:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80016d8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016dc:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	4013      	ands	r3, r2
 80016e2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80016e4:	68fb      	ldr	r3, [r7, #12]
}
 80016e6:	bf00      	nop
 80016e8:	3714      	adds	r7, #20
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bc80      	pop	{r7}
 80016ee:	4770      	bx	lr

080016f0 <LL_APB1_GRP1_EnableClock>:
{
 80016f0:	b480      	push	{r7}
 80016f2:	b085      	sub	sp, #20
 80016f4:	af00      	add	r7, sp, #0
 80016f6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 80016f8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80016fc:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80016fe:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001702:	687b      	ldr	r3, [r7, #4]
 8001704:	4313      	orrs	r3, r2
 8001706:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001708:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800170c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	4013      	ands	r3, r2
 8001712:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001714:	68fb      	ldr	r3, [r7, #12]
}
 8001716:	bf00      	nop
 8001718:	3714      	adds	r7, #20
 800171a:	46bd      	mov	sp, r7
 800171c:	bc80      	pop	{r7}
 800171e:	4770      	bx	lr

08001720 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
void MX_I2C2_Init(void)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8001724:	4b1b      	ldr	r3, [pc, #108]	; (8001794 <MX_I2C2_Init+0x74>)
 8001726:	4a1c      	ldr	r2, [pc, #112]	; (8001798 <MX_I2C2_Init+0x78>)
 8001728:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x20303E5D;
 800172a:	4b1a      	ldr	r3, [pc, #104]	; (8001794 <MX_I2C2_Init+0x74>)
 800172c:	4a1b      	ldr	r2, [pc, #108]	; (800179c <MX_I2C2_Init+0x7c>)
 800172e:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8001730:	4b18      	ldr	r3, [pc, #96]	; (8001794 <MX_I2C2_Init+0x74>)
 8001732:	2200      	movs	r2, #0
 8001734:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001736:	4b17      	ldr	r3, [pc, #92]	; (8001794 <MX_I2C2_Init+0x74>)
 8001738:	2201      	movs	r2, #1
 800173a:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 800173c:	4b15      	ldr	r3, [pc, #84]	; (8001794 <MX_I2C2_Init+0x74>)
 800173e:	2200      	movs	r2, #0
 8001740:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8001742:	4b14      	ldr	r3, [pc, #80]	; (8001794 <MX_I2C2_Init+0x74>)
 8001744:	2200      	movs	r2, #0
 8001746:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001748:	4b12      	ldr	r3, [pc, #72]	; (8001794 <MX_I2C2_Init+0x74>)
 800174a:	2200      	movs	r2, #0
 800174c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800174e:	4b11      	ldr	r3, [pc, #68]	; (8001794 <MX_I2C2_Init+0x74>)
 8001750:	2200      	movs	r2, #0
 8001752:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001754:	4b0f      	ldr	r3, [pc, #60]	; (8001794 <MX_I2C2_Init+0x74>)
 8001756:	2200      	movs	r2, #0
 8001758:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 800175a:	480e      	ldr	r0, [pc, #56]	; (8001794 <MX_I2C2_Init+0x74>)
 800175c:	f003 fb26 	bl	8004dac <HAL_I2C_Init>
 8001760:	4603      	mov	r3, r0
 8001762:	2b00      	cmp	r3, #0
 8001764:	d001      	beq.n	800176a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8001766:	f000 f953 	bl	8001a10 <Error_Handler>
  }
  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800176a:	2100      	movs	r1, #0
 800176c:	4809      	ldr	r0, [pc, #36]	; (8001794 <MX_I2C2_Init+0x74>)
 800176e:	f004 f87b 	bl	8005868 <HAL_I2CEx_ConfigAnalogFilter>
 8001772:	4603      	mov	r3, r0
 8001774:	2b00      	cmp	r3, #0
 8001776:	d001      	beq.n	800177c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8001778:	f000 f94a 	bl	8001a10 <Error_Handler>
  }
  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 800177c:	2100      	movs	r1, #0
 800177e:	4805      	ldr	r0, [pc, #20]	; (8001794 <MX_I2C2_Init+0x74>)
 8001780:	f004 f8bc 	bl	80058fc <HAL_I2CEx_ConfigDigitalFilter>
 8001784:	4603      	mov	r3, r0
 8001786:	2b00      	cmp	r3, #0
 8001788:	d001      	beq.n	800178e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 800178a:	f000 f941 	bl	8001a10 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */
}
 800178e:	bf00      	nop
 8001790:	bd80      	pop	{r7, pc}
 8001792:	bf00      	nop
 8001794:	200012b4 	.word	0x200012b4
 8001798:	40005800 	.word	0x40005800
 800179c:	20303e5d 	.word	0x20303e5d

080017a0 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b096      	sub	sp, #88	; 0x58
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80017a8:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80017ac:	2200      	movs	r2, #0
 80017ae:	601a      	str	r2, [r3, #0]
 80017b0:	605a      	str	r2, [r3, #4]
 80017b2:	609a      	str	r2, [r3, #8]
 80017b4:	60da      	str	r2, [r3, #12]
 80017b6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80017b8:	f107 030c 	add.w	r3, r7, #12
 80017bc:	2238      	movs	r2, #56	; 0x38
 80017be:	2100      	movs	r1, #0
 80017c0:	4618      	mov	r0, r3
 80017c2:	f018 fb75 	bl	8019eb0 <memset>
  if(hi2c->Instance==I2C2)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	681b      	ldr	r3, [r3, #0]
 80017ca:	4a21      	ldr	r2, [pc, #132]	; (8001850 <HAL_I2C_MspInit+0xb0>)
 80017cc:	4293      	cmp	r3, r2
 80017ce:	d13b      	bne.n	8001848 <HAL_I2C_MspInit+0xa8>
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 80017d0:	2380      	movs	r3, #128	; 0x80
 80017d2:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 80017d4:	f44f 2340 	mov.w	r3, #786432	; 0xc0000
 80017d8:	627b      	str	r3, [r7, #36]	; 0x24
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80017da:	f107 030c 	add.w	r3, r7, #12
 80017de:	4618      	mov	r0, r3
 80017e0:	f005 fb64 	bl	8006eac <HAL_RCCEx_PeriphCLKConfig>
 80017e4:	4603      	mov	r3, r0
 80017e6:	2b00      	cmp	r3, #0
 80017e8:	d001      	beq.n	80017ee <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80017ea:	f000 f911 	bl	8001a10 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80017ee:	2001      	movs	r0, #1
 80017f0:	f7ff ff66 	bl	80016c0 <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80017f4:	2002      	movs	r0, #2
 80017f6:	f7ff ff63 	bl	80016c0 <LL_AHB2_GRP1_EnableClock>
    /**I2C2 GPIO Configuration
    PA15     ------> I2C2_SDA
    PB15     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80017fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80017fe:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001800:	2312      	movs	r3, #18
 8001802:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001804:	2301      	movs	r3, #1
 8001806:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001808:	2300      	movs	r3, #0
 800180a:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 800180c:	2304      	movs	r3, #4
 800180e:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001810:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001814:	4619      	mov	r1, r3
 8001816:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 800181a:	f003 f869 	bl	80048f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_15;
 800181e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8001822:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001824:	2312      	movs	r3, #18
 8001826:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001828:	2301      	movs	r3, #1
 800182a:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800182c:	2300      	movs	r3, #0
 800182e:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001830:	2304      	movs	r3, #4
 8001832:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001834:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8001838:	4619      	mov	r1, r3
 800183a:	4806      	ldr	r0, [pc, #24]	; (8001854 <HAL_I2C_MspInit+0xb4>)
 800183c:	f003 f858 	bl	80048f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001840:	f44f 0080 	mov.w	r0, #4194304	; 0x400000
 8001844:	f7ff ff54 	bl	80016f0 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8001848:	bf00      	nop
 800184a:	3758      	adds	r7, #88	; 0x58
 800184c:	46bd      	mov	sp, r7
 800184e:	bd80      	pop	{r7, pc}
 8001850:	40005800 	.word	0x40005800
 8001854:	48000400 	.word	0x48000400

08001858 <SYS_I2C_Init>:
#include "i2c_if.h"

extern I2C_HandleTypeDef hi2c2;

void SYS_I2C_Init( void )
{
 8001858:	b580      	push	{r7, lr}
 800185a:	af00      	add	r7, sp, #0
    MX_I2C2_Init( );
 800185c:	f7ff ff60 	bl	8001720 <MX_I2C2_Init>
}
 8001860:	bf00      	nop
 8001862:	bd80      	pop	{r7, pc}

08001864 <SYS_I2C_Test>:
{
    MX_I2C2_DeInit( );
}

bool SYS_I2C_Test( uint8_t addr )
{
 8001864:	b580      	push	{r7, lr}
 8001866:	b082      	sub	sp, #8
 8001868:	af00      	add	r7, sp, #0
 800186a:	4603      	mov	r3, r0
 800186c:	71fb      	strb	r3, [r7, #7]
    if( HAL_I2C_IsDeviceReady( &hi2c2, addr << 1, 1, 5 ) == HAL_OK ) return true;
 800186e:	79fb      	ldrb	r3, [r7, #7]
 8001870:	b29b      	uxth	r3, r3
 8001872:	005b      	lsls	r3, r3, #1
 8001874:	b299      	uxth	r1, r3
 8001876:	2305      	movs	r3, #5
 8001878:	2201      	movs	r2, #1
 800187a:	4806      	ldr	r0, [pc, #24]	; (8001894 <SYS_I2C_Test+0x30>)
 800187c:	f003 fd10 	bl	80052a0 <HAL_I2C_IsDeviceReady>
 8001880:	4603      	mov	r3, r0
 8001882:	2b00      	cmp	r3, #0
 8001884:	d101      	bne.n	800188a <SYS_I2C_Test+0x26>
 8001886:	2301      	movs	r3, #1
 8001888:	e000      	b.n	800188c <SYS_I2C_Test+0x28>
    else return false;
 800188a:	2300      	movs	r3, #0
}
 800188c:	4618      	mov	r0, r3
 800188e:	3708      	adds	r7, #8
 8001890:	46bd      	mov	sp, r7
 8001892:	bd80      	pop	{r7, pc}
 8001894:	200012b4 	.word	0x200012b4

08001898 <SYS_I2C_Write_Buffer>:
  
    MX_I2C2_Init( );
}

bool SYS_I2C_Write_Buffer( uint8_t addr, uint8_t *buffer, uint16_t size )
{
 8001898:	b580      	push	{r7, lr}
 800189a:	b086      	sub	sp, #24
 800189c:	af02      	add	r7, sp, #8
 800189e:	4603      	mov	r3, r0
 80018a0:	6039      	str	r1, [r7, #0]
 80018a2:	71fb      	strb	r3, [r7, #7]
 80018a4:	4613      	mov	r3, r2
 80018a6:	80bb      	strh	r3, [r7, #4]
    bool status = false;
 80018a8:	2300      	movs	r3, #0
 80018aa:	73fb      	strb	r3, [r7, #15]
    status = ( HAL_I2C_Master_Transmit( &hi2c2, addr, buffer, size, 2000 ) == HAL_OK ) ? true : false;
 80018ac:	79fb      	ldrb	r3, [r7, #7]
 80018ae:	b299      	uxth	r1, r3
 80018b0:	88bb      	ldrh	r3, [r7, #4]
 80018b2:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80018b6:	9200      	str	r2, [sp, #0]
 80018b8:	683a      	ldr	r2, [r7, #0]
 80018ba:	4807      	ldr	r0, [pc, #28]	; (80018d8 <SYS_I2C_Write_Buffer+0x40>)
 80018bc:	f003 fb06 	bl	8004ecc <HAL_I2C_Master_Transmit>
 80018c0:	4603      	mov	r3, r0
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	bf0c      	ite	eq
 80018c6:	2301      	moveq	r3, #1
 80018c8:	2300      	movne	r3, #0
 80018ca:	73fb      	strb	r3, [r7, #15]
    return status;
 80018cc:	7bfb      	ldrb	r3, [r7, #15]
}
 80018ce:	4618      	mov	r0, r3
 80018d0:	3710      	adds	r7, #16
 80018d2:	46bd      	mov	sp, r7
 80018d4:	bd80      	pop	{r7, pc}
 80018d6:	bf00      	nop
 80018d8:	200012b4 	.word	0x200012b4

080018dc <SYS_I2C_Read_Buffer>:

bool SYS_I2C_Read_Buffer( uint8_t addr, uint8_t *buffer, uint16_t size )
{
 80018dc:	b580      	push	{r7, lr}
 80018de:	b086      	sub	sp, #24
 80018e0:	af02      	add	r7, sp, #8
 80018e2:	4603      	mov	r3, r0
 80018e4:	6039      	str	r1, [r7, #0]
 80018e6:	71fb      	strb	r3, [r7, #7]
 80018e8:	4613      	mov	r3, r2
 80018ea:	80bb      	strh	r3, [r7, #4]
    bool status = false;
 80018ec:	2300      	movs	r3, #0
 80018ee:	73fb      	strb	r3, [r7, #15]
    status = ( HAL_I2C_Master_Receive( &hi2c2, addr, buffer, size, 2000 ) == HAL_OK ) ? true : false;
 80018f0:	79fb      	ldrb	r3, [r7, #7]
 80018f2:	b299      	uxth	r1, r3
 80018f4:	88bb      	ldrh	r3, [r7, #4]
 80018f6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80018fa:	9200      	str	r2, [sp, #0]
 80018fc:	683a      	ldr	r2, [r7, #0]
 80018fe:	4807      	ldr	r0, [pc, #28]	; (800191c <SYS_I2C_Read_Buffer+0x40>)
 8001900:	f003 fbd8 	bl	80050b4 <HAL_I2C_Master_Receive>
 8001904:	4603      	mov	r3, r0
 8001906:	2b00      	cmp	r3, #0
 8001908:	bf0c      	ite	eq
 800190a:	2301      	moveq	r3, #1
 800190c:	2300      	movne	r3, #0
 800190e:	73fb      	strb	r3, [r7, #15]
    return status;
 8001910:	7bfb      	ldrb	r3, [r7, #15]
}
 8001912:	4618      	mov	r0, r3
 8001914:	3710      	adds	r7, #16
 8001916:	46bd      	mov	sp, r7
 8001918:	bd80      	pop	{r7, pc}
 800191a:	bf00      	nop
 800191c:	200012b4 	.word	0x200012b4

08001920 <LL_RCC_LSE_SetDriveCapability>:
  *         @arg @ref LL_RCC_LSEDRIVE_MEDIUMHIGH
  *         @arg @ref LL_RCC_LSEDRIVE_HIGH
  * @retval None
  */
__STATIC_INLINE void LL_RCC_LSE_SetDriveCapability(uint32_t LSEDrive)
{
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_LSEDRV, LSEDrive);
 8001928:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800192c:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001930:	f023 0218 	bic.w	r2, r3, #24
 8001934:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	4313      	orrs	r3, r2
 800193c:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8001940:	bf00      	nop
 8001942:	370c      	adds	r7, #12
 8001944:	46bd      	mov	sp, r7
 8001946:	bc80      	pop	{r7}
 8001948:	4770      	bx	lr

0800194a <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800194a:	b580      	push	{r7, lr}
 800194c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800194e:	f001 fa95 	bl	8002e7c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001952:	f000 f805 	bl	8001960 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_LoRaWAN_Init();
 8001956:	f7ff f95b 	bl	8000c10 <MX_LoRaWAN_Init>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
    /* USER CODE END WHILE */
    MX_LoRaWAN_Process();
 800195a:	f7ff f961 	bl	8000c20 <MX_LoRaWAN_Process>
 800195e:	e7fc      	b.n	800195a <main+0x10>

08001960 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001960:	b580      	push	{r7, lr}
 8001962:	b09a      	sub	sp, #104	; 0x68
 8001964:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001966:	f107 0320 	add.w	r3, r7, #32
 800196a:	2248      	movs	r2, #72	; 0x48
 800196c:	2100      	movs	r1, #0
 800196e:	4618      	mov	r0, r3
 8001970:	f018 fa9e 	bl	8019eb0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001974:	f107 0308 	add.w	r3, r7, #8
 8001978:	2200      	movs	r2, #0
 800197a:	601a      	str	r2, [r3, #0]
 800197c:	605a      	str	r2, [r3, #4]
 800197e:	609a      	str	r2, [r3, #8]
 8001980:	60da      	str	r2, [r3, #12]
 8001982:	611a      	str	r2, [r3, #16]
 8001984:	615a      	str	r2, [r3, #20]

  /** Configure LSE Drive Capability
  */
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8001986:	2000      	movs	r0, #0
 8001988:	f7ff ffca 	bl	8001920 <LL_RCC_LSE_SetDriveCapability>
  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 800198c:	4b1f      	ldr	r3, [pc, #124]	; (8001a0c <SystemClock_Config+0xac>)
 800198e:	681b      	ldr	r3, [r3, #0]
 8001990:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8001994:	4a1d      	ldr	r2, [pc, #116]	; (8001a0c <SystemClock_Config+0xac>)
 8001996:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800199a:	6013      	str	r3, [r2, #0]
 800199c:	4b1b      	ldr	r3, [pc, #108]	; (8001a0c <SystemClock_Config+0xac>)
 800199e:	681b      	ldr	r3, [r3, #0]
 80019a0:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 80019a4:	607b      	str	r3, [r7, #4]
 80019a6:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_LSE|RCC_OSCILLATORTYPE_MSI;
 80019a8:	2324      	movs	r3, #36	; 0x24
 80019aa:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 80019ac:	2381      	movs	r3, #129	; 0x81
 80019ae:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 80019b0:	2301      	movs	r3, #1
 80019b2:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 80019b4:	2300      	movs	r3, #0
 80019b6:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_11;
 80019b8:	23b0      	movs	r3, #176	; 0xb0
 80019ba:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80019bc:	2300      	movs	r3, #0
 80019be:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019c0:	f107 0320 	add.w	r3, r7, #32
 80019c4:	4618      	mov	r0, r3
 80019c6:	f004 fb31 	bl	800602c <HAL_RCC_OscConfig>
 80019ca:	4603      	mov	r3, r0
 80019cc:	2b00      	cmp	r3, #0
 80019ce:	d001      	beq.n	80019d4 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80019d0:	f000 f81e 	bl	8001a10 <Error_Handler>
  }
  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK3|RCC_CLOCKTYPE_HCLK
 80019d4:	234f      	movs	r3, #79	; 0x4f
 80019d6:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_SYSCLK|RCC_CLOCKTYPE_PCLK1
                              |RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_MSI;
 80019d8:	2300      	movs	r3, #0
 80019da:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019dc:	2300      	movs	r3, #0
 80019de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80019e0:	2300      	movs	r3, #0
 80019e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019e4:	2300      	movs	r3, #0
 80019e6:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK3Divider = RCC_SYSCLK_DIV1;
 80019e8:	2300      	movs	r3, #0
 80019ea:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80019ec:	f107 0308 	add.w	r3, r7, #8
 80019f0:	2102      	movs	r1, #2
 80019f2:	4618      	mov	r0, r3
 80019f4:	f004 feb4 	bl	8006760 <HAL_RCC_ClockConfig>
 80019f8:	4603      	mov	r3, r0
 80019fa:	2b00      	cmp	r3, #0
 80019fc:	d001      	beq.n	8001a02 <SystemClock_Config+0xa2>
  {
    Error_Handler();
 80019fe:	f000 f807 	bl	8001a10 <Error_Handler>
  }
}
 8001a02:	bf00      	nop
 8001a04:	3768      	adds	r7, #104	; 0x68
 8001a06:	46bd      	mov	sp, r7
 8001a08:	bd80      	pop	{r7, pc}
 8001a0a:	bf00      	nop
 8001a0c:	58000400 	.word	0x58000400

08001a10 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001a10:	b480      	push	{r7}
 8001a12:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  while (1)
 8001a14:	e7fe      	b.n	8001a14 <Error_Handler+0x4>

08001a16 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8001a16:	b480      	push	{r7}
 8001a18:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8001a1a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a1e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8001a22:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8001a26:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001a2a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8001a2e:	bf00      	nop
 8001a30:	46bd      	mov	sp, r7
 8001a32:	bc80      	pop	{r7}
 8001a34:	4770      	bx	lr

08001a36 <LL_APB1_GRP1_EnableClock>:
{
 8001a36:	b480      	push	{r7}
 8001a38:	b085      	sub	sp, #20
 8001a3a:	af00      	add	r7, sp, #0
 8001a3c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001a3e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a42:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001a44:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	4313      	orrs	r3, r2
 8001a4c:	658b      	str	r3, [r1, #88]	; 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001a4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001a52:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	4013      	ands	r3, r2
 8001a58:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001a5a:	68fb      	ldr	r3, [r7, #12]
}
 8001a5c:	bf00      	nop
 8001a5e:	3714      	adds	r7, #20
 8001a60:	46bd      	mov	sp, r7
 8001a62:	bc80      	pop	{r7}
 8001a64:	4770      	bx	lr
	...

08001a68 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 8001a68:	b580      	push	{r7, lr}
 8001a6a:	b08c      	sub	sp, #48	; 0x30
 8001a6c:	af00      	add	r7, sp, #0
  RTC_AlarmTypeDef sAlarm = {0};
 8001a6e:	1d3b      	adds	r3, r7, #4
 8001a70:	222c      	movs	r2, #44	; 0x2c
 8001a72:	2100      	movs	r1, #0
 8001a74:	4618      	mov	r0, r3
 8001a76:	f018 fa1b 	bl	8019eb0 <memset>

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 8001a7a:	4b22      	ldr	r3, [pc, #136]	; (8001b04 <MX_RTC_Init+0x9c>)
 8001a7c:	4a22      	ldr	r2, [pc, #136]	; (8001b08 <MX_RTC_Init+0xa0>)
 8001a7e:	601a      	str	r2, [r3, #0]
  hrtc.Init.AsynchPrediv = RTC_PREDIV_A;
 8001a80:	4b20      	ldr	r3, [pc, #128]	; (8001b04 <MX_RTC_Init+0x9c>)
 8001a82:	221f      	movs	r2, #31
 8001a84:	609a      	str	r2, [r3, #8]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 8001a86:	4b1f      	ldr	r3, [pc, #124]	; (8001b04 <MX_RTC_Init+0x9c>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 8001a8c:	4b1d      	ldr	r3, [pc, #116]	; (8001b04 <MX_RTC_Init+0x9c>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	615a      	str	r2, [r3, #20]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 8001a92:	4b1c      	ldr	r3, [pc, #112]	; (8001b04 <MX_RTC_Init+0x9c>)
 8001a94:	2200      	movs	r2, #0
 8001a96:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 8001a98:	4b1a      	ldr	r3, [pc, #104]	; (8001b04 <MX_RTC_Init+0x9c>)
 8001a9a:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001a9e:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutPullUp = RTC_OUTPUT_PULLUP_NONE;
 8001aa0:	4b18      	ldr	r3, [pc, #96]	; (8001b04 <MX_RTC_Init+0x9c>)
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	621a      	str	r2, [r3, #32]
  hrtc.Init.BinMode = RTC_BINARY_ONLY;
 8001aa6:	4b17      	ldr	r3, [pc, #92]	; (8001b04 <MX_RTC_Init+0x9c>)
 8001aa8:	f44f 7280 	mov.w	r2, #256	; 0x100
 8001aac:	625a      	str	r2, [r3, #36]	; 0x24
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8001aae:	4815      	ldr	r0, [pc, #84]	; (8001b04 <MX_RTC_Init+0x9c>)
 8001ab0:	f005 fb16 	bl	80070e0 <HAL_RTC_Init>
 8001ab4:	4603      	mov	r3, r0
 8001ab6:	2b00      	cmp	r3, #0
 8001ab8:	d001      	beq.n	8001abe <MX_RTC_Init+0x56>
  {
    Error_Handler();
 8001aba:	f7ff ffa9 	bl	8001a10 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  if (HAL_RTCEx_SetSSRU_IT(&hrtc) != HAL_OK)
 8001abe:	4811      	ldr	r0, [pc, #68]	; (8001b04 <MX_RTC_Init+0x9c>)
 8001ac0:	f005 fdf0 	bl	80076a4 <HAL_RTCEx_SetSSRU_IT>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <MX_RTC_Init+0x66>
  {
    Error_Handler();
 8001aca:	f7ff ffa1 	bl	8001a10 <Error_Handler>
  }
  /** Enable the Alarm A
  */
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 8001ace:	2300      	movs	r3, #0
 8001ad0:	623b      	str	r3, [r7, #32]
  sAlarm.AlarmTime.SubSeconds = 0x0;
 8001ad2:	2300      	movs	r3, #0
 8001ad4:	60bb      	str	r3, [r7, #8]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8001ad6:	2300      	movs	r3, #0
 8001ad8:	61bb      	str	r3, [r7, #24]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8001ada:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8001ade:	61fb      	str	r3, [r7, #28]
  sAlarm.Alarm = RTC_ALARM_A;
 8001ae0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ae4:	62fb      	str	r3, [r7, #44]	; 0x2c
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8001ae6:	1d3b      	adds	r3, r7, #4
 8001ae8:	2201      	movs	r2, #1
 8001aea:	4619      	mov	r1, r3
 8001aec:	4805      	ldr	r0, [pc, #20]	; (8001b04 <MX_RTC_Init+0x9c>)
 8001aee:	f005 fb71 	bl	80071d4 <HAL_RTC_SetAlarm_IT>
 8001af2:	4603      	mov	r3, r0
 8001af4:	2b00      	cmp	r3, #0
 8001af6:	d001      	beq.n	8001afc <MX_RTC_Init+0x94>
  {
    Error_Handler();
 8001af8:	f7ff ff8a 	bl	8001a10 <Error_Handler>
  }

}
 8001afc:	bf00      	nop
 8001afe:	3730      	adds	r7, #48	; 0x30
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bd80      	pop	{r7, pc}
 8001b04:	20001300 	.word	0x20001300
 8001b08:	40002800 	.word	0x40002800

08001b0c <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	b090      	sub	sp, #64	; 0x40
 8001b10:	af00      	add	r7, sp, #0
 8001b12:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001b14:	f107 0308 	add.w	r3, r7, #8
 8001b18:	2238      	movs	r2, #56	; 0x38
 8001b1a:	2100      	movs	r1, #0
 8001b1c:	4618      	mov	r0, r3
 8001b1e:	f018 f9c7 	bl	8019eb0 <memset>
  if(rtcHandle->Instance==RTC)
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	681b      	ldr	r3, [r3, #0]
 8001b26:	4a16      	ldr	r2, [pc, #88]	; (8001b80 <HAL_RTC_MspInit+0x74>)
 8001b28:	4293      	cmp	r3, r2
 8001b2a:	d125      	bne.n	8001b78 <HAL_RTC_MspInit+0x6c>
  /* USER CODE BEGIN RTC_MspInit 0 */

  /* USER CODE END RTC_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8001b2c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8001b30:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_LSE;
 8001b32:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001b36:	63fb      	str	r3, [r7, #60]	; 0x3c

    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001b38:	f107 0308 	add.w	r3, r7, #8
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f005 f9b5 	bl	8006eac <HAL_RCCEx_PeriphCLKConfig>
 8001b42:	4603      	mov	r3, r0
 8001b44:	2b00      	cmp	r3, #0
 8001b46:	d001      	beq.n	8001b4c <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 8001b48:	f7ff ff62 	bl	8001a10 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 8001b4c:	f7ff ff63 	bl	8001a16 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 8001b50:	f44f 6080 	mov.w	r0, #1024	; 0x400
 8001b54:	f7ff ff6f 	bl	8001a36 <LL_APB1_GRP1_EnableClock>

    /* RTC interrupt Init */
    HAL_NVIC_SetPriority(TAMP_STAMP_LSECSS_SSRU_IRQn, 0, 0);
 8001b58:	2200      	movs	r2, #0
 8001b5a:	2100      	movs	r1, #0
 8001b5c:	2002      	movs	r0, #2
 8001b5e:	f002 fa7a 	bl	8004056 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TAMP_STAMP_LSECSS_SSRU_IRQn);
 8001b62:	2002      	movs	r0, #2
 8001b64:	f002 fa91 	bl	800408a <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(RTC_Alarm_IRQn, 0, 0);
 8001b68:	2200      	movs	r2, #0
 8001b6a:	2100      	movs	r1, #0
 8001b6c:	202a      	movs	r0, #42	; 0x2a
 8001b6e:	f002 fa72 	bl	8004056 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(RTC_Alarm_IRQn);
 8001b72:	202a      	movs	r0, #42	; 0x2a
 8001b74:	f002 fa89 	bl	800408a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 8001b78:	bf00      	nop
 8001b7a:	3740      	adds	r7, #64	; 0x40
 8001b7c:	46bd      	mov	sp, r7
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	40002800 	.word	0x40002800

08001b84 <LL_PWR_ClearFlag_C1STOP_C1STB>:
  * @brief  Clear standby and stop flags for CPU1
  * @rmtoll EXTSCR       C1CSSF        LL_PWR_ClearFlag_C1STOP_C1STB
  * @retval None
  */
__STATIC_INLINE void LL_PWR_ClearFlag_C1STOP_C1STB(void)
{
 8001b84:	b480      	push	{r7}
 8001b86:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->EXTSCR, PWR_EXTSCR_C1CSSF);
 8001b88:	4b03      	ldr	r3, [pc, #12]	; (8001b98 <LL_PWR_ClearFlag_C1STOP_C1STB+0x14>)
 8001b8a:	2201      	movs	r2, #1
 8001b8c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
}
 8001b90:	bf00      	nop
 8001b92:	46bd      	mov	sp, r7
 8001b94:	bc80      	pop	{r7}
 8001b96:	4770      	bx	lr
 8001b98:	58000400 	.word	0x58000400

08001b9c <PWR_EnterOffMode>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void PWR_EnterOffMode(void)
{
 8001b9c:	b480      	push	{r7}
 8001b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterOffMode_1 */

  /* USER CODE END EnterOffMode_1 */
}
 8001ba0:	bf00      	nop
 8001ba2:	46bd      	mov	sp, r7
 8001ba4:	bc80      	pop	{r7}
 8001ba6:	4770      	bx	lr

08001ba8 <PWR_ExitOffMode>:

void PWR_ExitOffMode(void)
{
 8001ba8:	b480      	push	{r7}
 8001baa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitOffMode_1 */

  /* USER CODE END ExitOffMode_1 */
}
 8001bac:	bf00      	nop
 8001bae:	46bd      	mov	sp, r7
 8001bb0:	bc80      	pop	{r7}
 8001bb2:	4770      	bx	lr

08001bb4 <PWR_EnterStopMode>:

void PWR_EnterStopMode(void)
{
 8001bb4:	b580      	push	{r7, lr}
 8001bb6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterStopMode_1 */

  /* USER CODE END EnterStopMode_1 */
  /* Suspend sysTick : work around for degugger problem in dual core (tickets 71085,  72038, 71087 ) */
  HAL_SuspendTick();
 8001bb8:	f001 f992 	bl	8002ee0 <HAL_SuspendTick>
  /* Clear Status Flag before entering STOP/STANDBY Mode */
  LL_PWR_ClearFlag_C1STOP_C1STB();
 8001bbc:	f7ff ffe2 	bl	8001b84 <LL_PWR_ClearFlag_C1STOP_C1STB>

  /* USER CODE BEGIN EnterStopMode_2 */

  /* USER CODE END EnterStopMode_2 */
  HAL_PWREx_EnterSTOP2Mode(PWR_STOPENTRY_WFI);
 8001bc0:	2001      	movs	r0, #1
 8001bc2:	f003 ff79 	bl	8005ab8 <HAL_PWREx_EnterSTOP2Mode>
  /* USER CODE BEGIN EnterStopMode_3 */

  /* USER CODE END EnterStopMode_3 */
}
 8001bc6:	bf00      	nop
 8001bc8:	bd80      	pop	{r7, pc}

08001bca <PWR_ExitStopMode>:

void PWR_ExitStopMode(void)
{
 8001bca:	b580      	push	{r7, lr}
 8001bcc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitStopMode_1 */

  /* USER CODE END ExitStopMode_1 */
  /* Resume sysTick : work around for degugger problem in dual core */
  HAL_ResumeTick();
 8001bce:	f001 f995 	bl	8002efc <HAL_ResumeTick>
    ADC interface
    DAC interface USARTx, TIMx, i2Cx, SPIx
    SRAM ctrls, DMAx, DMAMux, AES, RNG, HSEM  */

  /* Resume not retained USARTx and DMA */
  vcom_Resume();
 8001bd2:	f001 f833 	bl	8002c3c <vcom_Resume>
  /* USER CODE BEGIN ExitStopMode_2 */

  /* USER CODE END ExitStopMode_2 */
}
 8001bd6:	bf00      	nop
 8001bd8:	bd80      	pop	{r7, pc}

08001bda <PWR_EnterSleepMode>:

void PWR_EnterSleepMode(void)
{
 8001bda:	b580      	push	{r7, lr}
 8001bdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EnterSleepMode_1 */

  /* USER CODE END EnterSleepMode_1 */
  /* Suspend sysTick */
  HAL_SuspendTick();
 8001bde:	f001 f97f 	bl	8002ee0 <HAL_SuspendTick>
  /* USER CODE BEGIN EnterSleepMode_2 */

  /* USER CODE END EnterSleepMode_2 */
  HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8001be2:	2101      	movs	r1, #1
 8001be4:	2000      	movs	r0, #0
 8001be6:	f003 fee3 	bl	80059b0 <HAL_PWR_EnterSLEEPMode>
  /* USER CODE BEGIN EnterSleepMode_3 */

  /* USER CODE END EnterSleepMode_3 */
}
 8001bea:	bf00      	nop
 8001bec:	bd80      	pop	{r7, pc}

08001bee <PWR_ExitSleepMode>:

void PWR_ExitSleepMode(void)
{
 8001bee:	b580      	push	{r7, lr}
 8001bf0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ExitSleepMode_1 */

  /* USER CODE END ExitSleepMode_1 */
  /* Suspend sysTick */
  HAL_ResumeTick();
 8001bf2:	f001 f983 	bl	8002efc <HAL_ResumeTick>

  /* USER CODE BEGIN ExitSleepMode_2 */

  /* USER CODE END ExitSleepMode_2 */
}
 8001bf6:	bf00      	nop
 8001bf8:	bd80      	pop	{r7, pc}

08001bfa <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001bfa:	b480      	push	{r7}
 8001bfc:	af00      	add	r7, sp, #0
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001bfe:	bf00      	nop
 8001c00:	46bd      	mov	sp, r7
 8001c02:	bc80      	pop	{r7}
 8001c04:	4770      	bx	lr

08001c06 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c06:	b480      	push	{r7}
 8001c08:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8001c0a:	bf00      	nop
 8001c0c:	46bd      	mov	sp, r7
 8001c0e:	bc80      	pop	{r7}
 8001c10:	4770      	bx	lr

08001c12 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c12:	b480      	push	{r7}
 8001c14:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c16:	e7fe      	b.n	8001c16 <HardFault_Handler+0x4>

08001c18 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c18:	b480      	push	{r7}
 8001c1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c1c:	e7fe      	b.n	8001c1c <MemManage_Handler+0x4>

08001c1e <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c1e:	b480      	push	{r7}
 8001c20:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c22:	e7fe      	b.n	8001c22 <BusFault_Handler+0x4>

08001c24 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c24:	b480      	push	{r7}
 8001c26:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c28:	e7fe      	b.n	8001c28 <UsageFault_Handler+0x4>

08001c2a <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c2a:	b480      	push	{r7}
 8001c2c:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c2e:	bf00      	nop
 8001c30:	46bd      	mov	sp, r7
 8001c32:	bc80      	pop	{r7}
 8001c34:	4770      	bx	lr

08001c36 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c36:	b480      	push	{r7}
 8001c38:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c3a:	bf00      	nop
 8001c3c:	46bd      	mov	sp, r7
 8001c3e:	bc80      	pop	{r7}
 8001c40:	4770      	bx	lr

08001c42 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001c42:	b480      	push	{r7}
 8001c44:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001c46:	bf00      	nop
 8001c48:	46bd      	mov	sp, r7
 8001c4a:	bc80      	pop	{r7}
 8001c4c:	4770      	bx	lr

08001c4e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001c4e:	b580      	push	{r7, lr}
 8001c50:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001c52:	f001 f933 	bl	8002ebc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001c56:	bf00      	nop
 8001c58:	bd80      	pop	{r7, pc}
	...

08001c5c <TAMP_STAMP_LSECSS_SSRU_IRQHandler>:

/**
  * @brief This function handles RTC Tamper, RTC TimeStamp, LSECSS and RTC SSRU Interrupts.
  */
void TAMP_STAMP_LSECSS_SSRU_IRQHandler(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 0 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 0 */
  HAL_RTCEx_SSRUIRQHandler(&hrtc);
 8001c60:	4802      	ldr	r0, [pc, #8]	; (8001c6c <TAMP_STAMP_LSECSS_SSRU_IRQHandler+0x10>)
 8001c62:	f005 fd5b 	bl	800771c <HAL_RTCEx_SSRUIRQHandler>
  /* USER CODE BEGIN TAMP_STAMP_LSECSS_SSRU_IRQn 1 */

  /* USER CODE END TAMP_STAMP_LSECSS_SSRU_IRQn 1 */
}
 8001c66:	bf00      	nop
 8001c68:	bd80      	pop	{r7, pc}
 8001c6a:	bf00      	nop
 8001c6c:	20001300 	.word	0x20001300

08001c70 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI Line 1 Interrupt.
  */
void EXTI15_10_IRQHandler(void)
{
 8001c70:	b580      	push	{r7, lr}
 8001c72:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_13);
 8001c74:	f44f 5000 	mov.w	r0, #8192	; 0x2000
 8001c78:	f003 f880 	bl	8004d7c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8001c7c:	bf00      	nop
 8001c7e:	bd80      	pop	{r7, pc}

08001c80 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 Channel 5 Interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001c84:	4802      	ldr	r0, [pc, #8]	; (8001c90 <DMA1_Channel5_IRQHandler+0x10>)
 8001c86:	f002 fc97 	bl	80045b8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8001c8a:	bf00      	nop
 8001c8c:	bd80      	pop	{r7, pc}
 8001c8e:	bf00      	nop
 8001c90:	20001344 	.word	0x20001344

08001c94 <USART1_IRQHandler>:

/**
  * @brief This function handles USART2 Interrupt.
  */
void USART1_IRQHandler(void)
{
 8001c94:	b580      	push	{r7, lr}
 8001c96:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001c98:	4802      	ldr	r0, [pc, #8]	; (8001ca4 <USART1_IRQHandler+0x10>)
 8001c9a:	f006 fb59 	bl	8008350 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8001c9e:	bf00      	nop
 8001ca0:	bd80      	pop	{r7, pc}
 8001ca2:	bf00      	nop
 8001ca4:	200013a4 	.word	0x200013a4

08001ca8 <RTC_Alarm_IRQHandler>:

/**
  * @brief This function handles RTC Alarms (A and B) Interrupt.
  */
void RTC_Alarm_IRQHandler(void)
{
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RTC_Alarm_IRQn 0 */

  /* USER CODE END RTC_Alarm_IRQn 0 */
  HAL_RTC_AlarmIRQHandler(&hrtc);
 8001cac:	4802      	ldr	r0, [pc, #8]	; (8001cb8 <RTC_Alarm_IRQHandler+0x10>)
 8001cae:	f005 fbe5 	bl	800747c <HAL_RTC_AlarmIRQHandler>
  /* USER CODE BEGIN RTC_Alarm_IRQn 1 */

  /* USER CODE END RTC_Alarm_IRQn 1 */
}
 8001cb2:	bf00      	nop
 8001cb4:	bd80      	pop	{r7, pc}
 8001cb6:	bf00      	nop
 8001cb8:	20001300 	.word	0x20001300

08001cbc <SUBGHZ_Radio_IRQHandler>:

/**
  * @brief This function handles SUBGHZ Radio Interrupt.
  */
void SUBGHZ_Radio_IRQHandler(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 0 */

  /* USER CODE END SUBGHZ_Radio_IRQn 0 */
  HAL_SUBGHZ_IRQHandler(&hsubghz);
 8001cc0:	4802      	ldr	r0, [pc, #8]	; (8001ccc <SUBGHZ_Radio_IRQHandler+0x10>)
 8001cc2:	f006 f893 	bl	8007dec <HAL_SUBGHZ_IRQHandler>
  /* USER CODE BEGIN SUBGHZ_Radio_IRQn 1 */

  /* USER CODE END SUBGHZ_Radio_IRQn 1 */
}
 8001cc6:	bf00      	nop
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	20001338 	.word	0x20001338

08001cd0 <LL_APB3_GRP1_EnableClock>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_SUBGHZSPI
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_EnableClock(uint32_t Periphs)
{
 8001cd0:	b480      	push	{r7}
 8001cd2:	b085      	sub	sp, #20
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB3ENR, Periphs);
 8001cd8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cdc:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001cde:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	4313      	orrs	r3, r2
 8001ce6:	664b      	str	r3, [r1, #100]	; 0x64
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB3ENR, Periphs);
 8001ce8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001cec:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	4013      	ands	r3, r2
 8001cf2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001cf4:	68fb      	ldr	r3, [r7, #12]
}
 8001cf6:	bf00      	nop
 8001cf8:	3714      	adds	r7, #20
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bc80      	pop	{r7}
 8001cfe:	4770      	bx	lr

08001d00 <MX_SUBGHZ_Init>:

SUBGHZ_HandleTypeDef hsubghz;

/* SUBGHZ init function */
void MX_SUBGHZ_Init(void)
{
 8001d00:	b580      	push	{r7, lr}
 8001d02:	af00      	add	r7, sp, #0

  hsubghz.Init.BaudratePrescaler = SUBGHZSPI_BAUDRATEPRESCALER_4;
 8001d04:	4b06      	ldr	r3, [pc, #24]	; (8001d20 <MX_SUBGHZ_Init+0x20>)
 8001d06:	2208      	movs	r2, #8
 8001d08:	601a      	str	r2, [r3, #0]
  if (HAL_SUBGHZ_Init(&hsubghz) != HAL_OK)
 8001d0a:	4805      	ldr	r0, [pc, #20]	; (8001d20 <MX_SUBGHZ_Init+0x20>)
 8001d0c:	f005 fdf2 	bl	80078f4 <HAL_SUBGHZ_Init>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d001      	beq.n	8001d1a <MX_SUBGHZ_Init+0x1a>
  {
    Error_Handler();
 8001d16:	f7ff fe7b 	bl	8001a10 <Error_Handler>
  }

}
 8001d1a:	bf00      	nop
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	20001338 	.word	0x20001338

08001d24 <HAL_SUBGHZ_MspInit>:

void HAL_SUBGHZ_MspInit(SUBGHZ_HandleTypeDef* subghzHandle)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b082      	sub	sp, #8
 8001d28:	af00      	add	r7, sp, #0
 8001d2a:	6078      	str	r0, [r7, #4]

  /* USER CODE BEGIN SUBGHZ_MspInit 0 */

  /* USER CODE END SUBGHZ_MspInit 0 */
    /* SUBGHZ clock enable */
    __HAL_RCC_SUBGHZSPI_CLK_ENABLE();
 8001d2c:	2001      	movs	r0, #1
 8001d2e:	f7ff ffcf 	bl	8001cd0 <LL_APB3_GRP1_EnableClock>

    /* SUBGHZ interrupt Init */
    HAL_NVIC_SetPriority(SUBGHZ_Radio_IRQn, 0, 0);
 8001d32:	2200      	movs	r2, #0
 8001d34:	2100      	movs	r1, #0
 8001d36:	2032      	movs	r0, #50	; 0x32
 8001d38:	f002 f98d 	bl	8004056 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SUBGHZ_Radio_IRQn);
 8001d3c:	2032      	movs	r0, #50	; 0x32
 8001d3e:	f002 f9a4 	bl	800408a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN SUBGHZ_MspInit 1 */

  /* USER CODE END SUBGHZ_MspInit 1 */
}
 8001d42:	bf00      	nop
 8001d44:	3708      	adds	r7, #8
 8001d46:	46bd      	mov	sp, r7
 8001d48:	bd80      	pop	{r7, pc}

08001d4a <LL_RCC_SetClkAfterWakeFromStop>:
{
 8001d4a:	b480      	push	{r7}
 8001d4c:	b083      	sub	sp, #12
 8001d4e:	af00      	add	r7, sp, #0
 8001d50:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_STOPWUCK, Clock);
 8001d52:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d56:	689b      	ldr	r3, [r3, #8]
 8001d58:	f423 4200 	bic.w	r2, r3, #32768	; 0x8000
 8001d5c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	4313      	orrs	r3, r2
 8001d64:	608b      	str	r3, [r1, #8]
}
 8001d66:	bf00      	nop
 8001d68:	370c      	adds	r7, #12
 8001d6a:	46bd      	mov	sp, r7
 8001d6c:	bc80      	pop	{r7}
 8001d6e:	4770      	bx	lr

08001d70 <LL_AHB2_GRP1_EnableClock>:
{
 8001d70:	b480      	push	{r7}
 8001d72:	b085      	sub	sp, #20
 8001d74:	af00      	add	r7, sp, #0
 8001d76:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001d78:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d7c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001d7e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	4313      	orrs	r3, r2
 8001d86:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001d88:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001d8c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001d8e:	687b      	ldr	r3, [r7, #4]
 8001d90:	4013      	ands	r3, r2
 8001d92:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d94:	68fb      	ldr	r3, [r7, #12]
}
 8001d96:	bf00      	nop
 8001d98:	3714      	adds	r7, #20
 8001d9a:	46bd      	mov	sp, r7
 8001d9c:	bc80      	pop	{r7}
 8001d9e:	4770      	bx	lr

08001da0 <LL_AHB2_GRP1_DisableClock>:
{
 8001da0:	b480      	push	{r7}
 8001da2:	b083      	sub	sp, #12
 8001da4:	af00      	add	r7, sp, #0
 8001da6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2ENR, Periphs);
 8001da8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8001dac:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8001dae:	687b      	ldr	r3, [r7, #4]
 8001db0:	43db      	mvns	r3, r3
 8001db2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8001db6:	4013      	ands	r3, r2
 8001db8:	64cb      	str	r3, [r1, #76]	; 0x4c
}
 8001dba:	bf00      	nop
 8001dbc:	370c      	adds	r7, #12
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bc80      	pop	{r7}
 8001dc2:	4770      	bx	lr

08001dc4 <LL_FLASH_GetUDN>:
/**
  * @brief  Return the Unique Device Number
  * @retval Values between Min_Data=0x00000000 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_FLASH_GetUDN(void)
{
 8001dc4:	b480      	push	{r7}
 8001dc6:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID64_BASE)));
 8001dc8:	4b02      	ldr	r3, [pc, #8]	; (8001dd4 <LL_FLASH_GetUDN+0x10>)
 8001dca:	681b      	ldr	r3, [r3, #0]
}
 8001dcc:	4618      	mov	r0, r3
 8001dce:	46bd      	mov	sp, r7
 8001dd0:	bc80      	pop	{r7}
 8001dd2:	4770      	bx	lr
 8001dd4:	1fff7580 	.word	0x1fff7580

08001dd8 <SystemApp_Init>:
  * @brief initialises the system (dbg pins, trace, mbmux, systiemr, LPM, ...)
  * @param none
  * @retval  none
  */
void SystemApp_Init(void)
{
 8001dd8:	b580      	push	{r7, lr}
 8001dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SystemApp_Init_1 */

  /* USER CODE END SystemApp_Init_1 */

  /* Ensure that MSI is wake-up system clock */
  __HAL_RCC_WAKEUPSTOP_CLK_CONFIG(RCC_STOP_WAKEUPCLOCK_MSI);
 8001ddc:	2000      	movs	r0, #0
 8001dde:	f7ff ffb4 	bl	8001d4a <LL_RCC_SetClkAfterWakeFromStop>
  /*Initialises timer and RTC*/
  UTIL_TIMER_Init();
 8001de2:	f017 fb45 	bl	8019470 <UTIL_TIMER_Init>

  Gpio_PreInit();
 8001de6:	f000 f8ad 	bl	8001f44 <Gpio_PreInit>

  /* Configure the debug mode*/
  DBG_Init();
 8001dea:	f000 f93a 	bl	8002062 <DBG_Init>

  /*Initialize the terminal */
  UTIL_ADV_TRACE_Init();
 8001dee:	f016 fd5f 	bl	80188b0 <UTIL_ADV_TRACE_Init>
  UTIL_ADV_TRACE_RegisterTimeStampFunction(TimestampNow);
 8001df2:	480c      	ldr	r0, [pc, #48]	; (8001e24 <SystemApp_Init+0x4c>)
 8001df4:	f016 fdfa 	bl	80189ec <UTIL_ADV_TRACE_RegisterTimeStampFunction>

  /*Set verbose LEVEL*/
  UTIL_ADV_TRACE_SetVerboseLevel(VERBOSE_LEVEL);
 8001df8:	2003      	movs	r0, #3
 8001dfa:	f016 fe05 	bl	8018a08 <UTIL_ADV_TRACE_SetVerboseLevel>
  /*Initialize the temperature and Battery measurement services */
  SYS_InitMeasurement();
 8001dfe:	f7ff fa15 	bl	800122c <SYS_InitMeasurement>

  /*Initialize the Sensors */
  SYS_I2C_Init();
 8001e02:	f7ff fd29 	bl	8001858 <SYS_I2C_Init>
  
  /*Initialize the Sensors */
  SYS_Sensor_Init();
 8001e06:	f000 f933 	bl	8002070 <SYS_Sensor_Init>
    
  /*Init low power manager*/
  UTIL_LPM_Init();
 8001e0a:	f016 ffe3 	bl	8018dd4 <UTIL_LPM_Init>
  /* Disable Stand-by mode */
  UTIL_LPM_SetOffMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8001e0e:	2101      	movs	r1, #1
 8001e10:	2001      	movs	r0, #1
 8001e12:	f017 f81f 	bl	8018e54 <UTIL_LPM_SetOffMode>

#if defined (LOW_POWER_DISABLE) && (LOW_POWER_DISABLE == 1)
  /* Disable Stop Mode */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_APPLI_Id), UTIL_LPM_DISABLE);
 8001e16:	2101      	movs	r1, #1
 8001e18:	2001      	movs	r0, #1
 8001e1a:	f016 ffeb 	bl	8018df4 <UTIL_LPM_SetStopMode>
#error LOW_POWER_DISABLE not defined
#endif /* LOW_POWER_DISABLE */
  /* USER CODE BEGIN SystemApp_Init_2 */

  /* USER CODE END SystemApp_Init_2 */
}
 8001e1e:	bf00      	nop
 8001e20:	bd80      	pop	{r7, pc}
 8001e22:	bf00      	nop
 8001e24:	08001f05 	.word	0x08001f05

08001e28 <UTIL_SEQ_Idle>:
  * @brief redefines __weak function in stm32_seq.c such to enter low power
  * @param none
  * @retval  none
  */
void UTIL_SEQ_Idle(void)
{
 8001e28:	b580      	push	{r7, lr}
 8001e2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_SEQ_Idle_1 */

  /* USER CODE END UTIL_SEQ_Idle_1 */
  UTIL_LPM_EnterLowPower();
 8001e2c:	f017 f842 	bl	8018eb4 <UTIL_LPM_EnterLowPower>
  /* USER CODE BEGIN UTIL_SEQ_Idle_2 */

  /* USER CODE END UTIL_SEQ_Idle_2 */
}
 8001e30:	bf00      	nop
 8001e32:	bd80      	pop	{r7, pc}

08001e34 <GetBatteryLevel>:

uint8_t GetBatteryLevel(void)
{
 8001e34:	b580      	push	{r7, lr}
 8001e36:	b084      	sub	sp, #16
 8001e38:	af02      	add	r7, sp, #8
  uint8_t batteryLevel = 0;
 8001e3a:	2300      	movs	r3, #0
 8001e3c:	71fb      	strb	r3, [r7, #7]

  /* USER CODE BEGIN GetBatteryLevel_0 */

  /* USER CODE END GetBatteryLevel_0 */

  batteryLevelmV = (uint16_t) SYS_GetBatteryLevel();
 8001e3e:	f7ff fa7d 	bl	800133c <SYS_GetBatteryLevel>
 8001e42:	4603      	mov	r3, r0
 8001e44:	80bb      	strh	r3, [r7, #4]

  /* Convert batterey level from mV to linea scale: 1 (very low) to 254 (fully charged) */
  if (batteryLevelmV > VDD_BAT)
 8001e46:	88bb      	ldrh	r3, [r7, #4]
 8001e48:	f640 32b8 	movw	r2, #3000	; 0xbb8
 8001e4c:	4293      	cmp	r3, r2
 8001e4e:	d902      	bls.n	8001e56 <GetBatteryLevel+0x22>
  {
    batteryLevel = LORAWAN_MAX_BAT;
 8001e50:	23fe      	movs	r3, #254	; 0xfe
 8001e52:	71fb      	strb	r3, [r7, #7]
 8001e54:	e014      	b.n	8001e80 <GetBatteryLevel+0x4c>
  }
  else if (batteryLevelmV < VDD_MIN)
 8001e56:	88bb      	ldrh	r3, [r7, #4]
 8001e58:	f5b3 6fe1 	cmp.w	r3, #1800	; 0x708
 8001e5c:	d202      	bcs.n	8001e64 <GetBatteryLevel+0x30>
  {
    batteryLevel = 0;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	71fb      	strb	r3, [r7, #7]
 8001e62:	e00d      	b.n	8001e80 <GetBatteryLevel+0x4c>
  }
  else
  {
    batteryLevel = (((uint32_t)(batteryLevelmV - VDD_MIN) * LORAWAN_MAX_BAT) / (VDD_BAT - VDD_MIN));
 8001e64:	88bb      	ldrh	r3, [r7, #4]
 8001e66:	f5a3 63e1 	sub.w	r3, r3, #1800	; 0x708
 8001e6a:	461a      	mov	r2, r3
 8001e6c:	4613      	mov	r3, r2
 8001e6e:	01db      	lsls	r3, r3, #7
 8001e70:	1a9b      	subs	r3, r3, r2
 8001e72:	005b      	lsls	r3, r3, #1
 8001e74:	461a      	mov	r2, r3
 8001e76:	4b09      	ldr	r3, [pc, #36]	; (8001e9c <GetBatteryLevel+0x68>)
 8001e78:	fba3 2302 	umull	r2, r3, r3, r2
 8001e7c:	09db      	lsrs	r3, r3, #7
 8001e7e:	71fb      	strb	r3, [r7, #7]
  }

  APP_LOG(TS_ON, VLEVEL_M, "VDDA= %d\r\n", batteryLevel);
 8001e80:	79fb      	ldrb	r3, [r7, #7]
 8001e82:	9300      	str	r3, [sp, #0]
 8001e84:	4b06      	ldr	r3, [pc, #24]	; (8001ea0 <GetBatteryLevel+0x6c>)
 8001e86:	2201      	movs	r2, #1
 8001e88:	2100      	movs	r1, #0
 8001e8a:	2002      	movs	r0, #2
 8001e8c:	f016 fd2c 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>

  /* USER CODE BEGIN GetBatteryLevel_2 */

  /* USER CODE END GetBatteryLevel_2 */

  return batteryLevel;  /* 1 (very low) to 254 (fully charged) */
 8001e90:	79fb      	ldrb	r3, [r7, #7]
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3708      	adds	r7, #8
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	1b4e81b5 	.word	0x1b4e81b5
 8001ea0:	0801a2b0 	.word	0x0801a2b0

08001ea4 <GetTemperatureLevel>:

uint16_t GetTemperatureLevel(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	b082      	sub	sp, #8
 8001ea8:	af00      	add	r7, sp, #0
  uint16_t temperatureLevel = 0;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	80fb      	strh	r3, [r7, #6]

  temperatureLevel = (uint16_t)(SYS_GetTemperatureLevel() / 256);
 8001eae:	f7ff f9cb 	bl	8001248 <SYS_GetTemperatureLevel>
 8001eb2:	4603      	mov	r3, r0
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	da00      	bge.n	8001eba <GetTemperatureLevel+0x16>
 8001eb8:	33ff      	adds	r3, #255	; 0xff
 8001eba:	121b      	asrs	r3, r3, #8
 8001ebc:	b21b      	sxth	r3, r3
 8001ebe:	80fb      	strh	r3, [r7, #6]
  /* USER CODE BEGIN GetTemperatureLevel */

  /* USER CODE END GetTemperatureLevel */
  return temperatureLevel;
 8001ec0:	88fb      	ldrh	r3, [r7, #6]
}
 8001ec2:	4618      	mov	r0, r3
 8001ec4:	3708      	adds	r7, #8
 8001ec6:	46bd      	mov	sp, r7
 8001ec8:	bd80      	pop	{r7, pc}

08001eca <GetDevAddr>:

  /* USER CODE END GetUniqueId_2 */
}

uint32_t GetDevAddr(void)
{
 8001eca:	b590      	push	{r4, r7, lr}
 8001ecc:	b083      	sub	sp, #12
 8001ece:	af00      	add	r7, sp, #0
  uint32_t val = 0;
 8001ed0:	2300      	movs	r3, #0
 8001ed2:	607b      	str	r3, [r7, #4]
  /* USER CODE BEGIN GetDevAddr_1 */

  /* USER CODE END GetDevAddr_1 */

  val = LL_FLASH_GetUDN();
 8001ed4:	f7ff ff76 	bl	8001dc4 <LL_FLASH_GetUDN>
 8001ed8:	6078      	str	r0, [r7, #4]
  if (val == 0xFFFFFFFF)
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ee0:	d10b      	bne.n	8001efa <GetDevAddr+0x30>
  {
    val = ((HAL_GetUIDw0()) ^ (HAL_GetUIDw1()) ^ (HAL_GetUIDw2()));
 8001ee2:	f001 f819 	bl	8002f18 <HAL_GetUIDw0>
 8001ee6:	4604      	mov	r4, r0
 8001ee8:	f001 f820 	bl	8002f2c <HAL_GetUIDw1>
 8001eec:	4603      	mov	r3, r0
 8001eee:	405c      	eors	r4, r3
 8001ef0:	f001 f826 	bl	8002f40 <HAL_GetUIDw2>
 8001ef4:	4603      	mov	r3, r0
 8001ef6:	4063      	eors	r3, r4
 8001ef8:	607b      	str	r3, [r7, #4]
  }

  /* USER CODE BEGIN GetDevAddr_2 */

  /* USER CODE END GetDevAddr_2 */
  return val;
 8001efa:	687b      	ldr	r3, [r7, #4]

}
 8001efc:	4618      	mov	r0, r3
 8001efe:	370c      	adds	r7, #12
 8001f00:	46bd      	mov	sp, r7
 8001f02:	bd90      	pop	{r4, r7, pc}

08001f04 <TimestampNow>:

/* USER CODE END ExF */

/* Private functions ---------------------------------------------------------*/
static void TimestampNow(uint8_t *buff, uint16_t *size)
{
 8001f04:	b580      	push	{r7, lr}
 8001f06:	b086      	sub	sp, #24
 8001f08:	af02      	add	r7, sp, #8
 8001f0a:	6078      	str	r0, [r7, #4]
 8001f0c:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN TimestampNow_1 */

  /* USER CODE END TimestampNow_1 */
  SysTime_t curtime = SysTimeGet();
 8001f0e:	f107 0308 	add.w	r3, r7, #8
 8001f12:	4618      	mov	r0, r3
 8001f14:	f017 fa54 	bl	80193c0 <SysTimeGet>
  tiny_snprintf_like((char *)buff, MAX_TS_SIZE, "%ds%03d:", curtime.Seconds, curtime.SubSeconds);
 8001f18:	68bb      	ldr	r3, [r7, #8]
 8001f1a:	f9b7 200c 	ldrsh.w	r2, [r7, #12]
 8001f1e:	9200      	str	r2, [sp, #0]
 8001f20:	4a07      	ldr	r2, [pc, #28]	; (8001f40 <TimestampNow+0x3c>)
 8001f22:	2110      	movs	r1, #16
 8001f24:	6878      	ldr	r0, [r7, #4]
 8001f26:	f000 f869 	bl	8001ffc <tiny_snprintf_like>
  *size = strlen((char *)buff);
 8001f2a:	6878      	ldr	r0, [r7, #4]
 8001f2c:	f7fe f924 	bl	8000178 <strlen>
 8001f30:	4603      	mov	r3, r0
 8001f32:	b29a      	uxth	r2, r3
 8001f34:	683b      	ldr	r3, [r7, #0]
 8001f36:	801a      	strh	r2, [r3, #0]
  /* USER CODE BEGIN TimestampNow_2 */

  /* USER CODE END TimestampNow_2 */
}
 8001f38:	bf00      	nop
 8001f3a:	3710      	adds	r7, #16
 8001f3c:	46bd      	mov	sp, r7
 8001f3e:	bd80      	pop	{r7, pc}
 8001f40:	0801a2bc 	.word	0x0801a2bc

08001f44 <Gpio_PreInit>:

static void Gpio_PreInit(void)
{
 8001f44:	b580      	push	{r7, lr}
 8001f46:	b086      	sub	sp, #24
 8001f48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Gpio_PreInit_1 */

  /* USER CODE END Gpio_PreInit_1 */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f4a:	1d3b      	adds	r3, r7, #4
 8001f4c:	2200      	movs	r2, #0
 8001f4e:	601a      	str	r2, [r3, #0]
 8001f50:	605a      	str	r2, [r3, #4]
 8001f52:	609a      	str	r2, [r3, #8]
 8001f54:	60da      	str	r2, [r3, #12]
 8001f56:	611a      	str	r2, [r3, #16]
  /* Configure all IOs in analog input              */
  /* Except PA143 and PA14 (SWCLK and SWD) for debug*/
  /* PA13 and PA14 are configured in debug_init     */
  /* Configure all GPIO as analog to reduce current consumption on non used IOs */
  /* Enable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f58:	2001      	movs	r0, #1
 8001f5a:	f7ff ff09 	bl	8001d70 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001f5e:	2002      	movs	r0, #2
 8001f60:	f7ff ff06 	bl	8001d70 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f64:	2004      	movs	r0, #4
 8001f66:	f7ff ff03 	bl	8001d70 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f6a:	2080      	movs	r0, #128	; 0x80
 8001f6c:	f7ff ff00 	bl	8001d70 <LL_AHB2_GRP1_EnableClock>

  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f70:	2303      	movs	r3, #3
 8001f72:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f74:	2300      	movs	r3, #0
 8001f76:	60fb      	str	r3, [r7, #12]
  /* All GPIOs except debug pins (SWCLK and SWD) */
  GPIO_InitStruct.Pin = GPIO_PIN_All & (~(GPIO_PIN_13 | GPIO_PIN_14));
 8001f78:	f649 73ff 	movw	r3, #40959	; 0x9fff
 8001f7c:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f7e:	1d3b      	adds	r3, r7, #4
 8001f80:	4619      	mov	r1, r3
 8001f82:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8001f86:	f002 fcb3 	bl	80048f0 <HAL_GPIO_Init>

  /* All GPIOs */
  GPIO_InitStruct.Pin = GPIO_PIN_All;
 8001f8a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001f8e:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001f90:	1d3b      	adds	r3, r7, #4
 8001f92:	4619      	mov	r1, r3
 8001f94:	480e      	ldr	r0, [pc, #56]	; (8001fd0 <Gpio_PreInit+0x8c>)
 8001f96:	f002 fcab 	bl	80048f0 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001f9a:	1d3b      	adds	r3, r7, #4
 8001f9c:	4619      	mov	r1, r3
 8001f9e:	480d      	ldr	r0, [pc, #52]	; (8001fd4 <Gpio_PreInit+0x90>)
 8001fa0:	f002 fca6 	bl	80048f0 <HAL_GPIO_Init>
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001fa4:	1d3b      	adds	r3, r7, #4
 8001fa6:	4619      	mov	r1, r3
 8001fa8:	480b      	ldr	r0, [pc, #44]	; (8001fd8 <Gpio_PreInit+0x94>)
 8001faa:	f002 fca1 	bl	80048f0 <HAL_GPIO_Init>

  /* Disable GPIOs clock */
  __HAL_RCC_GPIOA_CLK_DISABLE();
 8001fae:	2001      	movs	r0, #1
 8001fb0:	f7ff fef6 	bl	8001da0 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOB_CLK_DISABLE();
 8001fb4:	2002      	movs	r0, #2
 8001fb6:	f7ff fef3 	bl	8001da0 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOC_CLK_DISABLE();
 8001fba:	2004      	movs	r0, #4
 8001fbc:	f7ff fef0 	bl	8001da0 <LL_AHB2_GRP1_DisableClock>
  __HAL_RCC_GPIOH_CLK_DISABLE();
 8001fc0:	2080      	movs	r0, #128	; 0x80
 8001fc2:	f7ff feed 	bl	8001da0 <LL_AHB2_GRP1_DisableClock>
  /* USER CODE BEGIN Gpio_PreInit_2 */

  /* USER CODE END Gpio_PreInit_2 */
}
 8001fc6:	bf00      	nop
 8001fc8:	3718      	adds	r7, #24
 8001fca:	46bd      	mov	sp, r7
 8001fcc:	bd80      	pop	{r7, pc}
 8001fce:	bf00      	nop
 8001fd0:	48000400 	.word	0x48000400
 8001fd4:	48000800 	.word	0x48000800
 8001fd8:	48001c00 	.word	0x48001c00

08001fdc <UTIL_ADV_TRACE_PreSendHook>:

/* Disable StopMode when traces need to be printed */
void UTIL_ADV_TRACE_PreSendHook(void)
{
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_1 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_DISABLE);
 8001fe0:	2101      	movs	r1, #1
 8001fe2:	2002      	movs	r0, #2
 8001fe4:	f016 ff06 	bl	8018df4 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_ADV_TRACE_PreSendHook_2 */

  /* USER CODE END UTIL_ADV_TRACE_PreSendHook_2 */
}
 8001fe8:	bf00      	nop
 8001fea:	bd80      	pop	{r7, pc}

08001fec <UTIL_ADV_TRACE_PostSendHook>:
/* Re-enable StopMode when traces have been printed */
void UTIL_ADV_TRACE_PostSendHook(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_1 */

  /* USER CODE END UTIL_LPM_SetStopMode_1 */
  UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id), UTIL_LPM_ENABLE);
 8001ff0:	2100      	movs	r1, #0
 8001ff2:	2002      	movs	r0, #2
 8001ff4:	f016 fefe 	bl	8018df4 <UTIL_LPM_SetStopMode>
  /* USER CODE BEGIN UTIL_LPM_SetStopMode_2 */

  /* USER CODE END UTIL_LPM_SetStopMode_2 */
}
 8001ff8:	bf00      	nop
 8001ffa:	bd80      	pop	{r7, pc}

08001ffc <tiny_snprintf_like>:

static void tiny_snprintf_like(char *buf, uint32_t maxsize, const char *strFormat, ...)
{
 8001ffc:	b40c      	push	{r2, r3}
 8001ffe:	b580      	push	{r7, lr}
 8002000:	b084      	sub	sp, #16
 8002002:	af00      	add	r7, sp, #0
 8002004:	6078      	str	r0, [r7, #4]
 8002006:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN tiny_snprintf_like_1 */

  /* USER CODE END tiny_snprintf_like_1 */
  va_list vaArgs;
  va_start(vaArgs, strFormat);
 8002008:	f107 031c 	add.w	r3, r7, #28
 800200c:	60fb      	str	r3, [r7, #12]
  UTIL_ADV_TRACE_VSNPRINTF(buf, maxsize, strFormat, vaArgs);
 800200e:	6839      	ldr	r1, [r7, #0]
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	69ba      	ldr	r2, [r7, #24]
 8002014:	6878      	ldr	r0, [r7, #4]
 8002016:	f017 fdd1 	bl	8019bbc <tiny_vsnprintf_like>
  va_end(vaArgs);
  /* USER CODE BEGIN tiny_snprintf_like_2 */

  /* USER CODE END tiny_snprintf_like_2 */
}
 800201a:	bf00      	nop
 800201c:	3710      	adds	r7, #16
 800201e:	46bd      	mov	sp, r7
 8002020:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8002024:	b002      	add	sp, #8
 8002026:	4770      	bx	lr

08002028 <HAL_InitTick>:
  * @brief  don't enable systick
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002028:	b480      	push	{r7}
 800202a:	b083      	sub	sp, #12
 800202c:	af00      	add	r7, sp, #0
 800202e:	6078      	str	r0, [r7, #4]
  /*Don't enable SysTick if TIMER_IF is based on other counters (e.g. RTC) */
  /* USER CODE BEGIN HAL_InitTick_1 */

  /* USER CODE END HAL_InitTick_1 */
  return HAL_OK;
 8002030:	2300      	movs	r3, #0
  /* USER CODE BEGIN HAL_InitTick_2 */

  /* USER CODE END HAL_InitTick_2 */
}
 8002032:	4618      	mov	r0, r3
 8002034:	370c      	adds	r7, #12
 8002036:	46bd      	mov	sp, r7
 8002038:	bc80      	pop	{r7}
 800203a:	4770      	bx	lr

0800203c <HAL_GetTick>:
  * @brief Provide a tick value in millisecond measured using RTC
  * @note This function overwrites the __weak one from HAL
  * @retval tick value
  */
uint32_t HAL_GetTick(void)
{
 800203c:	b580      	push	{r7, lr}
 800203e:	af00      	add	r7, sp, #0
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_GetTick_1 */

  /* USER CODE END HAL_GetTick_1 */
  return TIMER_IF_GetTimerValue();
 8002040:	f000 facc 	bl	80025dc <TIMER_IF_GetTimerValue>
 8002044:	4603      	mov	r3, r0
  /* USER CODE BEGIN HAL_GetTick_2 */

  /* USER CODE END HAL_GetTick_2 */
}
 8002046:	4618      	mov	r0, r3
 8002048:	bd80      	pop	{r7, pc}

0800204a <HAL_Delay>:
  * @brief This function provides delay (in ms)
  * @param Delay: specifies the delay time length, in milliseconds.
  * @retval None
  */
void HAL_Delay(__IO uint32_t Delay)
{
 800204a:	b580      	push	{r7, lr}
 800204c:	b082      	sub	sp, #8
 800204e:	af00      	add	r7, sp, #0
 8002050:	6078      	str	r0, [r7, #4]
  /* TIMER_IF can be based onother counter the SysTick e.g. RTC */
  /* USER CODE BEGIN HAL_Delay_1 */

  /* USER CODE END HAL_Delay_1 */
  TIMER_IF_DelayMs(Delay);
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	4618      	mov	r0, r3
 8002056:	f000 fb2f 	bl	80026b8 <TIMER_IF_DelayMs>
  /* USER CODE BEGIN HAL_Delay_2 */

  /* USER CODE END HAL_Delay_2 */
}
 800205a:	bf00      	nop
 800205c:	3708      	adds	r7, #8
 800205e:	46bd      	mov	sp, r7
 8002060:	bd80      	pop	{r7, pc}

08002062 <DBG_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

void DBG_Init(void)
{
 8002062:	b480      	push	{r7}
 8002064:	af00      	add	r7, sp, #0
#error "DEBUGGER_ON not defined or out of range <0,1>"
#endif /* DEBUGGER_OFF */
  /* USER CODE BEGIN DBG_Init_Last */

  /* USER CODE END DBG_Init_Last */
}
 8002066:	bf00      	nop
 8002068:	46bd      	mov	sp, r7
 800206a:	bc80      	pop	{r7}
 800206c:	4770      	bx	lr
	...

08002070 <SYS_Sensor_Init>:
static sensor_data_t sensorData[SENSOR_DATA_ITEM_MAX_NUM] = { 0 }; // 
static int16_t sensorDataTotal = 0;
static int16_t sensorDataLen = 0;

void SYS_Sensor_Init( void )
{
 8002070:	b580      	push	{r7, lr}
 8002072:	b082      	sub	sp, #8
 8002074:	af00      	add	r7, sp, #0
    int8_t i = 0;
 8002076:	2300      	movs	r3, #0
 8002078:	71fb      	strb	r3, [r7, #7]
    
    i = 8;
 800207a:	2308      	movs	r3, #8
 800207c:	71fb      	strb	r3, [r7, #7]
    while( i-- )
 800207e:	e00d      	b.n	800209c <SYS_Sensor_Init+0x2c>
    {
        if( SHT31Test( ))
 8002080:	f016 fbe0 	bl	8018844 <SHT31Test>
 8002084:	4603      	mov	r3, r0
 8002086:	2b00      	cmp	r3, #0
 8002088:	d008      	beq.n	800209c <SYS_Sensor_Init+0x2c>
        {
            SHT31Init( );
 800208a:	f016 fbe3 	bl	8018854 <SHT31Init>
            APP_LOG( TS_OFF, VLEVEL_M, "SHT31 OK\r\n" );
 800208e:	4b0a      	ldr	r3, [pc, #40]	; (80020b8 <SYS_Sensor_Init+0x48>)
 8002090:	2200      	movs	r2, #0
 8002092:	2100      	movs	r1, #0
 8002094:	2002      	movs	r0, #2
 8002096:	f016 fc27 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
            break;
 800209a:	e008      	b.n	80020ae <SYS_Sensor_Init+0x3e>
    while( i-- )
 800209c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020a0:	b2da      	uxtb	r2, r3
 80020a2:	3a01      	subs	r2, #1
 80020a4:	b2d2      	uxtb	r2, r2
 80020a6:	71fa      	strb	r2, [r7, #7]
 80020a8:	2b00      	cmp	r3, #0
 80020aa:	d1e9      	bne.n	8002080 <SYS_Sensor_Init+0x10>
        }
    }
}
 80020ac:	bf00      	nop
 80020ae:	bf00      	nop
 80020b0:	3708      	adds	r7, #8
 80020b2:	46bd      	mov	sp, r7
 80020b4:	bd80      	pop	{r7, pc}
 80020b6:	bf00      	nop
 80020b8:	0801a2c8 	.word	0x0801a2c8

080020bc <SYS_Sensor_Update_Data>:

void SYS_Sensor_Update_Data( void )
{
 80020bc:	b580      	push	{r7, lr}
 80020be:	b084      	sub	sp, #16
 80020c0:	af00      	add	r7, sp, #0
    int8_t i = 0;
 80020c2:	2300      	movs	r3, #0
 80020c4:	73fb      	strb	r3, [r7, #15]
    uint32_t temp = 0, humi = 0;
 80020c6:	2300      	movs	r3, #0
 80020c8:	60bb      	str	r3, [r7, #8]
 80020ca:	2300      	movs	r3, #0
 80020cc:	607b      	str	r3, [r7, #4]
    
    i = 3;
 80020ce:	2303      	movs	r3, #3
 80020d0:	73fb      	strb	r3, [r7, #15]
    while( i-- )
 80020d2:	e094      	b.n	80021fe <SYS_Sensor_Update_Data+0x142>
    {
       if( SHT31Test( ))
 80020d4:	f016 fbb6 	bl	8018844 <SHT31Test>
 80020d8:	4603      	mov	r3, r0
 80020da:	2b00      	cmp	r3, #0
 80020dc:	d04b      	beq.n	8002176 <SYS_Sensor_Update_Data+0xba>
        {
            getAirTemperatureAndHumidity( &temp, &humi );
 80020de:	1d3a      	adds	r2, r7, #4
 80020e0:	f107 0308 	add.w	r3, r7, #8
 80020e4:	4611      	mov	r1, r2
 80020e6:	4618      	mov	r0, r3
 80020e8:	f016 fbc4 	bl	8018874 <getAirTemperatureAndHumidity>
            
            sensorData[sensorDataTotal].channel = 1; // sensor data use value 1
 80020ec:	4b4b      	ldr	r3, [pc, #300]	; (800221c <SYS_Sensor_Update_Data+0x160>)
 80020ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80020f2:	461a      	mov	r2, r3
 80020f4:	4b4a      	ldr	r3, [pc, #296]	; (8002220 <SYS_Sensor_Update_Data+0x164>)
 80020f6:	2101      	movs	r1, #1
 80020f8:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
            sensorData[sensorDataTotal].id = DATA_ID_TEMP;
 80020fc:	4b47      	ldr	r3, [pc, #284]	; (800221c <SYS_Sensor_Update_Data+0x160>)
 80020fe:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002102:	4a47      	ldr	r2, [pc, #284]	; (8002220 <SYS_Sensor_Update_Data+0x164>)
 8002104:	00db      	lsls	r3, r3, #3
 8002106:	4413      	add	r3, r2
 8002108:	f241 0201 	movw	r2, #4097	; 0x1001
 800210c:	805a      	strh	r2, [r3, #2]
            sensorData[sensorDataTotal].data = temp;
 800210e:	4b43      	ldr	r3, [pc, #268]	; (800221c <SYS_Sensor_Update_Data+0x160>)
 8002110:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002114:	68ba      	ldr	r2, [r7, #8]
 8002116:	4942      	ldr	r1, [pc, #264]	; (8002220 <SYS_Sensor_Update_Data+0x164>)
 8002118:	00db      	lsls	r3, r3, #3
 800211a:	440b      	add	r3, r1
 800211c:	605a      	str	r2, [r3, #4]
            sensorDataTotal ++;
 800211e:	4b3f      	ldr	r3, [pc, #252]	; (800221c <SYS_Sensor_Update_Data+0x160>)
 8002120:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002124:	b29b      	uxth	r3, r3
 8002126:	3301      	adds	r3, #1
 8002128:	b29b      	uxth	r3, r3
 800212a:	b21a      	sxth	r2, r3
 800212c:	4b3b      	ldr	r3, [pc, #236]	; (800221c <SYS_Sensor_Update_Data+0x160>)
 800212e:	801a      	strh	r2, [r3, #0]
            
            sensorData[sensorDataTotal].channel = 1; // sensor data use value 1
 8002130:	4b3a      	ldr	r3, [pc, #232]	; (800221c <SYS_Sensor_Update_Data+0x160>)
 8002132:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002136:	461a      	mov	r2, r3
 8002138:	4b39      	ldr	r3, [pc, #228]	; (8002220 <SYS_Sensor_Update_Data+0x164>)
 800213a:	2101      	movs	r1, #1
 800213c:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
            sensorData[sensorDataTotal].id = DATA_ID_HUMI;
 8002140:	4b36      	ldr	r3, [pc, #216]	; (800221c <SYS_Sensor_Update_Data+0x160>)
 8002142:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002146:	4a36      	ldr	r2, [pc, #216]	; (8002220 <SYS_Sensor_Update_Data+0x164>)
 8002148:	00db      	lsls	r3, r3, #3
 800214a:	4413      	add	r3, r2
 800214c:	f241 0202 	movw	r2, #4098	; 0x1002
 8002150:	805a      	strh	r2, [r3, #2]
            sensorData[sensorDataTotal].data = humi;
 8002152:	4b32      	ldr	r3, [pc, #200]	; (800221c <SYS_Sensor_Update_Data+0x160>)
 8002154:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002158:	687a      	ldr	r2, [r7, #4]
 800215a:	4931      	ldr	r1, [pc, #196]	; (8002220 <SYS_Sensor_Update_Data+0x164>)
 800215c:	00db      	lsls	r3, r3, #3
 800215e:	440b      	add	r3, r1
 8002160:	605a      	str	r2, [r3, #4]
            sensorDataTotal ++;
 8002162:	4b2e      	ldr	r3, [pc, #184]	; (800221c <SYS_Sensor_Update_Data+0x160>)
 8002164:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002168:	b29b      	uxth	r3, r3
 800216a:	3301      	adds	r3, #1
 800216c:	b29b      	uxth	r3, r3
 800216e:	b21a      	sxth	r2, r3
 8002170:	4b2a      	ldr	r3, [pc, #168]	; (800221c <SYS_Sensor_Update_Data+0x160>)
 8002172:	801a      	strh	r2, [r3, #0]
            
            break;
 8002174:	e04d      	b.n	8002212 <SYS_Sensor_Update_Data+0x156>
        }
        else
        {
            sensorData[sensorDataTotal].channel = 1; // sensor data use value 1
 8002176:	4b29      	ldr	r3, [pc, #164]	; (800221c <SYS_Sensor_Update_Data+0x160>)
 8002178:	f9b3 3000 	ldrsh.w	r3, [r3]
 800217c:	461a      	mov	r2, r3
 800217e:	4b28      	ldr	r3, [pc, #160]	; (8002220 <SYS_Sensor_Update_Data+0x164>)
 8002180:	2101      	movs	r1, #1
 8002182:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
            sensorData[sensorDataTotal].id = DATA_ID_TEMP;
 8002186:	4b25      	ldr	r3, [pc, #148]	; (800221c <SYS_Sensor_Update_Data+0x160>)
 8002188:	f9b3 3000 	ldrsh.w	r3, [r3]
 800218c:	4a24      	ldr	r2, [pc, #144]	; (8002220 <SYS_Sensor_Update_Data+0x164>)
 800218e:	00db      	lsls	r3, r3, #3
 8002190:	4413      	add	r3, r2
 8002192:	f241 0201 	movw	r2, #4097	; 0x1001
 8002196:	805a      	strh	r2, [r3, #2]
            sensorData[sensorDataTotal].data = MESSAGE_ERRNO_VALUE;
 8002198:	4b20      	ldr	r3, [pc, #128]	; (800221c <SYS_Sensor_Update_Data+0x160>)
 800219a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800219e:	4a20      	ldr	r2, [pc, #128]	; (8002220 <SYS_Sensor_Update_Data+0x164>)
 80021a0:	00db      	lsls	r3, r3, #3
 80021a2:	4413      	add	r3, r2
 80021a4:	4a1f      	ldr	r2, [pc, #124]	; (8002224 <SYS_Sensor_Update_Data+0x168>)
 80021a6:	605a      	str	r2, [r3, #4]
            sensorDataTotal ++;
 80021a8:	4b1c      	ldr	r3, [pc, #112]	; (800221c <SYS_Sensor_Update_Data+0x160>)
 80021aa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021ae:	b29b      	uxth	r3, r3
 80021b0:	3301      	adds	r3, #1
 80021b2:	b29b      	uxth	r3, r3
 80021b4:	b21a      	sxth	r2, r3
 80021b6:	4b19      	ldr	r3, [pc, #100]	; (800221c <SYS_Sensor_Update_Data+0x160>)
 80021b8:	801a      	strh	r2, [r3, #0]
            
            sensorData[sensorDataTotal].channel = 1; // sensor data use value 1
 80021ba:	4b18      	ldr	r3, [pc, #96]	; (800221c <SYS_Sensor_Update_Data+0x160>)
 80021bc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021c0:	461a      	mov	r2, r3
 80021c2:	4b17      	ldr	r3, [pc, #92]	; (8002220 <SYS_Sensor_Update_Data+0x164>)
 80021c4:	2101      	movs	r1, #1
 80021c6:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
            sensorData[sensorDataTotal].id = DATA_ID_HUMI;
 80021ca:	4b14      	ldr	r3, [pc, #80]	; (800221c <SYS_Sensor_Update_Data+0x160>)
 80021cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021d0:	4a13      	ldr	r2, [pc, #76]	; (8002220 <SYS_Sensor_Update_Data+0x164>)
 80021d2:	00db      	lsls	r3, r3, #3
 80021d4:	4413      	add	r3, r2
 80021d6:	f241 0202 	movw	r2, #4098	; 0x1002
 80021da:	805a      	strh	r2, [r3, #2]
            sensorData[sensorDataTotal].data = MESSAGE_ERRNO_VALUE;
 80021dc:	4b0f      	ldr	r3, [pc, #60]	; (800221c <SYS_Sensor_Update_Data+0x160>)
 80021de:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021e2:	4a0f      	ldr	r2, [pc, #60]	; (8002220 <SYS_Sensor_Update_Data+0x164>)
 80021e4:	00db      	lsls	r3, r3, #3
 80021e6:	4413      	add	r3, r2
 80021e8:	4a0e      	ldr	r2, [pc, #56]	; (8002224 <SYS_Sensor_Update_Data+0x168>)
 80021ea:	605a      	str	r2, [r3, #4]
            sensorDataTotal ++;
 80021ec:	4b0b      	ldr	r3, [pc, #44]	; (800221c <SYS_Sensor_Update_Data+0x160>)
 80021ee:	f9b3 3000 	ldrsh.w	r3, [r3]
 80021f2:	b29b      	uxth	r3, r3
 80021f4:	3301      	adds	r3, #1
 80021f6:	b29b      	uxth	r3, r3
 80021f8:	b21a      	sxth	r2, r3
 80021fa:	4b08      	ldr	r3, [pc, #32]	; (800221c <SYS_Sensor_Update_Data+0x160>)
 80021fc:	801a      	strh	r2, [r3, #0]
    while( i-- )
 80021fe:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002202:	b2da      	uxtb	r2, r3
 8002204:	3a01      	subs	r2, #1
 8002206:	b2d2      	uxtb	r2, r2
 8002208:	73fa      	strb	r2, [r7, #15]
 800220a:	2b00      	cmp	r3, #0
 800220c:	f47f af62 	bne.w	80020d4 <SYS_Sensor_Update_Data+0x18>
        }
    }
}
 8002210:	bf00      	nop
 8002212:	bf00      	nop
 8002214:	3710      	adds	r7, #16
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	20000358 	.word	0x20000358
 8002220:	20000318 	.word	0x20000318
 8002224:	77359fb8 	.word	0x77359fb8

08002228 <SYS_Sensor_Get_Length>:

uint16_t SYS_Sensor_Get_Length( void )
{
 8002228:	b480      	push	{r7}
 800222a:	b083      	sub	sp, #12
 800222c:	af00      	add	r7, sp, #0
    if( sensorDataLen == 0)
 800222e:	4b40      	ldr	r3, [pc, #256]	; (8002330 <SYS_Sensor_Get_Length+0x108>)
 8002230:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002234:	2b00      	cmp	r3, #0
 8002236:	d171      	bne.n	800231c <SYS_Sensor_Get_Length+0xf4>
    {
        for( uint8_t i = 0; i < sensorDataTotal; i ++ )
 8002238:	2300      	movs	r3, #0
 800223a:	71fb      	strb	r3, [r7, #7]
 800223c:	e068      	b.n	8002310 <SYS_Sensor_Get_Length+0xe8>
        {
            sensorBuffer[i * SENSOR_DATA_FRAME_LEN] = sensorData[i].channel;
 800223e:	79f9      	ldrb	r1, [r7, #7]
 8002240:	79fa      	ldrb	r2, [r7, #7]
 8002242:	4613      	mov	r3, r2
 8002244:	00db      	lsls	r3, r3, #3
 8002246:	1a9b      	subs	r3, r3, r2
 8002248:	4a3a      	ldr	r2, [pc, #232]	; (8002334 <SYS_Sensor_Get_Length+0x10c>)
 800224a:	f812 1031 	ldrb.w	r1, [r2, r1, lsl #3]
 800224e:	4a3a      	ldr	r2, [pc, #232]	; (8002338 <SYS_Sensor_Get_Length+0x110>)
 8002250:	54d1      	strb	r1, [r2, r3]
            sensorBuffer[i * SENSOR_DATA_FRAME_LEN + 1] = sensorData[i].id & 0xff;
 8002252:	79fb      	ldrb	r3, [r7, #7]
 8002254:	4a37      	ldr	r2, [pc, #220]	; (8002334 <SYS_Sensor_Get_Length+0x10c>)
 8002256:	00db      	lsls	r3, r3, #3
 8002258:	4413      	add	r3, r2
 800225a:	8859      	ldrh	r1, [r3, #2]
 800225c:	79fa      	ldrb	r2, [r7, #7]
 800225e:	4613      	mov	r3, r2
 8002260:	00db      	lsls	r3, r3, #3
 8002262:	1a9b      	subs	r3, r3, r2
 8002264:	3301      	adds	r3, #1
 8002266:	b2c9      	uxtb	r1, r1
 8002268:	4a33      	ldr	r2, [pc, #204]	; (8002338 <SYS_Sensor_Get_Length+0x110>)
 800226a:	54d1      	strb	r1, [r2, r3]
            sensorBuffer[i * SENSOR_DATA_FRAME_LEN + 2] = ( sensorData[i].id  >> 8 ) & 0xff;
 800226c:	79fb      	ldrb	r3, [r7, #7]
 800226e:	4a31      	ldr	r2, [pc, #196]	; (8002334 <SYS_Sensor_Get_Length+0x10c>)
 8002270:	00db      	lsls	r3, r3, #3
 8002272:	4413      	add	r3, r2
 8002274:	885b      	ldrh	r3, [r3, #2]
 8002276:	0a1b      	lsrs	r3, r3, #8
 8002278:	b299      	uxth	r1, r3
 800227a:	79fa      	ldrb	r2, [r7, #7]
 800227c:	4613      	mov	r3, r2
 800227e:	00db      	lsls	r3, r3, #3
 8002280:	1a9b      	subs	r3, r3, r2
 8002282:	3302      	adds	r3, #2
 8002284:	b2c9      	uxtb	r1, r1
 8002286:	4a2c      	ldr	r2, [pc, #176]	; (8002338 <SYS_Sensor_Get_Length+0x110>)
 8002288:	54d1      	strb	r1, [r2, r3]
            sensorBuffer[i * SENSOR_DATA_FRAME_LEN + 3] = sensorData[i].data & 0xff;
 800228a:	79fb      	ldrb	r3, [r7, #7]
 800228c:	4a29      	ldr	r2, [pc, #164]	; (8002334 <SYS_Sensor_Get_Length+0x10c>)
 800228e:	00db      	lsls	r3, r3, #3
 8002290:	4413      	add	r3, r2
 8002292:	6859      	ldr	r1, [r3, #4]
 8002294:	79fa      	ldrb	r2, [r7, #7]
 8002296:	4613      	mov	r3, r2
 8002298:	00db      	lsls	r3, r3, #3
 800229a:	1a9b      	subs	r3, r3, r2
 800229c:	3303      	adds	r3, #3
 800229e:	b2c9      	uxtb	r1, r1
 80022a0:	4a25      	ldr	r2, [pc, #148]	; (8002338 <SYS_Sensor_Get_Length+0x110>)
 80022a2:	54d1      	strb	r1, [r2, r3]
            sensorBuffer[i * SENSOR_DATA_FRAME_LEN + 4] = ( sensorData[i].data >> 8 ) & 0xff;
 80022a4:	79fb      	ldrb	r3, [r7, #7]
 80022a6:	4a23      	ldr	r2, [pc, #140]	; (8002334 <SYS_Sensor_Get_Length+0x10c>)
 80022a8:	00db      	lsls	r3, r3, #3
 80022aa:	4413      	add	r3, r2
 80022ac:	685b      	ldr	r3, [r3, #4]
 80022ae:	0a19      	lsrs	r1, r3, #8
 80022b0:	79fa      	ldrb	r2, [r7, #7]
 80022b2:	4613      	mov	r3, r2
 80022b4:	00db      	lsls	r3, r3, #3
 80022b6:	1a9b      	subs	r3, r3, r2
 80022b8:	3304      	adds	r3, #4
 80022ba:	b2c9      	uxtb	r1, r1
 80022bc:	4a1e      	ldr	r2, [pc, #120]	; (8002338 <SYS_Sensor_Get_Length+0x110>)
 80022be:	54d1      	strb	r1, [r2, r3]
            sensorBuffer[i * SENSOR_DATA_FRAME_LEN + 5] = ( sensorData[i].data >> 16 ) & 0xff;
 80022c0:	79fb      	ldrb	r3, [r7, #7]
 80022c2:	4a1c      	ldr	r2, [pc, #112]	; (8002334 <SYS_Sensor_Get_Length+0x10c>)
 80022c4:	00db      	lsls	r3, r3, #3
 80022c6:	4413      	add	r3, r2
 80022c8:	685b      	ldr	r3, [r3, #4]
 80022ca:	0c19      	lsrs	r1, r3, #16
 80022cc:	79fa      	ldrb	r2, [r7, #7]
 80022ce:	4613      	mov	r3, r2
 80022d0:	00db      	lsls	r3, r3, #3
 80022d2:	1a9b      	subs	r3, r3, r2
 80022d4:	3305      	adds	r3, #5
 80022d6:	b2c9      	uxtb	r1, r1
 80022d8:	4a17      	ldr	r2, [pc, #92]	; (8002338 <SYS_Sensor_Get_Length+0x110>)
 80022da:	54d1      	strb	r1, [r2, r3]
            sensorBuffer[i * SENSOR_DATA_FRAME_LEN + 6] = ( sensorData[i].data >> 24 ) & 0xff;
 80022dc:	79fb      	ldrb	r3, [r7, #7]
 80022de:	4a15      	ldr	r2, [pc, #84]	; (8002334 <SYS_Sensor_Get_Length+0x10c>)
 80022e0:	00db      	lsls	r3, r3, #3
 80022e2:	4413      	add	r3, r2
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	0e19      	lsrs	r1, r3, #24
 80022e8:	79fa      	ldrb	r2, [r7, #7]
 80022ea:	4613      	mov	r3, r2
 80022ec:	00db      	lsls	r3, r3, #3
 80022ee:	1a9b      	subs	r3, r3, r2
 80022f0:	3306      	adds	r3, #6
 80022f2:	b2c9      	uxtb	r1, r1
 80022f4:	4a10      	ldr	r2, [pc, #64]	; (8002338 <SYS_Sensor_Get_Length+0x110>)
 80022f6:	54d1      	strb	r1, [r2, r3]
            sensorDataLen += SENSOR_DATA_FRAME_LEN;
 80022f8:	4b0d      	ldr	r3, [pc, #52]	; (8002330 <SYS_Sensor_Get_Length+0x108>)
 80022fa:	f9b3 3000 	ldrsh.w	r3, [r3]
 80022fe:	b29b      	uxth	r3, r3
 8002300:	3307      	adds	r3, #7
 8002302:	b29b      	uxth	r3, r3
 8002304:	b21a      	sxth	r2, r3
 8002306:	4b0a      	ldr	r3, [pc, #40]	; (8002330 <SYS_Sensor_Get_Length+0x108>)
 8002308:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < sensorDataTotal; i ++ )
 800230a:	79fb      	ldrb	r3, [r7, #7]
 800230c:	3301      	adds	r3, #1
 800230e:	71fb      	strb	r3, [r7, #7]
 8002310:	79fb      	ldrb	r3, [r7, #7]
 8002312:	4a0a      	ldr	r2, [pc, #40]	; (800233c <SYS_Sensor_Get_Length+0x114>)
 8002314:	f9b2 2000 	ldrsh.w	r2, [r2]
 8002318:	4293      	cmp	r3, r2
 800231a:	db90      	blt.n	800223e <SYS_Sensor_Get_Length+0x16>
        }
    } 

    return sensorDataLen;
 800231c:	4b04      	ldr	r3, [pc, #16]	; (8002330 <SYS_Sensor_Get_Length+0x108>)
 800231e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002322:	b29b      	uxth	r3, r3
}
 8002324:	4618      	mov	r0, r3
 8002326:	370c      	adds	r7, #12
 8002328:	46bd      	mov	sp, r7
 800232a:	bc80      	pop	{r7}
 800232c:	4770      	bx	lr
 800232e:	bf00      	nop
 8002330:	2000035a 	.word	0x2000035a
 8002334:	20000318 	.word	0x20000318
 8002338:	200002e0 	.word	0x200002e0
 800233c:	20000358 	.word	0x20000358

08002340 <SYS_Sensor_Get_Buffer>:

void SYS_Sensor_Get_Buffer( uint8_t *to, uint16_t len )
{
 8002340:	b480      	push	{r7}
 8002342:	b085      	sub	sp, #20
 8002344:	af00      	add	r7, sp, #0
 8002346:	6078      	str	r0, [r7, #4]
 8002348:	460b      	mov	r3, r1
 800234a:	807b      	strh	r3, [r7, #2]
    int16_t temp = sensorDataTotal * SENSOR_DATA_FRAME_LEN - sensorDataLen;
 800234c:	4b19      	ldr	r3, [pc, #100]	; (80023b4 <SYS_Sensor_Get_Buffer+0x74>)
 800234e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002352:	b29b      	uxth	r3, r3
 8002354:	461a      	mov	r2, r3
 8002356:	00d2      	lsls	r2, r2, #3
 8002358:	1ad3      	subs	r3, r2, r3
 800235a:	b29a      	uxth	r2, r3
 800235c:	4b16      	ldr	r3, [pc, #88]	; (80023b8 <SYS_Sensor_Get_Buffer+0x78>)
 800235e:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002362:	b29b      	uxth	r3, r3
 8002364:	1ad3      	subs	r3, r2, r3
 8002366:	b29b      	uxth	r3, r3
 8002368:	81bb      	strh	r3, [r7, #12]
    
    if( sensorDataLen < len ) len = sensorDataLen;
 800236a:	4b13      	ldr	r3, [pc, #76]	; (80023b8 <SYS_Sensor_Get_Buffer+0x78>)
 800236c:	f9b3 3000 	ldrsh.w	r3, [r3]
 8002370:	461a      	mov	r2, r3
 8002372:	887b      	ldrh	r3, [r7, #2]
 8002374:	429a      	cmp	r2, r3
 8002376:	da03      	bge.n	8002380 <SYS_Sensor_Get_Buffer+0x40>
 8002378:	4b0f      	ldr	r3, [pc, #60]	; (80023b8 <SYS_Sensor_Get_Buffer+0x78>)
 800237a:	f9b3 3000 	ldrsh.w	r3, [r3]
 800237e:	807b      	strh	r3, [r7, #2]
    
    for( uint16_t i = 0; i < len; i ++ )
 8002380:	2300      	movs	r3, #0
 8002382:	81fb      	strh	r3, [r7, #14]
 8002384:	e00c      	b.n	80023a0 <SYS_Sensor_Get_Buffer+0x60>
    {
        to[i] = sensorBuffer[i + temp];
 8002386:	89fa      	ldrh	r2, [r7, #14]
 8002388:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800238c:	441a      	add	r2, r3
 800238e:	89fb      	ldrh	r3, [r7, #14]
 8002390:	6879      	ldr	r1, [r7, #4]
 8002392:	440b      	add	r3, r1
 8002394:	4909      	ldr	r1, [pc, #36]	; (80023bc <SYS_Sensor_Get_Buffer+0x7c>)
 8002396:	5c8a      	ldrb	r2, [r1, r2]
 8002398:	701a      	strb	r2, [r3, #0]
    for( uint16_t i = 0; i < len; i ++ )
 800239a:	89fb      	ldrh	r3, [r7, #14]
 800239c:	3301      	adds	r3, #1
 800239e:	81fb      	strh	r3, [r7, #14]
 80023a0:	89fa      	ldrh	r2, [r7, #14]
 80023a2:	887b      	ldrh	r3, [r7, #2]
 80023a4:	429a      	cmp	r2, r3
 80023a6:	d3ee      	bcc.n	8002386 <SYS_Sensor_Get_Buffer+0x46>
    }
}
 80023a8:	bf00      	nop
 80023aa:	bf00      	nop
 80023ac:	3714      	adds	r7, #20
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bc80      	pop	{r7}
 80023b2:	4770      	bx	lr
 80023b4:	20000358 	.word	0x20000358
 80023b8:	2000035a 	.word	0x2000035a
 80023bc:	200002e0 	.word	0x200002e0

080023c0 <SYS_Sensor_Clean_Buffer>:

void SYS_Sensor_Clean_Buffer( uint16_t len )
{
 80023c0:	b480      	push	{r7}
 80023c2:	b085      	sub	sp, #20
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	4603      	mov	r3, r0
 80023c8:	80fb      	strh	r3, [r7, #6]
    if( sensorDataLen < len ) len = sensorDataLen;
 80023ca:	4b26      	ldr	r3, [pc, #152]	; (8002464 <SYS_Sensor_Clean_Buffer+0xa4>)
 80023cc:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023d0:	461a      	mov	r2, r3
 80023d2:	88fb      	ldrh	r3, [r7, #6]
 80023d4:	429a      	cmp	r2, r3
 80023d6:	da03      	bge.n	80023e0 <SYS_Sensor_Clean_Buffer+0x20>
 80023d8:	4b22      	ldr	r3, [pc, #136]	; (8002464 <SYS_Sensor_Clean_Buffer+0xa4>)
 80023da:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023de:	80fb      	strh	r3, [r7, #6]
    
    sensorDataLen -= len;
 80023e0:	4b20      	ldr	r3, [pc, #128]	; (8002464 <SYS_Sensor_Clean_Buffer+0xa4>)
 80023e2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023e6:	b29a      	uxth	r2, r3
 80023e8:	88fb      	ldrh	r3, [r7, #6]
 80023ea:	1ad3      	subs	r3, r2, r3
 80023ec:	b29b      	uxth	r3, r3
 80023ee:	b21a      	sxth	r2, r3
 80023f0:	4b1c      	ldr	r3, [pc, #112]	; (8002464 <SYS_Sensor_Clean_Buffer+0xa4>)
 80023f2:	801a      	strh	r2, [r3, #0]
    
    if( sensorDataLen <= 0 )
 80023f4:	4b1b      	ldr	r3, [pc, #108]	; (8002464 <SYS_Sensor_Clean_Buffer+0xa4>)
 80023f6:	f9b3 3000 	ldrsh.w	r3, [r3]
 80023fa:	2b00      	cmp	r3, #0
 80023fc:	dc2c      	bgt.n	8002458 <SYS_Sensor_Clean_Buffer+0x98>
    {
        for( uint16_t i = 0; i < SENSOR_DATA_BUFFER_LEN; i++ ) sensorBuffer[i] = 0;
 80023fe:	2300      	movs	r3, #0
 8002400:	81fb      	strh	r3, [r7, #14]
 8002402:	e006      	b.n	8002412 <SYS_Sensor_Clean_Buffer+0x52>
 8002404:	89fb      	ldrh	r3, [r7, #14]
 8002406:	4a18      	ldr	r2, [pc, #96]	; (8002468 <SYS_Sensor_Clean_Buffer+0xa8>)
 8002408:	2100      	movs	r1, #0
 800240a:	54d1      	strb	r1, [r2, r3]
 800240c:	89fb      	ldrh	r3, [r7, #14]
 800240e:	3301      	adds	r3, #1
 8002410:	81fb      	strh	r3, [r7, #14]
 8002412:	89fb      	ldrh	r3, [r7, #14]
 8002414:	2b37      	cmp	r3, #55	; 0x37
 8002416:	d9f5      	bls.n	8002404 <SYS_Sensor_Clean_Buffer+0x44>
        
        for( uint16_t i = 0; i < sensorDataTotal; i++ )
 8002418:	2300      	movs	r3, #0
 800241a:	81bb      	strh	r3, [r7, #12]
 800241c:	e013      	b.n	8002446 <SYS_Sensor_Clean_Buffer+0x86>
        {
            
            sensorData[i].channel = 0;
 800241e:	89bb      	ldrh	r3, [r7, #12]
 8002420:	4a12      	ldr	r2, [pc, #72]	; (800246c <SYS_Sensor_Clean_Buffer+0xac>)
 8002422:	2100      	movs	r1, #0
 8002424:	f802 1033 	strb.w	r1, [r2, r3, lsl #3]
            sensorData[i].id = 0;
 8002428:	89bb      	ldrh	r3, [r7, #12]
 800242a:	4a10      	ldr	r2, [pc, #64]	; (800246c <SYS_Sensor_Clean_Buffer+0xac>)
 800242c:	00db      	lsls	r3, r3, #3
 800242e:	4413      	add	r3, r2
 8002430:	2200      	movs	r2, #0
 8002432:	805a      	strh	r2, [r3, #2]
            sensorData[i].data = 0;
 8002434:	89bb      	ldrh	r3, [r7, #12]
 8002436:	4a0d      	ldr	r2, [pc, #52]	; (800246c <SYS_Sensor_Clean_Buffer+0xac>)
 8002438:	00db      	lsls	r3, r3, #3
 800243a:	4413      	add	r3, r2
 800243c:	2200      	movs	r2, #0
 800243e:	605a      	str	r2, [r3, #4]
        for( uint16_t i = 0; i < sensorDataTotal; i++ )
 8002440:	89bb      	ldrh	r3, [r7, #12]
 8002442:	3301      	adds	r3, #1
 8002444:	81bb      	strh	r3, [r7, #12]
 8002446:	89bb      	ldrh	r3, [r7, #12]
 8002448:	4a09      	ldr	r2, [pc, #36]	; (8002470 <SYS_Sensor_Clean_Buffer+0xb0>)
 800244a:	f9b2 2000 	ldrsh.w	r2, [r2]
 800244e:	4293      	cmp	r3, r2
 8002450:	dbe5      	blt.n	800241e <SYS_Sensor_Clean_Buffer+0x5e>
        }
        
        sensorDataTotal = 0;
 8002452:	4b07      	ldr	r3, [pc, #28]	; (8002470 <SYS_Sensor_Clean_Buffer+0xb0>)
 8002454:	2200      	movs	r2, #0
 8002456:	801a      	strh	r2, [r3, #0]
    }
}
 8002458:	bf00      	nop
 800245a:	3714      	adds	r7, #20
 800245c:	46bd      	mov	sp, r7
 800245e:	bc80      	pop	{r7}
 8002460:	4770      	bx	lr
 8002462:	bf00      	nop
 8002464:	2000035a 	.word	0x2000035a
 8002468:	200002e0 	.word	0x200002e0
 800246c:	20000318 	.word	0x20000318
 8002470:	20000358 	.word	0x20000358

08002474 <LL_RTC_TIME_GetSubSecond>:
  * @param  RTCx RTC Instance
  * @retval If binary mode is none, Value between Min_Data=0x0 and Max_Data=0x7FFF
  *         else Value between Min_Data=0x0 and Max_Data=0xFFFFFFFF
  */
__STATIC_INLINE uint32_t LL_RTC_TIME_GetSubSecond(RTC_TypeDef *RTCx)
{
 8002474:	b480      	push	{r7}
 8002476:	b083      	sub	sp, #12
 8002478:	af00      	add	r7, sp, #0
 800247a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RTCx->SSR, RTC_SSR_SS));
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	689b      	ldr	r3, [r3, #8]
}
 8002480:	4618      	mov	r0, r3
 8002482:	370c      	adds	r7, #12
 8002484:	46bd      	mov	sp, r7
 8002486:	bc80      	pop	{r7}
 8002488:	4770      	bx	lr
	...

0800248c <TIMER_IF_Init>:

/* USER CODE END PFP */

/* Exported functions ---------------------------------------------------------*/
UTIL_TIMER_Status_t TIMER_IF_Init(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	b082      	sub	sp, #8
 8002490:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002492:	2300      	movs	r3, #0
 8002494:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_Init_1 */

  /* USER CODE END TIMER_IF_Init_1 */
  if (RTC_Initialized == false)
 8002496:	4b14      	ldr	r3, [pc, #80]	; (80024e8 <TIMER_IF_Init+0x5c>)
 8002498:	781b      	ldrb	r3, [r3, #0]
 800249a:	f083 0301 	eor.w	r3, r3, #1
 800249e:	b2db      	uxtb	r3, r3
 80024a0:	2b00      	cmp	r3, #0
 80024a2:	d01b      	beq.n	80024dc <TIMER_IF_Init+0x50>
  {
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80024a4:	4b11      	ldr	r3, [pc, #68]	; (80024ec <TIMER_IF_Init+0x60>)
 80024a6:	f04f 32ff 	mov.w	r2, #4294967295
 80024aa:	631a      	str	r2, [r3, #48]	; 0x30
    /*Init RTC*/
    MX_RTC_Init();
 80024ac:	f7ff fadc 	bl	8001a68 <MX_RTC_Init>
    /*Stop Timer */
    TIMER_IF_StopTimer();
 80024b0:	f000 f856 	bl	8002560 <TIMER_IF_StopTimer>
    /** DeActivate the Alarm A enabled by MX during MX_RTC_Init() */
    HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 80024b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80024b8:	480c      	ldr	r0, [pc, #48]	; (80024ec <TIMER_IF_Init+0x60>)
 80024ba:	f004 ff89 	bl	80073d0 <HAL_RTC_DeactivateAlarm>
    /*overload RTC feature enable*/
    hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 80024be:	4b0b      	ldr	r3, [pc, #44]	; (80024ec <TIMER_IF_Init+0x60>)
 80024c0:	f04f 32ff 	mov.w	r2, #4294967295
 80024c4:	631a      	str	r2, [r3, #48]	; 0x30

    /*Enable Direct Read of the calendar registers (not through Shadow) */
    HAL_RTCEx_EnableBypassShadow(&hrtc);
 80024c6:	4809      	ldr	r0, [pc, #36]	; (80024ec <TIMER_IF_Init+0x60>)
 80024c8:	f005 f8ba 	bl	8007640 <HAL_RTCEx_EnableBypassShadow>
    /*Initialise MSB ticks*/
    TIMER_IF_BkUp_Write_MSBticks(0);
 80024cc:	2000      	movs	r0, #0
 80024ce:	f000 f9a7 	bl	8002820 <TIMER_IF_BkUp_Write_MSBticks>

    TIMER_IF_SetTimerContext();
 80024d2:	f000 f85f 	bl	8002594 <TIMER_IF_SetTimerContext>

    RTC_Initialized = true;
 80024d6:	4b04      	ldr	r3, [pc, #16]	; (80024e8 <TIMER_IF_Init+0x5c>)
 80024d8:	2201      	movs	r2, #1
 80024da:	701a      	strb	r2, [r3, #0]
  }

  /* USER CODE BEGIN TIMER_IF_Init_Last */

  /* USER CODE END TIMER_IF_Init_Last */
  return ret;
 80024dc:	79fb      	ldrb	r3, [r7, #7]
}
 80024de:	4618      	mov	r0, r3
 80024e0:	3708      	adds	r7, #8
 80024e2:	46bd      	mov	sp, r7
 80024e4:	bd80      	pop	{r7, pc}
 80024e6:	bf00      	nop
 80024e8:	2000035c 	.word	0x2000035c
 80024ec:	20001300 	.word	0x20001300

080024f0 <TIMER_IF_StartTimer>:

UTIL_TIMER_Status_t TIMER_IF_StartTimer(uint32_t timeout)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b08e      	sub	sp, #56	; 0x38
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 80024f8:	2300      	movs	r3, #0
 80024fa:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
  /* USER CODE BEGIN TIMER_IF_StartTimer */

  /* USER CODE END TIMER_IF_StartTimer */
  RTC_AlarmTypeDef sAlarm = {0};
 80024fe:	f107 0308 	add.w	r3, r7, #8
 8002502:	222c      	movs	r2, #44	; 0x2c
 8002504:	2100      	movs	r1, #0
 8002506:	4618      	mov	r0, r3
 8002508:	f017 fcd2 	bl	8019eb0 <memset>
  /*Stop timer if one is already started*/
  TIMER_IF_StopTimer();
 800250c:	f000 f828 	bl	8002560 <TIMER_IF_StopTimer>
  timeout += RtcTimerContext;
 8002510:	4b11      	ldr	r3, [pc, #68]	; (8002558 <TIMER_IF_StartTimer+0x68>)
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	687a      	ldr	r2, [r7, #4]
 8002516:	4413      	add	r3, r2
 8002518:	607b      	str	r3, [r7, #4]

  TIMER_IF_DBG_PRINTF("Start timer: time=%d, alarm=%d\n\r",  GetTimerTicks(), timeout);
  /* starts timer*/
  sAlarm.BinaryAutoClr = RTC_ALARMSUBSECONDBIN_AUTOCLR_NO;
 800251a:	2300      	movs	r3, #0
 800251c:	627b      	str	r3, [r7, #36]	; 0x24
  sAlarm.AlarmTime.SubSeconds = UINT32_MAX - timeout;
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	43db      	mvns	r3, r3
 8002522:	60fb      	str	r3, [r7, #12]
  sAlarm.AlarmMask = RTC_ALARMMASK_NONE;
 8002524:	2300      	movs	r3, #0
 8002526:	61fb      	str	r3, [r7, #28]
  sAlarm.AlarmSubSecondMask = RTC_ALARMSUBSECONDBINMASK_NONE;
 8002528:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 800252c:	623b      	str	r3, [r7, #32]
  sAlarm.Alarm = RTC_ALARM_A;
 800252e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8002532:	633b      	str	r3, [r7, #48]	; 0x30
  if (HAL_RTC_SetAlarm_IT(&hrtc, &sAlarm, RTC_FORMAT_BCD) != HAL_OK)
 8002534:	f107 0308 	add.w	r3, r7, #8
 8002538:	2201      	movs	r2, #1
 800253a:	4619      	mov	r1, r3
 800253c:	4807      	ldr	r0, [pc, #28]	; (800255c <TIMER_IF_StartTimer+0x6c>)
 800253e:	f004 fe49 	bl	80071d4 <HAL_RTC_SetAlarm_IT>
 8002542:	4603      	mov	r3, r0
 8002544:	2b00      	cmp	r3, #0
 8002546:	d001      	beq.n	800254c <TIMER_IF_StartTimer+0x5c>
  {
    Error_Handler();
 8002548:	f7ff fa62 	bl	8001a10 <Error_Handler>
  }
  /* USER CODE BEGIN TIMER_IF_StartTimer_Last */

  /* USER CODE END TIMER_IF_StartTimer_Last */
  return ret;
 800254c:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
}
 8002550:	4618      	mov	r0, r3
 8002552:	3738      	adds	r7, #56	; 0x38
 8002554:	46bd      	mov	sp, r7
 8002556:	bd80      	pop	{r7, pc}
 8002558:	20000360 	.word	0x20000360
 800255c:	20001300 	.word	0x20001300

08002560 <TIMER_IF_StopTimer>:

UTIL_TIMER_Status_t TIMER_IF_StopTimer(void)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b082      	sub	sp, #8
 8002564:	af00      	add	r7, sp, #0
  UTIL_TIMER_Status_t ret = UTIL_TIMER_OK;
 8002566:	2300      	movs	r3, #0
 8002568:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN TIMER_IF_StopTimer */

  /* USER CODE END TIMER_IF_StopTimer */
  /* Clear RTC Alarm Flag */
  __HAL_RTC_ALARM_CLEAR_FLAG(&hrtc, RTC_FLAG_ALRAF);
 800256a:	4b08      	ldr	r3, [pc, #32]	; (800258c <TIMER_IF_StopTimer+0x2c>)
 800256c:	2201      	movs	r2, #1
 800256e:	65da      	str	r2, [r3, #92]	; 0x5c
  /* Disable the Alarm A interrupt */
  HAL_RTC_DeactivateAlarm(&hrtc, RTC_ALARM_A);
 8002570:	f44f 7180 	mov.w	r1, #256	; 0x100
 8002574:	4806      	ldr	r0, [pc, #24]	; (8002590 <TIMER_IF_StopTimer+0x30>)
 8002576:	f004 ff2b 	bl	80073d0 <HAL_RTC_DeactivateAlarm>
  /*overload RTC feature enable*/
  hrtc.IsEnabled.RtcFeatures = UINT32_MAX;
 800257a:	4b05      	ldr	r3, [pc, #20]	; (8002590 <TIMER_IF_StopTimer+0x30>)
 800257c:	f04f 32ff 	mov.w	r2, #4294967295
 8002580:	631a      	str	r2, [r3, #48]	; 0x30
  /* USER CODE BEGIN TIMER_IF_StopTimer_Last */

  /* USER CODE END TIMER_IF_StopTimer_Last */
  return ret;
 8002582:	79fb      	ldrb	r3, [r7, #7]
}
 8002584:	4618      	mov	r0, r3
 8002586:	3708      	adds	r7, #8
 8002588:	46bd      	mov	sp, r7
 800258a:	bd80      	pop	{r7, pc}
 800258c:	40002800 	.word	0x40002800
 8002590:	20001300 	.word	0x20001300

08002594 <TIMER_IF_SetTimerContext>:

uint32_t TIMER_IF_SetTimerContext(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	af00      	add	r7, sp, #0
  /*store time context*/
  RtcTimerContext = GetTimerTicks();
 8002598:	f000 f962 	bl	8002860 <GetTimerTicks>
 800259c:	4603      	mov	r3, r0
 800259e:	4a03      	ldr	r2, [pc, #12]	; (80025ac <TIMER_IF_SetTimerContext+0x18>)
 80025a0:	6013      	str	r3, [r2, #0]

  /* USER CODE END TIMER_IF_SetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_SetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 80025a2:	4b02      	ldr	r3, [pc, #8]	; (80025ac <TIMER_IF_SetTimerContext+0x18>)
 80025a4:	681b      	ldr	r3, [r3, #0]
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	bd80      	pop	{r7, pc}
 80025aa:	bf00      	nop
 80025ac:	20000360 	.word	0x20000360

080025b0 <TIMER_IF_GetTimerContext>:

uint32_t TIMER_IF_GetTimerContext(void)
{
 80025b0:	b480      	push	{r7}
 80025b2:	af00      	add	r7, sp, #0

  /* USER CODE END TIMER_IF_GetTimerContext */

  TIMER_IF_DBG_PRINTF("TIMER_IF_GetTimerContext=%d\n\r", RtcTimerContext);
  /*return time context*/
  return RtcTimerContext;
 80025b4:	4b02      	ldr	r3, [pc, #8]	; (80025c0 <TIMER_IF_GetTimerContext+0x10>)
 80025b6:	681b      	ldr	r3, [r3, #0]
}
 80025b8:	4618      	mov	r0, r3
 80025ba:	46bd      	mov	sp, r7
 80025bc:	bc80      	pop	{r7}
 80025be:	4770      	bx	lr
 80025c0:	20000360 	.word	0x20000360

080025c4 <TIMER_IF_GetTimerElapsedTime>:

uint32_t TIMER_IF_GetTimerElapsedTime(void)
{
 80025c4:	b580      	push	{r7, lr}
 80025c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return ((uint32_t)(GetTimerTicks() - RtcTimerContext));
 80025c8:	f000 f94a 	bl	8002860 <GetTimerTicks>
 80025cc:	4602      	mov	r2, r0
 80025ce:	4b02      	ldr	r3, [pc, #8]	; (80025d8 <TIMER_IF_GetTimerElapsedTime+0x14>)
 80025d0:	681b      	ldr	r3, [r3, #0]
 80025d2:	1ad3      	subs	r3, r2, r3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 80025d4:	4618      	mov	r0, r3
 80025d6:	bd80      	pop	{r7, pc}
 80025d8:	20000360 	.word	0x20000360

080025dc <TIMER_IF_GetTimerValue>:

uint32_t TIMER_IF_GetTimerValue(void)
{
 80025dc:	b580      	push	{r7, lr}
 80025de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerValue */

  /* USER CODE END TIMER_IF_GetTimerValue */
  if (RTC_Initialized == true)
 80025e0:	4b05      	ldr	r3, [pc, #20]	; (80025f8 <TIMER_IF_GetTimerValue+0x1c>)
 80025e2:	781b      	ldrb	r3, [r3, #0]
 80025e4:	2b00      	cmp	r3, #0
 80025e6:	d003      	beq.n	80025f0 <TIMER_IF_GetTimerValue+0x14>
  {
    return GetTimerTicks();
 80025e8:	f000 f93a 	bl	8002860 <GetTimerTicks>
 80025ec:	4603      	mov	r3, r0
 80025ee:	e000      	b.n	80025f2 <TIMER_IF_GetTimerValue+0x16>
  }
  else
  {
    return 0;
 80025f0:	2300      	movs	r3, #0
  }
  /* USER CODE BEGIN TIMER_IF_GetTimerValue_Last */

  /* USER CODE END TIMER_IF_GetTimerValue_Last */
}
 80025f2:	4618      	mov	r0, r3
 80025f4:	bd80      	pop	{r7, pc}
 80025f6:	bf00      	nop
 80025f8:	2000035c 	.word	0x2000035c

080025fc <TIMER_IF_GetMinimumTimeout>:

uint32_t TIMER_IF_GetMinimumTimeout(void)
{
 80025fc:	b480      	push	{r7}
 80025fe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime */
  return (MIN_ALARM_DELAY);
 8002600:	2303      	movs	r3, #3
  /* USER CODE BEGIN TIMER_IF_GetTimerElapsedTime_Last */

  /* USER CODE END TIMER_IF_GetTimerElapsedTime_Last */
}
 8002602:	4618      	mov	r0, r3
 8002604:	46bd      	mov	sp, r7
 8002606:	bc80      	pop	{r7}
 8002608:	4770      	bx	lr

0800260a <TIMER_IF_Convert_ms2Tick>:

uint32_t TIMER_IF_Convert_ms2Tick(uint32_t timeMilliSec)
{
 800260a:	b5b0      	push	{r4, r5, r7, lr}
 800260c:	b082      	sub	sp, #8
 800260e:	af00      	add	r7, sp, #0
 8002610:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t) timeMilliSec) << RTC_N_PREDIV_S) / 1000));
 8002612:	687b      	ldr	r3, [r7, #4]
 8002614:	461a      	mov	r2, r3
 8002616:	f04f 0300 	mov.w	r3, #0
 800261a:	0d95      	lsrs	r5, r2, #22
 800261c:	0294      	lsls	r4, r2, #10
 800261e:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002622:	f04f 0300 	mov.w	r3, #0
 8002626:	4620      	mov	r0, r4
 8002628:	4629      	mov	r1, r5
 800262a:	f7fe f977 	bl	800091c <__aeabi_uldivmod>
 800262e:	4602      	mov	r2, r0
 8002630:	460b      	mov	r3, r1
 8002632:	4613      	mov	r3, r2
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 8002634:	4618      	mov	r0, r3
 8002636:	3708      	adds	r7, #8
 8002638:	46bd      	mov	sp, r7
 800263a:	bdb0      	pop	{r4, r5, r7, pc}

0800263c <TIMER_IF_Convert_Tick2ms>:

uint32_t TIMER_IF_Convert_Tick2ms(uint32_t tick)
{
 800263c:	b4b0      	push	{r4, r5, r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick */

  /* USER CODE END TIMER_IF_Convert_ms2Tick */
  return ((uint32_t)((((uint64_t)(tick)) * 1000) >> RTC_N_PREDIV_S));
 8002644:	687b      	ldr	r3, [r7, #4]
 8002646:	4618      	mov	r0, r3
 8002648:	f04f 0100 	mov.w	r1, #0
 800264c:	4602      	mov	r2, r0
 800264e:	460b      	mov	r3, r1
 8002650:	f04f 0400 	mov.w	r4, #0
 8002654:	f04f 0500 	mov.w	r5, #0
 8002658:	015d      	lsls	r5, r3, #5
 800265a:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 800265e:	0154      	lsls	r4, r2, #5
 8002660:	4622      	mov	r2, r4
 8002662:	462b      	mov	r3, r5
 8002664:	1a12      	subs	r2, r2, r0
 8002666:	eb63 0301 	sbc.w	r3, r3, r1
 800266a:	f04f 0400 	mov.w	r4, #0
 800266e:	f04f 0500 	mov.w	r5, #0
 8002672:	009d      	lsls	r5, r3, #2
 8002674:	ea45 7592 	orr.w	r5, r5, r2, lsr #30
 8002678:	0094      	lsls	r4, r2, #2
 800267a:	4622      	mov	r2, r4
 800267c:	462b      	mov	r3, r5
 800267e:	1812      	adds	r2, r2, r0
 8002680:	eb41 0303 	adc.w	r3, r1, r3
 8002684:	f04f 0000 	mov.w	r0, #0
 8002688:	f04f 0100 	mov.w	r1, #0
 800268c:	00d9      	lsls	r1, r3, #3
 800268e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8002692:	00d0      	lsls	r0, r2, #3
 8002694:	4602      	mov	r2, r0
 8002696:	460b      	mov	r3, r1
 8002698:	4610      	mov	r0, r2
 800269a:	4619      	mov	r1, r3
 800269c:	f04f 0200 	mov.w	r2, #0
 80026a0:	f04f 0300 	mov.w	r3, #0
 80026a4:	0a82      	lsrs	r2, r0, #10
 80026a6:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 80026aa:	0a8b      	lsrs	r3, r1, #10
 80026ac:	4613      	mov	r3, r2
  /* USER CODE BEGIN TIMER_IF_Convert_ms2Tick_Last */

  /* USER CODE END TIMER_IF_Convert_ms2Tick_Last */
}
 80026ae:	4618      	mov	r0, r3
 80026b0:	370c      	adds	r7, #12
 80026b2:	46bd      	mov	sp, r7
 80026b4:	bcb0      	pop	{r4, r5, r7}
 80026b6:	4770      	bx	lr

080026b8 <TIMER_IF_DelayMs>:

void TIMER_IF_DelayMs(uint32_t delay)
{
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b084      	sub	sp, #16
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_DelayMs */

  /* USER CODE END TIMER_IF_DelayMs */
  uint32_t delayTicks = TIMER_IF_Convert_ms2Tick(delay);
 80026c0:	6878      	ldr	r0, [r7, #4]
 80026c2:	f7ff ffa2 	bl	800260a <TIMER_IF_Convert_ms2Tick>
 80026c6:	60f8      	str	r0, [r7, #12]
  uint32_t timeout = GetTimerTicks();
 80026c8:	f000 f8ca 	bl	8002860 <GetTimerTicks>
 80026cc:	60b8      	str	r0, [r7, #8]

  /* Wait delay ms */
  while (((GetTimerTicks() - timeout)) < delayTicks)
 80026ce:	e000      	b.n	80026d2 <TIMER_IF_DelayMs+0x1a>
  {
    __NOP();
 80026d0:	bf00      	nop
  while (((GetTimerTicks() - timeout)) < delayTicks)
 80026d2:	f000 f8c5 	bl	8002860 <GetTimerTicks>
 80026d6:	4602      	mov	r2, r0
 80026d8:	68bb      	ldr	r3, [r7, #8]
 80026da:	1ad3      	subs	r3, r2, r3
 80026dc:	68fa      	ldr	r2, [r7, #12]
 80026de:	429a      	cmp	r2, r3
 80026e0:	d8f6      	bhi.n	80026d0 <TIMER_IF_DelayMs+0x18>
  }
  /* USER CODE BEGIN TIMER_IF_DelayMs_Last */

  /* USER CODE END TIMER_IF_DelayMs_Last */
}
 80026e2:	bf00      	nop
 80026e4:	bf00      	nop
 80026e6:	3710      	adds	r7, #16
 80026e8:	46bd      	mov	sp, r7
 80026ea:	bd80      	pop	{r7, pc}

080026ec <HAL_RTC_AlarmAEventCallback>:

void HAL_RTC_AlarmAEventCallback(RTC_HandleTypeDef *hrtc)
{
 80026ec:	b580      	push	{r7, lr}
 80026ee:	b082      	sub	sp, #8
 80026f0:	af00      	add	r7, sp, #0
 80026f2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback */

  /* USER CODE END HAL_RTC_AlarmAEventCallback */
  UTIL_TIMER_IRQ_Handler();
 80026f4:	f017 f80a 	bl	801970c <UTIL_TIMER_IRQ_Handler>
  /* USER CODE BEGIN HAL_RTC_AlarmAEventCallback_Last */

  /* USER CODE END HAL_RTC_AlarmAEventCallback_Last */
}
 80026f8:	bf00      	nop
 80026fa:	3708      	adds	r7, #8
 80026fc:	46bd      	mov	sp, r7
 80026fe:	bd80      	pop	{r7, pc}

08002700 <HAL_RTCEx_SSRUEventCallback>:

void HAL_RTCEx_SSRUEventCallback(RTC_HandleTypeDef *hrtc)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	b084      	sub	sp, #16
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]

  /* USER CODE END HAL_RTCEx_SSRUEventCallback */
  /*called every 48 days with 1024 ticks per seconds*/
  TIMER_IF_DBG_PRINTF(">>Handler SSRUnderflow at %d\n\r", GetTimerTicks());
  /*Increment MSBticks*/
  uint32_t MSB_ticks = TIMER_IF_BkUp_Read_MSBticks();
 8002708:	f000 f89a 	bl	8002840 <TIMER_IF_BkUp_Read_MSBticks>
 800270c:	60f8      	str	r0, [r7, #12]
  TIMER_IF_BkUp_Write_MSBticks(MSB_ticks + 1);
 800270e:	68fb      	ldr	r3, [r7, #12]
 8002710:	3301      	adds	r3, #1
 8002712:	4618      	mov	r0, r3
 8002714:	f000 f884 	bl	8002820 <TIMER_IF_BkUp_Write_MSBticks>
  /* USER CODE BEGIN HAL_RTCEx_SSRUEventCallback_Last */

  /* USER CODE END HAL_RTCEx_SSRUEventCallback_Last */
}
 8002718:	bf00      	nop
 800271a:	3710      	adds	r7, #16
 800271c:	46bd      	mov	sp, r7
 800271e:	bd80      	pop	{r7, pc}

08002720 <TIMER_IF_GetTime>:

uint32_t TIMER_IF_GetTime(uint16_t *mSeconds)
{
 8002720:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8002724:	b088      	sub	sp, #32
 8002726:	af00      	add	r7, sp, #0
 8002728:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_GetTime */

  /* USER CODE END TIMER_IF_GetTime */
  uint64_t ticks;
  uint32_t timerValueLsb = GetTimerTicks();
 800272a:	f000 f899 	bl	8002860 <GetTimerTicks>
 800272e:	61f8      	str	r0, [r7, #28]
  uint32_t timerValueMSB = TIMER_IF_BkUp_Read_MSBticks();
 8002730:	f000 f886 	bl	8002840 <TIMER_IF_BkUp_Read_MSBticks>
 8002734:	61b8      	str	r0, [r7, #24]

  ticks = (((uint64_t) timerValueMSB) << 32) + timerValueLsb;
 8002736:	69bb      	ldr	r3, [r7, #24]
 8002738:	4618      	mov	r0, r3
 800273a:	f04f 0100 	mov.w	r1, #0
 800273e:	f04f 0200 	mov.w	r2, #0
 8002742:	f04f 0300 	mov.w	r3, #0
 8002746:	0003      	movs	r3, r0
 8002748:	2200      	movs	r2, #0
 800274a:	69f9      	ldr	r1, [r7, #28]
 800274c:	4608      	mov	r0, r1
 800274e:	f04f 0100 	mov.w	r1, #0
 8002752:	eb12 0800 	adds.w	r8, r2, r0
 8002756:	eb43 0901 	adc.w	r9, r3, r1
 800275a:	e9c7 8904 	strd	r8, r9, [r7, #16]

  uint32_t seconds = (uint32_t)(ticks >> RTC_N_PREDIV_S);
 800275e:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 8002762:	f04f 0200 	mov.w	r2, #0
 8002766:	f04f 0300 	mov.w	r3, #0
 800276a:	0a82      	lsrs	r2, r0, #10
 800276c:	ea42 5281 	orr.w	r2, r2, r1, lsl #22
 8002770:	0a8b      	lsrs	r3, r1, #10
 8002772:	4613      	mov	r3, r2
 8002774:	60fb      	str	r3, [r7, #12]

  ticks = (uint32_t) ticks & RTC_PREDIV_S;
 8002776:	693b      	ldr	r3, [r7, #16]
 8002778:	461a      	mov	r2, r3
 800277a:	f04f 0300 	mov.w	r3, #0
 800277e:	f240 30ff 	movw	r0, #1023	; 0x3ff
 8002782:	f04f 0100 	mov.w	r1, #0
 8002786:	ea02 0400 	and.w	r4, r2, r0
 800278a:	ea03 0501 	and.w	r5, r3, r1
 800278e:	e9c7 4504 	strd	r4, r5, [r7, #16]

  *mSeconds = TIMER_IF_Convert_Tick2ms(ticks);
 8002792:	693b      	ldr	r3, [r7, #16]
 8002794:	4618      	mov	r0, r3
 8002796:	f7ff ff51 	bl	800263c <TIMER_IF_Convert_Tick2ms>
 800279a:	4603      	mov	r3, r0
 800279c:	b29a      	uxth	r2, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	801a      	strh	r2, [r3, #0]

  return seconds;
 80027a2:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIMER_IF_GetTime_Last */

  /* USER CODE END TIMER_IF_GetTime_Last */
}
 80027a4:	4618      	mov	r0, r3
 80027a6:	3720      	adds	r7, #32
 80027a8:	46bd      	mov	sp, r7
 80027aa:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
	...

080027b0 <TIMER_IF_BkUp_Write_Seconds>:

void TIMER_IF_BkUp_Write_Seconds(uint32_t Seconds)
{
 80027b0:	b580      	push	{r7, lr}
 80027b2:	b082      	sub	sp, #8
 80027b4:	af00      	add	r7, sp, #0
 80027b6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SECONDS, Seconds);
 80027b8:	687a      	ldr	r2, [r7, #4]
 80027ba:	2100      	movs	r1, #0
 80027bc:	4803      	ldr	r0, [pc, #12]	; (80027cc <TIMER_IF_BkUp_Write_Seconds+0x1c>)
 80027be:	f004 ffd1 	bl	8007764 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_Seconds_Last */
}
 80027c2:	bf00      	nop
 80027c4:	3708      	adds	r7, #8
 80027c6:	46bd      	mov	sp, r7
 80027c8:	bd80      	pop	{r7, pc}
 80027ca:	bf00      	nop
 80027cc:	20001300 	.word	0x20001300

080027d0 <TIMER_IF_BkUp_Write_SubSeconds>:

void TIMER_IF_BkUp_Write_SubSeconds(uint32_t SubSeconds)
{
 80027d0:	b580      	push	{r7, lr}
 80027d2:	b082      	sub	sp, #8
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_SUBSECONDS, SubSeconds);
 80027d8:	687a      	ldr	r2, [r7, #4]
 80027da:	2101      	movs	r1, #1
 80027dc:	4803      	ldr	r0, [pc, #12]	; (80027ec <TIMER_IF_BkUp_Write_SubSeconds+0x1c>)
 80027de:	f004 ffc1 	bl	8007764 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_SubSeconds_Last */
}
 80027e2:	bf00      	nop
 80027e4:	3708      	adds	r7, #8
 80027e6:	46bd      	mov	sp, r7
 80027e8:	bd80      	pop	{r7, pc}
 80027ea:	bf00      	nop
 80027ec:	20001300 	.word	0x20001300

080027f0 <TIMER_IF_BkUp_Read_Seconds>:

uint32_t TIMER_IF_BkUp_Read_Seconds(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SECONDS);
 80027f4:	2100      	movs	r1, #0
 80027f6:	4803      	ldr	r0, [pc, #12]	; (8002804 <TIMER_IF_BkUp_Read_Seconds+0x14>)
 80027f8:	f004 ffcc 	bl	8007794 <HAL_RTCEx_BKUPRead>
 80027fc:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_Seconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_Seconds_Last */
}
 80027fe:	4618      	mov	r0, r3
 8002800:	bd80      	pop	{r7, pc}
 8002802:	bf00      	nop
 8002804:	20001300 	.word	0x20001300

08002808 <TIMER_IF_BkUp_Read_SubSeconds>:

uint32_t TIMER_IF_BkUp_Read_SubSeconds(void)
{
 8002808:	b580      	push	{r7, lr}
 800280a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds */
  return HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_SUBSECONDS);
 800280c:	2101      	movs	r1, #1
 800280e:	4803      	ldr	r0, [pc, #12]	; (800281c <TIMER_IF_BkUp_Read_SubSeconds+0x14>)
 8002810:	f004 ffc0 	bl	8007794 <HAL_RTCEx_BKUPRead>
 8002814:	4603      	mov	r3, r0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_SubSeconds_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_SubSeconds_Last */
}
 8002816:	4618      	mov	r0, r3
 8002818:	bd80      	pop	{r7, pc}
 800281a:	bf00      	nop
 800281c:	20001300 	.word	0x20001300

08002820 <TIMER_IF_BkUp_Write_MSBticks>:

/* USER CODE END EF */

/* Private functions ---------------------------------------------------------*/
static void TIMER_IF_BkUp_Write_MSBticks(uint32_t MSBticks)
{
 8002820:	b580      	push	{r7, lr}
 8002822:	b082      	sub	sp, #8
 8002824:	af00      	add	r7, sp, #0
 8002826:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks */
  HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_MSBTICKS, MSBticks);
 8002828:	687a      	ldr	r2, [r7, #4]
 800282a:	2102      	movs	r1, #2
 800282c:	4803      	ldr	r0, [pc, #12]	; (800283c <TIMER_IF_BkUp_Write_MSBticks+0x1c>)
 800282e:	f004 ff99 	bl	8007764 <HAL_RTCEx_BKUPWrite>
  /* USER CODE BEGIN TIMER_IF_BkUp_Write_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Write_MSBticks_Last */
}
 8002832:	bf00      	nop
 8002834:	3708      	adds	r7, #8
 8002836:	46bd      	mov	sp, r7
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	20001300 	.word	0x20001300

08002840 <TIMER_IF_BkUp_Read_MSBticks>:

static uint32_t TIMER_IF_BkUp_Read_MSBticks(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	b082      	sub	sp, #8
 8002844:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks */
  uint32_t MSBticks;
  MSBticks = HAL_RTCEx_BKUPRead(&hrtc, RTC_BKP_MSBTICKS);
 8002846:	2102      	movs	r1, #2
 8002848:	4804      	ldr	r0, [pc, #16]	; (800285c <TIMER_IF_BkUp_Read_MSBticks+0x1c>)
 800284a:	f004 ffa3 	bl	8007794 <HAL_RTCEx_BKUPRead>
 800284e:	6078      	str	r0, [r7, #4]
  return MSBticks;
 8002850:	687b      	ldr	r3, [r7, #4]
  /* USER CODE BEGIN TIMER_IF_BkUp_Read_MSBticks_Last */

  /* USER CODE END TIMER_IF_BkUp_Read_MSBticks_Last */
}
 8002852:	4618      	mov	r0, r3
 8002854:	3708      	adds	r7, #8
 8002856:	46bd      	mov	sp, r7
 8002858:	bd80      	pop	{r7, pc}
 800285a:	bf00      	nop
 800285c:	20001300 	.word	0x20001300

08002860 <GetTimerTicks>:

static inline uint32_t GetTimerTicks(void)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN GetTimerTicks */

  /* USER CODE END GetTimerTicks */
  return (UINT32_MAX - LL_RTC_TIME_GetSubSecond(RTC));
 8002864:	4803      	ldr	r0, [pc, #12]	; (8002874 <GetTimerTicks+0x14>)
 8002866:	f7ff fe05 	bl	8002474 <LL_RTC_TIME_GetSubSecond>
 800286a:	4603      	mov	r3, r0
 800286c:	43db      	mvns	r3, r3
  /* USER CODE BEGIN GetTimerTicks_Last */

  /* USER CODE END GetTimerTicks_Last */
}
 800286e:	4618      	mov	r0, r3
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	40002800 	.word	0x40002800

08002878 <LL_AHB2_GRP1_EnableClock>:
{
 8002878:	b480      	push	{r7}
 800287a:	b085      	sub	sp, #20
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002880:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002884:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002886:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 800288a:	687b      	ldr	r3, [r7, #4]
 800288c:	4313      	orrs	r3, r2
 800288e:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002890:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002894:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002896:	687b      	ldr	r3, [r7, #4]
 8002898:	4013      	ands	r3, r2
 800289a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800289c:	68fb      	ldr	r3, [r7, #12]
}
 800289e:	bf00      	nop
 80028a0:	3714      	adds	r7, #20
 80028a2:	46bd      	mov	sp, r7
 80028a4:	bc80      	pop	{r7}
 80028a6:	4770      	bx	lr

080028a8 <LL_APB2_GRP1_EnableClock>:
{
 80028a8:	b480      	push	{r7}
 80028aa:	b085      	sub	sp, #20
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80028b0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028b4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80028b6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80028ba:	687b      	ldr	r3, [r7, #4]
 80028bc:	4313      	orrs	r3, r2
 80028be:	660b      	str	r3, [r1, #96]	; 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80028c0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028c4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4013      	ands	r3, r2
 80028ca:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80028cc:	68fb      	ldr	r3, [r7, #12]
}
 80028ce:	bf00      	nop
 80028d0:	3714      	adds	r7, #20
 80028d2:	46bd      	mov	sp, r7
 80028d4:	bc80      	pop	{r7}
 80028d6:	4770      	bx	lr

080028d8 <LL_APB2_GRP1_DisableClock>:
{
 80028d8:	b480      	push	{r7}
 80028da:	b083      	sub	sp, #12
 80028dc:	af00      	add	r7, sp, #0
 80028de:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2ENR, Periphs);
 80028e0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80028e4:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	43db      	mvns	r3, r3
 80028ea:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80028ee:	4013      	ands	r3, r2
 80028f0:	660b      	str	r3, [r1, #96]	; 0x60
}
 80028f2:	bf00      	nop
 80028f4:	370c      	adds	r7, #12
 80028f6:	46bd      	mov	sp, r7
 80028f8:	bc80      	pop	{r7}
 80028fa:	4770      	bx	lr

080028fc <MX_USART1_UART_Init>:
DMA_HandleTypeDef hdma_usart1_tx;

/* USART1 init function */

void MX_USART1_UART_Init(void)
{
 80028fc:	b580      	push	{r7, lr}
 80028fe:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 8002900:	4b22      	ldr	r3, [pc, #136]	; (800298c <MX_USART1_UART_Init+0x90>)
 8002902:	4a23      	ldr	r2, [pc, #140]	; (8002990 <MX_USART1_UART_Init+0x94>)
 8002904:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = USART_BAUDRATE;
 8002906:	4b21      	ldr	r3, [pc, #132]	; (800298c <MX_USART1_UART_Init+0x90>)
 8002908:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 800290c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800290e:	4b1f      	ldr	r3, [pc, #124]	; (800298c <MX_USART1_UART_Init+0x90>)
 8002910:	2200      	movs	r2, #0
 8002912:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002914:	4b1d      	ldr	r3, [pc, #116]	; (800298c <MX_USART1_UART_Init+0x90>)
 8002916:	2200      	movs	r2, #0
 8002918:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800291a:	4b1c      	ldr	r3, [pc, #112]	; (800298c <MX_USART1_UART_Init+0x90>)
 800291c:	2200      	movs	r2, #0
 800291e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002920:	4b1a      	ldr	r3, [pc, #104]	; (800298c <MX_USART1_UART_Init+0x90>)
 8002922:	220c      	movs	r2, #12
 8002924:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002926:	4b19      	ldr	r3, [pc, #100]	; (800298c <MX_USART1_UART_Init+0x90>)
 8002928:	2200      	movs	r2, #0
 800292a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800292c:	4b17      	ldr	r3, [pc, #92]	; (800298c <MX_USART1_UART_Init+0x90>)
 800292e:	2200      	movs	r2, #0
 8002930:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002932:	4b16      	ldr	r3, [pc, #88]	; (800298c <MX_USART1_UART_Init+0x90>)
 8002934:	2200      	movs	r2, #0
 8002936:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002938:	4b14      	ldr	r3, [pc, #80]	; (800298c <MX_USART1_UART_Init+0x90>)
 800293a:	2200      	movs	r2, #0
 800293c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800293e:	4b13      	ldr	r3, [pc, #76]	; (800298c <MX_USART1_UART_Init+0x90>)
 8002940:	2200      	movs	r2, #0
 8002942:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002944:	4811      	ldr	r0, [pc, #68]	; (800298c <MX_USART1_UART_Init+0x90>)
 8002946:	f005 fc04 	bl	8008152 <HAL_UART_Init>
 800294a:	4603      	mov	r3, r0
 800294c:	2b00      	cmp	r3, #0
 800294e:	d001      	beq.n	8002954 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8002950:	f7ff f85e 	bl	8001a10 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002954:	2100      	movs	r1, #0
 8002956:	480d      	ldr	r0, [pc, #52]	; (800298c <MX_USART1_UART_Init+0x90>)
 8002958:	f007 f868 	bl	8009a2c <HAL_UARTEx_SetTxFifoThreshold>
 800295c:	4603      	mov	r3, r0
 800295e:	2b00      	cmp	r3, #0
 8002960:	d001      	beq.n	8002966 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8002962:	f7ff f855 	bl	8001a10 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002966:	2100      	movs	r1, #0
 8002968:	4808      	ldr	r0, [pc, #32]	; (800298c <MX_USART1_UART_Init+0x90>)
 800296a:	f007 f89d 	bl	8009aa8 <HAL_UARTEx_SetRxFifoThreshold>
 800296e:	4603      	mov	r3, r0
 8002970:	2b00      	cmp	r3, #0
 8002972:	d001      	beq.n	8002978 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8002974:	f7ff f84c 	bl	8001a10 <Error_Handler>
  }
  if (HAL_UARTEx_EnableFifoMode(&huart1) != HAL_OK)
 8002978:	4804      	ldr	r0, [pc, #16]	; (800298c <MX_USART1_UART_Init+0x90>)
 800297a:	f007 f81c 	bl	80099b6 <HAL_UARTEx_EnableFifoMode>
 800297e:	4603      	mov	r3, r0
 8002980:	2b00      	cmp	r3, #0
 8002982:	d001      	beq.n	8002988 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8002984:	f7ff f844 	bl	8001a10 <Error_Handler>
  }

}
 8002988:	bf00      	nop
 800298a:	bd80      	pop	{r7, pc}
 800298c:	200013a4 	.word	0x200013a4
 8002990:	40013800 	.word	0x40013800

08002994 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b096      	sub	sp, #88	; 0x58
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800299c:	f107 0344 	add.w	r3, r7, #68	; 0x44
 80029a0:	2200      	movs	r2, #0
 80029a2:	601a      	str	r2, [r3, #0]
 80029a4:	605a      	str	r2, [r3, #4]
 80029a6:	609a      	str	r2, [r3, #8]
 80029a8:	60da      	str	r2, [r3, #12]
 80029aa:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80029ac:	f107 030c 	add.w	r3, r7, #12
 80029b0:	2238      	movs	r2, #56	; 0x38
 80029b2:	2100      	movs	r1, #0
 80029b4:	4618      	mov	r0, r3
 80029b6:	f017 fa7b 	bl	8019eb0 <memset>
  if(uartHandle->Instance==USART1)
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a2e      	ldr	r2, [pc, #184]	; (8002a78 <HAL_UART_MspInit+0xe4>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d155      	bne.n	8002a70 <HAL_UART_MspInit+0xdc>
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
  /** Initializes the peripherals clocks
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 80029c4:	2301      	movs	r3, #1
 80029c6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Usart1ClockSelection = RCC_USART1CLKSOURCE_SYSCLK;
 80029c8:	4b2c      	ldr	r3, [pc, #176]	; (8002a7c <HAL_UART_MspInit+0xe8>)
 80029ca:	613b      	str	r3, [r7, #16]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80029cc:	f107 030c 	add.w	r3, r7, #12
 80029d0:	4618      	mov	r0, r3
 80029d2:	f004 fa6b 	bl	8006eac <HAL_RCCEx_PeriphCLKConfig>
 80029d6:	4603      	mov	r3, r0
 80029d8:	2b00      	cmp	r3, #0
 80029da:	d001      	beq.n	80029e0 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80029dc:	f7ff f818 	bl	8001a10 <Error_Handler>
    }

    /* USART1 clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80029e0:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 80029e4:	f7ff ff60 	bl	80028a8 <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80029e8:	2002      	movs	r0, #2
 80029ea:	f7ff ff45 	bl	8002878 <LL_AHB2_GRP1_EnableClock>
    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = USARTx_RX_Pin|USARTx_TX_Pin;
 80029ee:	23c0      	movs	r3, #192	; 0xc0
 80029f0:	647b      	str	r3, [r7, #68]	; 0x44
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80029f2:	2302      	movs	r3, #2
 80029f4:	64bb      	str	r3, [r7, #72]	; 0x48
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80029f6:	2300      	movs	r3, #0
 80029f8:	64fb      	str	r3, [r7, #76]	; 0x4c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80029fa:	2303      	movs	r3, #3
 80029fc:	653b      	str	r3, [r7, #80]	; 0x50
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80029fe:	2307      	movs	r3, #7
 8002a00:	657b      	str	r3, [r7, #84]	; 0x54
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002a02:	f107 0344 	add.w	r3, r7, #68	; 0x44
 8002a06:	4619      	mov	r1, r3
 8002a08:	481d      	ldr	r0, [pc, #116]	; (8002a80 <HAL_UART_MspInit+0xec>)
 8002a0a:	f001 ff71 	bl	80048f0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel5;
 8002a0e:	4b1d      	ldr	r3, [pc, #116]	; (8002a84 <HAL_UART_MspInit+0xf0>)
 8002a10:	4a1d      	ldr	r2, [pc, #116]	; (8002a88 <HAL_UART_MspInit+0xf4>)
 8002a12:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8002a14:	4b1b      	ldr	r3, [pc, #108]	; (8002a84 <HAL_UART_MspInit+0xf0>)
 8002a16:	2212      	movs	r2, #18
 8002a18:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8002a1a:	4b1a      	ldr	r3, [pc, #104]	; (8002a84 <HAL_UART_MspInit+0xf0>)
 8002a1c:	2210      	movs	r2, #16
 8002a1e:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002a20:	4b18      	ldr	r3, [pc, #96]	; (8002a84 <HAL_UART_MspInit+0xf0>)
 8002a22:	2200      	movs	r2, #0
 8002a24:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8002a26:	4b17      	ldr	r3, [pc, #92]	; (8002a84 <HAL_UART_MspInit+0xf0>)
 8002a28:	2280      	movs	r2, #128	; 0x80
 8002a2a:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002a2c:	4b15      	ldr	r3, [pc, #84]	; (8002a84 <HAL_UART_MspInit+0xf0>)
 8002a2e:	2200      	movs	r2, #0
 8002a30:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002a32:	4b14      	ldr	r3, [pc, #80]	; (8002a84 <HAL_UART_MspInit+0xf0>)
 8002a34:	2200      	movs	r2, #0
 8002a36:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8002a38:	4b12      	ldr	r3, [pc, #72]	; (8002a84 <HAL_UART_MspInit+0xf0>)
 8002a3a:	2200      	movs	r2, #0
 8002a3c:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8002a3e:	4b11      	ldr	r3, [pc, #68]	; (8002a84 <HAL_UART_MspInit+0xf0>)
 8002a40:	2200      	movs	r2, #0
 8002a42:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002a44:	480f      	ldr	r0, [pc, #60]	; (8002a84 <HAL_UART_MspInit+0xf0>)
 8002a46:	f001 fb3d 	bl	80040c4 <HAL_DMA_Init>
 8002a4a:	4603      	mov	r3, r0
 8002a4c:	2b00      	cmp	r3, #0
 8002a4e:	d001      	beq.n	8002a54 <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 8002a50:	f7fe ffde 	bl	8001a10 <Error_Handler>
    // if (HAL_DMA_ConfigChannelAttributes(&hdma_usart1_tx, DMA_CHANNEL_NPRIV) != HAL_OK)
    // {
      // Error_Handler();
    // }

    __HAL_LINKDMA(uartHandle,hdmatx,hdma_usart1_tx);
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	4a0b      	ldr	r2, [pc, #44]	; (8002a84 <HAL_UART_MspInit+0xf0>)
 8002a58:	679a      	str	r2, [r3, #120]	; 0x78
 8002a5a:	4a0a      	ldr	r2, [pc, #40]	; (8002a84 <HAL_UART_MspInit+0xf0>)
 8002a5c:	687b      	ldr	r3, [r7, #4]
 8002a5e:	6293      	str	r3, [r2, #40]	; 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 2, 0);
 8002a60:	2200      	movs	r2, #0
 8002a62:	2102      	movs	r1, #2
 8002a64:	2024      	movs	r0, #36	; 0x24
 8002a66:	f001 faf6 	bl	8004056 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002a6a:	2024      	movs	r0, #36	; 0x24
 8002a6c:	f001 fb0d 	bl	800408a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }
}
 8002a70:	bf00      	nop
 8002a72:	3758      	adds	r7, #88	; 0x58
 8002a74:	46bd      	mov	sp, r7
 8002a76:	bd80      	pop	{r7, pc}
 8002a78:	40013800 	.word	0x40013800
 8002a7c:	00030001 	.word	0x00030001
 8002a80:	48000400 	.word	0x48000400
 8002a84:	20001344 	.word	0x20001344
 8002a88:	40020058 	.word	0x40020058

08002a8c <HAL_UART_MspDeInit>:

void HAL_UART_MspDeInit(UART_HandleTypeDef* uartHandle)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	b082      	sub	sp, #8
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]

  if(uartHandle->Instance==USART1)
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	681b      	ldr	r3, [r3, #0]
 8002a98:	4a0b      	ldr	r2, [pc, #44]	; (8002ac8 <HAL_UART_MspDeInit+0x3c>)
 8002a9a:	4293      	cmp	r3, r2
 8002a9c:	d10f      	bne.n	8002abe <HAL_UART_MspDeInit+0x32>
  {
  /* USER CODE BEGIN USART1_MspDeInit 0 */

  /* USER CODE END USART1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_USART1_CLK_DISABLE();
 8002a9e:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002aa2:	f7ff ff19 	bl	80028d8 <LL_APB2_GRP1_DisableClock>

    /**USART1 GPIO Configuration
    PB7     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    HAL_GPIO_DeInit(GPIOB, USARTx_RX_Pin|USARTx_TX_Pin);
 8002aa6:	21c0      	movs	r1, #192	; 0xc0
 8002aa8:	4808      	ldr	r0, [pc, #32]	; (8002acc <HAL_UART_MspDeInit+0x40>)
 8002aaa:	f002 f881 	bl	8004bb0 <HAL_GPIO_DeInit>

    /* USART1 DMA DeInit */
    HAL_DMA_DeInit(uartHandle->hdmatx);
 8002aae:	687b      	ldr	r3, [r7, #4]
 8002ab0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8002ab2:	4618      	mov	r0, r3
 8002ab4:	f001 fbae 	bl	8004214 <HAL_DMA_DeInit>

    /* USART1 interrupt Deinit */
    HAL_NVIC_DisableIRQ(USART1_IRQn);
 8002ab8:	2024      	movs	r0, #36	; 0x24
 8002aba:	f001 faf4 	bl	80040a6 <HAL_NVIC_DisableIRQ>
  /* USER CODE BEGIN USART1_MspDeInit 1 */

  /* USER CODE END USART1_MspDeInit 1 */
  }
}
 8002abe:	bf00      	nop
 8002ac0:	3708      	adds	r7, #8
 8002ac2:	46bd      	mov	sp, r7
 8002ac4:	bd80      	pop	{r7, pc}
 8002ac6:	bf00      	nop
 8002ac8:	40013800 	.word	0x40013800
 8002acc:	48000400 	.word	0x48000400

08002ad0 <LL_APB2_GRP1_ForceReset>:
{
 8002ad0:	b480      	push	{r7}
 8002ad2:	b083      	sub	sp, #12
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
 8002ad8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002adc:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002ade:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	4313      	orrs	r3, r2
 8002ae6:	640b      	str	r3, [r1, #64]	; 0x40
}
 8002ae8:	bf00      	nop
 8002aea:	370c      	adds	r7, #12
 8002aec:	46bd      	mov	sp, r7
 8002aee:	bc80      	pop	{r7}
 8002af0:	4770      	bx	lr

08002af2 <LL_APB2_GRP1_ReleaseReset>:
{
 8002af2:	b480      	push	{r7}
 8002af4:	b083      	sub	sp, #12
 8002af6:	af00      	add	r7, sp, #0
 8002af8:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
 8002afa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002afe:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8002b00:	687b      	ldr	r3, [r7, #4]
 8002b02:	43db      	mvns	r3, r3
 8002b04:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002b08:	4013      	ands	r3, r2
 8002b0a:	640b      	str	r3, [r1, #64]	; 0x40
}
 8002b0c:	bf00      	nop
 8002b0e:	370c      	adds	r7, #12
 8002b10:	46bd      	mov	sp, r7
 8002b12:	bc80      	pop	{r7}
 8002b14:	4770      	bx	lr
	...

08002b18 <LL_EXTI_EnableIT_0_31>:
  *         @arg @ref LL_EXTI_LINE_31
  *         @arg @ref LL_EXTI_LINE_ALL_0_31
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 8002b18:	b480      	push	{r7}
 8002b1a:	b083      	sub	sp, #12
 8002b1c:	af00      	add	r7, sp, #0
 8002b1e:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR1, ExtiLine);
 8002b20:	4b06      	ldr	r3, [pc, #24]	; (8002b3c <LL_EXTI_EnableIT_0_31+0x24>)
 8002b22:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8002b26:	4905      	ldr	r1, [pc, #20]	; (8002b3c <LL_EXTI_EnableIT_0_31+0x24>)
 8002b28:	687b      	ldr	r3, [r7, #4]
 8002b2a:	4313      	orrs	r3, r2
 8002b2c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
}
 8002b30:	bf00      	nop
 8002b32:	370c      	adds	r7, #12
 8002b34:	46bd      	mov	sp, r7
 8002b36:	bc80      	pop	{r7}
 8002b38:	4770      	bx	lr
 8002b3a:	bf00      	nop
 8002b3c:	58000800 	.word	0x58000800

08002b40 <vcom_Init>:
/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/

UTIL_ADV_TRACE_Status_t vcom_Init(void (*cb)(void *))
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b082      	sub	sp, #8
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN vcom_Init_1 */

  /* USER CODE END vcom_Init_1 */
  TxCpltCallback = cb;
 8002b48:	4a07      	ldr	r2, [pc, #28]	; (8002b68 <vcom_Init+0x28>)
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	6013      	str	r3, [r2, #0]
  MX_DMA_Init();
 8002b4e:	f7fe fda5 	bl	800169c <MX_DMA_Init>
  MX_USART1_UART_Init();
 8002b52:	f7ff fed3 	bl	80028fc <MX_USART1_UART_Init>
  LL_EXTI_EnableIT_0_31(LL_EXTI_LINE_27);
 8002b56:	f04f 6000 	mov.w	r0, #134217728	; 0x8000000
 8002b5a:	f7ff ffdd 	bl	8002b18 <LL_EXTI_EnableIT_0_31>
  return UTIL_ADV_TRACE_OK;
 8002b5e:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Init_2 */

  /* USER CODE END vcom_Init_2 */
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	3708      	adds	r7, #8
 8002b64:	46bd      	mov	sp, r7
 8002b66:	bd80      	pop	{r7, pc}
 8002b68:	20000364 	.word	0x20000364

08002b6c <vcom_DeInit>:

UTIL_ADV_TRACE_Status_t vcom_DeInit(void)
{
 8002b6c:	b580      	push	{r7, lr}
 8002b6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_DeInit_1 */

  /* USER CODE END vcom_DeInit_1 */
  /* ##-1- Reset peripherals ################################################## */
  __HAL_RCC_USART1_FORCE_RESET();
 8002b70:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002b74:	f7ff ffac 	bl	8002ad0 <LL_APB2_GRP1_ForceReset>
  __HAL_RCC_USART1_RELEASE_RESET();
 8002b78:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8002b7c:	f7ff ffb9 	bl	8002af2 <LL_APB2_GRP1_ReleaseReset>

  /* ##-2- MspDeInit ################################################## */
  HAL_UART_MspDeInit(&huart1);
 8002b80:	4804      	ldr	r0, [pc, #16]	; (8002b94 <vcom_DeInit+0x28>)
 8002b82:	f7ff ff83 	bl	8002a8c <HAL_UART_MspDeInit>

  /* ##-3- Disable the NVIC for DMA ########################################### */
  /* temporary while waiting CR 50840: MX implementation of  MX_DMA_DeInit() */
  /* For the time being user should change manually the channel according to the MX settings */
  /* USER CODE BEGIN 1 */
  HAL_NVIC_DisableIRQ(DMA1_Channel5_IRQn);
 8002b86:	200f      	movs	r0, #15
 8002b88:	f001 fa8d 	bl	80040a6 <HAL_NVIC_DisableIRQ>

  return UTIL_ADV_TRACE_OK;
 8002b8c:	2300      	movs	r3, #0
  /* USER CODE END 1 */
  /* USER CODE BEGIN vcom_DeInit_2 */

  /* USER CODE END vcom_DeInit_2 */
}
 8002b8e:	4618      	mov	r0, r3
 8002b90:	bd80      	pop	{r7, pc}
 8002b92:	bf00      	nop
 8002b94:	200013a4 	.word	0x200013a4

08002b98 <vcom_Trace_DMA>:

  /* USER CODE END vcom_Trace_2 */
}

UTIL_ADV_TRACE_Status_t vcom_Trace_DMA(uint8_t *p_data, uint16_t size)
{
 8002b98:	b580      	push	{r7, lr}
 8002b9a:	b082      	sub	sp, #8
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	6078      	str	r0, [r7, #4]
 8002ba0:	460b      	mov	r3, r1
 8002ba2:	807b      	strh	r3, [r7, #2]
  /* USER CODE BEGIN vcom_Trace_DMA_1 */

  /* USER CODE END vcom_Trace_DMA_1 */
  HAL_UART_Transmit_DMA(&huart1, p_data, size);
 8002ba4:	887b      	ldrh	r3, [r7, #2]
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	6879      	ldr	r1, [r7, #4]
 8002baa:	4804      	ldr	r0, [pc, #16]	; (8002bbc <vcom_Trace_DMA+0x24>)
 8002bac:	f005 fb50 	bl	8008250 <HAL_UART_Transmit_DMA>
  return UTIL_ADV_TRACE_OK;
 8002bb0:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_Trace_DMA_2 */

  /* USER CODE END vcom_Trace_DMA_2 */
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3708      	adds	r7, #8
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}
 8002bba:	bf00      	nop
 8002bbc:	200013a4 	.word	0x200013a4

08002bc0 <vcom_ReceiveInit>:

UTIL_ADV_TRACE_Status_t vcom_ReceiveInit(void (*RxCb)(uint8_t *rxChar, uint16_t size, uint8_t error))
{
 8002bc0:	b580      	push	{r7, lr}
 8002bc2:	b084      	sub	sp, #16
 8002bc4:	af00      	add	r7, sp, #0
 8002bc6:	6078      	str	r0, [r7, #4]

  /* USER CODE END vcom_ReceiveInit_1 */
  UART_WakeUpTypeDef WakeUpSelection;

  /*record call back*/
  RxCpltCallback = RxCb;
 8002bc8:	4a19      	ldr	r2, [pc, #100]	; (8002c30 <vcom_ReceiveInit+0x70>)
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	6013      	str	r3, [r2, #0]

  /*Set wakeUp event on start bit*/
  WakeUpSelection.WakeUpEvent = UART_WAKEUP_ON_STARTBIT;
 8002bce:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
 8002bd2:	60bb      	str	r3, [r7, #8]

  HAL_UARTEx_StopModeWakeUpSourceConfig(&huart1, WakeUpSelection);
 8002bd4:	f107 0308 	add.w	r3, r7, #8
 8002bd8:	e893 0006 	ldmia.w	r3, {r1, r2}
 8002bdc:	4815      	ldr	r0, [pc, #84]	; (8002c34 <vcom_ReceiveInit+0x74>)
 8002bde:	f006 fe6e 	bl	80098be <HAL_UARTEx_StopModeWakeUpSourceConfig>

  /* Make sure that no UART transfer is on-going */
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_BUSY) == SET);
 8002be2:	bf00      	nop
 8002be4:	4b13      	ldr	r3, [pc, #76]	; (8002c34 <vcom_ReceiveInit+0x74>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	69db      	ldr	r3, [r3, #28]
 8002bea:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bee:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002bf2:	d0f7      	beq.n	8002be4 <vcom_ReceiveInit+0x24>

  /* Make sure that UART is ready to receive)   */
  while (__HAL_UART_GET_FLAG(&huart1, USART_ISR_REACK) == RESET);
 8002bf4:	bf00      	nop
 8002bf6:	4b0f      	ldr	r3, [pc, #60]	; (8002c34 <vcom_ReceiveInit+0x74>)
 8002bf8:	681b      	ldr	r3, [r3, #0]
 8002bfa:	69db      	ldr	r3, [r3, #28]
 8002bfc:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002c00:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002c04:	d1f7      	bne.n	8002bf6 <vcom_ReceiveInit+0x36>

  /* Enable USART interrupt */
  __HAL_UART_ENABLE_IT(&huart1, UART_IT_WUF);
 8002c06:	4b0b      	ldr	r3, [pc, #44]	; (8002c34 <vcom_ReceiveInit+0x74>)
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	689a      	ldr	r2, [r3, #8]
 8002c0c:	4b09      	ldr	r3, [pc, #36]	; (8002c34 <vcom_ReceiveInit+0x74>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8002c14:	609a      	str	r2, [r3, #8]

  /*Enable wakeup from stop mode*/
  HAL_UARTEx_EnableStopMode(&huart1);
 8002c16:	4807      	ldr	r0, [pc, #28]	; (8002c34 <vcom_ReceiveInit+0x74>)
 8002c18:	f006 feac 	bl	8009974 <HAL_UARTEx_EnableStopMode>

  /*Start LPUART receive on IT*/
  HAL_UART_Receive_IT(&huart1, &charRx, 1);
 8002c1c:	2201      	movs	r2, #1
 8002c1e:	4906      	ldr	r1, [pc, #24]	; (8002c38 <vcom_ReceiveInit+0x78>)
 8002c20:	4804      	ldr	r0, [pc, #16]	; (8002c34 <vcom_ReceiveInit+0x74>)
 8002c22:	f005 fae6 	bl	80081f2 <HAL_UART_Receive_IT>

  return UTIL_ADV_TRACE_OK;
 8002c26:	2300      	movs	r3, #0
  /* USER CODE BEGIN vcom_ReceiveInit_2 */

  /* USER CODE END vcom_ReceiveInit_2 */
}
 8002c28:	4618      	mov	r0, r3
 8002c2a:	3710      	adds	r7, #16
 8002c2c:	46bd      	mov	sp, r7
 8002c2e:	bd80      	pop	{r7, pc}
 8002c30:	20000368 	.word	0x20000368
 8002c34:	200013a4 	.word	0x200013a4
 8002c38:	20001434 	.word	0x20001434

08002c3c <vcom_Resume>:

void vcom_Resume(void)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN vcom_Resume_1 */

  /* USER CODE END vcom_Resume_1 */
  /*to re-enable lost UART settings*/
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002c40:	4808      	ldr	r0, [pc, #32]	; (8002c64 <vcom_Resume+0x28>)
 8002c42:	f005 fa86 	bl	8008152 <HAL_UART_Init>
 8002c46:	4603      	mov	r3, r0
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d001      	beq.n	8002c50 <vcom_Resume+0x14>
  {
    Error_Handler();
 8002c4c:	f7fe fee0 	bl	8001a10 <Error_Handler>
  }

  /*to re-enable lost DMA settings*/
  if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8002c50:	4805      	ldr	r0, [pc, #20]	; (8002c68 <vcom_Resume+0x2c>)
 8002c52:	f001 fa37 	bl	80040c4 <HAL_DMA_Init>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <vcom_Resume+0x24>
  {
    Error_Handler();
 8002c5c:	f7fe fed8 	bl	8001a10 <Error_Handler>
  }
  /* USER CODE BEGIN vcom_Resume_2 */

  /* USER CODE END vcom_Resume_2 */
}
 8002c60:	bf00      	nop
 8002c62:	bd80      	pop	{r7, pc}
 8002c64:	200013a4 	.word	0x200013a4
 8002c68:	20001344 	.word	0x20001344

08002c6c <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart1)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b082      	sub	sp, #8
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_1 */

  /* USER CODE END HAL_UART_TxCpltCallback_1 */
  /* buffer transmission complete*/
  TxCpltCallback(NULL);
 8002c74:	4b03      	ldr	r3, [pc, #12]	; (8002c84 <HAL_UART_TxCpltCallback+0x18>)
 8002c76:	681b      	ldr	r3, [r3, #0]
 8002c78:	2000      	movs	r0, #0
 8002c7a:	4798      	blx	r3
  /* USER CODE BEGIN HAL_UART_TxCpltCallback_2 */

  /* USER CODE END HAL_UART_TxCpltCallback_2 */
}
 8002c7c:	bf00      	nop
 8002c7e:	3708      	adds	r7, #8
 8002c80:	46bd      	mov	sp, r7
 8002c82:	bd80      	pop	{r7, pc}
 8002c84:	20000364 	.word	0x20000364

08002c88 <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart1)
{
 8002c88:	b580      	push	{r7, lr}
 8002c8a:	b082      	sub	sp, #8
 8002c8c:	af00      	add	r7, sp, #0
 8002c8e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_1 */

  /* USER CODE END HAL_UART_RxCpltCallback_1 */
  if ((NULL != RxCpltCallback) && (HAL_UART_ERROR_NONE == huart1->ErrorCode))
 8002c90:	4b0b      	ldr	r3, [pc, #44]	; (8002cc0 <HAL_UART_RxCpltCallback+0x38>)
 8002c92:	681b      	ldr	r3, [r3, #0]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d00a      	beq.n	8002cae <HAL_UART_RxCpltCallback+0x26>
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8002c9e:	2b00      	cmp	r3, #0
 8002ca0:	d105      	bne.n	8002cae <HAL_UART_RxCpltCallback+0x26>
  {
    RxCpltCallback(&charRx, 1, 0);
 8002ca2:	4b07      	ldr	r3, [pc, #28]	; (8002cc0 <HAL_UART_RxCpltCallback+0x38>)
 8002ca4:	681b      	ldr	r3, [r3, #0]
 8002ca6:	2200      	movs	r2, #0
 8002ca8:	2101      	movs	r1, #1
 8002caa:	4806      	ldr	r0, [pc, #24]	; (8002cc4 <HAL_UART_RxCpltCallback+0x3c>)
 8002cac:	4798      	blx	r3
  }
  HAL_UART_Receive_IT(huart1, &charRx, 1);
 8002cae:	2201      	movs	r2, #1
 8002cb0:	4904      	ldr	r1, [pc, #16]	; (8002cc4 <HAL_UART_RxCpltCallback+0x3c>)
 8002cb2:	6878      	ldr	r0, [r7, #4]
 8002cb4:	f005 fa9d 	bl	80081f2 <HAL_UART_Receive_IT>
  /* USER CODE BEGIN HAL_UART_RxCpltCallback_2 */

  /* USER CODE END HAL_UART_RxCpltCallback_2 */
}
 8002cb8:	bf00      	nop
 8002cba:	3708      	adds	r7, #8
 8002cbc:	46bd      	mov	sp, r7
 8002cbe:	bd80      	pop	{r7, pc}
 8002cc0:	20000368 	.word	0x20000368
 8002cc4:	20001434 	.word	0x20001434

08002cc8 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002cc8:	480d      	ldr	r0, [pc, #52]	; (8002d00 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002cca:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
  bl  SystemInit
 8002ccc:	f000 f8d0 	bl	8002e70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002cd0:	480c      	ldr	r0, [pc, #48]	; (8002d04 <LoopForever+0x6>)
  ldr r1, =_edata
 8002cd2:	490d      	ldr	r1, [pc, #52]	; (8002d08 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002cd4:	4a0d      	ldr	r2, [pc, #52]	; (8002d0c <LoopForever+0xe>)
  movs r3, #0
 8002cd6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002cd8:	e002      	b.n	8002ce0 <LoopCopyDataInit>

08002cda <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002cda:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002cdc:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002cde:	3304      	adds	r3, #4

08002ce0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002ce0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002ce2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002ce4:	d3f9      	bcc.n	8002cda <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002ce6:	4a0a      	ldr	r2, [pc, #40]	; (8002d10 <LoopForever+0x12>)
  ldr r4, =_ebss
 8002ce8:	4c0a      	ldr	r4, [pc, #40]	; (8002d14 <LoopForever+0x16>)
  movs r3, #0
 8002cea:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002cec:	e001      	b.n	8002cf2 <LoopFillZerobss>

08002cee <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002cee:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002cf0:	3204      	adds	r2, #4

08002cf2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002cf2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002cf4:	d3fb      	bcc.n	8002cee <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8002cf6:	f017 f8b7 	bl	8019e68 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8002cfa:	f7fe fe26 	bl	800194a <main>

08002cfe <LoopForever>:

LoopForever:
    b LoopForever
 8002cfe:	e7fe      	b.n	8002cfe <LoopForever>
  ldr   r0, =_estack
 8002d00:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002d04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002d08:	200001a8 	.word	0x200001a8
  ldr r2, =_sidata
 8002d0c:	0801aff8 	.word	0x0801aff8
  ldr r2, =_sbss
 8002d10:	200001a8 	.word	0x200001a8
  ldr r4, =_ebss
 8002d14:	200014d8 	.word	0x200014d8

08002d18 <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8002d18:	e7fe      	b.n	8002d18 <ADC_IRQHandler>

08002d1a <LL_AHB2_GRP1_EnableClock>:
{
 8002d1a:	b480      	push	{r7}
 8002d1c:	b085      	sub	sp, #20
 8002d1e:	af00      	add	r7, sp, #0
 8002d20:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002d22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d26:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002d28:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	4313      	orrs	r3, r2
 8002d30:	64cb      	str	r3, [r1, #76]	; 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002d32:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8002d36:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8002d38:	687b      	ldr	r3, [r7, #4]
 8002d3a:	4013      	ands	r3, r2
 8002d3c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002d3e:	68fb      	ldr	r3, [r7, #12]
}
 8002d40:	bf00      	nop
 8002d42:	3714      	adds	r7, #20
 8002d44:	46bd      	mov	sp, r7
 8002d46:	bc80      	pop	{r7}
 8002d48:	4770      	bx	lr

08002d4a <RBI_Init>:

/* USER CODE END PFP */

/* Exported functions --------------------------------------------------------*/
int32_t RBI_Init(void)
{
 8002d4a:	b580      	push	{r7, lr}
 8002d4c:	b086      	sub	sp, #24
 8002d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RBI_Init_1 */

  /* USER CODE END RBI_Init_1 */
  GPIO_InitTypeDef  gpio_init_structure = {0};
 8002d50:	1d3b      	adds	r3, r7, #4
 8002d52:	2200      	movs	r2, #0
 8002d54:	601a      	str	r2, [r3, #0]
 8002d56:	605a      	str	r2, [r3, #4]
 8002d58:	609a      	str	r2, [r3, #8]
 8002d5a:	60da      	str	r2, [r3, #12]
 8002d5c:	611a      	str	r2, [r3, #16]

  /* Enable the Radio Switch Clock */
  RF_SW_CTRL1_GPIO_CLK_ENABLE();
 8002d5e:	2001      	movs	r0, #1
 8002d60:	f7ff ffdb 	bl	8002d1a <LL_AHB2_GRP1_EnableClock>

  /* Configure the Radio Switch pin */
  gpio_init_structure.Pin   = RF_SW_CTRL1_PIN;
 8002d64:	2310      	movs	r3, #16
 8002d66:	607b      	str	r3, [r7, #4]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8002d68:	2301      	movs	r3, #1
 8002d6a:	60bb      	str	r3, [r7, #8]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8002d6c:	2300      	movs	r3, #0
 8002d6e:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002d70:	2303      	movs	r3, #3
 8002d72:	613b      	str	r3, [r7, #16]

  HAL_GPIO_Init(RF_SW_CTRL1_GPIO_PORT, &gpio_init_structure);
 8002d74:	1d3b      	adds	r3, r7, #4
 8002d76:	4619      	mov	r1, r3
 8002d78:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d7c:	f001 fdb8 	bl	80048f0 <HAL_GPIO_Init>

  gpio_init_structure.Pin = RF_SW_CTRL2_PIN;
 8002d80:	2320      	movs	r3, #32
 8002d82:	607b      	str	r3, [r7, #4]
  HAL_GPIO_Init(RF_SW_CTRL2_GPIO_PORT, &gpio_init_structure);
 8002d84:	1d3b      	adds	r3, r7, #4
 8002d86:	4619      	mov	r1, r3
 8002d88:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d8c:	f001 fdb0 	bl	80048f0 <HAL_GPIO_Init>
  
  HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8002d90:	2200      	movs	r2, #0
 8002d92:	2120      	movs	r1, #32
 8002d94:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002d98:	f001 ffd8 	bl	8004d4c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8002d9c:	2200      	movs	r2, #0
 8002d9e:	2110      	movs	r1, #16
 8002da0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002da4:	f001 ffd2 	bl	8004d4c <HAL_GPIO_WritePin>
  
  return 0;
 8002da8:	2300      	movs	r3, #0
  /* USER CODE BEGIN RBI_Init_3 */

  /* USER CODE END RBI_Init_3 */
}
 8002daa:	4618      	mov	r0, r3
 8002dac:	3718      	adds	r7, #24
 8002dae:	46bd      	mov	sp, r7
 8002db0:	bd80      	pop	{r7, pc}
	...

08002db4 <RBI_ConfigRFSwitch>:

  /* USER CODE END RBI_DeInit_3 */
}

int32_t RBI_ConfigRFSwitch(RBI_Switch_TypeDef Config)
{
 8002db4:	b580      	push	{r7, lr}
 8002db6:	b082      	sub	sp, #8
 8002db8:	af00      	add	r7, sp, #0
 8002dba:	4603      	mov	r3, r0
 8002dbc:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN RBI_ConfigRFSwitch_1 */

  /* USER CODE END RBI_ConfigRFSwitch_1 */
  switch (Config)
 8002dbe:	79fb      	ldrb	r3, [r7, #7]
 8002dc0:	2b03      	cmp	r3, #3
 8002dc2:	d832      	bhi.n	8002e2a <RBI_ConfigRFSwitch+0x76>
 8002dc4:	a201      	add	r2, pc, #4	; (adr r2, 8002dcc <RBI_ConfigRFSwitch+0x18>)
 8002dc6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002dca:	bf00      	nop
 8002dcc:	08002ddd 	.word	0x08002ddd
 8002dd0:	08002df7 	.word	0x08002df7
 8002dd4:	08002e2b 	.word	0x08002e2b
 8002dd8:	08002e11 	.word	0x08002e11
  {
    case RBI_SWITCH_OFF:
    {
      /* Turn off switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8002ddc:	2200      	movs	r2, #0
 8002dde:	2110      	movs	r1, #16
 8002de0:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002de4:	f001 ffb2 	bl	8004d4c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8002de8:	2200      	movs	r2, #0
 8002dea:	2120      	movs	r1, #32
 8002dec:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002df0:	f001 ffac 	bl	8004d4c <HAL_GPIO_WritePin>
      break;
 8002df4:	e01a      	b.n	8002e2c <RBI_ConfigRFSwitch+0x78>
    }
    case RBI_SWITCH_RX:
    {
      /*Turns On in Rx Mode the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_SET);
 8002df6:	2201      	movs	r2, #1
 8002df8:	2110      	movs	r1, #16
 8002dfa:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002dfe:	f001 ffa5 	bl	8004d4c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_RESET);
 8002e02:	2200      	movs	r2, #0
 8002e04:	2120      	movs	r1, #32
 8002e06:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e0a:	f001 ff9f 	bl	8004d4c <HAL_GPIO_WritePin>
      break;
 8002e0e:	e00d      	b.n	8002e2c <RBI_ConfigRFSwitch+0x78>
      break;
    }
    case RBI_SWITCH_RFO_HP:
    {
      /*Turns On in Tx High Power the RF Switch */
      HAL_GPIO_WritePin(RF_SW_CTRL1_GPIO_PORT, RF_SW_CTRL1_PIN, GPIO_PIN_RESET);
 8002e10:	2200      	movs	r2, #0
 8002e12:	2110      	movs	r1, #16
 8002e14:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e18:	f001 ff98 	bl	8004d4c <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(RF_SW_CTRL2_GPIO_PORT, RF_SW_CTRL2_PIN, GPIO_PIN_SET);
 8002e1c:	2201      	movs	r2, #1
 8002e1e:	2120      	movs	r1, #32
 8002e20:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 8002e24:	f001 ff92 	bl	8004d4c <HAL_GPIO_WritePin>
      break;
 8002e28:	e000      	b.n	8002e2c <RBI_ConfigRFSwitch+0x78>
    }
    default:
      break;
 8002e2a:	bf00      	nop
  }

  return 0;
 8002e2c:	2300      	movs	r3, #0
  /* USER CODE BEGIN RBI_ConfigRFSwitch_3 */

  /* USER CODE END RBI_ConfigRFSwitch_3 */
}
 8002e2e:	4618      	mov	r0, r3
 8002e30:	3708      	adds	r7, #8
 8002e32:	46bd      	mov	sp, r7
 8002e34:	bd80      	pop	{r7, pc}
 8002e36:	bf00      	nop

08002e38 <RBI_GetTxConfig>:

int32_t RBI_GetTxConfig(void)
{
 8002e38:	b480      	push	{r7}
 8002e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RBI_GetTxConfig_1 */

  /* USER CODE END RBI_GetTxConfig_1 */
  return RBI_CONF_RFO;
 8002e3c:	2302      	movs	r3, #2
  /* USER CODE BEGIN RBI_GetTxConfig_3 */

  /* USER CODE END RBI_GetTxConfig_3 */
}
 8002e3e:	4618      	mov	r0, r3
 8002e40:	46bd      	mov	sp, r7
 8002e42:	bc80      	pop	{r7}
 8002e44:	4770      	bx	lr

08002e46 <RBI_GetWakeUpTime>:

int32_t RBI_GetWakeUpTime(void)
{
 8002e46:	b480      	push	{r7}
 8002e48:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RBI_GetWakeUpTime_1 */

  /* USER CODE END RBI_GetWakeUpTime_1 */
  return RF_WAKEUP_TIME;
 8002e4a:	230a      	movs	r3, #10
  /* USER CODE BEGIN RBI_GetWakeUpTime_3 */

  /* USER CODE END RBI_GetWakeUpTime_3 */
}
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	46bd      	mov	sp, r7
 8002e50:	bc80      	pop	{r7}
 8002e52:	4770      	bx	lr

08002e54 <RBI_IsTCXO>:

int32_t RBI_IsTCXO(void)
{
 8002e54:	b480      	push	{r7}
 8002e56:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RBI_IsTCXO_1 */

  /* USER CODE END RBI_IsTCXO_1 */
  return IS_TCXO_SUPPORTED;
 8002e58:	2301      	movs	r3, #1
  /* USER CODE BEGIN RBI_IsTCXO_3 */

  /* USER CODE END RBI_IsTCXO_3 */
}
 8002e5a:	4618      	mov	r0, r3
 8002e5c:	46bd      	mov	sp, r7
 8002e5e:	bc80      	pop	{r7}
 8002e60:	4770      	bx	lr

08002e62 <RBI_IsDCDC>:

int32_t RBI_IsDCDC(void)
{
 8002e62:	b480      	push	{r7}
 8002e64:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN RBI_IsDCDC_1 */

  /* USER CODE END RBI_IsDCDC_1 */
  return IS_DCDC_SUPPORTED;
 8002e66:	2301      	movs	r3, #1
  /* USER CODE BEGIN RBI_IsDCDC_3 */

  /* USER CODE END RBI_IsDCDC_3 */
}
 8002e68:	4618      	mov	r0, r3
 8002e6a:	46bd      	mov	sp, r7
 8002e6c:	bc80      	pop	{r7}
 8002e6e:	4770      	bx	lr

08002e70 <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002e70:	b480      	push	{r7}
 8002e72:	af00      	add	r7, sp, #0

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL*2UL))|(3UL << (11UL*2UL)));  /* set CP10 and CP11 Full Access */
#endif
}
 8002e74:	bf00      	nop
 8002e76:	46bd      	mov	sp, r7
 8002e78:	bc80      	pop	{r7}
 8002e7a:	4770      	bx	lr

08002e7c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002e7c:	b580      	push	{r7, lr}
 8002e7e:	b082      	sub	sp, #8
 8002e80:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002e82:	2300      	movs	r3, #0
 8002e84:	71fb      	strb	r3, [r7, #7]
#endif /* PREFETCH_ENABLE */

#ifdef CORE_CM0PLUS
#else
  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002e86:	2003      	movs	r0, #3
 8002e88:	f001 f8da 	bl	8004040 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
#if defined(DUAL_CORE) && defined(CORE_CM0PLUS)
  SystemCoreClock = HAL_RCC_GetHCLK2Freq();
#else
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 8002e8c:	f003 fe2c 	bl	8006ae8 <HAL_RCC_GetHCLKFreq>
 8002e90:	4603      	mov	r3, r0
 8002e92:	4a09      	ldr	r2, [pc, #36]	; (8002eb8 <HAL_Init+0x3c>)
 8002e94:	6013      	str	r3, [r2, #0]
#endif

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8002e96:	200f      	movs	r0, #15
 8002e98:	f7ff f8c6 	bl	8002028 <HAL_InitTick>
 8002e9c:	4603      	mov	r3, r0
 8002e9e:	2b00      	cmp	r3, #0
 8002ea0:	d002      	beq.n	8002ea8 <HAL_Init+0x2c>
  {
    status = HAL_ERROR;
 8002ea2:	2301      	movs	r3, #1
 8002ea4:	71fb      	strb	r3, [r7, #7]
 8002ea6:	e001      	b.n	8002eac <HAL_Init+0x30>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8002ea8:	f7fe fea7 	bl	8001bfa <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8002eac:	79fb      	ldrb	r3, [r7, #7]
}
 8002eae:	4618      	mov	r0, r3
 8002eb0:	3708      	adds	r7, #8
 8002eb2:	46bd      	mov	sp, r7
 8002eb4:	bd80      	pop	{r7, pc}
 8002eb6:	bf00      	nop
 8002eb8:	20000054 	.word	0x20000054

08002ebc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002ebc:	b480      	push	{r7}
 8002ebe:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8002ec0:	4b05      	ldr	r3, [pc, #20]	; (8002ed8 <HAL_IncTick+0x1c>)
 8002ec2:	781b      	ldrb	r3, [r3, #0]
 8002ec4:	461a      	mov	r2, r3
 8002ec6:	4b05      	ldr	r3, [pc, #20]	; (8002edc <HAL_IncTick+0x20>)
 8002ec8:	681b      	ldr	r3, [r3, #0]
 8002eca:	4413      	add	r3, r2
 8002ecc:	4a03      	ldr	r2, [pc, #12]	; (8002edc <HAL_IncTick+0x20>)
 8002ece:	6013      	str	r3, [r2, #0]
}
 8002ed0:	bf00      	nop
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	bc80      	pop	{r7}
 8002ed6:	4770      	bx	lr
 8002ed8:	2000005c 	.word	0x2000005c
 8002edc:	20001438 	.word	0x20001438

08002ee0 <HAL_SuspendTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_SuspendTick(void)
{
 8002ee0:	b480      	push	{r7}
 8002ee2:	af00      	add	r7, sp, #0
  /* Disable SysTick Interrupt */
  CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002ee4:	4b04      	ldr	r3, [pc, #16]	; (8002ef8 <HAL_SuspendTick+0x18>)
 8002ee6:	681b      	ldr	r3, [r3, #0]
 8002ee8:	4a03      	ldr	r2, [pc, #12]	; (8002ef8 <HAL_SuspendTick+0x18>)
 8002eea:	f023 0302 	bic.w	r3, r3, #2
 8002eee:	6013      	str	r3, [r2, #0]
}
 8002ef0:	bf00      	nop
 8002ef2:	46bd      	mov	sp, r7
 8002ef4:	bc80      	pop	{r7}
 8002ef6:	4770      	bx	lr
 8002ef8:	e000e010 	.word	0xe000e010

08002efc <HAL_ResumeTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval None
  */
__weak void HAL_ResumeTick(void)
{
 8002efc:	b480      	push	{r7}
 8002efe:	af00      	add	r7, sp, #0
  /* Enable SysTick Interrupt */
  SET_BIT(SysTick->CTRL, SysTick_CTRL_TICKINT_Msk);
 8002f00:	4b04      	ldr	r3, [pc, #16]	; (8002f14 <HAL_ResumeTick+0x18>)
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	4a03      	ldr	r2, [pc, #12]	; (8002f14 <HAL_ResumeTick+0x18>)
 8002f06:	f043 0302 	orr.w	r3, r3, #2
 8002f0a:	6013      	str	r3, [r2, #0]
}
 8002f0c:	bf00      	nop
 8002f0e:	46bd      	mov	sp, r7
 8002f10:	bc80      	pop	{r7}
 8002f12:	4770      	bx	lr
 8002f14:	e000e010 	.word	0xe000e010

08002f18 <HAL_GetUIDw0>:
/**
  * @brief  Return the first word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw0(void)
{
 8002f18:	b480      	push	{r7}
 8002f1a:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)UID_BASE)));
 8002f1c:	4b02      	ldr	r3, [pc, #8]	; (8002f28 <HAL_GetUIDw0+0x10>)
 8002f1e:	681b      	ldr	r3, [r3, #0]
}
 8002f20:	4618      	mov	r0, r3
 8002f22:	46bd      	mov	sp, r7
 8002f24:	bc80      	pop	{r7}
 8002f26:	4770      	bx	lr
 8002f28:	1fff7590 	.word	0x1fff7590

08002f2c <HAL_GetUIDw1>:
/**
  * @brief  Return the second word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw1(void)
{
 8002f2c:	b480      	push	{r7}
 8002f2e:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 4U))));
 8002f30:	4b02      	ldr	r3, [pc, #8]	; (8002f3c <HAL_GetUIDw1+0x10>)
 8002f32:	681b      	ldr	r3, [r3, #0]
}
 8002f34:	4618      	mov	r0, r3
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bc80      	pop	{r7}
 8002f3a:	4770      	bx	lr
 8002f3c:	1fff7594 	.word	0x1fff7594

08002f40 <HAL_GetUIDw2>:
/**
  * @brief  Return the third word of the unique device identifier (UID based on 96 bits)
  * @retval Device identifier
  */
uint32_t HAL_GetUIDw2(void)
{
 8002f40:	b480      	push	{r7}
 8002f42:	af00      	add	r7, sp, #0
  return (READ_REG(*((uint32_t *)(UID_BASE + 8U))));
 8002f44:	4b02      	ldr	r3, [pc, #8]	; (8002f50 <HAL_GetUIDw2+0x10>)
 8002f46:	681b      	ldr	r3, [r3, #0]
}
 8002f48:	4618      	mov	r0, r3
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bc80      	pop	{r7}
 8002f4e:	4770      	bx	lr
 8002f50:	1fff7598 	.word	0x1fff7598

08002f54 <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 8002f54:	b480      	push	{r7}
 8002f56:	b083      	sub	sp, #12
 8002f58:	af00      	add	r7, sp, #0
 8002f5a:	6078      	str	r0, [r7, #4]
 8002f5c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	681b      	ldr	r3, [r3, #0]
 8002f62:	f023 72e0 	bic.w	r2, r3, #29360128	; 0x1c00000
 8002f66:	683b      	ldr	r3, [r7, #0]
 8002f68:	431a      	orrs	r2, r3
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	601a      	str	r2, [r3, #0]
}
 8002f6e:	bf00      	nop
 8002f70:	370c      	adds	r7, #12
 8002f72:	46bd      	mov	sp, r7
 8002f74:	bc80      	pop	{r7}
 8002f76:	4770      	bx	lr

08002f78 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON)
{
 8002f78:	b480      	push	{r7}
 8002f7a:	b083      	sub	sp, #12
 8002f7c:	af00      	add	r7, sp, #0
 8002f7e:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	f003 73e0 	and.w	r3, r3, #29360128	; 0x1c00000
}
 8002f88:	4618      	mov	r0, r3
 8002f8a:	370c      	adds	r7, #12
 8002f8c:	46bd      	mov	sp, r7
 8002f8e:	bc80      	pop	{r7}
 8002f90:	4770      	bx	lr

08002f92 <LL_ADC_SetSamplingTimeCommonChannels>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_160CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonChannels(ADC_TypeDef *ADCx, uint32_t SamplingTimeY,
                                                          uint32_t SamplingTime)
{
 8002f92:	b480      	push	{r7}
 8002f94:	b085      	sub	sp, #20
 8002f96:	af00      	add	r7, sp, #0
 8002f98:	60f8      	str	r0, [r7, #12]
 8002f9a:	60b9      	str	r1, [r7, #8]
 8002f9c:	607a      	str	r2, [r7, #4]
  MODIFY_REG(ADCx->SMPR,
 8002f9e:	68fb      	ldr	r3, [r7, #12]
 8002fa0:	695a      	ldr	r2, [r3, #20]
 8002fa2:	68bb      	ldr	r3, [r7, #8]
 8002fa4:	f003 0304 	and.w	r3, r3, #4
 8002fa8:	2107      	movs	r1, #7
 8002faa:	fa01 f303 	lsl.w	r3, r1, r3
 8002fae:	43db      	mvns	r3, r3
 8002fb0:	401a      	ands	r2, r3
 8002fb2:	68bb      	ldr	r3, [r7, #8]
 8002fb4:	f003 0304 	and.w	r3, r3, #4
 8002fb8:	6879      	ldr	r1, [r7, #4]
 8002fba:	fa01 f303 	lsl.w	r3, r1, r3
 8002fbe:	431a      	orrs	r2, r3
 8002fc0:	68fb      	ldr	r3, [r7, #12]
 8002fc2:	615a      	str	r2, [r3, #20]
             ADC_SMPR_SMP1 << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK),
             SamplingTime << (SamplingTimeY & ADC_SAMPLING_TIME_SMP_SHIFT_MASK));
}
 8002fc4:	bf00      	nop
 8002fc6:	3714      	adds	r7, #20
 8002fc8:	46bd      	mov	sp, r7
 8002fca:	bc80      	pop	{r7}
 8002fcc:	4770      	bx	lr

08002fce <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(ADC_TypeDef *ADCx)
{
 8002fce:	b480      	push	{r7}
 8002fd0:	b083      	sub	sp, #12
 8002fd2:	af00      	add	r7, sp, #0
 8002fd4:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
 8002fd6:	687b      	ldr	r3, [r7, #4]
 8002fd8:	68db      	ldr	r3, [r3, #12]
 8002fda:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d101      	bne.n	8002fe6 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 8002fe2:	2301      	movs	r3, #1
 8002fe4:	e000      	b.n	8002fe8 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 8002fe6:	2300      	movs	r3, #0
}
 8002fe8:	4618      	mov	r0, r3
 8002fea:	370c      	adds	r7, #12
 8002fec:	46bd      	mov	sp, r7
 8002fee:	bc80      	pop	{r7}
 8002ff0:	4770      	bx	lr

08002ff2 <LL_ADC_REG_SetSequencerRanks>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8002ff2:	b480      	push	{r7}
 8002ff4:	b085      	sub	sp, #20
 8002ff6:	af00      	add	r7, sp, #0
 8002ff8:	60f8      	str	r0, [r7, #12]
 8002ffa:	60b9      	str	r1, [r7, #8]
 8002ffc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register depending on parameter "Rank".                               */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->CHSELR,
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003002:	68bb      	ldr	r3, [r7, #8]
 8003004:	f003 031f 	and.w	r3, r3, #31
 8003008:	210f      	movs	r1, #15
 800300a:	fa01 f303 	lsl.w	r3, r1, r3
 800300e:	43db      	mvns	r3, r3
 8003010:	401a      	ands	r2, r3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	0e9b      	lsrs	r3, r3, #26
 8003016:	f003 010f 	and.w	r1, r3, #15
 800301a:	68bb      	ldr	r3, [r7, #8]
 800301c:	f003 031f 	and.w	r3, r3, #31
 8003020:	fa01 f303 	lsl.w	r3, r1, r3
 8003024:	431a      	orrs	r2, r3
 8003026:	68fb      	ldr	r3, [r7, #12]
 8003028:	629a      	str	r2, [r3, #40]	; 0x28
             ADC_CHSELR_SQ1 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK_SEQ) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 800302a:	bf00      	nop
 800302c:	3714      	adds	r7, #20
 800302e:	46bd      	mov	sp, r7
 8003030:	bc80      	pop	{r7}
 8003032:	4770      	bx	lr

08003034 <LL_ADC_REG_SetSequencerChAdd>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChAdd(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003034:	b480      	push	{r7}
 8003036:	b083      	sub	sp, #12
 8003038:	af00      	add	r7, sp, #0
 800303a:	6078      	str	r0, [r7, #4]
 800303c:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  SET_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003042:	683b      	ldr	r3, [r7, #0]
 8003044:	f3c3 0311 	ubfx	r3, r3, #0, #18
 8003048:	431a      	orrs	r2, r3
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	629a      	str	r2, [r3, #40]	; 0x28
}
 800304e:	bf00      	nop
 8003050:	370c      	adds	r7, #12
 8003052:	46bd      	mov	sp, r7
 8003054:	bc80      	pop	{r7}
 8003056:	4770      	bx	lr

08003058 <LL_ADC_REG_SetSequencerChRem>:
  *             only if sequencer is set in mode "not fully configurable",
  *             refer to function @ref LL_ADC_REG_SetSequencerConfigurable().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerChRem(ADC_TypeDef *ADCx, uint32_t Channel)
{
 8003058:	b480      	push	{r7}
 800305a:	b083      	sub	sp, #12
 800305c:	af00      	add	r7, sp, #0
 800305e:	6078      	str	r0, [r7, #4]
 8003060:	6039      	str	r1, [r7, #0]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  CLEAR_BIT(ADCx->CHSELR, (Channel & ADC_CHANNEL_ID_BITFIELD_MASK));
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8003066:	683b      	ldr	r3, [r7, #0]
 8003068:	f3c3 0311 	ubfx	r3, r3, #0, #18
 800306c:	43db      	mvns	r3, r3
 800306e:	401a      	ands	r2, r3
 8003070:	687b      	ldr	r3, [r7, #4]
 8003072:	629a      	str	r2, [r3, #40]	; 0x28
}
 8003074:	bf00      	nop
 8003076:	370c      	adds	r7, #12
 8003078:	46bd      	mov	sp, r7
 800307a:	bc80      	pop	{r7}
 800307c:	4770      	bx	lr

0800307e <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_1
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_2
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTimeY)
{
 800307e:	b480      	push	{r7}
 8003080:	b085      	sub	sp, #20
 8003082:	af00      	add	r7, sp, #0
 8003084:	60f8      	str	r0, [r7, #12]
 8003086:	60b9      	str	r1, [r7, #8]
 8003088:	607a      	str	r2, [r7, #4]
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  MODIFY_REG(ADCx->SMPR,
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	695a      	ldr	r2, [r3, #20]
 800308e:	68bb      	ldr	r3, [r7, #8]
 8003090:	021b      	lsls	r3, r3, #8
 8003092:	43db      	mvns	r3, r3
 8003094:	401a      	ands	r2, r3
 8003096:	68bb      	ldr	r3, [r7, #8]
 8003098:	0219      	lsls	r1, r3, #8
 800309a:	687b      	ldr	r3, [r7, #4]
 800309c:	400b      	ands	r3, r1
 800309e:	f023 437c 	bic.w	r3, r3, #4227858432	; 0xfc000000
 80030a2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80030a6:	431a      	orrs	r2, r3
 80030a8:	68fb      	ldr	r3, [r7, #12]
 80030aa:	615a      	str	r2, [r3, #20]
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS),
             (Channel << ADC_SMPR_SMPSEL0_BITOFFSET_POS) & (SamplingTimeY & ADC_SAMPLING_TIME_CH_MASK)
            );
}
 80030ac:	bf00      	nop
 80030ae:	3714      	adds	r7, #20
 80030b0:	46bd      	mov	sp, r7
 80030b2:	bc80      	pop	{r7}
 80030b4:	4770      	bx	lr

080030b6 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80030b6:	b480      	push	{r7}
 80030b8:	b083      	sub	sp, #12
 80030ba:	af00      	add	r7, sp, #0
 80030bc:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	689b      	ldr	r3, [r3, #8]
 80030c2:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80030c6:	f023 0317 	bic.w	r3, r3, #23
 80030ca:	f043 5280 	orr.w	r2, r3, #268435456	; 0x10000000
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80030d2:	bf00      	nop
 80030d4:	370c      	adds	r7, #12
 80030d6:	46bd      	mov	sp, r7
 80030d8:	bc80      	pop	{r7}
 80030da:	4770      	bx	lr

080030dc <LL_ADC_DisableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_DisableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableInternalRegulator(ADC_TypeDef *ADCx)
{
 80030dc:	b480      	push	{r7}
 80030de:	b083      	sub	sp, #12
 80030e0:	af00      	add	r7, sp, #0
 80030e2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(ADCx->CR, (ADC_CR_ADVREGEN | ADC_CR_BITS_PROPERTY_RS));
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	689b      	ldr	r3, [r3, #8]
 80030e8:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 80030ec:	f023 0317 	bic.w	r3, r3, #23
 80030f0:	687a      	ldr	r2, [r7, #4]
 80030f2:	6093      	str	r3, [r2, #8]
}
 80030f4:	bf00      	nop
 80030f6:	370c      	adds	r7, #12
 80030f8:	46bd      	mov	sp, r7
 80030fa:	bc80      	pop	{r7}
 80030fc:	4770      	bx	lr

080030fe <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(ADC_TypeDef *ADCx)
{
 80030fe:	b480      	push	{r7}
 8003100:	b083      	sub	sp, #12
 8003102:	af00      	add	r7, sp, #0
 8003104:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	689b      	ldr	r3, [r3, #8]
 800310a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800310e:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003112:	d101      	bne.n	8003118 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 8003114:	2301      	movs	r3, #1
 8003116:	e000      	b.n	800311a <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8003118:	2300      	movs	r3, #0
}
 800311a:	4618      	mov	r0, r3
 800311c:	370c      	adds	r7, #12
 800311e:	46bd      	mov	sp, r7
 8003120:	bc80      	pop	{r7}
 8003122:	4770      	bx	lr

08003124 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8003124:	b480      	push	{r7}
 8003126:	b083      	sub	sp, #12
 8003128:	af00      	add	r7, sp, #0
 800312a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	689b      	ldr	r3, [r3, #8]
 8003130:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8003134:	f023 0317 	bic.w	r3, r3, #23
 8003138:	f043 0201 	orr.w	r2, r3, #1
 800313c:	687b      	ldr	r3, [r7, #4]
 800313e:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 8003140:	bf00      	nop
 8003142:	370c      	adds	r7, #12
 8003144:	46bd      	mov	sp, r7
 8003146:	bc80      	pop	{r7}
 8003148:	4770      	bx	lr

0800314a <LL_ADC_Disable>:
  * @rmtoll CR       ADDIS          LL_ADC_Disable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Disable(ADC_TypeDef *ADCx)
{
 800314a:	b480      	push	{r7}
 800314c:	b083      	sub	sp, #12
 800314e:	af00      	add	r7, sp, #0
 8003150:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	689b      	ldr	r3, [r3, #8]
 8003156:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800315a:	f023 0317 	bic.w	r3, r3, #23
 800315e:	f043 0202 	orr.w	r2, r3, #2
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADDIS);
}
 8003166:	bf00      	nop
 8003168:	370c      	adds	r7, #12
 800316a:	46bd      	mov	sp, r7
 800316c:	bc80      	pop	{r7}
 800316e:	4770      	bx	lr

08003170 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 8003170:	b480      	push	{r7}
 8003172:	b083      	sub	sp, #12
 8003174:	af00      	add	r7, sp, #0
 8003176:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	689b      	ldr	r3, [r3, #8]
 800317c:	f003 0301 	and.w	r3, r3, #1
 8003180:	2b01      	cmp	r3, #1
 8003182:	d101      	bne.n	8003188 <LL_ADC_IsEnabled+0x18>
 8003184:	2301      	movs	r3, #1
 8003186:	e000      	b.n	800318a <LL_ADC_IsEnabled+0x1a>
 8003188:	2300      	movs	r3, #0
}
 800318a:	4618      	mov	r0, r3
 800318c:	370c      	adds	r7, #12
 800318e:	46bd      	mov	sp, r7
 8003190:	bc80      	pop	{r7}
 8003192:	4770      	bx	lr

08003194 <LL_ADC_IsDisableOngoing>:
  * @rmtoll CR       ADDIS          LL_ADC_IsDisableOngoing
  * @param  ADCx ADC instance
  * @retval 0: no ADC disable command on going.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDisableOngoing(ADC_TypeDef *ADCx)
{
 8003194:	b480      	push	{r7}
 8003196:	b083      	sub	sp, #12
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	689b      	ldr	r3, [r3, #8]
 80031a0:	f003 0302 	and.w	r3, r3, #2
 80031a4:	2b02      	cmp	r3, #2
 80031a6:	d101      	bne.n	80031ac <LL_ADC_IsDisableOngoing+0x18>
 80031a8:	2301      	movs	r3, #1
 80031aa:	e000      	b.n	80031ae <LL_ADC_IsDisableOngoing+0x1a>
 80031ac:	2300      	movs	r3, #0
}
 80031ae:	4618      	mov	r0, r3
 80031b0:	370c      	adds	r7, #12
 80031b2:	46bd      	mov	sp, r7
 80031b4:	bc80      	pop	{r7}
 80031b6:	4770      	bx	lr

080031b8 <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b083      	sub	sp, #12
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	689b      	ldr	r3, [r3, #8]
 80031c4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80031c8:	f023 0317 	bic.w	r3, r3, #23
 80031cc:	f043 0204 	orr.w	r2, r3, #4
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80031d4:	bf00      	nop
 80031d6:	370c      	adds	r7, #12
 80031d8:	46bd      	mov	sp, r7
 80031da:	bc80      	pop	{r7}
 80031dc:	4770      	bx	lr

080031de <LL_ADC_REG_StopConversion>:
  * @rmtoll CR       ADSTP          LL_ADC_REG_StopConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StopConversion(ADC_TypeDef *ADCx)
{
 80031de:	b480      	push	{r7}
 80031e0:	b083      	sub	sp, #12
 80031e2:	af00      	add	r7, sp, #0
 80031e4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	689b      	ldr	r3, [r3, #8]
 80031ea:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80031ee:	f023 0317 	bic.w	r3, r3, #23
 80031f2:	f043 0210 	orr.w	r2, r3, #16
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTP);
}
 80031fa:	bf00      	nop
 80031fc:	370c      	adds	r7, #12
 80031fe:	46bd      	mov	sp, r7
 8003200:	bc80      	pop	{r7}
 8003202:	4770      	bx	lr

08003204 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
 8003204:	b480      	push	{r7}
 8003206:	b083      	sub	sp, #12
 8003208:	af00      	add	r7, sp, #0
 800320a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800320c:	687b      	ldr	r3, [r7, #4]
 800320e:	689b      	ldr	r3, [r3, #8]
 8003210:	f003 0304 	and.w	r3, r3, #4
 8003214:	2b04      	cmp	r3, #4
 8003216:	d101      	bne.n	800321c <LL_ADC_REG_IsConversionOngoing+0x18>
 8003218:	2301      	movs	r3, #1
 800321a:	e000      	b.n	800321e <LL_ADC_REG_IsConversionOngoing+0x1a>
 800321c:	2300      	movs	r3, #0
}
 800321e:	4618      	mov	r0, r3
 8003220:	370c      	adds	r7, #12
 8003222:	46bd      	mov	sp, r7
 8003224:	bc80      	pop	{r7}
 8003226:	4770      	bx	lr

08003228 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003228:	b580      	push	{r7, lr}
 800322a:	b088      	sub	sp, #32
 800322c:	af00      	add	r7, sp, #0
 800322e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8003230:	2300      	movs	r3, #0
 8003232:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR1 = 0UL;
 8003234:	2300      	movs	r3, #0
 8003236:	61bb      	str	r3, [r7, #24]
  uint32_t tmpCFGR2 = 0UL;
 8003238:	2300      	movs	r3, #0
 800323a:	617b      	str	r3, [r7, #20]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 800323c:	2300      	movs	r3, #0
 800323e:	60bb      	str	r3, [r7, #8]

  /* Check ADC handle */
  if (hadc == NULL)
 8003240:	687b      	ldr	r3, [r7, #4]
 8003242:	2b00      	cmp	r3, #0
 8003244:	d101      	bne.n	800324a <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8003246:	2301      	movs	r3, #1
 8003248:	e1a9      	b.n	800359e <HAL_ADC_Init+0x376>
  assert_param(IS_ADC_SAMPLE_TIME(hadc->Init.SamplingTimeCommon2));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  assert_param(IS_ADC_TRIGGER_FREQ(hadc->Init.TriggerFrequencyMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	691b      	ldr	r3, [r3, #16]
 800324e:	2b00      	cmp	r3, #0
  /* continuous mode is disabled.                                             */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003254:	2b00      	cmp	r3, #0
 8003256:	d109      	bne.n	800326c <HAL_ADC_Init+0x44>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8003258:	6878      	ldr	r0, [r7, #4]
 800325a:	f7fd ffbf 	bl	80011dc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	2200      	movs	r2, #0
 8003262:	65da      	str	r2, [r3, #92]	; 0x5c

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8003264:	687b      	ldr	r3, [r7, #4]
 8003266:	2200      	movs	r2, #0
 8003268:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	4618      	mov	r0, r3
 8003272:	f7ff ff44 	bl	80030fe <LL_ADC_IsInternalRegulatorEnabled>
 8003276:	4603      	mov	r3, r0
 8003278:	2b00      	cmp	r3, #0
 800327a:	d114      	bne.n	80032a6 <HAL_ADC_Init+0x7e>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	681b      	ldr	r3, [r3, #0]
 8003280:	4618      	mov	r0, r3
 8003282:	f7ff ff18 	bl	80030b6 <LL_ADC_EnableInternalRegulator>
    /* Delay for ADC stabilization time */
    /* Wait loop initialization and execution */
    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL)));
 8003286:	4b9f      	ldr	r3, [pc, #636]	; (8003504 <HAL_ADC_Init+0x2dc>)
 8003288:	681b      	ldr	r3, [r3, #0]
 800328a:	099b      	lsrs	r3, r3, #6
 800328c:	4a9e      	ldr	r2, [pc, #632]	; (8003508 <HAL_ADC_Init+0x2e0>)
 800328e:	fba2 2303 	umull	r2, r3, r2, r3
 8003292:	099b      	lsrs	r3, r3, #6
 8003294:	005b      	lsls	r3, r3, #1
 8003296:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8003298:	e002      	b.n	80032a0 <HAL_ADC_Init+0x78>
    {
      wait_loop_index--;
 800329a:	68bb      	ldr	r3, [r7, #8]
 800329c:	3b01      	subs	r3, #1
 800329e:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 80032a0:	68bb      	ldr	r3, [r7, #8]
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d1f9      	bne.n	800329a <HAL_ADC_Init+0x72>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	4618      	mov	r0, r3
 80032ac:	f7ff ff27 	bl	80030fe <LL_ADC_IsInternalRegulatorEnabled>
 80032b0:	4603      	mov	r3, r0
 80032b2:	2b00      	cmp	r3, #0
 80032b4:	d10d      	bne.n	80032d2 <HAL_ADC_Init+0xaa>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032ba:	f043 0210 	orr.w	r2, r3, #16
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	659a      	str	r2, [r3, #88]	; 0x58

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80032c6:	f043 0201 	orr.w	r2, r3, #1
 80032ca:	687b      	ldr	r3, [r7, #4]
 80032cc:	65da      	str	r2, [r3, #92]	; 0x5c

    tmp_hal_status = HAL_ERROR;
 80032ce:	2301      	movs	r3, #1
 80032d0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80032d2:	687b      	ldr	r3, [r7, #4]
 80032d4:	681b      	ldr	r3, [r3, #0]
 80032d6:	4618      	mov	r0, r3
 80032d8:	f7ff ff94 	bl	8003204 <LL_ADC_REG_IsConversionOngoing>
 80032dc:	60f8      	str	r0, [r7, #12]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032e2:	f003 0310 	and.w	r3, r3, #16
 80032e6:	2b00      	cmp	r3, #0
 80032e8:	f040 8150 	bne.w	800358c <HAL_ADC_Init+0x364>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	f040 814c 	bne.w	800358c <HAL_ADC_Init+0x364>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80032f8:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 80032fc:	f043 0202 	orr.w	r2, r3, #2
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	659a      	str	r2, [r3, #88]	; 0x58
    /*  - Oversampling                                                        */
    /*  - Trigger frequency mode                                              */
    /* Note: If low power mode AutoPowerOff is enabled, ADC enable            */
    /*       and disable phases are performed automatically by hardware       */
    /*       (in this case, flag ADC_FLAG_RDY is not set).                    */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	4618      	mov	r0, r3
 800330a:	f7ff ff31 	bl	8003170 <LL_ADC_IsEnabled>
 800330e:	4603      	mov	r3, r0
 8003310:	2b00      	cmp	r3, #0
 8003312:	d14a      	bne.n	80033aa <HAL_ADC_Init+0x182>
      /* parameters):                                                         */
      /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
      /*     (set into HAL_ADC_ConfigChannel() )                              */

      /* Configuration of ADC resolution                                      */
      MODIFY_REG(hadc->Instance->CFGR1,
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	681b      	ldr	r3, [r3, #0]
 8003318:	68db      	ldr	r3, [r3, #12]
 800331a:	f023 0118 	bic.w	r1, r3, #24
 800331e:	687b      	ldr	r3, [r7, #4]
 8003320:	689a      	ldr	r2, [r3, #8]
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	681b      	ldr	r3, [r3, #0]
 8003326:	430a      	orrs	r2, r1
 8003328:	60da      	str	r2, [r3, #12]
                 ADC_CFGR1_RES,
                 hadc->Init.Resolution);

      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	685b      	ldr	r3, [r3, #4]
 800332e:	f003 4240 	and.w	r2, r3, #3221225472	; 0xc0000000
                   hadc->Init.Oversampling.Ratio         |
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6c1b      	ldr	r3, [r3, #64]	; 0x40
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 8003336:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.RightBitShift |
 8003338:	687b      	ldr	r3, [r7, #4]
 800333a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
                   hadc->Init.Oversampling.Ratio         |
 800333c:	431a      	orrs	r2, r3
                   hadc->Init.Oversampling.TriggeredMode |
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6c9b      	ldr	r3, [r3, #72]	; 0x48
                   hadc->Init.Oversampling.RightBitShift |
 8003342:	431a      	orrs	r2, r3
                   hadc->Init.TriggerFrequencyMode
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
                   hadc->Init.Oversampling.TriggeredMode |
 8003348:	4313      	orrs	r3, r2
      tmpCFGR2 |= ((hadc->Init.ClockPrescaler & ADC_CFGR2_CKMODE) |
 800334a:	697a      	ldr	r2, [r7, #20]
 800334c:	4313      	orrs	r3, r2
 800334e:	617b      	str	r3, [r7, #20]
                  );

      if (hadc->Init.OversamplingMode == ENABLE)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003356:	2b01      	cmp	r3, #1
 8003358:	d103      	bne.n	8003362 <HAL_ADC_Init+0x13a>
      {
        SET_BIT(tmpCFGR2, ADC_CFGR2_OVSE);
 800335a:	697b      	ldr	r3, [r7, #20]
 800335c:	f043 0301 	orr.w	r3, r3, #1
 8003360:	617b      	str	r3, [r7, #20]
      }

      MODIFY_REG(hadc->Instance->CFGR2,
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	681b      	ldr	r3, [r3, #0]
 8003366:	691a      	ldr	r2, [r3, #16]
 8003368:	4b68      	ldr	r3, [pc, #416]	; (800350c <HAL_ADC_Init+0x2e4>)
 800336a:	4013      	ands	r3, r2
 800336c:	687a      	ldr	r2, [r7, #4]
 800336e:	6812      	ldr	r2, [r2, #0]
 8003370:	6979      	ldr	r1, [r7, #20]
 8003372:	430b      	orrs	r3, r1
 8003374:	6113      	str	r3, [r2, #16]
                 ADC_CFGR2_TOVS,
                 tmpCFGR2);

      /* Configuration of ADC clock mode: asynchronous clock source           */
      /* with selectable prescaler.                                           */
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	685b      	ldr	r3, [r3, #4]
 800337a:	f1b3 4f40 	cmp.w	r3, #3221225472	; 0xc0000000
 800337e:	d014      	beq.n	80033aa <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	685b      	ldr	r3, [r3, #4]
      if (((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV1) &&
 8003384:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003388:	d00f      	beq.n	80033aa <HAL_ADC_Init+0x182>
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV4))
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	685b      	ldr	r3, [r3, #4]
          ((hadc->Init.ClockPrescaler) != ADC_CLOCK_SYNC_PCLK_DIV2) &&
 800338e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003392:	d00a      	beq.n	80033aa <HAL_ADC_Init+0x182>
      {
        MODIFY_REG(ADC_COMMON->CCR,
 8003394:	4b5e      	ldr	r3, [pc, #376]	; (8003510 <HAL_ADC_Init+0x2e8>)
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	f423 1270 	bic.w	r2, r3, #3932160	; 0x3c0000
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	685b      	ldr	r3, [r3, #4]
 80033a0:	f403 1370 	and.w	r3, r3, #3932160	; 0x3c0000
 80033a4:	495a      	ldr	r1, [pc, #360]	; (8003510 <HAL_ADC_Init+0x2e8>)
 80033a6:	4313      	orrs	r3, r2
 80033a8:	600b      	str	r3, [r1, #0]
    /*  - external trigger polarity                                           */
    /*  - data alignment                                                      */
    /*  - resolution                                                          */
    /*  - scan direction                                                      */
    /*  - DMA continuous request                                              */
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	7e1b      	ldrb	r3, [r3, #24]
 80033ae:	039a      	lsls	r2, r3, #14
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80033b0:	687b      	ldr	r3, [r7, #4]
 80033b2:	7e5b      	ldrb	r3, [r3, #25]
 80033b4:	03db      	lsls	r3, r3, #15
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80033b6:	431a      	orrs	r2, r3
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	7e9b      	ldrb	r3, [r3, #26]
 80033bc:	035b      	lsls	r3, r3, #13
                 ADC_CFGR1_AUTOOFF((uint32_t)hadc->Init.LowPowerAutoPowerOff)   |
 80033be:	4313      	orrs	r3, r2
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80033c0:	687a      	ldr	r2, [r7, #4]
 80033c2:	6b12      	ldr	r2, [r2, #48]	; 0x30
 80033c4:	2a00      	cmp	r2, #0
 80033c6:	d002      	beq.n	80033ce <HAL_ADC_Init+0x1a6>
 80033c8:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 80033cc:	e000      	b.n	80033d0 <HAL_ADC_Init+0x1a8>
 80033ce:	2200      	movs	r2, #0
                 ADC_CFGR1_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)  |
 80033d0:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                           |
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	68db      	ldr	r3, [r3, #12]
                 ADC_CFGR1_OVERRUN(hadc->Init.Overrun)                          |
 80033d6:	431a      	orrs	r2, r3
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	691b      	ldr	r3, [r3, #16]
 80033dc:	2b00      	cmp	r3, #0
 80033de:	da04      	bge.n	80033ea <HAL_ADC_Init+0x1c2>
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	691b      	ldr	r3, [r3, #16]
 80033e4:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80033e8:	e001      	b.n	80033ee <HAL_ADC_Init+0x1c6>
 80033ea:	f44f 1300 	mov.w	r3, #2097152	; 0x200000
                 hadc->Init.DataAlign                                           |
 80033ee:	431a      	orrs	r2, r3
                 ADC_CFGR1_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80033f0:	687b      	ldr	r3, [r7, #4]
 80033f2:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80033f6:	005b      	lsls	r3, r3, #1
                 ADC_SCAN_SEQ_MODE(hadc->Init.ScanConvMode)                     |
 80033f8:	4313      	orrs	r3, r2
    tmpCFGR1 |= (ADC_CFGR1_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)      |
 80033fa:	69ba      	ldr	r2, [r7, #24]
 80033fc:	4313      	orrs	r3, r2
 80033fe:	61bb      	str	r3, [r7, #24]

    /* Update setting of discontinuous mode only if continuous mode is disabled */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8003400:	687b      	ldr	r3, [r7, #4]
 8003402:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003406:	2b01      	cmp	r3, #1
 8003408:	d114      	bne.n	8003434 <HAL_ADC_Init+0x20c>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	7e9b      	ldrb	r3, [r3, #26]
 800340e:	2b00      	cmp	r3, #0
 8003410:	d104      	bne.n	800341c <HAL_ADC_Init+0x1f4>
      {
        /* Enable the selected ADC group regular discontinuous mode */
        tmpCFGR1 |= ADC_CFGR1_DISCEN;
 8003412:	69bb      	ldr	r3, [r7, #24]
 8003414:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003418:	61bb      	str	r3, [r7, #24]
 800341a:	e00b      	b.n	8003434 <HAL_ADC_Init+0x20c>
        /* ADC regular group discontinuous was intended to be enabled,        */
        /* but ADC regular group modes continuous and sequencer discontinuous */
        /* cannot be enabled simultaneously.                                  */

        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800341c:	687b      	ldr	r3, [r7, #4]
 800341e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003420:	f043 0220 	orr.w	r2, r3, #32
 8003424:	687b      	ldr	r3, [r7, #4]
 8003426:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800342c:	f043 0201 	orr.w	r2, r3, #1
 8003430:	687b      	ldr	r3, [r7, #4]
 8003432:	65da      	str	r2, [r3, #92]	; 0x5c
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003434:	687b      	ldr	r3, [r7, #4]
 8003436:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003438:	2b00      	cmp	r3, #0
 800343a:	d009      	beq.n	8003450 <HAL_ADC_Init+0x228>
    {
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 800343c:	687b      	ldr	r3, [r7, #4]
 800343e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003440:	f403 72e0 	and.w	r2, r3, #448	; 0x1c0
                   hadc->Init.ExternalTrigConvEdge);
 8003444:	687b      	ldr	r3, [r7, #4]
 8003446:	6a9b      	ldr	r3, [r3, #40]	; 0x28
      tmpCFGR1 |= ((hadc->Init.ExternalTrigConv & ADC_CFGR1_EXTSEL) |
 8003448:	4313      	orrs	r3, r2
 800344a:	69ba      	ldr	r2, [r7, #24]
 800344c:	4313      	orrs	r3, r2
 800344e:	61bb      	str	r3, [r7, #24]
    }

    /* Update ADC configuration register with previous settings */
    MODIFY_REG(hadc->Instance->CFGR1,
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	68db      	ldr	r3, [r3, #12]
 8003456:	f423 33fe 	bic.w	r3, r3, #130048	; 0x1fc00
 800345a:	f423 73f3 	bic.w	r3, r3, #486	; 0x1e6
 800345e:	687a      	ldr	r2, [r7, #4]
 8003460:	6812      	ldr	r2, [r2, #0]
 8003462:	69b9      	ldr	r1, [r7, #24]
 8003464:	430b      	orrs	r3, r1
 8003466:	60d3      	str	r3, [r2, #12]
               ADC_CFGR1_ALIGN   |
               ADC_CFGR1_SCANDIR |
               ADC_CFGR1_DMACFG,
               tmpCFGR1);

    MODIFY_REG(hadc->Instance->CFGR2,
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	691a      	ldr	r2, [r3, #16]
 800346e:	4b29      	ldr	r3, [pc, #164]	; (8003514 <HAL_ADC_Init+0x2ec>)
 8003470:	4013      	ands	r3, r2
 8003472:	687a      	ldr	r2, [r7, #4]
 8003474:	6812      	ldr	r2, [r2, #0]
 8003476:	6979      	ldr	r1, [r7, #20]
 8003478:	430b      	orrs	r3, r1
 800347a:	6113      	str	r3, [r2, #16]
               ADC_CFGR2_OVSS   |
               ADC_CFGR2_TOVS,
               tmpCFGR2);

    /* Channel sampling time configuration */
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_1, hadc->Init.SamplingTimeCommon1);
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	6818      	ldr	r0, [r3, #0]
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003484:	461a      	mov	r2, r3
 8003486:	2100      	movs	r1, #0
 8003488:	f7ff fd83 	bl	8002f92 <LL_ADC_SetSamplingTimeCommonChannels>
    LL_ADC_SetSamplingTimeCommonChannels(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_2, hadc->Init.SamplingTimeCommon2);
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	6818      	ldr	r0, [r3, #0]
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003494:	461a      	mov	r2, r3
 8003496:	4920      	ldr	r1, [pc, #128]	; (8003518 <HAL_ADC_Init+0x2f0>)
 8003498:	f7ff fd7b 	bl	8002f92 <LL_ADC_SetSamplingTimeCommonChannels>
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */
    /*   Channels must be configured into each rank using function            */
    /*   "HAL_ADC_ConfigChannel()".                                           */
    if (hadc->Init.ScanConvMode == ADC_SCAN_DISABLE)
 800349c:	687b      	ldr	r3, [r7, #4]
 800349e:	691b      	ldr	r3, [r3, #16]
 80034a0:	2b00      	cmp	r3, #0
 80034a2:	d108      	bne.n	80034b6 <HAL_ADC_Init+0x28e>
    {
      /* Set sequencer scan length by clearing ranks above rank 1             */
      /* and do not modify rank 1 value.                                      */
      SET_BIT(hadc->Instance->CHSELR,
 80034a4:	687b      	ldr	r3, [r7, #4]
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80034aa:	687b      	ldr	r3, [r7, #4]
 80034ac:	681b      	ldr	r3, [r3, #0]
 80034ae:	f062 020f 	orn	r2, r2, #15
 80034b2:	629a      	str	r2, [r3, #40]	; 0x28
 80034b4:	e045      	b.n	8003542 <HAL_ADC_Init+0x31a>
              ADC_CHSELR_SQ2_TO_SQ8);
    }
    else if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 80034b6:	687b      	ldr	r3, [r7, #4]
 80034b8:	691b      	ldr	r3, [r3, #16]
 80034ba:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80034be:	d140      	bne.n	8003542 <HAL_ADC_Init+0x31a>
    {
      /* Count number of ranks available in HAL ADC handle variable */
      uint32_t ADCGroupRegularSequencerRanksCount;

      /* Parse all ranks from 1 to 8 */
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 80034c0:	2300      	movs	r3, #0
 80034c2:	613b      	str	r3, [r7, #16]
 80034c4:	e00c      	b.n	80034e0 <HAL_ADC_Init+0x2b8>
      {
        /* Check each sequencer rank until value of end of sequence */
        if (((hadc->ADCGroupRegularSequencerRanks >> (ADCGroupRegularSequencerRanksCount * 4UL)) & ADC_CHSELR_SQ1) ==
 80034c6:	687b      	ldr	r3, [r7, #4]
 80034c8:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80034ca:	693b      	ldr	r3, [r7, #16]
 80034cc:	009b      	lsls	r3, r3, #2
 80034ce:	fa22 f303 	lsr.w	r3, r2, r3
 80034d2:	f003 030f 	and.w	r3, r3, #15
 80034d6:	2b0f      	cmp	r3, #15
 80034d8:	d006      	beq.n	80034e8 <HAL_ADC_Init+0x2c0>
      for (ADCGroupRegularSequencerRanksCount = 0UL; ADCGroupRegularSequencerRanksCount < (8UL); ADCGroupRegularSequencerRanksCount++)
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	3301      	adds	r3, #1
 80034de:	613b      	str	r3, [r7, #16]
 80034e0:	693b      	ldr	r3, [r7, #16]
 80034e2:	2b07      	cmp	r3, #7
 80034e4:	d9ef      	bls.n	80034c6 <HAL_ADC_Init+0x29e>
 80034e6:	e000      	b.n	80034ea <HAL_ADC_Init+0x2c2>
            ADC_CHSELR_SQ1)
        {
          break;
 80034e8:	bf00      	nop
        }
      }

      if (ADCGroupRegularSequencerRanksCount == 1UL)
 80034ea:	693b      	ldr	r3, [r7, #16]
 80034ec:	2b01      	cmp	r3, #1
 80034ee:	d115      	bne.n	800351c <HAL_ADC_Init+0x2f4>
      {
        /* Set ADC group regular sequencer:                                   */
        /* Set sequencer scan length by clearing ranks above rank 1           */
        /* and do not modify rank 1 value.                                    */
        SET_BIT(hadc->Instance->CHSELR,
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f062 020f 	orn	r2, r2, #15
 80034fe:	629a      	str	r2, [r3, #40]	; 0x28
 8003500:	e01f      	b.n	8003542 <HAL_ADC_Init+0x31a>
 8003502:	bf00      	nop
 8003504:	20000054 	.word	0x20000054
 8003508:	053e2d63 	.word	0x053e2d63
 800350c:	1ffffc02 	.word	0x1ffffc02
 8003510:	40012708 	.word	0x40012708
 8003514:	dffffc02 	.word	0xdffffc02
 8003518:	03ffff04 	.word	0x03ffff04
        /*          therefore after the first call of "HAL_ADC_Init()",       */
        /*          each rank corresponding to parameter "NbrOfConversion"    */
        /*          must be set using "HAL_ADC_ConfigChannel()".              */
        /*  - Set sequencer scan length by clearing ranks above maximum rank  */
        /*    and do not modify other ranks value.                            */
        MODIFY_REG(hadc->Instance->CHSELR,
 800351c:	687b      	ldr	r3, [r7, #4]
 800351e:	681b      	ldr	r3, [r3, #0]
 8003520:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	69db      	ldr	r3, [r3, #28]
 8003526:	3b01      	subs	r3, #1
 8003528:	009b      	lsls	r3, r3, #2
 800352a:	f003 031c 	and.w	r3, r3, #28
 800352e:	f06f 020f 	mvn.w	r2, #15
 8003532:	fa02 f103 	lsl.w	r1, r2, r3
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800353a:	687b      	ldr	r3, [r7, #4]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	430a      	orrs	r2, r1
 8003540:	629a      	str	r2, [r3, #40]	; 0x28
    /* Check back that ADC registers have effectively been configured to      */
    /* ensure of no potential problem of ADC core peripheral clocking.        */
    /* Check through register CFGR1 (excluding analog watchdog configuration: */
    /* set into separate dedicated function, and bits of ADC resolution set   */
    /* out of temporary variable 'tmpCFGR1').                                 */
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	681b      	ldr	r3, [r3, #0]
 8003546:	68da      	ldr	r2, [r3, #12]
 8003548:	4b17      	ldr	r3, [pc, #92]	; (80035a8 <HAL_ADC_Init+0x380>)
 800354a:	4013      	ands	r3, r2
 800354c:	69ba      	ldr	r2, [r7, #24]
 800354e:	429a      	cmp	r2, r3
 8003550:	d10b      	bne.n	800356a <HAL_ADC_Init+0x342>
        == tmpCFGR1)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	2200      	movs	r2, #0
 8003556:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800355c:	f023 0303 	bic.w	r3, r3, #3
 8003560:	f043 0201 	orr.w	r2, r3, #1
 8003564:	687b      	ldr	r3, [r7, #4]
 8003566:	659a      	str	r2, [r3, #88]	; 0x58
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 8003568:	e018      	b.n	800359c <HAL_ADC_Init+0x374>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800356e:	f023 0312 	bic.w	r3, r3, #18
 8003572:	f043 0210 	orr.w	r2, r3, #16
 8003576:	687b      	ldr	r3, [r7, #4]
 8003578:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800357a:	687b      	ldr	r3, [r7, #4]
 800357c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800357e:	f043 0201 	orr.w	r2, r3, #1
 8003582:	687b      	ldr	r3, [r7, #4]
 8003584:	65da      	str	r2, [r3, #92]	; 0x5c

      tmp_hal_status = HAL_ERROR;
 8003586:	2301      	movs	r3, #1
 8003588:	77fb      	strb	r3, [r7, #31]
    if ((hadc->Instance->CFGR1 & ~(ADC_CFGR1_AWD1CH | ADC_CFGR1_AWD1EN | ADC_CFGR1_AWD1SGL | ADC_CFGR1_RES))
 800358a:	e007      	b.n	800359c <HAL_ADC_Init+0x374>

  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800358c:	687b      	ldr	r3, [r7, #4]
 800358e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003590:	f043 0210 	orr.w	r2, r3, #16
 8003594:	687b      	ldr	r3, [r7, #4]
 8003596:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003598:	2301      	movs	r3, #1
 800359a:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 800359c:	7ffb      	ldrb	r3, [r7, #31]
}
 800359e:	4618      	mov	r0, r3
 80035a0:	3720      	adds	r7, #32
 80035a2:	46bd      	mov	sp, r7
 80035a4:	bd80      	pop	{r7, pc}
 80035a6:	bf00      	nop
 80035a8:	833fffe7 	.word	0x833fffe7

080035ac <HAL_ADC_DeInit>:
  *         and is particularly interesting before entering MCU low-power modes.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_DeInit(ADC_HandleTypeDef *hadc)
{
 80035ac:	b580      	push	{r7, lr}
 80035ae:	b084      	sub	sp, #16
 80035b0:	af00      	add	r7, sp, #0
 80035b2:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;

  /* Check ADC handle */
  if (hadc == NULL)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	2b00      	cmp	r3, #0
 80035b8:	d101      	bne.n	80035be <HAL_ADC_DeInit+0x12>
  {
    return HAL_ERROR;
 80035ba:	2301      	movs	r3, #1
 80035bc:	e06a      	b.n	8003694 <HAL_ADC_DeInit+0xe8>

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL);
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80035c2:	f043 0202 	orr.w	r2, r3, #2
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	659a      	str	r2, [r3, #88]	; 0x58

  /* Stop potential conversion on going, on regular group */
  tmp_hal_status = ADC_ConversionStop(hadc);
 80035ca:	6878      	ldr	r0, [r7, #4]
 80035cc:	f000 fab6 	bl	8003b3c <ADC_ConversionStop>
 80035d0:	4603      	mov	r3, r0
 80035d2:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 80035d4:	7bfb      	ldrb	r3, [r7, #15]
 80035d6:	2b00      	cmp	r3, #0
 80035d8:	d10f      	bne.n	80035fa <HAL_ADC_DeInit+0x4e>
  {
    /* Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 80035da:	6878      	ldr	r0, [r7, #4]
 80035dc:	f000 fb6a 	bl	8003cb4 <ADC_Disable>
 80035e0:	4603      	mov	r3, r0
 80035e2:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 80035e4:	7bfb      	ldrb	r3, [r7, #15]
 80035e6:	2b00      	cmp	r3, #0
 80035e8:	d102      	bne.n	80035f0 <HAL_ADC_DeInit+0x44>
    {
      /* Change ADC state */
      hadc->State = HAL_ADC_STATE_READY;
 80035ea:	687b      	ldr	r3, [r7, #4]
 80035ec:	2201      	movs	r2, #1
 80035ee:	659a      	str	r2, [r3, #88]	; 0x58
    }

    /* Disable ADC internal voltage regulator */
    LL_ADC_DisableInternalRegulator(hadc->Instance);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	4618      	mov	r0, r3
 80035f6:	f7ff fd71 	bl	80030dc <LL_ADC_DisableInternalRegulator>
  /*       in HAL_ADC_MspDeInit() to reset the ADC peripheral using           */
  /*       system RCC hard reset.                                             */

  /* ========== Reset ADC registers ========== */
  /* Reset register IER */
  __HAL_ADC_DISABLE_IT(hadc, (ADC_IT_AWD3  | ADC_IT_AWD2 |
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	685b      	ldr	r3, [r3, #4]
 8003600:	687a      	ldr	r2, [r7, #4]
 8003602:	6812      	ldr	r2, [r2, #0]
 8003604:	f423 7367 	bic.w	r3, r3, #924	; 0x39c
 8003608:	f023 0303 	bic.w	r3, r3, #3
 800360c:	6053      	str	r3, [r2, #4]
                              ADC_IT_AWD1  | ADC_IT_OVR  |
                              ADC_IT_EOS   | ADC_IT_EOC  |
                              ADC_IT_EOSMP | ADC_IT_RDY));

  /* Reset register ISR */
  __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_AWD3  | ADC_FLAG_AWD2 |
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	681b      	ldr	r3, [r3, #0]
 8003612:	f240 329f 	movw	r2, #927	; 0x39f
 8003616:	601a      	str	r2, [r3, #0]
  /* Reset register CR */
  /* Bits ADC_CR_ADCAL, ADC_CR_ADSTP, ADC_CR_ADSTART are in access mode     */
  /* "read-set": no direct reset applicable.                                */

  /* Reset register CFGR1 */
  hadc->Instance->CFGR1 &= ~(ADC_CFGR1_AWD1CH   | ADC_CFGR1_AWD1EN  | ADC_CFGR1_AWD1SGL | ADC_CFGR1_DISCEN |
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	681b      	ldr	r3, [r3, #0]
 800361c:	68d9      	ldr	r1, [r3, #12]
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	681a      	ldr	r2, [r3, #0]
 8003622:	4b1e      	ldr	r3, [pc, #120]	; (800369c <HAL_ADC_DeInit+0xf0>)
 8003624:	400b      	ands	r3, r1
 8003626:	60d3      	str	r3, [r2, #12]
                             ADC_CFGR1_SCANDIR | ADC_CFGR1_DMACFG | ADC_CFGR1_DMAEN);

  /* Reset register CFGR2 */
  /* Note: Update of ADC clock mode is conditioned to ADC state disabled:   */
  /*       already done above.                                              */
  hadc->Instance->CFGR2 &= ~ADC_CFGR2_CKMODE;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	691a      	ldr	r2, [r3, #16]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	681b      	ldr	r3, [r3, #0]
 8003632:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 8003636:	611a      	str	r2, [r3, #16]

  /* Reset register SMPR */
  hadc->Instance->SMPR &= ~ADC_SMPR_SMP1;
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	695a      	ldr	r2, [r3, #20]
 800363e:	687b      	ldr	r3, [r7, #4]
 8003640:	681b      	ldr	r3, [r3, #0]
 8003642:	f022 0207 	bic.w	r2, r2, #7
 8003646:	615a      	str	r2, [r3, #20]

  /* Reset register TR1 */
  hadc->Instance->TR1 &= ~(ADC_TR1_HT1 | ADC_TR1_LT1);
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	6a1a      	ldr	r2, [r3, #32]
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	f002 22f0 	and.w	r2, r2, #4026593280	; 0xf000f000
 8003656:	621a      	str	r2, [r3, #32]

  /* Reset register CHSELR */
  hadc->Instance->CHSELR &= ~(ADC_CHSELR_SQ_ALL);
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	681b      	ldr	r3, [r3, #0]
 800365c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	2200      	movs	r2, #0
 8003664:	629a      	str	r2, [r3, #40]	; 0x28

  /* Reset register DR */
  /* bits in access mode read only, no direct reset applicable */

  /* Reset register CCR */
  ADC_COMMON->CCR &= ~(ADC_CCR_VBATEN | ADC_CCR_TSEN | ADC_CCR_VREFEN | ADC_CCR_PRESC);
 8003666:	4b0e      	ldr	r3, [pc, #56]	; (80036a0 <HAL_ADC_DeInit+0xf4>)
 8003668:	681b      	ldr	r3, [r3, #0]
 800366a:	4a0d      	ldr	r2, [pc, #52]	; (80036a0 <HAL_ADC_DeInit+0xf4>)
 800366c:	f023 73fe 	bic.w	r3, r3, #33292288	; 0x1fc0000
 8003670:	6013      	str	r3, [r2, #0]

  /* DeInit the low level hardware */
  hadc->MspDeInitCallback(hadc);
#else
  /* DeInit the low level hardware */
  HAL_ADC_MspDeInit(hadc);
 8003672:	6878      	ldr	r0, [r7, #4]
 8003674:	f7fd fdc6 	bl	8001204 <HAL_ADC_MspDeInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

  /* Reset HAL ADC handle variable */
  hadc->ADCGroupRegularSequencerRanks = 0x00000000UL;
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2200      	movs	r2, #0
 800367c:	661a      	str	r2, [r3, #96]	; 0x60

  /* Set ADC error code to none */
  ADC_CLEAR_ERRORCODE(hadc);
 800367e:	687b      	ldr	r3, [r7, #4]
 8003680:	2200      	movs	r2, #0
 8003682:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Set ADC state */
  hadc->State = HAL_ADC_STATE_RESET;
 8003684:	687b      	ldr	r3, [r7, #4]
 8003686:	2200      	movs	r2, #0
 8003688:	659a      	str	r2, [r3, #88]	; 0x58

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	2200      	movs	r2, #0
 800368e:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8003692:	7bfb      	ldrb	r3, [r7, #15]
}
 8003694:	4618      	mov	r0, r3
 8003696:	3710      	adds	r7, #16
 8003698:	46bd      	mov	sp, r7
 800369a:	bd80      	pop	{r7, pc}
 800369c:	833e0200 	.word	0x833e0200
 80036a0:	40012708 	.word	0x40012708

080036a4 <HAL_ADC_Start>:
  * @note   Interruptions enabled in this function: None.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef *hadc)
{
 80036a4:	b580      	push	{r7, lr}
 80036a6:	b084      	sub	sp, #16
 80036a8:	af00      	add	r7, sp, #0
 80036aa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	681b      	ldr	r3, [r3, #0]
 80036b0:	4618      	mov	r0, r3
 80036b2:	f7ff fda7 	bl	8003204 <LL_ADC_REG_IsConversionOngoing>
 80036b6:	4603      	mov	r3, r0
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	d132      	bne.n	8003722 <HAL_ADC_Start+0x7e>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80036c2:	2b01      	cmp	r3, #1
 80036c4:	d101      	bne.n	80036ca <HAL_ADC_Start+0x26>
 80036c6:	2302      	movs	r3, #2
 80036c8:	e02e      	b.n	8003728 <HAL_ADC_Start+0x84>
 80036ca:	687b      	ldr	r3, [r7, #4]
 80036cc:	2201      	movs	r2, #1
 80036ce:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

    /* Enable the ADC peripheral */
    tmp_hal_status = ADC_Enable(hadc);
 80036d2:	6878      	ldr	r0, [r7, #4]
 80036d4:	f000 fa70 	bl	8003bb8 <ADC_Enable>
 80036d8:	4603      	mov	r3, r0
 80036da:	73fb      	strb	r3, [r7, #15]

    /* Start conversion if ADC is effectively enabled */
    if (tmp_hal_status == HAL_OK)
 80036dc:	7bfb      	ldrb	r3, [r7, #15]
 80036de:	2b00      	cmp	r3, #0
 80036e0:	d11a      	bne.n	8003718 <HAL_ADC_Start+0x74>
    {
      /* Set ADC state                                                        */
      /* - Clear state bitfield related to regular group conversion results   */
      /* - Set state bitfield related to regular operation                    */
      ADC_STATE_CLR_SET(hadc->State,
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80036e6:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80036ea:	f023 0301 	bic.w	r3, r3, #1
 80036ee:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR | HAL_ADC_STATE_REG_EOSMP,
                        HAL_ADC_STATE_REG_BUSY);

      /* Set ADC error code */
      /* Reset all ADC error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	2200      	movs	r2, #0
 80036fa:	65da      	str	r2, [r3, #92]	; 0x5c

      /* Clear ADC group regular conversion flag and overrun flag               */
      /* (To ensure of no unknown state from potential previous ADC operations) */
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80036fc:	687b      	ldr	r3, [r7, #4]
 80036fe:	681b      	ldr	r3, [r3, #0]
 8003700:	221c      	movs	r2, #28
 8003702:	601a      	str	r2, [r3, #0]

      /* Process unlocked */
      /* Unlock before starting ADC conversions: in case of potential         */
      /* interruption, to let the process to ADC IRQ Handler.                 */
      __HAL_UNLOCK(hadc);
 8003704:	687b      	ldr	r3, [r7, #4]
 8003706:	2200      	movs	r2, #0
 8003708:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
      /* Enable conversion of regular group.                                  */
      /* If software start has been selected, conversion starts immediately.  */
      /* If external trigger has been selected, conversion will start at next */
      /* trigger event.                                                       */
      /* Start ADC group regular conversion */
      LL_ADC_REG_StartConversion(hadc->Instance);
 800370c:	687b      	ldr	r3, [r7, #4]
 800370e:	681b      	ldr	r3, [r3, #0]
 8003710:	4618      	mov	r0, r3
 8003712:	f7ff fd51 	bl	80031b8 <LL_ADC_REG_StartConversion>
 8003716:	e006      	b.n	8003726 <HAL_ADC_Start+0x82>
    }
    else
    {
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	2200      	movs	r2, #0
 800371c:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
 8003720:	e001      	b.n	8003726 <HAL_ADC_Start+0x82>
    }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8003722:	2302      	movs	r3, #2
 8003724:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return tmp_hal_status;
 8003726:	7bfb      	ldrb	r3, [r7, #15]
}
 8003728:	4618      	mov	r0, r3
 800372a:	3710      	adds	r7, #16
 800372c:	46bd      	mov	sp, r7
 800372e:	bd80      	pop	{r7, pc}

08003730 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef *hadc)
{
 8003730:	b580      	push	{r7, lr}
 8003732:	b084      	sub	sp, #16
 8003734:	af00      	add	r7, sp, #0
 8003736:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003738:	687b      	ldr	r3, [r7, #4]
 800373a:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 800373e:	2b01      	cmp	r3, #1
 8003740:	d101      	bne.n	8003746 <HAL_ADC_Stop+0x16>
 8003742:	2302      	movs	r3, #2
 8003744:	e022      	b.n	800378c <HAL_ADC_Stop+0x5c>
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	2201      	movs	r2, #1
 800374a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* 1. Stop potential conversion on going, on ADC group regular */
  tmp_hal_status = ADC_ConversionStop(hadc);
 800374e:	6878      	ldr	r0, [r7, #4]
 8003750:	f000 f9f4 	bl	8003b3c <ADC_ConversionStop>
 8003754:	4603      	mov	r3, r0
 8003756:	73fb      	strb	r3, [r7, #15]

  /* Disable ADC peripheral if conversions are effectively stopped */
  if (tmp_hal_status == HAL_OK)
 8003758:	7bfb      	ldrb	r3, [r7, #15]
 800375a:	2b00      	cmp	r3, #0
 800375c:	d111      	bne.n	8003782 <HAL_ADC_Stop+0x52>
  {
    /* 2. Disable the ADC peripheral */
    tmp_hal_status = ADC_Disable(hadc);
 800375e:	6878      	ldr	r0, [r7, #4]
 8003760:	f000 faa8 	bl	8003cb4 <ADC_Disable>
 8003764:	4603      	mov	r3, r0
 8003766:	73fb      	strb	r3, [r7, #15]

    /* Check if ADC is effectively disabled */
    if (tmp_hal_status == HAL_OK)
 8003768:	7bfb      	ldrb	r3, [r7, #15]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d109      	bne.n	8003782 <HAL_ADC_Stop+0x52>
    {
      /* Set ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003772:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003776:	f023 0301 	bic.w	r3, r3, #1
 800377a:	f043 0201 	orr.w	r2, r3, #1
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	659a      	str	r2, [r3, #88]	; 0x58
                        HAL_ADC_STATE_READY);
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003782:	687b      	ldr	r3, [r7, #4]
 8003784:	2200      	movs	r2, #0
 8003786:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 800378a:	7bfb      	ldrb	r3, [r7, #15]
}
 800378c:	4618      	mov	r0, r3
 800378e:	3710      	adds	r7, #16
 8003790:	46bd      	mov	sp, r7
 8003792:	bd80      	pop	{r7, pc}

08003794 <HAL_ADC_PollForConversion>:
  * @param hadc ADC handle
  * @param Timeout Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef *hadc, uint32_t Timeout)
{
 8003794:	b580      	push	{r7, lr}
 8003796:	b084      	sub	sp, #16
 8003798:	af00      	add	r7, sp, #0
 800379a:	6078      	str	r0, [r7, #4]
 800379c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 800379e:	687b      	ldr	r3, [r7, #4]
 80037a0:	695b      	ldr	r3, [r3, #20]
 80037a2:	2b08      	cmp	r3, #8
 80037a4:	d102      	bne.n	80037ac <HAL_ADC_PollForConversion+0x18>
  {
    tmp_Flag_End = ADC_FLAG_EOS;
 80037a6:	2308      	movs	r3, #8
 80037a8:	60fb      	str	r3, [r7, #12]
 80037aa:	e010      	b.n	80037ce <HAL_ADC_PollForConversion+0x3a>
    /* each conversion:                                                       */
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
    if ((hadc->Instance->CFGR1 & ADC_CFGR1_DMAEN) != 0UL)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	681b      	ldr	r3, [r3, #0]
 80037b0:	68db      	ldr	r3, [r3, #12]
 80037b2:	f003 0301 	and.w	r3, r3, #1
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d007      	beq.n	80037ca <HAL_ADC_PollForConversion+0x36>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037be:	f043 0220 	orr.w	r2, r3, #32
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	659a      	str	r2, [r3, #88]	; 0x58

      return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e070      	b.n	80038ac <HAL_ADC_PollForConversion+0x118>
    }
    else
    {
      tmp_Flag_End = (ADC_FLAG_EOC);
 80037ca:	2304      	movs	r3, #4
 80037cc:	60fb      	str	r3, [r7, #12]
    }
  }

  /* Get tick count */
  tickstart = HAL_GetTick();
 80037ce:	f7fe fc35 	bl	800203c <HAL_GetTick>
 80037d2:	60b8      	str	r0, [r7, #8]

  /* Wait until End of unitary conversion or sequence conversions flag is raised */
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 80037d4:	e01a      	b.n	800380c <HAL_ADC_PollForConversion+0x78>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if (Timeout != HAL_MAX_DELAY)
 80037d6:	683b      	ldr	r3, [r7, #0]
 80037d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037dc:	d016      	beq.n	800380c <HAL_ADC_PollForConversion+0x78>
    {
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 80037de:	f7fe fc2d 	bl	800203c <HAL_GetTick>
 80037e2:	4602      	mov	r2, r0
 80037e4:	68bb      	ldr	r3, [r7, #8]
 80037e6:	1ad3      	subs	r3, r2, r3
 80037e8:	683a      	ldr	r2, [r7, #0]
 80037ea:	429a      	cmp	r2, r3
 80037ec:	d302      	bcc.n	80037f4 <HAL_ADC_PollForConversion+0x60>
 80037ee:	683b      	ldr	r3, [r7, #0]
 80037f0:	2b00      	cmp	r3, #0
 80037f2:	d10b      	bne.n	800380c <HAL_ADC_PollForConversion+0x78>
      {
        /* Update ADC state machine to timeout */
        SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80037f8:	f043 0204 	orr.w	r2, r3, #4
 80037fc:	687b      	ldr	r3, [r7, #4]
 80037fe:	659a      	str	r2, [r3, #88]	; 0x58

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003800:	687b      	ldr	r3, [r7, #4]
 8003802:	2200      	movs	r2, #0
 8003804:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_TIMEOUT;
 8003808:	2303      	movs	r3, #3
 800380a:	e04f      	b.n	80038ac <HAL_ADC_PollForConversion+0x118>
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 800380c:	687b      	ldr	r3, [r7, #4]
 800380e:	681b      	ldr	r3, [r3, #0]
 8003810:	681a      	ldr	r2, [r3, #0]
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	4013      	ands	r3, r2
 8003816:	2b00      	cmp	r3, #0
 8003818:	d0dd      	beq.n	80037d6 <HAL_ADC_PollForConversion+0x42>
      }
    }
  }

  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800381a:	687b      	ldr	r3, [r7, #4]
 800381c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800381e:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	659a      	str	r2, [r3, #88]	; 0x58

  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  if ((LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4618      	mov	r0, r3
 800382c:	f7ff fbcf 	bl	8002fce <LL_ADC_REG_IsTriggerSourceSWStart>
 8003830:	4603      	mov	r3, r0
 8003832:	2b00      	cmp	r3, #0
 8003834:	d031      	beq.n	800389a <HAL_ADC_PollForConversion+0x106>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8003836:	687b      	ldr	r3, [r7, #4]
 8003838:	7e9b      	ldrb	r3, [r3, #26]
 800383a:	2b00      	cmp	r3, #0
 800383c:	d12d      	bne.n	800389a <HAL_ADC_PollForConversion+0x106>
     )
  {
    /* Check whether end of sequence is reached */
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	f003 0308 	and.w	r3, r3, #8
 8003848:	2b08      	cmp	r3, #8
 800384a:	d126      	bne.n	800389a <HAL_ADC_PollForConversion+0x106>
    {
      /* Allowed to modify bits ADC_IT_EOC/ADC_IT_EOS only if bit             */
      /* ADSTART==0 (no conversion on going)                                  */
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	681b      	ldr	r3, [r3, #0]
 8003850:	4618      	mov	r0, r3
 8003852:	f7ff fcd7 	bl	8003204 <LL_ADC_REG_IsConversionOngoing>
 8003856:	4603      	mov	r3, r0
 8003858:	2b00      	cmp	r3, #0
 800385a:	d112      	bne.n	8003882 <HAL_ADC_PollForConversion+0xee>
      {
        /* Disable ADC end of single conversion interrupt on group regular */
        /* Note: Overrun interrupt was enabled with EOC interrupt in          */
        /* HAL_Start_IT(), but is not disabled here because can be used       */
        /* by overrun IRQ process below.                                      */
        __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	685a      	ldr	r2, [r3, #4]
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	f022 020c 	bic.w	r2, r2, #12
 800386a:	605a      	str	r2, [r3, #4]

        /* Set ADC state */
        ADC_STATE_CLR_SET(hadc->State,
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003870:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003874:	f023 0301 	bic.w	r3, r3, #1
 8003878:	f043 0201 	orr.w	r2, r3, #1
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	659a      	str	r2, [r3, #88]	; 0x58
 8003880:	e00b      	b.n	800389a <HAL_ADC_PollForConversion+0x106>
                          HAL_ADC_STATE_READY);
      }
      else
      {
        /* Change ADC state to error state */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003882:	687b      	ldr	r3, [r7, #4]
 8003884:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003886:	f043 0220 	orr.w	r2, r3, #32
 800388a:	687b      	ldr	r3, [r7, #4]
 800388c:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003892:	f043 0201 	orr.w	r2, r3, #1
 8003896:	687b      	ldr	r3, [r7, #4]
 8003898:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Clear end of conversion flag of regular group if low power feature       */
  /* "LowPowerAutoWait " is disabled, to not interfere with this feature      */
  /* until data register is read using function HAL_ADC_GetValue().           */
  if (hadc->Init.LowPowerAutoWait == DISABLE)
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	7e1b      	ldrb	r3, [r3, #24]
 800389e:	2b00      	cmp	r3, #0
 80038a0:	d103      	bne.n	80038aa <HAL_ADC_PollForConversion+0x116>
  {
    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 80038a2:	687b      	ldr	r3, [r7, #4]
 80038a4:	681b      	ldr	r3, [r3, #0]
 80038a6:	220c      	movs	r2, #12
 80038a8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80038aa:	2300      	movs	r3, #0
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3710      	adds	r7, #16
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}

080038b4 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param hadc ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef *hadc)
{
 80038b4:	b480      	push	{r7}
 80038b6:	b083      	sub	sp, #12
 80038b8:	af00      	add	r7, sp, #0
 80038ba:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 80038bc:	687b      	ldr	r3, [r7, #4]
 80038be:	681b      	ldr	r3, [r3, #0]
 80038c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
}
 80038c2:	4618      	mov	r0, r3
 80038c4:	370c      	adds	r7, #12
 80038c6:	46bd      	mov	sp, r7
 80038c8:	bc80      	pop	{r7}
 80038ca:	4770      	bx	lr

080038cc <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 80038cc:	b580      	push	{r7, lr}
 80038ce:	b088      	sub	sp, #32
 80038d0:	af00      	add	r7, sp, #0
 80038d2:	6078      	str	r0, [r7, #4]
 80038d4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80038d6:	2300      	movs	r3, #0
 80038d8:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 80038da:	2300      	movs	r3, #0
 80038dc:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_SAMPLING_TIME_COMMON(sConfig->SamplingTime));

  if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	691b      	ldr	r3, [r3, #16]
 80038e2:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000

    assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80038e6:	687b      	ldr	r3, [r7, #4]
 80038e8:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80038ec:	2b01      	cmp	r3, #1
 80038ee:	d101      	bne.n	80038f4 <HAL_ADC_ConfigChannel+0x28>
 80038f0:	2302      	movs	r3, #2
 80038f2:	e110      	b.n	8003b16 <HAL_ADC_ConfigChannel+0x24a>
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	2201      	movs	r2, #1
 80038f8:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel sampling time                                                 */
  /*  - Management of internal measurement channels: VrefInt/TempSensor/Vbat  */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	4618      	mov	r0, r3
 8003902:	f7ff fc7f 	bl	8003204 <LL_ADC_REG_IsConversionOngoing>
 8003906:	4603      	mov	r3, r0
 8003908:	2b00      	cmp	r3, #0
 800390a:	f040 80f7 	bne.w	8003afc <HAL_ADC_ConfigChannel+0x230>
    /* If sequencer set to not fully configurable with channel rank set to    */
    /* none, remove the channel from the sequencer.                           */
    /* Otherwise (sequencer set to fully configurable or to to not fully      */
    /* configurable with channel rank to be set), configure the selected      */
    /* channel.                                                               */
    if (sConfig->Rank != ADC_RANK_NONE)
 800390e:	683b      	ldr	r3, [r7, #0]
 8003910:	685b      	ldr	r3, [r3, #4]
 8003912:	2b02      	cmp	r3, #2
 8003914:	f000 80b1 	beq.w	8003a7a <HAL_ADC_ConfigChannel+0x1ae>
      /* Note: ADC channel configuration requires few ADC clock cycles        */
      /*       to be ready. Processing of ADC settings in this function       */
      /*       induce that a specific wait time is not necessary.             */
      /*       For more details on ADC channel configuration ready,           */
      /*       refer to function "LL_ADC_IsActiveFlag_CCRDY()".               */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003918:	687b      	ldr	r3, [r7, #4]
 800391a:	691b      	ldr	r3, [r3, #16]
 800391c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003920:	d004      	beq.n	800392c <HAL_ADC_ConfigChannel+0x60>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003922:	687b      	ldr	r3, [r7, #4]
 8003924:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003926:	4a7e      	ldr	r2, [pc, #504]	; (8003b20 <HAL_ADC_ConfigChannel+0x254>)
 8003928:	4293      	cmp	r3, r2
 800392a:	d108      	bne.n	800393e <HAL_ADC_ConfigChannel+0x72>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Set the channel by enabling the corresponding bitfield.            */
        LL_ADC_REG_SetSequencerChAdd(hadc->Instance, sConfig->Channel);
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681a      	ldr	r2, [r3, #0]
 8003930:	683b      	ldr	r3, [r7, #0]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	4619      	mov	r1, r3
 8003936:	4610      	mov	r0, r2
 8003938:	f7ff fb7c 	bl	8003034 <LL_ADC_REG_SetSequencerChAdd>
 800393c:	e041      	b.n	80039c2 <HAL_ADC_ConfigChannel+0xf6>
      {
        /* Sequencer set to fully configurable:                               */
        /* Set the channel by entering it into the selected rank.             */

        /* Memorize the channel set into variable in HAL ADC handle */
        MODIFY_REG(hadc->ADCGroupRegularSequencerRanks,
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003942:	683b      	ldr	r3, [r7, #0]
 8003944:	685b      	ldr	r3, [r3, #4]
 8003946:	f003 031f 	and.w	r3, r3, #31
 800394a:	210f      	movs	r1, #15
 800394c:	fa01 f303 	lsl.w	r3, r1, r3
 8003950:	43db      	mvns	r3, r3
 8003952:	401a      	ands	r2, r3
 8003954:	683b      	ldr	r3, [r7, #0]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f3c3 0311 	ubfx	r3, r3, #0, #18
 800395c:	2b00      	cmp	r3, #0
 800395e:	d105      	bne.n	800396c <HAL_ADC_ConfigChannel+0xa0>
 8003960:	683b      	ldr	r3, [r7, #0]
 8003962:	681b      	ldr	r3, [r3, #0]
 8003964:	0e9b      	lsrs	r3, r3, #26
 8003966:	f003 031f 	and.w	r3, r3, #31
 800396a:	e011      	b.n	8003990 <HAL_ADC_ConfigChannel+0xc4>
 800396c:	683b      	ldr	r3, [r7, #0]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	613b      	str	r3, [r7, #16]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8003972:	693b      	ldr	r3, [r7, #16]
 8003974:	fa93 f3a3 	rbit	r3, r3
 8003978:	60fb      	str	r3, [r7, #12]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800397a:	68fb      	ldr	r3, [r7, #12]
 800397c:	617b      	str	r3, [r7, #20]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d101      	bne.n	8003988 <HAL_ADC_ConfigChannel+0xbc>
  {
    return 32U;
 8003984:	2320      	movs	r3, #32
 8003986:	e003      	b.n	8003990 <HAL_ADC_ConfigChannel+0xc4>
  }
  return __builtin_clz(value);
 8003988:	697b      	ldr	r3, [r7, #20]
 800398a:	fab3 f383 	clz	r3, r3
 800398e:	b2db      	uxtb	r3, r3
 8003990:	6839      	ldr	r1, [r7, #0]
 8003992:	6849      	ldr	r1, [r1, #4]
 8003994:	f001 011f 	and.w	r1, r1, #31
 8003998:	408b      	lsls	r3, r1
 800399a:	431a      	orrs	r2, r3
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	661a      	str	r2, [r3, #96]	; 0x60

        /* If the selected rank is below ADC group regular sequencer length,  */
        /* apply the configuration in ADC register.                           */
        /* Note: Otherwise, configuration is not applied.                     */
        /*       To apply it, parameter'NbrOfConversion' must be increased.   */
        if (((sConfig->Rank >> 2UL) + 1UL) <= hadc->Init.NbrOfConversion)
 80039a0:	683b      	ldr	r3, [r7, #0]
 80039a2:	685b      	ldr	r3, [r3, #4]
 80039a4:	089b      	lsrs	r3, r3, #2
 80039a6:	1c5a      	adds	r2, r3, #1
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	69db      	ldr	r3, [r3, #28]
 80039ac:	429a      	cmp	r2, r3
 80039ae:	d808      	bhi.n	80039c2 <HAL_ADC_ConfigChannel+0xf6>
        {
          LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 80039b0:	687b      	ldr	r3, [r7, #4]
 80039b2:	6818      	ldr	r0, [r3, #0]
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	6859      	ldr	r1, [r3, #4]
 80039b8:	683b      	ldr	r3, [r7, #0]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	461a      	mov	r2, r3
 80039be:	f7ff fb18 	bl	8002ff2 <LL_ADC_REG_SetSequencerRanks>
        }
      }

      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 80039c2:	687b      	ldr	r3, [r7, #4]
 80039c4:	6818      	ldr	r0, [r3, #0]
 80039c6:	683b      	ldr	r3, [r7, #0]
 80039c8:	6819      	ldr	r1, [r3, #0]
 80039ca:	683b      	ldr	r3, [r7, #0]
 80039cc:	689b      	ldr	r3, [r3, #8]
 80039ce:	461a      	mov	r2, r3
 80039d0:	f7ff fb55 	bl	800307e <LL_ADC_SetChannelSamplingTime>
      /* internal measurement paths enable: If internal channel selected,     */
      /* enable dedicated internal buffers and path.                          */
      /* Note: these internal measurement paths can be disabled using         */
      /*       HAL_ADC_DeInit() or removing the channel from sequencer with   */
      /*       channel configuration parameter "Rank".                        */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80039d4:	683b      	ldr	r3, [r7, #0]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	2b00      	cmp	r3, #0
 80039da:	f280 8097 	bge.w	8003b0c <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80039de:	4851      	ldr	r0, [pc, #324]	; (8003b24 <HAL_ADC_ConfigChannel+0x258>)
 80039e0:	f7ff faca 	bl	8002f78 <LL_ADC_GetCommonPathInternalCh>
 80039e4:	61b8      	str	r0, [r7, #24]

        /* If the requested internal measurement path has already been enabled,   */
        /* bypass the configuration processing.                                   */
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80039e6:	683b      	ldr	r3, [r7, #0]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	4a4f      	ldr	r2, [pc, #316]	; (8003b28 <HAL_ADC_ConfigChannel+0x25c>)
 80039ec:	4293      	cmp	r3, r2
 80039ee:	d120      	bne.n	8003a32 <HAL_ADC_ConfigChannel+0x166>
            ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80039f0:	69bb      	ldr	r3, [r7, #24]
 80039f2:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d11b      	bne.n	8003a32 <HAL_ADC_ConfigChannel+0x166>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80039fa:	69bb      	ldr	r3, [r7, #24]
 80039fc:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8003a00:	4619      	mov	r1, r3
 8003a02:	4848      	ldr	r0, [pc, #288]	; (8003b24 <HAL_ADC_ConfigChannel+0x258>)
 8003a04:	f7ff faa6 	bl	8002f54 <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8003a08:	4b48      	ldr	r3, [pc, #288]	; (8003b2c <HAL_ADC_ConfigChannel+0x260>)
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	099b      	lsrs	r3, r3, #6
 8003a0e:	4a48      	ldr	r2, [pc, #288]	; (8003b30 <HAL_ADC_ConfigChannel+0x264>)
 8003a10:	fba2 2303 	umull	r2, r3, r2, r3
 8003a14:	099a      	lsrs	r2, r3, #6
 8003a16:	4613      	mov	r3, r2
 8003a18:	005b      	lsls	r3, r3, #1
 8003a1a:	4413      	add	r3, r2
 8003a1c:	009b      	lsls	r3, r3, #2
 8003a1e:	3301      	adds	r3, #1
 8003a20:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003a22:	e002      	b.n	8003a2a <HAL_ADC_ConfigChannel+0x15e>
          {
            wait_loop_index--;
 8003a24:	68bb      	ldr	r3, [r7, #8]
 8003a26:	3b01      	subs	r3, #1
 8003a28:	60bb      	str	r3, [r7, #8]
          while (wait_loop_index != 0UL)
 8003a2a:	68bb      	ldr	r3, [r7, #8]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d1f9      	bne.n	8003a24 <HAL_ADC_ConfigChannel+0x158>
        if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) &&
 8003a30:	e06c      	b.n	8003b0c <HAL_ADC_ConfigChannel+0x240>
          }
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8003a32:	683b      	ldr	r3, [r7, #0]
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	4a3f      	ldr	r2, [pc, #252]	; (8003b34 <HAL_ADC_ConfigChannel+0x268>)
 8003a38:	4293      	cmp	r3, r2
 8003a3a:	d10c      	bne.n	8003a56 <HAL_ADC_ConfigChannel+0x18a>
 8003a3c:	69bb      	ldr	r3, [r7, #24]
 8003a3e:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003a42:	2b00      	cmp	r3, #0
 8003a44:	d107      	bne.n	8003a56 <HAL_ADC_ConfigChannel+0x18a>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a46:	69bb      	ldr	r3, [r7, #24]
 8003a48:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8003a4c:	4619      	mov	r1, r3
 8003a4e:	4835      	ldr	r0, [pc, #212]	; (8003b24 <HAL_ADC_ConfigChannel+0x258>)
 8003a50:	f7ff fa80 	bl	8002f54 <LL_ADC_SetCommonPathInternalCh>
 8003a54:	e05a      	b.n	8003b0c <HAL_ADC_ConfigChannel+0x240>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003a56:	683b      	ldr	r3, [r7, #0]
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	4a37      	ldr	r2, [pc, #220]	; (8003b38 <HAL_ADC_ConfigChannel+0x26c>)
 8003a5c:	4293      	cmp	r3, r2
 8003a5e:	d155      	bne.n	8003b0c <HAL_ADC_ConfigChannel+0x240>
                 ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8003a60:	69bb      	ldr	r3, [r7, #24]
 8003a62:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
        else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) &&
 8003a66:	2b00      	cmp	r3, #0
 8003a68:	d150      	bne.n	8003b0c <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003a6a:	69bb      	ldr	r3, [r7, #24]
 8003a6c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003a70:	4619      	mov	r1, r3
 8003a72:	482c      	ldr	r0, [pc, #176]	; (8003b24 <HAL_ADC_ConfigChannel+0x258>)
 8003a74:	f7ff fa6e 	bl	8002f54 <LL_ADC_SetCommonPathInternalCh>
 8003a78:	e048      	b.n	8003b0c <HAL_ADC_ConfigChannel+0x240>
      /* Regular sequencer configuration */
      /* Note: Case of sequencer set to fully configurable:                   */
      /*       Sequencer rank cannot be disabled, only affected to            */
      /*       another channel.                                               */
      /*       To remove a rank, use parameter 'NbrOfConversion".             */
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003a7a:	687b      	ldr	r3, [r7, #4]
 8003a7c:	691b      	ldr	r3, [r3, #16]
 8003a7e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003a82:	d004      	beq.n	8003a8e <HAL_ADC_ConfigChannel+0x1c2>
          (hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED_BACKWARD))
 8003a84:	687b      	ldr	r3, [r7, #4]
 8003a86:	691b      	ldr	r3, [r3, #16]
      if ((hadc->Init.ScanConvMode == ADC_SCAN_SEQ_FIXED)       ||
 8003a88:	4a25      	ldr	r2, [pc, #148]	; (8003b20 <HAL_ADC_ConfigChannel+0x254>)
 8003a8a:	4293      	cmp	r3, r2
 8003a8c:	d107      	bne.n	8003a9e <HAL_ADC_ConfigChannel+0x1d2>
      {
        /* Sequencer set to not fully configurable:                           */
        /* Reset the channel by disabling the corresponding bitfield.         */
        LL_ADC_REG_SetSequencerChRem(hadc->Instance, sConfig->Channel);
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	681a      	ldr	r2, [r3, #0]
 8003a92:	683b      	ldr	r3, [r7, #0]
 8003a94:	681b      	ldr	r3, [r3, #0]
 8003a96:	4619      	mov	r1, r3
 8003a98:	4610      	mov	r0, r2
 8003a9a:	f7ff fadd 	bl	8003058 <LL_ADC_REG_SetSequencerChRem>
      }

      /* Management of internal measurement channels: Vbat/VrefInt/TempSensor.  */
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 8003a9e:	683b      	ldr	r3, [r7, #0]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	2b00      	cmp	r3, #0
 8003aa4:	da32      	bge.n	8003b0c <HAL_ADC_ConfigChannel+0x240>
      {
        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8003aa6:	481f      	ldr	r0, [pc, #124]	; (8003b24 <HAL_ADC_ConfigChannel+0x258>)
 8003aa8:	f7ff fa66 	bl	8002f78 <LL_ADC_GetCommonPathInternalCh>
 8003aac:	61b8      	str	r0, [r7, #24]

        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8003aae:	683b      	ldr	r3, [r7, #0]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a1d      	ldr	r2, [pc, #116]	; (8003b28 <HAL_ADC_ConfigChannel+0x25c>)
 8003ab4:	4293      	cmp	r3, r2
 8003ab6:	d107      	bne.n	8003ac8 <HAL_ADC_ConfigChannel+0x1fc>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003ab8:	69bb      	ldr	r3, [r7, #24]
 8003aba:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
 8003abe:	4619      	mov	r1, r3
 8003ac0:	4818      	ldr	r0, [pc, #96]	; (8003b24 <HAL_ADC_ConfigChannel+0x258>)
 8003ac2:	f7ff fa47 	bl	8002f54 <LL_ADC_SetCommonPathInternalCh>
 8003ac6:	e021      	b.n	8003b0c <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_TEMPSENSOR & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VBAT)
 8003ac8:	683b      	ldr	r3, [r7, #0]
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a19      	ldr	r2, [pc, #100]	; (8003b34 <HAL_ADC_ConfigChannel+0x268>)
 8003ace:	4293      	cmp	r3, r2
 8003ad0:	d107      	bne.n	8003ae2 <HAL_ADC_ConfigChannel+0x216>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003ad2:	69bb      	ldr	r3, [r7, #24]
 8003ad4:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8003ad8:	4619      	mov	r1, r3
 8003ada:	4812      	ldr	r0, [pc, #72]	; (8003b24 <HAL_ADC_ConfigChannel+0x258>)
 8003adc:	f7ff fa3a 	bl	8002f54 <LL_ADC_SetCommonPathInternalCh>
 8003ae0:	e014      	b.n	8003b0c <HAL_ADC_ConfigChannel+0x240>
                                         ~LL_ADC_PATH_INTERNAL_VBAT & tmp_config_internal_channel);
        }
        else if (sConfig->Channel == ADC_CHANNEL_VREFINT)
 8003ae2:	683b      	ldr	r3, [r7, #0]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	4a14      	ldr	r2, [pc, #80]	; (8003b38 <HAL_ADC_ConfigChannel+0x26c>)
 8003ae8:	4293      	cmp	r3, r2
 8003aea:	d10f      	bne.n	8003b0c <HAL_ADC_ConfigChannel+0x240>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8003aec:	69bb      	ldr	r3, [r7, #24]
 8003aee:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8003af2:	4619      	mov	r1, r3
 8003af4:	480b      	ldr	r0, [pc, #44]	; (8003b24 <HAL_ADC_ConfigChannel+0x258>)
 8003af6:	f7ff fa2d 	bl	8002f54 <LL_ADC_SetCommonPathInternalCh>
 8003afa:	e007      	b.n	8003b0c <HAL_ADC_ConfigChannel+0x240>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b00:	f043 0220 	orr.w	r2, r3, #32
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	659a      	str	r2, [r3, #88]	; 0x58

    tmp_hal_status = HAL_ERROR;
 8003b08:	2301      	movs	r3, #1
 8003b0a:	77fb      	strb	r3, [r7, #31]
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003b0c:	687b      	ldr	r3, [r7, #4]
 8003b0e:	2200      	movs	r2, #0
 8003b10:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8003b14:	7ffb      	ldrb	r3, [r7, #31]
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3720      	adds	r7, #32
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	bd80      	pop	{r7, pc}
 8003b1e:	bf00      	nop
 8003b20:	80000004 	.word	0x80000004
 8003b24:	40012708 	.word	0x40012708
 8003b28:	b0001000 	.word	0xb0001000
 8003b2c:	20000054 	.word	0x20000054
 8003b30:	053e2d63 	.word	0x053e2d63
 8003b34:	b8004000 	.word	0xb8004000
 8003b38:	b4002000 	.word	0xb4002000

08003b3c <ADC_ConversionStop>:
  *         stopped to disable the ADC.
  * @param  hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop(ADC_HandleTypeDef *hadc)
{
 8003b3c:	b580      	push	{r7, lr}
 8003b3e:	b084      	sub	sp, #16
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Verification if ADC is not already stopped on regular group to bypass    */
  /* this function if not needed.                                             */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 8003b44:	687b      	ldr	r3, [r7, #4]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	4618      	mov	r0, r3
 8003b4a:	f7ff fb5b 	bl	8003204 <LL_ADC_REG_IsConversionOngoing>
 8003b4e:	4603      	mov	r3, r0
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d02c      	beq.n	8003bae <ADC_ConversionStop+0x72>
  {
    /* Stop potential conversion on going on regular group */
    /* Software is allowed to set ADSTP only when ADSTART=1 and ADDIS=0 */
    if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8003b54:	687b      	ldr	r3, [r7, #4]
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	4618      	mov	r0, r3
 8003b5a:	f7ff fb1b 	bl	8003194 <LL_ADC_IsDisableOngoing>
 8003b5e:	4603      	mov	r3, r0
 8003b60:	2b00      	cmp	r3, #0
 8003b62:	d104      	bne.n	8003b6e <ADC_ConversionStop+0x32>
    {
      /* Stop ADC group regular conversion */
      LL_ADC_REG_StopConversion(hadc->Instance);
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	681b      	ldr	r3, [r3, #0]
 8003b68:	4618      	mov	r0, r3
 8003b6a:	f7ff fb38 	bl	80031de <LL_ADC_REG_StopConversion>
    }

    /* Wait for conversion effectively stopped */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003b6e:	f7fe fa65 	bl	800203c <HAL_GetTick>
 8003b72:	60f8      	str	r0, [r7, #12]

    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003b74:	e014      	b.n	8003ba0 <ADC_ConversionStop+0x64>
    {
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 8003b76:	f7fe fa61 	bl	800203c <HAL_GetTick>
 8003b7a:	4602      	mov	r2, r0
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	1ad3      	subs	r3, r2, r3
 8003b80:	2b02      	cmp	r3, #2
 8003b82:	d90d      	bls.n	8003ba0 <ADC_ConversionStop+0x64>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003b84:	687b      	ldr	r3, [r7, #4]
 8003b86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003b88:	f043 0210 	orr.w	r2, r3, #16
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003b94:	f043 0201 	orr.w	r2, r3, #1
 8003b98:	687b      	ldr	r3, [r7, #4]
 8003b9a:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8003b9c:	2301      	movs	r3, #1
 8003b9e:	e007      	b.n	8003bb0 <ADC_ConversionStop+0x74>
    while ((hadc->Instance->CR & ADC_CR_ADSTART) != 0UL)
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	689b      	ldr	r3, [r3, #8]
 8003ba6:	f003 0304 	and.w	r3, r3, #4
 8003baa:	2b00      	cmp	r3, #0
 8003bac:	d1e3      	bne.n	8003b76 <ADC_ConversionStop+0x3a>
    }

  }

  /* Return HAL status */
  return HAL_OK;
 8003bae:	2300      	movs	r3, #0
}
 8003bb0:	4618      	mov	r0, r3
 8003bb2:	3710      	adds	r7, #16
 8003bb4:	46bd      	mov	sp, r7
 8003bb6:	bd80      	pop	{r7, pc}

08003bb8 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8003bb8:	b580      	push	{r7, lr}
 8003bba:	b084      	sub	sp, #16
 8003bbc:	af00      	add	r7, sp, #0
 8003bbe:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8003bc0:	2300      	movs	r3, #0
 8003bc2:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	4618      	mov	r0, r3
 8003bca:	f7ff fad1 	bl	8003170 <LL_ADC_IsEnabled>
 8003bce:	4603      	mov	r3, r0
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d162      	bne.n	8003c9a <ADC_Enable+0xe2>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	681b      	ldr	r3, [r3, #0]
 8003bd8:	689a      	ldr	r2, [r3, #8]
 8003bda:	4b32      	ldr	r3, [pc, #200]	; (8003ca4 <ADC_Enable+0xec>)
 8003bdc:	4013      	ands	r3, r2
 8003bde:	2b00      	cmp	r3, #0
 8003be0:	d00d      	beq.n	8003bfe <ADC_Enable+0x46>
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003be6:	f043 0210 	orr.w	r2, r3, #16
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	659a      	str	r2, [r3, #88]	; 0x58

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003bf2:	f043 0201 	orr.w	r2, r3, #1
 8003bf6:	687b      	ldr	r3, [r7, #4]
 8003bf8:	65da      	str	r2, [r3, #92]	; 0x5c

      return HAL_ERROR;
 8003bfa:	2301      	movs	r3, #1
 8003bfc:	e04e      	b.n	8003c9c <ADC_Enable+0xe4>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	4618      	mov	r0, r3
 8003c04:	f7ff fa8e 	bl	8003124 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8003c08:	4827      	ldr	r0, [pc, #156]	; (8003ca8 <ADC_Enable+0xf0>)
 8003c0a:	f7ff f9b5 	bl	8002f78 <LL_ADC_GetCommonPathInternalCh>
 8003c0e:	4603      	mov	r3, r0
 8003c10:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d00f      	beq.n	8003c38 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = (((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * (SystemCoreClock / (100000UL * 2UL))) + 1UL);
 8003c18:	4b24      	ldr	r3, [pc, #144]	; (8003cac <ADC_Enable+0xf4>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	099b      	lsrs	r3, r3, #6
 8003c1e:	4a24      	ldr	r2, [pc, #144]	; (8003cb0 <ADC_Enable+0xf8>)
 8003c20:	fba2 2303 	umull	r2, r3, r2, r3
 8003c24:	099b      	lsrs	r3, r3, #6
 8003c26:	3301      	adds	r3, #1
 8003c28:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003c2a:	e002      	b.n	8003c32 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 8003c2c:	68bb      	ldr	r3, [r7, #8]
 8003c2e:	3b01      	subs	r3, #1
 8003c30:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8003c32:	68bb      	ldr	r3, [r7, #8]
 8003c34:	2b00      	cmp	r3, #0
 8003c36:	d1f9      	bne.n	8003c2c <ADC_Enable+0x74>
      }
    }

    /* If low power mode AutoPowerOff is enabled, power-on/off phases are     */
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	7e5b      	ldrb	r3, [r3, #25]
 8003c3c:	2b01      	cmp	r3, #1
 8003c3e:	d02c      	beq.n	8003c9a <ADC_Enable+0xe2>
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8003c40:	f7fe f9fc 	bl	800203c <HAL_GetTick>
 8003c44:	60f8      	str	r0, [r7, #12]

      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c46:	e021      	b.n	8003c8c <ADC_Enable+0xd4>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	4618      	mov	r0, r3
 8003c4e:	f7ff fa8f 	bl	8003170 <LL_ADC_IsEnabled>
 8003c52:	4603      	mov	r3, r0
 8003c54:	2b00      	cmp	r3, #0
 8003c56:	d104      	bne.n	8003c62 <ADC_Enable+0xaa>
        {
          LL_ADC_Enable(hadc->Instance);
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	681b      	ldr	r3, [r3, #0]
 8003c5c:	4618      	mov	r0, r3
 8003c5e:	f7ff fa61 	bl	8003124 <LL_ADC_Enable>
        }

        if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8003c62:	f7fe f9eb 	bl	800203c <HAL_GetTick>
 8003c66:	4602      	mov	r2, r0
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	1ad3      	subs	r3, r2, r3
 8003c6c:	2b02      	cmp	r3, #2
 8003c6e:	d90d      	bls.n	8003c8c <ADC_Enable+0xd4>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003c74:	f043 0210 	orr.w	r2, r3, #16
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	659a      	str	r2, [r3, #88]	; 0x58

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003c80:	f043 0201 	orr.w	r2, r3, #1
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	65da      	str	r2, [r3, #92]	; 0x5c

          return HAL_ERROR;
 8003c88:	2301      	movs	r3, #1
 8003c8a:	e007      	b.n	8003c9c <ADC_Enable+0xe4>
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	681b      	ldr	r3, [r3, #0]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	f003 0301 	and.w	r3, r3, #1
 8003c96:	2b01      	cmp	r3, #1
 8003c98:	d1d6      	bne.n	8003c48 <ADC_Enable+0x90>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003c9a:	2300      	movs	r3, #0
}
 8003c9c:	4618      	mov	r0, r3
 8003c9e:	3710      	adds	r7, #16
 8003ca0:	46bd      	mov	sp, r7
 8003ca2:	bd80      	pop	{r7, pc}
 8003ca4:	80000017 	.word	0x80000017
 8003ca8:	40012708 	.word	0x40012708
 8003cac:	20000054 	.word	0x20000054
 8003cb0:	053e2d63 	.word	0x053e2d63

08003cb4 <ADC_Disable>:
  *         stopped.
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Disable(ADC_HandleTypeDef *hadc)
{
 8003cb4:	b580      	push	{r7, lr}
 8003cb6:	b084      	sub	sp, #16
 8003cb8:	af00      	add	r7, sp, #0
 8003cba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	681b      	ldr	r3, [r3, #0]
 8003cc0:	4618      	mov	r0, r3
 8003cc2:	f7ff fa67 	bl	8003194 <LL_ADC_IsDisableOngoing>
 8003cc6:	60f8      	str	r0, [r7, #12]

  /* Verification if ADC is not already disabled:                             */
  /* Note: forbidden to disable ADC (set bit ADC_CR_ADDIS) if ADC is already  */
  /*       disabled.                                                          */
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8003cc8:	687b      	ldr	r3, [r7, #4]
 8003cca:	681b      	ldr	r3, [r3, #0]
 8003ccc:	4618      	mov	r0, r3
 8003cce:	f7ff fa4f 	bl	8003170 <LL_ADC_IsEnabled>
 8003cd2:	4603      	mov	r3, r0
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d040      	beq.n	8003d5a <ADC_Disable+0xa6>
      && (tmp_adc_is_disable_on_going == 0UL)
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	2b00      	cmp	r3, #0
 8003cdc:	d13d      	bne.n	8003d5a <ADC_Disable+0xa6>
     )
  {
    /* Check if conditions to disable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8003cde:	687b      	ldr	r3, [r7, #4]
 8003ce0:	681b      	ldr	r3, [r3, #0]
 8003ce2:	689b      	ldr	r3, [r3, #8]
 8003ce4:	f003 0305 	and.w	r3, r3, #5
 8003ce8:	2b01      	cmp	r3, #1
 8003cea:	d10c      	bne.n	8003d06 <ADC_Disable+0x52>
    {
      /* Disable the ADC peripheral */
      LL_ADC_Disable(hadc->Instance);
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	681b      	ldr	r3, [r3, #0]
 8003cf0:	4618      	mov	r0, r3
 8003cf2:	f7ff fa2a 	bl	800314a <LL_ADC_Disable>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	2203      	movs	r2, #3
 8003cfc:	601a      	str	r2, [r3, #0]
      return HAL_ERROR;
    }

    /* Wait for ADC effectively disabled */
    /* Get tick count */
    tickstart = HAL_GetTick();
 8003cfe:	f7fe f99d 	bl	800203c <HAL_GetTick>
 8003d02:	60b8      	str	r0, [r7, #8]

    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003d04:	e022      	b.n	8003d4c <ADC_Disable+0x98>
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d06:	687b      	ldr	r3, [r7, #4]
 8003d08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d0a:	f043 0210 	orr.w	r2, r3, #16
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	659a      	str	r2, [r3, #88]	; 0x58
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d16:	f043 0201 	orr.w	r2, r3, #1
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	65da      	str	r2, [r3, #92]	; 0x5c
      return HAL_ERROR;
 8003d1e:	2301      	movs	r3, #1
 8003d20:	e01c      	b.n	8003d5c <ADC_Disable+0xa8>
    {
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8003d22:	f7fe f98b 	bl	800203c <HAL_GetTick>
 8003d26:	4602      	mov	r2, r0
 8003d28:	68bb      	ldr	r3, [r7, #8]
 8003d2a:	1ad3      	subs	r3, r2, r3
 8003d2c:	2b02      	cmp	r3, #2
 8003d2e:	d90d      	bls.n	8003d4c <ADC_Disable+0x98>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003d30:	687b      	ldr	r3, [r7, #4]
 8003d32:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d34:	f043 0210 	orr.w	r2, r3, #16
 8003d38:	687b      	ldr	r3, [r7, #4]
 8003d3a:	659a      	str	r2, [r3, #88]	; 0x58

        /* Set ADC error code to ADC peripheral internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003d40:	f043 0201 	orr.w	r2, r3, #1
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	65da      	str	r2, [r3, #92]	; 0x5c

        return HAL_ERROR;
 8003d48:	2301      	movs	r3, #1
 8003d4a:	e007      	b.n	8003d5c <ADC_Disable+0xa8>
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 8003d4c:	687b      	ldr	r3, [r7, #4]
 8003d4e:	681b      	ldr	r3, [r3, #0]
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	f003 0301 	and.w	r3, r3, #1
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d1e3      	bne.n	8003d22 <ADC_Disable+0x6e>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 8003d5a:	2300      	movs	r3, #0
}
 8003d5c:	4618      	mov	r0, r3
 8003d5e:	3710      	adds	r7, #16
 8003d60:	46bd      	mov	sp, r7
 8003d62:	bd80      	pop	{r7, pc}

08003d64 <LL_ADC_IsEnabled>:
{
 8003d64:	b480      	push	{r7}
 8003d66:	b083      	sub	sp, #12
 8003d68:	af00      	add	r7, sp, #0
 8003d6a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8003d6c:	687b      	ldr	r3, [r7, #4]
 8003d6e:	689b      	ldr	r3, [r3, #8]
 8003d70:	f003 0301 	and.w	r3, r3, #1
 8003d74:	2b01      	cmp	r3, #1
 8003d76:	d101      	bne.n	8003d7c <LL_ADC_IsEnabled+0x18>
 8003d78:	2301      	movs	r3, #1
 8003d7a:	e000      	b.n	8003d7e <LL_ADC_IsEnabled+0x1a>
 8003d7c:	2300      	movs	r3, #0
}
 8003d7e:	4618      	mov	r0, r3
 8003d80:	370c      	adds	r7, #12
 8003d82:	46bd      	mov	sp, r7
 8003d84:	bc80      	pop	{r7}
 8003d86:	4770      	bx	lr

08003d88 <LL_ADC_IsCalibrationOnGoing>:
{
 8003d88:	b480      	push	{r7}
 8003d8a:	b083      	sub	sp, #12
 8003d8c:	af00      	add	r7, sp, #0
 8003d8e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8003d90:	687b      	ldr	r3, [r7, #4]
 8003d92:	689b      	ldr	r3, [r3, #8]
 8003d94:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8003d98:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8003d9c:	d101      	bne.n	8003da2 <LL_ADC_IsCalibrationOnGoing+0x1a>
 8003d9e:	2301      	movs	r3, #1
 8003da0:	e000      	b.n	8003da4 <LL_ADC_IsCalibrationOnGoing+0x1c>
 8003da2:	2300      	movs	r3, #0
}
 8003da4:	4618      	mov	r0, r3
 8003da6:	370c      	adds	r7, #12
 8003da8:	46bd      	mov	sp, r7
 8003daa:	bc80      	pop	{r7}
 8003dac:	4770      	bx	lr

08003dae <HAL_ADCEx_Calibration_Start>:
  *         HAL_ADC_GetValue() (value on 7 bits: from DR[6;0]).
  * @param  hadc       ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc)
{
 8003dae:	b580      	push	{r7, lr}
 8003db0:	b086      	sub	sp, #24
 8003db2:	af00      	add	r7, sp, #0
 8003db4:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 8003db6:	2300      	movs	r3, #0
 8003db8:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8003dc0:	2b01      	cmp	r3, #1
 8003dc2:	d101      	bne.n	8003dc8 <HAL_ADCEx_Calibration_Start+0x1a>
 8003dc4:	2302      	movs	r3, #2
 8003dc6:	e068      	b.n	8003e9a <HAL_ADCEx_Calibration_Start+0xec>
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	2201      	movs	r2, #1
 8003dcc:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8003dd0:	6878      	ldr	r0, [r7, #4]
 8003dd2:	f7ff ff6f 	bl	8003cb4 <ADC_Disable>
 8003dd6:	4603      	mov	r3, r0
 8003dd8:	75fb      	strb	r3, [r7, #23]

  /* Check if ADC is effectively disabled */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	4618      	mov	r0, r3
 8003de0:	f7ff ffc0 	bl	8003d64 <LL_ADC_IsEnabled>
 8003de4:	4603      	mov	r3, r0
 8003de6:	2b00      	cmp	r3, #0
 8003de8:	d14c      	bne.n	8003e84 <HAL_ADCEx_Calibration_Start+0xd6>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003dee:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 8003df2:	f043 0202 	orr.w	r2, r3, #2
 8003df6:	687b      	ldr	r3, [r7, #4]
 8003df8:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: Specificity of this STM32 series: Calibration factor is          */
    /*       available in data register and also transferred by DMA.          */
    /*       To not insert ADC calibration factor among ADC conversion data   */
    /*       in array variable, DMA transfer must be disabled during          */
    /*       calibration.                                                     */
    backup_setting_adc_dma_transfer = READ_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	681b      	ldr	r3, [r3, #0]
 8003dfe:	68db      	ldr	r3, [r3, #12]
 8003e00:	f003 0303 	and.w	r3, r3, #3
 8003e04:	613b      	str	r3, [r7, #16]
    CLEAR_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN | ADC_CFGR1_DMACFG);
 8003e06:	687b      	ldr	r3, [r7, #4]
 8003e08:	681b      	ldr	r3, [r3, #0]
 8003e0a:	68da      	ldr	r2, [r3, #12]
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	681b      	ldr	r3, [r3, #0]
 8003e10:	f022 0203 	bic.w	r2, r2, #3
 8003e14:	60da      	str	r2, [r3, #12]

    /* Start ADC calibration */
    SET_BIT(hadc->Instance->CR, ADC_CR_ADCAL);
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	681b      	ldr	r3, [r3, #0]
 8003e1a:	689a      	ldr	r2, [r3, #8]
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8003e24:	609a      	str	r2, [r3, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003e26:	e014      	b.n	8003e52 <HAL_ADCEx_Calibration_Start+0xa4>
    {
      wait_loop_index++;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	3301      	adds	r3, #1
 8003e2c:	60fb      	str	r3, [r7, #12]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8003e2e:	68fb      	ldr	r3, [r7, #12]
 8003e30:	f5b3 3f2e 	cmp.w	r3, #178176	; 0x2b800
 8003e34:	d30d      	bcc.n	8003e52 <HAL_ADCEx_Calibration_Start+0xa4>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e3a:	f023 0312 	bic.w	r3, r3, #18
 8003e3e:	f043 0210 	orr.w	r2, r3, #16
 8003e42:	687b      	ldr	r3, [r7, #4]
 8003e44:	659a      	str	r2, [r3, #88]	; 0x58
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	2200      	movs	r2, #0
 8003e4a:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

        return HAL_ERROR;
 8003e4e:	2301      	movs	r3, #1
 8003e50:	e023      	b.n	8003e9a <HAL_ADCEx_Calibration_Start+0xec>
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
 8003e52:	687b      	ldr	r3, [r7, #4]
 8003e54:	681b      	ldr	r3, [r3, #0]
 8003e56:	4618      	mov	r0, r3
 8003e58:	f7ff ff96 	bl	8003d88 <LL_ADC_IsCalibrationOnGoing>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	2b00      	cmp	r3, #0
 8003e60:	d1e2      	bne.n	8003e28 <HAL_ADCEx_Calibration_Start+0x7a>
      }
    }

    /* Restore ADC DMA transfer request after calibration */
    SET_BIT(hadc->Instance->CFGR1, backup_setting_adc_dma_transfer);
 8003e62:	687b      	ldr	r3, [r7, #4]
 8003e64:	681b      	ldr	r3, [r3, #0]
 8003e66:	68d9      	ldr	r1, [r3, #12]
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	693a      	ldr	r2, [r7, #16]
 8003e6e:	430a      	orrs	r2, r1
 8003e70:	60da      	str	r2, [r3, #12]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e76:	f023 0303 	bic.w	r3, r3, #3
 8003e7a:	f043 0201 	orr.w	r2, r3, #1
 8003e7e:	687b      	ldr	r3, [r7, #4]
 8003e80:	659a      	str	r2, [r3, #88]	; 0x58
 8003e82:	e005      	b.n	8003e90 <HAL_ADCEx_Calibration_Start+0xe2>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003e88:	f043 0210 	orr.w	r2, r3, #16
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	659a      	str	r2, [r3, #88]	; 0x58
    /* Note: No need to update variable "tmp_hal_status" here: already set    */
    /*       to state "HAL_ERROR" by function disabling the ADC.              */
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	2200      	movs	r2, #0
 8003e94:	f883 2054 	strb.w	r2, [r3, #84]	; 0x54

  /* Return function status */
  return tmp_hal_status;
 8003e98:	7dfb      	ldrb	r3, [r7, #23]
}
 8003e9a:	4618      	mov	r0, r3
 8003e9c:	3718      	adds	r7, #24
 8003e9e:	46bd      	mov	sp, r7
 8003ea0:	bd80      	pop	{r7, pc}
	...

08003ea4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003ea4:	b480      	push	{r7}
 8003ea6:	b085      	sub	sp, #20
 8003ea8:	af00      	add	r7, sp, #0
 8003eaa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003eac:	687b      	ldr	r3, [r7, #4]
 8003eae:	f003 0307 	and.w	r3, r3, #7
 8003eb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003eb4:	4b0c      	ldr	r3, [pc, #48]	; (8003ee8 <__NVIC_SetPriorityGrouping+0x44>)
 8003eb6:	68db      	ldr	r3, [r3, #12]
 8003eb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8003eba:	68ba      	ldr	r2, [r7, #8]
 8003ebc:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8003ec0:	4013      	ands	r3, r2
 8003ec2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003ec4:	68fb      	ldr	r3, [r7, #12]
 8003ec6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003ec8:	68bb      	ldr	r3, [r7, #8]
 8003eca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003ecc:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8003ed0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8003ed4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003ed6:	4a04      	ldr	r2, [pc, #16]	; (8003ee8 <__NVIC_SetPriorityGrouping+0x44>)
 8003ed8:	68bb      	ldr	r3, [r7, #8]
 8003eda:	60d3      	str	r3, [r2, #12]
}
 8003edc:	bf00      	nop
 8003ede:	3714      	adds	r7, #20
 8003ee0:	46bd      	mov	sp, r7
 8003ee2:	bc80      	pop	{r7}
 8003ee4:	4770      	bx	lr
 8003ee6:	bf00      	nop
 8003ee8:	e000ed00 	.word	0xe000ed00

08003eec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003eec:	b480      	push	{r7}
 8003eee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003ef0:	4b04      	ldr	r3, [pc, #16]	; (8003f04 <__NVIC_GetPriorityGrouping+0x18>)
 8003ef2:	68db      	ldr	r3, [r3, #12]
 8003ef4:	0a1b      	lsrs	r3, r3, #8
 8003ef6:	f003 0307 	and.w	r3, r3, #7
}
 8003efa:	4618      	mov	r0, r3
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bc80      	pop	{r7}
 8003f00:	4770      	bx	lr
 8003f02:	bf00      	nop
 8003f04:	e000ed00 	.word	0xe000ed00

08003f08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003f08:	b480      	push	{r7}
 8003f0a:	b083      	sub	sp, #12
 8003f0c:	af00      	add	r7, sp, #0
 8003f0e:	4603      	mov	r3, r0
 8003f10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f16:	2b00      	cmp	r3, #0
 8003f18:	db0b      	blt.n	8003f32 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f1a:	79fb      	ldrb	r3, [r7, #7]
 8003f1c:	f003 021f 	and.w	r2, r3, #31
 8003f20:	4906      	ldr	r1, [pc, #24]	; (8003f3c <__NVIC_EnableIRQ+0x34>)
 8003f22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f26:	095b      	lsrs	r3, r3, #5
 8003f28:	2001      	movs	r0, #1
 8003f2a:	fa00 f202 	lsl.w	r2, r0, r2
 8003f2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8003f32:	bf00      	nop
 8003f34:	370c      	adds	r7, #12
 8003f36:	46bd      	mov	sp, r7
 8003f38:	bc80      	pop	{r7}
 8003f3a:	4770      	bx	lr
 8003f3c:	e000e100 	.word	0xe000e100

08003f40 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8003f40:	b480      	push	{r7}
 8003f42:	b083      	sub	sp, #12
 8003f44:	af00      	add	r7, sp, #0
 8003f46:	4603      	mov	r3, r0
 8003f48:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f4a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f4e:	2b00      	cmp	r3, #0
 8003f50:	db12      	blt.n	8003f78 <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8003f52:	79fb      	ldrb	r3, [r7, #7]
 8003f54:	f003 021f 	and.w	r2, r3, #31
 8003f58:	490a      	ldr	r1, [pc, #40]	; (8003f84 <__NVIC_DisableIRQ+0x44>)
 8003f5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f5e:	095b      	lsrs	r3, r3, #5
 8003f60:	2001      	movs	r0, #1
 8003f62:	fa00 f202 	lsl.w	r2, r0, r2
 8003f66:	3320      	adds	r3, #32
 8003f68:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  __ASM volatile ("dsb 0xF":::"memory");
 8003f6c:	f3bf 8f4f 	dsb	sy
}
 8003f70:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8003f72:	f3bf 8f6f 	isb	sy
}
 8003f76:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 8003f78:	bf00      	nop
 8003f7a:	370c      	adds	r7, #12
 8003f7c:	46bd      	mov	sp, r7
 8003f7e:	bc80      	pop	{r7}
 8003f80:	4770      	bx	lr
 8003f82:	bf00      	nop
 8003f84:	e000e100 	.word	0xe000e100

08003f88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8003f88:	b480      	push	{r7}
 8003f8a:	b083      	sub	sp, #12
 8003f8c:	af00      	add	r7, sp, #0
 8003f8e:	4603      	mov	r3, r0
 8003f90:	6039      	str	r1, [r7, #0]
 8003f92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003f94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003f98:	2b00      	cmp	r3, #0
 8003f9a:	db0a      	blt.n	8003fb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003f9c:	683b      	ldr	r3, [r7, #0]
 8003f9e:	b2da      	uxtb	r2, r3
 8003fa0:	490c      	ldr	r1, [pc, #48]	; (8003fd4 <__NVIC_SetPriority+0x4c>)
 8003fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003fa6:	0112      	lsls	r2, r2, #4
 8003fa8:	b2d2      	uxtb	r2, r2
 8003faa:	440b      	add	r3, r1
 8003fac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8003fb0:	e00a      	b.n	8003fc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003fb2:	683b      	ldr	r3, [r7, #0]
 8003fb4:	b2da      	uxtb	r2, r3
 8003fb6:	4908      	ldr	r1, [pc, #32]	; (8003fd8 <__NVIC_SetPriority+0x50>)
 8003fb8:	79fb      	ldrb	r3, [r7, #7]
 8003fba:	f003 030f 	and.w	r3, r3, #15
 8003fbe:	3b04      	subs	r3, #4
 8003fc0:	0112      	lsls	r2, r2, #4
 8003fc2:	b2d2      	uxtb	r2, r2
 8003fc4:	440b      	add	r3, r1
 8003fc6:	761a      	strb	r2, [r3, #24]
}
 8003fc8:	bf00      	nop
 8003fca:	370c      	adds	r7, #12
 8003fcc:	46bd      	mov	sp, r7
 8003fce:	bc80      	pop	{r7}
 8003fd0:	4770      	bx	lr
 8003fd2:	bf00      	nop
 8003fd4:	e000e100 	.word	0xe000e100
 8003fd8:	e000ed00 	.word	0xe000ed00

08003fdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003fdc:	b480      	push	{r7}
 8003fde:	b089      	sub	sp, #36	; 0x24
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	60f8      	str	r0, [r7, #12]
 8003fe4:	60b9      	str	r1, [r7, #8]
 8003fe6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003fe8:	68fb      	ldr	r3, [r7, #12]
 8003fea:	f003 0307 	and.w	r3, r3, #7
 8003fee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003ff0:	69fb      	ldr	r3, [r7, #28]
 8003ff2:	f1c3 0307 	rsb	r3, r3, #7
 8003ff6:	2b04      	cmp	r3, #4
 8003ff8:	bf28      	it	cs
 8003ffa:	2304      	movcs	r3, #4
 8003ffc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8003ffe:	69fb      	ldr	r3, [r7, #28]
 8004000:	3304      	adds	r3, #4
 8004002:	2b06      	cmp	r3, #6
 8004004:	d902      	bls.n	800400c <NVIC_EncodePriority+0x30>
 8004006:	69fb      	ldr	r3, [r7, #28]
 8004008:	3b03      	subs	r3, #3
 800400a:	e000      	b.n	800400e <NVIC_EncodePriority+0x32>
 800400c:	2300      	movs	r3, #0
 800400e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004010:	f04f 32ff 	mov.w	r2, #4294967295
 8004014:	69bb      	ldr	r3, [r7, #24]
 8004016:	fa02 f303 	lsl.w	r3, r2, r3
 800401a:	43da      	mvns	r2, r3
 800401c:	68bb      	ldr	r3, [r7, #8]
 800401e:	401a      	ands	r2, r3
 8004020:	697b      	ldr	r3, [r7, #20]
 8004022:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004024:	f04f 31ff 	mov.w	r1, #4294967295
 8004028:	697b      	ldr	r3, [r7, #20]
 800402a:	fa01 f303 	lsl.w	r3, r1, r3
 800402e:	43d9      	mvns	r1, r3
 8004030:	687b      	ldr	r3, [r7, #4]
 8004032:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004034:	4313      	orrs	r3, r2
         );
}
 8004036:	4618      	mov	r0, r3
 8004038:	3724      	adds	r7, #36	; 0x24
 800403a:	46bd      	mov	sp, r7
 800403c:	bc80      	pop	{r7}
 800403e:	4770      	bx	lr

08004040 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004040:	b580      	push	{r7, lr}
 8004042:	b082      	sub	sp, #8
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8004048:	6878      	ldr	r0, [r7, #4]
 800404a:	f7ff ff2b 	bl	8003ea4 <__NVIC_SetPriorityGrouping>
}
 800404e:	bf00      	nop
 8004050:	3708      	adds	r7, #8
 8004052:	46bd      	mov	sp, r7
 8004054:	bd80      	pop	{r7, pc}

08004056 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8004056:	b580      	push	{r7, lr}
 8004058:	b086      	sub	sp, #24
 800405a:	af00      	add	r7, sp, #0
 800405c:	4603      	mov	r3, r0
 800405e:	60b9      	str	r1, [r7, #8]
 8004060:	607a      	str	r2, [r7, #4]
 8004062:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8004064:	f7ff ff42 	bl	8003eec <__NVIC_GetPriorityGrouping>
 8004068:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800406a:	687a      	ldr	r2, [r7, #4]
 800406c:	68b9      	ldr	r1, [r7, #8]
 800406e:	6978      	ldr	r0, [r7, #20]
 8004070:	f7ff ffb4 	bl	8003fdc <NVIC_EncodePriority>
 8004074:	4602      	mov	r2, r0
 8004076:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800407a:	4611      	mov	r1, r2
 800407c:	4618      	mov	r0, r3
 800407e:	f7ff ff83 	bl	8003f88 <__NVIC_SetPriority>
}
 8004082:	bf00      	nop
 8004084:	3718      	adds	r7, #24
 8004086:	46bd      	mov	sp, r7
 8004088:	bd80      	pop	{r7, pc}

0800408a <HAL_NVIC_EnableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800408a:	b580      	push	{r7, lr}
 800408c:	b082      	sub	sp, #8
 800408e:	af00      	add	r7, sp, #0
 8004090:	4603      	mov	r3, r0
 8004092:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8004094:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004098:	4618      	mov	r0, r3
 800409a:	f7ff ff35 	bl	8003f08 <__NVIC_EnableIRQ>
}
 800409e:	bf00      	nop
 80040a0:	3708      	adds	r7, #8
 80040a2:	46bd      	mov	sp, r7
 80040a4:	bd80      	pop	{r7, pc}

080040a6 <HAL_NVIC_DisableIRQ>:
  *         (For the complete STM32 Devices IRQ Channels list, please refer
  *          to the appropriate CMSIS device file (stm32wlxxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 80040a6:	b580      	push	{r7, lr}
 80040a8:	b082      	sub	sp, #8
 80040aa:	af00      	add	r7, sp, #0
 80040ac:	4603      	mov	r3, r0
 80040ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 80040b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80040b4:	4618      	mov	r0, r3
 80040b6:	f7ff ff43 	bl	8003f40 <__NVIC_DisableIRQ>
}
 80040ba:	bf00      	nop
 80040bc:	3708      	adds	r7, #8
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
	...

080040c4 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80040c4:	b580      	push	{r7, lr}
 80040c6:	b082      	sub	sp, #8
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d101      	bne.n	80040d6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80040d2:	2301      	movs	r3, #1
 80040d4:	e08e      	b.n	80041f4 <HAL_DMA_Init+0x130>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80040d6:	687b      	ldr	r3, [r7, #4]
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	461a      	mov	r2, r3
 80040dc:	4b47      	ldr	r3, [pc, #284]	; (80041fc <HAL_DMA_Init+0x138>)
 80040de:	429a      	cmp	r2, r3
 80040e0:	d80f      	bhi.n	8004102 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 80040e2:	687b      	ldr	r3, [r7, #4]
 80040e4:	681b      	ldr	r3, [r3, #0]
 80040e6:	461a      	mov	r2, r3
 80040e8:	4b45      	ldr	r3, [pc, #276]	; (8004200 <HAL_DMA_Init+0x13c>)
 80040ea:	4413      	add	r3, r2
 80040ec:	4a45      	ldr	r2, [pc, #276]	; (8004204 <HAL_DMA_Init+0x140>)
 80040ee:	fba2 2303 	umull	r2, r3, r2, r3
 80040f2:	091b      	lsrs	r3, r3, #4
 80040f4:	009a      	lsls	r2, r3, #2
 80040f6:	687b      	ldr	r3, [r7, #4]
 80040f8:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	4a42      	ldr	r2, [pc, #264]	; (8004208 <HAL_DMA_Init+0x144>)
 80040fe:	641a      	str	r2, [r3, #64]	; 0x40
 8004100:	e00e      	b.n	8004120 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	461a      	mov	r2, r3
 8004108:	4b40      	ldr	r3, [pc, #256]	; (800420c <HAL_DMA_Init+0x148>)
 800410a:	4413      	add	r3, r2
 800410c:	4a3d      	ldr	r2, [pc, #244]	; (8004204 <HAL_DMA_Init+0x140>)
 800410e:	fba2 2303 	umull	r2, r3, r2, r3
 8004112:	091b      	lsrs	r3, r3, #4
 8004114:	009a      	lsls	r2, r3, #2
 8004116:	687b      	ldr	r3, [r7, #4]
 8004118:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800411a:	687b      	ldr	r3, [r7, #4]
 800411c:	4a3c      	ldr	r2, [pc, #240]	; (8004210 <HAL_DMA_Init+0x14c>)
 800411e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8004120:	687b      	ldr	r3, [r7, #4]
 8004122:	2202      	movs	r2, #2
 8004124:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  CLEAR_BIT(hdma->Instance->CCR, (DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	681b      	ldr	r3, [r3, #0]
 800412c:	681b      	ldr	r3, [r3, #0]
 800412e:	687a      	ldr	r2, [r7, #4]
 8004130:	6812      	ldr	r2, [r2, #0]
 8004132:	f423 43ff 	bic.w	r3, r3, #32640	; 0x7f80
 8004136:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800413a:	6013      	str	r3, [r2, #0]
                                  DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                                  DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Set the DMA Channel configuration */
  SET_BIT(hdma->Instance->CCR, (hdma->Init.Direction           |                               \
 800413c:	687b      	ldr	r3, [r7, #4]
 800413e:	681b      	ldr	r3, [r3, #0]
 8004140:	6819      	ldr	r1, [r3, #0]
 8004142:	687b      	ldr	r3, [r7, #4]
 8004144:	689a      	ldr	r2, [r3, #8]
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	68db      	ldr	r3, [r3, #12]
 800414a:	431a      	orrs	r2, r3
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	691b      	ldr	r3, [r3, #16]
 8004150:	431a      	orrs	r2, r3
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	695b      	ldr	r3, [r3, #20]
 8004156:	431a      	orrs	r2, r3
 8004158:	687b      	ldr	r3, [r7, #4]
 800415a:	699b      	ldr	r3, [r3, #24]
 800415c:	431a      	orrs	r2, r3
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	69db      	ldr	r3, [r3, #28]
 8004162:	431a      	orrs	r2, r3
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	6a1b      	ldr	r3, [r3, #32]
 8004168:	431a      	orrs	r2, r3
 800416a:	687b      	ldr	r3, [r7, #4]
 800416c:	681b      	ldr	r3, [r3, #0]
 800416e:	430a      	orrs	r2, r1
 8004170:	601a      	str	r2, [r3, #0]
                                hdma->Init.Mode                | hdma->Init.Priority));

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8004172:	6878      	ldr	r0, [r7, #4]
 8004174:	f000 fb24 	bl	80047c0 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	689b      	ldr	r3, [r3, #8]
 800417c:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004180:	d102      	bne.n	8004188 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8004182:	687b      	ldr	r3, [r7, #4]
 8004184:	2200      	movs	r2, #0
 8004186:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8004188:	687b      	ldr	r3, [r7, #4]
 800418a:	685a      	ldr	r2, [r3, #4]
 800418c:	687b      	ldr	r3, [r7, #4]
 800418e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004190:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8004194:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004196:	687b      	ldr	r3, [r7, #4]
 8004198:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800419a:	687a      	ldr	r2, [r7, #4]
 800419c:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800419e:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80041a0:	687b      	ldr	r3, [r7, #4]
 80041a2:	685b      	ldr	r3, [r3, #4]
 80041a4:	2b00      	cmp	r3, #0
 80041a6:	d010      	beq.n	80041ca <HAL_DMA_Init+0x106>
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	685b      	ldr	r3, [r3, #4]
 80041ac:	2b04      	cmp	r3, #4
 80041ae:	d80c      	bhi.n	80041ca <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80041b0:	6878      	ldr	r0, [r7, #4]
 80041b2:	f000 fb4d 	bl	8004850 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80041ba:	2200      	movs	r2, #0
 80041bc:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80041be:	687b      	ldr	r3, [r7, #4]
 80041c0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041c2:	687a      	ldr	r2, [r7, #4]
 80041c4:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80041c6:	605a      	str	r2, [r3, #4]
 80041c8:	e008      	b.n	80041dc <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80041ca:	687b      	ldr	r3, [r7, #4]
 80041cc:	2200      	movs	r2, #0
 80041ce:	655a      	str	r2, [r3, #84]	; 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80041d0:	687b      	ldr	r3, [r7, #4]
 80041d2:	2200      	movs	r2, #0
 80041d4:	659a      	str	r2, [r3, #88]	; 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80041d6:	687b      	ldr	r3, [r7, #4]
 80041d8:	2200      	movs	r2, #0
 80041da:	65da      	str	r2, [r3, #92]	; 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80041dc:	687b      	ldr	r3, [r7, #4]
 80041de:	2200      	movs	r2, #0
 80041e0:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	2201      	movs	r2, #1
 80041e6:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2200      	movs	r2, #0
 80041ee:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80041f2:	2300      	movs	r3, #0
}
 80041f4:	4618      	mov	r0, r3
 80041f6:	3708      	adds	r7, #8
 80041f8:	46bd      	mov	sp, r7
 80041fa:	bd80      	pop	{r7, pc}
 80041fc:	40020407 	.word	0x40020407
 8004200:	bffdfff8 	.word	0xbffdfff8
 8004204:	cccccccd 	.word	0xcccccccd
 8004208:	40020000 	.word	0x40020000
 800420c:	bffdfbf8 	.word	0xbffdfbf8
 8004210:	40020400 	.word	0x40020400

08004214 <HAL_DMA_DeInit>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8004214:	b580      	push	{r7, lr}
 8004216:	b082      	sub	sp, #8
 8004218:	af00      	add	r7, sp, #0
 800421a:	6078      	str	r0, [r7, #4]
  /* Check the DMA handle allocation */
  if (NULL == hdma)
 800421c:	687b      	ldr	r3, [r7, #4]
 800421e:	2b00      	cmp	r3, #0
 8004220:	d101      	bne.n	8004226 <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 8004222:	2301      	movs	r3, #1
 8004224:	e07b      	b.n	800431e <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 8004226:	687b      	ldr	r3, [r7, #4]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f022 0201 	bic.w	r2, r2, #1
 8004234:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8004236:	687b      	ldr	r3, [r7, #4]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	461a      	mov	r2, r3
 800423c:	4b3a      	ldr	r3, [pc, #232]	; (8004328 <HAL_DMA_DeInit+0x114>)
 800423e:	429a      	cmp	r2, r3
 8004240:	d80f      	bhi.n	8004262 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8004242:	687b      	ldr	r3, [r7, #4]
 8004244:	681b      	ldr	r3, [r3, #0]
 8004246:	461a      	mov	r2, r3
 8004248:	4b38      	ldr	r3, [pc, #224]	; (800432c <HAL_DMA_DeInit+0x118>)
 800424a:	4413      	add	r3, r2
 800424c:	4a38      	ldr	r2, [pc, #224]	; (8004330 <HAL_DMA_DeInit+0x11c>)
 800424e:	fba2 2303 	umull	r2, r3, r2, r3
 8004252:	091b      	lsrs	r3, r3, #4
 8004254:	009a      	lsls	r2, r3, #2
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	4a35      	ldr	r2, [pc, #212]	; (8004334 <HAL_DMA_DeInit+0x120>)
 800425e:	641a      	str	r2, [r3, #64]	; 0x40
 8004260:	e00e      	b.n	8004280 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8004262:	687b      	ldr	r3, [r7, #4]
 8004264:	681b      	ldr	r3, [r3, #0]
 8004266:	461a      	mov	r2, r3
 8004268:	4b33      	ldr	r3, [pc, #204]	; (8004338 <HAL_DMA_DeInit+0x124>)
 800426a:	4413      	add	r3, r2
 800426c:	4a30      	ldr	r2, [pc, #192]	; (8004330 <HAL_DMA_DeInit+0x11c>)
 800426e:	fba2 2303 	umull	r2, r3, r2, r3
 8004272:	091b      	lsrs	r3, r3, #4
 8004274:	009a      	lsls	r2, r3, #2
 8004276:	687b      	ldr	r3, [r7, #4]
 8004278:	645a      	str	r2, [r3, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	4a2f      	ldr	r2, [pc, #188]	; (800433c <HAL_DMA_DeInit+0x128>)
 800427e:	641a      	str	r2, [r3, #64]	; 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR = 0U;
 8004280:	687b      	ldr	r3, [r7, #4]
 8004282:	681b      	ldr	r3, [r3, #0]
 8004284:	2200      	movs	r2, #0
 8004286:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800428c:	f003 021c 	and.w	r2, r3, #28
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004294:	2101      	movs	r1, #1
 8004296:	fa01 f202 	lsl.w	r2, r1, r2
 800429a:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 800429c:	6878      	ldr	r0, [r7, #4]
 800429e:	f000 fa8f 	bl	80047c0 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0U;
 80042a2:	687b      	ldr	r3, [r7, #4]
 80042a4:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80042a6:	2200      	movs	r2, #0
 80042a8:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80042aa:	687b      	ldr	r3, [r7, #4]
 80042ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042ae:	687a      	ldr	r2, [r7, #4]
 80042b0:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80042b2:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0UL) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80042b4:	687b      	ldr	r3, [r7, #4]
 80042b6:	685b      	ldr	r3, [r3, #4]
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d00f      	beq.n	80042dc <HAL_DMA_DeInit+0xc8>
 80042bc:	687b      	ldr	r3, [r7, #4]
 80042be:	685b      	ldr	r3, [r3, #4]
 80042c0:	2b04      	cmp	r3, #4
 80042c2:	d80b      	bhi.n	80042dc <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80042c4:	6878      	ldr	r0, [r7, #4]
 80042c6:	f000 fac3 	bl	8004850 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80042ca:	687b      	ldr	r3, [r7, #4]
 80042cc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80042ce:	2200      	movs	r2, #0
 80042d0:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80042d2:	687b      	ldr	r3, [r7, #4]
 80042d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042d6:	687a      	ldr	r2, [r7, #4]
 80042d8:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80042da:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	2200      	movs	r2, #0
 80042e0:	655a      	str	r2, [r3, #84]	; 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	2200      	movs	r2, #0
 80042e6:	659a      	str	r2, [r3, #88]	; 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 80042e8:	687b      	ldr	r3, [r7, #4]
 80042ea:	2200      	movs	r2, #0
 80042ec:	65da      	str	r2, [r3, #92]	; 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2200      	movs	r2, #0
 80042f2:	62da      	str	r2, [r3, #44]	; 0x2c
  hdma->XferHalfCpltCallback = NULL;
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	2200      	movs	r2, #0
 80042f8:	631a      	str	r2, [r3, #48]	; 0x30
  hdma->XferErrorCallback = NULL;
 80042fa:	687b      	ldr	r3, [r7, #4]
 80042fc:	2200      	movs	r2, #0
 80042fe:	635a      	str	r2, [r3, #52]	; 0x34
  hdma->XferAbortCallback = NULL;
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	2200      	movs	r2, #0
 8004304:	639a      	str	r2, [r3, #56]	; 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	2200      	movs	r2, #0
 800430a:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	2200      	movs	r2, #0
 8004310:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2200      	movs	r2, #0
 8004318:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  return HAL_OK;
 800431c:	2300      	movs	r3, #0
}
 800431e:	4618      	mov	r0, r3
 8004320:	3708      	adds	r7, #8
 8004322:	46bd      	mov	sp, r7
 8004324:	bd80      	pop	{r7, pc}
 8004326:	bf00      	nop
 8004328:	40020407 	.word	0x40020407
 800432c:	bffdfff8 	.word	0xbffdfff8
 8004330:	cccccccd 	.word	0xcccccccd
 8004334:	40020000 	.word	0x40020000
 8004338:	bffdfbf8 	.word	0xbffdfbf8
 800433c:	40020400 	.word	0x40020400

08004340 <HAL_DMA_Start_IT>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004340:	b580      	push	{r7, lr}
 8004342:	b086      	sub	sp, #24
 8004344:	af00      	add	r7, sp, #0
 8004346:	60f8      	str	r0, [r7, #12]
 8004348:	60b9      	str	r1, [r7, #8]
 800434a:	607a      	str	r2, [r7, #4]
 800434c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800434e:	2300      	movs	r3, #0
 8004350:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8004358:	2b01      	cmp	r3, #1
 800435a:	d101      	bne.n	8004360 <HAL_DMA_Start_IT+0x20>
 800435c:	2302      	movs	r3, #2
 800435e:	e069      	b.n	8004434 <HAL_DMA_Start_IT+0xf4>
 8004360:	68fb      	ldr	r3, [r7, #12]
 8004362:	2201      	movs	r2, #1
 8004364:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

  if (hdma->State == HAL_DMA_STATE_READY)
 8004368:	68fb      	ldr	r3, [r7, #12]
 800436a:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800436e:	b2db      	uxtb	r3, r3
 8004370:	2b01      	cmp	r3, #1
 8004372:	d155      	bne.n	8004420 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8004374:	68fb      	ldr	r3, [r7, #12]
 8004376:	2202      	movs	r2, #2
 8004378:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800437c:	68fb      	ldr	r3, [r7, #12]
 800437e:	2200      	movs	r2, #0
 8004380:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8004382:	68fb      	ldr	r3, [r7, #12]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	681a      	ldr	r2, [r3, #0]
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f022 0201 	bic.w	r2, r2, #1
 8004390:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8004392:	683b      	ldr	r3, [r7, #0]
 8004394:	687a      	ldr	r2, [r7, #4]
 8004396:	68b9      	ldr	r1, [r7, #8]
 8004398:	68f8      	ldr	r0, [r7, #12]
 800439a:	f000 f9d3 	bl	8004744 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 800439e:	68fb      	ldr	r3, [r7, #12]
 80043a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043a2:	2b00      	cmp	r3, #0
 80043a4:	d008      	beq.n	80043b8 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	681b      	ldr	r3, [r3, #0]
 80043aa:	681a      	ldr	r2, [r3, #0]
 80043ac:	68fb      	ldr	r3, [r7, #12]
 80043ae:	681b      	ldr	r3, [r3, #0]
 80043b0:	f042 020e 	orr.w	r2, r2, #14
 80043b4:	601a      	str	r2, [r3, #0]
 80043b6:	e00f      	b.n	80043d8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80043b8:	68fb      	ldr	r3, [r7, #12]
 80043ba:	681b      	ldr	r3, [r3, #0]
 80043bc:	681a      	ldr	r2, [r3, #0]
 80043be:	68fb      	ldr	r3, [r7, #12]
 80043c0:	681b      	ldr	r3, [r3, #0]
 80043c2:	f022 0204 	bic.w	r2, r2, #4
 80043c6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 80043c8:	68fb      	ldr	r3, [r7, #12]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	681a      	ldr	r2, [r3, #0]
 80043ce:	68fb      	ldr	r3, [r7, #12]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f042 020a 	orr.w	r2, r2, #10
 80043d6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 80043d8:	68fb      	ldr	r3, [r7, #12]
 80043da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d007      	beq.n	80043f6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 80043e6:	68fb      	ldr	r3, [r7, #12]
 80043e8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043ea:	681a      	ldr	r2, [r3, #0]
 80043ec:	68fb      	ldr	r3, [r7, #12]
 80043ee:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80043f0:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80043f4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 80043f6:	68fb      	ldr	r3, [r7, #12]
 80043f8:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043fa:	2b00      	cmp	r3, #0
 80043fc:	d007      	beq.n	800440e <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004402:	681a      	ldr	r2, [r3, #0]
 8004404:	68fb      	ldr	r3, [r7, #12]
 8004406:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004408:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800440c:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 800440e:	68fb      	ldr	r3, [r7, #12]
 8004410:	681b      	ldr	r3, [r3, #0]
 8004412:	681a      	ldr	r2, [r3, #0]
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	681b      	ldr	r3, [r3, #0]
 8004418:	f042 0201 	orr.w	r2, r2, #1
 800441c:	601a      	str	r2, [r3, #0]
 800441e:	e008      	b.n	8004432 <HAL_DMA_Start_IT+0xf2>
  }
  else
  {
    /* Change the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_BUSY;
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	2280      	movs	r2, #128	; 0x80
 8004424:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004426:	68fb      	ldr	r3, [r7, #12]
 8004428:	2200      	movs	r2, #0
 800442a:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Return error status */
    status = HAL_ERROR;
 800442e:	2301      	movs	r3, #1
 8004430:	75fb      	strb	r3, [r7, #23]
  }

  return status;
 8004432:	7dfb      	ldrb	r3, [r7, #23]
}
 8004434:	4618      	mov	r0, r3
 8004436:	3718      	adds	r7, #24
 8004438:	46bd      	mov	sp, r7
 800443a:	bd80      	pop	{r7, pc}

0800443c <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800443c:	b480      	push	{r7}
 800443e:	b083      	sub	sp, #12
 8004440:	af00      	add	r7, sp, #0
 8004442:	6078      	str	r0, [r7, #4]
  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	2b00      	cmp	r3, #0
 8004448:	d101      	bne.n	800444e <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 800444a:	2301      	movs	r3, #1
 800444c:	e04f      	b.n	80044ee <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 8004454:	b2db      	uxtb	r3, r3
 8004456:	2b02      	cmp	r3, #2
 8004458:	d008      	beq.n	800446c <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	2204      	movs	r2, #4
 800445e:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004460:	687b      	ldr	r3, [r7, #4]
 8004462:	2200      	movs	r2, #0
 8004464:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8004468:	2301      	movs	r3, #1
 800446a:	e040      	b.n	80044ee <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	681b      	ldr	r3, [r3, #0]
 8004470:	681a      	ldr	r2, [r3, #0]
 8004472:	687b      	ldr	r3, [r7, #4]
 8004474:	681b      	ldr	r3, [r3, #0]
 8004476:	f022 020e 	bic.w	r2, r2, #14
 800447a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004480:	681a      	ldr	r2, [r3, #0]
 8004482:	687b      	ldr	r3, [r7, #4]
 8004484:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004486:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800448a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	681b      	ldr	r3, [r3, #0]
 8004490:	681a      	ldr	r2, [r3, #0]
 8004492:	687b      	ldr	r3, [r7, #4]
 8004494:	681b      	ldr	r3, [r3, #0]
 8004496:	f022 0201 	bic.w	r2, r2, #1
 800449a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800449c:	687b      	ldr	r3, [r7, #4]
 800449e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044a0:	f003 021c 	and.w	r2, r3, #28
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80044a8:	2101      	movs	r1, #1
 80044aa:	fa01 f202 	lsl.w	r2, r1, r2
 80044ae:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80044b4:	687a      	ldr	r2, [r7, #4]
 80044b6:	6d12      	ldr	r2, [r2, #80]	; 0x50
 80044b8:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 80044ba:	687b      	ldr	r3, [r7, #4]
 80044bc:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044be:	2b00      	cmp	r3, #0
 80044c0:	d00c      	beq.n	80044dc <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044c6:	681a      	ldr	r2, [r3, #0]
 80044c8:	687b      	ldr	r3, [r7, #4]
 80044ca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80044cc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80044d0:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80044d2:	687b      	ldr	r3, [r7, #4]
 80044d4:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80044d6:	687a      	ldr	r2, [r7, #4]
 80044d8:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 80044da:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	2201      	movs	r2, #1
 80044e0:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80044e4:	687b      	ldr	r3, [r7, #4]
 80044e6:	2200      	movs	r2, #0
 80044e8:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
  }

  return HAL_OK;
 80044ec:	2300      	movs	r3, #0
}
 80044ee:	4618      	mov	r0, r3
 80044f0:	370c      	adds	r7, #12
 80044f2:	46bd      	mov	sp, r7
 80044f4:	bc80      	pop	{r7}
 80044f6:	4770      	bx	lr

080044f8 <HAL_DMA_Abort_IT>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b084      	sub	sp, #16
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004500:	2300      	movs	r3, #0
 8004502:	73fb      	strb	r3, [r7, #15]

  if (hdma->State != HAL_DMA_STATE_BUSY)
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	f893 3025 	ldrb.w	r3, [r3, #37]	; 0x25
 800450a:	b2db      	uxtb	r3, r3
 800450c:	2b02      	cmp	r3, #2
 800450e:	d005      	beq.n	800451c <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	2204      	movs	r2, #4
 8004514:	63da      	str	r2, [r3, #60]	; 0x3c

    status = HAL_ERROR;
 8004516:	2301      	movs	r3, #1
 8004518:	73fb      	strb	r3, [r7, #15]
 800451a:	e047      	b.n	80045ac <HAL_DMA_Abort_IT+0xb4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	681b      	ldr	r3, [r3, #0]
 8004520:	681a      	ldr	r2, [r3, #0]
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	681b      	ldr	r3, [r3, #0]
 8004526:	f022 020e 	bic.w	r2, r2, #14
 800452a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	681a      	ldr	r2, [r3, #0]
 8004532:	687b      	ldr	r3, [r7, #4]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f022 0201 	bic.w	r2, r2, #1
 800453a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004540:	681a      	ldr	r2, [r3, #0]
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004546:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800454a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004550:	f003 021c 	and.w	r2, r3, #28
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004558:	2101      	movs	r1, #1
 800455a:	fa01 f202 	lsl.w	r2, r1, r2
 800455e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004560:	687b      	ldr	r3, [r7, #4]
 8004562:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004564:	687a      	ldr	r2, [r7, #4]
 8004566:	6d12      	ldr	r2, [r2, #80]	; 0x50
 8004568:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 800456a:	687b      	ldr	r3, [r7, #4]
 800456c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800456e:	2b00      	cmp	r3, #0
 8004570:	d00c      	beq.n	800458c <HAL_DMA_Abort_IT+0x94>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8004572:	687b      	ldr	r3, [r7, #4]
 8004574:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004576:	681a      	ldr	r2, [r3, #0]
 8004578:	687b      	ldr	r3, [r7, #4]
 800457a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800457c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004580:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004582:	687b      	ldr	r3, [r7, #4]
 8004584:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004586:	687a      	ldr	r2, [r7, #4]
 8004588:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800458a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	2201      	movs	r2, #1
 8004590:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004594:	687b      	ldr	r3, [r7, #4]
 8004596:	2200      	movs	r2, #0
 8004598:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800459c:	687b      	ldr	r3, [r7, #4]
 800459e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d003      	beq.n	80045ac <HAL_DMA_Abort_IT+0xb4>
    {
      hdma->XferAbortCallback(hdma);
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	4798      	blx	r3
    }
  }
  return status;
 80045ac:	7bfb      	ldrb	r3, [r7, #15]
}
 80045ae:	4618      	mov	r0, r3
 80045b0:	3710      	adds	r7, #16
 80045b2:	46bd      	mov	sp, r7
 80045b4:	bd80      	pop	{r7, pc}
	...

080045b8 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80045b8:	b580      	push	{r7, lr}
 80045ba:	b084      	sub	sp, #16
 80045bc:	af00      	add	r7, sp, #0
 80045be:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80045c4:	681b      	ldr	r3, [r3, #0]
 80045c6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	681b      	ldr	r3, [r3, #0]
 80045ce:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 80045d0:	687b      	ldr	r3, [r7, #4]
 80045d2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80045d4:	f003 031c 	and.w	r3, r3, #28
 80045d8:	2204      	movs	r2, #4
 80045da:	409a      	lsls	r2, r3
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	4013      	ands	r3, r2
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d027      	beq.n	8004634 <HAL_DMA_IRQHandler+0x7c>
 80045e4:	68bb      	ldr	r3, [r7, #8]
 80045e6:	f003 0304 	and.w	r3, r3, #4
 80045ea:	2b00      	cmp	r3, #0
 80045ec:	d022      	beq.n	8004634 <HAL_DMA_IRQHandler+0x7c>
  {
      /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 80045ee:	687b      	ldr	r3, [r7, #4]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	f003 0320 	and.w	r3, r3, #32
 80045f8:	2b00      	cmp	r3, #0
 80045fa:	d107      	bne.n	800460c <HAL_DMA_IRQHandler+0x54>
      {
        /* Disable the half transfer interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	681a      	ldr	r2, [r3, #0]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f022 0204 	bic.w	r2, r2, #4
 800460a:	601a      	str	r2, [r3, #0]
      }
      /* Clear the half transfer complete flag */
      hdma->DmaBaseAddress->IFCR = DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU);
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004610:	f003 021c 	and.w	r2, r3, #28
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004618:	2104      	movs	r1, #4
 800461a:	fa01 f202 	lsl.w	r2, r1, r2
 800461e:	605a      	str	r2, [r3, #4]

      /* DMA peripheral state is not updated in Half Transfer */
      /* but in Transfer Complete case */

      if (hdma->XferHalfCpltCallback != NULL)
 8004620:	687b      	ldr	r3, [r7, #4]
 8004622:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004624:	2b00      	cmp	r3, #0
 8004626:	f000 8081 	beq.w	800472c <HAL_DMA_IRQHandler+0x174>
      {
        /* Half transfer callback */
        hdma->XferHalfCpltCallback(hdma);
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800462e:	6878      	ldr	r0, [r7, #4]
 8004630:	4798      	blx	r3
      if (hdma->XferHalfCpltCallback != NULL)
 8004632:	e07b      	b.n	800472c <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)))) && (0U != (source_it & DMA_IT_TC)))
 8004634:	687b      	ldr	r3, [r7, #4]
 8004636:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004638:	f003 031c 	and.w	r3, r3, #28
 800463c:	2202      	movs	r2, #2
 800463e:	409a      	lsls	r2, r3
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	4013      	ands	r3, r2
 8004644:	2b00      	cmp	r3, #0
 8004646:	d03d      	beq.n	80046c4 <HAL_DMA_IRQHandler+0x10c>
 8004648:	68bb      	ldr	r3, [r7, #8]
 800464a:	f003 0302 	and.w	r3, r3, #2
 800464e:	2b00      	cmp	r3, #0
 8004650:	d038      	beq.n	80046c4 <HAL_DMA_IRQHandler+0x10c>
  {
      if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8004652:	687b      	ldr	r3, [r7, #4]
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	681b      	ldr	r3, [r3, #0]
 8004658:	f003 0320 	and.w	r3, r3, #32
 800465c:	2b00      	cmp	r3, #0
 800465e:	d10b      	bne.n	8004678 <HAL_DMA_IRQHandler+0xc0>
      {
        /* Disable the transfer complete and error interrupt */
        __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	681a      	ldr	r2, [r3, #0]
 8004666:	687b      	ldr	r3, [r7, #4]
 8004668:	681b      	ldr	r3, [r3, #0]
 800466a:	f022 020a 	bic.w	r2, r2, #10
 800466e:	601a      	str	r2, [r3, #0]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	2201      	movs	r2, #1
 8004674:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
      }
      /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1CU)));
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	461a      	mov	r2, r3
 800467e:	4b2e      	ldr	r3, [pc, #184]	; (8004738 <HAL_DMA_IRQHandler+0x180>)
 8004680:	429a      	cmp	r2, r3
 8004682:	d909      	bls.n	8004698 <HAL_DMA_IRQHandler+0xe0>
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004688:	f003 031c 	and.w	r3, r3, #28
 800468c:	4a2b      	ldr	r2, [pc, #172]	; (800473c <HAL_DMA_IRQHandler+0x184>)
 800468e:	2102      	movs	r1, #2
 8004690:	fa01 f303 	lsl.w	r3, r1, r3
 8004694:	6053      	str	r3, [r2, #4]
 8004696:	e008      	b.n	80046aa <HAL_DMA_IRQHandler+0xf2>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800469c:	f003 031c 	and.w	r3, r3, #28
 80046a0:	4a27      	ldr	r2, [pc, #156]	; (8004740 <HAL_DMA_IRQHandler+0x188>)
 80046a2:	2102      	movs	r1, #2
 80046a4:	fa01 f303 	lsl.w	r3, r1, r3
 80046a8:	6053      	str	r3, [r2, #4]

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	2200      	movs	r2, #0
 80046ae:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

      if (hdma->XferCpltCallback != NULL)
 80046b2:	687b      	ldr	r3, [r7, #4]
 80046b4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d038      	beq.n	800472c <HAL_DMA_IRQHandler+0x174>
      {
        /* Transfer complete callback */
        hdma->XferCpltCallback(hdma);
 80046ba:	687b      	ldr	r3, [r7, #4]
 80046bc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	4798      	blx	r3
      if (hdma->XferCpltCallback != NULL)
 80046c2:	e033      	b.n	800472c <HAL_DMA_IRQHandler+0x174>
      }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1CU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046c8:	f003 031c 	and.w	r3, r3, #28
 80046cc:	2208      	movs	r2, #8
 80046ce:	409a      	lsls	r2, r3
 80046d0:	68fb      	ldr	r3, [r7, #12]
 80046d2:	4013      	ands	r3, r2
 80046d4:	2b00      	cmp	r3, #0
 80046d6:	d02a      	beq.n	800472e <HAL_DMA_IRQHandler+0x176>
 80046d8:	68bb      	ldr	r3, [r7, #8]
 80046da:	f003 0308 	and.w	r3, r3, #8
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d025      	beq.n	800472e <HAL_DMA_IRQHandler+0x176>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80046e2:	687b      	ldr	r3, [r7, #4]
 80046e4:	681b      	ldr	r3, [r3, #0]
 80046e6:	681a      	ldr	r2, [r3, #0]
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	681b      	ldr	r3, [r3, #0]
 80046ec:	f022 020e 	bic.w	r2, r2, #14
 80046f0:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046f6:	f003 021c 	and.w	r2, r3, #28
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80046fe:	2101      	movs	r1, #1
 8004700:	fa01 f202 	lsl.w	r2, r1, r2
 8004704:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	2201      	movs	r2, #1
 800470a:	63da      	str	r2, [r3, #60]	; 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800470c:	687b      	ldr	r3, [r7, #4]
 800470e:	2201      	movs	r2, #1
 8004710:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004714:	687b      	ldr	r3, [r7, #4]
 8004716:	2200      	movs	r2, #0
 8004718:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24

    if (hdma->XferErrorCallback != NULL)
 800471c:	687b      	ldr	r3, [r7, #4]
 800471e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004720:	2b00      	cmp	r3, #0
 8004722:	d004      	beq.n	800472e <HAL_DMA_IRQHandler+0x176>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004728:	6878      	ldr	r0, [r7, #4]
 800472a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 800472c:	bf00      	nop
 800472e:	bf00      	nop
}
 8004730:	3710      	adds	r7, #16
 8004732:	46bd      	mov	sp, r7
 8004734:	bd80      	pop	{r7, pc}
 8004736:	bf00      	nop
 8004738:	40020080 	.word	0x40020080
 800473c:	40020400 	.word	0x40020400
 8004740:	40020000 	.word	0x40020000

08004744 <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8004744:	b480      	push	{r7}
 8004746:	b085      	sub	sp, #20
 8004748:	af00      	add	r7, sp, #0
 800474a:	60f8      	str	r0, [r7, #12]
 800474c:	60b9      	str	r1, [r7, #8]
 800474e:	607a      	str	r2, [r7, #4]
 8004750:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8004752:	68fb      	ldr	r3, [r7, #12]
 8004754:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004756:	68fa      	ldr	r2, [r7, #12]
 8004758:	6d12      	ldr	r2, [r2, #80]	; 0x50
 800475a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800475c:	68fb      	ldr	r3, [r7, #12]
 800475e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004760:	2b00      	cmp	r3, #0
 8004762:	d004      	beq.n	800476e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004768:	68fa      	ldr	r2, [r7, #12]
 800476a:	6dd2      	ldr	r2, [r2, #92]	; 0x5c
 800476c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1CU));
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004772:	f003 021c 	and.w	r2, r3, #28
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800477a:	2101      	movs	r1, #1
 800477c:	fa01 f202 	lsl.w	r2, r1, r2
 8004780:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	683a      	ldr	r2, [r7, #0]
 8004788:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800478a:	68fb      	ldr	r3, [r7, #12]
 800478c:	689b      	ldr	r3, [r3, #8]
 800478e:	2b10      	cmp	r3, #16
 8004790:	d108      	bne.n	80047a4 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8004792:	68fb      	ldr	r3, [r7, #12]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	687a      	ldr	r2, [r7, #4]
 8004798:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800479a:	68fb      	ldr	r3, [r7, #12]
 800479c:	681b      	ldr	r3, [r3, #0]
 800479e:	68ba      	ldr	r2, [r7, #8]
 80047a0:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 80047a2:	e007      	b.n	80047b4 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	681b      	ldr	r3, [r3, #0]
 80047a8:	68ba      	ldr	r2, [r7, #8]
 80047aa:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	687a      	ldr	r2, [r7, #4]
 80047b2:	60da      	str	r2, [r3, #12]
}
 80047b4:	bf00      	nop
 80047b6:	3714      	adds	r7, #20
 80047b8:	46bd      	mov	sp, r7
 80047ba:	bc80      	pop	{r7}
 80047bc:	4770      	bx	lr
	...

080047c0 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80047c0:	b480      	push	{r7}
 80047c2:	b085      	sub	sp, #20
 80047c4:	af00      	add	r7, sp, #0
 80047c6:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 80047c8:	687b      	ldr	r3, [r7, #4]
 80047ca:	681b      	ldr	r3, [r3, #0]
 80047cc:	461a      	mov	r2, r3
 80047ce:	4b1c      	ldr	r3, [pc, #112]	; (8004840 <DMA_CalcDMAMUXChannelBaseAndMask+0x80>)
 80047d0:	429a      	cmp	r2, r3
 80047d2:	d813      	bhi.n	80047fc <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>
  {
    /* DMA1 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047d8:	089b      	lsrs	r3, r3, #2
 80047da:	009b      	lsls	r3, r3, #2
 80047dc:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 80047e0:	f503 3302 	add.w	r3, r3, #133120	; 0x20800
 80047e4:	687a      	ldr	r2, [r7, #4]
 80047e6:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	681b      	ldr	r3, [r3, #0]
 80047ec:	b2db      	uxtb	r3, r3
 80047ee:	3b08      	subs	r3, #8
 80047f0:	4a14      	ldr	r2, [pc, #80]	; (8004844 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 80047f2:	fba2 2303 	umull	r2, r3, r2, r3
 80047f6:	091b      	lsrs	r3, r3, #4
 80047f8:	60fb      	str	r3, [r7, #12]
 80047fa:	e011      	b.n	8004820 <DMA_CalcDMAMUXChannelBaseAndMask+0x60>
  }
  else
  {
    /* DMA2 */
    /* Associate a DMA Channel to a DMAMUX channel */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 80047fc:	687b      	ldr	r3, [r7, #4]
 80047fe:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004800:	089b      	lsrs	r3, r3, #2
 8004802:	009a      	lsls	r2, r3, #2
 8004804:	4b10      	ldr	r3, [pc, #64]	; (8004848 <DMA_CalcDMAMUXChannelBaseAndMask+0x88>)
 8004806:	4413      	add	r3, r2
 8004808:	687a      	ldr	r2, [r7, #4]
 800480a:	6493      	str	r3, [r2, #72]	; 0x48

    /* Prepare channel_number used for DMAmuxChannelStatusMask computation */
    channel_number = (((((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U) + 7U);
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	681b      	ldr	r3, [r3, #0]
 8004810:	b2db      	uxtb	r3, r3
 8004812:	3b08      	subs	r3, #8
 8004814:	4a0b      	ldr	r2, [pc, #44]	; (8004844 <DMA_CalcDMAMUXChannelBaseAndMask+0x84>)
 8004816:	fba2 2303 	umull	r2, r3, r2, r3
 800481a:	091b      	lsrs	r3, r3, #4
 800481c:	3307      	adds	r3, #7
 800481e:	60fb      	str	r3, [r7, #12]
  }

  /* Initialize the field DMAmuxChannelStatus to DMAMUX1_ChannelStatus base */
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8004820:	687b      	ldr	r3, [r7, #4]
 8004822:	4a0a      	ldr	r2, [pc, #40]	; (800484c <DMA_CalcDMAMUXChannelBaseAndMask+0x8c>)
 8004824:	64da      	str	r2, [r3, #76]	; 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8004826:	68fb      	ldr	r3, [r7, #12]
 8004828:	f003 031f 	and.w	r3, r3, #31
 800482c:	2201      	movs	r2, #1
 800482e:	409a      	lsls	r2, r3
 8004830:	687b      	ldr	r3, [r7, #4]
 8004832:	651a      	str	r2, [r3, #80]	; 0x50
}
 8004834:	bf00      	nop
 8004836:	3714      	adds	r7, #20
 8004838:	46bd      	mov	sp, r7
 800483a:	bc80      	pop	{r7}
 800483c:	4770      	bx	lr
 800483e:	bf00      	nop
 8004840:	40020407 	.word	0x40020407
 8004844:	cccccccd 	.word	0xcccccccd
 8004848:	4002081c 	.word	0x4002081c
 800484c:	40020880 	.word	0x40020880

08004850 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *             the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8004850:	b480      	push	{r7}
 8004852:	b085      	sub	sp, #20
 8004854:	af00      	add	r7, sp, #0
 8004856:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8004858:	687b      	ldr	r3, [r7, #4]
 800485a:	685b      	ldr	r3, [r3, #4]
 800485c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004860:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8004862:	68fa      	ldr	r2, [r7, #12]
 8004864:	4b0a      	ldr	r3, [pc, #40]	; (8004890 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8004866:	4413      	add	r3, r2
 8004868:	009b      	lsls	r3, r3, #2
 800486a:	461a      	mov	r2, r3
 800486c:	687b      	ldr	r3, [r7, #4]
 800486e:	655a      	str	r2, [r3, #84]	; 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8004870:	687b      	ldr	r3, [r7, #4]
 8004872:	4a08      	ldr	r2, [pc, #32]	; (8004894 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8004874:	659a      	str	r2, [r3, #88]	; 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8004876:	68fb      	ldr	r3, [r7, #12]
 8004878:	3b01      	subs	r3, #1
 800487a:	f003 0303 	and.w	r3, r3, #3
 800487e:	2201      	movs	r2, #1
 8004880:	409a      	lsls	r2, r3
 8004882:	687b      	ldr	r3, [r7, #4]
 8004884:	65da      	str	r2, [r3, #92]	; 0x5c
}
 8004886:	bf00      	nop
 8004888:	3714      	adds	r7, #20
 800488a:	46bd      	mov	sp, r7
 800488c:	bc80      	pop	{r7}
 800488e:	4770      	bx	lr
 8004890:	1000823f 	.word	0x1000823f
 8004894:	40020940 	.word	0x40020940

08004898 <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 8004898:	b480      	push	{r7}
 800489a:	b087      	sub	sp, #28
 800489c:	af00      	add	r7, sp, #0
 800489e:	60f8      	str	r0, [r7, #12]
 80048a0:	460b      	mov	r3, r1
 80048a2:	607a      	str	r2, [r7, #4]
 80048a4:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80048a6:	2300      	movs	r3, #0
 80048a8:	75fb      	strb	r3, [r7, #23]

  switch (CallbackID)
 80048aa:	7afb      	ldrb	r3, [r7, #11]
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	d103      	bne.n	80048b8 <HAL_EXTI_RegisterCallback+0x20>
  {
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80048b0:	68fb      	ldr	r3, [r7, #12]
 80048b2:	687a      	ldr	r2, [r7, #4]
 80048b4:	605a      	str	r2, [r3, #4]
      break;
 80048b6:	e002      	b.n	80048be <HAL_EXTI_RegisterCallback+0x26>

    default:
      status = HAL_ERROR;
 80048b8:	2301      	movs	r3, #1
 80048ba:	75fb      	strb	r3, [r7, #23]
      break;
 80048bc:	bf00      	nop
  }

  return status;
 80048be:	7dfb      	ldrb	r3, [r7, #23]
}
 80048c0:	4618      	mov	r0, r3
 80048c2:	371c      	adds	r7, #28
 80048c4:	46bd      	mov	sp, r7
 80048c6:	bc80      	pop	{r7}
 80048c8:	4770      	bx	lr

080048ca <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 80048ca:	b480      	push	{r7}
 80048cc:	b083      	sub	sp, #12
 80048ce:	af00      	add	r7, sp, #0
 80048d0:	6078      	str	r0, [r7, #4]
 80048d2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 80048d4:	687b      	ldr	r3, [r7, #4]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d101      	bne.n	80048de <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 80048da:	2301      	movs	r3, #1
 80048dc:	e003      	b.n	80048e6 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 80048de:	687b      	ldr	r3, [r7, #4]
 80048e0:	683a      	ldr	r2, [r7, #0]
 80048e2:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 80048e4:	2300      	movs	r3, #0
  }
}
 80048e6:	4618      	mov	r0, r3
 80048e8:	370c      	adds	r7, #12
 80048ea:	46bd      	mov	sp, r7
 80048ec:	bc80      	pop	{r7}
 80048ee:	4770      	bx	lr

080048f0 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80048f0:	b480      	push	{r7}
 80048f2:	b087      	sub	sp, #28
 80048f4:	af00      	add	r7, sp, #0
 80048f6:	6078      	str	r0, [r7, #4]
 80048f8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80048fa:	2300      	movs	r3, #0
 80048fc:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80048fe:	e140      	b.n	8004b82 <HAL_GPIO_Init+0x292>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8004900:	683b      	ldr	r3, [r7, #0]
 8004902:	681a      	ldr	r2, [r3, #0]
 8004904:	2101      	movs	r1, #1
 8004906:	697b      	ldr	r3, [r7, #20]
 8004908:	fa01 f303 	lsl.w	r3, r1, r3
 800490c:	4013      	ands	r3, r2
 800490e:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8004910:	68fb      	ldr	r3, [r7, #12]
 8004912:	2b00      	cmp	r3, #0
 8004914:	f000 8132 	beq.w	8004b7c <HAL_GPIO_Init+0x28c>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8004918:	683b      	ldr	r3, [r7, #0]
 800491a:	685b      	ldr	r3, [r3, #4]
 800491c:	2b01      	cmp	r3, #1
 800491e:	d00b      	beq.n	8004938 <HAL_GPIO_Init+0x48>
 8004920:	683b      	ldr	r3, [r7, #0]
 8004922:	685b      	ldr	r3, [r3, #4]
 8004924:	2b02      	cmp	r3, #2
 8004926:	d007      	beq.n	8004938 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004928:	683b      	ldr	r3, [r7, #0]
 800492a:	685b      	ldr	r3, [r3, #4]
      if ((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800492c:	2b11      	cmp	r3, #17
 800492e:	d003      	beq.n	8004938 <HAL_GPIO_Init+0x48>
          (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8004930:	683b      	ldr	r3, [r7, #0]
 8004932:	685b      	ldr	r3, [r3, #4]
 8004934:	2b12      	cmp	r3, #18
 8004936:	d130      	bne.n	800499a <HAL_GPIO_Init+0xaa>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	689b      	ldr	r3, [r3, #8]
 800493c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800493e:	697b      	ldr	r3, [r7, #20]
 8004940:	005b      	lsls	r3, r3, #1
 8004942:	2203      	movs	r2, #3
 8004944:	fa02 f303 	lsl.w	r3, r2, r3
 8004948:	43db      	mvns	r3, r3
 800494a:	693a      	ldr	r2, [r7, #16]
 800494c:	4013      	ands	r3, r2
 800494e:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004950:	683b      	ldr	r3, [r7, #0]
 8004952:	68da      	ldr	r2, [r3, #12]
 8004954:	697b      	ldr	r3, [r7, #20]
 8004956:	005b      	lsls	r3, r3, #1
 8004958:	fa02 f303 	lsl.w	r3, r2, r3
 800495c:	693a      	ldr	r2, [r7, #16]
 800495e:	4313      	orrs	r3, r2
 8004960:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8004962:	687b      	ldr	r3, [r7, #4]
 8004964:	693a      	ldr	r2, [r7, #16]
 8004966:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	685b      	ldr	r3, [r3, #4]
 800496c:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800496e:	2201      	movs	r2, #1
 8004970:	697b      	ldr	r3, [r7, #20]
 8004972:	fa02 f303 	lsl.w	r3, r2, r3
 8004976:	43db      	mvns	r3, r3
 8004978:	693a      	ldr	r2, [r7, #16]
 800497a:	4013      	ands	r3, r2
 800497c:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 800497e:	683b      	ldr	r3, [r7, #0]
 8004980:	685b      	ldr	r3, [r3, #4]
 8004982:	091b      	lsrs	r3, r3, #4
 8004984:	f003 0201 	and.w	r2, r3, #1
 8004988:	697b      	ldr	r3, [r7, #20]
 800498a:	fa02 f303 	lsl.w	r3, r2, r3
 800498e:	693a      	ldr	r2, [r7, #16]
 8004990:	4313      	orrs	r3, r2
 8004992:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	693a      	ldr	r2, [r7, #16]
 8004998:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	68db      	ldr	r3, [r3, #12]
 800499e:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80049a0:	697b      	ldr	r3, [r7, #20]
 80049a2:	005b      	lsls	r3, r3, #1
 80049a4:	2203      	movs	r2, #3
 80049a6:	fa02 f303 	lsl.w	r3, r2, r3
 80049aa:	43db      	mvns	r3, r3
 80049ac:	693a      	ldr	r2, [r7, #16]
 80049ae:	4013      	ands	r3, r2
 80049b0:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80049b2:	683b      	ldr	r3, [r7, #0]
 80049b4:	689a      	ldr	r2, [r3, #8]
 80049b6:	697b      	ldr	r3, [r7, #20]
 80049b8:	005b      	lsls	r3, r3, #1
 80049ba:	fa02 f303 	lsl.w	r3, r2, r3
 80049be:	693a      	ldr	r2, [r7, #16]
 80049c0:	4313      	orrs	r3, r2
 80049c2:	613b      	str	r3, [r7, #16]
      GPIOx->PUPDR = temp;
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	693a      	ldr	r2, [r7, #16]
 80049c8:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80049ca:	683b      	ldr	r3, [r7, #0]
 80049cc:	685b      	ldr	r3, [r3, #4]
 80049ce:	2b02      	cmp	r3, #2
 80049d0:	d003      	beq.n	80049da <HAL_GPIO_Init+0xea>
 80049d2:	683b      	ldr	r3, [r7, #0]
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	2b12      	cmp	r3, #18
 80049d8:	d123      	bne.n	8004a22 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80049da:	697b      	ldr	r3, [r7, #20]
 80049dc:	08da      	lsrs	r2, r3, #3
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	3208      	adds	r2, #8
 80049e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80049e6:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	f003 0307 	and.w	r3, r3, #7
 80049ee:	009b      	lsls	r3, r3, #2
 80049f0:	220f      	movs	r2, #15
 80049f2:	fa02 f303 	lsl.w	r3, r2, r3
 80049f6:	43db      	mvns	r3, r3
 80049f8:	693a      	ldr	r2, [r7, #16]
 80049fa:	4013      	ands	r3, r2
 80049fc:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80049fe:	683b      	ldr	r3, [r7, #0]
 8004a00:	691a      	ldr	r2, [r3, #16]
 8004a02:	697b      	ldr	r3, [r7, #20]
 8004a04:	f003 0307 	and.w	r3, r3, #7
 8004a08:	009b      	lsls	r3, r3, #2
 8004a0a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a0e:	693a      	ldr	r2, [r7, #16]
 8004a10:	4313      	orrs	r3, r2
 8004a12:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8004a14:	697b      	ldr	r3, [r7, #20]
 8004a16:	08da      	lsrs	r2, r3, #3
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	3208      	adds	r2, #8
 8004a1c:	6939      	ldr	r1, [r7, #16]
 8004a1e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8004a28:	697b      	ldr	r3, [r7, #20]
 8004a2a:	005b      	lsls	r3, r3, #1
 8004a2c:	2203      	movs	r2, #3
 8004a2e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a32:	43db      	mvns	r3, r3
 8004a34:	693a      	ldr	r2, [r7, #16]
 8004a36:	4013      	ands	r3, r2
 8004a38:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004a3a:	683b      	ldr	r3, [r7, #0]
 8004a3c:	685b      	ldr	r3, [r3, #4]
 8004a3e:	f003 0203 	and.w	r2, r3, #3
 8004a42:	697b      	ldr	r3, [r7, #20]
 8004a44:	005b      	lsls	r3, r3, #1
 8004a46:	fa02 f303 	lsl.w	r3, r2, r3
 8004a4a:	693a      	ldr	r2, [r7, #16]
 8004a4c:	4313      	orrs	r3, r2
 8004a4e:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	693a      	ldr	r2, [r7, #16]
 8004a54:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	685b      	ldr	r3, [r3, #4]
 8004a5a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004a5e:	2b00      	cmp	r3, #0
 8004a60:	f000 808c 	beq.w	8004b7c <HAL_GPIO_Init+0x28c>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8004a64:	4a4e      	ldr	r2, [pc, #312]	; (8004ba0 <HAL_GPIO_Init+0x2b0>)
 8004a66:	697b      	ldr	r3, [r7, #20]
 8004a68:	089b      	lsrs	r3, r3, #2
 8004a6a:	3302      	adds	r3, #2
 8004a6c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a70:	613b      	str	r3, [r7, #16]
        temp &= ~(0x07uL << (4U * (position & 0x03U)));
 8004a72:	697b      	ldr	r3, [r7, #20]
 8004a74:	f003 0303 	and.w	r3, r3, #3
 8004a78:	009b      	lsls	r3, r3, #2
 8004a7a:	2207      	movs	r2, #7
 8004a7c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a80:	43db      	mvns	r3, r3
 8004a82:	693a      	ldr	r2, [r7, #16]
 8004a84:	4013      	ands	r3, r2
 8004a86:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004a8e:	d00d      	beq.n	8004aac <HAL_GPIO_Init+0x1bc>
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	4a44      	ldr	r2, [pc, #272]	; (8004ba4 <HAL_GPIO_Init+0x2b4>)
 8004a94:	4293      	cmp	r3, r2
 8004a96:	d007      	beq.n	8004aa8 <HAL_GPIO_Init+0x1b8>
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	4a43      	ldr	r2, [pc, #268]	; (8004ba8 <HAL_GPIO_Init+0x2b8>)
 8004a9c:	4293      	cmp	r3, r2
 8004a9e:	d101      	bne.n	8004aa4 <HAL_GPIO_Init+0x1b4>
 8004aa0:	2302      	movs	r3, #2
 8004aa2:	e004      	b.n	8004aae <HAL_GPIO_Init+0x1be>
 8004aa4:	2307      	movs	r3, #7
 8004aa6:	e002      	b.n	8004aae <HAL_GPIO_Init+0x1be>
 8004aa8:	2301      	movs	r3, #1
 8004aaa:	e000      	b.n	8004aae <HAL_GPIO_Init+0x1be>
 8004aac:	2300      	movs	r3, #0
 8004aae:	697a      	ldr	r2, [r7, #20]
 8004ab0:	f002 0203 	and.w	r2, r2, #3
 8004ab4:	0092      	lsls	r2, r2, #2
 8004ab6:	4093      	lsls	r3, r2
 8004ab8:	693a      	ldr	r2, [r7, #16]
 8004aba:	4313      	orrs	r3, r2
 8004abc:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 8004abe:	4938      	ldr	r1, [pc, #224]	; (8004ba0 <HAL_GPIO_Init+0x2b0>)
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	089b      	lsrs	r3, r3, #2
 8004ac4:	3302      	adds	r3, #2
 8004ac6:	693a      	ldr	r2, [r7, #16]
 8004ac8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        temp = EXTI->C2IMR1;
#else
        temp = EXTI->IMR1;
 8004acc:	4b37      	ldr	r3, [pc, #220]	; (8004bac <HAL_GPIO_Init+0x2bc>)
 8004ace:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8004ad2:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8004ad4:	68fb      	ldr	r3, [r7, #12]
 8004ad6:	43db      	mvns	r3, r3
 8004ad8:	693a      	ldr	r2, [r7, #16]
 8004ada:	4013      	ands	r3, r2
 8004adc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8004ade:	683b      	ldr	r3, [r7, #0]
 8004ae0:	685b      	ldr	r3, [r3, #4]
 8004ae2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8004ae6:	2b00      	cmp	r3, #0
 8004ae8:	d003      	beq.n	8004af2 <HAL_GPIO_Init+0x202>
        {
          temp |= iocurrent;
 8004aea:	693a      	ldr	r2, [r7, #16]
 8004aec:	68fb      	ldr	r3, [r7, #12]
 8004aee:	4313      	orrs	r3, r2
 8004af0:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 = temp;
#else
        EXTI->IMR1 = temp;
 8004af2:	4a2e      	ldr	r2, [pc, #184]	; (8004bac <HAL_GPIO_Init+0x2bc>)
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
#endif /* CORE_CM0PLUS */

#ifdef CORE_CM0PLUS
        temp = EXTI->C2EMR1;
#else
        temp = EXTI->EMR1;
 8004afa:	4b2c      	ldr	r3, [pc, #176]	; (8004bac <HAL_GPIO_Init+0x2bc>)
 8004afc:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8004b00:	613b      	str	r3, [r7, #16]
#endif /* CORE_CM0PLUS */
        temp &= ~(iocurrent);
 8004b02:	68fb      	ldr	r3, [r7, #12]
 8004b04:	43db      	mvns	r3, r3
 8004b06:	693a      	ldr	r2, [r7, #16]
 8004b08:	4013      	ands	r3, r2
 8004b0a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8004b0c:	683b      	ldr	r3, [r7, #0]
 8004b0e:	685b      	ldr	r3, [r3, #4]
 8004b10:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004b14:	2b00      	cmp	r3, #0
 8004b16:	d003      	beq.n	8004b20 <HAL_GPIO_Init+0x230>
        {
          temp |= iocurrent;
 8004b18:	693a      	ldr	r2, [r7, #16]
 8004b1a:	68fb      	ldr	r3, [r7, #12]
 8004b1c:	4313      	orrs	r3, r2
 8004b1e:	613b      	str	r3, [r7, #16]
        }
#ifdef CORE_CM0PLUS
        EXTI->C2EMR1 = temp;
#else
        EXTI->EMR1 = temp;
 8004b20:	4a22      	ldr	r2, [pc, #136]	; (8004bac <HAL_GPIO_Init+0x2bc>)
 8004b22:	693b      	ldr	r3, [r7, #16]
 8004b24:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8004b28:	4b20      	ldr	r3, [pc, #128]	; (8004bac <HAL_GPIO_Init+0x2bc>)
 8004b2a:	681b      	ldr	r3, [r3, #0]
 8004b2c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	43db      	mvns	r3, r3
 8004b32:	693a      	ldr	r2, [r7, #16]
 8004b34:	4013      	ands	r3, r2
 8004b36:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8004b38:	683b      	ldr	r3, [r7, #0]
 8004b3a:	685b      	ldr	r3, [r3, #4]
 8004b3c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004b40:	2b00      	cmp	r3, #0
 8004b42:	d003      	beq.n	8004b4c <HAL_GPIO_Init+0x25c>
        {
          temp |= iocurrent;
 8004b44:	693a      	ldr	r2, [r7, #16]
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	4313      	orrs	r3, r2
 8004b4a:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8004b4c:	4a17      	ldr	r2, [pc, #92]	; (8004bac <HAL_GPIO_Init+0x2bc>)
 8004b4e:	693b      	ldr	r3, [r7, #16]
 8004b50:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 8004b52:	4b16      	ldr	r3, [pc, #88]	; (8004bac <HAL_GPIO_Init+0x2bc>)
 8004b54:	685b      	ldr	r3, [r3, #4]
 8004b56:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	43db      	mvns	r3, r3
 8004b5c:	693a      	ldr	r2, [r7, #16]
 8004b5e:	4013      	ands	r3, r2
 8004b60:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8004b62:	683b      	ldr	r3, [r7, #0]
 8004b64:	685b      	ldr	r3, [r3, #4]
 8004b66:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8004b6a:	2b00      	cmp	r3, #0
 8004b6c:	d003      	beq.n	8004b76 <HAL_GPIO_Init+0x286>
        {
          temp |= iocurrent;
 8004b6e:	693a      	ldr	r2, [r7, #16]
 8004b70:	68fb      	ldr	r3, [r7, #12]
 8004b72:	4313      	orrs	r3, r2
 8004b74:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8004b76:	4a0d      	ldr	r2, [pc, #52]	; (8004bac <HAL_GPIO_Init+0x2bc>)
 8004b78:	693b      	ldr	r3, [r7, #16]
 8004b7a:	6053      	str	r3, [r2, #4]
      }
    }

    position++;
 8004b7c:	697b      	ldr	r3, [r7, #20]
 8004b7e:	3301      	adds	r3, #1
 8004b80:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8004b82:	683b      	ldr	r3, [r7, #0]
 8004b84:	681a      	ldr	r2, [r3, #0]
 8004b86:	697b      	ldr	r3, [r7, #20]
 8004b88:	fa22 f303 	lsr.w	r3, r2, r3
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	f47f aeb7 	bne.w	8004900 <HAL_GPIO_Init+0x10>
  }
}
 8004b92:	bf00      	nop
 8004b94:	bf00      	nop
 8004b96:	371c      	adds	r7, #28
 8004b98:	46bd      	mov	sp, r7
 8004b9a:	bc80      	pop	{r7}
 8004b9c:	4770      	bx	lr
 8004b9e:	bf00      	nop
 8004ba0:	40010000 	.word	0x40010000
 8004ba4:	48000400 	.word	0x48000400
 8004ba8:	48000800 	.word	0x48000800
 8004bac:	58000800 	.word	0x58000800

08004bb0 <HAL_GPIO_DeInit>:
  * @param GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8004bb0:	b480      	push	{r7}
 8004bb2:	b087      	sub	sp, #28
 8004bb4:	af00      	add	r7, sp, #0
 8004bb6:	6078      	str	r0, [r7, #4]
 8004bb8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8004bba:	2300      	movs	r3, #0
 8004bbc:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 8004bbe:	e0af      	b.n	8004d20 <HAL_GPIO_DeInit+0x170>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8004bc0:	2201      	movs	r2, #1
 8004bc2:	697b      	ldr	r3, [r7, #20]
 8004bc4:	fa02 f303 	lsl.w	r3, r2, r3
 8004bc8:	683a      	ldr	r2, [r7, #0]
 8004bca:	4013      	ands	r3, r2
 8004bcc:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8004bce:	693b      	ldr	r3, [r7, #16]
 8004bd0:	2b00      	cmp	r3, #0
 8004bd2:	f000 80a2 	beq.w	8004d1a <HAL_GPIO_DeInit+0x16a>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8004bd6:	4a59      	ldr	r2, [pc, #356]	; (8004d3c <HAL_GPIO_DeInit+0x18c>)
 8004bd8:	697b      	ldr	r3, [r7, #20]
 8004bda:	089b      	lsrs	r3, r3, #2
 8004bdc:	3302      	adds	r3, #2
 8004bde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004be2:	60fb      	str	r3, [r7, #12]
      tmp &= (0x07uL << (4U * (position & 0x03U)));
 8004be4:	697b      	ldr	r3, [r7, #20]
 8004be6:	f003 0303 	and.w	r3, r3, #3
 8004bea:	009b      	lsls	r3, r3, #2
 8004bec:	2207      	movs	r2, #7
 8004bee:	fa02 f303 	lsl.w	r3, r2, r3
 8004bf2:	68fa      	ldr	r2, [r7, #12]
 8004bf4:	4013      	ands	r3, r2
 8004bf6:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 8004bfe:	d00d      	beq.n	8004c1c <HAL_GPIO_DeInit+0x6c>
 8004c00:	687b      	ldr	r3, [r7, #4]
 8004c02:	4a4f      	ldr	r2, [pc, #316]	; (8004d40 <HAL_GPIO_DeInit+0x190>)
 8004c04:	4293      	cmp	r3, r2
 8004c06:	d007      	beq.n	8004c18 <HAL_GPIO_DeInit+0x68>
 8004c08:	687b      	ldr	r3, [r7, #4]
 8004c0a:	4a4e      	ldr	r2, [pc, #312]	; (8004d44 <HAL_GPIO_DeInit+0x194>)
 8004c0c:	4293      	cmp	r3, r2
 8004c0e:	d101      	bne.n	8004c14 <HAL_GPIO_DeInit+0x64>
 8004c10:	2302      	movs	r3, #2
 8004c12:	e004      	b.n	8004c1e <HAL_GPIO_DeInit+0x6e>
 8004c14:	2307      	movs	r3, #7
 8004c16:	e002      	b.n	8004c1e <HAL_GPIO_DeInit+0x6e>
 8004c18:	2301      	movs	r3, #1
 8004c1a:	e000      	b.n	8004c1e <HAL_GPIO_DeInit+0x6e>
 8004c1c:	2300      	movs	r3, #0
 8004c1e:	697a      	ldr	r2, [r7, #20]
 8004c20:	f002 0203 	and.w	r2, r2, #3
 8004c24:	0092      	lsls	r2, r2, #2
 8004c26:	4093      	lsls	r3, r2
 8004c28:	68fa      	ldr	r2, [r7, #12]
 8004c2a:	429a      	cmp	r2, r3
 8004c2c:	d136      	bne.n	8004c9c <HAL_GPIO_DeInit+0xec>
        /* Clear EXTI line configuration */
#ifdef CORE_CM0PLUS
        EXTI->C2IMR1 &= ~(iocurrent);
        EXTI->C2EMR1 &= ~(iocurrent);
#else
        EXTI->IMR1 &= ~(iocurrent);
 8004c2e:	4b46      	ldr	r3, [pc, #280]	; (8004d48 <HAL_GPIO_DeInit+0x198>)
 8004c30:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8004c34:	693b      	ldr	r3, [r7, #16]
 8004c36:	43db      	mvns	r3, r3
 8004c38:	4943      	ldr	r1, [pc, #268]	; (8004d48 <HAL_GPIO_DeInit+0x198>)
 8004c3a:	4013      	ands	r3, r2
 8004c3c:	f8c1 3080 	str.w	r3, [r1, #128]	; 0x80
        EXTI->EMR1 &= ~(iocurrent);
 8004c40:	4b41      	ldr	r3, [pc, #260]	; (8004d48 <HAL_GPIO_DeInit+0x198>)
 8004c42:	f8d3 2084 	ldr.w	r2, [r3, #132]	; 0x84
 8004c46:	693b      	ldr	r3, [r7, #16]
 8004c48:	43db      	mvns	r3, r3
 8004c4a:	493f      	ldr	r1, [pc, #252]	; (8004d48 <HAL_GPIO_DeInit+0x198>)
 8004c4c:	4013      	ands	r3, r2
 8004c4e:	f8c1 3084 	str.w	r3, [r1, #132]	; 0x84
#endif /* CORE_CM0PLUS */

        /* Clear Rising Falling edge configuration */
        EXTI->RTSR1 &= ~(iocurrent);
 8004c52:	4b3d      	ldr	r3, [pc, #244]	; (8004d48 <HAL_GPIO_DeInit+0x198>)
 8004c54:	681a      	ldr	r2, [r3, #0]
 8004c56:	693b      	ldr	r3, [r7, #16]
 8004c58:	43db      	mvns	r3, r3
 8004c5a:	493b      	ldr	r1, [pc, #236]	; (8004d48 <HAL_GPIO_DeInit+0x198>)
 8004c5c:	4013      	ands	r3, r2
 8004c5e:	600b      	str	r3, [r1, #0]
        EXTI->FTSR1 &= ~(iocurrent);
 8004c60:	4b39      	ldr	r3, [pc, #228]	; (8004d48 <HAL_GPIO_DeInit+0x198>)
 8004c62:	685a      	ldr	r2, [r3, #4]
 8004c64:	693b      	ldr	r3, [r7, #16]
 8004c66:	43db      	mvns	r3, r3
 8004c68:	4937      	ldr	r1, [pc, #220]	; (8004d48 <HAL_GPIO_DeInit+0x198>)
 8004c6a:	4013      	ands	r3, r2
 8004c6c:	604b      	str	r3, [r1, #4]

        /* Clear EXTICR configuration */
        tmp = 0x07uL << (4u * (position & 0x03U));
 8004c6e:	697b      	ldr	r3, [r7, #20]
 8004c70:	f003 0303 	and.w	r3, r3, #3
 8004c74:	009b      	lsls	r3, r3, #2
 8004c76:	2207      	movs	r2, #7
 8004c78:	fa02 f303 	lsl.w	r3, r2, r3
 8004c7c:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8004c7e:	4a2f      	ldr	r2, [pc, #188]	; (8004d3c <HAL_GPIO_DeInit+0x18c>)
 8004c80:	697b      	ldr	r3, [r7, #20]
 8004c82:	089b      	lsrs	r3, r3, #2
 8004c84:	3302      	adds	r3, #2
 8004c86:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	43da      	mvns	r2, r3
 8004c8e:	482b      	ldr	r0, [pc, #172]	; (8004d3c <HAL_GPIO_DeInit+0x18c>)
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	089b      	lsrs	r3, r3, #2
 8004c94:	400a      	ands	r2, r1
 8004c96:	3302      	adds	r3, #2
 8004c98:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2U));
 8004c9c:	687b      	ldr	r3, [r7, #4]
 8004c9e:	681a      	ldr	r2, [r3, #0]
 8004ca0:	697b      	ldr	r3, [r7, #20]
 8004ca2:	005b      	lsls	r3, r3, #1
 8004ca4:	2103      	movs	r1, #3
 8004ca6:	fa01 f303 	lsl.w	r3, r1, r3
 8004caa:	431a      	orrs	r2, r3
 8004cac:	687b      	ldr	r3, [r7, #4]
 8004cae:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3U] &= ~(0xFU << ((position & 0x07U) * 4U)) ;
 8004cb0:	697b      	ldr	r3, [r7, #20]
 8004cb2:	08da      	lsrs	r2, r3, #3
 8004cb4:	687b      	ldr	r3, [r7, #4]
 8004cb6:	3208      	adds	r2, #8
 8004cb8:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8004cbc:	697b      	ldr	r3, [r7, #20]
 8004cbe:	f003 0307 	and.w	r3, r3, #7
 8004cc2:	009b      	lsls	r3, r3, #2
 8004cc4:	220f      	movs	r2, #15
 8004cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8004cca:	43db      	mvns	r3, r3
 8004ccc:	697a      	ldr	r2, [r7, #20]
 8004cce:	08d2      	lsrs	r2, r2, #3
 8004cd0:	4019      	ands	r1, r3
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	3208      	adds	r2, #8
 8004cd6:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	689a      	ldr	r2, [r3, #8]
 8004cde:	697b      	ldr	r3, [r7, #20]
 8004ce0:	005b      	lsls	r3, r3, #1
 8004ce2:	2103      	movs	r1, #3
 8004ce4:	fa01 f303 	lsl.w	r3, r1, r3
 8004ce8:	43db      	mvns	r3, r3
 8004cea:	401a      	ands	r2, r3
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 8004cf0:	687b      	ldr	r3, [r7, #4]
 8004cf2:	685a      	ldr	r2, [r3, #4]
 8004cf4:	2101      	movs	r1, #1
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	fa01 f303 	lsl.w	r3, r1, r3
 8004cfc:	43db      	mvns	r3, r3
 8004cfe:	401a      	ands	r2, r3
 8004d00:	687b      	ldr	r3, [r7, #4]
 8004d02:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	68da      	ldr	r2, [r3, #12]
 8004d08:	697b      	ldr	r3, [r7, #20]
 8004d0a:	005b      	lsls	r3, r3, #1
 8004d0c:	2103      	movs	r1, #3
 8004d0e:	fa01 f303 	lsl.w	r3, r1, r3
 8004d12:	43db      	mvns	r3, r3
 8004d14:	401a      	ands	r2, r3
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	60da      	str	r2, [r3, #12]
    }

    position++;
 8004d1a:	697b      	ldr	r3, [r7, #20]
 8004d1c:	3301      	adds	r3, #1
 8004d1e:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 8004d20:	683a      	ldr	r2, [r7, #0]
 8004d22:	697b      	ldr	r3, [r7, #20]
 8004d24:	fa22 f303 	lsr.w	r3, r2, r3
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	f47f af49 	bne.w	8004bc0 <HAL_GPIO_DeInit+0x10>
  }
}
 8004d2e:	bf00      	nop
 8004d30:	bf00      	nop
 8004d32:	371c      	adds	r7, #28
 8004d34:	46bd      	mov	sp, r7
 8004d36:	bc80      	pop	{r7}
 8004d38:	4770      	bx	lr
 8004d3a:	bf00      	nop
 8004d3c:	40010000 	.word	0x40010000
 8004d40:	48000400 	.word	0x48000400
 8004d44:	48000800 	.word	0x48000800
 8004d48:	58000800 	.word	0x58000800

08004d4c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d4c:	b480      	push	{r7}
 8004d4e:	b083      	sub	sp, #12
 8004d50:	af00      	add	r7, sp, #0
 8004d52:	6078      	str	r0, [r7, #4]
 8004d54:	460b      	mov	r3, r1
 8004d56:	807b      	strh	r3, [r7, #2]
 8004d58:	4613      	mov	r3, r2
 8004d5a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8004d5c:	787b      	ldrb	r3, [r7, #1]
 8004d5e:	2b00      	cmp	r3, #0
 8004d60:	d003      	beq.n	8004d6a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8004d62:	887a      	ldrh	r2, [r7, #2]
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8004d68:	e002      	b.n	8004d70 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8004d6a:	887a      	ldrh	r2, [r7, #2]
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	629a      	str	r2, [r3, #40]	; 0x28
}
 8004d70:	bf00      	nop
 8004d72:	370c      	adds	r7, #12
 8004d74:	46bd      	mov	sp, r7
 8004d76:	bc80      	pop	{r7}
 8004d78:	4770      	bx	lr
	...

08004d7c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b082      	sub	sp, #8
 8004d80:	af00      	add	r7, sp, #0
 8004d82:	4603      	mov	r3, r0
 8004d84:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8004d86:	4b08      	ldr	r3, [pc, #32]	; (8004da8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004d88:	68da      	ldr	r2, [r3, #12]
 8004d8a:	88fb      	ldrh	r3, [r7, #6]
 8004d8c:	4013      	ands	r3, r2
 8004d8e:	2b00      	cmp	r3, #0
 8004d90:	d006      	beq.n	8004da0 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004d92:	4a05      	ldr	r2, [pc, #20]	; (8004da8 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004d94:	88fb      	ldrh	r3, [r7, #6]
 8004d96:	60d3      	str	r3, [r2, #12]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004d98:	88fb      	ldrh	r3, [r7, #6]
 8004d9a:	4618      	mov	r0, r3
 8004d9c:	f7fb ffb8 	bl	8000d10 <HAL_GPIO_EXTI_Callback>
  }
}
 8004da0:	bf00      	nop
 8004da2:	3708      	adds	r7, #8
 8004da4:	46bd      	mov	sp, r7
 8004da6:	bd80      	pop	{r7, pc}
 8004da8:	58000800 	.word	0x58000800

08004dac <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8004dac:	b580      	push	{r7, lr}
 8004dae:	b082      	sub	sp, #8
 8004db0:	af00      	add	r7, sp, #0
 8004db2:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d101      	bne.n	8004dbe <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8004dba:	2301      	movs	r3, #1
 8004dbc:	e081      	b.n	8004ec2 <HAL_I2C_Init+0x116>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8004dbe:	687b      	ldr	r3, [r7, #4]
 8004dc0:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004dc4:	b2db      	uxtb	r3, r3
 8004dc6:	2b00      	cmp	r3, #0
 8004dc8:	d106      	bne.n	8004dd8 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	2200      	movs	r2, #0
 8004dce:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8004dd2:	6878      	ldr	r0, [r7, #4]
 8004dd4:	f7fc fce4 	bl	80017a0 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	2224      	movs	r2, #36	; 0x24
 8004ddc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	681b      	ldr	r3, [r3, #0]
 8004de4:	681a      	ldr	r2, [r3, #0]
 8004de6:	687b      	ldr	r3, [r7, #4]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	f022 0201 	bic.w	r2, r2, #1
 8004dee:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	685a      	ldr	r2, [r3, #4]
 8004df4:	687b      	ldr	r3, [r7, #4]
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8004dfc:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	681b      	ldr	r3, [r3, #0]
 8004e02:	689a      	ldr	r2, [r3, #8]
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004e0c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	68db      	ldr	r3, [r3, #12]
 8004e12:	2b01      	cmp	r3, #1
 8004e14:	d107      	bne.n	8004e26 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8004e16:	687b      	ldr	r3, [r7, #4]
 8004e18:	689a      	ldr	r2, [r3, #8]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8004e22:	609a      	str	r2, [r3, #8]
 8004e24:	e006      	b.n	8004e34 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8004e26:	687b      	ldr	r3, [r7, #4]
 8004e28:	689a      	ldr	r2, [r3, #8]
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	681b      	ldr	r3, [r3, #0]
 8004e2e:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 8004e32:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	68db      	ldr	r3, [r3, #12]
 8004e38:	2b02      	cmp	r3, #2
 8004e3a:	d104      	bne.n	8004e46 <HAL_I2C_Init+0x9a>
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8004e44:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	685b      	ldr	r3, [r3, #4]
 8004e4c:	687a      	ldr	r2, [r7, #4]
 8004e4e:	6812      	ldr	r2, [r2, #0]
 8004e50:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8004e54:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004e58:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8004e5a:	687b      	ldr	r3, [r7, #4]
 8004e5c:	681b      	ldr	r3, [r3, #0]
 8004e5e:	68da      	ldr	r2, [r3, #12]
 8004e60:	687b      	ldr	r3, [r7, #4]
 8004e62:	681b      	ldr	r3, [r3, #0]
 8004e64:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8004e68:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | (hi2c->Init.OwnAddress2Masks << 8));
 8004e6a:	687b      	ldr	r3, [r7, #4]
 8004e6c:	691a      	ldr	r2, [r3, #16]
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	695b      	ldr	r3, [r3, #20]
 8004e72:	ea42 0103 	orr.w	r1, r2, r3
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	699b      	ldr	r3, [r3, #24]
 8004e7a:	021a      	lsls	r2, r3, #8
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	681b      	ldr	r3, [r3, #0]
 8004e80:	430a      	orrs	r2, r1
 8004e82:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8004e84:	687b      	ldr	r3, [r7, #4]
 8004e86:	69d9      	ldr	r1, [r3, #28]
 8004e88:	687b      	ldr	r3, [r7, #4]
 8004e8a:	6a1a      	ldr	r2, [r3, #32]
 8004e8c:	687b      	ldr	r3, [r7, #4]
 8004e8e:	681b      	ldr	r3, [r3, #0]
 8004e90:	430a      	orrs	r2, r1
 8004e92:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	681b      	ldr	r3, [r3, #0]
 8004e98:	681a      	ldr	r2, [r3, #0]
 8004e9a:	687b      	ldr	r3, [r7, #4]
 8004e9c:	681b      	ldr	r3, [r3, #0]
 8004e9e:	f042 0201 	orr.w	r2, r2, #1
 8004ea2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2200      	movs	r2, #0
 8004ea8:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8004eaa:	687b      	ldr	r3, [r7, #4]
 8004eac:	2220      	movs	r2, #32
 8004eae:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	2200      	movs	r2, #0
 8004ebc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8004ec0:	2300      	movs	r3, #0
}
 8004ec2:	4618      	mov	r0, r3
 8004ec4:	3708      	adds	r7, #8
 8004ec6:	46bd      	mov	sp, r7
 8004ec8:	bd80      	pop	{r7, pc}
	...

08004ecc <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                          uint32_t Timeout)
{
 8004ecc:	b580      	push	{r7, lr}
 8004ece:	b088      	sub	sp, #32
 8004ed0:	af02      	add	r7, sp, #8
 8004ed2:	60f8      	str	r0, [r7, #12]
 8004ed4:	607a      	str	r2, [r7, #4]
 8004ed6:	461a      	mov	r2, r3
 8004ed8:	460b      	mov	r3, r1
 8004eda:	817b      	strh	r3, [r7, #10]
 8004edc:	4613      	mov	r3, r2
 8004ede:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004ee6:	b2db      	uxtb	r3, r3
 8004ee8:	2b20      	cmp	r3, #32
 8004eea:	f040 80da 	bne.w	80050a2 <HAL_I2C_Master_Transmit+0x1d6>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8004eee:	68fb      	ldr	r3, [r7, #12]
 8004ef0:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	d101      	bne.n	8004efc <HAL_I2C_Master_Transmit+0x30>
 8004ef8:	2302      	movs	r3, #2
 8004efa:	e0d3      	b.n	80050a4 <HAL_I2C_Master_Transmit+0x1d8>
 8004efc:	68fb      	ldr	r3, [r7, #12]
 8004efe:	2201      	movs	r2, #1
 8004f00:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004f04:	f7fd f89a 	bl	800203c <HAL_GetTick>
 8004f08:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004f0a:	697b      	ldr	r3, [r7, #20]
 8004f0c:	9300      	str	r3, [sp, #0]
 8004f0e:	2319      	movs	r3, #25
 8004f10:	2201      	movs	r2, #1
 8004f12:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8004f16:	68f8      	ldr	r0, [r7, #12]
 8004f18:	f000 faec 	bl	80054f4 <I2C_WaitOnFlagUntilTimeout>
 8004f1c:	4603      	mov	r3, r0
 8004f1e:	2b00      	cmp	r3, #0
 8004f20:	d001      	beq.n	8004f26 <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8004f22:	2301      	movs	r3, #1
 8004f24:	e0be      	b.n	80050a4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004f26:	68fb      	ldr	r3, [r7, #12]
 8004f28:	2221      	movs	r2, #33	; 0x21
 8004f2a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8004f2e:	68fb      	ldr	r3, [r7, #12]
 8004f30:	2210      	movs	r2, #16
 8004f32:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	2200      	movs	r2, #0
 8004f3a:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	687a      	ldr	r2, [r7, #4]
 8004f40:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	893a      	ldrh	r2, [r7, #8]
 8004f46:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8004f48:	68fb      	ldr	r3, [r7, #12]
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004f4e:	68fb      	ldr	r3, [r7, #12]
 8004f50:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f52:	b29b      	uxth	r3, r3
 8004f54:	2bff      	cmp	r3, #255	; 0xff
 8004f56:	d90e      	bls.n	8004f76 <HAL_I2C_Master_Transmit+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8004f58:	68fb      	ldr	r3, [r7, #12]
 8004f5a:	22ff      	movs	r2, #255	; 0xff
 8004f5c:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8004f5e:	68fb      	ldr	r3, [r7, #12]
 8004f60:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f62:	b2da      	uxtb	r2, r3
 8004f64:	8979      	ldrh	r1, [r7, #10]
 8004f66:	4b51      	ldr	r3, [pc, #324]	; (80050ac <HAL_I2C_Master_Transmit+0x1e0>)
 8004f68:	9300      	str	r3, [sp, #0]
 8004f6a:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8004f6e:	68f8      	ldr	r0, [r7, #12]
 8004f70:	f000 fc4e 	bl	8005810 <I2C_TransferConfig>
 8004f74:	e06c      	b.n	8005050 <HAL_I2C_Master_Transmit+0x184>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8004f76:	68fb      	ldr	r3, [r7, #12]
 8004f78:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004f7a:	b29a      	uxth	r2, r3
 8004f7c:	68fb      	ldr	r3, [r7, #12]
 8004f7e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_WRITE);
 8004f80:	68fb      	ldr	r3, [r7, #12]
 8004f82:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004f84:	b2da      	uxtb	r2, r3
 8004f86:	8979      	ldrh	r1, [r7, #10]
 8004f88:	4b48      	ldr	r3, [pc, #288]	; (80050ac <HAL_I2C_Master_Transmit+0x1e0>)
 8004f8a:	9300      	str	r3, [sp, #0]
 8004f8c:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8004f90:	68f8      	ldr	r0, [r7, #12]
 8004f92:	f000 fc3d 	bl	8005810 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 8004f96:	e05b      	b.n	8005050 <HAL_I2C_Master_Transmit+0x184>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8004f98:	697a      	ldr	r2, [r7, #20]
 8004f9a:	6a39      	ldr	r1, [r7, #32]
 8004f9c:	68f8      	ldr	r0, [r7, #12]
 8004f9e:	f000 fae9 	bl	8005574 <I2C_WaitOnTXISFlagUntilTimeout>
 8004fa2:	4603      	mov	r3, r0
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d001      	beq.n	8004fac <HAL_I2C_Master_Transmit+0xe0>
      {
        return HAL_ERROR;
 8004fa8:	2301      	movs	r3, #1
 8004faa:	e07b      	b.n	80050a4 <HAL_I2C_Master_Transmit+0x1d8>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004fac:	68fb      	ldr	r3, [r7, #12]
 8004fae:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fb0:	781a      	ldrb	r2, [r3, #0]
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	681b      	ldr	r3, [r3, #0]
 8004fb6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004fb8:	68fb      	ldr	r3, [r7, #12]
 8004fba:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004fbc:	1c5a      	adds	r2, r3, #1
 8004fbe:	68fb      	ldr	r3, [r7, #12]
 8004fc0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 8004fc2:	68fb      	ldr	r3, [r7, #12]
 8004fc4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fc6:	b29b      	uxth	r3, r3
 8004fc8:	3b01      	subs	r3, #1
 8004fca:	b29a      	uxth	r2, r3
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fd4:	3b01      	subs	r3, #1
 8004fd6:	b29a      	uxth	r2, r3
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004fdc:	68fb      	ldr	r3, [r7, #12]
 8004fde:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8004fe0:	b29b      	uxth	r3, r3
 8004fe2:	2b00      	cmp	r3, #0
 8004fe4:	d034      	beq.n	8005050 <HAL_I2C_Master_Transmit+0x184>
 8004fe6:	68fb      	ldr	r3, [r7, #12]
 8004fe8:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	d130      	bne.n	8005050 <HAL_I2C_Master_Transmit+0x184>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004fee:	697b      	ldr	r3, [r7, #20]
 8004ff0:	9300      	str	r3, [sp, #0]
 8004ff2:	6a3b      	ldr	r3, [r7, #32]
 8004ff4:	2200      	movs	r2, #0
 8004ff6:	2180      	movs	r1, #128	; 0x80
 8004ff8:	68f8      	ldr	r0, [r7, #12]
 8004ffa:	f000 fa7b 	bl	80054f4 <I2C_WaitOnFlagUntilTimeout>
 8004ffe:	4603      	mov	r3, r0
 8005000:	2b00      	cmp	r3, #0
 8005002:	d001      	beq.n	8005008 <HAL_I2C_Master_Transmit+0x13c>
        {
          return HAL_ERROR;
 8005004:	2301      	movs	r3, #1
 8005006:	e04d      	b.n	80050a4 <HAL_I2C_Master_Transmit+0x1d8>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005008:	68fb      	ldr	r3, [r7, #12]
 800500a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800500c:	b29b      	uxth	r3, r3
 800500e:	2bff      	cmp	r3, #255	; 0xff
 8005010:	d90e      	bls.n	8005030 <HAL_I2C_Master_Transmit+0x164>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8005012:	68fb      	ldr	r3, [r7, #12]
 8005014:	22ff      	movs	r2, #255	; 0xff
 8005016:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005018:	68fb      	ldr	r3, [r7, #12]
 800501a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800501c:	b2da      	uxtb	r2, r3
 800501e:	8979      	ldrh	r1, [r7, #10]
 8005020:	2300      	movs	r3, #0
 8005022:	9300      	str	r3, [sp, #0]
 8005024:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005028:	68f8      	ldr	r0, [r7, #12]
 800502a:	f000 fbf1 	bl	8005810 <I2C_TransferConfig>
 800502e:	e00f      	b.n	8005050 <HAL_I2C_Master_Transmit+0x184>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8005030:	68fb      	ldr	r3, [r7, #12]
 8005032:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005034:	b29a      	uxth	r2, r3
 8005036:	68fb      	ldr	r3, [r7, #12]
 8005038:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800503e:	b2da      	uxtb	r2, r3
 8005040:	8979      	ldrh	r1, [r7, #10]
 8005042:	2300      	movs	r3, #0
 8005044:	9300      	str	r3, [sp, #0]
 8005046:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800504a:	68f8      	ldr	r0, [r7, #12]
 800504c:	f000 fbe0 	bl	8005810 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8005050:	68fb      	ldr	r3, [r7, #12]
 8005052:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005054:	b29b      	uxth	r3, r3
 8005056:	2b00      	cmp	r3, #0
 8005058:	d19e      	bne.n	8004f98 <HAL_I2C_Master_Transmit+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800505a:	697a      	ldr	r2, [r7, #20]
 800505c:	6a39      	ldr	r1, [r7, #32]
 800505e:	68f8      	ldr	r0, [r7, #12]
 8005060:	f000 fac8 	bl	80055f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 8005064:	4603      	mov	r3, r0
 8005066:	2b00      	cmp	r3, #0
 8005068:	d001      	beq.n	800506e <HAL_I2C_Master_Transmit+0x1a2>
    {
      return HAL_ERROR;
 800506a:	2301      	movs	r3, #1
 800506c:	e01a      	b.n	80050a4 <HAL_I2C_Master_Transmit+0x1d8>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	681b      	ldr	r3, [r3, #0]
 8005072:	2220      	movs	r2, #32
 8005074:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	6859      	ldr	r1, [r3, #4]
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	681a      	ldr	r2, [r3, #0]
 8005080:	4b0b      	ldr	r3, [pc, #44]	; (80050b0 <HAL_I2C_Master_Transmit+0x1e4>)
 8005082:	400b      	ands	r3, r1
 8005084:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	2220      	movs	r2, #32
 800508a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 800508e:	68fb      	ldr	r3, [r7, #12]
 8005090:	2200      	movs	r2, #0
 8005092:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	2200      	movs	r2, #0
 800509a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 800509e:	2300      	movs	r3, #0
 80050a0:	e000      	b.n	80050a4 <HAL_I2C_Master_Transmit+0x1d8>
  }
  else
  {
    return HAL_BUSY;
 80050a2:	2302      	movs	r3, #2
  }
}
 80050a4:	4618      	mov	r0, r3
 80050a6:	3718      	adds	r7, #24
 80050a8:	46bd      	mov	sp, r7
 80050aa:	bd80      	pop	{r7, pc}
 80050ac:	80002000 	.word	0x80002000
 80050b0:	fe00e800 	.word	0xfe00e800

080050b4 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size,
                                         uint32_t Timeout)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b088      	sub	sp, #32
 80050b8:	af02      	add	r7, sp, #8
 80050ba:	60f8      	str	r0, [r7, #12]
 80050bc:	607a      	str	r2, [r7, #4]
 80050be:	461a      	mov	r2, r3
 80050c0:	460b      	mov	r3, r1
 80050c2:	817b      	strh	r3, [r7, #10]
 80050c4:	4613      	mov	r3, r2
 80050c6:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80050c8:	68fb      	ldr	r3, [r7, #12]
 80050ca:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80050ce:	b2db      	uxtb	r3, r3
 80050d0:	2b20      	cmp	r3, #32
 80050d2:	f040 80db 	bne.w	800528c <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80050d6:	68fb      	ldr	r3, [r7, #12]
 80050d8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80050dc:	2b01      	cmp	r3, #1
 80050de:	d101      	bne.n	80050e4 <HAL_I2C_Master_Receive+0x30>
 80050e0:	2302      	movs	r3, #2
 80050e2:	e0d4      	b.n	800528e <HAL_I2C_Master_Receive+0x1da>
 80050e4:	68fb      	ldr	r3, [r7, #12]
 80050e6:	2201      	movs	r2, #1
 80050e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80050ec:	f7fc ffa6 	bl	800203c <HAL_GetTick>
 80050f0:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80050f2:	697b      	ldr	r3, [r7, #20]
 80050f4:	9300      	str	r3, [sp, #0]
 80050f6:	2319      	movs	r3, #25
 80050f8:	2201      	movs	r2, #1
 80050fa:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80050fe:	68f8      	ldr	r0, [r7, #12]
 8005100:	f000 f9f8 	bl	80054f4 <I2C_WaitOnFlagUntilTimeout>
 8005104:	4603      	mov	r3, r0
 8005106:	2b00      	cmp	r3, #0
 8005108:	d001      	beq.n	800510e <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 800510a:	2301      	movs	r3, #1
 800510c:	e0bf      	b.n	800528e <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800510e:	68fb      	ldr	r3, [r7, #12]
 8005110:	2222      	movs	r2, #34	; 0x22
 8005112:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8005116:	68fb      	ldr	r3, [r7, #12]
 8005118:	2210      	movs	r2, #16
 800511a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800511e:	68fb      	ldr	r3, [r7, #12]
 8005120:	2200      	movs	r2, #0
 8005122:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	687a      	ldr	r2, [r7, #4]
 8005128:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800512a:	68fb      	ldr	r3, [r7, #12]
 800512c:	893a      	ldrh	r2, [r7, #8]
 800512e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8005130:	68fb      	ldr	r3, [r7, #12]
 8005132:	2200      	movs	r2, #0
 8005134:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005136:	68fb      	ldr	r3, [r7, #12]
 8005138:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800513a:	b29b      	uxth	r3, r3
 800513c:	2bff      	cmp	r3, #255	; 0xff
 800513e:	d90e      	bls.n	800515e <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005140:	68fb      	ldr	r3, [r7, #12]
 8005142:	22ff      	movs	r2, #255	; 0xff
 8005144:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_GENERATE_START_READ);
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800514a:	b2da      	uxtb	r2, r3
 800514c:	8979      	ldrh	r1, [r7, #10]
 800514e:	4b52      	ldr	r3, [pc, #328]	; (8005298 <HAL_I2C_Master_Receive+0x1e4>)
 8005150:	9300      	str	r3, [sp, #0]
 8005152:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005156:	68f8      	ldr	r0, [r7, #12]
 8005158:	f000 fb5a 	bl	8005810 <I2C_TransferConfig>
 800515c:	e06d      	b.n	800523a <HAL_I2C_Master_Receive+0x186>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800515e:	68fb      	ldr	r3, [r7, #12]
 8005160:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8005162:	b29a      	uxth	r2, r3
 8005164:	68fb      	ldr	r3, [r7, #12]
 8005166:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_GENERATE_START_READ);
 8005168:	68fb      	ldr	r3, [r7, #12]
 800516a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800516c:	b2da      	uxtb	r2, r3
 800516e:	8979      	ldrh	r1, [r7, #10]
 8005170:	4b49      	ldr	r3, [pc, #292]	; (8005298 <HAL_I2C_Master_Receive+0x1e4>)
 8005172:	9300      	str	r3, [sp, #0]
 8005174:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005178:	68f8      	ldr	r0, [r7, #12]
 800517a:	f000 fb49 	bl	8005810 <I2C_TransferConfig>
    }

    while (hi2c->XferCount > 0U)
 800517e:	e05c      	b.n	800523a <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005180:	697a      	ldr	r2, [r7, #20]
 8005182:	6a39      	ldr	r1, [r7, #32]
 8005184:	68f8      	ldr	r0, [r7, #12]
 8005186:	f000 fa71 	bl	800566c <I2C_WaitOnRXNEFlagUntilTimeout>
 800518a:	4603      	mov	r3, r0
 800518c:	2b00      	cmp	r3, #0
 800518e:	d001      	beq.n	8005194 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 8005190:	2301      	movs	r3, #1
 8005192:	e07c      	b.n	800528e <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8005194:	68fb      	ldr	r3, [r7, #12]
 8005196:	681b      	ldr	r3, [r3, #0]
 8005198:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800519a:	68fb      	ldr	r3, [r7, #12]
 800519c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800519e:	b2d2      	uxtb	r2, r2
 80051a0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80051a2:	68fb      	ldr	r3, [r7, #12]
 80051a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80051a6:	1c5a      	adds	r2, r3, #1
 80051a8:	68fb      	ldr	r3, [r7, #12]
 80051aa:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 80051ac:	68fb      	ldr	r3, [r7, #12]
 80051ae:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051b0:	3b01      	subs	r3, #1
 80051b2:	b29a      	uxth	r2, r3
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 80051b8:	68fb      	ldr	r3, [r7, #12]
 80051ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051bc:	b29b      	uxth	r3, r3
 80051be:	3b01      	subs	r3, #1
 80051c0:	b29a      	uxth	r2, r3
 80051c2:	68fb      	ldr	r3, [r7, #12]
 80051c4:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80051c6:	68fb      	ldr	r3, [r7, #12]
 80051c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051ca:	b29b      	uxth	r3, r3
 80051cc:	2b00      	cmp	r3, #0
 80051ce:	d034      	beq.n	800523a <HAL_I2C_Master_Receive+0x186>
 80051d0:	68fb      	ldr	r3, [r7, #12]
 80051d2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d130      	bne.n	800523a <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80051d8:	697b      	ldr	r3, [r7, #20]
 80051da:	9300      	str	r3, [sp, #0]
 80051dc:	6a3b      	ldr	r3, [r7, #32]
 80051de:	2200      	movs	r2, #0
 80051e0:	2180      	movs	r1, #128	; 0x80
 80051e2:	68f8      	ldr	r0, [r7, #12]
 80051e4:	f000 f986 	bl	80054f4 <I2C_WaitOnFlagUntilTimeout>
 80051e8:	4603      	mov	r3, r0
 80051ea:	2b00      	cmp	r3, #0
 80051ec:	d001      	beq.n	80051f2 <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 80051ee:	2301      	movs	r3, #1
 80051f0:	e04d      	b.n	800528e <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80051f6:	b29b      	uxth	r3, r3
 80051f8:	2bff      	cmp	r3, #255	; 0xff
 80051fa:	d90e      	bls.n	800521a <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80051fc:	68fb      	ldr	r3, [r7, #12]
 80051fe:	22ff      	movs	r2, #255	; 0xff
 8005200:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8005202:	68fb      	ldr	r3, [r7, #12]
 8005204:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005206:	b2da      	uxtb	r2, r3
 8005208:	8979      	ldrh	r1, [r7, #10]
 800520a:	2300      	movs	r3, #0
 800520c:	9300      	str	r3, [sp, #0]
 800520e:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8005212:	68f8      	ldr	r0, [r7, #12]
 8005214:	f000 fafc 	bl	8005810 <I2C_TransferConfig>
 8005218:	e00f      	b.n	800523a <HAL_I2C_Master_Receive+0x186>
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800521e:	b29a      	uxth	r2, r3
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8005224:	68fb      	ldr	r3, [r7, #12]
 8005226:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8005228:	b2da      	uxtb	r2, r3
 800522a:	8979      	ldrh	r1, [r7, #10]
 800522c:	2300      	movs	r3, #0
 800522e:	9300      	str	r3, [sp, #0]
 8005230:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8005234:	68f8      	ldr	r0, [r7, #12]
 8005236:	f000 faeb 	bl	8005810 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800523a:	68fb      	ldr	r3, [r7, #12]
 800523c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800523e:	b29b      	uxth	r3, r3
 8005240:	2b00      	cmp	r3, #0
 8005242:	d19d      	bne.n	8005180 <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8005244:	697a      	ldr	r2, [r7, #20]
 8005246:	6a39      	ldr	r1, [r7, #32]
 8005248:	68f8      	ldr	r0, [r7, #12]
 800524a:	f000 f9d3 	bl	80055f4 <I2C_WaitOnSTOPFlagUntilTimeout>
 800524e:	4603      	mov	r3, r0
 8005250:	2b00      	cmp	r3, #0
 8005252:	d001      	beq.n	8005258 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 8005254:	2301      	movs	r3, #1
 8005256:	e01a      	b.n	800528e <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	2220      	movs	r2, #32
 800525e:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	681b      	ldr	r3, [r3, #0]
 8005264:	6859      	ldr	r1, [r3, #4]
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681a      	ldr	r2, [r3, #0]
 800526a:	4b0c      	ldr	r3, [pc, #48]	; (800529c <HAL_I2C_Master_Receive+0x1e8>)
 800526c:	400b      	ands	r3, r1
 800526e:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8005270:	68fb      	ldr	r3, [r7, #12]
 8005272:	2220      	movs	r2, #32
 8005274:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8005278:	68fb      	ldr	r3, [r7, #12]
 800527a:	2200      	movs	r2, #0
 800527c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	2200      	movs	r2, #0
 8005284:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005288:	2300      	movs	r3, #0
 800528a:	e000      	b.n	800528e <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 800528c:	2302      	movs	r3, #2
  }
}
 800528e:	4618      	mov	r0, r3
 8005290:	3718      	adds	r7, #24
 8005292:	46bd      	mov	sp, r7
 8005294:	bd80      	pop	{r7, pc}
 8005296:	bf00      	nop
 8005298:	80002400 	.word	0x80002400
 800529c:	fe00e800 	.word	0xfe00e800

080052a0 <HAL_I2C_IsDeviceReady>:
  * @param  Trials Number of trials
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_IsDeviceReady(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Trials, uint32_t Timeout)
{
 80052a0:	b580      	push	{r7, lr}
 80052a2:	b08a      	sub	sp, #40	; 0x28
 80052a4:	af02      	add	r7, sp, #8
 80052a6:	60f8      	str	r0, [r7, #12]
 80052a8:	607a      	str	r2, [r7, #4]
 80052aa:	603b      	str	r3, [r7, #0]
 80052ac:	460b      	mov	r3, r1
 80052ae:	817b      	strh	r3, [r7, #10]
  uint32_t tickstart;

  __IO uint32_t I2C_Trials = 0UL;
 80052b0:	2300      	movs	r3, #0
 80052b2:	617b      	str	r3, [r7, #20]

  FlagStatus tmp1;
  FlagStatus tmp2;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80052ba:	b2db      	uxtb	r3, r3
 80052bc:	2b20      	cmp	r3, #32
 80052be:	f040 80f1 	bne.w	80054a4 <HAL_I2C_IsDeviceReady+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	681b      	ldr	r3, [r3, #0]
 80052c6:	699b      	ldr	r3, [r3, #24]
 80052c8:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80052cc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80052d0:	d101      	bne.n	80052d6 <HAL_I2C_IsDeviceReady+0x36>
    {
      return HAL_BUSY;
 80052d2:	2302      	movs	r3, #2
 80052d4:	e0e7      	b.n	80054a6 <HAL_I2C_IsDeviceReady+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d101      	bne.n	80052e4 <HAL_I2C_IsDeviceReady+0x44>
 80052e0:	2302      	movs	r3, #2
 80052e2:	e0e0      	b.n	80054a6 <HAL_I2C_IsDeviceReady+0x206>
 80052e4:	68fb      	ldr	r3, [r7, #12]
 80052e6:	2201      	movs	r2, #1
 80052e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	2224      	movs	r2, #36	; 0x24
 80052f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	2200      	movs	r2, #0
 80052f8:	645a      	str	r2, [r3, #68]	; 0x44

    do
    {
      /* Generate Start */
      hi2c->Instance->CR2 = I2C_GENERATE_START(hi2c->Init.AddressingMode, DevAddress);
 80052fa:	68fb      	ldr	r3, [r7, #12]
 80052fc:	68db      	ldr	r3, [r3, #12]
 80052fe:	2b01      	cmp	r3, #1
 8005300:	d107      	bne.n	8005312 <HAL_I2C_IsDeviceReady+0x72>
 8005302:	897b      	ldrh	r3, [r7, #10]
 8005304:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005308:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 800530c:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8005310:	e004      	b.n	800531c <HAL_I2C_IsDeviceReady+0x7c>
 8005312:	897b      	ldrh	r3, [r7, #10]
 8005314:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8005318:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 800531c:	68fa      	ldr	r2, [r7, #12]
 800531e:	6812      	ldr	r2, [r2, #0]
 8005320:	6053      	str	r3, [r2, #4]

      /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
      /* Wait until STOPF flag is set or a NACK flag is set*/
      tickstart = HAL_GetTick();
 8005322:	f7fc fe8b 	bl	800203c <HAL_GetTick>
 8005326:	61b8      	str	r0, [r7, #24]

      tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	681b      	ldr	r3, [r3, #0]
 800532c:	699b      	ldr	r3, [r3, #24]
 800532e:	f003 0320 	and.w	r3, r3, #32
 8005332:	2b20      	cmp	r3, #32
 8005334:	bf0c      	ite	eq
 8005336:	2301      	moveq	r3, #1
 8005338:	2300      	movne	r3, #0
 800533a:	b2db      	uxtb	r3, r3
 800533c:	77fb      	strb	r3, [r7, #31]
      tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	699b      	ldr	r3, [r3, #24]
 8005344:	f003 0310 	and.w	r3, r3, #16
 8005348:	2b10      	cmp	r3, #16
 800534a:	bf0c      	ite	eq
 800534c:	2301      	moveq	r3, #1
 800534e:	2300      	movne	r3, #0
 8005350:	b2db      	uxtb	r3, r3
 8005352:	77bb      	strb	r3, [r7, #30]

      while ((tmp1 == RESET) && (tmp2 == RESET))
 8005354:	e034      	b.n	80053c0 <HAL_I2C_IsDeviceReady+0x120>
      {
        if (Timeout != HAL_MAX_DELAY)
 8005356:	683b      	ldr	r3, [r7, #0]
 8005358:	f1b3 3fff 	cmp.w	r3, #4294967295
 800535c:	d01a      	beq.n	8005394 <HAL_I2C_IsDeviceReady+0xf4>
        {
          if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 800535e:	f7fc fe6d 	bl	800203c <HAL_GetTick>
 8005362:	4602      	mov	r2, r0
 8005364:	69bb      	ldr	r3, [r7, #24]
 8005366:	1ad3      	subs	r3, r2, r3
 8005368:	683a      	ldr	r2, [r7, #0]
 800536a:	429a      	cmp	r2, r3
 800536c:	d302      	bcc.n	8005374 <HAL_I2C_IsDeviceReady+0xd4>
 800536e:	683b      	ldr	r3, [r7, #0]
 8005370:	2b00      	cmp	r3, #0
 8005372:	d10f      	bne.n	8005394 <HAL_I2C_IsDeviceReady+0xf4>
          {
            /* Update I2C state */
            hi2c->State = HAL_I2C_STATE_READY;
 8005374:	68fb      	ldr	r3, [r7, #12]
 8005376:	2220      	movs	r2, #32
 8005378:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

            /* Update I2C error code */
            hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005380:	f043 0220 	orr.w	r2, r3, #32
 8005384:	68fb      	ldr	r3, [r7, #12]
 8005386:	645a      	str	r2, [r3, #68]	; 0x44

            /* Process Unlocked */
            __HAL_UNLOCK(hi2c);
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	2200      	movs	r2, #0
 800538c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

            return HAL_ERROR;
 8005390:	2301      	movs	r3, #1
 8005392:	e088      	b.n	80054a6 <HAL_I2C_IsDeviceReady+0x206>
          }
        }

        tmp1 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF);
 8005394:	68fb      	ldr	r3, [r7, #12]
 8005396:	681b      	ldr	r3, [r3, #0]
 8005398:	699b      	ldr	r3, [r3, #24]
 800539a:	f003 0320 	and.w	r3, r3, #32
 800539e:	2b20      	cmp	r3, #32
 80053a0:	bf0c      	ite	eq
 80053a2:	2301      	moveq	r3, #1
 80053a4:	2300      	movne	r3, #0
 80053a6:	b2db      	uxtb	r3, r3
 80053a8:	77fb      	strb	r3, [r7, #31]
        tmp2 = __HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF);
 80053aa:	68fb      	ldr	r3, [r7, #12]
 80053ac:	681b      	ldr	r3, [r3, #0]
 80053ae:	699b      	ldr	r3, [r3, #24]
 80053b0:	f003 0310 	and.w	r3, r3, #16
 80053b4:	2b10      	cmp	r3, #16
 80053b6:	bf0c      	ite	eq
 80053b8:	2301      	moveq	r3, #1
 80053ba:	2300      	movne	r3, #0
 80053bc:	b2db      	uxtb	r3, r3
 80053be:	77bb      	strb	r3, [r7, #30]
      while ((tmp1 == RESET) && (tmp2 == RESET))
 80053c0:	7ffb      	ldrb	r3, [r7, #31]
 80053c2:	2b00      	cmp	r3, #0
 80053c4:	d102      	bne.n	80053cc <HAL_I2C_IsDeviceReady+0x12c>
 80053c6:	7fbb      	ldrb	r3, [r7, #30]
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d0c4      	beq.n	8005356 <HAL_I2C_IsDeviceReady+0xb6>
      }

      /* Check if the NACKF flag has not been set */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == RESET)
 80053cc:	68fb      	ldr	r3, [r7, #12]
 80053ce:	681b      	ldr	r3, [r3, #0]
 80053d0:	699b      	ldr	r3, [r3, #24]
 80053d2:	f003 0310 	and.w	r3, r3, #16
 80053d6:	2b10      	cmp	r3, #16
 80053d8:	d01a      	beq.n	8005410 <HAL_I2C_IsDeviceReady+0x170>
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 80053da:	69bb      	ldr	r3, [r7, #24]
 80053dc:	9300      	str	r3, [sp, #0]
 80053de:	683b      	ldr	r3, [r7, #0]
 80053e0:	2200      	movs	r2, #0
 80053e2:	2120      	movs	r1, #32
 80053e4:	68f8      	ldr	r0, [r7, #12]
 80053e6:	f000 f885 	bl	80054f4 <I2C_WaitOnFlagUntilTimeout>
 80053ea:	4603      	mov	r3, r0
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	d001      	beq.n	80053f4 <HAL_I2C_IsDeviceReady+0x154>
        {
          return HAL_ERROR;
 80053f0:	2301      	movs	r3, #1
 80053f2:	e058      	b.n	80054a6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	2220      	movs	r2, #32
 80053fa:	61da      	str	r2, [r3, #28]

        /* Device is ready */
        hi2c->State = HAL_I2C_STATE_READY;
 80053fc:	68fb      	ldr	r3, [r7, #12]
 80053fe:	2220      	movs	r2, #32
 8005400:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005404:	68fb      	ldr	r3, [r7, #12]
 8005406:	2200      	movs	r2, #0
 8005408:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_OK;
 800540c:	2300      	movs	r3, #0
 800540e:	e04a      	b.n	80054a6 <HAL_I2C_IsDeviceReady+0x206>
      }
      else
      {
        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005410:	69bb      	ldr	r3, [r7, #24]
 8005412:	9300      	str	r3, [sp, #0]
 8005414:	683b      	ldr	r3, [r7, #0]
 8005416:	2200      	movs	r2, #0
 8005418:	2120      	movs	r1, #32
 800541a:	68f8      	ldr	r0, [r7, #12]
 800541c:	f000 f86a 	bl	80054f4 <I2C_WaitOnFlagUntilTimeout>
 8005420:	4603      	mov	r3, r0
 8005422:	2b00      	cmp	r3, #0
 8005424:	d001      	beq.n	800542a <HAL_I2C_IsDeviceReady+0x18a>
        {
          return HAL_ERROR;
 8005426:	2301      	movs	r3, #1
 8005428:	e03d      	b.n	80054a6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	681b      	ldr	r3, [r3, #0]
 800542e:	2210      	movs	r2, #16
 8005430:	61da      	str	r2, [r3, #28]

        /* Clear STOP Flag, auto generated with autoend*/
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005432:	68fb      	ldr	r3, [r7, #12]
 8005434:	681b      	ldr	r3, [r3, #0]
 8005436:	2220      	movs	r2, #32
 8005438:	61da      	str	r2, [r3, #28]
      }

      /* Check if the maximum allowed number of trials has been reached */
      if (I2C_Trials == Trials)
 800543a:	697b      	ldr	r3, [r7, #20]
 800543c:	687a      	ldr	r2, [r7, #4]
 800543e:	429a      	cmp	r2, r3
 8005440:	d118      	bne.n	8005474 <HAL_I2C_IsDeviceReady+0x1d4>
      {
        /* Generate Stop */
        hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8005442:	68fb      	ldr	r3, [r7, #12]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	685a      	ldr	r2, [r3, #4]
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	681b      	ldr	r3, [r3, #0]
 800544c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005450:	605a      	str	r2, [r3, #4]

        /* Wait until STOPF flag is reset */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_STOPF, RESET, Timeout, tickstart) != HAL_OK)
 8005452:	69bb      	ldr	r3, [r7, #24]
 8005454:	9300      	str	r3, [sp, #0]
 8005456:	683b      	ldr	r3, [r7, #0]
 8005458:	2200      	movs	r2, #0
 800545a:	2120      	movs	r1, #32
 800545c:	68f8      	ldr	r0, [r7, #12]
 800545e:	f000 f849 	bl	80054f4 <I2C_WaitOnFlagUntilTimeout>
 8005462:	4603      	mov	r3, r0
 8005464:	2b00      	cmp	r3, #0
 8005466:	d001      	beq.n	800546c <HAL_I2C_IsDeviceReady+0x1cc>
        {
          return HAL_ERROR;
 8005468:	2301      	movs	r3, #1
 800546a:	e01c      	b.n	80054a6 <HAL_I2C_IsDeviceReady+0x206>
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	2220      	movs	r2, #32
 8005472:	61da      	str	r2, [r3, #28]
      }

      /* Increment Trials */
      I2C_Trials++;
 8005474:	697b      	ldr	r3, [r7, #20]
 8005476:	3301      	adds	r3, #1
 8005478:	617b      	str	r3, [r7, #20]
    } while (I2C_Trials < Trials);
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	687a      	ldr	r2, [r7, #4]
 800547e:	429a      	cmp	r2, r3
 8005480:	f63f af3b 	bhi.w	80052fa <HAL_I2C_IsDeviceReady+0x5a>

    /* Update I2C state */
    hi2c->State = HAL_I2C_STATE_READY;
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	2220      	movs	r2, #32
 8005488:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Update I2C error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800548c:	68fb      	ldr	r3, [r7, #12]
 800548e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005490:	f043 0220 	orr.w	r2, r3, #32
 8005494:	68fb      	ldr	r3, [r7, #12]
 8005496:	645a      	str	r2, [r3, #68]	; 0x44

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	2200      	movs	r2, #0
 800549c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80054a0:	2301      	movs	r3, #1
 80054a2:	e000      	b.n	80054a6 <HAL_I2C_IsDeviceReady+0x206>
  }
  else
  {
    return HAL_BUSY;
 80054a4:	2302      	movs	r3, #2
  }
}
 80054a6:	4618      	mov	r0, r3
 80054a8:	3720      	adds	r7, #32
 80054aa:	46bd      	mov	sp, r7
 80054ac:	bd80      	pop	{r7, pc}

080054ae <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80054ae:	b480      	push	{r7}
 80054b0:	b083      	sub	sp, #12
 80054b2:	af00      	add	r7, sp, #0
 80054b4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	681b      	ldr	r3, [r3, #0]
 80054ba:	699b      	ldr	r3, [r3, #24]
 80054bc:	f003 0302 	and.w	r3, r3, #2
 80054c0:	2b02      	cmp	r3, #2
 80054c2:	d103      	bne.n	80054cc <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80054c4:	687b      	ldr	r3, [r7, #4]
 80054c6:	681b      	ldr	r3, [r3, #0]
 80054c8:	2200      	movs	r2, #0
 80054ca:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	699b      	ldr	r3, [r3, #24]
 80054d2:	f003 0301 	and.w	r3, r3, #1
 80054d6:	2b01      	cmp	r3, #1
 80054d8:	d007      	beq.n	80054ea <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	699a      	ldr	r2, [r3, #24]
 80054e0:	687b      	ldr	r3, [r7, #4]
 80054e2:	681b      	ldr	r3, [r3, #0]
 80054e4:	f042 0201 	orr.w	r2, r2, #1
 80054e8:	619a      	str	r2, [r3, #24]
  }
}
 80054ea:	bf00      	nop
 80054ec:	370c      	adds	r7, #12
 80054ee:	46bd      	mov	sp, r7
 80054f0:	bc80      	pop	{r7}
 80054f2:	4770      	bx	lr

080054f4 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 80054f4:	b580      	push	{r7, lr}
 80054f6:	b084      	sub	sp, #16
 80054f8:	af00      	add	r7, sp, #0
 80054fa:	60f8      	str	r0, [r7, #12]
 80054fc:	60b9      	str	r1, [r7, #8]
 80054fe:	603b      	str	r3, [r7, #0]
 8005500:	4613      	mov	r3, r2
 8005502:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8005504:	e022      	b.n	800554c <I2C_WaitOnFlagUntilTimeout+0x58>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005506:	683b      	ldr	r3, [r7, #0]
 8005508:	f1b3 3fff 	cmp.w	r3, #4294967295
 800550c:	d01e      	beq.n	800554c <I2C_WaitOnFlagUntilTimeout+0x58>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800550e:	f7fc fd95 	bl	800203c <HAL_GetTick>
 8005512:	4602      	mov	r2, r0
 8005514:	69bb      	ldr	r3, [r7, #24]
 8005516:	1ad3      	subs	r3, r2, r3
 8005518:	683a      	ldr	r2, [r7, #0]
 800551a:	429a      	cmp	r2, r3
 800551c:	d302      	bcc.n	8005524 <I2C_WaitOnFlagUntilTimeout+0x30>
 800551e:	683b      	ldr	r3, [r7, #0]
 8005520:	2b00      	cmp	r3, #0
 8005522:	d113      	bne.n	800554c <I2C_WaitOnFlagUntilTimeout+0x58>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005524:	68fb      	ldr	r3, [r7, #12]
 8005526:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005528:	f043 0220 	orr.w	r2, r3, #32
 800552c:	68fb      	ldr	r3, [r7, #12]
 800552e:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8005530:	68fb      	ldr	r3, [r7, #12]
 8005532:	2220      	movs	r2, #32
 8005534:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8005538:	68fb      	ldr	r3, [r7, #12]
 800553a:	2200      	movs	r2, #0
 800553c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005540:	68fb      	ldr	r3, [r7, #12]
 8005542:	2200      	movs	r2, #0
 8005544:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
        return HAL_ERROR;
 8005548:	2301      	movs	r3, #1
 800554a:	e00f      	b.n	800556c <I2C_WaitOnFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 800554c:	68fb      	ldr	r3, [r7, #12]
 800554e:	681b      	ldr	r3, [r3, #0]
 8005550:	699a      	ldr	r2, [r3, #24]
 8005552:	68bb      	ldr	r3, [r7, #8]
 8005554:	4013      	ands	r3, r2
 8005556:	68ba      	ldr	r2, [r7, #8]
 8005558:	429a      	cmp	r2, r3
 800555a:	bf0c      	ite	eq
 800555c:	2301      	moveq	r3, #1
 800555e:	2300      	movne	r3, #0
 8005560:	b2db      	uxtb	r3, r3
 8005562:	461a      	mov	r2, r3
 8005564:	79fb      	ldrb	r3, [r7, #7]
 8005566:	429a      	cmp	r2, r3
 8005568:	d0cd      	beq.n	8005506 <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800556a:	2300      	movs	r3, #0
}
 800556c:	4618      	mov	r0, r3
 800556e:	3710      	adds	r7, #16
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}

08005574 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005574:	b580      	push	{r7, lr}
 8005576:	b084      	sub	sp, #16
 8005578:	af00      	add	r7, sp, #0
 800557a:	60f8      	str	r0, [r7, #12]
 800557c:	60b9      	str	r1, [r7, #8]
 800557e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005580:	e02c      	b.n	80055dc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005582:	687a      	ldr	r2, [r7, #4]
 8005584:	68b9      	ldr	r1, [r7, #8]
 8005586:	68f8      	ldr	r0, [r7, #12]
 8005588:	f000 f8dc 	bl	8005744 <I2C_IsAcknowledgeFailed>
 800558c:	4603      	mov	r3, r0
 800558e:	2b00      	cmp	r3, #0
 8005590:	d001      	beq.n	8005596 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005592:	2301      	movs	r3, #1
 8005594:	e02a      	b.n	80055ec <I2C_WaitOnTXISFlagUntilTimeout+0x78>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	f1b3 3fff 	cmp.w	r3, #4294967295
 800559c:	d01e      	beq.n	80055dc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800559e:	f7fc fd4d 	bl	800203c <HAL_GetTick>
 80055a2:	4602      	mov	r2, r0
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	1ad3      	subs	r3, r2, r3
 80055a8:	68ba      	ldr	r2, [r7, #8]
 80055aa:	429a      	cmp	r2, r3
 80055ac:	d302      	bcc.n	80055b4 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 80055ae:	68bb      	ldr	r3, [r7, #8]
 80055b0:	2b00      	cmp	r3, #0
 80055b2:	d113      	bne.n	80055dc <I2C_WaitOnTXISFlagUntilTimeout+0x68>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80055b8:	f043 0220 	orr.w	r2, r3, #32
 80055bc:	68fb      	ldr	r3, [r7, #12]
 80055be:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80055c0:	68fb      	ldr	r3, [r7, #12]
 80055c2:	2220      	movs	r2, #32
 80055c4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80055c8:	68fb      	ldr	r3, [r7, #12]
 80055ca:	2200      	movs	r2, #0
 80055cc:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80055d0:	68fb      	ldr	r3, [r7, #12]
 80055d2:	2200      	movs	r2, #0
 80055d4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80055d8:	2301      	movs	r3, #1
 80055da:	e007      	b.n	80055ec <I2C_WaitOnTXISFlagUntilTimeout+0x78>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 80055dc:	68fb      	ldr	r3, [r7, #12]
 80055de:	681b      	ldr	r3, [r3, #0]
 80055e0:	699b      	ldr	r3, [r3, #24]
 80055e2:	f003 0302 	and.w	r3, r3, #2
 80055e6:	2b02      	cmp	r3, #2
 80055e8:	d1cb      	bne.n	8005582 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 80055ea:	2300      	movs	r3, #0
}
 80055ec:	4618      	mov	r0, r3
 80055ee:	3710      	adds	r7, #16
 80055f0:	46bd      	mov	sp, r7
 80055f2:	bd80      	pop	{r7, pc}

080055f4 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80055f4:	b580      	push	{r7, lr}
 80055f6:	b084      	sub	sp, #16
 80055f8:	af00      	add	r7, sp, #0
 80055fa:	60f8      	str	r0, [r7, #12]
 80055fc:	60b9      	str	r1, [r7, #8]
 80055fe:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005600:	e028      	b.n	8005654 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 8005602:	687a      	ldr	r2, [r7, #4]
 8005604:	68b9      	ldr	r1, [r7, #8]
 8005606:	68f8      	ldr	r0, [r7, #12]
 8005608:	f000 f89c 	bl	8005744 <I2C_IsAcknowledgeFailed>
 800560c:	4603      	mov	r3, r0
 800560e:	2b00      	cmp	r3, #0
 8005610:	d001      	beq.n	8005616 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005612:	2301      	movs	r3, #1
 8005614:	e026      	b.n	8005664 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005616:	f7fc fd11 	bl	800203c <HAL_GetTick>
 800561a:	4602      	mov	r2, r0
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	1ad3      	subs	r3, r2, r3
 8005620:	68ba      	ldr	r2, [r7, #8]
 8005622:	429a      	cmp	r2, r3
 8005624:	d302      	bcc.n	800562c <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8005626:	68bb      	ldr	r3, [r7, #8]
 8005628:	2b00      	cmp	r3, #0
 800562a:	d113      	bne.n	8005654 <I2C_WaitOnSTOPFlagUntilTimeout+0x60>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800562c:	68fb      	ldr	r3, [r7, #12]
 800562e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005630:	f043 0220 	orr.w	r2, r3, #32
 8005634:	68fb      	ldr	r3, [r7, #12]
 8005636:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2220      	movs	r2, #32
 800563c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	2200      	movs	r2, #0
 8005644:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005648:	68fb      	ldr	r3, [r7, #12]
 800564a:	2200      	movs	r2, #0
 800564c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005650:	2301      	movs	r3, #1
 8005652:	e007      	b.n	8005664 <I2C_WaitOnSTOPFlagUntilTimeout+0x70>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	681b      	ldr	r3, [r3, #0]
 8005658:	699b      	ldr	r3, [r3, #24]
 800565a:	f003 0320 	and.w	r3, r3, #32
 800565e:	2b20      	cmp	r3, #32
 8005660:	d1cf      	bne.n	8005602 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005662:	2300      	movs	r3, #0
}
 8005664:	4618      	mov	r0, r3
 8005666:	3710      	adds	r7, #16
 8005668:	46bd      	mov	sp, r7
 800566a:	bd80      	pop	{r7, pc}

0800566c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800566c:	b580      	push	{r7, lr}
 800566e:	b084      	sub	sp, #16
 8005670:	af00      	add	r7, sp, #0
 8005672:	60f8      	str	r0, [r7, #12]
 8005674:	60b9      	str	r1, [r7, #8]
 8005676:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005678:	e055      	b.n	8005726 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c, Timeout, Tickstart) != HAL_OK)
 800567a:	687a      	ldr	r2, [r7, #4]
 800567c:	68b9      	ldr	r1, [r7, #8]
 800567e:	68f8      	ldr	r0, [r7, #12]
 8005680:	f000 f860 	bl	8005744 <I2C_IsAcknowledgeFailed>
 8005684:	4603      	mov	r3, r0
 8005686:	2b00      	cmp	r3, #0
 8005688:	d001      	beq.n	800568e <I2C_WaitOnRXNEFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 800568a:	2301      	movs	r3, #1
 800568c:	e053      	b.n	8005736 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
    }

    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	681b      	ldr	r3, [r3, #0]
 8005692:	699b      	ldr	r3, [r3, #24]
 8005694:	f003 0320 	and.w	r3, r3, #32
 8005698:	2b20      	cmp	r3, #32
 800569a:	d129      	bne.n	80056f0 <I2C_WaitOnRXNEFlagUntilTimeout+0x84>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 800569c:	68fb      	ldr	r3, [r7, #12]
 800569e:	681b      	ldr	r3, [r3, #0]
 80056a0:	699b      	ldr	r3, [r3, #24]
 80056a2:	f003 0304 	and.w	r3, r3, #4
 80056a6:	2b04      	cmp	r3, #4
 80056a8:	d105      	bne.n	80056b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80056ae:	2b00      	cmp	r3, #0
 80056b0:	d001      	beq.n	80056b6 <I2C_WaitOnRXNEFlagUntilTimeout+0x4a>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        return HAL_OK;
 80056b2:	2300      	movs	r3, #0
 80056b4:	e03f      	b.n	8005736 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
      else
      {
        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	2220      	movs	r2, #32
 80056bc:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 80056be:	68fb      	ldr	r3, [r7, #12]
 80056c0:	681b      	ldr	r3, [r3, #0]
 80056c2:	6859      	ldr	r1, [r3, #4]
 80056c4:	68fb      	ldr	r3, [r7, #12]
 80056c6:	681a      	ldr	r2, [r3, #0]
 80056c8:	4b1d      	ldr	r3, [pc, #116]	; (8005740 <I2C_WaitOnRXNEFlagUntilTimeout+0xd4>)
 80056ca:	400b      	ands	r3, r1
 80056cc:	6053      	str	r3, [r2, #4]

        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80056ce:	68fb      	ldr	r3, [r7, #12]
 80056d0:	2200      	movs	r2, #0
 80056d2:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80056d4:	68fb      	ldr	r3, [r7, #12]
 80056d6:	2220      	movs	r2, #32
 80056d8:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80056dc:	68fb      	ldr	r3, [r7, #12]
 80056de:	2200      	movs	r2, #0
 80056e0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80056e4:	68fb      	ldr	r3, [r7, #12]
 80056e6:	2200      	movs	r2, #0
 80056e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 80056ec:	2301      	movs	r3, #1
 80056ee:	e022      	b.n	8005736 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
      }
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80056f0:	f7fc fca4 	bl	800203c <HAL_GetTick>
 80056f4:	4602      	mov	r2, r0
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	1ad3      	subs	r3, r2, r3
 80056fa:	68ba      	ldr	r2, [r7, #8]
 80056fc:	429a      	cmp	r2, r3
 80056fe:	d302      	bcc.n	8005706 <I2C_WaitOnRXNEFlagUntilTimeout+0x9a>
 8005700:	68bb      	ldr	r3, [r7, #8]
 8005702:	2b00      	cmp	r3, #0
 8005704:	d10f      	bne.n	8005726 <I2C_WaitOnRXNEFlagUntilTimeout+0xba>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800570a:	f043 0220 	orr.w	r2, r3, #32
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	645a      	str	r2, [r3, #68]	; 0x44
      hi2c->State = HAL_I2C_STATE_READY;
 8005712:	68fb      	ldr	r3, [r7, #12]
 8005714:	2220      	movs	r2, #32
 8005716:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800571a:	68fb      	ldr	r3, [r7, #12]
 800571c:	2200      	movs	r2, #0
 800571e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8005722:	2301      	movs	r3, #1
 8005724:	e007      	b.n	8005736 <I2C_WaitOnRXNEFlagUntilTimeout+0xca>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8005726:	68fb      	ldr	r3, [r7, #12]
 8005728:	681b      	ldr	r3, [r3, #0]
 800572a:	699b      	ldr	r3, [r3, #24]
 800572c:	f003 0304 	and.w	r3, r3, #4
 8005730:	2b04      	cmp	r3, #4
 8005732:	d1a2      	bne.n	800567a <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
    }
  }
  return HAL_OK;
 8005734:	2300      	movs	r3, #0
}
 8005736:	4618      	mov	r0, r3
 8005738:	3710      	adds	r7, #16
 800573a:	46bd      	mov	sp, r7
 800573c:	bd80      	pop	{r7, pc}
 800573e:	bf00      	nop
 8005740:	fe00e800 	.word	0xfe00e800

08005744 <I2C_IsAcknowledgeFailed>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005744:	b580      	push	{r7, lr}
 8005746:	b084      	sub	sp, #16
 8005748:	af00      	add	r7, sp, #0
 800574a:	60f8      	str	r0, [r7, #12]
 800574c:	60b9      	str	r1, [r7, #8]
 800574e:	607a      	str	r2, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8005750:	68fb      	ldr	r3, [r7, #12]
 8005752:	681b      	ldr	r3, [r3, #0]
 8005754:	699b      	ldr	r3, [r3, #24]
 8005756:	f003 0310 	and.w	r3, r3, #16
 800575a:	2b10      	cmp	r3, #16
 800575c:	d151      	bne.n	8005802 <I2C_IsAcknowledgeFailed+0xbe>
  {
    /* Wait until STOP Flag is reset */
    /* AutoEnd should be initiate after AF */
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800575e:	e022      	b.n	80057a6 <I2C_IsAcknowledgeFailed+0x62>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8005760:	68bb      	ldr	r3, [r7, #8]
 8005762:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005766:	d01e      	beq.n	80057a6 <I2C_IsAcknowledgeFailed+0x62>
      {
        if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005768:	f7fc fc68 	bl	800203c <HAL_GetTick>
 800576c:	4602      	mov	r2, r0
 800576e:	687b      	ldr	r3, [r7, #4]
 8005770:	1ad3      	subs	r3, r2, r3
 8005772:	68ba      	ldr	r2, [r7, #8]
 8005774:	429a      	cmp	r2, r3
 8005776:	d302      	bcc.n	800577e <I2C_IsAcknowledgeFailed+0x3a>
 8005778:	68bb      	ldr	r3, [r7, #8]
 800577a:	2b00      	cmp	r3, #0
 800577c:	d113      	bne.n	80057a6 <I2C_IsAcknowledgeFailed+0x62>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 800577e:	68fb      	ldr	r3, [r7, #12]
 8005780:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005782:	f043 0220 	orr.w	r2, r3, #32
 8005786:	68fb      	ldr	r3, [r7, #12]
 8005788:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800578a:	68fb      	ldr	r3, [r7, #12]
 800578c:	2220      	movs	r2, #32
 800578e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	2200      	movs	r2, #0
 8005796:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800579a:	68fb      	ldr	r3, [r7, #12]
 800579c:	2200      	movs	r2, #0
 800579e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 80057a2:	2301      	movs	r3, #1
 80057a4:	e02e      	b.n	8005804 <I2C_IsAcknowledgeFailed+0xc0>
    while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80057a6:	68fb      	ldr	r3, [r7, #12]
 80057a8:	681b      	ldr	r3, [r3, #0]
 80057aa:	699b      	ldr	r3, [r3, #24]
 80057ac:	f003 0320 	and.w	r3, r3, #32
 80057b0:	2b20      	cmp	r3, #32
 80057b2:	d1d5      	bne.n	8005760 <I2C_IsAcknowledgeFailed+0x1c>
        }
      }
    }

    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80057b4:	68fb      	ldr	r3, [r7, #12]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	2210      	movs	r2, #16
 80057ba:	61da      	str	r2, [r3, #28]

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80057bc:	68fb      	ldr	r3, [r7, #12]
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	2220      	movs	r2, #32
 80057c2:	61da      	str	r2, [r3, #28]

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80057c4:	68f8      	ldr	r0, [r7, #12]
 80057c6:	f7ff fe72 	bl	80054ae <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80057ca:	68fb      	ldr	r3, [r7, #12]
 80057cc:	681b      	ldr	r3, [r3, #0]
 80057ce:	6859      	ldr	r1, [r3, #4]
 80057d0:	68fb      	ldr	r3, [r7, #12]
 80057d2:	681a      	ldr	r2, [r3, #0]
 80057d4:	4b0d      	ldr	r3, [pc, #52]	; (800580c <I2C_IsAcknowledgeFailed+0xc8>)
 80057d6:	400b      	ands	r3, r1
 80057d8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80057da:	68fb      	ldr	r3, [r7, #12]
 80057dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80057de:	f043 0204 	orr.w	r2, r3, #4
 80057e2:	68fb      	ldr	r3, [r7, #12]
 80057e4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80057e6:	68fb      	ldr	r3, [r7, #12]
 80057e8:	2220      	movs	r2, #32
 80057ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80057ee:	68fb      	ldr	r3, [r7, #12]
 80057f0:	2200      	movs	r2, #0
 80057f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80057f6:	68fb      	ldr	r3, [r7, #12]
 80057f8:	2200      	movs	r2, #0
 80057fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_ERROR;
 80057fe:	2301      	movs	r3, #1
 8005800:	e000      	b.n	8005804 <I2C_IsAcknowledgeFailed+0xc0>
  }
  return HAL_OK;
 8005802:	2300      	movs	r3, #0
}
 8005804:	4618      	mov	r0, r3
 8005806:	3710      	adds	r7, #16
 8005808:	46bd      	mov	sp, r7
 800580a:	bd80      	pop	{r7, pc}
 800580c:	fe00e800 	.word	0xfe00e800

08005810 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8005810:	b480      	push	{r7}
 8005812:	b085      	sub	sp, #20
 8005814:	af00      	add	r7, sp, #0
 8005816:	60f8      	str	r0, [r7, #12]
 8005818:	607b      	str	r3, [r7, #4]
 800581a:	460b      	mov	r3, r1
 800581c:	817b      	strh	r3, [r7, #10]
 800581e:	4613      	mov	r3, r2
 8005820:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2,
 8005822:	68fb      	ldr	r3, [r7, #12]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	685a      	ldr	r2, [r3, #4]
 8005828:	69bb      	ldr	r3, [r7, #24]
 800582a:	0d5b      	lsrs	r3, r3, #21
 800582c:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 8005830:	4b0c      	ldr	r3, [pc, #48]	; (8005864 <I2C_TransferConfig+0x54>)
 8005832:	430b      	orrs	r3, r1
 8005834:	43db      	mvns	r3, r3
 8005836:	ea02 0103 	and.w	r1, r2, r3
 800583a:	897b      	ldrh	r3, [r7, #10]
 800583c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8005840:	7a7b      	ldrb	r3, [r7, #9]
 8005842:	041b      	lsls	r3, r3, #16
 8005844:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
 8005848:	431a      	orrs	r2, r3
 800584a:	687b      	ldr	r3, [r7, #4]
 800584c:	431a      	orrs	r2, r3
 800584e:	69bb      	ldr	r3, [r7, #24]
 8005850:	431a      	orrs	r2, r3
 8005852:	68fb      	ldr	r3, [r7, #12]
 8005854:	681b      	ldr	r3, [r3, #0]
 8005856:	430a      	orrs	r2, r1
 8005858:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | I2C_CR2_START | I2C_CR2_STOP)), \
             (uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) |
                        (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | (uint32_t)Mode | (uint32_t)Request));
}
 800585a:	bf00      	nop
 800585c:	3714      	adds	r7, #20
 800585e:	46bd      	mov	sp, r7
 8005860:	bc80      	pop	{r7}
 8005862:	4770      	bx	lr
 8005864:	03ff63ff 	.word	0x03ff63ff

08005868 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005868:	b480      	push	{r7}
 800586a:	b083      	sub	sp, #12
 800586c:	af00      	add	r7, sp, #0
 800586e:	6078      	str	r0, [r7, #4]
 8005870:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8005878:	b2db      	uxtb	r3, r3
 800587a:	2b20      	cmp	r3, #32
 800587c:	d138      	bne.n	80058f0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005884:	2b01      	cmp	r3, #1
 8005886:	d101      	bne.n	800588c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005888:	2302      	movs	r3, #2
 800588a:	e032      	b.n	80058f2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2201      	movs	r2, #1
 8005890:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	2224      	movs	r2, #36	; 0x24
 8005898:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	681a      	ldr	r2, [r3, #0]
 80058a2:	687b      	ldr	r3, [r7, #4]
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	f022 0201 	bic.w	r2, r2, #1
 80058aa:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	681a      	ldr	r2, [r3, #0]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	681b      	ldr	r3, [r3, #0]
 80058b6:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80058ba:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	6819      	ldr	r1, [r3, #0]
 80058c2:	687b      	ldr	r3, [r7, #4]
 80058c4:	681b      	ldr	r3, [r3, #0]
 80058c6:	683a      	ldr	r2, [r7, #0]
 80058c8:	430a      	orrs	r2, r1
 80058ca:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	681b      	ldr	r3, [r3, #0]
 80058d0:	681a      	ldr	r2, [r3, #0]
 80058d2:	687b      	ldr	r3, [r7, #4]
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	f042 0201 	orr.w	r2, r2, #1
 80058da:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2220      	movs	r2, #32
 80058e0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2200      	movs	r2, #0
 80058e8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80058ec:	2300      	movs	r3, #0
 80058ee:	e000      	b.n	80058f2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80058f0:	2302      	movs	r3, #2
  }
}
 80058f2:	4618      	mov	r0, r3
 80058f4:	370c      	adds	r7, #12
 80058f6:	46bd      	mov	sp, r7
 80058f8:	bc80      	pop	{r7}
 80058fa:	4770      	bx	lr

080058fc <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 80058fc:	b480      	push	{r7}
 80058fe:	b085      	sub	sp, #20
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
 8005904:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800590c:	b2db      	uxtb	r3, r3
 800590e:	2b20      	cmp	r3, #32
 8005910:	d139      	bne.n	8005986 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8005918:	2b01      	cmp	r3, #1
 800591a:	d101      	bne.n	8005920 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800591c:	2302      	movs	r3, #2
 800591e:	e033      	b.n	8005988 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	2201      	movs	r2, #1
 8005924:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2224      	movs	r2, #36	; 0x24
 800592c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	681a      	ldr	r2, [r3, #0]
 8005936:	687b      	ldr	r3, [r7, #4]
 8005938:	681b      	ldr	r3, [r3, #0]
 800593a:	f022 0201 	bic.w	r2, r2, #1
 800593e:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	681b      	ldr	r3, [r3, #0]
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005948:	68fb      	ldr	r3, [r7, #12]
 800594a:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800594e:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8005950:	683b      	ldr	r3, [r7, #0]
 8005952:	021b      	lsls	r3, r3, #8
 8005954:	68fa      	ldr	r2, [r7, #12]
 8005956:	4313      	orrs	r3, r2
 8005958:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	681b      	ldr	r3, [r3, #0]
 800595e:	68fa      	ldr	r2, [r7, #12]
 8005960:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	681a      	ldr	r2, [r3, #0]
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	681b      	ldr	r3, [r3, #0]
 800596c:	f042 0201 	orr.w	r2, r2, #1
 8005970:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	2220      	movs	r2, #32
 8005976:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	2200      	movs	r2, #0
 800597e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8005982:	2300      	movs	r3, #0
 8005984:	e000      	b.n	8005988 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005986:	2302      	movs	r3, #2
  }
}
 8005988:	4618      	mov	r0, r3
 800598a:	3714      	adds	r7, #20
 800598c:	46bd      	mov	sp, r7
 800598e:	bc80      	pop	{r7}
 8005990:	4770      	bx	lr
	...

08005994 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         backup domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8005994:	b480      	push	{r7}
 8005996:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005998:	4b04      	ldr	r3, [pc, #16]	; (80059ac <HAL_PWR_EnableBkUpAccess+0x18>)
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	4a03      	ldr	r2, [pc, #12]	; (80059ac <HAL_PWR_EnableBkUpAccess+0x18>)
 800599e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80059a2:	6013      	str	r3, [r2, #0]
}
 80059a4:	bf00      	nop
 80059a6:	46bd      	mov	sp, r7
 80059a8:	bc80      	pop	{r7}
 80059aa:	4770      	bx	lr
 80059ac:	58000400 	.word	0x58000400

080059b0 <HAL_PWR_EnterSLEEPMode>:
  * @note  When WFI entry is used, tick interrupt have to be disabled if not desired as
  *        the interrupt wake up source.
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 80059b0:	b580      	push	{r7, lr}
 80059b2:	b082      	sub	sp, #8
 80059b4:	af00      	add	r7, sp, #0
 80059b6:	6078      	str	r0, [r7, #4]
 80059b8:	460b      	mov	r3, r1
 80059ba:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Set Regulator parameter */
  if (Regulator == PWR_MAINREGULATOR_ON)
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	2b00      	cmp	r3, #0
 80059c0:	d10c      	bne.n	80059dc <HAL_PWR_EnterSLEEPMode+0x2c>
  {
    /* If in low-power run mode at this point, exit it */
    if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 80059c2:	4b13      	ldr	r3, [pc, #76]	; (8005a10 <HAL_PWR_EnterSLEEPMode+0x60>)
 80059c4:	695b      	ldr	r3, [r3, #20]
 80059c6:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80059ca:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80059ce:	d10d      	bne.n	80059ec <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      if (HAL_PWREx_DisableLowPowerRunMode() != HAL_OK)
 80059d0:	f000 f83c 	bl	8005a4c <HAL_PWREx_DisableLowPowerRunMode>
 80059d4:	4603      	mov	r3, r0
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	d008      	beq.n	80059ec <HAL_PWR_EnterSLEEPMode+0x3c>
      {
        return ;
 80059da:	e015      	b.n	8005a08 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* If in run mode, first move to low-power run mode.
       The system clock frequency must be below 2 MHz at this point. */
    if (HAL_IS_BIT_CLR(PWR->SR2, (PWR_SR2_REGLPF)))
 80059dc:	4b0c      	ldr	r3, [pc, #48]	; (8005a10 <HAL_PWR_EnterSLEEPMode+0x60>)
 80059de:	695b      	ldr	r3, [r3, #20]
 80059e0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d101      	bne.n	80059ec <HAL_PWR_EnterSLEEPMode+0x3c>
    {
      HAL_PWREx_EnableLowPowerRunMode();
 80059e8:	f000 f822 	bl	8005a30 <HAL_PWREx_EnableLowPowerRunMode>
    }
  }

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 80059ec:	4b09      	ldr	r3, [pc, #36]	; (8005a14 <HAL_PWR_EnterSLEEPMode+0x64>)
 80059ee:	691b      	ldr	r3, [r3, #16]
 80059f0:	4a08      	ldr	r2, [pc, #32]	; (8005a14 <HAL_PWR_EnterSLEEPMode+0x64>)
 80059f2:	f023 0304 	bic.w	r3, r3, #4
 80059f6:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if (SLEEPEntry == PWR_SLEEPENTRY_WFI)
 80059f8:	78fb      	ldrb	r3, [r7, #3]
 80059fa:	2b01      	cmp	r3, #1
 80059fc:	d101      	bne.n	8005a02 <HAL_PWR_EnterSLEEPMode+0x52>
  {
    /* Request Wait For Interrupt */
    __WFI();
 80059fe:	bf30      	wfi
 8005a00:	e002      	b.n	8005a08 <HAL_PWR_EnterSLEEPMode+0x58>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005a02:	bf40      	sev
    __WFE();
 8005a04:	bf20      	wfe
    __WFE();
 8005a06:	bf20      	wfe
  }
}
 8005a08:	3708      	adds	r7, #8
 8005a0a:	46bd      	mov	sp, r7
 8005a0c:	bd80      	pop	{r7, pc}
 8005a0e:	bf00      	nop
 8005a10:	58000400 	.word	0x58000400
 8005a14:	e000ed00 	.word	0xe000ed00

08005a18 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWPWR_REGULATOR_VOLTAGE_SCALE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8005a18:	b480      	push	{r7}
 8005a1a:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8005a1c:	4b03      	ldr	r3, [pc, #12]	; (8005a2c <HAL_PWREx_GetVoltageRange+0x14>)
 8005a1e:	681b      	ldr	r3, [r3, #0]
 8005a20:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
}
 8005a24:	4618      	mov	r0, r3
 8005a26:	46bd      	mov	sp, r7
 8005a28:	bc80      	pop	{r7}
 8005a2a:	4770      	bx	lr
 8005a2c:	58000400 	.word	0x58000400

08005a30 <HAL_PWREx_EnableLowPowerRunMode>:
  * @note  In Low-power Run mode, all I/O pins keep the same state as in Run mode.
  * @note  Clock frequency must be reduced below 2 MHz.
  * @retval None
  */
void HAL_PWREx_EnableLowPowerRunMode(void)
{
 8005a30:	b480      	push	{r7}
 8005a32:	af00      	add	r7, sp, #0
  /* Set Regulator parameter */
  SET_BIT(PWR->CR1, PWR_CR1_LPR);
 8005a34:	4b04      	ldr	r3, [pc, #16]	; (8005a48 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8005a36:	681b      	ldr	r3, [r3, #0]
 8005a38:	4a03      	ldr	r2, [pc, #12]	; (8005a48 <HAL_PWREx_EnableLowPowerRunMode+0x18>)
 8005a3a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8005a3e:	6013      	str	r3, [r2, #0]
}
 8005a40:	bf00      	nop
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bc80      	pop	{r7}
 8005a46:	4770      	bx	lr
 8005a48:	58000400 	.word	0x58000400

08005a4c <HAL_PWREx_DisableLowPowerRunMode>:
  *        returns HAL_TIMEOUT status). The system clock frequency can then be
  *        increased above 2 MHz.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_DisableLowPowerRunMode(void)
{
 8005a4c:	b480      	push	{r7}
 8005a4e:	b083      	sub	sp, #12
 8005a50:	af00      	add	r7, sp, #0
  uint32_t wait_loop_index;

  /* Clear LPR bit */
  CLEAR_BIT(PWR->CR1, PWR_CR1_LPR);
 8005a52:	4b16      	ldr	r3, [pc, #88]	; (8005aac <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005a54:	681b      	ldr	r3, [r3, #0]
 8005a56:	4a15      	ldr	r2, [pc, #84]	; (8005aac <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005a58:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8005a5c:	6013      	str	r3, [r2, #0]

  /* Wait until REGLPF is reset */
  wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000UL);
 8005a5e:	4b14      	ldr	r3, [pc, #80]	; (8005ab0 <HAL_PWREx_DisableLowPowerRunMode+0x64>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	2232      	movs	r2, #50	; 0x32
 8005a64:	fb02 f303 	mul.w	r3, r2, r3
 8005a68:	4a12      	ldr	r2, [pc, #72]	; (8005ab4 <HAL_PWREx_DisableLowPowerRunMode+0x68>)
 8005a6a:	fba2 2303 	umull	r2, r3, r2, r3
 8005a6e:	0c9b      	lsrs	r3, r3, #18
 8005a70:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8005a72:	e002      	b.n	8005a7a <HAL_PWREx_DisableLowPowerRunMode+0x2e>
  {
    wait_loop_index--;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	3b01      	subs	r3, #1
 8005a78:	607b      	str	r3, [r7, #4]
  while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_REGLPF)) && (wait_loop_index != 0U))
 8005a7a:	4b0c      	ldr	r3, [pc, #48]	; (8005aac <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005a7c:	695b      	ldr	r3, [r3, #20]
 8005a7e:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a82:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a86:	d102      	bne.n	8005a8e <HAL_PWREx_DisableLowPowerRunMode+0x42>
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	d1f2      	bne.n	8005a74 <HAL_PWREx_DisableLowPowerRunMode+0x28>
  }
  if (HAL_IS_BIT_SET(PWR->SR2, (PWR_SR2_REGLPF)))
 8005a8e:	4b07      	ldr	r3, [pc, #28]	; (8005aac <HAL_PWREx_DisableLowPowerRunMode+0x60>)
 8005a90:	695b      	ldr	r3, [r3, #20]
 8005a92:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005a96:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005a9a:	d101      	bne.n	8005aa0 <HAL_PWREx_DisableLowPowerRunMode+0x54>
  {
    return HAL_TIMEOUT;
 8005a9c:	2303      	movs	r3, #3
 8005a9e:	e000      	b.n	8005aa2 <HAL_PWREx_DisableLowPowerRunMode+0x56>
  }

  return HAL_OK;
 8005aa0:	2300      	movs	r3, #0
}
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	370c      	adds	r7, #12
 8005aa6:	46bd      	mov	sp, r7
 8005aa8:	bc80      	pop	{r7}
 8005aaa:	4770      	bx	lr
 8005aac:	58000400 	.word	0x58000400
 8005ab0:	20000054 	.word	0x20000054
 8005ab4:	431bde83 	.word	0x431bde83

08005ab8 <HAL_PWREx_EnterSTOP2Mode>:
  *            @arg @ref PWR_STOPENTRY_WFI  Enter Stop mode with WFI instruction
  *            @arg @ref PWR_STOPENTRY_WFE  Enter Stop mode with WFE instruction
  * @retval None
  */
void HAL_PWREx_EnterSTOP2Mode(uint8_t STOPEntry)
{
 8005ab8:	b480      	push	{r7}
 8005aba:	b083      	sub	sp, #12
 8005abc:	af00      	add	r7, sp, #0
 8005abe:	4603      	mov	r3, r0
 8005ac0:	71fb      	strb	r3, [r7, #7]
#ifdef CORE_CM0PLUS
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->C2CR1, PWR_C2CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
#else
  /* Set Stop mode 2 */
  MODIFY_REG(PWR->CR1, PWR_CR1_LPMS, PWR_LOWPOWERMODE_STOP2);
 8005ac2:	4b10      	ldr	r3, [pc, #64]	; (8005b04 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f023 0307 	bic.w	r3, r3, #7
 8005aca:	4a0e      	ldr	r2, [pc, #56]	; (8005b04 <HAL_PWREx_EnterSTOP2Mode+0x4c>)
 8005acc:	f043 0302 	orr.w	r3, r3, #2
 8005ad0:	6013      	str	r3, [r2, #0]
#endif

  /* Set SLEEPDEEP bit of Cortex System Control Register */
  SET_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005ad2:	4b0d      	ldr	r3, [pc, #52]	; (8005b08 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005ad4:	691b      	ldr	r3, [r3, #16]
 8005ad6:	4a0c      	ldr	r2, [pc, #48]	; (8005b08 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005ad8:	f043 0304 	orr.w	r3, r3, #4
 8005adc:	6113      	str	r3, [r2, #16]

  /* Select Stop mode entry --------------------------------------------------*/
  if (STOPEntry == PWR_STOPENTRY_WFI)
 8005ade:	79fb      	ldrb	r3, [r7, #7]
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	d101      	bne.n	8005ae8 <HAL_PWREx_EnterSTOP2Mode+0x30>
  {
    /* Request Wait For Interrupt */
    __WFI();
 8005ae4:	bf30      	wfi
 8005ae6:	e002      	b.n	8005aee <HAL_PWREx_EnterSTOP2Mode+0x36>
  }
  else
  {
    /* Request Wait For Event */
    __SEV();
 8005ae8:	bf40      	sev
    __WFE();
 8005aea:	bf20      	wfe
    __WFE();
 8005aec:	bf20      	wfe
  }

  /* Reset SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8005aee:	4b06      	ldr	r3, [pc, #24]	; (8005b08 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005af0:	691b      	ldr	r3, [r3, #16]
 8005af2:	4a05      	ldr	r2, [pc, #20]	; (8005b08 <HAL_PWREx_EnterSTOP2Mode+0x50>)
 8005af4:	f023 0304 	bic.w	r3, r3, #4
 8005af8:	6113      	str	r3, [r2, #16]
}
 8005afa:	bf00      	nop
 8005afc:	370c      	adds	r7, #12
 8005afe:	46bd      	mov	sp, r7
 8005b00:	bc80      	pop	{r7}
 8005b02:	4770      	bx	lr
 8005b04:	58000400 	.word	0x58000400
 8005b08:	e000ed00 	.word	0xe000ed00

08005b0c <LL_PWR_IsEnabledBkUpAccess>:
{
 8005b0c:	b480      	push	{r7}
 8005b0e:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)) ? 1UL : 0UL);
 8005b10:	4b06      	ldr	r3, [pc, #24]	; (8005b2c <LL_PWR_IsEnabledBkUpAccess+0x20>)
 8005b12:	681b      	ldr	r3, [r3, #0]
 8005b14:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8005b18:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005b1c:	d101      	bne.n	8005b22 <LL_PWR_IsEnabledBkUpAccess+0x16>
 8005b1e:	2301      	movs	r3, #1
 8005b20:	e000      	b.n	8005b24 <LL_PWR_IsEnabledBkUpAccess+0x18>
 8005b22:	2300      	movs	r3, #0
}
 8005b24:	4618      	mov	r0, r3
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bc80      	pop	{r7}
 8005b2a:	4770      	bx	lr
 8005b2c:	58000400 	.word	0x58000400

08005b30 <LL_RCC_HSE_EnableTcxo>:
{
 8005b30:	b480      	push	{r7}
 8005b32:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005b34:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b38:	681b      	ldr	r3, [r3, #0]
 8005b3a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b3e:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8005b42:	6013      	str	r3, [r2, #0]
}
 8005b44:	bf00      	nop
 8005b46:	46bd      	mov	sp, r7
 8005b48:	bc80      	pop	{r7}
 8005b4a:	4770      	bx	lr

08005b4c <LL_RCC_HSE_DisableTcxo>:
{
 8005b4c:	b480      	push	{r7}
 8005b4e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEBYPPWR);
 8005b50:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b54:	681b      	ldr	r3, [r3, #0]
 8005b56:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b5a:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8005b5e:	6013      	str	r3, [r2, #0]
}
 8005b60:	bf00      	nop
 8005b62:	46bd      	mov	sp, r7
 8005b64:	bc80      	pop	{r7}
 8005b66:	4770      	bx	lr

08005b68 <LL_RCC_HSE_IsEnabledDiv2>:
{
 8005b68:	b480      	push	{r7}
 8005b6a:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 8005b6c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b70:	681b      	ldr	r3, [r3, #0]
 8005b72:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8005b76:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005b7a:	d101      	bne.n	8005b80 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 8005b7c:	2301      	movs	r3, #1
 8005b7e:	e000      	b.n	8005b82 <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 8005b80:	2300      	movs	r3, #0
}
 8005b82:	4618      	mov	r0, r3
 8005b84:	46bd      	mov	sp, r7
 8005b86:	bc80      	pop	{r7}
 8005b88:	4770      	bx	lr

08005b8a <LL_RCC_HSE_Enable>:
{
 8005b8a:	b480      	push	{r7}
 8005b8c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 8005b8e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005b92:	681b      	ldr	r3, [r3, #0]
 8005b94:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005b98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005b9c:	6013      	str	r3, [r2, #0]
}
 8005b9e:	bf00      	nop
 8005ba0:	46bd      	mov	sp, r7
 8005ba2:	bc80      	pop	{r7}
 8005ba4:	4770      	bx	lr

08005ba6 <LL_RCC_HSE_Disable>:
{
 8005ba6:	b480      	push	{r7}
 8005ba8:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8005baa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005bb4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8005bb8:	6013      	str	r3, [r2, #0]
}
 8005bba:	bf00      	nop
 8005bbc:	46bd      	mov	sp, r7
 8005bbe:	bc80      	pop	{r7}
 8005bc0:	4770      	bx	lr

08005bc2 <LL_RCC_HSE_IsReady>:
{
 8005bc2:	b480      	push	{r7}
 8005bc4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8005bc6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005bd0:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005bd4:	d101      	bne.n	8005bda <LL_RCC_HSE_IsReady+0x18>
 8005bd6:	2301      	movs	r3, #1
 8005bd8:	e000      	b.n	8005bdc <LL_RCC_HSE_IsReady+0x1a>
 8005bda:	2300      	movs	r3, #0
}
 8005bdc:	4618      	mov	r0, r3
 8005bde:	46bd      	mov	sp, r7
 8005be0:	bc80      	pop	{r7}
 8005be2:	4770      	bx	lr

08005be4 <LL_RCC_HSI_Enable>:
{
 8005be4:	b480      	push	{r7}
 8005be6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8005be8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005bec:	681b      	ldr	r3, [r3, #0]
 8005bee:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005bf2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8005bf6:	6013      	str	r3, [r2, #0]
}
 8005bf8:	bf00      	nop
 8005bfa:	46bd      	mov	sp, r7
 8005bfc:	bc80      	pop	{r7}
 8005bfe:	4770      	bx	lr

08005c00 <LL_RCC_HSI_Disable>:
{
 8005c00:	b480      	push	{r7}
 8005c02:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8005c04:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c08:	681b      	ldr	r3, [r3, #0]
 8005c0a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c0e:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005c12:	6013      	str	r3, [r2, #0]
}
 8005c14:	bf00      	nop
 8005c16:	46bd      	mov	sp, r7
 8005c18:	bc80      	pop	{r7}
 8005c1a:	4770      	bx	lr

08005c1c <LL_RCC_HSI_IsReady>:
{
 8005c1c:	b480      	push	{r7}
 8005c1e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8005c20:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8005c2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005c2e:	d101      	bne.n	8005c34 <LL_RCC_HSI_IsReady+0x18>
 8005c30:	2301      	movs	r3, #1
 8005c32:	e000      	b.n	8005c36 <LL_RCC_HSI_IsReady+0x1a>
 8005c34:	2300      	movs	r3, #0
}
 8005c36:	4618      	mov	r0, r3
 8005c38:	46bd      	mov	sp, r7
 8005c3a:	bc80      	pop	{r7}
 8005c3c:	4770      	bx	lr

08005c3e <LL_RCC_HSI_SetCalibTrimming>:
{
 8005c3e:	b480      	push	{r7}
 8005c40:	b083      	sub	sp, #12
 8005c42:	af00      	add	r7, sp, #0
 8005c44:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8005c46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c4a:	685b      	ldr	r3, [r3, #4]
 8005c4c:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	061b      	lsls	r3, r3, #24
 8005c54:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005c58:	4313      	orrs	r3, r2
 8005c5a:	604b      	str	r3, [r1, #4]
}
 8005c5c:	bf00      	nop
 8005c5e:	370c      	adds	r7, #12
 8005c60:	46bd      	mov	sp, r7
 8005c62:	bc80      	pop	{r7}
 8005c64:	4770      	bx	lr

08005c66 <LL_RCC_LSE_IsReady>:
{
 8005c66:	b480      	push	{r7}
 8005c68:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8005c6a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c6e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8005c72:	f003 0302 	and.w	r3, r3, #2
 8005c76:	2b02      	cmp	r3, #2
 8005c78:	d101      	bne.n	8005c7e <LL_RCC_LSE_IsReady+0x18>
 8005c7a:	2301      	movs	r3, #1
 8005c7c:	e000      	b.n	8005c80 <LL_RCC_LSE_IsReady+0x1a>
 8005c7e:	2300      	movs	r3, #0
}
 8005c80:	4618      	mov	r0, r3
 8005c82:	46bd      	mov	sp, r7
 8005c84:	bc80      	pop	{r7}
 8005c86:	4770      	bx	lr

08005c88 <LL_RCC_LSI_Enable>:
{
 8005c88:	b480      	push	{r7}
 8005c8a:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSION);
 8005c8c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005c90:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005c94:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005c98:	f043 0301 	orr.w	r3, r3, #1
 8005c9c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005ca0:	bf00      	nop
 8005ca2:	46bd      	mov	sp, r7
 8005ca4:	bc80      	pop	{r7}
 8005ca6:	4770      	bx	lr

08005ca8 <LL_RCC_LSI_Disable>:
{
 8005ca8:	b480      	push	{r7}
 8005caa:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSION);
 8005cac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cb0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005cb4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005cb8:	f023 0301 	bic.w	r3, r3, #1
 8005cbc:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 8005cc0:	bf00      	nop
 8005cc2:	46bd      	mov	sp, r7
 8005cc4:	bc80      	pop	{r7}
 8005cc6:	4770      	bx	lr

08005cc8 <LL_RCC_LSI_IsReady>:
{
 8005cc8:	b480      	push	{r7}
 8005cca:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == (RCC_CSR_LSIRDY)) ? 1UL : 0UL);
 8005ccc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cd0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005cd4:	f003 0302 	and.w	r3, r3, #2
 8005cd8:	2b02      	cmp	r3, #2
 8005cda:	d101      	bne.n	8005ce0 <LL_RCC_LSI_IsReady+0x18>
 8005cdc:	2301      	movs	r3, #1
 8005cde:	e000      	b.n	8005ce2 <LL_RCC_LSI_IsReady+0x1a>
 8005ce0:	2300      	movs	r3, #0
}
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	46bd      	mov	sp, r7
 8005ce6:	bc80      	pop	{r7}
 8005ce8:	4770      	bx	lr

08005cea <LL_RCC_MSI_Enable>:
{
 8005cea:	b480      	push	{r7}
 8005cec:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8005cee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005cf8:	f043 0301 	orr.w	r3, r3, #1
 8005cfc:	6013      	str	r3, [r2, #0]
}
 8005cfe:	bf00      	nop
 8005d00:	46bd      	mov	sp, r7
 8005d02:	bc80      	pop	{r7}
 8005d04:	4770      	bx	lr

08005d06 <LL_RCC_MSI_Disable>:
{
 8005d06:	b480      	push	{r7}
 8005d08:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8005d0a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d0e:	681b      	ldr	r3, [r3, #0]
 8005d10:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005d14:	f023 0301 	bic.w	r3, r3, #1
 8005d18:	6013      	str	r3, [r2, #0]
}
 8005d1a:	bf00      	nop
 8005d1c:	46bd      	mov	sp, r7
 8005d1e:	bc80      	pop	{r7}
 8005d20:	4770      	bx	lr

08005d22 <LL_RCC_MSI_IsReady>:
{
 8005d22:	b480      	push	{r7}
 8005d24:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8005d26:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d2a:	681b      	ldr	r3, [r3, #0]
 8005d2c:	f003 0302 	and.w	r3, r3, #2
 8005d30:	2b02      	cmp	r3, #2
 8005d32:	d101      	bne.n	8005d38 <LL_RCC_MSI_IsReady+0x16>
 8005d34:	2301      	movs	r3, #1
 8005d36:	e000      	b.n	8005d3a <LL_RCC_MSI_IsReady+0x18>
 8005d38:	2300      	movs	r3, #0
}
 8005d3a:	4618      	mov	r0, r3
 8005d3c:	46bd      	mov	sp, r7
 8005d3e:	bc80      	pop	{r7}
 8005d40:	4770      	bx	lr

08005d42 <LL_RCC_MSI_IsEnabledRangeSelect>:
{
 8005d42:	b480      	push	{r7}
 8005d44:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == (RCC_CR_MSIRGSEL)) ? 1UL : 0UL);
 8005d46:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d4a:	681b      	ldr	r3, [r3, #0]
 8005d4c:	f003 0308 	and.w	r3, r3, #8
 8005d50:	2b08      	cmp	r3, #8
 8005d52:	d101      	bne.n	8005d58 <LL_RCC_MSI_IsEnabledRangeSelect+0x16>
 8005d54:	2301      	movs	r3, #1
 8005d56:	e000      	b.n	8005d5a <LL_RCC_MSI_IsEnabledRangeSelect+0x18>
 8005d58:	2300      	movs	r3, #0
}
 8005d5a:	4618      	mov	r0, r3
 8005d5c:	46bd      	mov	sp, r7
 8005d5e:	bc80      	pop	{r7}
 8005d60:	4770      	bx	lr

08005d62 <LL_RCC_MSI_GetRange>:
{
 8005d62:	b480      	push	{r7}
 8005d64:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CR, RCC_CR_MSIRANGE));
 8005d66:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	46bd      	mov	sp, r7
 8005d74:	bc80      	pop	{r7}
 8005d76:	4770      	bx	lr

08005d78 <LL_RCC_MSI_GetRangeAfterStandby>:
{
 8005d78:	b480      	push	{r7}
 8005d7a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE));
 8005d7c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d80:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8005d84:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
}
 8005d88:	4618      	mov	r0, r3
 8005d8a:	46bd      	mov	sp, r7
 8005d8c:	bc80      	pop	{r7}
 8005d8e:	4770      	bx	lr

08005d90 <LL_RCC_MSI_SetCalibTrimming>:
{
 8005d90:	b480      	push	{r7}
 8005d92:	b083      	sub	sp, #12
 8005d94:	af00      	add	r7, sp, #0
 8005d96:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8005d98:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005d9c:	685b      	ldr	r3, [r3, #4]
 8005d9e:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	021b      	lsls	r3, r3, #8
 8005da6:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005daa:	4313      	orrs	r3, r2
 8005dac:	604b      	str	r3, [r1, #4]
}
 8005dae:	bf00      	nop
 8005db0:	370c      	adds	r7, #12
 8005db2:	46bd      	mov	sp, r7
 8005db4:	bc80      	pop	{r7}
 8005db6:	4770      	bx	lr

08005db8 <LL_RCC_SetSysClkSource>:
{
 8005db8:	b480      	push	{r7}
 8005dba:	b083      	sub	sp, #12
 8005dbc:	af00      	add	r7, sp, #0
 8005dbe:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8005dc0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005dc4:	689b      	ldr	r3, [r3, #8]
 8005dc6:	f023 0203 	bic.w	r2, r3, #3
 8005dca:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005dce:	687b      	ldr	r3, [r7, #4]
 8005dd0:	4313      	orrs	r3, r2
 8005dd2:	608b      	str	r3, [r1, #8]
}
 8005dd4:	bf00      	nop
 8005dd6:	370c      	adds	r7, #12
 8005dd8:	46bd      	mov	sp, r7
 8005dda:	bc80      	pop	{r7}
 8005ddc:	4770      	bx	lr

08005dde <LL_RCC_GetSysClkSource>:
{
 8005dde:	b480      	push	{r7}
 8005de0:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8005de2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005de6:	689b      	ldr	r3, [r3, #8]
 8005de8:	f003 030c 	and.w	r3, r3, #12
}
 8005dec:	4618      	mov	r0, r3
 8005dee:	46bd      	mov	sp, r7
 8005df0:	bc80      	pop	{r7}
 8005df2:	4770      	bx	lr

08005df4 <LL_RCC_SetAHBPrescaler>:
{
 8005df4:	b480      	push	{r7}
 8005df6:	b083      	sub	sp, #12
 8005df8:	af00      	add	r7, sp, #0
 8005dfa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8005dfc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e00:	689b      	ldr	r3, [r3, #8]
 8005e02:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005e06:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	4313      	orrs	r3, r2
 8005e0e:	608b      	str	r3, [r1, #8]
}
 8005e10:	bf00      	nop
 8005e12:	370c      	adds	r7, #12
 8005e14:	46bd      	mov	sp, r7
 8005e16:	bc80      	pop	{r7}
 8005e18:	4770      	bx	lr

08005e1a <LL_RCC_SetAHB3Prescaler>:
{
 8005e1a:	b480      	push	{r7}
 8005e1c:	b083      	sub	sp, #12
 8005e1e:	af00      	add	r7, sp, #0
 8005e20:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8005e22:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e26:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005e2a:	f023 020f 	bic.w	r2, r3, #15
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	091b      	lsrs	r3, r3, #4
 8005e32:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005e36:	4313      	orrs	r3, r2
 8005e38:	f8c1 3108 	str.w	r3, [r1, #264]	; 0x108
}
 8005e3c:	bf00      	nop
 8005e3e:	370c      	adds	r7, #12
 8005e40:	46bd      	mov	sp, r7
 8005e42:	bc80      	pop	{r7}
 8005e44:	4770      	bx	lr

08005e46 <LL_RCC_SetAPB1Prescaler>:
{
 8005e46:	b480      	push	{r7}
 8005e48:	b083      	sub	sp, #12
 8005e4a:	af00      	add	r7, sp, #0
 8005e4c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8005e4e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e52:	689b      	ldr	r3, [r3, #8]
 8005e54:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8005e58:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005e5c:	687b      	ldr	r3, [r7, #4]
 8005e5e:	4313      	orrs	r3, r2
 8005e60:	608b      	str	r3, [r1, #8]
}
 8005e62:	bf00      	nop
 8005e64:	370c      	adds	r7, #12
 8005e66:	46bd      	mov	sp, r7
 8005e68:	bc80      	pop	{r7}
 8005e6a:	4770      	bx	lr

08005e6c <LL_RCC_SetAPB2Prescaler>:
{
 8005e6c:	b480      	push	{r7}
 8005e6e:	b083      	sub	sp, #12
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8005e74:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e78:	689b      	ldr	r3, [r3, #8]
 8005e7a:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 8005e7e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8005e82:	687b      	ldr	r3, [r7, #4]
 8005e84:	4313      	orrs	r3, r2
 8005e86:	608b      	str	r3, [r1, #8]
}
 8005e88:	bf00      	nop
 8005e8a:	370c      	adds	r7, #12
 8005e8c:	46bd      	mov	sp, r7
 8005e8e:	bc80      	pop	{r7}
 8005e90:	4770      	bx	lr

08005e92 <LL_RCC_GetAHBPrescaler>:
{
 8005e92:	b480      	push	{r7}
 8005e94:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8005e96:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005e9a:	689b      	ldr	r3, [r3, #8]
 8005e9c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005ea0:	4618      	mov	r0, r3
 8005ea2:	46bd      	mov	sp, r7
 8005ea4:	bc80      	pop	{r7}
 8005ea6:	4770      	bx	lr

08005ea8 <LL_RCC_GetAHB3Prescaler>:
{
 8005ea8:	b480      	push	{r7}
 8005eaa:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8005eac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005eb0:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005eb4:	011b      	lsls	r3, r3, #4
 8005eb6:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8005eba:	4618      	mov	r0, r3
 8005ebc:	46bd      	mov	sp, r7
 8005ebe:	bc80      	pop	{r7}
 8005ec0:	4770      	bx	lr

08005ec2 <LL_RCC_GetAPB1Prescaler>:
{
 8005ec2:	b480      	push	{r7}
 8005ec4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8005ec6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005eca:	689b      	ldr	r3, [r3, #8]
 8005ecc:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
}
 8005ed0:	4618      	mov	r0, r3
 8005ed2:	46bd      	mov	sp, r7
 8005ed4:	bc80      	pop	{r7}
 8005ed6:	4770      	bx	lr

08005ed8 <LL_RCC_GetAPB2Prescaler>:
{
 8005ed8:	b480      	push	{r7}
 8005eda:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8005edc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ee0:	689b      	ldr	r3, [r3, #8]
 8005ee2:	f403 5360 	and.w	r3, r3, #14336	; 0x3800
}
 8005ee6:	4618      	mov	r0, r3
 8005ee8:	46bd      	mov	sp, r7
 8005eea:	bc80      	pop	{r7}
 8005eec:	4770      	bx	lr

08005eee <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8005eee:	b480      	push	{r7}
 8005ef0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8005ef2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ef6:	681b      	ldr	r3, [r3, #0]
 8005ef8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005efc:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005f00:	6013      	str	r3, [r2, #0]
}
 8005f02:	bf00      	nop
 8005f04:	46bd      	mov	sp, r7
 8005f06:	bc80      	pop	{r7}
 8005f08:	4770      	bx	lr

08005f0a <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8005f0a:	b480      	push	{r7}
 8005f0c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8005f0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f12:	681b      	ldr	r3, [r3, #0]
 8005f14:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8005f18:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8005f1c:	6013      	str	r3, [r2, #0]
}
 8005f1e:	bf00      	nop
 8005f20:	46bd      	mov	sp, r7
 8005f22:	bc80      	pop	{r7}
 8005f24:	4770      	bx	lr

08005f26 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8005f26:	b480      	push	{r7}
 8005f28:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8005f2a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f2e:	681b      	ldr	r3, [r3, #0]
 8005f30:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005f34:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8005f38:	d101      	bne.n	8005f3e <LL_RCC_PLL_IsReady+0x18>
 8005f3a:	2301      	movs	r3, #1
 8005f3c:	e000      	b.n	8005f40 <LL_RCC_PLL_IsReady+0x1a>
 8005f3e:	2300      	movs	r3, #0
}
 8005f40:	4618      	mov	r0, r3
 8005f42:	46bd      	mov	sp, r7
 8005f44:	bc80      	pop	{r7}
 8005f46:	4770      	bx	lr

08005f48 <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8005f48:	b480      	push	{r7}
 8005f4a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8005f4c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f50:	68db      	ldr	r3, [r3, #12]
 8005f52:	0a1b      	lsrs	r3, r3, #8
 8005f54:	f003 037f 	and.w	r3, r3, #127	; 0x7f
}
 8005f58:	4618      	mov	r0, r3
 8005f5a:	46bd      	mov	sp, r7
 8005f5c:	bc80      	pop	{r7}
 8005f5e:	4770      	bx	lr

08005f60 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8005f60:	b480      	push	{r7}
 8005f62:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8005f64:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f68:	68db      	ldr	r3, [r3, #12]
 8005f6a:	f003 4360 	and.w	r3, r3, #3758096384	; 0xe0000000
}
 8005f6e:	4618      	mov	r0, r3
 8005f70:	46bd      	mov	sp, r7
 8005f72:	bc80      	pop	{r7}
 8005f74:	4770      	bx	lr

08005f76 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8005f76:	b480      	push	{r7}
 8005f78:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8005f7a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f7e:	68db      	ldr	r3, [r3, #12]
 8005f80:	f003 0370 	and.w	r3, r3, #112	; 0x70
}
 8005f84:	4618      	mov	r0, r3
 8005f86:	46bd      	mov	sp, r7
 8005f88:	bc80      	pop	{r7}
 8005f8a:	4770      	bx	lr

08005f8c <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8005f8c:	b480      	push	{r7}
 8005f8e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8005f90:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005f94:	68db      	ldr	r3, [r3, #12]
 8005f96:	f003 0303 	and.w	r3, r3, #3
}
 8005f9a:	4618      	mov	r0, r3
 8005f9c:	46bd      	mov	sp, r7
 8005f9e:	bc80      	pop	{r7}
 8005fa0:	4770      	bx	lr

08005fa2 <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 8005fa2:	b480      	push	{r7}
 8005fa4:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 8005fa6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005faa:	689b      	ldr	r3, [r3, #8]
 8005fac:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005fb0:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fb4:	d101      	bne.n	8005fba <LL_RCC_IsActiveFlag_HPRE+0x18>
 8005fb6:	2301      	movs	r3, #1
 8005fb8:	e000      	b.n	8005fbc <LL_RCC_IsActiveFlag_HPRE+0x1a>
 8005fba:	2300      	movs	r3, #0
}
 8005fbc:	4618      	mov	r0, r3
 8005fbe:	46bd      	mov	sp, r7
 8005fc0:	bc80      	pop	{r7}
 8005fc2:	4770      	bx	lr

08005fc4 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK3 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 8005fc4:	b480      	push	{r7}
 8005fc6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 8005fc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005fcc:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8005fd0:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8005fd4:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005fd8:	d101      	bne.n	8005fde <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 8005fda:	2301      	movs	r3, #1
 8005fdc:	e000      	b.n	8005fe0 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 8005fde:	2300      	movs	r3, #0
}
 8005fe0:	4618      	mov	r0, r3
 8005fe2:	46bd      	mov	sp, r7
 8005fe4:	bc80      	pop	{r7}
 8005fe6:	4770      	bx	lr

08005fe8 <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 8005fe8:	b480      	push	{r7}
 8005fea:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 8005fec:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8005ff0:	689b      	ldr	r3, [r3, #8]
 8005ff2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005ff6:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8005ffa:	d101      	bne.n	8006000 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 8005ffc:	2301      	movs	r3, #1
 8005ffe:	e000      	b.n	8006002 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 8006000:	2300      	movs	r3, #0
}
 8006002:	4618      	mov	r0, r3
 8006004:	46bd      	mov	sp, r7
 8006006:	bc80      	pop	{r7}
 8006008:	4770      	bx	lr

0800600a <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800600a:	b480      	push	{r7}
 800600c:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800600e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006012:	689b      	ldr	r3, [r3, #8]
 8006014:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8006018:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 800601c:	d101      	bne.n	8006022 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800601e:	2301      	movs	r3, #1
 8006020:	e000      	b.n	8006024 <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 8006022:	2300      	movs	r3, #0
}
 8006024:	4618      	mov	r0, r3
 8006026:	46bd      	mov	sp, r7
 8006028:	bc80      	pop	{r7}
 800602a:	4770      	bx	lr

0800602c <HAL_RCC_OscConfig>:
  *         contains the configuration information for the RCC Oscillators.
  * @note   The PLL is not disabled when used as system clock.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800602c:	b580      	push	{r7, lr}
 800602e:	b088      	sub	sp, #32
 8006030:	af00      	add	r7, sp, #0
 8006032:	6078      	str	r0, [r7, #4]
  uint32_t sysclk_source;
  uint32_t pll_config;
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	2b00      	cmp	r3, #0
 8006038:	d101      	bne.n	800603e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800603a:	2301      	movs	r3, #1
 800603c:	e38a      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800603e:	f7ff fece 	bl	8005dde <LL_RCC_GetSysClkSource>
 8006042:	61f8      	str	r0, [r7, #28]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8006044:	f7ff ffa2 	bl	8005f8c <LL_RCC_PLL_GetMainSource>
 8006048:	61b8      	str	r0, [r7, #24]

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	681b      	ldr	r3, [r3, #0]
 800604e:	f003 0320 	and.w	r3, r3, #32
 8006052:	2b00      	cmp	r3, #0
 8006054:	f000 80c9 	beq.w	80061ea <HAL_RCC_OscConfig+0x1be>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSI_CALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8006058:	69fb      	ldr	r3, [r7, #28]
 800605a:	2b00      	cmp	r3, #0
 800605c:	d005      	beq.n	800606a <HAL_RCC_OscConfig+0x3e>
 800605e:	69fb      	ldr	r3, [r7, #28]
 8006060:	2b0c      	cmp	r3, #12
 8006062:	d17b      	bne.n	800615c <HAL_RCC_OscConfig+0x130>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 8006064:	69bb      	ldr	r3, [r7, #24]
 8006066:	2b01      	cmp	r3, #1
 8006068:	d178      	bne.n	800615c <HAL_RCC_OscConfig+0x130>
    {
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 800606a:	f7ff fe5a 	bl	8005d22 <LL_RCC_MSI_IsReady>
 800606e:	4603      	mov	r3, r0
 8006070:	2b00      	cmp	r3, #0
 8006072:	d005      	beq.n	8006080 <HAL_RCC_OscConfig+0x54>
 8006074:	687b      	ldr	r3, [r7, #4]
 8006076:	6a1b      	ldr	r3, [r3, #32]
 8006078:	2b00      	cmp	r3, #0
 800607a:	d101      	bne.n	8006080 <HAL_RCC_OscConfig+0x54>
      {
        return HAL_ERROR;
 800607c:	2301      	movs	r3, #1
 800607e:	e369      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB3 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8006080:	687b      	ldr	r3, [r7, #4]
 8006082:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8006084:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006088:	681b      	ldr	r3, [r3, #0]
 800608a:	f003 0308 	and.w	r3, r3, #8
 800608e:	2b00      	cmp	r3, #0
 8006090:	d005      	beq.n	800609e <HAL_RCC_OscConfig+0x72>
 8006092:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006096:	681b      	ldr	r3, [r3, #0]
 8006098:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800609c:	e006      	b.n	80060ac <HAL_RCC_OscConfig+0x80>
 800609e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80060a6:	091b      	lsrs	r3, r3, #4
 80060a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80060ac:	4293      	cmp	r3, r2
 80060ae:	d222      	bcs.n	80060f6 <HAL_RCC_OscConfig+0xca>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80060b0:	687b      	ldr	r3, [r7, #4]
 80060b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060b4:	4618      	mov	r0, r3
 80060b6:	f000 fd4f 	bl	8006b58 <RCC_SetFlashLatencyFromMSIRange>
 80060ba:	4603      	mov	r3, r0
 80060bc:	2b00      	cmp	r3, #0
 80060be:	d001      	beq.n	80060c4 <HAL_RCC_OscConfig+0x98>
          {
            return HAL_ERROR;
 80060c0:	2301      	movs	r3, #1
 80060c2:	e347      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80060c4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060c8:	681b      	ldr	r3, [r3, #0]
 80060ca:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80060ce:	f043 0308 	orr.w	r3, r3, #8
 80060d2:	6013      	str	r3, [r2, #0]
 80060d4:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060d8:	681b      	ldr	r3, [r3, #0]
 80060da:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80060de:	687b      	ldr	r3, [r7, #4]
 80060e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80060e2:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80060e6:	4313      	orrs	r3, r2
 80060e8:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80060ee:	4618      	mov	r0, r3
 80060f0:	f7ff fe4e 	bl	8005d90 <LL_RCC_MSI_SetCalibTrimming>
 80060f4:	e021      	b.n	800613a <HAL_RCC_OscConfig+0x10e>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 80060f6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80060fa:	681b      	ldr	r3, [r3, #0]
 80060fc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006100:	f043 0308 	orr.w	r3, r3, #8
 8006104:	6013      	str	r3, [r2, #0]
 8006106:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800610a:	681b      	ldr	r3, [r3, #0]
 800610c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8006110:	687b      	ldr	r3, [r7, #4]
 8006112:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006114:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006118:	4313      	orrs	r3, r2
 800611a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006120:	4618      	mov	r0, r3
 8006122:	f7ff fe35 	bl	8005d90 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800612a:	4618      	mov	r0, r3
 800612c:	f000 fd14 	bl	8006b58 <RCC_SetFlashLatencyFromMSIRange>
 8006130:	4603      	mov	r3, r0
 8006132:	2b00      	cmp	r3, #0
 8006134:	d001      	beq.n	800613a <HAL_RCC_OscConfig+0x10e>
          {
            return HAL_ERROR;
 8006136:	2301      	movs	r3, #1
 8006138:	e30c      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800613a:	f000 fcd5 	bl	8006ae8 <HAL_RCC_GetHCLKFreq>
 800613e:	4603      	mov	r3, r0
 8006140:	4ab4      	ldr	r2, [pc, #720]	; (8006414 <HAL_RCC_OscConfig+0x3e8>)
 8006142:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8006144:	4bb4      	ldr	r3, [pc, #720]	; (8006418 <HAL_RCC_OscConfig+0x3ec>)
 8006146:	681b      	ldr	r3, [r3, #0]
 8006148:	4618      	mov	r0, r3
 800614a:	f7fb ff6d 	bl	8002028 <HAL_InitTick>
 800614e:	4603      	mov	r3, r0
 8006150:	74fb      	strb	r3, [r7, #19]
        if (status != HAL_OK)
 8006152:	7cfb      	ldrb	r3, [r7, #19]
 8006154:	2b00      	cmp	r3, #0
 8006156:	d047      	beq.n	80061e8 <HAL_RCC_OscConfig+0x1bc>
        {
          return status;
 8006158:	7cfb      	ldrb	r3, [r7, #19]
 800615a:	e2fb      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	6a1b      	ldr	r3, [r3, #32]
 8006160:	2b00      	cmp	r3, #0
 8006162:	d02c      	beq.n	80061be <HAL_RCC_OscConfig+0x192>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8006164:	f7ff fdc1 	bl	8005cea <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 8006168:	f7fb ff68 	bl	800203c <HAL_GetTick>
 800616c:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800616e:	e008      	b.n	8006182 <HAL_RCC_OscConfig+0x156>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8006170:	f7fb ff64 	bl	800203c <HAL_GetTick>
 8006174:	4602      	mov	r2, r0
 8006176:	697b      	ldr	r3, [r7, #20]
 8006178:	1ad3      	subs	r3, r2, r3
 800617a:	2b02      	cmp	r3, #2
 800617c:	d901      	bls.n	8006182 <HAL_RCC_OscConfig+0x156>
          {
            return HAL_TIMEOUT;
 800617e:	2303      	movs	r3, #3
 8006180:	e2e8      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() == 0U)
 8006182:	f7ff fdce 	bl	8005d22 <LL_RCC_MSI_IsReady>
 8006186:	4603      	mov	r3, r0
 8006188:	2b00      	cmp	r3, #0
 800618a:	d0f1      	beq.n	8006170 <HAL_RCC_OscConfig+0x144>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800618c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006196:	f043 0308 	orr.w	r3, r3, #8
 800619a:	6013      	str	r3, [r2, #0]
 800619c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80061a6:	687b      	ldr	r3, [r7, #4]
 80061a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80061aa:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80061ae:	4313      	orrs	r3, r2
 80061b0:	600b      	str	r3, [r1, #0]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 80061b2:	687b      	ldr	r3, [r7, #4]
 80061b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80061b6:	4618      	mov	r0, r3
 80061b8:	f7ff fdea 	bl	8005d90 <LL_RCC_MSI_SetCalibTrimming>
 80061bc:	e015      	b.n	80061ea <HAL_RCC_OscConfig+0x1be>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 80061be:	f7ff fda2 	bl	8005d06 <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 80061c2:	f7fb ff3b 	bl	800203c <HAL_GetTick>
 80061c6:	6178      	str	r0, [r7, #20]

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 80061c8:	e008      	b.n	80061dc <HAL_RCC_OscConfig+0x1b0>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 80061ca:	f7fb ff37 	bl	800203c <HAL_GetTick>
 80061ce:	4602      	mov	r2, r0
 80061d0:	697b      	ldr	r3, [r7, #20]
 80061d2:	1ad3      	subs	r3, r2, r3
 80061d4:	2b02      	cmp	r3, #2
 80061d6:	d901      	bls.n	80061dc <HAL_RCC_OscConfig+0x1b0>
          {
            return HAL_TIMEOUT;
 80061d8:	2303      	movs	r3, #3
 80061da:	e2bb      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_MSI_IsReady() != 0U)
 80061dc:	f7ff fda1 	bl	8005d22 <LL_RCC_MSI_IsReady>
 80061e0:	4603      	mov	r3, r0
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d1f1      	bne.n	80061ca <HAL_RCC_OscConfig+0x19e>
 80061e6:	e000      	b.n	80061ea <HAL_RCC_OscConfig+0x1be>
      if ((LL_RCC_MSI_IsReady() != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 80061e8:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681b      	ldr	r3, [r3, #0]
 80061ee:	f003 0301 	and.w	r3, r3, #1
 80061f2:	2b00      	cmp	r3, #0
 80061f4:	d05f      	beq.n	80062b6 <HAL_RCC_OscConfig+0x28a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 80061f6:	69fb      	ldr	r3, [r7, #28]
 80061f8:	2b08      	cmp	r3, #8
 80061fa:	d005      	beq.n	8006208 <HAL_RCC_OscConfig+0x1dc>
 80061fc:	69fb      	ldr	r3, [r7, #28]
 80061fe:	2b0c      	cmp	r3, #12
 8006200:	d10d      	bne.n	800621e <HAL_RCC_OscConfig+0x1f2>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8006202:	69bb      	ldr	r3, [r7, #24]
 8006204:	2b03      	cmp	r3, #3
 8006206:	d10a      	bne.n	800621e <HAL_RCC_OscConfig+0x1f2>
    {
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006208:	f7ff fcdb 	bl	8005bc2 <LL_RCC_HSE_IsReady>
 800620c:	4603      	mov	r3, r0
 800620e:	2b00      	cmp	r3, #0
 8006210:	d050      	beq.n	80062b4 <HAL_RCC_OscConfig+0x288>
 8006212:	687b      	ldr	r3, [r7, #4]
 8006214:	685b      	ldr	r3, [r3, #4]
 8006216:	2b00      	cmp	r3, #0
 8006218:	d14c      	bne.n	80062b4 <HAL_RCC_OscConfig+0x288>
      {
        return HAL_ERROR;
 800621a:	2301      	movs	r3, #1
 800621c:	e29a      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
      /* Set the new HSE configuration ---------------------------------------*/
      /* Check HSE division factor */
      assert_param(IS_RCC_HSEDIV(RCC_OscInitStruct->HSEDiv));

      /* Set HSE division factor */
      MODIFY_REG(RCC->CR, RCC_CR_HSEPRE, RCC_OscInitStruct->HSEDiv);
 800621e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	f423 1280 	bic.w	r2, r3, #1048576	; 0x100000
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	689b      	ldr	r3, [r3, #8]
 800622c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006230:	4313      	orrs	r3, r2
 8006232:	600b      	str	r3, [r1, #0]

      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8006234:	687b      	ldr	r3, [r7, #4]
 8006236:	685b      	ldr	r3, [r3, #4]
 8006238:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800623c:	d102      	bne.n	8006244 <HAL_RCC_OscConfig+0x218>
 800623e:	f7ff fca4 	bl	8005b8a <LL_RCC_HSE_Enable>
 8006242:	e00d      	b.n	8006260 <HAL_RCC_OscConfig+0x234>
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	685b      	ldr	r3, [r3, #4]
 8006248:	f5b3 1f04 	cmp.w	r3, #2162688	; 0x210000
 800624c:	d104      	bne.n	8006258 <HAL_RCC_OscConfig+0x22c>
 800624e:	f7ff fc6f 	bl	8005b30 <LL_RCC_HSE_EnableTcxo>
 8006252:	f7ff fc9a 	bl	8005b8a <LL_RCC_HSE_Enable>
 8006256:	e003      	b.n	8006260 <HAL_RCC_OscConfig+0x234>
 8006258:	f7ff fca5 	bl	8005ba6 <LL_RCC_HSE_Disable>
 800625c:	f7ff fc76 	bl	8005b4c <LL_RCC_HSE_DisableTcxo>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8006260:	687b      	ldr	r3, [r7, #4]
 8006262:	685b      	ldr	r3, [r3, #4]
 8006264:	2b00      	cmp	r3, #0
 8006266:	d012      	beq.n	800628e <HAL_RCC_OscConfig+0x262>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006268:	f7fb fee8 	bl	800203c <HAL_GetTick>
 800626c:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800626e:	e008      	b.n	8006282 <HAL_RCC_OscConfig+0x256>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006270:	f7fb fee4 	bl	800203c <HAL_GetTick>
 8006274:	4602      	mov	r2, r0
 8006276:	697b      	ldr	r3, [r7, #20]
 8006278:	1ad3      	subs	r3, r2, r3
 800627a:	2b64      	cmp	r3, #100	; 0x64
 800627c:	d901      	bls.n	8006282 <HAL_RCC_OscConfig+0x256>
          {
            return HAL_TIMEOUT;
 800627e:	2303      	movs	r3, #3
 8006280:	e268      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() == 0U)
 8006282:	f7ff fc9e 	bl	8005bc2 <LL_RCC_HSE_IsReady>
 8006286:	4603      	mov	r3, r0
 8006288:	2b00      	cmp	r3, #0
 800628a:	d0f1      	beq.n	8006270 <HAL_RCC_OscConfig+0x244>
 800628c:	e013      	b.n	80062b6 <HAL_RCC_OscConfig+0x28a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800628e:	f7fb fed5 	bl	800203c <HAL_GetTick>
 8006292:	6178      	str	r0, [r7, #20]

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 8006294:	e008      	b.n	80062a8 <HAL_RCC_OscConfig+0x27c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006296:	f7fb fed1 	bl	800203c <HAL_GetTick>
 800629a:	4602      	mov	r2, r0
 800629c:	697b      	ldr	r3, [r7, #20]
 800629e:	1ad3      	subs	r3, r2, r3
 80062a0:	2b64      	cmp	r3, #100	; 0x64
 80062a2:	d901      	bls.n	80062a8 <HAL_RCC_OscConfig+0x27c>
          {
            return HAL_TIMEOUT;
 80062a4:	2303      	movs	r3, #3
 80062a6:	e255      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSE_IsReady() != 0U)
 80062a8:	f7ff fc8b 	bl	8005bc2 <LL_RCC_HSE_IsReady>
 80062ac:	4603      	mov	r3, r0
 80062ae:	2b00      	cmp	r3, #0
 80062b0:	d1f1      	bne.n	8006296 <HAL_RCC_OscConfig+0x26a>
 80062b2:	e000      	b.n	80062b6 <HAL_RCC_OscConfig+0x28a>
      if ((LL_RCC_HSE_IsReady() != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062b4:	bf00      	nop
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80062b6:	687b      	ldr	r3, [r7, #4]
 80062b8:	681b      	ldr	r3, [r3, #0]
 80062ba:	f003 0302 	and.w	r3, r3, #2
 80062be:	2b00      	cmp	r3, #0
 80062c0:	d04b      	beq.n	800635a <HAL_RCC_OscConfig+0x32e>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 80062c2:	69fb      	ldr	r3, [r7, #28]
 80062c4:	2b04      	cmp	r3, #4
 80062c6:	d005      	beq.n	80062d4 <HAL_RCC_OscConfig+0x2a8>
 80062c8:	69fb      	ldr	r3, [r7, #28]
 80062ca:	2b0c      	cmp	r3, #12
 80062cc:	d113      	bne.n	80062f6 <HAL_RCC_OscConfig+0x2ca>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 80062ce:	69bb      	ldr	r3, [r7, #24]
 80062d0:	2b02      	cmp	r3, #2
 80062d2:	d110      	bne.n	80062f6 <HAL_RCC_OscConfig+0x2ca>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80062d4:	f7ff fca2 	bl	8005c1c <LL_RCC_HSI_IsReady>
 80062d8:	4603      	mov	r3, r0
 80062da:	2b00      	cmp	r3, #0
 80062dc:	d005      	beq.n	80062ea <HAL_RCC_OscConfig+0x2be>
 80062de:	687b      	ldr	r3, [r7, #4]
 80062e0:	691b      	ldr	r3, [r3, #16]
 80062e2:	2b00      	cmp	r3, #0
 80062e4:	d101      	bne.n	80062ea <HAL_RCC_OscConfig+0x2be>
      {
        return HAL_ERROR;
 80062e6:	2301      	movs	r3, #1
 80062e8:	e234      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80062ea:	687b      	ldr	r3, [r7, #4]
 80062ec:	695b      	ldr	r3, [r3, #20]
 80062ee:	4618      	mov	r0, r3
 80062f0:	f7ff fca5 	bl	8005c3e <LL_RCC_HSI_SetCalibTrimming>
      if ((LL_RCC_HSI_IsReady() != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80062f4:	e031      	b.n	800635a <HAL_RCC_OscConfig+0x32e>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	691b      	ldr	r3, [r3, #16]
 80062fa:	2b00      	cmp	r3, #0
 80062fc:	d019      	beq.n	8006332 <HAL_RCC_OscConfig+0x306>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80062fe:	f7ff fc71 	bl	8005be4 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006302:	f7fb fe9b 	bl	800203c <HAL_GetTick>
 8006306:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 8006308:	e008      	b.n	800631c <HAL_RCC_OscConfig+0x2f0>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800630a:	f7fb fe97 	bl	800203c <HAL_GetTick>
 800630e:	4602      	mov	r2, r0
 8006310:	697b      	ldr	r3, [r7, #20]
 8006312:	1ad3      	subs	r3, r2, r3
 8006314:	2b02      	cmp	r3, #2
 8006316:	d901      	bls.n	800631c <HAL_RCC_OscConfig+0x2f0>
          {
            return HAL_TIMEOUT;
 8006318:	2303      	movs	r3, #3
 800631a:	e21b      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() == 0U)
 800631c:	f7ff fc7e 	bl	8005c1c <LL_RCC_HSI_IsReady>
 8006320:	4603      	mov	r3, r0
 8006322:	2b00      	cmp	r3, #0
 8006324:	d0f1      	beq.n	800630a <HAL_RCC_OscConfig+0x2de>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8006326:	687b      	ldr	r3, [r7, #4]
 8006328:	695b      	ldr	r3, [r3, #20]
 800632a:	4618      	mov	r0, r3
 800632c:	f7ff fc87 	bl	8005c3e <LL_RCC_HSI_SetCalibTrimming>
 8006330:	e013      	b.n	800635a <HAL_RCC_OscConfig+0x32e>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006332:	f7ff fc65 	bl	8005c00 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006336:	f7fb fe81 	bl	800203c <HAL_GetTick>
 800633a:	6178      	str	r0, [r7, #20]

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800633c:	e008      	b.n	8006350 <HAL_RCC_OscConfig+0x324>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800633e:	f7fb fe7d 	bl	800203c <HAL_GetTick>
 8006342:	4602      	mov	r2, r0
 8006344:	697b      	ldr	r3, [r7, #20]
 8006346:	1ad3      	subs	r3, r2, r3
 8006348:	2b02      	cmp	r3, #2
 800634a:	d901      	bls.n	8006350 <HAL_RCC_OscConfig+0x324>
          {
            return HAL_TIMEOUT;
 800634c:	2303      	movs	r3, #3
 800634e:	e201      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_HSI_IsReady() != 0U)
 8006350:	f7ff fc64 	bl	8005c1c <LL_RCC_HSI_IsReady>
 8006354:	4603      	mov	r3, r0
 8006356:	2b00      	cmp	r3, #0
 8006358:	d1f1      	bne.n	800633e <HAL_RCC_OscConfig+0x312>
      }
    }
  }

  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800635a:	687b      	ldr	r3, [r7, #4]
 800635c:	681b      	ldr	r3, [r3, #0]
 800635e:	f003 0308 	and.w	r3, r3, #8
 8006362:	2b00      	cmp	r3, #0
 8006364:	d06e      	beq.n	8006444 <HAL_RCC_OscConfig+0x418>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	699b      	ldr	r3, [r3, #24]
 800636a:	2b00      	cmp	r3, #0
 800636c:	d056      	beq.n	800641c <HAL_RCC_OscConfig+0x3f0>
    {
      uint32_t csr_temp = RCC->CSR;
 800636e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006372:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8006376:	60fb      	str	r3, [r7, #12]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(RCC_OscInitStruct->LSIDiv));

      if (RCC_OscInitStruct->LSIDiv != (csr_temp & RCC_CSR_LSIPRE))
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	69da      	ldr	r2, [r3, #28]
 800637c:	68fb      	ldr	r3, [r7, #12]
 800637e:	f003 0310 	and.w	r3, r3, #16
 8006382:	429a      	cmp	r2, r3
 8006384:	d031      	beq.n	80063ea <HAL_RCC_OscConfig+0x3be>
      {
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006386:	68fb      	ldr	r3, [r7, #12]
 8006388:	f003 0302 	and.w	r3, r3, #2
 800638c:	2b00      	cmp	r3, #0
 800638e:	d006      	beq.n	800639e <HAL_RCC_OscConfig+0x372>
            ((csr_temp & RCC_CSR_LSION) != RCC_CSR_LSION))
 8006390:	68fb      	ldr	r3, [r7, #12]
 8006392:	f003 0301 	and.w	r3, r3, #1
        if (((csr_temp & RCC_CSR_LSIRDY) == RCC_CSR_LSIRDY) && \
 8006396:	2b00      	cmp	r3, #0
 8006398:	d101      	bne.n	800639e <HAL_RCC_OscConfig+0x372>
        {
          /* If LSIRDY is set while LSION is not enabled,
             LSIPRE can't be updated  */
          return HAL_ERROR;
 800639a:	2301      	movs	r3, #1
 800639c:	e1da      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
        }

        /* Turn off LSI before changing RCC_CSR_LSIPRE */
        if ((csr_temp & RCC_CSR_LSION) == RCC_CSR_LSION)
 800639e:	68fb      	ldr	r3, [r7, #12]
 80063a0:	f003 0301 	and.w	r3, r3, #1
 80063a4:	2b00      	cmp	r3, #0
 80063a6:	d013      	beq.n	80063d0 <HAL_RCC_OscConfig+0x3a4>
        {
          __HAL_RCC_LSI_DISABLE();
 80063a8:	f7ff fc7e 	bl	8005ca8 <LL_RCC_LSI_Disable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 80063ac:	f7fb fe46 	bl	800203c <HAL_GetTick>
 80063b0:	6178      	str	r0, [r7, #20]

          /* Wait till LSI is disabled */
          while (LL_RCC_LSI_IsReady() != 0U)
 80063b2:	e008      	b.n	80063c6 <HAL_RCC_OscConfig+0x39a>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80063b4:	f7fb fe42 	bl	800203c <HAL_GetTick>
 80063b8:	4602      	mov	r2, r0
 80063ba:	697b      	ldr	r3, [r7, #20]
 80063bc:	1ad3      	subs	r3, r2, r3
 80063be:	2b11      	cmp	r3, #17
 80063c0:	d901      	bls.n	80063c6 <HAL_RCC_OscConfig+0x39a>
            {
              return HAL_TIMEOUT;
 80063c2:	2303      	movs	r3, #3
 80063c4:	e1c6      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
          while (LL_RCC_LSI_IsReady() != 0U)
 80063c6:	f7ff fc7f 	bl	8005cc8 <LL_RCC_LSI_IsReady>
 80063ca:	4603      	mov	r3, r0
 80063cc:	2b00      	cmp	r3, #0
 80063ce:	d1f1      	bne.n	80063b4 <HAL_RCC_OscConfig+0x388>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPRE, RCC_OscInitStruct->LSIDiv);
 80063d0:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80063d4:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80063d8:	f023 0210 	bic.w	r2, r3, #16
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	69db      	ldr	r3, [r3, #28]
 80063e0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 80063e4:	4313      	orrs	r3, r2
 80063e6:	f8c1 3094 	str.w	r3, [r1, #148]	; 0x94
      }

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80063ea:	f7ff fc4d 	bl	8005c88 <LL_RCC_LSI_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80063ee:	f7fb fe25 	bl	800203c <HAL_GetTick>
 80063f2:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is ready */
      while (LL_RCC_LSI_IsReady() == 0U)
 80063f4:	e008      	b.n	8006408 <HAL_RCC_OscConfig+0x3dc>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80063f6:	f7fb fe21 	bl	800203c <HAL_GetTick>
 80063fa:	4602      	mov	r2, r0
 80063fc:	697b      	ldr	r3, [r7, #20]
 80063fe:	1ad3      	subs	r3, r2, r3
 8006400:	2b11      	cmp	r3, #17
 8006402:	d901      	bls.n	8006408 <HAL_RCC_OscConfig+0x3dc>
        {
          return HAL_TIMEOUT;
 8006404:	2303      	movs	r3, #3
 8006406:	e1a5      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() == 0U)
 8006408:	f7ff fc5e 	bl	8005cc8 <LL_RCC_LSI_IsReady>
 800640c:	4603      	mov	r3, r0
 800640e:	2b00      	cmp	r3, #0
 8006410:	d0f1      	beq.n	80063f6 <HAL_RCC_OscConfig+0x3ca>
 8006412:	e017      	b.n	8006444 <HAL_RCC_OscConfig+0x418>
 8006414:	20000054 	.word	0x20000054
 8006418:	20000058 	.word	0x20000058
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800641c:	f7ff fc44 	bl	8005ca8 <LL_RCC_LSI_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006420:	f7fb fe0c 	bl	800203c <HAL_GetTick>
 8006424:	6178      	str	r0, [r7, #20]

      /* Wait till LSI is disabled */
      while (LL_RCC_LSI_IsReady() != 0U)
 8006426:	e008      	b.n	800643a <HAL_RCC_OscConfig+0x40e>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006428:	f7fb fe08 	bl	800203c <HAL_GetTick>
 800642c:	4602      	mov	r2, r0
 800642e:	697b      	ldr	r3, [r7, #20]
 8006430:	1ad3      	subs	r3, r2, r3
 8006432:	2b11      	cmp	r3, #17
 8006434:	d901      	bls.n	800643a <HAL_RCC_OscConfig+0x40e>
        {
          return HAL_TIMEOUT;
 8006436:	2303      	movs	r3, #3
 8006438:	e18c      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSI_IsReady() != 0U)
 800643a:	f7ff fc45 	bl	8005cc8 <LL_RCC_LSI_IsReady>
 800643e:	4603      	mov	r3, r0
 8006440:	2b00      	cmp	r3, #0
 8006442:	d1f1      	bne.n	8006428 <HAL_RCC_OscConfig+0x3fc>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8006444:	687b      	ldr	r3, [r7, #4]
 8006446:	681b      	ldr	r3, [r3, #0]
 8006448:	f003 0304 	and.w	r3, r3, #4
 800644c:	2b00      	cmp	r3, #0
 800644e:	f000 80d8 	beq.w	8006602 <HAL_RCC_OscConfig+0x5d6>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006452:	f7ff fb5b 	bl	8005b0c <LL_PWR_IsEnabledBkUpAccess>
 8006456:	4603      	mov	r3, r0
 8006458:	2b00      	cmp	r3, #0
 800645a:	d113      	bne.n	8006484 <HAL_RCC_OscConfig+0x458>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800645c:	f7ff fa9a 	bl	8005994 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8006460:	f7fb fdec 	bl	800203c <HAL_GetTick>
 8006464:	6178      	str	r0, [r7, #20]

      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 8006466:	e008      	b.n	800647a <HAL_RCC_OscConfig+0x44e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006468:	f7fb fde8 	bl	800203c <HAL_GetTick>
 800646c:	4602      	mov	r2, r0
 800646e:	697b      	ldr	r3, [r7, #20]
 8006470:	1ad3      	subs	r3, r2, r3
 8006472:	2b02      	cmp	r3, #2
 8006474:	d901      	bls.n	800647a <HAL_RCC_OscConfig+0x44e>
        {
          return HAL_TIMEOUT;
 8006476:	2303      	movs	r3, #3
 8006478:	e16c      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
      while (LL_PWR_IsEnabledBkUpAccess() == 0U)
 800647a:	f7ff fb47 	bl	8005b0c <LL_PWR_IsEnabledBkUpAccess>
 800647e:	4603      	mov	r3, r0
 8006480:	2b00      	cmp	r3, #0
 8006482:	d0f1      	beq.n	8006468 <HAL_RCC_OscConfig+0x43c>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	68db      	ldr	r3, [r3, #12]
 8006488:	2b00      	cmp	r3, #0
 800648a:	d07b      	beq.n	8006584 <HAL_RCC_OscConfig+0x558>
    {
      /* Enable LSE bypasss (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS)
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	68db      	ldr	r3, [r3, #12]
 8006490:	2b85      	cmp	r3, #133	; 0x85
 8006492:	d003      	beq.n	800649c <HAL_RCC_OscConfig+0x470>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS_RTC_ONLY))
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	68db      	ldr	r3, [r3, #12]
 8006498:	2b05      	cmp	r3, #5
 800649a:	d109      	bne.n	80064b0 <HAL_RCC_OscConfig+0x484>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 800649c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80064a0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064a4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80064a8:	f043 0304 	orr.w	r3, r3, #4
 80064ac:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80064b0:	f7fb fdc4 	bl	800203c <HAL_GetTick>
 80064b4:	6178      	str	r0, [r7, #20]

      /* LSE oscillator enable */
      SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80064b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80064ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80064be:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80064c2:	f043 0301 	orr.w	r3, r3, #1
 80064c6:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 80064ca:	e00a      	b.n	80064e2 <HAL_RCC_OscConfig+0x4b6>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80064cc:	f7fb fdb6 	bl	800203c <HAL_GetTick>
 80064d0:	4602      	mov	r2, r0
 80064d2:	697b      	ldr	r3, [r7, #20]
 80064d4:	1ad3      	subs	r3, r2, r3
 80064d6:	f241 3288 	movw	r2, #5000	; 0x1388
 80064da:	4293      	cmp	r3, r2
 80064dc:	d901      	bls.n	80064e2 <HAL_RCC_OscConfig+0x4b6>
        {
          return HAL_TIMEOUT;
 80064de:	2303      	movs	r3, #3
 80064e0:	e138      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() == 0U)
 80064e2:	f7ff fbc0 	bl	8005c66 <LL_RCC_LSE_IsReady>
 80064e6:	4603      	mov	r3, r0
 80064e8:	2b00      	cmp	r3, #0
 80064ea:	d0ef      	beq.n	80064cc <HAL_RCC_OscConfig+0x4a0>
        }
      }

      /* Enable LSE system clock (if requested) */
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	68db      	ldr	r3, [r3, #12]
 80064f0:	2b81      	cmp	r3, #129	; 0x81
 80064f2:	d003      	beq.n	80064fc <HAL_RCC_OscConfig+0x4d0>
          || (RCC_OscInitStruct->LSEState == RCC_LSE_BYPASS))
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	68db      	ldr	r3, [r3, #12]
 80064f8:	2b85      	cmp	r3, #133	; 0x85
 80064fa:	d121      	bne.n	8006540 <HAL_RCC_OscConfig+0x514>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80064fc:	f7fb fd9e 	bl	800203c <HAL_GetTick>
 8006500:	6178      	str	r0, [r7, #20]

        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006502:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006506:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800650a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800650e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006512:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8006516:	e00a      	b.n	800652e <HAL_RCC_OscConfig+0x502>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006518:	f7fb fd90 	bl	800203c <HAL_GetTick>
 800651c:	4602      	mov	r2, r0
 800651e:	697b      	ldr	r3, [r7, #20]
 8006520:	1ad3      	subs	r3, r2, r3
 8006522:	f241 3288 	movw	r2, #5000	; 0x1388
 8006526:	4293      	cmp	r3, r2
 8006528:	d901      	bls.n	800652e <HAL_RCC_OscConfig+0x502>
          {
            return HAL_TIMEOUT;
 800652a:	2303      	movs	r3, #3
 800652c:	e112      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800652e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006532:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006536:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800653a:	2b00      	cmp	r3, #0
 800653c:	d0ec      	beq.n	8006518 <HAL_RCC_OscConfig+0x4ec>
      if ((RCC_OscInitStruct->LSEState == RCC_LSE_ON)
 800653e:	e060      	b.n	8006602 <HAL_RCC_OscConfig+0x5d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006540:	f7fb fd7c 	bl	800203c <HAL_GetTick>
 8006544:	6178      	str	r0, [r7, #20]

        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8006546:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800654a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800654e:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006552:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006556:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800655a:	e00a      	b.n	8006572 <HAL_RCC_OscConfig+0x546>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800655c:	f7fb fd6e 	bl	800203c <HAL_GetTick>
 8006560:	4602      	mov	r2, r0
 8006562:	697b      	ldr	r3, [r7, #20]
 8006564:	1ad3      	subs	r3, r2, r3
 8006566:	f241 3288 	movw	r2, #5000	; 0x1388
 800656a:	4293      	cmp	r3, r2
 800656c:	d901      	bls.n	8006572 <HAL_RCC_OscConfig+0x546>
          {
            return HAL_TIMEOUT;
 800656e:	2303      	movs	r3, #3
 8006570:	e0f0      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8006572:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006576:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800657a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800657e:	2b00      	cmp	r3, #0
 8006580:	d1ec      	bne.n	800655c <HAL_RCC_OscConfig+0x530>
 8006582:	e03e      	b.n	8006602 <HAL_RCC_OscConfig+0x5d6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006584:	f7fb fd5a 	bl	800203c <HAL_GetTick>
 8006588:	6178      	str	r0, [r7, #20]

      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800658a:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800658e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006592:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006596:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800659a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSESYSRDY is cleared */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800659e:	e00a      	b.n	80065b6 <HAL_RCC_OscConfig+0x58a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065a0:	f7fb fd4c 	bl	800203c <HAL_GetTick>
 80065a4:	4602      	mov	r2, r0
 80065a6:	697b      	ldr	r3, [r7, #20]
 80065a8:	1ad3      	subs	r3, r2, r3
 80065aa:	f241 3288 	movw	r2, #5000	; 0x1388
 80065ae:	4293      	cmp	r3, r2
 80065b0:	d901      	bls.n	80065b6 <HAL_RCC_OscConfig+0x58a>
        {
          return HAL_TIMEOUT;
 80065b2:	2303      	movs	r3, #3
 80065b4:	e0ce      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80065b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80065ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065be:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d1ec      	bne.n	80065a0 <HAL_RCC_OscConfig+0x574>
        }
      }

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80065c6:	f7fb fd39 	bl	800203c <HAL_GetTick>
 80065ca:	6178      	str	r0, [r7, #20]

      /* LSE oscillator disable */
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 80065cc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80065d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80065d4:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80065d8:	f023 0301 	bic.w	r3, r3, #1
 80065dc:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 80065e0:	e00a      	b.n	80065f8 <HAL_RCC_OscConfig+0x5cc>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065e2:	f7fb fd2b 	bl	800203c <HAL_GetTick>
 80065e6:	4602      	mov	r2, r0
 80065e8:	697b      	ldr	r3, [r7, #20]
 80065ea:	1ad3      	subs	r3, r2, r3
 80065ec:	f241 3288 	movw	r2, #5000	; 0x1388
 80065f0:	4293      	cmp	r3, r2
 80065f2:	d901      	bls.n	80065f8 <HAL_RCC_OscConfig+0x5cc>
        {
          return HAL_TIMEOUT;
 80065f4:	2303      	movs	r3, #3
 80065f6:	e0ad      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
      while (LL_RCC_LSE_IsReady() != 0U)
 80065f8:	f7ff fb35 	bl	8005c66 <LL_RCC_LSE_IsReady>
 80065fc:	4603      	mov	r3, r0
 80065fe:	2b00      	cmp	r3, #0
 8006600:	d1ef      	bne.n	80065e2 <HAL_RCC_OscConfig+0x5b6>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8006602:	687b      	ldr	r3, [r7, #4]
 8006604:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006606:	2b00      	cmp	r3, #0
 8006608:	f000 80a3 	beq.w	8006752 <HAL_RCC_OscConfig+0x726>
  {
    /* Check if the PLL is used as system clock or not */
    if (sysclk_source != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800660c:	69fb      	ldr	r3, [r7, #28]
 800660e:	2b0c      	cmp	r3, #12
 8006610:	d076      	beq.n	8006700 <HAL_RCC_OscConfig+0x6d4>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006616:	2b02      	cmp	r3, #2
 8006618:	d14b      	bne.n	80066b2 <HAL_RCC_OscConfig+0x686>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800661a:	f7ff fc76 	bl	8005f0a <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800661e:	f7fb fd0d 	bl	800203c <HAL_GetTick>
 8006622:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() != 0U)
 8006624:	e008      	b.n	8006638 <HAL_RCC_OscConfig+0x60c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006626:	f7fb fd09 	bl	800203c <HAL_GetTick>
 800662a:	4602      	mov	r2, r0
 800662c:	697b      	ldr	r3, [r7, #20]
 800662e:	1ad3      	subs	r3, r2, r3
 8006630:	2b0a      	cmp	r3, #10
 8006632:	d901      	bls.n	8006638 <HAL_RCC_OscConfig+0x60c>
          {
            return HAL_TIMEOUT;
 8006634:	2303      	movs	r3, #3
 8006636:	e08d      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 8006638:	f7ff fc75 	bl	8005f26 <LL_RCC_PLL_IsReady>
 800663c:	4603      	mov	r3, r0
 800663e:	2b00      	cmp	r3, #0
 8006640:	d1f1      	bne.n	8006626 <HAL_RCC_OscConfig+0x5fa>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8006642:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006646:	68da      	ldr	r2, [r3, #12]
 8006648:	4b44      	ldr	r3, [pc, #272]	; (800675c <HAL_RCC_OscConfig+0x730>)
 800664a:	4013      	ands	r3, r2
 800664c:	687a      	ldr	r2, [r7, #4]
 800664e:	6b11      	ldr	r1, [r2, #48]	; 0x30
 8006650:	687a      	ldr	r2, [r7, #4]
 8006652:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8006654:	4311      	orrs	r1, r2
 8006656:	687a      	ldr	r2, [r7, #4]
 8006658:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800665a:	0212      	lsls	r2, r2, #8
 800665c:	4311      	orrs	r1, r2
 800665e:	687a      	ldr	r2, [r7, #4]
 8006660:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8006662:	4311      	orrs	r1, r2
 8006664:	687a      	ldr	r2, [r7, #4]
 8006666:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8006668:	4311      	orrs	r1, r2
 800666a:	687a      	ldr	r2, [r7, #4]
 800666c:	6c52      	ldr	r2, [r2, #68]	; 0x44
 800666e:	430a      	orrs	r2, r1
 8006670:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006674:	4313      	orrs	r3, r2
 8006676:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006678:	f7ff fc39 	bl	8005eee <LL_RCC_PLL_Enable>

        /* Enable PLL System Clock output. */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800667c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006680:	68db      	ldr	r3, [r3, #12]
 8006682:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006686:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800668a:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800668c:	f7fb fcd6 	bl	800203c <HAL_GetTick>
 8006690:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is ready */
        while (LL_RCC_PLL_IsReady() == 0U)
 8006692:	e008      	b.n	80066a6 <HAL_RCC_OscConfig+0x67a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006694:	f7fb fcd2 	bl	800203c <HAL_GetTick>
 8006698:	4602      	mov	r2, r0
 800669a:	697b      	ldr	r3, [r7, #20]
 800669c:	1ad3      	subs	r3, r2, r3
 800669e:	2b0a      	cmp	r3, #10
 80066a0:	d901      	bls.n	80066a6 <HAL_RCC_OscConfig+0x67a>
          {
            return HAL_TIMEOUT;
 80066a2:	2303      	movs	r3, #3
 80066a4:	e056      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() == 0U)
 80066a6:	f7ff fc3e 	bl	8005f26 <LL_RCC_PLL_IsReady>
 80066aa:	4603      	mov	r3, r0
 80066ac:	2b00      	cmp	r3, #0
 80066ae:	d0f1      	beq.n	8006694 <HAL_RCC_OscConfig+0x668>
 80066b0:	e04f      	b.n	8006752 <HAL_RCC_OscConfig+0x726>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066b2:	f7ff fc2a 	bl	8005f0a <LL_RCC_PLL_Disable>

        /* Disable all PLL outputs to save power */
        MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PLLSOURCE_NONE);
 80066b6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066ba:	68db      	ldr	r3, [r3, #12]
 80066bc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80066c0:	f023 0303 	bic.w	r3, r3, #3
 80066c4:	60d3      	str	r3, [r2, #12]

        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_RNGCLK | RCC_PLL_ADCCLK);
 80066c6:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80066ca:	68db      	ldr	r3, [r3, #12]
 80066cc:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80066d0:	f023 5388 	bic.w	r3, r3, #285212672	; 0x11000000
 80066d4:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80066d8:	60d3      	str	r3, [r2, #12]


        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80066da:	f7fb fcaf 	bl	800203c <HAL_GetTick>
 80066de:	6178      	str	r0, [r7, #20]

        /* Wait till PLL is disabled */
        while (LL_RCC_PLL_IsReady() != 0U)
 80066e0:	e008      	b.n	80066f4 <HAL_RCC_OscConfig+0x6c8>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066e2:	f7fb fcab 	bl	800203c <HAL_GetTick>
 80066e6:	4602      	mov	r2, r0
 80066e8:	697b      	ldr	r3, [r7, #20]
 80066ea:	1ad3      	subs	r3, r2, r3
 80066ec:	2b0a      	cmp	r3, #10
 80066ee:	d901      	bls.n	80066f4 <HAL_RCC_OscConfig+0x6c8>
          {
            return HAL_TIMEOUT;
 80066f0:	2303      	movs	r3, #3
 80066f2:	e02f      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
        while (LL_RCC_PLL_IsReady() != 0U)
 80066f4:	f7ff fc17 	bl	8005f26 <LL_RCC_PLL_IsReady>
 80066f8:	4603      	mov	r3, r0
 80066fa:	2b00      	cmp	r3, #0
 80066fc:	d1f1      	bne.n	80066e2 <HAL_RCC_OscConfig+0x6b6>
 80066fe:	e028      	b.n	8006752 <HAL_RCC_OscConfig+0x726>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8006704:	2b01      	cmp	r3, #1
 8006706:	d101      	bne.n	800670c <HAL_RCC_OscConfig+0x6e0>
      {
        return HAL_ERROR;
 8006708:	2301      	movs	r3, #1
 800670a:	e023      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800670c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006710:	68db      	ldr	r3, [r3, #12]
 8006712:	61bb      	str	r3, [r7, #24]
        if ((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource)
 8006714:	69bb      	ldr	r3, [r7, #24]
 8006716:	f003 0203 	and.w	r2, r3, #3
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800671e:	429a      	cmp	r2, r3
 8006720:	d115      	bne.n	800674e <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)   != RCC_OscInitStruct->PLL.PLLM)
 8006722:	69bb      	ldr	r3, [r7, #24]
 8006724:	f003 0270 	and.w	r2, r3, #112	; 0x70
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800672c:	429a      	cmp	r2, r3
 800672e:	d10e      	bne.n	800674e <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)   != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos))
 8006730:	69bb      	ldr	r3, [r7, #24]
 8006732:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 8006736:	687b      	ldr	r3, [r7, #4]
 8006738:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800673a:	021b      	lsls	r3, r3, #8
 800673c:	429a      	cmp	r2, r3
 800673e:	d106      	bne.n	800674e <HAL_RCC_OscConfig+0x722>
            || (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)   != RCC_OscInitStruct->PLL.PLLR))
 8006740:	69bb      	ldr	r3, [r7, #24]
 8006742:	f003 4260 	and.w	r2, r3, #3758096384	; 0xe0000000
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800674a:	429a      	cmp	r2, r3
 800674c:	d001      	beq.n	8006752 <HAL_RCC_OscConfig+0x726>
        {
          return HAL_ERROR;
 800674e:	2301      	movs	r3, #1
 8006750:	e000      	b.n	8006754 <HAL_RCC_OscConfig+0x728>
        }
      }
    }
  }
  return HAL_OK;
 8006752:	2300      	movs	r3, #0
}
 8006754:	4618      	mov	r0, r3
 8006756:	3720      	adds	r7, #32
 8006758:	46bd      	mov	sp, r7
 800675a:	bd80      	pop	{r7, pc}
 800675c:	11c1808c 	.word	0x11c1808c

08006760 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b084      	sub	sp, #16
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
 8006768:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d101      	bne.n	8006774 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006770:	2301      	movs	r3, #1
 8006772:	e10f      	b.n	8006994 <HAL_RCC_ClockConfig+0x234>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK3) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006774:	4b89      	ldr	r3, [pc, #548]	; (800699c <HAL_RCC_ClockConfig+0x23c>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f003 0307 	and.w	r3, r3, #7
 800677c:	683a      	ldr	r2, [r7, #0]
 800677e:	429a      	cmp	r2, r3
 8006780:	d91b      	bls.n	80067ba <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006782:	4b86      	ldr	r3, [pc, #536]	; (800699c <HAL_RCC_ClockConfig+0x23c>)
 8006784:	681b      	ldr	r3, [r3, #0]
 8006786:	f023 0207 	bic.w	r2, r3, #7
 800678a:	4984      	ldr	r1, [pc, #528]	; (800699c <HAL_RCC_ClockConfig+0x23c>)
 800678c:	683b      	ldr	r3, [r7, #0]
 800678e:	4313      	orrs	r3, r2
 8006790:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006792:	f7fb fc53 	bl	800203c <HAL_GetTick>
 8006796:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006798:	e008      	b.n	80067ac <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800679a:	f7fb fc4f 	bl	800203c <HAL_GetTick>
 800679e:	4602      	mov	r2, r0
 80067a0:	68fb      	ldr	r3, [r7, #12]
 80067a2:	1ad3      	subs	r3, r2, r3
 80067a4:	2b02      	cmp	r3, #2
 80067a6:	d901      	bls.n	80067ac <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 80067a8:	2303      	movs	r3, #3
 80067aa:	e0f3      	b.n	8006994 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80067ac:	4b7b      	ldr	r3, [pc, #492]	; (800699c <HAL_RCC_ClockConfig+0x23c>)
 80067ae:	681b      	ldr	r3, [r3, #0]
 80067b0:	f003 0307 	and.w	r3, r3, #7
 80067b4:	683a      	ldr	r2, [r7, #0]
 80067b6:	429a      	cmp	r2, r3
 80067b8:	d1ef      	bne.n	800679a <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	681b      	ldr	r3, [r3, #0]
 80067be:	f003 0302 	and.w	r3, r3, #2
 80067c2:	2b00      	cmp	r3, #0
 80067c4:	d016      	beq.n	80067f4 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	689b      	ldr	r3, [r3, #8]
 80067ca:	4618      	mov	r0, r3
 80067cc:	f7ff fb12 	bl	8005df4 <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 80067d0:	f7fb fc34 	bl	800203c <HAL_GetTick>
 80067d4:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80067d6:	e008      	b.n	80067ea <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 80067d8:	f7fb fc30 	bl	800203c <HAL_GetTick>
 80067dc:	4602      	mov	r2, r0
 80067de:	68fb      	ldr	r3, [r7, #12]
 80067e0:	1ad3      	subs	r3, r2, r3
 80067e2:	2b02      	cmp	r3, #2
 80067e4:	d901      	bls.n	80067ea <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 80067e6:	2303      	movs	r3, #3
 80067e8:	e0d4      	b.n	8006994 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 80067ea:	f7ff fbda 	bl	8005fa2 <LL_RCC_IsActiveFlag_HPRE>
 80067ee:	4603      	mov	r3, r0
 80067f0:	2b00      	cmp	r3, #0
 80067f2:	d0f1      	beq.n	80067d8 <HAL_RCC_ClockConfig+0x78>
    }
  }
#endif /* DUAL_CORE */

  /*-------------------------- HCLK3 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK3) == RCC_CLOCKTYPE_HCLK3)
 80067f4:	687b      	ldr	r3, [r7, #4]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80067fc:	2b00      	cmp	r3, #0
 80067fe:	d016      	beq.n	800682e <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK3Divider));
    LL_RCC_SetAHB3Prescaler(RCC_ClkInitStruct->AHBCLK3Divider);
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	695b      	ldr	r3, [r3, #20]
 8006804:	4618      	mov	r0, r3
 8006806:	f7ff fb08 	bl	8005e1a <LL_RCC_SetAHB3Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800680a:	f7fb fc17 	bl	800203c <HAL_GetTick>
 800680e:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006810:	e008      	b.n	8006824 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006812:	f7fb fc13 	bl	800203c <HAL_GetTick>
 8006816:	4602      	mov	r2, r0
 8006818:	68fb      	ldr	r3, [r7, #12]
 800681a:	1ad3      	subs	r3, r2, r3
 800681c:	2b02      	cmp	r3, #2
 800681e:	d901      	bls.n	8006824 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 8006820:	2303      	movs	r3, #3
 8006822:	e0b7      	b.n	8006994 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 8006824:	f7ff fbce 	bl	8005fc4 <LL_RCC_IsActiveFlag_SHDHPRE>
 8006828:	4603      	mov	r3, r0
 800682a:	2b00      	cmp	r3, #0
 800682c:	d0f1      	beq.n	8006812 <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800682e:	687b      	ldr	r3, [r7, #4]
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f003 0304 	and.w	r3, r3, #4
 8006836:	2b00      	cmp	r3, #0
 8006838:	d016      	beq.n	8006868 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800683a:	687b      	ldr	r3, [r7, #4]
 800683c:	68db      	ldr	r3, [r3, #12]
 800683e:	4618      	mov	r0, r3
 8006840:	f7ff fb01 	bl	8005e46 <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006844:	f7fb fbfa 	bl	800203c <HAL_GetTick>
 8006848:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800684a:	e008      	b.n	800685e <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800684c:	f7fb fbf6 	bl	800203c <HAL_GetTick>
 8006850:	4602      	mov	r2, r0
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	1ad3      	subs	r3, r2, r3
 8006856:	2b02      	cmp	r3, #2
 8006858:	d901      	bls.n	800685e <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800685a:	2303      	movs	r3, #3
 800685c:	e09a      	b.n	8006994 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800685e:	f7ff fbc3 	bl	8005fe8 <LL_RCC_IsActiveFlag_PPRE1>
 8006862:	4603      	mov	r3, r0
 8006864:	2b00      	cmp	r3, #0
 8006866:	d0f1      	beq.n	800684c <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	681b      	ldr	r3, [r3, #0]
 800686c:	f003 0308 	and.w	r3, r3, #8
 8006870:	2b00      	cmp	r3, #0
 8006872:	d017      	beq.n	80068a4 <HAL_RCC_ClockConfig+0x144>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	691b      	ldr	r3, [r3, #16]
 8006878:	00db      	lsls	r3, r3, #3
 800687a:	4618      	mov	r0, r3
 800687c:	f7ff faf6 	bl	8005e6c <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 8006880:	f7fb fbdc 	bl	800203c <HAL_GetTick>
 8006884:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 8006886:	e008      	b.n	800689a <HAL_RCC_ClockConfig+0x13a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 8006888:	f7fb fbd8 	bl	800203c <HAL_GetTick>
 800688c:	4602      	mov	r2, r0
 800688e:	68fb      	ldr	r3, [r7, #12]
 8006890:	1ad3      	subs	r3, r2, r3
 8006892:	2b02      	cmp	r3, #2
 8006894:	d901      	bls.n	800689a <HAL_RCC_ClockConfig+0x13a>
      {
        return HAL_TIMEOUT;
 8006896:	2303      	movs	r3, #3
 8006898:	e07c      	b.n	8006994 <HAL_RCC_ClockConfig+0x234>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800689a:	f7ff fbb6 	bl	800600a <LL_RCC_IsActiveFlag_PPRE2>
 800689e:	4603      	mov	r3, r0
 80068a0:	2b00      	cmp	r3, #0
 80068a2:	d0f1      	beq.n	8006888 <HAL_RCC_ClockConfig+0x128>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80068a4:	687b      	ldr	r3, [r7, #4]
 80068a6:	681b      	ldr	r3, [r3, #0]
 80068a8:	f003 0301 	and.w	r3, r3, #1
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	d043      	beq.n	8006938 <HAL_RCC_ClockConfig+0x1d8>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80068b0:	687b      	ldr	r3, [r7, #4]
 80068b2:	685b      	ldr	r3, [r3, #4]
 80068b4:	2b02      	cmp	r3, #2
 80068b6:	d106      	bne.n	80068c6 <HAL_RCC_ClockConfig+0x166>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 80068b8:	f7ff f983 	bl	8005bc2 <LL_RCC_HSE_IsReady>
 80068bc:	4603      	mov	r3, r0
 80068be:	2b00      	cmp	r3, #0
 80068c0:	d11e      	bne.n	8006900 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80068c2:	2301      	movs	r3, #1
 80068c4:	e066      	b.n	8006994 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	685b      	ldr	r3, [r3, #4]
 80068ca:	2b03      	cmp	r3, #3
 80068cc:	d106      	bne.n	80068dc <HAL_RCC_ClockConfig+0x17c>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 80068ce:	f7ff fb2a 	bl	8005f26 <LL_RCC_PLL_IsReady>
 80068d2:	4603      	mov	r3, r0
 80068d4:	2b00      	cmp	r3, #0
 80068d6:	d113      	bne.n	8006900 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80068d8:	2301      	movs	r3, #1
 80068da:	e05b      	b.n	8006994 <HAL_RCC_ClockConfig+0x234>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80068dc:	687b      	ldr	r3, [r7, #4]
 80068de:	685b      	ldr	r3, [r3, #4]
 80068e0:	2b00      	cmp	r3, #0
 80068e2:	d106      	bne.n	80068f2 <HAL_RCC_ClockConfig+0x192>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 80068e4:	f7ff fa1d 	bl	8005d22 <LL_RCC_MSI_IsReady>
 80068e8:	4603      	mov	r3, r0
 80068ea:	2b00      	cmp	r3, #0
 80068ec:	d108      	bne.n	8006900 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80068ee:	2301      	movs	r3, #1
 80068f0:	e050      	b.n	8006994 <HAL_RCC_ClockConfig+0x234>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 80068f2:	f7ff f993 	bl	8005c1c <LL_RCC_HSI_IsReady>
 80068f6:	4603      	mov	r3, r0
 80068f8:	2b00      	cmp	r3, #0
 80068fa:	d101      	bne.n	8006900 <HAL_RCC_ClockConfig+0x1a0>
      {
        return HAL_ERROR;
 80068fc:	2301      	movs	r3, #1
 80068fe:	e049      	b.n	8006994 <HAL_RCC_ClockConfig+0x234>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	685b      	ldr	r3, [r3, #4]
 8006904:	4618      	mov	r0, r3
 8006906:	f7ff fa57 	bl	8005db8 <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800690a:	f7fb fb97 	bl	800203c <HAL_GetTick>
 800690e:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006910:	e00a      	b.n	8006928 <HAL_RCC_ClockConfig+0x1c8>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006912:	f7fb fb93 	bl	800203c <HAL_GetTick>
 8006916:	4602      	mov	r2, r0
 8006918:	68fb      	ldr	r3, [r7, #12]
 800691a:	1ad3      	subs	r3, r2, r3
 800691c:	f241 3288 	movw	r2, #5000	; 0x1388
 8006920:	4293      	cmp	r3, r2
 8006922:	d901      	bls.n	8006928 <HAL_RCC_ClockConfig+0x1c8>
      {
        return HAL_TIMEOUT;
 8006924:	2303      	movs	r3, #3
 8006926:	e035      	b.n	8006994 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006928:	f7ff fa59 	bl	8005dde <LL_RCC_GetSysClkSource>
 800692c:	4602      	mov	r2, r0
 800692e:	687b      	ldr	r3, [r7, #4]
 8006930:	685b      	ldr	r3, [r3, #4]
 8006932:	009b      	lsls	r3, r3, #2
 8006934:	429a      	cmp	r2, r3
 8006936:	d1ec      	bne.n	8006912 <HAL_RCC_ClockConfig+0x1b2>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006938:	4b18      	ldr	r3, [pc, #96]	; (800699c <HAL_RCC_ClockConfig+0x23c>)
 800693a:	681b      	ldr	r3, [r3, #0]
 800693c:	f003 0307 	and.w	r3, r3, #7
 8006940:	683a      	ldr	r2, [r7, #0]
 8006942:	429a      	cmp	r2, r3
 8006944:	d21b      	bcs.n	800697e <HAL_RCC_ClockConfig+0x21e>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006946:	4b15      	ldr	r3, [pc, #84]	; (800699c <HAL_RCC_ClockConfig+0x23c>)
 8006948:	681b      	ldr	r3, [r3, #0]
 800694a:	f023 0207 	bic.w	r2, r3, #7
 800694e:	4913      	ldr	r1, [pc, #76]	; (800699c <HAL_RCC_ClockConfig+0x23c>)
 8006950:	683b      	ldr	r3, [r7, #0]
 8006952:	4313      	orrs	r3, r2
 8006954:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8006956:	f7fb fb71 	bl	800203c <HAL_GetTick>
 800695a:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800695c:	e008      	b.n	8006970 <HAL_RCC_ClockConfig+0x210>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800695e:	f7fb fb6d 	bl	800203c <HAL_GetTick>
 8006962:	4602      	mov	r2, r0
 8006964:	68fb      	ldr	r3, [r7, #12]
 8006966:	1ad3      	subs	r3, r2, r3
 8006968:	2b02      	cmp	r3, #2
 800696a:	d901      	bls.n	8006970 <HAL_RCC_ClockConfig+0x210>
      {
        return HAL_TIMEOUT;
 800696c:	2303      	movs	r3, #3
 800696e:	e011      	b.n	8006994 <HAL_RCC_ClockConfig+0x234>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006970:	4b0a      	ldr	r3, [pc, #40]	; (800699c <HAL_RCC_ClockConfig+0x23c>)
 8006972:	681b      	ldr	r3, [r3, #0]
 8006974:	f003 0307 	and.w	r3, r3, #7
 8006978:	683a      	ldr	r2, [r7, #0]
 800697a:	429a      	cmp	r2, r3
 800697c:	d1ef      	bne.n	800695e <HAL_RCC_ClockConfig+0x1fe>
  }

  /*--------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800697e:	f000 f8b3 	bl	8006ae8 <HAL_RCC_GetHCLKFreq>
 8006982:	4603      	mov	r3, r0
 8006984:	4a06      	ldr	r2, [pc, #24]	; (80069a0 <HAL_RCC_ClockConfig+0x240>)
 8006986:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8006988:	4b06      	ldr	r3, [pc, #24]	; (80069a4 <HAL_RCC_ClockConfig+0x244>)
 800698a:	681b      	ldr	r3, [r3, #0]
 800698c:	4618      	mov	r0, r3
 800698e:	f7fb fb4b 	bl	8002028 <HAL_InitTick>
 8006992:	4603      	mov	r3, r0
}
 8006994:	4618      	mov	r0, r3
 8006996:	3710      	adds	r7, #16
 8006998:	46bd      	mov	sp, r7
 800699a:	bd80      	pop	{r7, pc}
 800699c:	58004000 	.word	0x58004000
 80069a0:	20000054 	.word	0x20000054
 80069a4:	20000058 	.word	0x20000058

080069a8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80069a8:	b590      	push	{r4, r7, lr}
 80069aa:	b087      	sub	sp, #28
 80069ac:	af00      	add	r7, sp, #0
  uint32_t sysclk_source;
  uint32_t pllsource;
  uint32_t sysclockfreq = 0U;
 80069ae:	2300      	movs	r3, #0
 80069b0:	617b      	str	r3, [r7, #20]
  uint32_t msifreq = 0U;
 80069b2:	2300      	movs	r3, #0
 80069b4:	613b      	str	r3, [r7, #16]
  uint32_t pllinputfreq;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 80069b6:	f7ff fa12 	bl	8005dde <LL_RCC_GetSysClkSource>
 80069ba:	60b8      	str	r0, [r7, #8]
  pllsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 80069bc:	f7ff fae6 	bl	8005f8c <LL_RCC_PLL_GetMainSource>
 80069c0:	6078      	str	r0, [r7, #4]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 80069c2:	68bb      	ldr	r3, [r7, #8]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d005      	beq.n	80069d4 <HAL_RCC_GetSysClockFreq+0x2c>
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	2b0c      	cmp	r3, #12
 80069cc:	d139      	bne.n	8006a42 <HAL_RCC_GetSysClockFreq+0x9a>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pllsource == RCC_PLLSOURCE_MSI)))
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	2b01      	cmp	r3, #1
 80069d2:	d136      	bne.n	8006a42 <HAL_RCC_GetSysClockFreq+0x9a>
  {
    /* MSI or PLL with MSI source used as system clock source */
    /*Retrieve MSI frequency range in HZ*/
    msifreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_IsEnabledRangeSelect(),
 80069d4:	f7ff f9b5 	bl	8005d42 <LL_RCC_MSI_IsEnabledRangeSelect>
 80069d8:	4603      	mov	r3, r0
 80069da:	2b00      	cmp	r3, #0
 80069dc:	d115      	bne.n	8006a0a <HAL_RCC_GetSysClockFreq+0x62>
 80069de:	f7ff f9b0 	bl	8005d42 <LL_RCC_MSI_IsEnabledRangeSelect>
 80069e2:	4603      	mov	r3, r0
 80069e4:	2b01      	cmp	r3, #1
 80069e6:	d106      	bne.n	80069f6 <HAL_RCC_GetSysClockFreq+0x4e>
 80069e8:	f7ff f9bb 	bl	8005d62 <LL_RCC_MSI_GetRange>
 80069ec:	4603      	mov	r3, r0
 80069ee:	0a1b      	lsrs	r3, r3, #8
 80069f0:	f003 030f 	and.w	r3, r3, #15
 80069f4:	e005      	b.n	8006a02 <HAL_RCC_GetSysClockFreq+0x5a>
 80069f6:	f7ff f9bf 	bl	8005d78 <LL_RCC_MSI_GetRangeAfterStandby>
 80069fa:	4603      	mov	r3, r0
 80069fc:	0a1b      	lsrs	r3, r3, #8
 80069fe:	f003 030f 	and.w	r3, r3, #15
 8006a02:	4a36      	ldr	r2, [pc, #216]	; (8006adc <HAL_RCC_GetSysClockFreq+0x134>)
 8006a04:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a08:	e014      	b.n	8006a34 <HAL_RCC_GetSysClockFreq+0x8c>
 8006a0a:	f7ff f99a 	bl	8005d42 <LL_RCC_MSI_IsEnabledRangeSelect>
 8006a0e:	4603      	mov	r3, r0
 8006a10:	2b01      	cmp	r3, #1
 8006a12:	d106      	bne.n	8006a22 <HAL_RCC_GetSysClockFreq+0x7a>
 8006a14:	f7ff f9a5 	bl	8005d62 <LL_RCC_MSI_GetRange>
 8006a18:	4603      	mov	r3, r0
 8006a1a:	091b      	lsrs	r3, r3, #4
 8006a1c:	f003 030f 	and.w	r3, r3, #15
 8006a20:	e005      	b.n	8006a2e <HAL_RCC_GetSysClockFreq+0x86>
 8006a22:	f7ff f9a9 	bl	8005d78 <LL_RCC_MSI_GetRangeAfterStandby>
 8006a26:	4603      	mov	r3, r0
 8006a28:	091b      	lsrs	r3, r3, #4
 8006a2a:	f003 030f 	and.w	r3, r3, #15
 8006a2e:	4a2b      	ldr	r2, [pc, #172]	; (8006adc <HAL_RCC_GetSysClockFreq+0x134>)
 8006a30:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006a34:	613b      	str	r3, [r7, #16]
                                     ((LL_RCC_MSI_IsEnabledRangeSelect() == 1U) ?
                                      LL_RCC_MSI_GetRange() :
                                      LL_RCC_MSI_GetRangeAfterStandby()));

    /* Get SYSCLK source */
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006a36:	68bb      	ldr	r3, [r7, #8]
 8006a38:	2b00      	cmp	r3, #0
 8006a3a:	d115      	bne.n	8006a68 <HAL_RCC_GetSysClockFreq+0xc0>
    {
      /* MSI used as system clock source */
      sysclockfreq = msifreq;
 8006a3c:	693b      	ldr	r3, [r7, #16]
 8006a3e:	617b      	str	r3, [r7, #20]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8006a40:	e012      	b.n	8006a68 <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI)
 8006a42:	68bb      	ldr	r3, [r7, #8]
 8006a44:	2b04      	cmp	r3, #4
 8006a46:	d102      	bne.n	8006a4e <HAL_RCC_GetSysClockFreq+0xa6>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8006a48:	4b25      	ldr	r3, [pc, #148]	; (8006ae0 <HAL_RCC_GetSysClockFreq+0x138>)
 8006a4a:	617b      	str	r3, [r7, #20]
 8006a4c:	e00c      	b.n	8006a68 <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8006a4e:	68bb      	ldr	r3, [r7, #8]
 8006a50:	2b08      	cmp	r3, #8
 8006a52:	d109      	bne.n	8006a68 <HAL_RCC_GetSysClockFreq+0xc0>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006a54:	f7ff f888 	bl	8005b68 <LL_RCC_HSE_IsEnabledDiv2>
 8006a58:	4603      	mov	r3, r0
 8006a5a:	2b01      	cmp	r3, #1
 8006a5c:	d102      	bne.n	8006a64 <HAL_RCC_GetSysClockFreq+0xbc>
    {
      sysclockfreq = HSE_VALUE / 2U;
 8006a5e:	4b20      	ldr	r3, [pc, #128]	; (8006ae0 <HAL_RCC_GetSysClockFreq+0x138>)
 8006a60:	617b      	str	r3, [r7, #20]
 8006a62:	e001      	b.n	8006a68 <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 8006a64:	4b1f      	ldr	r3, [pc, #124]	; (8006ae4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006a66:	617b      	str	r3, [r7, #20]
  else
  {
    /* Nothing to do */
  }

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8006a68:	f7ff f9b9 	bl	8005dde <LL_RCC_GetSysClkSource>
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	2b0c      	cmp	r3, #12
 8006a70:	d12f      	bne.n	8006ad2 <HAL_RCC_GetSysClockFreq+0x12a>
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 8006a72:	f7ff fa8b 	bl	8005f8c <LL_RCC_PLL_GetMainSource>
 8006a76:	6078      	str	r0, [r7, #4]

    switch (pllsource)
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	2b02      	cmp	r3, #2
 8006a7c:	d003      	beq.n	8006a86 <HAL_RCC_GetSysClockFreq+0xde>
 8006a7e:	687b      	ldr	r3, [r7, #4]
 8006a80:	2b03      	cmp	r3, #3
 8006a82:	d003      	beq.n	8006a8c <HAL_RCC_GetSysClockFreq+0xe4>
 8006a84:	e00d      	b.n	8006aa2 <HAL_RCC_GetSysClockFreq+0xfa>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 8006a86:	4b16      	ldr	r3, [pc, #88]	; (8006ae0 <HAL_RCC_GetSysClockFreq+0x138>)
 8006a88:	60fb      	str	r3, [r7, #12]
        break;
 8006a8a:	e00d      	b.n	8006aa8 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 8006a8c:	f7ff f86c 	bl	8005b68 <LL_RCC_HSE_IsEnabledDiv2>
 8006a90:	4603      	mov	r3, r0
 8006a92:	2b01      	cmp	r3, #1
 8006a94:	d102      	bne.n	8006a9c <HAL_RCC_GetSysClockFreq+0xf4>
        {
          pllinputfreq = HSE_VALUE / 2U;
 8006a96:	4b12      	ldr	r3, [pc, #72]	; (8006ae0 <HAL_RCC_GetSysClockFreq+0x138>)
 8006a98:	60fb      	str	r3, [r7, #12]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 8006a9a:	e005      	b.n	8006aa8 <HAL_RCC_GetSysClockFreq+0x100>
          pllinputfreq = HSE_VALUE;
 8006a9c:	4b11      	ldr	r3, [pc, #68]	; (8006ae4 <HAL_RCC_GetSysClockFreq+0x13c>)
 8006a9e:	60fb      	str	r3, [r7, #12]
        break;
 8006aa0:	e002      	b.n	8006aa8 <HAL_RCC_GetSysClockFreq+0x100>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = msifreq;
 8006aa2:	693b      	ldr	r3, [r7, #16]
 8006aa4:	60fb      	str	r3, [r7, #12]
        break;
 8006aa6:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8006aa8:	f7ff fa4e 	bl	8005f48 <LL_RCC_PLL_GetN>
 8006aac:	4602      	mov	r2, r0
 8006aae:	68fb      	ldr	r3, [r7, #12]
 8006ab0:	fb03 f402 	mul.w	r4, r3, r2
 8006ab4:	f7ff fa5f 	bl	8005f76 <LL_RCC_PLL_GetDivider>
 8006ab8:	4603      	mov	r3, r0
 8006aba:	091b      	lsrs	r3, r3, #4
 8006abc:	3301      	adds	r3, #1
 8006abe:	fbb4 f4f3 	udiv	r4, r4, r3
 8006ac2:	f7ff fa4d 	bl	8005f60 <LL_RCC_PLL_GetR>
 8006ac6:	4603      	mov	r3, r0
 8006ac8:	0f5b      	lsrs	r3, r3, #29
 8006aca:	3301      	adds	r3, #1
 8006acc:	fbb4 f3f3 	udiv	r3, r4, r3
 8006ad0:	617b      	str	r3, [r7, #20]
                                             LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 8006ad2:	697b      	ldr	r3, [r7, #20]
}
 8006ad4:	4618      	mov	r0, r3
 8006ad6:	371c      	adds	r7, #28
 8006ad8:	46bd      	mov	sp, r7
 8006ada:	bd90      	pop	{r4, r7, pc}
 8006adc:	0801aa40 	.word	0x0801aa40
 8006ae0:	00f42400 	.word	0x00f42400
 8006ae4:	01e84800 	.word	0x01e84800

08006ae8 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006ae8:	b598      	push	{r3, r4, r7, lr}
 8006aea:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency --------------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 8006aec:	f7ff ff5c 	bl	80069a8 <HAL_RCC_GetSysClockFreq>
 8006af0:	4604      	mov	r4, r0
 8006af2:	f7ff f9ce 	bl	8005e92 <LL_RCC_GetAHBPrescaler>
 8006af6:	4603      	mov	r3, r0
 8006af8:	091b      	lsrs	r3, r3, #4
 8006afa:	f003 030f 	and.w	r3, r3, #15
 8006afe:	4a03      	ldr	r2, [pc, #12]	; (8006b0c <HAL_RCC_GetHCLKFreq+0x24>)
 8006b00:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b04:	fbb4 f3f3 	udiv	r3, r4, r3
}
 8006b08:	4618      	mov	r0, r3
 8006b0a:	bd98      	pop	{r3, r4, r7, pc}
 8006b0c:	0801a9e0 	.word	0x0801a9e0

08006b10 <HAL_RCC_GetPCLK1Freq>:
/**
  * @brief  Return the PCLK1 frequency.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006b10:	b598      	push	{r3, r4, r7, lr}
 8006b12:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 8006b14:	f7ff ffe8 	bl	8006ae8 <HAL_RCC_GetHCLKFreq>
 8006b18:	4604      	mov	r4, r0
 8006b1a:	f7ff f9d2 	bl	8005ec2 <LL_RCC_GetAPB1Prescaler>
 8006b1e:	4603      	mov	r3, r0
 8006b20:	0a1b      	lsrs	r3, r3, #8
 8006b22:	4a03      	ldr	r2, [pc, #12]	; (8006b30 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006b24:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b28:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	bd98      	pop	{r3, r4, r7, pc}
 8006b30:	0801aa20 	.word	0x0801aa20

08006b34 <HAL_RCC_GetPCLK2Freq>:
/**
  * @brief  Return the PCLK2 frequency.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006b34:	b598      	push	{r3, r4, r7, lr}
 8006b36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency -----------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 8006b38:	f7ff ffd6 	bl	8006ae8 <HAL_RCC_GetHCLKFreq>
 8006b3c:	4604      	mov	r4, r0
 8006b3e:	f7ff f9cb 	bl	8005ed8 <LL_RCC_GetAPB2Prescaler>
 8006b42:	4603      	mov	r3, r0
 8006b44:	0adb      	lsrs	r3, r3, #11
 8006b46:	4a03      	ldr	r2, [pc, #12]	; (8006b54 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006b48:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b4c:	fa24 f303 	lsr.w	r3, r4, r3
}
 8006b50:	4618      	mov	r0, r3
 8006b52:	bd98      	pop	{r3, r4, r7, pc}
 8006b54:	0801aa20 	.word	0x0801aa20

08006b58 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 8006b58:	b590      	push	{r4, r7, lr}
 8006b5a:	b085      	sub	sp, #20
 8006b5c:	af00      	add	r7, sp, #0
 8006b5e:	6078      	str	r0, [r7, #4]
  uint32_t flash_clksrcfreq;
  uint32_t msifreq;

  /* MSI frequency range in Hz */
  msifreq           = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSIRANGESEL_RUN, MSI_Range);
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	091b      	lsrs	r3, r3, #4
 8006b64:	f003 030f 	and.w	r3, r3, #15
 8006b68:	4a10      	ldr	r2, [pc, #64]	; (8006bac <RCC_SetFlashLatencyFromMSIRange+0x54>)
 8006b6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b6e:	60fb      	str	r3, [r7, #12]
  flash_clksrcfreq  = __LL_RCC_CALC_HCLK3_FREQ(msifreq, LL_RCC_GetAHB3Prescaler());
 8006b70:	f7ff f99a 	bl	8005ea8 <LL_RCC_GetAHB3Prescaler>
 8006b74:	4603      	mov	r3, r0
 8006b76:	091b      	lsrs	r3, r3, #4
 8006b78:	f003 030f 	and.w	r3, r3, #15
 8006b7c:	4a0c      	ldr	r2, [pc, #48]	; (8006bb0 <RCC_SetFlashLatencyFromMSIRange+0x58>)
 8006b7e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006b82:	68fa      	ldr	r2, [r7, #12]
 8006b84:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b88:	60bb      	str	r3, [r7, #8]

  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 8006b8a:	68bb      	ldr	r3, [r7, #8]
 8006b8c:	4a09      	ldr	r2, [pc, #36]	; (8006bb4 <RCC_SetFlashLatencyFromMSIRange+0x5c>)
 8006b8e:	fba2 2303 	umull	r2, r3, r2, r3
 8006b92:	0c9c      	lsrs	r4, r3, #18
 8006b94:	f7fe ff40 	bl	8005a18 <HAL_PWREx_GetVoltageRange>
 8006b98:	4603      	mov	r3, r0
 8006b9a:	4619      	mov	r1, r3
 8006b9c:	4620      	mov	r0, r4
 8006b9e:	f000 f80b 	bl	8006bb8 <RCC_SetFlashLatency>
 8006ba2:	4603      	mov	r3, r0
}
 8006ba4:	4618      	mov	r0, r3
 8006ba6:	3714      	adds	r7, #20
 8006ba8:	46bd      	mov	sp, r7
 8006baa:	bd90      	pop	{r4, r7, pc}
 8006bac:	0801aa40 	.word	0x0801aa40
 8006bb0:	0801a9e0 	.word	0x0801a9e0
 8006bb4:	431bde83 	.word	0x431bde83

08006bb8 <RCC_SetFlashLatency>:
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE1   Regulator voltage output range 1 mode
  *            @arg PWR_REGULATOR_VOLTAGE_SCALE2   Regulator voltage output range 2 mode
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 8006bb8:	b580      	push	{r7, lr}
 8006bba:	b08e      	sub	sp, #56	; 0x38
 8006bbc:	af00      	add	r7, sp, #0
 8006bbe:	6078      	str	r0, [r7, #4]
 8006bc0:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK3) range in MHz for VCORE range1 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS1[] = {18, 36, 48};
 8006bc2:	4a3c      	ldr	r2, [pc, #240]	; (8006cb4 <RCC_SetFlashLatency+0xfc>)
 8006bc4:	f107 0320 	add.w	r3, r7, #32
 8006bc8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006bcc:	6018      	str	r0, [r3, #0]
 8006bce:	3304      	adds	r3, #4
 8006bd0:	8019      	strh	r1, [r3, #0]

  /* Flash Clock source (HCLK3) range in MHz for VCORE range2 */
  const uint16_t FLASH_CLK_SRC_RANGE_VOS2[] = {6, 12, 16};
 8006bd2:	4a39      	ldr	r2, [pc, #228]	; (8006cb8 <RCC_SetFlashLatency+0x100>)
 8006bd4:	f107 0318 	add.w	r3, r7, #24
 8006bd8:	e892 0003 	ldmia.w	r2, {r0, r1}
 8006bdc:	6018      	str	r0, [r3, #0]
 8006bde:	3304      	adds	r3, #4
 8006be0:	8019      	strh	r1, [r3, #0]

  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2};
 8006be2:	4a36      	ldr	r2, [pc, #216]	; (8006cbc <RCC_SetFlashLatency+0x104>)
 8006be4:	f107 030c 	add.w	r3, r7, #12
 8006be8:	ca07      	ldmia	r2, {r0, r1, r2}
 8006bea:	e883 0007 	stmia.w	r3, {r0, r1, r2}

  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 8006bee:	2300      	movs	r3, #0
 8006bf0:	637b      	str	r3, [r7, #52]	; 0x34
  uint32_t tickstart;

  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 8006bf2:	683b      	ldr	r3, [r7, #0]
 8006bf4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8006bf8:	d11d      	bne.n	8006c36 <RCC_SetFlashLatency+0x7e>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006bfa:	2300      	movs	r3, #0
 8006bfc:	633b      	str	r3, [r7, #48]	; 0x30
 8006bfe:	e016      	b.n	8006c2e <RCC_SetFlashLatency+0x76>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 8006c00:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c02:	005b      	lsls	r3, r3, #1
 8006c04:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8006c08:	4413      	add	r3, r2
 8006c0a:	f833 3c18 	ldrh.w	r3, [r3, #-24]
 8006c0e:	461a      	mov	r2, r3
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	4293      	cmp	r3, r2
 8006c14:	d808      	bhi.n	8006c28 <RCC_SetFlashLatency+0x70>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006c16:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c18:	009b      	lsls	r3, r3, #2
 8006c1a:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8006c1e:	4413      	add	r3, r2
 8006c20:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006c24:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006c26:	e023      	b.n	8006c70 <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 8006c28:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c2a:	3301      	adds	r3, #1
 8006c2c:	633b      	str	r3, [r7, #48]	; 0x30
 8006c2e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8006c30:	2b02      	cmp	r3, #2
 8006c32:	d9e5      	bls.n	8006c00 <RCC_SetFlashLatency+0x48>
 8006c34:	e01c      	b.n	8006c70 <RCC_SetFlashLatency+0xb8>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006c36:	2300      	movs	r3, #0
 8006c38:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006c3a:	e016      	b.n	8006c6a <RCC_SetFlashLatency+0xb2>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 8006c3c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c3e:	005b      	lsls	r3, r3, #1
 8006c40:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8006c44:	4413      	add	r3, r2
 8006c46:	f833 3c20 	ldrh.w	r3, [r3, #-32]
 8006c4a:	461a      	mov	r2, r3
 8006c4c:	687b      	ldr	r3, [r7, #4]
 8006c4e:	4293      	cmp	r3, r2
 8006c50:	d808      	bhi.n	8006c64 <RCC_SetFlashLatency+0xac>
      {
        latency = FLASH_LATENCY_RANGE[index];
 8006c52:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c54:	009b      	lsls	r3, r3, #2
 8006c56:	f107 0238 	add.w	r2, r7, #56	; 0x38
 8006c5a:	4413      	add	r3, r2
 8006c5c:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 8006c60:	637b      	str	r3, [r7, #52]	; 0x34
        break;
 8006c62:	e005      	b.n	8006c70 <RCC_SetFlashLatency+0xb8>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 8006c64:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c66:	3301      	adds	r3, #1
 8006c68:	62fb      	str	r3, [r7, #44]	; 0x2c
 8006c6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006c6c:	2b02      	cmp	r3, #2
 8006c6e:	d9e5      	bls.n	8006c3c <RCC_SetFlashLatency+0x84>
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8006c70:	4b13      	ldr	r3, [pc, #76]	; (8006cc0 <RCC_SetFlashLatency+0x108>)
 8006c72:	681b      	ldr	r3, [r3, #0]
 8006c74:	f023 0207 	bic.w	r2, r3, #7
 8006c78:	4911      	ldr	r1, [pc, #68]	; (8006cc0 <RCC_SetFlashLatency+0x108>)
 8006c7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8006c7c:	4313      	orrs	r3, r2
 8006c7e:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 8006c80:	f7fb f9dc 	bl	800203c <HAL_GetTick>
 8006c84:	62b8      	str	r0, [r7, #40]	; 0x28

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006c86:	e008      	b.n	8006c9a <RCC_SetFlashLatency+0xe2>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 8006c88:	f7fb f9d8 	bl	800203c <HAL_GetTick>
 8006c8c:	4602      	mov	r2, r0
 8006c8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006c90:	1ad3      	subs	r3, r2, r3
 8006c92:	2b02      	cmp	r3, #2
 8006c94:	d901      	bls.n	8006c9a <RCC_SetFlashLatency+0xe2>
    {
      return HAL_TIMEOUT;
 8006c96:	2303      	movs	r3, #3
 8006c98:	e007      	b.n	8006caa <RCC_SetFlashLatency+0xf2>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 8006c9a:	4b09      	ldr	r3, [pc, #36]	; (8006cc0 <RCC_SetFlashLatency+0x108>)
 8006c9c:	681b      	ldr	r3, [r3, #0]
 8006c9e:	f003 0307 	and.w	r3, r3, #7
 8006ca2:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8006ca4:	429a      	cmp	r2, r3
 8006ca6:	d1ef      	bne.n	8006c88 <RCC_SetFlashLatency+0xd0>
    }
  }
  return HAL_OK;
 8006ca8:	2300      	movs	r3, #0
}
 8006caa:	4618      	mov	r0, r3
 8006cac:	3738      	adds	r7, #56	; 0x38
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}
 8006cb2:	bf00      	nop
 8006cb4:	0801a2d4 	.word	0x0801a2d4
 8006cb8:	0801a2dc 	.word	0x0801a2dc
 8006cbc:	0801a2e4 	.word	0x0801a2e4
 8006cc0:	58004000 	.word	0x58004000

08006cc4 <LL_RCC_LSE_IsReady>:
{
 8006cc4:	b480      	push	{r7}
 8006cc6:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8006cc8:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006ccc:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006cd0:	f003 0302 	and.w	r3, r3, #2
 8006cd4:	2b02      	cmp	r3, #2
 8006cd6:	d101      	bne.n	8006cdc <LL_RCC_LSE_IsReady+0x18>
 8006cd8:	2301      	movs	r3, #1
 8006cda:	e000      	b.n	8006cde <LL_RCC_LSE_IsReady+0x1a>
 8006cdc:	2300      	movs	r3, #0
}
 8006cde:	4618      	mov	r0, r3
 8006ce0:	46bd      	mov	sp, r7
 8006ce2:	bc80      	pop	{r7}
 8006ce4:	4770      	bx	lr

08006ce6 <LL_RCC_SetUSARTClockSource>:
{
 8006ce6:	b480      	push	{r7}
 8006ce8:	b083      	sub	sp, #12
 8006cea:	af00      	add	r7, sp, #0
 8006cec:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (USARTxSource >> 16), (USARTxSource & 0x0000FFFFU));
 8006cee:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006cf2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006cf6:	687b      	ldr	r3, [r7, #4]
 8006cf8:	0c1b      	lsrs	r3, r3, #16
 8006cfa:	43db      	mvns	r3, r3
 8006cfc:	401a      	ands	r2, r3
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	b29b      	uxth	r3, r3
 8006d02:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006d06:	4313      	orrs	r3, r2
 8006d08:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006d0c:	bf00      	nop
 8006d0e:	370c      	adds	r7, #12
 8006d10:	46bd      	mov	sp, r7
 8006d12:	bc80      	pop	{r7}
 8006d14:	4770      	bx	lr

08006d16 <LL_RCC_SetI2SClockSource>:
{
 8006d16:	b480      	push	{r7}
 8006d18:	b083      	sub	sp, #12
 8006d1a:	af00      	add	r7, sp, #0
 8006d1c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_I2S2SEL, I2SxSource);
 8006d1e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d22:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d26:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006d2a:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	4313      	orrs	r3, r2
 8006d32:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006d36:	bf00      	nop
 8006d38:	370c      	adds	r7, #12
 8006d3a:	46bd      	mov	sp, r7
 8006d3c:	bc80      	pop	{r7}
 8006d3e:	4770      	bx	lr

08006d40 <LL_RCC_SetLPUARTClockSource>:
{
 8006d40:	b480      	push	{r7}
 8006d42:	b083      	sub	sp, #12
 8006d44:	af00      	add	r7, sp, #0
 8006d46:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 8006d48:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006d50:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8006d54:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006d58:	687b      	ldr	r3, [r7, #4]
 8006d5a:	4313      	orrs	r3, r2
 8006d5c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006d60:	bf00      	nop
 8006d62:	370c      	adds	r7, #12
 8006d64:	46bd      	mov	sp, r7
 8006d66:	bc80      	pop	{r7}
 8006d68:	4770      	bx	lr

08006d6a <LL_RCC_SetI2CClockSource>:
{
 8006d6a:	b480      	push	{r7}
 8006d6c:	b083      	sub	sp, #12
 8006d6e:	af00      	add	r7, sp, #0
 8006d70:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 8006d72:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006d76:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	091b      	lsrs	r3, r3, #4
 8006d7e:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006d82:	43db      	mvns	r3, r3
 8006d84:	401a      	ands	r2, r3
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	011b      	lsls	r3, r3, #4
 8006d8a:	f403 237f 	and.w	r3, r3, #1044480	; 0xff000
 8006d8e:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006d92:	4313      	orrs	r3, r2
 8006d94:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006d98:	bf00      	nop
 8006d9a:	370c      	adds	r7, #12
 8006d9c:	46bd      	mov	sp, r7
 8006d9e:	bc80      	pop	{r7}
 8006da0:	4770      	bx	lr

08006da2 <LL_RCC_SetLPTIMClockSource>:
{
 8006da2:	b480      	push	{r7}
 8006da4:	b083      	sub	sp, #12
 8006da6:	af00      	add	r7, sp, #0
 8006da8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 8006daa:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006dae:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	0c1b      	lsrs	r3, r3, #16
 8006db6:	041b      	lsls	r3, r3, #16
 8006db8:	43db      	mvns	r3, r3
 8006dba:	401a      	ands	r2, r3
 8006dbc:	687b      	ldr	r3, [r7, #4]
 8006dbe:	041b      	lsls	r3, r3, #16
 8006dc0:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006dc4:	4313      	orrs	r3, r2
 8006dc6:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006dca:	bf00      	nop
 8006dcc:	370c      	adds	r7, #12
 8006dce:	46bd      	mov	sp, r7
 8006dd0:	bc80      	pop	{r7}
 8006dd2:	4770      	bx	lr

08006dd4 <LL_RCC_SetRNGClockSource>:
{
 8006dd4:	b480      	push	{r7}
 8006dd6:	b083      	sub	sp, #12
 8006dd8:	af00      	add	r7, sp, #0
 8006dda:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 8006ddc:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006de0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006de4:	f023 4240 	bic.w	r2, r3, #3221225472	; 0xc0000000
 8006de8:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006dec:	687b      	ldr	r3, [r7, #4]
 8006dee:	4313      	orrs	r3, r2
 8006df0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006df4:	bf00      	nop
 8006df6:	370c      	adds	r7, #12
 8006df8:	46bd      	mov	sp, r7
 8006dfa:	bc80      	pop	{r7}
 8006dfc:	4770      	bx	lr

08006dfe <LL_RCC_SetADCClockSource>:
{
 8006dfe:	b480      	push	{r7}
 8006e00:	b083      	sub	sp, #12
 8006e02:	af00      	add	r7, sp, #0
 8006e04:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 8006e06:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e0a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006e0e:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 8006e12:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	4313      	orrs	r3, r2
 8006e1a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
}
 8006e1e:	bf00      	nop
 8006e20:	370c      	adds	r7, #12
 8006e22:	46bd      	mov	sp, r7
 8006e24:	bc80      	pop	{r7}
 8006e26:	4770      	bx	lr

08006e28 <LL_RCC_SetRTCClockSource>:
{
 8006e28:	b480      	push	{r7}
 8006e2a:	b083      	sub	sp, #12
 8006e2c:	af00      	add	r7, sp, #0
 8006e2e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 8006e30:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e34:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e38:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8006e3c:	f04f 41b0 	mov.w	r1, #1476395008	; 0x58000000
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	4313      	orrs	r3, r2
 8006e44:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 8006e48:	bf00      	nop
 8006e4a:	370c      	adds	r7, #12
 8006e4c:	46bd      	mov	sp, r7
 8006e4e:	bc80      	pop	{r7}
 8006e50:	4770      	bx	lr

08006e52 <LL_RCC_GetRTCClockSource>:
{
 8006e52:	b480      	push	{r7}
 8006e54:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 8006e56:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e5a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e5e:	f403 7340 	and.w	r3, r3, #768	; 0x300
}
 8006e62:	4618      	mov	r0, r3
 8006e64:	46bd      	mov	sp, r7
 8006e66:	bc80      	pop	{r7}
 8006e68:	4770      	bx	lr

08006e6a <LL_RCC_ForceBackupDomainReset>:
{
 8006e6a:	b480      	push	{r7}
 8006e6c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006e6e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e72:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e76:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006e7a:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8006e7e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006e82:	bf00      	nop
 8006e84:	46bd      	mov	sp, r7
 8006e86:	bc80      	pop	{r7}
 8006e88:	4770      	bx	lr

08006e8a <LL_RCC_ReleaseBackupDomainReset>:
{
 8006e8a:	b480      	push	{r7}
 8006e8c:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 8006e8e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006e92:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006e96:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006e9a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8006e9e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 8006ea2:	bf00      	nop
 8006ea4:	46bd      	mov	sp, r7
 8006ea6:	bc80      	pop	{r7}
 8006ea8:	4770      	bx	lr
	...

08006eac <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006eac:	b580      	push	{r7, lr}
 8006eae:	b086      	sub	sp, #24
 8006eb0:	af00      	add	r7, sp, #0
 8006eb2:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister = 0;
 8006eb4:	2300      	movs	r3, #0
 8006eb6:	617b      	str	r3, [r7, #20]
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;   /* Intermediate status */
 8006eb8:	2300      	movs	r3, #0
 8006eba:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 8006ebc:	2300      	movs	r3, #0
 8006ebe:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006ec0:	687b      	ldr	r3, [r7, #4]
 8006ec2:	681b      	ldr	r3, [r3, #0]
 8006ec4:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d058      	beq.n	8006f7e <HAL_RCCEx_PeriphCLKConfig+0xd2>
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));


    /* Enable write access to Backup domain */
    HAL_PWR_EnableBkUpAccess();
 8006ecc:	f7fe fd62 	bl	8005994 <HAL_PWR_EnableBkUpAccess>

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8006ed0:	f7fb f8b4 	bl	800203c <HAL_GetTick>
 8006ed4:	60f8      	str	r0, [r7, #12]

    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8006ed6:	e009      	b.n	8006eec <HAL_RCCEx_PeriphCLKConfig+0x40>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006ed8:	f7fb f8b0 	bl	800203c <HAL_GetTick>
 8006edc:	4602      	mov	r2, r0
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	1ad3      	subs	r3, r2, r3
 8006ee2:	2b02      	cmp	r3, #2
 8006ee4:	d902      	bls.n	8006eec <HAL_RCCEx_PeriphCLKConfig+0x40>
      {
        ret = HAL_TIMEOUT;
 8006ee6:	2303      	movs	r3, #3
 8006ee8:	74fb      	strb	r3, [r7, #19]
        break;
 8006eea:	e006      	b.n	8006efa <HAL_RCCEx_PeriphCLKConfig+0x4e>
    while (!(READ_BIT(PWR->CR1, PWR_CR1_DBP) == (PWR_CR1_DBP)))
 8006eec:	4b7b      	ldr	r3, [pc, #492]	; (80070dc <HAL_RCCEx_PeriphCLKConfig+0x230>)
 8006eee:	681b      	ldr	r3, [r3, #0]
 8006ef0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8006ef4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8006ef8:	d1ee      	bne.n	8006ed8 <HAL_RCCEx_PeriphCLKConfig+0x2c>
      }
    }

    if (ret == HAL_OK)
 8006efa:	7cfb      	ldrb	r3, [r7, #19]
 8006efc:	2b00      	cmp	r3, #0
 8006efe:	d13c      	bne.n	8006f7a <HAL_RCCEx_PeriphCLKConfig+0xce>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified */
      if (LL_RCC_GetRTCClockSource() != PeriphClkInit->RTCClockSelection)
 8006f00:	f7ff ffa7 	bl	8006e52 <LL_RCC_GetRTCClockSource>
 8006f04:	4602      	mov	r2, r0
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f0a:	429a      	cmp	r2, r3
 8006f0c:	d00f      	beq.n	8006f2e <HAL_RCCEx_PeriphCLKConfig+0x82>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006f0e:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8006f12:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8006f16:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f1a:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006f1c:	f7ff ffa5 	bl	8006e6a <LL_RCC_ForceBackupDomainReset>
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006f20:	f7ff ffb3 	bl	8006e8a <LL_RCC_ReleaseBackupDomainReset>

        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006f24:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8006f28:	697b      	ldr	r3, [r7, #20]
 8006f2a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSERDY))
 8006f2e:	697b      	ldr	r3, [r7, #20]
 8006f30:	f003 0302 	and.w	r3, r3, #2
 8006f34:	2b00      	cmp	r3, #0
 8006f36:	d014      	beq.n	8006f62 <HAL_RCCEx_PeriphCLKConfig+0xb6>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006f38:	f7fb f880 	bl	800203c <HAL_GetTick>
 8006f3c:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while (LL_RCC_LSE_IsReady() != 1U)
 8006f3e:	e00b      	b.n	8006f58 <HAL_RCCEx_PeriphCLKConfig+0xac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8006f40:	f7fb f87c 	bl	800203c <HAL_GetTick>
 8006f44:	4602      	mov	r2, r0
 8006f46:	68fb      	ldr	r3, [r7, #12]
 8006f48:	1ad3      	subs	r3, r2, r3
 8006f4a:	f241 3288 	movw	r2, #5000	; 0x1388
 8006f4e:	4293      	cmp	r3, r2
 8006f50:	d902      	bls.n	8006f58 <HAL_RCCEx_PeriphCLKConfig+0xac>
          {
            ret = HAL_TIMEOUT;
 8006f52:	2303      	movs	r3, #3
 8006f54:	74fb      	strb	r3, [r7, #19]
            break;
 8006f56:	e004      	b.n	8006f62 <HAL_RCCEx_PeriphCLKConfig+0xb6>
        while (LL_RCC_LSE_IsReady() != 1U)
 8006f58:	f7ff feb4 	bl	8006cc4 <LL_RCC_LSE_IsReady>
 8006f5c:	4603      	mov	r3, r0
 8006f5e:	2b01      	cmp	r3, #1
 8006f60:	d1ee      	bne.n	8006f40 <HAL_RCCEx_PeriphCLKConfig+0x94>
          }
        }
      }

      if (ret == HAL_OK)
 8006f62:	7cfb      	ldrb	r3, [r7, #19]
 8006f64:	2b00      	cmp	r3, #0
 8006f66:	d105      	bne.n	8006f74 <HAL_RCCEx_PeriphCLKConfig+0xc8>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8006f6c:	4618      	mov	r0, r3
 8006f6e:	f7ff ff5b 	bl	8006e28 <LL_RCC_SetRTCClockSource>
 8006f72:	e004      	b.n	8006f7e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006f74:	7cfb      	ldrb	r3, [r7, #19]
 8006f76:	74bb      	strb	r3, [r7, #18]
 8006f78:	e001      	b.n	8006f7e <HAL_RCCEx_PeriphCLKConfig+0xd2>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006f7a:	7cfb      	ldrb	r3, [r7, #19]
 8006f7c:	74bb      	strb	r3, [r7, #18]
    }

  }

  /*-------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006f7e:	687b      	ldr	r3, [r7, #4]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	f003 0301 	and.w	r3, r3, #1
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d004      	beq.n	8006f94 <HAL_RCCEx_PeriphCLKConfig+0xe8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	685b      	ldr	r3, [r3, #4]
 8006f8e:	4618      	mov	r0, r3
 8006f90:	f7ff fea9 	bl	8006ce6 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- USART2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006f94:	687b      	ldr	r3, [r7, #4]
 8006f96:	681b      	ldr	r3, [r3, #0]
 8006f98:	f003 0302 	and.w	r3, r3, #2
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d004      	beq.n	8006faa <HAL_RCCEx_PeriphCLKConfig+0xfe>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	689b      	ldr	r3, [r3, #8]
 8006fa4:	4618      	mov	r0, r3
 8006fa6:	f7ff fe9e 	bl	8006ce6 <LL_RCC_SetUSARTClockSource>
  }

  /*-------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	681b      	ldr	r3, [r3, #0]
 8006fae:	f003 0320 	and.w	r3, r3, #32
 8006fb2:	2b00      	cmp	r3, #0
 8006fb4:	d004      	beq.n	8006fc0 <HAL_RCCEx_PeriphCLKConfig+0x114>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8006fb6:	687b      	ldr	r3, [r7, #4]
 8006fb8:	691b      	ldr	r3, [r3, #16]
 8006fba:	4618      	mov	r0, r3
 8006fbc:	f7ff fec0 	bl	8006d40 <LL_RCC_SetLPUARTClockSource>
  }

  /*-------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8006fc0:	687b      	ldr	r3, [r7, #4]
 8006fc2:	681b      	ldr	r3, [r3, #0]
 8006fc4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8006fc8:	2b00      	cmp	r3, #0
 8006fca:	d004      	beq.n	8006fd6 <HAL_RCCEx_PeriphCLKConfig+0x12a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	6a1b      	ldr	r3, [r3, #32]
 8006fd0:	4618      	mov	r0, r3
 8006fd2:	f7ff fee6 	bl	8006da2 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d004      	beq.n	8006fec <HAL_RCCEx_PeriphCLKConfig+0x140>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM2CLKSOURCE(PeriphClkInit->Lptim2ClockSelection));

    /* Configure the LPTIM2 clock source */
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8006fe6:	4618      	mov	r0, r3
 8006fe8:	f7ff fedb 	bl	8006da2 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- LPTIM3 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM3) == (RCC_PERIPHCLK_LPTIM3))
 8006fec:	687b      	ldr	r3, [r7, #4]
 8006fee:	681b      	ldr	r3, [r3, #0]
 8006ff0:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8006ff4:	2b00      	cmp	r3, #0
 8006ff6:	d004      	beq.n	8007002 <HAL_RCCEx_PeriphCLKConfig+0x156>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM3CLKSOURCE(PeriphClkInit->Lptim3ClockSelection));

    /* Configure the LPTIM3 clock source */
    __HAL_RCC_LPTIM3_CONFIG(PeriphClkInit->Lptim3ClockSelection);
 8006ff8:	687b      	ldr	r3, [r7, #4]
 8006ffa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006ffc:	4618      	mov	r0, r3
 8006ffe:	f7ff fed0 	bl	8006da2 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007002:	687b      	ldr	r3, [r7, #4]
 8007004:	681b      	ldr	r3, [r3, #0]
 8007006:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800700a:	2b00      	cmp	r3, #0
 800700c:	d004      	beq.n	8007018 <HAL_RCCEx_PeriphCLKConfig+0x16c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	695b      	ldr	r3, [r3, #20]
 8007012:	4618      	mov	r0, r3
 8007014:	f7ff fea9 	bl	8006d6a <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007018:	687b      	ldr	r3, [r7, #4]
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007020:	2b00      	cmp	r3, #0
 8007022:	d004      	beq.n	800702e <HAL_RCCEx_PeriphCLKConfig+0x182>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	699b      	ldr	r3, [r3, #24]
 8007028:	4618      	mov	r0, r3
 800702a:	f7ff fe9e 	bl	8006d6a <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800702e:	687b      	ldr	r3, [r7, #4]
 8007030:	681b      	ldr	r3, [r3, #0]
 8007032:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007036:	2b00      	cmp	r3, #0
 8007038:	d004      	beq.n	8007044 <HAL_RCCEx_PeriphCLKConfig+0x198>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	69db      	ldr	r3, [r3, #28]
 800703e:	4618      	mov	r0, r3
 8007040:	f7ff fe93 	bl	8006d6a <LL_RCC_SetI2CClockSource>
  }

  /*-------------------- I2S2 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S2) == (RCC_PERIPHCLK_I2S2))
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	f003 0310 	and.w	r3, r3, #16
 800704c:	2b00      	cmp	r3, #0
 800704e:	d011      	beq.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2S2CLKSOURCE(PeriphClkInit->I2s2ClockSelection));

    /* Configure the I2S2 clock source */
    __HAL_RCC_I2S2_CONFIG(PeriphClkInit->I2s2ClockSelection);
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	68db      	ldr	r3, [r3, #12]
 8007054:	4618      	mov	r0, r3
 8007056:	f7ff fe5e 	bl	8006d16 <LL_RCC_SetI2SClockSource>

    if (PeriphClkInit->I2s2ClockSelection == RCC_I2S2CLKSOURCE_PLL)
 800705a:	687b      	ldr	r3, [r7, #4]
 800705c:	68db      	ldr	r3, [r3, #12]
 800705e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007062:	d107      	bne.n	8007074 <HAL_RCCEx_PeriphCLKConfig+0x1c8>
    {
      /* Enable RCC_PLL_I2S2CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_I2S2CLK);
 8007064:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007068:	68db      	ldr	r3, [r3, #12]
 800706a:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800706e:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007072:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007074:	687b      	ldr	r3, [r7, #4]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800707c:	2b00      	cmp	r3, #0
 800707e:	d010      	beq.n	80070a2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007084:	4618      	mov	r0, r3
 8007086:	f7ff fea5 	bl	8006dd4 <LL_RCC_SetRNGClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800708a:	687b      	ldr	r3, [r7, #4]
 800708c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800708e:	2b00      	cmp	r3, #0
 8007090:	d107      	bne.n	80070a2 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 8007092:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007096:	68db      	ldr	r3, [r3, #12]
 8007098:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 800709c:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80070a0:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 80070a2:	687b      	ldr	r3, [r7, #4]
 80070a4:	681b      	ldr	r3, [r3, #0]
 80070a6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80070aa:	2b00      	cmp	r3, #0
 80070ac:	d011      	beq.n	80070d2 <HAL_RCCEx_PeriphCLKConfig+0x226>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 80070ae:	687b      	ldr	r3, [r7, #4]
 80070b0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070b2:	4618      	mov	r0, r3
 80070b4:	f7ff fea3 	bl	8006dfe <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 80070b8:	687b      	ldr	r3, [r7, #4]
 80070ba:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80070bc:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 80070c0:	d107      	bne.n	80070d2 <HAL_RCCEx_PeriphCLKConfig+0x226>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80070c2:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80070c6:	68db      	ldr	r3, [r3, #12]
 80070c8:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 80070cc:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80070d0:	60d3      	str	r3, [r2, #12]
    }
  }

  return status;
 80070d2:	7cbb      	ldrb	r3, [r7, #18]
}
 80070d4:	4618      	mov	r0, r3
 80070d6:	3718      	adds	r7, #24
 80070d8:	46bd      	mov	sp, r7
 80070da:	bd80      	pop	{r7, pc}
 80070dc:	58000400 	.word	0x58000400

080070e0 <HAL_RTC_Init>:
  * @brief  Initialize the RTC peripheral
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 80070e0:	b580      	push	{r7, lr}
 80070e2:	b084      	sub	sp, #16
 80070e4:	af00      	add	r7, sp, #0
 80070e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_ERROR;
 80070e8:	2301      	movs	r3, #1
 80070ea:	73fb      	strb	r3, [r7, #15]

  /* Check the RTC peripheral state */
  if (hrtc != NULL)
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d068      	beq.n	80071c4 <HAL_RTC_Init+0xe4>
      {
        hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
      }
    }
#else
    if (hrtc->State == HAL_RTC_STATE_RESET)
 80070f2:	687b      	ldr	r3, [r7, #4]
 80070f4:	f893 302d 	ldrb.w	r3, [r3, #45]	; 0x2d
 80070f8:	b2db      	uxtb	r3, r3
 80070fa:	2b00      	cmp	r3, #0
 80070fc:	d106      	bne.n	800710c <HAL_RTC_Init+0x2c>
    {
      /* Allocate lock resource and initialize it */
      hrtc->Lock = HAL_UNLOCKED;
 80070fe:	687b      	ldr	r3, [r7, #4]
 8007100:	2200      	movs	r2, #0
 8007102:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

      /* Initialize RTC MSP */
      HAL_RTC_MspInit(hrtc);
 8007106:	6878      	ldr	r0, [r7, #4]
 8007108:	f7fa fd00 	bl	8001b0c <HAL_RTC_MspInit>
    }
#endif /* (USE_HAL_RTC_REGISTER_CALLBACKS) */

    /* Set RTC state */
    hrtc->State = HAL_RTC_STATE_BUSY;
 800710c:	687b      	ldr	r3, [r7, #4]
 800710e:	2202      	movs	r2, #2
 8007110:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007114:	4b2e      	ldr	r3, [pc, #184]	; (80071d0 <HAL_RTC_Init+0xf0>)
 8007116:	22ca      	movs	r2, #202	; 0xca
 8007118:	625a      	str	r2, [r3, #36]	; 0x24
 800711a:	4b2d      	ldr	r3, [pc, #180]	; (80071d0 <HAL_RTC_Init+0xf0>)
 800711c:	2253      	movs	r2, #83	; 0x53
 800711e:	625a      	str	r2, [r3, #36]	; 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 8007120:	6878      	ldr	r0, [r7, #4]
 8007122:	f000 f9fb 	bl	800751c <RTC_EnterInitMode>
 8007126:	4603      	mov	r3, r0
 8007128:	73fb      	strb	r3, [r7, #15]
    if (status == HAL_OK)
 800712a:	7bfb      	ldrb	r3, [r7, #15]
 800712c:	2b00      	cmp	r3, #0
 800712e:	d13f      	bne.n	80071b0 <HAL_RTC_Init+0xd0>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      CLEAR_BIT(RTC->CR, (RTC_CR_FMT | RTC_CR_POL | RTC_CR_OSEL | RTC_CR_TAMPOE));
 8007130:	4b27      	ldr	r3, [pc, #156]	; (80071d0 <HAL_RTC_Init+0xf0>)
 8007132:	699b      	ldr	r3, [r3, #24]
 8007134:	4a26      	ldr	r2, [pc, #152]	; (80071d0 <HAL_RTC_Init+0xf0>)
 8007136:	f023 638e 	bic.w	r3, r3, #74448896	; 0x4700000
 800713a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800713e:	6193      	str	r3, [r2, #24]
      /* Set RTC_CR register */
      SET_BIT(RTC->CR, (hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity));
 8007140:	4b23      	ldr	r3, [pc, #140]	; (80071d0 <HAL_RTC_Init+0xf0>)
 8007142:	699a      	ldr	r2, [r3, #24]
 8007144:	687b      	ldr	r3, [r7, #4]
 8007146:	6859      	ldr	r1, [r3, #4]
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	691b      	ldr	r3, [r3, #16]
 800714c:	4319      	orrs	r1, r3
 800714e:	687b      	ldr	r3, [r7, #4]
 8007150:	699b      	ldr	r3, [r3, #24]
 8007152:	430b      	orrs	r3, r1
 8007154:	491e      	ldr	r1, [pc, #120]	; (80071d0 <HAL_RTC_Init+0xf0>)
 8007156:	4313      	orrs	r3, r2
 8007158:	618b      	str	r3, [r1, #24]

      /* Configure the RTC PRER */
      WRITE_REG(RTC->PRER, ((hrtc->Init.SynchPrediv) | (hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos)));
 800715a:	687b      	ldr	r3, [r7, #4]
 800715c:	68da      	ldr	r2, [r3, #12]
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	689b      	ldr	r3, [r3, #8]
 8007162:	041b      	lsls	r3, r3, #16
 8007164:	491a      	ldr	r1, [pc, #104]	; (80071d0 <HAL_RTC_Init+0xf0>)
 8007166:	4313      	orrs	r3, r2
 8007168:	610b      	str	r3, [r1, #16]

      /* Configure the Binary mode */
      MODIFY_REG(RTC->ICSR, RTC_ICSR_BIN | RTC_ICSR_BCDU, hrtc->Init.BinMode | hrtc->Init.BinMixBcdU);
 800716a:	4b19      	ldr	r3, [pc, #100]	; (80071d0 <HAL_RTC_Init+0xf0>)
 800716c:	68db      	ldr	r3, [r3, #12]
 800716e:	f423 52f8 	bic.w	r2, r3, #7936	; 0x1f00
 8007172:	687b      	ldr	r3, [r7, #4]
 8007174:	6a59      	ldr	r1, [r3, #36]	; 0x24
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800717a:	430b      	orrs	r3, r1
 800717c:	4914      	ldr	r1, [pc, #80]	; (80071d0 <HAL_RTC_Init+0xf0>)
 800717e:	4313      	orrs	r3, r2
 8007180:	60cb      	str	r3, [r1, #12]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 8007182:	6878      	ldr	r0, [r7, #4]
 8007184:	f000 f9fe 	bl	8007584 <RTC_ExitInitMode>
 8007188:	4603      	mov	r3, r0
 800718a:	73fb      	strb	r3, [r7, #15]
      if (status == HAL_OK)
 800718c:	7bfb      	ldrb	r3, [r7, #15]
 800718e:	2b00      	cmp	r3, #0
 8007190:	d10e      	bne.n	80071b0 <HAL_RTC_Init+0xd0>
      {
        MODIFY_REG(RTC->CR, \
 8007192:	4b0f      	ldr	r3, [pc, #60]	; (80071d0 <HAL_RTC_Init+0xf0>)
 8007194:	699b      	ldr	r3, [r3, #24]
 8007196:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	6a19      	ldr	r1, [r3, #32]
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	69db      	ldr	r3, [r3, #28]
 80071a2:	4319      	orrs	r1, r3
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	695b      	ldr	r3, [r3, #20]
 80071a8:	430b      	orrs	r3, r1
 80071aa:	4909      	ldr	r1, [pc, #36]	; (80071d0 <HAL_RTC_Init+0xf0>)
 80071ac:	4313      	orrs	r3, r2
 80071ae:	618b      	str	r3, [r1, #24]
                   hrtc->Init.OutPutPullUp | hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
      }
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80071b0:	4b07      	ldr	r3, [pc, #28]	; (80071d0 <HAL_RTC_Init+0xf0>)
 80071b2:	22ff      	movs	r2, #255	; 0xff
 80071b4:	625a      	str	r2, [r3, #36]	; 0x24

    if (status == HAL_OK)
 80071b6:	7bfb      	ldrb	r3, [r7, #15]
 80071b8:	2b00      	cmp	r3, #0
 80071ba:	d103      	bne.n	80071c4 <HAL_RTC_Init+0xe4>
    {
      hrtc->State = HAL_RTC_STATE_READY;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	2201      	movs	r2, #1
 80071c0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    }
  }

  return status;
 80071c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80071c6:	4618      	mov	r0, r3
 80071c8:	3710      	adds	r7, #16
 80071ca:	46bd      	mov	sp, r7
 80071cc:	bd80      	pop	{r7, pc}
 80071ce:	bf00      	nop
 80071d0:	40002800 	.word	0x40002800

080071d4 <HAL_RTC_SetAlarm_IT>:
  *             @arg RTC_FORMAT_BIN: Binary format
  *             @arg RTC_FORMAT_BCD: BCD format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetAlarm_IT(RTC_HandleTypeDef *hrtc, RTC_AlarmTypeDef *sAlarm, uint32_t Format)
{
 80071d4:	b590      	push	{r4, r7, lr}
 80071d6:	b087      	sub	sp, #28
 80071d8:	af00      	add	r7, sp, #0
 80071da:	60f8      	str	r0, [r7, #12]
 80071dc:	60b9      	str	r1, [r7, #8]
 80071de:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0;
 80071e0:	2300      	movs	r3, #0
 80071e2:	617b      	str	r3, [r7, #20]
  uint32_t binaryMode;

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80071e4:	68fb      	ldr	r3, [r7, #12]
 80071e6:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80071ea:	2b01      	cmp	r3, #1
 80071ec:	d101      	bne.n	80071f2 <HAL_RTC_SetAlarm_IT+0x1e>
 80071ee:	2302      	movs	r3, #2
 80071f0:	e0e5      	b.n	80073be <HAL_RTC_SetAlarm_IT+0x1ea>
 80071f2:	68fb      	ldr	r3, [r7, #12]
 80071f4:	2201      	movs	r2, #1
 80071f6:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
  hrtc->State = HAL_RTC_STATE_BUSY;
 80071fa:	68fb      	ldr	r3, [r7, #12]
 80071fc:	2202      	movs	r2, #2
 80071fe:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    assert_param((sAlarm->AlarmSubSecondMask >> RTC_ALRMASSR_MASKSS_Pos) <= (8U + (READ_BIT(RTC->ICSR, RTC_ICSR_BCDU) >> RTC_ICSR_BCDU_Pos)));
  }
#endif

  /* Get Binary mode (32-bit free-running counter configuration) */
  binaryMode = READ_BIT(RTC->ICSR, RTC_ICSR_BIN);
 8007202:	4b71      	ldr	r3, [pc, #452]	; (80073c8 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007204:	68db      	ldr	r3, [r3, #12]
 8007206:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800720a:	613b      	str	r3, [r7, #16]

  if (binaryMode != RTC_BINARY_ONLY)
 800720c:	693b      	ldr	r3, [r7, #16]
 800720e:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007212:	d05c      	beq.n	80072ce <HAL_RTC_SetAlarm_IT+0xfa>
  {
    if (Format == RTC_FORMAT_BIN)
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2b00      	cmp	r3, #0
 8007218:	d136      	bne.n	8007288 <HAL_RTC_SetAlarm_IT+0xb4>
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 800721a:	4b6b      	ldr	r3, [pc, #428]	; (80073c8 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800721c:	699b      	ldr	r3, [r3, #24]
 800721e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007222:	2b00      	cmp	r3, #0
 8007224:	d102      	bne.n	800722c <HAL_RTC_SetAlarm_IT+0x58>
        assert_param(IS_RTC_HOUR12(sAlarm->AlarmTime.Hours));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007226:	68bb      	ldr	r3, [r7, #8]
 8007228:	2200      	movs	r2, #0
 800722a:	70da      	strb	r2, [r3, #3]
      }
      else
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(sAlarm->AlarmDateWeekDay));
      }
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800722c:	68bb      	ldr	r3, [r7, #8]
 800722e:	781b      	ldrb	r3, [r3, #0]
 8007230:	4618      	mov	r0, r3
 8007232:	f000 f9e5 	bl	8007600 <RTC_ByteToBcd2>
 8007236:	4603      	mov	r3, r0
 8007238:	041c      	lsls	r4, r3, #16
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 800723a:	68bb      	ldr	r3, [r7, #8]
 800723c:	785b      	ldrb	r3, [r3, #1]
 800723e:	4618      	mov	r0, r3
 8007240:	f000 f9de 	bl	8007600 <RTC_ByteToBcd2>
 8007244:	4603      	mov	r3, r0
 8007246:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007248:	431c      	orrs	r4, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 800724a:	68bb      	ldr	r3, [r7, #8]
 800724c:	789b      	ldrb	r3, [r3, #2]
 800724e:	4618      	mov	r0, r3
 8007250:	f000 f9d6 	bl	8007600 <RTC_ByteToBcd2>
 8007254:	4603      	mov	r3, r0
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 8007256:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 800725a:	68bb      	ldr	r3, [r7, #8]
 800725c:	78db      	ldrb	r3, [r3, #3]
 800725e:	059b      	lsls	r3, r3, #22
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 8007260:	ea42 0403 	orr.w	r4, r2, r3
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 8007264:	68bb      	ldr	r3, [r7, #8]
 8007266:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 800726a:	4618      	mov	r0, r3
 800726c:	f000 f9c8 	bl	8007600 <RTC_ByteToBcd2>
 8007270:	4603      	mov	r3, r0
 8007272:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 8007274:	ea44 0203 	orr.w	r2, r4, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 8007278:	68bb      	ldr	r3, [r7, #8]
 800727a:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 800727c:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 800727e:	68bb      	ldr	r3, [r7, #8]
 8007280:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)RTC_ByteToBcd2(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 8007282:	4313      	orrs	r3, r2
 8007284:	617b      	str	r3, [r7, #20]
 8007286:	e022      	b.n	80072ce <HAL_RTC_SetAlarm_IT+0xfa>
    }
    else /* Format BCD */
    {
      if (READ_BIT(RTC->CR, RTC_CR_FMT) != 0U)
 8007288:	4b4f      	ldr	r3, [pc, #316]	; (80073c8 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800728a:	699b      	ldr	r3, [r3, #24]
 800728c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007290:	2b00      	cmp	r3, #0
 8007292:	d102      	bne.n	800729a <HAL_RTC_SetAlarm_IT+0xc6>
        assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sAlarm->AlarmTime.Hours)));
        assert_param(IS_RTC_HOURFORMAT12(sAlarm->AlarmTime.TimeFormat));
      }
      else
      {
        sAlarm->AlarmTime.TimeFormat = 0x00U;
 8007294:	68bb      	ldr	r3, [r7, #8]
 8007296:	2200      	movs	r2, #0
 8007298:	70da      	strb	r2, [r3, #3]
      {
        assert_param(IS_RTC_ALARM_DATE_WEEKDAY_WEEKDAY(RTC_Bcd2ToByte(sAlarm->AlarmDateWeekDay)));
      }

#endif /* USE_FULL_ASSERT */
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 800729a:	68bb      	ldr	r3, [r7, #8]
 800729c:	781b      	ldrb	r3, [r3, #0]
 800729e:	041a      	lsls	r2, r3, #16
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80072a0:	68bb      	ldr	r3, [r7, #8]
 80072a2:	785b      	ldrb	r3, [r3, #1]
 80072a4:	021b      	lsls	r3, r3, #8
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80072a6:	4313      	orrs	r3, r2
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80072a8:	68ba      	ldr	r2, [r7, #8]
 80072aa:	7892      	ldrb	r2, [r2, #2]
                ((uint32_t)(sAlarm->AlarmTime.Minutes) << RTC_ALRMAR_MNU_Pos) | \
 80072ac:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80072ae:	68bb      	ldr	r3, [r7, #8]
 80072b0:	78db      	ldrb	r3, [r3, #3]
 80072b2:	059b      	lsls	r3, r3, #22
                ((uint32_t)(sAlarm->AlarmTime.Seconds) << RTC_ALRMAR_SU_Pos) | \
 80072b4:	431a      	orrs	r2, r3
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80072b6:	68bb      	ldr	r3, [r7, #8]
 80072b8:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80072bc:	061b      	lsls	r3, r3, #24
                ((uint32_t)(sAlarm->AlarmTime.TimeFormat) << RTC_ALRMAR_PM_Pos) | \
 80072be:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmDateWeekDaySel) | \
 80072c0:	68bb      	ldr	r3, [r7, #8]
 80072c2:	6a1b      	ldr	r3, [r3, #32]
                ((uint32_t)(sAlarm->AlarmDateWeekDay) << RTC_ALRMAR_DU_Pos) | \
 80072c4:	431a      	orrs	r2, r3
                ((uint32_t)sAlarm->AlarmMask));
 80072c6:	68bb      	ldr	r3, [r7, #8]
 80072c8:	695b      	ldr	r3, [r3, #20]
      tmpreg = (((uint32_t)(sAlarm->AlarmTime.Hours) << RTC_ALRMAR_HU_Pos) | \
 80072ca:	4313      	orrs	r3, r2
 80072cc:	617b      	str	r3, [r7, #20]

    }
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80072ce:	4b3e      	ldr	r3, [pc, #248]	; (80073c8 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80072d0:	22ca      	movs	r2, #202	; 0xca
 80072d2:	625a      	str	r2, [r3, #36]	; 0x24
 80072d4:	4b3c      	ldr	r3, [pc, #240]	; (80073c8 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80072d6:	2253      	movs	r2, #83	; 0x53
 80072d8:	625a      	str	r2, [r3, #36]	; 0x24

  /* Configure the Alarm register */
  if (sAlarm->Alarm == RTC_ALARM_A)
 80072da:	68bb      	ldr	r3, [r7, #8]
 80072dc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80072de:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072e2:	d12c      	bne.n	800733e <HAL_RTC_SetAlarm_IT+0x16a>
  {
    /* Disable the Alarm A interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 80072e4:	4b38      	ldr	r3, [pc, #224]	; (80073c8 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80072e6:	699b      	ldr	r3, [r3, #24]
 80072e8:	4a37      	ldr	r2, [pc, #220]	; (80073c8 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80072ea:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 80072ee:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm A */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 80072f0:	4b35      	ldr	r3, [pc, #212]	; (80073c8 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80072f2:	2201      	movs	r2, #1
 80072f4:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 80072f6:	693b      	ldr	r3, [r7, #16]
 80072f8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80072fc:	d107      	bne.n	800730e <HAL_RTC_SetAlarm_IT+0x13a>
    {
      RTC->ALRMASSR = sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr;
 80072fe:	68bb      	ldr	r3, [r7, #8]
 8007300:	699a      	ldr	r2, [r3, #24]
 8007302:	68bb      	ldr	r3, [r7, #8]
 8007304:	69db      	ldr	r3, [r3, #28]
 8007306:	4930      	ldr	r1, [pc, #192]	; (80073c8 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007308:	4313      	orrs	r3, r2
 800730a:	644b      	str	r3, [r1, #68]	; 0x44
 800730c:	e006      	b.n	800731c <HAL_RTC_SetAlarm_IT+0x148>
    }
    else
    {
      WRITE_REG(RTC->ALRMAR, tmpreg);
 800730e:	4a2e      	ldr	r2, [pc, #184]	; (80073c8 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007310:	697b      	ldr	r3, [r7, #20]
 8007312:	6413      	str	r3, [r2, #64]	; 0x40
      WRITE_REG(RTC->ALRMASSR, sAlarm->AlarmSubSecondMask);
 8007314:	4a2c      	ldr	r2, [pc, #176]	; (80073c8 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007316:	68bb      	ldr	r3, [r7, #8]
 8007318:	699b      	ldr	r3, [r3, #24]
 800731a:	6453      	str	r3, [r2, #68]	; 0x44
    }

    WRITE_REG(RTC->ALRABINR, sAlarm->AlarmTime.SubSeconds);
 800731c:	4a2a      	ldr	r2, [pc, #168]	; (80073c8 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800731e:	68bb      	ldr	r3, [r7, #8]
 8007320:	685b      	ldr	r3, [r3, #4]
 8007322:	6713      	str	r3, [r2, #112]	; 0x70

    /* Store in the handle the Alarm A enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007328:	f043 0201 	orr.w	r2, r3, #1
 800732c:	68fb      	ldr	r3, [r7, #12]
 800732e:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007330:	4b25      	ldr	r3, [pc, #148]	; (80073c8 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007332:	699b      	ldr	r3, [r3, #24]
 8007334:	4a24      	ldr	r2, [pc, #144]	; (80073c8 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007336:	f443 5388 	orr.w	r3, r3, #4352	; 0x1100
 800733a:	6193      	str	r3, [r2, #24]
 800733c:	e02b      	b.n	8007396 <HAL_RTC_SetAlarm_IT+0x1c2>
  }
  else
  {
    /* Disable the Alarm B interrupt */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800733e:	4b22      	ldr	r3, [pc, #136]	; (80073c8 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007340:	699b      	ldr	r3, [r3, #24]
 8007342:	4a21      	ldr	r2, [pc, #132]	; (80073c8 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007344:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 8007348:	6193      	str	r3, [r2, #24]
    /* Clear flag alarm B */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 800734a:	4b1f      	ldr	r3, [pc, #124]	; (80073c8 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800734c:	2202      	movs	r2, #2
 800734e:	65da      	str	r2, [r3, #92]	; 0x5c

    if (binaryMode == RTC_BINARY_ONLY)
 8007350:	693b      	ldr	r3, [r7, #16]
 8007352:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007356:	d107      	bne.n	8007368 <HAL_RTC_SetAlarm_IT+0x194>
    {
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask | sAlarm->BinaryAutoClr);
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	699a      	ldr	r2, [r3, #24]
 800735c:	68bb      	ldr	r3, [r7, #8]
 800735e:	69db      	ldr	r3, [r3, #28]
 8007360:	4919      	ldr	r1, [pc, #100]	; (80073c8 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007362:	4313      	orrs	r3, r2
 8007364:	64cb      	str	r3, [r1, #76]	; 0x4c
 8007366:	e006      	b.n	8007376 <HAL_RTC_SetAlarm_IT+0x1a2>
    }
    else
    {
      WRITE_REG(RTC->ALRMBR, tmpreg);
 8007368:	4a17      	ldr	r2, [pc, #92]	; (80073c8 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800736a:	697b      	ldr	r3, [r7, #20]
 800736c:	6493      	str	r3, [r2, #72]	; 0x48
      WRITE_REG(RTC->ALRMBSSR, sAlarm->AlarmSubSecondMask);
 800736e:	4a16      	ldr	r2, [pc, #88]	; (80073c8 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007370:	68bb      	ldr	r3, [r7, #8]
 8007372:	699b      	ldr	r3, [r3, #24]
 8007374:	64d3      	str	r3, [r2, #76]	; 0x4c
    }

    WRITE_REG(RTC->ALRBBINR, sAlarm->AlarmTime.SubSeconds);
 8007376:	4a14      	ldr	r2, [pc, #80]	; (80073c8 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007378:	68bb      	ldr	r3, [r7, #8]
 800737a:	685b      	ldr	r3, [r3, #4]
 800737c:	6753      	str	r3, [r2, #116]	; 0x74

    /* Store in the handle the Alarm B enabled */
    SET_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800737e:	68fb      	ldr	r3, [r7, #12]
 8007380:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007382:	f043 0202 	orr.w	r2, r3, #2
 8007386:	68fb      	ldr	r3, [r7, #12]
 8007388:	631a      	str	r2, [r3, #48]	; 0x30

    /* Configure the Alarm interrupt */
    SET_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800738a:	4b0f      	ldr	r3, [pc, #60]	; (80073c8 <HAL_RTC_SetAlarm_IT+0x1f4>)
 800738c:	699b      	ldr	r3, [r3, #24]
 800738e:	4a0e      	ldr	r2, [pc, #56]	; (80073c8 <HAL_RTC_SetAlarm_IT+0x1f4>)
 8007390:	f443 5308 	orr.w	r3, r3, #8704	; 0x2200
 8007394:	6193      	str	r3, [r2, #24]
  }

  /* RTC Alarm Interrupt Configuration: EXTI configuration */
  __HAL_RTC_ALARM_EXTI_ENABLE_IT();
 8007396:	4b0d      	ldr	r3, [pc, #52]	; (80073cc <HAL_RTC_SetAlarm_IT+0x1f8>)
 8007398:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800739c:	4a0b      	ldr	r2, [pc, #44]	; (80073cc <HAL_RTC_SetAlarm_IT+0x1f8>)
 800739e:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80073a2:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80073a6:	4b08      	ldr	r3, [pc, #32]	; (80073c8 <HAL_RTC_SetAlarm_IT+0x1f4>)
 80073a8:	22ff      	movs	r2, #255	; 0xff
 80073aa:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2201      	movs	r2, #1
 80073b0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 80073b4:	68fb      	ldr	r3, [r7, #12]
 80073b6:	2200      	movs	r2, #0
 80073b8:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 80073bc:	2300      	movs	r3, #0
}
 80073be:	4618      	mov	r0, r3
 80073c0:	371c      	adds	r7, #28
 80073c2:	46bd      	mov	sp, r7
 80073c4:	bd90      	pop	{r4, r7, pc}
 80073c6:	bf00      	nop
 80073c8:	40002800 	.word	0x40002800
 80073cc:	58000800 	.word	0x58000800

080073d0 <HAL_RTC_DeactivateAlarm>:
  *            @arg RTC_ALARM_A:  AlarmA
  *            @arg RTC_ALARM_B:  AlarmB
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_DeactivateAlarm(RTC_HandleTypeDef *hrtc, uint32_t Alarm)
{
 80073d0:	b480      	push	{r7}
 80073d2:	b083      	sub	sp, #12
 80073d4:	af00      	add	r7, sp, #0
 80073d6:	6078      	str	r0, [r7, #4]
 80073d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_RTC_ALARM(Alarm));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 80073da:	687b      	ldr	r3, [r7, #4]
 80073dc:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80073e0:	2b01      	cmp	r3, #1
 80073e2:	d101      	bne.n	80073e8 <HAL_RTC_DeactivateAlarm+0x18>
 80073e4:	2302      	movs	r3, #2
 80073e6:	e042      	b.n	800746e <HAL_RTC_DeactivateAlarm+0x9e>
 80073e8:	687b      	ldr	r3, [r7, #4]
 80073ea:	2201      	movs	r2, #1
 80073ec:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	2202      	movs	r2, #2
 80073f4:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80073f8:	4b1f      	ldr	r3, [pc, #124]	; (8007478 <HAL_RTC_DeactivateAlarm+0xa8>)
 80073fa:	22ca      	movs	r2, #202	; 0xca
 80073fc:	625a      	str	r2, [r3, #36]	; 0x24
 80073fe:	4b1e      	ldr	r3, [pc, #120]	; (8007478 <HAL_RTC_DeactivateAlarm+0xa8>)
 8007400:	2253      	movs	r2, #83	; 0x53
 8007402:	625a      	str	r2, [r3, #36]	; 0x24

  if (Alarm == RTC_ALARM_A)
 8007404:	683b      	ldr	r3, [r7, #0]
 8007406:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800740a:	d112      	bne.n	8007432 <HAL_RTC_DeactivateAlarm+0x62>
  {
    /* AlarmA, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMASSR, RTC_ALRMASSR_SSCLR);
 800740c:	4b1a      	ldr	r3, [pc, #104]	; (8007478 <HAL_RTC_DeactivateAlarm+0xa8>)
 800740e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8007410:	4a19      	ldr	r2, [pc, #100]	; (8007478 <HAL_RTC_DeactivateAlarm+0xa8>)
 8007412:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8007416:	6453      	str	r3, [r2, #68]	; 0x44

    /* AlarmA, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRAE | RTC_CR_ALRAIE);
 8007418:	4b17      	ldr	r3, [pc, #92]	; (8007478 <HAL_RTC_DeactivateAlarm+0xa8>)
 800741a:	699b      	ldr	r3, [r3, #24]
 800741c:	4a16      	ldr	r2, [pc, #88]	; (8007478 <HAL_RTC_DeactivateAlarm+0xa8>)
 800741e:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8007422:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm A disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRAMF);
 8007424:	687b      	ldr	r3, [r7, #4]
 8007426:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007428:	f023 0201 	bic.w	r2, r3, #1
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	631a      	str	r2, [r3, #48]	; 0x30
 8007430:	e011      	b.n	8007456 <HAL_RTC_DeactivateAlarm+0x86>
  }
  else
  {
    /* AlarmB, Clear SSCLR */
    CLEAR_BIT(RTC->ALRMBSSR, RTC_ALRMBSSR_SSCLR);
 8007432:	4b11      	ldr	r3, [pc, #68]	; (8007478 <HAL_RTC_DeactivateAlarm+0xa8>)
 8007434:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8007436:	4a10      	ldr	r2, [pc, #64]	; (8007478 <HAL_RTC_DeactivateAlarm+0xa8>)
 8007438:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800743c:	64d3      	str	r3, [r2, #76]	; 0x4c

    /* AlarmB, In case of interrupt mode is used, the interrupt source must disabled */
    CLEAR_BIT(RTC->CR, RTC_CR_ALRBE | RTC_CR_ALRBIE);
 800743e:	4b0e      	ldr	r3, [pc, #56]	; (8007478 <HAL_RTC_DeactivateAlarm+0xa8>)
 8007440:	699b      	ldr	r3, [r3, #24]
 8007442:	4a0d      	ldr	r2, [pc, #52]	; (8007478 <HAL_RTC_DeactivateAlarm+0xa8>)
 8007444:	f423 5308 	bic.w	r3, r3, #8704	; 0x2200
 8007448:	6193      	str	r3, [r2, #24]

    /* Store in the handle the Alarm B disabled */
    CLEAR_BIT(hrtc->IsEnabled.RtcFeatures, RTC_MISR_ALRBMF);
 800744a:	687b      	ldr	r3, [r7, #4]
 800744c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800744e:	f023 0202 	bic.w	r2, r3, #2
 8007452:	687b      	ldr	r3, [r7, #4]
 8007454:	631a      	str	r2, [r3, #48]	; 0x30
  }
  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 8007456:	4b08      	ldr	r3, [pc, #32]	; (8007478 <HAL_RTC_DeactivateAlarm+0xa8>)
 8007458:	22ff      	movs	r2, #255	; 0xff
 800745a:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 800745c:	687b      	ldr	r3, [r7, #4]
 800745e:	2201      	movs	r2, #1
 8007460:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007464:	687b      	ldr	r3, [r7, #4]
 8007466:	2200      	movs	r2, #0
 8007468:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 800746c:	2300      	movs	r3, #0
}
 800746e:	4618      	mov	r0, r3
 8007470:	370c      	adds	r7, #12
 8007472:	46bd      	mov	sp, r7
 8007474:	bc80      	pop	{r7}
 8007476:	4770      	bx	lr
 8007478:	40002800 	.word	0x40002800

0800747c <HAL_RTC_AlarmIRQHandler>:
  * @brief  Handle Alarm interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTC_AlarmIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800747c:	b580      	push	{r7, lr}
 800747e:	b084      	sub	sp, #16
 8007480:	af00      	add	r7, sp, #0
 8007482:	6078      	str	r0, [r7, #4]
  uint32_t tmp = READ_REG(RTC->MISR) & READ_REG(hrtc->IsEnabled.RtcFeatures);
 8007484:	4b11      	ldr	r3, [pc, #68]	; (80074cc <HAL_RTC_AlarmIRQHandler+0x50>)
 8007486:	6d5a      	ldr	r2, [r3, #84]	; 0x54
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800748c:	4013      	ands	r3, r2
 800748e:	60fb      	str	r3, [r7, #12]

  if ((tmp & RTC_MISR_ALRAMF) != 0U)
 8007490:	68fb      	ldr	r3, [r7, #12]
 8007492:	f003 0301 	and.w	r3, r3, #1
 8007496:	2b00      	cmp	r3, #0
 8007498:	d005      	beq.n	80074a6 <HAL_RTC_AlarmIRQHandler+0x2a>
  {
    /* Clear the AlarmA interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRAF);
 800749a:	4b0c      	ldr	r3, [pc, #48]	; (80074cc <HAL_RTC_AlarmIRQHandler+0x50>)
 800749c:	2201      	movs	r2, #1
 800749e:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmAEventCallback(hrtc);
#else
    HAL_RTC_AlarmAEventCallback(hrtc);
 80074a0:	6878      	ldr	r0, [r7, #4]
 80074a2:	f7fb f923 	bl	80026ec <HAL_RTC_AlarmAEventCallback>
#endif
  }

  if ((tmp & RTC_MISR_ALRBMF) != 0U)
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	f003 0302 	and.w	r3, r3, #2
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d005      	beq.n	80074bc <HAL_RTC_AlarmIRQHandler+0x40>
  {
    /* Clear the AlarmB interrupt pending bit */
    WRITE_REG(RTC->SCR, RTC_SCR_CALRBF);
 80074b0:	4b06      	ldr	r3, [pc, #24]	; (80074cc <HAL_RTC_AlarmIRQHandler+0x50>)
 80074b2:	2202      	movs	r2, #2
 80074b4:	65da      	str	r2, [r3, #92]	; 0x5c

#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call Compare Match registered Callback */
    hrtc->AlarmBEventCallback(hrtc);
#else
    HAL_RTCEx_AlarmBEventCallback(hrtc);
 80074b6:	6878      	ldr	r0, [r7, #4]
 80074b8:	f000 f94a 	bl	8007750 <HAL_RTCEx_AlarmBEventCallback>
#endif
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 80074bc:	687b      	ldr	r3, [r7, #4]
 80074be:	2201      	movs	r2, #1
 80074c0:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 80074c4:	bf00      	nop
 80074c6:	3710      	adds	r7, #16
 80074c8:	46bd      	mov	sp, r7
 80074ca:	bd80      	pop	{r7, pc}
 80074cc:	40002800 	.word	0x40002800

080074d0 <HAL_RTC_WaitForSynchro>:
  *         correctly copied into the RTC_TR and RTC_DR shadow registers.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 80074d0:	b580      	push	{r7, lr}
 80074d2:	b084      	sub	sp, #16
 80074d4:	af00      	add	r7, sp, #0
 80074d6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  UNUSED(hrtc);
  /* Clear RSF flag */
  SET_BIT(RTC->ICSR, RTC_RSF_MASK);
 80074d8:	4b0f      	ldr	r3, [pc, #60]	; (8007518 <HAL_RTC_WaitForSynchro+0x48>)
 80074da:	68db      	ldr	r3, [r3, #12]
 80074dc:	4a0e      	ldr	r2, [pc, #56]	; (8007518 <HAL_RTC_WaitForSynchro+0x48>)
 80074de:	f063 03a0 	orn	r3, r3, #160	; 0xa0
 80074e2:	60d3      	str	r3, [r2, #12]

  tickstart = HAL_GetTick();
 80074e4:	f7fa fdaa 	bl	800203c <HAL_GetTick>
 80074e8:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 80074ea:	e009      	b.n	8007500 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 80074ec:	f7fa fda6 	bl	800203c <HAL_GetTick>
 80074f0:	4602      	mov	r2, r0
 80074f2:	68fb      	ldr	r3, [r7, #12]
 80074f4:	1ad3      	subs	r3, r2, r3
 80074f6:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80074fa:	d901      	bls.n	8007500 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 80074fc:	2303      	movs	r3, #3
 80074fe:	e006      	b.n	800750e <HAL_RTC_WaitForSynchro+0x3e>
  while (READ_BIT(RTC->ICSR, RTC_ICSR_RSF) == 0U)
 8007500:	4b05      	ldr	r3, [pc, #20]	; (8007518 <HAL_RTC_WaitForSynchro+0x48>)
 8007502:	68db      	ldr	r3, [r3, #12]
 8007504:	f003 0320 	and.w	r3, r3, #32
 8007508:	2b00      	cmp	r3, #0
 800750a:	d0ef      	beq.n	80074ec <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800750c:	2300      	movs	r3, #0
}
 800750e:	4618      	mov	r0, r3
 8007510:	3710      	adds	r7, #16
 8007512:	46bd      	mov	sp, r7
 8007514:	bd80      	pop	{r7, pc}
 8007516:	bf00      	nop
 8007518:	40002800 	.word	0x40002800

0800751c <RTC_EnterInitMode>:
  *         __HAL_RTC_WRITEPROTECTION_DISABLE() before calling this function.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800751c:	b580      	push	{r7, lr}
 800751e:	b084      	sub	sp, #16
 8007520:	af00      	add	r7, sp, #0
 8007522:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8007524:	2300      	movs	r3, #0
 8007526:	73fb      	strb	r3, [r7, #15]

  UNUSED(hrtc);
  /* Check if the Initialization mode is set */
  if (READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U)
 8007528:	4b15      	ldr	r3, [pc, #84]	; (8007580 <RTC_EnterInitMode+0x64>)
 800752a:	68db      	ldr	r3, [r3, #12]
 800752c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007530:	2b00      	cmp	r3, #0
 8007532:	d120      	bne.n	8007576 <RTC_EnterInitMode+0x5a>
  {
    /* Set the Initialization mode */
    SET_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007534:	4b12      	ldr	r3, [pc, #72]	; (8007580 <RTC_EnterInitMode+0x64>)
 8007536:	68db      	ldr	r3, [r3, #12]
 8007538:	4a11      	ldr	r2, [pc, #68]	; (8007580 <RTC_EnterInitMode+0x64>)
 800753a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800753e:	60d3      	str	r3, [r2, #12]

    tickstart = HAL_GetTick();
 8007540:	f7fa fd7c 	bl	800203c <HAL_GetTick>
 8007544:	60b8      	str	r0, [r7, #8]
    /* Wait till RTC is in INIT state and if Time out is reached exit */
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007546:	e00d      	b.n	8007564 <RTC_EnterInitMode+0x48>
    {
      if ((HAL_GetTick()  - tickstart) > RTC_TIMEOUT_VALUE)
 8007548:	f7fa fd78 	bl	800203c <HAL_GetTick>
 800754c:	4602      	mov	r2, r0
 800754e:	68bb      	ldr	r3, [r7, #8]
 8007550:	1ad3      	subs	r3, r2, r3
 8007552:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8007556:	d905      	bls.n	8007564 <RTC_EnterInitMode+0x48>
      {
        status = HAL_TIMEOUT;
 8007558:	2303      	movs	r3, #3
 800755a:	73fb      	strb	r3, [r7, #15]
        hrtc->State = HAL_RTC_STATE_TIMEOUT;
 800755c:	687b      	ldr	r3, [r7, #4]
 800755e:	2203      	movs	r2, #3
 8007560:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
    while ((READ_BIT(RTC->ICSR, RTC_ICSR_INITF) == 0U) && (status != HAL_TIMEOUT))
 8007564:	4b06      	ldr	r3, [pc, #24]	; (8007580 <RTC_EnterInitMode+0x64>)
 8007566:	68db      	ldr	r3, [r3, #12]
 8007568:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800756c:	2b00      	cmp	r3, #0
 800756e:	d102      	bne.n	8007576 <RTC_EnterInitMode+0x5a>
 8007570:	7bfb      	ldrb	r3, [r7, #15]
 8007572:	2b03      	cmp	r3, #3
 8007574:	d1e8      	bne.n	8007548 <RTC_EnterInitMode+0x2c>
      }
    }
  }

  return status;
 8007576:	7bfb      	ldrb	r3, [r7, #15]
}
 8007578:	4618      	mov	r0, r3
 800757a:	3710      	adds	r7, #16
 800757c:	46bd      	mov	sp, r7
 800757e:	bd80      	pop	{r7, pc}
 8007580:	40002800 	.word	0x40002800

08007584 <RTC_ExitInitMode>:
  * @brief  Exit the RTC Initialization mode.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 8007584:	b580      	push	{r7, lr}
 8007586:	b084      	sub	sp, #16
 8007588:	af00      	add	r7, sp, #0
 800758a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800758c:	2300      	movs	r3, #0
 800758e:	73fb      	strb	r3, [r7, #15]

  /* Exit Initialization mode */
  CLEAR_BIT(RTC->ICSR, RTC_ICSR_INIT);
 8007590:	4b1a      	ldr	r3, [pc, #104]	; (80075fc <RTC_ExitInitMode+0x78>)
 8007592:	68db      	ldr	r3, [r3, #12]
 8007594:	4a19      	ldr	r2, [pc, #100]	; (80075fc <RTC_ExitInitMode+0x78>)
 8007596:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800759a:	60d3      	str	r3, [r2, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(RTC->CR, RTC_CR_BYPSHAD) == 0U)
 800759c:	4b17      	ldr	r3, [pc, #92]	; (80075fc <RTC_ExitInitMode+0x78>)
 800759e:	699b      	ldr	r3, [r3, #24]
 80075a0:	f003 0320 	and.w	r3, r3, #32
 80075a4:	2b00      	cmp	r3, #0
 80075a6:	d10c      	bne.n	80075c2 <RTC_ExitInitMode+0x3e>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80075a8:	6878      	ldr	r0, [r7, #4]
 80075aa:	f7ff ff91 	bl	80074d0 <HAL_RTC_WaitForSynchro>
 80075ae:	4603      	mov	r3, r0
 80075b0:	2b00      	cmp	r3, #0
 80075b2:	d01e      	beq.n	80075f2 <RTC_ExitInitMode+0x6e>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	2203      	movs	r2, #3
 80075b8:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 80075bc:	2303      	movs	r3, #3
 80075be:	73fb      	strb	r3, [r7, #15]
 80075c0:	e017      	b.n	80075f2 <RTC_ExitInitMode+0x6e>
    }
  }
  else /* WA 2.9.6 Calendar initialization may fail in case of consecutive INIT mode entry. */
  {
    /* Clear BYPSHAD bit */
    CLEAR_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80075c2:	4b0e      	ldr	r3, [pc, #56]	; (80075fc <RTC_ExitInitMode+0x78>)
 80075c4:	699b      	ldr	r3, [r3, #24]
 80075c6:	4a0d      	ldr	r2, [pc, #52]	; (80075fc <RTC_ExitInitMode+0x78>)
 80075c8:	f023 0320 	bic.w	r3, r3, #32
 80075cc:	6193      	str	r3, [r2, #24]
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 80075ce:	6878      	ldr	r0, [r7, #4]
 80075d0:	f7ff ff7e 	bl	80074d0 <HAL_RTC_WaitForSynchro>
 80075d4:	4603      	mov	r3, r0
 80075d6:	2b00      	cmp	r3, #0
 80075d8:	d005      	beq.n	80075e6 <RTC_ExitInitMode+0x62>
    {
      hrtc->State = HAL_RTC_STATE_TIMEOUT;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	2203      	movs	r2, #3
 80075de:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
      status = HAL_TIMEOUT;
 80075e2:	2303      	movs	r3, #3
 80075e4:	73fb      	strb	r3, [r7, #15]
    }
    /* Restore BYPSHAD bit */
    SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 80075e6:	4b05      	ldr	r3, [pc, #20]	; (80075fc <RTC_ExitInitMode+0x78>)
 80075e8:	699b      	ldr	r3, [r3, #24]
 80075ea:	4a04      	ldr	r2, [pc, #16]	; (80075fc <RTC_ExitInitMode+0x78>)
 80075ec:	f043 0320 	orr.w	r3, r3, #32
 80075f0:	6193      	str	r3, [r2, #24]
  }

  return status;
 80075f2:	7bfb      	ldrb	r3, [r7, #15]
}
 80075f4:	4618      	mov	r0, r3
 80075f6:	3710      	adds	r7, #16
 80075f8:	46bd      	mov	sp, r7
 80075fa:	bd80      	pop	{r7, pc}
 80075fc:	40002800 	.word	0x40002800

08007600 <RTC_ByteToBcd2>:
  * @brief  Convert a 2 digit decimal to BCD format.
  * @param  Value Byte to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t Value)
{
 8007600:	b480      	push	{r7}
 8007602:	b085      	sub	sp, #20
 8007604:	af00      	add	r7, sp, #0
 8007606:	4603      	mov	r3, r0
 8007608:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800760a:	2300      	movs	r3, #0
 800760c:	60fb      	str	r3, [r7, #12]
  uint8_t tmp_Value = Value;
 800760e:	79fb      	ldrb	r3, [r7, #7]
 8007610:	72fb      	strb	r3, [r7, #11]

  while (tmp_Value >= 10U)
 8007612:	e005      	b.n	8007620 <RTC_ByteToBcd2+0x20>
  {
    bcdhigh++;
 8007614:	68fb      	ldr	r3, [r7, #12]
 8007616:	3301      	adds	r3, #1
 8007618:	60fb      	str	r3, [r7, #12]
    tmp_Value -= 10U;
 800761a:	7afb      	ldrb	r3, [r7, #11]
 800761c:	3b0a      	subs	r3, #10
 800761e:	72fb      	strb	r3, [r7, #11]
  while (tmp_Value >= 10U)
 8007620:	7afb      	ldrb	r3, [r7, #11]
 8007622:	2b09      	cmp	r3, #9
 8007624:	d8f6      	bhi.n	8007614 <RTC_ByteToBcd2+0x14>
  }

  return ((uint8_t)(bcdhigh << 4U) | tmp_Value);
 8007626:	68fb      	ldr	r3, [r7, #12]
 8007628:	b2db      	uxtb	r3, r3
 800762a:	011b      	lsls	r3, r3, #4
 800762c:	b2da      	uxtb	r2, r3
 800762e:	7afb      	ldrb	r3, [r7, #11]
 8007630:	4313      	orrs	r3, r2
 8007632:	b2db      	uxtb	r3, r3
}
 8007634:	4618      	mov	r0, r3
 8007636:	3714      	adds	r7, #20
 8007638:	46bd      	mov	sp, r7
 800763a:	bc80      	pop	{r7}
 800763c:	4770      	bx	lr
	...

08007640 <HAL_RTCEx_EnableBypassShadow>:
  *         directly from the Calendar counter.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_EnableBypassShadow(RTC_HandleTypeDef *hrtc)
{
 8007640:	b480      	push	{r7}
 8007642:	b083      	sub	sp, #12
 8007644:	af00      	add	r7, sp, #0
 8007646:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 8007648:	687b      	ldr	r3, [r7, #4]
 800764a:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 800764e:	2b01      	cmp	r3, #1
 8007650:	d101      	bne.n	8007656 <HAL_RTCEx_EnableBypassShadow+0x16>
 8007652:	2302      	movs	r3, #2
 8007654:	e01f      	b.n	8007696 <HAL_RTCEx_EnableBypassShadow+0x56>
 8007656:	687b      	ldr	r3, [r7, #4]
 8007658:	2201      	movs	r2, #1
 800765a:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	2202      	movs	r2, #2
 8007662:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 8007666:	4b0e      	ldr	r3, [pc, #56]	; (80076a0 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007668:	22ca      	movs	r2, #202	; 0xca
 800766a:	625a      	str	r2, [r3, #36]	; 0x24
 800766c:	4b0c      	ldr	r3, [pc, #48]	; (80076a0 <HAL_RTCEx_EnableBypassShadow+0x60>)
 800766e:	2253      	movs	r2, #83	; 0x53
 8007670:	625a      	str	r2, [r3, #36]	; 0x24

  /* Set the BYPSHAD bit */
  SET_BIT(RTC->CR, RTC_CR_BYPSHAD);
 8007672:	4b0b      	ldr	r3, [pc, #44]	; (80076a0 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007674:	699b      	ldr	r3, [r3, #24]
 8007676:	4a0a      	ldr	r2, [pc, #40]	; (80076a0 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007678:	f043 0320 	orr.w	r3, r3, #32
 800767c:	6193      	str	r3, [r2, #24]

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800767e:	4b08      	ldr	r3, [pc, #32]	; (80076a0 <HAL_RTCEx_EnableBypassShadow+0x60>)
 8007680:	22ff      	movs	r2, #255	; 0xff
 8007682:	625a      	str	r2, [r3, #36]	; 0x24

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	2201      	movs	r2, #1
 8007688:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800768c:	687b      	ldr	r3, [r7, #4]
 800768e:	2200      	movs	r2, #0
 8007690:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007694:	2300      	movs	r3, #0
}
 8007696:	4618      	mov	r0, r3
 8007698:	370c      	adds	r7, #12
 800769a:	46bd      	mov	sp, r7
 800769c:	bc80      	pop	{r7}
 800769e:	4770      	bx	lr
 80076a0:	40002800 	.word	0x40002800

080076a4 <HAL_RTCEx_SetSSRU_IT>:
  * @brief  Set SSR Underflow detection with Interrupt.
  * @param  hrtc RTC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTCEx_SetSSRU_IT(RTC_HandleTypeDef *hrtc)
{
 80076a4:	b480      	push	{r7}
 80076a6:	b083      	sub	sp, #12
 80076a8:	af00      	add	r7, sp, #0
 80076aa:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(hrtc);
 80076ac:	687b      	ldr	r3, [r7, #4]
 80076ae:	f893 302c 	ldrb.w	r3, [r3, #44]	; 0x2c
 80076b2:	2b01      	cmp	r3, #1
 80076b4:	d101      	bne.n	80076ba <HAL_RTCEx_SetSSRU_IT+0x16>
 80076b6:	2302      	movs	r3, #2
 80076b8:	e027      	b.n	800770a <HAL_RTCEx_SetSSRU_IT+0x66>
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	2201      	movs	r2, #1
 80076be:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  hrtc->State = HAL_RTC_STATE_BUSY;
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	2202      	movs	r2, #2
 80076c6:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 80076ca:	4b12      	ldr	r3, [pc, #72]	; (8007714 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80076cc:	22ca      	movs	r2, #202	; 0xca
 80076ce:	625a      	str	r2, [r3, #36]	; 0x24
 80076d0:	4b10      	ldr	r3, [pc, #64]	; (8007714 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80076d2:	2253      	movs	r2, #83	; 0x53
 80076d4:	625a      	str	r2, [r3, #36]	; 0x24

  /* Enable IT SSRU */
  __HAL_RTC_SSRU_ENABLE_IT(hrtc, RTC_IT_SSRU);
 80076d6:	4b0f      	ldr	r3, [pc, #60]	; (8007714 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80076d8:	699b      	ldr	r3, [r3, #24]
 80076da:	4a0e      	ldr	r2, [pc, #56]	; (8007714 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80076dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80076e0:	6193      	str	r3, [r2, #24]

  /* RTC SSRU Interrupt Configuration: EXTI configuration */
  __HAL_RTC_SSRU_EXTI_ENABLE_IT();
 80076e2:	4b0d      	ldr	r3, [pc, #52]	; (8007718 <HAL_RTCEx_SetSSRU_IT+0x74>)
 80076e4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80076e8:	4a0b      	ldr	r2, [pc, #44]	; (8007718 <HAL_RTCEx_SetSSRU_IT+0x74>)
 80076ea:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80076ee:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 80076f2:	4b08      	ldr	r3, [pc, #32]	; (8007714 <HAL_RTCEx_SetSSRU_IT+0x70>)
 80076f4:	22ff      	movs	r2, #255	; 0xff
 80076f6:	625a      	str	r2, [r3, #36]	; 0x24

  hrtc->State = HAL_RTC_STATE_READY;
 80076f8:	687b      	ldr	r3, [r7, #4]
 80076fa:	2201      	movs	r2, #1
 80076fc:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 8007700:	687b      	ldr	r3, [r7, #4]
 8007702:	2200      	movs	r2, #0
 8007704:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c

  return HAL_OK;
 8007708:	2300      	movs	r3, #0
}
 800770a:	4618      	mov	r0, r3
 800770c:	370c      	adds	r7, #12
 800770e:	46bd      	mov	sp, r7
 8007710:	bc80      	pop	{r7}
 8007712:	4770      	bx	lr
 8007714:	40002800 	.word	0x40002800
 8007718:	58000800 	.word	0x58000800

0800771c <HAL_RTCEx_SSRUIRQHandler>:
  * @brief  Handle SSR underflow interrupt request.
  * @param  hrtc RTC handle
  * @retval None
  */
void HAL_RTCEx_SSRUIRQHandler(RTC_HandleTypeDef *hrtc)
{
 800771c:	b580      	push	{r7, lr}
 800771e:	b082      	sub	sp, #8
 8007720:	af00      	add	r7, sp, #0
 8007722:	6078      	str	r0, [r7, #4]
  if ((RTC->MISR & RTC_MISR_SSRUMF) != 0u)
 8007724:	4b09      	ldr	r3, [pc, #36]	; (800774c <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8007726:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8007728:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800772c:	2b00      	cmp	r3, #0
 800772e:	d005      	beq.n	800773c <HAL_RTCEx_SSRUIRQHandler+0x20>
  {
    /* Immediately clear flags */
    RTC->SCR = RTC_SCR_CSSRUF;
 8007730:	4b06      	ldr	r3, [pc, #24]	; (800774c <HAL_RTCEx_SSRUIRQHandler+0x30>)
 8007732:	2240      	movs	r2, #64	; 0x40
 8007734:	65da      	str	r2, [r3, #92]	; 0x5c
    /* SSRU callback */
#if (USE_HAL_RTC_REGISTER_CALLBACKS == 1)
    /* Call SSRUEvent registered Callback */
    hrtc->SSRUEventCallback(hrtc);
#else
    HAL_RTCEx_SSRUEventCallback(hrtc);
 8007736:	6878      	ldr	r0, [r7, #4]
 8007738:	f7fa ffe2 	bl	8002700 <HAL_RTCEx_SSRUEventCallback>
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */
  }

  /* Change RTC state */
  hrtc->State = HAL_RTC_STATE_READY;
 800773c:	687b      	ldr	r3, [r7, #4]
 800773e:	2201      	movs	r2, #1
 8007740:	f883 202d 	strb.w	r2, [r3, #45]	; 0x2d
}
 8007744:	bf00      	nop
 8007746:	3708      	adds	r7, #8
 8007748:	46bd      	mov	sp, r7
 800774a:	bd80      	pop	{r7, pc}
 800774c:	40002800 	.word	0x40002800

08007750 <HAL_RTCEx_AlarmBEventCallback>:
  * @brief  Alarm B callback.
  * @param  hrtc RTC handle
  * @retval None
  */
__weak void HAL_RTCEx_AlarmBEventCallback(RTC_HandleTypeDef *hrtc)
{
 8007750:	b480      	push	{r7}
 8007752:	b083      	sub	sp, #12
 8007754:	af00      	add	r7, sp, #0
 8007756:	6078      	str	r0, [r7, #4]
  UNUSED(hrtc);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_RTCEx_AlarmBEventCallback could be implemented in the user file
   */
}
 8007758:	bf00      	nop
 800775a:	370c      	adds	r7, #12
 800775c:	46bd      	mov	sp, r7
 800775e:	bc80      	pop	{r7}
 8007760:	4770      	bx	lr
	...

08007764 <HAL_RTCEx_BKUPWrite>:
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @param  Data Data to be written in the specified Backup data register.
  * @retval None
  */
void HAL_RTCEx_BKUPWrite(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister, uint32_t Data)
{
 8007764:	b480      	push	{r7}
 8007766:	b087      	sub	sp, #28
 8007768:	af00      	add	r7, sp, #0
 800776a:	60f8      	str	r0, [r7, #12]
 800776c:	60b9      	str	r1, [r7, #8]
 800776e:	607a      	str	r2, [r7, #4]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 8007770:	4b07      	ldr	r3, [pc, #28]	; (8007790 <HAL_RTCEx_BKUPWrite+0x2c>)
 8007772:	617b      	str	r3, [r7, #20]
  tmp += (BackupRegister * 4U);
 8007774:	68bb      	ldr	r3, [r7, #8]
 8007776:	009b      	lsls	r3, r3, #2
 8007778:	697a      	ldr	r2, [r7, #20]
 800777a:	4413      	add	r3, r2
 800777c:	617b      	str	r3, [r7, #20]

  /* Write the specified register */
  *(__IO uint32_t *)tmp = (uint32_t)Data;
 800777e:	697b      	ldr	r3, [r7, #20]
 8007780:	687a      	ldr	r2, [r7, #4]
 8007782:	601a      	str	r2, [r3, #0]
}
 8007784:	bf00      	nop
 8007786:	371c      	adds	r7, #28
 8007788:	46bd      	mov	sp, r7
 800778a:	bc80      	pop	{r7}
 800778c:	4770      	bx	lr
 800778e:	bf00      	nop
 8007790:	4000b100 	.word	0x4000b100

08007794 <HAL_RTCEx_BKUPRead>:
  * @param  BackupRegister RTC Backup data Register number.
  *          This parameter can be RTC_BKP_DRx where x can be from 0 to RTC_BACKUP_NB
  * @retval Read value
  */
uint32_t HAL_RTCEx_BKUPRead(RTC_HandleTypeDef *hrtc, uint32_t BackupRegister)
{
 8007794:	b480      	push	{r7}
 8007796:	b085      	sub	sp, #20
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
 800779c:	6039      	str	r1, [r7, #0]

  UNUSED(hrtc);
  /* Check the parameters */
  assert_param(IS_RTC_BKP(BackupRegister));

  tmp = (uint32_t) & (TAMP->BKP0R);
 800779e:	4b07      	ldr	r3, [pc, #28]	; (80077bc <HAL_RTCEx_BKUPRead+0x28>)
 80077a0:	60fb      	str	r3, [r7, #12]
  tmp += (BackupRegister * 4U);
 80077a2:	683b      	ldr	r3, [r7, #0]
 80077a4:	009b      	lsls	r3, r3, #2
 80077a6:	68fa      	ldr	r2, [r7, #12]
 80077a8:	4413      	add	r3, r2
 80077aa:	60fb      	str	r3, [r7, #12]

  /* Read the specified register */
  return (*(__IO uint32_t *)tmp);
 80077ac:	68fb      	ldr	r3, [r7, #12]
 80077ae:	681b      	ldr	r3, [r3, #0]
}
 80077b0:	4618      	mov	r0, r3
 80077b2:	3714      	adds	r7, #20
 80077b4:	46bd      	mov	sp, r7
 80077b6:	bc80      	pop	{r7}
 80077b8:	4770      	bx	lr
 80077ba:	bf00      	nop
 80077bc:	4000b100 	.word	0x4000b100

080077c0 <LL_PWR_SetRadioBusyTrigger>:
{
 80077c0:	b480      	push	{r7}
 80077c2:	b083      	sub	sp, #12
 80077c4:	af00      	add	r7, sp, #0
 80077c6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR3, PWR_CR3_EWRFBUSY, RadioBusyTrigger);
 80077c8:	4b06      	ldr	r3, [pc, #24]	; (80077e4 <LL_PWR_SetRadioBusyTrigger+0x24>)
 80077ca:	689b      	ldr	r3, [r3, #8]
 80077cc:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80077d0:	4904      	ldr	r1, [pc, #16]	; (80077e4 <LL_PWR_SetRadioBusyTrigger+0x24>)
 80077d2:	687b      	ldr	r3, [r7, #4]
 80077d4:	4313      	orrs	r3, r2
 80077d6:	608b      	str	r3, [r1, #8]
}
 80077d8:	bf00      	nop
 80077da:	370c      	adds	r7, #12
 80077dc:	46bd      	mov	sp, r7
 80077de:	bc80      	pop	{r7}
 80077e0:	4770      	bx	lr
 80077e2:	bf00      	nop
 80077e4:	58000400 	.word	0x58000400

080077e8 <LL_PWR_UnselectSUBGHZSPI_NSS>:
{
 80077e8:	b480      	push	{r7}
 80077ea:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 80077ec:	4b05      	ldr	r3, [pc, #20]	; (8007804 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 80077ee:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80077f2:	4a04      	ldr	r2, [pc, #16]	; (8007804 <LL_PWR_UnselectSUBGHZSPI_NSS+0x1c>)
 80077f4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80077f8:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 80077fc:	bf00      	nop
 80077fe:	46bd      	mov	sp, r7
 8007800:	bc80      	pop	{r7}
 8007802:	4770      	bx	lr
 8007804:	58000400 	.word	0x58000400

08007808 <LL_PWR_SelectSUBGHZSPI_NSS>:
{
 8007808:	b480      	push	{r7}
 800780a:	af00      	add	r7, sp, #0
  CLEAR_BIT(PWR->SUBGHZSPICR, PWR_SUBGHZSPICR_NSS);
 800780c:	4b05      	ldr	r3, [pc, #20]	; (8007824 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 800780e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8007812:	4a04      	ldr	r2, [pc, #16]	; (8007824 <LL_PWR_SelectSUBGHZSPI_NSS+0x1c>)
 8007814:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 8007818:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
}
 800781c:	bf00      	nop
 800781e:	46bd      	mov	sp, r7
 8007820:	bc80      	pop	{r7}
 8007822:	4770      	bx	lr
 8007824:	58000400 	.word	0x58000400

08007828 <LL_PWR_ClearFlag_RFBUSY>:
{
 8007828:	b480      	push	{r7}
 800782a:	af00      	add	r7, sp, #0
  WRITE_REG(PWR->SCR, PWR_SCR_CWRFBUSYF);
 800782c:	4b03      	ldr	r3, [pc, #12]	; (800783c <LL_PWR_ClearFlag_RFBUSY+0x14>)
 800782e:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8007832:	619a      	str	r2, [r3, #24]
}
 8007834:	bf00      	nop
 8007836:	46bd      	mov	sp, r7
 8007838:	bc80      	pop	{r7}
 800783a:	4770      	bx	lr
 800783c:	58000400 	.word	0x58000400

08007840 <LL_PWR_IsActiveFlag_RFBUSYS>:
{
 8007840:	b480      	push	{r7}
 8007842:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYS) == (PWR_SR2_RFBUSYS)) ? 1UL : 0UL);
 8007844:	4b06      	ldr	r3, [pc, #24]	; (8007860 <LL_PWR_IsActiveFlag_RFBUSYS+0x20>)
 8007846:	695b      	ldr	r3, [r3, #20]
 8007848:	f003 0302 	and.w	r3, r3, #2
 800784c:	2b02      	cmp	r3, #2
 800784e:	d101      	bne.n	8007854 <LL_PWR_IsActiveFlag_RFBUSYS+0x14>
 8007850:	2301      	movs	r3, #1
 8007852:	e000      	b.n	8007856 <LL_PWR_IsActiveFlag_RFBUSYS+0x16>
 8007854:	2300      	movs	r3, #0
}
 8007856:	4618      	mov	r0, r3
 8007858:	46bd      	mov	sp, r7
 800785a:	bc80      	pop	{r7}
 800785c:	4770      	bx	lr
 800785e:	bf00      	nop
 8007860:	58000400 	.word	0x58000400

08007864 <LL_PWR_IsActiveFlag_RFBUSYMS>:
{
 8007864:	b480      	push	{r7}
 8007866:	af00      	add	r7, sp, #0
  return ((READ_BIT(PWR->SR2, PWR_SR2_RFBUSYMS) == (PWR_SR2_RFBUSYMS)) ? 1UL : 0UL);
 8007868:	4b06      	ldr	r3, [pc, #24]	; (8007884 <LL_PWR_IsActiveFlag_RFBUSYMS+0x20>)
 800786a:	695b      	ldr	r3, [r3, #20]
 800786c:	f003 0304 	and.w	r3, r3, #4
 8007870:	2b04      	cmp	r3, #4
 8007872:	d101      	bne.n	8007878 <LL_PWR_IsActiveFlag_RFBUSYMS+0x14>
 8007874:	2301      	movs	r3, #1
 8007876:	e000      	b.n	800787a <LL_PWR_IsActiveFlag_RFBUSYMS+0x16>
 8007878:	2300      	movs	r3, #0
}
 800787a:	4618      	mov	r0, r3
 800787c:	46bd      	mov	sp, r7
 800787e:	bc80      	pop	{r7}
 8007880:	4770      	bx	lr
 8007882:	bf00      	nop
 8007884:	58000400 	.word	0x58000400

08007888 <LL_RCC_RF_DisableReset>:
{
 8007888:	b480      	push	{r7}
 800788a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_RFRST);
 800788c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8007890:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8007894:	f04f 42b0 	mov.w	r2, #1476395008	; 0x58000000
 8007898:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
 800789c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94
}
 80078a0:	bf00      	nop
 80078a2:	46bd      	mov	sp, r7
 80078a4:	bc80      	pop	{r7}
 80078a6:	4770      	bx	lr

080078a8 <LL_RCC_IsRFUnderReset>:
{
 80078a8:	b480      	push	{r7}
 80078aa:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_RFRSTF) == (RCC_CSR_RFRSTF)) ? 1UL : 0UL);
 80078ac:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 80078b0:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 80078b4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80078b8:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80078bc:	d101      	bne.n	80078c2 <LL_RCC_IsRFUnderReset+0x1a>
 80078be:	2301      	movs	r3, #1
 80078c0:	e000      	b.n	80078c4 <LL_RCC_IsRFUnderReset+0x1c>
 80078c2:	2300      	movs	r3, #0
}
 80078c4:	4618      	mov	r0, r3
 80078c6:	46bd      	mov	sp, r7
 80078c8:	bc80      	pop	{r7}
 80078ca:	4770      	bx	lr

080078cc <LL_EXTI_EnableIT_32_63>:
  *         @arg @ref LL_EXTI_LINE_ALL_32_63
  *         (*) value not defined in all devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_32_63(uint32_t ExtiLine)
{
 80078cc:	b480      	push	{r7}
 80078ce:	b083      	sub	sp, #12
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR2, ExtiLine);
 80078d4:	4b06      	ldr	r3, [pc, #24]	; (80078f0 <LL_EXTI_EnableIT_32_63+0x24>)
 80078d6:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 80078da:	4905      	ldr	r1, [pc, #20]	; (80078f0 <LL_EXTI_EnableIT_32_63+0x24>)
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	4313      	orrs	r3, r2
 80078e0:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
}
 80078e4:	bf00      	nop
 80078e6:	370c      	adds	r7, #12
 80078e8:	46bd      	mov	sp, r7
 80078ea:	bc80      	pop	{r7}
 80078ec:	4770      	bx	lr
 80078ee:	bf00      	nop
 80078f0:	58000800 	.word	0x58000800

080078f4 <HAL_SUBGHZ_Init>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SUBGHZ_Init(SUBGHZ_HandleTypeDef *hsubghz)
{
 80078f4:	b580      	push	{r7, lr}
 80078f6:	b084      	sub	sp, #16
 80078f8:	af00      	add	r7, sp, #0
 80078fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;

  /* Check the hsubghz handle allocation */
  if (hsubghz == NULL)
 80078fc:	687b      	ldr	r3, [r7, #4]
 80078fe:	2b00      	cmp	r3, #0
 8007900:	d103      	bne.n	800790a <HAL_SUBGHZ_Init+0x16>
  {
    status = HAL_ERROR;
 8007902:	2301      	movs	r3, #1
 8007904:	73fb      	strb	r3, [r7, #15]
    return status;
 8007906:	7bfb      	ldrb	r3, [r7, #15]
 8007908:	e04b      	b.n	80079a2 <HAL_SUBGHZ_Init+0xae>
  }
  else
  {
    status = HAL_OK;
 800790a:	2300      	movs	r3, #0
 800790c:	73fb      	strb	r3, [r7, #15]
  }

  assert_param(IS_SUBGHZSPI_BAUDRATE_PRESCALER(hsubghz->Init.BaudratePrescaler));

  if (hsubghz->State == HAL_SUBGHZ_STATE_RESET)
 800790e:	687b      	ldr	r3, [r7, #4]
 8007910:	799b      	ldrb	r3, [r3, #6]
 8007912:	b2db      	uxtb	r3, r3
 8007914:	2b00      	cmp	r3, #0
 8007916:	d105      	bne.n	8007924 <HAL_SUBGHZ_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsubghz->Lock = HAL_UNLOCKED;
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	2200      	movs	r2, #0
 800791c:	715a      	strb	r2, [r3, #5]

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hsubghz->MspInitCallback(hsubghz);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SUBGHZ_MspInit(hsubghz);
 800791e:	6878      	ldr	r0, [r7, #4]
 8007920:	f7fa fa00 	bl	8001d24 <HAL_SUBGHZ_MspInit>
#endif /* USE_HAL_ SUBGHZ_REGISTER_CALLBACKS */
  }

  hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 8007924:	687b      	ldr	r3, [r7, #4]
 8007926:	2202      	movs	r2, #2
 8007928:	719a      	strb	r2, [r3, #6]

  /* De-asserts the reset signal of the Radio peripheral */
  LL_RCC_RF_DisableReset();
 800792a:	f7ff ffad 	bl	8007888 <LL_RCC_RF_DisableReset>

  /* Verify that Radio in reset status flag is set */
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 800792e:	4b1f      	ldr	r3, [pc, #124]	; (80079ac <HAL_SUBGHZ_Init+0xb8>)
 8007930:	681a      	ldr	r2, [r3, #0]
 8007932:	4613      	mov	r3, r2
 8007934:	00db      	lsls	r3, r3, #3
 8007936:	1a9b      	subs	r3, r3, r2
 8007938:	009b      	lsls	r3, r3, #2
 800793a:	0cdb      	lsrs	r3, r3, #19
 800793c:	2264      	movs	r2, #100	; 0x64
 800793e:	fb02 f303 	mul.w	r3, r2, r3
 8007942:	60bb      	str	r3, [r7, #8]

  do
  {
    if (count == 0U)
 8007944:	68bb      	ldr	r3, [r7, #8]
 8007946:	2b00      	cmp	r3, #0
 8007948:	d105      	bne.n	8007956 <HAL_SUBGHZ_Init+0x62>
    {
      status  = HAL_ERROR;
 800794a:	2301      	movs	r3, #1
 800794c:	73fb      	strb	r3, [r7, #15]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 800794e:	687b      	ldr	r3, [r7, #4]
 8007950:	2201      	movs	r2, #1
 8007952:	609a      	str	r2, [r3, #8]
      break;
 8007954:	e007      	b.n	8007966 <HAL_SUBGHZ_Init+0x72>
    }
    count--;
 8007956:	68bb      	ldr	r3, [r7, #8]
 8007958:	3b01      	subs	r3, #1
 800795a:	60bb      	str	r3, [r7, #8]
  } while (LL_RCC_IsRFUnderReset() != 0UL);
 800795c:	f7ff ffa4 	bl	80078a8 <LL_RCC_IsRFUnderReset>
 8007960:	4603      	mov	r3, r0
 8007962:	2b00      	cmp	r3, #0
 8007964:	d1ee      	bne.n	8007944 <HAL_SUBGHZ_Init+0x50>

  /* Asserts the reset signal of the Radio peripheral */
  LL_PWR_UnselectSUBGHZSPI_NSS();
 8007966:	f7ff ff3f 	bl	80077e8 <LL_PWR_UnselectSUBGHZSPI_NSS>

  /* Enable wakeup signal of the Radio peripheral */
  LL_C2_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
#else
  /* Enable EXTI 44 : Radio IRQ ITs for CPU1 */
  LL_EXTI_EnableIT_32_63(LL_EXTI_LINE_44);
 800796a:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800796e:	f7ff ffad 	bl	80078cc <LL_EXTI_EnableIT_32_63>

  /* Enable wakeup signal of the Radio peripheral */
  LL_PWR_SetRadioBusyTrigger(LL_PWR_RADIO_BUSY_TRIGGER_WU_IT);
 8007972:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8007976:	f7ff ff23 	bl	80077c0 <LL_PWR_SetRadioBusyTrigger>
#endif /* CM0PLUS */

  /* Clear Pending Flag */
  LL_PWR_ClearFlag_RFBUSY();
 800797a:	f7ff ff55 	bl	8007828 <LL_PWR_ClearFlag_RFBUSY>

  if (status == HAL_OK)
 800797e:	7bfb      	ldrb	r3, [r7, #15]
 8007980:	2b00      	cmp	r3, #0
 8007982:	d10a      	bne.n	800799a <HAL_SUBGHZ_Init+0xa6>
  {
    /* Initialize SUBGHZSPI Peripheral */
    SUBGHZSPI_Init(hsubghz->Init.BaudratePrescaler);
 8007984:	687b      	ldr	r3, [r7, #4]
 8007986:	681b      	ldr	r3, [r3, #0]
 8007988:	4618      	mov	r0, r3
 800798a:	f000 faad 	bl	8007ee8 <SUBGHZSPI_Init>

    hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 800798e:	687b      	ldr	r3, [r7, #4]
 8007990:	2201      	movs	r2, #1
 8007992:	711a      	strb	r2, [r3, #4]
    hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_NONE;
 8007994:	687b      	ldr	r3, [r7, #4]
 8007996:	2200      	movs	r2, #0
 8007998:	609a      	str	r2, [r3, #8]
  }
  hsubghz->State     = HAL_SUBGHZ_STATE_READY;
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	2201      	movs	r2, #1
 800799e:	719a      	strb	r2, [r3, #6]

  return status;
 80079a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80079a2:	4618      	mov	r0, r3
 80079a4:	3710      	adds	r7, #16
 80079a6:	46bd      	mov	sp, r7
 80079a8:	bd80      	pop	{r7, pc}
 80079aa:	bf00      	nop
 80079ac:	20000054 	.word	0x20000054

080079b0 <HAL_SUBGHZ_WriteRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                            uint16_t Address,
                                            uint8_t *pBuffer,
                                            uint16_t Size)
{
 80079b0:	b580      	push	{r7, lr}
 80079b2:	b086      	sub	sp, #24
 80079b4:	af00      	add	r7, sp, #0
 80079b6:	60f8      	str	r0, [r7, #12]
 80079b8:	607a      	str	r2, [r7, #4]
 80079ba:	461a      	mov	r2, r3
 80079bc:	460b      	mov	r3, r1
 80079be:	817b      	strh	r3, [r7, #10]
 80079c0:	4613      	mov	r3, r2
 80079c2:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	799b      	ldrb	r3, [r3, #6]
 80079c8:	b2db      	uxtb	r3, r3
 80079ca:	2b01      	cmp	r3, #1
 80079cc:	d14a      	bne.n	8007a64 <HAL_SUBGHZ_WriteRegisters+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	795b      	ldrb	r3, [r3, #5]
 80079d2:	2b01      	cmp	r3, #1
 80079d4:	d101      	bne.n	80079da <HAL_SUBGHZ_WriteRegisters+0x2a>
 80079d6:	2302      	movs	r3, #2
 80079d8:	e045      	b.n	8007a66 <HAL_SUBGHZ_WriteRegisters+0xb6>
 80079da:	68fb      	ldr	r3, [r7, #12]
 80079dc:	2201      	movs	r2, #1
 80079de:	715a      	strb	r2, [r3, #5]

    hsubghz->State = HAL_SUBGHZ_STATE_BUSY;
 80079e0:	68fb      	ldr	r3, [r7, #12]
 80079e2:	2202      	movs	r2, #2
 80079e4:	719a      	strb	r2, [r3, #6]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 80079e6:	68f8      	ldr	r0, [r7, #12]
 80079e8:	f000 fb4c 	bl	8008084 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 80079ec:	f7ff ff0c 	bl	8007808 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_REGISTER);
 80079f0:	210d      	movs	r1, #13
 80079f2:	68f8      	ldr	r0, [r7, #12]
 80079f4:	f000 fa98 	bl	8007f28 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 80079f8:	897b      	ldrh	r3, [r7, #10]
 80079fa:	0a1b      	lsrs	r3, r3, #8
 80079fc:	b29b      	uxth	r3, r3
 80079fe:	b2db      	uxtb	r3, r3
 8007a00:	4619      	mov	r1, r3
 8007a02:	68f8      	ldr	r0, [r7, #12]
 8007a04:	f000 fa90 	bl	8007f28 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007a08:	897b      	ldrh	r3, [r7, #10]
 8007a0a:	b2db      	uxtb	r3, r3
 8007a0c:	4619      	mov	r1, r3
 8007a0e:	68f8      	ldr	r0, [r7, #12]
 8007a10:	f000 fa8a 	bl	8007f28 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007a14:	2300      	movs	r3, #0
 8007a16:	82bb      	strh	r3, [r7, #20]
 8007a18:	e00a      	b.n	8007a30 <HAL_SUBGHZ_WriteRegisters+0x80>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007a1a:	8abb      	ldrh	r3, [r7, #20]
 8007a1c:	687a      	ldr	r2, [r7, #4]
 8007a1e:	4413      	add	r3, r2
 8007a20:	781b      	ldrb	r3, [r3, #0]
 8007a22:	4619      	mov	r1, r3
 8007a24:	68f8      	ldr	r0, [r7, #12]
 8007a26:	f000 fa7f 	bl	8007f28 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007a2a:	8abb      	ldrh	r3, [r7, #20]
 8007a2c:	3301      	adds	r3, #1
 8007a2e:	82bb      	strh	r3, [r7, #20]
 8007a30:	8aba      	ldrh	r2, [r7, #20]
 8007a32:	893b      	ldrh	r3, [r7, #8]
 8007a34:	429a      	cmp	r2, r3
 8007a36:	d3f0      	bcc.n	8007a1a <HAL_SUBGHZ_WriteRegisters+0x6a>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007a38:	f7ff fed6 	bl	80077e8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007a3c:	68f8      	ldr	r0, [r7, #12]
 8007a3e:	f000 fb39 	bl	80080b4 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007a42:	68fb      	ldr	r3, [r7, #12]
 8007a44:	689b      	ldr	r3, [r3, #8]
 8007a46:	2b00      	cmp	r3, #0
 8007a48:	d002      	beq.n	8007a50 <HAL_SUBGHZ_WriteRegisters+0xa0>
    {
      status = HAL_ERROR;
 8007a4a:	2301      	movs	r3, #1
 8007a4c:	75fb      	strb	r3, [r7, #23]
 8007a4e:	e001      	b.n	8007a54 <HAL_SUBGHZ_WriteRegisters+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007a50:	2300      	movs	r3, #0
 8007a52:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007a54:	68fb      	ldr	r3, [r7, #12]
 8007a56:	2201      	movs	r2, #1
 8007a58:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007a5a:	68fb      	ldr	r3, [r7, #12]
 8007a5c:	2200      	movs	r2, #0
 8007a5e:	715a      	strb	r2, [r3, #5]

    return status;
 8007a60:	7dfb      	ldrb	r3, [r7, #23]
 8007a62:	e000      	b.n	8007a66 <HAL_SUBGHZ_WriteRegisters+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007a64:	2302      	movs	r3, #2
  }
}
 8007a66:	4618      	mov	r0, r3
 8007a68:	3718      	adds	r7, #24
 8007a6a:	46bd      	mov	sp, r7
 8007a6c:	bd80      	pop	{r7, pc}

08007a6e <HAL_SUBGHZ_ReadRegisters>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadRegisters(SUBGHZ_HandleTypeDef *hsubghz,
                                           uint16_t Address,
                                           uint8_t *pBuffer,
                                           uint16_t Size)
{
 8007a6e:	b580      	push	{r7, lr}
 8007a70:	b088      	sub	sp, #32
 8007a72:	af00      	add	r7, sp, #0
 8007a74:	60f8      	str	r0, [r7, #12]
 8007a76:	607a      	str	r2, [r7, #4]
 8007a78:	461a      	mov	r2, r3
 8007a7a:	460b      	mov	r3, r1
 8007a7c:	817b      	strh	r3, [r7, #10]
 8007a7e:	4613      	mov	r3, r2
 8007a80:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007a86:	68fb      	ldr	r3, [r7, #12]
 8007a88:	799b      	ldrb	r3, [r3, #6]
 8007a8a:	b2db      	uxtb	r3, r3
 8007a8c:	2b01      	cmp	r3, #1
 8007a8e:	d14a      	bne.n	8007b26 <HAL_SUBGHZ_ReadRegisters+0xb8>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007a90:	68fb      	ldr	r3, [r7, #12]
 8007a92:	795b      	ldrb	r3, [r3, #5]
 8007a94:	2b01      	cmp	r3, #1
 8007a96:	d101      	bne.n	8007a9c <HAL_SUBGHZ_ReadRegisters+0x2e>
 8007a98:	2302      	movs	r3, #2
 8007a9a:	e045      	b.n	8007b28 <HAL_SUBGHZ_ReadRegisters+0xba>
 8007a9c:	68fb      	ldr	r3, [r7, #12]
 8007a9e:	2201      	movs	r2, #1
 8007aa0:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007aa2:	68f8      	ldr	r0, [r7, #12]
 8007aa4:	f000 faee 	bl	8008084 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007aa8:	f7ff feae 	bl	8007808 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_REGISTER);
 8007aac:	211d      	movs	r1, #29
 8007aae:	68f8      	ldr	r0, [r7, #12]
 8007ab0:	f000 fa3a 	bl	8007f28 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)((Address & 0xFF00U) >> 8U));
 8007ab4:	897b      	ldrh	r3, [r7, #10]
 8007ab6:	0a1b      	lsrs	r3, r3, #8
 8007ab8:	b29b      	uxth	r3, r3
 8007aba:	b2db      	uxtb	r3, r3
 8007abc:	4619      	mov	r1, r3
 8007abe:	68f8      	ldr	r0, [r7, #12]
 8007ac0:	f000 fa32 	bl	8007f28 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)(Address & 0x00FFU));
 8007ac4:	897b      	ldrh	r3, [r7, #10]
 8007ac6:	b2db      	uxtb	r3, r3
 8007ac8:	4619      	mov	r1, r3
 8007aca:	68f8      	ldr	r0, [r7, #12]
 8007acc:	f000 fa2c 	bl	8007f28 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0U);
 8007ad0:	2100      	movs	r1, #0
 8007ad2:	68f8      	ldr	r0, [r7, #12]
 8007ad4:	f000 fa28 	bl	8007f28 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007ad8:	2300      	movs	r3, #0
 8007ada:	82fb      	strh	r3, [r7, #22]
 8007adc:	e009      	b.n	8007af2 <HAL_SUBGHZ_ReadRegisters+0x84>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007ade:	69b9      	ldr	r1, [r7, #24]
 8007ae0:	68f8      	ldr	r0, [r7, #12]
 8007ae2:	f000 fa77 	bl	8007fd4 <SUBGHZSPI_Receive>
      pData++;
 8007ae6:	69bb      	ldr	r3, [r7, #24]
 8007ae8:	3301      	adds	r3, #1
 8007aea:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007aec:	8afb      	ldrh	r3, [r7, #22]
 8007aee:	3301      	adds	r3, #1
 8007af0:	82fb      	strh	r3, [r7, #22]
 8007af2:	8afa      	ldrh	r2, [r7, #22]
 8007af4:	893b      	ldrh	r3, [r7, #8]
 8007af6:	429a      	cmp	r2, r3
 8007af8:	d3f1      	bcc.n	8007ade <HAL_SUBGHZ_ReadRegisters+0x70>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007afa:	f7ff fe75 	bl	80077e8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007afe:	68f8      	ldr	r0, [r7, #12]
 8007b00:	f000 fad8 	bl	80080b4 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007b04:	68fb      	ldr	r3, [r7, #12]
 8007b06:	689b      	ldr	r3, [r3, #8]
 8007b08:	2b00      	cmp	r3, #0
 8007b0a:	d002      	beq.n	8007b12 <HAL_SUBGHZ_ReadRegisters+0xa4>
    {
      status = HAL_ERROR;
 8007b0c:	2301      	movs	r3, #1
 8007b0e:	77fb      	strb	r3, [r7, #31]
 8007b10:	e001      	b.n	8007b16 <HAL_SUBGHZ_ReadRegisters+0xa8>
    }
    else
    {
      status = HAL_OK;
 8007b12:	2300      	movs	r3, #0
 8007b14:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007b16:	68fb      	ldr	r3, [r7, #12]
 8007b18:	2201      	movs	r2, #1
 8007b1a:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	2200      	movs	r2, #0
 8007b20:	715a      	strb	r2, [r3, #5]

    return status;
 8007b22:	7ffb      	ldrb	r3, [r7, #31]
 8007b24:	e000      	b.n	8007b28 <HAL_SUBGHZ_ReadRegisters+0xba>
  }
  else
  {
    return HAL_BUSY;
 8007b26:	2302      	movs	r3, #2
  }
}
 8007b28:	4618      	mov	r0, r3
 8007b2a:	3720      	adds	r7, #32
 8007b2c:	46bd      	mov	sp, r7
 8007b2e:	bd80      	pop	{r7, pc}

08007b30 <HAL_SUBGHZ_ExecSetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecSetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioSetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007b30:	b580      	push	{r7, lr}
 8007b32:	b086      	sub	sp, #24
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	60f8      	str	r0, [r7, #12]
 8007b38:	607a      	str	r2, [r7, #4]
 8007b3a:	461a      	mov	r2, r3
 8007b3c:	460b      	mov	r3, r1
 8007b3e:	72fb      	strb	r3, [r7, #11]
 8007b40:	4613      	mov	r3, r2
 8007b42:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  /* LORA Modulation not available on STM32WLx4xx devices */
  assert_param(IS_SUBGHZ_MODULATION_SUPPORTED(Command, pBuffer[0]));

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007b44:	68fb      	ldr	r3, [r7, #12]
 8007b46:	799b      	ldrb	r3, [r3, #6]
 8007b48:	b2db      	uxtb	r3, r3
 8007b4a:	2b01      	cmp	r3, #1
 8007b4c:	d14a      	bne.n	8007be4 <HAL_SUBGHZ_ExecSetCmd+0xb4>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007b4e:	68fb      	ldr	r3, [r7, #12]
 8007b50:	795b      	ldrb	r3, [r3, #5]
 8007b52:	2b01      	cmp	r3, #1
 8007b54:	d101      	bne.n	8007b5a <HAL_SUBGHZ_ExecSetCmd+0x2a>
 8007b56:	2302      	movs	r3, #2
 8007b58:	e045      	b.n	8007be6 <HAL_SUBGHZ_ExecSetCmd+0xb6>
 8007b5a:	68fb      	ldr	r3, [r7, #12]
 8007b5c:	2201      	movs	r2, #1
 8007b5e:	715a      	strb	r2, [r3, #5]

    /* Need to wakeup Radio if already in Sleep at startup */
    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007b60:	68f8      	ldr	r0, [r7, #12]
 8007b62:	f000 fa8f 	bl	8008084 <SUBGHZ_CheckDeviceReady>

    if ((Command == RADIO_SET_SLEEP) || (Command == RADIO_SET_RXDUTYCYCLE))
 8007b66:	7afb      	ldrb	r3, [r7, #11]
 8007b68:	2b84      	cmp	r3, #132	; 0x84
 8007b6a:	d002      	beq.n	8007b72 <HAL_SUBGHZ_ExecSetCmd+0x42>
 8007b6c:	7afb      	ldrb	r3, [r7, #11]
 8007b6e:	2b94      	cmp	r3, #148	; 0x94
 8007b70:	d103      	bne.n	8007b7a <HAL_SUBGHZ_ExecSetCmd+0x4a>
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_ENABLE;
 8007b72:	68fb      	ldr	r3, [r7, #12]
 8007b74:	2201      	movs	r2, #1
 8007b76:	711a      	strb	r2, [r3, #4]
 8007b78:	e002      	b.n	8007b80 <HAL_SUBGHZ_ExecSetCmd+0x50>
    }
    else
    {
      hsubghz->DeepSleep = SUBGHZ_DEEP_SLEEP_DISABLE;
 8007b7a:	68fb      	ldr	r3, [r7, #12]
 8007b7c:	2200      	movs	r2, #0
 8007b7e:	711a      	strb	r2, [r3, #4]
    }

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007b80:	f7ff fe42 	bl	8007808 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007b84:	7afb      	ldrb	r3, [r7, #11]
 8007b86:	4619      	mov	r1, r3
 8007b88:	68f8      	ldr	r0, [r7, #12]
 8007b8a:	f000 f9cd 	bl	8007f28 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007b8e:	2300      	movs	r3, #0
 8007b90:	82bb      	strh	r3, [r7, #20]
 8007b92:	e00a      	b.n	8007baa <HAL_SUBGHZ_ExecSetCmd+0x7a>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007b94:	8abb      	ldrh	r3, [r7, #20]
 8007b96:	687a      	ldr	r2, [r7, #4]
 8007b98:	4413      	add	r3, r2
 8007b9a:	781b      	ldrb	r3, [r3, #0]
 8007b9c:	4619      	mov	r1, r3
 8007b9e:	68f8      	ldr	r0, [r7, #12]
 8007ba0:	f000 f9c2 	bl	8007f28 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007ba4:	8abb      	ldrh	r3, [r7, #20]
 8007ba6:	3301      	adds	r3, #1
 8007ba8:	82bb      	strh	r3, [r7, #20]
 8007baa:	8aba      	ldrh	r2, [r7, #20]
 8007bac:	893b      	ldrh	r3, [r7, #8]
 8007bae:	429a      	cmp	r2, r3
 8007bb0:	d3f0      	bcc.n	8007b94 <HAL_SUBGHZ_ExecSetCmd+0x64>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007bb2:	f7ff fe19 	bl	80077e8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    if (Command != RADIO_SET_SLEEP)
 8007bb6:	7afb      	ldrb	r3, [r7, #11]
 8007bb8:	2b84      	cmp	r3, #132	; 0x84
 8007bba:	d002      	beq.n	8007bc2 <HAL_SUBGHZ_ExecSetCmd+0x92>
    {
      (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007bbc:	68f8      	ldr	r0, [r7, #12]
 8007bbe:	f000 fa79 	bl	80080b4 <SUBGHZ_WaitOnBusy>
    }

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	689b      	ldr	r3, [r3, #8]
 8007bc6:	2b00      	cmp	r3, #0
 8007bc8:	d002      	beq.n	8007bd0 <HAL_SUBGHZ_ExecSetCmd+0xa0>
    {
      status = HAL_ERROR;
 8007bca:	2301      	movs	r3, #1
 8007bcc:	75fb      	strb	r3, [r7, #23]
 8007bce:	e001      	b.n	8007bd4 <HAL_SUBGHZ_ExecSetCmd+0xa4>
    }
    else
    {
      status = HAL_OK;
 8007bd0:	2300      	movs	r3, #0
 8007bd2:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	2201      	movs	r2, #1
 8007bd8:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007bda:	68fb      	ldr	r3, [r7, #12]
 8007bdc:	2200      	movs	r2, #0
 8007bde:	715a      	strb	r2, [r3, #5]

    return status;
 8007be0:	7dfb      	ldrb	r3, [r7, #23]
 8007be2:	e000      	b.n	8007be6 <HAL_SUBGHZ_ExecSetCmd+0xb6>
  }
  else
  {
    return HAL_BUSY;
 8007be4:	2302      	movs	r3, #2
  }
}
 8007be6:	4618      	mov	r0, r3
 8007be8:	3718      	adds	r7, #24
 8007bea:	46bd      	mov	sp, r7
 8007bec:	bd80      	pop	{r7, pc}

08007bee <HAL_SUBGHZ_ExecGetCmd>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ExecGetCmd(SUBGHZ_HandleTypeDef *hsubghz,
                                        SUBGHZ_RadioGetCmd_t Command,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007bee:	b580      	push	{r7, lr}
 8007bf0:	b088      	sub	sp, #32
 8007bf2:	af00      	add	r7, sp, #0
 8007bf4:	60f8      	str	r0, [r7, #12]
 8007bf6:	607a      	str	r2, [r7, #4]
 8007bf8:	461a      	mov	r2, r3
 8007bfa:	460b      	mov	r3, r1
 8007bfc:	72fb      	strb	r3, [r7, #11]
 8007bfe:	4613      	mov	r3, r2
 8007c00:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007c02:	687b      	ldr	r3, [r7, #4]
 8007c04:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007c06:	68fb      	ldr	r3, [r7, #12]
 8007c08:	799b      	ldrb	r3, [r3, #6]
 8007c0a:	b2db      	uxtb	r3, r3
 8007c0c:	2b01      	cmp	r3, #1
 8007c0e:	d13d      	bne.n	8007c8c <HAL_SUBGHZ_ExecGetCmd+0x9e>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	795b      	ldrb	r3, [r3, #5]
 8007c14:	2b01      	cmp	r3, #1
 8007c16:	d101      	bne.n	8007c1c <HAL_SUBGHZ_ExecGetCmd+0x2e>
 8007c18:	2302      	movs	r3, #2
 8007c1a:	e038      	b.n	8007c8e <HAL_SUBGHZ_ExecGetCmd+0xa0>
 8007c1c:	68fb      	ldr	r3, [r7, #12]
 8007c1e:	2201      	movs	r2, #1
 8007c20:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007c22:	68f8      	ldr	r0, [r7, #12]
 8007c24:	f000 fa2e 	bl	8008084 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007c28:	f7ff fdee 	bl	8007808 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, (uint8_t)Command);
 8007c2c:	7afb      	ldrb	r3, [r7, #11]
 8007c2e:	4619      	mov	r1, r3
 8007c30:	68f8      	ldr	r0, [r7, #12]
 8007c32:	f000 f979 	bl	8007f28 <SUBGHZSPI_Transmit>

    /* Use to flush the Status (First byte) receive from SUBGHZ as not use */
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007c36:	2100      	movs	r1, #0
 8007c38:	68f8      	ldr	r0, [r7, #12]
 8007c3a:	f000 f975 	bl	8007f28 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007c3e:	2300      	movs	r3, #0
 8007c40:	82fb      	strh	r3, [r7, #22]
 8007c42:	e009      	b.n	8007c58 <HAL_SUBGHZ_ExecGetCmd+0x6a>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007c44:	69b9      	ldr	r1, [r7, #24]
 8007c46:	68f8      	ldr	r0, [r7, #12]
 8007c48:	f000 f9c4 	bl	8007fd4 <SUBGHZSPI_Receive>
      pData++;
 8007c4c:	69bb      	ldr	r3, [r7, #24]
 8007c4e:	3301      	adds	r3, #1
 8007c50:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007c52:	8afb      	ldrh	r3, [r7, #22]
 8007c54:	3301      	adds	r3, #1
 8007c56:	82fb      	strh	r3, [r7, #22]
 8007c58:	8afa      	ldrh	r2, [r7, #22]
 8007c5a:	893b      	ldrh	r3, [r7, #8]
 8007c5c:	429a      	cmp	r2, r3
 8007c5e:	d3f1      	bcc.n	8007c44 <HAL_SUBGHZ_ExecGetCmd+0x56>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007c60:	f7ff fdc2 	bl	80077e8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007c64:	68f8      	ldr	r0, [r7, #12]
 8007c66:	f000 fa25 	bl	80080b4 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007c6a:	68fb      	ldr	r3, [r7, #12]
 8007c6c:	689b      	ldr	r3, [r3, #8]
 8007c6e:	2b00      	cmp	r3, #0
 8007c70:	d002      	beq.n	8007c78 <HAL_SUBGHZ_ExecGetCmd+0x8a>
    {
      status = HAL_ERROR;
 8007c72:	2301      	movs	r3, #1
 8007c74:	77fb      	strb	r3, [r7, #31]
 8007c76:	e001      	b.n	8007c7c <HAL_SUBGHZ_ExecGetCmd+0x8e>
    }
    else
    {
      status = HAL_OK;
 8007c78:	2300      	movs	r3, #0
 8007c7a:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007c7c:	68fb      	ldr	r3, [r7, #12]
 8007c7e:	2201      	movs	r2, #1
 8007c80:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007c82:	68fb      	ldr	r3, [r7, #12]
 8007c84:	2200      	movs	r2, #0
 8007c86:	715a      	strb	r2, [r3, #5]

    return status;
 8007c88:	7ffb      	ldrb	r3, [r7, #31]
 8007c8a:	e000      	b.n	8007c8e <HAL_SUBGHZ_ExecGetCmd+0xa0>
  }
  else
  {
    return HAL_BUSY;
 8007c8c:	2302      	movs	r3, #2
  }
}
 8007c8e:	4618      	mov	r0, r3
 8007c90:	3720      	adds	r7, #32
 8007c92:	46bd      	mov	sp, r7
 8007c94:	bd80      	pop	{r7, pc}

08007c96 <HAL_SUBGHZ_WriteBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_WriteBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                         uint8_t Offset,
                                         uint8_t *pBuffer,
                                         uint16_t Size)
{
 8007c96:	b580      	push	{r7, lr}
 8007c98:	b086      	sub	sp, #24
 8007c9a:	af00      	add	r7, sp, #0
 8007c9c:	60f8      	str	r0, [r7, #12]
 8007c9e:	607a      	str	r2, [r7, #4]
 8007ca0:	461a      	mov	r2, r3
 8007ca2:	460b      	mov	r3, r1
 8007ca4:	72fb      	strb	r3, [r7, #11]
 8007ca6:	4613      	mov	r3, r2
 8007ca8:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	799b      	ldrb	r3, [r3, #6]
 8007cae:	b2db      	uxtb	r3, r3
 8007cb0:	2b01      	cmp	r3, #1
 8007cb2:	d13e      	bne.n	8007d32 <HAL_SUBGHZ_WriteBuffer+0x9c>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007cb4:	68fb      	ldr	r3, [r7, #12]
 8007cb6:	795b      	ldrb	r3, [r3, #5]
 8007cb8:	2b01      	cmp	r3, #1
 8007cba:	d101      	bne.n	8007cc0 <HAL_SUBGHZ_WriteBuffer+0x2a>
 8007cbc:	2302      	movs	r3, #2
 8007cbe:	e039      	b.n	8007d34 <HAL_SUBGHZ_WriteBuffer+0x9e>
 8007cc0:	68fb      	ldr	r3, [r7, #12]
 8007cc2:	2201      	movs	r2, #1
 8007cc4:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007cc6:	68f8      	ldr	r0, [r7, #12]
 8007cc8:	f000 f9dc 	bl	8008084 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007ccc:	f7ff fd9c 	bl	8007808 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_WRITE_BUFFER);
 8007cd0:	210e      	movs	r1, #14
 8007cd2:	68f8      	ldr	r0, [r7, #12]
 8007cd4:	f000 f928 	bl	8007f28 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007cd8:	7afb      	ldrb	r3, [r7, #11]
 8007cda:	4619      	mov	r1, r3
 8007cdc:	68f8      	ldr	r0, [r7, #12]
 8007cde:	f000 f923 	bl	8007f28 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007ce2:	2300      	movs	r3, #0
 8007ce4:	82bb      	strh	r3, [r7, #20]
 8007ce6:	e00a      	b.n	8007cfe <HAL_SUBGHZ_WriteBuffer+0x68>
    {
      (void)SUBGHZSPI_Transmit(hsubghz, pBuffer[i]);
 8007ce8:	8abb      	ldrh	r3, [r7, #20]
 8007cea:	687a      	ldr	r2, [r7, #4]
 8007cec:	4413      	add	r3, r2
 8007cee:	781b      	ldrb	r3, [r3, #0]
 8007cf0:	4619      	mov	r1, r3
 8007cf2:	68f8      	ldr	r0, [r7, #12]
 8007cf4:	f000 f918 	bl	8007f28 <SUBGHZSPI_Transmit>
    for (uint16_t i = 0U; i < Size; i++)
 8007cf8:	8abb      	ldrh	r3, [r7, #20]
 8007cfa:	3301      	adds	r3, #1
 8007cfc:	82bb      	strh	r3, [r7, #20]
 8007cfe:	8aba      	ldrh	r2, [r7, #20]
 8007d00:	893b      	ldrh	r3, [r7, #8]
 8007d02:	429a      	cmp	r2, r3
 8007d04:	d3f0      	bcc.n	8007ce8 <HAL_SUBGHZ_WriteBuffer+0x52>
    }
    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007d06:	f7ff fd6f 	bl	80077e8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007d0a:	68f8      	ldr	r0, [r7, #12]
 8007d0c:	f000 f9d2 	bl	80080b4 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007d10:	68fb      	ldr	r3, [r7, #12]
 8007d12:	689b      	ldr	r3, [r3, #8]
 8007d14:	2b00      	cmp	r3, #0
 8007d16:	d002      	beq.n	8007d1e <HAL_SUBGHZ_WriteBuffer+0x88>
    {
      status = HAL_ERROR;
 8007d18:	2301      	movs	r3, #1
 8007d1a:	75fb      	strb	r3, [r7, #23]
 8007d1c:	e001      	b.n	8007d22 <HAL_SUBGHZ_WriteBuffer+0x8c>
    }
    else
    {
      status = HAL_OK;
 8007d1e:	2300      	movs	r3, #0
 8007d20:	75fb      	strb	r3, [r7, #23]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007d22:	68fb      	ldr	r3, [r7, #12]
 8007d24:	2201      	movs	r2, #1
 8007d26:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007d28:	68fb      	ldr	r3, [r7, #12]
 8007d2a:	2200      	movs	r2, #0
 8007d2c:	715a      	strb	r2, [r3, #5]

    return status;
 8007d2e:	7dfb      	ldrb	r3, [r7, #23]
 8007d30:	e000      	b.n	8007d34 <HAL_SUBGHZ_WriteBuffer+0x9e>
  }
  else
  {
    return HAL_BUSY;
 8007d32:	2302      	movs	r3, #2
  }
}
 8007d34:	4618      	mov	r0, r3
 8007d36:	3718      	adds	r7, #24
 8007d38:	46bd      	mov	sp, r7
 8007d3a:	bd80      	pop	{r7, pc}

08007d3c <HAL_SUBGHZ_ReadBuffer>:
  */
HAL_StatusTypeDef HAL_SUBGHZ_ReadBuffer(SUBGHZ_HandleTypeDef *hsubghz,
                                        uint8_t Offset,
                                        uint8_t *pBuffer,
                                        uint16_t Size)
{
 8007d3c:	b580      	push	{r7, lr}
 8007d3e:	b088      	sub	sp, #32
 8007d40:	af00      	add	r7, sp, #0
 8007d42:	60f8      	str	r0, [r7, #12]
 8007d44:	607a      	str	r2, [r7, #4]
 8007d46:	461a      	mov	r2, r3
 8007d48:	460b      	mov	r3, r1
 8007d4a:	72fb      	strb	r3, [r7, #11]
 8007d4c:	4613      	mov	r3, r2
 8007d4e:	813b      	strh	r3, [r7, #8]
  HAL_StatusTypeDef status;
  uint8_t *pData = pBuffer;
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	61bb      	str	r3, [r7, #24]

  if (hsubghz->State == HAL_SUBGHZ_STATE_READY)
 8007d54:	68fb      	ldr	r3, [r7, #12]
 8007d56:	799b      	ldrb	r3, [r3, #6]
 8007d58:	b2db      	uxtb	r3, r3
 8007d5a:	2b01      	cmp	r3, #1
 8007d5c:	d141      	bne.n	8007de2 <HAL_SUBGHZ_ReadBuffer+0xa6>
  {
    /* Process Locked */
    __HAL_LOCK(hsubghz);
 8007d5e:	68fb      	ldr	r3, [r7, #12]
 8007d60:	795b      	ldrb	r3, [r3, #5]
 8007d62:	2b01      	cmp	r3, #1
 8007d64:	d101      	bne.n	8007d6a <HAL_SUBGHZ_ReadBuffer+0x2e>
 8007d66:	2302      	movs	r3, #2
 8007d68:	e03c      	b.n	8007de4 <HAL_SUBGHZ_ReadBuffer+0xa8>
 8007d6a:	68fb      	ldr	r3, [r7, #12]
 8007d6c:	2201      	movs	r2, #1
 8007d6e:	715a      	strb	r2, [r3, #5]

    (void)SUBGHZ_CheckDeviceReady(hsubghz);
 8007d70:	68f8      	ldr	r0, [r7, #12]
 8007d72:	f000 f987 	bl	8008084 <SUBGHZ_CheckDeviceReady>

    /* NSS = 0 */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8007d76:	f7ff fd47 	bl	8007808 <LL_PWR_SelectSUBGHZSPI_NSS>

    (void)SUBGHZSPI_Transmit(hsubghz, SUBGHZ_RADIO_READ_BUFFER);
 8007d7a:	211e      	movs	r1, #30
 8007d7c:	68f8      	ldr	r0, [r7, #12]
 8007d7e:	f000 f8d3 	bl	8007f28 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, Offset);
 8007d82:	7afb      	ldrb	r3, [r7, #11]
 8007d84:	4619      	mov	r1, r3
 8007d86:	68f8      	ldr	r0, [r7, #12]
 8007d88:	f000 f8ce 	bl	8007f28 <SUBGHZSPI_Transmit>
    (void)SUBGHZSPI_Transmit(hsubghz, 0x00U);
 8007d8c:	2100      	movs	r1, #0
 8007d8e:	68f8      	ldr	r0, [r7, #12]
 8007d90:	f000 f8ca 	bl	8007f28 <SUBGHZSPI_Transmit>

    for (uint16_t i = 0U; i < Size; i++)
 8007d94:	2300      	movs	r3, #0
 8007d96:	82fb      	strh	r3, [r7, #22]
 8007d98:	e009      	b.n	8007dae <HAL_SUBGHZ_ReadBuffer+0x72>
    {
      (void)SUBGHZSPI_Receive(hsubghz, (pData));
 8007d9a:	69b9      	ldr	r1, [r7, #24]
 8007d9c:	68f8      	ldr	r0, [r7, #12]
 8007d9e:	f000 f919 	bl	8007fd4 <SUBGHZSPI_Receive>
      pData++;
 8007da2:	69bb      	ldr	r3, [r7, #24]
 8007da4:	3301      	adds	r3, #1
 8007da6:	61bb      	str	r3, [r7, #24]
    for (uint16_t i = 0U; i < Size; i++)
 8007da8:	8afb      	ldrh	r3, [r7, #22]
 8007daa:	3301      	adds	r3, #1
 8007dac:	82fb      	strh	r3, [r7, #22]
 8007dae:	8afa      	ldrh	r2, [r7, #22]
 8007db0:	893b      	ldrh	r3, [r7, #8]
 8007db2:	429a      	cmp	r2, r3
 8007db4:	d3f1      	bcc.n	8007d9a <HAL_SUBGHZ_ReadBuffer+0x5e>
    }

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 8007db6:	f7ff fd17 	bl	80077e8 <LL_PWR_UnselectSUBGHZSPI_NSS>

    (void)SUBGHZ_WaitOnBusy(hsubghz);
 8007dba:	68f8      	ldr	r0, [r7, #12]
 8007dbc:	f000 f97a 	bl	80080b4 <SUBGHZ_WaitOnBusy>

    if (hsubghz->ErrorCode != HAL_SUBGHZ_ERROR_NONE)
 8007dc0:	68fb      	ldr	r3, [r7, #12]
 8007dc2:	689b      	ldr	r3, [r3, #8]
 8007dc4:	2b00      	cmp	r3, #0
 8007dc6:	d002      	beq.n	8007dce <HAL_SUBGHZ_ReadBuffer+0x92>
    {
      status = HAL_ERROR;
 8007dc8:	2301      	movs	r3, #1
 8007dca:	77fb      	strb	r3, [r7, #31]
 8007dcc:	e001      	b.n	8007dd2 <HAL_SUBGHZ_ReadBuffer+0x96>
    }
    else
    {
      status = HAL_OK;
 8007dce:	2300      	movs	r3, #0
 8007dd0:	77fb      	strb	r3, [r7, #31]
    }

    hsubghz->State = HAL_SUBGHZ_STATE_READY;
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	2201      	movs	r2, #1
 8007dd6:	719a      	strb	r2, [r3, #6]

    /* Process Unlocked */
    __HAL_UNLOCK(hsubghz);
 8007dd8:	68fb      	ldr	r3, [r7, #12]
 8007dda:	2200      	movs	r2, #0
 8007ddc:	715a      	strb	r2, [r3, #5]

    return status;
 8007dde:	7ffb      	ldrb	r3, [r7, #31]
 8007de0:	e000      	b.n	8007de4 <HAL_SUBGHZ_ReadBuffer+0xa8>
  }
  else
  {
    return HAL_BUSY;
 8007de2:	2302      	movs	r3, #2
  }
}
 8007de4:	4618      	mov	r0, r3
 8007de6:	3720      	adds	r7, #32
 8007de8:	46bd      	mov	sp, r7
 8007dea:	bd80      	pop	{r7, pc}

08007dec <HAL_SUBGHZ_IRQHandler>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *               the configuration information for the specified SUBGHZ module.
  * @retval None
  */
void HAL_SUBGHZ_IRQHandler(SUBGHZ_HandleTypeDef *hsubghz)
{
 8007dec:	b580      	push	{r7, lr}
 8007dee:	b084      	sub	sp, #16
 8007df0:	af00      	add	r7, sp, #0
 8007df2:	6078      	str	r0, [r7, #4]
  uint8_t tmpisr[2] = {0};
 8007df4:	2300      	movs	r3, #0
 8007df6:	81bb      	strh	r3, [r7, #12]
  uint16_t itsource;

  /* Retrieve Interrupts from SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecGetCmd(hsubghz, RADIO_GET_IRQSTATUS, tmpisr, 2);
 8007df8:	f107 020c 	add.w	r2, r7, #12
 8007dfc:	2302      	movs	r3, #2
 8007dfe:	2112      	movs	r1, #18
 8007e00:	6878      	ldr	r0, [r7, #4]
 8007e02:	f7ff fef4 	bl	8007bee <HAL_SUBGHZ_ExecGetCmd>
  itsource = tmpisr[0];
 8007e06:	7b3b      	ldrb	r3, [r7, #12]
 8007e08:	81fb      	strh	r3, [r7, #14]
  itsource = (itsource << 8) | tmpisr[1];
 8007e0a:	89fb      	ldrh	r3, [r7, #14]
 8007e0c:	021b      	lsls	r3, r3, #8
 8007e0e:	b21a      	sxth	r2, r3
 8007e10:	7b7b      	ldrb	r3, [r7, #13]
 8007e12:	b21b      	sxth	r3, r3
 8007e14:	4313      	orrs	r3, r2
 8007e16:	b21b      	sxth	r3, r3
 8007e18:	81fb      	strh	r3, [r7, #14]

  /* Packet transmission completed Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_TX_CPLT) != RESET)
 8007e1a:	89fb      	ldrh	r3, [r7, #14]
 8007e1c:	f003 0301 	and.w	r3, r3, #1
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d002      	beq.n	8007e2a <HAL_SUBGHZ_IRQHandler+0x3e>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->TxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_TxCpltCallback(hsubghz);
 8007e24:	6878      	ldr	r0, [r7, #4]
 8007e26:	f010 fb0d 	bl	8018444 <HAL_SUBGHZ_TxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Packet received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_CPLT) != RESET)
 8007e2a:	89fb      	ldrh	r3, [r7, #14]
 8007e2c:	085b      	lsrs	r3, r3, #1
 8007e2e:	f003 0301 	and.w	r3, r3, #1
 8007e32:	2b00      	cmp	r3, #0
 8007e34:	d002      	beq.n	8007e3c <HAL_SUBGHZ_IRQHandler+0x50>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxCpltCallback(hsubghz);
#else
    HAL_SUBGHZ_RxCpltCallback(hsubghz);
 8007e36:	6878      	ldr	r0, [r7, #4]
 8007e38:	f010 fb12 	bl	8018460 <HAL_SUBGHZ_RxCpltCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Preamble Detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_PREAMBLE_DETECTED) != RESET)
 8007e3c:	89fb      	ldrh	r3, [r7, #14]
 8007e3e:	089b      	lsrs	r3, r3, #2
 8007e40:	f003 0301 	and.w	r3, r3, #1
 8007e44:	2b00      	cmp	r3, #0
 8007e46:	d002      	beq.n	8007e4e <HAL_SUBGHZ_IRQHandler+0x62>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->PreambleDetectedCallback(hsubghz);
#else
    HAL_SUBGHZ_PreambleDetectedCallback(hsubghz);
 8007e48:	6878      	ldr	r0, [r7, #4]
 8007e4a:	f010 fb61 	bl	8018510 <HAL_SUBGHZ_PreambleDetectedCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /*  Valid sync word detected Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_SYNCWORD_VALID) != RESET)
 8007e4e:	89fb      	ldrh	r3, [r7, #14]
 8007e50:	08db      	lsrs	r3, r3, #3
 8007e52:	f003 0301 	and.w	r3, r3, #1
 8007e56:	2b00      	cmp	r3, #0
 8007e58:	d002      	beq.n	8007e60 <HAL_SUBGHZ_IRQHandler+0x74>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->SyncWordValidCallback(hsubghz);
#else
    HAL_SUBGHZ_SyncWordValidCallback(hsubghz);
 8007e5a:	6878      	ldr	r0, [r7, #4]
 8007e5c:	f010 fb66 	bl	801852c <HAL_SUBGHZ_SyncWordValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Valid LoRa header received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_VALID) != RESET)
 8007e60:	89fb      	ldrh	r3, [r7, #14]
 8007e62:	091b      	lsrs	r3, r3, #4
 8007e64:	f003 0301 	and.w	r3, r3, #1
 8007e68:	2b00      	cmp	r3, #0
 8007e6a:	d002      	beq.n	8007e72 <HAL_SUBGHZ_IRQHandler+0x86>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderValidCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderValidCallback(hsubghz);
 8007e6c:	6878      	ldr	r0, [r7, #4]
 8007e6e:	f010 fb6b 	bl	8018548 <HAL_SUBGHZ_HeaderValidCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* LoRa header CRC error Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_HEADER_ERROR) != RESET)
 8007e72:	89fb      	ldrh	r3, [r7, #14]
 8007e74:	095b      	lsrs	r3, r3, #5
 8007e76:	f003 0301 	and.w	r3, r3, #1
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d002      	beq.n	8007e84 <HAL_SUBGHZ_IRQHandler+0x98>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->HeaderErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_HeaderErrorCallback(hsubghz);
 8007e7e:	6878      	ldr	r0, [r7, #4]
 8007e80:	f010 fb38 	bl	80184f4 <HAL_SUBGHZ_HeaderErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Wrong CRC received Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CRC_ERROR) != RESET)
 8007e84:	89fb      	ldrh	r3, [r7, #14]
 8007e86:	099b      	lsrs	r3, r3, #6
 8007e88:	f003 0301 	and.w	r3, r3, #1
 8007e8c:	2b00      	cmp	r3, #0
 8007e8e:	d002      	beq.n	8007e96 <HAL_SUBGHZ_IRQHandler+0xaa>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->CRCErrorCallback(hsubghz);
#else
    HAL_SUBGHZ_CRCErrorCallback(hsubghz);
 8007e90:	6878      	ldr	r0, [r7, #4]
 8007e92:	f010 faf3 	bl	801847c <HAL_SUBGHZ_CRCErrorCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Channel activity detection finished Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_DONE) != RESET)
 8007e96:	89fb      	ldrh	r3, [r7, #14]
 8007e98:	09db      	lsrs	r3, r3, #7
 8007e9a:	f003 0301 	and.w	r3, r3, #1
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d00e      	beq.n	8007ec0 <HAL_SUBGHZ_IRQHandler+0xd4>
    {
      hsubghz->CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
    }
#else
    /* Channel activity Detected Interrupt */
    if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_CAD_ACTIVITY_DETECTED) != RESET)
 8007ea2:	89fb      	ldrh	r3, [r7, #14]
 8007ea4:	0a1b      	lsrs	r3, r3, #8
 8007ea6:	f003 0301 	and.w	r3, r3, #1
 8007eaa:	2b00      	cmp	r3, #0
 8007eac:	d004      	beq.n	8007eb8 <HAL_SUBGHZ_IRQHandler+0xcc>
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_DETECTED);
 8007eae:	2101      	movs	r1, #1
 8007eb0:	6878      	ldr	r0, [r7, #4]
 8007eb2:	f010 faf1 	bl	8018498 <HAL_SUBGHZ_CADStatusCallback>
 8007eb6:	e003      	b.n	8007ec0 <HAL_SUBGHZ_IRQHandler+0xd4>
    }
    else
    {
      HAL_SUBGHZ_CADStatusCallback(hsubghz, HAL_SUBGHZ_CAD_CLEAR);
 8007eb8:	2100      	movs	r1, #0
 8007eba:	6878      	ldr	r0, [r7, #4]
 8007ebc:	f010 faec 	bl	8018498 <HAL_SUBGHZ_CADStatusCallback>
    }
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Rx or Tx Timeout Interrupt */
  if (SUBGHZ_CHECK_IT_SOURCE(itsource, SUBGHZ_IT_RX_TX_TIMEOUT) != RESET)
 8007ec0:	89fb      	ldrh	r3, [r7, #14]
 8007ec2:	0a5b      	lsrs	r3, r3, #9
 8007ec4:	f003 0301 	and.w	r3, r3, #1
 8007ec8:	2b00      	cmp	r3, #0
 8007eca:	d002      	beq.n	8007ed2 <HAL_SUBGHZ_IRQHandler+0xe6>
  {
#if (USE_HAL_SUBGHZ_REGISTER_CALLBACKS == 1U)
    hsubghz->RxTxTimeoutCallback(hsubghz);
#else
    HAL_SUBGHZ_RxTxTimeoutCallback(hsubghz);
 8007ecc:	6878      	ldr	r0, [r7, #4]
 8007ece:	f010 fb01 	bl	80184d4 <HAL_SUBGHZ_RxTxTimeoutCallback>
#endif /* USE_HAL_SUBGHZ_REGISTER_CALLBACKS */
  }

  /* Clear SUBGHZ Irq Register */
  (void)HAL_SUBGHZ_ExecSetCmd(hsubghz, RADIO_CLR_IRQSTATUS, tmpisr, 2);
 8007ed2:	f107 020c 	add.w	r2, r7, #12
 8007ed6:	2302      	movs	r3, #2
 8007ed8:	2102      	movs	r1, #2
 8007eda:	6878      	ldr	r0, [r7, #4]
 8007edc:	f7ff fe28 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>
}
 8007ee0:	bf00      	nop
 8007ee2:	3710      	adds	r7, #16
 8007ee4:	46bd      	mov	sp, r7
 8007ee6:	bd80      	pop	{r7, pc}

08007ee8 <SUBGHZSPI_Init>:
  * @brief  Initializes the SUBGHZSPI peripheral
  * @param  BaudratePrescaler SPI Baudrate prescaler
  * @retval None
  */
void SUBGHZSPI_Init(uint32_t BaudratePrescaler)
{
 8007ee8:	b480      	push	{r7}
 8007eea:	b083      	sub	sp, #12
 8007eec:	af00      	add	r7, sp, #0
 8007eee:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SUBGHZ_ALL_INSTANCE(SUBGHZSPI));

  /* Disable SUBGHZSPI Peripheral */
  CLEAR_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8007ef0:	4b0c      	ldr	r3, [pc, #48]	; (8007f24 <SUBGHZSPI_Init+0x3c>)
 8007ef2:	681b      	ldr	r3, [r3, #0]
 8007ef4:	4a0b      	ldr	r2, [pc, #44]	; (8007f24 <SUBGHZSPI_Init+0x3c>)
 8007ef6:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007efa:	6013      	str	r3, [r2, #0]
   *       NSS management: Internal (Done with External bit inside PWR        *
   *  Communication speed: BaudratePrescaler                             *
   *            First bit: MSB                                                *
   *      CRC calculation: Disable                                            *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR1, (SPI_CR1_MSTR | SPI_CR1_SSI | BaudratePrescaler | SPI_CR1_SSM));
 8007efc:	4a09      	ldr	r2, [pc, #36]	; (8007f24 <SUBGHZSPI_Init+0x3c>)
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	f443 7341 	orr.w	r3, r3, #772	; 0x304
 8007f04:	6013      	str	r3, [r2, #0]
   *            Data Size: 8bits                                              *
   *              TI Mode: Disable                                            *
   *            NSS Pulse: Disable                                            *
   *    Rx FIFO Threshold: 8bits                                              *
   *--------------------------------------------------------------------------*/
  WRITE_REG(SUBGHZSPI->CR2, (SPI_CR2_FRXTH |  SPI_CR2_DS_0 | SPI_CR2_DS_1 | SPI_CR2_DS_2));
 8007f06:	4b07      	ldr	r3, [pc, #28]	; (8007f24 <SUBGHZSPI_Init+0x3c>)
 8007f08:	f44f 52b8 	mov.w	r2, #5888	; 0x1700
 8007f0c:	605a      	str	r2, [r3, #4]

  /* Enable SUBGHZSPI Peripheral */
  SET_BIT(SUBGHZSPI->CR1, SPI_CR1_SPE);
 8007f0e:	4b05      	ldr	r3, [pc, #20]	; (8007f24 <SUBGHZSPI_Init+0x3c>)
 8007f10:	681b      	ldr	r3, [r3, #0]
 8007f12:	4a04      	ldr	r2, [pc, #16]	; (8007f24 <SUBGHZSPI_Init+0x3c>)
 8007f14:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8007f18:	6013      	str	r3, [r2, #0]
}
 8007f1a:	bf00      	nop
 8007f1c:	370c      	adds	r7, #12
 8007f1e:	46bd      	mov	sp, r7
 8007f20:	bc80      	pop	{r7}
 8007f22:	4770      	bx	lr
 8007f24:	58010000 	.word	0x58010000

08007f28 <SUBGHZSPI_Transmit>:
  * @param  Data  data to transmit
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Transmit(SUBGHZ_HandleTypeDef *hsubghz,
                                     uint8_t Data)
{
 8007f28:	b480      	push	{r7}
 8007f2a:	b087      	sub	sp, #28
 8007f2c:	af00      	add	r7, sp, #0
 8007f2e:	6078      	str	r0, [r7, #4]
 8007f30:	460b      	mov	r3, r1
 8007f32:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef status = HAL_OK;
 8007f34:	2300      	movs	r3, #0
 8007f36:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007f38:	4b23      	ldr	r3, [pc, #140]	; (8007fc8 <SUBGHZSPI_Transmit+0xa0>)
 8007f3a:	681a      	ldr	r2, [r3, #0]
 8007f3c:	4613      	mov	r3, r2
 8007f3e:	00db      	lsls	r3, r3, #3
 8007f40:	1a9b      	subs	r3, r3, r2
 8007f42:	009b      	lsls	r3, r3, #2
 8007f44:	0cdb      	lsrs	r3, r3, #19
 8007f46:	2264      	movs	r2, #100	; 0x64
 8007f48:	fb02 f303 	mul.w	r3, r2, r3
 8007f4c:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	2b00      	cmp	r3, #0
 8007f52:	d105      	bne.n	8007f60 <SUBGHZSPI_Transmit+0x38>
    {
      status = HAL_ERROR;
 8007f54:	2301      	movs	r3, #1
 8007f56:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007f58:	687b      	ldr	r3, [r7, #4]
 8007f5a:	2201      	movs	r2, #1
 8007f5c:	609a      	str	r2, [r3, #8]
      break;
 8007f5e:	e008      	b.n	8007f72 <SUBGHZSPI_Transmit+0x4a>
    }
    count--;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	3b01      	subs	r3, #1
 8007f64:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8007f66:	4b19      	ldr	r3, [pc, #100]	; (8007fcc <SUBGHZSPI_Transmit+0xa4>)
 8007f68:	689b      	ldr	r3, [r3, #8]
 8007f6a:	f003 0302 	and.w	r3, r3, #2
 8007f6e:	2b02      	cmp	r3, #2
 8007f70:	d1ed      	bne.n	8007f4e <SUBGHZSPI_Transmit+0x26>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 8007f72:	4b17      	ldr	r3, [pc, #92]	; (8007fd0 <SUBGHZSPI_Transmit+0xa8>)
 8007f74:	613b      	str	r3, [r7, #16]
  *spidr = Data;
 8007f76:	693b      	ldr	r3, [r7, #16]
 8007f78:	78fa      	ldrb	r2, [r7, #3]
 8007f7a:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = Data;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007f7c:	4b12      	ldr	r3, [pc, #72]	; (8007fc8 <SUBGHZSPI_Transmit+0xa0>)
 8007f7e:	681a      	ldr	r2, [r3, #0]
 8007f80:	4613      	mov	r3, r2
 8007f82:	00db      	lsls	r3, r3, #3
 8007f84:	1a9b      	subs	r3, r3, r2
 8007f86:	009b      	lsls	r3, r3, #2
 8007f88:	0cdb      	lsrs	r3, r3, #19
 8007f8a:	2264      	movs	r2, #100	; 0x64
 8007f8c:	fb02 f303 	mul.w	r3, r2, r3
 8007f90:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	2b00      	cmp	r3, #0
 8007f96:	d105      	bne.n	8007fa4 <SUBGHZSPI_Transmit+0x7c>
    {
      status = HAL_ERROR;
 8007f98:	2301      	movs	r3, #1
 8007f9a:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	2201      	movs	r2, #1
 8007fa0:	609a      	str	r2, [r3, #8]
      break;
 8007fa2:	e008      	b.n	8007fb6 <SUBGHZSPI_Transmit+0x8e>
    }
    count--;
 8007fa4:	68fb      	ldr	r3, [r7, #12]
 8007fa6:	3b01      	subs	r3, #1
 8007fa8:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8007faa:	4b08      	ldr	r3, [pc, #32]	; (8007fcc <SUBGHZSPI_Transmit+0xa4>)
 8007fac:	689b      	ldr	r3, [r3, #8]
 8007fae:	f003 0301 	and.w	r3, r3, #1
 8007fb2:	2b01      	cmp	r3, #1
 8007fb4:	d1ed      	bne.n	8007f92 <SUBGHZSPI_Transmit+0x6a>

  /* Flush Rx data */
  READ_REG(SUBGHZSPI->DR);
 8007fb6:	4b05      	ldr	r3, [pc, #20]	; (8007fcc <SUBGHZSPI_Transmit+0xa4>)
 8007fb8:	68db      	ldr	r3, [r3, #12]

  return status;
 8007fba:	7dfb      	ldrb	r3, [r7, #23]
}
 8007fbc:	4618      	mov	r0, r3
 8007fbe:	371c      	adds	r7, #28
 8007fc0:	46bd      	mov	sp, r7
 8007fc2:	bc80      	pop	{r7}
 8007fc4:	4770      	bx	lr
 8007fc6:	bf00      	nop
 8007fc8:	20000054 	.word	0x20000054
 8007fcc:	58010000 	.word	0x58010000
 8007fd0:	5801000c 	.word	0x5801000c

08007fd4 <SUBGHZSPI_Receive>:
  * @param  pData  pointer on data to receive
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZSPI_Receive(SUBGHZ_HandleTypeDef *hsubghz,
                                    uint8_t *pData)
{
 8007fd4:	b480      	push	{r7}
 8007fd6:	b087      	sub	sp, #28
 8007fd8:	af00      	add	r7, sp, #0
 8007fda:	6078      	str	r0, [r7, #4]
 8007fdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	75fb      	strb	r3, [r7, #23]
  __IO uint32_t count;

  /* Handle Tx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8007fe2:	4b25      	ldr	r3, [pc, #148]	; (8008078 <SUBGHZSPI_Receive+0xa4>)
 8007fe4:	681a      	ldr	r2, [r3, #0]
 8007fe6:	4613      	mov	r3, r2
 8007fe8:	00db      	lsls	r3, r3, #3
 8007fea:	1a9b      	subs	r3, r3, r2
 8007fec:	009b      	lsls	r3, r3, #2
 8007fee:	0cdb      	lsrs	r3, r3, #19
 8007ff0:	2264      	movs	r2, #100	; 0x64
 8007ff2:	fb02 f303 	mul.w	r3, r2, r3
 8007ff6:	60fb      	str	r3, [r7, #12]

  /* Wait until TXE flag is set */
  do
  {
    if (count == 0U)
 8007ff8:	68fb      	ldr	r3, [r7, #12]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d105      	bne.n	800800a <SUBGHZSPI_Receive+0x36>
    {
      status = HAL_ERROR;
 8007ffe:	2301      	movs	r3, #1
 8008000:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	2201      	movs	r2, #1
 8008006:	609a      	str	r2, [r3, #8]
      break;
 8008008:	e008      	b.n	800801c <SUBGHZSPI_Receive+0x48>
    }
    count--;
 800800a:	68fb      	ldr	r3, [r7, #12]
 800800c:	3b01      	subs	r3, #1
 800800e:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_TXE) != (SPI_SR_TXE));
 8008010:	4b1a      	ldr	r3, [pc, #104]	; (800807c <SUBGHZSPI_Receive+0xa8>)
 8008012:	689b      	ldr	r3, [r3, #8]
 8008014:	f003 0302 	and.w	r3, r3, #2
 8008018:	2b02      	cmp	r3, #2
 800801a:	d1ed      	bne.n	8007ff8 <SUBGHZSPI_Receive+0x24>

  /* Transmit Data*/
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SUBGHZSPI->DR);
 800801c:	4b18      	ldr	r3, [pc, #96]	; (8008080 <SUBGHZSPI_Receive+0xac>)
 800801e:	613b      	str	r3, [r7, #16]
  *spidr = SUBGHZ_DUMMY_DATA;
 8008020:	693b      	ldr	r3, [r7, #16]
 8008022:	22ff      	movs	r2, #255	; 0xff
 8008024:	701a      	strb	r2, [r3, #0]
  *((__IO uint8_t *)&SUBGHZSPI->DR) = SUBGHZ_DUMMY_DATA;
#endif /* __GNUC__ */

  /* Handle Rx transmission from SUBGHZSPI peripheral to Radio ****************/
  /* Initialize Timeout */
  count = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_DEFAULT_LOOP_TIME;
 8008026:	4b14      	ldr	r3, [pc, #80]	; (8008078 <SUBGHZSPI_Receive+0xa4>)
 8008028:	681a      	ldr	r2, [r3, #0]
 800802a:	4613      	mov	r3, r2
 800802c:	00db      	lsls	r3, r3, #3
 800802e:	1a9b      	subs	r3, r3, r2
 8008030:	009b      	lsls	r3, r3, #2
 8008032:	0cdb      	lsrs	r3, r3, #19
 8008034:	2264      	movs	r2, #100	; 0x64
 8008036:	fb02 f303 	mul.w	r3, r2, r3
 800803a:	60fb      	str	r3, [r7, #12]

  /* Wait until RXNE flag is set */
  do
  {
    if (count == 0U)
 800803c:	68fb      	ldr	r3, [r7, #12]
 800803e:	2b00      	cmp	r3, #0
 8008040:	d105      	bne.n	800804e <SUBGHZSPI_Receive+0x7a>
    {
      status = HAL_ERROR;
 8008042:	2301      	movs	r3, #1
 8008044:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_TIMEOUT;
 8008046:	687b      	ldr	r3, [r7, #4]
 8008048:	2201      	movs	r2, #1
 800804a:	609a      	str	r2, [r3, #8]
      break;
 800804c:	e008      	b.n	8008060 <SUBGHZSPI_Receive+0x8c>
    }
    count--;
 800804e:	68fb      	ldr	r3, [r7, #12]
 8008050:	3b01      	subs	r3, #1
 8008052:	60fb      	str	r3, [r7, #12]
  } while (READ_BIT(SUBGHZSPI->SR, SPI_SR_RXNE) != (SPI_SR_RXNE));
 8008054:	4b09      	ldr	r3, [pc, #36]	; (800807c <SUBGHZSPI_Receive+0xa8>)
 8008056:	689b      	ldr	r3, [r3, #8]
 8008058:	f003 0301 	and.w	r3, r3, #1
 800805c:	2b01      	cmp	r3, #1
 800805e:	d1ed      	bne.n	800803c <SUBGHZSPI_Receive+0x68>

  /* Retrieve pData */
  *pData = (uint8_t)(READ_REG(SUBGHZSPI->DR));
 8008060:	4b06      	ldr	r3, [pc, #24]	; (800807c <SUBGHZSPI_Receive+0xa8>)
 8008062:	68db      	ldr	r3, [r3, #12]
 8008064:	b2da      	uxtb	r2, r3
 8008066:	683b      	ldr	r3, [r7, #0]
 8008068:	701a      	strb	r2, [r3, #0]

  return status;
 800806a:	7dfb      	ldrb	r3, [r7, #23]
}
 800806c:	4618      	mov	r0, r3
 800806e:	371c      	adds	r7, #28
 8008070:	46bd      	mov	sp, r7
 8008072:	bc80      	pop	{r7}
 8008074:	4770      	bx	lr
 8008076:	bf00      	nop
 8008078:	20000054 	.word	0x20000054
 800807c:	58010000 	.word	0x58010000
 8008080:	5801000c 	.word	0x5801000c

08008084 <SUBGHZ_CheckDeviceReady>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_CheckDeviceReady(SUBGHZ_HandleTypeDef *hsubghz)
{
 8008084:	b580      	push	{r7, lr}
 8008086:	b082      	sub	sp, #8
 8008088:	af00      	add	r7, sp, #0
 800808a:	6078      	str	r0, [r7, #4]
  /* Wakeup radio in case of sleep mode: Select-Unselect radio */
  if (hsubghz->DeepSleep == SUBGHZ_DEEP_SLEEP_ENABLE)
 800808c:	687b      	ldr	r3, [r7, #4]
 800808e:	791b      	ldrb	r3, [r3, #4]
 8008090:	2b01      	cmp	r3, #1
 8008092:	d106      	bne.n	80080a2 <SUBGHZ_CheckDeviceReady+0x1e>
  {
    /* NSS = 0; */
    LL_PWR_SelectSUBGHZSPI_NSS();
 8008094:	f7ff fbb8 	bl	8007808 <LL_PWR_SelectSUBGHZSPI_NSS>

    HAL_Delay(1);
 8008098:	2001      	movs	r0, #1
 800809a:	f7f9 ffd6 	bl	800204a <HAL_Delay>

    /* NSS = 1 */
    LL_PWR_UnselectSUBGHZSPI_NSS();
 800809e:	f7ff fba3 	bl	80077e8 <LL_PWR_UnselectSUBGHZSPI_NSS>
  }
  return (SUBGHZ_WaitOnBusy(hsubghz));
 80080a2:	6878      	ldr	r0, [r7, #4]
 80080a4:	f000 f806 	bl	80080b4 <SUBGHZ_WaitOnBusy>
 80080a8:	4603      	mov	r3, r0
}
 80080aa:	4618      	mov	r0, r3
 80080ac:	3708      	adds	r7, #8
 80080ae:	46bd      	mov	sp, r7
 80080b0:	bd80      	pop	{r7, pc}
	...

080080b4 <SUBGHZ_WaitOnBusy>:
  * @param  hsubghz pointer to a SUBGHZ_HandleTypeDef structure that contains
  *         the handle information for SUBGHZ module.
  * @retval HAL status
  */
HAL_StatusTypeDef SUBGHZ_WaitOnBusy(SUBGHZ_HandleTypeDef *hsubghz)
{
 80080b4:	b580      	push	{r7, lr}
 80080b6:	b086      	sub	sp, #24
 80080b8:	af00      	add	r7, sp, #0
 80080ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;
  __IO uint32_t count;
  uint32_t mask;

  status = HAL_OK;
 80080bc:	2300      	movs	r3, #0
 80080be:	75fb      	strb	r3, [r7, #23]
  count  = SUBGHZ_DEFAULT_TIMEOUT * SUBGHZ_RFBUSY_LOOP_TIME;
 80080c0:	4b12      	ldr	r3, [pc, #72]	; (800810c <SUBGHZ_WaitOnBusy+0x58>)
 80080c2:	681a      	ldr	r2, [r3, #0]
 80080c4:	4613      	mov	r3, r2
 80080c6:	005b      	lsls	r3, r3, #1
 80080c8:	4413      	add	r3, r2
 80080ca:	00db      	lsls	r3, r3, #3
 80080cc:	0d1b      	lsrs	r3, r3, #20
 80080ce:	2264      	movs	r2, #100	; 0x64
 80080d0:	fb02 f303 	mul.w	r3, r2, r3
 80080d4:	60fb      	str	r3, [r7, #12]

  /* Wait until Busy signal is set */
  do
  {
    mask = LL_PWR_IsActiveFlag_RFBUSYMS();
 80080d6:	f7ff fbc5 	bl	8007864 <LL_PWR_IsActiveFlag_RFBUSYMS>
 80080da:	6138      	str	r0, [r7, #16]

    if (count == 0U)
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	2b00      	cmp	r3, #0
 80080e0:	d105      	bne.n	80080ee <SUBGHZ_WaitOnBusy+0x3a>
    {
      status  = HAL_ERROR;
 80080e2:	2301      	movs	r3, #1
 80080e4:	75fb      	strb	r3, [r7, #23]
      hsubghz->ErrorCode = HAL_SUBGHZ_ERROR_RF_BUSY;
 80080e6:	687b      	ldr	r3, [r7, #4]
 80080e8:	2202      	movs	r2, #2
 80080ea:	609a      	str	r2, [r3, #8]
      break;
 80080ec:	e009      	b.n	8008102 <SUBGHZ_WaitOnBusy+0x4e>
    }
    count--;
 80080ee:	68fb      	ldr	r3, [r7, #12]
 80080f0:	3b01      	subs	r3, #1
 80080f2:	60fb      	str	r3, [r7, #12]
  } while ((LL_PWR_IsActiveFlag_RFBUSYS()& mask) == 1UL);
 80080f4:	f7ff fba4 	bl	8007840 <LL_PWR_IsActiveFlag_RFBUSYS>
 80080f8:	4602      	mov	r2, r0
 80080fa:	693b      	ldr	r3, [r7, #16]
 80080fc:	4013      	ands	r3, r2
 80080fe:	2b01      	cmp	r3, #1
 8008100:	d0e9      	beq.n	80080d6 <SUBGHZ_WaitOnBusy+0x22>

  return status;
 8008102:	7dfb      	ldrb	r3, [r7, #23]
}
 8008104:	4618      	mov	r0, r3
 8008106:	3718      	adds	r7, #24
 8008108:	46bd      	mov	sp, r7
 800810a:	bd80      	pop	{r7, pc}
 800810c:	20000054 	.word	0x20000054

08008110 <LL_RCC_GetUSARTClockSource>:
{
 8008110:	b480      	push	{r7}
 8008112:	b083      	sub	sp, #12
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx) | (USARTx << 16));
 8008118:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 800811c:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8008120:	687b      	ldr	r3, [r7, #4]
 8008122:	401a      	ands	r2, r3
 8008124:	687b      	ldr	r3, [r7, #4]
 8008126:	041b      	lsls	r3, r3, #16
 8008128:	4313      	orrs	r3, r2
}
 800812a:	4618      	mov	r0, r3
 800812c:	370c      	adds	r7, #12
 800812e:	46bd      	mov	sp, r7
 8008130:	bc80      	pop	{r7}
 8008132:	4770      	bx	lr

08008134 <LL_RCC_GetLPUARTClockSource>:
{
 8008134:	b480      	push	{r7}
 8008136:	b083      	sub	sp, #12
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800813c:	f04f 43b0 	mov.w	r3, #1476395008	; 0x58000000
 8008140:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 8008144:	687b      	ldr	r3, [r7, #4]
 8008146:	4013      	ands	r3, r2
}
 8008148:	4618      	mov	r0, r3
 800814a:	370c      	adds	r7, #12
 800814c:	46bd      	mov	sp, r7
 800814e:	bc80      	pop	{r7}
 8008150:	4770      	bx	lr

08008152 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8008152:	b580      	push	{r7, lr}
 8008154:	b082      	sub	sp, #8
 8008156:	af00      	add	r7, sp, #0
 8008158:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	2b00      	cmp	r3, #0
 800815e:	d101      	bne.n	8008164 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8008160:	2301      	movs	r3, #1
 8008162:	e042      	b.n	80081ea <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 8008164:	687b      	ldr	r3, [r7, #4]
 8008166:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 800816a:	2b00      	cmp	r3, #0
 800816c:	d106      	bne.n	800817c <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	2200      	movs	r2, #0
 8008172:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8008176:	6878      	ldr	r0, [r7, #4]
 8008178:	f7fa fc0c 	bl	8002994 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800817c:	687b      	ldr	r3, [r7, #4]
 800817e:	2224      	movs	r2, #36	; 0x24
 8008180:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  __HAL_UART_DISABLE(huart);
 8008184:	687b      	ldr	r3, [r7, #4]
 8008186:	681b      	ldr	r3, [r3, #0]
 8008188:	681a      	ldr	r2, [r3, #0]
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	f022 0201 	bic.w	r2, r2, #1
 8008192:	601a      	str	r2, [r3, #0]

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8008194:	6878      	ldr	r0, [r7, #4]
 8008196:	f000 fb2d 	bl	80087f4 <UART_SetConfig>
 800819a:	4603      	mov	r3, r0
 800819c:	2b01      	cmp	r3, #1
 800819e:	d101      	bne.n	80081a4 <HAL_UART_Init+0x52>
  {
    return HAL_ERROR;
 80081a0:	2301      	movs	r3, #1
 80081a2:	e022      	b.n	80081ea <HAL_UART_Init+0x98>
  }

  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80081a8:	2b00      	cmp	r3, #0
 80081aa:	d002      	beq.n	80081b2 <HAL_UART_Init+0x60>
  {
    UART_AdvFeatureConfig(huart);
 80081ac:	6878      	ldr	r0, [r7, #4]
 80081ae:	f000 fd71 	bl	8008c94 <UART_AdvFeatureConfig>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	685a      	ldr	r2, [r3, #4]
 80081b8:	687b      	ldr	r3, [r7, #4]
 80081ba:	681b      	ldr	r3, [r3, #0]
 80081bc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80081c0:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	681b      	ldr	r3, [r3, #0]
 80081c6:	689a      	ldr	r2, [r3, #8]
 80081c8:	687b      	ldr	r3, [r7, #4]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80081d0:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80081d2:	687b      	ldr	r3, [r7, #4]
 80081d4:	681b      	ldr	r3, [r3, #0]
 80081d6:	681a      	ldr	r2, [r3, #0]
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f042 0201 	orr.w	r2, r2, #1
 80081e0:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80081e2:	6878      	ldr	r0, [r7, #4]
 80081e4:	f000 fdf7 	bl	8008dd6 <UART_CheckIdleState>
 80081e8:	4603      	mov	r3, r0
}
 80081ea:	4618      	mov	r0, r3
 80081ec:	3708      	adds	r7, #8
 80081ee:	46bd      	mov	sp, r7
 80081f0:	bd80      	pop	{r7, pc}

080081f2 <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80081f2:	b580      	push	{r7, lr}
 80081f4:	b084      	sub	sp, #16
 80081f6:	af00      	add	r7, sp, #0
 80081f8:	60f8      	str	r0, [r7, #12]
 80081fa:	60b9      	str	r1, [r7, #8]
 80081fc:	4613      	mov	r3, r2
 80081fe:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8008200:	68fb      	ldr	r3, [r7, #12]
 8008202:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008206:	2b20      	cmp	r3, #32
 8008208:	d11d      	bne.n	8008246 <HAL_UART_Receive_IT+0x54>
  {
    if ((pData == NULL) || (Size == 0U))
 800820a:	68bb      	ldr	r3, [r7, #8]
 800820c:	2b00      	cmp	r3, #0
 800820e:	d002      	beq.n	8008216 <HAL_UART_Receive_IT+0x24>
 8008210:	88fb      	ldrh	r3, [r7, #6]
 8008212:	2b00      	cmp	r3, #0
 8008214:	d101      	bne.n	800821a <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 8008216:	2301      	movs	r3, #1
 8008218:	e016      	b.n	8008248 <HAL_UART_Receive_IT+0x56>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 800821a:	68fb      	ldr	r3, [r7, #12]
 800821c:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8008220:	2b01      	cmp	r3, #1
 8008222:	d101      	bne.n	8008228 <HAL_UART_Receive_IT+0x36>
 8008224:	2302      	movs	r3, #2
 8008226:	e00f      	b.n	8008248 <HAL_UART_Receive_IT+0x56>
 8008228:	68fb      	ldr	r3, [r7, #12]
 800822a:	2201      	movs	r2, #1
 800822c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008230:	68fb      	ldr	r3, [r7, #12]
 8008232:	2200      	movs	r2, #0
 8008234:	66da      	str	r2, [r3, #108]	; 0x6c

    return(UART_Start_Receive_IT(huart, pData, Size));
 8008236:	88fb      	ldrh	r3, [r7, #6]
 8008238:	461a      	mov	r2, r3
 800823a:	68b9      	ldr	r1, [r7, #8]
 800823c:	68f8      	ldr	r0, [r7, #12]
 800823e:	f000 fe95 	bl	8008f6c <UART_Start_Receive_IT>
 8008242:	4603      	mov	r3, r0
 8008244:	e000      	b.n	8008248 <HAL_UART_Receive_IT+0x56>
  }
  else
  {
    return HAL_BUSY;
 8008246:	2302      	movs	r3, #2
  }
}
 8008248:	4618      	mov	r0, r3
 800824a:	3710      	adds	r7, #16
 800824c:	46bd      	mov	sp, r7
 800824e:	bd80      	pop	{r7, pc}

08008250 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008250:	b580      	push	{r7, lr}
 8008252:	b084      	sub	sp, #16
 8008254:	af00      	add	r7, sp, #0
 8008256:	60f8      	str	r0, [r7, #12]
 8008258:	60b9      	str	r1, [r7, #8]
 800825a:	4613      	mov	r3, r2
 800825c:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8008264:	2b20      	cmp	r3, #32
 8008266:	d168      	bne.n	800833a <HAL_UART_Transmit_DMA+0xea>
  {
    if ((pData == NULL) || (Size == 0U))
 8008268:	68bb      	ldr	r3, [r7, #8]
 800826a:	2b00      	cmp	r3, #0
 800826c:	d002      	beq.n	8008274 <HAL_UART_Transmit_DMA+0x24>
 800826e:	88fb      	ldrh	r3, [r7, #6]
 8008270:	2b00      	cmp	r3, #0
 8008272:	d101      	bne.n	8008278 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 8008274:	2301      	movs	r3, #1
 8008276:	e061      	b.n	800833c <HAL_UART_Transmit_DMA+0xec>
        return  HAL_ERROR;
      }
    }

#endif /* CORE_CM0PLUS */
    __HAL_LOCK(huart);
 8008278:	68fb      	ldr	r3, [r7, #12]
 800827a:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 800827e:	2b01      	cmp	r3, #1
 8008280:	d101      	bne.n	8008286 <HAL_UART_Transmit_DMA+0x36>
 8008282:	2302      	movs	r3, #2
 8008284:	e05a      	b.n	800833c <HAL_UART_Transmit_DMA+0xec>
 8008286:	68fb      	ldr	r3, [r7, #12]
 8008288:	2201      	movs	r2, #1
 800828a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    huart->pTxBuffPtr  = pData;
 800828e:	68fb      	ldr	r3, [r7, #12]
 8008290:	68ba      	ldr	r2, [r7, #8]
 8008292:	651a      	str	r2, [r3, #80]	; 0x50
    huart->TxXferSize  = Size;
 8008294:	68fb      	ldr	r3, [r7, #12]
 8008296:	88fa      	ldrh	r2, [r7, #6]
 8008298:	f8a3 2054 	strh.w	r2, [r3, #84]	; 0x54
    huart->TxXferCount = Size;
 800829c:	68fb      	ldr	r3, [r7, #12]
 800829e:	88fa      	ldrh	r2, [r7, #6]
 80082a0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80082a4:	68fb      	ldr	r3, [r7, #12]
 80082a6:	2200      	movs	r2, #0
 80082a8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80082ac:	68fb      	ldr	r3, [r7, #12]
 80082ae:	2221      	movs	r2, #33	; 0x21
 80082b0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

    if (huart->hdmatx != NULL)
 80082b4:	68fb      	ldr	r3, [r7, #12]
 80082b6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80082b8:	2b00      	cmp	r3, #0
 80082ba:	d02c      	beq.n	8008316 <HAL_UART_Transmit_DMA+0xc6>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 80082bc:	68fb      	ldr	r3, [r7, #12]
 80082be:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80082c0:	4a20      	ldr	r2, [pc, #128]	; (8008344 <HAL_UART_Transmit_DMA+0xf4>)
 80082c2:	62da      	str	r2, [r3, #44]	; 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80082c4:	68fb      	ldr	r3, [r7, #12]
 80082c6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80082c8:	4a1f      	ldr	r2, [pc, #124]	; (8008348 <HAL_UART_Transmit_DMA+0xf8>)
 80082ca:	631a      	str	r2, [r3, #48]	; 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80082cc:	68fb      	ldr	r3, [r7, #12]
 80082ce:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80082d0:	4a1e      	ldr	r2, [pc, #120]	; (800834c <HAL_UART_Transmit_DMA+0xfc>)
 80082d2:	635a      	str	r2, [r3, #52]	; 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 80082d8:	2200      	movs	r2, #0
 80082da:	639a      	str	r2, [r3, #56]	; 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80082dc:	68fb      	ldr	r3, [r7, #12]
 80082de:	6f98      	ldr	r0, [r3, #120]	; 0x78
 80082e0:	68fb      	ldr	r3, [r7, #12]
 80082e2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80082e4:	4619      	mov	r1, r3
 80082e6:	68fb      	ldr	r3, [r7, #12]
 80082e8:	681b      	ldr	r3, [r3, #0]
 80082ea:	3328      	adds	r3, #40	; 0x28
 80082ec:	461a      	mov	r2, r3
 80082ee:	88fb      	ldrh	r3, [r7, #6]
 80082f0:	f7fc f826 	bl	8004340 <HAL_DMA_Start_IT>
 80082f4:	4603      	mov	r3, r0
 80082f6:	2b00      	cmp	r3, #0
 80082f8:	d00d      	beq.n	8008316 <HAL_UART_Transmit_DMA+0xc6>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80082fa:	68fb      	ldr	r3, [r7, #12]
 80082fc:	2210      	movs	r2, #16
 80082fe:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

        __HAL_UNLOCK(huart);
 8008302:	68fb      	ldr	r3, [r7, #12]
 8008304:	2200      	movs	r2, #0
 8008306:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800830a:	68fb      	ldr	r3, [r7, #12]
 800830c:	2220      	movs	r2, #32
 800830e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

        return HAL_ERROR;
 8008312:	2301      	movs	r3, #1
 8008314:	e012      	b.n	800833c <HAL_UART_Transmit_DMA+0xec>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 8008316:	68fb      	ldr	r3, [r7, #12]
 8008318:	681b      	ldr	r3, [r3, #0]
 800831a:	2240      	movs	r2, #64	; 0x40
 800831c:	621a      	str	r2, [r3, #32]

    __HAL_UNLOCK(huart);
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	2200      	movs	r2, #0
 8008322:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008326:	68fb      	ldr	r3, [r7, #12]
 8008328:	681b      	ldr	r3, [r3, #0]
 800832a:	689a      	ldr	r2, [r3, #8]
 800832c:	68fb      	ldr	r3, [r7, #12]
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8008334:	609a      	str	r2, [r3, #8]

    return HAL_OK;
 8008336:	2300      	movs	r3, #0
 8008338:	e000      	b.n	800833c <HAL_UART_Transmit_DMA+0xec>
  }
  else
  {
    return HAL_BUSY;
 800833a:	2302      	movs	r3, #2
  }
}
 800833c:	4618      	mov	r0, r3
 800833e:	3710      	adds	r7, #16
 8008340:	46bd      	mov	sp, r7
 8008342:	bd80      	pop	{r7, pc}
 8008344:	08009181 	.word	0x08009181
 8008348:	080091d5 	.word	0x080091d5
 800834c:	080091f1 	.word	0x080091f1

08008350 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8008350:	b580      	push	{r7, lr}
 8008352:	b088      	sub	sp, #32
 8008354:	af00      	add	r7, sp, #0
 8008356:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008358:	687b      	ldr	r3, [r7, #4]
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	69db      	ldr	r3, [r3, #28]
 800835e:	61fb      	str	r3, [r7, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008360:	687b      	ldr	r3, [r7, #4]
 8008362:	681b      	ldr	r3, [r3, #0]
 8008364:	681b      	ldr	r3, [r3, #0]
 8008366:	61bb      	str	r3, [r7, #24]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008368:	687b      	ldr	r3, [r7, #4]
 800836a:	681b      	ldr	r3, [r3, #0]
 800836c:	689b      	ldr	r3, [r3, #8]
 800836e:	617b      	str	r3, [r7, #20]

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8008370:	69fa      	ldr	r2, [r7, #28]
 8008372:	f640 030f 	movw	r3, #2063	; 0x80f
 8008376:	4013      	ands	r3, r2
 8008378:	613b      	str	r3, [r7, #16]
  if (errorflags == 0U)
 800837a:	693b      	ldr	r3, [r7, #16]
 800837c:	2b00      	cmp	r3, #0
 800837e:	d118      	bne.n	80083b2 <HAL_UART_IRQHandler+0x62>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008380:	69fb      	ldr	r3, [r7, #28]
 8008382:	f003 0320 	and.w	r3, r3, #32
 8008386:	2b00      	cmp	r3, #0
 8008388:	d013      	beq.n	80083b2 <HAL_UART_IRQHandler+0x62>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800838a:	69bb      	ldr	r3, [r7, #24]
 800838c:	f003 0320 	and.w	r3, r3, #32
 8008390:	2b00      	cmp	r3, #0
 8008392:	d104      	bne.n	800839e <HAL_UART_IRQHandler+0x4e>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008394:	697b      	ldr	r3, [r7, #20]
 8008396:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800839a:	2b00      	cmp	r3, #0
 800839c:	d009      	beq.n	80083b2 <HAL_UART_IRQHandler+0x62>
    {
      if (huart->RxISR != NULL)
 800839e:	687b      	ldr	r3, [r7, #4]
 80083a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	f000 81fb 	beq.w	800879e <HAL_UART_IRQHandler+0x44e>
      {
        huart->RxISR(huart);
 80083a8:	687b      	ldr	r3, [r7, #4]
 80083aa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80083ac:	6878      	ldr	r0, [r7, #4]
 80083ae:	4798      	blx	r3
      }
      return;
 80083b0:	e1f5      	b.n	800879e <HAL_UART_IRQHandler+0x44e>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80083b2:	693b      	ldr	r3, [r7, #16]
 80083b4:	2b00      	cmp	r3, #0
 80083b6:	f000 80ef 	beq.w	8008598 <HAL_UART_IRQHandler+0x248>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80083ba:	697a      	ldr	r2, [r7, #20]
 80083bc:	4b73      	ldr	r3, [pc, #460]	; (800858c <HAL_UART_IRQHandler+0x23c>)
 80083be:	4013      	ands	r3, r2
 80083c0:	2b00      	cmp	r3, #0
 80083c2:	d105      	bne.n	80083d0 <HAL_UART_IRQHandler+0x80>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80083c4:	69ba      	ldr	r2, [r7, #24]
 80083c6:	4b72      	ldr	r3, [pc, #456]	; (8008590 <HAL_UART_IRQHandler+0x240>)
 80083c8:	4013      	ands	r3, r2
 80083ca:	2b00      	cmp	r3, #0
 80083cc:	f000 80e4 	beq.w	8008598 <HAL_UART_IRQHandler+0x248>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80083d0:	69fb      	ldr	r3, [r7, #28]
 80083d2:	f003 0301 	and.w	r3, r3, #1
 80083d6:	2b00      	cmp	r3, #0
 80083d8:	d010      	beq.n	80083fc <HAL_UART_IRQHandler+0xac>
 80083da:	69bb      	ldr	r3, [r7, #24]
 80083dc:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80083e0:	2b00      	cmp	r3, #0
 80083e2:	d00b      	beq.n	80083fc <HAL_UART_IRQHandler+0xac>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80083e4:	687b      	ldr	r3, [r7, #4]
 80083e6:	681b      	ldr	r3, [r3, #0]
 80083e8:	2201      	movs	r2, #1
 80083ea:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80083ec:	687b      	ldr	r3, [r7, #4]
 80083ee:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80083f2:	f043 0201 	orr.w	r2, r3, #1
 80083f6:	687b      	ldr	r3, [r7, #4]
 80083f8:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 80083fc:	69fb      	ldr	r3, [r7, #28]
 80083fe:	f003 0302 	and.w	r3, r3, #2
 8008402:	2b00      	cmp	r3, #0
 8008404:	d010      	beq.n	8008428 <HAL_UART_IRQHandler+0xd8>
 8008406:	697b      	ldr	r3, [r7, #20]
 8008408:	f003 0301 	and.w	r3, r3, #1
 800840c:	2b00      	cmp	r3, #0
 800840e:	d00b      	beq.n	8008428 <HAL_UART_IRQHandler+0xd8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008410:	687b      	ldr	r3, [r7, #4]
 8008412:	681b      	ldr	r3, [r3, #0]
 8008414:	2202      	movs	r2, #2
 8008416:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008418:	687b      	ldr	r3, [r7, #4]
 800841a:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800841e:	f043 0204 	orr.w	r2, r3, #4
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008428:	69fb      	ldr	r3, [r7, #28]
 800842a:	f003 0304 	and.w	r3, r3, #4
 800842e:	2b00      	cmp	r3, #0
 8008430:	d010      	beq.n	8008454 <HAL_UART_IRQHandler+0x104>
 8008432:	697b      	ldr	r3, [r7, #20]
 8008434:	f003 0301 	and.w	r3, r3, #1
 8008438:	2b00      	cmp	r3, #0
 800843a:	d00b      	beq.n	8008454 <HAL_UART_IRQHandler+0x104>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800843c:	687b      	ldr	r3, [r7, #4]
 800843e:	681b      	ldr	r3, [r3, #0]
 8008440:	2204      	movs	r2, #4
 8008442:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800844a:	f043 0202 	orr.w	r2, r3, #2
 800844e:	687b      	ldr	r3, [r7, #4]
 8008450:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008454:	69fb      	ldr	r3, [r7, #28]
 8008456:	f003 0308 	and.w	r3, r3, #8
 800845a:	2b00      	cmp	r3, #0
 800845c:	d015      	beq.n	800848a <HAL_UART_IRQHandler+0x13a>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800845e:	69bb      	ldr	r3, [r7, #24]
 8008460:	f003 0320 	and.w	r3, r3, #32
 8008464:	2b00      	cmp	r3, #0
 8008466:	d104      	bne.n	8008472 <HAL_UART_IRQHandler+0x122>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8008468:	697a      	ldr	r2, [r7, #20]
 800846a:	4b48      	ldr	r3, [pc, #288]	; (800858c <HAL_UART_IRQHandler+0x23c>)
 800846c:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800846e:	2b00      	cmp	r3, #0
 8008470:	d00b      	beq.n	800848a <HAL_UART_IRQHandler+0x13a>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	681b      	ldr	r3, [r3, #0]
 8008476:	2208      	movs	r2, #8
 8008478:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8008480:	f043 0208 	orr.w	r2, r3, #8
 8008484:	687b      	ldr	r3, [r7, #4]
 8008486:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800848a:	69fb      	ldr	r3, [r7, #28]
 800848c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008490:	2b00      	cmp	r3, #0
 8008492:	d011      	beq.n	80084b8 <HAL_UART_IRQHandler+0x168>
 8008494:	69bb      	ldr	r3, [r7, #24]
 8008496:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 800849a:	2b00      	cmp	r3, #0
 800849c:	d00c      	beq.n	80084b8 <HAL_UART_IRQHandler+0x168>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800849e:	687b      	ldr	r3, [r7, #4]
 80084a0:	681b      	ldr	r3, [r3, #0]
 80084a2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 80084a6:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80084ae:	f043 0220 	orr.w	r2, r3, #32
 80084b2:	687b      	ldr	r3, [r7, #4]
 80084b4:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80084b8:	687b      	ldr	r3, [r7, #4]
 80084ba:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80084be:	2b00      	cmp	r3, #0
 80084c0:	f000 816f 	beq.w	80087a2 <HAL_UART_IRQHandler+0x452>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80084c4:	69fb      	ldr	r3, [r7, #28]
 80084c6:	f003 0320 	and.w	r3, r3, #32
 80084ca:	2b00      	cmp	r3, #0
 80084cc:	d011      	beq.n	80084f2 <HAL_UART_IRQHandler+0x1a2>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80084ce:	69bb      	ldr	r3, [r7, #24]
 80084d0:	f003 0320 	and.w	r3, r3, #32
 80084d4:	2b00      	cmp	r3, #0
 80084d6:	d104      	bne.n	80084e2 <HAL_UART_IRQHandler+0x192>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 80084d8:	697b      	ldr	r3, [r7, #20]
 80084da:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d007      	beq.n	80084f2 <HAL_UART_IRQHandler+0x1a2>
      {
        if (huart->RxISR != NULL)
 80084e2:	687b      	ldr	r3, [r7, #4]
 80084e4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084e6:	2b00      	cmp	r3, #0
 80084e8:	d003      	beq.n	80084f2 <HAL_UART_IRQHandler+0x1a2>
        {
          huart->RxISR(huart);
 80084ea:	687b      	ldr	r3, [r7, #4]
 80084ec:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80084ee:	6878      	ldr	r0, [r7, #4]
 80084f0:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 80084f2:	687b      	ldr	r3, [r7, #4]
 80084f4:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 80084f8:	60fb      	str	r3, [r7, #12]
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 80084fa:	687b      	ldr	r3, [r7, #4]
 80084fc:	681b      	ldr	r3, [r3, #0]
 80084fe:	689b      	ldr	r3, [r3, #8]
 8008500:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008504:	2b40      	cmp	r3, #64	; 0x40
 8008506:	d004      	beq.n	8008512 <HAL_UART_IRQHandler+0x1c2>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008508:	68fb      	ldr	r3, [r7, #12]
 800850a:	f003 0328 	and.w	r3, r3, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800850e:	2b00      	cmp	r3, #0
 8008510:	d031      	beq.n	8008576 <HAL_UART_IRQHandler+0x226>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008512:	6878      	ldr	r0, [r7, #4]
 8008514:	f000 fe03 	bl	800911e <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008518:	687b      	ldr	r3, [r7, #4]
 800851a:	681b      	ldr	r3, [r3, #0]
 800851c:	689b      	ldr	r3, [r3, #8]
 800851e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008522:	2b40      	cmp	r3, #64	; 0x40
 8008524:	d123      	bne.n	800856e <HAL_UART_IRQHandler+0x21e>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008526:	687b      	ldr	r3, [r7, #4]
 8008528:	681b      	ldr	r3, [r3, #0]
 800852a:	689a      	ldr	r2, [r3, #8]
 800852c:	687b      	ldr	r3, [r7, #4]
 800852e:	681b      	ldr	r3, [r3, #0]
 8008530:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008534:	609a      	str	r2, [r3, #8]

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8008536:	687b      	ldr	r3, [r7, #4]
 8008538:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800853a:	2b00      	cmp	r3, #0
 800853c:	d013      	beq.n	8008566 <HAL_UART_IRQHandler+0x216>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800853e:	687b      	ldr	r3, [r7, #4]
 8008540:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8008542:	4a14      	ldr	r2, [pc, #80]	; (8008594 <HAL_UART_IRQHandler+0x244>)
 8008544:	639a      	str	r2, [r3, #56]	; 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008546:	687b      	ldr	r3, [r7, #4]
 8008548:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800854a:	4618      	mov	r0, r3
 800854c:	f7fb ffd4 	bl	80044f8 <HAL_DMA_Abort_IT>
 8008550:	4603      	mov	r3, r0
 8008552:	2b00      	cmp	r3, #0
 8008554:	d017      	beq.n	8008586 <HAL_UART_IRQHandler+0x236>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008556:	687b      	ldr	r3, [r7, #4]
 8008558:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800855a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800855c:	687a      	ldr	r2, [r7, #4]
 800855e:	6fd2      	ldr	r2, [r2, #124]	; 0x7c
 8008560:	4610      	mov	r0, r2
 8008562:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008564:	e00f      	b.n	8008586 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8008566:	6878      	ldr	r0, [r7, #4]
 8008568:	f000 f92f 	bl	80087ca <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800856c:	e00b      	b.n	8008586 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800856e:	6878      	ldr	r0, [r7, #4]
 8008570:	f000 f92b 	bl	80087ca <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008574:	e007      	b.n	8008586 <HAL_UART_IRQHandler+0x236>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8008576:	6878      	ldr	r0, [r7, #4]
 8008578:	f000 f927 	bl	80087ca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800857c:	687b      	ldr	r3, [r7, #4]
 800857e:	2200      	movs	r2, #0
 8008580:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
      }
    }
    return;
 8008584:	e10d      	b.n	80087a2 <HAL_UART_IRQHandler+0x452>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008586:	bf00      	nop
    return;
 8008588:	e10b      	b.n	80087a2 <HAL_UART_IRQHandler+0x452>
 800858a:	bf00      	nop
 800858c:	10000001 	.word	0x10000001
 8008590:	04000120 	.word	0x04000120
 8008594:	08009271 	.word	0x08009271

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008598:	687b      	ldr	r3, [r7, #4]
 800859a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800859c:	2b01      	cmp	r3, #1
 800859e:	f040 80ab 	bne.w	80086f8 <HAL_UART_IRQHandler+0x3a8>
      &&((isrflags & USART_ISR_IDLE) != 0U)
 80085a2:	69fb      	ldr	r3, [r7, #28]
 80085a4:	f003 0310 	and.w	r3, r3, #16
 80085a8:	2b00      	cmp	r3, #0
 80085aa:	f000 80a5 	beq.w	80086f8 <HAL_UART_IRQHandler+0x3a8>
      &&((cr1its & USART_ISR_IDLE) != 0U))
 80085ae:	69bb      	ldr	r3, [r7, #24]
 80085b0:	f003 0310 	and.w	r3, r3, #16
 80085b4:	2b00      	cmp	r3, #0
 80085b6:	f000 809f 	beq.w	80086f8 <HAL_UART_IRQHandler+0x3a8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 80085ba:	687b      	ldr	r3, [r7, #4]
 80085bc:	681b      	ldr	r3, [r3, #0]
 80085be:	2210      	movs	r2, #16
 80085c0:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80085c2:	687b      	ldr	r3, [r7, #4]
 80085c4:	681b      	ldr	r3, [r3, #0]
 80085c6:	689b      	ldr	r3, [r3, #8]
 80085c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80085cc:	2b40      	cmp	r3, #64	; 0x40
 80085ce:	d155      	bne.n	800867c <HAL_UART_IRQHandler+0x32c>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80085d0:	687b      	ldr	r3, [r7, #4]
 80085d2:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	685b      	ldr	r3, [r3, #4]
 80085d8:	813b      	strh	r3, [r7, #8]
      if (  (nb_remaining_rx_data > 0U)
 80085da:	893b      	ldrh	r3, [r7, #8]
 80085dc:	2b00      	cmp	r3, #0
 80085de:	f000 80e2 	beq.w	80087a6 <HAL_UART_IRQHandler+0x456>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 80085e2:	687b      	ldr	r3, [r7, #4]
 80085e4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80085e8:	893a      	ldrh	r2, [r7, #8]
 80085ea:	429a      	cmp	r2, r3
 80085ec:	f080 80db 	bcs.w	80087a6 <HAL_UART_IRQHandler+0x456>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80085f0:	687b      	ldr	r3, [r7, #4]
 80085f2:	893a      	ldrh	r2, [r7, #8]
 80085f4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 80085f8:	687b      	ldr	r3, [r7, #4]
 80085fa:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 80085fc:	681b      	ldr	r3, [r3, #0]
 80085fe:	681b      	ldr	r3, [r3, #0]
 8008600:	f003 0320 	and.w	r3, r3, #32
 8008604:	2b00      	cmp	r3, #0
 8008606:	d12b      	bne.n	8008660 <HAL_UART_IRQHandler+0x310>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	681b      	ldr	r3, [r3, #0]
 800860c:	681a      	ldr	r2, [r3, #0]
 800860e:	687b      	ldr	r3, [r7, #4]
 8008610:	681b      	ldr	r3, [r3, #0]
 8008612:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8008616:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008618:	687b      	ldr	r3, [r7, #4]
 800861a:	681b      	ldr	r3, [r3, #0]
 800861c:	689a      	ldr	r2, [r3, #8]
 800861e:	687b      	ldr	r3, [r7, #4]
 8008620:	681b      	ldr	r3, [r3, #0]
 8008622:	f022 0201 	bic.w	r2, r2, #1
 8008626:	609a      	str	r2, [r3, #8]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008628:	687b      	ldr	r3, [r7, #4]
 800862a:	681b      	ldr	r3, [r3, #0]
 800862c:	689a      	ldr	r2, [r3, #8]
 800862e:	687b      	ldr	r3, [r7, #4]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8008636:	609a      	str	r2, [r3, #8]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8008638:	687b      	ldr	r3, [r7, #4]
 800863a:	2220      	movs	r2, #32
 800863c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008640:	687b      	ldr	r3, [r7, #4]
 8008642:	2200      	movs	r2, #0
 8008644:	66da      	str	r2, [r3, #108]	; 0x6c

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008646:	687b      	ldr	r3, [r7, #4]
 8008648:	681b      	ldr	r3, [r3, #0]
 800864a:	681a      	ldr	r2, [r3, #0]
 800864c:	687b      	ldr	r3, [r7, #4]
 800864e:	681b      	ldr	r3, [r3, #0]
 8008650:	f022 0210 	bic.w	r2, r2, #16
 8008654:	601a      	str	r2, [r3, #0]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800865a:	4618      	mov	r0, r3
 800865c:	f7fb feee 	bl	800443c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8008666:	687b      	ldr	r3, [r7, #4]
 8008668:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800866c:	b29b      	uxth	r3, r3
 800866e:	1ad3      	subs	r3, r2, r3
 8008670:	b29b      	uxth	r3, r3
 8008672:	4619      	mov	r1, r3
 8008674:	6878      	ldr	r0, [r7, #4]
 8008676:	f000 f8b1 	bl	80087dc <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800867a:	e094      	b.n	80087a6 <HAL_UART_IRQHandler+0x456>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800867c:	687b      	ldr	r3, [r7, #4]
 800867e:	f8b3 205c 	ldrh.w	r2, [r3, #92]	; 0x5c
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008688:	b29b      	uxth	r3, r3
 800868a:	1ad3      	subs	r3, r2, r3
 800868c:	817b      	strh	r3, [r7, #10]
      if (  (huart->RxXferCount > 0U)
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8008694:	b29b      	uxth	r3, r3
 8008696:	2b00      	cmp	r3, #0
 8008698:	f000 8087 	beq.w	80087aa <HAL_UART_IRQHandler+0x45a>
          &&(nb_rx_data > 0U) )
 800869c:	897b      	ldrh	r3, [r7, #10]
 800869e:	2b00      	cmp	r3, #0
 80086a0:	f000 8083 	beq.w	80087aa <HAL_UART_IRQHandler+0x45a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	681a      	ldr	r2, [r3, #0]
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 80086b2:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	689b      	ldr	r3, [r3, #8]
 80086ba:	687a      	ldr	r2, [r7, #4]
 80086bc:	6812      	ldr	r2, [r2, #0]
 80086be:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80086c2:	f023 0301 	bic.w	r3, r3, #1
 80086c6:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	2220      	movs	r2, #32
 80086cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80086d0:	687b      	ldr	r3, [r7, #4]
 80086d2:	2200      	movs	r2, #0
 80086d4:	66da      	str	r2, [r3, #108]	; 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	2200      	movs	r2, #0
 80086da:	671a      	str	r2, [r3, #112]	; 0x70

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	681b      	ldr	r3, [r3, #0]
 80086e0:	681a      	ldr	r2, [r3, #0]
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	681b      	ldr	r3, [r3, #0]
 80086e6:	f022 0210 	bic.w	r2, r2, #16
 80086ea:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80086ec:	897b      	ldrh	r3, [r7, #10]
 80086ee:	4619      	mov	r1, r3
 80086f0:	6878      	ldr	r0, [r7, #4]
 80086f2:	f000 f873 	bl	80087dc <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 80086f6:	e058      	b.n	80087aa <HAL_UART_IRQHandler+0x45a>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 80086f8:	69fb      	ldr	r3, [r7, #28]
 80086fa:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 80086fe:	2b00      	cmp	r3, #0
 8008700:	d00d      	beq.n	800871e <HAL_UART_IRQHandler+0x3ce>
 8008702:	697b      	ldr	r3, [r7, #20]
 8008704:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008708:	2b00      	cmp	r3, #0
 800870a:	d008      	beq.n	800871e <HAL_UART_IRQHandler+0x3ce>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8008714:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8008716:	6878      	ldr	r0, [r7, #4]
 8008718:	f001 f8b6 	bl	8009888 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800871c:	e048      	b.n	80087b0 <HAL_UART_IRQHandler+0x460>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800871e:	69fb      	ldr	r3, [r7, #28]
 8008720:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008724:	2b00      	cmp	r3, #0
 8008726:	d012      	beq.n	800874e <HAL_UART_IRQHandler+0x3fe>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008728:	69bb      	ldr	r3, [r7, #24]
 800872a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800872e:	2b00      	cmp	r3, #0
 8008730:	d104      	bne.n	800873c <HAL_UART_IRQHandler+0x3ec>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008732:	697b      	ldr	r3, [r7, #20]
 8008734:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008738:	2b00      	cmp	r3, #0
 800873a:	d008      	beq.n	800874e <HAL_UART_IRQHandler+0x3fe>
  {
    if (huart->TxISR != NULL)
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008740:	2b00      	cmp	r3, #0
 8008742:	d034      	beq.n	80087ae <HAL_UART_IRQHandler+0x45e>
    {
      huart->TxISR(huart);
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8008748:	6878      	ldr	r0, [r7, #4]
 800874a:	4798      	blx	r3
    }
    return;
 800874c:	e02f      	b.n	80087ae <HAL_UART_IRQHandler+0x45e>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800874e:	69fb      	ldr	r3, [r7, #28]
 8008750:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008754:	2b00      	cmp	r3, #0
 8008756:	d008      	beq.n	800876a <HAL_UART_IRQHandler+0x41a>
 8008758:	69bb      	ldr	r3, [r7, #24]
 800875a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800875e:	2b00      	cmp	r3, #0
 8008760:	d003      	beq.n	800876a <HAL_UART_IRQHandler+0x41a>
  {
    UART_EndTransmit_IT(huart);
 8008762:	6878      	ldr	r0, [r7, #4]
 8008764:	f000 fd9a 	bl	800929c <UART_EndTransmit_IT>
    return;
 8008768:	e022      	b.n	80087b0 <HAL_UART_IRQHandler+0x460>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800876a:	69fb      	ldr	r3, [r7, #28]
 800876c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8008770:	2b00      	cmp	r3, #0
 8008772:	d008      	beq.n	8008786 <HAL_UART_IRQHandler+0x436>
 8008774:	69bb      	ldr	r3, [r7, #24]
 8008776:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 800877a:	2b00      	cmp	r3, #0
 800877c:	d003      	beq.n	8008786 <HAL_UART_IRQHandler+0x436>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800877e:	6878      	ldr	r0, [r7, #4]
 8008780:	f001 f894 	bl	80098ac <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008784:	e014      	b.n	80087b0 <HAL_UART_IRQHandler+0x460>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008786:	69fb      	ldr	r3, [r7, #28]
 8008788:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 800878c:	2b00      	cmp	r3, #0
 800878e:	d00f      	beq.n	80087b0 <HAL_UART_IRQHandler+0x460>
 8008790:	69bb      	ldr	r3, [r7, #24]
 8008792:	2b00      	cmp	r3, #0
 8008794:	da0c      	bge.n	80087b0 <HAL_UART_IRQHandler+0x460>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008796:	6878      	ldr	r0, [r7, #4]
 8008798:	f001 f87f 	bl	800989a <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800879c:	e008      	b.n	80087b0 <HAL_UART_IRQHandler+0x460>
      return;
 800879e:	bf00      	nop
 80087a0:	e006      	b.n	80087b0 <HAL_UART_IRQHandler+0x460>
    return;
 80087a2:	bf00      	nop
 80087a4:	e004      	b.n	80087b0 <HAL_UART_IRQHandler+0x460>
      return;
 80087a6:	bf00      	nop
 80087a8:	e002      	b.n	80087b0 <HAL_UART_IRQHandler+0x460>
      return;
 80087aa:	bf00      	nop
 80087ac:	e000      	b.n	80087b0 <HAL_UART_IRQHandler+0x460>
    return;
 80087ae:	bf00      	nop
  }
}
 80087b0:	3720      	adds	r7, #32
 80087b2:	46bd      	mov	sp, r7
 80087b4:	bd80      	pop	{r7, pc}
 80087b6:	bf00      	nop

080087b8 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 80087b8:	b480      	push	{r7}
 80087ba:	b083      	sub	sp, #12
 80087bc:	af00      	add	r7, sp, #0
 80087be:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 80087c0:	bf00      	nop
 80087c2:	370c      	adds	r7, #12
 80087c4:	46bd      	mov	sp, r7
 80087c6:	bc80      	pop	{r7}
 80087c8:	4770      	bx	lr

080087ca <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80087ca:	b480      	push	{r7}
 80087cc:	b083      	sub	sp, #12
 80087ce:	af00      	add	r7, sp, #0
 80087d0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80087d2:	bf00      	nop
 80087d4:	370c      	adds	r7, #12
 80087d6:	46bd      	mov	sp, r7
 80087d8:	bc80      	pop	{r7}
 80087da:	4770      	bx	lr

080087dc <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80087dc:	b480      	push	{r7}
 80087de:	b083      	sub	sp, #12
 80087e0:	af00      	add	r7, sp, #0
 80087e2:	6078      	str	r0, [r7, #4]
 80087e4:	460b      	mov	r3, r1
 80087e6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80087e8:	bf00      	nop
 80087ea:	370c      	adds	r7, #12
 80087ec:	46bd      	mov	sp, r7
 80087ee:	bc80      	pop	{r7}
 80087f0:	4770      	bx	lr
	...

080087f4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80087f4:	b5b0      	push	{r4, r5, r7, lr}
 80087f6:	b088      	sub	sp, #32
 80087f8:	af00      	add	r7, sp, #0
 80087fa:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80087fc:	2300      	movs	r3, #0
 80087fe:	76bb      	strb	r3, [r7, #26]
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008800:	687b      	ldr	r3, [r7, #4]
 8008802:	689a      	ldr	r2, [r3, #8]
 8008804:	687b      	ldr	r3, [r7, #4]
 8008806:	691b      	ldr	r3, [r3, #16]
 8008808:	431a      	orrs	r2, r3
 800880a:	687b      	ldr	r3, [r7, #4]
 800880c:	695b      	ldr	r3, [r3, #20]
 800880e:	431a      	orrs	r2, r3
 8008810:	687b      	ldr	r3, [r7, #4]
 8008812:	69db      	ldr	r3, [r3, #28]
 8008814:	4313      	orrs	r3, r2
 8008816:	61fb      	str	r3, [r7, #28]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008818:	687b      	ldr	r3, [r7, #4]
 800881a:	681b      	ldr	r3, [r3, #0]
 800881c:	681a      	ldr	r2, [r3, #0]
 800881e:	4bab      	ldr	r3, [pc, #684]	; (8008acc <UART_SetConfig+0x2d8>)
 8008820:	4013      	ands	r3, r2
 8008822:	687a      	ldr	r2, [r7, #4]
 8008824:	6812      	ldr	r2, [r2, #0]
 8008826:	69f9      	ldr	r1, [r7, #28]
 8008828:	430b      	orrs	r3, r1
 800882a:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	685b      	ldr	r3, [r3, #4]
 8008832:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8008836:	687b      	ldr	r3, [r7, #4]
 8008838:	68da      	ldr	r2, [r3, #12]
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	430a      	orrs	r2, r1
 8008840:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008842:	687b      	ldr	r3, [r7, #4]
 8008844:	699b      	ldr	r3, [r3, #24]
 8008846:	61fb      	str	r3, [r7, #28]

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	681b      	ldr	r3, [r3, #0]
 800884c:	4aa0      	ldr	r2, [pc, #640]	; (8008ad0 <UART_SetConfig+0x2dc>)
 800884e:	4293      	cmp	r3, r2
 8008850:	d004      	beq.n	800885c <UART_SetConfig+0x68>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	6a1b      	ldr	r3, [r3, #32]
 8008856:	69fa      	ldr	r2, [r7, #28]
 8008858:	4313      	orrs	r3, r2
 800885a:	61fb      	str	r3, [r7, #28]
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	689b      	ldr	r3, [r3, #8]
 8008862:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8008866:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 800886a:	687a      	ldr	r2, [r7, #4]
 800886c:	6812      	ldr	r2, [r2, #0]
 800886e:	69f9      	ldr	r1, [r7, #28]
 8008870:	430b      	orrs	r3, r1
 8008872:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800887a:	f023 010f 	bic.w	r1, r3, #15
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008882:	687b      	ldr	r3, [r7, #4]
 8008884:	681b      	ldr	r3, [r3, #0]
 8008886:	430a      	orrs	r2, r1
 8008888:	62da      	str	r2, [r3, #44]	; 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800888a:	687b      	ldr	r3, [r7, #4]
 800888c:	681b      	ldr	r3, [r3, #0]
 800888e:	4a91      	ldr	r2, [pc, #580]	; (8008ad4 <UART_SetConfig+0x2e0>)
 8008890:	4293      	cmp	r3, r2
 8008892:	d122      	bne.n	80088da <UART_SetConfig+0xe6>
 8008894:	2003      	movs	r0, #3
 8008896:	f7ff fc3b 	bl	8008110 <LL_RCC_GetUSARTClockSource>
 800889a:	4603      	mov	r3, r0
 800889c:	f5a3 3340 	sub.w	r3, r3, #196608	; 0x30000
 80088a0:	2b03      	cmp	r3, #3
 80088a2:	d817      	bhi.n	80088d4 <UART_SetConfig+0xe0>
 80088a4:	a201      	add	r2, pc, #4	; (adr r2, 80088ac <UART_SetConfig+0xb8>)
 80088a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088aa:	bf00      	nop
 80088ac:	080088bd 	.word	0x080088bd
 80088b0:	080088c9 	.word	0x080088c9
 80088b4:	080088c3 	.word	0x080088c3
 80088b8:	080088cf 	.word	0x080088cf
 80088bc:	2301      	movs	r3, #1
 80088be:	76fb      	strb	r3, [r7, #27]
 80088c0:	e072      	b.n	80089a8 <UART_SetConfig+0x1b4>
 80088c2:	2302      	movs	r3, #2
 80088c4:	76fb      	strb	r3, [r7, #27]
 80088c6:	e06f      	b.n	80089a8 <UART_SetConfig+0x1b4>
 80088c8:	2304      	movs	r3, #4
 80088ca:	76fb      	strb	r3, [r7, #27]
 80088cc:	e06c      	b.n	80089a8 <UART_SetConfig+0x1b4>
 80088ce:	2308      	movs	r3, #8
 80088d0:	76fb      	strb	r3, [r7, #27]
 80088d2:	e069      	b.n	80089a8 <UART_SetConfig+0x1b4>
 80088d4:	2310      	movs	r3, #16
 80088d6:	76fb      	strb	r3, [r7, #27]
 80088d8:	e066      	b.n	80089a8 <UART_SetConfig+0x1b4>
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	681b      	ldr	r3, [r3, #0]
 80088de:	4a7e      	ldr	r2, [pc, #504]	; (8008ad8 <UART_SetConfig+0x2e4>)
 80088e0:	4293      	cmp	r3, r2
 80088e2:	d134      	bne.n	800894e <UART_SetConfig+0x15a>
 80088e4:	200c      	movs	r0, #12
 80088e6:	f7ff fc13 	bl	8008110 <LL_RCC_GetUSARTClockSource>
 80088ea:	4603      	mov	r3, r0
 80088ec:	f5a3 2340 	sub.w	r3, r3, #786432	; 0xc0000
 80088f0:	2b0c      	cmp	r3, #12
 80088f2:	d829      	bhi.n	8008948 <UART_SetConfig+0x154>
 80088f4:	a201      	add	r2, pc, #4	; (adr r2, 80088fc <UART_SetConfig+0x108>)
 80088f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80088fa:	bf00      	nop
 80088fc:	08008931 	.word	0x08008931
 8008900:	08008949 	.word	0x08008949
 8008904:	08008949 	.word	0x08008949
 8008908:	08008949 	.word	0x08008949
 800890c:	0800893d 	.word	0x0800893d
 8008910:	08008949 	.word	0x08008949
 8008914:	08008949 	.word	0x08008949
 8008918:	08008949 	.word	0x08008949
 800891c:	08008937 	.word	0x08008937
 8008920:	08008949 	.word	0x08008949
 8008924:	08008949 	.word	0x08008949
 8008928:	08008949 	.word	0x08008949
 800892c:	08008943 	.word	0x08008943
 8008930:	2300      	movs	r3, #0
 8008932:	76fb      	strb	r3, [r7, #27]
 8008934:	e038      	b.n	80089a8 <UART_SetConfig+0x1b4>
 8008936:	2302      	movs	r3, #2
 8008938:	76fb      	strb	r3, [r7, #27]
 800893a:	e035      	b.n	80089a8 <UART_SetConfig+0x1b4>
 800893c:	2304      	movs	r3, #4
 800893e:	76fb      	strb	r3, [r7, #27]
 8008940:	e032      	b.n	80089a8 <UART_SetConfig+0x1b4>
 8008942:	2308      	movs	r3, #8
 8008944:	76fb      	strb	r3, [r7, #27]
 8008946:	e02f      	b.n	80089a8 <UART_SetConfig+0x1b4>
 8008948:	2310      	movs	r3, #16
 800894a:	76fb      	strb	r3, [r7, #27]
 800894c:	e02c      	b.n	80089a8 <UART_SetConfig+0x1b4>
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681b      	ldr	r3, [r3, #0]
 8008952:	4a5f      	ldr	r2, [pc, #380]	; (8008ad0 <UART_SetConfig+0x2dc>)
 8008954:	4293      	cmp	r3, r2
 8008956:	d125      	bne.n	80089a4 <UART_SetConfig+0x1b0>
 8008958:	f44f 6040 	mov.w	r0, #3072	; 0xc00
 800895c:	f7ff fbea 	bl	8008134 <LL_RCC_GetLPUARTClockSource>
 8008960:	4603      	mov	r3, r0
 8008962:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008966:	d017      	beq.n	8008998 <UART_SetConfig+0x1a4>
 8008968:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800896c:	d817      	bhi.n	800899e <UART_SetConfig+0x1aa>
 800896e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008972:	d00b      	beq.n	800898c <UART_SetConfig+0x198>
 8008974:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008978:	d811      	bhi.n	800899e <UART_SetConfig+0x1aa>
 800897a:	2b00      	cmp	r3, #0
 800897c:	d003      	beq.n	8008986 <UART_SetConfig+0x192>
 800897e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008982:	d006      	beq.n	8008992 <UART_SetConfig+0x19e>
 8008984:	e00b      	b.n	800899e <UART_SetConfig+0x1aa>
 8008986:	2300      	movs	r3, #0
 8008988:	76fb      	strb	r3, [r7, #27]
 800898a:	e00d      	b.n	80089a8 <UART_SetConfig+0x1b4>
 800898c:	2302      	movs	r3, #2
 800898e:	76fb      	strb	r3, [r7, #27]
 8008990:	e00a      	b.n	80089a8 <UART_SetConfig+0x1b4>
 8008992:	2304      	movs	r3, #4
 8008994:	76fb      	strb	r3, [r7, #27]
 8008996:	e007      	b.n	80089a8 <UART_SetConfig+0x1b4>
 8008998:	2308      	movs	r3, #8
 800899a:	76fb      	strb	r3, [r7, #27]
 800899c:	e004      	b.n	80089a8 <UART_SetConfig+0x1b4>
 800899e:	2310      	movs	r3, #16
 80089a0:	76fb      	strb	r3, [r7, #27]
 80089a2:	e001      	b.n	80089a8 <UART_SetConfig+0x1b4>
 80089a4:	2310      	movs	r3, #16
 80089a6:	76fb      	strb	r3, [r7, #27]

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80089a8:	687b      	ldr	r3, [r7, #4]
 80089aa:	681b      	ldr	r3, [r3, #0]
 80089ac:	4a48      	ldr	r2, [pc, #288]	; (8008ad0 <UART_SetConfig+0x2dc>)
 80089ae:	4293      	cmp	r3, r2
 80089b0:	f040 8098 	bne.w	8008ae4 <UART_SetConfig+0x2f0>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80089b4:	7efb      	ldrb	r3, [r7, #27]
 80089b6:	2b08      	cmp	r3, #8
 80089b8:	d823      	bhi.n	8008a02 <UART_SetConfig+0x20e>
 80089ba:	a201      	add	r2, pc, #4	; (adr r2, 80089c0 <UART_SetConfig+0x1cc>)
 80089bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80089c0:	080089e5 	.word	0x080089e5
 80089c4:	08008a03 	.word	0x08008a03
 80089c8:	080089ed 	.word	0x080089ed
 80089cc:	08008a03 	.word	0x08008a03
 80089d0:	080089f3 	.word	0x080089f3
 80089d4:	08008a03 	.word	0x08008a03
 80089d8:	08008a03 	.word	0x08008a03
 80089dc:	08008a03 	.word	0x08008a03
 80089e0:	080089fb 	.word	0x080089fb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80089e4:	f7fe f894 	bl	8006b10 <HAL_RCC_GetPCLK1Freq>
 80089e8:	6178      	str	r0, [r7, #20]
        break;
 80089ea:	e00f      	b.n	8008a0c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80089ec:	4b3b      	ldr	r3, [pc, #236]	; (8008adc <UART_SetConfig+0x2e8>)
 80089ee:	617b      	str	r3, [r7, #20]
        break;
 80089f0:	e00c      	b.n	8008a0c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80089f2:	f7fd ffd9 	bl	80069a8 <HAL_RCC_GetSysClockFreq>
 80089f6:	6178      	str	r0, [r7, #20]
        break;
 80089f8:	e008      	b.n	8008a0c <UART_SetConfig+0x218>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80089fa:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 80089fe:	617b      	str	r3, [r7, #20]
        break;
 8008a00:	e004      	b.n	8008a0c <UART_SetConfig+0x218>
      default:
        pclk = 0U;
 8008a02:	2300      	movs	r3, #0
 8008a04:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8008a06:	2301      	movs	r3, #1
 8008a08:	76bb      	strb	r3, [r7, #26]
        break;
 8008a0a:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8008a0c:	697b      	ldr	r3, [r7, #20]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	f000 8128 	beq.w	8008c64 <UART_SetConfig+0x470>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a18:	4a31      	ldr	r2, [pc, #196]	; (8008ae0 <UART_SetConfig+0x2ec>)
 8008a1a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008a1e:	461a      	mov	r2, r3
 8008a20:	697b      	ldr	r3, [r7, #20]
 8008a22:	fbb3 f3f2 	udiv	r3, r3, r2
 8008a26:	60bb      	str	r3, [r7, #8]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008a28:	687b      	ldr	r3, [r7, #4]
 8008a2a:	685a      	ldr	r2, [r3, #4]
 8008a2c:	4613      	mov	r3, r2
 8008a2e:	005b      	lsls	r3, r3, #1
 8008a30:	4413      	add	r3, r2
 8008a32:	68ba      	ldr	r2, [r7, #8]
 8008a34:	429a      	cmp	r2, r3
 8008a36:	d305      	bcc.n	8008a44 <UART_SetConfig+0x250>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	685b      	ldr	r3, [r3, #4]
 8008a3c:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008a3e:	68ba      	ldr	r2, [r7, #8]
 8008a40:	429a      	cmp	r2, r3
 8008a42:	d902      	bls.n	8008a4a <UART_SetConfig+0x256>
      {
        ret = HAL_ERROR;
 8008a44:	2301      	movs	r3, #1
 8008a46:	76bb      	strb	r3, [r7, #26]
 8008a48:	e10c      	b.n	8008c64 <UART_SetConfig+0x470>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008a4a:	697b      	ldr	r3, [r7, #20]
 8008a4c:	4618      	mov	r0, r3
 8008a4e:	f04f 0100 	mov.w	r1, #0
 8008a52:	687b      	ldr	r3, [r7, #4]
 8008a54:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008a56:	4a22      	ldr	r2, [pc, #136]	; (8008ae0 <UART_SetConfig+0x2ec>)
 8008a58:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008a5c:	b29a      	uxth	r2, r3
 8008a5e:	f04f 0300 	mov.w	r3, #0
 8008a62:	f7f7 ff5b 	bl	800091c <__aeabi_uldivmod>
 8008a66:	4602      	mov	r2, r0
 8008a68:	460b      	mov	r3, r1
 8008a6a:	4610      	mov	r0, r2
 8008a6c:	4619      	mov	r1, r3
 8008a6e:	f04f 0200 	mov.w	r2, #0
 8008a72:	f04f 0300 	mov.w	r3, #0
 8008a76:	020b      	lsls	r3, r1, #8
 8008a78:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8008a7c:	0202      	lsls	r2, r0, #8
 8008a7e:	6879      	ldr	r1, [r7, #4]
 8008a80:	6849      	ldr	r1, [r1, #4]
 8008a82:	0849      	lsrs	r1, r1, #1
 8008a84:	4608      	mov	r0, r1
 8008a86:	f04f 0100 	mov.w	r1, #0
 8008a8a:	1814      	adds	r4, r2, r0
 8008a8c:	eb43 0501 	adc.w	r5, r3, r1
 8008a90:	687b      	ldr	r3, [r7, #4]
 8008a92:	685b      	ldr	r3, [r3, #4]
 8008a94:	461a      	mov	r2, r3
 8008a96:	f04f 0300 	mov.w	r3, #0
 8008a9a:	4620      	mov	r0, r4
 8008a9c:	4629      	mov	r1, r5
 8008a9e:	f7f7 ff3d 	bl	800091c <__aeabi_uldivmod>
 8008aa2:	4602      	mov	r2, r0
 8008aa4:	460b      	mov	r3, r1
 8008aa6:	4613      	mov	r3, r2
 8008aa8:	613b      	str	r3, [r7, #16]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008aaa:	693b      	ldr	r3, [r7, #16]
 8008aac:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008ab0:	d308      	bcc.n	8008ac4 <UART_SetConfig+0x2d0>
 8008ab2:	693b      	ldr	r3, [r7, #16]
 8008ab4:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008ab8:	d204      	bcs.n	8008ac4 <UART_SetConfig+0x2d0>
        {
          huart->Instance->BRR = usartdiv;
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	693a      	ldr	r2, [r7, #16]
 8008ac0:	60da      	str	r2, [r3, #12]
 8008ac2:	e0cf      	b.n	8008c64 <UART_SetConfig+0x470>
        }
        else
        {
          ret = HAL_ERROR;
 8008ac4:	2301      	movs	r3, #1
 8008ac6:	76bb      	strb	r3, [r7, #26]
 8008ac8:	e0cc      	b.n	8008c64 <UART_SetConfig+0x470>
 8008aca:	bf00      	nop
 8008acc:	cfff69f3 	.word	0xcfff69f3
 8008ad0:	40008000 	.word	0x40008000
 8008ad4:	40013800 	.word	0x40013800
 8008ad8:	40004400 	.word	0x40004400
 8008adc:	00f42400 	.word	0x00f42400
 8008ae0:	0801aa80 	.word	0x0801aa80
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008ae4:	687b      	ldr	r3, [r7, #4]
 8008ae6:	69db      	ldr	r3, [r3, #28]
 8008ae8:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8008aec:	d165      	bne.n	8008bba <UART_SetConfig+0x3c6>
  {
    switch (clocksource)
 8008aee:	7efb      	ldrb	r3, [r7, #27]
 8008af0:	2b08      	cmp	r3, #8
 8008af2:	d828      	bhi.n	8008b46 <UART_SetConfig+0x352>
 8008af4:	a201      	add	r2, pc, #4	; (adr r2, 8008afc <UART_SetConfig+0x308>)
 8008af6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008afa:	bf00      	nop
 8008afc:	08008b21 	.word	0x08008b21
 8008b00:	08008b29 	.word	0x08008b29
 8008b04:	08008b31 	.word	0x08008b31
 8008b08:	08008b47 	.word	0x08008b47
 8008b0c:	08008b37 	.word	0x08008b37
 8008b10:	08008b47 	.word	0x08008b47
 8008b14:	08008b47 	.word	0x08008b47
 8008b18:	08008b47 	.word	0x08008b47
 8008b1c:	08008b3f 	.word	0x08008b3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008b20:	f7fd fff6 	bl	8006b10 <HAL_RCC_GetPCLK1Freq>
 8008b24:	6178      	str	r0, [r7, #20]
        break;
 8008b26:	e013      	b.n	8008b50 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008b28:	f7fe f804 	bl	8006b34 <HAL_RCC_GetPCLK2Freq>
 8008b2c:	6178      	str	r0, [r7, #20]
        break;
 8008b2e:	e00f      	b.n	8008b50 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008b30:	4b56      	ldr	r3, [pc, #344]	; (8008c8c <UART_SetConfig+0x498>)
 8008b32:	617b      	str	r3, [r7, #20]
        break;
 8008b34:	e00c      	b.n	8008b50 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008b36:	f7fd ff37 	bl	80069a8 <HAL_RCC_GetSysClockFreq>
 8008b3a:	6178      	str	r0, [r7, #20]
        break;
 8008b3c:	e008      	b.n	8008b50 <UART_SetConfig+0x35c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008b3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008b42:	617b      	str	r3, [r7, #20]
        break;
 8008b44:	e004      	b.n	8008b50 <UART_SetConfig+0x35c>
      default:
        pclk = 0U;
 8008b46:	2300      	movs	r3, #0
 8008b48:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8008b4a:	2301      	movs	r3, #1
 8008b4c:	76bb      	strb	r3, [r7, #26]
        break;
 8008b4e:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008b50:	697b      	ldr	r3, [r7, #20]
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	f000 8086 	beq.w	8008c64 <UART_SetConfig+0x470>
    {
      usartdiv = (uint16_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008b58:	687b      	ldr	r3, [r7, #4]
 8008b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008b5c:	4a4c      	ldr	r2, [pc, #304]	; (8008c90 <UART_SetConfig+0x49c>)
 8008b5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008b62:	461a      	mov	r2, r3
 8008b64:	697b      	ldr	r3, [r7, #20]
 8008b66:	fbb3 f3f2 	udiv	r3, r3, r2
 8008b6a:	005a      	lsls	r2, r3, #1
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	685b      	ldr	r3, [r3, #4]
 8008b70:	085b      	lsrs	r3, r3, #1
 8008b72:	441a      	add	r2, r3
 8008b74:	687b      	ldr	r3, [r7, #4]
 8008b76:	685b      	ldr	r3, [r3, #4]
 8008b78:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b7c:	b29b      	uxth	r3, r3
 8008b7e:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008b80:	693b      	ldr	r3, [r7, #16]
 8008b82:	2b0f      	cmp	r3, #15
 8008b84:	d916      	bls.n	8008bb4 <UART_SetConfig+0x3c0>
 8008b86:	693b      	ldr	r3, [r7, #16]
 8008b88:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b8c:	d212      	bcs.n	8008bb4 <UART_SetConfig+0x3c0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8008b8e:	693b      	ldr	r3, [r7, #16]
 8008b90:	b29b      	uxth	r3, r3
 8008b92:	f023 030f 	bic.w	r3, r3, #15
 8008b96:	81fb      	strh	r3, [r7, #14]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008b98:	693b      	ldr	r3, [r7, #16]
 8008b9a:	085b      	lsrs	r3, r3, #1
 8008b9c:	b29b      	uxth	r3, r3
 8008b9e:	f003 0307 	and.w	r3, r3, #7
 8008ba2:	b29a      	uxth	r2, r3
 8008ba4:	89fb      	ldrh	r3, [r7, #14]
 8008ba6:	4313      	orrs	r3, r2
 8008ba8:	81fb      	strh	r3, [r7, #14]
        huart->Instance->BRR = brrtemp;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	681b      	ldr	r3, [r3, #0]
 8008bae:	89fa      	ldrh	r2, [r7, #14]
 8008bb0:	60da      	str	r2, [r3, #12]
 8008bb2:	e057      	b.n	8008c64 <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 8008bb4:	2301      	movs	r3, #1
 8008bb6:	76bb      	strb	r3, [r7, #26]
 8008bb8:	e054      	b.n	8008c64 <UART_SetConfig+0x470>
      }
    }
  }
  else
  {
    switch (clocksource)
 8008bba:	7efb      	ldrb	r3, [r7, #27]
 8008bbc:	2b08      	cmp	r3, #8
 8008bbe:	d828      	bhi.n	8008c12 <UART_SetConfig+0x41e>
 8008bc0:	a201      	add	r2, pc, #4	; (adr r2, 8008bc8 <UART_SetConfig+0x3d4>)
 8008bc2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008bc6:	bf00      	nop
 8008bc8:	08008bed 	.word	0x08008bed
 8008bcc:	08008bf5 	.word	0x08008bf5
 8008bd0:	08008bfd 	.word	0x08008bfd
 8008bd4:	08008c13 	.word	0x08008c13
 8008bd8:	08008c03 	.word	0x08008c03
 8008bdc:	08008c13 	.word	0x08008c13
 8008be0:	08008c13 	.word	0x08008c13
 8008be4:	08008c13 	.word	0x08008c13
 8008be8:	08008c0b 	.word	0x08008c0b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008bec:	f7fd ff90 	bl	8006b10 <HAL_RCC_GetPCLK1Freq>
 8008bf0:	6178      	str	r0, [r7, #20]
        break;
 8008bf2:	e013      	b.n	8008c1c <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8008bf4:	f7fd ff9e 	bl	8006b34 <HAL_RCC_GetPCLK2Freq>
 8008bf8:	6178      	str	r0, [r7, #20]
        break;
 8008bfa:	e00f      	b.n	8008c1c <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008bfc:	4b23      	ldr	r3, [pc, #140]	; (8008c8c <UART_SetConfig+0x498>)
 8008bfe:	617b      	str	r3, [r7, #20]
        break;
 8008c00:	e00c      	b.n	8008c1c <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008c02:	f7fd fed1 	bl	80069a8 <HAL_RCC_GetSysClockFreq>
 8008c06:	6178      	str	r0, [r7, #20]
        break;
 8008c08:	e008      	b.n	8008c1c <UART_SetConfig+0x428>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8008c0a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8008c0e:	617b      	str	r3, [r7, #20]
        break;
 8008c10:	e004      	b.n	8008c1c <UART_SetConfig+0x428>
      default:
        pclk = 0U;
 8008c12:	2300      	movs	r3, #0
 8008c14:	617b      	str	r3, [r7, #20]
        ret = HAL_ERROR;
 8008c16:	2301      	movs	r3, #1
 8008c18:	76bb      	strb	r3, [r7, #26]
        break;
 8008c1a:	bf00      	nop
    }

    if (pclk != 0U)
 8008c1c:	697b      	ldr	r3, [r7, #20]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	d020      	beq.n	8008c64 <UART_SetConfig+0x470>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint16_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008c22:	687b      	ldr	r3, [r7, #4]
 8008c24:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8008c26:	4a1a      	ldr	r2, [pc, #104]	; (8008c90 <UART_SetConfig+0x49c>)
 8008c28:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008c2c:	461a      	mov	r2, r3
 8008c2e:	697b      	ldr	r3, [r7, #20]
 8008c30:	fbb3 f2f2 	udiv	r2, r3, r2
 8008c34:	687b      	ldr	r3, [r7, #4]
 8008c36:	685b      	ldr	r3, [r3, #4]
 8008c38:	085b      	lsrs	r3, r3, #1
 8008c3a:	441a      	add	r2, r3
 8008c3c:	687b      	ldr	r3, [r7, #4]
 8008c3e:	685b      	ldr	r3, [r3, #4]
 8008c40:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c44:	b29b      	uxth	r3, r3
 8008c46:	613b      	str	r3, [r7, #16]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008c48:	693b      	ldr	r3, [r7, #16]
 8008c4a:	2b0f      	cmp	r3, #15
 8008c4c:	d908      	bls.n	8008c60 <UART_SetConfig+0x46c>
 8008c4e:	693b      	ldr	r3, [r7, #16]
 8008c50:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008c54:	d204      	bcs.n	8008c60 <UART_SetConfig+0x46c>
      {
        huart->Instance->BRR = usartdiv;
 8008c56:	687b      	ldr	r3, [r7, #4]
 8008c58:	681b      	ldr	r3, [r3, #0]
 8008c5a:	693a      	ldr	r2, [r7, #16]
 8008c5c:	60da      	str	r2, [r3, #12]
 8008c5e:	e001      	b.n	8008c64 <UART_SetConfig+0x470>
      }
      else
      {
        ret = HAL_ERROR;
 8008c60:	2301      	movs	r3, #1
 8008c62:	76bb      	strb	r3, [r7, #26]
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8008c64:	687b      	ldr	r3, [r7, #4]
 8008c66:	2201      	movs	r2, #1
 8008c68:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8008c6c:	687b      	ldr	r3, [r7, #4]
 8008c6e:	2201      	movs	r2, #1
 8008c70:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8008c74:	687b      	ldr	r3, [r7, #4]
 8008c76:	2200      	movs	r2, #0
 8008c78:	671a      	str	r2, [r3, #112]	; 0x70
  huart->TxISR = NULL;
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	2200      	movs	r2, #0
 8008c7e:	675a      	str	r2, [r3, #116]	; 0x74

  return ret;
 8008c80:	7ebb      	ldrb	r3, [r7, #26]
}
 8008c82:	4618      	mov	r0, r3
 8008c84:	3720      	adds	r7, #32
 8008c86:	46bd      	mov	sp, r7
 8008c88:	bdb0      	pop	{r4, r5, r7, pc}
 8008c8a:	bf00      	nop
 8008c8c:	00f42400 	.word	0x00f42400
 8008c90:	0801aa80 	.word	0x0801aa80

08008c94 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008c94:	b480      	push	{r7}
 8008c96:	b083      	sub	sp, #12
 8008c98:	af00      	add	r7, sp, #0
 8008c9a:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ca0:	f003 0301 	and.w	r3, r3, #1
 8008ca4:	2b00      	cmp	r3, #0
 8008ca6:	d00a      	beq.n	8008cbe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8008ca8:	687b      	ldr	r3, [r7, #4]
 8008caa:	681b      	ldr	r3, [r3, #0]
 8008cac:	685b      	ldr	r3, [r3, #4]
 8008cae:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008cb6:	687b      	ldr	r3, [r7, #4]
 8008cb8:	681b      	ldr	r3, [r3, #0]
 8008cba:	430a      	orrs	r2, r1
 8008cbc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8008cbe:	687b      	ldr	r3, [r7, #4]
 8008cc0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008cc2:	f003 0302 	and.w	r3, r3, #2
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d00a      	beq.n	8008ce0 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	685b      	ldr	r3, [r3, #4]
 8008cd0:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8008cd4:	687b      	ldr	r3, [r7, #4]
 8008cd6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	681b      	ldr	r3, [r3, #0]
 8008cdc:	430a      	orrs	r2, r1
 8008cde:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008ce4:	f003 0304 	and.w	r3, r3, #4
 8008ce8:	2b00      	cmp	r3, #0
 8008cea:	d00a      	beq.n	8008d02 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8008cec:	687b      	ldr	r3, [r7, #4]
 8008cee:	681b      	ldr	r3, [r3, #0]
 8008cf0:	685b      	ldr	r3, [r3, #4]
 8008cf2:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8008cf6:	687b      	ldr	r3, [r7, #4]
 8008cf8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	430a      	orrs	r2, r1
 8008d00:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008d02:	687b      	ldr	r3, [r7, #4]
 8008d04:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d06:	f003 0308 	and.w	r3, r3, #8
 8008d0a:	2b00      	cmp	r3, #0
 8008d0c:	d00a      	beq.n	8008d24 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	681b      	ldr	r3, [r3, #0]
 8008d12:	685b      	ldr	r3, [r3, #4]
 8008d14:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8008d18:	687b      	ldr	r3, [r7, #4]
 8008d1a:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	681b      	ldr	r3, [r3, #0]
 8008d20:	430a      	orrs	r2, r1
 8008d22:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008d24:	687b      	ldr	r3, [r7, #4]
 8008d26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d28:	f003 0310 	and.w	r3, r3, #16
 8008d2c:	2b00      	cmp	r3, #0
 8008d2e:	d00a      	beq.n	8008d46 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	681b      	ldr	r3, [r3, #0]
 8008d34:	689b      	ldr	r3, [r3, #8]
 8008d36:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8008d3a:	687b      	ldr	r3, [r7, #4]
 8008d3c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008d3e:	687b      	ldr	r3, [r7, #4]
 8008d40:	681b      	ldr	r3, [r3, #0]
 8008d42:	430a      	orrs	r2, r1
 8008d44:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008d46:	687b      	ldr	r3, [r7, #4]
 8008d48:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d4a:	f003 0320 	and.w	r3, r3, #32
 8008d4e:	2b00      	cmp	r3, #0
 8008d50:	d00a      	beq.n	8008d68 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8008d52:	687b      	ldr	r3, [r7, #4]
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	689b      	ldr	r3, [r3, #8]
 8008d58:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8008d5c:	687b      	ldr	r3, [r7, #4]
 8008d5e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8008d60:	687b      	ldr	r3, [r7, #4]
 8008d62:	681b      	ldr	r3, [r3, #0]
 8008d64:	430a      	orrs	r2, r1
 8008d66:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008d6c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008d70:	2b00      	cmp	r3, #0
 8008d72:	d01a      	beq.n	8008daa <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008d74:	687b      	ldr	r3, [r7, #4]
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	685b      	ldr	r3, [r3, #4]
 8008d7a:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8008d7e:	687b      	ldr	r3, [r7, #4]
 8008d80:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008d82:	687b      	ldr	r3, [r7, #4]
 8008d84:	681b      	ldr	r3, [r3, #0]
 8008d86:	430a      	orrs	r2, r1
 8008d88:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008d8a:	687b      	ldr	r3, [r7, #4]
 8008d8c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008d8e:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8008d92:	d10a      	bne.n	8008daa <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008d94:	687b      	ldr	r3, [r7, #4]
 8008d96:	681b      	ldr	r3, [r3, #0]
 8008d98:	685b      	ldr	r3, [r3, #4]
 8008d9a:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8008d9e:	687b      	ldr	r3, [r7, #4]
 8008da0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8008da2:	687b      	ldr	r3, [r7, #4]
 8008da4:	681b      	ldr	r3, [r3, #0]
 8008da6:	430a      	orrs	r2, r1
 8008da8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008daa:	687b      	ldr	r3, [r7, #4]
 8008dac:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8008dae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8008db2:	2b00      	cmp	r3, #0
 8008db4:	d00a      	beq.n	8008dcc <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008db6:	687b      	ldr	r3, [r7, #4]
 8008db8:	681b      	ldr	r3, [r3, #0]
 8008dba:	685b      	ldr	r3, [r3, #4]
 8008dbc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8008dc0:	687b      	ldr	r3, [r7, #4]
 8008dc2:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8008dc4:	687b      	ldr	r3, [r7, #4]
 8008dc6:	681b      	ldr	r3, [r3, #0]
 8008dc8:	430a      	orrs	r2, r1
 8008dca:	605a      	str	r2, [r3, #4]
  }
}
 8008dcc:	bf00      	nop
 8008dce:	370c      	adds	r7, #12
 8008dd0:	46bd      	mov	sp, r7
 8008dd2:	bc80      	pop	{r7}
 8008dd4:	4770      	bx	lr

08008dd6 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8008dd6:	b580      	push	{r7, lr}
 8008dd8:	b086      	sub	sp, #24
 8008dda:	af02      	add	r7, sp, #8
 8008ddc:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	2200      	movs	r2, #0
 8008de2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8008de6:	f7f9 f929 	bl	800203c <HAL_GetTick>
 8008dea:	60f8      	str	r0, [r7, #12]

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8008dec:	687b      	ldr	r3, [r7, #4]
 8008dee:	681b      	ldr	r3, [r3, #0]
 8008df0:	681b      	ldr	r3, [r3, #0]
 8008df2:	f003 0308 	and.w	r3, r3, #8
 8008df6:	2b08      	cmp	r3, #8
 8008df8:	d10e      	bne.n	8008e18 <UART_CheckIdleState+0x42>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008dfa:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008dfe:	9300      	str	r3, [sp, #0]
 8008e00:	68fb      	ldr	r3, [r7, #12]
 8008e02:	2200      	movs	r2, #0
 8008e04:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8008e08:	6878      	ldr	r0, [r7, #4]
 8008e0a:	f000 f82f 	bl	8008e6c <UART_WaitOnFlagUntilTimeout>
 8008e0e:	4603      	mov	r3, r0
 8008e10:	2b00      	cmp	r3, #0
 8008e12:	d001      	beq.n	8008e18 <UART_CheckIdleState+0x42>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008e14:	2303      	movs	r3, #3
 8008e16:	e025      	b.n	8008e64 <UART_CheckIdleState+0x8e>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008e18:	687b      	ldr	r3, [r7, #4]
 8008e1a:	681b      	ldr	r3, [r3, #0]
 8008e1c:	681b      	ldr	r3, [r3, #0]
 8008e1e:	f003 0304 	and.w	r3, r3, #4
 8008e22:	2b04      	cmp	r3, #4
 8008e24:	d10e      	bne.n	8008e44 <UART_CheckIdleState+0x6e>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008e26:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8008e2a:	9300      	str	r3, [sp, #0]
 8008e2c:	68fb      	ldr	r3, [r7, #12]
 8008e2e:	2200      	movs	r2, #0
 8008e30:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8008e34:	6878      	ldr	r0, [r7, #4]
 8008e36:	f000 f819 	bl	8008e6c <UART_WaitOnFlagUntilTimeout>
 8008e3a:	4603      	mov	r3, r0
 8008e3c:	2b00      	cmp	r3, #0
 8008e3e:	d001      	beq.n	8008e44 <UART_CheckIdleState+0x6e>
    {
      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008e40:	2303      	movs	r3, #3
 8008e42:	e00f      	b.n	8008e64 <UART_CheckIdleState+0x8e>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	2220      	movs	r2, #32
 8008e48:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  huart->RxState = HAL_UART_STATE_READY;
 8008e4c:	687b      	ldr	r3, [r7, #4]
 8008e4e:	2220      	movs	r2, #32
 8008e50:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008e54:	687b      	ldr	r3, [r7, #4]
 8008e56:	2200      	movs	r2, #0
 8008e58:	66da      	str	r2, [r3, #108]	; 0x6c

  __HAL_UNLOCK(huart);
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	2200      	movs	r2, #0
 8008e5e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8008e62:	2300      	movs	r3, #0
}
 8008e64:	4618      	mov	r0, r3
 8008e66:	3710      	adds	r7, #16
 8008e68:	46bd      	mov	sp, r7
 8008e6a:	bd80      	pop	{r7, pc}

08008e6c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008e6c:	b580      	push	{r7, lr}
 8008e6e:	b084      	sub	sp, #16
 8008e70:	af00      	add	r7, sp, #0
 8008e72:	60f8      	str	r0, [r7, #12]
 8008e74:	60b9      	str	r1, [r7, #8]
 8008e76:	603b      	str	r3, [r7, #0]
 8008e78:	4613      	mov	r3, r2
 8008e7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008e7c:	e062      	b.n	8008f44 <UART_WaitOnFlagUntilTimeout+0xd8>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8008e7e:	69bb      	ldr	r3, [r7, #24]
 8008e80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008e84:	d05e      	beq.n	8008f44 <UART_WaitOnFlagUntilTimeout+0xd8>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008e86:	f7f9 f8d9 	bl	800203c <HAL_GetTick>
 8008e8a:	4602      	mov	r2, r0
 8008e8c:	683b      	ldr	r3, [r7, #0]
 8008e8e:	1ad3      	subs	r3, r2, r3
 8008e90:	69ba      	ldr	r2, [r7, #24]
 8008e92:	429a      	cmp	r2, r3
 8008e94:	d302      	bcc.n	8008e9c <UART_WaitOnFlagUntilTimeout+0x30>
 8008e96:	69bb      	ldr	r3, [r7, #24]
 8008e98:	2b00      	cmp	r3, #0
 8008e9a:	d11d      	bne.n	8008ed8 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
           interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008e9c:	68fb      	ldr	r3, [r7, #12]
 8008e9e:	681b      	ldr	r3, [r3, #0]
 8008ea0:	681a      	ldr	r2, [r3, #0]
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	681b      	ldr	r3, [r3, #0]
 8008ea6:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008eaa:	601a      	str	r2, [r3, #0]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008eac:	68fb      	ldr	r3, [r7, #12]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	689a      	ldr	r2, [r3, #8]
 8008eb2:	68fb      	ldr	r3, [r7, #12]
 8008eb4:	681b      	ldr	r3, [r3, #0]
 8008eb6:	f022 0201 	bic.w	r2, r2, #1
 8008eba:	609a      	str	r2, [r3, #8]

        huart->gState = HAL_UART_STATE_READY;
 8008ebc:	68fb      	ldr	r3, [r7, #12]
 8008ebe:	2220      	movs	r2, #32
 8008ec0:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8008ec4:	68fb      	ldr	r3, [r7, #12]
 8008ec6:	2220      	movs	r2, #32
 8008ec8:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        __HAL_UNLOCK(huart);
 8008ecc:	68fb      	ldr	r3, [r7, #12]
 8008ece:	2200      	movs	r2, #0
 8008ed0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

        return HAL_TIMEOUT;
 8008ed4:	2303      	movs	r3, #3
 8008ed6:	e045      	b.n	8008f64 <UART_WaitOnFlagUntilTimeout+0xf8>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8008ed8:	68fb      	ldr	r3, [r7, #12]
 8008eda:	681b      	ldr	r3, [r3, #0]
 8008edc:	681b      	ldr	r3, [r3, #0]
 8008ede:	f003 0304 	and.w	r3, r3, #4
 8008ee2:	2b00      	cmp	r3, #0
 8008ee4:	d02e      	beq.n	8008f44 <UART_WaitOnFlagUntilTimeout+0xd8>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	681b      	ldr	r3, [r3, #0]
 8008eea:	69db      	ldr	r3, [r3, #28]
 8008eec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008ef0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008ef4:	d126      	bne.n	8008f44 <UART_WaitOnFlagUntilTimeout+0xd8>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008ef6:	68fb      	ldr	r3, [r7, #12]
 8008ef8:	681b      	ldr	r3, [r3, #0]
 8008efa:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8008efe:	621a      	str	r2, [r3, #32]

          /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error)
             interrupts for the interrupt process */
          CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_TXEIE_TXFNFIE));
 8008f00:	68fb      	ldr	r3, [r7, #12]
 8008f02:	681b      	ldr	r3, [r3, #0]
 8008f04:	681a      	ldr	r2, [r3, #0]
 8008f06:	68fb      	ldr	r3, [r7, #12]
 8008f08:	681b      	ldr	r3, [r3, #0]
 8008f0a:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 8008f0e:	601a      	str	r2, [r3, #0]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	689a      	ldr	r2, [r3, #8]
 8008f16:	68fb      	ldr	r3, [r7, #12]
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	f022 0201 	bic.w	r2, r2, #1
 8008f1e:	609a      	str	r2, [r3, #8]

          huart->gState = HAL_UART_STATE_READY;
 8008f20:	68fb      	ldr	r3, [r7, #12]
 8008f22:	2220      	movs	r2, #32
 8008f24:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8008f28:	68fb      	ldr	r3, [r7, #12]
 8008f2a:	2220      	movs	r2, #32
 8008f2c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8008f30:	68fb      	ldr	r3, [r7, #12]
 8008f32:	2220      	movs	r2, #32
 8008f34:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8008f38:	68fb      	ldr	r3, [r7, #12]
 8008f3a:	2200      	movs	r2, #0
 8008f3c:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

          return HAL_TIMEOUT;
 8008f40:	2303      	movs	r3, #3
 8008f42:	e00f      	b.n	8008f64 <UART_WaitOnFlagUntilTimeout+0xf8>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008f44:	68fb      	ldr	r3, [r7, #12]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	69da      	ldr	r2, [r3, #28]
 8008f4a:	68bb      	ldr	r3, [r7, #8]
 8008f4c:	4013      	ands	r3, r2
 8008f4e:	68ba      	ldr	r2, [r7, #8]
 8008f50:	429a      	cmp	r2, r3
 8008f52:	bf0c      	ite	eq
 8008f54:	2301      	moveq	r3, #1
 8008f56:	2300      	movne	r3, #0
 8008f58:	b2db      	uxtb	r3, r3
 8008f5a:	461a      	mov	r2, r3
 8008f5c:	79fb      	ldrb	r3, [r7, #7]
 8008f5e:	429a      	cmp	r2, r3
 8008f60:	d08d      	beq.n	8008e7e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8008f62:	2300      	movs	r3, #0
}
 8008f64:	4618      	mov	r0, r3
 8008f66:	3710      	adds	r7, #16
 8008f68:	46bd      	mov	sp, r7
 8008f6a:	bd80      	pop	{r7, pc}

08008f6c <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8008f6c:	b480      	push	{r7}
 8008f6e:	b085      	sub	sp, #20
 8008f70:	af00      	add	r7, sp, #0
 8008f72:	60f8      	str	r0, [r7, #12]
 8008f74:	60b9      	str	r1, [r7, #8]
 8008f76:	4613      	mov	r3, r2
 8008f78:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 8008f7a:	68fb      	ldr	r3, [r7, #12]
 8008f7c:	68ba      	ldr	r2, [r7, #8]
 8008f7e:	659a      	str	r2, [r3, #88]	; 0x58
  huart->RxXferSize  = Size;
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	88fa      	ldrh	r2, [r7, #6]
 8008f84:	f8a3 205c 	strh.w	r2, [r3, #92]	; 0x5c
  huart->RxXferCount = Size;
 8008f88:	68fb      	ldr	r3, [r7, #12]
 8008f8a:	88fa      	ldrh	r2, [r7, #6]
 8008f8c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->RxISR       = NULL;
 8008f90:	68fb      	ldr	r3, [r7, #12]
 8008f92:	2200      	movs	r2, #0
 8008f94:	671a      	str	r2, [r3, #112]	; 0x70

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	689b      	ldr	r3, [r3, #8]
 8008f9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8008f9e:	d10e      	bne.n	8008fbe <UART_Start_Receive_IT+0x52>
 8008fa0:	68fb      	ldr	r3, [r7, #12]
 8008fa2:	691b      	ldr	r3, [r3, #16]
 8008fa4:	2b00      	cmp	r3, #0
 8008fa6:	d105      	bne.n	8008fb4 <UART_Start_Receive_IT+0x48>
 8008fa8:	68fb      	ldr	r3, [r7, #12]
 8008faa:	f240 12ff 	movw	r2, #511	; 0x1ff
 8008fae:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008fb2:	e02d      	b.n	8009010 <UART_Start_Receive_IT+0xa4>
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	22ff      	movs	r2, #255	; 0xff
 8008fb8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008fbc:	e028      	b.n	8009010 <UART_Start_Receive_IT+0xa4>
 8008fbe:	68fb      	ldr	r3, [r7, #12]
 8008fc0:	689b      	ldr	r3, [r3, #8]
 8008fc2:	2b00      	cmp	r3, #0
 8008fc4:	d10d      	bne.n	8008fe2 <UART_Start_Receive_IT+0x76>
 8008fc6:	68fb      	ldr	r3, [r7, #12]
 8008fc8:	691b      	ldr	r3, [r3, #16]
 8008fca:	2b00      	cmp	r3, #0
 8008fcc:	d104      	bne.n	8008fd8 <UART_Start_Receive_IT+0x6c>
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	22ff      	movs	r2, #255	; 0xff
 8008fd2:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008fd6:	e01b      	b.n	8009010 <UART_Start_Receive_IT+0xa4>
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	227f      	movs	r2, #127	; 0x7f
 8008fdc:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008fe0:	e016      	b.n	8009010 <UART_Start_Receive_IT+0xa4>
 8008fe2:	68fb      	ldr	r3, [r7, #12]
 8008fe4:	689b      	ldr	r3, [r3, #8]
 8008fe6:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8008fea:	d10d      	bne.n	8009008 <UART_Start_Receive_IT+0x9c>
 8008fec:	68fb      	ldr	r3, [r7, #12]
 8008fee:	691b      	ldr	r3, [r3, #16]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d104      	bne.n	8008ffe <UART_Start_Receive_IT+0x92>
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	227f      	movs	r2, #127	; 0x7f
 8008ff8:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8008ffc:	e008      	b.n	8009010 <UART_Start_Receive_IT+0xa4>
 8008ffe:	68fb      	ldr	r3, [r7, #12]
 8009000:	223f      	movs	r2, #63	; 0x3f
 8009002:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60
 8009006:	e003      	b.n	8009010 <UART_Start_Receive_IT+0xa4>
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	2200      	movs	r2, #0
 800900c:	f8a3 2060 	strh.w	r2, [r3, #96]	; 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	2200      	movs	r2, #0
 8009014:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	2222      	movs	r2, #34	; 0x22
 800901c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009020:	68fb      	ldr	r3, [r7, #12]
 8009022:	681b      	ldr	r3, [r3, #0]
 8009024:	689a      	ldr	r2, [r3, #8]
 8009026:	68fb      	ldr	r3, [r7, #12]
 8009028:	681b      	ldr	r3, [r3, #0]
 800902a:	f042 0201 	orr.w	r2, r2, #1
 800902e:	609a      	str	r2, [r3, #8]

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 8009030:	68fb      	ldr	r3, [r7, #12]
 8009032:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009034:	f1b3 5f00 	cmp.w	r3, #536870912	; 0x20000000
 8009038:	d12a      	bne.n	8009090 <UART_Start_Receive_IT+0x124>
 800903a:	68fb      	ldr	r3, [r7, #12]
 800903c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 8009040:	88fa      	ldrh	r2, [r7, #6]
 8009042:	429a      	cmp	r2, r3
 8009044:	d324      	bcc.n	8009090 <UART_Start_Receive_IT+0x124>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009046:	68fb      	ldr	r3, [r7, #12]
 8009048:	689b      	ldr	r3, [r3, #8]
 800904a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800904e:	d107      	bne.n	8009060 <UART_Start_Receive_IT+0xf4>
 8009050:	68fb      	ldr	r3, [r7, #12]
 8009052:	691b      	ldr	r3, [r3, #16]
 8009054:	2b00      	cmp	r3, #0
 8009056:	d103      	bne.n	8009060 <UART_Start_Receive_IT+0xf4>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 8009058:	68fb      	ldr	r3, [r7, #12]
 800905a:	4a1e      	ldr	r2, [pc, #120]	; (80090d4 <UART_Start_Receive_IT+0x168>)
 800905c:	671a      	str	r2, [r3, #112]	; 0x70
 800905e:	e002      	b.n	8009066 <UART_Start_Receive_IT+0xfa>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 8009060:	68fb      	ldr	r3, [r7, #12]
 8009062:	4a1d      	ldr	r2, [pc, #116]	; (80090d8 <UART_Start_Receive_IT+0x16c>)
 8009064:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 8009066:	68fb      	ldr	r3, [r7, #12]
 8009068:	2200      	movs	r2, #0
 800906a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800906e:	68fb      	ldr	r3, [r7, #12]
 8009070:	681b      	ldr	r3, [r3, #0]
 8009072:	681a      	ldr	r2, [r3, #0]
 8009074:	68fb      	ldr	r3, [r7, #12]
 8009076:	681b      	ldr	r3, [r3, #0]
 8009078:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800907c:	601a      	str	r2, [r3, #0]
    SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800907e:	68fb      	ldr	r3, [r7, #12]
 8009080:	681b      	ldr	r3, [r3, #0]
 8009082:	689a      	ldr	r2, [r3, #8]
 8009084:	68fb      	ldr	r3, [r7, #12]
 8009086:	681b      	ldr	r3, [r3, #0]
 8009088:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 800908c:	609a      	str	r2, [r3, #8]
 800908e:	e01b      	b.n	80090c8 <UART_Start_Receive_IT+0x15c>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8009090:	68fb      	ldr	r3, [r7, #12]
 8009092:	689b      	ldr	r3, [r3, #8]
 8009094:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8009098:	d107      	bne.n	80090aa <UART_Start_Receive_IT+0x13e>
 800909a:	68fb      	ldr	r3, [r7, #12]
 800909c:	691b      	ldr	r3, [r3, #16]
 800909e:	2b00      	cmp	r3, #0
 80090a0:	d103      	bne.n	80090aa <UART_Start_Receive_IT+0x13e>
    {
      huart->RxISR = UART_RxISR_16BIT;
 80090a2:	68fb      	ldr	r3, [r7, #12]
 80090a4:	4a0d      	ldr	r2, [pc, #52]	; (80090dc <UART_Start_Receive_IT+0x170>)
 80090a6:	671a      	str	r2, [r3, #112]	; 0x70
 80090a8:	e002      	b.n	80090b0 <UART_Start_Receive_IT+0x144>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 80090aa:	68fb      	ldr	r3, [r7, #12]
 80090ac:	4a0c      	ldr	r2, [pc, #48]	; (80090e0 <UART_Start_Receive_IT+0x174>)
 80090ae:	671a      	str	r2, [r3, #112]	; 0x70
    }

    __HAL_UNLOCK(huart);
 80090b0:	68fb      	ldr	r3, [r7, #12]
 80090b2:	2200      	movs	r2, #0
 80090b4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 80090b8:	68fb      	ldr	r3, [r7, #12]
 80090ba:	681b      	ldr	r3, [r3, #0]
 80090bc:	681a      	ldr	r2, [r3, #0]
 80090be:	68fb      	ldr	r3, [r7, #12]
 80090c0:	681b      	ldr	r3, [r3, #0]
 80090c2:	f442 7290 	orr.w	r2, r2, #288	; 0x120
 80090c6:	601a      	str	r2, [r3, #0]
  }
  return HAL_OK;
 80090c8:	2300      	movs	r3, #0
}
 80090ca:	4618      	mov	r0, r3
 80090cc:	3714      	adds	r7, #20
 80090ce:	46bd      	mov	sp, r7
 80090d0:	bc80      	pop	{r7}
 80090d2:	4770      	bx	lr
 80090d4:	08009685 	.word	0x08009685
 80090d8:	08009481 	.word	0x08009481
 80090dc:	080093a9 	.word	0x080093a9
 80090e0:	080092d1 	.word	0x080092d1

080090e4 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 80090e4:	b480      	push	{r7}
 80090e6:	b083      	sub	sp, #12
 80090e8:	af00      	add	r7, sp, #0
 80090ea:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80090ec:	687b      	ldr	r3, [r7, #4]
 80090ee:	681b      	ldr	r3, [r3, #0]
 80090f0:	681a      	ldr	r2, [r3, #0]
 80090f2:	687b      	ldr	r3, [r7, #4]
 80090f4:	681b      	ldr	r3, [r3, #0]
 80090f6:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 80090fa:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80090fc:	687b      	ldr	r3, [r7, #4]
 80090fe:	681b      	ldr	r3, [r3, #0]
 8009100:	689a      	ldr	r2, [r3, #8]
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	681b      	ldr	r3, [r3, #0]
 8009106:	f422 0200 	bic.w	r2, r2, #8388608	; 0x800000
 800910a:	609a      	str	r2, [r3, #8]

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	2220      	movs	r2, #32
 8009110:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
}
 8009114:	bf00      	nop
 8009116:	370c      	adds	r7, #12
 8009118:	46bd      	mov	sp, r7
 800911a:	bc80      	pop	{r7}
 800911c:	4770      	bx	lr

0800911e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800911e:	b480      	push	{r7}
 8009120:	b083      	sub	sp, #12
 8009122:	af00      	add	r7, sp, #0
 8009124:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	681b      	ldr	r3, [r3, #0]
 800912a:	681a      	ldr	r2, [r3, #0]
 800912c:	687b      	ldr	r3, [r7, #4]
 800912e:	681b      	ldr	r3, [r3, #0]
 8009130:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009134:	601a      	str	r2, [r3, #0]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8009136:	687b      	ldr	r3, [r7, #4]
 8009138:	681b      	ldr	r3, [r3, #0]
 800913a:	689b      	ldr	r3, [r3, #8]
 800913c:	687a      	ldr	r2, [r7, #4]
 800913e:	6812      	ldr	r2, [r2, #0]
 8009140:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8009144:	f023 0301 	bic.w	r3, r3, #1
 8009148:	6093      	str	r3, [r2, #8]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800914a:	687b      	ldr	r3, [r7, #4]
 800914c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800914e:	2b01      	cmp	r3, #1
 8009150:	d107      	bne.n	8009162 <UART_EndRxTransfer+0x44>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009152:	687b      	ldr	r3, [r7, #4]
 8009154:	681b      	ldr	r3, [r3, #0]
 8009156:	681a      	ldr	r2, [r3, #0]
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	681b      	ldr	r3, [r3, #0]
 800915c:	f022 0210 	bic.w	r2, r2, #16
 8009160:	601a      	str	r2, [r3, #0]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8009162:	687b      	ldr	r3, [r7, #4]
 8009164:	2220      	movs	r2, #32
 8009166:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800916a:	687b      	ldr	r3, [r7, #4]
 800916c:	2200      	movs	r2, #0
 800916e:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8009170:	687b      	ldr	r3, [r7, #4]
 8009172:	2200      	movs	r2, #0
 8009174:	671a      	str	r2, [r3, #112]	; 0x70
}
 8009176:	bf00      	nop
 8009178:	370c      	adds	r7, #12
 800917a:	46bd      	mov	sp, r7
 800917c:	bc80      	pop	{r7}
 800917e:	4770      	bx	lr

08009180 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8009180:	b580      	push	{r7, lr}
 8009182:	b084      	sub	sp, #16
 8009184:	af00      	add	r7, sp, #0
 8009186:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800918c:	60fb      	str	r3, [r7, #12]

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	681b      	ldr	r3, [r3, #0]
 8009192:	681b      	ldr	r3, [r3, #0]
 8009194:	f003 0320 	and.w	r3, r3, #32
 8009198:	2b00      	cmp	r3, #0
 800919a:	d114      	bne.n	80091c6 <UART_DMATransmitCplt+0x46>
  {
    huart->TxXferCount = 0U;
 800919c:	68fb      	ldr	r3, [r7, #12]
 800919e:	2200      	movs	r2, #0
 80091a0:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80091a4:	68fb      	ldr	r3, [r7, #12]
 80091a6:	681b      	ldr	r3, [r3, #0]
 80091a8:	689a      	ldr	r2, [r3, #8]
 80091aa:	68fb      	ldr	r3, [r7, #12]
 80091ac:	681b      	ldr	r3, [r3, #0]
 80091ae:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80091b2:	609a      	str	r2, [r3, #8]

    /* Enable the UART Transmit Complete Interrupt */
    SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80091b4:	68fb      	ldr	r3, [r7, #12]
 80091b6:	681b      	ldr	r3, [r3, #0]
 80091b8:	681a      	ldr	r2, [r3, #0]
 80091ba:	68fb      	ldr	r3, [r7, #12]
 80091bc:	681b      	ldr	r3, [r3, #0]
 80091be:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80091c2:	601a      	str	r2, [r3, #0]
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 80091c4:	e002      	b.n	80091cc <UART_DMATransmitCplt+0x4c>
    HAL_UART_TxCpltCallback(huart);
 80091c6:	68f8      	ldr	r0, [r7, #12]
 80091c8:	f7f9 fd50 	bl	8002c6c <HAL_UART_TxCpltCallback>
}
 80091cc:	bf00      	nop
 80091ce:	3710      	adds	r7, #16
 80091d0:	46bd      	mov	sp, r7
 80091d2:	bd80      	pop	{r7, pc}

080091d4 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 80091d4:	b580      	push	{r7, lr}
 80091d6:	b084      	sub	sp, #16
 80091d8:	af00      	add	r7, sp, #0
 80091da:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80091dc:	687b      	ldr	r3, [r7, #4]
 80091de:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091e0:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 80091e2:	68f8      	ldr	r0, [r7, #12]
 80091e4:	f7ff fae8 	bl	80087b8 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80091e8:	bf00      	nop
 80091ea:	3710      	adds	r7, #16
 80091ec:	46bd      	mov	sp, r7
 80091ee:	bd80      	pop	{r7, pc}

080091f0 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 80091f0:	b580      	push	{r7, lr}
 80091f2:	b086      	sub	sp, #24
 80091f4:	af00      	add	r7, sp, #0
 80091f6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80091fc:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 80091fe:	697b      	ldr	r3, [r7, #20]
 8009200:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 8009204:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8009206:	697b      	ldr	r3, [r7, #20]
 8009208:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800920c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800920e:	697b      	ldr	r3, [r7, #20]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	689b      	ldr	r3, [r3, #8]
 8009214:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009218:	2b80      	cmp	r3, #128	; 0x80
 800921a:	d109      	bne.n	8009230 <UART_DMAError+0x40>
 800921c:	693b      	ldr	r3, [r7, #16]
 800921e:	2b21      	cmp	r3, #33	; 0x21
 8009220:	d106      	bne.n	8009230 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8009222:	697b      	ldr	r3, [r7, #20]
 8009224:	2200      	movs	r2, #0
 8009226:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
    UART_EndTxTransfer(huart);
 800922a:	6978      	ldr	r0, [r7, #20]
 800922c:	f7ff ff5a 	bl	80090e4 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8009230:	697b      	ldr	r3, [r7, #20]
 8009232:	681b      	ldr	r3, [r3, #0]
 8009234:	689b      	ldr	r3, [r3, #8]
 8009236:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800923a:	2b40      	cmp	r3, #64	; 0x40
 800923c:	d109      	bne.n	8009252 <UART_DMAError+0x62>
 800923e:	68fb      	ldr	r3, [r7, #12]
 8009240:	2b22      	cmp	r3, #34	; 0x22
 8009242:	d106      	bne.n	8009252 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8009244:	697b      	ldr	r3, [r7, #20]
 8009246:	2200      	movs	r2, #0
 8009248:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 800924c:	6978      	ldr	r0, [r7, #20]
 800924e:	f7ff ff66 	bl	800911e <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8009252:	697b      	ldr	r3, [r7, #20]
 8009254:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009258:	f043 0210 	orr.w	r2, r3, #16
 800925c:	697b      	ldr	r3, [r7, #20]
 800925e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8009262:	6978      	ldr	r0, [r7, #20]
 8009264:	f7ff fab1 	bl	80087ca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009268:	bf00      	nop
 800926a:	3718      	adds	r7, #24
 800926c:	46bd      	mov	sp, r7
 800926e:	bd80      	pop	{r7, pc}

08009270 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8009270:	b580      	push	{r7, lr}
 8009272:	b084      	sub	sp, #16
 8009274:	af00      	add	r7, sp, #0
 8009276:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8009278:	687b      	ldr	r3, [r7, #4]
 800927a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800927c:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800927e:	68fb      	ldr	r3, [r7, #12]
 8009280:	2200      	movs	r2, #0
 8009282:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8009286:	68fb      	ldr	r3, [r7, #12]
 8009288:	2200      	movs	r2, #0
 800928a:	f8a3 2056 	strh.w	r2, [r3, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800928e:	68f8      	ldr	r0, [r7, #12]
 8009290:	f7ff fa9b 	bl	80087ca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8009294:	bf00      	nop
 8009296:	3710      	adds	r7, #16
 8009298:	46bd      	mov	sp, r7
 800929a:	bd80      	pop	{r7, pc}

0800929c <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800929c:	b580      	push	{r7, lr}
 800929e:	b082      	sub	sp, #8
 80092a0:	af00      	add	r7, sp, #0
 80092a2:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 80092a4:	687b      	ldr	r3, [r7, #4]
 80092a6:	681b      	ldr	r3, [r3, #0]
 80092a8:	681a      	ldr	r2, [r3, #0]
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	681b      	ldr	r3, [r3, #0]
 80092ae:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80092b2:	601a      	str	r2, [r3, #0]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80092b4:	687b      	ldr	r3, [r7, #4]
 80092b6:	2220      	movs	r2, #32
 80092b8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 80092bc:	687b      	ldr	r3, [r7, #4]
 80092be:	2200      	movs	r2, #0
 80092c0:	675a      	str	r2, [r3, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 80092c2:	6878      	ldr	r0, [r7, #4]
 80092c4:	f7f9 fcd2 	bl	8002c6c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80092c8:	bf00      	nop
 80092ca:	3708      	adds	r7, #8
 80092cc:	46bd      	mov	sp, r7
 80092ce:	bd80      	pop	{r7, pc}

080092d0 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 80092d0:	b580      	push	{r7, lr}
 80092d2:	b084      	sub	sp, #16
 80092d4:	af00      	add	r7, sp, #0
 80092d6:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 80092d8:	687b      	ldr	r3, [r7, #4]
 80092da:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80092de:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80092e0:	687b      	ldr	r3, [r7, #4]
 80092e2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80092e6:	2b22      	cmp	r3, #34	; 0x22
 80092e8:	d152      	bne.n	8009390 <UART_RxISR_8BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80092ea:	687b      	ldr	r3, [r7, #4]
 80092ec:	681b      	ldr	r3, [r3, #0]
 80092ee:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80092f0:	81bb      	strh	r3, [r7, #12]
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80092f2:	89bb      	ldrh	r3, [r7, #12]
 80092f4:	b2d9      	uxtb	r1, r3
 80092f6:	89fb      	ldrh	r3, [r7, #14]
 80092f8:	b2da      	uxtb	r2, r3
 80092fa:	687b      	ldr	r3, [r7, #4]
 80092fc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80092fe:	400a      	ands	r2, r1
 8009300:	b2d2      	uxtb	r2, r2
 8009302:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8009308:	1c5a      	adds	r2, r3, #1
 800930a:	687b      	ldr	r3, [r7, #4]
 800930c:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 800930e:	687b      	ldr	r3, [r7, #4]
 8009310:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009314:	b29b      	uxth	r3, r3
 8009316:	3b01      	subs	r3, #1
 8009318:	b29a      	uxth	r2, r3
 800931a:	687b      	ldr	r3, [r7, #4]
 800931c:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 8009320:	687b      	ldr	r3, [r7, #4]
 8009322:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009326:	b29b      	uxth	r3, r3
 8009328:	2b00      	cmp	r3, #0
 800932a:	d139      	bne.n	80093a0 <UART_RxISR_8BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800932c:	687b      	ldr	r3, [r7, #4]
 800932e:	681b      	ldr	r3, [r3, #0]
 8009330:	681a      	ldr	r2, [r3, #0]
 8009332:	687b      	ldr	r3, [r7, #4]
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800933a:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	681b      	ldr	r3, [r3, #0]
 8009340:	689a      	ldr	r2, [r3, #8]
 8009342:	687b      	ldr	r3, [r7, #4]
 8009344:	681b      	ldr	r3, [r3, #0]
 8009346:	f022 0201 	bic.w	r2, r2, #1
 800934a:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800934c:	687b      	ldr	r3, [r7, #4]
 800934e:	2220      	movs	r2, #32
 8009350:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 8009354:	687b      	ldr	r3, [r7, #4]
 8009356:	2200      	movs	r2, #0
 8009358:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800935a:	687b      	ldr	r3, [r7, #4]
 800935c:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 800935e:	2b01      	cmp	r3, #1
 8009360:	d10f      	bne.n	8009382 <UART_RxISR_8BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009362:	687b      	ldr	r3, [r7, #4]
 8009364:	681b      	ldr	r3, [r3, #0]
 8009366:	681a      	ldr	r2, [r3, #0]
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	681b      	ldr	r3, [r3, #0]
 800936c:	f022 0210 	bic.w	r2, r2, #16
 8009370:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8009372:	687b      	ldr	r3, [r7, #4]
 8009374:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009378:	4619      	mov	r1, r3
 800937a:	6878      	ldr	r0, [r7, #4]
 800937c:	f7ff fa2e 	bl	80087dc <HAL_UARTEx_RxEventCallback>
 8009380:	e002      	b.n	8009388 <UART_RxISR_8BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8009382:	6878      	ldr	r0, [r7, #4]
 8009384:	f7f9 fc80 	bl	8002c88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009388:	687b      	ldr	r3, [r7, #4]
 800938a:	2200      	movs	r2, #0
 800938c:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800938e:	e007      	b.n	80093a0 <UART_RxISR_8BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009390:	687b      	ldr	r3, [r7, #4]
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	699a      	ldr	r2, [r3, #24]
 8009396:	687b      	ldr	r3, [r7, #4]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	f042 0208 	orr.w	r2, r2, #8
 800939e:	619a      	str	r2, [r3, #24]
}
 80093a0:	bf00      	nop
 80093a2:	3710      	adds	r7, #16
 80093a4:	46bd      	mov	sp, r7
 80093a6:	bd80      	pop	{r7, pc}

080093a8 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 80093a8:	b580      	push	{r7, lr}
 80093aa:	b084      	sub	sp, #16
 80093ac:	af00      	add	r7, sp, #0
 80093ae:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 80093b0:	687b      	ldr	r3, [r7, #4]
 80093b2:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 80093b6:	81fb      	strh	r3, [r7, #14]
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80093be:	2b22      	cmp	r3, #34	; 0x22
 80093c0:	d152      	bne.n	8009468 <UART_RxISR_16BIT+0xc0>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80093c2:	687b      	ldr	r3, [r7, #4]
 80093c4:	681b      	ldr	r3, [r3, #0]
 80093c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80093c8:	81bb      	strh	r3, [r7, #12]
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 80093ca:	687b      	ldr	r3, [r7, #4]
 80093cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80093ce:	60bb      	str	r3, [r7, #8]
    *tmp = (uint16_t)(uhdata & uhMask);
 80093d0:	89ba      	ldrh	r2, [r7, #12]
 80093d2:	89fb      	ldrh	r3, [r7, #14]
 80093d4:	4013      	ands	r3, r2
 80093d6:	b29a      	uxth	r2, r3
 80093d8:	68bb      	ldr	r3, [r7, #8]
 80093da:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 80093dc:	687b      	ldr	r3, [r7, #4]
 80093de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80093e0:	1c9a      	adds	r2, r3, #2
 80093e2:	687b      	ldr	r3, [r7, #4]
 80093e4:	659a      	str	r2, [r3, #88]	; 0x58
    huart->RxXferCount--;
 80093e6:	687b      	ldr	r3, [r7, #4]
 80093e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80093ec:	b29b      	uxth	r3, r3
 80093ee:	3b01      	subs	r3, #1
 80093f0:	b29a      	uxth	r2, r3
 80093f2:	687b      	ldr	r3, [r7, #4]
 80093f4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e

    if (huart->RxXferCount == 0U)
 80093f8:	687b      	ldr	r3, [r7, #4]
 80093fa:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80093fe:	b29b      	uxth	r3, r3
 8009400:	2b00      	cmp	r3, #0
 8009402:	d139      	bne.n	8009478 <UART_RxISR_16BIT+0xd0>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8009404:	687b      	ldr	r3, [r7, #4]
 8009406:	681b      	ldr	r3, [r3, #0]
 8009408:	681a      	ldr	r2, [r3, #0]
 800940a:	687b      	ldr	r3, [r7, #4]
 800940c:	681b      	ldr	r3, [r3, #0]
 800940e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 8009412:	601a      	str	r2, [r3, #0]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009414:	687b      	ldr	r3, [r7, #4]
 8009416:	681b      	ldr	r3, [r3, #0]
 8009418:	689a      	ldr	r2, [r3, #8]
 800941a:	687b      	ldr	r3, [r7, #4]
 800941c:	681b      	ldr	r3, [r3, #0]
 800941e:	f022 0201 	bic.w	r2, r2, #1
 8009422:	609a      	str	r2, [r3, #8]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8009424:	687b      	ldr	r3, [r7, #4]
 8009426:	2220      	movs	r2, #32
 8009428:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800942c:	687b      	ldr	r3, [r7, #4]
 800942e:	2200      	movs	r2, #0
 8009430:	671a      	str	r2, [r3, #112]	; 0x70

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009432:	687b      	ldr	r3, [r7, #4]
 8009434:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8009436:	2b01      	cmp	r3, #1
 8009438:	d10f      	bne.n	800945a <UART_RxISR_16BIT+0xb2>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800943a:	687b      	ldr	r3, [r7, #4]
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	681a      	ldr	r2, [r3, #0]
 8009440:	687b      	ldr	r3, [r7, #4]
 8009442:	681b      	ldr	r3, [r3, #0]
 8009444:	f022 0210 	bic.w	r2, r2, #16
 8009448:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009450:	4619      	mov	r1, r3
 8009452:	6878      	ldr	r0, [r7, #4]
 8009454:	f7ff f9c2 	bl	80087dc <HAL_UARTEx_RxEventCallback>
 8009458:	e002      	b.n	8009460 <UART_RxISR_16BIT+0xb8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800945a:	6878      	ldr	r0, [r7, #4]
 800945c:	f7f9 fc14 	bl	8002c88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009460:	687b      	ldr	r3, [r7, #4]
 8009462:	2200      	movs	r2, #0
 8009464:	66da      	str	r2, [r3, #108]	; 0x6c
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009466:	e007      	b.n	8009478 <UART_RxISR_16BIT+0xd0>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009468:	687b      	ldr	r3, [r7, #4]
 800946a:	681b      	ldr	r3, [r3, #0]
 800946c:	699a      	ldr	r2, [r3, #24]
 800946e:	687b      	ldr	r3, [r7, #4]
 8009470:	681b      	ldr	r3, [r3, #0]
 8009472:	f042 0208 	orr.w	r2, r2, #8
 8009476:	619a      	str	r2, [r3, #24]
}
 8009478:	bf00      	nop
 800947a:	3710      	adds	r7, #16
 800947c:	46bd      	mov	sp, r7
 800947e:	bd80      	pop	{r7, pc}

08009480 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009480:	b580      	push	{r7, lr}
 8009482:	b088      	sub	sp, #32
 8009484:	af00      	add	r7, sp, #0
 8009486:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 8009488:	687b      	ldr	r3, [r7, #4]
 800948a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 800948e:	837b      	strh	r3, [r7, #26]
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009490:	687b      	ldr	r3, [r7, #4]
 8009492:	681b      	ldr	r3, [r3, #0]
 8009494:	69db      	ldr	r3, [r3, #28]
 8009496:	61fb      	str	r3, [r7, #28]
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 8009498:	687b      	ldr	r3, [r7, #4]
 800949a:	681b      	ldr	r3, [r3, #0]
 800949c:	681b      	ldr	r3, [r3, #0]
 800949e:	617b      	str	r3, [r7, #20]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80094a0:	687b      	ldr	r3, [r7, #4]
 80094a2:	681b      	ldr	r3, [r3, #0]
 80094a4:	689b      	ldr	r3, [r3, #8]
 80094a6:	613b      	str	r3, [r7, #16]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80094a8:	687b      	ldr	r3, [r7, #4]
 80094aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80094ae:	2b22      	cmp	r3, #34	; 0x22
 80094b0:	f040 80da 	bne.w	8009668 <UART_RxISR_8BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80094b4:	687b      	ldr	r3, [r7, #4]
 80094b6:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80094ba:	81fb      	strh	r3, [r7, #14]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80094bc:	e0aa      	b.n	8009614 <UART_RxISR_8BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	681b      	ldr	r3, [r3, #0]
 80094c2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80094c4:	81bb      	strh	r3, [r7, #12]
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 80094c6:	89bb      	ldrh	r3, [r7, #12]
 80094c8:	b2d9      	uxtb	r1, r3
 80094ca:	8b7b      	ldrh	r3, [r7, #26]
 80094cc:	b2da      	uxtb	r2, r3
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80094d2:	400a      	ands	r2, r1
 80094d4:	b2d2      	uxtb	r2, r2
 80094d6:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80094dc:	1c5a      	adds	r2, r3, #1
 80094de:	687b      	ldr	r3, [r7, #4]
 80094e0:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80094e2:	687b      	ldr	r3, [r7, #4]
 80094e4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80094e8:	b29b      	uxth	r3, r3
 80094ea:	3b01      	subs	r3, #1
 80094ec:	b29a      	uxth	r2, r3
 80094ee:	687b      	ldr	r3, [r7, #4]
 80094f0:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	681b      	ldr	r3, [r3, #0]
 80094f8:	69db      	ldr	r3, [r3, #28]
 80094fa:	61fb      	str	r3, [r7, #28]

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 80094fc:	69fb      	ldr	r3, [r7, #28]
 80094fe:	f003 0307 	and.w	r3, r3, #7
 8009502:	2b00      	cmp	r3, #0
 8009504:	d04d      	beq.n	80095a2 <UART_RxISR_8BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8009506:	69fb      	ldr	r3, [r7, #28]
 8009508:	f003 0301 	and.w	r3, r3, #1
 800950c:	2b00      	cmp	r3, #0
 800950e:	d010      	beq.n	8009532 <UART_RxISR_8BIT_FIFOEN+0xb2>
 8009510:	697b      	ldr	r3, [r7, #20]
 8009512:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009516:	2b00      	cmp	r3, #0
 8009518:	d00b      	beq.n	8009532 <UART_RxISR_8BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800951a:	687b      	ldr	r3, [r7, #4]
 800951c:	681b      	ldr	r3, [r3, #0]
 800951e:	2201      	movs	r2, #1
 8009520:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009522:	687b      	ldr	r3, [r7, #4]
 8009524:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009528:	f043 0201 	orr.w	r2, r3, #1
 800952c:	687b      	ldr	r3, [r7, #4]
 800952e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009532:	69fb      	ldr	r3, [r7, #28]
 8009534:	f003 0302 	and.w	r3, r3, #2
 8009538:	2b00      	cmp	r3, #0
 800953a:	d010      	beq.n	800955e <UART_RxISR_8BIT_FIFOEN+0xde>
 800953c:	693b      	ldr	r3, [r7, #16]
 800953e:	f003 0301 	and.w	r3, r3, #1
 8009542:	2b00      	cmp	r3, #0
 8009544:	d00b      	beq.n	800955e <UART_RxISR_8BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8009546:	687b      	ldr	r3, [r7, #4]
 8009548:	681b      	ldr	r3, [r3, #0]
 800954a:	2202      	movs	r2, #2
 800954c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800954e:	687b      	ldr	r3, [r7, #4]
 8009550:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009554:	f043 0204 	orr.w	r2, r3, #4
 8009558:	687b      	ldr	r3, [r7, #4]
 800955a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800955e:	69fb      	ldr	r3, [r7, #28]
 8009560:	f003 0304 	and.w	r3, r3, #4
 8009564:	2b00      	cmp	r3, #0
 8009566:	d010      	beq.n	800958a <UART_RxISR_8BIT_FIFOEN+0x10a>
 8009568:	693b      	ldr	r3, [r7, #16]
 800956a:	f003 0301 	and.w	r3, r3, #1
 800956e:	2b00      	cmp	r3, #0
 8009570:	d00b      	beq.n	800958a <UART_RxISR_8BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	681b      	ldr	r3, [r3, #0]
 8009576:	2204      	movs	r2, #4
 8009578:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800957a:	687b      	ldr	r3, [r7, #4]
 800957c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009580:	f043 0202 	orr.w	r2, r3, #2
 8009584:	687b      	ldr	r3, [r7, #4]
 8009586:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800958a:	687b      	ldr	r3, [r7, #4]
 800958c:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009590:	2b00      	cmp	r3, #0
 8009592:	d006      	beq.n	80095a2 <UART_RxISR_8BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009594:	6878      	ldr	r0, [r7, #4]
 8009596:	f7ff f918 	bl	80087ca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800959a:	687b      	ldr	r3, [r7, #4]
 800959c:	2200      	movs	r2, #0
 800959e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 80095a2:	687b      	ldr	r3, [r7, #4]
 80095a4:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80095a8:	b29b      	uxth	r3, r3
 80095aa:	2b00      	cmp	r3, #0
 80095ac:	d132      	bne.n	8009614 <UART_RxISR_8BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80095ae:	687b      	ldr	r3, [r7, #4]
 80095b0:	681b      	ldr	r3, [r3, #0]
 80095b2:	681a      	ldr	r2, [r3, #0]
 80095b4:	687b      	ldr	r3, [r7, #4]
 80095b6:	681b      	ldr	r3, [r3, #0]
 80095b8:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80095bc:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80095be:	687b      	ldr	r3, [r7, #4]
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	689b      	ldr	r3, [r3, #8]
 80095c4:	687a      	ldr	r2, [r7, #4]
 80095c6:	6812      	ldr	r2, [r2, #0]
 80095c8:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80095cc:	f023 0301 	bic.w	r3, r3, #1
 80095d0:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80095d2:	687b      	ldr	r3, [r7, #4]
 80095d4:	2220      	movs	r2, #32
 80095d6:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80095da:	687b      	ldr	r3, [r7, #4]
 80095dc:	2200      	movs	r2, #0
 80095de:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80095e0:	687b      	ldr	r3, [r7, #4]
 80095e2:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80095e4:	2b01      	cmp	r3, #1
 80095e6:	d10f      	bne.n	8009608 <UART_RxISR_8BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80095e8:	687b      	ldr	r3, [r7, #4]
 80095ea:	681b      	ldr	r3, [r3, #0]
 80095ec:	681a      	ldr	r2, [r3, #0]
 80095ee:	687b      	ldr	r3, [r7, #4]
 80095f0:	681b      	ldr	r3, [r3, #0]
 80095f2:	f022 0210 	bic.w	r2, r2, #16
 80095f6:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 80095fe:	4619      	mov	r1, r3
 8009600:	6878      	ldr	r0, [r7, #4]
 8009602:	f7ff f8eb 	bl	80087dc <HAL_UARTEx_RxEventCallback>
 8009606:	e002      	b.n	800960e <UART_RxISR_8BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 8009608:	6878      	ldr	r0, [r7, #4]
 800960a:	f7f9 fb3d 	bl	8002c88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800960e:	687b      	ldr	r3, [r7, #4]
 8009610:	2200      	movs	r2, #0
 8009612:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009614:	89fb      	ldrh	r3, [r7, #14]
 8009616:	2b00      	cmp	r3, #0
 8009618:	d005      	beq.n	8009626 <UART_RxISR_8BIT_FIFOEN+0x1a6>
 800961a:	69fb      	ldr	r3, [r7, #28]
 800961c:	f003 0320 	and.w	r3, r3, #32
 8009620:	2b00      	cmp	r3, #0
 8009622:	f47f af4c 	bne.w	80094be <UART_RxISR_8BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 800962c:	817b      	strh	r3, [r7, #10]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800962e:	897b      	ldrh	r3, [r7, #10]
 8009630:	2b00      	cmp	r3, #0
 8009632:	d021      	beq.n	8009678 <UART_RxISR_8BIT_FIFOEN+0x1f8>
 8009634:	687b      	ldr	r3, [r7, #4]
 8009636:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800963a:	897a      	ldrh	r2, [r7, #10]
 800963c:	429a      	cmp	r2, r3
 800963e:	d21b      	bcs.n	8009678 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	681b      	ldr	r3, [r3, #0]
 8009644:	689a      	ldr	r2, [r3, #8]
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	681b      	ldr	r3, [r3, #0]
 800964a:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 800964e:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 8009650:	687b      	ldr	r3, [r7, #4]
 8009652:	4a0b      	ldr	r2, [pc, #44]	; (8009680 <UART_RxISR_8BIT_FIFOEN+0x200>)
 8009654:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 8009656:	687b      	ldr	r3, [r7, #4]
 8009658:	681b      	ldr	r3, [r3, #0]
 800965a:	681a      	ldr	r2, [r3, #0]
 800965c:	687b      	ldr	r3, [r7, #4]
 800965e:	681b      	ldr	r3, [r3, #0]
 8009660:	f042 0220 	orr.w	r2, r2, #32
 8009664:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 8009666:	e007      	b.n	8009678 <UART_RxISR_8BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 8009668:	687b      	ldr	r3, [r7, #4]
 800966a:	681b      	ldr	r3, [r3, #0]
 800966c:	699a      	ldr	r2, [r3, #24]
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	681b      	ldr	r3, [r3, #0]
 8009672:	f042 0208 	orr.w	r2, r2, #8
 8009676:	619a      	str	r2, [r3, #24]
}
 8009678:	bf00      	nop
 800967a:	3720      	adds	r7, #32
 800967c:	46bd      	mov	sp, r7
 800967e:	bd80      	pop	{r7, pc}
 8009680:	080092d1 	.word	0x080092d1

08009684 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 8009684:	b580      	push	{r7, lr}
 8009686:	b08a      	sub	sp, #40	; 0x28
 8009688:	af00      	add	r7, sp, #0
 800968a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	; 0x60
 8009692:	847b      	strh	r3, [r7, #34]	; 0x22
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	681b      	ldr	r3, [r3, #0]
 8009698:	69db      	ldr	r3, [r3, #28]
 800969a:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800969c:	687b      	ldr	r3, [r7, #4]
 800969e:	681b      	ldr	r3, [r3, #0]
 80096a0:	681b      	ldr	r3, [r3, #0]
 80096a2:	61fb      	str	r3, [r7, #28]
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 80096a4:	687b      	ldr	r3, [r7, #4]
 80096a6:	681b      	ldr	r3, [r3, #0]
 80096a8:	689b      	ldr	r3, [r3, #8]
 80096aa:	61bb      	str	r3, [r7, #24]

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80096b2:	2b22      	cmp	r3, #34	; 0x22
 80096b4:	f040 80da 	bne.w	800986c <UART_RxISR_16BIT_FIFOEN+0x1e8>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 80096b8:	687b      	ldr	r3, [r7, #4]
 80096ba:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 80096be:	82fb      	strh	r3, [r7, #22]
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 80096c0:	e0aa      	b.n	8009818 <UART_RxISR_16BIT_FIFOEN+0x194>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 80096c2:	687b      	ldr	r3, [r7, #4]
 80096c4:	681b      	ldr	r3, [r3, #0]
 80096c6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80096c8:	82bb      	strh	r3, [r7, #20]
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80096ce:	613b      	str	r3, [r7, #16]
      *tmp = (uint16_t)(uhdata & uhMask);
 80096d0:	8aba      	ldrh	r2, [r7, #20]
 80096d2:	8c7b      	ldrh	r3, [r7, #34]	; 0x22
 80096d4:	4013      	ands	r3, r2
 80096d6:	b29a      	uxth	r2, r3
 80096d8:	693b      	ldr	r3, [r7, #16]
 80096da:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80096dc:	687b      	ldr	r3, [r7, #4]
 80096de:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80096e0:	1c9a      	adds	r2, r3, #2
 80096e2:	687b      	ldr	r3, [r7, #4]
 80096e4:	659a      	str	r2, [r3, #88]	; 0x58
      huart->RxXferCount--;
 80096e6:	687b      	ldr	r3, [r7, #4]
 80096e8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80096ec:	b29b      	uxth	r3, r3
 80096ee:	3b01      	subs	r3, #1
 80096f0:	b29a      	uxth	r2, r3
 80096f2:	687b      	ldr	r3, [r7, #4]
 80096f4:	f8a3 205e 	strh.w	r2, [r3, #94]	; 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 80096f8:	687b      	ldr	r3, [r7, #4]
 80096fa:	681b      	ldr	r3, [r3, #0]
 80096fc:	69db      	ldr	r3, [r3, #28]
 80096fe:	627b      	str	r3, [r7, #36]	; 0x24

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 8009700:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009702:	f003 0307 	and.w	r3, r3, #7
 8009706:	2b00      	cmp	r3, #0
 8009708:	d04d      	beq.n	80097a6 <UART_RxISR_16BIT_FIFOEN+0x122>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800970a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800970c:	f003 0301 	and.w	r3, r3, #1
 8009710:	2b00      	cmp	r3, #0
 8009712:	d010      	beq.n	8009736 <UART_RxISR_16BIT_FIFOEN+0xb2>
 8009714:	69fb      	ldr	r3, [r7, #28]
 8009716:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800971a:	2b00      	cmp	r3, #0
 800971c:	d00b      	beq.n	8009736 <UART_RxISR_16BIT_FIFOEN+0xb2>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800971e:	687b      	ldr	r3, [r7, #4]
 8009720:	681b      	ldr	r3, [r3, #0]
 8009722:	2201      	movs	r2, #1
 8009724:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800972c:	f043 0201 	orr.w	r2, r3, #1
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009736:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009738:	f003 0302 	and.w	r3, r3, #2
 800973c:	2b00      	cmp	r3, #0
 800973e:	d010      	beq.n	8009762 <UART_RxISR_16BIT_FIFOEN+0xde>
 8009740:	69bb      	ldr	r3, [r7, #24]
 8009742:	f003 0301 	and.w	r3, r3, #1
 8009746:	2b00      	cmp	r3, #0
 8009748:	d00b      	beq.n	8009762 <UART_RxISR_16BIT_FIFOEN+0xde>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	2202      	movs	r2, #2
 8009750:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009758:	f043 0204 	orr.w	r2, r3, #4
 800975c:	687b      	ldr	r3, [r7, #4]
 800975e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8009762:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009764:	f003 0304 	and.w	r3, r3, #4
 8009768:	2b00      	cmp	r3, #0
 800976a:	d010      	beq.n	800978e <UART_RxISR_16BIT_FIFOEN+0x10a>
 800976c:	69bb      	ldr	r3, [r7, #24]
 800976e:	f003 0301 	and.w	r3, r3, #1
 8009772:	2b00      	cmp	r3, #0
 8009774:	d00b      	beq.n	800978e <UART_RxISR_16BIT_FIFOEN+0x10a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	681b      	ldr	r3, [r3, #0]
 800977a:	2204      	movs	r2, #4
 800977c:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800977e:	687b      	ldr	r3, [r7, #4]
 8009780:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009784:	f043 0202 	orr.w	r2, r3, #2
 8009788:	687b      	ldr	r3, [r7, #4]
 800978a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800978e:	687b      	ldr	r3, [r7, #4]
 8009790:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8009794:	2b00      	cmp	r3, #0
 8009796:	d006      	beq.n	80097a6 <UART_RxISR_16BIT_FIFOEN+0x122>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8009798:	6878      	ldr	r0, [r7, #4]
 800979a:	f7ff f816 	bl	80087ca <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	2200      	movs	r2, #0
 80097a2:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
        }
      }

      if (huart->RxXferCount == 0U)
 80097a6:	687b      	ldr	r3, [r7, #4]
 80097a8:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 80097ac:	b29b      	uxth	r3, r3
 80097ae:	2b00      	cmp	r3, #0
 80097b0:	d132      	bne.n	8009818 <UART_RxISR_16BIT_FIFOEN+0x194>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80097b2:	687b      	ldr	r3, [r7, #4]
 80097b4:	681b      	ldr	r3, [r3, #0]
 80097b6:	681a      	ldr	r2, [r3, #0]
 80097b8:	687b      	ldr	r3, [r7, #4]
 80097ba:	681b      	ldr	r3, [r3, #0]
 80097bc:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 80097c0:	601a      	str	r2, [r3, #0]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 80097c2:	687b      	ldr	r3, [r7, #4]
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	689b      	ldr	r3, [r3, #8]
 80097c8:	687a      	ldr	r2, [r7, #4]
 80097ca:	6812      	ldr	r2, [r2, #0]
 80097cc:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80097d0:	f023 0301 	bic.w	r3, r3, #1
 80097d4:	6093      	str	r3, [r2, #8]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80097d6:	687b      	ldr	r3, [r7, #4]
 80097d8:	2220      	movs	r2, #32
 80097da:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	2200      	movs	r2, #0
 80097e2:	671a      	str	r2, [r3, #112]	; 0x70

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80097e4:	687b      	ldr	r3, [r7, #4]
 80097e6:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 80097e8:	2b01      	cmp	r3, #1
 80097ea:	d10f      	bne.n	800980c <UART_RxISR_16BIT_FIFOEN+0x188>
        {
          /* Disable IDLE interrupt */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80097ec:	687b      	ldr	r3, [r7, #4]
 80097ee:	681b      	ldr	r3, [r3, #0]
 80097f0:	681a      	ldr	r2, [r3, #0]
 80097f2:	687b      	ldr	r3, [r7, #4]
 80097f4:	681b      	ldr	r3, [r3, #0]
 80097f6:	f022 0210 	bic.w	r2, r2, #16
 80097fa:	601a      	str	r2, [r3, #0]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80097fc:	687b      	ldr	r3, [r7, #4]
 80097fe:	f8b3 305c 	ldrh.w	r3, [r3, #92]	; 0x5c
 8009802:	4619      	mov	r1, r3
 8009804:	6878      	ldr	r0, [r7, #4]
 8009806:	f7fe ffe9 	bl	80087dc <HAL_UARTEx_RxEventCallback>
 800980a:	e002      	b.n	8009812 <UART_RxISR_16BIT_FIFOEN+0x18e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx complete callback*/
          huart->RxCpltCallback(huart);
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
 800980c:	6878      	ldr	r0, [r7, #4]
 800980e:	f7f9 fa3b 	bl	8002c88 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8009812:	687b      	ldr	r3, [r7, #4]
 8009814:	2200      	movs	r2, #0
 8009816:	66da      	str	r2, [r3, #108]	; 0x6c
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 8009818:	8afb      	ldrh	r3, [r7, #22]
 800981a:	2b00      	cmp	r3, #0
 800981c:	d005      	beq.n	800982a <UART_RxISR_16BIT_FIFOEN+0x1a6>
 800981e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009820:	f003 0320 	and.w	r3, r3, #32
 8009824:	2b00      	cmp	r3, #0
 8009826:	f47f af4c 	bne.w	80096c2 <UART_RxISR_16BIT_FIFOEN+0x3e>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800982a:	687b      	ldr	r3, [r7, #4]
 800982c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	; 0x5e
 8009830:	81fb      	strh	r3, [r7, #14]
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 8009832:	89fb      	ldrh	r3, [r7, #14]
 8009834:	2b00      	cmp	r3, #0
 8009836:	d021      	beq.n	800987c <UART_RxISR_16BIT_FIFOEN+0x1f8>
 8009838:	687b      	ldr	r3, [r7, #4]
 800983a:	f8b3 3068 	ldrh.w	r3, [r3, #104]	; 0x68
 800983e:	89fa      	ldrh	r2, [r7, #14]
 8009840:	429a      	cmp	r2, r3
 8009842:	d21b      	bcs.n	800987c <UART_RxISR_16BIT_FIFOEN+0x1f8>
    {
      /* Disable the UART RXFT interrupt*/
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 8009844:	687b      	ldr	r3, [r7, #4]
 8009846:	681b      	ldr	r3, [r3, #0]
 8009848:	689a      	ldr	r2, [r3, #8]
 800984a:	687b      	ldr	r3, [r7, #4]
 800984c:	681b      	ldr	r3, [r3, #0]
 800984e:	f022 5280 	bic.w	r2, r2, #268435456	; 0x10000000
 8009852:	609a      	str	r2, [r3, #8]

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 8009854:	687b      	ldr	r3, [r7, #4]
 8009856:	4a0b      	ldr	r2, [pc, #44]	; (8009884 <UART_RxISR_16BIT_FIFOEN+0x200>)
 8009858:	671a      	str	r2, [r3, #112]	; 0x70

      /* Enable the UART Data Register Not Empty interrupt */
      SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800985a:	687b      	ldr	r3, [r7, #4]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	681a      	ldr	r2, [r3, #0]
 8009860:	687b      	ldr	r3, [r7, #4]
 8009862:	681b      	ldr	r3, [r3, #0]
 8009864:	f042 0220 	orr.w	r2, r2, #32
 8009868:	601a      	str	r2, [r3, #0]
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800986a:	e007      	b.n	800987c <UART_RxISR_16BIT_FIFOEN+0x1f8>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800986c:	687b      	ldr	r3, [r7, #4]
 800986e:	681b      	ldr	r3, [r3, #0]
 8009870:	699a      	ldr	r2, [r3, #24]
 8009872:	687b      	ldr	r3, [r7, #4]
 8009874:	681b      	ldr	r3, [r3, #0]
 8009876:	f042 0208 	orr.w	r2, r2, #8
 800987a:	619a      	str	r2, [r3, #24]
}
 800987c:	bf00      	nop
 800987e:	3728      	adds	r7, #40	; 0x28
 8009880:	46bd      	mov	sp, r7
 8009882:	bd80      	pop	{r7, pc}
 8009884:	080093a9 	.word	0x080093a9

08009888 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8009888:	b480      	push	{r7}
 800988a:	b083      	sub	sp, #12
 800988c:	af00      	add	r7, sp, #0
 800988e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8009890:	bf00      	nop
 8009892:	370c      	adds	r7, #12
 8009894:	46bd      	mov	sp, r7
 8009896:	bc80      	pop	{r7}
 8009898:	4770      	bx	lr

0800989a <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800989a:	b480      	push	{r7}
 800989c:	b083      	sub	sp, #12
 800989e:	af00      	add	r7, sp, #0
 80098a0:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 80098a2:	bf00      	nop
 80098a4:	370c      	adds	r7, #12
 80098a6:	46bd      	mov	sp, r7
 80098a8:	bc80      	pop	{r7}
 80098aa:	4770      	bx	lr

080098ac <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 80098ac:	b480      	push	{r7}
 80098ae:	b083      	sub	sp, #12
 80098b0:	af00      	add	r7, sp, #0
 80098b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 80098b4:	bf00      	nop
 80098b6:	370c      	adds	r7, #12
 80098b8:	46bd      	mov	sp, r7
 80098ba:	bc80      	pop	{r7}
 80098bc:	4770      	bx	lr

080098be <HAL_UARTEx_StopModeWakeUpSourceConfig>:
  *          @arg @ref UART_WAKEUP_ON_STARTBIT
  *          @arg @ref UART_WAKEUP_ON_READDATA_NONEMPTY
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_StopModeWakeUpSourceConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 80098be:	b580      	push	{r7, lr}
 80098c0:	b088      	sub	sp, #32
 80098c2:	af02      	add	r7, sp, #8
 80098c4:	60f8      	str	r0, [r7, #12]
 80098c6:	1d3b      	adds	r3, r7, #4
 80098c8:	e883 0006 	stmia.w	r3, {r1, r2}
  HAL_StatusTypeDef status = HAL_OK;
 80098cc:	2300      	movs	r3, #0
 80098ce:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_UART_WAKEUP_FROMSTOP_INSTANCE(huart->Instance));
  /* check the wake-up selection parameter */
  assert_param(IS_UART_WAKEUP_SELECTION(WakeUpSelection.WakeUpEvent));

  /* Process Locked */
  __HAL_LOCK(huart);
 80098d0:	68fb      	ldr	r3, [r7, #12]
 80098d2:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80098d6:	2b01      	cmp	r3, #1
 80098d8:	d101      	bne.n	80098de <HAL_UARTEx_StopModeWakeUpSourceConfig+0x20>
 80098da:	2302      	movs	r3, #2
 80098dc:	e046      	b.n	800996c <HAL_UARTEx_StopModeWakeUpSourceConfig+0xae>
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	2201      	movs	r2, #1
 80098e2:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80098e6:	68fb      	ldr	r3, [r7, #12]
 80098e8:	2224      	movs	r2, #36	; 0x24
 80098ea:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Disable the Peripheral */
  __HAL_UART_DISABLE(huart);
 80098ee:	68fb      	ldr	r3, [r7, #12]
 80098f0:	681b      	ldr	r3, [r3, #0]
 80098f2:	681a      	ldr	r2, [r3, #0]
 80098f4:	68fb      	ldr	r3, [r7, #12]
 80098f6:	681b      	ldr	r3, [r3, #0]
 80098f8:	f022 0201 	bic.w	r2, r2, #1
 80098fc:	601a      	str	r2, [r3, #0]

  /* Set the wake-up selection scheme */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_WUS, WakeUpSelection.WakeUpEvent);
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	681b      	ldr	r3, [r3, #0]
 8009902:	689b      	ldr	r3, [r3, #8]
 8009904:	f423 1140 	bic.w	r1, r3, #3145728	; 0x300000
 8009908:	687a      	ldr	r2, [r7, #4]
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	681b      	ldr	r3, [r3, #0]
 800990e:	430a      	orrs	r2, r1
 8009910:	609a      	str	r2, [r3, #8]

  if (WakeUpSelection.WakeUpEvent == UART_WAKEUP_ON_ADDRESS)
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	2b00      	cmp	r3, #0
 8009916:	d105      	bne.n	8009924 <HAL_UARTEx_StopModeWakeUpSourceConfig+0x66>
  {
    UARTEx_Wakeup_AddressConfig(huart, WakeUpSelection);
 8009918:	1d3b      	adds	r3, r7, #4
 800991a:	e893 0006 	ldmia.w	r3, {r1, r2}
 800991e:	68f8      	ldr	r0, [r7, #12]
 8009920:	f000 f900 	bl	8009b24 <UARTEx_Wakeup_AddressConfig>
  }

  /* Enable the Peripheral */
  __HAL_UART_ENABLE(huart);
 8009924:	68fb      	ldr	r3, [r7, #12]
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	681a      	ldr	r2, [r3, #0]
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	681b      	ldr	r3, [r3, #0]
 800992e:	f042 0201 	orr.w	r2, r2, #1
 8009932:	601a      	str	r2, [r3, #0]

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8009934:	f7f8 fb82 	bl	800203c <HAL_GetTick>
 8009938:	6138      	str	r0, [r7, #16]

  /* Wait until REACK flag is set */
  if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800993a:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 800993e:	9300      	str	r3, [sp, #0]
 8009940:	693b      	ldr	r3, [r7, #16]
 8009942:	2200      	movs	r2, #0
 8009944:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8009948:	68f8      	ldr	r0, [r7, #12]
 800994a:	f7ff fa8f 	bl	8008e6c <UART_WaitOnFlagUntilTimeout>
 800994e:	4603      	mov	r3, r0
 8009950:	2b00      	cmp	r3, #0
 8009952:	d002      	beq.n	800995a <HAL_UARTEx_StopModeWakeUpSourceConfig+0x9c>
  {
    status = HAL_TIMEOUT;
 8009954:	2303      	movs	r3, #3
 8009956:	75fb      	strb	r3, [r7, #23]
 8009958:	e003      	b.n	8009962 <HAL_UARTEx_StopModeWakeUpSourceConfig+0xa4>
  }
  else
  {
    /* Initialize the UART State */
    huart->gState = HAL_UART_STATE_READY;
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	2220      	movs	r2, #32
 800995e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
  }

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009962:	68fb      	ldr	r3, [r7, #12]
 8009964:	2200      	movs	r2, #0
 8009966:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return status;
 800996a:	7dfb      	ldrb	r3, [r7, #23]
}
 800996c:	4618      	mov	r0, r3
 800996e:	3718      	adds	r7, #24
 8009970:	46bd      	mov	sp, r7
 8009972:	bd80      	pop	{r7, pc}

08009974 <HAL_UARTEx_EnableStopMode>:
  * @note The UART is able to wake up the MCU from Stop 1 mode as long as UART clock is HSI or LSE.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableStopMode(UART_HandleTypeDef *huart)
{
 8009974:	b480      	push	{r7}
 8009976:	b083      	sub	sp, #12
 8009978:	af00      	add	r7, sp, #0
 800997a:	6078      	str	r0, [r7, #4]
  /* Process Locked */
  __HAL_LOCK(huart);
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009982:	2b01      	cmp	r3, #1
 8009984:	d101      	bne.n	800998a <HAL_UARTEx_EnableStopMode+0x16>
 8009986:	2302      	movs	r3, #2
 8009988:	e010      	b.n	80099ac <HAL_UARTEx_EnableStopMode+0x38>
 800998a:	687b      	ldr	r3, [r7, #4]
 800998c:	2201      	movs	r2, #1
 800998e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  /* Set UESM bit */
  SET_BIT(huart->Instance->CR1, USART_CR1_UESM);
 8009992:	687b      	ldr	r3, [r7, #4]
 8009994:	681b      	ldr	r3, [r3, #0]
 8009996:	681a      	ldr	r2, [r3, #0]
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	681b      	ldr	r3, [r3, #0]
 800999c:	f042 0202 	orr.w	r2, r2, #2
 80099a0:	601a      	str	r2, [r3, #0]

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	2200      	movs	r2, #0
 80099a6:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 80099aa:	2300      	movs	r3, #0
}
 80099ac:	4618      	mov	r0, r3
 80099ae:	370c      	adds	r7, #12
 80099b0:	46bd      	mov	sp, r7
 80099b2:	bc80      	pop	{r7}
 80099b4:	4770      	bx	lr

080099b6 <HAL_UARTEx_EnableFifoMode>:
  * @brief  Enable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_EnableFifoMode(UART_HandleTypeDef *huart)
{
 80099b6:	b580      	push	{r7, lr}
 80099b8:	b084      	sub	sp, #16
 80099ba:	af00      	add	r7, sp, #0
 80099bc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80099be:	687b      	ldr	r3, [r7, #4]
 80099c0:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 80099c4:	2b01      	cmp	r3, #1
 80099c6:	d101      	bne.n	80099cc <HAL_UARTEx_EnableFifoMode+0x16>
 80099c8:	2302      	movs	r3, #2
 80099ca:	e02b      	b.n	8009a24 <HAL_UARTEx_EnableFifoMode+0x6e>
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	2201      	movs	r2, #1
 80099d0:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 80099d4:	687b      	ldr	r3, [r7, #4]
 80099d6:	2224      	movs	r2, #36	; 0x24
 80099d8:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80099dc:	687b      	ldr	r3, [r7, #4]
 80099de:	681b      	ldr	r3, [r3, #0]
 80099e0:	681b      	ldr	r3, [r3, #0]
 80099e2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80099e4:	687b      	ldr	r3, [r7, #4]
 80099e6:	681b      	ldr	r3, [r3, #0]
 80099e8:	681a      	ldr	r2, [r3, #0]
 80099ea:	687b      	ldr	r3, [r7, #4]
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	f022 0201 	bic.w	r2, r2, #1
 80099f2:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  SET_BIT(tmpcr1, USART_CR1_FIFOEN);
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 80099fa:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_ENABLE;
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 8009a02:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009a04:	687b      	ldr	r3, [r7, #4]
 8009a06:	681b      	ldr	r3, [r3, #0]
 8009a08:	68fa      	ldr	r2, [r7, #12]
 8009a0a:	601a      	str	r2, [r3, #0]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009a0c:	6878      	ldr	r0, [r7, #4]
 8009a0e:	f000 f8ab 	bl	8009b68 <UARTEx_SetNbDataToProcess>

  huart->gState = HAL_UART_STATE_READY;
 8009a12:	687b      	ldr	r3, [r7, #4]
 8009a14:	2220      	movs	r2, #32
 8009a16:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	2200      	movs	r2, #0
 8009a1e:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009a22:	2300      	movs	r3, #0
}
 8009a24:	4618      	mov	r0, r3
 8009a26:	3710      	adds	r7, #16
 8009a28:	46bd      	mov	sp, r7
 8009a2a:	bd80      	pop	{r7, pc}

08009a2c <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009a2c:	b580      	push	{r7, lr}
 8009a2e:	b084      	sub	sp, #16
 8009a30:	af00      	add	r7, sp, #0
 8009a32:	6078      	str	r0, [r7, #4]
 8009a34:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009a36:	687b      	ldr	r3, [r7, #4]
 8009a38:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009a3c:	2b01      	cmp	r3, #1
 8009a3e:	d101      	bne.n	8009a44 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8009a40:	2302      	movs	r3, #2
 8009a42:	e02d      	b.n	8009aa0 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8009a44:	687b      	ldr	r3, [r7, #4]
 8009a46:	2201      	movs	r2, #1
 8009a48:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	2224      	movs	r2, #36	; 0x24
 8009a50:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009a5c:	687b      	ldr	r3, [r7, #4]
 8009a5e:	681b      	ldr	r3, [r3, #0]
 8009a60:	681a      	ldr	r2, [r3, #0]
 8009a62:	687b      	ldr	r3, [r7, #4]
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	f022 0201 	bic.w	r2, r2, #1
 8009a6a:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009a6c:	687b      	ldr	r3, [r7, #4]
 8009a6e:	681b      	ldr	r3, [r3, #0]
 8009a70:	689b      	ldr	r3, [r3, #8]
 8009a72:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 8009a76:	687b      	ldr	r3, [r7, #4]
 8009a78:	681b      	ldr	r3, [r3, #0]
 8009a7a:	683a      	ldr	r2, [r7, #0]
 8009a7c:	430a      	orrs	r2, r1
 8009a7e:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009a80:	6878      	ldr	r0, [r7, #4]
 8009a82:	f000 f871 	bl	8009b68 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009a86:	687b      	ldr	r3, [r7, #4]
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	68fa      	ldr	r2, [r7, #12]
 8009a8c:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	2220      	movs	r2, #32
 8009a92:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009a96:	687b      	ldr	r3, [r7, #4]
 8009a98:	2200      	movs	r2, #0
 8009a9a:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009a9e:	2300      	movs	r3, #0
}
 8009aa0:	4618      	mov	r0, r3
 8009aa2:	3710      	adds	r7, #16
 8009aa4:	46bd      	mov	sp, r7
 8009aa6:	bd80      	pop	{r7, pc}

08009aa8 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8009aa8:	b580      	push	{r7, lr}
 8009aaa:	b084      	sub	sp, #16
 8009aac:	af00      	add	r7, sp, #0
 8009aae:	6078      	str	r0, [r7, #4]
 8009ab0:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8009ab2:	687b      	ldr	r3, [r7, #4]
 8009ab4:	f893 3080 	ldrb.w	r3, [r3, #128]	; 0x80
 8009ab8:	2b01      	cmp	r3, #1
 8009aba:	d101      	bne.n	8009ac0 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8009abc:	2302      	movs	r3, #2
 8009abe:	e02d      	b.n	8009b1c <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8009ac0:	687b      	ldr	r3, [r7, #4]
 8009ac2:	2201      	movs	r2, #1
 8009ac4:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  huart->gState = HAL_UART_STATE_BUSY;
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	2224      	movs	r2, #36	; 0x24
 8009acc:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009ad0:	687b      	ldr	r3, [r7, #4]
 8009ad2:	681b      	ldr	r3, [r3, #0]
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8009ad8:	687b      	ldr	r3, [r7, #4]
 8009ada:	681b      	ldr	r3, [r3, #0]
 8009adc:	681a      	ldr	r2, [r3, #0]
 8009ade:	687b      	ldr	r3, [r7, #4]
 8009ae0:	681b      	ldr	r3, [r3, #0]
 8009ae2:	f022 0201 	bic.w	r2, r2, #1
 8009ae6:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8009ae8:	687b      	ldr	r3, [r7, #4]
 8009aea:	681b      	ldr	r3, [r3, #0]
 8009aec:	689b      	ldr	r3, [r3, #8]
 8009aee:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 8009af2:	687b      	ldr	r3, [r7, #4]
 8009af4:	681b      	ldr	r3, [r3, #0]
 8009af6:	683a      	ldr	r2, [r7, #0]
 8009af8:	430a      	orrs	r2, r1
 8009afa:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8009afc:	6878      	ldr	r0, [r7, #4]
 8009afe:	f000 f833 	bl	8009b68 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	681b      	ldr	r3, [r3, #0]
 8009b06:	68fa      	ldr	r2, [r7, #12]
 8009b08:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	2220      	movs	r2, #32
 8009b0e:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8009b12:	687b      	ldr	r3, [r7, #4]
 8009b14:	2200      	movs	r2, #0
 8009b16:	f883 2080 	strb.w	r2, [r3, #128]	; 0x80

  return HAL_OK;
 8009b1a:	2300      	movs	r3, #0
}
 8009b1c:	4618      	mov	r0, r3
 8009b1e:	3710      	adds	r7, #16
 8009b20:	46bd      	mov	sp, r7
 8009b22:	bd80      	pop	{r7, pc}

08009b24 <UARTEx_Wakeup_AddressConfig>:
  * @param huart           UART handle.
  * @param WakeUpSelection UART wake up from stop mode parameters.
  * @retval None
  */
static void UARTEx_Wakeup_AddressConfig(UART_HandleTypeDef *huart, UART_WakeUpTypeDef WakeUpSelection)
{
 8009b24:	b480      	push	{r7}
 8009b26:	b085      	sub	sp, #20
 8009b28:	af00      	add	r7, sp, #0
 8009b2a:	60f8      	str	r0, [r7, #12]
 8009b2c:	1d3b      	adds	r3, r7, #4
 8009b2e:	e883 0006 	stmia.w	r3, {r1, r2}
  assert_param(IS_UART_ADDRESSLENGTH_DETECT(WakeUpSelection.AddressLength));

  /* Set the USART address length */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADDM7, WakeUpSelection.AddressLength);
 8009b32:	68fb      	ldr	r3, [r7, #12]
 8009b34:	681b      	ldr	r3, [r3, #0]
 8009b36:	685b      	ldr	r3, [r3, #4]
 8009b38:	f023 0210 	bic.w	r2, r3, #16
 8009b3c:	893b      	ldrh	r3, [r7, #8]
 8009b3e:	4619      	mov	r1, r3
 8009b40:	68fb      	ldr	r3, [r7, #12]
 8009b42:	681b      	ldr	r3, [r3, #0]
 8009b44:	430a      	orrs	r2, r1
 8009b46:	605a      	str	r2, [r3, #4]

  /* Set the USART address node */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_ADD, ((uint32_t)WakeUpSelection.Address << UART_CR2_ADDRESS_LSB_POS));
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	681b      	ldr	r3, [r3, #0]
 8009b4c:	685b      	ldr	r3, [r3, #4]
 8009b4e:	f023 417f 	bic.w	r1, r3, #4278190080	; 0xff000000
 8009b52:	7abb      	ldrb	r3, [r7, #10]
 8009b54:	061a      	lsls	r2, r3, #24
 8009b56:	68fb      	ldr	r3, [r7, #12]
 8009b58:	681b      	ldr	r3, [r3, #0]
 8009b5a:	430a      	orrs	r2, r1
 8009b5c:	605a      	str	r2, [r3, #4]
}
 8009b5e:	bf00      	nop
 8009b60:	3714      	adds	r7, #20
 8009b62:	46bd      	mov	sp, r7
 8009b64:	bc80      	pop	{r7}
 8009b66:	4770      	bx	lr

08009b68 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8009b68:	b480      	push	{r7}
 8009b6a:	b089      	sub	sp, #36	; 0x24
 8009b6c:	af00      	add	r7, sp, #0
 8009b6e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_depth;
  uint8_t tx_fifo_depth;
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
 8009b70:	4a2e      	ldr	r2, [pc, #184]	; (8009c2c <UARTEx_SetNbDataToProcess+0xc4>)
 8009b72:	f107 0314 	add.w	r3, r7, #20
 8009b76:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009b7a:	e883 0003 	stmia.w	r3, {r0, r1}
  uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};
 8009b7e:	4a2c      	ldr	r2, [pc, #176]	; (8009c30 <UARTEx_SetNbDataToProcess+0xc8>)
 8009b80:	f107 030c 	add.w	r3, r7, #12
 8009b84:	e892 0003 	ldmia.w	r2, {r0, r1}
 8009b88:	e883 0003 	stmia.w	r3, {r0, r1}

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8009b8c:	687b      	ldr	r3, [r7, #4]
 8009b8e:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8009b90:	2b00      	cmp	r3, #0
 8009b92:	d108      	bne.n	8009ba6 <UARTEx_SetNbDataToProcess+0x3e>
  {
    huart->NbTxDataToProcess = 1U;
 8009b94:	687b      	ldr	r3, [r7, #4]
 8009b96:	2201      	movs	r2, #1
 8009b98:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	2201      	movs	r2, #1
 8009ba0:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009ba4:	e03d      	b.n	8009c22 <UARTEx_SetNbDataToProcess+0xba>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8009ba6:	2308      	movs	r3, #8
 8009ba8:	77fb      	strb	r3, [r7, #31]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8009baa:	2308      	movs	r3, #8
 8009bac:	77bb      	strb	r3, [r7, #30]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009bae:	687b      	ldr	r3, [r7, #4]
 8009bb0:	681b      	ldr	r3, [r3, #0]
 8009bb2:	689b      	ldr	r3, [r3, #8]
 8009bb4:	0e5b      	lsrs	r3, r3, #25
 8009bb6:	b2db      	uxtb	r3, r3
 8009bb8:	f003 0307 	and.w	r3, r3, #7
 8009bbc:	777b      	strb	r3, [r7, #29]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009bbe:	687b      	ldr	r3, [r7, #4]
 8009bc0:	681b      	ldr	r3, [r3, #0]
 8009bc2:	689b      	ldr	r3, [r3, #8]
 8009bc4:	0f5b      	lsrs	r3, r3, #29
 8009bc6:	b2db      	uxtb	r3, r3
 8009bc8:	f003 0307 	and.w	r3, r3, #7
 8009bcc:	773b      	strb	r3, [r7, #28]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009bce:	7fbb      	ldrb	r3, [r7, #30]
 8009bd0:	7f3a      	ldrb	r2, [r7, #28]
 8009bd2:	f107 0120 	add.w	r1, r7, #32
 8009bd6:	440a      	add	r2, r1
 8009bd8:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8009bdc:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8009be0:	7f3a      	ldrb	r2, [r7, #28]
 8009be2:	f107 0120 	add.w	r1, r7, #32
 8009be6:	440a      	add	r2, r1
 8009be8:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009bec:	fb93 f3f2 	sdiv	r3, r3, r2
 8009bf0:	b29a      	uxth	r2, r3
 8009bf2:	687b      	ldr	r3, [r7, #4]
 8009bf4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009bf8:	7ffb      	ldrb	r3, [r7, #31]
 8009bfa:	7f7a      	ldrb	r2, [r7, #29]
 8009bfc:	f107 0120 	add.w	r1, r7, #32
 8009c00:	440a      	add	r2, r1
 8009c02:	f812 2c0c 	ldrb.w	r2, [r2, #-12]
 8009c06:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8009c0a:	7f7a      	ldrb	r2, [r7, #29]
 8009c0c:	f107 0120 	add.w	r1, r7, #32
 8009c10:	440a      	add	r2, r1
 8009c12:	f812 2c14 	ldrb.w	r2, [r2, #-20]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009c16:	fb93 f3f2 	sdiv	r3, r3, r2
 8009c1a:	b29a      	uxth	r2, r3
 8009c1c:	687b      	ldr	r3, [r7, #4]
 8009c1e:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 8009c22:	bf00      	nop
 8009c24:	3724      	adds	r7, #36	; 0x24
 8009c26:	46bd      	mov	sp, r7
 8009c28:	bc80      	pop	{r7}
 8009c2a:	4770      	bx	lr
 8009c2c:	0801a2f0 	.word	0x0801a2f0
 8009c30:	0801a2f8 	.word	0x0801a2f8

08009c34 <AES_CMAC_Init>:
            ( r )[i] = ( r )[i] ^ ( v )[i]; \
        }                                   \
    } while( 0 )

void AES_CMAC_Init( AES_CMAC_CTX* ctx )
{
 8009c34:	b580      	push	{r7, lr}
 8009c36:	b082      	sub	sp, #8
 8009c38:	af00      	add	r7, sp, #0
 8009c3a:	6078      	str	r0, [r7, #4]
    memset1( ctx->X, 0, sizeof ctx->X );
 8009c3c:	687b      	ldr	r3, [r7, #4]
 8009c3e:	33f1      	adds	r3, #241	; 0xf1
 8009c40:	2210      	movs	r2, #16
 8009c42:	2100      	movs	r1, #0
 8009c44:	4618      	mov	r0, r3
 8009c46:	f00b fdff 	bl	8015848 <memset1>
    ctx->M_n = 0;
 8009c4a:	687b      	ldr	r3, [r7, #4]
 8009c4c:	2200      	movs	r2, #0
 8009c4e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
    memset1( ctx->rijndael.ksch, '\0', 240 );
 8009c52:	687b      	ldr	r3, [r7, #4]
 8009c54:	22f0      	movs	r2, #240	; 0xf0
 8009c56:	2100      	movs	r1, #0
 8009c58:	4618      	mov	r0, r3
 8009c5a:	f00b fdf5 	bl	8015848 <memset1>
}
 8009c5e:	bf00      	nop
 8009c60:	3708      	adds	r7, #8
 8009c62:	46bd      	mov	sp, r7
 8009c64:	bd80      	pop	{r7, pc}

08009c66 <AES_CMAC_SetKey>:

void AES_CMAC_SetKey( AES_CMAC_CTX* ctx, const uint8_t key[AES_CMAC_KEY_LENGTH] )
{
 8009c66:	b580      	push	{r7, lr}
 8009c68:	b082      	sub	sp, #8
 8009c6a:	af00      	add	r7, sp, #0
 8009c6c:	6078      	str	r0, [r7, #4]
 8009c6e:	6039      	str	r1, [r7, #0]
    lorawan_aes_set_key( key, AES_CMAC_KEY_LENGTH, &ctx->rijndael );
 8009c70:	687b      	ldr	r3, [r7, #4]
 8009c72:	461a      	mov	r2, r3
 8009c74:	2110      	movs	r1, #16
 8009c76:	6838      	ldr	r0, [r7, #0]
 8009c78:	f000 fe60 	bl	800a93c <lorawan_aes_set_key>
}
 8009c7c:	bf00      	nop
 8009c7e:	3708      	adds	r7, #8
 8009c80:	46bd      	mov	sp, r7
 8009c82:	bd80      	pop	{r7, pc}

08009c84 <AES_CMAC_Update>:

void AES_CMAC_Update( AES_CMAC_CTX* ctx, const uint8_t* data, uint32_t len )
{
 8009c84:	b580      	push	{r7, lr}
 8009c86:	b08c      	sub	sp, #48	; 0x30
 8009c88:	af00      	add	r7, sp, #0
 8009c8a:	60f8      	str	r0, [r7, #12]
 8009c8c:	60b9      	str	r1, [r7, #8]
 8009c8e:	607a      	str	r2, [r7, #4]
    uint32_t mlen;
    uint8_t  in[16];

    if( ctx->M_n > 0 )
 8009c90:	68fb      	ldr	r3, [r7, #12]
 8009c92:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8009c96:	2b00      	cmp	r3, #0
 8009c98:	f000 80a1 	beq.w	8009dde <AES_CMAC_Update+0x15a>
    {
        mlen = MIN( 16 - ctx->M_n, len );
 8009c9c:	68fb      	ldr	r3, [r7, #12]
 8009c9e:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8009ca2:	f1c3 0310 	rsb	r3, r3, #16
 8009ca6:	687a      	ldr	r2, [r7, #4]
 8009ca8:	4293      	cmp	r3, r2
 8009caa:	bf28      	it	cs
 8009cac:	4613      	movcs	r3, r2
 8009cae:	627b      	str	r3, [r7, #36]	; 0x24
        memcpy1( ctx->M_last + ctx->M_n, data, mlen );
 8009cb0:	68fb      	ldr	r3, [r7, #12]
 8009cb2:	f203 1201 	addw	r2, r3, #257	; 0x101
 8009cb6:	68fb      	ldr	r3, [r7, #12]
 8009cb8:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8009cbc:	4413      	add	r3, r2
 8009cbe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009cc0:	b292      	uxth	r2, r2
 8009cc2:	68b9      	ldr	r1, [r7, #8]
 8009cc4:	4618      	mov	r0, r3
 8009cc6:	f00b fd84 	bl	80157d2 <memcpy1>
        ctx->M_n += mlen;
 8009cca:	68fb      	ldr	r3, [r7, #12]
 8009ccc:	f8d3 2114 	ldr.w	r2, [r3, #276]	; 0x114
 8009cd0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cd2:	441a      	add	r2, r3
 8009cd4:	68fb      	ldr	r3, [r7, #12]
 8009cd6:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
        if( ctx->M_n < 16 || len == mlen )
 8009cda:	68fb      	ldr	r3, [r7, #12]
 8009cdc:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8009ce0:	2b0f      	cmp	r3, #15
 8009ce2:	f240 808d 	bls.w	8009e00 <AES_CMAC_Update+0x17c>
 8009ce6:	687a      	ldr	r2, [r7, #4]
 8009ce8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009cea:	429a      	cmp	r2, r3
 8009cec:	f000 8088 	beq.w	8009e00 <AES_CMAC_Update+0x17c>
            return;
        XOR( ctx->M_last, ctx->X );
 8009cf0:	2300      	movs	r3, #0
 8009cf2:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009cf4:	e015      	b.n	8009d22 <AES_CMAC_Update+0x9e>
 8009cf6:	68fa      	ldr	r2, [r7, #12]
 8009cf8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009cfa:	4413      	add	r3, r2
 8009cfc:	33f1      	adds	r3, #241	; 0xf1
 8009cfe:	781a      	ldrb	r2, [r3, #0]
 8009d00:	68f9      	ldr	r1, [r7, #12]
 8009d02:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d04:	440b      	add	r3, r1
 8009d06:	f203 1301 	addw	r3, r3, #257	; 0x101
 8009d0a:	781b      	ldrb	r3, [r3, #0]
 8009d0c:	4053      	eors	r3, r2
 8009d0e:	b2d9      	uxtb	r1, r3
 8009d10:	68fa      	ldr	r2, [r7, #12]
 8009d12:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d14:	4413      	add	r3, r2
 8009d16:	33f1      	adds	r3, #241	; 0xf1
 8009d18:	460a      	mov	r2, r1
 8009d1a:	701a      	strb	r2, [r3, #0]
 8009d1c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d1e:	3301      	adds	r3, #1
 8009d20:	62fb      	str	r3, [r7, #44]	; 0x2c
 8009d22:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8009d24:	2b0f      	cmp	r3, #15
 8009d26:	dde6      	ble.n	8009cf6 <AES_CMAC_Update+0x72>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 8009d28:	68fb      	ldr	r3, [r7, #12]
 8009d2a:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 8009d2e:	f107 0314 	add.w	r3, r7, #20
 8009d32:	2210      	movs	r2, #16
 8009d34:	4618      	mov	r0, r3
 8009d36:	f00b fd4c 	bl	80157d2 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 8009d3a:	68fa      	ldr	r2, [r7, #12]
 8009d3c:	f107 0114 	add.w	r1, r7, #20
 8009d40:	f107 0314 	add.w	r3, r7, #20
 8009d44:	4618      	mov	r0, r3
 8009d46:	f000 fed7 	bl	800aaf8 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 8009d4a:	68fb      	ldr	r3, [r7, #12]
 8009d4c:	33f1      	adds	r3, #241	; 0xf1
 8009d4e:	f107 0114 	add.w	r1, r7, #20
 8009d52:	2210      	movs	r2, #16
 8009d54:	4618      	mov	r0, r3
 8009d56:	f00b fd3c 	bl	80157d2 <memcpy1>

        data += mlen;
 8009d5a:	68ba      	ldr	r2, [r7, #8]
 8009d5c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d5e:	4413      	add	r3, r2
 8009d60:	60bb      	str	r3, [r7, #8]
        len -= mlen;
 8009d62:	687a      	ldr	r2, [r7, #4]
 8009d64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009d66:	1ad3      	subs	r3, r2, r3
 8009d68:	607b      	str	r3, [r7, #4]
    }
    while( len > 16 )
 8009d6a:	e038      	b.n	8009dde <AES_CMAC_Update+0x15a>
    { /* not last block */

        XOR( data, ctx->X );
 8009d6c:	2300      	movs	r3, #0
 8009d6e:	62bb      	str	r3, [r7, #40]	; 0x28
 8009d70:	e013      	b.n	8009d9a <AES_CMAC_Update+0x116>
 8009d72:	68fa      	ldr	r2, [r7, #12]
 8009d74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d76:	4413      	add	r3, r2
 8009d78:	33f1      	adds	r3, #241	; 0xf1
 8009d7a:	781a      	ldrb	r2, [r3, #0]
 8009d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d7e:	68b9      	ldr	r1, [r7, #8]
 8009d80:	440b      	add	r3, r1
 8009d82:	781b      	ldrb	r3, [r3, #0]
 8009d84:	4053      	eors	r3, r2
 8009d86:	b2d9      	uxtb	r1, r3
 8009d88:	68fa      	ldr	r2, [r7, #12]
 8009d8a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d8c:	4413      	add	r3, r2
 8009d8e:	33f1      	adds	r3, #241	; 0xf1
 8009d90:	460a      	mov	r2, r1
 8009d92:	701a      	strb	r2, [r3, #0]
 8009d94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d96:	3301      	adds	r3, #1
 8009d98:	62bb      	str	r3, [r7, #40]	; 0x28
 8009d9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009d9c:	2b0f      	cmp	r3, #15
 8009d9e:	dde8      	ble.n	8009d72 <AES_CMAC_Update+0xee>

        memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 8009da0:	68fb      	ldr	r3, [r7, #12]
 8009da2:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 8009da6:	f107 0314 	add.w	r3, r7, #20
 8009daa:	2210      	movs	r2, #16
 8009dac:	4618      	mov	r0, r3
 8009dae:	f00b fd10 	bl	80157d2 <memcpy1>
        lorawan_aes_encrypt( in, in, &ctx->rijndael );
 8009db2:	68fa      	ldr	r2, [r7, #12]
 8009db4:	f107 0114 	add.w	r1, r7, #20
 8009db8:	f107 0314 	add.w	r3, r7, #20
 8009dbc:	4618      	mov	r0, r3
 8009dbe:	f000 fe9b 	bl	800aaf8 <lorawan_aes_encrypt>
        memcpy1( &ctx->X[0], in, 16 );
 8009dc2:	68fb      	ldr	r3, [r7, #12]
 8009dc4:	33f1      	adds	r3, #241	; 0xf1
 8009dc6:	f107 0114 	add.w	r1, r7, #20
 8009dca:	2210      	movs	r2, #16
 8009dcc:	4618      	mov	r0, r3
 8009dce:	f00b fd00 	bl	80157d2 <memcpy1>

        data += 16;
 8009dd2:	68bb      	ldr	r3, [r7, #8]
 8009dd4:	3310      	adds	r3, #16
 8009dd6:	60bb      	str	r3, [r7, #8]
        len -= 16;
 8009dd8:	687b      	ldr	r3, [r7, #4]
 8009dda:	3b10      	subs	r3, #16
 8009ddc:	607b      	str	r3, [r7, #4]
    while( len > 16 )
 8009dde:	687b      	ldr	r3, [r7, #4]
 8009de0:	2b10      	cmp	r3, #16
 8009de2:	d8c3      	bhi.n	8009d6c <AES_CMAC_Update+0xe8>
    }
    /* potential last block, save it */
    memcpy1( ctx->M_last, data, len );
 8009de4:	68fb      	ldr	r3, [r7, #12]
 8009de6:	f203 1301 	addw	r3, r3, #257	; 0x101
 8009dea:	687a      	ldr	r2, [r7, #4]
 8009dec:	b292      	uxth	r2, r2
 8009dee:	68b9      	ldr	r1, [r7, #8]
 8009df0:	4618      	mov	r0, r3
 8009df2:	f00b fcee 	bl	80157d2 <memcpy1>
    ctx->M_n = len;
 8009df6:	68fb      	ldr	r3, [r7, #12]
 8009df8:	687a      	ldr	r2, [r7, #4]
 8009dfa:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 8009dfe:	e000      	b.n	8009e02 <AES_CMAC_Update+0x17e>
            return;
 8009e00:	bf00      	nop
}
 8009e02:	3730      	adds	r7, #48	; 0x30
 8009e04:	46bd      	mov	sp, r7
 8009e06:	bd80      	pop	{r7, pc}

08009e08 <AES_CMAC_Final>:

void AES_CMAC_Final( uint8_t digest[AES_CMAC_DIGEST_LENGTH], AES_CMAC_CTX* ctx )
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b092      	sub	sp, #72	; 0x48
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	6078      	str	r0, [r7, #4]
 8009e10:	6039      	str	r1, [r7, #0]
    uint8_t K[16];
    uint8_t in[16];
    /* generate subkey K1 */
    memset1( K, '\0', 16 );
 8009e12:	f107 031c 	add.w	r3, r7, #28
 8009e16:	2210      	movs	r2, #16
 8009e18:	2100      	movs	r1, #0
 8009e1a:	4618      	mov	r0, r3
 8009e1c:	f00b fd14 	bl	8015848 <memset1>

    lorawan_aes_encrypt( K, K, &ctx->rijndael );
 8009e20:	683a      	ldr	r2, [r7, #0]
 8009e22:	f107 011c 	add.w	r1, r7, #28
 8009e26:	f107 031c 	add.w	r3, r7, #28
 8009e2a:	4618      	mov	r0, r3
 8009e2c:	f000 fe64 	bl	800aaf8 <lorawan_aes_encrypt>

    if( K[0] & 0x80 )
 8009e30:	7f3b      	ldrb	r3, [r7, #28]
 8009e32:	b25b      	sxtb	r3, r3
 8009e34:	2b00      	cmp	r3, #0
 8009e36:	da31      	bge.n	8009e9c <AES_CMAC_Final+0x94>
    {
        LSHIFT( K, K );
 8009e38:	2300      	movs	r3, #0
 8009e3a:	647b      	str	r3, [r7, #68]	; 0x44
 8009e3c:	e01c      	b.n	8009e78 <AES_CMAC_Final+0x70>
 8009e3e:	f107 021c 	add.w	r2, r7, #28
 8009e42:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009e44:	4413      	add	r3, r2
 8009e46:	781b      	ldrb	r3, [r3, #0]
 8009e48:	005b      	lsls	r3, r3, #1
 8009e4a:	b25a      	sxtb	r2, r3
 8009e4c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009e4e:	3301      	adds	r3, #1
 8009e50:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8009e54:	440b      	add	r3, r1
 8009e56:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8009e5a:	09db      	lsrs	r3, r3, #7
 8009e5c:	b2db      	uxtb	r3, r3
 8009e5e:	b25b      	sxtb	r3, r3
 8009e60:	4313      	orrs	r3, r2
 8009e62:	b25b      	sxtb	r3, r3
 8009e64:	b2d9      	uxtb	r1, r3
 8009e66:	f107 021c 	add.w	r2, r7, #28
 8009e6a:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009e6c:	4413      	add	r3, r2
 8009e6e:	460a      	mov	r2, r1
 8009e70:	701a      	strb	r2, [r3, #0]
 8009e72:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009e74:	3301      	adds	r3, #1
 8009e76:	647b      	str	r3, [r7, #68]	; 0x44
 8009e78:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8009e7a:	2b0e      	cmp	r3, #14
 8009e7c:	dddf      	ble.n	8009e3e <AES_CMAC_Final+0x36>
 8009e7e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009e82:	005b      	lsls	r3, r3, #1
 8009e84:	b2db      	uxtb	r3, r3
 8009e86:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        K[15] ^= 0x87;
 8009e8a:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009e8e:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 8009e92:	43db      	mvns	r3, r3
 8009e94:	b2db      	uxtb	r3, r3
 8009e96:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009e9a:	e028      	b.n	8009eee <AES_CMAC_Final+0xe6>
    }
    else
        LSHIFT( K, K );
 8009e9c:	2300      	movs	r3, #0
 8009e9e:	643b      	str	r3, [r7, #64]	; 0x40
 8009ea0:	e01c      	b.n	8009edc <AES_CMAC_Final+0xd4>
 8009ea2:	f107 021c 	add.w	r2, r7, #28
 8009ea6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009ea8:	4413      	add	r3, r2
 8009eaa:	781b      	ldrb	r3, [r3, #0]
 8009eac:	005b      	lsls	r3, r3, #1
 8009eae:	b25a      	sxtb	r2, r3
 8009eb0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009eb2:	3301      	adds	r3, #1
 8009eb4:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8009eb8:	440b      	add	r3, r1
 8009eba:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8009ebe:	09db      	lsrs	r3, r3, #7
 8009ec0:	b2db      	uxtb	r3, r3
 8009ec2:	b25b      	sxtb	r3, r3
 8009ec4:	4313      	orrs	r3, r2
 8009ec6:	b25b      	sxtb	r3, r3
 8009ec8:	b2d9      	uxtb	r1, r3
 8009eca:	f107 021c 	add.w	r2, r7, #28
 8009ece:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009ed0:	4413      	add	r3, r2
 8009ed2:	460a      	mov	r2, r1
 8009ed4:	701a      	strb	r2, [r3, #0]
 8009ed6:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009ed8:	3301      	adds	r3, #1
 8009eda:	643b      	str	r3, [r7, #64]	; 0x40
 8009edc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8009ede:	2b0e      	cmp	r3, #14
 8009ee0:	dddf      	ble.n	8009ea2 <AES_CMAC_Final+0x9a>
 8009ee2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009ee6:	005b      	lsls	r3, r3, #1
 8009ee8:	b2db      	uxtb	r3, r3
 8009eea:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

    if( ctx->M_n == 16 )
 8009eee:	683b      	ldr	r3, [r7, #0]
 8009ef0:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8009ef4:	2b10      	cmp	r3, #16
 8009ef6:	d11d      	bne.n	8009f34 <AES_CMAC_Final+0x12c>
    {
        /* last block was a complete block */
        XOR( K, ctx->M_last );
 8009ef8:	2300      	movs	r3, #0
 8009efa:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009efc:	e016      	b.n	8009f2c <AES_CMAC_Final+0x124>
 8009efe:	683a      	ldr	r2, [r7, #0]
 8009f00:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f02:	4413      	add	r3, r2
 8009f04:	f203 1301 	addw	r3, r3, #257	; 0x101
 8009f08:	781a      	ldrb	r2, [r3, #0]
 8009f0a:	f107 011c 	add.w	r1, r7, #28
 8009f0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f10:	440b      	add	r3, r1
 8009f12:	781b      	ldrb	r3, [r3, #0]
 8009f14:	4053      	eors	r3, r2
 8009f16:	b2d9      	uxtb	r1, r3
 8009f18:	683a      	ldr	r2, [r7, #0]
 8009f1a:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f1c:	4413      	add	r3, r2
 8009f1e:	f203 1301 	addw	r3, r3, #257	; 0x101
 8009f22:	460a      	mov	r2, r1
 8009f24:	701a      	strb	r2, [r3, #0]
 8009f26:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f28:	3301      	adds	r3, #1
 8009f2a:	63fb      	str	r3, [r7, #60]	; 0x3c
 8009f2c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8009f2e:	2b0f      	cmp	r3, #15
 8009f30:	dde5      	ble.n	8009efe <AES_CMAC_Final+0xf6>
 8009f32:	e098      	b.n	800a066 <AES_CMAC_Final+0x25e>
    }
    else
    {
        /* generate subkey K2 */
        if( K[0] & 0x80 )
 8009f34:	7f3b      	ldrb	r3, [r7, #28]
 8009f36:	b25b      	sxtb	r3, r3
 8009f38:	2b00      	cmp	r3, #0
 8009f3a:	da31      	bge.n	8009fa0 <AES_CMAC_Final+0x198>
        {
            LSHIFT( K, K );
 8009f3c:	2300      	movs	r3, #0
 8009f3e:	63bb      	str	r3, [r7, #56]	; 0x38
 8009f40:	e01c      	b.n	8009f7c <AES_CMAC_Final+0x174>
 8009f42:	f107 021c 	add.w	r2, r7, #28
 8009f46:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f48:	4413      	add	r3, r2
 8009f4a:	781b      	ldrb	r3, [r3, #0]
 8009f4c:	005b      	lsls	r3, r3, #1
 8009f4e:	b25a      	sxtb	r2, r3
 8009f50:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f52:	3301      	adds	r3, #1
 8009f54:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8009f58:	440b      	add	r3, r1
 8009f5a:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8009f5e:	09db      	lsrs	r3, r3, #7
 8009f60:	b2db      	uxtb	r3, r3
 8009f62:	b25b      	sxtb	r3, r3
 8009f64:	4313      	orrs	r3, r2
 8009f66:	b25b      	sxtb	r3, r3
 8009f68:	b2d9      	uxtb	r1, r3
 8009f6a:	f107 021c 	add.w	r2, r7, #28
 8009f6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f70:	4413      	add	r3, r2
 8009f72:	460a      	mov	r2, r1
 8009f74:	701a      	strb	r2, [r3, #0]
 8009f76:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f78:	3301      	adds	r3, #1
 8009f7a:	63bb      	str	r3, [r7, #56]	; 0x38
 8009f7c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009f7e:	2b0e      	cmp	r3, #14
 8009f80:	dddf      	ble.n	8009f42 <AES_CMAC_Final+0x13a>
 8009f82:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009f86:	005b      	lsls	r3, r3, #1
 8009f88:	b2db      	uxtb	r3, r3
 8009f8a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
            K[15] ^= 0x87;
 8009f8e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009f92:	f083 0378 	eor.w	r3, r3, #120	; 0x78
 8009f96:	43db      	mvns	r3, r3
 8009f98:	b2db      	uxtb	r3, r3
 8009f9a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8009f9e:	e028      	b.n	8009ff2 <AES_CMAC_Final+0x1ea>
        }
        else
            LSHIFT( K, K );
 8009fa0:	2300      	movs	r3, #0
 8009fa2:	637b      	str	r3, [r7, #52]	; 0x34
 8009fa4:	e01c      	b.n	8009fe0 <AES_CMAC_Final+0x1d8>
 8009fa6:	f107 021c 	add.w	r2, r7, #28
 8009faa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009fac:	4413      	add	r3, r2
 8009fae:	781b      	ldrb	r3, [r3, #0]
 8009fb0:	005b      	lsls	r3, r3, #1
 8009fb2:	b25a      	sxtb	r2, r3
 8009fb4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009fb6:	3301      	adds	r3, #1
 8009fb8:	f107 0148 	add.w	r1, r7, #72	; 0x48
 8009fbc:	440b      	add	r3, r1
 8009fbe:	f813 3c2c 	ldrb.w	r3, [r3, #-44]
 8009fc2:	09db      	lsrs	r3, r3, #7
 8009fc4:	b2db      	uxtb	r3, r3
 8009fc6:	b25b      	sxtb	r3, r3
 8009fc8:	4313      	orrs	r3, r2
 8009fca:	b25b      	sxtb	r3, r3
 8009fcc:	b2d9      	uxtb	r1, r3
 8009fce:	f107 021c 	add.w	r2, r7, #28
 8009fd2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009fd4:	4413      	add	r3, r2
 8009fd6:	460a      	mov	r2, r1
 8009fd8:	701a      	strb	r2, [r3, #0]
 8009fda:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009fdc:	3301      	adds	r3, #1
 8009fde:	637b      	str	r3, [r7, #52]	; 0x34
 8009fe0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8009fe2:	2b0e      	cmp	r3, #14
 8009fe4:	dddf      	ble.n	8009fa6 <AES_CMAC_Final+0x19e>
 8009fe6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8009fea:	005b      	lsls	r3, r3, #1
 8009fec:	b2db      	uxtb	r3, r3
 8009fee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

        /* padding(M_last) */
        ctx->M_last[ctx->M_n] = 0x80;
 8009ff2:	683b      	ldr	r3, [r7, #0]
 8009ff4:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 8009ff8:	683a      	ldr	r2, [r7, #0]
 8009ffa:	4413      	add	r3, r2
 8009ffc:	2280      	movs	r2, #128	; 0x80
 8009ffe:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 800a002:	e007      	b.n	800a014 <AES_CMAC_Final+0x20c>
            ctx->M_last[ctx->M_n] = 0;
 800a004:	683b      	ldr	r3, [r7, #0]
 800a006:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800a00a:	683a      	ldr	r2, [r7, #0]
 800a00c:	4413      	add	r3, r2
 800a00e:	2200      	movs	r2, #0
 800a010:	f883 2101 	strb.w	r2, [r3, #257]	; 0x101
        while( ++ctx->M_n < 16 )
 800a014:	683b      	ldr	r3, [r7, #0]
 800a016:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800a01a:	1c5a      	adds	r2, r3, #1
 800a01c:	683b      	ldr	r3, [r7, #0]
 800a01e:	f8c3 2114 	str.w	r2, [r3, #276]	; 0x114
 800a022:	683b      	ldr	r3, [r7, #0]
 800a024:	f8d3 3114 	ldr.w	r3, [r3, #276]	; 0x114
 800a028:	2b0f      	cmp	r3, #15
 800a02a:	d9eb      	bls.n	800a004 <AES_CMAC_Final+0x1fc>

        XOR( K, ctx->M_last );
 800a02c:	2300      	movs	r3, #0
 800a02e:	633b      	str	r3, [r7, #48]	; 0x30
 800a030:	e016      	b.n	800a060 <AES_CMAC_Final+0x258>
 800a032:	683a      	ldr	r2, [r7, #0]
 800a034:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a036:	4413      	add	r3, r2
 800a038:	f203 1301 	addw	r3, r3, #257	; 0x101
 800a03c:	781a      	ldrb	r2, [r3, #0]
 800a03e:	f107 011c 	add.w	r1, r7, #28
 800a042:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a044:	440b      	add	r3, r1
 800a046:	781b      	ldrb	r3, [r3, #0]
 800a048:	4053      	eors	r3, r2
 800a04a:	b2d9      	uxtb	r1, r3
 800a04c:	683a      	ldr	r2, [r7, #0]
 800a04e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a050:	4413      	add	r3, r2
 800a052:	f203 1301 	addw	r3, r3, #257	; 0x101
 800a056:	460a      	mov	r2, r1
 800a058:	701a      	strb	r2, [r3, #0]
 800a05a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a05c:	3301      	adds	r3, #1
 800a05e:	633b      	str	r3, [r7, #48]	; 0x30
 800a060:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800a062:	2b0f      	cmp	r3, #15
 800a064:	dde5      	ble.n	800a032 <AES_CMAC_Final+0x22a>
    }
    XOR( ctx->M_last, ctx->X );
 800a066:	2300      	movs	r3, #0
 800a068:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a06a:	e015      	b.n	800a098 <AES_CMAC_Final+0x290>
 800a06c:	683a      	ldr	r2, [r7, #0]
 800a06e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a070:	4413      	add	r3, r2
 800a072:	33f1      	adds	r3, #241	; 0xf1
 800a074:	781a      	ldrb	r2, [r3, #0]
 800a076:	6839      	ldr	r1, [r7, #0]
 800a078:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a07a:	440b      	add	r3, r1
 800a07c:	f203 1301 	addw	r3, r3, #257	; 0x101
 800a080:	781b      	ldrb	r3, [r3, #0]
 800a082:	4053      	eors	r3, r2
 800a084:	b2d9      	uxtb	r1, r3
 800a086:	683a      	ldr	r2, [r7, #0]
 800a088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a08a:	4413      	add	r3, r2
 800a08c:	33f1      	adds	r3, #241	; 0xf1
 800a08e:	460a      	mov	r2, r1
 800a090:	701a      	strb	r2, [r3, #0]
 800a092:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a094:	3301      	adds	r3, #1
 800a096:	62fb      	str	r3, [r7, #44]	; 0x2c
 800a098:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800a09a:	2b0f      	cmp	r3, #15
 800a09c:	dde6      	ble.n	800a06c <AES_CMAC_Final+0x264>

    memcpy1( in, &ctx->X[0], 16 );  // Otherwise it does not look good
 800a09e:	683b      	ldr	r3, [r7, #0]
 800a0a0:	f103 01f1 	add.w	r1, r3, #241	; 0xf1
 800a0a4:	f107 030c 	add.w	r3, r7, #12
 800a0a8:	2210      	movs	r2, #16
 800a0aa:	4618      	mov	r0, r3
 800a0ac:	f00b fb91 	bl	80157d2 <memcpy1>
    lorawan_aes_encrypt( in, digest, &ctx->rijndael );
 800a0b0:	683a      	ldr	r2, [r7, #0]
 800a0b2:	f107 030c 	add.w	r3, r7, #12
 800a0b6:	6879      	ldr	r1, [r7, #4]
 800a0b8:	4618      	mov	r0, r3
 800a0ba:	f000 fd1d 	bl	800aaf8 <lorawan_aes_encrypt>
    memset1( K, 0, sizeof K );
 800a0be:	f107 031c 	add.w	r3, r7, #28
 800a0c2:	2210      	movs	r2, #16
 800a0c4:	2100      	movs	r1, #0
 800a0c6:	4618      	mov	r0, r3
 800a0c8:	f00b fbbe 	bl	8015848 <memset1>
}
 800a0cc:	bf00      	nop
 800a0ce:	3748      	adds	r7, #72	; 0x48
 800a0d0:	46bd      	mov	sp, r7
 800a0d2:	bd80      	pop	{r7, pc}

0800a0d4 <copy_block>:
#  define block_copy_nn(d, s, l)    copy_block_nn(d, s, l)
#  define block_copy(d, s)          copy_block(d, s)
#endif

static void copy_block( void *d, const void *s )
{
 800a0d4:	b480      	push	{r7}
 800a0d6:	b083      	sub	sp, #12
 800a0d8:	af00      	add	r7, sp, #0
 800a0da:	6078      	str	r0, [r7, #4]
 800a0dc:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0];
 800a0de:	683b      	ldr	r3, [r7, #0]
 800a0e0:	781a      	ldrb	r2, [r3, #0]
 800a0e2:	687b      	ldr	r3, [r7, #4]
 800a0e4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1];
 800a0e6:	687b      	ldr	r3, [r7, #4]
 800a0e8:	3301      	adds	r3, #1
 800a0ea:	683a      	ldr	r2, [r7, #0]
 800a0ec:	7852      	ldrb	r2, [r2, #1]
 800a0ee:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2];
 800a0f0:	687b      	ldr	r3, [r7, #4]
 800a0f2:	3302      	adds	r3, #2
 800a0f4:	683a      	ldr	r2, [r7, #0]
 800a0f6:	7892      	ldrb	r2, [r2, #2]
 800a0f8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3];
 800a0fa:	687b      	ldr	r3, [r7, #4]
 800a0fc:	3303      	adds	r3, #3
 800a0fe:	683a      	ldr	r2, [r7, #0]
 800a100:	78d2      	ldrb	r2, [r2, #3]
 800a102:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4];
 800a104:	687b      	ldr	r3, [r7, #4]
 800a106:	3304      	adds	r3, #4
 800a108:	683a      	ldr	r2, [r7, #0]
 800a10a:	7912      	ldrb	r2, [r2, #4]
 800a10c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5];
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	3305      	adds	r3, #5
 800a112:	683a      	ldr	r2, [r7, #0]
 800a114:	7952      	ldrb	r2, [r2, #5]
 800a116:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6];
 800a118:	687b      	ldr	r3, [r7, #4]
 800a11a:	3306      	adds	r3, #6
 800a11c:	683a      	ldr	r2, [r7, #0]
 800a11e:	7992      	ldrb	r2, [r2, #6]
 800a120:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7];
 800a122:	687b      	ldr	r3, [r7, #4]
 800a124:	3307      	adds	r3, #7
 800a126:	683a      	ldr	r2, [r7, #0]
 800a128:	79d2      	ldrb	r2, [r2, #7]
 800a12a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8];
 800a12c:	687b      	ldr	r3, [r7, #4]
 800a12e:	3308      	adds	r3, #8
 800a130:	683a      	ldr	r2, [r7, #0]
 800a132:	7a12      	ldrb	r2, [r2, #8]
 800a134:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9];
 800a136:	687b      	ldr	r3, [r7, #4]
 800a138:	3309      	adds	r3, #9
 800a13a:	683a      	ldr	r2, [r7, #0]
 800a13c:	7a52      	ldrb	r2, [r2, #9]
 800a13e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10];
 800a140:	687b      	ldr	r3, [r7, #4]
 800a142:	330a      	adds	r3, #10
 800a144:	683a      	ldr	r2, [r7, #0]
 800a146:	7a92      	ldrb	r2, [r2, #10]
 800a148:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11];
 800a14a:	687b      	ldr	r3, [r7, #4]
 800a14c:	330b      	adds	r3, #11
 800a14e:	683a      	ldr	r2, [r7, #0]
 800a150:	7ad2      	ldrb	r2, [r2, #11]
 800a152:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12];
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	330c      	adds	r3, #12
 800a158:	683a      	ldr	r2, [r7, #0]
 800a15a:	7b12      	ldrb	r2, [r2, #12]
 800a15c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13];
 800a15e:	687b      	ldr	r3, [r7, #4]
 800a160:	330d      	adds	r3, #13
 800a162:	683a      	ldr	r2, [r7, #0]
 800a164:	7b52      	ldrb	r2, [r2, #13]
 800a166:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14];
 800a168:	687b      	ldr	r3, [r7, #4]
 800a16a:	330e      	adds	r3, #14
 800a16c:	683a      	ldr	r2, [r7, #0]
 800a16e:	7b92      	ldrb	r2, [r2, #14]
 800a170:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15];
 800a172:	687b      	ldr	r3, [r7, #4]
 800a174:	330f      	adds	r3, #15
 800a176:	683a      	ldr	r2, [r7, #0]
 800a178:	7bd2      	ldrb	r2, [r2, #15]
 800a17a:	701a      	strb	r2, [r3, #0]
#endif
}
 800a17c:	bf00      	nop
 800a17e:	370c      	adds	r7, #12
 800a180:	46bd      	mov	sp, r7
 800a182:	bc80      	pop	{r7}
 800a184:	4770      	bx	lr

0800a186 <copy_block_nn>:

static void copy_block_nn( uint8_t * d, const uint8_t *s, uint8_t nn )
{
 800a186:	b480      	push	{r7}
 800a188:	b085      	sub	sp, #20
 800a18a:	af00      	add	r7, sp, #0
 800a18c:	60f8      	str	r0, [r7, #12]
 800a18e:	60b9      	str	r1, [r7, #8]
 800a190:	4613      	mov	r3, r2
 800a192:	71fb      	strb	r3, [r7, #7]
    while( nn-- )
 800a194:	e007      	b.n	800a1a6 <copy_block_nn+0x20>
        //*((uint8_t*)d)++ = *((uint8_t*)s)++;
        *d++ = *s++;
 800a196:	68ba      	ldr	r2, [r7, #8]
 800a198:	1c53      	adds	r3, r2, #1
 800a19a:	60bb      	str	r3, [r7, #8]
 800a19c:	68fb      	ldr	r3, [r7, #12]
 800a19e:	1c59      	adds	r1, r3, #1
 800a1a0:	60f9      	str	r1, [r7, #12]
 800a1a2:	7812      	ldrb	r2, [r2, #0]
 800a1a4:	701a      	strb	r2, [r3, #0]
    while( nn-- )
 800a1a6:	79fb      	ldrb	r3, [r7, #7]
 800a1a8:	1e5a      	subs	r2, r3, #1
 800a1aa:	71fa      	strb	r2, [r7, #7]
 800a1ac:	2b00      	cmp	r3, #0
 800a1ae:	d1f2      	bne.n	800a196 <copy_block_nn+0x10>
}
 800a1b0:	bf00      	nop
 800a1b2:	bf00      	nop
 800a1b4:	3714      	adds	r7, #20
 800a1b6:	46bd      	mov	sp, r7
 800a1b8:	bc80      	pop	{r7}
 800a1ba:	4770      	bx	lr

0800a1bc <xor_block>:

static void xor_block( void *d, const void *s )
{
 800a1bc:	b480      	push	{r7}
 800a1be:	b083      	sub	sp, #12
 800a1c0:	af00      	add	r7, sp, #0
 800a1c2:	6078      	str	r0, [r7, #4]
 800a1c4:	6039      	str	r1, [r7, #0]
    ((uint32_t*)d)[ 0] ^= ((uint32_t*)s)[ 0];
    ((uint32_t*)d)[ 1] ^= ((uint32_t*)s)[ 1];
    ((uint32_t*)d)[ 2] ^= ((uint32_t*)s)[ 2];
    ((uint32_t*)d)[ 3] ^= ((uint32_t*)s)[ 3];
#else
    ((uint8_t*)d)[ 0] ^= ((uint8_t*)s)[ 0];
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	781a      	ldrb	r2, [r3, #0]
 800a1ca:	683b      	ldr	r3, [r7, #0]
 800a1cc:	781b      	ldrb	r3, [r3, #0]
 800a1ce:	4053      	eors	r3, r2
 800a1d0:	b2da      	uxtb	r2, r3
 800a1d2:	687b      	ldr	r3, [r7, #4]
 800a1d4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] ^= ((uint8_t*)s)[ 1];
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	3301      	adds	r3, #1
 800a1da:	7819      	ldrb	r1, [r3, #0]
 800a1dc:	683b      	ldr	r3, [r7, #0]
 800a1de:	3301      	adds	r3, #1
 800a1e0:	781a      	ldrb	r2, [r3, #0]
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	3301      	adds	r3, #1
 800a1e6:	404a      	eors	r2, r1
 800a1e8:	b2d2      	uxtb	r2, r2
 800a1ea:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] ^= ((uint8_t*)s)[ 2];
 800a1ec:	687b      	ldr	r3, [r7, #4]
 800a1ee:	3302      	adds	r3, #2
 800a1f0:	7819      	ldrb	r1, [r3, #0]
 800a1f2:	683b      	ldr	r3, [r7, #0]
 800a1f4:	3302      	adds	r3, #2
 800a1f6:	781a      	ldrb	r2, [r3, #0]
 800a1f8:	687b      	ldr	r3, [r7, #4]
 800a1fa:	3302      	adds	r3, #2
 800a1fc:	404a      	eors	r2, r1
 800a1fe:	b2d2      	uxtb	r2, r2
 800a200:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] ^= ((uint8_t*)s)[ 3];
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	3303      	adds	r3, #3
 800a206:	7819      	ldrb	r1, [r3, #0]
 800a208:	683b      	ldr	r3, [r7, #0]
 800a20a:	3303      	adds	r3, #3
 800a20c:	781a      	ldrb	r2, [r3, #0]
 800a20e:	687b      	ldr	r3, [r7, #4]
 800a210:	3303      	adds	r3, #3
 800a212:	404a      	eors	r2, r1
 800a214:	b2d2      	uxtb	r2, r2
 800a216:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] ^= ((uint8_t*)s)[ 4];
 800a218:	687b      	ldr	r3, [r7, #4]
 800a21a:	3304      	adds	r3, #4
 800a21c:	7819      	ldrb	r1, [r3, #0]
 800a21e:	683b      	ldr	r3, [r7, #0]
 800a220:	3304      	adds	r3, #4
 800a222:	781a      	ldrb	r2, [r3, #0]
 800a224:	687b      	ldr	r3, [r7, #4]
 800a226:	3304      	adds	r3, #4
 800a228:	404a      	eors	r2, r1
 800a22a:	b2d2      	uxtb	r2, r2
 800a22c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] ^= ((uint8_t*)s)[ 5];
 800a22e:	687b      	ldr	r3, [r7, #4]
 800a230:	3305      	adds	r3, #5
 800a232:	7819      	ldrb	r1, [r3, #0]
 800a234:	683b      	ldr	r3, [r7, #0]
 800a236:	3305      	adds	r3, #5
 800a238:	781a      	ldrb	r2, [r3, #0]
 800a23a:	687b      	ldr	r3, [r7, #4]
 800a23c:	3305      	adds	r3, #5
 800a23e:	404a      	eors	r2, r1
 800a240:	b2d2      	uxtb	r2, r2
 800a242:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] ^= ((uint8_t*)s)[ 6];
 800a244:	687b      	ldr	r3, [r7, #4]
 800a246:	3306      	adds	r3, #6
 800a248:	7819      	ldrb	r1, [r3, #0]
 800a24a:	683b      	ldr	r3, [r7, #0]
 800a24c:	3306      	adds	r3, #6
 800a24e:	781a      	ldrb	r2, [r3, #0]
 800a250:	687b      	ldr	r3, [r7, #4]
 800a252:	3306      	adds	r3, #6
 800a254:	404a      	eors	r2, r1
 800a256:	b2d2      	uxtb	r2, r2
 800a258:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] ^= ((uint8_t*)s)[ 7];
 800a25a:	687b      	ldr	r3, [r7, #4]
 800a25c:	3307      	adds	r3, #7
 800a25e:	7819      	ldrb	r1, [r3, #0]
 800a260:	683b      	ldr	r3, [r7, #0]
 800a262:	3307      	adds	r3, #7
 800a264:	781a      	ldrb	r2, [r3, #0]
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	3307      	adds	r3, #7
 800a26a:	404a      	eors	r2, r1
 800a26c:	b2d2      	uxtb	r2, r2
 800a26e:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] ^= ((uint8_t*)s)[ 8];
 800a270:	687b      	ldr	r3, [r7, #4]
 800a272:	3308      	adds	r3, #8
 800a274:	7819      	ldrb	r1, [r3, #0]
 800a276:	683b      	ldr	r3, [r7, #0]
 800a278:	3308      	adds	r3, #8
 800a27a:	781a      	ldrb	r2, [r3, #0]
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	3308      	adds	r3, #8
 800a280:	404a      	eors	r2, r1
 800a282:	b2d2      	uxtb	r2, r2
 800a284:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] ^= ((uint8_t*)s)[ 9];
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	3309      	adds	r3, #9
 800a28a:	7819      	ldrb	r1, [r3, #0]
 800a28c:	683b      	ldr	r3, [r7, #0]
 800a28e:	3309      	adds	r3, #9
 800a290:	781a      	ldrb	r2, [r3, #0]
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	3309      	adds	r3, #9
 800a296:	404a      	eors	r2, r1
 800a298:	b2d2      	uxtb	r2, r2
 800a29a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] ^= ((uint8_t*)s)[10];
 800a29c:	687b      	ldr	r3, [r7, #4]
 800a29e:	330a      	adds	r3, #10
 800a2a0:	7819      	ldrb	r1, [r3, #0]
 800a2a2:	683b      	ldr	r3, [r7, #0]
 800a2a4:	330a      	adds	r3, #10
 800a2a6:	781a      	ldrb	r2, [r3, #0]
 800a2a8:	687b      	ldr	r3, [r7, #4]
 800a2aa:	330a      	adds	r3, #10
 800a2ac:	404a      	eors	r2, r1
 800a2ae:	b2d2      	uxtb	r2, r2
 800a2b0:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] ^= ((uint8_t*)s)[11];
 800a2b2:	687b      	ldr	r3, [r7, #4]
 800a2b4:	330b      	adds	r3, #11
 800a2b6:	7819      	ldrb	r1, [r3, #0]
 800a2b8:	683b      	ldr	r3, [r7, #0]
 800a2ba:	330b      	adds	r3, #11
 800a2bc:	781a      	ldrb	r2, [r3, #0]
 800a2be:	687b      	ldr	r3, [r7, #4]
 800a2c0:	330b      	adds	r3, #11
 800a2c2:	404a      	eors	r2, r1
 800a2c4:	b2d2      	uxtb	r2, r2
 800a2c6:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] ^= ((uint8_t*)s)[12];
 800a2c8:	687b      	ldr	r3, [r7, #4]
 800a2ca:	330c      	adds	r3, #12
 800a2cc:	7819      	ldrb	r1, [r3, #0]
 800a2ce:	683b      	ldr	r3, [r7, #0]
 800a2d0:	330c      	adds	r3, #12
 800a2d2:	781a      	ldrb	r2, [r3, #0]
 800a2d4:	687b      	ldr	r3, [r7, #4]
 800a2d6:	330c      	adds	r3, #12
 800a2d8:	404a      	eors	r2, r1
 800a2da:	b2d2      	uxtb	r2, r2
 800a2dc:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] ^= ((uint8_t*)s)[13];
 800a2de:	687b      	ldr	r3, [r7, #4]
 800a2e0:	330d      	adds	r3, #13
 800a2e2:	7819      	ldrb	r1, [r3, #0]
 800a2e4:	683b      	ldr	r3, [r7, #0]
 800a2e6:	330d      	adds	r3, #13
 800a2e8:	781a      	ldrb	r2, [r3, #0]
 800a2ea:	687b      	ldr	r3, [r7, #4]
 800a2ec:	330d      	adds	r3, #13
 800a2ee:	404a      	eors	r2, r1
 800a2f0:	b2d2      	uxtb	r2, r2
 800a2f2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] ^= ((uint8_t*)s)[14];
 800a2f4:	687b      	ldr	r3, [r7, #4]
 800a2f6:	330e      	adds	r3, #14
 800a2f8:	7819      	ldrb	r1, [r3, #0]
 800a2fa:	683b      	ldr	r3, [r7, #0]
 800a2fc:	330e      	adds	r3, #14
 800a2fe:	781a      	ldrb	r2, [r3, #0]
 800a300:	687b      	ldr	r3, [r7, #4]
 800a302:	330e      	adds	r3, #14
 800a304:	404a      	eors	r2, r1
 800a306:	b2d2      	uxtb	r2, r2
 800a308:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] ^= ((uint8_t*)s)[15];
 800a30a:	687b      	ldr	r3, [r7, #4]
 800a30c:	330f      	adds	r3, #15
 800a30e:	7819      	ldrb	r1, [r3, #0]
 800a310:	683b      	ldr	r3, [r7, #0]
 800a312:	330f      	adds	r3, #15
 800a314:	781a      	ldrb	r2, [r3, #0]
 800a316:	687b      	ldr	r3, [r7, #4]
 800a318:	330f      	adds	r3, #15
 800a31a:	404a      	eors	r2, r1
 800a31c:	b2d2      	uxtb	r2, r2
 800a31e:	701a      	strb	r2, [r3, #0]
#endif
}
 800a320:	bf00      	nop
 800a322:	370c      	adds	r7, #12
 800a324:	46bd      	mov	sp, r7
 800a326:	bc80      	pop	{r7}
 800a328:	4770      	bx	lr

0800a32a <copy_and_key>:

static void copy_and_key( void *d, const void *s, const void *k )
{
 800a32a:	b480      	push	{r7}
 800a32c:	b085      	sub	sp, #20
 800a32e:	af00      	add	r7, sp, #0
 800a330:	60f8      	str	r0, [r7, #12]
 800a332:	60b9      	str	r1, [r7, #8]
 800a334:	607a      	str	r2, [r7, #4]
    ((uint32_t*)d)[ 0] = ((uint32_t*)s)[ 0] ^ ((uint32_t*)k)[ 0];
    ((uint32_t*)d)[ 1] = ((uint32_t*)s)[ 1] ^ ((uint32_t*)k)[ 1];
    ((uint32_t*)d)[ 2] = ((uint32_t*)s)[ 2] ^ ((uint32_t*)k)[ 2];
    ((uint32_t*)d)[ 3] = ((uint32_t*)s)[ 3] ^ ((uint32_t*)k)[ 3];
#elif 1
    ((uint8_t*)d)[ 0] = ((uint8_t*)s)[ 0] ^ ((uint8_t*)k)[ 0];
 800a336:	68bb      	ldr	r3, [r7, #8]
 800a338:	781a      	ldrb	r2, [r3, #0]
 800a33a:	687b      	ldr	r3, [r7, #4]
 800a33c:	781b      	ldrb	r3, [r3, #0]
 800a33e:	4053      	eors	r3, r2
 800a340:	b2da      	uxtb	r2, r3
 800a342:	68fb      	ldr	r3, [r7, #12]
 800a344:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 1] = ((uint8_t*)s)[ 1] ^ ((uint8_t*)k)[ 1];
 800a346:	68bb      	ldr	r3, [r7, #8]
 800a348:	3301      	adds	r3, #1
 800a34a:	7819      	ldrb	r1, [r3, #0]
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	3301      	adds	r3, #1
 800a350:	781a      	ldrb	r2, [r3, #0]
 800a352:	68fb      	ldr	r3, [r7, #12]
 800a354:	3301      	adds	r3, #1
 800a356:	404a      	eors	r2, r1
 800a358:	b2d2      	uxtb	r2, r2
 800a35a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 2] = ((uint8_t*)s)[ 2] ^ ((uint8_t*)k)[ 2];
 800a35c:	68bb      	ldr	r3, [r7, #8]
 800a35e:	3302      	adds	r3, #2
 800a360:	7819      	ldrb	r1, [r3, #0]
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	3302      	adds	r3, #2
 800a366:	781a      	ldrb	r2, [r3, #0]
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	3302      	adds	r3, #2
 800a36c:	404a      	eors	r2, r1
 800a36e:	b2d2      	uxtb	r2, r2
 800a370:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 3] = ((uint8_t*)s)[ 3] ^ ((uint8_t*)k)[ 3];
 800a372:	68bb      	ldr	r3, [r7, #8]
 800a374:	3303      	adds	r3, #3
 800a376:	7819      	ldrb	r1, [r3, #0]
 800a378:	687b      	ldr	r3, [r7, #4]
 800a37a:	3303      	adds	r3, #3
 800a37c:	781a      	ldrb	r2, [r3, #0]
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	3303      	adds	r3, #3
 800a382:	404a      	eors	r2, r1
 800a384:	b2d2      	uxtb	r2, r2
 800a386:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 4] = ((uint8_t*)s)[ 4] ^ ((uint8_t*)k)[ 4];
 800a388:	68bb      	ldr	r3, [r7, #8]
 800a38a:	3304      	adds	r3, #4
 800a38c:	7819      	ldrb	r1, [r3, #0]
 800a38e:	687b      	ldr	r3, [r7, #4]
 800a390:	3304      	adds	r3, #4
 800a392:	781a      	ldrb	r2, [r3, #0]
 800a394:	68fb      	ldr	r3, [r7, #12]
 800a396:	3304      	adds	r3, #4
 800a398:	404a      	eors	r2, r1
 800a39a:	b2d2      	uxtb	r2, r2
 800a39c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 5] = ((uint8_t*)s)[ 5] ^ ((uint8_t*)k)[ 5];
 800a39e:	68bb      	ldr	r3, [r7, #8]
 800a3a0:	3305      	adds	r3, #5
 800a3a2:	7819      	ldrb	r1, [r3, #0]
 800a3a4:	687b      	ldr	r3, [r7, #4]
 800a3a6:	3305      	adds	r3, #5
 800a3a8:	781a      	ldrb	r2, [r3, #0]
 800a3aa:	68fb      	ldr	r3, [r7, #12]
 800a3ac:	3305      	adds	r3, #5
 800a3ae:	404a      	eors	r2, r1
 800a3b0:	b2d2      	uxtb	r2, r2
 800a3b2:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 6] = ((uint8_t*)s)[ 6] ^ ((uint8_t*)k)[ 6];
 800a3b4:	68bb      	ldr	r3, [r7, #8]
 800a3b6:	3306      	adds	r3, #6
 800a3b8:	7819      	ldrb	r1, [r3, #0]
 800a3ba:	687b      	ldr	r3, [r7, #4]
 800a3bc:	3306      	adds	r3, #6
 800a3be:	781a      	ldrb	r2, [r3, #0]
 800a3c0:	68fb      	ldr	r3, [r7, #12]
 800a3c2:	3306      	adds	r3, #6
 800a3c4:	404a      	eors	r2, r1
 800a3c6:	b2d2      	uxtb	r2, r2
 800a3c8:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 7] = ((uint8_t*)s)[ 7] ^ ((uint8_t*)k)[ 7];
 800a3ca:	68bb      	ldr	r3, [r7, #8]
 800a3cc:	3307      	adds	r3, #7
 800a3ce:	7819      	ldrb	r1, [r3, #0]
 800a3d0:	687b      	ldr	r3, [r7, #4]
 800a3d2:	3307      	adds	r3, #7
 800a3d4:	781a      	ldrb	r2, [r3, #0]
 800a3d6:	68fb      	ldr	r3, [r7, #12]
 800a3d8:	3307      	adds	r3, #7
 800a3da:	404a      	eors	r2, r1
 800a3dc:	b2d2      	uxtb	r2, r2
 800a3de:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 8] = ((uint8_t*)s)[ 8] ^ ((uint8_t*)k)[ 8];
 800a3e0:	68bb      	ldr	r3, [r7, #8]
 800a3e2:	3308      	adds	r3, #8
 800a3e4:	7819      	ldrb	r1, [r3, #0]
 800a3e6:	687b      	ldr	r3, [r7, #4]
 800a3e8:	3308      	adds	r3, #8
 800a3ea:	781a      	ldrb	r2, [r3, #0]
 800a3ec:	68fb      	ldr	r3, [r7, #12]
 800a3ee:	3308      	adds	r3, #8
 800a3f0:	404a      	eors	r2, r1
 800a3f2:	b2d2      	uxtb	r2, r2
 800a3f4:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[ 9] = ((uint8_t*)s)[ 9] ^ ((uint8_t*)k)[ 9];
 800a3f6:	68bb      	ldr	r3, [r7, #8]
 800a3f8:	3309      	adds	r3, #9
 800a3fa:	7819      	ldrb	r1, [r3, #0]
 800a3fc:	687b      	ldr	r3, [r7, #4]
 800a3fe:	3309      	adds	r3, #9
 800a400:	781a      	ldrb	r2, [r3, #0]
 800a402:	68fb      	ldr	r3, [r7, #12]
 800a404:	3309      	adds	r3, #9
 800a406:	404a      	eors	r2, r1
 800a408:	b2d2      	uxtb	r2, r2
 800a40a:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[10] = ((uint8_t*)s)[10] ^ ((uint8_t*)k)[10];
 800a40c:	68bb      	ldr	r3, [r7, #8]
 800a40e:	330a      	adds	r3, #10
 800a410:	7819      	ldrb	r1, [r3, #0]
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	330a      	adds	r3, #10
 800a416:	781a      	ldrb	r2, [r3, #0]
 800a418:	68fb      	ldr	r3, [r7, #12]
 800a41a:	330a      	adds	r3, #10
 800a41c:	404a      	eors	r2, r1
 800a41e:	b2d2      	uxtb	r2, r2
 800a420:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[11] = ((uint8_t*)s)[11] ^ ((uint8_t*)k)[11];
 800a422:	68bb      	ldr	r3, [r7, #8]
 800a424:	330b      	adds	r3, #11
 800a426:	7819      	ldrb	r1, [r3, #0]
 800a428:	687b      	ldr	r3, [r7, #4]
 800a42a:	330b      	adds	r3, #11
 800a42c:	781a      	ldrb	r2, [r3, #0]
 800a42e:	68fb      	ldr	r3, [r7, #12]
 800a430:	330b      	adds	r3, #11
 800a432:	404a      	eors	r2, r1
 800a434:	b2d2      	uxtb	r2, r2
 800a436:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[12] = ((uint8_t*)s)[12] ^ ((uint8_t*)k)[12];
 800a438:	68bb      	ldr	r3, [r7, #8]
 800a43a:	330c      	adds	r3, #12
 800a43c:	7819      	ldrb	r1, [r3, #0]
 800a43e:	687b      	ldr	r3, [r7, #4]
 800a440:	330c      	adds	r3, #12
 800a442:	781a      	ldrb	r2, [r3, #0]
 800a444:	68fb      	ldr	r3, [r7, #12]
 800a446:	330c      	adds	r3, #12
 800a448:	404a      	eors	r2, r1
 800a44a:	b2d2      	uxtb	r2, r2
 800a44c:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[13] = ((uint8_t*)s)[13] ^ ((uint8_t*)k)[13];
 800a44e:	68bb      	ldr	r3, [r7, #8]
 800a450:	330d      	adds	r3, #13
 800a452:	7819      	ldrb	r1, [r3, #0]
 800a454:	687b      	ldr	r3, [r7, #4]
 800a456:	330d      	adds	r3, #13
 800a458:	781a      	ldrb	r2, [r3, #0]
 800a45a:	68fb      	ldr	r3, [r7, #12]
 800a45c:	330d      	adds	r3, #13
 800a45e:	404a      	eors	r2, r1
 800a460:	b2d2      	uxtb	r2, r2
 800a462:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[14] = ((uint8_t*)s)[14] ^ ((uint8_t*)k)[14];
 800a464:	68bb      	ldr	r3, [r7, #8]
 800a466:	330e      	adds	r3, #14
 800a468:	7819      	ldrb	r1, [r3, #0]
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	330e      	adds	r3, #14
 800a46e:	781a      	ldrb	r2, [r3, #0]
 800a470:	68fb      	ldr	r3, [r7, #12]
 800a472:	330e      	adds	r3, #14
 800a474:	404a      	eors	r2, r1
 800a476:	b2d2      	uxtb	r2, r2
 800a478:	701a      	strb	r2, [r3, #0]
    ((uint8_t*)d)[15] = ((uint8_t*)s)[15] ^ ((uint8_t*)k)[15];
 800a47a:	68bb      	ldr	r3, [r7, #8]
 800a47c:	330f      	adds	r3, #15
 800a47e:	7819      	ldrb	r1, [r3, #0]
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	330f      	adds	r3, #15
 800a484:	781a      	ldrb	r2, [r3, #0]
 800a486:	68fb      	ldr	r3, [r7, #12]
 800a488:	330f      	adds	r3, #15
 800a48a:	404a      	eors	r2, r1
 800a48c:	b2d2      	uxtb	r2, r2
 800a48e:	701a      	strb	r2, [r3, #0]
#else
    block_copy(d, s);
    xor_block(d, k);
#endif
}
 800a490:	bf00      	nop
 800a492:	3714      	adds	r7, #20
 800a494:	46bd      	mov	sp, r7
 800a496:	bc80      	pop	{r7}
 800a498:	4770      	bx	lr

0800a49a <add_round_key>:

static void add_round_key( uint8_t d[N_BLOCK], const uint8_t k[N_BLOCK] )
{
 800a49a:	b580      	push	{r7, lr}
 800a49c:	b082      	sub	sp, #8
 800a49e:	af00      	add	r7, sp, #0
 800a4a0:	6078      	str	r0, [r7, #4]
 800a4a2:	6039      	str	r1, [r7, #0]
    xor_block(d, k);
 800a4a4:	6839      	ldr	r1, [r7, #0]
 800a4a6:	6878      	ldr	r0, [r7, #4]
 800a4a8:	f7ff fe88 	bl	800a1bc <xor_block>
}
 800a4ac:	bf00      	nop
 800a4ae:	3708      	adds	r7, #8
 800a4b0:	46bd      	mov	sp, r7
 800a4b2:	bd80      	pop	{r7, pc}

0800a4b4 <shift_sub_rows>:

static void shift_sub_rows( uint8_t st[N_BLOCK] )
{   uint8_t tt;
 800a4b4:	b480      	push	{r7}
 800a4b6:	b085      	sub	sp, #20
 800a4b8:	af00      	add	r7, sp, #0
 800a4ba:	6078      	str	r0, [r7, #4]

    st[ 0] = s_box(st[ 0]); st[ 4] = s_box(st[ 4]);
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	781b      	ldrb	r3, [r3, #0]
 800a4c0:	461a      	mov	r2, r3
 800a4c2:	4b48      	ldr	r3, [pc, #288]	; (800a5e4 <shift_sub_rows+0x130>)
 800a4c4:	5c9a      	ldrb	r2, [r3, r2]
 800a4c6:	687b      	ldr	r3, [r7, #4]
 800a4c8:	701a      	strb	r2, [r3, #0]
 800a4ca:	687b      	ldr	r3, [r7, #4]
 800a4cc:	3304      	adds	r3, #4
 800a4ce:	781b      	ldrb	r3, [r3, #0]
 800a4d0:	4619      	mov	r1, r3
 800a4d2:	687b      	ldr	r3, [r7, #4]
 800a4d4:	3304      	adds	r3, #4
 800a4d6:	4a43      	ldr	r2, [pc, #268]	; (800a5e4 <shift_sub_rows+0x130>)
 800a4d8:	5c52      	ldrb	r2, [r2, r1]
 800a4da:	701a      	strb	r2, [r3, #0]
    st[ 8] = s_box(st[ 8]); st[12] = s_box(st[12]);
 800a4dc:	687b      	ldr	r3, [r7, #4]
 800a4de:	3308      	adds	r3, #8
 800a4e0:	781b      	ldrb	r3, [r3, #0]
 800a4e2:	4619      	mov	r1, r3
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	3308      	adds	r3, #8
 800a4e8:	4a3e      	ldr	r2, [pc, #248]	; (800a5e4 <shift_sub_rows+0x130>)
 800a4ea:	5c52      	ldrb	r2, [r2, r1]
 800a4ec:	701a      	strb	r2, [r3, #0]
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	330c      	adds	r3, #12
 800a4f2:	781b      	ldrb	r3, [r3, #0]
 800a4f4:	4619      	mov	r1, r3
 800a4f6:	687b      	ldr	r3, [r7, #4]
 800a4f8:	330c      	adds	r3, #12
 800a4fa:	4a3a      	ldr	r2, [pc, #232]	; (800a5e4 <shift_sub_rows+0x130>)
 800a4fc:	5c52      	ldrb	r2, [r2, r1]
 800a4fe:	701a      	strb	r2, [r3, #0]

    tt = st[1]; st[ 1] = s_box(st[ 5]); st[ 5] = s_box(st[ 9]);
 800a500:	687b      	ldr	r3, [r7, #4]
 800a502:	785b      	ldrb	r3, [r3, #1]
 800a504:	73fb      	strb	r3, [r7, #15]
 800a506:	687b      	ldr	r3, [r7, #4]
 800a508:	3305      	adds	r3, #5
 800a50a:	781b      	ldrb	r3, [r3, #0]
 800a50c:	4619      	mov	r1, r3
 800a50e:	687b      	ldr	r3, [r7, #4]
 800a510:	3301      	adds	r3, #1
 800a512:	4a34      	ldr	r2, [pc, #208]	; (800a5e4 <shift_sub_rows+0x130>)
 800a514:	5c52      	ldrb	r2, [r2, r1]
 800a516:	701a      	strb	r2, [r3, #0]
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	3309      	adds	r3, #9
 800a51c:	781b      	ldrb	r3, [r3, #0]
 800a51e:	4619      	mov	r1, r3
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	3305      	adds	r3, #5
 800a524:	4a2f      	ldr	r2, [pc, #188]	; (800a5e4 <shift_sub_rows+0x130>)
 800a526:	5c52      	ldrb	r2, [r2, r1]
 800a528:	701a      	strb	r2, [r3, #0]
    st[ 9] = s_box(st[13]); st[13] = s_box( tt );
 800a52a:	687b      	ldr	r3, [r7, #4]
 800a52c:	330d      	adds	r3, #13
 800a52e:	781b      	ldrb	r3, [r3, #0]
 800a530:	4619      	mov	r1, r3
 800a532:	687b      	ldr	r3, [r7, #4]
 800a534:	3309      	adds	r3, #9
 800a536:	4a2b      	ldr	r2, [pc, #172]	; (800a5e4 <shift_sub_rows+0x130>)
 800a538:	5c52      	ldrb	r2, [r2, r1]
 800a53a:	701a      	strb	r2, [r3, #0]
 800a53c:	7bfa      	ldrb	r2, [r7, #15]
 800a53e:	687b      	ldr	r3, [r7, #4]
 800a540:	330d      	adds	r3, #13
 800a542:	4928      	ldr	r1, [pc, #160]	; (800a5e4 <shift_sub_rows+0x130>)
 800a544:	5c8a      	ldrb	r2, [r1, r2]
 800a546:	701a      	strb	r2, [r3, #0]

    tt = st[2]; st[ 2] = s_box(st[10]); st[10] = s_box( tt );
 800a548:	687b      	ldr	r3, [r7, #4]
 800a54a:	789b      	ldrb	r3, [r3, #2]
 800a54c:	73fb      	strb	r3, [r7, #15]
 800a54e:	687b      	ldr	r3, [r7, #4]
 800a550:	330a      	adds	r3, #10
 800a552:	781b      	ldrb	r3, [r3, #0]
 800a554:	4619      	mov	r1, r3
 800a556:	687b      	ldr	r3, [r7, #4]
 800a558:	3302      	adds	r3, #2
 800a55a:	4a22      	ldr	r2, [pc, #136]	; (800a5e4 <shift_sub_rows+0x130>)
 800a55c:	5c52      	ldrb	r2, [r2, r1]
 800a55e:	701a      	strb	r2, [r3, #0]
 800a560:	7bfa      	ldrb	r2, [r7, #15]
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	330a      	adds	r3, #10
 800a566:	491f      	ldr	r1, [pc, #124]	; (800a5e4 <shift_sub_rows+0x130>)
 800a568:	5c8a      	ldrb	r2, [r1, r2]
 800a56a:	701a      	strb	r2, [r3, #0]
    tt = st[6]; st[ 6] = s_box(st[14]); st[14] = s_box( tt );
 800a56c:	687b      	ldr	r3, [r7, #4]
 800a56e:	799b      	ldrb	r3, [r3, #6]
 800a570:	73fb      	strb	r3, [r7, #15]
 800a572:	687b      	ldr	r3, [r7, #4]
 800a574:	330e      	adds	r3, #14
 800a576:	781b      	ldrb	r3, [r3, #0]
 800a578:	4619      	mov	r1, r3
 800a57a:	687b      	ldr	r3, [r7, #4]
 800a57c:	3306      	adds	r3, #6
 800a57e:	4a19      	ldr	r2, [pc, #100]	; (800a5e4 <shift_sub_rows+0x130>)
 800a580:	5c52      	ldrb	r2, [r2, r1]
 800a582:	701a      	strb	r2, [r3, #0]
 800a584:	7bfa      	ldrb	r2, [r7, #15]
 800a586:	687b      	ldr	r3, [r7, #4]
 800a588:	330e      	adds	r3, #14
 800a58a:	4916      	ldr	r1, [pc, #88]	; (800a5e4 <shift_sub_rows+0x130>)
 800a58c:	5c8a      	ldrb	r2, [r1, r2]
 800a58e:	701a      	strb	r2, [r3, #0]

    tt = st[15]; st[15] = s_box(st[11]); st[11] = s_box(st[ 7]);
 800a590:	687b      	ldr	r3, [r7, #4]
 800a592:	7bdb      	ldrb	r3, [r3, #15]
 800a594:	73fb      	strb	r3, [r7, #15]
 800a596:	687b      	ldr	r3, [r7, #4]
 800a598:	330b      	adds	r3, #11
 800a59a:	781b      	ldrb	r3, [r3, #0]
 800a59c:	4619      	mov	r1, r3
 800a59e:	687b      	ldr	r3, [r7, #4]
 800a5a0:	330f      	adds	r3, #15
 800a5a2:	4a10      	ldr	r2, [pc, #64]	; (800a5e4 <shift_sub_rows+0x130>)
 800a5a4:	5c52      	ldrb	r2, [r2, r1]
 800a5a6:	701a      	strb	r2, [r3, #0]
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	3307      	adds	r3, #7
 800a5ac:	781b      	ldrb	r3, [r3, #0]
 800a5ae:	4619      	mov	r1, r3
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	330b      	adds	r3, #11
 800a5b4:	4a0b      	ldr	r2, [pc, #44]	; (800a5e4 <shift_sub_rows+0x130>)
 800a5b6:	5c52      	ldrb	r2, [r2, r1]
 800a5b8:	701a      	strb	r2, [r3, #0]
    st[ 7] = s_box(st[ 3]); st[ 3] = s_box( tt );
 800a5ba:	687b      	ldr	r3, [r7, #4]
 800a5bc:	3303      	adds	r3, #3
 800a5be:	781b      	ldrb	r3, [r3, #0]
 800a5c0:	4619      	mov	r1, r3
 800a5c2:	687b      	ldr	r3, [r7, #4]
 800a5c4:	3307      	adds	r3, #7
 800a5c6:	4a07      	ldr	r2, [pc, #28]	; (800a5e4 <shift_sub_rows+0x130>)
 800a5c8:	5c52      	ldrb	r2, [r2, r1]
 800a5ca:	701a      	strb	r2, [r3, #0]
 800a5cc:	7bfa      	ldrb	r2, [r7, #15]
 800a5ce:	687b      	ldr	r3, [r7, #4]
 800a5d0:	3303      	adds	r3, #3
 800a5d2:	4904      	ldr	r1, [pc, #16]	; (800a5e4 <shift_sub_rows+0x130>)
 800a5d4:	5c8a      	ldrb	r2, [r1, r2]
 800a5d6:	701a      	strb	r2, [r3, #0]
}
 800a5d8:	bf00      	nop
 800a5da:	3714      	adds	r7, #20
 800a5dc:	46bd      	mov	sp, r7
 800a5de:	bc80      	pop	{r7}
 800a5e0:	4770      	bx	lr
 800a5e2:	bf00      	nop
 800a5e4:	0801aa98 	.word	0x0801aa98

0800a5e8 <mix_sub_columns>:

#endif

#if defined( VERSION_1 )
  static void mix_sub_columns( uint8_t dt[N_BLOCK] )
  { uint8_t st[N_BLOCK];
 800a5e8:	b580      	push	{r7, lr}
 800a5ea:	b086      	sub	sp, #24
 800a5ec:	af00      	add	r7, sp, #0
 800a5ee:	6078      	str	r0, [r7, #4]
    block_copy(st, dt);
 800a5f0:	f107 0308 	add.w	r3, r7, #8
 800a5f4:	6879      	ldr	r1, [r7, #4]
 800a5f6:	4618      	mov	r0, r3
 800a5f8:	f7ff fd6c 	bl	800a0d4 <copy_block>
#else
  static void mix_sub_columns( uint8_t dt[N_BLOCK], uint8_t st[N_BLOCK] )
  {
#endif
    dt[ 0] = gfm2_sb(st[0]) ^ gfm3_sb(st[5]) ^ s_box(st[10]) ^ s_box(st[15]);
 800a5fc:	7a3b      	ldrb	r3, [r7, #8]
 800a5fe:	461a      	mov	r2, r3
 800a600:	4b9a      	ldr	r3, [pc, #616]	; (800a86c <mix_sub_columns+0x284>)
 800a602:	5c9a      	ldrb	r2, [r3, r2]
 800a604:	7b7b      	ldrb	r3, [r7, #13]
 800a606:	4619      	mov	r1, r3
 800a608:	4b99      	ldr	r3, [pc, #612]	; (800a870 <mix_sub_columns+0x288>)
 800a60a:	5c5b      	ldrb	r3, [r3, r1]
 800a60c:	4053      	eors	r3, r2
 800a60e:	b2da      	uxtb	r2, r3
 800a610:	7cbb      	ldrb	r3, [r7, #18]
 800a612:	4619      	mov	r1, r3
 800a614:	4b97      	ldr	r3, [pc, #604]	; (800a874 <mix_sub_columns+0x28c>)
 800a616:	5c5b      	ldrb	r3, [r3, r1]
 800a618:	4053      	eors	r3, r2
 800a61a:	b2da      	uxtb	r2, r3
 800a61c:	7dfb      	ldrb	r3, [r7, #23]
 800a61e:	4619      	mov	r1, r3
 800a620:	4b94      	ldr	r3, [pc, #592]	; (800a874 <mix_sub_columns+0x28c>)
 800a622:	5c5b      	ldrb	r3, [r3, r1]
 800a624:	4053      	eors	r3, r2
 800a626:	b2da      	uxtb	r2, r3
 800a628:	687b      	ldr	r3, [r7, #4]
 800a62a:	701a      	strb	r2, [r3, #0]
    dt[ 1] = s_box(st[0]) ^ gfm2_sb(st[5]) ^ gfm3_sb(st[10]) ^ s_box(st[15]);
 800a62c:	7a3b      	ldrb	r3, [r7, #8]
 800a62e:	461a      	mov	r2, r3
 800a630:	4b90      	ldr	r3, [pc, #576]	; (800a874 <mix_sub_columns+0x28c>)
 800a632:	5c9a      	ldrb	r2, [r3, r2]
 800a634:	7b7b      	ldrb	r3, [r7, #13]
 800a636:	4619      	mov	r1, r3
 800a638:	4b8c      	ldr	r3, [pc, #560]	; (800a86c <mix_sub_columns+0x284>)
 800a63a:	5c5b      	ldrb	r3, [r3, r1]
 800a63c:	4053      	eors	r3, r2
 800a63e:	b2da      	uxtb	r2, r3
 800a640:	7cbb      	ldrb	r3, [r7, #18]
 800a642:	4619      	mov	r1, r3
 800a644:	4b8a      	ldr	r3, [pc, #552]	; (800a870 <mix_sub_columns+0x288>)
 800a646:	5c5b      	ldrb	r3, [r3, r1]
 800a648:	4053      	eors	r3, r2
 800a64a:	b2d9      	uxtb	r1, r3
 800a64c:	7dfb      	ldrb	r3, [r7, #23]
 800a64e:	461a      	mov	r2, r3
 800a650:	4b88      	ldr	r3, [pc, #544]	; (800a874 <mix_sub_columns+0x28c>)
 800a652:	5c9a      	ldrb	r2, [r3, r2]
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	3301      	adds	r3, #1
 800a658:	404a      	eors	r2, r1
 800a65a:	b2d2      	uxtb	r2, r2
 800a65c:	701a      	strb	r2, [r3, #0]
    dt[ 2] = s_box(st[0]) ^ s_box(st[5]) ^ gfm2_sb(st[10]) ^ gfm3_sb(st[15]);
 800a65e:	7a3b      	ldrb	r3, [r7, #8]
 800a660:	461a      	mov	r2, r3
 800a662:	4b84      	ldr	r3, [pc, #528]	; (800a874 <mix_sub_columns+0x28c>)
 800a664:	5c9a      	ldrb	r2, [r3, r2]
 800a666:	7b7b      	ldrb	r3, [r7, #13]
 800a668:	4619      	mov	r1, r3
 800a66a:	4b82      	ldr	r3, [pc, #520]	; (800a874 <mix_sub_columns+0x28c>)
 800a66c:	5c5b      	ldrb	r3, [r3, r1]
 800a66e:	4053      	eors	r3, r2
 800a670:	b2da      	uxtb	r2, r3
 800a672:	7cbb      	ldrb	r3, [r7, #18]
 800a674:	4619      	mov	r1, r3
 800a676:	4b7d      	ldr	r3, [pc, #500]	; (800a86c <mix_sub_columns+0x284>)
 800a678:	5c5b      	ldrb	r3, [r3, r1]
 800a67a:	4053      	eors	r3, r2
 800a67c:	b2d9      	uxtb	r1, r3
 800a67e:	7dfb      	ldrb	r3, [r7, #23]
 800a680:	461a      	mov	r2, r3
 800a682:	4b7b      	ldr	r3, [pc, #492]	; (800a870 <mix_sub_columns+0x288>)
 800a684:	5c9a      	ldrb	r2, [r3, r2]
 800a686:	687b      	ldr	r3, [r7, #4]
 800a688:	3302      	adds	r3, #2
 800a68a:	404a      	eors	r2, r1
 800a68c:	b2d2      	uxtb	r2, r2
 800a68e:	701a      	strb	r2, [r3, #0]
    dt[ 3] = gfm3_sb(st[0]) ^ s_box(st[5]) ^ s_box(st[10]) ^ gfm2_sb(st[15]);
 800a690:	7a3b      	ldrb	r3, [r7, #8]
 800a692:	461a      	mov	r2, r3
 800a694:	4b76      	ldr	r3, [pc, #472]	; (800a870 <mix_sub_columns+0x288>)
 800a696:	5c9a      	ldrb	r2, [r3, r2]
 800a698:	7b7b      	ldrb	r3, [r7, #13]
 800a69a:	4619      	mov	r1, r3
 800a69c:	4b75      	ldr	r3, [pc, #468]	; (800a874 <mix_sub_columns+0x28c>)
 800a69e:	5c5b      	ldrb	r3, [r3, r1]
 800a6a0:	4053      	eors	r3, r2
 800a6a2:	b2da      	uxtb	r2, r3
 800a6a4:	7cbb      	ldrb	r3, [r7, #18]
 800a6a6:	4619      	mov	r1, r3
 800a6a8:	4b72      	ldr	r3, [pc, #456]	; (800a874 <mix_sub_columns+0x28c>)
 800a6aa:	5c5b      	ldrb	r3, [r3, r1]
 800a6ac:	4053      	eors	r3, r2
 800a6ae:	b2d9      	uxtb	r1, r3
 800a6b0:	7dfb      	ldrb	r3, [r7, #23]
 800a6b2:	461a      	mov	r2, r3
 800a6b4:	4b6d      	ldr	r3, [pc, #436]	; (800a86c <mix_sub_columns+0x284>)
 800a6b6:	5c9a      	ldrb	r2, [r3, r2]
 800a6b8:	687b      	ldr	r3, [r7, #4]
 800a6ba:	3303      	adds	r3, #3
 800a6bc:	404a      	eors	r2, r1
 800a6be:	b2d2      	uxtb	r2, r2
 800a6c0:	701a      	strb	r2, [r3, #0]

    dt[ 4] = gfm2_sb(st[4]) ^ gfm3_sb(st[9]) ^ s_box(st[14]) ^ s_box(st[3]);
 800a6c2:	7b3b      	ldrb	r3, [r7, #12]
 800a6c4:	461a      	mov	r2, r3
 800a6c6:	4b69      	ldr	r3, [pc, #420]	; (800a86c <mix_sub_columns+0x284>)
 800a6c8:	5c9a      	ldrb	r2, [r3, r2]
 800a6ca:	7c7b      	ldrb	r3, [r7, #17]
 800a6cc:	4619      	mov	r1, r3
 800a6ce:	4b68      	ldr	r3, [pc, #416]	; (800a870 <mix_sub_columns+0x288>)
 800a6d0:	5c5b      	ldrb	r3, [r3, r1]
 800a6d2:	4053      	eors	r3, r2
 800a6d4:	b2da      	uxtb	r2, r3
 800a6d6:	7dbb      	ldrb	r3, [r7, #22]
 800a6d8:	4619      	mov	r1, r3
 800a6da:	4b66      	ldr	r3, [pc, #408]	; (800a874 <mix_sub_columns+0x28c>)
 800a6dc:	5c5b      	ldrb	r3, [r3, r1]
 800a6de:	4053      	eors	r3, r2
 800a6e0:	b2d9      	uxtb	r1, r3
 800a6e2:	7afb      	ldrb	r3, [r7, #11]
 800a6e4:	461a      	mov	r2, r3
 800a6e6:	4b63      	ldr	r3, [pc, #396]	; (800a874 <mix_sub_columns+0x28c>)
 800a6e8:	5c9a      	ldrb	r2, [r3, r2]
 800a6ea:	687b      	ldr	r3, [r7, #4]
 800a6ec:	3304      	adds	r3, #4
 800a6ee:	404a      	eors	r2, r1
 800a6f0:	b2d2      	uxtb	r2, r2
 800a6f2:	701a      	strb	r2, [r3, #0]
    dt[ 5] = s_box(st[4]) ^ gfm2_sb(st[9]) ^ gfm3_sb(st[14]) ^ s_box(st[3]);
 800a6f4:	7b3b      	ldrb	r3, [r7, #12]
 800a6f6:	461a      	mov	r2, r3
 800a6f8:	4b5e      	ldr	r3, [pc, #376]	; (800a874 <mix_sub_columns+0x28c>)
 800a6fa:	5c9a      	ldrb	r2, [r3, r2]
 800a6fc:	7c7b      	ldrb	r3, [r7, #17]
 800a6fe:	4619      	mov	r1, r3
 800a700:	4b5a      	ldr	r3, [pc, #360]	; (800a86c <mix_sub_columns+0x284>)
 800a702:	5c5b      	ldrb	r3, [r3, r1]
 800a704:	4053      	eors	r3, r2
 800a706:	b2da      	uxtb	r2, r3
 800a708:	7dbb      	ldrb	r3, [r7, #22]
 800a70a:	4619      	mov	r1, r3
 800a70c:	4b58      	ldr	r3, [pc, #352]	; (800a870 <mix_sub_columns+0x288>)
 800a70e:	5c5b      	ldrb	r3, [r3, r1]
 800a710:	4053      	eors	r3, r2
 800a712:	b2d9      	uxtb	r1, r3
 800a714:	7afb      	ldrb	r3, [r7, #11]
 800a716:	461a      	mov	r2, r3
 800a718:	4b56      	ldr	r3, [pc, #344]	; (800a874 <mix_sub_columns+0x28c>)
 800a71a:	5c9a      	ldrb	r2, [r3, r2]
 800a71c:	687b      	ldr	r3, [r7, #4]
 800a71e:	3305      	adds	r3, #5
 800a720:	404a      	eors	r2, r1
 800a722:	b2d2      	uxtb	r2, r2
 800a724:	701a      	strb	r2, [r3, #0]
    dt[ 6] = s_box(st[4]) ^ s_box(st[9]) ^ gfm2_sb(st[14]) ^ gfm3_sb(st[3]);
 800a726:	7b3b      	ldrb	r3, [r7, #12]
 800a728:	461a      	mov	r2, r3
 800a72a:	4b52      	ldr	r3, [pc, #328]	; (800a874 <mix_sub_columns+0x28c>)
 800a72c:	5c9a      	ldrb	r2, [r3, r2]
 800a72e:	7c7b      	ldrb	r3, [r7, #17]
 800a730:	4619      	mov	r1, r3
 800a732:	4b50      	ldr	r3, [pc, #320]	; (800a874 <mix_sub_columns+0x28c>)
 800a734:	5c5b      	ldrb	r3, [r3, r1]
 800a736:	4053      	eors	r3, r2
 800a738:	b2da      	uxtb	r2, r3
 800a73a:	7dbb      	ldrb	r3, [r7, #22]
 800a73c:	4619      	mov	r1, r3
 800a73e:	4b4b      	ldr	r3, [pc, #300]	; (800a86c <mix_sub_columns+0x284>)
 800a740:	5c5b      	ldrb	r3, [r3, r1]
 800a742:	4053      	eors	r3, r2
 800a744:	b2d9      	uxtb	r1, r3
 800a746:	7afb      	ldrb	r3, [r7, #11]
 800a748:	461a      	mov	r2, r3
 800a74a:	4b49      	ldr	r3, [pc, #292]	; (800a870 <mix_sub_columns+0x288>)
 800a74c:	5c9a      	ldrb	r2, [r3, r2]
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	3306      	adds	r3, #6
 800a752:	404a      	eors	r2, r1
 800a754:	b2d2      	uxtb	r2, r2
 800a756:	701a      	strb	r2, [r3, #0]
    dt[ 7] = gfm3_sb(st[4]) ^ s_box(st[9]) ^ s_box(st[14]) ^ gfm2_sb(st[3]);
 800a758:	7b3b      	ldrb	r3, [r7, #12]
 800a75a:	461a      	mov	r2, r3
 800a75c:	4b44      	ldr	r3, [pc, #272]	; (800a870 <mix_sub_columns+0x288>)
 800a75e:	5c9a      	ldrb	r2, [r3, r2]
 800a760:	7c7b      	ldrb	r3, [r7, #17]
 800a762:	4619      	mov	r1, r3
 800a764:	4b43      	ldr	r3, [pc, #268]	; (800a874 <mix_sub_columns+0x28c>)
 800a766:	5c5b      	ldrb	r3, [r3, r1]
 800a768:	4053      	eors	r3, r2
 800a76a:	b2da      	uxtb	r2, r3
 800a76c:	7dbb      	ldrb	r3, [r7, #22]
 800a76e:	4619      	mov	r1, r3
 800a770:	4b40      	ldr	r3, [pc, #256]	; (800a874 <mix_sub_columns+0x28c>)
 800a772:	5c5b      	ldrb	r3, [r3, r1]
 800a774:	4053      	eors	r3, r2
 800a776:	b2d9      	uxtb	r1, r3
 800a778:	7afb      	ldrb	r3, [r7, #11]
 800a77a:	461a      	mov	r2, r3
 800a77c:	4b3b      	ldr	r3, [pc, #236]	; (800a86c <mix_sub_columns+0x284>)
 800a77e:	5c9a      	ldrb	r2, [r3, r2]
 800a780:	687b      	ldr	r3, [r7, #4]
 800a782:	3307      	adds	r3, #7
 800a784:	404a      	eors	r2, r1
 800a786:	b2d2      	uxtb	r2, r2
 800a788:	701a      	strb	r2, [r3, #0]

    dt[ 8] = gfm2_sb(st[8]) ^ gfm3_sb(st[13]) ^ s_box(st[2]) ^ s_box(st[7]);
 800a78a:	7c3b      	ldrb	r3, [r7, #16]
 800a78c:	461a      	mov	r2, r3
 800a78e:	4b37      	ldr	r3, [pc, #220]	; (800a86c <mix_sub_columns+0x284>)
 800a790:	5c9a      	ldrb	r2, [r3, r2]
 800a792:	7d7b      	ldrb	r3, [r7, #21]
 800a794:	4619      	mov	r1, r3
 800a796:	4b36      	ldr	r3, [pc, #216]	; (800a870 <mix_sub_columns+0x288>)
 800a798:	5c5b      	ldrb	r3, [r3, r1]
 800a79a:	4053      	eors	r3, r2
 800a79c:	b2da      	uxtb	r2, r3
 800a79e:	7abb      	ldrb	r3, [r7, #10]
 800a7a0:	4619      	mov	r1, r3
 800a7a2:	4b34      	ldr	r3, [pc, #208]	; (800a874 <mix_sub_columns+0x28c>)
 800a7a4:	5c5b      	ldrb	r3, [r3, r1]
 800a7a6:	4053      	eors	r3, r2
 800a7a8:	b2d9      	uxtb	r1, r3
 800a7aa:	7bfb      	ldrb	r3, [r7, #15]
 800a7ac:	461a      	mov	r2, r3
 800a7ae:	4b31      	ldr	r3, [pc, #196]	; (800a874 <mix_sub_columns+0x28c>)
 800a7b0:	5c9a      	ldrb	r2, [r3, r2]
 800a7b2:	687b      	ldr	r3, [r7, #4]
 800a7b4:	3308      	adds	r3, #8
 800a7b6:	404a      	eors	r2, r1
 800a7b8:	b2d2      	uxtb	r2, r2
 800a7ba:	701a      	strb	r2, [r3, #0]
    dt[ 9] = s_box(st[8]) ^ gfm2_sb(st[13]) ^ gfm3_sb(st[2]) ^ s_box(st[7]);
 800a7bc:	7c3b      	ldrb	r3, [r7, #16]
 800a7be:	461a      	mov	r2, r3
 800a7c0:	4b2c      	ldr	r3, [pc, #176]	; (800a874 <mix_sub_columns+0x28c>)
 800a7c2:	5c9a      	ldrb	r2, [r3, r2]
 800a7c4:	7d7b      	ldrb	r3, [r7, #21]
 800a7c6:	4619      	mov	r1, r3
 800a7c8:	4b28      	ldr	r3, [pc, #160]	; (800a86c <mix_sub_columns+0x284>)
 800a7ca:	5c5b      	ldrb	r3, [r3, r1]
 800a7cc:	4053      	eors	r3, r2
 800a7ce:	b2da      	uxtb	r2, r3
 800a7d0:	7abb      	ldrb	r3, [r7, #10]
 800a7d2:	4619      	mov	r1, r3
 800a7d4:	4b26      	ldr	r3, [pc, #152]	; (800a870 <mix_sub_columns+0x288>)
 800a7d6:	5c5b      	ldrb	r3, [r3, r1]
 800a7d8:	4053      	eors	r3, r2
 800a7da:	b2d9      	uxtb	r1, r3
 800a7dc:	7bfb      	ldrb	r3, [r7, #15]
 800a7de:	461a      	mov	r2, r3
 800a7e0:	4b24      	ldr	r3, [pc, #144]	; (800a874 <mix_sub_columns+0x28c>)
 800a7e2:	5c9a      	ldrb	r2, [r3, r2]
 800a7e4:	687b      	ldr	r3, [r7, #4]
 800a7e6:	3309      	adds	r3, #9
 800a7e8:	404a      	eors	r2, r1
 800a7ea:	b2d2      	uxtb	r2, r2
 800a7ec:	701a      	strb	r2, [r3, #0]
    dt[10] = s_box(st[8]) ^ s_box(st[13]) ^ gfm2_sb(st[2]) ^ gfm3_sb(st[7]);
 800a7ee:	7c3b      	ldrb	r3, [r7, #16]
 800a7f0:	461a      	mov	r2, r3
 800a7f2:	4b20      	ldr	r3, [pc, #128]	; (800a874 <mix_sub_columns+0x28c>)
 800a7f4:	5c9a      	ldrb	r2, [r3, r2]
 800a7f6:	7d7b      	ldrb	r3, [r7, #21]
 800a7f8:	4619      	mov	r1, r3
 800a7fa:	4b1e      	ldr	r3, [pc, #120]	; (800a874 <mix_sub_columns+0x28c>)
 800a7fc:	5c5b      	ldrb	r3, [r3, r1]
 800a7fe:	4053      	eors	r3, r2
 800a800:	b2da      	uxtb	r2, r3
 800a802:	7abb      	ldrb	r3, [r7, #10]
 800a804:	4619      	mov	r1, r3
 800a806:	4b19      	ldr	r3, [pc, #100]	; (800a86c <mix_sub_columns+0x284>)
 800a808:	5c5b      	ldrb	r3, [r3, r1]
 800a80a:	4053      	eors	r3, r2
 800a80c:	b2d9      	uxtb	r1, r3
 800a80e:	7bfb      	ldrb	r3, [r7, #15]
 800a810:	461a      	mov	r2, r3
 800a812:	4b17      	ldr	r3, [pc, #92]	; (800a870 <mix_sub_columns+0x288>)
 800a814:	5c9a      	ldrb	r2, [r3, r2]
 800a816:	687b      	ldr	r3, [r7, #4]
 800a818:	330a      	adds	r3, #10
 800a81a:	404a      	eors	r2, r1
 800a81c:	b2d2      	uxtb	r2, r2
 800a81e:	701a      	strb	r2, [r3, #0]
    dt[11] = gfm3_sb(st[8]) ^ s_box(st[13]) ^ s_box(st[2]) ^ gfm2_sb(st[7]);
 800a820:	7c3b      	ldrb	r3, [r7, #16]
 800a822:	461a      	mov	r2, r3
 800a824:	4b12      	ldr	r3, [pc, #72]	; (800a870 <mix_sub_columns+0x288>)
 800a826:	5c9a      	ldrb	r2, [r3, r2]
 800a828:	7d7b      	ldrb	r3, [r7, #21]
 800a82a:	4619      	mov	r1, r3
 800a82c:	4b11      	ldr	r3, [pc, #68]	; (800a874 <mix_sub_columns+0x28c>)
 800a82e:	5c5b      	ldrb	r3, [r3, r1]
 800a830:	4053      	eors	r3, r2
 800a832:	b2da      	uxtb	r2, r3
 800a834:	7abb      	ldrb	r3, [r7, #10]
 800a836:	4619      	mov	r1, r3
 800a838:	4b0e      	ldr	r3, [pc, #56]	; (800a874 <mix_sub_columns+0x28c>)
 800a83a:	5c5b      	ldrb	r3, [r3, r1]
 800a83c:	4053      	eors	r3, r2
 800a83e:	b2d9      	uxtb	r1, r3
 800a840:	7bfb      	ldrb	r3, [r7, #15]
 800a842:	461a      	mov	r2, r3
 800a844:	4b09      	ldr	r3, [pc, #36]	; (800a86c <mix_sub_columns+0x284>)
 800a846:	5c9a      	ldrb	r2, [r3, r2]
 800a848:	687b      	ldr	r3, [r7, #4]
 800a84a:	330b      	adds	r3, #11
 800a84c:	404a      	eors	r2, r1
 800a84e:	b2d2      	uxtb	r2, r2
 800a850:	701a      	strb	r2, [r3, #0]

    dt[12] = gfm2_sb(st[12]) ^ gfm3_sb(st[1]) ^ s_box(st[6]) ^ s_box(st[11]);
 800a852:	7d3b      	ldrb	r3, [r7, #20]
 800a854:	461a      	mov	r2, r3
 800a856:	4b05      	ldr	r3, [pc, #20]	; (800a86c <mix_sub_columns+0x284>)
 800a858:	5c9a      	ldrb	r2, [r3, r2]
 800a85a:	7a7b      	ldrb	r3, [r7, #9]
 800a85c:	4619      	mov	r1, r3
 800a85e:	4b04      	ldr	r3, [pc, #16]	; (800a870 <mix_sub_columns+0x288>)
 800a860:	5c5b      	ldrb	r3, [r3, r1]
 800a862:	4053      	eors	r3, r2
 800a864:	b2da      	uxtb	r2, r3
 800a866:	7bbb      	ldrb	r3, [r7, #14]
 800a868:	4619      	mov	r1, r3
 800a86a:	e005      	b.n	800a878 <mix_sub_columns+0x290>
 800a86c:	0801ab98 	.word	0x0801ab98
 800a870:	0801ac98 	.word	0x0801ac98
 800a874:	0801aa98 	.word	0x0801aa98
 800a878:	4b2d      	ldr	r3, [pc, #180]	; (800a930 <mix_sub_columns+0x348>)
 800a87a:	5c5b      	ldrb	r3, [r3, r1]
 800a87c:	4053      	eors	r3, r2
 800a87e:	b2d9      	uxtb	r1, r3
 800a880:	7cfb      	ldrb	r3, [r7, #19]
 800a882:	461a      	mov	r2, r3
 800a884:	4b2a      	ldr	r3, [pc, #168]	; (800a930 <mix_sub_columns+0x348>)
 800a886:	5c9a      	ldrb	r2, [r3, r2]
 800a888:	687b      	ldr	r3, [r7, #4]
 800a88a:	330c      	adds	r3, #12
 800a88c:	404a      	eors	r2, r1
 800a88e:	b2d2      	uxtb	r2, r2
 800a890:	701a      	strb	r2, [r3, #0]
    dt[13] = s_box(st[12]) ^ gfm2_sb(st[1]) ^ gfm3_sb(st[6]) ^ s_box(st[11]);
 800a892:	7d3b      	ldrb	r3, [r7, #20]
 800a894:	461a      	mov	r2, r3
 800a896:	4b26      	ldr	r3, [pc, #152]	; (800a930 <mix_sub_columns+0x348>)
 800a898:	5c9a      	ldrb	r2, [r3, r2]
 800a89a:	7a7b      	ldrb	r3, [r7, #9]
 800a89c:	4619      	mov	r1, r3
 800a89e:	4b25      	ldr	r3, [pc, #148]	; (800a934 <mix_sub_columns+0x34c>)
 800a8a0:	5c5b      	ldrb	r3, [r3, r1]
 800a8a2:	4053      	eors	r3, r2
 800a8a4:	b2da      	uxtb	r2, r3
 800a8a6:	7bbb      	ldrb	r3, [r7, #14]
 800a8a8:	4619      	mov	r1, r3
 800a8aa:	4b23      	ldr	r3, [pc, #140]	; (800a938 <mix_sub_columns+0x350>)
 800a8ac:	5c5b      	ldrb	r3, [r3, r1]
 800a8ae:	4053      	eors	r3, r2
 800a8b0:	b2d9      	uxtb	r1, r3
 800a8b2:	7cfb      	ldrb	r3, [r7, #19]
 800a8b4:	461a      	mov	r2, r3
 800a8b6:	4b1e      	ldr	r3, [pc, #120]	; (800a930 <mix_sub_columns+0x348>)
 800a8b8:	5c9a      	ldrb	r2, [r3, r2]
 800a8ba:	687b      	ldr	r3, [r7, #4]
 800a8bc:	330d      	adds	r3, #13
 800a8be:	404a      	eors	r2, r1
 800a8c0:	b2d2      	uxtb	r2, r2
 800a8c2:	701a      	strb	r2, [r3, #0]
    dt[14] = s_box(st[12]) ^ s_box(st[1]) ^ gfm2_sb(st[6]) ^ gfm3_sb(st[11]);
 800a8c4:	7d3b      	ldrb	r3, [r7, #20]
 800a8c6:	461a      	mov	r2, r3
 800a8c8:	4b19      	ldr	r3, [pc, #100]	; (800a930 <mix_sub_columns+0x348>)
 800a8ca:	5c9a      	ldrb	r2, [r3, r2]
 800a8cc:	7a7b      	ldrb	r3, [r7, #9]
 800a8ce:	4619      	mov	r1, r3
 800a8d0:	4b17      	ldr	r3, [pc, #92]	; (800a930 <mix_sub_columns+0x348>)
 800a8d2:	5c5b      	ldrb	r3, [r3, r1]
 800a8d4:	4053      	eors	r3, r2
 800a8d6:	b2da      	uxtb	r2, r3
 800a8d8:	7bbb      	ldrb	r3, [r7, #14]
 800a8da:	4619      	mov	r1, r3
 800a8dc:	4b15      	ldr	r3, [pc, #84]	; (800a934 <mix_sub_columns+0x34c>)
 800a8de:	5c5b      	ldrb	r3, [r3, r1]
 800a8e0:	4053      	eors	r3, r2
 800a8e2:	b2d9      	uxtb	r1, r3
 800a8e4:	7cfb      	ldrb	r3, [r7, #19]
 800a8e6:	461a      	mov	r2, r3
 800a8e8:	4b13      	ldr	r3, [pc, #76]	; (800a938 <mix_sub_columns+0x350>)
 800a8ea:	5c9a      	ldrb	r2, [r3, r2]
 800a8ec:	687b      	ldr	r3, [r7, #4]
 800a8ee:	330e      	adds	r3, #14
 800a8f0:	404a      	eors	r2, r1
 800a8f2:	b2d2      	uxtb	r2, r2
 800a8f4:	701a      	strb	r2, [r3, #0]
    dt[15] = gfm3_sb(st[12]) ^ s_box(st[1]) ^ s_box(st[6]) ^ gfm2_sb(st[11]);
 800a8f6:	7d3b      	ldrb	r3, [r7, #20]
 800a8f8:	461a      	mov	r2, r3
 800a8fa:	4b0f      	ldr	r3, [pc, #60]	; (800a938 <mix_sub_columns+0x350>)
 800a8fc:	5c9a      	ldrb	r2, [r3, r2]
 800a8fe:	7a7b      	ldrb	r3, [r7, #9]
 800a900:	4619      	mov	r1, r3
 800a902:	4b0b      	ldr	r3, [pc, #44]	; (800a930 <mix_sub_columns+0x348>)
 800a904:	5c5b      	ldrb	r3, [r3, r1]
 800a906:	4053      	eors	r3, r2
 800a908:	b2da      	uxtb	r2, r3
 800a90a:	7bbb      	ldrb	r3, [r7, #14]
 800a90c:	4619      	mov	r1, r3
 800a90e:	4b08      	ldr	r3, [pc, #32]	; (800a930 <mix_sub_columns+0x348>)
 800a910:	5c5b      	ldrb	r3, [r3, r1]
 800a912:	4053      	eors	r3, r2
 800a914:	b2d9      	uxtb	r1, r3
 800a916:	7cfb      	ldrb	r3, [r7, #19]
 800a918:	461a      	mov	r2, r3
 800a91a:	4b06      	ldr	r3, [pc, #24]	; (800a934 <mix_sub_columns+0x34c>)
 800a91c:	5c9a      	ldrb	r2, [r3, r2]
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	330f      	adds	r3, #15
 800a922:	404a      	eors	r2, r1
 800a924:	b2d2      	uxtb	r2, r2
 800a926:	701a      	strb	r2, [r3, #0]
  }
 800a928:	bf00      	nop
 800a92a:	3718      	adds	r7, #24
 800a92c:	46bd      	mov	sp, r7
 800a92e:	bd80      	pop	{r7, pc}
 800a930:	0801aa98 	.word	0x0801aa98
 800a934:	0801ab98 	.word	0x0801ab98
 800a938:	0801ac98 	.word	0x0801ac98

0800a93c <lorawan_aes_set_key>:
#if defined( AES_ENC_PREKEYED ) || defined( AES_DEC_PREKEYED )

/*  Set the cipher key for the pre-keyed version */

return_type lorawan_aes_set_key( const uint8_t key[], length_type keylen, lorawan_aes_context ctx[1] )
{
 800a93c:	b580      	push	{r7, lr}
 800a93e:	b086      	sub	sp, #24
 800a940:	af00      	add	r7, sp, #0
 800a942:	60f8      	str	r0, [r7, #12]
 800a944:	460b      	mov	r3, r1
 800a946:	607a      	str	r2, [r7, #4]
 800a948:	72fb      	strb	r3, [r7, #11]
    uint8_t cc, rc, hi;

    switch( keylen )
 800a94a:	7afb      	ldrb	r3, [r7, #11]
 800a94c:	3b10      	subs	r3, #16
 800a94e:	2b10      	cmp	r3, #16
 800a950:	bf8c      	ite	hi
 800a952:	2201      	movhi	r2, #1
 800a954:	2200      	movls	r2, #0
 800a956:	b2d2      	uxtb	r2, r2
 800a958:	2a00      	cmp	r2, #0
 800a95a:	d10d      	bne.n	800a978 <lorawan_aes_set_key+0x3c>
 800a95c:	2201      	movs	r2, #1
 800a95e:	fa02 f303 	lsl.w	r3, r2, r3
 800a962:	f003 3301 	and.w	r3, r3, #16843009	; 0x1010101
 800a966:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800a96a:	2b00      	cmp	r3, #0
 800a96c:	bf14      	ite	ne
 800a96e:	2301      	movne	r3, #1
 800a970:	2300      	moveq	r3, #0
 800a972:	b2db      	uxtb	r3, r3
 800a974:	2b00      	cmp	r3, #0
 800a976:	d105      	bne.n	800a984 <lorawan_aes_set_key+0x48>
    case 16:
    case 24:
    case 32:
        break;
    default:
        ctx->rnd = 0;
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	2200      	movs	r2, #0
 800a97c:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
        return ( uint8_t )-1;
 800a980:	23ff      	movs	r3, #255	; 0xff
 800a982:	e0b2      	b.n	800aaea <lorawan_aes_set_key+0x1ae>
        break;
 800a984:	bf00      	nop
    }
    block_copy_nn(ctx->ksch, key, keylen);
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	7afa      	ldrb	r2, [r7, #11]
 800a98a:	68f9      	ldr	r1, [r7, #12]
 800a98c:	4618      	mov	r0, r3
 800a98e:	f7ff fbfa 	bl	800a186 <copy_block_nn>
    hi = (keylen + 28) << 2;
 800a992:	7afb      	ldrb	r3, [r7, #11]
 800a994:	331c      	adds	r3, #28
 800a996:	b2db      	uxtb	r3, r3
 800a998:	009b      	lsls	r3, r3, #2
 800a99a:	747b      	strb	r3, [r7, #17]
    ctx->rnd = (hi >> 4) - 1;
 800a99c:	7c7b      	ldrb	r3, [r7, #17]
 800a99e:	091b      	lsrs	r3, r3, #4
 800a9a0:	b2db      	uxtb	r3, r3
 800a9a2:	3b01      	subs	r3, #1
 800a9a4:	b2da      	uxtb	r2, r3
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	f883 20f0 	strb.w	r2, [r3, #240]	; 0xf0
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800a9ac:	7afb      	ldrb	r3, [r7, #11]
 800a9ae:	75fb      	strb	r3, [r7, #23]
 800a9b0:	2301      	movs	r3, #1
 800a9b2:	75bb      	strb	r3, [r7, #22]
 800a9b4:	e093      	b.n	800aade <lorawan_aes_set_key+0x1a2>
    {   uint8_t tt, t0, t1, t2, t3;

        t0 = ctx->ksch[cc - 4];
 800a9b6:	7dfb      	ldrb	r3, [r7, #23]
 800a9b8:	3b04      	subs	r3, #4
 800a9ba:	687a      	ldr	r2, [r7, #4]
 800a9bc:	5cd3      	ldrb	r3, [r2, r3]
 800a9be:	757b      	strb	r3, [r7, #21]
        t1 = ctx->ksch[cc - 3];
 800a9c0:	7dfb      	ldrb	r3, [r7, #23]
 800a9c2:	3b03      	subs	r3, #3
 800a9c4:	687a      	ldr	r2, [r7, #4]
 800a9c6:	5cd3      	ldrb	r3, [r2, r3]
 800a9c8:	753b      	strb	r3, [r7, #20]
        t2 = ctx->ksch[cc - 2];
 800a9ca:	7dfb      	ldrb	r3, [r7, #23]
 800a9cc:	3b02      	subs	r3, #2
 800a9ce:	687a      	ldr	r2, [r7, #4]
 800a9d0:	5cd3      	ldrb	r3, [r2, r3]
 800a9d2:	74fb      	strb	r3, [r7, #19]
        t3 = ctx->ksch[cc - 1];
 800a9d4:	7dfb      	ldrb	r3, [r7, #23]
 800a9d6:	3b01      	subs	r3, #1
 800a9d8:	687a      	ldr	r2, [r7, #4]
 800a9da:	5cd3      	ldrb	r3, [r2, r3]
 800a9dc:	74bb      	strb	r3, [r7, #18]
        if( cc % keylen == 0 )
 800a9de:	7dfb      	ldrb	r3, [r7, #23]
 800a9e0:	7afa      	ldrb	r2, [r7, #11]
 800a9e2:	fbb3 f1f2 	udiv	r1, r3, r2
 800a9e6:	fb02 f201 	mul.w	r2, r2, r1
 800a9ea:	1a9b      	subs	r3, r3, r2
 800a9ec:	b2db      	uxtb	r3, r3
 800a9ee:	2b00      	cmp	r3, #0
 800a9f0:	d127      	bne.n	800aa42 <lorawan_aes_set_key+0x106>
        {
            tt = t0;
 800a9f2:	7d7b      	ldrb	r3, [r7, #21]
 800a9f4:	743b      	strb	r3, [r7, #16]
            t0 = s_box(t1) ^ rc;
 800a9f6:	7d3b      	ldrb	r3, [r7, #20]
 800a9f8:	4a3e      	ldr	r2, [pc, #248]	; (800aaf4 <lorawan_aes_set_key+0x1b8>)
 800a9fa:	5cd2      	ldrb	r2, [r2, r3]
 800a9fc:	7dbb      	ldrb	r3, [r7, #22]
 800a9fe:	4053      	eors	r3, r2
 800aa00:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t2);
 800aa02:	7cfb      	ldrb	r3, [r7, #19]
 800aa04:	4a3b      	ldr	r2, [pc, #236]	; (800aaf4 <lorawan_aes_set_key+0x1b8>)
 800aa06:	5cd3      	ldrb	r3, [r2, r3]
 800aa08:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t3);
 800aa0a:	7cbb      	ldrb	r3, [r7, #18]
 800aa0c:	4a39      	ldr	r2, [pc, #228]	; (800aaf4 <lorawan_aes_set_key+0x1b8>)
 800aa0e:	5cd3      	ldrb	r3, [r2, r3]
 800aa10:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(tt);
 800aa12:	7c3b      	ldrb	r3, [r7, #16]
 800aa14:	4a37      	ldr	r2, [pc, #220]	; (800aaf4 <lorawan_aes_set_key+0x1b8>)
 800aa16:	5cd3      	ldrb	r3, [r2, r3]
 800aa18:	74bb      	strb	r3, [r7, #18]
            rc = f2(rc);
 800aa1a:	7dbb      	ldrb	r3, [r7, #22]
 800aa1c:	005b      	lsls	r3, r3, #1
 800aa1e:	b25a      	sxtb	r2, r3
 800aa20:	7dbb      	ldrb	r3, [r7, #22]
 800aa22:	09db      	lsrs	r3, r3, #7
 800aa24:	b2db      	uxtb	r3, r3
 800aa26:	4619      	mov	r1, r3
 800aa28:	0049      	lsls	r1, r1, #1
 800aa2a:	440b      	add	r3, r1
 800aa2c:	4619      	mov	r1, r3
 800aa2e:	00c8      	lsls	r0, r1, #3
 800aa30:	4619      	mov	r1, r3
 800aa32:	4603      	mov	r3, r0
 800aa34:	440b      	add	r3, r1
 800aa36:	b2db      	uxtb	r3, r3
 800aa38:	b25b      	sxtb	r3, r3
 800aa3a:	4053      	eors	r3, r2
 800aa3c:	b25b      	sxtb	r3, r3
 800aa3e:	75bb      	strb	r3, [r7, #22]
 800aa40:	e01c      	b.n	800aa7c <lorawan_aes_set_key+0x140>
        }
        else if( keylen > 24 && cc % keylen == 16 )
 800aa42:	7afb      	ldrb	r3, [r7, #11]
 800aa44:	2b18      	cmp	r3, #24
 800aa46:	d919      	bls.n	800aa7c <lorawan_aes_set_key+0x140>
 800aa48:	7dfb      	ldrb	r3, [r7, #23]
 800aa4a:	7afa      	ldrb	r2, [r7, #11]
 800aa4c:	fbb3 f1f2 	udiv	r1, r3, r2
 800aa50:	fb02 f201 	mul.w	r2, r2, r1
 800aa54:	1a9b      	subs	r3, r3, r2
 800aa56:	b2db      	uxtb	r3, r3
 800aa58:	2b10      	cmp	r3, #16
 800aa5a:	d10f      	bne.n	800aa7c <lorawan_aes_set_key+0x140>
        {
            t0 = s_box(t0);
 800aa5c:	7d7b      	ldrb	r3, [r7, #21]
 800aa5e:	4a25      	ldr	r2, [pc, #148]	; (800aaf4 <lorawan_aes_set_key+0x1b8>)
 800aa60:	5cd3      	ldrb	r3, [r2, r3]
 800aa62:	757b      	strb	r3, [r7, #21]
            t1 = s_box(t1);
 800aa64:	7d3b      	ldrb	r3, [r7, #20]
 800aa66:	4a23      	ldr	r2, [pc, #140]	; (800aaf4 <lorawan_aes_set_key+0x1b8>)
 800aa68:	5cd3      	ldrb	r3, [r2, r3]
 800aa6a:	753b      	strb	r3, [r7, #20]
            t2 = s_box(t2);
 800aa6c:	7cfb      	ldrb	r3, [r7, #19]
 800aa6e:	4a21      	ldr	r2, [pc, #132]	; (800aaf4 <lorawan_aes_set_key+0x1b8>)
 800aa70:	5cd3      	ldrb	r3, [r2, r3]
 800aa72:	74fb      	strb	r3, [r7, #19]
            t3 = s_box(t3);
 800aa74:	7cbb      	ldrb	r3, [r7, #18]
 800aa76:	4a1f      	ldr	r2, [pc, #124]	; (800aaf4 <lorawan_aes_set_key+0x1b8>)
 800aa78:	5cd3      	ldrb	r3, [r2, r3]
 800aa7a:	74bb      	strb	r3, [r7, #18]
        }
        tt = cc - keylen;
 800aa7c:	7dfa      	ldrb	r2, [r7, #23]
 800aa7e:	7afb      	ldrb	r3, [r7, #11]
 800aa80:	1ad3      	subs	r3, r2, r3
 800aa82:	743b      	strb	r3, [r7, #16]
        ctx->ksch[cc + 0] = ctx->ksch[tt + 0] ^ t0;
 800aa84:	7c3b      	ldrb	r3, [r7, #16]
 800aa86:	687a      	ldr	r2, [r7, #4]
 800aa88:	5cd1      	ldrb	r1, [r2, r3]
 800aa8a:	7dfb      	ldrb	r3, [r7, #23]
 800aa8c:	7d7a      	ldrb	r2, [r7, #21]
 800aa8e:	404a      	eors	r2, r1
 800aa90:	b2d1      	uxtb	r1, r2
 800aa92:	687a      	ldr	r2, [r7, #4]
 800aa94:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 1] = ctx->ksch[tt + 1] ^ t1;
 800aa96:	7c3b      	ldrb	r3, [r7, #16]
 800aa98:	3301      	adds	r3, #1
 800aa9a:	687a      	ldr	r2, [r7, #4]
 800aa9c:	5cd1      	ldrb	r1, [r2, r3]
 800aa9e:	7dfb      	ldrb	r3, [r7, #23]
 800aaa0:	3301      	adds	r3, #1
 800aaa2:	7d3a      	ldrb	r2, [r7, #20]
 800aaa4:	404a      	eors	r2, r1
 800aaa6:	b2d1      	uxtb	r1, r2
 800aaa8:	687a      	ldr	r2, [r7, #4]
 800aaaa:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 2] = ctx->ksch[tt + 2] ^ t2;
 800aaac:	7c3b      	ldrb	r3, [r7, #16]
 800aaae:	3302      	adds	r3, #2
 800aab0:	687a      	ldr	r2, [r7, #4]
 800aab2:	5cd1      	ldrb	r1, [r2, r3]
 800aab4:	7dfb      	ldrb	r3, [r7, #23]
 800aab6:	3302      	adds	r3, #2
 800aab8:	7cfa      	ldrb	r2, [r7, #19]
 800aaba:	404a      	eors	r2, r1
 800aabc:	b2d1      	uxtb	r1, r2
 800aabe:	687a      	ldr	r2, [r7, #4]
 800aac0:	54d1      	strb	r1, [r2, r3]
        ctx->ksch[cc + 3] = ctx->ksch[tt + 3] ^ t3;
 800aac2:	7c3b      	ldrb	r3, [r7, #16]
 800aac4:	3303      	adds	r3, #3
 800aac6:	687a      	ldr	r2, [r7, #4]
 800aac8:	5cd1      	ldrb	r1, [r2, r3]
 800aaca:	7dfb      	ldrb	r3, [r7, #23]
 800aacc:	3303      	adds	r3, #3
 800aace:	7cba      	ldrb	r2, [r7, #18]
 800aad0:	404a      	eors	r2, r1
 800aad2:	b2d1      	uxtb	r1, r2
 800aad4:	687a      	ldr	r2, [r7, #4]
 800aad6:	54d1      	strb	r1, [r2, r3]
    for( cc = keylen, rc = 1; cc < hi; cc += 4 )
 800aad8:	7dfb      	ldrb	r3, [r7, #23]
 800aada:	3304      	adds	r3, #4
 800aadc:	75fb      	strb	r3, [r7, #23]
 800aade:	7dfa      	ldrb	r2, [r7, #23]
 800aae0:	7c7b      	ldrb	r3, [r7, #17]
 800aae2:	429a      	cmp	r2, r3
 800aae4:	f4ff af67 	bcc.w	800a9b6 <lorawan_aes_set_key+0x7a>
    }
    return 0;
 800aae8:	2300      	movs	r3, #0
}
 800aaea:	4618      	mov	r0, r3
 800aaec:	3718      	adds	r7, #24
 800aaee:	46bd      	mov	sp, r7
 800aaf0:	bd80      	pop	{r7, pc}
 800aaf2:	bf00      	nop
 800aaf4:	0801aa98 	.word	0x0801aa98

0800aaf8 <lorawan_aes_encrypt>:
#if defined( AES_ENC_PREKEYED )

/*  Encrypt a single block of 16 bytes */

return_type lorawan_aes_encrypt( const uint8_t in[N_BLOCK], uint8_t  out[N_BLOCK], const lorawan_aes_context ctx[1] )
{
 800aaf8:	b580      	push	{r7, lr}
 800aafa:	b08a      	sub	sp, #40	; 0x28
 800aafc:	af00      	add	r7, sp, #0
 800aafe:	60f8      	str	r0, [r7, #12]
 800ab00:	60b9      	str	r1, [r7, #8]
 800ab02:	607a      	str	r2, [r7, #4]
    if( ctx->rnd )
 800ab04:	687b      	ldr	r3, [r7, #4]
 800ab06:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800ab0a:	2b00      	cmp	r3, #0
 800ab0c:	d038      	beq.n	800ab80 <lorawan_aes_encrypt+0x88>
    {
        uint8_t s1[N_BLOCK], r;
        copy_and_key( s1, in, ctx->ksch );
 800ab0e:	687a      	ldr	r2, [r7, #4]
 800ab10:	f107 0314 	add.w	r3, r7, #20
 800ab14:	68f9      	ldr	r1, [r7, #12]
 800ab16:	4618      	mov	r0, r3
 800ab18:	f7ff fc07 	bl	800a32a <copy_and_key>

        for( r = 1 ; r < ctx->rnd ; ++r )
 800ab1c:	2301      	movs	r3, #1
 800ab1e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ab22:	e014      	b.n	800ab4e <lorawan_aes_encrypt+0x56>
#if defined( VERSION_1 )
        {
            mix_sub_columns( s1 );
 800ab24:	f107 0314 	add.w	r3, r7, #20
 800ab28:	4618      	mov	r0, r3
 800ab2a:	f7ff fd5d 	bl	800a5e8 <mix_sub_columns>
            add_round_key( s1, ctx->ksch + r * N_BLOCK);
 800ab2e:	687b      	ldr	r3, [r7, #4]
 800ab30:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800ab34:	0112      	lsls	r2, r2, #4
 800ab36:	441a      	add	r2, r3
 800ab38:	f107 0314 	add.w	r3, r7, #20
 800ab3c:	4611      	mov	r1, r2
 800ab3e:	4618      	mov	r0, r3
 800ab40:	f7ff fcab 	bl	800a49a <add_round_key>
        for( r = 1 ; r < ctx->rnd ; ++r )
 800ab44:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800ab48:	3301      	adds	r3, #1
 800ab4a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 800ab4e:	687b      	ldr	r3, [r7, #4]
 800ab50:	f893 30f0 	ldrb.w	r3, [r3, #240]	; 0xf0
 800ab54:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800ab58:	429a      	cmp	r2, r3
 800ab5a:	d3e3      	bcc.n	800ab24 <lorawan_aes_encrypt+0x2c>
        {   uint8_t s2[N_BLOCK];
            mix_sub_columns( s2, s1 );
            copy_and_key( s1, s2, ctx->ksch + r * N_BLOCK);
        }
#endif
        shift_sub_rows( s1 );
 800ab5c:	f107 0314 	add.w	r3, r7, #20
 800ab60:	4618      	mov	r0, r3
 800ab62:	f7ff fca7 	bl	800a4b4 <shift_sub_rows>
        copy_and_key( out, s1, ctx->ksch + r * N_BLOCK );
 800ab66:	687b      	ldr	r3, [r7, #4]
 800ab68:	f897 2027 	ldrb.w	r2, [r7, #39]	; 0x27
 800ab6c:	0112      	lsls	r2, r2, #4
 800ab6e:	441a      	add	r2, r3
 800ab70:	f107 0314 	add.w	r3, r7, #20
 800ab74:	4619      	mov	r1, r3
 800ab76:	68b8      	ldr	r0, [r7, #8]
 800ab78:	f7ff fbd7 	bl	800a32a <copy_and_key>
    }
    else
        return ( uint8_t )-1;
    return 0;
 800ab7c:	2300      	movs	r3, #0
 800ab7e:	e000      	b.n	800ab82 <lorawan_aes_encrypt+0x8a>
        return ( uint8_t )-1;
 800ab80:	23ff      	movs	r3, #255	; 0xff
}
 800ab82:	4618      	mov	r0, r3
 800ab84:	3728      	adds	r7, #40	; 0x28
 800ab86:	46bd      	mov	sp, r7
 800ab88:	bd80      	pop	{r7, pc}
	...

0800ab8c <GetKeyByID>:
 * \param[IN]  keyID          - Key identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t GetKeyByID(KeyIdentifier_t keyID, Key_t **keyItem)
{
 800ab8c:	b480      	push	{r7}
 800ab8e:	b085      	sub	sp, #20
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	4603      	mov	r3, r0
 800ab94:	6039      	str	r1, [r7, #0]
 800ab96:	71fb      	strb	r3, [r7, #7]
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800ab98:	2300      	movs	r3, #0
 800ab9a:	73fb      	strb	r3, [r7, #15]
 800ab9c:	e018      	b.n	800abd0 <GetKeyByID+0x44>
  {
    if (SeNvmCtx.KeyList[i].KeyID == keyID)
 800ab9e:	7bfa      	ldrb	r2, [r7, #15]
 800aba0:	4910      	ldr	r1, [pc, #64]	; (800abe4 <GetKeyByID+0x58>)
 800aba2:	4613      	mov	r3, r2
 800aba4:	011b      	lsls	r3, r3, #4
 800aba6:	4413      	add	r3, r2
 800aba8:	440b      	add	r3, r1
 800abaa:	3310      	adds	r3, #16
 800abac:	781b      	ldrb	r3, [r3, #0]
 800abae:	79fa      	ldrb	r2, [r7, #7]
 800abb0:	429a      	cmp	r2, r3
 800abb2:	d10a      	bne.n	800abca <GetKeyByID+0x3e>
    {
      *keyItem = &(SeNvmCtx.KeyList[i]);
 800abb4:	7bfa      	ldrb	r2, [r7, #15]
 800abb6:	4613      	mov	r3, r2
 800abb8:	011b      	lsls	r3, r3, #4
 800abba:	4413      	add	r3, r2
 800abbc:	3310      	adds	r3, #16
 800abbe:	4a09      	ldr	r2, [pc, #36]	; (800abe4 <GetKeyByID+0x58>)
 800abc0:	441a      	add	r2, r3
 800abc2:	683b      	ldr	r3, [r7, #0]
 800abc4:	601a      	str	r2, [r3, #0]
      return SECURE_ELEMENT_SUCCESS;
 800abc6:	2300      	movs	r3, #0
 800abc8:	e006      	b.n	800abd8 <GetKeyByID+0x4c>
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800abca:	7bfb      	ldrb	r3, [r7, #15]
 800abcc:	3301      	adds	r3, #1
 800abce:	73fb      	strb	r3, [r7, #15]
 800abd0:	7bfb      	ldrb	r3, [r7, #15]
 800abd2:	2b09      	cmp	r3, #9
 800abd4:	d9e3      	bls.n	800ab9e <GetKeyByID+0x12>
    }
  }
  return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800abd6:	2303      	movs	r3, #3
}
 800abd8:	4618      	mov	r0, r3
 800abda:	3714      	adds	r7, #20
 800abdc:	46bd      	mov	sp, r7
 800abde:	bc80      	pop	{r7}
 800abe0:	4770      	bx	lr
 800abe2:	bf00      	nop
 800abe4:	20000060 	.word	0x20000060

0800abe8 <DummyCB>:

/*
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB(void)
{
 800abe8:	b480      	push	{r7}
 800abea:	af00      	add	r7, sp, #0
  return;
 800abec:	bf00      	nop
}
 800abee:	46bd      	mov	sp, r7
 800abf0:	bc80      	pop	{r7}
 800abf2:	4770      	bx	lr

0800abf4 <ComputeCmac>:
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static SecureElementStatus_t ComputeCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                         uint32_t *cmac)
{
 800abf4:	b590      	push	{r4, r7, lr}
 800abf6:	b0d1      	sub	sp, #324	; 0x144
 800abf8:	af00      	add	r7, sp, #0
 800abfa:	f107 040c 	add.w	r4, r7, #12
 800abfe:	6020      	str	r0, [r4, #0]
 800ac00:	f107 0008 	add.w	r0, r7, #8
 800ac04:	6001      	str	r1, [r0, #0]
 800ac06:	4619      	mov	r1, r3
 800ac08:	1dbb      	adds	r3, r7, #6
 800ac0a:	801a      	strh	r2, [r3, #0]
 800ac0c:	1d7b      	adds	r3, r7, #5
 800ac0e:	460a      	mov	r2, r1
 800ac10:	701a      	strb	r2, [r3, #0]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800ac12:	2306      	movs	r3, #6
 800ac14:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f
  if ((buffer == NULL) || (cmac == NULL))
 800ac18:	f107 0308 	add.w	r3, r7, #8
 800ac1c:	681b      	ldr	r3, [r3, #0]
 800ac1e:	2b00      	cmp	r3, #0
 800ac20:	d003      	beq.n	800ac2a <ComputeCmac+0x36>
 800ac22:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d101      	bne.n	800ac2e <ComputeCmac+0x3a>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800ac2a:	2302      	movs	r3, #2
 800ac2c:	e04e      	b.n	800accc <ComputeCmac+0xd8>

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint8_t Cmac[16];
  AES_CMAC_CTX aesCmacCtx[1];

  AES_CMAC_Init(aesCmacCtx);
 800ac2e:	f107 0314 	add.w	r3, r7, #20
 800ac32:	4618      	mov	r0, r3
 800ac34:	f7fe fffe 	bl	8009c34 <AES_CMAC_Init>

  Key_t *keyItem;
  retval = GetKeyByID(keyID, &keyItem);
 800ac38:	f107 0210 	add.w	r2, r7, #16
 800ac3c:	1d7b      	adds	r3, r7, #5
 800ac3e:	781b      	ldrb	r3, [r3, #0]
 800ac40:	4611      	mov	r1, r2
 800ac42:	4618      	mov	r0, r3
 800ac44:	f7ff ffa2 	bl	800ab8c <GetKeyByID>
 800ac48:	4603      	mov	r3, r0
 800ac4a:	f887 313f 	strb.w	r3, [r7, #319]	; 0x13f

  if (retval == SECURE_ELEMENT_SUCCESS)
 800ac4e:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
 800ac52:	2b00      	cmp	r3, #0
 800ac54:	d138      	bne.n	800acc8 <ComputeCmac+0xd4>
  {
    AES_CMAC_SetKey(aesCmacCtx, keyItem->KeyValue);
 800ac56:	f107 0310 	add.w	r3, r7, #16
 800ac5a:	681b      	ldr	r3, [r3, #0]
 800ac5c:	1c5a      	adds	r2, r3, #1
 800ac5e:	f107 0314 	add.w	r3, r7, #20
 800ac62:	4611      	mov	r1, r2
 800ac64:	4618      	mov	r0, r3
 800ac66:	f7fe fffe 	bl	8009c66 <AES_CMAC_SetKey>

    if (micBxBuffer != NULL)
 800ac6a:	f107 030c 	add.w	r3, r7, #12
 800ac6e:	681b      	ldr	r3, [r3, #0]
 800ac70:	2b00      	cmp	r3, #0
 800ac72:	d007      	beq.n	800ac84 <ComputeCmac+0x90>
    {
      AES_CMAC_Update(aesCmacCtx, micBxBuffer, 16);
 800ac74:	f107 030c 	add.w	r3, r7, #12
 800ac78:	f107 0014 	add.w	r0, r7, #20
 800ac7c:	2210      	movs	r2, #16
 800ac7e:	6819      	ldr	r1, [r3, #0]
 800ac80:	f7ff f800 	bl	8009c84 <AES_CMAC_Update>
    }

    AES_CMAC_Update(aesCmacCtx, buffer, size);
 800ac84:	1dbb      	adds	r3, r7, #6
 800ac86:	881a      	ldrh	r2, [r3, #0]
 800ac88:	f107 0308 	add.w	r3, r7, #8
 800ac8c:	f107 0014 	add.w	r0, r7, #20
 800ac90:	6819      	ldr	r1, [r3, #0]
 800ac92:	f7fe fff7 	bl	8009c84 <AES_CMAC_Update>

    AES_CMAC_Final(Cmac, aesCmacCtx);
 800ac96:	f107 0214 	add.w	r2, r7, #20
 800ac9a:	f507 7396 	add.w	r3, r7, #300	; 0x12c
 800ac9e:	4611      	mov	r1, r2
 800aca0:	4618      	mov	r0, r3
 800aca2:	f7ff f8b1 	bl	8009e08 <AES_CMAC_Final>

    /* Bring into the required format */
    *cmac = (uint32_t)((uint32_t) Cmac[3] << 24 | (uint32_t) Cmac[2] << 16 | (uint32_t) Cmac[1] << 8 |
 800aca6:	f897 312f 	ldrb.w	r3, [r7, #303]	; 0x12f
 800acaa:	061a      	lsls	r2, r3, #24
 800acac:	f897 312e 	ldrb.w	r3, [r7, #302]	; 0x12e
 800acb0:	041b      	lsls	r3, r3, #16
 800acb2:	431a      	orrs	r2, r3
 800acb4:	f897 312d 	ldrb.w	r3, [r7, #301]	; 0x12d
 800acb8:	021b      	lsls	r3, r3, #8
 800acba:	4313      	orrs	r3, r2
                       (uint32_t) Cmac[0]);
 800acbc:	f897 212c 	ldrb.w	r2, [r7, #300]	; 0x12c
    *cmac = (uint32_t)((uint32_t) Cmac[3] << 24 | (uint32_t) Cmac[2] << 16 | (uint32_t) Cmac[1] << 8 |
 800acc0:	431a      	orrs	r2, r3
 800acc2:	f8d7 3150 	ldr.w	r3, [r7, #336]	; 0x150
 800acc6:	601a      	str	r2, [r3, #0]
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 800acc8:	f897 313f 	ldrb.w	r3, [r7, #319]	; 0x13f
}
 800accc:	4618      	mov	r0, r3
 800acce:	f507 77a2 	add.w	r7, r7, #324	; 0x144
 800acd2:	46bd      	mov	sp, r7
 800acd4:	bd90      	pop	{r4, r7, pc}
	...

0800acd8 <SecureElementInit>:
/*
 * API functions
 */

SecureElementStatus_t SecureElementInit(SecureElementNvmEvent seNvmCtxChanged)
{
 800acd8:	b5f0      	push	{r4, r5, r6, r7, lr}
 800acda:	b09d      	sub	sp, #116	; 0x74
 800acdc:	af10      	add	r7, sp, #64	; 0x40
 800acde:	6278      	str	r0, [r7, #36]	; 0x24
#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  Key_t *keyItem;
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800ace0:	2306      	movs	r3, #6
 800ace2:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  /* Initialize LoRaWAN Key List buffer */
  memcpy1((uint8_t *)(SeNvmCtx.KeyList), (const uint8_t *)InitialKeyList, sizeof(Key_t)*NUM_OF_KEYS);
 800ace6:	22aa      	movs	r2, #170	; 0xaa
 800ace8:	4990      	ldr	r1, [pc, #576]	; (800af2c <SecureElementInit+0x254>)
 800acea:	4891      	ldr	r0, [pc, #580]	; (800af30 <SecureElementInit+0x258>)
 800acec:	f00a fd71 	bl	80157d2 <memcpy1>

  retval = GetKeyByID(APP_KEY, &keyItem);
 800acf0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800acf4:	4619      	mov	r1, r3
 800acf6:	2000      	movs	r0, #0
 800acf8:	f7ff ff48 	bl	800ab8c <GetKeyByID>
 800acfc:	4603      	mov	r3, r0
 800acfe:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  KEY_LOG(TS_OFF, VLEVEL_M, "###### OTAA ######\r\n");
 800ad02:	4b8c      	ldr	r3, [pc, #560]	; (800af34 <SecureElementInit+0x25c>)
 800ad04:	2200      	movs	r2, #0
 800ad06:	2100      	movs	r1, #0
 800ad08:	2002      	movs	r0, #2
 800ad0a:	f00d fded 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
  if (retval == SECURE_ELEMENT_SUCCESS)
 800ad0e:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ad12:	2b00      	cmp	r3, #0
 800ad14:	d14d      	bne.n	800adb2 <SecureElementInit+0xda>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### AppKey:  %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800ad16:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad18:	785b      	ldrb	r3, [r3, #1]
 800ad1a:	4618      	mov	r0, r3
 800ad1c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad1e:	789b      	ldrb	r3, [r3, #2]
 800ad20:	461c      	mov	r4, r3
 800ad22:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad24:	78db      	ldrb	r3, [r3, #3]
 800ad26:	461d      	mov	r5, r3
 800ad28:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad2a:	791b      	ldrb	r3, [r3, #4]
 800ad2c:	461e      	mov	r6, r3
 800ad2e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad30:	795b      	ldrb	r3, [r3, #5]
 800ad32:	623b      	str	r3, [r7, #32]
 800ad34:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad36:	799b      	ldrb	r3, [r3, #6]
 800ad38:	61fb      	str	r3, [r7, #28]
 800ad3a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad3c:	79db      	ldrb	r3, [r3, #7]
 800ad3e:	61bb      	str	r3, [r7, #24]
 800ad40:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad42:	7a1b      	ldrb	r3, [r3, #8]
 800ad44:	617b      	str	r3, [r7, #20]
 800ad46:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad48:	7a5b      	ldrb	r3, [r3, #9]
 800ad4a:	613b      	str	r3, [r7, #16]
 800ad4c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad4e:	7a9b      	ldrb	r3, [r3, #10]
 800ad50:	60fb      	str	r3, [r7, #12]
 800ad52:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad54:	7adb      	ldrb	r3, [r3, #11]
 800ad56:	60bb      	str	r3, [r7, #8]
 800ad58:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad5a:	7b1b      	ldrb	r3, [r3, #12]
 800ad5c:	607b      	str	r3, [r7, #4]
 800ad5e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad60:	7b5b      	ldrb	r3, [r3, #13]
 800ad62:	603b      	str	r3, [r7, #0]
 800ad64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad66:	7b9b      	ldrb	r3, [r3, #14]
 800ad68:	4619      	mov	r1, r3
 800ad6a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad6c:	7bdb      	ldrb	r3, [r3, #15]
 800ad6e:	461a      	mov	r2, r3
 800ad70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ad72:	7c1b      	ldrb	r3, [r3, #16]
 800ad74:	930f      	str	r3, [sp, #60]	; 0x3c
 800ad76:	920e      	str	r2, [sp, #56]	; 0x38
 800ad78:	910d      	str	r1, [sp, #52]	; 0x34
 800ad7a:	683a      	ldr	r2, [r7, #0]
 800ad7c:	920c      	str	r2, [sp, #48]	; 0x30
 800ad7e:	687a      	ldr	r2, [r7, #4]
 800ad80:	920b      	str	r2, [sp, #44]	; 0x2c
 800ad82:	68ba      	ldr	r2, [r7, #8]
 800ad84:	920a      	str	r2, [sp, #40]	; 0x28
 800ad86:	68fa      	ldr	r2, [r7, #12]
 800ad88:	9209      	str	r2, [sp, #36]	; 0x24
 800ad8a:	693a      	ldr	r2, [r7, #16]
 800ad8c:	9208      	str	r2, [sp, #32]
 800ad8e:	697a      	ldr	r2, [r7, #20]
 800ad90:	9207      	str	r2, [sp, #28]
 800ad92:	69ba      	ldr	r2, [r7, #24]
 800ad94:	9206      	str	r2, [sp, #24]
 800ad96:	69fa      	ldr	r2, [r7, #28]
 800ad98:	9205      	str	r2, [sp, #20]
 800ad9a:	6a3b      	ldr	r3, [r7, #32]
 800ad9c:	9304      	str	r3, [sp, #16]
 800ad9e:	9603      	str	r6, [sp, #12]
 800ada0:	9502      	str	r5, [sp, #8]
 800ada2:	9401      	str	r4, [sp, #4]
 800ada4:	9000      	str	r0, [sp, #0]
 800ada6:	4b64      	ldr	r3, [pc, #400]	; (800af38 <SecureElementInit+0x260>)
 800ada8:	2200      	movs	r2, #0
 800adaa:	2100      	movs	r1, #0
 800adac:	2002      	movs	r0, #2
 800adae:	f00d fd9b 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
  }
  retval = GetKeyByID(NWK_KEY, &keyItem);
 800adb2:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800adb6:	4619      	mov	r1, r3
 800adb8:	2001      	movs	r0, #1
 800adba:	f7ff fee7 	bl	800ab8c <GetKeyByID>
 800adbe:	4603      	mov	r3, r0
 800adc0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 800adc4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800adc8:	2b00      	cmp	r3, #0
 800adca:	d14d      	bne.n	800ae68 <SecureElementInit+0x190>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### NwkKey:  %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800adcc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adce:	785b      	ldrb	r3, [r3, #1]
 800add0:	4618      	mov	r0, r3
 800add2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800add4:	789b      	ldrb	r3, [r3, #2]
 800add6:	461c      	mov	r4, r3
 800add8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adda:	78db      	ldrb	r3, [r3, #3]
 800addc:	461d      	mov	r5, r3
 800adde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ade0:	791b      	ldrb	r3, [r3, #4]
 800ade2:	461e      	mov	r6, r3
 800ade4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ade6:	795b      	ldrb	r3, [r3, #5]
 800ade8:	623b      	str	r3, [r7, #32]
 800adea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adec:	799b      	ldrb	r3, [r3, #6]
 800adee:	61fb      	str	r3, [r7, #28]
 800adf0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adf2:	79db      	ldrb	r3, [r3, #7]
 800adf4:	61bb      	str	r3, [r7, #24]
 800adf6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adf8:	7a1b      	ldrb	r3, [r3, #8]
 800adfa:	617b      	str	r3, [r7, #20]
 800adfc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800adfe:	7a5b      	ldrb	r3, [r3, #9]
 800ae00:	613b      	str	r3, [r7, #16]
 800ae02:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae04:	7a9b      	ldrb	r3, [r3, #10]
 800ae06:	60fb      	str	r3, [r7, #12]
 800ae08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae0a:	7adb      	ldrb	r3, [r3, #11]
 800ae0c:	60bb      	str	r3, [r7, #8]
 800ae0e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae10:	7b1b      	ldrb	r3, [r3, #12]
 800ae12:	607b      	str	r3, [r7, #4]
 800ae14:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae16:	7b5b      	ldrb	r3, [r3, #13]
 800ae18:	603b      	str	r3, [r7, #0]
 800ae1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae1c:	7b9b      	ldrb	r3, [r3, #14]
 800ae1e:	4619      	mov	r1, r3
 800ae20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae22:	7bdb      	ldrb	r3, [r3, #15]
 800ae24:	461a      	mov	r2, r3
 800ae26:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae28:	7c1b      	ldrb	r3, [r3, #16]
 800ae2a:	930f      	str	r3, [sp, #60]	; 0x3c
 800ae2c:	920e      	str	r2, [sp, #56]	; 0x38
 800ae2e:	910d      	str	r1, [sp, #52]	; 0x34
 800ae30:	683a      	ldr	r2, [r7, #0]
 800ae32:	920c      	str	r2, [sp, #48]	; 0x30
 800ae34:	687a      	ldr	r2, [r7, #4]
 800ae36:	920b      	str	r2, [sp, #44]	; 0x2c
 800ae38:	68ba      	ldr	r2, [r7, #8]
 800ae3a:	920a      	str	r2, [sp, #40]	; 0x28
 800ae3c:	68fa      	ldr	r2, [r7, #12]
 800ae3e:	9209      	str	r2, [sp, #36]	; 0x24
 800ae40:	693a      	ldr	r2, [r7, #16]
 800ae42:	9208      	str	r2, [sp, #32]
 800ae44:	697a      	ldr	r2, [r7, #20]
 800ae46:	9207      	str	r2, [sp, #28]
 800ae48:	69ba      	ldr	r2, [r7, #24]
 800ae4a:	9206      	str	r2, [sp, #24]
 800ae4c:	69fa      	ldr	r2, [r7, #28]
 800ae4e:	9205      	str	r2, [sp, #20]
 800ae50:	6a3b      	ldr	r3, [r7, #32]
 800ae52:	9304      	str	r3, [sp, #16]
 800ae54:	9603      	str	r6, [sp, #12]
 800ae56:	9502      	str	r5, [sp, #8]
 800ae58:	9401      	str	r4, [sp, #4]
 800ae5a:	9000      	str	r0, [sp, #0]
 800ae5c:	4b37      	ldr	r3, [pc, #220]	; (800af3c <SecureElementInit+0x264>)
 800ae5e:	2200      	movs	r2, #0
 800ae60:	2100      	movs	r1, #0
 800ae62:	2002      	movs	r0, #2
 800ae64:	f00d fd40 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
  }
  KEY_LOG(TS_OFF, VLEVEL_M, "###### ABP  ######\r\n");
 800ae68:	4b35      	ldr	r3, [pc, #212]	; (800af40 <SecureElementInit+0x268>)
 800ae6a:	2200      	movs	r2, #0
 800ae6c:	2100      	movs	r1, #0
 800ae6e:	2002      	movs	r0, #2
 800ae70:	f00d fd3a 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
  retval = GetKeyByID(APP_S_KEY, &keyItem);
 800ae74:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800ae78:	4619      	mov	r1, r3
 800ae7a:	2003      	movs	r0, #3
 800ae7c:	f7ff fe86 	bl	800ab8c <GetKeyByID>
 800ae80:	4603      	mov	r3, r0
 800ae82:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 800ae86:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800ae8a:	2b00      	cmp	r3, #0
 800ae8c:	d15c      	bne.n	800af48 <SecureElementInit+0x270>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### AppSKey: %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800ae8e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae90:	785b      	ldrb	r3, [r3, #1]
 800ae92:	4618      	mov	r0, r3
 800ae94:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae96:	789b      	ldrb	r3, [r3, #2]
 800ae98:	461c      	mov	r4, r3
 800ae9a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800ae9c:	78db      	ldrb	r3, [r3, #3]
 800ae9e:	461d      	mov	r5, r3
 800aea0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aea2:	791b      	ldrb	r3, [r3, #4]
 800aea4:	461e      	mov	r6, r3
 800aea6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aea8:	795b      	ldrb	r3, [r3, #5]
 800aeaa:	623b      	str	r3, [r7, #32]
 800aeac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aeae:	799b      	ldrb	r3, [r3, #6]
 800aeb0:	61fb      	str	r3, [r7, #28]
 800aeb2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aeb4:	79db      	ldrb	r3, [r3, #7]
 800aeb6:	61bb      	str	r3, [r7, #24]
 800aeb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aeba:	7a1b      	ldrb	r3, [r3, #8]
 800aebc:	617b      	str	r3, [r7, #20]
 800aebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aec0:	7a5b      	ldrb	r3, [r3, #9]
 800aec2:	613b      	str	r3, [r7, #16]
 800aec4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aec6:	7a9b      	ldrb	r3, [r3, #10]
 800aec8:	60fb      	str	r3, [r7, #12]
 800aeca:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aecc:	7adb      	ldrb	r3, [r3, #11]
 800aece:	60bb      	str	r3, [r7, #8]
 800aed0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aed2:	7b1b      	ldrb	r3, [r3, #12]
 800aed4:	607b      	str	r3, [r7, #4]
 800aed6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aed8:	7b5b      	ldrb	r3, [r3, #13]
 800aeda:	603b      	str	r3, [r7, #0]
 800aedc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aede:	7b9b      	ldrb	r3, [r3, #14]
 800aee0:	4619      	mov	r1, r3
 800aee2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aee4:	7bdb      	ldrb	r3, [r3, #15]
 800aee6:	461a      	mov	r2, r3
 800aee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800aeea:	7c1b      	ldrb	r3, [r3, #16]
 800aeec:	930f      	str	r3, [sp, #60]	; 0x3c
 800aeee:	920e      	str	r2, [sp, #56]	; 0x38
 800aef0:	910d      	str	r1, [sp, #52]	; 0x34
 800aef2:	683a      	ldr	r2, [r7, #0]
 800aef4:	920c      	str	r2, [sp, #48]	; 0x30
 800aef6:	687a      	ldr	r2, [r7, #4]
 800aef8:	920b      	str	r2, [sp, #44]	; 0x2c
 800aefa:	68ba      	ldr	r2, [r7, #8]
 800aefc:	920a      	str	r2, [sp, #40]	; 0x28
 800aefe:	68fa      	ldr	r2, [r7, #12]
 800af00:	9209      	str	r2, [sp, #36]	; 0x24
 800af02:	693a      	ldr	r2, [r7, #16]
 800af04:	9208      	str	r2, [sp, #32]
 800af06:	697a      	ldr	r2, [r7, #20]
 800af08:	9207      	str	r2, [sp, #28]
 800af0a:	69ba      	ldr	r2, [r7, #24]
 800af0c:	9206      	str	r2, [sp, #24]
 800af0e:	69fa      	ldr	r2, [r7, #28]
 800af10:	9205      	str	r2, [sp, #20]
 800af12:	6a3b      	ldr	r3, [r7, #32]
 800af14:	9304      	str	r3, [sp, #16]
 800af16:	9603      	str	r6, [sp, #12]
 800af18:	9502      	str	r5, [sp, #8]
 800af1a:	9401      	str	r4, [sp, #4]
 800af1c:	9000      	str	r0, [sp, #0]
 800af1e:	4b09      	ldr	r3, [pc, #36]	; (800af44 <SecureElementInit+0x26c>)
 800af20:	2200      	movs	r2, #0
 800af22:	2100      	movs	r1, #0
 800af24:	2002      	movs	r0, #2
 800af26:	f00d fcdf 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
 800af2a:	e00d      	b.n	800af48 <SecureElementInit+0x270>
 800af2c:	0801ad98 	.word	0x0801ad98
 800af30:	20000070 	.word	0x20000070
 800af34:	0801a300 	.word	0x0801a300
 800af38:	0801a318 	.word	0x0801a318
 800af3c:	0801a37c 	.word	0x0801a37c
 800af40:	0801a3e0 	.word	0x0801a3e0
 800af44:	0801a3f8 	.word	0x0801a3f8
  }
  retval = GetKeyByID(NWK_S_KEY, &keyItem);
 800af48:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800af4c:	4619      	mov	r1, r3
 800af4e:	2002      	movs	r0, #2
 800af50:	f7ff fe1c 	bl	800ab8c <GetKeyByID>
 800af54:	4603      	mov	r3, r0
 800af56:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  if (retval == SECURE_ELEMENT_SUCCESS)
 800af5a:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800af5e:	2b00      	cmp	r3, #0
 800af60:	d14d      	bne.n	800affe <SecureElementInit+0x326>
  {
    KEY_LOG(TS_OFF, VLEVEL_M, "###### NwkSKey: %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X %02X\r\n", HEX16(keyItem->KeyValue));
 800af62:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af64:	785b      	ldrb	r3, [r3, #1]
 800af66:	4618      	mov	r0, r3
 800af68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af6a:	789b      	ldrb	r3, [r3, #2]
 800af6c:	461c      	mov	r4, r3
 800af6e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af70:	78db      	ldrb	r3, [r3, #3]
 800af72:	461d      	mov	r5, r3
 800af74:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af76:	791b      	ldrb	r3, [r3, #4]
 800af78:	461e      	mov	r6, r3
 800af7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af7c:	795b      	ldrb	r3, [r3, #5]
 800af7e:	623b      	str	r3, [r7, #32]
 800af80:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af82:	799b      	ldrb	r3, [r3, #6]
 800af84:	61fb      	str	r3, [r7, #28]
 800af86:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af88:	79db      	ldrb	r3, [r3, #7]
 800af8a:	61bb      	str	r3, [r7, #24]
 800af8c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af8e:	7a1b      	ldrb	r3, [r3, #8]
 800af90:	617b      	str	r3, [r7, #20]
 800af92:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af94:	7a5b      	ldrb	r3, [r3, #9]
 800af96:	613b      	str	r3, [r7, #16]
 800af98:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800af9a:	7a9b      	ldrb	r3, [r3, #10]
 800af9c:	60fb      	str	r3, [r7, #12]
 800af9e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afa0:	7adb      	ldrb	r3, [r3, #11]
 800afa2:	60bb      	str	r3, [r7, #8]
 800afa4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afa6:	7b1b      	ldrb	r3, [r3, #12]
 800afa8:	607b      	str	r3, [r7, #4]
 800afaa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afac:	7b5b      	ldrb	r3, [r3, #13]
 800afae:	603b      	str	r3, [r7, #0]
 800afb0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afb2:	7b9b      	ldrb	r3, [r3, #14]
 800afb4:	4619      	mov	r1, r3
 800afb6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afb8:	7bdb      	ldrb	r3, [r3, #15]
 800afba:	461a      	mov	r2, r3
 800afbc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800afbe:	7c1b      	ldrb	r3, [r3, #16]
 800afc0:	930f      	str	r3, [sp, #60]	; 0x3c
 800afc2:	920e      	str	r2, [sp, #56]	; 0x38
 800afc4:	910d      	str	r1, [sp, #52]	; 0x34
 800afc6:	683a      	ldr	r2, [r7, #0]
 800afc8:	920c      	str	r2, [sp, #48]	; 0x30
 800afca:	687a      	ldr	r2, [r7, #4]
 800afcc:	920b      	str	r2, [sp, #44]	; 0x2c
 800afce:	68ba      	ldr	r2, [r7, #8]
 800afd0:	920a      	str	r2, [sp, #40]	; 0x28
 800afd2:	68fa      	ldr	r2, [r7, #12]
 800afd4:	9209      	str	r2, [sp, #36]	; 0x24
 800afd6:	693a      	ldr	r2, [r7, #16]
 800afd8:	9208      	str	r2, [sp, #32]
 800afda:	697a      	ldr	r2, [r7, #20]
 800afdc:	9207      	str	r2, [sp, #28]
 800afde:	69ba      	ldr	r2, [r7, #24]
 800afe0:	9206      	str	r2, [sp, #24]
 800afe2:	69fa      	ldr	r2, [r7, #28]
 800afe4:	9205      	str	r2, [sp, #20]
 800afe6:	6a3b      	ldr	r3, [r7, #32]
 800afe8:	9304      	str	r3, [sp, #16]
 800afea:	9603      	str	r6, [sp, #12]
 800afec:	9502      	str	r5, [sp, #8]
 800afee:	9401      	str	r4, [sp, #4]
 800aff0:	9000      	str	r0, [sp, #0]
 800aff2:	4b0c      	ldr	r3, [pc, #48]	; (800b024 <SecureElementInit+0x34c>)
 800aff4:	2200      	movs	r2, #0
 800aff6:	2100      	movs	r1, #0
 800aff8:	2002      	movs	r0, #2
 800affa:	f00d fc75 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
  SeNvmCtx.KeyList[itr].KeyID = SLOT_RAND_ZERO_KEY;

#endif /* LORAWAN_KMS */

  /* Assign callback */
  if (seNvmCtxChanged != 0)
 800affe:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b000:	2b00      	cmp	r3, #0
 800b002:	d003      	beq.n	800b00c <SecureElementInit+0x334>
  {
    SeNvmCtxChanged = seNvmCtxChanged;
 800b004:	4a08      	ldr	r2, [pc, #32]	; (800b028 <SecureElementInit+0x350>)
 800b006:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b008:	6013      	str	r3, [r2, #0]
 800b00a:	e002      	b.n	800b012 <SecureElementInit+0x33a>
  }
  else
  {
    SeNvmCtxChanged = DummyCB;
 800b00c:	4b06      	ldr	r3, [pc, #24]	; (800b028 <SecureElementInit+0x350>)
 800b00e:	4a07      	ldr	r2, [pc, #28]	; (800b02c <SecureElementInit+0x354>)
 800b010:	601a      	str	r2, [r3, #0]
#if ( STATIC_DEVICE_EUI == 0 )
  /* Get a DevEUI from MCU unique ID */
  GetUniqueId(SeNvmCtx.DevEui);
#endif /* STATIC_DEVICE_EUI */
#endif /* !SECURE_ELEMENT_PRE_PROVISIONED */
  SeNvmCtxChanged();
 800b012:	4b05      	ldr	r3, [pc, #20]	; (800b028 <SecureElementInit+0x350>)
 800b014:	681b      	ldr	r3, [r3, #0]
 800b016:	4798      	blx	r3

  return SECURE_ELEMENT_SUCCESS;
 800b018:	2300      	movs	r3, #0
}
 800b01a:	4618      	mov	r0, r3
 800b01c:	3734      	adds	r7, #52	; 0x34
 800b01e:	46bd      	mov	sp, r7
 800b020:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b022:	bf00      	nop
 800b024:	0801a45c 	.word	0x0801a45c
 800b028:	2000036c 	.word	0x2000036c
 800b02c:	0800abe9 	.word	0x0800abe9

0800b030 <SecureElementRestoreNvmCtx>:
  return SECURE_ELEMENT_SUCCESS;
#endif /* LORAWAN_KMS == 1 */
}

SecureElementStatus_t SecureElementRestoreNvmCtx(void *seNvmCtx)
{
 800b030:	b580      	push	{r7, lr}
 800b032:	b082      	sub	sp, #8
 800b034:	af00      	add	r7, sp, #0
 800b036:	6078      	str	r0, [r7, #4]
  /* Restore nvm context */
  if (seNvmCtx != 0)
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	2b00      	cmp	r3, #0
 800b03c:	d006      	beq.n	800b04c <SecureElementRestoreNvmCtx+0x1c>
  {
    memcpy1((uint8_t *) &SeNvmCtx, (uint8_t *) seNvmCtx, sizeof(SeNvmCtx));
 800b03e:	22ba      	movs	r2, #186	; 0xba
 800b040:	6879      	ldr	r1, [r7, #4]
 800b042:	4805      	ldr	r0, [pc, #20]	; (800b058 <SecureElementRestoreNvmCtx+0x28>)
 800b044:	f00a fbc5 	bl	80157d2 <memcpy1>
    return SECURE_ELEMENT_SUCCESS;
 800b048:	2300      	movs	r3, #0
 800b04a:	e000      	b.n	800b04e <SecureElementRestoreNvmCtx+0x1e>
  }
  else
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800b04c:	2302      	movs	r3, #2
  }
}
 800b04e:	4618      	mov	r0, r3
 800b050:	3708      	adds	r7, #8
 800b052:	46bd      	mov	sp, r7
 800b054:	bd80      	pop	{r7, pc}
 800b056:	bf00      	nop
 800b058:	20000060 	.word	0x20000060

0800b05c <SecureElementGetNvmCtx>:

void *SecureElementGetNvmCtx(size_t *seNvmCtxSize)
{
 800b05c:	b480      	push	{r7}
 800b05e:	b083      	sub	sp, #12
 800b060:	af00      	add	r7, sp, #0
 800b062:	6078      	str	r0, [r7, #4]
  *seNvmCtxSize = sizeof(SeNvmCtx);
 800b064:	687b      	ldr	r3, [r7, #4]
 800b066:	22ba      	movs	r2, #186	; 0xba
 800b068:	601a      	str	r2, [r3, #0]
  return &SeNvmCtx;
 800b06a:	4b03      	ldr	r3, [pc, #12]	; (800b078 <SecureElementGetNvmCtx+0x1c>)
}
 800b06c:	4618      	mov	r0, r3
 800b06e:	370c      	adds	r7, #12
 800b070:	46bd      	mov	sp, r7
 800b072:	bc80      	pop	{r7}
 800b074:	4770      	bx	lr
 800b076:	bf00      	nop
 800b078:	20000060 	.word	0x20000060

0800b07c <SecureElementSetKey>:

SecureElementStatus_t SecureElementSetKey(KeyIdentifier_t keyID, uint8_t *key)
{
 800b07c:	b580      	push	{r7, lr}
 800b07e:	b088      	sub	sp, #32
 800b080:	af00      	add	r7, sp, #0
 800b082:	4603      	mov	r3, r0
 800b084:	6039      	str	r1, [r7, #0]
 800b086:	71fb      	strb	r3, [r7, #7]
  if (key == NULL)
 800b088:	683b      	ldr	r3, [r7, #0]
 800b08a:	2b00      	cmp	r3, #0
 800b08c:	d101      	bne.n	800b092 <SecureElementSetKey+0x16>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800b08e:	2302      	movs	r3, #2
 800b090:	e04f      	b.n	800b132 <SecureElementSetKey+0xb6>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800b092:	2300      	movs	r3, #0
 800b094:	77fb      	strb	r3, [r7, #31]
 800b096:	e048      	b.n	800b12a <SecureElementSetKey+0xae>
  {
    if (SeNvmCtx.KeyList[i].KeyID == keyID)
 800b098:	7ffa      	ldrb	r2, [r7, #31]
 800b09a:	4928      	ldr	r1, [pc, #160]	; (800b13c <SecureElementSetKey+0xc0>)
 800b09c:	4613      	mov	r3, r2
 800b09e:	011b      	lsls	r3, r3, #4
 800b0a0:	4413      	add	r3, r2
 800b0a2:	440b      	add	r3, r1
 800b0a4:	3310      	adds	r3, #16
 800b0a6:	781b      	ldrb	r3, [r3, #0]
 800b0a8:	79fa      	ldrb	r2, [r7, #7]
 800b0aa:	429a      	cmp	r2, r3
 800b0ac:	d13a      	bne.n	800b124 <SecureElementSetKey+0xa8>
    {
#if ( LORAMAC_MAX_MC_CTX == 1 )
      if (keyID == MC_KEY_0)
 800b0ae:	79fb      	ldrb	r3, [r7, #7]
 800b0b0:	2b80      	cmp	r3, #128	; 0x80
 800b0b2:	d125      	bne.n	800b100 <SecureElementSetKey+0x84>
#else /* LORAMAC_MAX_MC_CTX > 1 */
      if ((keyID == MC_KEY_0) || (keyID == MC_KEY_1) || (keyID == MC_KEY_2) || (keyID == MC_KEY_3))
#endif /* LORAMAC_MAX_MC_CTX */
      {
        /* Decrypt the key if its a Mckey */
        SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800b0b4:	2306      	movs	r3, #6
 800b0b6:	77bb      	strb	r3, [r7, #30]
        uint8_t decryptedKey[16] = { 0 };
 800b0b8:	2300      	movs	r3, #0
 800b0ba:	60fb      	str	r3, [r7, #12]
 800b0bc:	f107 0310 	add.w	r3, r7, #16
 800b0c0:	2200      	movs	r2, #0
 800b0c2:	601a      	str	r2, [r3, #0]
 800b0c4:	605a      	str	r2, [r3, #4]
 800b0c6:	609a      	str	r2, [r3, #8]

        retval = SecureElementAesEncrypt(key, 16, MC_KE_KEY, decryptedKey);
 800b0c8:	f107 030c 	add.w	r3, r7, #12
 800b0cc:	227f      	movs	r2, #127	; 0x7f
 800b0ce:	2110      	movs	r1, #16
 800b0d0:	6838      	ldr	r0, [r7, #0]
 800b0d2:	f000 f884 	bl	800b1de <SecureElementAesEncrypt>
 800b0d6:	4603      	mov	r3, r0
 800b0d8:	77bb      	strb	r3, [r7, #30]

        memcpy1(SeNvmCtx.KeyList[i].KeyValue, decryptedKey, SE_KEY_SIZE);
 800b0da:	7ffa      	ldrb	r2, [r7, #31]
 800b0dc:	4613      	mov	r3, r2
 800b0de:	011b      	lsls	r3, r3, #4
 800b0e0:	4413      	add	r3, r2
 800b0e2:	3310      	adds	r3, #16
 800b0e4:	4a15      	ldr	r2, [pc, #84]	; (800b13c <SecureElementSetKey+0xc0>)
 800b0e6:	4413      	add	r3, r2
 800b0e8:	3301      	adds	r3, #1
 800b0ea:	f107 010c 	add.w	r1, r7, #12
 800b0ee:	2210      	movs	r2, #16
 800b0f0:	4618      	mov	r0, r3
 800b0f2:	f00a fb6e 	bl	80157d2 <memcpy1>
        SeNvmCtxChanged();
 800b0f6:	4b12      	ldr	r3, [pc, #72]	; (800b140 <SecureElementSetKey+0xc4>)
 800b0f8:	681b      	ldr	r3, [r3, #0]
 800b0fa:	4798      	blx	r3

        return retval;
 800b0fc:	7fbb      	ldrb	r3, [r7, #30]
 800b0fe:	e018      	b.n	800b132 <SecureElementSetKey+0xb6>
      }
      else
      {
        memcpy1(SeNvmCtx.KeyList[i].KeyValue, key, SE_KEY_SIZE);
 800b100:	7ffa      	ldrb	r2, [r7, #31]
 800b102:	4613      	mov	r3, r2
 800b104:	011b      	lsls	r3, r3, #4
 800b106:	4413      	add	r3, r2
 800b108:	3310      	adds	r3, #16
 800b10a:	4a0c      	ldr	r2, [pc, #48]	; (800b13c <SecureElementSetKey+0xc0>)
 800b10c:	4413      	add	r3, r2
 800b10e:	3301      	adds	r3, #1
 800b110:	2210      	movs	r2, #16
 800b112:	6839      	ldr	r1, [r7, #0]
 800b114:	4618      	mov	r0, r3
 800b116:	f00a fb5c 	bl	80157d2 <memcpy1>
        SeNvmCtxChanged();
 800b11a:	4b09      	ldr	r3, [pc, #36]	; (800b140 <SecureElementSetKey+0xc4>)
 800b11c:	681b      	ldr	r3, [r3, #0]
 800b11e:	4798      	blx	r3
        return SECURE_ELEMENT_SUCCESS;
 800b120:	2300      	movs	r3, #0
 800b122:	e006      	b.n	800b132 <SecureElementSetKey+0xb6>
  for (uint8_t i = 0; i < NUM_OF_KEYS; i++)
 800b124:	7ffb      	ldrb	r3, [r7, #31]
 800b126:	3301      	adds	r3, #1
 800b128:	77fb      	strb	r3, [r7, #31]
 800b12a:	7ffb      	ldrb	r3, [r7, #31]
 800b12c:	2b09      	cmp	r3, #9
 800b12e:	d9b3      	bls.n	800b098 <SecureElementSetKey+0x1c>
      }
    }
  }
  return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800b130:	2303      	movs	r3, #3
#else /* LORAWAN_KMS == 1 */
  /* Indexes are already stored at init or when deriving the key */
  CK_OBJECT_HANDLE keyIndex;
  return GetKeyIndexByID(keyID, &keyIndex);
#endif /* LORAWAN_KMS */
}
 800b132:	4618      	mov	r0, r3
 800b134:	3720      	adds	r7, #32
 800b136:	46bd      	mov	sp, r7
 800b138:	bd80      	pop	{r7, pc}
 800b13a:	bf00      	nop
 800b13c:	20000060 	.word	0x20000060
 800b140:	2000036c 	.word	0x2000036c

0800b144 <SecureElementComputeAesCmac>:
#endif /* LORAWAN_KMS */
}

SecureElementStatus_t SecureElementComputeAesCmac(uint8_t *micBxBuffer, uint8_t *buffer, uint16_t size,
                                                  KeyIdentifier_t keyID, uint32_t *cmac)
{
 800b144:	b580      	push	{r7, lr}
 800b146:	b086      	sub	sp, #24
 800b148:	af02      	add	r7, sp, #8
 800b14a:	60f8      	str	r0, [r7, #12]
 800b14c:	60b9      	str	r1, [r7, #8]
 800b14e:	4611      	mov	r1, r2
 800b150:	461a      	mov	r2, r3
 800b152:	460b      	mov	r3, r1
 800b154:	80fb      	strh	r3, [r7, #6]
 800b156:	4613      	mov	r3, r2
 800b158:	717b      	strb	r3, [r7, #5]
  if (keyID >= LORAMAC_CRYPTO_MULTICAST_KEYS)
 800b15a:	797b      	ldrb	r3, [r7, #5]
 800b15c:	2b7e      	cmp	r3, #126	; 0x7e
 800b15e:	d901      	bls.n	800b164 <SecureElementComputeAesCmac+0x20>
  {
    /* Never accept multicast key identifier for cmac computation */
    return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800b160:	2303      	movs	r3, #3
 800b162:	e009      	b.n	800b178 <SecureElementComputeAesCmac+0x34>
  }

  return ComputeCmac(micBxBuffer, buffer, size, keyID, cmac);
 800b164:	7979      	ldrb	r1, [r7, #5]
 800b166:	88fa      	ldrh	r2, [r7, #6]
 800b168:	69bb      	ldr	r3, [r7, #24]
 800b16a:	9300      	str	r3, [sp, #0]
 800b16c:	460b      	mov	r3, r1
 800b16e:	68b9      	ldr	r1, [r7, #8]
 800b170:	68f8      	ldr	r0, [r7, #12]
 800b172:	f7ff fd3f 	bl	800abf4 <ComputeCmac>
 800b176:	4603      	mov	r3, r0
}
 800b178:	4618      	mov	r0, r3
 800b17a:	3710      	adds	r7, #16
 800b17c:	46bd      	mov	sp, r7
 800b17e:	bd80      	pop	{r7, pc}

0800b180 <SecureElementVerifyAesCmac>:

SecureElementStatus_t SecureElementVerifyAesCmac(uint8_t *buffer, uint16_t size, uint32_t expectedCmac,
                                                 KeyIdentifier_t keyID)
{
 800b180:	b580      	push	{r7, lr}
 800b182:	b088      	sub	sp, #32
 800b184:	af02      	add	r7, sp, #8
 800b186:	60f8      	str	r0, [r7, #12]
 800b188:	607a      	str	r2, [r7, #4]
 800b18a:	461a      	mov	r2, r3
 800b18c:	460b      	mov	r3, r1
 800b18e:	817b      	strh	r3, [r7, #10]
 800b190:	4613      	mov	r3, r2
 800b192:	727b      	strb	r3, [r7, #9]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800b194:	2306      	movs	r3, #6
 800b196:	75fb      	strb	r3, [r7, #23]
  if (buffer == NULL)
 800b198:	68fb      	ldr	r3, [r7, #12]
 800b19a:	2b00      	cmp	r3, #0
 800b19c:	d101      	bne.n	800b1a2 <SecureElementVerifyAesCmac+0x22>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800b19e:	2302      	movs	r3, #2
 800b1a0:	e019      	b.n	800b1d6 <SecureElementVerifyAesCmac+0x56>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint32_t compCmac = 0;
 800b1a2:	2300      	movs	r3, #0
 800b1a4:	613b      	str	r3, [r7, #16]

  retval = ComputeCmac(NULL, buffer, size, keyID, &compCmac);
 800b1a6:	7a79      	ldrb	r1, [r7, #9]
 800b1a8:	897a      	ldrh	r2, [r7, #10]
 800b1aa:	f107 0310 	add.w	r3, r7, #16
 800b1ae:	9300      	str	r3, [sp, #0]
 800b1b0:	460b      	mov	r3, r1
 800b1b2:	68f9      	ldr	r1, [r7, #12]
 800b1b4:	2000      	movs	r0, #0
 800b1b6:	f7ff fd1d 	bl	800abf4 <ComputeCmac>
 800b1ba:	4603      	mov	r3, r0
 800b1bc:	75fb      	strb	r3, [r7, #23]
  if (retval != SECURE_ELEMENT_SUCCESS)
 800b1be:	7dfb      	ldrb	r3, [r7, #23]
 800b1c0:	2b00      	cmp	r3, #0
 800b1c2:	d001      	beq.n	800b1c8 <SecureElementVerifyAesCmac+0x48>
  {
    return retval;
 800b1c4:	7dfb      	ldrb	r3, [r7, #23]
 800b1c6:	e006      	b.n	800b1d6 <SecureElementVerifyAesCmac+0x56>
  }

  if (expectedCmac != compCmac)
 800b1c8:	693b      	ldr	r3, [r7, #16]
 800b1ca:	687a      	ldr	r2, [r7, #4]
 800b1cc:	429a      	cmp	r2, r3
 800b1ce:	d001      	beq.n	800b1d4 <SecureElementVerifyAesCmac+0x54>
  {
    retval = SECURE_ELEMENT_FAIL_CMAC;
 800b1d0:	2301      	movs	r3, #1
 800b1d2:	75fb      	strb	r3, [r7, #23]
    retval = SECURE_ELEMENT_ERROR;
  }

#endif /* LORAWAN_KMS */

  return retval;
 800b1d4:	7dfb      	ldrb	r3, [r7, #23]
}
 800b1d6:	4618      	mov	r0, r3
 800b1d8:	3718      	adds	r7, #24
 800b1da:	46bd      	mov	sp, r7
 800b1dc:	bd80      	pop	{r7, pc}

0800b1de <SecureElementAesEncrypt>:

SecureElementStatus_t SecureElementAesEncrypt(uint8_t *buffer, uint16_t size, KeyIdentifier_t keyID,
                                              uint8_t *encBuffer)
{
 800b1de:	b580      	push	{r7, lr}
 800b1e0:	b0c2      	sub	sp, #264	; 0x108
 800b1e2:	af00      	add	r7, sp, #0
 800b1e4:	60f8      	str	r0, [r7, #12]
 800b1e6:	4608      	mov	r0, r1
 800b1e8:	4611      	mov	r1, r2
 800b1ea:	1d3a      	adds	r2, r7, #4
 800b1ec:	6013      	str	r3, [r2, #0]
 800b1ee:	4603      	mov	r3, r0
 800b1f0:	817b      	strh	r3, [r7, #10]
 800b1f2:	460b      	mov	r3, r1
 800b1f4:	727b      	strb	r3, [r7, #9]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800b1f6:	2306      	movs	r3, #6
 800b1f8:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106
  if (buffer == NULL || encBuffer == NULL)
 800b1fc:	68fb      	ldr	r3, [r7, #12]
 800b1fe:	2b00      	cmp	r3, #0
 800b200:	d003      	beq.n	800b20a <SecureElementAesEncrypt+0x2c>
 800b202:	1d3b      	adds	r3, r7, #4
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	2b00      	cmp	r3, #0
 800b208:	d101      	bne.n	800b20e <SecureElementAesEncrypt+0x30>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800b20a:	2302      	movs	r3, #2
 800b20c:	e043      	b.n	800b296 <SecureElementAesEncrypt+0xb8>
  }

  /* Check if the size is divisible by 16 */
  if ((size % 16) != 0)
 800b20e:	897b      	ldrh	r3, [r7, #10]
 800b210:	f003 030f 	and.w	r3, r3, #15
 800b214:	b29b      	uxth	r3, r3
 800b216:	2b00      	cmp	r3, #0
 800b218:	d001      	beq.n	800b21e <SecureElementAesEncrypt+0x40>
  {
    return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800b21a:	2305      	movs	r3, #5
 800b21c:	e03b      	b.n	800b296 <SecureElementAesEncrypt+0xb8>
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  lorawan_aes_context aesContext;
  memset1(aesContext.ksch, '\0', 240);
 800b21e:	f107 0314 	add.w	r3, r7, #20
 800b222:	22f0      	movs	r2, #240	; 0xf0
 800b224:	2100      	movs	r1, #0
 800b226:	4618      	mov	r0, r3
 800b228:	f00a fb0e 	bl	8015848 <memset1>

  Key_t *pItem;
  retval = GetKeyByID(keyID, &pItem);
 800b22c:	f107 0210 	add.w	r2, r7, #16
 800b230:	7a7b      	ldrb	r3, [r7, #9]
 800b232:	4611      	mov	r1, r2
 800b234:	4618      	mov	r0, r3
 800b236:	f7ff fca9 	bl	800ab8c <GetKeyByID>
 800b23a:	4603      	mov	r3, r0
 800b23c:	f887 3106 	strb.w	r3, [r7, #262]	; 0x106

  if (retval == SECURE_ELEMENT_SUCCESS)
 800b240:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
 800b244:	2b00      	cmp	r3, #0
 800b246:	d124      	bne.n	800b292 <SecureElementAesEncrypt+0xb4>
  {
    lorawan_aes_set_key(pItem->KeyValue, 16, &aesContext);
 800b248:	693b      	ldr	r3, [r7, #16]
 800b24a:	3301      	adds	r3, #1
 800b24c:	f107 0214 	add.w	r2, r7, #20
 800b250:	2110      	movs	r1, #16
 800b252:	4618      	mov	r0, r3
 800b254:	f7ff fb72 	bl	800a93c <lorawan_aes_set_key>

    uint8_t block = 0;
 800b258:	2300      	movs	r3, #0
 800b25a:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107

    while (size != 0)
 800b25e:	e015      	b.n	800b28c <SecureElementAesEncrypt+0xae>
    {
      lorawan_aes_encrypt(&buffer[block], &encBuffer[block], &aesContext);
 800b260:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800b264:	68fa      	ldr	r2, [r7, #12]
 800b266:	18d0      	adds	r0, r2, r3
 800b268:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800b26c:	1d3a      	adds	r2, r7, #4
 800b26e:	6812      	ldr	r2, [r2, #0]
 800b270:	4413      	add	r3, r2
 800b272:	f107 0214 	add.w	r2, r7, #20
 800b276:	4619      	mov	r1, r3
 800b278:	f7ff fc3e 	bl	800aaf8 <lorawan_aes_encrypt>
      block = block + 16;
 800b27c:	f897 3107 	ldrb.w	r3, [r7, #263]	; 0x107
 800b280:	3310      	adds	r3, #16
 800b282:	f887 3107 	strb.w	r3, [r7, #263]	; 0x107
      size = size - 16;
 800b286:	897b      	ldrh	r3, [r7, #10]
 800b288:	3b10      	subs	r3, #16
 800b28a:	817b      	strh	r3, [r7, #10]
    while (size != 0)
 800b28c:	897b      	ldrh	r3, [r7, #10]
 800b28e:	2b00      	cmp	r3, #0
 800b290:	d1e6      	bne.n	800b260 <SecureElementAesEncrypt+0x82>
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 800b292:	f897 3106 	ldrb.w	r3, [r7, #262]	; 0x106
}
 800b296:	4618      	mov	r0, r3
 800b298:	f507 7784 	add.w	r7, r7, #264	; 0x108
 800b29c:	46bd      	mov	sp, r7
 800b29e:	bd80      	pop	{r7, pc}

0800b2a0 <SecureElementDeriveAndStoreKey>:

SecureElementStatus_t SecureElementDeriveAndStoreKey(Version_t version, uint8_t *input, KeyIdentifier_t rootKeyID,
                                                     KeyIdentifier_t targetKeyID)
{
 800b2a0:	b580      	push	{r7, lr}
 800b2a2:	b08a      	sub	sp, #40	; 0x28
 800b2a4:	af00      	add	r7, sp, #0
 800b2a6:	60f8      	str	r0, [r7, #12]
 800b2a8:	60b9      	str	r1, [r7, #8]
 800b2aa:	4611      	mov	r1, r2
 800b2ac:	461a      	mov	r2, r3
 800b2ae:	460b      	mov	r3, r1
 800b2b0:	71fb      	strb	r3, [r7, #7]
 800b2b2:	4613      	mov	r3, r2
 800b2b4:	71bb      	strb	r3, [r7, #6]
  SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 800b2b6:	2306      	movs	r3, #6
 800b2b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (input == NULL)
 800b2bc:	68bb      	ldr	r3, [r7, #8]
 800b2be:	2b00      	cmp	r3, #0
 800b2c0:	d101      	bne.n	800b2c6 <SecureElementDeriveAndStoreKey+0x26>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800b2c2:	2302      	movs	r3, #2
 800b2c4:	e033      	b.n	800b32e <SecureElementDeriveAndStoreKey+0x8e>
  }

  /* In case of MC_KE_KEY, only McRootKey can be used as root key */
  if (targetKeyID == MC_KE_KEY)
 800b2c6:	79bb      	ldrb	r3, [r7, #6]
 800b2c8:	2b7f      	cmp	r3, #127	; 0x7f
 800b2ca:	d104      	bne.n	800b2d6 <SecureElementDeriveAndStoreKey+0x36>
  {
    if (rootKeyID != MC_ROOT_KEY)
 800b2cc:	79fb      	ldrb	r3, [r7, #7]
 800b2ce:	2b04      	cmp	r3, #4
 800b2d0:	d001      	beq.n	800b2d6 <SecureElementDeriveAndStoreKey+0x36>
    {
      return SECURE_ELEMENT_ERROR_INVALID_KEY_ID;
 800b2d2:	2303      	movs	r3, #3
 800b2d4:	e02b      	b.n	800b32e <SecureElementDeriveAndStoreKey+0x8e>
    }
  }

#if (!defined (LORAWAN_KMS) || (LORAWAN_KMS == 0))
  uint8_t key[16] = { 0 };
 800b2d6:	2300      	movs	r3, #0
 800b2d8:	617b      	str	r3, [r7, #20]
 800b2da:	f107 0318 	add.w	r3, r7, #24
 800b2de:	2200      	movs	r2, #0
 800b2e0:	601a      	str	r2, [r3, #0]
 800b2e2:	605a      	str	r2, [r3, #4]
 800b2e4:	609a      	str	r2, [r3, #8]
  /* Derive key */
  retval = SecureElementAesEncrypt(input, 16, rootKeyID, key);
 800b2e6:	f107 0314 	add.w	r3, r7, #20
 800b2ea:	79fa      	ldrb	r2, [r7, #7]
 800b2ec:	2110      	movs	r1, #16
 800b2ee:	68b8      	ldr	r0, [r7, #8]
 800b2f0:	f7ff ff75 	bl	800b1de <SecureElementAesEncrypt>
 800b2f4:	4603      	mov	r3, r0
 800b2f6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (retval != SECURE_ELEMENT_SUCCESS)
 800b2fa:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b2fe:	2b00      	cmp	r3, #0
 800b300:	d002      	beq.n	800b308 <SecureElementDeriveAndStoreKey+0x68>
  {
    return retval;
 800b302:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b306:	e012      	b.n	800b32e <SecureElementDeriveAndStoreKey+0x8e>
  }

  /* Store key */
  retval = SecureElementSetKey(targetKeyID, key);
 800b308:	f107 0214 	add.w	r2, r7, #20
 800b30c:	79bb      	ldrb	r3, [r7, #6]
 800b30e:	4611      	mov	r1, r2
 800b310:	4618      	mov	r0, r3
 800b312:	f7ff feb3 	bl	800b07c <SecureElementSetKey>
 800b316:	4603      	mov	r3, r0
 800b318:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  if (retval != SECURE_ELEMENT_SUCCESS)
 800b31c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b320:	2b00      	cmp	r3, #0
 800b322:	d002      	beq.n	800b32a <SecureElementDeriveAndStoreKey+0x8a>
  {
    return retval;
 800b324:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b328:	e001      	b.n	800b32e <SecureElementDeriveAndStoreKey+0x8e>
  {
    retval = SECURE_ELEMENT_ERROR;
  }
#endif /* LORAWAN_KMS */

  return retval;
 800b32a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800b32e:	4618      	mov	r0, r3
 800b330:	3728      	adds	r7, #40	; 0x28
 800b332:	46bd      	mov	sp, r7
 800b334:	bd80      	pop	{r7, pc}

0800b336 <SecureElementProcessJoinAccept>:

SecureElementStatus_t SecureElementProcessJoinAccept(JoinReqIdentifier_t joinReqType, uint8_t *joinEui,
                                                     uint16_t devNonce, uint8_t *encJoinAccept,
                                                     uint8_t encJoinAcceptSize, uint8_t *decJoinAccept,
                                                     uint8_t *versionMinor)
{
 800b336:	b580      	push	{r7, lr}
 800b338:	b086      	sub	sp, #24
 800b33a:	af00      	add	r7, sp, #0
 800b33c:	60b9      	str	r1, [r7, #8]
 800b33e:	607b      	str	r3, [r7, #4]
 800b340:	4603      	mov	r3, r0
 800b342:	73fb      	strb	r3, [r7, #15]
 800b344:	4613      	mov	r3, r2
 800b346:	81bb      	strh	r3, [r7, #12]
  if ((encJoinAccept == NULL) || (decJoinAccept == NULL) || (versionMinor == NULL))
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	2b00      	cmp	r3, #0
 800b34c:	d005      	beq.n	800b35a <SecureElementProcessJoinAccept+0x24>
 800b34e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b350:	2b00      	cmp	r3, #0
 800b352:	d002      	beq.n	800b35a <SecureElementProcessJoinAccept+0x24>
 800b354:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b356:	2b00      	cmp	r3, #0
 800b358:	d101      	bne.n	800b35e <SecureElementProcessJoinAccept+0x28>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800b35a:	2302      	movs	r3, #2
 800b35c:	e064      	b.n	800b428 <SecureElementProcessJoinAccept+0xf2>
  }

  /* Check that frame size isn't bigger than a JoinAccept with CFList size */
  if (encJoinAcceptSize > LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE)
 800b35e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b362:	2b21      	cmp	r3, #33	; 0x21
 800b364:	d901      	bls.n	800b36a <SecureElementProcessJoinAccept+0x34>
  {
    return SECURE_ELEMENT_ERROR_BUF_SIZE;
 800b366:	2305      	movs	r3, #5
 800b368:	e05e      	b.n	800b428 <SecureElementProcessJoinAccept+0xf2>
  }

  /* Determine decryption key */
  KeyIdentifier_t encKeyID = NWK_KEY;
 800b36a:	2301      	movs	r3, #1
 800b36c:	75fb      	strb	r3, [r7, #23]
  {
    encKeyID = J_S_ENC_KEY;
  }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */

  memcpy1(decJoinAccept, encJoinAccept, encJoinAcceptSize);
 800b36e:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b372:	b29b      	uxth	r3, r3
 800b374:	461a      	mov	r2, r3
 800b376:	6879      	ldr	r1, [r7, #4]
 800b378:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b37a:	f00a fa2a 	bl	80157d2 <memcpy1>

  /* Decrypt JoinAccept, skip MHDR */
  if (SecureElementAesEncrypt(encJoinAccept + LORAMAC_MHDR_FIELD_SIZE, encJoinAcceptSize - LORAMAC_MHDR_FIELD_SIZE,
 800b37e:	687b      	ldr	r3, [r7, #4]
 800b380:	1c58      	adds	r0, r3, #1
 800b382:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b386:	b29b      	uxth	r3, r3
 800b388:	3b01      	subs	r3, #1
 800b38a:	b299      	uxth	r1, r3
 800b38c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b38e:	3301      	adds	r3, #1
 800b390:	7dfa      	ldrb	r2, [r7, #23]
 800b392:	f7ff ff24 	bl	800b1de <SecureElementAesEncrypt>
 800b396:	4603      	mov	r3, r0
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d001      	beq.n	800b3a0 <SecureElementProcessJoinAccept+0x6a>
                              encKeyID, decJoinAccept + LORAMAC_MHDR_FIELD_SIZE) != SECURE_ELEMENT_SUCCESS)
  {
    return SECURE_ELEMENT_FAIL_ENCRYPT;
 800b39c:	2307      	movs	r3, #7
 800b39e:	e043      	b.n	800b428 <SecureElementProcessJoinAccept+0xf2>
  }

  *versionMinor = ((decJoinAccept[11] & 0x80) == 0x80) ? 1 : 0;
 800b3a0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b3a2:	330b      	adds	r3, #11
 800b3a4:	781b      	ldrb	r3, [r3, #0]
 800b3a6:	09db      	lsrs	r3, r3, #7
 800b3a8:	b2da      	uxtb	r2, r3
 800b3aa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3ac:	701a      	strb	r2, [r3, #0]

  uint32_t mic = 0;
 800b3ae:	2300      	movs	r3, #0
 800b3b0:	613b      	str	r3, [r7, #16]

  mic = ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE] << 0);
 800b3b2:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b3b6:	3b04      	subs	r3, #4
 800b3b8:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b3ba:	4413      	add	r3, r2
 800b3bc:	781b      	ldrb	r3, [r3, #0]
 800b3be:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 1] << 8);
 800b3c0:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b3c4:	3b03      	subs	r3, #3
 800b3c6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b3c8:	4413      	add	r3, r2
 800b3ca:	781b      	ldrb	r3, [r3, #0]
 800b3cc:	021b      	lsls	r3, r3, #8
 800b3ce:	693a      	ldr	r2, [r7, #16]
 800b3d0:	4313      	orrs	r3, r2
 800b3d2:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 2] << 16);
 800b3d4:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b3d8:	3b02      	subs	r3, #2
 800b3da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b3dc:	4413      	add	r3, r2
 800b3de:	781b      	ldrb	r3, [r3, #0]
 800b3e0:	041b      	lsls	r3, r3, #16
 800b3e2:	693a      	ldr	r2, [r7, #16]
 800b3e4:	4313      	orrs	r3, r2
 800b3e6:	613b      	str	r3, [r7, #16]
  mic |= ((uint32_t) decJoinAccept[encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE + 3] << 24);
 800b3e8:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b3ec:	3b01      	subs	r3, #1
 800b3ee:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800b3f0:	4413      	add	r3, r2
 800b3f2:	781b      	ldrb	r3, [r3, #0]
 800b3f4:	061b      	lsls	r3, r3, #24
 800b3f6:	693a      	ldr	r2, [r7, #16]
 800b3f8:	4313      	orrs	r3, r2
 800b3fa:	613b      	str	r3, [r7, #16]
  /*  - Header buffer to be used for MIC computation
   *        - LoRaWAN 1.0.x : micHeader = [MHDR(1)]
   *        - LoRaWAN 1.1.x : micHeader = [JoinReqType(1), JoinEUI(8), DevNonce(2), MHDR(1)] */

  /* Verify mic */
  if (*versionMinor == 0)
 800b3fc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800b3fe:	781b      	ldrb	r3, [r3, #0]
 800b400:	2b00      	cmp	r3, #0
 800b402:	d10e      	bne.n	800b422 <SecureElementProcessJoinAccept+0xec>
  {
    /* For LoRaWAN 1.0.x
     *   cmac = aes128_cmac(NwkKey, MHDR |  JoinNonce | NetID | DevAddr | DLSettings | RxDelay | CFList |
     *   CFListType) */
    if (SecureElementVerifyAesCmac(decJoinAccept, (encJoinAcceptSize - LORAMAC_MIC_FIELD_SIZE), mic, NWK_KEY) !=
 800b404:	f897 3020 	ldrb.w	r3, [r7, #32]
 800b408:	b29b      	uxth	r3, r3
 800b40a:	3b04      	subs	r3, #4
 800b40c:	b299      	uxth	r1, r3
 800b40e:	2301      	movs	r3, #1
 800b410:	693a      	ldr	r2, [r7, #16]
 800b412:	6a78      	ldr	r0, [r7, #36]	; 0x24
 800b414:	f7ff feb4 	bl	800b180 <SecureElementVerifyAesCmac>
 800b418:	4603      	mov	r3, r0
 800b41a:	2b00      	cmp	r3, #0
 800b41c:	d003      	beq.n	800b426 <SecureElementProcessJoinAccept+0xf0>
        SECURE_ELEMENT_SUCCESS)
    {
      return SECURE_ELEMENT_FAIL_CMAC;
 800b41e:	2301      	movs	r3, #1
 800b420:	e002      	b.n	800b428 <SecureElementProcessJoinAccept+0xf2>
    }
  }
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
  else
  {
    return SECURE_ELEMENT_ERROR_INVALID_LORAWAM_SPEC_VERSION;
 800b422:	2304      	movs	r3, #4
 800b424:	e000      	b.n	800b428 <SecureElementProcessJoinAccept+0xf2>
  }

  return SECURE_ELEMENT_SUCCESS;
 800b426:	2300      	movs	r3, #0
}
 800b428:	4618      	mov	r0, r3
 800b42a:	3718      	adds	r7, #24
 800b42c:	46bd      	mov	sp, r7
 800b42e:	bd80      	pop	{r7, pc}

0800b430 <SecureElementRandomNumber>:

SecureElementStatus_t SecureElementRandomNumber(uint32_t *randomNum)
{
 800b430:	b580      	push	{r7, lr}
 800b432:	b082      	sub	sp, #8
 800b434:	af00      	add	r7, sp, #0
 800b436:	6078      	str	r0, [r7, #4]
  if (randomNum == NULL)
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	2b00      	cmp	r3, #0
 800b43c:	d101      	bne.n	800b442 <SecureElementRandomNumber+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800b43e:	2302      	movs	r3, #2
 800b440:	e006      	b.n	800b450 <SecureElementRandomNumber+0x20>
  }
  *randomNum = Radio.Random( );
 800b442:	4b05      	ldr	r3, [pc, #20]	; (800b458 <SecureElementRandomNumber+0x28>)
 800b444:	695b      	ldr	r3, [r3, #20]
 800b446:	4798      	blx	r3
 800b448:	4602      	mov	r2, r0
 800b44a:	687b      	ldr	r3, [r7, #4]
 800b44c:	601a      	str	r2, [r3, #0]
  return SECURE_ELEMENT_SUCCESS;
 800b44e:	2300      	movs	r3, #0
}
 800b450:	4618      	mov	r0, r3
 800b452:	3708      	adds	r7, #8
 800b454:	46bd      	mov	sp, r7
 800b456:	bd80      	pop	{r7, pc}
 800b458:	0801ae9c 	.word	0x0801ae9c

0800b45c <SecureElementSetDevEui>:

SecureElementStatus_t SecureElementSetDevEui(uint8_t *devEui)
{
 800b45c:	b580      	push	{r7, lr}
 800b45e:	b082      	sub	sp, #8
 800b460:	af00      	add	r7, sp, #0
 800b462:	6078      	str	r0, [r7, #4]
  if (devEui == NULL)
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	2b00      	cmp	r3, #0
 800b468:	d101      	bne.n	800b46e <SecureElementSetDevEui+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800b46a:	2302      	movs	r3, #2
 800b46c:	e008      	b.n	800b480 <SecureElementSetDevEui+0x24>
  }
  memcpy1(SeNvmCtx.DevEui, devEui, SE_EUI_SIZE);
 800b46e:	2208      	movs	r2, #8
 800b470:	6879      	ldr	r1, [r7, #4]
 800b472:	4805      	ldr	r0, [pc, #20]	; (800b488 <SecureElementSetDevEui+0x2c>)
 800b474:	f00a f9ad 	bl	80157d2 <memcpy1>
  SeNvmCtxChanged();
 800b478:	4b04      	ldr	r3, [pc, #16]	; (800b48c <SecureElementSetDevEui+0x30>)
 800b47a:	681b      	ldr	r3, [r3, #0]
 800b47c:	4798      	blx	r3
  return SECURE_ELEMENT_SUCCESS;
 800b47e:	2300      	movs	r3, #0
}
 800b480:	4618      	mov	r0, r3
 800b482:	3708      	adds	r7, #8
 800b484:	46bd      	mov	sp, r7
 800b486:	bd80      	pop	{r7, pc}
 800b488:	20000060 	.word	0x20000060
 800b48c:	2000036c 	.word	0x2000036c

0800b490 <SecureElementGetDevEui>:

uint8_t *SecureElementGetDevEui(void)
{
 800b490:	b480      	push	{r7}
 800b492:	af00      	add	r7, sp, #0
  return SeNvmCtx.DevEui;
 800b494:	4b02      	ldr	r3, [pc, #8]	; (800b4a0 <SecureElementGetDevEui+0x10>)
}
 800b496:	4618      	mov	r0, r3
 800b498:	46bd      	mov	sp, r7
 800b49a:	bc80      	pop	{r7}
 800b49c:	4770      	bx	lr
 800b49e:	bf00      	nop
 800b4a0:	20000060 	.word	0x20000060

0800b4a4 <SecureElementSetJoinEui>:

SecureElementStatus_t SecureElementSetJoinEui(uint8_t *joinEui)
{
 800b4a4:	b580      	push	{r7, lr}
 800b4a6:	b082      	sub	sp, #8
 800b4a8:	af00      	add	r7, sp, #0
 800b4aa:	6078      	str	r0, [r7, #4]
  if (joinEui == NULL)
 800b4ac:	687b      	ldr	r3, [r7, #4]
 800b4ae:	2b00      	cmp	r3, #0
 800b4b0:	d101      	bne.n	800b4b6 <SecureElementSetJoinEui+0x12>
  {
    return SECURE_ELEMENT_ERROR_NPE;
 800b4b2:	2302      	movs	r3, #2
 800b4b4:	e008      	b.n	800b4c8 <SecureElementSetJoinEui+0x24>
  }
  memcpy1(SeNvmCtx.JoinEui, joinEui, SE_EUI_SIZE);
 800b4b6:	2208      	movs	r2, #8
 800b4b8:	6879      	ldr	r1, [r7, #4]
 800b4ba:	4805      	ldr	r0, [pc, #20]	; (800b4d0 <SecureElementSetJoinEui+0x2c>)
 800b4bc:	f00a f989 	bl	80157d2 <memcpy1>
  SeNvmCtxChanged();
 800b4c0:	4b04      	ldr	r3, [pc, #16]	; (800b4d4 <SecureElementSetJoinEui+0x30>)
 800b4c2:	681b      	ldr	r3, [r3, #0]
 800b4c4:	4798      	blx	r3
  return SECURE_ELEMENT_SUCCESS;
 800b4c6:	2300      	movs	r3, #0
}
 800b4c8:	4618      	mov	r0, r3
 800b4ca:	3708      	adds	r7, #8
 800b4cc:	46bd      	mov	sp, r7
 800b4ce:	bd80      	pop	{r7, pc}
 800b4d0:	20000068 	.word	0x20000068
 800b4d4:	2000036c 	.word	0x2000036c

0800b4d8 <SecureElementGetJoinEui>:

uint8_t *SecureElementGetJoinEui(void)
{
 800b4d8:	b480      	push	{r7}
 800b4da:	af00      	add	r7, sp, #0
  return SeNvmCtx.JoinEui;
 800b4dc:	4b02      	ldr	r3, [pc, #8]	; (800b4e8 <SecureElementGetJoinEui+0x10>)
}
 800b4de:	4618      	mov	r0, r3
 800b4e0:	46bd      	mov	sp, r7
 800b4e2:	bc80      	pop	{r7}
 800b4e4:	4770      	bx	lr
 800b4e6:	bf00      	nop
 800b4e8:	20000068 	.word	0x20000068

0800b4ec <LmHandlerInit>:

static bool CtxRestoreDone = false;

/* Exported functions ---------------------------------------------------------*/
LmHandlerErrorStatus_t LmHandlerInit(LmHandlerCallbacks_t *handlerCallbacks)
{
 800b4ec:	b580      	push	{r7, lr}
 800b4ee:	b082      	sub	sp, #8
 800b4f0:	af00      	add	r7, sp, #0
 800b4f2:	6078      	str	r0, [r7, #4]
  UTIL_MEM_cpy_8((void *)&LmHandlerCallbacks, (const void *)handlerCallbacks, sizeof(LmHandlerCallbacks_t));
 800b4f4:	2218      	movs	r2, #24
 800b4f6:	6879      	ldr	r1, [r7, #4]
 800b4f8:	4816      	ldr	r0, [pc, #88]	; (800b554 <LmHandlerInit+0x68>)
 800b4fa:	f00d fd11 	bl	8018f20 <UTIL_MEM_cpy_8>

  LoRaMacPrimitives.MacMcpsConfirm = McpsConfirm;
 800b4fe:	4b16      	ldr	r3, [pc, #88]	; (800b558 <LmHandlerInit+0x6c>)
 800b500:	4a16      	ldr	r2, [pc, #88]	; (800b55c <LmHandlerInit+0x70>)
 800b502:	601a      	str	r2, [r3, #0]
  LoRaMacPrimitives.MacMcpsIndication = McpsIndication;
 800b504:	4b14      	ldr	r3, [pc, #80]	; (800b558 <LmHandlerInit+0x6c>)
 800b506:	4a16      	ldr	r2, [pc, #88]	; (800b560 <LmHandlerInit+0x74>)
 800b508:	605a      	str	r2, [r3, #4]
  LoRaMacPrimitives.MacMlmeConfirm = MlmeConfirm;
 800b50a:	4b13      	ldr	r3, [pc, #76]	; (800b558 <LmHandlerInit+0x6c>)
 800b50c:	4a15      	ldr	r2, [pc, #84]	; (800b564 <LmHandlerInit+0x78>)
 800b50e:	609a      	str	r2, [r3, #8]
  LoRaMacPrimitives.MacMlmeIndication = MlmeIndication;
 800b510:	4b11      	ldr	r3, [pc, #68]	; (800b558 <LmHandlerInit+0x6c>)
 800b512:	4a15      	ldr	r2, [pc, #84]	; (800b568 <LmHandlerInit+0x7c>)
 800b514:	60da      	str	r2, [r3, #12]
  LoRaMacCallbacks.GetBatteryLevel = LmHandlerCallbacks.GetBatteryLevel;
 800b516:	4b0f      	ldr	r3, [pc, #60]	; (800b554 <LmHandlerInit+0x68>)
 800b518:	681b      	ldr	r3, [r3, #0]
 800b51a:	4a14      	ldr	r2, [pc, #80]	; (800b56c <LmHandlerInit+0x80>)
 800b51c:	6013      	str	r3, [r2, #0]
  LoRaMacCallbacks.GetTemperatureLevel = LmHandlerCallbacks.GetTemperature;
 800b51e:	4b0d      	ldr	r3, [pc, #52]	; (800b554 <LmHandlerInit+0x68>)
 800b520:	685b      	ldr	r3, [r3, #4]
 800b522:	4a12      	ldr	r2, [pc, #72]	; (800b56c <LmHandlerInit+0x80>)
 800b524:	6053      	str	r3, [r2, #4]
  LoRaMacCallbacks.NvmContextChange = NvmCtxMgmtEvent;
 800b526:	4b11      	ldr	r3, [pc, #68]	; (800b56c <LmHandlerInit+0x80>)
 800b528:	4a11      	ldr	r2, [pc, #68]	; (800b570 <LmHandlerInit+0x84>)
 800b52a:	609a      	str	r2, [r3, #8]
  LoRaMacCallbacks.MacProcessNotify = LmHandlerCallbacks.OnMacProcess;
 800b52c:	4b09      	ldr	r3, [pc, #36]	; (800b554 <LmHandlerInit+0x68>)
 800b52e:	689b      	ldr	r3, [r3, #8]
 800b530:	4a0e      	ldr	r2, [pc, #56]	; (800b56c <LmHandlerInit+0x80>)
 800b532:	60d3      	str	r3, [r2, #12]

  /*The LoRa-Alliance Compliance protocol package should always be initialized and activated.*/
  if (LmHandlerPackageRegister(PACKAGE_ID_COMPLIANCE, &LmhpComplianceParams) != LORAMAC_HANDLER_SUCCESS)
 800b534:	490f      	ldr	r1, [pc, #60]	; (800b574 <LmHandlerInit+0x88>)
 800b536:	2000      	movs	r0, #0
 800b538:	f000 fb22 	bl	800bb80 <LmHandlerPackageRegister>
 800b53c:	4603      	mov	r3, r0
 800b53e:	2b00      	cmp	r3, #0
 800b540:	d002      	beq.n	800b548 <LmHandlerInit+0x5c>
  {
    return LORAMAC_HANDLER_ERROR;
 800b542:	f04f 33ff 	mov.w	r3, #4294967295
 800b546:	e000      	b.n	800b54a <LmHandlerInit+0x5e>
  if (LmhpDataDistributionInit() != LORAMAC_HANDLER_SUCCESS)
  {
    return LORAMAC_HANDLER_ERROR;
  }
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
  return LORAMAC_HANDLER_SUCCESS;
 800b548:	2300      	movs	r3, #0
}
 800b54a:	4618      	mov	r0, r3
 800b54c:	3708      	adds	r7, #8
 800b54e:	46bd      	mov	sp, r7
 800b550:	bd80      	pop	{r7, pc}
 800b552:	bf00      	nop
 800b554:	2000038c 	.word	0x2000038c
 800b558:	200003a4 	.word	0x200003a4
 800b55c:	0800bcc5 	.word	0x0800bcc5
 800b560:	0800bd2d 	.word	0x0800bd2d
 800b564:	0800bdf1 	.word	0x0800bdf1
 800b568:	0800be91 	.word	0x0800be91
 800b56c:	200003b4 	.word	0x200003b4
 800b570:	0800c5f5 	.word	0x0800c5f5
 800b574:	20000134 	.word	0x20000134

0800b578 <LmHandlerConfigure>:

LmHandlerErrorStatus_t LmHandlerConfigure(LmHandlerParams_t *handlerParams)
{
 800b578:	b5f0      	push	{r4, r5, r6, r7, lr}
 800b57a:	b099      	sub	sp, #100	; 0x64
 800b57c:	af08      	add	r7, sp, #32
 800b57e:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibReq;
  LoraInfo_t *loraInfo;

  UTIL_MEM_cpy_8((void *)&LmHandlerParams, (const void *)handlerParams, sizeof(LmHandlerParams_t));
 800b580:	2206      	movs	r2, #6
 800b582:	6879      	ldr	r1, [r7, #4]
 800b584:	486c      	ldr	r0, [pc, #432]	; (800b738 <LmHandlerConfigure+0x1c0>)
 800b586:	f00d fccb 	bl	8018f20 <UTIL_MEM_cpy_8>

#if ( LORAMAC_CLASSB_ENABLED == 1 )
  IsClassBSwitchPending = false;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

  loraInfo = LoraInfo_GetPtr();
 800b58a:	f7f5 fda5 	bl	80010d8 <LoraInfo_GetPtr>
 800b58e:	63f8      	str	r0, [r7, #60]	; 0x3c

  if (0U != ((1 << (LmHandlerParams.ActiveRegion)) & (loraInfo->Region)))
 800b590:	4b69      	ldr	r3, [pc, #420]	; (800b738 <LmHandlerConfigure+0x1c0>)
 800b592:	781b      	ldrb	r3, [r3, #0]
 800b594:	461a      	mov	r2, r3
 800b596:	2301      	movs	r3, #1
 800b598:	4093      	lsls	r3, r2
 800b59a:	461a      	mov	r2, r3
 800b59c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800b59e:	685b      	ldr	r3, [r3, #4]
 800b5a0:	4013      	ands	r3, r2
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d00c      	beq.n	800b5c0 <LmHandlerConfigure+0x48>
  {
    if (LoRaMacInitialization(&LoRaMacPrimitives, &LoRaMacCallbacks, LmHandlerParams.ActiveRegion) != LORAMAC_STATUS_OK)
 800b5a6:	4b64      	ldr	r3, [pc, #400]	; (800b738 <LmHandlerConfigure+0x1c0>)
 800b5a8:	781b      	ldrb	r3, [r3, #0]
 800b5aa:	461a      	mov	r2, r3
 800b5ac:	4963      	ldr	r1, [pc, #396]	; (800b73c <LmHandlerConfigure+0x1c4>)
 800b5ae:	4864      	ldr	r0, [pc, #400]	; (800b740 <LmHandlerConfigure+0x1c8>)
 800b5b0:	f004 fb22 	bl	800fbf8 <LoRaMacInitialization>
 800b5b4:	4603      	mov	r3, r0
 800b5b6:	2b00      	cmp	r3, #0
 800b5b8:	d009      	beq.n	800b5ce <LmHandlerConfigure+0x56>
    {
      return LORAMAC_HANDLER_ERROR;
 800b5ba:	f04f 33ff 	mov.w	r3, #4294967295
 800b5be:	e0b7      	b.n	800b730 <LmHandlerConfigure+0x1b8>
    }
  }
  else
  {
    MW_LOG(TS_ON, VLEVEL_ALWAYS, "error: Region is not defined in the MW: set lorawan_conf.h accordingly\r\n");
 800b5c0:	4b60      	ldr	r3, [pc, #384]	; (800b744 <LmHandlerConfigure+0x1cc>)
 800b5c2:	2201      	movs	r2, #1
 800b5c4:	2100      	movs	r1, #0
 800b5c6:	2000      	movs	r0, #0
 800b5c8:	f00d f98e 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
    while (1) {}  /* error: Region is not defined in the MW */
 800b5cc:	e7fe      	b.n	800b5cc <LmHandlerConfigure+0x54>
  }

  /* Try to restore from NVM and query the mac if possible. */
  if (NvmCtxMgmtRestore() == NVMCTXMGMT_STATUS_SUCCESS)
 800b5ce:	f001 f822 	bl	800c616 <NvmCtxMgmtRestore>
 800b5d2:	4603      	mov	r3, r0
 800b5d4:	2b00      	cmp	r3, #0
 800b5d6:	d103      	bne.n	800b5e0 <LmHandlerConfigure+0x68>
  {
    CtxRestoreDone = true;
 800b5d8:	4b5b      	ldr	r3, [pc, #364]	; (800b748 <LmHandlerConfigure+0x1d0>)
 800b5da:	2201      	movs	r2, #1
 800b5dc:	701a      	strb	r2, [r3, #0]
 800b5de:	e01c      	b.n	800b61a <LmHandlerConfigure+0xa2>
  }
  else
  {
    CtxRestoreDone = false;
 800b5e0:	4b59      	ldr	r3, [pc, #356]	; (800b748 <LmHandlerConfigure+0x1d0>)
 800b5e2:	2200      	movs	r2, #0
 800b5e4:	701a      	strb	r2, [r3, #0]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    SecureElementSetObjHandler(SLOT_RAND_ZERO_KEY, KMS_ZERO_KEY_OBJECT_HANDLE);
#endif /* LORAMAC_CLASSB_ENABLED */
#endif /* LORAWAN_KMS == 1 */
    /* Read secure-element DEV_EUI and JOIN_EUI values. */
    mibReq.Type = MIB_DEV_EUI;
 800b5e6:	2302      	movs	r3, #2
 800b5e8:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm(&mibReq);
 800b5ea:	f107 0318 	add.w	r3, r7, #24
 800b5ee:	4618      	mov	r0, r3
 800b5f0:	f004 fefa 	bl	80103e8 <LoRaMacMibGetRequestConfirm>
    memcpy1(CommissioningParams.DevEui, mibReq.Param.DevEui, 8);
 800b5f4:	69fb      	ldr	r3, [r7, #28]
 800b5f6:	2208      	movs	r2, #8
 800b5f8:	4619      	mov	r1, r3
 800b5fa:	4854      	ldr	r0, [pc, #336]	; (800b74c <LmHandlerConfigure+0x1d4>)
 800b5fc:	f00a f8e9 	bl	80157d2 <memcpy1>

    mibReq.Type = MIB_JOIN_EUI;
 800b600:	2303      	movs	r3, #3
 800b602:	763b      	strb	r3, [r7, #24]
    LoRaMacMibGetRequestConfirm(&mibReq);
 800b604:	f107 0318 	add.w	r3, r7, #24
 800b608:	4618      	mov	r0, r3
 800b60a:	f004 feed 	bl	80103e8 <LoRaMacMibGetRequestConfirm>
    memcpy1(CommissioningParams.JoinEui, mibReq.Param.JoinEui, 8);
 800b60e:	69fb      	ldr	r3, [r7, #28]
 800b610:	2208      	movs	r2, #8
 800b612:	4619      	mov	r1, r3
 800b614:	484e      	ldr	r0, [pc, #312]	; (800b750 <LmHandlerConfigure+0x1d8>)
 800b616:	f00a f8dc 	bl	80157d2 <memcpy1>
  }
  MW_LOG(TS_OFF, VLEVEL_M, "###### DevEui:  %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\r\n",
 800b61a:	4b4c      	ldr	r3, [pc, #304]	; (800b74c <LmHandlerConfigure+0x1d4>)
 800b61c:	781b      	ldrb	r3, [r3, #0]
 800b61e:	461a      	mov	r2, r3
 800b620:	4b4a      	ldr	r3, [pc, #296]	; (800b74c <LmHandlerConfigure+0x1d4>)
 800b622:	785b      	ldrb	r3, [r3, #1]
 800b624:	4619      	mov	r1, r3
 800b626:	4b49      	ldr	r3, [pc, #292]	; (800b74c <LmHandlerConfigure+0x1d4>)
 800b628:	789b      	ldrb	r3, [r3, #2]
 800b62a:	4618      	mov	r0, r3
 800b62c:	4b47      	ldr	r3, [pc, #284]	; (800b74c <LmHandlerConfigure+0x1d4>)
 800b62e:	78db      	ldrb	r3, [r3, #3]
 800b630:	461c      	mov	r4, r3
 800b632:	4b46      	ldr	r3, [pc, #280]	; (800b74c <LmHandlerConfigure+0x1d4>)
 800b634:	791b      	ldrb	r3, [r3, #4]
 800b636:	461d      	mov	r5, r3
 800b638:	4b44      	ldr	r3, [pc, #272]	; (800b74c <LmHandlerConfigure+0x1d4>)
 800b63a:	795b      	ldrb	r3, [r3, #5]
 800b63c:	461e      	mov	r6, r3
 800b63e:	4b43      	ldr	r3, [pc, #268]	; (800b74c <LmHandlerConfigure+0x1d4>)
 800b640:	799b      	ldrb	r3, [r3, #6]
 800b642:	603b      	str	r3, [r7, #0]
 800b644:	4b41      	ldr	r3, [pc, #260]	; (800b74c <LmHandlerConfigure+0x1d4>)
 800b646:	79db      	ldrb	r3, [r3, #7]
 800b648:	9307      	str	r3, [sp, #28]
 800b64a:	683b      	ldr	r3, [r7, #0]
 800b64c:	9306      	str	r3, [sp, #24]
 800b64e:	9605      	str	r6, [sp, #20]
 800b650:	9504      	str	r5, [sp, #16]
 800b652:	9403      	str	r4, [sp, #12]
 800b654:	9002      	str	r0, [sp, #8]
 800b656:	9101      	str	r1, [sp, #4]
 800b658:	9200      	str	r2, [sp, #0]
 800b65a:	4b3e      	ldr	r3, [pc, #248]	; (800b754 <LmHandlerConfigure+0x1dc>)
 800b65c:	2200      	movs	r2, #0
 800b65e:	2100      	movs	r1, #0
 800b660:	2002      	movs	r0, #2
 800b662:	f00d f941 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
         HEX8(CommissioningParams.DevEui));
  MW_LOG(TS_OFF, VLEVEL_M, "###### AppEui:  %02X-%02X-%02X-%02X-%02X-%02X-%02X-%02X\r\n",
 800b666:	4b39      	ldr	r3, [pc, #228]	; (800b74c <LmHandlerConfigure+0x1d4>)
 800b668:	7a1b      	ldrb	r3, [r3, #8]
 800b66a:	461a      	mov	r2, r3
 800b66c:	4b37      	ldr	r3, [pc, #220]	; (800b74c <LmHandlerConfigure+0x1d4>)
 800b66e:	7a5b      	ldrb	r3, [r3, #9]
 800b670:	4619      	mov	r1, r3
 800b672:	4b36      	ldr	r3, [pc, #216]	; (800b74c <LmHandlerConfigure+0x1d4>)
 800b674:	7a9b      	ldrb	r3, [r3, #10]
 800b676:	4618      	mov	r0, r3
 800b678:	4b34      	ldr	r3, [pc, #208]	; (800b74c <LmHandlerConfigure+0x1d4>)
 800b67a:	7adb      	ldrb	r3, [r3, #11]
 800b67c:	461c      	mov	r4, r3
 800b67e:	4b33      	ldr	r3, [pc, #204]	; (800b74c <LmHandlerConfigure+0x1d4>)
 800b680:	7b1b      	ldrb	r3, [r3, #12]
 800b682:	461d      	mov	r5, r3
 800b684:	4b31      	ldr	r3, [pc, #196]	; (800b74c <LmHandlerConfigure+0x1d4>)
 800b686:	7b5b      	ldrb	r3, [r3, #13]
 800b688:	461e      	mov	r6, r3
 800b68a:	4b30      	ldr	r3, [pc, #192]	; (800b74c <LmHandlerConfigure+0x1d4>)
 800b68c:	7b9b      	ldrb	r3, [r3, #14]
 800b68e:	603b      	str	r3, [r7, #0]
 800b690:	4b2e      	ldr	r3, [pc, #184]	; (800b74c <LmHandlerConfigure+0x1d4>)
 800b692:	7bdb      	ldrb	r3, [r3, #15]
 800b694:	9307      	str	r3, [sp, #28]
 800b696:	683b      	ldr	r3, [r7, #0]
 800b698:	9306      	str	r3, [sp, #24]
 800b69a:	9605      	str	r6, [sp, #20]
 800b69c:	9504      	str	r5, [sp, #16]
 800b69e:	9403      	str	r4, [sp, #12]
 800b6a0:	9002      	str	r0, [sp, #8]
 800b6a2:	9101      	str	r1, [sp, #4]
 800b6a4:	9200      	str	r2, [sp, #0]
 800b6a6:	4b2c      	ldr	r3, [pc, #176]	; (800b758 <LmHandlerConfigure+0x1e0>)
 800b6a8:	2200      	movs	r2, #0
 800b6aa:	2100      	movs	r1, #0
 800b6ac:	2002      	movs	r0, #2
 800b6ae:	f00d f91b 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
         HEX8(CommissioningParams.JoinEui));
#if (defined (LORAWAN_KMS) && (LORAWAN_KMS == 1))
  MW_LOG(TS_OFF, VLEVEL_L, "###### KMS ENABLED \r\n");
#endif /* LORAWAN_KMS == 1 */

  mibReq.Type = MIB_PUBLIC_NETWORK;
 800b6b2:	230f      	movs	r3, #15
 800b6b4:	763b      	strb	r3, [r7, #24]
  mibReq.Param.EnablePublicNetwork = LORAWAN_PUBLIC_NETWORK;
 800b6b6:	2301      	movs	r3, #1
 800b6b8:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 800b6ba:	f107 0318 	add.w	r3, r7, #24
 800b6be:	4618      	mov	r0, r3
 800b6c0:	f005 f82a 	bl	8010718 <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_REPEATER_SUPPORT;
 800b6c4:	2310      	movs	r3, #16
 800b6c6:	763b      	strb	r3, [r7, #24]
  mibReq.Param.EnableRepeaterSupport = LORAWAN_REPEATER_SUPPORT;
 800b6c8:	2300      	movs	r3, #0
 800b6ca:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 800b6cc:	f107 0318 	add.w	r3, r7, #24
 800b6d0:	4618      	mov	r0, r3
 800b6d2:	f005 f821 	bl	8010718 <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_ADR;
 800b6d6:	2304      	movs	r3, #4
 800b6d8:	763b      	strb	r3, [r7, #24]
  mibReq.Param.AdrEnable = LmHandlerParams.AdrEnable;
 800b6da:	4b17      	ldr	r3, [pc, #92]	; (800b738 <LmHandlerConfigure+0x1c0>)
 800b6dc:	789b      	ldrb	r3, [r3, #2]
 800b6de:	773b      	strb	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 800b6e0:	f107 0318 	add.w	r3, r7, #24
 800b6e4:	4618      	mov	r0, r3
 800b6e6:	f005 f817 	bl	8010718 <LoRaMacMibSetRequestConfirm>

  mibReq.Type = MIB_SYSTEM_MAX_RX_ERROR;
 800b6ea:	2322      	movs	r3, #34	; 0x22
 800b6ec:	763b      	strb	r3, [r7, #24]
  mibReq.Param.SystemMaxRxError = 20;
 800b6ee:	2314      	movs	r3, #20
 800b6f0:	61fb      	str	r3, [r7, #28]
  LoRaMacMibSetRequestConfirm(&mibReq);
 800b6f2:	f107 0318 	add.w	r3, r7, #24
 800b6f6:	4618      	mov	r0, r3
 800b6f8:	f005 f80e 	bl	8010718 <LoRaMacMibSetRequestConfirm>

  GetPhyParams_t getPhy;
  PhyParam_t phyParam;
  getPhy.Attribute = PHY_DUTY_CYCLE;
 800b6fc:	230f      	movs	r3, #15
 800b6fe:	743b      	strb	r3, [r7, #16]
  phyParam = RegionGetPhyParam(LmHandlerParams.ActiveRegion, &getPhy);
 800b700:	4b0d      	ldr	r3, [pc, #52]	; (800b738 <LmHandlerConfigure+0x1c0>)
 800b702:	781b      	ldrb	r3, [r3, #0]
 800b704:	f107 0210 	add.w	r2, r7, #16
 800b708:	4611      	mov	r1, r2
 800b70a:	4618      	mov	r0, r3
 800b70c:	f007 fec8 	bl	80134a0 <RegionGetPhyParam>
 800b710:	4603      	mov	r3, r0
 800b712:	60fb      	str	r3, [r7, #12]
  LmHandlerParams.DutyCycleEnabled = (bool) phyParam.Value;
 800b714:	68fb      	ldr	r3, [r7, #12]
 800b716:	2b00      	cmp	r3, #0
 800b718:	bf14      	ite	ne
 800b71a:	2301      	movne	r3, #1
 800b71c:	2300      	moveq	r3, #0
 800b71e:	b2da      	uxtb	r2, r3
 800b720:	4b05      	ldr	r3, [pc, #20]	; (800b738 <LmHandlerConfigure+0x1c0>)
 800b722:	711a      	strb	r2, [r3, #4]

  /* override previous value if reconfigure new region */
  LoRaMacTestSetDutyCycleOn(LmHandlerParams.DutyCycleEnabled);
 800b724:	4b04      	ldr	r3, [pc, #16]	; (800b738 <LmHandlerConfigure+0x1c0>)
 800b726:	791b      	ldrb	r3, [r3, #4]
 800b728:	4618      	mov	r0, r3
 800b72a:	f005 fdc3 	bl	80112b4 <LoRaMacTestSetDutyCycleOn>

  return LORAMAC_HANDLER_SUCCESS;
 800b72e:	2300      	movs	r3, #0
}
 800b730:	4618      	mov	r0, r3
 800b732:	3744      	adds	r7, #68	; 0x44
 800b734:	46bd      	mov	sp, r7
 800b736:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b738:	20000384 	.word	0x20000384
 800b73c:	200003b4 	.word	0x200003b4
 800b740:	200003a4 	.word	0x200003a4
 800b744:	0801a4c0 	.word	0x0801a4c0
 800b748:	200004ce 	.word	0x200004ce
 800b74c:	2000011c 	.word	0x2000011c
 800b750:	20000124 	.word	0x20000124
 800b754:	0801a50c 	.word	0x0801a50c
 800b758:	0801a548 	.word	0x0801a548

0800b75c <LmHandlerProcess>:
  }
  return false;
}

void LmHandlerProcess(void)
{
 800b75c:	b580      	push	{r7, lr}
 800b75e:	b082      	sub	sp, #8
 800b760:	af00      	add	r7, sp, #0
  /* Call at first the LoRaMAC process before to run all package process features */
  /* Processes the LoRaMac events */
  LoRaMacProcess();
 800b762:	f004 fa09 	bl	800fb78 <LoRaMacProcess>

  /* Call all packages process functions */
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800b766:	2300      	movs	r3, #0
 800b768:	71fb      	strb	r3, [r7, #7]
 800b76a:	e022      	b.n	800b7b2 <LmHandlerProcess+0x56>
  {
    if ((LmHandlerPackages[i] != NULL) &&
 800b76c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b770:	4a15      	ldr	r2, [pc, #84]	; (800b7c8 <LmHandlerProcess+0x6c>)
 800b772:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b776:	2b00      	cmp	r3, #0
 800b778:	d015      	beq.n	800b7a6 <LmHandlerProcess+0x4a>
        (LmHandlerPackages[i]->Process != NULL) &&
 800b77a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b77e:	4a12      	ldr	r2, [pc, #72]	; (800b7c8 <LmHandlerProcess+0x6c>)
 800b780:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b784:	691b      	ldr	r3, [r3, #16]
    if ((LmHandlerPackages[i] != NULL) &&
 800b786:	2b00      	cmp	r3, #0
 800b788:	d00d      	beq.n	800b7a6 <LmHandlerProcess+0x4a>
        (LmHandlerPackageIsInitialized(i) != false))
 800b78a:	79fb      	ldrb	r3, [r7, #7]
 800b78c:	4618      	mov	r0, r3
 800b78e:	f000 fb93 	bl	800beb8 <LmHandlerPackageIsInitialized>
 800b792:	4603      	mov	r3, r0
        (LmHandlerPackages[i]->Process != NULL) &&
 800b794:	2b00      	cmp	r3, #0
 800b796:	d006      	beq.n	800b7a6 <LmHandlerProcess+0x4a>
    {
      LmHandlerPackages[i]->Process();
 800b798:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b79c:	4a0a      	ldr	r2, [pc, #40]	; (800b7c8 <LmHandlerProcess+0x6c>)
 800b79e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800b7a2:	691b      	ldr	r3, [r3, #16]
 800b7a4:	4798      	blx	r3
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800b7a6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b7aa:	b2db      	uxtb	r3, r3
 800b7ac:	3301      	adds	r3, #1
 800b7ae:	b2db      	uxtb	r3, r3
 800b7b0:	71fb      	strb	r3, [r7, #7]
 800b7b2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800b7b6:	2b04      	cmp	r3, #4
 800b7b8:	ddd8      	ble.n	800b76c <LmHandlerProcess+0x10>
    }
  }

  NvmCtxMgmtStore();
 800b7ba:	f000 ff25 	bl	800c608 <NvmCtxMgmtStore>
}
 800b7be:	bf00      	nop
 800b7c0:	3708      	adds	r7, #8
 800b7c2:	46bd      	mov	sp, r7
 800b7c4:	bd80      	pop	{r7, pc}
 800b7c6:	bf00      	nop
 800b7c8:	20000370 	.word	0x20000370

0800b7cc <LmHandlerJoinStatus>:

LmHandlerFlagStatus_t LmHandlerJoinStatus(void)
{
 800b7cc:	b580      	push	{r7, lr}
 800b7ce:	b08a      	sub	sp, #40	; 0x28
 800b7d0:	af00      	add	r7, sp, #0
  MibRequestConfirm_t mibReq;
  LoRaMacStatus_t status;

  mibReq.Type = MIB_NETWORK_ACTIVATION;
 800b7d2:	2301      	movs	r3, #1
 800b7d4:	703b      	strb	r3, [r7, #0]
  status = LoRaMacMibGetRequestConfirm(&mibReq);
 800b7d6:	463b      	mov	r3, r7
 800b7d8:	4618      	mov	r0, r3
 800b7da:	f004 fe05 	bl	80103e8 <LoRaMacMibGetRequestConfirm>
 800b7de:	4603      	mov	r3, r0
 800b7e0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

  if (status == LORAMAC_STATUS_OK)
 800b7e4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800b7e8:	2b00      	cmp	r3, #0
 800b7ea:	d106      	bne.n	800b7fa <LmHandlerJoinStatus+0x2e>
  {
    if (mibReq.Param.NetworkActivation == ACTIVATION_TYPE_NONE)
 800b7ec:	793b      	ldrb	r3, [r7, #4]
 800b7ee:	2b00      	cmp	r3, #0
 800b7f0:	d101      	bne.n	800b7f6 <LmHandlerJoinStatus+0x2a>
    {
      return LORAMAC_HANDLER_RESET;
 800b7f2:	2300      	movs	r3, #0
 800b7f4:	e002      	b.n	800b7fc <LmHandlerJoinStatus+0x30>
    }
    else
    {
      return LORAMAC_HANDLER_SET;
 800b7f6:	2301      	movs	r3, #1
 800b7f8:	e000      	b.n	800b7fc <LmHandlerJoinStatus+0x30>
    }
  }
  else
  {
    return LORAMAC_HANDLER_RESET;
 800b7fa:	2300      	movs	r3, #0
  }
}
 800b7fc:	4618      	mov	r0, r3
 800b7fe:	3728      	adds	r7, #40	; 0x28
 800b800:	46bd      	mov	sp, r7
 800b802:	bd80      	pop	{r7, pc}

0800b804 <LmHandlerJoin>:

void LmHandlerJoin(ActivationType_t mode)
{
 800b804:	b580      	push	{r7, lr}
 800b806:	b092      	sub	sp, #72	; 0x48
 800b808:	af02      	add	r7, sp, #8
 800b80a:	4603      	mov	r3, r0
 800b80c:	71fb      	strb	r3, [r7, #7]
  }
#endif /* ACTIVATION_BY_PERSONALISATION */
  SecureElementDeleteDerivedKeys(NULL);
#endif /* LORAWAN_KMS */

  if (mode == ACTIVATION_TYPE_OTAA)
 800b80e:	79fb      	ldrb	r3, [r7, #7]
 800b810:	2b02      	cmp	r3, #2
 800b812:	d111      	bne.n	800b838 <LmHandlerJoin+0x34>
  {
    MlmeReq_t mlmeReq;
    JoinParams.Mode = ACTIVATION_TYPE_OTAA;
 800b814:	4b31      	ldr	r3, [pc, #196]	; (800b8dc <LmHandlerJoin+0xd8>)
 800b816:	2202      	movs	r2, #2
 800b818:	709a      	strb	r2, [r3, #2]

    LoRaMacStart();
 800b81a:	f004 fd3d 	bl	8010298 <LoRaMacStart>

    /* Starts the OTAA join procedure */
    mlmeReq.Type = MLME_JOIN;
 800b81e:	2301      	movs	r3, #1
 800b820:	723b      	strb	r3, [r7, #8]
    mlmeReq.Req.Join.Datarate = LmHandlerParams.TxDatarate;
 800b822:	4b2f      	ldr	r3, [pc, #188]	; (800b8e0 <LmHandlerJoin+0xdc>)
 800b824:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800b828:	b2db      	uxtb	r3, r3
 800b82a:	733b      	strb	r3, [r7, #12]
    LoRaMacMlmeRequest(&mlmeReq);
 800b82c:	f107 0308 	add.w	r3, r7, #8
 800b830:	4618      	mov	r0, r3
 800b832:	f005 fafd 	bl	8010e30 <LoRaMacMlmeRequest>
    LoRaMacMibSetRequestConfirm(&mibReq);

    LmHandlerCallbacks.OnJoinRequest(&JoinParams);
    LmHandlerRequestClass(LmHandlerParams.DefaultClass);
  }
}
 800b836:	e04c      	b.n	800b8d2 <LmHandlerJoin+0xce>
    JoinParams.Mode = ACTIVATION_TYPE_ABP;
 800b838:	4b28      	ldr	r3, [pc, #160]	; (800b8dc <LmHandlerJoin+0xd8>)
 800b83a:	2201      	movs	r2, #1
 800b83c:	709a      	strb	r2, [r3, #2]
    JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800b83e:	4b27      	ldr	r3, [pc, #156]	; (800b8dc <LmHandlerJoin+0xd8>)
 800b840:	2200      	movs	r2, #0
 800b842:	705a      	strb	r2, [r3, #1]
    if (CtxRestoreDone == false)
 800b844:	4b27      	ldr	r3, [pc, #156]	; (800b8e4 <LmHandlerJoin+0xe0>)
 800b846:	781b      	ldrb	r3, [r3, #0]
 800b848:	f083 0301 	eor.w	r3, r3, #1
 800b84c:	b2db      	uxtb	r3, r3
 800b84e:	2b00      	cmp	r3, #0
 800b850:	d02a      	beq.n	800b8a8 <LmHandlerJoin+0xa4>
      mibReq.Type = MIB_ABP_LORAWAN_VERSION;
 800b852:	2327      	movs	r3, #39	; 0x27
 800b854:	773b      	strb	r3, [r7, #28]
      mibReq.Param.AbpLrWanVersion.Value = ABP_ACTIVATION_LRWAN_VERSION;
 800b856:	4b24      	ldr	r3, [pc, #144]	; (800b8e8 <LmHandlerJoin+0xe4>)
 800b858:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800b85a:	f107 031c 	add.w	r3, r7, #28
 800b85e:	4618      	mov	r0, r3
 800b860:	f004 ff5a 	bl	8010718 <LoRaMacMibSetRequestConfirm>
      mibReq.Type = MIB_NET_ID;
 800b864:	2305      	movs	r3, #5
 800b866:	773b      	strb	r3, [r7, #28]
      mibReq.Param.NetID = CommissioningParams.NetworkId;
 800b868:	4b20      	ldr	r3, [pc, #128]	; (800b8ec <LmHandlerJoin+0xe8>)
 800b86a:	691b      	ldr	r3, [r3, #16]
 800b86c:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800b86e:	f107 031c 	add.w	r3, r7, #28
 800b872:	4618      	mov	r0, r3
 800b874:	f004 ff50 	bl	8010718 <LoRaMacMibSetRequestConfirm>
      CommissioningParams.DevAddr = GetDevAddr();
 800b878:	f7f6 fb27 	bl	8001eca <GetDevAddr>
 800b87c:	4603      	mov	r3, r0
 800b87e:	4a1b      	ldr	r2, [pc, #108]	; (800b8ec <LmHandlerJoin+0xe8>)
 800b880:	6153      	str	r3, [r2, #20]
      mibReq.Type = MIB_DEV_ADDR;
 800b882:	2306      	movs	r3, #6
 800b884:	773b      	strb	r3, [r7, #28]
      mibReq.Param.DevAddr = CommissioningParams.DevAddr;
 800b886:	4b19      	ldr	r3, [pc, #100]	; (800b8ec <LmHandlerJoin+0xe8>)
 800b888:	695b      	ldr	r3, [r3, #20]
 800b88a:	623b      	str	r3, [r7, #32]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800b88c:	f107 031c 	add.w	r3, r7, #28
 800b890:	4618      	mov	r0, r3
 800b892:	f004 ff41 	bl	8010718 <LoRaMacMibSetRequestConfirm>
      MW_LOG(TS_OFF, VLEVEL_M, "###### DevAddr:   %08X\r\n", CommissioningParams.DevAddr);
 800b896:	4b15      	ldr	r3, [pc, #84]	; (800b8ec <LmHandlerJoin+0xe8>)
 800b898:	695b      	ldr	r3, [r3, #20]
 800b89a:	9300      	str	r3, [sp, #0]
 800b89c:	4b14      	ldr	r3, [pc, #80]	; (800b8f0 <LmHandlerJoin+0xec>)
 800b89e:	2200      	movs	r2, #0
 800b8a0:	2100      	movs	r1, #0
 800b8a2:	2002      	movs	r0, #2
 800b8a4:	f00d f820 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
    LoRaMacStart();
 800b8a8:	f004 fcf6 	bl	8010298 <LoRaMacStart>
    mibReq.Type = MIB_NETWORK_ACTIVATION;
 800b8ac:	2301      	movs	r3, #1
 800b8ae:	773b      	strb	r3, [r7, #28]
    mibReq.Param.NetworkActivation = ACTIVATION_TYPE_ABP;
 800b8b0:	2301      	movs	r3, #1
 800b8b2:	f887 3020 	strb.w	r3, [r7, #32]
    LoRaMacMibSetRequestConfirm(&mibReq);
 800b8b6:	f107 031c 	add.w	r3, r7, #28
 800b8ba:	4618      	mov	r0, r3
 800b8bc:	f004 ff2c 	bl	8010718 <LoRaMacMibSetRequestConfirm>
    LmHandlerCallbacks.OnJoinRequest(&JoinParams);
 800b8c0:	4b0c      	ldr	r3, [pc, #48]	; (800b8f4 <LmHandlerJoin+0xf0>)
 800b8c2:	68db      	ldr	r3, [r3, #12]
 800b8c4:	4805      	ldr	r0, [pc, #20]	; (800b8dc <LmHandlerJoin+0xd8>)
 800b8c6:	4798      	blx	r3
    LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800b8c8:	4b05      	ldr	r3, [pc, #20]	; (800b8e0 <LmHandlerJoin+0xdc>)
 800b8ca:	785b      	ldrb	r3, [r3, #1]
 800b8cc:	4618      	mov	r0, r3
 800b8ce:	f000 f8e9 	bl	800baa4 <LmHandlerRequestClass>
}
 800b8d2:	bf00      	nop
 800b8d4:	3740      	adds	r7, #64	; 0x40
 800b8d6:	46bd      	mov	sp, r7
 800b8d8:	bd80      	pop	{r7, pc}
 800b8da:	bf00      	nop
 800b8dc:	20000140 	.word	0x20000140
 800b8e0:	20000384 	.word	0x20000384
 800b8e4:	200004ce 	.word	0x200004ce
 800b8e8:	01000300 	.word	0x01000300
 800b8ec:	2000011c 	.word	0x2000011c
 800b8f0:	0801a584 	.word	0x0801a584
 800b8f4:	2000038c 	.word	0x2000038c

0800b8f8 <LmHandlerSend>:
  }
}

LmHandlerErrorStatus_t LmHandlerSend(LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed,
                                     TimerTime_t *nextTxIn, bool allowDelayedTx)
{
 800b8f8:	b580      	push	{r7, lr}
 800b8fa:	b08c      	sub	sp, #48	; 0x30
 800b8fc:	af00      	add	r7, sp, #0
 800b8fe:	60f8      	str	r0, [r7, #12]
 800b900:	607a      	str	r2, [r7, #4]
 800b902:	461a      	mov	r2, r3
 800b904:	460b      	mov	r3, r1
 800b906:	72fb      	strb	r3, [r7, #11]
 800b908:	4613      	mov	r3, r2
 800b90a:	72bb      	strb	r3, [r7, #10]
  LoRaMacStatus_t status;
  LmHandlerErrorStatus_t lmhStatus = LORAMAC_HANDLER_ERROR;
 800b90c:	23ff      	movs	r3, #255	; 0xff
 800b90e:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
  McpsReq_t mcpsReq;
  LoRaMacTxInfo_t txInfo;

  if (LoRaMacIsBusy() == true)
 800b912:	f004 f91b 	bl	800fb4c <LoRaMacIsBusy>
 800b916:	4603      	mov	r3, r0
 800b918:	2b00      	cmp	r3, #0
 800b91a:	d002      	beq.n	800b922 <LmHandlerSend+0x2a>
  {
    return LORAMAC_HANDLER_BUSY_ERROR;
 800b91c:	f06f 0301 	mvn.w	r3, #1
 800b920:	e0b4      	b.n	800ba8c <LmHandlerSend+0x194>
  }

  if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 800b922:	f7ff ff53 	bl	800b7cc <LmHandlerJoinStatus>
 800b926:	4603      	mov	r3, r0
 800b928:	2b01      	cmp	r3, #1
 800b92a:	d007      	beq.n	800b93c <LmHandlerSend+0x44>
  {
    /* The network isn't yet joined, try again later. */
    LmHandlerJoin(JoinParams.Mode);
 800b92c:	4b59      	ldr	r3, [pc, #356]	; (800ba94 <LmHandlerSend+0x19c>)
 800b92e:	789b      	ldrb	r3, [r3, #2]
 800b930:	4618      	mov	r0, r3
 800b932:	f7ff ff67 	bl	800b804 <LmHandlerJoin>
    return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800b936:	f06f 0302 	mvn.w	r3, #2
 800b93a:	e0a7      	b.n	800ba8c <LmHandlerSend+0x194>
  }

  if ((LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning() == true)
 800b93c:	4b56      	ldr	r3, [pc, #344]	; (800ba98 <LmHandlerSend+0x1a0>)
 800b93e:	681b      	ldr	r3, [r3, #0]
 800b940:	68db      	ldr	r3, [r3, #12]
 800b942:	4798      	blx	r3
 800b944:	4603      	mov	r3, r0
 800b946:	2b00      	cmp	r3, #0
 800b948:	d00d      	beq.n	800b966 <LmHandlerSend+0x6e>
      && (appData->Port != LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->Port) && (appData->Port != 0))
 800b94a:	68fb      	ldr	r3, [r7, #12]
 800b94c:	781a      	ldrb	r2, [r3, #0]
 800b94e:	4b52      	ldr	r3, [pc, #328]	; (800ba98 <LmHandlerSend+0x1a0>)
 800b950:	681b      	ldr	r3, [r3, #0]
 800b952:	781b      	ldrb	r3, [r3, #0]
 800b954:	429a      	cmp	r2, r3
 800b956:	d006      	beq.n	800b966 <LmHandlerSend+0x6e>
 800b958:	68fb      	ldr	r3, [r7, #12]
 800b95a:	781b      	ldrb	r3, [r3, #0]
 800b95c:	2b00      	cmp	r3, #0
 800b95e:	d002      	beq.n	800b966 <LmHandlerSend+0x6e>
  {
    return LORAMAC_HANDLER_COMPLIANCE_RUNNING;
 800b960:	f06f 0303 	mvn.w	r3, #3
 800b964:	e092      	b.n	800ba8c <LmHandlerSend+0x194>
  }

  mcpsReq.Req.Unconfirmed.Datarate = LmHandlerParams.TxDatarate;
 800b966:	4b4d      	ldr	r3, [pc, #308]	; (800ba9c <LmHandlerSend+0x1a4>)
 800b968:	f993 3003 	ldrsb.w	r3, [r3, #3]
 800b96c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
  if (LoRaMacQueryTxPossible(appData->BufferSize, &txInfo) != LORAMAC_STATUS_OK)
 800b970:	68fb      	ldr	r3, [r7, #12]
 800b972:	785b      	ldrb	r3, [r3, #1]
 800b974:	f107 0214 	add.w	r2, r7, #20
 800b978:	4611      	mov	r1, r2
 800b97a:	4618      	mov	r0, r3
 800b97c:	f004 fc9a 	bl	80102b4 <LoRaMacQueryTxPossible>
 800b980:	4603      	mov	r3, r0
 800b982:	2b00      	cmp	r3, #0
 800b984:	d009      	beq.n	800b99a <LmHandlerSend+0xa2>
  {
    /* Send empty frame in order to flush MAC commands */
    TxParams.MsgType = LORAMAC_HANDLER_UNCONFIRMED_MSG;
 800b986:	4b46      	ldr	r3, [pc, #280]	; (800baa0 <LmHandlerSend+0x1a8>)
 800b988:	2200      	movs	r2, #0
 800b98a:	709a      	strb	r2, [r3, #2]
    mcpsReq.Type = MCPS_UNCONFIRMED;
 800b98c:	2300      	movs	r3, #0
 800b98e:	763b      	strb	r3, [r7, #24]
    mcpsReq.Req.Unconfirmed.fBuffer = NULL;
 800b990:	2300      	movs	r3, #0
 800b992:	623b      	str	r3, [r7, #32]
    mcpsReq.Req.Unconfirmed.fBufferSize = 0;
 800b994:	2300      	movs	r3, #0
 800b996:	84bb      	strh	r3, [r7, #36]	; 0x24
 800b998:	e017      	b.n	800b9ca <LmHandlerSend+0xd2>
  }
  else
  {
    TxParams.MsgType = isTxConfirmed;
 800b99a:	4a41      	ldr	r2, [pc, #260]	; (800baa0 <LmHandlerSend+0x1a8>)
 800b99c:	7afb      	ldrb	r3, [r7, #11]
 800b99e:	7093      	strb	r3, [r2, #2]
    mcpsReq.Req.Unconfirmed.fPort = appData->Port;
 800b9a0:	68fb      	ldr	r3, [r7, #12]
 800b9a2:	781b      	ldrb	r3, [r3, #0]
 800b9a4:	773b      	strb	r3, [r7, #28]
    mcpsReq.Req.Unconfirmed.fBufferSize = appData->BufferSize;
 800b9a6:	68fb      	ldr	r3, [r7, #12]
 800b9a8:	785b      	ldrb	r3, [r3, #1]
 800b9aa:	b29b      	uxth	r3, r3
 800b9ac:	84bb      	strh	r3, [r7, #36]	; 0x24
    mcpsReq.Req.Unconfirmed.fBuffer = appData->Buffer;
 800b9ae:	68fb      	ldr	r3, [r7, #12]
 800b9b0:	685b      	ldr	r3, [r3, #4]
 800b9b2:	623b      	str	r3, [r7, #32]
    if (isTxConfirmed == LORAMAC_HANDLER_UNCONFIRMED_MSG)
 800b9b4:	7afb      	ldrb	r3, [r7, #11]
 800b9b6:	2b00      	cmp	r3, #0
 800b9b8:	d102      	bne.n	800b9c0 <LmHandlerSend+0xc8>
    {
      mcpsReq.Type = MCPS_UNCONFIRMED;
 800b9ba:	2300      	movs	r3, #0
 800b9bc:	763b      	strb	r3, [r7, #24]
 800b9be:	e004      	b.n	800b9ca <LmHandlerSend+0xd2>
    }
    else
    {
      mcpsReq.Type = MCPS_CONFIRMED;
 800b9c0:	2301      	movs	r3, #1
 800b9c2:	763b      	strb	r3, [r7, #24]
      mcpsReq.Req.Confirmed.NbTrials = NUM_OF_TRIALS;
 800b9c4:	2301      	movs	r3, #1
 800b9c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }
  }

  TxParams.AppData = *appData;
 800b9ca:	4b35      	ldr	r3, [pc, #212]	; (800baa0 <LmHandlerSend+0x1a8>)
 800b9cc:	68fa      	ldr	r2, [r7, #12]
 800b9ce:	330c      	adds	r3, #12
 800b9d0:	e892 0003 	ldmia.w	r2, {r0, r1}
 800b9d4:	e883 0003 	stmia.w	r3, {r0, r1}
  TxParams.Datarate = LmHandlerParams.TxDatarate;
 800b9d8:	4b30      	ldr	r3, [pc, #192]	; (800ba9c <LmHandlerSend+0x1a4>)
 800b9da:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800b9de:	4b30      	ldr	r3, [pc, #192]	; (800baa0 <LmHandlerSend+0x1a8>)
 800b9e0:	711a      	strb	r2, [r3, #4]

  status = LoRaMacMcpsRequest(&mcpsReq, allowDelayedTx);
 800b9e2:	7aba      	ldrb	r2, [r7, #10]
 800b9e4:	f107 0318 	add.w	r3, r7, #24
 800b9e8:	4611      	mov	r1, r2
 800b9ea:	4618      	mov	r0, r3
 800b9ec:	f005 fb64 	bl	80110b8 <LoRaMacMcpsRequest>
 800b9f0:	4603      	mov	r3, r0
 800b9f2:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
  if (nextTxIn != NULL)
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	2b00      	cmp	r3, #0
 800b9fa:	d002      	beq.n	800ba02 <LmHandlerSend+0x10a>
  {
    *nextTxIn = mcpsReq.ReqReturn.DutyCycleWaitTime;
 800b9fc:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800b9fe:	687b      	ldr	r3, [r7, #4]
 800ba00:	601a      	str	r2, [r3, #0]
  }

  switch(status)
 800ba02:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800ba06:	2b11      	cmp	r3, #17
 800ba08:	d83a      	bhi.n	800ba80 <LmHandlerSend+0x188>
 800ba0a:	a201      	add	r2, pc, #4	; (adr r2, 800ba10 <LmHandlerSend+0x118>)
 800ba0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ba10:	0800ba59 	.word	0x0800ba59
 800ba14:	0800ba61 	.word	0x0800ba61
 800ba18:	0800ba81 	.word	0x0800ba81
 800ba1c:	0800ba81 	.word	0x0800ba81
 800ba20:	0800ba81 	.word	0x0800ba81
 800ba24:	0800ba81 	.word	0x0800ba81
 800ba28:	0800ba81 	.word	0x0800ba81
 800ba2c:	0800ba69 	.word	0x0800ba69
 800ba30:	0800ba81 	.word	0x0800ba81
 800ba34:	0800ba81 	.word	0x0800ba81
 800ba38:	0800ba81 	.word	0x0800ba81
 800ba3c:	0800ba79 	.word	0x0800ba79
 800ba40:	0800ba81 	.word	0x0800ba81
 800ba44:	0800ba81 	.word	0x0800ba81
 800ba48:	0800ba61 	.word	0x0800ba61
 800ba4c:	0800ba61 	.word	0x0800ba61
 800ba50:	0800ba61 	.word	0x0800ba61
 800ba54:	0800ba71 	.word	0x0800ba71
  {
  case LORAMAC_STATUS_OK:
    lmhStatus = LORAMAC_HANDLER_SUCCESS;
 800ba58:	2300      	movs	r3, #0
 800ba5a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ba5e:	e013      	b.n	800ba88 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_BUSY:
  case LORAMAC_STATUS_BUSY_UPLINK_COLLISION:
  case LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME:
  case LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME:
    lmhStatus = LORAMAC_HANDLER_BUSY_ERROR;
 800ba60:	23fe      	movs	r3, #254	; 0xfe
 800ba62:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ba66:	e00f      	b.n	800ba88 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_NO_NETWORK_JOINED:
    lmhStatus = LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800ba68:	23fd      	movs	r3, #253	; 0xfd
 800ba6a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ba6e:	e00b      	b.n	800ba88 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_CRYPTO_ERROR:
    lmhStatus = LORAMAC_HANDLER_CRYPTO_ERROR;
 800ba70:	23fb      	movs	r3, #251	; 0xfb
 800ba72:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ba76:	e007      	b.n	800ba88 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_DUTYCYCLE_RESTRICTED:
    lmhStatus = LORAMAC_HANDLER_DUTYCYCLE_RESTRICTED;
 800ba78:	23fa      	movs	r3, #250	; 0xfa
 800ba7a:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ba7e:	e003      	b.n	800ba88 <LmHandlerSend+0x190>
  case LORAMAC_STATUS_REGION_NOT_SUPPORTED:
  case LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND:
  case LORAMAC_STATUS_NO_CHANNEL_FOUND:
  case LORAMAC_STATUS_LENGTH_ERROR:
  default:
    lmhStatus = LORAMAC_HANDLER_ERROR;
 800ba80:	23ff      	movs	r3, #255	; 0xff
 800ba82:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    break;
 800ba86:	bf00      	nop
  }
      
  return lmhStatus;
 800ba88:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800ba8c:	4618      	mov	r0, r3
 800ba8e:	3730      	adds	r7, #48	; 0x30
 800ba90:	46bd      	mov	sp, r7
 800ba92:	bd80      	pop	{r7, pc}
 800ba94:	20000140 	.word	0x20000140
 800ba98:	20000370 	.word	0x20000370
 800ba9c:	20000384 	.word	0x20000384
 800baa0:	200003c4 	.word	0x200003c4

0800baa4 <LmHandlerRequestClass>:

LmHandlerErrorStatus_t LmHandlerRequestClass(DeviceClass_t newClass)
{
 800baa4:	b580      	push	{r7, lr}
 800baa6:	b08c      	sub	sp, #48	; 0x30
 800baa8:	af00      	add	r7, sp, #0
 800baaa:	4603      	mov	r3, r0
 800baac:	71fb      	strb	r3, [r7, #7]
  MibRequestConfirm_t mibReq;
  DeviceClass_t currentClass;
  LmHandlerErrorStatus_t errorStatus = LORAMAC_HANDLER_SUCCESS;
 800baae:	2300      	movs	r3, #0
 800bab0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

  if (LmHandlerJoinStatus() != LORAMAC_HANDLER_SET)
 800bab4:	f7ff fe8a 	bl	800b7cc <LmHandlerJoinStatus>
 800bab8:	4603      	mov	r3, r0
 800baba:	2b01      	cmp	r3, #1
 800babc:	d002      	beq.n	800bac4 <LmHandlerRequestClass+0x20>
  {
    return LORAMAC_HANDLER_NO_NETWORK_JOINED;
 800babe:	f06f 0302 	mvn.w	r3, #2
 800bac2:	e059      	b.n	800bb78 <LmHandlerRequestClass+0xd4>
  }

  mibReq.Type = MIB_DEVICE_CLASS;
 800bac4:	2300      	movs	r3, #0
 800bac6:	723b      	strb	r3, [r7, #8]
  if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 800bac8:	f107 0308 	add.w	r3, r7, #8
 800bacc:	4618      	mov	r0, r3
 800bace:	f004 fc8b 	bl	80103e8 <LoRaMacMibGetRequestConfirm>
 800bad2:	4603      	mov	r3, r0
 800bad4:	2b00      	cmp	r3, #0
 800bad6:	d002      	beq.n	800bade <LmHandlerRequestClass+0x3a>
  {
    return LORAMAC_HANDLER_ERROR;
 800bad8:	f04f 33ff 	mov.w	r3, #4294967295
 800badc:	e04c      	b.n	800bb78 <LmHandlerRequestClass+0xd4>
  }
  currentClass = mibReq.Param.Class;
 800bade:	7b3b      	ldrb	r3, [r7, #12]
 800bae0:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e

  /* Attempt to switch only if class update */
  if (currentClass != newClass)
 800bae4:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800bae8:	79fb      	ldrb	r3, [r7, #7]
 800baea:	429a      	cmp	r2, r3
 800baec:	d03d      	beq.n	800bb6a <LmHandlerRequestClass+0xc6>
  {
    switch (newClass)
 800baee:	79fb      	ldrb	r3, [r7, #7]
 800baf0:	2b02      	cmp	r3, #2
 800baf2:	d020      	beq.n	800bb36 <LmHandlerRequestClass+0x92>
 800baf4:	2b02      	cmp	r3, #2
 800baf6:	dc3a      	bgt.n	800bb6e <LmHandlerRequestClass+0xca>
 800baf8:	2b00      	cmp	r3, #0
 800bafa:	d002      	beq.n	800bb02 <LmHandlerRequestClass+0x5e>
 800bafc:	2b01      	cmp	r3, #1
 800bafe:	d016      	beq.n	800bb2e <LmHandlerRequestClass+0x8a>
          }
        }
      }
      break;
      default:
        break;
 800bb00:	e035      	b.n	800bb6e <LmHandlerRequestClass+0xca>
        if (currentClass != CLASS_A)
 800bb02:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d033      	beq.n	800bb72 <LmHandlerRequestClass+0xce>
          mibReq.Param.Class = CLASS_A;
 800bb0a:	2300      	movs	r3, #0
 800bb0c:	733b      	strb	r3, [r7, #12]
          if (LoRaMacMibSetRequestConfirm(&mibReq) == LORAMAC_STATUS_OK)
 800bb0e:	f107 0308 	add.w	r3, r7, #8
 800bb12:	4618      	mov	r0, r3
 800bb14:	f004 fe00 	bl	8010718 <LoRaMacMibSetRequestConfirm>
 800bb18:	4603      	mov	r3, r0
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d103      	bne.n	800bb26 <LmHandlerRequestClass+0x82>
            DisplayClassUpdate(CLASS_A);
 800bb1e:	2000      	movs	r0, #0
 800bb20:	f000 fa64 	bl	800bfec <DisplayClassUpdate>
      break;
 800bb24:	e025      	b.n	800bb72 <LmHandlerRequestClass+0xce>
            errorStatus = LORAMAC_HANDLER_ERROR;
 800bb26:	23ff      	movs	r3, #255	; 0xff
 800bb28:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 800bb2c:	e021      	b.n	800bb72 <LmHandlerRequestClass+0xce>
        errorStatus = LORAMAC_HANDLER_ERROR;
 800bb2e:	23ff      	movs	r3, #255	; 0xff
 800bb30:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 800bb34:	e01e      	b.n	800bb74 <LmHandlerRequestClass+0xd0>
        if (currentClass != CLASS_A)
 800bb36:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 800bb3a:	2b00      	cmp	r3, #0
 800bb3c:	d003      	beq.n	800bb46 <LmHandlerRequestClass+0xa2>
          errorStatus = LORAMAC_HANDLER_ERROR;
 800bb3e:	23ff      	movs	r3, #255	; 0xff
 800bb40:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 800bb44:	e016      	b.n	800bb74 <LmHandlerRequestClass+0xd0>
          mibReq.Param.Class = CLASS_C;
 800bb46:	2302      	movs	r3, #2
 800bb48:	733b      	strb	r3, [r7, #12]
          if (LoRaMacMibSetRequestConfirm(&mibReq) == LORAMAC_STATUS_OK)
 800bb4a:	f107 0308 	add.w	r3, r7, #8
 800bb4e:	4618      	mov	r0, r3
 800bb50:	f004 fde2 	bl	8010718 <LoRaMacMibSetRequestConfirm>
 800bb54:	4603      	mov	r3, r0
 800bb56:	2b00      	cmp	r3, #0
 800bb58:	d103      	bne.n	800bb62 <LmHandlerRequestClass+0xbe>
            DisplayClassUpdate(CLASS_C);
 800bb5a:	2002      	movs	r0, #2
 800bb5c:	f000 fa46 	bl	800bfec <DisplayClassUpdate>
      break;
 800bb60:	e008      	b.n	800bb74 <LmHandlerRequestClass+0xd0>
            errorStatus = LORAMAC_HANDLER_ERROR;
 800bb62:	23ff      	movs	r3, #255	; 0xff
 800bb64:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
      break;
 800bb68:	e004      	b.n	800bb74 <LmHandlerRequestClass+0xd0>
    }
  }
 800bb6a:	bf00      	nop
 800bb6c:	e002      	b.n	800bb74 <LmHandlerRequestClass+0xd0>
        break;
 800bb6e:	bf00      	nop
 800bb70:	e000      	b.n	800bb74 <LmHandlerRequestClass+0xd0>
      break;
 800bb72:	bf00      	nop
  return errorStatus;
 800bb74:	f997 302f 	ldrsb.w	r3, [r7, #47]	; 0x2f
}
 800bb78:	4618      	mov	r0, r3
 800bb7a:	3730      	adds	r7, #48	; 0x30
 800bb7c:	46bd      	mov	sp, r7
 800bb7e:	bd80      	pop	{r7, pc}

0800bb80 <LmHandlerPackageRegister>:

LmHandlerErrorStatus_t LmHandlerPackageRegister(uint8_t id, void *params)
{
 800bb80:	b580      	push	{r7, lr}
 800bb82:	b084      	sub	sp, #16
 800bb84:	af00      	add	r7, sp, #0
 800bb86:	4603      	mov	r3, r0
 800bb88:	6039      	str	r1, [r7, #0]
 800bb8a:	71fb      	strb	r3, [r7, #7]
  LmhPackage_t *package = NULL;
 800bb8c:	2300      	movs	r3, #0
 800bb8e:	60fb      	str	r3, [r7, #12]
  switch (id)
 800bb90:	79fb      	ldrb	r3, [r7, #7]
 800bb92:	2b00      	cmp	r3, #0
 800bb94:	d103      	bne.n	800bb9e <LmHandlerPackageRegister+0x1e>
  {
    case PACKAGE_ID_COMPLIANCE:
    {
      package = LmphCompliancePackageFactory();
 800bb96:	f000 fa41 	bl	800c01c <LmphCompliancePackageFactory>
 800bb9a:	60f8      	str	r0, [r7, #12]
      break;
 800bb9c:	e000      	b.n	800bba0 <LmHandlerPackageRegister+0x20>
    default:
#if (!defined (LORAWAN_DATA_DISTRIB_MGT) || (LORAWAN_DATA_DISTRIB_MGT == 0))
#else /*LORAWAN_DATA_DISTRIB_MGT == 1*/
      LmhpDataDistributionPackageRegister(id, &package);
#endif /*LORAWAN_DATA_DISTRIB_MGT*/
      break;
 800bb9e:	bf00      	nop
  }

  if (package != NULL)
 800bba0:	68fb      	ldr	r3, [r7, #12]
 800bba2:	2b00      	cmp	r3, #0
 800bba4:	d022      	beq.n	800bbec <LmHandlerPackageRegister+0x6c>
  {
    LmHandlerPackages[id] = package;
 800bba6:	79fb      	ldrb	r3, [r7, #7]
 800bba8:	4913      	ldr	r1, [pc, #76]	; (800bbf8 <LmHandlerPackageRegister+0x78>)
 800bbaa:	68fa      	ldr	r2, [r7, #12]
 800bbac:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    LmHandlerPackages[id]->OnJoinRequest = LmHandlerJoin;
 800bbb0:	79fb      	ldrb	r3, [r7, #7]
 800bbb2:	4a11      	ldr	r2, [pc, #68]	; (800bbf8 <LmHandlerPackageRegister+0x78>)
 800bbb4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bbb8:	4a10      	ldr	r2, [pc, #64]	; (800bbfc <LmHandlerPackageRegister+0x7c>)
 800bbba:	621a      	str	r2, [r3, #32]
    LmHandlerPackages[id]->OnSendRequest = LmHandlerSend;
 800bbbc:	79fb      	ldrb	r3, [r7, #7]
 800bbbe:	4a0e      	ldr	r2, [pc, #56]	; (800bbf8 <LmHandlerPackageRegister+0x78>)
 800bbc0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bbc4:	4a0e      	ldr	r2, [pc, #56]	; (800bc00 <LmHandlerPackageRegister+0x80>)
 800bbc6:	625a      	str	r2, [r3, #36]	; 0x24
    LmHandlerPackages[id]->OnDeviceTimeRequest = LmHandlerDeviceTimeReq;
 800bbc8:	79fb      	ldrb	r3, [r7, #7]
 800bbca:	4a0b      	ldr	r2, [pc, #44]	; (800bbf8 <LmHandlerPackageRegister+0x78>)
 800bbcc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bbd0:	4a0c      	ldr	r2, [pc, #48]	; (800bc04 <LmHandlerPackageRegister+0x84>)
 800bbd2:	629a      	str	r2, [r3, #40]	; 0x28
    LmHandlerPackages[id]->Init(params, AppData.Buffer, LORAWAN_APP_DATA_BUFFER_MAX_SIZE);
 800bbd4:	79fb      	ldrb	r3, [r7, #7]
 800bbd6:	4a08      	ldr	r2, [pc, #32]	; (800bbf8 <LmHandlerPackageRegister+0x78>)
 800bbd8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bbdc:	685b      	ldr	r3, [r3, #4]
 800bbde:	4a0a      	ldr	r2, [pc, #40]	; (800bc08 <LmHandlerPackageRegister+0x88>)
 800bbe0:	6851      	ldr	r1, [r2, #4]
 800bbe2:	22f2      	movs	r2, #242	; 0xf2
 800bbe4:	6838      	ldr	r0, [r7, #0]
 800bbe6:	4798      	blx	r3

    return LORAMAC_HANDLER_SUCCESS;
 800bbe8:	2300      	movs	r3, #0
 800bbea:	e001      	b.n	800bbf0 <LmHandlerPackageRegister+0x70>
  }
  else
  {
    return LORAMAC_HANDLER_ERROR;
 800bbec:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 800bbf0:	4618      	mov	r0, r3
 800bbf2:	3710      	adds	r7, #16
 800bbf4:	46bd      	mov	sp, r7
 800bbf6:	bd80      	pop	{r7, pc}
 800bbf8:	20000370 	.word	0x20000370
 800bbfc:	0800b805 	.word	0x0800b805
 800bc00:	0800b8f9 	.word	0x0800b8f9
 800bc04:	0800bc99 	.word	0x0800bc99
 800bc08:	20000154 	.word	0x20000154

0800bc0c <LmHandlerGetCurrentClass>:

int32_t LmHandlerGetCurrentClass(DeviceClass_t *deviceClass)
{
 800bc0c:	b580      	push	{r7, lr}
 800bc0e:	b08c      	sub	sp, #48	; 0x30
 800bc10:	af00      	add	r7, sp, #0
 800bc12:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibReq;
  if (deviceClass == NULL)
 800bc14:	687b      	ldr	r3, [r7, #4]
 800bc16:	2b00      	cmp	r3, #0
 800bc18:	d102      	bne.n	800bc20 <LmHandlerGetCurrentClass+0x14>
  {
    return LORAMAC_HANDLER_ERROR;
 800bc1a:	f04f 33ff 	mov.w	r3, #4294967295
 800bc1e:	e010      	b.n	800bc42 <LmHandlerGetCurrentClass+0x36>
  }

  mibReq.Type = MIB_DEVICE_CLASS;
 800bc20:	2300      	movs	r3, #0
 800bc22:	733b      	strb	r3, [r7, #12]
  if (LoRaMacMibGetRequestConfirm(&mibReq) != LORAMAC_STATUS_OK)
 800bc24:	f107 030c 	add.w	r3, r7, #12
 800bc28:	4618      	mov	r0, r3
 800bc2a:	f004 fbdd 	bl	80103e8 <LoRaMacMibGetRequestConfirm>
 800bc2e:	4603      	mov	r3, r0
 800bc30:	2b00      	cmp	r3, #0
 800bc32:	d002      	beq.n	800bc3a <LmHandlerGetCurrentClass+0x2e>
  {
    return LORAMAC_HANDLER_ERROR;
 800bc34:	f04f 33ff 	mov.w	r3, #4294967295
 800bc38:	e003      	b.n	800bc42 <LmHandlerGetCurrentClass+0x36>
  }

  *deviceClass = mibReq.Param.Class;
 800bc3a:	7c3a      	ldrb	r2, [r7, #16]
 800bc3c:	687b      	ldr	r3, [r7, #4]
 800bc3e:	701a      	strb	r2, [r3, #0]
  return LORAMAC_HANDLER_SUCCESS;
 800bc40:	2300      	movs	r3, #0
}
 800bc42:	4618      	mov	r0, r3
 800bc44:	3730      	adds	r7, #48	; 0x30
 800bc46:	46bd      	mov	sp, r7
 800bc48:	bd80      	pop	{r7, pc}
	...

0800bc4c <LmHandlerGetTxDatarate>:

int32_t LmHandlerGetTxDatarate(int8_t *txDatarate)
{
 800bc4c:	b580      	push	{r7, lr}
 800bc4e:	b08c      	sub	sp, #48	; 0x30
 800bc50:	af00      	add	r7, sp, #0
 800bc52:	6078      	str	r0, [r7, #4]
  MibRequestConfirm_t mibGet;
  if (txDatarate == NULL)
 800bc54:	687b      	ldr	r3, [r7, #4]
 800bc56:	2b00      	cmp	r3, #0
 800bc58:	d102      	bne.n	800bc60 <LmHandlerGetTxDatarate+0x14>
  {
    return LORAMAC_HANDLER_ERROR;
 800bc5a:	f04f 33ff 	mov.w	r3, #4294967295
 800bc5e:	e015      	b.n	800bc8c <LmHandlerGetTxDatarate+0x40>
  }

  mibGet.Type = MIB_CHANNELS_DATARATE;
 800bc60:	231f      	movs	r3, #31
 800bc62:	733b      	strb	r3, [r7, #12]
  if (LoRaMacMibGetRequestConfirm(&mibGet) != LORAMAC_STATUS_OK)
 800bc64:	f107 030c 	add.w	r3, r7, #12
 800bc68:	4618      	mov	r0, r3
 800bc6a:	f004 fbbd 	bl	80103e8 <LoRaMacMibGetRequestConfirm>
 800bc6e:	4603      	mov	r3, r0
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d002      	beq.n	800bc7a <LmHandlerGetTxDatarate+0x2e>
  {
    return LORAMAC_HANDLER_ERROR;
 800bc74:	f04f 33ff 	mov.w	r3, #4294967295
 800bc78:	e008      	b.n	800bc8c <LmHandlerGetTxDatarate+0x40>
  }

  *txDatarate = mibGet.Param.ChannelsDatarate;
 800bc7a:	f997 2010 	ldrsb.w	r2, [r7, #16]
 800bc7e:	687b      	ldr	r3, [r7, #4]
 800bc80:	701a      	strb	r2, [r3, #0]
  LmHandlerParams.TxDatarate = mibGet.Param.ChannelsDatarate;
 800bc82:	f997 2010 	ldrsb.w	r2, [r7, #16]
 800bc86:	4b03      	ldr	r3, [pc, #12]	; (800bc94 <LmHandlerGetTxDatarate+0x48>)
 800bc88:	70da      	strb	r2, [r3, #3]
  return LORAMAC_HANDLER_SUCCESS;
 800bc8a:	2300      	movs	r3, #0
}
 800bc8c:	4618      	mov	r0, r3
 800bc8e:	3730      	adds	r7, #48	; 0x30
 800bc90:	46bd      	mov	sp, r7
 800bc92:	bd80      	pop	{r7, pc}
 800bc94:	20000384 	.word	0x20000384

0800bc98 <LmHandlerDeviceTimeReq>:
#endif /* LORAMAC_CLASSB_ENABLED */
}

/* Private  functions ---------------------------------------------------------*/
static LmHandlerErrorStatus_t LmHandlerDeviceTimeReq(void)
{
 800bc98:	b580      	push	{r7, lr}
 800bc9a:	b086      	sub	sp, #24
 800bc9c:	af00      	add	r7, sp, #0
  LoRaMacStatus_t status;
  MlmeReq_t mlmeReq;

  mlmeReq.Type = MLME_DEVICE_TIME;
 800bc9e:	230a      	movs	r3, #10
 800bca0:	703b      	strb	r3, [r7, #0]

  status = LoRaMacMlmeRequest(&mlmeReq);
 800bca2:	463b      	mov	r3, r7
 800bca4:	4618      	mov	r0, r3
 800bca6:	f005 f8c3 	bl	8010e30 <LoRaMacMlmeRequest>
 800bcaa:	4603      	mov	r3, r0
 800bcac:	75fb      	strb	r3, [r7, #23]

  if (status == LORAMAC_STATUS_OK)
 800bcae:	7dfb      	ldrb	r3, [r7, #23]
 800bcb0:	2b00      	cmp	r3, #0
 800bcb2:	d101      	bne.n	800bcb8 <LmHandlerDeviceTimeReq+0x20>
  {
    return LORAMAC_HANDLER_SUCCESS;
 800bcb4:	2300      	movs	r3, #0
 800bcb6:	e001      	b.n	800bcbc <LmHandlerDeviceTimeReq+0x24>
  }
  else
  {
    return LORAMAC_HANDLER_ERROR;
 800bcb8:	f04f 33ff 	mov.w	r3, #4294967295
  }
}
 800bcbc:	4618      	mov	r0, r3
 800bcbe:	3718      	adds	r7, #24
 800bcc0:	46bd      	mov	sp, r7
 800bcc2:	bd80      	pop	{r7, pc}

0800bcc4 <McpsConfirm>:
  }
}
#endif /* LORAMAC_CLASSB_ENABLED == 1 */

static void McpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 800bcc4:	b580      	push	{r7, lr}
 800bcc6:	b082      	sub	sp, #8
 800bcc8:	af00      	add	r7, sp, #0
 800bcca:	6078      	str	r0, [r7, #4]
  TxParams.IsMcpsConfirm = 1;
 800bccc:	4b15      	ldr	r3, [pc, #84]	; (800bd24 <McpsConfirm+0x60>)
 800bcce:	2201      	movs	r2, #1
 800bcd0:	701a      	strb	r2, [r3, #0]
  TxParams.Status = mcpsConfirm->Status;
 800bcd2:	687b      	ldr	r3, [r7, #4]
 800bcd4:	785a      	ldrb	r2, [r3, #1]
 800bcd6:	4b13      	ldr	r3, [pc, #76]	; (800bd24 <McpsConfirm+0x60>)
 800bcd8:	705a      	strb	r2, [r3, #1]
  TxParams.Datarate = mcpsConfirm->Datarate;
 800bcda:	687b      	ldr	r3, [r7, #4]
 800bcdc:	789b      	ldrb	r3, [r3, #2]
 800bcde:	b25a      	sxtb	r2, r3
 800bce0:	4b10      	ldr	r3, [pc, #64]	; (800bd24 <McpsConfirm+0x60>)
 800bce2:	711a      	strb	r2, [r3, #4]
  TxParams.UplinkCounter = mcpsConfirm->UpLinkCounter;
 800bce4:	687b      	ldr	r3, [r7, #4]
 800bce6:	68db      	ldr	r3, [r3, #12]
 800bce8:	4a0e      	ldr	r2, [pc, #56]	; (800bd24 <McpsConfirm+0x60>)
 800bcea:	6093      	str	r3, [r2, #8]
  TxParams.TxPower = mcpsConfirm->TxPower;
 800bcec:	687b      	ldr	r3, [r7, #4]
 800bcee:	f993 2003 	ldrsb.w	r2, [r3, #3]
 800bcf2:	4b0c      	ldr	r3, [pc, #48]	; (800bd24 <McpsConfirm+0x60>)
 800bcf4:	751a      	strb	r2, [r3, #20]
  TxParams.Channel = mcpsConfirm->Channel;
 800bcf6:	687b      	ldr	r3, [r7, #4]
 800bcf8:	691b      	ldr	r3, [r3, #16]
 800bcfa:	b2da      	uxtb	r2, r3
 800bcfc:	4b09      	ldr	r3, [pc, #36]	; (800bd24 <McpsConfirm+0x60>)
 800bcfe:	755a      	strb	r2, [r3, #21]
  TxParams.AckReceived = mcpsConfirm->AckReceived;
 800bd00:	687b      	ldr	r3, [r7, #4]
 800bd02:	791b      	ldrb	r3, [r3, #4]
 800bd04:	461a      	mov	r2, r3
 800bd06:	4b07      	ldr	r3, [pc, #28]	; (800bd24 <McpsConfirm+0x60>)
 800bd08:	70da      	strb	r2, [r3, #3]

  LmHandlerCallbacks.OnTxData(&TxParams);
 800bd0a:	4b07      	ldr	r3, [pc, #28]	; (800bd28 <McpsConfirm+0x64>)
 800bd0c:	691b      	ldr	r3, [r3, #16]
 800bd0e:	4805      	ldr	r0, [pc, #20]	; (800bd24 <McpsConfirm+0x60>)
 800bd10:	4798      	blx	r3

  LmHandlerPackagesNotify(PACKAGE_MCPS_CONFIRM, mcpsConfirm);
 800bd12:	6879      	ldr	r1, [r7, #4]
 800bd14:	2000      	movs	r0, #0
 800bd16:	f000 f8ed 	bl	800bef4 <LmHandlerPackagesNotify>
}
 800bd1a:	bf00      	nop
 800bd1c:	3708      	adds	r7, #8
 800bd1e:	46bd      	mov	sp, r7
 800bd20:	bd80      	pop	{r7, pc}
 800bd22:	bf00      	nop
 800bd24:	200003c4 	.word	0x200003c4
 800bd28:	2000038c 	.word	0x2000038c

0800bd2c <McpsIndication>:

static void McpsIndication(McpsIndication_t *mcpsIndication)
{
 800bd2c:	b580      	push	{r7, lr}
 800bd2e:	b088      	sub	sp, #32
 800bd30:	af00      	add	r7, sp, #0
 800bd32:	6078      	str	r0, [r7, #4]
  LmHandlerAppData_t appData;
  DeviceClass_t deviceClass;
  RxParams.IsMcpsIndication = 1;
 800bd34:	4b2c      	ldr	r3, [pc, #176]	; (800bde8 <McpsIndication+0xbc>)
 800bd36:	2201      	movs	r2, #1
 800bd38:	701a      	strb	r2, [r3, #0]
  RxParams.Status = mcpsIndication->Status;
 800bd3a:	687b      	ldr	r3, [r7, #4]
 800bd3c:	785a      	ldrb	r2, [r3, #1]
 800bd3e:	4b2a      	ldr	r3, [pc, #168]	; (800bde8 <McpsIndication+0xbc>)
 800bd40:	705a      	strb	r2, [r3, #1]

  if (RxParams.Status != LORAMAC_EVENT_INFO_STATUS_OK)
 800bd42:	4b29      	ldr	r3, [pc, #164]	; (800bde8 <McpsIndication+0xbc>)
 800bd44:	785b      	ldrb	r3, [r3, #1]
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d14a      	bne.n	800bde0 <McpsIndication+0xb4>
  {
    return;
  }

  if (mcpsIndication->BufferSize > 0)
 800bd4a:	687b      	ldr	r3, [r7, #4]
 800bd4c:	7b1b      	ldrb	r3, [r3, #12]
 800bd4e:	2b00      	cmp	r3, #0
 800bd50:	d028      	beq.n	800bda4 <McpsIndication+0x78>
  {
    RxParams.Datarate = mcpsIndication->RxDatarate;
 800bd52:	687b      	ldr	r3, [r7, #4]
 800bd54:	791b      	ldrb	r3, [r3, #4]
 800bd56:	b25a      	sxtb	r2, r3
 800bd58:	4b23      	ldr	r3, [pc, #140]	; (800bde8 <McpsIndication+0xbc>)
 800bd5a:	709a      	strb	r2, [r3, #2]
    RxParams.Rssi = mcpsIndication->Rssi;
 800bd5c:	687b      	ldr	r3, [r7, #4]
 800bd5e:	f9b3 300e 	ldrsh.w	r3, [r3, #14]
 800bd62:	b25a      	sxtb	r2, r3
 800bd64:	4b20      	ldr	r3, [pc, #128]	; (800bde8 <McpsIndication+0xbc>)
 800bd66:	70da      	strb	r2, [r3, #3]
    RxParams.Snr = mcpsIndication->Snr;
 800bd68:	687b      	ldr	r3, [r7, #4]
 800bd6a:	f993 2010 	ldrsb.w	r2, [r3, #16]
 800bd6e:	4b1e      	ldr	r3, [pc, #120]	; (800bde8 <McpsIndication+0xbc>)
 800bd70:	711a      	strb	r2, [r3, #4]
    RxParams.DownlinkCounter = mcpsIndication->DownLinkCounter;
 800bd72:	687b      	ldr	r3, [r7, #4]
 800bd74:	695b      	ldr	r3, [r3, #20]
 800bd76:	4a1c      	ldr	r2, [pc, #112]	; (800bde8 <McpsIndication+0xbc>)
 800bd78:	6093      	str	r3, [r2, #8]
    RxParams.RxSlot = mcpsIndication->RxSlot;
 800bd7a:	687b      	ldr	r3, [r7, #4]
 800bd7c:	7c5b      	ldrb	r3, [r3, #17]
 800bd7e:	b25a      	sxtb	r2, r3
 800bd80:	4b19      	ldr	r3, [pc, #100]	; (800bde8 <McpsIndication+0xbc>)
 800bd82:	731a      	strb	r2, [r3, #12]

    appData.Port = mcpsIndication->Port;
 800bd84:	687b      	ldr	r3, [r7, #4]
 800bd86:	78db      	ldrb	r3, [r3, #3]
 800bd88:	763b      	strb	r3, [r7, #24]
    appData.BufferSize = mcpsIndication->BufferSize;
 800bd8a:	687b      	ldr	r3, [r7, #4]
 800bd8c:	7b1b      	ldrb	r3, [r3, #12]
 800bd8e:	767b      	strb	r3, [r7, #25]
    appData.Buffer = mcpsIndication->Buffer;
 800bd90:	687b      	ldr	r3, [r7, #4]
 800bd92:	689b      	ldr	r3, [r3, #8]
 800bd94:	61fb      	str	r3, [r7, #28]

    LmHandlerCallbacks.OnRxData(&appData, &RxParams);
 800bd96:	4b15      	ldr	r3, [pc, #84]	; (800bdec <McpsIndication+0xc0>)
 800bd98:	695b      	ldr	r3, [r3, #20]
 800bd9a:	f107 0218 	add.w	r2, r7, #24
 800bd9e:	4912      	ldr	r1, [pc, #72]	; (800bde8 <McpsIndication+0xbc>)
 800bda0:	4610      	mov	r0, r2
 800bda2:	4798      	blx	r3
  }

  /* Call packages RxProcess function */
  LmHandlerPackagesNotify(PACKAGE_MCPS_INDICATION, mcpsIndication);
 800bda4:	6879      	ldr	r1, [r7, #4]
 800bda6:	2001      	movs	r0, #1
 800bda8:	f000 f8a4 	bl	800bef4 <LmHandlerPackagesNotify>
  LmHandlerGetCurrentClass(&deviceClass);
 800bdac:	f107 0317 	add.w	r3, r7, #23
 800bdb0:	4618      	mov	r0, r3
 800bdb2:	f7ff ff2b 	bl	800bc0c <LmHandlerGetCurrentClass>
  if ((mcpsIndication->FramePending == true) && (deviceClass == CLASS_A))
 800bdb6:	687b      	ldr	r3, [r7, #4]
 800bdb8:	795b      	ldrb	r3, [r3, #5]
 800bdba:	2b01      	cmp	r3, #1
 800bdbc:	d111      	bne.n	800bde2 <McpsIndication+0xb6>
 800bdbe:	7dfb      	ldrb	r3, [r7, #23]
 800bdc0:	2b00      	cmp	r3, #0
 800bdc2:	d10e      	bne.n	800bde2 <McpsIndication+0xb6>
  {
    /* The server signals that it has pending data to be sent. */
    /* We schedule an uplink as soon as possible to flush the server. */

    /* Send an empty message */
    LmHandlerAppData_t appData =
 800bdc4:	2300      	movs	r3, #0
 800bdc6:	733b      	strb	r3, [r7, #12]
 800bdc8:	2300      	movs	r3, #0
 800bdca:	737b      	strb	r3, [r7, #13]
 800bdcc:	2300      	movs	r3, #0
 800bdce:	613b      	str	r3, [r7, #16]
    {
      .Buffer = NULL,
      .BufferSize = 0,
      .Port = 0
    };
    LmHandlerSend(&appData, LORAMAC_HANDLER_UNCONFIRMED_MSG, NULL, true);
 800bdd0:	f107 000c 	add.w	r0, r7, #12
 800bdd4:	2301      	movs	r3, #1
 800bdd6:	2200      	movs	r2, #0
 800bdd8:	2100      	movs	r1, #0
 800bdda:	f7ff fd8d 	bl	800b8f8 <LmHandlerSend>
 800bdde:	e000      	b.n	800bde2 <McpsIndication+0xb6>
    return;
 800bde0:	bf00      	nop
  }
}
 800bde2:	3720      	adds	r7, #32
 800bde4:	46bd      	mov	sp, r7
 800bde6:	bd80      	pop	{r7, pc}
 800bde8:	20000144 	.word	0x20000144
 800bdec:	2000038c 	.word	0x2000038c

0800bdf0 <MlmeConfirm>:

static void MlmeConfirm(MlmeConfirm_t *mlmeConfirm)
{
 800bdf0:	b580      	push	{r7, lr}
 800bdf2:	b08c      	sub	sp, #48	; 0x30
 800bdf4:	af00      	add	r7, sp, #0
 800bdf6:	6078      	str	r0, [r7, #4]
  TxParams.IsMcpsConfirm = 0;
 800bdf8:	4b20      	ldr	r3, [pc, #128]	; (800be7c <MlmeConfirm+0x8c>)
 800bdfa:	2200      	movs	r2, #0
 800bdfc:	701a      	strb	r2, [r3, #0]
  TxParams.Status = mlmeConfirm->Status;
 800bdfe:	687b      	ldr	r3, [r7, #4]
 800be00:	785a      	ldrb	r2, [r3, #1]
 800be02:	4b1e      	ldr	r3, [pc, #120]	; (800be7c <MlmeConfirm+0x8c>)
 800be04:	705a      	strb	r2, [r3, #1]

  LmHandlerPackagesNotify(PACKAGE_MLME_CONFIRM, mlmeConfirm);
 800be06:	6879      	ldr	r1, [r7, #4]
 800be08:	2002      	movs	r0, #2
 800be0a:	f000 f873 	bl	800bef4 <LmHandlerPackagesNotify>

  switch (mlmeConfirm->MlmeRequest)
 800be0e:	687b      	ldr	r3, [r7, #4]
 800be10:	781b      	ldrb	r3, [r3, #0]
 800be12:	2b0a      	cmp	r3, #10
 800be14:	d028      	beq.n	800be68 <MlmeConfirm+0x78>
 800be16:	2b0a      	cmp	r3, #10
 800be18:	dc28      	bgt.n	800be6c <MlmeConfirm+0x7c>
 800be1a:	2b01      	cmp	r3, #1
 800be1c:	d002      	beq.n	800be24 <MlmeConfirm+0x34>
 800be1e:	2b04      	cmp	r3, #4
 800be20:	d026      	beq.n	800be70 <MlmeConfirm+0x80>
      }
    }
    break;
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
      break;
 800be22:	e023      	b.n	800be6c <MlmeConfirm+0x7c>
      mibReq.Type = MIB_DEV_ADDR;
 800be24:	2306      	movs	r3, #6
 800be26:	733b      	strb	r3, [r7, #12]
      LoRaMacMibGetRequestConfirm(&mibReq);
 800be28:	f107 030c 	add.w	r3, r7, #12
 800be2c:	4618      	mov	r0, r3
 800be2e:	f004 fadb 	bl	80103e8 <LoRaMacMibGetRequestConfirm>
      CommissioningParams.DevAddr = mibReq.Param.DevAddr;
 800be32:	693b      	ldr	r3, [r7, #16]
 800be34:	4a12      	ldr	r2, [pc, #72]	; (800be80 <MlmeConfirm+0x90>)
 800be36:	6153      	str	r3, [r2, #20]
      LmHandlerGetTxDatarate(&JoinParams.Datarate);
 800be38:	4812      	ldr	r0, [pc, #72]	; (800be84 <MlmeConfirm+0x94>)
 800be3a:	f7ff ff07 	bl	800bc4c <LmHandlerGetTxDatarate>
      if (mlmeConfirm->Status == LORAMAC_EVENT_INFO_STATUS_OK)
 800be3e:	687b      	ldr	r3, [r7, #4]
 800be40:	785b      	ldrb	r3, [r3, #1]
 800be42:	2b00      	cmp	r3, #0
 800be44:	d108      	bne.n	800be58 <MlmeConfirm+0x68>
        JoinParams.Status = LORAMAC_HANDLER_SUCCESS;
 800be46:	4b0f      	ldr	r3, [pc, #60]	; (800be84 <MlmeConfirm+0x94>)
 800be48:	2200      	movs	r2, #0
 800be4a:	705a      	strb	r2, [r3, #1]
        LmHandlerRequestClass(LmHandlerParams.DefaultClass);
 800be4c:	4b0e      	ldr	r3, [pc, #56]	; (800be88 <MlmeConfirm+0x98>)
 800be4e:	785b      	ldrb	r3, [r3, #1]
 800be50:	4618      	mov	r0, r3
 800be52:	f7ff fe27 	bl	800baa4 <LmHandlerRequestClass>
 800be56:	e002      	b.n	800be5e <MlmeConfirm+0x6e>
        JoinParams.Status = LORAMAC_HANDLER_ERROR;
 800be58:	4b0a      	ldr	r3, [pc, #40]	; (800be84 <MlmeConfirm+0x94>)
 800be5a:	22ff      	movs	r2, #255	; 0xff
 800be5c:	705a      	strb	r2, [r3, #1]
      LmHandlerCallbacks.OnJoinRequest(&JoinParams);
 800be5e:	4b0b      	ldr	r3, [pc, #44]	; (800be8c <MlmeConfirm+0x9c>)
 800be60:	68db      	ldr	r3, [r3, #12]
 800be62:	4808      	ldr	r0, [pc, #32]	; (800be84 <MlmeConfirm+0x94>)
 800be64:	4798      	blx	r3
    break;
 800be66:	e004      	b.n	800be72 <MlmeConfirm+0x82>
    break;
 800be68:	bf00      	nop
 800be6a:	e002      	b.n	800be72 <MlmeConfirm+0x82>
      break;
 800be6c:	bf00      	nop
 800be6e:	e000      	b.n	800be72 <MlmeConfirm+0x82>
    break;
 800be70:	bf00      	nop
  }
}
 800be72:	bf00      	nop
 800be74:	3730      	adds	r7, #48	; 0x30
 800be76:	46bd      	mov	sp, r7
 800be78:	bd80      	pop	{r7, pc}
 800be7a:	bf00      	nop
 800be7c:	200003c4 	.word	0x200003c4
 800be80:	2000011c 	.word	0x2000011c
 800be84:	20000140 	.word	0x20000140
 800be88:	20000384 	.word	0x20000384
 800be8c:	2000038c 	.word	0x2000038c

0800be90 <MlmeIndication>:

static void MlmeIndication(MlmeIndication_t *mlmeIndication)
{
 800be90:	b480      	push	{r7}
 800be92:	b083      	sub	sp, #12
 800be94:	af00      	add	r7, sp, #0
 800be96:	6078      	str	r0, [r7, #4]
  RxParams.IsMcpsIndication = 0;
 800be98:	4b06      	ldr	r3, [pc, #24]	; (800beb4 <MlmeIndication+0x24>)
 800be9a:	2200      	movs	r2, #0
 800be9c:	701a      	strb	r2, [r3, #0]
  RxParams.Status = mlmeIndication->Status;
 800be9e:	687b      	ldr	r3, [r7, #4]
 800bea0:	785a      	ldrb	r2, [r3, #1]
 800bea2:	4b04      	ldr	r3, [pc, #16]	; (800beb4 <MlmeIndication+0x24>)
 800bea4:	705a      	strb	r2, [r3, #1]
      }
      break;
    }
#endif /* LORAMAC_CLASSB_ENABLED == 1 */
    default:
      break;
 800bea6:	bf00      	nop
  }
}
 800bea8:	bf00      	nop
 800beaa:	370c      	adds	r7, #12
 800beac:	46bd      	mov	sp, r7
 800beae:	bc80      	pop	{r7}
 800beb0:	4770      	bx	lr
 800beb2:	bf00      	nop
 800beb4:	20000144 	.word	0x20000144

0800beb8 <LmHandlerPackageIsInitialized>:

static bool LmHandlerPackageIsInitialized(uint8_t id)
{
 800beb8:	b580      	push	{r7, lr}
 800beba:	b082      	sub	sp, #8
 800bebc:	af00      	add	r7, sp, #0
 800bebe:	4603      	mov	r3, r0
 800bec0:	71fb      	strb	r3, [r7, #7]
  if ((id < PKG_MAX_NUMBER) && (LmHandlerPackages[id]->IsInitialized != NULL))
 800bec2:	79fb      	ldrb	r3, [r7, #7]
 800bec4:	2b04      	cmp	r3, #4
 800bec6:	d80e      	bhi.n	800bee6 <LmHandlerPackageIsInitialized+0x2e>
 800bec8:	79fb      	ldrb	r3, [r7, #7]
 800beca:	4a09      	ldr	r2, [pc, #36]	; (800bef0 <LmHandlerPackageIsInitialized+0x38>)
 800becc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bed0:	689b      	ldr	r3, [r3, #8]
 800bed2:	2b00      	cmp	r3, #0
 800bed4:	d007      	beq.n	800bee6 <LmHandlerPackageIsInitialized+0x2e>
  {
    return LmHandlerPackages[id]->IsInitialized();
 800bed6:	79fb      	ldrb	r3, [r7, #7]
 800bed8:	4a05      	ldr	r2, [pc, #20]	; (800bef0 <LmHandlerPackageIsInitialized+0x38>)
 800beda:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bede:	689b      	ldr	r3, [r3, #8]
 800bee0:	4798      	blx	r3
 800bee2:	4603      	mov	r3, r0
 800bee4:	e000      	b.n	800bee8 <LmHandlerPackageIsInitialized+0x30>
  }
  else
  {
    return false;
 800bee6:	2300      	movs	r3, #0
  }
}
 800bee8:	4618      	mov	r0, r3
 800beea:	3708      	adds	r7, #8
 800beec:	46bd      	mov	sp, r7
 800beee:	bd80      	pop	{r7, pc}
 800bef0:	20000370 	.word	0x20000370

0800bef4 <LmHandlerPackagesNotify>:

static void LmHandlerPackagesNotify(PackageNotifyTypes_t notifyType, void *params)
{
 800bef4:	b580      	push	{r7, lr}
 800bef6:	b084      	sub	sp, #16
 800bef8:	af00      	add	r7, sp, #0
 800befa:	4603      	mov	r3, r0
 800befc:	6039      	str	r1, [r7, #0]
 800befe:	71fb      	strb	r3, [r7, #7]
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800bf00:	2300      	movs	r3, #0
 800bf02:	73fb      	strb	r3, [r7, #15]
 800bf04:	e067      	b.n	800bfd6 <LmHandlerPackagesNotify+0xe2>
  {
    if (LmHandlerPackages[i] != NULL)
 800bf06:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bf0a:	4a37      	ldr	r2, [pc, #220]	; (800bfe8 <LmHandlerPackagesNotify+0xf4>)
 800bf0c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bf10:	2b00      	cmp	r3, #0
 800bf12:	d051      	beq.n	800bfb8 <LmHandlerPackagesNotify+0xc4>
    {
      switch (notifyType)
 800bf14:	79fb      	ldrb	r3, [r7, #7]
 800bf16:	2b02      	cmp	r3, #2
 800bf18:	d03d      	beq.n	800bf96 <LmHandlerPackagesNotify+0xa2>
 800bf1a:	2b02      	cmp	r3, #2
 800bf1c:	dc4e      	bgt.n	800bfbc <LmHandlerPackagesNotify+0xc8>
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d002      	beq.n	800bf28 <LmHandlerPackagesNotify+0x34>
 800bf22:	2b01      	cmp	r3, #1
 800bf24:	d011      	beq.n	800bf4a <LmHandlerPackagesNotify+0x56>
            LmHandlerPackages[i]->OnMlmeConfirmProcess(params);
          }
          break;
        }
        default:
          break;
 800bf26:	e049      	b.n	800bfbc <LmHandlerPackagesNotify+0xc8>
          if (LmHandlerPackages[i]->OnMcpsConfirmProcess != NULL)
 800bf28:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bf2c:	4a2e      	ldr	r2, [pc, #184]	; (800bfe8 <LmHandlerPackagesNotify+0xf4>)
 800bf2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bf32:	695b      	ldr	r3, [r3, #20]
 800bf34:	2b00      	cmp	r3, #0
 800bf36:	d043      	beq.n	800bfc0 <LmHandlerPackagesNotify+0xcc>
            LmHandlerPackages[i]->OnMcpsConfirmProcess(params);
 800bf38:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bf3c:	4a2a      	ldr	r2, [pc, #168]	; (800bfe8 <LmHandlerPackagesNotify+0xf4>)
 800bf3e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bf42:	695b      	ldr	r3, [r3, #20]
 800bf44:	6838      	ldr	r0, [r7, #0]
 800bf46:	4798      	blx	r3
          break;
 800bf48:	e03a      	b.n	800bfc0 <LmHandlerPackagesNotify+0xcc>
          if ((LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL) &&
 800bf4a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bf4e:	4a26      	ldr	r2, [pc, #152]	; (800bfe8 <LmHandlerPackagesNotify+0xf4>)
 800bf50:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bf54:	699b      	ldr	r3, [r3, #24]
 800bf56:	2b00      	cmp	r3, #0
 800bf58:	d034      	beq.n	800bfc4 <LmHandlerPackagesNotify+0xd0>
              ((LmHandlerPackages[i]->Port == ((McpsIndication_t *)params)->Port) ||
 800bf5a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bf5e:	4a22      	ldr	r2, [pc, #136]	; (800bfe8 <LmHandlerPackagesNotify+0xf4>)
 800bf60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bf64:	781a      	ldrb	r2, [r3, #0]
 800bf66:	683b      	ldr	r3, [r7, #0]
 800bf68:	78db      	ldrb	r3, [r3, #3]
          if ((LmHandlerPackages[i]->OnMcpsIndicationProcess != NULL) &&
 800bf6a:	429a      	cmp	r2, r3
 800bf6c:	d00a      	beq.n	800bf84 <LmHandlerPackagesNotify+0x90>
              ((LmHandlerPackages[i]->Port == ((McpsIndication_t *)params)->Port) ||
 800bf6e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bf72:	2b00      	cmp	r3, #0
 800bf74:	d126      	bne.n	800bfc4 <LmHandlerPackagesNotify+0xd0>
               ((i == PACKAGE_ID_COMPLIANCE) && (LmHandlerPackages[PACKAGE_ID_COMPLIANCE]->IsRunning()))))
 800bf76:	4b1c      	ldr	r3, [pc, #112]	; (800bfe8 <LmHandlerPackagesNotify+0xf4>)
 800bf78:	681b      	ldr	r3, [r3, #0]
 800bf7a:	68db      	ldr	r3, [r3, #12]
 800bf7c:	4798      	blx	r3
 800bf7e:	4603      	mov	r3, r0
 800bf80:	2b00      	cmp	r3, #0
 800bf82:	d01f      	beq.n	800bfc4 <LmHandlerPackagesNotify+0xd0>
            LmHandlerPackages[i]->OnMcpsIndicationProcess(params);
 800bf84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bf88:	4a17      	ldr	r2, [pc, #92]	; (800bfe8 <LmHandlerPackagesNotify+0xf4>)
 800bf8a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bf8e:	699b      	ldr	r3, [r3, #24]
 800bf90:	6838      	ldr	r0, [r7, #0]
 800bf92:	4798      	blx	r3
          break;
 800bf94:	e016      	b.n	800bfc4 <LmHandlerPackagesNotify+0xd0>
          if (LmHandlerPackages[i]->OnMlmeConfirmProcess != NULL)
 800bf96:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bf9a:	4a13      	ldr	r2, [pc, #76]	; (800bfe8 <LmHandlerPackagesNotify+0xf4>)
 800bf9c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bfa0:	69db      	ldr	r3, [r3, #28]
 800bfa2:	2b00      	cmp	r3, #0
 800bfa4:	d010      	beq.n	800bfc8 <LmHandlerPackagesNotify+0xd4>
            LmHandlerPackages[i]->OnMlmeConfirmProcess(params);
 800bfa6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bfaa:	4a0f      	ldr	r2, [pc, #60]	; (800bfe8 <LmHandlerPackagesNotify+0xf4>)
 800bfac:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800bfb0:	69db      	ldr	r3, [r3, #28]
 800bfb2:	6838      	ldr	r0, [r7, #0]
 800bfb4:	4798      	blx	r3
          break;
 800bfb6:	e007      	b.n	800bfc8 <LmHandlerPackagesNotify+0xd4>
      }
    }
 800bfb8:	bf00      	nop
 800bfba:	e006      	b.n	800bfca <LmHandlerPackagesNotify+0xd6>
          break;
 800bfbc:	bf00      	nop
 800bfbe:	e004      	b.n	800bfca <LmHandlerPackagesNotify+0xd6>
          break;
 800bfc0:	bf00      	nop
 800bfc2:	e002      	b.n	800bfca <LmHandlerPackagesNotify+0xd6>
          break;
 800bfc4:	bf00      	nop
 800bfc6:	e000      	b.n	800bfca <LmHandlerPackagesNotify+0xd6>
          break;
 800bfc8:	bf00      	nop
  for (int8_t i = 0; i < PKG_MAX_NUMBER; i++)
 800bfca:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bfce:	b2db      	uxtb	r3, r3
 800bfd0:	3301      	adds	r3, #1
 800bfd2:	b2db      	uxtb	r3, r3
 800bfd4:	73fb      	strb	r3, [r7, #15]
 800bfd6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800bfda:	2b04      	cmp	r3, #4
 800bfdc:	dd93      	ble.n	800bf06 <LmHandlerPackagesNotify+0x12>
  }
}
 800bfde:	bf00      	nop
 800bfe0:	bf00      	nop
 800bfe2:	3710      	adds	r7, #16
 800bfe4:	46bd      	mov	sp, r7
 800bfe6:	bd80      	pop	{r7, pc}
 800bfe8:	20000370 	.word	0x20000370

0800bfec <DisplayClassUpdate>:

static void DisplayClassUpdate(DeviceClass_t deviceClass)
{
 800bfec:	b580      	push	{r7, lr}
 800bfee:	b084      	sub	sp, #16
 800bff0:	af02      	add	r7, sp, #8
 800bff2:	4603      	mov	r3, r0
 800bff4:	71fb      	strb	r3, [r7, #7]
  MW_LOG(TS_OFF, VLEVEL_M, "Switch to Class %c done\r\n", "ABC"[deviceClass]);
 800bff6:	79fb      	ldrb	r3, [r7, #7]
 800bff8:	4a06      	ldr	r2, [pc, #24]	; (800c014 <DisplayClassUpdate+0x28>)
 800bffa:	5cd3      	ldrb	r3, [r2, r3]
 800bffc:	9300      	str	r3, [sp, #0]
 800bffe:	4b06      	ldr	r3, [pc, #24]	; (800c018 <DisplayClassUpdate+0x2c>)
 800c000:	2200      	movs	r2, #0
 800c002:	2100      	movs	r1, #0
 800c004:	2002      	movs	r0, #2
 800c006:	f00c fc6f 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
}
 800c00a:	bf00      	nop
 800c00c:	3708      	adds	r7, #8
 800c00e:	46bd      	mov	sp, r7
 800c010:	bd80      	pop	{r7, pc}
 800c012:	bf00      	nop
 800c014:	0801a5bc 	.word	0x0801a5bc
 800c018:	0801a5a0 	.word	0x0801a5a0

0800c01c <LmphCompliancePackageFactory>:
  .OnDeviceTimeRequest =        NULL,                           /* To be initialized by LmHandler */
};

/* Exported functions ---------------------------------------------------------*/
LmhPackage_t *LmphCompliancePackageFactory(void)
{
 800c01c:	b480      	push	{r7}
 800c01e:	af00      	add	r7, sp, #0
  return &LmhpCompliancePackage;
 800c020:	4b02      	ldr	r3, [pc, #8]	; (800c02c <LmphCompliancePackageFactory+0x10>)
}
 800c022:	4618      	mov	r0, r3
 800c024:	46bd      	mov	sp, r7
 800c026:	bc80      	pop	{r7}
 800c028:	4770      	bx	lr
 800c02a:	bf00      	nop
 800c02c:	2000015c 	.word	0x2000015c

0800c030 <LmhpComplianceInit>:

/* Private  functions ---------------------------------------------------------*/
static void LmhpComplianceInit(void *params, uint8_t *dataBuffer, uint8_t dataBufferMaxSize)
{
 800c030:	b480      	push	{r7}
 800c032:	b085      	sub	sp, #20
 800c034:	af00      	add	r7, sp, #0
 800c036:	60f8      	str	r0, [r7, #12]
 800c038:	60b9      	str	r1, [r7, #8]
 800c03a:	4613      	mov	r3, r2
 800c03c:	71fb      	strb	r3, [r7, #7]
  if ((params != NULL) && (dataBuffer != NULL))
 800c03e:	68fb      	ldr	r3, [r7, #12]
 800c040:	2b00      	cmp	r3, #0
 800c042:	d00f      	beq.n	800c064 <LmhpComplianceInit+0x34>
 800c044:	68bb      	ldr	r3, [r7, #8]
 800c046:	2b00      	cmp	r3, #0
 800c048:	d00c      	beq.n	800c064 <LmhpComplianceInit+0x34>
  {
    LmhpComplianceParams = (LmhpComplianceParams_t *)params;
 800c04a:	4a0c      	ldr	r2, [pc, #48]	; (800c07c <LmhpComplianceInit+0x4c>)
 800c04c:	68fb      	ldr	r3, [r7, #12]
 800c04e:	6013      	str	r3, [r2, #0]
    ComplianceTestState.DataBuffer = dataBuffer;
 800c050:	4a0b      	ldr	r2, [pc, #44]	; (800c080 <LmhpComplianceInit+0x50>)
 800c052:	68bb      	ldr	r3, [r7, #8]
 800c054:	6093      	str	r3, [r2, #8]
    ComplianceTestState.DataBufferMaxSize = dataBufferMaxSize;
 800c056:	4a0a      	ldr	r2, [pc, #40]	; (800c080 <LmhpComplianceInit+0x50>)
 800c058:	79fb      	ldrb	r3, [r7, #7]
 800c05a:	7193      	strb	r3, [r2, #6]
    ComplianceTestState.Initialized = true;
 800c05c:	4b08      	ldr	r3, [pc, #32]	; (800c080 <LmhpComplianceInit+0x50>)
 800c05e:	2201      	movs	r2, #1
 800c060:	701a      	strb	r2, [r3, #0]
 800c062:	e006      	b.n	800c072 <LmhpComplianceInit+0x42>
  }
  else
  {
    LmhpComplianceParams = NULL;
 800c064:	4b05      	ldr	r3, [pc, #20]	; (800c07c <LmhpComplianceInit+0x4c>)
 800c066:	2200      	movs	r2, #0
 800c068:	601a      	str	r2, [r3, #0]
    ComplianceTestState.Initialized = false;
 800c06a:	4b05      	ldr	r3, [pc, #20]	; (800c080 <LmhpComplianceInit+0x50>)
 800c06c:	2200      	movs	r2, #0
 800c06e:	701a      	strb	r2, [r3, #0]
  }
}
 800c070:	bf00      	nop
 800c072:	bf00      	nop
 800c074:	3714      	adds	r7, #20
 800c076:	46bd      	mov	sp, r7
 800c078:	bc80      	pop	{r7}
 800c07a:	4770      	bx	lr
 800c07c:	200004fc 	.word	0x200004fc
 800c080:	200004e8 	.word	0x200004e8

0800c084 <LmhpComplianceIsInitialized>:

static bool LmhpComplianceIsInitialized(void)
{
 800c084:	b480      	push	{r7}
 800c086:	af00      	add	r7, sp, #0
  return ComplianceTestState.Initialized;
 800c088:	4b02      	ldr	r3, [pc, #8]	; (800c094 <LmhpComplianceIsInitialized+0x10>)
 800c08a:	781b      	ldrb	r3, [r3, #0]
}
 800c08c:	4618      	mov	r0, r3
 800c08e:	46bd      	mov	sp, r7
 800c090:	bc80      	pop	{r7}
 800c092:	4770      	bx	lr
 800c094:	200004e8 	.word	0x200004e8

0800c098 <LmhpComplianceIsRunning>:

static bool LmhpComplianceIsRunning(void)
{
 800c098:	b480      	push	{r7}
 800c09a:	af00      	add	r7, sp, #0
  if (ComplianceTestState.Initialized == false)
 800c09c:	4b07      	ldr	r3, [pc, #28]	; (800c0bc <LmhpComplianceIsRunning+0x24>)
 800c09e:	781b      	ldrb	r3, [r3, #0]
 800c0a0:	f083 0301 	eor.w	r3, r3, #1
 800c0a4:	b2db      	uxtb	r3, r3
 800c0a6:	2b00      	cmp	r3, #0
 800c0a8:	d001      	beq.n	800c0ae <LmhpComplianceIsRunning+0x16>
  {
    return false;
 800c0aa:	2300      	movs	r3, #0
 800c0ac:	e001      	b.n	800c0b2 <LmhpComplianceIsRunning+0x1a>
  }

  return ComplianceTestState.IsRunning;
 800c0ae:	4b03      	ldr	r3, [pc, #12]	; (800c0bc <LmhpComplianceIsRunning+0x24>)
 800c0b0:	785b      	ldrb	r3, [r3, #1]
}
 800c0b2:	4618      	mov	r0, r3
 800c0b4:	46bd      	mov	sp, r7
 800c0b6:	bc80      	pop	{r7}
 800c0b8:	4770      	bx	lr
 800c0ba:	bf00      	nop
 800c0bc:	200004e8 	.word	0x200004e8

0800c0c0 <LmhpComplianceOnMcpsConfirm>:

static void LmhpComplianceOnMcpsConfirm(McpsConfirm_t *mcpsConfirm)
{
 800c0c0:	b480      	push	{r7}
 800c0c2:	b083      	sub	sp, #12
 800c0c4:	af00      	add	r7, sp, #0
 800c0c6:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 800c0c8:	4b0f      	ldr	r3, [pc, #60]	; (800c108 <LmhpComplianceOnMcpsConfirm+0x48>)
 800c0ca:	781b      	ldrb	r3, [r3, #0]
 800c0cc:	f083 0301 	eor.w	r3, r3, #1
 800c0d0:	b2db      	uxtb	r3, r3
 800c0d2:	2b00      	cmp	r3, #0
 800c0d4:	d112      	bne.n	800c0fc <LmhpComplianceOnMcpsConfirm+0x3c>
  {
    return;
  }

  if ((ComplianceTestState.IsRunning == true) &&
 800c0d6:	4b0c      	ldr	r3, [pc, #48]	; (800c108 <LmhpComplianceOnMcpsConfirm+0x48>)
 800c0d8:	785b      	ldrb	r3, [r3, #1]
 800c0da:	2b00      	cmp	r3, #0
 800c0dc:	d00f      	beq.n	800c0fe <LmhpComplianceOnMcpsConfirm+0x3e>
      (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 800c0de:	687b      	ldr	r3, [r7, #4]
 800c0e0:	781b      	ldrb	r3, [r3, #0]
  if ((ComplianceTestState.IsRunning == true) &&
 800c0e2:	2b01      	cmp	r3, #1
 800c0e4:	d10b      	bne.n	800c0fe <LmhpComplianceOnMcpsConfirm+0x3e>
      (mcpsConfirm->AckReceived != 0))
 800c0e6:	687b      	ldr	r3, [r7, #4]
 800c0e8:	791b      	ldrb	r3, [r3, #4]
      (mcpsConfirm->McpsRequest == MCPS_CONFIRMED) &&
 800c0ea:	2b00      	cmp	r3, #0
 800c0ec:	d007      	beq.n	800c0fe <LmhpComplianceOnMcpsConfirm+0x3e>
  {
    /* Increment the compliance certification protocol downlink counter */
    ComplianceTestState.DownLinkCounter++;
 800c0ee:	4b06      	ldr	r3, [pc, #24]	; (800c108 <LmhpComplianceOnMcpsConfirm+0x48>)
 800c0f0:	899b      	ldrh	r3, [r3, #12]
 800c0f2:	3301      	adds	r3, #1
 800c0f4:	b29a      	uxth	r2, r3
 800c0f6:	4b04      	ldr	r3, [pc, #16]	; (800c108 <LmhpComplianceOnMcpsConfirm+0x48>)
 800c0f8:	819a      	strh	r2, [r3, #12]
 800c0fa:	e000      	b.n	800c0fe <LmhpComplianceOnMcpsConfirm+0x3e>
    return;
 800c0fc:	bf00      	nop
  }
}
 800c0fe:	370c      	adds	r7, #12
 800c100:	46bd      	mov	sp, r7
 800c102:	bc80      	pop	{r7}
 800c104:	4770      	bx	lr
 800c106:	bf00      	nop
 800c108:	200004e8 	.word	0x200004e8

0800c10c <LmhpComplianceOnMlmeConfirm>:

static void LmhpComplianceOnMlmeConfirm(MlmeConfirm_t *mlmeConfirm)
{
 800c10c:	b480      	push	{r7}
 800c10e:	b083      	sub	sp, #12
 800c110:	af00      	add	r7, sp, #0
 800c112:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 800c114:	4b0d      	ldr	r3, [pc, #52]	; (800c14c <LmhpComplianceOnMlmeConfirm+0x40>)
 800c116:	781b      	ldrb	r3, [r3, #0]
 800c118:	f083 0301 	eor.w	r3, r3, #1
 800c11c:	b2db      	uxtb	r3, r3
 800c11e:	2b00      	cmp	r3, #0
 800c120:	d10f      	bne.n	800c142 <LmhpComplianceOnMlmeConfirm+0x36>
  {
    return;
  }

  if (mlmeConfirm->MlmeRequest == MLME_LINK_CHECK)
 800c122:	687b      	ldr	r3, [r7, #4]
 800c124:	781b      	ldrb	r3, [r3, #0]
 800c126:	2b04      	cmp	r3, #4
 800c128:	d10c      	bne.n	800c144 <LmhpComplianceOnMlmeConfirm+0x38>
  {
    ComplianceTestState.LinkCheck = true;
 800c12a:	4b08      	ldr	r3, [pc, #32]	; (800c14c <LmhpComplianceOnMlmeConfirm+0x40>)
 800c12c:	2201      	movs	r2, #1
 800c12e:	739a      	strb	r2, [r3, #14]
    ComplianceTestState.DemodMargin = mlmeConfirm->DemodMargin;
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	7a1a      	ldrb	r2, [r3, #8]
 800c134:	4b05      	ldr	r3, [pc, #20]	; (800c14c <LmhpComplianceOnMlmeConfirm+0x40>)
 800c136:	73da      	strb	r2, [r3, #15]
    ComplianceTestState.NbGateways = mlmeConfirm->NbGateways;
 800c138:	687b      	ldr	r3, [r7, #4]
 800c13a:	7a5a      	ldrb	r2, [r3, #9]
 800c13c:	4b03      	ldr	r3, [pc, #12]	; (800c14c <LmhpComplianceOnMlmeConfirm+0x40>)
 800c13e:	741a      	strb	r2, [r3, #16]
 800c140:	e000      	b.n	800c144 <LmhpComplianceOnMlmeConfirm+0x38>
    return;
 800c142:	bf00      	nop
  }
}
 800c144:	370c      	adds	r7, #12
 800c146:	46bd      	mov	sp, r7
 800c148:	bc80      	pop	{r7}
 800c14a:	4770      	bx	lr
 800c14c:	200004e8 	.word	0x200004e8

0800c150 <LmhpComplianceTxProcess>:

static LmHandlerErrorStatus_t LmhpComplianceTxProcess(void)
{
 800c150:	b590      	push	{r4, r7, lr}
 800c152:	b085      	sub	sp, #20
 800c154:	af00      	add	r7, sp, #0
  if (ComplianceTestState.Initialized == false)
 800c156:	4b30      	ldr	r3, [pc, #192]	; (800c218 <LmhpComplianceTxProcess+0xc8>)
 800c158:	781b      	ldrb	r3, [r3, #0]
 800c15a:	f083 0301 	eor.w	r3, r3, #1
 800c15e:	b2db      	uxtb	r3, r3
 800c160:	2b00      	cmp	r3, #0
 800c162:	d002      	beq.n	800c16a <LmhpComplianceTxProcess+0x1a>
  {
    return LORAMAC_HANDLER_ERROR;
 800c164:	f04f 33ff 	mov.w	r3, #4294967295
 800c168:	e052      	b.n	800c210 <LmhpComplianceTxProcess+0xc0>
  }

  if (ComplianceTestState.LinkCheck == true)
 800c16a:	4b2b      	ldr	r3, [pc, #172]	; (800c218 <LmhpComplianceTxProcess+0xc8>)
 800c16c:	7b9b      	ldrb	r3, [r3, #14]
 800c16e:	2b00      	cmp	r3, #0
 800c170:	d019      	beq.n	800c1a6 <LmhpComplianceTxProcess+0x56>
  {
    ComplianceTestState.LinkCheck = false;
 800c172:	4b29      	ldr	r3, [pc, #164]	; (800c218 <LmhpComplianceTxProcess+0xc8>)
 800c174:	2200      	movs	r2, #0
 800c176:	739a      	strb	r2, [r3, #14]
    ComplianceTestState.DataBufferSize = 3;
 800c178:	4b27      	ldr	r3, [pc, #156]	; (800c218 <LmhpComplianceTxProcess+0xc8>)
 800c17a:	2203      	movs	r2, #3
 800c17c:	71da      	strb	r2, [r3, #7]
    ComplianceTestState.DataBuffer[0] = 5;
 800c17e:	4b26      	ldr	r3, [pc, #152]	; (800c218 <LmhpComplianceTxProcess+0xc8>)
 800c180:	689b      	ldr	r3, [r3, #8]
 800c182:	2205      	movs	r2, #5
 800c184:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.DataBuffer[1] = ComplianceTestState.DemodMargin;
 800c186:	4b24      	ldr	r3, [pc, #144]	; (800c218 <LmhpComplianceTxProcess+0xc8>)
 800c188:	689b      	ldr	r3, [r3, #8]
 800c18a:	3301      	adds	r3, #1
 800c18c:	4a22      	ldr	r2, [pc, #136]	; (800c218 <LmhpComplianceTxProcess+0xc8>)
 800c18e:	7bd2      	ldrb	r2, [r2, #15]
 800c190:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.DataBuffer[2] = ComplianceTestState.NbGateways;
 800c192:	4b21      	ldr	r3, [pc, #132]	; (800c218 <LmhpComplianceTxProcess+0xc8>)
 800c194:	689b      	ldr	r3, [r3, #8]
 800c196:	3302      	adds	r3, #2
 800c198:	4a1f      	ldr	r2, [pc, #124]	; (800c218 <LmhpComplianceTxProcess+0xc8>)
 800c19a:	7c12      	ldrb	r2, [r2, #16]
 800c19c:	701a      	strb	r2, [r3, #0]
    ComplianceTestState.State = 1;
 800c19e:	4b1e      	ldr	r3, [pc, #120]	; (800c218 <LmhpComplianceTxProcess+0xc8>)
 800c1a0:	2201      	movs	r2, #1
 800c1a2:	709a      	strb	r2, [r3, #2]
 800c1a4:	e01c      	b.n	800c1e0 <LmhpComplianceTxProcess+0x90>
  }
  else
  {
    switch (ComplianceTestState.State)
 800c1a6:	4b1c      	ldr	r3, [pc, #112]	; (800c218 <LmhpComplianceTxProcess+0xc8>)
 800c1a8:	789b      	ldrb	r3, [r3, #2]
 800c1aa:	2b01      	cmp	r3, #1
 800c1ac:	d005      	beq.n	800c1ba <LmhpComplianceTxProcess+0x6a>
 800c1ae:	2b04      	cmp	r3, #4
 800c1b0:	d116      	bne.n	800c1e0 <LmhpComplianceTxProcess+0x90>
    {
      case 4:
        ComplianceTestState.State = 1;
 800c1b2:	4b19      	ldr	r3, [pc, #100]	; (800c218 <LmhpComplianceTxProcess+0xc8>)
 800c1b4:	2201      	movs	r2, #1
 800c1b6:	709a      	strb	r2, [r3, #2]
        break;
 800c1b8:	e012      	b.n	800c1e0 <LmhpComplianceTxProcess+0x90>
      case 1:
        ComplianceTestState.DataBufferSize = 2;
 800c1ba:	4b17      	ldr	r3, [pc, #92]	; (800c218 <LmhpComplianceTxProcess+0xc8>)
 800c1bc:	2202      	movs	r2, #2
 800c1be:	71da      	strb	r2, [r3, #7]
        ComplianceTestState.DataBuffer[0] = ComplianceTestState.DownLinkCounter >> 8;
 800c1c0:	4b15      	ldr	r3, [pc, #84]	; (800c218 <LmhpComplianceTxProcess+0xc8>)
 800c1c2:	899b      	ldrh	r3, [r3, #12]
 800c1c4:	0a1b      	lsrs	r3, r3, #8
 800c1c6:	b29a      	uxth	r2, r3
 800c1c8:	4b13      	ldr	r3, [pc, #76]	; (800c218 <LmhpComplianceTxProcess+0xc8>)
 800c1ca:	689b      	ldr	r3, [r3, #8]
 800c1cc:	b2d2      	uxtb	r2, r2
 800c1ce:	701a      	strb	r2, [r3, #0]
        ComplianceTestState.DataBuffer[1] = ComplianceTestState.DownLinkCounter;
 800c1d0:	4b11      	ldr	r3, [pc, #68]	; (800c218 <LmhpComplianceTxProcess+0xc8>)
 800c1d2:	899a      	ldrh	r2, [r3, #12]
 800c1d4:	4b10      	ldr	r3, [pc, #64]	; (800c218 <LmhpComplianceTxProcess+0xc8>)
 800c1d6:	689b      	ldr	r3, [r3, #8]
 800c1d8:	3301      	adds	r3, #1
 800c1da:	b2d2      	uxtb	r2, r2
 800c1dc:	701a      	strb	r2, [r3, #0]
        break;
 800c1de:	bf00      	nop
    }
  }
  LmHandlerAppData_t appData =
 800c1e0:	23e0      	movs	r3, #224	; 0xe0
 800c1e2:	723b      	strb	r3, [r7, #8]
  {
    .Buffer = ComplianceTestState.DataBuffer,
    .BufferSize = ComplianceTestState.DataBufferSize,
 800c1e4:	4b0c      	ldr	r3, [pc, #48]	; (800c218 <LmhpComplianceTxProcess+0xc8>)
 800c1e6:	79db      	ldrb	r3, [r3, #7]
  LmHandlerAppData_t appData =
 800c1e8:	727b      	strb	r3, [r7, #9]
    .Buffer = ComplianceTestState.DataBuffer,
 800c1ea:	4b0b      	ldr	r3, [pc, #44]	; (800c218 <LmhpComplianceTxProcess+0xc8>)
 800c1ec:	689b      	ldr	r3, [r3, #8]
  LmHandlerAppData_t appData =
 800c1ee:	60fb      	str	r3, [r7, #12]
    .Port = COMPLIANCE_PORT
  };
  TimerTime_t nextTxIn = 0;
 800c1f0:	2300      	movs	r3, #0
 800c1f2:	607b      	str	r3, [r7, #4]

  /* Schedule next transmission */
  TimerStart(&ComplianceTxNextPacketTimer);
 800c1f4:	4809      	ldr	r0, [pc, #36]	; (800c21c <LmhpComplianceTxProcess+0xcc>)
 800c1f6:	f00d f981 	bl	80194fc <UTIL_TIMER_Start>

  return LmhpCompliancePackage.OnSendRequest(&appData, (LmHandlerMsgTypes_t)ComplianceTestState.IsTxConfirmed, &nextTxIn,
 800c1fa:	4b09      	ldr	r3, [pc, #36]	; (800c220 <LmhpComplianceTxProcess+0xd0>)
 800c1fc:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 800c1fe:	4b06      	ldr	r3, [pc, #24]	; (800c218 <LmhpComplianceTxProcess+0xc8>)
 800c200:	791b      	ldrb	r3, [r3, #4]
 800c202:	4619      	mov	r1, r3
 800c204:	1d3a      	adds	r2, r7, #4
 800c206:	f107 0008 	add.w	r0, r7, #8
 800c20a:	2301      	movs	r3, #1
 800c20c:	47a0      	blx	r4
 800c20e:	4603      	mov	r3, r0
                                             true);
}
 800c210:	4618      	mov	r0, r3
 800c212:	3714      	adds	r7, #20
 800c214:	46bd      	mov	sp, r7
 800c216:	bd90      	pop	{r4, r7, pc}
 800c218:	200004e8 	.word	0x200004e8
 800c21c:	200004d0 	.word	0x200004d0
 800c220:	2000015c 	.word	0x2000015c

0800c224 <LmhpComplianceOnMcpsIndication>:

static void LmhpComplianceOnMcpsIndication(McpsIndication_t *mcpsIndication)
{
 800c224:	b580      	push	{r7, lr}
 800c226:	b0a2      	sub	sp, #136	; 0x88
 800c228:	af02      	add	r7, sp, #8
 800c22a:	6078      	str	r0, [r7, #4]
  if (ComplianceTestState.Initialized == false)
 800c22c:	4bae      	ldr	r3, [pc, #696]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c22e:	781b      	ldrb	r3, [r3, #0]
 800c230:	f083 0301 	eor.w	r3, r3, #1
 800c234:	b2db      	uxtb	r3, r3
 800c236:	2b00      	cmp	r3, #0
 800c238:	f040 81be 	bne.w	800c5b8 <LmhpComplianceOnMcpsIndication+0x394>
  {
    return;
  }

  if (mcpsIndication->RxData == false)
 800c23c:	687b      	ldr	r3, [r7, #4]
 800c23e:	7b5b      	ldrb	r3, [r3, #13]
 800c240:	f083 0301 	eor.w	r3, r3, #1
 800c244:	b2db      	uxtb	r3, r3
 800c246:	2b00      	cmp	r3, #0
 800c248:	f040 81b8 	bne.w	800c5bc <LmhpComplianceOnMcpsIndication+0x398>
  {
    return;
  }

  if ((ComplianceTestState.IsRunning == true) &&
 800c24c:	4ba6      	ldr	r3, [pc, #664]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c24e:	785b      	ldrb	r3, [r3, #1]
 800c250:	2b00      	cmp	r3, #0
 800c252:	d00c      	beq.n	800c26e <LmhpComplianceOnMcpsIndication+0x4a>
      (mcpsIndication->AckReceived == 0))
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	7c9b      	ldrb	r3, [r3, #18]
 800c258:	f083 0301 	eor.w	r3, r3, #1
 800c25c:	b2db      	uxtb	r3, r3
  if ((ComplianceTestState.IsRunning == true) &&
 800c25e:	2b00      	cmp	r3, #0
 800c260:	d005      	beq.n	800c26e <LmhpComplianceOnMcpsIndication+0x4a>
  {
    /* Increment the compliance certification protocol downlink counter */
    ComplianceTestState.DownLinkCounter++;
 800c262:	4ba1      	ldr	r3, [pc, #644]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c264:	899b      	ldrh	r3, [r3, #12]
 800c266:	3301      	adds	r3, #1
 800c268:	b29a      	uxth	r2, r3
 800c26a:	4b9f      	ldr	r3, [pc, #636]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c26c:	819a      	strh	r2, [r3, #12]
  }

  if (mcpsIndication->Port != COMPLIANCE_PORT)
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	78db      	ldrb	r3, [r3, #3]
 800c272:	2be0      	cmp	r3, #224	; 0xe0
 800c274:	f040 81a4 	bne.w	800c5c0 <LmhpComplianceOnMcpsIndication+0x39c>
  {
    return;
  }

  if (ComplianceTestState.IsRunning == false)
 800c278:	4b9b      	ldr	r3, [pc, #620]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c27a:	785b      	ldrb	r3, [r3, #1]
 800c27c:	f083 0301 	eor.w	r3, r3, #1
 800c280:	b2db      	uxtb	r3, r3
 800c282:	2b00      	cmp	r3, #0
 800c284:	d060      	beq.n	800c348 <LmhpComplianceOnMcpsIndication+0x124>
  {
    /* Check compliance test enable command (i) */
    if ((mcpsIndication->BufferSize == 4) &&
 800c286:	687b      	ldr	r3, [r7, #4]
 800c288:	7b1b      	ldrb	r3, [r3, #12]
 800c28a:	2b04      	cmp	r3, #4
 800c28c:	f040 819d 	bne.w	800c5ca <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[0] == 0x01) &&
 800c290:	687b      	ldr	r3, [r7, #4]
 800c292:	689b      	ldr	r3, [r3, #8]
 800c294:	781b      	ldrb	r3, [r3, #0]
    if ((mcpsIndication->BufferSize == 4) &&
 800c296:	2b01      	cmp	r3, #1
 800c298:	f040 8197 	bne.w	800c5ca <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[1] == 0x01) &&
 800c29c:	687b      	ldr	r3, [r7, #4]
 800c29e:	689b      	ldr	r3, [r3, #8]
 800c2a0:	3301      	adds	r3, #1
 800c2a2:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[0] == 0x01) &&
 800c2a4:	2b01      	cmp	r3, #1
 800c2a6:	f040 8190 	bne.w	800c5ca <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[2] == 0x01) &&
 800c2aa:	687b      	ldr	r3, [r7, #4]
 800c2ac:	689b      	ldr	r3, [r3, #8]
 800c2ae:	3302      	adds	r3, #2
 800c2b0:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[1] == 0x01) &&
 800c2b2:	2b01      	cmp	r3, #1
 800c2b4:	f040 8189 	bne.w	800c5ca <LmhpComplianceOnMcpsIndication+0x3a6>
        (mcpsIndication->Buffer[3] == 0x01))
 800c2b8:	687b      	ldr	r3, [r7, #4]
 800c2ba:	689b      	ldr	r3, [r3, #8]
 800c2bc:	3303      	adds	r3, #3
 800c2be:	781b      	ldrb	r3, [r3, #0]
        (mcpsIndication->Buffer[2] == 0x01) &&
 800c2c0:	2b01      	cmp	r3, #1
 800c2c2:	f040 8182 	bne.w	800c5ca <LmhpComplianceOnMcpsIndication+0x3a6>
    {
      MibRequestConfirm_t mibReq;

      /* Initialize compliance test mode context */
      ComplianceTestState.IsTxConfirmed = false;
 800c2c6:	4b88      	ldr	r3, [pc, #544]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c2c8:	2200      	movs	r2, #0
 800c2ca:	711a      	strb	r2, [r3, #4]
      ComplianceTestState.Port = 224;
 800c2cc:	4b86      	ldr	r3, [pc, #536]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c2ce:	22e0      	movs	r2, #224	; 0xe0
 800c2d0:	715a      	strb	r2, [r3, #5]
      ComplianceTestState.DataBufferSize = 2;
 800c2d2:	4b85      	ldr	r3, [pc, #532]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c2d4:	2202      	movs	r2, #2
 800c2d6:	71da      	strb	r2, [r3, #7]
      ComplianceTestState.DownLinkCounter = 0;
 800c2d8:	4b83      	ldr	r3, [pc, #524]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c2da:	2200      	movs	r2, #0
 800c2dc:	819a      	strh	r2, [r3, #12]
      ComplianceTestState.LinkCheck = false;
 800c2de:	4b82      	ldr	r3, [pc, #520]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c2e0:	2200      	movs	r2, #0
 800c2e2:	739a      	strb	r2, [r3, #14]
      ComplianceTestState.DemodMargin = 0;
 800c2e4:	4b80      	ldr	r3, [pc, #512]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c2e6:	2200      	movs	r2, #0
 800c2e8:	73da      	strb	r2, [r3, #15]
      ComplianceTestState.NbGateways = 0;
 800c2ea:	4b7f      	ldr	r3, [pc, #508]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c2ec:	2200      	movs	r2, #0
 800c2ee:	741a      	strb	r2, [r3, #16]
      ComplianceTestState.IsRunning = true;
 800c2f0:	4b7d      	ldr	r3, [pc, #500]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c2f2:	2201      	movs	r2, #1
 800c2f4:	705a      	strb	r2, [r3, #1]
      ComplianceTestState.State = 1;
 800c2f6:	4b7c      	ldr	r3, [pc, #496]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c2f8:	2201      	movs	r2, #1
 800c2fa:	709a      	strb	r2, [r3, #2]

      /* Enable ADR while in compliance test mode */
      mibReq.Type = MIB_ADR;
 800c2fc:	2304      	movs	r3, #4
 800c2fe:	723b      	strb	r3, [r7, #8]
      mibReq.Param.AdrEnable = true;
 800c300:	2301      	movs	r3, #1
 800c302:	733b      	strb	r3, [r7, #12]
      LoRaMacMibSetRequestConfirm(&mibReq);
 800c304:	f107 0308 	add.w	r3, r7, #8
 800c308:	4618      	mov	r0, r3
 800c30a:	f004 fa05 	bl	8010718 <LoRaMacMibSetRequestConfirm>

      /* Disable duty cycle enforcement while in compliance test mode */
      LoRaMacTestSetDutyCycleOn(false);
 800c30e:	2000      	movs	r0, #0
 800c310:	f004 ffd0 	bl	80112b4 <LoRaMacTestSetDutyCycleOn>

      /* Stop peripherals */
      if (LmhpComplianceParams->StopPeripherals != NULL)
 800c314:	4b75      	ldr	r3, [pc, #468]	; (800c4ec <LmhpComplianceOnMcpsIndication+0x2c8>)
 800c316:	681b      	ldr	r3, [r3, #0]
 800c318:	685b      	ldr	r3, [r3, #4]
 800c31a:	2b00      	cmp	r3, #0
 800c31c:	d003      	beq.n	800c326 <LmhpComplianceOnMcpsIndication+0x102>
      {
        LmhpComplianceParams->StopPeripherals();
 800c31e:	4b73      	ldr	r3, [pc, #460]	; (800c4ec <LmhpComplianceOnMcpsIndication+0x2c8>)
 800c320:	681b      	ldr	r3, [r3, #0]
 800c322:	685b      	ldr	r3, [r3, #4]
 800c324:	4798      	blx	r3
      }
      /* Initialize compliance protocol transmission timer */
      TimerInit(&ComplianceTxNextPacketTimer, OnComplianceTxNextPacketTimerEvent);
 800c326:	2300      	movs	r3, #0
 800c328:	9300      	str	r3, [sp, #0]
 800c32a:	4b71      	ldr	r3, [pc, #452]	; (800c4f0 <LmhpComplianceOnMcpsIndication+0x2cc>)
 800c32c:	2200      	movs	r2, #0
 800c32e:	f04f 31ff 	mov.w	r1, #4294967295
 800c332:	4870      	ldr	r0, [pc, #448]	; (800c4f4 <LmhpComplianceOnMcpsIndication+0x2d0>)
 800c334:	f00d f8ac 	bl	8019490 <UTIL_TIMER_Create>
      TimerSetValue(&ComplianceTxNextPacketTimer, COMPLIANCE_TX_DUTYCYCLE);
 800c338:	f241 3188 	movw	r1, #5000	; 0x1388
 800c33c:	486d      	ldr	r0, [pc, #436]	; (800c4f4 <LmhpComplianceOnMcpsIndication+0x2d0>)
 800c33e:	f00d f9bb 	bl	80196b8 <UTIL_TIMER_SetPeriod>

      /* Confirm compliance test protocol activation */
      LmhpComplianceTxProcess();
 800c342:	f7ff ff05 	bl	800c150 <LmhpComplianceTxProcess>
 800c346:	e140      	b.n	800c5ca <LmhpComplianceOnMcpsIndication+0x3a6>
    }
  }
  else
  {
    /* Parse compliance test protocol */
    ComplianceTestState.State = mcpsIndication->Buffer[0];
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	689b      	ldr	r3, [r3, #8]
 800c34c:	781a      	ldrb	r2, [r3, #0]
 800c34e:	4b66      	ldr	r3, [pc, #408]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c350:	709a      	strb	r2, [r3, #2]
    switch (ComplianceTestState.State)
 800c352:	4b65      	ldr	r3, [pc, #404]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c354:	789b      	ldrb	r3, [r3, #2]
 800c356:	2b0a      	cmp	r3, #10
 800c358:	f200 8134 	bhi.w	800c5c4 <LmhpComplianceOnMcpsIndication+0x3a0>
 800c35c:	a201      	add	r2, pc, #4	; (adr r2, 800c364 <LmhpComplianceOnMcpsIndication+0x140>)
 800c35e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c362:	bf00      	nop
 800c364:	0800c391 	.word	0x0800c391
 800c368:	0800c3db 	.word	0x0800c3db
 800c36c:	0800c3e3 	.word	0x0800c3e3
 800c370:	0800c3f1 	.word	0x0800c3f1
 800c374:	0800c3ff 	.word	0x0800c3ff
 800c378:	0800c457 	.word	0x0800c457
 800c37c:	0800c469 	.word	0x0800c469
 800c380:	0800c4b9 	.word	0x0800c4b9
 800c384:	0800c571 	.word	0x0800c571
 800c388:	0800c583 	.word	0x0800c583
 800c38c:	0800c59d 	.word	0x0800c59d
    {
      case 0: /* Check compliance test disable command (ii) */
      {
        MibRequestConfirm_t mibReq;

        TimerStop(&ComplianceTxNextPacketTimer);
 800c390:	4858      	ldr	r0, [pc, #352]	; (800c4f4 <LmhpComplianceOnMcpsIndication+0x2d0>)
 800c392:	f00d f921 	bl	80195d8 <UTIL_TIMER_Stop>

        /* Disable compliance test mode and reset the downlink counter. */
        ComplianceTestState.DownLinkCounter = 0;
 800c396:	4b54      	ldr	r3, [pc, #336]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c398:	2200      	movs	r2, #0
 800c39a:	819a      	strh	r2, [r3, #12]
        ComplianceTestState.IsRunning = false;
 800c39c:	4b52      	ldr	r3, [pc, #328]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c39e:	2200      	movs	r2, #0
 800c3a0:	705a      	strb	r2, [r3, #1]

        /* Restore previous ADR seeting */
        mibReq.Type = MIB_ADR;
 800c3a2:	2304      	movs	r3, #4
 800c3a4:	723b      	strb	r3, [r7, #8]
        mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800c3a6:	4b51      	ldr	r3, [pc, #324]	; (800c4ec <LmhpComplianceOnMcpsIndication+0x2c8>)
 800c3a8:	681b      	ldr	r3, [r3, #0]
 800c3aa:	781b      	ldrb	r3, [r3, #0]
 800c3ac:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800c3ae:	f107 0308 	add.w	r3, r7, #8
 800c3b2:	4618      	mov	r0, r3
 800c3b4:	f004 f9b0 	bl	8010718 <LoRaMacMibSetRequestConfirm>

        /* Enable duty cycle enforcement */
        LoRaMacTestSetDutyCycleOn(LmhpComplianceParams->DutyCycleEnabled);
 800c3b8:	4b4c      	ldr	r3, [pc, #304]	; (800c4ec <LmhpComplianceOnMcpsIndication+0x2c8>)
 800c3ba:	681b      	ldr	r3, [r3, #0]
 800c3bc:	785b      	ldrb	r3, [r3, #1]
 800c3be:	4618      	mov	r0, r3
 800c3c0:	f004 ff78 	bl	80112b4 <LoRaMacTestSetDutyCycleOn>

        /* Restart peripherals */
        if (LmhpComplianceParams->StartPeripherals != NULL)
 800c3c4:	4b49      	ldr	r3, [pc, #292]	; (800c4ec <LmhpComplianceOnMcpsIndication+0x2c8>)
 800c3c6:	681b      	ldr	r3, [r3, #0]
 800c3c8:	689b      	ldr	r3, [r3, #8]
 800c3ca:	2b00      	cmp	r3, #0
 800c3cc:	f000 80fc 	beq.w	800c5c8 <LmhpComplianceOnMcpsIndication+0x3a4>
        {
          LmhpComplianceParams->StartPeripherals();
 800c3d0:	4b46      	ldr	r3, [pc, #280]	; (800c4ec <LmhpComplianceOnMcpsIndication+0x2c8>)
 800c3d2:	681b      	ldr	r3, [r3, #0]
 800c3d4:	689b      	ldr	r3, [r3, #8]
 800c3d6:	4798      	blx	r3
        }
      }
      break;
 800c3d8:	e0f6      	b.n	800c5c8 <LmhpComplianceOnMcpsIndication+0x3a4>
      case 1: /* (iii, iv) */
        ComplianceTestState.DataBufferSize = 2;
 800c3da:	4b43      	ldr	r3, [pc, #268]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c3dc:	2202      	movs	r2, #2
 800c3de:	71da      	strb	r2, [r3, #7]
        break;
 800c3e0:	e0f3      	b.n	800c5ca <LmhpComplianceOnMcpsIndication+0x3a6>
      case 2: /* Enable confirmed messages (v) */
        ComplianceTestState.IsTxConfirmed = true;
 800c3e2:	4b41      	ldr	r3, [pc, #260]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c3e4:	2201      	movs	r2, #1
 800c3e6:	711a      	strb	r2, [r3, #4]
        ComplianceTestState.State = 1;
 800c3e8:	4b3f      	ldr	r3, [pc, #252]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c3ea:	2201      	movs	r2, #1
 800c3ec:	709a      	strb	r2, [r3, #2]
        break;
 800c3ee:	e0ec      	b.n	800c5ca <LmhpComplianceOnMcpsIndication+0x3a6>
      case 3:  /* Disable confirmed messages (vi) */
        ComplianceTestState.IsTxConfirmed = false;
 800c3f0:	4b3d      	ldr	r3, [pc, #244]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c3f2:	2200      	movs	r2, #0
 800c3f4:	711a      	strb	r2, [r3, #4]
        ComplianceTestState.State = 1;
 800c3f6:	4b3c      	ldr	r3, [pc, #240]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c3f8:	2201      	movs	r2, #1
 800c3fa:	709a      	strb	r2, [r3, #2]
        break;
 800c3fc:	e0e5      	b.n	800c5ca <LmhpComplianceOnMcpsIndication+0x3a6>
      case 4: /* (vii) */
        ComplianceTestState.DataBufferSize = mcpsIndication->BufferSize;
 800c3fe:	687b      	ldr	r3, [r7, #4]
 800c400:	7b1a      	ldrb	r2, [r3, #12]
 800c402:	4b39      	ldr	r3, [pc, #228]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c404:	71da      	strb	r2, [r3, #7]

        ComplianceTestState.DataBuffer[0] = 4;
 800c406:	4b38      	ldr	r3, [pc, #224]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c408:	689b      	ldr	r3, [r3, #8]
 800c40a:	2204      	movs	r2, #4
 800c40c:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 1; i < MIN(ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize); i++)
 800c40e:	2301      	movs	r3, #1
 800c410:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800c414:	e012      	b.n	800c43c <LmhpComplianceOnMcpsIndication+0x218>
        {
          ComplianceTestState.DataBuffer[i] = mcpsIndication->Buffer[i] + 1;
 800c416:	687b      	ldr	r3, [r7, #4]
 800c418:	689a      	ldr	r2, [r3, #8]
 800c41a:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800c41e:	4413      	add	r3, r2
 800c420:	781a      	ldrb	r2, [r3, #0]
 800c422:	4b31      	ldr	r3, [pc, #196]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c424:	6899      	ldr	r1, [r3, #8]
 800c426:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800c42a:	440b      	add	r3, r1
 800c42c:	3201      	adds	r2, #1
 800c42e:	b2d2      	uxtb	r2, r2
 800c430:	701a      	strb	r2, [r3, #0]
        for (uint8_t i = 1; i < MIN(ComplianceTestState.DataBufferSize, ComplianceTestState.DataBufferMaxSize); i++)
 800c432:	f897 307f 	ldrb.w	r3, [r7, #127]	; 0x7f
 800c436:	3301      	adds	r3, #1
 800c438:	f887 307f 	strb.w	r3, [r7, #127]	; 0x7f
 800c43c:	4b2a      	ldr	r3, [pc, #168]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c43e:	799a      	ldrb	r2, [r3, #6]
 800c440:	4b29      	ldr	r3, [pc, #164]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c442:	79db      	ldrb	r3, [r3, #7]
 800c444:	4293      	cmp	r3, r2
 800c446:	bf28      	it	cs
 800c448:	4613      	movcs	r3, r2
 800c44a:	b2db      	uxtb	r3, r3
 800c44c:	f897 207f 	ldrb.w	r2, [r7, #127]	; 0x7f
 800c450:	429a      	cmp	r2, r3
 800c452:	d3e0      	bcc.n	800c416 <LmhpComplianceOnMcpsIndication+0x1f2>
        }
        break;
 800c454:	e0b9      	b.n	800c5ca <LmhpComplianceOnMcpsIndication+0x3a6>
      case 5: /* (viii) */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_LINK_CHECK;
 800c456:	2304      	movs	r3, #4
 800c458:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68

        LoRaMacMlmeRequest(&mlmeReq);
 800c45c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800c460:	4618      	mov	r0, r3
 800c462:	f004 fce5 	bl	8010e30 <LoRaMacMlmeRequest>
      }
      break;
 800c466:	e0b0      	b.n	800c5ca <LmhpComplianceOnMcpsIndication+0x3a6>
      case 6: /* (ix) */
      {
        MibRequestConfirm_t mibReq;

        TimerStop(&ComplianceTxNextPacketTimer);
 800c468:	4822      	ldr	r0, [pc, #136]	; (800c4f4 <LmhpComplianceOnMcpsIndication+0x2d0>)
 800c46a:	f00d f8b5 	bl	80195d8 <UTIL_TIMER_Stop>

        /* Disable TestMode and revert back to normal operation */
        /* Disable compliance test mode and reset the downlink counter. */
        ComplianceTestState.DownLinkCounter = 0;
 800c46e:	4b1e      	ldr	r3, [pc, #120]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c470:	2200      	movs	r2, #0
 800c472:	819a      	strh	r2, [r3, #12]
        ComplianceTestState.IsRunning = false;
 800c474:	4b1c      	ldr	r3, [pc, #112]	; (800c4e8 <LmhpComplianceOnMcpsIndication+0x2c4>)
 800c476:	2200      	movs	r2, #0
 800c478:	705a      	strb	r2, [r3, #1]

        /* Restore previous ADR seeting */
        mibReq.Type = MIB_ADR;
 800c47a:	2304      	movs	r3, #4
 800c47c:	723b      	strb	r3, [r7, #8]
        mibReq.Param.AdrEnable = LmhpComplianceParams->AdrEnabled;
 800c47e:	4b1b      	ldr	r3, [pc, #108]	; (800c4ec <LmhpComplianceOnMcpsIndication+0x2c8>)
 800c480:	681b      	ldr	r3, [r3, #0]
 800c482:	781b      	ldrb	r3, [r3, #0]
 800c484:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800c486:	f107 0308 	add.w	r3, r7, #8
 800c48a:	4618      	mov	r0, r3
 800c48c:	f004 f944 	bl	8010718 <LoRaMacMibSetRequestConfirm>

        /* Enable duty cycle enforcement */
        LoRaMacTestSetDutyCycleOn(LmhpComplianceParams->DutyCycleEnabled);
 800c490:	4b16      	ldr	r3, [pc, #88]	; (800c4ec <LmhpComplianceOnMcpsIndication+0x2c8>)
 800c492:	681b      	ldr	r3, [r3, #0]
 800c494:	785b      	ldrb	r3, [r3, #1]
 800c496:	4618      	mov	r0, r3
 800c498:	f004 ff0c 	bl	80112b4 <LoRaMacTestSetDutyCycleOn>

        /* Restart peripherals */
        if (LmhpComplianceParams->StartPeripherals != NULL)
 800c49c:	4b13      	ldr	r3, [pc, #76]	; (800c4ec <LmhpComplianceOnMcpsIndication+0x2c8>)
 800c49e:	681b      	ldr	r3, [r3, #0]
 800c4a0:	689b      	ldr	r3, [r3, #8]
 800c4a2:	2b00      	cmp	r3, #0
 800c4a4:	d003      	beq.n	800c4ae <LmhpComplianceOnMcpsIndication+0x28a>
        {
          LmhpComplianceParams->StartPeripherals();
 800c4a6:	4b11      	ldr	r3, [pc, #68]	; (800c4ec <LmhpComplianceOnMcpsIndication+0x2c8>)
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	689b      	ldr	r3, [r3, #8]
 800c4ac:	4798      	blx	r3
        }

        LmhpCompliancePackage.OnJoinRequest(ACTIVATION_TYPE_OTAA);
 800c4ae:	4b12      	ldr	r3, [pc, #72]	; (800c4f8 <LmhpComplianceOnMcpsIndication+0x2d4>)
 800c4b0:	6a1b      	ldr	r3, [r3, #32]
 800c4b2:	2002      	movs	r0, #2
 800c4b4:	4798      	blx	r3
      }
      break;
 800c4b6:	e088      	b.n	800c5ca <LmhpComplianceOnMcpsIndication+0x3a6>
      case 7: /* (x) */
      {
        MlmeReq_t mlmeReq;
        if (mcpsIndication->BufferSize == 3)
 800c4b8:	687b      	ldr	r3, [r7, #4]
 800c4ba:	7b1b      	ldrb	r3, [r3, #12]
 800c4bc:	2b03      	cmp	r3, #3
 800c4be:	d11d      	bne.n	800c4fc <LmhpComplianceOnMcpsIndication+0x2d8>
        {
          mlmeReq.Type = MLME_TXCW;
 800c4c0:	2305      	movs	r3, #5
 800c4c2:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
          mlmeReq.Req.TxCw.Timeout = (uint16_t)((mcpsIndication->Buffer[1] << 8) | mcpsIndication->Buffer[2]);
 800c4c6:	687b      	ldr	r3, [r7, #4]
 800c4c8:	689b      	ldr	r3, [r3, #8]
 800c4ca:	3301      	adds	r3, #1
 800c4cc:	781b      	ldrb	r3, [r3, #0]
 800c4ce:	021b      	lsls	r3, r3, #8
 800c4d0:	b21a      	sxth	r2, r3
 800c4d2:	687b      	ldr	r3, [r7, #4]
 800c4d4:	689b      	ldr	r3, [r3, #8]
 800c4d6:	3302      	adds	r3, #2
 800c4d8:	781b      	ldrb	r3, [r3, #0]
 800c4da:	b21b      	sxth	r3, r3
 800c4dc:	4313      	orrs	r3, r2
 800c4de:	b21b      	sxth	r3, r3
 800c4e0:	b29b      	uxth	r3, r3
 800c4e2:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
 800c4e6:	e03a      	b.n	800c55e <LmhpComplianceOnMcpsIndication+0x33a>
 800c4e8:	200004e8 	.word	0x200004e8
 800c4ec:	200004fc 	.word	0x200004fc
 800c4f0:	0800c5e1 	.word	0x0800c5e1
 800c4f4:	200004d0 	.word	0x200004d0
 800c4f8:	2000015c 	.word	0x2000015c
        }
        else if (mcpsIndication->BufferSize == 7)
 800c4fc:	687b      	ldr	r3, [r7, #4]
 800c4fe:	7b1b      	ldrb	r3, [r3, #12]
 800c500:	2b07      	cmp	r3, #7
 800c502:	d12c      	bne.n	800c55e <LmhpComplianceOnMcpsIndication+0x33a>
        {
          mlmeReq.Type = MLME_TXCW_1;
 800c504:	2306      	movs	r3, #6
 800c506:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54
          mlmeReq.Req.TxCw.Timeout = (uint16_t)((mcpsIndication->Buffer[1] << 8) | mcpsIndication->Buffer[2]);
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	689b      	ldr	r3, [r3, #8]
 800c50e:	3301      	adds	r3, #1
 800c510:	781b      	ldrb	r3, [r3, #0]
 800c512:	021b      	lsls	r3, r3, #8
 800c514:	b21a      	sxth	r2, r3
 800c516:	687b      	ldr	r3, [r7, #4]
 800c518:	689b      	ldr	r3, [r3, #8]
 800c51a:	3302      	adds	r3, #2
 800c51c:	781b      	ldrb	r3, [r3, #0]
 800c51e:	b21b      	sxth	r3, r3
 800c520:	4313      	orrs	r3, r2
 800c522:	b21b      	sxth	r3, r3
 800c524:	b29b      	uxth	r3, r3
 800c526:	f8a7 3058 	strh.w	r3, [r7, #88]	; 0x58
          mlmeReq.Req.TxCw.Frequency = (uint32_t)((mcpsIndication->Buffer[3] << 16) | (mcpsIndication->Buffer[4] << 8) | mcpsIndication->Buffer[5]) * 100;
 800c52a:	687b      	ldr	r3, [r7, #4]
 800c52c:	689b      	ldr	r3, [r3, #8]
 800c52e:	3303      	adds	r3, #3
 800c530:	781b      	ldrb	r3, [r3, #0]
 800c532:	041a      	lsls	r2, r3, #16
 800c534:	687b      	ldr	r3, [r7, #4]
 800c536:	689b      	ldr	r3, [r3, #8]
 800c538:	3304      	adds	r3, #4
 800c53a:	781b      	ldrb	r3, [r3, #0]
 800c53c:	021b      	lsls	r3, r3, #8
 800c53e:	4313      	orrs	r3, r2
 800c540:	687a      	ldr	r2, [r7, #4]
 800c542:	6892      	ldr	r2, [r2, #8]
 800c544:	3205      	adds	r2, #5
 800c546:	7812      	ldrb	r2, [r2, #0]
 800c548:	4313      	orrs	r3, r2
 800c54a:	461a      	mov	r2, r3
 800c54c:	2364      	movs	r3, #100	; 0x64
 800c54e:	fb03 f302 	mul.w	r3, r3, r2
 800c552:	65fb      	str	r3, [r7, #92]	; 0x5c
          mlmeReq.Req.TxCw.Power = mcpsIndication->Buffer[6];
 800c554:	687b      	ldr	r3, [r7, #4]
 800c556:	689b      	ldr	r3, [r3, #8]
 800c558:	799b      	ldrb	r3, [r3, #6]
 800c55a:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
        }
        LoRaMacMlmeRequest(&mlmeReq);
 800c55e:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800c562:	4618      	mov	r0, r3
 800c564:	f004 fc64 	bl	8010e30 <LoRaMacMlmeRequest>
        ComplianceTestState.State = 1;
 800c568:	4b19      	ldr	r3, [pc, #100]	; (800c5d0 <LmhpComplianceOnMcpsIndication+0x3ac>)
 800c56a:	2201      	movs	r2, #1
 800c56c:	709a      	strb	r2, [r3, #2]
      }
      break;
 800c56e:	e02c      	b.n	800c5ca <LmhpComplianceOnMcpsIndication+0x3a6>
      case 8: /* Send DeviceTimeReq */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_DEVICE_TIME;
 800c570:	230a      	movs	r3, #10
 800c572:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

        LoRaMacMlmeRequest(&mlmeReq);
 800c576:	f107 0340 	add.w	r3, r7, #64	; 0x40
 800c57a:	4618      	mov	r0, r3
 800c57c:	f004 fc58 	bl	8010e30 <LoRaMacMlmeRequest>
      }
      break;
 800c580:	e023      	b.n	800c5ca <LmhpComplianceOnMcpsIndication+0x3a6>
      case 9: /* Switch end device Class */
      {
        MibRequestConfirm_t mibReq;

        mibReq.Type = MIB_DEVICE_CLASS;
 800c582:	2300      	movs	r3, #0
 800c584:	723b      	strb	r3, [r7, #8]
        /* CLASS_A = 0, CLASS_B = 1, CLASS_C = 2 */
        mibReq.Param.Class = (DeviceClass_t)mcpsIndication->Buffer[1];;
 800c586:	687b      	ldr	r3, [r7, #4]
 800c588:	689b      	ldr	r3, [r3, #8]
 800c58a:	3301      	adds	r3, #1
 800c58c:	781b      	ldrb	r3, [r3, #0]
 800c58e:	733b      	strb	r3, [r7, #12]
        LoRaMacMibSetRequestConfirm(&mibReq);
 800c590:	f107 0308 	add.w	r3, r7, #8
 800c594:	4618      	mov	r0, r3
 800c596:	f004 f8bf 	bl	8010718 <LoRaMacMibSetRequestConfirm>
      }
      break;
 800c59a:	e016      	b.n	800c5ca <LmhpComplianceOnMcpsIndication+0x3a6>
      case 10: /* Send PingSlotInfoReq */
      {
        MlmeReq_t mlmeReq;

        mlmeReq.Type = MLME_PING_SLOT_INFO;
 800c59c:	230d      	movs	r3, #13
 800c59e:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
        mlmeReq.Req.PingSlotInfo.PingSlot.Value = mcpsIndication->Buffer[1];
 800c5a2:	687b      	ldr	r3, [r7, #4]
 800c5a4:	689b      	ldr	r3, [r3, #8]
 800c5a6:	785b      	ldrb	r3, [r3, #1]
 800c5a8:	f887 3030 	strb.w	r3, [r7, #48]	; 0x30

        LoRaMacMlmeRequest(&mlmeReq);
 800c5ac:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800c5b0:	4618      	mov	r0, r3
 800c5b2:	f004 fc3d 	bl	8010e30 <LoRaMacMlmeRequest>
      }
      break;
 800c5b6:	e008      	b.n	800c5ca <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 800c5b8:	bf00      	nop
 800c5ba:	e006      	b.n	800c5ca <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 800c5bc:	bf00      	nop
 800c5be:	e004      	b.n	800c5ca <LmhpComplianceOnMcpsIndication+0x3a6>
    return;
 800c5c0:	bf00      	nop
 800c5c2:	e002      	b.n	800c5ca <LmhpComplianceOnMcpsIndication+0x3a6>
      default:
        break;
 800c5c4:	bf00      	nop
 800c5c6:	e000      	b.n	800c5ca <LmhpComplianceOnMcpsIndication+0x3a6>
      break;
 800c5c8:	bf00      	nop
    }
  }
}
 800c5ca:	3780      	adds	r7, #128	; 0x80
 800c5cc:	46bd      	mov	sp, r7
 800c5ce:	bd80      	pop	{r7, pc}
 800c5d0:	200004e8 	.word	0x200004e8

0800c5d4 <LmhpComplianceProcess>:

static void LmhpComplianceProcess(void)
{
 800c5d4:	b480      	push	{r7}
 800c5d6:	af00      	add	r7, sp, #0
  /* Nothing to process */
}
 800c5d8:	bf00      	nop
 800c5da:	46bd      	mov	sp, r7
 800c5dc:	bc80      	pop	{r7}
 800c5de:	4770      	bx	lr

0800c5e0 <OnComplianceTxNextPacketTimerEvent>:

static void OnComplianceTxNextPacketTimerEvent(void *context)
{
 800c5e0:	b580      	push	{r7, lr}
 800c5e2:	b082      	sub	sp, #8
 800c5e4:	af00      	add	r7, sp, #0
 800c5e6:	6078      	str	r0, [r7, #4]
  LmhpComplianceTxProcess();
 800c5e8:	f7ff fdb2 	bl	800c150 <LmhpComplianceTxProcess>
}
 800c5ec:	bf00      	nop
 800c5ee:	3708      	adds	r7, #8
 800c5f0:	46bd      	mov	sp, r7
 800c5f2:	bd80      	pop	{r7, pc}

0800c5f4 <NvmCtxMgmtEvent>:
#endif /* MAX_PERSISTENT_CTX_MGMT_ENABLED == 1 */
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */

/* Exported functions ---------------------------------------------------------*/
void NvmCtxMgmtEvent(LoRaMacNvmCtxModule_t module)
{
 800c5f4:	b480      	push	{r7}
 800c5f6:	b083      	sub	sp, #12
 800c5f8:	af00      	add	r7, sp, #0
 800c5fa:	4603      	mov	r3, r0
 800c5fc:	71fb      	strb	r3, [r7, #7]
    {
      break;
    }
  }
#endif /* CONTEXT_MANAGEMENT_ENABLED == 1 */
}
 800c5fe:	bf00      	nop
 800c600:	370c      	adds	r7, #12
 800c602:	46bd      	mov	sp, r7
 800c604:	bc80      	pop	{r7}
 800c606:	4770      	bx	lr

0800c608 <NvmCtxMgmtStore>:

NvmCtxMgmtStatus_t NvmCtxMgmtStore(void)
{
 800c608:	b480      	push	{r7}
 800c60a:	af00      	add	r7, sp, #0
  /* Resume LoRaMac */
  LoRaMacStart();

  return NVMCTXMGMT_STATUS_SUCCESS;
#else /* CONTEXT_MANAGEMENT_ENABLED == 0 */
  return NVMCTXMGMT_STATUS_FAIL;
 800c60c:	2301      	movs	r3, #1
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800c60e:	4618      	mov	r0, r3
 800c610:	46bd      	mov	sp, r7
 800c612:	bc80      	pop	{r7}
 800c614:	4770      	bx	lr

0800c616 <NvmCtxMgmtRestore>:

NvmCtxMgmtStatus_t NvmCtxMgmtRestore(void)
{
 800c616:	b480      	push	{r7}
 800c618:	af00      	add	r7, sp, #0
    LoRaMacMibSetRequestConfirm(&mibReq);
  }

  return status;
#else /* CONTEXT_MANAGEMENT_ENABLED == 0 */
  return NVMCTXMGMT_STATUS_FAIL;
 800c61a:	2301      	movs	r3, #1
#endif /* CONTEXT_MANAGEMENT_ENABLED */
}
 800c61c:	4618      	mov	r0, r3
 800c61e:	46bd      	mov	sp, r7
 800c620:	bc80      	pop	{r7}
 800c622:	4770      	bx	lr

0800c624 <OnRadioTxDone>:
 */
static void LoRaMacHandleIndicationEvents( void );

/* Private  functions ---------------------------------------------------------*/
static void OnRadioTxDone( void )
{
 800c624:	b590      	push	{r4, r7, lr}
 800c626:	b083      	sub	sp, #12
 800c628:	af00      	add	r7, sp, #0
    TxDoneParams.CurTime = TimerGetCurrentTime( );
 800c62a:	f00d f8ef 	bl	801980c <UTIL_TIMER_GetCurrentTime>
 800c62e:	4603      	mov	r3, r0
 800c630:	4a16      	ldr	r2, [pc, #88]	; (800c68c <OnRadioTxDone+0x68>)
 800c632:	6013      	str	r3, [r2, #0]
    MacCtx.LastTxSysTime = SysTimeGet( );
 800c634:	4c16      	ldr	r4, [pc, #88]	; (800c690 <OnRadioTxDone+0x6c>)
 800c636:	463b      	mov	r3, r7
 800c638:	4618      	mov	r0, r3
 800c63a:	f00c fec1 	bl	80193c0 <SysTimeGet>
 800c63e:	f504 734e 	add.w	r3, r4, #824	; 0x338
 800c642:	463a      	mov	r2, r7
 800c644:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c648:	e883 0003 	stmia.w	r3, {r0, r1}

    LoRaMacRadioEvents.Events.TxDone = 1;
 800c64c:	4a11      	ldr	r2, [pc, #68]	; (800c694 <OnRadioTxDone+0x70>)
 800c64e:	7813      	ldrb	r3, [r2, #0]
 800c650:	f043 0310 	orr.w	r3, r3, #16
 800c654:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800c656:	4b0e      	ldr	r3, [pc, #56]	; (800c690 <OnRadioTxDone+0x6c>)
 800c658:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800c65c:	2b00      	cmp	r3, #0
 800c65e:	d00a      	beq.n	800c676 <OnRadioTxDone+0x52>
 800c660:	4b0b      	ldr	r3, [pc, #44]	; (800c690 <OnRadioTxDone+0x6c>)
 800c662:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800c666:	68db      	ldr	r3, [r3, #12]
 800c668:	2b00      	cmp	r3, #0
 800c66a:	d004      	beq.n	800c676 <OnRadioTxDone+0x52>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800c66c:	4b08      	ldr	r3, [pc, #32]	; (800c690 <OnRadioTxDone+0x6c>)
 800c66e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800c672:	68db      	ldr	r3, [r3, #12]
 800c674:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txDone\r\n" );
 800c676:	4b08      	ldr	r3, [pc, #32]	; (800c698 <OnRadioTxDone+0x74>)
 800c678:	2201      	movs	r2, #1
 800c67a:	2100      	movs	r1, #0
 800c67c:	2002      	movs	r0, #2
 800c67e:	f00c f933 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
}
 800c682:	bf00      	nop
 800c684:	370c      	adds	r7, #12
 800c686:	46bd      	mov	sp, r7
 800c688:	bd90      	pop	{r4, r7, pc}
 800c68a:	bf00      	nop
 800c68c:	2000143c 	.word	0x2000143c
 800c690:	20000500 	.word	0x20000500
 800c694:	20000b30 	.word	0x20000b30
 800c698:	0801a5c0 	.word	0x0801a5c0

0800c69c <OnRadioRxDone>:

static void OnRadioRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 800c69c:	b580      	push	{r7, lr}
 800c69e:	b084      	sub	sp, #16
 800c6a0:	af00      	add	r7, sp, #0
 800c6a2:	60f8      	str	r0, [r7, #12]
 800c6a4:	4608      	mov	r0, r1
 800c6a6:	4611      	mov	r1, r2
 800c6a8:	461a      	mov	r2, r3
 800c6aa:	4603      	mov	r3, r0
 800c6ac:	817b      	strh	r3, [r7, #10]
 800c6ae:	460b      	mov	r3, r1
 800c6b0:	813b      	strh	r3, [r7, #8]
 800c6b2:	4613      	mov	r3, r2
 800c6b4:	71fb      	strb	r3, [r7, #7]
    RxDoneParams.LastRxDone = TimerGetCurrentTime( );
 800c6b6:	f00d f8a9 	bl	801980c <UTIL_TIMER_GetCurrentTime>
 800c6ba:	4603      	mov	r3, r0
 800c6bc:	4a16      	ldr	r2, [pc, #88]	; (800c718 <OnRadioRxDone+0x7c>)
 800c6be:	6013      	str	r3, [r2, #0]
    RxDoneParams.Payload = payload;
 800c6c0:	4a15      	ldr	r2, [pc, #84]	; (800c718 <OnRadioRxDone+0x7c>)
 800c6c2:	68fb      	ldr	r3, [r7, #12]
 800c6c4:	6053      	str	r3, [r2, #4]
    RxDoneParams.Size = size;
 800c6c6:	4a14      	ldr	r2, [pc, #80]	; (800c718 <OnRadioRxDone+0x7c>)
 800c6c8:	897b      	ldrh	r3, [r7, #10]
 800c6ca:	8113      	strh	r3, [r2, #8]
    RxDoneParams.Rssi = rssi;
 800c6cc:	4a12      	ldr	r2, [pc, #72]	; (800c718 <OnRadioRxDone+0x7c>)
 800c6ce:	893b      	ldrh	r3, [r7, #8]
 800c6d0:	8153      	strh	r3, [r2, #10]
    RxDoneParams.Snr = snr;
 800c6d2:	4a11      	ldr	r2, [pc, #68]	; (800c718 <OnRadioRxDone+0x7c>)
 800c6d4:	79fb      	ldrb	r3, [r7, #7]
 800c6d6:	7313      	strb	r3, [r2, #12]

    LoRaMacRadioEvents.Events.RxDone = 1;
 800c6d8:	4a10      	ldr	r2, [pc, #64]	; (800c71c <OnRadioRxDone+0x80>)
 800c6da:	7813      	ldrb	r3, [r2, #0]
 800c6dc:	f043 0308 	orr.w	r3, r3, #8
 800c6e0:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800c6e2:	4b0f      	ldr	r3, [pc, #60]	; (800c720 <OnRadioRxDone+0x84>)
 800c6e4:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800c6e8:	2b00      	cmp	r3, #0
 800c6ea:	d00a      	beq.n	800c702 <OnRadioRxDone+0x66>
 800c6ec:	4b0c      	ldr	r3, [pc, #48]	; (800c720 <OnRadioRxDone+0x84>)
 800c6ee:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800c6f2:	68db      	ldr	r3, [r3, #12]
 800c6f4:	2b00      	cmp	r3, #0
 800c6f6:	d004      	beq.n	800c702 <OnRadioRxDone+0x66>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800c6f8:	4b09      	ldr	r3, [pc, #36]	; (800c720 <OnRadioRxDone+0x84>)
 800c6fa:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800c6fe:	68db      	ldr	r3, [r3, #12]
 800c700:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxDone\r\n" );
 800c702:	4b08      	ldr	r3, [pc, #32]	; (800c724 <OnRadioRxDone+0x88>)
 800c704:	2201      	movs	r2, #1
 800c706:	2100      	movs	r1, #0
 800c708:	2002      	movs	r0, #2
 800c70a:	f00c f8ed 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
}
 800c70e:	bf00      	nop
 800c710:	3710      	adds	r7, #16
 800c712:	46bd      	mov	sp, r7
 800c714:	bd80      	pop	{r7, pc}
 800c716:	bf00      	nop
 800c718:	20001440 	.word	0x20001440
 800c71c:	20000b30 	.word	0x20000b30
 800c720:	20000500 	.word	0x20000500
 800c724:	0801a5d0 	.word	0x0801a5d0

0800c728 <OnRadioTxTimeout>:

static void OnRadioTxTimeout( void )
{
 800c728:	b580      	push	{r7, lr}
 800c72a:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.TxTimeout = 1;
 800c72c:	4a0e      	ldr	r2, [pc, #56]	; (800c768 <OnRadioTxTimeout+0x40>)
 800c72e:	7813      	ldrb	r3, [r2, #0]
 800c730:	f043 0304 	orr.w	r3, r3, #4
 800c734:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800c736:	4b0d      	ldr	r3, [pc, #52]	; (800c76c <OnRadioTxTimeout+0x44>)
 800c738:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800c73c:	2b00      	cmp	r3, #0
 800c73e:	d00a      	beq.n	800c756 <OnRadioTxTimeout+0x2e>
 800c740:	4b0a      	ldr	r3, [pc, #40]	; (800c76c <OnRadioTxTimeout+0x44>)
 800c742:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800c746:	68db      	ldr	r3, [r3, #12]
 800c748:	2b00      	cmp	r3, #0
 800c74a:	d004      	beq.n	800c756 <OnRadioTxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800c74c:	4b07      	ldr	r3, [pc, #28]	; (800c76c <OnRadioTxTimeout+0x44>)
 800c74e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800c752:	68db      	ldr	r3, [r3, #12]
 800c754:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC txTimeOut\r\n" );
 800c756:	4b06      	ldr	r3, [pc, #24]	; (800c770 <OnRadioTxTimeout+0x48>)
 800c758:	2201      	movs	r2, #1
 800c75a:	2100      	movs	r1, #0
 800c75c:	2002      	movs	r0, #2
 800c75e:	f00c f8c3 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
}
 800c762:	bf00      	nop
 800c764:	bd80      	pop	{r7, pc}
 800c766:	bf00      	nop
 800c768:	20000b30 	.word	0x20000b30
 800c76c:	20000500 	.word	0x20000500
 800c770:	0801a5e0 	.word	0x0801a5e0

0800c774 <OnRadioRxError>:

static void OnRadioRxError( void )
{
 800c774:	b580      	push	{r7, lr}
 800c776:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxError = 1;
 800c778:	4a0b      	ldr	r2, [pc, #44]	; (800c7a8 <OnRadioRxError+0x34>)
 800c77a:	7813      	ldrb	r3, [r2, #0]
 800c77c:	f043 0302 	orr.w	r3, r3, #2
 800c780:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800c782:	4b0a      	ldr	r3, [pc, #40]	; (800c7ac <OnRadioRxError+0x38>)
 800c784:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d00a      	beq.n	800c7a2 <OnRadioRxError+0x2e>
 800c78c:	4b07      	ldr	r3, [pc, #28]	; (800c7ac <OnRadioRxError+0x38>)
 800c78e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800c792:	68db      	ldr	r3, [r3, #12]
 800c794:	2b00      	cmp	r3, #0
 800c796:	d004      	beq.n	800c7a2 <OnRadioRxError+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800c798:	4b04      	ldr	r3, [pc, #16]	; (800c7ac <OnRadioRxError+0x38>)
 800c79a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800c79e:	68db      	ldr	r3, [r3, #12]
 800c7a0:	4798      	blx	r3
    }
}
 800c7a2:	bf00      	nop
 800c7a4:	bd80      	pop	{r7, pc}
 800c7a6:	bf00      	nop
 800c7a8:	20000b30 	.word	0x20000b30
 800c7ac:	20000500 	.word	0x20000500

0800c7b0 <OnRadioRxTimeout>:

static void OnRadioRxTimeout( void )
{
 800c7b0:	b580      	push	{r7, lr}
 800c7b2:	af00      	add	r7, sp, #0
    LoRaMacRadioEvents.Events.RxTimeout = 1;
 800c7b4:	4a0e      	ldr	r2, [pc, #56]	; (800c7f0 <OnRadioRxTimeout+0x40>)
 800c7b6:	7813      	ldrb	r3, [r2, #0]
 800c7b8:	f043 0301 	orr.w	r3, r3, #1
 800c7bc:	7013      	strb	r3, [r2, #0]

    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800c7be:	4b0d      	ldr	r3, [pc, #52]	; (800c7f4 <OnRadioRxTimeout+0x44>)
 800c7c0:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	d00a      	beq.n	800c7de <OnRadioRxTimeout+0x2e>
 800c7c8:	4b0a      	ldr	r3, [pc, #40]	; (800c7f4 <OnRadioRxTimeout+0x44>)
 800c7ca:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800c7ce:	68db      	ldr	r3, [r3, #12]
 800c7d0:	2b00      	cmp	r3, #0
 800c7d2:	d004      	beq.n	800c7de <OnRadioRxTimeout+0x2e>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800c7d4:	4b07      	ldr	r3, [pc, #28]	; (800c7f4 <OnRadioRxTimeout+0x44>)
 800c7d6:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800c7da:	68db      	ldr	r3, [r3, #12]
 800c7dc:	4798      	blx	r3
    }
    MW_LOG(TS_ON, VLEVEL_M, "MAC rxTimeOut\r\n" );
 800c7de:	4b06      	ldr	r3, [pc, #24]	; (800c7f8 <OnRadioRxTimeout+0x48>)
 800c7e0:	2201      	movs	r2, #1
 800c7e2:	2100      	movs	r1, #0
 800c7e4:	2002      	movs	r0, #2
 800c7e6:	f00c f87f 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
}
 800c7ea:	bf00      	nop
 800c7ec:	bd80      	pop	{r7, pc}
 800c7ee:	bf00      	nop
 800c7f0:	20000b30 	.word	0x20000b30
 800c7f4:	20000500 	.word	0x20000500
 800c7f8:	0801a5f0 	.word	0x0801a5f0

0800c7fc <UpdateRxSlotIdleState>:

static void UpdateRxSlotIdleState( void )
{
 800c7fc:	b480      	push	{r7}
 800c7fe:	af00      	add	r7, sp, #0
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800c800:	4b09      	ldr	r3, [pc, #36]	; (800c828 <UpdateRxSlotIdleState+0x2c>)
 800c802:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c806:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c80a:	2b02      	cmp	r3, #2
 800c80c:	d004      	beq.n	800c818 <UpdateRxSlotIdleState+0x1c>
    {
        MacCtx.RxSlot = RX_SLOT_NONE;
 800c80e:	4b06      	ldr	r3, [pc, #24]	; (800c828 <UpdateRxSlotIdleState+0x2c>)
 800c810:	2206      	movs	r2, #6
 800c812:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
    else
    {
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
    }
}
 800c816:	e003      	b.n	800c820 <UpdateRxSlotIdleState+0x24>
        MacCtx.RxSlot = RX_SLOT_WIN_CLASS_C;
 800c818:	4b03      	ldr	r3, [pc, #12]	; (800c828 <UpdateRxSlotIdleState+0x2c>)
 800c81a:	2202      	movs	r2, #2
 800c81c:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
}
 800c820:	bf00      	nop
 800c822:	46bd      	mov	sp, r7
 800c824:	bc80      	pop	{r7}
 800c826:	4770      	bx	lr
 800c828:	20000500 	.word	0x20000500

0800c82c <ProcessRadioTxDone>:

static void ProcessRadioTxDone( void )
{
 800c82c:	b580      	push	{r7, lr}
 800c82e:	b08e      	sub	sp, #56	; 0x38
 800c830:	af02      	add	r7, sp, #8
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    SetBandTxDoneParams_t txDone;

    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800c832:	4b4b      	ldr	r3, [pc, #300]	; (800c960 <ProcessRadioTxDone+0x134>)
 800c834:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c838:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c83c:	2b02      	cmp	r3, #2
 800c83e:	d002      	beq.n	800c846 <ProcessRadioTxDone+0x1a>
    {
        Radio.Sleep( );
 800c840:	4b48      	ldr	r3, [pc, #288]	; (800c964 <ProcessRadioTxDone+0x138>)
 800c842:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800c844:	4798      	blx	r3
    }
    // Setup timers
    TimerSetValue( &MacCtx.RxWindowTimer1, MacCtx.RxWindow1Delay );
 800c846:	4b46      	ldr	r3, [pc, #280]	; (800c960 <ProcessRadioTxDone+0x134>)
 800c848:	f8d3 33b0 	ldr.w	r3, [r3, #944]	; 0x3b0
 800c84c:	4619      	mov	r1, r3
 800c84e:	4846      	ldr	r0, [pc, #280]	; (800c968 <ProcessRadioTxDone+0x13c>)
 800c850:	f00c ff32 	bl	80196b8 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer1 );
 800c854:	4844      	ldr	r0, [pc, #272]	; (800c968 <ProcessRadioTxDone+0x13c>)
 800c856:	f00c fe51 	bl	80194fc <UTIL_TIMER_Start>
    TimerSetValue( &MacCtx.RxWindowTimer2, MacCtx.RxWindow2Delay );
 800c85a:	4b41      	ldr	r3, [pc, #260]	; (800c960 <ProcessRadioTxDone+0x134>)
 800c85c:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 800c860:	4619      	mov	r1, r3
 800c862:	4842      	ldr	r0, [pc, #264]	; (800c96c <ProcessRadioTxDone+0x140>)
 800c864:	f00c ff28 	bl	80196b8 <UTIL_TIMER_SetPeriod>
    TimerStart( &MacCtx.RxWindowTimer2 );
 800c868:	4840      	ldr	r0, [pc, #256]	; (800c96c <ProcessRadioTxDone+0x140>)
 800c86a:	f00c fe47 	bl	80194fc <UTIL_TIMER_Start>

    if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) || ( MacCtx.NodeAckRequested == true ) )
 800c86e:	4b3c      	ldr	r3, [pc, #240]	; (800c960 <ProcessRadioTxDone+0x134>)
 800c870:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c874:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800c878:	2b02      	cmp	r3, #2
 800c87a:	d004      	beq.n	800c886 <ProcessRadioTxDone+0x5a>
 800c87c:	4b38      	ldr	r3, [pc, #224]	; (800c960 <ProcessRadioTxDone+0x134>)
 800c87e:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c882:	2b00      	cmp	r3, #0
 800c884:	d01a      	beq.n	800c8bc <ProcessRadioTxDone+0x90>
    {
        getPhy.Attribute = PHY_ACK_TIMEOUT;
 800c886:	2316      	movs	r3, #22
 800c888:	f887 3020 	strb.w	r3, [r7, #32]
        phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800c88c:	4b34      	ldr	r3, [pc, #208]	; (800c960 <ProcessRadioTxDone+0x134>)
 800c88e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c892:	781b      	ldrb	r3, [r3, #0]
 800c894:	f107 0220 	add.w	r2, r7, #32
 800c898:	4611      	mov	r1, r2
 800c89a:	4618      	mov	r0, r3
 800c89c:	f006 fe00 	bl	80134a0 <RegionGetPhyParam>
 800c8a0:	4603      	mov	r3, r0
 800c8a2:	61fb      	str	r3, [r7, #28]
        TimerSetValue( &MacCtx.AckTimeoutTimer, MacCtx.RxWindow2Delay + phyParam.Value );
 800c8a4:	4b2e      	ldr	r3, [pc, #184]	; (800c960 <ProcessRadioTxDone+0x134>)
 800c8a6:	f8d3 23b4 	ldr.w	r2, [r3, #948]	; 0x3b4
 800c8aa:	69fb      	ldr	r3, [r7, #28]
 800c8ac:	4413      	add	r3, r2
 800c8ae:	4619      	mov	r1, r3
 800c8b0:	482f      	ldr	r0, [pc, #188]	; (800c970 <ProcessRadioTxDone+0x144>)
 800c8b2:	f00c ff01 	bl	80196b8 <UTIL_TIMER_SetPeriod>
        TimerStart( &MacCtx.AckTimeoutTimer );
 800c8b6:	482e      	ldr	r0, [pc, #184]	; (800c970 <ProcessRadioTxDone+0x144>)
 800c8b8:	f00c fe20 	bl	80194fc <UTIL_TIMER_Start>
    }

    // Update Aggregated last tx done time
    MacCtx.NvmCtx->LastTxDoneTime = TxDoneParams.CurTime;
 800c8bc:	4b28      	ldr	r3, [pc, #160]	; (800c960 <ProcessRadioTxDone+0x134>)
 800c8be:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c8c2:	4a2c      	ldr	r2, [pc, #176]	; (800c974 <ProcessRadioTxDone+0x148>)
 800c8c4:	6812      	ldr	r2, [r2, #0]
 800c8c6:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150

    // Update last tx done time for the current channel
    txDone.Channel = MacCtx.Channel;
 800c8ca:	4b25      	ldr	r3, [pc, #148]	; (800c960 <ProcessRadioTxDone+0x134>)
 800c8cc:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800c8d0:	723b      	strb	r3, [r7, #8]
    txDone.LastTxDoneTime = TxDoneParams.CurTime;
 800c8d2:	4b28      	ldr	r3, [pc, #160]	; (800c974 <ProcessRadioTxDone+0x148>)
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	60fb      	str	r3, [r7, #12]
    txDone.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.NvmCtx->InitializationTime );
 800c8d8:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800c8dc:	4618      	mov	r0, r3
 800c8de:	f00c fda7 	bl	8019430 <SysTimeGetMcuTime>
 800c8e2:	4b1f      	ldr	r3, [pc, #124]	; (800c960 <ProcessRadioTxDone+0x134>)
 800c8e4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c8e8:	4638      	mov	r0, r7
 800c8ea:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
 800c8ee:	9200      	str	r2, [sp, #0]
 800c8f0:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800c8f4:	f107 0228 	add.w	r2, r7, #40	; 0x28
 800c8f8:	ca06      	ldmia	r2, {r1, r2}
 800c8fa:	f00c fcfa 	bl	80192f2 <SysTimeSub>
 800c8fe:	f107 0314 	add.w	r3, r7, #20
 800c902:	463a      	mov	r2, r7
 800c904:	e892 0003 	ldmia.w	r2, {r0, r1}
 800c908:	e883 0003 	stmia.w	r3, {r0, r1}
    txDone.LastTxAirTime = MacCtx.TxTimeOnAir;
 800c90c:	4b14      	ldr	r3, [pc, #80]	; (800c960 <ProcessRadioTxDone+0x134>)
 800c90e:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800c912:	613b      	str	r3, [r7, #16]
    txDone.Joined  = true;
 800c914:	2301      	movs	r3, #1
 800c916:	727b      	strb	r3, [r7, #9]
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 800c918:	4b11      	ldr	r3, [pc, #68]	; (800c960 <ProcessRadioTxDone+0x134>)
 800c91a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c91e:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800c922:	2b00      	cmp	r3, #0
 800c924:	d101      	bne.n	800c92a <ProcessRadioTxDone+0xfe>
    {
        txDone.Joined  = false;
 800c926:	2300      	movs	r3, #0
 800c928:	727b      	strb	r3, [r7, #9]
    }

    RegionSetBandTxDone( MacCtx.NvmCtx->Region, &txDone );
 800c92a:	4b0d      	ldr	r3, [pc, #52]	; (800c960 <ProcessRadioTxDone+0x134>)
 800c92c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c930:	781b      	ldrb	r3, [r3, #0]
 800c932:	f107 0208 	add.w	r2, r7, #8
 800c936:	4611      	mov	r1, r2
 800c938:	4618      	mov	r0, r3
 800c93a:	f006 fdca 	bl	80134d2 <RegionSetBandTxDone>

    if( MacCtx.NodeAckRequested == false )
 800c93e:	4b08      	ldr	r3, [pc, #32]	; (800c960 <ProcessRadioTxDone+0x134>)
 800c940:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c944:	f083 0301 	eor.w	r3, r3, #1
 800c948:	b2db      	uxtb	r3, r3
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d003      	beq.n	800c956 <ProcessRadioTxDone+0x12a>
    {
        MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800c94e:	4b04      	ldr	r3, [pc, #16]	; (800c960 <ProcessRadioTxDone+0x134>)
 800c950:	2200      	movs	r2, #0
 800c952:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    }
}
 800c956:	bf00      	nop
 800c958:	3730      	adds	r7, #48	; 0x30
 800c95a:	46bd      	mov	sp, r7
 800c95c:	bd80      	pop	{r7, pc}
 800c95e:	bf00      	nop
 800c960:	20000500 	.word	0x20000500
 800c964:	0801ae9c 	.word	0x0801ae9c
 800c968:	20000880 	.word	0x20000880
 800c96c:	20000898 	.word	0x20000898
 800c970:	200008f8 	.word	0x200008f8
 800c974:	2000143c 	.word	0x2000143c

0800c978 <PrepareRxDoneAbort>:

static void PrepareRxDoneAbort( void )
{
 800c978:	b580      	push	{r7, lr}
 800c97a:	af00      	add	r7, sp, #0
    MacCtx.MacState |= LORAMAC_RX_ABORT;
 800c97c:	4b10      	ldr	r3, [pc, #64]	; (800c9c0 <PrepareRxDoneAbort+0x48>)
 800c97e:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800c982:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800c986:	4a0e      	ldr	r2, [pc, #56]	; (800c9c0 <PrepareRxDoneAbort+0x48>)
 800c988:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    if( MacCtx.NodeAckRequested == true )
 800c98c:	4b0c      	ldr	r3, [pc, #48]	; (800c9c0 <PrepareRxDoneAbort+0x48>)
 800c98e:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800c992:	2b00      	cmp	r3, #0
 800c994:	d002      	beq.n	800c99c <PrepareRxDoneAbort+0x24>
    {
        OnAckTimeoutTimerEvent( NULL );
 800c996:	2000      	movs	r0, #0
 800c998:	f001 f846 	bl	800da28 <OnAckTimeoutTimerEvent>
    }

    MacCtx.MacFlags.Bits.McpsInd = 1;
 800c99c:	4a08      	ldr	r2, [pc, #32]	; (800c9c0 <PrepareRxDoneAbort+0x48>)
 800c99e:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c9a2:	f043 0302 	orr.w	r3, r3, #2
 800c9a6:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    MacCtx.MacFlags.Bits.MacDone = 1;
 800c9aa:	4a05      	ldr	r2, [pc, #20]	; (800c9c0 <PrepareRxDoneAbort+0x48>)
 800c9ac:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800c9b0:	f043 0320 	orr.w	r3, r3, #32
 800c9b4:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 800c9b8:	f7ff ff20 	bl	800c7fc <UpdateRxSlotIdleState>
}
 800c9bc:	bf00      	nop
 800c9be:	bd80      	pop	{r7, pc}
 800c9c0:	20000500 	.word	0x20000500

0800c9c4 <ProcessRadioRxDone>:

static void ProcessRadioRxDone( void )
{
 800c9c4:	b5b0      	push	{r4, r5, r7, lr}
 800c9c6:	b0a6      	sub	sp, #152	; 0x98
 800c9c8:	af04      	add	r7, sp, #16
    LoRaMacHeader_t macHdr;
    ApplyCFListParams_t applyCFList;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800c9ca:	2313      	movs	r3, #19
 800c9cc:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

    LoRaMacMessageData_t macMsgData;
    LoRaMacMessageJoinAccept_t macMsgJoinAccept;
    uint8_t *payload = RxDoneParams.Payload;
 800c9d0:	4bcb      	ldr	r3, [pc, #812]	; (800cd00 <ProcessRadioRxDone+0x33c>)
 800c9d2:	685b      	ldr	r3, [r3, #4]
 800c9d4:	67fb      	str	r3, [r7, #124]	; 0x7c
    uint16_t size = RxDoneParams.Size;
 800c9d6:	4bca      	ldr	r3, [pc, #808]	; (800cd00 <ProcessRadioRxDone+0x33c>)
 800c9d8:	891b      	ldrh	r3, [r3, #8]
 800c9da:	f8a7 307a 	strh.w	r3, [r7, #122]	; 0x7a
    int16_t rssi = RxDoneParams.Rssi;
 800c9de:	4bc8      	ldr	r3, [pc, #800]	; (800cd00 <ProcessRadioRxDone+0x33c>)
 800c9e0:	895b      	ldrh	r3, [r3, #10]
 800c9e2:	f8a7 3078 	strh.w	r3, [r7, #120]	; 0x78
    int8_t snr = RxDoneParams.Snr;
 800c9e6:	4bc6      	ldr	r3, [pc, #792]	; (800cd00 <ProcessRadioRxDone+0x33c>)
 800c9e8:	7b1b      	ldrb	r3, [r3, #12]
 800c9ea:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

    uint8_t pktHeaderLen = 0;
 800c9ee:	2300      	movs	r3, #0
 800c9f0:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

    uint32_t downLinkCounter = 0;
 800c9f4:	2300      	movs	r3, #0
 800c9f6:	607b      	str	r3, [r7, #4]
    uint32_t address = MacCtx.NvmCtx->DevAddr;
 800c9f8:	4bc2      	ldr	r3, [pc, #776]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800c9fa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800c9fe:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800ca00:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
    uint8_t multicast = 0;
 800ca04:	2300      	movs	r3, #0
 800ca06:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
    AddressIdentifier_t addrID = UNICAST_DEV_ADDR;
 800ca0a:	2301      	movs	r3, #1
 800ca0c:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
    FCntIdentifier_t fCntID;

    MacCtx.McpsConfirm.AckReceived = false;
 800ca10:	4bbc      	ldr	r3, [pc, #752]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800ca12:	2200      	movs	r2, #0
 800ca14:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
    MacCtx.McpsIndication.Rssi = rssi;
 800ca18:	4aba      	ldr	r2, [pc, #744]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800ca1a:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800ca1e:	f8a2 342a 	strh.w	r3, [r2, #1066]	; 0x42a
    MacCtx.McpsIndication.Snr = snr;
 800ca22:	4ab8      	ldr	r2, [pc, #736]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800ca24:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800ca28:	f882 342c 	strb.w	r3, [r2, #1068]	; 0x42c
    MacCtx.McpsIndication.RxSlot = MacCtx.RxSlot;
 800ca2c:	4bb5      	ldr	r3, [pc, #724]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800ca2e:	f893 2480 	ldrb.w	r2, [r3, #1152]	; 0x480
 800ca32:	4bb4      	ldr	r3, [pc, #720]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800ca34:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
    MacCtx.McpsIndication.Port = 0;
 800ca38:	4bb2      	ldr	r3, [pc, #712]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800ca3a:	2200      	movs	r2, #0
 800ca3c:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
    MacCtx.McpsIndication.Multicast = 0;
 800ca40:	4bb0      	ldr	r3, [pc, #704]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800ca42:	2200      	movs	r2, #0
 800ca44:	f883 241e 	strb.w	r2, [r3, #1054]	; 0x41e
    MacCtx.McpsIndication.FramePending = 0;
 800ca48:	4bae      	ldr	r3, [pc, #696]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800ca4a:	2200      	movs	r2, #0
 800ca4c:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
    MacCtx.McpsIndication.Buffer = NULL;
 800ca50:	4bac      	ldr	r3, [pc, #688]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800ca52:	2200      	movs	r2, #0
 800ca54:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
    MacCtx.McpsIndication.BufferSize = 0;
 800ca58:	4baa      	ldr	r3, [pc, #680]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800ca5a:	2200      	movs	r2, #0
 800ca5c:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
    MacCtx.McpsIndication.RxData = false;
 800ca60:	4ba8      	ldr	r3, [pc, #672]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800ca62:	2200      	movs	r2, #0
 800ca64:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
    MacCtx.McpsIndication.AckReceived = false;
 800ca68:	4ba6      	ldr	r3, [pc, #664]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800ca6a:	2200      	movs	r2, #0
 800ca6c:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e
    MacCtx.McpsIndication.DownLinkCounter = 0;
 800ca70:	4ba4      	ldr	r3, [pc, #656]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800ca72:	2200      	movs	r2, #0
 800ca74:	f8c3 2430 	str.w	r2, [r3, #1072]	; 0x430
    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800ca78:	4ba2      	ldr	r3, [pc, #648]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800ca7a:	2200      	movs	r2, #0
 800ca7c:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
    MacCtx.McpsIndication.DevAddress = 0;
 800ca80:	4ba0      	ldr	r3, [pc, #640]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800ca82:	2200      	movs	r2, #0
 800ca84:	f8c3 2434 	str.w	r2, [r3, #1076]	; 0x434
    MacCtx.McpsIndication.DeviceTimeAnsReceived = false;
 800ca88:	4b9e      	ldr	r3, [pc, #632]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800ca8a:	2200      	movs	r2, #0
 800ca8c:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438

    Radio.Sleep( );
 800ca90:	4b9d      	ldr	r3, [pc, #628]	; (800cd08 <ProcessRadioRxDone+0x344>)
 800ca92:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800ca94:	4798      	blx	r3
    TimerStop( &MacCtx.RxWindowTimer2 );
 800ca96:	489d      	ldr	r0, [pc, #628]	; (800cd0c <ProcessRadioRxDone+0x348>)
 800ca98:	f00c fd9e 	bl	80195d8 <UTIL_TIMER_Stop>

    // This function must be called even if we are not in class b mode yet.
    if( LoRaMacClassBRxBeacon( payload, size ) == true )
 800ca9c:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800caa0:	4619      	mov	r1, r3
 800caa2:	6ff8      	ldr	r0, [r7, #124]	; 0x7c
 800caa4:	f004 fd4e 	bl	8011544 <LoRaMacClassBRxBeacon>
 800caa8:	4603      	mov	r3, r0
 800caaa:	2b00      	cmp	r3, #0
 800caac:	d00b      	beq.n	800cac6 <ProcessRadioRxDone+0x102>
    {
        MacCtx.MlmeIndication.BeaconInfo.Rssi = rssi;
 800caae:	4a95      	ldr	r2, [pc, #596]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800cab0:	f8b7 3078 	ldrh.w	r3, [r7, #120]	; 0x78
 800cab4:	f8a2 3476 	strh.w	r3, [r2, #1142]	; 0x476
        MacCtx.MlmeIndication.BeaconInfo.Snr = snr;
 800cab8:	4a92      	ldr	r2, [pc, #584]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800caba:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800cabe:	f882 3478 	strb.w	r3, [r2, #1144]	; 0x478
        return;
 800cac2:	f000 bc09 	b.w	800d2d8 <ProcessRadioRxDone+0x914>
    }
    // Check if we expect a ping or a multicast slot.
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800cac6:	4b8f      	ldr	r3, [pc, #572]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800cac8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cacc:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800cad0:	2b01      	cmp	r3, #1
 800cad2:	d11e      	bne.n	800cb12 <ProcessRadioRxDone+0x14e>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800cad4:	f004 fd49 	bl	801156a <LoRaMacClassBIsPingExpected>
 800cad8:	4603      	mov	r3, r0
 800cada:	2b00      	cmp	r3, #0
 800cadc:	d00a      	beq.n	800caf4 <ProcessRadioRxDone+0x130>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800cade:	2000      	movs	r0, #0
 800cae0:	f004 fcfa 	bl	80114d8 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800cae4:	2000      	movs	r0, #0
 800cae6:	f004 fd1b 	bl	8011520 <LoRaMacClassBPingSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_PING_SLOT;
 800caea:	4b86      	ldr	r3, [pc, #536]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800caec:	2204      	movs	r2, #4
 800caee:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
 800caf2:	e00e      	b.n	800cb12 <ProcessRadioRxDone+0x14e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800caf4:	f004 fd40 	bl	8011578 <LoRaMacClassBIsMulticastExpected>
 800caf8:	4603      	mov	r3, r0
 800cafa:	2b00      	cmp	r3, #0
 800cafc:	d009      	beq.n	800cb12 <ProcessRadioRxDone+0x14e>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800cafe:	2000      	movs	r0, #0
 800cb00:	f004 fcf4 	bl	80114ec <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800cb04:	2000      	movs	r0, #0
 800cb06:	f004 fd14 	bl	8011532 <LoRaMacClassBMulticastSlotTimerEvent>
            MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT;
 800cb0a:	4b7e      	ldr	r3, [pc, #504]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800cb0c:	2205      	movs	r2, #5
 800cb0e:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
        }
    }

    macHdr.Value = payload[pktHeaderLen++];
 800cb12:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800cb16:	1c5a      	adds	r2, r3, #1
 800cb18:	f887 2076 	strb.w	r2, [r7, #118]	; 0x76
 800cb1c:	461a      	mov	r2, r3
 800cb1e:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800cb20:	4413      	add	r3, r2
 800cb22:	781b      	ldrb	r3, [r3, #0]
 800cb24:	f887 3074 	strb.w	r3, [r7, #116]	; 0x74

    switch( macHdr.Bits.MType )
 800cb28:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800cb2c:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800cb30:	b2db      	uxtb	r3, r3
 800cb32:	3b01      	subs	r3, #1
 800cb34:	2b06      	cmp	r3, #6
 800cb36:	f200 83a6 	bhi.w	800d286 <ProcessRadioRxDone+0x8c2>
 800cb3a:	a201      	add	r2, pc, #4	; (adr r2, 800cb40 <ProcessRadioRxDone+0x17c>)
 800cb3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cb40:	0800cb5d 	.word	0x0800cb5d
 800cb44:	0800d287 	.word	0x0800d287
 800cb48:	0800cd19 	.word	0x0800cd19
 800cb4c:	0800d287 	.word	0x0800d287
 800cb50:	0800cd11 	.word	0x0800cd11
 800cb54:	0800d287 	.word	0x0800d287
 800cb58:	0800d22d 	.word	0x0800d22d
    {
        case FRAME_TYPE_JOIN_ACCEPT:
            // Check if the received frame size is valid
            if( size < LORAMAC_JOIN_ACCEPT_FRAME_MIN_SIZE )
 800cb5c:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800cb60:	2b10      	cmp	r3, #16
 800cb62:	d806      	bhi.n	800cb72 <ProcessRadioRxDone+0x1ae>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800cb64:	4b67      	ldr	r3, [pc, #412]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800cb66:	2201      	movs	r2, #1
 800cb68:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800cb6c:	f7ff ff04 	bl	800c978 <PrepareRxDoneAbort>
                return;
 800cb70:	e3b2      	b.n	800d2d8 <ProcessRadioRxDone+0x914>
            }
            macMsgJoinAccept.Buffer = payload;
 800cb72:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800cb74:	60bb      	str	r3, [r7, #8]
            macMsgJoinAccept.BufSize = size;
 800cb76:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800cb7a:	b2db      	uxtb	r3, r3
 800cb7c:	733b      	strb	r3, [r7, #12]

            // Abort in case if the device isn't joined yet and no rejoin request is ongoing.
            if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 800cb7e:	4b61      	ldr	r3, [pc, #388]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800cb80:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cb84:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800cb88:	2b00      	cmp	r3, #0
 800cb8a:	d006      	beq.n	800cb9a <ProcessRadioRxDone+0x1d6>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800cb8c:	4b5d      	ldr	r3, [pc, #372]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800cb8e:	2201      	movs	r2, #1
 800cb90:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800cb94:	f7ff fef0 	bl	800c978 <PrepareRxDoneAbort>
                return;
 800cb98:	e39e      	b.n	800d2d8 <ProcessRadioRxDone+0x914>
            }
            macCryptoStatus = LoRaMacCryptoHandleJoinAccept( JOIN_REQ, SecureElementGetJoinEui( ), &macMsgJoinAccept );
 800cb9a:	f7fe fc9d 	bl	800b4d8 <SecureElementGetJoinEui>
 800cb9e:	4601      	mov	r1, r0
 800cba0:	f107 0308 	add.w	r3, r7, #8
 800cba4:	461a      	mov	r2, r3
 800cba6:	20ff      	movs	r0, #255	; 0xff
 800cba8:	f005 ff14 	bl	80129d4 <LoRaMacCryptoHandleJoinAccept>
 800cbac:	4603      	mov	r3, r0
 800cbae:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80

            if( LORAMAC_CRYPTO_SUCCESS == macCryptoStatus )
 800cbb2:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800cbb6:	2b00      	cmp	r3, #0
 800cbb8:	f040 8095 	bne.w	800cce6 <ProcessRadioRxDone+0x322>
            {
                // Network ID
                MacCtx.NvmCtx->NetID = ( uint32_t ) macMsgJoinAccept.NetID[0];
 800cbbc:	7c7a      	ldrb	r2, [r7, #17]
 800cbbe:	4b51      	ldr	r3, [pc, #324]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800cbc0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cbc4:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[1] << 8 );
 800cbc6:	4b4f      	ldr	r3, [pc, #316]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800cbc8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cbcc:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800cbce:	7cbb      	ldrb	r3, [r7, #18]
 800cbd0:	021a      	lsls	r2, r3, #8
 800cbd2:	4b4c      	ldr	r3, [pc, #304]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800cbd4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cbd8:	430a      	orrs	r2, r1
 800cbda:	649a      	str	r2, [r3, #72]	; 0x48
                MacCtx.NvmCtx->NetID |= ( ( uint32_t ) macMsgJoinAccept.NetID[2] << 16 );
 800cbdc:	4b49      	ldr	r3, [pc, #292]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800cbde:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cbe2:	6c99      	ldr	r1, [r3, #72]	; 0x48
 800cbe4:	7cfb      	ldrb	r3, [r7, #19]
 800cbe6:	041a      	lsls	r2, r3, #16
 800cbe8:	4b46      	ldr	r3, [pc, #280]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800cbea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cbee:	430a      	orrs	r2, r1
 800cbf0:	649a      	str	r2, [r3, #72]	; 0x48

                // Device Address
                MacCtx.NvmCtx->DevAddr = macMsgJoinAccept.DevAddr;
 800cbf2:	4b44      	ldr	r3, [pc, #272]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800cbf4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cbf8:	697a      	ldr	r2, [r7, #20]
 800cbfa:	64da      	str	r2, [r3, #76]	; 0x4c

                // DLSettings
                MacCtx.NvmCtx->MacParams.Rx1DrOffset = macMsgJoinAccept.DLSettings.Bits.RX1DRoffset;
 800cbfc:	7e3b      	ldrb	r3, [r7, #24]
 800cbfe:	f3c3 1302 	ubfx	r3, r3, #4, #3
 800cc02:	b2da      	uxtb	r2, r3
 800cc04:	4b3f      	ldr	r3, [pc, #252]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800cc06:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cc0a:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
                MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800cc0e:	7e3b      	ldrb	r3, [r7, #24]
 800cc10:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800cc14:	b2da      	uxtb	r2, r3
 800cc16:	4b3b      	ldr	r3, [pc, #236]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800cc18:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cc1c:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = macMsgJoinAccept.DLSettings.Bits.RX2DataRate;
 800cc20:	7e3b      	ldrb	r3, [r7, #24]
 800cc22:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800cc26:	b2da      	uxtb	r2, r3
 800cc28:	4b36      	ldr	r3, [pc, #216]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800cc2a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cc2e:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

                // RxDelay
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = macMsgJoinAccept.RxDelay;
 800cc32:	7e7a      	ldrb	r2, [r7, #25]
 800cc34:	4b33      	ldr	r3, [pc, #204]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800cc36:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cc3a:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                if( MacCtx.NvmCtx->MacParams.ReceiveDelay1 == 0 )
 800cc3e:	4b31      	ldr	r3, [pc, #196]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800cc40:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cc44:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800cc48:	2b00      	cmp	r3, #0
 800cc4a:	d105      	bne.n	800cc58 <ProcessRadioRxDone+0x294>
                {
                    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = 1;
 800cc4c:	4b2d      	ldr	r3, [pc, #180]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800cc4e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cc52:	2201      	movs	r2, #1
 800cc54:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                }
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 *= 1000;
 800cc58:	4b2a      	ldr	r3, [pc, #168]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800cc5a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cc5e:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800cc62:	4b28      	ldr	r3, [pc, #160]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800cc64:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cc68:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800cc6c:	fb01 f202 	mul.w	r2, r1, r2
 800cc70:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 800cc74:	4b23      	ldr	r3, [pc, #140]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800cc76:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cc7a:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800cc7e:	4b21      	ldr	r3, [pc, #132]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800cc80:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cc84:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 800cc88:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98

                MacCtx.NvmCtx->Version.Fields.Minor = 0;
 800cc8c:	4b1d      	ldr	r3, [pc, #116]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800cc8e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cc92:	2200      	movs	r2, #0
 800cc94:	f883 2162 	strb.w	r2, [r3, #354]	; 0x162

                // Apply CF list
                applyCFList.Payload = macMsgJoinAccept.CFList;
 800cc98:	f107 0308 	add.w	r3, r7, #8
 800cc9c:	3312      	adds	r3, #18
 800cc9e:	66fb      	str	r3, [r7, #108]	; 0x6c
                // Size of the regular payload is 12. Plus 1 byte MHDR and 4 bytes MIC
                applyCFList.Size = size - 17;
 800cca0:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800cca4:	b2db      	uxtb	r3, r3
 800cca6:	3b11      	subs	r3, #17
 800cca8:	b2db      	uxtb	r3, r3
 800ccaa:	f887 3070 	strb.w	r3, [r7, #112]	; 0x70

                RegionApplyCFList( MacCtx.NvmCtx->Region, &applyCFList );
 800ccae:	4b15      	ldr	r3, [pc, #84]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800ccb0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ccb4:	781b      	ldrb	r3, [r3, #0]
 800ccb6:	f107 026c 	add.w	r2, r7, #108	; 0x6c
 800ccba:	4611      	mov	r1, r2
 800ccbc:	4618      	mov	r0, r3
 800ccbe:	f006 fc55 	bl	801356c <RegionApplyCFList>

                MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_OTAA;
 800ccc2:	4b10      	ldr	r3, [pc, #64]	; (800cd04 <ProcessRadioRxDone+0x340>)
 800ccc4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ccc8:	2202      	movs	r2, #2
 800ccca:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164

                // MLME handling
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800ccce:	2001      	movs	r0, #1
 800ccd0:	f005 f98e 	bl	8011ff0 <LoRaMacConfirmQueueIsCmdActive>
 800ccd4:	4603      	mov	r3, r0
 800ccd6:	2b00      	cmp	r3, #0
 800ccd8:	f000 82dc 	beq.w	800d294 <ProcessRadioRxDone+0x8d0>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_JOIN );
 800ccdc:	2101      	movs	r1, #1
 800ccde:	2000      	movs	r0, #0
 800cce0:	f005 f8fa 	bl	8011ed8 <LoRaMacConfirmQueueSetStatus>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
                }
            }
            break;
 800cce4:	e2d6      	b.n	800d294 <ProcessRadioRxDone+0x8d0>
                if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800cce6:	2001      	movs	r0, #1
 800cce8:	f005 f982 	bl	8011ff0 <LoRaMacConfirmQueueIsCmdActive>
 800ccec:	4603      	mov	r3, r0
 800ccee:	2b00      	cmp	r3, #0
 800ccf0:	f000 82d0 	beq.w	800d294 <ProcessRadioRxDone+0x8d0>
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL, MLME_JOIN );
 800ccf4:	2101      	movs	r1, #1
 800ccf6:	2007      	movs	r0, #7
 800ccf8:	f005 f8ee 	bl	8011ed8 <LoRaMacConfirmQueueSetStatus>
            break;
 800ccfc:	e2ca      	b.n	800d294 <ProcessRadioRxDone+0x8d0>
 800ccfe:	bf00      	nop
 800cd00:	20001440 	.word	0x20001440
 800cd04:	20000500 	.word	0x20000500
 800cd08:	0801ae9c 	.word	0x0801ae9c
 800cd0c:	20000898 	.word	0x20000898
        case FRAME_TYPE_DATA_CONFIRMED_DOWN:
            MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800cd10:	4bbc      	ldr	r3, [pc, #752]	; (800d004 <ProcessRadioRxDone+0x640>)
 800cd12:	2201      	movs	r2, #1
 800cd14:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_DOWN:
            // Check if the received payload size is valid
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800cd18:	4bba      	ldr	r3, [pc, #744]	; (800d004 <ProcessRadioRxDone+0x640>)
 800cd1a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cd1e:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 800cd22:	f887 3066 	strb.w	r3, [r7, #102]	; 0x66
            getPhy.Datarate = MacCtx.McpsIndication.RxDatarate;
 800cd26:	4bb7      	ldr	r3, [pc, #732]	; (800d004 <ProcessRadioRxDone+0x640>)
 800cd28:	f893 3420 	ldrb.w	r3, [r3, #1056]	; 0x420
 800cd2c:	b25b      	sxtb	r3, r3
 800cd2e:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
            getPhy.Attribute = PHY_MAX_PAYLOAD;
 800cd32:	230d      	movs	r3, #13
 800cd34:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64

            // Get the maximum payload length
            if( MacCtx.NvmCtx->RepeaterSupport == true )
 800cd38:	4bb2      	ldr	r3, [pc, #712]	; (800d004 <ProcessRadioRxDone+0x640>)
 800cd3a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cd3e:	f893 30ca 	ldrb.w	r3, [r3, #202]	; 0xca
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d002      	beq.n	800cd4c <ProcessRadioRxDone+0x388>
            {
                getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800cd46:	230e      	movs	r3, #14
 800cd48:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            }

            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800cd4c:	4bad      	ldr	r3, [pc, #692]	; (800d004 <ProcessRadioRxDone+0x640>)
 800cd4e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cd52:	781b      	ldrb	r3, [r3, #0]
 800cd54:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800cd58:	4611      	mov	r1, r2
 800cd5a:	4618      	mov	r0, r3
 800cd5c:	f006 fba0 	bl	80134a0 <RegionGetPhyParam>
 800cd60:	4603      	mov	r3, r0
 800cd62:	663b      	str	r3, [r7, #96]	; 0x60
            if( ( MAX( 0, ( int16_t )( ( int16_t ) size - ( int16_t ) LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE ) ) > ( int16_t )phyParam.Value ) ||
 800cd64:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800cd68:	3b0d      	subs	r3, #13
 800cd6a:	b29b      	uxth	r3, r3
 800cd6c:	b21b      	sxth	r3, r3
 800cd6e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800cd72:	b21a      	sxth	r2, r3
 800cd74:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 800cd76:	b21b      	sxth	r3, r3
 800cd78:	429a      	cmp	r2, r3
 800cd7a:	dc03      	bgt.n	800cd84 <ProcessRadioRxDone+0x3c0>
 800cd7c:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800cd80:	2b0b      	cmp	r3, #11
 800cd82:	d806      	bhi.n	800cd92 <ProcessRadioRxDone+0x3ce>
                ( size < LORAMAC_FRAME_PAYLOAD_MIN_SIZE ) )
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800cd84:	4b9f      	ldr	r3, [pc, #636]	; (800d004 <ProcessRadioRxDone+0x640>)
 800cd86:	2201      	movs	r2, #1
 800cd88:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800cd8c:	f7ff fdf4 	bl	800c978 <PrepareRxDoneAbort>
                return;
 800cd90:	e2a2      	b.n	800d2d8 <ProcessRadioRxDone+0x914>
            }
            macMsgData.Buffer = payload;
 800cd92:	6ffb      	ldr	r3, [r7, #124]	; 0x7c
 800cd94:	633b      	str	r3, [r7, #48]	; 0x30
            macMsgData.BufSize = size;
 800cd96:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800cd9a:	b2db      	uxtb	r3, r3
 800cd9c:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
            macMsgData.FRMPayload = MacCtx.RxPayload;
 800cda0:	4b99      	ldr	r3, [pc, #612]	; (800d008 <ProcessRadioRxDone+0x644>)
 800cda2:	657b      	str	r3, [r7, #84]	; 0x54
            macMsgData.FRMPayloadSize = LORAMAC_PHY_MAXPAYLOAD;
 800cda4:	23ff      	movs	r3, #255	; 0xff
 800cda6:	f887 3058 	strb.w	r3, [r7, #88]	; 0x58

            if( LORAMAC_PARSER_SUCCESS != LoRaMacParserData( &macMsgData ) )
 800cdaa:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800cdae:	4618      	mov	r0, r3
 800cdb0:	f006 f8f9 	bl	8012fa6 <LoRaMacParserData>
 800cdb4:	4603      	mov	r3, r0
 800cdb6:	2b00      	cmp	r3, #0
 800cdb8:	d006      	beq.n	800cdc8 <ProcessRadioRxDone+0x404>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800cdba:	4b92      	ldr	r3, [pc, #584]	; (800d004 <ProcessRadioRxDone+0x640>)
 800cdbc:	2201      	movs	r2, #1
 800cdbe:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800cdc2:	f7ff fdd9 	bl	800c978 <PrepareRxDoneAbort>
                return;
 800cdc6:	e287      	b.n	800d2d8 <ProcessRadioRxDone+0x914>
            }

            // Store device address
            MacCtx.McpsIndication.DevAddress = macMsgData.FHDR.DevAddr;
 800cdc8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800cdca:	4a8e      	ldr	r2, [pc, #568]	; (800d004 <ProcessRadioRxDone+0x640>)
 800cdcc:	f8c2 3434 	str.w	r3, [r2, #1076]	; 0x434

            FType_t fType;
            if( LORAMAC_STATUS_OK != DetermineFrameType( &macMsgData, &fType ) )
 800cdd0:	1cba      	adds	r2, r7, #2
 800cdd2:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800cdd6:	4611      	mov	r1, r2
 800cdd8:	4618      	mov	r0, r3
 800cdda:	f002 fcfd 	bl	800f7d8 <DetermineFrameType>
 800cdde:	4603      	mov	r3, r0
 800cde0:	2b00      	cmp	r3, #0
 800cde2:	d006      	beq.n	800cdf2 <ProcessRadioRxDone+0x42e>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800cde4:	4b87      	ldr	r3, [pc, #540]	; (800d004 <ProcessRadioRxDone+0x640>)
 800cde6:	2201      	movs	r2, #1
 800cde8:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800cdec:	f7ff fdc4 	bl	800c978 <PrepareRxDoneAbort>
                return;
 800cdf0:	e272      	b.n	800d2d8 <ProcessRadioRxDone+0x914>
            }

            //Check if it is a multicast message
            multicast = 0;
 800cdf2:	2300      	movs	r3, #0
 800cdf4:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
            downLinkCounter = 0;
 800cdf8:	2300      	movs	r3, #0
 800cdfa:	607b      	str	r3, [r7, #4]
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800cdfc:	2300      	movs	r3, #0
 800cdfe:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 800ce02:	e055      	b.n	800ceb0 <ProcessRadioRxDone+0x4ec>
            {
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800ce04:	4b7f      	ldr	r3, [pc, #508]	; (800d004 <ProcessRadioRxDone+0x640>)
 800ce06:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800ce0a:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800ce0e:	212c      	movs	r1, #44	; 0x2c
 800ce10:	fb01 f303 	mul.w	r3, r1, r3
 800ce14:	4413      	add	r3, r2
 800ce16:	3354      	adds	r3, #84	; 0x54
 800ce18:	681a      	ldr	r2, [r3, #0]
 800ce1a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800ce1c:	429a      	cmp	r2, r3
 800ce1e:	d142      	bne.n	800cea6 <ProcessRadioRxDone+0x4e2>
                    ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true ) )
 800ce20:	4b78      	ldr	r3, [pc, #480]	; (800d004 <ProcessRadioRxDone+0x640>)
 800ce22:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800ce26:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800ce2a:	212c      	movs	r1, #44	; 0x2c
 800ce2c:	fb01 f303 	mul.w	r3, r1, r3
 800ce30:	4413      	add	r3, r2
 800ce32:	3352      	adds	r3, #82	; 0x52
 800ce34:	781b      	ldrb	r3, [r3, #0]
                if( ( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address == macMsgData.FHDR.DevAddr ) &&
 800ce36:	2b00      	cmp	r3, #0
 800ce38:	d035      	beq.n	800cea6 <ProcessRadioRxDone+0x4e2>
                {
                    multicast = 1;
 800ce3a:	2301      	movs	r3, #1
 800ce3c:	f887 3083 	strb.w	r3, [r7, #131]	; 0x83
                    addrID = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.GroupID;
 800ce40:	4b70      	ldr	r3, [pc, #448]	; (800d004 <ProcessRadioRxDone+0x640>)
 800ce42:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800ce46:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800ce4a:	212c      	movs	r1, #44	; 0x2c
 800ce4c:	fb01 f303 	mul.w	r3, r1, r3
 800ce50:	4413      	add	r3, r2
 800ce52:	3353      	adds	r3, #83	; 0x53
 800ce54:	781b      	ldrb	r3, [r3, #0]
 800ce56:	f887 3082 	strb.w	r3, [r7, #130]	; 0x82
                    downLinkCounter = *( MacCtx.NvmCtx->MulticastChannelList[i].DownLinkCounter );
 800ce5a:	4b6a      	ldr	r3, [pc, #424]	; (800d004 <ProcessRadioRxDone+0x640>)
 800ce5c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800ce60:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800ce64:	212c      	movs	r1, #44	; 0x2c
 800ce66:	fb01 f303 	mul.w	r3, r1, r3
 800ce6a:	4413      	add	r3, r2
 800ce6c:	3370      	adds	r3, #112	; 0x70
 800ce6e:	681b      	ldr	r3, [r3, #0]
 800ce70:	681b      	ldr	r3, [r3, #0]
 800ce72:	607b      	str	r3, [r7, #4]
                    address = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.Address;
 800ce74:	4b63      	ldr	r3, [pc, #396]	; (800d004 <ProcessRadioRxDone+0x640>)
 800ce76:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800ce7a:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800ce7e:	212c      	movs	r1, #44	; 0x2c
 800ce80:	fb01 f303 	mul.w	r3, r1, r3
 800ce84:	4413      	add	r3, r2
 800ce86:	3354      	adds	r3, #84	; 0x54
 800ce88:	681b      	ldr	r3, [r3, #0]
 800ce8a:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
                    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 800ce8e:	4b5d      	ldr	r3, [pc, #372]	; (800d004 <ProcessRadioRxDone+0x640>)
 800ce90:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ce94:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800ce98:	2b02      	cmp	r3, #2
 800ce9a:	d10e      	bne.n	800ceba <ProcessRadioRxDone+0x4f6>
                    {
                        MacCtx.McpsIndication.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800ce9c:	4b59      	ldr	r3, [pc, #356]	; (800d004 <ProcessRadioRxDone+0x640>)
 800ce9e:	2203      	movs	r2, #3
 800cea0:	f883 242d 	strb.w	r2, [r3, #1069]	; 0x42d
                    }
                    break;
 800cea4:	e009      	b.n	800ceba <ProcessRadioRxDone+0x4f6>
            for( uint8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800cea6:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800ceaa:	3301      	adds	r3, #1
 800ceac:	f887 3081 	strb.w	r3, [r7, #129]	; 0x81
 800ceb0:	f897 3081 	ldrb.w	r3, [r7, #129]	; 0x81
 800ceb4:	2b00      	cmp	r3, #0
 800ceb6:	d0a5      	beq.n	800ce04 <ProcessRadioRxDone+0x440>
 800ceb8:	e000      	b.n	800cebc <ProcessRadioRxDone+0x4f8>
                    break;
 800ceba:	bf00      	nop
                }
            }

            // Filter messages according to multicast downlink exceptions
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800cebc:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800cec0:	2b01      	cmp	r3, #1
 800cec2:	d117      	bne.n	800cef4 <ProcessRadioRxDone+0x530>
 800cec4:	78bb      	ldrb	r3, [r7, #2]
 800cec6:	2b03      	cmp	r3, #3
 800cec8:	d10d      	bne.n	800cee6 <ProcessRadioRxDone+0x522>
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800ceca:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800cece:	f003 0320 	and.w	r3, r3, #32
 800ced2:	b2db      	uxtb	r3, r3
            if( ( multicast == 1 ) && ( ( fType != FRAME_TYPE_D ) ||
 800ced4:	2b00      	cmp	r3, #0
 800ced6:	d106      	bne.n	800cee6 <ProcessRadioRxDone+0x522>
                                        ( macMsgData.FHDR.FCtrl.Bits.AdrAckReq != 0 ) ) )
 800ced8:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800cedc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800cee0:	b2db      	uxtb	r3, r3
                                        ( macMsgData.FHDR.FCtrl.Bits.Ack != 0 ) ||
 800cee2:	2b00      	cmp	r3, #0
 800cee4:	d006      	beq.n	800cef4 <ProcessRadioRxDone+0x530>
            {
                MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800cee6:	4b47      	ldr	r3, [pc, #284]	; (800d004 <ProcessRadioRxDone+0x640>)
 800cee8:	2201      	movs	r2, #1
 800ceea:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                PrepareRxDoneAbort( );
 800ceee:	f7ff fd43 	bl	800c978 <PrepareRxDoneAbort>
                return;
 800cef2:	e1f1      	b.n	800d2d8 <ProcessRadioRxDone+0x914>
            }

            // Get maximum allowed counter difference
            getPhy.Attribute = PHY_MAX_FCNT_GAP;
 800cef4:	2315      	movs	r3, #21
 800cef6:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800cefa:	4b42      	ldr	r3, [pc, #264]	; (800d004 <ProcessRadioRxDone+0x640>)
 800cefc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cf00:	781b      	ldrb	r3, [r3, #0]
 800cf02:	f107 0264 	add.w	r2, r7, #100	; 0x64
 800cf06:	4611      	mov	r1, r2
 800cf08:	4618      	mov	r0, r3
 800cf0a:	f006 fac9 	bl	80134a0 <RegionGetPhyParam>
 800cf0e:	4603      	mov	r3, r0
 800cf10:	663b      	str	r3, [r7, #96]	; 0x60

            // Get downlink frame counter value
            macCryptoStatus = GetFCntDown( addrID, fType, &macMsgData, MacCtx.NvmCtx->Version, phyParam.Value, &fCntID, &downLinkCounter );
 800cf12:	78bc      	ldrb	r4, [r7, #2]
 800cf14:	4b3b      	ldr	r3, [pc, #236]	; (800d004 <ProcessRadioRxDone+0x640>)
 800cf16:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cf1a:	6e3a      	ldr	r2, [r7, #96]	; 0x60
 800cf1c:	b292      	uxth	r2, r2
 800cf1e:	f107 0530 	add.w	r5, r7, #48	; 0x30
 800cf22:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 800cf26:	1d39      	adds	r1, r7, #4
 800cf28:	9102      	str	r1, [sp, #8]
 800cf2a:	1cf9      	adds	r1, r7, #3
 800cf2c:	9101      	str	r1, [sp, #4]
 800cf2e:	9200      	str	r2, [sp, #0]
 800cf30:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800cf34:	462a      	mov	r2, r5
 800cf36:	4621      	mov	r1, r4
 800cf38:	f000 fdac 	bl	800da94 <GetFCntDown>
 800cf3c:	4603      	mov	r3, r0
 800cf3e:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800cf42:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800cf46:	2b00      	cmp	r3, #0
 800cf48:	d038      	beq.n	800cfbc <ProcessRadioRxDone+0x5f8>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED )
 800cf4a:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800cf4e:	2b07      	cmp	r3, #7
 800cf50:	d120      	bne.n	800cf94 <ProcessRadioRxDone+0x5d0>
                {
                    // Catch the case of repeated downlink frame counter
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_REPEATED;
 800cf52:	4b2c      	ldr	r3, [pc, #176]	; (800d004 <ProcessRadioRxDone+0x640>)
 800cf54:	2208      	movs	r2, #8
 800cf56:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    if( ( MacCtx.NvmCtx->Version.Fields.Minor == 0 ) && ( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN ) && ( MacCtx.NvmCtx->LastRxMic == macMsgData.MIC ) )
 800cf5a:	4b2a      	ldr	r3, [pc, #168]	; (800d004 <ProcessRadioRxDone+0x640>)
 800cf5c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cf60:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 800cf64:	2b00      	cmp	r3, #0
 800cf66:	d122      	bne.n	800cfae <ProcessRadioRxDone+0x5ea>
 800cf68:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800cf6c:	f023 031f 	bic.w	r3, r3, #31
 800cf70:	b2db      	uxtb	r3, r3
 800cf72:	2ba0      	cmp	r3, #160	; 0xa0
 800cf74:	d11b      	bne.n	800cfae <ProcessRadioRxDone+0x5ea>
 800cf76:	4b23      	ldr	r3, [pc, #140]	; (800d004 <ProcessRadioRxDone+0x640>)
 800cf78:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cf7c:	f8d3 2168 	ldr.w	r2, [r3, #360]	; 0x168
 800cf80:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800cf82:	429a      	cmp	r2, r3
 800cf84:	d113      	bne.n	800cfae <ProcessRadioRxDone+0x5ea>
                    {
                        MacCtx.NvmCtx->SrvAckRequested = true;
 800cf86:	4b1f      	ldr	r3, [pc, #124]	; (800d004 <ProcessRadioRxDone+0x640>)
 800cf88:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800cf8c:	2201      	movs	r2, #1
 800cf8e:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
 800cf92:	e00c      	b.n	800cfae <ProcessRadioRxDone+0x5ea>
                    }
                }
                else if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT )
 800cf94:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800cf98:	2b08      	cmp	r3, #8
 800cf9a:	d104      	bne.n	800cfa6 <ProcessRadioRxDone+0x5e2>
                {
                    // Lost too many frames
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_DOWNLINK_TOO_MANY_FRAMES_LOSS;
 800cf9c:	4b19      	ldr	r3, [pc, #100]	; (800d004 <ProcessRadioRxDone+0x640>)
 800cf9e:	220a      	movs	r2, #10
 800cfa0:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 800cfa4:	e003      	b.n	800cfae <ProcessRadioRxDone+0x5ea>
                }
                else
                {
                    // Other errors
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800cfa6:	4b17      	ldr	r3, [pc, #92]	; (800d004 <ProcessRadioRxDone+0x640>)
 800cfa8:	2201      	movs	r2, #1
 800cfaa:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800cfae:	687b      	ldr	r3, [r7, #4]
 800cfb0:	4a14      	ldr	r2, [pc, #80]	; (800d004 <ProcessRadioRxDone+0x640>)
 800cfb2:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
                PrepareRxDoneAbort( );
 800cfb6:	f7ff fcdf 	bl	800c978 <PrepareRxDoneAbort>
                return;
 800cfba:	e18d      	b.n	800d2d8 <ProcessRadioRxDone+0x914>
            }

            macCryptoStatus = LoRaMacCryptoUnsecureMessage( addrID, address, fCntID, downLinkCounter, &macMsgData );
 800cfbc:	78fa      	ldrb	r2, [r7, #3]
 800cfbe:	6879      	ldr	r1, [r7, #4]
 800cfc0:	f897 0082 	ldrb.w	r0, [r7, #130]	; 0x82
 800cfc4:	f107 0330 	add.w	r3, r7, #48	; 0x30
 800cfc8:	9300      	str	r3, [sp, #0]
 800cfca:	460b      	mov	r3, r1
 800cfcc:	f8d7 1084 	ldr.w	r1, [r7, #132]	; 0x84
 800cfd0:	f005 fe2e 	bl	8012c30 <LoRaMacCryptoUnsecureMessage>
 800cfd4:	4603      	mov	r3, r0
 800cfd6:	f887 3080 	strb.w	r3, [r7, #128]	; 0x80
            if( macCryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 800cfda:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800cfde:	2b00      	cmp	r3, #0
 800cfe0:	d014      	beq.n	800d00c <ProcessRadioRxDone+0x648>
            {
                if( macCryptoStatus == LORAMAC_CRYPTO_FAIL_ADDRESS )
 800cfe2:	f897 3080 	ldrb.w	r3, [r7, #128]	; 0x80
 800cfe6:	2b02      	cmp	r3, #2
 800cfe8:	d104      	bne.n	800cff4 <ProcessRadioRxDone+0x630>
                {
                    // We are not the destination of this frame.
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ADDRESS_FAIL;
 800cfea:	4b06      	ldr	r3, [pc, #24]	; (800d004 <ProcessRadioRxDone+0x640>)
 800cfec:	220b      	movs	r2, #11
 800cfee:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
 800cff2:	e003      	b.n	800cffc <ProcessRadioRxDone+0x638>
                }
                else
                {
                    // MIC calculation fail
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_MIC_FAIL;
 800cff4:	4b03      	ldr	r3, [pc, #12]	; (800d004 <ProcessRadioRxDone+0x640>)
 800cff6:	220c      	movs	r2, #12
 800cff8:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                }
                PrepareRxDoneAbort( );
 800cffc:	f7ff fcbc 	bl	800c978 <PrepareRxDoneAbort>
                return;
 800d000:	e16a      	b.n	800d2d8 <ProcessRadioRxDone+0x914>
 800d002:	bf00      	nop
 800d004:	20000500 	.word	0x20000500
 800d008:	20000738 	.word	0x20000738
            }

            // Frame is valid
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800d00c:	4bb4      	ldr	r3, [pc, #720]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d00e:	2200      	movs	r2, #0
 800d010:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Multicast = multicast;
 800d014:	4ab2      	ldr	r2, [pc, #712]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d016:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800d01a:	f882 341e 	strb.w	r3, [r2, #1054]	; 0x41e
            MacCtx.McpsIndication.FramePending = macMsgData.FHDR.FCtrl.Bits.FPending;
 800d01e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800d022:	f3c3 1300 	ubfx	r3, r3, #4, #1
 800d026:	b2db      	uxtb	r3, r3
 800d028:	461a      	mov	r2, r3
 800d02a:	4bad      	ldr	r3, [pc, #692]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d02c:	f883 2421 	strb.w	r2, [r3, #1057]	; 0x421
            MacCtx.McpsIndication.Buffer = NULL;
 800d030:	4bab      	ldr	r3, [pc, #684]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d032:	2200      	movs	r2, #0
 800d034:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = 0;
 800d038:	4ba9      	ldr	r3, [pc, #676]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d03a:	2200      	movs	r2, #0
 800d03c:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
            MacCtx.McpsIndication.DownLinkCounter = downLinkCounter;
 800d040:	687b      	ldr	r3, [r7, #4]
 800d042:	4aa7      	ldr	r2, [pc, #668]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d044:	f8c2 3430 	str.w	r3, [r2, #1072]	; 0x430
            MacCtx.McpsIndication.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800d048:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800d04c:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800d050:	b2db      	uxtb	r3, r3
 800d052:	2b00      	cmp	r3, #0
 800d054:	bf14      	ite	ne
 800d056:	2301      	movne	r3, #1
 800d058:	2300      	moveq	r3, #0
 800d05a:	b2da      	uxtb	r2, r3
 800d05c:	4ba0      	ldr	r3, [pc, #640]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d05e:	f883 242e 	strb.w	r2, [r3, #1070]	; 0x42e

            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800d062:	4b9f      	ldr	r3, [pc, #636]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d064:	2200      	movs	r2, #0
 800d066:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            MacCtx.McpsConfirm.AckReceived = macMsgData.FHDR.FCtrl.Bits.Ack;
 800d06a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800d06e:	f3c3 1340 	ubfx	r3, r3, #5, #1
 800d072:	b2db      	uxtb	r3, r3
 800d074:	2b00      	cmp	r3, #0
 800d076:	bf14      	ite	ne
 800d078:	2301      	movne	r3, #1
 800d07a:	2300      	moveq	r3, #0
 800d07c:	b2da      	uxtb	r2, r3
 800d07e:	4b98      	ldr	r3, [pc, #608]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d080:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440

            // Reset ADR ACK Counter only, when RX1 or RX2 slot
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 800d084:	4b96      	ldr	r3, [pc, #600]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d086:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800d08a:	2b00      	cmp	r3, #0
 800d08c:	d004      	beq.n	800d098 <ProcessRadioRxDone+0x6d4>
                ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_2 ) )
 800d08e:	4b94      	ldr	r3, [pc, #592]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d090:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
            if( ( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 ) ||
 800d094:	2b01      	cmp	r3, #1
 800d096:	d105      	bne.n	800d0a4 <ProcessRadioRxDone+0x6e0>
            {
                MacCtx.NvmCtx->AdrAckCounter = 0;
 800d098:	4b91      	ldr	r3, [pc, #580]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d09a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d09e:	2200      	movs	r2, #0
 800d0a0:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
            }

            // MCPS Indication and ack requested handling
            if( multicast == 1 )
 800d0a4:	f897 3083 	ldrb.w	r3, [r7, #131]	; 0x83
 800d0a8:	2b01      	cmp	r3, #1
 800d0aa:	d104      	bne.n	800d0b6 <ProcessRadioRxDone+0x6f2>
            {
                MacCtx.McpsIndication.McpsIndication = MCPS_MULTICAST;
 800d0ac:	4b8c      	ldr	r3, [pc, #560]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d0ae:	2202      	movs	r2, #2
 800d0b0:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 800d0b4:	e028      	b.n	800d108 <ProcessRadioRxDone+0x744>
            }
            else
            {
                if( macHdr.Bits.MType == FRAME_TYPE_DATA_CONFIRMED_DOWN )
 800d0b6:	f897 3074 	ldrb.w	r3, [r7, #116]	; 0x74
 800d0ba:	f023 031f 	bic.w	r3, r3, #31
 800d0be:	b2db      	uxtb	r3, r3
 800d0c0:	2ba0      	cmp	r3, #160	; 0xa0
 800d0c2:	d117      	bne.n	800d0f4 <ProcessRadioRxDone+0x730>
                {
                    MacCtx.NvmCtx->SrvAckRequested = true;
 800d0c4:	4b86      	ldr	r3, [pc, #536]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d0c6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d0ca:	2201      	movs	r2, #1
 800d0cc:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
                    if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 800d0d0:	4b83      	ldr	r3, [pc, #524]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d0d2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d0d6:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 800d0da:	2b00      	cmp	r3, #0
 800d0dc:	d105      	bne.n	800d0ea <ProcessRadioRxDone+0x726>
                    {
                        MacCtx.NvmCtx->LastRxMic = macMsgData.MIC;
 800d0de:	4b80      	ldr	r3, [pc, #512]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d0e0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d0e4:	6dfa      	ldr	r2, [r7, #92]	; 0x5c
 800d0e6:	f8c3 2168 	str.w	r2, [r3, #360]	; 0x168
                    }
                    MacCtx.McpsIndication.McpsIndication = MCPS_CONFIRMED;
 800d0ea:	4b7d      	ldr	r3, [pc, #500]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d0ec:	2201      	movs	r2, #1
 800d0ee:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
 800d0f2:	e009      	b.n	800d108 <ProcessRadioRxDone+0x744>
                }
                else
                {
                    MacCtx.NvmCtx->SrvAckRequested = false;
 800d0f4:	4b7a      	ldr	r3, [pc, #488]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d0f6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d0fa:	2200      	movs	r2, #0
 800d0fc:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
                    MacCtx.McpsIndication.McpsIndication = MCPS_UNCONFIRMED;
 800d100:	4b77      	ldr	r3, [pc, #476]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d102:	2200      	movs	r2, #0
 800d104:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
                }
            }

            RemoveMacCommands( MacCtx.McpsIndication.RxSlot, macMsgData.FHDR.FCtrl, MacCtx.McpsConfirm.McpsRequest );
 800d108:	4b75      	ldr	r3, [pc, #468]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d10a:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800d10e:	4a74      	ldr	r2, [pc, #464]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d110:	f892 243c 	ldrb.w	r2, [r2, #1084]	; 0x43c
 800d114:	f897 103c 	ldrb.w	r1, [r7, #60]	; 0x3c
 800d118:	4618      	mov	r0, r3
 800d11a:	f001 fecd 	bl	800eeb8 <RemoveMacCommands>

            switch( fType )
 800d11e:	78bb      	ldrb	r3, [r7, #2]
 800d120:	2b03      	cmp	r3, #3
 800d122:	d874      	bhi.n	800d20e <ProcessRadioRxDone+0x84a>
 800d124:	a201      	add	r2, pc, #4	; (adr r2, 800d12c <ProcessRadioRxDone+0x768>)
 800d126:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d12a:	bf00      	nop
 800d12c:	0800d13d 	.word	0x0800d13d
 800d130:	0800d18d 	.word	0x0800d18d
 800d134:	0800d1c3 	.word	0x0800d1c3
 800d138:	0800d1e9 	.word	0x0800d1e9
                    * |    > 0   |   X  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 800d13c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800d140:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800d144:	b2db      	uxtb	r3, r3
 800d146:	461c      	mov	r4, r3
 800d148:	4b65      	ldr	r3, [pc, #404]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d14a:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800d14e:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800d152:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800d156:	f102 0010 	add.w	r0, r2, #16
 800d15a:	9300      	str	r3, [sp, #0]
 800d15c:	460b      	mov	r3, r1
 800d15e:	4622      	mov	r2, r4
 800d160:	2100      	movs	r1, #0
 800d162:	f000 fe2b 	bl	800ddbc <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800d166:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800d16a:	4b5d      	ldr	r3, [pc, #372]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d16c:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800d170:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d172:	4a5b      	ldr	r2, [pc, #364]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d174:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800d178:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800d17c:	4b58      	ldr	r3, [pc, #352]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d17e:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 800d182:	4b57      	ldr	r3, [pc, #348]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d184:	2201      	movs	r2, #1
 800d186:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 800d18a:	e047      	b.n	800d21c <ProcessRadioRxDone+0x858>
                    * |    > 0   |   X  |   -   |       -      |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FOpts field
                    ProcessMacCommands( macMsgData.FHDR.FOpts, 0, macMsgData.FHDR.FCtrl.Bits.FOptsLen, snr, MacCtx.McpsIndication.RxSlot );
 800d18c:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800d190:	f3c3 0303 	ubfx	r3, r3, #0, #4
 800d194:	b2db      	uxtb	r3, r3
 800d196:	461c      	mov	r4, r3
 800d198:	4b51      	ldr	r3, [pc, #324]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d19a:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800d19e:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800d1a2:	f107 0230 	add.w	r2, r7, #48	; 0x30
 800d1a6:	f102 0010 	add.w	r0, r2, #16
 800d1aa:	9300      	str	r3, [sp, #0]
 800d1ac:	460b      	mov	r3, r1
 800d1ae:	4622      	mov	r2, r4
 800d1b0:	2100      	movs	r1, #0
 800d1b2:	f000 fe03 	bl	800ddbc <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800d1b6:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800d1ba:	4b49      	ldr	r3, [pc, #292]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d1bc:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 800d1c0:	e02c      	b.n	800d21c <ProcessRadioRxDone+0x858>
                    * |    = 0   |   -  |  = 0  | MAC commands |
                    * +----------+------+-------+--------------+
                    */

                    // Decode MAC commands in FRMPayload
                    ProcessMacCommands( macMsgData.FRMPayload, 0, macMsgData.FRMPayloadSize, snr, MacCtx.McpsIndication.RxSlot );
 800d1c2:	6d78      	ldr	r0, [r7, #84]	; 0x54
 800d1c4:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800d1c8:	4b45      	ldr	r3, [pc, #276]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d1ca:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800d1ce:	f997 1077 	ldrsb.w	r1, [r7, #119]	; 0x77
 800d1d2:	9300      	str	r3, [sp, #0]
 800d1d4:	460b      	mov	r3, r1
 800d1d6:	2100      	movs	r1, #0
 800d1d8:	f000 fdf0 	bl	800ddbc <ProcessMacCommands>
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800d1dc:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800d1e0:	4b3f      	ldr	r3, [pc, #252]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d1e2:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    break;
 800d1e6:	e019      	b.n	800d21c <ProcessRadioRxDone+0x858>
                    * |    = 0   |   -  |  > 0  |       X      |
                    * +----------+------+-------+--------------+
                    */

                    // No MAC commands just application payload
                    MacCtx.McpsIndication.Port = macMsgData.FPort;
 800d1e8:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 800d1ec:	4b3c      	ldr	r3, [pc, #240]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d1ee:	f883 241f 	strb.w	r2, [r3, #1055]	; 0x41f
                    MacCtx.McpsIndication.Buffer = macMsgData.FRMPayload;
 800d1f2:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 800d1f4:	4a3a      	ldr	r2, [pc, #232]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d1f6:	f8c2 3424 	str.w	r3, [r2, #1060]	; 0x424
                    MacCtx.McpsIndication.BufferSize = macMsgData.FRMPayloadSize;
 800d1fa:	f897 2058 	ldrb.w	r2, [r7, #88]	; 0x58
 800d1fe:	4b38      	ldr	r3, [pc, #224]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d200:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428
                    MacCtx.McpsIndication.RxData = true;
 800d204:	4b36      	ldr	r3, [pc, #216]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d206:	2201      	movs	r2, #1
 800d208:	f883 2429 	strb.w	r2, [r3, #1065]	; 0x429
                    break;
 800d20c:	e006      	b.n	800d21c <ProcessRadioRxDone+0x858>
                }
                default:
                    MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800d20e:	4b34      	ldr	r3, [pc, #208]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d210:	2201      	movs	r2, #1
 800d212:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
                    PrepareRxDoneAbort( );
 800d216:	f7ff fbaf 	bl	800c978 <PrepareRxDoneAbort>
                    break;
 800d21a:	bf00      	nop
            }

            // Provide always an indication, skip the callback to the user application,
            // in case of a confirmed downlink retransmission.
            MacCtx.MacFlags.Bits.McpsInd = 1;
 800d21c:	4a30      	ldr	r2, [pc, #192]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d21e:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d222:	f043 0302 	orr.w	r3, r3, #2
 800d226:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

            break;
 800d22a:	e034      	b.n	800d296 <ProcessRadioRxDone+0x8d2>
        case FRAME_TYPE_PROPRIETARY:
            memcpy1( MacCtx.RxPayload, &payload[pktHeaderLen], size - pktHeaderLen );
 800d22c:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800d230:	6ffa      	ldr	r2, [r7, #124]	; 0x7c
 800d232:	18d1      	adds	r1, r2, r3
 800d234:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800d238:	b29b      	uxth	r3, r3
 800d23a:	f8b7 207a 	ldrh.w	r2, [r7, #122]	; 0x7a
 800d23e:	1ad3      	subs	r3, r2, r3
 800d240:	b29b      	uxth	r3, r3
 800d242:	461a      	mov	r2, r3
 800d244:	4827      	ldr	r0, [pc, #156]	; (800d2e4 <ProcessRadioRxDone+0x920>)
 800d246:	f008 fac4 	bl	80157d2 <memcpy1>

            MacCtx.McpsIndication.McpsIndication = MCPS_PROPRIETARY;
 800d24a:	4b25      	ldr	r3, [pc, #148]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d24c:	2203      	movs	r2, #3
 800d24e:	f883 241c 	strb.w	r2, [r3, #1052]	; 0x41c
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800d252:	4b23      	ldr	r3, [pc, #140]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d254:	2200      	movs	r2, #0
 800d256:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            MacCtx.McpsIndication.Buffer = MacCtx.RxPayload;
 800d25a:	4b21      	ldr	r3, [pc, #132]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d25c:	4a21      	ldr	r2, [pc, #132]	; (800d2e4 <ProcessRadioRxDone+0x920>)
 800d25e:	f8c3 2424 	str.w	r2, [r3, #1060]	; 0x424
            MacCtx.McpsIndication.BufferSize = size - pktHeaderLen;
 800d262:	f8b7 307a 	ldrh.w	r3, [r7, #122]	; 0x7a
 800d266:	b2da      	uxtb	r2, r3
 800d268:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800d26c:	1ad3      	subs	r3, r2, r3
 800d26e:	b2da      	uxtb	r2, r3
 800d270:	4b1b      	ldr	r3, [pc, #108]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d272:	f883 2428 	strb.w	r2, [r3, #1064]	; 0x428

            MacCtx.MacFlags.Bits.McpsInd = 1;
 800d276:	4a1a      	ldr	r2, [pc, #104]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d278:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d27c:	f043 0302 	orr.w	r3, r3, #2
 800d280:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            break;
 800d284:	e007      	b.n	800d296 <ProcessRadioRxDone+0x8d2>
        default:
            MacCtx.McpsIndication.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800d286:	4b16      	ldr	r3, [pc, #88]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d288:	2201      	movs	r2, #1
 800d28a:	f883 241d 	strb.w	r2, [r3, #1053]	; 0x41d
            PrepareRxDoneAbort( );
 800d28e:	f7ff fb73 	bl	800c978 <PrepareRxDoneAbort>
            break;
 800d292:	e000      	b.n	800d296 <ProcessRadioRxDone+0x8d2>
            break;
 800d294:	bf00      	nop
    }

    // Verify if we need to disable the AckTimeoutTimer
    if( MacCtx.NodeAckRequested == true )
 800d296:	4b12      	ldr	r3, [pc, #72]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d298:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800d29c:	2b00      	cmp	r3, #0
 800d29e:	d008      	beq.n	800d2b2 <ProcessRadioRxDone+0x8ee>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 800d2a0:	4b0f      	ldr	r3, [pc, #60]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d2a2:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 800d2a6:	2b00      	cmp	r3, #0
 800d2a8:	d00d      	beq.n	800d2c6 <ProcessRadioRxDone+0x902>
        {
            OnAckTimeoutTimerEvent( NULL );
 800d2aa:	2000      	movs	r0, #0
 800d2ac:	f000 fbbc 	bl	800da28 <OnAckTimeoutTimerEvent>
 800d2b0:	e009      	b.n	800d2c6 <ProcessRadioRxDone+0x902>
        }
    }
    else
    {
        if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 800d2b2:	4b0b      	ldr	r3, [pc, #44]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d2b4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d2b8:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800d2bc:	2b02      	cmp	r3, #2
 800d2be:	d102      	bne.n	800d2c6 <ProcessRadioRxDone+0x902>
        {
            OnAckTimeoutTimerEvent( NULL );
 800d2c0:	2000      	movs	r0, #0
 800d2c2:	f000 fbb1 	bl	800da28 <OnAckTimeoutTimerEvent>
        }
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800d2c6:	4a06      	ldr	r2, [pc, #24]	; (800d2e0 <ProcessRadioRxDone+0x91c>)
 800d2c8:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d2cc:	f043 0320 	orr.w	r3, r3, #32
 800d2d0:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481

    UpdateRxSlotIdleState( );
 800d2d4:	f7ff fa92 	bl	800c7fc <UpdateRxSlotIdleState>
}
 800d2d8:	3788      	adds	r7, #136	; 0x88
 800d2da:	46bd      	mov	sp, r7
 800d2dc:	bdb0      	pop	{r4, r5, r7, pc}
 800d2de:	bf00      	nop
 800d2e0:	20000500 	.word	0x20000500
 800d2e4:	20000738 	.word	0x20000738

0800d2e8 <ProcessRadioTxTimeout>:

static void ProcessRadioTxTimeout( void )
{
 800d2e8:	b580      	push	{r7, lr}
 800d2ea:	af00      	add	r7, sp, #0
    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800d2ec:	4b12      	ldr	r3, [pc, #72]	; (800d338 <ProcessRadioTxTimeout+0x50>)
 800d2ee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d2f2:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800d2f6:	2b02      	cmp	r3, #2
 800d2f8:	d002      	beq.n	800d300 <ProcessRadioTxTimeout+0x18>
    {
        Radio.Sleep( );
 800d2fa:	4b10      	ldr	r3, [pc, #64]	; (800d33c <ProcessRadioTxTimeout+0x54>)
 800d2fc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d2fe:	4798      	blx	r3
    }
    UpdateRxSlotIdleState( );
 800d300:	f7ff fa7c 	bl	800c7fc <UpdateRxSlotIdleState>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT;
 800d304:	4b0c      	ldr	r3, [pc, #48]	; (800d338 <ProcessRadioTxTimeout+0x50>)
 800d306:	2202      	movs	r2, #2
 800d308:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_TIMEOUT );
 800d30c:	2002      	movs	r0, #2
 800d30e:	f004 fe3b 	bl	8011f88 <LoRaMacConfirmQueueSetStatusCmn>
    if( MacCtx.NodeAckRequested == true )
 800d312:	4b09      	ldr	r3, [pc, #36]	; (800d338 <ProcessRadioTxTimeout+0x50>)
 800d314:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800d318:	2b00      	cmp	r3, #0
 800d31a:	d003      	beq.n	800d324 <ProcessRadioTxTimeout+0x3c>
    {
        MacCtx.AckTimeoutRetry = true;
 800d31c:	4b06      	ldr	r3, [pc, #24]	; (800d338 <ProcessRadioTxTimeout+0x50>)
 800d31e:	2201      	movs	r2, #1
 800d320:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    MacCtx.MacFlags.Bits.MacDone = 1;
 800d324:	4a04      	ldr	r2, [pc, #16]	; (800d338 <ProcessRadioTxTimeout+0x50>)
 800d326:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d32a:	f043 0320 	orr.w	r3, r3, #32
 800d32e:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 800d332:	bf00      	nop
 800d334:	bd80      	pop	{r7, pc}
 800d336:	bf00      	nop
 800d338:	20000500 	.word	0x20000500
 800d33c:	0801ae9c 	.word	0x0801ae9c

0800d340 <HandleRadioRxErrorTimeout>:

static void HandleRadioRxErrorTimeout( LoRaMacEventInfoStatus_t rx1EventInfoStatus, LoRaMacEventInfoStatus_t rx2EventInfoStatus )
{
 800d340:	b580      	push	{r7, lr}
 800d342:	b084      	sub	sp, #16
 800d344:	af00      	add	r7, sp, #0
 800d346:	4603      	mov	r3, r0
 800d348:	460a      	mov	r2, r1
 800d34a:	71fb      	strb	r3, [r7, #7]
 800d34c:	4613      	mov	r3, r2
 800d34e:	71bb      	strb	r3, [r7, #6]
    bool classBRx = false;
 800d350:	2300      	movs	r3, #0
 800d352:	73fb      	strb	r3, [r7, #15]

    if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800d354:	4b44      	ldr	r3, [pc, #272]	; (800d468 <HandleRadioRxErrorTimeout+0x128>)
 800d356:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d35a:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800d35e:	2b02      	cmp	r3, #2
 800d360:	d002      	beq.n	800d368 <HandleRadioRxErrorTimeout+0x28>
    {
        Radio.Sleep( );
 800d362:	4b42      	ldr	r3, [pc, #264]	; (800d46c <HandleRadioRxErrorTimeout+0x12c>)
 800d364:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800d366:	4798      	blx	r3
    }

    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800d368:	f004 f8f8 	bl	801155c <LoRaMacClassBIsBeaconExpected>
 800d36c:	4603      	mov	r3, r0
 800d36e:	2b00      	cmp	r3, #0
 800d370:	d007      	beq.n	800d382 <HandleRadioRxErrorTimeout+0x42>
    {
        LoRaMacClassBSetBeaconState( BEACON_STATE_TIMEOUT );
 800d372:	2002      	movs	r0, #2
 800d374:	f004 f8a6 	bl	80114c4 <LoRaMacClassBSetBeaconState>
        LoRaMacClassBBeaconTimerEvent( NULL );
 800d378:	2000      	movs	r0, #0
 800d37a:	f004 f8c8 	bl	801150e <LoRaMacClassBBeaconTimerEvent>
        classBRx = true;
 800d37e:	2301      	movs	r3, #1
 800d380:	73fb      	strb	r3, [r7, #15]
    }
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800d382:	4b39      	ldr	r3, [pc, #228]	; (800d468 <HandleRadioRxErrorTimeout+0x128>)
 800d384:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d388:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800d38c:	2b01      	cmp	r3, #1
 800d38e:	d119      	bne.n	800d3c4 <HandleRadioRxErrorTimeout+0x84>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800d390:	f004 f8eb 	bl	801156a <LoRaMacClassBIsPingExpected>
 800d394:	4603      	mov	r3, r0
 800d396:	2b00      	cmp	r3, #0
 800d398:	d007      	beq.n	800d3aa <HandleRadioRxErrorTimeout+0x6a>
        {
            LoRaMacClassBSetPingSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800d39a:	2000      	movs	r0, #0
 800d39c:	f004 f89c 	bl	80114d8 <LoRaMacClassBSetPingSlotState>
            LoRaMacClassBPingSlotTimerEvent( NULL );
 800d3a0:	2000      	movs	r0, #0
 800d3a2:	f004 f8bd 	bl	8011520 <LoRaMacClassBPingSlotTimerEvent>
            classBRx = true;
 800d3a6:	2301      	movs	r3, #1
 800d3a8:	73fb      	strb	r3, [r7, #15]
        }
        if( LoRaMacClassBIsMulticastExpected( ) == true )
 800d3aa:	f004 f8e5 	bl	8011578 <LoRaMacClassBIsMulticastExpected>
 800d3ae:	4603      	mov	r3, r0
 800d3b0:	2b00      	cmp	r3, #0
 800d3b2:	d007      	beq.n	800d3c4 <HandleRadioRxErrorTimeout+0x84>
        {
            LoRaMacClassBSetMulticastSlotState( PINGSLOT_STATE_CALC_PING_OFFSET );
 800d3b4:	2000      	movs	r0, #0
 800d3b6:	f004 f899 	bl	80114ec <LoRaMacClassBSetMulticastSlotState>
            LoRaMacClassBMulticastSlotTimerEvent( NULL );
 800d3ba:	2000      	movs	r0, #0
 800d3bc:	f004 f8b9 	bl	8011532 <LoRaMacClassBMulticastSlotTimerEvent>
            classBRx = true;
 800d3c0:	2301      	movs	r3, #1
 800d3c2:	73fb      	strb	r3, [r7, #15]
        }
    }

    if( classBRx == false )
 800d3c4:	7bfb      	ldrb	r3, [r7, #15]
 800d3c6:	f083 0301 	eor.w	r3, r3, #1
 800d3ca:	b2db      	uxtb	r3, r3
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	d045      	beq.n	800d45c <HandleRadioRxErrorTimeout+0x11c>
    {
        if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800d3d0:	4b25      	ldr	r3, [pc, #148]	; (800d468 <HandleRadioRxErrorTimeout+0x128>)
 800d3d2:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800d3d6:	2b00      	cmp	r3, #0
 800d3d8:	d125      	bne.n	800d426 <HandleRadioRxErrorTimeout+0xe6>
        {
            if( MacCtx.NodeAckRequested == true )
 800d3da:	4b23      	ldr	r3, [pc, #140]	; (800d468 <HandleRadioRxErrorTimeout+0x128>)
 800d3dc:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800d3e0:	2b00      	cmp	r3, #0
 800d3e2:	d003      	beq.n	800d3ec <HandleRadioRxErrorTimeout+0xac>
            {
                MacCtx.McpsConfirm.Status = rx1EventInfoStatus;
 800d3e4:	4a20      	ldr	r2, [pc, #128]	; (800d468 <HandleRadioRxErrorTimeout+0x128>)
 800d3e6:	79fb      	ldrb	r3, [r7, #7]
 800d3e8:	f882 343d 	strb.w	r3, [r2, #1085]	; 0x43d
            }
            LoRaMacConfirmQueueSetStatusCmn( rx1EventInfoStatus );
 800d3ec:	79fb      	ldrb	r3, [r7, #7]
 800d3ee:	4618      	mov	r0, r3
 800d3f0:	f004 fdca 	bl	8011f88 <LoRaMacConfirmQueueSetStatusCmn>

            if( TimerGetElapsedTime( MacCtx.NvmCtx->LastTxDoneTime ) >= MacCtx.RxWindow2Delay )
 800d3f4:	4b1c      	ldr	r3, [pc, #112]	; (800d468 <HandleRadioRxErrorTimeout+0x128>)
 800d3f6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d3fa:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800d3fe:	4618      	mov	r0, r3
 800d400:	f00c fa16 	bl	8019830 <UTIL_TIMER_GetElapsedTime>
 800d404:	4602      	mov	r2, r0
 800d406:	4b18      	ldr	r3, [pc, #96]	; (800d468 <HandleRadioRxErrorTimeout+0x128>)
 800d408:	f8d3 33b4 	ldr.w	r3, [r3, #948]	; 0x3b4
 800d40c:	429a      	cmp	r2, r3
 800d40e:	d325      	bcc.n	800d45c <HandleRadioRxErrorTimeout+0x11c>
            {
                TimerStop( &MacCtx.RxWindowTimer2 );
 800d410:	4817      	ldr	r0, [pc, #92]	; (800d470 <HandleRadioRxErrorTimeout+0x130>)
 800d412:	f00c f8e1 	bl	80195d8 <UTIL_TIMER_Stop>
                MacCtx.MacFlags.Bits.MacDone = 1;
 800d416:	4a14      	ldr	r2, [pc, #80]	; (800d468 <HandleRadioRxErrorTimeout+0x128>)
 800d418:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d41c:	f043 0320 	orr.w	r3, r3, #32
 800d420:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 800d424:	e01a      	b.n	800d45c <HandleRadioRxErrorTimeout+0x11c>
            }
        }
        else
        {
            if( MacCtx.NodeAckRequested == true )
 800d426:	4b10      	ldr	r3, [pc, #64]	; (800d468 <HandleRadioRxErrorTimeout+0x128>)
 800d428:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800d42c:	2b00      	cmp	r3, #0
 800d42e:	d003      	beq.n	800d438 <HandleRadioRxErrorTimeout+0xf8>
            {
                MacCtx.McpsConfirm.Status = rx2EventInfoStatus;
 800d430:	4a0d      	ldr	r2, [pc, #52]	; (800d468 <HandleRadioRxErrorTimeout+0x128>)
 800d432:	79bb      	ldrb	r3, [r7, #6]
 800d434:	f882 343d 	strb.w	r3, [r2, #1085]	; 0x43d
            }
            LoRaMacConfirmQueueSetStatusCmn( rx2EventInfoStatus );
 800d438:	79bb      	ldrb	r3, [r7, #6]
 800d43a:	4618      	mov	r0, r3
 800d43c:	f004 fda4 	bl	8011f88 <LoRaMacConfirmQueueSetStatusCmn>

            if( MacCtx.NvmCtx->DeviceClass != CLASS_C )
 800d440:	4b09      	ldr	r3, [pc, #36]	; (800d468 <HandleRadioRxErrorTimeout+0x128>)
 800d442:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d446:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800d44a:	2b02      	cmp	r3, #2
 800d44c:	d006      	beq.n	800d45c <HandleRadioRxErrorTimeout+0x11c>
            {
                MacCtx.MacFlags.Bits.MacDone = 1;
 800d44e:	4a06      	ldr	r2, [pc, #24]	; (800d468 <HandleRadioRxErrorTimeout+0x128>)
 800d450:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d454:	f043 0320 	orr.w	r3, r3, #32
 800d458:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }
    }

    UpdateRxSlotIdleState( );
 800d45c:	f7ff f9ce 	bl	800c7fc <UpdateRxSlotIdleState>
}
 800d460:	bf00      	nop
 800d462:	3710      	adds	r7, #16
 800d464:	46bd      	mov	sp, r7
 800d466:	bd80      	pop	{r7, pc}
 800d468:	20000500 	.word	0x20000500
 800d46c:	0801ae9c 	.word	0x0801ae9c
 800d470:	20000898 	.word	0x20000898

0800d474 <ProcessRadioRxError>:

static void ProcessRadioRxError( void )
{
 800d474:	b580      	push	{r7, lr}
 800d476:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_ERROR, LORAMAC_EVENT_INFO_STATUS_RX2_ERROR );
 800d478:	2106      	movs	r1, #6
 800d47a:	2005      	movs	r0, #5
 800d47c:	f7ff ff60 	bl	800d340 <HandleRadioRxErrorTimeout>
}
 800d480:	bf00      	nop
 800d482:	bd80      	pop	{r7, pc}

0800d484 <ProcessRadioRxTimeout>:

static void ProcessRadioRxTimeout( void )
{
 800d484:	b580      	push	{r7, lr}
 800d486:	af00      	add	r7, sp, #0
    HandleRadioRxErrorTimeout( LORAMAC_EVENT_INFO_STATUS_RX1_TIMEOUT, LORAMAC_EVENT_INFO_STATUS_RX2_TIMEOUT );
 800d488:	2104      	movs	r1, #4
 800d48a:	2003      	movs	r0, #3
 800d48c:	f7ff ff58 	bl	800d340 <HandleRadioRxErrorTimeout>
}
 800d490:	bf00      	nop
 800d492:	bd80      	pop	{r7, pc}

0800d494 <LoRaMacHandleIrqEvents>:

static void LoRaMacHandleIrqEvents( void )
{
 800d494:	b580      	push	{r7, lr}
 800d496:	b084      	sub	sp, #16
 800d498:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 800d49a:	f3ef 8310 	mrs	r3, PRIMASK
 800d49e:	607b      	str	r3, [r7, #4]
  return(result);
 800d4a0:	687b      	ldr	r3, [r7, #4]
    LoRaMacRadioEvents_t events;

    CRITICAL_SECTION_BEGIN( );
 800d4a2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 800d4a4:	b672      	cpsid	i
}
 800d4a6:	bf00      	nop
    events = LoRaMacRadioEvents;
 800d4a8:	4b1d      	ldr	r3, [pc, #116]	; (800d520 <LoRaMacHandleIrqEvents+0x8c>)
 800d4aa:	681b      	ldr	r3, [r3, #0]
 800d4ac:	603b      	str	r3, [r7, #0]
    LoRaMacRadioEvents.Value = 0;
 800d4ae:	4b1c      	ldr	r3, [pc, #112]	; (800d520 <LoRaMacHandleIrqEvents+0x8c>)
 800d4b0:	2200      	movs	r2, #0
 800d4b2:	601a      	str	r2, [r3, #0]
 800d4b4:	68fb      	ldr	r3, [r7, #12]
 800d4b6:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 800d4b8:	68bb      	ldr	r3, [r7, #8]
 800d4ba:	f383 8810 	msr	PRIMASK, r3
}
 800d4be:	bf00      	nop
    CRITICAL_SECTION_END( );

    if( events.Value != 0 )
 800d4c0:	683b      	ldr	r3, [r7, #0]
 800d4c2:	2b00      	cmp	r3, #0
 800d4c4:	d027      	beq.n	800d516 <LoRaMacHandleIrqEvents+0x82>
    {
        if( events.Events.TxDone == 1 )
 800d4c6:	783b      	ldrb	r3, [r7, #0]
 800d4c8:	f003 0310 	and.w	r3, r3, #16
 800d4cc:	b2db      	uxtb	r3, r3
 800d4ce:	2b00      	cmp	r3, #0
 800d4d0:	d001      	beq.n	800d4d6 <LoRaMacHandleIrqEvents+0x42>
        {
            ProcessRadioTxDone( );
 800d4d2:	f7ff f9ab 	bl	800c82c <ProcessRadioTxDone>
        }
        if( events.Events.RxDone == 1 )
 800d4d6:	783b      	ldrb	r3, [r7, #0]
 800d4d8:	f003 0308 	and.w	r3, r3, #8
 800d4dc:	b2db      	uxtb	r3, r3
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	d001      	beq.n	800d4e6 <LoRaMacHandleIrqEvents+0x52>
        {
            ProcessRadioRxDone( );
 800d4e2:	f7ff fa6f 	bl	800c9c4 <ProcessRadioRxDone>
        }
        if( events.Events.TxTimeout == 1 )
 800d4e6:	783b      	ldrb	r3, [r7, #0]
 800d4e8:	f003 0304 	and.w	r3, r3, #4
 800d4ec:	b2db      	uxtb	r3, r3
 800d4ee:	2b00      	cmp	r3, #0
 800d4f0:	d001      	beq.n	800d4f6 <LoRaMacHandleIrqEvents+0x62>
        {
            ProcessRadioTxTimeout( );
 800d4f2:	f7ff fef9 	bl	800d2e8 <ProcessRadioTxTimeout>
        }
        if( events.Events.RxError == 1 )
 800d4f6:	783b      	ldrb	r3, [r7, #0]
 800d4f8:	f003 0302 	and.w	r3, r3, #2
 800d4fc:	b2db      	uxtb	r3, r3
 800d4fe:	2b00      	cmp	r3, #0
 800d500:	d001      	beq.n	800d506 <LoRaMacHandleIrqEvents+0x72>
        {
            ProcessRadioRxError( );
 800d502:	f7ff ffb7 	bl	800d474 <ProcessRadioRxError>
        }
        if( events.Events.RxTimeout == 1 )
 800d506:	783b      	ldrb	r3, [r7, #0]
 800d508:	f003 0301 	and.w	r3, r3, #1
 800d50c:	b2db      	uxtb	r3, r3
 800d50e:	2b00      	cmp	r3, #0
 800d510:	d001      	beq.n	800d516 <LoRaMacHandleIrqEvents+0x82>
        {
            ProcessRadioRxTimeout( );
 800d512:	f7ff ffb7 	bl	800d484 <ProcessRadioRxTimeout>
        }
    }
}
 800d516:	bf00      	nop
 800d518:	3710      	adds	r7, #16
 800d51a:	46bd      	mov	sp, r7
 800d51c:	bd80      	pop	{r7, pc}
 800d51e:	bf00      	nop
 800d520:	20000b30 	.word	0x20000b30

0800d524 <LoRaMacEnableRequests>:

static void LoRaMacEnableRequests( LoRaMacRequestHandling_t requestState )
{
 800d524:	b480      	push	{r7}
 800d526:	b083      	sub	sp, #12
 800d528:	af00      	add	r7, sp, #0
 800d52a:	4603      	mov	r3, r0
 800d52c:	71fb      	strb	r3, [r7, #7]
    MacCtx.AllowRequests = requestState;
 800d52e:	4a04      	ldr	r2, [pc, #16]	; (800d540 <LoRaMacEnableRequests+0x1c>)
 800d530:	79fb      	ldrb	r3, [r7, #7]
 800d532:	f882 3482 	strb.w	r3, [r2, #1154]	; 0x482
}
 800d536:	bf00      	nop
 800d538:	370c      	adds	r7, #12
 800d53a:	46bd      	mov	sp, r7
 800d53c:	bc80      	pop	{r7}
 800d53e:	4770      	bx	lr
 800d540:	20000500 	.word	0x20000500

0800d544 <LoRaMacHandleRequestEvents>:

static void LoRaMacHandleRequestEvents( void )
{
 800d544:	b580      	push	{r7, lr}
 800d546:	b082      	sub	sp, #8
 800d548:	af00      	add	r7, sp, #0
    // Handle events
    LoRaMacFlags_t reqEvents = MacCtx.MacFlags;
 800d54a:	4b2c      	ldr	r3, [pc, #176]	; (800d5fc <LoRaMacHandleRequestEvents+0xb8>)
 800d54c:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800d550:	713b      	strb	r3, [r7, #4]

    if( MacCtx.MacState == LORAMAC_IDLE )
 800d552:	4b2a      	ldr	r3, [pc, #168]	; (800d5fc <LoRaMacHandleRequestEvents+0xb8>)
 800d554:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d558:	2b00      	cmp	r3, #0
 800d55a:	d14a      	bne.n	800d5f2 <LoRaMacHandleRequestEvents+0xae>
    {
        // Update event bits
        if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800d55c:	4b27      	ldr	r3, [pc, #156]	; (800d5fc <LoRaMacHandleRequestEvents+0xb8>)
 800d55e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800d562:	f003 0301 	and.w	r3, r3, #1
 800d566:	b2db      	uxtb	r3, r3
 800d568:	2b00      	cmp	r3, #0
 800d56a:	d006      	beq.n	800d57a <LoRaMacHandleRequestEvents+0x36>
        {
            MacCtx.MacFlags.Bits.McpsReq = 0;
 800d56c:	4a23      	ldr	r2, [pc, #140]	; (800d5fc <LoRaMacHandleRequestEvents+0xb8>)
 800d56e:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d572:	f36f 0300 	bfc	r3, #0, #1
 800d576:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800d57a:	4b20      	ldr	r3, [pc, #128]	; (800d5fc <LoRaMacHandleRequestEvents+0xb8>)
 800d57c:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800d580:	f003 0304 	and.w	r3, r3, #4
 800d584:	b2db      	uxtb	r3, r3
 800d586:	2b00      	cmp	r3, #0
 800d588:	d006      	beq.n	800d598 <LoRaMacHandleRequestEvents+0x54>
        {
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 800d58a:	4a1c      	ldr	r2, [pc, #112]	; (800d5fc <LoRaMacHandleRequestEvents+0xb8>)
 800d58c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d590:	f36f 0382 	bfc	r3, #2, #1
 800d594:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        }

        // Allow requests again
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800d598:	2001      	movs	r0, #1
 800d59a:	f7ff ffc3 	bl	800d524 <LoRaMacEnableRequests>

        // Handle callbacks
        if( reqEvents.Bits.McpsReq == 1 )
 800d59e:	793b      	ldrb	r3, [r7, #4]
 800d5a0:	f003 0301 	and.w	r3, r3, #1
 800d5a4:	b2db      	uxtb	r3, r3
 800d5a6:	2b00      	cmp	r3, #0
 800d5a8:	d005      	beq.n	800d5b6 <LoRaMacHandleRequestEvents+0x72>
        {
            MacCtx.MacPrimitives->MacMcpsConfirm( &MacCtx.McpsConfirm );
 800d5aa:	4b14      	ldr	r3, [pc, #80]	; (800d5fc <LoRaMacHandleRequestEvents+0xb8>)
 800d5ac:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800d5b0:	681b      	ldr	r3, [r3, #0]
 800d5b2:	4813      	ldr	r0, [pc, #76]	; (800d600 <LoRaMacHandleRequestEvents+0xbc>)
 800d5b4:	4798      	blx	r3
        }

        if( reqEvents.Bits.MlmeReq == 1 )
 800d5b6:	793b      	ldrb	r3, [r7, #4]
 800d5b8:	f003 0304 	and.w	r3, r3, #4
 800d5bc:	b2db      	uxtb	r3, r3
 800d5be:	2b00      	cmp	r3, #0
 800d5c0:	d00e      	beq.n	800d5e0 <LoRaMacHandleRequestEvents+0x9c>
        {
            LoRaMacConfirmQueueHandleCb( &MacCtx.MlmeConfirm );
 800d5c2:	4810      	ldr	r0, [pc, #64]	; (800d604 <LoRaMacHandleRequestEvents+0xc0>)
 800d5c4:	f004 fd2e 	bl	8012024 <LoRaMacConfirmQueueHandleCb>
            if( LoRaMacConfirmQueueGetCnt( ) > 0 )
 800d5c8:	f004 fd78 	bl	80120bc <LoRaMacConfirmQueueGetCnt>
 800d5cc:	4603      	mov	r3, r0
 800d5ce:	2b00      	cmp	r3, #0
 800d5d0:	d006      	beq.n	800d5e0 <LoRaMacHandleRequestEvents+0x9c>
            {
                MacCtx.MacFlags.Bits.MlmeReq = 1;
 800d5d2:	4a0a      	ldr	r2, [pc, #40]	; (800d5fc <LoRaMacHandleRequestEvents+0xb8>)
 800d5d4:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d5d8:	f043 0304 	orr.w	r3, r3, #4
 800d5dc:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            }
        }

        // Start beaconing again
        LoRaMacClassBResumeBeaconing( );
 800d5e0:	f003 ffe8 	bl	80115b4 <LoRaMacClassBResumeBeaconing>

        // Procedure done. Reset variables.
        MacCtx.MacFlags.Bits.MacDone = 0;
 800d5e4:	4a05      	ldr	r2, [pc, #20]	; (800d5fc <LoRaMacHandleRequestEvents+0xb8>)
 800d5e6:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d5ea:	f36f 1345 	bfc	r3, #5, #1
 800d5ee:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
}
 800d5f2:	bf00      	nop
 800d5f4:	3708      	adds	r7, #8
 800d5f6:	46bd      	mov	sp, r7
 800d5f8:	bd80      	pop	{r7, pc}
 800d5fa:	bf00      	nop
 800d5fc:	20000500 	.word	0x20000500
 800d600:	2000093c 	.word	0x2000093c
 800d604:	20000950 	.word	0x20000950

0800d608 <LoRaMacHandleScheduleUplinkEvent>:

static void LoRaMacHandleScheduleUplinkEvent( void )
{
 800d608:	b580      	push	{r7, lr}
 800d60a:	b082      	sub	sp, #8
 800d60c:	af00      	add	r7, sp, #0
    // Handle events
    if( MacCtx.MacState == LORAMAC_IDLE )
 800d60e:	4b0a      	ldr	r3, [pc, #40]	; (800d638 <LoRaMacHandleScheduleUplinkEvent+0x30>)
 800d610:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d614:	2b00      	cmp	r3, #0
 800d616:	d10a      	bne.n	800d62e <LoRaMacHandleScheduleUplinkEvent+0x26>
    {
        // Verify if sticky MAC commands are pending or not
        bool isStickyMacCommandPending = false;
 800d618:	2300      	movs	r3, #0
 800d61a:	71fb      	strb	r3, [r7, #7]
        LoRaMacCommandsStickyCmdsPending( &isStickyMacCommandPending );
 800d61c:	1dfb      	adds	r3, r7, #7
 800d61e:	4618      	mov	r0, r3
 800d620:	f004 fab4 	bl	8011b8c <LoRaMacCommandsStickyCmdsPending>
        if( isStickyMacCommandPending == true )
 800d624:	79fb      	ldrb	r3, [r7, #7]
 800d626:	2b00      	cmp	r3, #0
 800d628:	d001      	beq.n	800d62e <LoRaMacHandleScheduleUplinkEvent+0x26>
        {// Setup MLME indication
            SetMlmeScheduleUplinkIndication( );
 800d62a:	f000 fbb7 	bl	800dd9c <SetMlmeScheduleUplinkIndication>
        }
    }
}
 800d62e:	bf00      	nop
 800d630:	3708      	adds	r7, #8
 800d632:	46bd      	mov	sp, r7
 800d634:	bd80      	pop	{r7, pc}
 800d636:	bf00      	nop
 800d638:	20000500 	.word	0x20000500

0800d63c <LoRaMacHandleIndicationEvents>:

static void LoRaMacHandleIndicationEvents( void )
{
 800d63c:	b580      	push	{r7, lr}
 800d63e:	b088      	sub	sp, #32
 800d640:	af00      	add	r7, sp, #0
    // Handle MLME indication
    if( MacCtx.MacFlags.Bits.MlmeInd == 1 )
 800d642:	4b24      	ldr	r3, [pc, #144]	; (800d6d4 <LoRaMacHandleIndicationEvents+0x98>)
 800d644:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800d648:	f003 0308 	and.w	r3, r3, #8
 800d64c:	b2db      	uxtb	r3, r3
 800d64e:	2b00      	cmp	r3, #0
 800d650:	d00c      	beq.n	800d66c <LoRaMacHandleIndicationEvents+0x30>
    {
        MacCtx.MacFlags.Bits.MlmeInd = 0;
 800d652:	4a20      	ldr	r2, [pc, #128]	; (800d6d4 <LoRaMacHandleIndicationEvents+0x98>)
 800d654:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d658:	f36f 03c3 	bfc	r3, #3, #1
 800d65c:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMlmeIndication( &MacCtx.MlmeIndication );
 800d660:	4b1c      	ldr	r3, [pc, #112]	; (800d6d4 <LoRaMacHandleIndicationEvents+0x98>)
 800d662:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800d666:	68db      	ldr	r3, [r3, #12]
 800d668:	481b      	ldr	r0, [pc, #108]	; (800d6d8 <LoRaMacHandleIndicationEvents+0x9c>)
 800d66a:	4798      	blx	r3
    }

    if( MacCtx.MacFlags.Bits.MlmeSchedUplinkInd == 1 )
 800d66c:	4b19      	ldr	r3, [pc, #100]	; (800d6d4 <LoRaMacHandleIndicationEvents+0x98>)
 800d66e:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800d672:	f003 0310 	and.w	r3, r3, #16
 800d676:	b2db      	uxtb	r3, r3
 800d678:	2b00      	cmp	r3, #0
 800d67a:	d011      	beq.n	800d6a0 <LoRaMacHandleIndicationEvents+0x64>
    {
        MlmeIndication_t schduleUplinkIndication;
        schduleUplinkIndication.MlmeIndication = MLME_SCHEDULE_UPLINK;
 800d67c:	2307      	movs	r3, #7
 800d67e:	713b      	strb	r3, [r7, #4]
        schduleUplinkIndication.Status = LORAMAC_EVENT_INFO_STATUS_OK;
 800d680:	2300      	movs	r3, #0
 800d682:	717b      	strb	r3, [r7, #5]

        MacCtx.MacPrimitives->MacMlmeIndication( &schduleUplinkIndication );
 800d684:	4b13      	ldr	r3, [pc, #76]	; (800d6d4 <LoRaMacHandleIndicationEvents+0x98>)
 800d686:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800d68a:	68db      	ldr	r3, [r3, #12]
 800d68c:	1d3a      	adds	r2, r7, #4
 800d68e:	4610      	mov	r0, r2
 800d690:	4798      	blx	r3
        MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 0;
 800d692:	4a10      	ldr	r2, [pc, #64]	; (800d6d4 <LoRaMacHandleIndicationEvents+0x98>)
 800d694:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d698:	f36f 1304 	bfc	r3, #4, #1
 800d69c:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }

    // Handle MCPS indication
    if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800d6a0:	4b0c      	ldr	r3, [pc, #48]	; (800d6d4 <LoRaMacHandleIndicationEvents+0x98>)
 800d6a2:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800d6a6:	f003 0302 	and.w	r3, r3, #2
 800d6aa:	b2db      	uxtb	r3, r3
 800d6ac:	2b00      	cmp	r3, #0
 800d6ae:	d00c      	beq.n	800d6ca <LoRaMacHandleIndicationEvents+0x8e>
    {
        MacCtx.MacFlags.Bits.McpsInd = 0;
 800d6b0:	4a08      	ldr	r2, [pc, #32]	; (800d6d4 <LoRaMacHandleIndicationEvents+0x98>)
 800d6b2:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d6b6:	f36f 0341 	bfc	r3, #1, #1
 800d6ba:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
        MacCtx.MacPrimitives->MacMcpsIndication( &MacCtx.McpsIndication );
 800d6be:	4b05      	ldr	r3, [pc, #20]	; (800d6d4 <LoRaMacHandleIndicationEvents+0x98>)
 800d6c0:	f8d3 3344 	ldr.w	r3, [r3, #836]	; 0x344
 800d6c4:	685b      	ldr	r3, [r3, #4]
 800d6c6:	4805      	ldr	r0, [pc, #20]	; (800d6dc <LoRaMacHandleIndicationEvents+0xa0>)
 800d6c8:	4798      	blx	r3
    }
}
 800d6ca:	bf00      	nop
 800d6cc:	3720      	adds	r7, #32
 800d6ce:	46bd      	mov	sp, r7
 800d6d0:	bd80      	pop	{r7, pc}
 800d6d2:	bf00      	nop
 800d6d4:	20000500 	.word	0x20000500
 800d6d8:	20000964 	.word	0x20000964
 800d6dc:	2000091c 	.word	0x2000091c

0800d6e0 <LoRaMacHandleMcpsRequest>:

static void LoRaMacHandleMcpsRequest( void )
{
 800d6e0:	b580      	push	{r7, lr}
 800d6e2:	b082      	sub	sp, #8
 800d6e4:	af00      	add	r7, sp, #0
    // Handle MCPS uplinks
    if( MacCtx.MacFlags.Bits.McpsReq == 1 )
 800d6e6:	4b33      	ldr	r3, [pc, #204]	; (800d7b4 <LoRaMacHandleMcpsRequest+0xd4>)
 800d6e8:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800d6ec:	f003 0301 	and.w	r3, r3, #1
 800d6f0:	b2db      	uxtb	r3, r3
 800d6f2:	2b00      	cmp	r3, #0
 800d6f4:	d05a      	beq.n	800d7ac <LoRaMacHandleMcpsRequest+0xcc>
    {
        bool stopRetransmission = false;
 800d6f6:	2300      	movs	r3, #0
 800d6f8:	71fb      	strb	r3, [r7, #7]
        bool waitForRetransmission = false;
 800d6fa:	2300      	movs	r3, #0
 800d6fc:	71bb      	strb	r3, [r7, #6]

        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800d6fe:	4b2d      	ldr	r3, [pc, #180]	; (800d7b4 <LoRaMacHandleMcpsRequest+0xd4>)
 800d700:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 800d704:	2b00      	cmp	r3, #0
 800d706:	d004      	beq.n	800d712 <LoRaMacHandleMcpsRequest+0x32>
            ( MacCtx.McpsConfirm.McpsRequest == MCPS_PROPRIETARY ) )
 800d708:	4b2a      	ldr	r3, [pc, #168]	; (800d7b4 <LoRaMacHandleMcpsRequest+0xd4>)
 800d70a:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
        if( ( MacCtx.McpsConfirm.McpsRequest == MCPS_UNCONFIRMED ) ||
 800d70e:	2b03      	cmp	r3, #3
 800d710:	d104      	bne.n	800d71c <LoRaMacHandleMcpsRequest+0x3c>
        {
            stopRetransmission = CheckRetransUnconfirmedUplink( );
 800d712:	f002 f8af 	bl	800f874 <CheckRetransUnconfirmedUplink>
 800d716:	4603      	mov	r3, r0
 800d718:	71fb      	strb	r3, [r7, #7]
 800d71a:	e022      	b.n	800d762 <LoRaMacHandleMcpsRequest+0x82>
        }
        else if( MacCtx.McpsConfirm.McpsRequest == MCPS_CONFIRMED )
 800d71c:	4b25      	ldr	r3, [pc, #148]	; (800d7b4 <LoRaMacHandleMcpsRequest+0xd4>)
 800d71e:	f893 343c 	ldrb.w	r3, [r3, #1084]	; 0x43c
 800d722:	2b01      	cmp	r3, #1
 800d724:	d11d      	bne.n	800d762 <LoRaMacHandleMcpsRequest+0x82>
        {
            if( MacCtx.AckTimeoutRetry == true )
 800d726:	4b23      	ldr	r3, [pc, #140]	; (800d7b4 <LoRaMacHandleMcpsRequest+0xd4>)
 800d728:	f893 3413 	ldrb.w	r3, [r3, #1043]	; 0x413
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d016      	beq.n	800d75e <LoRaMacHandleMcpsRequest+0x7e>
            {
                stopRetransmission = CheckRetransConfirmedUplink( );
 800d730:	f002 f8ce 	bl	800f8d0 <CheckRetransConfirmedUplink>
 800d734:	4603      	mov	r3, r0
 800d736:	71fb      	strb	r3, [r7, #7]

                if( MacCtx.NvmCtx->Version.Fields.Minor == 0 )
 800d738:	4b1e      	ldr	r3, [pc, #120]	; (800d7b4 <LoRaMacHandleMcpsRequest+0xd4>)
 800d73a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d73e:	f893 3162 	ldrb.w	r3, [r3, #354]	; 0x162
 800d742:	2b00      	cmp	r3, #0
 800d744:	d10d      	bne.n	800d762 <LoRaMacHandleMcpsRequest+0x82>
                {
                    if( stopRetransmission == false )
 800d746:	79fb      	ldrb	r3, [r7, #7]
 800d748:	f083 0301 	eor.w	r3, r3, #1
 800d74c:	b2db      	uxtb	r3, r3
 800d74e:	2b00      	cmp	r3, #0
 800d750:	d002      	beq.n	800d758 <LoRaMacHandleMcpsRequest+0x78>
                    {
                        AckTimeoutRetriesProcess( );
 800d752:	f002 f91d 	bl	800f990 <AckTimeoutRetriesProcess>
 800d756:	e004      	b.n	800d762 <LoRaMacHandleMcpsRequest+0x82>
                    }
                    else
                    {
                        AckTimeoutRetriesFinalize( );
 800d758:	f002 f95c 	bl	800fa14 <AckTimeoutRetriesFinalize>
 800d75c:	e001      	b.n	800d762 <LoRaMacHandleMcpsRequest+0x82>
                    }
                }
            }
            else
            {
                waitForRetransmission = true;
 800d75e:	2301      	movs	r3, #1
 800d760:	71bb      	strb	r3, [r7, #6]
            }
        }

        if( stopRetransmission == true )
 800d762:	79fb      	ldrb	r3, [r7, #7]
 800d764:	2b00      	cmp	r3, #0
 800d766:	d00d      	beq.n	800d784 <LoRaMacHandleMcpsRequest+0xa4>
        {// Stop retransmission
            TimerStop( &MacCtx.TxDelayedTimer );
 800d768:	4813      	ldr	r0, [pc, #76]	; (800d7b8 <LoRaMacHandleMcpsRequest+0xd8>)
 800d76a:	f00b ff35 	bl	80195d8 <UTIL_TIMER_Stop>
            MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800d76e:	4b11      	ldr	r3, [pc, #68]	; (800d7b4 <LoRaMacHandleMcpsRequest+0xd4>)
 800d770:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d774:	f023 0320 	bic.w	r3, r3, #32
 800d778:	4a0e      	ldr	r2, [pc, #56]	; (800d7b4 <LoRaMacHandleMcpsRequest+0xd4>)
 800d77a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            StopRetransmission( );
 800d77e:	f002 f8c9 	bl	800f914 <StopRetransmission>
            MacCtx.AckTimeoutRetry = false;
            // Sends the same frame again
            OnTxDelayedTimerEvent( NULL );
        }
    }
}
 800d782:	e013      	b.n	800d7ac <LoRaMacHandleMcpsRequest+0xcc>
        else if( waitForRetransmission == false )
 800d784:	79bb      	ldrb	r3, [r7, #6]
 800d786:	f083 0301 	eor.w	r3, r3, #1
 800d78a:	b2db      	uxtb	r3, r3
 800d78c:	2b00      	cmp	r3, #0
 800d78e:	d00d      	beq.n	800d7ac <LoRaMacHandleMcpsRequest+0xcc>
            MacCtx.MacFlags.Bits.MacDone = 0;
 800d790:	4a08      	ldr	r2, [pc, #32]	; (800d7b4 <LoRaMacHandleMcpsRequest+0xd4>)
 800d792:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800d796:	f36f 1345 	bfc	r3, #5, #1
 800d79a:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            MacCtx.AckTimeoutRetry = false;
 800d79e:	4b05      	ldr	r3, [pc, #20]	; (800d7b4 <LoRaMacHandleMcpsRequest+0xd4>)
 800d7a0:	2200      	movs	r2, #0
 800d7a2:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
            OnTxDelayedTimerEvent( NULL );
 800d7a6:	2000      	movs	r0, #0
 800d7a8:	f000 f88c 	bl	800d8c4 <OnTxDelayedTimerEvent>
}
 800d7ac:	bf00      	nop
 800d7ae:	3708      	adds	r7, #8
 800d7b0:	46bd      	mov	sp, r7
 800d7b2:	bd80      	pop	{r7, pc}
 800d7b4:	20000500 	.word	0x20000500
 800d7b8:	20000868 	.word	0x20000868

0800d7bc <LoRaMacHandleMlmeRequest>:

static void LoRaMacHandleMlmeRequest( void )
{
 800d7bc:	b580      	push	{r7, lr}
 800d7be:	af00      	add	r7, sp, #0
    // Handle join request
    if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800d7c0:	4b1b      	ldr	r3, [pc, #108]	; (800d830 <LoRaMacHandleMlmeRequest+0x74>)
 800d7c2:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800d7c6:	f003 0304 	and.w	r3, r3, #4
 800d7ca:	b2db      	uxtb	r3, r3
 800d7cc:	2b00      	cmp	r3, #0
 800d7ce:	d02c      	beq.n	800d82a <LoRaMacHandleMlmeRequest+0x6e>
    {
        if( LoRaMacConfirmQueueIsCmdActive( MLME_JOIN ) == true )
 800d7d0:	2001      	movs	r0, #1
 800d7d2:	f004 fc0d 	bl	8011ff0 <LoRaMacConfirmQueueIsCmdActive>
 800d7d6:	4603      	mov	r3, r0
 800d7d8:	2b00      	cmp	r3, #0
 800d7da:	d012      	beq.n	800d802 <LoRaMacHandleMlmeRequest+0x46>
        {
            if( LoRaMacConfirmQueueGetStatus( MLME_JOIN ) == LORAMAC_EVENT_INFO_STATUS_OK )
 800d7dc:	2001      	movs	r0, #1
 800d7de:	f004 fba9 	bl	8011f34 <LoRaMacConfirmQueueGetStatus>
 800d7e2:	4603      	mov	r3, r0
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d103      	bne.n	800d7f0 <LoRaMacHandleMlmeRequest+0x34>
            {// Node joined successfully
                MacCtx.ChannelsNbTransCounter = 0;
 800d7e8:	4b11      	ldr	r3, [pc, #68]	; (800d830 <LoRaMacHandleMlmeRequest+0x74>)
 800d7ea:	2200      	movs	r2, #0
 800d7ec:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
            }
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800d7f0:	4b0f      	ldr	r3, [pc, #60]	; (800d830 <LoRaMacHandleMlmeRequest+0x74>)
 800d7f2:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d7f6:	f023 0302 	bic.w	r3, r3, #2
 800d7fa:	4a0d      	ldr	r2, [pc, #52]	; (800d830 <LoRaMacHandleMlmeRequest+0x74>)
 800d7fc:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
        }
    }
}
 800d800:	e013      	b.n	800d82a <LoRaMacHandleMlmeRequest+0x6e>
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 800d802:	2005      	movs	r0, #5
 800d804:	f004 fbf4 	bl	8011ff0 <LoRaMacConfirmQueueIsCmdActive>
 800d808:	4603      	mov	r3, r0
 800d80a:	2b00      	cmp	r3, #0
 800d80c:	d105      	bne.n	800d81a <LoRaMacHandleMlmeRequest+0x5e>
                 ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW_1 ) == true ) )
 800d80e:	2006      	movs	r0, #6
 800d810:	f004 fbee 	bl	8011ff0 <LoRaMacConfirmQueueIsCmdActive>
 800d814:	4603      	mov	r3, r0
        else if( ( LoRaMacConfirmQueueIsCmdActive( MLME_TXCW ) == true ) ||
 800d816:	2b00      	cmp	r3, #0
 800d818:	d007      	beq.n	800d82a <LoRaMacHandleMlmeRequest+0x6e>
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800d81a:	4b05      	ldr	r3, [pc, #20]	; (800d830 <LoRaMacHandleMlmeRequest+0x74>)
 800d81c:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d820:	f023 0302 	bic.w	r3, r3, #2
 800d824:	4a02      	ldr	r2, [pc, #8]	; (800d830 <LoRaMacHandleMlmeRequest+0x74>)
 800d826:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
}
 800d82a:	bf00      	nop
 800d82c:	bd80      	pop	{r7, pc}
 800d82e:	bf00      	nop
 800d830:	20000500 	.word	0x20000500

0800d834 <LoRaMacCheckForBeaconAcquisition>:

static uint8_t LoRaMacCheckForBeaconAcquisition( void )
{
 800d834:	b580      	push	{r7, lr}
 800d836:	af00      	add	r7, sp, #0
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800d838:	200c      	movs	r0, #12
 800d83a:	f004 fbd9 	bl	8011ff0 <LoRaMacConfirmQueueIsCmdActive>
 800d83e:	4603      	mov	r3, r0
 800d840:	2b00      	cmp	r3, #0
 800d842:	d019      	beq.n	800d878 <LoRaMacCheckForBeaconAcquisition+0x44>
        ( MacCtx.MacFlags.Bits.McpsReq == 0 ) )
 800d844:	4b0e      	ldr	r3, [pc, #56]	; (800d880 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800d846:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800d84a:	f003 0301 	and.w	r3, r3, #1
 800d84e:	b2db      	uxtb	r3, r3
    if( ( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_ACQUISITION ) == true ) &&
 800d850:	2b00      	cmp	r3, #0
 800d852:	d111      	bne.n	800d878 <LoRaMacCheckForBeaconAcquisition+0x44>
    {
        if( MacCtx.MacFlags.Bits.MlmeReq == 1 )
 800d854:	4b0a      	ldr	r3, [pc, #40]	; (800d880 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800d856:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800d85a:	f003 0304 	and.w	r3, r3, #4
 800d85e:	b2db      	uxtb	r3, r3
 800d860:	2b00      	cmp	r3, #0
 800d862:	d009      	beq.n	800d878 <LoRaMacCheckForBeaconAcquisition+0x44>
        {
            MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800d864:	4b06      	ldr	r3, [pc, #24]	; (800d880 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800d866:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d86a:	f023 0302 	bic.w	r3, r3, #2
 800d86e:	4a04      	ldr	r2, [pc, #16]	; (800d880 <LoRaMacCheckForBeaconAcquisition+0x4c>)
 800d870:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
            return 0x01;
 800d874:	2301      	movs	r3, #1
 800d876:	e000      	b.n	800d87a <LoRaMacCheckForBeaconAcquisition+0x46>
        }
    }
    return 0x00;
 800d878:	2300      	movs	r3, #0
}
 800d87a:	4618      	mov	r0, r3
 800d87c:	bd80      	pop	{r7, pc}
 800d87e:	bf00      	nop
 800d880:	20000500 	.word	0x20000500

0800d884 <LoRaMacCheckForRxAbort>:

static void LoRaMacCheckForRxAbort( void )
{
 800d884:	b480      	push	{r7}
 800d886:	af00      	add	r7, sp, #0
    // A error occurs during receiving
    if( ( MacCtx.MacState & LORAMAC_RX_ABORT ) == LORAMAC_RX_ABORT )
 800d888:	4b0d      	ldr	r3, [pc, #52]	; (800d8c0 <LoRaMacCheckForRxAbort+0x3c>)
 800d88a:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d88e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800d892:	2b00      	cmp	r3, #0
 800d894:	d00f      	beq.n	800d8b6 <LoRaMacCheckForRxAbort+0x32>
    {
        MacCtx.MacState &= ~LORAMAC_RX_ABORT;
 800d896:	4b0a      	ldr	r3, [pc, #40]	; (800d8c0 <LoRaMacCheckForRxAbort+0x3c>)
 800d898:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d89c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800d8a0:	4a07      	ldr	r2, [pc, #28]	; (800d8c0 <LoRaMacCheckForRxAbort+0x3c>)
 800d8a2:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
        MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800d8a6:	4b06      	ldr	r3, [pc, #24]	; (800d8c0 <LoRaMacCheckForRxAbort+0x3c>)
 800d8a8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d8ac:	f023 0302 	bic.w	r3, r3, #2
 800d8b0:	4a03      	ldr	r2, [pc, #12]	; (800d8c0 <LoRaMacCheckForRxAbort+0x3c>)
 800d8b2:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    }
}
 800d8b6:	bf00      	nop
 800d8b8:	46bd      	mov	sp, r7
 800d8ba:	bc80      	pop	{r7}
 800d8bc:	4770      	bx	lr
 800d8be:	bf00      	nop
 800d8c0:	20000500 	.word	0x20000500

0800d8c4 <OnTxDelayedTimerEvent>:

static void OnTxDelayedTimerEvent( void* context )
{
 800d8c4:	b580      	push	{r7, lr}
 800d8c6:	b082      	sub	sp, #8
 800d8c8:	af00      	add	r7, sp, #0
 800d8ca:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.TxDelayedTimer );
 800d8cc:	4818      	ldr	r0, [pc, #96]	; (800d930 <OnTxDelayedTimerEvent+0x6c>)
 800d8ce:	f00b fe83 	bl	80195d8 <UTIL_TIMER_Stop>
    MacCtx.MacState &= ~LORAMAC_TX_DELAYED;
 800d8d2:	4b18      	ldr	r3, [pc, #96]	; (800d934 <OnTxDelayedTimerEvent+0x70>)
 800d8d4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800d8d8:	f023 0320 	bic.w	r3, r3, #32
 800d8dc:	4a15      	ldr	r2, [pc, #84]	; (800d934 <OnTxDelayedTimerEvent+0x70>)
 800d8de:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    // Schedule frame, allow delayed frame transmissions
    switch( ScheduleTx( true ) )
 800d8e2:	2001      	movs	r0, #1
 800d8e4:	f001 f9a8 	bl	800ec38 <ScheduleTx>
 800d8e8:	4603      	mov	r3, r0
 800d8ea:	2b00      	cmp	r3, #0
 800d8ec:	d01a      	beq.n	800d924 <OnTxDelayedTimerEvent+0x60>
 800d8ee:	2b0b      	cmp	r3, #11
 800d8f0:	d018      	beq.n	800d924 <OnTxDelayedTimerEvent+0x60>
            break;
        }
        default:
        {
            // Stop retransmission attempt
            MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800d8f2:	4b10      	ldr	r3, [pc, #64]	; (800d934 <OnTxDelayedTimerEvent+0x70>)
 800d8f4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d8f8:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800d8fc:	b2da      	uxtb	r2, r3
 800d8fe:	4b0d      	ldr	r3, [pc, #52]	; (800d934 <OnTxDelayedTimerEvent+0x70>)
 800d900:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
            MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 800d904:	4b0b      	ldr	r3, [pc, #44]	; (800d934 <OnTxDelayedTimerEvent+0x70>)
 800d906:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 800d90a:	4b0a      	ldr	r3, [pc, #40]	; (800d934 <OnTxDelayedTimerEvent+0x70>)
 800d90c:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
            MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR;
 800d910:	4b08      	ldr	r3, [pc, #32]	; (800d934 <OnTxDelayedTimerEvent+0x70>)
 800d912:	2209      	movs	r2, #9
 800d914:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
            LoRaMacConfirmQueueSetStatusCmn( LORAMAC_EVENT_INFO_STATUS_TX_DR_PAYLOAD_SIZE_ERROR );
 800d918:	2009      	movs	r0, #9
 800d91a:	f004 fb35 	bl	8011f88 <LoRaMacConfirmQueueSetStatusCmn>
            StopRetransmission( );
 800d91e:	f001 fff9 	bl	800f914 <StopRetransmission>
            break;
 800d922:	e000      	b.n	800d926 <OnTxDelayedTimerEvent+0x62>
            break;
 800d924:	bf00      	nop
        }
    }
}
 800d926:	bf00      	nop
 800d928:	3708      	adds	r7, #8
 800d92a:	46bd      	mov	sp, r7
 800d92c:	bd80      	pop	{r7, pc}
 800d92e:	bf00      	nop
 800d930:	20000868 	.word	0x20000868
 800d934:	20000500 	.word	0x20000500

0800d938 <OnRxWindow1TimerEvent>:

static void OnRxWindow1TimerEvent( void* context )
{
 800d938:	b580      	push	{r7, lr}
 800d93a:	b082      	sub	sp, #8
 800d93c:	af00      	add	r7, sp, #0
 800d93e:	6078      	str	r0, [r7, #4]
    MacCtx.RxWindow1Config.Channel = MacCtx.Channel;
 800d940:	4b17      	ldr	r3, [pc, #92]	; (800d9a0 <OnRxWindow1TimerEvent+0x68>)
 800d942:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800d946:	4b16      	ldr	r3, [pc, #88]	; (800d9a0 <OnRxWindow1TimerEvent+0x68>)
 800d948:	f883 23b8 	strb.w	r2, [r3, #952]	; 0x3b8
    MacCtx.RxWindow1Config.DrOffset = MacCtx.NvmCtx->MacParams.Rx1DrOffset;
 800d94c:	4b14      	ldr	r3, [pc, #80]	; (800d9a0 <OnRxWindow1TimerEvent+0x68>)
 800d94e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d952:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
 800d956:	b25a      	sxtb	r2, r3
 800d958:	4b11      	ldr	r3, [pc, #68]	; (800d9a0 <OnRxWindow1TimerEvent+0x68>)
 800d95a:	f883 23bb 	strb.w	r2, [r3, #955]	; 0x3bb
    MacCtx.RxWindow1Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800d95e:	4b10      	ldr	r3, [pc, #64]	; (800d9a0 <OnRxWindow1TimerEvent+0x68>)
 800d960:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d964:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800d968:	4b0d      	ldr	r3, [pc, #52]	; (800d9a0 <OnRxWindow1TimerEvent+0x68>)
 800d96a:	f883 23c8 	strb.w	r2, [r3, #968]	; 0x3c8
    MacCtx.RxWindow1Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800d96e:	4b0c      	ldr	r3, [pc, #48]	; (800d9a0 <OnRxWindow1TimerEvent+0x68>)
 800d970:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d974:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800d978:	4b09      	ldr	r3, [pc, #36]	; (800d9a0 <OnRxWindow1TimerEvent+0x68>)
 800d97a:	f883 23c9 	strb.w	r2, [r3, #969]	; 0x3c9
    MacCtx.RxWindow1Config.RxContinuous = false;
 800d97e:	4b08      	ldr	r3, [pc, #32]	; (800d9a0 <OnRxWindow1TimerEvent+0x68>)
 800d980:	2200      	movs	r2, #0
 800d982:	f883 23ca 	strb.w	r2, [r3, #970]	; 0x3ca
    MacCtx.RxWindow1Config.RxSlot = RX_SLOT_WIN_1;
 800d986:	4b06      	ldr	r3, [pc, #24]	; (800d9a0 <OnRxWindow1TimerEvent+0x68>)
 800d988:	2200      	movs	r2, #0
 800d98a:	f883 23cb 	strb.w	r2, [r3, #971]	; 0x3cb

    RxWindowSetup( &MacCtx.RxWindowTimer1, &MacCtx.RxWindow1Config );
 800d98e:	4905      	ldr	r1, [pc, #20]	; (800d9a4 <OnRxWindow1TimerEvent+0x6c>)
 800d990:	4805      	ldr	r0, [pc, #20]	; (800d9a8 <OnRxWindow1TimerEvent+0x70>)
 800d992:	f001 fb91 	bl	800f0b8 <RxWindowSetup>
}
 800d996:	bf00      	nop
 800d998:	3708      	adds	r7, #8
 800d99a:	46bd      	mov	sp, r7
 800d99c:	bd80      	pop	{r7, pc}
 800d99e:	bf00      	nop
 800d9a0:	20000500 	.word	0x20000500
 800d9a4:	200008b8 	.word	0x200008b8
 800d9a8:	20000880 	.word	0x20000880

0800d9ac <OnRxWindow2TimerEvent>:

static void OnRxWindow2TimerEvent( void* context )
{
 800d9ac:	b580      	push	{r7, lr}
 800d9ae:	b082      	sub	sp, #8
 800d9b0:	af00      	add	r7, sp, #0
 800d9b2:	6078      	str	r0, [r7, #4]
    // Check if we are processing Rx1 window.
    // If yes, we don't setup the Rx2 window.
    if( MacCtx.RxSlot == RX_SLOT_WIN_1 )
 800d9b4:	4b19      	ldr	r3, [pc, #100]	; (800da1c <OnRxWindow2TimerEvent+0x70>)
 800d9b6:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800d9ba:	2b00      	cmp	r3, #0
 800d9bc:	d02a      	beq.n	800da14 <OnRxWindow2TimerEvent+0x68>
    {
        return;
    }
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800d9be:	4b17      	ldr	r3, [pc, #92]	; (800da1c <OnRxWindow2TimerEvent+0x70>)
 800d9c0:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800d9c4:	4b15      	ldr	r3, [pc, #84]	; (800da1c <OnRxWindow2TimerEvent+0x70>)
 800d9c6:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 800d9ca:	4b14      	ldr	r3, [pc, #80]	; (800da1c <OnRxWindow2TimerEvent+0x70>)
 800d9cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d9d0:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800d9d4:	4a11      	ldr	r2, [pc, #68]	; (800da1c <OnRxWindow2TimerEvent+0x70>)
 800d9d6:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800d9da:	4b10      	ldr	r3, [pc, #64]	; (800da1c <OnRxWindow2TimerEvent+0x70>)
 800d9dc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d9e0:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800d9e4:	4b0d      	ldr	r3, [pc, #52]	; (800da1c <OnRxWindow2TimerEvent+0x70>)
 800d9e6:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800d9ea:	4b0c      	ldr	r3, [pc, #48]	; (800da1c <OnRxWindow2TimerEvent+0x70>)
 800d9ec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800d9f0:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800d9f4:	4b09      	ldr	r3, [pc, #36]	; (800da1c <OnRxWindow2TimerEvent+0x70>)
 800d9f6:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 800d9fa:	4b08      	ldr	r3, [pc, #32]	; (800da1c <OnRxWindow2TimerEvent+0x70>)
 800d9fc:	2200      	movs	r2, #0
 800d9fe:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800da02:	4b06      	ldr	r3, [pc, #24]	; (800da1c <OnRxWindow2TimerEvent+0x70>)
 800da04:	2201      	movs	r2, #1
 800da06:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    RxWindowSetup( &MacCtx.RxWindowTimer2, &MacCtx.RxWindow2Config );
 800da0a:	4905      	ldr	r1, [pc, #20]	; (800da20 <OnRxWindow2TimerEvent+0x74>)
 800da0c:	4805      	ldr	r0, [pc, #20]	; (800da24 <OnRxWindow2TimerEvent+0x78>)
 800da0e:	f001 fb53 	bl	800f0b8 <RxWindowSetup>
 800da12:	e000      	b.n	800da16 <OnRxWindow2TimerEvent+0x6a>
        return;
 800da14:	bf00      	nop
}
 800da16:	3708      	adds	r7, #8
 800da18:	46bd      	mov	sp, r7
 800da1a:	bd80      	pop	{r7, pc}
 800da1c:	20000500 	.word	0x20000500
 800da20:	200008cc 	.word	0x200008cc
 800da24:	20000898 	.word	0x20000898

0800da28 <OnAckTimeoutTimerEvent>:

static void OnAckTimeoutTimerEvent( void* context )
{
 800da28:	b580      	push	{r7, lr}
 800da2a:	b082      	sub	sp, #8
 800da2c:	af00      	add	r7, sp, #0
 800da2e:	6078      	str	r0, [r7, #4]
    TimerStop( &MacCtx.AckTimeoutTimer );
 800da30:	4816      	ldr	r0, [pc, #88]	; (800da8c <OnAckTimeoutTimerEvent+0x64>)
 800da32:	f00b fdd1 	bl	80195d8 <UTIL_TIMER_Stop>

    if( MacCtx.NodeAckRequested == true )
 800da36:	4b16      	ldr	r3, [pc, #88]	; (800da90 <OnAckTimeoutTimerEvent+0x68>)
 800da38:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800da3c:	2b00      	cmp	r3, #0
 800da3e:	d003      	beq.n	800da48 <OnAckTimeoutTimerEvent+0x20>
    {
        MacCtx.AckTimeoutRetry = true;
 800da40:	4b13      	ldr	r3, [pc, #76]	; (800da90 <OnAckTimeoutTimerEvent+0x68>)
 800da42:	2201      	movs	r2, #1
 800da44:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    }
    if( MacCtx.NvmCtx->DeviceClass == CLASS_C )
 800da48:	4b11      	ldr	r3, [pc, #68]	; (800da90 <OnAckTimeoutTimerEvent+0x68>)
 800da4a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800da4e:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800da52:	2b02      	cmp	r3, #2
 800da54:	d106      	bne.n	800da64 <OnAckTimeoutTimerEvent+0x3c>
    {
        MacCtx.MacFlags.Bits.MacDone = 1;
 800da56:	4a0e      	ldr	r2, [pc, #56]	; (800da90 <OnAckTimeoutTimerEvent+0x68>)
 800da58:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800da5c:	f043 0320 	orr.w	r3, r3, #32
 800da60:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    }
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->MacProcessNotify != NULL ) )
 800da64:	4b0a      	ldr	r3, [pc, #40]	; (800da90 <OnAckTimeoutTimerEvent+0x68>)
 800da66:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d00a      	beq.n	800da84 <OnAckTimeoutTimerEvent+0x5c>
 800da6e:	4b08      	ldr	r3, [pc, #32]	; (800da90 <OnAckTimeoutTimerEvent+0x68>)
 800da70:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800da74:	68db      	ldr	r3, [r3, #12]
 800da76:	2b00      	cmp	r3, #0
 800da78:	d004      	beq.n	800da84 <OnAckTimeoutTimerEvent+0x5c>
    {
        MacCtx.MacCallbacks->MacProcessNotify( );
 800da7a:	4b05      	ldr	r3, [pc, #20]	; (800da90 <OnAckTimeoutTimerEvent+0x68>)
 800da7c:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800da80:	68db      	ldr	r3, [r3, #12]
 800da82:	4798      	blx	r3
    }
}
 800da84:	bf00      	nop
 800da86:	3708      	adds	r7, #8
 800da88:	46bd      	mov	sp, r7
 800da8a:	bd80      	pop	{r7, pc}
 800da8c:	200008f8 	.word	0x200008f8
 800da90:	20000500 	.word	0x20000500

0800da94 <GetFCntDown>:

static LoRaMacCryptoStatus_t GetFCntDown( AddressIdentifier_t addrID, FType_t fType, LoRaMacMessageData_t* macMsg, Version_t lrWanVersion,
                                          uint16_t maxFCntGap, FCntIdentifier_t* fCntID, uint32_t* currentDown )
{
 800da94:	b580      	push	{r7, lr}
 800da96:	b084      	sub	sp, #16
 800da98:	af00      	add	r7, sp, #0
 800da9a:	60ba      	str	r2, [r7, #8]
 800da9c:	607b      	str	r3, [r7, #4]
 800da9e:	4603      	mov	r3, r0
 800daa0:	73fb      	strb	r3, [r7, #15]
 800daa2:	460b      	mov	r3, r1
 800daa4:	73bb      	strb	r3, [r7, #14]
    if( ( macMsg == NULL ) || ( fCntID == NULL ) ||
 800daa6:	68bb      	ldr	r3, [r7, #8]
 800daa8:	2b00      	cmp	r3, #0
 800daaa:	d005      	beq.n	800dab8 <GetFCntDown+0x24>
 800daac:	69fb      	ldr	r3, [r7, #28]
 800daae:	2b00      	cmp	r3, #0
 800dab0:	d002      	beq.n	800dab8 <GetFCntDown+0x24>
 800dab2:	6a3b      	ldr	r3, [r7, #32]
 800dab4:	2b00      	cmp	r3, #0
 800dab6:	d101      	bne.n	800dabc <GetFCntDown+0x28>
        ( currentDown == NULL ) )
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 800dab8:	230a      	movs	r3, #10
 800daba:	e029      	b.n	800db10 <GetFCntDown+0x7c>
    }

    // Determine the frame counter identifier and choose counter from FCntList
    switch( addrID )
 800dabc:	7bfb      	ldrb	r3, [r7, #15]
 800dabe:	2b00      	cmp	r3, #0
 800dac0:	d016      	beq.n	800daf0 <GetFCntDown+0x5c>
 800dac2:	2b01      	cmp	r3, #1
 800dac4:	d118      	bne.n	800daf8 <GetFCntDown+0x64>
    {
        case UNICAST_DEV_ADDR:
            if( lrWanVersion.Fields.Minor == 1 )
 800dac6:	79bb      	ldrb	r3, [r7, #6]
 800dac8:	2b01      	cmp	r3, #1
 800daca:	d10d      	bne.n	800dae8 <GetFCntDown+0x54>
            {
                if( ( fType == FRAME_TYPE_A ) || ( fType == FRAME_TYPE_D ) )
 800dacc:	7bbb      	ldrb	r3, [r7, #14]
 800dace:	2b00      	cmp	r3, #0
 800dad0:	d002      	beq.n	800dad8 <GetFCntDown+0x44>
 800dad2:	7bbb      	ldrb	r3, [r7, #14]
 800dad4:	2b03      	cmp	r3, #3
 800dad6:	d103      	bne.n	800dae0 <GetFCntDown+0x4c>
                {
                    *fCntID = A_FCNT_DOWN;
 800dad8:	69fb      	ldr	r3, [r7, #28]
 800dada:	2202      	movs	r2, #2
 800dadc:	701a      	strb	r2, [r3, #0]
            }
            else
            { // For LoRaWAN 1.0.X
                *fCntID = FCNT_DOWN;
            }
            break;
 800dade:	e00d      	b.n	800dafc <GetFCntDown+0x68>
                    *fCntID = N_FCNT_DOWN;
 800dae0:	69fb      	ldr	r3, [r7, #28]
 800dae2:	2201      	movs	r2, #1
 800dae4:	701a      	strb	r2, [r3, #0]
            break;
 800dae6:	e009      	b.n	800dafc <GetFCntDown+0x68>
                *fCntID = FCNT_DOWN;
 800dae8:	69fb      	ldr	r3, [r7, #28]
 800daea:	2203      	movs	r2, #3
 800daec:	701a      	strb	r2, [r3, #0]
            break;
 800daee:	e005      	b.n	800dafc <GetFCntDown+0x68>
        case MULTICAST_0_ADDR:
            *fCntID = MC_FCNT_DOWN_0;
 800daf0:	69fb      	ldr	r3, [r7, #28]
 800daf2:	2204      	movs	r2, #4
 800daf4:	701a      	strb	r2, [r3, #0]
            break;
 800daf6:	e001      	b.n	800dafc <GetFCntDown+0x68>
        case MULTICAST_3_ADDR:
            *fCntID = MC_FCNT_DOWN_3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 800daf8:	2305      	movs	r3, #5
 800dafa:	e009      	b.n	800db10 <GetFCntDown+0x7c>
    }

    return LoRaMacCryptoGetFCntDown( *fCntID, maxFCntGap, macMsg->FHDR.FCnt, currentDown );
 800dafc:	69fb      	ldr	r3, [r7, #28]
 800dafe:	7818      	ldrb	r0, [r3, #0]
 800db00:	68bb      	ldr	r3, [r7, #8]
 800db02:	89db      	ldrh	r3, [r3, #14]
 800db04:	461a      	mov	r2, r3
 800db06:	8b39      	ldrh	r1, [r7, #24]
 800db08:	6a3b      	ldr	r3, [r7, #32]
 800db0a:	f004 fe71 	bl	80127f0 <LoRaMacCryptoGetFCntDown>
 800db0e:	4603      	mov	r3, r0
}
 800db10:	4618      	mov	r0, r3
 800db12:	3710      	adds	r7, #16
 800db14:	46bd      	mov	sp, r7
 800db16:	bd80      	pop	{r7, pc}

0800db18 <SwitchClass>:

static LoRaMacStatus_t SwitchClass( DeviceClass_t deviceClass )
{
 800db18:	b5b0      	push	{r4, r5, r7, lr}
 800db1a:	b084      	sub	sp, #16
 800db1c:	af00      	add	r7, sp, #0
 800db1e:	4603      	mov	r3, r0
 800db20:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800db22:	2303      	movs	r3, #3
 800db24:	73fb      	strb	r3, [r7, #15]

    switch( MacCtx.NvmCtx->DeviceClass )
 800db26:	4b71      	ldr	r3, [pc, #452]	; (800dcec <SwitchClass+0x1d4>)
 800db28:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800db2c:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800db30:	2b02      	cmp	r3, #2
 800db32:	f000 80c1 	beq.w	800dcb8 <SwitchClass+0x1a0>
 800db36:	2b02      	cmp	r3, #2
 800db38:	f300 80d2 	bgt.w	800dce0 <SwitchClass+0x1c8>
 800db3c:	2b00      	cmp	r3, #0
 800db3e:	d003      	beq.n	800db48 <SwitchClass+0x30>
 800db40:	2b01      	cmp	r3, #1
 800db42:	f000 80a9 	beq.w	800dc98 <SwitchClass+0x180>
 800db46:	e0cb      	b.n	800dce0 <SwitchClass+0x1c8>
    {
        case CLASS_A:
        {
            if( deviceClass == CLASS_A )
 800db48:	79fb      	ldrb	r3, [r7, #7]
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d10b      	bne.n	800db66 <SwitchClass+0x4e>
            {
                // Revert back RxC parameters
                MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 800db4e:	4b67      	ldr	r3, [pc, #412]	; (800dcec <SwitchClass+0x1d4>)
 800db50:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800db54:	4b65      	ldr	r3, [pc, #404]	; (800dcec <SwitchClass+0x1d4>)
 800db56:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800db5a:	33b0      	adds	r3, #176	; 0xb0
 800db5c:	32a8      	adds	r2, #168	; 0xa8
 800db5e:	e892 0003 	ldmia.w	r2, {r0, r1}
 800db62:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            if( deviceClass == CLASS_B )
 800db66:	79fb      	ldrb	r3, [r7, #7]
 800db68:	2b01      	cmp	r3, #1
 800db6a:	d10e      	bne.n	800db8a <SwitchClass+0x72>
            {
                status = LoRaMacClassBSwitchClass( deviceClass );
 800db6c:	79fb      	ldrb	r3, [r7, #7]
 800db6e:	4618      	mov	r0, r3
 800db70:	f003 fd26 	bl	80115c0 <LoRaMacClassBSwitchClass>
 800db74:	4603      	mov	r3, r0
 800db76:	73fb      	strb	r3, [r7, #15]
                if( status == LORAMAC_STATUS_OK )
 800db78:	7bfb      	ldrb	r3, [r7, #15]
 800db7a:	2b00      	cmp	r3, #0
 800db7c:	d105      	bne.n	800db8a <SwitchClass+0x72>
                {
                    MacCtx.NvmCtx->DeviceClass = deviceClass;
 800db7e:	4b5b      	ldr	r3, [pc, #364]	; (800dcec <SwitchClass+0x1d4>)
 800db80:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800db84:	79fa      	ldrb	r2, [r7, #7]
 800db86:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
                }
            }

            if( deviceClass == CLASS_C )
 800db8a:	79fb      	ldrb	r3, [r7, #7]
 800db8c:	2b02      	cmp	r3, #2
 800db8e:	f040 80a2 	bne.w	800dcd6 <SwitchClass+0x1be>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 800db92:	4b56      	ldr	r3, [pc, #344]	; (800dcec <SwitchClass+0x1d4>)
 800db94:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800db98:	79fa      	ldrb	r2, [r7, #7]
 800db9a:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

                MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800db9e:	4a53      	ldr	r2, [pc, #332]	; (800dcec <SwitchClass+0x1d4>)
 800dba0:	4b52      	ldr	r3, [pc, #328]	; (800dcec <SwitchClass+0x1d4>)
 800dba2:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 800dba6:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 800dbaa:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800dbac:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800dbae:	682b      	ldr	r3, [r5, #0]
 800dbb0:	6023      	str	r3, [r4, #0]
                MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800dbb2:	4b4e      	ldr	r3, [pc, #312]	; (800dcec <SwitchClass+0x1d4>)
 800dbb4:	2202      	movs	r2, #2
 800dbb6:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800dbba:	2300      	movs	r3, #0
 800dbbc:	73bb      	strb	r3, [r7, #14]
 800dbbe:	e05b      	b.n	800dc78 <SwitchClass+0x160>
                {
                    if( MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.IsEnabled == true )
 800dbc0:	4b4a      	ldr	r3, [pc, #296]	; (800dcec <SwitchClass+0x1d4>)
 800dbc2:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800dbc6:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dbca:	212c      	movs	r1, #44	; 0x2c
 800dbcc:	fb01 f303 	mul.w	r3, r1, r3
 800dbd0:	4413      	add	r3, r2
 800dbd2:	3352      	adds	r3, #82	; 0x52
 800dbd4:	781b      	ldrb	r3, [r3, #0]
 800dbd6:	2b00      	cmp	r3, #0
 800dbd8:	d048      	beq.n	800dc6c <SwitchClass+0x154>
                    {
                        MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Frequency;
 800dbda:	4b44      	ldr	r3, [pc, #272]	; (800dcec <SwitchClass+0x1d4>)
 800dbdc:	f8d3 1484 	ldr.w	r1, [r3, #1156]	; 0x484
 800dbe0:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800dbe4:	4b41      	ldr	r3, [pc, #260]	; (800dcec <SwitchClass+0x1d4>)
 800dbe6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dbea:	202c      	movs	r0, #44	; 0x2c
 800dbec:	fb00 f202 	mul.w	r2, r0, r2
 800dbf0:	440a      	add	r2, r1
 800dbf2:	3268      	adds	r2, #104	; 0x68
 800dbf4:	6812      	ldr	r2, [r2, #0]
 800dbf6:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                        MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = MacCtx.NvmCtx->MulticastChannelList[i].ChannelParams.RxParams.ClassC.Datarate;
 800dbfa:	4b3c      	ldr	r3, [pc, #240]	; (800dcec <SwitchClass+0x1d4>)
 800dbfc:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800dc00:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dc04:	212c      	movs	r1, #44	; 0x2c
 800dc06:	fb01 f303 	mul.w	r3, r1, r3
 800dc0a:	4413      	add	r3, r2
 800dc0c:	336c      	adds	r3, #108	; 0x6c
 800dc0e:	f993 2000 	ldrsb.w	r2, [r3]
 800dc12:	4b36      	ldr	r3, [pc, #216]	; (800dcec <SwitchClass+0x1d4>)
 800dc14:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dc18:	b2d2      	uxtb	r2, r2
 800dc1a:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4

                        MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800dc1e:	4b33      	ldr	r3, [pc, #204]	; (800dcec <SwitchClass+0x1d4>)
 800dc20:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800dc24:	4b31      	ldr	r3, [pc, #196]	; (800dcec <SwitchClass+0x1d4>)
 800dc26:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
                        MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 800dc2a:	4b30      	ldr	r3, [pc, #192]	; (800dcec <SwitchClass+0x1d4>)
 800dc2c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dc30:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800dc34:	4a2d      	ldr	r2, [pc, #180]	; (800dcec <SwitchClass+0x1d4>)
 800dc36:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
                        MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800dc3a:	4b2c      	ldr	r3, [pc, #176]	; (800dcec <SwitchClass+0x1d4>)
 800dc3c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dc40:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800dc44:	4b29      	ldr	r3, [pc, #164]	; (800dcec <SwitchClass+0x1d4>)
 800dc46:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
                        MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800dc4a:	4b28      	ldr	r3, [pc, #160]	; (800dcec <SwitchClass+0x1d4>)
 800dc4c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dc50:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800dc54:	4b25      	ldr	r3, [pc, #148]	; (800dcec <SwitchClass+0x1d4>)
 800dc56:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
                        MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C_MULTICAST;
 800dc5a:	4b24      	ldr	r3, [pc, #144]	; (800dcec <SwitchClass+0x1d4>)
 800dc5c:	2203      	movs	r2, #3
 800dc5e:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
                        MacCtx.RxWindowCConfig.RxContinuous = true;
 800dc62:	4b22      	ldr	r3, [pc, #136]	; (800dcec <SwitchClass+0x1d4>)
 800dc64:	2201      	movs	r2, #1
 800dc66:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
                        break;
 800dc6a:	e009      	b.n	800dc80 <SwitchClass+0x168>
                for( int8_t i = 0; i < LORAMAC_MAX_MC_CTX; i++ )
 800dc6c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dc70:	b2db      	uxtb	r3, r3
 800dc72:	3301      	adds	r3, #1
 800dc74:	b2db      	uxtb	r3, r3
 800dc76:	73bb      	strb	r3, [r7, #14]
 800dc78:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800dc7c:	2b00      	cmp	r3, #0
 800dc7e:	dd9f      	ble.n	800dbc0 <SwitchClass+0xa8>
                    }
                }

                // Set the NodeAckRequested indicator to default
                MacCtx.NodeAckRequested = false;
 800dc80:	4b1a      	ldr	r3, [pc, #104]	; (800dcec <SwitchClass+0x1d4>)
 800dc82:	2200      	movs	r2, #0
 800dc84:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
                // Set the radio into sleep mode in case we are still in RX mode
                Radio.Sleep( );
 800dc88:	4b19      	ldr	r3, [pc, #100]	; (800dcf0 <SwitchClass+0x1d8>)
 800dc8a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dc8c:	4798      	blx	r3

                OpenContinuousRxCWindow( );
 800dc8e:	f001 fa43 	bl	800f118 <OpenContinuousRxCWindow>

                status = LORAMAC_STATUS_OK;
 800dc92:	2300      	movs	r3, #0
 800dc94:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800dc96:	e01e      	b.n	800dcd6 <SwitchClass+0x1be>
        }
        case CLASS_B:
        {
            status = LoRaMacClassBSwitchClass( deviceClass );
 800dc98:	79fb      	ldrb	r3, [r7, #7]
 800dc9a:	4618      	mov	r0, r3
 800dc9c:	f003 fc90 	bl	80115c0 <LoRaMacClassBSwitchClass>
 800dca0:	4603      	mov	r3, r0
 800dca2:	73fb      	strb	r3, [r7, #15]
            if( status == LORAMAC_STATUS_OK )
 800dca4:	7bfb      	ldrb	r3, [r7, #15]
 800dca6:	2b00      	cmp	r3, #0
 800dca8:	d117      	bne.n	800dcda <SwitchClass+0x1c2>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 800dcaa:	4b10      	ldr	r3, [pc, #64]	; (800dcec <SwitchClass+0x1d4>)
 800dcac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dcb0:	79fa      	ldrb	r2, [r7, #7]
 800dcb2:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
            }
            break;
 800dcb6:	e010      	b.n	800dcda <SwitchClass+0x1c2>
        }
        case CLASS_C:
        {
            if( deviceClass == CLASS_A )
 800dcb8:	79fb      	ldrb	r3, [r7, #7]
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	d10f      	bne.n	800dcde <SwitchClass+0x1c6>
            {
                MacCtx.NvmCtx->DeviceClass = deviceClass;
 800dcbe:	4b0b      	ldr	r3, [pc, #44]	; (800dcec <SwitchClass+0x1d4>)
 800dcc0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dcc4:	79fa      	ldrb	r2, [r7, #7]
 800dcc6:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c

                // Set the radio into sleep to setup a defined state
                Radio.Sleep( );
 800dcca:	4b09      	ldr	r3, [pc, #36]	; (800dcf0 <SwitchClass+0x1d8>)
 800dccc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800dcce:	4798      	blx	r3

                status = LORAMAC_STATUS_OK;
 800dcd0:	2300      	movs	r3, #0
 800dcd2:	73fb      	strb	r3, [r7, #15]
            }
            break;
 800dcd4:	e003      	b.n	800dcde <SwitchClass+0x1c6>
            break;
 800dcd6:	bf00      	nop
 800dcd8:	e002      	b.n	800dce0 <SwitchClass+0x1c8>
            break;
 800dcda:	bf00      	nop
 800dcdc:	e000      	b.n	800dce0 <SwitchClass+0x1c8>
            break;
 800dcde:	bf00      	nop
        }
    }

    return status;
 800dce0:	7bfb      	ldrb	r3, [r7, #15]
}
 800dce2:	4618      	mov	r0, r3
 800dce4:	3710      	adds	r7, #16
 800dce6:	46bd      	mov	sp, r7
 800dce8:	bdb0      	pop	{r4, r5, r7, pc}
 800dcea:	bf00      	nop
 800dcec:	20000500 	.word	0x20000500
 800dcf0:	0801ae9c 	.word	0x0801ae9c

0800dcf4 <GetMaxAppPayloadWithoutFOptsLength>:

static uint8_t GetMaxAppPayloadWithoutFOptsLength( int8_t datarate )
{
 800dcf4:	b580      	push	{r7, lr}
 800dcf6:	b086      	sub	sp, #24
 800dcf8:	af00      	add	r7, sp, #0
 800dcfa:	4603      	mov	r3, r0
 800dcfc:	71fb      	strb	r3, [r7, #7]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Setup PHY request
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800dcfe:	4b12      	ldr	r3, [pc, #72]	; (800dd48 <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 800dd00:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dd04:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800dd08:	74bb      	strb	r3, [r7, #18]
    getPhy.Datarate = datarate;
 800dd0a:	79fb      	ldrb	r3, [r7, #7]
 800dd0c:	747b      	strb	r3, [r7, #17]
    getPhy.Attribute = PHY_MAX_PAYLOAD;
 800dd0e:	230d      	movs	r3, #13
 800dd10:	743b      	strb	r3, [r7, #16]

    // Get the maximum payload length
    if( MacCtx.NvmCtx->RepeaterSupport == true )
 800dd12:	4b0d      	ldr	r3, [pc, #52]	; (800dd48 <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 800dd14:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dd18:	f893 30ca 	ldrb.w	r3, [r3, #202]	; 0xca
 800dd1c:	2b00      	cmp	r3, #0
 800dd1e:	d001      	beq.n	800dd24 <GetMaxAppPayloadWithoutFOptsLength+0x30>
    {
        getPhy.Attribute = PHY_MAX_PAYLOAD_REPEATER;
 800dd20:	230e      	movs	r3, #14
 800dd22:	743b      	strb	r3, [r7, #16]
    }

    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800dd24:	4b08      	ldr	r3, [pc, #32]	; (800dd48 <GetMaxAppPayloadWithoutFOptsLength+0x54>)
 800dd26:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dd2a:	781b      	ldrb	r3, [r3, #0]
 800dd2c:	f107 0210 	add.w	r2, r7, #16
 800dd30:	4611      	mov	r1, r2
 800dd32:	4618      	mov	r0, r3
 800dd34:	f005 fbb4 	bl	80134a0 <RegionGetPhyParam>
 800dd38:	4603      	mov	r3, r0
 800dd3a:	60fb      	str	r3, [r7, #12]

    return phyParam.Value;
 800dd3c:	68fb      	ldr	r3, [r7, #12]
 800dd3e:	b2db      	uxtb	r3, r3
}
 800dd40:	4618      	mov	r0, r3
 800dd42:	3718      	adds	r7, #24
 800dd44:	46bd      	mov	sp, r7
 800dd46:	bd80      	pop	{r7, pc}
 800dd48:	20000500 	.word	0x20000500

0800dd4c <ValidatePayloadLength>:

static bool ValidatePayloadLength( uint8_t lenN, int8_t datarate, uint8_t fOptsLen )
{
 800dd4c:	b580      	push	{r7, lr}
 800dd4e:	b084      	sub	sp, #16
 800dd50:	af00      	add	r7, sp, #0
 800dd52:	4603      	mov	r3, r0
 800dd54:	71fb      	strb	r3, [r7, #7]
 800dd56:	460b      	mov	r3, r1
 800dd58:	71bb      	strb	r3, [r7, #6]
 800dd5a:	4613      	mov	r3, r2
 800dd5c:	717b      	strb	r3, [r7, #5]
    uint16_t maxN = 0;
 800dd5e:	2300      	movs	r3, #0
 800dd60:	81fb      	strh	r3, [r7, #14]
    uint16_t payloadSize = 0;
 800dd62:	2300      	movs	r3, #0
 800dd64:	81bb      	strh	r3, [r7, #12]

    maxN = GetMaxAppPayloadWithoutFOptsLength( datarate );
 800dd66:	f997 3006 	ldrsb.w	r3, [r7, #6]
 800dd6a:	4618      	mov	r0, r3
 800dd6c:	f7ff ffc2 	bl	800dcf4 <GetMaxAppPayloadWithoutFOptsLength>
 800dd70:	4603      	mov	r3, r0
 800dd72:	81fb      	strh	r3, [r7, #14]

    // Calculate the resulting payload size
    payloadSize = ( lenN + fOptsLen );
 800dd74:	79fb      	ldrb	r3, [r7, #7]
 800dd76:	b29a      	uxth	r2, r3
 800dd78:	797b      	ldrb	r3, [r7, #5]
 800dd7a:	b29b      	uxth	r3, r3
 800dd7c:	4413      	add	r3, r2
 800dd7e:	81bb      	strh	r3, [r7, #12]

    // Validation of the application payload size
    if( ( payloadSize <= maxN ) && ( payloadSize <= LORAMAC_PHY_MAXPAYLOAD ) )
 800dd80:	89ba      	ldrh	r2, [r7, #12]
 800dd82:	89fb      	ldrh	r3, [r7, #14]
 800dd84:	429a      	cmp	r2, r3
 800dd86:	d804      	bhi.n	800dd92 <ValidatePayloadLength+0x46>
 800dd88:	89bb      	ldrh	r3, [r7, #12]
 800dd8a:	2bff      	cmp	r3, #255	; 0xff
 800dd8c:	d801      	bhi.n	800dd92 <ValidatePayloadLength+0x46>
    {
        return true;
 800dd8e:	2301      	movs	r3, #1
 800dd90:	e000      	b.n	800dd94 <ValidatePayloadLength+0x48>
    }
    return false;
 800dd92:	2300      	movs	r3, #0
}
 800dd94:	4618      	mov	r0, r3
 800dd96:	3710      	adds	r7, #16
 800dd98:	46bd      	mov	sp, r7
 800dd9a:	bd80      	pop	{r7, pc}

0800dd9c <SetMlmeScheduleUplinkIndication>:

static void SetMlmeScheduleUplinkIndication( void )
{
 800dd9c:	b480      	push	{r7}
 800dd9e:	af00      	add	r7, sp, #0
    MacCtx.MacFlags.Bits.MlmeSchedUplinkInd = 1;
 800dda0:	4a05      	ldr	r2, [pc, #20]	; (800ddb8 <SetMlmeScheduleUplinkIndication+0x1c>)
 800dda2:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 800dda6:	f043 0310 	orr.w	r3, r3, #16
 800ddaa:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
}
 800ddae:	bf00      	nop
 800ddb0:	46bd      	mov	sp, r7
 800ddb2:	bc80      	pop	{r7}
 800ddb4:	4770      	bx	lr
 800ddb6:	bf00      	nop
 800ddb8:	20000500 	.word	0x20000500

0800ddbc <ProcessMacCommands>:

static void ProcessMacCommands( uint8_t *payload, uint8_t macIndex, uint8_t commandsSize, int8_t snr, LoRaMacRxSlot_t rxSlot )
{
 800ddbc:	b590      	push	{r4, r7, lr}
 800ddbe:	b0a5      	sub	sp, #148	; 0x94
 800ddc0:	af02      	add	r7, sp, #8
 800ddc2:	6078      	str	r0, [r7, #4]
 800ddc4:	4608      	mov	r0, r1
 800ddc6:	4611      	mov	r1, r2
 800ddc8:	461a      	mov	r2, r3
 800ddca:	4603      	mov	r3, r0
 800ddcc:	70fb      	strb	r3, [r7, #3]
 800ddce:	460b      	mov	r3, r1
 800ddd0:	70bb      	strb	r3, [r7, #2]
 800ddd2:	4613      	mov	r3, r2
 800ddd4:	707b      	strb	r3, [r7, #1]
    uint8_t status = 0;
 800ddd6:	2300      	movs	r3, #0
 800ddd8:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
    bool adrBlockFound = false;
 800dddc:	2300      	movs	r3, #0
 800ddde:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 800dde2:	2300      	movs	r3, #0
 800dde4:	f8a7 3068 	strh.w	r3, [r7, #104]	; 0x68

    while( macIndex < commandsSize )
 800dde8:	f000 bca5 	b.w	800e736 <ProcessMacCommands+0x97a>
    {
        // Make sure to parse only complete MAC commands
        if( ( LoRaMacCommandsGetCmdSize( payload[macIndex] ) + macIndex ) > commandsSize )
 800ddec:	78fb      	ldrb	r3, [r7, #3]
 800ddee:	687a      	ldr	r2, [r7, #4]
 800ddf0:	4413      	add	r3, r2
 800ddf2:	781b      	ldrb	r3, [r3, #0]
 800ddf4:	4618      	mov	r0, r3
 800ddf6:	f003 fef1 	bl	8011bdc <LoRaMacCommandsGetCmdSize>
 800ddfa:	4603      	mov	r3, r0
 800ddfc:	461a      	mov	r2, r3
 800ddfe:	78fb      	ldrb	r3, [r7, #3]
 800de00:	441a      	add	r2, r3
 800de02:	78bb      	ldrb	r3, [r7, #2]
 800de04:	429a      	cmp	r2, r3
 800de06:	f300 849c 	bgt.w	800e742 <ProcessMacCommands+0x986>
        {
            return;
        }

        // Decode Frame MAC commands
        switch( payload[macIndex++] )
 800de0a:	78fb      	ldrb	r3, [r7, #3]
 800de0c:	1c5a      	adds	r2, r3, #1
 800de0e:	70fa      	strb	r2, [r7, #3]
 800de10:	461a      	mov	r2, r3
 800de12:	687b      	ldr	r3, [r7, #4]
 800de14:	4413      	add	r3, r2
 800de16:	781b      	ldrb	r3, [r3, #0]
 800de18:	3b02      	subs	r3, #2
 800de1a:	2b11      	cmp	r3, #17
 800de1c:	f200 8493 	bhi.w	800e746 <ProcessMacCommands+0x98a>
 800de20:	a201      	add	r2, pc, #4	; (adr r2, 800de28 <ProcessMacCommands+0x6c>)
 800de22:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800de26:	bf00      	nop
 800de28:	0800de71 	.word	0x0800de71
 800de2c:	0800deb3 	.word	0x0800deb3
 800de30:	0800dff7 	.word	0x0800dff7
 800de34:	0800e043 	.word	0x0800e043
 800de38:	0800e14d 	.word	0x0800e14d
 800de3c:	0800e1a5 	.word	0x0800e1a5
 800de40:	0800e257 	.word	0x0800e257
 800de44:	0800e2c1 	.word	0x0800e2c1
 800de48:	0800e3c3 	.word	0x0800e3c3
 800de4c:	0800e747 	.word	0x0800e747
 800de50:	0800e747 	.word	0x0800e747
 800de54:	0800e461 	.word	0x0800e461
 800de58:	0800e747 	.word	0x0800e747
 800de5c:	0800e747 	.word	0x0800e747
 800de60:	0800e577 	.word	0x0800e577
 800de64:	0800e5ab 	.word	0x0800e5ab
 800de68:	0800e63b 	.word	0x0800e63b
 800de6c:	0800e6b1 	.word	0x0800e6b1
        {
            case SRV_MAC_LINK_CHECK_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_LINK_CHECK ) == true )
 800de70:	2004      	movs	r0, #4
 800de72:	f004 f8bd 	bl	8011ff0 <LoRaMacConfirmQueueIsCmdActive>
 800de76:	4603      	mov	r3, r0
 800de78:	2b00      	cmp	r3, #0
 800de7a:	f000 845c 	beq.w	800e736 <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_LINK_CHECK );
 800de7e:	2104      	movs	r1, #4
 800de80:	2000      	movs	r0, #0
 800de82:	f004 f829 	bl	8011ed8 <LoRaMacConfirmQueueSetStatus>
                    MacCtx.MlmeConfirm.DemodMargin = payload[macIndex++];
 800de86:	78fb      	ldrb	r3, [r7, #3]
 800de88:	1c5a      	adds	r2, r3, #1
 800de8a:	70fa      	strb	r2, [r7, #3]
 800de8c:	461a      	mov	r2, r3
 800de8e:	687b      	ldr	r3, [r7, #4]
 800de90:	4413      	add	r3, r2
 800de92:	781a      	ldrb	r2, [r3, #0]
 800de94:	4bc1      	ldr	r3, [pc, #772]	; (800e19c <ProcessMacCommands+0x3e0>)
 800de96:	f883 2458 	strb.w	r2, [r3, #1112]	; 0x458
                    MacCtx.MlmeConfirm.NbGateways = payload[macIndex++];
 800de9a:	78fb      	ldrb	r3, [r7, #3]
 800de9c:	1c5a      	adds	r2, r3, #1
 800de9e:	70fa      	strb	r2, [r7, #3]
 800dea0:	461a      	mov	r2, r3
 800dea2:	687b      	ldr	r3, [r7, #4]
 800dea4:	4413      	add	r3, r2
 800dea6:	781a      	ldrb	r2, [r3, #0]
 800dea8:	4bbc      	ldr	r3, [pc, #752]	; (800e19c <ProcessMacCommands+0x3e0>)
 800deaa:	f883 2459 	strb.w	r2, [r3, #1113]	; 0x459
                }
                break;
 800deae:	f000 bc42 	b.w	800e736 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_LINK_ADR_REQ:
            {
                LinkAdrReqParams_t linkAdrReq;
                int8_t linkAdrDatarate = DR_0;
 800deb2:	2300      	movs	r3, #0
 800deb4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                int8_t linkAdrTxPower = TX_POWER_0;
 800deb8:	2300      	movs	r3, #0
 800deba:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
                uint8_t linkAdrNbRep = 0;
 800debe:	2300      	movs	r3, #0
 800dec0:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
                uint8_t linkAdrNbBytesParsed = 0;
 800dec4:	2300      	movs	r3, #0
 800dec6:	f887 3054 	strb.w	r3, [r7, #84]	; 0x54

                if( adrBlockFound == false )
 800deca:	f897 3087 	ldrb.w	r3, [r7, #135]	; 0x87
 800dece:	f083 0301 	eor.w	r3, r3, #1
 800ded2:	b2db      	uxtb	r3, r3
 800ded4:	2b00      	cmp	r3, #0
 800ded6:	f000 808c 	beq.w	800dff2 <ProcessMacCommands+0x236>
                {
                    adrBlockFound = true;
 800deda:	2301      	movs	r3, #1
 800dedc:	f887 3087 	strb.w	r3, [r7, #135]	; 0x87

                    // Fill parameter structure
                    linkAdrReq.Payload = &payload[macIndex - 1];
 800dee0:	78fb      	ldrb	r3, [r7, #3]
 800dee2:	3b01      	subs	r3, #1
 800dee4:	687a      	ldr	r2, [r7, #4]
 800dee6:	4413      	add	r3, r2
 800dee8:	65fb      	str	r3, [r7, #92]	; 0x5c
                    linkAdrReq.PayloadSize = commandsSize - ( macIndex - 1 );
 800deea:	78ba      	ldrb	r2, [r7, #2]
 800deec:	78fb      	ldrb	r3, [r7, #3]
 800deee:	1ad3      	subs	r3, r2, r3
 800def0:	b2db      	uxtb	r3, r3
 800def2:	3301      	adds	r3, #1
 800def4:	b2db      	uxtb	r3, r3
 800def6:	f887 3060 	strb.w	r3, [r7, #96]	; 0x60
                    linkAdrReq.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 800defa:	4ba8      	ldr	r3, [pc, #672]	; (800e19c <ProcessMacCommands+0x3e0>)
 800defc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800df00:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 800df04:	f887 3062 	strb.w	r3, [r7, #98]	; 0x62
                    linkAdrReq.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800df08:	4ba4      	ldr	r3, [pc, #656]	; (800e19c <ProcessMacCommands+0x3e0>)
 800df0a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800df0e:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800df12:	f887 3061 	strb.w	r3, [r7, #97]	; 0x61
                    linkAdrReq.CurrentDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800df16:	4ba1      	ldr	r3, [pc, #644]	; (800e19c <ProcessMacCommands+0x3e0>)
 800df18:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800df1c:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800df20:	f887 3063 	strb.w	r3, [r7, #99]	; 0x63
                    linkAdrReq.CurrentTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800df24:	4b9d      	ldr	r3, [pc, #628]	; (800e19c <ProcessMacCommands+0x3e0>)
 800df26:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800df2a:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800df2e:	f887 3064 	strb.w	r3, [r7, #100]	; 0x64
                    linkAdrReq.CurrentNbRep = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 800df32:	4b9a      	ldr	r3, [pc, #616]	; (800e19c <ProcessMacCommands+0x3e0>)
 800df34:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800df38:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
 800df3c:	f887 3065 	strb.w	r3, [r7, #101]	; 0x65
                    linkAdrReq.Version = MacCtx.NvmCtx->Version;
 800df40:	4b96      	ldr	r3, [pc, #600]	; (800e19c <ProcessMacCommands+0x3e0>)
 800df42:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800df46:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800df4a:	65bb      	str	r3, [r7, #88]	; 0x58

                    // Process the ADR requests
                    status = RegionLinkAdrReq( MacCtx.NvmCtx->Region, &linkAdrReq, &linkAdrDatarate,
 800df4c:	4b93      	ldr	r3, [pc, #588]	; (800e19c <ProcessMacCommands+0x3e0>)
 800df4e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800df52:	7818      	ldrb	r0, [r3, #0]
 800df54:	f107 0456 	add.w	r4, r7, #86	; 0x56
 800df58:	f107 0257 	add.w	r2, r7, #87	; 0x57
 800df5c:	f107 0158 	add.w	r1, r7, #88	; 0x58
 800df60:	f107 0354 	add.w	r3, r7, #84	; 0x54
 800df64:	9301      	str	r3, [sp, #4]
 800df66:	f107 0355 	add.w	r3, r7, #85	; 0x55
 800df6a:	9300      	str	r3, [sp, #0]
 800df6c:	4623      	mov	r3, r4
 800df6e:	f005 fb68 	bl	8013642 <RegionLinkAdrReq>
 800df72:	4603      	mov	r3, r0
 800df74:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                                               &linkAdrTxPower, &linkAdrNbRep, &linkAdrNbBytesParsed );

                    if( ( status & 0x07 ) == 0x07 )
 800df78:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800df7c:	f003 0307 	and.w	r3, r3, #7
 800df80:	2b07      	cmp	r3, #7
 800df82:	d114      	bne.n	800dfae <ProcessMacCommands+0x1f2>
                    {
                        MacCtx.NvmCtx->MacParams.ChannelsDatarate = linkAdrDatarate;
 800df84:	4b85      	ldr	r3, [pc, #532]	; (800e19c <ProcessMacCommands+0x3e0>)
 800df86:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800df8a:	f997 2057 	ldrsb.w	r2, [r7, #87]	; 0x57
 800df8e:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
                        MacCtx.NvmCtx->MacParams.ChannelsTxPower = linkAdrTxPower;
 800df92:	4b82      	ldr	r3, [pc, #520]	; (800e19c <ProcessMacCommands+0x3e0>)
 800df94:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800df98:	f997 2056 	ldrsb.w	r2, [r7, #86]	; 0x56
 800df9c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
                        MacCtx.NvmCtx->MacParams.ChannelsNbTrans = linkAdrNbRep;
 800dfa0:	4b7e      	ldr	r3, [pc, #504]	; (800e19c <ProcessMacCommands+0x3e0>)
 800dfa2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800dfa6:	f897 2055 	ldrb.w	r2, [r7, #85]	; 0x55
 800dfaa:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
                    }

                    // Add the answers to the buffer
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800dfae:	2300      	movs	r3, #0
 800dfb0:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800dfb4:	e00b      	b.n	800dfce <ProcessMacCommands+0x212>
                    {
                        LoRaMacCommandsAddCmd( MOTE_MAC_LINK_ADR_ANS, &status, 1 );
 800dfb6:	f107 036b 	add.w	r3, r7, #107	; 0x6b
 800dfba:	2201      	movs	r2, #1
 800dfbc:	4619      	mov	r1, r3
 800dfbe:	2003      	movs	r0, #3
 800dfc0:	f003 fcb4 	bl	801192c <LoRaMacCommandsAddCmd>
                    for( uint8_t i = 0; i < ( linkAdrNbBytesParsed / 5 ); i++ )
 800dfc4:	f897 3086 	ldrb.w	r3, [r7, #134]	; 0x86
 800dfc8:	3301      	adds	r3, #1
 800dfca:	f887 3086 	strb.w	r3, [r7, #134]	; 0x86
 800dfce:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 800dfd2:	4a73      	ldr	r2, [pc, #460]	; (800e1a0 <ProcessMacCommands+0x3e4>)
 800dfd4:	fba2 2303 	umull	r2, r3, r2, r3
 800dfd8:	089b      	lsrs	r3, r3, #2
 800dfda:	b2db      	uxtb	r3, r3
 800dfdc:	f897 2086 	ldrb.w	r2, [r7, #134]	; 0x86
 800dfe0:	429a      	cmp	r2, r3
 800dfe2:	d3e8      	bcc.n	800dfb6 <ProcessMacCommands+0x1fa>
                    }
                    // Update MAC index
                    macIndex += linkAdrNbBytesParsed - 1;
 800dfe4:	f897 2054 	ldrb.w	r2, [r7, #84]	; 0x54
 800dfe8:	78fb      	ldrb	r3, [r7, #3]
 800dfea:	4413      	add	r3, r2
 800dfec:	b2db      	uxtb	r3, r3
 800dfee:	3b01      	subs	r3, #1
 800dff0:	70fb      	strb	r3, [r7, #3]
                }
                break;
 800dff2:	bf00      	nop
 800dff4:	e39f      	b.n	800e736 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DUTY_CYCLE_REQ:
            {
                MacCtx.NvmCtx->MaxDCycle = payload[macIndex++] & 0x0F;
 800dff6:	78fb      	ldrb	r3, [r7, #3]
 800dff8:	1c5a      	adds	r2, r3, #1
 800dffa:	70fa      	strb	r2, [r7, #3]
 800dffc:	461a      	mov	r2, r3
 800dffe:	687b      	ldr	r3, [r7, #4]
 800e000:	4413      	add	r3, r2
 800e002:	781a      	ldrb	r2, [r3, #0]
 800e004:	4b65      	ldr	r3, [pc, #404]	; (800e19c <ProcessMacCommands+0x3e0>)
 800e006:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e00a:	f002 020f 	and.w	r2, r2, #15
 800e00e:	b2d2      	uxtb	r2, r2
 800e010:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
                MacCtx.NvmCtx->AggregatedDCycle = 1 << MacCtx.NvmCtx->MaxDCycle;
 800e014:	4b61      	ldr	r3, [pc, #388]	; (800e19c <ProcessMacCommands+0x3e0>)
 800e016:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e01a:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800e01e:	461a      	mov	r2, r3
 800e020:	2301      	movs	r3, #1
 800e022:	fa03 f202 	lsl.w	r2, r3, r2
 800e026:	4b5d      	ldr	r3, [pc, #372]	; (800e19c <ProcessMacCommands+0x3e0>)
 800e028:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e02c:	b292      	uxth	r2, r2
 800e02e:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c
                LoRaMacCommandsAddCmd( MOTE_MAC_DUTY_CYCLE_ANS, macCmdPayload, 0 );
 800e032:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800e036:	2200      	movs	r2, #0
 800e038:	4619      	mov	r1, r3
 800e03a:	2004      	movs	r0, #4
 800e03c:	f003 fc76 	bl	801192c <LoRaMacCommandsAddCmd>
                break;
 800e040:	e379      	b.n	800e736 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_RX_PARAM_SETUP_REQ:
            {
                RxParamSetupReqParams_t rxParamSetupReq;
                status = 0x07;
 800e042:	2307      	movs	r3, #7
 800e044:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                rxParamSetupReq.DrOffset = ( payload[macIndex] >> 4 ) & 0x07;
 800e048:	78fb      	ldrb	r3, [r7, #3]
 800e04a:	687a      	ldr	r2, [r7, #4]
 800e04c:	4413      	add	r3, r2
 800e04e:	781b      	ldrb	r3, [r3, #0]
 800e050:	091b      	lsrs	r3, r3, #4
 800e052:	b2db      	uxtb	r3, r3
 800e054:	b25b      	sxtb	r3, r3
 800e056:	f003 0307 	and.w	r3, r3, #7
 800e05a:	b25b      	sxtb	r3, r3
 800e05c:	f887 304d 	strb.w	r3, [r7, #77]	; 0x4d
                rxParamSetupReq.Datarate = payload[macIndex] & 0x0F;
 800e060:	78fb      	ldrb	r3, [r7, #3]
 800e062:	687a      	ldr	r2, [r7, #4]
 800e064:	4413      	add	r3, r2
 800e066:	781b      	ldrb	r3, [r3, #0]
 800e068:	b25b      	sxtb	r3, r3
 800e06a:	f003 030f 	and.w	r3, r3, #15
 800e06e:	b25b      	sxtb	r3, r3
 800e070:	f887 304c 	strb.w	r3, [r7, #76]	; 0x4c
                macIndex++;
 800e074:	78fb      	ldrb	r3, [r7, #3]
 800e076:	3301      	adds	r3, #1
 800e078:	70fb      	strb	r3, [r7, #3]

                rxParamSetupReq.Frequency = ( uint32_t ) payload[macIndex++];
 800e07a:	78fb      	ldrb	r3, [r7, #3]
 800e07c:	1c5a      	adds	r2, r3, #1
 800e07e:	70fa      	strb	r2, [r7, #3]
 800e080:	461a      	mov	r2, r3
 800e082:	687b      	ldr	r3, [r7, #4]
 800e084:	4413      	add	r3, r2
 800e086:	781b      	ldrb	r3, [r3, #0]
 800e088:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800e08a:	78fb      	ldrb	r3, [r7, #3]
 800e08c:	1c5a      	adds	r2, r3, #1
 800e08e:	70fa      	strb	r2, [r7, #3]
 800e090:	461a      	mov	r2, r3
 800e092:	687b      	ldr	r3, [r7, #4]
 800e094:	4413      	add	r3, r2
 800e096:	781b      	ldrb	r3, [r3, #0]
 800e098:	021a      	lsls	r2, r3, #8
 800e09a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e09c:	4313      	orrs	r3, r2
 800e09e:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800e0a0:	78fb      	ldrb	r3, [r7, #3]
 800e0a2:	1c5a      	adds	r2, r3, #1
 800e0a4:	70fa      	strb	r2, [r7, #3]
 800e0a6:	461a      	mov	r2, r3
 800e0a8:	687b      	ldr	r3, [r7, #4]
 800e0aa:	4413      	add	r3, r2
 800e0ac:	781b      	ldrb	r3, [r3, #0]
 800e0ae:	041a      	lsls	r2, r3, #16
 800e0b0:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e0b2:	4313      	orrs	r3, r2
 800e0b4:	653b      	str	r3, [r7, #80]	; 0x50
                rxParamSetupReq.Frequency *= 100;
 800e0b6:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800e0b8:	2264      	movs	r2, #100	; 0x64
 800e0ba:	fb02 f303 	mul.w	r3, r2, r3
 800e0be:	653b      	str	r3, [r7, #80]	; 0x50

                // Perform request on region
                status = RegionRxParamSetupReq( MacCtx.NvmCtx->Region, &rxParamSetupReq );
 800e0c0:	4b36      	ldr	r3, [pc, #216]	; (800e19c <ProcessMacCommands+0x3e0>)
 800e0c2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e0c6:	781b      	ldrb	r3, [r3, #0]
 800e0c8:	f107 024c 	add.w	r2, r7, #76	; 0x4c
 800e0cc:	4611      	mov	r1, r2
 800e0ce:	4618      	mov	r0, r3
 800e0d0:	f005 fad1 	bl	8013676 <RegionRxParamSetupReq>
 800e0d4:	4603      	mov	r3, r0
 800e0d6:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                if( ( status & 0x07 ) == 0x07 )
 800e0da:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800e0de:	f003 0307 	and.w	r3, r3, #7
 800e0e2:	2b07      	cmp	r3, #7
 800e0e4:	d123      	bne.n	800e12e <ProcessMacCommands+0x372>
                {
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate = rxParamSetupReq.Datarate;
 800e0e6:	f997 204c 	ldrsb.w	r2, [r7, #76]	; 0x4c
 800e0ea:	4b2c      	ldr	r3, [pc, #176]	; (800e19c <ProcessMacCommands+0x3e0>)
 800e0ec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e0f0:	b2d2      	uxtb	r2, r2
 800e0f2:	f883 20ac 	strb.w	r2, [r3, #172]	; 0xac
                    MacCtx.NvmCtx->MacParams.RxCChannel.Datarate = rxParamSetupReq.Datarate;
 800e0f6:	f997 204c 	ldrsb.w	r2, [r7, #76]	; 0x4c
 800e0fa:	4b28      	ldr	r3, [pc, #160]	; (800e19c <ProcessMacCommands+0x3e0>)
 800e0fc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e100:	b2d2      	uxtb	r2, r2
 800e102:	f883 20b4 	strb.w	r2, [r3, #180]	; 0xb4
                    MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency = rxParamSetupReq.Frequency;
 800e106:	4b25      	ldr	r3, [pc, #148]	; (800e19c <ProcessMacCommands+0x3e0>)
 800e108:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e10c:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e10e:	f8c3 20a8 	str.w	r2, [r3, #168]	; 0xa8
                    MacCtx.NvmCtx->MacParams.RxCChannel.Frequency = rxParamSetupReq.Frequency;
 800e112:	4b22      	ldr	r3, [pc, #136]	; (800e19c <ProcessMacCommands+0x3e0>)
 800e114:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e118:	6d3a      	ldr	r2, [r7, #80]	; 0x50
 800e11a:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
                    MacCtx.NvmCtx->MacParams.Rx1DrOffset = rxParamSetupReq.DrOffset;
 800e11e:	f997 204d 	ldrsb.w	r2, [r7, #77]	; 0x4d
 800e122:	4b1e      	ldr	r3, [pc, #120]	; (800e19c <ProcessMacCommands+0x3e0>)
 800e124:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e128:	b2d2      	uxtb	r2, r2
 800e12a:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
                }
                macCmdPayload[0] = status;
 800e12e:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800e132:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_PARAM_SETUP_ANS, macCmdPayload, 1 );
 800e136:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800e13a:	2201      	movs	r2, #1
 800e13c:	4619      	mov	r1, r3
 800e13e:	2005      	movs	r0, #5
 800e140:	f003 fbf4 	bl	801192c <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 800e144:	f7ff fe2a 	bl	800dd9c <SetMlmeScheduleUplinkIndication>
                break;
 800e148:	bf00      	nop
 800e14a:	e2f4      	b.n	800e736 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DEV_STATUS_REQ:
            {
                uint8_t batteryLevel = BAT_LEVEL_NO_MEASURE;
 800e14c:	23ff      	movs	r3, #255	; 0xff
 800e14e:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->GetBatteryLevel != NULL ) )
 800e152:	4b12      	ldr	r3, [pc, #72]	; (800e19c <ProcessMacCommands+0x3e0>)
 800e154:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e158:	2b00      	cmp	r3, #0
 800e15a:	d00d      	beq.n	800e178 <ProcessMacCommands+0x3bc>
 800e15c:	4b0f      	ldr	r3, [pc, #60]	; (800e19c <ProcessMacCommands+0x3e0>)
 800e15e:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	2b00      	cmp	r3, #0
 800e166:	d007      	beq.n	800e178 <ProcessMacCommands+0x3bc>
                {
                    batteryLevel = MacCtx.MacCallbacks->GetBatteryLevel( );
 800e168:	4b0c      	ldr	r3, [pc, #48]	; (800e19c <ProcessMacCommands+0x3e0>)
 800e16a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800e16e:	681b      	ldr	r3, [r3, #0]
 800e170:	4798      	blx	r3
 800e172:	4603      	mov	r3, r0
 800e174:	f887 3085 	strb.w	r3, [r7, #133]	; 0x85
                }
                macCmdPayload[0] = batteryLevel;
 800e178:	f897 3085 	ldrb.w	r3, [r7, #133]	; 0x85
 800e17c:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                macCmdPayload[1] = ( uint8_t )( snr & 0x3F );
 800e180:	787b      	ldrb	r3, [r7, #1]
 800e182:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800e186:	b2db      	uxtb	r3, r3
 800e188:	f887 3069 	strb.w	r3, [r7, #105]	; 0x69
                LoRaMacCommandsAddCmd( MOTE_MAC_DEV_STATUS_ANS, macCmdPayload, 2 );
 800e18c:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800e190:	2202      	movs	r2, #2
 800e192:	4619      	mov	r1, r3
 800e194:	2006      	movs	r0, #6
 800e196:	f003 fbc9 	bl	801192c <LoRaMacCommandsAddCmd>
                break;
 800e19a:	e2cc      	b.n	800e736 <ProcessMacCommands+0x97a>
 800e19c:	20000500 	.word	0x20000500
 800e1a0:	cccccccd 	.word	0xcccccccd
            }
            case SRV_MAC_NEW_CHANNEL_REQ:
            {
                NewChannelReqParams_t newChannelReq;
                ChannelParams_t chParam;
                status = 0x03;
 800e1a4:	2303      	movs	r3, #3
 800e1a6:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                newChannelReq.ChannelId = payload[macIndex++];
 800e1aa:	78fb      	ldrb	r3, [r7, #3]
 800e1ac:	1c5a      	adds	r2, r3, #1
 800e1ae:	70fa      	strb	r2, [r7, #3]
 800e1b0:	461a      	mov	r2, r3
 800e1b2:	687b      	ldr	r3, [r7, #4]
 800e1b4:	4413      	add	r3, r2
 800e1b6:	781b      	ldrb	r3, [r3, #0]
 800e1b8:	b25b      	sxtb	r3, r3
 800e1ba:	f887 3048 	strb.w	r3, [r7, #72]	; 0x48
                newChannelReq.NewChannel = &chParam;
 800e1be:	f107 0338 	add.w	r3, r7, #56	; 0x38
 800e1c2:	647b      	str	r3, [r7, #68]	; 0x44

                chParam.Frequency = ( uint32_t ) payload[macIndex++];
 800e1c4:	78fb      	ldrb	r3, [r7, #3]
 800e1c6:	1c5a      	adds	r2, r3, #1
 800e1c8:	70fa      	strb	r2, [r7, #3]
 800e1ca:	461a      	mov	r2, r3
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	4413      	add	r3, r2
 800e1d0:	781b      	ldrb	r3, [r3, #0]
 800e1d2:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800e1d4:	78fb      	ldrb	r3, [r7, #3]
 800e1d6:	1c5a      	adds	r2, r3, #1
 800e1d8:	70fa      	strb	r2, [r7, #3]
 800e1da:	461a      	mov	r2, r3
 800e1dc:	687b      	ldr	r3, [r7, #4]
 800e1de:	4413      	add	r3, r2
 800e1e0:	781b      	ldrb	r3, [r3, #0]
 800e1e2:	021a      	lsls	r2, r3, #8
 800e1e4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1e6:	4313      	orrs	r3, r2
 800e1e8:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800e1ea:	78fb      	ldrb	r3, [r7, #3]
 800e1ec:	1c5a      	adds	r2, r3, #1
 800e1ee:	70fa      	strb	r2, [r7, #3]
 800e1f0:	461a      	mov	r2, r3
 800e1f2:	687b      	ldr	r3, [r7, #4]
 800e1f4:	4413      	add	r3, r2
 800e1f6:	781b      	ldrb	r3, [r3, #0]
 800e1f8:	041a      	lsls	r2, r3, #16
 800e1fa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e1fc:	4313      	orrs	r3, r2
 800e1fe:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Frequency *= 100;
 800e200:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800e202:	2264      	movs	r2, #100	; 0x64
 800e204:	fb02 f303 	mul.w	r3, r2, r3
 800e208:	63bb      	str	r3, [r7, #56]	; 0x38
                chParam.Rx1Frequency = 0;
 800e20a:	2300      	movs	r3, #0
 800e20c:	63fb      	str	r3, [r7, #60]	; 0x3c
                chParam.DrRange.Value = payload[macIndex++];
 800e20e:	78fb      	ldrb	r3, [r7, #3]
 800e210:	1c5a      	adds	r2, r3, #1
 800e212:	70fa      	strb	r2, [r7, #3]
 800e214:	461a      	mov	r2, r3
 800e216:	687b      	ldr	r3, [r7, #4]
 800e218:	4413      	add	r3, r2
 800e21a:	781b      	ldrb	r3, [r3, #0]
 800e21c:	b25b      	sxtb	r3, r3
 800e21e:	f887 3040 	strb.w	r3, [r7, #64]	; 0x40

                status = RegionNewChannelReq( MacCtx.NvmCtx->Region, &newChannelReq );
 800e222:	4b8d      	ldr	r3, [pc, #564]	; (800e458 <ProcessMacCommands+0x69c>)
 800e224:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e228:	781b      	ldrb	r3, [r3, #0]
 800e22a:	f107 0244 	add.w	r2, r7, #68	; 0x44
 800e22e:	4611      	mov	r1, r2
 800e230:	4618      	mov	r0, r3
 800e232:	f005 fa33 	bl	801369c <RegionNewChannelReq>
 800e236:	4603      	mov	r3, r0
 800e238:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                macCmdPayload[0] = status;
 800e23c:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800e240:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_NEW_CHANNEL_ANS, macCmdPayload, 1 );
 800e244:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800e248:	2201      	movs	r2, #1
 800e24a:	4619      	mov	r1, r3
 800e24c:	2007      	movs	r0, #7
 800e24e:	f003 fb6d 	bl	801192c <LoRaMacCommandsAddCmd>
                break;
 800e252:	bf00      	nop
 800e254:	e26f      	b.n	800e736 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_RX_TIMING_SETUP_REQ:
            {
                uint8_t delay = payload[macIndex++] & 0x0F;
 800e256:	78fb      	ldrb	r3, [r7, #3]
 800e258:	1c5a      	adds	r2, r3, #1
 800e25a:	70fa      	strb	r2, [r7, #3]
 800e25c:	461a      	mov	r2, r3
 800e25e:	687b      	ldr	r3, [r7, #4]
 800e260:	4413      	add	r3, r2
 800e262:	781b      	ldrb	r3, [r3, #0]
 800e264:	f003 030f 	and.w	r3, r3, #15
 800e268:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84

                if( delay == 0 )
 800e26c:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800e270:	2b00      	cmp	r3, #0
 800e272:	d104      	bne.n	800e27e <ProcessMacCommands+0x4c2>
                {
                    delay++;
 800e274:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800e278:	3301      	adds	r3, #1
 800e27a:	f887 3084 	strb.w	r3, [r7, #132]	; 0x84
                }
                MacCtx.NvmCtx->MacParams.ReceiveDelay1 = delay * 1000;
 800e27e:	f897 3084 	ldrb.w	r3, [r7, #132]	; 0x84
 800e282:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800e286:	fb02 f203 	mul.w	r2, r2, r3
 800e28a:	4b73      	ldr	r3, [pc, #460]	; (800e458 <ProcessMacCommands+0x69c>)
 800e28c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e290:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
                MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + 1000;
 800e294:	4b70      	ldr	r3, [pc, #448]	; (800e458 <ProcessMacCommands+0x69c>)
 800e296:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e29a:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 800e29e:	4b6e      	ldr	r3, [pc, #440]	; (800e458 <ProcessMacCommands+0x69c>)
 800e2a0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e2a4:	f502 727a 	add.w	r2, r2, #1000	; 0x3e8
 800e2a8:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
                LoRaMacCommandsAddCmd( MOTE_MAC_RX_TIMING_SETUP_ANS, macCmdPayload, 0 );
 800e2ac:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800e2b0:	2200      	movs	r2, #0
 800e2b2:	4619      	mov	r1, r3
 800e2b4:	2008      	movs	r0, #8
 800e2b6:	f003 fb39 	bl	801192c <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 800e2ba:	f7ff fd6f 	bl	800dd9c <SetMlmeScheduleUplinkIndication>
                break;
 800e2be:	e23a      	b.n	800e736 <ProcessMacCommands+0x97a>
            case SRV_MAC_TX_PARAM_SETUP_REQ:
            {
                TxParamSetupReqParams_t txParamSetupReq;
                GetPhyParams_t getPhy;
                PhyParam_t phyParam;
                uint8_t eirpDwellTime = payload[macIndex++];
 800e2c0:	78fb      	ldrb	r3, [r7, #3]
 800e2c2:	1c5a      	adds	r2, r3, #1
 800e2c4:	70fa      	strb	r2, [r7, #3]
 800e2c6:	461a      	mov	r2, r3
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	4413      	add	r3, r2
 800e2cc:	781b      	ldrb	r3, [r3, #0]
 800e2ce:	f887 3076 	strb.w	r3, [r7, #118]	; 0x76

                txParamSetupReq.UplinkDwellTime = 0;
 800e2d2:	2300      	movs	r3, #0
 800e2d4:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                txParamSetupReq.DownlinkDwellTime = 0;
 800e2d8:	2300      	movs	r3, #0
 800e2da:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35

                if( ( eirpDwellTime & 0x20 ) == 0x20 )
 800e2de:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800e2e2:	f003 0320 	and.w	r3, r3, #32
 800e2e6:	2b00      	cmp	r3, #0
 800e2e8:	d002      	beq.n	800e2f0 <ProcessMacCommands+0x534>
                {
                    txParamSetupReq.DownlinkDwellTime = 1;
 800e2ea:	2301      	movs	r3, #1
 800e2ec:	f887 3035 	strb.w	r3, [r7, #53]	; 0x35
                }
                if( ( eirpDwellTime & 0x10 ) == 0x10 )
 800e2f0:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800e2f4:	f003 0310 	and.w	r3, r3, #16
 800e2f8:	2b00      	cmp	r3, #0
 800e2fa:	d002      	beq.n	800e302 <ProcessMacCommands+0x546>
                {
                    txParamSetupReq.UplinkDwellTime = 1;
 800e2fc:	2301      	movs	r3, #1
 800e2fe:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
                }
                txParamSetupReq.MaxEirp = eirpDwellTime & 0x0F;
 800e302:	f897 3076 	ldrb.w	r3, [r7, #118]	; 0x76
 800e306:	f003 030f 	and.w	r3, r3, #15
 800e30a:	b2db      	uxtb	r3, r3
 800e30c:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36

                // Check the status for correctness
                if( RegionTxParamSetupReq( MacCtx.NvmCtx->Region, &txParamSetupReq ) != -1 )
 800e310:	4b51      	ldr	r3, [pc, #324]	; (800e458 <ProcessMacCommands+0x69c>)
 800e312:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e316:	781b      	ldrb	r3, [r3, #0]
 800e318:	f107 0234 	add.w	r2, r7, #52	; 0x34
 800e31c:	4611      	mov	r1, r2
 800e31e:	4618      	mov	r0, r3
 800e320:	f005 f9cf 	bl	80136c2 <RegionTxParamSetupReq>
 800e324:	4603      	mov	r3, r0
 800e326:	f1b3 3fff 	cmp.w	r3, #4294967295
 800e32a:	d048      	beq.n	800e3be <ProcessMacCommands+0x602>
                {
                    // Accept command
                    MacCtx.NvmCtx->MacParams.UplinkDwellTime = txParamSetupReq.UplinkDwellTime;
 800e32c:	4b4a      	ldr	r3, [pc, #296]	; (800e458 <ProcessMacCommands+0x69c>)
 800e32e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e332:	f897 2034 	ldrb.w	r2, [r7, #52]	; 0x34
 800e336:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
                    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = txParamSetupReq.DownlinkDwellTime;
 800e33a:	4b47      	ldr	r3, [pc, #284]	; (800e458 <ProcessMacCommands+0x69c>)
 800e33c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e340:	f897 2035 	ldrb.w	r2, [r7, #53]	; 0x35
 800e344:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
                    MacCtx.NvmCtx->MacParams.MaxEirp = LoRaMacMaxEirpTable[txParamSetupReq.MaxEirp];
 800e348:	f897 3036 	ldrb.w	r3, [r7, #54]	; 0x36
 800e34c:	461a      	mov	r2, r3
 800e34e:	4b43      	ldr	r3, [pc, #268]	; (800e45c <ProcessMacCommands+0x6a0>)
 800e350:	5c9b      	ldrb	r3, [r3, r2]
 800e352:	4a41      	ldr	r2, [pc, #260]	; (800e458 <ProcessMacCommands+0x69c>)
 800e354:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 800e358:	4618      	mov	r0, r3
 800e35a:	f7f2 fa37 	bl	80007cc <__aeabi_ui2f>
 800e35e:	4603      	mov	r3, r0
 800e360:	f8c4 30bc 	str.w	r3, [r4, #188]	; 0xbc
                    // Update the datarate in case of the new configuration limits it
                    getPhy.Attribute = PHY_MIN_TX_DR;
 800e364:	2302      	movs	r3, #2
 800e366:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
                    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800e36a:	4b3b      	ldr	r3, [pc, #236]	; (800e458 <ProcessMacCommands+0x69c>)
 800e36c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e370:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800e374:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
                    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800e378:	4b37      	ldr	r3, [pc, #220]	; (800e458 <ProcessMacCommands+0x69c>)
 800e37a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e37e:	781b      	ldrb	r3, [r3, #0]
 800e380:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800e384:	4611      	mov	r1, r2
 800e386:	4618      	mov	r0, r3
 800e388:	f005 f88a 	bl	80134a0 <RegionGetPhyParam>
 800e38c:	4603      	mov	r3, r0
 800e38e:	62bb      	str	r3, [r7, #40]	; 0x28
                    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MAX( MacCtx.NvmCtx->MacParams.ChannelsDatarate, ( int8_t )phyParam.Value );
 800e390:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800e392:	b259      	sxtb	r1, r3
 800e394:	4b30      	ldr	r3, [pc, #192]	; (800e458 <ProcessMacCommands+0x69c>)
 800e396:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e39a:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
 800e39e:	4b2e      	ldr	r3, [pc, #184]	; (800e458 <ProcessMacCommands+0x69c>)
 800e3a0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e3a4:	428a      	cmp	r2, r1
 800e3a6:	bfb8      	it	lt
 800e3a8:	460a      	movlt	r2, r1
 800e3aa:	b252      	sxtb	r2, r2
 800e3ac:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85

                    // Add command response
                    LoRaMacCommandsAddCmd( MOTE_MAC_TX_PARAM_SETUP_ANS, macCmdPayload, 0 );
 800e3b0:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800e3b4:	2200      	movs	r2, #0
 800e3b6:	4619      	mov	r1, r3
 800e3b8:	2009      	movs	r0, #9
 800e3ba:	f003 fab7 	bl	801192c <LoRaMacCommandsAddCmd>
                }
                break;
 800e3be:	bf00      	nop
 800e3c0:	e1b9      	b.n	800e736 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_DL_CHANNEL_REQ:
            {
                DlChannelReqParams_t dlChannelReq;
                status = 0x03;
 800e3c2:	2303      	movs	r3, #3
 800e3c4:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b

                dlChannelReq.ChannelId = payload[macIndex++];
 800e3c8:	78fb      	ldrb	r3, [r7, #3]
 800e3ca:	1c5a      	adds	r2, r3, #1
 800e3cc:	70fa      	strb	r2, [r7, #3]
 800e3ce:	461a      	mov	r2, r3
 800e3d0:	687b      	ldr	r3, [r7, #4]
 800e3d2:	4413      	add	r3, r2
 800e3d4:	781b      	ldrb	r3, [r3, #0]
 800e3d6:	f887 3020 	strb.w	r3, [r7, #32]
                dlChannelReq.Rx1Frequency = ( uint32_t ) payload[macIndex++];
 800e3da:	78fb      	ldrb	r3, [r7, #3]
 800e3dc:	1c5a      	adds	r2, r3, #1
 800e3de:	70fa      	strb	r2, [r7, #3]
 800e3e0:	461a      	mov	r2, r3
 800e3e2:	687b      	ldr	r3, [r7, #4]
 800e3e4:	4413      	add	r3, r2
 800e3e6:	781b      	ldrb	r3, [r3, #0]
 800e3e8:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 8;
 800e3ea:	78fb      	ldrb	r3, [r7, #3]
 800e3ec:	1c5a      	adds	r2, r3, #1
 800e3ee:	70fa      	strb	r2, [r7, #3]
 800e3f0:	461a      	mov	r2, r3
 800e3f2:	687b      	ldr	r3, [r7, #4]
 800e3f4:	4413      	add	r3, r2
 800e3f6:	781b      	ldrb	r3, [r3, #0]
 800e3f8:	021a      	lsls	r2, r3, #8
 800e3fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e3fc:	4313      	orrs	r3, r2
 800e3fe:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency |= ( uint32_t ) payload[macIndex++] << 16;
 800e400:	78fb      	ldrb	r3, [r7, #3]
 800e402:	1c5a      	adds	r2, r3, #1
 800e404:	70fa      	strb	r2, [r7, #3]
 800e406:	461a      	mov	r2, r3
 800e408:	687b      	ldr	r3, [r7, #4]
 800e40a:	4413      	add	r3, r2
 800e40c:	781b      	ldrb	r3, [r3, #0]
 800e40e:	041a      	lsls	r2, r3, #16
 800e410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e412:	4313      	orrs	r3, r2
 800e414:	627b      	str	r3, [r7, #36]	; 0x24
                dlChannelReq.Rx1Frequency *= 100;
 800e416:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800e418:	2264      	movs	r2, #100	; 0x64
 800e41a:	fb02 f303 	mul.w	r3, r2, r3
 800e41e:	627b      	str	r3, [r7, #36]	; 0x24

                status = RegionDlChannelReq( MacCtx.NvmCtx->Region, &dlChannelReq );
 800e420:	4b0d      	ldr	r3, [pc, #52]	; (800e458 <ProcessMacCommands+0x69c>)
 800e422:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e426:	781b      	ldrb	r3, [r3, #0]
 800e428:	f107 0220 	add.w	r2, r7, #32
 800e42c:	4611      	mov	r1, r2
 800e42e:	4618      	mov	r0, r3
 800e430:	f005 f95a 	bl	80136e8 <RegionDlChannelReq>
 800e434:	4603      	mov	r3, r0
 800e436:	f887 306b 	strb.w	r3, [r7, #107]	; 0x6b
                macCmdPayload[0] = status;
 800e43a:	f897 306b 	ldrb.w	r3, [r7, #107]	; 0x6b
 800e43e:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_DL_CHANNEL_ANS, macCmdPayload, 1 );
 800e442:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800e446:	2201      	movs	r2, #1
 800e448:	4619      	mov	r1, r3
 800e44a:	200a      	movs	r0, #10
 800e44c:	f003 fa6e 	bl	801192c <LoRaMacCommandsAddCmd>
                // Setup indication to inform the application
                SetMlmeScheduleUplinkIndication( );
 800e450:	f7ff fca4 	bl	800dd9c <SetMlmeScheduleUplinkIndication>
                break;
 800e454:	bf00      	nop
 800e456:	e16e      	b.n	800e736 <ProcessMacCommands+0x97a>
 800e458:	20000500 	.word	0x20000500
 800e45c:	0801ae44 	.word	0x0801ae44
            }
            case SRV_MAC_DEVICE_TIME_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_DEVICE_TIME ) == true )
 800e460:	200a      	movs	r0, #10
 800e462:	f003 fdc5 	bl	8011ff0 <LoRaMacConfirmQueueIsCmdActive>
 800e466:	4603      	mov	r3, r0
 800e468:	2b00      	cmp	r3, #0
 800e46a:	f000 8164 	beq.w	800e736 <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
 800e46e:	210a      	movs	r1, #10
 800e470:	2000      	movs	r0, #0
 800e472:	f003 fd31 	bl	8011ed8 <LoRaMacConfirmQueueSetStatus>
                    SysTime_t gpsEpochTime = { 0 };
 800e476:	f107 0318 	add.w	r3, r7, #24
 800e47a:	2200      	movs	r2, #0
 800e47c:	601a      	str	r2, [r3, #0]
 800e47e:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTime = { 0 };
 800e480:	f107 0310 	add.w	r3, r7, #16
 800e484:	2200      	movs	r2, #0
 800e486:	601a      	str	r2, [r3, #0]
 800e488:	605a      	str	r2, [r3, #4]
                    SysTime_t sysTimeCurrent = { 0 };
 800e48a:	f107 0308 	add.w	r3, r7, #8
 800e48e:	2200      	movs	r2, #0
 800e490:	601a      	str	r2, [r3, #0]
 800e492:	605a      	str	r2, [r3, #4]

                    gpsEpochTime.Seconds = ( uint32_t )payload[macIndex++];
 800e494:	78fb      	ldrb	r3, [r7, #3]
 800e496:	1c5a      	adds	r2, r3, #1
 800e498:	70fa      	strb	r2, [r7, #3]
 800e49a:	461a      	mov	r2, r3
 800e49c:	687b      	ldr	r3, [r7, #4]
 800e49e:	4413      	add	r3, r2
 800e4a0:	781b      	ldrb	r3, [r3, #0]
 800e4a2:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 8;
 800e4a4:	78fb      	ldrb	r3, [r7, #3]
 800e4a6:	1c5a      	adds	r2, r3, #1
 800e4a8:	70fa      	strb	r2, [r7, #3]
 800e4aa:	461a      	mov	r2, r3
 800e4ac:	687b      	ldr	r3, [r7, #4]
 800e4ae:	4413      	add	r3, r2
 800e4b0:	781b      	ldrb	r3, [r3, #0]
 800e4b2:	021a      	lsls	r2, r3, #8
 800e4b4:	69bb      	ldr	r3, [r7, #24]
 800e4b6:	4313      	orrs	r3, r2
 800e4b8:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 16;
 800e4ba:	78fb      	ldrb	r3, [r7, #3]
 800e4bc:	1c5a      	adds	r2, r3, #1
 800e4be:	70fa      	strb	r2, [r7, #3]
 800e4c0:	461a      	mov	r2, r3
 800e4c2:	687b      	ldr	r3, [r7, #4]
 800e4c4:	4413      	add	r3, r2
 800e4c6:	781b      	ldrb	r3, [r3, #0]
 800e4c8:	041a      	lsls	r2, r3, #16
 800e4ca:	69bb      	ldr	r3, [r7, #24]
 800e4cc:	4313      	orrs	r3, r2
 800e4ce:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.Seconds |= ( uint32_t )payload[macIndex++] << 24;
 800e4d0:	78fb      	ldrb	r3, [r7, #3]
 800e4d2:	1c5a      	adds	r2, r3, #1
 800e4d4:	70fa      	strb	r2, [r7, #3]
 800e4d6:	461a      	mov	r2, r3
 800e4d8:	687b      	ldr	r3, [r7, #4]
 800e4da:	4413      	add	r3, r2
 800e4dc:	781b      	ldrb	r3, [r3, #0]
 800e4de:	061a      	lsls	r2, r3, #24
 800e4e0:	69bb      	ldr	r3, [r7, #24]
 800e4e2:	4313      	orrs	r3, r2
 800e4e4:	61bb      	str	r3, [r7, #24]
                    gpsEpochTime.SubSeconds = payload[macIndex++];
 800e4e6:	78fb      	ldrb	r3, [r7, #3]
 800e4e8:	1c5a      	adds	r2, r3, #1
 800e4ea:	70fa      	strb	r2, [r7, #3]
 800e4ec:	461a      	mov	r2, r3
 800e4ee:	687b      	ldr	r3, [r7, #4]
 800e4f0:	4413      	add	r3, r2
 800e4f2:	781b      	ldrb	r3, [r3, #0]
 800e4f4:	b21b      	sxth	r3, r3
 800e4f6:	83bb      	strh	r3, [r7, #28]

                    // Convert the fractional second received in ms
                    // round( pow( 0.5, 8.0 ) * 1000 ) = 3.90625
                    gpsEpochTime.SubSeconds = ( int16_t )( ( ( int32_t )gpsEpochTime.SubSeconds * 1000 ) >> 8 );
 800e4f8:	f9b7 301c 	ldrsh.w	r3, [r7, #28]
 800e4fc:	461a      	mov	r2, r3
 800e4fe:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800e502:	fb03 f302 	mul.w	r3, r3, r2
 800e506:	121b      	asrs	r3, r3, #8
 800e508:	b21b      	sxth	r3, r3
 800e50a:	83bb      	strh	r3, [r7, #28]

                    // Copy received GPS Epoch time into system time
                    sysTime = gpsEpochTime;
 800e50c:	f107 0310 	add.w	r3, r7, #16
 800e510:	f107 0218 	add.w	r2, r7, #24
 800e514:	e892 0003 	ldmia.w	r2, {r0, r1}
 800e518:	e883 0003 	stmia.w	r3, {r0, r1}
                    // Add Unix to Gps epcoh offset. The system time is based on Unix time.
                    sysTime.Seconds += UNIX_GPS_EPOCH_OFFSET;
 800e51c:	693a      	ldr	r2, [r7, #16]
 800e51e:	4b8c      	ldr	r3, [pc, #560]	; (800e750 <ProcessMacCommands+0x994>)
 800e520:	4413      	add	r3, r2
 800e522:	613b      	str	r3, [r7, #16]

                    // Compensate time difference between Tx Done time and now
                    sysTimeCurrent = SysTimeGet( );
 800e524:	f107 0308 	add.w	r3, r7, #8
 800e528:	4618      	mov	r0, r3
 800e52a:	f00a ff49 	bl	80193c0 <SysTimeGet>
                    sysTime = SysTimeAdd( sysTimeCurrent, SysTimeSub( sysTime, MacCtx.LastTxSysTime ) );
 800e52e:	f107 006c 	add.w	r0, r7, #108	; 0x6c
 800e532:	4b88      	ldr	r3, [pc, #544]	; (800e754 <ProcessMacCommands+0x998>)
 800e534:	f8d3 233c 	ldr.w	r2, [r3, #828]	; 0x33c
 800e538:	9200      	str	r2, [sp, #0]
 800e53a:	f8d3 3338 	ldr.w	r3, [r3, #824]	; 0x338
 800e53e:	f107 0210 	add.w	r2, r7, #16
 800e542:	ca06      	ldmia	r2, {r1, r2}
 800e544:	f00a fed5 	bl	80192f2 <SysTimeSub>
 800e548:	f107 0010 	add.w	r0, r7, #16
 800e54c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800e54e:	9300      	str	r3, [sp, #0]
 800e550:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800e552:	f107 0208 	add.w	r2, r7, #8
 800e556:	ca06      	ldmia	r2, {r1, r2}
 800e558:	f00a fe92 	bl	8019280 <SysTimeAdd>

                    // Apply the new system time.
                    SysTimeSet( sysTime );
 800e55c:	f107 0310 	add.w	r3, r7, #16
 800e560:	e893 0003 	ldmia.w	r3, {r0, r1}
 800e564:	f00a fefe 	bl	8019364 <SysTimeSet>
                    LoRaMacClassBDeviceTimeAns( );
 800e568:	f003 f868 	bl	801163c <LoRaMacClassBDeviceTimeAns>
                    MacCtx.McpsIndication.DeviceTimeAnsReceived = true;
 800e56c:	4b79      	ldr	r3, [pc, #484]	; (800e754 <ProcessMacCommands+0x998>)
 800e56e:	2201      	movs	r2, #1
 800e570:	f883 2438 	strb.w	r2, [r3, #1080]	; 0x438
                }
                break;
 800e574:	e0df      	b.n	800e736 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_PING_SLOT_INFO_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_PING_SLOT_INFO ) == true )
 800e576:	200d      	movs	r0, #13
 800e578:	f003 fd3a 	bl	8011ff0 <LoRaMacConfirmQueueIsCmdActive>
 800e57c:	4603      	mov	r3, r0
 800e57e:	2b00      	cmp	r3, #0
 800e580:	f000 80d9 	beq.w	800e736 <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
 800e584:	210d      	movs	r1, #13
 800e586:	2000      	movs	r0, #0
 800e588:	f003 fca6 	bl	8011ed8 <LoRaMacConfirmQueueSetStatus>
                    // According to the specification, it is not allowed to process this answer in
                    // a ping or multicast slot
                    if( ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_PING_SLOT ) && ( MacCtx.RxSlot != RX_SLOT_WIN_CLASS_B_MULTICAST_SLOT ) )
 800e58c:	4b71      	ldr	r3, [pc, #452]	; (800e754 <ProcessMacCommands+0x998>)
 800e58e:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800e592:	2b04      	cmp	r3, #4
 800e594:	f000 80cf 	beq.w	800e736 <ProcessMacCommands+0x97a>
 800e598:	4b6e      	ldr	r3, [pc, #440]	; (800e754 <ProcessMacCommands+0x998>)
 800e59a:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800e59e:	2b05      	cmp	r3, #5
 800e5a0:	f000 80c9 	beq.w	800e736 <ProcessMacCommands+0x97a>
                    {
                        LoRaMacClassBPingSlotInfoAns( );
 800e5a4:	f003 f82b 	bl	80115fe <LoRaMacClassBPingSlotInfoAns>
                    }
                }
                break;
 800e5a8:	e0c5      	b.n	800e736 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_PING_SLOT_CHANNEL_REQ:
            {
                uint8_t status = 0x03;
 800e5aa:	2303      	movs	r3, #3
 800e5ac:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                uint32_t frequency = 0;
 800e5b0:	2300      	movs	r3, #0
 800e5b2:	67bb      	str	r3, [r7, #120]	; 0x78
                uint8_t datarate;

                frequency = ( uint32_t )payload[macIndex++];
 800e5b4:	78fb      	ldrb	r3, [r7, #3]
 800e5b6:	1c5a      	adds	r2, r3, #1
 800e5b8:	70fa      	strb	r2, [r7, #3]
 800e5ba:	461a      	mov	r2, r3
 800e5bc:	687b      	ldr	r3, [r7, #4]
 800e5be:	4413      	add	r3, r2
 800e5c0:	781b      	ldrb	r3, [r3, #0]
 800e5c2:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 8;
 800e5c4:	78fb      	ldrb	r3, [r7, #3]
 800e5c6:	1c5a      	adds	r2, r3, #1
 800e5c8:	70fa      	strb	r2, [r7, #3]
 800e5ca:	461a      	mov	r2, r3
 800e5cc:	687b      	ldr	r3, [r7, #4]
 800e5ce:	4413      	add	r3, r2
 800e5d0:	781b      	ldrb	r3, [r3, #0]
 800e5d2:	021b      	lsls	r3, r3, #8
 800e5d4:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800e5d6:	4313      	orrs	r3, r2
 800e5d8:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency |= ( uint32_t )payload[macIndex++] << 16;
 800e5da:	78fb      	ldrb	r3, [r7, #3]
 800e5dc:	1c5a      	adds	r2, r3, #1
 800e5de:	70fa      	strb	r2, [r7, #3]
 800e5e0:	461a      	mov	r2, r3
 800e5e2:	687b      	ldr	r3, [r7, #4]
 800e5e4:	4413      	add	r3, r2
 800e5e6:	781b      	ldrb	r3, [r3, #0]
 800e5e8:	041b      	lsls	r3, r3, #16
 800e5ea:	6fba      	ldr	r2, [r7, #120]	; 0x78
 800e5ec:	4313      	orrs	r3, r2
 800e5ee:	67bb      	str	r3, [r7, #120]	; 0x78
                frequency *= 100;
 800e5f0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 800e5f2:	2264      	movs	r2, #100	; 0x64
 800e5f4:	fb02 f303 	mul.w	r3, r2, r3
 800e5f8:	67bb      	str	r3, [r7, #120]	; 0x78
                datarate = payload[macIndex++] & 0x0F;
 800e5fa:	78fb      	ldrb	r3, [r7, #3]
 800e5fc:	1c5a      	adds	r2, r3, #1
 800e5fe:	70fa      	strb	r2, [r7, #3]
 800e600:	461a      	mov	r2, r3
 800e602:	687b      	ldr	r3, [r7, #4]
 800e604:	4413      	add	r3, r2
 800e606:	781b      	ldrb	r3, [r3, #0]
 800e608:	f003 030f 	and.w	r3, r3, #15
 800e60c:	f887 3077 	strb.w	r3, [r7, #119]	; 0x77

                status = LoRaMacClassBPingSlotChannelReq( datarate, frequency );
 800e610:	f897 3077 	ldrb.w	r3, [r7, #119]	; 0x77
 800e614:	6fb9      	ldr	r1, [r7, #120]	; 0x78
 800e616:	4618      	mov	r0, r3
 800e618:	f002 fff7 	bl	801160a <LoRaMacClassBPingSlotChannelReq>
 800e61c:	4603      	mov	r3, r0
 800e61e:	f887 307c 	strb.w	r3, [r7, #124]	; 0x7c
                macCmdPayload[0] = status;
 800e622:	f897 307c 	ldrb.w	r3, [r7, #124]	; 0x7c
 800e626:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_FREQ_ANS, macCmdPayload, 1 );
 800e62a:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800e62e:	2201      	movs	r2, #1
 800e630:	4619      	mov	r1, r3
 800e632:	2011      	movs	r0, #17
 800e634:	f003 f97a 	bl	801192c <LoRaMacCommandsAddCmd>
                break;
 800e638:	e07d      	b.n	800e736 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_BEACON_TIMING_ANS:
            {
                if( LoRaMacConfirmQueueIsCmdActive( MLME_BEACON_TIMING ) == true )
 800e63a:	200e      	movs	r0, #14
 800e63c:	f003 fcd8 	bl	8011ff0 <LoRaMacConfirmQueueIsCmdActive>
 800e640:	4603      	mov	r3, r0
 800e642:	2b00      	cmp	r3, #0
 800e644:	d077      	beq.n	800e736 <ProcessMacCommands+0x97a>
                {
                    LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_BEACON_TIMING );
 800e646:	210e      	movs	r1, #14
 800e648:	2000      	movs	r0, #0
 800e64a:	f003 fc45 	bl	8011ed8 <LoRaMacConfirmQueueSetStatus>
                    uint16_t beaconTimingDelay = 0;
 800e64e:	2300      	movs	r3, #0
 800e650:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    uint8_t beaconTimingChannel = 0;
 800e654:	2300      	movs	r3, #0
 800e656:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    beaconTimingDelay = ( uint16_t )payload[macIndex++];
 800e65a:	78fb      	ldrb	r3, [r7, #3]
 800e65c:	1c5a      	adds	r2, r3, #1
 800e65e:	70fa      	strb	r2, [r7, #3]
 800e660:	461a      	mov	r2, r3
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	4413      	add	r3, r2
 800e666:	781b      	ldrb	r3, [r3, #0]
 800e668:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingDelay |= ( uint16_t )payload[macIndex++] << 8;
 800e66c:	78fb      	ldrb	r3, [r7, #3]
 800e66e:	1c5a      	adds	r2, r3, #1
 800e670:	70fa      	strb	r2, [r7, #3]
 800e672:	461a      	mov	r2, r3
 800e674:	687b      	ldr	r3, [r7, #4]
 800e676:	4413      	add	r3, r2
 800e678:	781b      	ldrb	r3, [r3, #0]
 800e67a:	021b      	lsls	r3, r3, #8
 800e67c:	b21a      	sxth	r2, r3
 800e67e:	f9b7 307e 	ldrsh.w	r3, [r7, #126]	; 0x7e
 800e682:	4313      	orrs	r3, r2
 800e684:	b21b      	sxth	r3, r3
 800e686:	f8a7 307e 	strh.w	r3, [r7, #126]	; 0x7e
                    beaconTimingChannel = payload[macIndex++];
 800e68a:	78fb      	ldrb	r3, [r7, #3]
 800e68c:	1c5a      	adds	r2, r3, #1
 800e68e:	70fa      	strb	r2, [r7, #3]
 800e690:	461a      	mov	r2, r3
 800e692:	687b      	ldr	r3, [r7, #4]
 800e694:	4413      	add	r3, r2
 800e696:	781b      	ldrb	r3, [r3, #0]
 800e698:	f887 307d 	strb.w	r3, [r7, #125]	; 0x7d

                    LoRaMacClassBBeaconTimingAns( beaconTimingDelay, beaconTimingChannel, RxDoneParams.LastRxDone );
 800e69c:	4b2e      	ldr	r3, [pc, #184]	; (800e758 <ProcessMacCommands+0x99c>)
 800e69e:	681a      	ldr	r2, [r3, #0]
 800e6a0:	f897 107d 	ldrb.w	r1, [r7, #125]	; 0x7d
 800e6a4:	f8b7 307e 	ldrh.w	r3, [r7, #126]	; 0x7e
 800e6a8:	4618      	mov	r0, r3
 800e6aa:	f002 ffba 	bl	8011622 <LoRaMacClassBBeaconTimingAns>
                }
                break;
 800e6ae:	e042      	b.n	800e736 <ProcessMacCommands+0x97a>
            }
            case SRV_MAC_BEACON_FREQ_REQ:
                {
                    uint32_t frequency = 0;
 800e6b0:	2300      	movs	r3, #0
 800e6b2:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    frequency = ( uint32_t )payload[macIndex++];
 800e6b6:	78fb      	ldrb	r3, [r7, #3]
 800e6b8:	1c5a      	adds	r2, r3, #1
 800e6ba:	70fa      	strb	r2, [r7, #3]
 800e6bc:	461a      	mov	r2, r3
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	4413      	add	r3, r2
 800e6c2:	781b      	ldrb	r3, [r3, #0]
 800e6c4:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 8;
 800e6c8:	78fb      	ldrb	r3, [r7, #3]
 800e6ca:	1c5a      	adds	r2, r3, #1
 800e6cc:	70fa      	strb	r2, [r7, #3]
 800e6ce:	461a      	mov	r2, r3
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	4413      	add	r3, r2
 800e6d4:	781b      	ldrb	r3, [r3, #0]
 800e6d6:	021b      	lsls	r3, r3, #8
 800e6d8:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800e6dc:	4313      	orrs	r3, r2
 800e6de:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency |= ( uint32_t )payload[macIndex++] << 16;
 800e6e2:	78fb      	ldrb	r3, [r7, #3]
 800e6e4:	1c5a      	adds	r2, r3, #1
 800e6e6:	70fa      	strb	r2, [r7, #3]
 800e6e8:	461a      	mov	r2, r3
 800e6ea:	687b      	ldr	r3, [r7, #4]
 800e6ec:	4413      	add	r3, r2
 800e6ee:	781b      	ldrb	r3, [r3, #0]
 800e6f0:	041b      	lsls	r3, r3, #16
 800e6f2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800e6f6:	4313      	orrs	r3, r2
 800e6f8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
                    frequency *= 100;
 800e6fc:	f8d7 3080 	ldr.w	r3, [r7, #128]	; 0x80
 800e700:	2264      	movs	r2, #100	; 0x64
 800e702:	fb02 f303 	mul.w	r3, r2, r3
 800e706:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80

                    if( LoRaMacClassBBeaconFreqReq( frequency ) == true )
 800e70a:	f8d7 0080 	ldr.w	r0, [r7, #128]	; 0x80
 800e70e:	f002 ff9b 	bl	8011648 <LoRaMacClassBBeaconFreqReq>
 800e712:	4603      	mov	r3, r0
 800e714:	2b00      	cmp	r3, #0
 800e716:	d003      	beq.n	800e720 <ProcessMacCommands+0x964>
                    {
                        macCmdPayload[0] = 1;
 800e718:	2301      	movs	r3, #1
 800e71a:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
 800e71e:	e002      	b.n	800e726 <ProcessMacCommands+0x96a>
                    }
                    else
                    {
                        macCmdPayload[0] = 0;
 800e720:	2300      	movs	r3, #0
 800e722:	f887 3068 	strb.w	r3, [r7, #104]	; 0x68
                    }
                    LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_FREQ_ANS, macCmdPayload, 1 );
 800e726:	f107 0368 	add.w	r3, r7, #104	; 0x68
 800e72a:	2201      	movs	r2, #1
 800e72c:	4619      	mov	r1, r3
 800e72e:	2013      	movs	r0, #19
 800e730:	f003 f8fc 	bl	801192c <LoRaMacCommandsAddCmd>
                }
                break;
 800e734:	bf00      	nop
    while( macIndex < commandsSize )
 800e736:	78fa      	ldrb	r2, [r7, #3]
 800e738:	78bb      	ldrb	r3, [r7, #2]
 800e73a:	429a      	cmp	r2, r3
 800e73c:	f4ff ab56 	bcc.w	800ddec <ProcessMacCommands+0x30>
 800e740:	e002      	b.n	800e748 <ProcessMacCommands+0x98c>
            return;
 800e742:	bf00      	nop
 800e744:	e000      	b.n	800e748 <ProcessMacCommands+0x98c>
            default:
                // Unknown command. ABORT MAC commands processing
                return;
 800e746:	bf00      	nop
        }
    }
}
 800e748:	378c      	adds	r7, #140	; 0x8c
 800e74a:	46bd      	mov	sp, r7
 800e74c:	bd90      	pop	{r4, r7, pc}
 800e74e:	bf00      	nop
 800e750:	12d53d80 	.word	0x12d53d80
 800e754:	20000500 	.word	0x20000500
 800e758:	20001440 	.word	0x20001440

0800e75c <Send>:

static LoRaMacStatus_t Send( LoRaMacHeader_t* macHdr, uint8_t fPort, void* fBuffer, uint16_t fBufferSize, bool allowDelayedTx )
{
 800e75c:	b580      	push	{r7, lr}
 800e75e:	b08e      	sub	sp, #56	; 0x38
 800e760:	af02      	add	r7, sp, #8
 800e762:	60f8      	str	r0, [r7, #12]
 800e764:	607a      	str	r2, [r7, #4]
 800e766:	461a      	mov	r2, r3
 800e768:	460b      	mov	r3, r1
 800e76a:	72fb      	strb	r3, [r7, #11]
 800e76c:	4613      	mov	r3, r2
 800e76e:	813b      	strh	r3, [r7, #8]
    LoRaMacFrameCtrl_t fCtrl;
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800e770:	2303      	movs	r3, #3
 800e772:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    int8_t datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800e776:	4b7d      	ldr	r3, [pc, #500]	; (800e96c <Send+0x210>)
 800e778:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e77c:	f893 3085 	ldrb.w	r3, [r3, #133]	; 0x85
 800e780:	f887 302e 	strb.w	r3, [r7, #46]	; 0x2e
    int8_t txPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800e784:	4b79      	ldr	r3, [pc, #484]	; (800e96c <Send+0x210>)
 800e786:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e78a:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 800e78e:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 800e792:	4b76      	ldr	r3, [pc, #472]	; (800e96c <Send+0x210>)
 800e794:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e798:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e79c:	62bb      	str	r3, [r7, #40]	; 0x28
    CalcNextAdrParams_t adrNext;

    // Check if we are joined
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 800e79e:	4b73      	ldr	r3, [pc, #460]	; (800e96c <Send+0x210>)
 800e7a0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e7a4:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800e7a8:	2b00      	cmp	r3, #0
 800e7aa:	d101      	bne.n	800e7b0 <Send+0x54>
    {
        return LORAMAC_STATUS_NO_NETWORK_JOINED;
 800e7ac:	2307      	movs	r3, #7
 800e7ae:	e0d9      	b.n	800e964 <Send+0x208>
    }
    if( MacCtx.NvmCtx->MaxDCycle == 0 )
 800e7b0:	4b6e      	ldr	r3, [pc, #440]	; (800e96c <Send+0x210>)
 800e7b2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e7b6:	f893 30c8 	ldrb.w	r3, [r3, #200]	; 0xc8
 800e7ba:	2b00      	cmp	r3, #0
 800e7bc:	d105      	bne.n	800e7ca <Send+0x6e>
    {
        MacCtx.NvmCtx->AggregatedTimeOff = 0;
 800e7be:	4b6b      	ldr	r3, [pc, #428]	; (800e96c <Send+0x210>)
 800e7c0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e7c4:	2200      	movs	r2, #0
 800e7c6:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
    }

    fCtrl.Value = 0;
 800e7ca:	2300      	movs	r3, #0
 800e7cc:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.FOptsLen      = 0;
 800e7d0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e7d4:	f36f 0303 	bfc	r3, #0, #4
 800e7d8:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    fCtrl.Bits.Adr           = MacCtx.NvmCtx->AdrCtrlOn;
 800e7dc:	4b63      	ldr	r3, [pc, #396]	; (800e96c <Send+0x210>)
 800e7de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e7e2:	f893 207e 	ldrb.w	r2, [r3, #126]	; 0x7e
 800e7e6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e7ea:	f362 13c7 	bfi	r3, r2, #7, #1
 800e7ee:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Check class b
    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800e7f2:	4b5e      	ldr	r3, [pc, #376]	; (800e96c <Send+0x210>)
 800e7f4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e7f8:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800e7fc:	2b01      	cmp	r3, #1
 800e7fe:	d106      	bne.n	800e80e <Send+0xb2>
    {
        fCtrl.Bits.FPending      = 1;
 800e800:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e804:	f043 0310 	orr.w	r3, r3, #16
 800e808:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
 800e80c:	e005      	b.n	800e81a <Send+0xbe>
    }
    else
    {
        fCtrl.Bits.FPending      = 0;
 800e80e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e812:	f36f 1304 	bfc	r3, #4, #1
 800e816:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // Check server ack
    if( MacCtx.NvmCtx->SrvAckRequested == true )
 800e81a:	4b54      	ldr	r3, [pc, #336]	; (800e96c <Send+0x210>)
 800e81c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e820:	f893 314b 	ldrb.w	r3, [r3, #331]	; 0x14b
 800e824:	2b00      	cmp	r3, #0
 800e826:	d005      	beq.n	800e834 <Send+0xd8>
    {
        fCtrl.Bits.Ack = 1;
 800e828:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e82c:	f043 0320 	orr.w	r3, r3, #32
 800e830:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    }

    // ADR next request
    adrNext.Version = MacCtx.NvmCtx->Version;
 800e834:	4b4d      	ldr	r3, [pc, #308]	; (800e96c <Send+0x210>)
 800e836:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e83a:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 800e83e:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = true;
 800e840:	2301      	movs	r3, #1
 800e842:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = fCtrl.Bits.Adr;
 800e844:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e848:	f3c3 13c0 	ubfx	r3, r3, #7, #1
 800e84c:	b2db      	uxtb	r3, r3
 800e84e:	2b00      	cmp	r3, #0
 800e850:	bf14      	ite	ne
 800e852:	2301      	movne	r3, #1
 800e854:	2300      	moveq	r3, #0
 800e856:	b2db      	uxtb	r3, r3
 800e858:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 800e85a:	4b44      	ldr	r3, [pc, #272]	; (800e96c <Send+0x210>)
 800e85c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e860:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 800e864:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 800e866:	4b41      	ldr	r3, [pc, #260]	; (800e96c <Send+0x210>)
 800e868:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 800e86c:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 800e86e:	4b3f      	ldr	r3, [pc, #252]	; (800e96c <Send+0x210>)
 800e870:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 800e874:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800e876:	4b3d      	ldr	r3, [pc, #244]	; (800e96c <Send+0x210>)
 800e878:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e87c:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800e880:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800e884:	4b39      	ldr	r3, [pc, #228]	; (800e96c <Send+0x210>)
 800e886:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e88a:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800e88e:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800e892:	4b36      	ldr	r3, [pc, #216]	; (800e96c <Send+0x210>)
 800e894:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e898:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800e89c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 800e8a0:	4b32      	ldr	r3, [pc, #200]	; (800e96c <Send+0x210>)
 800e8a2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e8a6:	781b      	ldrb	r3, [r3, #0]
 800e8a8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 800e8ac:	4b2f      	ldr	r3, [pc, #188]	; (800e96c <Send+0x210>)
 800e8ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e8b2:	f103 0185 	add.w	r1, r3, #133	; 0x85
                                               &MacCtx.NvmCtx->MacParams.ChannelsTxPower, &adrAckCounter );
 800e8b6:	4b2d      	ldr	r3, [pc, #180]	; (800e96c <Send+0x210>)
 800e8b8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    fCtrl.Bits.AdrAckReq = LoRaMacAdrCalcNext( &adrNext, &MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 800e8bc:	f103 0284 	add.w	r2, r3, #132	; 0x84
 800e8c0:	f107 0328 	add.w	r3, r7, #40	; 0x28
 800e8c4:	f107 0014 	add.w	r0, r7, #20
 800e8c8:	f002 fdc2 	bl	8011450 <LoRaMacAdrCalcNext>
 800e8cc:	4603      	mov	r3, r0
 800e8ce:	461a      	mov	r2, r3
 800e8d0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800e8d4:	f362 1386 	bfi	r3, r2, #6, #1
 800e8d8:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c

    // Prepare the frame
    status = PrepareFrame( macHdr, &fCtrl, fPort, fBuffer, fBufferSize );
 800e8dc:	7afa      	ldrb	r2, [r7, #11]
 800e8de:	f107 012c 	add.w	r1, r7, #44	; 0x2c
 800e8e2:	893b      	ldrh	r3, [r7, #8]
 800e8e4:	9300      	str	r3, [sp, #0]
 800e8e6:	687b      	ldr	r3, [r7, #4]
 800e8e8:	68f8      	ldr	r0, [r7, #12]
 800e8ea:	f000 fc5b 	bl	800f1a4 <PrepareFrame>
 800e8ee:	4603      	mov	r3, r0
 800e8f0:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f

    // Validate status
    if( ( status == LORAMAC_STATUS_OK ) || ( status == LORAMAC_STATUS_SKIPPED_APP_DATA ) )
 800e8f4:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e8f8:	2b00      	cmp	r3, #0
 800e8fa:	d003      	beq.n	800e904 <Send+0x1a8>
 800e8fc:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e900:	2b0a      	cmp	r3, #10
 800e902:	d107      	bne.n	800e914 <Send+0x1b8>
    {
        // Schedule frame, do not allow delayed transmissions
        status = ScheduleTx( allowDelayedTx );
 800e904:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800e908:	4618      	mov	r0, r3
 800e90a:	f000 f995 	bl	800ec38 <ScheduleTx>
 800e90e:	4603      	mov	r3, r0
 800e910:	f887 302f 	strb.w	r3, [r7, #47]	; 0x2f
    }

    // Post processing
    if( status != LORAMAC_STATUS_OK )
 800e914:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 800e918:	2b00      	cmp	r3, #0
 800e91a:	d00e      	beq.n	800e93a <Send+0x1de>
    {
        // Bad case - restore
        // Store local variables
        MacCtx.NvmCtx->MacParams.ChannelsDatarate = datarate;
 800e91c:	4b13      	ldr	r3, [pc, #76]	; (800e96c <Send+0x210>)
 800e91e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e922:	f897 202e 	ldrb.w	r2, [r7, #46]	; 0x2e
 800e926:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
        MacCtx.NvmCtx->MacParams.ChannelsTxPower = txPower;
 800e92a:	4b10      	ldr	r3, [pc, #64]	; (800e96c <Send+0x210>)
 800e92c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e930:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 800e934:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
 800e938:	e012      	b.n	800e960 <Send+0x204>
    }
    else
    {
        // Good case
        MacCtx.NvmCtx->SrvAckRequested = false;
 800e93a:	4b0c      	ldr	r3, [pc, #48]	; (800e96c <Send+0x210>)
 800e93c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e940:	2200      	movs	r2, #0
 800e942:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b
        MacCtx.NvmCtx->AdrAckCounter = adrAckCounter;
 800e946:	4b09      	ldr	r3, [pc, #36]	; (800e96c <Send+0x210>)
 800e948:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800e94c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 800e94e:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        // Remove all none sticky MAC commands
        if( LoRaMacCommandsRemoveNoneStickyCmds( ) != LORAMAC_COMMANDS_SUCCESS )
 800e952:	f003 f867 	bl	8011a24 <LoRaMacCommandsRemoveNoneStickyCmds>
 800e956:	4603      	mov	r3, r0
 800e958:	2b00      	cmp	r3, #0
 800e95a:	d001      	beq.n	800e960 <Send+0x204>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800e95c:	2313      	movs	r3, #19
 800e95e:	e001      	b.n	800e964 <Send+0x208>
        }
    }
    return status;
 800e960:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
}
 800e964:	4618      	mov	r0, r3
 800e966:	3730      	adds	r7, #48	; 0x30
 800e968:	46bd      	mov	sp, r7
 800e96a:	bd80      	pop	{r7, pc}
 800e96c:	20000500 	.word	0x20000500

0800e970 <SendReJoinReq>:

static LoRaMacStatus_t SendReJoinReq( JoinReqIdentifier_t joinReqType )
{
 800e970:	b580      	push	{r7, lr}
 800e972:	b084      	sub	sp, #16
 800e974:	af00      	add	r7, sp, #0
 800e976:	4603      	mov	r3, r0
 800e978:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 800e97a:	2300      	movs	r3, #0
 800e97c:	73bb      	strb	r3, [r7, #14]
    LoRaMacHeader_t macHdr;
    macHdr.Value = 0;
 800e97e:	2300      	movs	r3, #0
 800e980:	733b      	strb	r3, [r7, #12]
    bool allowDelayedTx = true;
 800e982:	2301      	movs	r3, #1
 800e984:	73fb      	strb	r3, [r7, #15]

    // Setup join/rejoin message
    switch( joinReqType )
 800e986:	79fb      	ldrb	r3, [r7, #7]
 800e988:	2bff      	cmp	r3, #255	; 0xff
 800e98a:	d129      	bne.n	800e9e0 <SendReJoinReq+0x70>
    {
        case JOIN_REQ:
        {
            SwitchClass( CLASS_A );
 800e98c:	2000      	movs	r0, #0
 800e98e:	f7ff f8c3 	bl	800db18 <SwitchClass>

            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_JOIN_REQUEST;
 800e992:	4b1a      	ldr	r3, [pc, #104]	; (800e9fc <SendReJoinReq+0x8c>)
 800e994:	2200      	movs	r2, #0
 800e996:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.JoinReq.Buffer = MacCtx.PktBuffer;
 800e99a:	4b18      	ldr	r3, [pc, #96]	; (800e9fc <SendReJoinReq+0x8c>)
 800e99c:	4a18      	ldr	r2, [pc, #96]	; (800ea00 <SendReJoinReq+0x90>)
 800e99e:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.JoinReq.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 800e9a2:	4b16      	ldr	r3, [pc, #88]	; (800e9fc <SendReJoinReq+0x8c>)
 800e9a4:	22ff      	movs	r2, #255	; 0xff
 800e9a6:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c

            macHdr.Bits.MType = FRAME_TYPE_JOIN_REQ;
 800e9aa:	7b3b      	ldrb	r3, [r7, #12]
 800e9ac:	f36f 1347 	bfc	r3, #5, #3
 800e9b0:	733b      	strb	r3, [r7, #12]
            MacCtx.TxMsg.Message.JoinReq.MHDR.Value = macHdr.Value;
 800e9b2:	7b3a      	ldrb	r2, [r7, #12]
 800e9b4:	4b11      	ldr	r3, [pc, #68]	; (800e9fc <SendReJoinReq+0x8c>)
 800e9b6:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d

            memcpy1( MacCtx.TxMsg.Message.JoinReq.JoinEUI, SecureElementGetJoinEui( ), LORAMAC_JOIN_EUI_FIELD_SIZE );
 800e9ba:	f7fc fd8d 	bl	800b4d8 <SecureElementGetJoinEui>
 800e9be:	4603      	mov	r3, r0
 800e9c0:	2208      	movs	r2, #8
 800e9c2:	4619      	mov	r1, r3
 800e9c4:	480f      	ldr	r0, [pc, #60]	; (800ea04 <SendReJoinReq+0x94>)
 800e9c6:	f006 ff04 	bl	80157d2 <memcpy1>
            memcpy1( MacCtx.TxMsg.Message.JoinReq.DevEUI, SecureElementGetDevEui( ), LORAMAC_DEV_EUI_FIELD_SIZE );
 800e9ca:	f7fc fd61 	bl	800b490 <SecureElementGetDevEui>
 800e9ce:	4603      	mov	r3, r0
 800e9d0:	2208      	movs	r2, #8
 800e9d2:	4619      	mov	r1, r3
 800e9d4:	480c      	ldr	r0, [pc, #48]	; (800ea08 <SendReJoinReq+0x98>)
 800e9d6:	f006 fefc 	bl	80157d2 <memcpy1>

            allowDelayedTx = false;
 800e9da:	2300      	movs	r3, #0
 800e9dc:	73fb      	strb	r3, [r7, #15]

            break;
 800e9de:	e002      	b.n	800e9e6 <SendReJoinReq+0x76>
        }
        default:
            status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 800e9e0:	2302      	movs	r3, #2
 800e9e2:	73bb      	strb	r3, [r7, #14]
            break;
 800e9e4:	bf00      	nop
    }

    // Schedule frame
    status = ScheduleTx( allowDelayedTx );
 800e9e6:	7bfb      	ldrb	r3, [r7, #15]
 800e9e8:	4618      	mov	r0, r3
 800e9ea:	f000 f925 	bl	800ec38 <ScheduleTx>
 800e9ee:	4603      	mov	r3, r0
 800e9f0:	73bb      	strb	r3, [r7, #14]
    return status;
 800e9f2:	7bbb      	ldrb	r3, [r7, #14]
}
 800e9f4:	4618      	mov	r0, r3
 800e9f6:	3710      	adds	r7, #16
 800e9f8:	46bd      	mov	sp, r7
 800e9fa:	bd80      	pop	{r7, pc}
 800e9fc:	20000500 	.word	0x20000500
 800ea00:	20000502 	.word	0x20000502
 800ea04:	2000060e 	.word	0x2000060e
 800ea08:	20000616 	.word	0x20000616

0800ea0c <CheckForClassBCollision>:

static LoRaMacStatus_t CheckForClassBCollision( void )
{
 800ea0c:	b580      	push	{r7, lr}
 800ea0e:	af00      	add	r7, sp, #0
    if( LoRaMacClassBIsBeaconExpected( ) == true )
 800ea10:	f002 fda4 	bl	801155c <LoRaMacClassBIsBeaconExpected>
 800ea14:	4603      	mov	r3, r0
 800ea16:	2b00      	cmp	r3, #0
 800ea18:	d001      	beq.n	800ea1e <CheckForClassBCollision+0x12>
    {
        return LORAMAC_STATUS_BUSY_BEACON_RESERVED_TIME;
 800ea1a:	230e      	movs	r3, #14
 800ea1c:	e015      	b.n	800ea4a <CheckForClassBCollision+0x3e>
    }

    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800ea1e:	4b0c      	ldr	r3, [pc, #48]	; (800ea50 <CheckForClassBCollision+0x44>)
 800ea20:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ea24:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800ea28:	2b01      	cmp	r3, #1
 800ea2a:	d10d      	bne.n	800ea48 <CheckForClassBCollision+0x3c>
    {
        if( LoRaMacClassBIsPingExpected( ) == true )
 800ea2c:	f002 fd9d 	bl	801156a <LoRaMacClassBIsPingExpected>
 800ea30:	4603      	mov	r3, r0
 800ea32:	2b00      	cmp	r3, #0
 800ea34:	d001      	beq.n	800ea3a <CheckForClassBCollision+0x2e>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 800ea36:	230f      	movs	r3, #15
 800ea38:	e007      	b.n	800ea4a <CheckForClassBCollision+0x3e>
        }
        else if( LoRaMacClassBIsMulticastExpected( ) == true )
 800ea3a:	f002 fd9d 	bl	8011578 <LoRaMacClassBIsMulticastExpected>
 800ea3e:	4603      	mov	r3, r0
 800ea40:	2b00      	cmp	r3, #0
 800ea42:	d001      	beq.n	800ea48 <CheckForClassBCollision+0x3c>
        {
            return LORAMAC_STATUS_BUSY_PING_SLOT_WINDOW_TIME;
 800ea44:	230f      	movs	r3, #15
 800ea46:	e000      	b.n	800ea4a <CheckForClassBCollision+0x3e>
        }
    }
    return LORAMAC_STATUS_OK;
 800ea48:	2300      	movs	r3, #0
}
 800ea4a:	4618      	mov	r0, r3
 800ea4c:	bd80      	pop	{r7, pc}
 800ea4e:	bf00      	nop
 800ea50:	20000500 	.word	0x20000500

0800ea54 <ComputeRxWindowParameters>:

static void ComputeRxWindowParameters( void )
{
 800ea54:	b590      	push	{r4, r7, lr}
 800ea56:	b083      	sub	sp, #12
 800ea58:	af02      	add	r7, sp, #8
    // Compute Rx1 windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800ea5a:	4b3f      	ldr	r3, [pc, #252]	; (800eb58 <ComputeRxWindowParameters+0x104>)
 800ea5c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ea60:	781c      	ldrb	r4, [r3, #0]
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 800ea62:	4b3d      	ldr	r3, [pc, #244]	; (800eb58 <ComputeRxWindowParameters+0x104>)
 800ea64:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ea68:	7818      	ldrb	r0, [r3, #0]
                                                          MacCtx.NvmCtx->MacParams.DownlinkDwellTime,
 800ea6a:	4b3b      	ldr	r3, [pc, #236]	; (800eb58 <ComputeRxWindowParameters+0x104>)
 800ea6c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 800ea70:	f893 10b9 	ldrb.w	r1, [r3, #185]	; 0xb9
                                                          MacCtx.NvmCtx->MacParams.ChannelsDatarate,
 800ea74:	4b38      	ldr	r3, [pc, #224]	; (800eb58 <ComputeRxWindowParameters+0x104>)
 800ea76:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 800ea7a:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
                                                          MacCtx.NvmCtx->MacParams.Rx1DrOffset ),
 800ea7e:	4b36      	ldr	r3, [pc, #216]	; (800eb58 <ComputeRxWindowParameters+0x104>)
 800ea80:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ea84:	f893 30a5 	ldrb.w	r3, [r3, #165]	; 0xa5
                                     RegionApplyDrOffset( MacCtx.NvmCtx->Region,
 800ea88:	b25b      	sxtb	r3, r3
 800ea8a:	f004 fe84 	bl	8013796 <RegionApplyDrOffset>
 800ea8e:	4603      	mov	r3, r0
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800ea90:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 800ea92:	4b31      	ldr	r3, [pc, #196]	; (800eb58 <ComputeRxWindowParameters+0x104>)
 800ea94:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800ea98:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 800ea9c:	4b2e      	ldr	r3, [pc, #184]	; (800eb58 <ComputeRxWindowParameters+0x104>)
 800ea9e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800eaa2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800eaa6:	482d      	ldr	r0, [pc, #180]	; (800eb5c <ComputeRxWindowParameters+0x108>)
 800eaa8:	9000      	str	r0, [sp, #0]
 800eaaa:	4620      	mov	r0, r4
 800eaac:	f004 fd83 	bl	80135b6 <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindow1Config );
    // Compute Rx2 windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800eab0:	4b29      	ldr	r3, [pc, #164]	; (800eb58 <ComputeRxWindowParameters+0x104>)
 800eab2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eab6:	7818      	ldrb	r0, [r3, #0]
                                     MacCtx.NvmCtx->MacParams.Rx2Channel.Datarate,
 800eab8:	4b27      	ldr	r3, [pc, #156]	; (800eb58 <ComputeRxWindowParameters+0x104>)
 800eaba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eabe:	f893 30ac 	ldrb.w	r3, [r3, #172]	; 0xac
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800eac2:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 800eac4:	4b24      	ldr	r3, [pc, #144]	; (800eb58 <ComputeRxWindowParameters+0x104>)
 800eac6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800eaca:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 800eace:	4b22      	ldr	r3, [pc, #136]	; (800eb58 <ComputeRxWindowParameters+0x104>)
 800ead0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800ead4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800ead8:	4c21      	ldr	r4, [pc, #132]	; (800eb60 <ComputeRxWindowParameters+0x10c>)
 800eada:	9400      	str	r4, [sp, #0]
 800eadc:	f004 fd6b 	bl	80135b6 <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindow2Config );

    // Default setup, in case the device joined
    MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 800eae0:	4b1d      	ldr	r3, [pc, #116]	; (800eb58 <ComputeRxWindowParameters+0x104>)
 800eae2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eae6:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800eaea:	4a1b      	ldr	r2, [pc, #108]	; (800eb58 <ComputeRxWindowParameters+0x104>)
 800eaec:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 800eaf0:	4413      	add	r3, r2
 800eaf2:	4a19      	ldr	r2, [pc, #100]	; (800eb58 <ComputeRxWindowParameters+0x104>)
 800eaf4:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
    MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.ReceiveDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 800eaf8:	4b17      	ldr	r3, [pc, #92]	; (800eb58 <ComputeRxWindowParameters+0x104>)
 800eafa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eafe:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800eb02:	4a15      	ldr	r2, [pc, #84]	; (800eb58 <ComputeRxWindowParameters+0x104>)
 800eb04:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 800eb08:	4413      	add	r3, r2
 800eb0a:	4a13      	ldr	r2, [pc, #76]	; (800eb58 <ComputeRxWindowParameters+0x104>)
 800eb0c:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4

    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 800eb10:	4b11      	ldr	r3, [pc, #68]	; (800eb58 <ComputeRxWindowParameters+0x104>)
 800eb12:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eb16:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800eb1a:	2b00      	cmp	r3, #0
 800eb1c:	d117      	bne.n	800eb4e <ComputeRxWindowParameters+0xfa>
    {
        MacCtx.RxWindow1Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 + MacCtx.RxWindow1Config.WindowOffset;
 800eb1e:	4b0e      	ldr	r3, [pc, #56]	; (800eb58 <ComputeRxWindowParameters+0x104>)
 800eb20:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eb24:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800eb28:	4a0b      	ldr	r2, [pc, #44]	; (800eb58 <ComputeRxWindowParameters+0x104>)
 800eb2a:	f8d2 23c4 	ldr.w	r2, [r2, #964]	; 0x3c4
 800eb2e:	4413      	add	r3, r2
 800eb30:	4a09      	ldr	r2, [pc, #36]	; (800eb58 <ComputeRxWindowParameters+0x104>)
 800eb32:	f8c2 33b0 	str.w	r3, [r2, #944]	; 0x3b0
        MacCtx.RxWindow2Delay = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 + MacCtx.RxWindow2Config.WindowOffset;
 800eb36:	4b08      	ldr	r3, [pc, #32]	; (800eb58 <ComputeRxWindowParameters+0x104>)
 800eb38:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eb3c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800eb40:	4a05      	ldr	r2, [pc, #20]	; (800eb58 <ComputeRxWindowParameters+0x104>)
 800eb42:	f8d2 23d8 	ldr.w	r2, [r2, #984]	; 0x3d8
 800eb46:	4413      	add	r3, r2
 800eb48:	4a03      	ldr	r2, [pc, #12]	; (800eb58 <ComputeRxWindowParameters+0x104>)
 800eb4a:	f8c2 33b4 	str.w	r3, [r2, #948]	; 0x3b4
    }
}
 800eb4e:	bf00      	nop
 800eb50:	3704      	adds	r7, #4
 800eb52:	46bd      	mov	sp, r7
 800eb54:	bd90      	pop	{r4, r7, pc}
 800eb56:	bf00      	nop
 800eb58:	20000500 	.word	0x20000500
 800eb5c:	200008b8 	.word	0x200008b8
 800eb60:	200008cc 	.word	0x200008cc

0800eb64 <VerifyTxFrame>:

static LoRaMacStatus_t VerifyTxFrame( void )
{
 800eb64:	b580      	push	{r7, lr}
 800eb66:	b082      	sub	sp, #8
 800eb68:	af00      	add	r7, sp, #0
    size_t macCmdsSize = 0;
 800eb6a:	2300      	movs	r3, #0
 800eb6c:	607b      	str	r3, [r7, #4]

    if( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE )
 800eb6e:	4b15      	ldr	r3, [pc, #84]	; (800ebc4 <VerifyTxFrame+0x60>)
 800eb70:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eb74:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800eb78:	2b00      	cmp	r3, #0
 800eb7a:	d01d      	beq.n	800ebb8 <VerifyTxFrame+0x54>
    {
        if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800eb7c:	1d3b      	adds	r3, r7, #4
 800eb7e:	4618      	mov	r0, r3
 800eb80:	f002 ff9a 	bl	8011ab8 <LoRaMacCommandsGetSizeSerializedCmds>
 800eb84:	4603      	mov	r3, r0
 800eb86:	2b00      	cmp	r3, #0
 800eb88:	d001      	beq.n	800eb8e <VerifyTxFrame+0x2a>
        {
            return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800eb8a:	2313      	movs	r3, #19
 800eb8c:	e015      	b.n	800ebba <VerifyTxFrame+0x56>
        }

        if( ValidatePayloadLength( MacCtx.AppDataSize, MacCtx.NvmCtx->MacParams.ChannelsDatarate, macCmdsSize ) == false )
 800eb8e:	4b0d      	ldr	r3, [pc, #52]	; (800ebc4 <VerifyTxFrame+0x60>)
 800eb90:	f893 0237 	ldrb.w	r0, [r3, #567]	; 0x237
 800eb94:	4b0b      	ldr	r3, [pc, #44]	; (800ebc4 <VerifyTxFrame+0x60>)
 800eb96:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eb9a:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800eb9e:	687a      	ldr	r2, [r7, #4]
 800eba0:	b2d2      	uxtb	r2, r2
 800eba2:	4619      	mov	r1, r3
 800eba4:	f7ff f8d2 	bl	800dd4c <ValidatePayloadLength>
 800eba8:	4603      	mov	r3, r0
 800ebaa:	f083 0301 	eor.w	r3, r3, #1
 800ebae:	b2db      	uxtb	r3, r3
 800ebb0:	2b00      	cmp	r3, #0
 800ebb2:	d001      	beq.n	800ebb8 <VerifyTxFrame+0x54>
        {
            return LORAMAC_STATUS_LENGTH_ERROR;
 800ebb4:	2308      	movs	r3, #8
 800ebb6:	e000      	b.n	800ebba <VerifyTxFrame+0x56>
        }
    }
    return LORAMAC_STATUS_OK;
 800ebb8:	2300      	movs	r3, #0
}
 800ebba:	4618      	mov	r0, r3
 800ebbc:	3708      	adds	r7, #8
 800ebbe:	46bd      	mov	sp, r7
 800ebc0:	bd80      	pop	{r7, pc}
 800ebc2:	bf00      	nop
 800ebc4:	20000500 	.word	0x20000500

0800ebc8 <SerializeTxFrame>:

static LoRaMacStatus_t SerializeTxFrame( void )
{
 800ebc8:	b580      	push	{r7, lr}
 800ebca:	b082      	sub	sp, #8
 800ebcc:	af00      	add	r7, sp, #0
    LoRaMacSerializerStatus_t serializeStatus;

    switch( MacCtx.TxMsg.Type )
 800ebce:	4b18      	ldr	r3, [pc, #96]	; (800ec30 <SerializeTxFrame+0x68>)
 800ebd0:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	d002      	beq.n	800ebde <SerializeTxFrame+0x16>
 800ebd8:	2b04      	cmp	r3, #4
 800ebda:	d011      	beq.n	800ec00 <SerializeTxFrame+0x38>
 800ebdc:	e021      	b.n	800ec22 <SerializeTxFrame+0x5a>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            serializeStatus = LoRaMacSerializerJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 800ebde:	4815      	ldr	r0, [pc, #84]	; (800ec34 <SerializeTxFrame+0x6c>)
 800ebe0:	f004 fad5 	bl	801318e <LoRaMacSerializerJoinRequest>
 800ebe4:	4603      	mov	r3, r0
 800ebe6:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 800ebe8:	79fb      	ldrb	r3, [r7, #7]
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	d001      	beq.n	800ebf2 <SerializeTxFrame+0x2a>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800ebee:	2311      	movs	r3, #17
 800ebf0:	e01a      	b.n	800ec28 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 800ebf2:	4b0f      	ldr	r3, [pc, #60]	; (800ec30 <SerializeTxFrame+0x68>)
 800ebf4:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800ebf8:	b29a      	uxth	r2, r3
 800ebfa:	4b0d      	ldr	r3, [pc, #52]	; (800ec30 <SerializeTxFrame+0x68>)
 800ebfc:	801a      	strh	r2, [r3, #0]
            break;
 800ebfe:	e012      	b.n	800ec26 <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_DATA:
            serializeStatus = LoRaMacSerializerData( &MacCtx.TxMsg.Message.Data );
 800ec00:	480c      	ldr	r0, [pc, #48]	; (800ec34 <SerializeTxFrame+0x6c>)
 800ec02:	f004 fb46 	bl	8013292 <LoRaMacSerializerData>
 800ec06:	4603      	mov	r3, r0
 800ec08:	71fb      	strb	r3, [r7, #7]
            if( LORAMAC_SERIALIZER_SUCCESS != serializeStatus )
 800ec0a:	79fb      	ldrb	r3, [r7, #7]
 800ec0c:	2b00      	cmp	r3, #0
 800ec0e:	d001      	beq.n	800ec14 <SerializeTxFrame+0x4c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800ec10:	2311      	movs	r3, #17
 800ec12:	e009      	b.n	800ec28 <SerializeTxFrame+0x60>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 800ec14:	4b06      	ldr	r3, [pc, #24]	; (800ec30 <SerializeTxFrame+0x68>)
 800ec16:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800ec1a:	b29a      	uxth	r2, r3
 800ec1c:	4b04      	ldr	r3, [pc, #16]	; (800ec30 <SerializeTxFrame+0x68>)
 800ec1e:	801a      	strh	r2, [r3, #0]
            break;
 800ec20:	e001      	b.n	800ec26 <SerializeTxFrame+0x5e>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 800ec22:	2303      	movs	r3, #3
 800ec24:	e000      	b.n	800ec28 <SerializeTxFrame+0x60>
    }
    return LORAMAC_STATUS_OK;
 800ec26:	2300      	movs	r3, #0
}
 800ec28:	4618      	mov	r0, r3
 800ec2a:	3708      	adds	r7, #8
 800ec2c:	46bd      	mov	sp, r7
 800ec2e:	bd80      	pop	{r7, pc}
 800ec30:	20000500 	.word	0x20000500
 800ec34:	20000608 	.word	0x20000608

0800ec38 <ScheduleTx>:

static LoRaMacStatus_t ScheduleTx( bool allowDelayedTx )
{
 800ec38:	b580      	push	{r7, lr}
 800ec3a:	b090      	sub	sp, #64	; 0x40
 800ec3c:	af02      	add	r7, sp, #8
 800ec3e:	4603      	mov	r3, r0
 800ec40:	73fb      	strb	r3, [r7, #15]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800ec42:	2303      	movs	r3, #3
 800ec44:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    NextChanParams_t nextChan;

    // Check class b collisions
    status = CheckForClassBCollision( );
 800ec48:	f7ff fee0 	bl	800ea0c <CheckForClassBCollision>
 800ec4c:	4603      	mov	r3, r0
 800ec4e:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 800ec52:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ec56:	2b00      	cmp	r3, #0
 800ec58:	d002      	beq.n	800ec60 <ScheduleTx+0x28>
    {
        return status;
 800ec5a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ec5e:	e0a2      	b.n	800eda6 <ScheduleTx+0x16e>
    }

    // Update back-off
    CalculateBackOff( );
 800ec60:	f000 f90a 	bl	800ee78 <CalculateBackOff>

    // Serialize frame
    status = SerializeTxFrame( );
 800ec64:	f7ff ffb0 	bl	800ebc8 <SerializeTxFrame>
 800ec68:	4603      	mov	r3, r0
 800ec6a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 800ec6e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ec72:	2b00      	cmp	r3, #0
 800ec74:	d002      	beq.n	800ec7c <ScheduleTx+0x44>
    {
        return status;
 800ec76:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ec7a:	e094      	b.n	800eda6 <ScheduleTx+0x16e>
    }

    nextChan.AggrTimeOff = MacCtx.NvmCtx->AggregatedTimeOff;
 800ec7c:	4b4c      	ldr	r3, [pc, #304]	; (800edb0 <ScheduleTx+0x178>)
 800ec7e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ec82:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800ec86:	617b      	str	r3, [r7, #20]
    nextChan.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800ec88:	4b49      	ldr	r3, [pc, #292]	; (800edb0 <ScheduleTx+0x178>)
 800ec8a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ec8e:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800ec92:	773b      	strb	r3, [r7, #28]
    nextChan.DutyCycleEnabled = MacCtx.NvmCtx->DutyCycleOn;
 800ec94:	4b46      	ldr	r3, [pc, #280]	; (800edb0 <ScheduleTx+0x178>)
 800ec96:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ec9a:	f893 30c9 	ldrb.w	r3, [r3, #201]	; 0xc9
 800ec9e:	77bb      	strb	r3, [r7, #30]
    nextChan.ElapsedTimeSinceStartUp = SysTimeSub( SysTimeGetMcuTime( ), MacCtx.NvmCtx->InitializationTime );
 800eca0:	f107 032c 	add.w	r3, r7, #44	; 0x2c
 800eca4:	4618      	mov	r0, r3
 800eca6:	f00a fbc3 	bl	8019430 <SysTimeGetMcuTime>
 800ecaa:	4b41      	ldr	r3, [pc, #260]	; (800edb0 <ScheduleTx+0x178>)
 800ecac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ecb0:	4638      	mov	r0, r7
 800ecb2:	f8d3 215c 	ldr.w	r2, [r3, #348]	; 0x15c
 800ecb6:	9200      	str	r2, [sp, #0]
 800ecb8:	f8d3 3158 	ldr.w	r3, [r3, #344]	; 0x158
 800ecbc:	f107 022c 	add.w	r2, r7, #44	; 0x2c
 800ecc0:	ca06      	ldmia	r2, {r1, r2}
 800ecc2:	f00a fb16 	bl	80192f2 <SysTimeSub>
 800ecc6:	f107 0320 	add.w	r3, r7, #32
 800ecca:	463a      	mov	r2, r7
 800eccc:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ecd0:	e883 0003 	stmia.w	r3, {r0, r1}
    nextChan.LastAggrTx = MacCtx.NvmCtx->LastTxDoneTime;
 800ecd4:	4b36      	ldr	r3, [pc, #216]	; (800edb0 <ScheduleTx+0x178>)
 800ecd6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ecda:	f8d3 3150 	ldr.w	r3, [r3, #336]	; 0x150
 800ecde:	61bb      	str	r3, [r7, #24]
    nextChan.LastTxIsJoinRequest = false;
 800ece0:	2300      	movs	r3, #0
 800ece2:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
    nextChan.Joined = true;
 800ece6:	2301      	movs	r3, #1
 800ece8:	777b      	strb	r3, [r7, #29]
    nextChan.PktLen = MacCtx.PktBufferLen;
 800ecea:	4b31      	ldr	r3, [pc, #196]	; (800edb0 <ScheduleTx+0x178>)
 800ecec:	881b      	ldrh	r3, [r3, #0]
 800ecee:	857b      	strh	r3, [r7, #42]	; 0x2a

    // Setup the parameters based on the join status
    if( MacCtx.NvmCtx->NetworkActivation == ACTIVATION_TYPE_NONE )
 800ecf0:	4b2f      	ldr	r3, [pc, #188]	; (800edb0 <ScheduleTx+0x178>)
 800ecf2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ecf6:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 800ecfa:	2b00      	cmp	r3, #0
 800ecfc:	d104      	bne.n	800ed08 <ScheduleTx+0xd0>
    {
        nextChan.LastTxIsJoinRequest = true;
 800ecfe:	2301      	movs	r3, #1
 800ed00:	f887 3028 	strb.w	r3, [r7, #40]	; 0x28
        nextChan.Joined = false;
 800ed04:	2300      	movs	r3, #0
 800ed06:	777b      	strb	r3, [r7, #29]
    }

    // Select channel
    status = RegionNextChannel( MacCtx.NvmCtx->Region, &nextChan, &MacCtx.Channel, &MacCtx.DutyCycleWaitTime, &MacCtx.NvmCtx->AggregatedTimeOff );
 800ed08:	4b29      	ldr	r3, [pc, #164]	; (800edb0 <ScheduleTx+0x178>)
 800ed0a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ed0e:	7818      	ldrb	r0, [r3, #0]
 800ed10:	4b27      	ldr	r3, [pc, #156]	; (800edb0 <ScheduleTx+0x178>)
 800ed12:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ed16:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800ed1a:	f107 0114 	add.w	r1, r7, #20
 800ed1e:	9300      	str	r3, [sp, #0]
 800ed20:	4b24      	ldr	r3, [pc, #144]	; (800edb4 <ScheduleTx+0x17c>)
 800ed22:	4a25      	ldr	r2, [pc, #148]	; (800edb8 <ScheduleTx+0x180>)
 800ed24:	f004 fd0d 	bl	8013742 <RegionNextChannel>
 800ed28:	4603      	mov	r3, r0
 800ed2a:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37

    if( status != LORAMAC_STATUS_OK )
 800ed2e:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d022      	beq.n	800ed7c <ScheduleTx+0x144>
    {
        if( ( status == LORAMAC_STATUS_DUTYCYCLE_RESTRICTED ) &&
 800ed36:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ed3a:	2b0b      	cmp	r3, #11
 800ed3c:	d11b      	bne.n	800ed76 <ScheduleTx+0x13e>
 800ed3e:	7bfb      	ldrb	r3, [r7, #15]
 800ed40:	2b00      	cmp	r3, #0
 800ed42:	d018      	beq.n	800ed76 <ScheduleTx+0x13e>
            ( allowDelayedTx == true ) )
        {
            // Allow delayed transmissions. We have to allow it in case
            // the MAC must retransmit a frame with the frame repetitions
            if( MacCtx.DutyCycleWaitTime != 0 )
 800ed44:	4b1a      	ldr	r3, [pc, #104]	; (800edb0 <ScheduleTx+0x178>)
 800ed46:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 800ed4a:	2b00      	cmp	r3, #0
 800ed4c:	d011      	beq.n	800ed72 <ScheduleTx+0x13a>
            {// Send later - prepare timer
                MacCtx.MacState |= LORAMAC_TX_DELAYED;
 800ed4e:	4b18      	ldr	r3, [pc, #96]	; (800edb0 <ScheduleTx+0x178>)
 800ed50:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800ed54:	f043 0320 	orr.w	r3, r3, #32
 800ed58:	4a15      	ldr	r2, [pc, #84]	; (800edb0 <ScheduleTx+0x178>)
 800ed5a:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
                TimerSetValue( &MacCtx.TxDelayedTimer, MacCtx.DutyCycleWaitTime );
 800ed5e:	4b14      	ldr	r3, [pc, #80]	; (800edb0 <ScheduleTx+0x178>)
 800ed60:	f8d3 3488 	ldr.w	r3, [r3, #1160]	; 0x488
 800ed64:	4619      	mov	r1, r3
 800ed66:	4815      	ldr	r0, [pc, #84]	; (800edbc <ScheduleTx+0x184>)
 800ed68:	f00a fca6 	bl	80196b8 <UTIL_TIMER_SetPeriod>
                TimerStart( &MacCtx.TxDelayedTimer );
 800ed6c:	4813      	ldr	r0, [pc, #76]	; (800edbc <ScheduleTx+0x184>)
 800ed6e:	f00a fbc5 	bl	80194fc <UTIL_TIMER_Start>
            }
            return LORAMAC_STATUS_OK;
 800ed72:	2300      	movs	r3, #0
 800ed74:	e017      	b.n	800eda6 <ScheduleTx+0x16e>
        }
        else
        {// State where the MAC cannot send a frame
            return status;
 800ed76:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ed7a:	e014      	b.n	800eda6 <ScheduleTx+0x16e>
        }
    }

    // Compute window parameters, offsets, rx symbols, system errors etc.
    ComputeRxWindowParameters( );
 800ed7c:	f7ff fe6a 	bl	800ea54 <ComputeRxWindowParameters>

    // Verify TX frame
    status = VerifyTxFrame( );
 800ed80:	f7ff fef0 	bl	800eb64 <VerifyTxFrame>
 800ed84:	4603      	mov	r3, r0
 800ed86:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    if( status != LORAMAC_STATUS_OK )
 800ed8a:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ed8e:	2b00      	cmp	r3, #0
 800ed90:	d002      	beq.n	800ed98 <ScheduleTx+0x160>
    {
        return status;
 800ed92:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 800ed96:	e006      	b.n	800eda6 <ScheduleTx+0x16e>
    }

    // Try to send now
    return SendFrameOnChannel( MacCtx.Channel );
 800ed98:	4b05      	ldr	r3, [pc, #20]	; (800edb0 <ScheduleTx+0x178>)
 800ed9a:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800ed9e:	4618      	mov	r0, r3
 800eda0:	f000 fb28 	bl	800f3f4 <SendFrameOnChannel>
 800eda4:	4603      	mov	r3, r0
}
 800eda6:	4618      	mov	r0, r3
 800eda8:	3738      	adds	r7, #56	; 0x38
 800edaa:	46bd      	mov	sp, r7
 800edac:	bd80      	pop	{r7, pc}
 800edae:	bf00      	nop
 800edb0:	20000500 	.word	0x20000500
 800edb4:	20000988 	.word	0x20000988
 800edb8:	20000915 	.word	0x20000915
 800edbc:	20000868 	.word	0x20000868

0800edc0 <SecureFrame>:

static LoRaMacStatus_t SecureFrame( uint8_t txDr, uint8_t txCh )
{
 800edc0:	b580      	push	{r7, lr}
 800edc2:	b084      	sub	sp, #16
 800edc4:	af00      	add	r7, sp, #0
 800edc6:	4603      	mov	r3, r0
 800edc8:	460a      	mov	r2, r1
 800edca:	71fb      	strb	r3, [r7, #7]
 800edcc:	4613      	mov	r3, r2
 800edce:	71bb      	strb	r3, [r7, #6]
    LoRaMacCryptoStatus_t macCryptoStatus = LORAMAC_CRYPTO_ERROR;
 800edd0:	2313      	movs	r3, #19
 800edd2:	73fb      	strb	r3, [r7, #15]
    uint32_t fCntUp = 0;
 800edd4:	2300      	movs	r3, #0
 800edd6:	60bb      	str	r3, [r7, #8]

    switch( MacCtx.TxMsg.Type )
 800edd8:	4b25      	ldr	r3, [pc, #148]	; (800ee70 <SecureFrame+0xb0>)
 800edda:	f893 3104 	ldrb.w	r3, [r3, #260]	; 0x104
 800edde:	2b00      	cmp	r3, #0
 800ede0:	d002      	beq.n	800ede8 <SecureFrame+0x28>
 800ede2:	2b04      	cmp	r3, #4
 800ede4:	d011      	beq.n	800ee0a <SecureFrame+0x4a>
 800ede6:	e03b      	b.n	800ee60 <SecureFrame+0xa0>
    {
        case LORAMAC_MSG_TYPE_JOIN_REQUEST:
            macCryptoStatus = LoRaMacCryptoPrepareJoinRequest( &MacCtx.TxMsg.Message.JoinReq );
 800ede8:	4822      	ldr	r0, [pc, #136]	; (800ee74 <SecureFrame+0xb4>)
 800edea:	f003 fdad 	bl	8012948 <LoRaMacCryptoPrepareJoinRequest>
 800edee:	4603      	mov	r3, r0
 800edf0:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 800edf2:	7bfb      	ldrb	r3, [r7, #15]
 800edf4:	2b00      	cmp	r3, #0
 800edf6:	d001      	beq.n	800edfc <SecureFrame+0x3c>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800edf8:	2311      	movs	r3, #17
 800edfa:	e034      	b.n	800ee66 <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.JoinReq.BufSize;
 800edfc:	4b1c      	ldr	r3, [pc, #112]	; (800ee70 <SecureFrame+0xb0>)
 800edfe:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800ee02:	b29a      	uxth	r2, r3
 800ee04:	4b1a      	ldr	r3, [pc, #104]	; (800ee70 <SecureFrame+0xb0>)
 800ee06:	801a      	strh	r2, [r3, #0]
            break;
 800ee08:	e02c      	b.n	800ee64 <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_DATA:

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 800ee0a:	f107 0308 	add.w	r3, r7, #8
 800ee0e:	4618      	mov	r0, r3
 800ee10:	f003 fcd6 	bl	80127c0 <LoRaMacCryptoGetFCntUp>
 800ee14:	4603      	mov	r3, r0
 800ee16:	2b00      	cmp	r3, #0
 800ee18:	d001      	beq.n	800ee1e <SecureFrame+0x5e>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 800ee1a:	2312      	movs	r3, #18
 800ee1c:	e023      	b.n	800ee66 <SecureFrame+0xa6>
            }

            if( ( MacCtx.ChannelsNbTransCounter >= 1 ) || ( MacCtx.AckTimeoutRetriesCounter > 1 ) )
 800ee1e:	4b14      	ldr	r3, [pc, #80]	; (800ee70 <SecureFrame+0xb0>)
 800ee20:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800ee24:	2b00      	cmp	r3, #0
 800ee26:	d104      	bne.n	800ee32 <SecureFrame+0x72>
 800ee28:	4b11      	ldr	r3, [pc, #68]	; (800ee70 <SecureFrame+0xb0>)
 800ee2a:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 800ee2e:	2b01      	cmp	r3, #1
 800ee30:	d902      	bls.n	800ee38 <SecureFrame+0x78>
            {
                fCntUp -= 1;
 800ee32:	68bb      	ldr	r3, [r7, #8]
 800ee34:	3b01      	subs	r3, #1
 800ee36:	60bb      	str	r3, [r7, #8]
            }

            macCryptoStatus = LoRaMacCryptoSecureMessage( fCntUp, txDr, txCh, &MacCtx.TxMsg.Message.Data );
 800ee38:	68b8      	ldr	r0, [r7, #8]
 800ee3a:	79ba      	ldrb	r2, [r7, #6]
 800ee3c:	79f9      	ldrb	r1, [r7, #7]
 800ee3e:	4b0d      	ldr	r3, [pc, #52]	; (800ee74 <SecureFrame+0xb4>)
 800ee40:	f003 fe7a 	bl	8012b38 <LoRaMacCryptoSecureMessage>
 800ee44:	4603      	mov	r3, r0
 800ee46:	73fb      	strb	r3, [r7, #15]
            if( LORAMAC_CRYPTO_SUCCESS != macCryptoStatus )
 800ee48:	7bfb      	ldrb	r3, [r7, #15]
 800ee4a:	2b00      	cmp	r3, #0
 800ee4c:	d001      	beq.n	800ee52 <SecureFrame+0x92>
            {
                return LORAMAC_STATUS_CRYPTO_ERROR;
 800ee4e:	2311      	movs	r3, #17
 800ee50:	e009      	b.n	800ee66 <SecureFrame+0xa6>
            }
            MacCtx.PktBufferLen = MacCtx.TxMsg.Message.Data.BufSize;
 800ee52:	4b07      	ldr	r3, [pc, #28]	; (800ee70 <SecureFrame+0xb0>)
 800ee54:	f893 310c 	ldrb.w	r3, [r3, #268]	; 0x10c
 800ee58:	b29a      	uxth	r2, r3
 800ee5a:	4b05      	ldr	r3, [pc, #20]	; (800ee70 <SecureFrame+0xb0>)
 800ee5c:	801a      	strh	r2, [r3, #0]
            break;
 800ee5e:	e001      	b.n	800ee64 <SecureFrame+0xa4>
        case LORAMAC_MSG_TYPE_JOIN_ACCEPT:
        case LORAMAC_MSG_TYPE_UNDEF:
        default:
            return LORAMAC_STATUS_PARAMETER_INVALID;
 800ee60:	2303      	movs	r3, #3
 800ee62:	e000      	b.n	800ee66 <SecureFrame+0xa6>
    }
    return LORAMAC_STATUS_OK;
 800ee64:	2300      	movs	r3, #0
}
 800ee66:	4618      	mov	r0, r3
 800ee68:	3710      	adds	r7, #16
 800ee6a:	46bd      	mov	sp, r7
 800ee6c:	bd80      	pop	{r7, pc}
 800ee6e:	bf00      	nop
 800ee70:	20000500 	.word	0x20000500
 800ee74:	20000608 	.word	0x20000608

0800ee78 <CalculateBackOff>:

static void CalculateBackOff( void )
{
 800ee78:	b480      	push	{r7}
 800ee7a:	af00      	add	r7, sp, #0
    // Make sure that the calculation of the backoff time for the aggregated time off will only be done in
    // case the value is zero. It will be set to zero in the function RegionNextChannel.
    if( MacCtx.NvmCtx->AggregatedTimeOff == 0 )
 800ee7c:	4b0d      	ldr	r3, [pc, #52]	; (800eeb4 <CalculateBackOff+0x3c>)
 800ee7e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ee82:	f8d3 3154 	ldr.w	r3, [r3, #340]	; 0x154
 800ee86:	2b00      	cmp	r3, #0
 800ee88:	d10f      	bne.n	800eeaa <CalculateBackOff+0x32>
    {
        // Update aggregated time-off. This must be an assignment and no incremental
        // update as we do only calculate the time-off based on the last transmission
        MacCtx.NvmCtx->AggregatedTimeOff = ( MacCtx.TxTimeOnAir * MacCtx.NvmCtx->AggregatedDCycle - MacCtx.TxTimeOnAir );
 800ee8a:	4b0a      	ldr	r3, [pc, #40]	; (800eeb4 <CalculateBackOff+0x3c>)
 800ee8c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ee90:	f8b3 314c 	ldrh.w	r3, [r3, #332]	; 0x14c
 800ee94:	1e5a      	subs	r2, r3, #1
 800ee96:	4b07      	ldr	r3, [pc, #28]	; (800eeb4 <CalculateBackOff+0x3c>)
 800ee98:	f8d3 1418 	ldr.w	r1, [r3, #1048]	; 0x418
 800ee9c:	4b05      	ldr	r3, [pc, #20]	; (800eeb4 <CalculateBackOff+0x3c>)
 800ee9e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800eea2:	fb01 f202 	mul.w	r2, r1, r2
 800eea6:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154
    }
}
 800eeaa:	bf00      	nop
 800eeac:	46bd      	mov	sp, r7
 800eeae:	bc80      	pop	{r7}
 800eeb0:	4770      	bx	lr
 800eeb2:	bf00      	nop
 800eeb4:	20000500 	.word	0x20000500

0800eeb8 <RemoveMacCommands>:

static void RemoveMacCommands( LoRaMacRxSlot_t rxSlot, LoRaMacFrameCtrl_t fCtrl, Mcps_t request )
{
 800eeb8:	b580      	push	{r7, lr}
 800eeba:	b082      	sub	sp, #8
 800eebc:	af00      	add	r7, sp, #0
 800eebe:	4603      	mov	r3, r0
 800eec0:	7139      	strb	r1, [r7, #4]
 800eec2:	71fb      	strb	r3, [r7, #7]
 800eec4:	4613      	mov	r3, r2
 800eec6:	71bb      	strb	r3, [r7, #6]
    if( rxSlot == RX_SLOT_WIN_1 || rxSlot == RX_SLOT_WIN_2  )
 800eec8:	79fb      	ldrb	r3, [r7, #7]
 800eeca:	2b00      	cmp	r3, #0
 800eecc:	d002      	beq.n	800eed4 <RemoveMacCommands+0x1c>
 800eece:	79fb      	ldrb	r3, [r7, #7]
 800eed0:	2b01      	cmp	r3, #1
 800eed2:	d10d      	bne.n	800eef0 <RemoveMacCommands+0x38>
    {
        // Remove all sticky MAC commands answers since we can assume
        // that they have been received by the server.
        if( request == MCPS_CONFIRMED )
 800eed4:	79bb      	ldrb	r3, [r7, #6]
 800eed6:	2b01      	cmp	r3, #1
 800eed8:	d108      	bne.n	800eeec <RemoveMacCommands+0x34>
        {
            if( fCtrl.Bits.Ack == 1 )
 800eeda:	793b      	ldrb	r3, [r7, #4]
 800eedc:	f003 0320 	and.w	r3, r3, #32
 800eee0:	b2db      	uxtb	r3, r3
 800eee2:	2b00      	cmp	r3, #0
 800eee4:	d004      	beq.n	800eef0 <RemoveMacCommands+0x38>
            {  // For confirmed uplinks only if we have received an ACK.
                LoRaMacCommandsRemoveStickyAnsCmds( );
 800eee6:	f002 fdc3 	bl	8011a70 <LoRaMacCommandsRemoveStickyAnsCmds>
        else
        {
            LoRaMacCommandsRemoveStickyAnsCmds( );
        }
    }
}
 800eeea:	e001      	b.n	800eef0 <RemoveMacCommands+0x38>
            LoRaMacCommandsRemoveStickyAnsCmds( );
 800eeec:	f002 fdc0 	bl	8011a70 <LoRaMacCommandsRemoveStickyAnsCmds>
}
 800eef0:	bf00      	nop
 800eef2:	3708      	adds	r7, #8
 800eef4:	46bd      	mov	sp, r7
 800eef6:	bd80      	pop	{r7, pc}

0800eef8 <ResetMacParameters>:

static void ResetMacParameters( void )
{
 800eef8:	b5b0      	push	{r4, r5, r7, lr}
 800eefa:	b082      	sub	sp, #8
 800eefc:	af00      	add	r7, sp, #0
    MacCtx.NvmCtx->NetworkActivation = ACTIVATION_TYPE_NONE;
 800eefe:	4b6d      	ldr	r3, [pc, #436]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800ef00:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ef04:	2200      	movs	r2, #0
 800ef06:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164

    // ADR counter
    MacCtx.NvmCtx->AdrAckCounter = 0;
 800ef0a:	4b6a      	ldr	r3, [pc, #424]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800ef0c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ef10:	2200      	movs	r2, #0
 800ef12:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80

    MacCtx.ChannelsNbTransCounter = 0;
 800ef16:	4b67      	ldr	r3, [pc, #412]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800ef18:	2200      	movs	r2, #0
 800ef1a:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.AckTimeoutRetries = 1;
 800ef1e:	4b65      	ldr	r3, [pc, #404]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800ef20:	2201      	movs	r2, #1
 800ef22:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    MacCtx.AckTimeoutRetriesCounter = 1;
 800ef26:	4b63      	ldr	r3, [pc, #396]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800ef28:	2201      	movs	r2, #1
 800ef2a:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetry = false;
 800ef2e:	4b61      	ldr	r3, [pc, #388]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800ef30:	2200      	movs	r2, #0
 800ef32:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413

    MacCtx.NvmCtx->MaxDCycle = 0;
 800ef36:	4b5f      	ldr	r3, [pc, #380]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800ef38:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ef3c:	2200      	movs	r2, #0
 800ef3e:	f883 20c8 	strb.w	r2, [r3, #200]	; 0xc8
    MacCtx.NvmCtx->AggregatedDCycle = 1;
 800ef42:	4b5c      	ldr	r3, [pc, #368]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800ef44:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ef48:	2201      	movs	r2, #1
 800ef4a:	f8a3 214c 	strh.w	r2, [r3, #332]	; 0x14c

    MacCtx.NvmCtx->MacParams.ChannelsTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 800ef4e:	4b59      	ldr	r3, [pc, #356]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800ef50:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800ef54:	4b57      	ldr	r3, [pc, #348]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800ef56:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ef5a:	f992 2004 	ldrsb.w	r2, [r2, #4]
 800ef5e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
    MacCtx.NvmCtx->MacParams.ChannelsDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 800ef62:	4b54      	ldr	r3, [pc, #336]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800ef64:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800ef68:	4b52      	ldr	r3, [pc, #328]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800ef6a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ef6e:	f992 2005 	ldrsb.w	r2, [r2, #5]
 800ef72:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
    MacCtx.NvmCtx->MacParams.Rx1DrOffset = MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset;
 800ef76:	4b4f      	ldr	r3, [pc, #316]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800ef78:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800ef7c:	4b4d      	ldr	r3, [pc, #308]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800ef7e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ef82:	f892 2025 	ldrb.w	r2, [r2, #37]	; 0x25
 800ef86:	f883 20a5 	strb.w	r2, [r3, #165]	; 0xa5
    MacCtx.NvmCtx->MacParams.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 800ef8a:	4b4a      	ldr	r3, [pc, #296]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800ef8c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800ef90:	4b48      	ldr	r3, [pc, #288]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800ef92:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ef96:	33a8      	adds	r3, #168	; 0xa8
 800ef98:	3228      	adds	r2, #40	; 0x28
 800ef9a:	e892 0003 	ldmia.w	r2, {r0, r1}
 800ef9e:	e883 0003 	stmia.w	r3, {r0, r1}
    MacCtx.NvmCtx->MacParams.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 800efa2:	4b44      	ldr	r3, [pc, #272]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800efa4:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800efa8:	4b42      	ldr	r3, [pc, #264]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800efaa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800efae:	33b0      	adds	r3, #176	; 0xb0
 800efb0:	3230      	adds	r2, #48	; 0x30
 800efb2:	e892 0003 	ldmia.w	r2, {r0, r1}
 800efb6:	e883 0003 	stmia.w	r3, {r0, r1}
    MacCtx.NvmCtx->MacParams.UplinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime;
 800efba:	4b3e      	ldr	r3, [pc, #248]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800efbc:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800efc0:	4b3c      	ldr	r3, [pc, #240]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800efc2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800efc6:	f892 2038 	ldrb.w	r2, [r2, #56]	; 0x38
 800efca:	f883 20b8 	strb.w	r2, [r3, #184]	; 0xb8
    MacCtx.NvmCtx->MacParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime;
 800efce:	4b39      	ldr	r3, [pc, #228]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800efd0:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800efd4:	4b37      	ldr	r3, [pc, #220]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800efd6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800efda:	f892 2039 	ldrb.w	r2, [r2, #57]	; 0x39
 800efde:	f883 20b9 	strb.w	r2, [r3, #185]	; 0xb9
    MacCtx.NvmCtx->MacParams.MaxEirp = MacCtx.NvmCtx->MacParamsDefaults.MaxEirp;
 800efe2:	4b34      	ldr	r3, [pc, #208]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800efe4:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800efe8:	4b32      	ldr	r3, [pc, #200]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800efea:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800efee:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800eff0:	f8c3 20bc 	str.w	r2, [r3, #188]	; 0xbc
    MacCtx.NvmCtx->MacParams.AntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 800eff4:	4b2f      	ldr	r3, [pc, #188]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800eff6:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800effa:	4b2e      	ldr	r3, [pc, #184]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800effc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f000:	6c12      	ldr	r2, [r2, #64]	; 0x40
 800f002:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0

    MacCtx.NodeAckRequested = false;
 800f006:	4b2b      	ldr	r3, [pc, #172]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800f008:	2200      	movs	r2, #0
 800f00a:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.NvmCtx->SrvAckRequested = false;
 800f00e:	4b29      	ldr	r3, [pc, #164]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800f010:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f014:	2200      	movs	r2, #0
 800f016:	f883 214b 	strb.w	r2, [r3, #331]	; 0x14b

    // Reset to application defaults
    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESET_TO_DEFAULT_CHANNELS;
 800f01a:	2301      	movs	r3, #1
 800f01c:	713b      	strb	r3, [r7, #4]
    params.NvmCtx = NULL;
 800f01e:	2300      	movs	r3, #0
 800f020:	603b      	str	r3, [r7, #0]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 800f022:	4b24      	ldr	r3, [pc, #144]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800f024:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f028:	781b      	ldrb	r3, [r3, #0]
 800f02a:	463a      	mov	r2, r7
 800f02c:	4611      	mov	r1, r2
 800f02e:	4618      	mov	r0, r3
 800f030:	f004 fa60 	bl	80134f4 <RegionInitDefaults>

    // Initialize channel index.
    MacCtx.Channel = 0;
 800f034:	4b1f      	ldr	r3, [pc, #124]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800f036:	2200      	movs	r2, #0
 800f038:	f883 2415 	strb.w	r2, [r3, #1045]	; 0x415

    // Initialize Rx2 config parameters.
    MacCtx.RxWindow2Config.Channel = MacCtx.Channel;
 800f03c:	4b1d      	ldr	r3, [pc, #116]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800f03e:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800f042:	4b1c      	ldr	r3, [pc, #112]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800f044:	f883 23cc 	strb.w	r2, [r3, #972]	; 0x3cc
    MacCtx.RxWindow2Config.Frequency = MacCtx.NvmCtx->MacParams.Rx2Channel.Frequency;
 800f048:	4b1a      	ldr	r3, [pc, #104]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800f04a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f04e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	; 0xa8
 800f052:	4a18      	ldr	r2, [pc, #96]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800f054:	f8c2 33d0 	str.w	r3, [r2, #976]	; 0x3d0
    MacCtx.RxWindow2Config.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800f058:	4b16      	ldr	r3, [pc, #88]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800f05a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f05e:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800f062:	4b14      	ldr	r3, [pc, #80]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800f064:	f883 23dc 	strb.w	r2, [r3, #988]	; 0x3dc
    MacCtx.RxWindow2Config.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800f068:	4b12      	ldr	r3, [pc, #72]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800f06a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f06e:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800f072:	4b10      	ldr	r3, [pc, #64]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800f074:	f883 23dd 	strb.w	r2, [r3, #989]	; 0x3dd
    MacCtx.RxWindow2Config.RxContinuous = false;
 800f078:	4b0e      	ldr	r3, [pc, #56]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800f07a:	2200      	movs	r2, #0
 800f07c:	f883 23de 	strb.w	r2, [r3, #990]	; 0x3de
    MacCtx.RxWindow2Config.RxSlot = RX_SLOT_WIN_2;
 800f080:	4b0c      	ldr	r3, [pc, #48]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800f082:	2201      	movs	r2, #1
 800f084:	f883 23df 	strb.w	r2, [r3, #991]	; 0x3df

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig = MacCtx.RxWindow2Config;
 800f088:	4a0a      	ldr	r2, [pc, #40]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800f08a:	4b0a      	ldr	r3, [pc, #40]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800f08c:	f502 7478 	add.w	r4, r2, #992	; 0x3e0
 800f090:	f503 7573 	add.w	r5, r3, #972	; 0x3cc
 800f094:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800f096:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800f098:	682b      	ldr	r3, [r5, #0]
 800f09a:	6023      	str	r3, [r4, #0]
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800f09c:	4b05      	ldr	r3, [pc, #20]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800f09e:	2201      	movs	r2, #1
 800f0a0:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800f0a4:	4b03      	ldr	r3, [pc, #12]	; (800f0b4 <ResetMacParameters+0x1bc>)
 800f0a6:	2202      	movs	r2, #2
 800f0a8:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

}
 800f0ac:	bf00      	nop
 800f0ae:	3708      	adds	r7, #8
 800f0b0:	46bd      	mov	sp, r7
 800f0b2:	bdb0      	pop	{r4, r5, r7, pc}
 800f0b4:	20000500 	.word	0x20000500

0800f0b8 <RxWindowSetup>:
 *
 * \param [IN] rxTimer  Window timer to be topped.
 * \param [IN] rxConfig Window parameters to be setup
 */
static void RxWindowSetup( TimerEvent_t* rxTimer, RxConfigParams_t* rxConfig )
{
 800f0b8:	b580      	push	{r7, lr}
 800f0ba:	b082      	sub	sp, #8
 800f0bc:	af00      	add	r7, sp, #0
 800f0be:	6078      	str	r0, [r7, #4]
 800f0c0:	6039      	str	r1, [r7, #0]
    TimerStop( rxTimer );
 800f0c2:	6878      	ldr	r0, [r7, #4]
 800f0c4:	f00a fa88 	bl	80195d8 <UTIL_TIMER_Stop>

    // Ensure the radio is Idle
    Radio.Standby( );
 800f0c8:	4b10      	ldr	r3, [pc, #64]	; (800f10c <RxWindowSetup+0x54>)
 800f0ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f0cc:	4798      	blx	r3

    if( RegionRxConfig( MacCtx.NvmCtx->Region, rxConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 800f0ce:	4b10      	ldr	r3, [pc, #64]	; (800f110 <RxWindowSetup+0x58>)
 800f0d0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f0d4:	781b      	ldrb	r3, [r3, #0]
 800f0d6:	4a0f      	ldr	r2, [pc, #60]	; (800f114 <RxWindowSetup+0x5c>)
 800f0d8:	6839      	ldr	r1, [r7, #0]
 800f0da:	4618      	mov	r0, r3
 800f0dc:	f004 fa85 	bl	80135ea <RegionRxConfig>
 800f0e0:	4603      	mov	r3, r0
 800f0e2:	2b00      	cmp	r3, #0
 800f0e4:	d00d      	beq.n	800f102 <RxWindowSetup+0x4a>
    {
        Radio.Rx( MacCtx.NvmCtx->MacParams.MaxRxWindow );
 800f0e6:	4b09      	ldr	r3, [pc, #36]	; (800f10c <RxWindowSetup+0x54>)
 800f0e8:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f0ea:	4a09      	ldr	r2, [pc, #36]	; (800f110 <RxWindowSetup+0x58>)
 800f0ec:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 800f0f0:	f8d2 2090 	ldr.w	r2, [r2, #144]	; 0x90
 800f0f4:	4610      	mov	r0, r2
 800f0f6:	4798      	blx	r3
        MacCtx.RxSlot = rxConfig->RxSlot;
 800f0f8:	683b      	ldr	r3, [r7, #0]
 800f0fa:	7cda      	ldrb	r2, [r3, #19]
 800f0fc:	4b04      	ldr	r3, [pc, #16]	; (800f110 <RxWindowSetup+0x58>)
 800f0fe:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 800f102:	bf00      	nop
 800f104:	3708      	adds	r7, #8
 800f106:	46bd      	mov	sp, r7
 800f108:	bd80      	pop	{r7, pc}
 800f10a:	bf00      	nop
 800f10c:	0801ae9c 	.word	0x0801ae9c
 800f110:	20000500 	.word	0x20000500
 800f114:	20000920 	.word	0x20000920

0800f118 <OpenContinuousRxCWindow>:

static void OpenContinuousRxCWindow( void )
{
 800f118:	b590      	push	{r4, r7, lr}
 800f11a:	b083      	sub	sp, #12
 800f11c:	af02      	add	r7, sp, #8
    // Compute RxC windows parameters
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800f11e:	4b1d      	ldr	r3, [pc, #116]	; (800f194 <OpenContinuousRxCWindow+0x7c>)
 800f120:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f124:	7818      	ldrb	r0, [r3, #0]
                                     MacCtx.NvmCtx->MacParams.RxCChannel.Datarate,
 800f126:	4b1b      	ldr	r3, [pc, #108]	; (800f194 <OpenContinuousRxCWindow+0x7c>)
 800f128:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f12c:	f893 30b4 	ldrb.w	r3, [r3, #180]	; 0xb4
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800f130:	b259      	sxtb	r1, r3
                                     MacCtx.NvmCtx->MacParams.MinRxSymbols,
 800f132:	4b18      	ldr	r3, [pc, #96]	; (800f194 <OpenContinuousRxCWindow+0x7c>)
 800f134:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800f138:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
                                     MacCtx.NvmCtx->MacParams.SystemMaxRxError,
 800f13c:	4b15      	ldr	r3, [pc, #84]	; (800f194 <OpenContinuousRxCWindow+0x7c>)
 800f13e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
    RegionComputeRxWindowParameters( MacCtx.NvmCtx->Region,
 800f142:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800f146:	4c14      	ldr	r4, [pc, #80]	; (800f198 <OpenContinuousRxCWindow+0x80>)
 800f148:	9400      	str	r4, [sp, #0]
 800f14a:	f004 fa34 	bl	80135b6 <RegionComputeRxWindowParameters>
                                     &MacCtx.RxWindowCConfig );

    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800f14e:	4b11      	ldr	r3, [pc, #68]	; (800f194 <OpenContinuousRxCWindow+0x7c>)
 800f150:	2202      	movs	r2, #2
 800f152:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3
    // Setup continuous listening
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800f156:	4b0f      	ldr	r3, [pc, #60]	; (800f194 <OpenContinuousRxCWindow+0x7c>)
 800f158:	2201      	movs	r2, #1
 800f15a:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2

    // At this point the Radio should be idle.
    // Thus, there is no need to set the radio in standby mode.
    if( RegionRxConfig( MacCtx.NvmCtx->Region, &MacCtx.RxWindowCConfig, ( int8_t* )&MacCtx.McpsIndication.RxDatarate ) == true )
 800f15e:	4b0d      	ldr	r3, [pc, #52]	; (800f194 <OpenContinuousRxCWindow+0x7c>)
 800f160:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f164:	781b      	ldrb	r3, [r3, #0]
 800f166:	4a0d      	ldr	r2, [pc, #52]	; (800f19c <OpenContinuousRxCWindow+0x84>)
 800f168:	490b      	ldr	r1, [pc, #44]	; (800f198 <OpenContinuousRxCWindow+0x80>)
 800f16a:	4618      	mov	r0, r3
 800f16c:	f004 fa3d 	bl	80135ea <RegionRxConfig>
 800f170:	4603      	mov	r3, r0
 800f172:	2b00      	cmp	r3, #0
 800f174:	d009      	beq.n	800f18a <OpenContinuousRxCWindow+0x72>
    {
        Radio.Rx( 0 ); // Continuous mode
 800f176:	4b0a      	ldr	r3, [pc, #40]	; (800f1a0 <OpenContinuousRxCWindow+0x88>)
 800f178:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800f17a:	2000      	movs	r0, #0
 800f17c:	4798      	blx	r3
        MacCtx.RxSlot = MacCtx.RxWindowCConfig.RxSlot;
 800f17e:	4b05      	ldr	r3, [pc, #20]	; (800f194 <OpenContinuousRxCWindow+0x7c>)
 800f180:	f893 23f3 	ldrb.w	r2, [r3, #1011]	; 0x3f3
 800f184:	4b03      	ldr	r3, [pc, #12]	; (800f194 <OpenContinuousRxCWindow+0x7c>)
 800f186:	f883 2480 	strb.w	r2, [r3, #1152]	; 0x480
    }
}
 800f18a:	bf00      	nop
 800f18c:	3704      	adds	r7, #4
 800f18e:	46bd      	mov	sp, r7
 800f190:	bd90      	pop	{r4, r7, pc}
 800f192:	bf00      	nop
 800f194:	20000500 	.word	0x20000500
 800f198:	200008e0 	.word	0x200008e0
 800f19c:	20000920 	.word	0x20000920
 800f1a0:	0801ae9c 	.word	0x0801ae9c

0800f1a4 <PrepareFrame>:

static LoRaMacStatus_t PrepareFrame( LoRaMacHeader_t* macHdr, LoRaMacFrameCtrl_t* fCtrl, uint8_t fPort, void* fBuffer, uint16_t fBufferSize )
{
 800f1a4:	b580      	push	{r7, lr}
 800f1a6:	b088      	sub	sp, #32
 800f1a8:	af00      	add	r7, sp, #0
 800f1aa:	60f8      	str	r0, [r7, #12]
 800f1ac:	60b9      	str	r1, [r7, #8]
 800f1ae:	603b      	str	r3, [r7, #0]
 800f1b0:	4613      	mov	r3, r2
 800f1b2:	71fb      	strb	r3, [r7, #7]
    MacCtx.PktBufferLen = 0;
 800f1b4:	4b8a      	ldr	r3, [pc, #552]	; (800f3e0 <PrepareFrame+0x23c>)
 800f1b6:	2200      	movs	r2, #0
 800f1b8:	801a      	strh	r2, [r3, #0]
    MacCtx.NodeAckRequested = false;
 800f1ba:	4b89      	ldr	r3, [pc, #548]	; (800f3e0 <PrepareFrame+0x23c>)
 800f1bc:	2200      	movs	r2, #0
 800f1be:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    uint32_t fCntUp = 0;
 800f1c2:	2300      	movs	r3, #0
 800f1c4:	61bb      	str	r3, [r7, #24]
    size_t macCmdsSize = 0;
 800f1c6:	2300      	movs	r3, #0
 800f1c8:	617b      	str	r3, [r7, #20]
    uint8_t availableSize = 0;
 800f1ca:	2300      	movs	r3, #0
 800f1cc:	77fb      	strb	r3, [r7, #31]

    if( fBuffer == NULL )
 800f1ce:	683b      	ldr	r3, [r7, #0]
 800f1d0:	2b00      	cmp	r3, #0
 800f1d2:	d101      	bne.n	800f1d8 <PrepareFrame+0x34>
    {
        fBufferSize = 0;
 800f1d4:	2300      	movs	r3, #0
 800f1d6:	853b      	strh	r3, [r7, #40]	; 0x28
    }

    memcpy1( MacCtx.AppData, ( uint8_t* ) fBuffer, fBufferSize );
 800f1d8:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f1da:	461a      	mov	r2, r3
 800f1dc:	6839      	ldr	r1, [r7, #0]
 800f1de:	4881      	ldr	r0, [pc, #516]	; (800f3e4 <PrepareFrame+0x240>)
 800f1e0:	f006 faf7 	bl	80157d2 <memcpy1>
    MacCtx.AppDataSize = fBufferSize;
 800f1e4:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800f1e6:	b2da      	uxtb	r2, r3
 800f1e8:	4b7d      	ldr	r3, [pc, #500]	; (800f3e0 <PrepareFrame+0x23c>)
 800f1ea:	f883 2237 	strb.w	r2, [r3, #567]	; 0x237
    MacCtx.PktBuffer[0] = macHdr->Value;
 800f1ee:	68fb      	ldr	r3, [r7, #12]
 800f1f0:	781a      	ldrb	r2, [r3, #0]
 800f1f2:	4b7b      	ldr	r3, [pc, #492]	; (800f3e0 <PrepareFrame+0x23c>)
 800f1f4:	709a      	strb	r2, [r3, #2]

    switch( macHdr->Bits.MType )
 800f1f6:	68fb      	ldr	r3, [r7, #12]
 800f1f8:	781b      	ldrb	r3, [r3, #0]
 800f1fa:	f3c3 1342 	ubfx	r3, r3, #5, #3
 800f1fe:	b2db      	uxtb	r3, r3
 800f200:	2b07      	cmp	r3, #7
 800f202:	f000 80c8 	beq.w	800f396 <PrepareFrame+0x1f2>
 800f206:	2b07      	cmp	r3, #7
 800f208:	f300 80df 	bgt.w	800f3ca <PrepareFrame+0x226>
 800f20c:	2b02      	cmp	r3, #2
 800f20e:	d006      	beq.n	800f21e <PrepareFrame+0x7a>
 800f210:	2b04      	cmp	r3, #4
 800f212:	f040 80da 	bne.w	800f3ca <PrepareFrame+0x226>
    {
        case FRAME_TYPE_DATA_CONFIRMED_UP:
            MacCtx.NodeAckRequested = true;
 800f216:	4b72      	ldr	r3, [pc, #456]	; (800f3e0 <PrepareFrame+0x23c>)
 800f218:	2201      	movs	r2, #1
 800f21a:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            // Intentional fall through
        case FRAME_TYPE_DATA_UNCONFIRMED_UP:
            MacCtx.TxMsg.Type = LORAMAC_MSG_TYPE_DATA;
 800f21e:	4b70      	ldr	r3, [pc, #448]	; (800f3e0 <PrepareFrame+0x23c>)
 800f220:	2204      	movs	r2, #4
 800f222:	f883 2104 	strb.w	r2, [r3, #260]	; 0x104
            MacCtx.TxMsg.Message.Data.Buffer = MacCtx.PktBuffer;
 800f226:	4b6e      	ldr	r3, [pc, #440]	; (800f3e0 <PrepareFrame+0x23c>)
 800f228:	4a6f      	ldr	r2, [pc, #444]	; (800f3e8 <PrepareFrame+0x244>)
 800f22a:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
            MacCtx.TxMsg.Message.Data.BufSize = LORAMAC_PHY_MAXPAYLOAD;
 800f22e:	4b6c      	ldr	r3, [pc, #432]	; (800f3e0 <PrepareFrame+0x23c>)
 800f230:	22ff      	movs	r2, #255	; 0xff
 800f232:	f883 210c 	strb.w	r2, [r3, #268]	; 0x10c
            MacCtx.TxMsg.Message.Data.MHDR.Value = macHdr->Value;
 800f236:	68fb      	ldr	r3, [r7, #12]
 800f238:	781a      	ldrb	r2, [r3, #0]
 800f23a:	4b69      	ldr	r3, [pc, #420]	; (800f3e0 <PrepareFrame+0x23c>)
 800f23c:	f883 210d 	strb.w	r2, [r3, #269]	; 0x10d
            MacCtx.TxMsg.Message.Data.FPort = fPort;
 800f240:	4a67      	ldr	r2, [pc, #412]	; (800f3e0 <PrepareFrame+0x23c>)
 800f242:	79fb      	ldrb	r3, [r7, #7]
 800f244:	f882 3128 	strb.w	r3, [r2, #296]	; 0x128
            MacCtx.TxMsg.Message.Data.FHDR.DevAddr = MacCtx.NvmCtx->DevAddr;
 800f248:	4b65      	ldr	r3, [pc, #404]	; (800f3e0 <PrepareFrame+0x23c>)
 800f24a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f24e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800f250:	4a63      	ldr	r2, [pc, #396]	; (800f3e0 <PrepareFrame+0x23c>)
 800f252:	f8c2 3110 	str.w	r3, [r2, #272]	; 0x110
            MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 800f256:	68bb      	ldr	r3, [r7, #8]
 800f258:	781a      	ldrb	r2, [r3, #0]
 800f25a:	4b61      	ldr	r3, [pc, #388]	; (800f3e0 <PrepareFrame+0x23c>)
 800f25c:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
            MacCtx.TxMsg.Message.Data.FRMPayloadSize = MacCtx.AppDataSize;
 800f260:	4b5f      	ldr	r3, [pc, #380]	; (800f3e0 <PrepareFrame+0x23c>)
 800f262:	f893 2237 	ldrb.w	r2, [r3, #567]	; 0x237
 800f266:	4b5e      	ldr	r3, [pc, #376]	; (800f3e0 <PrepareFrame+0x23c>)
 800f268:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.AppData;
 800f26c:	4b5c      	ldr	r3, [pc, #368]	; (800f3e0 <PrepareFrame+0x23c>)
 800f26e:	4a5d      	ldr	r2, [pc, #372]	; (800f3e4 <PrepareFrame+0x240>)
 800f270:	f8c3 212c 	str.w	r2, [r3, #300]	; 0x12c

            if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoGetFCntUp( &fCntUp ) )
 800f274:	f107 0318 	add.w	r3, r7, #24
 800f278:	4618      	mov	r0, r3
 800f27a:	f003 faa1 	bl	80127c0 <LoRaMacCryptoGetFCntUp>
 800f27e:	4603      	mov	r3, r0
 800f280:	2b00      	cmp	r3, #0
 800f282:	d001      	beq.n	800f288 <PrepareFrame+0xe4>
            {
                return LORAMAC_STATUS_FCNT_HANDLER_ERROR;
 800f284:	2312      	movs	r3, #18
 800f286:	e0a6      	b.n	800f3d6 <PrepareFrame+0x232>
            }
            MacCtx.TxMsg.Message.Data.FHDR.FCnt = ( uint16_t )fCntUp;
 800f288:	69bb      	ldr	r3, [r7, #24]
 800f28a:	b29a      	uxth	r2, r3
 800f28c:	4b54      	ldr	r3, [pc, #336]	; (800f3e0 <PrepareFrame+0x23c>)
 800f28e:	f8a3 2116 	strh.w	r2, [r3, #278]	; 0x116

            // Reset confirm parameters
            MacCtx.McpsConfirm.NbRetries = 0;
 800f292:	4b53      	ldr	r3, [pc, #332]	; (800f3e0 <PrepareFrame+0x23c>)
 800f294:	2200      	movs	r2, #0
 800f296:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
            MacCtx.McpsConfirm.AckReceived = false;
 800f29a:	4b51      	ldr	r3, [pc, #324]	; (800f3e0 <PrepareFrame+0x23c>)
 800f29c:	2200      	movs	r2, #0
 800f29e:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
            MacCtx.McpsConfirm.UpLinkCounter = fCntUp;
 800f2a2:	69bb      	ldr	r3, [r7, #24]
 800f2a4:	4a4e      	ldr	r2, [pc, #312]	; (800f3e0 <PrepareFrame+0x23c>)
 800f2a6:	f8c2 3448 	str.w	r3, [r2, #1096]	; 0x448

            // Handle the MAC commands if there are any available
            if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 800f2aa:	f107 0314 	add.w	r3, r7, #20
 800f2ae:	4618      	mov	r0, r3
 800f2b0:	f002 fc02 	bl	8011ab8 <LoRaMacCommandsGetSizeSerializedCmds>
 800f2b4:	4603      	mov	r3, r0
 800f2b6:	2b00      	cmp	r3, #0
 800f2b8:	d001      	beq.n	800f2be <PrepareFrame+0x11a>
            {
                return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800f2ba:	2313      	movs	r3, #19
 800f2bc:	e08b      	b.n	800f3d6 <PrepareFrame+0x232>
            }

            if( macCmdsSize > 0 )
 800f2be:	697b      	ldr	r3, [r7, #20]
 800f2c0:	2b00      	cmp	r3, #0
 800f2c2:	f000 8084 	beq.w	800f3ce <PrepareFrame+0x22a>
            {
                availableSize = GetMaxAppPayloadWithoutFOptsLength( MacCtx.NvmCtx->MacParams.ChannelsDatarate );
 800f2c6:	4b46      	ldr	r3, [pc, #280]	; (800f3e0 <PrepareFrame+0x23c>)
 800f2c8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f2cc:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800f2d0:	4618      	mov	r0, r3
 800f2d2:	f7fe fd0f 	bl	800dcf4 <GetMaxAppPayloadWithoutFOptsLength>
 800f2d6:	4603      	mov	r3, r0
 800f2d8:	77fb      	strb	r3, [r7, #31]

                // There is application payload available and the MAC commands fit into FOpts field.
                if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize <= LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 800f2da:	4b41      	ldr	r3, [pc, #260]	; (800f3e0 <PrepareFrame+0x23c>)
 800f2dc:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800f2e0:	2b00      	cmp	r3, #0
 800f2e2:	d01d      	beq.n	800f320 <PrepareFrame+0x17c>
 800f2e4:	697b      	ldr	r3, [r7, #20]
 800f2e6:	2b0f      	cmp	r3, #15
 800f2e8:	d81a      	bhi.n	800f320 <PrepareFrame+0x17c>
                {
                    if( LoRaMacCommandsSerializeCmds( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH, &macCmdsSize, MacCtx.TxMsg.Message.Data.FHDR.FOpts ) != LORAMAC_COMMANDS_SUCCESS )
 800f2ea:	f107 0314 	add.w	r3, r7, #20
 800f2ee:	4a3f      	ldr	r2, [pc, #252]	; (800f3ec <PrepareFrame+0x248>)
 800f2f0:	4619      	mov	r1, r3
 800f2f2:	200f      	movs	r0, #15
 800f2f4:	f002 fbf6 	bl	8011ae4 <LoRaMacCommandsSerializeCmds>
 800f2f8:	4603      	mov	r3, r0
 800f2fa:	2b00      	cmp	r3, #0
 800f2fc:	d001      	beq.n	800f302 <PrepareFrame+0x15e>
                    {
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800f2fe:	2313      	movs	r3, #19
 800f300:	e069      	b.n	800f3d6 <PrepareFrame+0x232>
                    }
                    fCtrl->Bits.FOptsLen = macCmdsSize;
 800f302:	697b      	ldr	r3, [r7, #20]
 800f304:	f003 030f 	and.w	r3, r3, #15
 800f308:	b2d9      	uxtb	r1, r3
 800f30a:	68ba      	ldr	r2, [r7, #8]
 800f30c:	7813      	ldrb	r3, [r2, #0]
 800f30e:	f361 0303 	bfi	r3, r1, #0, #4
 800f312:	7013      	strb	r3, [r2, #0]
                    // Update FCtrl field with new value of FOptionsLength
                    MacCtx.TxMsg.Message.Data.FHDR.FCtrl.Value = fCtrl->Value;
 800f314:	68bb      	ldr	r3, [r7, #8]
 800f316:	781a      	ldrb	r2, [r3, #0]
 800f318:	4b31      	ldr	r3, [pc, #196]	; (800f3e0 <PrepareFrame+0x23c>)
 800f31a:	f883 2114 	strb.w	r2, [r3, #276]	; 0x114
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
                }
            }

            break;
 800f31e:	e056      	b.n	800f3ce <PrepareFrame+0x22a>
                else if( ( MacCtx.AppDataSize > 0 ) && ( macCmdsSize > LORA_MAC_COMMAND_MAX_FOPTS_LENGTH ) )
 800f320:	4b2f      	ldr	r3, [pc, #188]	; (800f3e0 <PrepareFrame+0x23c>)
 800f322:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800f326:	2b00      	cmp	r3, #0
 800f328:	d014      	beq.n	800f354 <PrepareFrame+0x1b0>
 800f32a:	697b      	ldr	r3, [r7, #20]
 800f32c:	2b0f      	cmp	r3, #15
 800f32e:	d911      	bls.n	800f354 <PrepareFrame+0x1b0>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 800f330:	7ff8      	ldrb	r0, [r7, #31]
 800f332:	4b2b      	ldr	r3, [pc, #172]	; (800f3e0 <PrepareFrame+0x23c>)
 800f334:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f338:	f103 02cb 	add.w	r2, r3, #203	; 0xcb
 800f33c:	f107 0314 	add.w	r3, r7, #20
 800f340:	4619      	mov	r1, r3
 800f342:	f002 fbcf 	bl	8011ae4 <LoRaMacCommandsSerializeCmds>
 800f346:	4603      	mov	r3, r0
 800f348:	2b00      	cmp	r3, #0
 800f34a:	d001      	beq.n	800f350 <PrepareFrame+0x1ac>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800f34c:	2313      	movs	r3, #19
 800f34e:	e042      	b.n	800f3d6 <PrepareFrame+0x232>
                    return LORAMAC_STATUS_SKIPPED_APP_DATA;
 800f350:	230a      	movs	r3, #10
 800f352:	e040      	b.n	800f3d6 <PrepareFrame+0x232>
                    if( LoRaMacCommandsSerializeCmds( availableSize, &macCmdsSize, MacCtx.NvmCtx->MacCommandsBuffer ) != LORAMAC_COMMANDS_SUCCESS )
 800f354:	7ff8      	ldrb	r0, [r7, #31]
 800f356:	4b22      	ldr	r3, [pc, #136]	; (800f3e0 <PrepareFrame+0x23c>)
 800f358:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f35c:	f103 02cb 	add.w	r2, r3, #203	; 0xcb
 800f360:	f107 0314 	add.w	r3, r7, #20
 800f364:	4619      	mov	r1, r3
 800f366:	f002 fbbd 	bl	8011ae4 <LoRaMacCommandsSerializeCmds>
 800f36a:	4603      	mov	r3, r0
 800f36c:	2b00      	cmp	r3, #0
 800f36e:	d001      	beq.n	800f374 <PrepareFrame+0x1d0>
                        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800f370:	2313      	movs	r3, #19
 800f372:	e030      	b.n	800f3d6 <PrepareFrame+0x232>
                    MacCtx.TxMsg.Message.Data.FPort = 0;
 800f374:	4b1a      	ldr	r3, [pc, #104]	; (800f3e0 <PrepareFrame+0x23c>)
 800f376:	2200      	movs	r2, #0
 800f378:	f883 2128 	strb.w	r2, [r3, #296]	; 0x128
                    MacCtx.TxMsg.Message.Data.FRMPayload = MacCtx.NvmCtx->MacCommandsBuffer;
 800f37c:	4b18      	ldr	r3, [pc, #96]	; (800f3e0 <PrepareFrame+0x23c>)
 800f37e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f382:	33cb      	adds	r3, #203	; 0xcb
 800f384:	4a16      	ldr	r2, [pc, #88]	; (800f3e0 <PrepareFrame+0x23c>)
 800f386:	f8c2 312c 	str.w	r3, [r2, #300]	; 0x12c
                    MacCtx.TxMsg.Message.Data.FRMPayloadSize = macCmdsSize;
 800f38a:	697b      	ldr	r3, [r7, #20]
 800f38c:	b2da      	uxtb	r2, r3
 800f38e:	4b14      	ldr	r3, [pc, #80]	; (800f3e0 <PrepareFrame+0x23c>)
 800f390:	f883 2130 	strb.w	r2, [r3, #304]	; 0x130
            break;
 800f394:	e01b      	b.n	800f3ce <PrepareFrame+0x22a>
        case FRAME_TYPE_PROPRIETARY:
            if( ( fBuffer != NULL ) && ( MacCtx.AppDataSize > 0 ) )
 800f396:	683b      	ldr	r3, [r7, #0]
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d01a      	beq.n	800f3d2 <PrepareFrame+0x22e>
 800f39c:	4b10      	ldr	r3, [pc, #64]	; (800f3e0 <PrepareFrame+0x23c>)
 800f39e:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800f3a2:	2b00      	cmp	r3, #0
 800f3a4:	d015      	beq.n	800f3d2 <PrepareFrame+0x22e>
            {
                memcpy1( MacCtx.PktBuffer + LORAMAC_MHDR_FIELD_SIZE, ( uint8_t* ) fBuffer, MacCtx.AppDataSize );
 800f3a6:	4812      	ldr	r0, [pc, #72]	; (800f3f0 <PrepareFrame+0x24c>)
 800f3a8:	4b0d      	ldr	r3, [pc, #52]	; (800f3e0 <PrepareFrame+0x23c>)
 800f3aa:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800f3ae:	b29b      	uxth	r3, r3
 800f3b0:	461a      	mov	r2, r3
 800f3b2:	6839      	ldr	r1, [r7, #0]
 800f3b4:	f006 fa0d 	bl	80157d2 <memcpy1>
                MacCtx.PktBufferLen = LORAMAC_MHDR_FIELD_SIZE + MacCtx.AppDataSize;
 800f3b8:	4b09      	ldr	r3, [pc, #36]	; (800f3e0 <PrepareFrame+0x23c>)
 800f3ba:	f893 3237 	ldrb.w	r3, [r3, #567]	; 0x237
 800f3be:	b29b      	uxth	r3, r3
 800f3c0:	3301      	adds	r3, #1
 800f3c2:	b29a      	uxth	r2, r3
 800f3c4:	4b06      	ldr	r3, [pc, #24]	; (800f3e0 <PrepareFrame+0x23c>)
 800f3c6:	801a      	strh	r2, [r3, #0]
            }
            break;
 800f3c8:	e003      	b.n	800f3d2 <PrepareFrame+0x22e>
        default:
            return LORAMAC_STATUS_SERVICE_UNKNOWN;
 800f3ca:	2302      	movs	r3, #2
 800f3cc:	e003      	b.n	800f3d6 <PrepareFrame+0x232>
            break;
 800f3ce:	bf00      	nop
 800f3d0:	e000      	b.n	800f3d4 <PrepareFrame+0x230>
            break;
 800f3d2:	bf00      	nop
    }

    return LORAMAC_STATUS_OK;
 800f3d4:	2300      	movs	r3, #0
}
 800f3d6:	4618      	mov	r0, r3
 800f3d8:	3720      	adds	r7, #32
 800f3da:	46bd      	mov	sp, r7
 800f3dc:	bd80      	pop	{r7, pc}
 800f3de:	bf00      	nop
 800f3e0:	20000500 	.word	0x20000500
 800f3e4:	20000638 	.word	0x20000638
 800f3e8:	20000502 	.word	0x20000502
 800f3ec:	20000618 	.word	0x20000618
 800f3f0:	20000503 	.word	0x20000503

0800f3f4 <SendFrameOnChannel>:

static LoRaMacStatus_t SendFrameOnChannel( uint8_t channel )
{
 800f3f4:	b580      	push	{r7, lr}
 800f3f6:	b08a      	sub	sp, #40	; 0x28
 800f3f8:	af00      	add	r7, sp, #0
 800f3fa:	4603      	mov	r3, r0
 800f3fc:	71fb      	strb	r3, [r7, #7]
    LoRaMacStatus_t status = LORAMAC_STATUS_PARAMETER_INVALID;
 800f3fe:	2303      	movs	r3, #3
 800f400:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    TxConfigParams_t txConfig;
    int8_t txPower = 0;
 800f404:	2300      	movs	r3, #0
 800f406:	73fb      	strb	r3, [r7, #15]

    txConfig.Channel = channel;
 800f408:	79fb      	ldrb	r3, [r7, #7]
 800f40a:	743b      	strb	r3, [r7, #16]
    txConfig.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800f40c:	4b4f      	ldr	r3, [pc, #316]	; (800f54c <SendFrameOnChannel+0x158>)
 800f40e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f412:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800f416:	747b      	strb	r3, [r7, #17]
    txConfig.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800f418:	4b4c      	ldr	r3, [pc, #304]	; (800f54c <SendFrameOnChannel+0x158>)
 800f41a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f41e:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800f422:	74bb      	strb	r3, [r7, #18]
    txConfig.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 800f424:	4b49      	ldr	r3, [pc, #292]	; (800f54c <SendFrameOnChannel+0x158>)
 800f426:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f42a:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800f42e:	617b      	str	r3, [r7, #20]
    txConfig.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 800f430:	4b46      	ldr	r3, [pc, #280]	; (800f54c <SendFrameOnChannel+0x158>)
 800f432:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f436:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800f43a:	61bb      	str	r3, [r7, #24]
    txConfig.PktLen = MacCtx.PktBufferLen;
 800f43c:	4b43      	ldr	r3, [pc, #268]	; (800f54c <SendFrameOnChannel+0x158>)
 800f43e:	881b      	ldrh	r3, [r3, #0]
 800f440:	83bb      	strh	r3, [r7, #28]

    RegionTxConfig( MacCtx.NvmCtx->Region, &txConfig, &txPower, &MacCtx.TxTimeOnAir );
 800f442:	4b42      	ldr	r3, [pc, #264]	; (800f54c <SendFrameOnChannel+0x158>)
 800f444:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f448:	7818      	ldrb	r0, [r3, #0]
 800f44a:	f107 020f 	add.w	r2, r7, #15
 800f44e:	f107 0110 	add.w	r1, r7, #16
 800f452:	4b3f      	ldr	r3, [pc, #252]	; (800f550 <SendFrameOnChannel+0x15c>)
 800f454:	f004 f8de 	bl	8013614 <RegionTxConfig>

    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 800f458:	4b3c      	ldr	r3, [pc, #240]	; (800f54c <SendFrameOnChannel+0x158>)
 800f45a:	2201      	movs	r2, #1
 800f45c:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d
    MacCtx.McpsConfirm.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800f460:	4b3a      	ldr	r3, [pc, #232]	; (800f54c <SendFrameOnChannel+0x158>)
 800f462:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f466:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800f46a:	b2da      	uxtb	r2, r3
 800f46c:	4b37      	ldr	r3, [pc, #220]	; (800f54c <SendFrameOnChannel+0x158>)
 800f46e:	f883 243e 	strb.w	r2, [r3, #1086]	; 0x43e
    MacCtx.McpsConfirm.TxPower = txPower;
 800f472:	f997 200f 	ldrsb.w	r2, [r7, #15]
 800f476:	4b35      	ldr	r3, [pc, #212]	; (800f54c <SendFrameOnChannel+0x158>)
 800f478:	f883 243f 	strb.w	r2, [r3, #1087]	; 0x43f
    MacCtx.McpsConfirm.Channel = channel;
 800f47c:	79fb      	ldrb	r3, [r7, #7]
 800f47e:	4a33      	ldr	r2, [pc, #204]	; (800f54c <SendFrameOnChannel+0x158>)
 800f480:	f8c2 344c 	str.w	r3, [r2, #1100]	; 0x44c

    // Store the time on air
    MacCtx.McpsConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 800f484:	4b31      	ldr	r3, [pc, #196]	; (800f54c <SendFrameOnChannel+0x158>)
 800f486:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800f48a:	4a30      	ldr	r2, [pc, #192]	; (800f54c <SendFrameOnChannel+0x158>)
 800f48c:	f8c2 3444 	str.w	r3, [r2, #1092]	; 0x444
    MacCtx.MlmeConfirm.TxTimeOnAir = MacCtx.TxTimeOnAir;
 800f490:	4b2e      	ldr	r3, [pc, #184]	; (800f54c <SendFrameOnChannel+0x158>)
 800f492:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800f496:	4a2d      	ldr	r2, [pc, #180]	; (800f54c <SendFrameOnChannel+0x158>)
 800f498:	f8c2 3454 	str.w	r3, [r2, #1108]	; 0x454

    if( LoRaMacClassBIsBeaconModeActive( ) == true )
 800f49c:	f002 f873 	bl	8011586 <LoRaMacClassBIsBeaconModeActive>
 800f4a0:	4603      	mov	r3, r0
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	d00b      	beq.n	800f4be <SendFrameOnChannel+0xca>
    {
        // Currently, the Time-On-Air can only be computed when the radio is configured with
        // the TX configuration
        TimerTime_t collisionTime = LoRaMacClassBIsUplinkCollision( MacCtx.TxTimeOnAir );
 800f4a6:	4b29      	ldr	r3, [pc, #164]	; (800f54c <SendFrameOnChannel+0x158>)
 800f4a8:	f8d3 3418 	ldr.w	r3, [r3, #1048]	; 0x418
 800f4ac:	4618      	mov	r0, r3
 800f4ae:	f002 f8d5 	bl	801165c <LoRaMacClassBIsUplinkCollision>
 800f4b2:	6238      	str	r0, [r7, #32]

        if( collisionTime > 0 )
 800f4b4:	6a3b      	ldr	r3, [r7, #32]
 800f4b6:	2b00      	cmp	r3, #0
 800f4b8:	d001      	beq.n	800f4be <SendFrameOnChannel+0xca>
        {
            return LORAMAC_STATUS_BUSY_UPLINK_COLLISION;
 800f4ba:	2310      	movs	r3, #16
 800f4bc:	e042      	b.n	800f544 <SendFrameOnChannel+0x150>
        }
    }

    if( MacCtx.NvmCtx->DeviceClass == CLASS_B )
 800f4be:	4b23      	ldr	r3, [pc, #140]	; (800f54c <SendFrameOnChannel+0x158>)
 800f4c0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f4c4:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800f4c8:	2b01      	cmp	r3, #1
 800f4ca:	d101      	bne.n	800f4d0 <SendFrameOnChannel+0xdc>
    {
        // Stop slots for class b
        LoRaMacClassBStopRxSlots( );
 800f4cc:	f002 f8d0 	bl	8011670 <LoRaMacClassBStopRxSlots>
    }

    LoRaMacClassBHaltBeaconing( );
 800f4d0:	f002 f86a 	bl	80115a8 <LoRaMacClassBHaltBeaconing>

    // Secure frame
    status = SecureFrame( MacCtx.NvmCtx->MacParams.ChannelsDatarate, MacCtx.Channel );
 800f4d4:	4b1d      	ldr	r3, [pc, #116]	; (800f54c <SendFrameOnChannel+0x158>)
 800f4d6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f4da:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800f4de:	b2db      	uxtb	r3, r3
 800f4e0:	4a1a      	ldr	r2, [pc, #104]	; (800f54c <SendFrameOnChannel+0x158>)
 800f4e2:	f892 2415 	ldrb.w	r2, [r2, #1045]	; 0x415
 800f4e6:	4611      	mov	r1, r2
 800f4e8:	4618      	mov	r0, r3
 800f4ea:	f7ff fc69 	bl	800edc0 <SecureFrame>
 800f4ee:	4603      	mov	r3, r0
 800f4f0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    if( status != LORAMAC_STATUS_OK )
 800f4f4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f4f8:	2b00      	cmp	r3, #0
 800f4fa:	d002      	beq.n	800f502 <SendFrameOnChannel+0x10e>
    {
        return status;
 800f4fc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800f500:	e020      	b.n	800f544 <SendFrameOnChannel+0x150>
    }

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800f502:	4b12      	ldr	r3, [pc, #72]	; (800f54c <SendFrameOnChannel+0x158>)
 800f504:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f508:	f043 0302 	orr.w	r3, r3, #2
 800f50c:	4a0f      	ldr	r2, [pc, #60]	; (800f54c <SendFrameOnChannel+0x158>)
 800f50e:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340
    if( MacCtx.NodeAckRequested == false )
 800f512:	4b0e      	ldr	r3, [pc, #56]	; (800f54c <SendFrameOnChannel+0x158>)
 800f514:	f893 3414 	ldrb.w	r3, [r3, #1044]	; 0x414
 800f518:	f083 0301 	eor.w	r3, r3, #1
 800f51c:	b2db      	uxtb	r3, r3
 800f51e:	2b00      	cmp	r3, #0
 800f520:	d007      	beq.n	800f532 <SendFrameOnChannel+0x13e>
    {
        MacCtx.ChannelsNbTransCounter++;
 800f522:	4b0a      	ldr	r3, [pc, #40]	; (800f54c <SendFrameOnChannel+0x158>)
 800f524:	f893 3410 	ldrb.w	r3, [r3, #1040]	; 0x410
 800f528:	3301      	adds	r3, #1
 800f52a:	b2da      	uxtb	r2, r3
 800f52c:	4b07      	ldr	r3, [pc, #28]	; (800f54c <SendFrameOnChannel+0x158>)
 800f52e:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    }

    // Send now
    Radio.Send( MacCtx.PktBuffer, MacCtx.PktBufferLen );
 800f532:	4b08      	ldr	r3, [pc, #32]	; (800f554 <SendFrameOnChannel+0x160>)
 800f534:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f536:	4a05      	ldr	r2, [pc, #20]	; (800f54c <SendFrameOnChannel+0x158>)
 800f538:	8812      	ldrh	r2, [r2, #0]
 800f53a:	b2d2      	uxtb	r2, r2
 800f53c:	4611      	mov	r1, r2
 800f53e:	4806      	ldr	r0, [pc, #24]	; (800f558 <SendFrameOnChannel+0x164>)
 800f540:	4798      	blx	r3

    return LORAMAC_STATUS_OK;
 800f542:	2300      	movs	r3, #0
}
 800f544:	4618      	mov	r0, r3
 800f546:	3728      	adds	r7, #40	; 0x28
 800f548:	46bd      	mov	sp, r7
 800f54a:	bd80      	pop	{r7, pc}
 800f54c:	20000500 	.word	0x20000500
 800f550:	20000918 	.word	0x20000918
 800f554:	0801ae9c 	.word	0x0801ae9c
 800f558:	20000502 	.word	0x20000502

0800f55c <SetTxContinuousWave>:

static LoRaMacStatus_t SetTxContinuousWave( uint16_t timeout )
{
 800f55c:	b580      	push	{r7, lr}
 800f55e:	b086      	sub	sp, #24
 800f560:	af00      	add	r7, sp, #0
 800f562:	4603      	mov	r3, r0
 800f564:	80fb      	strh	r3, [r7, #6]
    ContinuousWaveParams_t continuousWave;

    continuousWave.Channel = MacCtx.Channel;
 800f566:	4b1a      	ldr	r3, [pc, #104]	; (800f5d0 <SetTxContinuousWave+0x74>)
 800f568:	f893 3415 	ldrb.w	r3, [r3, #1045]	; 0x415
 800f56c:	723b      	strb	r3, [r7, #8]
    continuousWave.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800f56e:	4b18      	ldr	r3, [pc, #96]	; (800f5d0 <SetTxContinuousWave+0x74>)
 800f570:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f574:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800f578:	727b      	strb	r3, [r7, #9]
    continuousWave.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 800f57a:	4b15      	ldr	r3, [pc, #84]	; (800f5d0 <SetTxContinuousWave+0x74>)
 800f57c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f580:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 800f584:	72bb      	strb	r3, [r7, #10]
    continuousWave.MaxEirp = MacCtx.NvmCtx->MacParams.MaxEirp;
 800f586:	4b12      	ldr	r3, [pc, #72]	; (800f5d0 <SetTxContinuousWave+0x74>)
 800f588:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f58c:	f8d3 30bc 	ldr.w	r3, [r3, #188]	; 0xbc
 800f590:	60fb      	str	r3, [r7, #12]
    continuousWave.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 800f592:	4b0f      	ldr	r3, [pc, #60]	; (800f5d0 <SetTxContinuousWave+0x74>)
 800f594:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f598:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800f59c:	613b      	str	r3, [r7, #16]
    continuousWave.Timeout = timeout;
 800f59e:	88fb      	ldrh	r3, [r7, #6]
 800f5a0:	82bb      	strh	r3, [r7, #20]

    RegionSetContinuousWave( MacCtx.NvmCtx->Region, &continuousWave );
 800f5a2:	4b0b      	ldr	r3, [pc, #44]	; (800f5d0 <SetTxContinuousWave+0x74>)
 800f5a4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f5a8:	781b      	ldrb	r3, [r3, #0]
 800f5aa:	f107 0208 	add.w	r2, r7, #8
 800f5ae:	4611      	mov	r1, r2
 800f5b0:	4618      	mov	r0, r3
 800f5b2:	f004 f8de 	bl	8013772 <RegionSetContinuousWave>

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800f5b6:	4b06      	ldr	r3, [pc, #24]	; (800f5d0 <SetTxContinuousWave+0x74>)
 800f5b8:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f5bc:	f043 0302 	orr.w	r3, r3, #2
 800f5c0:	4a03      	ldr	r2, [pc, #12]	; (800f5d0 <SetTxContinuousWave+0x74>)
 800f5c2:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 800f5c6:	2300      	movs	r3, #0
}
 800f5c8:	4618      	mov	r0, r3
 800f5ca:	3718      	adds	r7, #24
 800f5cc:	46bd      	mov	sp, r7
 800f5ce:	bd80      	pop	{r7, pc}
 800f5d0:	20000500 	.word	0x20000500

0800f5d4 <SetTxContinuousWave1>:

static LoRaMacStatus_t SetTxContinuousWave1( uint16_t timeout, uint32_t frequency, uint8_t power )
{
 800f5d4:	b580      	push	{r7, lr}
 800f5d6:	b082      	sub	sp, #8
 800f5d8:	af00      	add	r7, sp, #0
 800f5da:	4603      	mov	r3, r0
 800f5dc:	6039      	str	r1, [r7, #0]
 800f5de:	80fb      	strh	r3, [r7, #6]
 800f5e0:	4613      	mov	r3, r2
 800f5e2:	717b      	strb	r3, [r7, #5]
    Radio.SetTxContinuousWave( frequency, power, timeout );
 800f5e4:	4b09      	ldr	r3, [pc, #36]	; (800f60c <SetTxContinuousWave1+0x38>)
 800f5e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800f5e8:	f997 1005 	ldrsb.w	r1, [r7, #5]
 800f5ec:	88fa      	ldrh	r2, [r7, #6]
 800f5ee:	6838      	ldr	r0, [r7, #0]
 800f5f0:	4798      	blx	r3

    MacCtx.MacState |= LORAMAC_TX_RUNNING;
 800f5f2:	4b07      	ldr	r3, [pc, #28]	; (800f610 <SetTxContinuousWave1+0x3c>)
 800f5f4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f5f8:	f043 0302 	orr.w	r3, r3, #2
 800f5fc:	4a04      	ldr	r2, [pc, #16]	; (800f610 <SetTxContinuousWave1+0x3c>)
 800f5fe:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return LORAMAC_STATUS_OK;
 800f602:	2300      	movs	r3, #0
}
 800f604:	4618      	mov	r0, r3
 800f606:	3708      	adds	r7, #8
 800f608:	46bd      	mov	sp, r7
 800f60a:	bd80      	pop	{r7, pc}
 800f60c:	0801ae9c 	.word	0x0801ae9c
 800f610:	20000500 	.word	0x20000500

0800f614 <GetCtxs>:

static LoRaMacCtxs_t* GetCtxs( void )
{
 800f614:	b580      	push	{r7, lr}
 800f616:	b082      	sub	sp, #8
 800f618:	af00      	add	r7, sp, #0
    Contexts.MacNvmCtx = &NvmMacCtx;
 800f61a:	4b1d      	ldr	r3, [pc, #116]	; (800f690 <GetCtxs+0x7c>)
 800f61c:	4a1d      	ldr	r2, [pc, #116]	; (800f694 <GetCtxs+0x80>)
 800f61e:	601a      	str	r2, [r3, #0]
    Contexts.MacNvmCtxSize = sizeof( NvmMacCtx );
 800f620:	4b1b      	ldr	r3, [pc, #108]	; (800f690 <GetCtxs+0x7c>)
 800f622:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800f626:	605a      	str	r2, [r3, #4]
    Contexts.CryptoNvmCtx = LoRaMacCryptoGetNvmCtx( &Contexts.CryptoNvmCtxSize );
 800f628:	481b      	ldr	r0, [pc, #108]	; (800f698 <GetCtxs+0x84>)
 800f62a:	f003 f8b9 	bl	80127a0 <LoRaMacCryptoGetNvmCtx>
 800f62e:	4603      	mov	r3, r0
 800f630:	4a17      	ldr	r2, [pc, #92]	; (800f690 <GetCtxs+0x7c>)
 800f632:	6113      	str	r3, [r2, #16]
    GetNvmCtxParams_t params ={ 0 };
 800f634:	2300      	movs	r3, #0
 800f636:	607b      	str	r3, [r7, #4]
    Contexts.RegionNvmCtx = RegionGetNvmCtx( MacCtx.NvmCtx->Region, &params );
 800f638:	4b18      	ldr	r3, [pc, #96]	; (800f69c <GetCtxs+0x88>)
 800f63a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f63e:	781b      	ldrb	r3, [r3, #0]
 800f640:	1d3a      	adds	r2, r7, #4
 800f642:	4611      	mov	r1, r2
 800f644:	4618      	mov	r0, r3
 800f646:	f003 ff67 	bl	8013518 <RegionGetNvmCtx>
 800f64a:	4603      	mov	r3, r0
 800f64c:	4a10      	ldr	r2, [pc, #64]	; (800f690 <GetCtxs+0x7c>)
 800f64e:	6093      	str	r3, [r2, #8]
    Contexts.RegionNvmCtxSize = params.nvmCtxSize;
 800f650:	687b      	ldr	r3, [r7, #4]
 800f652:	4a0f      	ldr	r2, [pc, #60]	; (800f690 <GetCtxs+0x7c>)
 800f654:	60d3      	str	r3, [r2, #12]
    Contexts.SecureElementNvmCtx = SecureElementGetNvmCtx( &Contexts.SecureElementNvmCtxSize );
 800f656:	4812      	ldr	r0, [pc, #72]	; (800f6a0 <GetCtxs+0x8c>)
 800f658:	f7fb fd00 	bl	800b05c <SecureElementGetNvmCtx>
 800f65c:	4603      	mov	r3, r0
 800f65e:	4a0c      	ldr	r2, [pc, #48]	; (800f690 <GetCtxs+0x7c>)
 800f660:	6193      	str	r3, [r2, #24]
    Contexts.CommandsNvmCtx = LoRaMacCommandsGetNvmCtx( &Contexts.CommandsNvmCtxSize );
 800f662:	4810      	ldr	r0, [pc, #64]	; (800f6a4 <GetCtxs+0x90>)
 800f664:	f002 f952 	bl	801190c <LoRaMacCommandsGetNvmCtx>
 800f668:	4603      	mov	r3, r0
 800f66a:	4a09      	ldr	r2, [pc, #36]	; (800f690 <GetCtxs+0x7c>)
 800f66c:	6213      	str	r3, [r2, #32]
    Contexts.ClassBNvmCtx = LoRaMacClassBGetNvmCtx( &Contexts.ClassBNvmCtxSize );
 800f66e:	480e      	ldr	r0, [pc, #56]	; (800f6a8 <GetCtxs+0x94>)
 800f670:	f001 ff1b 	bl	80114aa <LoRaMacClassBGetNvmCtx>
 800f674:	4603      	mov	r3, r0
 800f676:	4a06      	ldr	r2, [pc, #24]	; (800f690 <GetCtxs+0x7c>)
 800f678:	6293      	str	r3, [r2, #40]	; 0x28
    Contexts.ConfirmQueueNvmCtx = LoRaMacConfirmQueueGetNvmCtx( &Contexts.ConfirmQueueNvmCtxSize );
 800f67a:	480c      	ldr	r0, [pc, #48]	; (800f6ac <GetCtxs+0x98>)
 800f67c:	f002 fbc4 	bl	8011e08 <LoRaMacConfirmQueueGetNvmCtx>
 800f680:	4603      	mov	r3, r0
 800f682:	4a03      	ldr	r2, [pc, #12]	; (800f690 <GetCtxs+0x7c>)
 800f684:	6313      	str	r3, [r2, #48]	; 0x30
    return &Contexts;
 800f686:	4b02      	ldr	r3, [pc, #8]	; (800f690 <GetCtxs+0x7c>)
}
 800f688:	4618      	mov	r0, r3
 800f68a:	3708      	adds	r7, #8
 800f68c:	46bd      	mov	sp, r7
 800f68e:	bd80      	pop	{r7, pc}
 800f690:	20000af8 	.word	0x20000af8
 800f694:	2000098c 	.word	0x2000098c
 800f698:	20000b0c 	.word	0x20000b0c
 800f69c:	20000500 	.word	0x20000500
 800f6a0:	20000b14 	.word	0x20000b14
 800f6a4:	20000b1c 	.word	0x20000b1c
 800f6a8:	20000b24 	.word	0x20000b24
 800f6ac:	20000b2c 	.word	0x20000b2c

0800f6b0 <RestoreCtxs>:

static LoRaMacStatus_t RestoreCtxs( LoRaMacCtxs_t* contexts )
{
 800f6b0:	b580      	push	{r7, lr}
 800f6b2:	b084      	sub	sp, #16
 800f6b4:	af00      	add	r7, sp, #0
 800f6b6:	6078      	str	r0, [r7, #4]
    if( contexts == NULL )
 800f6b8:	687b      	ldr	r3, [r7, #4]
 800f6ba:	2b00      	cmp	r3, #0
 800f6bc:	d101      	bne.n	800f6c2 <RestoreCtxs+0x12>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800f6be:	2303      	movs	r3, #3
 800f6c0:	e081      	b.n	800f7c6 <RestoreCtxs+0x116>
    }
    if( MacCtx.MacState != LORAMAC_STOPPED )
 800f6c2:	4b43      	ldr	r3, [pc, #268]	; (800f7d0 <RestoreCtxs+0x120>)
 800f6c4:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f6c8:	2b01      	cmp	r3, #1
 800f6ca:	d001      	beq.n	800f6d0 <RestoreCtxs+0x20>
    {
        return LORAMAC_STATUS_BUSY;
 800f6cc:	2301      	movs	r3, #1
 800f6ce:	e07a      	b.n	800f7c6 <RestoreCtxs+0x116>
    }

    if( contexts->MacNvmCtx != NULL )
 800f6d0:	687b      	ldr	r3, [r7, #4]
 800f6d2:	681b      	ldr	r3, [r3, #0]
 800f6d4:	2b00      	cmp	r3, #0
 800f6d6:	d008      	beq.n	800f6ea <RestoreCtxs+0x3a>
    {
        memcpy1( ( uint8_t* ) &NvmMacCtx, ( uint8_t* ) contexts->MacNvmCtx, contexts->MacNvmCtxSize );
 800f6d8:	687b      	ldr	r3, [r7, #4]
 800f6da:	6819      	ldr	r1, [r3, #0]
 800f6dc:	687b      	ldr	r3, [r7, #4]
 800f6de:	685b      	ldr	r3, [r3, #4]
 800f6e0:	b29b      	uxth	r3, r3
 800f6e2:	461a      	mov	r2, r3
 800f6e4:	483b      	ldr	r0, [pc, #236]	; (800f7d4 <RestoreCtxs+0x124>)
 800f6e6:	f006 f874 	bl	80157d2 <memcpy1>
    }

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_RESTORE_CTX;
 800f6ea:	2303      	movs	r3, #3
 800f6ec:	733b      	strb	r3, [r7, #12]
    params.NvmCtx = contexts->RegionNvmCtx;
 800f6ee:	687b      	ldr	r3, [r7, #4]
 800f6f0:	689b      	ldr	r3, [r3, #8]
 800f6f2:	60bb      	str	r3, [r7, #8]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 800f6f4:	4b36      	ldr	r3, [pc, #216]	; (800f7d0 <RestoreCtxs+0x120>)
 800f6f6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f6fa:	781b      	ldrb	r3, [r3, #0]
 800f6fc:	f107 0208 	add.w	r2, r7, #8
 800f700:	4611      	mov	r1, r2
 800f702:	4618      	mov	r0, r3
 800f704:	f003 fef6 	bl	80134f4 <RegionInitDefaults>

    // Initialize RxC config parameters.
    MacCtx.RxWindowCConfig.Channel = MacCtx.Channel;
 800f708:	4b31      	ldr	r3, [pc, #196]	; (800f7d0 <RestoreCtxs+0x120>)
 800f70a:	f893 2415 	ldrb.w	r2, [r3, #1045]	; 0x415
 800f70e:	4b30      	ldr	r3, [pc, #192]	; (800f7d0 <RestoreCtxs+0x120>)
 800f710:	f883 23e0 	strb.w	r2, [r3, #992]	; 0x3e0
    MacCtx.RxWindowCConfig.Frequency = MacCtx.NvmCtx->MacParams.RxCChannel.Frequency;
 800f714:	4b2e      	ldr	r3, [pc, #184]	; (800f7d0 <RestoreCtxs+0x120>)
 800f716:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f71a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	; 0xb0
 800f71e:	4a2c      	ldr	r2, [pc, #176]	; (800f7d0 <RestoreCtxs+0x120>)
 800f720:	f8c2 33e4 	str.w	r3, [r2, #996]	; 0x3e4
    MacCtx.RxWindowCConfig.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 800f724:	4b2a      	ldr	r3, [pc, #168]	; (800f7d0 <RestoreCtxs+0x120>)
 800f726:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f72a:	f893 20b9 	ldrb.w	r2, [r3, #185]	; 0xb9
 800f72e:	4b28      	ldr	r3, [pc, #160]	; (800f7d0 <RestoreCtxs+0x120>)
 800f730:	f883 23f0 	strb.w	r2, [r3, #1008]	; 0x3f0
    MacCtx.RxWindowCConfig.RepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 800f734:	4b26      	ldr	r3, [pc, #152]	; (800f7d0 <RestoreCtxs+0x120>)
 800f736:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f73a:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 800f73e:	4b24      	ldr	r3, [pc, #144]	; (800f7d0 <RestoreCtxs+0x120>)
 800f740:	f883 23f1 	strb.w	r2, [r3, #1009]	; 0x3f1
    MacCtx.RxWindowCConfig.RxContinuous = true;
 800f744:	4b22      	ldr	r3, [pc, #136]	; (800f7d0 <RestoreCtxs+0x120>)
 800f746:	2201      	movs	r2, #1
 800f748:	f883 23f2 	strb.w	r2, [r3, #1010]	; 0x3f2
    MacCtx.RxWindowCConfig.RxSlot = RX_SLOT_WIN_CLASS_C;
 800f74c:	4b20      	ldr	r3, [pc, #128]	; (800f7d0 <RestoreCtxs+0x120>)
 800f74e:	2202      	movs	r2, #2
 800f750:	f883 23f3 	strb.w	r2, [r3, #1011]	; 0x3f3

    if( SecureElementRestoreNvmCtx( contexts->SecureElementNvmCtx ) != SECURE_ELEMENT_SUCCESS )
 800f754:	687b      	ldr	r3, [r7, #4]
 800f756:	699b      	ldr	r3, [r3, #24]
 800f758:	4618      	mov	r0, r3
 800f75a:	f7fb fc69 	bl	800b030 <SecureElementRestoreNvmCtx>
 800f75e:	4603      	mov	r3, r0
 800f760:	2b00      	cmp	r3, #0
 800f762:	d001      	beq.n	800f768 <RestoreCtxs+0xb8>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800f764:	2311      	movs	r3, #17
 800f766:	e02e      	b.n	800f7c6 <RestoreCtxs+0x116>
    }

    if( LoRaMacCryptoRestoreNvmCtx( contexts->CryptoNvmCtx ) != LORAMAC_CRYPTO_SUCCESS )
 800f768:	687b      	ldr	r3, [r7, #4]
 800f76a:	691b      	ldr	r3, [r3, #16]
 800f76c:	4618      	mov	r0, r3
 800f76e:	f003 f801 	bl	8012774 <LoRaMacCryptoRestoreNvmCtx>
 800f772:	4603      	mov	r3, r0
 800f774:	2b00      	cmp	r3, #0
 800f776:	d001      	beq.n	800f77c <RestoreCtxs+0xcc>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 800f778:	2311      	movs	r3, #17
 800f77a:	e024      	b.n	800f7c6 <RestoreCtxs+0x116>
    }

    if( LoRaMacCommandsRestoreNvmCtx( contexts->CommandsNvmCtx ) != LORAMAC_COMMANDS_SUCCESS )
 800f77c:	687b      	ldr	r3, [r7, #4]
 800f77e:	6a1b      	ldr	r3, [r3, #32]
 800f780:	4618      	mov	r0, r3
 800f782:	f002 f8ad 	bl	80118e0 <LoRaMacCommandsRestoreNvmCtx>
 800f786:	4603      	mov	r3, r0
 800f788:	2b00      	cmp	r3, #0
 800f78a:	d001      	beq.n	800f790 <RestoreCtxs+0xe0>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 800f78c:	2313      	movs	r3, #19
 800f78e:	e01a      	b.n	800f7c6 <RestoreCtxs+0x116>
    }

    if( LoRaMacClassBRestoreNvmCtx( contexts->ClassBNvmCtx ) != true )
 800f790:	687b      	ldr	r3, [r7, #4]
 800f792:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800f794:	4618      	mov	r0, r3
 800f796:	f001 fe7e 	bl	8011496 <LoRaMacClassBRestoreNvmCtx>
 800f79a:	4603      	mov	r3, r0
 800f79c:	f083 0301 	eor.w	r3, r3, #1
 800f7a0:	b2db      	uxtb	r3, r3
 800f7a2:	2b00      	cmp	r3, #0
 800f7a4:	d001      	beq.n	800f7aa <RestoreCtxs+0xfa>
    {
        return LORAMAC_STATUS_CLASS_B_ERROR;
 800f7a6:	2314      	movs	r3, #20
 800f7a8:	e00d      	b.n	800f7c6 <RestoreCtxs+0x116>
    }

    if( LoRaMacConfirmQueueRestoreNvmCtx( contexts->ConfirmQueueNvmCtx ) != true )
 800f7aa:	687b      	ldr	r3, [r7, #4]
 800f7ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800f7ae:	4618      	mov	r0, r3
 800f7b0:	f002 fb14 	bl	8011ddc <LoRaMacConfirmQueueRestoreNvmCtx>
 800f7b4:	4603      	mov	r3, r0
 800f7b6:	f083 0301 	eor.w	r3, r3, #1
 800f7ba:	b2db      	uxtb	r3, r3
 800f7bc:	2b00      	cmp	r3, #0
 800f7be:	d001      	beq.n	800f7c4 <RestoreCtxs+0x114>
    {
        return LORAMAC_STATUS_CONFIRM_QUEUE_ERROR;
 800f7c0:	2315      	movs	r3, #21
 800f7c2:	e000      	b.n	800f7c6 <RestoreCtxs+0x116>
    }

    return LORAMAC_STATUS_OK;
 800f7c4:	2300      	movs	r3, #0
}
 800f7c6:	4618      	mov	r0, r3
 800f7c8:	3710      	adds	r7, #16
 800f7ca:	46bd      	mov	sp, r7
 800f7cc:	bd80      	pop	{r7, pc}
 800f7ce:	bf00      	nop
 800f7d0:	20000500 	.word	0x20000500
 800f7d4:	2000098c 	.word	0x2000098c

0800f7d8 <DetermineFrameType>:

static LoRaMacStatus_t DetermineFrameType( LoRaMacMessageData_t* macMsg, FType_t* fType )
{
 800f7d8:	b480      	push	{r7}
 800f7da:	b083      	sub	sp, #12
 800f7dc:	af00      	add	r7, sp, #0
 800f7de:	6078      	str	r0, [r7, #4]
 800f7e0:	6039      	str	r1, [r7, #0]
    if( ( macMsg == NULL ) || ( fType == NULL ) )
 800f7e2:	687b      	ldr	r3, [r7, #4]
 800f7e4:	2b00      	cmp	r3, #0
 800f7e6:	d002      	beq.n	800f7ee <DetermineFrameType+0x16>
 800f7e8:	683b      	ldr	r3, [r7, #0]
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	d101      	bne.n	800f7f2 <DetermineFrameType+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800f7ee:	2303      	movs	r3, #3
 800f7f0:	e03b      	b.n	800f86a <DetermineFrameType+0x92>
     * +-------+  +----------+------+-------+--------------+
     * |   D   |  |    = 0   |   -  |  > 0  |       X      |
     * +-------+  +----------+------+-------+--------------+
     */

    if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen > 0 ) && ( macMsg->FPort > 0 ) )
 800f7f2:	687b      	ldr	r3, [r7, #4]
 800f7f4:	7b1b      	ldrb	r3, [r3, #12]
 800f7f6:	f003 030f 	and.w	r3, r3, #15
 800f7fa:	b2db      	uxtb	r3, r3
 800f7fc:	2b00      	cmp	r3, #0
 800f7fe:	d008      	beq.n	800f812 <DetermineFrameType+0x3a>
 800f800:	687b      	ldr	r3, [r7, #4]
 800f802:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f806:	2b00      	cmp	r3, #0
 800f808:	d003      	beq.n	800f812 <DetermineFrameType+0x3a>
    {
        *fType = FRAME_TYPE_A;
 800f80a:	683b      	ldr	r3, [r7, #0]
 800f80c:	2200      	movs	r2, #0
 800f80e:	701a      	strb	r2, [r3, #0]
 800f810:	e02a      	b.n	800f868 <DetermineFrameType+0x90>
    }
    else if( macMsg->FRMPayloadSize == 0 )
 800f812:	687b      	ldr	r3, [r7, #4]
 800f814:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 800f818:	2b00      	cmp	r3, #0
 800f81a:	d103      	bne.n	800f824 <DetermineFrameType+0x4c>
    {
        *fType = FRAME_TYPE_B;
 800f81c:	683b      	ldr	r3, [r7, #0]
 800f81e:	2201      	movs	r2, #1
 800f820:	701a      	strb	r2, [r3, #0]
 800f822:	e021      	b.n	800f868 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort == 0 ) )
 800f824:	687b      	ldr	r3, [r7, #4]
 800f826:	7b1b      	ldrb	r3, [r3, #12]
 800f828:	f003 030f 	and.w	r3, r3, #15
 800f82c:	b2db      	uxtb	r3, r3
 800f82e:	2b00      	cmp	r3, #0
 800f830:	d108      	bne.n	800f844 <DetermineFrameType+0x6c>
 800f832:	687b      	ldr	r3, [r7, #4]
 800f834:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f838:	2b00      	cmp	r3, #0
 800f83a:	d103      	bne.n	800f844 <DetermineFrameType+0x6c>
    {
        *fType = FRAME_TYPE_C;
 800f83c:	683b      	ldr	r3, [r7, #0]
 800f83e:	2202      	movs	r2, #2
 800f840:	701a      	strb	r2, [r3, #0]
 800f842:	e011      	b.n	800f868 <DetermineFrameType+0x90>
    }
    else if( ( macMsg->FHDR.FCtrl.Bits.FOptsLen == 0 ) && ( macMsg->FPort > 0 ) )
 800f844:	687b      	ldr	r3, [r7, #4]
 800f846:	7b1b      	ldrb	r3, [r3, #12]
 800f848:	f003 030f 	and.w	r3, r3, #15
 800f84c:	b2db      	uxtb	r3, r3
 800f84e:	2b00      	cmp	r3, #0
 800f850:	d108      	bne.n	800f864 <DetermineFrameType+0x8c>
 800f852:	687b      	ldr	r3, [r7, #4]
 800f854:	f893 3020 	ldrb.w	r3, [r3, #32]
 800f858:	2b00      	cmp	r3, #0
 800f85a:	d003      	beq.n	800f864 <DetermineFrameType+0x8c>
    {
        *fType = FRAME_TYPE_D;
 800f85c:	683b      	ldr	r3, [r7, #0]
 800f85e:	2203      	movs	r2, #3
 800f860:	701a      	strb	r2, [r3, #0]
 800f862:	e001      	b.n	800f868 <DetermineFrameType+0x90>
    }
    else
    {
        // Should never happen.
        return LORAMAC_STATUS_ERROR;
 800f864:	2317      	movs	r3, #23
 800f866:	e000      	b.n	800f86a <DetermineFrameType+0x92>
    }

    return LORAMAC_STATUS_OK;
 800f868:	2300      	movs	r3, #0
}
 800f86a:	4618      	mov	r0, r3
 800f86c:	370c      	adds	r7, #12
 800f86e:	46bd      	mov	sp, r7
 800f870:	bc80      	pop	{r7}
 800f872:	4770      	bx	lr

0800f874 <CheckRetransUnconfirmedUplink>:

static bool CheckRetransUnconfirmedUplink( void )
{
 800f874:	b480      	push	{r7}
 800f876:	af00      	add	r7, sp, #0
    // Unconfirmed uplink, when all retransmissions are done.
    if( MacCtx.ChannelsNbTransCounter >=
 800f878:	4b14      	ldr	r3, [pc, #80]	; (800f8cc <CheckRetransUnconfirmedUplink+0x58>)
 800f87a:	f893 2410 	ldrb.w	r2, [r3, #1040]	; 0x410
        MacCtx.NvmCtx->MacParams.ChannelsNbTrans )
 800f87e:	4b13      	ldr	r3, [pc, #76]	; (800f8cc <CheckRetransUnconfirmedUplink+0x58>)
 800f880:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f884:	f893 30a4 	ldrb.w	r3, [r3, #164]	; 0xa4
    if( MacCtx.ChannelsNbTransCounter >=
 800f888:	429a      	cmp	r2, r3
 800f88a:	d301      	bcc.n	800f890 <CheckRetransUnconfirmedUplink+0x1c>
    {
        return true;
 800f88c:	2301      	movs	r3, #1
 800f88e:	e018      	b.n	800f8c2 <CheckRetransUnconfirmedUplink+0x4e>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800f890:	4b0e      	ldr	r3, [pc, #56]	; (800f8cc <CheckRetransUnconfirmedUplink+0x58>)
 800f892:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f896:	f003 0302 	and.w	r3, r3, #2
 800f89a:	b2db      	uxtb	r3, r3
 800f89c:	2b00      	cmp	r3, #0
 800f89e:	d00f      	beq.n	800f8c0 <CheckRetransUnconfirmedUplink+0x4c>
    {
        // For Class A stop in each case
        if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 800f8a0:	4b0a      	ldr	r3, [pc, #40]	; (800f8cc <CheckRetransUnconfirmedUplink+0x58>)
 800f8a2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f8a6:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 800f8aa:	2b00      	cmp	r3, #0
 800f8ac:	d101      	bne.n	800f8b2 <CheckRetransUnconfirmedUplink+0x3e>
        {
            return true;
 800f8ae:	2301      	movs	r3, #1
 800f8b0:	e007      	b.n	800f8c2 <CheckRetransUnconfirmedUplink+0x4e>
        }
        else
        {// For Class B & C stop only if the frame was received in RX1 window
            if( MacCtx.McpsIndication.RxSlot == RX_SLOT_WIN_1 )
 800f8b2:	4b06      	ldr	r3, [pc, #24]	; (800f8cc <CheckRetransUnconfirmedUplink+0x58>)
 800f8b4:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
 800f8b8:	2b00      	cmp	r3, #0
 800f8ba:	d101      	bne.n	800f8c0 <CheckRetransUnconfirmedUplink+0x4c>
            {
                return true;
 800f8bc:	2301      	movs	r3, #1
 800f8be:	e000      	b.n	800f8c2 <CheckRetransUnconfirmedUplink+0x4e>
            }
        }
    }
    return false;
 800f8c0:	2300      	movs	r3, #0
}
 800f8c2:	4618      	mov	r0, r3
 800f8c4:	46bd      	mov	sp, r7
 800f8c6:	bc80      	pop	{r7}
 800f8c8:	4770      	bx	lr
 800f8ca:	bf00      	nop
 800f8cc:	20000500 	.word	0x20000500

0800f8d0 <CheckRetransConfirmedUplink>:

static bool CheckRetransConfirmedUplink( void )
{
 800f8d0:	b480      	push	{r7}
 800f8d2:	af00      	add	r7, sp, #0
    // Confirmed uplink, when all retransmissions ( tries to get a ack ) are done.
    if( MacCtx.AckTimeoutRetriesCounter >=
 800f8d4:	4b0e      	ldr	r3, [pc, #56]	; (800f910 <CheckRetransConfirmedUplink+0x40>)
 800f8d6:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
        MacCtx.AckTimeoutRetries )
 800f8da:	4b0d      	ldr	r3, [pc, #52]	; (800f910 <CheckRetransConfirmedUplink+0x40>)
 800f8dc:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
    if( MacCtx.AckTimeoutRetriesCounter >=
 800f8e0:	429a      	cmp	r2, r3
 800f8e2:	d301      	bcc.n	800f8e8 <CheckRetransConfirmedUplink+0x18>
    {
        return true;
 800f8e4:	2301      	movs	r3, #1
 800f8e6:	e00f      	b.n	800f908 <CheckRetransConfirmedUplink+0x38>
    }
    else if( MacCtx.MacFlags.Bits.McpsInd == 1 )
 800f8e8:	4b09      	ldr	r3, [pc, #36]	; (800f910 <CheckRetransConfirmedUplink+0x40>)
 800f8ea:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f8ee:	f003 0302 	and.w	r3, r3, #2
 800f8f2:	b2db      	uxtb	r3, r3
 800f8f4:	2b00      	cmp	r3, #0
 800f8f6:	d006      	beq.n	800f906 <CheckRetransConfirmedUplink+0x36>
    {
        if( MacCtx.McpsConfirm.AckReceived == true )
 800f8f8:	4b05      	ldr	r3, [pc, #20]	; (800f910 <CheckRetransConfirmedUplink+0x40>)
 800f8fa:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 800f8fe:	2b00      	cmp	r3, #0
 800f900:	d001      	beq.n	800f906 <CheckRetransConfirmedUplink+0x36>
        {
            return true;
 800f902:	2301      	movs	r3, #1
 800f904:	e000      	b.n	800f908 <CheckRetransConfirmedUplink+0x38>
        }
    }
    return false;
 800f906:	2300      	movs	r3, #0
}
 800f908:	4618      	mov	r0, r3
 800f90a:	46bd      	mov	sp, r7
 800f90c:	bc80      	pop	{r7}
 800f90e:	4770      	bx	lr
 800f910:	20000500 	.word	0x20000500

0800f914 <StopRetransmission>:

static bool StopRetransmission( void )
{
 800f914:	b480      	push	{r7}
 800f916:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 800f918:	4b1c      	ldr	r3, [pc, #112]	; (800f98c <StopRetransmission+0x78>)
 800f91a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800f91e:	f003 0302 	and.w	r3, r3, #2
 800f922:	b2db      	uxtb	r3, r3
 800f924:	2b00      	cmp	r3, #0
 800f926:	d009      	beq.n	800f93c <StopRetransmission+0x28>
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
 800f928:	4b18      	ldr	r3, [pc, #96]	; (800f98c <StopRetransmission+0x78>)
 800f92a:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
    if( ( MacCtx.MacFlags.Bits.McpsInd == 0 ) ||
 800f92e:	2b00      	cmp	r3, #0
 800f930:	d013      	beq.n	800f95a <StopRetransmission+0x46>
          ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_2 ) ) )
 800f932:	4b16      	ldr	r3, [pc, #88]	; (800f98c <StopRetransmission+0x78>)
 800f934:	f893 342d 	ldrb.w	r3, [r3, #1069]	; 0x42d
        ( ( MacCtx.McpsIndication.RxSlot != RX_SLOT_WIN_1 ) &&
 800f938:	2b01      	cmp	r3, #1
 800f93a:	d00e      	beq.n	800f95a <StopRetransmission+0x46>
    {   // Maximum repetitions without downlink. Increase ADR Ack counter.
        // Only process the case when the MAC did not receive a downlink.
        if( MacCtx.NvmCtx->AdrCtrlOn == true )
 800f93c:	4b13      	ldr	r3, [pc, #76]	; (800f98c <StopRetransmission+0x78>)
 800f93e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f942:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 800f946:	2b00      	cmp	r3, #0
 800f948:	d007      	beq.n	800f95a <StopRetransmission+0x46>
        {
            MacCtx.NvmCtx->AdrAckCounter++;
 800f94a:	4b10      	ldr	r3, [pc, #64]	; (800f98c <StopRetransmission+0x78>)
 800f94c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f950:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800f954:	3201      	adds	r2, #1
 800f956:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
        }
    }

    MacCtx.ChannelsNbTransCounter = 0;
 800f95a:	4b0c      	ldr	r3, [pc, #48]	; (800f98c <StopRetransmission+0x78>)
 800f95c:	2200      	movs	r2, #0
 800f95e:	f883 2410 	strb.w	r2, [r3, #1040]	; 0x410
    MacCtx.NodeAckRequested = false;
 800f962:	4b0a      	ldr	r3, [pc, #40]	; (800f98c <StopRetransmission+0x78>)
 800f964:	2200      	movs	r2, #0
 800f966:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
    MacCtx.AckTimeoutRetry = false;
 800f96a:	4b08      	ldr	r3, [pc, #32]	; (800f98c <StopRetransmission+0x78>)
 800f96c:	2200      	movs	r2, #0
 800f96e:	f883 2413 	strb.w	r2, [r3, #1043]	; 0x413
    MacCtx.MacState &= ~LORAMAC_TX_RUNNING;
 800f972:	4b06      	ldr	r3, [pc, #24]	; (800f98c <StopRetransmission+0x78>)
 800f974:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800f978:	f023 0302 	bic.w	r3, r3, #2
 800f97c:	4a03      	ldr	r2, [pc, #12]	; (800f98c <StopRetransmission+0x78>)
 800f97e:	f8c2 3340 	str.w	r3, [r2, #832]	; 0x340

    return true;
 800f982:	2301      	movs	r3, #1
}
 800f984:	4618      	mov	r0, r3
 800f986:	46bd      	mov	sp, r7
 800f988:	bc80      	pop	{r7}
 800f98a:	4770      	bx	lr
 800f98c:	20000500 	.word	0x20000500

0800f990 <AckTimeoutRetriesProcess>:

static void AckTimeoutRetriesProcess( void )
{
 800f990:	b580      	push	{r7, lr}
 800f992:	b084      	sub	sp, #16
 800f994:	af00      	add	r7, sp, #0
    if( MacCtx.AckTimeoutRetriesCounter < MacCtx.AckTimeoutRetries )
 800f996:	4b1e      	ldr	r3, [pc, #120]	; (800fa10 <AckTimeoutRetriesProcess+0x80>)
 800f998:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 800f99c:	4b1c      	ldr	r3, [pc, #112]	; (800fa10 <AckTimeoutRetriesProcess+0x80>)
 800f99e:	f893 3411 	ldrb.w	r3, [r3, #1041]	; 0x411
 800f9a2:	429a      	cmp	r2, r3
 800f9a4:	d230      	bcs.n	800fa08 <AckTimeoutRetriesProcess+0x78>
    {
        MacCtx.AckTimeoutRetriesCounter++;
 800f9a6:	4b1a      	ldr	r3, [pc, #104]	; (800fa10 <AckTimeoutRetriesProcess+0x80>)
 800f9a8:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 800f9ac:	3301      	adds	r3, #1
 800f9ae:	b2da      	uxtb	r2, r3
 800f9b0:	4b17      	ldr	r3, [pc, #92]	; (800fa10 <AckTimeoutRetriesProcess+0x80>)
 800f9b2:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
        if( ( MacCtx.AckTimeoutRetriesCounter % 2 ) == 1 )
 800f9b6:	4b16      	ldr	r3, [pc, #88]	; (800fa10 <AckTimeoutRetriesProcess+0x80>)
 800f9b8:	f893 3412 	ldrb.w	r3, [r3, #1042]	; 0x412
 800f9bc:	f003 0301 	and.w	r3, r3, #1
 800f9c0:	b2db      	uxtb	r3, r3
 800f9c2:	2b00      	cmp	r3, #0
 800f9c4:	d020      	beq.n	800fa08 <AckTimeoutRetriesProcess+0x78>
        {
            GetPhyParams_t getPhy;
            PhyParam_t phyParam;

            getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 800f9c6:	2322      	movs	r3, #34	; 0x22
 800f9c8:	723b      	strb	r3, [r7, #8]
            getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 800f9ca:	4b11      	ldr	r3, [pc, #68]	; (800fa10 <AckTimeoutRetriesProcess+0x80>)
 800f9cc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f9d0:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 800f9d4:	72bb      	strb	r3, [r7, #10]
            getPhy.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 800f9d6:	4b0e      	ldr	r3, [pc, #56]	; (800fa10 <AckTimeoutRetriesProcess+0x80>)
 800f9d8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f9dc:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 800f9e0:	727b      	strb	r3, [r7, #9]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800f9e2:	4b0b      	ldr	r3, [pc, #44]	; (800fa10 <AckTimeoutRetriesProcess+0x80>)
 800f9e4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800f9e8:	781b      	ldrb	r3, [r3, #0]
 800f9ea:	f107 0208 	add.w	r2, r7, #8
 800f9ee:	4611      	mov	r1, r2
 800f9f0:	4618      	mov	r0, r3
 800f9f2:	f003 fd55 	bl	80134a0 <RegionGetPhyParam>
 800f9f6:	4603      	mov	r3, r0
 800f9f8:	607b      	str	r3, [r7, #4]
            MacCtx.NvmCtx->MacParams.ChannelsDatarate = phyParam.Value;
 800f9fa:	687a      	ldr	r2, [r7, #4]
 800f9fc:	4b04      	ldr	r3, [pc, #16]	; (800fa10 <AckTimeoutRetriesProcess+0x80>)
 800f9fe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fa02:	b252      	sxtb	r2, r2
 800fa04:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
        }
    }
}
 800fa08:	bf00      	nop
 800fa0a:	3710      	adds	r7, #16
 800fa0c:	46bd      	mov	sp, r7
 800fa0e:	bd80      	pop	{r7, pc}
 800fa10:	20000500 	.word	0x20000500

0800fa14 <AckTimeoutRetriesFinalize>:

static void AckTimeoutRetriesFinalize( void )
{
 800fa14:	b580      	push	{r7, lr}
 800fa16:	b082      	sub	sp, #8
 800fa18:	af00      	add	r7, sp, #0
    if( MacCtx.McpsConfirm.AckReceived == false )
 800fa1a:	4b14      	ldr	r3, [pc, #80]	; (800fa6c <AckTimeoutRetriesFinalize+0x58>)
 800fa1c:	f893 3440 	ldrb.w	r3, [r3, #1088]	; 0x440
 800fa20:	f083 0301 	eor.w	r3, r3, #1
 800fa24:	b2db      	uxtb	r3, r3
 800fa26:	2b00      	cmp	r3, #0
 800fa28:	d015      	beq.n	800fa56 <AckTimeoutRetriesFinalize+0x42>
    {
        InitDefaultsParams_t params;
        params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 800fa2a:	2302      	movs	r3, #2
 800fa2c:	713b      	strb	r3, [r7, #4]
        params.NvmCtx = Contexts.RegionNvmCtx;
 800fa2e:	4b10      	ldr	r3, [pc, #64]	; (800fa70 <AckTimeoutRetriesFinalize+0x5c>)
 800fa30:	689b      	ldr	r3, [r3, #8]
 800fa32:	603b      	str	r3, [r7, #0]
        RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 800fa34:	4b0d      	ldr	r3, [pc, #52]	; (800fa6c <AckTimeoutRetriesFinalize+0x58>)
 800fa36:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fa3a:	781b      	ldrb	r3, [r3, #0]
 800fa3c:	463a      	mov	r2, r7
 800fa3e:	4611      	mov	r1, r2
 800fa40:	4618      	mov	r0, r3
 800fa42:	f003 fd57 	bl	80134f4 <RegionInitDefaults>

        MacCtx.NodeAckRequested = false;
 800fa46:	4b09      	ldr	r3, [pc, #36]	; (800fa6c <AckTimeoutRetriesFinalize+0x58>)
 800fa48:	2200      	movs	r2, #0
 800fa4a:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        MacCtx.McpsConfirm.AckReceived = false;
 800fa4e:	4b07      	ldr	r3, [pc, #28]	; (800fa6c <AckTimeoutRetriesFinalize+0x58>)
 800fa50:	2200      	movs	r2, #0
 800fa52:	f883 2440 	strb.w	r2, [r3, #1088]	; 0x440
    }
    MacCtx.McpsConfirm.NbRetries = MacCtx.AckTimeoutRetriesCounter;
 800fa56:	4b05      	ldr	r3, [pc, #20]	; (800fa6c <AckTimeoutRetriesFinalize+0x58>)
 800fa58:	f893 2412 	ldrb.w	r2, [r3, #1042]	; 0x412
 800fa5c:	4b03      	ldr	r3, [pc, #12]	; (800fa6c <AckTimeoutRetriesFinalize+0x58>)
 800fa5e:	f883 2441 	strb.w	r2, [r3, #1089]	; 0x441
}
 800fa62:	bf00      	nop
 800fa64:	3708      	adds	r7, #8
 800fa66:	46bd      	mov	sp, r7
 800fa68:	bd80      	pop	{r7, pc}
 800fa6a:	bf00      	nop
 800fa6c:	20000500 	.word	0x20000500
 800fa70:	20000af8 	.word	0x20000af8

0800fa74 <CallNvmCtxCallback>:

static void CallNvmCtxCallback( LoRaMacNvmCtxModule_t module )
{
 800fa74:	b580      	push	{r7, lr}
 800fa76:	b082      	sub	sp, #8
 800fa78:	af00      	add	r7, sp, #0
 800fa7a:	4603      	mov	r3, r0
 800fa7c:	71fb      	strb	r3, [r7, #7]
    if( ( MacCtx.MacCallbacks != NULL ) && ( MacCtx.MacCallbacks->NvmContextChange != NULL ) )
 800fa7e:	4b0b      	ldr	r3, [pc, #44]	; (800faac <CallNvmCtxCallback+0x38>)
 800fa80:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800fa84:	2b00      	cmp	r3, #0
 800fa86:	d00c      	beq.n	800faa2 <CallNvmCtxCallback+0x2e>
 800fa88:	4b08      	ldr	r3, [pc, #32]	; (800faac <CallNvmCtxCallback+0x38>)
 800fa8a:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800fa8e:	689b      	ldr	r3, [r3, #8]
 800fa90:	2b00      	cmp	r3, #0
 800fa92:	d006      	beq.n	800faa2 <CallNvmCtxCallback+0x2e>
    {
        MacCtx.MacCallbacks->NvmContextChange( module );
 800fa94:	4b05      	ldr	r3, [pc, #20]	; (800faac <CallNvmCtxCallback+0x38>)
 800fa96:	f8d3 3348 	ldr.w	r3, [r3, #840]	; 0x348
 800fa9a:	689b      	ldr	r3, [r3, #8]
 800fa9c:	79fa      	ldrb	r2, [r7, #7]
 800fa9e:	4610      	mov	r0, r2
 800faa0:	4798      	blx	r3
    }
}
 800faa2:	bf00      	nop
 800faa4:	3708      	adds	r7, #8
 800faa6:	46bd      	mov	sp, r7
 800faa8:	bd80      	pop	{r7, pc}
 800faaa:	bf00      	nop
 800faac:	20000500 	.word	0x20000500

0800fab0 <EventMacNvmCtxChanged>:

static void EventMacNvmCtxChanged( void )
{
 800fab0:	b580      	push	{r7, lr}
 800fab2:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_MAC );
 800fab4:	2000      	movs	r0, #0
 800fab6:	f7ff ffdd 	bl	800fa74 <CallNvmCtxCallback>
}
 800faba:	bf00      	nop
 800fabc:	bd80      	pop	{r7, pc}

0800fabe <EventRegionNvmCtxChanged>:

static void EventRegionNvmCtxChanged( void )
{
 800fabe:	b580      	push	{r7, lr}
 800fac0:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_REGION );
 800fac2:	2001      	movs	r0, #1
 800fac4:	f7ff ffd6 	bl	800fa74 <CallNvmCtxCallback>
}
 800fac8:	bf00      	nop
 800faca:	bd80      	pop	{r7, pc}

0800facc <EventCryptoNvmCtxChanged>:

static void EventCryptoNvmCtxChanged( void )
{
 800facc:	b580      	push	{r7, lr}
 800face:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CRYPTO );
 800fad0:	2002      	movs	r0, #2
 800fad2:	f7ff ffcf 	bl	800fa74 <CallNvmCtxCallback>
}
 800fad6:	bf00      	nop
 800fad8:	bd80      	pop	{r7, pc}

0800fada <EventSecureElementNvmCtxChanged>:

static void EventSecureElementNvmCtxChanged( void )
{
 800fada:	b580      	push	{r7, lr}
 800fadc:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_SECURE_ELEMENT );
 800fade:	2003      	movs	r0, #3
 800fae0:	f7ff ffc8 	bl	800fa74 <CallNvmCtxCallback>
}
 800fae4:	bf00      	nop
 800fae6:	bd80      	pop	{r7, pc}

0800fae8 <EventCommandsNvmCtxChanged>:

static void EventCommandsNvmCtxChanged( void )
{
 800fae8:	b580      	push	{r7, lr}
 800faea:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_COMMANDS );
 800faec:	2004      	movs	r0, #4
 800faee:	f7ff ffc1 	bl	800fa74 <CallNvmCtxCallback>
}
 800faf2:	bf00      	nop
 800faf4:	bd80      	pop	{r7, pc}

0800faf6 <EventClassBNvmCtxChanged>:

static void EventClassBNvmCtxChanged( void )
{
 800faf6:	b580      	push	{r7, lr}
 800faf8:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CLASS_B );
 800fafa:	2005      	movs	r0, #5
 800fafc:	f7ff ffba 	bl	800fa74 <CallNvmCtxCallback>
}
 800fb00:	bf00      	nop
 800fb02:	bd80      	pop	{r7, pc}

0800fb04 <EventConfirmQueueNvmCtxChanged>:

static void EventConfirmQueueNvmCtxChanged( void )
{
 800fb04:	b580      	push	{r7, lr}
 800fb06:	af00      	add	r7, sp, #0
    CallNvmCtxCallback( LORAMAC_NVMCTXMODULE_CONFIRM_QUEUE );
 800fb08:	2006      	movs	r0, #6
 800fb0a:	f7ff ffb3 	bl	800fa74 <CallNvmCtxCallback>
}
 800fb0e:	bf00      	nop
 800fb10:	bd80      	pop	{r7, pc}
	...

0800fb14 <IsRequestPending>:

static uint8_t IsRequestPending( void )
{
 800fb14:	b480      	push	{r7}
 800fb16:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 800fb18:	4b0b      	ldr	r3, [pc, #44]	; (800fb48 <IsRequestPending+0x34>)
 800fb1a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800fb1e:	f003 0304 	and.w	r3, r3, #4
 800fb22:	b2db      	uxtb	r3, r3
 800fb24:	2b00      	cmp	r3, #0
 800fb26:	d107      	bne.n	800fb38 <IsRequestPending+0x24>
        ( MacCtx.MacFlags.Bits.McpsReq == 1 ) )
 800fb28:	4b07      	ldr	r3, [pc, #28]	; (800fb48 <IsRequestPending+0x34>)
 800fb2a:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800fb2e:	f003 0301 	and.w	r3, r3, #1
 800fb32:	b2db      	uxtb	r3, r3
    if( ( MacCtx.MacFlags.Bits.MlmeReq == 1 ) ||
 800fb34:	2b00      	cmp	r3, #0
 800fb36:	d001      	beq.n	800fb3c <IsRequestPending+0x28>
    {
        return 1;
 800fb38:	2301      	movs	r3, #1
 800fb3a:	e000      	b.n	800fb3e <IsRequestPending+0x2a>
    }
    return 0;
 800fb3c:	2300      	movs	r3, #0
}
 800fb3e:	4618      	mov	r0, r3
 800fb40:	46bd      	mov	sp, r7
 800fb42:	bc80      	pop	{r7}
 800fb44:	4770      	bx	lr
 800fb46:	bf00      	nop
 800fb48:	20000500 	.word	0x20000500

0800fb4c <LoRaMacIsBusy>:

/* Exported functions ---------------------------------------------------------*/
bool LoRaMacIsBusy( void )
{
 800fb4c:	b480      	push	{r7}
 800fb4e:	af00      	add	r7, sp, #0
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800fb50:	4b08      	ldr	r3, [pc, #32]	; (800fb74 <LoRaMacIsBusy+0x28>)
 800fb52:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 800fb56:	2b00      	cmp	r3, #0
 800fb58:	d106      	bne.n	800fb68 <LoRaMacIsBusy+0x1c>
        ( MacCtx.AllowRequests == LORAMAC_REQUEST_HANDLING_ON ) )
 800fb5a:	4b06      	ldr	r3, [pc, #24]	; (800fb74 <LoRaMacIsBusy+0x28>)
 800fb5c:	f893 3482 	ldrb.w	r3, [r3, #1154]	; 0x482
    if( ( MacCtx.MacState == LORAMAC_IDLE ) &&
 800fb60:	2b01      	cmp	r3, #1
 800fb62:	d101      	bne.n	800fb68 <LoRaMacIsBusy+0x1c>
    {
        return false;
 800fb64:	2300      	movs	r3, #0
 800fb66:	e000      	b.n	800fb6a <LoRaMacIsBusy+0x1e>
    }
    return true;
 800fb68:	2301      	movs	r3, #1
}
 800fb6a:	4618      	mov	r0, r3
 800fb6c:	46bd      	mov	sp, r7
 800fb6e:	bc80      	pop	{r7}
 800fb70:	4770      	bx	lr
 800fb72:	bf00      	nop
 800fb74:	20000500 	.word	0x20000500

0800fb78 <LoRaMacProcess>:

void LoRaMacProcess( void )
{
 800fb78:	b580      	push	{r7, lr}
 800fb7a:	b082      	sub	sp, #8
 800fb7c:	af00      	add	r7, sp, #0
    uint8_t noTx = 0x00;
 800fb7e:	2300      	movs	r3, #0
 800fb80:	71fb      	strb	r3, [r7, #7]

    LoRaMacHandleIrqEvents( );
 800fb82:	f7fd fc87 	bl	800d494 <LoRaMacHandleIrqEvents>
    LoRaMacClassBProcess( );
 800fb86:	f001 fd79 	bl	801167c <LoRaMacClassBProcess>

    // MAC proceeded a state and is ready to check
    if( MacCtx.MacFlags.Bits.MacDone == 1 )
 800fb8a:	4b1a      	ldr	r3, [pc, #104]	; (800fbf4 <LoRaMacProcess+0x7c>)
 800fb8c:	f893 3481 	ldrb.w	r3, [r3, #1153]	; 0x481
 800fb90:	f003 0320 	and.w	r3, r3, #32
 800fb94:	b2db      	uxtb	r3, r3
 800fb96:	2b00      	cmp	r3, #0
 800fb98:	d01e      	beq.n	800fbd8 <LoRaMacProcess+0x60>
    {
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_OFF );
 800fb9a:	2000      	movs	r0, #0
 800fb9c:	f7fd fcc2 	bl	800d524 <LoRaMacEnableRequests>
        LoRaMacCheckForRxAbort( );
 800fba0:	f7fd fe70 	bl	800d884 <LoRaMacCheckForRxAbort>

        // An error occurs during transmitting
        if( IsRequestPending( ) > 0 )
 800fba4:	f7ff ffb6 	bl	800fb14 <IsRequestPending>
 800fba8:	4603      	mov	r3, r0
 800fbaa:	2b00      	cmp	r3, #0
 800fbac:	d006      	beq.n	800fbbc <LoRaMacProcess+0x44>
        {
            noTx |= LoRaMacCheckForBeaconAcquisition( );
 800fbae:	f7fd fe41 	bl	800d834 <LoRaMacCheckForBeaconAcquisition>
 800fbb2:	4603      	mov	r3, r0
 800fbb4:	461a      	mov	r2, r3
 800fbb6:	79fb      	ldrb	r3, [r7, #7]
 800fbb8:	4313      	orrs	r3, r2
 800fbba:	71fb      	strb	r3, [r7, #7]
        }

        if( noTx == 0x00 )
 800fbbc:	79fb      	ldrb	r3, [r7, #7]
 800fbbe:	2b00      	cmp	r3, #0
 800fbc0:	d103      	bne.n	800fbca <LoRaMacProcess+0x52>
        {
            LoRaMacHandleMlmeRequest( );
 800fbc2:	f7fd fdfb 	bl	800d7bc <LoRaMacHandleMlmeRequest>
            LoRaMacHandleMcpsRequest( );
 800fbc6:	f7fd fd8b 	bl	800d6e0 <LoRaMacHandleMcpsRequest>
        }
        LoRaMacHandleRequestEvents( );
 800fbca:	f7fd fcbb 	bl	800d544 <LoRaMacHandleRequestEvents>
        LoRaMacHandleScheduleUplinkEvent( );
 800fbce:	f7fd fd1b 	bl	800d608 <LoRaMacHandleScheduleUplinkEvent>
        LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 800fbd2:	2001      	movs	r0, #1
 800fbd4:	f7fd fca6 	bl	800d524 <LoRaMacEnableRequests>
    }
    LoRaMacHandleIndicationEvents( );
 800fbd8:	f7fd fd30 	bl	800d63c <LoRaMacHandleIndicationEvents>
    if( MacCtx.RxSlot == RX_SLOT_WIN_CLASS_C )
 800fbdc:	4b05      	ldr	r3, [pc, #20]	; (800fbf4 <LoRaMacProcess+0x7c>)
 800fbde:	f893 3480 	ldrb.w	r3, [r3, #1152]	; 0x480
 800fbe2:	2b02      	cmp	r3, #2
 800fbe4:	d101      	bne.n	800fbea <LoRaMacProcess+0x72>
    {
        OpenContinuousRxCWindow( );
 800fbe6:	f7ff fa97 	bl	800f118 <OpenContinuousRxCWindow>
    }
}
 800fbea:	bf00      	nop
 800fbec:	3708      	adds	r7, #8
 800fbee:	46bd      	mov	sp, r7
 800fbf0:	bd80      	pop	{r7, pc}
 800fbf2:	bf00      	nop
 800fbf4:	20000500 	.word	0x20000500

0800fbf8 <LoRaMacInitialization>:

LoRaMacStatus_t LoRaMacInitialization( LoRaMacPrimitives_t* primitives, LoRaMacCallback_t* callbacks, LoRaMacRegion_t region )
{
 800fbf8:	b590      	push	{r4, r7, lr}
 800fbfa:	b099      	sub	sp, #100	; 0x64
 800fbfc:	af02      	add	r7, sp, #8
 800fbfe:	6178      	str	r0, [r7, #20]
 800fc00:	6139      	str	r1, [r7, #16]
 800fc02:	4613      	mov	r3, r2
 800fc04:	73fb      	strb	r3, [r7, #15]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacClassBCallback_t classBCallbacks;
    LoRaMacClassBParams_t classBParams;

    if( ( primitives == NULL ) ||
 800fc06:	697b      	ldr	r3, [r7, #20]
 800fc08:	2b00      	cmp	r3, #0
 800fc0a:	d002      	beq.n	800fc12 <LoRaMacInitialization+0x1a>
 800fc0c:	693b      	ldr	r3, [r7, #16]
 800fc0e:	2b00      	cmp	r3, #0
 800fc10:	d101      	bne.n	800fc16 <LoRaMacInitialization+0x1e>
        ( callbacks == NULL ) )
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800fc12:	2303      	movs	r3, #3
 800fc14:	e30b      	b.n	801022e <LoRaMacInitialization+0x636>
    }

    if( ( primitives->MacMcpsConfirm == NULL ) ||
 800fc16:	697b      	ldr	r3, [r7, #20]
 800fc18:	681b      	ldr	r3, [r3, #0]
 800fc1a:	2b00      	cmp	r3, #0
 800fc1c:	d00b      	beq.n	800fc36 <LoRaMacInitialization+0x3e>
        ( primitives->MacMcpsIndication == NULL ) ||
 800fc1e:	697b      	ldr	r3, [r7, #20]
 800fc20:	685b      	ldr	r3, [r3, #4]
    if( ( primitives->MacMcpsConfirm == NULL ) ||
 800fc22:	2b00      	cmp	r3, #0
 800fc24:	d007      	beq.n	800fc36 <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeConfirm == NULL ) ||
 800fc26:	697b      	ldr	r3, [r7, #20]
 800fc28:	689b      	ldr	r3, [r3, #8]
        ( primitives->MacMcpsIndication == NULL ) ||
 800fc2a:	2b00      	cmp	r3, #0
 800fc2c:	d003      	beq.n	800fc36 <LoRaMacInitialization+0x3e>
        ( primitives->MacMlmeIndication == NULL ) )
 800fc2e:	697b      	ldr	r3, [r7, #20]
 800fc30:	68db      	ldr	r3, [r3, #12]
        ( primitives->MacMlmeConfirm == NULL ) ||
 800fc32:	2b00      	cmp	r3, #0
 800fc34:	d101      	bne.n	800fc3a <LoRaMacInitialization+0x42>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 800fc36:	2303      	movs	r3, #3
 800fc38:	e2f9      	b.n	801022e <LoRaMacInitialization+0x636>
    }
    // Verify if the region is supported
    if( RegionIsActive( region ) == false )
 800fc3a:	7bfb      	ldrb	r3, [r7, #15]
 800fc3c:	4618      	mov	r0, r3
 800fc3e:	f003 fc1f 	bl	8013480 <RegionIsActive>
 800fc42:	4603      	mov	r3, r0
 800fc44:	f083 0301 	eor.w	r3, r3, #1
 800fc48:	b2db      	uxtb	r3, r3
 800fc4a:	2b00      	cmp	r3, #0
 800fc4c:	d001      	beq.n	800fc52 <LoRaMacInitialization+0x5a>
    {
        return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 800fc4e:	2309      	movs	r3, #9
 800fc50:	e2ed      	b.n	801022e <LoRaMacInitialization+0x636>
    }

    // Confirm queue reset
    LoRaMacConfirmQueueInit( primitives, EventConfirmQueueNvmCtxChanged );
 800fc52:	49c5      	ldr	r1, [pc, #788]	; (800ff68 <LoRaMacInitialization+0x370>)
 800fc54:	6978      	ldr	r0, [r7, #20]
 800fc56:	f002 f891 	bl	8011d7c <LoRaMacConfirmQueueInit>

    // Initialize the module context with zeros
    memset1( ( uint8_t* ) &NvmMacCtx, 0x00, sizeof( LoRaMacNvmCtx_t ) );
 800fc5a:	f44f 72b6 	mov.w	r2, #364	; 0x16c
 800fc5e:	2100      	movs	r1, #0
 800fc60:	48c2      	ldr	r0, [pc, #776]	; (800ff6c <LoRaMacInitialization+0x374>)
 800fc62:	f005 fdf1 	bl	8015848 <memset1>
    memset1( ( uint8_t* ) &MacCtx, 0x00, sizeof( LoRaMacCtx_t ) );
 800fc66:	f240 428c 	movw	r2, #1164	; 0x48c
 800fc6a:	2100      	movs	r1, #0
 800fc6c:	48c0      	ldr	r0, [pc, #768]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fc6e:	f005 fdeb 	bl	8015848 <memset1>
    MacCtx.NvmCtx = &NvmMacCtx;
 800fc72:	4bbf      	ldr	r3, [pc, #764]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fc74:	4abd      	ldr	r2, [pc, #756]	; (800ff6c <LoRaMacInitialization+0x374>)
 800fc76:	f8c3 2484 	str.w	r2, [r3, #1156]	; 0x484

    // Set non zero variables to its default value
    MacCtx.AckTimeoutRetriesCounter = 1;
 800fc7a:	4bbd      	ldr	r3, [pc, #756]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fc7c:	2201      	movs	r2, #1
 800fc7e:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412
    MacCtx.AckTimeoutRetries = 1;
 800fc82:	4bbb      	ldr	r3, [pc, #748]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fc84:	2201      	movs	r2, #1
 800fc86:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
    MacCtx.NvmCtx->Region = region;
 800fc8a:	4bb9      	ldr	r3, [pc, #740]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fc8c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fc90:	7bfa      	ldrb	r2, [r7, #15]
 800fc92:	701a      	strb	r2, [r3, #0]
    MacCtx.NvmCtx->DeviceClass = CLASS_A;
 800fc94:	4bb6      	ldr	r3, [pc, #728]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fc96:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fc9a:	2200      	movs	r2, #0
 800fc9c:	f883 207c 	strb.w	r2, [r3, #124]	; 0x7c
    MacCtx.NvmCtx->RepeaterSupport = false;
 800fca0:	4bb3      	ldr	r3, [pc, #716]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fca2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fca6:	2200      	movs	r2, #0
 800fca8:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca

    // Setup version
    MacCtx.NvmCtx->Version.Value = LORAMAC_VERSION;
 800fcac:	4bb0      	ldr	r3, [pc, #704]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fcae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fcb2:	4ab0      	ldr	r2, [pc, #704]	; (800ff74 <LoRaMacInitialization+0x37c>)
 800fcb4:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

    // Reset to defaults
    getPhy.Attribute = PHY_DUTY_CYCLE;
 800fcb8:	230f      	movs	r3, #15
 800fcba:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800fcbe:	4bac      	ldr	r3, [pc, #688]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fcc0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fcc4:	781b      	ldrb	r3, [r3, #0]
 800fcc6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800fcca:	4611      	mov	r1, r2
 800fccc:	4618      	mov	r0, r3
 800fcce:	f003 fbe7 	bl	80134a0 <RegionGetPhyParam>
 800fcd2:	4603      	mov	r3, r0
 800fcd4:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->DutyCycleOn = ( bool ) phyParam.Value;
 800fcd6:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800fcd8:	4ba5      	ldr	r3, [pc, #660]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fcda:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fcde:	2a00      	cmp	r2, #0
 800fce0:	bf14      	ite	ne
 800fce2:	2201      	movne	r2, #1
 800fce4:	2200      	moveq	r2, #0
 800fce6:	b2d2      	uxtb	r2, r2
 800fce8:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9

    getPhy.Attribute = PHY_DEF_TX_POWER;
 800fcec:	230a      	movs	r3, #10
 800fcee:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800fcf2:	4b9f      	ldr	r3, [pc, #636]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fcf4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fcf8:	781b      	ldrb	r3, [r3, #0]
 800fcfa:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800fcfe:	4611      	mov	r1, r2
 800fd00:	4618      	mov	r0, r3
 800fd02:	f003 fbcd 	bl	80134a0 <RegionGetPhyParam>
 800fd06:	4603      	mov	r3, r0
 800fd08:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = phyParam.Value;
 800fd0a:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800fd0c:	4b98      	ldr	r3, [pc, #608]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fd0e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fd12:	b252      	sxtb	r2, r2
 800fd14:	711a      	strb	r2, [r3, #4]

    getPhy.Attribute = PHY_DEF_TX_DR;
 800fd16:	2306      	movs	r3, #6
 800fd18:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800fd1c:	4b94      	ldr	r3, [pc, #592]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fd1e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fd22:	781b      	ldrb	r3, [r3, #0]
 800fd24:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800fd28:	4611      	mov	r1, r2
 800fd2a:	4618      	mov	r0, r3
 800fd2c:	f003 fbb8 	bl	80134a0 <RegionGetPhyParam>
 800fd30:	4603      	mov	r3, r0
 800fd32:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = phyParam.Value;
 800fd34:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800fd36:	4b8e      	ldr	r3, [pc, #568]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fd38:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fd3c:	b252      	sxtb	r2, r2
 800fd3e:	715a      	strb	r2, [r3, #5]

    getPhy.Attribute = PHY_MAX_RX_WINDOW;
 800fd40:	2310      	movs	r3, #16
 800fd42:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800fd46:	4b8a      	ldr	r3, [pc, #552]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fd48:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fd4c:	781b      	ldrb	r3, [r3, #0]
 800fd4e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800fd52:	4611      	mov	r1, r2
 800fd54:	4618      	mov	r0, r3
 800fd56:	f003 fba3 	bl	80134a0 <RegionGetPhyParam>
 800fd5a:	4603      	mov	r3, r0
 800fd5c:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow = phyParam.Value;
 800fd5e:	4b84      	ldr	r3, [pc, #528]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fd60:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fd64:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800fd66:	611a      	str	r2, [r3, #16]

    getPhy.Attribute = PHY_RECEIVE_DELAY1;
 800fd68:	2311      	movs	r3, #17
 800fd6a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800fd6e:	4b80      	ldr	r3, [pc, #512]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fd70:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fd74:	781b      	ldrb	r3, [r3, #0]
 800fd76:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800fd7a:	4611      	mov	r1, r2
 800fd7c:	4618      	mov	r0, r3
 800fd7e:	f003 fb8f 	bl	80134a0 <RegionGetPhyParam>
 800fd82:	4603      	mov	r3, r0
 800fd84:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1 = phyParam.Value;
 800fd86:	4b7a      	ldr	r3, [pc, #488]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fd88:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fd8c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800fd8e:	615a      	str	r2, [r3, #20]

    getPhy.Attribute = PHY_RECEIVE_DELAY2;
 800fd90:	2312      	movs	r3, #18
 800fd92:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800fd96:	4b76      	ldr	r3, [pc, #472]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fd98:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fd9c:	781b      	ldrb	r3, [r3, #0]
 800fd9e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800fda2:	4611      	mov	r1, r2
 800fda4:	4618      	mov	r0, r3
 800fda6:	f003 fb7b 	bl	80134a0 <RegionGetPhyParam>
 800fdaa:	4603      	mov	r3, r0
 800fdac:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2 = phyParam.Value;
 800fdae:	4b70      	ldr	r3, [pc, #448]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fdb0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fdb4:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800fdb6:	619a      	str	r2, [r3, #24]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY1;
 800fdb8:	2313      	movs	r3, #19
 800fdba:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800fdbe:	4b6c      	ldr	r3, [pc, #432]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fdc0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fdc4:	781b      	ldrb	r3, [r3, #0]
 800fdc6:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800fdca:	4611      	mov	r1, r2
 800fdcc:	4618      	mov	r0, r3
 800fdce:	f003 fb67 	bl	80134a0 <RegionGetPhyParam>
 800fdd2:	4603      	mov	r3, r0
 800fdd4:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1 = phyParam.Value;
 800fdd6:	4b66      	ldr	r3, [pc, #408]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fdd8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fddc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800fdde:	61da      	str	r2, [r3, #28]

    getPhy.Attribute = PHY_JOIN_ACCEPT_DELAY2;
 800fde0:	2314      	movs	r3, #20
 800fde2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800fde6:	4b62      	ldr	r3, [pc, #392]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fde8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fdec:	781b      	ldrb	r3, [r3, #0]
 800fdee:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800fdf2:	4611      	mov	r1, r2
 800fdf4:	4618      	mov	r0, r3
 800fdf6:	f003 fb53 	bl	80134a0 <RegionGetPhyParam>
 800fdfa:	4603      	mov	r3, r0
 800fdfc:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2 = phyParam.Value;
 800fdfe:	4b5c      	ldr	r3, [pc, #368]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fe00:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe04:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800fe06:	621a      	str	r2, [r3, #32]

    getPhy.Attribute = PHY_DEF_DR1_OFFSET;
 800fe08:	2317      	movs	r3, #23
 800fe0a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800fe0e:	4b58      	ldr	r3, [pc, #352]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fe10:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe14:	781b      	ldrb	r3, [r3, #0]
 800fe16:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800fe1a:	4611      	mov	r1, r2
 800fe1c:	4618      	mov	r0, r3
 800fe1e:	f003 fb3f 	bl	80134a0 <RegionGetPhyParam>
 800fe22:	4603      	mov	r3, r0
 800fe24:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx1DrOffset = phyParam.Value;
 800fe26:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800fe28:	4b51      	ldr	r3, [pc, #324]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fe2a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe2e:	b2d2      	uxtb	r2, r2
 800fe30:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25

    getPhy.Attribute = PHY_DEF_RX2_FREQUENCY;
 800fe34:	2318      	movs	r3, #24
 800fe36:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800fe3a:	4b4d      	ldr	r3, [pc, #308]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fe3c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe40:	781b      	ldrb	r3, [r3, #0]
 800fe42:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800fe46:	4611      	mov	r1, r2
 800fe48:	4618      	mov	r0, r3
 800fe4a:	f003 fb29 	bl	80134a0 <RegionGetPhyParam>
 800fe4e:	4603      	mov	r3, r0
 800fe50:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Frequency = phyParam.Value;
 800fe52:	4b47      	ldr	r3, [pc, #284]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fe54:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe58:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800fe5a:	629a      	str	r2, [r3, #40]	; 0x28
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Frequency = phyParam.Value;
 800fe5c:	4b44      	ldr	r3, [pc, #272]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fe5e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe62:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800fe64:	631a      	str	r2, [r3, #48]	; 0x30

    getPhy.Attribute = PHY_DEF_RX2_DR;
 800fe66:	2319      	movs	r3, #25
 800fe68:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800fe6c:	4b40      	ldr	r3, [pc, #256]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fe6e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe72:	781b      	ldrb	r3, [r3, #0]
 800fe74:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800fe78:	4611      	mov	r1, r2
 800fe7a:	4618      	mov	r0, r3
 800fe7c:	f003 fb10 	bl	80134a0 <RegionGetPhyParam>
 800fe80:	4603      	mov	r3, r0
 800fe82:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel.Datarate = phyParam.Value;
 800fe84:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800fe86:	4b3a      	ldr	r3, [pc, #232]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fe88:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe8c:	b2d2      	uxtb	r2, r2
 800fe8e:	f883 202c 	strb.w	r2, [r3, #44]	; 0x2c
    MacCtx.NvmCtx->MacParamsDefaults.RxCChannel.Datarate = phyParam.Value;
 800fe92:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800fe94:	4b36      	ldr	r3, [pc, #216]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fe96:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fe9a:	b2d2      	uxtb	r2, r2
 800fe9c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

    getPhy.Attribute = PHY_DEF_UPLINK_DWELL_TIME;
 800fea0:	231e      	movs	r3, #30
 800fea2:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800fea6:	4b32      	ldr	r3, [pc, #200]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fea8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800feac:	781b      	ldrb	r3, [r3, #0]
 800feae:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800feb2:	4611      	mov	r1, r2
 800feb4:	4618      	mov	r0, r3
 800feb6:	f003 faf3 	bl	80134a0 <RegionGetPhyParam>
 800feba:	4603      	mov	r3, r0
 800febc:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.UplinkDwellTime = phyParam.Value;
 800febe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800fec0:	4b2b      	ldr	r3, [pc, #172]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fec2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fec6:	b2d2      	uxtb	r2, r2
 800fec8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38

    getPhy.Attribute = PHY_DEF_DOWNLINK_DWELL_TIME;
 800fecc:	231f      	movs	r3, #31
 800fece:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800fed2:	4b27      	ldr	r3, [pc, #156]	; (800ff70 <LoRaMacInitialization+0x378>)
 800fed4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fed8:	781b      	ldrb	r3, [r3, #0]
 800feda:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800fede:	4611      	mov	r1, r2
 800fee0:	4618      	mov	r0, r3
 800fee2:	f003 fadd 	bl	80134a0 <RegionGetPhyParam>
 800fee6:	4603      	mov	r3, r0
 800fee8:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.DownlinkDwellTime = phyParam.Value;
 800feea:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800feec:	4b20      	ldr	r3, [pc, #128]	; (800ff70 <LoRaMacInitialization+0x378>)
 800feee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fef2:	b2d2      	uxtb	r2, r2
 800fef4:	f883 2039 	strb.w	r2, [r3, #57]	; 0x39

    getPhy.Attribute = PHY_DEF_MAX_EIRP;
 800fef8:	2320      	movs	r3, #32
 800fefa:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800fefe:	4b1c      	ldr	r3, [pc, #112]	; (800ff70 <LoRaMacInitialization+0x378>)
 800ff00:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff04:	781b      	ldrb	r3, [r3, #0]
 800ff06:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800ff0a:	4611      	mov	r1, r2
 800ff0c:	4618      	mov	r0, r3
 800ff0e:	f003 fac7 	bl	80134a0 <RegionGetPhyParam>
 800ff12:	4603      	mov	r3, r0
 800ff14:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.MaxEirp = phyParam.fValue;
 800ff16:	4b16      	ldr	r3, [pc, #88]	; (800ff70 <LoRaMacInitialization+0x378>)
 800ff18:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff1c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ff1e:	63da      	str	r2, [r3, #60]	; 0x3c

    getPhy.Attribute = PHY_DEF_ANTENNA_GAIN;
 800ff20:	2321      	movs	r3, #33	; 0x21
 800ff22:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800ff26:	4b12      	ldr	r3, [pc, #72]	; (800ff70 <LoRaMacInitialization+0x378>)
 800ff28:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff2c:	781b      	ldrb	r3, [r3, #0]
 800ff2e:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800ff32:	4611      	mov	r1, r2
 800ff34:	4618      	mov	r0, r3
 800ff36:	f003 fab3 	bl	80134a0 <RegionGetPhyParam>
 800ff3a:	4603      	mov	r3, r0
 800ff3c:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = phyParam.fValue;
 800ff3e:	4b0c      	ldr	r3, [pc, #48]	; (800ff70 <LoRaMacInitialization+0x378>)
 800ff40:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff44:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800ff46:	641a      	str	r2, [r3, #64]	; 0x40

    getPhy.Attribute = PHY_DEF_ADR_ACK_LIMIT;
 800ff48:	230b      	movs	r3, #11
 800ff4a:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800ff4e:	4b08      	ldr	r3, [pc, #32]	; (800ff70 <LoRaMacInitialization+0x378>)
 800ff50:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff54:	781b      	ldrb	r3, [r3, #0]
 800ff56:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800ff5a:	4611      	mov	r1, r2
 800ff5c:	4618      	mov	r0, r3
 800ff5e:	f003 fa9f 	bl	80134a0 <RegionGetPhyParam>
 800ff62:	4603      	mov	r3, r0
 800ff64:	e008      	b.n	800ff78 <LoRaMacInitialization+0x380>
 800ff66:	bf00      	nop
 800ff68:	0800fb05 	.word	0x0800fb05
 800ff6c:	2000098c 	.word	0x2000098c
 800ff70:	20000500 	.word	0x20000500
 800ff74:	01000300 	.word	0x01000300
 800ff78:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.AdrAckLimit = phyParam.Value;
 800ff7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ff7c:	b29a      	uxth	r2, r3
 800ff7e:	4bae      	ldr	r3, [pc, #696]	; (8010238 <LoRaMacInitialization+0x640>)
 800ff80:	f8a3 23f4 	strh.w	r2, [r3, #1012]	; 0x3f4

    getPhy.Attribute = PHY_DEF_ADR_ACK_DELAY;
 800ff84:	230c      	movs	r3, #12
 800ff86:	f887 3050 	strb.w	r3, [r7, #80]	; 0x50
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 800ff8a:	4bab      	ldr	r3, [pc, #684]	; (8010238 <LoRaMacInitialization+0x640>)
 800ff8c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ff90:	781b      	ldrb	r3, [r3, #0]
 800ff92:	f107 0250 	add.w	r2, r7, #80	; 0x50
 800ff96:	4611      	mov	r1, r2
 800ff98:	4618      	mov	r0, r3
 800ff9a:	f003 fa81 	bl	80134a0 <RegionGetPhyParam>
 800ff9e:	4603      	mov	r3, r0
 800ffa0:	64fb      	str	r3, [r7, #76]	; 0x4c
    MacCtx.AdrAckDelay = phyParam.Value;
 800ffa2:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 800ffa4:	b29a      	uxth	r2, r3
 800ffa6:	4ba4      	ldr	r3, [pc, #656]	; (8010238 <LoRaMacInitialization+0x640>)
 800ffa8:	f8a3 23f6 	strh.w	r2, [r3, #1014]	; 0x3f6

    // Init parameters which are not set in function ResetMacParameters
    MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans = 1;
 800ffac:	4ba2      	ldr	r3, [pc, #648]	; (8010238 <LoRaMacInitialization+0x640>)
 800ffae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ffb2:	2201      	movs	r2, #1
 800ffb4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
    MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = 10;
 800ffb8:	4b9f      	ldr	r3, [pc, #636]	; (8010238 <LoRaMacInitialization+0x640>)
 800ffba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ffbe:	220a      	movs	r2, #10
 800ffc0:	609a      	str	r2, [r3, #8]
    MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = 6;
 800ffc2:	4b9d      	ldr	r3, [pc, #628]	; (8010238 <LoRaMacInitialization+0x640>)
 800ffc4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ffc8:	2206      	movs	r2, #6
 800ffca:	731a      	strb	r2, [r3, #12]

    MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError;
 800ffcc:	4b9a      	ldr	r3, [pc, #616]	; (8010238 <LoRaMacInitialization+0x640>)
 800ffce:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800ffd2:	4b99      	ldr	r3, [pc, #612]	; (8010238 <LoRaMacInitialization+0x640>)
 800ffd4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ffd8:	6892      	ldr	r2, [r2, #8]
 800ffda:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
    MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols;
 800ffde:	4b96      	ldr	r3, [pc, #600]	; (8010238 <LoRaMacInitialization+0x640>)
 800ffe0:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800ffe4:	4b94      	ldr	r3, [pc, #592]	; (8010238 <LoRaMacInitialization+0x640>)
 800ffe6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800ffea:	7b12      	ldrb	r2, [r2, #12]
 800ffec:	f883 208c 	strb.w	r2, [r3, #140]	; 0x8c
    MacCtx.NvmCtx->MacParams.MaxRxWindow = MacCtx.NvmCtx->MacParamsDefaults.MaxRxWindow;
 800fff0:	4b91      	ldr	r3, [pc, #580]	; (8010238 <LoRaMacInitialization+0x640>)
 800fff2:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 800fff6:	4b90      	ldr	r3, [pc, #576]	; (8010238 <LoRaMacInitialization+0x640>)
 800fff8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 800fffc:	6912      	ldr	r2, [r2, #16]
 800fffe:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
    MacCtx.NvmCtx->MacParams.ReceiveDelay1 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay1;
 8010002:	4b8d      	ldr	r3, [pc, #564]	; (8010238 <LoRaMacInitialization+0x640>)
 8010004:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8010008:	4b8b      	ldr	r3, [pc, #556]	; (8010238 <LoRaMacInitialization+0x640>)
 801000a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801000e:	6952      	ldr	r2, [r2, #20]
 8010010:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    MacCtx.NvmCtx->MacParams.ReceiveDelay2 = MacCtx.NvmCtx->MacParamsDefaults.ReceiveDelay2;
 8010014:	4b88      	ldr	r3, [pc, #544]	; (8010238 <LoRaMacInitialization+0x640>)
 8010016:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801001a:	4b87      	ldr	r3, [pc, #540]	; (8010238 <LoRaMacInitialization+0x640>)
 801001c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010020:	6992      	ldr	r2, [r2, #24]
 8010022:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay1;
 8010026:	4b84      	ldr	r3, [pc, #528]	; (8010238 <LoRaMacInitialization+0x640>)
 8010028:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801002c:	4b82      	ldr	r3, [pc, #520]	; (8010238 <LoRaMacInitialization+0x640>)
 801002e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010032:	69d2      	ldr	r2, [r2, #28]
 8010034:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParamsDefaults.JoinAcceptDelay2;
 8010038:	4b7f      	ldr	r3, [pc, #508]	; (8010238 <LoRaMacInitialization+0x640>)
 801003a:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801003e:	4b7e      	ldr	r3, [pc, #504]	; (8010238 <LoRaMacInitialization+0x640>)
 8010040:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010044:	6a12      	ldr	r2, [r2, #32]
 8010046:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
    MacCtx.NvmCtx->MacParams.ChannelsNbTrans = MacCtx.NvmCtx->MacParamsDefaults.ChannelsNbTrans;
 801004a:	4b7b      	ldr	r3, [pc, #492]	; (8010238 <LoRaMacInitialization+0x640>)
 801004c:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8010050:	4b79      	ldr	r3, [pc, #484]	; (8010238 <LoRaMacInitialization+0x640>)
 8010052:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010056:	f892 2024 	ldrb.w	r2, [r2, #36]	; 0x24
 801005a:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4

    InitDefaultsParams_t params;
    params.Type = INIT_TYPE_DEFAULTS;
 801005e:	2300      	movs	r3, #0
 8010060:	f887 3020 	strb.w	r3, [r7, #32]
    params.NvmCtx = NULL;
 8010064:	2300      	movs	r3, #0
 8010066:	61fb      	str	r3, [r7, #28]
    RegionInitDefaults( MacCtx.NvmCtx->Region, &params );
 8010068:	4b73      	ldr	r3, [pc, #460]	; (8010238 <LoRaMacInitialization+0x640>)
 801006a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801006e:	781b      	ldrb	r3, [r3, #0]
 8010070:	f107 021c 	add.w	r2, r7, #28
 8010074:	4611      	mov	r1, r2
 8010076:	4618      	mov	r0, r3
 8010078:	f003 fa3c 	bl	80134f4 <RegionInitDefaults>

    ResetMacParameters( );
 801007c:	f7fe ff3c 	bl	800eef8 <ResetMacParameters>

    MacCtx.NvmCtx->PublicNetwork = true;
 8010080:	4b6d      	ldr	r3, [pc, #436]	; (8010238 <LoRaMacInitialization+0x640>)
 8010082:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010086:	2201      	movs	r2, #1
 8010088:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d

    MacCtx.MacPrimitives = primitives;
 801008c:	4a6a      	ldr	r2, [pc, #424]	; (8010238 <LoRaMacInitialization+0x640>)
 801008e:	697b      	ldr	r3, [r7, #20]
 8010090:	f8c2 3344 	str.w	r3, [r2, #836]	; 0x344
    MacCtx.MacCallbacks = callbacks;
 8010094:	4a68      	ldr	r2, [pc, #416]	; (8010238 <LoRaMacInitialization+0x640>)
 8010096:	693b      	ldr	r3, [r7, #16]
 8010098:	f8c2 3348 	str.w	r3, [r2, #840]	; 0x348
    MacCtx.MacFlags.Value = 0;
 801009c:	4b66      	ldr	r3, [pc, #408]	; (8010238 <LoRaMacInitialization+0x640>)
 801009e:	2200      	movs	r2, #0
 80100a0:	f883 2481 	strb.w	r2, [r3, #1153]	; 0x481
    MacCtx.MacState = LORAMAC_STOPPED;
 80100a4:	4b64      	ldr	r3, [pc, #400]	; (8010238 <LoRaMacInitialization+0x640>)
 80100a6:	2201      	movs	r2, #1
 80100a8:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340

    // Reset duty cycle times
    MacCtx.NvmCtx->LastTxDoneTime = 0;
 80100ac:	4b62      	ldr	r3, [pc, #392]	; (8010238 <LoRaMacInitialization+0x640>)
 80100ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80100b2:	2200      	movs	r2, #0
 80100b4:	f8c3 2150 	str.w	r2, [r3, #336]	; 0x150
    MacCtx.NvmCtx->AggregatedTimeOff = 0;
 80100b8:	4b5f      	ldr	r3, [pc, #380]	; (8010238 <LoRaMacInitialization+0x640>)
 80100ba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80100be:	2200      	movs	r2, #0
 80100c0:	f8c3 2154 	str.w	r2, [r3, #340]	; 0x154

    // Initialize timers
    TimerInit( &MacCtx.TxDelayedTimer, OnTxDelayedTimerEvent );
 80100c4:	2300      	movs	r3, #0
 80100c6:	9300      	str	r3, [sp, #0]
 80100c8:	4b5c      	ldr	r3, [pc, #368]	; (801023c <LoRaMacInitialization+0x644>)
 80100ca:	2200      	movs	r2, #0
 80100cc:	f04f 31ff 	mov.w	r1, #4294967295
 80100d0:	485b      	ldr	r0, [pc, #364]	; (8010240 <LoRaMacInitialization+0x648>)
 80100d2:	f009 f9dd 	bl	8019490 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer1, OnRxWindow1TimerEvent );
 80100d6:	2300      	movs	r3, #0
 80100d8:	9300      	str	r3, [sp, #0]
 80100da:	4b5a      	ldr	r3, [pc, #360]	; (8010244 <LoRaMacInitialization+0x64c>)
 80100dc:	2200      	movs	r2, #0
 80100de:	f04f 31ff 	mov.w	r1, #4294967295
 80100e2:	4859      	ldr	r0, [pc, #356]	; (8010248 <LoRaMacInitialization+0x650>)
 80100e4:	f009 f9d4 	bl	8019490 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.RxWindowTimer2, OnRxWindow2TimerEvent );
 80100e8:	2300      	movs	r3, #0
 80100ea:	9300      	str	r3, [sp, #0]
 80100ec:	4b57      	ldr	r3, [pc, #348]	; (801024c <LoRaMacInitialization+0x654>)
 80100ee:	2200      	movs	r2, #0
 80100f0:	f04f 31ff 	mov.w	r1, #4294967295
 80100f4:	4856      	ldr	r0, [pc, #344]	; (8010250 <LoRaMacInitialization+0x658>)
 80100f6:	f009 f9cb 	bl	8019490 <UTIL_TIMER_Create>
    TimerInit( &MacCtx.AckTimeoutTimer, OnAckTimeoutTimerEvent );
 80100fa:	2300      	movs	r3, #0
 80100fc:	9300      	str	r3, [sp, #0]
 80100fe:	4b55      	ldr	r3, [pc, #340]	; (8010254 <LoRaMacInitialization+0x65c>)
 8010100:	2200      	movs	r2, #0
 8010102:	f04f 31ff 	mov.w	r1, #4294967295
 8010106:	4854      	ldr	r0, [pc, #336]	; (8010258 <LoRaMacInitialization+0x660>)
 8010108:	f009 f9c2 	bl	8019490 <UTIL_TIMER_Create>

    // Store the current initialization time
    MacCtx.NvmCtx->InitializationTime = SysTimeGetMcuTime( );
 801010c:	4b4a      	ldr	r3, [pc, #296]	; (8010238 <LoRaMacInitialization+0x640>)
 801010e:	f8d3 4484 	ldr.w	r4, [r3, #1156]	; 0x484
 8010112:	463b      	mov	r3, r7
 8010114:	4618      	mov	r0, r3
 8010116:	f009 f98b 	bl	8019430 <SysTimeGetMcuTime>
 801011a:	f504 73ac 	add.w	r3, r4, #344	; 0x158
 801011e:	463a      	mov	r2, r7
 8010120:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010124:	e883 0003 	stmia.w	r3, {r0, r1}

    // Initialize Radio driver
    MacCtx.RadioEvents.TxDone = OnRadioTxDone;
 8010128:	4b43      	ldr	r3, [pc, #268]	; (8010238 <LoRaMacInitialization+0x640>)
 801012a:	4a4c      	ldr	r2, [pc, #304]	; (801025c <LoRaMacInitialization+0x664>)
 801012c:	f8c3 234c 	str.w	r2, [r3, #844]	; 0x34c
    MacCtx.RadioEvents.RxDone = OnRadioRxDone;
 8010130:	4b41      	ldr	r3, [pc, #260]	; (8010238 <LoRaMacInitialization+0x640>)
 8010132:	4a4b      	ldr	r2, [pc, #300]	; (8010260 <LoRaMacInitialization+0x668>)
 8010134:	f8c3 2354 	str.w	r2, [r3, #852]	; 0x354
    MacCtx.RadioEvents.RxError = OnRadioRxError;
 8010138:	4b3f      	ldr	r3, [pc, #252]	; (8010238 <LoRaMacInitialization+0x640>)
 801013a:	4a4a      	ldr	r2, [pc, #296]	; (8010264 <LoRaMacInitialization+0x66c>)
 801013c:	f8c3 235c 	str.w	r2, [r3, #860]	; 0x35c
    MacCtx.RadioEvents.TxTimeout = OnRadioTxTimeout;
 8010140:	4b3d      	ldr	r3, [pc, #244]	; (8010238 <LoRaMacInitialization+0x640>)
 8010142:	4a49      	ldr	r2, [pc, #292]	; (8010268 <LoRaMacInitialization+0x670>)
 8010144:	f8c3 2350 	str.w	r2, [r3, #848]	; 0x350
    MacCtx.RadioEvents.RxTimeout = OnRadioRxTimeout;
 8010148:	4b3b      	ldr	r3, [pc, #236]	; (8010238 <LoRaMacInitialization+0x640>)
 801014a:	4a48      	ldr	r2, [pc, #288]	; (801026c <LoRaMacInitialization+0x674>)
 801014c:	f8c3 2358 	str.w	r2, [r3, #856]	; 0x358
    Radio.Init( &MacCtx.RadioEvents );
 8010150:	4b47      	ldr	r3, [pc, #284]	; (8010270 <LoRaMacInitialization+0x678>)
 8010152:	681b      	ldr	r3, [r3, #0]
 8010154:	4847      	ldr	r0, [pc, #284]	; (8010274 <LoRaMacInitialization+0x67c>)
 8010156:	4798      	blx	r3

    // Initialize the Secure Element driver
    if( SecureElementInit( EventSecureElementNvmCtxChanged ) != SECURE_ELEMENT_SUCCESS )
 8010158:	4847      	ldr	r0, [pc, #284]	; (8010278 <LoRaMacInitialization+0x680>)
 801015a:	f7fa fdbd 	bl	800acd8 <SecureElementInit>
 801015e:	4603      	mov	r3, r0
 8010160:	2b00      	cmp	r3, #0
 8010162:	d001      	beq.n	8010168 <LoRaMacInitialization+0x570>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8010164:	2311      	movs	r3, #17
 8010166:	e062      	b.n	801022e <LoRaMacInitialization+0x636>
    }

    // Initialize Crypto module
    if( LoRaMacCryptoInit( EventCryptoNvmCtxChanged ) != LORAMAC_CRYPTO_SUCCESS )
 8010168:	4844      	ldr	r0, [pc, #272]	; (801027c <LoRaMacInitialization+0x684>)
 801016a:	f002 fabd 	bl	80126e8 <LoRaMacCryptoInit>
 801016e:	4603      	mov	r3, r0
 8010170:	2b00      	cmp	r3, #0
 8010172:	d001      	beq.n	8010178 <LoRaMacInitialization+0x580>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 8010174:	2311      	movs	r3, #17
 8010176:	e05a      	b.n	801022e <LoRaMacInitialization+0x636>
    }

    // Initialize MAC commands module
    if( LoRaMacCommandsInit( EventCommandsNvmCtxChanged ) != LORAMAC_COMMANDS_SUCCESS )
 8010178:	4841      	ldr	r0, [pc, #260]	; (8010280 <LoRaMacInitialization+0x688>)
 801017a:	f001 fb99 	bl	80118b0 <LoRaMacCommandsInit>
 801017e:	4603      	mov	r3, r0
 8010180:	2b00      	cmp	r3, #0
 8010182:	d001      	beq.n	8010188 <LoRaMacInitialization+0x590>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010184:	2313      	movs	r3, #19
 8010186:	e052      	b.n	801022e <LoRaMacInitialization+0x636>
    }

    // Set multicast downlink counter reference
    if( LoRaMacCryptoSetMulticastReference( MacCtx.NvmCtx->MulticastChannelList ) != LORAMAC_CRYPTO_SUCCESS )
 8010188:	4b2b      	ldr	r3, [pc, #172]	; (8010238 <LoRaMacInitialization+0x640>)
 801018a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801018e:	3350      	adds	r3, #80	; 0x50
 8010190:	4618      	mov	r0, r3
 8010192:	f002 fb97 	bl	80128c4 <LoRaMacCryptoSetMulticastReference>
 8010196:	4603      	mov	r3, r0
 8010198:	2b00      	cmp	r3, #0
 801019a:	d001      	beq.n	80101a0 <LoRaMacInitialization+0x5a8>
    {
        return LORAMAC_STATUS_CRYPTO_ERROR;
 801019c:	2311      	movs	r3, #17
 801019e:	e046      	b.n	801022e <LoRaMacInitialization+0x636>
    }

    // Random seed initialization
    srand1( Radio.Random( ) );
 80101a0:	4b33      	ldr	r3, [pc, #204]	; (8010270 <LoRaMacInitialization+0x678>)
 80101a2:	695b      	ldr	r3, [r3, #20]
 80101a4:	4798      	blx	r3
 80101a6:	4603      	mov	r3, r0
 80101a8:	4618      	mov	r0, r3
 80101aa:	f005 faed 	bl	8015788 <srand1>

    Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 80101ae:	4b30      	ldr	r3, [pc, #192]	; (8010270 <LoRaMacInitialization+0x678>)
 80101b0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80101b2:	4a21      	ldr	r2, [pc, #132]	; (8010238 <LoRaMacInitialization+0x640>)
 80101b4:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 80101b8:	f892 207d 	ldrb.w	r2, [r2, #125]	; 0x7d
 80101bc:	4610      	mov	r0, r2
 80101be:	4798      	blx	r3
    Radio.Sleep( );
 80101c0:	4b2b      	ldr	r3, [pc, #172]	; (8010270 <LoRaMacInitialization+0x678>)
 80101c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80101c4:	4798      	blx	r3

    // Initialize class b
    // Apply callback
    classBCallbacks.GetTemperatureLevel = NULL;
 80101c6:	2300      	movs	r3, #0
 80101c8:	647b      	str	r3, [r7, #68]	; 0x44
    classBCallbacks.MacProcessNotify = NULL;
 80101ca:	2300      	movs	r3, #0
 80101cc:	64bb      	str	r3, [r7, #72]	; 0x48
    if( callbacks != NULL )
 80101ce:	693b      	ldr	r3, [r7, #16]
 80101d0:	2b00      	cmp	r3, #0
 80101d2:	d005      	beq.n	80101e0 <LoRaMacInitialization+0x5e8>
    {
        classBCallbacks.GetTemperatureLevel = callbacks->GetTemperatureLevel;
 80101d4:	693b      	ldr	r3, [r7, #16]
 80101d6:	685b      	ldr	r3, [r3, #4]
 80101d8:	647b      	str	r3, [r7, #68]	; 0x44
        classBCallbacks.MacProcessNotify = callbacks->MacProcessNotify;
 80101da:	693b      	ldr	r3, [r7, #16]
 80101dc:	68db      	ldr	r3, [r3, #12]
 80101de:	64bb      	str	r3, [r7, #72]	; 0x48
    }

    // Must all be static. Don't use local references.
    classBParams.MlmeIndication = &MacCtx.MlmeIndication;
 80101e0:	4b28      	ldr	r3, [pc, #160]	; (8010284 <LoRaMacInitialization+0x68c>)
 80101e2:	627b      	str	r3, [r7, #36]	; 0x24
    classBParams.McpsIndication = &MacCtx.McpsIndication;
 80101e4:	4b28      	ldr	r3, [pc, #160]	; (8010288 <LoRaMacInitialization+0x690>)
 80101e6:	62bb      	str	r3, [r7, #40]	; 0x28
    classBParams.MlmeConfirm = &MacCtx.MlmeConfirm;
 80101e8:	4b28      	ldr	r3, [pc, #160]	; (801028c <LoRaMacInitialization+0x694>)
 80101ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    classBParams.LoRaMacFlags = &MacCtx.MacFlags;
 80101ec:	4b28      	ldr	r3, [pc, #160]	; (8010290 <LoRaMacInitialization+0x698>)
 80101ee:	633b      	str	r3, [r7, #48]	; 0x30
    classBParams.LoRaMacDevAddr = &MacCtx.NvmCtx->DevAddr;
 80101f0:	4b11      	ldr	r3, [pc, #68]	; (8010238 <LoRaMacInitialization+0x640>)
 80101f2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80101f6:	334c      	adds	r3, #76	; 0x4c
 80101f8:	637b      	str	r3, [r7, #52]	; 0x34
    classBParams.LoRaMacRegion = &MacCtx.NvmCtx->Region;
 80101fa:	4b0f      	ldr	r3, [pc, #60]	; (8010238 <LoRaMacInitialization+0x640>)
 80101fc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010200:	63bb      	str	r3, [r7, #56]	; 0x38
    classBParams.LoRaMacParams = &MacCtx.NvmCtx->MacParams;
 8010202:	4b0d      	ldr	r3, [pc, #52]	; (8010238 <LoRaMacInitialization+0x640>)
 8010204:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010208:	3384      	adds	r3, #132	; 0x84
 801020a:	63fb      	str	r3, [r7, #60]	; 0x3c
    classBParams.MulticastChannels = &MacCtx.NvmCtx->MulticastChannelList[0];
 801020c:	4b0a      	ldr	r3, [pc, #40]	; (8010238 <LoRaMacInitialization+0x640>)
 801020e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010212:	3350      	adds	r3, #80	; 0x50
 8010214:	643b      	str	r3, [r7, #64]	; 0x40

    LoRaMacClassBInit( &classBParams, &classBCallbacks, &EventClassBNvmCtxChanged );
 8010216:	f107 0144 	add.w	r1, r7, #68	; 0x44
 801021a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801021e:	4a1d      	ldr	r2, [pc, #116]	; (8010294 <LoRaMacInitialization+0x69c>)
 8010220:	4618      	mov	r0, r3
 8010222:	f001 f92d 	bl	8011480 <LoRaMacClassBInit>

    LoRaMacEnableRequests( LORAMAC_REQUEST_HANDLING_ON );
 8010226:	2001      	movs	r0, #1
 8010228:	f7fd f97c 	bl	800d524 <LoRaMacEnableRequests>

    return LORAMAC_STATUS_OK;
 801022c:	2300      	movs	r3, #0
}
 801022e:	4618      	mov	r0, r3
 8010230:	375c      	adds	r7, #92	; 0x5c
 8010232:	46bd      	mov	sp, r7
 8010234:	bd90      	pop	{r4, r7, pc}
 8010236:	bf00      	nop
 8010238:	20000500 	.word	0x20000500
 801023c:	0800d8c5 	.word	0x0800d8c5
 8010240:	20000868 	.word	0x20000868
 8010244:	0800d939 	.word	0x0800d939
 8010248:	20000880 	.word	0x20000880
 801024c:	0800d9ad 	.word	0x0800d9ad
 8010250:	20000898 	.word	0x20000898
 8010254:	0800da29 	.word	0x0800da29
 8010258:	200008f8 	.word	0x200008f8
 801025c:	0800c625 	.word	0x0800c625
 8010260:	0800c69d 	.word	0x0800c69d
 8010264:	0800c775 	.word	0x0800c775
 8010268:	0800c729 	.word	0x0800c729
 801026c:	0800c7b1 	.word	0x0800c7b1
 8010270:	0801ae9c 	.word	0x0801ae9c
 8010274:	2000084c 	.word	0x2000084c
 8010278:	0800fadb 	.word	0x0800fadb
 801027c:	0800facd 	.word	0x0800facd
 8010280:	0800fae9 	.word	0x0800fae9
 8010284:	20000964 	.word	0x20000964
 8010288:	2000091c 	.word	0x2000091c
 801028c:	20000950 	.word	0x20000950
 8010290:	20000981 	.word	0x20000981
 8010294:	0800faf7 	.word	0x0800faf7

08010298 <LoRaMacStart>:

LoRaMacStatus_t LoRaMacStart( void )
{
 8010298:	b480      	push	{r7}
 801029a:	af00      	add	r7, sp, #0
    MacCtx.MacState = LORAMAC_IDLE;
 801029c:	4b04      	ldr	r3, [pc, #16]	; (80102b0 <LoRaMacStart+0x18>)
 801029e:	2200      	movs	r2, #0
 80102a0:	f8c3 2340 	str.w	r2, [r3, #832]	; 0x340
    return LORAMAC_STATUS_OK;
 80102a4:	2300      	movs	r3, #0
}
 80102a6:	4618      	mov	r0, r3
 80102a8:	46bd      	mov	sp, r7
 80102aa:	bc80      	pop	{r7}
 80102ac:	4770      	bx	lr
 80102ae:	bf00      	nop
 80102b0:	20000500 	.word	0x20000500

080102b4 <LoRaMacQueryTxPossible>:
    }
    return LORAMAC_STATUS_BUSY;
}

LoRaMacStatus_t LoRaMacQueryTxPossible( uint8_t size, LoRaMacTxInfo_t* txInfo )
{
 80102b4:	b580      	push	{r7, lr}
 80102b6:	b08a      	sub	sp, #40	; 0x28
 80102b8:	af00      	add	r7, sp, #0
 80102ba:	4603      	mov	r3, r0
 80102bc:	6039      	str	r1, [r7, #0]
 80102be:	71fb      	strb	r3, [r7, #7]
    CalcNextAdrParams_t adrNext;
    uint32_t adrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 80102c0:	4b48      	ldr	r3, [pc, #288]	; (80103e4 <LoRaMacQueryTxPossible+0x130>)
 80102c2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80102c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80102ca:	613b      	str	r3, [r7, #16]
    int8_t datarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 80102cc:	4b45      	ldr	r3, [pc, #276]	; (80103e4 <LoRaMacQueryTxPossible+0x130>)
 80102ce:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80102d2:	f993 3005 	ldrsb.w	r3, [r3, #5]
 80102d6:	73fb      	strb	r3, [r7, #15]
    int8_t txPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 80102d8:	4b42      	ldr	r3, [pc, #264]	; (80103e4 <LoRaMacQueryTxPossible+0x130>)
 80102da:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80102de:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80102e2:	73bb      	strb	r3, [r7, #14]
    size_t macCmdsSize = 0;
 80102e4:	2300      	movs	r3, #0
 80102e6:	60bb      	str	r3, [r7, #8]

    if( txInfo == NULL )
 80102e8:	683b      	ldr	r3, [r7, #0]
 80102ea:	2b00      	cmp	r3, #0
 80102ec:	d101      	bne.n	80102f2 <LoRaMacQueryTxPossible+0x3e>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80102ee:	2303      	movs	r3, #3
 80102f0:	e074      	b.n	80103dc <LoRaMacQueryTxPossible+0x128>
    }

    // Setup ADR request
    adrNext.Version = MacCtx.NvmCtx->Version;
 80102f2:	4b3c      	ldr	r3, [pc, #240]	; (80103e4 <LoRaMacQueryTxPossible+0x130>)
 80102f4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80102f8:	f8d3 3160 	ldr.w	r3, [r3, #352]	; 0x160
 80102fc:	617b      	str	r3, [r7, #20]
    adrNext.UpdateChanMask = false;
 80102fe:	2300      	movs	r3, #0
 8010300:	763b      	strb	r3, [r7, #24]
    adrNext.AdrEnabled = MacCtx.NvmCtx->AdrCtrlOn;
 8010302:	4b38      	ldr	r3, [pc, #224]	; (80103e4 <LoRaMacQueryTxPossible+0x130>)
 8010304:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010308:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 801030c:	767b      	strb	r3, [r7, #25]
    adrNext.AdrAckCounter = MacCtx.NvmCtx->AdrAckCounter;
 801030e:	4b35      	ldr	r3, [pc, #212]	; (80103e4 <LoRaMacQueryTxPossible+0x130>)
 8010310:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010314:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8010318:	61fb      	str	r3, [r7, #28]
    adrNext.AdrAckLimit = MacCtx.AdrAckLimit;
 801031a:	4b32      	ldr	r3, [pc, #200]	; (80103e4 <LoRaMacQueryTxPossible+0x130>)
 801031c:	f8b3 33f4 	ldrh.w	r3, [r3, #1012]	; 0x3f4
 8010320:	843b      	strh	r3, [r7, #32]
    adrNext.AdrAckDelay = MacCtx.AdrAckDelay;
 8010322:	4b30      	ldr	r3, [pc, #192]	; (80103e4 <LoRaMacQueryTxPossible+0x130>)
 8010324:	f8b3 33f6 	ldrh.w	r3, [r3, #1014]	; 0x3f6
 8010328:	847b      	strh	r3, [r7, #34]	; 0x22
    adrNext.Datarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 801032a:	4b2e      	ldr	r3, [pc, #184]	; (80103e4 <LoRaMacQueryTxPossible+0x130>)
 801032c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010330:	f993 3085 	ldrsb.w	r3, [r3, #133]	; 0x85
 8010334:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    adrNext.TxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 8010338:	4b2a      	ldr	r3, [pc, #168]	; (80103e4 <LoRaMacQueryTxPossible+0x130>)
 801033a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801033e:	f993 3084 	ldrsb.w	r3, [r3, #132]	; 0x84
 8010342:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    adrNext.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8010346:	4b27      	ldr	r3, [pc, #156]	; (80103e4 <LoRaMacQueryTxPossible+0x130>)
 8010348:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801034c:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8010350:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    adrNext.Region = MacCtx.NvmCtx->Region;
 8010354:	4b23      	ldr	r3, [pc, #140]	; (80103e4 <LoRaMacQueryTxPossible+0x130>)
 8010356:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801035a:	781b      	ldrb	r3, [r3, #0]
 801035c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    // We call the function for information purposes only. We don't want to
    // apply the datarate, the tx power and the ADR ack counter.
    LoRaMacAdrCalcNext( &adrNext, &datarate, &txPower, &adrAckCounter );
 8010360:	f107 0310 	add.w	r3, r7, #16
 8010364:	f107 020e 	add.w	r2, r7, #14
 8010368:	f107 010f 	add.w	r1, r7, #15
 801036c:	f107 0014 	add.w	r0, r7, #20
 8010370:	f001 f86e 	bl	8011450 <LoRaMacAdrCalcNext>

    txInfo->CurrentPossiblePayloadSize = GetMaxAppPayloadWithoutFOptsLength( datarate );
 8010374:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8010378:	4618      	mov	r0, r3
 801037a:	f7fd fcbb 	bl	800dcf4 <GetMaxAppPayloadWithoutFOptsLength>
 801037e:	4603      	mov	r3, r0
 8010380:	461a      	mov	r2, r3
 8010382:	683b      	ldr	r3, [r7, #0]
 8010384:	705a      	strb	r2, [r3, #1]

    if( LoRaMacCommandsGetSizeSerializedCmds( &macCmdsSize ) != LORAMAC_COMMANDS_SUCCESS )
 8010386:	f107 0308 	add.w	r3, r7, #8
 801038a:	4618      	mov	r0, r3
 801038c:	f001 fb94 	bl	8011ab8 <LoRaMacCommandsGetSizeSerializedCmds>
 8010390:	4603      	mov	r3, r0
 8010392:	2b00      	cmp	r3, #0
 8010394:	d001      	beq.n	801039a <LoRaMacQueryTxPossible+0xe6>
    {
        return LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010396:	2313      	movs	r3, #19
 8010398:	e020      	b.n	80103dc <LoRaMacQueryTxPossible+0x128>
    }

    // Verify if the MAC commands fit into the FOpts and into the maximum payload.
    if( ( LORA_MAC_COMMAND_MAX_FOPTS_LENGTH >= macCmdsSize ) && ( txInfo->CurrentPossiblePayloadSize >= macCmdsSize ) )
 801039a:	68bb      	ldr	r3, [r7, #8]
 801039c:	2b0f      	cmp	r3, #15
 801039e:	d819      	bhi.n	80103d4 <LoRaMacQueryTxPossible+0x120>
 80103a0:	683b      	ldr	r3, [r7, #0]
 80103a2:	785b      	ldrb	r3, [r3, #1]
 80103a4:	461a      	mov	r2, r3
 80103a6:	68bb      	ldr	r3, [r7, #8]
 80103a8:	429a      	cmp	r2, r3
 80103aa:	d313      	bcc.n	80103d4 <LoRaMacQueryTxPossible+0x120>
    {
        txInfo->MaxPossibleApplicationDataSize = txInfo->CurrentPossiblePayloadSize - macCmdsSize;
 80103ac:	683b      	ldr	r3, [r7, #0]
 80103ae:	785a      	ldrb	r2, [r3, #1]
 80103b0:	68bb      	ldr	r3, [r7, #8]
 80103b2:	b2db      	uxtb	r3, r3
 80103b4:	1ad3      	subs	r3, r2, r3
 80103b6:	b2da      	uxtb	r2, r3
 80103b8:	683b      	ldr	r3, [r7, #0]
 80103ba:	701a      	strb	r2, [r3, #0]

        // Verify if the application data together with MAC command fit into the maximum payload.
        if( txInfo->CurrentPossiblePayloadSize >= ( macCmdsSize + size ) )
 80103bc:	683b      	ldr	r3, [r7, #0]
 80103be:	785b      	ldrb	r3, [r3, #1]
 80103c0:	4619      	mov	r1, r3
 80103c2:	79fa      	ldrb	r2, [r7, #7]
 80103c4:	68bb      	ldr	r3, [r7, #8]
 80103c6:	4413      	add	r3, r2
 80103c8:	4299      	cmp	r1, r3
 80103ca:	d301      	bcc.n	80103d0 <LoRaMacQueryTxPossible+0x11c>
        {
            return LORAMAC_STATUS_OK;
 80103cc:	2300      	movs	r3, #0
 80103ce:	e005      	b.n	80103dc <LoRaMacQueryTxPossible+0x128>
        }
        else
        {
           return LORAMAC_STATUS_LENGTH_ERROR;
 80103d0:	2308      	movs	r3, #8
 80103d2:	e003      	b.n	80103dc <LoRaMacQueryTxPossible+0x128>
        }
    }
    else
    {
        txInfo->MaxPossibleApplicationDataSize = 0;
 80103d4:	683b      	ldr	r3, [r7, #0]
 80103d6:	2200      	movs	r2, #0
 80103d8:	701a      	strb	r2, [r3, #0]
        return LORAMAC_STATUS_LENGTH_ERROR;
 80103da:	2308      	movs	r3, #8
    }
}
 80103dc:	4618      	mov	r0, r3
 80103de:	3728      	adds	r7, #40	; 0x28
 80103e0:	46bd      	mov	sp, r7
 80103e2:	bd80      	pop	{r7, pc}
 80103e4:	20000500 	.word	0x20000500

080103e8 <LoRaMacMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibGetRequestConfirm( MibRequestConfirm_t* mibGet )
{
 80103e8:	b590      	push	{r4, r7, lr}
 80103ea:	b087      	sub	sp, #28
 80103ec:	af00      	add	r7, sp, #0
 80103ee:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 80103f0:	2300      	movs	r3, #0
 80103f2:	75fb      	strb	r3, [r7, #23]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    if( mibGet == NULL )
 80103f4:	687b      	ldr	r3, [r7, #4]
 80103f6:	2b00      	cmp	r3, #0
 80103f8:	d101      	bne.n	80103fe <LoRaMacMibGetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80103fa:	2303      	movs	r3, #3
 80103fc:	e186      	b.n	801070c <LoRaMacMibGetRequestConfirm+0x324>
    }

    switch( mibGet->Type )
 80103fe:	687b      	ldr	r3, [r7, #4]
 8010400:	781b      	ldrb	r3, [r3, #0]
 8010402:	2b28      	cmp	r3, #40	; 0x28
 8010404:	f200 817b 	bhi.w	80106fe <LoRaMacMibGetRequestConfirm+0x316>
 8010408:	a201      	add	r2, pc, #4	; (adr r2, 8010410 <LoRaMacMibGetRequestConfirm+0x28>)
 801040a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801040e:	bf00      	nop
 8010410:	080104b5 	.word	0x080104b5
 8010414:	080104c5 	.word	0x080104c5
 8010418:	080104d5 	.word	0x080104d5
 801041c:	080104e1 	.word	0x080104e1
 8010420:	080104ed 	.word	0x080104ed
 8010424:	080104fd 	.word	0x080104fd
 8010428:	0801050b 	.word	0x0801050b
 801042c:	080106ff 	.word	0x080106ff
 8010430:	080106ff 	.word	0x080106ff
 8010434:	080106ff 	.word	0x080106ff
 8010438:	080106ff 	.word	0x080106ff
 801043c:	080106ff 	.word	0x080106ff
 8010440:	080106ff 	.word	0x080106ff
 8010444:	080106ff 	.word	0x080106ff
 8010448:	080106ff 	.word	0x080106ff
 801044c:	08010519 	.word	0x08010519
 8010450:	08010529 	.word	0x08010529
 8010454:	08010539 	.word	0x08010539
 8010458:	0801055d 	.word	0x0801055d
 801045c:	08010573 	.word	0x08010573
 8010460:	08010589 	.word	0x08010589
 8010464:	0801059f 	.word	0x0801059f
 8010468:	080105d9 	.word	0x080105d9
 801046c:	080105b5 	.word	0x080105b5
 8010470:	080105fd 	.word	0x080105fd
 8010474:	0801060d 	.word	0x0801060d
 8010478:	0801061d 	.word	0x0801061d
 801047c:	0801062d 	.word	0x0801062d
 8010480:	0801063d 	.word	0x0801063d
 8010484:	0801064d 	.word	0x0801064d
 8010488:	0801065d 	.word	0x0801065d
 801048c:	0801066d 	.word	0x0801066d
 8010490:	0801068d 	.word	0x0801068d
 8010494:	0801067d 	.word	0x0801067d
 8010498:	0801069d 	.word	0x0801069d
 801049c:	080106ad 	.word	0x080106ad
 80104a0:	080106bd 	.word	0x080106bd
 80104a4:	080106d9 	.word	0x080106d9
 80104a8:	080106cd 	.word	0x080106cd
 80104ac:	080106ff 	.word	0x080106ff
 80104b0:	080106e7 	.word	0x080106e7
    {
        case MIB_DEVICE_CLASS:
        {
            mibGet->Param.Class = MacCtx.NvmCtx->DeviceClass;
 80104b4:	4b97      	ldr	r3, [pc, #604]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 80104b6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80104ba:	f893 207c 	ldrb.w	r2, [r3, #124]	; 0x7c
 80104be:	687b      	ldr	r3, [r7, #4]
 80104c0:	711a      	strb	r2, [r3, #4]
            break;
 80104c2:	e122      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            mibGet->Param.NetworkActivation = MacCtx.NvmCtx->NetworkActivation;
 80104c4:	4b93      	ldr	r3, [pc, #588]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 80104c6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80104ca:	f893 2164 	ldrb.w	r2, [r3, #356]	; 0x164
 80104ce:	687b      	ldr	r3, [r7, #4]
 80104d0:	711a      	strb	r2, [r3, #4]
            break;
 80104d2:	e11a      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEV_EUI:
        {
            mibGet->Param.DevEui = SecureElementGetDevEui( );
 80104d4:	f7fa ffdc 	bl	800b490 <SecureElementGetDevEui>
 80104d8:	4602      	mov	r2, r0
 80104da:	687b      	ldr	r3, [r7, #4]
 80104dc:	605a      	str	r2, [r3, #4]
            break;
 80104de:	e114      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_EUI:
        {
            mibGet->Param.JoinEui = SecureElementGetJoinEui( );
 80104e0:	f7fa fffa 	bl	800b4d8 <SecureElementGetJoinEui>
 80104e4:	4602      	mov	r2, r0
 80104e6:	687b      	ldr	r3, [r7, #4]
 80104e8:	605a      	str	r2, [r3, #4]
            break;
 80104ea:	e10e      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_ADR:
        {
            mibGet->Param.AdrEnable = MacCtx.NvmCtx->AdrCtrlOn;
 80104ec:	4b89      	ldr	r3, [pc, #548]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 80104ee:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80104f2:	f893 207e 	ldrb.w	r2, [r3, #126]	; 0x7e
 80104f6:	687b      	ldr	r3, [r7, #4]
 80104f8:	711a      	strb	r2, [r3, #4]
            break;
 80104fa:	e106      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NET_ID:
        {
            mibGet->Param.NetID = MacCtx.NvmCtx->NetID;
 80104fc:	4b85      	ldr	r3, [pc, #532]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 80104fe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010502:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8010504:	687b      	ldr	r3, [r7, #4]
 8010506:	605a      	str	r2, [r3, #4]
            break;
 8010508:	e0ff      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEV_ADDR:
        {
            mibGet->Param.DevAddr = MacCtx.NvmCtx->DevAddr;
 801050a:	4b82      	ldr	r3, [pc, #520]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 801050c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010510:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8010512:	687b      	ldr	r3, [r7, #4]
 8010514:	605a      	str	r2, [r3, #4]
            break;
 8010516:	e0f8      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_PUBLIC_NETWORK:
        {
            mibGet->Param.EnablePublicNetwork = MacCtx.NvmCtx->PublicNetwork;
 8010518:	4b7e      	ldr	r3, [pc, #504]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 801051a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801051e:	f893 207d 	ldrb.w	r2, [r3, #125]	; 0x7d
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	711a      	strb	r2, [r3, #4]
            break;
 8010526:	e0f0      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_REPEATER_SUPPORT:
        {
            mibGet->Param.EnableRepeaterSupport = MacCtx.NvmCtx->RepeaterSupport;
 8010528:	4b7a      	ldr	r3, [pc, #488]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 801052a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801052e:	f893 20ca 	ldrb.w	r2, [r3, #202]	; 0xca
 8010532:	687b      	ldr	r3, [r7, #4]
 8010534:	711a      	strb	r2, [r3, #4]
            break;
 8010536:	e0e8      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS:
        {
            getPhy.Attribute = PHY_CHANNELS;
 8010538:	231d      	movs	r3, #29
 801053a:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 801053c:	4b75      	ldr	r3, [pc, #468]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 801053e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010542:	781b      	ldrb	r3, [r3, #0]
 8010544:	f107 0210 	add.w	r2, r7, #16
 8010548:	4611      	mov	r1, r2
 801054a:	4618      	mov	r0, r3
 801054c:	f002 ffa8 	bl	80134a0 <RegionGetPhyParam>
 8010550:	4603      	mov	r3, r0
 8010552:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelList = phyParam.Channels;
 8010554:	68fa      	ldr	r2, [r7, #12]
 8010556:	687b      	ldr	r3, [r7, #4]
 8010558:	605a      	str	r2, [r3, #4]
            break;
 801055a:	e0d6      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RX2_CHANNEL:
        {
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParams.Rx2Channel;
 801055c:	4b6d      	ldr	r3, [pc, #436]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 801055e:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8010562:	687b      	ldr	r3, [r7, #4]
 8010564:	3304      	adds	r3, #4
 8010566:	32a8      	adds	r2, #168	; 0xa8
 8010568:	e892 0003 	ldmia.w	r2, {r0, r1}
 801056c:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8010570:	e0cb      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            mibGet->Param.Rx2Channel = MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel;
 8010572:	4b68      	ldr	r3, [pc, #416]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 8010574:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	3304      	adds	r3, #4
 801057c:	3228      	adds	r2, #40	; 0x28
 801057e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010582:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8010586:	e0c0      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RXC_CHANNEL:
        {
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParams.RxCChannel;
 8010588:	4b62      	ldr	r3, [pc, #392]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 801058a:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 801058e:	687b      	ldr	r3, [r7, #4]
 8010590:	3304      	adds	r3, #4
 8010592:	32b0      	adds	r2, #176	; 0xb0
 8010594:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010598:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 801059c:	e0b5      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            mibGet->Param.RxCChannel = MacCtx.NvmCtx->MacParamsDefaults.RxCChannel;
 801059e:	4b5d      	ldr	r3, [pc, #372]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 80105a0:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80105a4:	687b      	ldr	r3, [r7, #4]
 80105a6:	3304      	adds	r3, #4
 80105a8:	3230      	adds	r2, #48	; 0x30
 80105aa:	e892 0003 	ldmia.w	r2, {r0, r1}
 80105ae:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 80105b2:	e0aa      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_DEFAULT_MASK;
 80105b4:	231b      	movs	r3, #27
 80105b6:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80105b8:	4b56      	ldr	r3, [pc, #344]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 80105ba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80105be:	781b      	ldrb	r3, [r3, #0]
 80105c0:	f107 0210 	add.w	r2, r7, #16
 80105c4:	4611      	mov	r1, r2
 80105c6:	4618      	mov	r0, r3
 80105c8:	f002 ff6a 	bl	80134a0 <RegionGetPhyParam>
 80105cc:	4603      	mov	r3, r0
 80105ce:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsDefaultMask = phyParam.ChannelsMask;
 80105d0:	68fa      	ldr	r2, [r7, #12]
 80105d2:	687b      	ldr	r3, [r7, #4]
 80105d4:	605a      	str	r2, [r3, #4]
            break;
 80105d6:	e098      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_MASK:
        {
            getPhy.Attribute = PHY_CHANNELS_MASK;
 80105d8:	231a      	movs	r3, #26
 80105da:	743b      	strb	r3, [r7, #16]
            phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80105dc:	4b4d      	ldr	r3, [pc, #308]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 80105de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80105e2:	781b      	ldrb	r3, [r3, #0]
 80105e4:	f107 0210 	add.w	r2, r7, #16
 80105e8:	4611      	mov	r1, r2
 80105ea:	4618      	mov	r0, r3
 80105ec:	f002 ff58 	bl	80134a0 <RegionGetPhyParam>
 80105f0:	4603      	mov	r3, r0
 80105f2:	60fb      	str	r3, [r7, #12]

            mibGet->Param.ChannelsMask = phyParam.ChannelsMask;
 80105f4:	68fa      	ldr	r2, [r7, #12]
 80105f6:	687b      	ldr	r3, [r7, #4]
 80105f8:	605a      	str	r2, [r3, #4]
            break;
 80105fa:	e086      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            mibGet->Param.ChannelsNbTrans = MacCtx.NvmCtx->MacParams.ChannelsNbTrans;
 80105fc:	4b45      	ldr	r3, [pc, #276]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 80105fe:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010602:	f893 20a4 	ldrb.w	r2, [r3, #164]	; 0xa4
 8010606:	687b      	ldr	r3, [r7, #4]
 8010608:	711a      	strb	r2, [r3, #4]
            break;
 801060a:	e07e      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            mibGet->Param.MaxRxWindow = MacCtx.NvmCtx->MacParams.MaxRxWindow;
 801060c:	4b41      	ldr	r3, [pc, #260]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 801060e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010612:	f8d3 2090 	ldr.w	r2, [r3, #144]	; 0x90
 8010616:	687b      	ldr	r3, [r7, #4]
 8010618:	605a      	str	r2, [r3, #4]
            break;
 801061a:	e076      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            mibGet->Param.ReceiveDelay1 = MacCtx.NvmCtx->MacParams.ReceiveDelay1;
 801061c:	4b3d      	ldr	r3, [pc, #244]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 801061e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010622:	f8d3 2094 	ldr.w	r2, [r3, #148]	; 0x94
 8010626:	687b      	ldr	r3, [r7, #4]
 8010628:	605a      	str	r2, [r3, #4]
            break;
 801062a:	e06e      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            mibGet->Param.ReceiveDelay2 = MacCtx.NvmCtx->MacParams.ReceiveDelay2;
 801062c:	4b39      	ldr	r3, [pc, #228]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 801062e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010632:	f8d3 2098 	ldr.w	r2, [r3, #152]	; 0x98
 8010636:	687b      	ldr	r3, [r7, #4]
 8010638:	605a      	str	r2, [r3, #4]
            break;
 801063a:	e066      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            mibGet->Param.JoinAcceptDelay1 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay1;
 801063c:	4b35      	ldr	r3, [pc, #212]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 801063e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010642:	f8d3 209c 	ldr.w	r2, [r3, #156]	; 0x9c
 8010646:	687b      	ldr	r3, [r7, #4]
 8010648:	605a      	str	r2, [r3, #4]
            break;
 801064a:	e05e      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            mibGet->Param.JoinAcceptDelay2 = MacCtx.NvmCtx->MacParams.JoinAcceptDelay2;
 801064c:	4b31      	ldr	r3, [pc, #196]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 801064e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010652:	f8d3 20a0 	ldr.w	r2, [r3, #160]	; 0xa0
 8010656:	687b      	ldr	r3, [r7, #4]
 8010658:	605a      	str	r2, [r3, #4]
            break;
 801065a:	e056      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            mibGet->Param.ChannelsDefaultDatarate = MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate;
 801065c:	4b2d      	ldr	r3, [pc, #180]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 801065e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010662:	f993 2005 	ldrsb.w	r2, [r3, #5]
 8010666:	687b      	ldr	r3, [r7, #4]
 8010668:	711a      	strb	r2, [r3, #4]
            break;
 801066a:	e04e      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DATARATE:
        {
            mibGet->Param.ChannelsDatarate = MacCtx.NvmCtx->MacParams.ChannelsDatarate;
 801066c:	4b29      	ldr	r3, [pc, #164]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 801066e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010672:	f993 2085 	ldrsb.w	r2, [r3, #133]	; 0x85
 8010676:	687b      	ldr	r3, [r7, #4]
 8010678:	711a      	strb	r2, [r3, #4]
            break;
 801067a:	e046      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            mibGet->Param.ChannelsDefaultTxPower = MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower;
 801067c:	4b25      	ldr	r3, [pc, #148]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 801067e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010682:	f993 2004 	ldrsb.w	r2, [r3, #4]
 8010686:	687b      	ldr	r3, [r7, #4]
 8010688:	711a      	strb	r2, [r3, #4]
            break;
 801068a:	e03e      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            mibGet->Param.ChannelsTxPower = MacCtx.NvmCtx->MacParams.ChannelsTxPower;
 801068c:	4b21      	ldr	r3, [pc, #132]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 801068e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010692:	f993 2084 	ldrsb.w	r2, [r3, #132]	; 0x84
 8010696:	687b      	ldr	r3, [r7, #4]
 8010698:	711a      	strb	r2, [r3, #4]
            break;
 801069a:	e036      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            mibGet->Param.SystemMaxRxError = MacCtx.NvmCtx->MacParams.SystemMaxRxError;
 801069c:	4b1d      	ldr	r3, [pc, #116]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 801069e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80106a2:	f8d3 2088 	ldr.w	r2, [r3, #136]	; 0x88
 80106a6:	687b      	ldr	r3, [r7, #4]
 80106a8:	605a      	str	r2, [r3, #4]
            break;
 80106aa:	e02e      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            mibGet->Param.MinRxSymbols = MacCtx.NvmCtx->MacParams.MinRxSymbols;
 80106ac:	4b19      	ldr	r3, [pc, #100]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 80106ae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80106b2:	f893 208c 	ldrb.w	r2, [r3, #140]	; 0x8c
 80106b6:	687b      	ldr	r3, [r7, #4]
 80106b8:	711a      	strb	r2, [r3, #4]
            break;
 80106ba:	e026      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_ANTENNA_GAIN:
        {
            mibGet->Param.AntennaGain = MacCtx.NvmCtx->MacParams.AntennaGain;
 80106bc:	4b15      	ldr	r3, [pc, #84]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 80106be:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80106c2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80106c6:	687b      	ldr	r3, [r7, #4]
 80106c8:	605a      	str	r2, [r3, #4]
            break;
 80106ca:	e01e      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_NVM_CTXS:
        {
            mibGet->Param.Contexts = GetCtxs( );
 80106cc:	f7fe ffa2 	bl	800f614 <GetCtxs>
 80106d0:	4602      	mov	r2, r0
 80106d2:	687b      	ldr	r3, [r7, #4]
 80106d4:	605a      	str	r2, [r3, #4]
            break;
 80106d6:	e018      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            mibGet->Param.DefaultAntennaGain = MacCtx.NvmCtx->MacParamsDefaults.AntennaGain;
 80106d8:	4b0e      	ldr	r3, [pc, #56]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 80106da:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80106de:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80106e0:	687b      	ldr	r3, [r7, #4]
 80106e2:	605a      	str	r2, [r3, #4]
            break;
 80106e4:	e011      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        case MIB_LORAWAN_VERSION:
        {
            mibGet->Param.LrWanVersion.LoRaWan = MacCtx.NvmCtx->Version;
 80106e6:	4b0b      	ldr	r3, [pc, #44]	; (8010714 <LoRaMacMibGetRequestConfirm+0x32c>)
 80106e8:	f8d3 2484 	ldr.w	r2, [r3, #1156]	; 0x484
 80106ec:	687b      	ldr	r3, [r7, #4]
 80106ee:	f8d2 2160 	ldr.w	r2, [r2, #352]	; 0x160
 80106f2:	605a      	str	r2, [r3, #4]
            mibGet->Param.LrWanVersion.LoRaWanRegion = RegionGetVersion( );
 80106f4:	687c      	ldr	r4, [r7, #4]
 80106f6:	f003 f86f 	bl	80137d8 <RegionGetVersion>
 80106fa:	60a0      	str	r0, [r4, #8]
            break;
 80106fc:	e005      	b.n	801070a <LoRaMacMibGetRequestConfirm+0x322>
        }
        default:
        {
            status = LoRaMacClassBMibGetRequestConfirm( mibGet );
 80106fe:	6878      	ldr	r0, [r7, #4]
 8010700:	f000 ff69 	bl	80115d6 <LoRaMacClassBMibGetRequestConfirm>
 8010704:	4603      	mov	r3, r0
 8010706:	75fb      	strb	r3, [r7, #23]
            break;
 8010708:	bf00      	nop
        }
    }
    return status;
 801070a:	7dfb      	ldrb	r3, [r7, #23]
}
 801070c:	4618      	mov	r0, r3
 801070e:	371c      	adds	r7, #28
 8010710:	46bd      	mov	sp, r7
 8010712:	bd90      	pop	{r4, r7, pc}
 8010714:	20000500 	.word	0x20000500

08010718 <LoRaMacMibSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibSetRequestConfirm( MibRequestConfirm_t* mibSet )
{
 8010718:	b580      	push	{r7, lr}
 801071a:	b086      	sub	sp, #24
 801071c:	af00      	add	r7, sp, #0
 801071e:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_OK;
 8010720:	2300      	movs	r3, #0
 8010722:	75fb      	strb	r3, [r7, #23]
    ChanMaskSetParams_t chanMaskSet;
    VerifyParams_t verify;

    if( mibSet == NULL )
 8010724:	687b      	ldr	r3, [r7, #4]
 8010726:	2b00      	cmp	r3, #0
 8010728:	d101      	bne.n	801072e <LoRaMacMibSetRequestConfirm+0x16>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801072a:	2303      	movs	r3, #3
 801072c:	e379      	b.n	8010e22 <LoRaMacMibSetRequestConfirm+0x70a>
    }
    if( ( MacCtx.MacState & LORAMAC_TX_RUNNING ) == LORAMAC_TX_RUNNING )
 801072e:	4bbb      	ldr	r3, [pc, #748]	; (8010a1c <LoRaMacMibSetRequestConfirm+0x304>)
 8010730:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8010734:	f003 0302 	and.w	r3, r3, #2
 8010738:	2b00      	cmp	r3, #0
 801073a:	d001      	beq.n	8010740 <LoRaMacMibSetRequestConfirm+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 801073c:	2301      	movs	r3, #1
 801073e:	e370      	b.n	8010e22 <LoRaMacMibSetRequestConfirm+0x70a>
    }

    switch( mibSet->Type )
 8010740:	687b      	ldr	r3, [r7, #4]
 8010742:	781b      	ldrb	r3, [r3, #0]
 8010744:	2b27      	cmp	r3, #39	; 0x27
 8010746:	f200 8346 	bhi.w	8010dd6 <LoRaMacMibSetRequestConfirm+0x6be>
 801074a:	a201      	add	r2, pc, #4	; (adr r2, 8010750 <LoRaMacMibSetRequestConfirm+0x38>)
 801074c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010750:	080107f1 	.word	0x080107f1
 8010754:	08010801 	.word	0x08010801
 8010758:	0801081f 	.word	0x0801081f
 801075c:	08010837 	.word	0x08010837
 8010760:	0801084f 	.word	0x0801084f
 8010764:	0801085f 	.word	0x0801085f
 8010768:	0801086d 	.word	0x0801086d
 801076c:	0801087b 	.word	0x0801087b
 8010770:	080108a1 	.word	0x080108a1
 8010774:	080108c7 	.word	0x080108c7
 8010778:	080108ed 	.word	0x080108ed
 801077c:	08010913 	.word	0x08010913
 8010780:	08010939 	.word	0x08010939
 8010784:	0801095f 	.word	0x0801095f
 8010788:	08010985 	.word	0x08010985
 801078c:	080109ab 	.word	0x080109ab
 8010790:	080109d3 	.word	0x080109d3
 8010794:	08010dd7 	.word	0x08010dd7
 8010798:	080109e3 	.word	0x080109e3
 801079c:	08010a67 	.word	0x08010a67
 80107a0:	08010ab1 	.word	0x08010ab1
 80107a4:	08010b25 	.word	0x08010b25
 80107a8:	08010ba1 	.word	0x08010ba1
 80107ac:	08010b6f 	.word	0x08010b6f
 80107b0:	08010bd3 	.word	0x08010bd3
 80107b4:	08010bf9 	.word	0x08010bf9
 80107b8:	08010c09 	.word	0x08010c09
 80107bc:	08010c19 	.word	0x08010c19
 80107c0:	08010c29 	.word	0x08010c29
 80107c4:	08010c39 	.word	0x08010c39
 80107c8:	08010c49 	.word	0x08010c49
 80107cc:	08010c7f 	.word	0x08010c7f
 80107d0:	08010cf9 	.word	0x08010cf9
 80107d4:	08010cc3 	.word	0x08010cc3
 80107d8:	08010d39 	.word	0x08010d39
 80107dc:	08010d53 	.word	0x08010d53
 80107e0:	08010d6d 	.word	0x08010d6d
 80107e4:	08010d7d 	.word	0x08010d7d
 80107e8:	08010d8b 	.word	0x08010d8b
 80107ec:	08010da9 	.word	0x08010da9
    {
        case MIB_DEVICE_CLASS:
        {
            status = SwitchClass( mibSet->Param.Class );
 80107f0:	687b      	ldr	r3, [r7, #4]
 80107f2:	791b      	ldrb	r3, [r3, #4]
 80107f4:	4618      	mov	r0, r3
 80107f6:	f7fd f98f 	bl	800db18 <SwitchClass>
 80107fa:	4603      	mov	r3, r0
 80107fc:	75fb      	strb	r3, [r7, #23]
            break;
 80107fe:	e30b      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NETWORK_ACTIVATION:
        {
            if( mibSet->Param.NetworkActivation != ACTIVATION_TYPE_OTAA  )
 8010800:	687b      	ldr	r3, [r7, #4]
 8010802:	791b      	ldrb	r3, [r3, #4]
 8010804:	2b02      	cmp	r3, #2
 8010806:	d007      	beq.n	8010818 <LoRaMacMibSetRequestConfirm+0x100>
            {
                MacCtx.NvmCtx->NetworkActivation = mibSet->Param.NetworkActivation;
 8010808:	4b84      	ldr	r3, [pc, #528]	; (8010a1c <LoRaMacMibSetRequestConfirm+0x304>)
 801080a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801080e:	687a      	ldr	r2, [r7, #4]
 8010810:	7912      	ldrb	r2, [r2, #4]
 8010812:	f883 2164 	strb.w	r2, [r3, #356]	; 0x164
            }
            else
            {   // Do not allow to set ACTIVATION_TYPE_OTAA since the MAC will set it automatically after a successful join process.
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8010816:	e2ff      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010818:	2303      	movs	r3, #3
 801081a:	75fb      	strb	r3, [r7, #23]
            break;
 801081c:	e2fc      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEV_EUI:
        {
            if( SecureElementSetDevEui( mibSet->Param.DevEui ) != SECURE_ELEMENT_SUCCESS )
 801081e:	687b      	ldr	r3, [r7, #4]
 8010820:	685b      	ldr	r3, [r3, #4]
 8010822:	4618      	mov	r0, r3
 8010824:	f7fa fe1a 	bl	800b45c <SecureElementSetDevEui>
 8010828:	4603      	mov	r3, r0
 801082a:	2b00      	cmp	r3, #0
 801082c:	f000 82d9 	beq.w	8010de2 <LoRaMacMibSetRequestConfirm+0x6ca>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010830:	2303      	movs	r3, #3
 8010832:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010834:	e2d5      	b.n	8010de2 <LoRaMacMibSetRequestConfirm+0x6ca>
        }
        case MIB_JOIN_EUI:
        {
            if( SecureElementSetJoinEui( mibSet->Param.JoinEui ) != SECURE_ELEMENT_SUCCESS )
 8010836:	687b      	ldr	r3, [r7, #4]
 8010838:	685b      	ldr	r3, [r3, #4]
 801083a:	4618      	mov	r0, r3
 801083c:	f7fa fe32 	bl	800b4a4 <SecureElementSetJoinEui>
 8010840:	4603      	mov	r3, r0
 8010842:	2b00      	cmp	r3, #0
 8010844:	f000 82cf 	beq.w	8010de6 <LoRaMacMibSetRequestConfirm+0x6ce>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010848:	2303      	movs	r3, #3
 801084a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801084c:	e2cb      	b.n	8010de6 <LoRaMacMibSetRequestConfirm+0x6ce>
        }
        case MIB_ADR:
        {
            MacCtx.NvmCtx->AdrCtrlOn = mibSet->Param.AdrEnable;
 801084e:	4b73      	ldr	r3, [pc, #460]	; (8010a1c <LoRaMacMibSetRequestConfirm+0x304>)
 8010850:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010854:	687a      	ldr	r2, [r7, #4]
 8010856:	7912      	ldrb	r2, [r2, #4]
 8010858:	f883 207e 	strb.w	r2, [r3, #126]	; 0x7e
            break;
 801085c:	e2dc      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NET_ID:
        {
            MacCtx.NvmCtx->NetID = mibSet->Param.NetID;
 801085e:	4b6f      	ldr	r3, [pc, #444]	; (8010a1c <LoRaMacMibSetRequestConfirm+0x304>)
 8010860:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010864:	687a      	ldr	r2, [r7, #4]
 8010866:	6852      	ldr	r2, [r2, #4]
 8010868:	649a      	str	r2, [r3, #72]	; 0x48
            break;
 801086a:	e2d5      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEV_ADDR:
        {
            MacCtx.NvmCtx->DevAddr = mibSet->Param.DevAddr;
 801086c:	4b6b      	ldr	r3, [pc, #428]	; (8010a1c <LoRaMacMibSetRequestConfirm+0x304>)
 801086e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010872:	687a      	ldr	r2, [r7, #4]
 8010874:	6852      	ldr	r2, [r2, #4]
 8010876:	64da      	str	r2, [r3, #76]	; 0x4c
            break;
 8010878:	e2ce      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_APP_KEY:
        {
            if( mibSet->Param.AppKey != NULL )
 801087a:	687b      	ldr	r3, [r7, #4]
 801087c:	685b      	ldr	r3, [r3, #4]
 801087e:	2b00      	cmp	r3, #0
 8010880:	d00b      	beq.n	801089a <LoRaMacMibSetRequestConfirm+0x182>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_KEY, mibSet->Param.AppKey ) )
 8010882:	687b      	ldr	r3, [r7, #4]
 8010884:	685b      	ldr	r3, [r3, #4]
 8010886:	4619      	mov	r1, r3
 8010888:	2000      	movs	r0, #0
 801088a:	f002 f833 	bl	80128f4 <LoRaMacCryptoSetKey>
 801088e:	4603      	mov	r3, r0
 8010890:	2b00      	cmp	r3, #0
 8010892:	f000 82aa 	beq.w	8010dea <LoRaMacMibSetRequestConfirm+0x6d2>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8010896:	2311      	movs	r3, #17
 8010898:	e2c3      	b.n	8010e22 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801089a:	2303      	movs	r3, #3
 801089c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801089e:	e2a4      	b.n	8010dea <LoRaMacMibSetRequestConfirm+0x6d2>
        }
        case MIB_NWK_KEY:
        {
            if( mibSet->Param.NwkKey != NULL )
 80108a0:	687b      	ldr	r3, [r7, #4]
 80108a2:	685b      	ldr	r3, [r3, #4]
 80108a4:	2b00      	cmp	r3, #0
 80108a6:	d00b      	beq.n	80108c0 <LoRaMacMibSetRequestConfirm+0x1a8>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_KEY, mibSet->Param.NwkKey ) )
 80108a8:	687b      	ldr	r3, [r7, #4]
 80108aa:	685b      	ldr	r3, [r3, #4]
 80108ac:	4619      	mov	r1, r3
 80108ae:	2001      	movs	r0, #1
 80108b0:	f002 f820 	bl	80128f4 <LoRaMacCryptoSetKey>
 80108b4:	4603      	mov	r3, r0
 80108b6:	2b00      	cmp	r3, #0
 80108b8:	f000 8299 	beq.w	8010dee <LoRaMacMibSetRequestConfirm+0x6d6>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80108bc:	2311      	movs	r3, #17
 80108be:	e2b0      	b.n	8010e22 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80108c0:	2303      	movs	r3, #3
 80108c2:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80108c4:	e293      	b.n	8010dee <LoRaMacMibSetRequestConfirm+0x6d6>
            break;
        }
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case MIB_NWK_S_KEY:
        {
            if( mibSet->Param.NwkSKey != NULL )
 80108c6:	687b      	ldr	r3, [r7, #4]
 80108c8:	685b      	ldr	r3, [r3, #4]
 80108ca:	2b00      	cmp	r3, #0
 80108cc:	d00b      	beq.n	80108e6 <LoRaMacMibSetRequestConfirm+0x1ce>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( NWK_S_KEY, mibSet->Param.NwkSKey ) )
 80108ce:	687b      	ldr	r3, [r7, #4]
 80108d0:	685b      	ldr	r3, [r3, #4]
 80108d2:	4619      	mov	r1, r3
 80108d4:	2002      	movs	r0, #2
 80108d6:	f002 f80d 	bl	80128f4 <LoRaMacCryptoSetKey>
 80108da:	4603      	mov	r3, r0
 80108dc:	2b00      	cmp	r3, #0
 80108de:	f000 8288 	beq.w	8010df2 <LoRaMacMibSetRequestConfirm+0x6da>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80108e2:	2311      	movs	r3, #17
 80108e4:	e29d      	b.n	8010e22 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80108e6:	2303      	movs	r3, #3
 80108e8:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80108ea:	e282      	b.n	8010df2 <LoRaMacMibSetRequestConfirm+0x6da>
        }
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        case MIB_APP_S_KEY:
        {
            if( mibSet->Param.AppSKey != NULL )
 80108ec:	687b      	ldr	r3, [r7, #4]
 80108ee:	685b      	ldr	r3, [r3, #4]
 80108f0:	2b00      	cmp	r3, #0
 80108f2:	d00b      	beq.n	801090c <LoRaMacMibSetRequestConfirm+0x1f4>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( APP_S_KEY, mibSet->Param.AppSKey ) )
 80108f4:	687b      	ldr	r3, [r7, #4]
 80108f6:	685b      	ldr	r3, [r3, #4]
 80108f8:	4619      	mov	r1, r3
 80108fa:	2003      	movs	r0, #3
 80108fc:	f001 fffa 	bl	80128f4 <LoRaMacCryptoSetKey>
 8010900:	4603      	mov	r3, r0
 8010902:	2b00      	cmp	r3, #0
 8010904:	f000 8277 	beq.w	8010df6 <LoRaMacMibSetRequestConfirm+0x6de>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8010908:	2311      	movs	r3, #17
 801090a:	e28a      	b.n	8010e22 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801090c:	2303      	movs	r3, #3
 801090e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010910:	e271      	b.n	8010df6 <LoRaMacMibSetRequestConfirm+0x6de>
        }
        case MIB_MC_KE_KEY:
        {
            if( mibSet->Param.McKEKey != NULL )
 8010912:	687b      	ldr	r3, [r7, #4]
 8010914:	685b      	ldr	r3, [r3, #4]
 8010916:	2b00      	cmp	r3, #0
 8010918:	d00b      	beq.n	8010932 <LoRaMacMibSetRequestConfirm+0x21a>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KE_KEY, mibSet->Param.McKEKey ) )
 801091a:	687b      	ldr	r3, [r7, #4]
 801091c:	685b      	ldr	r3, [r3, #4]
 801091e:	4619      	mov	r1, r3
 8010920:	207f      	movs	r0, #127	; 0x7f
 8010922:	f001 ffe7 	bl	80128f4 <LoRaMacCryptoSetKey>
 8010926:	4603      	mov	r3, r0
 8010928:	2b00      	cmp	r3, #0
 801092a:	f000 8266 	beq.w	8010dfa <LoRaMacMibSetRequestConfirm+0x6e2>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801092e:	2311      	movs	r3, #17
 8010930:	e277      	b.n	8010e22 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010932:	2303      	movs	r3, #3
 8010934:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010936:	e260      	b.n	8010dfa <LoRaMacMibSetRequestConfirm+0x6e2>
        }
        case MIB_MC_KEY_0:
        {
            if( mibSet->Param.McKey0 != NULL )
 8010938:	687b      	ldr	r3, [r7, #4]
 801093a:	685b      	ldr	r3, [r3, #4]
 801093c:	2b00      	cmp	r3, #0
 801093e:	d00b      	beq.n	8010958 <LoRaMacMibSetRequestConfirm+0x240>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_KEY_0, mibSet->Param.McKey0 ) )
 8010940:	687b      	ldr	r3, [r7, #4]
 8010942:	685b      	ldr	r3, [r3, #4]
 8010944:	4619      	mov	r1, r3
 8010946:	2080      	movs	r0, #128	; 0x80
 8010948:	f001 ffd4 	bl	80128f4 <LoRaMacCryptoSetKey>
 801094c:	4603      	mov	r3, r0
 801094e:	2b00      	cmp	r3, #0
 8010950:	f000 8255 	beq.w	8010dfe <LoRaMacMibSetRequestConfirm+0x6e6>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8010954:	2311      	movs	r3, #17
 8010956:	e264      	b.n	8010e22 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010958:	2303      	movs	r3, #3
 801095a:	75fb      	strb	r3, [r7, #23]
            }
            break;
 801095c:	e24f      	b.n	8010dfe <LoRaMacMibSetRequestConfirm+0x6e6>
        }
        case MIB_MC_APP_S_KEY_0:
        {
            if( mibSet->Param.McAppSKey0 != NULL )
 801095e:	687b      	ldr	r3, [r7, #4]
 8010960:	685b      	ldr	r3, [r3, #4]
 8010962:	2b00      	cmp	r3, #0
 8010964:	d00b      	beq.n	801097e <LoRaMacMibSetRequestConfirm+0x266>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_APP_S_KEY_0, mibSet->Param.McAppSKey0 ) )
 8010966:	687b      	ldr	r3, [r7, #4]
 8010968:	685b      	ldr	r3, [r3, #4]
 801096a:	4619      	mov	r1, r3
 801096c:	2081      	movs	r0, #129	; 0x81
 801096e:	f001 ffc1 	bl	80128f4 <LoRaMacCryptoSetKey>
 8010972:	4603      	mov	r3, r0
 8010974:	2b00      	cmp	r3, #0
 8010976:	f000 8244 	beq.w	8010e02 <LoRaMacMibSetRequestConfirm+0x6ea>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 801097a:	2311      	movs	r3, #17
 801097c:	e251      	b.n	8010e22 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 801097e:	2303      	movs	r3, #3
 8010980:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010982:	e23e      	b.n	8010e02 <LoRaMacMibSetRequestConfirm+0x6ea>
        }
        case MIB_MC_NWK_S_KEY_0:
        {
            if( mibSet->Param.McNwkSKey0 != NULL )
 8010984:	687b      	ldr	r3, [r7, #4]
 8010986:	685b      	ldr	r3, [r3, #4]
 8010988:	2b00      	cmp	r3, #0
 801098a:	d00b      	beq.n	80109a4 <LoRaMacMibSetRequestConfirm+0x28c>
            {
                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetKey( MC_NWK_S_KEY_0, mibSet->Param.McNwkSKey0 ) )
 801098c:	687b      	ldr	r3, [r7, #4]
 801098e:	685b      	ldr	r3, [r3, #4]
 8010990:	4619      	mov	r1, r3
 8010992:	2082      	movs	r0, #130	; 0x82
 8010994:	f001 ffae 	bl	80128f4 <LoRaMacCryptoSetKey>
 8010998:	4603      	mov	r3, r0
 801099a:	2b00      	cmp	r3, #0
 801099c:	f000 8233 	beq.w	8010e06 <LoRaMacMibSetRequestConfirm+0x6ee>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 80109a0:	2311      	movs	r3, #17
 80109a2:	e23e      	b.n	8010e22 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 80109a4:	2303      	movs	r3, #3
 80109a6:	75fb      	strb	r3, [r7, #23]
            }
            break;
 80109a8:	e22d      	b.n	8010e06 <LoRaMacMibSetRequestConfirm+0x6ee>
            break;
        }
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        case MIB_PUBLIC_NETWORK:
        {
            MacCtx.NvmCtx->PublicNetwork = mibSet->Param.EnablePublicNetwork;
 80109aa:	4b1c      	ldr	r3, [pc, #112]	; (8010a1c <LoRaMacMibSetRequestConfirm+0x304>)
 80109ac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80109b0:	687a      	ldr	r2, [r7, #4]
 80109b2:	7912      	ldrb	r2, [r2, #4]
 80109b4:	f883 207d 	strb.w	r2, [r3, #125]	; 0x7d
            Radio.SetPublicNetwork( MacCtx.NvmCtx->PublicNetwork );
 80109b8:	4b19      	ldr	r3, [pc, #100]	; (8010a20 <LoRaMacMibSetRequestConfirm+0x308>)
 80109ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80109bc:	4a17      	ldr	r2, [pc, #92]	; (8010a1c <LoRaMacMibSetRequestConfirm+0x304>)
 80109be:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 80109c2:	f892 207d 	ldrb.w	r2, [r2, #125]	; 0x7d
 80109c6:	4610      	mov	r0, r2
 80109c8:	4798      	blx	r3
            /* ST_WORAROUND_BEGIN: Required to avoid keeping the radio active after init */
            Radio.Sleep( );
 80109ca:	4b15      	ldr	r3, [pc, #84]	; (8010a20 <LoRaMacMibSetRequestConfirm+0x308>)
 80109cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80109ce:	4798      	blx	r3
            /* ST_WORKAROUND_END */
            break;
 80109d0:	e222      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_REPEATER_SUPPORT:
        {
            MacCtx.NvmCtx->RepeaterSupport = mibSet->Param.EnableRepeaterSupport;
 80109d2:	4b12      	ldr	r3, [pc, #72]	; (8010a1c <LoRaMacMibSetRequestConfirm+0x304>)
 80109d4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80109d8:	687a      	ldr	r2, [r7, #4]
 80109da:	7912      	ldrb	r2, [r2, #4]
 80109dc:	f883 20ca 	strb.w	r2, [r3, #202]	; 0xca
            break;
 80109e0:	e21a      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RX2_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 80109e2:	687b      	ldr	r3, [r7, #4]
 80109e4:	7a1b      	ldrb	r3, [r3, #8]
 80109e6:	b25b      	sxtb	r3, r3
 80109e8:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 80109ea:	4b0c      	ldr	r3, [pc, #48]	; (8010a1c <LoRaMacMibSetRequestConfirm+0x304>)
 80109ec:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80109f0:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 80109f4:	727b      	strb	r3, [r7, #9]
            /* ST_WORAROUND_BEGIN: Check also the Rx Frequency parameter */
            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) != true )
 80109f6:	4b09      	ldr	r3, [pc, #36]	; (8010a1c <LoRaMacMibSetRequestConfirm+0x304>)
 80109f8:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80109fc:	781b      	ldrb	r3, [r3, #0]
 80109fe:	f107 0108 	add.w	r1, r7, #8
 8010a02:	2207      	movs	r2, #7
 8010a04:	4618      	mov	r0, r3
 8010a06:	f002 fd9a 	bl	801353e <RegionVerify>
 8010a0a:	4603      	mov	r3, r0
 8010a0c:	f083 0301 	eor.w	r3, r3, #1
 8010a10:	b2db      	uxtb	r3, r3
 8010a12:	2b00      	cmp	r3, #0
 8010a14:	d006      	beq.n	8010a24 <LoRaMacMibSetRequestConfirm+0x30c>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010a16:	2303      	movs	r3, #3
 8010a18:	75fb      	strb	r3, [r7, #23]
                {
                    MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
                }
            }
            /* ST_WORKAROUND_END */
            break;
 8010a1a:	e1fd      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
 8010a1c:	20000500 	.word	0x20000500
 8010a20:	0801ae9c 	.word	0x0801ae9c
                verify.Frequency = mibSet->Param.Rx2Channel.Frequency;
 8010a24:	687b      	ldr	r3, [r7, #4]
 8010a26:	685b      	ldr	r3, [r3, #4]
 8010a28:	60bb      	str	r3, [r7, #8]
                if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_FREQUENCY ) != true )
 8010a2a:	4bc1      	ldr	r3, [pc, #772]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010a2c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010a30:	781b      	ldrb	r3, [r3, #0]
 8010a32:	f107 0108 	add.w	r1, r7, #8
 8010a36:	2200      	movs	r2, #0
 8010a38:	4618      	mov	r0, r3
 8010a3a:	f002 fd80 	bl	801353e <RegionVerify>
 8010a3e:	4603      	mov	r3, r0
 8010a40:	f083 0301 	eor.w	r3, r3, #1
 8010a44:	b2db      	uxtb	r3, r3
 8010a46:	2b00      	cmp	r3, #0
 8010a48:	d002      	beq.n	8010a50 <LoRaMacMibSetRequestConfirm+0x338>
                    status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010a4a:	2303      	movs	r3, #3
 8010a4c:	75fb      	strb	r3, [r7, #23]
            break;
 8010a4e:	e1e3      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
                    MacCtx.NvmCtx->MacParams.Rx2Channel = mibSet->Param.Rx2Channel;
 8010a50:	4bb7      	ldr	r3, [pc, #732]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010a52:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010a56:	687a      	ldr	r2, [r7, #4]
 8010a58:	33a8      	adds	r3, #168	; 0xa8
 8010a5a:	3204      	adds	r2, #4
 8010a5c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010a60:	e883 0003 	stmia.w	r3, {r0, r1}
            break;
 8010a64:	e1d8      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RX2_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.Rx2Channel.Datarate;
 8010a66:	687b      	ldr	r3, [r7, #4]
 8010a68:	7a1b      	ldrb	r3, [r3, #8]
 8010a6a:	b25b      	sxtb	r3, r3
 8010a6c:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8010a6e:	4bb0      	ldr	r3, [pc, #704]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010a70:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010a74:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8010a78:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 8010a7a:	4bad      	ldr	r3, [pc, #692]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010a7c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010a80:	781b      	ldrb	r3, [r3, #0]
 8010a82:	f107 0108 	add.w	r1, r7, #8
 8010a86:	2207      	movs	r2, #7
 8010a88:	4618      	mov	r0, r3
 8010a8a:	f002 fd58 	bl	801353e <RegionVerify>
 8010a8e:	4603      	mov	r3, r0
 8010a90:	2b00      	cmp	r3, #0
 8010a92:	d00a      	beq.n	8010aaa <LoRaMacMibSetRequestConfirm+0x392>
            {
                MacCtx.NvmCtx->MacParamsDefaults.Rx2Channel = mibSet->Param.Rx2DefaultChannel;
 8010a94:	4ba6      	ldr	r3, [pc, #664]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010a96:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010a9a:	687a      	ldr	r2, [r7, #4]
 8010a9c:	3328      	adds	r3, #40	; 0x28
 8010a9e:	3204      	adds	r2, #4
 8010aa0:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010aa4:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8010aa8:	e1b6      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010aaa:	2303      	movs	r3, #3
 8010aac:	75fb      	strb	r3, [r7, #23]
            break;
 8010aae:	e1b3      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RXC_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8010ab0:	687b      	ldr	r3, [r7, #4]
 8010ab2:	7a1b      	ldrb	r3, [r3, #8]
 8010ab4:	b25b      	sxtb	r3, r3
 8010ab6:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8010ab8:	4b9d      	ldr	r3, [pc, #628]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010aba:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010abe:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8010ac2:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 8010ac4:	4b9a      	ldr	r3, [pc, #616]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010ac6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010aca:	781b      	ldrb	r3, [r3, #0]
 8010acc:	f107 0108 	add.w	r1, r7, #8
 8010ad0:	2207      	movs	r2, #7
 8010ad2:	4618      	mov	r0, r3
 8010ad4:	f002 fd33 	bl	801353e <RegionVerify>
 8010ad8:	4603      	mov	r3, r0
 8010ada:	2b00      	cmp	r3, #0
 8010adc:	d01f      	beq.n	8010b1e <LoRaMacMibSetRequestConfirm+0x406>
            {
                MacCtx.NvmCtx->MacParams.RxCChannel = mibSet->Param.RxCChannel;
 8010ade:	4b94      	ldr	r3, [pc, #592]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010ae0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010ae4:	687a      	ldr	r2, [r7, #4]
 8010ae6:	33b0      	adds	r3, #176	; 0xb0
 8010ae8:	3204      	adds	r2, #4
 8010aea:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010aee:	e883 0003 	stmia.w	r3, {r0, r1}

                if( ( MacCtx.NvmCtx->DeviceClass == CLASS_C ) && ( MacCtx.NvmCtx->NetworkActivation != ACTIVATION_TYPE_NONE ) )
 8010af2:	4b8f      	ldr	r3, [pc, #572]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010af4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010af8:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8010afc:	2b02      	cmp	r3, #2
 8010afe:	f040 8184 	bne.w	8010e0a <LoRaMacMibSetRequestConfirm+0x6f2>
 8010b02:	4b8b      	ldr	r3, [pc, #556]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010b04:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010b08:	f893 3164 	ldrb.w	r3, [r3, #356]	; 0x164
 8010b0c:	2b00      	cmp	r3, #0
 8010b0e:	f000 817c 	beq.w	8010e0a <LoRaMacMibSetRequestConfirm+0x6f2>
                {
                    // We can only compute the RX window parameters directly, if we are already
                    // in class c mode and joined. We cannot setup an RX window in case of any other
                    // class type.
                    // Set the radio into sleep mode in case we are still in RX mode
                    Radio.Sleep( );
 8010b12:	4b88      	ldr	r3, [pc, #544]	; (8010d34 <LoRaMacMibSetRequestConfirm+0x61c>)
 8010b14:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8010b16:	4798      	blx	r3

                    OpenContinuousRxCWindow( );
 8010b18:	f7fe fafe 	bl	800f118 <OpenContinuousRxCWindow>
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8010b1c:	e175      	b.n	8010e0a <LoRaMacMibSetRequestConfirm+0x6f2>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010b1e:	2303      	movs	r3, #3
 8010b20:	75fb      	strb	r3, [r7, #23]
            break;
 8010b22:	e172      	b.n	8010e0a <LoRaMacMibSetRequestConfirm+0x6f2>
        }
        case MIB_RXC_DEFAULT_CHANNEL:
        {
            verify.DatarateParams.Datarate = mibSet->Param.RxCChannel.Datarate;
 8010b24:	687b      	ldr	r3, [r7, #4]
 8010b26:	7a1b      	ldrb	r3, [r3, #8]
 8010b28:	b25b      	sxtb	r3, r3
 8010b2a:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.DownlinkDwellTime = MacCtx.NvmCtx->MacParams.DownlinkDwellTime;
 8010b2c:	4b80      	ldr	r3, [pc, #512]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010b2e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010b32:	f893 30b9 	ldrb.w	r3, [r3, #185]	; 0xb9
 8010b36:	727b      	strb	r3, [r7, #9]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_RX_DR ) == true )
 8010b38:	4b7d      	ldr	r3, [pc, #500]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010b3a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010b3e:	781b      	ldrb	r3, [r3, #0]
 8010b40:	f107 0108 	add.w	r1, r7, #8
 8010b44:	2207      	movs	r2, #7
 8010b46:	4618      	mov	r0, r3
 8010b48:	f002 fcf9 	bl	801353e <RegionVerify>
 8010b4c:	4603      	mov	r3, r0
 8010b4e:	2b00      	cmp	r3, #0
 8010b50:	d00a      	beq.n	8010b68 <LoRaMacMibSetRequestConfirm+0x450>
            {
                MacCtx.NvmCtx->MacParamsDefaults.RxCChannel = mibSet->Param.RxCDefaultChannel;
 8010b52:	4b77      	ldr	r3, [pc, #476]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010b54:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010b58:	687a      	ldr	r2, [r7, #4]
 8010b5a:	3330      	adds	r3, #48	; 0x30
 8010b5c:	3204      	adds	r2, #4
 8010b5e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8010b62:	e883 0003 	stmia.w	r3, {r0, r1}
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8010b66:	e157      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010b68:	2303      	movs	r3, #3
 8010b6a:	75fb      	strb	r3, [r7, #23]
            break;
 8010b6c:	e154      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsDefaultMask;
 8010b6e:	687b      	ldr	r3, [r7, #4]
 8010b70:	685b      	ldr	r3, [r3, #4]
 8010b72:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_DEFAULT_MASK;
 8010b74:	2301      	movs	r3, #1
 8010b76:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 8010b78:	4b6d      	ldr	r3, [pc, #436]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010b7a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010b7e:	781b      	ldrb	r3, [r3, #0]
 8010b80:	f107 020c 	add.w	r2, r7, #12
 8010b84:	4611      	mov	r1, r2
 8010b86:	4618      	mov	r0, r3
 8010b88:	f002 fd02 	bl	8013590 <RegionChanMaskSet>
 8010b8c:	4603      	mov	r3, r0
 8010b8e:	f083 0301 	eor.w	r3, r3, #1
 8010b92:	b2db      	uxtb	r3, r3
 8010b94:	2b00      	cmp	r3, #0
 8010b96:	f000 813a 	beq.w	8010e0e <LoRaMacMibSetRequestConfirm+0x6f6>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010b9a:	2303      	movs	r3, #3
 8010b9c:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010b9e:	e136      	b.n	8010e0e <LoRaMacMibSetRequestConfirm+0x6f6>
        }
        case MIB_CHANNELS_MASK:
        {
            chanMaskSet.ChannelsMaskIn = mibSet->Param.ChannelsMask;
 8010ba0:	687b      	ldr	r3, [r7, #4]
 8010ba2:	685b      	ldr	r3, [r3, #4]
 8010ba4:	60fb      	str	r3, [r7, #12]
            chanMaskSet.ChannelsMaskType = CHANNELS_MASK;
 8010ba6:	2300      	movs	r3, #0
 8010ba8:	743b      	strb	r3, [r7, #16]

            if( RegionChanMaskSet( MacCtx.NvmCtx->Region, &chanMaskSet ) == false )
 8010baa:	4b61      	ldr	r3, [pc, #388]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010bac:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010bb0:	781b      	ldrb	r3, [r3, #0]
 8010bb2:	f107 020c 	add.w	r2, r7, #12
 8010bb6:	4611      	mov	r1, r2
 8010bb8:	4618      	mov	r0, r3
 8010bba:	f002 fce9 	bl	8013590 <RegionChanMaskSet>
 8010bbe:	4603      	mov	r3, r0
 8010bc0:	f083 0301 	eor.w	r3, r3, #1
 8010bc4:	b2db      	uxtb	r3, r3
 8010bc6:	2b00      	cmp	r3, #0
 8010bc8:	f000 8123 	beq.w	8010e12 <LoRaMacMibSetRequestConfirm+0x6fa>
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010bcc:	2303      	movs	r3, #3
 8010bce:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010bd0:	e11f      	b.n	8010e12 <LoRaMacMibSetRequestConfirm+0x6fa>
        }
        case MIB_CHANNELS_NB_TRANS:
        {
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 8010bd2:	687b      	ldr	r3, [r7, #4]
 8010bd4:	791b      	ldrb	r3, [r3, #4]
 8010bd6:	2b00      	cmp	r3, #0
 8010bd8:	d00b      	beq.n	8010bf2 <LoRaMacMibSetRequestConfirm+0x4da>
                ( mibSet->Param.ChannelsNbTrans <= 15 ) )
 8010bda:	687b      	ldr	r3, [r7, #4]
 8010bdc:	791b      	ldrb	r3, [r3, #4]
            if( ( mibSet->Param.ChannelsNbTrans >= 1 ) &&
 8010bde:	2b0f      	cmp	r3, #15
 8010be0:	d807      	bhi.n	8010bf2 <LoRaMacMibSetRequestConfirm+0x4da>
            {
                MacCtx.NvmCtx->MacParams.ChannelsNbTrans = mibSet->Param.ChannelsNbTrans;
 8010be2:	4b53      	ldr	r3, [pc, #332]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010be4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010be8:	687a      	ldr	r2, [r7, #4]
 8010bea:	7912      	ldrb	r2, [r2, #4]
 8010bec:	f883 20a4 	strb.w	r2, [r3, #164]	; 0xa4
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8010bf0:	e112      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010bf2:	2303      	movs	r3, #3
 8010bf4:	75fb      	strb	r3, [r7, #23]
            break;
 8010bf6:	e10f      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_MAX_RX_WINDOW_DURATION:
        {
            MacCtx.NvmCtx->MacParams.MaxRxWindow = mibSet->Param.MaxRxWindow;
 8010bf8:	4b4d      	ldr	r3, [pc, #308]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010bfa:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010bfe:	687a      	ldr	r2, [r7, #4]
 8010c00:	6852      	ldr	r2, [r2, #4]
 8010c02:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
            break;
 8010c06:	e107      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RECEIVE_DELAY_1:
        {
            MacCtx.NvmCtx->MacParams.ReceiveDelay1 = mibSet->Param.ReceiveDelay1;
 8010c08:	4b49      	ldr	r3, [pc, #292]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010c0a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010c0e:	687a      	ldr	r2, [r7, #4]
 8010c10:	6852      	ldr	r2, [r2, #4]
 8010c12:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
            break;
 8010c16:	e0ff      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_RECEIVE_DELAY_2:
        {
            MacCtx.NvmCtx->MacParams.ReceiveDelay2 = mibSet->Param.ReceiveDelay2;
 8010c18:	4b45      	ldr	r3, [pc, #276]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010c1a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010c1e:	687a      	ldr	r2, [r7, #4]
 8010c20:	6852      	ldr	r2, [r2, #4]
 8010c22:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
            break;
 8010c26:	e0f7      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_JOIN_ACCEPT_DELAY_1:
        {
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay1 = mibSet->Param.JoinAcceptDelay1;
 8010c28:	4b41      	ldr	r3, [pc, #260]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010c2a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010c2e:	687a      	ldr	r2, [r7, #4]
 8010c30:	6852      	ldr	r2, [r2, #4]
 8010c32:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
            break;
 8010c36:	e0ef      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_JOIN_ACCEPT_DELAY_2:
        {
            MacCtx.NvmCtx->MacParams.JoinAcceptDelay2 = mibSet->Param.JoinAcceptDelay2;
 8010c38:	4b3d      	ldr	r3, [pc, #244]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010c3a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010c3e:	687a      	ldr	r2, [r7, #4]
 8010c40:	6852      	ldr	r2, [r2, #4]
 8010c42:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0
            break;
 8010c46:	e0e7      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDefaultDatarate;
 8010c48:	687b      	ldr	r3, [r7, #4]
 8010c4a:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8010c4e:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_DR ) == true )
 8010c50:	4b37      	ldr	r3, [pc, #220]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010c52:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010c56:	781b      	ldrb	r3, [r3, #0]
 8010c58:	f107 0108 	add.w	r1, r7, #8
 8010c5c:	2206      	movs	r2, #6
 8010c5e:	4618      	mov	r0, r3
 8010c60:	f002 fc6d 	bl	801353e <RegionVerify>
 8010c64:	4603      	mov	r3, r0
 8010c66:	2b00      	cmp	r3, #0
 8010c68:	d006      	beq.n	8010c78 <LoRaMacMibSetRequestConfirm+0x560>
            {
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsDatarate = verify.DatarateParams.Datarate;
 8010c6a:	4b31      	ldr	r3, [pc, #196]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010c6c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010c70:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8010c74:	715a      	strb	r2, [r3, #5]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8010c76:	e0cf      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010c78:	2303      	movs	r3, #3
 8010c7a:	75fb      	strb	r3, [r7, #23]
            break;
 8010c7c:	e0cc      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DATARATE:
        {
            verify.DatarateParams.Datarate = mibSet->Param.ChannelsDatarate;
 8010c7e:	687b      	ldr	r3, [r7, #4]
 8010c80:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8010c84:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8010c86:	4b2a      	ldr	r3, [pc, #168]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010c88:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010c8c:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 8010c90:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 8010c92:	4b27      	ldr	r3, [pc, #156]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010c94:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010c98:	781b      	ldrb	r3, [r3, #0]
 8010c9a:	f107 0108 	add.w	r1, r7, #8
 8010c9e:	2205      	movs	r2, #5
 8010ca0:	4618      	mov	r0, r3
 8010ca2:	f002 fc4c 	bl	801353e <RegionVerify>
 8010ca6:	4603      	mov	r3, r0
 8010ca8:	2b00      	cmp	r3, #0
 8010caa:	d007      	beq.n	8010cbc <LoRaMacMibSetRequestConfirm+0x5a4>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 8010cac:	4b20      	ldr	r3, [pc, #128]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010cae:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010cb2:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8010cb6:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8010cba:	e0ad      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010cbc:	2303      	movs	r3, #3
 8010cbe:	75fb      	strb	r3, [r7, #23]
            break;
 8010cc0:	e0aa      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_DEFAULT_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsDefaultTxPower;
 8010cc2:	687b      	ldr	r3, [r7, #4]
 8010cc4:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8010cc8:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DEF_TX_POWER ) == true )
 8010cca:	4b19      	ldr	r3, [pc, #100]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010ccc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010cd0:	781b      	ldrb	r3, [r3, #0]
 8010cd2:	f107 0108 	add.w	r1, r7, #8
 8010cd6:	220a      	movs	r2, #10
 8010cd8:	4618      	mov	r0, r3
 8010cda:	f002 fc30 	bl	801353e <RegionVerify>
 8010cde:	4603      	mov	r3, r0
 8010ce0:	2b00      	cmp	r3, #0
 8010ce2:	d006      	beq.n	8010cf2 <LoRaMacMibSetRequestConfirm+0x5da>
            {
                MacCtx.NvmCtx->MacParamsDefaults.ChannelsTxPower = verify.TxPower;
 8010ce4:	4b12      	ldr	r3, [pc, #72]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010ce6:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010cea:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8010cee:	711a      	strb	r2, [r3, #4]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8010cf0:	e092      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010cf2:	2303      	movs	r3, #3
 8010cf4:	75fb      	strb	r3, [r7, #23]
            break;
 8010cf6:	e08f      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_CHANNELS_TX_POWER:
        {
            verify.TxPower = mibSet->Param.ChannelsTxPower;
 8010cf8:	687b      	ldr	r3, [r7, #4]
 8010cfa:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8010cfe:	723b      	strb	r3, [r7, #8]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_POWER ) == true )
 8010d00:	4b0b      	ldr	r3, [pc, #44]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010d02:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010d06:	781b      	ldrb	r3, [r3, #0]
 8010d08:	f107 0108 	add.w	r1, r7, #8
 8010d0c:	2209      	movs	r2, #9
 8010d0e:	4618      	mov	r0, r3
 8010d10:	f002 fc15 	bl	801353e <RegionVerify>
 8010d14:	4603      	mov	r3, r0
 8010d16:	2b00      	cmp	r3, #0
 8010d18:	d007      	beq.n	8010d2a <LoRaMacMibSetRequestConfirm+0x612>
            {
                MacCtx.NvmCtx->MacParams.ChannelsTxPower = verify.TxPower;
 8010d1a:	4b05      	ldr	r3, [pc, #20]	; (8010d30 <LoRaMacMibSetRequestConfirm+0x618>)
 8010d1c:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010d20:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8010d24:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8010d28:	e076      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010d2a:	2303      	movs	r3, #3
 8010d2c:	75fb      	strb	r3, [r7, #23]
            break;
 8010d2e:	e073      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
 8010d30:	20000500 	.word	0x20000500
 8010d34:	0801ae9c 	.word	0x0801ae9c
        }
        case MIB_SYSTEM_MAX_RX_ERROR:
        {
            MacCtx.NvmCtx->MacParams.SystemMaxRxError = MacCtx.NvmCtx->MacParamsDefaults.SystemMaxRxError = mibSet->Param.SystemMaxRxError;
 8010d38:	4b3c      	ldr	r3, [pc, #240]	; (8010e2c <LoRaMacMibSetRequestConfirm+0x714>)
 8010d3a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010d3e:	687a      	ldr	r2, [r7, #4]
 8010d40:	6852      	ldr	r2, [r2, #4]
 8010d42:	609a      	str	r2, [r3, #8]
 8010d44:	4a39      	ldr	r2, [pc, #228]	; (8010e2c <LoRaMacMibSetRequestConfirm+0x714>)
 8010d46:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 8010d4a:	689b      	ldr	r3, [r3, #8]
 8010d4c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
            break;
 8010d50:	e062      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_MIN_RX_SYMBOLS:
        {
            MacCtx.NvmCtx->MacParams.MinRxSymbols = MacCtx.NvmCtx->MacParamsDefaults.MinRxSymbols = mibSet->Param.MinRxSymbols;
 8010d52:	4b36      	ldr	r3, [pc, #216]	; (8010e2c <LoRaMacMibSetRequestConfirm+0x714>)
 8010d54:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010d58:	687a      	ldr	r2, [r7, #4]
 8010d5a:	7912      	ldrb	r2, [r2, #4]
 8010d5c:	731a      	strb	r2, [r3, #12]
 8010d5e:	4a33      	ldr	r2, [pc, #204]	; (8010e2c <LoRaMacMibSetRequestConfirm+0x714>)
 8010d60:	f8d2 2484 	ldr.w	r2, [r2, #1156]	; 0x484
 8010d64:	7b1b      	ldrb	r3, [r3, #12]
 8010d66:	f882 308c 	strb.w	r3, [r2, #140]	; 0x8c
            break;
 8010d6a:	e055      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_ANTENNA_GAIN:
        {
            MacCtx.NvmCtx->MacParams.AntennaGain = mibSet->Param.AntennaGain;
 8010d6c:	4b2f      	ldr	r3, [pc, #188]	; (8010e2c <LoRaMacMibSetRequestConfirm+0x714>)
 8010d6e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010d72:	687a      	ldr	r2, [r7, #4]
 8010d74:	6852      	ldr	r2, [r2, #4]
 8010d76:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
            break;
 8010d7a:	e04d      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_DEFAULT_ANTENNA_GAIN:
        {
            MacCtx.NvmCtx->MacParamsDefaults.AntennaGain = mibSet->Param.DefaultAntennaGain;
 8010d7c:	4b2b      	ldr	r3, [pc, #172]	; (8010e2c <LoRaMacMibSetRequestConfirm+0x714>)
 8010d7e:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010d82:	687a      	ldr	r2, [r7, #4]
 8010d84:	6852      	ldr	r2, [r2, #4]
 8010d86:	641a      	str	r2, [r3, #64]	; 0x40
            break;
 8010d88:	e046      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_NVM_CTXS:
        {
            if( mibSet->Param.Contexts != 0 )
 8010d8a:	687b      	ldr	r3, [r7, #4]
 8010d8c:	685b      	ldr	r3, [r3, #4]
 8010d8e:	2b00      	cmp	r3, #0
 8010d90:	d007      	beq.n	8010da2 <LoRaMacMibSetRequestConfirm+0x68a>
            {
                status = RestoreCtxs( mibSet->Param.Contexts );
 8010d92:	687b      	ldr	r3, [r7, #4]
 8010d94:	685b      	ldr	r3, [r3, #4]
 8010d96:	4618      	mov	r0, r3
 8010d98:	f7fe fc8a 	bl	800f6b0 <RestoreCtxs>
 8010d9c:	4603      	mov	r3, r0
 8010d9e:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
            }
            break;
 8010da0:	e03a      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010da2:	2303      	movs	r3, #3
 8010da4:	75fb      	strb	r3, [r7, #23]
            break;
 8010da6:	e037      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
        }
        case MIB_ABP_LORAWAN_VERSION:
        {
            if( mibSet->Param.AbpLrWanVersion.Fields.Minor <= 1 )
 8010da8:	687b      	ldr	r3, [r7, #4]
 8010daa:	799b      	ldrb	r3, [r3, #6]
 8010dac:	2b01      	cmp	r3, #1
 8010dae:	d80f      	bhi.n	8010dd0 <LoRaMacMibSetRequestConfirm+0x6b8>
            {
                MacCtx.NvmCtx->Version = mibSet->Param.AbpLrWanVersion;
 8010db0:	4b1e      	ldr	r3, [pc, #120]	; (8010e2c <LoRaMacMibSetRequestConfirm+0x714>)
 8010db2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010db6:	687a      	ldr	r2, [r7, #4]
 8010db8:	6852      	ldr	r2, [r2, #4]
 8010dba:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

                if( LORAMAC_CRYPTO_SUCCESS != LoRaMacCryptoSetLrWanVersion( mibSet->Param.AbpLrWanVersion ) )
 8010dbe:	687b      	ldr	r3, [r7, #4]
 8010dc0:	6858      	ldr	r0, [r3, #4]
 8010dc2:	f001 fcc7 	bl	8012754 <LoRaMacCryptoSetLrWanVersion>
 8010dc6:	4603      	mov	r3, r0
 8010dc8:	2b00      	cmp	r3, #0
 8010dca:	d024      	beq.n	8010e16 <LoRaMacMibSetRequestConfirm+0x6fe>
                {
                    return LORAMAC_STATUS_CRYPTO_ERROR;
 8010dcc:	2311      	movs	r3, #17
 8010dce:	e028      	b.n	8010e22 <LoRaMacMibSetRequestConfirm+0x70a>
                }
            }
            else
            {
                status = LORAMAC_STATUS_PARAMETER_INVALID;
 8010dd0:	2303      	movs	r3, #3
 8010dd2:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010dd4:	e01f      	b.n	8010e16 <LoRaMacMibSetRequestConfirm+0x6fe>
        }
        default:
        {
            status = LoRaMacMibClassBSetRequestConfirm( mibSet );
 8010dd6:	6878      	ldr	r0, [r7, #4]
 8010dd8:	f000 fc07 	bl	80115ea <LoRaMacMibClassBSetRequestConfirm>
 8010ddc:	4603      	mov	r3, r0
 8010dde:	75fb      	strb	r3, [r7, #23]
            break;
 8010de0:	e01a      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010de2:	bf00      	nop
 8010de4:	e018      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010de6:	bf00      	nop
 8010de8:	e016      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010dea:	bf00      	nop
 8010dec:	e014      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010dee:	bf00      	nop
 8010df0:	e012      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010df2:	bf00      	nop
 8010df4:	e010      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010df6:	bf00      	nop
 8010df8:	e00e      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010dfa:	bf00      	nop
 8010dfc:	e00c      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010dfe:	bf00      	nop
 8010e00:	e00a      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010e02:	bf00      	nop
 8010e04:	e008      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010e06:	bf00      	nop
 8010e08:	e006      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010e0a:	bf00      	nop
 8010e0c:	e004      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010e0e:	bf00      	nop
 8010e10:	e002      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010e12:	bf00      	nop
 8010e14:	e000      	b.n	8010e18 <LoRaMacMibSetRequestConfirm+0x700>
            break;
 8010e16:	bf00      	nop
        }
    }
    EventRegionNvmCtxChanged( );
 8010e18:	f7fe fe51 	bl	800fabe <EventRegionNvmCtxChanged>
    EventMacNvmCtxChanged( );
 8010e1c:	f7fe fe48 	bl	800fab0 <EventMacNvmCtxChanged>
    return status;
 8010e20:	7dfb      	ldrb	r3, [r7, #23]
}
 8010e22:	4618      	mov	r0, r3
 8010e24:	3718      	adds	r7, #24
 8010e26:	46bd      	mov	sp, r7
 8010e28:	bd80      	pop	{r7, pc}
 8010e2a:	bf00      	nop
 8010e2c:	20000500 	.word	0x20000500

08010e30 <LoRaMacMlmeRequest>:
    EventRegionNvmCtxChanged( );
    return LORAMAC_STATUS_OK;
}

LoRaMacStatus_t LoRaMacMlmeRequest( MlmeReq_t* mlmeRequest )
{
 8010e30:	b590      	push	{r4, r7, lr}
 8010e32:	b087      	sub	sp, #28
 8010e34:	af00      	add	r7, sp, #0
 8010e36:	6078      	str	r0, [r7, #4]
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 8010e38:	2302      	movs	r3, #2
 8010e3a:	75fb      	strb	r3, [r7, #23]
    MlmeConfirmQueue_t queueElement;
    uint8_t macCmdPayload[2] = { 0x00, 0x00 };
 8010e3c:	2300      	movs	r3, #0
 8010e3e:	81bb      	strh	r3, [r7, #12]

    if( mlmeRequest == NULL )
 8010e40:	687b      	ldr	r3, [r7, #4]
 8010e42:	2b00      	cmp	r3, #0
 8010e44:	d101      	bne.n	8010e4a <LoRaMacMlmeRequest+0x1a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 8010e46:	2303      	movs	r3, #3
 8010e48:	e12d      	b.n	80110a6 <LoRaMacMlmeRequest+0x276>
    }
    if( LoRaMacIsBusy( ) == true )
 8010e4a:	f7fe fe7f 	bl	800fb4c <LoRaMacIsBusy>
 8010e4e:	4603      	mov	r3, r0
 8010e50:	2b00      	cmp	r3, #0
 8010e52:	d001      	beq.n	8010e58 <LoRaMacMlmeRequest+0x28>
    {
        return LORAMAC_STATUS_BUSY;
 8010e54:	2301      	movs	r3, #1
 8010e56:	e126      	b.n	80110a6 <LoRaMacMlmeRequest+0x276>
    }
    if( LoRaMacConfirmQueueIsFull( ) == true )
 8010e58:	f001 f93c 	bl	80120d4 <LoRaMacConfirmQueueIsFull>
 8010e5c:	4603      	mov	r3, r0
 8010e5e:	2b00      	cmp	r3, #0
 8010e60:	d001      	beq.n	8010e66 <LoRaMacMlmeRequest+0x36>
    {
        return LORAMAC_STATUS_BUSY;
 8010e62:	2301      	movs	r3, #1
 8010e64:	e11f      	b.n	80110a6 <LoRaMacMlmeRequest+0x276>
    }

    if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8010e66:	f001 f929 	bl	80120bc <LoRaMacConfirmQueueGetCnt>
 8010e6a:	4603      	mov	r3, r0
 8010e6c:	2b00      	cmp	r3, #0
 8010e6e:	d104      	bne.n	8010e7a <LoRaMacMlmeRequest+0x4a>
    {
        memset1( ( uint8_t* ) &MacCtx.MlmeConfirm, 0, sizeof( MacCtx.MlmeConfirm ) );
 8010e70:	2214      	movs	r2, #20
 8010e72:	2100      	movs	r1, #0
 8010e74:	488e      	ldr	r0, [pc, #568]	; (80110b0 <LoRaMacMlmeRequest+0x280>)
 8010e76:	f004 fce7 	bl	8015848 <memset1>
    }
    MacCtx.MlmeConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8010e7a:	4b8e      	ldr	r3, [pc, #568]	; (80110b4 <LoRaMacMlmeRequest+0x284>)
 8010e7c:	2201      	movs	r2, #1
 8010e7e:	f883 2451 	strb.w	r2, [r3, #1105]	; 0x451

    MacCtx.MacFlags.Bits.MlmeReq = 1;
 8010e82:	4a8c      	ldr	r2, [pc, #560]	; (80110b4 <LoRaMacMlmeRequest+0x284>)
 8010e84:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8010e88:	f043 0304 	orr.w	r3, r3, #4
 8010e8c:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
    queueElement.Request = mlmeRequest->Type;
 8010e90:	687b      	ldr	r3, [r7, #4]
 8010e92:	781b      	ldrb	r3, [r3, #0]
 8010e94:	743b      	strb	r3, [r7, #16]
    queueElement.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8010e96:	2301      	movs	r3, #1
 8010e98:	747b      	strb	r3, [r7, #17]
    queueElement.RestrictCommonReadyToHandle = false;
 8010e9a:	2300      	movs	r3, #0
 8010e9c:	74fb      	strb	r3, [r7, #19]

    switch( mlmeRequest->Type )
 8010e9e:	687b      	ldr	r3, [r7, #4]
 8010ea0:	781b      	ldrb	r3, [r3, #0]
 8010ea2:	3b01      	subs	r3, #1
 8010ea4:	2b0d      	cmp	r3, #13
 8010ea6:	f200 80d2 	bhi.w	801104e <LoRaMacMlmeRequest+0x21e>
 8010eaa:	a201      	add	r2, pc, #4	; (adr r2, 8010eb0 <LoRaMacMlmeRequest+0x80>)
 8010eac:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010eb0:	08010ee9 	.word	0x08010ee9
 8010eb4:	0801104f 	.word	0x0801104f
 8010eb8:	0801104f 	.word	0x0801104f
 8010ebc:	08010f5b 	.word	0x08010f5b
 8010ec0:	08010f79 	.word	0x08010f79
 8010ec4:	08010f89 	.word	0x08010f89
 8010ec8:	0801104f 	.word	0x0801104f
 8010ecc:	0801104f 	.word	0x0801104f
 8010ed0:	0801104f 	.word	0x0801104f
 8010ed4:	08010fa1 	.word	0x08010fa1
 8010ed8:	0801104f 	.word	0x0801104f
 8010edc:	08011023 	.word	0x08011023
 8010ee0:	08010fbf 	.word	0x08010fbf
 8010ee4:	08011005 	.word	0x08011005
    {
        case MLME_JOIN:
        {
            if( ( MacCtx.MacState & LORAMAC_TX_DELAYED ) == LORAMAC_TX_DELAYED )
 8010ee8:	4b72      	ldr	r3, [pc, #456]	; (80110b4 <LoRaMacMlmeRequest+0x284>)
 8010eea:	f8d3 3340 	ldr.w	r3, [r3, #832]	; 0x340
 8010eee:	f003 0320 	and.w	r3, r3, #32
 8010ef2:	2b00      	cmp	r3, #0
 8010ef4:	d001      	beq.n	8010efa <LoRaMacMlmeRequest+0xca>
            {
                return LORAMAC_STATUS_BUSY;
 8010ef6:	2301      	movs	r3, #1
 8010ef8:	e0d5      	b.n	80110a6 <LoRaMacMlmeRequest+0x276>
            }

            ResetMacParameters( );
 8010efa:	f7fd fffd 	bl	800eef8 <ResetMacParameters>

            MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR );
 8010efe:	4b6d      	ldr	r3, [pc, #436]	; (80110b4 <LoRaMacMlmeRequest+0x284>)
 8010f00:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010f04:	7818      	ldrb	r0, [r3, #0]
 8010f06:	687b      	ldr	r3, [r7, #4]
 8010f08:	791b      	ldrb	r3, [r3, #4]
 8010f0a:	b25b      	sxtb	r3, r3
 8010f0c:	4a69      	ldr	r2, [pc, #420]	; (80110b4 <LoRaMacMlmeRequest+0x284>)
 8010f0e:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 8010f12:	2200      	movs	r2, #0
 8010f14:	4619      	mov	r1, r3
 8010f16:	f002 fbfa 	bl	801370e <RegionAlternateDr>
 8010f1a:	4603      	mov	r3, r0
 8010f1c:	f884 3085 	strb.w	r3, [r4, #133]	; 0x85

            queueElement.Status = LORAMAC_EVENT_INFO_STATUS_JOIN_FAIL;
 8010f20:	2307      	movs	r3, #7
 8010f22:	747b      	strb	r3, [r7, #17]

            status = SendReJoinReq( JOIN_REQ );
 8010f24:	20ff      	movs	r0, #255	; 0xff
 8010f26:	f7fd fd23 	bl	800e970 <SendReJoinReq>
 8010f2a:	4603      	mov	r3, r0
 8010f2c:	75fb      	strb	r3, [r7, #23]

            if( status != LORAMAC_STATUS_OK )
 8010f2e:	7dfb      	ldrb	r3, [r7, #23]
 8010f30:	2b00      	cmp	r3, #0
 8010f32:	f000 808e 	beq.w	8011052 <LoRaMacMlmeRequest+0x222>
            {
                // Revert back the previous datarate ( mainly used for US915 like regions )
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = RegionAlternateDr( MacCtx.NvmCtx->Region, mlmeRequest->Req.Join.Datarate, ALTERNATE_DR_RESTORE );
 8010f36:	4b5f      	ldr	r3, [pc, #380]	; (80110b4 <LoRaMacMlmeRequest+0x284>)
 8010f38:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010f3c:	7818      	ldrb	r0, [r3, #0]
 8010f3e:	687b      	ldr	r3, [r7, #4]
 8010f40:	791b      	ldrb	r3, [r3, #4]
 8010f42:	b25b      	sxtb	r3, r3
 8010f44:	4a5b      	ldr	r2, [pc, #364]	; (80110b4 <LoRaMacMlmeRequest+0x284>)
 8010f46:	f8d2 4484 	ldr.w	r4, [r2, #1156]	; 0x484
 8010f4a:	2201      	movs	r2, #1
 8010f4c:	4619      	mov	r1, r3
 8010f4e:	f002 fbde 	bl	801370e <RegionAlternateDr>
 8010f52:	4603      	mov	r3, r0
 8010f54:	f884 3085 	strb.w	r3, [r4, #133]	; 0x85
            }
            break;
 8010f58:	e07b      	b.n	8011052 <LoRaMacMlmeRequest+0x222>
        }
        case MLME_LINK_CHECK:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8010f5a:	2300      	movs	r3, #0
 8010f5c:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_LINK_CHECK_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8010f5e:	f107 030c 	add.w	r3, r7, #12
 8010f62:	2200      	movs	r2, #0
 8010f64:	4619      	mov	r1, r3
 8010f66:	2002      	movs	r0, #2
 8010f68:	f000 fce0 	bl	801192c <LoRaMacCommandsAddCmd>
 8010f6c:	4603      	mov	r3, r0
 8010f6e:	2b00      	cmp	r3, #0
 8010f70:	d071      	beq.n	8011056 <LoRaMacMlmeRequest+0x226>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010f72:	2313      	movs	r3, #19
 8010f74:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010f76:	e06e      	b.n	8011056 <LoRaMacMlmeRequest+0x226>
        }
        case MLME_TXCW:
        {
            status = SetTxContinuousWave( mlmeRequest->Req.TxCw.Timeout );
 8010f78:	687b      	ldr	r3, [r7, #4]
 8010f7a:	889b      	ldrh	r3, [r3, #4]
 8010f7c:	4618      	mov	r0, r3
 8010f7e:	f7fe faed 	bl	800f55c <SetTxContinuousWave>
 8010f82:	4603      	mov	r3, r0
 8010f84:	75fb      	strb	r3, [r7, #23]
            break;
 8010f86:	e06d      	b.n	8011064 <LoRaMacMlmeRequest+0x234>
        }
        case MLME_TXCW_1:
        {

            status = SetTxContinuousWave1( mlmeRequest->Req.TxCw.Timeout, mlmeRequest->Req.TxCw.Frequency, mlmeRequest->Req.TxCw.Power );
 8010f88:	687b      	ldr	r3, [r7, #4]
 8010f8a:	8898      	ldrh	r0, [r3, #4]
 8010f8c:	687b      	ldr	r3, [r7, #4]
 8010f8e:	6899      	ldr	r1, [r3, #8]
 8010f90:	687b      	ldr	r3, [r7, #4]
 8010f92:	7b1b      	ldrb	r3, [r3, #12]
 8010f94:	461a      	mov	r2, r3
 8010f96:	f7fe fb1d 	bl	800f5d4 <SetTxContinuousWave1>
 8010f9a:	4603      	mov	r3, r0
 8010f9c:	75fb      	strb	r3, [r7, #23]
            break;
 8010f9e:	e061      	b.n	8011064 <LoRaMacMlmeRequest+0x234>
        }
        case MLME_DEVICE_TIME:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8010fa0:	2300      	movs	r3, #0
 8010fa2:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_DEVICE_TIME_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8010fa4:	f107 030c 	add.w	r3, r7, #12
 8010fa8:	2200      	movs	r2, #0
 8010faa:	4619      	mov	r1, r3
 8010fac:	200d      	movs	r0, #13
 8010fae:	f000 fcbd 	bl	801192c <LoRaMacCommandsAddCmd>
 8010fb2:	4603      	mov	r3, r0
 8010fb4:	2b00      	cmp	r3, #0
 8010fb6:	d050      	beq.n	801105a <LoRaMacMlmeRequest+0x22a>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010fb8:	2313      	movs	r3, #19
 8010fba:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8010fbc:	e04d      	b.n	801105a <LoRaMacMlmeRequest+0x22a>
        }
        case MLME_PING_SLOT_INFO:
        {
            if( MacCtx.NvmCtx->DeviceClass == CLASS_A )
 8010fbe:	4b3d      	ldr	r3, [pc, #244]	; (80110b4 <LoRaMacMlmeRequest+0x284>)
 8010fc0:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8010fc4:	f893 307c 	ldrb.w	r3, [r3, #124]	; 0x7c
 8010fc8:	2b00      	cmp	r3, #0
 8010fca:	d148      	bne.n	801105e <LoRaMacMlmeRequest+0x22e>
            {
                uint8_t value = mlmeRequest->Req.PingSlotInfo.PingSlot.Value;
 8010fcc:	687b      	ldr	r3, [r7, #4]
 8010fce:	791b      	ldrb	r3, [r3, #4]
 8010fd0:	75bb      	strb	r3, [r7, #22]

                // LoRaMac will send this command piggy-pack
                LoRaMacClassBSetPingSlotInfo( mlmeRequest->Req.PingSlotInfo.PingSlot.Fields.Periodicity );
 8010fd2:	687b      	ldr	r3, [r7, #4]
 8010fd4:	791b      	ldrb	r3, [r3, #4]
 8010fd6:	f3c3 0302 	ubfx	r3, r3, #0, #3
 8010fda:	b2db      	uxtb	r3, r3
 8010fdc:	4618      	mov	r0, r3
 8010fde:	f000 fad9 	bl	8011594 <LoRaMacClassBSetPingSlotInfo>
                macCmdPayload[0] = value;
 8010fe2:	7dbb      	ldrb	r3, [r7, #22]
 8010fe4:	733b      	strb	r3, [r7, #12]
                status = LORAMAC_STATUS_OK;
 8010fe6:	2300      	movs	r3, #0
 8010fe8:	75fb      	strb	r3, [r7, #23]
                if( LoRaMacCommandsAddCmd( MOTE_MAC_PING_SLOT_INFO_REQ, macCmdPayload, 1 ) != LORAMAC_COMMANDS_SUCCESS )
 8010fea:	f107 030c 	add.w	r3, r7, #12
 8010fee:	2201      	movs	r2, #1
 8010ff0:	4619      	mov	r1, r3
 8010ff2:	2010      	movs	r0, #16
 8010ff4:	f000 fc9a 	bl	801192c <LoRaMacCommandsAddCmd>
 8010ff8:	4603      	mov	r3, r0
 8010ffa:	2b00      	cmp	r3, #0
 8010ffc:	d02f      	beq.n	801105e <LoRaMacMlmeRequest+0x22e>
                {
                    status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 8010ffe:	2313      	movs	r3, #19
 8011000:	75fb      	strb	r3, [r7, #23]
                }
            }
            break;
 8011002:	e02c      	b.n	801105e <LoRaMacMlmeRequest+0x22e>
        }
        case MLME_BEACON_TIMING:
        {
            // LoRaMac will send this command piggy-pack
            status = LORAMAC_STATUS_OK;
 8011004:	2300      	movs	r3, #0
 8011006:	75fb      	strb	r3, [r7, #23]
            if( LoRaMacCommandsAddCmd( MOTE_MAC_BEACON_TIMING_REQ, macCmdPayload, 0 ) != LORAMAC_COMMANDS_SUCCESS )
 8011008:	f107 030c 	add.w	r3, r7, #12
 801100c:	2200      	movs	r2, #0
 801100e:	4619      	mov	r1, r3
 8011010:	2012      	movs	r0, #18
 8011012:	f000 fc8b 	bl	801192c <LoRaMacCommandsAddCmd>
 8011016:	4603      	mov	r3, r0
 8011018:	2b00      	cmp	r3, #0
 801101a:	d022      	beq.n	8011062 <LoRaMacMlmeRequest+0x232>
            {
                status = LORAMAC_STATUS_MAC_COMMAD_ERROR;
 801101c:	2313      	movs	r3, #19
 801101e:	75fb      	strb	r3, [r7, #23]
            }
            break;
 8011020:	e01f      	b.n	8011062 <LoRaMacMlmeRequest+0x232>
        }
        case MLME_BEACON_ACQUISITION:
        {
            // Apply the request
            queueElement.RestrictCommonReadyToHandle = true;
 8011022:	2301      	movs	r3, #1
 8011024:	74fb      	strb	r3, [r7, #19]

            if( LoRaMacClassBIsAcquisitionInProgress( ) == false )
 8011026:	f000 fa6b 	bl	8011500 <LoRaMacClassBIsAcquisitionInProgress>
 801102a:	4603      	mov	r3, r0
 801102c:	f083 0301 	eor.w	r3, r3, #1
 8011030:	b2db      	uxtb	r3, r3
 8011032:	2b00      	cmp	r3, #0
 8011034:	d008      	beq.n	8011048 <LoRaMacMlmeRequest+0x218>
            {
                // Start class B algorithm
                LoRaMacClassBSetBeaconState( BEACON_STATE_ACQUISITION );
 8011036:	2000      	movs	r0, #0
 8011038:	f000 fa44 	bl	80114c4 <LoRaMacClassBSetBeaconState>
                LoRaMacClassBBeaconTimerEvent( NULL );
 801103c:	2000      	movs	r0, #0
 801103e:	f000 fa66 	bl	801150e <LoRaMacClassBBeaconTimerEvent>

                status = LORAMAC_STATUS_OK;
 8011042:	2300      	movs	r3, #0
 8011044:	75fb      	strb	r3, [r7, #23]
            }
            else
            {
                status = LORAMAC_STATUS_BUSY;
            }
            break;
 8011046:	e00d      	b.n	8011064 <LoRaMacMlmeRequest+0x234>
                status = LORAMAC_STATUS_BUSY;
 8011048:	2301      	movs	r3, #1
 801104a:	75fb      	strb	r3, [r7, #23]
            break;
 801104c:	e00a      	b.n	8011064 <LoRaMacMlmeRequest+0x234>
        }
        default:
            break;
 801104e:	bf00      	nop
 8011050:	e008      	b.n	8011064 <LoRaMacMlmeRequest+0x234>
            break;
 8011052:	bf00      	nop
 8011054:	e006      	b.n	8011064 <LoRaMacMlmeRequest+0x234>
            break;
 8011056:	bf00      	nop
 8011058:	e004      	b.n	8011064 <LoRaMacMlmeRequest+0x234>
            break;
 801105a:	bf00      	nop
 801105c:	e002      	b.n	8011064 <LoRaMacMlmeRequest+0x234>
            break;
 801105e:	bf00      	nop
 8011060:	e000      	b.n	8011064 <LoRaMacMlmeRequest+0x234>
            break;
 8011062:	bf00      	nop
    }

    // Fill return structure
    mlmeRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8011064:	4b13      	ldr	r3, [pc, #76]	; (80110b4 <LoRaMacMlmeRequest+0x284>)
 8011066:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 801106a:	687b      	ldr	r3, [r7, #4]
 801106c:	611a      	str	r2, [r3, #16]

    if( status != LORAMAC_STATUS_OK )
 801106e:	7dfb      	ldrb	r3, [r7, #23]
 8011070:	2b00      	cmp	r3, #0
 8011072:	d010      	beq.n	8011096 <LoRaMacMlmeRequest+0x266>
    {
        if( LoRaMacConfirmQueueGetCnt( ) == 0 )
 8011074:	f001 f822 	bl	80120bc <LoRaMacConfirmQueueGetCnt>
 8011078:	4603      	mov	r3, r0
 801107a:	2b00      	cmp	r3, #0
 801107c:	d112      	bne.n	80110a4 <LoRaMacMlmeRequest+0x274>
        {
            MacCtx.NodeAckRequested = false;
 801107e:	4b0d      	ldr	r3, [pc, #52]	; (80110b4 <LoRaMacMlmeRequest+0x284>)
 8011080:	2200      	movs	r2, #0
 8011082:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
            MacCtx.MacFlags.Bits.MlmeReq = 0;
 8011086:	4a0b      	ldr	r2, [pc, #44]	; (80110b4 <LoRaMacMlmeRequest+0x284>)
 8011088:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 801108c:	f36f 0382 	bfc	r3, #2, #1
 8011090:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
 8011094:	e006      	b.n	80110a4 <LoRaMacMlmeRequest+0x274>
        }
    }
    else
    {
        LoRaMacConfirmQueueAdd( &queueElement );
 8011096:	f107 0310 	add.w	r3, r7, #16
 801109a:	4618      	mov	r0, r3
 801109c:	f000 fec4 	bl	8011e28 <LoRaMacConfirmQueueAdd>
        EventMacNvmCtxChanged( );
 80110a0:	f7fe fd06 	bl	800fab0 <EventMacNvmCtxChanged>
    }
    return status;
 80110a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80110a6:	4618      	mov	r0, r3
 80110a8:	371c      	adds	r7, #28
 80110aa:	46bd      	mov	sp, r7
 80110ac:	bd90      	pop	{r4, r7, pc}
 80110ae:	bf00      	nop
 80110b0:	20000950 	.word	0x20000950
 80110b4:	20000500 	.word	0x20000500

080110b8 <LoRaMacMcpsRequest>:

LoRaMacStatus_t LoRaMacMcpsRequest( McpsReq_t* mcpsRequest, bool allowDelayedTx )
{
 80110b8:	b580      	push	{r7, lr}
 80110ba:	b08c      	sub	sp, #48	; 0x30
 80110bc:	af02      	add	r7, sp, #8
 80110be:	6078      	str	r0, [r7, #4]
 80110c0:	460b      	mov	r3, r1
 80110c2:	70fb      	strb	r3, [r7, #3]
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    LoRaMacStatus_t status = LORAMAC_STATUS_SERVICE_UNKNOWN;
 80110c4:	2302      	movs	r3, #2
 80110c6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    LoRaMacHeader_t macHdr;
    VerifyParams_t verify;
    uint8_t fPort = 0;
 80110ca:	2300      	movs	r3, #0
 80110cc:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    void* fBuffer;
    uint16_t fBufferSize;
    int8_t datarate = DR_0;
 80110d0:	2300      	movs	r3, #0
 80110d2:	777b      	strb	r3, [r7, #29]
    bool readyToSend = false;
 80110d4:	2300      	movs	r3, #0
 80110d6:	773b      	strb	r3, [r7, #28]

    if( mcpsRequest == NULL )
 80110d8:	687b      	ldr	r3, [r7, #4]
 80110da:	2b00      	cmp	r3, #0
 80110dc:	d101      	bne.n	80110e2 <LoRaMacMcpsRequest+0x2a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 80110de:	2303      	movs	r3, #3
 80110e0:	e0e0      	b.n	80112a4 <LoRaMacMcpsRequest+0x1ec>
    }
    if( LoRaMacIsBusy( ) == true )
 80110e2:	f7fe fd33 	bl	800fb4c <LoRaMacIsBusy>
 80110e6:	4603      	mov	r3, r0
 80110e8:	2b00      	cmp	r3, #0
 80110ea:	d001      	beq.n	80110f0 <LoRaMacMcpsRequest+0x38>
    {
        return LORAMAC_STATUS_BUSY;
 80110ec:	2301      	movs	r3, #1
 80110ee:	e0d9      	b.n	80112a4 <LoRaMacMcpsRequest+0x1ec>
    }

    macHdr.Value = 0;
 80110f0:	2300      	movs	r3, #0
 80110f2:	733b      	strb	r3, [r7, #12]
    memset1( ( uint8_t* ) &MacCtx.McpsConfirm, 0, sizeof( MacCtx.McpsConfirm ) );
 80110f4:	2214      	movs	r2, #20
 80110f6:	2100      	movs	r1, #0
 80110f8:	486c      	ldr	r0, [pc, #432]	; (80112ac <LoRaMacMcpsRequest+0x1f4>)
 80110fa:	f004 fba5 	bl	8015848 <memset1>
    MacCtx.McpsConfirm.Status = LORAMAC_EVENT_INFO_STATUS_ERROR;
 80110fe:	4b6c      	ldr	r3, [pc, #432]	; (80112b0 <LoRaMacMcpsRequest+0x1f8>)
 8011100:	2201      	movs	r2, #1
 8011102:	f883 243d 	strb.w	r2, [r3, #1085]	; 0x43d

    // AckTimeoutRetriesCounter must be reset every time a new request (unconfirmed or confirmed) is performed.
    MacCtx.AckTimeoutRetriesCounter = 1;
 8011106:	4b6a      	ldr	r3, [pc, #424]	; (80112b0 <LoRaMacMcpsRequest+0x1f8>)
 8011108:	2201      	movs	r2, #1
 801110a:	f883 2412 	strb.w	r2, [r3, #1042]	; 0x412

    switch( mcpsRequest->Type )
 801110e:	687b      	ldr	r3, [r7, #4]
 8011110:	781b      	ldrb	r3, [r3, #0]
 8011112:	2b03      	cmp	r3, #3
 8011114:	d03d      	beq.n	8011192 <LoRaMacMcpsRequest+0xda>
 8011116:	2b03      	cmp	r3, #3
 8011118:	dc4f      	bgt.n	80111ba <LoRaMacMcpsRequest+0x102>
 801111a:	2b00      	cmp	r3, #0
 801111c:	d002      	beq.n	8011124 <LoRaMacMcpsRequest+0x6c>
 801111e:	2b01      	cmp	r3, #1
 8011120:	d019      	beq.n	8011156 <LoRaMacMcpsRequest+0x9e>
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
            datarate = mcpsRequest->Req.Proprietary.Datarate;
            break;
        }
        default:
            break;
 8011122:	e04a      	b.n	80111ba <LoRaMacMcpsRequest+0x102>
            readyToSend = true;
 8011124:	2301      	movs	r3, #1
 8011126:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 8011128:	4b61      	ldr	r3, [pc, #388]	; (80112b0 <LoRaMacMcpsRequest+0x1f8>)
 801112a:	2201      	movs	r2, #1
 801112c:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_UNCONFIRMED_UP;
 8011130:	7b3b      	ldrb	r3, [r7, #12]
 8011132:	2202      	movs	r2, #2
 8011134:	f362 1347 	bfi	r3, r2, #5, #3
 8011138:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Unconfirmed.fPort;
 801113a:	687b      	ldr	r3, [r7, #4]
 801113c:	791b      	ldrb	r3, [r3, #4]
 801113e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Unconfirmed.fBuffer;
 8011142:	687b      	ldr	r3, [r7, #4]
 8011144:	689b      	ldr	r3, [r3, #8]
 8011146:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Unconfirmed.fBufferSize;
 8011148:	687b      	ldr	r3, [r7, #4]
 801114a:	899b      	ldrh	r3, [r3, #12]
 801114c:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Unconfirmed.Datarate;
 801114e:	687b      	ldr	r3, [r7, #4]
 8011150:	7b9b      	ldrb	r3, [r3, #14]
 8011152:	777b      	strb	r3, [r7, #29]
            break;
 8011154:	e032      	b.n	80111bc <LoRaMacMcpsRequest+0x104>
            readyToSend = true;
 8011156:	2301      	movs	r3, #1
 8011158:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = MIN( mcpsRequest->Req.Confirmed.NbTrials, MAX_ACK_RETRIES );
 801115a:	687b      	ldr	r3, [r7, #4]
 801115c:	7bdb      	ldrb	r3, [r3, #15]
 801115e:	2b08      	cmp	r3, #8
 8011160:	bf28      	it	cs
 8011162:	2308      	movcs	r3, #8
 8011164:	b2da      	uxtb	r2, r3
 8011166:	4b52      	ldr	r3, [pc, #328]	; (80112b0 <LoRaMacMcpsRequest+0x1f8>)
 8011168:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_DATA_CONFIRMED_UP;
 801116c:	7b3b      	ldrb	r3, [r7, #12]
 801116e:	2204      	movs	r2, #4
 8011170:	f362 1347 	bfi	r3, r2, #5, #3
 8011174:	733b      	strb	r3, [r7, #12]
            fPort = mcpsRequest->Req.Confirmed.fPort;
 8011176:	687b      	ldr	r3, [r7, #4]
 8011178:	791b      	ldrb	r3, [r3, #4]
 801117a:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
            fBuffer = mcpsRequest->Req.Confirmed.fBuffer;
 801117e:	687b      	ldr	r3, [r7, #4]
 8011180:	689b      	ldr	r3, [r3, #8]
 8011182:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Confirmed.fBufferSize;
 8011184:	687b      	ldr	r3, [r7, #4]
 8011186:	899b      	ldrh	r3, [r3, #12]
 8011188:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Confirmed.Datarate;
 801118a:	687b      	ldr	r3, [r7, #4]
 801118c:	7b9b      	ldrb	r3, [r3, #14]
 801118e:	777b      	strb	r3, [r7, #29]
            break;
 8011190:	e014      	b.n	80111bc <LoRaMacMcpsRequest+0x104>
            readyToSend = true;
 8011192:	2301      	movs	r3, #1
 8011194:	773b      	strb	r3, [r7, #28]
            MacCtx.AckTimeoutRetries = 1;
 8011196:	4b46      	ldr	r3, [pc, #280]	; (80112b0 <LoRaMacMcpsRequest+0x1f8>)
 8011198:	2201      	movs	r2, #1
 801119a:	f883 2411 	strb.w	r2, [r3, #1041]	; 0x411
            macHdr.Bits.MType = FRAME_TYPE_PROPRIETARY;
 801119e:	7b3b      	ldrb	r3, [r7, #12]
 80111a0:	f043 03e0 	orr.w	r3, r3, #224	; 0xe0
 80111a4:	733b      	strb	r3, [r7, #12]
            fBuffer = mcpsRequest->Req.Proprietary.fBuffer;
 80111a6:	687b      	ldr	r3, [r7, #4]
 80111a8:	685b      	ldr	r3, [r3, #4]
 80111aa:	623b      	str	r3, [r7, #32]
            fBufferSize = mcpsRequest->Req.Proprietary.fBufferSize;
 80111ac:	687b      	ldr	r3, [r7, #4]
 80111ae:	891b      	ldrh	r3, [r3, #8]
 80111b0:	83fb      	strh	r3, [r7, #30]
            datarate = mcpsRequest->Req.Proprietary.Datarate;
 80111b2:	687b      	ldr	r3, [r7, #4]
 80111b4:	7a9b      	ldrb	r3, [r3, #10]
 80111b6:	777b      	strb	r3, [r7, #29]
            break;
 80111b8:	e000      	b.n	80111bc <LoRaMacMcpsRequest+0x104>
            break;
 80111ba:	bf00      	nop
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 80111bc:	2302      	movs	r3, #2
 80111be:	753b      	strb	r3, [r7, #20]
    getPhy.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 80111c0:	4b3b      	ldr	r3, [pc, #236]	; (80112b0 <LoRaMacMcpsRequest+0x1f8>)
 80111c2:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80111c6:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 80111ca:	75bb      	strb	r3, [r7, #22]
    phyParam = RegionGetPhyParam( MacCtx.NvmCtx->Region, &getPhy );
 80111cc:	4b38      	ldr	r3, [pc, #224]	; (80112b0 <LoRaMacMcpsRequest+0x1f8>)
 80111ce:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80111d2:	781b      	ldrb	r3, [r3, #0]
 80111d4:	f107 0214 	add.w	r2, r7, #20
 80111d8:	4611      	mov	r1, r2
 80111da:	4618      	mov	r0, r3
 80111dc:	f002 f960 	bl	80134a0 <RegionGetPhyParam>
 80111e0:	4603      	mov	r3, r0
 80111e2:	613b      	str	r3, [r7, #16]
    // Apply the minimum possible datarate.
    // Some regions have limitations for the minimum datarate.
    datarate = MAX( datarate, ( int8_t )phyParam.Value );
 80111e4:	693b      	ldr	r3, [r7, #16]
 80111e6:	b25b      	sxtb	r3, r3
 80111e8:	f997 201d 	ldrsb.w	r2, [r7, #29]
 80111ec:	4293      	cmp	r3, r2
 80111ee:	bfb8      	it	lt
 80111f0:	4613      	movlt	r3, r2
 80111f2:	777b      	strb	r3, [r7, #29]

    if( readyToSend == true )
 80111f4:	7f3b      	ldrb	r3, [r7, #28]
 80111f6:	2b00      	cmp	r3, #0
 80111f8:	d04d      	beq.n	8011296 <LoRaMacMcpsRequest+0x1de>
    {
        if( MacCtx.NvmCtx->AdrCtrlOn == false )
 80111fa:	4b2d      	ldr	r3, [pc, #180]	; (80112b0 <LoRaMacMcpsRequest+0x1f8>)
 80111fc:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8011200:	f893 307e 	ldrb.w	r3, [r3, #126]	; 0x7e
 8011204:	f083 0301 	eor.w	r3, r3, #1
 8011208:	b2db      	uxtb	r3, r3
 801120a:	2b00      	cmp	r3, #0
 801120c:	d01e      	beq.n	801124c <LoRaMacMcpsRequest+0x194>
        {
            verify.DatarateParams.Datarate = datarate;
 801120e:	7f7b      	ldrb	r3, [r7, #29]
 8011210:	723b      	strb	r3, [r7, #8]
            verify.DatarateParams.UplinkDwellTime = MacCtx.NvmCtx->MacParams.UplinkDwellTime;
 8011212:	4b27      	ldr	r3, [pc, #156]	; (80112b0 <LoRaMacMcpsRequest+0x1f8>)
 8011214:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8011218:	f893 30b8 	ldrb.w	r3, [r3, #184]	; 0xb8
 801121c:	72bb      	strb	r3, [r7, #10]

            if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_TX_DR ) == true )
 801121e:	4b24      	ldr	r3, [pc, #144]	; (80112b0 <LoRaMacMcpsRequest+0x1f8>)
 8011220:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 8011224:	781b      	ldrb	r3, [r3, #0]
 8011226:	f107 0108 	add.w	r1, r7, #8
 801122a:	2205      	movs	r2, #5
 801122c:	4618      	mov	r0, r3
 801122e:	f002 f986 	bl	801353e <RegionVerify>
 8011232:	4603      	mov	r3, r0
 8011234:	2b00      	cmp	r3, #0
 8011236:	d007      	beq.n	8011248 <LoRaMacMcpsRequest+0x190>
            {
                MacCtx.NvmCtx->MacParams.ChannelsDatarate = verify.DatarateParams.Datarate;
 8011238:	4b1d      	ldr	r3, [pc, #116]	; (80112b0 <LoRaMacMcpsRequest+0x1f8>)
 801123a:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 801123e:	f997 2008 	ldrsb.w	r2, [r7, #8]
 8011242:	f883 2085 	strb.w	r2, [r3, #133]	; 0x85
 8011246:	e001      	b.n	801124c <LoRaMacMcpsRequest+0x194>
            }
            else
            {
                return LORAMAC_STATUS_PARAMETER_INVALID;
 8011248:	2303      	movs	r3, #3
 801124a:	e02b      	b.n	80112a4 <LoRaMacMcpsRequest+0x1ec>
            }
        }

        status = Send( &macHdr, fPort, fBuffer, fBufferSize, allowDelayedTx );
 801124c:	8bfa      	ldrh	r2, [r7, #30]
 801124e:	f897 1026 	ldrb.w	r1, [r7, #38]	; 0x26
 8011252:	f107 000c 	add.w	r0, r7, #12
 8011256:	78fb      	ldrb	r3, [r7, #3]
 8011258:	9300      	str	r3, [sp, #0]
 801125a:	4613      	mov	r3, r2
 801125c:	6a3a      	ldr	r2, [r7, #32]
 801125e:	f7fd fa7d 	bl	800e75c <Send>
 8011262:	4603      	mov	r3, r0
 8011264:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
        if( status == LORAMAC_STATUS_OK )
 8011268:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801126c:	2b00      	cmp	r3, #0
 801126e:	d10e      	bne.n	801128e <LoRaMacMcpsRequest+0x1d6>
        {
            MacCtx.McpsConfirm.McpsRequest = mcpsRequest->Type;
 8011270:	687b      	ldr	r3, [r7, #4]
 8011272:	781a      	ldrb	r2, [r3, #0]
 8011274:	4b0e      	ldr	r3, [pc, #56]	; (80112b0 <LoRaMacMcpsRequest+0x1f8>)
 8011276:	f883 243c 	strb.w	r2, [r3, #1084]	; 0x43c
            MacCtx.MacFlags.Bits.McpsReq = 1;
 801127a:	4a0d      	ldr	r2, [pc, #52]	; (80112b0 <LoRaMacMcpsRequest+0x1f8>)
 801127c:	f892 3481 	ldrb.w	r3, [r2, #1153]	; 0x481
 8011280:	f043 0301 	orr.w	r3, r3, #1
 8011284:	f882 3481 	strb.w	r3, [r2, #1153]	; 0x481
            EventMacNvmCtxChanged( );
 8011288:	f7fe fc12 	bl	800fab0 <EventMacNvmCtxChanged>
 801128c:	e003      	b.n	8011296 <LoRaMacMcpsRequest+0x1de>
        }
        else
        {
            MacCtx.NodeAckRequested = false;
 801128e:	4b08      	ldr	r3, [pc, #32]	; (80112b0 <LoRaMacMcpsRequest+0x1f8>)
 8011290:	2200      	movs	r2, #0
 8011292:	f883 2414 	strb.w	r2, [r3, #1044]	; 0x414
        }
    }

    // Fill return structure
    mcpsRequest->ReqReturn.DutyCycleWaitTime = MacCtx.DutyCycleWaitTime;
 8011296:	4b06      	ldr	r3, [pc, #24]	; (80112b0 <LoRaMacMcpsRequest+0x1f8>)
 8011298:	f8d3 2488 	ldr.w	r2, [r3, #1160]	; 0x488
 801129c:	687b      	ldr	r3, [r7, #4]
 801129e:	611a      	str	r2, [r3, #16]

    return status;
 80112a0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80112a4:	4618      	mov	r0, r3
 80112a6:	3728      	adds	r7, #40	; 0x28
 80112a8:	46bd      	mov	sp, r7
 80112aa:	bd80      	pop	{r7, pc}
 80112ac:	2000093c 	.word	0x2000093c
 80112b0:	20000500 	.word	0x20000500

080112b4 <LoRaMacTestSetDutyCycleOn>:

void LoRaMacTestSetDutyCycleOn( bool enable )
{
 80112b4:	b580      	push	{r7, lr}
 80112b6:	b084      	sub	sp, #16
 80112b8:	af00      	add	r7, sp, #0
 80112ba:	4603      	mov	r3, r0
 80112bc:	71fb      	strb	r3, [r7, #7]
    VerifyParams_t verify;

    verify.DutyCycle = enable;
 80112be:	79fb      	ldrb	r3, [r7, #7]
 80112c0:	733b      	strb	r3, [r7, #12]

    if( RegionVerify( MacCtx.NvmCtx->Region, &verify, PHY_DUTY_CYCLE ) == true )
 80112c2:	4b0b      	ldr	r3, [pc, #44]	; (80112f0 <LoRaMacTestSetDutyCycleOn+0x3c>)
 80112c4:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80112c8:	781b      	ldrb	r3, [r3, #0]
 80112ca:	f107 010c 	add.w	r1, r7, #12
 80112ce:	220f      	movs	r2, #15
 80112d0:	4618      	mov	r0, r3
 80112d2:	f002 f934 	bl	801353e <RegionVerify>
 80112d6:	4603      	mov	r3, r0
 80112d8:	2b00      	cmp	r3, #0
 80112da:	d005      	beq.n	80112e8 <LoRaMacTestSetDutyCycleOn+0x34>
    {
        MacCtx.NvmCtx->DutyCycleOn = enable;
 80112dc:	4b04      	ldr	r3, [pc, #16]	; (80112f0 <LoRaMacTestSetDutyCycleOn+0x3c>)
 80112de:	f8d3 3484 	ldr.w	r3, [r3, #1156]	; 0x484
 80112e2:	79fa      	ldrb	r2, [r7, #7]
 80112e4:	f883 20c9 	strb.w	r2, [r3, #201]	; 0xc9
    }
}
 80112e8:	bf00      	nop
 80112ea:	3710      	adds	r7, #16
 80112ec:	46bd      	mov	sp, r7
 80112ee:	bd80      	pop	{r7, pc}
 80112f0:	20000500 	.word	0x20000500

080112f4 <CalcNextV10X>:

#include "Region.h"
#include "LoRaMacAdr.h"

static bool CalcNextV10X( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 80112f4:	b580      	push	{r7, lr}
 80112f6:	b08a      	sub	sp, #40	; 0x28
 80112f8:	af00      	add	r7, sp, #0
 80112fa:	60f8      	str	r0, [r7, #12]
 80112fc:	60b9      	str	r1, [r7, #8]
 80112fe:	607a      	str	r2, [r7, #4]
 8011300:	603b      	str	r3, [r7, #0]
    bool adrAckReq = false;
 8011302:	2300      	movs	r3, #0
 8011304:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    int8_t datarate = adrNext->Datarate;
 8011308:	68fb      	ldr	r3, [r7, #12]
 801130a:	7c1b      	ldrb	r3, [r3, #16]
 801130c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
    int8_t txPower = adrNext->TxPower;
 8011310:	68fb      	ldr	r3, [r7, #12]
 8011312:	7c5b      	ldrb	r3, [r3, #17]
 8011314:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    int8_t minTxDatarate;
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;

    // Report back the adr ack counter
    *adrAckCounter = adrNext->AdrAckCounter;
 8011318:	68fb      	ldr	r3, [r7, #12]
 801131a:	689a      	ldr	r2, [r3, #8]
 801131c:	683b      	ldr	r3, [r7, #0]
 801131e:	601a      	str	r2, [r3, #0]

    if( adrNext->AdrEnabled == true )
 8011320:	68fb      	ldr	r3, [r7, #12]
 8011322:	795b      	ldrb	r3, [r3, #5]
 8011324:	2b00      	cmp	r3, #0
 8011326:	f000 8085 	beq.w	8011434 <CalcNextV10X+0x140>
    {
        // Query minimum TX Datarate
        getPhy.Attribute = PHY_MIN_TX_DR;
 801132a:	2302      	movs	r3, #2
 801132c:	773b      	strb	r3, [r7, #28]
        getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 801132e:	68fb      	ldr	r3, [r7, #12]
 8011330:	7c9b      	ldrb	r3, [r3, #18]
 8011332:	77bb      	strb	r3, [r7, #30]
        phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 8011334:	68fb      	ldr	r3, [r7, #12]
 8011336:	7cdb      	ldrb	r3, [r3, #19]
 8011338:	f107 021c 	add.w	r2, r7, #28
 801133c:	4611      	mov	r1, r2
 801133e:	4618      	mov	r0, r3
 8011340:	f002 f8ae 	bl	80134a0 <RegionGetPhyParam>
 8011344:	4603      	mov	r3, r0
 8011346:	61bb      	str	r3, [r7, #24]
        minTxDatarate = phyParam.Value;
 8011348:	69bb      	ldr	r3, [r7, #24]
 801134a:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
        datarate = MAX( datarate, minTxDatarate );
 801134e:	f997 2024 	ldrsb.w	r2, [r7, #36]	; 0x24
 8011352:	f997 3026 	ldrsb.w	r3, [r7, #38]	; 0x26
 8011356:	4293      	cmp	r3, r2
 8011358:	bfb8      	it	lt
 801135a:	4613      	movlt	r3, r2
 801135c:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

        if( datarate == minTxDatarate )
 8011360:	f997 2026 	ldrsb.w	r2, [r7, #38]	; 0x26
 8011364:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 8011368:	429a      	cmp	r2, r3
 801136a:	d106      	bne.n	801137a <CalcNextV10X+0x86>
        {
            *adrAckCounter = 0;
 801136c:	683b      	ldr	r3, [r7, #0]
 801136e:	2200      	movs	r2, #0
 8011370:	601a      	str	r2, [r3, #0]
            adrAckReq = false;
 8011372:	2300      	movs	r3, #0
 8011374:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8011378:	e05c      	b.n	8011434 <CalcNextV10X+0x140>
        }
        else
        {
            if( adrNext->AdrAckCounter >=  adrNext->AdrAckLimit )
 801137a:	68fb      	ldr	r3, [r7, #12]
 801137c:	689b      	ldr	r3, [r3, #8]
 801137e:	68fa      	ldr	r2, [r7, #12]
 8011380:	8992      	ldrh	r2, [r2, #12]
 8011382:	4293      	cmp	r3, r2
 8011384:	d303      	bcc.n	801138e <CalcNextV10X+0x9a>
            {
                adrAckReq = true;
 8011386:	2301      	movs	r3, #1
 8011388:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 801138c:	e002      	b.n	8011394 <CalcNextV10X+0xa0>
            }
            else
            {
                adrAckReq = false;
 801138e:	2300      	movs	r3, #0
 8011390:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            }
            if( adrNext->AdrAckCounter >= ( adrNext->AdrAckLimit + adrNext->AdrAckDelay ) )
 8011394:	68fb      	ldr	r3, [r7, #12]
 8011396:	689b      	ldr	r3, [r3, #8]
 8011398:	68fa      	ldr	r2, [r7, #12]
 801139a:	8992      	ldrh	r2, [r2, #12]
 801139c:	4611      	mov	r1, r2
 801139e:	68fa      	ldr	r2, [r7, #12]
 80113a0:	89d2      	ldrh	r2, [r2, #14]
 80113a2:	440a      	add	r2, r1
 80113a4:	4293      	cmp	r3, r2
 80113a6:	d345      	bcc.n	8011434 <CalcNextV10X+0x140>
            {
                // Set TX Power to maximum
                getPhy.Attribute = PHY_MAX_TX_POWER;
 80113a8:	2308      	movs	r3, #8
 80113aa:	773b      	strb	r3, [r7, #28]
                phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 80113ac:	68fb      	ldr	r3, [r7, #12]
 80113ae:	7cdb      	ldrb	r3, [r3, #19]
 80113b0:	f107 021c 	add.w	r2, r7, #28
 80113b4:	4611      	mov	r1, r2
 80113b6:	4618      	mov	r0, r3
 80113b8:	f002 f872 	bl	80134a0 <RegionGetPhyParam>
 80113bc:	4603      	mov	r3, r0
 80113be:	61bb      	str	r3, [r7, #24]
                txPower = phyParam.Value;
 80113c0:	69bb      	ldr	r3, [r7, #24]
 80113c2:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25

                if( ( adrNext->AdrAckCounter % adrNext->AdrAckDelay ) == 1 )
 80113c6:	68fb      	ldr	r3, [r7, #12]
 80113c8:	689b      	ldr	r3, [r3, #8]
 80113ca:	68fa      	ldr	r2, [r7, #12]
 80113cc:	89d2      	ldrh	r2, [r2, #14]
 80113ce:	fbb3 f1f2 	udiv	r1, r3, r2
 80113d2:	fb02 f201 	mul.w	r2, r2, r1
 80113d6:	1a9b      	subs	r3, r3, r2
 80113d8:	2b01      	cmp	r3, #1
 80113da:	d12b      	bne.n	8011434 <CalcNextV10X+0x140>
                {
                    // Decrease the datarate
                    getPhy.Attribute = PHY_NEXT_LOWER_TX_DR;
 80113dc:	2322      	movs	r3, #34	; 0x22
 80113de:	773b      	strb	r3, [r7, #28]
                    getPhy.Datarate = datarate;
 80113e0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 80113e4:	777b      	strb	r3, [r7, #29]
                    getPhy.UplinkDwellTime = adrNext->UplinkDwellTime;
 80113e6:	68fb      	ldr	r3, [r7, #12]
 80113e8:	7c9b      	ldrb	r3, [r3, #18]
 80113ea:	77bb      	strb	r3, [r7, #30]
                    phyParam = RegionGetPhyParam( adrNext->Region, &getPhy );
 80113ec:	68fb      	ldr	r3, [r7, #12]
 80113ee:	7cdb      	ldrb	r3, [r3, #19]
 80113f0:	f107 021c 	add.w	r2, r7, #28
 80113f4:	4611      	mov	r1, r2
 80113f6:	4618      	mov	r0, r3
 80113f8:	f002 f852 	bl	80134a0 <RegionGetPhyParam>
 80113fc:	4603      	mov	r3, r0
 80113fe:	61bb      	str	r3, [r7, #24]
                    datarate = phyParam.Value;
 8011400:	69bb      	ldr	r3, [r7, #24]
 8011402:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26

                    if( datarate == minTxDatarate )
 8011406:	f997 2026 	ldrsb.w	r2, [r7, #38]	; 0x26
 801140a:	f997 3024 	ldrsb.w	r3, [r7, #36]	; 0x24
 801140e:	429a      	cmp	r2, r3
 8011410:	d110      	bne.n	8011434 <CalcNextV10X+0x140>
                    {
                        // We must set adrAckReq to false as soon as we reach the lowest datarate
                        adrAckReq = false;
 8011412:	2300      	movs	r3, #0
 8011414:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
                        if( adrNext->UpdateChanMask == true )
 8011418:	68fb      	ldr	r3, [r7, #12]
 801141a:	791b      	ldrb	r3, [r3, #4]
 801141c:	2b00      	cmp	r3, #0
 801141e:	d009      	beq.n	8011434 <CalcNextV10X+0x140>
                        {
                            InitDefaultsParams_t params;
                            params.Type = INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS;
 8011420:	2302      	movs	r3, #2
 8011422:	753b      	strb	r3, [r7, #20]
                            RegionInitDefaults( adrNext->Region, &params );
 8011424:	68fb      	ldr	r3, [r7, #12]
 8011426:	7cdb      	ldrb	r3, [r3, #19]
 8011428:	f107 0210 	add.w	r2, r7, #16
 801142c:	4611      	mov	r1, r2
 801142e:	4618      	mov	r0, r3
 8011430:	f002 f860 	bl	80134f4 <RegionInitDefaults>
                }
            }
        }
    }

    *drOut = datarate;
 8011434:	68bb      	ldr	r3, [r7, #8]
 8011436:	f897 2026 	ldrb.w	r2, [r7, #38]	; 0x26
 801143a:	701a      	strb	r2, [r3, #0]
    *txPowOut = txPower;
 801143c:	687b      	ldr	r3, [r7, #4]
 801143e:	f897 2025 	ldrb.w	r2, [r7, #37]	; 0x25
 8011442:	701a      	strb	r2, [r3, #0]
    return adrAckReq;
 8011444:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8011448:	4618      	mov	r0, r3
 801144a:	3728      	adds	r7, #40	; 0x28
 801144c:	46bd      	mov	sp, r7
 801144e:	bd80      	pop	{r7, pc}

08011450 <LoRaMacAdrCalcNext>:
 * \param [OUT] adrAckCounter The calculated ADR acknowledgement counter.
 *
 * \retval Returns true, if an ADR request should be performed.
 */
bool LoRaMacAdrCalcNext( CalcNextAdrParams_t* adrNext, int8_t* drOut, int8_t* txPowOut, uint32_t* adrAckCounter )
{
 8011450:	b580      	push	{r7, lr}
 8011452:	b084      	sub	sp, #16
 8011454:	af00      	add	r7, sp, #0
 8011456:	60f8      	str	r0, [r7, #12]
 8011458:	60b9      	str	r1, [r7, #8]
 801145a:	607a      	str	r2, [r7, #4]
 801145c:	603b      	str	r3, [r7, #0]
    if( adrNext->Version.Fields.Minor == 0 )
 801145e:	68fb      	ldr	r3, [r7, #12]
 8011460:	789b      	ldrb	r3, [r3, #2]
 8011462:	2b00      	cmp	r3, #0
 8011464:	d107      	bne.n	8011476 <LoRaMacAdrCalcNext+0x26>
    {
        return CalcNextV10X( adrNext, drOut, txPowOut, adrAckCounter );
 8011466:	683b      	ldr	r3, [r7, #0]
 8011468:	687a      	ldr	r2, [r7, #4]
 801146a:	68b9      	ldr	r1, [r7, #8]
 801146c:	68f8      	ldr	r0, [r7, #12]
 801146e:	f7ff ff41 	bl	80112f4 <CalcNextV10X>
 8011472:	4603      	mov	r3, r0
 8011474:	e000      	b.n	8011478 <LoRaMacAdrCalcNext+0x28>
    }
    return false;
 8011476:	2300      	movs	r3, #0
}
 8011478:	4618      	mov	r0, r3
 801147a:	3710      	adds	r7, #16
 801147c:	46bd      	mov	sp, r7
 801147e:	bd80      	pop	{r7, pc}

08011480 <LoRaMacClassBInit>:
}

#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBInit( LoRaMacClassBParams_t *classBParams, LoRaMacClassBCallback_t *callbacks, LoRaMacClassBNvmEvent classBNvmCtxChanged )
{
 8011480:	b480      	push	{r7}
 8011482:	b085      	sub	sp, #20
 8011484:	af00      	add	r7, sp, #0
 8011486:	60f8      	str	r0, [r7, #12]
 8011488:	60b9      	str	r1, [r7, #8]
 801148a:	607a      	str	r2, [r7, #4]
    TimerInit( &Ctx.PingSlotTimer, LoRaMacClassBPingSlotTimerEvent );
    TimerInit( &Ctx.MulticastSlotTimer, LoRaMacClassBMulticastSlotTimerEvent );

    InitClassB( );
#endif // LORAMAC_CLASSB_ENABLED
}
 801148c:	bf00      	nop
 801148e:	3714      	adds	r7, #20
 8011490:	46bd      	mov	sp, r7
 8011492:	bc80      	pop	{r7}
 8011494:	4770      	bx	lr

08011496 <LoRaMacClassBRestoreNvmCtx>:

bool LoRaMacClassBRestoreNvmCtx( void* classBNvmCtx )
{
 8011496:	b480      	push	{r7}
 8011498:	b083      	sub	sp, #12
 801149a:	af00      	add	r7, sp, #0
 801149c:	6078      	str	r0, [r7, #4]
    else
    {
        return false;
    }
#else
    return true;
 801149e:	2301      	movs	r3, #1
#endif // LORAMAC_CLASSB_ENABLED
}
 80114a0:	4618      	mov	r0, r3
 80114a2:	370c      	adds	r7, #12
 80114a4:	46bd      	mov	sp, r7
 80114a6:	bc80      	pop	{r7}
 80114a8:	4770      	bx	lr

080114aa <LoRaMacClassBGetNvmCtx>:

void* LoRaMacClassBGetNvmCtx( size_t* classBNvmCtxSize )
{
 80114aa:	b480      	push	{r7}
 80114ac:	b083      	sub	sp, #12
 80114ae:	af00      	add	r7, sp, #0
 80114b0:	6078      	str	r0, [r7, #4]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    *classBNvmCtxSize = sizeof( NvmCtx );
    return &NvmCtx;
#else
    *classBNvmCtxSize = 0;
 80114b2:	687b      	ldr	r3, [r7, #4]
 80114b4:	2200      	movs	r2, #0
 80114b6:	601a      	str	r2, [r3, #0]
    return NULL;
 80114b8:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 80114ba:	4618      	mov	r0, r3
 80114bc:	370c      	adds	r7, #12
 80114be:	46bd      	mov	sp, r7
 80114c0:	bc80      	pop	{r7}
 80114c2:	4770      	bx	lr

080114c4 <LoRaMacClassBSetBeaconState>:

void LoRaMacClassBSetBeaconState( BeaconState_t beaconState )
{
 80114c4:	b480      	push	{r7}
 80114c6:	b083      	sub	sp, #12
 80114c8:	af00      	add	r7, sp, #0
 80114ca:	4603      	mov	r3, r0
 80114cc:	71fb      	strb	r3, [r7, #7]
            Ctx.BeaconState = beaconState;
        }
    }
    Ctx.NvmCtx->BeaconCtx.BeaconState = Ctx.BeaconState;
#endif // LORAMAC_CLASSB_ENABLED
}
 80114ce:	bf00      	nop
 80114d0:	370c      	adds	r7, #12
 80114d2:	46bd      	mov	sp, r7
 80114d4:	bc80      	pop	{r7}
 80114d6:	4770      	bx	lr

080114d8 <LoRaMacClassBSetPingSlotState>:

void LoRaMacClassBSetPingSlotState( PingSlotState_t pingSlotState )
{
 80114d8:	b480      	push	{r7}
 80114da:	b083      	sub	sp, #12
 80114dc:	af00      	add	r7, sp, #0
 80114de:	4603      	mov	r3, r0
 80114e0:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.PingSlotState = pingSlotState;
#endif // LORAMAC_CLASSB_ENABLED
}
 80114e2:	bf00      	nop
 80114e4:	370c      	adds	r7, #12
 80114e6:	46bd      	mov	sp, r7
 80114e8:	bc80      	pop	{r7}
 80114ea:	4770      	bx	lr

080114ec <LoRaMacClassBSetMulticastSlotState>:

void LoRaMacClassBSetMulticastSlotState( PingSlotState_t multicastSlotState )
{
 80114ec:	b480      	push	{r7}
 80114ee:	b083      	sub	sp, #12
 80114f0:	af00      	add	r7, sp, #0
 80114f2:	4603      	mov	r3, r0
 80114f4:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.MulticastSlotState = multicastSlotState;
#endif // LORAMAC_CLASSB_ENABLED
}
 80114f6:	bf00      	nop
 80114f8:	370c      	adds	r7, #12
 80114fa:	46bd      	mov	sp, r7
 80114fc:	bc80      	pop	{r7}
 80114fe:	4770      	bx	lr

08011500 <LoRaMacClassBIsAcquisitionInProgress>:

bool LoRaMacClassBIsAcquisitionInProgress( void )
{
 8011500:	b480      	push	{r7}
 8011502:	af00      	add	r7, sp, #0
        // searches for a beacon.
        return true;
    }
    return false;
#else
    return false;
 8011504:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8011506:	4618      	mov	r0, r3
 8011508:	46bd      	mov	sp, r7
 801150a:	bc80      	pop	{r7}
 801150c:	4770      	bx	lr

0801150e <LoRaMacClassBBeaconTimerEvent>:

void LoRaMacClassBBeaconTimerEvent( void* context )
{
 801150e:	b480      	push	{r7}
 8011510:	b083      	sub	sp, #12
 8011512:	af00      	add	r7, sp, #0
 8011514:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8011516:	bf00      	nop
 8011518:	370c      	adds	r7, #12
 801151a:	46bd      	mov	sp, r7
 801151c:	bc80      	pop	{r7}
 801151e:	4770      	bx	lr

08011520 <LoRaMacClassBPingSlotTimerEvent>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBPingSlotTimerEvent( void* context )
{
 8011520:	b480      	push	{r7}
 8011522:	b083      	sub	sp, #12
 8011524:	af00      	add	r7, sp, #0
 8011526:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8011528:	bf00      	nop
 801152a:	370c      	adds	r7, #12
 801152c:	46bd      	mov	sp, r7
 801152e:	bc80      	pop	{r7}
 8011530:	4770      	bx	lr

08011532 <LoRaMacClassBMulticastSlotTimerEvent>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

void LoRaMacClassBMulticastSlotTimerEvent( void* context )
{
 8011532:	b480      	push	{r7}
 8011534:	b083      	sub	sp, #12
 8011536:	af00      	add	r7, sp, #0
 8011538:	6078      	str	r0, [r7, #4]
    if( Ctx.LoRaMacClassBCallbacks.MacProcessNotify != NULL )
    {
        Ctx.LoRaMacClassBCallbacks.MacProcessNotify( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 801153a:	bf00      	nop
 801153c:	370c      	adds	r7, #12
 801153e:	46bd      	mov	sp, r7
 8011540:	bc80      	pop	{r7}
 8011542:	4770      	bx	lr

08011544 <LoRaMacClassBRxBeacon>:
    }
}
#endif // LORAMAC_CLASSB_ENABLED

bool LoRaMacClassBRxBeacon( uint8_t *payload, uint16_t size )
{
 8011544:	b480      	push	{r7}
 8011546:	b083      	sub	sp, #12
 8011548:	af00      	add	r7, sp, #0
 801154a:	6078      	str	r0, [r7, #4]
 801154c:	460b      	mov	r3, r1
 801154e:	807b      	strh	r3, [r7, #2]
        // valid beacon has been received.
        beaconProcessed = true;
    }
    return beaconProcessed;
#else
    return false;
 8011550:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8011552:	4618      	mov	r0, r3
 8011554:	370c      	adds	r7, #12
 8011556:	46bd      	mov	sp, r7
 8011558:	bc80      	pop	{r7}
 801155a:	4770      	bx	lr

0801155c <LoRaMacClassBIsBeaconExpected>:

bool LoRaMacClassBIsBeaconExpected( void )
{
 801155c:	b480      	push	{r7}
 801155e:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 8011560:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8011562:	4618      	mov	r0, r3
 8011564:	46bd      	mov	sp, r7
 8011566:	bc80      	pop	{r7}
 8011568:	4770      	bx	lr

0801156a <LoRaMacClassBIsPingExpected>:

bool LoRaMacClassBIsPingExpected( void )
{
 801156a:	b480      	push	{r7}
 801156c:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 801156e:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8011570:	4618      	mov	r0, r3
 8011572:	46bd      	mov	sp, r7
 8011574:	bc80      	pop	{r7}
 8011576:	4770      	bx	lr

08011578 <LoRaMacClassBIsMulticastExpected>:

bool LoRaMacClassBIsMulticastExpected( void )
{
 8011578:	b480      	push	{r7}
 801157a:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 801157c:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 801157e:	4618      	mov	r0, r3
 8011580:	46bd      	mov	sp, r7
 8011582:	bc80      	pop	{r7}
 8011584:	4770      	bx	lr

08011586 <LoRaMacClassBIsBeaconModeActive>:
    return false;
#endif // LORAMAC_CLASSB_ENABLED
}

bool LoRaMacClassBIsBeaconModeActive( void )
{
 8011586:	b480      	push	{r7}
 8011588:	af00      	add	r7, sp, #0
    {
        return true;
    }
    return false;
#else
    return false;
 801158a:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 801158c:	4618      	mov	r0, r3
 801158e:	46bd      	mov	sp, r7
 8011590:	bc80      	pop	{r7}
 8011592:	4770      	bx	lr

08011594 <LoRaMacClassBSetPingSlotInfo>:

void LoRaMacClassBSetPingSlotInfo( uint8_t periodicity )
{
 8011594:	b480      	push	{r7}
 8011596:	b083      	sub	sp, #12
 8011598:	af00      	add	r7, sp, #0
 801159a:	4603      	mov	r3, r0
 801159c:	71fb      	strb	r3, [r7, #7]
#if ( LORAMAC_CLASSB_ENABLED == 1 )
    Ctx.NvmCtx->PingSlotCtx.PingNb = CalcPingNb( periodicity );
    Ctx.NvmCtx->PingSlotCtx.PingPeriod = CalcPingPeriod( Ctx.NvmCtx->PingSlotCtx.PingNb );
    NvmContextChange( );
#endif // LORAMAC_CLASSB_ENABLED
}
 801159e:	bf00      	nop
 80115a0:	370c      	adds	r7, #12
 80115a2:	46bd      	mov	sp, r7
 80115a4:	bc80      	pop	{r7}
 80115a6:	4770      	bx	lr

080115a8 <LoRaMacClassBHaltBeaconing>:

void LoRaMacClassBHaltBeaconing( void )
{
 80115a8:	b480      	push	{r7}
 80115aa:	af00      	add	r7, sp, #0

        // Halt ping and multicast slot state machines
        LoRaMacClassBStopRxSlots( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 80115ac:	bf00      	nop
 80115ae:	46bd      	mov	sp, r7
 80115b0:	bc80      	pop	{r7}
 80115b2:	4770      	bx	lr

080115b4 <LoRaMacClassBResumeBeaconing>:

void LoRaMacClassBResumeBeaconing( void )
{
 80115b4:	b480      	push	{r7}
 80115b6:	af00      	add	r7, sp, #0

        Ctx.NvmCtx->BeaconCtx.BeaconState = Ctx.BeaconState;
        LoRaMacClassBBeaconTimerEvent( NULL );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 80115b8:	bf00      	nop
 80115ba:	46bd      	mov	sp, r7
 80115bc:	bc80      	pop	{r7}
 80115be:	4770      	bx	lr

080115c0 <LoRaMacClassBSwitchClass>:

LoRaMacStatus_t LoRaMacClassBSwitchClass( DeviceClass_t nextClass )
{
 80115c0:	b480      	push	{r7}
 80115c2:	b083      	sub	sp, #12
 80115c4:	af00      	add	r7, sp, #0
 80115c6:	4603      	mov	r3, r0
 80115c8:	71fb      	strb	r3, [r7, #7]

        return LORAMAC_STATUS_OK;
    }
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80115ca:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 80115cc:	4618      	mov	r0, r3
 80115ce:	370c      	adds	r7, #12
 80115d0:	46bd      	mov	sp, r7
 80115d2:	bc80      	pop	{r7}
 80115d4:	4770      	bx	lr

080115d6 <LoRaMacClassBMibGetRequestConfirm>:

LoRaMacStatus_t LoRaMacClassBMibGetRequestConfirm( MibRequestConfirm_t *mibGet )
{
 80115d6:	b480      	push	{r7}
 80115d8:	b083      	sub	sp, #12
 80115da:	af00      	add	r7, sp, #0
 80115dc:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80115de:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 80115e0:	4618      	mov	r0, r3
 80115e2:	370c      	adds	r7, #12
 80115e4:	46bd      	mov	sp, r7
 80115e6:	bc80      	pop	{r7}
 80115e8:	4770      	bx	lr

080115ea <LoRaMacMibClassBSetRequestConfirm>:

LoRaMacStatus_t LoRaMacMibClassBSetRequestConfirm( MibRequestConfirm_t *mibSet )
{
 80115ea:	b480      	push	{r7}
 80115ec:	b083      	sub	sp, #12
 80115ee:	af00      	add	r7, sp, #0
 80115f0:	6078      	str	r0, [r7, #4]
            break;
        }
    }
    return status;
#else
    return LORAMAC_STATUS_SERVICE_UNKNOWN;
 80115f2:	2302      	movs	r3, #2
#endif // LORAMAC_CLASSB_ENABLED
}
 80115f4:	4618      	mov	r0, r3
 80115f6:	370c      	adds	r7, #12
 80115f8:	46bd      	mov	sp, r7
 80115fa:	bc80      	pop	{r7}
 80115fc:	4770      	bx	lr

080115fe <LoRaMacClassBPingSlotInfoAns>:

void LoRaMacClassBPingSlotInfoAns( void )
{
 80115fe:	b480      	push	{r7}
 8011600:	af00      	add	r7, sp, #0
        LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_PING_SLOT_INFO );
        Ctx.NvmCtx->PingSlotCtx.Ctrl.Assigned = 1;
        NvmContextChange( );
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8011602:	bf00      	nop
 8011604:	46bd      	mov	sp, r7
 8011606:	bc80      	pop	{r7}
 8011608:	4770      	bx	lr

0801160a <LoRaMacClassBPingSlotChannelReq>:

uint8_t LoRaMacClassBPingSlotChannelReq( uint8_t datarate, uint32_t frequency )
{
 801160a:	b480      	push	{r7}
 801160c:	b083      	sub	sp, #12
 801160e:	af00      	add	r7, sp, #0
 8011610:	4603      	mov	r3, r0
 8011612:	6039      	str	r1, [r7, #0]
 8011614:	71fb      	strb	r3, [r7, #7]
        NvmContextChange( );
    }

    return status;
#else
    return 0;
 8011616:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8011618:	4618      	mov	r0, r3
 801161a:	370c      	adds	r7, #12
 801161c:	46bd      	mov	sp, r7
 801161e:	bc80      	pop	{r7}
 8011620:	4770      	bx	lr

08011622 <LoRaMacClassBBeaconTimingAns>:

void LoRaMacClassBBeaconTimingAns( uint16_t beaconTimingDelay, uint8_t beaconTimingChannel, TimerTime_t lastRxDone )
{
 8011622:	b480      	push	{r7}
 8011624:	b083      	sub	sp, #12
 8011626:	af00      	add	r7, sp, #0
 8011628:	4603      	mov	r3, r0
 801162a:	603a      	str	r2, [r7, #0]
 801162c:	80fb      	strh	r3, [r7, #6]
 801162e:	460b      	mov	r3, r1
 8011630:	717b      	strb	r3, [r7, #5]

        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingDelay = Ctx.BeaconCtx.BeaconTimingDelay;
        Ctx.LoRaMacClassBParams.MlmeConfirm->BeaconTimingChannel = Ctx.BeaconCtx.BeaconTimingChannel;
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8011632:	bf00      	nop
 8011634:	370c      	adds	r7, #12
 8011636:	46bd      	mov	sp, r7
 8011638:	bc80      	pop	{r7}
 801163a:	4770      	bx	lr

0801163c <LoRaMacClassBDeviceTimeAns>:

void LoRaMacClassBDeviceTimeAns( void )
{
 801163c:	b480      	push	{r7}
 801163e:	af00      	add	r7, sp, #0
            Ctx.BeaconCtx.BeaconTime.SubSeconds = 0;
            LoRaMacConfirmQueueSetStatus( LORAMAC_EVENT_INFO_STATUS_OK, MLME_DEVICE_TIME );
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8011640:	bf00      	nop
 8011642:	46bd      	mov	sp, r7
 8011644:	bc80      	pop	{r7}
 8011646:	4770      	bx	lr

08011648 <LoRaMacClassBBeaconFreqReq>:

bool LoRaMacClassBBeaconFreqReq( uint32_t frequency )
{
 8011648:	b480      	push	{r7}
 801164a:	b083      	sub	sp, #12
 801164c:	af00      	add	r7, sp, #0
 801164e:	6078      	str	r0, [r7, #4]
        NvmContextChange( );
        return true;
    }
    return false;
#else
    return false;
 8011650:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8011652:	4618      	mov	r0, r3
 8011654:	370c      	adds	r7, #12
 8011656:	46bd      	mov	sp, r7
 8011658:	bc80      	pop	{r7}
 801165a:	4770      	bx	lr

0801165c <LoRaMacClassBIsUplinkCollision>:

TimerTime_t LoRaMacClassBIsUplinkCollision( TimerTime_t txTimeOnAir )
{
 801165c:	b480      	push	{r7}
 801165e:	b083      	sub	sp, #12
 8011660:	af00      	add	r7, sp, #0
 8011662:	6078      	str	r0, [r7, #4]
    {// Next beacon will be sent during the next uplink.
        return CLASSB_BEACON_RESERVED;
    }
    return 0;
#else
    return 0;
 8011664:	2300      	movs	r3, #0
#endif // LORAMAC_CLASSB_ENABLED
}
 8011666:	4618      	mov	r0, r3
 8011668:	370c      	adds	r7, #12
 801166a:	46bd      	mov	sp, r7
 801166c:	bc80      	pop	{r7}
 801166e:	4770      	bx	lr

08011670 <LoRaMacClassBStopRxSlots>:

void LoRaMacClassBStopRxSlots( void )
{
 8011670:	b480      	push	{r7}
 8011672:	af00      	add	r7, sp, #0
    CRITICAL_SECTION_BEGIN( );
    LoRaMacClassBEvents.Events.PingSlot = 0;
    LoRaMacClassBEvents.Events.MulticastSlot = 0;
    CRITICAL_SECTION_END( );
#endif // LORAMAC_CLASSB_ENABLED
}
 8011674:	bf00      	nop
 8011676:	46bd      	mov	sp, r7
 8011678:	bc80      	pop	{r7}
 801167a:	4770      	bx	lr

0801167c <LoRaMacClassBProcess>:
    }
#endif // LORAMAC_CLASSB_ENABLED
}

void LoRaMacClassBProcess( void )
{
 801167c:	b480      	push	{r7}
 801167e:	af00      	add	r7, sp, #0
        {
            LoRaMacClassBProcessMulticastSlot( );
        }
    }
#endif // LORAMAC_CLASSB_ENABLED
}
 8011680:	bf00      	nop
 8011682:	46bd      	mov	sp, r7
 8011684:	bc80      	pop	{r7}
 8011686:	4770      	bx	lr

08011688 <IsSlotFree>:
 *
 * \param[IN]     slot           - Slot to check
 * \retval                       - Status of the operation
 */
static bool IsSlotFree( const MacCommand_t* slot )
{
 8011688:	b480      	push	{r7}
 801168a:	b085      	sub	sp, #20
 801168c:	af00      	add	r7, sp, #0
 801168e:	6078      	str	r0, [r7, #4]
    uint8_t* mem = ( uint8_t* )slot;
 8011690:	687b      	ldr	r3, [r7, #4]
 8011692:	60bb      	str	r3, [r7, #8]

    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 8011694:	2300      	movs	r3, #0
 8011696:	81fb      	strh	r3, [r7, #14]
 8011698:	e00a      	b.n	80116b0 <IsSlotFree+0x28>
    {
        if( mem[size] != 0x00 )
 801169a:	89fb      	ldrh	r3, [r7, #14]
 801169c:	68ba      	ldr	r2, [r7, #8]
 801169e:	4413      	add	r3, r2
 80116a0:	781b      	ldrb	r3, [r3, #0]
 80116a2:	2b00      	cmp	r3, #0
 80116a4:	d001      	beq.n	80116aa <IsSlotFree+0x22>
        {
            return false;
 80116a6:	2300      	movs	r3, #0
 80116a8:	e006      	b.n	80116b8 <IsSlotFree+0x30>
    for( uint16_t size = 0; size < sizeof( MacCommand_t ); size++ )
 80116aa:	89fb      	ldrh	r3, [r7, #14]
 80116ac:	3301      	adds	r3, #1
 80116ae:	81fb      	strh	r3, [r7, #14]
 80116b0:	89fb      	ldrh	r3, [r7, #14]
 80116b2:	2b0f      	cmp	r3, #15
 80116b4:	d9f1      	bls.n	801169a <IsSlotFree+0x12>
        }
    }
    return true;
 80116b6:	2301      	movs	r3, #1
}
 80116b8:	4618      	mov	r0, r3
 80116ba:	3714      	adds	r7, #20
 80116bc:	46bd      	mov	sp, r7
 80116be:	bc80      	pop	{r7}
 80116c0:	4770      	bx	lr
	...

080116c4 <MallocNewMacCommandSlot>:
 * \brief Allocates a new MAC command memory slot
 *
 * \retval                       - Pointer to slot
 */
static MacCommand_t* MallocNewMacCommandSlot( void )
{
 80116c4:	b580      	push	{r7, lr}
 80116c6:	b082      	sub	sp, #8
 80116c8:	af00      	add	r7, sp, #0
    uint8_t itr = 0;
 80116ca:	2300      	movs	r3, #0
 80116cc:	71fb      	strb	r3, [r7, #7]

    while( IsSlotFree( ( const MacCommand_t* )&NvmCtx.MacCommandSlots[itr] ) == false )
 80116ce:	e007      	b.n	80116e0 <MallocNewMacCommandSlot+0x1c>
    {
        itr++;
 80116d0:	79fb      	ldrb	r3, [r7, #7]
 80116d2:	3301      	adds	r3, #1
 80116d4:	71fb      	strb	r3, [r7, #7]
        if( itr == NUM_OF_MAC_COMMANDS )
 80116d6:	79fb      	ldrb	r3, [r7, #7]
 80116d8:	2b0f      	cmp	r3, #15
 80116da:	d101      	bne.n	80116e0 <MallocNewMacCommandSlot+0x1c>
        {
            return NULL;
 80116dc:	2300      	movs	r3, #0
 80116de:	e012      	b.n	8011706 <MallocNewMacCommandSlot+0x42>
    while( IsSlotFree( ( const MacCommand_t* )&NvmCtx.MacCommandSlots[itr] ) == false )
 80116e0:	79fb      	ldrb	r3, [r7, #7]
 80116e2:	011b      	lsls	r3, r3, #4
 80116e4:	3308      	adds	r3, #8
 80116e6:	4a0a      	ldr	r2, [pc, #40]	; (8011710 <MallocNewMacCommandSlot+0x4c>)
 80116e8:	4413      	add	r3, r2
 80116ea:	4618      	mov	r0, r3
 80116ec:	f7ff ffcc 	bl	8011688 <IsSlotFree>
 80116f0:	4603      	mov	r3, r0
 80116f2:	f083 0301 	eor.w	r3, r3, #1
 80116f6:	b2db      	uxtb	r3, r3
 80116f8:	2b00      	cmp	r3, #0
 80116fa:	d1e9      	bne.n	80116d0 <MallocNewMacCommandSlot+0xc>
        }
    }

    return &NvmCtx.MacCommandSlots[itr];
 80116fc:	79fb      	ldrb	r3, [r7, #7]
 80116fe:	011b      	lsls	r3, r3, #4
 8011700:	3308      	adds	r3, #8
 8011702:	4a03      	ldr	r2, [pc, #12]	; (8011710 <MallocNewMacCommandSlot+0x4c>)
 8011704:	4413      	add	r3, r2
}
 8011706:	4618      	mov	r0, r3
 8011708:	3708      	adds	r7, #8
 801170a:	46bd      	mov	sp, r7
 801170c:	bd80      	pop	{r7, pc}
 801170e:	bf00      	nop
 8011710:	20000b38 	.word	0x20000b38

08011714 <FreeMacCommandSlot>:
 * \param[IN]     slot           - Slot to free
 *
 * \retval                       - Status of the operation
 */
static bool FreeMacCommandSlot( MacCommand_t* slot )
{
 8011714:	b580      	push	{r7, lr}
 8011716:	b082      	sub	sp, #8
 8011718:	af00      	add	r7, sp, #0
 801171a:	6078      	str	r0, [r7, #4]
    if( slot == NULL )
 801171c:	687b      	ldr	r3, [r7, #4]
 801171e:	2b00      	cmp	r3, #0
 8011720:	d101      	bne.n	8011726 <FreeMacCommandSlot+0x12>
    {
        return false;
 8011722:	2300      	movs	r3, #0
 8011724:	e005      	b.n	8011732 <FreeMacCommandSlot+0x1e>
    }

    memset1( ( uint8_t* )slot, 0x00, sizeof( MacCommand_t ) );
 8011726:	2210      	movs	r2, #16
 8011728:	2100      	movs	r1, #0
 801172a:	6878      	ldr	r0, [r7, #4]
 801172c:	f004 f88c 	bl	8015848 <memset1>

    return true;
 8011730:	2301      	movs	r3, #1
}
 8011732:	4618      	mov	r0, r3
 8011734:	3708      	adds	r7, #8
 8011736:	46bd      	mov	sp, r7
 8011738:	bd80      	pop	{r7, pc}

0801173a <LinkedListInit>:
 *
 * \param[IN]     list           - List that shall be initialized
 * \retval                       - Status of the operation
 */
static bool LinkedListInit( MacCommandsList_t* list )
{
 801173a:	b480      	push	{r7}
 801173c:	b083      	sub	sp, #12
 801173e:	af00      	add	r7, sp, #0
 8011740:	6078      	str	r0, [r7, #4]
    if( list == NULL )
 8011742:	687b      	ldr	r3, [r7, #4]
 8011744:	2b00      	cmp	r3, #0
 8011746:	d101      	bne.n	801174c <LinkedListInit+0x12>
    {
        return false;
 8011748:	2300      	movs	r3, #0
 801174a:	e006      	b.n	801175a <LinkedListInit+0x20>
    }

    list->First = NULL;
 801174c:	687b      	ldr	r3, [r7, #4]
 801174e:	2200      	movs	r2, #0
 8011750:	601a      	str	r2, [r3, #0]
    list->Last = NULL;
 8011752:	687b      	ldr	r3, [r7, #4]
 8011754:	2200      	movs	r2, #0
 8011756:	605a      	str	r2, [r3, #4]

    return true;
 8011758:	2301      	movs	r3, #1
}
 801175a:	4618      	mov	r0, r3
 801175c:	370c      	adds	r7, #12
 801175e:	46bd      	mov	sp, r7
 8011760:	bc80      	pop	{r7}
 8011762:	4770      	bx	lr

08011764 <LinkedListAdd>:
 * \param[IN]     list           - List where the element shall be added.
 * \param[IN]     element        - Element to add
 * \retval                       - Status of the operation
 */
static bool LinkedListAdd( MacCommandsList_t* list, MacCommand_t* element )
{
 8011764:	b480      	push	{r7}
 8011766:	b083      	sub	sp, #12
 8011768:	af00      	add	r7, sp, #0
 801176a:	6078      	str	r0, [r7, #4]
 801176c:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 801176e:	687b      	ldr	r3, [r7, #4]
 8011770:	2b00      	cmp	r3, #0
 8011772:	d002      	beq.n	801177a <LinkedListAdd+0x16>
 8011774:	683b      	ldr	r3, [r7, #0]
 8011776:	2b00      	cmp	r3, #0
 8011778:	d101      	bne.n	801177e <LinkedListAdd+0x1a>
    {
        return false;
 801177a:	2300      	movs	r3, #0
 801177c:	e015      	b.n	80117aa <LinkedListAdd+0x46>
    }

    // Check if this is the first entry to enter the list.
    if( list->First == NULL )
 801177e:	687b      	ldr	r3, [r7, #4]
 8011780:	681b      	ldr	r3, [r3, #0]
 8011782:	2b00      	cmp	r3, #0
 8011784:	d102      	bne.n	801178c <LinkedListAdd+0x28>
    {
        list->First = element;
 8011786:	687b      	ldr	r3, [r7, #4]
 8011788:	683a      	ldr	r2, [r7, #0]
 801178a:	601a      	str	r2, [r3, #0]
    }

    // Check if the last entry exists and update its next point.
    if( list->Last )
 801178c:	687b      	ldr	r3, [r7, #4]
 801178e:	685b      	ldr	r3, [r3, #4]
 8011790:	2b00      	cmp	r3, #0
 8011792:	d003      	beq.n	801179c <LinkedListAdd+0x38>
    {
        list->Last->Next = element;
 8011794:	687b      	ldr	r3, [r7, #4]
 8011796:	685b      	ldr	r3, [r3, #4]
 8011798:	683a      	ldr	r2, [r7, #0]
 801179a:	601a      	str	r2, [r3, #0]
    }

    // Update the next point of this entry.
    element->Next = NULL;
 801179c:	683b      	ldr	r3, [r7, #0]
 801179e:	2200      	movs	r2, #0
 80117a0:	601a      	str	r2, [r3, #0]

    // Update the last entry of the list.
    list->Last = element;
 80117a2:	687b      	ldr	r3, [r7, #4]
 80117a4:	683a      	ldr	r2, [r7, #0]
 80117a6:	605a      	str	r2, [r3, #4]

    return true;
 80117a8:	2301      	movs	r3, #1
}
 80117aa:	4618      	mov	r0, r3
 80117ac:	370c      	adds	r7, #12
 80117ae:	46bd      	mov	sp, r7
 80117b0:	bc80      	pop	{r7}
 80117b2:	4770      	bx	lr

080117b4 <LinkedListGetPrevious>:
 * \param[IN]     list           - List
 * \param[IN]     element        - Element where the previous element shall be searched
 * \retval                       - Status of the operation
 */
static MacCommand_t* LinkedListGetPrevious( MacCommandsList_t* list, MacCommand_t* element )
{
 80117b4:	b480      	push	{r7}
 80117b6:	b085      	sub	sp, #20
 80117b8:	af00      	add	r7, sp, #0
 80117ba:	6078      	str	r0, [r7, #4]
 80117bc:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 80117be:	687b      	ldr	r3, [r7, #4]
 80117c0:	2b00      	cmp	r3, #0
 80117c2:	d002      	beq.n	80117ca <LinkedListGetPrevious+0x16>
 80117c4:	683b      	ldr	r3, [r7, #0]
 80117c6:	2b00      	cmp	r3, #0
 80117c8:	d101      	bne.n	80117ce <LinkedListGetPrevious+0x1a>
    {
        return NULL;
 80117ca:	2300      	movs	r3, #0
 80117cc:	e016      	b.n	80117fc <LinkedListGetPrevious+0x48>
    }

    MacCommand_t* curElement;

    // Start at the head of the list
    curElement = list->First;
 80117ce:	687b      	ldr	r3, [r7, #4]
 80117d0:	681b      	ldr	r3, [r3, #0]
 80117d2:	60fb      	str	r3, [r7, #12]

    // When current element is the first of the list, there's no previous element so we can return NULL immediately.
    if( element != curElement )
 80117d4:	683a      	ldr	r2, [r7, #0]
 80117d6:	68fb      	ldr	r3, [r7, #12]
 80117d8:	429a      	cmp	r2, r3
 80117da:	d00c      	beq.n	80117f6 <LinkedListGetPrevious+0x42>
    {
        // Loop through all elements until the end is reached or the next of current is the current element.
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 80117dc:	e002      	b.n	80117e4 <LinkedListGetPrevious+0x30>
        {
            curElement = curElement->Next;
 80117de:	68fb      	ldr	r3, [r7, #12]
 80117e0:	681b      	ldr	r3, [r3, #0]
 80117e2:	60fb      	str	r3, [r7, #12]
        while( ( curElement != NULL ) && ( curElement->Next != element ) )
 80117e4:	68fb      	ldr	r3, [r7, #12]
 80117e6:	2b00      	cmp	r3, #0
 80117e8:	d007      	beq.n	80117fa <LinkedListGetPrevious+0x46>
 80117ea:	68fb      	ldr	r3, [r7, #12]
 80117ec:	681b      	ldr	r3, [r3, #0]
 80117ee:	683a      	ldr	r2, [r7, #0]
 80117f0:	429a      	cmp	r2, r3
 80117f2:	d1f4      	bne.n	80117de <LinkedListGetPrevious+0x2a>
 80117f4:	e001      	b.n	80117fa <LinkedListGetPrevious+0x46>
        }
    }
    else
    {
        curElement = NULL;
 80117f6:	2300      	movs	r3, #0
 80117f8:	60fb      	str	r3, [r7, #12]
    }

    return curElement;
 80117fa:	68fb      	ldr	r3, [r7, #12]
}
 80117fc:	4618      	mov	r0, r3
 80117fe:	3714      	adds	r7, #20
 8011800:	46bd      	mov	sp, r7
 8011802:	bc80      	pop	{r7}
 8011804:	4770      	bx	lr

08011806 <LinkedListRemove>:
 * \param[IN]     list           - List where the element shall be removed from.
 * \param[IN]     element        - Element to remove
 * \retval                       - Status of the operation
 */
static bool LinkedListRemove( MacCommandsList_t* list, MacCommand_t* element )
{
 8011806:	b580      	push	{r7, lr}
 8011808:	b084      	sub	sp, #16
 801180a:	af00      	add	r7, sp, #0
 801180c:	6078      	str	r0, [r7, #4]
 801180e:	6039      	str	r1, [r7, #0]
    if( ( list == NULL ) || ( element == NULL ) )
 8011810:	687b      	ldr	r3, [r7, #4]
 8011812:	2b00      	cmp	r3, #0
 8011814:	d002      	beq.n	801181c <LinkedListRemove+0x16>
 8011816:	683b      	ldr	r3, [r7, #0]
 8011818:	2b00      	cmp	r3, #0
 801181a:	d101      	bne.n	8011820 <LinkedListRemove+0x1a>
    {
        return false;
 801181c:	2300      	movs	r3, #0
 801181e:	e020      	b.n	8011862 <LinkedListRemove+0x5c>
    }

    MacCommand_t* PrevElement = LinkedListGetPrevious( list, element );
 8011820:	6839      	ldr	r1, [r7, #0]
 8011822:	6878      	ldr	r0, [r7, #4]
 8011824:	f7ff ffc6 	bl	80117b4 <LinkedListGetPrevious>
 8011828:	60f8      	str	r0, [r7, #12]

    if( list->First == element )
 801182a:	687b      	ldr	r3, [r7, #4]
 801182c:	681b      	ldr	r3, [r3, #0]
 801182e:	683a      	ldr	r2, [r7, #0]
 8011830:	429a      	cmp	r2, r3
 8011832:	d103      	bne.n	801183c <LinkedListRemove+0x36>
    {
        list->First = element->Next;
 8011834:	683b      	ldr	r3, [r7, #0]
 8011836:	681a      	ldr	r2, [r3, #0]
 8011838:	687b      	ldr	r3, [r7, #4]
 801183a:	601a      	str	r2, [r3, #0]
    }

    if( list->Last == element )
 801183c:	687b      	ldr	r3, [r7, #4]
 801183e:	685b      	ldr	r3, [r3, #4]
 8011840:	683a      	ldr	r2, [r7, #0]
 8011842:	429a      	cmp	r2, r3
 8011844:	d102      	bne.n	801184c <LinkedListRemove+0x46>
    {
        list->Last = PrevElement;
 8011846:	687b      	ldr	r3, [r7, #4]
 8011848:	68fa      	ldr	r2, [r7, #12]
 801184a:	605a      	str	r2, [r3, #4]
    }

    if( PrevElement != NULL )
 801184c:	68fb      	ldr	r3, [r7, #12]
 801184e:	2b00      	cmp	r3, #0
 8011850:	d003      	beq.n	801185a <LinkedListRemove+0x54>
    {
        PrevElement->Next = element->Next;
 8011852:	683b      	ldr	r3, [r7, #0]
 8011854:	681a      	ldr	r2, [r3, #0]
 8011856:	68fb      	ldr	r3, [r7, #12]
 8011858:	601a      	str	r2, [r3, #0]
    }

    element->Next = NULL;
 801185a:	683b      	ldr	r3, [r7, #0]
 801185c:	2200      	movs	r2, #0
 801185e:	601a      	str	r2, [r3, #0]

    return true;
 8011860:	2301      	movs	r3, #1
}
 8011862:	4618      	mov	r0, r3
 8011864:	3710      	adds	r7, #16
 8011866:	46bd      	mov	sp, r7
 8011868:	bd80      	pop	{r7, pc}

0801186a <IsSticky>:
 * \param[IN]   cid                - MAC command identifier
 *
 * \retval                     - Status of the operation
 */
static bool IsSticky( uint8_t cid )
{
 801186a:	b480      	push	{r7}
 801186c:	b083      	sub	sp, #12
 801186e:	af00      	add	r7, sp, #0
 8011870:	4603      	mov	r3, r0
 8011872:	71fb      	strb	r3, [r7, #7]
    switch( cid )
 8011874:	79fb      	ldrb	r3, [r7, #7]
 8011876:	2b05      	cmp	r3, #5
 8011878:	d004      	beq.n	8011884 <IsSticky+0x1a>
 801187a:	2b05      	cmp	r3, #5
 801187c:	db04      	blt.n	8011888 <IsSticky+0x1e>
 801187e:	3b08      	subs	r3, #8
 8011880:	2b02      	cmp	r3, #2
 8011882:	d801      	bhi.n	8011888 <IsSticky+0x1e>
    {
        case MOTE_MAC_DL_CHANNEL_ANS:
        case MOTE_MAC_RX_PARAM_SETUP_ANS:
        case MOTE_MAC_RX_TIMING_SETUP_ANS:
        case MOTE_MAC_TX_PARAM_SETUP_ANS:
            return true;
 8011884:	2301      	movs	r3, #1
 8011886:	e000      	b.n	801188a <IsSticky+0x20>
        default:
            return false;
 8011888:	2300      	movs	r3, #0
    }
}
 801188a:	4618      	mov	r0, r3
 801188c:	370c      	adds	r7, #12
 801188e:	46bd      	mov	sp, r7
 8011890:	bc80      	pop	{r7}
 8011892:	4770      	bx	lr

08011894 <NvmCtxCallback>:

/*
 * \brief Wrapper function for the NvmCtx
 */
static void NvmCtxCallback( void )
{
 8011894:	b580      	push	{r7, lr}
 8011896:	af00      	add	r7, sp, #0
    if( CommandsNvmCtxChanged != NULL )
 8011898:	4b04      	ldr	r3, [pc, #16]	; (80118ac <NvmCtxCallback+0x18>)
 801189a:	681b      	ldr	r3, [r3, #0]
 801189c:	2b00      	cmp	r3, #0
 801189e:	d002      	beq.n	80118a6 <NvmCtxCallback+0x12>
    {
        CommandsNvmCtxChanged( );
 80118a0:	4b02      	ldr	r3, [pc, #8]	; (80118ac <NvmCtxCallback+0x18>)
 80118a2:	681b      	ldr	r3, [r3, #0]
 80118a4:	4798      	blx	r3
    }
}
 80118a6:	bf00      	nop
 80118a8:	bd80      	pop	{r7, pc}
 80118aa:	bf00      	nop
 80118ac:	20000b34 	.word	0x20000b34

080118b0 <LoRaMacCommandsInit>:

LoRaMacCommandStatus_t LoRaMacCommandsInit( LoRaMacCommandsNvmEvent commandsNvmCtxChanged )
{
 80118b0:	b580      	push	{r7, lr}
 80118b2:	b082      	sub	sp, #8
 80118b4:	af00      	add	r7, sp, #0
 80118b6:	6078      	str	r0, [r7, #4]
    // Initialize with default
    memset1( ( uint8_t* )&NvmCtx, 0, sizeof( NvmCtx ) );
 80118b8:	22fc      	movs	r2, #252	; 0xfc
 80118ba:	2100      	movs	r1, #0
 80118bc:	4806      	ldr	r0, [pc, #24]	; (80118d8 <LoRaMacCommandsInit+0x28>)
 80118be:	f003 ffc3 	bl	8015848 <memset1>

    LinkedListInit( &NvmCtx.MacCommandList );
 80118c2:	4805      	ldr	r0, [pc, #20]	; (80118d8 <LoRaMacCommandsInit+0x28>)
 80118c4:	f7ff ff39 	bl	801173a <LinkedListInit>

    // Assign callback
    CommandsNvmCtxChanged = commandsNvmCtxChanged;
 80118c8:	4a04      	ldr	r2, [pc, #16]	; (80118dc <LoRaMacCommandsInit+0x2c>)
 80118ca:	687b      	ldr	r3, [r7, #4]
 80118cc:	6013      	str	r3, [r2, #0]

    return LORAMAC_COMMANDS_SUCCESS;
 80118ce:	2300      	movs	r3, #0
}
 80118d0:	4618      	mov	r0, r3
 80118d2:	3708      	adds	r7, #8
 80118d4:	46bd      	mov	sp, r7
 80118d6:	bd80      	pop	{r7, pc}
 80118d8:	20000b38 	.word	0x20000b38
 80118dc:	20000b34 	.word	0x20000b34

080118e0 <LoRaMacCommandsRestoreNvmCtx>:

LoRaMacCommandStatus_t LoRaMacCommandsRestoreNvmCtx( void* commandsNvmCtx )
{
 80118e0:	b580      	push	{r7, lr}
 80118e2:	b082      	sub	sp, #8
 80118e4:	af00      	add	r7, sp, #0
 80118e6:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( commandsNvmCtx != NULL )
 80118e8:	687b      	ldr	r3, [r7, #4]
 80118ea:	2b00      	cmp	r3, #0
 80118ec:	d006      	beq.n	80118fc <LoRaMacCommandsRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&NvmCtx, ( uint8_t* )commandsNvmCtx, sizeof( NvmCtx ) );
 80118ee:	22fc      	movs	r2, #252	; 0xfc
 80118f0:	6879      	ldr	r1, [r7, #4]
 80118f2:	4805      	ldr	r0, [pc, #20]	; (8011908 <LoRaMacCommandsRestoreNvmCtx+0x28>)
 80118f4:	f003 ff6d 	bl	80157d2 <memcpy1>
        return LORAMAC_COMMANDS_SUCCESS;
 80118f8:	2300      	movs	r3, #0
 80118fa:	e000      	b.n	80118fe <LoRaMacCommandsRestoreNvmCtx+0x1e>
    }
    else
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80118fc:	2301      	movs	r3, #1
    }
}
 80118fe:	4618      	mov	r0, r3
 8011900:	3708      	adds	r7, #8
 8011902:	46bd      	mov	sp, r7
 8011904:	bd80      	pop	{r7, pc}
 8011906:	bf00      	nop
 8011908:	20000b38 	.word	0x20000b38

0801190c <LoRaMacCommandsGetNvmCtx>:

void* LoRaMacCommandsGetNvmCtx( size_t* commandsNvmCtxSize )
{
 801190c:	b480      	push	{r7}
 801190e:	b083      	sub	sp, #12
 8011910:	af00      	add	r7, sp, #0
 8011912:	6078      	str	r0, [r7, #4]
    *commandsNvmCtxSize = sizeof( NvmCtx );
 8011914:	687b      	ldr	r3, [r7, #4]
 8011916:	22fc      	movs	r2, #252	; 0xfc
 8011918:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 801191a:	4b03      	ldr	r3, [pc, #12]	; (8011928 <LoRaMacCommandsGetNvmCtx+0x1c>)
}
 801191c:	4618      	mov	r0, r3
 801191e:	370c      	adds	r7, #12
 8011920:	46bd      	mov	sp, r7
 8011922:	bc80      	pop	{r7}
 8011924:	4770      	bx	lr
 8011926:	bf00      	nop
 8011928:	20000b38 	.word	0x20000b38

0801192c <LoRaMacCommandsAddCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsAddCmd( uint8_t cid, uint8_t* payload, size_t payloadSize )
{
 801192c:	b580      	push	{r7, lr}
 801192e:	b086      	sub	sp, #24
 8011930:	af00      	add	r7, sp, #0
 8011932:	4603      	mov	r3, r0
 8011934:	60b9      	str	r1, [r7, #8]
 8011936:	607a      	str	r2, [r7, #4]
 8011938:	73fb      	strb	r3, [r7, #15]
    if( payload == NULL )
 801193a:	68bb      	ldr	r3, [r7, #8]
 801193c:	2b00      	cmp	r3, #0
 801193e:	d101      	bne.n	8011944 <LoRaMacCommandsAddCmd+0x18>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8011940:	2301      	movs	r3, #1
 8011942:	e035      	b.n	80119b0 <LoRaMacCommandsAddCmd+0x84>
    }
    MacCommand_t* newCmd;

    // Allocate a memory slot
    newCmd = MallocNewMacCommandSlot( );
 8011944:	f7ff febe 	bl	80116c4 <MallocNewMacCommandSlot>
 8011948:	6178      	str	r0, [r7, #20]

    if( newCmd == NULL )
 801194a:	697b      	ldr	r3, [r7, #20]
 801194c:	2b00      	cmp	r3, #0
 801194e:	d101      	bne.n	8011954 <LoRaMacCommandsAddCmd+0x28>
    {
        return LORAMAC_COMMANDS_ERROR_MEMORY;
 8011950:	2302      	movs	r3, #2
 8011952:	e02d      	b.n	80119b0 <LoRaMacCommandsAddCmd+0x84>
    }

    // Add it to the list of Mac commands
    if( LinkedListAdd( &NvmCtx.MacCommandList, newCmd ) == false )
 8011954:	6979      	ldr	r1, [r7, #20]
 8011956:	4818      	ldr	r0, [pc, #96]	; (80119b8 <LoRaMacCommandsAddCmd+0x8c>)
 8011958:	f7ff ff04 	bl	8011764 <LinkedListAdd>
 801195c:	4603      	mov	r3, r0
 801195e:	f083 0301 	eor.w	r3, r3, #1
 8011962:	b2db      	uxtb	r3, r3
 8011964:	2b00      	cmp	r3, #0
 8011966:	d001      	beq.n	801196c <LoRaMacCommandsAddCmd+0x40>
    {
        return LORAMAC_COMMANDS_ERROR;
 8011968:	2305      	movs	r3, #5
 801196a:	e021      	b.n	80119b0 <LoRaMacCommandsAddCmd+0x84>
    }

    // Set Values
    newCmd->CID = cid;
 801196c:	697b      	ldr	r3, [r7, #20]
 801196e:	7bfa      	ldrb	r2, [r7, #15]
 8011970:	711a      	strb	r2, [r3, #4]
    newCmd->PayloadSize = payloadSize;
 8011972:	697b      	ldr	r3, [r7, #20]
 8011974:	687a      	ldr	r2, [r7, #4]
 8011976:	609a      	str	r2, [r3, #8]
    memcpy1( ( uint8_t* )newCmd->Payload, payload, payloadSize );
 8011978:	697b      	ldr	r3, [r7, #20]
 801197a:	3305      	adds	r3, #5
 801197c:	687a      	ldr	r2, [r7, #4]
 801197e:	b292      	uxth	r2, r2
 8011980:	68b9      	ldr	r1, [r7, #8]
 8011982:	4618      	mov	r0, r3
 8011984:	f003 ff25 	bl	80157d2 <memcpy1>
    newCmd->IsSticky = IsSticky( cid );
 8011988:	7bfb      	ldrb	r3, [r7, #15]
 801198a:	4618      	mov	r0, r3
 801198c:	f7ff ff6d 	bl	801186a <IsSticky>
 8011990:	4603      	mov	r3, r0
 8011992:	461a      	mov	r2, r3
 8011994:	697b      	ldr	r3, [r7, #20]
 8011996:	731a      	strb	r2, [r3, #12]

    NvmCtx.SerializedCmdsSize += ( CID_FIELD_SIZE + payloadSize );
 8011998:	4b07      	ldr	r3, [pc, #28]	; (80119b8 <LoRaMacCommandsAddCmd+0x8c>)
 801199a:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 801199e:	687b      	ldr	r3, [r7, #4]
 80119a0:	4413      	add	r3, r2
 80119a2:	3301      	adds	r3, #1
 80119a4:	4a04      	ldr	r2, [pc, #16]	; (80119b8 <LoRaMacCommandsAddCmd+0x8c>)
 80119a6:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    NvmCtxCallback( );
 80119aa:	f7ff ff73 	bl	8011894 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 80119ae:	2300      	movs	r3, #0
}
 80119b0:	4618      	mov	r0, r3
 80119b2:	3718      	adds	r7, #24
 80119b4:	46bd      	mov	sp, r7
 80119b6:	bd80      	pop	{r7, pc}
 80119b8:	20000b38 	.word	0x20000b38

080119bc <LoRaMacCommandsRemoveCmd>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveCmd( MacCommand_t* macCmd )
{
 80119bc:	b580      	push	{r7, lr}
 80119be:	b082      	sub	sp, #8
 80119c0:	af00      	add	r7, sp, #0
 80119c2:	6078      	str	r0, [r7, #4]
    if( macCmd == NULL )
 80119c4:	687b      	ldr	r3, [r7, #4]
 80119c6:	2b00      	cmp	r3, #0
 80119c8:	d101      	bne.n	80119ce <LoRaMacCommandsRemoveCmd+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 80119ca:	2301      	movs	r3, #1
 80119cc:	e023      	b.n	8011a16 <LoRaMacCommandsRemoveCmd+0x5a>
    }

    // Remove the Mac command element from MacCommandList
    if( LinkedListRemove( &NvmCtx.MacCommandList, macCmd ) == false )
 80119ce:	6879      	ldr	r1, [r7, #4]
 80119d0:	4813      	ldr	r0, [pc, #76]	; (8011a20 <LoRaMacCommandsRemoveCmd+0x64>)
 80119d2:	f7ff ff18 	bl	8011806 <LinkedListRemove>
 80119d6:	4603      	mov	r3, r0
 80119d8:	f083 0301 	eor.w	r3, r3, #1
 80119dc:	b2db      	uxtb	r3, r3
 80119de:	2b00      	cmp	r3, #0
 80119e0:	d001      	beq.n	80119e6 <LoRaMacCommandsRemoveCmd+0x2a>
    {
        return LORAMAC_COMMANDS_ERROR_CMD_NOT_FOUND;
 80119e2:	2303      	movs	r3, #3
 80119e4:	e017      	b.n	8011a16 <LoRaMacCommandsRemoveCmd+0x5a>
    }

    NvmCtx.SerializedCmdsSize -= ( CID_FIELD_SIZE + macCmd->PayloadSize );
 80119e6:	4b0e      	ldr	r3, [pc, #56]	; (8011a20 <LoRaMacCommandsRemoveCmd+0x64>)
 80119e8:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 80119ec:	687b      	ldr	r3, [r7, #4]
 80119ee:	689b      	ldr	r3, [r3, #8]
 80119f0:	1ad3      	subs	r3, r2, r3
 80119f2:	3b01      	subs	r3, #1
 80119f4:	4a0a      	ldr	r2, [pc, #40]	; (8011a20 <LoRaMacCommandsRemoveCmd+0x64>)
 80119f6:	f8c2 30f8 	str.w	r3, [r2, #248]	; 0xf8

    // Free the MacCommand Slot
    if( FreeMacCommandSlot( macCmd ) == false )
 80119fa:	6878      	ldr	r0, [r7, #4]
 80119fc:	f7ff fe8a 	bl	8011714 <FreeMacCommandSlot>
 8011a00:	4603      	mov	r3, r0
 8011a02:	f083 0301 	eor.w	r3, r3, #1
 8011a06:	b2db      	uxtb	r3, r3
 8011a08:	2b00      	cmp	r3, #0
 8011a0a:	d001      	beq.n	8011a10 <LoRaMacCommandsRemoveCmd+0x54>
    {
        return LORAMAC_COMMANDS_ERROR;
 8011a0c:	2305      	movs	r3, #5
 8011a0e:	e002      	b.n	8011a16 <LoRaMacCommandsRemoveCmd+0x5a>
    }

    NvmCtxCallback( );
 8011a10:	f7ff ff40 	bl	8011894 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8011a14:	2300      	movs	r3, #0
}
 8011a16:	4618      	mov	r0, r3
 8011a18:	3708      	adds	r7, #8
 8011a1a:	46bd      	mov	sp, r7
 8011a1c:	bd80      	pop	{r7, pc}
 8011a1e:	bf00      	nop
 8011a20:	20000b38 	.word	0x20000b38

08011a24 <LoRaMacCommandsRemoveNoneStickyCmds>:
    }
    return LORAMAC_COMMANDS_SUCCESS;
}

LoRaMacCommandStatus_t LoRaMacCommandsRemoveNoneStickyCmds( void )
{
 8011a24:	b580      	push	{r7, lr}
 8011a26:	b082      	sub	sp, #8
 8011a28:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 8011a2a:	4b10      	ldr	r3, [pc, #64]	; (8011a6c <LoRaMacCommandsRemoveNoneStickyCmds+0x48>)
 8011a2c:	681b      	ldr	r3, [r3, #0]
 8011a2e:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8011a30:	e012      	b.n	8011a58 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
    {
        if( curElement->IsSticky == false )
 8011a32:	687b      	ldr	r3, [r7, #4]
 8011a34:	7b1b      	ldrb	r3, [r3, #12]
 8011a36:	f083 0301 	eor.w	r3, r3, #1
 8011a3a:	b2db      	uxtb	r3, r3
 8011a3c:	2b00      	cmp	r3, #0
 8011a3e:	d008      	beq.n	8011a52 <LoRaMacCommandsRemoveNoneStickyCmds+0x2e>
        {
            nexElement = curElement->Next;
 8011a40:	687b      	ldr	r3, [r7, #4]
 8011a42:	681b      	ldr	r3, [r3, #0]
 8011a44:	603b      	str	r3, [r7, #0]
            LoRaMacCommandsRemoveCmd( curElement );
 8011a46:	6878      	ldr	r0, [r7, #4]
 8011a48:	f7ff ffb8 	bl	80119bc <LoRaMacCommandsRemoveCmd>
            curElement = nexElement;
 8011a4c:	683b      	ldr	r3, [r7, #0]
 8011a4e:	607b      	str	r3, [r7, #4]
 8011a50:	e002      	b.n	8011a58 <LoRaMacCommandsRemoveNoneStickyCmds+0x34>
        }
        else
        {
            curElement = curElement->Next;
 8011a52:	687b      	ldr	r3, [r7, #4]
 8011a54:	681b      	ldr	r3, [r3, #0]
 8011a56:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8011a58:	687b      	ldr	r3, [r7, #4]
 8011a5a:	2b00      	cmp	r3, #0
 8011a5c:	d1e9      	bne.n	8011a32 <LoRaMacCommandsRemoveNoneStickyCmds+0xe>
        }
    }

    NvmCtxCallback( );
 8011a5e:	f7ff ff19 	bl	8011894 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8011a62:	2300      	movs	r3, #0
}
 8011a64:	4618      	mov	r0, r3
 8011a66:	3708      	adds	r7, #8
 8011a68:	46bd      	mov	sp, r7
 8011a6a:	bd80      	pop	{r7, pc}
 8011a6c:	20000b38 	.word	0x20000b38

08011a70 <LoRaMacCommandsRemoveStickyAnsCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsRemoveStickyAnsCmds( void )
{
 8011a70:	b580      	push	{r7, lr}
 8011a72:	b082      	sub	sp, #8
 8011a74:	af00      	add	r7, sp, #0
    MacCommand_t* curElement;
    MacCommand_t* nexElement;

    // Start at the head of the list
    curElement = NvmCtx.MacCommandList.First;
 8011a76:	4b0f      	ldr	r3, [pc, #60]	; (8011ab4 <LoRaMacCommandsRemoveStickyAnsCmds+0x44>)
 8011a78:	681b      	ldr	r3, [r3, #0]
 8011a7a:	607b      	str	r3, [r7, #4]

    // Loop through all elements
    while( curElement != NULL )
 8011a7c:	e00f      	b.n	8011a9e <LoRaMacCommandsRemoveStickyAnsCmds+0x2e>
    {
        nexElement = curElement->Next;
 8011a7e:	687b      	ldr	r3, [r7, #4]
 8011a80:	681b      	ldr	r3, [r3, #0]
 8011a82:	603b      	str	r3, [r7, #0]
        if( IsSticky( curElement->CID ) == true )
 8011a84:	687b      	ldr	r3, [r7, #4]
 8011a86:	791b      	ldrb	r3, [r3, #4]
 8011a88:	4618      	mov	r0, r3
 8011a8a:	f7ff feee 	bl	801186a <IsSticky>
 8011a8e:	4603      	mov	r3, r0
 8011a90:	2b00      	cmp	r3, #0
 8011a92:	d002      	beq.n	8011a9a <LoRaMacCommandsRemoveStickyAnsCmds+0x2a>
        {
            LoRaMacCommandsRemoveCmd( curElement );
 8011a94:	6878      	ldr	r0, [r7, #4]
 8011a96:	f7ff ff91 	bl	80119bc <LoRaMacCommandsRemoveCmd>
        }
        curElement = nexElement;
 8011a9a:	683b      	ldr	r3, [r7, #0]
 8011a9c:	607b      	str	r3, [r7, #4]
    while( curElement != NULL )
 8011a9e:	687b      	ldr	r3, [r7, #4]
 8011aa0:	2b00      	cmp	r3, #0
 8011aa2:	d1ec      	bne.n	8011a7e <LoRaMacCommandsRemoveStickyAnsCmds+0xe>
    }

    NvmCtxCallback( );
 8011aa4:	f7ff fef6 	bl	8011894 <NvmCtxCallback>

    return LORAMAC_COMMANDS_SUCCESS;
 8011aa8:	2300      	movs	r3, #0
}
 8011aaa:	4618      	mov	r0, r3
 8011aac:	3708      	adds	r7, #8
 8011aae:	46bd      	mov	sp, r7
 8011ab0:	bd80      	pop	{r7, pc}
 8011ab2:	bf00      	nop
 8011ab4:	20000b38 	.word	0x20000b38

08011ab8 <LoRaMacCommandsGetSizeSerializedCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsGetSizeSerializedCmds( size_t* size )
{
 8011ab8:	b480      	push	{r7}
 8011aba:	b083      	sub	sp, #12
 8011abc:	af00      	add	r7, sp, #0
 8011abe:	6078      	str	r0, [r7, #4]
    if( size == NULL )
 8011ac0:	687b      	ldr	r3, [r7, #4]
 8011ac2:	2b00      	cmp	r3, #0
 8011ac4:	d101      	bne.n	8011aca <LoRaMacCommandsGetSizeSerializedCmds+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8011ac6:	2301      	movs	r3, #1
 8011ac8:	e005      	b.n	8011ad6 <LoRaMacCommandsGetSizeSerializedCmds+0x1e>
    }
    *size = NvmCtx.SerializedCmdsSize;
 8011aca:	4b05      	ldr	r3, [pc, #20]	; (8011ae0 <LoRaMacCommandsGetSizeSerializedCmds+0x28>)
 8011acc:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8011ad0:	687b      	ldr	r3, [r7, #4]
 8011ad2:	601a      	str	r2, [r3, #0]
    return LORAMAC_COMMANDS_SUCCESS;
 8011ad4:	2300      	movs	r3, #0
}
 8011ad6:	4618      	mov	r0, r3
 8011ad8:	370c      	adds	r7, #12
 8011ada:	46bd      	mov	sp, r7
 8011adc:	bc80      	pop	{r7}
 8011ade:	4770      	bx	lr
 8011ae0:	20000b38 	.word	0x20000b38

08011ae4 <LoRaMacCommandsSerializeCmds>:

LoRaMacCommandStatus_t LoRaMacCommandsSerializeCmds( size_t availableSize, size_t* effectiveSize, uint8_t* buffer )
{
 8011ae4:	b580      	push	{r7, lr}
 8011ae6:	b088      	sub	sp, #32
 8011ae8:	af00      	add	r7, sp, #0
 8011aea:	60f8      	str	r0, [r7, #12]
 8011aec:	60b9      	str	r1, [r7, #8]
 8011aee:	607a      	str	r2, [r7, #4]
    MacCommand_t* curElement = NvmCtx.MacCommandList.First;
 8011af0:	4b25      	ldr	r3, [pc, #148]	; (8011b88 <LoRaMacCommandsSerializeCmds+0xa4>)
 8011af2:	681b      	ldr	r3, [r3, #0]
 8011af4:	61fb      	str	r3, [r7, #28]
    MacCommand_t* nextElement;
    uint8_t itr = 0;
 8011af6:	2300      	movs	r3, #0
 8011af8:	76fb      	strb	r3, [r7, #27]

    if( ( buffer == NULL ) || ( effectiveSize == NULL ) )
 8011afa:	687b      	ldr	r3, [r7, #4]
 8011afc:	2b00      	cmp	r3, #0
 8011afe:	d002      	beq.n	8011b06 <LoRaMacCommandsSerializeCmds+0x22>
 8011b00:	68bb      	ldr	r3, [r7, #8]
 8011b02:	2b00      	cmp	r3, #0
 8011b04:	d126      	bne.n	8011b54 <LoRaMacCommandsSerializeCmds+0x70>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8011b06:	2301      	movs	r3, #1
 8011b08:	e039      	b.n	8011b7e <LoRaMacCommandsSerializeCmds+0x9a>

    // Loop through all elements which fits into the buffer
    while( curElement != NULL )
    {
        // If the next MAC command still fits into the buffer, add it.
        if( ( availableSize - itr ) >= ( CID_FIELD_SIZE + curElement->PayloadSize ) )
 8011b0a:	7efb      	ldrb	r3, [r7, #27]
 8011b0c:	68fa      	ldr	r2, [r7, #12]
 8011b0e:	1ad2      	subs	r2, r2, r3
 8011b10:	69fb      	ldr	r3, [r7, #28]
 8011b12:	689b      	ldr	r3, [r3, #8]
 8011b14:	3301      	adds	r3, #1
 8011b16:	429a      	cmp	r2, r3
 8011b18:	d320      	bcc.n	8011b5c <LoRaMacCommandsSerializeCmds+0x78>
        {
            buffer[itr++] = curElement->CID;
 8011b1a:	7efb      	ldrb	r3, [r7, #27]
 8011b1c:	1c5a      	adds	r2, r3, #1
 8011b1e:	76fa      	strb	r2, [r7, #27]
 8011b20:	461a      	mov	r2, r3
 8011b22:	687b      	ldr	r3, [r7, #4]
 8011b24:	4413      	add	r3, r2
 8011b26:	69fa      	ldr	r2, [r7, #28]
 8011b28:	7912      	ldrb	r2, [r2, #4]
 8011b2a:	701a      	strb	r2, [r3, #0]
            memcpy1( &buffer[itr], curElement->Payload, curElement->PayloadSize );
 8011b2c:	7efb      	ldrb	r3, [r7, #27]
 8011b2e:	687a      	ldr	r2, [r7, #4]
 8011b30:	18d0      	adds	r0, r2, r3
 8011b32:	69fb      	ldr	r3, [r7, #28]
 8011b34:	1d59      	adds	r1, r3, #5
 8011b36:	69fb      	ldr	r3, [r7, #28]
 8011b38:	689b      	ldr	r3, [r3, #8]
 8011b3a:	b29b      	uxth	r3, r3
 8011b3c:	461a      	mov	r2, r3
 8011b3e:	f003 fe48 	bl	80157d2 <memcpy1>
            itr += curElement->PayloadSize;
 8011b42:	69fb      	ldr	r3, [r7, #28]
 8011b44:	689b      	ldr	r3, [r3, #8]
 8011b46:	b2da      	uxtb	r2, r3
 8011b48:	7efb      	ldrb	r3, [r7, #27]
 8011b4a:	4413      	add	r3, r2
 8011b4c:	76fb      	strb	r3, [r7, #27]
        }
        else
        {
            break;
        }
        curElement = curElement->Next;
 8011b4e:	69fb      	ldr	r3, [r7, #28]
 8011b50:	681b      	ldr	r3, [r3, #0]
 8011b52:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8011b54:	69fb      	ldr	r3, [r7, #28]
 8011b56:	2b00      	cmp	r3, #0
 8011b58:	d1d7      	bne.n	8011b0a <LoRaMacCommandsSerializeCmds+0x26>
 8011b5a:	e009      	b.n	8011b70 <LoRaMacCommandsSerializeCmds+0x8c>
            break;
 8011b5c:	bf00      	nop
    }

    // Remove all commands which do not fit into the buffer
    while( curElement != NULL )
 8011b5e:	e007      	b.n	8011b70 <LoRaMacCommandsSerializeCmds+0x8c>
    {
        // Store the next element before removing the current one
        nextElement = curElement->Next;
 8011b60:	69fb      	ldr	r3, [r7, #28]
 8011b62:	681b      	ldr	r3, [r3, #0]
 8011b64:	617b      	str	r3, [r7, #20]
        LoRaMacCommandsRemoveCmd( curElement );
 8011b66:	69f8      	ldr	r0, [r7, #28]
 8011b68:	f7ff ff28 	bl	80119bc <LoRaMacCommandsRemoveCmd>
        curElement = nextElement;
 8011b6c:	697b      	ldr	r3, [r7, #20]
 8011b6e:	61fb      	str	r3, [r7, #28]
    while( curElement != NULL )
 8011b70:	69fb      	ldr	r3, [r7, #28]
 8011b72:	2b00      	cmp	r3, #0
 8011b74:	d1f4      	bne.n	8011b60 <LoRaMacCommandsSerializeCmds+0x7c>
    }

    // Fetch the effective size of the mac commands
    LoRaMacCommandsGetSizeSerializedCmds( effectiveSize );
 8011b76:	68b8      	ldr	r0, [r7, #8]
 8011b78:	f7ff ff9e 	bl	8011ab8 <LoRaMacCommandsGetSizeSerializedCmds>

    return LORAMAC_COMMANDS_SUCCESS;
 8011b7c:	2300      	movs	r3, #0
}
 8011b7e:	4618      	mov	r0, r3
 8011b80:	3720      	adds	r7, #32
 8011b82:	46bd      	mov	sp, r7
 8011b84:	bd80      	pop	{r7, pc}
 8011b86:	bf00      	nop
 8011b88:	20000b38 	.word	0x20000b38

08011b8c <LoRaMacCommandsStickyCmdsPending>:

LoRaMacCommandStatus_t LoRaMacCommandsStickyCmdsPending( bool* cmdsPending )
{
 8011b8c:	b480      	push	{r7}
 8011b8e:	b085      	sub	sp, #20
 8011b90:	af00      	add	r7, sp, #0
 8011b92:	6078      	str	r0, [r7, #4]
    if( cmdsPending == NULL )
 8011b94:	687b      	ldr	r3, [r7, #4]
 8011b96:	2b00      	cmp	r3, #0
 8011b98:	d101      	bne.n	8011b9e <LoRaMacCommandsStickyCmdsPending+0x12>
    {
        return LORAMAC_COMMANDS_ERROR_NPE;
 8011b9a:	2301      	movs	r3, #1
 8011b9c:	e016      	b.n	8011bcc <LoRaMacCommandsStickyCmdsPending+0x40>
    }
    MacCommand_t* curElement;
    curElement = NvmCtx.MacCommandList.First;
 8011b9e:	4b0e      	ldr	r3, [pc, #56]	; (8011bd8 <LoRaMacCommandsStickyCmdsPending+0x4c>)
 8011ba0:	681b      	ldr	r3, [r3, #0]
 8011ba2:	60fb      	str	r3, [r7, #12]

    *cmdsPending = false;
 8011ba4:	687b      	ldr	r3, [r7, #4]
 8011ba6:	2200      	movs	r2, #0
 8011ba8:	701a      	strb	r2, [r3, #0]

    // Loop through all elements
    while( curElement != NULL )
 8011baa:	e00b      	b.n	8011bc4 <LoRaMacCommandsStickyCmdsPending+0x38>
    {
        if( curElement->IsSticky == true )
 8011bac:	68fb      	ldr	r3, [r7, #12]
 8011bae:	7b1b      	ldrb	r3, [r3, #12]
 8011bb0:	2b00      	cmp	r3, #0
 8011bb2:	d004      	beq.n	8011bbe <LoRaMacCommandsStickyCmdsPending+0x32>
        {
            // Found one sticky MAC command
            *cmdsPending = true;
 8011bb4:	687b      	ldr	r3, [r7, #4]
 8011bb6:	2201      	movs	r2, #1
 8011bb8:	701a      	strb	r2, [r3, #0]
            return LORAMAC_COMMANDS_SUCCESS;
 8011bba:	2300      	movs	r3, #0
 8011bbc:	e006      	b.n	8011bcc <LoRaMacCommandsStickyCmdsPending+0x40>
        }
        curElement = curElement->Next;
 8011bbe:	68fb      	ldr	r3, [r7, #12]
 8011bc0:	681b      	ldr	r3, [r3, #0]
 8011bc2:	60fb      	str	r3, [r7, #12]
    while( curElement != NULL )
 8011bc4:	68fb      	ldr	r3, [r7, #12]
 8011bc6:	2b00      	cmp	r3, #0
 8011bc8:	d1f0      	bne.n	8011bac <LoRaMacCommandsStickyCmdsPending+0x20>
    }

    return LORAMAC_COMMANDS_SUCCESS;
 8011bca:	2300      	movs	r3, #0
}
 8011bcc:	4618      	mov	r0, r3
 8011bce:	3714      	adds	r7, #20
 8011bd0:	46bd      	mov	sp, r7
 8011bd2:	bc80      	pop	{r7}
 8011bd4:	4770      	bx	lr
 8011bd6:	bf00      	nop
 8011bd8:	20000b38 	.word	0x20000b38

08011bdc <LoRaMacCommandsGetCmdSize>:

uint8_t LoRaMacCommandsGetCmdSize( uint8_t cid )
{
 8011bdc:	b480      	push	{r7}
 8011bde:	b085      	sub	sp, #20
 8011be0:	af00      	add	r7, sp, #0
 8011be2:	4603      	mov	r3, r0
 8011be4:	71fb      	strb	r3, [r7, #7]
    uint8_t cidSize = 0;
 8011be6:	2300      	movs	r3, #0
 8011be8:	73fb      	strb	r3, [r7, #15]

    // Decode Frame MAC commands
    switch( cid )
 8011bea:	79fb      	ldrb	r3, [r7, #7]
 8011bec:	3b02      	subs	r3, #2
 8011bee:	2b11      	cmp	r3, #17
 8011bf0:	d850      	bhi.n	8011c94 <LoRaMacCommandsGetCmdSize+0xb8>
 8011bf2:	a201      	add	r2, pc, #4	; (adr r2, 8011bf8 <LoRaMacCommandsGetCmdSize+0x1c>)
 8011bf4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011bf8:	08011c41 	.word	0x08011c41
 8011bfc:	08011c47 	.word	0x08011c47
 8011c00:	08011c4d 	.word	0x08011c4d
 8011c04:	08011c53 	.word	0x08011c53
 8011c08:	08011c59 	.word	0x08011c59
 8011c0c:	08011c5f 	.word	0x08011c5f
 8011c10:	08011c65 	.word	0x08011c65
 8011c14:	08011c6b 	.word	0x08011c6b
 8011c18:	08011c71 	.word	0x08011c71
 8011c1c:	08011c95 	.word	0x08011c95
 8011c20:	08011c95 	.word	0x08011c95
 8011c24:	08011c77 	.word	0x08011c77
 8011c28:	08011c95 	.word	0x08011c95
 8011c2c:	08011c95 	.word	0x08011c95
 8011c30:	08011c7d 	.word	0x08011c7d
 8011c34:	08011c83 	.word	0x08011c83
 8011c38:	08011c89 	.word	0x08011c89
 8011c3c:	08011c8f 	.word	0x08011c8f
    {
        case SRV_MAC_LINK_CHECK_ANS:
        {
            // cid + Margin + GwCnt
            cidSize = 3;
 8011c40:	2303      	movs	r3, #3
 8011c42:	73fb      	strb	r3, [r7, #15]
            break;
 8011c44:	e027      	b.n	8011c96 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_LINK_ADR_REQ:
        {
            // cid + DataRate_TXPower + ChMask (2) + Redundancy
            cidSize = 5;
 8011c46:	2305      	movs	r3, #5
 8011c48:	73fb      	strb	r3, [r7, #15]
            break;
 8011c4a:	e024      	b.n	8011c96 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DUTY_CYCLE_REQ:
        {
            // cid + DutyCyclePL
            cidSize = 2;
 8011c4c:	2302      	movs	r3, #2
 8011c4e:	73fb      	strb	r3, [r7, #15]
            break;
 8011c50:	e021      	b.n	8011c96 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_PARAM_SETUP_REQ:
        {
            // cid + DLsettings + Frequency (3)
            cidSize = 5;
 8011c52:	2305      	movs	r3, #5
 8011c54:	73fb      	strb	r3, [r7, #15]
            break;
 8011c56:	e01e      	b.n	8011c96 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEV_STATUS_REQ:
        {
            // cid
            cidSize = 1;
 8011c58:	2301      	movs	r3, #1
 8011c5a:	73fb      	strb	r3, [r7, #15]
            break;
 8011c5c:	e01b      	b.n	8011c96 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_NEW_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3) + DrRange
            cidSize = 6;
 8011c5e:	2306      	movs	r3, #6
 8011c60:	73fb      	strb	r3, [r7, #15]
            break;
 8011c62:	e018      	b.n	8011c96 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_RX_TIMING_SETUP_REQ:
        {
            // cid + Settings
            cidSize = 2;
 8011c64:	2302      	movs	r3, #2
 8011c66:	73fb      	strb	r3, [r7, #15]
            break;
 8011c68:	e015      	b.n	8011c96 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_TX_PARAM_SETUP_REQ:
        {
            // cid + EIRP_DwellTime
            cidSize = 2;
 8011c6a:	2302      	movs	r3, #2
 8011c6c:	73fb      	strb	r3, [r7, #15]
            break;
 8011c6e:	e012      	b.n	8011c96 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DL_CHANNEL_REQ:
        {
            // cid + ChIndex + Frequency (3)
            cidSize = 5;
 8011c70:	2305      	movs	r3, #5
 8011c72:	73fb      	strb	r3, [r7, #15]
            break;
 8011c74:	e00f      	b.n	8011c96 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_DEVICE_TIME_ANS:
        {
            // cid + Seconds (4) + Fractional seconds (1)
            cidSize = 6;
 8011c76:	2306      	movs	r3, #6
 8011c78:	73fb      	strb	r3, [r7, #15]
            break;
 8011c7a:	e00c      	b.n	8011c96 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_INFO_ANS:
        {
            // cid
            cidSize = 1;
 8011c7c:	2301      	movs	r3, #1
 8011c7e:	73fb      	strb	r3, [r7, #15]
            break;
 8011c80:	e009      	b.n	8011c96 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_PING_SLOT_CHANNEL_REQ:
        {
            // cid + Frequency (3) + DR
            cidSize = 5;
 8011c82:	2305      	movs	r3, #5
 8011c84:	73fb      	strb	r3, [r7, #15]
            break;
 8011c86:	e006      	b.n	8011c96 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_TIMING_ANS:
        {
            // cid + TimingDelay (2) + Channel
            cidSize = 4;
 8011c88:	2304      	movs	r3, #4
 8011c8a:	73fb      	strb	r3, [r7, #15]
            break;
 8011c8c:	e003      	b.n	8011c96 <LoRaMacCommandsGetCmdSize+0xba>
        }
        case SRV_MAC_BEACON_FREQ_REQ:
        {
            // cid + Frequency (3)
            cidSize = 4;
 8011c8e:	2304      	movs	r3, #4
 8011c90:	73fb      	strb	r3, [r7, #15]
            break;
 8011c92:	e000      	b.n	8011c96 <LoRaMacCommandsGetCmdSize+0xba>
        }
        default:
        {
            // Unknown command. ABORT MAC commands processing
            break;
 8011c94:	bf00      	nop
        }
    }
    return cidSize;
 8011c96:	7bfb      	ldrb	r3, [r7, #15]
}
 8011c98:	4618      	mov	r0, r3
 8011c9a:	3714      	adds	r7, #20
 8011c9c:	46bd      	mov	sp, r7
 8011c9e:	bc80      	pop	{r7}
 8011ca0:	4770      	bx	lr
 8011ca2:	bf00      	nop

08011ca4 <IncreaseBufferPointer>:
 * Module context.
 */
static LoRaMacConfirmQueueCtx_t ConfirmQueueCtx;

static MlmeConfirmQueue_t* IncreaseBufferPointer( MlmeConfirmQueue_t* bufferPointer )
{
 8011ca4:	b480      	push	{r7}
 8011ca6:	b083      	sub	sp, #12
 8011ca8:	af00      	add	r7, sp, #0
 8011caa:	6078      	str	r0, [r7, #4]
    if( bufferPointer == &ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue[LORA_MAC_MLME_CONFIRM_QUEUE_LEN - 1] )
 8011cac:	4b09      	ldr	r3, [pc, #36]	; (8011cd4 <IncreaseBufferPointer+0x30>)
 8011cae:	691b      	ldr	r3, [r3, #16]
 8011cb0:	3310      	adds	r3, #16
 8011cb2:	687a      	ldr	r2, [r7, #4]
 8011cb4:	429a      	cmp	r2, r3
 8011cb6:	d103      	bne.n	8011cc0 <IncreaseBufferPointer+0x1c>
    {
        // Reset to the first element
        bufferPointer = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8011cb8:	4b06      	ldr	r3, [pc, #24]	; (8011cd4 <IncreaseBufferPointer+0x30>)
 8011cba:	691b      	ldr	r3, [r3, #16]
 8011cbc:	607b      	str	r3, [r7, #4]
 8011cbe:	e002      	b.n	8011cc6 <IncreaseBufferPointer+0x22>
    }
    else
    {
        // Increase
        bufferPointer++;
 8011cc0:	687b      	ldr	r3, [r7, #4]
 8011cc2:	3304      	adds	r3, #4
 8011cc4:	607b      	str	r3, [r7, #4]
    }
    return bufferPointer;
 8011cc6:	687b      	ldr	r3, [r7, #4]
}
 8011cc8:	4618      	mov	r0, r3
 8011cca:	370c      	adds	r7, #12
 8011ccc:	46bd      	mov	sp, r7
 8011cce:	bc80      	pop	{r7}
 8011cd0:	4770      	bx	lr
 8011cd2:	bf00      	nop
 8011cd4:	20000c4c 	.word	0x20000c4c

08011cd8 <IsListEmpty>:
    }
    return bufferPointer;
}

static bool IsListEmpty( uint8_t count )
{
 8011cd8:	b480      	push	{r7}
 8011cda:	b083      	sub	sp, #12
 8011cdc:	af00      	add	r7, sp, #0
 8011cde:	4603      	mov	r3, r0
 8011ce0:	71fb      	strb	r3, [r7, #7]
    if( count == 0 )
 8011ce2:	79fb      	ldrb	r3, [r7, #7]
 8011ce4:	2b00      	cmp	r3, #0
 8011ce6:	d101      	bne.n	8011cec <IsListEmpty+0x14>
    {
        return true;
 8011ce8:	2301      	movs	r3, #1
 8011cea:	e000      	b.n	8011cee <IsListEmpty+0x16>
    }
    return false;
 8011cec:	2300      	movs	r3, #0
}
 8011cee:	4618      	mov	r0, r3
 8011cf0:	370c      	adds	r7, #12
 8011cf2:	46bd      	mov	sp, r7
 8011cf4:	bc80      	pop	{r7}
 8011cf6:	4770      	bx	lr

08011cf8 <IsListFull>:

static bool IsListFull( uint8_t count )
{
 8011cf8:	b480      	push	{r7}
 8011cfa:	b083      	sub	sp, #12
 8011cfc:	af00      	add	r7, sp, #0
 8011cfe:	4603      	mov	r3, r0
 8011d00:	71fb      	strb	r3, [r7, #7]
    if( count >= LORA_MAC_MLME_CONFIRM_QUEUE_LEN )
 8011d02:	79fb      	ldrb	r3, [r7, #7]
 8011d04:	2b04      	cmp	r3, #4
 8011d06:	d901      	bls.n	8011d0c <IsListFull+0x14>
    {
        return true;
 8011d08:	2301      	movs	r3, #1
 8011d0a:	e000      	b.n	8011d0e <IsListFull+0x16>
    }
    return false;
 8011d0c:	2300      	movs	r3, #0
}
 8011d0e:	4618      	mov	r0, r3
 8011d10:	370c      	adds	r7, #12
 8011d12:	46bd      	mov	sp, r7
 8011d14:	bc80      	pop	{r7}
 8011d16:	4770      	bx	lr

08011d18 <GetElement>:

static MlmeConfirmQueue_t* GetElement( Mlme_t request, MlmeConfirmQueue_t* bufferStart, MlmeConfirmQueue_t* bufferEnd )
{
 8011d18:	b580      	push	{r7, lr}
 8011d1a:	b086      	sub	sp, #24
 8011d1c:	af00      	add	r7, sp, #0
 8011d1e:	4603      	mov	r3, r0
 8011d20:	60b9      	str	r1, [r7, #8]
 8011d22:	607a      	str	r2, [r7, #4]
 8011d24:	73fb      	strb	r3, [r7, #15]
    MlmeConfirmQueue_t* element = bufferStart;
 8011d26:	68bb      	ldr	r3, [r7, #8]
 8011d28:	617b      	str	r3, [r7, #20]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 8011d2a:	4b13      	ldr	r3, [pc, #76]	; (8011d78 <GetElement+0x60>)
 8011d2c:	691b      	ldr	r3, [r3, #16]
 8011d2e:	7d1b      	ldrb	r3, [r3, #20]
 8011d30:	4618      	mov	r0, r3
 8011d32:	f7ff ffd1 	bl	8011cd8 <IsListEmpty>
 8011d36:	4603      	mov	r3, r0
 8011d38:	2b00      	cmp	r3, #0
 8011d3a:	d001      	beq.n	8011d40 <GetElement+0x28>
    {
        return NULL;
 8011d3c:	2300      	movs	r3, #0
 8011d3e:	e017      	b.n	8011d70 <GetElement+0x58>
    }

    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt; elementCnt++ )
 8011d40:	2300      	movs	r3, #0
 8011d42:	74fb      	strb	r3, [r7, #19]
 8011d44:	e00d      	b.n	8011d62 <GetElement+0x4a>
    {
        if( element->Request == request )
 8011d46:	697b      	ldr	r3, [r7, #20]
 8011d48:	781b      	ldrb	r3, [r3, #0]
 8011d4a:	7bfa      	ldrb	r2, [r7, #15]
 8011d4c:	429a      	cmp	r2, r3
 8011d4e:	d101      	bne.n	8011d54 <GetElement+0x3c>
        {
            // We have found the element
            return element;
 8011d50:	697b      	ldr	r3, [r7, #20]
 8011d52:	e00d      	b.n	8011d70 <GetElement+0x58>
        }
        element = IncreaseBufferPointer( element );
 8011d54:	6978      	ldr	r0, [r7, #20]
 8011d56:	f7ff ffa5 	bl	8011ca4 <IncreaseBufferPointer>
 8011d5a:	6178      	str	r0, [r7, #20]
    for( uint8_t elementCnt = 0; elementCnt < ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt; elementCnt++ )
 8011d5c:	7cfb      	ldrb	r3, [r7, #19]
 8011d5e:	3301      	adds	r3, #1
 8011d60:	74fb      	strb	r3, [r7, #19]
 8011d62:	4b05      	ldr	r3, [pc, #20]	; (8011d78 <GetElement+0x60>)
 8011d64:	691b      	ldr	r3, [r3, #16]
 8011d66:	7d1b      	ldrb	r3, [r3, #20]
 8011d68:	7cfa      	ldrb	r2, [r7, #19]
 8011d6a:	429a      	cmp	r2, r3
 8011d6c:	d3eb      	bcc.n	8011d46 <GetElement+0x2e>
    }

    return NULL;
 8011d6e:	2300      	movs	r3, #0
}
 8011d70:	4618      	mov	r0, r3
 8011d72:	3718      	adds	r7, #24
 8011d74:	46bd      	mov	sp, r7
 8011d76:	bd80      	pop	{r7, pc}
 8011d78:	20000c4c 	.word	0x20000c4c

08011d7c <LoRaMacConfirmQueueInit>:

void LoRaMacConfirmQueueInit( LoRaMacPrimitives_t* primitives, LoRaMacConfirmQueueNvmEvent confirmQueueNvmCtxChanged )
{
 8011d7c:	b580      	push	{r7, lr}
 8011d7e:	b082      	sub	sp, #8
 8011d80:	af00      	add	r7, sp, #0
 8011d82:	6078      	str	r0, [r7, #4]
 8011d84:	6039      	str	r1, [r7, #0]
    ConfirmQueueCtx.Primitives = primitives;
 8011d86:	4a13      	ldr	r2, [pc, #76]	; (8011dd4 <LoRaMacConfirmQueueInit+0x58>)
 8011d88:	687b      	ldr	r3, [r7, #4]
 8011d8a:	6013      	str	r3, [r2, #0]

    // Assign nvm context
    ConfirmQueueCtx.ConfirmQueueNvmCtx = &ConfirmQueueNvmCtx;
 8011d8c:	4b11      	ldr	r3, [pc, #68]	; (8011dd4 <LoRaMacConfirmQueueInit+0x58>)
 8011d8e:	4a12      	ldr	r2, [pc, #72]	; (8011dd8 <LoRaMacConfirmQueueInit+0x5c>)
 8011d90:	611a      	str	r2, [r3, #16]

    // Init counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt = 0;
 8011d92:	4b10      	ldr	r3, [pc, #64]	; (8011dd4 <LoRaMacConfirmQueueInit+0x58>)
 8011d94:	691b      	ldr	r3, [r3, #16]
 8011d96:	2200      	movs	r2, #0
 8011d98:	751a      	strb	r2, [r3, #20]

    // Init buffer
    ConfirmQueueCtx.BufferStart = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8011d9a:	4b0e      	ldr	r3, [pc, #56]	; (8011dd4 <LoRaMacConfirmQueueInit+0x58>)
 8011d9c:	691b      	ldr	r3, [r3, #16]
 8011d9e:	461a      	mov	r2, r3
 8011da0:	4b0c      	ldr	r3, [pc, #48]	; (8011dd4 <LoRaMacConfirmQueueInit+0x58>)
 8011da2:	605a      	str	r2, [r3, #4]
    ConfirmQueueCtx.BufferEnd = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue;
 8011da4:	4b0b      	ldr	r3, [pc, #44]	; (8011dd4 <LoRaMacConfirmQueueInit+0x58>)
 8011da6:	691b      	ldr	r3, [r3, #16]
 8011da8:	461a      	mov	r2, r3
 8011daa:	4b0a      	ldr	r3, [pc, #40]	; (8011dd4 <LoRaMacConfirmQueueInit+0x58>)
 8011dac:	609a      	str	r2, [r3, #8]

    memset1( ( uint8_t* )ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue, 0xFF, sizeof( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueue ) );
 8011dae:	4b09      	ldr	r3, [pc, #36]	; (8011dd4 <LoRaMacConfirmQueueInit+0x58>)
 8011db0:	691b      	ldr	r3, [r3, #16]
 8011db2:	2214      	movs	r2, #20
 8011db4:	21ff      	movs	r1, #255	; 0xff
 8011db6:	4618      	mov	r0, r3
 8011db8:	f003 fd46 	bl	8015848 <memset1>

    // Common status
    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = LORAMAC_EVENT_INFO_STATUS_ERROR;
 8011dbc:	4b05      	ldr	r3, [pc, #20]	; (8011dd4 <LoRaMacConfirmQueueInit+0x58>)
 8011dbe:	691b      	ldr	r3, [r3, #16]
 8011dc0:	2201      	movs	r2, #1
 8011dc2:	755a      	strb	r2, [r3, #21]

    // Assign callback
    ConfirmQueueCtx.LoRaMacConfirmQueueNvmEvent = confirmQueueNvmCtxChanged;
 8011dc4:	4a03      	ldr	r2, [pc, #12]	; (8011dd4 <LoRaMacConfirmQueueInit+0x58>)
 8011dc6:	683b      	ldr	r3, [r7, #0]
 8011dc8:	60d3      	str	r3, [r2, #12]
}
 8011dca:	bf00      	nop
 8011dcc:	3708      	adds	r7, #8
 8011dce:	46bd      	mov	sp, r7
 8011dd0:	bd80      	pop	{r7, pc}
 8011dd2:	bf00      	nop
 8011dd4:	20000c4c 	.word	0x20000c4c
 8011dd8:	20000c34 	.word	0x20000c34

08011ddc <LoRaMacConfirmQueueRestoreNvmCtx>:

bool LoRaMacConfirmQueueRestoreNvmCtx( void* confirmQueueNvmCtx )
{
 8011ddc:	b580      	push	{r7, lr}
 8011dde:	b082      	sub	sp, #8
 8011de0:	af00      	add	r7, sp, #0
 8011de2:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( confirmQueueNvmCtx != NULL )
 8011de4:	687b      	ldr	r3, [r7, #4]
 8011de6:	2b00      	cmp	r3, #0
 8011de8:	d006      	beq.n	8011df8 <LoRaMacConfirmQueueRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&ConfirmQueueNvmCtx, ( uint8_t* ) confirmQueueNvmCtx, sizeof( ConfirmQueueNvmCtx ) );
 8011dea:	2216      	movs	r2, #22
 8011dec:	6879      	ldr	r1, [r7, #4]
 8011dee:	4805      	ldr	r0, [pc, #20]	; (8011e04 <LoRaMacConfirmQueueRestoreNvmCtx+0x28>)
 8011df0:	f003 fcef 	bl	80157d2 <memcpy1>
        return true;
 8011df4:	2301      	movs	r3, #1
 8011df6:	e000      	b.n	8011dfa <LoRaMacConfirmQueueRestoreNvmCtx+0x1e>
    }
    else
    {
        return false;
 8011df8:	2300      	movs	r3, #0
    }
}
 8011dfa:	4618      	mov	r0, r3
 8011dfc:	3708      	adds	r7, #8
 8011dfe:	46bd      	mov	sp, r7
 8011e00:	bd80      	pop	{r7, pc}
 8011e02:	bf00      	nop
 8011e04:	20000c34 	.word	0x20000c34

08011e08 <LoRaMacConfirmQueueGetNvmCtx>:

void* LoRaMacConfirmQueueGetNvmCtx( size_t* confirmQueueNvmCtxSize )
{
 8011e08:	b480      	push	{r7}
 8011e0a:	b083      	sub	sp, #12
 8011e0c:	af00      	add	r7, sp, #0
 8011e0e:	6078      	str	r0, [r7, #4]
    *confirmQueueNvmCtxSize = sizeof( ConfirmQueueNvmCtx );
 8011e10:	687b      	ldr	r3, [r7, #4]
 8011e12:	2216      	movs	r2, #22
 8011e14:	601a      	str	r2, [r3, #0]
    return &ConfirmQueueNvmCtx;
 8011e16:	4b03      	ldr	r3, [pc, #12]	; (8011e24 <LoRaMacConfirmQueueGetNvmCtx+0x1c>)
}
 8011e18:	4618      	mov	r0, r3
 8011e1a:	370c      	adds	r7, #12
 8011e1c:	46bd      	mov	sp, r7
 8011e1e:	bc80      	pop	{r7}
 8011e20:	4770      	bx	lr
 8011e22:	bf00      	nop
 8011e24:	20000c34 	.word	0x20000c34

08011e28 <LoRaMacConfirmQueueAdd>:

bool LoRaMacConfirmQueueAdd( MlmeConfirmQueue_t* mlmeConfirm )
{
 8011e28:	b580      	push	{r7, lr}
 8011e2a:	b082      	sub	sp, #8
 8011e2c:	af00      	add	r7, sp, #0
 8011e2e:	6078      	str	r0, [r7, #4]
    if( IsListFull( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 8011e30:	4b18      	ldr	r3, [pc, #96]	; (8011e94 <LoRaMacConfirmQueueAdd+0x6c>)
 8011e32:	691b      	ldr	r3, [r3, #16]
 8011e34:	7d1b      	ldrb	r3, [r3, #20]
 8011e36:	4618      	mov	r0, r3
 8011e38:	f7ff ff5e 	bl	8011cf8 <IsListFull>
 8011e3c:	4603      	mov	r3, r0
 8011e3e:	2b00      	cmp	r3, #0
 8011e40:	d001      	beq.n	8011e46 <LoRaMacConfirmQueueAdd+0x1e>
    {
        // Protect the buffer against overwrites
        return false;
 8011e42:	2300      	movs	r3, #0
 8011e44:	e021      	b.n	8011e8a <LoRaMacConfirmQueueAdd+0x62>
    }

    // Add the element to the ring buffer
    ConfirmQueueCtx.BufferEnd->Request = mlmeConfirm->Request;
 8011e46:	4b13      	ldr	r3, [pc, #76]	; (8011e94 <LoRaMacConfirmQueueAdd+0x6c>)
 8011e48:	689b      	ldr	r3, [r3, #8]
 8011e4a:	687a      	ldr	r2, [r7, #4]
 8011e4c:	7812      	ldrb	r2, [r2, #0]
 8011e4e:	701a      	strb	r2, [r3, #0]
    ConfirmQueueCtx.BufferEnd->Status = mlmeConfirm->Status;
 8011e50:	4b10      	ldr	r3, [pc, #64]	; (8011e94 <LoRaMacConfirmQueueAdd+0x6c>)
 8011e52:	689b      	ldr	r3, [r3, #8]
 8011e54:	687a      	ldr	r2, [r7, #4]
 8011e56:	7852      	ldrb	r2, [r2, #1]
 8011e58:	705a      	strb	r2, [r3, #1]
    ConfirmQueueCtx.BufferEnd->RestrictCommonReadyToHandle = mlmeConfirm->RestrictCommonReadyToHandle;
 8011e5a:	4b0e      	ldr	r3, [pc, #56]	; (8011e94 <LoRaMacConfirmQueueAdd+0x6c>)
 8011e5c:	689b      	ldr	r3, [r3, #8]
 8011e5e:	687a      	ldr	r2, [r7, #4]
 8011e60:	78d2      	ldrb	r2, [r2, #3]
 8011e62:	70da      	strb	r2, [r3, #3]
    ConfirmQueueCtx.BufferEnd->ReadyToHandle = false;
 8011e64:	4b0b      	ldr	r3, [pc, #44]	; (8011e94 <LoRaMacConfirmQueueAdd+0x6c>)
 8011e66:	689b      	ldr	r3, [r3, #8]
 8011e68:	2200      	movs	r2, #0
 8011e6a:	709a      	strb	r2, [r3, #2]
    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt++;
 8011e6c:	4b09      	ldr	r3, [pc, #36]	; (8011e94 <LoRaMacConfirmQueueAdd+0x6c>)
 8011e6e:	691b      	ldr	r3, [r3, #16]
 8011e70:	7d1a      	ldrb	r2, [r3, #20]
 8011e72:	3201      	adds	r2, #1
 8011e74:	b2d2      	uxtb	r2, r2
 8011e76:	751a      	strb	r2, [r3, #20]
    // Update end pointer
    ConfirmQueueCtx.BufferEnd = IncreaseBufferPointer( ConfirmQueueCtx.BufferEnd );
 8011e78:	4b06      	ldr	r3, [pc, #24]	; (8011e94 <LoRaMacConfirmQueueAdd+0x6c>)
 8011e7a:	689b      	ldr	r3, [r3, #8]
 8011e7c:	4618      	mov	r0, r3
 8011e7e:	f7ff ff11 	bl	8011ca4 <IncreaseBufferPointer>
 8011e82:	4603      	mov	r3, r0
 8011e84:	4a03      	ldr	r2, [pc, #12]	; (8011e94 <LoRaMacConfirmQueueAdd+0x6c>)
 8011e86:	6093      	str	r3, [r2, #8]

    return true;
 8011e88:	2301      	movs	r3, #1
}
 8011e8a:	4618      	mov	r0, r3
 8011e8c:	3708      	adds	r7, #8
 8011e8e:	46bd      	mov	sp, r7
 8011e90:	bd80      	pop	{r7, pc}
 8011e92:	bf00      	nop
 8011e94:	20000c4c 	.word	0x20000c4c

08011e98 <LoRaMacConfirmQueueRemoveFirst>:

    return true;
}

bool LoRaMacConfirmQueueRemoveFirst( void )
{
 8011e98:	b580      	push	{r7, lr}
 8011e9a:	af00      	add	r7, sp, #0
    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 8011e9c:	4b0d      	ldr	r3, [pc, #52]	; (8011ed4 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8011e9e:	691b      	ldr	r3, [r3, #16]
 8011ea0:	7d1b      	ldrb	r3, [r3, #20]
 8011ea2:	4618      	mov	r0, r3
 8011ea4:	f7ff ff18 	bl	8011cd8 <IsListEmpty>
 8011ea8:	4603      	mov	r3, r0
 8011eaa:	2b00      	cmp	r3, #0
 8011eac:	d001      	beq.n	8011eb2 <LoRaMacConfirmQueueRemoveFirst+0x1a>
    {
        return false;
 8011eae:	2300      	movs	r3, #0
 8011eb0:	e00e      	b.n	8011ed0 <LoRaMacConfirmQueueRemoveFirst+0x38>
    }

    // Increase counter
    ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt--;
 8011eb2:	4b08      	ldr	r3, [pc, #32]	; (8011ed4 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8011eb4:	691b      	ldr	r3, [r3, #16]
 8011eb6:	7d1a      	ldrb	r2, [r3, #20]
 8011eb8:	3a01      	subs	r2, #1
 8011eba:	b2d2      	uxtb	r2, r2
 8011ebc:	751a      	strb	r2, [r3, #20]
    // Update start pointer
    ConfirmQueueCtx.BufferStart = IncreaseBufferPointer( ConfirmQueueCtx.BufferStart );
 8011ebe:	4b05      	ldr	r3, [pc, #20]	; (8011ed4 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8011ec0:	685b      	ldr	r3, [r3, #4]
 8011ec2:	4618      	mov	r0, r3
 8011ec4:	f7ff feee 	bl	8011ca4 <IncreaseBufferPointer>
 8011ec8:	4603      	mov	r3, r0
 8011eca:	4a02      	ldr	r2, [pc, #8]	; (8011ed4 <LoRaMacConfirmQueueRemoveFirst+0x3c>)
 8011ecc:	6053      	str	r3, [r2, #4]

    return true;
 8011ece:	2301      	movs	r3, #1
}
 8011ed0:	4618      	mov	r0, r3
 8011ed2:	bd80      	pop	{r7, pc}
 8011ed4:	20000c4c 	.word	0x20000c4c

08011ed8 <LoRaMacConfirmQueueSetStatus>:

void LoRaMacConfirmQueueSetStatus( LoRaMacEventInfoStatus_t status, Mlme_t request )
{
 8011ed8:	b580      	push	{r7, lr}
 8011eda:	b084      	sub	sp, #16
 8011edc:	af00      	add	r7, sp, #0
 8011ede:	4603      	mov	r3, r0
 8011ee0:	460a      	mov	r2, r1
 8011ee2:	71fb      	strb	r3, [r7, #7]
 8011ee4:	4613      	mov	r3, r2
 8011ee6:	71bb      	strb	r3, [r7, #6]
    MlmeConfirmQueue_t* element = NULL;
 8011ee8:	2300      	movs	r3, #0
 8011eea:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 8011eec:	4b10      	ldr	r3, [pc, #64]	; (8011f30 <LoRaMacConfirmQueueSetStatus+0x58>)
 8011eee:	691b      	ldr	r3, [r3, #16]
 8011ef0:	7d1b      	ldrb	r3, [r3, #20]
 8011ef2:	4618      	mov	r0, r3
 8011ef4:	f7ff fef0 	bl	8011cd8 <IsListEmpty>
 8011ef8:	4603      	mov	r3, r0
 8011efa:	f083 0301 	eor.w	r3, r3, #1
 8011efe:	b2db      	uxtb	r3, r3
 8011f00:	2b00      	cmp	r3, #0
 8011f02:	d011      	beq.n	8011f28 <LoRaMacConfirmQueueSetStatus+0x50>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8011f04:	4b0a      	ldr	r3, [pc, #40]	; (8011f30 <LoRaMacConfirmQueueSetStatus+0x58>)
 8011f06:	6859      	ldr	r1, [r3, #4]
 8011f08:	4b09      	ldr	r3, [pc, #36]	; (8011f30 <LoRaMacConfirmQueueSetStatus+0x58>)
 8011f0a:	689a      	ldr	r2, [r3, #8]
 8011f0c:	79bb      	ldrb	r3, [r7, #6]
 8011f0e:	4618      	mov	r0, r3
 8011f10:	f7ff ff02 	bl	8011d18 <GetElement>
 8011f14:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8011f16:	68fb      	ldr	r3, [r7, #12]
 8011f18:	2b00      	cmp	r3, #0
 8011f1a:	d005      	beq.n	8011f28 <LoRaMacConfirmQueueSetStatus+0x50>
        {
            element->Status = status;
 8011f1c:	68fb      	ldr	r3, [r7, #12]
 8011f1e:	79fa      	ldrb	r2, [r7, #7]
 8011f20:	705a      	strb	r2, [r3, #1]
            element->ReadyToHandle = true;
 8011f22:	68fb      	ldr	r3, [r7, #12]
 8011f24:	2201      	movs	r2, #1
 8011f26:	709a      	strb	r2, [r3, #2]
        }
    }
}
 8011f28:	bf00      	nop
 8011f2a:	3710      	adds	r7, #16
 8011f2c:	46bd      	mov	sp, r7
 8011f2e:	bd80      	pop	{r7, pc}
 8011f30:	20000c4c 	.word	0x20000c4c

08011f34 <LoRaMacConfirmQueueGetStatus>:

LoRaMacEventInfoStatus_t LoRaMacConfirmQueueGetStatus( Mlme_t request )
{
 8011f34:	b580      	push	{r7, lr}
 8011f36:	b084      	sub	sp, #16
 8011f38:	af00      	add	r7, sp, #0
 8011f3a:	4603      	mov	r3, r0
 8011f3c:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = NULL;
 8011f3e:	2300      	movs	r3, #0
 8011f40:	60fb      	str	r3, [r7, #12]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 8011f42:	4b10      	ldr	r3, [pc, #64]	; (8011f84 <LoRaMacConfirmQueueGetStatus+0x50>)
 8011f44:	691b      	ldr	r3, [r3, #16]
 8011f46:	7d1b      	ldrb	r3, [r3, #20]
 8011f48:	4618      	mov	r0, r3
 8011f4a:	f7ff fec5 	bl	8011cd8 <IsListEmpty>
 8011f4e:	4603      	mov	r3, r0
 8011f50:	f083 0301 	eor.w	r3, r3, #1
 8011f54:	b2db      	uxtb	r3, r3
 8011f56:	2b00      	cmp	r3, #0
 8011f58:	d00e      	beq.n	8011f78 <LoRaMacConfirmQueueGetStatus+0x44>
    {
        element = GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd );
 8011f5a:	4b0a      	ldr	r3, [pc, #40]	; (8011f84 <LoRaMacConfirmQueueGetStatus+0x50>)
 8011f5c:	6859      	ldr	r1, [r3, #4]
 8011f5e:	4b09      	ldr	r3, [pc, #36]	; (8011f84 <LoRaMacConfirmQueueGetStatus+0x50>)
 8011f60:	689a      	ldr	r2, [r3, #8]
 8011f62:	79fb      	ldrb	r3, [r7, #7]
 8011f64:	4618      	mov	r0, r3
 8011f66:	f7ff fed7 	bl	8011d18 <GetElement>
 8011f6a:	60f8      	str	r0, [r7, #12]
        if( element != NULL )
 8011f6c:	68fb      	ldr	r3, [r7, #12]
 8011f6e:	2b00      	cmp	r3, #0
 8011f70:	d002      	beq.n	8011f78 <LoRaMacConfirmQueueGetStatus+0x44>
        {
            return element->Status;
 8011f72:	68fb      	ldr	r3, [r7, #12]
 8011f74:	785b      	ldrb	r3, [r3, #1]
 8011f76:	e000      	b.n	8011f7a <LoRaMacConfirmQueueGetStatus+0x46>
        }
    }
    return LORAMAC_EVENT_INFO_STATUS_ERROR;
 8011f78:	2301      	movs	r3, #1
}
 8011f7a:	4618      	mov	r0, r3
 8011f7c:	3710      	adds	r7, #16
 8011f7e:	46bd      	mov	sp, r7
 8011f80:	bd80      	pop	{r7, pc}
 8011f82:	bf00      	nop
 8011f84:	20000c4c 	.word	0x20000c4c

08011f88 <LoRaMacConfirmQueueSetStatusCmn>:

void LoRaMacConfirmQueueSetStatusCmn( LoRaMacEventInfoStatus_t status )
{
 8011f88:	b580      	push	{r7, lr}
 8011f8a:	b084      	sub	sp, #16
 8011f8c:	af00      	add	r7, sp, #0
 8011f8e:	4603      	mov	r3, r0
 8011f90:	71fb      	strb	r3, [r7, #7]
    MlmeConfirmQueue_t* element = ConfirmQueueCtx.BufferStart;
 8011f92:	4b16      	ldr	r3, [pc, #88]	; (8011fec <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8011f94:	685b      	ldr	r3, [r3, #4]
 8011f96:	60fb      	str	r3, [r7, #12]

    ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus = status;
 8011f98:	4b14      	ldr	r3, [pc, #80]	; (8011fec <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8011f9a:	691b      	ldr	r3, [r3, #16]
 8011f9c:	79fa      	ldrb	r2, [r7, #7]
 8011f9e:	755a      	strb	r2, [r3, #21]

    if( IsListEmpty( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == false )
 8011fa0:	4b12      	ldr	r3, [pc, #72]	; (8011fec <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8011fa2:	691b      	ldr	r3, [r3, #16]
 8011fa4:	7d1b      	ldrb	r3, [r3, #20]
 8011fa6:	4618      	mov	r0, r3
 8011fa8:	f7ff fe96 	bl	8011cd8 <IsListEmpty>
 8011fac:	4603      	mov	r3, r0
 8011fae:	f083 0301 	eor.w	r3, r3, #1
 8011fb2:	b2db      	uxtb	r3, r3
 8011fb4:	2b00      	cmp	r3, #0
 8011fb6:	d015      	beq.n	8011fe4 <LoRaMacConfirmQueueSetStatusCmn+0x5c>
    {
        do
        {
            element->Status = status;
 8011fb8:	68fb      	ldr	r3, [r7, #12]
 8011fba:	79fa      	ldrb	r2, [r7, #7]
 8011fbc:	705a      	strb	r2, [r3, #1]
            // Set the status if it is allowed to set it with a call to
            // LoRaMacConfirmQueueSetStatusCmn.
            if( element->RestrictCommonReadyToHandle == false )
 8011fbe:	68fb      	ldr	r3, [r7, #12]
 8011fc0:	78db      	ldrb	r3, [r3, #3]
 8011fc2:	f083 0301 	eor.w	r3, r3, #1
 8011fc6:	b2db      	uxtb	r3, r3
 8011fc8:	2b00      	cmp	r3, #0
 8011fca:	d002      	beq.n	8011fd2 <LoRaMacConfirmQueueSetStatusCmn+0x4a>
            {
                element->ReadyToHandle = true;
 8011fcc:	68fb      	ldr	r3, [r7, #12]
 8011fce:	2201      	movs	r2, #1
 8011fd0:	709a      	strb	r2, [r3, #2]
            }
            element = IncreaseBufferPointer( element );
 8011fd2:	68f8      	ldr	r0, [r7, #12]
 8011fd4:	f7ff fe66 	bl	8011ca4 <IncreaseBufferPointer>
 8011fd8:	60f8      	str	r0, [r7, #12]
        }while( element != ConfirmQueueCtx.BufferEnd );
 8011fda:	4b04      	ldr	r3, [pc, #16]	; (8011fec <LoRaMacConfirmQueueSetStatusCmn+0x64>)
 8011fdc:	689b      	ldr	r3, [r3, #8]
 8011fde:	68fa      	ldr	r2, [r7, #12]
 8011fe0:	429a      	cmp	r2, r3
 8011fe2:	d1e9      	bne.n	8011fb8 <LoRaMacConfirmQueueSetStatusCmn+0x30>
    }
}
 8011fe4:	bf00      	nop
 8011fe6:	3710      	adds	r7, #16
 8011fe8:	46bd      	mov	sp, r7
 8011fea:	bd80      	pop	{r7, pc}
 8011fec:	20000c4c 	.word	0x20000c4c

08011ff0 <LoRaMacConfirmQueueIsCmdActive>:
{
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->CommonStatus;
}

bool LoRaMacConfirmQueueIsCmdActive( Mlme_t request )
{
 8011ff0:	b580      	push	{r7, lr}
 8011ff2:	b082      	sub	sp, #8
 8011ff4:	af00      	add	r7, sp, #0
 8011ff6:	4603      	mov	r3, r0
 8011ff8:	71fb      	strb	r3, [r7, #7]
    if( GetElement( request, ConfirmQueueCtx.BufferStart, ConfirmQueueCtx.BufferEnd ) != NULL )
 8011ffa:	4b09      	ldr	r3, [pc, #36]	; (8012020 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8011ffc:	6859      	ldr	r1, [r3, #4]
 8011ffe:	4b08      	ldr	r3, [pc, #32]	; (8012020 <LoRaMacConfirmQueueIsCmdActive+0x30>)
 8012000:	689a      	ldr	r2, [r3, #8]
 8012002:	79fb      	ldrb	r3, [r7, #7]
 8012004:	4618      	mov	r0, r3
 8012006:	f7ff fe87 	bl	8011d18 <GetElement>
 801200a:	4603      	mov	r3, r0
 801200c:	2b00      	cmp	r3, #0
 801200e:	d001      	beq.n	8012014 <LoRaMacConfirmQueueIsCmdActive+0x24>
    {
        return true;
 8012010:	2301      	movs	r3, #1
 8012012:	e000      	b.n	8012016 <LoRaMacConfirmQueueIsCmdActive+0x26>
    }
    return false;
 8012014:	2300      	movs	r3, #0
}
 8012016:	4618      	mov	r0, r3
 8012018:	3708      	adds	r7, #8
 801201a:	46bd      	mov	sp, r7
 801201c:	bd80      	pop	{r7, pc}
 801201e:	bf00      	nop
 8012020:	20000c4c 	.word	0x20000c4c

08012024 <LoRaMacConfirmQueueHandleCb>:

void LoRaMacConfirmQueueHandleCb( MlmeConfirm_t* mlmeConfirm )
{
 8012024:	b580      	push	{r7, lr}
 8012026:	b084      	sub	sp, #16
 8012028:	af00      	add	r7, sp, #0
 801202a:	6078      	str	r0, [r7, #4]
    uint8_t nbElements = ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 801202c:	4b22      	ldr	r3, [pc, #136]	; (80120b8 <LoRaMacConfirmQueueHandleCb+0x94>)
 801202e:	691b      	ldr	r3, [r3, #16]
 8012030:	7d1b      	ldrb	r3, [r3, #20]
 8012032:	73bb      	strb	r3, [r7, #14]
    bool readyToHandle = false;
 8012034:	2300      	movs	r3, #0
 8012036:	737b      	strb	r3, [r7, #13]
    MlmeConfirmQueue_t mlmeConfirmToStore;

    for( uint8_t i = 0; i < nbElements; i++ )
 8012038:	2300      	movs	r3, #0
 801203a:	73fb      	strb	r3, [r7, #15]
 801203c:	e032      	b.n	80120a4 <LoRaMacConfirmQueueHandleCb+0x80>
    {
        mlmeConfirm->MlmeRequest = ConfirmQueueCtx.BufferStart->Request;
 801203e:	4b1e      	ldr	r3, [pc, #120]	; (80120b8 <LoRaMacConfirmQueueHandleCb+0x94>)
 8012040:	685b      	ldr	r3, [r3, #4]
 8012042:	781a      	ldrb	r2, [r3, #0]
 8012044:	687b      	ldr	r3, [r7, #4]
 8012046:	701a      	strb	r2, [r3, #0]
        mlmeConfirm->Status = ConfirmQueueCtx.BufferStart->Status;
 8012048:	4b1b      	ldr	r3, [pc, #108]	; (80120b8 <LoRaMacConfirmQueueHandleCb+0x94>)
 801204a:	685b      	ldr	r3, [r3, #4]
 801204c:	785a      	ldrb	r2, [r3, #1]
 801204e:	687b      	ldr	r3, [r7, #4]
 8012050:	705a      	strb	r2, [r3, #1]
        readyToHandle = ConfirmQueueCtx.BufferStart->ReadyToHandle;
 8012052:	4b19      	ldr	r3, [pc, #100]	; (80120b8 <LoRaMacConfirmQueueHandleCb+0x94>)
 8012054:	685b      	ldr	r3, [r3, #4]
 8012056:	789b      	ldrb	r3, [r3, #2]
 8012058:	737b      	strb	r3, [r7, #13]

        if( readyToHandle == true )
 801205a:	7b7b      	ldrb	r3, [r7, #13]
 801205c:	2b00      	cmp	r3, #0
 801205e:	d005      	beq.n	801206c <LoRaMacConfirmQueueHandleCb+0x48>
        {
            ConfirmQueueCtx.Primitives->MacMlmeConfirm( mlmeConfirm );
 8012060:	4b15      	ldr	r3, [pc, #84]	; (80120b8 <LoRaMacConfirmQueueHandleCb+0x94>)
 8012062:	681b      	ldr	r3, [r3, #0]
 8012064:	689b      	ldr	r3, [r3, #8]
 8012066:	6878      	ldr	r0, [r7, #4]
 8012068:	4798      	blx	r3
 801206a:	e00b      	b.n	8012084 <LoRaMacConfirmQueueHandleCb+0x60>
        }
        else
        {
            // The request is not processed yet. Store the state.
            mlmeConfirmToStore.Request = ConfirmQueueCtx.BufferStart->Request;
 801206c:	4b12      	ldr	r3, [pc, #72]	; (80120b8 <LoRaMacConfirmQueueHandleCb+0x94>)
 801206e:	685b      	ldr	r3, [r3, #4]
 8012070:	781b      	ldrb	r3, [r3, #0]
 8012072:	723b      	strb	r3, [r7, #8]
            mlmeConfirmToStore.Status = ConfirmQueueCtx.BufferStart->Status;
 8012074:	4b10      	ldr	r3, [pc, #64]	; (80120b8 <LoRaMacConfirmQueueHandleCb+0x94>)
 8012076:	685b      	ldr	r3, [r3, #4]
 8012078:	785b      	ldrb	r3, [r3, #1]
 801207a:	727b      	strb	r3, [r7, #9]
            mlmeConfirmToStore.RestrictCommonReadyToHandle = ConfirmQueueCtx.BufferStart->RestrictCommonReadyToHandle;
 801207c:	4b0e      	ldr	r3, [pc, #56]	; (80120b8 <LoRaMacConfirmQueueHandleCb+0x94>)
 801207e:	685b      	ldr	r3, [r3, #4]
 8012080:	78db      	ldrb	r3, [r3, #3]
 8012082:	72fb      	strb	r3, [r7, #11]
        }

        // Increase the pointer afterwards to prevent overwrites
        LoRaMacConfirmQueueRemoveFirst( );
 8012084:	f7ff ff08 	bl	8011e98 <LoRaMacConfirmQueueRemoveFirst>

        if( readyToHandle == false )
 8012088:	7b7b      	ldrb	r3, [r7, #13]
 801208a:	f083 0301 	eor.w	r3, r3, #1
 801208e:	b2db      	uxtb	r3, r3
 8012090:	2b00      	cmp	r3, #0
 8012092:	d004      	beq.n	801209e <LoRaMacConfirmQueueHandleCb+0x7a>
        {
            // Add a request which has not been finished again to the queue
            LoRaMacConfirmQueueAdd( &mlmeConfirmToStore );
 8012094:	f107 0308 	add.w	r3, r7, #8
 8012098:	4618      	mov	r0, r3
 801209a:	f7ff fec5 	bl	8011e28 <LoRaMacConfirmQueueAdd>
    for( uint8_t i = 0; i < nbElements; i++ )
 801209e:	7bfb      	ldrb	r3, [r7, #15]
 80120a0:	3301      	adds	r3, #1
 80120a2:	73fb      	strb	r3, [r7, #15]
 80120a4:	7bfa      	ldrb	r2, [r7, #15]
 80120a6:	7bbb      	ldrb	r3, [r7, #14]
 80120a8:	429a      	cmp	r2, r3
 80120aa:	d3c8      	bcc.n	801203e <LoRaMacConfirmQueueHandleCb+0x1a>
        }
    }
}
 80120ac:	bf00      	nop
 80120ae:	bf00      	nop
 80120b0:	3710      	adds	r7, #16
 80120b2:	46bd      	mov	sp, r7
 80120b4:	bd80      	pop	{r7, pc}
 80120b6:	bf00      	nop
 80120b8:	20000c4c 	.word	0x20000c4c

080120bc <LoRaMacConfirmQueueGetCnt>:

uint8_t LoRaMacConfirmQueueGetCnt( void )
{
 80120bc:	b480      	push	{r7}
 80120be:	af00      	add	r7, sp, #0
    return ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt;
 80120c0:	4b03      	ldr	r3, [pc, #12]	; (80120d0 <LoRaMacConfirmQueueGetCnt+0x14>)
 80120c2:	691b      	ldr	r3, [r3, #16]
 80120c4:	7d1b      	ldrb	r3, [r3, #20]
}
 80120c6:	4618      	mov	r0, r3
 80120c8:	46bd      	mov	sp, r7
 80120ca:	bc80      	pop	{r7}
 80120cc:	4770      	bx	lr
 80120ce:	bf00      	nop
 80120d0:	20000c4c 	.word	0x20000c4c

080120d4 <LoRaMacConfirmQueueIsFull>:

bool LoRaMacConfirmQueueIsFull( void )
{
 80120d4:	b580      	push	{r7, lr}
 80120d6:	af00      	add	r7, sp, #0
    if( IsListFull( ConfirmQueueCtx.ConfirmQueueNvmCtx->MlmeConfirmQueueCnt ) == true )
 80120d8:	4b06      	ldr	r3, [pc, #24]	; (80120f4 <LoRaMacConfirmQueueIsFull+0x20>)
 80120da:	691b      	ldr	r3, [r3, #16]
 80120dc:	7d1b      	ldrb	r3, [r3, #20]
 80120de:	4618      	mov	r0, r3
 80120e0:	f7ff fe0a 	bl	8011cf8 <IsListFull>
 80120e4:	4603      	mov	r3, r0
 80120e6:	2b00      	cmp	r3, #0
 80120e8:	d001      	beq.n	80120ee <LoRaMacConfirmQueueIsFull+0x1a>
    {
        return true;
 80120ea:	2301      	movs	r3, #1
 80120ec:	e000      	b.n	80120f0 <LoRaMacConfirmQueueIsFull+0x1c>
    }
    else
    {
        return false;
 80120ee:	2300      	movs	r3, #0
    }
}
 80120f0:	4618      	mov	r0, r3
 80120f2:	bd80      	pop	{r7, pc}
 80120f4:	20000c4c 	.word	0x20000c4c

080120f8 <PayloadEncrypt>:
 * \param[IN]  size             - Size of data
 * \param[IN/OUT]  buffer       - Data buffer
 * \retval                      - Status of the operation
 */
static LoRaMacCryptoStatus_t PayloadEncrypt( uint8_t* buffer, int16_t size, KeyIdentifier_t keyID, uint32_t address, uint8_t dir, uint32_t frameCounter )
{
 80120f8:	b580      	push	{r7, lr}
 80120fa:	b08e      	sub	sp, #56	; 0x38
 80120fc:	af00      	add	r7, sp, #0
 80120fe:	60f8      	str	r0, [r7, #12]
 8012100:	607b      	str	r3, [r7, #4]
 8012102:	460b      	mov	r3, r1
 8012104:	817b      	strh	r3, [r7, #10]
 8012106:	4613      	mov	r3, r2
 8012108:	727b      	strb	r3, [r7, #9]
    if( buffer == 0 )
 801210a:	68fb      	ldr	r3, [r7, #12]
 801210c:	2b00      	cmp	r3, #0
 801210e:	d101      	bne.n	8012114 <PayloadEncrypt+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8012110:	230a      	movs	r3, #10
 8012112:	e087      	b.n	8012224 <PayloadEncrypt+0x12c>
    }

    uint8_t bufferIndex = 0;
 8012114:	2300      	movs	r3, #0
 8012116:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    uint16_t ctr = 1;
 801211a:	2301      	movs	r3, #1
 801211c:	86bb      	strh	r3, [r7, #52]	; 0x34
    uint8_t sBlock[16] = { 0 };
 801211e:	2300      	movs	r3, #0
 8012120:	623b      	str	r3, [r7, #32]
 8012122:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8012126:	2200      	movs	r2, #0
 8012128:	601a      	str	r2, [r3, #0]
 801212a:	605a      	str	r2, [r3, #4]
 801212c:	609a      	str	r2, [r3, #8]
    uint8_t aBlock[16] = { 0 };
 801212e:	2300      	movs	r3, #0
 8012130:	613b      	str	r3, [r7, #16]
 8012132:	f107 0314 	add.w	r3, r7, #20
 8012136:	2200      	movs	r2, #0
 8012138:	601a      	str	r2, [r3, #0]
 801213a:	605a      	str	r2, [r3, #4]
 801213c:	609a      	str	r2, [r3, #8]

    aBlock[0] = 0x01;
 801213e:	2301      	movs	r3, #1
 8012140:	743b      	strb	r3, [r7, #16]

    aBlock[5] = dir;
 8012142:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8012146:	757b      	strb	r3, [r7, #21]

    aBlock[6] = address & 0xFF;
 8012148:	687b      	ldr	r3, [r7, #4]
 801214a:	b2db      	uxtb	r3, r3
 801214c:	75bb      	strb	r3, [r7, #22]
    aBlock[7] = ( address >> 8 ) & 0xFF;
 801214e:	687b      	ldr	r3, [r7, #4]
 8012150:	0a1b      	lsrs	r3, r3, #8
 8012152:	b2db      	uxtb	r3, r3
 8012154:	75fb      	strb	r3, [r7, #23]
    aBlock[8] = ( address >> 16 ) & 0xFF;
 8012156:	687b      	ldr	r3, [r7, #4]
 8012158:	0c1b      	lsrs	r3, r3, #16
 801215a:	b2db      	uxtb	r3, r3
 801215c:	763b      	strb	r3, [r7, #24]
    aBlock[9] = ( address >> 24 ) & 0xFF;
 801215e:	687b      	ldr	r3, [r7, #4]
 8012160:	0e1b      	lsrs	r3, r3, #24
 8012162:	b2db      	uxtb	r3, r3
 8012164:	767b      	strb	r3, [r7, #25]

    aBlock[10] = frameCounter & 0xFF;
 8012166:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012168:	b2db      	uxtb	r3, r3
 801216a:	76bb      	strb	r3, [r7, #26]
    aBlock[11] = ( frameCounter >> 8 ) & 0xFF;
 801216c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801216e:	0a1b      	lsrs	r3, r3, #8
 8012170:	b2db      	uxtb	r3, r3
 8012172:	76fb      	strb	r3, [r7, #27]
    aBlock[12] = ( frameCounter >> 16 ) & 0xFF;
 8012174:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8012176:	0c1b      	lsrs	r3, r3, #16
 8012178:	b2db      	uxtb	r3, r3
 801217a:	773b      	strb	r3, [r7, #28]
    aBlock[13] = ( frameCounter >> 24 ) & 0xFF;
 801217c:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 801217e:	0e1b      	lsrs	r3, r3, #24
 8012180:	b2db      	uxtb	r3, r3
 8012182:	777b      	strb	r3, [r7, #29]

    while( size > 0 )
 8012184:	e049      	b.n	801221a <PayloadEncrypt+0x122>
    {
        aBlock[15] = ctr & 0xFF;
 8012186:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8012188:	b2db      	uxtb	r3, r3
 801218a:	77fb      	strb	r3, [r7, #31]
        ctr++;
 801218c:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 801218e:	3301      	adds	r3, #1
 8012190:	86bb      	strh	r3, [r7, #52]	; 0x34
        if( SecureElementAesEncrypt( aBlock, 16, keyID, sBlock ) != SECURE_ELEMENT_SUCCESS )
 8012192:	f107 0320 	add.w	r3, r7, #32
 8012196:	7a7a      	ldrb	r2, [r7, #9]
 8012198:	f107 0010 	add.w	r0, r7, #16
 801219c:	2110      	movs	r1, #16
 801219e:	f7f9 f81e 	bl	800b1de <SecureElementAesEncrypt>
 80121a2:	4603      	mov	r3, r0
 80121a4:	2b00      	cmp	r3, #0
 80121a6:	d001      	beq.n	80121ac <PayloadEncrypt+0xb4>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80121a8:	230f      	movs	r3, #15
 80121aa:	e03b      	b.n	8012224 <PayloadEncrypt+0x12c>
        }

        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 80121ac:	2300      	movs	r3, #0
 80121ae:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80121b2:	e01f      	b.n	80121f4 <PayloadEncrypt+0xfc>
        {
            buffer[bufferIndex + i] = buffer[bufferIndex + i] ^ sBlock[i];
 80121b4:	f897 2037 	ldrb.w	r2, [r7, #55]	; 0x37
 80121b8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80121bc:	4413      	add	r3, r2
 80121be:	461a      	mov	r2, r3
 80121c0:	68fb      	ldr	r3, [r7, #12]
 80121c2:	4413      	add	r3, r2
 80121c4:	7819      	ldrb	r1, [r3, #0]
 80121c6:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80121ca:	f107 0238 	add.w	r2, r7, #56	; 0x38
 80121ce:	4413      	add	r3, r2
 80121d0:	f813 2c18 	ldrb.w	r2, [r3, #-24]
 80121d4:	f897 0037 	ldrb.w	r0, [r7, #55]	; 0x37
 80121d8:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80121dc:	4403      	add	r3, r0
 80121de:	4618      	mov	r0, r3
 80121e0:	68fb      	ldr	r3, [r7, #12]
 80121e2:	4403      	add	r3, r0
 80121e4:	404a      	eors	r2, r1
 80121e6:	b2d2      	uxtb	r2, r2
 80121e8:	701a      	strb	r2, [r3, #0]
        for( uint8_t i = 0; i < ( ( size > 16 ) ? 16 : size ); i++ )
 80121ea:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80121ee:	3301      	adds	r3, #1
 80121f0:	f887 3033 	strb.w	r3, [r7, #51]	; 0x33
 80121f4:	f897 3033 	ldrb.w	r3, [r7, #51]	; 0x33
 80121f8:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80121fc:	2a10      	cmp	r2, #16
 80121fe:	bfa8      	it	ge
 8012200:	2210      	movge	r2, #16
 8012202:	b212      	sxth	r2, r2
 8012204:	4293      	cmp	r3, r2
 8012206:	dbd5      	blt.n	80121b4 <PayloadEncrypt+0xbc>
        }
        size -= 16;
 8012208:	897b      	ldrh	r3, [r7, #10]
 801220a:	3b10      	subs	r3, #16
 801220c:	b29b      	uxth	r3, r3
 801220e:	817b      	strh	r3, [r7, #10]
        bufferIndex += 16;
 8012210:	f897 3037 	ldrb.w	r3, [r7, #55]	; 0x37
 8012214:	3310      	adds	r3, #16
 8012216:	f887 3037 	strb.w	r3, [r7, #55]	; 0x37
    while( size > 0 )
 801221a:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 801221e:	2b00      	cmp	r3, #0
 8012220:	dcb1      	bgt.n	8012186 <PayloadEncrypt+0x8e>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8012222:	2300      	movs	r3, #0
}
 8012224:	4618      	mov	r0, r3
 8012226:	3738      	adds	r7, #56	; 0x38
 8012228:	46bd      	mov	sp, r7
 801222a:	bd80      	pop	{r7, pc}

0801222c <PrepareB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[IN/OUT]  b0         - B0 block
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t PrepareB0( uint16_t msgLen, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint8_t* b0 )
{
 801222c:	b490      	push	{r4, r7}
 801222e:	b082      	sub	sp, #8
 8012230:	af00      	add	r7, sp, #0
 8012232:	4604      	mov	r4, r0
 8012234:	4608      	mov	r0, r1
 8012236:	4611      	mov	r1, r2
 8012238:	461a      	mov	r2, r3
 801223a:	4623      	mov	r3, r4
 801223c:	80fb      	strh	r3, [r7, #6]
 801223e:	4603      	mov	r3, r0
 8012240:	717b      	strb	r3, [r7, #5]
 8012242:	460b      	mov	r3, r1
 8012244:	713b      	strb	r3, [r7, #4]
 8012246:	4613      	mov	r3, r2
 8012248:	70fb      	strb	r3, [r7, #3]
    if( b0 == 0 )
 801224a:	69bb      	ldr	r3, [r7, #24]
 801224c:	2b00      	cmp	r3, #0
 801224e:	d101      	bne.n	8012254 <PrepareB0+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8012250:	230a      	movs	r3, #10
 8012252:	e04e      	b.n	80122f2 <PrepareB0+0xc6>
    }

    b0[0] = 0x49;
 8012254:	69bb      	ldr	r3, [r7, #24]
 8012256:	2249      	movs	r2, #73	; 0x49
 8012258:	701a      	strb	r2, [r3, #0]
    }
    else
#endif /* USE_LRWAN_1_1_X_CRYPTO == 1 */
/* ST_WORAROUND_END */
    {
        b0[1] = 0x00;
 801225a:	69bb      	ldr	r3, [r7, #24]
 801225c:	3301      	adds	r3, #1
 801225e:	2200      	movs	r2, #0
 8012260:	701a      	strb	r2, [r3, #0]
        b0[2] = 0x00;
 8012262:	69bb      	ldr	r3, [r7, #24]
 8012264:	3302      	adds	r3, #2
 8012266:	2200      	movs	r2, #0
 8012268:	701a      	strb	r2, [r3, #0]
    }

    b0[3] = 0x00;
 801226a:	69bb      	ldr	r3, [r7, #24]
 801226c:	3303      	adds	r3, #3
 801226e:	2200      	movs	r2, #0
 8012270:	701a      	strb	r2, [r3, #0]
    b0[4] = 0x00;
 8012272:	69bb      	ldr	r3, [r7, #24]
 8012274:	3304      	adds	r3, #4
 8012276:	2200      	movs	r2, #0
 8012278:	701a      	strb	r2, [r3, #0]

    b0[5] = dir;
 801227a:	69bb      	ldr	r3, [r7, #24]
 801227c:	3305      	adds	r3, #5
 801227e:	78fa      	ldrb	r2, [r7, #3]
 8012280:	701a      	strb	r2, [r3, #0]

    b0[6] = devAddr & 0xFF;
 8012282:	69bb      	ldr	r3, [r7, #24]
 8012284:	3306      	adds	r3, #6
 8012286:	693a      	ldr	r2, [r7, #16]
 8012288:	b2d2      	uxtb	r2, r2
 801228a:	701a      	strb	r2, [r3, #0]
    b0[7] = ( devAddr >> 8 ) & 0xFF;
 801228c:	693b      	ldr	r3, [r7, #16]
 801228e:	0a1a      	lsrs	r2, r3, #8
 8012290:	69bb      	ldr	r3, [r7, #24]
 8012292:	3307      	adds	r3, #7
 8012294:	b2d2      	uxtb	r2, r2
 8012296:	701a      	strb	r2, [r3, #0]
    b0[8] = ( devAddr >> 16 ) & 0xFF;
 8012298:	693b      	ldr	r3, [r7, #16]
 801229a:	0c1a      	lsrs	r2, r3, #16
 801229c:	69bb      	ldr	r3, [r7, #24]
 801229e:	3308      	adds	r3, #8
 80122a0:	b2d2      	uxtb	r2, r2
 80122a2:	701a      	strb	r2, [r3, #0]
    b0[9] = ( devAddr >> 24 ) & 0xFF;
 80122a4:	693b      	ldr	r3, [r7, #16]
 80122a6:	0e1a      	lsrs	r2, r3, #24
 80122a8:	69bb      	ldr	r3, [r7, #24]
 80122aa:	3309      	adds	r3, #9
 80122ac:	b2d2      	uxtb	r2, r2
 80122ae:	701a      	strb	r2, [r3, #0]

    b0[10] = fCnt & 0xFF;
 80122b0:	69bb      	ldr	r3, [r7, #24]
 80122b2:	330a      	adds	r3, #10
 80122b4:	697a      	ldr	r2, [r7, #20]
 80122b6:	b2d2      	uxtb	r2, r2
 80122b8:	701a      	strb	r2, [r3, #0]
    b0[11] = ( fCnt >> 8 ) & 0xFF;
 80122ba:	697b      	ldr	r3, [r7, #20]
 80122bc:	0a1a      	lsrs	r2, r3, #8
 80122be:	69bb      	ldr	r3, [r7, #24]
 80122c0:	330b      	adds	r3, #11
 80122c2:	b2d2      	uxtb	r2, r2
 80122c4:	701a      	strb	r2, [r3, #0]
    b0[12] = ( fCnt >> 16 ) & 0xFF;
 80122c6:	697b      	ldr	r3, [r7, #20]
 80122c8:	0c1a      	lsrs	r2, r3, #16
 80122ca:	69bb      	ldr	r3, [r7, #24]
 80122cc:	330c      	adds	r3, #12
 80122ce:	b2d2      	uxtb	r2, r2
 80122d0:	701a      	strb	r2, [r3, #0]
    b0[13] = ( fCnt >> 24 ) & 0xFF;
 80122d2:	697b      	ldr	r3, [r7, #20]
 80122d4:	0e1a      	lsrs	r2, r3, #24
 80122d6:	69bb      	ldr	r3, [r7, #24]
 80122d8:	330d      	adds	r3, #13
 80122da:	b2d2      	uxtb	r2, r2
 80122dc:	701a      	strb	r2, [r3, #0]

    b0[14] = 0x00;
 80122de:	69bb      	ldr	r3, [r7, #24]
 80122e0:	330e      	adds	r3, #14
 80122e2:	2200      	movs	r2, #0
 80122e4:	701a      	strb	r2, [r3, #0]

    b0[15] = msgLen & 0xFF;
 80122e6:	69bb      	ldr	r3, [r7, #24]
 80122e8:	330f      	adds	r3, #15
 80122ea:	88fa      	ldrh	r2, [r7, #6]
 80122ec:	b2d2      	uxtb	r2, r2
 80122ee:	701a      	strb	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 80122f0:	2300      	movs	r3, #0
}
 80122f2:	4618      	mov	r0, r3
 80122f4:	3708      	adds	r7, #8
 80122f6:	46bd      	mov	sp, r7
 80122f8:	bc90      	pop	{r4, r7}
 80122fa:	4770      	bx	lr

080122fc <ComputeCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[OUT] cmac           - Computed cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t ComputeCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t* cmac )
{
 80122fc:	b590      	push	{r4, r7, lr}
 80122fe:	b08b      	sub	sp, #44	; 0x2c
 8012300:	af04      	add	r7, sp, #16
 8012302:	6078      	str	r0, [r7, #4]
 8012304:	4608      	mov	r0, r1
 8012306:	4611      	mov	r1, r2
 8012308:	461a      	mov	r2, r3
 801230a:	4603      	mov	r3, r0
 801230c:	807b      	strh	r3, [r7, #2]
 801230e:	460b      	mov	r3, r1
 8012310:	707b      	strb	r3, [r7, #1]
 8012312:	4613      	mov	r3, r2
 8012314:	703b      	strb	r3, [r7, #0]
    if( ( msg == 0 ) || ( cmac == 0 ) )
 8012316:	687b      	ldr	r3, [r7, #4]
 8012318:	2b00      	cmp	r3, #0
 801231a:	d002      	beq.n	8012322 <ComputeCmacB0+0x26>
 801231c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801231e:	2b00      	cmp	r3, #0
 8012320:	d101      	bne.n	8012326 <ComputeCmacB0+0x2a>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8012322:	230a      	movs	r3, #10
 8012324:	e024      	b.n	8012370 <ComputeCmacB0+0x74>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 8012326:	887b      	ldrh	r3, [r7, #2]
 8012328:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 801232c:	d901      	bls.n	8012332 <ComputeCmacB0+0x36>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 801232e:	230e      	movs	r3, #14
 8012330:	e01e      	b.n	8012370 <ComputeCmacB0+0x74>
    }

    uint8_t micBuff[MIC_BLOCK_BX_SIZE];

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 8012332:	f897 4028 	ldrb.w	r4, [r7, #40]	; 0x28
 8012336:	783a      	ldrb	r2, [r7, #0]
 8012338:	7879      	ldrb	r1, [r7, #1]
 801233a:	8878      	ldrh	r0, [r7, #2]
 801233c:	f107 0308 	add.w	r3, r7, #8
 8012340:	9302      	str	r3, [sp, #8]
 8012342:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8012344:	9301      	str	r3, [sp, #4]
 8012346:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8012348:	9300      	str	r3, [sp, #0]
 801234a:	4623      	mov	r3, r4
 801234c:	f7ff ff6e 	bl	801222c <PrepareB0>

    if( SecureElementComputeAesCmac( micBuff, msg, len, keyID, cmac ) != SECURE_ELEMENT_SUCCESS )
 8012350:	7879      	ldrb	r1, [r7, #1]
 8012352:	887a      	ldrh	r2, [r7, #2]
 8012354:	f107 0008 	add.w	r0, r7, #8
 8012358:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801235a:	9300      	str	r3, [sp, #0]
 801235c:	460b      	mov	r3, r1
 801235e:	6879      	ldr	r1, [r7, #4]
 8012360:	f7f8 fef0 	bl	800b144 <SecureElementComputeAesCmac>
 8012364:	4603      	mov	r3, r0
 8012366:	2b00      	cmp	r3, #0
 8012368:	d001      	beq.n	801236e <ComputeCmacB0+0x72>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801236a:	230f      	movs	r3, #15
 801236c:	e000      	b.n	8012370 <ComputeCmacB0+0x74>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 801236e:	2300      	movs	r3, #0
}
 8012370:	4618      	mov	r0, r3
 8012372:	371c      	adds	r7, #28
 8012374:	46bd      	mov	sp, r7
 8012376:	bd90      	pop	{r4, r7, pc}

08012378 <VerifyCmacB0>:
 * \param[IN]  fCnt           - Frame counter
 * \param[in]  expectedCmac   - Expected cmac
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t VerifyCmacB0( uint8_t* msg, uint16_t len, KeyIdentifier_t keyID, bool isAck, uint8_t dir, uint32_t devAddr, uint32_t fCnt, uint32_t expectedCmac )
{
 8012378:	b590      	push	{r4, r7, lr}
 801237a:	b0cd      	sub	sp, #308	; 0x134
 801237c:	af04      	add	r7, sp, #16
 801237e:	1d3c      	adds	r4, r7, #4
 8012380:	6020      	str	r0, [r4, #0]
 8012382:	460c      	mov	r4, r1
 8012384:	4610      	mov	r0, r2
 8012386:	4619      	mov	r1, r3
 8012388:	1cbb      	adds	r3, r7, #2
 801238a:	4622      	mov	r2, r4
 801238c:	801a      	strh	r2, [r3, #0]
 801238e:	1c7b      	adds	r3, r7, #1
 8012390:	4602      	mov	r2, r0
 8012392:	701a      	strb	r2, [r3, #0]
 8012394:	463b      	mov	r3, r7
 8012396:	460a      	mov	r2, r1
 8012398:	701a      	strb	r2, [r3, #0]
    if( msg == 0 )
 801239a:	1d3b      	adds	r3, r7, #4
 801239c:	681b      	ldr	r3, [r3, #0]
 801239e:	2b00      	cmp	r3, #0
 80123a0:	d101      	bne.n	80123a6 <VerifyCmacB0+0x2e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80123a2:	230a      	movs	r3, #10
 80123a4:	e04b      	b.n	801243e <VerifyCmacB0+0xc6>
    }
    if( len > CRYPTO_MAXMESSAGE_SIZE )
 80123a6:	1cbb      	adds	r3, r7, #2
 80123a8:	881b      	ldrh	r3, [r3, #0]
 80123aa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80123ae:	d901      	bls.n	80123b4 <VerifyCmacB0+0x3c>
    {
        return LORAMAC_CRYPTO_ERROR_BUF_SIZE;
 80123b0:	230e      	movs	r3, #14
 80123b2:	e044      	b.n	801243e <VerifyCmacB0+0xc6>
    }

    uint8_t micBuff[CRYPTO_BUFFER_SIZE];
    memset1( micBuff, 0, CRYPTO_BUFFER_SIZE );
 80123b4:	f107 030c 	add.w	r3, r7, #12
 80123b8:	f44f 7288 	mov.w	r2, #272	; 0x110
 80123bc:	2100      	movs	r1, #0
 80123be:	4618      	mov	r0, r3
 80123c0:	f003 fa42 	bl	8015848 <memset1>

    // Initialize the first Block
    PrepareB0( len, keyID, isAck, dir, devAddr, fCnt, micBuff );
 80123c4:	f897 4130 	ldrb.w	r4, [r7, #304]	; 0x130
 80123c8:	463b      	mov	r3, r7
 80123ca:	781a      	ldrb	r2, [r3, #0]
 80123cc:	1c7b      	adds	r3, r7, #1
 80123ce:	7819      	ldrb	r1, [r3, #0]
 80123d0:	1cbb      	adds	r3, r7, #2
 80123d2:	8818      	ldrh	r0, [r3, #0]
 80123d4:	f107 030c 	add.w	r3, r7, #12
 80123d8:	9302      	str	r3, [sp, #8]
 80123da:	f8d7 3138 	ldr.w	r3, [r7, #312]	; 0x138
 80123de:	9301      	str	r3, [sp, #4]
 80123e0:	f8d7 3134 	ldr.w	r3, [r7, #308]	; 0x134
 80123e4:	9300      	str	r3, [sp, #0]
 80123e6:	4623      	mov	r3, r4
 80123e8:	f7ff ff20 	bl	801222c <PrepareB0>

    // Copy the given data to the mic computation buffer
    memcpy1( ( micBuff + MIC_BLOCK_BX_SIZE ), msg, len );
 80123ec:	f107 030c 	add.w	r3, r7, #12
 80123f0:	3310      	adds	r3, #16
 80123f2:	1cba      	adds	r2, r7, #2
 80123f4:	8812      	ldrh	r2, [r2, #0]
 80123f6:	1d39      	adds	r1, r7, #4
 80123f8:	6809      	ldr	r1, [r1, #0]
 80123fa:	4618      	mov	r0, r3
 80123fc:	f003 f9e9 	bl	80157d2 <memcpy1>

    SecureElementStatus_t retval = SECURE_ELEMENT_ERROR;
 8012400:	2306      	movs	r3, #6
 8012402:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f
    retval = SecureElementVerifyAesCmac( micBuff, ( len + MIC_BLOCK_BX_SIZE ), expectedCmac, keyID );
 8012406:	1cbb      	adds	r3, r7, #2
 8012408:	881b      	ldrh	r3, [r3, #0]
 801240a:	3310      	adds	r3, #16
 801240c:	b299      	uxth	r1, r3
 801240e:	1c7b      	adds	r3, r7, #1
 8012410:	781b      	ldrb	r3, [r3, #0]
 8012412:	f107 000c 	add.w	r0, r7, #12
 8012416:	f8d7 213c 	ldr.w	r2, [r7, #316]	; 0x13c
 801241a:	f7f8 feb1 	bl	800b180 <SecureElementVerifyAesCmac>
 801241e:	4603      	mov	r3, r0
 8012420:	f887 311f 	strb.w	r3, [r7, #287]	; 0x11f

    if( retval == SECURE_ELEMENT_SUCCESS )
 8012424:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8012428:	2b00      	cmp	r3, #0
 801242a:	d101      	bne.n	8012430 <VerifyCmacB0+0xb8>
    {
        return LORAMAC_CRYPTO_SUCCESS;
 801242c:	2300      	movs	r3, #0
 801242e:	e006      	b.n	801243e <VerifyCmacB0+0xc6>
    }
    else if( retval == SECURE_ELEMENT_FAIL_CMAC )
 8012430:	f897 311f 	ldrb.w	r3, [r7, #287]	; 0x11f
 8012434:	2b01      	cmp	r3, #1
 8012436:	d101      	bne.n	801243c <VerifyCmacB0+0xc4>
    {
        return LORAMAC_CRYPTO_FAIL_MIC;
 8012438:	2301      	movs	r3, #1
 801243a:	e000      	b.n	801243e <VerifyCmacB0+0xc6>
    }

    return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801243c:	230f      	movs	r3, #15
}
 801243e:	4618      	mov	r0, r3
 8012440:	f507 7792 	add.w	r7, r7, #292	; 0x124
 8012444:	46bd      	mov	sp, r7
 8012446:	bd90      	pop	{r4, r7, pc}

08012448 <GetKeyAddrItem>:
 * \param[IN]  addrID          - Address identifier
 * \param[OUT] keyItem        - Key item reference
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t GetKeyAddrItem( AddressIdentifier_t addrID, KeyAddr_t** item )
{
 8012448:	b480      	push	{r7}
 801244a:	b085      	sub	sp, #20
 801244c:	af00      	add	r7, sp, #0
 801244e:	4603      	mov	r3, r0
 8012450:	6039      	str	r1, [r7, #0]
 8012452:	71fb      	strb	r3, [r7, #7]
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8012454:	2300      	movs	r3, #0
 8012456:	73fb      	strb	r3, [r7, #15]
 8012458:	e011      	b.n	801247e <GetKeyAddrItem+0x36>
    {
        if( KeyAddrList[i].AddrID == addrID )
 801245a:	7bfb      	ldrb	r3, [r7, #15]
 801245c:	4a0c      	ldr	r2, [pc, #48]	; (8012490 <GetKeyAddrItem+0x48>)
 801245e:	f812 3023 	ldrb.w	r3, [r2, r3, lsl #2]
 8012462:	79fa      	ldrb	r2, [r7, #7]
 8012464:	429a      	cmp	r2, r3
 8012466:	d107      	bne.n	8012478 <GetKeyAddrItem+0x30>
        {
            *item = &( KeyAddrList[i] );
 8012468:	7bfb      	ldrb	r3, [r7, #15]
 801246a:	009b      	lsls	r3, r3, #2
 801246c:	4a08      	ldr	r2, [pc, #32]	; (8012490 <GetKeyAddrItem+0x48>)
 801246e:	441a      	add	r2, r3
 8012470:	683b      	ldr	r3, [r7, #0]
 8012472:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_SUCCESS;
 8012474:	2300      	movs	r3, #0
 8012476:	e006      	b.n	8012486 <GetKeyAddrItem+0x3e>
    for( uint8_t i = 0; i < NUM_OF_SEC_CTX; i++ )
 8012478:	7bfb      	ldrb	r3, [r7, #15]
 801247a:	3301      	adds	r3, #1
 801247c:	73fb      	strb	r3, [r7, #15]
 801247e:	7bfb      	ldrb	r3, [r7, #15]
 8012480:	2b01      	cmp	r3, #1
 8012482:	d9ea      	bls.n	801245a <GetKeyAddrItem+0x12>
        }
    }
    return LORAMAC_CRYPTO_ERROR_INVALID_ADDR_ID;
 8012484:	230c      	movs	r3, #12
}
 8012486:	4618      	mov	r0, r3
 8012488:	3714      	adds	r7, #20
 801248a:	46bd      	mov	sp, r7
 801248c:	bc80      	pop	{r7}
 801248e:	4770      	bx	lr
 8012490:	20000188 	.word	0x20000188

08012494 <DeriveSessionKey10x>:
 * \param[IN]  netID          - Network Identifier
 * \param[IN]  deviceNonce    - Device nonce
 * \retval                    - Status of the operation
 */
static LoRaMacCryptoStatus_t DeriveSessionKey10x( KeyIdentifier_t keyID, uint8_t* joinNonce, uint8_t* netID, uint8_t* devNonce )
{
 8012494:	b580      	push	{r7, lr}
 8012496:	b088      	sub	sp, #32
 8012498:	af00      	add	r7, sp, #0
 801249a:	60b9      	str	r1, [r7, #8]
 801249c:	607a      	str	r2, [r7, #4]
 801249e:	603b      	str	r3, [r7, #0]
 80124a0:	4603      	mov	r3, r0
 80124a2:	73fb      	strb	r3, [r7, #15]
    if( ( joinNonce == 0 ) || ( netID == 0 ) || ( devNonce == 0 ) )
 80124a4:	68bb      	ldr	r3, [r7, #8]
 80124a6:	2b00      	cmp	r3, #0
 80124a8:	d005      	beq.n	80124b6 <DeriveSessionKey10x+0x22>
 80124aa:	687b      	ldr	r3, [r7, #4]
 80124ac:	2b00      	cmp	r3, #0
 80124ae:	d002      	beq.n	80124b6 <DeriveSessionKey10x+0x22>
 80124b0:	683b      	ldr	r3, [r7, #0]
 80124b2:	2b00      	cmp	r3, #0
 80124b4:	d101      	bne.n	80124ba <DeriveSessionKey10x+0x26>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80124b6:	230a      	movs	r3, #10
 80124b8:	e03c      	b.n	8012534 <DeriveSessionKey10x+0xa0>
    }

    uint8_t compBase[16] = { 0 };
 80124ba:	2300      	movs	r3, #0
 80124bc:	613b      	str	r3, [r7, #16]
 80124be:	f107 0314 	add.w	r3, r7, #20
 80124c2:	2200      	movs	r2, #0
 80124c4:	601a      	str	r2, [r3, #0]
 80124c6:	605a      	str	r2, [r3, #4]
 80124c8:	609a      	str	r2, [r3, #8]

    switch( keyID )
 80124ca:	7bfb      	ldrb	r3, [r7, #15]
 80124cc:	2b02      	cmp	r3, #2
 80124ce:	d002      	beq.n	80124d6 <DeriveSessionKey10x+0x42>
 80124d0:	2b03      	cmp	r3, #3
 80124d2:	d003      	beq.n	80124dc <DeriveSessionKey10x+0x48>
 80124d4:	e005      	b.n	80124e2 <DeriveSessionKey10x+0x4e>
        case S_NWK_S_INT_KEY:
        case NWK_S_ENC_KEY:
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        case NWK_S_KEY:
#endif /* USE_LRWAN_1_1_X_CRYPTO */
            compBase[0] = 0x01;
 80124d6:	2301      	movs	r3, #1
 80124d8:	743b      	strb	r3, [r7, #16]
            break;
 80124da:	e004      	b.n	80124e6 <DeriveSessionKey10x+0x52>
        case APP_S_KEY:
            compBase[0] = 0x02;
 80124dc:	2302      	movs	r3, #2
 80124de:	743b      	strb	r3, [r7, #16]
            break;
 80124e0:	e001      	b.n	80124e6 <DeriveSessionKey10x+0x52>
        default:
            return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 80124e2:	230b      	movs	r3, #11
 80124e4:	e026      	b.n	8012534 <DeriveSessionKey10x+0xa0>
    }

    memcpy1( compBase + 1, joinNonce, 3 );
 80124e6:	f107 0310 	add.w	r3, r7, #16
 80124ea:	3301      	adds	r3, #1
 80124ec:	2203      	movs	r2, #3
 80124ee:	68b9      	ldr	r1, [r7, #8]
 80124f0:	4618      	mov	r0, r3
 80124f2:	f003 f96e 	bl	80157d2 <memcpy1>
    memcpy1( compBase + 4, netID, 3 );
 80124f6:	f107 0310 	add.w	r3, r7, #16
 80124fa:	3304      	adds	r3, #4
 80124fc:	2203      	movs	r2, #3
 80124fe:	6879      	ldr	r1, [r7, #4]
 8012500:	4618      	mov	r0, r3
 8012502:	f003 f966 	bl	80157d2 <memcpy1>
    memcpy1( compBase + 7, devNonce, 2 );
 8012506:	f107 0310 	add.w	r3, r7, #16
 801250a:	3307      	adds	r3, #7
 801250c:	2202      	movs	r2, #2
 801250e:	6839      	ldr	r1, [r7, #0]
 8012510:	4618      	mov	r0, r3
 8012512:	f003 f95e 	bl	80157d2 <memcpy1>

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, NWK_KEY, keyID ) != SECURE_ELEMENT_SUCCESS )
 8012516:	4b09      	ldr	r3, [pc, #36]	; (801253c <DeriveSessionKey10x+0xa8>)
 8012518:	6818      	ldr	r0, [r3, #0]
 801251a:	7bfb      	ldrb	r3, [r7, #15]
 801251c:	f107 0110 	add.w	r1, r7, #16
 8012520:	2201      	movs	r2, #1
 8012522:	6800      	ldr	r0, [r0, #0]
 8012524:	f7f8 febc 	bl	800b2a0 <SecureElementDeriveAndStoreKey>
 8012528:	4603      	mov	r3, r0
 801252a:	2b00      	cmp	r3, #0
 801252c:	d001      	beq.n	8012532 <DeriveSessionKey10x+0x9e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 801252e:	230f      	movs	r3, #15
 8012530:	e000      	b.n	8012534 <DeriveSessionKey10x+0xa0>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8012532:	2300      	movs	r3, #0
}
 8012534:	4618      	mov	r0, r3
 8012536:	3720      	adds	r7, #32
 8012538:	46bd      	mov	sp, r7
 801253a:	bd80      	pop	{r7, pc}
 801253c:	20000c60 	.word	0x20000c60

08012540 <GetLastFcntDown>:
 * \param[IN]     lastDown     - Last downlink counter value
 *
 * \retval                     - Status of the operation
 */
static LoRaMacCryptoStatus_t GetLastFcntDown( FCntIdentifier_t fCntID, uint32_t* lastDown )
{
 8012540:	b480      	push	{r7}
 8012542:	b083      	sub	sp, #12
 8012544:	af00      	add	r7, sp, #0
 8012546:	4603      	mov	r3, r0
 8012548:	6039      	str	r1, [r7, #0]
 801254a:	71fb      	strb	r3, [r7, #7]
    if( lastDown == NULL )
 801254c:	683b      	ldr	r3, [r7, #0]
 801254e:	2b00      	cmp	r3, #0
 8012550:	d101      	bne.n	8012556 <GetLastFcntDown+0x16>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8012552:	230a      	movs	r3, #10
 8012554:	e03b      	b.n	80125ce <GetLastFcntDown+0x8e>
    }
    switch( fCntID )
 8012556:	79fb      	ldrb	r3, [r7, #7]
 8012558:	3b01      	subs	r3, #1
 801255a:	2b03      	cmp	r3, #3
 801255c:	d834      	bhi.n	80125c8 <GetLastFcntDown+0x88>
 801255e:	a201      	add	r2, pc, #4	; (adr r2, 8012564 <GetLastFcntDown+0x24>)
 8012560:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012564:	08012575 	.word	0x08012575
 8012568:	0801258d 	.word	0x0801258d
 801256c:	080125a5 	.word	0x080125a5
 8012570:	080125bd 	.word	0x080125bd
    {
        case N_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.NFCntDown;
 8012574:	4b18      	ldr	r3, [pc, #96]	; (80125d8 <GetLastFcntDown+0x98>)
 8012576:	681b      	ldr	r3, [r3, #0]
 8012578:	691a      	ldr	r2, [r3, #16]
 801257a:	683b      	ldr	r3, [r7, #0]
 801257c:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.NFCntDown;
 801257e:	4b16      	ldr	r3, [pc, #88]	; (80125d8 <GetLastFcntDown+0x98>)
 8012580:	681a      	ldr	r2, [r3, #0]
 8012582:	4b15      	ldr	r3, [pc, #84]	; (80125d8 <GetLastFcntDown+0x98>)
 8012584:	681b      	ldr	r3, [r3, #0]
 8012586:	3210      	adds	r2, #16
 8012588:	621a      	str	r2, [r3, #32]
            break;
 801258a:	e01f      	b.n	80125cc <GetLastFcntDown+0x8c>
        case A_FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.AFCntDown;
 801258c:	4b12      	ldr	r3, [pc, #72]	; (80125d8 <GetLastFcntDown+0x98>)
 801258e:	681b      	ldr	r3, [r3, #0]
 8012590:	695a      	ldr	r2, [r3, #20]
 8012592:	683b      	ldr	r3, [r7, #0]
 8012594:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.AFCntDown;
 8012596:	4b10      	ldr	r3, [pc, #64]	; (80125d8 <GetLastFcntDown+0x98>)
 8012598:	681a      	ldr	r2, [r3, #0]
 801259a:	4b0f      	ldr	r3, [pc, #60]	; (80125d8 <GetLastFcntDown+0x98>)
 801259c:	681b      	ldr	r3, [r3, #0]
 801259e:	3214      	adds	r2, #20
 80125a0:	621a      	str	r2, [r3, #32]
            break;
 80125a2:	e013      	b.n	80125cc <GetLastFcntDown+0x8c>
        case FCNT_DOWN:
            *lastDown = CryptoCtx.NvmCtx->FCntList.FCntDown;
 80125a4:	4b0c      	ldr	r3, [pc, #48]	; (80125d8 <GetLastFcntDown+0x98>)
 80125a6:	681b      	ldr	r3, [r3, #0]
 80125a8:	699a      	ldr	r2, [r3, #24]
 80125aa:	683b      	ldr	r3, [r7, #0]
 80125ac:	601a      	str	r2, [r3, #0]
            CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 80125ae:	4b0a      	ldr	r3, [pc, #40]	; (80125d8 <GetLastFcntDown+0x98>)
 80125b0:	681a      	ldr	r2, [r3, #0]
 80125b2:	4b09      	ldr	r3, [pc, #36]	; (80125d8 <GetLastFcntDown+0x98>)
 80125b4:	681b      	ldr	r3, [r3, #0]
 80125b6:	3218      	adds	r2, #24
 80125b8:	621a      	str	r2, [r3, #32]
            break;
 80125ba:	e007      	b.n	80125cc <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_0:
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 80125bc:	4b06      	ldr	r3, [pc, #24]	; (80125d8 <GetLastFcntDown+0x98>)
 80125be:	681b      	ldr	r3, [r3, #0]
 80125c0:	69da      	ldr	r2, [r3, #28]
 80125c2:	683b      	ldr	r3, [r7, #0]
 80125c4:	601a      	str	r2, [r3, #0]
            break;
 80125c6:	e001      	b.n	80125cc <GetLastFcntDown+0x8c>
        case MC_FCNT_DOWN_3:
            *lastDown = CryptoCtx.NvmCtx->FCntList.McFCntDown3;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            return LORAMAC_CRYPTO_FAIL_FCNT_ID;
 80125c8:	2305      	movs	r3, #5
 80125ca:	e000      	b.n	80125ce <GetLastFcntDown+0x8e>
    }
    return LORAMAC_CRYPTO_SUCCESS;
 80125cc:	2300      	movs	r3, #0
}
 80125ce:	4618      	mov	r0, r3
 80125d0:	370c      	adds	r7, #12
 80125d2:	46bd      	mov	sp, r7
 80125d4:	bc80      	pop	{r7}
 80125d6:	4770      	bx	lr
 80125d8:	20000c60 	.word	0x20000c60

080125dc <CheckFCntDown>:
 * \param[IN]     currentDown  - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static bool CheckFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 80125dc:	b580      	push	{r7, lr}
 80125de:	b084      	sub	sp, #16
 80125e0:	af00      	add	r7, sp, #0
 80125e2:	4603      	mov	r3, r0
 80125e4:	6039      	str	r1, [r7, #0]
 80125e6:	71fb      	strb	r3, [r7, #7]
    uint32_t lastDown = 0;
 80125e8:	2300      	movs	r3, #0
 80125ea:	60fb      	str	r3, [r7, #12]
    if( GetLastFcntDown( fCntID, &lastDown ) != LORAMAC_CRYPTO_SUCCESS )
 80125ec:	f107 020c 	add.w	r2, r7, #12
 80125f0:	79fb      	ldrb	r3, [r7, #7]
 80125f2:	4611      	mov	r1, r2
 80125f4:	4618      	mov	r0, r3
 80125f6:	f7ff ffa3 	bl	8012540 <GetLastFcntDown>
 80125fa:	4603      	mov	r3, r0
 80125fc:	2b00      	cmp	r3, #0
 80125fe:	d001      	beq.n	8012604 <CheckFCntDown+0x28>
    {
        return false;
 8012600:	2300      	movs	r3, #0
 8012602:	e00a      	b.n	801261a <CheckFCntDown+0x3e>
    }
    if( ( currentDown > lastDown ) ||
 8012604:	68fb      	ldr	r3, [r7, #12]
 8012606:	683a      	ldr	r2, [r7, #0]
 8012608:	429a      	cmp	r2, r3
 801260a:	d803      	bhi.n	8012614 <CheckFCntDown+0x38>
        // For LoRaWAN 1.0.X only. Allow downlink frames of 0
        ( lastDown == FCNT_DOWN_INITAL_VALUE ) )
 801260c:	68fb      	ldr	r3, [r7, #12]
    if( ( currentDown > lastDown ) ||
 801260e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8012612:	d101      	bne.n	8012618 <CheckFCntDown+0x3c>
    {
        return true;
 8012614:	2301      	movs	r3, #1
 8012616:	e000      	b.n	801261a <CheckFCntDown+0x3e>
    }
    else
    {
        return false;
 8012618:	2300      	movs	r3, #0
    }
}
 801261a:	4618      	mov	r0, r3
 801261c:	3710      	adds	r7, #16
 801261e:	46bd      	mov	sp, r7
 8012620:	bd80      	pop	{r7, pc}
	...

08012624 <UpdateFCntDown>:
 * \param[IN]     currentDown   - Current downlink counter value
 *
 * \retval                     - Status of the operation
 */
static void UpdateFCntDown( FCntIdentifier_t fCntID, uint32_t currentDown )
{
 8012624:	b580      	push	{r7, lr}
 8012626:	b082      	sub	sp, #8
 8012628:	af00      	add	r7, sp, #0
 801262a:	4603      	mov	r3, r0
 801262c:	6039      	str	r1, [r7, #0]
 801262e:	71fb      	strb	r3, [r7, #7]
    switch( fCntID )
 8012630:	79fb      	ldrb	r3, [r7, #7]
 8012632:	3b01      	subs	r3, #1
 8012634:	2b03      	cmp	r3, #3
 8012636:	d81f      	bhi.n	8012678 <UpdateFCntDown+0x54>
 8012638:	a201      	add	r2, pc, #4	; (adr r2, 8012640 <UpdateFCntDown+0x1c>)
 801263a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801263e:	bf00      	nop
 8012640:	08012651 	.word	0x08012651
 8012644:	0801265b 	.word	0x0801265b
 8012648:	08012665 	.word	0x08012665
 801264c:	0801266f 	.word	0x0801266f
    {
        case N_FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.NFCntDown = currentDown;
 8012650:	4b0d      	ldr	r3, [pc, #52]	; (8012688 <UpdateFCntDown+0x64>)
 8012652:	681b      	ldr	r3, [r3, #0]
 8012654:	683a      	ldr	r2, [r7, #0]
 8012656:	611a      	str	r2, [r3, #16]
            break;
 8012658:	e00f      	b.n	801267a <UpdateFCntDown+0x56>
        case A_FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.AFCntDown = currentDown;
 801265a:	4b0b      	ldr	r3, [pc, #44]	; (8012688 <UpdateFCntDown+0x64>)
 801265c:	681b      	ldr	r3, [r3, #0]
 801265e:	683a      	ldr	r2, [r7, #0]
 8012660:	615a      	str	r2, [r3, #20]
            break;
 8012662:	e00a      	b.n	801267a <UpdateFCntDown+0x56>
        case FCNT_DOWN:
            CryptoCtx.NvmCtx->FCntList.FCntDown = currentDown;
 8012664:	4b08      	ldr	r3, [pc, #32]	; (8012688 <UpdateFCntDown+0x64>)
 8012666:	681b      	ldr	r3, [r3, #0]
 8012668:	683a      	ldr	r2, [r7, #0]
 801266a:	619a      	str	r2, [r3, #24]
            break;
 801266c:	e005      	b.n	801267a <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_0:
            CryptoCtx.NvmCtx->FCntList.McFCntDown0 = currentDown;
 801266e:	4b06      	ldr	r3, [pc, #24]	; (8012688 <UpdateFCntDown+0x64>)
 8012670:	681b      	ldr	r3, [r3, #0]
 8012672:	683a      	ldr	r2, [r7, #0]
 8012674:	61da      	str	r2, [r3, #28]
            break;
 8012676:	e000      	b.n	801267a <UpdateFCntDown+0x56>
        case MC_FCNT_DOWN_3:
            CryptoCtx.NvmCtx->FCntList.McFCntDown3 = currentDown;
            break;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
        default:
            break;
 8012678:	bf00      	nop
    }
    CryptoCtx.EventCryptoNvmCtxChanged( );
 801267a:	4b03      	ldr	r3, [pc, #12]	; (8012688 <UpdateFCntDown+0x64>)
 801267c:	685b      	ldr	r3, [r3, #4]
 801267e:	4798      	blx	r3
}
 8012680:	bf00      	nop
 8012682:	3708      	adds	r7, #8
 8012684:	46bd      	mov	sp, r7
 8012686:	bd80      	pop	{r7, pc}
 8012688:	20000c60 	.word	0x20000c60

0801268c <ResetFCnts>:

/*!
 * Resets the frame counters
 */
static void ResetFCnts( void )
{
 801268c:	b580      	push	{r7, lr}
 801268e:	af00      	add	r7, sp, #0

    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 8012690:	4b11      	ldr	r3, [pc, #68]	; (80126d8 <ResetFCnts+0x4c>)
 8012692:	681b      	ldr	r3, [r3, #0]
 8012694:	2200      	movs	r2, #0
 8012696:	60da      	str	r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 8012698:	4b0f      	ldr	r3, [pc, #60]	; (80126d8 <ResetFCnts+0x4c>)
 801269a:	681b      	ldr	r3, [r3, #0]
 801269c:	f04f 32ff 	mov.w	r2, #4294967295
 80126a0:	611a      	str	r2, [r3, #16]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 80126a2:	4b0d      	ldr	r3, [pc, #52]	; (80126d8 <ResetFCnts+0x4c>)
 80126a4:	681b      	ldr	r3, [r3, #0]
 80126a6:	f04f 32ff 	mov.w	r2, #4294967295
 80126aa:	615a      	str	r2, [r3, #20]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 80126ac:	4b0a      	ldr	r3, [pc, #40]	; (80126d8 <ResetFCnts+0x4c>)
 80126ae:	681b      	ldr	r3, [r3, #0]
 80126b0:	f04f 32ff 	mov.w	r2, #4294967295
 80126b4:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->LastDownFCnt = &CryptoCtx.NvmCtx->FCntList.FCntDown;
 80126b6:	4b08      	ldr	r3, [pc, #32]	; (80126d8 <ResetFCnts+0x4c>)
 80126b8:	681a      	ldr	r2, [r3, #0]
 80126ba:	4b07      	ldr	r3, [pc, #28]	; (80126d8 <ResetFCnts+0x4c>)
 80126bc:	681b      	ldr	r3, [r3, #0]
 80126be:	3218      	adds	r2, #24
 80126c0:	621a      	str	r2, [r3, #32]

    CryptoCtx.NvmCtx->FCntList.McFCntDown0 = FCNT_DOWN_INITAL_VALUE;
 80126c2:	4b05      	ldr	r3, [pc, #20]	; (80126d8 <ResetFCnts+0x4c>)
 80126c4:	681b      	ldr	r3, [r3, #0]
 80126c6:	f04f 32ff 	mov.w	r2, #4294967295
 80126ca:	61da      	str	r2, [r3, #28]
#if ( LORAMAC_MAX_MC_CTX > 1 )
    CryptoCtx.NvmCtx->FCntList.McFCntDown1 = FCNT_DOWN_INITAL_VALUE;
    CryptoCtx.NvmCtx->FCntList.McFCntDown2 = FCNT_DOWN_INITAL_VALUE;
    CryptoCtx.NvmCtx->FCntList.McFCntDown3 = FCNT_DOWN_INITAL_VALUE;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
    CryptoCtx.EventCryptoNvmCtxChanged( );
 80126cc:	4b02      	ldr	r3, [pc, #8]	; (80126d8 <ResetFCnts+0x4c>)
 80126ce:	685b      	ldr	r3, [r3, #4]
 80126d0:	4798      	blx	r3
}
 80126d2:	bf00      	nop
 80126d4:	bd80      	pop	{r7, pc}
 80126d6:	bf00      	nop
 80126d8:	20000c60 	.word	0x20000c60

080126dc <DummyCB>:

/*
 * Dummy callback in case if the user provides NULL function pointer
 */
static void DummyCB( void )
{
 80126dc:	b480      	push	{r7}
 80126de:	af00      	add	r7, sp, #0
    return;
 80126e0:	bf00      	nop
}
 80126e2:	46bd      	mov	sp, r7
 80126e4:	bc80      	pop	{r7}
 80126e6:	4770      	bx	lr

080126e8 <LoRaMacCryptoInit>:
/*
 *  API functions
 */

LoRaMacCryptoStatus_t LoRaMacCryptoInit( LoRaMacCryptoNvmEvent cryptoNvmCtxChanged )
{
 80126e8:	b580      	push	{r7, lr}
 80126ea:	b082      	sub	sp, #8
 80126ec:	af00      	add	r7, sp, #0
 80126ee:	6078      	str	r0, [r7, #4]
    // Assign non volatile context
    CryptoCtx.NvmCtx = &NvmCryptoCtx;
 80126f0:	4b15      	ldr	r3, [pc, #84]	; (8012748 <LoRaMacCryptoInit+0x60>)
 80126f2:	4a16      	ldr	r2, [pc, #88]	; (801274c <LoRaMacCryptoInit+0x64>)
 80126f4:	601a      	str	r2, [r3, #0]

    // Assign callback
    if( cryptoNvmCtxChanged != 0 )
 80126f6:	687b      	ldr	r3, [r7, #4]
 80126f8:	2b00      	cmp	r3, #0
 80126fa:	d003      	beq.n	8012704 <LoRaMacCryptoInit+0x1c>
    {
        CryptoCtx.EventCryptoNvmCtxChanged = cryptoNvmCtxChanged;
 80126fc:	4a12      	ldr	r2, [pc, #72]	; (8012748 <LoRaMacCryptoInit+0x60>)
 80126fe:	687b      	ldr	r3, [r7, #4]
 8012700:	6053      	str	r3, [r2, #4]
 8012702:	e002      	b.n	801270a <LoRaMacCryptoInit+0x22>
    }
    else
    {
        CryptoCtx.EventCryptoNvmCtxChanged = DummyCB;
 8012704:	4b10      	ldr	r3, [pc, #64]	; (8012748 <LoRaMacCryptoInit+0x60>)
 8012706:	4a12      	ldr	r2, [pc, #72]	; (8012750 <LoRaMacCryptoInit+0x68>)
 8012708:	605a      	str	r2, [r3, #4]
    }

    // Initialize with default
    memset1( ( uint8_t* )CryptoCtx.NvmCtx, 0, sizeof( LoRaMacCryptoNvmCtx_t ) );
 801270a:	4b0f      	ldr	r3, [pc, #60]	; (8012748 <LoRaMacCryptoInit+0x60>)
 801270c:	681b      	ldr	r3, [r3, #0]
 801270e:	2224      	movs	r2, #36	; 0x24
 8012710:	2100      	movs	r1, #0
 8012712:	4618      	mov	r0, r3
 8012714:	f003 f898 	bl	8015848 <memset1>

    // Set default LoRaWAN version
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Major = 1;
 8012718:	4b0b      	ldr	r3, [pc, #44]	; (8012748 <LoRaMacCryptoInit+0x60>)
 801271a:	681b      	ldr	r3, [r3, #0]
 801271c:	2201      	movs	r2, #1
 801271e:	70da      	strb	r2, [r3, #3]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = 1;
 8012720:	4b09      	ldr	r3, [pc, #36]	; (8012748 <LoRaMacCryptoInit+0x60>)
 8012722:	681b      	ldr	r3, [r3, #0]
 8012724:	2201      	movs	r2, #1
 8012726:	709a      	strb	r2, [r3, #2]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Patch = 1;
 8012728:	4b07      	ldr	r3, [pc, #28]	; (8012748 <LoRaMacCryptoInit+0x60>)
 801272a:	681b      	ldr	r3, [r3, #0]
 801272c:	2201      	movs	r2, #1
 801272e:	705a      	strb	r2, [r3, #1]
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Revision = 0;
 8012730:	4b05      	ldr	r3, [pc, #20]	; (8012748 <LoRaMacCryptoInit+0x60>)
 8012732:	681b      	ldr	r3, [r3, #0]
 8012734:	2200      	movs	r2, #0
 8012736:	701a      	strb	r2, [r3, #0]

    // Reset frame counters
    ResetFCnts( );
 8012738:	f7ff ffa8 	bl	801268c <ResetFCnts>

    return LORAMAC_CRYPTO_SUCCESS;
 801273c:	2300      	movs	r3, #0
}
 801273e:	4618      	mov	r0, r3
 8012740:	3708      	adds	r7, #8
 8012742:	46bd      	mov	sp, r7
 8012744:	bd80      	pop	{r7, pc}
 8012746:	bf00      	nop
 8012748:	20000c60 	.word	0x20000c60
 801274c:	20000c68 	.word	0x20000c68
 8012750:	080126dd 	.word	0x080126dd

08012754 <LoRaMacCryptoSetLrWanVersion>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetLrWanVersion( Version_t version )
{
 8012754:	b480      	push	{r7}
 8012756:	b083      	sub	sp, #12
 8012758:	af00      	add	r7, sp, #0
 801275a:	6078      	str	r0, [r7, #4]
    CryptoCtx.NvmCtx->LrWanVersion = version;
 801275c:	4b04      	ldr	r3, [pc, #16]	; (8012770 <LoRaMacCryptoSetLrWanVersion+0x1c>)
 801275e:	681b      	ldr	r3, [r3, #0]
 8012760:	687a      	ldr	r2, [r7, #4]
 8012762:	601a      	str	r2, [r3, #0]
    return LORAMAC_CRYPTO_SUCCESS;
 8012764:	2300      	movs	r3, #0
}
 8012766:	4618      	mov	r0, r3
 8012768:	370c      	adds	r7, #12
 801276a:	46bd      	mov	sp, r7
 801276c:	bc80      	pop	{r7}
 801276e:	4770      	bx	lr
 8012770:	20000c60 	.word	0x20000c60

08012774 <LoRaMacCryptoRestoreNvmCtx>:

LoRaMacCryptoStatus_t LoRaMacCryptoRestoreNvmCtx( void* cryptoNvmCtx )
{
 8012774:	b580      	push	{r7, lr}
 8012776:	b082      	sub	sp, #8
 8012778:	af00      	add	r7, sp, #0
 801277a:	6078      	str	r0, [r7, #4]
    // Restore module context
    if( cryptoNvmCtx != 0 )
 801277c:	687b      	ldr	r3, [r7, #4]
 801277e:	2b00      	cmp	r3, #0
 8012780:	d006      	beq.n	8012790 <LoRaMacCryptoRestoreNvmCtx+0x1c>
    {
        memcpy1( ( uint8_t* )&NvmCryptoCtx, ( uint8_t* )cryptoNvmCtx, CRYPTO_NVM_CTX_SIZE );
 8012782:	2224      	movs	r2, #36	; 0x24
 8012784:	6879      	ldr	r1, [r7, #4]
 8012786:	4805      	ldr	r0, [pc, #20]	; (801279c <LoRaMacCryptoRestoreNvmCtx+0x28>)
 8012788:	f003 f823 	bl	80157d2 <memcpy1>
        return LORAMAC_CRYPTO_SUCCESS;
 801278c:	2300      	movs	r3, #0
 801278e:	e000      	b.n	8012792 <LoRaMacCryptoRestoreNvmCtx+0x1e>
    }
    else
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8012790:	230a      	movs	r3, #10
    }
}
 8012792:	4618      	mov	r0, r3
 8012794:	3708      	adds	r7, #8
 8012796:	46bd      	mov	sp, r7
 8012798:	bd80      	pop	{r7, pc}
 801279a:	bf00      	nop
 801279c:	20000c68 	.word	0x20000c68

080127a0 <LoRaMacCryptoGetNvmCtx>:

void* LoRaMacCryptoGetNvmCtx( size_t* cryptoNvmCtxSize )
{
 80127a0:	b480      	push	{r7}
 80127a2:	b083      	sub	sp, #12
 80127a4:	af00      	add	r7, sp, #0
 80127a6:	6078      	str	r0, [r7, #4]
    *cryptoNvmCtxSize = CRYPTO_NVM_CTX_SIZE;
 80127a8:	687b      	ldr	r3, [r7, #4]
 80127aa:	2224      	movs	r2, #36	; 0x24
 80127ac:	601a      	str	r2, [r3, #0]
    return &NvmCryptoCtx;
 80127ae:	4b03      	ldr	r3, [pc, #12]	; (80127bc <LoRaMacCryptoGetNvmCtx+0x1c>)
}
 80127b0:	4618      	mov	r0, r3
 80127b2:	370c      	adds	r7, #12
 80127b4:	46bd      	mov	sp, r7
 80127b6:	bc80      	pop	{r7}
 80127b8:	4770      	bx	lr
 80127ba:	bf00      	nop
 80127bc:	20000c68 	.word	0x20000c68

080127c0 <LoRaMacCryptoGetFCntUp>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntUp( uint32_t* currentUp )
{
 80127c0:	b480      	push	{r7}
 80127c2:	b083      	sub	sp, #12
 80127c4:	af00      	add	r7, sp, #0
 80127c6:	6078      	str	r0, [r7, #4]
    if( currentUp == NULL )
 80127c8:	687b      	ldr	r3, [r7, #4]
 80127ca:	2b00      	cmp	r3, #0
 80127cc:	d101      	bne.n	80127d2 <LoRaMacCryptoGetFCntUp+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80127ce:	230a      	movs	r3, #10
 80127d0:	e006      	b.n	80127e0 <LoRaMacCryptoGetFCntUp+0x20>
    }

    *currentUp = CryptoCtx.NvmCtx->FCntList.FCntUp + 1;
 80127d2:	4b06      	ldr	r3, [pc, #24]	; (80127ec <LoRaMacCryptoGetFCntUp+0x2c>)
 80127d4:	681b      	ldr	r3, [r3, #0]
 80127d6:	68db      	ldr	r3, [r3, #12]
 80127d8:	1c5a      	adds	r2, r3, #1
 80127da:	687b      	ldr	r3, [r7, #4]
 80127dc:	601a      	str	r2, [r3, #0]

    return LORAMAC_CRYPTO_SUCCESS;
 80127de:	2300      	movs	r3, #0
}
 80127e0:	4618      	mov	r0, r3
 80127e2:	370c      	adds	r7, #12
 80127e4:	46bd      	mov	sp, r7
 80127e6:	bc80      	pop	{r7}
 80127e8:	4770      	bx	lr
 80127ea:	bf00      	nop
 80127ec:	20000c60 	.word	0x20000c60

080127f0 <LoRaMacCryptoGetFCntDown>:

LoRaMacCryptoStatus_t LoRaMacCryptoGetFCntDown( FCntIdentifier_t fCntID, uint16_t maxFCntGap, uint32_t frameFcnt, uint32_t* currentDown )
{
 80127f0:	b5b0      	push	{r4, r5, r7, lr}
 80127f2:	b088      	sub	sp, #32
 80127f4:	af00      	add	r7, sp, #0
 80127f6:	60ba      	str	r2, [r7, #8]
 80127f8:	607b      	str	r3, [r7, #4]
 80127fa:	4603      	mov	r3, r0
 80127fc:	73fb      	strb	r3, [r7, #15]
 80127fe:	460b      	mov	r3, r1
 8012800:	81bb      	strh	r3, [r7, #12]
    uint32_t lastDown = 0;
 8012802:	2300      	movs	r3, #0
 8012804:	617b      	str	r3, [r7, #20]
    int32_t fCntDiff = 0;
 8012806:	2300      	movs	r3, #0
 8012808:	61fb      	str	r3, [r7, #28]
    LoRaMacCryptoStatus_t cryptoStatus = LORAMAC_CRYPTO_ERROR;
 801280a:	2313      	movs	r3, #19
 801280c:	76fb      	strb	r3, [r7, #27]

    if( currentDown == NULL )
 801280e:	687b      	ldr	r3, [r7, #4]
 8012810:	2b00      	cmp	r3, #0
 8012812:	d101      	bne.n	8012818 <LoRaMacCryptoGetFCntDown+0x28>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8012814:	230a      	movs	r3, #10
 8012816:	e04f      	b.n	80128b8 <LoRaMacCryptoGetFCntDown+0xc8>
    }

    cryptoStatus = GetLastFcntDown( fCntID, &lastDown );
 8012818:	f107 0214 	add.w	r2, r7, #20
 801281c:	7bfb      	ldrb	r3, [r7, #15]
 801281e:	4611      	mov	r1, r2
 8012820:	4618      	mov	r0, r3
 8012822:	f7ff fe8d 	bl	8012540 <GetLastFcntDown>
 8012826:	4603      	mov	r3, r0
 8012828:	76fb      	strb	r3, [r7, #27]
    if( cryptoStatus != LORAMAC_CRYPTO_SUCCESS )
 801282a:	7efb      	ldrb	r3, [r7, #27]
 801282c:	2b00      	cmp	r3, #0
 801282e:	d001      	beq.n	8012834 <LoRaMacCryptoGetFCntDown+0x44>
    {
        return cryptoStatus;
 8012830:	7efb      	ldrb	r3, [r7, #27]
 8012832:	e041      	b.n	80128b8 <LoRaMacCryptoGetFCntDown+0xc8>
    }

    // For LoRaWAN 1.0.X only, allow downlink frames of 0
    if( lastDown == FCNT_DOWN_INITAL_VALUE )
 8012834:	697b      	ldr	r3, [r7, #20]
 8012836:	f1b3 3fff 	cmp.w	r3, #4294967295
 801283a:	d103      	bne.n	8012844 <LoRaMacCryptoGetFCntDown+0x54>
    {
        *currentDown = frameFcnt;
 801283c:	687b      	ldr	r3, [r7, #4]
 801283e:	68ba      	ldr	r2, [r7, #8]
 8012840:	601a      	str	r2, [r3, #0]
 8012842:	e01e      	b.n	8012882 <LoRaMacCryptoGetFCntDown+0x92>
    }
    else
    {
        // Add difference, consider roll-over
        fCntDiff = ( int32_t )( ( int64_t )frameFcnt - ( int64_t )( lastDown & 0x0000FFFF ) );
 8012844:	697b      	ldr	r3, [r7, #20]
 8012846:	b29b      	uxth	r3, r3
 8012848:	68ba      	ldr	r2, [r7, #8]
 801284a:	1ad3      	subs	r3, r2, r3
 801284c:	61fb      	str	r3, [r7, #28]

        if( fCntDiff > 0 )
 801284e:	69fb      	ldr	r3, [r7, #28]
 8012850:	2b00      	cmp	r3, #0
 8012852:	dd05      	ble.n	8012860 <LoRaMacCryptoGetFCntDown+0x70>
        {  // Positive difference
            *currentDown = lastDown + fCntDiff;
 8012854:	697a      	ldr	r2, [r7, #20]
 8012856:	69fb      	ldr	r3, [r7, #28]
 8012858:	441a      	add	r2, r3
 801285a:	687b      	ldr	r3, [r7, #4]
 801285c:	601a      	str	r2, [r3, #0]
 801285e:	e010      	b.n	8012882 <LoRaMacCryptoGetFCntDown+0x92>
        }
        else if( fCntDiff == 0 )
 8012860:	69fb      	ldr	r3, [r7, #28]
 8012862:	2b00      	cmp	r3, #0
 8012864:	d104      	bne.n	8012870 <LoRaMacCryptoGetFCntDown+0x80>
        {  // Duplicate FCnt value, keep the current value.
            *currentDown = lastDown;
 8012866:	697a      	ldr	r2, [r7, #20]
 8012868:	687b      	ldr	r3, [r7, #4]
 801286a:	601a      	str	r2, [r3, #0]
            return LORAMAC_CRYPTO_FAIL_FCNT_DUPLICATED;
 801286c:	2307      	movs	r3, #7
 801286e:	e023      	b.n	80128b8 <LoRaMacCryptoGetFCntDown+0xc8>
        }
        else
        {  // Negative difference, assume a roll-over of one uint16_t
            *currentDown = ( lastDown & 0xFFFF0000 ) + 0x10000 + frameFcnt;
 8012870:	697b      	ldr	r3, [r7, #20]
 8012872:	0c1b      	lsrs	r3, r3, #16
 8012874:	041b      	lsls	r3, r3, #16
 8012876:	68ba      	ldr	r2, [r7, #8]
 8012878:	4413      	add	r3, r2
 801287a:	f503 3280 	add.w	r2, r3, #65536	; 0x10000
 801287e:	687b      	ldr	r3, [r7, #4]
 8012880:	601a      	str	r2, [r3, #0]
        }
    }

    // For LoRaWAN 1.0.X only, check maxFCntGap
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8012882:	4b0f      	ldr	r3, [pc, #60]	; (80128c0 <LoRaMacCryptoGetFCntDown+0xd0>)
 8012884:	681b      	ldr	r3, [r3, #0]
 8012886:	789b      	ldrb	r3, [r3, #2]
 8012888:	2b00      	cmp	r3, #0
 801288a:	d114      	bne.n	80128b6 <LoRaMacCryptoGetFCntDown+0xc6>
    {
        if( ( ( int64_t )*currentDown - ( int64_t )lastDown ) >= maxFCntGap )
 801288c:	687b      	ldr	r3, [r7, #4]
 801288e:	681b      	ldr	r3, [r3, #0]
 8012890:	4618      	mov	r0, r3
 8012892:	f04f 0100 	mov.w	r1, #0
 8012896:	697b      	ldr	r3, [r7, #20]
 8012898:	461a      	mov	r2, r3
 801289a:	f04f 0300 	mov.w	r3, #0
 801289e:	1a84      	subs	r4, r0, r2
 80128a0:	eb61 0503 	sbc.w	r5, r1, r3
 80128a4:	89ba      	ldrh	r2, [r7, #12]
 80128a6:	f04f 0300 	mov.w	r3, #0
 80128aa:	4294      	cmp	r4, r2
 80128ac:	eb75 0303 	sbcs.w	r3, r5, r3
 80128b0:	db01      	blt.n	80128b6 <LoRaMacCryptoGetFCntDown+0xc6>
        {
            return LORAMAC_CRYPTO_FAIL_MAX_GAP_FCNT;
 80128b2:	2308      	movs	r3, #8
 80128b4:	e000      	b.n	80128b8 <LoRaMacCryptoGetFCntDown+0xc8>
        }
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80128b6:	2300      	movs	r3, #0
}
 80128b8:	4618      	mov	r0, r3
 80128ba:	3720      	adds	r7, #32
 80128bc:	46bd      	mov	sp, r7
 80128be:	bdb0      	pop	{r4, r5, r7, pc}
 80128c0:	20000c60 	.word	0x20000c60

080128c4 <LoRaMacCryptoSetMulticastReference>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetMulticastReference( MulticastCtx_t* multicastList )
{
 80128c4:	b480      	push	{r7}
 80128c6:	b083      	sub	sp, #12
 80128c8:	af00      	add	r7, sp, #0
 80128ca:	6078      	str	r0, [r7, #4]
    if( multicastList == NULL )
 80128cc:	687b      	ldr	r3, [r7, #4]
 80128ce:	2b00      	cmp	r3, #0
 80128d0:	d101      	bne.n	80128d6 <LoRaMacCryptoSetMulticastReference+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80128d2:	230a      	movs	r3, #10
 80128d4:	e006      	b.n	80128e4 <LoRaMacCryptoSetMulticastReference+0x20>
    }

    multicastList[0].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown0;
 80128d6:	4b06      	ldr	r3, [pc, #24]	; (80128f0 <LoRaMacCryptoSetMulticastReference+0x2c>)
 80128d8:	681b      	ldr	r3, [r3, #0]
 80128da:	f103 021c 	add.w	r2, r3, #28
 80128de:	687b      	ldr	r3, [r7, #4]
 80128e0:	621a      	str	r2, [r3, #32]
#if ( LORAMAC_MAX_MC_CTX > 1 )
    multicastList[1].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown1;
    multicastList[2].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown2;
    multicastList[3].DownLinkCounter = &CryptoCtx.NvmCtx->FCntList.McFCntDown3;
#endif /* LORAMAC_MAX_MC_CTX > 1 */
    return LORAMAC_CRYPTO_SUCCESS;
 80128e2:	2300      	movs	r3, #0
}
 80128e4:	4618      	mov	r0, r3
 80128e6:	370c      	adds	r7, #12
 80128e8:	46bd      	mov	sp, r7
 80128ea:	bc80      	pop	{r7}
 80128ec:	4770      	bx	lr
 80128ee:	bf00      	nop
 80128f0:	20000c60 	.word	0x20000c60

080128f4 <LoRaMacCryptoSetKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoSetKey( KeyIdentifier_t keyID, uint8_t* key )
{
 80128f4:	b580      	push	{r7, lr}
 80128f6:	b082      	sub	sp, #8
 80128f8:	af00      	add	r7, sp, #0
 80128fa:	4603      	mov	r3, r0
 80128fc:	6039      	str	r1, [r7, #0]
 80128fe:	71fb      	strb	r3, [r7, #7]
    if( SecureElementSetKey( keyID, key ) != SECURE_ELEMENT_SUCCESS )
 8012900:	79fb      	ldrb	r3, [r7, #7]
 8012902:	6839      	ldr	r1, [r7, #0]
 8012904:	4618      	mov	r0, r3
 8012906:	f7f8 fbb9 	bl	800b07c <SecureElementSetKey>
 801290a:	4603      	mov	r3, r0
 801290c:	2b00      	cmp	r3, #0
 801290e:	d001      	beq.n	8012914 <LoRaMacCryptoSetKey+0x20>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8012910:	230f      	movs	r3, #15
 8012912:	e014      	b.n	801293e <LoRaMacCryptoSetKey+0x4a>
    }
    if( keyID == APP_KEY )
 8012914:	79fb      	ldrb	r3, [r7, #7]
 8012916:	2b00      	cmp	r3, #0
 8012918:	d110      	bne.n	801293c <LoRaMacCryptoSetKey+0x48>
    {
        // Derive lifetime keys
        if( LoRaMacCryptoDeriveMcRootKey( keyID ) != LORAMAC_CRYPTO_SUCCESS )
 801291a:	79fb      	ldrb	r3, [r7, #7]
 801291c:	4618      	mov	r0, r3
 801291e:	f000 fa21 	bl	8012d64 <LoRaMacCryptoDeriveMcRootKey>
 8012922:	4603      	mov	r3, r0
 8012924:	2b00      	cmp	r3, #0
 8012926:	d001      	beq.n	801292c <LoRaMacCryptoSetKey+0x38>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8012928:	230f      	movs	r3, #15
 801292a:	e008      	b.n	801293e <LoRaMacCryptoSetKey+0x4a>
        }
        if( LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY ) != LORAMAC_CRYPTO_SUCCESS )
 801292c:	2004      	movs	r0, #4
 801292e:	f000 fa47 	bl	8012dc0 <LoRaMacCryptoDeriveMcKEKey>
 8012932:	4603      	mov	r3, r0
 8012934:	2b00      	cmp	r3, #0
 8012936:	d001      	beq.n	801293c <LoRaMacCryptoSetKey+0x48>
        {
            return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8012938:	230f      	movs	r3, #15
 801293a:	e000      	b.n	801293e <LoRaMacCryptoSetKey+0x4a>
        }
    }
    return LORAMAC_CRYPTO_SUCCESS;
 801293c:	2300      	movs	r3, #0
}
 801293e:	4618      	mov	r0, r3
 8012940:	3708      	adds	r7, #8
 8012942:	46bd      	mov	sp, r7
 8012944:	bd80      	pop	{r7, pc}
	...

08012948 <LoRaMacCryptoPrepareJoinRequest>:

LoRaMacCryptoStatus_t LoRaMacCryptoPrepareJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 8012948:	b580      	push	{r7, lr}
 801294a:	b086      	sub	sp, #24
 801294c:	af02      	add	r7, sp, #8
 801294e:	6078      	str	r0, [r7, #4]
    if( macMsg == 0 )
 8012950:	687b      	ldr	r3, [r7, #4]
 8012952:	2b00      	cmp	r3, #0
 8012954:	d101      	bne.n	801295a <LoRaMacCryptoPrepareJoinRequest+0x12>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8012956:	230a      	movs	r3, #10
 8012958:	e036      	b.n	80129c8 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }
    KeyIdentifier_t micComputationKeyID = NWK_KEY;
 801295a:	2301      	movs	r3, #1
 801295c:	73fb      	strb	r3, [r7, #15]

    // Add device nonce
#if ( USE_RANDOM_DEV_NONCE == 1 )
    uint32_t devNonce = 0;
 801295e:	2300      	movs	r3, #0
 8012960:	60bb      	str	r3, [r7, #8]
    SecureElementRandomNumber( &devNonce );
 8012962:	f107 0308 	add.w	r3, r7, #8
 8012966:	4618      	mov	r0, r3
 8012968:	f7f8 fd62 	bl	800b430 <SecureElementRandomNumber>
    CryptoCtx.NvmCtx->DevNonce = devNonce;
 801296c:	68ba      	ldr	r2, [r7, #8]
 801296e:	4b18      	ldr	r3, [pc, #96]	; (80129d0 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 8012970:	681b      	ldr	r3, [r3, #0]
 8012972:	b292      	uxth	r2, r2
 8012974:	809a      	strh	r2, [r3, #4]
#else
    CryptoCtx.NvmCtx->DevNonce++;
#endif
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8012976:	4b16      	ldr	r3, [pc, #88]	; (80129d0 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 8012978:	685b      	ldr	r3, [r3, #4]
 801297a:	4798      	blx	r3
    macMsg->DevNonce = CryptoCtx.NvmCtx->DevNonce;
 801297c:	4b14      	ldr	r3, [pc, #80]	; (80129d0 <LoRaMacCryptoPrepareJoinRequest+0x88>)
 801297e:	681b      	ldr	r3, [r3, #0]
 8012980:	889a      	ldrh	r2, [r3, #4]
 8012982:	687b      	ldr	r3, [r7, #4]
 8012984:	82da      	strh	r2, [r3, #22]
        return LORAMAC_CRYPTO_ERROR;
    }
#endif

    // Serialize message
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8012986:	6878      	ldr	r0, [r7, #4]
 8012988:	f000 fc01 	bl	801318e <LoRaMacSerializerJoinRequest>
 801298c:	4603      	mov	r3, r0
 801298e:	2b00      	cmp	r3, #0
 8012990:	d001      	beq.n	8012996 <LoRaMacCryptoPrepareJoinRequest+0x4e>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8012992:	2311      	movs	r3, #17
 8012994:	e018      	b.n	80129c8 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    // Compute mic
    if( SecureElementComputeAesCmac( NULL, macMsg->Buffer, ( LORAMAC_JOIN_REQ_MSG_SIZE - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, &macMsg->MIC ) != SECURE_ELEMENT_SUCCESS )
 8012996:	687b      	ldr	r3, [r7, #4]
 8012998:	6819      	ldr	r1, [r3, #0]
 801299a:	687b      	ldr	r3, [r7, #4]
 801299c:	3318      	adds	r3, #24
 801299e:	7bfa      	ldrb	r2, [r7, #15]
 80129a0:	9300      	str	r3, [sp, #0]
 80129a2:	4613      	mov	r3, r2
 80129a4:	2213      	movs	r2, #19
 80129a6:	2000      	movs	r0, #0
 80129a8:	f7f8 fbcc 	bl	800b144 <SecureElementComputeAesCmac>
 80129ac:	4603      	mov	r3, r0
 80129ae:	2b00      	cmp	r3, #0
 80129b0:	d001      	beq.n	80129b6 <LoRaMacCryptoPrepareJoinRequest+0x6e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 80129b2:	230f      	movs	r3, #15
 80129b4:	e008      	b.n	80129c8 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    // Reserialize message to add the MIC
    if( LoRaMacSerializerJoinRequest( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 80129b6:	6878      	ldr	r0, [r7, #4]
 80129b8:	f000 fbe9 	bl	801318e <LoRaMacSerializerJoinRequest>
 80129bc:	4603      	mov	r3, r0
 80129be:	2b00      	cmp	r3, #0
 80129c0:	d001      	beq.n	80129c6 <LoRaMacCryptoPrepareJoinRequest+0x7e>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 80129c2:	2311      	movs	r3, #17
 80129c4:	e000      	b.n	80129c8 <LoRaMacCryptoPrepareJoinRequest+0x80>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 80129c6:	2300      	movs	r3, #0
}
 80129c8:	4618      	mov	r0, r3
 80129ca:	3710      	adds	r7, #16
 80129cc:	46bd      	mov	sp, r7
 80129ce:	bd80      	pop	{r7, pc}
 80129d0:	20000c60 	.word	0x20000c60

080129d4 <LoRaMacCryptoHandleJoinAccept>:
    return LORAMAC_CRYPTO_SUCCESS;
}
#endif

LoRaMacCryptoStatus_t LoRaMacCryptoHandleJoinAccept( JoinReqIdentifier_t joinReqType, uint8_t* joinEUI, LoRaMacMessageJoinAccept_t* macMsg )
{
 80129d4:	b590      	push	{r4, r7, lr}
 80129d6:	b095      	sub	sp, #84	; 0x54
 80129d8:	af04      	add	r7, sp, #16
 80129da:	4603      	mov	r3, r0
 80129dc:	60b9      	str	r1, [r7, #8]
 80129de:	607a      	str	r2, [r7, #4]
 80129e0:	73fb      	strb	r3, [r7, #15]
    if( ( macMsg == 0 ) || ( joinEUI == 0 ) )
 80129e2:	687b      	ldr	r3, [r7, #4]
 80129e4:	2b00      	cmp	r3, #0
 80129e6:	d002      	beq.n	80129ee <LoRaMacCryptoHandleJoinAccept+0x1a>
 80129e8:	68bb      	ldr	r3, [r7, #8]
 80129ea:	2b00      	cmp	r3, #0
 80129ec:	d101      	bne.n	80129f2 <LoRaMacCryptoHandleJoinAccept+0x1e>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 80129ee:	230a      	movs	r3, #10
 80129f0:	e09b      	b.n	8012b2a <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 80129f2:	2313      	movs	r3, #19
 80129f4:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    uint8_t decJoinAccept[LORAMAC_JOIN_ACCEPT_FRAME_MAX_SIZE] = { 0 };
 80129f8:	2300      	movs	r3, #0
 80129fa:	617b      	str	r3, [r7, #20]
 80129fc:	f107 0318 	add.w	r3, r7, #24
 8012a00:	221d      	movs	r2, #29
 8012a02:	2100      	movs	r1, #0
 8012a04:	4618      	mov	r0, r3
 8012a06:	f007 fa53 	bl	8019eb0 <memset>
    uint8_t versionMinor         = 0;
 8012a0a:	2300      	movs	r3, #0
 8012a0c:	74fb      	strb	r3, [r7, #19]
    uint8_t* nonce               = ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce;
 8012a0e:	4b49      	ldr	r3, [pc, #292]	; (8012b34 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8012a10:	681b      	ldr	r3, [r3, #0]
 8012a12:	3304      	adds	r3, #4
 8012a14:	63bb      	str	r3, [r7, #56]	; 0x38
            nonce = ( uint8_t* )&CryptoCtx.NvmCtx->FCntList.RJcount1;
        }
    }
#endif

    if( SecureElementProcessJoinAccept( joinReqType, joinEUI, ( int16_t )*nonce, macMsg->Buffer,
 8012a16:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8012a18:	781b      	ldrb	r3, [r3, #0]
 8012a1a:	b299      	uxth	r1, r3
 8012a1c:	687b      	ldr	r3, [r7, #4]
 8012a1e:	681c      	ldr	r4, [r3, #0]
 8012a20:	687b      	ldr	r3, [r7, #4]
 8012a22:	791b      	ldrb	r3, [r3, #4]
 8012a24:	7bf8      	ldrb	r0, [r7, #15]
 8012a26:	f107 0213 	add.w	r2, r7, #19
 8012a2a:	9202      	str	r2, [sp, #8]
 8012a2c:	f107 0214 	add.w	r2, r7, #20
 8012a30:	9201      	str	r2, [sp, #4]
 8012a32:	9300      	str	r3, [sp, #0]
 8012a34:	4623      	mov	r3, r4
 8012a36:	460a      	mov	r2, r1
 8012a38:	68b9      	ldr	r1, [r7, #8]
 8012a3a:	f7f8 fc7c 	bl	800b336 <SecureElementProcessJoinAccept>
 8012a3e:	4603      	mov	r3, r0
 8012a40:	2b00      	cmp	r3, #0
 8012a42:	d001      	beq.n	8012a48 <LoRaMacCryptoHandleJoinAccept+0x74>
                                        macMsg->BufSize, decJoinAccept,
                                        &versionMinor ) != SECURE_ELEMENT_SUCCESS )
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8012a44:	230f      	movs	r3, #15
 8012a46:	e070      	b.n	8012b2a <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    memcpy1( macMsg->Buffer, decJoinAccept, macMsg->BufSize );
 8012a48:	687b      	ldr	r3, [r7, #4]
 8012a4a:	6818      	ldr	r0, [r3, #0]
 8012a4c:	687b      	ldr	r3, [r7, #4]
 8012a4e:	791b      	ldrb	r3, [r3, #4]
 8012a50:	b29a      	uxth	r2, r3
 8012a52:	f107 0314 	add.w	r3, r7, #20
 8012a56:	4619      	mov	r1, r3
 8012a58:	f002 febb 	bl	80157d2 <memcpy1>

    // Parse the message
    if( LoRaMacParserJoinAccept( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8012a5c:	6878      	ldr	r0, [r7, #4]
 8012a5e:	f000 f9d7 	bl	8012e10 <LoRaMacParserJoinAccept>
 8012a62:	4603      	mov	r3, r0
 8012a64:	2b00      	cmp	r3, #0
 8012a66:	d001      	beq.n	8012a6c <LoRaMacCryptoHandleJoinAccept+0x98>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8012a68:	2310      	movs	r3, #16
 8012a6a:	e05e      	b.n	8012b2a <LoRaMacCryptoHandleJoinAccept+0x156>
            return retval;
        }
    }
#else
    // Operating in LoRaWAN 1.0.x mode
    retval = LoRaMacCryptoDeriveMcRootKey( APP_KEY );
 8012a6c:	2000      	movs	r0, #0
 8012a6e:	f000 f979 	bl	8012d64 <LoRaMacCryptoDeriveMcRootKey>
 8012a72:	4603      	mov	r3, r0
 8012a74:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8012a78:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012a7c:	2b00      	cmp	r3, #0
 8012a7e:	d002      	beq.n	8012a86 <LoRaMacCryptoHandleJoinAccept+0xb2>
    {
        return retval;
 8012a80:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012a84:	e051      	b.n	8012b2a <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    retval = LoRaMacCryptoDeriveMcKEKey( MC_ROOT_KEY );
 8012a86:	2004      	movs	r0, #4
 8012a88:	f000 f99a 	bl	8012dc0 <LoRaMacCryptoDeriveMcKEKey>
 8012a8c:	4603      	mov	r3, r0
 8012a8e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8012a92:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012a96:	2b00      	cmp	r3, #0
 8012a98:	d002      	beq.n	8012aa0 <LoRaMacCryptoHandleJoinAccept+0xcc>
    {
        return retval;
 8012a9a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012a9e:	e044      	b.n	8012b2a <LoRaMacCryptoHandleJoinAccept+0x156>
    }

    retval = DeriveSessionKey10x( APP_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce );
 8012aa0:	687b      	ldr	r3, [r7, #4]
 8012aa2:	1d99      	adds	r1, r3, #6
 8012aa4:	687b      	ldr	r3, [r7, #4]
 8012aa6:	f103 0209 	add.w	r2, r3, #9
 8012aaa:	4b22      	ldr	r3, [pc, #136]	; (8012b34 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8012aac:	681b      	ldr	r3, [r3, #0]
 8012aae:	3304      	adds	r3, #4
 8012ab0:	2003      	movs	r0, #3
 8012ab2:	f7ff fcef 	bl	8012494 <DeriveSessionKey10x>
 8012ab6:	4603      	mov	r3, r0
 8012ab8:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8012abc:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012ac0:	2b00      	cmp	r3, #0
 8012ac2:	d002      	beq.n	8012aca <LoRaMacCryptoHandleJoinAccept+0xf6>
    {
        return retval;
 8012ac4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012ac8:	e02f      	b.n	8012b2a <LoRaMacCryptoHandleJoinAccept+0x156>
    }
    retval = DeriveSessionKey10x( NWK_S_KEY, macMsg->JoinNonce, macMsg->NetID, ( uint8_t* )&CryptoCtx.NvmCtx->DevNonce );
 8012aca:	687b      	ldr	r3, [r7, #4]
 8012acc:	1d99      	adds	r1, r3, #6
 8012ace:	687b      	ldr	r3, [r7, #4]
 8012ad0:	f103 0209 	add.w	r2, r3, #9
 8012ad4:	4b17      	ldr	r3, [pc, #92]	; (8012b34 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8012ad6:	681b      	ldr	r3, [r3, #0]
 8012ad8:	3304      	adds	r3, #4
 8012ada:	2002      	movs	r0, #2
 8012adc:	f7ff fcda 	bl	8012494 <DeriveSessionKey10x>
 8012ae0:	4603      	mov	r3, r0
 8012ae2:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8012ae6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012aea:	2b00      	cmp	r3, #0
 8012aec:	d002      	beq.n	8012af4 <LoRaMacCryptoHandleJoinAccept+0x120>
    {
        return retval;
 8012aee:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8012af2:	e01a      	b.n	8012b2a <LoRaMacCryptoHandleJoinAccept+0x156>
    }
#endif /* USE_LRWAN_1_1_X_CRYPTO */

    // Join-Accept is successfully processed
    // Save LoRaWAN specification version
    CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor = versionMinor;
 8012af4:	4b0f      	ldr	r3, [pc, #60]	; (8012b34 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8012af6:	681b      	ldr	r3, [r3, #0]
 8012af8:	7cfa      	ldrb	r2, [r7, #19]
 8012afa:	709a      	strb	r2, [r3, #2]

    // Reset frame counters
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    CryptoCtx.RJcount0 = 0;
#endif
    CryptoCtx.NvmCtx->FCntList.FCntUp = 0;
 8012afc:	4b0d      	ldr	r3, [pc, #52]	; (8012b34 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8012afe:	681b      	ldr	r3, [r3, #0]
 8012b00:	2200      	movs	r2, #0
 8012b02:	60da      	str	r2, [r3, #12]
    CryptoCtx.NvmCtx->FCntList.FCntDown = FCNT_DOWN_INITAL_VALUE;
 8012b04:	4b0b      	ldr	r3, [pc, #44]	; (8012b34 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8012b06:	681b      	ldr	r3, [r3, #0]
 8012b08:	f04f 32ff 	mov.w	r2, #4294967295
 8012b0c:	619a      	str	r2, [r3, #24]
    CryptoCtx.NvmCtx->FCntList.NFCntDown = FCNT_DOWN_INITAL_VALUE;
 8012b0e:	4b09      	ldr	r3, [pc, #36]	; (8012b34 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8012b10:	681b      	ldr	r3, [r3, #0]
 8012b12:	f04f 32ff 	mov.w	r2, #4294967295
 8012b16:	611a      	str	r2, [r3, #16]
    CryptoCtx.NvmCtx->FCntList.AFCntDown = FCNT_DOWN_INITAL_VALUE;
 8012b18:	4b06      	ldr	r3, [pc, #24]	; (8012b34 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8012b1a:	681b      	ldr	r3, [r3, #0]
 8012b1c:	f04f 32ff 	mov.w	r2, #4294967295
 8012b20:	615a      	str	r2, [r3, #20]

    CryptoCtx.EventCryptoNvmCtxChanged( );
 8012b22:	4b04      	ldr	r3, [pc, #16]	; (8012b34 <LoRaMacCryptoHandleJoinAccept+0x160>)
 8012b24:	685b      	ldr	r3, [r3, #4]
 8012b26:	4798      	blx	r3

    return LORAMAC_CRYPTO_SUCCESS;
 8012b28:	2300      	movs	r3, #0
}
 8012b2a:	4618      	mov	r0, r3
 8012b2c:	3744      	adds	r7, #68	; 0x44
 8012b2e:	46bd      	mov	sp, r7
 8012b30:	bd90      	pop	{r4, r7, pc}
 8012b32:	bf00      	nop
 8012b34:	20000c60 	.word	0x20000c60

08012b38 <LoRaMacCryptoSecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoSecureMessage( uint32_t fCntUp, uint8_t txDr, uint8_t txCh, LoRaMacMessageData_t* macMsg )
{
 8012b38:	b590      	push	{r4, r7, lr}
 8012b3a:	b08b      	sub	sp, #44	; 0x2c
 8012b3c:	af04      	add	r7, sp, #16
 8012b3e:	60f8      	str	r0, [r7, #12]
 8012b40:	607b      	str	r3, [r7, #4]
 8012b42:	460b      	mov	r3, r1
 8012b44:	72fb      	strb	r3, [r7, #11]
 8012b46:	4613      	mov	r3, r2
 8012b48:	72bb      	strb	r3, [r7, #10]
    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8012b4a:	2313      	movs	r3, #19
 8012b4c:	75bb      	strb	r3, [r7, #22]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8012b4e:	2303      	movs	r3, #3
 8012b50:	75fb      	strb	r3, [r7, #23]

    if( macMsg == NULL )
 8012b52:	687b      	ldr	r3, [r7, #4]
 8012b54:	2b00      	cmp	r3, #0
 8012b56:	d101      	bne.n	8012b5c <LoRaMacCryptoSecureMessage+0x24>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8012b58:	230a      	movs	r3, #10
 8012b5a:	e062      	b.n	8012c22 <LoRaMacCryptoSecureMessage+0xea>
    }

    if( fCntUp < CryptoCtx.NvmCtx->FCntList.FCntUp )
 8012b5c:	4b33      	ldr	r3, [pc, #204]	; (8012c2c <LoRaMacCryptoSecureMessage+0xf4>)
 8012b5e:	681b      	ldr	r3, [r3, #0]
 8012b60:	68db      	ldr	r3, [r3, #12]
 8012b62:	68fa      	ldr	r2, [r7, #12]
 8012b64:	429a      	cmp	r2, r3
 8012b66:	d201      	bcs.n	8012b6c <LoRaMacCryptoSecureMessage+0x34>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8012b68:	2306      	movs	r3, #6
 8012b6a:	e05a      	b.n	8012c22 <LoRaMacCryptoSecureMessage+0xea>
    }

    // Encrypt payload
    if( macMsg->FPort == 0 )
 8012b6c:	687b      	ldr	r3, [r7, #4]
 8012b6e:	f893 3020 	ldrb.w	r3, [r3, #32]
 8012b72:	2b00      	cmp	r3, #0
 8012b74:	d101      	bne.n	8012b7a <LoRaMacCryptoSecureMessage+0x42>
    {
        // Use network session key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8012b76:	2302      	movs	r3, #2
 8012b78:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }

    if( fCntUp > CryptoCtx.NvmCtx->FCntList.FCntUp )
 8012b7a:	4b2c      	ldr	r3, [pc, #176]	; (8012c2c <LoRaMacCryptoSecureMessage+0xf4>)
 8012b7c:	681b      	ldr	r3, [r3, #0]
 8012b7e:	68db      	ldr	r3, [r3, #12]
 8012b80:	68fa      	ldr	r2, [r7, #12]
 8012b82:	429a      	cmp	r2, r3
 8012b84:	d916      	bls.n	8012bb4 <LoRaMacCryptoSecureMessage+0x7c>
    {
        retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, macMsg->FHDR.DevAddr, UPLINK, fCntUp );
 8012b86:	687b      	ldr	r3, [r7, #4]
 8012b88:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8012b8a:	687b      	ldr	r3, [r7, #4]
 8012b8c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012b90:	b219      	sxth	r1, r3
 8012b92:	687b      	ldr	r3, [r7, #4]
 8012b94:	689c      	ldr	r4, [r3, #8]
 8012b96:	7dfa      	ldrb	r2, [r7, #23]
 8012b98:	68fb      	ldr	r3, [r7, #12]
 8012b9a:	9301      	str	r3, [sp, #4]
 8012b9c:	2300      	movs	r3, #0
 8012b9e:	9300      	str	r3, [sp, #0]
 8012ba0:	4623      	mov	r3, r4
 8012ba2:	f7ff faa9 	bl	80120f8 <PayloadEncrypt>
 8012ba6:	4603      	mov	r3, r0
 8012ba8:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8012baa:	7dbb      	ldrb	r3, [r7, #22]
 8012bac:	2b00      	cmp	r3, #0
 8012bae:	d001      	beq.n	8012bb4 <LoRaMacCryptoSecureMessage+0x7c>
        {
            return retval;
 8012bb0:	7dbb      	ldrb	r3, [r7, #22]
 8012bb2:	e036      	b.n	8012c22 <LoRaMacCryptoSecureMessage+0xea>
        }
#endif
    }

    // Serialize message
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8012bb4:	6878      	ldr	r0, [r7, #4]
 8012bb6:	f000 fb6c 	bl	8013292 <LoRaMacSerializerData>
 8012bba:	4603      	mov	r3, r0
 8012bbc:	2b00      	cmp	r3, #0
 8012bbe:	d001      	beq.n	8012bc4 <LoRaMacCryptoSecureMessage+0x8c>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8012bc0:	2311      	movs	r3, #17
 8012bc2:	e02e      	b.n	8012c22 <LoRaMacCryptoSecureMessage+0xea>
#endif
    {        // Use network session key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8012bc4:	2302      	movs	r3, #2
 8012bc6:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
        // MIC = cmacF[0..3]
        // The IsAck parameter is every time false since the ConfFCnt field is not used in legacy mode.
        retval = ComputeCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), payloadDecryptionKeyID, false, UPLINK, macMsg->FHDR.DevAddr, fCntUp, &macMsg->MIC );
 8012bc8:	687b      	ldr	r3, [r7, #4]
 8012bca:	6818      	ldr	r0, [r3, #0]
 8012bcc:	687b      	ldr	r3, [r7, #4]
 8012bce:	791b      	ldrb	r3, [r3, #4]
 8012bd0:	b29b      	uxth	r3, r3
 8012bd2:	3b04      	subs	r3, #4
 8012bd4:	b299      	uxth	r1, r3
 8012bd6:	687b      	ldr	r3, [r7, #4]
 8012bd8:	689b      	ldr	r3, [r3, #8]
 8012bda:	687a      	ldr	r2, [r7, #4]
 8012bdc:	322c      	adds	r2, #44	; 0x2c
 8012bde:	7dfc      	ldrb	r4, [r7, #23]
 8012be0:	9203      	str	r2, [sp, #12]
 8012be2:	68fa      	ldr	r2, [r7, #12]
 8012be4:	9202      	str	r2, [sp, #8]
 8012be6:	9301      	str	r3, [sp, #4]
 8012be8:	2300      	movs	r3, #0
 8012bea:	9300      	str	r3, [sp, #0]
 8012bec:	2300      	movs	r3, #0
 8012bee:	4622      	mov	r2, r4
 8012bf0:	f7ff fb84 	bl	80122fc <ComputeCmacB0>
 8012bf4:	4603      	mov	r3, r0
 8012bf6:	75bb      	strb	r3, [r7, #22]
        if( retval != LORAMAC_CRYPTO_SUCCESS )
 8012bf8:	7dbb      	ldrb	r3, [r7, #22]
 8012bfa:	2b00      	cmp	r3, #0
 8012bfc:	d001      	beq.n	8012c02 <LoRaMacCryptoSecureMessage+0xca>
        {
            return retval;
 8012bfe:	7dbb      	ldrb	r3, [r7, #22]
 8012c00:	e00f      	b.n	8012c22 <LoRaMacCryptoSecureMessage+0xea>
        }
    }

    // Re-serialize message to add the MIC
    if( LoRaMacSerializerData( macMsg ) != LORAMAC_SERIALIZER_SUCCESS )
 8012c02:	6878      	ldr	r0, [r7, #4]
 8012c04:	f000 fb45 	bl	8013292 <LoRaMacSerializerData>
 8012c08:	4603      	mov	r3, r0
 8012c0a:	2b00      	cmp	r3, #0
 8012c0c:	d001      	beq.n	8012c12 <LoRaMacCryptoSecureMessage+0xda>
    {
        return LORAMAC_CRYPTO_ERROR_SERIALIZER;
 8012c0e:	2311      	movs	r3, #17
 8012c10:	e007      	b.n	8012c22 <LoRaMacCryptoSecureMessage+0xea>
    }

    CryptoCtx.NvmCtx->FCntList.FCntUp = fCntUp;
 8012c12:	4b06      	ldr	r3, [pc, #24]	; (8012c2c <LoRaMacCryptoSecureMessage+0xf4>)
 8012c14:	681b      	ldr	r3, [r3, #0]
 8012c16:	68fa      	ldr	r2, [r7, #12]
 8012c18:	60da      	str	r2, [r3, #12]
    CryptoCtx.EventCryptoNvmCtxChanged( );
 8012c1a:	4b04      	ldr	r3, [pc, #16]	; (8012c2c <LoRaMacCryptoSecureMessage+0xf4>)
 8012c1c:	685b      	ldr	r3, [r3, #4]
 8012c1e:	4798      	blx	r3

    return LORAMAC_CRYPTO_SUCCESS;
 8012c20:	2300      	movs	r3, #0
}
 8012c22:	4618      	mov	r0, r3
 8012c24:	371c      	adds	r7, #28
 8012c26:	46bd      	mov	sp, r7
 8012c28:	bd90      	pop	{r4, r7, pc}
 8012c2a:	bf00      	nop
 8012c2c:	20000c60 	.word	0x20000c60

08012c30 <LoRaMacCryptoUnsecureMessage>:

LoRaMacCryptoStatus_t LoRaMacCryptoUnsecureMessage( AddressIdentifier_t addrID, uint32_t address, FCntIdentifier_t fCntID, uint32_t fCntDown, LoRaMacMessageData_t* macMsg )
{
 8012c30:	b590      	push	{r4, r7, lr}
 8012c32:	b08b      	sub	sp, #44	; 0x2c
 8012c34:	af04      	add	r7, sp, #16
 8012c36:	60b9      	str	r1, [r7, #8]
 8012c38:	607b      	str	r3, [r7, #4]
 8012c3a:	4603      	mov	r3, r0
 8012c3c:	73fb      	strb	r3, [r7, #15]
 8012c3e:	4613      	mov	r3, r2
 8012c40:	73bb      	strb	r3, [r7, #14]
    if( macMsg == 0 )
 8012c42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012c44:	2b00      	cmp	r3, #0
 8012c46:	d101      	bne.n	8012c4c <LoRaMacCryptoUnsecureMessage+0x1c>
    {
        return LORAMAC_CRYPTO_ERROR_NPE;
 8012c48:	230a      	movs	r3, #10
 8012c4a:	e084      	b.n	8012d56 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    if( CheckFCntDown( fCntID, fCntDown ) == false )
 8012c4c:	7bbb      	ldrb	r3, [r7, #14]
 8012c4e:	6879      	ldr	r1, [r7, #4]
 8012c50:	4618      	mov	r0, r3
 8012c52:	f7ff fcc3 	bl	80125dc <CheckFCntDown>
 8012c56:	4603      	mov	r3, r0
 8012c58:	f083 0301 	eor.w	r3, r3, #1
 8012c5c:	b2db      	uxtb	r3, r3
 8012c5e:	2b00      	cmp	r3, #0
 8012c60:	d001      	beq.n	8012c66 <LoRaMacCryptoUnsecureMessage+0x36>
    {
        return LORAMAC_CRYPTO_FAIL_FCNT_SMALLER;
 8012c62:	2306      	movs	r3, #6
 8012c64:	e077      	b.n	8012d56 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    LoRaMacCryptoStatus_t retval = LORAMAC_CRYPTO_ERROR;
 8012c66:	2313      	movs	r3, #19
 8012c68:	757b      	strb	r3, [r7, #21]
    KeyIdentifier_t payloadDecryptionKeyID = APP_S_KEY;
 8012c6a:	2303      	movs	r3, #3
 8012c6c:	75fb      	strb	r3, [r7, #23]

#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
    KeyIdentifier_t micComputationKeyID = S_NWK_S_INT_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
    KeyIdentifier_t micComputationKeyID = NWK_S_KEY;
 8012c6e:	2302      	movs	r3, #2
 8012c70:	753b      	strb	r3, [r7, #20]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    KeyAddr_t* curItem;

    // Parse the message
    if( LoRaMacParserData( macMsg ) != LORAMAC_PARSER_SUCCESS )
 8012c72:	6ab8      	ldr	r0, [r7, #40]	; 0x28
 8012c74:	f000 f997 	bl	8012fa6 <LoRaMacParserData>
 8012c78:	4603      	mov	r3, r0
 8012c7a:	2b00      	cmp	r3, #0
 8012c7c:	d001      	beq.n	8012c82 <LoRaMacCryptoUnsecureMessage+0x52>
    {
        return LORAMAC_CRYPTO_ERROR_PARSER;
 8012c7e:	2310      	movs	r3, #16
 8012c80:	e069      	b.n	8012d56 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Determine current security context
    retval = GetKeyAddrItem( addrID, &curItem );
 8012c82:	f107 0210 	add.w	r2, r7, #16
 8012c86:	7bfb      	ldrb	r3, [r7, #15]
 8012c88:	4611      	mov	r1, r2
 8012c8a:	4618      	mov	r0, r3
 8012c8c:	f7ff fbdc 	bl	8012448 <GetKeyAddrItem>
 8012c90:	4603      	mov	r3, r0
 8012c92:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8012c94:	7d7b      	ldrb	r3, [r7, #21]
 8012c96:	2b00      	cmp	r3, #0
 8012c98:	d001      	beq.n	8012c9e <LoRaMacCryptoUnsecureMessage+0x6e>
    {
        return retval;
 8012c9a:	7d7b      	ldrb	r3, [r7, #21]
 8012c9c:	e05b      	b.n	8012d56 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    payloadDecryptionKeyID = curItem->AppSkey;
 8012c9e:	693b      	ldr	r3, [r7, #16]
 8012ca0:	785b      	ldrb	r3, [r3, #1]
 8012ca2:	75fb      	strb	r3, [r7, #23]
    micComputationKeyID = curItem->NwkSkey;
 8012ca4:	693b      	ldr	r3, [r7, #16]
 8012ca6:	789b      	ldrb	r3, [r3, #2]
 8012ca8:	753b      	strb	r3, [r7, #20]

    // Check if it is our address
    if( address != macMsg->FHDR.DevAddr )
 8012caa:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012cac:	689b      	ldr	r3, [r3, #8]
 8012cae:	68ba      	ldr	r2, [r7, #8]
 8012cb0:	429a      	cmp	r2, r3
 8012cb2:	d001      	beq.n	8012cb8 <LoRaMacCryptoUnsecureMessage+0x88>
    {
        return LORAMAC_CRYPTO_FAIL_ADDRESS;
 8012cb4:	2302      	movs	r3, #2
 8012cb6:	e04e      	b.n	8012d56 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Compute mic
    bool isAck = macMsg->FHDR.FCtrl.Bits.Ack;
 8012cb8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012cba:	7b1b      	ldrb	r3, [r3, #12]
 8012cbc:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8012cc0:	b2db      	uxtb	r3, r3
 8012cc2:	2b00      	cmp	r3, #0
 8012cc4:	bf14      	ite	ne
 8012cc6:	2301      	movne	r3, #1
 8012cc8:	2300      	moveq	r3, #0
 8012cca:	75bb      	strb	r3, [r7, #22]
    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 0 )
 8012ccc:	4b24      	ldr	r3, [pc, #144]	; (8012d60 <LoRaMacCryptoUnsecureMessage+0x130>)
 8012cce:	681b      	ldr	r3, [r3, #0]
 8012cd0:	789b      	ldrb	r3, [r3, #2]
 8012cd2:	2b00      	cmp	r3, #0
 8012cd4:	d101      	bne.n	8012cda <LoRaMacCryptoUnsecureMessage+0xaa>
    {
        // In legacy mode the IsAck parameter is forced to be false since the ConfFCnt field is not used.
        isAck = false;
 8012cd6:	2300      	movs	r3, #0
 8012cd8:	75bb      	strb	r3, [r7, #22]
    }

    // Verify mic
    retval = VerifyCmacB0( macMsg->Buffer, ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ), micComputationKeyID, isAck, DOWNLINK, address, fCntDown, macMsg->MIC );
 8012cda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012cdc:	6818      	ldr	r0, [r3, #0]
 8012cde:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012ce0:	791b      	ldrb	r3, [r3, #4]
 8012ce2:	b29b      	uxth	r3, r3
 8012ce4:	3b04      	subs	r3, #4
 8012ce6:	b299      	uxth	r1, r3
 8012ce8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012cea:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8012cec:	7dbc      	ldrb	r4, [r7, #22]
 8012cee:	7d3a      	ldrb	r2, [r7, #20]
 8012cf0:	9303      	str	r3, [sp, #12]
 8012cf2:	687b      	ldr	r3, [r7, #4]
 8012cf4:	9302      	str	r3, [sp, #8]
 8012cf6:	68bb      	ldr	r3, [r7, #8]
 8012cf8:	9301      	str	r3, [sp, #4]
 8012cfa:	2301      	movs	r3, #1
 8012cfc:	9300      	str	r3, [sp, #0]
 8012cfe:	4623      	mov	r3, r4
 8012d00:	f7ff fb3a 	bl	8012378 <VerifyCmacB0>
 8012d04:	4603      	mov	r3, r0
 8012d06:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8012d08:	7d7b      	ldrb	r3, [r7, #21]
 8012d0a:	2b00      	cmp	r3, #0
 8012d0c:	d001      	beq.n	8012d12 <LoRaMacCryptoUnsecureMessage+0xe2>
    {
        return retval;
 8012d0e:	7d7b      	ldrb	r3, [r7, #21]
 8012d10:	e021      	b.n	8012d56 <LoRaMacCryptoUnsecureMessage+0x126>
    }

    // Decrypt payload
    if( macMsg->FPort == 0 )
 8012d12:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d14:	f893 3020 	ldrb.w	r3, [r3, #32]
 8012d18:	2b00      	cmp	r3, #0
 8012d1a:	d101      	bne.n	8012d20 <LoRaMacCryptoUnsecureMessage+0xf0>
    {
        // Use network session encryption key
#if ( USE_LRWAN_1_1_X_CRYPTO == 1 )
        payloadDecryptionKeyID = NWK_S_ENC_KEY;
#else /* USE_LRWAN_1_1_X_CRYPTO == 0 */
        payloadDecryptionKeyID = NWK_S_KEY;
 8012d1c:	2302      	movs	r3, #2
 8012d1e:	75fb      	strb	r3, [r7, #23]
#endif /* USE_LRWAN_1_1_X_CRYPTO */
    }
    retval = PayloadEncrypt( macMsg->FRMPayload, macMsg->FRMPayloadSize, payloadDecryptionKeyID, address, DOWNLINK, fCntDown );
 8012d20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d22:	6a58      	ldr	r0, [r3, #36]	; 0x24
 8012d24:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8012d26:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8012d2a:	b219      	sxth	r1, r3
 8012d2c:	7dfa      	ldrb	r2, [r7, #23]
 8012d2e:	687b      	ldr	r3, [r7, #4]
 8012d30:	9301      	str	r3, [sp, #4]
 8012d32:	2301      	movs	r3, #1
 8012d34:	9300      	str	r3, [sp, #0]
 8012d36:	68bb      	ldr	r3, [r7, #8]
 8012d38:	f7ff f9de 	bl	80120f8 <PayloadEncrypt>
 8012d3c:	4603      	mov	r3, r0
 8012d3e:	757b      	strb	r3, [r7, #21]
    if( retval != LORAMAC_CRYPTO_SUCCESS )
 8012d40:	7d7b      	ldrb	r3, [r7, #21]
 8012d42:	2b00      	cmp	r3, #0
 8012d44:	d001      	beq.n	8012d4a <LoRaMacCryptoUnsecureMessage+0x11a>
    {
        return retval;
 8012d46:	7d7b      	ldrb	r3, [r7, #21]
 8012d48:	e005      	b.n	8012d56 <LoRaMacCryptoUnsecureMessage+0x126>
            }
        } 
    }
#endif

    UpdateFCntDown( fCntID, fCntDown );
 8012d4a:	7bbb      	ldrb	r3, [r7, #14]
 8012d4c:	6879      	ldr	r1, [r7, #4]
 8012d4e:	4618      	mov	r0, r3
 8012d50:	f7ff fc68 	bl	8012624 <UpdateFCntDown>

    return LORAMAC_CRYPTO_SUCCESS;
 8012d54:	2300      	movs	r3, #0
}
 8012d56:	4618      	mov	r0, r3
 8012d58:	371c      	adds	r7, #28
 8012d5a:	46bd      	mov	sp, r7
 8012d5c:	bd90      	pop	{r4, r7, pc}
 8012d5e:	bf00      	nop
 8012d60:	20000c60 	.word	0x20000c60

08012d64 <LoRaMacCryptoDeriveMcRootKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcRootKey( KeyIdentifier_t keyID )
{
 8012d64:	b580      	push	{r7, lr}
 8012d66:	b086      	sub	sp, #24
 8012d68:	af00      	add	r7, sp, #0
 8012d6a:	4603      	mov	r3, r0
 8012d6c:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than AppKey
    if( keyID != APP_KEY )
 8012d6e:	79fb      	ldrb	r3, [r7, #7]
 8012d70:	2b00      	cmp	r3, #0
 8012d72:	d001      	beq.n	8012d78 <LoRaMacCryptoDeriveMcRootKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8012d74:	230b      	movs	r3, #11
 8012d76:	e01d      	b.n	8012db4 <LoRaMacCryptoDeriveMcRootKey+0x50>
    }
    uint8_t compBase[16] = { 0 };
 8012d78:	2300      	movs	r3, #0
 8012d7a:	60bb      	str	r3, [r7, #8]
 8012d7c:	f107 030c 	add.w	r3, r7, #12
 8012d80:	2200      	movs	r2, #0
 8012d82:	601a      	str	r2, [r3, #0]
 8012d84:	605a      	str	r2, [r3, #4]
 8012d86:	609a      	str	r2, [r3, #8]

    if( CryptoCtx.NvmCtx->LrWanVersion.Fields.Minor == 1 )
 8012d88:	4b0c      	ldr	r3, [pc, #48]	; (8012dbc <LoRaMacCryptoDeriveMcRootKey+0x58>)
 8012d8a:	681b      	ldr	r3, [r3, #0]
 8012d8c:	789b      	ldrb	r3, [r3, #2]
 8012d8e:	2b01      	cmp	r3, #1
 8012d90:	d101      	bne.n	8012d96 <LoRaMacCryptoDeriveMcRootKey+0x32>
    {
        compBase[0] = 0x20;
 8012d92:	2320      	movs	r3, #32
 8012d94:	723b      	strb	r3, [r7, #8]
    }
    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_ROOT_KEY ) != SECURE_ELEMENT_SUCCESS )
 8012d96:	4b09      	ldr	r3, [pc, #36]	; (8012dbc <LoRaMacCryptoDeriveMcRootKey+0x58>)
 8012d98:	6818      	ldr	r0, [r3, #0]
 8012d9a:	79fa      	ldrb	r2, [r7, #7]
 8012d9c:	f107 0108 	add.w	r1, r7, #8
 8012da0:	2304      	movs	r3, #4
 8012da2:	6800      	ldr	r0, [r0, #0]
 8012da4:	f7f8 fa7c 	bl	800b2a0 <SecureElementDeriveAndStoreKey>
 8012da8:	4603      	mov	r3, r0
 8012daa:	2b00      	cmp	r3, #0
 8012dac:	d001      	beq.n	8012db2 <LoRaMacCryptoDeriveMcRootKey+0x4e>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8012dae:	230f      	movs	r3, #15
 8012db0:	e000      	b.n	8012db4 <LoRaMacCryptoDeriveMcRootKey+0x50>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8012db2:	2300      	movs	r3, #0
}
 8012db4:	4618      	mov	r0, r3
 8012db6:	3718      	adds	r7, #24
 8012db8:	46bd      	mov	sp, r7
 8012dba:	bd80      	pop	{r7, pc}
 8012dbc:	20000c60 	.word	0x20000c60

08012dc0 <LoRaMacCryptoDeriveMcKEKey>:

LoRaMacCryptoStatus_t LoRaMacCryptoDeriveMcKEKey( KeyIdentifier_t keyID )
{
 8012dc0:	b580      	push	{r7, lr}
 8012dc2:	b086      	sub	sp, #24
 8012dc4:	af00      	add	r7, sp, #0
 8012dc6:	4603      	mov	r3, r0
 8012dc8:	71fb      	strb	r3, [r7, #7]
    // Prevent other keys than McRootKey
    if( keyID != MC_ROOT_KEY )
 8012dca:	79fb      	ldrb	r3, [r7, #7]
 8012dcc:	2b04      	cmp	r3, #4
 8012dce:	d001      	beq.n	8012dd4 <LoRaMacCryptoDeriveMcKEKey+0x14>
    {
        return LORAMAC_CRYPTO_ERROR_INVALID_KEY_ID;
 8012dd0:	230b      	movs	r3, #11
 8012dd2:	e016      	b.n	8012e02 <LoRaMacCryptoDeriveMcKEKey+0x42>
    }
    uint8_t compBase[16] = { 0 };
 8012dd4:	2300      	movs	r3, #0
 8012dd6:	60bb      	str	r3, [r7, #8]
 8012dd8:	f107 030c 	add.w	r3, r7, #12
 8012ddc:	2200      	movs	r2, #0
 8012dde:	601a      	str	r2, [r3, #0]
 8012de0:	605a      	str	r2, [r3, #4]
 8012de2:	609a      	str	r2, [r3, #8]

    if( SecureElementDeriveAndStoreKey( CryptoCtx.NvmCtx->LrWanVersion, compBase, keyID, MC_KE_KEY ) != SECURE_ELEMENT_SUCCESS )
 8012de4:	4b09      	ldr	r3, [pc, #36]	; (8012e0c <LoRaMacCryptoDeriveMcKEKey+0x4c>)
 8012de6:	6818      	ldr	r0, [r3, #0]
 8012de8:	79fa      	ldrb	r2, [r7, #7]
 8012dea:	f107 0108 	add.w	r1, r7, #8
 8012dee:	237f      	movs	r3, #127	; 0x7f
 8012df0:	6800      	ldr	r0, [r0, #0]
 8012df2:	f7f8 fa55 	bl	800b2a0 <SecureElementDeriveAndStoreKey>
 8012df6:	4603      	mov	r3, r0
 8012df8:	2b00      	cmp	r3, #0
 8012dfa:	d001      	beq.n	8012e00 <LoRaMacCryptoDeriveMcKEKey+0x40>
    {
        return LORAMAC_CRYPTO_ERROR_SECURE_ELEMENT_FUNC;
 8012dfc:	230f      	movs	r3, #15
 8012dfe:	e000      	b.n	8012e02 <LoRaMacCryptoDeriveMcKEKey+0x42>
    }

    return LORAMAC_CRYPTO_SUCCESS;
 8012e00:	2300      	movs	r3, #0
}
 8012e02:	4618      	mov	r0, r3
 8012e04:	3718      	adds	r7, #24
 8012e06:	46bd      	mov	sp, r7
 8012e08:	bd80      	pop	{r7, pc}
 8012e0a:	bf00      	nop
 8012e0c:	20000c60 	.word	0x20000c60

08012e10 <LoRaMacParserJoinAccept>:
 */
#include "LoRaMacParser.h"
#include "utilities.h"

LoRaMacParserStatus_t LoRaMacParserJoinAccept( LoRaMacMessageJoinAccept_t* macMsg )
{
 8012e10:	b580      	push	{r7, lr}
 8012e12:	b084      	sub	sp, #16
 8012e14:	af00      	add	r7, sp, #0
 8012e16:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8012e18:	687b      	ldr	r3, [r7, #4]
 8012e1a:	2b00      	cmp	r3, #0
 8012e1c:	d003      	beq.n	8012e26 <LoRaMacParserJoinAccept+0x16>
 8012e1e:	687b      	ldr	r3, [r7, #4]
 8012e20:	681b      	ldr	r3, [r3, #0]
 8012e22:	2b00      	cmp	r3, #0
 8012e24:	d101      	bne.n	8012e2a <LoRaMacParserJoinAccept+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8012e26:	2302      	movs	r3, #2
 8012e28:	e0b9      	b.n	8012f9e <LoRaMacParserJoinAccept+0x18e>
    }

    uint16_t bufItr = 0;
 8012e2a:	2300      	movs	r3, #0
 8012e2c:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8012e2e:	687b      	ldr	r3, [r7, #4]
 8012e30:	681a      	ldr	r2, [r3, #0]
 8012e32:	89fb      	ldrh	r3, [r7, #14]
 8012e34:	1c59      	adds	r1, r3, #1
 8012e36:	81f9      	strh	r1, [r7, #14]
 8012e38:	4413      	add	r3, r2
 8012e3a:	781a      	ldrb	r2, [r3, #0]
 8012e3c:	687b      	ldr	r3, [r7, #4]
 8012e3e:	715a      	strb	r2, [r3, #5]

    memcpy1( macMsg->JoinNonce, &macMsg->Buffer[bufItr], 3 );
 8012e40:	687b      	ldr	r3, [r7, #4]
 8012e42:	1d98      	adds	r0, r3, #6
 8012e44:	687b      	ldr	r3, [r7, #4]
 8012e46:	681a      	ldr	r2, [r3, #0]
 8012e48:	89fb      	ldrh	r3, [r7, #14]
 8012e4a:	4413      	add	r3, r2
 8012e4c:	2203      	movs	r2, #3
 8012e4e:	4619      	mov	r1, r3
 8012e50:	f002 fcbf 	bl	80157d2 <memcpy1>
    bufItr = bufItr + 3;
 8012e54:	89fb      	ldrh	r3, [r7, #14]
 8012e56:	3303      	adds	r3, #3
 8012e58:	81fb      	strh	r3, [r7, #14]

    memcpy1( macMsg->NetID, &macMsg->Buffer[bufItr], 3 );
 8012e5a:	687b      	ldr	r3, [r7, #4]
 8012e5c:	f103 0009 	add.w	r0, r3, #9
 8012e60:	687b      	ldr	r3, [r7, #4]
 8012e62:	681a      	ldr	r2, [r3, #0]
 8012e64:	89fb      	ldrh	r3, [r7, #14]
 8012e66:	4413      	add	r3, r2
 8012e68:	2203      	movs	r2, #3
 8012e6a:	4619      	mov	r1, r3
 8012e6c:	f002 fcb1 	bl	80157d2 <memcpy1>
    bufItr = bufItr + 3;
 8012e70:	89fb      	ldrh	r3, [r7, #14]
 8012e72:	3303      	adds	r3, #3
 8012e74:	81fb      	strh	r3, [r7, #14]

    macMsg->DevAddr = ( uint32_t ) macMsg->Buffer[bufItr++];
 8012e76:	687b      	ldr	r3, [r7, #4]
 8012e78:	681a      	ldr	r2, [r3, #0]
 8012e7a:	89fb      	ldrh	r3, [r7, #14]
 8012e7c:	1c59      	adds	r1, r3, #1
 8012e7e:	81f9      	strh	r1, [r7, #14]
 8012e80:	4413      	add	r3, r2
 8012e82:	781b      	ldrb	r3, [r3, #0]
 8012e84:	461a      	mov	r2, r3
 8012e86:	687b      	ldr	r3, [r7, #4]
 8012e88:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8012e8a:	687b      	ldr	r3, [r7, #4]
 8012e8c:	681a      	ldr	r2, [r3, #0]
 8012e8e:	89fb      	ldrh	r3, [r7, #14]
 8012e90:	1c59      	adds	r1, r3, #1
 8012e92:	81f9      	strh	r1, [r7, #14]
 8012e94:	4413      	add	r3, r2
 8012e96:	781b      	ldrb	r3, [r3, #0]
 8012e98:	021a      	lsls	r2, r3, #8
 8012e9a:	687b      	ldr	r3, [r7, #4]
 8012e9c:	68db      	ldr	r3, [r3, #12]
 8012e9e:	431a      	orrs	r2, r3
 8012ea0:	687b      	ldr	r3, [r7, #4]
 8012ea2:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8012ea4:	687b      	ldr	r3, [r7, #4]
 8012ea6:	681a      	ldr	r2, [r3, #0]
 8012ea8:	89fb      	ldrh	r3, [r7, #14]
 8012eaa:	1c59      	adds	r1, r3, #1
 8012eac:	81f9      	strh	r1, [r7, #14]
 8012eae:	4413      	add	r3, r2
 8012eb0:	781b      	ldrb	r3, [r3, #0]
 8012eb2:	041a      	lsls	r2, r3, #16
 8012eb4:	687b      	ldr	r3, [r7, #4]
 8012eb6:	68db      	ldr	r3, [r3, #12]
 8012eb8:	431a      	orrs	r2, r3
 8012eba:	687b      	ldr	r3, [r7, #4]
 8012ebc:	60da      	str	r2, [r3, #12]
    macMsg->DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8012ebe:	687b      	ldr	r3, [r7, #4]
 8012ec0:	681a      	ldr	r2, [r3, #0]
 8012ec2:	89fb      	ldrh	r3, [r7, #14]
 8012ec4:	1c59      	adds	r1, r3, #1
 8012ec6:	81f9      	strh	r1, [r7, #14]
 8012ec8:	4413      	add	r3, r2
 8012eca:	781b      	ldrb	r3, [r3, #0]
 8012ecc:	061a      	lsls	r2, r3, #24
 8012ece:	687b      	ldr	r3, [r7, #4]
 8012ed0:	68db      	ldr	r3, [r3, #12]
 8012ed2:	431a      	orrs	r2, r3
 8012ed4:	687b      	ldr	r3, [r7, #4]
 8012ed6:	60da      	str	r2, [r3, #12]

    macMsg->DLSettings.Value = macMsg->Buffer[bufItr++];
 8012ed8:	687b      	ldr	r3, [r7, #4]
 8012eda:	681a      	ldr	r2, [r3, #0]
 8012edc:	89fb      	ldrh	r3, [r7, #14]
 8012ede:	1c59      	adds	r1, r3, #1
 8012ee0:	81f9      	strh	r1, [r7, #14]
 8012ee2:	4413      	add	r3, r2
 8012ee4:	781a      	ldrb	r2, [r3, #0]
 8012ee6:	687b      	ldr	r3, [r7, #4]
 8012ee8:	741a      	strb	r2, [r3, #16]

    macMsg->RxDelay = macMsg->Buffer[bufItr++];
 8012eea:	687b      	ldr	r3, [r7, #4]
 8012eec:	681a      	ldr	r2, [r3, #0]
 8012eee:	89fb      	ldrh	r3, [r7, #14]
 8012ef0:	1c59      	adds	r1, r3, #1
 8012ef2:	81f9      	strh	r1, [r7, #14]
 8012ef4:	4413      	add	r3, r2
 8012ef6:	781a      	ldrb	r2, [r3, #0]
 8012ef8:	687b      	ldr	r3, [r7, #4]
 8012efa:	745a      	strb	r2, [r3, #17]

    if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) == LORAMAC_CF_LIST_FIELD_SIZE )
 8012efc:	687b      	ldr	r3, [r7, #4]
 8012efe:	791b      	ldrb	r3, [r3, #4]
 8012f00:	1f1a      	subs	r2, r3, #4
 8012f02:	89fb      	ldrh	r3, [r7, #14]
 8012f04:	1ad3      	subs	r3, r2, r3
 8012f06:	2b10      	cmp	r3, #16
 8012f08:	d10e      	bne.n	8012f28 <LoRaMacParserJoinAccept+0x118>
    {
        memcpy1( macMsg->CFList, &macMsg->Buffer[bufItr], LORAMAC_CF_LIST_FIELD_SIZE );
 8012f0a:	687b      	ldr	r3, [r7, #4]
 8012f0c:	f103 0012 	add.w	r0, r3, #18
 8012f10:	687b      	ldr	r3, [r7, #4]
 8012f12:	681a      	ldr	r2, [r3, #0]
 8012f14:	89fb      	ldrh	r3, [r7, #14]
 8012f16:	4413      	add	r3, r2
 8012f18:	2210      	movs	r2, #16
 8012f1a:	4619      	mov	r1, r3
 8012f1c:	f002 fc59 	bl	80157d2 <memcpy1>
        bufItr = bufItr + LORAMAC_CF_LIST_FIELD_SIZE;
 8012f20:	89fb      	ldrh	r3, [r7, #14]
 8012f22:	3310      	adds	r3, #16
 8012f24:	81fb      	strh	r3, [r7, #14]
 8012f26:	e008      	b.n	8012f3a <LoRaMacParserJoinAccept+0x12a>
    }
    else if( ( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE - bufItr ) > 0 )
 8012f28:	687b      	ldr	r3, [r7, #4]
 8012f2a:	791b      	ldrb	r3, [r3, #4]
 8012f2c:	1f1a      	subs	r2, r3, #4
 8012f2e:	89fb      	ldrh	r3, [r7, #14]
 8012f30:	1ad3      	subs	r3, r2, r3
 8012f32:	2b00      	cmp	r3, #0
 8012f34:	dd01      	ble.n	8012f3a <LoRaMacParserJoinAccept+0x12a>
    {
        return LORAMAC_PARSER_FAIL;
 8012f36:	2301      	movs	r3, #1
 8012f38:	e031      	b.n	8012f9e <LoRaMacParserJoinAccept+0x18e>
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[bufItr++];
 8012f3a:	687b      	ldr	r3, [r7, #4]
 8012f3c:	681a      	ldr	r2, [r3, #0]
 8012f3e:	89fb      	ldrh	r3, [r7, #14]
 8012f40:	1c59      	adds	r1, r3, #1
 8012f42:	81f9      	strh	r1, [r7, #14]
 8012f44:	4413      	add	r3, r2
 8012f46:	781b      	ldrb	r3, [r3, #0]
 8012f48:	461a      	mov	r2, r3
 8012f4a:	687b      	ldr	r3, [r7, #4]
 8012f4c:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8012f4e:	687b      	ldr	r3, [r7, #4]
 8012f50:	681a      	ldr	r2, [r3, #0]
 8012f52:	89fb      	ldrh	r3, [r7, #14]
 8012f54:	1c59      	adds	r1, r3, #1
 8012f56:	81f9      	strh	r1, [r7, #14]
 8012f58:	4413      	add	r3, r2
 8012f5a:	781b      	ldrb	r3, [r3, #0]
 8012f5c:	021a      	lsls	r2, r3, #8
 8012f5e:	687b      	ldr	r3, [r7, #4]
 8012f60:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012f62:	431a      	orrs	r2, r3
 8012f64:	687b      	ldr	r3, [r7, #4]
 8012f66:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8012f68:	687b      	ldr	r3, [r7, #4]
 8012f6a:	681a      	ldr	r2, [r3, #0]
 8012f6c:	89fb      	ldrh	r3, [r7, #14]
 8012f6e:	1c59      	adds	r1, r3, #1
 8012f70:	81f9      	strh	r1, [r7, #14]
 8012f72:	4413      	add	r3, r2
 8012f74:	781b      	ldrb	r3, [r3, #0]
 8012f76:	041a      	lsls	r2, r3, #16
 8012f78:	687b      	ldr	r3, [r7, #4]
 8012f7a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012f7c:	431a      	orrs	r2, r3
 8012f7e:	687b      	ldr	r3, [r7, #4]
 8012f80:	625a      	str	r2, [r3, #36]	; 0x24
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 8012f82:	687b      	ldr	r3, [r7, #4]
 8012f84:	681a      	ldr	r2, [r3, #0]
 8012f86:	89fb      	ldrh	r3, [r7, #14]
 8012f88:	1c59      	adds	r1, r3, #1
 8012f8a:	81f9      	strh	r1, [r7, #14]
 8012f8c:	4413      	add	r3, r2
 8012f8e:	781b      	ldrb	r3, [r3, #0]
 8012f90:	061a      	lsls	r2, r3, #24
 8012f92:	687b      	ldr	r3, [r7, #4]
 8012f94:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8012f96:	431a      	orrs	r2, r3
 8012f98:	687b      	ldr	r3, [r7, #4]
 8012f9a:	625a      	str	r2, [r3, #36]	; 0x24

    return LORAMAC_PARSER_SUCCESS;
 8012f9c:	2300      	movs	r3, #0
}
 8012f9e:	4618      	mov	r0, r3
 8012fa0:	3710      	adds	r7, #16
 8012fa2:	46bd      	mov	sp, r7
 8012fa4:	bd80      	pop	{r7, pc}

08012fa6 <LoRaMacParserData>:

LoRaMacParserStatus_t LoRaMacParserData( LoRaMacMessageData_t* macMsg )
{
 8012fa6:	b580      	push	{r7, lr}
 8012fa8:	b084      	sub	sp, #16
 8012faa:	af00      	add	r7, sp, #0
 8012fac:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8012fae:	687b      	ldr	r3, [r7, #4]
 8012fb0:	2b00      	cmp	r3, #0
 8012fb2:	d003      	beq.n	8012fbc <LoRaMacParserData+0x16>
 8012fb4:	687b      	ldr	r3, [r7, #4]
 8012fb6:	681b      	ldr	r3, [r3, #0]
 8012fb8:	2b00      	cmp	r3, #0
 8012fba:	d101      	bne.n	8012fc0 <LoRaMacParserData+0x1a>
    {
        return LORAMAC_PARSER_ERROR_NPE;
 8012fbc:	2302      	movs	r3, #2
 8012fbe:	e0e2      	b.n	8013186 <LoRaMacParserData+0x1e0>
    }

    uint16_t bufItr = 0;
 8012fc0:	2300      	movs	r3, #0
 8012fc2:	81fb      	strh	r3, [r7, #14]

    macMsg->MHDR.Value = macMsg->Buffer[bufItr++];
 8012fc4:	687b      	ldr	r3, [r7, #4]
 8012fc6:	681a      	ldr	r2, [r3, #0]
 8012fc8:	89fb      	ldrh	r3, [r7, #14]
 8012fca:	1c59      	adds	r1, r3, #1
 8012fcc:	81f9      	strh	r1, [r7, #14]
 8012fce:	4413      	add	r3, r2
 8012fd0:	781a      	ldrb	r2, [r3, #0]
 8012fd2:	687b      	ldr	r3, [r7, #4]
 8012fd4:	715a      	strb	r2, [r3, #5]

    macMsg->FHDR.DevAddr = macMsg->Buffer[bufItr++];
 8012fd6:	687b      	ldr	r3, [r7, #4]
 8012fd8:	681a      	ldr	r2, [r3, #0]
 8012fda:	89fb      	ldrh	r3, [r7, #14]
 8012fdc:	1c59      	adds	r1, r3, #1
 8012fde:	81f9      	strh	r1, [r7, #14]
 8012fe0:	4413      	add	r3, r2
 8012fe2:	781b      	ldrb	r3, [r3, #0]
 8012fe4:	461a      	mov	r2, r3
 8012fe6:	687b      	ldr	r3, [r7, #4]
 8012fe8:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 8 );
 8012fea:	687b      	ldr	r3, [r7, #4]
 8012fec:	681a      	ldr	r2, [r3, #0]
 8012fee:	89fb      	ldrh	r3, [r7, #14]
 8012ff0:	1c59      	adds	r1, r3, #1
 8012ff2:	81f9      	strh	r1, [r7, #14]
 8012ff4:	4413      	add	r3, r2
 8012ff6:	781b      	ldrb	r3, [r3, #0]
 8012ff8:	021a      	lsls	r2, r3, #8
 8012ffa:	687b      	ldr	r3, [r7, #4]
 8012ffc:	689b      	ldr	r3, [r3, #8]
 8012ffe:	431a      	orrs	r2, r3
 8013000:	687b      	ldr	r3, [r7, #4]
 8013002:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 16 );
 8013004:	687b      	ldr	r3, [r7, #4]
 8013006:	681a      	ldr	r2, [r3, #0]
 8013008:	89fb      	ldrh	r3, [r7, #14]
 801300a:	1c59      	adds	r1, r3, #1
 801300c:	81f9      	strh	r1, [r7, #14]
 801300e:	4413      	add	r3, r2
 8013010:	781b      	ldrb	r3, [r3, #0]
 8013012:	041a      	lsls	r2, r3, #16
 8013014:	687b      	ldr	r3, [r7, #4]
 8013016:	689b      	ldr	r3, [r3, #8]
 8013018:	431a      	orrs	r2, r3
 801301a:	687b      	ldr	r3, [r7, #4]
 801301c:	609a      	str	r2, [r3, #8]
    macMsg->FHDR.DevAddr |= ( ( uint32_t ) macMsg->Buffer[bufItr++] << 24 );
 801301e:	687b      	ldr	r3, [r7, #4]
 8013020:	681a      	ldr	r2, [r3, #0]
 8013022:	89fb      	ldrh	r3, [r7, #14]
 8013024:	1c59      	adds	r1, r3, #1
 8013026:	81f9      	strh	r1, [r7, #14]
 8013028:	4413      	add	r3, r2
 801302a:	781b      	ldrb	r3, [r3, #0]
 801302c:	061a      	lsls	r2, r3, #24
 801302e:	687b      	ldr	r3, [r7, #4]
 8013030:	689b      	ldr	r3, [r3, #8]
 8013032:	431a      	orrs	r2, r3
 8013034:	687b      	ldr	r3, [r7, #4]
 8013036:	609a      	str	r2, [r3, #8]

    macMsg->FHDR.FCtrl.Value = macMsg->Buffer[bufItr++];
 8013038:	687b      	ldr	r3, [r7, #4]
 801303a:	681a      	ldr	r2, [r3, #0]
 801303c:	89fb      	ldrh	r3, [r7, #14]
 801303e:	1c59      	adds	r1, r3, #1
 8013040:	81f9      	strh	r1, [r7, #14]
 8013042:	4413      	add	r3, r2
 8013044:	781a      	ldrb	r2, [r3, #0]
 8013046:	687b      	ldr	r3, [r7, #4]
 8013048:	731a      	strb	r2, [r3, #12]

    macMsg->FHDR.FCnt = macMsg->Buffer[bufItr++];
 801304a:	687b      	ldr	r3, [r7, #4]
 801304c:	681a      	ldr	r2, [r3, #0]
 801304e:	89fb      	ldrh	r3, [r7, #14]
 8013050:	1c59      	adds	r1, r3, #1
 8013052:	81f9      	strh	r1, [r7, #14]
 8013054:	4413      	add	r3, r2
 8013056:	781b      	ldrb	r3, [r3, #0]
 8013058:	b29a      	uxth	r2, r3
 801305a:	687b      	ldr	r3, [r7, #4]
 801305c:	81da      	strh	r2, [r3, #14]
    macMsg->FHDR.FCnt |= macMsg->Buffer[bufItr++] << 8;
 801305e:	687b      	ldr	r3, [r7, #4]
 8013060:	681a      	ldr	r2, [r3, #0]
 8013062:	89fb      	ldrh	r3, [r7, #14]
 8013064:	1c59      	adds	r1, r3, #1
 8013066:	81f9      	strh	r1, [r7, #14]
 8013068:	4413      	add	r3, r2
 801306a:	781b      	ldrb	r3, [r3, #0]
 801306c:	0219      	lsls	r1, r3, #8
 801306e:	687b      	ldr	r3, [r7, #4]
 8013070:	89db      	ldrh	r3, [r3, #14]
 8013072:	b21a      	sxth	r2, r3
 8013074:	b20b      	sxth	r3, r1
 8013076:	4313      	orrs	r3, r2
 8013078:	b21b      	sxth	r3, r3
 801307a:	b29a      	uxth	r2, r3
 801307c:	687b      	ldr	r3, [r7, #4]
 801307e:	81da      	strh	r2, [r3, #14]

    if( macMsg->FHDR.FCtrl.Bits.FOptsLen <= 15 )
    {
        memcpy1( macMsg->FHDR.FOpts, &macMsg->Buffer[bufItr], macMsg->FHDR.FCtrl.Bits.FOptsLen );
 8013080:	687b      	ldr	r3, [r7, #4]
 8013082:	f103 0010 	add.w	r0, r3, #16
 8013086:	687b      	ldr	r3, [r7, #4]
 8013088:	681a      	ldr	r2, [r3, #0]
 801308a:	89fb      	ldrh	r3, [r7, #14]
 801308c:	18d1      	adds	r1, r2, r3
 801308e:	687b      	ldr	r3, [r7, #4]
 8013090:	7b1b      	ldrb	r3, [r3, #12]
 8013092:	f3c3 0303 	ubfx	r3, r3, #0, #4
 8013096:	b2db      	uxtb	r3, r3
 8013098:	b29b      	uxth	r3, r3
 801309a:	461a      	mov	r2, r3
 801309c:	f002 fb99 	bl	80157d2 <memcpy1>
        bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80130a0:	687b      	ldr	r3, [r7, #4]
 80130a2:	7b1b      	ldrb	r3, [r3, #12]
 80130a4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80130a8:	b2db      	uxtb	r3, r3
 80130aa:	b29a      	uxth	r2, r3
 80130ac:	89fb      	ldrh	r3, [r7, #14]
 80130ae:	4413      	add	r3, r2
 80130b0:	81fb      	strh	r3, [r7, #14]
    {
        return LORAMAC_PARSER_FAIL;
    }

    // Initialize anyway with zero.
    macMsg->FPort = 0;
 80130b2:	687b      	ldr	r3, [r7, #4]
 80130b4:	2200      	movs	r2, #0
 80130b6:	f883 2020 	strb.w	r2, [r3, #32]
    macMsg->FRMPayloadSize = 0;
 80130ba:	687b      	ldr	r3, [r7, #4]
 80130bc:	2200      	movs	r2, #0
 80130be:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28

    if( ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE ) > 0 )
 80130c2:	687b      	ldr	r3, [r7, #4]
 80130c4:	791b      	ldrb	r3, [r3, #4]
 80130c6:	461a      	mov	r2, r3
 80130c8:	89fb      	ldrh	r3, [r7, #14]
 80130ca:	1ad3      	subs	r3, r2, r3
 80130cc:	2b04      	cmp	r3, #4
 80130ce:	dd28      	ble.n	8013122 <LoRaMacParserData+0x17c>
    {
        macMsg->FPort = macMsg->Buffer[bufItr++];
 80130d0:	687b      	ldr	r3, [r7, #4]
 80130d2:	681a      	ldr	r2, [r3, #0]
 80130d4:	89fb      	ldrh	r3, [r7, #14]
 80130d6:	1c59      	adds	r1, r3, #1
 80130d8:	81f9      	strh	r1, [r7, #14]
 80130da:	4413      	add	r3, r2
 80130dc:	781a      	ldrb	r2, [r3, #0]
 80130de:	687b      	ldr	r3, [r7, #4]
 80130e0:	f883 2020 	strb.w	r2, [r3, #32]

        macMsg->FRMPayloadSize = ( macMsg->BufSize - bufItr - LORAMAC_MIC_FIELD_SIZE );
 80130e4:	687b      	ldr	r3, [r7, #4]
 80130e6:	791a      	ldrb	r2, [r3, #4]
 80130e8:	89fb      	ldrh	r3, [r7, #14]
 80130ea:	b2db      	uxtb	r3, r3
 80130ec:	1ad3      	subs	r3, r2, r3
 80130ee:	b2db      	uxtb	r3, r3
 80130f0:	3b04      	subs	r3, #4
 80130f2:	b2da      	uxtb	r2, r3
 80130f4:	687b      	ldr	r3, [r7, #4]
 80130f6:	f883 2028 	strb.w	r2, [r3, #40]	; 0x28
        memcpy1( macMsg->FRMPayload, &macMsg->Buffer[bufItr], macMsg->FRMPayloadSize );
 80130fa:	687b      	ldr	r3, [r7, #4]
 80130fc:	6a58      	ldr	r0, [r3, #36]	; 0x24
 80130fe:	687b      	ldr	r3, [r7, #4]
 8013100:	681a      	ldr	r2, [r3, #0]
 8013102:	89fb      	ldrh	r3, [r7, #14]
 8013104:	18d1      	adds	r1, r2, r3
 8013106:	687b      	ldr	r3, [r7, #4]
 8013108:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801310c:	b29b      	uxth	r3, r3
 801310e:	461a      	mov	r2, r3
 8013110:	f002 fb5f 	bl	80157d2 <memcpy1>
        bufItr = bufItr + macMsg->FRMPayloadSize;
 8013114:	687b      	ldr	r3, [r7, #4]
 8013116:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 801311a:	b29a      	uxth	r2, r3
 801311c:	89fb      	ldrh	r3, [r7, #14]
 801311e:	4413      	add	r3, r2
 8013120:	81fb      	strh	r3, [r7, #14]
    }

    macMsg->MIC = ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE )];
 8013122:	687b      	ldr	r3, [r7, #4]
 8013124:	681a      	ldr	r2, [r3, #0]
 8013126:	687b      	ldr	r3, [r7, #4]
 8013128:	791b      	ldrb	r3, [r3, #4]
 801312a:	3b04      	subs	r3, #4
 801312c:	4413      	add	r3, r2
 801312e:	781b      	ldrb	r3, [r3, #0]
 8013130:	461a      	mov	r2, r3
 8013132:	687b      	ldr	r3, [r7, #4]
 8013134:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 1] << 8 );
 8013136:	687b      	ldr	r3, [r7, #4]
 8013138:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801313a:	687b      	ldr	r3, [r7, #4]
 801313c:	6819      	ldr	r1, [r3, #0]
 801313e:	687b      	ldr	r3, [r7, #4]
 8013140:	791b      	ldrb	r3, [r3, #4]
 8013142:	3b03      	subs	r3, #3
 8013144:	440b      	add	r3, r1
 8013146:	781b      	ldrb	r3, [r3, #0]
 8013148:	021b      	lsls	r3, r3, #8
 801314a:	431a      	orrs	r2, r3
 801314c:	687b      	ldr	r3, [r7, #4]
 801314e:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 2] << 16 );
 8013150:	687b      	ldr	r3, [r7, #4]
 8013152:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8013154:	687b      	ldr	r3, [r7, #4]
 8013156:	6819      	ldr	r1, [r3, #0]
 8013158:	687b      	ldr	r3, [r7, #4]
 801315a:	791b      	ldrb	r3, [r3, #4]
 801315c:	3b02      	subs	r3, #2
 801315e:	440b      	add	r3, r1
 8013160:	781b      	ldrb	r3, [r3, #0]
 8013162:	041b      	lsls	r3, r3, #16
 8013164:	431a      	orrs	r2, r3
 8013166:	687b      	ldr	r3, [r7, #4]
 8013168:	62da      	str	r2, [r3, #44]	; 0x2c
    macMsg->MIC |= ( ( uint32_t ) macMsg->Buffer[( macMsg->BufSize - LORAMAC_MIC_FIELD_SIZE ) + 3] << 24 );
 801316a:	687b      	ldr	r3, [r7, #4]
 801316c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 801316e:	687b      	ldr	r3, [r7, #4]
 8013170:	6819      	ldr	r1, [r3, #0]
 8013172:	687b      	ldr	r3, [r7, #4]
 8013174:	791b      	ldrb	r3, [r3, #4]
 8013176:	3b01      	subs	r3, #1
 8013178:	440b      	add	r3, r1
 801317a:	781b      	ldrb	r3, [r3, #0]
 801317c:	061b      	lsls	r3, r3, #24
 801317e:	431a      	orrs	r2, r3
 8013180:	687b      	ldr	r3, [r7, #4]
 8013182:	62da      	str	r2, [r3, #44]	; 0x2c

    return LORAMAC_PARSER_SUCCESS;
 8013184:	2300      	movs	r3, #0
}
 8013186:	4618      	mov	r0, r3
 8013188:	3710      	adds	r7, #16
 801318a:	46bd      	mov	sp, r7
 801318c:	bd80      	pop	{r7, pc}

0801318e <LoRaMacSerializerJoinRequest>:
 */
#include "LoRaMacSerializer.h"
#include "utilities.h"

LoRaMacSerializerStatus_t LoRaMacSerializerJoinRequest( LoRaMacMessageJoinRequest_t* macMsg )
{
 801318e:	b580      	push	{r7, lr}
 8013190:	b084      	sub	sp, #16
 8013192:	af00      	add	r7, sp, #0
 8013194:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 8013196:	687b      	ldr	r3, [r7, #4]
 8013198:	2b00      	cmp	r3, #0
 801319a:	d003      	beq.n	80131a4 <LoRaMacSerializerJoinRequest+0x16>
 801319c:	687b      	ldr	r3, [r7, #4]
 801319e:	681b      	ldr	r3, [r3, #0]
 80131a0:	2b00      	cmp	r3, #0
 80131a2:	d101      	bne.n	80131a8 <LoRaMacSerializerJoinRequest+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 80131a4:	2301      	movs	r3, #1
 80131a6:	e070      	b.n	801328a <LoRaMacSerializerJoinRequest+0xfc>
    }

    uint16_t bufItr = 0;
 80131a8:	2300      	movs	r3, #0
 80131aa:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    if( macMsg->BufSize < LORAMAC_JOIN_REQ_MSG_SIZE )
 80131ac:	687b      	ldr	r3, [r7, #4]
 80131ae:	791b      	ldrb	r3, [r3, #4]
 80131b0:	2b16      	cmp	r3, #22
 80131b2:	d801      	bhi.n	80131b8 <LoRaMacSerializerJoinRequest+0x2a>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 80131b4:	2302      	movs	r3, #2
 80131b6:	e068      	b.n	801328a <LoRaMacSerializerJoinRequest+0xfc>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 80131b8:	687b      	ldr	r3, [r7, #4]
 80131ba:	681a      	ldr	r2, [r3, #0]
 80131bc:	89fb      	ldrh	r3, [r7, #14]
 80131be:	1c59      	adds	r1, r3, #1
 80131c0:	81f9      	strh	r1, [r7, #14]
 80131c2:	4413      	add	r3, r2
 80131c4:	687a      	ldr	r2, [r7, #4]
 80131c6:	7952      	ldrb	r2, [r2, #5]
 80131c8:	701a      	strb	r2, [r3, #0]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->JoinEUI, LORAMAC_JOIN_EUI_FIELD_SIZE );
 80131ca:	687b      	ldr	r3, [r7, #4]
 80131cc:	681a      	ldr	r2, [r3, #0]
 80131ce:	89fb      	ldrh	r3, [r7, #14]
 80131d0:	18d0      	adds	r0, r2, r3
 80131d2:	687b      	ldr	r3, [r7, #4]
 80131d4:	3306      	adds	r3, #6
 80131d6:	2208      	movs	r2, #8
 80131d8:	4619      	mov	r1, r3
 80131da:	f002 fb15 	bl	8015808 <memcpyr>
    bufItr += LORAMAC_JOIN_EUI_FIELD_SIZE;
 80131de:	89fb      	ldrh	r3, [r7, #14]
 80131e0:	3308      	adds	r3, #8
 80131e2:	81fb      	strh	r3, [r7, #14]

    memcpyr( &macMsg->Buffer[bufItr], macMsg->DevEUI, LORAMAC_DEV_EUI_FIELD_SIZE );
 80131e4:	687b      	ldr	r3, [r7, #4]
 80131e6:	681a      	ldr	r2, [r3, #0]
 80131e8:	89fb      	ldrh	r3, [r7, #14]
 80131ea:	18d0      	adds	r0, r2, r3
 80131ec:	687b      	ldr	r3, [r7, #4]
 80131ee:	330e      	adds	r3, #14
 80131f0:	2208      	movs	r2, #8
 80131f2:	4619      	mov	r1, r3
 80131f4:	f002 fb08 	bl	8015808 <memcpyr>
    bufItr += LORAMAC_DEV_EUI_FIELD_SIZE;
 80131f8:	89fb      	ldrh	r3, [r7, #14]
 80131fa:	3308      	adds	r3, #8
 80131fc:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->DevNonce & 0xFF;
 80131fe:	687b      	ldr	r3, [r7, #4]
 8013200:	8ad9      	ldrh	r1, [r3, #22]
 8013202:	687b      	ldr	r3, [r7, #4]
 8013204:	681a      	ldr	r2, [r3, #0]
 8013206:	89fb      	ldrh	r3, [r7, #14]
 8013208:	1c58      	adds	r0, r3, #1
 801320a:	81f8      	strh	r0, [r7, #14]
 801320c:	4413      	add	r3, r2
 801320e:	b2ca      	uxtb	r2, r1
 8013210:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->DevNonce >> 8 ) & 0xFF;
 8013212:	687b      	ldr	r3, [r7, #4]
 8013214:	8adb      	ldrh	r3, [r3, #22]
 8013216:	0a1b      	lsrs	r3, r3, #8
 8013218:	b299      	uxth	r1, r3
 801321a:	687b      	ldr	r3, [r7, #4]
 801321c:	681a      	ldr	r2, [r3, #0]
 801321e:	89fb      	ldrh	r3, [r7, #14]
 8013220:	1c58      	adds	r0, r3, #1
 8013222:	81f8      	strh	r0, [r7, #14]
 8013224:	4413      	add	r3, r2
 8013226:	b2ca      	uxtb	r2, r1
 8013228:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 801322a:	687b      	ldr	r3, [r7, #4]
 801322c:	6999      	ldr	r1, [r3, #24]
 801322e:	687b      	ldr	r3, [r7, #4]
 8013230:	681a      	ldr	r2, [r3, #0]
 8013232:	89fb      	ldrh	r3, [r7, #14]
 8013234:	1c58      	adds	r0, r3, #1
 8013236:	81f8      	strh	r0, [r7, #14]
 8013238:	4413      	add	r3, r2
 801323a:	b2ca      	uxtb	r2, r1
 801323c:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 801323e:	687b      	ldr	r3, [r7, #4]
 8013240:	699b      	ldr	r3, [r3, #24]
 8013242:	0a19      	lsrs	r1, r3, #8
 8013244:	687b      	ldr	r3, [r7, #4]
 8013246:	681a      	ldr	r2, [r3, #0]
 8013248:	89fb      	ldrh	r3, [r7, #14]
 801324a:	1c58      	adds	r0, r3, #1
 801324c:	81f8      	strh	r0, [r7, #14]
 801324e:	4413      	add	r3, r2
 8013250:	b2ca      	uxtb	r2, r1
 8013252:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8013254:	687b      	ldr	r3, [r7, #4]
 8013256:	699b      	ldr	r3, [r3, #24]
 8013258:	0c19      	lsrs	r1, r3, #16
 801325a:	687b      	ldr	r3, [r7, #4]
 801325c:	681a      	ldr	r2, [r3, #0]
 801325e:	89fb      	ldrh	r3, [r7, #14]
 8013260:	1c58      	adds	r0, r3, #1
 8013262:	81f8      	strh	r0, [r7, #14]
 8013264:	4413      	add	r3, r2
 8013266:	b2ca      	uxtb	r2, r1
 8013268:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 801326a:	687b      	ldr	r3, [r7, #4]
 801326c:	699b      	ldr	r3, [r3, #24]
 801326e:	0e19      	lsrs	r1, r3, #24
 8013270:	687b      	ldr	r3, [r7, #4]
 8013272:	681a      	ldr	r2, [r3, #0]
 8013274:	89fb      	ldrh	r3, [r7, #14]
 8013276:	1c58      	adds	r0, r3, #1
 8013278:	81f8      	strh	r0, [r7, #14]
 801327a:	4413      	add	r3, r2
 801327c:	b2ca      	uxtb	r2, r1
 801327e:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 8013280:	89fb      	ldrh	r3, [r7, #14]
 8013282:	b2da      	uxtb	r2, r3
 8013284:	687b      	ldr	r3, [r7, #4]
 8013286:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8013288:	2300      	movs	r3, #0
}
 801328a:	4618      	mov	r0, r3
 801328c:	3710      	adds	r7, #16
 801328e:	46bd      	mov	sp, r7
 8013290:	bd80      	pop	{r7, pc}

08013292 <LoRaMacSerializerData>:

    return LORAMAC_SERIALIZER_SUCCESS;
}

LoRaMacSerializerStatus_t LoRaMacSerializerData( LoRaMacMessageData_t* macMsg )
{
 8013292:	b580      	push	{r7, lr}
 8013294:	b084      	sub	sp, #16
 8013296:	af00      	add	r7, sp, #0
 8013298:	6078      	str	r0, [r7, #4]
    if( ( macMsg == 0 ) || ( macMsg->Buffer == 0 ) )
 801329a:	687b      	ldr	r3, [r7, #4]
 801329c:	2b00      	cmp	r3, #0
 801329e:	d003      	beq.n	80132a8 <LoRaMacSerializerData+0x16>
 80132a0:	687b      	ldr	r3, [r7, #4]
 80132a2:	681b      	ldr	r3, [r3, #0]
 80132a4:	2b00      	cmp	r3, #0
 80132a6:	d101      	bne.n	80132ac <LoRaMacSerializerData+0x1a>
    {
        return LORAMAC_SERIALIZER_ERROR_NPE;
 80132a8:	2301      	movs	r3, #1
 80132aa:	e0e5      	b.n	8013478 <LoRaMacSerializerData+0x1e6>
    }

    uint16_t bufItr = 0;
 80132ac:	2300      	movs	r3, #0
 80132ae:	81fb      	strh	r3, [r7, #14]

    // Check macMsg->BufSize
    uint16_t computedBufSize =   LORAMAC_MHDR_FIELD_SIZE
 80132b0:	2308      	movs	r3, #8
 80132b2:	81bb      	strh	r3, [r7, #12]
                               + LORAMAC_FHDR_DEV_ADDR_FIELD_SIZE
                               + LORAMAC_FHDR_F_CTRL_FIELD_SIZE
                               + LORAMAC_FHDR_F_CNT_FIELD_SIZE;

    computedBufSize += macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80132b4:	687b      	ldr	r3, [r7, #4]
 80132b6:	7b1b      	ldrb	r3, [r3, #12]
 80132b8:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80132bc:	b2db      	uxtb	r3, r3
 80132be:	b29a      	uxth	r2, r3
 80132c0:	89bb      	ldrh	r3, [r7, #12]
 80132c2:	4413      	add	r3, r2
 80132c4:	81bb      	strh	r3, [r7, #12]

    if( macMsg->FRMPayloadSize > 0 )
 80132c6:	687b      	ldr	r3, [r7, #4]
 80132c8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80132cc:	2b00      	cmp	r3, #0
 80132ce:	d002      	beq.n	80132d6 <LoRaMacSerializerData+0x44>
    {
        computedBufSize += LORAMAC_F_PORT_FIELD_SIZE;
 80132d0:	89bb      	ldrh	r3, [r7, #12]
 80132d2:	3301      	adds	r3, #1
 80132d4:	81bb      	strh	r3, [r7, #12]
    }

    computedBufSize += macMsg->FRMPayloadSize;
 80132d6:	687b      	ldr	r3, [r7, #4]
 80132d8:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80132dc:	b29a      	uxth	r2, r3
 80132de:	89bb      	ldrh	r3, [r7, #12]
 80132e0:	4413      	add	r3, r2
 80132e2:	81bb      	strh	r3, [r7, #12]
    computedBufSize += LORAMAC_MIC_FIELD_SIZE;
 80132e4:	89bb      	ldrh	r3, [r7, #12]
 80132e6:	3304      	adds	r3, #4
 80132e8:	81bb      	strh	r3, [r7, #12]

    if( macMsg->BufSize < computedBufSize )
 80132ea:	687b      	ldr	r3, [r7, #4]
 80132ec:	791b      	ldrb	r3, [r3, #4]
 80132ee:	b29b      	uxth	r3, r3
 80132f0:	89ba      	ldrh	r2, [r7, #12]
 80132f2:	429a      	cmp	r2, r3
 80132f4:	d901      	bls.n	80132fa <LoRaMacSerializerData+0x68>
    {
        return LORAMAC_SERIALIZER_ERROR_BUF_SIZE;
 80132f6:	2302      	movs	r3, #2
 80132f8:	e0be      	b.n	8013478 <LoRaMacSerializerData+0x1e6>
    }

    macMsg->Buffer[bufItr++] = macMsg->MHDR.Value;
 80132fa:	687b      	ldr	r3, [r7, #4]
 80132fc:	681a      	ldr	r2, [r3, #0]
 80132fe:	89fb      	ldrh	r3, [r7, #14]
 8013300:	1c59      	adds	r1, r3, #1
 8013302:	81f9      	strh	r1, [r7, #14]
 8013304:	4413      	add	r3, r2
 8013306:	687a      	ldr	r2, [r7, #4]
 8013308:	7952      	ldrb	r2, [r2, #5]
 801330a:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr ) & 0xFF;
 801330c:	687b      	ldr	r3, [r7, #4]
 801330e:	6899      	ldr	r1, [r3, #8]
 8013310:	687b      	ldr	r3, [r7, #4]
 8013312:	681a      	ldr	r2, [r3, #0]
 8013314:	89fb      	ldrh	r3, [r7, #14]
 8013316:	1c58      	adds	r0, r3, #1
 8013318:	81f8      	strh	r0, [r7, #14]
 801331a:	4413      	add	r3, r2
 801331c:	b2ca      	uxtb	r2, r1
 801331e:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 8 ) & 0xFF;
 8013320:	687b      	ldr	r3, [r7, #4]
 8013322:	689b      	ldr	r3, [r3, #8]
 8013324:	0a19      	lsrs	r1, r3, #8
 8013326:	687b      	ldr	r3, [r7, #4]
 8013328:	681a      	ldr	r2, [r3, #0]
 801332a:	89fb      	ldrh	r3, [r7, #14]
 801332c:	1c58      	adds	r0, r3, #1
 801332e:	81f8      	strh	r0, [r7, #14]
 8013330:	4413      	add	r3, r2
 8013332:	b2ca      	uxtb	r2, r1
 8013334:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 16 ) & 0xFF;
 8013336:	687b      	ldr	r3, [r7, #4]
 8013338:	689b      	ldr	r3, [r3, #8]
 801333a:	0c19      	lsrs	r1, r3, #16
 801333c:	687b      	ldr	r3, [r7, #4]
 801333e:	681a      	ldr	r2, [r3, #0]
 8013340:	89fb      	ldrh	r3, [r7, #14]
 8013342:	1c58      	adds	r0, r3, #1
 8013344:	81f8      	strh	r0, [r7, #14]
 8013346:	4413      	add	r3, r2
 8013348:	b2ca      	uxtb	r2, r1
 801334a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.DevAddr >> 24 ) & 0xFF;
 801334c:	687b      	ldr	r3, [r7, #4]
 801334e:	689b      	ldr	r3, [r3, #8]
 8013350:	0e19      	lsrs	r1, r3, #24
 8013352:	687b      	ldr	r3, [r7, #4]
 8013354:	681a      	ldr	r2, [r3, #0]
 8013356:	89fb      	ldrh	r3, [r7, #14]
 8013358:	1c58      	adds	r0, r3, #1
 801335a:	81f8      	strh	r0, [r7, #14]
 801335c:	4413      	add	r3, r2
 801335e:	b2ca      	uxtb	r2, r1
 8013360:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCtrl.Value;
 8013362:	687b      	ldr	r3, [r7, #4]
 8013364:	681a      	ldr	r2, [r3, #0]
 8013366:	89fb      	ldrh	r3, [r7, #14]
 8013368:	1c59      	adds	r1, r3, #1
 801336a:	81f9      	strh	r1, [r7, #14]
 801336c:	4413      	add	r3, r2
 801336e:	687a      	ldr	r2, [r7, #4]
 8013370:	7b12      	ldrb	r2, [r2, #12]
 8013372:	701a      	strb	r2, [r3, #0]

    macMsg->Buffer[bufItr++] = macMsg->FHDR.FCnt & 0xFF;
 8013374:	687b      	ldr	r3, [r7, #4]
 8013376:	89d9      	ldrh	r1, [r3, #14]
 8013378:	687b      	ldr	r3, [r7, #4]
 801337a:	681a      	ldr	r2, [r3, #0]
 801337c:	89fb      	ldrh	r3, [r7, #14]
 801337e:	1c58      	adds	r0, r3, #1
 8013380:	81f8      	strh	r0, [r7, #14]
 8013382:	4413      	add	r3, r2
 8013384:	b2ca      	uxtb	r2, r1
 8013386:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->FHDR.FCnt >> 8 ) & 0xFF;
 8013388:	687b      	ldr	r3, [r7, #4]
 801338a:	89db      	ldrh	r3, [r3, #14]
 801338c:	0a1b      	lsrs	r3, r3, #8
 801338e:	b299      	uxth	r1, r3
 8013390:	687b      	ldr	r3, [r7, #4]
 8013392:	681a      	ldr	r2, [r3, #0]
 8013394:	89fb      	ldrh	r3, [r7, #14]
 8013396:	1c58      	adds	r0, r3, #1
 8013398:	81f8      	strh	r0, [r7, #14]
 801339a:	4413      	add	r3, r2
 801339c:	b2ca      	uxtb	r2, r1
 801339e:	701a      	strb	r2, [r3, #0]

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FHDR.FOpts, macMsg->FHDR.FCtrl.Bits.FOptsLen );
 80133a0:	687b      	ldr	r3, [r7, #4]
 80133a2:	681a      	ldr	r2, [r3, #0]
 80133a4:	89fb      	ldrh	r3, [r7, #14]
 80133a6:	18d0      	adds	r0, r2, r3
 80133a8:	687b      	ldr	r3, [r7, #4]
 80133aa:	f103 0110 	add.w	r1, r3, #16
 80133ae:	687b      	ldr	r3, [r7, #4]
 80133b0:	7b1b      	ldrb	r3, [r3, #12]
 80133b2:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80133b6:	b2db      	uxtb	r3, r3
 80133b8:	b29b      	uxth	r3, r3
 80133ba:	461a      	mov	r2, r3
 80133bc:	f002 fa09 	bl	80157d2 <memcpy1>
    bufItr = bufItr + macMsg->FHDR.FCtrl.Bits.FOptsLen;
 80133c0:	687b      	ldr	r3, [r7, #4]
 80133c2:	7b1b      	ldrb	r3, [r3, #12]
 80133c4:	f3c3 0303 	ubfx	r3, r3, #0, #4
 80133c8:	b2db      	uxtb	r3, r3
 80133ca:	b29a      	uxth	r2, r3
 80133cc:	89fb      	ldrh	r3, [r7, #14]
 80133ce:	4413      	add	r3, r2
 80133d0:	81fb      	strh	r3, [r7, #14]

    if( macMsg->FRMPayloadSize > 0 )
 80133d2:	687b      	ldr	r3, [r7, #4]
 80133d4:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 80133d8:	2b00      	cmp	r3, #0
 80133da:	d009      	beq.n	80133f0 <LoRaMacSerializerData+0x15e>
    {
        macMsg->Buffer[bufItr++] = macMsg->FPort;
 80133dc:	687b      	ldr	r3, [r7, #4]
 80133de:	681a      	ldr	r2, [r3, #0]
 80133e0:	89fb      	ldrh	r3, [r7, #14]
 80133e2:	1c59      	adds	r1, r3, #1
 80133e4:	81f9      	strh	r1, [r7, #14]
 80133e6:	4413      	add	r3, r2
 80133e8:	687a      	ldr	r2, [r7, #4]
 80133ea:	f892 2020 	ldrb.w	r2, [r2, #32]
 80133ee:	701a      	strb	r2, [r3, #0]
    }

    memcpy1( &macMsg->Buffer[bufItr], macMsg->FRMPayload, macMsg->FRMPayloadSize );
 80133f0:	687b      	ldr	r3, [r7, #4]
 80133f2:	681a      	ldr	r2, [r3, #0]
 80133f4:	89fb      	ldrh	r3, [r7, #14]
 80133f6:	18d0      	adds	r0, r2, r3
 80133f8:	687b      	ldr	r3, [r7, #4]
 80133fa:	6a59      	ldr	r1, [r3, #36]	; 0x24
 80133fc:	687b      	ldr	r3, [r7, #4]
 80133fe:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013402:	b29b      	uxth	r3, r3
 8013404:	461a      	mov	r2, r3
 8013406:	f002 f9e4 	bl	80157d2 <memcpy1>
    bufItr = bufItr + macMsg->FRMPayloadSize;
 801340a:	687b      	ldr	r3, [r7, #4]
 801340c:	f893 3028 	ldrb.w	r3, [r3, #40]	; 0x28
 8013410:	b29a      	uxth	r2, r3
 8013412:	89fb      	ldrh	r3, [r7, #14]
 8013414:	4413      	add	r3, r2
 8013416:	81fb      	strh	r3, [r7, #14]

    macMsg->Buffer[bufItr++] = macMsg->MIC & 0xFF;
 8013418:	687b      	ldr	r3, [r7, #4]
 801341a:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 801341c:	687b      	ldr	r3, [r7, #4]
 801341e:	681a      	ldr	r2, [r3, #0]
 8013420:	89fb      	ldrh	r3, [r7, #14]
 8013422:	1c58      	adds	r0, r3, #1
 8013424:	81f8      	strh	r0, [r7, #14]
 8013426:	4413      	add	r3, r2
 8013428:	b2ca      	uxtb	r2, r1
 801342a:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 8 ) & 0xFF;
 801342c:	687b      	ldr	r3, [r7, #4]
 801342e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013430:	0a19      	lsrs	r1, r3, #8
 8013432:	687b      	ldr	r3, [r7, #4]
 8013434:	681a      	ldr	r2, [r3, #0]
 8013436:	89fb      	ldrh	r3, [r7, #14]
 8013438:	1c58      	adds	r0, r3, #1
 801343a:	81f8      	strh	r0, [r7, #14]
 801343c:	4413      	add	r3, r2
 801343e:	b2ca      	uxtb	r2, r1
 8013440:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 16 ) & 0xFF;
 8013442:	687b      	ldr	r3, [r7, #4]
 8013444:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8013446:	0c19      	lsrs	r1, r3, #16
 8013448:	687b      	ldr	r3, [r7, #4]
 801344a:	681a      	ldr	r2, [r3, #0]
 801344c:	89fb      	ldrh	r3, [r7, #14]
 801344e:	1c58      	adds	r0, r3, #1
 8013450:	81f8      	strh	r0, [r7, #14]
 8013452:	4413      	add	r3, r2
 8013454:	b2ca      	uxtb	r2, r1
 8013456:	701a      	strb	r2, [r3, #0]
    macMsg->Buffer[bufItr++] = ( macMsg->MIC >> 24 ) & 0xFF;
 8013458:	687b      	ldr	r3, [r7, #4]
 801345a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801345c:	0e19      	lsrs	r1, r3, #24
 801345e:	687b      	ldr	r3, [r7, #4]
 8013460:	681a      	ldr	r2, [r3, #0]
 8013462:	89fb      	ldrh	r3, [r7, #14]
 8013464:	1c58      	adds	r0, r3, #1
 8013466:	81f8      	strh	r0, [r7, #14]
 8013468:	4413      	add	r3, r2
 801346a:	b2ca      	uxtb	r2, r1
 801346c:	701a      	strb	r2, [r3, #0]

    macMsg->BufSize = bufItr;
 801346e:	89fb      	ldrh	r3, [r7, #14]
 8013470:	b2da      	uxtb	r2, r3
 8013472:	687b      	ldr	r3, [r7, #4]
 8013474:	711a      	strb	r2, [r3, #4]

    return LORAMAC_SERIALIZER_SUCCESS;
 8013476:	2300      	movs	r3, #0
}
 8013478:	4618      	mov	r0, r3
 801347a:	3710      	adds	r7, #16
 801347c:	46bd      	mov	sp, r7
 801347e:	bd80      	pop	{r7, pc}

08013480 <RegionIsActive>:
#define RU864_APPLY_DR_OFFSET( )
#define RU864_RX_BEACON_SETUP( )
#endif

bool RegionIsActive( LoRaMacRegion_t region )
{
 8013480:	b480      	push	{r7}
 8013482:	b083      	sub	sp, #12
 8013484:	af00      	add	r7, sp, #0
 8013486:	4603      	mov	r3, r0
 8013488:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801348a:	79fb      	ldrb	r3, [r7, #7]
 801348c:	2b00      	cmp	r3, #0
 801348e:	d101      	bne.n	8013494 <RegionIsActive+0x14>
    {
        AS923_IS_ACTIVE( );
 8013490:	2301      	movs	r3, #1
 8013492:	e000      	b.n	8013496 <RegionIsActive+0x16>
        IN865_IS_ACTIVE( );
        US915_IS_ACTIVE( );
        RU864_IS_ACTIVE( );
        default:
        {
            return false;
 8013494:	2300      	movs	r3, #0
        }
    }
}
 8013496:	4618      	mov	r0, r3
 8013498:	370c      	adds	r7, #12
 801349a:	46bd      	mov	sp, r7
 801349c:	bc80      	pop	{r7}
 801349e:	4770      	bx	lr

080134a0 <RegionGetPhyParam>:

PhyParam_t RegionGetPhyParam( LoRaMacRegion_t region, GetPhyParams_t* getPhy )
{
 80134a0:	b580      	push	{r7, lr}
 80134a2:	b084      	sub	sp, #16
 80134a4:	af00      	add	r7, sp, #0
 80134a6:	4603      	mov	r3, r0
 80134a8:	6039      	str	r1, [r7, #0]
 80134aa:	71fb      	strb	r3, [r7, #7]
    PhyParam_t phyParam = { 0 };
 80134ac:	2300      	movs	r3, #0
 80134ae:	60bb      	str	r3, [r7, #8]
    switch( region )
 80134b0:	79fb      	ldrb	r3, [r7, #7]
 80134b2:	2b00      	cmp	r3, #0
 80134b4:	d105      	bne.n	80134c2 <RegionGetPhyParam+0x22>
    {
        AS923_GET_PHY_PARAM( );
 80134b6:	6838      	ldr	r0, [r7, #0]
 80134b8:	f000 fa68 	bl	801398c <RegionAS923GetPhyParam>
 80134bc:	4603      	mov	r3, r0
 80134be:	60fb      	str	r3, [r7, #12]
 80134c0:	e001      	b.n	80134c6 <RegionGetPhyParam+0x26>
        IN865_GET_PHY_PARAM( );
        US915_GET_PHY_PARAM( );
        RU864_GET_PHY_PARAM( );
        default:
        {
            return phyParam;
 80134c2:	68bb      	ldr	r3, [r7, #8]
 80134c4:	60fb      	str	r3, [r7, #12]
 80134c6:	2300      	movs	r3, #0
 80134c8:	68fb      	ldr	r3, [r7, #12]
        }
    }
}
 80134ca:	4618      	mov	r0, r3
 80134cc:	3710      	adds	r7, #16
 80134ce:	46bd      	mov	sp, r7
 80134d0:	bd80      	pop	{r7, pc}

080134d2 <RegionSetBandTxDone>:

void RegionSetBandTxDone( LoRaMacRegion_t region, SetBandTxDoneParams_t* txDone )
{
 80134d2:	b580      	push	{r7, lr}
 80134d4:	b082      	sub	sp, #8
 80134d6:	af00      	add	r7, sp, #0
 80134d8:	4603      	mov	r3, r0
 80134da:	6039      	str	r1, [r7, #0]
 80134dc:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80134de:	79fb      	ldrb	r3, [r7, #7]
 80134e0:	2b00      	cmp	r3, #0
 80134e2:	d103      	bne.n	80134ec <RegionSetBandTxDone+0x1a>
    {
        AS923_SET_BAND_TX_DONE( );
 80134e4:	6838      	ldr	r0, [r7, #0]
 80134e6:	f000 fbc1 	bl	8013c6c <RegionAS923SetBandTxDone>
 80134ea:	e000      	b.n	80134ee <RegionSetBandTxDone+0x1c>
        IN865_SET_BAND_TX_DONE( );
        US915_SET_BAND_TX_DONE( );
        RU864_SET_BAND_TX_DONE( );
        default:
        {
            return;
 80134ec:	bf00      	nop
        }
    }
}
 80134ee:	3708      	adds	r7, #8
 80134f0:	46bd      	mov	sp, r7
 80134f2:	bd80      	pop	{r7, pc}

080134f4 <RegionInitDefaults>:

void RegionInitDefaults( LoRaMacRegion_t region, InitDefaultsParams_t* params )
{
 80134f4:	b580      	push	{r7, lr}
 80134f6:	b082      	sub	sp, #8
 80134f8:	af00      	add	r7, sp, #0
 80134fa:	4603      	mov	r3, r0
 80134fc:	6039      	str	r1, [r7, #0]
 80134fe:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8013500:	79fb      	ldrb	r3, [r7, #7]
 8013502:	2b00      	cmp	r3, #0
 8013504:	d103      	bne.n	801350e <RegionInitDefaults+0x1a>
    {
        AS923_INIT_DEFAULTS( );
 8013506:	6838      	ldr	r0, [r7, #0]
 8013508:	f000 fbd8 	bl	8013cbc <RegionAS923InitDefaults>
 801350c:	e000      	b.n	8013510 <RegionInitDefaults+0x1c>
        IN865_INIT_DEFAULTS( );
        US915_INIT_DEFAULTS( );
        RU864_INIT_DEFAULTS( );
        default:
        {
            break;
 801350e:	bf00      	nop
        }
    }
}
 8013510:	bf00      	nop
 8013512:	3708      	adds	r7, #8
 8013514:	46bd      	mov	sp, r7
 8013516:	bd80      	pop	{r7, pc}

08013518 <RegionGetNvmCtx>:

void* RegionGetNvmCtx( LoRaMacRegion_t region, GetNvmCtxParams_t* params )
{
 8013518:	b580      	push	{r7, lr}
 801351a:	b082      	sub	sp, #8
 801351c:	af00      	add	r7, sp, #0
 801351e:	4603      	mov	r3, r0
 8013520:	6039      	str	r1, [r7, #0]
 8013522:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8013524:	79fb      	ldrb	r3, [r7, #7]
 8013526:	2b00      	cmp	r3, #0
 8013528:	d104      	bne.n	8013534 <RegionGetNvmCtx+0x1c>
    {
        AS923_GET_NVM_CTX( );
 801352a:	6838      	ldr	r0, [r7, #0]
 801352c:	f000 fc3c 	bl	8013da8 <RegionAS923GetNvmCtx>
 8013530:	4603      	mov	r3, r0
 8013532:	e000      	b.n	8013536 <RegionGetNvmCtx+0x1e>
        IN865_GET_NVM_CTX( );
        US915_GET_NVM_CTX( );
        RU864_GET_NVM_CTX( );
        default:
        {
           return 0;
 8013534:	2300      	movs	r3, #0
        }
    }
}
 8013536:	4618      	mov	r0, r3
 8013538:	3708      	adds	r7, #8
 801353a:	46bd      	mov	sp, r7
 801353c:	bd80      	pop	{r7, pc}

0801353e <RegionVerify>:

bool RegionVerify( LoRaMacRegion_t region, VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 801353e:	b580      	push	{r7, lr}
 8013540:	b082      	sub	sp, #8
 8013542:	af00      	add	r7, sp, #0
 8013544:	4603      	mov	r3, r0
 8013546:	6039      	str	r1, [r7, #0]
 8013548:	71fb      	strb	r3, [r7, #7]
 801354a:	4613      	mov	r3, r2
 801354c:	71bb      	strb	r3, [r7, #6]
    switch( region )
 801354e:	79fb      	ldrb	r3, [r7, #7]
 8013550:	2b00      	cmp	r3, #0
 8013552:	d106      	bne.n	8013562 <RegionVerify+0x24>
    {
        AS923_VERIFY( );
 8013554:	79bb      	ldrb	r3, [r7, #6]
 8013556:	4619      	mov	r1, r3
 8013558:	6838      	ldr	r0, [r7, #0]
 801355a:	f000 fc35 	bl	8013dc8 <RegionAS923Verify>
 801355e:	4603      	mov	r3, r0
 8013560:	e000      	b.n	8013564 <RegionVerify+0x26>
        IN865_VERIFY( );
        US915_VERIFY( );
        RU864_VERIFY( );
        default:
        {
            return false;
 8013562:	2300      	movs	r3, #0
        }
    }
}
 8013564:	4618      	mov	r0, r3
 8013566:	3708      	adds	r7, #8
 8013568:	46bd      	mov	sp, r7
 801356a:	bd80      	pop	{r7, pc}

0801356c <RegionApplyCFList>:

void RegionApplyCFList( LoRaMacRegion_t region, ApplyCFListParams_t* applyCFList )
{
 801356c:	b580      	push	{r7, lr}
 801356e:	b082      	sub	sp, #8
 8013570:	af00      	add	r7, sp, #0
 8013572:	4603      	mov	r3, r0
 8013574:	6039      	str	r1, [r7, #0]
 8013576:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8013578:	79fb      	ldrb	r3, [r7, #7]
 801357a:	2b00      	cmp	r3, #0
 801357c:	d103      	bne.n	8013586 <RegionApplyCFList+0x1a>
    {
        AS923_APPLY_CF_LIST( );
 801357e:	6838      	ldr	r0, [r7, #0]
 8013580:	f000 fcc0 	bl	8013f04 <RegionAS923ApplyCFList>
 8013584:	e000      	b.n	8013588 <RegionApplyCFList+0x1c>
        IN865_APPLY_CF_LIST( );
        US915_APPLY_CF_LIST( );
        RU864_APPLY_CF_LIST( );
        default:
        {
            break;
 8013586:	bf00      	nop
        }
    }
}
 8013588:	bf00      	nop
 801358a:	3708      	adds	r7, #8
 801358c:	46bd      	mov	sp, r7
 801358e:	bd80      	pop	{r7, pc}

08013590 <RegionChanMaskSet>:

bool RegionChanMaskSet( LoRaMacRegion_t region, ChanMaskSetParams_t* chanMaskSet )
{
 8013590:	b580      	push	{r7, lr}
 8013592:	b082      	sub	sp, #8
 8013594:	af00      	add	r7, sp, #0
 8013596:	4603      	mov	r3, r0
 8013598:	6039      	str	r1, [r7, #0]
 801359a:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801359c:	79fb      	ldrb	r3, [r7, #7]
 801359e:	2b00      	cmp	r3, #0
 80135a0:	d104      	bne.n	80135ac <RegionChanMaskSet+0x1c>
    {
        AS923_CHAN_MASK_SET( );
 80135a2:	6838      	ldr	r0, [r7, #0]
 80135a4:	f000 fd22 	bl	8013fec <RegionAS923ChanMaskSet>
 80135a8:	4603      	mov	r3, r0
 80135aa:	e000      	b.n	80135ae <RegionChanMaskSet+0x1e>
        IN865_CHAN_MASK_SET( );
        US915_CHAN_MASK_SET( );
        RU864_CHAN_MASK_SET( );
        default:
        {
            return false;
 80135ac:	2300      	movs	r3, #0
        }
    }
}
 80135ae:	4618      	mov	r0, r3
 80135b0:	3708      	adds	r7, #8
 80135b2:	46bd      	mov	sp, r7
 80135b4:	bd80      	pop	{r7, pc}

080135b6 <RegionComputeRxWindowParameters>:

void RegionComputeRxWindowParameters( LoRaMacRegion_t region, int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 80135b6:	b580      	push	{r7, lr}
 80135b8:	b082      	sub	sp, #8
 80135ba:	af00      	add	r7, sp, #0
 80135bc:	603b      	str	r3, [r7, #0]
 80135be:	4603      	mov	r3, r0
 80135c0:	71fb      	strb	r3, [r7, #7]
 80135c2:	460b      	mov	r3, r1
 80135c4:	71bb      	strb	r3, [r7, #6]
 80135c6:	4613      	mov	r3, r2
 80135c8:	717b      	strb	r3, [r7, #5]
    switch( region )
 80135ca:	79fb      	ldrb	r3, [r7, #7]
 80135cc:	2b00      	cmp	r3, #0
 80135ce:	d107      	bne.n	80135e0 <RegionComputeRxWindowParameters+0x2a>
    {
        AS923_COMPUTE_RX_WINDOW_PARAMETERS( );
 80135d0:	7979      	ldrb	r1, [r7, #5]
 80135d2:	f997 0006 	ldrsb.w	r0, [r7, #6]
 80135d6:	693b      	ldr	r3, [r7, #16]
 80135d8:	683a      	ldr	r2, [r7, #0]
 80135da:	f000 fd2d 	bl	8014038 <RegionAS923ComputeRxWindowParameters>
 80135de:	e000      	b.n	80135e2 <RegionComputeRxWindowParameters+0x2c>
        IN865_COMPUTE_RX_WINDOW_PARAMETERS( );
        US915_COMPUTE_RX_WINDOW_PARAMETERS( );
        RU864_COMPUTE_RX_WINDOW_PARAMETERS( );
        default:
        {
            break;
 80135e0:	bf00      	nop
        }
    }
}
 80135e2:	bf00      	nop
 80135e4:	3708      	adds	r7, #8
 80135e6:	46bd      	mov	sp, r7
 80135e8:	bd80      	pop	{r7, pc}

080135ea <RegionRxConfig>:

bool RegionRxConfig( LoRaMacRegion_t region, RxConfigParams_t* rxConfig, int8_t* datarate )
{
 80135ea:	b580      	push	{r7, lr}
 80135ec:	b084      	sub	sp, #16
 80135ee:	af00      	add	r7, sp, #0
 80135f0:	4603      	mov	r3, r0
 80135f2:	60b9      	str	r1, [r7, #8]
 80135f4:	607a      	str	r2, [r7, #4]
 80135f6:	73fb      	strb	r3, [r7, #15]
    switch( region )
 80135f8:	7bfb      	ldrb	r3, [r7, #15]
 80135fa:	2b00      	cmp	r3, #0
 80135fc:	d105      	bne.n	801360a <RegionRxConfig+0x20>
    {
        AS923_RX_CONFIG( );
 80135fe:	6879      	ldr	r1, [r7, #4]
 8013600:	68b8      	ldr	r0, [r7, #8]
 8013602:	f000 fd71 	bl	80140e8 <RegionAS923RxConfig>
 8013606:	4603      	mov	r3, r0
 8013608:	e000      	b.n	801360c <RegionRxConfig+0x22>
        IN865_RX_CONFIG( );
        US915_RX_CONFIG( );
        RU864_RX_CONFIG( );
        default:
        {
            return false;
 801360a:	2300      	movs	r3, #0
        }
    }
}
 801360c:	4618      	mov	r0, r3
 801360e:	3710      	adds	r7, #16
 8013610:	46bd      	mov	sp, r7
 8013612:	bd80      	pop	{r7, pc}

08013614 <RegionTxConfig>:

bool RegionTxConfig( LoRaMacRegion_t region, TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8013614:	b580      	push	{r7, lr}
 8013616:	b084      	sub	sp, #16
 8013618:	af00      	add	r7, sp, #0
 801361a:	60b9      	str	r1, [r7, #8]
 801361c:	607a      	str	r2, [r7, #4]
 801361e:	603b      	str	r3, [r7, #0]
 8013620:	4603      	mov	r3, r0
 8013622:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8013624:	7bfb      	ldrb	r3, [r7, #15]
 8013626:	2b00      	cmp	r3, #0
 8013628:	d106      	bne.n	8013638 <RegionTxConfig+0x24>
    {
        AS923_TX_CONFIG( );
 801362a:	683a      	ldr	r2, [r7, #0]
 801362c:	6879      	ldr	r1, [r7, #4]
 801362e:	68b8      	ldr	r0, [r7, #8]
 8013630:	f000 fe28 	bl	8014284 <RegionAS923TxConfig>
 8013634:	4603      	mov	r3, r0
 8013636:	e000      	b.n	801363a <RegionTxConfig+0x26>
        IN865_TX_CONFIG( );
        US915_TX_CONFIG( );
        RU864_TX_CONFIG( );
        default:
        {
            return false;
 8013638:	2300      	movs	r3, #0
        }
    }
}
 801363a:	4618      	mov	r0, r3
 801363c:	3710      	adds	r7, #16
 801363e:	46bd      	mov	sp, r7
 8013640:	bd80      	pop	{r7, pc}

08013642 <RegionLinkAdrReq>:

uint8_t RegionLinkAdrReq( LoRaMacRegion_t region, LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 8013642:	b580      	push	{r7, lr}
 8013644:	b086      	sub	sp, #24
 8013646:	af02      	add	r7, sp, #8
 8013648:	60b9      	str	r1, [r7, #8]
 801364a:	607a      	str	r2, [r7, #4]
 801364c:	603b      	str	r3, [r7, #0]
 801364e:	4603      	mov	r3, r0
 8013650:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8013652:	7bfb      	ldrb	r3, [r7, #15]
 8013654:	2b00      	cmp	r3, #0
 8013656:	d109      	bne.n	801366c <RegionLinkAdrReq+0x2a>
    {
        AS923_LINK_ADR_REQ( );
 8013658:	69fb      	ldr	r3, [r7, #28]
 801365a:	9300      	str	r3, [sp, #0]
 801365c:	69bb      	ldr	r3, [r7, #24]
 801365e:	683a      	ldr	r2, [r7, #0]
 8013660:	6879      	ldr	r1, [r7, #4]
 8013662:	68b8      	ldr	r0, [r7, #8]
 8013664:	f000 feda 	bl	801441c <RegionAS923LinkAdrReq>
 8013668:	4603      	mov	r3, r0
 801366a:	e000      	b.n	801366e <RegionLinkAdrReq+0x2c>
        IN865_LINK_ADR_REQ( );
        US915_LINK_ADR_REQ( );
        RU864_LINK_ADR_REQ( );
        default:
        {
            return 0;
 801366c:	2300      	movs	r3, #0
        }
    }
}
 801366e:	4618      	mov	r0, r3
 8013670:	3710      	adds	r7, #16
 8013672:	46bd      	mov	sp, r7
 8013674:	bd80      	pop	{r7, pc}

08013676 <RegionRxParamSetupReq>:

uint8_t RegionRxParamSetupReq( LoRaMacRegion_t region, RxParamSetupReqParams_t* rxParamSetupReq )
{
 8013676:	b580      	push	{r7, lr}
 8013678:	b082      	sub	sp, #8
 801367a:	af00      	add	r7, sp, #0
 801367c:	4603      	mov	r3, r0
 801367e:	6039      	str	r1, [r7, #0]
 8013680:	71fb      	strb	r3, [r7, #7]
    switch( region )
 8013682:	79fb      	ldrb	r3, [r7, #7]
 8013684:	2b00      	cmp	r3, #0
 8013686:	d104      	bne.n	8013692 <RegionRxParamSetupReq+0x1c>
    {
        AS923_RX_PARAM_SETUP_REQ( );
 8013688:	6838      	ldr	r0, [r7, #0]
 801368a:	f000 ffe3 	bl	8014654 <RegionAS923RxParamSetupReq>
 801368e:	4603      	mov	r3, r0
 8013690:	e000      	b.n	8013694 <RegionRxParamSetupReq+0x1e>
        IN865_RX_PARAM_SETUP_REQ( );
        US915_RX_PARAM_SETUP_REQ( );
        RU864_RX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 8013692:	2300      	movs	r3, #0
        }
    }
}
 8013694:	4618      	mov	r0, r3
 8013696:	3708      	adds	r7, #8
 8013698:	46bd      	mov	sp, r7
 801369a:	bd80      	pop	{r7, pc}

0801369c <RegionNewChannelReq>:

uint8_t RegionNewChannelReq( LoRaMacRegion_t region, NewChannelReqParams_t* newChannelReq )
{
 801369c:	b580      	push	{r7, lr}
 801369e:	b082      	sub	sp, #8
 80136a0:	af00      	add	r7, sp, #0
 80136a2:	4603      	mov	r3, r0
 80136a4:	6039      	str	r1, [r7, #0]
 80136a6:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80136a8:	79fb      	ldrb	r3, [r7, #7]
 80136aa:	2b00      	cmp	r3, #0
 80136ac:	d104      	bne.n	80136b8 <RegionNewChannelReq+0x1c>
    {
        AS923_NEW_CHANNEL_REQ( );
 80136ae:	6838      	ldr	r0, [r7, #0]
 80136b0:	f001 f808 	bl	80146c4 <RegionAS923NewChannelReq>
 80136b4:	4603      	mov	r3, r0
 80136b6:	e000      	b.n	80136ba <RegionNewChannelReq+0x1e>
        IN865_NEW_CHANNEL_REQ( );
        US915_NEW_CHANNEL_REQ( );
        RU864_NEW_CHANNEL_REQ( );
        default:
        {
            return 0;
 80136b8:	2300      	movs	r3, #0
        }
    }
}
 80136ba:	4618      	mov	r0, r3
 80136bc:	3708      	adds	r7, #8
 80136be:	46bd      	mov	sp, r7
 80136c0:	bd80      	pop	{r7, pc}

080136c2 <RegionTxParamSetupReq>:

int8_t RegionTxParamSetupReq( LoRaMacRegion_t region, TxParamSetupReqParams_t* txParamSetupReq )
{
 80136c2:	b580      	push	{r7, lr}
 80136c4:	b082      	sub	sp, #8
 80136c6:	af00      	add	r7, sp, #0
 80136c8:	4603      	mov	r3, r0
 80136ca:	6039      	str	r1, [r7, #0]
 80136cc:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80136ce:	79fb      	ldrb	r3, [r7, #7]
 80136d0:	2b00      	cmp	r3, #0
 80136d2:	d104      	bne.n	80136de <RegionTxParamSetupReq+0x1c>
    {
        AS923_TX_PARAM_SETUP_REQ( );
 80136d4:	6838      	ldr	r0, [r7, #0]
 80136d6:	f001 f851 	bl	801477c <RegionAS923TxParamSetupReq>
 80136da:	4603      	mov	r3, r0
 80136dc:	e000      	b.n	80136e0 <RegionTxParamSetupReq+0x1e>
        IN865_TX_PARAM_SETUP_REQ( );
        US915_TX_PARAM_SETUP_REQ( );
        RU864_TX_PARAM_SETUP_REQ( );
        default:
        {
            return 0;
 80136de:	2300      	movs	r3, #0
        }
    }
}
 80136e0:	4618      	mov	r0, r3
 80136e2:	3708      	adds	r7, #8
 80136e4:	46bd      	mov	sp, r7
 80136e6:	bd80      	pop	{r7, pc}

080136e8 <RegionDlChannelReq>:

uint8_t RegionDlChannelReq( LoRaMacRegion_t region, DlChannelReqParams_t* dlChannelReq )
{
 80136e8:	b580      	push	{r7, lr}
 80136ea:	b082      	sub	sp, #8
 80136ec:	af00      	add	r7, sp, #0
 80136ee:	4603      	mov	r3, r0
 80136f0:	6039      	str	r1, [r7, #0]
 80136f2:	71fb      	strb	r3, [r7, #7]
    switch( region )
 80136f4:	79fb      	ldrb	r3, [r7, #7]
 80136f6:	2b00      	cmp	r3, #0
 80136f8:	d104      	bne.n	8013704 <RegionDlChannelReq+0x1c>
    {
        AS923_DL_CHANNEL_REQ( );
 80136fa:	6838      	ldr	r0, [r7, #0]
 80136fc:	f001 f848 	bl	8014790 <RegionAS923DlChannelReq>
 8013700:	4603      	mov	r3, r0
 8013702:	e000      	b.n	8013706 <RegionDlChannelReq+0x1e>
        IN865_DL_CHANNEL_REQ( );
        US915_DL_CHANNEL_REQ( );
        RU864_DL_CHANNEL_REQ( );
        default:
        {
            return 0;
 8013704:	2300      	movs	r3, #0
        }
    }
}
 8013706:	4618      	mov	r0, r3
 8013708:	3708      	adds	r7, #8
 801370a:	46bd      	mov	sp, r7
 801370c:	bd80      	pop	{r7, pc}

0801370e <RegionAlternateDr>:

int8_t RegionAlternateDr( LoRaMacRegion_t region, int8_t currentDr, AlternateDrType_t type )
{
 801370e:	b580      	push	{r7, lr}
 8013710:	b082      	sub	sp, #8
 8013712:	af00      	add	r7, sp, #0
 8013714:	4603      	mov	r3, r0
 8013716:	71fb      	strb	r3, [r7, #7]
 8013718:	460b      	mov	r3, r1
 801371a:	71bb      	strb	r3, [r7, #6]
 801371c:	4613      	mov	r3, r2
 801371e:	717b      	strb	r3, [r7, #5]
    switch( region )
 8013720:	79fb      	ldrb	r3, [r7, #7]
 8013722:	2b00      	cmp	r3, #0
 8013724:	d108      	bne.n	8013738 <RegionAlternateDr+0x2a>
    {
        AS923_ALTERNATE_DR( );
 8013726:	797a      	ldrb	r2, [r7, #5]
 8013728:	f997 3006 	ldrsb.w	r3, [r7, #6]
 801372c:	4611      	mov	r1, r2
 801372e:	4618      	mov	r0, r3
 8013730:	f001 f86a 	bl	8014808 <RegionAS923AlternateDr>
 8013734:	4603      	mov	r3, r0
 8013736:	e000      	b.n	801373a <RegionAlternateDr+0x2c>
        IN865_ALTERNATE_DR( );
        US915_ALTERNATE_DR( );
        RU864_ALTERNATE_DR( );
        default:
        {
            return 0;
 8013738:	2300      	movs	r3, #0
        }
    }
}
 801373a:	4618      	mov	r0, r3
 801373c:	3708      	adds	r7, #8
 801373e:	46bd      	mov	sp, r7
 8013740:	bd80      	pop	{r7, pc}

08013742 <RegionNextChannel>:

LoRaMacStatus_t RegionNextChannel( LoRaMacRegion_t region, NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8013742:	b580      	push	{r7, lr}
 8013744:	b084      	sub	sp, #16
 8013746:	af00      	add	r7, sp, #0
 8013748:	60b9      	str	r1, [r7, #8]
 801374a:	607a      	str	r2, [r7, #4]
 801374c:	603b      	str	r3, [r7, #0]
 801374e:	4603      	mov	r3, r0
 8013750:	73fb      	strb	r3, [r7, #15]
    switch( region )
 8013752:	7bfb      	ldrb	r3, [r7, #15]
 8013754:	2b00      	cmp	r3, #0
 8013756:	d107      	bne.n	8013768 <RegionNextChannel+0x26>
    {
        AS923_NEXT_CHANNEL( );
 8013758:	69bb      	ldr	r3, [r7, #24]
 801375a:	683a      	ldr	r2, [r7, #0]
 801375c:	6879      	ldr	r1, [r7, #4]
 801375e:	68b8      	ldr	r0, [r7, #8]
 8013760:	f001 f860 	bl	8014824 <RegionAS923NextChannel>
 8013764:	4603      	mov	r3, r0
 8013766:	e000      	b.n	801376a <RegionNextChannel+0x28>
        IN865_NEXT_CHANNEL( );
        US915_NEXT_CHANNEL( );
        RU864_NEXT_CHANNEL( );
        default:
        {
            return LORAMAC_STATUS_REGION_NOT_SUPPORTED;
 8013768:	2309      	movs	r3, #9
        }
    }
}
 801376a:	4618      	mov	r0, r3
 801376c:	3710      	adds	r7, #16
 801376e:	46bd      	mov	sp, r7
 8013770:	bd80      	pop	{r7, pc}

08013772 <RegionSetContinuousWave>:
        }
    }
}

void RegionSetContinuousWave( LoRaMacRegion_t region, ContinuousWaveParams_t* continuousWave )
{
 8013772:	b580      	push	{r7, lr}
 8013774:	b082      	sub	sp, #8
 8013776:	af00      	add	r7, sp, #0
 8013778:	4603      	mov	r3, r0
 801377a:	6039      	str	r1, [r7, #0]
 801377c:	71fb      	strb	r3, [r7, #7]
    switch( region )
 801377e:	79fb      	ldrb	r3, [r7, #7]
 8013780:	2b00      	cmp	r3, #0
 8013782:	d103      	bne.n	801378c <RegionSetContinuousWave+0x1a>
    {
        AS923_SET_CONTINUOUS_WAVE( );
 8013784:	6838      	ldr	r0, [r7, #0]
 8013786:	f001 f9af 	bl	8014ae8 <RegionAS923SetContinuousWave>
 801378a:	e000      	b.n	801378e <RegionSetContinuousWave+0x1c>
        IN865_SET_CONTINUOUS_WAVE( );
        US915_SET_CONTINUOUS_WAVE( );
        RU864_SET_CONTINUOUS_WAVE( );
        default:
        {
            break;
 801378c:	bf00      	nop
        }
    }
}
 801378e:	bf00      	nop
 8013790:	3708      	adds	r7, #8
 8013792:	46bd      	mov	sp, r7
 8013794:	bd80      	pop	{r7, pc}

08013796 <RegionApplyDrOffset>:

uint8_t RegionApplyDrOffset( LoRaMacRegion_t region, uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8013796:	b590      	push	{r4, r7, lr}
 8013798:	b083      	sub	sp, #12
 801379a:	af00      	add	r7, sp, #0
 801379c:	4604      	mov	r4, r0
 801379e:	4608      	mov	r0, r1
 80137a0:	4611      	mov	r1, r2
 80137a2:	461a      	mov	r2, r3
 80137a4:	4623      	mov	r3, r4
 80137a6:	71fb      	strb	r3, [r7, #7]
 80137a8:	4603      	mov	r3, r0
 80137aa:	71bb      	strb	r3, [r7, #6]
 80137ac:	460b      	mov	r3, r1
 80137ae:	717b      	strb	r3, [r7, #5]
 80137b0:	4613      	mov	r3, r2
 80137b2:	713b      	strb	r3, [r7, #4]
    switch( region )
 80137b4:	79fb      	ldrb	r3, [r7, #7]
 80137b6:	2b00      	cmp	r3, #0
 80137b8:	d109      	bne.n	80137ce <RegionApplyDrOffset+0x38>
    {
        AS923_APPLY_DR_OFFSET( );
 80137ba:	f997 2004 	ldrsb.w	r2, [r7, #4]
 80137be:	f997 1005 	ldrsb.w	r1, [r7, #5]
 80137c2:	79bb      	ldrb	r3, [r7, #6]
 80137c4:	4618      	mov	r0, r3
 80137c6:	f001 f9dd 	bl	8014b84 <RegionAS923ApplyDrOffset>
 80137ca:	4603      	mov	r3, r0
 80137cc:	e000      	b.n	80137d0 <RegionApplyDrOffset+0x3a>
        IN865_APPLY_DR_OFFSET( );
        US915_APPLY_DR_OFFSET( );
        RU864_APPLY_DR_OFFSET( );
        default:
        {
            return dr;
 80137ce:	797b      	ldrb	r3, [r7, #5]
        }
    }
}
 80137d0:	4618      	mov	r0, r3
 80137d2:	370c      	adds	r7, #12
 80137d4:	46bd      	mov	sp, r7
 80137d6:	bd90      	pop	{r4, r7, pc}

080137d8 <RegionGetVersion>:
        }
    }
}

Version_t RegionGetVersion( void )
{
 80137d8:	b480      	push	{r7}
 80137da:	b083      	sub	sp, #12
 80137dc:	af00      	add	r7, sp, #0
    Version_t version;

    version.Value = REGION_VERSION;
 80137de:	4b04      	ldr	r3, [pc, #16]	; (80137f0 <RegionGetVersion+0x18>)
 80137e0:	607b      	str	r3, [r7, #4]

    return version;
 80137e2:	687b      	ldr	r3, [r7, #4]
}
 80137e4:	4618      	mov	r0, r3
 80137e6:	370c      	adds	r7, #12
 80137e8:	46bd      	mov	sp, r7
 80137ea:	bc80      	pop	{r7}
 80137ec:	4770      	bx	lr
 80137ee:	bf00      	nop
 80137f0:	01000300 	.word	0x01000300

080137f4 <GetNextLowerTxDr>:
 */
static RegionAS923NvmCtx_t NvmCtx;

// Static functions
static int8_t GetNextLowerTxDr( int8_t dr, int8_t minDr )
{
 80137f4:	b480      	push	{r7}
 80137f6:	b085      	sub	sp, #20
 80137f8:	af00      	add	r7, sp, #0
 80137fa:	4603      	mov	r3, r0
 80137fc:	460a      	mov	r2, r1
 80137fe:	71fb      	strb	r3, [r7, #7]
 8013800:	4613      	mov	r3, r2
 8013802:	71bb      	strb	r3, [r7, #6]
    uint8_t nextLowerDr = 0;
 8013804:	2300      	movs	r3, #0
 8013806:	73fb      	strb	r3, [r7, #15]

    if( dr == minDr )
 8013808:	f997 2007 	ldrsb.w	r2, [r7, #7]
 801380c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8013810:	429a      	cmp	r2, r3
 8013812:	d102      	bne.n	801381a <GetNextLowerTxDr+0x26>
    {
        nextLowerDr = minDr;
 8013814:	79bb      	ldrb	r3, [r7, #6]
 8013816:	73fb      	strb	r3, [r7, #15]
 8013818:	e002      	b.n	8013820 <GetNextLowerTxDr+0x2c>
    }
    else
    {
        nextLowerDr = dr - 1;
 801381a:	79fb      	ldrb	r3, [r7, #7]
 801381c:	3b01      	subs	r3, #1
 801381e:	73fb      	strb	r3, [r7, #15]
    }
    return nextLowerDr;
 8013820:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013824:	4618      	mov	r0, r3
 8013826:	3714      	adds	r7, #20
 8013828:	46bd      	mov	sp, r7
 801382a:	bc80      	pop	{r7}
 801382c:	4770      	bx	lr
	...

08013830 <GetBandwidth>:

static uint32_t GetBandwidth( uint32_t drIndex )
{
 8013830:	b480      	push	{r7}
 8013832:	b083      	sub	sp, #12
 8013834:	af00      	add	r7, sp, #0
 8013836:	6078      	str	r0, [r7, #4]
    switch( BandwidthsAS923[drIndex] )
 8013838:	4a09      	ldr	r2, [pc, #36]	; (8013860 <GetBandwidth+0x30>)
 801383a:	687b      	ldr	r3, [r7, #4]
 801383c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8013840:	4a08      	ldr	r2, [pc, #32]	; (8013864 <GetBandwidth+0x34>)
 8013842:	4293      	cmp	r3, r2
 8013844:	d004      	beq.n	8013850 <GetBandwidth+0x20>
 8013846:	4a08      	ldr	r2, [pc, #32]	; (8013868 <GetBandwidth+0x38>)
 8013848:	4293      	cmp	r3, r2
 801384a:	d003      	beq.n	8013854 <GetBandwidth+0x24>
    {
        default:
        case 125000:
            return 0;
 801384c:	2300      	movs	r3, #0
 801384e:	e002      	b.n	8013856 <GetBandwidth+0x26>
        case 250000:
            return 1;
 8013850:	2301      	movs	r3, #1
 8013852:	e000      	b.n	8013856 <GetBandwidth+0x26>
        case 500000:
            return 2;
 8013854:	2302      	movs	r3, #2
    }
}
 8013856:	4618      	mov	r0, r3
 8013858:	370c      	adds	r7, #12
 801385a:	46bd      	mov	sp, r7
 801385c:	bc80      	pop	{r7}
 801385e:	4770      	bx	lr
 8013860:	0801ae5c 	.word	0x0801ae5c
 8013864:	0003d090 	.word	0x0003d090
 8013868:	0007a120 	.word	0x0007a120

0801386c <LimitTxPower>:

static int8_t LimitTxPower( int8_t txPower, int8_t maxBandTxPower, int8_t datarate, uint16_t* channelsMask )
{
 801386c:	b480      	push	{r7}
 801386e:	b085      	sub	sp, #20
 8013870:	af00      	add	r7, sp, #0
 8013872:	603b      	str	r3, [r7, #0]
 8013874:	4603      	mov	r3, r0
 8013876:	71fb      	strb	r3, [r7, #7]
 8013878:	460b      	mov	r3, r1
 801387a:	71bb      	strb	r3, [r7, #6]
 801387c:	4613      	mov	r3, r2
 801387e:	717b      	strb	r3, [r7, #5]
    int8_t txPowerResult = txPower;
 8013880:	79fb      	ldrb	r3, [r7, #7]
 8013882:	73fb      	strb	r3, [r7, #15]

    // Limit tx power to the band max
    txPowerResult =  MAX( txPower, maxBandTxPower );
 8013884:	f997 2006 	ldrsb.w	r2, [r7, #6]
 8013888:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801388c:	4293      	cmp	r3, r2
 801388e:	bfb8      	it	lt
 8013890:	4613      	movlt	r3, r2
 8013892:	73fb      	strb	r3, [r7, #15]

    return txPowerResult;
 8013894:	f997 300f 	ldrsb.w	r3, [r7, #15]
}
 8013898:	4618      	mov	r0, r3
 801389a:	3714      	adds	r7, #20
 801389c:	46bd      	mov	sp, r7
 801389e:	bc80      	pop	{r7}
 80138a0:	4770      	bx	lr
	...

080138a4 <VerifyRfFreq>:

static bool VerifyRfFreq( uint32_t freq )
{
 80138a4:	b580      	push	{r7, lr}
 80138a6:	b082      	sub	sp, #8
 80138a8:	af00      	add	r7, sp, #0
 80138aa:	6078      	str	r0, [r7, #4]
    // Check radio driver support
    if( Radio.CheckRfFrequency( freq ) == false )
 80138ac:	4b0d      	ldr	r3, [pc, #52]	; (80138e4 <VerifyRfFreq+0x40>)
 80138ae:	6a1b      	ldr	r3, [r3, #32]
 80138b0:	6878      	ldr	r0, [r7, #4]
 80138b2:	4798      	blx	r3
 80138b4:	4603      	mov	r3, r0
 80138b6:	f083 0301 	eor.w	r3, r3, #1
 80138ba:	b2db      	uxtb	r3, r3
 80138bc:	2b00      	cmp	r3, #0
 80138be:	d001      	beq.n	80138c4 <VerifyRfFreq+0x20>
    {
        return false;
 80138c0:	2300      	movs	r3, #0
 80138c2:	e00a      	b.n	80138da <VerifyRfFreq+0x36>
    }

    if( ( freq < AS923_MIN_RF_FREQUENCY ) || ( freq > AS923_MAX_RF_FREQUENCY ) )
 80138c4:	687b      	ldr	r3, [r7, #4]
 80138c6:	4a08      	ldr	r2, [pc, #32]	; (80138e8 <VerifyRfFreq+0x44>)
 80138c8:	4293      	cmp	r3, r2
 80138ca:	d903      	bls.n	80138d4 <VerifyRfFreq+0x30>
 80138cc:	687b      	ldr	r3, [r7, #4]
 80138ce:	4a07      	ldr	r2, [pc, #28]	; (80138ec <VerifyRfFreq+0x48>)
 80138d0:	4293      	cmp	r3, r2
 80138d2:	d901      	bls.n	80138d8 <VerifyRfFreq+0x34>
    {
        return false;
 80138d4:	2300      	movs	r3, #0
 80138d6:	e000      	b.n	80138da <VerifyRfFreq+0x36>
    }
    return true;
 80138d8:	2301      	movs	r3, #1
}
 80138da:	4618      	mov	r0, r3
 80138dc:	3708      	adds	r7, #8
 80138de:	46bd      	mov	sp, r7
 80138e0:	bd80      	pop	{r7, pc}
 80138e2:	bf00      	nop
 80138e4:	0801ae9c 	.word	0x0801ae9c
 80138e8:	3689cabf 	.word	0x3689cabf
 80138ec:	37502800 	.word	0x37502800

080138f0 <GetTimeOnAir>:

static TimerTime_t GetTimeOnAir( int8_t datarate, uint16_t pktLen )
{
 80138f0:	b590      	push	{r4, r7, lr}
 80138f2:	b08b      	sub	sp, #44	; 0x2c
 80138f4:	af04      	add	r7, sp, #16
 80138f6:	4603      	mov	r3, r0
 80138f8:	460a      	mov	r2, r1
 80138fa:	71fb      	strb	r3, [r7, #7]
 80138fc:	4613      	mov	r3, r2
 80138fe:	80bb      	strh	r3, [r7, #4]
    int8_t phyDr = DataratesAS923[datarate];
 8013900:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013904:	4a1f      	ldr	r2, [pc, #124]	; (8013984 <GetTimeOnAir+0x94>)
 8013906:	5cd3      	ldrb	r3, [r2, r3]
 8013908:	74fb      	strb	r3, [r7, #19]
    uint32_t bandwidth = GetBandwidth( datarate );
 801390a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801390e:	4618      	mov	r0, r3
 8013910:	f7ff ff8e 	bl	8013830 <GetBandwidth>
 8013914:	60f8      	str	r0, [r7, #12]
    TimerTime_t timeOnAir = 0;
 8013916:	2300      	movs	r3, #0
 8013918:	617b      	str	r3, [r7, #20]

    if( datarate == DR_7 )
 801391a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801391e:	2b07      	cmp	r3, #7
 8013920:	d118      	bne.n	8013954 <GetTimeOnAir+0x64>
    { // High Speed FSK channel
        timeOnAir = Radio.TimeOnAir( MODEM_FSK, bandwidth, phyDr * 1000, 0, 5, false, pktLen, true );
 8013922:	4b19      	ldr	r3, [pc, #100]	; (8013988 <GetTimeOnAir+0x98>)
 8013924:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8013926:	f997 3013 	ldrsb.w	r3, [r7, #19]
 801392a:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801392e:	fb02 f303 	mul.w	r3, r2, r3
 8013932:	4619      	mov	r1, r3
 8013934:	88bb      	ldrh	r3, [r7, #4]
 8013936:	b2db      	uxtb	r3, r3
 8013938:	2201      	movs	r2, #1
 801393a:	9203      	str	r2, [sp, #12]
 801393c:	9302      	str	r3, [sp, #8]
 801393e:	2300      	movs	r3, #0
 8013940:	9301      	str	r3, [sp, #4]
 8013942:	2305      	movs	r3, #5
 8013944:	9300      	str	r3, [sp, #0]
 8013946:	2300      	movs	r3, #0
 8013948:	460a      	mov	r2, r1
 801394a:	68f9      	ldr	r1, [r7, #12]
 801394c:	2000      	movs	r0, #0
 801394e:	47a0      	blx	r4
 8013950:	6178      	str	r0, [r7, #20]
 8013952:	e011      	b.n	8013978 <GetTimeOnAir+0x88>
    }
    else
    {
        timeOnAir = Radio.TimeOnAir( MODEM_LORA, bandwidth, phyDr, 1, 8, false, pktLen, true );
 8013954:	4b0c      	ldr	r3, [pc, #48]	; (8013988 <GetTimeOnAir+0x98>)
 8013956:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 8013958:	f997 2013 	ldrsb.w	r2, [r7, #19]
 801395c:	88bb      	ldrh	r3, [r7, #4]
 801395e:	b2db      	uxtb	r3, r3
 8013960:	2101      	movs	r1, #1
 8013962:	9103      	str	r1, [sp, #12]
 8013964:	9302      	str	r3, [sp, #8]
 8013966:	2300      	movs	r3, #0
 8013968:	9301      	str	r3, [sp, #4]
 801396a:	2308      	movs	r3, #8
 801396c:	9300      	str	r3, [sp, #0]
 801396e:	2301      	movs	r3, #1
 8013970:	68f9      	ldr	r1, [r7, #12]
 8013972:	2001      	movs	r0, #1
 8013974:	47a0      	blx	r4
 8013976:	6178      	str	r0, [r7, #20]
    }
    return timeOnAir;
 8013978:	697b      	ldr	r3, [r7, #20]
}
 801397a:	4618      	mov	r0, r3
 801397c:	371c      	adds	r7, #28
 801397e:	46bd      	mov	sp, r7
 8013980:	bd90      	pop	{r4, r7, pc}
 8013982:	bf00      	nop
 8013984:	0801ae54 	.word	0x0801ae54
 8013988:	0801ae9c 	.word	0x0801ae9c

0801398c <RegionAS923GetPhyParam>:

PhyParam_t RegionAS923GetPhyParam( GetPhyParams_t* getPhy )
{
 801398c:	b580      	push	{r7, lr}
 801398e:	b084      	sub	sp, #16
 8013990:	af00      	add	r7, sp, #0
 8013992:	6078      	str	r0, [r7, #4]
    PhyParam_t phyParam = { 0 };
 8013994:	2300      	movs	r3, #0
 8013996:	60bb      	str	r3, [r7, #8]

    switch( getPhy->Attribute )
 8013998:	687b      	ldr	r3, [r7, #4]
 801399a:	781b      	ldrb	r3, [r3, #0]
 801399c:	3b01      	subs	r3, #1
 801399e:	2b38      	cmp	r3, #56	; 0x38
 80139a0:	f200 8144 	bhi.w	8013c2c <RegionAS923GetPhyParam+0x2a0>
 80139a4:	a201      	add	r2, pc, #4	; (adr r2, 80139ac <RegionAS923GetPhyParam+0x20>)
 80139a6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80139aa:	bf00      	nop
 80139ac:	08013a91 	.word	0x08013a91
 80139b0:	08013aa5 	.word	0x08013aa5
 80139b4:	08013c2d 	.word	0x08013c2d
 80139b8:	08013c2d 	.word	0x08013c2d
 80139bc:	08013c2d 	.word	0x08013c2d
 80139c0:	08013ab9 	.word	0x08013ab9
 80139c4:	08013c2d 	.word	0x08013c2d
 80139c8:	08013aef 	.word	0x08013aef
 80139cc:	08013c2d 	.word	0x08013c2d
 80139d0:	08013af5 	.word	0x08013af5
 80139d4:	08013afb 	.word	0x08013afb
 80139d8:	08013b01 	.word	0x08013b01
 80139dc:	08013b07 	.word	0x08013b07
 80139e0:	08013b2f 	.word	0x08013b2f
 80139e4:	08013b57 	.word	0x08013b57
 80139e8:	08013b5d 	.word	0x08013b5d
 80139ec:	08013b65 	.word	0x08013b65
 80139f0:	08013b6d 	.word	0x08013b6d
 80139f4:	08013b75 	.word	0x08013b75
 80139f8:	08013b7d 	.word	0x08013b7d
 80139fc:	08013b85 	.word	0x08013b85
 8013a00:	08013b8d 	.word	0x08013b8d
 8013a04:	08013ba1 	.word	0x08013ba1
 8013a08:	08013ba7 	.word	0x08013ba7
 8013a0c:	08013bad 	.word	0x08013bad
 8013a10:	08013bb3 	.word	0x08013bb3
 8013a14:	08013bb9 	.word	0x08013bb9
 8013a18:	08013bbf 	.word	0x08013bbf
 8013a1c:	08013bc5 	.word	0x08013bc5
 8013a20:	08013bcb 	.word	0x08013bcb
 8013a24:	08013bd1 	.word	0x08013bd1
 8013a28:	08013bd7 	.word	0x08013bd7
 8013a2c:	08013bdf 	.word	0x08013bdf
 8013a30:	08013abf 	.word	0x08013abf
 8013a34:	08013c2d 	.word	0x08013c2d
 8013a38:	08013c2d 	.word	0x08013c2d
 8013a3c:	08013c2d 	.word	0x08013c2d
 8013a40:	08013c2d 	.word	0x08013c2d
 8013a44:	08013c2d 	.word	0x08013c2d
 8013a48:	08013c2d 	.word	0x08013c2d
 8013a4c:	08013c2d 	.word	0x08013c2d
 8013a50:	08013c2d 	.word	0x08013c2d
 8013a54:	08013c2d 	.word	0x08013c2d
 8013a58:	08013c2d 	.word	0x08013c2d
 8013a5c:	08013c2d 	.word	0x08013c2d
 8013a60:	08013c2d 	.word	0x08013c2d
 8013a64:	08013c2d 	.word	0x08013c2d
 8013a68:	08013be5 	.word	0x08013be5
 8013a6c:	08013beb 	.word	0x08013beb
 8013a70:	08013bf9 	.word	0x08013bf9
 8013a74:	08013c2d 	.word	0x08013c2d
 8013a78:	08013c2d 	.word	0x08013c2d
 8013a7c:	08013bff 	.word	0x08013bff
 8013a80:	08013c05 	.word	0x08013c05
 8013a84:	08013c2d 	.word	0x08013c2d
 8013a88:	08013c0b 	.word	0x08013c0b
 8013a8c:	08013c1b 	.word	0x08013c1b
    {
        case PHY_MIN_RX_DR:
        {
            if( getPhy->DownlinkDwellTime == 0 )
 8013a90:	687b      	ldr	r3, [r7, #4]
 8013a92:	78db      	ldrb	r3, [r3, #3]
 8013a94:	2b00      	cmp	r3, #0
 8013a96:	d102      	bne.n	8013a9e <RegionAS923GetPhyParam+0x112>
            {
                phyParam.Value = AS923_RX_MIN_DATARATE;
 8013a98:	2300      	movs	r3, #0
 8013a9a:	60bb      	str	r3, [r7, #8]
            }
            else
            {
                phyParam.Value = AS923_DWELL_LIMIT_DATARATE;
            }
            break;
 8013a9c:	e0c7      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
                phyParam.Value = AS923_DWELL_LIMIT_DATARATE;
 8013a9e:	2302      	movs	r3, #2
 8013aa0:	60bb      	str	r3, [r7, #8]
            break;
 8013aa2:	e0c4      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_MIN_TX_DR:
        {
            if( getPhy->UplinkDwellTime == 0 )
 8013aa4:	687b      	ldr	r3, [r7, #4]
 8013aa6:	789b      	ldrb	r3, [r3, #2]
 8013aa8:	2b00      	cmp	r3, #0
 8013aaa:	d102      	bne.n	8013ab2 <RegionAS923GetPhyParam+0x126>
            {
                phyParam.Value = AS923_TX_MIN_DATARATE;
 8013aac:	2300      	movs	r3, #0
 8013aae:	60bb      	str	r3, [r7, #8]
            }
            else
            {
                phyParam.Value = AS923_DWELL_LIMIT_DATARATE;
            }
            break;
 8013ab0:	e0bd      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
                phyParam.Value = AS923_DWELL_LIMIT_DATARATE;
 8013ab2:	2302      	movs	r3, #2
 8013ab4:	60bb      	str	r3, [r7, #8]
            break;
 8013ab6:	e0ba      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_DEF_TX_DR:
        {
            phyParam.Value = AS923_DEFAULT_DATARATE;
 8013ab8:	2302      	movs	r3, #2
 8013aba:	60bb      	str	r3, [r7, #8]
            break;
 8013abc:	e0b7      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_NEXT_LOWER_TX_DR:
        {
            if( getPhy->UplinkDwellTime == 0 )
 8013abe:	687b      	ldr	r3, [r7, #4]
 8013ac0:	789b      	ldrb	r3, [r3, #2]
 8013ac2:	2b00      	cmp	r3, #0
 8013ac4:	d109      	bne.n	8013ada <RegionAS923GetPhyParam+0x14e>
            {
                phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, AS923_TX_MIN_DATARATE );
 8013ac6:	687b      	ldr	r3, [r7, #4]
 8013ac8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013acc:	2100      	movs	r1, #0
 8013ace:	4618      	mov	r0, r3
 8013ad0:	f7ff fe90 	bl	80137f4 <GetNextLowerTxDr>
 8013ad4:	4603      	mov	r3, r0
 8013ad6:	60bb      	str	r3, [r7, #8]
            }
            else
            {
                phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, AS923_DWELL_LIMIT_DATARATE );
            }
            break;
 8013ad8:	e0a9      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
                phyParam.Value = GetNextLowerTxDr( getPhy->Datarate, AS923_DWELL_LIMIT_DATARATE );
 8013ada:	687b      	ldr	r3, [r7, #4]
 8013adc:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013ae0:	2102      	movs	r1, #2
 8013ae2:	4618      	mov	r0, r3
 8013ae4:	f7ff fe86 	bl	80137f4 <GetNextLowerTxDr>
 8013ae8:	4603      	mov	r3, r0
 8013aea:	60bb      	str	r3, [r7, #8]
            break;
 8013aec:	e09f      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_MAX_TX_POWER:
        {
            phyParam.Value = AS923_MAX_TX_POWER;
 8013aee:	2300      	movs	r3, #0
 8013af0:	60bb      	str	r3, [r7, #8]
            break;
 8013af2:	e09c      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_DEF_TX_POWER:
        {
            phyParam.Value = AS923_DEFAULT_TX_POWER;
 8013af4:	2300      	movs	r3, #0
 8013af6:	60bb      	str	r3, [r7, #8]
            break;
 8013af8:	e099      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_DEF_ADR_ACK_LIMIT:
        {
            phyParam.Value = AS923_ADR_ACK_LIMIT;
 8013afa:	2340      	movs	r3, #64	; 0x40
 8013afc:	60bb      	str	r3, [r7, #8]
            break;
 8013afe:	e096      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_DEF_ADR_ACK_DELAY:
        {
            phyParam.Value = AS923_ADR_ACK_DELAY;
 8013b00:	2320      	movs	r3, #32
 8013b02:	60bb      	str	r3, [r7, #8]
            break;
 8013b04:	e093      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_MAX_PAYLOAD:
        {
            if( getPhy->UplinkDwellTime == 0 )
 8013b06:	687b      	ldr	r3, [r7, #4]
 8013b08:	789b      	ldrb	r3, [r3, #2]
 8013b0a:	2b00      	cmp	r3, #0
 8013b0c:	d107      	bne.n	8013b1e <RegionAS923GetPhyParam+0x192>
            {
                phyParam.Value = MaxPayloadOfDatarateDwell0AS923[getPhy->Datarate];
 8013b0e:	687b      	ldr	r3, [r7, #4]
 8013b10:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013b14:	461a      	mov	r2, r3
 8013b16:	4b4a      	ldr	r3, [pc, #296]	; (8013c40 <RegionAS923GetPhyParam+0x2b4>)
 8013b18:	5c9b      	ldrb	r3, [r3, r2]
 8013b1a:	60bb      	str	r3, [r7, #8]
            }
            else
            {
                phyParam.Value = MaxPayloadOfDatarateDwell1UpAS923[getPhy->Datarate];
            }
            break;
 8013b1c:	e087      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
                phyParam.Value = MaxPayloadOfDatarateDwell1UpAS923[getPhy->Datarate];
 8013b1e:	687b      	ldr	r3, [r7, #4]
 8013b20:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013b24:	461a      	mov	r2, r3
 8013b26:	4b47      	ldr	r3, [pc, #284]	; (8013c44 <RegionAS923GetPhyParam+0x2b8>)
 8013b28:	5c9b      	ldrb	r3, [r3, r2]
 8013b2a:	60bb      	str	r3, [r7, #8]
            break;
 8013b2c:	e07f      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_MAX_PAYLOAD_REPEATER:
        {
            if( getPhy->UplinkDwellTime == 0 )
 8013b2e:	687b      	ldr	r3, [r7, #4]
 8013b30:	789b      	ldrb	r3, [r3, #2]
 8013b32:	2b00      	cmp	r3, #0
 8013b34:	d107      	bne.n	8013b46 <RegionAS923GetPhyParam+0x1ba>
            {
                phyParam.Value = MaxPayloadOfDatarateRepeaterDwell0AS923[getPhy->Datarate];
 8013b36:	687b      	ldr	r3, [r7, #4]
 8013b38:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013b3c:	461a      	mov	r2, r3
 8013b3e:	4b42      	ldr	r3, [pc, #264]	; (8013c48 <RegionAS923GetPhyParam+0x2bc>)
 8013b40:	5c9b      	ldrb	r3, [r3, r2]
 8013b42:	60bb      	str	r3, [r7, #8]
            }
            else
            {
                phyParam.Value = MaxPayloadOfDatarateDwell1UpAS923[getPhy->Datarate];
            }
            break;
 8013b44:	e073      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
                phyParam.Value = MaxPayloadOfDatarateDwell1UpAS923[getPhy->Datarate];
 8013b46:	687b      	ldr	r3, [r7, #4]
 8013b48:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013b4c:	461a      	mov	r2, r3
 8013b4e:	4b3d      	ldr	r3, [pc, #244]	; (8013c44 <RegionAS923GetPhyParam+0x2b8>)
 8013b50:	5c9b      	ldrb	r3, [r3, r2]
 8013b52:	60bb      	str	r3, [r7, #8]
            break;
 8013b54:	e06b      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_DUTY_CYCLE:
        {
            phyParam.Value = AS923_DUTY_CYCLE_ENABLED;
 8013b56:	2300      	movs	r3, #0
 8013b58:	60bb      	str	r3, [r7, #8]
            break;
 8013b5a:	e068      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_MAX_RX_WINDOW:
        {
            phyParam.Value = AS923_MAX_RX_WINDOW;
 8013b5c:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8013b60:	60bb      	str	r3, [r7, #8]
            break;
 8013b62:	e064      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_RECEIVE_DELAY1:
        {
            phyParam.Value = AS923_RECEIVE_DELAY1;
 8013b64:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8013b68:	60bb      	str	r3, [r7, #8]
            break;
 8013b6a:	e060      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_RECEIVE_DELAY2:
        {
            phyParam.Value = AS923_RECEIVE_DELAY2;
 8013b6c:	f44f 63fa 	mov.w	r3, #2000	; 0x7d0
 8013b70:	60bb      	str	r3, [r7, #8]
            break;
 8013b72:	e05c      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_JOIN_ACCEPT_DELAY1:
        {
            phyParam.Value = AS923_JOIN_ACCEPT_DELAY1;
 8013b74:	f241 3388 	movw	r3, #5000	; 0x1388
 8013b78:	60bb      	str	r3, [r7, #8]
            break;
 8013b7a:	e058      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_JOIN_ACCEPT_DELAY2:
        {
            phyParam.Value = AS923_JOIN_ACCEPT_DELAY2;
 8013b7c:	f241 7370 	movw	r3, #6000	; 0x1770
 8013b80:	60bb      	str	r3, [r7, #8]
            break;
 8013b82:	e054      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_MAX_FCNT_GAP:
        {
            phyParam.Value = AS923_MAX_FCNT_GAP;
 8013b84:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8013b88:	60bb      	str	r3, [r7, #8]
            break;
 8013b8a:	e050      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_ACK_TIMEOUT:
        {
            phyParam.Value = ( AS923_ACKTIMEOUT + randr( -AS923_ACK_TIMEOUT_RND, AS923_ACK_TIMEOUT_RND ) );
 8013b8c:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 8013b90:	482e      	ldr	r0, [pc, #184]	; (8013c4c <RegionAS923GetPhyParam+0x2c0>)
 8013b92:	f001 fe07 	bl	80157a4 <randr>
 8013b96:	4603      	mov	r3, r0
 8013b98:	f503 63fa 	add.w	r3, r3, #2000	; 0x7d0
 8013b9c:	60bb      	str	r3, [r7, #8]
            break;
 8013b9e:	e046      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_DEF_DR1_OFFSET:
        {
            phyParam.Value = AS923_DEFAULT_RX1_DR_OFFSET;
 8013ba0:	2300      	movs	r3, #0
 8013ba2:	60bb      	str	r3, [r7, #8]
            break;
 8013ba4:	e043      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_DEF_RX2_FREQUENCY:
        {
            phyParam.Value = AS923_RX_WND_2_FREQ;
 8013ba6:	4b2a      	ldr	r3, [pc, #168]	; (8013c50 <RegionAS923GetPhyParam+0x2c4>)
 8013ba8:	60bb      	str	r3, [r7, #8]
            break;
 8013baa:	e040      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_DEF_RX2_DR:
        {
            phyParam.Value = AS923_RX_WND_2_DR;
 8013bac:	2302      	movs	r3, #2
 8013bae:	60bb      	str	r3, [r7, #8]
            break;
 8013bb0:	e03d      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_CHANNELS_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsMask;
 8013bb2:	4b28      	ldr	r3, [pc, #160]	; (8013c54 <RegionAS923GetPhyParam+0x2c8>)
 8013bb4:	60bb      	str	r3, [r7, #8]
            break;
 8013bb6:	e03a      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_CHANNELS_DEFAULT_MASK:
        {
            phyParam.ChannelsMask = NvmCtx.ChannelsDefaultMask;
 8013bb8:	4b27      	ldr	r3, [pc, #156]	; (8013c58 <RegionAS923GetPhyParam+0x2cc>)
 8013bba:	60bb      	str	r3, [r7, #8]
            break;
 8013bbc:	e037      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_MAX_NB_CHANNELS:
        {
            phyParam.Value = AS923_MAX_NB_CHANNELS;
 8013bbe:	2310      	movs	r3, #16
 8013bc0:	60bb      	str	r3, [r7, #8]
            break;
 8013bc2:	e034      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_CHANNELS:
        {
            phyParam.Channels = NvmCtx.Channels;
 8013bc4:	4b25      	ldr	r3, [pc, #148]	; (8013c5c <RegionAS923GetPhyParam+0x2d0>)
 8013bc6:	60bb      	str	r3, [r7, #8]
            break;
 8013bc8:	e031      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_DEF_UPLINK_DWELL_TIME:
        {
            phyParam.Value = AS923_DEFAULT_UPLINK_DWELL_TIME;
 8013bca:	2301      	movs	r3, #1
 8013bcc:	60bb      	str	r3, [r7, #8]
            break;
 8013bce:	e02e      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_DEF_DOWNLINK_DWELL_TIME:
        {
            phyParam.Value = AS923_DEFAULT_DOWNLINK_DWELL_TIME;
 8013bd0:	2301      	movs	r3, #1
 8013bd2:	60bb      	str	r3, [r7, #8]
            break;
 8013bd4:	e02b      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_DEF_MAX_EIRP:
        {
            phyParam.fValue = AS923_DEFAULT_MAX_EIRP;
 8013bd6:	f04f 4383 	mov.w	r3, #1098907648	; 0x41800000
 8013bda:	60bb      	str	r3, [r7, #8]
            break;
 8013bdc:	e027      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_DEF_ANTENNA_GAIN:
        {
            phyParam.fValue = AS923_DEFAULT_ANTENNA_GAIN;
 8013bde:	4b20      	ldr	r3, [pc, #128]	; (8013c60 <RegionAS923GetPhyParam+0x2d4>)
 8013be0:	60bb      	str	r3, [r7, #8]
            break;
 8013be2:	e024      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_BEACON_CHANNEL_FREQ:
        {
            phyParam.Value = AS923_BEACON_CHANNEL_FREQ;
 8013be4:	4b1f      	ldr	r3, [pc, #124]	; (8013c64 <RegionAS923GetPhyParam+0x2d8>)
 8013be6:	60bb      	str	r3, [r7, #8]
            break;
 8013be8:	e021      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_BEACON_FORMAT:
        {
            phyParam.BeaconFormat.BeaconSize = AS923_BEACON_SIZE;
 8013bea:	2311      	movs	r3, #17
 8013bec:	723b      	strb	r3, [r7, #8]
            phyParam.BeaconFormat.Rfu1Size = AS923_RFU1_SIZE;
 8013bee:	2302      	movs	r3, #2
 8013bf0:	727b      	strb	r3, [r7, #9]
            phyParam.BeaconFormat.Rfu2Size = AS923_RFU2_SIZE;
 8013bf2:	2300      	movs	r3, #0
 8013bf4:	72bb      	strb	r3, [r7, #10]
            break;
 8013bf6:	e01a      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_BEACON_CHANNEL_DR:
        {
            phyParam.Value = AS923_BEACON_CHANNEL_DR;
 8013bf8:	2303      	movs	r3, #3
 8013bfa:	60bb      	str	r3, [r7, #8]
            break;
 8013bfc:	e017      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_PING_SLOT_CHANNEL_FREQ:
        {
            phyParam.Value = AS923_PING_SLOT_CHANNEL_FREQ;
 8013bfe:	4b19      	ldr	r3, [pc, #100]	; (8013c64 <RegionAS923GetPhyParam+0x2d8>)
 8013c00:	60bb      	str	r3, [r7, #8]
            break;
 8013c02:	e014      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_PING_SLOT_CHANNEL_DR:
        {
            phyParam.Value = AS923_PING_SLOT_CHANNEL_DR;
 8013c04:	2303      	movs	r3, #3
 8013c06:	60bb      	str	r3, [r7, #8]
            break;
 8013c08:	e011      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_SF_FROM_DR:
        {
            phyParam.Value = DataratesAS923[getPhy->Datarate];
 8013c0a:	687b      	ldr	r3, [r7, #4]
 8013c0c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013c10:	461a      	mov	r2, r3
 8013c12:	4b15      	ldr	r3, [pc, #84]	; (8013c68 <RegionAS923GetPhyParam+0x2dc>)
 8013c14:	5c9b      	ldrb	r3, [r3, r2]
 8013c16:	60bb      	str	r3, [r7, #8]
            break;
 8013c18:	e009      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        case PHY_BW_FROM_DR:
        {
            phyParam.Value = GetBandwidth( getPhy->Datarate );
 8013c1a:	687b      	ldr	r3, [r7, #4]
 8013c1c:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8013c20:	4618      	mov	r0, r3
 8013c22:	f7ff fe05 	bl	8013830 <GetBandwidth>
 8013c26:	4603      	mov	r3, r0
 8013c28:	60bb      	str	r3, [r7, #8]
            break;
 8013c2a:	e000      	b.n	8013c2e <RegionAS923GetPhyParam+0x2a2>
        }
        default:
        {
            break;
 8013c2c:	bf00      	nop
        }
    }

    return phyParam;
 8013c2e:	68bb      	ldr	r3, [r7, #8]
 8013c30:	60fb      	str	r3, [r7, #12]
 8013c32:	2300      	movs	r3, #0
 8013c34:	68fb      	ldr	r3, [r7, #12]
}
 8013c36:	4618      	mov	r0, r3
 8013c38:	3710      	adds	r7, #16
 8013c3a:	46bd      	mov	sp, r7
 8013c3c:	bd80      	pop	{r7, pc}
 8013c3e:	bf00      	nop
 8013c40:	0801ae7c 	.word	0x0801ae7c
 8013c44:	0801ae8c 	.word	0x0801ae8c
 8013c48:	0801ae84 	.word	0x0801ae84
 8013c4c:	fffffc18 	.word	0xfffffc18
 8013c50:	3706ea00 	.word	0x3706ea00
 8013c54:	20000d60 	.word	0x20000d60
 8013c58:	20000d62 	.word	0x20000d62
 8013c5c:	20000c8c 	.word	0x20000c8c
 8013c60:	4009999a 	.word	0x4009999a
 8013c64:	3709f740 	.word	0x3709f740
 8013c68:	0801ae54 	.word	0x0801ae54

08013c6c <RegionAS923SetBandTxDone>:

void RegionAS923SetBandTxDone( SetBandTxDoneParams_t* txDone )
{
 8013c6c:	b590      	push	{r4, r7, lr}
 8013c6e:	b085      	sub	sp, #20
 8013c70:	af02      	add	r7, sp, #8
 8013c72:	6078      	str	r0, [r7, #4]
    RegionCommonSetBandTxDone( &NvmCtx.Bands[NvmCtx.Channels[txDone->Channel].Band],
 8013c74:	687b      	ldr	r3, [r7, #4]
 8013c76:	781b      	ldrb	r3, [r3, #0]
 8013c78:	4619      	mov	r1, r3
 8013c7a:	4a0f      	ldr	r2, [pc, #60]	; (8013cb8 <RegionAS923SetBandTxDone+0x4c>)
 8013c7c:	460b      	mov	r3, r1
 8013c7e:	005b      	lsls	r3, r3, #1
 8013c80:	440b      	add	r3, r1
 8013c82:	009b      	lsls	r3, r3, #2
 8013c84:	4413      	add	r3, r2
 8013c86:	3309      	adds	r3, #9
 8013c88:	781b      	ldrb	r3, [r3, #0]
 8013c8a:	461a      	mov	r2, r3
 8013c8c:	4613      	mov	r3, r2
 8013c8e:	009b      	lsls	r3, r3, #2
 8013c90:	4413      	add	r3, r2
 8013c92:	009b      	lsls	r3, r3, #2
 8013c94:	33c0      	adds	r3, #192	; 0xc0
 8013c96:	4a08      	ldr	r2, [pc, #32]	; (8013cb8 <RegionAS923SetBandTxDone+0x4c>)
 8013c98:	1898      	adds	r0, r3, r2
 8013c9a:	687b      	ldr	r3, [r7, #4]
 8013c9c:	6899      	ldr	r1, [r3, #8]
 8013c9e:	687b      	ldr	r3, [r7, #4]
 8013ca0:	785c      	ldrb	r4, [r3, #1]
 8013ca2:	687b      	ldr	r3, [r7, #4]
 8013ca4:	691a      	ldr	r2, [r3, #16]
 8013ca6:	9200      	str	r2, [sp, #0]
 8013ca8:	68db      	ldr	r3, [r3, #12]
 8013caa:	4622      	mov	r2, r4
 8013cac:	f001 f9b3 	bl	8015016 <RegionCommonSetBandTxDone>
                               txDone->LastTxAirTime, txDone->Joined, txDone->ElapsedTimeSinceStartUp );
}
 8013cb0:	bf00      	nop
 8013cb2:	370c      	adds	r7, #12
 8013cb4:	46bd      	mov	sp, r7
 8013cb6:	bd90      	pop	{r4, r7, pc}
 8013cb8:	20000c8c 	.word	0x20000c8c

08013cbc <RegionAS923InitDefaults>:

void RegionAS923InitDefaults( InitDefaultsParams_t* params )
{
 8013cbc:	b580      	push	{r7, lr}
 8013cbe:	b08e      	sub	sp, #56	; 0x38
 8013cc0:	af00      	add	r7, sp, #0
 8013cc2:	6078      	str	r0, [r7, #4]
    Band_t bands[AS923_MAX_NB_BANDS] =
 8013cc4:	2364      	movs	r3, #100	; 0x64
 8013cc6:	84bb      	strh	r3, [r7, #36]	; 0x24
 8013cc8:	2300      	movs	r3, #0
 8013cca:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8013cce:	2300      	movs	r3, #0
 8013cd0:	62bb      	str	r3, [r7, #40]	; 0x28
 8013cd2:	2300      	movs	r3, #0
 8013cd4:	62fb      	str	r3, [r7, #44]	; 0x2c
 8013cd6:	2300      	movs	r3, #0
 8013cd8:	633b      	str	r3, [r7, #48]	; 0x30
 8013cda:	2300      	movs	r3, #0
 8013cdc:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    {
        AS923_BAND0
    };

    switch( params->Type )
 8013ce0:	687b      	ldr	r3, [r7, #4]
 8013ce2:	791b      	ldrb	r3, [r3, #4]
 8013ce4:	2b03      	cmp	r3, #3
 8013ce6:	d84b      	bhi.n	8013d80 <RegionAS923InitDefaults+0xc4>
 8013ce8:	a201      	add	r2, pc, #4	; (adr r2, 8013cf0 <RegionAS923InitDefaults+0x34>)
 8013cea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013cee:	bf00      	nop
 8013cf0:	08013d01 	.word	0x08013d01
 8013cf4:	08013d39 	.word	0x08013d39
 8013cf8:	08013d51 	.word	0x08013d51
 8013cfc:	08013d69 	.word	0x08013d69
    {
        case INIT_TYPE_DEFAULTS:
        {
            // Default bands
            memcpy1( ( uint8_t* )NvmCtx.Bands, ( uint8_t* )bands, sizeof( Band_t ) * AS923_MAX_NB_BANDS );
 8013d00:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8013d04:	2214      	movs	r2, #20
 8013d06:	4619      	mov	r1, r3
 8013d08:	4821      	ldr	r0, [pc, #132]	; (8013d90 <RegionAS923InitDefaults+0xd4>)
 8013d0a:	f001 fd62 	bl	80157d2 <memcpy1>

            // Default channels
            NvmCtx.Channels[0] = ( ChannelParams_t ) AS923_LC1;
 8013d0e:	4b21      	ldr	r3, [pc, #132]	; (8013d94 <RegionAS923InitDefaults+0xd8>)
 8013d10:	4a21      	ldr	r2, [pc, #132]	; (8013d98 <RegionAS923InitDefaults+0xdc>)
 8013d12:	ca07      	ldmia	r2, {r0, r1, r2}
 8013d14:	e883 0007 	stmia.w	r3, {r0, r1, r2}
            NvmCtx.Channels[1] = ( ChannelParams_t ) AS923_LC2;
 8013d18:	4b1e      	ldr	r3, [pc, #120]	; (8013d94 <RegionAS923InitDefaults+0xd8>)
 8013d1a:	4a20      	ldr	r2, [pc, #128]	; (8013d9c <RegionAS923InitDefaults+0xe0>)
 8013d1c:	330c      	adds	r3, #12
 8013d1e:	ca07      	ldmia	r2, {r0, r1, r2}
 8013d20:	e883 0007 	stmia.w	r3, {r0, r1, r2}

            // Default ChannelsMask
            NvmCtx.ChannelsDefaultMask[0] = LC( 1 ) + LC( 2 );
 8013d24:	4b1b      	ldr	r3, [pc, #108]	; (8013d94 <RegionAS923InitDefaults+0xd8>)
 8013d26:	2203      	movs	r2, #3
 8013d28:	f8a3 20d6 	strh.w	r2, [r3, #214]	; 0xd6

            // Update the channels mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8013d2c:	2201      	movs	r2, #1
 8013d2e:	491c      	ldr	r1, [pc, #112]	; (8013da0 <RegionAS923InitDefaults+0xe4>)
 8013d30:	481c      	ldr	r0, [pc, #112]	; (8013da4 <RegionAS923InitDefaults+0xe8>)
 8013d32:	f001 f94a 	bl	8014fca <RegionCommonChanMaskCopy>
            break;
 8013d36:	e026      	b.n	8013d86 <RegionAS923InitDefaults+0xca>
        }
        case INIT_TYPE_RESET_TO_DEFAULT_CHANNELS:
        {
            // Reset Channels Rx1Frequency to default 0
            NvmCtx.Channels[0].Rx1Frequency = 0;
 8013d38:	4b16      	ldr	r3, [pc, #88]	; (8013d94 <RegionAS923InitDefaults+0xd8>)
 8013d3a:	2200      	movs	r2, #0
 8013d3c:	605a      	str	r2, [r3, #4]
            NvmCtx.Channels[1].Rx1Frequency = 0;
 8013d3e:	4b15      	ldr	r3, [pc, #84]	; (8013d94 <RegionAS923InitDefaults+0xd8>)
 8013d40:	2200      	movs	r2, #0
 8013d42:	611a      	str	r2, [r3, #16]
            // Update the channels mask
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, NvmCtx.ChannelsDefaultMask, CHANNELS_MASK_SIZE );
 8013d44:	2201      	movs	r2, #1
 8013d46:	4916      	ldr	r1, [pc, #88]	; (8013da0 <RegionAS923InitDefaults+0xe4>)
 8013d48:	4816      	ldr	r0, [pc, #88]	; (8013da4 <RegionAS923InitDefaults+0xe8>)
 8013d4a:	f001 f93e 	bl	8014fca <RegionCommonChanMaskCopy>
            break;
 8013d4e:	e01a      	b.n	8013d86 <RegionAS923InitDefaults+0xca>
        }
        case INIT_TYPE_ACTIVATE_DEFAULT_CHANNELS:
        {
            // Activate channels default mask
            NvmCtx.ChannelsMask[0] |= NvmCtx.ChannelsDefaultMask[0];
 8013d50:	4b10      	ldr	r3, [pc, #64]	; (8013d94 <RegionAS923InitDefaults+0xd8>)
 8013d52:	f8b3 20d4 	ldrh.w	r2, [r3, #212]	; 0xd4
 8013d56:	4b0f      	ldr	r3, [pc, #60]	; (8013d94 <RegionAS923InitDefaults+0xd8>)
 8013d58:	f8b3 30d6 	ldrh.w	r3, [r3, #214]	; 0xd6
 8013d5c:	4313      	orrs	r3, r2
 8013d5e:	b29a      	uxth	r2, r3
 8013d60:	4b0c      	ldr	r3, [pc, #48]	; (8013d94 <RegionAS923InitDefaults+0xd8>)
 8013d62:	f8a3 20d4 	strh.w	r2, [r3, #212]	; 0xd4
            break;
 8013d66:	e00e      	b.n	8013d86 <RegionAS923InitDefaults+0xca>
        }
        case INIT_TYPE_RESTORE_CTX:
        {
            if( params->NvmCtx != 0 )
 8013d68:	687b      	ldr	r3, [r7, #4]
 8013d6a:	681b      	ldr	r3, [r3, #0]
 8013d6c:	2b00      	cmp	r3, #0
 8013d6e:	d009      	beq.n	8013d84 <RegionAS923InitDefaults+0xc8>
            {
                memcpy1( (uint8_t*) &NvmCtx, (uint8_t*) params->NvmCtx, sizeof( NvmCtx ) );
 8013d70:	687b      	ldr	r3, [r7, #4]
 8013d72:	681b      	ldr	r3, [r3, #0]
 8013d74:	22d8      	movs	r2, #216	; 0xd8
 8013d76:	4619      	mov	r1, r3
 8013d78:	4806      	ldr	r0, [pc, #24]	; (8013d94 <RegionAS923InitDefaults+0xd8>)
 8013d7a:	f001 fd2a 	bl	80157d2 <memcpy1>
            }
            break;
 8013d7e:	e001      	b.n	8013d84 <RegionAS923InitDefaults+0xc8>
        }
        default:
        {
            break;
 8013d80:	bf00      	nop
 8013d82:	e000      	b.n	8013d86 <RegionAS923InitDefaults+0xca>
            break;
 8013d84:	bf00      	nop
        }
    }
}
 8013d86:	bf00      	nop
 8013d88:	3738      	adds	r7, #56	; 0x38
 8013d8a:	46bd      	mov	sp, r7
 8013d8c:	bd80      	pop	{r7, pc}
 8013d8e:	bf00      	nop
 8013d90:	20000d4c 	.word	0x20000d4c
 8013d94:	20000c8c 	.word	0x20000c8c
 8013d98:	0801a600 	.word	0x0801a600
 8013d9c:	0801a60c 	.word	0x0801a60c
 8013da0:	20000d62 	.word	0x20000d62
 8013da4:	20000d60 	.word	0x20000d60

08013da8 <RegionAS923GetNvmCtx>:

void* RegionAS923GetNvmCtx( GetNvmCtxParams_t* params )
{
 8013da8:	b480      	push	{r7}
 8013daa:	b083      	sub	sp, #12
 8013dac:	af00      	add	r7, sp, #0
 8013dae:	6078      	str	r0, [r7, #4]
    params->nvmCtxSize = sizeof( RegionAS923NvmCtx_t );
 8013db0:	687b      	ldr	r3, [r7, #4]
 8013db2:	22d8      	movs	r2, #216	; 0xd8
 8013db4:	601a      	str	r2, [r3, #0]
    return &NvmCtx;
 8013db6:	4b03      	ldr	r3, [pc, #12]	; (8013dc4 <RegionAS923GetNvmCtx+0x1c>)
}
 8013db8:	4618      	mov	r0, r3
 8013dba:	370c      	adds	r7, #12
 8013dbc:	46bd      	mov	sp, r7
 8013dbe:	bc80      	pop	{r7}
 8013dc0:	4770      	bx	lr
 8013dc2:	bf00      	nop
 8013dc4:	20000c8c 	.word	0x20000c8c

08013dc8 <RegionAS923Verify>:

bool RegionAS923Verify( VerifyParams_t* verify, PhyAttribute_t phyAttribute )
{
 8013dc8:	b580      	push	{r7, lr}
 8013dca:	b082      	sub	sp, #8
 8013dcc:	af00      	add	r7, sp, #0
 8013dce:	6078      	str	r0, [r7, #4]
 8013dd0:	460b      	mov	r3, r1
 8013dd2:	70fb      	strb	r3, [r7, #3]
    switch( phyAttribute )
 8013dd4:	78fb      	ldrb	r3, [r7, #3]
 8013dd6:	2b0f      	cmp	r3, #15
 8013dd8:	f200 808f 	bhi.w	8013efa <RegionAS923Verify+0x132>
 8013ddc:	a201      	add	r2, pc, #4	; (adr r2, 8013de4 <RegionAS923Verify+0x1c>)
 8013dde:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013de2:	bf00      	nop
 8013de4:	08013e25 	.word	0x08013e25
 8013de8:	08013efb 	.word	0x08013efb
 8013dec:	08013efb 	.word	0x08013efb
 8013df0:	08013efb 	.word	0x08013efb
 8013df4:	08013efb 	.word	0x08013efb
 8013df8:	08013e33 	.word	0x08013e33
 8013dfc:	08013e77 	.word	0x08013e77
 8013e00:	08013e95 	.word	0x08013e95
 8013e04:	08013efb 	.word	0x08013efb
 8013e08:	08013ed9 	.word	0x08013ed9
 8013e0c:	08013ed9 	.word	0x08013ed9
 8013e10:	08013efb 	.word	0x08013efb
 8013e14:	08013efb 	.word	0x08013efb
 8013e18:	08013efb 	.word	0x08013efb
 8013e1c:	08013efb 	.word	0x08013efb
 8013e20:	08013ef7 	.word	0x08013ef7
    {
        case PHY_FREQUENCY:
        {
            return VerifyRfFreq( verify->Frequency );
 8013e24:	687b      	ldr	r3, [r7, #4]
 8013e26:	681b      	ldr	r3, [r3, #0]
 8013e28:	4618      	mov	r0, r3
 8013e2a:	f7ff fd3b 	bl	80138a4 <VerifyRfFreq>
 8013e2e:	4603      	mov	r3, r0
 8013e30:	e064      	b.n	8013efc <RegionAS923Verify+0x134>
        }
        case PHY_TX_DR:
        {
            if( verify->DatarateParams.UplinkDwellTime == 0 )
 8013e32:	687b      	ldr	r3, [r7, #4]
 8013e34:	789b      	ldrb	r3, [r3, #2]
 8013e36:	2b00      	cmp	r3, #0
 8013e38:	d10e      	bne.n	8013e58 <RegionAS923Verify+0x90>
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AS923_TX_MIN_DATARATE, AS923_TX_MAX_DATARATE );
 8013e3a:	687b      	ldr	r3, [r7, #4]
 8013e3c:	f993 3000 	ldrsb.w	r3, [r3]
 8013e40:	2207      	movs	r2, #7
 8013e42:	2100      	movs	r1, #0
 8013e44:	4618      	mov	r0, r3
 8013e46:	f001 f843 	bl	8014ed0 <RegionCommonValueInRange>
 8013e4a:	4603      	mov	r3, r0
 8013e4c:	2b00      	cmp	r3, #0
 8013e4e:	bf14      	ite	ne
 8013e50:	2301      	movne	r3, #1
 8013e52:	2300      	moveq	r3, #0
 8013e54:	b2db      	uxtb	r3, r3
 8013e56:	e051      	b.n	8013efc <RegionAS923Verify+0x134>
            }
            else
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AS923_DWELL_LIMIT_DATARATE, AS923_TX_MAX_DATARATE );
 8013e58:	687b      	ldr	r3, [r7, #4]
 8013e5a:	f993 3000 	ldrsb.w	r3, [r3]
 8013e5e:	2207      	movs	r2, #7
 8013e60:	2102      	movs	r1, #2
 8013e62:	4618      	mov	r0, r3
 8013e64:	f001 f834 	bl	8014ed0 <RegionCommonValueInRange>
 8013e68:	4603      	mov	r3, r0
 8013e6a:	2b00      	cmp	r3, #0
 8013e6c:	bf14      	ite	ne
 8013e6e:	2301      	movne	r3, #1
 8013e70:	2300      	moveq	r3, #0
 8013e72:	b2db      	uxtb	r3, r3
 8013e74:	e042      	b.n	8013efc <RegionAS923Verify+0x134>
            }
        }
        case PHY_DEF_TX_DR:
        {
            return RegionCommonValueInRange( verify->DatarateParams.Datarate, DR_0, DR_5 );
 8013e76:	687b      	ldr	r3, [r7, #4]
 8013e78:	f993 3000 	ldrsb.w	r3, [r3]
 8013e7c:	2205      	movs	r2, #5
 8013e7e:	2100      	movs	r1, #0
 8013e80:	4618      	mov	r0, r3
 8013e82:	f001 f825 	bl	8014ed0 <RegionCommonValueInRange>
 8013e86:	4603      	mov	r3, r0
 8013e88:	2b00      	cmp	r3, #0
 8013e8a:	bf14      	ite	ne
 8013e8c:	2301      	movne	r3, #1
 8013e8e:	2300      	moveq	r3, #0
 8013e90:	b2db      	uxtb	r3, r3
 8013e92:	e033      	b.n	8013efc <RegionAS923Verify+0x134>
        }
        case PHY_RX_DR:
        {
            if( verify->DatarateParams.DownlinkDwellTime == 0 )
 8013e94:	687b      	ldr	r3, [r7, #4]
 8013e96:	785b      	ldrb	r3, [r3, #1]
 8013e98:	2b00      	cmp	r3, #0
 8013e9a:	d10e      	bne.n	8013eba <RegionAS923Verify+0xf2>
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AS923_RX_MIN_DATARATE, AS923_RX_MAX_DATARATE );
 8013e9c:	687b      	ldr	r3, [r7, #4]
 8013e9e:	f993 3000 	ldrsb.w	r3, [r3]
 8013ea2:	2207      	movs	r2, #7
 8013ea4:	2100      	movs	r1, #0
 8013ea6:	4618      	mov	r0, r3
 8013ea8:	f001 f812 	bl	8014ed0 <RegionCommonValueInRange>
 8013eac:	4603      	mov	r3, r0
 8013eae:	2b00      	cmp	r3, #0
 8013eb0:	bf14      	ite	ne
 8013eb2:	2301      	movne	r3, #1
 8013eb4:	2300      	moveq	r3, #0
 8013eb6:	b2db      	uxtb	r3, r3
 8013eb8:	e020      	b.n	8013efc <RegionAS923Verify+0x134>
            }
            else
            {
                return RegionCommonValueInRange( verify->DatarateParams.Datarate, AS923_DWELL_LIMIT_DATARATE, AS923_RX_MAX_DATARATE );
 8013eba:	687b      	ldr	r3, [r7, #4]
 8013ebc:	f993 3000 	ldrsb.w	r3, [r3]
 8013ec0:	2207      	movs	r2, #7
 8013ec2:	2102      	movs	r1, #2
 8013ec4:	4618      	mov	r0, r3
 8013ec6:	f001 f803 	bl	8014ed0 <RegionCommonValueInRange>
 8013eca:	4603      	mov	r3, r0
 8013ecc:	2b00      	cmp	r3, #0
 8013ece:	bf14      	ite	ne
 8013ed0:	2301      	movne	r3, #1
 8013ed2:	2300      	moveq	r3, #0
 8013ed4:	b2db      	uxtb	r3, r3
 8013ed6:	e011      	b.n	8013efc <RegionAS923Verify+0x134>
        }
        case PHY_DEF_TX_POWER:
        case PHY_TX_POWER:
        {
            // Remark: switched min and max!
            return RegionCommonValueInRange( verify->TxPower, AS923_MAX_TX_POWER, AS923_MIN_TX_POWER );
 8013ed8:	687b      	ldr	r3, [r7, #4]
 8013eda:	f993 3000 	ldrsb.w	r3, [r3]
 8013ede:	2207      	movs	r2, #7
 8013ee0:	2100      	movs	r1, #0
 8013ee2:	4618      	mov	r0, r3
 8013ee4:	f000 fff4 	bl	8014ed0 <RegionCommonValueInRange>
 8013ee8:	4603      	mov	r3, r0
 8013eea:	2b00      	cmp	r3, #0
 8013eec:	bf14      	ite	ne
 8013eee:	2301      	movne	r3, #1
 8013ef0:	2300      	moveq	r3, #0
 8013ef2:	b2db      	uxtb	r3, r3
 8013ef4:	e002      	b.n	8013efc <RegionAS923Verify+0x134>
        }
        case PHY_DUTY_CYCLE:
        {
            return AS923_DUTY_CYCLE_ENABLED;
 8013ef6:	2300      	movs	r3, #0
 8013ef8:	e000      	b.n	8013efc <RegionAS923Verify+0x134>
        }
        default:
            return false;
 8013efa:	2300      	movs	r3, #0
    }
}
 8013efc:	4618      	mov	r0, r3
 8013efe:	3708      	adds	r7, #8
 8013f00:	46bd      	mov	sp, r7
 8013f02:	bd80      	pop	{r7, pc}

08013f04 <RegionAS923ApplyCFList>:

void RegionAS923ApplyCFList( ApplyCFListParams_t* applyCFList )
{
 8013f04:	b580      	push	{r7, lr}
 8013f06:	b08a      	sub	sp, #40	; 0x28
 8013f08:	af00      	add	r7, sp, #0
 8013f0a:	6078      	str	r0, [r7, #4]
    ChannelParams_t newChannel;
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    // Setup default datarate range
    newChannel.DrRange.Value = ( DR_5 << 4 ) | DR_0;
 8013f0c:	2350      	movs	r3, #80	; 0x50
 8013f0e:	f887 3020 	strb.w	r3, [r7, #32]

    // Size of the optional CF list
    if( applyCFList->Size != 16 )
 8013f12:	687b      	ldr	r3, [r7, #4]
 8013f14:	791b      	ldrb	r3, [r3, #4]
 8013f16:	2b10      	cmp	r3, #16
 8013f18:	d162      	bne.n	8013fe0 <RegionAS923ApplyCFList+0xdc>
    {
        return;
    }

    // Last byte CFListType must be 0 to indicate the CFList contains a list of frequencies
    if( applyCFList->Payload[15] != 0 )
 8013f1a:	687b      	ldr	r3, [r7, #4]
 8013f1c:	681b      	ldr	r3, [r3, #0]
 8013f1e:	330f      	adds	r3, #15
 8013f20:	781b      	ldrb	r3, [r3, #0]
 8013f22:	2b00      	cmp	r3, #0
 8013f24:	d15e      	bne.n	8013fe4 <RegionAS923ApplyCFList+0xe0>
    {
        return;
    }

    // Last byte is RFU, don't take it into account
    for( uint8_t i = 0, chanIdx = AS923_NUMB_DEFAULT_CHANNELS; chanIdx < AS923_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8013f26:	2300      	movs	r3, #0
 8013f28:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8013f2c:	2302      	movs	r3, #2
 8013f2e:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8013f32:	e050      	b.n	8013fd6 <RegionAS923ApplyCFList+0xd2>
    {
        if( chanIdx < ( AS923_NUMB_CHANNELS_CF_LIST + AS923_NUMB_DEFAULT_CHANNELS ) )
 8013f34:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013f38:	2b06      	cmp	r3, #6
 8013f3a:	d824      	bhi.n	8013f86 <RegionAS923ApplyCFList+0x82>
        {
            // Channel frequency
            newChannel.Frequency = (uint32_t) applyCFList->Payload[i];
 8013f3c:	687b      	ldr	r3, [r7, #4]
 8013f3e:	681a      	ldr	r2, [r3, #0]
 8013f40:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013f44:	4413      	add	r3, r2
 8013f46:	781b      	ldrb	r3, [r3, #0]
 8013f48:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 1] << 8 );
 8013f4a:	69ba      	ldr	r2, [r7, #24]
 8013f4c:	687b      	ldr	r3, [r7, #4]
 8013f4e:	6819      	ldr	r1, [r3, #0]
 8013f50:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013f54:	3301      	adds	r3, #1
 8013f56:	440b      	add	r3, r1
 8013f58:	781b      	ldrb	r3, [r3, #0]
 8013f5a:	021b      	lsls	r3, r3, #8
 8013f5c:	4313      	orrs	r3, r2
 8013f5e:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency |= ( (uint32_t) applyCFList->Payload[i + 2] << 16 );
 8013f60:	69ba      	ldr	r2, [r7, #24]
 8013f62:	687b      	ldr	r3, [r7, #4]
 8013f64:	6819      	ldr	r1, [r3, #0]
 8013f66:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013f6a:	3302      	adds	r3, #2
 8013f6c:	440b      	add	r3, r1
 8013f6e:	781b      	ldrb	r3, [r3, #0]
 8013f70:	041b      	lsls	r3, r3, #16
 8013f72:	4313      	orrs	r3, r2
 8013f74:	61bb      	str	r3, [r7, #24]
            newChannel.Frequency *= 100;
 8013f76:	69bb      	ldr	r3, [r7, #24]
 8013f78:	2264      	movs	r2, #100	; 0x64
 8013f7a:	fb02 f303 	mul.w	r3, r2, r3
 8013f7e:	61bb      	str	r3, [r7, #24]

            // Initialize alternative frequency to 0
            newChannel.Rx1Frequency = 0;
 8013f80:	2300      	movs	r3, #0
 8013f82:	61fb      	str	r3, [r7, #28]
 8013f84:	e006      	b.n	8013f94 <RegionAS923ApplyCFList+0x90>
        }
        else
        {
            newChannel.Frequency = 0;
 8013f86:	2300      	movs	r3, #0
 8013f88:	61bb      	str	r3, [r7, #24]
            newChannel.DrRange.Value = 0;
 8013f8a:	2300      	movs	r3, #0
 8013f8c:	f887 3020 	strb.w	r3, [r7, #32]
            newChannel.Rx1Frequency = 0;
 8013f90:	2300      	movs	r3, #0
 8013f92:	61fb      	str	r3, [r7, #28]
        }

        if( newChannel.Frequency != 0 )
 8013f94:	69bb      	ldr	r3, [r7, #24]
 8013f96:	2b00      	cmp	r3, #0
 8013f98:	d00b      	beq.n	8013fb2 <RegionAS923ApplyCFList+0xae>
        {
            channelAdd.NewChannel = &newChannel;
 8013f9a:	f107 0318 	add.w	r3, r7, #24
 8013f9e:	613b      	str	r3, [r7, #16]
            channelAdd.ChannelId = chanIdx;
 8013fa0:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013fa4:	753b      	strb	r3, [r7, #20]

            // Try to add all channels
            RegionAS923ChannelAdd( &channelAdd );
 8013fa6:	f107 0310 	add.w	r3, r7, #16
 8013faa:	4618      	mov	r0, r3
 8013fac:	f000 fcdc 	bl	8014968 <RegionAS923ChannelAdd>
 8013fb0:	e007      	b.n	8013fc2 <RegionAS923ApplyCFList+0xbe>
        }
        else
        {
            channelRemove.ChannelId = chanIdx;
 8013fb2:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013fb6:	733b      	strb	r3, [r7, #12]

            RegionAS923ChannelsRemove( &channelRemove );
 8013fb8:	f107 030c 	add.w	r3, r7, #12
 8013fbc:	4618      	mov	r0, r3
 8013fbe:	f000 fd6b 	bl	8014a98 <RegionAS923ChannelsRemove>
    for( uint8_t i = 0, chanIdx = AS923_NUMB_DEFAULT_CHANNELS; chanIdx < AS923_MAX_NB_CHANNELS; i+=3, chanIdx++ )
 8013fc2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8013fc6:	3303      	adds	r3, #3
 8013fc8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8013fcc:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013fd0:	3301      	adds	r3, #1
 8013fd2:	f887 3026 	strb.w	r3, [r7, #38]	; 0x26
 8013fd6:	f897 3026 	ldrb.w	r3, [r7, #38]	; 0x26
 8013fda:	2b0f      	cmp	r3, #15
 8013fdc:	d9aa      	bls.n	8013f34 <RegionAS923ApplyCFList+0x30>
 8013fde:	e002      	b.n	8013fe6 <RegionAS923ApplyCFList+0xe2>
        return;
 8013fe0:	bf00      	nop
 8013fe2:	e000      	b.n	8013fe6 <RegionAS923ApplyCFList+0xe2>
        return;
 8013fe4:	bf00      	nop
        }
    }
}
 8013fe6:	3728      	adds	r7, #40	; 0x28
 8013fe8:	46bd      	mov	sp, r7
 8013fea:	bd80      	pop	{r7, pc}

08013fec <RegionAS923ChanMaskSet>:

bool RegionAS923ChanMaskSet( ChanMaskSetParams_t* chanMaskSet )
{
 8013fec:	b580      	push	{r7, lr}
 8013fee:	b082      	sub	sp, #8
 8013ff0:	af00      	add	r7, sp, #0
 8013ff2:	6078      	str	r0, [r7, #4]
    switch( chanMaskSet->ChannelsMaskType )
 8013ff4:	687b      	ldr	r3, [r7, #4]
 8013ff6:	791b      	ldrb	r3, [r3, #4]
 8013ff8:	2b00      	cmp	r3, #0
 8013ffa:	d002      	beq.n	8014002 <RegionAS923ChanMaskSet+0x16>
 8013ffc:	2b01      	cmp	r3, #1
 8013ffe:	d008      	beq.n	8014012 <RegionAS923ChanMaskSet+0x26>
 8014000:	e00f      	b.n	8014022 <RegionAS923ChanMaskSet+0x36>
    {
        case CHANNELS_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsMask, chanMaskSet->ChannelsMaskIn, 1 );
 8014002:	687b      	ldr	r3, [r7, #4]
 8014004:	681b      	ldr	r3, [r3, #0]
 8014006:	2201      	movs	r2, #1
 8014008:	4619      	mov	r1, r3
 801400a:	4809      	ldr	r0, [pc, #36]	; (8014030 <RegionAS923ChanMaskSet+0x44>)
 801400c:	f000 ffdd 	bl	8014fca <RegionCommonChanMaskCopy>
            break;
 8014010:	e009      	b.n	8014026 <RegionAS923ChanMaskSet+0x3a>
        }
        case CHANNELS_DEFAULT_MASK:
        {
            RegionCommonChanMaskCopy( NvmCtx.ChannelsDefaultMask, chanMaskSet->ChannelsMaskIn, 1 );
 8014012:	687b      	ldr	r3, [r7, #4]
 8014014:	681b      	ldr	r3, [r3, #0]
 8014016:	2201      	movs	r2, #1
 8014018:	4619      	mov	r1, r3
 801401a:	4806      	ldr	r0, [pc, #24]	; (8014034 <RegionAS923ChanMaskSet+0x48>)
 801401c:	f000 ffd5 	bl	8014fca <RegionCommonChanMaskCopy>
            break;
 8014020:	e001      	b.n	8014026 <RegionAS923ChanMaskSet+0x3a>
        }
        default:
            return false;
 8014022:	2300      	movs	r3, #0
 8014024:	e000      	b.n	8014028 <RegionAS923ChanMaskSet+0x3c>
    }
    return true;
 8014026:	2301      	movs	r3, #1
}
 8014028:	4618      	mov	r0, r3
 801402a:	3708      	adds	r7, #8
 801402c:	46bd      	mov	sp, r7
 801402e:	bd80      	pop	{r7, pc}
 8014030:	20000d60 	.word	0x20000d60
 8014034:	20000d62 	.word	0x20000d62

08014038 <RegionAS923ComputeRxWindowParameters>:

void RegionAS923ComputeRxWindowParameters( int8_t datarate, uint8_t minRxSymbols, uint32_t rxError, RxConfigParams_t *rxConfigParams )
{
 8014038:	b580      	push	{r7, lr}
 801403a:	b088      	sub	sp, #32
 801403c:	af02      	add	r7, sp, #8
 801403e:	60ba      	str	r2, [r7, #8]
 8014040:	607b      	str	r3, [r7, #4]
 8014042:	4603      	mov	r3, r0
 8014044:	73fb      	strb	r3, [r7, #15]
 8014046:	460b      	mov	r3, r1
 8014048:	73bb      	strb	r3, [r7, #14]
    /* ST_WORKAROUND_BEGIN: remove float/double */
    uint32_t tSymbol = 0;
 801404a:	2300      	movs	r3, #0
 801404c:	617b      	str	r3, [r7, #20]
    /* ST_WORKAROUND_END */

    // Get the datarate, perform a boundary check
    rxConfigParams->Datarate = MIN( datarate, AS923_RX_MAX_DATARATE );
 801404e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014052:	2b07      	cmp	r3, #7
 8014054:	bfa8      	it	ge
 8014056:	2307      	movge	r3, #7
 8014058:	b25a      	sxtb	r2, r3
 801405a:	687b      	ldr	r3, [r7, #4]
 801405c:	705a      	strb	r2, [r3, #1]
    rxConfigParams->Bandwidth = GetBandwidth( rxConfigParams->Datarate );
 801405e:	687b      	ldr	r3, [r7, #4]
 8014060:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014064:	4618      	mov	r0, r3
 8014066:	f7ff fbe3 	bl	8013830 <GetBandwidth>
 801406a:	4603      	mov	r3, r0
 801406c:	b2da      	uxtb	r2, r3
 801406e:	687b      	ldr	r3, [r7, #4]
 8014070:	709a      	strb	r2, [r3, #2]

    if( rxConfigParams->Datarate == DR_7 )
 8014072:	687b      	ldr	r3, [r7, #4]
 8014074:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014078:	2b07      	cmp	r3, #7
 801407a:	d10a      	bne.n	8014092 <RegionAS923ComputeRxWindowParameters+0x5a>
    { // FSK
        tSymbol = RegionCommonComputeSymbolTimeFsk( DataratesAS923[rxConfigParams->Datarate] );
 801407c:	687b      	ldr	r3, [r7, #4]
 801407e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014082:	461a      	mov	r2, r3
 8014084:	4b15      	ldr	r3, [pc, #84]	; (80140dc <RegionAS923ComputeRxWindowParameters+0xa4>)
 8014086:	5c9b      	ldrb	r3, [r3, r2]
 8014088:	4618      	mov	r0, r3
 801408a:	f001 f967 	bl	801535c <RegionCommonComputeSymbolTimeFsk>
 801408e:	6178      	str	r0, [r7, #20]
 8014090:	e011      	b.n	80140b6 <RegionAS923ComputeRxWindowParameters+0x7e>
    }
    else
    { // LoRa
        tSymbol = RegionCommonComputeSymbolTimeLoRa( DataratesAS923[rxConfigParams->Datarate], BandwidthsAS923[rxConfigParams->Datarate] );
 8014092:	687b      	ldr	r3, [r7, #4]
 8014094:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014098:	461a      	mov	r2, r3
 801409a:	4b10      	ldr	r3, [pc, #64]	; (80140dc <RegionAS923ComputeRxWindowParameters+0xa4>)
 801409c:	5c9a      	ldrb	r2, [r3, r2]
 801409e:	687b      	ldr	r3, [r7, #4]
 80140a0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80140a4:	4619      	mov	r1, r3
 80140a6:	4b0e      	ldr	r3, [pc, #56]	; (80140e0 <RegionAS923ComputeRxWindowParameters+0xa8>)
 80140a8:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80140ac:	4619      	mov	r1, r3
 80140ae:	4610      	mov	r0, r2
 80140b0:	f001 f940 	bl	8015334 <RegionCommonComputeSymbolTimeLoRa>
 80140b4:	6178      	str	r0, [r7, #20]
    }

    RegionCommonComputeRxWindowParameters( tSymbol, minRxSymbols, rxError, Radio.GetWakeupTime( ), &rxConfigParams->WindowTimeout, &rxConfigParams->WindowOffset );
 80140b6:	4b0b      	ldr	r3, [pc, #44]	; (80140e4 <RegionAS923ComputeRxWindowParameters+0xac>)
 80140b8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80140ba:	4798      	blx	r3
 80140bc:	687b      	ldr	r3, [r7, #4]
 80140be:	3308      	adds	r3, #8
 80140c0:	687a      	ldr	r2, [r7, #4]
 80140c2:	320c      	adds	r2, #12
 80140c4:	7bb9      	ldrb	r1, [r7, #14]
 80140c6:	9201      	str	r2, [sp, #4]
 80140c8:	9300      	str	r3, [sp, #0]
 80140ca:	4603      	mov	r3, r0
 80140cc:	68ba      	ldr	r2, [r7, #8]
 80140ce:	6978      	ldr	r0, [r7, #20]
 80140d0:	f001 f952 	bl	8015378 <RegionCommonComputeRxWindowParameters>
}
 80140d4:	bf00      	nop
 80140d6:	3718      	adds	r7, #24
 80140d8:	46bd      	mov	sp, r7
 80140da:	bd80      	pop	{r7, pc}
 80140dc:	0801ae54 	.word	0x0801ae54
 80140e0:	0801ae5c 	.word	0x0801ae5c
 80140e4:	0801ae9c 	.word	0x0801ae9c

080140e8 <RegionAS923RxConfig>:

bool RegionAS923RxConfig( RxConfigParams_t* rxConfig, int8_t* datarate )
{
 80140e8:	b5b0      	push	{r4, r5, r7, lr}
 80140ea:	b090      	sub	sp, #64	; 0x40
 80140ec:	af0a      	add	r7, sp, #40	; 0x28
 80140ee:	6078      	str	r0, [r7, #4]
 80140f0:	6039      	str	r1, [r7, #0]
    RadioModems_t modem;
    int8_t dr = rxConfig->Datarate;
 80140f2:	687b      	ldr	r3, [r7, #4]
 80140f4:	785b      	ldrb	r3, [r3, #1]
 80140f6:	73fb      	strb	r3, [r7, #15]
    uint8_t maxPayload = 0;
 80140f8:	2300      	movs	r3, #0
 80140fa:	75bb      	strb	r3, [r7, #22]
    int8_t phyDr = 0;
 80140fc:	2300      	movs	r3, #0
 80140fe:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = rxConfig->Frequency;
 8014100:	687b      	ldr	r3, [r7, #4]
 8014102:	685b      	ldr	r3, [r3, #4]
 8014104:	613b      	str	r3, [r7, #16]

    if( Radio.GetStatus( ) != RF_IDLE )
 8014106:	4b59      	ldr	r3, [pc, #356]	; (801426c <RegionAS923RxConfig+0x184>)
 8014108:	685b      	ldr	r3, [r3, #4]
 801410a:	4798      	blx	r3
 801410c:	4603      	mov	r3, r0
 801410e:	2b00      	cmp	r3, #0
 8014110:	d001      	beq.n	8014116 <RegionAS923RxConfig+0x2e>
    {
        return false;
 8014112:	2300      	movs	r3, #0
 8014114:	e0a5      	b.n	8014262 <RegionAS923RxConfig+0x17a>
    }

    if( rxConfig->RxSlot == RX_SLOT_WIN_1 )
 8014116:	687b      	ldr	r3, [r7, #4]
 8014118:	7cdb      	ldrb	r3, [r3, #19]
 801411a:	2b00      	cmp	r3, #0
 801411c:	d123      	bne.n	8014166 <RegionAS923RxConfig+0x7e>
    {
        // Apply window 1 frequency
        frequency = NvmCtx.Channels[rxConfig->Channel].Frequency;
 801411e:	687b      	ldr	r3, [r7, #4]
 8014120:	781b      	ldrb	r3, [r3, #0]
 8014122:	4619      	mov	r1, r3
 8014124:	4a52      	ldr	r2, [pc, #328]	; (8014270 <RegionAS923RxConfig+0x188>)
 8014126:	460b      	mov	r3, r1
 8014128:	005b      	lsls	r3, r3, #1
 801412a:	440b      	add	r3, r1
 801412c:	009b      	lsls	r3, r3, #2
 801412e:	4413      	add	r3, r2
 8014130:	681b      	ldr	r3, [r3, #0]
 8014132:	613b      	str	r3, [r7, #16]
        // Apply the alternative RX 1 window frequency, if it is available
        if( NvmCtx.Channels[rxConfig->Channel].Rx1Frequency != 0 )
 8014134:	687b      	ldr	r3, [r7, #4]
 8014136:	781b      	ldrb	r3, [r3, #0]
 8014138:	4619      	mov	r1, r3
 801413a:	4a4d      	ldr	r2, [pc, #308]	; (8014270 <RegionAS923RxConfig+0x188>)
 801413c:	460b      	mov	r3, r1
 801413e:	005b      	lsls	r3, r3, #1
 8014140:	440b      	add	r3, r1
 8014142:	009b      	lsls	r3, r3, #2
 8014144:	4413      	add	r3, r2
 8014146:	3304      	adds	r3, #4
 8014148:	681b      	ldr	r3, [r3, #0]
 801414a:	2b00      	cmp	r3, #0
 801414c:	d00b      	beq.n	8014166 <RegionAS923RxConfig+0x7e>
        {
            frequency = NvmCtx.Channels[rxConfig->Channel].Rx1Frequency;
 801414e:	687b      	ldr	r3, [r7, #4]
 8014150:	781b      	ldrb	r3, [r3, #0]
 8014152:	4619      	mov	r1, r3
 8014154:	4a46      	ldr	r2, [pc, #280]	; (8014270 <RegionAS923RxConfig+0x188>)
 8014156:	460b      	mov	r3, r1
 8014158:	005b      	lsls	r3, r3, #1
 801415a:	440b      	add	r3, r1
 801415c:	009b      	lsls	r3, r3, #2
 801415e:	4413      	add	r3, r2
 8014160:	3304      	adds	r3, #4
 8014162:	681b      	ldr	r3, [r3, #0]
 8014164:	613b      	str	r3, [r7, #16]
        }
    }

    // Read the physical datarate from the datarates table
    phyDr = DataratesAS923[dr];
 8014166:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801416a:	4a42      	ldr	r2, [pc, #264]	; (8014274 <RegionAS923RxConfig+0x18c>)
 801416c:	5cd3      	ldrb	r3, [r2, r3]
 801416e:	73bb      	strb	r3, [r7, #14]

    Radio.SetChannel( frequency );
 8014170:	4b3e      	ldr	r3, [pc, #248]	; (801426c <RegionAS923RxConfig+0x184>)
 8014172:	68db      	ldr	r3, [r3, #12]
 8014174:	6938      	ldr	r0, [r7, #16]
 8014176:	4798      	blx	r3

    // Radio configuration
    if( dr == DR_7 )
 8014178:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801417c:	2b07      	cmp	r3, #7
 801417e:	d128      	bne.n	80141d2 <RegionAS923RxConfig+0xea>
    {
        modem = MODEM_FSK;
 8014180:	2300      	movs	r3, #0
 8014182:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, 50000, phyDr * 1000, 0, 83333, 5, rxConfig->WindowTimeout, false, 0, true, 0, 0, false, rxConfig->RxContinuous );
 8014184:	4b39      	ldr	r3, [pc, #228]	; (801426c <RegionAS923RxConfig+0x184>)
 8014186:	699c      	ldr	r4, [r3, #24]
 8014188:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801418c:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8014190:	fb02 f303 	mul.w	r3, r2, r3
 8014194:	4619      	mov	r1, r3
 8014196:	687b      	ldr	r3, [r7, #4]
 8014198:	689b      	ldr	r3, [r3, #8]
 801419a:	b29b      	uxth	r3, r3
 801419c:	687a      	ldr	r2, [r7, #4]
 801419e:	7c92      	ldrb	r2, [r2, #18]
 80141a0:	7df8      	ldrb	r0, [r7, #23]
 80141a2:	9209      	str	r2, [sp, #36]	; 0x24
 80141a4:	2200      	movs	r2, #0
 80141a6:	9208      	str	r2, [sp, #32]
 80141a8:	2200      	movs	r2, #0
 80141aa:	9207      	str	r2, [sp, #28]
 80141ac:	2200      	movs	r2, #0
 80141ae:	9206      	str	r2, [sp, #24]
 80141b0:	2201      	movs	r2, #1
 80141b2:	9205      	str	r2, [sp, #20]
 80141b4:	2200      	movs	r2, #0
 80141b6:	9204      	str	r2, [sp, #16]
 80141b8:	2200      	movs	r2, #0
 80141ba:	9203      	str	r2, [sp, #12]
 80141bc:	9302      	str	r3, [sp, #8]
 80141be:	2305      	movs	r3, #5
 80141c0:	9301      	str	r3, [sp, #4]
 80141c2:	4b2d      	ldr	r3, [pc, #180]	; (8014278 <RegionAS923RxConfig+0x190>)
 80141c4:	9300      	str	r3, [sp, #0]
 80141c6:	2300      	movs	r3, #0
 80141c8:	460a      	mov	r2, r1
 80141ca:	f24c 3150 	movw	r1, #50000	; 0xc350
 80141ce:	47a0      	blx	r4
 80141d0:	e024      	b.n	801421c <RegionAS923RxConfig+0x134>
    }
    else
    {
        modem = MODEM_LORA;
 80141d2:	2301      	movs	r3, #1
 80141d4:	75fb      	strb	r3, [r7, #23]
        Radio.SetRxConfig( modem, rxConfig->Bandwidth, phyDr, 1, 0, 8, rxConfig->WindowTimeout, false, 0, false, 0, 0, true, rxConfig->RxContinuous );
 80141d6:	4b25      	ldr	r3, [pc, #148]	; (801426c <RegionAS923RxConfig+0x184>)
 80141d8:	699c      	ldr	r4, [r3, #24]
 80141da:	687b      	ldr	r3, [r7, #4]
 80141dc:	789b      	ldrb	r3, [r3, #2]
 80141de:	461d      	mov	r5, r3
 80141e0:	f997 100e 	ldrsb.w	r1, [r7, #14]
 80141e4:	687b      	ldr	r3, [r7, #4]
 80141e6:	689b      	ldr	r3, [r3, #8]
 80141e8:	b29b      	uxth	r3, r3
 80141ea:	687a      	ldr	r2, [r7, #4]
 80141ec:	7c92      	ldrb	r2, [r2, #18]
 80141ee:	7df8      	ldrb	r0, [r7, #23]
 80141f0:	9209      	str	r2, [sp, #36]	; 0x24
 80141f2:	2201      	movs	r2, #1
 80141f4:	9208      	str	r2, [sp, #32]
 80141f6:	2200      	movs	r2, #0
 80141f8:	9207      	str	r2, [sp, #28]
 80141fa:	2200      	movs	r2, #0
 80141fc:	9206      	str	r2, [sp, #24]
 80141fe:	2200      	movs	r2, #0
 8014200:	9205      	str	r2, [sp, #20]
 8014202:	2200      	movs	r2, #0
 8014204:	9204      	str	r2, [sp, #16]
 8014206:	2200      	movs	r2, #0
 8014208:	9203      	str	r2, [sp, #12]
 801420a:	9302      	str	r3, [sp, #8]
 801420c:	2308      	movs	r3, #8
 801420e:	9301      	str	r3, [sp, #4]
 8014210:	2300      	movs	r3, #0
 8014212:	9300      	str	r3, [sp, #0]
 8014214:	2301      	movs	r3, #1
 8014216:	460a      	mov	r2, r1
 8014218:	4629      	mov	r1, r5
 801421a:	47a0      	blx	r4
    }

    // Check for repeater support
    if( rxConfig->RepeaterSupport == true )
 801421c:	687b      	ldr	r3, [r7, #4]
 801421e:	7c5b      	ldrb	r3, [r3, #17]
 8014220:	2b00      	cmp	r3, #0
 8014222:	d005      	beq.n	8014230 <RegionAS923RxConfig+0x148>
    {
        maxPayload = MaxPayloadOfDatarateRepeaterDwell0AS923[dr];
 8014224:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014228:	4a14      	ldr	r2, [pc, #80]	; (801427c <RegionAS923RxConfig+0x194>)
 801422a:	5cd3      	ldrb	r3, [r2, r3]
 801422c:	75bb      	strb	r3, [r7, #22]
 801422e:	e004      	b.n	801423a <RegionAS923RxConfig+0x152>
    }
    else
    {
        maxPayload = MaxPayloadOfDatarateDwell0AS923[dr];
 8014230:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014234:	4a12      	ldr	r2, [pc, #72]	; (8014280 <RegionAS923RxConfig+0x198>)
 8014236:	5cd3      	ldrb	r3, [r2, r3]
 8014238:	75bb      	strb	r3, [r7, #22]
    }

    Radio.SetMaxPayloadLength( modem, maxPayload + LORAMAC_FRAME_PAYLOAD_OVERHEAD_SIZE );
 801423a:	4b0c      	ldr	r3, [pc, #48]	; (801426c <RegionAS923RxConfig+0x184>)
 801423c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 801423e:	7dba      	ldrb	r2, [r7, #22]
 8014240:	320d      	adds	r2, #13
 8014242:	b2d1      	uxtb	r1, r2
 8014244:	7dfa      	ldrb	r2, [r7, #23]
 8014246:	4610      	mov	r0, r2
 8014248:	4798      	blx	r3
    /* ST_WORKAROUND_BEGIN: Print Rx config */
    RegionCommonRxConfigPrint(rxConfig->RxSlot, frequency, dr);
 801424a:	687b      	ldr	r3, [r7, #4]
 801424c:	7cdb      	ldrb	r3, [r3, #19]
 801424e:	f997 200f 	ldrsb.w	r2, [r7, #15]
 8014252:	6939      	ldr	r1, [r7, #16]
 8014254:	4618      	mov	r0, r3
 8014256:	f001 fa1f 	bl	8015698 <RegionCommonRxConfigPrint>
    /* ST_WORKAROUND_END */

    *datarate = (uint8_t) dr;
 801425a:	683b      	ldr	r3, [r7, #0]
 801425c:	7bfa      	ldrb	r2, [r7, #15]
 801425e:	701a      	strb	r2, [r3, #0]
    return true;
 8014260:	2301      	movs	r3, #1
}
 8014262:	4618      	mov	r0, r3
 8014264:	3718      	adds	r7, #24
 8014266:	46bd      	mov	sp, r7
 8014268:	bdb0      	pop	{r4, r5, r7, pc}
 801426a:	bf00      	nop
 801426c:	0801ae9c 	.word	0x0801ae9c
 8014270:	20000c8c 	.word	0x20000c8c
 8014274:	0801ae54 	.word	0x0801ae54
 8014278:	00014585 	.word	0x00014585
 801427c:	0801ae84 	.word	0x0801ae84
 8014280:	0801ae7c 	.word	0x0801ae7c

08014284 <RegionAS923TxConfig>:

bool RegionAS923TxConfig( TxConfigParams_t* txConfig, int8_t* txPower, TimerTime_t* txTimeOnAir )
{
 8014284:	b590      	push	{r4, r7, lr}
 8014286:	b093      	sub	sp, #76	; 0x4c
 8014288:	af0a      	add	r7, sp, #40	; 0x28
 801428a:	60f8      	str	r0, [r7, #12]
 801428c:	60b9      	str	r1, [r7, #8]
 801428e:	607a      	str	r2, [r7, #4]
    RadioModems_t modem;
    int8_t phyDr = DataratesAS923[txConfig->Datarate];
 8014290:	68fb      	ldr	r3, [r7, #12]
 8014292:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014296:	461a      	mov	r2, r3
 8014298:	4b5c      	ldr	r3, [pc, #368]	; (801440c <RegionAS923TxConfig+0x188>)
 801429a:	5c9b      	ldrb	r3, [r3, r2]
 801429c:	77bb      	strb	r3, [r7, #30]
    int8_t txPowerLimited = LimitTxPower( txConfig->TxPower, NvmCtx.Bands[NvmCtx.Channels[txConfig->Channel].Band].TxMaxPower, txConfig->Datarate, NvmCtx.ChannelsMask );
 801429e:	68fb      	ldr	r3, [r7, #12]
 80142a0:	f993 0002 	ldrsb.w	r0, [r3, #2]
 80142a4:	68fb      	ldr	r3, [r7, #12]
 80142a6:	781b      	ldrb	r3, [r3, #0]
 80142a8:	4619      	mov	r1, r3
 80142aa:	4a59      	ldr	r2, [pc, #356]	; (8014410 <RegionAS923TxConfig+0x18c>)
 80142ac:	460b      	mov	r3, r1
 80142ae:	005b      	lsls	r3, r3, #1
 80142b0:	440b      	add	r3, r1
 80142b2:	009b      	lsls	r3, r3, #2
 80142b4:	4413      	add	r3, r2
 80142b6:	3309      	adds	r3, #9
 80142b8:	781b      	ldrb	r3, [r3, #0]
 80142ba:	4619      	mov	r1, r3
 80142bc:	4a54      	ldr	r2, [pc, #336]	; (8014410 <RegionAS923TxConfig+0x18c>)
 80142be:	460b      	mov	r3, r1
 80142c0:	009b      	lsls	r3, r3, #2
 80142c2:	440b      	add	r3, r1
 80142c4:	009b      	lsls	r3, r3, #2
 80142c6:	4413      	add	r3, r2
 80142c8:	33c2      	adds	r3, #194	; 0xc2
 80142ca:	f993 1000 	ldrsb.w	r1, [r3]
 80142ce:	68fb      	ldr	r3, [r7, #12]
 80142d0:	f993 2001 	ldrsb.w	r2, [r3, #1]
 80142d4:	4b4f      	ldr	r3, [pc, #316]	; (8014414 <RegionAS923TxConfig+0x190>)
 80142d6:	f7ff fac9 	bl	801386c <LimitTxPower>
 80142da:	4603      	mov	r3, r0
 80142dc:	777b      	strb	r3, [r7, #29]
    uint32_t bandwidth = GetBandwidth( txConfig->Datarate );
 80142de:	68fb      	ldr	r3, [r7, #12]
 80142e0:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80142e4:	4618      	mov	r0, r3
 80142e6:	f7ff faa3 	bl	8013830 <GetBandwidth>
 80142ea:	61b8      	str	r0, [r7, #24]
    int8_t phyTxPower = 0;
 80142ec:	2300      	movs	r3, #0
 80142ee:	75fb      	strb	r3, [r7, #23]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, txConfig->MaxEirp, txConfig->AntennaGain );
 80142f0:	68fb      	ldr	r3, [r7, #12]
 80142f2:	6859      	ldr	r1, [r3, #4]
 80142f4:	68fb      	ldr	r3, [r7, #12]
 80142f6:	689a      	ldr	r2, [r3, #8]
 80142f8:	f997 301d 	ldrsb.w	r3, [r7, #29]
 80142fc:	4618      	mov	r0, r3
 80142fe:	f001 f87d 	bl	80153fc <RegionCommonComputeTxPower>
 8014302:	4603      	mov	r3, r0
 8014304:	75fb      	strb	r3, [r7, #23]

    // Setup the radio frequency
    Radio.SetChannel( NvmCtx.Channels[txConfig->Channel].Frequency );
 8014306:	4b44      	ldr	r3, [pc, #272]	; (8014418 <RegionAS923TxConfig+0x194>)
 8014308:	68da      	ldr	r2, [r3, #12]
 801430a:	68fb      	ldr	r3, [r7, #12]
 801430c:	781b      	ldrb	r3, [r3, #0]
 801430e:	4618      	mov	r0, r3
 8014310:	493f      	ldr	r1, [pc, #252]	; (8014410 <RegionAS923TxConfig+0x18c>)
 8014312:	4603      	mov	r3, r0
 8014314:	005b      	lsls	r3, r3, #1
 8014316:	4403      	add	r3, r0
 8014318:	009b      	lsls	r3, r3, #2
 801431a:	440b      	add	r3, r1
 801431c:	681b      	ldr	r3, [r3, #0]
 801431e:	4618      	mov	r0, r3
 8014320:	4790      	blx	r2

    if( txConfig->Datarate == DR_7 )
 8014322:	68fb      	ldr	r3, [r7, #12]
 8014324:	f993 3001 	ldrsb.w	r3, [r3, #1]
 8014328:	2b07      	cmp	r3, #7
 801432a:	d124      	bne.n	8014376 <RegionAS923TxConfig+0xf2>
    { // High Speed FSK channel
        modem = MODEM_FSK;
 801432c:	2300      	movs	r3, #0
 801432e:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 25000, bandwidth, phyDr * 1000, 0, 5, false, true, 0, 0, false, 4000 );
 8014330:	4b39      	ldr	r3, [pc, #228]	; (8014418 <RegionAS923TxConfig+0x194>)
 8014332:	69dc      	ldr	r4, [r3, #28]
 8014334:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8014338:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 801433c:	fb02 f303 	mul.w	r3, r2, r3
 8014340:	461a      	mov	r2, r3
 8014342:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8014346:	7ff8      	ldrb	r0, [r7, #31]
 8014348:	f44f 637a 	mov.w	r3, #4000	; 0xfa0
 801434c:	9308      	str	r3, [sp, #32]
 801434e:	2300      	movs	r3, #0
 8014350:	9307      	str	r3, [sp, #28]
 8014352:	2300      	movs	r3, #0
 8014354:	9306      	str	r3, [sp, #24]
 8014356:	2300      	movs	r3, #0
 8014358:	9305      	str	r3, [sp, #20]
 801435a:	2301      	movs	r3, #1
 801435c:	9304      	str	r3, [sp, #16]
 801435e:	2300      	movs	r3, #0
 8014360:	9303      	str	r3, [sp, #12]
 8014362:	2305      	movs	r3, #5
 8014364:	9302      	str	r3, [sp, #8]
 8014366:	2300      	movs	r3, #0
 8014368:	9301      	str	r3, [sp, #4]
 801436a:	9200      	str	r2, [sp, #0]
 801436c:	69bb      	ldr	r3, [r7, #24]
 801436e:	f246 12a8 	movw	r2, #25000	; 0x61a8
 8014372:	47a0      	blx	r4
 8014374:	e01d      	b.n	80143b2 <RegionAS923TxConfig+0x12e>
    }
    else
    {
        modem = MODEM_LORA;
 8014376:	2301      	movs	r3, #1
 8014378:	77fb      	strb	r3, [r7, #31]
        Radio.SetTxConfig( modem, phyTxPower, 0, bandwidth, phyDr, 1, 8, false, true, 0, 0, false, 4000 );
 801437a:	4b27      	ldr	r3, [pc, #156]	; (8014418 <RegionAS923TxConfig+0x194>)
 801437c:	69dc      	ldr	r4, [r3, #28]
 801437e:	f997 301e 	ldrsb.w	r3, [r7, #30]
 8014382:	f997 1017 	ldrsb.w	r1, [r7, #23]
 8014386:	7ff8      	ldrb	r0, [r7, #31]
 8014388:	f44f 627a 	mov.w	r2, #4000	; 0xfa0
 801438c:	9208      	str	r2, [sp, #32]
 801438e:	2200      	movs	r2, #0
 8014390:	9207      	str	r2, [sp, #28]
 8014392:	2200      	movs	r2, #0
 8014394:	9206      	str	r2, [sp, #24]
 8014396:	2200      	movs	r2, #0
 8014398:	9205      	str	r2, [sp, #20]
 801439a:	2201      	movs	r2, #1
 801439c:	9204      	str	r2, [sp, #16]
 801439e:	2200      	movs	r2, #0
 80143a0:	9203      	str	r2, [sp, #12]
 80143a2:	2208      	movs	r2, #8
 80143a4:	9202      	str	r2, [sp, #8]
 80143a6:	2201      	movs	r2, #1
 80143a8:	9201      	str	r2, [sp, #4]
 80143aa:	9300      	str	r3, [sp, #0]
 80143ac:	69bb      	ldr	r3, [r7, #24]
 80143ae:	2200      	movs	r2, #0
 80143b0:	47a0      	blx	r4
    }
    /* ST_WORKAROUND_BEGIN: Print Tx config */
    RegionCommonTxConfigPrint(NvmCtx.Channels[txConfig->Channel].Frequency, txConfig->Datarate);
 80143b2:	68fb      	ldr	r3, [r7, #12]
 80143b4:	781b      	ldrb	r3, [r3, #0]
 80143b6:	4619      	mov	r1, r3
 80143b8:	4a15      	ldr	r2, [pc, #84]	; (8014410 <RegionAS923TxConfig+0x18c>)
 80143ba:	460b      	mov	r3, r1
 80143bc:	005b      	lsls	r3, r3, #1
 80143be:	440b      	add	r3, r1
 80143c0:	009b      	lsls	r3, r3, #2
 80143c2:	4413      	add	r3, r2
 80143c4:	681a      	ldr	r2, [r3, #0]
 80143c6:	68fb      	ldr	r3, [r7, #12]
 80143c8:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80143cc:	4619      	mov	r1, r3
 80143ce:	4610      	mov	r0, r2
 80143d0:	f001 f9a0 	bl	8015714 <RegionCommonTxConfigPrint>
    /* ST_WORKAROUND_END */

    // Update time-on-air
    *txTimeOnAir = GetTimeOnAir( txConfig->Datarate, txConfig->PktLen );
 80143d4:	68fb      	ldr	r3, [r7, #12]
 80143d6:	f993 2001 	ldrsb.w	r2, [r3, #1]
 80143da:	68fb      	ldr	r3, [r7, #12]
 80143dc:	899b      	ldrh	r3, [r3, #12]
 80143de:	4619      	mov	r1, r3
 80143e0:	4610      	mov	r0, r2
 80143e2:	f7ff fa85 	bl	80138f0 <GetTimeOnAir>
 80143e6:	4602      	mov	r2, r0
 80143e8:	687b      	ldr	r3, [r7, #4]
 80143ea:	601a      	str	r2, [r3, #0]

    // Setup maximum payload length of the radio driver
    Radio.SetMaxPayloadLength( modem, txConfig->PktLen );
 80143ec:	4b0a      	ldr	r3, [pc, #40]	; (8014418 <RegionAS923TxConfig+0x194>)
 80143ee:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80143f0:	68fa      	ldr	r2, [r7, #12]
 80143f2:	8992      	ldrh	r2, [r2, #12]
 80143f4:	b2d1      	uxtb	r1, r2
 80143f6:	7ffa      	ldrb	r2, [r7, #31]
 80143f8:	4610      	mov	r0, r2
 80143fa:	4798      	blx	r3

    *txPower = txPowerLimited;
 80143fc:	68bb      	ldr	r3, [r7, #8]
 80143fe:	7f7a      	ldrb	r2, [r7, #29]
 8014400:	701a      	strb	r2, [r3, #0]
    return true;
 8014402:	2301      	movs	r3, #1
}
 8014404:	4618      	mov	r0, r3
 8014406:	3724      	adds	r7, #36	; 0x24
 8014408:	46bd      	mov	sp, r7
 801440a:	bd90      	pop	{r4, r7, pc}
 801440c:	0801ae54 	.word	0x0801ae54
 8014410:	20000c8c 	.word	0x20000c8c
 8014414:	20000d60 	.word	0x20000d60
 8014418:	0801ae9c 	.word	0x0801ae9c

0801441c <RegionAS923LinkAdrReq>:

uint8_t RegionAS923LinkAdrReq( LinkAdrReqParams_t* linkAdrReq, int8_t* drOut, int8_t* txPowOut, uint8_t* nbRepOut, uint8_t* nbBytesParsed )
{
 801441c:	b590      	push	{r4, r7, lr}
 801441e:	b093      	sub	sp, #76	; 0x4c
 8014420:	af00      	add	r7, sp, #0
 8014422:	60f8      	str	r0, [r7, #12]
 8014424:	60b9      	str	r1, [r7, #8]
 8014426:	607a      	str	r2, [r7, #4]
 8014428:	603b      	str	r3, [r7, #0]
    uint8_t status = 0x07;
 801442a:	2307      	movs	r3, #7
 801442c:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
    RegionCommonLinkAdrParams_t linkAdrParams = { 0 };
 8014430:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 8014434:	2200      	movs	r2, #0
 8014436:	601a      	str	r2, [r3, #0]
 8014438:	809a      	strh	r2, [r3, #4]
    uint8_t nextIndex = 0;
 801443a:	2300      	movs	r3, #0
 801443c:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44
    uint8_t bytesProcessed = 0;
 8014440:	2300      	movs	r3, #0
 8014442:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46
    uint16_t chMask = 0;
 8014446:	2300      	movs	r3, #0
 8014448:	877b      	strh	r3, [r7, #58]	; 0x3a
    GetPhyParams_t getPhy;
    PhyParam_t phyParam;
    RegionCommonLinkAdrReqVerifyParams_t linkAdrVerifyParams;

    while( bytesProcessed < linkAdrReq->PayloadSize )
 801444a:	e083      	b.n	8014554 <RegionAS923LinkAdrReq+0x138>
    {
        // Get ADR request parameters
        nextIndex = RegionCommonParseLinkAdrReq( &( linkAdrReq->Payload[bytesProcessed] ), &linkAdrParams );
 801444c:	68fb      	ldr	r3, [r7, #12]
 801444e:	685a      	ldr	r2, [r3, #4]
 8014450:	f897 3046 	ldrb.w	r3, [r7, #70]	; 0x46
 8014454:	4413      	add	r3, r2
 8014456:	f107 023c 	add.w	r2, r7, #60	; 0x3c
 801445a:	4611      	mov	r1, r2
 801445c:	4618      	mov	r0, r3
 801445e:	f000 fe9f 	bl	80151a0 <RegionCommonParseLinkAdrReq>
 8014462:	4603      	mov	r3, r0
 8014464:	f887 3044 	strb.w	r3, [r7, #68]	; 0x44

        if( nextIndex == 0 )
 8014468:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 801446c:	2b00      	cmp	r3, #0
 801446e:	d079      	beq.n	8014564 <RegionAS923LinkAdrReq+0x148>
            break; // break loop, since no more request has been found

        // Update bytes processed
        bytesProcessed += nextIndex;
 8014470:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 8014474:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 8014478:	4413      	add	r3, r2
 801447a:	f887 3046 	strb.w	r3, [r7, #70]	; 0x46

        // Revert status, as we only check the last ADR request for the channel mask KO
        status = 0x07;
 801447e:	2307      	movs	r3, #7
 8014480:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

        // Setup temporary channels mask
        chMask = linkAdrParams.ChMask;
 8014484:	f8b7 3040 	ldrh.w	r3, [r7, #64]	; 0x40
 8014488:	877b      	strh	r3, [r7, #58]	; 0x3a

        // Verify channels mask
        if( ( linkAdrParams.ChMaskCtrl == 0 ) && ( chMask == 0 ) )
 801448a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 801448e:	2b00      	cmp	r3, #0
 8014490:	d109      	bne.n	80144a6 <RegionAS923LinkAdrReq+0x8a>
 8014492:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014494:	2b00      	cmp	r3, #0
 8014496:	d106      	bne.n	80144a6 <RegionAS923LinkAdrReq+0x8a>
        {
            status &= 0xFE; // Channel mask KO
 8014498:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801449c:	f023 0301 	bic.w	r3, r3, #1
 80144a0:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80144a4:	e056      	b.n	8014554 <RegionAS923LinkAdrReq+0x138>
        }
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 80144a6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80144aa:	2b00      	cmp	r3, #0
 80144ac:	d003      	beq.n	80144b6 <RegionAS923LinkAdrReq+0x9a>
 80144ae:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80144b2:	2b05      	cmp	r3, #5
 80144b4:	d903      	bls.n	80144be <RegionAS923LinkAdrReq+0xa2>
                ( linkAdrParams.ChMaskCtrl >= 7 ) )
 80144b6:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
        else if( ( ( linkAdrParams.ChMaskCtrl >= 1 ) && ( linkAdrParams.ChMaskCtrl <= 5 )) ||
 80144ba:	2b06      	cmp	r3, #6
 80144bc:	d906      	bls.n	80144cc <RegionAS923LinkAdrReq+0xb0>
        {
            // RFU
            status &= 0xFE; // Channel mask KO
 80144be:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 80144c2:	f023 0301 	bic.w	r3, r3, #1
 80144c6:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
 80144ca:	e043      	b.n	8014554 <RegionAS923LinkAdrReq+0x138>
        }
        else
        {
            for( uint8_t i = 0; i < AS923_MAX_NB_CHANNELS; i++ )
 80144cc:	2300      	movs	r3, #0
 80144ce:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 80144d2:	e03b      	b.n	801454c <RegionAS923LinkAdrReq+0x130>
            {
                if( linkAdrParams.ChMaskCtrl == 6 )
 80144d4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80144d8:	2b06      	cmp	r3, #6
 80144da:	d117      	bne.n	801450c <RegionAS923LinkAdrReq+0xf0>
                {
                    if( NvmCtx.Channels[i].Frequency != 0 )
 80144dc:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 80144e0:	495a      	ldr	r1, [pc, #360]	; (801464c <RegionAS923LinkAdrReq+0x230>)
 80144e2:	4613      	mov	r3, r2
 80144e4:	005b      	lsls	r3, r3, #1
 80144e6:	4413      	add	r3, r2
 80144e8:	009b      	lsls	r3, r3, #2
 80144ea:	440b      	add	r3, r1
 80144ec:	681b      	ldr	r3, [r3, #0]
 80144ee:	2b00      	cmp	r3, #0
 80144f0:	d027      	beq.n	8014542 <RegionAS923LinkAdrReq+0x126>
                    {
                        chMask |= 1 << i;
 80144f2:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 80144f6:	2201      	movs	r2, #1
 80144f8:	fa02 f303 	lsl.w	r3, r2, r3
 80144fc:	b21a      	sxth	r2, r3
 80144fe:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 8014500:	b21b      	sxth	r3, r3
 8014502:	4313      	orrs	r3, r2
 8014504:	b21b      	sxth	r3, r3
 8014506:	b29b      	uxth	r3, r3
 8014508:	877b      	strh	r3, [r7, #58]	; 0x3a
 801450a:	e01a      	b.n	8014542 <RegionAS923LinkAdrReq+0x126>
                    }
                }
                else
                {
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 801450c:	8f7b      	ldrh	r3, [r7, #58]	; 0x3a
 801450e:	461a      	mov	r2, r3
 8014510:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8014514:	fa42 f303 	asr.w	r3, r2, r3
 8014518:	f003 0301 	and.w	r3, r3, #1
 801451c:	2b00      	cmp	r3, #0
 801451e:	d010      	beq.n	8014542 <RegionAS923LinkAdrReq+0x126>
                        ( NvmCtx.Channels[i].Frequency == 0 ) )
 8014520:	f897 2045 	ldrb.w	r2, [r7, #69]	; 0x45
 8014524:	4949      	ldr	r1, [pc, #292]	; (801464c <RegionAS923LinkAdrReq+0x230>)
 8014526:	4613      	mov	r3, r2
 8014528:	005b      	lsls	r3, r3, #1
 801452a:	4413      	add	r3, r2
 801452c:	009b      	lsls	r3, r3, #2
 801452e:	440b      	add	r3, r1
 8014530:	681b      	ldr	r3, [r3, #0]
                    if( ( ( chMask & ( 1 << i ) ) != 0 ) &&
 8014532:	2b00      	cmp	r3, #0
 8014534:	d105      	bne.n	8014542 <RegionAS923LinkAdrReq+0x126>
                    {// Trying to enable an undefined channel
                        status &= 0xFE; // Channel mask KO
 8014536:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801453a:	f023 0301 	bic.w	r3, r3, #1
 801453e:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47
            for( uint8_t i = 0; i < AS923_MAX_NB_CHANNELS; i++ )
 8014542:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8014546:	3301      	adds	r3, #1
 8014548:	f887 3045 	strb.w	r3, [r7, #69]	; 0x45
 801454c:	f897 3045 	ldrb.w	r3, [r7, #69]	; 0x45
 8014550:	2b0f      	cmp	r3, #15
 8014552:	d9bf      	bls.n	80144d4 <RegionAS923LinkAdrReq+0xb8>
    while( bytesProcessed < linkAdrReq->PayloadSize )
 8014554:	68fb      	ldr	r3, [r7, #12]
 8014556:	7a1b      	ldrb	r3, [r3, #8]
 8014558:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 801455c:	429a      	cmp	r2, r3
 801455e:	f4ff af75 	bcc.w	801444c <RegionAS923LinkAdrReq+0x30>
 8014562:	e000      	b.n	8014566 <RegionAS923LinkAdrReq+0x14a>
            break; // break loop, since no more request has been found
 8014564:	bf00      	nop
            }
        }
    }

    // Get the minimum possible datarate
    getPhy.Attribute = PHY_MIN_TX_DR;
 8014566:	2302      	movs	r3, #2
 8014568:	f887 3034 	strb.w	r3, [r7, #52]	; 0x34
    getPhy.UplinkDwellTime = linkAdrReq->UplinkDwellTime;
 801456c:	68fb      	ldr	r3, [r7, #12]
 801456e:	7a5b      	ldrb	r3, [r3, #9]
 8014570:	f887 3036 	strb.w	r3, [r7, #54]	; 0x36
    phyParam = RegionAS923GetPhyParam( &getPhy );
 8014574:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8014578:	4618      	mov	r0, r3
 801457a:	f7ff fa07 	bl	801398c <RegionAS923GetPhyParam>
 801457e:	4603      	mov	r3, r0
 8014580:	633b      	str	r3, [r7, #48]	; 0x30

    linkAdrVerifyParams.Status = status;
 8014582:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 8014586:	753b      	strb	r3, [r7, #20]
    linkAdrVerifyParams.AdrEnabled = linkAdrReq->AdrEnabled;
 8014588:	68fb      	ldr	r3, [r7, #12]
 801458a:	7a9b      	ldrb	r3, [r3, #10]
 801458c:	757b      	strb	r3, [r7, #21]
    linkAdrVerifyParams.Datarate = linkAdrParams.Datarate;
 801458e:	f997 303d 	ldrsb.w	r3, [r7, #61]	; 0x3d
 8014592:	75bb      	strb	r3, [r7, #22]
    linkAdrVerifyParams.TxPower = linkAdrParams.TxPower;
 8014594:	f997 303e 	ldrsb.w	r3, [r7, #62]	; 0x3e
 8014598:	75fb      	strb	r3, [r7, #23]
    linkAdrVerifyParams.NbRep = linkAdrParams.NbRep;
 801459a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801459e:	763b      	strb	r3, [r7, #24]
    linkAdrVerifyParams.CurrentDatarate = linkAdrReq->CurrentDatarate;
 80145a0:	68fb      	ldr	r3, [r7, #12]
 80145a2:	f993 300b 	ldrsb.w	r3, [r3, #11]
 80145a6:	767b      	strb	r3, [r7, #25]
    linkAdrVerifyParams.CurrentTxPower = linkAdrReq->CurrentTxPower;
 80145a8:	68fb      	ldr	r3, [r7, #12]
 80145aa:	f993 300c 	ldrsb.w	r3, [r3, #12]
 80145ae:	76bb      	strb	r3, [r7, #26]
    linkAdrVerifyParams.CurrentNbRep = linkAdrReq->CurrentNbRep;
 80145b0:	68fb      	ldr	r3, [r7, #12]
 80145b2:	7b5b      	ldrb	r3, [r3, #13]
 80145b4:	b25b      	sxtb	r3, r3
 80145b6:	76fb      	strb	r3, [r7, #27]
    linkAdrVerifyParams.NbChannels = AS923_MAX_NB_CHANNELS;
 80145b8:	2310      	movs	r3, #16
 80145ba:	773b      	strb	r3, [r7, #28]
    linkAdrVerifyParams.ChannelsMask = &chMask;
 80145bc:	f107 033a 	add.w	r3, r7, #58	; 0x3a
 80145c0:	623b      	str	r3, [r7, #32]
    linkAdrVerifyParams.MinDatarate = ( int8_t )phyParam.Value;
 80145c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80145c4:	b25b      	sxtb	r3, r3
 80145c6:	f887 3024 	strb.w	r3, [r7, #36]	; 0x24
    linkAdrVerifyParams.MaxDatarate = AS923_TX_MAX_DATARATE;
 80145ca:	2307      	movs	r3, #7
 80145cc:	f887 3025 	strb.w	r3, [r7, #37]	; 0x25
    linkAdrVerifyParams.Channels = NvmCtx.Channels;
 80145d0:	4b1e      	ldr	r3, [pc, #120]	; (801464c <RegionAS923LinkAdrReq+0x230>)
 80145d2:	62bb      	str	r3, [r7, #40]	; 0x28
    linkAdrVerifyParams.MinTxPower = AS923_MIN_TX_POWER;
 80145d4:	2307      	movs	r3, #7
 80145d6:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    linkAdrVerifyParams.MaxTxPower = AS923_MAX_TX_POWER;
 80145da:	2300      	movs	r3, #0
 80145dc:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d
    linkAdrVerifyParams.Version = linkAdrReq->Version;
 80145e0:	68fb      	ldr	r3, [r7, #12]
 80145e2:	681b      	ldr	r3, [r3, #0]
 80145e4:	613b      	str	r3, [r7, #16]

    // Verify the parameters and update, if necessary
    status = RegionCommonLinkAdrReqVerifyParams( &linkAdrVerifyParams, &linkAdrParams.Datarate, &linkAdrParams.TxPower, &linkAdrParams.NbRep );
 80145e6:	f107 043c 	add.w	r4, r7, #60	; 0x3c
 80145ea:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80145ee:	1c9a      	adds	r2, r3, #2
 80145f0:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80145f4:	1c59      	adds	r1, r3, #1
 80145f6:	f107 0010 	add.w	r0, r7, #16
 80145fa:	4623      	mov	r3, r4
 80145fc:	f000 fe21 	bl	8015242 <RegionCommonLinkAdrReqVerifyParams>
 8014600:	4603      	mov	r3, r0
 8014602:	f887 3047 	strb.w	r3, [r7, #71]	; 0x47

    // Update channelsMask if everything is correct
    if( status == 0x07 )
 8014606:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
 801460a:	2b07      	cmp	r3, #7
 801460c:	d108      	bne.n	8014620 <RegionAS923LinkAdrReq+0x204>
    {
        // Set the channels mask to a default value
        memset1( ( uint8_t* ) NvmCtx.ChannelsMask, 0, sizeof( NvmCtx.ChannelsMask ) );
 801460e:	2202      	movs	r2, #2
 8014610:	2100      	movs	r1, #0
 8014612:	480f      	ldr	r0, [pc, #60]	; (8014650 <RegionAS923LinkAdrReq+0x234>)
 8014614:	f001 f918 	bl	8015848 <memset1>
        // Update the channels mask
        NvmCtx.ChannelsMask[0] = chMask;
 8014618:	8f7a      	ldrh	r2, [r7, #58]	; 0x3a
 801461a:	4b0c      	ldr	r3, [pc, #48]	; (801464c <RegionAS923LinkAdrReq+0x230>)
 801461c:	f8a3 20d4 	strh.w	r2, [r3, #212]	; 0xd4
    }

    // Update status variables
    *drOut = linkAdrParams.Datarate;
 8014620:	f997 203d 	ldrsb.w	r2, [r7, #61]	; 0x3d
 8014624:	68bb      	ldr	r3, [r7, #8]
 8014626:	701a      	strb	r2, [r3, #0]
    *txPowOut = linkAdrParams.TxPower;
 8014628:	f997 203e 	ldrsb.w	r2, [r7, #62]	; 0x3e
 801462c:	687b      	ldr	r3, [r7, #4]
 801462e:	701a      	strb	r2, [r3, #0]
    *nbRepOut = linkAdrParams.NbRep;
 8014630:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8014634:	683b      	ldr	r3, [r7, #0]
 8014636:	701a      	strb	r2, [r3, #0]
    *nbBytesParsed = bytesProcessed;
 8014638:	6dbb      	ldr	r3, [r7, #88]	; 0x58
 801463a:	f897 2046 	ldrb.w	r2, [r7, #70]	; 0x46
 801463e:	701a      	strb	r2, [r3, #0]

    return status;
 8014640:	f897 3047 	ldrb.w	r3, [r7, #71]	; 0x47
}
 8014644:	4618      	mov	r0, r3
 8014646:	374c      	adds	r7, #76	; 0x4c
 8014648:	46bd      	mov	sp, r7
 801464a:	bd90      	pop	{r4, r7, pc}
 801464c:	20000c8c 	.word	0x20000c8c
 8014650:	20000d60 	.word	0x20000d60

08014654 <RegionAS923RxParamSetupReq>:

uint8_t RegionAS923RxParamSetupReq( RxParamSetupReqParams_t* rxParamSetupReq )
{
 8014654:	b580      	push	{r7, lr}
 8014656:	b084      	sub	sp, #16
 8014658:	af00      	add	r7, sp, #0
 801465a:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x07;
 801465c:	2307      	movs	r3, #7
 801465e:	73fb      	strb	r3, [r7, #15]

    // Verify radio frequency
    if( VerifyRfFreq( rxParamSetupReq->Frequency ) == false )
 8014660:	687b      	ldr	r3, [r7, #4]
 8014662:	685b      	ldr	r3, [r3, #4]
 8014664:	4618      	mov	r0, r3
 8014666:	f7ff f91d 	bl	80138a4 <VerifyRfFreq>
 801466a:	4603      	mov	r3, r0
 801466c:	f083 0301 	eor.w	r3, r3, #1
 8014670:	b2db      	uxtb	r3, r3
 8014672:	2b00      	cmp	r3, #0
 8014674:	d003      	beq.n	801467e <RegionAS923RxParamSetupReq+0x2a>
    {
        status &= 0xFE; // Channel frequency KO
 8014676:	7bfb      	ldrb	r3, [r7, #15]
 8014678:	f023 0301 	bic.w	r3, r3, #1
 801467c:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate
    if( RegionCommonValueInRange( rxParamSetupReq->Datarate, AS923_RX_MIN_DATARATE, AS923_RX_MAX_DATARATE ) == false )
 801467e:	687b      	ldr	r3, [r7, #4]
 8014680:	f993 3000 	ldrsb.w	r3, [r3]
 8014684:	2207      	movs	r2, #7
 8014686:	2100      	movs	r1, #0
 8014688:	4618      	mov	r0, r3
 801468a:	f000 fc21 	bl	8014ed0 <RegionCommonValueInRange>
 801468e:	4603      	mov	r3, r0
 8014690:	2b00      	cmp	r3, #0
 8014692:	d103      	bne.n	801469c <RegionAS923RxParamSetupReq+0x48>
    {
        status &= 0xFD; // Datarate KO
 8014694:	7bfb      	ldrb	r3, [r7, #15]
 8014696:	f023 0302 	bic.w	r3, r3, #2
 801469a:	73fb      	strb	r3, [r7, #15]
    }

    // Verify datarate offset
    if( RegionCommonValueInRange( rxParamSetupReq->DrOffset, AS923_MIN_RX1_DR_OFFSET, AS923_MAX_RX1_DR_OFFSET ) == false )
 801469c:	687b      	ldr	r3, [r7, #4]
 801469e:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80146a2:	2207      	movs	r2, #7
 80146a4:	2100      	movs	r1, #0
 80146a6:	4618      	mov	r0, r3
 80146a8:	f000 fc12 	bl	8014ed0 <RegionCommonValueInRange>
 80146ac:	4603      	mov	r3, r0
 80146ae:	2b00      	cmp	r3, #0
 80146b0:	d103      	bne.n	80146ba <RegionAS923RxParamSetupReq+0x66>
    {
        status &= 0xFB; // Rx1DrOffset range KO
 80146b2:	7bfb      	ldrb	r3, [r7, #15]
 80146b4:	f023 0304 	bic.w	r3, r3, #4
 80146b8:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 80146ba:	7bfb      	ldrb	r3, [r7, #15]
}
 80146bc:	4618      	mov	r0, r3
 80146be:	3710      	adds	r7, #16
 80146c0:	46bd      	mov	sp, r7
 80146c2:	bd80      	pop	{r7, pc}

080146c4 <RegionAS923NewChannelReq>:

uint8_t RegionAS923NewChannelReq( NewChannelReqParams_t* newChannelReq )
{
 80146c4:	b580      	push	{r7, lr}
 80146c6:	b086      	sub	sp, #24
 80146c8:	af00      	add	r7, sp, #0
 80146ca:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 80146cc:	2303      	movs	r3, #3
 80146ce:	75fb      	strb	r3, [r7, #23]
    ChannelAddParams_t channelAdd;
    ChannelRemoveParams_t channelRemove;

    if( newChannelReq->NewChannel->Frequency == 0 )
 80146d0:	687b      	ldr	r3, [r7, #4]
 80146d2:	681b      	ldr	r3, [r3, #0]
 80146d4:	681b      	ldr	r3, [r3, #0]
 80146d6:	2b00      	cmp	r3, #0
 80146d8:	d114      	bne.n	8014704 <RegionAS923NewChannelReq+0x40>
    {
        channelRemove.ChannelId = newChannelReq->ChannelId;
 80146da:	687b      	ldr	r3, [r7, #4]
 80146dc:	f993 3004 	ldrsb.w	r3, [r3, #4]
 80146e0:	b2db      	uxtb	r3, r3
 80146e2:	723b      	strb	r3, [r7, #8]

        // Remove
        if( RegionAS923ChannelsRemove( &channelRemove ) == false )
 80146e4:	f107 0308 	add.w	r3, r7, #8
 80146e8:	4618      	mov	r0, r3
 80146ea:	f000 f9d5 	bl	8014a98 <RegionAS923ChannelsRemove>
 80146ee:	4603      	mov	r3, r0
 80146f0:	f083 0301 	eor.w	r3, r3, #1
 80146f4:	b2db      	uxtb	r3, r3
 80146f6:	2b00      	cmp	r3, #0
 80146f8:	d03b      	beq.n	8014772 <RegionAS923NewChannelReq+0xae>
        {
            status &= 0xFC;
 80146fa:	7dfb      	ldrb	r3, [r7, #23]
 80146fc:	f023 0303 	bic.w	r3, r3, #3
 8014700:	75fb      	strb	r3, [r7, #23]
 8014702:	e036      	b.n	8014772 <RegionAS923NewChannelReq+0xae>
        }
    }
    else
    {
        channelAdd.NewChannel = newChannelReq->NewChannel;
 8014704:	687b      	ldr	r3, [r7, #4]
 8014706:	681b      	ldr	r3, [r3, #0]
 8014708:	60fb      	str	r3, [r7, #12]
        channelAdd.ChannelId = newChannelReq->ChannelId;
 801470a:	687b      	ldr	r3, [r7, #4]
 801470c:	f993 3004 	ldrsb.w	r3, [r3, #4]
 8014710:	b2db      	uxtb	r3, r3
 8014712:	743b      	strb	r3, [r7, #16]

        switch( RegionAS923ChannelAdd( &channelAdd ) )
 8014714:	f107 030c 	add.w	r3, r7, #12
 8014718:	4618      	mov	r0, r3
 801471a:	f000 f925 	bl	8014968 <RegionAS923ChannelAdd>
 801471e:	4603      	mov	r3, r0
 8014720:	2b06      	cmp	r3, #6
 8014722:	d820      	bhi.n	8014766 <RegionAS923NewChannelReq+0xa2>
 8014724:	a201      	add	r2, pc, #4	; (adr r2, 801472c <RegionAS923NewChannelReq+0x68>)
 8014726:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 801472a:	bf00      	nop
 801472c:	08014771 	.word	0x08014771
 8014730:	08014767 	.word	0x08014767
 8014734:	08014767 	.word	0x08014767
 8014738:	08014767 	.word	0x08014767
 801473c:	08014749 	.word	0x08014749
 8014740:	08014753 	.word	0x08014753
 8014744:	0801475d 	.word	0x0801475d
            {
                break;
            }
            case LORAMAC_STATUS_FREQUENCY_INVALID:
            {
                status &= 0xFE;
 8014748:	7dfb      	ldrb	r3, [r7, #23]
 801474a:	f023 0301 	bic.w	r3, r3, #1
 801474e:	75fb      	strb	r3, [r7, #23]
                break;
 8014750:	e00f      	b.n	8014772 <RegionAS923NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_DATARATE_INVALID:
            {
                status &= 0xFD;
 8014752:	7dfb      	ldrb	r3, [r7, #23]
 8014754:	f023 0302 	bic.w	r3, r3, #2
 8014758:	75fb      	strb	r3, [r7, #23]
                break;
 801475a:	e00a      	b.n	8014772 <RegionAS923NewChannelReq+0xae>
            }
            case LORAMAC_STATUS_FREQ_AND_DR_INVALID:
            {
                status &= 0xFC;
 801475c:	7dfb      	ldrb	r3, [r7, #23]
 801475e:	f023 0303 	bic.w	r3, r3, #3
 8014762:	75fb      	strb	r3, [r7, #23]
                break;
 8014764:	e005      	b.n	8014772 <RegionAS923NewChannelReq+0xae>
            }
            default:
            {
                status &= 0xFC;
 8014766:	7dfb      	ldrb	r3, [r7, #23]
 8014768:	f023 0303 	bic.w	r3, r3, #3
 801476c:	75fb      	strb	r3, [r7, #23]
                break;
 801476e:	e000      	b.n	8014772 <RegionAS923NewChannelReq+0xae>
                break;
 8014770:	bf00      	nop
            }
        }
    }

    return status;
 8014772:	7dfb      	ldrb	r3, [r7, #23]
}
 8014774:	4618      	mov	r0, r3
 8014776:	3718      	adds	r7, #24
 8014778:	46bd      	mov	sp, r7
 801477a:	bd80      	pop	{r7, pc}

0801477c <RegionAS923TxParamSetupReq>:

int8_t RegionAS923TxParamSetupReq( TxParamSetupReqParams_t* txParamSetupReq )
{
 801477c:	b480      	push	{r7}
 801477e:	b083      	sub	sp, #12
 8014780:	af00      	add	r7, sp, #0
 8014782:	6078      	str	r0, [r7, #4]
    // Accept the request
    return 0;
 8014784:	2300      	movs	r3, #0
}
 8014786:	4618      	mov	r0, r3
 8014788:	370c      	adds	r7, #12
 801478a:	46bd      	mov	sp, r7
 801478c:	bc80      	pop	{r7}
 801478e:	4770      	bx	lr

08014790 <RegionAS923DlChannelReq>:

uint8_t RegionAS923DlChannelReq( DlChannelReqParams_t* dlChannelReq )
{
 8014790:	b580      	push	{r7, lr}
 8014792:	b084      	sub	sp, #16
 8014794:	af00      	add	r7, sp, #0
 8014796:	6078      	str	r0, [r7, #4]
    uint8_t status = 0x03;
 8014798:	2303      	movs	r3, #3
 801479a:	73fb      	strb	r3, [r7, #15]

    // Verify if the frequency is supported
    if( VerifyRfFreq( dlChannelReq->Rx1Frequency ) == false )
 801479c:	687b      	ldr	r3, [r7, #4]
 801479e:	685b      	ldr	r3, [r3, #4]
 80147a0:	4618      	mov	r0, r3
 80147a2:	f7ff f87f 	bl	80138a4 <VerifyRfFreq>
 80147a6:	4603      	mov	r3, r0
 80147a8:	f083 0301 	eor.w	r3, r3, #1
 80147ac:	b2db      	uxtb	r3, r3
 80147ae:	2b00      	cmp	r3, #0
 80147b0:	d003      	beq.n	80147ba <RegionAS923DlChannelReq+0x2a>
    {
        status &= 0xFE;
 80147b2:	7bfb      	ldrb	r3, [r7, #15]
 80147b4:	f023 0301 	bic.w	r3, r3, #1
 80147b8:	73fb      	strb	r3, [r7, #15]
    }

    // Verify if an uplink frequency exists
    if( NvmCtx.Channels[dlChannelReq->ChannelId].Frequency == 0 )
 80147ba:	687b      	ldr	r3, [r7, #4]
 80147bc:	781b      	ldrb	r3, [r3, #0]
 80147be:	4619      	mov	r1, r3
 80147c0:	4a10      	ldr	r2, [pc, #64]	; (8014804 <RegionAS923DlChannelReq+0x74>)
 80147c2:	460b      	mov	r3, r1
 80147c4:	005b      	lsls	r3, r3, #1
 80147c6:	440b      	add	r3, r1
 80147c8:	009b      	lsls	r3, r3, #2
 80147ca:	4413      	add	r3, r2
 80147cc:	681b      	ldr	r3, [r3, #0]
 80147ce:	2b00      	cmp	r3, #0
 80147d0:	d103      	bne.n	80147da <RegionAS923DlChannelReq+0x4a>
    {
        status &= 0xFD;
 80147d2:	7bfb      	ldrb	r3, [r7, #15]
 80147d4:	f023 0302 	bic.w	r3, r3, #2
 80147d8:	73fb      	strb	r3, [r7, #15]
    }

    // Apply Rx1 frequency, if the status is OK
    if( status == 0x03 )
 80147da:	7bfb      	ldrb	r3, [r7, #15]
 80147dc:	2b03      	cmp	r3, #3
 80147de:	d10c      	bne.n	80147fa <RegionAS923DlChannelReq+0x6a>
    {
        NvmCtx.Channels[dlChannelReq->ChannelId].Rx1Frequency = dlChannelReq->Rx1Frequency;
 80147e0:	687b      	ldr	r3, [r7, #4]
 80147e2:	781b      	ldrb	r3, [r3, #0]
 80147e4:	4618      	mov	r0, r3
 80147e6:	687b      	ldr	r3, [r7, #4]
 80147e8:	685a      	ldr	r2, [r3, #4]
 80147ea:	4906      	ldr	r1, [pc, #24]	; (8014804 <RegionAS923DlChannelReq+0x74>)
 80147ec:	4603      	mov	r3, r0
 80147ee:	005b      	lsls	r3, r3, #1
 80147f0:	4403      	add	r3, r0
 80147f2:	009b      	lsls	r3, r3, #2
 80147f4:	440b      	add	r3, r1
 80147f6:	3304      	adds	r3, #4
 80147f8:	601a      	str	r2, [r3, #0]
    }

    return status;
 80147fa:	7bfb      	ldrb	r3, [r7, #15]
}
 80147fc:	4618      	mov	r0, r3
 80147fe:	3710      	adds	r7, #16
 8014800:	46bd      	mov	sp, r7
 8014802:	bd80      	pop	{r7, pc}
 8014804:	20000c8c 	.word	0x20000c8c

08014808 <RegionAS923AlternateDr>:

int8_t RegionAS923AlternateDr( int8_t currentDr, AlternateDrType_t type )
{
 8014808:	b480      	push	{r7}
 801480a:	b083      	sub	sp, #12
 801480c:	af00      	add	r7, sp, #0
 801480e:	4603      	mov	r3, r0
 8014810:	460a      	mov	r2, r1
 8014812:	71fb      	strb	r3, [r7, #7]
 8014814:	4613      	mov	r3, r2
 8014816:	71bb      	strb	r3, [r7, #6]
    // Only AS923_DWELL_LIMIT_DATARATE is supported
    return AS923_DWELL_LIMIT_DATARATE;
 8014818:	2302      	movs	r3, #2
}
 801481a:	4618      	mov	r0, r3
 801481c:	370c      	adds	r7, #12
 801481e:	46bd      	mov	sp, r7
 8014820:	bc80      	pop	{r7}
 8014822:	4770      	bx	lr

08014824 <RegionAS923NextChannel>:

LoRaMacStatus_t RegionAS923NextChannel( NextChanParams_t* nextChanParams, uint8_t* channel, TimerTime_t* time, TimerTime_t* aggregatedTimeOff )
{
 8014824:	b580      	push	{r7, lr}
 8014826:	b098      	sub	sp, #96	; 0x60
 8014828:	af02      	add	r7, sp, #8
 801482a:	60f8      	str	r0, [r7, #12]
 801482c:	60b9      	str	r1, [r7, #8]
 801482e:	607a      	str	r2, [r7, #4]
 8014830:	603b      	str	r3, [r7, #0]
    uint8_t nbEnabledChannels = 0;
 8014832:	2300      	movs	r3, #0
 8014834:	f887 3056 	strb.w	r3, [r7, #86]	; 0x56
    uint8_t nbRestrictedChannels = 0;
 8014838:	2300      	movs	r3, #0
 801483a:	f887 3055 	strb.w	r3, [r7, #85]	; 0x55
    uint8_t enabledChannels[AS923_MAX_NB_CHANNELS] = { 0 };
 801483e:	2300      	movs	r3, #0
 8014840:	647b      	str	r3, [r7, #68]	; 0x44
 8014842:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8014846:	2200      	movs	r2, #0
 8014848:	601a      	str	r2, [r3, #0]
 801484a:	605a      	str	r2, [r3, #4]
 801484c:	609a      	str	r2, [r3, #8]
    RegionCommonIdentifyChannelsParam_t identifyChannelsParam;
    RegionCommonCountNbOfEnabledChannelsParams_t countChannelsParams;
    LoRaMacStatus_t status = LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801484e:	230c      	movs	r3, #12
 8014850:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57

    if( RegionCommonCountChannels( NvmCtx.ChannelsMask, 0, 1 ) == 0 )
 8014854:	2201      	movs	r2, #1
 8014856:	2100      	movs	r1, #0
 8014858:	4840      	ldr	r0, [pc, #256]	; (801495c <RegionAS923NextChannel+0x138>)
 801485a:	f000 fb8a 	bl	8014f72 <RegionCommonCountChannels>
 801485e:	4603      	mov	r3, r0
 8014860:	2b00      	cmp	r3, #0
 8014862:	d108      	bne.n	8014876 <RegionAS923NextChannel+0x52>
    { // Reactivate default channels
        NvmCtx.ChannelsMask[0] |= LC( 1 ) + LC( 2 );
 8014864:	4b3e      	ldr	r3, [pc, #248]	; (8014960 <RegionAS923NextChannel+0x13c>)
 8014866:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	; 0xd4
 801486a:	f043 0303 	orr.w	r3, r3, #3
 801486e:	b29a      	uxth	r2, r3
 8014870:	4b3b      	ldr	r3, [pc, #236]	; (8014960 <RegionAS923NextChannel+0x13c>)
 8014872:	f8a3 20d4 	strh.w	r2, [r3, #212]	; 0xd4
    }

    // Search how many channels are enabled
    countChannelsParams.Joined = nextChanParams->Joined;
 8014876:	68fb      	ldr	r3, [r7, #12]
 8014878:	7a5b      	ldrb	r3, [r3, #9]
 801487a:	743b      	strb	r3, [r7, #16]
    countChannelsParams.Datarate = nextChanParams->Datarate;
 801487c:	68fb      	ldr	r3, [r7, #12]
 801487e:	f993 3008 	ldrsb.w	r3, [r3, #8]
 8014882:	b2db      	uxtb	r3, r3
 8014884:	747b      	strb	r3, [r7, #17]
    countChannelsParams.ChannelsMask = NvmCtx.ChannelsMask;
 8014886:	4b35      	ldr	r3, [pc, #212]	; (801495c <RegionAS923NextChannel+0x138>)
 8014888:	617b      	str	r3, [r7, #20]
    countChannelsParams.Channels = NvmCtx.Channels;
 801488a:	4b35      	ldr	r3, [pc, #212]	; (8014960 <RegionAS923NextChannel+0x13c>)
 801488c:	61bb      	str	r3, [r7, #24]
    countChannelsParams.Bands = NvmCtx.Bands;
 801488e:	4b35      	ldr	r3, [pc, #212]	; (8014964 <RegionAS923NextChannel+0x140>)
 8014890:	61fb      	str	r3, [r7, #28]
    countChannelsParams.MaxNbChannels = AS923_MAX_NB_CHANNELS;
 8014892:	2310      	movs	r3, #16
 8014894:	843b      	strh	r3, [r7, #32]
    countChannelsParams.JoinChannels = AS923_JOIN_CHANNELS;
 8014896:	2303      	movs	r3, #3
 8014898:	847b      	strh	r3, [r7, #34]	; 0x22

    identifyChannelsParam.AggrTimeOff = nextChanParams->AggrTimeOff;
 801489a:	68fb      	ldr	r3, [r7, #12]
 801489c:	681b      	ldr	r3, [r3, #0]
 801489e:	627b      	str	r3, [r7, #36]	; 0x24
    identifyChannelsParam.LastAggrTx = nextChanParams->LastAggrTx;
 80148a0:	68fb      	ldr	r3, [r7, #12]
 80148a2:	685b      	ldr	r3, [r3, #4]
 80148a4:	62bb      	str	r3, [r7, #40]	; 0x28
    identifyChannelsParam.DutyCycleEnabled = nextChanParams->DutyCycleEnabled;
 80148a6:	68fb      	ldr	r3, [r7, #12]
 80148a8:	7a9b      	ldrb	r3, [r3, #10]
 80148aa:	f887 302c 	strb.w	r3, [r7, #44]	; 0x2c
    identifyChannelsParam.MaxBands = AS923_MAX_NB_BANDS;
 80148ae:	2301      	movs	r3, #1
 80148b0:	f887 302d 	strb.w	r3, [r7, #45]	; 0x2d

    identifyChannelsParam.ElapsedTimeSinceStartUp = nextChanParams->ElapsedTimeSinceStartUp;
 80148b4:	68fa      	ldr	r2, [r7, #12]
 80148b6:	f107 0330 	add.w	r3, r7, #48	; 0x30
 80148ba:	320c      	adds	r2, #12
 80148bc:	e892 0003 	ldmia.w	r2, {r0, r1}
 80148c0:	e883 0003 	stmia.w	r3, {r0, r1}
    identifyChannelsParam.LastTxIsJoinRequest = nextChanParams->LastTxIsJoinRequest;
 80148c4:	68fb      	ldr	r3, [r7, #12]
 80148c6:	7d1b      	ldrb	r3, [r3, #20]
 80148c8:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
    identifyChannelsParam.ExpectedTimeOnAir = GetTimeOnAir( nextChanParams->Datarate, nextChanParams->PktLen );
 80148cc:	68fb      	ldr	r3, [r7, #12]
 80148ce:	f993 2008 	ldrsb.w	r2, [r3, #8]
 80148d2:	68fb      	ldr	r3, [r7, #12]
 80148d4:	8adb      	ldrh	r3, [r3, #22]
 80148d6:	4619      	mov	r1, r3
 80148d8:	4610      	mov	r0, r2
 80148da:	f7ff f809 	bl	80138f0 <GetTimeOnAir>
 80148de:	4603      	mov	r3, r0
 80148e0:	63fb      	str	r3, [r7, #60]	; 0x3c

    identifyChannelsParam.CountNbOfEnabledChannelsParam = &countChannelsParams;
 80148e2:	f107 0310 	add.w	r3, r7, #16
 80148e6:	643b      	str	r3, [r7, #64]	; 0x40

    status = RegionCommonIdentifyChannels( &identifyChannelsParam, aggregatedTimeOff, enabledChannels,
 80148e8:	f107 0156 	add.w	r1, r7, #86	; 0x56
 80148ec:	f107 0244 	add.w	r2, r7, #68	; 0x44
 80148f0:	f107 0024 	add.w	r0, r7, #36	; 0x24
 80148f4:	687b      	ldr	r3, [r7, #4]
 80148f6:	9301      	str	r3, [sp, #4]
 80148f8:	f107 0355 	add.w	r3, r7, #85	; 0x55
 80148fc:	9300      	str	r3, [sp, #0]
 80148fe:	460b      	mov	r3, r1
 8014900:	6839      	ldr	r1, [r7, #0]
 8014902:	f000 fe66 	bl	80155d2 <RegionCommonIdentifyChannels>
 8014906:	4603      	mov	r3, r0
 8014908:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
                                           &nbEnabledChannels, &nbRestrictedChannels, time );

    if( status == LORAMAC_STATUS_OK )
 801490c:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014910:	2b00      	cmp	r3, #0
 8014912:	d10f      	bne.n	8014934 <RegionAS923NextChannel+0x110>
        // Even if one or more channels are available according to the channel plan, no free channel
        // was found during the LBT procedure.
        status = LORAMAC_STATUS_NO_FREE_CHANNEL_FOUND;
#else
        // We found a valid channel
        *channel = enabledChannels[randr( 0, nbEnabledChannels - 1 )];
 8014914:	f897 3056 	ldrb.w	r3, [r7, #86]	; 0x56
 8014918:	3b01      	subs	r3, #1
 801491a:	4619      	mov	r1, r3
 801491c:	2000      	movs	r0, #0
 801491e:	f000 ff41 	bl	80157a4 <randr>
 8014922:	4603      	mov	r3, r0
 8014924:	f107 0258 	add.w	r2, r7, #88	; 0x58
 8014928:	4413      	add	r3, r2
 801492a:	f813 2c14 	ldrb.w	r2, [r3, #-20]
 801492e:	68bb      	ldr	r3, [r7, #8]
 8014930:	701a      	strb	r2, [r3, #0]
 8014932:	e00c      	b.n	801494e <RegionAS923NextChannel+0x12a>
#endif
    }
    else if( status == LORAMAC_STATUS_NO_CHANNEL_FOUND )
 8014934:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8014938:	2b0c      	cmp	r3, #12
 801493a:	d108      	bne.n	801494e <RegionAS923NextChannel+0x12a>
    {
        // Datarate not supported by any channel, restore defaults
        NvmCtx.ChannelsMask[0] |= LC( 1 ) + LC( 2 );
 801493c:	4b08      	ldr	r3, [pc, #32]	; (8014960 <RegionAS923NextChannel+0x13c>)
 801493e:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	; 0xd4
 8014942:	f043 0303 	orr.w	r3, r3, #3
 8014946:	b29a      	uxth	r2, r3
 8014948:	4b05      	ldr	r3, [pc, #20]	; (8014960 <RegionAS923NextChannel+0x13c>)
 801494a:	f8a3 20d4 	strh.w	r2, [r3, #212]	; 0xd4
    }
    return status;
 801494e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
}
 8014952:	4618      	mov	r0, r3
 8014954:	3758      	adds	r7, #88	; 0x58
 8014956:	46bd      	mov	sp, r7
 8014958:	bd80      	pop	{r7, pc}
 801495a:	bf00      	nop
 801495c:	20000d60 	.word	0x20000d60
 8014960:	20000c8c 	.word	0x20000c8c
 8014964:	20000d4c 	.word	0x20000d4c

08014968 <RegionAS923ChannelAdd>:

LoRaMacStatus_t RegionAS923ChannelAdd( ChannelAddParams_t* channelAdd )
{
 8014968:	b580      	push	{r7, lr}
 801496a:	b084      	sub	sp, #16
 801496c:	af00      	add	r7, sp, #0
 801496e:	6078      	str	r0, [r7, #4]
    bool drInvalid = false;
 8014970:	2300      	movs	r3, #0
 8014972:	73fb      	strb	r3, [r7, #15]
    bool freqInvalid = false;
 8014974:	2300      	movs	r3, #0
 8014976:	73bb      	strb	r3, [r7, #14]
    uint8_t id = channelAdd->ChannelId;
 8014978:	687b      	ldr	r3, [r7, #4]
 801497a:	791b      	ldrb	r3, [r3, #4]
 801497c:	737b      	strb	r3, [r7, #13]

    if( id < AS923_NUMB_DEFAULT_CHANNELS )
 801497e:	7b7b      	ldrb	r3, [r7, #13]
 8014980:	2b01      	cmp	r3, #1
 8014982:	d801      	bhi.n	8014988 <RegionAS923ChannelAdd+0x20>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8014984:	2306      	movs	r3, #6
 8014986:	e081      	b.n	8014a8c <RegionAS923ChannelAdd+0x124>
    }

    if( id >= AS923_MAX_NB_CHANNELS )
 8014988:	7b7b      	ldrb	r3, [r7, #13]
 801498a:	2b0f      	cmp	r3, #15
 801498c:	d901      	bls.n	8014992 <RegionAS923ChannelAdd+0x2a>
    {
        return LORAMAC_STATUS_PARAMETER_INVALID;
 801498e:	2303      	movs	r3, #3
 8014990:	e07c      	b.n	8014a8c <RegionAS923ChannelAdd+0x124>
    }

    // Validate the datarate range
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Min, AS923_TX_MIN_DATARATE, AS923_TX_MAX_DATARATE ) == false )
 8014992:	687b      	ldr	r3, [r7, #4]
 8014994:	681b      	ldr	r3, [r3, #0]
 8014996:	7a1b      	ldrb	r3, [r3, #8]
 8014998:	f343 0303 	sbfx	r3, r3, #0, #4
 801499c:	b25b      	sxtb	r3, r3
 801499e:	2207      	movs	r2, #7
 80149a0:	2100      	movs	r1, #0
 80149a2:	4618      	mov	r0, r3
 80149a4:	f000 fa94 	bl	8014ed0 <RegionCommonValueInRange>
 80149a8:	4603      	mov	r3, r0
 80149aa:	2b00      	cmp	r3, #0
 80149ac:	d101      	bne.n	80149b2 <RegionAS923ChannelAdd+0x4a>
    {
        drInvalid = true;
 80149ae:	2301      	movs	r3, #1
 80149b0:	73fb      	strb	r3, [r7, #15]
    }
    if( RegionCommonValueInRange( channelAdd->NewChannel->DrRange.Fields.Max, AS923_TX_MIN_DATARATE, AS923_TX_MAX_DATARATE ) == false )
 80149b2:	687b      	ldr	r3, [r7, #4]
 80149b4:	681b      	ldr	r3, [r3, #0]
 80149b6:	7a1b      	ldrb	r3, [r3, #8]
 80149b8:	f343 1303 	sbfx	r3, r3, #4, #4
 80149bc:	b25b      	sxtb	r3, r3
 80149be:	2207      	movs	r2, #7
 80149c0:	2100      	movs	r1, #0
 80149c2:	4618      	mov	r0, r3
 80149c4:	f000 fa84 	bl	8014ed0 <RegionCommonValueInRange>
 80149c8:	4603      	mov	r3, r0
 80149ca:	2b00      	cmp	r3, #0
 80149cc:	d101      	bne.n	80149d2 <RegionAS923ChannelAdd+0x6a>
    {
        drInvalid = true;
 80149ce:	2301      	movs	r3, #1
 80149d0:	73fb      	strb	r3, [r7, #15]
    }
    if( channelAdd->NewChannel->DrRange.Fields.Min > channelAdd->NewChannel->DrRange.Fields.Max )
 80149d2:	687b      	ldr	r3, [r7, #4]
 80149d4:	681b      	ldr	r3, [r3, #0]
 80149d6:	7a1b      	ldrb	r3, [r3, #8]
 80149d8:	f343 0303 	sbfx	r3, r3, #0, #4
 80149dc:	b25a      	sxtb	r2, r3
 80149de:	687b      	ldr	r3, [r7, #4]
 80149e0:	681b      	ldr	r3, [r3, #0]
 80149e2:	7a1b      	ldrb	r3, [r3, #8]
 80149e4:	f343 1303 	sbfx	r3, r3, #4, #4
 80149e8:	b25b      	sxtb	r3, r3
 80149ea:	429a      	cmp	r2, r3
 80149ec:	dd01      	ble.n	80149f2 <RegionAS923ChannelAdd+0x8a>
    {
        drInvalid = true;
 80149ee:	2301      	movs	r3, #1
 80149f0:	73fb      	strb	r3, [r7, #15]
    }

    // Check frequency
    if( freqInvalid == false )
 80149f2:	7bbb      	ldrb	r3, [r7, #14]
 80149f4:	f083 0301 	eor.w	r3, r3, #1
 80149f8:	b2db      	uxtb	r3, r3
 80149fa:	2b00      	cmp	r3, #0
 80149fc:	d00d      	beq.n	8014a1a <RegionAS923ChannelAdd+0xb2>
    {
        if( VerifyRfFreq( channelAdd->NewChannel->Frequency ) == false )
 80149fe:	687b      	ldr	r3, [r7, #4]
 8014a00:	681b      	ldr	r3, [r3, #0]
 8014a02:	681b      	ldr	r3, [r3, #0]
 8014a04:	4618      	mov	r0, r3
 8014a06:	f7fe ff4d 	bl	80138a4 <VerifyRfFreq>
 8014a0a:	4603      	mov	r3, r0
 8014a0c:	f083 0301 	eor.w	r3, r3, #1
 8014a10:	b2db      	uxtb	r3, r3
 8014a12:	2b00      	cmp	r3, #0
 8014a14:	d001      	beq.n	8014a1a <RegionAS923ChannelAdd+0xb2>
        {
            freqInvalid = true;
 8014a16:	2301      	movs	r3, #1
 8014a18:	73bb      	strb	r3, [r7, #14]
        }
    }

    // Check status
    if( ( drInvalid == true ) && ( freqInvalid == true ) )
 8014a1a:	7bfb      	ldrb	r3, [r7, #15]
 8014a1c:	2b00      	cmp	r3, #0
 8014a1e:	d004      	beq.n	8014a2a <RegionAS923ChannelAdd+0xc2>
 8014a20:	7bbb      	ldrb	r3, [r7, #14]
 8014a22:	2b00      	cmp	r3, #0
 8014a24:	d001      	beq.n	8014a2a <RegionAS923ChannelAdd+0xc2>
    {
        return LORAMAC_STATUS_FREQ_AND_DR_INVALID;
 8014a26:	2306      	movs	r3, #6
 8014a28:	e030      	b.n	8014a8c <RegionAS923ChannelAdd+0x124>
    }
    if( drInvalid == true )
 8014a2a:	7bfb      	ldrb	r3, [r7, #15]
 8014a2c:	2b00      	cmp	r3, #0
 8014a2e:	d001      	beq.n	8014a34 <RegionAS923ChannelAdd+0xcc>
    {
        return LORAMAC_STATUS_DATARATE_INVALID;
 8014a30:	2305      	movs	r3, #5
 8014a32:	e02b      	b.n	8014a8c <RegionAS923ChannelAdd+0x124>
    }
    if( freqInvalid == true )
 8014a34:	7bbb      	ldrb	r3, [r7, #14]
 8014a36:	2b00      	cmp	r3, #0
 8014a38:	d001      	beq.n	8014a3e <RegionAS923ChannelAdd+0xd6>
    {
        return LORAMAC_STATUS_FREQUENCY_INVALID;
 8014a3a:	2304      	movs	r3, #4
 8014a3c:	e026      	b.n	8014a8c <RegionAS923ChannelAdd+0x124>
    }

    memcpy1( ( uint8_t* ) &(NvmCtx.Channels[id]), ( uint8_t* ) channelAdd->NewChannel, sizeof( NvmCtx.Channels[id] ) );
 8014a3e:	7b7a      	ldrb	r2, [r7, #13]
 8014a40:	4613      	mov	r3, r2
 8014a42:	005b      	lsls	r3, r3, #1
 8014a44:	4413      	add	r3, r2
 8014a46:	009b      	lsls	r3, r3, #2
 8014a48:	4a12      	ldr	r2, [pc, #72]	; (8014a94 <RegionAS923ChannelAdd+0x12c>)
 8014a4a:	1898      	adds	r0, r3, r2
 8014a4c:	687b      	ldr	r3, [r7, #4]
 8014a4e:	681b      	ldr	r3, [r3, #0]
 8014a50:	220c      	movs	r2, #12
 8014a52:	4619      	mov	r1, r3
 8014a54:	f000 febd 	bl	80157d2 <memcpy1>
    NvmCtx.Channels[id].Band = 0;
 8014a58:	7b7a      	ldrb	r2, [r7, #13]
 8014a5a:	490e      	ldr	r1, [pc, #56]	; (8014a94 <RegionAS923ChannelAdd+0x12c>)
 8014a5c:	4613      	mov	r3, r2
 8014a5e:	005b      	lsls	r3, r3, #1
 8014a60:	4413      	add	r3, r2
 8014a62:	009b      	lsls	r3, r3, #2
 8014a64:	440b      	add	r3, r1
 8014a66:	3309      	adds	r3, #9
 8014a68:	2200      	movs	r2, #0
 8014a6a:	701a      	strb	r2, [r3, #0]
    NvmCtx.ChannelsMask[0] |= ( 1 << id );
 8014a6c:	4b09      	ldr	r3, [pc, #36]	; (8014a94 <RegionAS923ChannelAdd+0x12c>)
 8014a6e:	f8b3 30d4 	ldrh.w	r3, [r3, #212]	; 0xd4
 8014a72:	b21a      	sxth	r2, r3
 8014a74:	7b7b      	ldrb	r3, [r7, #13]
 8014a76:	2101      	movs	r1, #1
 8014a78:	fa01 f303 	lsl.w	r3, r1, r3
 8014a7c:	b21b      	sxth	r3, r3
 8014a7e:	4313      	orrs	r3, r2
 8014a80:	b21b      	sxth	r3, r3
 8014a82:	b29a      	uxth	r2, r3
 8014a84:	4b03      	ldr	r3, [pc, #12]	; (8014a94 <RegionAS923ChannelAdd+0x12c>)
 8014a86:	f8a3 20d4 	strh.w	r2, [r3, #212]	; 0xd4
    return LORAMAC_STATUS_OK;
 8014a8a:	2300      	movs	r3, #0
}
 8014a8c:	4618      	mov	r0, r3
 8014a8e:	3710      	adds	r7, #16
 8014a90:	46bd      	mov	sp, r7
 8014a92:	bd80      	pop	{r7, pc}
 8014a94:	20000c8c 	.word	0x20000c8c

08014a98 <RegionAS923ChannelsRemove>:

bool RegionAS923ChannelsRemove( ChannelRemoveParams_t* channelRemove  )
{
 8014a98:	b580      	push	{r7, lr}
 8014a9a:	b086      	sub	sp, #24
 8014a9c:	af00      	add	r7, sp, #0
 8014a9e:	6078      	str	r0, [r7, #4]
    uint8_t id = channelRemove->ChannelId;
 8014aa0:	687b      	ldr	r3, [r7, #4]
 8014aa2:	781b      	ldrb	r3, [r3, #0]
 8014aa4:	75fb      	strb	r3, [r7, #23]

    if( id < AS923_NUMB_DEFAULT_CHANNELS )
 8014aa6:	7dfb      	ldrb	r3, [r7, #23]
 8014aa8:	2b01      	cmp	r3, #1
 8014aaa:	d801      	bhi.n	8014ab0 <RegionAS923ChannelsRemove+0x18>
    {
        return false;
 8014aac:	2300      	movs	r3, #0
 8014aae:	e012      	b.n	8014ad6 <RegionAS923ChannelsRemove+0x3e>
    }

    // Remove the channel from the list of channels
    NvmCtx.Channels[id] = ( ChannelParams_t ){ 0, 0, { 0 }, 0 };
 8014ab0:	7dfa      	ldrb	r2, [r7, #23]
 8014ab2:	490b      	ldr	r1, [pc, #44]	; (8014ae0 <RegionAS923ChannelsRemove+0x48>)
 8014ab4:	4613      	mov	r3, r2
 8014ab6:	005b      	lsls	r3, r3, #1
 8014ab8:	4413      	add	r3, r2
 8014aba:	009b      	lsls	r3, r3, #2
 8014abc:	440b      	add	r3, r1
 8014abe:	461a      	mov	r2, r3
 8014ac0:	2300      	movs	r3, #0
 8014ac2:	6013      	str	r3, [r2, #0]
 8014ac4:	6053      	str	r3, [r2, #4]
 8014ac6:	6093      	str	r3, [r2, #8]

    return RegionCommonChanDisable( NvmCtx.ChannelsMask, id, AS923_MAX_NB_CHANNELS );
 8014ac8:	7dfb      	ldrb	r3, [r7, #23]
 8014aca:	2210      	movs	r2, #16
 8014acc:	4619      	mov	r1, r3
 8014ace:	4805      	ldr	r0, [pc, #20]	; (8014ae4 <RegionAS923ChannelsRemove+0x4c>)
 8014ad0:	f000 fa1b 	bl	8014f0a <RegionCommonChanDisable>
 8014ad4:	4603      	mov	r3, r0
}
 8014ad6:	4618      	mov	r0, r3
 8014ad8:	3718      	adds	r7, #24
 8014ada:	46bd      	mov	sp, r7
 8014adc:	bd80      	pop	{r7, pc}
 8014ade:	bf00      	nop
 8014ae0:	20000c8c 	.word	0x20000c8c
 8014ae4:	20000d60 	.word	0x20000d60

08014ae8 <RegionAS923SetContinuousWave>:

void RegionAS923SetContinuousWave( ContinuousWaveParams_t* continuousWave )
{
 8014ae8:	b580      	push	{r7, lr}
 8014aea:	b084      	sub	sp, #16
 8014aec:	af00      	add	r7, sp, #0
 8014aee:	6078      	str	r0, [r7, #4]
    int8_t txPowerLimited = LimitTxPower( continuousWave->TxPower, NvmCtx.Bands[NvmCtx.Channels[continuousWave->Channel].Band].TxMaxPower, continuousWave->Datarate, NvmCtx.ChannelsMask );
 8014af0:	687b      	ldr	r3, [r7, #4]
 8014af2:	f993 0002 	ldrsb.w	r0, [r3, #2]
 8014af6:	687b      	ldr	r3, [r7, #4]
 8014af8:	781b      	ldrb	r3, [r3, #0]
 8014afa:	4619      	mov	r1, r3
 8014afc:	4a1e      	ldr	r2, [pc, #120]	; (8014b78 <RegionAS923SetContinuousWave+0x90>)
 8014afe:	460b      	mov	r3, r1
 8014b00:	005b      	lsls	r3, r3, #1
 8014b02:	440b      	add	r3, r1
 8014b04:	009b      	lsls	r3, r3, #2
 8014b06:	4413      	add	r3, r2
 8014b08:	3309      	adds	r3, #9
 8014b0a:	781b      	ldrb	r3, [r3, #0]
 8014b0c:	4619      	mov	r1, r3
 8014b0e:	4a1a      	ldr	r2, [pc, #104]	; (8014b78 <RegionAS923SetContinuousWave+0x90>)
 8014b10:	460b      	mov	r3, r1
 8014b12:	009b      	lsls	r3, r3, #2
 8014b14:	440b      	add	r3, r1
 8014b16:	009b      	lsls	r3, r3, #2
 8014b18:	4413      	add	r3, r2
 8014b1a:	33c2      	adds	r3, #194	; 0xc2
 8014b1c:	f993 1000 	ldrsb.w	r1, [r3]
 8014b20:	687b      	ldr	r3, [r7, #4]
 8014b22:	f993 2001 	ldrsb.w	r2, [r3, #1]
 8014b26:	4b15      	ldr	r3, [pc, #84]	; (8014b7c <RegionAS923SetContinuousWave+0x94>)
 8014b28:	f7fe fea0 	bl	801386c <LimitTxPower>
 8014b2c:	4603      	mov	r3, r0
 8014b2e:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 8014b30:	2300      	movs	r3, #0
 8014b32:	73bb      	strb	r3, [r7, #14]
    uint32_t frequency = NvmCtx.Channels[continuousWave->Channel].Frequency;
 8014b34:	687b      	ldr	r3, [r7, #4]
 8014b36:	781b      	ldrb	r3, [r3, #0]
 8014b38:	4619      	mov	r1, r3
 8014b3a:	4a0f      	ldr	r2, [pc, #60]	; (8014b78 <RegionAS923SetContinuousWave+0x90>)
 8014b3c:	460b      	mov	r3, r1
 8014b3e:	005b      	lsls	r3, r3, #1
 8014b40:	440b      	add	r3, r1
 8014b42:	009b      	lsls	r3, r3, #2
 8014b44:	4413      	add	r3, r2
 8014b46:	681b      	ldr	r3, [r3, #0]
 8014b48:	60bb      	str	r3, [r7, #8]

    // Calculate physical TX power
    phyTxPower = RegionCommonComputeTxPower( txPowerLimited, continuousWave->MaxEirp, continuousWave->AntennaGain );
 8014b4a:	687b      	ldr	r3, [r7, #4]
 8014b4c:	6859      	ldr	r1, [r3, #4]
 8014b4e:	687b      	ldr	r3, [r7, #4]
 8014b50:	689a      	ldr	r2, [r3, #8]
 8014b52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014b56:	4618      	mov	r0, r3
 8014b58:	f000 fc50 	bl	80153fc <RegionCommonComputeTxPower>
 8014b5c:	4603      	mov	r3, r0
 8014b5e:	73bb      	strb	r3, [r7, #14]

    Radio.SetTxContinuousWave( frequency, phyTxPower, continuousWave->Timeout );
 8014b60:	4b07      	ldr	r3, [pc, #28]	; (8014b80 <RegionAS923SetContinuousWave+0x98>)
 8014b62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8014b64:	687a      	ldr	r2, [r7, #4]
 8014b66:	8992      	ldrh	r2, [r2, #12]
 8014b68:	f997 100e 	ldrsb.w	r1, [r7, #14]
 8014b6c:	68b8      	ldr	r0, [r7, #8]
 8014b6e:	4798      	blx	r3
}
 8014b70:	bf00      	nop
 8014b72:	3710      	adds	r7, #16
 8014b74:	46bd      	mov	sp, r7
 8014b76:	bd80      	pop	{r7, pc}
 8014b78:	20000c8c 	.word	0x20000c8c
 8014b7c:	20000d60 	.word	0x20000d60
 8014b80:	0801ae9c 	.word	0x0801ae9c

08014b84 <RegionAS923ApplyDrOffset>:

uint8_t RegionAS923ApplyDrOffset( uint8_t downlinkDwellTime, int8_t dr, int8_t drOffset )
{
 8014b84:	b480      	push	{r7}
 8014b86:	b085      	sub	sp, #20
 8014b88:	af00      	add	r7, sp, #0
 8014b8a:	4603      	mov	r3, r0
 8014b8c:	71fb      	strb	r3, [r7, #7]
 8014b8e:	460b      	mov	r3, r1
 8014b90:	71bb      	strb	r3, [r7, #6]
 8014b92:	4613      	mov	r3, r2
 8014b94:	717b      	strb	r3, [r7, #5]
    // Initialize minDr for a downlink dwell time configuration of 0
    int8_t minDr = DR_0;
 8014b96:	2300      	movs	r3, #0
 8014b98:	73fb      	strb	r3, [r7, #15]

    // Update the minDR for a downlink dwell time configuration of 1
    if( downlinkDwellTime == 1 )
 8014b9a:	79fb      	ldrb	r3, [r7, #7]
 8014b9c:	2b01      	cmp	r3, #1
 8014b9e:	d101      	bne.n	8014ba4 <RegionAS923ApplyDrOffset+0x20>
    {
        minDr = AS923_DWELL_LIMIT_DATARATE;
 8014ba0:	2302      	movs	r3, #2
 8014ba2:	73fb      	strb	r3, [r7, #15]
    }

    // Apply offset formula
    return MIN( DR_5, MAX( minDr, dr - EffectiveRx1DrOffsetAS923[drOffset] ) );
 8014ba4:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8014ba8:	f997 2005 	ldrsb.w	r2, [r7, #5]
 8014bac:	4908      	ldr	r1, [pc, #32]	; (8014bd0 <RegionAS923ApplyDrOffset+0x4c>)
 8014bae:	568a      	ldrsb	r2, [r1, r2]
 8014bb0:	1a9a      	subs	r2, r3, r2
 8014bb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8014bb6:	4293      	cmp	r3, r2
 8014bb8:	bfb8      	it	lt
 8014bba:	4613      	movlt	r3, r2
 8014bbc:	2b05      	cmp	r3, #5
 8014bbe:	bfa8      	it	ge
 8014bc0:	2305      	movge	r3, #5
 8014bc2:	b2db      	uxtb	r3, r3
}
 8014bc4:	4618      	mov	r0, r3
 8014bc6:	3714      	adds	r7, #20
 8014bc8:	46bd      	mov	sp, r7
 8014bca:	bc80      	pop	{r7}
 8014bcc:	4770      	bx	lr
 8014bce:	bf00      	nop
 8014bd0:	0801ae94 	.word	0x0801ae94

08014bd4 <GetDutyCycle>:
 */
#define DUTY_CYCLE_TIME_PERIOD              3600000
#endif

static uint16_t GetDutyCycle( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8014bd4:	b580      	push	{r7, lr}
 8014bd6:	b086      	sub	sp, #24
 8014bd8:	af00      	add	r7, sp, #0
 8014bda:	60f8      	str	r0, [r7, #12]
 8014bdc:	4608      	mov	r0, r1
 8014bde:	4639      	mov	r1, r7
 8014be0:	e881 000c 	stmia.w	r1, {r2, r3}
 8014be4:	4603      	mov	r3, r0
 8014be6:	72fb      	strb	r3, [r7, #11]
    uint16_t joinDutyCycle = RegionCommonGetJoinDc( elapsedTimeSinceStartup );
 8014be8:	463b      	mov	r3, r7
 8014bea:	e893 0003 	ldmia.w	r3, {r0, r1}
 8014bee:	f000 f8dc 	bl	8014daa <RegionCommonGetJoinDc>
 8014bf2:	4603      	mov	r3, r0
 8014bf4:	82bb      	strh	r3, [r7, #20]
    uint16_t dutyCycle = band->DCycle;
 8014bf6:	68fb      	ldr	r3, [r7, #12]
 8014bf8:	881b      	ldrh	r3, [r3, #0]
 8014bfa:	82fb      	strh	r3, [r7, #22]

    if( joined == false )
 8014bfc:	7afb      	ldrb	r3, [r7, #11]
 8014bfe:	f083 0301 	eor.w	r3, r3, #1
 8014c02:	b2db      	uxtb	r3, r3
 8014c04:	2b00      	cmp	r3, #0
 8014c06:	d00c      	beq.n	8014c22 <GetDutyCycle+0x4e>
    {
        // Get the join duty cycle which depends on the runtime
        joinDutyCycle = RegionCommonGetJoinDc( elapsedTimeSinceStartup );
 8014c08:	463b      	mov	r3, r7
 8014c0a:	e893 0003 	ldmia.w	r3, {r0, r1}
 8014c0e:	f000 f8cc 	bl	8014daa <RegionCommonGetJoinDc>
 8014c12:	4603      	mov	r3, r0
 8014c14:	82bb      	strh	r3, [r7, #20]
        // Take the most restrictive duty cycle
        dutyCycle = MAX( dutyCycle, joinDutyCycle );
 8014c16:	8aba      	ldrh	r2, [r7, #20]
 8014c18:	8afb      	ldrh	r3, [r7, #22]
 8014c1a:	4293      	cmp	r3, r2
 8014c1c:	bf38      	it	cc
 8014c1e:	4613      	movcc	r3, r2
 8014c20:	82fb      	strh	r3, [r7, #22]
    }

    // Prevent value of 0
    if( dutyCycle == 0 )
 8014c22:	8afb      	ldrh	r3, [r7, #22]
 8014c24:	2b00      	cmp	r3, #0
 8014c26:	d101      	bne.n	8014c2c <GetDutyCycle+0x58>
    {
        dutyCycle = 1;
 8014c28:	2301      	movs	r3, #1
 8014c2a:	82fb      	strh	r3, [r7, #22]
    }

    return dutyCycle;
 8014c2c:	8afb      	ldrh	r3, [r7, #22]
}
 8014c2e:	4618      	mov	r0, r3
 8014c30:	3718      	adds	r7, #24
 8014c32:	46bd      	mov	sp, r7
 8014c34:	bd80      	pop	{r7, pc}
	...

08014c38 <SetMaxTimeCredits>:

static uint16_t SetMaxTimeCredits( Band_t* band, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8014c38:	b580      	push	{r7, lr}
 8014c3a:	b086      	sub	sp, #24
 8014c3c:	af00      	add	r7, sp, #0
 8014c3e:	60f8      	str	r0, [r7, #12]
 8014c40:	4608      	mov	r0, r1
 8014c42:	4639      	mov	r1, r7
 8014c44:	e881 000c 	stmia.w	r1, {r2, r3}
 8014c48:	4603      	mov	r3, r0
 8014c4a:	72fb      	strb	r3, [r7, #11]
    uint16_t dutyCycle = band->DCycle;
 8014c4c:	68fb      	ldr	r3, [r7, #12]
 8014c4e:	881b      	ldrh	r3, [r3, #0]
 8014c50:	82bb      	strh	r3, [r7, #20]
    uint8_t timePeriodFactor = 1;
 8014c52:	2301      	movs	r3, #1
 8014c54:	75fb      	strb	r3, [r7, #23]

    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8014c56:	7af9      	ldrb	r1, [r7, #11]
 8014c58:	463b      	mov	r3, r7
 8014c5a:	cb0c      	ldmia	r3, {r2, r3}
 8014c5c:	68f8      	ldr	r0, [r7, #12]
 8014c5e:	f7ff ffb9 	bl	8014bd4 <GetDutyCycle>
 8014c62:	4603      	mov	r3, r0
 8014c64:	82bb      	strh	r3, [r7, #20]

    if( joined == false )
 8014c66:	7afb      	ldrb	r3, [r7, #11]
 8014c68:	f083 0301 	eor.w	r3, r3, #1
 8014c6c:	b2db      	uxtb	r3, r3
 8014c6e:	2b00      	cmp	r3, #0
 8014c70:	d006      	beq.n	8014c80 <SetMaxTimeCredits+0x48>
    {
        // Apply a factor to increase the maximum time period of observation
        timePeriodFactor = dutyCycle / BACKOFF_DC_TIMER_PERIOD_FACTOR;
 8014c72:	8abb      	ldrh	r3, [r7, #20]
 8014c74:	4a0c      	ldr	r2, [pc, #48]	; (8014ca8 <SetMaxTimeCredits+0x70>)
 8014c76:	fba2 2303 	umull	r2, r3, r2, r3
 8014c7a:	095b      	lsrs	r3, r3, #5
 8014c7c:	b29b      	uxth	r3, r3
 8014c7e:	75fb      	strb	r3, [r7, #23]
    }

    // Setup the maximum allowed credits
    band->MaxTimeCredits = DUTY_CYCLE_TIME_PERIOD * timePeriodFactor;
 8014c80:	7dfb      	ldrb	r3, [r7, #23]
 8014c82:	4a0a      	ldr	r2, [pc, #40]	; (8014cac <SetMaxTimeCredits+0x74>)
 8014c84:	fb02 f303 	mul.w	r3, r2, r3
 8014c88:	461a      	mov	r2, r3
 8014c8a:	68fb      	ldr	r3, [r7, #12]
 8014c8c:	60da      	str	r2, [r3, #12]

    // In case if it is the first time, update also the current
    // time credits
    if( band->LastBandUpdateTime == 0 )
 8014c8e:	68fb      	ldr	r3, [r7, #12]
 8014c90:	685b      	ldr	r3, [r3, #4]
 8014c92:	2b00      	cmp	r3, #0
 8014c94:	d103      	bne.n	8014c9e <SetMaxTimeCredits+0x66>
    {
        band->TimeCredits = band->MaxTimeCredits;
 8014c96:	68fb      	ldr	r3, [r7, #12]
 8014c98:	68da      	ldr	r2, [r3, #12]
 8014c9a:	68fb      	ldr	r3, [r7, #12]
 8014c9c:	609a      	str	r2, [r3, #8]
    }

    return dutyCycle;
 8014c9e:	8abb      	ldrh	r3, [r7, #20]
}
 8014ca0:	4618      	mov	r0, r3
 8014ca2:	3718      	adds	r7, #24
 8014ca4:	46bd      	mov	sp, r7
 8014ca6:	bd80      	pop	{r7, pc}
 8014ca8:	51eb851f 	.word	0x51eb851f
 8014cac:	0036ee80 	.word	0x0036ee80

08014cb0 <UpdateTimeCredits>:

static uint16_t UpdateTimeCredits( Band_t* band, bool joined, bool dutyCycleEnabled,
                                   bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                   TimerTime_t currentTime )
{
 8014cb0:	b580      	push	{r7, lr}
 8014cb2:	b084      	sub	sp, #16
 8014cb4:	af00      	add	r7, sp, #0
 8014cb6:	6078      	str	r0, [r7, #4]
 8014cb8:	4608      	mov	r0, r1
 8014cba:	4611      	mov	r1, r2
 8014cbc:	461a      	mov	r2, r3
 8014cbe:	4603      	mov	r3, r0
 8014cc0:	70fb      	strb	r3, [r7, #3]
 8014cc2:	460b      	mov	r3, r1
 8014cc4:	70bb      	strb	r3, [r7, #2]
 8014cc6:	4613      	mov	r3, r2
 8014cc8:	707b      	strb	r3, [r7, #1]
    uint16_t dutyCycle = SetMaxTimeCredits( band, joined, elapsedTimeSinceStartup );
 8014cca:	78f9      	ldrb	r1, [r7, #3]
 8014ccc:	f107 0318 	add.w	r3, r7, #24
 8014cd0:	cb0c      	ldmia	r3, {r2, r3}
 8014cd2:	6878      	ldr	r0, [r7, #4]
 8014cd4:	f7ff ffb0 	bl	8014c38 <SetMaxTimeCredits>
 8014cd8:	4603      	mov	r3, r0
 8014cda:	81fb      	strh	r3, [r7, #14]

    if( joined == false )
 8014cdc:	78fb      	ldrb	r3, [r7, #3]
 8014cde:	f083 0301 	eor.w	r3, r3, #1
 8014ce2:	b2db      	uxtb	r3, r3
 8014ce4:	2b00      	cmp	r3, #0
 8014ce6:	d010      	beq.n	8014d0a <UpdateTimeCredits+0x5a>
    {
        if( ( dutyCycleEnabled == false ) &&
 8014ce8:	78bb      	ldrb	r3, [r7, #2]
 8014cea:	f083 0301 	eor.w	r3, r3, #1
 8014cee:	b2db      	uxtb	r3, r3
 8014cf0:	2b00      	cmp	r3, #0
 8014cf2:	d014      	beq.n	8014d1e <UpdateTimeCredits+0x6e>
            ( lastTxIsJoinRequest == false ) )
 8014cf4:	787b      	ldrb	r3, [r7, #1]
 8014cf6:	f083 0301 	eor.w	r3, r3, #1
 8014cfa:	b2db      	uxtb	r3, r3
        if( ( dutyCycleEnabled == false ) &&
 8014cfc:	2b00      	cmp	r3, #0
 8014cfe:	d00e      	beq.n	8014d1e <UpdateTimeCredits+0x6e>
        {
            // This is the case when the duty cycle is off and the last uplink frame was not a join.
            // This could happen in case of a rejoin, e.g. in compliance test mode.
            // In this special case we have to set the time off to 0, since the join duty cycle shall only
            // be applied after the first join request.
            band->TimeCredits = band->MaxTimeCredits;
 8014d00:	687b      	ldr	r3, [r7, #4]
 8014d02:	68da      	ldr	r2, [r3, #12]
 8014d04:	687b      	ldr	r3, [r7, #4]
 8014d06:	609a      	str	r2, [r3, #8]
 8014d08:	e009      	b.n	8014d1e <UpdateTimeCredits+0x6e>
        }
    }
    else
    {
        if( dutyCycleEnabled == false )
 8014d0a:	78bb      	ldrb	r3, [r7, #2]
 8014d0c:	f083 0301 	eor.w	r3, r3, #1
 8014d10:	b2db      	uxtb	r3, r3
 8014d12:	2b00      	cmp	r3, #0
 8014d14:	d003      	beq.n	8014d1e <UpdateTimeCredits+0x6e>
        {
            band->TimeCredits = band->MaxTimeCredits;
 8014d16:	687b      	ldr	r3, [r7, #4]
 8014d18:	68da      	ldr	r2, [r3, #12]
 8014d1a:	687b      	ldr	r3, [r7, #4]
 8014d1c:	609a      	str	r2, [r3, #8]
        }
    }

    // Get the difference between now and the last update
    band->TimeCredits += TimerGetElapsedTime( band->LastBandUpdateTime );
 8014d1e:	687b      	ldr	r3, [r7, #4]
 8014d20:	685b      	ldr	r3, [r3, #4]
 8014d22:	4618      	mov	r0, r3
 8014d24:	f004 fd84 	bl	8019830 <UTIL_TIMER_GetElapsedTime>
 8014d28:	4602      	mov	r2, r0
 8014d2a:	687b      	ldr	r3, [r7, #4]
 8014d2c:	689b      	ldr	r3, [r3, #8]
 8014d2e:	441a      	add	r2, r3
 8014d30:	687b      	ldr	r3, [r7, #4]
 8014d32:	609a      	str	r2, [r3, #8]

    // Limit band credits to maximum
    if( band->TimeCredits > band->MaxTimeCredits )
 8014d34:	687b      	ldr	r3, [r7, #4]
 8014d36:	689a      	ldr	r2, [r3, #8]
 8014d38:	687b      	ldr	r3, [r7, #4]
 8014d3a:	68db      	ldr	r3, [r3, #12]
 8014d3c:	429a      	cmp	r2, r3
 8014d3e:	d903      	bls.n	8014d48 <UpdateTimeCredits+0x98>
    {
        band->TimeCredits = band->MaxTimeCredits;
 8014d40:	687b      	ldr	r3, [r7, #4]
 8014d42:	68da      	ldr	r2, [r3, #12]
 8014d44:	687b      	ldr	r3, [r7, #4]
 8014d46:	609a      	str	r2, [r3, #8]
    }

    // Synchronize update time
    band->LastBandUpdateTime = currentTime;
 8014d48:	687b      	ldr	r3, [r7, #4]
 8014d4a:	6a3a      	ldr	r2, [r7, #32]
 8014d4c:	605a      	str	r2, [r3, #4]

    return dutyCycle;
 8014d4e:	89fb      	ldrh	r3, [r7, #14]
}
 8014d50:	4618      	mov	r0, r3
 8014d52:	3710      	adds	r7, #16
 8014d54:	46bd      	mov	sp, r7
 8014d56:	bd80      	pop	{r7, pc}

08014d58 <CountChannels>:

static uint8_t CountChannels( uint16_t mask, uint8_t nbBits )
{
 8014d58:	b480      	push	{r7}
 8014d5a:	b085      	sub	sp, #20
 8014d5c:	af00      	add	r7, sp, #0
 8014d5e:	4603      	mov	r3, r0
 8014d60:	460a      	mov	r2, r1
 8014d62:	80fb      	strh	r3, [r7, #6]
 8014d64:	4613      	mov	r3, r2
 8014d66:	717b      	strb	r3, [r7, #5]
    uint8_t nbActiveBits = 0;
 8014d68:	2300      	movs	r3, #0
 8014d6a:	73fb      	strb	r3, [r7, #15]

    for( uint8_t j = 0; j < nbBits; j++ )
 8014d6c:	2300      	movs	r3, #0
 8014d6e:	73bb      	strb	r3, [r7, #14]
 8014d70:	e011      	b.n	8014d96 <CountChannels+0x3e>
    {
        if( ( mask & ( 1 << j ) ) == ( 1 << j ) )
 8014d72:	88fa      	ldrh	r2, [r7, #6]
 8014d74:	7bbb      	ldrb	r3, [r7, #14]
 8014d76:	2101      	movs	r1, #1
 8014d78:	fa01 f303 	lsl.w	r3, r1, r3
 8014d7c:	401a      	ands	r2, r3
 8014d7e:	7bbb      	ldrb	r3, [r7, #14]
 8014d80:	2101      	movs	r1, #1
 8014d82:	fa01 f303 	lsl.w	r3, r1, r3
 8014d86:	429a      	cmp	r2, r3
 8014d88:	d102      	bne.n	8014d90 <CountChannels+0x38>
        {
            nbActiveBits++;
 8014d8a:	7bfb      	ldrb	r3, [r7, #15]
 8014d8c:	3301      	adds	r3, #1
 8014d8e:	73fb      	strb	r3, [r7, #15]
    for( uint8_t j = 0; j < nbBits; j++ )
 8014d90:	7bbb      	ldrb	r3, [r7, #14]
 8014d92:	3301      	adds	r3, #1
 8014d94:	73bb      	strb	r3, [r7, #14]
 8014d96:	7bba      	ldrb	r2, [r7, #14]
 8014d98:	797b      	ldrb	r3, [r7, #5]
 8014d9a:	429a      	cmp	r2, r3
 8014d9c:	d3e9      	bcc.n	8014d72 <CountChannels+0x1a>
        }
    }
    return nbActiveBits;
 8014d9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8014da0:	4618      	mov	r0, r3
 8014da2:	3714      	adds	r7, #20
 8014da4:	46bd      	mov	sp, r7
 8014da6:	bc80      	pop	{r7}
 8014da8:	4770      	bx	lr

08014daa <RegionCommonGetJoinDc>:

uint16_t RegionCommonGetJoinDc( SysTime_t elapsedTime )
{
 8014daa:	b480      	push	{r7}
 8014dac:	b085      	sub	sp, #20
 8014dae:	af00      	add	r7, sp, #0
 8014db0:	463b      	mov	r3, r7
 8014db2:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t dutyCycle = 0;
 8014db6:	2300      	movs	r3, #0
 8014db8:	81fb      	strh	r3, [r7, #14]

    if( elapsedTime.Seconds < 3600 )
 8014dba:	683b      	ldr	r3, [r7, #0]
 8014dbc:	f5b3 6f61 	cmp.w	r3, #3600	; 0xe10
 8014dc0:	d202      	bcs.n	8014dc8 <RegionCommonGetJoinDc+0x1e>
    {
        dutyCycle = BACKOFF_DC_1_HOUR;
 8014dc2:	2364      	movs	r3, #100	; 0x64
 8014dc4:	81fb      	strh	r3, [r7, #14]
 8014dc6:	e00b      	b.n	8014de0 <RegionCommonGetJoinDc+0x36>
    }
    else if( elapsedTime.Seconds < ( 3600 + 36000 ) )
 8014dc8:	683b      	ldr	r3, [r7, #0]
 8014dca:	f649 22af 	movw	r2, #39599	; 0x9aaf
 8014dce:	4293      	cmp	r3, r2
 8014dd0:	d803      	bhi.n	8014dda <RegionCommonGetJoinDc+0x30>
    {
        dutyCycle = BACKOFF_DC_10_HOURS;
 8014dd2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8014dd6:	81fb      	strh	r3, [r7, #14]
 8014dd8:	e002      	b.n	8014de0 <RegionCommonGetJoinDc+0x36>
    }
    else
    {
        dutyCycle = BACKOFF_DC_24_HOURS;
 8014dda:	f242 7310 	movw	r3, #10000	; 0x2710
 8014dde:	81fb      	strh	r3, [r7, #14]
    }
    return dutyCycle;
 8014de0:	89fb      	ldrh	r3, [r7, #14]
}
 8014de2:	4618      	mov	r0, r3
 8014de4:	3714      	adds	r7, #20
 8014de6:	46bd      	mov	sp, r7
 8014de8:	bc80      	pop	{r7}
 8014dea:	4770      	bx	lr

08014dec <RegionCommonChanVerifyDr>:

bool RegionCommonChanVerifyDr( uint8_t nbChannels, uint16_t* channelsMask, int8_t dr, int8_t minDr, int8_t maxDr, ChannelParams_t* channels )
{
 8014dec:	b580      	push	{r7, lr}
 8014dee:	b084      	sub	sp, #16
 8014df0:	af00      	add	r7, sp, #0
 8014df2:	6039      	str	r1, [r7, #0]
 8014df4:	4611      	mov	r1, r2
 8014df6:	461a      	mov	r2, r3
 8014df8:	4603      	mov	r3, r0
 8014dfa:	71fb      	strb	r3, [r7, #7]
 8014dfc:	460b      	mov	r3, r1
 8014dfe:	71bb      	strb	r3, [r7, #6]
 8014e00:	4613      	mov	r3, r2
 8014e02:	717b      	strb	r3, [r7, #5]
    if( RegionCommonValueInRange( dr, minDr, maxDr ) == 0 )
 8014e04:	f997 2018 	ldrsb.w	r2, [r7, #24]
 8014e08:	f997 1005 	ldrsb.w	r1, [r7, #5]
 8014e0c:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8014e10:	4618      	mov	r0, r3
 8014e12:	f000 f85d 	bl	8014ed0 <RegionCommonValueInRange>
 8014e16:	4603      	mov	r3, r0
 8014e18:	2b00      	cmp	r3, #0
 8014e1a:	d101      	bne.n	8014e20 <RegionCommonChanVerifyDr+0x34>
    {
        return false;
 8014e1c:	2300      	movs	r3, #0
 8014e1e:	e053      	b.n	8014ec8 <RegionCommonChanVerifyDr+0xdc>
    }

    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8014e20:	2300      	movs	r3, #0
 8014e22:	73fb      	strb	r3, [r7, #15]
 8014e24:	2300      	movs	r3, #0
 8014e26:	73bb      	strb	r3, [r7, #14]
 8014e28:	e049      	b.n	8014ebe <RegionCommonChanVerifyDr+0xd2>
    {
        for( uint8_t j = 0; j < 16; j++ )
 8014e2a:	2300      	movs	r3, #0
 8014e2c:	737b      	strb	r3, [r7, #13]
 8014e2e:	e03d      	b.n	8014eac <RegionCommonChanVerifyDr+0xc0>
        {
            if( ( ( channelsMask[k] & ( 1 << j ) ) != 0 ) )
 8014e30:	7bbb      	ldrb	r3, [r7, #14]
 8014e32:	005b      	lsls	r3, r3, #1
 8014e34:	683a      	ldr	r2, [r7, #0]
 8014e36:	4413      	add	r3, r2
 8014e38:	881b      	ldrh	r3, [r3, #0]
 8014e3a:	461a      	mov	r2, r3
 8014e3c:	7b7b      	ldrb	r3, [r7, #13]
 8014e3e:	fa42 f303 	asr.w	r3, r2, r3
 8014e42:	f003 0301 	and.w	r3, r3, #1
 8014e46:	2b00      	cmp	r3, #0
 8014e48:	d02d      	beq.n	8014ea6 <RegionCommonChanVerifyDr+0xba>
            {// Check datarate validity for enabled channels
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8014e4a:	7bfa      	ldrb	r2, [r7, #15]
 8014e4c:	7b7b      	ldrb	r3, [r7, #13]
 8014e4e:	4413      	add	r3, r2
 8014e50:	461a      	mov	r2, r3
 8014e52:	4613      	mov	r3, r2
 8014e54:	005b      	lsls	r3, r3, #1
 8014e56:	4413      	add	r3, r2
 8014e58:	009b      	lsls	r3, r3, #2
 8014e5a:	461a      	mov	r2, r3
 8014e5c:	69fb      	ldr	r3, [r7, #28]
 8014e5e:	4413      	add	r3, r2
 8014e60:	7a1b      	ldrb	r3, [r3, #8]
 8014e62:	f343 0303 	sbfx	r3, r3, #0, #4
 8014e66:	b25b      	sxtb	r3, r3
 8014e68:	f003 030f 	and.w	r3, r3, #15
 8014e6c:	b259      	sxtb	r1, r3
                                                  ( channels[i + j].DrRange.Fields.Max & 0x0F ) ) == 1 )
 8014e6e:	7bfa      	ldrb	r2, [r7, #15]
 8014e70:	7b7b      	ldrb	r3, [r7, #13]
 8014e72:	4413      	add	r3, r2
 8014e74:	461a      	mov	r2, r3
 8014e76:	4613      	mov	r3, r2
 8014e78:	005b      	lsls	r3, r3, #1
 8014e7a:	4413      	add	r3, r2
 8014e7c:	009b      	lsls	r3, r3, #2
 8014e7e:	461a      	mov	r2, r3
 8014e80:	69fb      	ldr	r3, [r7, #28]
 8014e82:	4413      	add	r3, r2
 8014e84:	7a1b      	ldrb	r3, [r3, #8]
 8014e86:	f343 1303 	sbfx	r3, r3, #4, #4
 8014e8a:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( dr, ( channels[i + j].DrRange.Fields.Min & 0x0F ),
 8014e8c:	f003 030f 	and.w	r3, r3, #15
 8014e90:	b25a      	sxtb	r2, r3
 8014e92:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8014e96:	4618      	mov	r0, r3
 8014e98:	f000 f81a 	bl	8014ed0 <RegionCommonValueInRange>
 8014e9c:	4603      	mov	r3, r0
 8014e9e:	2b01      	cmp	r3, #1
 8014ea0:	d101      	bne.n	8014ea6 <RegionCommonChanVerifyDr+0xba>
                {
                    // At least 1 channel has been found we can return OK.
                    return true;
 8014ea2:	2301      	movs	r3, #1
 8014ea4:	e010      	b.n	8014ec8 <RegionCommonChanVerifyDr+0xdc>
        for( uint8_t j = 0; j < 16; j++ )
 8014ea6:	7b7b      	ldrb	r3, [r7, #13]
 8014ea8:	3301      	adds	r3, #1
 8014eaa:	737b      	strb	r3, [r7, #13]
 8014eac:	7b7b      	ldrb	r3, [r7, #13]
 8014eae:	2b0f      	cmp	r3, #15
 8014eb0:	d9be      	bls.n	8014e30 <RegionCommonChanVerifyDr+0x44>
    for( uint8_t i = 0, k = 0; i < nbChannels; i += 16, k++ )
 8014eb2:	7bfb      	ldrb	r3, [r7, #15]
 8014eb4:	3310      	adds	r3, #16
 8014eb6:	73fb      	strb	r3, [r7, #15]
 8014eb8:	7bbb      	ldrb	r3, [r7, #14]
 8014eba:	3301      	adds	r3, #1
 8014ebc:	73bb      	strb	r3, [r7, #14]
 8014ebe:	7bfa      	ldrb	r2, [r7, #15]
 8014ec0:	79fb      	ldrb	r3, [r7, #7]
 8014ec2:	429a      	cmp	r2, r3
 8014ec4:	d3b1      	bcc.n	8014e2a <RegionCommonChanVerifyDr+0x3e>
                }
            }
        }
    }
    return false;
 8014ec6:	2300      	movs	r3, #0
}
 8014ec8:	4618      	mov	r0, r3
 8014eca:	3710      	adds	r7, #16
 8014ecc:	46bd      	mov	sp, r7
 8014ece:	bd80      	pop	{r7, pc}

08014ed0 <RegionCommonValueInRange>:

uint8_t RegionCommonValueInRange( int8_t value, int8_t min, int8_t max )
{
 8014ed0:	b480      	push	{r7}
 8014ed2:	b083      	sub	sp, #12
 8014ed4:	af00      	add	r7, sp, #0
 8014ed6:	4603      	mov	r3, r0
 8014ed8:	71fb      	strb	r3, [r7, #7]
 8014eda:	460b      	mov	r3, r1
 8014edc:	71bb      	strb	r3, [r7, #6]
 8014ede:	4613      	mov	r3, r2
 8014ee0:	717b      	strb	r3, [r7, #5]
    if( ( value >= min ) && ( value <= max ) )
 8014ee2:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8014ee6:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8014eea:	429a      	cmp	r2, r3
 8014eec:	db07      	blt.n	8014efe <RegionCommonValueInRange+0x2e>
 8014eee:	f997 2007 	ldrsb.w	r2, [r7, #7]
 8014ef2:	f997 3005 	ldrsb.w	r3, [r7, #5]
 8014ef6:	429a      	cmp	r2, r3
 8014ef8:	dc01      	bgt.n	8014efe <RegionCommonValueInRange+0x2e>
    {
        return 1;
 8014efa:	2301      	movs	r3, #1
 8014efc:	e000      	b.n	8014f00 <RegionCommonValueInRange+0x30>
    }
    return 0;
 8014efe:	2300      	movs	r3, #0
}
 8014f00:	4618      	mov	r0, r3
 8014f02:	370c      	adds	r7, #12
 8014f04:	46bd      	mov	sp, r7
 8014f06:	bc80      	pop	{r7}
 8014f08:	4770      	bx	lr

08014f0a <RegionCommonChanDisable>:

bool RegionCommonChanDisable( uint16_t* channelsMask, uint8_t id, uint8_t maxChannels )
{
 8014f0a:	b480      	push	{r7}
 8014f0c:	b085      	sub	sp, #20
 8014f0e:	af00      	add	r7, sp, #0
 8014f10:	6078      	str	r0, [r7, #4]
 8014f12:	460b      	mov	r3, r1
 8014f14:	70fb      	strb	r3, [r7, #3]
 8014f16:	4613      	mov	r3, r2
 8014f18:	70bb      	strb	r3, [r7, #2]
    uint8_t index = id / 16;
 8014f1a:	78fb      	ldrb	r3, [r7, #3]
 8014f1c:	091b      	lsrs	r3, r3, #4
 8014f1e:	73fb      	strb	r3, [r7, #15]

    if( ( index > ( maxChannels / 16 ) ) || ( id >= maxChannels ) )
 8014f20:	78bb      	ldrb	r3, [r7, #2]
 8014f22:	091b      	lsrs	r3, r3, #4
 8014f24:	b2db      	uxtb	r3, r3
 8014f26:	7bfa      	ldrb	r2, [r7, #15]
 8014f28:	429a      	cmp	r2, r3
 8014f2a:	d803      	bhi.n	8014f34 <RegionCommonChanDisable+0x2a>
 8014f2c:	78fa      	ldrb	r2, [r7, #3]
 8014f2e:	78bb      	ldrb	r3, [r7, #2]
 8014f30:	429a      	cmp	r2, r3
 8014f32:	d301      	bcc.n	8014f38 <RegionCommonChanDisable+0x2e>
    {
        return false;
 8014f34:	2300      	movs	r3, #0
 8014f36:	e017      	b.n	8014f68 <RegionCommonChanDisable+0x5e>
    }

    // Deactivate channel
    channelsMask[index] &= ~( 1 << ( id % 16 ) );
 8014f38:	7bfb      	ldrb	r3, [r7, #15]
 8014f3a:	005b      	lsls	r3, r3, #1
 8014f3c:	687a      	ldr	r2, [r7, #4]
 8014f3e:	4413      	add	r3, r2
 8014f40:	881b      	ldrh	r3, [r3, #0]
 8014f42:	b21a      	sxth	r2, r3
 8014f44:	78fb      	ldrb	r3, [r7, #3]
 8014f46:	f003 030f 	and.w	r3, r3, #15
 8014f4a:	2101      	movs	r1, #1
 8014f4c:	fa01 f303 	lsl.w	r3, r1, r3
 8014f50:	b21b      	sxth	r3, r3
 8014f52:	43db      	mvns	r3, r3
 8014f54:	b21b      	sxth	r3, r3
 8014f56:	4013      	ands	r3, r2
 8014f58:	b219      	sxth	r1, r3
 8014f5a:	7bfb      	ldrb	r3, [r7, #15]
 8014f5c:	005b      	lsls	r3, r3, #1
 8014f5e:	687a      	ldr	r2, [r7, #4]
 8014f60:	4413      	add	r3, r2
 8014f62:	b28a      	uxth	r2, r1
 8014f64:	801a      	strh	r2, [r3, #0]

    return true;
 8014f66:	2301      	movs	r3, #1
}
 8014f68:	4618      	mov	r0, r3
 8014f6a:	3714      	adds	r7, #20
 8014f6c:	46bd      	mov	sp, r7
 8014f6e:	bc80      	pop	{r7}
 8014f70:	4770      	bx	lr

08014f72 <RegionCommonCountChannels>:

uint8_t RegionCommonCountChannels( uint16_t* channelsMask, uint8_t startIdx, uint8_t stopIdx )
{
 8014f72:	b580      	push	{r7, lr}
 8014f74:	b084      	sub	sp, #16
 8014f76:	af00      	add	r7, sp, #0
 8014f78:	6078      	str	r0, [r7, #4]
 8014f7a:	460b      	mov	r3, r1
 8014f7c:	70fb      	strb	r3, [r7, #3]
 8014f7e:	4613      	mov	r3, r2
 8014f80:	70bb      	strb	r3, [r7, #2]
    uint8_t nbChannels = 0;
 8014f82:	2300      	movs	r3, #0
 8014f84:	73fb      	strb	r3, [r7, #15]

    if( channelsMask == NULL )
 8014f86:	687b      	ldr	r3, [r7, #4]
 8014f88:	2b00      	cmp	r3, #0
 8014f8a:	d101      	bne.n	8014f90 <RegionCommonCountChannels+0x1e>
    {
        return 0;
 8014f8c:	2300      	movs	r3, #0
 8014f8e:	e018      	b.n	8014fc2 <RegionCommonCountChannels+0x50>
    }

    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8014f90:	78fb      	ldrb	r3, [r7, #3]
 8014f92:	73bb      	strb	r3, [r7, #14]
 8014f94:	e010      	b.n	8014fb8 <RegionCommonCountChannels+0x46>
    {
        nbChannels += CountChannels( channelsMask[i], 16 );
 8014f96:	7bbb      	ldrb	r3, [r7, #14]
 8014f98:	005b      	lsls	r3, r3, #1
 8014f9a:	687a      	ldr	r2, [r7, #4]
 8014f9c:	4413      	add	r3, r2
 8014f9e:	881b      	ldrh	r3, [r3, #0]
 8014fa0:	2110      	movs	r1, #16
 8014fa2:	4618      	mov	r0, r3
 8014fa4:	f7ff fed8 	bl	8014d58 <CountChannels>
 8014fa8:	4603      	mov	r3, r0
 8014faa:	461a      	mov	r2, r3
 8014fac:	7bfb      	ldrb	r3, [r7, #15]
 8014fae:	4413      	add	r3, r2
 8014fb0:	73fb      	strb	r3, [r7, #15]
    for( uint8_t i = startIdx; i < stopIdx; i++ )
 8014fb2:	7bbb      	ldrb	r3, [r7, #14]
 8014fb4:	3301      	adds	r3, #1
 8014fb6:	73bb      	strb	r3, [r7, #14]
 8014fb8:	7bba      	ldrb	r2, [r7, #14]
 8014fba:	78bb      	ldrb	r3, [r7, #2]
 8014fbc:	429a      	cmp	r2, r3
 8014fbe:	d3ea      	bcc.n	8014f96 <RegionCommonCountChannels+0x24>
    }

    return nbChannels;
 8014fc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8014fc2:	4618      	mov	r0, r3
 8014fc4:	3710      	adds	r7, #16
 8014fc6:	46bd      	mov	sp, r7
 8014fc8:	bd80      	pop	{r7, pc}

08014fca <RegionCommonChanMaskCopy>:

void RegionCommonChanMaskCopy( uint16_t* channelsMaskDest, uint16_t* channelsMaskSrc, uint8_t len )
{
 8014fca:	b480      	push	{r7}
 8014fcc:	b087      	sub	sp, #28
 8014fce:	af00      	add	r7, sp, #0
 8014fd0:	60f8      	str	r0, [r7, #12]
 8014fd2:	60b9      	str	r1, [r7, #8]
 8014fd4:	4613      	mov	r3, r2
 8014fd6:	71fb      	strb	r3, [r7, #7]
    if( ( channelsMaskDest != NULL ) && ( channelsMaskSrc != NULL ) )
 8014fd8:	68fb      	ldr	r3, [r7, #12]
 8014fda:	2b00      	cmp	r3, #0
 8014fdc:	d016      	beq.n	801500c <RegionCommonChanMaskCopy+0x42>
 8014fde:	68bb      	ldr	r3, [r7, #8]
 8014fe0:	2b00      	cmp	r3, #0
 8014fe2:	d013      	beq.n	801500c <RegionCommonChanMaskCopy+0x42>
    {
        for( uint8_t i = 0; i < len; i++ )
 8014fe4:	2300      	movs	r3, #0
 8014fe6:	75fb      	strb	r3, [r7, #23]
 8014fe8:	e00c      	b.n	8015004 <RegionCommonChanMaskCopy+0x3a>
        {
            channelsMaskDest[i] = channelsMaskSrc[i];
 8014fea:	7dfb      	ldrb	r3, [r7, #23]
 8014fec:	005b      	lsls	r3, r3, #1
 8014fee:	68ba      	ldr	r2, [r7, #8]
 8014ff0:	441a      	add	r2, r3
 8014ff2:	7dfb      	ldrb	r3, [r7, #23]
 8014ff4:	005b      	lsls	r3, r3, #1
 8014ff6:	68f9      	ldr	r1, [r7, #12]
 8014ff8:	440b      	add	r3, r1
 8014ffa:	8812      	ldrh	r2, [r2, #0]
 8014ffc:	801a      	strh	r2, [r3, #0]
        for( uint8_t i = 0; i < len; i++ )
 8014ffe:	7dfb      	ldrb	r3, [r7, #23]
 8015000:	3301      	adds	r3, #1
 8015002:	75fb      	strb	r3, [r7, #23]
 8015004:	7dfa      	ldrb	r2, [r7, #23]
 8015006:	79fb      	ldrb	r3, [r7, #7]
 8015008:	429a      	cmp	r2, r3
 801500a:	d3ee      	bcc.n	8014fea <RegionCommonChanMaskCopy+0x20>
        }
    }
}
 801500c:	bf00      	nop
 801500e:	371c      	adds	r7, #28
 8015010:	46bd      	mov	sp, r7
 8015012:	bc80      	pop	{r7}
 8015014:	4770      	bx	lr

08015016 <RegionCommonSetBandTxDone>:

void RegionCommonSetBandTxDone( Band_t* band, TimerTime_t lastTxAirTime, bool joined, SysTime_t elapsedTimeSinceStartup )
{
 8015016:	b082      	sub	sp, #8
 8015018:	b580      	push	{r7, lr}
 801501a:	b086      	sub	sp, #24
 801501c:	af00      	add	r7, sp, #0
 801501e:	60f8      	str	r0, [r7, #12]
 8015020:	60b9      	str	r1, [r7, #8]
 8015022:	627b      	str	r3, [r7, #36]	; 0x24
 8015024:	4613      	mov	r3, r2
 8015026:	71fb      	strb	r3, [r7, #7]
    // Get the band duty cycle. If not joined, the function either returns the join duty cycle
    // or the band duty cycle, whichever is more restrictive.
    uint16_t dutyCycle = GetDutyCycle( band, joined, elapsedTimeSinceStartup );
 8015028:	79f9      	ldrb	r1, [r7, #7]
 801502a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 801502e:	cb0c      	ldmia	r3, {r2, r3}
 8015030:	68f8      	ldr	r0, [r7, #12]
 8015032:	f7ff fdcf 	bl	8014bd4 <GetDutyCycle>
 8015036:	4603      	mov	r3, r0
 8015038:	82fb      	strh	r3, [r7, #22]

    // Reduce with transmission time
    if( band->TimeCredits > ( lastTxAirTime * dutyCycle ) )
 801503a:	68fb      	ldr	r3, [r7, #12]
 801503c:	689a      	ldr	r2, [r3, #8]
 801503e:	8afb      	ldrh	r3, [r7, #22]
 8015040:	68b9      	ldr	r1, [r7, #8]
 8015042:	fb01 f303 	mul.w	r3, r1, r3
 8015046:	429a      	cmp	r2, r3
 8015048:	d909      	bls.n	801505e <RegionCommonSetBandTxDone+0x48>
    {
        // Reduce time credits by the time of air
        band->TimeCredits -= ( lastTxAirTime * dutyCycle );
 801504a:	68fb      	ldr	r3, [r7, #12]
 801504c:	689a      	ldr	r2, [r3, #8]
 801504e:	8afb      	ldrh	r3, [r7, #22]
 8015050:	68b9      	ldr	r1, [r7, #8]
 8015052:	fb01 f303 	mul.w	r3, r1, r3
 8015056:	1ad2      	subs	r2, r2, r3
 8015058:	68fb      	ldr	r3, [r7, #12]
 801505a:	609a      	str	r2, [r3, #8]
    }
    else
    {
        band->TimeCredits = 0;
    }
}
 801505c:	e002      	b.n	8015064 <RegionCommonSetBandTxDone+0x4e>
        band->TimeCredits = 0;
 801505e:	68fb      	ldr	r3, [r7, #12]
 8015060:	2200      	movs	r2, #0
 8015062:	609a      	str	r2, [r3, #8]
}
 8015064:	bf00      	nop
 8015066:	3718      	adds	r7, #24
 8015068:	46bd      	mov	sp, r7
 801506a:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 801506e:	b002      	add	sp, #8
 8015070:	4770      	bx	lr

08015072 <RegionCommonUpdateBandTimeOff>:

TimerTime_t RegionCommonUpdateBandTimeOff( bool joined, Band_t* bands,
                                           uint8_t nbBands, bool dutyCycleEnabled,
                                           bool lastTxIsJoinRequest, SysTime_t elapsedTimeSinceStartup,
                                           TimerTime_t expectedTimeOnAir )
{
 8015072:	b5f0      	push	{r4, r5, r6, r7, lr}
 8015074:	b08d      	sub	sp, #52	; 0x34
 8015076:	af04      	add	r7, sp, #16
 8015078:	6039      	str	r1, [r7, #0]
 801507a:	4611      	mov	r1, r2
 801507c:	461a      	mov	r2, r3
 801507e:	4603      	mov	r3, r0
 8015080:	71fb      	strb	r3, [r7, #7]
 8015082:	460b      	mov	r3, r1
 8015084:	71bb      	strb	r3, [r7, #6]
 8015086:	4613      	mov	r3, r2
 8015088:	717b      	strb	r3, [r7, #5]
    TimerTime_t minTimeToWait = TIMERTIME_T_MAX;
 801508a:	f04f 33ff 	mov.w	r3, #4294967295
 801508e:	61fb      	str	r3, [r7, #28]
    TimerTime_t currentTime = TimerGetCurrentTime( );
 8015090:	f004 fbbc 	bl	801980c <UTIL_TIMER_GetCurrentTime>
 8015094:	6178      	str	r0, [r7, #20]
    TimerTime_t creditCosts = 0;
 8015096:	2300      	movs	r3, #0
 8015098:	613b      	str	r3, [r7, #16]
    uint16_t dutyCycle = 1;
 801509a:	2301      	movs	r3, #1
 801509c:	81fb      	strh	r3, [r7, #14]
    uint8_t validBands = 0;
 801509e:	2300      	movs	r3, #0
 80150a0:	76fb      	strb	r3, [r7, #27]

    for( uint8_t i = 0; i < nbBands; i++ )
 80150a2:	2300      	movs	r3, #0
 80150a4:	76bb      	strb	r3, [r7, #26]
 80150a6:	e06c      	b.n	8015182 <RegionCommonUpdateBandTimeOff+0x110>
    {
        // Synchronization of bands and credits
        dutyCycle = UpdateTimeCredits( &bands[i], joined, dutyCycleEnabled,
 80150a8:	7eba      	ldrb	r2, [r7, #26]
 80150aa:	4613      	mov	r3, r2
 80150ac:	009b      	lsls	r3, r3, #2
 80150ae:	4413      	add	r3, r2
 80150b0:	009b      	lsls	r3, r3, #2
 80150b2:	461a      	mov	r2, r3
 80150b4:	683b      	ldr	r3, [r7, #0]
 80150b6:	189c      	adds	r4, r3, r2
 80150b8:	f897 6038 	ldrb.w	r6, [r7, #56]	; 0x38
 80150bc:	797a      	ldrb	r2, [r7, #5]
 80150be:	79fd      	ldrb	r5, [r7, #7]
 80150c0:	697b      	ldr	r3, [r7, #20]
 80150c2:	9302      	str	r3, [sp, #8]
 80150c4:	46ec      	mov	ip, sp
 80150c6:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80150ca:	e893 0003 	ldmia.w	r3, {r0, r1}
 80150ce:	e88c 0003 	stmia.w	ip, {r0, r1}
 80150d2:	4633      	mov	r3, r6
 80150d4:	4629      	mov	r1, r5
 80150d6:	4620      	mov	r0, r4
 80150d8:	f7ff fdea 	bl	8014cb0 <UpdateTimeCredits>
 80150dc:	4603      	mov	r3, r0
 80150de:	81fb      	strh	r3, [r7, #14]
                                       lastTxIsJoinRequest, elapsedTimeSinceStartup,
                                       currentTime );

        // Calculate the credit costs for the next transmission
        // with the duty cycle and the expected time on air
        creditCosts = expectedTimeOnAir * dutyCycle;
 80150e0:	89fa      	ldrh	r2, [r7, #14]
 80150e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80150e4:	fb02 f303 	mul.w	r3, r2, r3
 80150e8:	613b      	str	r3, [r7, #16]

        // Check if the band is ready for transmission. Its ready,
        // when the duty cycle is off, or the TimeCredits of the band
        // is higher than the credit costs for the transmission.
        if( ( bands[i].TimeCredits > creditCosts ) ||
 80150ea:	7eba      	ldrb	r2, [r7, #26]
 80150ec:	4613      	mov	r3, r2
 80150ee:	009b      	lsls	r3, r3, #2
 80150f0:	4413      	add	r3, r2
 80150f2:	009b      	lsls	r3, r3, #2
 80150f4:	461a      	mov	r2, r3
 80150f6:	683b      	ldr	r3, [r7, #0]
 80150f8:	4413      	add	r3, r2
 80150fa:	689b      	ldr	r3, [r3, #8]
 80150fc:	693a      	ldr	r2, [r7, #16]
 80150fe:	429a      	cmp	r2, r3
 8015100:	d305      	bcc.n	801510e <RegionCommonUpdateBandTimeOff+0x9c>
            ( dutyCycleEnabled == false ) )
 8015102:	797b      	ldrb	r3, [r7, #5]
 8015104:	f083 0301 	eor.w	r3, r3, #1
 8015108:	b2db      	uxtb	r3, r3
        if( ( bands[i].TimeCredits > creditCosts ) ||
 801510a:	2b00      	cmp	r3, #0
 801510c:	d00d      	beq.n	801512a <RegionCommonUpdateBandTimeOff+0xb8>
        {
            bands[i].ReadyForTransmission = true;
 801510e:	7eba      	ldrb	r2, [r7, #26]
 8015110:	4613      	mov	r3, r2
 8015112:	009b      	lsls	r3, r3, #2
 8015114:	4413      	add	r3, r2
 8015116:	009b      	lsls	r3, r3, #2
 8015118:	461a      	mov	r2, r3
 801511a:	683b      	ldr	r3, [r7, #0]
 801511c:	4413      	add	r3, r2
 801511e:	2201      	movs	r2, #1
 8015120:	741a      	strb	r2, [r3, #16]
            // This band is a potential candidate for an
            // upcoming transmission, so increase the counter.
            validBands++;
 8015122:	7efb      	ldrb	r3, [r7, #27]
 8015124:	3301      	adds	r3, #1
 8015126:	76fb      	strb	r3, [r7, #27]
 8015128:	e028      	b.n	801517c <RegionCommonUpdateBandTimeOff+0x10a>
        }
        else
        {
            // In this case, the band has not enough credits
            // for the next transmission.
            bands[i].ReadyForTransmission = false;
 801512a:	7eba      	ldrb	r2, [r7, #26]
 801512c:	4613      	mov	r3, r2
 801512e:	009b      	lsls	r3, r3, #2
 8015130:	4413      	add	r3, r2
 8015132:	009b      	lsls	r3, r3, #2
 8015134:	461a      	mov	r2, r3
 8015136:	683b      	ldr	r3, [r7, #0]
 8015138:	4413      	add	r3, r2
 801513a:	2200      	movs	r2, #0
 801513c:	741a      	strb	r2, [r3, #16]

            if( bands[i].MaxTimeCredits > creditCosts )
 801513e:	7eba      	ldrb	r2, [r7, #26]
 8015140:	4613      	mov	r3, r2
 8015142:	009b      	lsls	r3, r3, #2
 8015144:	4413      	add	r3, r2
 8015146:	009b      	lsls	r3, r3, #2
 8015148:	461a      	mov	r2, r3
 801514a:	683b      	ldr	r3, [r7, #0]
 801514c:	4413      	add	r3, r2
 801514e:	68db      	ldr	r3, [r3, #12]
 8015150:	693a      	ldr	r2, [r7, #16]
 8015152:	429a      	cmp	r2, r3
 8015154:	d212      	bcs.n	801517c <RegionCommonUpdateBandTimeOff+0x10a>
                // The band can only be taken into account, if the maximum credits
                // of the band are higher than the credit costs.
                // We calculate the minTimeToWait among the bands which are not
                // ready for transmission and which are potentially available
                // for a transmission in the future.
                minTimeToWait = MIN( minTimeToWait, ( creditCosts - bands[i].TimeCredits ) );
 8015156:	7eba      	ldrb	r2, [r7, #26]
 8015158:	4613      	mov	r3, r2
 801515a:	009b      	lsls	r3, r3, #2
 801515c:	4413      	add	r3, r2
 801515e:	009b      	lsls	r3, r3, #2
 8015160:	461a      	mov	r2, r3
 8015162:	683b      	ldr	r3, [r7, #0]
 8015164:	4413      	add	r3, r2
 8015166:	689b      	ldr	r3, [r3, #8]
 8015168:	693a      	ldr	r2, [r7, #16]
 801516a:	1ad3      	subs	r3, r2, r3
 801516c:	69fa      	ldr	r2, [r7, #28]
 801516e:	4293      	cmp	r3, r2
 8015170:	bf28      	it	cs
 8015172:	4613      	movcs	r3, r2
 8015174:	61fb      	str	r3, [r7, #28]
                // This band is a potential candidate for an
                // upcoming transmission (even if its time credits are not enough
                // at the moment), so increase the counter.
                validBands++;
 8015176:	7efb      	ldrb	r3, [r7, #27]
 8015178:	3301      	adds	r3, #1
 801517a:	76fb      	strb	r3, [r7, #27]
    for( uint8_t i = 0; i < nbBands; i++ )
 801517c:	7ebb      	ldrb	r3, [r7, #26]
 801517e:	3301      	adds	r3, #1
 8015180:	76bb      	strb	r3, [r7, #26]
 8015182:	7eba      	ldrb	r2, [r7, #26]
 8015184:	79bb      	ldrb	r3, [r7, #6]
 8015186:	429a      	cmp	r2, r3
 8015188:	d38e      	bcc.n	80150a8 <RegionCommonUpdateBandTimeOff+0x36>
            }
        }
    }


    if( validBands == 0 )
 801518a:	7efb      	ldrb	r3, [r7, #27]
 801518c:	2b00      	cmp	r3, #0
 801518e:	d102      	bne.n	8015196 <RegionCommonUpdateBandTimeOff+0x124>
    {
        // There is no valid band available to handle a transmission
        // in the given DUTY_CYCLE_TIME_PERIOD.
        return TIMERTIME_T_MAX;
 8015190:	f04f 33ff 	mov.w	r3, #4294967295
 8015194:	e000      	b.n	8015198 <RegionCommonUpdateBandTimeOff+0x126>
    }
    return minTimeToWait;
 8015196:	69fb      	ldr	r3, [r7, #28]
}
 8015198:	4618      	mov	r0, r3
 801519a:	3724      	adds	r7, #36	; 0x24
 801519c:	46bd      	mov	sp, r7
 801519e:	bdf0      	pop	{r4, r5, r6, r7, pc}

080151a0 <RegionCommonParseLinkAdrReq>:

uint8_t RegionCommonParseLinkAdrReq( uint8_t* payload, RegionCommonLinkAdrParams_t* linkAdrParams )
{
 80151a0:	b480      	push	{r7}
 80151a2:	b085      	sub	sp, #20
 80151a4:	af00      	add	r7, sp, #0
 80151a6:	6078      	str	r0, [r7, #4]
 80151a8:	6039      	str	r1, [r7, #0]
    uint8_t retIndex = 0;
 80151aa:	2300      	movs	r3, #0
 80151ac:	73fb      	strb	r3, [r7, #15]

    if( payload[0] == SRV_MAC_LINK_ADR_REQ )
 80151ae:	687b      	ldr	r3, [r7, #4]
 80151b0:	781b      	ldrb	r3, [r3, #0]
 80151b2:	2b03      	cmp	r3, #3
 80151b4:	d13f      	bne.n	8015236 <RegionCommonParseLinkAdrReq+0x96>
    {
        // Parse datarate and tx power
        linkAdrParams->Datarate = payload[1];
 80151b6:	687b      	ldr	r3, [r7, #4]
 80151b8:	3301      	adds	r3, #1
 80151ba:	781b      	ldrb	r3, [r3, #0]
 80151bc:	b25a      	sxtb	r2, r3
 80151be:	683b      	ldr	r3, [r7, #0]
 80151c0:	705a      	strb	r2, [r3, #1]
        linkAdrParams->TxPower = linkAdrParams->Datarate & 0x0F;
 80151c2:	683b      	ldr	r3, [r7, #0]
 80151c4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80151c8:	f003 030f 	and.w	r3, r3, #15
 80151cc:	b25a      	sxtb	r2, r3
 80151ce:	683b      	ldr	r3, [r7, #0]
 80151d0:	709a      	strb	r2, [r3, #2]
        linkAdrParams->Datarate = ( linkAdrParams->Datarate >> 4 ) & 0x0F;
 80151d2:	683b      	ldr	r3, [r7, #0]
 80151d4:	f993 3001 	ldrsb.w	r3, [r3, #1]
 80151d8:	b2db      	uxtb	r3, r3
 80151da:	091b      	lsrs	r3, r3, #4
 80151dc:	b2db      	uxtb	r3, r3
 80151de:	b25a      	sxtb	r2, r3
 80151e0:	683b      	ldr	r3, [r7, #0]
 80151e2:	705a      	strb	r2, [r3, #1]
        // Parse ChMask
        linkAdrParams->ChMask = ( uint16_t )payload[2];
 80151e4:	687b      	ldr	r3, [r7, #4]
 80151e6:	3302      	adds	r3, #2
 80151e8:	781b      	ldrb	r3, [r3, #0]
 80151ea:	b29a      	uxth	r2, r3
 80151ec:	683b      	ldr	r3, [r7, #0]
 80151ee:	809a      	strh	r2, [r3, #4]
        linkAdrParams->ChMask |= ( uint16_t )payload[3] << 8;
 80151f0:	683b      	ldr	r3, [r7, #0]
 80151f2:	889b      	ldrh	r3, [r3, #4]
 80151f4:	b21a      	sxth	r2, r3
 80151f6:	687b      	ldr	r3, [r7, #4]
 80151f8:	3303      	adds	r3, #3
 80151fa:	781b      	ldrb	r3, [r3, #0]
 80151fc:	021b      	lsls	r3, r3, #8
 80151fe:	b21b      	sxth	r3, r3
 8015200:	4313      	orrs	r3, r2
 8015202:	b21b      	sxth	r3, r3
 8015204:	b29a      	uxth	r2, r3
 8015206:	683b      	ldr	r3, [r7, #0]
 8015208:	809a      	strh	r2, [r3, #4]
        // Parse ChMaskCtrl and nbRep
        linkAdrParams->NbRep = payload[4];
 801520a:	687b      	ldr	r3, [r7, #4]
 801520c:	791a      	ldrb	r2, [r3, #4]
 801520e:	683b      	ldr	r3, [r7, #0]
 8015210:	701a      	strb	r2, [r3, #0]
        linkAdrParams->ChMaskCtrl = ( linkAdrParams->NbRep >> 4 ) & 0x07;
 8015212:	683b      	ldr	r3, [r7, #0]
 8015214:	781b      	ldrb	r3, [r3, #0]
 8015216:	091b      	lsrs	r3, r3, #4
 8015218:	b2db      	uxtb	r3, r3
 801521a:	f003 0307 	and.w	r3, r3, #7
 801521e:	b2da      	uxtb	r2, r3
 8015220:	683b      	ldr	r3, [r7, #0]
 8015222:	70da      	strb	r2, [r3, #3]
        linkAdrParams->NbRep &= 0x0F;
 8015224:	683b      	ldr	r3, [r7, #0]
 8015226:	781b      	ldrb	r3, [r3, #0]
 8015228:	f003 030f 	and.w	r3, r3, #15
 801522c:	b2da      	uxtb	r2, r3
 801522e:	683b      	ldr	r3, [r7, #0]
 8015230:	701a      	strb	r2, [r3, #0]

        // LinkAdrReq has 4 bytes length + 1 byte CMD
        retIndex = 5;
 8015232:	2305      	movs	r3, #5
 8015234:	73fb      	strb	r3, [r7, #15]
    }
    return retIndex;
 8015236:	7bfb      	ldrb	r3, [r7, #15]
}
 8015238:	4618      	mov	r0, r3
 801523a:	3714      	adds	r7, #20
 801523c:	46bd      	mov	sp, r7
 801523e:	bc80      	pop	{r7}
 8015240:	4770      	bx	lr

08015242 <RegionCommonLinkAdrReqVerifyParams>:

uint8_t RegionCommonLinkAdrReqVerifyParams( RegionCommonLinkAdrReqVerifyParams_t* verifyParams, int8_t* dr, int8_t* txPow, uint8_t* nbRep )
{
 8015242:	b5b0      	push	{r4, r5, r7, lr}
 8015244:	b088      	sub	sp, #32
 8015246:	af02      	add	r7, sp, #8
 8015248:	60f8      	str	r0, [r7, #12]
 801524a:	60b9      	str	r1, [r7, #8]
 801524c:	607a      	str	r2, [r7, #4]
 801524e:	603b      	str	r3, [r7, #0]
    uint8_t status = verifyParams->Status;
 8015250:	68fb      	ldr	r3, [r7, #12]
 8015252:	791b      	ldrb	r3, [r3, #4]
 8015254:	75fb      	strb	r3, [r7, #23]
    int8_t datarate = verifyParams->Datarate;
 8015256:	68fb      	ldr	r3, [r7, #12]
 8015258:	799b      	ldrb	r3, [r3, #6]
 801525a:	75bb      	strb	r3, [r7, #22]
    int8_t txPower = verifyParams->TxPower;
 801525c:	68fb      	ldr	r3, [r7, #12]
 801525e:	79db      	ldrb	r3, [r3, #7]
 8015260:	757b      	strb	r3, [r7, #21]
    int8_t nbRepetitions = verifyParams->NbRep;
 8015262:	68fb      	ldr	r3, [r7, #12]
 8015264:	7a1b      	ldrb	r3, [r3, #8]
 8015266:	753b      	strb	r3, [r7, #20]

    // Handle the case when ADR is off.
    if( verifyParams->AdrEnabled == false )
 8015268:	68fb      	ldr	r3, [r7, #12]
 801526a:	795b      	ldrb	r3, [r3, #5]
 801526c:	f083 0301 	eor.w	r3, r3, #1
 8015270:	b2db      	uxtb	r3, r3
 8015272:	2b00      	cmp	r3, #0
 8015274:	d008      	beq.n	8015288 <RegionCommonLinkAdrReqVerifyParams+0x46>
    {
        // When ADR is off, we are allowed to change the channels mask
        nbRepetitions = verifyParams->CurrentNbRep;
 8015276:	68fb      	ldr	r3, [r7, #12]
 8015278:	7adb      	ldrb	r3, [r3, #11]
 801527a:	753b      	strb	r3, [r7, #20]
        datarate =  verifyParams->CurrentDatarate;
 801527c:	68fb      	ldr	r3, [r7, #12]
 801527e:	7a5b      	ldrb	r3, [r3, #9]
 8015280:	75bb      	strb	r3, [r7, #22]
        txPower =  verifyParams->CurrentTxPower;
 8015282:	68fb      	ldr	r3, [r7, #12]
 8015284:	7a9b      	ldrb	r3, [r3, #10]
 8015286:	757b      	strb	r3, [r7, #21]
    }

    if( status != 0 )
 8015288:	7dfb      	ldrb	r3, [r7, #23]
 801528a:	2b00      	cmp	r3, #0
 801528c:	d03a      	beq.n	8015304 <RegionCommonLinkAdrReqVerifyParams+0xc2>
    {
        // Verify datarate. The variable phyParam. Value contains the minimum allowed datarate.
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 801528e:	68fb      	ldr	r3, [r7, #12]
 8015290:	7b18      	ldrb	r0, [r3, #12]
 8015292:	68fb      	ldr	r3, [r7, #12]
 8015294:	6919      	ldr	r1, [r3, #16]
 8015296:	68fb      	ldr	r3, [r7, #12]
 8015298:	f993 5014 	ldrsb.w	r5, [r3, #20]
 801529c:	68fb      	ldr	r3, [r7, #12]
 801529e:	f993 3015 	ldrsb.w	r3, [r3, #21]
 80152a2:	68fa      	ldr	r2, [r7, #12]
 80152a4:	6992      	ldr	r2, [r2, #24]
 80152a6:	f997 4016 	ldrsb.w	r4, [r7, #22]
 80152aa:	9201      	str	r2, [sp, #4]
 80152ac:	9300      	str	r3, [sp, #0]
 80152ae:	462b      	mov	r3, r5
 80152b0:	4622      	mov	r2, r4
 80152b2:	f7ff fd9b 	bl	8014dec <RegionCommonChanVerifyDr>
 80152b6:	4603      	mov	r3, r0
                                      verifyParams->MinDatarate, verifyParams->MaxDatarate, verifyParams->Channels  ) == false )
 80152b8:	f083 0301 	eor.w	r3, r3, #1
 80152bc:	b2db      	uxtb	r3, r3
        if( RegionCommonChanVerifyDr( verifyParams->NbChannels, verifyParams->ChannelsMask, datarate,
 80152be:	2b00      	cmp	r3, #0
 80152c0:	d003      	beq.n	80152ca <RegionCommonLinkAdrReqVerifyParams+0x88>
        {
            status &= 0xFD; // Datarate KO
 80152c2:	7dfb      	ldrb	r3, [r7, #23]
 80152c4:	f023 0302 	bic.w	r3, r3, #2
 80152c8:	75fb      	strb	r3, [r7, #23]
        }

        // Verify tx power
        if( RegionCommonValueInRange( txPower, verifyParams->MaxTxPower, verifyParams->MinTxPower ) == 0 )
 80152ca:	68fb      	ldr	r3, [r7, #12]
 80152cc:	f993 101d 	ldrsb.w	r1, [r3, #29]
 80152d0:	68fb      	ldr	r3, [r7, #12]
 80152d2:	f993 201c 	ldrsb.w	r2, [r3, #28]
 80152d6:	f997 3015 	ldrsb.w	r3, [r7, #21]
 80152da:	4618      	mov	r0, r3
 80152dc:	f7ff fdf8 	bl	8014ed0 <RegionCommonValueInRange>
 80152e0:	4603      	mov	r3, r0
 80152e2:	2b00      	cmp	r3, #0
 80152e4:	d10e      	bne.n	8015304 <RegionCommonLinkAdrReqVerifyParams+0xc2>
        {
            // Verify if the maximum TX power is exceeded
            if( verifyParams->MaxTxPower > txPower )
 80152e6:	68fb      	ldr	r3, [r7, #12]
 80152e8:	f993 301d 	ldrsb.w	r3, [r3, #29]
 80152ec:	f997 2015 	ldrsb.w	r2, [r7, #21]
 80152f0:	429a      	cmp	r2, r3
 80152f2:	da03      	bge.n	80152fc <RegionCommonLinkAdrReqVerifyParams+0xba>
            { // Apply maximum TX power. Accept TX power.
                txPower = verifyParams->MaxTxPower;
 80152f4:	68fb      	ldr	r3, [r7, #12]
 80152f6:	7f5b      	ldrb	r3, [r3, #29]
 80152f8:	757b      	strb	r3, [r7, #21]
 80152fa:	e003      	b.n	8015304 <RegionCommonLinkAdrReqVerifyParams+0xc2>
            }
            else
            {
                status &= 0xFB; // TxPower KO
 80152fc:	7dfb      	ldrb	r3, [r7, #23]
 80152fe:	f023 0304 	bic.w	r3, r3, #4
 8015302:	75fb      	strb	r3, [r7, #23]
            }
        }
    }

    // If the status is ok, verify the NbRep
    if( status == 0x07 )
 8015304:	7dfb      	ldrb	r3, [r7, #23]
 8015306:	2b07      	cmp	r3, #7
 8015308:	d105      	bne.n	8015316 <RegionCommonLinkAdrReqVerifyParams+0xd4>
    {
        if( nbRepetitions == 0 )
 801530a:	f997 3014 	ldrsb.w	r3, [r7, #20]
 801530e:	2b00      	cmp	r3, #0
 8015310:	d101      	bne.n	8015316 <RegionCommonLinkAdrReqVerifyParams+0xd4>
        { // Restore the default value according to the LoRaWAN specification
            nbRepetitions = 1;
 8015312:	2301      	movs	r3, #1
 8015314:	753b      	strb	r3, [r7, #20]
        }
    }

    // Apply changes
    *dr = datarate;
 8015316:	68bb      	ldr	r3, [r7, #8]
 8015318:	7dba      	ldrb	r2, [r7, #22]
 801531a:	701a      	strb	r2, [r3, #0]
    *txPow = txPower;
 801531c:	687b      	ldr	r3, [r7, #4]
 801531e:	7d7a      	ldrb	r2, [r7, #21]
 8015320:	701a      	strb	r2, [r3, #0]
    *nbRep = nbRepetitions;
 8015322:	7d3a      	ldrb	r2, [r7, #20]
 8015324:	683b      	ldr	r3, [r7, #0]
 8015326:	701a      	strb	r2, [r3, #0]

    return status;
 8015328:	7dfb      	ldrb	r3, [r7, #23]
}
 801532a:	4618      	mov	r0, r3
 801532c:	3718      	adds	r7, #24
 801532e:	46bd      	mov	sp, r7
 8015330:	bdb0      	pop	{r4, r5, r7, pc}
	...

08015334 <RegionCommonComputeSymbolTimeLoRa>:

/* ST_WORKAROUND_BEGIN: remove float/double */
uint32_t RegionCommonComputeSymbolTimeLoRa( uint8_t phyDr, uint32_t bandwidth )
{
 8015334:	b480      	push	{r7}
 8015336:	b083      	sub	sp, #12
 8015338:	af00      	add	r7, sp, #0
 801533a:	4603      	mov	r3, r0
 801533c:	6039      	str	r1, [r7, #0]
 801533e:	71fb      	strb	r3, [r7, #7]
    return (1000000000UL/bandwidth) * (1 << phyDr);
 8015340:	4a05      	ldr	r2, [pc, #20]	; (8015358 <RegionCommonComputeSymbolTimeLoRa+0x24>)
 8015342:	683b      	ldr	r3, [r7, #0]
 8015344:	fbb2 f2f3 	udiv	r2, r2, r3
 8015348:	79fb      	ldrb	r3, [r7, #7]
 801534a:	fa02 f303 	lsl.w	r3, r2, r3
}
 801534e:	4618      	mov	r0, r3
 8015350:	370c      	adds	r7, #12
 8015352:	46bd      	mov	sp, r7
 8015354:	bc80      	pop	{r7}
 8015356:	4770      	bx	lr
 8015358:	3b9aca00 	.word	0x3b9aca00

0801535c <RegionCommonComputeSymbolTimeFsk>:

uint32_t RegionCommonComputeSymbolTimeFsk( uint8_t phyDr )
{
 801535c:	b480      	push	{r7}
 801535e:	b083      	sub	sp, #12
 8015360:	af00      	add	r7, sp, #0
 8015362:	4603      	mov	r3, r0
 8015364:	71fb      	strb	r3, [r7, #7]
    // ((8 * 1000000) / 50);
    return 160000UL;
 8015366:	4b03      	ldr	r3, [pc, #12]	; (8015374 <RegionCommonComputeSymbolTimeFsk+0x18>)
}
 8015368:	4618      	mov	r0, r3
 801536a:	370c      	adds	r7, #12
 801536c:	46bd      	mov	sp, r7
 801536e:	bc80      	pop	{r7}
 8015370:	4770      	bx	lr
 8015372:	bf00      	nop
 8015374:	00027100 	.word	0x00027100

08015378 <RegionCommonComputeRxWindowParameters>:

void RegionCommonComputeRxWindowParameters( uint32_t tSymbol, uint8_t minRxSymbols, uint32_t rxError, uint32_t wakeUpTime, uint32_t* windowTimeout, int32_t* windowOffset )
{
 8015378:	b480      	push	{r7}
 801537a:	b085      	sub	sp, #20
 801537c:	af00      	add	r7, sp, #0
 801537e:	60f8      	str	r0, [r7, #12]
 8015380:	607a      	str	r2, [r7, #4]
 8015382:	603b      	str	r3, [r7, #0]
 8015384:	460b      	mov	r3, r1
 8015386:	72fb      	strb	r3, [r7, #11]
  *windowTimeout = MAX( (uint32_t)2 * minRxSymbols - 8 + DIVC(2 * rxError * 1000000UL, tSymbol ), minRxSymbols);
 8015388:	7afa      	ldrb	r2, [r7, #11]
 801538a:	7afb      	ldrb	r3, [r7, #11]
 801538c:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8015390:	3b04      	subs	r3, #4
 8015392:	0059      	lsls	r1, r3, #1
 8015394:	687b      	ldr	r3, [r7, #4]
 8015396:	4817      	ldr	r0, [pc, #92]	; (80153f4 <RegionCommonComputeRxWindowParameters+0x7c>)
 8015398:	fb00 f003 	mul.w	r0, r0, r3
 801539c:	68fb      	ldr	r3, [r7, #12]
 801539e:	4403      	add	r3, r0
 80153a0:	1e58      	subs	r0, r3, #1
 80153a2:	68fb      	ldr	r3, [r7, #12]
 80153a4:	fbb0 f3f3 	udiv	r3, r0, r3
 80153a8:	440b      	add	r3, r1
 80153aa:	429a      	cmp	r2, r3
 80153ac:	bf38      	it	cc
 80153ae:	461a      	movcc	r2, r3
 80153b0:	69bb      	ldr	r3, [r7, #24]
 80153b2:	601a      	str	r2, [r3, #0]
  *windowOffset = DIVC((int32_t)(4 * tSymbol - ((*windowTimeout * tSymbol) >> 1)), 1000000L) - 1 - wakeUpTime;
 80153b4:	68fb      	ldr	r3, [r7, #12]
 80153b6:	009a      	lsls	r2, r3, #2
 80153b8:	69bb      	ldr	r3, [r7, #24]
 80153ba:	681b      	ldr	r3, [r3, #0]
 80153bc:	68f9      	ldr	r1, [r7, #12]
 80153be:	fb01 f303 	mul.w	r3, r1, r3
 80153c2:	085b      	lsrs	r3, r3, #1
 80153c4:	1ad3      	subs	r3, r2, r3
 80153c6:	f503 2374 	add.w	r3, r3, #999424	; 0xf4000
 80153ca:	f203 233f 	addw	r3, r3, #575	; 0x23f
 80153ce:	4a0a      	ldr	r2, [pc, #40]	; (80153f8 <RegionCommonComputeRxWindowParameters+0x80>)
 80153d0:	fb82 1203 	smull	r1, r2, r2, r3
 80153d4:	1492      	asrs	r2, r2, #18
 80153d6:	17db      	asrs	r3, r3, #31
 80153d8:	1ad3      	subs	r3, r2, r3
 80153da:	461a      	mov	r2, r3
 80153dc:	683b      	ldr	r3, [r7, #0]
 80153de:	1ad3      	subs	r3, r2, r3
 80153e0:	3b01      	subs	r3, #1
 80153e2:	461a      	mov	r2, r3
 80153e4:	69fb      	ldr	r3, [r7, #28]
 80153e6:	601a      	str	r2, [r3, #0]
}
 80153e8:	bf00      	nop
 80153ea:	3714      	adds	r7, #20
 80153ec:	46bd      	mov	sp, r7
 80153ee:	bc80      	pop	{r7}
 80153f0:	4770      	bx	lr
 80153f2:	bf00      	nop
 80153f4:	001e8480 	.word	0x001e8480
 80153f8:	431bde83 	.word	0x431bde83

080153fc <RegionCommonComputeTxPower>:
/* ST_WORKAROUND_END */

int8_t RegionCommonComputeTxPower( int8_t txPowerIndex, float maxEirp, float antennaGain )
{
 80153fc:	b580      	push	{r7, lr}
 80153fe:	b086      	sub	sp, #24
 8015400:	af00      	add	r7, sp, #0
 8015402:	4603      	mov	r3, r0
 8015404:	60b9      	str	r1, [r7, #8]
 8015406:	607a      	str	r2, [r7, #4]
 8015408:	73fb      	strb	r3, [r7, #15]
    int8_t phyTxPower = 0;
 801540a:	2300      	movs	r3, #0
 801540c:	75fb      	strb	r3, [r7, #23]

    phyTxPower = ( int8_t )floor( ( maxEirp - ( txPowerIndex * 2U ) ) - antennaGain );
 801540e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8015412:	005b      	lsls	r3, r3, #1
 8015414:	4618      	mov	r0, r3
 8015416:	f7eb f9d9 	bl	80007cc <__aeabi_ui2f>
 801541a:	4603      	mov	r3, r0
 801541c:	4619      	mov	r1, r3
 801541e:	68b8      	ldr	r0, [r7, #8]
 8015420:	f7eb f922 	bl	8000668 <__aeabi_fsub>
 8015424:	4603      	mov	r3, r0
 8015426:	6879      	ldr	r1, [r7, #4]
 8015428:	4618      	mov	r0, r3
 801542a:	f7eb f91d 	bl	8000668 <__aeabi_fsub>
 801542e:	4603      	mov	r3, r0
 8015430:	4618      	mov	r0, r3
 8015432:	f7eb f80d 	bl	8000450 <__aeabi_f2d>
 8015436:	4602      	mov	r2, r0
 8015438:	460b      	mov	r3, r1
 801543a:	4610      	mov	r0, r2
 801543c:	4619      	mov	r1, r3
 801543e:	f004 fd3f 	bl	8019ec0 <floor>
 8015442:	4602      	mov	r2, r0
 8015444:	460b      	mov	r3, r1
 8015446:	4610      	mov	r0, r2
 8015448:	4619      	mov	r1, r3
 801544a:	f7eb f8e1 	bl	8000610 <__aeabi_d2iz>
 801544e:	4603      	mov	r3, r0
 8015450:	75fb      	strb	r3, [r7, #23]

    return phyTxPower;
 8015452:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 8015456:	4618      	mov	r0, r3
 8015458:	3718      	adds	r7, #24
 801545a:	46bd      	mov	sp, r7
 801545c:	bd80      	pop	{r7, pc}

0801545e <RegionCommonCountNbOfEnabledChannels>:
    MW_LOG(TS_ON, VLEVEL_M, "RX_BC on freq %d Hz at DR %d\r\n", rxBeaconSetupParams->Frequency, rxBeaconSetupParams->BeaconDatarate );
}

void RegionCommonCountNbOfEnabledChannels( RegionCommonCountNbOfEnabledChannelsParams_t* countNbOfEnabledChannelsParams,
                                           uint8_t* enabledChannels, uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels )
{
 801545e:	b590      	push	{r4, r7, lr}
 8015460:	b087      	sub	sp, #28
 8015462:	af00      	add	r7, sp, #0
 8015464:	60f8      	str	r0, [r7, #12]
 8015466:	60b9      	str	r1, [r7, #8]
 8015468:	607a      	str	r2, [r7, #4]
 801546a:	603b      	str	r3, [r7, #0]
    uint8_t nbChannelCount = 0;
 801546c:	2300      	movs	r3, #0
 801546e:	75fb      	strb	r3, [r7, #23]
    uint8_t nbRestrictedChannelsCount = 0;
 8015470:	2300      	movs	r3, #0
 8015472:	75bb      	strb	r3, [r7, #22]

    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 8015474:	2300      	movs	r3, #0
 8015476:	757b      	strb	r3, [r7, #21]
 8015478:	2300      	movs	r3, #0
 801547a:	753b      	strb	r3, [r7, #20]
 801547c:	e098      	b.n	80155b0 <RegionCommonCountNbOfEnabledChannels+0x152>
    {
        for( uint8_t j = 0; j < 16; j++ )
 801547e:	2300      	movs	r3, #0
 8015480:	74fb      	strb	r3, [r7, #19]
 8015482:	e08b      	b.n	801559c <RegionCommonCountNbOfEnabledChannels+0x13e>
        {
            if( ( countNbOfEnabledChannelsParams->ChannelsMask[k] & ( 1 << j ) ) != 0 )
 8015484:	68fb      	ldr	r3, [r7, #12]
 8015486:	685a      	ldr	r2, [r3, #4]
 8015488:	7d3b      	ldrb	r3, [r7, #20]
 801548a:	005b      	lsls	r3, r3, #1
 801548c:	4413      	add	r3, r2
 801548e:	881b      	ldrh	r3, [r3, #0]
 8015490:	461a      	mov	r2, r3
 8015492:	7cfb      	ldrb	r3, [r7, #19]
 8015494:	fa42 f303 	asr.w	r3, r2, r3
 8015498:	f003 0301 	and.w	r3, r3, #1
 801549c:	2b00      	cmp	r3, #0
 801549e:	d07a      	beq.n	8015596 <RegionCommonCountNbOfEnabledChannels+0x138>
            {
                if( countNbOfEnabledChannelsParams->Channels[i + j].Frequency == 0 )
 80154a0:	68fb      	ldr	r3, [r7, #12]
 80154a2:	689a      	ldr	r2, [r3, #8]
 80154a4:	7d79      	ldrb	r1, [r7, #21]
 80154a6:	7cfb      	ldrb	r3, [r7, #19]
 80154a8:	440b      	add	r3, r1
 80154aa:	4619      	mov	r1, r3
 80154ac:	460b      	mov	r3, r1
 80154ae:	005b      	lsls	r3, r3, #1
 80154b0:	440b      	add	r3, r1
 80154b2:	009b      	lsls	r3, r3, #2
 80154b4:	4413      	add	r3, r2
 80154b6:	681b      	ldr	r3, [r3, #0]
 80154b8:	2b00      	cmp	r3, #0
 80154ba:	d067      	beq.n	801558c <RegionCommonCountNbOfEnabledChannels+0x12e>
                { // Check if the channel is enabled
                    continue;
                }
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 80154bc:	68fb      	ldr	r3, [r7, #12]
 80154be:	781b      	ldrb	r3, [r3, #0]
 80154c0:	f083 0301 	eor.w	r3, r3, #1
 80154c4:	b2db      	uxtb	r3, r3
 80154c6:	2b00      	cmp	r3, #0
 80154c8:	d00d      	beq.n	80154e6 <RegionCommonCountNbOfEnabledChannels+0x88>
                    ( countNbOfEnabledChannelsParams->JoinChannels > 0 ) )
 80154ca:	68fb      	ldr	r3, [r7, #12]
 80154cc:	8a5b      	ldrh	r3, [r3, #18]
                if( ( countNbOfEnabledChannelsParams->Joined == false ) &&
 80154ce:	2b00      	cmp	r3, #0
 80154d0:	d009      	beq.n	80154e6 <RegionCommonCountNbOfEnabledChannels+0x88>
                {
                    if( ( countNbOfEnabledChannelsParams->JoinChannels & ( 1 << j ) ) == 0 )
 80154d2:	68fb      	ldr	r3, [r7, #12]
 80154d4:	8a5b      	ldrh	r3, [r3, #18]
 80154d6:	461a      	mov	r2, r3
 80154d8:	7cfb      	ldrb	r3, [r7, #19]
 80154da:	fa42 f303 	asr.w	r3, r2, r3
 80154de:	f003 0301 	and.w	r3, r3, #1
 80154e2:	2b00      	cmp	r3, #0
 80154e4:	d054      	beq.n	8015590 <RegionCommonCountNbOfEnabledChannels+0x132>
                    {
                        continue;
                    }
                }
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 80154e6:	68fb      	ldr	r3, [r7, #12]
 80154e8:	785b      	ldrb	r3, [r3, #1]
 80154ea:	b258      	sxtb	r0, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Min,
 80154ec:	68fb      	ldr	r3, [r7, #12]
 80154ee:	689a      	ldr	r2, [r3, #8]
 80154f0:	7d79      	ldrb	r1, [r7, #21]
 80154f2:	7cfb      	ldrb	r3, [r7, #19]
 80154f4:	440b      	add	r3, r1
 80154f6:	4619      	mov	r1, r3
 80154f8:	460b      	mov	r3, r1
 80154fa:	005b      	lsls	r3, r3, #1
 80154fc:	440b      	add	r3, r1
 80154fe:	009b      	lsls	r3, r3, #2
 8015500:	4413      	add	r3, r2
 8015502:	7a1b      	ldrb	r3, [r3, #8]
 8015504:	f343 0303 	sbfx	r3, r3, #0, #4
 8015508:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801550a:	461c      	mov	r4, r3
                                              countNbOfEnabledChannelsParams->Channels[i + j].DrRange.Fields.Max ) == false )
 801550c:	68fb      	ldr	r3, [r7, #12]
 801550e:	689a      	ldr	r2, [r3, #8]
 8015510:	7d79      	ldrb	r1, [r7, #21]
 8015512:	7cfb      	ldrb	r3, [r7, #19]
 8015514:	440b      	add	r3, r1
 8015516:	4619      	mov	r1, r3
 8015518:	460b      	mov	r3, r1
 801551a:	005b      	lsls	r3, r3, #1
 801551c:	440b      	add	r3, r1
 801551e:	009b      	lsls	r3, r3, #2
 8015520:	4413      	add	r3, r2
 8015522:	7a1b      	ldrb	r3, [r3, #8]
 8015524:	f343 1303 	sbfx	r3, r3, #4, #4
 8015528:	b25b      	sxtb	r3, r3
                if( RegionCommonValueInRange( countNbOfEnabledChannelsParams->Datarate,
 801552a:	461a      	mov	r2, r3
 801552c:	4621      	mov	r1, r4
 801552e:	f7ff fccf 	bl	8014ed0 <RegionCommonValueInRange>
 8015532:	4603      	mov	r3, r0
 8015534:	2b00      	cmp	r3, #0
 8015536:	d02d      	beq.n	8015594 <RegionCommonCountNbOfEnabledChannels+0x136>
                { // Check if the current channel selection supports the given datarate
                    continue;
                }
                if( countNbOfEnabledChannelsParams->Bands[countNbOfEnabledChannelsParams->Channels[i + j].Band].ReadyForTransmission == false )
 8015538:	68fb      	ldr	r3, [r7, #12]
 801553a:	68da      	ldr	r2, [r3, #12]
 801553c:	68fb      	ldr	r3, [r7, #12]
 801553e:	6899      	ldr	r1, [r3, #8]
 8015540:	7d78      	ldrb	r0, [r7, #21]
 8015542:	7cfb      	ldrb	r3, [r7, #19]
 8015544:	4403      	add	r3, r0
 8015546:	4618      	mov	r0, r3
 8015548:	4603      	mov	r3, r0
 801554a:	005b      	lsls	r3, r3, #1
 801554c:	4403      	add	r3, r0
 801554e:	009b      	lsls	r3, r3, #2
 8015550:	440b      	add	r3, r1
 8015552:	7a5b      	ldrb	r3, [r3, #9]
 8015554:	4619      	mov	r1, r3
 8015556:	460b      	mov	r3, r1
 8015558:	009b      	lsls	r3, r3, #2
 801555a:	440b      	add	r3, r1
 801555c:	009b      	lsls	r3, r3, #2
 801555e:	4413      	add	r3, r2
 8015560:	7c1b      	ldrb	r3, [r3, #16]
 8015562:	f083 0301 	eor.w	r3, r3, #1
 8015566:	b2db      	uxtb	r3, r3
 8015568:	2b00      	cmp	r3, #0
 801556a:	d003      	beq.n	8015574 <RegionCommonCountNbOfEnabledChannels+0x116>
                { // Check if the band is available for transmission
                    nbRestrictedChannelsCount++;
 801556c:	7dbb      	ldrb	r3, [r7, #22]
 801556e:	3301      	adds	r3, #1
 8015570:	75bb      	strb	r3, [r7, #22]
                    continue;
 8015572:	e010      	b.n	8015596 <RegionCommonCountNbOfEnabledChannels+0x138>
                }
                enabledChannels[nbChannelCount++] = i + j;
 8015574:	7dfb      	ldrb	r3, [r7, #23]
 8015576:	1c5a      	adds	r2, r3, #1
 8015578:	75fa      	strb	r2, [r7, #23]
 801557a:	461a      	mov	r2, r3
 801557c:	68bb      	ldr	r3, [r7, #8]
 801557e:	4413      	add	r3, r2
 8015580:	7d79      	ldrb	r1, [r7, #21]
 8015582:	7cfa      	ldrb	r2, [r7, #19]
 8015584:	440a      	add	r2, r1
 8015586:	b2d2      	uxtb	r2, r2
 8015588:	701a      	strb	r2, [r3, #0]
 801558a:	e004      	b.n	8015596 <RegionCommonCountNbOfEnabledChannels+0x138>
                    continue;
 801558c:	bf00      	nop
 801558e:	e002      	b.n	8015596 <RegionCommonCountNbOfEnabledChannels+0x138>
                        continue;
 8015590:	bf00      	nop
 8015592:	e000      	b.n	8015596 <RegionCommonCountNbOfEnabledChannels+0x138>
                    continue;
 8015594:	bf00      	nop
        for( uint8_t j = 0; j < 16; j++ )
 8015596:	7cfb      	ldrb	r3, [r7, #19]
 8015598:	3301      	adds	r3, #1
 801559a:	74fb      	strb	r3, [r7, #19]
 801559c:	7cfb      	ldrb	r3, [r7, #19]
 801559e:	2b0f      	cmp	r3, #15
 80155a0:	f67f af70 	bls.w	8015484 <RegionCommonCountNbOfEnabledChannels+0x26>
    for( uint8_t i = 0, k = 0; i < countNbOfEnabledChannelsParams->MaxNbChannels; i += 16, k++ )
 80155a4:	7d7b      	ldrb	r3, [r7, #21]
 80155a6:	3310      	adds	r3, #16
 80155a8:	757b      	strb	r3, [r7, #21]
 80155aa:	7d3b      	ldrb	r3, [r7, #20]
 80155ac:	3301      	adds	r3, #1
 80155ae:	753b      	strb	r3, [r7, #20]
 80155b0:	7d7b      	ldrb	r3, [r7, #21]
 80155b2:	b29a      	uxth	r2, r3
 80155b4:	68fb      	ldr	r3, [r7, #12]
 80155b6:	8a1b      	ldrh	r3, [r3, #16]
 80155b8:	429a      	cmp	r2, r3
 80155ba:	f4ff af60 	bcc.w	801547e <RegionCommonCountNbOfEnabledChannels+0x20>
            }
        }
    }
    *nbEnabledChannels = nbChannelCount;
 80155be:	687b      	ldr	r3, [r7, #4]
 80155c0:	7dfa      	ldrb	r2, [r7, #23]
 80155c2:	701a      	strb	r2, [r3, #0]
    *nbRestrictedChannels = nbRestrictedChannelsCount;
 80155c4:	683b      	ldr	r3, [r7, #0]
 80155c6:	7dba      	ldrb	r2, [r7, #22]
 80155c8:	701a      	strb	r2, [r3, #0]
}
 80155ca:	bf00      	nop
 80155cc:	371c      	adds	r7, #28
 80155ce:	46bd      	mov	sp, r7
 80155d0:	bd90      	pop	{r4, r7, pc}

080155d2 <RegionCommonIdentifyChannels>:

LoRaMacStatus_t RegionCommonIdentifyChannels( RegionCommonIdentifyChannelsParam_t* identifyChannelsParam,
                                              TimerTime_t* aggregatedTimeOff, uint8_t* enabledChannels,
                                              uint8_t* nbEnabledChannels, uint8_t* nbRestrictedChannels,
                                              TimerTime_t* nextTxDelay )
{
 80155d2:	b5f0      	push	{r4, r5, r6, r7, lr}
 80155d4:	b08b      	sub	sp, #44	; 0x2c
 80155d6:	af04      	add	r7, sp, #16
 80155d8:	60f8      	str	r0, [r7, #12]
 80155da:	60b9      	str	r1, [r7, #8]
 80155dc:	607a      	str	r2, [r7, #4]
 80155de:	603b      	str	r3, [r7, #0]
    TimerTime_t elapsed = TimerGetElapsedTime( identifyChannelsParam->LastAggrTx );
 80155e0:	68fb      	ldr	r3, [r7, #12]
 80155e2:	685b      	ldr	r3, [r3, #4]
 80155e4:	4618      	mov	r0, r3
 80155e6:	f004 f923 	bl	8019830 <UTIL_TIMER_GetElapsedTime>
 80155ea:	6178      	str	r0, [r7, #20]
    *nextTxDelay = identifyChannelsParam->AggrTimeOff - elapsed;
 80155ec:	68fb      	ldr	r3, [r7, #12]
 80155ee:	681a      	ldr	r2, [r3, #0]
 80155f0:	697b      	ldr	r3, [r7, #20]
 80155f2:	1ad2      	subs	r2, r2, r3
 80155f4:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80155f6:	601a      	str	r2, [r3, #0]
    *nbRestrictedChannels = 1;
 80155f8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80155fa:	2201      	movs	r2, #1
 80155fc:	701a      	strb	r2, [r3, #0]
    *nbEnabledChannels = 0;
 80155fe:	683b      	ldr	r3, [r7, #0]
 8015600:	2200      	movs	r2, #0
 8015602:	701a      	strb	r2, [r3, #0]

    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8015604:	68fb      	ldr	r3, [r7, #12]
 8015606:	685b      	ldr	r3, [r3, #4]
 8015608:	2b00      	cmp	r3, #0
 801560a:	d004      	beq.n	8015616 <RegionCommonIdentifyChannels+0x44>
        ( identifyChannelsParam->AggrTimeOff <= elapsed ) )
 801560c:	68fb      	ldr	r3, [r7, #12]
 801560e:	681b      	ldr	r3, [r3, #0]
    if( ( identifyChannelsParam->LastAggrTx == 0 ) ||
 8015610:	697a      	ldr	r2, [r7, #20]
 8015612:	429a      	cmp	r2, r3
 8015614:	d32b      	bcc.n	801566e <RegionCommonIdentifyChannels+0x9c>
    {
        // Reset Aggregated time off
        *aggregatedTimeOff = 0;
 8015616:	68bb      	ldr	r3, [r7, #8]
 8015618:	2200      	movs	r2, #0
 801561a:	601a      	str	r2, [r3, #0]

        // Update bands Time OFF
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 801561c:	68fb      	ldr	r3, [r7, #12]
 801561e:	69db      	ldr	r3, [r3, #28]
 8015620:	781c      	ldrb	r4, [r3, #0]
                                                      identifyChannelsParam->CountNbOfEnabledChannelsParam->Bands,
 8015622:	68fb      	ldr	r3, [r7, #12]
 8015624:	69db      	ldr	r3, [r3, #28]
        *nextTxDelay = RegionCommonUpdateBandTimeOff( identifyChannelsParam->CountNbOfEnabledChannelsParam->Joined,
 8015626:	68dd      	ldr	r5, [r3, #12]
 8015628:	68fb      	ldr	r3, [r7, #12]
 801562a:	7a5e      	ldrb	r6, [r3, #9]
 801562c:	68fb      	ldr	r3, [r7, #12]
 801562e:	f893 c008 	ldrb.w	ip, [r3, #8]
 8015632:	68fb      	ldr	r3, [r7, #12]
 8015634:	7d1b      	ldrb	r3, [r3, #20]
 8015636:	68fa      	ldr	r2, [r7, #12]
 8015638:	6992      	ldr	r2, [r2, #24]
 801563a:	9203      	str	r2, [sp, #12]
 801563c:	68fa      	ldr	r2, [r7, #12]
 801563e:	f10d 0e04 	add.w	lr, sp, #4
 8015642:	320c      	adds	r2, #12
 8015644:	e892 0003 	ldmia.w	r2, {r0, r1}
 8015648:	e88e 0003 	stmia.w	lr, {r0, r1}
 801564c:	9300      	str	r3, [sp, #0]
 801564e:	4663      	mov	r3, ip
 8015650:	4632      	mov	r2, r6
 8015652:	4629      	mov	r1, r5
 8015654:	4620      	mov	r0, r4
 8015656:	f7ff fd0c 	bl	8015072 <RegionCommonUpdateBandTimeOff>
 801565a:	4602      	mov	r2, r0
 801565c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 801565e:	601a      	str	r2, [r3, #0]
                                                      identifyChannelsParam->DutyCycleEnabled,
                                                      identifyChannelsParam->LastTxIsJoinRequest,
                                                      identifyChannelsParam->ElapsedTimeSinceStartUp,
                                                      identifyChannelsParam->ExpectedTimeOnAir );

        RegionCommonCountNbOfEnabledChannels( identifyChannelsParam->CountNbOfEnabledChannelsParam, enabledChannels,
 8015660:	68fb      	ldr	r3, [r7, #12]
 8015662:	69d8      	ldr	r0, [r3, #28]
 8015664:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015666:	683a      	ldr	r2, [r7, #0]
 8015668:	6879      	ldr	r1, [r7, #4]
 801566a:	f7ff fef8 	bl	801545e <RegionCommonCountNbOfEnabledChannels>
                                              nbEnabledChannels, nbRestrictedChannels );
    }

    if( *nbEnabledChannels > 0 )
 801566e:	683b      	ldr	r3, [r7, #0]
 8015670:	781b      	ldrb	r3, [r3, #0]
 8015672:	2b00      	cmp	r3, #0
 8015674:	d004      	beq.n	8015680 <RegionCommonIdentifyChannels+0xae>
    {
        *nextTxDelay = 0;
 8015676:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8015678:	2200      	movs	r2, #0
 801567a:	601a      	str	r2, [r3, #0]
        return LORAMAC_STATUS_OK;
 801567c:	2300      	movs	r3, #0
 801567e:	e006      	b.n	801568e <RegionCommonIdentifyChannels+0xbc>
    }
    else if( *nbRestrictedChannels > 0 )
 8015680:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8015682:	781b      	ldrb	r3, [r3, #0]
 8015684:	2b00      	cmp	r3, #0
 8015686:	d001      	beq.n	801568c <RegionCommonIdentifyChannels+0xba>
    {
        return LORAMAC_STATUS_DUTYCYCLE_RESTRICTED;
 8015688:	230b      	movs	r3, #11
 801568a:	e000      	b.n	801568e <RegionCommonIdentifyChannels+0xbc>
    }
    else
    {
        return LORAMAC_STATUS_NO_CHANNEL_FOUND;
 801568c:	230c      	movs	r3, #12
    }
}
 801568e:	4618      	mov	r0, r3
 8015690:	371c      	adds	r7, #28
 8015692:	46bd      	mov	sp, r7
 8015694:	bdf0      	pop	{r4, r5, r6, r7, pc}
	...

08015698 <RegionCommonRxConfigPrint>:

void RegionCommonRxConfigPrint(LoRaMacRxSlot_t rxSlot, uint32_t frequency, int8_t dr)
{
 8015698:	b5b0      	push	{r4, r5, r7, lr}
 801569a:	b08c      	sub	sp, #48	; 0x30
 801569c:	af04      	add	r7, sp, #16
 801569e:	4603      	mov	r3, r0
 80156a0:	6039      	str	r1, [r7, #0]
 80156a2:	71fb      	strb	r3, [r7, #7]
 80156a4:	4613      	mov	r3, r2
 80156a6:	71bb      	strb	r3, [r7, #6]
    const char *slotStrings[] = { "1", "2", "C", "Multi_C", "P", "Multi_P" };
 80156a8:	4b17      	ldr	r3, [pc, #92]	; (8015708 <RegionCommonRxConfigPrint+0x70>)
 80156aa:	f107 0408 	add.w	r4, r7, #8
 80156ae:	461d      	mov	r5, r3
 80156b0:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80156b2:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80156b4:	e895 0003 	ldmia.w	r5, {r0, r1}
 80156b8:	e884 0003 	stmia.w	r4, {r0, r1}

    if ( rxSlot < RX_SLOT_NONE )
 80156bc:	79fb      	ldrb	r3, [r7, #7]
 80156be:	2b05      	cmp	r3, #5
 80156c0:	d813      	bhi.n	80156ea <RegionCommonRxConfigPrint+0x52>
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX_%s on freq %d Hz at DR %d\r\n", slotStrings[rxSlot], frequency, dr );
 80156c2:	79fb      	ldrb	r3, [r7, #7]
 80156c4:	009b      	lsls	r3, r3, #2
 80156c6:	f107 0220 	add.w	r2, r7, #32
 80156ca:	4413      	add	r3, r2
 80156cc:	f853 3c18 	ldr.w	r3, [r3, #-24]
 80156d0:	f997 2006 	ldrsb.w	r2, [r7, #6]
 80156d4:	9202      	str	r2, [sp, #8]
 80156d6:	683a      	ldr	r2, [r7, #0]
 80156d8:	9201      	str	r2, [sp, #4]
 80156da:	9300      	str	r3, [sp, #0]
 80156dc:	4b0b      	ldr	r3, [pc, #44]	; (801570c <RegionCommonRxConfigPrint+0x74>)
 80156de:	2201      	movs	r2, #1
 80156e0:	2100      	movs	r1, #0
 80156e2:	2002      	movs	r0, #2
 80156e4:	f003 f900 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
    }
    else
    {
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
    }
}
 80156e8:	e00a      	b.n	8015700 <RegionCommonRxConfigPrint+0x68>
        MW_LOG(TS_ON, VLEVEL_M,  "RX on freq %d Hz at DR %d\r\n", frequency, dr );
 80156ea:	f997 3006 	ldrsb.w	r3, [r7, #6]
 80156ee:	9301      	str	r3, [sp, #4]
 80156f0:	683b      	ldr	r3, [r7, #0]
 80156f2:	9300      	str	r3, [sp, #0]
 80156f4:	4b06      	ldr	r3, [pc, #24]	; (8015710 <RegionCommonRxConfigPrint+0x78>)
 80156f6:	2201      	movs	r2, #1
 80156f8:	2100      	movs	r1, #0
 80156fa:	2002      	movs	r0, #2
 80156fc:	f003 f8f4 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
}
 8015700:	bf00      	nop
 8015702:	3720      	adds	r7, #32
 8015704:	46bd      	mov	sp, r7
 8015706:	bdb0      	pop	{r4, r5, r7, pc}
 8015708:	0801a694 	.word	0x0801a694
 801570c:	0801a658 	.word	0x0801a658
 8015710:	0801a678 	.word	0x0801a678

08015714 <RegionCommonTxConfigPrint>:

void RegionCommonTxConfigPrint(uint32_t frequency, int8_t dr)
{
 8015714:	b580      	push	{r7, lr}
 8015716:	b084      	sub	sp, #16
 8015718:	af02      	add	r7, sp, #8
 801571a:	6078      	str	r0, [r7, #4]
 801571c:	460b      	mov	r3, r1
 801571e:	70fb      	strb	r3, [r7, #3]
    MW_LOG(TS_ON, VLEVEL_M,  "TX on freq %d Hz at DR %d\r\n", frequency, dr );
 8015720:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8015724:	9301      	str	r3, [sp, #4]
 8015726:	687b      	ldr	r3, [r7, #4]
 8015728:	9300      	str	r3, [sp, #0]
 801572a:	4b05      	ldr	r3, [pc, #20]	; (8015740 <RegionCommonTxConfigPrint+0x2c>)
 801572c:	2201      	movs	r2, #1
 801572e:	2100      	movs	r1, #0
 8015730:	2002      	movs	r0, #2
 8015732:	f003 f8d9 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
}
 8015736:	bf00      	nop
 8015738:	3708      	adds	r7, #8
 801573a:	46bd      	mov	sp, r7
 801573c:	bd80      	pop	{r7, pc}
 801573e:	bf00      	nop
 8015740:	0801a6ac 	.word	0x0801a6ac

08015744 <rand1>:
static uint32_t next = 1;

static int32_t rand1( void );

static int32_t rand1( void )
{
 8015744:	b480      	push	{r7}
 8015746:	af00      	add	r7, sp, #0
    return ( ( next = next * 1103515245L + 12345L ) % RAND_LOCAL_MAX );
 8015748:	4b0d      	ldr	r3, [pc, #52]	; (8015780 <rand1+0x3c>)
 801574a:	681b      	ldr	r3, [r3, #0]
 801574c:	4a0d      	ldr	r2, [pc, #52]	; (8015784 <rand1+0x40>)
 801574e:	fb02 f303 	mul.w	r3, r2, r3
 8015752:	f503 5340 	add.w	r3, r3, #12288	; 0x3000
 8015756:	3339      	adds	r3, #57	; 0x39
 8015758:	4a09      	ldr	r2, [pc, #36]	; (8015780 <rand1+0x3c>)
 801575a:	6013      	str	r3, [r2, #0]
 801575c:	4b08      	ldr	r3, [pc, #32]	; (8015780 <rand1+0x3c>)
 801575e:	681a      	ldr	r2, [r3, #0]
 8015760:	2303      	movs	r3, #3
 8015762:	fba3 1302 	umull	r1, r3, r3, r2
 8015766:	1ad1      	subs	r1, r2, r3
 8015768:	0849      	lsrs	r1, r1, #1
 801576a:	440b      	add	r3, r1
 801576c:	0f99      	lsrs	r1, r3, #30
 801576e:	460b      	mov	r3, r1
 8015770:	07db      	lsls	r3, r3, #31
 8015772:	1a5b      	subs	r3, r3, r1
 8015774:	1ad1      	subs	r1, r2, r3
 8015776:	460b      	mov	r3, r1
}
 8015778:	4618      	mov	r0, r3
 801577a:	46bd      	mov	sp, r7
 801577c:	bc80      	pop	{r7}
 801577e:	4770      	bx	lr
 8015780:	20000190 	.word	0x20000190
 8015784:	41c64e6d 	.word	0x41c64e6d

08015788 <srand1>:

void srand1( uint32_t seed )
{
 8015788:	b480      	push	{r7}
 801578a:	b083      	sub	sp, #12
 801578c:	af00      	add	r7, sp, #0
 801578e:	6078      	str	r0, [r7, #4]
    next = seed;
 8015790:	4a03      	ldr	r2, [pc, #12]	; (80157a0 <srand1+0x18>)
 8015792:	687b      	ldr	r3, [r7, #4]
 8015794:	6013      	str	r3, [r2, #0]
}
 8015796:	bf00      	nop
 8015798:	370c      	adds	r7, #12
 801579a:	46bd      	mov	sp, r7
 801579c:	bc80      	pop	{r7}
 801579e:	4770      	bx	lr
 80157a0:	20000190 	.word	0x20000190

080157a4 <randr>:
// Standard random functions redefinition end

int32_t randr( int32_t min, int32_t max )
{
 80157a4:	b580      	push	{r7, lr}
 80157a6:	b082      	sub	sp, #8
 80157a8:	af00      	add	r7, sp, #0
 80157aa:	6078      	str	r0, [r7, #4]
 80157ac:	6039      	str	r1, [r7, #0]
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
 80157ae:	f7ff ffc9 	bl	8015744 <rand1>
 80157b2:	4602      	mov	r2, r0
 80157b4:	6839      	ldr	r1, [r7, #0]
 80157b6:	687b      	ldr	r3, [r7, #4]
 80157b8:	1acb      	subs	r3, r1, r3
 80157ba:	3301      	adds	r3, #1
 80157bc:	fb92 f1f3 	sdiv	r1, r2, r3
 80157c0:	fb03 f301 	mul.w	r3, r3, r1
 80157c4:	1ad2      	subs	r2, r2, r3
 80157c6:	687b      	ldr	r3, [r7, #4]
 80157c8:	4413      	add	r3, r2
}
 80157ca:	4618      	mov	r0, r3
 80157cc:	3708      	adds	r7, #8
 80157ce:	46bd      	mov	sp, r7
 80157d0:	bd80      	pop	{r7, pc}

080157d2 <memcpy1>:

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 80157d2:	b480      	push	{r7}
 80157d4:	b085      	sub	sp, #20
 80157d6:	af00      	add	r7, sp, #0
 80157d8:	60f8      	str	r0, [r7, #12]
 80157da:	60b9      	str	r1, [r7, #8]
 80157dc:	4613      	mov	r3, r2
 80157de:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 80157e0:	e007      	b.n	80157f2 <memcpy1+0x20>
    {
        *dst++ = *src++;
 80157e2:	68ba      	ldr	r2, [r7, #8]
 80157e4:	1c53      	adds	r3, r2, #1
 80157e6:	60bb      	str	r3, [r7, #8]
 80157e8:	68fb      	ldr	r3, [r7, #12]
 80157ea:	1c59      	adds	r1, r3, #1
 80157ec:	60f9      	str	r1, [r7, #12]
 80157ee:	7812      	ldrb	r2, [r2, #0]
 80157f0:	701a      	strb	r2, [r3, #0]
    while( size-- )
 80157f2:	88fb      	ldrh	r3, [r7, #6]
 80157f4:	1e5a      	subs	r2, r3, #1
 80157f6:	80fa      	strh	r2, [r7, #6]
 80157f8:	2b00      	cmp	r3, #0
 80157fa:	d1f2      	bne.n	80157e2 <memcpy1+0x10>
    }
}
 80157fc:	bf00      	nop
 80157fe:	bf00      	nop
 8015800:	3714      	adds	r7, #20
 8015802:	46bd      	mov	sp, r7
 8015804:	bc80      	pop	{r7}
 8015806:	4770      	bx	lr

08015808 <memcpyr>:

void memcpyr( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 8015808:	b480      	push	{r7}
 801580a:	b085      	sub	sp, #20
 801580c:	af00      	add	r7, sp, #0
 801580e:	60f8      	str	r0, [r7, #12]
 8015810:	60b9      	str	r1, [r7, #8]
 8015812:	4613      	mov	r3, r2
 8015814:	80fb      	strh	r3, [r7, #6]
    dst = dst + ( size - 1 );
 8015816:	88fb      	ldrh	r3, [r7, #6]
 8015818:	3b01      	subs	r3, #1
 801581a:	68fa      	ldr	r2, [r7, #12]
 801581c:	4413      	add	r3, r2
 801581e:	60fb      	str	r3, [r7, #12]
    while( size-- )
 8015820:	e007      	b.n	8015832 <memcpyr+0x2a>
    {
        *dst-- = *src++;
 8015822:	68ba      	ldr	r2, [r7, #8]
 8015824:	1c53      	adds	r3, r2, #1
 8015826:	60bb      	str	r3, [r7, #8]
 8015828:	68fb      	ldr	r3, [r7, #12]
 801582a:	1e59      	subs	r1, r3, #1
 801582c:	60f9      	str	r1, [r7, #12]
 801582e:	7812      	ldrb	r2, [r2, #0]
 8015830:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8015832:	88fb      	ldrh	r3, [r7, #6]
 8015834:	1e5a      	subs	r2, r3, #1
 8015836:	80fa      	strh	r2, [r7, #6]
 8015838:	2b00      	cmp	r3, #0
 801583a:	d1f2      	bne.n	8015822 <memcpyr+0x1a>
    }
}
 801583c:	bf00      	nop
 801583e:	bf00      	nop
 8015840:	3714      	adds	r7, #20
 8015842:	46bd      	mov	sp, r7
 8015844:	bc80      	pop	{r7}
 8015846:	4770      	bx	lr

08015848 <memset1>:

void memset1( uint8_t *dst, uint8_t value, uint16_t size )
{
 8015848:	b480      	push	{r7}
 801584a:	b083      	sub	sp, #12
 801584c:	af00      	add	r7, sp, #0
 801584e:	6078      	str	r0, [r7, #4]
 8015850:	460b      	mov	r3, r1
 8015852:	70fb      	strb	r3, [r7, #3]
 8015854:	4613      	mov	r3, r2
 8015856:	803b      	strh	r3, [r7, #0]
    while( size-- )
 8015858:	e004      	b.n	8015864 <memset1+0x1c>
    {
        *dst++ = value;
 801585a:	687b      	ldr	r3, [r7, #4]
 801585c:	1c5a      	adds	r2, r3, #1
 801585e:	607a      	str	r2, [r7, #4]
 8015860:	78fa      	ldrb	r2, [r7, #3]
 8015862:	701a      	strb	r2, [r3, #0]
    while( size-- )
 8015864:	883b      	ldrh	r3, [r7, #0]
 8015866:	1e5a      	subs	r2, r3, #1
 8015868:	803a      	strh	r2, [r7, #0]
 801586a:	2b00      	cmp	r3, #0
 801586c:	d1f5      	bne.n	801585a <memset1+0x12>
    }
}
 801586e:	bf00      	nop
 8015870:	bf00      	nop
 8015872:	370c      	adds	r7, #12
 8015874:	46bd      	mov	sp, r7
 8015876:	bc80      	pop	{r7}
 8015878:	4770      	bx	lr

0801587a <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 801587a:	b480      	push	{r7}
 801587c:	b083      	sub	sp, #12
 801587e:	af00      	add	r7, sp, #0
 8015880:	6078      	str	r0, [r7, #4]
 8015882:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8015884:	687b      	ldr	r3, [r7, #4]
 8015886:	683a      	ldr	r2, [r7, #0]
 8015888:	619a      	str	r2, [r3, #24]
}
 801588a:	bf00      	nop
 801588c:	370c      	adds	r7, #12
 801588e:	46bd      	mov	sp, r7
 8015890:	bc80      	pop	{r7}
 8015892:	4770      	bx	lr

08015894 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8015894:	b480      	push	{r7}
 8015896:	b083      	sub	sp, #12
 8015898:	af00      	add	r7, sp, #0
 801589a:	6078      	str	r0, [r7, #4]
 801589c:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BRR, PinMask);
 801589e:	687b      	ldr	r3, [r7, #4]
 80158a0:	683a      	ldr	r2, [r7, #0]
 80158a2:	629a      	str	r2, [r3, #40]	; 0x28
}
 80158a4:	bf00      	nop
 80158a6:	370c      	adds	r7, #12
 80158a8:	46bd      	mov	sp, r7
 80158aa:	bc80      	pop	{r7}
 80158ac:	4770      	bx	lr
	...

080158b0 <RadioSetRxGenericConfig>:
 */
TimerEvent_t TxTimeoutTimer;
TimerEvent_t RxTimeoutTimer;
/* Exported functions ---------------------------------------------------------*/
static int32_t RadioSetRxGenericConfig( GenericModems_t modem, RxConfigGeneric_t* config, uint32_t rxContinuous, uint32_t symbTimeout)
{
 80158b0:	b580      	push	{r7, lr}
 80158b2:	b08a      	sub	sp, #40	; 0x28
 80158b4:	af00      	add	r7, sp, #0
 80158b6:	60b9      	str	r1, [r7, #8]
 80158b8:	607a      	str	r2, [r7, #4]
 80158ba:	603b      	str	r3, [r7, #0]
 80158bc:	4603      	mov	r3, r0
 80158be:	73fb      	strb	r3, [r7, #15]
    int32_t status=0;
 80158c0:	2300      	movs	r3, #0
 80158c2:	61fb      	str	r3, [r7, #28]
    uint8_t syncword[8]={0};
 80158c4:	2300      	movs	r3, #0
 80158c6:	617b      	str	r3, [r7, #20]
 80158c8:	2300      	movs	r3, #0
 80158ca:	61bb      	str	r3, [r7, #24]
    uint8_t MaxPayloadLength;
    if( rxContinuous != 0 )
 80158cc:	687b      	ldr	r3, [r7, #4]
 80158ce:	2b00      	cmp	r3, #0
 80158d0:	d001      	beq.n	80158d6 <RadioSetRxGenericConfig+0x26>
    {
        symbTimeout = 0;
 80158d2:	2300      	movs	r3, #0
 80158d4:	603b      	str	r3, [r7, #0]
    }
    SubgRf.RxContinuous = (rxContinuous==0)? false :true;
 80158d6:	687b      	ldr	r3, [r7, #4]
 80158d8:	2b00      	cmp	r3, #0
 80158da:	bf14      	ite	ne
 80158dc:	2301      	movne	r3, #1
 80158de:	2300      	moveq	r3, #0
 80158e0:	b2da      	uxtb	r2, r3
 80158e2:	4bb3      	ldr	r3, [pc, #716]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 80158e4:	705a      	strb	r2, [r3, #1]

    switch( modem )
 80158e6:	7bfb      	ldrb	r3, [r7, #15]
 80158e8:	2b00      	cmp	r3, #0
 80158ea:	d003      	beq.n	80158f4 <RadioSetRxGenericConfig+0x44>
 80158ec:	2b01      	cmp	r3, #1
 80158ee:	f000 80aa 	beq.w	8015a46 <RadioSetRxGenericConfig+0x196>

            // Timeout Max, Timeout handled directly in SetRx function
            SubgRf.RxTimeout = 0xFFFF;
            break;
        default:
            break;
 80158f2:	e158      	b.n	8015ba6 <RadioSetRxGenericConfig+0x2f6>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 80158f4:	68bb      	ldr	r3, [r7, #8]
 80158f6:	68db      	ldr	r3, [r3, #12]
 80158f8:	2b00      	cmp	r3, #0
 80158fa:	d003      	beq.n	8015904 <RadioSetRxGenericConfig+0x54>
 80158fc:	68bb      	ldr	r3, [r7, #8]
 80158fe:	691b      	ldr	r3, [r3, #16]
 8015900:	2b00      	cmp	r3, #0
 8015902:	d102      	bne.n	801590a <RadioSetRxGenericConfig+0x5a>
                return -1;
 8015904:	f04f 33ff 	mov.w	r3, #4294967295
 8015908:	e14e      	b.n	8015ba8 <RadioSetRxGenericConfig+0x2f8>
            if ( config->fsk.SyncWordLength>8)
 801590a:	68bb      	ldr	r3, [r7, #8]
 801590c:	7d5b      	ldrb	r3, [r3, #21]
 801590e:	2b08      	cmp	r3, #8
 8015910:	d902      	bls.n	8015918 <RadioSetRxGenericConfig+0x68>
                return -1;
 8015912:	f04f 33ff 	mov.w	r3, #4294967295
 8015916:	e147      	b.n	8015ba8 <RadioSetRxGenericConfig+0x2f8>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8015918:	2300      	movs	r3, #0
 801591a:	623b      	str	r3, [r7, #32]
 801591c:	e00d      	b.n	801593a <RadioSetRxGenericConfig+0x8a>
                    syncword[i]=config->fsk.SyncWord[i];
 801591e:	68bb      	ldr	r3, [r7, #8]
 8015920:	699a      	ldr	r2, [r3, #24]
 8015922:	6a3b      	ldr	r3, [r7, #32]
 8015924:	4413      	add	r3, r2
 8015926:	7819      	ldrb	r1, [r3, #0]
 8015928:	f107 0214 	add.w	r2, r7, #20
 801592c:	6a3b      	ldr	r3, [r7, #32]
 801592e:	4413      	add	r3, r2
 8015930:	460a      	mov	r2, r1
 8015932:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8015934:	6a3b      	ldr	r3, [r7, #32]
 8015936:	3301      	adds	r3, #1
 8015938:	623b      	str	r3, [r7, #32]
 801593a:	68bb      	ldr	r3, [r7, #8]
 801593c:	7d5b      	ldrb	r3, [r3, #21]
 801593e:	461a      	mov	r2, r3
 8015940:	6a3b      	ldr	r3, [r7, #32]
 8015942:	4293      	cmp	r3, r2
 8015944:	dbeb      	blt.n	801591e <RadioSetRxGenericConfig+0x6e>
            if( config->fsk.LengthMode == RADIO_FSK_PACKET_FIXED_LENGTH )
 8015946:	68bb      	ldr	r3, [r7, #8]
 8015948:	f893 3023 	ldrb.w	r3, [r3, #35]	; 0x23
 801594c:	2b00      	cmp	r3, #0
 801594e:	d104      	bne.n	801595a <RadioSetRxGenericConfig+0xaa>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 8015950:	68bb      	ldr	r3, [r7, #8]
 8015952:	69db      	ldr	r3, [r3, #28]
 8015954:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8015958:	e002      	b.n	8015960 <RadioSetRxGenericConfig+0xb0>
                MaxPayloadLength = 0xFF;
 801595a:	23ff      	movs	r3, #255	; 0xff
 801595c:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect( (config->fsk.StopTimerOnPreambleDetect==0)? false:true );
 8015960:	68bb      	ldr	r3, [r7, #8]
 8015962:	681b      	ldr	r3, [r3, #0]
 8015964:	2b00      	cmp	r3, #0
 8015966:	bf14      	ite	ne
 8015968:	2301      	movne	r3, #1
 801596a:	2300      	moveq	r3, #0
 801596c:	b2db      	uxtb	r3, r3
 801596e:	4618      	mov	r0, r3
 8015970:	f002 f820 	bl	80179b4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8015974:	4b8e      	ldr	r3, [pc, #568]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 8015976:	2200      	movs	r2, #0
 8015978:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 801597c:	68bb      	ldr	r3, [r7, #8]
 801597e:	68db      	ldr	r3, [r3, #12]
 8015980:	4a8b      	ldr	r2, [pc, #556]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 8015982:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 8015984:	68bb      	ldr	r3, [r7, #8]
 8015986:	791a      	ldrb	r2, [r3, #4]
 8015988:	4b89      	ldr	r3, [pc, #548]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 801598a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue(config->fsk.Bandwidth);
 801598e:	68bb      	ldr	r3, [r7, #8]
 8015990:	689b      	ldr	r3, [r3, #8]
 8015992:	4618      	mov	r0, r3
 8015994:	f000 fa78 	bl	8015e88 <RadioGetFskBandwidthRegValue>
 8015998:	4603      	mov	r3, r0
 801599a:	461a      	mov	r2, r3
 801599c:	4b84      	ldr	r3, [pc, #528]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 801599e:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80159a2:	4b83      	ldr	r3, [pc, #524]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 80159a4:	2200      	movs	r2, #0
 80159a6:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen) << 3 ; // convert byte into bit
 80159a8:	68bb      	ldr	r3, [r7, #8]
 80159aa:	691b      	ldr	r3, [r3, #16]
 80159ac:	b29b      	uxth	r3, r3
 80159ae:	00db      	lsls	r3, r3, #3
 80159b0:	b29a      	uxth	r2, r3
 80159b2:	4b7f      	ldr	r3, [pc, #508]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 80159b4:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = (RadioPreambleDetection_t) config->fsk.PreambleMinDetect;
 80159b6:	68bb      	ldr	r3, [r7, #8]
 80159b8:	7d1a      	ldrb	r2, [r3, #20]
 80159ba:	4b7d      	ldr	r3, [pc, #500]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 80159bc:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength) << 3; // convert byte into bit
 80159be:	68bb      	ldr	r3, [r7, #8]
 80159c0:	7d5b      	ldrb	r3, [r3, #21]
 80159c2:	00db      	lsls	r3, r3, #3
 80159c4:	b2da      	uxtb	r2, r3
 80159c6:	4b7a      	ldr	r3, [pc, #488]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 80159c8:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = (RadioAddressComp_t)config->fsk.AddrComp;
 80159ca:	68bb      	ldr	r3, [r7, #8]
 80159cc:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 80159d0:	4b77      	ldr	r3, [pc, #476]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 80159d2:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.LengthMode;
 80159d4:	68bb      	ldr	r3, [r7, #8]
 80159d6:	f893 2023 	ldrb.w	r2, [r3, #35]	; 0x23
 80159da:	4b75      	ldr	r3, [pc, #468]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 80159dc:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 80159de:	4a74      	ldr	r2, [pc, #464]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 80159e0:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80159e4:	7593      	strb	r3, [r2, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 80159e6:	68bb      	ldr	r3, [r7, #8]
 80159e8:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 80159ec:	4b70      	ldr	r3, [pc, #448]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 80159ee:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 80159f0:	68bb      	ldr	r3, [r7, #8]
 80159f2:	f893 2028 	ldrb.w	r2, [r3, #40]	; 0x28
 80159f6:	4b6e      	ldr	r3, [pc, #440]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 80159f8:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 80159fa:	f001 f916 	bl	8016c2a <RadioStandby>
            RadioSetModem(  MODEM_FSK );
 80159fe:	2000      	movs	r0, #0
 8015a00:	f000 fad8 	bl	8015fb4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8015a04:	486b      	ldr	r0, [pc, #428]	; (8015bb4 <RadioSetRxGenericConfig+0x304>)
 8015a06:	f002 fa1b 	bl	8017e40 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8015a0a:	486b      	ldr	r0, [pc, #428]	; (8015bb8 <RadioSetRxGenericConfig+0x308>)
 8015a0c:	f002 fae6 	bl	8017fdc <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 8015a10:	f107 0314 	add.w	r3, r7, #20
 8015a14:	4618      	mov	r0, r3
 8015a16:	f001 fdf0 	bl	80175fa <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8015a1a:	68bb      	ldr	r3, [r7, #8]
 8015a1c:	8c1b      	ldrh	r3, [r3, #32]
 8015a1e:	4618      	mov	r0, r3
 8015a20:	f001 fe3a 	bl	8017698 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 8015a24:	68bb      	ldr	r3, [r7, #8]
 8015a26:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8015a28:	4618      	mov	r0, r3
 8015a2a:	f001 fe15 	bl	8017658 <SUBGRF_SetCrcPolynomial>
            SubgRf.RxTimeout = ( uint32_t )( (symbTimeout * 1000* 8 )/config->fsk.BitRate );
 8015a2e:	683b      	ldr	r3, [r7, #0]
 8015a30:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 8015a34:	fb02 f203 	mul.w	r2, r2, r3
 8015a38:	68bb      	ldr	r3, [r7, #8]
 8015a3a:	68db      	ldr	r3, [r3, #12]
 8015a3c:	fbb2 f3f3 	udiv	r3, r2, r3
 8015a40:	4a5b      	ldr	r2, [pc, #364]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 8015a42:	6093      	str	r3, [r2, #8]
            break;
 8015a44:	e0af      	b.n	8015ba6 <RadioSetRxGenericConfig+0x2f6>
            if  (config->lora.PreambleLen== 0)
 8015a46:	68bb      	ldr	r3, [r7, #8]
 8015a48:	8e9b      	ldrh	r3, [r3, #52]	; 0x34
 8015a4a:	2b00      	cmp	r3, #0
 8015a4c:	d102      	bne.n	8015a54 <RadioSetRxGenericConfig+0x1a4>
                return -1;
 8015a4e:	f04f 33ff 	mov.w	r3, #4294967295
 8015a52:	e0a9      	b.n	8015ba8 <RadioSetRxGenericConfig+0x2f8>
            if( config->lora.LengthMode == RADIO_LORA_PACKET_FIXED_LENGTH )
 8015a54:	68bb      	ldr	r3, [r7, #8]
 8015a56:	f893 3036 	ldrb.w	r3, [r3, #54]	; 0x36
 8015a5a:	2b01      	cmp	r3, #1
 8015a5c:	d104      	bne.n	8015a68 <RadioSetRxGenericConfig+0x1b8>
                MaxPayloadLength = config->fsk.MaxPayloadLength;
 8015a5e:	68bb      	ldr	r3, [r7, #8]
 8015a60:	69db      	ldr	r3, [r3, #28]
 8015a62:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
 8015a66:	e002      	b.n	8015a6e <RadioSetRxGenericConfig+0x1be>
                MaxPayloadLength = 0xFF;
 8015a68:	23ff      	movs	r3, #255	; 0xff
 8015a6a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            SUBGRF_SetStopRxTimerOnPreambleDetect(  (config->lora.StopTimerOnPreambleDetect==0)? false:true  );
 8015a6e:	68bb      	ldr	r3, [r7, #8]
 8015a70:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8015a72:	2b00      	cmp	r3, #0
 8015a74:	bf14      	ite	ne
 8015a76:	2301      	movne	r3, #1
 8015a78:	2300      	moveq	r3, #0
 8015a7a:	b2db      	uxtb	r3, r3
 8015a7c:	4618      	mov	r0, r3
 8015a7e:	f001 ff99 	bl	80179b4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 8015a82:	683b      	ldr	r3, [r7, #0]
 8015a84:	b2db      	uxtb	r3, r3
 8015a86:	4618      	mov	r0, r3
 8015a88:	f001 ffa6 	bl	80179d8 <SUBGRF_SetLoRaSymbNumTimeout>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8015a8c:	4b48      	ldr	r3, [pc, #288]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 8015a8e:	2201      	movs	r2, #1
 8015a90:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = (RadioLoRaSpreadingFactors_t) config->lora.SpreadingFactor;
 8015a94:	68bb      	ldr	r3, [r7, #8]
 8015a96:	f893 2030 	ldrb.w	r2, [r3, #48]	; 0x30
 8015a9a:	4b45      	ldr	r3, [pc, #276]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 8015a9c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 8015aa0:	68bb      	ldr	r3, [r7, #8]
 8015aa2:	f893 2031 	ldrb.w	r2, [r3, #49]	; 0x31
 8015aa6:	4b42      	ldr	r3, [pc, #264]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 8015aa8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 8015aac:	68bb      	ldr	r3, [r7, #8]
 8015aae:	f893 2032 	ldrb.w	r2, [r3, #50]	; 0x32
 8015ab2:	4b3f      	ldr	r3, [pc, #252]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 8015ab4:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 8015ab8:	68bb      	ldr	r3, [r7, #8]
 8015aba:	f893 3033 	ldrb.w	r3, [r3, #51]	; 0x33
 8015abe:	2b02      	cmp	r3, #2
 8015ac0:	d010      	beq.n	8015ae4 <RadioSetRxGenericConfig+0x234>
 8015ac2:	2b02      	cmp	r3, #2
 8015ac4:	dc22      	bgt.n	8015b0c <RadioSetRxGenericConfig+0x25c>
 8015ac6:	2b00      	cmp	r3, #0
 8015ac8:	d002      	beq.n	8015ad0 <RadioSetRxGenericConfig+0x220>
 8015aca:	2b01      	cmp	r3, #1
 8015acc:	d005      	beq.n	8015ada <RadioSetRxGenericConfig+0x22a>
                break;
 8015ace:	e01d      	b.n	8015b0c <RadioSetRxGenericConfig+0x25c>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8015ad0:	4b37      	ldr	r3, [pc, #220]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 8015ad2:	2200      	movs	r2, #0
 8015ad4:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8015ad8:	e019      	b.n	8015b0e <RadioSetRxGenericConfig+0x25e>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8015ada:	4b35      	ldr	r3, [pc, #212]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 8015adc:	2201      	movs	r2, #1
 8015ade:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8015ae2:	e014      	b.n	8015b0e <RadioSetRxGenericConfig+0x25e>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 8015ae4:	68bb      	ldr	r3, [r7, #8]
 8015ae6:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8015aea:	2b0b      	cmp	r3, #11
 8015aec:	d004      	beq.n	8015af8 <RadioSetRxGenericConfig+0x248>
 8015aee:	68bb      	ldr	r3, [r7, #8]
 8015af0:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8015af4:	2b0c      	cmp	r3, #12
 8015af6:	d104      	bne.n	8015b02 <RadioSetRxGenericConfig+0x252>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8015af8:	4b2d      	ldr	r3, [pc, #180]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 8015afa:	2201      	movs	r2, #1
 8015afc:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8015b00:	e005      	b.n	8015b0e <RadioSetRxGenericConfig+0x25e>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8015b02:	4b2b      	ldr	r3, [pc, #172]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 8015b04:	2200      	movs	r2, #0
 8015b06:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8015b0a:	e000      	b.n	8015b0e <RadioSetRxGenericConfig+0x25e>
                break;
 8015b0c:	bf00      	nop
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8015b0e:	4b28      	ldr	r3, [pc, #160]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 8015b10:	2201      	movs	r2, #1
 8015b12:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8015b14:	68bb      	ldr	r3, [r7, #8]
 8015b16:	8e9a      	ldrh	r2, [r3, #52]	; 0x34
 8015b18:	4b25      	ldr	r3, [pc, #148]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 8015b1a:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 8015b1c:	68bb      	ldr	r3, [r7, #8]
 8015b1e:	f893 2036 	ldrb.w	r2, [r3, #54]	; 0x36
 8015b22:	4b23      	ldr	r3, [pc, #140]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 8015b24:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 8015b26:	4a22      	ldr	r2, [pc, #136]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 8015b28:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8015b2c:	77d3      	strb	r3, [r2, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 8015b2e:	68bb      	ldr	r3, [r7, #8]
 8015b30:	f893 2038 	ldrb.w	r2, [r3, #56]	; 0x38
 8015b34:	4b1e      	ldr	r3, [pc, #120]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 8015b36:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 8015b3a:	68bb      	ldr	r3, [r7, #8]
 8015b3c:	f893 2039 	ldrb.w	r2, [r3, #57]	; 0x39
 8015b40:	4b1b      	ldr	r3, [pc, #108]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 8015b42:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8015b46:	f001 f870 	bl	8016c2a <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8015b4a:	2001      	movs	r0, #1
 8015b4c:	f000 fa32 	bl	8015fb4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8015b50:	4818      	ldr	r0, [pc, #96]	; (8015bb4 <RadioSetRxGenericConfig+0x304>)
 8015b52:	f002 f975 	bl	8017e40 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8015b56:	4818      	ldr	r0, [pc, #96]	; (8015bb8 <RadioSetRxGenericConfig+0x308>)
 8015b58:	f002 fa40 	bl	8017fdc <SUBGRF_SetPacketParams>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 8015b5c:	4b14      	ldr	r3, [pc, #80]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 8015b5e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8015b62:	2b01      	cmp	r3, #1
 8015b64:	d10d      	bne.n	8015b82 <RadioSetRxGenericConfig+0x2d2>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 8015b66:	f240 7036 	movw	r0, #1846	; 0x736
 8015b6a:	f002 fb9f 	bl	80182ac <SUBGRF_ReadRegister>
 8015b6e:	4603      	mov	r3, r0
 8015b70:	f023 0304 	bic.w	r3, r3, #4
 8015b74:	b2db      	uxtb	r3, r3
 8015b76:	4619      	mov	r1, r3
 8015b78:	f240 7036 	movw	r0, #1846	; 0x736
 8015b7c:	f002 fb82 	bl	8018284 <SUBGRF_WriteRegister>
 8015b80:	e00c      	b.n	8015b9c <RadioSetRxGenericConfig+0x2ec>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 8015b82:	f240 7036 	movw	r0, #1846	; 0x736
 8015b86:	f002 fb91 	bl	80182ac <SUBGRF_ReadRegister>
 8015b8a:	4603      	mov	r3, r0
 8015b8c:	f043 0304 	orr.w	r3, r3, #4
 8015b90:	b2db      	uxtb	r3, r3
 8015b92:	4619      	mov	r1, r3
 8015b94:	f240 7036 	movw	r0, #1846	; 0x736
 8015b98:	f002 fb74 	bl	8018284 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8015b9c:	4b04      	ldr	r3, [pc, #16]	; (8015bb0 <RadioSetRxGenericConfig+0x300>)
 8015b9e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8015ba2:	609a      	str	r2, [r3, #8]
            break;
 8015ba4:	bf00      	nop
    }
    return status;
 8015ba6:	69fb      	ldr	r3, [r7, #28]
}
 8015ba8:	4618      	mov	r0, r3
 8015baa:	3728      	adds	r7, #40	; 0x28
 8015bac:	46bd      	mov	sp, r7
 8015bae:	bd80      	pop	{r7, pc}
 8015bb0:	20001450 	.word	0x20001450
 8015bb4:	20001488 	.word	0x20001488
 8015bb8:	2000145e 	.word	0x2000145e

08015bbc <RadioSetTxGenericConfig>:

static int32_t RadioSetTxGenericConfig( GenericModems_t modem, TxConfigGeneric_t* config, int8_t power, uint32_t timeout )
{
 8015bbc:	b580      	push	{r7, lr}
 8015bbe:	b088      	sub	sp, #32
 8015bc0:	af00      	add	r7, sp, #0
 8015bc2:	60b9      	str	r1, [r7, #8]
 8015bc4:	607b      	str	r3, [r7, #4]
 8015bc6:	4603      	mov	r3, r0
 8015bc8:	73fb      	strb	r3, [r7, #15]
 8015bca:	4613      	mov	r3, r2
 8015bcc:	73bb      	strb	r3, [r7, #14]
  uint8_t syncword[8]={0};
 8015bce:	2300      	movs	r3, #0
 8015bd0:	617b      	str	r3, [r7, #20]
 8015bd2:	2300      	movs	r3, #0
 8015bd4:	61bb      	str	r3, [r7, #24]
    switch( modem )
 8015bd6:	7bfb      	ldrb	r3, [r7, #15]
 8015bd8:	2b02      	cmp	r3, #2
 8015bda:	f000 811c 	beq.w	8015e16 <RadioSetTxGenericConfig+0x25a>
 8015bde:	2b02      	cmp	r3, #2
 8015be0:	f300 8138 	bgt.w	8015e54 <RadioSetTxGenericConfig+0x298>
 8015be4:	2b00      	cmp	r3, #0
 8015be6:	d003      	beq.n	8015bf0 <RadioSetTxGenericConfig+0x34>
 8015be8:	2b01      	cmp	r3, #1
 8015bea:	f000 8083 	beq.w	8015cf4 <RadioSetTxGenericConfig+0x138>
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            break;
        default:
            break;
 8015bee:	e131      	b.n	8015e54 <RadioSetTxGenericConfig+0x298>
            if ((config->fsk.BitRate== 0) || (config->fsk.PreambleLen== 0))
 8015bf0:	68bb      	ldr	r3, [r7, #8]
 8015bf2:	689b      	ldr	r3, [r3, #8]
 8015bf4:	2b00      	cmp	r3, #0
 8015bf6:	d003      	beq.n	8015c00 <RadioSetTxGenericConfig+0x44>
 8015bf8:	68bb      	ldr	r3, [r7, #8]
 8015bfa:	691b      	ldr	r3, [r3, #16]
 8015bfc:	2b00      	cmp	r3, #0
 8015bfe:	d102      	bne.n	8015c06 <RadioSetTxGenericConfig+0x4a>
                return -1;
 8015c00:	f04f 33ff 	mov.w	r3, #4294967295
 8015c04:	e135      	b.n	8015e72 <RadioSetTxGenericConfig+0x2b6>
            if ( config->fsk.SyncWordLength>8)
 8015c06:	68bb      	ldr	r3, [r7, #8]
 8015c08:	7d1b      	ldrb	r3, [r3, #20]
 8015c0a:	2b08      	cmp	r3, #8
 8015c0c:	d902      	bls.n	8015c14 <RadioSetTxGenericConfig+0x58>
                return -1;
 8015c0e:	f04f 33ff 	mov.w	r3, #4294967295
 8015c12:	e12e      	b.n	8015e72 <RadioSetTxGenericConfig+0x2b6>
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8015c14:	2300      	movs	r3, #0
 8015c16:	61fb      	str	r3, [r7, #28]
 8015c18:	e00d      	b.n	8015c36 <RadioSetTxGenericConfig+0x7a>
                    syncword[i]=config->fsk.SyncWord[i];
 8015c1a:	68bb      	ldr	r3, [r7, #8]
 8015c1c:	699a      	ldr	r2, [r3, #24]
 8015c1e:	69fb      	ldr	r3, [r7, #28]
 8015c20:	4413      	add	r3, r2
 8015c22:	7819      	ldrb	r1, [r3, #0]
 8015c24:	f107 0214 	add.w	r2, r7, #20
 8015c28:	69fb      	ldr	r3, [r7, #28]
 8015c2a:	4413      	add	r3, r2
 8015c2c:	460a      	mov	r2, r1
 8015c2e:	701a      	strb	r2, [r3, #0]
                for(int i =0; i<config->fsk.SyncWordLength; i++)
 8015c30:	69fb      	ldr	r3, [r7, #28]
 8015c32:	3301      	adds	r3, #1
 8015c34:	61fb      	str	r3, [r7, #28]
 8015c36:	68bb      	ldr	r3, [r7, #8]
 8015c38:	7d1b      	ldrb	r3, [r3, #20]
 8015c3a:	461a      	mov	r2, r3
 8015c3c:	69fb      	ldr	r3, [r7, #28]
 8015c3e:	4293      	cmp	r3, r2
 8015c40:	dbeb      	blt.n	8015c1a <RadioSetTxGenericConfig+0x5e>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8015c42:	4b8e      	ldr	r3, [pc, #568]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015c44:	2200      	movs	r2, #0
 8015c46:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = config->fsk.BitRate;
 8015c4a:	68bb      	ldr	r3, [r7, #8]
 8015c4c:	689b      	ldr	r3, [r3, #8]
 8015c4e:	4a8b      	ldr	r2, [pc, #556]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015c50:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = (RadioModShapings_t) config->fsk.ModulationShaping;
 8015c52:	68bb      	ldr	r3, [r7, #8]
 8015c54:	781a      	ldrb	r2, [r3, #0]
 8015c56:	4b89      	ldr	r3, [pc, #548]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015c58:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( config->fsk.Bandwidth );
 8015c5c:	68bb      	ldr	r3, [r7, #8]
 8015c5e:	685b      	ldr	r3, [r3, #4]
 8015c60:	4618      	mov	r0, r3
 8015c62:	f000 f911 	bl	8015e88 <RadioGetFskBandwidthRegValue>
 8015c66:	4603      	mov	r3, r0
 8015c68:	461a      	mov	r2, r3
 8015c6a:	4b84      	ldr	r3, [pc, #528]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015c6c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = config->fsk.FrequencyDeviation;
 8015c70:	68bb      	ldr	r3, [r7, #8]
 8015c72:	68db      	ldr	r3, [r3, #12]
 8015c74:	4a81      	ldr	r2, [pc, #516]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015c76:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 8015c78:	4b80      	ldr	r3, [pc, #512]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015c7a:	2200      	movs	r2, #0
 8015c7c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( config->fsk.PreambleLen << 3 ); // convert byte into bit
 8015c7e:	68bb      	ldr	r3, [r7, #8]
 8015c80:	691b      	ldr	r3, [r3, #16]
 8015c82:	b29b      	uxth	r3, r3
 8015c84:	00db      	lsls	r3, r3, #3
 8015c86:	b29a      	uxth	r2, r3
 8015c88:	4b7c      	ldr	r3, [pc, #496]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015c8a:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS; //don't care in tx
 8015c8c:	4b7b      	ldr	r3, [pc, #492]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015c8e:	2204      	movs	r2, #4
 8015c90:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = (config->fsk.SyncWordLength ) << 3 ; // convert byte into bit
 8015c92:	68bb      	ldr	r3, [r7, #8]
 8015c94:	7d1b      	ldrb	r3, [r3, #20]
 8015c96:	00db      	lsls	r3, r3, #3
 8015c98:	b2da      	uxtb	r2, r3
 8015c9a:	4b78      	ldr	r3, [pc, #480]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015c9c:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF; /*don't care in tx*/
 8015c9e:	4b77      	ldr	r3, [pc, #476]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015ca0:	2200      	movs	r2, #0
 8015ca2:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = (RadioPacketLengthModes_t) config->fsk.HeaderType;
 8015ca4:	68bb      	ldr	r3, [r7, #8]
 8015ca6:	7f9a      	ldrb	r2, [r3, #30]
 8015ca8:	4b74      	ldr	r3, [pc, #464]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015caa:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = (RadioCrcTypes_t) config->fsk.CrcLength;
 8015cac:	68bb      	ldr	r3, [r7, #8]
 8015cae:	7fda      	ldrb	r2, [r3, #31]
 8015cb0:	4b72      	ldr	r3, [pc, #456]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015cb2:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = (RadioDcFree_t) config->fsk.Whitening;
 8015cb4:	68bb      	ldr	r3, [r7, #8]
 8015cb6:	f893 2022 	ldrb.w	r2, [r3, #34]	; 0x22
 8015cba:	4b70      	ldr	r3, [pc, #448]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015cbc:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8015cbe:	f000 ffb4 	bl	8016c2a <RadioStandby>
            RadioSetModem( MODEM_FSK );
 8015cc2:	2000      	movs	r0, #0
 8015cc4:	f000 f976 	bl	8015fb4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8015cc8:	486d      	ldr	r0, [pc, #436]	; (8015e80 <RadioSetTxGenericConfig+0x2c4>)
 8015cca:	f002 f8b9 	bl	8017e40 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8015cce:	486d      	ldr	r0, [pc, #436]	; (8015e84 <RadioSetTxGenericConfig+0x2c8>)
 8015cd0:	f002 f984 	bl	8017fdc <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( syncword );
 8015cd4:	f107 0314 	add.w	r3, r7, #20
 8015cd8:	4618      	mov	r0, r3
 8015cda:	f001 fc8e 	bl	80175fa <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( config->fsk.whiteSeed );
 8015cde:	68bb      	ldr	r3, [r7, #8]
 8015ce0:	8b9b      	ldrh	r3, [r3, #28]
 8015ce2:	4618      	mov	r0, r3
 8015ce4:	f001 fcd8 	bl	8017698 <SUBGRF_SetWhiteningSeed>
            SUBGRF_SetCrcPolynomial(config->fsk.CrcPolynomial );
 8015ce8:	68bb      	ldr	r3, [r7, #8]
 8015cea:	8c1b      	ldrh	r3, [r3, #32]
 8015cec:	4618      	mov	r0, r3
 8015cee:	f001 fcb3 	bl	8017658 <SUBGRF_SetCrcPolynomial>
            break;
 8015cf2:	e0b0      	b.n	8015e56 <RadioSetTxGenericConfig+0x29a>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 8015cf4:	4b61      	ldr	r3, [pc, #388]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015cf6:	2201      	movs	r2, #1
 8015cf8:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) config->lora.SpreadingFactor;
 8015cfc:	68bb      	ldr	r3, [r7, #8]
 8015cfe:	f893 2024 	ldrb.w	r2, [r3, #36]	; 0x24
 8015d02:	4b5e      	ldr	r3, [pc, #376]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015d04:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = (RadioLoRaBandwidths_t) config->lora.Bandwidth;
 8015d08:	68bb      	ldr	r3, [r7, #8]
 8015d0a:	f893 2025 	ldrb.w	r2, [r3, #37]	; 0x25
 8015d0e:	4b5b      	ldr	r3, [pc, #364]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015d10:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = (RadioLoRaCodingRates_t) config->lora.Coderate;
 8015d14:	68bb      	ldr	r3, [r7, #8]
 8015d16:	f893 2026 	ldrb.w	r2, [r3, #38]	; 0x26
 8015d1a:	4b58      	ldr	r3, [pc, #352]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015d1c:	f883 2052 	strb.w	r2, [r3, #82]	; 0x52
            switch (config->lora.LowDatarateOptimize)
 8015d20:	68bb      	ldr	r3, [r7, #8]
 8015d22:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8015d26:	2b02      	cmp	r3, #2
 8015d28:	d010      	beq.n	8015d4c <RadioSetTxGenericConfig+0x190>
 8015d2a:	2b02      	cmp	r3, #2
 8015d2c:	dc22      	bgt.n	8015d74 <RadioSetTxGenericConfig+0x1b8>
 8015d2e:	2b00      	cmp	r3, #0
 8015d30:	d002      	beq.n	8015d38 <RadioSetTxGenericConfig+0x17c>
 8015d32:	2b01      	cmp	r3, #1
 8015d34:	d005      	beq.n	8015d42 <RadioSetTxGenericConfig+0x186>
                break;
 8015d36:	e01d      	b.n	8015d74 <RadioSetTxGenericConfig+0x1b8>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8015d38:	4b50      	ldr	r3, [pc, #320]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015d3a:	2200      	movs	r2, #0
 8015d3c:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8015d40:	e019      	b.n	8015d76 <RadioSetTxGenericConfig+0x1ba>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8015d42:	4b4e      	ldr	r3, [pc, #312]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015d44:	2201      	movs	r2, #1
 8015d46:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8015d4a:	e014      	b.n	8015d76 <RadioSetTxGenericConfig+0x1ba>
                if ((config->lora.SpreadingFactor==RADIO_LORA_SF11) || (config->lora.SpreadingFactor==RADIO_LORA_SF12))
 8015d4c:	68bb      	ldr	r3, [r7, #8]
 8015d4e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8015d52:	2b0b      	cmp	r3, #11
 8015d54:	d004      	beq.n	8015d60 <RadioSetTxGenericConfig+0x1a4>
 8015d56:	68bb      	ldr	r3, [r7, #8]
 8015d58:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8015d5c:	2b0c      	cmp	r3, #12
 8015d5e:	d104      	bne.n	8015d6a <RadioSetTxGenericConfig+0x1ae>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 1;
 8015d60:	4b46      	ldr	r3, [pc, #280]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015d62:	2201      	movs	r2, #1
 8015d64:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8015d68:	e005      	b.n	8015d76 <RadioSetTxGenericConfig+0x1ba>
                  SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0;
 8015d6a:	4b44      	ldr	r3, [pc, #272]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015d6c:	2200      	movs	r2, #0
 8015d6e:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
                break;
 8015d72:	e000      	b.n	8015d76 <RadioSetTxGenericConfig+0x1ba>
                break;
 8015d74:	bf00      	nop
            SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = (config->lora.LowDatarateOptimize==0)?0:1;
 8015d76:	68bb      	ldr	r3, [r7, #8]
 8015d78:	f893 3027 	ldrb.w	r3, [r3, #39]	; 0x27
 8015d7c:	2b00      	cmp	r3, #0
 8015d7e:	bf14      	ite	ne
 8015d80:	2301      	movne	r3, #1
 8015d82:	2300      	moveq	r3, #0
 8015d84:	b2db      	uxtb	r3, r3
 8015d86:	461a      	mov	r2, r3
 8015d88:	4b3c      	ldr	r3, [pc, #240]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015d8a:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 8015d8e:	4b3b      	ldr	r3, [pc, #236]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015d90:	2201      	movs	r2, #1
 8015d92:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.LoRa.PreambleLength = config->lora.PreambleLen;
 8015d94:	68bb      	ldr	r3, [r7, #8]
 8015d96:	8d1a      	ldrh	r2, [r3, #40]	; 0x28
 8015d98:	4b38      	ldr	r3, [pc, #224]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015d9a:	839a      	strh	r2, [r3, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = (RadioLoRaPacketLengthsMode_t) config->lora.LengthMode;
 8015d9c:	68bb      	ldr	r3, [r7, #8]
 8015d9e:	f893 202a 	ldrb.w	r2, [r3, #42]	; 0x2a
 8015da2:	4b36      	ldr	r3, [pc, #216]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015da4:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.CrcMode = (RadioLoRaCrcModes_t) config->lora.CrcMode;
 8015da6:	68bb      	ldr	r3, [r7, #8]
 8015da8:	f893 202b 	ldrb.w	r2, [r3, #43]	; 0x2b
 8015dac:	4b33      	ldr	r3, [pc, #204]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015dae:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = (RadioLoRaIQModes_t) config->lora.IqInverted;
 8015db2:	68bb      	ldr	r3, [r7, #8]
 8015db4:	f893 202c 	ldrb.w	r2, [r3, #44]	; 0x2c
 8015db8:	4b30      	ldr	r3, [pc, #192]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015dba:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 8015dbe:	f000 ff34 	bl	8016c2a <RadioStandby>
            RadioSetModem( MODEM_LORA );
 8015dc2:	2001      	movs	r0, #1
 8015dc4:	f000 f8f6 	bl	8015fb4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8015dc8:	482d      	ldr	r0, [pc, #180]	; (8015e80 <RadioSetTxGenericConfig+0x2c4>)
 8015dca:	f002 f839 	bl	8017e40 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8015dce:	482d      	ldr	r0, [pc, #180]	; (8015e84 <RadioSetTxGenericConfig+0x2c8>)
 8015dd0:	f002 f904 	bl	8017fdc <SUBGRF_SetPacketParams>
            if( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 )
 8015dd4:	4b29      	ldr	r3, [pc, #164]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015dd6:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8015dda:	2b06      	cmp	r3, #6
 8015ddc:	d10d      	bne.n	8015dfa <RadioSetTxGenericConfig+0x23e>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 8015dde:	f640 0089 	movw	r0, #2185	; 0x889
 8015de2:	f002 fa63 	bl	80182ac <SUBGRF_ReadRegister>
 8015de6:	4603      	mov	r3, r0
 8015de8:	f023 0304 	bic.w	r3, r3, #4
 8015dec:	b2db      	uxtb	r3, r3
 8015dee:	4619      	mov	r1, r3
 8015df0:	f640 0089 	movw	r0, #2185	; 0x889
 8015df4:	f002 fa46 	bl	8018284 <SUBGRF_WriteRegister>
            break;
 8015df8:	e02d      	b.n	8015e56 <RadioSetTxGenericConfig+0x29a>
                SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 8015dfa:	f640 0089 	movw	r0, #2185	; 0x889
 8015dfe:	f002 fa55 	bl	80182ac <SUBGRF_ReadRegister>
 8015e02:	4603      	mov	r3, r0
 8015e04:	f043 0304 	orr.w	r3, r3, #4
 8015e08:	b2db      	uxtb	r3, r3
 8015e0a:	4619      	mov	r1, r3
 8015e0c:	f640 0089 	movw	r0, #2185	; 0x889
 8015e10:	f002 fa38 	bl	8018284 <SUBGRF_WriteRegister>
            break;
 8015e14:	e01f      	b.n	8015e56 <RadioSetTxGenericConfig+0x29a>
            if ((config->fsk.BitRate== 0) || (config->fsk.BitRate> 1000))
 8015e16:	68bb      	ldr	r3, [r7, #8]
 8015e18:	689b      	ldr	r3, [r3, #8]
 8015e1a:	2b00      	cmp	r3, #0
 8015e1c:	d004      	beq.n	8015e28 <RadioSetTxGenericConfig+0x26c>
 8015e1e:	68bb      	ldr	r3, [r7, #8]
 8015e20:	689b      	ldr	r3, [r3, #8]
 8015e22:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8015e26:	d902      	bls.n	8015e2e <RadioSetTxGenericConfig+0x272>
                return -1;
 8015e28:	f04f 33ff 	mov.w	r3, #4294967295
 8015e2c:	e021      	b.n	8015e72 <RadioSetTxGenericConfig+0x2b6>
            RadioSetModem( MODEM_BPSK );
 8015e2e:	2002      	movs	r0, #2
 8015e30:	f000 f8c0 	bl	8015fb4 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 8015e34:	4b11      	ldr	r3, [pc, #68]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015e36:	2202      	movs	r2, #2
 8015e38:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = config->bpsk.BitRate;
 8015e3c:	68bb      	ldr	r3, [r7, #8]
 8015e3e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8015e40:	4a0e      	ldr	r2, [pc, #56]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015e42:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8015e44:	4b0d      	ldr	r3, [pc, #52]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015e46:	2216      	movs	r2, #22
 8015e48:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8015e4c:	480c      	ldr	r0, [pc, #48]	; (8015e80 <RadioSetTxGenericConfig+0x2c4>)
 8015e4e:	f001 fff7 	bl	8017e40 <SUBGRF_SetModulationParams>
            break;
 8015e52:	e000      	b.n	8015e56 <RadioSetTxGenericConfig+0x29a>
            break;
 8015e54:	bf00      	nop
    }

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 8015e56:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8015e5a:	4618      	mov	r0, r3
 8015e5c:	f002 fab6 	bl	80183cc <SUBGRF_SetRfTxPower>
 8015e60:	4603      	mov	r3, r0
 8015e62:	461a      	mov	r2, r3
 8015e64:	4b05      	ldr	r3, [pc, #20]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015e66:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 8015e6a:	4a04      	ldr	r2, [pc, #16]	; (8015e7c <RadioSetTxGenericConfig+0x2c0>)
 8015e6c:	687b      	ldr	r3, [r7, #4]
 8015e6e:	6053      	str	r3, [r2, #4]
    return 0;
 8015e70:	2300      	movs	r3, #0
}
 8015e72:	4618      	mov	r0, r3
 8015e74:	3720      	adds	r7, #32
 8015e76:	46bd      	mov	sp, r7
 8015e78:	bd80      	pop	{r7, pc}
 8015e7a:	bf00      	nop
 8015e7c:	20001450 	.word	0x20001450
 8015e80:	20001488 	.word	0x20001488
 8015e84:	2000145e 	.word	0x2000145e

08015e88 <RadioGetFskBandwidthRegValue>:

/* Private  functions ---------------------------------------------------------*/
static uint8_t RadioGetFskBandwidthRegValue( uint32_t bandwidth )
{
 8015e88:	b480      	push	{r7}
 8015e8a:	b085      	sub	sp, #20
 8015e8c:	af00      	add	r7, sp, #0
 8015e8e:	6078      	str	r0, [r7, #4]
    uint8_t i;

    if( bandwidth == 0 )
 8015e90:	687b      	ldr	r3, [r7, #4]
 8015e92:	2b00      	cmp	r3, #0
 8015e94:	d101      	bne.n	8015e9a <RadioGetFskBandwidthRegValue+0x12>
    {
        return( 0x1F );
 8015e96:	231f      	movs	r3, #31
 8015e98:	e016      	b.n	8015ec8 <RadioGetFskBandwidthRegValue+0x40>
    }

    /* ST_WORKAROUND_BEGIN: Simplified loop */
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8015e9a:	2300      	movs	r3, #0
 8015e9c:	73fb      	strb	r3, [r7, #15]
 8015e9e:	e00f      	b.n	8015ec0 <RadioGetFskBandwidthRegValue+0x38>
    {
        if ( bandwidth < FskBandwidths[i].bandwidth )
 8015ea0:	7bfb      	ldrb	r3, [r7, #15]
 8015ea2:	4a0c      	ldr	r2, [pc, #48]	; (8015ed4 <RadioGetFskBandwidthRegValue+0x4c>)
 8015ea4:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8015ea8:	687a      	ldr	r2, [r7, #4]
 8015eaa:	429a      	cmp	r2, r3
 8015eac:	d205      	bcs.n	8015eba <RadioGetFskBandwidthRegValue+0x32>
        {
            return FskBandwidths[i].RegValue;
 8015eae:	7bfb      	ldrb	r3, [r7, #15]
 8015eb0:	4a08      	ldr	r2, [pc, #32]	; (8015ed4 <RadioGetFskBandwidthRegValue+0x4c>)
 8015eb2:	00db      	lsls	r3, r3, #3
 8015eb4:	4413      	add	r3, r2
 8015eb6:	791b      	ldrb	r3, [r3, #4]
 8015eb8:	e006      	b.n	8015ec8 <RadioGetFskBandwidthRegValue+0x40>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ); i++ )
 8015eba:	7bfb      	ldrb	r3, [r7, #15]
 8015ebc:	3301      	adds	r3, #1
 8015ebe:	73fb      	strb	r3, [r7, #15]
 8015ec0:	7bfb      	ldrb	r3, [r7, #15]
 8015ec2:	2b15      	cmp	r3, #21
 8015ec4:	d9ec      	bls.n	8015ea0 <RadioGetFskBandwidthRegValue+0x18>
        }
    }
    /* ST_WORKAROUND_END */
    // ERROR: Value not found
    while( 1 );
 8015ec6:	e7fe      	b.n	8015ec6 <RadioGetFskBandwidthRegValue+0x3e>
}
 8015ec8:	4618      	mov	r0, r3
 8015eca:	3714      	adds	r7, #20
 8015ecc:	46bd      	mov	sp, r7
 8015ece:	bc80      	pop	{r7}
 8015ed0:	4770      	bx	lr
 8015ed2:	bf00      	nop
 8015ed4:	0801af18 	.word	0x0801af18

08015ed8 <RadioInit>:

static void RadioInit( RadioEvents_t *events )
{
 8015ed8:	b580      	push	{r7, lr}
 8015eda:	b084      	sub	sp, #16
 8015edc:	af02      	add	r7, sp, #8
 8015ede:	6078      	str	r0, [r7, #4]
    RadioEvents = events;
 8015ee0:	4a21      	ldr	r2, [pc, #132]	; (8015f68 <RadioInit+0x90>)
 8015ee2:	687b      	ldr	r3, [r7, #4]
 8015ee4:	6013      	str	r3, [r2, #0]

    SubgRf.RxContinuous = false;
 8015ee6:	4b21      	ldr	r3, [pc, #132]	; (8015f6c <RadioInit+0x94>)
 8015ee8:	2200      	movs	r2, #0
 8015eea:	705a      	strb	r2, [r3, #1]
    SubgRf.TxTimeout = 0;
 8015eec:	4b1f      	ldr	r3, [pc, #124]	; (8015f6c <RadioInit+0x94>)
 8015eee:	2200      	movs	r2, #0
 8015ef0:	605a      	str	r2, [r3, #4]
    SubgRf.RxTimeout = 0;
 8015ef2:	4b1e      	ldr	r3, [pc, #120]	; (8015f6c <RadioInit+0x94>)
 8015ef4:	2200      	movs	r2, #0
 8015ef6:	609a      	str	r2, [r3, #8]

    SUBGRF_Init( RadioOnDioIrq );
 8015ef8:	481d      	ldr	r0, [pc, #116]	; (8015f70 <RadioInit+0x98>)
 8015efa:	f001 fae9 	bl	80174d0 <SUBGRF_Init>
    /*SubgRf.publicNetwork set to false*/
    RadioSetPublicNetwork( false );
 8015efe:	2000      	movs	r0, #0
 8015f00:	f000 ffdc 	bl	8016ebc <RadioSetPublicNetwork>

    SUBGRF_SetRegulatorMode(  );
 8015f04:	f001 fd9a 	bl	8017a3c <SUBGRF_SetRegulatorMode>

    SUBGRF_SetBufferBaseAddress( 0x00, 0x00 );
 8015f08:	2100      	movs	r1, #0
 8015f0a:	2000      	movs	r0, #0
 8015f0c:	f002 f906 	bl	801811c <SUBGRF_SetBufferBaseAddress>
    SUBGRF_SetTxParams(RFO_LP, 0, RADIO_RAMP_200_US);
 8015f10:	2204      	movs	r2, #4
 8015f12:	2100      	movs	r1, #0
 8015f14:	2001      	movs	r0, #1
 8015f16:	f001 ff2b 	bl	8017d70 <SUBGRF_SetTxParams>
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, IRQ_RADIO_ALL, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8015f1a:	2300      	movs	r3, #0
 8015f1c:	2200      	movs	r2, #0
 8015f1e:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8015f22:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8015f26:	f001 fe57 	bl	8017bd8 <SUBGRF_SetDioIrqParams>

    /* ST_WORKAROUND_BEGIN: Sleep radio */
    RadioSleep();
 8015f2a:	f000 fe6b 	bl	8016c04 <RadioSleep>
    /* ST_WORKAROUND_END */
    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, RadioOnTxTimeoutIrq );
 8015f2e:	2300      	movs	r3, #0
 8015f30:	9300      	str	r3, [sp, #0]
 8015f32:	4b10      	ldr	r3, [pc, #64]	; (8015f74 <RadioInit+0x9c>)
 8015f34:	2200      	movs	r2, #0
 8015f36:	f04f 31ff 	mov.w	r1, #4294967295
 8015f3a:	480f      	ldr	r0, [pc, #60]	; (8015f78 <RadioInit+0xa0>)
 8015f3c:	f003 faa8 	bl	8019490 <UTIL_TIMER_Create>
    TimerInit( &RxTimeoutTimer, RadioOnRxTimeoutIrq );
 8015f40:	2300      	movs	r3, #0
 8015f42:	9300      	str	r3, [sp, #0]
 8015f44:	4b0d      	ldr	r3, [pc, #52]	; (8015f7c <RadioInit+0xa4>)
 8015f46:	2200      	movs	r2, #0
 8015f48:	f04f 31ff 	mov.w	r1, #4294967295
 8015f4c:	480c      	ldr	r0, [pc, #48]	; (8015f80 <RadioInit+0xa8>)
 8015f4e:	f003 fa9f 	bl	8019490 <UTIL_TIMER_Create>
    TimerStop( &TxTimeoutTimer );
 8015f52:	4809      	ldr	r0, [pc, #36]	; (8015f78 <RadioInit+0xa0>)
 8015f54:	f003 fb40 	bl	80195d8 <UTIL_TIMER_Stop>
    TimerStop( &RxTimeoutTimer );
 8015f58:	4809      	ldr	r0, [pc, #36]	; (8015f80 <RadioInit+0xa8>)
 8015f5a:	f003 fb3d 	bl	80195d8 <UTIL_TIMER_Stop>
}
 8015f5e:	bf00      	nop
 8015f60:	3708      	adds	r7, #8
 8015f62:	46bd      	mov	sp, r7
 8015f64:	bd80      	pop	{r7, pc}
 8015f66:	bf00      	nop
 8015f68:	20000e64 	.word	0x20000e64
 8015f6c:	20001450 	.word	0x20001450
 8015f70:	08016fa1 	.word	0x08016fa1
 8015f74:	08016f29 	.word	0x08016f29
 8015f78:	200014a8 	.word	0x200014a8
 8015f7c:	08016f65 	.word	0x08016f65
 8015f80:	200014c0 	.word	0x200014c0

08015f84 <RadioGetStatus>:

static RadioState_t RadioGetStatus( void )
{
 8015f84:	b580      	push	{r7, lr}
 8015f86:	af00      	add	r7, sp, #0
    switch( SUBGRF_GetOperatingMode( ) )
 8015f88:	f001 fae8 	bl	801755c <SUBGRF_GetOperatingMode>
 8015f8c:	4603      	mov	r3, r0
 8015f8e:	2b07      	cmp	r3, #7
 8015f90:	d00a      	beq.n	8015fa8 <RadioGetStatus+0x24>
 8015f92:	2b07      	cmp	r3, #7
 8015f94:	dc0a      	bgt.n	8015fac <RadioGetStatus+0x28>
 8015f96:	2b04      	cmp	r3, #4
 8015f98:	d002      	beq.n	8015fa0 <RadioGetStatus+0x1c>
 8015f9a:	2b05      	cmp	r3, #5
 8015f9c:	d002      	beq.n	8015fa4 <RadioGetStatus+0x20>
 8015f9e:	e005      	b.n	8015fac <RadioGetStatus+0x28>
    {
        case MODE_TX:
            return RF_TX_RUNNING;
 8015fa0:	2302      	movs	r3, #2
 8015fa2:	e004      	b.n	8015fae <RadioGetStatus+0x2a>
        case MODE_RX:
            return RF_RX_RUNNING;
 8015fa4:	2301      	movs	r3, #1
 8015fa6:	e002      	b.n	8015fae <RadioGetStatus+0x2a>
        case MODE_CAD:
            return RF_CAD;
 8015fa8:	2303      	movs	r3, #3
 8015faa:	e000      	b.n	8015fae <RadioGetStatus+0x2a>
        default:
            return RF_IDLE;
 8015fac:	2300      	movs	r3, #0
    }
}
 8015fae:	4618      	mov	r0, r3
 8015fb0:	bd80      	pop	{r7, pc}
	...

08015fb4 <RadioSetModem>:

static void RadioSetModem( RadioModems_t modem )
{
 8015fb4:	b580      	push	{r7, lr}
 8015fb6:	b082      	sub	sp, #8
 8015fb8:	af00      	add	r7, sp, #0
 8015fba:	4603      	mov	r3, r0
 8015fbc:	71fb      	strb	r3, [r7, #7]
    SubgRf.Modem = modem;
 8015fbe:	4a19      	ldr	r2, [pc, #100]	; (8016024 <RadioSetModem+0x70>)
 8015fc0:	79fb      	ldrb	r3, [r7, #7]
 8015fc2:	7013      	strb	r3, [r2, #0]
    switch( modem )
 8015fc4:	79fb      	ldrb	r3, [r7, #7]
 8015fc6:	2b04      	cmp	r3, #4
 8015fc8:	d023      	beq.n	8016012 <RadioSetModem+0x5e>
 8015fca:	2b04      	cmp	r3, #4
 8015fcc:	dc03      	bgt.n	8015fd6 <RadioSetModem+0x22>
 8015fce:	2b01      	cmp	r3, #1
 8015fd0:	d008      	beq.n	8015fe4 <RadioSetModem+0x30>
 8015fd2:	2b03      	cmp	r3, #3
 8015fd4:	d019      	beq.n	801600a <RadioSetModem+0x56>
    {
        default:
        case MODEM_FSK:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8015fd6:	2000      	movs	r0, #0
 8015fd8:	f001 fea2 	bl	8017d20 <SUBGRF_SetPacketType>
            // When switching to GFSK mode the LoRa SyncWord register value is reset
            // Thus, we also reset the RadioPublicNetwork variable
            SubgRf.PublicNetwork.Current = false;
 8015fdc:	4b11      	ldr	r3, [pc, #68]	; (8016024 <RadioSetModem+0x70>)
 8015fde:	2200      	movs	r2, #0
 8015fe0:	735a      	strb	r2, [r3, #13]
            break;
 8015fe2:	e01b      	b.n	801601c <RadioSetModem+0x68>
        case MODEM_LORA:
            SUBGRF_SetPacketType( PACKET_TYPE_LORA );
 8015fe4:	2001      	movs	r0, #1
 8015fe6:	f001 fe9b 	bl	8017d20 <SUBGRF_SetPacketType>
            // Public/Private network register is reset when switching modems
            if( SubgRf.PublicNetwork.Current != SubgRf.PublicNetwork.Previous )
 8015fea:	4b0e      	ldr	r3, [pc, #56]	; (8016024 <RadioSetModem+0x70>)
 8015fec:	7b5a      	ldrb	r2, [r3, #13]
 8015fee:	4b0d      	ldr	r3, [pc, #52]	; (8016024 <RadioSetModem+0x70>)
 8015ff0:	7b1b      	ldrb	r3, [r3, #12]
 8015ff2:	429a      	cmp	r2, r3
 8015ff4:	d011      	beq.n	801601a <RadioSetModem+0x66>
            {
                SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous;
 8015ff6:	4b0b      	ldr	r3, [pc, #44]	; (8016024 <RadioSetModem+0x70>)
 8015ff8:	7b1a      	ldrb	r2, [r3, #12]
 8015ffa:	4b0a      	ldr	r3, [pc, #40]	; (8016024 <RadioSetModem+0x70>)
 8015ffc:	735a      	strb	r2, [r3, #13]
                RadioSetPublicNetwork( SubgRf.PublicNetwork.Current );
 8015ffe:	4b09      	ldr	r3, [pc, #36]	; (8016024 <RadioSetModem+0x70>)
 8016000:	7b5b      	ldrb	r3, [r3, #13]
 8016002:	4618      	mov	r0, r3
 8016004:	f000 ff5a 	bl	8016ebc <RadioSetPublicNetwork>
            }
            break;
 8016008:	e007      	b.n	801601a <RadioSetModem+0x66>
        case MODEM_SIGFOX_TX:
            SUBGRF_SetPacketType( PACKET_TYPE_BPSK );
 801600a:	2002      	movs	r0, #2
 801600c:	f001 fe88 	bl	8017d20 <SUBGRF_SetPacketType>
            break;
 8016010:	e004      	b.n	801601c <RadioSetModem+0x68>
        case MODEM_SIGFOX_RX:
            SUBGRF_SetPacketType( PACKET_TYPE_GFSK );
 8016012:	2000      	movs	r0, #0
 8016014:	f001 fe84 	bl	8017d20 <SUBGRF_SetPacketType>
            break;
 8016018:	e000      	b.n	801601c <RadioSetModem+0x68>
            break;
 801601a:	bf00      	nop
    }
}
 801601c:	bf00      	nop
 801601e:	3708      	adds	r7, #8
 8016020:	46bd      	mov	sp, r7
 8016022:	bd80      	pop	{r7, pc}
 8016024:	20001450 	.word	0x20001450

08016028 <RadioSetChannel>:

static void RadioSetChannel( uint32_t freq )
{
 8016028:	b580      	push	{r7, lr}
 801602a:	b082      	sub	sp, #8
 801602c:	af00      	add	r7, sp, #0
 801602e:	6078      	str	r0, [r7, #4]
    SUBGRF_SetRfFrequency( freq );
 8016030:	6878      	ldr	r0, [r7, #4]
 8016032:	f001 fe31 	bl	8017c98 <SUBGRF_SetRfFrequency>
}
 8016036:	bf00      	nop
 8016038:	3708      	adds	r7, #8
 801603a:	46bd      	mov	sp, r7
 801603c:	bd80      	pop	{r7, pc}

0801603e <RadioIsChannelFree>:

static bool RadioIsChannelFree( uint32_t freq, uint32_t rxBandwidth, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 801603e:	b580      	push	{r7, lr}
 8016040:	b090      	sub	sp, #64	; 0x40
 8016042:	af0a      	add	r7, sp, #40	; 0x28
 8016044:	60f8      	str	r0, [r7, #12]
 8016046:	60b9      	str	r1, [r7, #8]
 8016048:	603b      	str	r3, [r7, #0]
 801604a:	4613      	mov	r3, r2
 801604c:	80fb      	strh	r3, [r7, #6]
    bool status = true;
 801604e:	2301      	movs	r3, #1
 8016050:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8016052:	2300      	movs	r3, #0
 8016054:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 8016056:	2300      	movs	r3, #0
 8016058:	613b      	str	r3, [r7, #16]

    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 801605a:	f000 fde6 	bl	8016c2a <RadioStandby>
    /* ST_WORKAROUND_END */

    RadioSetModem( MODEM_FSK );
 801605e:	2000      	movs	r0, #0
 8016060:	f7ff ffa8 	bl	8015fb4 <RadioSetModem>

    RadioSetChannel( freq );
 8016064:	68f8      	ldr	r0, [r7, #12]
 8016066:	f7ff ffdf 	bl	8016028 <RadioSetChannel>

    // Set Rx bandwidth. Other parameters are not used.
    RadioSetRxConfig( MODEM_FSK, rxBandwidth, 600, 0, rxBandwidth, 3, 0, false,
 801606a:	2301      	movs	r3, #1
 801606c:	9309      	str	r3, [sp, #36]	; 0x24
 801606e:	2300      	movs	r3, #0
 8016070:	9308      	str	r3, [sp, #32]
 8016072:	2300      	movs	r3, #0
 8016074:	9307      	str	r3, [sp, #28]
 8016076:	2300      	movs	r3, #0
 8016078:	9306      	str	r3, [sp, #24]
 801607a:	2300      	movs	r3, #0
 801607c:	9305      	str	r3, [sp, #20]
 801607e:	2300      	movs	r3, #0
 8016080:	9304      	str	r3, [sp, #16]
 8016082:	2300      	movs	r3, #0
 8016084:	9303      	str	r3, [sp, #12]
 8016086:	2300      	movs	r3, #0
 8016088:	9302      	str	r3, [sp, #8]
 801608a:	2303      	movs	r3, #3
 801608c:	9301      	str	r3, [sp, #4]
 801608e:	68bb      	ldr	r3, [r7, #8]
 8016090:	9300      	str	r3, [sp, #0]
 8016092:	2300      	movs	r3, #0
 8016094:	f44f 7216 	mov.w	r2, #600	; 0x258
 8016098:	68b9      	ldr	r1, [r7, #8]
 801609a:	2000      	movs	r0, #0
 801609c:	f000 f840 	bl	8016120 <RadioSetRxConfig>
                      0, false, 0, 0, false, true );
    RadioRx( 0 );
 80160a0:	2000      	movs	r0, #0
 80160a2:	f000 fdc9 	bl	8016c38 <RadioRx>

    RADIO_DELAY_MS( RadioGetWakeupTime( ) );
 80160a6:	f000 ff37 	bl	8016f18 <RadioGetWakeupTime>
 80160aa:	4603      	mov	r3, r0
 80160ac:	4618      	mov	r0, r3
 80160ae:	f7eb ffcc 	bl	800204a <HAL_Delay>

    carrierSenseTime = TimerGetCurrentTime( );
 80160b2:	f003 fbab 	bl	801980c <UTIL_TIMER_GetCurrentTime>
 80160b6:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80160b8:	e00d      	b.n	80160d6 <RadioIsChannelFree+0x98>
    {
        rssi = RadioRssi( MODEM_FSK );
 80160ba:	2000      	movs	r0, #0
 80160bc:	f000 fe7c 	bl	8016db8 <RadioRssi>
 80160c0:	4603      	mov	r3, r0
 80160c2:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 80160c4:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80160c8:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 80160cc:	429a      	cmp	r2, r3
 80160ce:	dd02      	ble.n	80160d6 <RadioIsChannelFree+0x98>
        {
            status = false;
 80160d0:	2300      	movs	r3, #0
 80160d2:	75fb      	strb	r3, [r7, #23]
            break;
 80160d4:	e006      	b.n	80160e4 <RadioIsChannelFree+0xa6>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80160d6:	6938      	ldr	r0, [r7, #16]
 80160d8:	f003 fbaa 	bl	8019830 <UTIL_TIMER_GetElapsedTime>
 80160dc:	4602      	mov	r2, r0
 80160de:	683b      	ldr	r3, [r7, #0]
 80160e0:	4293      	cmp	r3, r2
 80160e2:	d8ea      	bhi.n	80160ba <RadioIsChannelFree+0x7c>
        }
    }
    /* ST_WORKAROUND_BEGIN: Prevent multiple sleeps with TXCO delay */
    RadioStandby( );
 80160e4:	f000 fda1 	bl	8016c2a <RadioStandby>
    /* ST_WORKAROUND_END */
    return status;
 80160e8:	7dfb      	ldrb	r3, [r7, #23]
}
 80160ea:	4618      	mov	r0, r3
 80160ec:	3718      	adds	r7, #24
 80160ee:	46bd      	mov	sp, r7
 80160f0:	bd80      	pop	{r7, pc}

080160f2 <RadioRandom>:

static uint32_t RadioRandom( void )
{
 80160f2:	b580      	push	{r7, lr}
 80160f4:	b082      	sub	sp, #8
 80160f6:	af00      	add	r7, sp, #0
    uint32_t rnd = 0;
 80160f8:	2300      	movs	r3, #0
 80160fa:	607b      	str	r3, [r7, #4]

    /*
     * Radio setup for random number generation
     */
    /* Set LoRa modem ON */
    RadioSetModem( MODEM_LORA );
 80160fc:	2001      	movs	r0, #1
 80160fe:	f7ff ff59 	bl	8015fb4 <RadioSetModem>

    /* Disable LoRa modem interrupts */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8016102:	2300      	movs	r3, #0
 8016104:	2200      	movs	r2, #0
 8016106:	2100      	movs	r1, #0
 8016108:	2000      	movs	r0, #0
 801610a:	f001 fd65 	bl	8017bd8 <SUBGRF_SetDioIrqParams>

    rnd = SUBGRF_GetRandom();
 801610e:	f001 faf6 	bl	80176fe <SUBGRF_GetRandom>
 8016112:	6078      	str	r0, [r7, #4]

    return rnd;
 8016114:	687b      	ldr	r3, [r7, #4]
}
 8016116:	4618      	mov	r0, r3
 8016118:	3708      	adds	r7, #8
 801611a:	46bd      	mov	sp, r7
 801611c:	bd80      	pop	{r7, pc}
	...

08016120 <RadioSetRxConfig>:
                              uint32_t bandwidthAfc, uint16_t preambleLen,
                              uint16_t symbTimeout, bool fixLen,
                              uint8_t payloadLen,
                              bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                              bool iqInverted, bool rxContinuous )
{
 8016120:	b580      	push	{r7, lr}
 8016122:	b08a      	sub	sp, #40	; 0x28
 8016124:	af00      	add	r7, sp, #0
 8016126:	60b9      	str	r1, [r7, #8]
 8016128:	607a      	str	r2, [r7, #4]
 801612a:	461a      	mov	r2, r3
 801612c:	4603      	mov	r3, r0
 801612e:	73fb      	strb	r3, [r7, #15]
 8016130:	4613      	mov	r3, r2
 8016132:	73bb      	strb	r3, [r7, #14]

    uint8_t modReg;
    SubgRf.RxContinuous = rxContinuous;
 8016134:	4abc      	ldr	r2, [pc, #752]	; (8016428 <RadioSetRxConfig+0x308>)
 8016136:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 801613a:	7053      	strb	r3, [r2, #1]
    if( rxContinuous == true )
 801613c:	f897 3054 	ldrb.w	r3, [r7, #84]	; 0x54
 8016140:	2b00      	cmp	r3, #0
 8016142:	d001      	beq.n	8016148 <RadioSetRxConfig+0x28>
    {
        symbTimeout = 0;
 8016144:	2300      	movs	r3, #0
 8016146:	873b      	strh	r3, [r7, #56]	; 0x38
    }
    if( fixLen == true )
 8016148:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 801614c:	2b00      	cmp	r3, #0
 801614e:	d004      	beq.n	801615a <RadioSetRxConfig+0x3a>
    {
        MaxPayloadLength = payloadLen;
 8016150:	4ab6      	ldr	r2, [pc, #728]	; (801642c <RadioSetRxConfig+0x30c>)
 8016152:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8016156:	7013      	strb	r3, [r2, #0]
 8016158:	e002      	b.n	8016160 <RadioSetRxConfig+0x40>
    }
    else
    {
        MaxPayloadLength = 0xFF;
 801615a:	4bb4      	ldr	r3, [pc, #720]	; (801642c <RadioSetRxConfig+0x30c>)
 801615c:	22ff      	movs	r2, #255	; 0xff
 801615e:	701a      	strb	r2, [r3, #0]
    }

    switch( modem )
 8016160:	7bfb      	ldrb	r3, [r7, #15]
 8016162:	2b04      	cmp	r3, #4
 8016164:	d009      	beq.n	801617a <RadioSetRxConfig+0x5a>
 8016166:	2b04      	cmp	r3, #4
 8016168:	f300 81da 	bgt.w	8016520 <RadioSetRxConfig+0x400>
 801616c:	2b00      	cmp	r3, #0
 801616e:	f000 80bf 	beq.w	80162f0 <RadioSetRxConfig+0x1d0>
 8016172:	2b01      	cmp	r3, #1
 8016174:	f000 812c 	beq.w	80163d0 <RadioSetRxConfig+0x2b0>
            /* Timeout Max, Timeout handled directly in SetRx function */
            SubgRf.RxTimeout = 0xFFFF;

            break;
        default:
            break;
 8016178:	e1d2      	b.n	8016520 <RadioSetRxConfig+0x400>
            SUBGRF_SetStopRxTimerOnPreambleDetect( true );
 801617a:	2001      	movs	r0, #1
 801617c:	f001 fc1a 	bl	80179b4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8016180:	4ba9      	ldr	r3, [pc, #676]	; (8016428 <RadioSetRxConfig+0x308>)
 8016182:	2200      	movs	r2, #0
 8016184:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8016188:	4aa7      	ldr	r2, [pc, #668]	; (8016428 <RadioSetRxConfig+0x308>)
 801618a:	687b      	ldr	r3, [r7, #4]
 801618c:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_05;
 801618e:	4ba6      	ldr	r3, [pc, #664]	; (8016428 <RadioSetRxConfig+0x308>)
 8016190:	2209      	movs	r2, #9
 8016192:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Fdev = 800;
 8016196:	4ba4      	ldr	r3, [pc, #656]	; (8016428 <RadioSetRxConfig+0x308>)
 8016198:	f44f 7248 	mov.w	r2, #800	; 0x320
 801619c:	641a      	str	r2, [r3, #64]	; 0x40
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 801619e:	68b8      	ldr	r0, [r7, #8]
 80161a0:	f7ff fe72 	bl	8015e88 <RadioGetFskBandwidthRegValue>
 80161a4:	4603      	mov	r3, r0
 80161a6:	461a      	mov	r2, r3
 80161a8:	4b9f      	ldr	r3, [pc, #636]	; (8016428 <RadioSetRxConfig+0x308>)
 80161aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80161ae:	4b9e      	ldr	r3, [pc, #632]	; (8016428 <RadioSetRxConfig+0x308>)
 80161b0:	2200      	movs	r2, #0
 80161b2:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80161b4:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 80161b6:	00db      	lsls	r3, r3, #3
 80161b8:	b29a      	uxth	r2, r3
 80161ba:	4b9b      	ldr	r3, [pc, #620]	; (8016428 <RadioSetRxConfig+0x308>)
 80161bc:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_OFF;
 80161be:	4b9a      	ldr	r3, [pc, #616]	; (8016428 <RadioSetRxConfig+0x308>)
 80161c0:	2200      	movs	r2, #0
 80161c2:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 2 << 3; // convert byte into bit
 80161c4:	4b98      	ldr	r3, [pc, #608]	; (8016428 <RadioSetRxConfig+0x308>)
 80161c6:	2210      	movs	r2, #16
 80161c8:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80161ca:	4b97      	ldr	r3, [pc, #604]	; (8016428 <RadioSetRxConfig+0x308>)
 80161cc:	2200      	movs	r2, #0
 80161ce:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = RADIO_PACKET_FIXED_LENGTH;
 80161d0:	4b95      	ldr	r3, [pc, #596]	; (8016428 <RadioSetRxConfig+0x308>)
 80161d2:	2200      	movs	r2, #0
 80161d4:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 80161d6:	4b95      	ldr	r3, [pc, #596]	; (801642c <RadioSetRxConfig+0x30c>)
 80161d8:	781a      	ldrb	r2, [r3, #0]
 80161da:	4b93      	ldr	r3, [pc, #588]	; (8016428 <RadioSetRxConfig+0x308>)
 80161dc:	759a      	strb	r2, [r3, #22]
            SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80161de:	4b92      	ldr	r3, [pc, #584]	; (8016428 <RadioSetRxConfig+0x308>)
 80161e0:	2201      	movs	r2, #1
 80161e2:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREE_OFF;
 80161e4:	4b90      	ldr	r3, [pc, #576]	; (8016428 <RadioSetRxConfig+0x308>)
 80161e6:	2200      	movs	r2, #0
 80161e8:	761a      	strb	r2, [r3, #24]
            RadioSetModem( MODEM_SIGFOX_RX );
 80161ea:	2004      	movs	r0, #4
 80161ec:	f7ff fee2 	bl	8015fb4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80161f0:	488f      	ldr	r0, [pc, #572]	; (8016430 <RadioSetRxConfig+0x310>)
 80161f2:	f001 fe25 	bl	8017e40 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80161f6:	488f      	ldr	r0, [pc, #572]	; (8016434 <RadioSetRxConfig+0x314>)
 80161f8:	f001 fef0 	bl	8017fdc <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){0xB2, 0x27, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 80161fc:	4a8e      	ldr	r2, [pc, #568]	; (8016438 <RadioSetRxConfig+0x318>)
 80161fe:	f107 031c 	add.w	r3, r7, #28
 8016202:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016206:	e883 0003 	stmia.w	r3, {r0, r1}
 801620a:	f107 031c 	add.w	r3, r7, #28
 801620e:	4618      	mov	r0, r3
 8016210:	f001 f9f3 	bl	80175fa <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8016214:	f240 10ff 	movw	r0, #511	; 0x1ff
 8016218:	f001 fa3e 	bl	8017698 <SUBGRF_SetWhiteningSeed>
            modReg= RadioRead(0x8b8);
 801621c:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8016220:	f000 fde9 	bl	8016df6 <RadioRead>
 8016224:	4603      	mov	r3, r0
 8016226:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=RADIO_BIT_MASK(4);
 801622a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801622e:	f023 0310 	bic.w	r3, r3, #16
 8016232:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x8b8, modReg);
 8016236:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801623a:	4619      	mov	r1, r3
 801623c:	f640 00b8 	movw	r0, #2232	; 0x8b8
 8016240:	f000 fdc7 	bl	8016dd2 <RadioWrite>
            RadioWrite(0x8b9, 0x4 );
 8016244:	2104      	movs	r1, #4
 8016246:	f640 00b9 	movw	r0, #2233	; 0x8b9
 801624a:	f000 fdc2 	bl	8016dd2 <RadioWrite>
            modReg= RadioRead(0x89b);
 801624e:	f640 009b 	movw	r0, #2203	; 0x89b
 8016252:	f000 fdd0 	bl	8016df6 <RadioRead>
 8016256:	4603      	mov	r3, r0
 8016258:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(2) & RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801625c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016260:	f023 031c 	bic.w	r3, r3, #28
 8016264:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x89b, (modReg| (0x1<<3) ) );
 8016268:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801626c:	f043 0308 	orr.w	r3, r3, #8
 8016270:	b2db      	uxtb	r3, r3
 8016272:	4619      	mov	r1, r3
 8016274:	f640 009b 	movw	r0, #2203	; 0x89b
 8016278:	f000 fdab 	bl	8016dd2 <RadioWrite>
            modReg= RadioRead(0x6d1);
 801627c:	f240 60d1 	movw	r0, #1745	; 0x6d1
 8016280:	f000 fdb9 	bl	8016df6 <RadioRead>
 8016284:	4603      	mov	r3, r0
 8016286:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(3) & RADIO_BIT_MASK(4) );
 801628a:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801628e:	f023 0318 	bic.w	r3, r3, #24
 8016292:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6d1, (modReg| (0x3<<3) ));
 8016296:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 801629a:	f043 0318 	orr.w	r3, r3, #24
 801629e:	b2db      	uxtb	r3, r3
 80162a0:	4619      	mov	r1, r3
 80162a2:	f240 60d1 	movw	r0, #1745	; 0x6d1
 80162a6:	f000 fd94 	bl	8016dd2 <RadioWrite>
            modReg= RadioRead(0x6ac);
 80162aa:	f240 60ac 	movw	r0, #1708	; 0x6ac
 80162ae:	f000 fda2 	bl	8016df6 <RadioRead>
 80162b2:	4603      	mov	r3, r0
 80162b4:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            modReg&=( RADIO_BIT_MASK(4) & RADIO_BIT_MASK(5) & RADIO_BIT_MASK(6) );
 80162b8:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80162bc:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80162c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
            RadioWrite(0x6ac, (modReg| (0x5<<4) ));
 80162c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80162c8:	f043 0350 	orr.w	r3, r3, #80	; 0x50
 80162cc:	b2db      	uxtb	r3, r3
 80162ce:	4619      	mov	r1, r3
 80162d0:	f240 60ac 	movw	r0, #1708	; 0x6ac
 80162d4:	f000 fd7d 	bl	8016dd2 <RadioWrite>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 80162d8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80162da:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80162de:	fb02 f303 	mul.w	r3, r2, r3
 80162e2:	461a      	mov	r2, r3
 80162e4:	687b      	ldr	r3, [r7, #4]
 80162e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80162ea:	4a4f      	ldr	r2, [pc, #316]	; (8016428 <RadioSetRxConfig+0x308>)
 80162ec:	6093      	str	r3, [r2, #8]
            break;
 80162ee:	e118      	b.n	8016522 <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 80162f0:	2000      	movs	r0, #0
 80162f2:	f001 fb5f 	bl	80179b4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 80162f6:	4b4c      	ldr	r3, [pc, #304]	; (8016428 <RadioSetRxConfig+0x308>)
 80162f8:	2200      	movs	r2, #0
 80162fa:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 80162fe:	4a4a      	ldr	r2, [pc, #296]	; (8016428 <RadioSetRxConfig+0x308>)
 8016300:	687b      	ldr	r3, [r7, #4]
 8016302:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8016304:	4b48      	ldr	r3, [pc, #288]	; (8016428 <RadioSetRxConfig+0x308>)
 8016306:	220b      	movs	r2, #11
 8016308:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 801630c:	68b8      	ldr	r0, [r7, #8]
 801630e:	f7ff fdbb 	bl	8015e88 <RadioGetFskBandwidthRegValue>
 8016312:	4603      	mov	r3, r0
 8016314:	461a      	mov	r2, r3
 8016316:	4b44      	ldr	r3, [pc, #272]	; (8016428 <RadioSetRxConfig+0x308>)
 8016318:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 801631c:	4b42      	ldr	r3, [pc, #264]	; (8016428 <RadioSetRxConfig+0x308>)
 801631e:	2200      	movs	r2, #0
 8016320:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 8016322:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8016324:	00db      	lsls	r3, r3, #3
 8016326:	b29a      	uxth	r2, r3
 8016328:	4b3f      	ldr	r3, [pc, #252]	; (8016428 <RadioSetRxConfig+0x308>)
 801632a:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 801632c:	4b3e      	ldr	r3, [pc, #248]	; (8016428 <RadioSetRxConfig+0x308>)
 801632e:	2204      	movs	r2, #4
 8016330:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3; // convert byte into bit
 8016332:	4b3d      	ldr	r3, [pc, #244]	; (8016428 <RadioSetRxConfig+0x308>)
 8016334:	2218      	movs	r2, #24
 8016336:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 8016338:	4b3b      	ldr	r3, [pc, #236]	; (8016428 <RadioSetRxConfig+0x308>)
 801633a:	2200      	movs	r2, #0
 801633c:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 801633e:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8016342:	f083 0301 	eor.w	r3, r3, #1
 8016346:	b2db      	uxtb	r3, r3
 8016348:	461a      	mov	r2, r3
 801634a:	4b37      	ldr	r3, [pc, #220]	; (8016428 <RadioSetRxConfig+0x308>)
 801634c:	755a      	strb	r2, [r3, #21]
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength;
 801634e:	4b37      	ldr	r3, [pc, #220]	; (801642c <RadioSetRxConfig+0x30c>)
 8016350:	781a      	ldrb	r2, [r3, #0]
 8016352:	4b35      	ldr	r3, [pc, #212]	; (8016428 <RadioSetRxConfig+0x308>)
 8016354:	759a      	strb	r2, [r3, #22]
            if( crcOn == true )
 8016356:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 801635a:	2b00      	cmp	r3, #0
 801635c:	d003      	beq.n	8016366 <RadioSetRxConfig+0x246>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 801635e:	4b32      	ldr	r3, [pc, #200]	; (8016428 <RadioSetRxConfig+0x308>)
 8016360:	22f2      	movs	r2, #242	; 0xf2
 8016362:	75da      	strb	r2, [r3, #23]
 8016364:	e002      	b.n	801636c <RadioSetRxConfig+0x24c>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 8016366:	4b30      	ldr	r3, [pc, #192]	; (8016428 <RadioSetRxConfig+0x308>)
 8016368:	2201      	movs	r2, #1
 801636a:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 801636c:	4b2e      	ldr	r3, [pc, #184]	; (8016428 <RadioSetRxConfig+0x308>)
 801636e:	2201      	movs	r2, #1
 8016370:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8016372:	f000 fc5a 	bl	8016c2a <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8016376:	4b2c      	ldr	r3, [pc, #176]	; (8016428 <RadioSetRxConfig+0x308>)
 8016378:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801637c:	2b00      	cmp	r3, #0
 801637e:	bf14      	ite	ne
 8016380:	2301      	movne	r3, #1
 8016382:	2300      	moveq	r3, #0
 8016384:	b2db      	uxtb	r3, r3
 8016386:	4618      	mov	r0, r3
 8016388:	f7ff fe14 	bl	8015fb4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801638c:	4828      	ldr	r0, [pc, #160]	; (8016430 <RadioSetRxConfig+0x310>)
 801638e:	f001 fd57 	bl	8017e40 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016392:	4828      	ldr	r0, [pc, #160]	; (8016434 <RadioSetRxConfig+0x314>)
 8016394:	f001 fe22 	bl	8017fdc <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8016398:	4a28      	ldr	r2, [pc, #160]	; (801643c <RadioSetRxConfig+0x31c>)
 801639a:	f107 0314 	add.w	r3, r7, #20
 801639e:	e892 0003 	ldmia.w	r2, {r0, r1}
 80163a2:	e883 0003 	stmia.w	r3, {r0, r1}
 80163a6:	f107 0314 	add.w	r3, r7, #20
 80163aa:	4618      	mov	r0, r3
 80163ac:	f001 f925 	bl	80175fa <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 80163b0:	f240 10ff 	movw	r0, #511	; 0x1ff
 80163b4:	f001 f970 	bl	8017698 <SUBGRF_SetWhiteningSeed>
            SubgRf.RxTimeout = ( uint32_t )(( symbTimeout * 8 * 1000 ) /datarate);
 80163b8:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80163ba:	f44f 52fa 	mov.w	r2, #8000	; 0x1f40
 80163be:	fb02 f303 	mul.w	r3, r2, r3
 80163c2:	461a      	mov	r2, r3
 80163c4:	687b      	ldr	r3, [r7, #4]
 80163c6:	fbb2 f3f3 	udiv	r3, r2, r3
 80163ca:	4a17      	ldr	r2, [pc, #92]	; (8016428 <RadioSetRxConfig+0x308>)
 80163cc:	6093      	str	r3, [r2, #8]
            break;
 80163ce:	e0a8      	b.n	8016522 <RadioSetRxConfig+0x402>
            SUBGRF_SetStopRxTimerOnPreambleDetect( false );
 80163d0:	2000      	movs	r0, #0
 80163d2:	f001 faef 	bl	80179b4 <SUBGRF_SetStopRxTimerOnPreambleDetect>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 80163d6:	4b14      	ldr	r3, [pc, #80]	; (8016428 <RadioSetRxConfig+0x308>)
 80163d8:	2201      	movs	r2, #1
 80163da:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t )datarate;
 80163de:	687b      	ldr	r3, [r7, #4]
 80163e0:	b2da      	uxtb	r2, r3
 80163e2:	4b11      	ldr	r3, [pc, #68]	; (8016428 <RadioSetRxConfig+0x308>)
 80163e4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth = Bandwidths[bandwidth];
 80163e8:	4a15      	ldr	r2, [pc, #84]	; (8016440 <RadioSetRxConfig+0x320>)
 80163ea:	68bb      	ldr	r3, [r7, #8]
 80163ec:	4413      	add	r3, r2
 80163ee:	781a      	ldrb	r2, [r3, #0]
 80163f0:	4b0d      	ldr	r3, [pc, #52]	; (8016428 <RadioSetRxConfig+0x308>)
 80163f2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate = ( RadioLoRaCodingRates_t )coderate;
 80163f6:	4a0c      	ldr	r2, [pc, #48]	; (8016428 <RadioSetRxConfig+0x308>)
 80163f8:	7bbb      	ldrb	r3, [r7, #14]
 80163fa:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80163fe:	68bb      	ldr	r3, [r7, #8]
 8016400:	2b00      	cmp	r3, #0
 8016402:	d105      	bne.n	8016410 <RadioSetRxConfig+0x2f0>
 8016404:	687b      	ldr	r3, [r7, #4]
 8016406:	2b0b      	cmp	r3, #11
 8016408:	d008      	beq.n	801641c <RadioSetRxConfig+0x2fc>
 801640a:	687b      	ldr	r3, [r7, #4]
 801640c:	2b0c      	cmp	r3, #12
 801640e:	d005      	beq.n	801641c <RadioSetRxConfig+0x2fc>
 8016410:	68bb      	ldr	r3, [r7, #8]
 8016412:	2b01      	cmp	r3, #1
 8016414:	d116      	bne.n	8016444 <RadioSetRxConfig+0x324>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 8016416:	687b      	ldr	r3, [r7, #4]
 8016418:	2b0c      	cmp	r3, #12
 801641a:	d113      	bne.n	8016444 <RadioSetRxConfig+0x324>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 801641c:	4b02      	ldr	r3, [pc, #8]	; (8016428 <RadioSetRxConfig+0x308>)
 801641e:	2201      	movs	r2, #1
 8016420:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 8016424:	e012      	b.n	801644c <RadioSetRxConfig+0x32c>
 8016426:	bf00      	nop
 8016428:	20001450 	.word	0x20001450
 801642c:	20000194 	.word	0x20000194
 8016430:	20001488 	.word	0x20001488
 8016434:	2000145e 	.word	0x2000145e
 8016438:	0801a6c8 	.word	0x0801a6c8
 801643c:	0801a6d0 	.word	0x0801a6d0
 8016440:	0801afc8 	.word	0x0801afc8
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 8016444:	4b39      	ldr	r3, [pc, #228]	; (801652c <RadioSetRxConfig+0x40c>)
 8016446:	2200      	movs	r2, #0
 8016448:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 801644c:	4b37      	ldr	r3, [pc, #220]	; (801652c <RadioSetRxConfig+0x40c>)
 801644e:	2201      	movs	r2, #1
 8016450:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8016452:	4b36      	ldr	r3, [pc, #216]	; (801652c <RadioSetRxConfig+0x40c>)
 8016454:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8016458:	2b05      	cmp	r3, #5
 801645a:	d004      	beq.n	8016466 <RadioSetRxConfig+0x346>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 801645c:	4b33      	ldr	r3, [pc, #204]	; (801652c <RadioSetRxConfig+0x40c>)
 801645e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 8016462:	2b06      	cmp	r3, #6
 8016464:	d10a      	bne.n	801647c <RadioSetRxConfig+0x35c>
                if( preambleLen < 12 )
 8016466:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8016468:	2b0b      	cmp	r3, #11
 801646a:	d803      	bhi.n	8016474 <RadioSetRxConfig+0x354>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 801646c:	4b2f      	ldr	r3, [pc, #188]	; (801652c <RadioSetRxConfig+0x40c>)
 801646e:	220c      	movs	r2, #12
 8016470:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 8016472:	e006      	b.n	8016482 <RadioSetRxConfig+0x362>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 8016474:	4a2d      	ldr	r2, [pc, #180]	; (801652c <RadioSetRxConfig+0x40c>)
 8016476:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8016478:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 801647a:	e002      	b.n	8016482 <RadioSetRxConfig+0x362>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 801647c:	4a2b      	ldr	r2, [pc, #172]	; (801652c <RadioSetRxConfig+0x40c>)
 801647e:	8ebb      	ldrh	r3, [r7, #52]	; 0x34
 8016480:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 8016482:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8016486:	4b29      	ldr	r3, [pc, #164]	; (801652c <RadioSetRxConfig+0x40c>)
 8016488:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 801648a:	4b29      	ldr	r3, [pc, #164]	; (8016530 <RadioSetRxConfig+0x410>)
 801648c:	781a      	ldrb	r2, [r3, #0]
 801648e:	4b27      	ldr	r3, [pc, #156]	; (801652c <RadioSetRxConfig+0x40c>)
 8016490:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 8016492:	f897 2044 	ldrb.w	r2, [r7, #68]	; 0x44
 8016496:	4b25      	ldr	r3, [pc, #148]	; (801652c <RadioSetRxConfig+0x40c>)
 8016498:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 801649c:	f897 2050 	ldrb.w	r2, [r7, #80]	; 0x50
 80164a0:	4b22      	ldr	r3, [pc, #136]	; (801652c <RadioSetRxConfig+0x40c>)
 80164a2:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 80164a6:	f000 fbc0 	bl	8016c2a <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 80164aa:	4b20      	ldr	r3, [pc, #128]	; (801652c <RadioSetRxConfig+0x40c>)
 80164ac:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 80164b0:	2b00      	cmp	r3, #0
 80164b2:	bf14      	ite	ne
 80164b4:	2301      	movne	r3, #1
 80164b6:	2300      	moveq	r3, #0
 80164b8:	b2db      	uxtb	r3, r3
 80164ba:	4618      	mov	r0, r3
 80164bc:	f7ff fd7a 	bl	8015fb4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 80164c0:	481c      	ldr	r0, [pc, #112]	; (8016534 <RadioSetRxConfig+0x414>)
 80164c2:	f001 fcbd 	bl	8017e40 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 80164c6:	481c      	ldr	r0, [pc, #112]	; (8016538 <RadioSetRxConfig+0x418>)
 80164c8:	f001 fd88 	bl	8017fdc <SUBGRF_SetPacketParams>
            SUBGRF_SetLoRaSymbNumTimeout( symbTimeout );
 80164cc:	8f3b      	ldrh	r3, [r7, #56]	; 0x38
 80164ce:	b2db      	uxtb	r3, r3
 80164d0:	4618      	mov	r0, r3
 80164d2:	f001 fa81 	bl	80179d8 <SUBGRF_SetLoRaSymbNumTimeout>
            if( SubgRf.PacketParams.Params.LoRa.InvertIQ == LORA_IQ_INVERTED )
 80164d6:	4b15      	ldr	r3, [pc, #84]	; (801652c <RadioSetRxConfig+0x40c>)
 80164d8:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 80164dc:	2b01      	cmp	r3, #1
 80164de:	d10d      	bne.n	80164fc <RadioSetRxConfig+0x3dc>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) & ~( 1 << 2 ) );
 80164e0:	f240 7036 	movw	r0, #1846	; 0x736
 80164e4:	f001 fee2 	bl	80182ac <SUBGRF_ReadRegister>
 80164e8:	4603      	mov	r3, r0
 80164ea:	f023 0304 	bic.w	r3, r3, #4
 80164ee:	b2db      	uxtb	r3, r3
 80164f0:	4619      	mov	r1, r3
 80164f2:	f240 7036 	movw	r0, #1846	; 0x736
 80164f6:	f001 fec5 	bl	8018284 <SUBGRF_WriteRegister>
 80164fa:	e00c      	b.n	8016516 <RadioSetRxConfig+0x3f6>
                SUBGRF_WriteRegister( 0x0736, SUBGRF_ReadRegister( 0x0736 ) | ( 1 << 2 ) );
 80164fc:	f240 7036 	movw	r0, #1846	; 0x736
 8016500:	f001 fed4 	bl	80182ac <SUBGRF_ReadRegister>
 8016504:	4603      	mov	r3, r0
 8016506:	f043 0304 	orr.w	r3, r3, #4
 801650a:	b2db      	uxtb	r3, r3
 801650c:	4619      	mov	r1, r3
 801650e:	f240 7036 	movw	r0, #1846	; 0x736
 8016512:	f001 feb7 	bl	8018284 <SUBGRF_WriteRegister>
            SubgRf.RxTimeout = 0xFFFF;
 8016516:	4b05      	ldr	r3, [pc, #20]	; (801652c <RadioSetRxConfig+0x40c>)
 8016518:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801651c:	609a      	str	r2, [r3, #8]
            break;
 801651e:	e000      	b.n	8016522 <RadioSetRxConfig+0x402>
            break;
 8016520:	bf00      	nop
    }
}
 8016522:	bf00      	nop
 8016524:	3728      	adds	r7, #40	; 0x28
 8016526:	46bd      	mov	sp, r7
 8016528:	bd80      	pop	{r7, pc}
 801652a:	bf00      	nop
 801652c:	20001450 	.word	0x20001450
 8016530:	20000194 	.word	0x20000194
 8016534:	20001488 	.word	0x20001488
 8016538:	2000145e 	.word	0x2000145e

0801653c <RadioSetTxConfig>:
static void RadioSetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                              uint32_t bandwidth, uint32_t datarate,
                              uint8_t coderate, uint16_t preambleLen,
                              bool fixLen, bool crcOn, bool freqHopOn,
                              uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 801653c:	b580      	push	{r7, lr}
 801653e:	b086      	sub	sp, #24
 8016540:	af00      	add	r7, sp, #0
 8016542:	60ba      	str	r2, [r7, #8]
 8016544:	607b      	str	r3, [r7, #4]
 8016546:	4603      	mov	r3, r0
 8016548:	73fb      	strb	r3, [r7, #15]
 801654a:	460b      	mov	r3, r1
 801654c:	73bb      	strb	r3, [r7, #14]

    switch( modem )
 801654e:	7bfb      	ldrb	r3, [r7, #15]
 8016550:	2b03      	cmp	r3, #3
 8016552:	d007      	beq.n	8016564 <RadioSetTxConfig+0x28>
 8016554:	2b03      	cmp	r3, #3
 8016556:	f300 80e5 	bgt.w	8016724 <RadioSetTxConfig+0x1e8>
 801655a:	2b00      	cmp	r3, #0
 801655c:	d014      	beq.n	8016588 <RadioSetTxConfig+0x4c>
 801655e:	2b01      	cmp	r3, #1
 8016560:	d073      	beq.n	801664a <RadioSetTxConfig+0x10e>
            RadioStandby( );
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        default:
            break;
 8016562:	e0df      	b.n	8016724 <RadioSetTxConfig+0x1e8>
            RadioSetModem(MODEM_SIGFOX_TX);
 8016564:	2003      	movs	r0, #3
 8016566:	f7ff fd25 	bl	8015fb4 <RadioSetModem>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_BPSK;
 801656a:	4b89      	ldr	r3, [pc, #548]	; (8016790 <RadioSetTxConfig+0x254>)
 801656c:	2202      	movs	r2, #2
 801656e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Bpsk.BitRate           = datarate;
 8016572:	4a87      	ldr	r2, [pc, #540]	; (8016790 <RadioSetTxConfig+0x254>)
 8016574:	6a3b      	ldr	r3, [r7, #32]
 8016576:	6493      	str	r3, [r2, #72]	; 0x48
            SubgRf.ModulationParams.Params.Bpsk.ModulationShaping = MOD_SHAPING_DBPSK;
 8016578:	4b85      	ldr	r3, [pc, #532]	; (8016790 <RadioSetTxConfig+0x254>)
 801657a:	2216      	movs	r2, #22
 801657c:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016580:	4884      	ldr	r0, [pc, #528]	; (8016794 <RadioSetTxConfig+0x258>)
 8016582:	f001 fc5d 	bl	8017e40 <SUBGRF_SetModulationParams>
            break;
 8016586:	e0ce      	b.n	8016726 <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_GFSK;
 8016588:	4b81      	ldr	r3, [pc, #516]	; (8016790 <RadioSetTxConfig+0x254>)
 801658a:	2200      	movs	r2, #0
 801658c:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.Gfsk.BitRate = datarate;
 8016590:	4a7f      	ldr	r2, [pc, #508]	; (8016790 <RadioSetTxConfig+0x254>)
 8016592:	6a3b      	ldr	r3, [r7, #32]
 8016594:	63d3      	str	r3, [r2, #60]	; 0x3c
            SubgRf.ModulationParams.Params.Gfsk.ModulationShaping = MOD_SHAPING_G_BT_1;
 8016596:	4b7e      	ldr	r3, [pc, #504]	; (8016790 <RadioSetTxConfig+0x254>)
 8016598:	220b      	movs	r2, #11
 801659a:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
            SubgRf.ModulationParams.Params.Gfsk.Bandwidth = RadioGetFskBandwidthRegValue( bandwidth );
 801659e:	6878      	ldr	r0, [r7, #4]
 80165a0:	f7ff fc72 	bl	8015e88 <RadioGetFskBandwidthRegValue>
 80165a4:	4603      	mov	r3, r0
 80165a6:	461a      	mov	r2, r3
 80165a8:	4b79      	ldr	r3, [pc, #484]	; (8016790 <RadioSetTxConfig+0x254>)
 80165aa:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45
            SubgRf.ModulationParams.Params.Gfsk.Fdev = fdev;
 80165ae:	4a78      	ldr	r2, [pc, #480]	; (8016790 <RadioSetTxConfig+0x254>)
 80165b0:	68bb      	ldr	r3, [r7, #8]
 80165b2:	6413      	str	r3, [r2, #64]	; 0x40
            SubgRf.PacketParams.PacketType = PACKET_TYPE_GFSK;
 80165b4:	4b76      	ldr	r3, [pc, #472]	; (8016790 <RadioSetTxConfig+0x254>)
 80165b6:	2200      	movs	r2, #0
 80165b8:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Gfsk.PreambleLength = ( preambleLen << 3 ); // convert byte into bit
 80165ba:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80165bc:	00db      	lsls	r3, r3, #3
 80165be:	b29a      	uxth	r2, r3
 80165c0:	4b73      	ldr	r3, [pc, #460]	; (8016790 <RadioSetTxConfig+0x254>)
 80165c2:	821a      	strh	r2, [r3, #16]
            SubgRf.PacketParams.Params.Gfsk.PreambleMinDetect = RADIO_PREAMBLE_DETECTOR_08_BITS;
 80165c4:	4b72      	ldr	r3, [pc, #456]	; (8016790 <RadioSetTxConfig+0x254>)
 80165c6:	2204      	movs	r2, #4
 80165c8:	749a      	strb	r2, [r3, #18]
            SubgRf.PacketParams.Params.Gfsk.SyncWordLength = 3 << 3 ; // convert byte into bit
 80165ca:	4b71      	ldr	r3, [pc, #452]	; (8016790 <RadioSetTxConfig+0x254>)
 80165cc:	2218      	movs	r2, #24
 80165ce:	74da      	strb	r2, [r3, #19]
            SubgRf.PacketParams.Params.Gfsk.AddrComp = RADIO_ADDRESSCOMP_FILT_OFF;
 80165d0:	4b6f      	ldr	r3, [pc, #444]	; (8016790 <RadioSetTxConfig+0x254>)
 80165d2:	2200      	movs	r2, #0
 80165d4:	751a      	strb	r2, [r3, #20]
            SubgRf.PacketParams.Params.Gfsk.HeaderType = ( fixLen == true ) ? RADIO_PACKET_FIXED_LENGTH : RADIO_PACKET_VARIABLE_LENGTH;
 80165d6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80165da:	f083 0301 	eor.w	r3, r3, #1
 80165de:	b2db      	uxtb	r3, r3
 80165e0:	461a      	mov	r2, r3
 80165e2:	4b6b      	ldr	r3, [pc, #428]	; (8016790 <RadioSetTxConfig+0x254>)
 80165e4:	755a      	strb	r2, [r3, #21]
            if( crcOn == true )
 80165e6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80165ea:	2b00      	cmp	r3, #0
 80165ec:	d003      	beq.n	80165f6 <RadioSetTxConfig+0xba>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_2_BYTES_CCIT;
 80165ee:	4b68      	ldr	r3, [pc, #416]	; (8016790 <RadioSetTxConfig+0x254>)
 80165f0:	22f2      	movs	r2, #242	; 0xf2
 80165f2:	75da      	strb	r2, [r3, #23]
 80165f4:	e002      	b.n	80165fc <RadioSetTxConfig+0xc0>
                SubgRf.PacketParams.Params.Gfsk.CrcLength = RADIO_CRC_OFF;
 80165f6:	4b66      	ldr	r3, [pc, #408]	; (8016790 <RadioSetTxConfig+0x254>)
 80165f8:	2201      	movs	r2, #1
 80165fa:	75da      	strb	r2, [r3, #23]
            SubgRf.PacketParams.Params.Gfsk.DcFree = RADIO_DC_FREEWHITENING;
 80165fc:	4b64      	ldr	r3, [pc, #400]	; (8016790 <RadioSetTxConfig+0x254>)
 80165fe:	2201      	movs	r2, #1
 8016600:	761a      	strb	r2, [r3, #24]
            RadioStandby( );
 8016602:	f000 fb12 	bl	8016c2a <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8016606:	4b62      	ldr	r3, [pc, #392]	; (8016790 <RadioSetTxConfig+0x254>)
 8016608:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 801660c:	2b00      	cmp	r3, #0
 801660e:	bf14      	ite	ne
 8016610:	2301      	movne	r3, #1
 8016612:	2300      	moveq	r3, #0
 8016614:	b2db      	uxtb	r3, r3
 8016616:	4618      	mov	r0, r3
 8016618:	f7ff fccc 	bl	8015fb4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 801661c:	485d      	ldr	r0, [pc, #372]	; (8016794 <RadioSetTxConfig+0x258>)
 801661e:	f001 fc0f 	bl	8017e40 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016622:	485d      	ldr	r0, [pc, #372]	; (8016798 <RadioSetTxConfig+0x25c>)
 8016624:	f001 fcda 	bl	8017fdc <SUBGRF_SetPacketParams>
            SUBGRF_SetSyncWord( ( uint8_t[] ){ 0xC1, 0x94, 0xC1, 0x00, 0x00, 0x00, 0x00, 0x00 } );
 8016628:	4a5c      	ldr	r2, [pc, #368]	; (801679c <RadioSetTxConfig+0x260>)
 801662a:	f107 0310 	add.w	r3, r7, #16
 801662e:	e892 0003 	ldmia.w	r2, {r0, r1}
 8016632:	e883 0003 	stmia.w	r3, {r0, r1}
 8016636:	f107 0310 	add.w	r3, r7, #16
 801663a:	4618      	mov	r0, r3
 801663c:	f000 ffdd 	bl	80175fa <SUBGRF_SetSyncWord>
            SUBGRF_SetWhiteningSeed( 0x01FF );
 8016640:	f240 10ff 	movw	r0, #511	; 0x1ff
 8016644:	f001 f828 	bl	8017698 <SUBGRF_SetWhiteningSeed>
            break;
 8016648:	e06d      	b.n	8016726 <RadioSetTxConfig+0x1ea>
            SubgRf.ModulationParams.PacketType = PACKET_TYPE_LORA;
 801664a:	4b51      	ldr	r3, [pc, #324]	; (8016790 <RadioSetTxConfig+0x254>)
 801664c:	2201      	movs	r2, #1
 801664e:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
            SubgRf.ModulationParams.Params.LoRa.SpreadingFactor = ( RadioLoRaSpreadingFactors_t ) datarate;
 8016652:	6a3b      	ldr	r3, [r7, #32]
 8016654:	b2da      	uxtb	r2, r3
 8016656:	4b4e      	ldr	r3, [pc, #312]	; (8016790 <RadioSetTxConfig+0x254>)
 8016658:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
            SubgRf.ModulationParams.Params.LoRa.Bandwidth =  Bandwidths[bandwidth];
 801665c:	4a50      	ldr	r2, [pc, #320]	; (80167a0 <RadioSetTxConfig+0x264>)
 801665e:	687b      	ldr	r3, [r7, #4]
 8016660:	4413      	add	r3, r2
 8016662:	781a      	ldrb	r2, [r3, #0]
 8016664:	4b4a      	ldr	r3, [pc, #296]	; (8016790 <RadioSetTxConfig+0x254>)
 8016666:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
            SubgRf.ModulationParams.Params.LoRa.CodingRate= ( RadioLoRaCodingRates_t )coderate;
 801666a:	4a49      	ldr	r2, [pc, #292]	; (8016790 <RadioSetTxConfig+0x254>)
 801666c:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8016670:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8016674:	687b      	ldr	r3, [r7, #4]
 8016676:	2b00      	cmp	r3, #0
 8016678:	d105      	bne.n	8016686 <RadioSetTxConfig+0x14a>
 801667a:	6a3b      	ldr	r3, [r7, #32]
 801667c:	2b0b      	cmp	r3, #11
 801667e:	d008      	beq.n	8016692 <RadioSetTxConfig+0x156>
 8016680:	6a3b      	ldr	r3, [r7, #32]
 8016682:	2b0c      	cmp	r3, #12
 8016684:	d005      	beq.n	8016692 <RadioSetTxConfig+0x156>
 8016686:	687b      	ldr	r3, [r7, #4]
 8016688:	2b01      	cmp	r3, #1
 801668a:	d107      	bne.n	801669c <RadioSetTxConfig+0x160>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801668c:	6a3b      	ldr	r3, [r7, #32]
 801668e:	2b0c      	cmp	r3, #12
 8016690:	d104      	bne.n	801669c <RadioSetTxConfig+0x160>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x01;
 8016692:	4b3f      	ldr	r3, [pc, #252]	; (8016790 <RadioSetTxConfig+0x254>)
 8016694:	2201      	movs	r2, #1
 8016696:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
 801669a:	e003      	b.n	80166a4 <RadioSetTxConfig+0x168>
                SubgRf.ModulationParams.Params.LoRa.LowDatarateOptimize = 0x00;
 801669c:	4b3c      	ldr	r3, [pc, #240]	; (8016790 <RadioSetTxConfig+0x254>)
 801669e:	2200      	movs	r2, #0
 80166a0:	f883 2053 	strb.w	r2, [r3, #83]	; 0x53
            SubgRf.PacketParams.PacketType = PACKET_TYPE_LORA;
 80166a4:	4b3a      	ldr	r3, [pc, #232]	; (8016790 <RadioSetTxConfig+0x254>)
 80166a6:	2201      	movs	r2, #1
 80166a8:	739a      	strb	r2, [r3, #14]
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80166aa:	4b39      	ldr	r3, [pc, #228]	; (8016790 <RadioSetTxConfig+0x254>)
 80166ac:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 80166b0:	2b05      	cmp	r3, #5
 80166b2:	d004      	beq.n	80166be <RadioSetTxConfig+0x182>
                ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF6 ) )
 80166b4:	4b36      	ldr	r3, [pc, #216]	; (8016790 <RadioSetTxConfig+0x254>)
 80166b6:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
            if( ( SubgRf.ModulationParams.Params.LoRa.SpreadingFactor == LORA_SF5 ) ||
 80166ba:	2b06      	cmp	r3, #6
 80166bc:	d10a      	bne.n	80166d4 <RadioSetTxConfig+0x198>
                if( preambleLen < 12 )
 80166be:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80166c0:	2b0b      	cmp	r3, #11
 80166c2:	d803      	bhi.n	80166cc <RadioSetTxConfig+0x190>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = 12;
 80166c4:	4b32      	ldr	r3, [pc, #200]	; (8016790 <RadioSetTxConfig+0x254>)
 80166c6:	220c      	movs	r2, #12
 80166c8:	839a      	strh	r2, [r3, #28]
                if( preambleLen < 12 )
 80166ca:	e006      	b.n	80166da <RadioSetTxConfig+0x19e>
                    SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80166cc:	4a30      	ldr	r2, [pc, #192]	; (8016790 <RadioSetTxConfig+0x254>)
 80166ce:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80166d0:	8393      	strh	r3, [r2, #28]
                if( preambleLen < 12 )
 80166d2:	e002      	b.n	80166da <RadioSetTxConfig+0x19e>
                SubgRf.PacketParams.Params.LoRa.PreambleLength = preambleLen;
 80166d4:	4a2e      	ldr	r2, [pc, #184]	; (8016790 <RadioSetTxConfig+0x254>)
 80166d6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80166d8:	8393      	strh	r3, [r2, #28]
            SubgRf.PacketParams.Params.LoRa.HeaderType = ( RadioLoRaPacketLengthsMode_t )fixLen;
 80166da:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 80166de:	4b2c      	ldr	r3, [pc, #176]	; (8016790 <RadioSetTxConfig+0x254>)
 80166e0:	779a      	strb	r2, [r3, #30]
            SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength;
 80166e2:	4b30      	ldr	r3, [pc, #192]	; (80167a4 <RadioSetTxConfig+0x268>)
 80166e4:	781a      	ldrb	r2, [r3, #0]
 80166e6:	4b2a      	ldr	r3, [pc, #168]	; (8016790 <RadioSetTxConfig+0x254>)
 80166e8:	77da      	strb	r2, [r3, #31]
            SubgRf.PacketParams.Params.LoRa.CrcMode = ( RadioLoRaCrcModes_t )crcOn;
 80166ea:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 80166ee:	4b28      	ldr	r3, [pc, #160]	; (8016790 <RadioSetTxConfig+0x254>)
 80166f0:	f883 2020 	strb.w	r2, [r3, #32]
            SubgRf.PacketParams.Params.LoRa.InvertIQ = ( RadioLoRaIQModes_t )iqInverted;
 80166f4:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 80166f8:	4b25      	ldr	r3, [pc, #148]	; (8016790 <RadioSetTxConfig+0x254>)
 80166fa:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
            RadioStandby( );
 80166fe:	f000 fa94 	bl	8016c2a <RadioStandby>
            RadioSetModem( ( SubgRf.ModulationParams.PacketType == PACKET_TYPE_GFSK ) ? MODEM_FSK : MODEM_LORA );
 8016702:	4b23      	ldr	r3, [pc, #140]	; (8016790 <RadioSetTxConfig+0x254>)
 8016704:	f893 3038 	ldrb.w	r3, [r3, #56]	; 0x38
 8016708:	2b00      	cmp	r3, #0
 801670a:	bf14      	ite	ne
 801670c:	2301      	movne	r3, #1
 801670e:	2300      	moveq	r3, #0
 8016710:	b2db      	uxtb	r3, r3
 8016712:	4618      	mov	r0, r3
 8016714:	f7ff fc4e 	bl	8015fb4 <RadioSetModem>
            SUBGRF_SetModulationParams( &SubgRf.ModulationParams );
 8016718:	481e      	ldr	r0, [pc, #120]	; (8016794 <RadioSetTxConfig+0x258>)
 801671a:	f001 fb91 	bl	8017e40 <SUBGRF_SetModulationParams>
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 801671e:	481e      	ldr	r0, [pc, #120]	; (8016798 <RadioSetTxConfig+0x25c>)
 8016720:	f001 fc5c 	bl	8017fdc <SUBGRF_SetPacketParams>
            break;
 8016724:	bf00      	nop
    }

    /* WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see DS_SX1261-2_V1.2 datasheet chapter 15.1 */
    if( ( modem == MODEM_LORA ) && ( SubgRf.ModulationParams.Params.LoRa.Bandwidth == LORA_BW_500 ) )
 8016726:	7bfb      	ldrb	r3, [r7, #15]
 8016728:	2b01      	cmp	r3, #1
 801672a:	d112      	bne.n	8016752 <RadioSetTxConfig+0x216>
 801672c:	4b18      	ldr	r3, [pc, #96]	; (8016790 <RadioSetTxConfig+0x254>)
 801672e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8016732:	2b06      	cmp	r3, #6
 8016734:	d10d      	bne.n	8016752 <RadioSetTxConfig+0x216>
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) & ~( 1 << 2 ) );
 8016736:	f640 0089 	movw	r0, #2185	; 0x889
 801673a:	f001 fdb7 	bl	80182ac <SUBGRF_ReadRegister>
 801673e:	4603      	mov	r3, r0
 8016740:	f023 0304 	bic.w	r3, r3, #4
 8016744:	b2db      	uxtb	r3, r3
 8016746:	4619      	mov	r1, r3
 8016748:	f640 0089 	movw	r0, #2185	; 0x889
 801674c:	f001 fd9a 	bl	8018284 <SUBGRF_WriteRegister>
 8016750:	e00c      	b.n	801676c <RadioSetTxConfig+0x230>
    }
    else
    {
        /* RegTxModulation = @address 0x0889 */
        SUBGRF_WriteRegister( 0x0889, SUBGRF_ReadRegister( 0x0889 ) | ( 1 << 2 ) );
 8016752:	f640 0089 	movw	r0, #2185	; 0x889
 8016756:	f001 fda9 	bl	80182ac <SUBGRF_ReadRegister>
 801675a:	4603      	mov	r3, r0
 801675c:	f043 0304 	orr.w	r3, r3, #4
 8016760:	b2db      	uxtb	r3, r3
 8016762:	4619      	mov	r1, r3
 8016764:	f640 0089 	movw	r0, #2185	; 0x889
 8016768:	f001 fd8c 	bl	8018284 <SUBGRF_WriteRegister>
    }
    /* WORKAROUND END */

    SubgRf.AntSwitchPaSelect = SUBGRF_SetRfTxPower( power );
 801676c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8016770:	4618      	mov	r0, r3
 8016772:	f001 fe2b 	bl	80183cc <SUBGRF_SetRfTxPower>
 8016776:	4603      	mov	r3, r0
 8016778:	461a      	mov	r2, r3
 801677a:	4b05      	ldr	r3, [pc, #20]	; (8016790 <RadioSetTxConfig+0x254>)
 801677c:	f883 2056 	strb.w	r2, [r3, #86]	; 0x56
    SubgRf.TxTimeout = timeout;
 8016780:	4a03      	ldr	r2, [pc, #12]	; (8016790 <RadioSetTxConfig+0x254>)
 8016782:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8016784:	6053      	str	r3, [r2, #4]
}
 8016786:	bf00      	nop
 8016788:	3718      	adds	r7, #24
 801678a:	46bd      	mov	sp, r7
 801678c:	bd80      	pop	{r7, pc}
 801678e:	bf00      	nop
 8016790:	20001450 	.word	0x20001450
 8016794:	20001488 	.word	0x20001488
 8016798:	2000145e 	.word	0x2000145e
 801679c:	0801a6d0 	.word	0x0801a6d0
 80167a0:	0801afc8 	.word	0x0801afc8
 80167a4:	20000194 	.word	0x20000194

080167a8 <RadioCheckRfFrequency>:

static bool RadioCheckRfFrequency( uint32_t frequency )
{
 80167a8:	b480      	push	{r7}
 80167aa:	b083      	sub	sp, #12
 80167ac:	af00      	add	r7, sp, #0
 80167ae:	6078      	str	r0, [r7, #4]
    return true;
 80167b0:	2301      	movs	r3, #1
}
 80167b2:	4618      	mov	r0, r3
 80167b4:	370c      	adds	r7, #12
 80167b6:	46bd      	mov	sp, r7
 80167b8:	bc80      	pop	{r7}
 80167ba:	4770      	bx	lr

080167bc <RadioGetLoRaBandwidthInHz>:

static uint32_t RadioGetLoRaBandwidthInHz( RadioLoRaBandwidths_t bw )
{
 80167bc:	b480      	push	{r7}
 80167be:	b085      	sub	sp, #20
 80167c0:	af00      	add	r7, sp, #0
 80167c2:	4603      	mov	r3, r0
 80167c4:	71fb      	strb	r3, [r7, #7]
    uint32_t bandwidthInHz = 0;
 80167c6:	2300      	movs	r3, #0
 80167c8:	60fb      	str	r3, [r7, #12]

    switch( bw )
 80167ca:	79fb      	ldrb	r3, [r7, #7]
 80167cc:	2b0a      	cmp	r3, #10
 80167ce:	d83e      	bhi.n	801684e <RadioGetLoRaBandwidthInHz+0x92>
 80167d0:	a201      	add	r2, pc, #4	; (adr r2, 80167d8 <RadioGetLoRaBandwidthInHz+0x1c>)
 80167d2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80167d6:	bf00      	nop
 80167d8:	08016805 	.word	0x08016805
 80167dc:	08016815 	.word	0x08016815
 80167e0:	08016825 	.word	0x08016825
 80167e4:	08016835 	.word	0x08016835
 80167e8:	0801683d 	.word	0x0801683d
 80167ec:	08016843 	.word	0x08016843
 80167f0:	08016849 	.word	0x08016849
 80167f4:	0801684f 	.word	0x0801684f
 80167f8:	0801680d 	.word	0x0801680d
 80167fc:	0801681d 	.word	0x0801681d
 8016800:	0801682d 	.word	0x0801682d
    {
    case LORA_BW_007:
        bandwidthInHz = 7812UL;
 8016804:	f641 6384 	movw	r3, #7812	; 0x1e84
 8016808:	60fb      	str	r3, [r7, #12]
        break;
 801680a:	e020      	b.n	801684e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_010:
        bandwidthInHz = 10417UL;
 801680c:	f642 03b1 	movw	r3, #10417	; 0x28b1
 8016810:	60fb      	str	r3, [r7, #12]
        break;
 8016812:	e01c      	b.n	801684e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_015:
        bandwidthInHz = 15625UL;
 8016814:	f643 5309 	movw	r3, #15625	; 0x3d09
 8016818:	60fb      	str	r3, [r7, #12]
        break;
 801681a:	e018      	b.n	801684e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_020:
        bandwidthInHz = 20833UL;
 801681c:	f245 1361 	movw	r3, #20833	; 0x5161
 8016820:	60fb      	str	r3, [r7, #12]
        break;
 8016822:	e014      	b.n	801684e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_031:
        bandwidthInHz = 31250UL;
 8016824:	f647 2312 	movw	r3, #31250	; 0x7a12
 8016828:	60fb      	str	r3, [r7, #12]
        break;
 801682a:	e010      	b.n	801684e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_041:
        bandwidthInHz = 41667UL;
 801682c:	f24a 23c3 	movw	r3, #41667	; 0xa2c3
 8016830:	60fb      	str	r3, [r7, #12]
        break;
 8016832:	e00c      	b.n	801684e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_062:
        bandwidthInHz = 62500UL;
 8016834:	f24f 4324 	movw	r3, #62500	; 0xf424
 8016838:	60fb      	str	r3, [r7, #12]
        break;
 801683a:	e008      	b.n	801684e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_125:
        bandwidthInHz = 125000UL;
 801683c:	4b07      	ldr	r3, [pc, #28]	; (801685c <RadioGetLoRaBandwidthInHz+0xa0>)
 801683e:	60fb      	str	r3, [r7, #12]
        break;
 8016840:	e005      	b.n	801684e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_250:
        bandwidthInHz = 250000UL;
 8016842:	4b07      	ldr	r3, [pc, #28]	; (8016860 <RadioGetLoRaBandwidthInHz+0xa4>)
 8016844:	60fb      	str	r3, [r7, #12]
        break;
 8016846:	e002      	b.n	801684e <RadioGetLoRaBandwidthInHz+0x92>
    case LORA_BW_500:
        bandwidthInHz = 500000UL;
 8016848:	4b06      	ldr	r3, [pc, #24]	; (8016864 <RadioGetLoRaBandwidthInHz+0xa8>)
 801684a:	60fb      	str	r3, [r7, #12]
        break;
 801684c:	bf00      	nop
    }

    return bandwidthInHz;
 801684e:	68fb      	ldr	r3, [r7, #12]
}
 8016850:	4618      	mov	r0, r3
 8016852:	3714      	adds	r7, #20
 8016854:	46bd      	mov	sp, r7
 8016856:	bc80      	pop	{r7}
 8016858:	4770      	bx	lr
 801685a:	bf00      	nop
 801685c:	0001e848 	.word	0x0001e848
 8016860:	0003d090 	.word	0x0003d090
 8016864:	0007a120 	.word	0x0007a120

08016868 <RadioGetGfskTimeOnAirNumerator>:

static uint32_t RadioGetGfskTimeOnAirNumerator( uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 8016868:	b480      	push	{r7}
 801686a:	b083      	sub	sp, #12
 801686c:	af00      	add	r7, sp, #0
 801686e:	6078      	str	r0, [r7, #4]
 8016870:	4608      	mov	r0, r1
 8016872:	4611      	mov	r1, r2
 8016874:	461a      	mov	r2, r3
 8016876:	4603      	mov	r3, r0
 8016878:	70fb      	strb	r3, [r7, #3]
 801687a:	460b      	mov	r3, r1
 801687c:	803b      	strh	r3, [r7, #0]
 801687e:	4613      	mov	r3, r2
 8016880:	70bb      	strb	r3, [r7, #2]
               ( ( crcOn == true ) ? 2 : 0 )
               ) << 3
             );
    */
    /* ST_WORKAROUND_BEGIN: Simplified calculation without const values */
    return ( preambleLen << 3 ) +
 8016882:	883b      	ldrh	r3, [r7, #0]
 8016884:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 8016886:	78ba      	ldrb	r2, [r7, #2]
 8016888:	f082 0201 	eor.w	r2, r2, #1
 801688c:	b2d2      	uxtb	r2, r2
 801688e:	2a00      	cmp	r2, #0
 8016890:	d001      	beq.n	8016896 <RadioGetGfskTimeOnAirNumerator+0x2e>
 8016892:	2208      	movs	r2, #8
 8016894:	e000      	b.n	8016898 <RadioGetGfskTimeOnAirNumerator+0x30>
 8016896:	2200      	movs	r2, #0
    return ( preambleLen << 3 ) +
 8016898:	4413      	add	r3, r2
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 801689a:	f103 0218 	add.w	r2, r3, #24
           ( ( payloadLen + ( ( crcOn == true ) ? 2 : 0 ) ) << 3 );
 801689e:	7c3b      	ldrb	r3, [r7, #16]
 80168a0:	7d39      	ldrb	r1, [r7, #20]
 80168a2:	2900      	cmp	r1, #0
 80168a4:	d001      	beq.n	80168aa <RadioGetGfskTimeOnAirNumerator+0x42>
 80168a6:	2102      	movs	r1, #2
 80168a8:	e000      	b.n	80168ac <RadioGetGfskTimeOnAirNumerator+0x44>
 80168aa:	2100      	movs	r1, #0
 80168ac:	440b      	add	r3, r1
 80168ae:	00db      	lsls	r3, r3, #3
           ( ( fixLen == false ) ? 8 : 0 ) + 24 +
 80168b0:	4413      	add	r3, r2
    /* ST_WORKAROUND_END */
}
 80168b2:	4618      	mov	r0, r3
 80168b4:	370c      	adds	r7, #12
 80168b6:	46bd      	mov	sp, r7
 80168b8:	bc80      	pop	{r7}
 80168ba:	4770      	bx	lr

080168bc <RadioGetLoRaTimeOnAirNumerator>:

static uint32_t RadioGetLoRaTimeOnAirNumerator( uint32_t bandwidth,
                                                uint32_t datarate, uint8_t coderate,
                                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                                bool crcOn )
{
 80168bc:	b480      	push	{r7}
 80168be:	b08b      	sub	sp, #44	; 0x2c
 80168c0:	af00      	add	r7, sp, #0
 80168c2:	60f8      	str	r0, [r7, #12]
 80168c4:	60b9      	str	r1, [r7, #8]
 80168c6:	4611      	mov	r1, r2
 80168c8:	461a      	mov	r2, r3
 80168ca:	460b      	mov	r3, r1
 80168cc:	71fb      	strb	r3, [r7, #7]
 80168ce:	4613      	mov	r3, r2
 80168d0:	80bb      	strh	r3, [r7, #4]
    int32_t crDenom           = coderate + 4;
 80168d2:	79fb      	ldrb	r3, [r7, #7]
 80168d4:	3304      	adds	r3, #4
 80168d6:	617b      	str	r3, [r7, #20]
    bool    lowDatareOptimize = false;
 80168d8:	2300      	movs	r3, #0
 80168da:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

    /* Ensure that the preamble length is at least 12 symbols when using SF5 or SF6 */
    if( ( datarate == 5 ) || ( datarate == 6 ) )
 80168de:	68bb      	ldr	r3, [r7, #8]
 80168e0:	2b05      	cmp	r3, #5
 80168e2:	d002      	beq.n	80168ea <RadioGetLoRaTimeOnAirNumerator+0x2e>
 80168e4:	68bb      	ldr	r3, [r7, #8]
 80168e6:	2b06      	cmp	r3, #6
 80168e8:	d104      	bne.n	80168f4 <RadioGetLoRaTimeOnAirNumerator+0x38>
    {
        if( preambleLen < 12 )
 80168ea:	88bb      	ldrh	r3, [r7, #4]
 80168ec:	2b0b      	cmp	r3, #11
 80168ee:	d801      	bhi.n	80168f4 <RadioGetLoRaTimeOnAirNumerator+0x38>
        {
            preambleLen = 12;
 80168f0:	230c      	movs	r3, #12
 80168f2:	80bb      	strh	r3, [r7, #4]
        }
    }

    if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80168f4:	68fb      	ldr	r3, [r7, #12]
 80168f6:	2b00      	cmp	r3, #0
 80168f8:	d105      	bne.n	8016906 <RadioGetLoRaTimeOnAirNumerator+0x4a>
 80168fa:	68bb      	ldr	r3, [r7, #8]
 80168fc:	2b0b      	cmp	r3, #11
 80168fe:	d008      	beq.n	8016912 <RadioGetLoRaTimeOnAirNumerator+0x56>
 8016900:	68bb      	ldr	r3, [r7, #8]
 8016902:	2b0c      	cmp	r3, #12
 8016904:	d005      	beq.n	8016912 <RadioGetLoRaTimeOnAirNumerator+0x56>
 8016906:	68fb      	ldr	r3, [r7, #12]
 8016908:	2b01      	cmp	r3, #1
 801690a:	d105      	bne.n	8016918 <RadioGetLoRaTimeOnAirNumerator+0x5c>
        ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 801690c:	68bb      	ldr	r3, [r7, #8]
 801690e:	2b0c      	cmp	r3, #12
 8016910:	d102      	bne.n	8016918 <RadioGetLoRaTimeOnAirNumerator+0x5c>
    {
        lowDatareOptimize = true;
 8016912:	2301      	movs	r3, #1
 8016914:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    }

    int32_t ceilDenominator;
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8016918:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 801691c:	00db      	lsls	r3, r3, #3
                            ( crcOn ? 16 : 0 ) -
 801691e:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 8016922:	2a00      	cmp	r2, #0
 8016924:	d001      	beq.n	801692a <RadioGetLoRaTimeOnAirNumerator+0x6e>
 8016926:	2210      	movs	r2, #16
 8016928:	e000      	b.n	801692c <RadioGetLoRaTimeOnAirNumerator+0x70>
 801692a:	2200      	movs	r2, #0
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 801692c:	4413      	add	r3, r2
 801692e:	461a      	mov	r2, r3
                            ( 4 * datarate ) +
 8016930:	68bb      	ldr	r3, [r7, #8]
 8016932:	009b      	lsls	r3, r3, #2
                            ( crcOn ? 16 : 0 ) -
 8016934:	1ad3      	subs	r3, r2, r3
                            ( fixLen ? 0 : 20 );
 8016936:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 801693a:	2a00      	cmp	r2, #0
 801693c:	d001      	beq.n	8016942 <RadioGetLoRaTimeOnAirNumerator+0x86>
 801693e:	2200      	movs	r2, #0
 8016940:	e000      	b.n	8016944 <RadioGetLoRaTimeOnAirNumerator+0x88>
 8016942:	2214      	movs	r2, #20
                            ( 4 * datarate ) +
 8016944:	4413      	add	r3, r2
    int32_t ceilNumerator = ( payloadLen << 3 ) +
 8016946:	61fb      	str	r3, [r7, #28]

    if( datarate <= 6 )
 8016948:	68bb      	ldr	r3, [r7, #8]
 801694a:	2b06      	cmp	r3, #6
 801694c:	d803      	bhi.n	8016956 <RadioGetLoRaTimeOnAirNumerator+0x9a>
    {
        ceilDenominator = 4 * datarate;
 801694e:	68bb      	ldr	r3, [r7, #8]
 8016950:	009b      	lsls	r3, r3, #2
 8016952:	623b      	str	r3, [r7, #32]
 8016954:	e00e      	b.n	8016974 <RadioGetLoRaTimeOnAirNumerator+0xb8>
    }
    else
    {
        ceilNumerator += 8;
 8016956:	69fb      	ldr	r3, [r7, #28]
 8016958:	3308      	adds	r3, #8
 801695a:	61fb      	str	r3, [r7, #28]

        if( lowDatareOptimize == true )
 801695c:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8016960:	2b00      	cmp	r3, #0
 8016962:	d004      	beq.n	801696e <RadioGetLoRaTimeOnAirNumerator+0xb2>
        {
            ceilDenominator = 4 * ( datarate - 2 );
 8016964:	68bb      	ldr	r3, [r7, #8]
 8016966:	3b02      	subs	r3, #2
 8016968:	009b      	lsls	r3, r3, #2
 801696a:	623b      	str	r3, [r7, #32]
 801696c:	e002      	b.n	8016974 <RadioGetLoRaTimeOnAirNumerator+0xb8>
        }
        else
        {
            ceilDenominator = 4 * datarate;
 801696e:	68bb      	ldr	r3, [r7, #8]
 8016970:	009b      	lsls	r3, r3, #2
 8016972:	623b      	str	r3, [r7, #32]
        }
    }

    if( ceilNumerator < 0 )
 8016974:	69fb      	ldr	r3, [r7, #28]
 8016976:	2b00      	cmp	r3, #0
 8016978:	da01      	bge.n	801697e <RadioGetLoRaTimeOnAirNumerator+0xc2>
    {
        ceilNumerator = 0;
 801697a:	2300      	movs	r3, #0
 801697c:	61fb      	str	r3, [r7, #28]
    }

    // Perform integral ceil()
    int32_t intermediate =
        ( ( ceilNumerator + ceilDenominator - 1 ) / ceilDenominator ) * crDenom + preambleLen + 12;
 801697e:	69fa      	ldr	r2, [r7, #28]
 8016980:	6a3b      	ldr	r3, [r7, #32]
 8016982:	4413      	add	r3, r2
 8016984:	1e5a      	subs	r2, r3, #1
 8016986:	6a3b      	ldr	r3, [r7, #32]
 8016988:	fb92 f3f3 	sdiv	r3, r2, r3
 801698c:	697a      	ldr	r2, [r7, #20]
 801698e:	fb02 f203 	mul.w	r2, r2, r3
 8016992:	88bb      	ldrh	r3, [r7, #4]
 8016994:	4413      	add	r3, r2
    int32_t intermediate =
 8016996:	330c      	adds	r3, #12
 8016998:	61bb      	str	r3, [r7, #24]

    if( datarate <= 6 )
 801699a:	68bb      	ldr	r3, [r7, #8]
 801699c:	2b06      	cmp	r3, #6
 801699e:	d802      	bhi.n	80169a6 <RadioGetLoRaTimeOnAirNumerator+0xea>
    {
        intermediate += 2;
 80169a0:	69bb      	ldr	r3, [r7, #24]
 80169a2:	3302      	adds	r3, #2
 80169a4:	61bb      	str	r3, [r7, #24]
    }

    return ( uint32_t )( ( 4 * intermediate + 1 ) * ( 1 << ( datarate - 2 ) ) );
 80169a6:	69bb      	ldr	r3, [r7, #24]
 80169a8:	009b      	lsls	r3, r3, #2
 80169aa:	1c5a      	adds	r2, r3, #1
 80169ac:	68bb      	ldr	r3, [r7, #8]
 80169ae:	3b02      	subs	r3, #2
 80169b0:	fa02 f303 	lsl.w	r3, r2, r3
}
 80169b4:	4618      	mov	r0, r3
 80169b6:	372c      	adds	r7, #44	; 0x2c
 80169b8:	46bd      	mov	sp, r7
 80169ba:	bc80      	pop	{r7}
 80169bc:	4770      	bx	lr
	...

080169c0 <RadioTimeOnAir>:

static uint32_t RadioTimeOnAir( RadioModems_t modem, uint32_t bandwidth,
                                uint32_t datarate, uint8_t coderate,
                                uint16_t preambleLen, bool fixLen, uint8_t payloadLen,
                                bool crcOn )
{
 80169c0:	b580      	push	{r7, lr}
 80169c2:	b08a      	sub	sp, #40	; 0x28
 80169c4:	af04      	add	r7, sp, #16
 80169c6:	60b9      	str	r1, [r7, #8]
 80169c8:	607a      	str	r2, [r7, #4]
 80169ca:	461a      	mov	r2, r3
 80169cc:	4603      	mov	r3, r0
 80169ce:	73fb      	strb	r3, [r7, #15]
 80169d0:	4613      	mov	r3, r2
 80169d2:	73bb      	strb	r3, [r7, #14]
    uint32_t numerator = 0;
 80169d4:	2300      	movs	r3, #0
 80169d6:	617b      	str	r3, [r7, #20]
    uint32_t denominator = 1;
 80169d8:	2301      	movs	r3, #1
 80169da:	613b      	str	r3, [r7, #16]

    switch( modem )
 80169dc:	7bfb      	ldrb	r3, [r7, #15]
 80169de:	2b00      	cmp	r3, #0
 80169e0:	d002      	beq.n	80169e8 <RadioTimeOnAir+0x28>
 80169e2:	2b01      	cmp	r3, #1
 80169e4:	d017      	beq.n	8016a16 <RadioTimeOnAir+0x56>
                                                                  fixLen, payloadLen, crcOn );
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
        }
        break;
    default:
        break;
 80169e6:	e035      	b.n	8016a54 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetGfskTimeOnAirNumerator( datarate, coderate,
 80169e8:	f897 0024 	ldrb.w	r0, [r7, #36]	; 0x24
 80169ec:	8c3a      	ldrh	r2, [r7, #32]
 80169ee:	7bb9      	ldrb	r1, [r7, #14]
 80169f0:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80169f4:	9301      	str	r3, [sp, #4]
 80169f6:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 80169fa:	9300      	str	r3, [sp, #0]
 80169fc:	4603      	mov	r3, r0
 80169fe:	6878      	ldr	r0, [r7, #4]
 8016a00:	f7ff ff32 	bl	8016868 <RadioGetGfskTimeOnAirNumerator>
 8016a04:	4603      	mov	r3, r0
 8016a06:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8016a0a:	fb02 f303 	mul.w	r3, r2, r3
 8016a0e:	617b      	str	r3, [r7, #20]
            denominator = datarate;
 8016a10:	687b      	ldr	r3, [r7, #4]
 8016a12:	613b      	str	r3, [r7, #16]
        break;
 8016a14:	e01e      	b.n	8016a54 <RadioTimeOnAir+0x94>
            numerator   = 1000U * RadioGetLoRaTimeOnAirNumerator( bandwidth, datarate,
 8016a16:	8c39      	ldrh	r1, [r7, #32]
 8016a18:	7bba      	ldrb	r2, [r7, #14]
 8016a1a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8016a1e:	9302      	str	r3, [sp, #8]
 8016a20:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8016a24:	9301      	str	r3, [sp, #4]
 8016a26:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8016a2a:	9300      	str	r3, [sp, #0]
 8016a2c:	460b      	mov	r3, r1
 8016a2e:	6879      	ldr	r1, [r7, #4]
 8016a30:	68b8      	ldr	r0, [r7, #8]
 8016a32:	f7ff ff43 	bl	80168bc <RadioGetLoRaTimeOnAirNumerator>
 8016a36:	4603      	mov	r3, r0
 8016a38:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8016a3c:	fb02 f303 	mul.w	r3, r2, r3
 8016a40:	617b      	str	r3, [r7, #20]
            denominator = RadioGetLoRaBandwidthInHz( Bandwidths[bandwidth] );
 8016a42:	4a0a      	ldr	r2, [pc, #40]	; (8016a6c <RadioTimeOnAir+0xac>)
 8016a44:	68bb      	ldr	r3, [r7, #8]
 8016a46:	4413      	add	r3, r2
 8016a48:	781b      	ldrb	r3, [r3, #0]
 8016a4a:	4618      	mov	r0, r3
 8016a4c:	f7ff feb6 	bl	80167bc <RadioGetLoRaBandwidthInHz>
 8016a50:	6138      	str	r0, [r7, #16]
        break;
 8016a52:	bf00      	nop
    }
    // Perform integral ceil()
    return DIVC(numerator, denominator);
 8016a54:	697a      	ldr	r2, [r7, #20]
 8016a56:	693b      	ldr	r3, [r7, #16]
 8016a58:	4413      	add	r3, r2
 8016a5a:	1e5a      	subs	r2, r3, #1
 8016a5c:	693b      	ldr	r3, [r7, #16]
 8016a5e:	fbb2 f3f3 	udiv	r3, r2, r3
}
 8016a62:	4618      	mov	r0, r3
 8016a64:	3718      	adds	r7, #24
 8016a66:	46bd      	mov	sp, r7
 8016a68:	bd80      	pop	{r7, pc}
 8016a6a:	bf00      	nop
 8016a6c:	0801afc8 	.word	0x0801afc8

08016a70 <RadioSend>:

static void RadioSend( uint8_t *buffer, uint8_t size )
{
 8016a70:	b580      	push	{r7, lr}
 8016a72:	b08c      	sub	sp, #48	; 0x30
 8016a74:	af00      	add	r7, sp, #0
 8016a76:	6078      	str	r0, [r7, #4]
 8016a78:	460b      	mov	r3, r1
 8016a7a:	70fb      	strb	r3, [r7, #3]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_TX_DONE | IRQ_RX_TX_TIMEOUT,
 8016a7c:	2300      	movs	r3, #0
 8016a7e:	2200      	movs	r2, #0
 8016a80:	f240 2101 	movw	r1, #513	; 0x201
 8016a84:	f240 2001 	movw	r0, #513	; 0x201
 8016a88:	f001 f8a6 	bl	8017bd8 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_TX(SET);
 8016a8c:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8016a90:	4858      	ldr	r0, [pc, #352]	; (8016bf4 <RadioSend+0x184>)
 8016a92:	f7fe fef2 	bl	801587a <LL_GPIO_SetOutputPin>

    /* Set RF switch */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 8016a96:	4b58      	ldr	r3, [pc, #352]	; (8016bf8 <RadioSend+0x188>)
 8016a98:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8016a9c:	2101      	movs	r1, #1
 8016a9e:	4618      	mov	r0, r3
 8016aa0:	f001 fc6c 	bl	801837c <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    switch(SubgRf.Modem)
 8016aa4:	4b54      	ldr	r3, [pc, #336]	; (8016bf8 <RadioSend+0x188>)
 8016aa6:	781b      	ldrb	r3, [r3, #0]
 8016aa8:	2b03      	cmp	r3, #3
 8016aaa:	f200 8094 	bhi.w	8016bd6 <RadioSend+0x166>
 8016aae:	a201      	add	r2, pc, #4	; (adr r2, 8016ab4 <RadioSend+0x44>)
 8016ab0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016ab4:	08016adf 	.word	0x08016adf
 8016ab8:	08016ac5 	.word	0x08016ac5
 8016abc:	08016af9 	.word	0x08016af9
 8016ac0:	08016b19 	.word	0x08016b19
    {
        case MODEM_LORA:
        {
            SubgRf.PacketParams.Params.LoRa.PayloadLength = size;
 8016ac4:	4a4c      	ldr	r2, [pc, #304]	; (8016bf8 <RadioSend+0x188>)
 8016ac6:	78fb      	ldrb	r3, [r7, #3]
 8016ac8:	77d3      	strb	r3, [r2, #31]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016aca:	484c      	ldr	r0, [pc, #304]	; (8016bfc <RadioSend+0x18c>)
 8016acc:	f001 fa86 	bl	8017fdc <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8016ad0:	78fb      	ldrb	r3, [r7, #3]
 8016ad2:	2200      	movs	r2, #0
 8016ad4:	4619      	mov	r1, r3
 8016ad6:	6878      	ldr	r0, [r7, #4]
 8016ad8:	f000 fd7c 	bl	80175d4 <SUBGRF_SendPayload>
            break;
 8016adc:	e07c      	b.n	8016bd8 <RadioSend+0x168>
        }
        case MODEM_FSK:
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = size;
 8016ade:	4a46      	ldr	r2, [pc, #280]	; (8016bf8 <RadioSend+0x188>)
 8016ae0:	78fb      	ldrb	r3, [r7, #3]
 8016ae2:	7593      	strb	r3, [r2, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016ae4:	4845      	ldr	r0, [pc, #276]	; (8016bfc <RadioSend+0x18c>)
 8016ae6:	f001 fa79 	bl	8017fdc <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8016aea:	78fb      	ldrb	r3, [r7, #3]
 8016aec:	2200      	movs	r2, #0
 8016aee:	4619      	mov	r1, r3
 8016af0:	6878      	ldr	r0, [r7, #4]
 8016af2:	f000 fd6f 	bl	80175d4 <SUBGRF_SendPayload>
            break;
 8016af6:	e06f      	b.n	8016bd8 <RadioSend+0x168>
        }
        case MODEM_BPSK:
        {
            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8016af8:	4b3f      	ldr	r3, [pc, #252]	; (8016bf8 <RadioSend+0x188>)
 8016afa:	2202      	movs	r2, #2
 8016afc:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size;
 8016afe:	4a3e      	ldr	r2, [pc, #248]	; (8016bf8 <RadioSend+0x188>)
 8016b00:	78fb      	ldrb	r3, [r7, #3]
 8016b02:	7693      	strb	r3, [r2, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016b04:	483d      	ldr	r0, [pc, #244]	; (8016bfc <RadioSend+0x18c>)
 8016b06:	f001 fa69 	bl	8017fdc <SUBGRF_SetPacketParams>
            SUBGRF_SendPayload( buffer, size, 0 );
 8016b0a:	78fb      	ldrb	r3, [r7, #3]
 8016b0c:	2200      	movs	r2, #0
 8016b0e:	4619      	mov	r1, r3
 8016b10:	6878      	ldr	r0, [r7, #4]
 8016b12:	f000 fd5f 	bl	80175d4 <SUBGRF_SendPayload>
            break;
 8016b16:	e05f      	b.n	8016bd8 <RadioSend+0x168>
        }
        case MODEM_SIGFOX_TX:
        {
            uint8_t outBuffer[35] = {0};
 8016b18:	2300      	movs	r3, #0
 8016b1a:	60bb      	str	r3, [r7, #8]
 8016b1c:	f107 030c 	add.w	r3, r7, #12
 8016b20:	221f      	movs	r2, #31
 8016b22:	2100      	movs	r1, #0
 8016b24:	4618      	mov	r0, r3
 8016b26:	f003 f9c3 	bl	8019eb0 <memset>
            /*from bpsk to dbpsk*/
            /*first 1 bit duplicated*/
            payload_integration( outBuffer, buffer, size );
 8016b2a:	78fa      	ldrb	r2, [r7, #3]
 8016b2c:	f107 0308 	add.w	r3, r7, #8
 8016b30:	6879      	ldr	r1, [r7, #4]
 8016b32:	4618      	mov	r0, r3
 8016b34:	f000 fc3b 	bl	80173ae <payload_integration>

            SubgRf.PacketParams.PacketType = PACKET_TYPE_BPSK;
 8016b38:	4b2f      	ldr	r3, [pc, #188]	; (8016bf8 <RadioSend+0x188>)
 8016b3a:	2202      	movs	r2, #2
 8016b3c:	739a      	strb	r2, [r3, #14]
            SubgRf.PacketParams.Params.Bpsk.PayloadLength = size + 1;
 8016b3e:	78fb      	ldrb	r3, [r7, #3]
 8016b40:	3301      	adds	r3, #1
 8016b42:	b2da      	uxtb	r2, r3
 8016b44:	4b2c      	ldr	r3, [pc, #176]	; (8016bf8 <RadioSend+0x188>)
 8016b46:	769a      	strb	r2, [r3, #26]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016b48:	482c      	ldr	r0, [pc, #176]	; (8016bfc <RadioSend+0x18c>)
 8016b4a:	f001 fa47 	bl	8017fdc <SUBGRF_SetPacketParams>

            if( SubgRf.ModulationParams.Params.Bpsk.BitRate == 100 )
 8016b4e:	4b2a      	ldr	r3, [pc, #168]	; (8016bf8 <RadioSend+0x188>)
 8016b50:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8016b52:	2b64      	cmp	r3, #100	; 0x64
 8016b54:	d110      	bne.n	8016b78 <RadioSend+0x108>
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 8016b56:	2100      	movs	r1, #0
 8016b58:	20f1      	movs	r0, #241	; 0xf1
 8016b5a:	f000 f93a 	bl	8016dd2 <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 8016b5e:	2100      	movs	r1, #0
 8016b60:	20f0      	movs	r0, #240	; 0xf0
 8016b62:	f000 f936 	bl	8016dd2 <RadioWrite>
                RadioWrite( 0x00F3, 0x70 ); // clean end of frame LSB
 8016b66:	2170      	movs	r1, #112	; 0x70
 8016b68:	20f3      	movs	r0, #243	; 0xf3
 8016b6a:	f000 f932 	bl	8016dd2 <RadioWrite>
                RadioWrite( 0x00F2, 0x1D ); // clean end of frame MSB
 8016b6e:	211d      	movs	r1, #29
 8016b70:	20f2      	movs	r0, #242	; 0xf2
 8016b72:	f000 f92e 	bl	8016dd2 <RadioWrite>
 8016b76:	e00f      	b.n	8016b98 <RadioSend+0x128>
            }
            else // 600 bps
            {
                RadioWrite( 0x00F1, 0 ); // clean start-up LSB
 8016b78:	2100      	movs	r1, #0
 8016b7a:	20f1      	movs	r0, #241	; 0xf1
 8016b7c:	f000 f929 	bl	8016dd2 <RadioWrite>
                RadioWrite( 0x00F0, 0 ); // clean start-up MSB
 8016b80:	2100      	movs	r1, #0
 8016b82:	20f0      	movs	r0, #240	; 0xf0
 8016b84:	f000 f925 	bl	8016dd2 <RadioWrite>
                RadioWrite( 0x00F3, 0xE1 ); // clean end of frame LSB
 8016b88:	21e1      	movs	r1, #225	; 0xe1
 8016b8a:	20f3      	movs	r0, #243	; 0xf3
 8016b8c:	f000 f921 	bl	8016dd2 <RadioWrite>
                RadioWrite( 0x00F2, 0x04 ); // clean end of frame MSB
 8016b90:	2104      	movs	r1, #4
 8016b92:	20f2      	movs	r0, #242	; 0xf2
 8016b94:	f000 f91d 	bl	8016dd2 <RadioWrite>
            }

            uint16_t bitNum = (size*8)+2;
 8016b98:	78fb      	ldrb	r3, [r7, #3]
 8016b9a:	b29b      	uxth	r3, r3
 8016b9c:	00db      	lsls	r3, r3, #3
 8016b9e:	b29b      	uxth	r3, r3
 8016ba0:	3302      	adds	r3, #2
 8016ba2:	85fb      	strh	r3, [r7, #46]	; 0x2e
            RadioWrite( 0x00F4, ( bitNum >> 8 ) & 0x00FF );    // limit frame
 8016ba4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8016ba6:	0a1b      	lsrs	r3, r3, #8
 8016ba8:	b29b      	uxth	r3, r3
 8016baa:	b2db      	uxtb	r3, r3
 8016bac:	4619      	mov	r1, r3
 8016bae:	20f4      	movs	r0, #244	; 0xf4
 8016bb0:	f000 f90f 	bl	8016dd2 <RadioWrite>
            RadioWrite( 0x00F5, bitNum & 0x00FF );             // limit frame
 8016bb4:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8016bb6:	b2db      	uxtb	r3, r3
 8016bb8:	4619      	mov	r1, r3
 8016bba:	20f5      	movs	r0, #245	; 0xf5
 8016bbc:	f000 f909 	bl	8016dd2 <RadioWrite>
            //
            SUBGRF_SendPayload( outBuffer, size+1 , 0xFFFFFF );
 8016bc0:	78fb      	ldrb	r3, [r7, #3]
 8016bc2:	3301      	adds	r3, #1
 8016bc4:	b2d9      	uxtb	r1, r3
 8016bc6:	f107 0308 	add.w	r3, r7, #8
 8016bca:	f06f 427f 	mvn.w	r2, #4278190080	; 0xff000000
 8016bce:	4618      	mov	r0, r3
 8016bd0:	f000 fd00 	bl	80175d4 <SUBGRF_SendPayload>
            break;
 8016bd4:	e000      	b.n	8016bd8 <RadioSend+0x168>
        }
        default:
            break;
 8016bd6:	bf00      	nop
    }

    TimerSetValue( &TxTimeoutTimer, SubgRf.TxTimeout );
 8016bd8:	4b07      	ldr	r3, [pc, #28]	; (8016bf8 <RadioSend+0x188>)
 8016bda:	685b      	ldr	r3, [r3, #4]
 8016bdc:	4619      	mov	r1, r3
 8016bde:	4808      	ldr	r0, [pc, #32]	; (8016c00 <RadioSend+0x190>)
 8016be0:	f002 fd6a 	bl	80196b8 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8016be4:	4806      	ldr	r0, [pc, #24]	; (8016c00 <RadioSend+0x190>)
 8016be6:	f002 fc89 	bl	80194fc <UTIL_TIMER_Start>
}
 8016bea:	bf00      	nop
 8016bec:	3730      	adds	r7, #48	; 0x30
 8016bee:	46bd      	mov	sp, r7
 8016bf0:	bd80      	pop	{r7, pc}
 8016bf2:	bf00      	nop
 8016bf4:	48000400 	.word	0x48000400
 8016bf8:	20001450 	.word	0x20001450
 8016bfc:	2000145e 	.word	0x2000145e
 8016c00:	200014a8 	.word	0x200014a8

08016c04 <RadioSleep>:

static void RadioSleep( void )
{
 8016c04:	b580      	push	{r7, lr}
 8016c06:	b082      	sub	sp, #8
 8016c08:	af00      	add	r7, sp, #0
    SleepParams_t params = { 0 };
 8016c0a:	2300      	movs	r3, #0
 8016c0c:	713b      	strb	r3, [r7, #4]

    params.Fields.WarmStart = 1;
 8016c0e:	793b      	ldrb	r3, [r7, #4]
 8016c10:	f043 0304 	orr.w	r3, r3, #4
 8016c14:	713b      	strb	r3, [r7, #4]
    SUBGRF_SetSleep( params );
 8016c16:	7938      	ldrb	r0, [r7, #4]
 8016c18:	f000 fdb8 	bl	801778c <SUBGRF_SetSleep>

    RADIO_DELAY_MS( 2 );
 8016c1c:	2002      	movs	r0, #2
 8016c1e:	f7eb fa14 	bl	800204a <HAL_Delay>
}
 8016c22:	bf00      	nop
 8016c24:	3708      	adds	r7, #8
 8016c26:	46bd      	mov	sp, r7
 8016c28:	bd80      	pop	{r7, pc}

08016c2a <RadioStandby>:

static void RadioStandby( void )
{
 8016c2a:	b580      	push	{r7, lr}
 8016c2c:	af00      	add	r7, sp, #0
    SUBGRF_SetStandby( STDBY_RC );
 8016c2e:	2000      	movs	r0, #0
 8016c30:	f000 fde0 	bl	80177f4 <SUBGRF_SetStandby>
}
 8016c34:	bf00      	nop
 8016c36:	bd80      	pop	{r7, pc}

08016c38 <RadioRx>:

static void RadioRx( uint32_t timeout )
{
 8016c38:	b580      	push	{r7, lr}
 8016c3a:	b082      	sub	sp, #8
 8016c3c:	af00      	add	r7, sp, #0
 8016c3e:	6078      	str	r0, [r7, #4]
    /* Radio IRQ is set to DIO1 by default */
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 8016c40:	2300      	movs	r3, #0
 8016c42:	2200      	movs	r2, #0
 8016c44:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8016c48:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8016c4c:	f000 ffc4 	bl	8017bd8 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 8016c50:	687b      	ldr	r3, [r7, #4]
 8016c52:	2b00      	cmp	r3, #0
 8016c54:	d006      	beq.n	8016c64 <RadioRx+0x2c>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8016c56:	6879      	ldr	r1, [r7, #4]
 8016c58:	4812      	ldr	r0, [pc, #72]	; (8016ca4 <RadioRx+0x6c>)
 8016c5a:	f002 fd2d 	bl	80196b8 <UTIL_TIMER_SetPeriod>
        TimerStart( &RxTimeoutTimer );
 8016c5e:	4811      	ldr	r0, [pc, #68]	; (8016ca4 <RadioRx+0x6c>)
 8016c60:	f002 fc4c 	bl	80194fc <UTIL_TIMER_Start>
    }

    /* ST_WORKAROUND_BEGIN : Set the debug pin and update the radio switch */
    /* Set DBG pin */
    DBG_GPIO_RADIO_RX(SET);
 8016c64:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8016c68:	480f      	ldr	r0, [pc, #60]	; (8016ca8 <RadioRx+0x70>)
 8016c6a:	f7fe fe06 	bl	801587a <LL_GPIO_SetOutputPin>

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8016c6e:	4b0f      	ldr	r3, [pc, #60]	; (8016cac <RadioRx+0x74>)
 8016c70:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8016c74:	2100      	movs	r1, #0
 8016c76:	4618      	mov	r0, r3
 8016c78:	f001 fb80 	bl	801837c <SUBGRF_SetSwitch>
    /* ST_WORKAROUND_END */

    if( SubgRf.RxContinuous == true )
 8016c7c:	4b0b      	ldr	r3, [pc, #44]	; (8016cac <RadioRx+0x74>)
 8016c7e:	785b      	ldrb	r3, [r3, #1]
 8016c80:	2b00      	cmp	r3, #0
 8016c82:	d004      	beq.n	8016c8e <RadioRx+0x56>
    {
        SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 8016c84:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8016c88:	f000 fdf4 	bl	8017874 <SUBGRF_SetRx>
    }
    else
    {
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
    }
}
 8016c8c:	e005      	b.n	8016c9a <RadioRx+0x62>
        SUBGRF_SetRx( SubgRf.RxTimeout << 6 );
 8016c8e:	4b07      	ldr	r3, [pc, #28]	; (8016cac <RadioRx+0x74>)
 8016c90:	689b      	ldr	r3, [r3, #8]
 8016c92:	019b      	lsls	r3, r3, #6
 8016c94:	4618      	mov	r0, r3
 8016c96:	f000 fded 	bl	8017874 <SUBGRF_SetRx>
}
 8016c9a:	bf00      	nop
 8016c9c:	3708      	adds	r7, #8
 8016c9e:	46bd      	mov	sp, r7
 8016ca0:	bd80      	pop	{r7, pc}
 8016ca2:	bf00      	nop
 8016ca4:	200014c0 	.word	0x200014c0
 8016ca8:	48000400 	.word	0x48000400
 8016cac:	20001450 	.word	0x20001450

08016cb0 <RadioRxBoosted>:

static void RadioRxBoosted( uint32_t timeout )
{
 8016cb0:	b580      	push	{r7, lr}
 8016cb2:	b082      	sub	sp, #8
 8016cb4:	af00      	add	r7, sp, #0
 8016cb6:	6078      	str	r0, [r7, #4]
    SUBGRF_SetDioIrqParams( IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
 8016cb8:	2300      	movs	r3, #0
 8016cba:	2200      	movs	r2, #0
 8016cbc:	f64f 71ff 	movw	r1, #65535	; 0xffff
 8016cc0:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8016cc4:	f000 ff88 	bl	8017bd8 <SUBGRF_SetDioIrqParams>
                            IRQ_RADIO_ALL, //IRQ_RX_DONE | IRQ_RX_TX_TIMEOUT,
                            IRQ_RADIO_NONE,
                            IRQ_RADIO_NONE );

    if( timeout != 0 )
 8016cc8:	687b      	ldr	r3, [r7, #4]
 8016cca:	2b00      	cmp	r3, #0
 8016ccc:	d006      	beq.n	8016cdc <RadioRxBoosted+0x2c>
    {
         TimerSetValue( &RxTimeoutTimer, timeout );
 8016cce:	6879      	ldr	r1, [r7, #4]
 8016cd0:	480f      	ldr	r0, [pc, #60]	; (8016d10 <RadioRxBoosted+0x60>)
 8016cd2:	f002 fcf1 	bl	80196b8 <UTIL_TIMER_SetPeriod>
         TimerStart( &RxTimeoutTimer );
 8016cd6:	480e      	ldr	r0, [pc, #56]	; (8016d10 <RadioRxBoosted+0x60>)
 8016cd8:	f002 fc10 	bl	80194fc <UTIL_TIMER_Start>
    }

    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8016cdc:	4b0d      	ldr	r3, [pc, #52]	; (8016d14 <RadioRxBoosted+0x64>)
 8016cde:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8016ce2:	2100      	movs	r1, #0
 8016ce4:	4618      	mov	r0, r3
 8016ce6:	f001 fb49 	bl	801837c <SUBGRF_SetSwitch>
    if( SubgRf.RxContinuous == true )
 8016cea:	4b0a      	ldr	r3, [pc, #40]	; (8016d14 <RadioRxBoosted+0x64>)
 8016cec:	785b      	ldrb	r3, [r3, #1]
 8016cee:	2b00      	cmp	r3, #0
 8016cf0:	d004      	beq.n	8016cfc <RadioRxBoosted+0x4c>
    {
        SUBGRF_SetRxBoosted( 0xFFFFFF ); // Rx Continuous
 8016cf2:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8016cf6:	f000 fddf 	bl	80178b8 <SUBGRF_SetRxBoosted>
    }
    else
    {
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
    }
}
 8016cfa:	e005      	b.n	8016d08 <RadioRxBoosted+0x58>
        SUBGRF_SetRxBoosted( SubgRf.RxTimeout << 6 );
 8016cfc:	4b05      	ldr	r3, [pc, #20]	; (8016d14 <RadioRxBoosted+0x64>)
 8016cfe:	689b      	ldr	r3, [r3, #8]
 8016d00:	019b      	lsls	r3, r3, #6
 8016d02:	4618      	mov	r0, r3
 8016d04:	f000 fdd8 	bl	80178b8 <SUBGRF_SetRxBoosted>
}
 8016d08:	bf00      	nop
 8016d0a:	3708      	adds	r7, #8
 8016d0c:	46bd      	mov	sp, r7
 8016d0e:	bd80      	pop	{r7, pc}
 8016d10:	200014c0 	.word	0x200014c0
 8016d14:	20001450 	.word	0x20001450

08016d18 <RadioSetRxDutyCycle>:

static void RadioSetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8016d18:	b580      	push	{r7, lr}
 8016d1a:	b082      	sub	sp, #8
 8016d1c:	af00      	add	r7, sp, #0
 8016d1e:	6078      	str	r0, [r7, #4]
 8016d20:	6039      	str	r1, [r7, #0]
    /* RF switch configuration */
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_RX);
 8016d22:	4b07      	ldr	r3, [pc, #28]	; (8016d40 <RadioSetRxDutyCycle+0x28>)
 8016d24:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8016d28:	2100      	movs	r1, #0
 8016d2a:	4618      	mov	r0, r3
 8016d2c:	f001 fb26 	bl	801837c <SUBGRF_SetSwitch>
    SUBGRF_SetRxDutyCycle( rxTime, sleepTime );
 8016d30:	6839      	ldr	r1, [r7, #0]
 8016d32:	6878      	ldr	r0, [r7, #4]
 8016d34:	f000 fde6 	bl	8017904 <SUBGRF_SetRxDutyCycle>
}
 8016d38:	bf00      	nop
 8016d3a:	3708      	adds	r7, #8
 8016d3c:	46bd      	mov	sp, r7
 8016d3e:	bd80      	pop	{r7, pc}
 8016d40:	20001450 	.word	0x20001450

08016d44 <RadioStartCad>:

static void RadioStartCad( void )
{
 8016d44:	b580      	push	{r7, lr}
 8016d46:	af00      	add	r7, sp, #0
    SUBGRF_SetDioIrqParams( IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_CAD_CLEAR | IRQ_CAD_DETECTED, IRQ_RADIO_NONE, IRQ_RADIO_NONE );
 8016d48:	2300      	movs	r3, #0
 8016d4a:	2200      	movs	r2, #0
 8016d4c:	f44f 71c0 	mov.w	r1, #384	; 0x180
 8016d50:	f44f 70c0 	mov.w	r0, #384	; 0x180
 8016d54:	f000 ff40 	bl	8017bd8 <SUBGRF_SetDioIrqParams>
    SUBGRF_SetCad( );
 8016d58:	f000 fe02 	bl	8017960 <SUBGRF_SetCad>
}
 8016d5c:	bf00      	nop
 8016d5e:	bd80      	pop	{r7, pc}

08016d60 <RadioSetTxContinuousWave>:

static void RadioSetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 8016d60:	b580      	push	{r7, lr}
 8016d62:	b084      	sub	sp, #16
 8016d64:	af00      	add	r7, sp, #0
 8016d66:	6078      	str	r0, [r7, #4]
 8016d68:	460b      	mov	r3, r1
 8016d6a:	70fb      	strb	r3, [r7, #3]
 8016d6c:	4613      	mov	r3, r2
 8016d6e:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = (uint32_t)time * 1000;
 8016d70:	883b      	ldrh	r3, [r7, #0]
 8016d72:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8016d76:	fb02 f303 	mul.w	r3, r2, r3
 8016d7a:	60fb      	str	r3, [r7, #12]
    uint8_t antswitchpow;

    SUBGRF_SetRfFrequency( freq );
 8016d7c:	6878      	ldr	r0, [r7, #4]
 8016d7e:	f000 ff8b 	bl	8017c98 <SUBGRF_SetRfFrequency>

    antswitchpow = SUBGRF_SetRfTxPower( power );
 8016d82:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8016d86:	4618      	mov	r0, r3
 8016d88:	f001 fb20 	bl	80183cc <SUBGRF_SetRfTxPower>
 8016d8c:	4603      	mov	r3, r0
 8016d8e:	72fb      	strb	r3, [r7, #11]

    /* Set RF switch */
    SUBGRF_SetSwitch(antswitchpow, RFSWITCH_TX);
 8016d90:	7afb      	ldrb	r3, [r7, #11]
 8016d92:	2101      	movs	r1, #1
 8016d94:	4618      	mov	r0, r3
 8016d96:	f001 faf1 	bl	801837c <SUBGRF_SetSwitch>

    SUBGRF_SetTxContinuousWave( );
 8016d9a:	f000 fdf3 	bl	8017984 <SUBGRF_SetTxContinuousWave>

    TimerSetValue( &TxTimeoutTimer, timeout );
 8016d9e:	68f9      	ldr	r1, [r7, #12]
 8016da0:	4804      	ldr	r0, [pc, #16]	; (8016db4 <RadioSetTxContinuousWave+0x54>)
 8016da2:	f002 fc89 	bl	80196b8 <UTIL_TIMER_SetPeriod>
    TimerStart( &TxTimeoutTimer );
 8016da6:	4803      	ldr	r0, [pc, #12]	; (8016db4 <RadioSetTxContinuousWave+0x54>)
 8016da8:	f002 fba8 	bl	80194fc <UTIL_TIMER_Start>
}
 8016dac:	bf00      	nop
 8016dae:	3710      	adds	r7, #16
 8016db0:	46bd      	mov	sp, r7
 8016db2:	bd80      	pop	{r7, pc}
 8016db4:	200014a8 	.word	0x200014a8

08016db8 <RadioRssi>:

static int16_t RadioRssi( RadioModems_t modem )
{
 8016db8:	b580      	push	{r7, lr}
 8016dba:	b082      	sub	sp, #8
 8016dbc:	af00      	add	r7, sp, #0
 8016dbe:	4603      	mov	r3, r0
 8016dc0:	71fb      	strb	r3, [r7, #7]
    return SUBGRF_GetRssiInst( );
 8016dc2:	f001 f9c5 	bl	8018150 <SUBGRF_GetRssiInst>
 8016dc6:	4603      	mov	r3, r0
 8016dc8:	b21b      	sxth	r3, r3
}
 8016dca:	4618      	mov	r0, r3
 8016dcc:	3708      	adds	r7, #8
 8016dce:	46bd      	mov	sp, r7
 8016dd0:	bd80      	pop	{r7, pc}

08016dd2 <RadioWrite>:

static void RadioWrite( uint16_t addr, uint8_t data )
{
 8016dd2:	b580      	push	{r7, lr}
 8016dd4:	b082      	sub	sp, #8
 8016dd6:	af00      	add	r7, sp, #0
 8016dd8:	4603      	mov	r3, r0
 8016dda:	460a      	mov	r2, r1
 8016ddc:	80fb      	strh	r3, [r7, #6]
 8016dde:	4613      	mov	r3, r2
 8016de0:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegister(addr, data );
 8016de2:	797a      	ldrb	r2, [r7, #5]
 8016de4:	88fb      	ldrh	r3, [r7, #6]
 8016de6:	4611      	mov	r1, r2
 8016de8:	4618      	mov	r0, r3
 8016dea:	f001 fa4b 	bl	8018284 <SUBGRF_WriteRegister>
}
 8016dee:	bf00      	nop
 8016df0:	3708      	adds	r7, #8
 8016df2:	46bd      	mov	sp, r7
 8016df4:	bd80      	pop	{r7, pc}

08016df6 <RadioRead>:

static uint8_t RadioRead( uint16_t addr )
{
 8016df6:	b580      	push	{r7, lr}
 8016df8:	b082      	sub	sp, #8
 8016dfa:	af00      	add	r7, sp, #0
 8016dfc:	4603      	mov	r3, r0
 8016dfe:	80fb      	strh	r3, [r7, #6]
    return SUBGRF_ReadRegister(addr);
 8016e00:	88fb      	ldrh	r3, [r7, #6]
 8016e02:	4618      	mov	r0, r3
 8016e04:	f001 fa52 	bl	80182ac <SUBGRF_ReadRegister>
 8016e08:	4603      	mov	r3, r0
}
 8016e0a:	4618      	mov	r0, r3
 8016e0c:	3708      	adds	r7, #8
 8016e0e:	46bd      	mov	sp, r7
 8016e10:	bd80      	pop	{r7, pc}

08016e12 <RadioWriteRegisters>:

static void RadioWriteRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8016e12:	b580      	push	{r7, lr}
 8016e14:	b082      	sub	sp, #8
 8016e16:	af00      	add	r7, sp, #0
 8016e18:	4603      	mov	r3, r0
 8016e1a:	6039      	str	r1, [r7, #0]
 8016e1c:	80fb      	strh	r3, [r7, #6]
 8016e1e:	4613      	mov	r3, r2
 8016e20:	717b      	strb	r3, [r7, #5]
    SUBGRF_WriteRegisters( addr, buffer, size );
 8016e22:	797b      	ldrb	r3, [r7, #5]
 8016e24:	b29a      	uxth	r2, r3
 8016e26:	88fb      	ldrh	r3, [r7, #6]
 8016e28:	6839      	ldr	r1, [r7, #0]
 8016e2a:	4618      	mov	r0, r3
 8016e2c:	f001 fa52 	bl	80182d4 <SUBGRF_WriteRegisters>
}
 8016e30:	bf00      	nop
 8016e32:	3708      	adds	r7, #8
 8016e34:	46bd      	mov	sp, r7
 8016e36:	bd80      	pop	{r7, pc}

08016e38 <RadioReadRegisters>:

static void RadioReadRegisters( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 8016e38:	b580      	push	{r7, lr}
 8016e3a:	b082      	sub	sp, #8
 8016e3c:	af00      	add	r7, sp, #0
 8016e3e:	4603      	mov	r3, r0
 8016e40:	6039      	str	r1, [r7, #0]
 8016e42:	80fb      	strh	r3, [r7, #6]
 8016e44:	4613      	mov	r3, r2
 8016e46:	717b      	strb	r3, [r7, #5]
    SUBGRF_ReadRegisters( addr, buffer, size );
 8016e48:	797b      	ldrb	r3, [r7, #5]
 8016e4a:	b29a      	uxth	r2, r3
 8016e4c:	88fb      	ldrh	r3, [r7, #6]
 8016e4e:	6839      	ldr	r1, [r7, #0]
 8016e50:	4618      	mov	r0, r3
 8016e52:	f001 fa53 	bl	80182fc <SUBGRF_ReadRegisters>
}
 8016e56:	bf00      	nop
 8016e58:	3708      	adds	r7, #8
 8016e5a:	46bd      	mov	sp, r7
 8016e5c:	bd80      	pop	{r7, pc}
	...

08016e60 <RadioSetMaxPayloadLength>:

static void RadioSetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 8016e60:	b580      	push	{r7, lr}
 8016e62:	b082      	sub	sp, #8
 8016e64:	af00      	add	r7, sp, #0
 8016e66:	4603      	mov	r3, r0
 8016e68:	460a      	mov	r2, r1
 8016e6a:	71fb      	strb	r3, [r7, #7]
 8016e6c:	4613      	mov	r3, r2
 8016e6e:	71bb      	strb	r3, [r7, #6]
    if( modem == MODEM_LORA )
 8016e70:	79fb      	ldrb	r3, [r7, #7]
 8016e72:	2b01      	cmp	r3, #1
 8016e74:	d10a      	bne.n	8016e8c <RadioSetMaxPayloadLength+0x2c>
    {
        SubgRf.PacketParams.Params.LoRa.PayloadLength = MaxPayloadLength = max;
 8016e76:	4a0e      	ldr	r2, [pc, #56]	; (8016eb0 <RadioSetMaxPayloadLength+0x50>)
 8016e78:	79bb      	ldrb	r3, [r7, #6]
 8016e7a:	7013      	strb	r3, [r2, #0]
 8016e7c:	4b0c      	ldr	r3, [pc, #48]	; (8016eb0 <RadioSetMaxPayloadLength+0x50>)
 8016e7e:	781a      	ldrb	r2, [r3, #0]
 8016e80:	4b0c      	ldr	r3, [pc, #48]	; (8016eb4 <RadioSetMaxPayloadLength+0x54>)
 8016e82:	77da      	strb	r2, [r3, #31]
        SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016e84:	480c      	ldr	r0, [pc, #48]	; (8016eb8 <RadioSetMaxPayloadLength+0x58>)
 8016e86:	f001 f8a9 	bl	8017fdc <SUBGRF_SetPacketParams>
        {
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
        }
    }
}
 8016e8a:	e00d      	b.n	8016ea8 <RadioSetMaxPayloadLength+0x48>
        if( SubgRf.PacketParams.Params.Gfsk.HeaderType == RADIO_PACKET_VARIABLE_LENGTH )
 8016e8c:	4b09      	ldr	r3, [pc, #36]	; (8016eb4 <RadioSetMaxPayloadLength+0x54>)
 8016e8e:	7d5b      	ldrb	r3, [r3, #21]
 8016e90:	2b01      	cmp	r3, #1
 8016e92:	d109      	bne.n	8016ea8 <RadioSetMaxPayloadLength+0x48>
            SubgRf.PacketParams.Params.Gfsk.PayloadLength = MaxPayloadLength = max;
 8016e94:	4a06      	ldr	r2, [pc, #24]	; (8016eb0 <RadioSetMaxPayloadLength+0x50>)
 8016e96:	79bb      	ldrb	r3, [r7, #6]
 8016e98:	7013      	strb	r3, [r2, #0]
 8016e9a:	4b05      	ldr	r3, [pc, #20]	; (8016eb0 <RadioSetMaxPayloadLength+0x50>)
 8016e9c:	781a      	ldrb	r2, [r3, #0]
 8016e9e:	4b05      	ldr	r3, [pc, #20]	; (8016eb4 <RadioSetMaxPayloadLength+0x54>)
 8016ea0:	759a      	strb	r2, [r3, #22]
            SUBGRF_SetPacketParams( &SubgRf.PacketParams );
 8016ea2:	4805      	ldr	r0, [pc, #20]	; (8016eb8 <RadioSetMaxPayloadLength+0x58>)
 8016ea4:	f001 f89a 	bl	8017fdc <SUBGRF_SetPacketParams>
}
 8016ea8:	bf00      	nop
 8016eaa:	3708      	adds	r7, #8
 8016eac:	46bd      	mov	sp, r7
 8016eae:	bd80      	pop	{r7, pc}
 8016eb0:	20000194 	.word	0x20000194
 8016eb4:	20001450 	.word	0x20001450
 8016eb8:	2000145e 	.word	0x2000145e

08016ebc <RadioSetPublicNetwork>:

static void RadioSetPublicNetwork( bool enable )
{
 8016ebc:	b580      	push	{r7, lr}
 8016ebe:	b082      	sub	sp, #8
 8016ec0:	af00      	add	r7, sp, #0
 8016ec2:	4603      	mov	r3, r0
 8016ec4:	71fb      	strb	r3, [r7, #7]
    SubgRf.PublicNetwork.Current = SubgRf.PublicNetwork.Previous = enable;
 8016ec6:	4a13      	ldr	r2, [pc, #76]	; (8016f14 <RadioSetPublicNetwork+0x58>)
 8016ec8:	79fb      	ldrb	r3, [r7, #7]
 8016eca:	7313      	strb	r3, [r2, #12]
 8016ecc:	4b11      	ldr	r3, [pc, #68]	; (8016f14 <RadioSetPublicNetwork+0x58>)
 8016ece:	7b1a      	ldrb	r2, [r3, #12]
 8016ed0:	4b10      	ldr	r3, [pc, #64]	; (8016f14 <RadioSetPublicNetwork+0x58>)
 8016ed2:	735a      	strb	r2, [r3, #13]

    RadioSetModem( MODEM_LORA );
 8016ed4:	2001      	movs	r0, #1
 8016ed6:	f7ff f86d 	bl	8015fb4 <RadioSetModem>
    if( enable == true )
 8016eda:	79fb      	ldrb	r3, [r7, #7]
 8016edc:	2b00      	cmp	r3, #0
 8016ede:	d00a      	beq.n	8016ef6 <RadioSetPublicNetwork+0x3a>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PUBLIC_SYNCWORD >> 8 ) & 0xFF );
 8016ee0:	2134      	movs	r1, #52	; 0x34
 8016ee2:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8016ee6:	f001 f9cd 	bl	8018284 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PUBLIC_SYNCWORD & 0xFF );
 8016eea:	2144      	movs	r1, #68	; 0x44
 8016eec:	f240 7041 	movw	r0, #1857	; 0x741
 8016ef0:	f001 f9c8 	bl	8018284 <SUBGRF_WriteRegister>
    {
      /* Change LoRa modem SyncWord */
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
    }
}
 8016ef4:	e009      	b.n	8016f0a <RadioSetPublicNetwork+0x4e>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD, ( LORA_MAC_PRIVATE_SYNCWORD >> 8 ) & 0xFF );
 8016ef6:	2114      	movs	r1, #20
 8016ef8:	f44f 60e8 	mov.w	r0, #1856	; 0x740
 8016efc:	f001 f9c2 	bl	8018284 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( REG_LR_SYNCWORD + 1, LORA_MAC_PRIVATE_SYNCWORD & 0xFF );
 8016f00:	2124      	movs	r1, #36	; 0x24
 8016f02:	f240 7041 	movw	r0, #1857	; 0x741
 8016f06:	f001 f9bd 	bl	8018284 <SUBGRF_WriteRegister>
}
 8016f0a:	bf00      	nop
 8016f0c:	3708      	adds	r7, #8
 8016f0e:	46bd      	mov	sp, r7
 8016f10:	bd80      	pop	{r7, pc}
 8016f12:	bf00      	nop
 8016f14:	20001450 	.word	0x20001450

08016f18 <RadioGetWakeupTime>:

static uint32_t RadioGetWakeupTime( void )
{
 8016f18:	b580      	push	{r7, lr}
 8016f1a:	af00      	add	r7, sp, #0
  return SUBGRF_GetRadioWakeUpTime() + RADIO_WAKEUP_TIME;
 8016f1c:	f001 fa8a 	bl	8018434 <SUBGRF_GetRadioWakeUpTime>
 8016f20:	4603      	mov	r3, r0
 8016f22:	3303      	adds	r3, #3
}
 8016f24:	4618      	mov	r0, r3
 8016f26:	bd80      	pop	{r7, pc}

08016f28 <RadioOnTxTimeoutIrq>:


static void RadioOnTxTimeoutIrq( void* context )
{
 8016f28:	b580      	push	{r7, lr}
 8016f2a:	b082      	sub	sp, #8
 8016f2c:	af00      	add	r7, sp, #0
 8016f2e:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_TX(RST);
 8016f30:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8016f34:	4809      	ldr	r0, [pc, #36]	; (8016f5c <RadioOnTxTimeoutIrq+0x34>)
 8016f36:	f7fe fcad 	bl	8015894 <LL_GPIO_ResetOutputPin>
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 8016f3a:	4b09      	ldr	r3, [pc, #36]	; (8016f60 <RadioOnTxTimeoutIrq+0x38>)
 8016f3c:	681b      	ldr	r3, [r3, #0]
 8016f3e:	2b00      	cmp	r3, #0
 8016f40:	d008      	beq.n	8016f54 <RadioOnTxTimeoutIrq+0x2c>
 8016f42:	4b07      	ldr	r3, [pc, #28]	; (8016f60 <RadioOnTxTimeoutIrq+0x38>)
 8016f44:	681b      	ldr	r3, [r3, #0]
 8016f46:	685b      	ldr	r3, [r3, #4]
 8016f48:	2b00      	cmp	r3, #0
 8016f4a:	d003      	beq.n	8016f54 <RadioOnTxTimeoutIrq+0x2c>
    {
        RadioEvents->TxTimeout( );
 8016f4c:	4b04      	ldr	r3, [pc, #16]	; (8016f60 <RadioOnTxTimeoutIrq+0x38>)
 8016f4e:	681b      	ldr	r3, [r3, #0]
 8016f50:	685b      	ldr	r3, [r3, #4]
 8016f52:	4798      	blx	r3
    }
}
 8016f54:	bf00      	nop
 8016f56:	3708      	adds	r7, #8
 8016f58:	46bd      	mov	sp, r7
 8016f5a:	bd80      	pop	{r7, pc}
 8016f5c:	48000400 	.word	0x48000400
 8016f60:	20000e64 	.word	0x20000e64

08016f64 <RadioOnRxTimeoutIrq>:

static void RadioOnRxTimeoutIrq( void* context )
{
 8016f64:	b580      	push	{r7, lr}
 8016f66:	b082      	sub	sp, #8
 8016f68:	af00      	add	r7, sp, #0
 8016f6a:	6078      	str	r0, [r7, #4]
    /* ST_WORKAROUND_BEGIN: Reset DBG pin */
    DBG_GPIO_RADIO_RX(RST);
 8016f6c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8016f70:	4809      	ldr	r0, [pc, #36]	; (8016f98 <RadioOnRxTimeoutIrq+0x34>)
 8016f72:	f7fe fc8f 	bl	8015894 <LL_GPIO_ResetOutputPin>
    /* ST_WORKAROUND_END */

    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8016f76:	4b09      	ldr	r3, [pc, #36]	; (8016f9c <RadioOnRxTimeoutIrq+0x38>)
 8016f78:	681b      	ldr	r3, [r3, #0]
 8016f7a:	2b00      	cmp	r3, #0
 8016f7c:	d008      	beq.n	8016f90 <RadioOnRxTimeoutIrq+0x2c>
 8016f7e:	4b07      	ldr	r3, [pc, #28]	; (8016f9c <RadioOnRxTimeoutIrq+0x38>)
 8016f80:	681b      	ldr	r3, [r3, #0]
 8016f82:	68db      	ldr	r3, [r3, #12]
 8016f84:	2b00      	cmp	r3, #0
 8016f86:	d003      	beq.n	8016f90 <RadioOnRxTimeoutIrq+0x2c>
    {
        RadioEvents->RxTimeout( );
 8016f88:	4b04      	ldr	r3, [pc, #16]	; (8016f9c <RadioOnRxTimeoutIrq+0x38>)
 8016f8a:	681b      	ldr	r3, [r3, #0]
 8016f8c:	68db      	ldr	r3, [r3, #12]
 8016f8e:	4798      	blx	r3
    }
}
 8016f90:	bf00      	nop
 8016f92:	3708      	adds	r7, #8
 8016f94:	46bd      	mov	sp, r7
 8016f96:	bd80      	pop	{r7, pc}
 8016f98:	48000400 	.word	0x48000400
 8016f9c:	20000e64 	.word	0x20000e64

08016fa0 <RadioOnDioIrq>:

static void RadioOnDioIrq( RadioIrqMasks_t radioIrq )
{
 8016fa0:	b580      	push	{r7, lr}
 8016fa2:	b082      	sub	sp, #8
 8016fa4:	af00      	add	r7, sp, #0
 8016fa6:	4603      	mov	r3, r0
 8016fa8:	80fb      	strh	r3, [r7, #6]
  SubgRf.RadioIrq = radioIrq;
 8016faa:	4a05      	ldr	r2, [pc, #20]	; (8016fc0 <RadioOnDioIrq+0x20>)
 8016fac:	88fb      	ldrh	r3, [r7, #6]
 8016fae:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  RadioIrqProcess();
 8016fb2:	f000 f807 	bl	8016fc4 <RadioIrqProcess>
}
 8016fb6:	bf00      	nop
 8016fb8:	3708      	adds	r7, #8
 8016fba:	46bd      	mov	sp, r7
 8016fbc:	bd80      	pop	{r7, pc}
 8016fbe:	bf00      	nop
 8016fc0:	20001450 	.word	0x20001450

08016fc4 <RadioIrqProcess>:

static void RadioIrqProcess( void )
{
 8016fc4:	b590      	push	{r4, r7, lr}
 8016fc6:	b083      	sub	sp, #12
 8016fc8:	af00      	add	r7, sp, #0
  uint8_t size;

  switch (SubgRf.RadioIrq)
 8016fca:	4bb8      	ldr	r3, [pc, #736]	; (80172ac <RadioIrqProcess+0x2e8>)
 8016fcc:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8016fd0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8016fd4:	f000 8119 	beq.w	801720a <RadioIrqProcess+0x246>
 8016fd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8016fdc:	f300 819b 	bgt.w	8017316 <RadioIrqProcess+0x352>
 8016fe0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8016fe4:	f000 80fd 	beq.w	80171e2 <RadioIrqProcess+0x21e>
 8016fe8:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8016fec:	f300 8193 	bgt.w	8017316 <RadioIrqProcess+0x352>
 8016ff0:	2b80      	cmp	r3, #128	; 0x80
 8016ff2:	f000 80e2 	beq.w	80171ba <RadioIrqProcess+0x1f6>
 8016ff6:	2b80      	cmp	r3, #128	; 0x80
 8016ff8:	f300 818d 	bgt.w	8017316 <RadioIrqProcess+0x352>
 8016ffc:	2b20      	cmp	r3, #32
 8016ffe:	dc49      	bgt.n	8017094 <RadioIrqProcess+0xd0>
 8017000:	2b00      	cmp	r3, #0
 8017002:	f340 8188 	ble.w	8017316 <RadioIrqProcess+0x352>
 8017006:	3b01      	subs	r3, #1
 8017008:	2b1f      	cmp	r3, #31
 801700a:	f200 8184 	bhi.w	8017316 <RadioIrqProcess+0x352>
 801700e:	a201      	add	r2, pc, #4	; (adr r2, 8017014 <RadioIrqProcess+0x50>)
 8017010:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017014:	0801709b 	.word	0x0801709b
 8017018:	080170d1 	.word	0x080170d1
 801701c:	08017317 	.word	0x08017317
 8017020:	08017283 	.word	0x08017283
 8017024:	08017317 	.word	0x08017317
 8017028:	08017317 	.word	0x08017317
 801702c:	08017317 	.word	0x08017317
 8017030:	08017291 	.word	0x08017291
 8017034:	08017317 	.word	0x08017317
 8017038:	08017317 	.word	0x08017317
 801703c:	08017317 	.word	0x08017317
 8017040:	08017317 	.word	0x08017317
 8017044:	08017317 	.word	0x08017317
 8017048:	08017317 	.word	0x08017317
 801704c:	08017317 	.word	0x08017317
 8017050:	0801729f 	.word	0x0801729f
 8017054:	08017317 	.word	0x08017317
 8017058:	08017317 	.word	0x08017317
 801705c:	08017317 	.word	0x08017317
 8017060:	08017317 	.word	0x08017317
 8017064:	08017317 	.word	0x08017317
 8017068:	08017317 	.word	0x08017317
 801706c:	08017317 	.word	0x08017317
 8017070:	08017317 	.word	0x08017317
 8017074:	08017317 	.word	0x08017317
 8017078:	08017317 	.word	0x08017317
 801707c:	08017317 	.word	0x08017317
 8017080:	08017317 	.word	0x08017317
 8017084:	08017317 	.word	0x08017317
 8017088:	08017317 	.word	0x08017317
 801708c:	08017317 	.word	0x08017317
 8017090:	080172d5 	.word	0x080172d5
 8017094:	2b40      	cmp	r3, #64	; 0x40
 8017096:	d076      	beq.n	8017186 <RadioIrqProcess+0x1c2>
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
    }
    break;

  default:
    break;
 8017098:	e13d      	b.n	8017316 <RadioIrqProcess+0x352>
    DBG_GPIO_RADIO_TX(RST);
 801709a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 801709e:	4884      	ldr	r0, [pc, #528]	; (80172b0 <RadioIrqProcess+0x2ec>)
 80170a0:	f7fe fbf8 	bl	8015894 <LL_GPIO_ResetOutputPin>
    TimerStop( &TxTimeoutTimer );
 80170a4:	4883      	ldr	r0, [pc, #524]	; (80172b4 <RadioIrqProcess+0x2f0>)
 80170a6:	f002 fa97 	bl	80195d8 <UTIL_TIMER_Stop>
    SUBGRF_SetStandby( STDBY_RC );
 80170aa:	2000      	movs	r0, #0
 80170ac:	f000 fba2 	bl	80177f4 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 80170b0:	4b81      	ldr	r3, [pc, #516]	; (80172b8 <RadioIrqProcess+0x2f4>)
 80170b2:	681b      	ldr	r3, [r3, #0]
 80170b4:	2b00      	cmp	r3, #0
 80170b6:	f000 8130 	beq.w	801731a <RadioIrqProcess+0x356>
 80170ba:	4b7f      	ldr	r3, [pc, #508]	; (80172b8 <RadioIrqProcess+0x2f4>)
 80170bc:	681b      	ldr	r3, [r3, #0]
 80170be:	681b      	ldr	r3, [r3, #0]
 80170c0:	2b00      	cmp	r3, #0
 80170c2:	f000 812a 	beq.w	801731a <RadioIrqProcess+0x356>
      RadioEvents->TxDone( );
 80170c6:	4b7c      	ldr	r3, [pc, #496]	; (80172b8 <RadioIrqProcess+0x2f4>)
 80170c8:	681b      	ldr	r3, [r3, #0]
 80170ca:	681b      	ldr	r3, [r3, #0]
 80170cc:	4798      	blx	r3
    break;
 80170ce:	e124      	b.n	801731a <RadioIrqProcess+0x356>
    DBG_GPIO_RADIO_RX(RST);
 80170d0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80170d4:	4876      	ldr	r0, [pc, #472]	; (80172b0 <RadioIrqProcess+0x2ec>)
 80170d6:	f7fe fbdd 	bl	8015894 <LL_GPIO_ResetOutputPin>
    TimerStop( &RxTimeoutTimer );
 80170da:	4878      	ldr	r0, [pc, #480]	; (80172bc <RadioIrqProcess+0x2f8>)
 80170dc:	f002 fa7c 	bl	80195d8 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 80170e0:	4b72      	ldr	r3, [pc, #456]	; (80172ac <RadioIrqProcess+0x2e8>)
 80170e2:	785b      	ldrb	r3, [r3, #1]
 80170e4:	f083 0301 	eor.w	r3, r3, #1
 80170e8:	b2db      	uxtb	r3, r3
 80170ea:	2b00      	cmp	r3, #0
 80170ec:	d014      	beq.n	8017118 <RadioIrqProcess+0x154>
      SUBGRF_SetStandby( STDBY_RC );
 80170ee:	2000      	movs	r0, #0
 80170f0:	f000 fb80 	bl	80177f4 <SUBGRF_SetStandby>
      SUBGRF_WriteRegister( 0x0902, 0x00 );
 80170f4:	2100      	movs	r1, #0
 80170f6:	f640 1002 	movw	r0, #2306	; 0x902
 80170fa:	f001 f8c3 	bl	8018284 <SUBGRF_WriteRegister>
      SUBGRF_WriteRegister( 0x0944, SUBGRF_ReadRegister( 0x0944 ) | ( 1 << 1 ) );
 80170fe:	f640 1044 	movw	r0, #2372	; 0x944
 8017102:	f001 f8d3 	bl	80182ac <SUBGRF_ReadRegister>
 8017106:	4603      	mov	r3, r0
 8017108:	f043 0302 	orr.w	r3, r3, #2
 801710c:	b2db      	uxtb	r3, r3
 801710e:	4619      	mov	r1, r3
 8017110:	f640 1044 	movw	r0, #2372	; 0x944
 8017114:	f001 f8b6 	bl	8018284 <SUBGRF_WriteRegister>
    SUBGRF_GetPayload( RadioRxPayload, &size , 255 );
 8017118:	1dfb      	adds	r3, r7, #7
 801711a:	22ff      	movs	r2, #255	; 0xff
 801711c:	4619      	mov	r1, r3
 801711e:	4868      	ldr	r0, [pc, #416]	; (80172c0 <RadioIrqProcess+0x2fc>)
 8017120:	f000 fa36 	bl	8017590 <SUBGRF_GetPayload>
    SUBGRF_GetPacketStatus( &(SubgRf.PacketStatus) );
 8017124:	4867      	ldr	r0, [pc, #412]	; (80172c4 <RadioIrqProcess+0x300>)
 8017126:	f001 f859 	bl	80181dc <SUBGRF_GetPacketStatus>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 801712a:	4b63      	ldr	r3, [pc, #396]	; (80172b8 <RadioIrqProcess+0x2f4>)
 801712c:	681b      	ldr	r3, [r3, #0]
 801712e:	2b00      	cmp	r3, #0
 8017130:	d027      	beq.n	8017182 <RadioIrqProcess+0x1be>
 8017132:	4b61      	ldr	r3, [pc, #388]	; (80172b8 <RadioIrqProcess+0x2f4>)
 8017134:	681b      	ldr	r3, [r3, #0]
 8017136:	689b      	ldr	r3, [r3, #8]
 8017138:	2b00      	cmp	r3, #0
 801713a:	d022      	beq.n	8017182 <RadioIrqProcess+0x1be>
      switch (SubgRf.PacketStatus.packetType)
 801713c:	4b5b      	ldr	r3, [pc, #364]	; (80172ac <RadioIrqProcess+0x2e8>)
 801713e:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8017142:	2b01      	cmp	r3, #1
 8017144:	d10e      	bne.n	8017164 <RadioIrqProcess+0x1a0>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.LoRa.RssiPkt, SubgRf.PacketStatus.Params.LoRa.SnrPkt );
 8017146:	4b5c      	ldr	r3, [pc, #368]	; (80172b8 <RadioIrqProcess+0x2f4>)
 8017148:	681b      	ldr	r3, [r3, #0]
 801714a:	689c      	ldr	r4, [r3, #8]
 801714c:	79fb      	ldrb	r3, [r7, #7]
 801714e:	b299      	uxth	r1, r3
 8017150:	4b56      	ldr	r3, [pc, #344]	; (80172ac <RadioIrqProcess+0x2e8>)
 8017152:	f993 3030 	ldrsb.w	r3, [r3, #48]	; 0x30
 8017156:	b21a      	sxth	r2, r3
 8017158:	4b54      	ldr	r3, [pc, #336]	; (80172ac <RadioIrqProcess+0x2e8>)
 801715a:	f993 3031 	ldrsb.w	r3, [r3, #49]	; 0x31
 801715e:	4858      	ldr	r0, [pc, #352]	; (80172c0 <RadioIrqProcess+0x2fc>)
 8017160:	47a0      	blx	r4
        break;
 8017162:	e00f      	b.n	8017184 <RadioIrqProcess+0x1c0>
        RadioEvents->RxDone( RadioRxPayload, size, SubgRf.PacketStatus.Params.Gfsk.RssiAvg, (int8_t)(SubgRf.PacketStatus.Params.Gfsk.FreqError) );
 8017164:	4b54      	ldr	r3, [pc, #336]	; (80172b8 <RadioIrqProcess+0x2f4>)
 8017166:	681b      	ldr	r3, [r3, #0]
 8017168:	689c      	ldr	r4, [r3, #8]
 801716a:	79fb      	ldrb	r3, [r7, #7]
 801716c:	b299      	uxth	r1, r3
 801716e:	4b4f      	ldr	r3, [pc, #316]	; (80172ac <RadioIrqProcess+0x2e8>)
 8017170:	f993 3029 	ldrsb.w	r3, [r3, #41]	; 0x29
 8017174:	b21a      	sxth	r2, r3
 8017176:	4b4d      	ldr	r3, [pc, #308]	; (80172ac <RadioIrqProcess+0x2e8>)
 8017178:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 801717a:	b25b      	sxtb	r3, r3
 801717c:	4850      	ldr	r0, [pc, #320]	; (80172c0 <RadioIrqProcess+0x2fc>)
 801717e:	47a0      	blx	r4
        break;
 8017180:	e000      	b.n	8017184 <RadioIrqProcess+0x1c0>
    }
 8017182:	bf00      	nop
    break;
 8017184:	e0d4      	b.n	8017330 <RadioIrqProcess+0x36c>
    if( SubgRf.RxContinuous == false )
 8017186:	4b49      	ldr	r3, [pc, #292]	; (80172ac <RadioIrqProcess+0x2e8>)
 8017188:	785b      	ldrb	r3, [r3, #1]
 801718a:	f083 0301 	eor.w	r3, r3, #1
 801718e:	b2db      	uxtb	r3, r3
 8017190:	2b00      	cmp	r3, #0
 8017192:	d002      	beq.n	801719a <RadioIrqProcess+0x1d6>
      SUBGRF_SetStandby( STDBY_RC );
 8017194:	2000      	movs	r0, #0
 8017196:	f000 fb2d 	bl	80177f4 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxError ) )
 801719a:	4b47      	ldr	r3, [pc, #284]	; (80172b8 <RadioIrqProcess+0x2f4>)
 801719c:	681b      	ldr	r3, [r3, #0]
 801719e:	2b00      	cmp	r3, #0
 80171a0:	f000 80bd 	beq.w	801731e <RadioIrqProcess+0x35a>
 80171a4:	4b44      	ldr	r3, [pc, #272]	; (80172b8 <RadioIrqProcess+0x2f4>)
 80171a6:	681b      	ldr	r3, [r3, #0]
 80171a8:	691b      	ldr	r3, [r3, #16]
 80171aa:	2b00      	cmp	r3, #0
 80171ac:	f000 80b7 	beq.w	801731e <RadioIrqProcess+0x35a>
      RadioEvents->RxError( );
 80171b0:	4b41      	ldr	r3, [pc, #260]	; (80172b8 <RadioIrqProcess+0x2f4>)
 80171b2:	681b      	ldr	r3, [r3, #0]
 80171b4:	691b      	ldr	r3, [r3, #16]
 80171b6:	4798      	blx	r3
    break;
 80171b8:	e0b1      	b.n	801731e <RadioIrqProcess+0x35a>
    SUBGRF_SetStandby( STDBY_RC );
 80171ba:	2000      	movs	r0, #0
 80171bc:	f000 fb1a 	bl	80177f4 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 80171c0:	4b3d      	ldr	r3, [pc, #244]	; (80172b8 <RadioIrqProcess+0x2f4>)
 80171c2:	681b      	ldr	r3, [r3, #0]
 80171c4:	2b00      	cmp	r3, #0
 80171c6:	f000 80ac 	beq.w	8017322 <RadioIrqProcess+0x35e>
 80171ca:	4b3b      	ldr	r3, [pc, #236]	; (80172b8 <RadioIrqProcess+0x2f4>)
 80171cc:	681b      	ldr	r3, [r3, #0]
 80171ce:	699b      	ldr	r3, [r3, #24]
 80171d0:	2b00      	cmp	r3, #0
 80171d2:	f000 80a6 	beq.w	8017322 <RadioIrqProcess+0x35e>
      RadioEvents->CadDone( false );
 80171d6:	4b38      	ldr	r3, [pc, #224]	; (80172b8 <RadioIrqProcess+0x2f4>)
 80171d8:	681b      	ldr	r3, [r3, #0]
 80171da:	699b      	ldr	r3, [r3, #24]
 80171dc:	2000      	movs	r0, #0
 80171de:	4798      	blx	r3
    break;
 80171e0:	e09f      	b.n	8017322 <RadioIrqProcess+0x35e>
    SUBGRF_SetStandby( STDBY_RC );
 80171e2:	2000      	movs	r0, #0
 80171e4:	f000 fb06 	bl	80177f4 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 80171e8:	4b33      	ldr	r3, [pc, #204]	; (80172b8 <RadioIrqProcess+0x2f4>)
 80171ea:	681b      	ldr	r3, [r3, #0]
 80171ec:	2b00      	cmp	r3, #0
 80171ee:	f000 809a 	beq.w	8017326 <RadioIrqProcess+0x362>
 80171f2:	4b31      	ldr	r3, [pc, #196]	; (80172b8 <RadioIrqProcess+0x2f4>)
 80171f4:	681b      	ldr	r3, [r3, #0]
 80171f6:	699b      	ldr	r3, [r3, #24]
 80171f8:	2b00      	cmp	r3, #0
 80171fa:	f000 8094 	beq.w	8017326 <RadioIrqProcess+0x362>
      RadioEvents->CadDone( true );
 80171fe:	4b2e      	ldr	r3, [pc, #184]	; (80172b8 <RadioIrqProcess+0x2f4>)
 8017200:	681b      	ldr	r3, [r3, #0]
 8017202:	699b      	ldr	r3, [r3, #24]
 8017204:	2001      	movs	r0, #1
 8017206:	4798      	blx	r3
    break;
 8017208:	e08d      	b.n	8017326 <RadioIrqProcess+0x362>
    if( SUBGRF_GetOperatingMode( ) == MODE_TX )
 801720a:	f000 f9a7 	bl	801755c <SUBGRF_GetOperatingMode>
 801720e:	4603      	mov	r3, r0
 8017210:	2b04      	cmp	r3, #4
 8017212:	d118      	bne.n	8017246 <RadioIrqProcess+0x282>
      DBG_GPIO_RADIO_TX(RST);
 8017214:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8017218:	4825      	ldr	r0, [pc, #148]	; (80172b0 <RadioIrqProcess+0x2ec>)
 801721a:	f7fe fb3b 	bl	8015894 <LL_GPIO_ResetOutputPin>
      TimerStop( &TxTimeoutTimer );
 801721e:	4825      	ldr	r0, [pc, #148]	; (80172b4 <RadioIrqProcess+0x2f0>)
 8017220:	f002 f9da 	bl	80195d8 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 8017224:	2000      	movs	r0, #0
 8017226:	f000 fae5 	bl	80177f4 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 801722a:	4b23      	ldr	r3, [pc, #140]	; (80172b8 <RadioIrqProcess+0x2f4>)
 801722c:	681b      	ldr	r3, [r3, #0]
 801722e:	2b00      	cmp	r3, #0
 8017230:	d07b      	beq.n	801732a <RadioIrqProcess+0x366>
 8017232:	4b21      	ldr	r3, [pc, #132]	; (80172b8 <RadioIrqProcess+0x2f4>)
 8017234:	681b      	ldr	r3, [r3, #0]
 8017236:	685b      	ldr	r3, [r3, #4]
 8017238:	2b00      	cmp	r3, #0
 801723a:	d076      	beq.n	801732a <RadioIrqProcess+0x366>
        RadioEvents->TxTimeout( );
 801723c:	4b1e      	ldr	r3, [pc, #120]	; (80172b8 <RadioIrqProcess+0x2f4>)
 801723e:	681b      	ldr	r3, [r3, #0]
 8017240:	685b      	ldr	r3, [r3, #4]
 8017242:	4798      	blx	r3
    break;
 8017244:	e071      	b.n	801732a <RadioIrqProcess+0x366>
    else if( SUBGRF_GetOperatingMode( ) == MODE_RX )
 8017246:	f000 f989 	bl	801755c <SUBGRF_GetOperatingMode>
 801724a:	4603      	mov	r3, r0
 801724c:	2b05      	cmp	r3, #5
 801724e:	d16c      	bne.n	801732a <RadioIrqProcess+0x366>
      DBG_GPIO_RADIO_RX(RST);
 8017250:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8017254:	4816      	ldr	r0, [pc, #88]	; (80172b0 <RadioIrqProcess+0x2ec>)
 8017256:	f7fe fb1d 	bl	8015894 <LL_GPIO_ResetOutputPin>
      TimerStop( &RxTimeoutTimer );
 801725a:	4818      	ldr	r0, [pc, #96]	; (80172bc <RadioIrqProcess+0x2f8>)
 801725c:	f002 f9bc 	bl	80195d8 <UTIL_TIMER_Stop>
      SUBGRF_SetStandby( STDBY_RC );
 8017260:	2000      	movs	r0, #0
 8017262:	f000 fac7 	bl	80177f4 <SUBGRF_SetStandby>
      if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8017266:	4b14      	ldr	r3, [pc, #80]	; (80172b8 <RadioIrqProcess+0x2f4>)
 8017268:	681b      	ldr	r3, [r3, #0]
 801726a:	2b00      	cmp	r3, #0
 801726c:	d05d      	beq.n	801732a <RadioIrqProcess+0x366>
 801726e:	4b12      	ldr	r3, [pc, #72]	; (80172b8 <RadioIrqProcess+0x2f4>)
 8017270:	681b      	ldr	r3, [r3, #0]
 8017272:	68db      	ldr	r3, [r3, #12]
 8017274:	2b00      	cmp	r3, #0
 8017276:	d058      	beq.n	801732a <RadioIrqProcess+0x366>
        RadioEvents->RxTimeout( );
 8017278:	4b0f      	ldr	r3, [pc, #60]	; (80172b8 <RadioIrqProcess+0x2f4>)
 801727a:	681b      	ldr	r3, [r3, #0]
 801727c:	68db      	ldr	r3, [r3, #12]
 801727e:	4798      	blx	r3
    break;
 8017280:	e053      	b.n	801732a <RadioIrqProcess+0x366>
    MW_LOG( TS_ON, VLEVEL_M,  "PRE OK\r\n" );
 8017282:	4b11      	ldr	r3, [pc, #68]	; (80172c8 <RadioIrqProcess+0x304>)
 8017284:	2201      	movs	r2, #1
 8017286:	2100      	movs	r1, #0
 8017288:	2002      	movs	r0, #2
 801728a:	f001 fb2d 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
    break;
 801728e:	e04f      	b.n	8017330 <RadioIrqProcess+0x36c>
    MW_LOG( TS_ON, VLEVEL_M,  "SYNC OK\r\n" );
 8017290:	4b0e      	ldr	r3, [pc, #56]	; (80172cc <RadioIrqProcess+0x308>)
 8017292:	2201      	movs	r2, #1
 8017294:	2100      	movs	r1, #0
 8017296:	2002      	movs	r0, #2
 8017298:	f001 fb26 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
    break;
 801729c:	e048      	b.n	8017330 <RadioIrqProcess+0x36c>
    MW_LOG( TS_ON, VLEVEL_M,  "HDR OK\r\n" );
 801729e:	4b0c      	ldr	r3, [pc, #48]	; (80172d0 <RadioIrqProcess+0x30c>)
 80172a0:	2201      	movs	r2, #1
 80172a2:	2100      	movs	r1, #0
 80172a4:	2002      	movs	r0, #2
 80172a6:	f001 fb1f 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
    break;
 80172aa:	e041      	b.n	8017330 <RadioIrqProcess+0x36c>
 80172ac:	20001450 	.word	0x20001450
 80172b0:	48000400 	.word	0x48000400
 80172b4:	200014a8 	.word	0x200014a8
 80172b8:	20000e64 	.word	0x20000e64
 80172bc:	200014c0 	.word	0x200014c0
 80172c0:	20000d64 	.word	0x20000d64
 80172c4:	20001474 	.word	0x20001474
 80172c8:	0801a6d8 	.word	0x0801a6d8
 80172cc:	0801a6e4 	.word	0x0801a6e4
 80172d0:	0801a6f0 	.word	0x0801a6f0
    TimerStop( &RxTimeoutTimer );
 80172d4:	4818      	ldr	r0, [pc, #96]	; (8017338 <RadioIrqProcess+0x374>)
 80172d6:	f002 f97f 	bl	80195d8 <UTIL_TIMER_Stop>
    if( SubgRf.RxContinuous == false )
 80172da:	4b18      	ldr	r3, [pc, #96]	; (801733c <RadioIrqProcess+0x378>)
 80172dc:	785b      	ldrb	r3, [r3, #1]
 80172de:	f083 0301 	eor.w	r3, r3, #1
 80172e2:	b2db      	uxtb	r3, r3
 80172e4:	2b00      	cmp	r3, #0
 80172e6:	d002      	beq.n	80172ee <RadioIrqProcess+0x32a>
      SUBGRF_SetStandby( STDBY_RC );
 80172e8:	2000      	movs	r0, #0
 80172ea:	f000 fa83 	bl	80177f4 <SUBGRF_SetStandby>
    if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80172ee:	4b14      	ldr	r3, [pc, #80]	; (8017340 <RadioIrqProcess+0x37c>)
 80172f0:	681b      	ldr	r3, [r3, #0]
 80172f2:	2b00      	cmp	r3, #0
 80172f4:	d01b      	beq.n	801732e <RadioIrqProcess+0x36a>
 80172f6:	4b12      	ldr	r3, [pc, #72]	; (8017340 <RadioIrqProcess+0x37c>)
 80172f8:	681b      	ldr	r3, [r3, #0]
 80172fa:	68db      	ldr	r3, [r3, #12]
 80172fc:	2b00      	cmp	r3, #0
 80172fe:	d016      	beq.n	801732e <RadioIrqProcess+0x36a>
      RadioEvents->RxTimeout( );
 8017300:	4b0f      	ldr	r3, [pc, #60]	; (8017340 <RadioIrqProcess+0x37c>)
 8017302:	681b      	ldr	r3, [r3, #0]
 8017304:	68db      	ldr	r3, [r3, #12]
 8017306:	4798      	blx	r3
      MW_LOG( TS_ON, VLEVEL_M,  "HDR KO\r\n" );
 8017308:	4b0e      	ldr	r3, [pc, #56]	; (8017344 <RadioIrqProcess+0x380>)
 801730a:	2201      	movs	r2, #1
 801730c:	2100      	movs	r1, #0
 801730e:	2002      	movs	r0, #2
 8017310:	f001 faea 	bl	80188e8 <UTIL_ADV_TRACE_COND_FSend>
    break;
 8017314:	e00b      	b.n	801732e <RadioIrqProcess+0x36a>
    break;
 8017316:	bf00      	nop
 8017318:	e00a      	b.n	8017330 <RadioIrqProcess+0x36c>
    break;
 801731a:	bf00      	nop
 801731c:	e008      	b.n	8017330 <RadioIrqProcess+0x36c>
    break;
 801731e:	bf00      	nop
 8017320:	e006      	b.n	8017330 <RadioIrqProcess+0x36c>
    break;
 8017322:	bf00      	nop
 8017324:	e004      	b.n	8017330 <RadioIrqProcess+0x36c>
    break;
 8017326:	bf00      	nop
 8017328:	e002      	b.n	8017330 <RadioIrqProcess+0x36c>
    break;
 801732a:	bf00      	nop
 801732c:	e000      	b.n	8017330 <RadioIrqProcess+0x36c>
    break;
 801732e:	bf00      	nop

  }
}
 8017330:	bf00      	nop
 8017332:	370c      	adds	r7, #12
 8017334:	46bd      	mov	sp, r7
 8017336:	bd90      	pop	{r4, r7, pc}
 8017338:	200014c0 	.word	0x200014c0
 801733c:	20001450 	.word	0x20001450
 8017340:	20000e64 	.word	0x20000e64
 8017344:	0801a6fc 	.word	0x0801a6fc

08017348 <RadioTxPrbs>:

static void RadioTxPrbs(void )
{
 8017348:	b580      	push	{r7, lr}
 801734a:	af00      	add	r7, sp, #0
    SUBGRF_SetSwitch(SubgRf.AntSwitchPaSelect, RFSWITCH_TX);
 801734c:	4b09      	ldr	r3, [pc, #36]	; (8017374 <RadioTxPrbs+0x2c>)
 801734e:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8017352:	2101      	movs	r1, #1
 8017354:	4618      	mov	r0, r3
 8017356:	f001 f811 	bl	801837c <SUBGRF_SetSwitch>
    Radio.Write(0x6B8, 0x2d);  // sel mode prbs9 instead of preamble
 801735a:	4b07      	ldr	r3, [pc, #28]	; (8017378 <RadioTxPrbs+0x30>)
 801735c:	212d      	movs	r1, #45	; 0x2d
 801735e:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 8017362:	4798      	blx	r3
    SUBGRF_SetTxInfinitePreamble();
 8017364:	f000 fb1a 	bl	801799c <SUBGRF_SetTxInfinitePreamble>
    SUBGRF_SetTx(0x0fffff);
 8017368:	4804      	ldr	r0, [pc, #16]	; (801737c <RadioTxPrbs+0x34>)
 801736a:	f000 fa61 	bl	8017830 <SUBGRF_SetTx>
}
 801736e:	bf00      	nop
 8017370:	bd80      	pop	{r7, pc}
 8017372:	bf00      	nop
 8017374:	20001450 	.word	0x20001450
 8017378:	08016dd3 	.word	0x08016dd3
 801737c:	000fffff 	.word	0x000fffff

08017380 <RadioTxCw>:

static void RadioTxCw( int8_t power )
{
 8017380:	b580      	push	{r7, lr}
 8017382:	b084      	sub	sp, #16
 8017384:	af00      	add	r7, sp, #0
 8017386:	4603      	mov	r3, r0
 8017388:	71fb      	strb	r3, [r7, #7]
    uint8_t paselect = SUBGRF_SetRfTxPower( power );
 801738a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 801738e:	4618      	mov	r0, r3
 8017390:	f001 f81c 	bl	80183cc <SUBGRF_SetRfTxPower>
 8017394:	4603      	mov	r3, r0
 8017396:	73fb      	strb	r3, [r7, #15]
    SUBGRF_SetSwitch( paselect, RFSWITCH_TX);
 8017398:	7bfb      	ldrb	r3, [r7, #15]
 801739a:	2101      	movs	r1, #1
 801739c:	4618      	mov	r0, r3
 801739e:	f000 ffed 	bl	801837c <SUBGRF_SetSwitch>
    SUBGRF_SetTxContinuousWave();
 80173a2:	f000 faef 	bl	8017984 <SUBGRF_SetTxContinuousWave>
}
 80173a6:	bf00      	nop
 80173a8:	3710      	adds	r7, #16
 80173aa:	46bd      	mov	sp, r7
 80173ac:	bd80      	pop	{r7, pc}

080173ae <payload_integration>:

static void payload_integration( uint8_t *outBuffer, uint8_t *inBuffer, uint8_t size)
{
 80173ae:	b480      	push	{r7}
 80173b0:	b089      	sub	sp, #36	; 0x24
 80173b2:	af00      	add	r7, sp, #0
 80173b4:	60f8      	str	r0, [r7, #12]
 80173b6:	60b9      	str	r1, [r7, #8]
 80173b8:	4613      	mov	r3, r2
 80173ba:	71fb      	strb	r3, [r7, #7]
  uint8_t prevInt=0;
 80173bc:	2300      	movs	r3, #0
 80173be:	77fb      	strb	r3, [r7, #31]
  uint8_t currBit;
  uint8_t index_bit;
  uint8_t index_byte;
  uint8_t index_bit_out;
  uint8_t index_byte_out;
  int i=0;
 80173c0:	2300      	movs	r3, #0
 80173c2:	61bb      	str	r3, [r7, #24]

  for (i=0; i<size; i++)
 80173c4:	2300      	movs	r3, #0
 80173c6:	61bb      	str	r3, [r7, #24]
 80173c8:	e011      	b.n	80173ee <payload_integration+0x40>
  {
    /*reverse all inputs*/
    inBuffer[i]=~inBuffer[i];
 80173ca:	69bb      	ldr	r3, [r7, #24]
 80173cc:	68ba      	ldr	r2, [r7, #8]
 80173ce:	4413      	add	r3, r2
 80173d0:	781a      	ldrb	r2, [r3, #0]
 80173d2:	69bb      	ldr	r3, [r7, #24]
 80173d4:	68b9      	ldr	r1, [r7, #8]
 80173d6:	440b      	add	r3, r1
 80173d8:	43d2      	mvns	r2, r2
 80173da:	b2d2      	uxtb	r2, r2
 80173dc:	701a      	strb	r2, [r3, #0]
    /*init outBuffer*/
    outBuffer[i]=0;
 80173de:	69bb      	ldr	r3, [r7, #24]
 80173e0:	68fa      	ldr	r2, [r7, #12]
 80173e2:	4413      	add	r3, r2
 80173e4:	2200      	movs	r2, #0
 80173e6:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size; i++)
 80173e8:	69bb      	ldr	r3, [r7, #24]
 80173ea:	3301      	adds	r3, #1
 80173ec:	61bb      	str	r3, [r7, #24]
 80173ee:	79fb      	ldrb	r3, [r7, #7]
 80173f0:	69ba      	ldr	r2, [r7, #24]
 80173f2:	429a      	cmp	r2, r3
 80173f4:	dbe9      	blt.n	80173ca <payload_integration+0x1c>
  }

  for (i=0; i<size*8; i++)
 80173f6:	2300      	movs	r3, #0
 80173f8:	61bb      	str	r3, [r7, #24]
 80173fa:	e049      	b.n	8017490 <payload_integration+0xe2>
  {
    /*index to take bit in inBuffer*/
    index_bit = 7 - (i%8);
 80173fc:	69bb      	ldr	r3, [r7, #24]
 80173fe:	425a      	negs	r2, r3
 8017400:	f003 0307 	and.w	r3, r3, #7
 8017404:	f002 0207 	and.w	r2, r2, #7
 8017408:	bf58      	it	pl
 801740a:	4253      	negpl	r3, r2
 801740c:	b2db      	uxtb	r3, r3
 801740e:	f1c3 0307 	rsb	r3, r3, #7
 8017412:	75fb      	strb	r3, [r7, #23]
    index_byte = i / 8;
 8017414:	69bb      	ldr	r3, [r7, #24]
 8017416:	2b00      	cmp	r3, #0
 8017418:	da00      	bge.n	801741c <payload_integration+0x6e>
 801741a:	3307      	adds	r3, #7
 801741c:	10db      	asrs	r3, r3, #3
 801741e:	75bb      	strb	r3, [r7, #22]
    /*index to place bit in outBuffer is shifted 1 bit rigth*/
    index_bit_out = 7 - ((i+1)%8);
 8017420:	69bb      	ldr	r3, [r7, #24]
 8017422:	3301      	adds	r3, #1
 8017424:	425a      	negs	r2, r3
 8017426:	f003 0307 	and.w	r3, r3, #7
 801742a:	f002 0207 	and.w	r2, r2, #7
 801742e:	bf58      	it	pl
 8017430:	4253      	negpl	r3, r2
 8017432:	b2db      	uxtb	r3, r3
 8017434:	f1c3 0307 	rsb	r3, r3, #7
 8017438:	757b      	strb	r3, [r7, #21]
    index_byte_out = (i+1) / 8;
 801743a:	69bb      	ldr	r3, [r7, #24]
 801743c:	3301      	adds	r3, #1
 801743e:	2b00      	cmp	r3, #0
 8017440:	da00      	bge.n	8017444 <payload_integration+0x96>
 8017442:	3307      	adds	r3, #7
 8017444:	10db      	asrs	r3, r3, #3
 8017446:	753b      	strb	r3, [r7, #20]
    /*extract current bit from input*/
    currBit = (inBuffer[index_byte] >> index_bit) & 0x01; 
 8017448:	7dbb      	ldrb	r3, [r7, #22]
 801744a:	68ba      	ldr	r2, [r7, #8]
 801744c:	4413      	add	r3, r2
 801744e:	781b      	ldrb	r3, [r3, #0]
 8017450:	461a      	mov	r2, r3
 8017452:	7dfb      	ldrb	r3, [r7, #23]
 8017454:	fa42 f303 	asr.w	r3, r2, r3
 8017458:	b2db      	uxtb	r3, r3
 801745a:	f003 0301 	and.w	r3, r3, #1
 801745e:	74fb      	strb	r3, [r7, #19]
    /*integration*/
    prevInt ^= currBit;
 8017460:	7ffa      	ldrb	r2, [r7, #31]
 8017462:	7cfb      	ldrb	r3, [r7, #19]
 8017464:	4053      	eors	r3, r2
 8017466:	77fb      	strb	r3, [r7, #31]
    /* write result integration in output*/
    outBuffer[index_byte_out]|= (prevInt << index_bit_out);
 8017468:	7d3b      	ldrb	r3, [r7, #20]
 801746a:	68fa      	ldr	r2, [r7, #12]
 801746c:	4413      	add	r3, r2
 801746e:	781b      	ldrb	r3, [r3, #0]
 8017470:	b25a      	sxtb	r2, r3
 8017472:	7ff9      	ldrb	r1, [r7, #31]
 8017474:	7d7b      	ldrb	r3, [r7, #21]
 8017476:	fa01 f303 	lsl.w	r3, r1, r3
 801747a:	b25b      	sxtb	r3, r3
 801747c:	4313      	orrs	r3, r2
 801747e:	b259      	sxtb	r1, r3
 8017480:	7d3b      	ldrb	r3, [r7, #20]
 8017482:	68fa      	ldr	r2, [r7, #12]
 8017484:	4413      	add	r3, r2
 8017486:	b2ca      	uxtb	r2, r1
 8017488:	701a      	strb	r2, [r3, #0]
  for (i=0; i<size*8; i++)
 801748a:	69bb      	ldr	r3, [r7, #24]
 801748c:	3301      	adds	r3, #1
 801748e:	61bb      	str	r3, [r7, #24]
 8017490:	79fb      	ldrb	r3, [r7, #7]
 8017492:	00db      	lsls	r3, r3, #3
 8017494:	69ba      	ldr	r2, [r7, #24]
 8017496:	429a      	cmp	r2, r3
 8017498:	dbb0      	blt.n	80173fc <payload_integration+0x4e>
  }

  outBuffer[size] =(prevInt<<7) | (prevInt<<6) | (( (!prevInt) & 0x01)<<5) ;
 801749a:	7ffb      	ldrb	r3, [r7, #31]
 801749c:	01db      	lsls	r3, r3, #7
 801749e:	b25a      	sxtb	r2, r3
 80174a0:	7ffb      	ldrb	r3, [r7, #31]
 80174a2:	019b      	lsls	r3, r3, #6
 80174a4:	b25b      	sxtb	r3, r3
 80174a6:	4313      	orrs	r3, r2
 80174a8:	b25b      	sxtb	r3, r3
 80174aa:	7ffa      	ldrb	r2, [r7, #31]
 80174ac:	2a00      	cmp	r2, #0
 80174ae:	d101      	bne.n	80174b4 <payload_integration+0x106>
 80174b0:	2220      	movs	r2, #32
 80174b2:	e000      	b.n	80174b6 <payload_integration+0x108>
 80174b4:	2200      	movs	r2, #0
 80174b6:	4313      	orrs	r3, r2
 80174b8:	b259      	sxtb	r1, r3
 80174ba:	79fb      	ldrb	r3, [r7, #7]
 80174bc:	68fa      	ldr	r2, [r7, #12]
 80174be:	4413      	add	r3, r2
 80174c0:	b2ca      	uxtb	r2, r1
 80174c2:	701a      	strb	r2, [r3, #0]
}
 80174c4:	bf00      	nop
 80174c6:	3724      	adds	r7, #36	; 0x24
 80174c8:	46bd      	mov	sp, r7
 80174ca:	bc80      	pop	{r7}
 80174cc:	4770      	bx	lr
	...

080174d0 <SUBGRF_Init>:
 */
static DioIrqHandler RadioOnDioIrqCb;

/* Exported functions ---------------------------------------------------------*/
void SUBGRF_Init( DioIrqHandler dioIrq )
{
 80174d0:	b580      	push	{r7, lr}
 80174d2:	b084      	sub	sp, #16
 80174d4:	af00      	add	r7, sp, #0
 80174d6:	6078      	str	r0, [r7, #4]
    if ( dioIrq != NULL)
 80174d8:	687b      	ldr	r3, [r7, #4]
 80174da:	2b00      	cmp	r3, #0
 80174dc:	d002      	beq.n	80174e4 <SUBGRF_Init+0x14>
    {
        RadioOnDioIrqCb = dioIrq;
 80174de:	4a1c      	ldr	r2, [pc, #112]	; (8017550 <SUBGRF_Init+0x80>)
 80174e0:	687b      	ldr	r3, [r7, #4]
 80174e2:	6013      	str	r3, [r2, #0]
    }

    /* set default SMPS current drive to default*/
    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 80174e4:	2002      	movs	r0, #2
 80174e6:	f001 f83d 	bl	8018564 <Radio_SMPS_Set>

    RADIO_INIT();
 80174ea:	f7ea fc09 	bl	8001d00 <MX_SUBGHZ_Init>

    ImageCalibrated = false;
 80174ee:	4b19      	ldr	r3, [pc, #100]	; (8017554 <SUBGRF_Init+0x84>)
 80174f0:	2200      	movs	r2, #0
 80174f2:	701a      	strb	r2, [r3, #0]

    SUBGRF_SetStandby( STDBY_RC );
 80174f4:	2000      	movs	r0, #0
 80174f6:	f000 f97d 	bl	80177f4 <SUBGRF_SetStandby>

    // Initialize TCXO control
    if (1U == RBI_IsTCXO() )
 80174fa:	f7eb fcab 	bl	8002e54 <RBI_IsTCXO>
 80174fe:	4603      	mov	r3, r0
 8017500:	2b01      	cmp	r3, #1
 8017502:	d112      	bne.n	801752a <SUBGRF_Init+0x5a>
    {
        SUBGRF_SetTcxoMode( TCXO_CTRL_VOLTAGE, RBI_GetWakeUpTime() << 6 );// 100 ms
 8017504:	f7eb fc9f 	bl	8002e46 <RBI_GetWakeUpTime>
 8017508:	4603      	mov	r3, r0
 801750a:	019b      	lsls	r3, r3, #6
 801750c:	4619      	mov	r1, r3
 801750e:	2001      	movs	r0, #1
 8017510:	f000 fb9e 	bl	8017c50 <SUBGRF_SetTcxoMode>
        SUBGRF_WriteRegister( REG_XTA_TRIM, 0x00 );
 8017514:	2100      	movs	r1, #0
 8017516:	f640 1011 	movw	r0, #2321	; 0x911
 801751a:	f000 feb3 	bl	8018284 <SUBGRF_WriteRegister>

        /*enable calibration for cut1.1 and later*/
        CalibrationParams_t calibParam;
        calibParam.Value = 0x7F;
 801751e:	237f      	movs	r3, #127	; 0x7f
 8017520:	733b      	strb	r3, [r7, #12]
        SUBGRF_Calibrate( calibParam );
 8017522:	7b38      	ldrb	r0, [r7, #12]
 8017524:	f000 faa4 	bl	8017a70 <SUBGRF_Calibrate>
 8017528:	e009      	b.n	801753e <SUBGRF_Init+0x6e>
    }
    else
    {
        SUBGRF_WriteRegister( REG_XTA_TRIM, XTAL_DEFAULT_CAP_VALUE );
 801752a:	2120      	movs	r1, #32
 801752c:	f640 1011 	movw	r0, #2321	; 0x911
 8017530:	f000 fea8 	bl	8018284 <SUBGRF_WriteRegister>
        SUBGRF_WriteRegister( REG_XTB_TRIM, XTAL_DEFAULT_CAP_VALUE );
 8017534:	2120      	movs	r1, #32
 8017536:	f640 1012 	movw	r0, #2322	; 0x912
 801753a:	f000 fea3 	bl	8018284 <SUBGRF_WriteRegister>
    }
    /* Init RF Switch */
    RBI_Init();
 801753e:	f7eb fc04 	bl	8002d4a <RBI_Init>

    OperatingMode = MODE_STDBY_RC;
 8017542:	4b05      	ldr	r3, [pc, #20]	; (8017558 <SUBGRF_Init+0x88>)
 8017544:	2201      	movs	r2, #1
 8017546:	701a      	strb	r2, [r3, #0]
}
 8017548:	bf00      	nop
 801754a:	3710      	adds	r7, #16
 801754c:	46bd      	mov	sp, r7
 801754e:	bd80      	pop	{r7, pc}
 8017550:	20000e74 	.word	0x20000e74
 8017554:	20000e70 	.word	0x20000e70
 8017558:	20000e68 	.word	0x20000e68

0801755c <SUBGRF_GetOperatingMode>:

RadioOperatingModes_t SUBGRF_GetOperatingMode( void )
{
 801755c:	b480      	push	{r7}
 801755e:	af00      	add	r7, sp, #0
    return OperatingMode;
 8017560:	4b02      	ldr	r3, [pc, #8]	; (801756c <SUBGRF_GetOperatingMode+0x10>)
 8017562:	781b      	ldrb	r3, [r3, #0]
}
 8017564:	4618      	mov	r0, r3
 8017566:	46bd      	mov	sp, r7
 8017568:	bc80      	pop	{r7}
 801756a:	4770      	bx	lr
 801756c:	20000e68 	.word	0x20000e68

08017570 <SUBGRF_SetPayload>:

void SUBGRF_SetPayload( uint8_t *payload, uint8_t size )
{
 8017570:	b580      	push	{r7, lr}
 8017572:	b082      	sub	sp, #8
 8017574:	af00      	add	r7, sp, #0
 8017576:	6078      	str	r0, [r7, #4]
 8017578:	460b      	mov	r3, r1
 801757a:	70fb      	strb	r3, [r7, #3]
    SUBGRF_WriteBuffer( 0x00, payload, size );
 801757c:	78fb      	ldrb	r3, [r7, #3]
 801757e:	461a      	mov	r2, r3
 8017580:	6879      	ldr	r1, [r7, #4]
 8017582:	2000      	movs	r0, #0
 8017584:	f000 fece 	bl	8018324 <SUBGRF_WriteBuffer>
}
 8017588:	bf00      	nop
 801758a:	3708      	adds	r7, #8
 801758c:	46bd      	mov	sp, r7
 801758e:	bd80      	pop	{r7, pc}

08017590 <SUBGRF_GetPayload>:

uint8_t SUBGRF_GetPayload( uint8_t *buffer, uint8_t *size,  uint8_t maxSize )
{
 8017590:	b580      	push	{r7, lr}
 8017592:	b086      	sub	sp, #24
 8017594:	af00      	add	r7, sp, #0
 8017596:	60f8      	str	r0, [r7, #12]
 8017598:	60b9      	str	r1, [r7, #8]
 801759a:	4613      	mov	r3, r2
 801759c:	71fb      	strb	r3, [r7, #7]
    uint8_t offset = 0;
 801759e:	2300      	movs	r3, #0
 80175a0:	75fb      	strb	r3, [r7, #23]

    SUBGRF_GetRxBufferStatus( size, &offset );
 80175a2:	f107 0317 	add.w	r3, r7, #23
 80175a6:	4619      	mov	r1, r3
 80175a8:	68b8      	ldr	r0, [r7, #8]
 80175aa:	f000 fde9 	bl	8018180 <SUBGRF_GetRxBufferStatus>
    if( *size > maxSize )
 80175ae:	68bb      	ldr	r3, [r7, #8]
 80175b0:	781b      	ldrb	r3, [r3, #0]
 80175b2:	79fa      	ldrb	r2, [r7, #7]
 80175b4:	429a      	cmp	r2, r3
 80175b6:	d201      	bcs.n	80175bc <SUBGRF_GetPayload+0x2c>
    {
        return 1;
 80175b8:	2301      	movs	r3, #1
 80175ba:	e007      	b.n	80175cc <SUBGRF_GetPayload+0x3c>
    }
    SUBGRF_ReadBuffer( offset, buffer, *size );
 80175bc:	7df8      	ldrb	r0, [r7, #23]
 80175be:	68bb      	ldr	r3, [r7, #8]
 80175c0:	781b      	ldrb	r3, [r3, #0]
 80175c2:	461a      	mov	r2, r3
 80175c4:	68f9      	ldr	r1, [r7, #12]
 80175c6:	f000 fec3 	bl	8018350 <SUBGRF_ReadBuffer>
    return 0;
 80175ca:	2300      	movs	r3, #0
}
 80175cc:	4618      	mov	r0, r3
 80175ce:	3718      	adds	r7, #24
 80175d0:	46bd      	mov	sp, r7
 80175d2:	bd80      	pop	{r7, pc}

080175d4 <SUBGRF_SendPayload>:

void SUBGRF_SendPayload( uint8_t *payload, uint8_t size, uint32_t timeout)
{
 80175d4:	b580      	push	{r7, lr}
 80175d6:	b084      	sub	sp, #16
 80175d8:	af00      	add	r7, sp, #0
 80175da:	60f8      	str	r0, [r7, #12]
 80175dc:	460b      	mov	r3, r1
 80175de:	607a      	str	r2, [r7, #4]
 80175e0:	72fb      	strb	r3, [r7, #11]
    SUBGRF_SetPayload( payload, size );
 80175e2:	7afb      	ldrb	r3, [r7, #11]
 80175e4:	4619      	mov	r1, r3
 80175e6:	68f8      	ldr	r0, [r7, #12]
 80175e8:	f7ff ffc2 	bl	8017570 <SUBGRF_SetPayload>
    SUBGRF_SetTx( timeout );
 80175ec:	6878      	ldr	r0, [r7, #4]
 80175ee:	f000 f91f 	bl	8017830 <SUBGRF_SetTx>
}
 80175f2:	bf00      	nop
 80175f4:	3710      	adds	r7, #16
 80175f6:	46bd      	mov	sp, r7
 80175f8:	bd80      	pop	{r7, pc}

080175fa <SUBGRF_SetSyncWord>:

uint8_t SUBGRF_SetSyncWord( uint8_t *syncWord )
{
 80175fa:	b580      	push	{r7, lr}
 80175fc:	b082      	sub	sp, #8
 80175fe:	af00      	add	r7, sp, #0
 8017600:	6078      	str	r0, [r7, #4]
    SUBGRF_WriteRegisters( REG_LR_SYNCWORDBASEADDRESS, syncWord, 8 );
 8017602:	2208      	movs	r2, #8
 8017604:	6879      	ldr	r1, [r7, #4]
 8017606:	f44f 60d8 	mov.w	r0, #1728	; 0x6c0
 801760a:	f000 fe63 	bl	80182d4 <SUBGRF_WriteRegisters>
    return 0;
 801760e:	2300      	movs	r3, #0
}
 8017610:	4618      	mov	r0, r3
 8017612:	3708      	adds	r7, #8
 8017614:	46bd      	mov	sp, r7
 8017616:	bd80      	pop	{r7, pc}

08017618 <SUBGRF_SetCrcSeed>:

void SUBGRF_SetCrcSeed( uint16_t seed )
{
 8017618:	b580      	push	{r7, lr}
 801761a:	b084      	sub	sp, #16
 801761c:	af00      	add	r7, sp, #0
 801761e:	4603      	mov	r3, r0
 8017620:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( seed >> 8 ) & 0xFF );
 8017622:	88fb      	ldrh	r3, [r7, #6]
 8017624:	0a1b      	lsrs	r3, r3, #8
 8017626:	b29b      	uxth	r3, r3
 8017628:	b2db      	uxtb	r3, r3
 801762a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( seed & 0xFF );
 801762c:	88fb      	ldrh	r3, [r7, #6]
 801762e:	b2db      	uxtb	r3, r3
 8017630:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 8017632:	f000 fb93 	bl	8017d5c <SUBGRF_GetPacketType>
 8017636:	4603      	mov	r3, r0
 8017638:	2b00      	cmp	r3, #0
 801763a:	d108      	bne.n	801764e <SUBGRF_SetCrcSeed+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCSEEDBASEADDR, buf, 2 );
 801763c:	f107 030c 	add.w	r3, r7, #12
 8017640:	2202      	movs	r2, #2
 8017642:	4619      	mov	r1, r3
 8017644:	f240 60bc 	movw	r0, #1724	; 0x6bc
 8017648:	f000 fe44 	bl	80182d4 <SUBGRF_WriteRegisters>
            break;
 801764c:	e000      	b.n	8017650 <SUBGRF_SetCrcSeed+0x38>

        default:
            break;
 801764e:	bf00      	nop
    }
}
 8017650:	bf00      	nop
 8017652:	3710      	adds	r7, #16
 8017654:	46bd      	mov	sp, r7
 8017656:	bd80      	pop	{r7, pc}

08017658 <SUBGRF_SetCrcPolynomial>:

void SUBGRF_SetCrcPolynomial( uint16_t polynomial )
{
 8017658:	b580      	push	{r7, lr}
 801765a:	b084      	sub	sp, #16
 801765c:	af00      	add	r7, sp, #0
 801765e:	4603      	mov	r3, r0
 8017660:	80fb      	strh	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = ( uint8_t )( ( polynomial >> 8 ) & 0xFF );
 8017662:	88fb      	ldrh	r3, [r7, #6]
 8017664:	0a1b      	lsrs	r3, r3, #8
 8017666:	b29b      	uxth	r3, r3
 8017668:	b2db      	uxtb	r3, r3
 801766a:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( polynomial & 0xFF );
 801766c:	88fb      	ldrh	r3, [r7, #6]
 801766e:	b2db      	uxtb	r3, r3
 8017670:	737b      	strb	r3, [r7, #13]

    switch( SUBGRF_GetPacketType( ) )
 8017672:	f000 fb73 	bl	8017d5c <SUBGRF_GetPacketType>
 8017676:	4603      	mov	r3, r0
 8017678:	2b00      	cmp	r3, #0
 801767a:	d108      	bne.n	801768e <SUBGRF_SetCrcPolynomial+0x36>
    {
        case PACKET_TYPE_GFSK:
            SUBGRF_WriteRegisters( REG_LR_CRCPOLYBASEADDR, buf, 2 );
 801767c:	f107 030c 	add.w	r3, r7, #12
 8017680:	2202      	movs	r2, #2
 8017682:	4619      	mov	r1, r3
 8017684:	f240 60be 	movw	r0, #1726	; 0x6be
 8017688:	f000 fe24 	bl	80182d4 <SUBGRF_WriteRegisters>
            break;
 801768c:	e000      	b.n	8017690 <SUBGRF_SetCrcPolynomial+0x38>

        default:
            break;
 801768e:	bf00      	nop
    }
}
 8017690:	bf00      	nop
 8017692:	3710      	adds	r7, #16
 8017694:	46bd      	mov	sp, r7
 8017696:	bd80      	pop	{r7, pc}

08017698 <SUBGRF_SetWhiteningSeed>:

void SUBGRF_SetWhiteningSeed( uint16_t seed )
{
 8017698:	b580      	push	{r7, lr}
 801769a:	b084      	sub	sp, #16
 801769c:	af00      	add	r7, sp, #0
 801769e:	4603      	mov	r3, r0
 80176a0:	80fb      	strh	r3, [r7, #6]
    uint8_t regValue = 0;
 80176a2:	2300      	movs	r3, #0
 80176a4:	73fb      	strb	r3, [r7, #15]

    switch( SUBGRF_GetPacketType( ) )
 80176a6:	f000 fb59 	bl	8017d5c <SUBGRF_GetPacketType>
 80176aa:	4603      	mov	r3, r0
 80176ac:	2b00      	cmp	r3, #0
 80176ae:	d121      	bne.n	80176f4 <SUBGRF_SetWhiteningSeed+0x5c>
    {
        case PACKET_TYPE_GFSK:
            regValue = SUBGRF_ReadRegister( REG_LR_WHITSEEDBASEADDR_MSB ) & 0xFE;
 80176b0:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 80176b4:	f000 fdfa 	bl	80182ac <SUBGRF_ReadRegister>
 80176b8:	4603      	mov	r3, r0
 80176ba:	f023 0301 	bic.w	r3, r3, #1
 80176be:	73fb      	strb	r3, [r7, #15]
            regValue = ( ( seed >> 8 ) & 0x01 ) | regValue;
 80176c0:	88fb      	ldrh	r3, [r7, #6]
 80176c2:	0a1b      	lsrs	r3, r3, #8
 80176c4:	b29b      	uxth	r3, r3
 80176c6:	b25b      	sxtb	r3, r3
 80176c8:	f003 0301 	and.w	r3, r3, #1
 80176cc:	b25a      	sxtb	r2, r3
 80176ce:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80176d2:	4313      	orrs	r3, r2
 80176d4:	b25b      	sxtb	r3, r3
 80176d6:	73fb      	strb	r3, [r7, #15]
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_MSB, regValue ); // only 1 bit.
 80176d8:	7bfb      	ldrb	r3, [r7, #15]
 80176da:	4619      	mov	r1, r3
 80176dc:	f44f 60d7 	mov.w	r0, #1720	; 0x6b8
 80176e0:	f000 fdd0 	bl	8018284 <SUBGRF_WriteRegister>
            SUBGRF_WriteRegister( REG_LR_WHITSEEDBASEADDR_LSB, (uint8_t)seed );
 80176e4:	88fb      	ldrh	r3, [r7, #6]
 80176e6:	b2db      	uxtb	r3, r3
 80176e8:	4619      	mov	r1, r3
 80176ea:	f240 60b9 	movw	r0, #1721	; 0x6b9
 80176ee:	f000 fdc9 	bl	8018284 <SUBGRF_WriteRegister>
            break;
 80176f2:	e000      	b.n	80176f6 <SUBGRF_SetWhiteningSeed+0x5e>

        default:
            break;
 80176f4:	bf00      	nop
    }
}
 80176f6:	bf00      	nop
 80176f8:	3710      	adds	r7, #16
 80176fa:	46bd      	mov	sp, r7
 80176fc:	bd80      	pop	{r7, pc}

080176fe <SUBGRF_GetRandom>:

uint32_t SUBGRF_GetRandom( void )
{
 80176fe:	b580      	push	{r7, lr}
 8017700:	b082      	sub	sp, #8
 8017702:	af00      	add	r7, sp, #0
    uint32_t number = 0;
 8017704:	2300      	movs	r3, #0
 8017706:	603b      	str	r3, [r7, #0]
    uint8_t regAnaLna = 0;
 8017708:	2300      	movs	r3, #0
 801770a:	71fb      	strb	r3, [r7, #7]
    uint8_t regAnaMixer = 0;
 801770c:	2300      	movs	r3, #0
 801770e:	71bb      	strb	r3, [r7, #6]

    regAnaLna = SUBGRF_ReadRegister( REG_ANA_LNA );
 8017710:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8017714:	f000 fdca 	bl	80182ac <SUBGRF_ReadRegister>
 8017718:	4603      	mov	r3, r0
 801771a:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna & ~( 1 << 0 ) );
 801771c:	79fb      	ldrb	r3, [r7, #7]
 801771e:	f023 0301 	bic.w	r3, r3, #1
 8017722:	b2db      	uxtb	r3, r3
 8017724:	4619      	mov	r1, r3
 8017726:	f640 00e2 	movw	r0, #2274	; 0x8e2
 801772a:	f000 fdab 	bl	8018284 <SUBGRF_WriteRegister>

    regAnaMixer = SUBGRF_ReadRegister( REG_ANA_MIXER );
 801772e:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8017732:	f000 fdbb 	bl	80182ac <SUBGRF_ReadRegister>
 8017736:	4603      	mov	r3, r0
 8017738:	71bb      	strb	r3, [r7, #6]
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer & ~( 1 << 7 ) );
 801773a:	79bb      	ldrb	r3, [r7, #6]
 801773c:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8017740:	b2db      	uxtb	r3, r3
 8017742:	4619      	mov	r1, r3
 8017744:	f640 00e5 	movw	r0, #2277	; 0x8e5
 8017748:	f000 fd9c 	bl	8018284 <SUBGRF_WriteRegister>

    // Set radio in continuous reception
    SUBGRF_SetRx( 0xFFFFFF ); // Rx Continuous
 801774c:	f06f 407f 	mvn.w	r0, #4278190080	; 0xff000000
 8017750:	f000 f890 	bl	8017874 <SUBGRF_SetRx>

    SUBGRF_ReadRegisters( RANDOM_NUMBER_GENERATORBASEADDR, ( uint8_t* )&number, 4 );
 8017754:	463b      	mov	r3, r7
 8017756:	2204      	movs	r2, #4
 8017758:	4619      	mov	r1, r3
 801775a:	f640 0019 	movw	r0, #2073	; 0x819
 801775e:	f000 fdcd 	bl	80182fc <SUBGRF_ReadRegisters>

    SUBGRF_SetStandby( STDBY_RC );
 8017762:	2000      	movs	r0, #0
 8017764:	f000 f846 	bl	80177f4 <SUBGRF_SetStandby>

    SUBGRF_WriteRegister( REG_ANA_LNA, regAnaLna );
 8017768:	79fb      	ldrb	r3, [r7, #7]
 801776a:	4619      	mov	r1, r3
 801776c:	f640 00e2 	movw	r0, #2274	; 0x8e2
 8017770:	f000 fd88 	bl	8018284 <SUBGRF_WriteRegister>
    SUBGRF_WriteRegister( REG_ANA_MIXER, regAnaMixer );
 8017774:	79bb      	ldrb	r3, [r7, #6]
 8017776:	4619      	mov	r1, r3
 8017778:	f640 00e5 	movw	r0, #2277	; 0x8e5
 801777c:	f000 fd82 	bl	8018284 <SUBGRF_WriteRegister>

    return number;
 8017780:	683b      	ldr	r3, [r7, #0]
}
 8017782:	4618      	mov	r0, r3
 8017784:	3708      	adds	r7, #8
 8017786:	46bd      	mov	sp, r7
 8017788:	bd80      	pop	{r7, pc}
	...

0801778c <SUBGRF_SetSleep>:

void SUBGRF_SetSleep( SleepParams_t sleepConfig )
{
 801778c:	b580      	push	{r7, lr}
 801778e:	b084      	sub	sp, #16
 8017790:	af00      	add	r7, sp, #0
 8017792:	7138      	strb	r0, [r7, #4]
    /* switch the antenna OFF by SW */
    RBI_ConfigRFSwitch(RBI_SWITCH_OFF);
 8017794:	2000      	movs	r0, #0
 8017796:	f7eb fb0d 	bl	8002db4 <RBI_ConfigRFSwitch>

    Radio_SMPS_Set(SMPS_DRIVE_SETTING_DEFAULT);
 801779a:	2002      	movs	r0, #2
 801779c:	f000 fee2 	bl	8018564 <Radio_SMPS_Set>

    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 80177a0:	793b      	ldrb	r3, [r7, #4]
 80177a2:	f3c3 0380 	ubfx	r3, r3, #2, #1
 80177a6:	b2db      	uxtb	r3, r3
 80177a8:	009b      	lsls	r3, r3, #2
 80177aa:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 80177ac:	793b      	ldrb	r3, [r7, #4]
 80177ae:	f3c3 0340 	ubfx	r3, r3, #1, #1
 80177b2:	b2db      	uxtb	r3, r3
 80177b4:	005b      	lsls	r3, r3, #1
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 80177b6:	b25b      	sxtb	r3, r3
 80177b8:	4313      	orrs	r3, r2
 80177ba:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )sleepConfig.Fields.WakeUpRTC ) );
 80177bc:	793b      	ldrb	r3, [r7, #4]
 80177be:	f3c3 0300 	ubfx	r3, r3, #0, #1
 80177c2:	b2db      	uxtb	r3, r3
 80177c4:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )sleepConfig.Fields.Reset << 1 ) |
 80177c6:	4313      	orrs	r3, r2
 80177c8:	b25b      	sxtb	r3, r3
 80177ca:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )sleepConfig.Fields.WarmStart << 2 ) |
 80177cc:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_SLEEP, &value, 1 );
 80177ce:	f107 020f 	add.w	r2, r7, #15
 80177d2:	2301      	movs	r3, #1
 80177d4:	2184      	movs	r1, #132	; 0x84
 80177d6:	4805      	ldr	r0, [pc, #20]	; (80177ec <SUBGRF_SetSleep+0x60>)
 80177d8:	f7f0 f9aa 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_SLEEP;
 80177dc:	4b04      	ldr	r3, [pc, #16]	; (80177f0 <SUBGRF_SetSleep+0x64>)
 80177de:	2200      	movs	r2, #0
 80177e0:	701a      	strb	r2, [r3, #0]
}
 80177e2:	bf00      	nop
 80177e4:	3710      	adds	r7, #16
 80177e6:	46bd      	mov	sp, r7
 80177e8:	bd80      	pop	{r7, pc}
 80177ea:	bf00      	nop
 80177ec:	20001338 	.word	0x20001338
 80177f0:	20000e68 	.word	0x20000e68

080177f4 <SUBGRF_SetStandby>:

void SUBGRF_SetStandby( RadioStandbyModes_t standbyConfig )
{
 80177f4:	b580      	push	{r7, lr}
 80177f6:	b082      	sub	sp, #8
 80177f8:	af00      	add	r7, sp, #0
 80177fa:	4603      	mov	r3, r0
 80177fc:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STANDBY, ( uint8_t* )&standbyConfig, 1 );
 80177fe:	1dfa      	adds	r2, r7, #7
 8017800:	2301      	movs	r3, #1
 8017802:	2180      	movs	r1, #128	; 0x80
 8017804:	4808      	ldr	r0, [pc, #32]	; (8017828 <SUBGRF_SetStandby+0x34>)
 8017806:	f7f0 f993 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>
    if( standbyConfig == STDBY_RC )
 801780a:	79fb      	ldrb	r3, [r7, #7]
 801780c:	2b00      	cmp	r3, #0
 801780e:	d103      	bne.n	8017818 <SUBGRF_SetStandby+0x24>
    {
        OperatingMode = MODE_STDBY_RC;
 8017810:	4b06      	ldr	r3, [pc, #24]	; (801782c <SUBGRF_SetStandby+0x38>)
 8017812:	2201      	movs	r2, #1
 8017814:	701a      	strb	r2, [r3, #0]
    }
    else
    {
        OperatingMode = MODE_STDBY_XOSC;
    }
}
 8017816:	e002      	b.n	801781e <SUBGRF_SetStandby+0x2a>
        OperatingMode = MODE_STDBY_XOSC;
 8017818:	4b04      	ldr	r3, [pc, #16]	; (801782c <SUBGRF_SetStandby+0x38>)
 801781a:	2202      	movs	r2, #2
 801781c:	701a      	strb	r2, [r3, #0]
}
 801781e:	bf00      	nop
 8017820:	3708      	adds	r7, #8
 8017822:	46bd      	mov	sp, r7
 8017824:	bd80      	pop	{r7, pc}
 8017826:	bf00      	nop
 8017828:	20001338 	.word	0x20001338
 801782c:	20000e68 	.word	0x20000e68

08017830 <SUBGRF_SetTx>:
    SUBGRF_WriteCommand( RADIO_SET_FS, 0, 0 );
    OperatingMode = MODE_FS;
}

void SUBGRF_SetTx( uint32_t timeout )
{
 8017830:	b580      	push	{r7, lr}
 8017832:	b084      	sub	sp, #16
 8017834:	af00      	add	r7, sp, #0
 8017836:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_TX;
 8017838:	4b0c      	ldr	r3, [pc, #48]	; (801786c <SUBGRF_SetTx+0x3c>)
 801783a:	2204      	movs	r2, #4
 801783c:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 801783e:	687b      	ldr	r3, [r7, #4]
 8017840:	0c1b      	lsrs	r3, r3, #16
 8017842:	b2db      	uxtb	r3, r3
 8017844:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8017846:	687b      	ldr	r3, [r7, #4]
 8017848:	0a1b      	lsrs	r3, r3, #8
 801784a:	b2db      	uxtb	r3, r3
 801784c:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 801784e:	687b      	ldr	r3, [r7, #4]
 8017850:	b2db      	uxtb	r3, r3
 8017852:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_TX, buf, 3 );
 8017854:	f107 020c 	add.w	r2, r7, #12
 8017858:	2303      	movs	r3, #3
 801785a:	2183      	movs	r1, #131	; 0x83
 801785c:	4804      	ldr	r0, [pc, #16]	; (8017870 <SUBGRF_SetTx+0x40>)
 801785e:	f7f0 f967 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>
}
 8017862:	bf00      	nop
 8017864:	3710      	adds	r7, #16
 8017866:	46bd      	mov	sp, r7
 8017868:	bd80      	pop	{r7, pc}
 801786a:	bf00      	nop
 801786c:	20000e68 	.word	0x20000e68
 8017870:	20001338 	.word	0x20001338

08017874 <SUBGRF_SetRx>:

void SUBGRF_SetRx( uint32_t timeout )
{
 8017874:	b580      	push	{r7, lr}
 8017876:	b084      	sub	sp, #16
 8017878:	af00      	add	r7, sp, #0
 801787a:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 801787c:	4b0c      	ldr	r3, [pc, #48]	; (80178b0 <SUBGRF_SetRx+0x3c>)
 801787e:	2205      	movs	r2, #5
 8017880:	701a      	strb	r2, [r3, #0]

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8017882:	687b      	ldr	r3, [r7, #4]
 8017884:	0c1b      	lsrs	r3, r3, #16
 8017886:	b2db      	uxtb	r3, r3
 8017888:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 801788a:	687b      	ldr	r3, [r7, #4]
 801788c:	0a1b      	lsrs	r3, r3, #8
 801788e:	b2db      	uxtb	r3, r3
 8017890:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 8017892:	687b      	ldr	r3, [r7, #4]
 8017894:	b2db      	uxtb	r3, r3
 8017896:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 8017898:	f107 020c 	add.w	r2, r7, #12
 801789c:	2303      	movs	r3, #3
 801789e:	2182      	movs	r1, #130	; 0x82
 80178a0:	4804      	ldr	r0, [pc, #16]	; (80178b4 <SUBGRF_SetRx+0x40>)
 80178a2:	f7f0 f945 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>
}
 80178a6:	bf00      	nop
 80178a8:	3710      	adds	r7, #16
 80178aa:	46bd      	mov	sp, r7
 80178ac:	bd80      	pop	{r7, pc}
 80178ae:	bf00      	nop
 80178b0:	20000e68 	.word	0x20000e68
 80178b4:	20001338 	.word	0x20001338

080178b8 <SUBGRF_SetRxBoosted>:

void SUBGRF_SetRxBoosted( uint32_t timeout )
{
 80178b8:	b580      	push	{r7, lr}
 80178ba:	b084      	sub	sp, #16
 80178bc:	af00      	add	r7, sp, #0
 80178be:	6078      	str	r0, [r7, #4]
    uint8_t buf[3];

    OperatingMode = MODE_RX;
 80178c0:	4b0e      	ldr	r3, [pc, #56]	; (80178fc <SUBGRF_SetRxBoosted+0x44>)
 80178c2:	2205      	movs	r2, #5
 80178c4:	701a      	strb	r2, [r3, #0]

    /* ST_WORKAROUND_BEGIN: Sigfox patch > 0x96 replaced by 0x97 */
    SUBGRF_WriteRegister( REG_RX_GAIN, 0x97 ); // max LNA gain, increase current by ~2mA for around ~3dB in sensitivity
 80178c6:	2197      	movs	r1, #151	; 0x97
 80178c8:	f640 00ac 	movw	r0, #2220	; 0x8ac
 80178cc:	f000 fcda 	bl	8018284 <SUBGRF_WriteRegister>
    /* ST_WORKAROUND_END */

    buf[0] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 80178d0:	687b      	ldr	r3, [r7, #4]
 80178d2:	0c1b      	lsrs	r3, r3, #16
 80178d4:	b2db      	uxtb	r3, r3
 80178d6:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 80178d8:	687b      	ldr	r3, [r7, #4]
 80178da:	0a1b      	lsrs	r3, r3, #8
 80178dc:	b2db      	uxtb	r3, r3
 80178de:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( timeout & 0xFF );
 80178e0:	687b      	ldr	r3, [r7, #4]
 80178e2:	b2db      	uxtb	r3, r3
 80178e4:	73bb      	strb	r3, [r7, #14]
    SUBGRF_WriteCommand( RADIO_SET_RX, buf, 3 );
 80178e6:	f107 020c 	add.w	r2, r7, #12
 80178ea:	2303      	movs	r3, #3
 80178ec:	2182      	movs	r1, #130	; 0x82
 80178ee:	4804      	ldr	r0, [pc, #16]	; (8017900 <SUBGRF_SetRxBoosted+0x48>)
 80178f0:	f7f0 f91e 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>
}
 80178f4:	bf00      	nop
 80178f6:	3710      	adds	r7, #16
 80178f8:	46bd      	mov	sp, r7
 80178fa:	bd80      	pop	{r7, pc}
 80178fc:	20000e68 	.word	0x20000e68
 8017900:	20001338 	.word	0x20001338

08017904 <SUBGRF_SetRxDutyCycle>:

void SUBGRF_SetRxDutyCycle( uint32_t rxTime, uint32_t sleepTime )
{
 8017904:	b580      	push	{r7, lr}
 8017906:	b084      	sub	sp, #16
 8017908:	af00      	add	r7, sp, #0
 801790a:	6078      	str	r0, [r7, #4]
 801790c:	6039      	str	r1, [r7, #0]
    uint8_t buf[6];

    buf[0] = ( uint8_t )( ( rxTime >> 16 ) & 0xFF );
 801790e:	687b      	ldr	r3, [r7, #4]
 8017910:	0c1b      	lsrs	r3, r3, #16
 8017912:	b2db      	uxtb	r3, r3
 8017914:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( rxTime >> 8 ) & 0xFF );
 8017916:	687b      	ldr	r3, [r7, #4]
 8017918:	0a1b      	lsrs	r3, r3, #8
 801791a:	b2db      	uxtb	r3, r3
 801791c:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( rxTime & 0xFF );
 801791e:	687b      	ldr	r3, [r7, #4]
 8017920:	b2db      	uxtb	r3, r3
 8017922:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( ( sleepTime >> 16 ) & 0xFF );
 8017924:	683b      	ldr	r3, [r7, #0]
 8017926:	0c1b      	lsrs	r3, r3, #16
 8017928:	b2db      	uxtb	r3, r3
 801792a:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( sleepTime >> 8 ) & 0xFF );
 801792c:	683b      	ldr	r3, [r7, #0]
 801792e:	0a1b      	lsrs	r3, r3, #8
 8017930:	b2db      	uxtb	r3, r3
 8017932:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( sleepTime & 0xFF );
 8017934:	683b      	ldr	r3, [r7, #0]
 8017936:	b2db      	uxtb	r3, r3
 8017938:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_RXDUTYCYCLE, buf, 6 );
 801793a:	f107 0208 	add.w	r2, r7, #8
 801793e:	2306      	movs	r3, #6
 8017940:	2194      	movs	r1, #148	; 0x94
 8017942:	4805      	ldr	r0, [pc, #20]	; (8017958 <SUBGRF_SetRxDutyCycle+0x54>)
 8017944:	f7f0 f8f4 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_RX_DC;
 8017948:	4b04      	ldr	r3, [pc, #16]	; (801795c <SUBGRF_SetRxDutyCycle+0x58>)
 801794a:	2206      	movs	r2, #6
 801794c:	701a      	strb	r2, [r3, #0]
}
 801794e:	bf00      	nop
 8017950:	3710      	adds	r7, #16
 8017952:	46bd      	mov	sp, r7
 8017954:	bd80      	pop	{r7, pc}
 8017956:	bf00      	nop
 8017958:	20001338 	.word	0x20001338
 801795c:	20000e68 	.word	0x20000e68

08017960 <SUBGRF_SetCad>:

void SUBGRF_SetCad( void )
{
 8017960:	b580      	push	{r7, lr}
 8017962:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_CAD, 0, 0 );
 8017964:	2300      	movs	r3, #0
 8017966:	2200      	movs	r2, #0
 8017968:	21c5      	movs	r1, #197	; 0xc5
 801796a:	4804      	ldr	r0, [pc, #16]	; (801797c <SUBGRF_SetCad+0x1c>)
 801796c:	f7f0 f8e0 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>
    OperatingMode = MODE_CAD;
 8017970:	4b03      	ldr	r3, [pc, #12]	; (8017980 <SUBGRF_SetCad+0x20>)
 8017972:	2207      	movs	r2, #7
 8017974:	701a      	strb	r2, [r3, #0]
}
 8017976:	bf00      	nop
 8017978:	bd80      	pop	{r7, pc}
 801797a:	bf00      	nop
 801797c:	20001338 	.word	0x20001338
 8017980:	20000e68 	.word	0x20000e68

08017984 <SUBGRF_SetTxContinuousWave>:

void SUBGRF_SetTxContinuousWave( void )
{
 8017984:	b580      	push	{r7, lr}
 8017986:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSWAVE, 0, 0 );
 8017988:	2300      	movs	r3, #0
 801798a:	2200      	movs	r2, #0
 801798c:	21d1      	movs	r1, #209	; 0xd1
 801798e:	4802      	ldr	r0, [pc, #8]	; (8017998 <SUBGRF_SetTxContinuousWave+0x14>)
 8017990:	f7f0 f8ce 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>
}
 8017994:	bf00      	nop
 8017996:	bd80      	pop	{r7, pc}
 8017998:	20001338 	.word	0x20001338

0801799c <SUBGRF_SetTxInfinitePreamble>:

void SUBGRF_SetTxInfinitePreamble( void )
{
 801799c:	b580      	push	{r7, lr}
 801799e:	af00      	add	r7, sp, #0
    SUBGRF_WriteCommand( RADIO_SET_TXCONTINUOUSPREAMBLE, 0, 0 );
 80179a0:	2300      	movs	r3, #0
 80179a2:	2200      	movs	r2, #0
 80179a4:	21d2      	movs	r1, #210	; 0xd2
 80179a6:	4802      	ldr	r0, [pc, #8]	; (80179b0 <SUBGRF_SetTxInfinitePreamble+0x14>)
 80179a8:	f7f0 f8c2 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>
}
 80179ac:	bf00      	nop
 80179ae:	bd80      	pop	{r7, pc}
 80179b0:	20001338 	.word	0x20001338

080179b4 <SUBGRF_SetStopRxTimerOnPreambleDetect>:

void SUBGRF_SetStopRxTimerOnPreambleDetect( bool enable )
{
 80179b4:	b580      	push	{r7, lr}
 80179b6:	b082      	sub	sp, #8
 80179b8:	af00      	add	r7, sp, #0
 80179ba:	4603      	mov	r3, r0
 80179bc:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_STOPRXTIMERONPREAMBLE, ( uint8_t* )&enable, 1 );
 80179be:	1dfa      	adds	r2, r7, #7
 80179c0:	2301      	movs	r3, #1
 80179c2:	219f      	movs	r1, #159	; 0x9f
 80179c4:	4803      	ldr	r0, [pc, #12]	; (80179d4 <SUBGRF_SetStopRxTimerOnPreambleDetect+0x20>)
 80179c6:	f7f0 f8b3 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>
}
 80179ca:	bf00      	nop
 80179cc:	3708      	adds	r7, #8
 80179ce:	46bd      	mov	sp, r7
 80179d0:	bd80      	pop	{r7, pc}
 80179d2:	bf00      	nop
 80179d4:	20001338 	.word	0x20001338

080179d8 <SUBGRF_SetLoRaSymbNumTimeout>:

void SUBGRF_SetLoRaSymbNumTimeout( uint8_t symbNum )
{
 80179d8:	b580      	push	{r7, lr}
 80179da:	b084      	sub	sp, #16
 80179dc:	af00      	add	r7, sp, #0
 80179de:	4603      	mov	r3, r0
 80179e0:	71fb      	strb	r3, [r7, #7]
    SUBGRF_WriteCommand( RADIO_SET_LORASYMBTIMEOUT, &symbNum, 1 );
 80179e2:	1dfa      	adds	r2, r7, #7
 80179e4:	2301      	movs	r3, #1
 80179e6:	21a0      	movs	r1, #160	; 0xa0
 80179e8:	4813      	ldr	r0, [pc, #76]	; (8017a38 <SUBGRF_SetLoRaSymbNumTimeout+0x60>)
 80179ea:	f7f0 f8a1 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>

    if( symbNum >= 64 )
 80179ee:	79fb      	ldrb	r3, [r7, #7]
 80179f0:	2b3f      	cmp	r3, #63	; 0x3f
 80179f2:	d91c      	bls.n	8017a2e <SUBGRF_SetLoRaSymbNumTimeout+0x56>
    {
        uint8_t mant = symbNum >> 1;
 80179f4:	79fb      	ldrb	r3, [r7, #7]
 80179f6:	085b      	lsrs	r3, r3, #1
 80179f8:	73fb      	strb	r3, [r7, #15]
        uint8_t exp  = 0;
 80179fa:	2300      	movs	r3, #0
 80179fc:	73bb      	strb	r3, [r7, #14]
        uint8_t reg  = 0;
 80179fe:	2300      	movs	r3, #0
 8017a00:	737b      	strb	r3, [r7, #13]

        while( mant > 31 )
 8017a02:	e005      	b.n	8017a10 <SUBGRF_SetLoRaSymbNumTimeout+0x38>
        {
            mant >>= 2;
 8017a04:	7bfb      	ldrb	r3, [r7, #15]
 8017a06:	089b      	lsrs	r3, r3, #2
 8017a08:	73fb      	strb	r3, [r7, #15]
            exp++;
 8017a0a:	7bbb      	ldrb	r3, [r7, #14]
 8017a0c:	3301      	adds	r3, #1
 8017a0e:	73bb      	strb	r3, [r7, #14]
        while( mant > 31 )
 8017a10:	7bfb      	ldrb	r3, [r7, #15]
 8017a12:	2b1f      	cmp	r3, #31
 8017a14:	d8f6      	bhi.n	8017a04 <SUBGRF_SetLoRaSymbNumTimeout+0x2c>
        }

        reg = exp + ( mant << 3 );
 8017a16:	7bfb      	ldrb	r3, [r7, #15]
 8017a18:	00db      	lsls	r3, r3, #3
 8017a1a:	b2da      	uxtb	r2, r3
 8017a1c:	7bbb      	ldrb	r3, [r7, #14]
 8017a1e:	4413      	add	r3, r2
 8017a20:	737b      	strb	r3, [r7, #13]
        SUBGRF_WriteRegister( REG_LR_SYNCH_TIMEOUT, reg );
 8017a22:	7b7b      	ldrb	r3, [r7, #13]
 8017a24:	4619      	mov	r1, r3
 8017a26:	f240 7006 	movw	r0, #1798	; 0x706
 8017a2a:	f000 fc2b 	bl	8018284 <SUBGRF_WriteRegister>
    }
}
 8017a2e:	bf00      	nop
 8017a30:	3710      	adds	r7, #16
 8017a32:	46bd      	mov	sp, r7
 8017a34:	bd80      	pop	{r7, pc}
 8017a36:	bf00      	nop
 8017a38:	20001338 	.word	0x20001338

08017a3c <SUBGRF_SetRegulatorMode>:

void SUBGRF_SetRegulatorMode( void )
{
 8017a3c:	b580      	push	{r7, lr}
 8017a3e:	b082      	sub	sp, #8
 8017a40:	af00      	add	r7, sp, #0
    /* ST_WORKAROUND_BEGIN: Get RegulatorMode value from RBI */
    RadioRegulatorMode_t mode;

    if ( 1U == RBI_IsDCDC() )
 8017a42:	f7eb fa0e 	bl	8002e62 <RBI_IsDCDC>
 8017a46:	4603      	mov	r3, r0
 8017a48:	2b01      	cmp	r3, #1
 8017a4a:	d102      	bne.n	8017a52 <SUBGRF_SetRegulatorMode+0x16>
    {
        mode = USE_DCDC ;
 8017a4c:	2301      	movs	r3, #1
 8017a4e:	71fb      	strb	r3, [r7, #7]
 8017a50:	e001      	b.n	8017a56 <SUBGRF_SetRegulatorMode+0x1a>
    }
    else
    {
        mode = USE_LDO ;
 8017a52:	2300      	movs	r3, #0
 8017a54:	71fb      	strb	r3, [r7, #7]
    }
    /* ST_WORKAROUND_END */
    SUBGRF_WriteCommand( RADIO_SET_REGULATORMODE, ( uint8_t* )&mode, 1 );
 8017a56:	1dfa      	adds	r2, r7, #7
 8017a58:	2301      	movs	r3, #1
 8017a5a:	2196      	movs	r1, #150	; 0x96
 8017a5c:	4803      	ldr	r0, [pc, #12]	; (8017a6c <SUBGRF_SetRegulatorMode+0x30>)
 8017a5e:	f7f0 f867 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>
}
 8017a62:	bf00      	nop
 8017a64:	3708      	adds	r7, #8
 8017a66:	46bd      	mov	sp, r7
 8017a68:	bd80      	pop	{r7, pc}
 8017a6a:	bf00      	nop
 8017a6c:	20001338 	.word	0x20001338

08017a70 <SUBGRF_Calibrate>:

void SUBGRF_Calibrate( CalibrationParams_t calibParam )
{
 8017a70:	b580      	push	{r7, lr}
 8017a72:	b084      	sub	sp, #16
 8017a74:	af00      	add	r7, sp, #0
 8017a76:	7138      	strb	r0, [r7, #4]
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8017a78:	793b      	ldrb	r3, [r7, #4]
 8017a7a:	f3c3 1380 	ubfx	r3, r3, #6, #1
 8017a7e:	b2db      	uxtb	r3, r3
 8017a80:	019b      	lsls	r3, r3, #6
 8017a82:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8017a84:	793b      	ldrb	r3, [r7, #4]
 8017a86:	f3c3 1340 	ubfx	r3, r3, #5, #1
 8017a8a:	b2db      	uxtb	r3, r3
 8017a8c:	015b      	lsls	r3, r3, #5
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8017a8e:	b25b      	sxtb	r3, r3
 8017a90:	4313      	orrs	r3, r2
 8017a92:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8017a94:	793b      	ldrb	r3, [r7, #4]
 8017a96:	f3c3 1300 	ubfx	r3, r3, #4, #1
 8017a9a:	b2db      	uxtb	r3, r3
 8017a9c:	011b      	lsls	r3, r3, #4
                      ( ( uint8_t )calibParam.Fields.ADCBulkPEnable << 5 ) |
 8017a9e:	b25b      	sxtb	r3, r3
 8017aa0:	4313      	orrs	r3, r2
 8017aa2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8017aa4:	793b      	ldrb	r3, [r7, #4]
 8017aa6:	f3c3 03c0 	ubfx	r3, r3, #3, #1
 8017aaa:	b2db      	uxtb	r3, r3
 8017aac:	00db      	lsls	r3, r3, #3
                      ( ( uint8_t )calibParam.Fields.ADCBulkNEnable << 4 ) |
 8017aae:	b25b      	sxtb	r3, r3
 8017ab0:	4313      	orrs	r3, r2
 8017ab2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8017ab4:	793b      	ldrb	r3, [r7, #4]
 8017ab6:	f3c3 0380 	ubfx	r3, r3, #2, #1
 8017aba:	b2db      	uxtb	r3, r3
 8017abc:	009b      	lsls	r3, r3, #2
                      ( ( uint8_t )calibParam.Fields.ADCPulseEnable << 3 ) |
 8017abe:	b25b      	sxtb	r3, r3
 8017ac0:	4313      	orrs	r3, r2
 8017ac2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8017ac4:	793b      	ldrb	r3, [r7, #4]
 8017ac6:	f3c3 0340 	ubfx	r3, r3, #1, #1
 8017aca:	b2db      	uxtb	r3, r3
 8017acc:	005b      	lsls	r3, r3, #1
                      ( ( uint8_t )calibParam.Fields.PLLEnable << 2 ) |
 8017ace:	b25b      	sxtb	r3, r3
 8017ad0:	4313      	orrs	r3, r2
 8017ad2:	b25a      	sxtb	r2, r3
                      ( ( uint8_t )calibParam.Fields.RC64KEnable ) );
 8017ad4:	793b      	ldrb	r3, [r7, #4]
 8017ad6:	f3c3 0300 	ubfx	r3, r3, #0, #1
 8017ada:	b2db      	uxtb	r3, r3
 8017adc:	b25b      	sxtb	r3, r3
                      ( ( uint8_t )calibParam.Fields.RC13MEnable << 1 ) |
 8017ade:	4313      	orrs	r3, r2
 8017ae0:	b25b      	sxtb	r3, r3
 8017ae2:	b2db      	uxtb	r3, r3
    uint8_t value = ( ( ( uint8_t )calibParam.Fields.ImgEnable << 6 ) |
 8017ae4:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_CALIBRATE, &value, 1 );
 8017ae6:	f107 020f 	add.w	r2, r7, #15
 8017aea:	2301      	movs	r3, #1
 8017aec:	2189      	movs	r1, #137	; 0x89
 8017aee:	4803      	ldr	r0, [pc, #12]	; (8017afc <SUBGRF_Calibrate+0x8c>)
 8017af0:	f7f0 f81e 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>
}
 8017af4:	bf00      	nop
 8017af6:	3710      	adds	r7, #16
 8017af8:	46bd      	mov	sp, r7
 8017afa:	bd80      	pop	{r7, pc}
 8017afc:	20001338 	.word	0x20001338

08017b00 <SUBGRF_CalibrateImage>:

void SUBGRF_CalibrateImage( uint32_t freq )
{
 8017b00:	b580      	push	{r7, lr}
 8017b02:	b084      	sub	sp, #16
 8017b04:	af00      	add	r7, sp, #0
 8017b06:	6078      	str	r0, [r7, #4]
    uint8_t calFreq[2];

    if( freq > 900000000 )
 8017b08:	687b      	ldr	r3, [r7, #4]
 8017b0a:	4a1b      	ldr	r2, [pc, #108]	; (8017b78 <SUBGRF_CalibrateImage+0x78>)
 8017b0c:	4293      	cmp	r3, r2
 8017b0e:	d904      	bls.n	8017b1a <SUBGRF_CalibrateImage+0x1a>
    {
        calFreq[0] = 0xE1;
 8017b10:	23e1      	movs	r3, #225	; 0xe1
 8017b12:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xE9;
 8017b14:	23e9      	movs	r3, #233	; 0xe9
 8017b16:	737b      	strb	r3, [r7, #13]
 8017b18:	e022      	b.n	8017b60 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 850000000 )
 8017b1a:	687b      	ldr	r3, [r7, #4]
 8017b1c:	4a17      	ldr	r2, [pc, #92]	; (8017b7c <SUBGRF_CalibrateImage+0x7c>)
 8017b1e:	4293      	cmp	r3, r2
 8017b20:	d904      	bls.n	8017b2c <SUBGRF_CalibrateImage+0x2c>
    {
        calFreq[0] = 0xD7;
 8017b22:	23d7      	movs	r3, #215	; 0xd7
 8017b24:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xDB;
 8017b26:	23db      	movs	r3, #219	; 0xdb
 8017b28:	737b      	strb	r3, [r7, #13]
 8017b2a:	e019      	b.n	8017b60 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 770000000 )
 8017b2c:	687b      	ldr	r3, [r7, #4]
 8017b2e:	4a14      	ldr	r2, [pc, #80]	; (8017b80 <SUBGRF_CalibrateImage+0x80>)
 8017b30:	4293      	cmp	r3, r2
 8017b32:	d904      	bls.n	8017b3e <SUBGRF_CalibrateImage+0x3e>
    {
        calFreq[0] = 0xC1;
 8017b34:	23c1      	movs	r3, #193	; 0xc1
 8017b36:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0xC5;
 8017b38:	23c5      	movs	r3, #197	; 0xc5
 8017b3a:	737b      	strb	r3, [r7, #13]
 8017b3c:	e010      	b.n	8017b60 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 460000000 )
 8017b3e:	687b      	ldr	r3, [r7, #4]
 8017b40:	4a10      	ldr	r2, [pc, #64]	; (8017b84 <SUBGRF_CalibrateImage+0x84>)
 8017b42:	4293      	cmp	r3, r2
 8017b44:	d904      	bls.n	8017b50 <SUBGRF_CalibrateImage+0x50>
    {
        calFreq[0] = 0x75;
 8017b46:	2375      	movs	r3, #117	; 0x75
 8017b48:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x81;
 8017b4a:	2381      	movs	r3, #129	; 0x81
 8017b4c:	737b      	strb	r3, [r7, #13]
 8017b4e:	e007      	b.n	8017b60 <SUBGRF_CalibrateImage+0x60>
    }
    else if( freq > 425000000 )
 8017b50:	687b      	ldr	r3, [r7, #4]
 8017b52:	4a0d      	ldr	r2, [pc, #52]	; (8017b88 <SUBGRF_CalibrateImage+0x88>)
 8017b54:	4293      	cmp	r3, r2
 8017b56:	d903      	bls.n	8017b60 <SUBGRF_CalibrateImage+0x60>
    {
        calFreq[0] = 0x6B;
 8017b58:	236b      	movs	r3, #107	; 0x6b
 8017b5a:	733b      	strb	r3, [r7, #12]
        calFreq[1] = 0x6F;
 8017b5c:	236f      	movs	r3, #111	; 0x6f
 8017b5e:	737b      	strb	r3, [r7, #13]
    }
    SUBGRF_WriteCommand( RADIO_CALIBRATEIMAGE, calFreq, 2 );
 8017b60:	f107 020c 	add.w	r2, r7, #12
 8017b64:	2302      	movs	r3, #2
 8017b66:	2198      	movs	r1, #152	; 0x98
 8017b68:	4808      	ldr	r0, [pc, #32]	; (8017b8c <SUBGRF_CalibrateImage+0x8c>)
 8017b6a:	f7ef ffe1 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>
}
 8017b6e:	bf00      	nop
 8017b70:	3710      	adds	r7, #16
 8017b72:	46bd      	mov	sp, r7
 8017b74:	bd80      	pop	{r7, pc}
 8017b76:	bf00      	nop
 8017b78:	35a4e900 	.word	0x35a4e900
 8017b7c:	32a9f880 	.word	0x32a9f880
 8017b80:	2de54480 	.word	0x2de54480
 8017b84:	1b6b0b00 	.word	0x1b6b0b00
 8017b88:	1954fc40 	.word	0x1954fc40
 8017b8c:	20001338 	.word	0x20001338

08017b90 <SUBGRF_SetPaConfig>:

void SUBGRF_SetPaConfig( uint8_t paDutyCycle, uint8_t hpMax, uint8_t deviceSel, uint8_t paLut )
{
 8017b90:	b590      	push	{r4, r7, lr}
 8017b92:	b085      	sub	sp, #20
 8017b94:	af00      	add	r7, sp, #0
 8017b96:	4604      	mov	r4, r0
 8017b98:	4608      	mov	r0, r1
 8017b9a:	4611      	mov	r1, r2
 8017b9c:	461a      	mov	r2, r3
 8017b9e:	4623      	mov	r3, r4
 8017ba0:	71fb      	strb	r3, [r7, #7]
 8017ba2:	4603      	mov	r3, r0
 8017ba4:	71bb      	strb	r3, [r7, #6]
 8017ba6:	460b      	mov	r3, r1
 8017ba8:	717b      	strb	r3, [r7, #5]
 8017baa:	4613      	mov	r3, r2
 8017bac:	713b      	strb	r3, [r7, #4]
    uint8_t buf[4];

    buf[0] = paDutyCycle;
 8017bae:	79fb      	ldrb	r3, [r7, #7]
 8017bb0:	733b      	strb	r3, [r7, #12]
    buf[1] = hpMax;
 8017bb2:	79bb      	ldrb	r3, [r7, #6]
 8017bb4:	737b      	strb	r3, [r7, #13]
    buf[2] = deviceSel;
 8017bb6:	797b      	ldrb	r3, [r7, #5]
 8017bb8:	73bb      	strb	r3, [r7, #14]
    buf[3] = paLut;
 8017bba:	793b      	ldrb	r3, [r7, #4]
 8017bbc:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_SET_PACONFIG, buf, 4 );
 8017bbe:	f107 020c 	add.w	r2, r7, #12
 8017bc2:	2304      	movs	r3, #4
 8017bc4:	2195      	movs	r1, #149	; 0x95
 8017bc6:	4803      	ldr	r0, [pc, #12]	; (8017bd4 <SUBGRF_SetPaConfig+0x44>)
 8017bc8:	f7ef ffb2 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>
}
 8017bcc:	bf00      	nop
 8017bce:	3714      	adds	r7, #20
 8017bd0:	46bd      	mov	sp, r7
 8017bd2:	bd90      	pop	{r4, r7, pc}
 8017bd4:	20001338 	.word	0x20001338

08017bd8 <SUBGRF_SetDioIrqParams>:
{
    SUBGRF_WriteCommand( RADIO_SET_TXFALLBACKMODE, &fallbackMode, 1 );
}

void SUBGRF_SetDioIrqParams( uint16_t irqMask, uint16_t dio1Mask, uint16_t dio2Mask, uint16_t dio3Mask )
{
 8017bd8:	b590      	push	{r4, r7, lr}
 8017bda:	b085      	sub	sp, #20
 8017bdc:	af00      	add	r7, sp, #0
 8017bde:	4604      	mov	r4, r0
 8017be0:	4608      	mov	r0, r1
 8017be2:	4611      	mov	r1, r2
 8017be4:	461a      	mov	r2, r3
 8017be6:	4623      	mov	r3, r4
 8017be8:	80fb      	strh	r3, [r7, #6]
 8017bea:	4603      	mov	r3, r0
 8017bec:	80bb      	strh	r3, [r7, #4]
 8017bee:	460b      	mov	r3, r1
 8017bf0:	807b      	strh	r3, [r7, #2]
 8017bf2:	4613      	mov	r3, r2
 8017bf4:	803b      	strh	r3, [r7, #0]
    uint8_t buf[8];

    buf[0] = ( uint8_t )( ( irqMask >> 8 ) & 0x00FF );
 8017bf6:	88fb      	ldrh	r3, [r7, #6]
 8017bf8:	0a1b      	lsrs	r3, r3, #8
 8017bfa:	b29b      	uxth	r3, r3
 8017bfc:	b2db      	uxtb	r3, r3
 8017bfe:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( irqMask & 0x00FF );
 8017c00:	88fb      	ldrh	r3, [r7, #6]
 8017c02:	b2db      	uxtb	r3, r3
 8017c04:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( dio1Mask >> 8 ) & 0x00FF );
 8017c06:	88bb      	ldrh	r3, [r7, #4]
 8017c08:	0a1b      	lsrs	r3, r3, #8
 8017c0a:	b29b      	uxth	r3, r3
 8017c0c:	b2db      	uxtb	r3, r3
 8017c0e:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( dio1Mask & 0x00FF );
 8017c10:	88bb      	ldrh	r3, [r7, #4]
 8017c12:	b2db      	uxtb	r3, r3
 8017c14:	72fb      	strb	r3, [r7, #11]
    buf[4] = ( uint8_t )( ( dio2Mask >> 8 ) & 0x00FF );
 8017c16:	887b      	ldrh	r3, [r7, #2]
 8017c18:	0a1b      	lsrs	r3, r3, #8
 8017c1a:	b29b      	uxth	r3, r3
 8017c1c:	b2db      	uxtb	r3, r3
 8017c1e:	733b      	strb	r3, [r7, #12]
    buf[5] = ( uint8_t )( dio2Mask & 0x00FF );
 8017c20:	887b      	ldrh	r3, [r7, #2]
 8017c22:	b2db      	uxtb	r3, r3
 8017c24:	737b      	strb	r3, [r7, #13]
    buf[6] = ( uint8_t )( ( dio3Mask >> 8 ) & 0x00FF );
 8017c26:	883b      	ldrh	r3, [r7, #0]
 8017c28:	0a1b      	lsrs	r3, r3, #8
 8017c2a:	b29b      	uxth	r3, r3
 8017c2c:	b2db      	uxtb	r3, r3
 8017c2e:	73bb      	strb	r3, [r7, #14]
    buf[7] = ( uint8_t )( dio3Mask & 0x00FF );
 8017c30:	883b      	ldrh	r3, [r7, #0]
 8017c32:	b2db      	uxtb	r3, r3
 8017c34:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteCommand( RADIO_CFG_DIOIRQ, buf, 8 );
 8017c36:	f107 0208 	add.w	r2, r7, #8
 8017c3a:	2308      	movs	r3, #8
 8017c3c:	2108      	movs	r1, #8
 8017c3e:	4803      	ldr	r0, [pc, #12]	; (8017c4c <SUBGRF_SetDioIrqParams+0x74>)
 8017c40:	f7ef ff76 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>
}
 8017c44:	bf00      	nop
 8017c46:	3714      	adds	r7, #20
 8017c48:	46bd      	mov	sp, r7
 8017c4a:	bd90      	pop	{r4, r7, pc}
 8017c4c:	20001338 	.word	0x20001338

08017c50 <SUBGRF_SetTcxoMode>:
    SUBGRF_ReadCommand( RADIO_GET_IRQSTATUS, irqStatus, 2 );
    return ( irqStatus[0] << 8 ) | irqStatus[1];
}

void SUBGRF_SetTcxoMode (RadioTcxoCtrlVoltage_t tcxoVoltage, uint32_t timeout )
{
 8017c50:	b580      	push	{r7, lr}
 8017c52:	b084      	sub	sp, #16
 8017c54:	af00      	add	r7, sp, #0
 8017c56:	4603      	mov	r3, r0
 8017c58:	6039      	str	r1, [r7, #0]
 8017c5a:	71fb      	strb	r3, [r7, #7]
    uint8_t buf[4];

    buf[0] = tcxoVoltage & 0x07;
 8017c5c:	79fb      	ldrb	r3, [r7, #7]
 8017c5e:	f003 0307 	and.w	r3, r3, #7
 8017c62:	b2db      	uxtb	r3, r3
 8017c64:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )( ( timeout >> 16 ) & 0xFF );
 8017c66:	683b      	ldr	r3, [r7, #0]
 8017c68:	0c1b      	lsrs	r3, r3, #16
 8017c6a:	b2db      	uxtb	r3, r3
 8017c6c:	737b      	strb	r3, [r7, #13]
    buf[2] = ( uint8_t )( ( timeout >> 8 ) & 0xFF );
 8017c6e:	683b      	ldr	r3, [r7, #0]
 8017c70:	0a1b      	lsrs	r3, r3, #8
 8017c72:	b2db      	uxtb	r3, r3
 8017c74:	73bb      	strb	r3, [r7, #14]
    buf[3] = ( uint8_t )( timeout & 0xFF );
 8017c76:	683b      	ldr	r3, [r7, #0]
 8017c78:	b2db      	uxtb	r3, r3
 8017c7a:	73fb      	strb	r3, [r7, #15]

    SUBGRF_WriteCommand( RADIO_SET_TCXOMODE, buf, 4 );
 8017c7c:	f107 020c 	add.w	r2, r7, #12
 8017c80:	2304      	movs	r3, #4
 8017c82:	2197      	movs	r1, #151	; 0x97
 8017c84:	4803      	ldr	r0, [pc, #12]	; (8017c94 <SUBGRF_SetTcxoMode+0x44>)
 8017c86:	f7ef ff53 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>
}
 8017c8a:	bf00      	nop
 8017c8c:	3710      	adds	r7, #16
 8017c8e:	46bd      	mov	sp, r7
 8017c90:	bd80      	pop	{r7, pc}
 8017c92:	bf00      	nop
 8017c94:	20001338 	.word	0x20001338

08017c98 <SUBGRF_SetRfFrequency>:

void SUBGRF_SetRfFrequency( uint32_t frequency )
{
 8017c98:	b5b0      	push	{r4, r5, r7, lr}
 8017c9a:	b084      	sub	sp, #16
 8017c9c:	af00      	add	r7, sp, #0
 8017c9e:	6078      	str	r0, [r7, #4]
    uint8_t buf[4];
    uint32_t chan = 0;
 8017ca0:	2300      	movs	r3, #0
 8017ca2:	60fb      	str	r3, [r7, #12]

    frequency+= RF_FREQUENCY_ERROR;

    if( ImageCalibrated == false )
 8017ca4:	4b1b      	ldr	r3, [pc, #108]	; (8017d14 <SUBGRF_SetRfFrequency+0x7c>)
 8017ca6:	781b      	ldrb	r3, [r3, #0]
 8017ca8:	f083 0301 	eor.w	r3, r3, #1
 8017cac:	b2db      	uxtb	r3, r3
 8017cae:	2b00      	cmp	r3, #0
 8017cb0:	d005      	beq.n	8017cbe <SUBGRF_SetRfFrequency+0x26>
    {
        SUBGRF_CalibrateImage( frequency );
 8017cb2:	6878      	ldr	r0, [r7, #4]
 8017cb4:	f7ff ff24 	bl	8017b00 <SUBGRF_CalibrateImage>
        ImageCalibrated = true;
 8017cb8:	4b16      	ldr	r3, [pc, #88]	; (8017d14 <SUBGRF_SetRfFrequency+0x7c>)
 8017cba:	2201      	movs	r2, #1
 8017cbc:	701a      	strb	r2, [r3, #0]
    }
    /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
    SX_FREQ_TO_CHANNEL(chan, frequency);   
 8017cbe:	687b      	ldr	r3, [r7, #4]
 8017cc0:	461a      	mov	r2, r3
 8017cc2:	f04f 0300 	mov.w	r3, #0
 8017cc6:	09d5      	lsrs	r5, r2, #7
 8017cc8:	0654      	lsls	r4, r2, #25
 8017cca:	4a13      	ldr	r2, [pc, #76]	; (8017d18 <SUBGRF_SetRfFrequency+0x80>)
 8017ccc:	f04f 0300 	mov.w	r3, #0
 8017cd0:	4620      	mov	r0, r4
 8017cd2:	4629      	mov	r1, r5
 8017cd4:	f7e8 fe22 	bl	800091c <__aeabi_uldivmod>
 8017cd8:	4602      	mov	r2, r0
 8017cda:	460b      	mov	r3, r1
 8017cdc:	4613      	mov	r3, r2
 8017cde:	60fb      	str	r3, [r7, #12]
    /* ST_WORKAROUND_END */
    buf[0] = ( uint8_t )( ( chan >> 24 ) & 0xFF );
 8017ce0:	68fb      	ldr	r3, [r7, #12]
 8017ce2:	0e1b      	lsrs	r3, r3, #24
 8017ce4:	b2db      	uxtb	r3, r3
 8017ce6:	723b      	strb	r3, [r7, #8]
    buf[1] = ( uint8_t )( ( chan >> 16 ) & 0xFF );
 8017ce8:	68fb      	ldr	r3, [r7, #12]
 8017cea:	0c1b      	lsrs	r3, r3, #16
 8017cec:	b2db      	uxtb	r3, r3
 8017cee:	727b      	strb	r3, [r7, #9]
    buf[2] = ( uint8_t )( ( chan >> 8 ) & 0xFF );
 8017cf0:	68fb      	ldr	r3, [r7, #12]
 8017cf2:	0a1b      	lsrs	r3, r3, #8
 8017cf4:	b2db      	uxtb	r3, r3
 8017cf6:	72bb      	strb	r3, [r7, #10]
    buf[3] = ( uint8_t )( chan & 0xFF );
 8017cf8:	68fb      	ldr	r3, [r7, #12]
 8017cfa:	b2db      	uxtb	r3, r3
 8017cfc:	72fb      	strb	r3, [r7, #11]
    SUBGRF_WriteCommand( RADIO_SET_RFFREQUENCY, buf, 4 );
 8017cfe:	f107 0208 	add.w	r2, r7, #8
 8017d02:	2304      	movs	r3, #4
 8017d04:	2186      	movs	r1, #134	; 0x86
 8017d06:	4805      	ldr	r0, [pc, #20]	; (8017d1c <SUBGRF_SetRfFrequency+0x84>)
 8017d08:	f7ef ff12 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>
}
 8017d0c:	bf00      	nop
 8017d0e:	3710      	adds	r7, #16
 8017d10:	46bd      	mov	sp, r7
 8017d12:	bdb0      	pop	{r4, r5, r7, pc}
 8017d14:	20000e70 	.word	0x20000e70
 8017d18:	01e84800 	.word	0x01e84800
 8017d1c:	20001338 	.word	0x20001338

08017d20 <SUBGRF_SetPacketType>:

void SUBGRF_SetPacketType( RadioPacketTypes_t packetType )
{
 8017d20:	b580      	push	{r7, lr}
 8017d22:	b082      	sub	sp, #8
 8017d24:	af00      	add	r7, sp, #0
 8017d26:	4603      	mov	r3, r0
 8017d28:	71fb      	strb	r3, [r7, #7]
    // Save packet type internally to avoid questioning the radio
    PacketType = packetType;
 8017d2a:	79fa      	ldrb	r2, [r7, #7]
 8017d2c:	4b09      	ldr	r3, [pc, #36]	; (8017d54 <SUBGRF_SetPacketType+0x34>)
 8017d2e:	701a      	strb	r2, [r3, #0]

    if( packetType == PACKET_TYPE_GFSK )
 8017d30:	79fb      	ldrb	r3, [r7, #7]
 8017d32:	2b00      	cmp	r3, #0
 8017d34:	d104      	bne.n	8017d40 <SUBGRF_SetPacketType+0x20>
    {
        SUBGRF_WriteRegister( REG_BIT_SYNC, 0x00 );
 8017d36:	2100      	movs	r1, #0
 8017d38:	f240 60ac 	movw	r0, #1708	; 0x6ac
 8017d3c:	f000 faa2 	bl	8018284 <SUBGRF_WriteRegister>
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETTYPE, ( uint8_t* )&packetType, 1 );
 8017d40:	1dfa      	adds	r2, r7, #7
 8017d42:	2301      	movs	r3, #1
 8017d44:	218a      	movs	r1, #138	; 0x8a
 8017d46:	4804      	ldr	r0, [pc, #16]	; (8017d58 <SUBGRF_SetPacketType+0x38>)
 8017d48:	f7ef fef2 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>
}
 8017d4c:	bf00      	nop
 8017d4e:	3708      	adds	r7, #8
 8017d50:	46bd      	mov	sp, r7
 8017d52:	bd80      	pop	{r7, pc}
 8017d54:	20000e69 	.word	0x20000e69
 8017d58:	20001338 	.word	0x20001338

08017d5c <SUBGRF_GetPacketType>:

RadioPacketTypes_t SUBGRF_GetPacketType( void )
{
 8017d5c:	b480      	push	{r7}
 8017d5e:	af00      	add	r7, sp, #0
    return PacketType;
 8017d60:	4b02      	ldr	r3, [pc, #8]	; (8017d6c <SUBGRF_GetPacketType+0x10>)
 8017d62:	781b      	ldrb	r3, [r3, #0]
}
 8017d64:	4618      	mov	r0, r3
 8017d66:	46bd      	mov	sp, r7
 8017d68:	bc80      	pop	{r7}
 8017d6a:	4770      	bx	lr
 8017d6c:	20000e69 	.word	0x20000e69

08017d70 <SUBGRF_SetTxParams>:

void SUBGRF_SetTxParams( uint8_t paSelect, int8_t power, RadioRampTimes_t rampTime ) 
{
 8017d70:	b580      	push	{r7, lr}
 8017d72:	b084      	sub	sp, #16
 8017d74:	af00      	add	r7, sp, #0
 8017d76:	4603      	mov	r3, r0
 8017d78:	71fb      	strb	r3, [r7, #7]
 8017d7a:	460b      	mov	r3, r1
 8017d7c:	71bb      	strb	r3, [r7, #6]
 8017d7e:	4613      	mov	r3, r2
 8017d80:	717b      	strb	r3, [r7, #5]
    uint8_t buf[2];

    if( paSelect == RFO_LP )
 8017d82:	79fb      	ldrb	r3, [r7, #7]
 8017d84:	2b01      	cmp	r3, #1
 8017d86:	d124      	bne.n	8017dd2 <SUBGRF_SetTxParams+0x62>
    {
        if( power == 15 )
 8017d88:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017d8c:	2b0f      	cmp	r3, #15
 8017d8e:	d106      	bne.n	8017d9e <SUBGRF_SetTxParams+0x2e>
        {
            SUBGRF_SetPaConfig( 0x06, 0x00, 0x01, 0x01 );
 8017d90:	2301      	movs	r3, #1
 8017d92:	2201      	movs	r2, #1
 8017d94:	2100      	movs	r1, #0
 8017d96:	2006      	movs	r0, #6
 8017d98:	f7ff fefa 	bl	8017b90 <SUBGRF_SetPaConfig>
 8017d9c:	e005      	b.n	8017daa <SUBGRF_SetTxParams+0x3a>
        }
        else
        {
            SUBGRF_SetPaConfig( 0x04, 0x00, 0x01, 0x01 );
 8017d9e:	2301      	movs	r3, #1
 8017da0:	2201      	movs	r2, #1
 8017da2:	2100      	movs	r1, #0
 8017da4:	2004      	movs	r0, #4
 8017da6:	f7ff fef3 	bl	8017b90 <SUBGRF_SetPaConfig>
        }
        if( power >= 14 )
 8017daa:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017dae:	2b0d      	cmp	r3, #13
 8017db0:	dd02      	ble.n	8017db8 <SUBGRF_SetTxParams+0x48>
        {
            power = 14;
 8017db2:	230e      	movs	r3, #14
 8017db4:	71bb      	strb	r3, [r7, #6]
 8017db6:	e006      	b.n	8017dc6 <SUBGRF_SetTxParams+0x56>
        }
        else if( power < -17 )
 8017db8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017dbc:	f113 0f11 	cmn.w	r3, #17
 8017dc0:	da01      	bge.n	8017dc6 <SUBGRF_SetTxParams+0x56>
        {
            power = -17;
 8017dc2:	23ef      	movs	r3, #239	; 0xef
 8017dc4:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x18 ); // current max is 80 mA for the whole device
 8017dc6:	2118      	movs	r1, #24
 8017dc8:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8017dcc:	f000 fa5a 	bl	8018284 <SUBGRF_WriteRegister>
 8017dd0:	e025      	b.n	8017e1e <SUBGRF_SetTxParams+0xae>
    }
    else // rfo_hp
    {
        // WORKAROUND - Better Resistance of the SX1262 Tx to Antenna Mismatch, see DS_SX1261-2_V1.2 datasheet chapter 15.2
        // RegTxClampConfig = @address 0x08D8
        SUBGRF_WriteRegister( REG_TX_CLAMP, SUBGRF_ReadRegister( REG_TX_CLAMP ) | ( 0x0F << 1 ) );
 8017dd2:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8017dd6:	f000 fa69 	bl	80182ac <SUBGRF_ReadRegister>
 8017dda:	4603      	mov	r3, r0
 8017ddc:	f043 031e 	orr.w	r3, r3, #30
 8017de0:	b2db      	uxtb	r3, r3
 8017de2:	4619      	mov	r1, r3
 8017de4:	f640 00d8 	movw	r0, #2264	; 0x8d8
 8017de8:	f000 fa4c 	bl	8018284 <SUBGRF_WriteRegister>
        // WORKAROUND END

        SUBGRF_SetPaConfig( 0x04, 0x07, 0x00, 0x01 );
 8017dec:	2301      	movs	r3, #1
 8017dee:	2200      	movs	r2, #0
 8017df0:	2107      	movs	r1, #7
 8017df2:	2004      	movs	r0, #4
 8017df4:	f7ff fecc 	bl	8017b90 <SUBGRF_SetPaConfig>
        if( power > 22 )
 8017df8:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017dfc:	2b16      	cmp	r3, #22
 8017dfe:	dd02      	ble.n	8017e06 <SUBGRF_SetTxParams+0x96>
        {
            power = 22;
 8017e00:	2316      	movs	r3, #22
 8017e02:	71bb      	strb	r3, [r7, #6]
 8017e04:	e006      	b.n	8017e14 <SUBGRF_SetTxParams+0xa4>
        }
        else if( power < -9 )
 8017e06:	f997 3006 	ldrsb.w	r3, [r7, #6]
 8017e0a:	f113 0f09 	cmn.w	r3, #9
 8017e0e:	da01      	bge.n	8017e14 <SUBGRF_SetTxParams+0xa4>
        {
            power = -9;
 8017e10:	23f7      	movs	r3, #247	; 0xf7
 8017e12:	71bb      	strb	r3, [r7, #6]
        }
        SUBGRF_WriteRegister( REG_OCP, 0x38 ); // current max 160mA for the whole device
 8017e14:	2138      	movs	r1, #56	; 0x38
 8017e16:	f640 00e7 	movw	r0, #2279	; 0x8e7
 8017e1a:	f000 fa33 	bl	8018284 <SUBGRF_WriteRegister>
    }
    buf[0] = power;
 8017e1e:	79bb      	ldrb	r3, [r7, #6]
 8017e20:	733b      	strb	r3, [r7, #12]
    buf[1] = ( uint8_t )rampTime;
 8017e22:	797b      	ldrb	r3, [r7, #5]
 8017e24:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_TXPARAMS, buf, 2 );
 8017e26:	f107 020c 	add.w	r2, r7, #12
 8017e2a:	2302      	movs	r3, #2
 8017e2c:	218e      	movs	r1, #142	; 0x8e
 8017e2e:	4803      	ldr	r0, [pc, #12]	; (8017e3c <SUBGRF_SetTxParams+0xcc>)
 8017e30:	f7ef fe7e 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>
}
 8017e34:	bf00      	nop
 8017e36:	3710      	adds	r7, #16
 8017e38:	46bd      	mov	sp, r7
 8017e3a:	bd80      	pop	{r7, pc}
 8017e3c:	20001338 	.word	0x20001338

08017e40 <SUBGRF_SetModulationParams>:

void SUBGRF_SetModulationParams( ModulationParams_t *modulationParams )
{
 8017e40:	b5b0      	push	{r4, r5, r7, lr}
 8017e42:	b086      	sub	sp, #24
 8017e44:	af00      	add	r7, sp, #0
 8017e46:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint32_t tempVal = 0;
 8017e48:	2300      	movs	r3, #0
 8017e4a:	617b      	str	r3, [r7, #20]
    uint8_t buf[8] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8017e4c:	4a5e      	ldr	r2, [pc, #376]	; (8017fc8 <SUBGRF_SetModulationParams+0x188>)
 8017e4e:	f107 0308 	add.w	r3, r7, #8
 8017e52:	e892 0003 	ldmia.w	r2, {r0, r1}
 8017e56:	e883 0003 	stmia.w	r3, {r0, r1}

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != modulationParams->PacketType )
 8017e5a:	687b      	ldr	r3, [r7, #4]
 8017e5c:	781a      	ldrb	r2, [r3, #0]
 8017e5e:	4b5b      	ldr	r3, [pc, #364]	; (8017fcc <SUBGRF_SetModulationParams+0x18c>)
 8017e60:	781b      	ldrb	r3, [r3, #0]
 8017e62:	429a      	cmp	r2, r3
 8017e64:	d004      	beq.n	8017e70 <SUBGRF_SetModulationParams+0x30>
    {
        SUBGRF_SetPacketType( modulationParams->PacketType );
 8017e66:	687b      	ldr	r3, [r7, #4]
 8017e68:	781b      	ldrb	r3, [r3, #0]
 8017e6a:	4618      	mov	r0, r3
 8017e6c:	f7ff ff58 	bl	8017d20 <SUBGRF_SetPacketType>
    }

    switch( modulationParams->PacketType )
 8017e70:	687b      	ldr	r3, [r7, #4]
 8017e72:	781b      	ldrb	r3, [r3, #0]
 8017e74:	2b03      	cmp	r3, #3
 8017e76:	f200 80a2 	bhi.w	8017fbe <SUBGRF_SetModulationParams+0x17e>
 8017e7a:	a201      	add	r2, pc, #4	; (adr r2, 8017e80 <SUBGRF_SetModulationParams+0x40>)
 8017e7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017e80:	08017e91 	.word	0x08017e91
 8017e84:	08017f4d 	.word	0x08017f4d
 8017e88:	08017f0f 	.word	0x08017f0f
 8017e8c:	08017f7b 	.word	0x08017f7b
    {
    case PACKET_TYPE_GFSK:
        n = 8;
 8017e90:	2308      	movs	r3, #8
 8017e92:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 * XTAL_FREQ ) / modulationParams->Params.Gfsk.BitRate );
 8017e94:	687b      	ldr	r3, [r7, #4]
 8017e96:	685b      	ldr	r3, [r3, #4]
 8017e98:	4a4d      	ldr	r2, [pc, #308]	; (8017fd0 <SUBGRF_SetModulationParams+0x190>)
 8017e9a:	fbb2 f3f3 	udiv	r3, r2, r3
 8017e9e:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8017ea0:	697b      	ldr	r3, [r7, #20]
 8017ea2:	0c1b      	lsrs	r3, r3, #16
 8017ea4:	b2db      	uxtb	r3, r3
 8017ea6:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8017ea8:	697b      	ldr	r3, [r7, #20]
 8017eaa:	0a1b      	lsrs	r3, r3, #8
 8017eac:	b2db      	uxtb	r3, r3
 8017eae:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8017eb0:	697b      	ldr	r3, [r7, #20]
 8017eb2:	b2db      	uxtb	r3, r3
 8017eb4:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8017eb6:	687b      	ldr	r3, [r7, #4]
 8017eb8:	7b1b      	ldrb	r3, [r3, #12]
 8017eba:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8017ebc:	687b      	ldr	r3, [r7, #4]
 8017ebe:	7b5b      	ldrb	r3, [r3, #13]
 8017ec0:	733b      	strb	r3, [r7, #12]
        /* ST_WORKAROUND_BEGIN: Simplified frequency calculation */
        SX_FREQ_TO_CHANNEL(tempVal, modulationParams->Params.Gfsk.Fdev);
 8017ec2:	687b      	ldr	r3, [r7, #4]
 8017ec4:	689b      	ldr	r3, [r3, #8]
 8017ec6:	461a      	mov	r2, r3
 8017ec8:	f04f 0300 	mov.w	r3, #0
 8017ecc:	09d5      	lsrs	r5, r2, #7
 8017ece:	0654      	lsls	r4, r2, #25
 8017ed0:	4a40      	ldr	r2, [pc, #256]	; (8017fd4 <SUBGRF_SetModulationParams+0x194>)
 8017ed2:	f04f 0300 	mov.w	r3, #0
 8017ed6:	4620      	mov	r0, r4
 8017ed8:	4629      	mov	r1, r5
 8017eda:	f7e8 fd1f 	bl	800091c <__aeabi_uldivmod>
 8017ede:	4602      	mov	r2, r0
 8017ee0:	460b      	mov	r3, r1
 8017ee2:	4613      	mov	r3, r2
 8017ee4:	617b      	str	r3, [r7, #20]
        /* ST_WORKAROUND_END */
        buf[5] = ( tempVal >> 16 ) & 0xFF;
 8017ee6:	697b      	ldr	r3, [r7, #20]
 8017ee8:	0c1b      	lsrs	r3, r3, #16
 8017eea:	b2db      	uxtb	r3, r3
 8017eec:	737b      	strb	r3, [r7, #13]
        buf[6] = ( tempVal >> 8 ) & 0xFF;
 8017eee:	697b      	ldr	r3, [r7, #20]
 8017ef0:	0a1b      	lsrs	r3, r3, #8
 8017ef2:	b2db      	uxtb	r3, r3
 8017ef4:	73bb      	strb	r3, [r7, #14]
        buf[7] = ( tempVal& 0xFF );
 8017ef6:	697b      	ldr	r3, [r7, #20]
 8017ef8:	b2db      	uxtb	r3, r3
 8017efa:	73fb      	strb	r3, [r7, #15]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8017efc:	7cfb      	ldrb	r3, [r7, #19]
 8017efe:	b29b      	uxth	r3, r3
 8017f00:	f107 0208 	add.w	r2, r7, #8
 8017f04:	218b      	movs	r1, #139	; 0x8b
 8017f06:	4834      	ldr	r0, [pc, #208]	; (8017fd8 <SUBGRF_SetModulationParams+0x198>)
 8017f08:	f7ef fe12 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>
        break;
 8017f0c:	e058      	b.n	8017fc0 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_BPSK:
        n = 4;
 8017f0e:	2304      	movs	r3, #4
 8017f10:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t ) (( 32 * XTAL_FREQ) / modulationParams->Params.Bpsk.BitRate );
 8017f12:	687b      	ldr	r3, [r7, #4]
 8017f14:	691b      	ldr	r3, [r3, #16]
 8017f16:	4a2e      	ldr	r2, [pc, #184]	; (8017fd0 <SUBGRF_SetModulationParams+0x190>)
 8017f18:	fbb2 f3f3 	udiv	r3, r2, r3
 8017f1c:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8017f1e:	697b      	ldr	r3, [r7, #20]
 8017f20:	0c1b      	lsrs	r3, r3, #16
 8017f22:	b2db      	uxtb	r3, r3
 8017f24:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8017f26:	697b      	ldr	r3, [r7, #20]
 8017f28:	0a1b      	lsrs	r3, r3, #8
 8017f2a:	b2db      	uxtb	r3, r3
 8017f2c:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8017f2e:	697b      	ldr	r3, [r7, #20]
 8017f30:	b2db      	uxtb	r3, r3
 8017f32:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Bpsk.ModulationShaping;
 8017f34:	687b      	ldr	r3, [r7, #4]
 8017f36:	7d1b      	ldrb	r3, [r3, #20]
 8017f38:	72fb      	strb	r3, [r7, #11]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8017f3a:	7cfb      	ldrb	r3, [r7, #19]
 8017f3c:	b29b      	uxth	r3, r3
 8017f3e:	f107 0208 	add.w	r2, r7, #8
 8017f42:	218b      	movs	r1, #139	; 0x8b
 8017f44:	4824      	ldr	r0, [pc, #144]	; (8017fd8 <SUBGRF_SetModulationParams+0x198>)
 8017f46:	f7ef fdf3 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>
        break;
 8017f4a:	e039      	b.n	8017fc0 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_LORA:
        n = 4;
 8017f4c:	2304      	movs	r3, #4
 8017f4e:	74fb      	strb	r3, [r7, #19]
        buf[0] = modulationParams->Params.LoRa.SpreadingFactor;
 8017f50:	687b      	ldr	r3, [r7, #4]
 8017f52:	7e1b      	ldrb	r3, [r3, #24]
 8017f54:	723b      	strb	r3, [r7, #8]
        buf[1] = modulationParams->Params.LoRa.Bandwidth;
 8017f56:	687b      	ldr	r3, [r7, #4]
 8017f58:	7e5b      	ldrb	r3, [r3, #25]
 8017f5a:	727b      	strb	r3, [r7, #9]
        buf[2] = modulationParams->Params.LoRa.CodingRate;
 8017f5c:	687b      	ldr	r3, [r7, #4]
 8017f5e:	7e9b      	ldrb	r3, [r3, #26]
 8017f60:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.LoRa.LowDatarateOptimize;
 8017f62:	687b      	ldr	r3, [r7, #4]
 8017f64:	7edb      	ldrb	r3, [r3, #27]
 8017f66:	72fb      	strb	r3, [r7, #11]

        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8017f68:	7cfb      	ldrb	r3, [r7, #19]
 8017f6a:	b29b      	uxth	r3, r3
 8017f6c:	f107 0208 	add.w	r2, r7, #8
 8017f70:	218b      	movs	r1, #139	; 0x8b
 8017f72:	4819      	ldr	r0, [pc, #100]	; (8017fd8 <SUBGRF_SetModulationParams+0x198>)
 8017f74:	f7ef fddc 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>

        break;
 8017f78:	e022      	b.n	8017fc0 <SUBGRF_SetModulationParams+0x180>
    case PACKET_TYPE_GMSK:
        n = 5;
 8017f7a:	2305      	movs	r3, #5
 8017f7c:	74fb      	strb	r3, [r7, #19]
        tempVal = ( uint32_t )(( 32 *XTAL_FREQ) / modulationParams->Params.Gfsk.BitRate );
 8017f7e:	687b      	ldr	r3, [r7, #4]
 8017f80:	685b      	ldr	r3, [r3, #4]
 8017f82:	4a13      	ldr	r2, [pc, #76]	; (8017fd0 <SUBGRF_SetModulationParams+0x190>)
 8017f84:	fbb2 f3f3 	udiv	r3, r2, r3
 8017f88:	617b      	str	r3, [r7, #20]
        buf[0] = ( tempVal >> 16 ) & 0xFF;
 8017f8a:	697b      	ldr	r3, [r7, #20]
 8017f8c:	0c1b      	lsrs	r3, r3, #16
 8017f8e:	b2db      	uxtb	r3, r3
 8017f90:	723b      	strb	r3, [r7, #8]
        buf[1] = ( tempVal >> 8 ) & 0xFF;
 8017f92:	697b      	ldr	r3, [r7, #20]
 8017f94:	0a1b      	lsrs	r3, r3, #8
 8017f96:	b2db      	uxtb	r3, r3
 8017f98:	727b      	strb	r3, [r7, #9]
        buf[2] = tempVal & 0xFF;
 8017f9a:	697b      	ldr	r3, [r7, #20]
 8017f9c:	b2db      	uxtb	r3, r3
 8017f9e:	72bb      	strb	r3, [r7, #10]
        buf[3] = modulationParams->Params.Gfsk.ModulationShaping;
 8017fa0:	687b      	ldr	r3, [r7, #4]
 8017fa2:	7b1b      	ldrb	r3, [r3, #12]
 8017fa4:	72fb      	strb	r3, [r7, #11]
        buf[4] = modulationParams->Params.Gfsk.Bandwidth;
 8017fa6:	687b      	ldr	r3, [r7, #4]
 8017fa8:	7b5b      	ldrb	r3, [r3, #13]
 8017faa:	733b      	strb	r3, [r7, #12]
        SUBGRF_WriteCommand( RADIO_SET_MODULATIONPARAMS, buf, n );
 8017fac:	7cfb      	ldrb	r3, [r7, #19]
 8017fae:	b29b      	uxth	r3, r3
 8017fb0:	f107 0208 	add.w	r2, r7, #8
 8017fb4:	218b      	movs	r1, #139	; 0x8b
 8017fb6:	4808      	ldr	r0, [pc, #32]	; (8017fd8 <SUBGRF_SetModulationParams+0x198>)
 8017fb8:	f7ef fdba 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>
        break;
 8017fbc:	e000      	b.n	8017fc0 <SUBGRF_SetModulationParams+0x180>
    default:
    case PACKET_TYPE_NONE:
      break;
 8017fbe:	bf00      	nop
    }
}
 8017fc0:	bf00      	nop
 8017fc2:	3718      	adds	r7, #24
 8017fc4:	46bd      	mov	sp, r7
 8017fc6:	bdb0      	pop	{r4, r5, r7, pc}
 8017fc8:	0801a708 	.word	0x0801a708
 8017fcc:	20000e69 	.word	0x20000e69
 8017fd0:	3d090000 	.word	0x3d090000
 8017fd4:	01e84800 	.word	0x01e84800
 8017fd8:	20001338 	.word	0x20001338

08017fdc <SUBGRF_SetPacketParams>:

void SUBGRF_SetPacketParams( PacketParams_t *packetParams )
{
 8017fdc:	b580      	push	{r7, lr}
 8017fde:	b086      	sub	sp, #24
 8017fe0:	af00      	add	r7, sp, #0
 8017fe2:	6078      	str	r0, [r7, #4]
    uint8_t n;
    uint8_t crcVal = 0;
 8017fe4:	2300      	movs	r3, #0
 8017fe6:	75bb      	strb	r3, [r7, #22]
    uint8_t buf[9] = { 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00, 0x00 };
 8017fe8:	4a48      	ldr	r2, [pc, #288]	; (801810c <SUBGRF_SetPacketParams+0x130>)
 8017fea:	f107 030c 	add.w	r3, r7, #12
 8017fee:	ca07      	ldmia	r2, {r0, r1, r2}
 8017ff0:	c303      	stmia	r3!, {r0, r1}
 8017ff2:	701a      	strb	r2, [r3, #0]

    // Check if required configuration corresponds to the stored packet type
    // If not, silently update radio packet type
    if( PacketType != packetParams->PacketType )
 8017ff4:	687b      	ldr	r3, [r7, #4]
 8017ff6:	781a      	ldrb	r2, [r3, #0]
 8017ff8:	4b45      	ldr	r3, [pc, #276]	; (8018110 <SUBGRF_SetPacketParams+0x134>)
 8017ffa:	781b      	ldrb	r3, [r3, #0]
 8017ffc:	429a      	cmp	r2, r3
 8017ffe:	d004      	beq.n	801800a <SUBGRF_SetPacketParams+0x2e>
    {
        SUBGRF_SetPacketType( packetParams->PacketType );
 8018000:	687b      	ldr	r3, [r7, #4]
 8018002:	781b      	ldrb	r3, [r3, #0]
 8018004:	4618      	mov	r0, r3
 8018006:	f7ff fe8b 	bl	8017d20 <SUBGRF_SetPacketType>
    }

    switch( packetParams->PacketType )
 801800a:	687b      	ldr	r3, [r7, #4]
 801800c:	781b      	ldrb	r3, [r3, #0]
 801800e:	2b03      	cmp	r3, #3
 8018010:	d878      	bhi.n	8018104 <SUBGRF_SetPacketParams+0x128>
 8018012:	a201      	add	r2, pc, #4	; (adr r2, 8018018 <SUBGRF_SetPacketParams+0x3c>)
 8018014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8018018:	08018029 	.word	0x08018029
 801801c:	080180b9 	.word	0x080180b9
 8018020:	080180ad 	.word	0x080180ad
 8018024:	08018029 	.word	0x08018029
    {
    case PACKET_TYPE_GMSK:
    case PACKET_TYPE_GFSK:
        if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_IBM )
 8018028:	687b      	ldr	r3, [r7, #4]
 801802a:	7a5b      	ldrb	r3, [r3, #9]
 801802c:	2bf1      	cmp	r3, #241	; 0xf1
 801802e:	d10a      	bne.n	8018046 <SUBGRF_SetPacketParams+0x6a>
        {
            SUBGRF_SetCrcSeed( CRC_IBM_SEED );
 8018030:	f64f 70ff 	movw	r0, #65535	; 0xffff
 8018034:	f7ff faf0 	bl	8017618 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_IBM );
 8018038:	f248 0005 	movw	r0, #32773	; 0x8005
 801803c:	f7ff fb0c 	bl	8017658 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES;
 8018040:	2302      	movs	r3, #2
 8018042:	75bb      	strb	r3, [r7, #22]
 8018044:	e011      	b.n	801806a <SUBGRF_SetPacketParams+0x8e>
        }
        else if( packetParams->Params.Gfsk.CrcLength == RADIO_CRC_2_BYTES_CCIT )
 8018046:	687b      	ldr	r3, [r7, #4]
 8018048:	7a5b      	ldrb	r3, [r3, #9]
 801804a:	2bf2      	cmp	r3, #242	; 0xf2
 801804c:	d10a      	bne.n	8018064 <SUBGRF_SetPacketParams+0x88>
        {
            SUBGRF_SetCrcSeed( CRC_CCITT_SEED );
 801804e:	f641 500f 	movw	r0, #7439	; 0x1d0f
 8018052:	f7ff fae1 	bl	8017618 <SUBGRF_SetCrcSeed>
            SUBGRF_SetCrcPolynomial( CRC_POLYNOMIAL_CCITT );
 8018056:	f241 0021 	movw	r0, #4129	; 0x1021
 801805a:	f7ff fafd 	bl	8017658 <SUBGRF_SetCrcPolynomial>
            crcVal = RADIO_CRC_2_BYTES_INV;
 801805e:	2306      	movs	r3, #6
 8018060:	75bb      	strb	r3, [r7, #22]
 8018062:	e002      	b.n	801806a <SUBGRF_SetPacketParams+0x8e>
        }
        else
        {
            crcVal = packetParams->Params.Gfsk.CrcLength;
 8018064:	687b      	ldr	r3, [r7, #4]
 8018066:	7a5b      	ldrb	r3, [r3, #9]
 8018068:	75bb      	strb	r3, [r7, #22]
        }
        n = 9;
 801806a:	2309      	movs	r3, #9
 801806c:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.Gfsk.PreambleLength >> 8 ) & 0xFF;
 801806e:	687b      	ldr	r3, [r7, #4]
 8018070:	885b      	ldrh	r3, [r3, #2]
 8018072:	0a1b      	lsrs	r3, r3, #8
 8018074:	b29b      	uxth	r3, r3
 8018076:	b2db      	uxtb	r3, r3
 8018078:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.Gfsk.PreambleLength;
 801807a:	687b      	ldr	r3, [r7, #4]
 801807c:	885b      	ldrh	r3, [r3, #2]
 801807e:	b2db      	uxtb	r3, r3
 8018080:	737b      	strb	r3, [r7, #13]
        buf[2] = packetParams->Params.Gfsk.PreambleMinDetect;
 8018082:	687b      	ldr	r3, [r7, #4]
 8018084:	791b      	ldrb	r3, [r3, #4]
 8018086:	73bb      	strb	r3, [r7, #14]
        buf[3] = ( packetParams->Params.Gfsk.SyncWordLength /*<< 3*/ ); // convert from byte to bit
 8018088:	687b      	ldr	r3, [r7, #4]
 801808a:	795b      	ldrb	r3, [r3, #5]
 801808c:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.Gfsk.AddrComp;
 801808e:	687b      	ldr	r3, [r7, #4]
 8018090:	799b      	ldrb	r3, [r3, #6]
 8018092:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.Gfsk.HeaderType;
 8018094:	687b      	ldr	r3, [r7, #4]
 8018096:	79db      	ldrb	r3, [r3, #7]
 8018098:	747b      	strb	r3, [r7, #17]
        buf[6] = packetParams->Params.Gfsk.PayloadLength;
 801809a:	687b      	ldr	r3, [r7, #4]
 801809c:	7a1b      	ldrb	r3, [r3, #8]
 801809e:	74bb      	strb	r3, [r7, #18]
        buf[7] = crcVal;
 80180a0:	7dbb      	ldrb	r3, [r7, #22]
 80180a2:	74fb      	strb	r3, [r7, #19]
        buf[8] = packetParams->Params.Gfsk.DcFree;
 80180a4:	687b      	ldr	r3, [r7, #4]
 80180a6:	7a9b      	ldrb	r3, [r3, #10]
 80180a8:	753b      	strb	r3, [r7, #20]
        break;
 80180aa:	e022      	b.n	80180f2 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_BPSK:
        n = 1;
 80180ac:	2301      	movs	r3, #1
 80180ae:	75fb      	strb	r3, [r7, #23]
        buf[0] = packetParams->Params.Bpsk.PayloadLength;
 80180b0:	687b      	ldr	r3, [r7, #4]
 80180b2:	7b1b      	ldrb	r3, [r3, #12]
 80180b4:	733b      	strb	r3, [r7, #12]
        break;
 80180b6:	e01c      	b.n	80180f2 <SUBGRF_SetPacketParams+0x116>
    case PACKET_TYPE_LORA:
        n = 6;
 80180b8:	2306      	movs	r3, #6
 80180ba:	75fb      	strb	r3, [r7, #23]
        buf[0] = ( packetParams->Params.LoRa.PreambleLength >> 8 ) & 0xFF;
 80180bc:	687b      	ldr	r3, [r7, #4]
 80180be:	89db      	ldrh	r3, [r3, #14]
 80180c0:	0a1b      	lsrs	r3, r3, #8
 80180c2:	b29b      	uxth	r3, r3
 80180c4:	b2db      	uxtb	r3, r3
 80180c6:	733b      	strb	r3, [r7, #12]
        buf[1] = packetParams->Params.LoRa.PreambleLength;
 80180c8:	687b      	ldr	r3, [r7, #4]
 80180ca:	89db      	ldrh	r3, [r3, #14]
 80180cc:	b2db      	uxtb	r3, r3
 80180ce:	737b      	strb	r3, [r7, #13]
        buf[2] = LoRaHeaderType = packetParams->Params.LoRa.HeaderType;
 80180d0:	687b      	ldr	r3, [r7, #4]
 80180d2:	7c1a      	ldrb	r2, [r3, #16]
 80180d4:	4b0f      	ldr	r3, [pc, #60]	; (8018114 <SUBGRF_SetPacketParams+0x138>)
 80180d6:	4611      	mov	r1, r2
 80180d8:	7019      	strb	r1, [r3, #0]
 80180da:	4613      	mov	r3, r2
 80180dc:	73bb      	strb	r3, [r7, #14]
        buf[3] = packetParams->Params.LoRa.PayloadLength;
 80180de:	687b      	ldr	r3, [r7, #4]
 80180e0:	7c5b      	ldrb	r3, [r3, #17]
 80180e2:	73fb      	strb	r3, [r7, #15]
        buf[4] = packetParams->Params.LoRa.CrcMode;
 80180e4:	687b      	ldr	r3, [r7, #4]
 80180e6:	7c9b      	ldrb	r3, [r3, #18]
 80180e8:	743b      	strb	r3, [r7, #16]
        buf[5] = packetParams->Params.LoRa.InvertIQ;
 80180ea:	687b      	ldr	r3, [r7, #4]
 80180ec:	7cdb      	ldrb	r3, [r3, #19]
 80180ee:	747b      	strb	r3, [r7, #17]
        break;
 80180f0:	bf00      	nop
    default:
    case PACKET_TYPE_NONE:
        return;
    }
    SUBGRF_WriteCommand( RADIO_SET_PACKETPARAMS, buf, n );
 80180f2:	7dfb      	ldrb	r3, [r7, #23]
 80180f4:	b29b      	uxth	r3, r3
 80180f6:	f107 020c 	add.w	r2, r7, #12
 80180fa:	218c      	movs	r1, #140	; 0x8c
 80180fc:	4806      	ldr	r0, [pc, #24]	; (8018118 <SUBGRF_SetPacketParams+0x13c>)
 80180fe:	f7ef fd17 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>
 8018102:	e000      	b.n	8018106 <SUBGRF_SetPacketParams+0x12a>
        return;
 8018104:	bf00      	nop
}
 8018106:	3718      	adds	r7, #24
 8018108:	46bd      	mov	sp, r7
 801810a:	bd80      	pop	{r7, pc}
 801810c:	0801a710 	.word	0x0801a710
 8018110:	20000e69 	.word	0x20000e69
 8018114:	20000e6a 	.word	0x20000e6a
 8018118:	20001338 	.word	0x20001338

0801811c <SUBGRF_SetBufferBaseAddress>:
    SUBGRF_WriteCommand( RADIO_SET_CADPARAMS, buf, 7 );
    OperatingMode = MODE_CAD;
}

void SUBGRF_SetBufferBaseAddress( uint8_t txBaseAddress, uint8_t rxBaseAddress )
{
 801811c:	b580      	push	{r7, lr}
 801811e:	b084      	sub	sp, #16
 8018120:	af00      	add	r7, sp, #0
 8018122:	4603      	mov	r3, r0
 8018124:	460a      	mov	r2, r1
 8018126:	71fb      	strb	r3, [r7, #7]
 8018128:	4613      	mov	r3, r2
 801812a:	71bb      	strb	r3, [r7, #6]
    uint8_t buf[2];

    buf[0] = txBaseAddress;
 801812c:	79fb      	ldrb	r3, [r7, #7]
 801812e:	733b      	strb	r3, [r7, #12]
    buf[1] = rxBaseAddress;
 8018130:	79bb      	ldrb	r3, [r7, #6]
 8018132:	737b      	strb	r3, [r7, #13]
    SUBGRF_WriteCommand( RADIO_SET_BUFFERBASEADDRESS, buf, 2 );
 8018134:	f107 020c 	add.w	r2, r7, #12
 8018138:	2302      	movs	r3, #2
 801813a:	218f      	movs	r1, #143	; 0x8f
 801813c:	4803      	ldr	r0, [pc, #12]	; (801814c <SUBGRF_SetBufferBaseAddress+0x30>)
 801813e:	f7ef fcf7 	bl	8007b30 <HAL_SUBGHZ_ExecSetCmd>
}
 8018142:	bf00      	nop
 8018144:	3710      	adds	r7, #16
 8018146:	46bd      	mov	sp, r7
 8018148:	bd80      	pop	{r7, pc}
 801814a:	bf00      	nop
 801814c:	20001338 	.word	0x20001338

08018150 <SUBGRF_GetRssiInst>:
    status.Fields.ChipMode = ( stat & ( 0x07 << 4 ) ) >> 4;
    return status;
}

int8_t SUBGRF_GetRssiInst( void )
{
 8018150:	b580      	push	{r7, lr}
 8018152:	b082      	sub	sp, #8
 8018154:	af00      	add	r7, sp, #0
    uint8_t buf[1];
    int8_t rssi = 0;
 8018156:	2300      	movs	r3, #0
 8018158:	71fb      	strb	r3, [r7, #7]

    SUBGRF_ReadCommand( RADIO_GET_RSSIINST, buf, 1 );
 801815a:	1d3a      	adds	r2, r7, #4
 801815c:	2301      	movs	r3, #1
 801815e:	2115      	movs	r1, #21
 8018160:	4806      	ldr	r0, [pc, #24]	; (801817c <SUBGRF_GetRssiInst+0x2c>)
 8018162:	f7ef fd44 	bl	8007bee <HAL_SUBGHZ_ExecGetCmd>
    rssi = -buf[0] >> 1;
 8018166:	793b      	ldrb	r3, [r7, #4]
 8018168:	425b      	negs	r3, r3
 801816a:	105b      	asrs	r3, r3, #1
 801816c:	71fb      	strb	r3, [r7, #7]
    return rssi;
 801816e:	f997 3007 	ldrsb.w	r3, [r7, #7]
}
 8018172:	4618      	mov	r0, r3
 8018174:	3708      	adds	r7, #8
 8018176:	46bd      	mov	sp, r7
 8018178:	bd80      	pop	{r7, pc}
 801817a:	bf00      	nop
 801817c:	20001338 	.word	0x20001338

08018180 <SUBGRF_GetRxBufferStatus>:

void SUBGRF_GetRxBufferStatus( uint8_t *payloadLength, uint8_t *rxStartBufferPointer )
{
 8018180:	b580      	push	{r7, lr}
 8018182:	b084      	sub	sp, #16
 8018184:	af00      	add	r7, sp, #0
 8018186:	6078      	str	r0, [r7, #4]
 8018188:	6039      	str	r1, [r7, #0]
    uint8_t status[2];

    SUBGRF_ReadCommand( RADIO_GET_RXBUFFERSTATUS, status, 2 );
 801818a:	f107 020c 	add.w	r2, r7, #12
 801818e:	2302      	movs	r3, #2
 8018190:	2113      	movs	r1, #19
 8018192:	4810      	ldr	r0, [pc, #64]	; (80181d4 <SUBGRF_GetRxBufferStatus+0x54>)
 8018194:	f7ef fd2b 	bl	8007bee <HAL_SUBGHZ_ExecGetCmd>

    // In case of LORA fixed header, the payloadLength is obtained by reading
    // the register REG_LR_PAYLOADLENGTH
    if( ( SUBGRF_GetPacketType( ) == PACKET_TYPE_LORA ) && ( LoRaHeaderType == LORA_PACKET_FIXED_LENGTH ) )
 8018198:	f7ff fde0 	bl	8017d5c <SUBGRF_GetPacketType>
 801819c:	4603      	mov	r3, r0
 801819e:	2b01      	cmp	r3, #1
 80181a0:	d10d      	bne.n	80181be <SUBGRF_GetRxBufferStatus+0x3e>
 80181a2:	4b0d      	ldr	r3, [pc, #52]	; (80181d8 <SUBGRF_GetRxBufferStatus+0x58>)
 80181a4:	781b      	ldrb	r3, [r3, #0]
 80181a6:	b2db      	uxtb	r3, r3
 80181a8:	2b01      	cmp	r3, #1
 80181aa:	d108      	bne.n	80181be <SUBGRF_GetRxBufferStatus+0x3e>
    {
        *payloadLength = SUBGRF_ReadRegister( REG_LR_PAYLOADLENGTH );
 80181ac:	f240 7002 	movw	r0, #1794	; 0x702
 80181b0:	f000 f87c 	bl	80182ac <SUBGRF_ReadRegister>
 80181b4:	4603      	mov	r3, r0
 80181b6:	461a      	mov	r2, r3
 80181b8:	687b      	ldr	r3, [r7, #4]
 80181ba:	701a      	strb	r2, [r3, #0]
 80181bc:	e002      	b.n	80181c4 <SUBGRF_GetRxBufferStatus+0x44>
    }
    else
    {
        *payloadLength = status[0];
 80181be:	7b3a      	ldrb	r2, [r7, #12]
 80181c0:	687b      	ldr	r3, [r7, #4]
 80181c2:	701a      	strb	r2, [r3, #0]
    }
    *rxStartBufferPointer = status[1];
 80181c4:	7b7a      	ldrb	r2, [r7, #13]
 80181c6:	683b      	ldr	r3, [r7, #0]
 80181c8:	701a      	strb	r2, [r3, #0]
}
 80181ca:	bf00      	nop
 80181cc:	3710      	adds	r7, #16
 80181ce:	46bd      	mov	sp, r7
 80181d0:	bd80      	pop	{r7, pc}
 80181d2:	bf00      	nop
 80181d4:	20001338 	.word	0x20001338
 80181d8:	20000e6a 	.word	0x20000e6a

080181dc <SUBGRF_GetPacketStatus>:

void SUBGRF_GetPacketStatus( PacketStatus_t *pktStatus )
{
 80181dc:	b580      	push	{r7, lr}
 80181de:	b084      	sub	sp, #16
 80181e0:	af00      	add	r7, sp, #0
 80181e2:	6078      	str	r0, [r7, #4]
    uint8_t status[3];

    SUBGRF_ReadCommand( RADIO_GET_PACKETSTATUS, status, 3 );
 80181e4:	f107 020c 	add.w	r2, r7, #12
 80181e8:	2303      	movs	r3, #3
 80181ea:	2114      	movs	r1, #20
 80181ec:	4823      	ldr	r0, [pc, #140]	; (801827c <SUBGRF_GetPacketStatus+0xa0>)
 80181ee:	f7ef fcfe 	bl	8007bee <HAL_SUBGHZ_ExecGetCmd>

    pktStatus->packetType = SUBGRF_GetPacketType( );
 80181f2:	f7ff fdb3 	bl	8017d5c <SUBGRF_GetPacketType>
 80181f6:	4603      	mov	r3, r0
 80181f8:	461a      	mov	r2, r3
 80181fa:	687b      	ldr	r3, [r7, #4]
 80181fc:	701a      	strb	r2, [r3, #0]
    switch( pktStatus->packetType )
 80181fe:	687b      	ldr	r3, [r7, #4]
 8018200:	781b      	ldrb	r3, [r3, #0]
 8018202:	2b00      	cmp	r3, #0
 8018204:	d002      	beq.n	801820c <SUBGRF_GetPacketStatus+0x30>
 8018206:	2b01      	cmp	r3, #1
 8018208:	d013      	beq.n	8018232 <SUBGRF_GetPacketStatus+0x56>
 801820a:	e02a      	b.n	8018262 <SUBGRF_GetPacketStatus+0x86>
    {
        case PACKET_TYPE_GFSK:
            pktStatus->Params.Gfsk.RxStatus = status[0];
 801820c:	7b3a      	ldrb	r2, [r7, #12]
 801820e:	687b      	ldr	r3, [r7, #4]
 8018210:	711a      	strb	r2, [r3, #4]
            pktStatus->Params.Gfsk.RssiSync = -status[1] >> 1;
 8018212:	7b7b      	ldrb	r3, [r7, #13]
 8018214:	425b      	negs	r3, r3
 8018216:	105b      	asrs	r3, r3, #1
 8018218:	b25a      	sxtb	r2, r3
 801821a:	687b      	ldr	r3, [r7, #4]
 801821c:	719a      	strb	r2, [r3, #6]
            pktStatus->Params.Gfsk.RssiAvg = -status[2] >> 1;
 801821e:	7bbb      	ldrb	r3, [r7, #14]
 8018220:	425b      	negs	r3, r3
 8018222:	105b      	asrs	r3, r3, #1
 8018224:	b25a      	sxtb	r2, r3
 8018226:	687b      	ldr	r3, [r7, #4]
 8018228:	715a      	strb	r2, [r3, #5]
            pktStatus->Params.Gfsk.FreqError = 0;
 801822a:	687b      	ldr	r3, [r7, #4]
 801822c:	2200      	movs	r2, #0
 801822e:	609a      	str	r2, [r3, #8]
            break;
 8018230:	e020      	b.n	8018274 <SUBGRF_GetPacketStatus+0x98>

        case PACKET_TYPE_LORA:
            pktStatus->Params.LoRa.RssiPkt = -status[0] >> 1;
 8018232:	7b3b      	ldrb	r3, [r7, #12]
 8018234:	425b      	negs	r3, r3
 8018236:	105b      	asrs	r3, r3, #1
 8018238:	b25a      	sxtb	r2, r3
 801823a:	687b      	ldr	r3, [r7, #4]
 801823c:	731a      	strb	r2, [r3, #12]
            // Returns SNR value [dB] rounded to the nearest integer value
            pktStatus->Params.LoRa.SnrPkt = ( ( ( int8_t )status[1] ) + 2 ) >> 2;
 801823e:	7b7b      	ldrb	r3, [r7, #13]
 8018240:	b25b      	sxtb	r3, r3
 8018242:	3302      	adds	r3, #2
 8018244:	109b      	asrs	r3, r3, #2
 8018246:	b25a      	sxtb	r2, r3
 8018248:	687b      	ldr	r3, [r7, #4]
 801824a:	735a      	strb	r2, [r3, #13]
            pktStatus->Params.LoRa.SignalRssiPkt = -status[2] >> 1;
 801824c:	7bbb      	ldrb	r3, [r7, #14]
 801824e:	425b      	negs	r3, r3
 8018250:	105b      	asrs	r3, r3, #1
 8018252:	b25a      	sxtb	r2, r3
 8018254:	687b      	ldr	r3, [r7, #4]
 8018256:	739a      	strb	r2, [r3, #14]
            pktStatus->Params.LoRa.FreqError = FrequencyError;
 8018258:	4b09      	ldr	r3, [pc, #36]	; (8018280 <SUBGRF_GetPacketStatus+0xa4>)
 801825a:	681a      	ldr	r2, [r3, #0]
 801825c:	687b      	ldr	r3, [r7, #4]
 801825e:	611a      	str	r2, [r3, #16]
            break;
 8018260:	e008      	b.n	8018274 <SUBGRF_GetPacketStatus+0x98>

        default:
        case PACKET_TYPE_NONE:
            // In that specific case, we set everything in the pktStatus to zeros
            // and reset the packet type accordingly
            RADIO_MEMSET8( pktStatus, 0, sizeof( PacketStatus_t ) );
 8018262:	2214      	movs	r2, #20
 8018264:	2100      	movs	r1, #0
 8018266:	6878      	ldr	r0, [r7, #4]
 8018268:	f000 fe79 	bl	8018f5e <UTIL_MEM_set_8>
            pktStatus->packetType = PACKET_TYPE_NONE;
 801826c:	687b      	ldr	r3, [r7, #4]
 801826e:	220f      	movs	r2, #15
 8018270:	701a      	strb	r2, [r3, #0]
            break;
 8018272:	bf00      	nop
    }
}
 8018274:	bf00      	nop
 8018276:	3710      	adds	r7, #16
 8018278:	46bd      	mov	sp, r7
 801827a:	bd80      	pop	{r7, pc}
 801827c:	20001338 	.word	0x20001338
 8018280:	20000e6c 	.word	0x20000e6c

08018284 <SUBGRF_WriteRegister>:
    buf[1] = ( uint8_t )( ( uint16_t )irq & 0x00FF );
    SUBGRF_WriteCommand( RADIO_CLR_IRQSTATUS, buf, 2 );
}

void SUBGRF_WriteRegister( uint16_t addr, uint8_t data )
{
 8018284:	b580      	push	{r7, lr}
 8018286:	b082      	sub	sp, #8
 8018288:	af00      	add	r7, sp, #0
 801828a:	4603      	mov	r3, r0
 801828c:	460a      	mov	r2, r1
 801828e:	80fb      	strh	r3, [r7, #6]
 8018290:	4613      	mov	r3, r2
 8018292:	717b      	strb	r3, [r7, #5]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, addr, (uint8_t*)&data, 1 );
 8018294:	1d7a      	adds	r2, r7, #5
 8018296:	88f9      	ldrh	r1, [r7, #6]
 8018298:	2301      	movs	r3, #1
 801829a:	4803      	ldr	r0, [pc, #12]	; (80182a8 <SUBGRF_WriteRegister+0x24>)
 801829c:	f7ef fb88 	bl	80079b0 <HAL_SUBGHZ_WriteRegisters>
}
 80182a0:	bf00      	nop
 80182a2:	3708      	adds	r7, #8
 80182a4:	46bd      	mov	sp, r7
 80182a6:	bd80      	pop	{r7, pc}
 80182a8:	20001338 	.word	0x20001338

080182ac <SUBGRF_ReadRegister>:

uint8_t SUBGRF_ReadRegister( uint16_t addr )
{
 80182ac:	b580      	push	{r7, lr}
 80182ae:	b084      	sub	sp, #16
 80182b0:	af00      	add	r7, sp, #0
 80182b2:	4603      	mov	r3, r0
 80182b4:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    HAL_SUBGHZ_ReadRegisters( &hsubghz, addr, &data, 1 );
 80182b6:	f107 020f 	add.w	r2, r7, #15
 80182ba:	88f9      	ldrh	r1, [r7, #6]
 80182bc:	2301      	movs	r3, #1
 80182be:	4804      	ldr	r0, [pc, #16]	; (80182d0 <SUBGRF_ReadRegister+0x24>)
 80182c0:	f7ef fbd5 	bl	8007a6e <HAL_SUBGHZ_ReadRegisters>
    return data;
 80182c4:	7bfb      	ldrb	r3, [r7, #15]
}
 80182c6:	4618      	mov	r0, r3
 80182c8:	3710      	adds	r7, #16
 80182ca:	46bd      	mov	sp, r7
 80182cc:	bd80      	pop	{r7, pc}
 80182ce:	bf00      	nop
 80182d0:	20001338 	.word	0x20001338

080182d4 <SUBGRF_WriteRegisters>:

void SUBGRF_WriteRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 80182d4:	b580      	push	{r7, lr}
 80182d6:	b082      	sub	sp, #8
 80182d8:	af00      	add	r7, sp, #0
 80182da:	4603      	mov	r3, r0
 80182dc:	6039      	str	r1, [r7, #0]
 80182de:	80fb      	strh	r3, [r7, #6]
 80182e0:	4613      	mov	r3, r2
 80182e2:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_WriteRegisters( &hsubghz, address, buffer, size );
 80182e4:	88bb      	ldrh	r3, [r7, #4]
 80182e6:	88f9      	ldrh	r1, [r7, #6]
 80182e8:	683a      	ldr	r2, [r7, #0]
 80182ea:	4803      	ldr	r0, [pc, #12]	; (80182f8 <SUBGRF_WriteRegisters+0x24>)
 80182ec:	f7ef fb60 	bl	80079b0 <HAL_SUBGHZ_WriteRegisters>
}
 80182f0:	bf00      	nop
 80182f2:	3708      	adds	r7, #8
 80182f4:	46bd      	mov	sp, r7
 80182f6:	bd80      	pop	{r7, pc}
 80182f8:	20001338 	.word	0x20001338

080182fc <SUBGRF_ReadRegisters>:

void SUBGRF_ReadRegisters( uint16_t address, uint8_t *buffer, uint16_t size )
{
 80182fc:	b580      	push	{r7, lr}
 80182fe:	b082      	sub	sp, #8
 8018300:	af00      	add	r7, sp, #0
 8018302:	4603      	mov	r3, r0
 8018304:	6039      	str	r1, [r7, #0]
 8018306:	80fb      	strh	r3, [r7, #6]
 8018308:	4613      	mov	r3, r2
 801830a:	80bb      	strh	r3, [r7, #4]
    HAL_SUBGHZ_ReadRegisters( &hsubghz, address, buffer, size );
 801830c:	88bb      	ldrh	r3, [r7, #4]
 801830e:	88f9      	ldrh	r1, [r7, #6]
 8018310:	683a      	ldr	r2, [r7, #0]
 8018312:	4803      	ldr	r0, [pc, #12]	; (8018320 <SUBGRF_ReadRegisters+0x24>)
 8018314:	f7ef fbab 	bl	8007a6e <HAL_SUBGHZ_ReadRegisters>
}
 8018318:	bf00      	nop
 801831a:	3708      	adds	r7, #8
 801831c:	46bd      	mov	sp, r7
 801831e:	bd80      	pop	{r7, pc}
 8018320:	20001338 	.word	0x20001338

08018324 <SUBGRF_WriteBuffer>:

void SUBGRF_WriteBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8018324:	b580      	push	{r7, lr}
 8018326:	b082      	sub	sp, #8
 8018328:	af00      	add	r7, sp, #0
 801832a:	4603      	mov	r3, r0
 801832c:	6039      	str	r1, [r7, #0]
 801832e:	71fb      	strb	r3, [r7, #7]
 8018330:	4613      	mov	r3, r2
 8018332:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_WriteBuffer( &hsubghz, offset, buffer, size );
 8018334:	79bb      	ldrb	r3, [r7, #6]
 8018336:	b29b      	uxth	r3, r3
 8018338:	79f9      	ldrb	r1, [r7, #7]
 801833a:	683a      	ldr	r2, [r7, #0]
 801833c:	4803      	ldr	r0, [pc, #12]	; (801834c <SUBGRF_WriteBuffer+0x28>)
 801833e:	f7ef fcaa 	bl	8007c96 <HAL_SUBGHZ_WriteBuffer>
}
 8018342:	bf00      	nop
 8018344:	3708      	adds	r7, #8
 8018346:	46bd      	mov	sp, r7
 8018348:	bd80      	pop	{r7, pc}
 801834a:	bf00      	nop
 801834c:	20001338 	.word	0x20001338

08018350 <SUBGRF_ReadBuffer>:

void SUBGRF_ReadBuffer( uint8_t offset, uint8_t *buffer, uint8_t size )
{
 8018350:	b580      	push	{r7, lr}
 8018352:	b082      	sub	sp, #8
 8018354:	af00      	add	r7, sp, #0
 8018356:	4603      	mov	r3, r0
 8018358:	6039      	str	r1, [r7, #0]
 801835a:	71fb      	strb	r3, [r7, #7]
 801835c:	4613      	mov	r3, r2
 801835e:	71bb      	strb	r3, [r7, #6]
    HAL_SUBGHZ_ReadBuffer( &hsubghz, offset, buffer, size );
 8018360:	79bb      	ldrb	r3, [r7, #6]
 8018362:	b29b      	uxth	r3, r3
 8018364:	79f9      	ldrb	r1, [r7, #7]
 8018366:	683a      	ldr	r2, [r7, #0]
 8018368:	4803      	ldr	r0, [pc, #12]	; (8018378 <SUBGRF_ReadBuffer+0x28>)
 801836a:	f7ef fce7 	bl	8007d3c <HAL_SUBGHZ_ReadBuffer>
}
 801836e:	bf00      	nop
 8018370:	3708      	adds	r7, #8
 8018372:	46bd      	mov	sp, r7
 8018374:	bd80      	pop	{r7, pc}
 8018376:	bf00      	nop
 8018378:	20001338 	.word	0x20001338

0801837c <SUBGRF_SetSwitch>:

void SUBGRF_SetSwitch( uint8_t paSelect, RFState_t rxtx )
{
 801837c:	b580      	push	{r7, lr}
 801837e:	b084      	sub	sp, #16
 8018380:	af00      	add	r7, sp, #0
 8018382:	4603      	mov	r3, r0
 8018384:	460a      	mov	r2, r1
 8018386:	71fb      	strb	r3, [r7, #7]
 8018388:	4613      	mov	r3, r2
 801838a:	71bb      	strb	r3, [r7, #6]
    RBI_Switch_TypeDef state = RBI_SWITCH_RX;
 801838c:	2301      	movs	r3, #1
 801838e:	73fb      	strb	r3, [r7, #15]

    if (rxtx == RFSWITCH_TX)
 8018390:	79bb      	ldrb	r3, [r7, #6]
 8018392:	2b01      	cmp	r3, #1
 8018394:	d10d      	bne.n	80183b2 <SUBGRF_SetSwitch+0x36>
    {
        if (paSelect == RFO_LP)
 8018396:	79fb      	ldrb	r3, [r7, #7]
 8018398:	2b01      	cmp	r3, #1
 801839a:	d104      	bne.n	80183a6 <SUBGRF_SetSwitch+0x2a>
        {
            state = RBI_SWITCH_RFO_LP;
 801839c:	2302      	movs	r3, #2
 801839e:	73fb      	strb	r3, [r7, #15]
            Radio_SMPS_Set(SMPS_DRIVE_SETTING_MAX);
 80183a0:	2004      	movs	r0, #4
 80183a2:	f000 f8df 	bl	8018564 <Radio_SMPS_Set>
        }
        if (paSelect == RFO_HP)
 80183a6:	79fb      	ldrb	r3, [r7, #7]
 80183a8:	2b02      	cmp	r3, #2
 80183aa:	d107      	bne.n	80183bc <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RFO_HP;
 80183ac:	2303      	movs	r3, #3
 80183ae:	73fb      	strb	r3, [r7, #15]
 80183b0:	e004      	b.n	80183bc <SUBGRF_SetSwitch+0x40>
        }
    }
    else
    {
        if (rxtx == RFSWITCH_RX)
 80183b2:	79bb      	ldrb	r3, [r7, #6]
 80183b4:	2b00      	cmp	r3, #0
 80183b6:	d101      	bne.n	80183bc <SUBGRF_SetSwitch+0x40>
        {
            state = RBI_SWITCH_RX;
 80183b8:	2301      	movs	r3, #1
 80183ba:	73fb      	strb	r3, [r7, #15]
        }
    }
    RBI_ConfigRFSwitch(state);
 80183bc:	7bfb      	ldrb	r3, [r7, #15]
 80183be:	4618      	mov	r0, r3
 80183c0:	f7ea fcf8 	bl	8002db4 <RBI_ConfigRFSwitch>
}
 80183c4:	bf00      	nop
 80183c6:	3710      	adds	r7, #16
 80183c8:	46bd      	mov	sp, r7
 80183ca:	bd80      	pop	{r7, pc}

080183cc <SUBGRF_SetRfTxPower>:

uint8_t SUBGRF_SetRfTxPower( int8_t power ) 
{
 80183cc:	b580      	push	{r7, lr}
 80183ce:	b084      	sub	sp, #16
 80183d0:	af00      	add	r7, sp, #0
 80183d2:	4603      	mov	r3, r0
 80183d4:	71fb      	strb	r3, [r7, #7]
    uint8_t paSelect= RFO_LP;
 80183d6:	2301      	movs	r3, #1
 80183d8:	73fb      	strb	r3, [r7, #15]

    int32_t TxConfig = RBI_GetTxConfig();
 80183da:	f7ea fd2d 	bl	8002e38 <RBI_GetTxConfig>
 80183de:	60b8      	str	r0, [r7, #8]

    switch (TxConfig)
 80183e0:	68bb      	ldr	r3, [r7, #8]
 80183e2:	2b02      	cmp	r3, #2
 80183e4:	d016      	beq.n	8018414 <SUBGRF_SetRfTxPower+0x48>
 80183e6:	68bb      	ldr	r3, [r7, #8]
 80183e8:	2b02      	cmp	r3, #2
 80183ea:	dc16      	bgt.n	801841a <SUBGRF_SetRfTxPower+0x4e>
 80183ec:	68bb      	ldr	r3, [r7, #8]
 80183ee:	2b00      	cmp	r3, #0
 80183f0:	d003      	beq.n	80183fa <SUBGRF_SetRfTxPower+0x2e>
 80183f2:	68bb      	ldr	r3, [r7, #8]
 80183f4:	2b01      	cmp	r3, #1
 80183f6:	d00a      	beq.n	801840e <SUBGRF_SetRfTxPower+0x42>
        {
            paSelect = RFO_HP;
            break;
        }
        default:
            break;
 80183f8:	e00f      	b.n	801841a <SUBGRF_SetRfTxPower+0x4e>
            if (power > 15)
 80183fa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80183fe:	2b0f      	cmp	r3, #15
 8018400:	dd02      	ble.n	8018408 <SUBGRF_SetRfTxPower+0x3c>
                paSelect = RFO_HP;
 8018402:	2302      	movs	r3, #2
 8018404:	73fb      	strb	r3, [r7, #15]
            break;
 8018406:	e009      	b.n	801841c <SUBGRF_SetRfTxPower+0x50>
                paSelect = RFO_LP;
 8018408:	2301      	movs	r3, #1
 801840a:	73fb      	strb	r3, [r7, #15]
            break;
 801840c:	e006      	b.n	801841c <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_LP;
 801840e:	2301      	movs	r3, #1
 8018410:	73fb      	strb	r3, [r7, #15]
            break;
 8018412:	e003      	b.n	801841c <SUBGRF_SetRfTxPower+0x50>
            paSelect = RFO_HP;
 8018414:	2302      	movs	r3, #2
 8018416:	73fb      	strb	r3, [r7, #15]
            break;
 8018418:	e000      	b.n	801841c <SUBGRF_SetRfTxPower+0x50>
            break;
 801841a:	bf00      	nop
    }

    SUBGRF_SetTxParams( paSelect, power, RADIO_RAMP_40_US );
 801841c:	f997 1007 	ldrsb.w	r1, [r7, #7]
 8018420:	7bfb      	ldrb	r3, [r7, #15]
 8018422:	2202      	movs	r2, #2
 8018424:	4618      	mov	r0, r3
 8018426:	f7ff fca3 	bl	8017d70 <SUBGRF_SetTxParams>

    return paSelect;
 801842a:	7bfb      	ldrb	r3, [r7, #15]
}
 801842c:	4618      	mov	r0, r3
 801842e:	3710      	adds	r7, #16
 8018430:	46bd      	mov	sp, r7
 8018432:	bd80      	pop	{r7, pc}

08018434 <SUBGRF_GetRadioWakeUpTime>:

uint32_t SUBGRF_GetRadioWakeUpTime( void )
{
 8018434:	b580      	push	{r7, lr}
 8018436:	af00      	add	r7, sp, #0
    return ( uint32_t ) RBI_GetWakeUpTime();
 8018438:	f7ea fd05 	bl	8002e46 <RBI_GetWakeUpTime>
 801843c:	4603      	mov	r3, r0
}
 801843e:	4618      	mov	r0, r3
 8018440:	bd80      	pop	{r7, pc}
	...

08018444 <HAL_SUBGHZ_TxCpltCallback>:

/* HAL_SUBGHz Callbacks definitions */ 
void HAL_SUBGHZ_TxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8018444:	b580      	push	{r7, lr}
 8018446:	b082      	sub	sp, #8
 8018448:	af00      	add	r7, sp, #0
 801844a:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_TX_DONE );
 801844c:	4b03      	ldr	r3, [pc, #12]	; (801845c <HAL_SUBGHZ_TxCpltCallback+0x18>)
 801844e:	681b      	ldr	r3, [r3, #0]
 8018450:	2001      	movs	r0, #1
 8018452:	4798      	blx	r3
}
 8018454:	bf00      	nop
 8018456:	3708      	adds	r7, #8
 8018458:	46bd      	mov	sp, r7
 801845a:	bd80      	pop	{r7, pc}
 801845c:	20000e74 	.word	0x20000e74

08018460 <HAL_SUBGHZ_RxCpltCallback>:

void HAL_SUBGHZ_RxCpltCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8018460:	b580      	push	{r7, lr}
 8018462:	b082      	sub	sp, #8
 8018464:	af00      	add	r7, sp, #0
 8018466:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_DONE );
 8018468:	4b03      	ldr	r3, [pc, #12]	; (8018478 <HAL_SUBGHZ_RxCpltCallback+0x18>)
 801846a:	681b      	ldr	r3, [r3, #0]
 801846c:	2002      	movs	r0, #2
 801846e:	4798      	blx	r3
}
 8018470:	bf00      	nop
 8018472:	3708      	adds	r7, #8
 8018474:	46bd      	mov	sp, r7
 8018476:	bd80      	pop	{r7, pc}
 8018478:	20000e74 	.word	0x20000e74

0801847c <HAL_SUBGHZ_CRCErrorCallback>:

void HAL_SUBGHZ_CRCErrorCallback (SUBGHZ_HandleTypeDef *hsubghz)
{
 801847c:	b580      	push	{r7, lr}
 801847e:	b082      	sub	sp, #8
 8018480:	af00      	add	r7, sp, #0
 8018482:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_CRC_ERROR);
 8018484:	4b03      	ldr	r3, [pc, #12]	; (8018494 <HAL_SUBGHZ_CRCErrorCallback+0x18>)
 8018486:	681b      	ldr	r3, [r3, #0]
 8018488:	2040      	movs	r0, #64	; 0x40
 801848a:	4798      	blx	r3
}
 801848c:	bf00      	nop
 801848e:	3708      	adds	r7, #8
 8018490:	46bd      	mov	sp, r7
 8018492:	bd80      	pop	{r7, pc}
 8018494:	20000e74 	.word	0x20000e74

08018498 <HAL_SUBGHZ_CADStatusCallback>:

void HAL_SUBGHZ_CADStatusCallback(SUBGHZ_HandleTypeDef *hsubghz, HAL_SUBGHZ_CadStatusTypeDef cadstatus)
{
 8018498:	b580      	push	{r7, lr}
 801849a:	b082      	sub	sp, #8
 801849c:	af00      	add	r7, sp, #0
 801849e:	6078      	str	r0, [r7, #4]
 80184a0:	460b      	mov	r3, r1
 80184a2:	70fb      	strb	r3, [r7, #3]
    switch (cadstatus)
 80184a4:	78fb      	ldrb	r3, [r7, #3]
 80184a6:	2b00      	cmp	r3, #0
 80184a8:	d002      	beq.n	80184b0 <HAL_SUBGHZ_CADStatusCallback+0x18>
 80184aa:	2b01      	cmp	r3, #1
 80184ac:	d005      	beq.n	80184ba <HAL_SUBGHZ_CADStatusCallback+0x22>
            break;
        case HAL_SUBGHZ_CAD_DETECTED:
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
            break;
        default:
            break;
 80184ae:	e00a      	b.n	80184c6 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_CLEAR);
 80184b0:	4b07      	ldr	r3, [pc, #28]	; (80184d0 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 80184b2:	681b      	ldr	r3, [r3, #0]
 80184b4:	2080      	movs	r0, #128	; 0x80
 80184b6:	4798      	blx	r3
            break;
 80184b8:	e005      	b.n	80184c6 <HAL_SUBGHZ_CADStatusCallback+0x2e>
            RadioOnDioIrqCb( IRQ_CAD_DETECTED);
 80184ba:	4b05      	ldr	r3, [pc, #20]	; (80184d0 <HAL_SUBGHZ_CADStatusCallback+0x38>)
 80184bc:	681b      	ldr	r3, [r3, #0]
 80184be:	f44f 7080 	mov.w	r0, #256	; 0x100
 80184c2:	4798      	blx	r3
            break;
 80184c4:	bf00      	nop
    }
}
 80184c6:	bf00      	nop
 80184c8:	3708      	adds	r7, #8
 80184ca:	46bd      	mov	sp, r7
 80184cc:	bd80      	pop	{r7, pc}
 80184ce:	bf00      	nop
 80184d0:	20000e74 	.word	0x20000e74

080184d4 <HAL_SUBGHZ_RxTxTimeoutCallback>:

void HAL_SUBGHZ_RxTxTimeoutCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 80184d4:	b580      	push	{r7, lr}
 80184d6:	b082      	sub	sp, #8
 80184d8:	af00      	add	r7, sp, #0
 80184da:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_RX_TX_TIMEOUT );
 80184dc:	4b04      	ldr	r3, [pc, #16]	; (80184f0 <HAL_SUBGHZ_RxTxTimeoutCallback+0x1c>)
 80184de:	681b      	ldr	r3, [r3, #0]
 80184e0:	f44f 7000 	mov.w	r0, #512	; 0x200
 80184e4:	4798      	blx	r3
}
 80184e6:	bf00      	nop
 80184e8:	3708      	adds	r7, #8
 80184ea:	46bd      	mov	sp, r7
 80184ec:	bd80      	pop	{r7, pc}
 80184ee:	bf00      	nop
 80184f0:	20000e74 	.word	0x20000e74

080184f4 <HAL_SUBGHZ_HeaderErrorCallback>:

void HAL_SUBGHZ_HeaderErrorCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 80184f4:	b580      	push	{r7, lr}
 80184f6:	b082      	sub	sp, #8
 80184f8:	af00      	add	r7, sp, #0
 80184fa:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_ERROR );
 80184fc:	4b03      	ldr	r3, [pc, #12]	; (801850c <HAL_SUBGHZ_HeaderErrorCallback+0x18>)
 80184fe:	681b      	ldr	r3, [r3, #0]
 8018500:	2020      	movs	r0, #32
 8018502:	4798      	blx	r3
}
 8018504:	bf00      	nop
 8018506:	3708      	adds	r7, #8
 8018508:	46bd      	mov	sp, r7
 801850a:	bd80      	pop	{r7, pc}
 801850c:	20000e74 	.word	0x20000e74

08018510 <HAL_SUBGHZ_PreambleDetectedCallback>:

void HAL_SUBGHZ_PreambleDetectedCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8018510:	b580      	push	{r7, lr}
 8018512:	b082      	sub	sp, #8
 8018514:	af00      	add	r7, sp, #0
 8018516:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_PREAMBLE_DETECTED );
 8018518:	4b03      	ldr	r3, [pc, #12]	; (8018528 <HAL_SUBGHZ_PreambleDetectedCallback+0x18>)
 801851a:	681b      	ldr	r3, [r3, #0]
 801851c:	2004      	movs	r0, #4
 801851e:	4798      	blx	r3
}
 8018520:	bf00      	nop
 8018522:	3708      	adds	r7, #8
 8018524:	46bd      	mov	sp, r7
 8018526:	bd80      	pop	{r7, pc}
 8018528:	20000e74 	.word	0x20000e74

0801852c <HAL_SUBGHZ_SyncWordValidCallback>:

void HAL_SUBGHZ_SyncWordValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 801852c:	b580      	push	{r7, lr}
 801852e:	b082      	sub	sp, #8
 8018530:	af00      	add	r7, sp, #0
 8018532:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_SYNCWORD_VALID );
 8018534:	4b03      	ldr	r3, [pc, #12]	; (8018544 <HAL_SUBGHZ_SyncWordValidCallback+0x18>)
 8018536:	681b      	ldr	r3, [r3, #0]
 8018538:	2008      	movs	r0, #8
 801853a:	4798      	blx	r3
}
 801853c:	bf00      	nop
 801853e:	3708      	adds	r7, #8
 8018540:	46bd      	mov	sp, r7
 8018542:	bd80      	pop	{r7, pc}
 8018544:	20000e74 	.word	0x20000e74

08018548 <HAL_SUBGHZ_HeaderValidCallback>:

void HAL_SUBGHZ_HeaderValidCallback(SUBGHZ_HandleTypeDef *hsubghz)
{
 8018548:	b580      	push	{r7, lr}
 801854a:	b082      	sub	sp, #8
 801854c:	af00      	add	r7, sp, #0
 801854e:	6078      	str	r0, [r7, #4]
    RadioOnDioIrqCb( IRQ_HEADER_VALID );
 8018550:	4b03      	ldr	r3, [pc, #12]	; (8018560 <HAL_SUBGHZ_HeaderValidCallback+0x18>)
 8018552:	681b      	ldr	r3, [r3, #0]
 8018554:	2010      	movs	r0, #16
 8018556:	4798      	blx	r3
}
 8018558:	bf00      	nop
 801855a:	3708      	adds	r7, #8
 801855c:	46bd      	mov	sp, r7
 801855e:	bd80      	pop	{r7, pc}
 8018560:	20000e74 	.word	0x20000e74

08018564 <Radio_SMPS_Set>:

static void Radio_SMPS_Set(uint8_t level)
{
 8018564:	b580      	push	{r7, lr}
 8018566:	b084      	sub	sp, #16
 8018568:	af00      	add	r7, sp, #0
 801856a:	4603      	mov	r3, r0
 801856c:	71fb      	strb	r3, [r7, #7]
  if ( 1U == RBI_IsDCDC() )
 801856e:	f7ea fc78 	bl	8002e62 <RBI_IsDCDC>
 8018572:	4603      	mov	r3, r0
 8018574:	2b01      	cmp	r3, #1
 8018576:	d112      	bne.n	801859e <Radio_SMPS_Set+0x3a>
  {
    uint8_t modReg;
    modReg= SUBGRF_ReadRegister(SUBGHZ_SMPSC2R);
 8018578:	f640 1023 	movw	r0, #2339	; 0x923
 801857c:	f7ff fe96 	bl	80182ac <SUBGRF_ReadRegister>
 8018580:	4603      	mov	r3, r0
 8018582:	73fb      	strb	r3, [r7, #15]
    modReg&= (~SMPS_DRV_MASK);
 8018584:	7bfb      	ldrb	r3, [r7, #15]
 8018586:	f023 0306 	bic.w	r3, r3, #6
 801858a:	73fb      	strb	r3, [r7, #15]
    SUBGRF_WriteRegister(SUBGHZ_SMPSC2R, modReg | level);
 801858c:	7bfa      	ldrb	r2, [r7, #15]
 801858e:	79fb      	ldrb	r3, [r7, #7]
 8018590:	4313      	orrs	r3, r2
 8018592:	b2db      	uxtb	r3, r3
 8018594:	4619      	mov	r1, r3
 8018596:	f640 1023 	movw	r0, #2339	; 0x923
 801859a:	f7ff fe73 	bl	8018284 <SUBGRF_WriteRegister>
  }
}
 801859e:	bf00      	nop
 80185a0:	3710      	adds	r7, #16
 80185a2:	46bd      	mov	sp, r7
 80185a4:	bd80      	pop	{r7, pc}

080185a6 <crc8>:
static void SHT31WriteCommand( uint16_t cmd );
static void SHT31Reset( void );
static void getTemperatureAndHumidity( void );

static uint8_t crc8( const uint8_t *data, int len )
{
 80185a6:	b480      	push	{r7}
 80185a8:	b087      	sub	sp, #28
 80185aa:	af00      	add	r7, sp, #0
 80185ac:	6078      	str	r0, [r7, #4]
 80185ae:	6039      	str	r1, [r7, #0]
    const uint8_t POLYNOMIAL = 0x31;
 80185b0:	2331      	movs	r3, #49	; 0x31
 80185b2:	72fb      	strb	r3, [r7, #11]
    uint8_t crc = 0xFF;
 80185b4:	23ff      	movs	r3, #255	; 0xff
 80185b6:	75fb      	strb	r3, [r7, #23]

    for(int j = len; j; --j)
 80185b8:	683b      	ldr	r3, [r7, #0]
 80185ba:	613b      	str	r3, [r7, #16]
 80185bc:	e023      	b.n	8018606 <crc8+0x60>
    {
        crc ^= *data++;
 80185be:	687b      	ldr	r3, [r7, #4]
 80185c0:	1c5a      	adds	r2, r3, #1
 80185c2:	607a      	str	r2, [r7, #4]
 80185c4:	781a      	ldrb	r2, [r3, #0]
 80185c6:	7dfb      	ldrb	r3, [r7, #23]
 80185c8:	4053      	eors	r3, r2
 80185ca:	75fb      	strb	r3, [r7, #23]

        for(int i = 8; i; --i)
 80185cc:	2308      	movs	r3, #8
 80185ce:	60fb      	str	r3, [r7, #12]
 80185d0:	e013      	b.n	80185fa <crc8+0x54>
        {
            crc = (crc & 0x80) ? (crc << 1) ^ POLYNOMIAL : (crc << 1);
 80185d2:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80185d6:	2b00      	cmp	r3, #0
 80185d8:	da08      	bge.n	80185ec <crc8+0x46>
 80185da:	7dfb      	ldrb	r3, [r7, #23]
 80185dc:	005b      	lsls	r3, r3, #1
 80185de:	b25a      	sxtb	r2, r3
 80185e0:	f997 300b 	ldrsb.w	r3, [r7, #11]
 80185e4:	4053      	eors	r3, r2
 80185e6:	b25b      	sxtb	r3, r3
 80185e8:	b2db      	uxtb	r3, r3
 80185ea:	e002      	b.n	80185f2 <crc8+0x4c>
 80185ec:	7dfb      	ldrb	r3, [r7, #23]
 80185ee:	005b      	lsls	r3, r3, #1
 80185f0:	b2db      	uxtb	r3, r3
 80185f2:	75fb      	strb	r3, [r7, #23]
        for(int i = 8; i; --i)
 80185f4:	68fb      	ldr	r3, [r7, #12]
 80185f6:	3b01      	subs	r3, #1
 80185f8:	60fb      	str	r3, [r7, #12]
 80185fa:	68fb      	ldr	r3, [r7, #12]
 80185fc:	2b00      	cmp	r3, #0
 80185fe:	d1e8      	bne.n	80185d2 <crc8+0x2c>
    for(int j = len; j; --j)
 8018600:	693b      	ldr	r3, [r7, #16]
 8018602:	3b01      	subs	r3, #1
 8018604:	613b      	str	r3, [r7, #16]
 8018606:	693b      	ldr	r3, [r7, #16]
 8018608:	2b00      	cmp	r3, #0
 801860a:	d1d8      	bne.n	80185be <crc8+0x18>
        }
    }
    
    return crc; 
 801860c:	7dfb      	ldrb	r3, [r7, #23]
}
 801860e:	4618      	mov	r0, r3
 8018610:	371c      	adds	r7, #28
 8018612:	46bd      	mov	sp, r7
 8018614:	bc80      	pop	{r7}
 8018616:	4770      	bx	lr

08018618 <SHT31SetDeviceAddr>:

static void SHT31SetDeviceAddr( uint8_t addr )
{
 8018618:	b480      	push	{r7}
 801861a:	b083      	sub	sp, #12
 801861c:	af00      	add	r7, sp, #0
 801861e:	4603      	mov	r3, r0
 8018620:	71fb      	strb	r3, [r7, #7]
    SHT31I2cDeviceAddr = addr;
 8018622:	4a04      	ldr	r2, [pc, #16]	; (8018634 <SHT31SetDeviceAddr+0x1c>)
 8018624:	79fb      	ldrb	r3, [r7, #7]
 8018626:	7013      	strb	r3, [r2, #0]
}
 8018628:	bf00      	nop
 801862a:	370c      	adds	r7, #12
 801862c:	46bd      	mov	sp, r7
 801862e:	bc80      	pop	{r7}
 8018630:	4770      	bx	lr
 8018632:	bf00      	nop
 8018634:	20000e78 	.word	0x20000e78

08018638 <SHT31WriteBuffer>:
{
    return SHT31I2cDeviceAddr;
}

static bool SHT31WriteBuffer( uint8_t *data, uint8_t size )
{  
 8018638:	b580      	push	{r7, lr}
 801863a:	b082      	sub	sp, #8
 801863c:	af00      	add	r7, sp, #0
 801863e:	6078      	str	r0, [r7, #4]
 8018640:	460b      	mov	r3, r1
 8018642:	70fb      	strb	r3, [r7, #3]
    return SYS_I2C_Write_Buffer( SHT31I2cDeviceAddr << 1, data, size );
 8018644:	4b07      	ldr	r3, [pc, #28]	; (8018664 <SHT31WriteBuffer+0x2c>)
 8018646:	781b      	ldrb	r3, [r3, #0]
 8018648:	005b      	lsls	r3, r3, #1
 801864a:	b2db      	uxtb	r3, r3
 801864c:	78fa      	ldrb	r2, [r7, #3]
 801864e:	b292      	uxth	r2, r2
 8018650:	6879      	ldr	r1, [r7, #4]
 8018652:	4618      	mov	r0, r3
 8018654:	f7e9 f920 	bl	8001898 <SYS_I2C_Write_Buffer>
 8018658:	4603      	mov	r3, r0
}
 801865a:	4618      	mov	r0, r3
 801865c:	3708      	adds	r7, #8
 801865e:	46bd      	mov	sp, r7
 8018660:	bd80      	pop	{r7, pc}
 8018662:	bf00      	nop
 8018664:	20000e78 	.word	0x20000e78

08018668 <SHT31ReadBuffer>:

static bool SHT31ReadBuffer( uint8_t *data, uint8_t size )
{    
 8018668:	b580      	push	{r7, lr}
 801866a:	b082      	sub	sp, #8
 801866c:	af00      	add	r7, sp, #0
 801866e:	6078      	str	r0, [r7, #4]
 8018670:	460b      	mov	r3, r1
 8018672:	70fb      	strb	r3, [r7, #3]
    return SYS_I2C_Read_Buffer( SHT31I2cDeviceAddr << 1, data, size );
 8018674:	4b07      	ldr	r3, [pc, #28]	; (8018694 <SHT31ReadBuffer+0x2c>)
 8018676:	781b      	ldrb	r3, [r3, #0]
 8018678:	005b      	lsls	r3, r3, #1
 801867a:	b2db      	uxtb	r3, r3
 801867c:	78fa      	ldrb	r2, [r7, #3]
 801867e:	b292      	uxth	r2, r2
 8018680:	6879      	ldr	r1, [r7, #4]
 8018682:	4618      	mov	r0, r3
 8018684:	f7e9 f92a 	bl	80018dc <SYS_I2C_Read_Buffer>
 8018688:	4603      	mov	r3, r0
}
 801868a:	4618      	mov	r0, r3
 801868c:	3708      	adds	r7, #8
 801868e:	46bd      	mov	sp, r7
 8018690:	bd80      	pop	{r7, pc}
 8018692:	bf00      	nop
 8018694:	20000e78 	.word	0x20000e78

08018698 <SHT31WriteCommand>:

static void SHT31WriteCommand( uint16_t cmd ) 
{
 8018698:	b580      	push	{r7, lr}
 801869a:	b084      	sub	sp, #16
 801869c:	af00      	add	r7, sp, #0
 801869e:	4603      	mov	r3, r0
 80186a0:	80fb      	strh	r3, [r7, #6]
    uint8_t buffer[2] = {0, };
 80186a2:	2300      	movs	r3, #0
 80186a4:	81bb      	strh	r3, [r7, #12]
    
    buffer[0] = cmd >> 8;
 80186a6:	88fb      	ldrh	r3, [r7, #6]
 80186a8:	0a1b      	lsrs	r3, r3, #8
 80186aa:	b29b      	uxth	r3, r3
 80186ac:	b2db      	uxtb	r3, r3
 80186ae:	733b      	strb	r3, [r7, #12]
    buffer[1] = cmd & 0xff;
 80186b0:	88fb      	ldrh	r3, [r7, #6]
 80186b2:	b2db      	uxtb	r3, r3
 80186b4:	737b      	strb	r3, [r7, #13]
    
    SHT31WriteBuffer( buffer, 2 );
 80186b6:	f107 030c 	add.w	r3, r7, #12
 80186ba:	2102      	movs	r1, #2
 80186bc:	4618      	mov	r0, r3
 80186be:	f7ff ffbb 	bl	8018638 <SHT31WriteBuffer>
}
 80186c2:	bf00      	nop
 80186c4:	3710      	adds	r7, #16
 80186c6:	46bd      	mov	sp, r7
 80186c8:	bd80      	pop	{r7, pc}

080186ca <SHT31Reset>:

static void SHT31Reset( void )
{
 80186ca:	b580      	push	{r7, lr}
 80186cc:	af00      	add	r7, sp, #0
    SHT31WriteCommand( SHT31_SOFTRESET );
 80186ce:	f243 00a2 	movw	r0, #12450	; 0x30a2
 80186d2:	f7ff ffe1 	bl	8018698 <SHT31WriteCommand>
}
 80186d6:	bf00      	nop
 80186d8:	bd80      	pop	{r7, pc}
	...

080186dc <getTemperatureAndHumidity>:

static void getTemperatureAndHumidity( void )
{
 80186dc:	b5f0      	push	{r4, r5, r6, r7, lr}
 80186de:	b089      	sub	sp, #36	; 0x24
 80186e0:	af00      	add	r7, sp, #0
    uint8_t readbuffer[6] = { 0, };
 80186e2:	2300      	movs	r3, #0
 80186e4:	603b      	str	r3, [r7, #0]
 80186e6:	2300      	movs	r3, #0
 80186e8:	80bb      	strh	r3, [r7, #4]
    uint16_t ST = 0, SRH = 0;
 80186ea:	2300      	movs	r3, #0
 80186ec:	83fb      	strh	r3, [r7, #30]
 80186ee:	2300      	movs	r3, #0
 80186f0:	83bb      	strh	r3, [r7, #28]
    int64_t temp = 0, humi = 0;
 80186f2:	f04f 0200 	mov.w	r2, #0
 80186f6:	f04f 0300 	mov.w	r3, #0
 80186fa:	e9c7 2304 	strd	r2, r3, [r7, #16]
 80186fe:	f04f 0200 	mov.w	r2, #0
 8018702:	f04f 0300 	mov.w	r3, #0
 8018706:	e9c7 2302 	strd	r2, r3, [r7, #8]
    
    SHT31WriteCommand( SHT31_FETCH_DATA );
 801870a:	f44f 4060 	mov.w	r0, #57344	; 0xe000
 801870e:	f7ff ffc3 	bl	8018698 <SHT31WriteCommand>
    SHT31ReadBuffer( readbuffer, 6 );
 8018712:	463b      	mov	r3, r7
 8018714:	2106      	movs	r1, #6
 8018716:	4618      	mov	r0, r3
 8018718:	f7ff ffa6 	bl	8018668 <SHT31ReadBuffer>
    
    ST = readbuffer[0];
 801871c:	783b      	ldrb	r3, [r7, #0]
 801871e:	83fb      	strh	r3, [r7, #30]
    ST <<= 8;
 8018720:	8bfb      	ldrh	r3, [r7, #30]
 8018722:	021b      	lsls	r3, r3, #8
 8018724:	83fb      	strh	r3, [r7, #30]
    ST |= readbuffer[1];
 8018726:	787b      	ldrb	r3, [r7, #1]
 8018728:	b29a      	uxth	r2, r3
 801872a:	8bfb      	ldrh	r3, [r7, #30]
 801872c:	4313      	orrs	r3, r2
 801872e:	83fb      	strh	r3, [r7, #30]

    if(readbuffer[2] != crc8( readbuffer, 2 )) return false;
 8018730:	78be      	ldrb	r6, [r7, #2]
 8018732:	463b      	mov	r3, r7
 8018734:	2102      	movs	r1, #2
 8018736:	4618      	mov	r0, r3
 8018738:	f7ff ff35 	bl	80185a6 <crc8>
 801873c:	4603      	mov	r3, r0
 801873e:	429e      	cmp	r6, r3
 8018740:	d170      	bne.n	8018824 <getTemperatureAndHumidity+0x148>

    SRH = readbuffer[3];
 8018742:	78fb      	ldrb	r3, [r7, #3]
 8018744:	83bb      	strh	r3, [r7, #28]
    SRH <<= 8;
 8018746:	8bbb      	ldrh	r3, [r7, #28]
 8018748:	021b      	lsls	r3, r3, #8
 801874a:	83bb      	strh	r3, [r7, #28]
    SRH |= readbuffer[4];
 801874c:	793b      	ldrb	r3, [r7, #4]
 801874e:	b29a      	uxth	r2, r3
 8018750:	8bbb      	ldrh	r3, [r7, #28]
 8018752:	4313      	orrs	r3, r2
 8018754:	83bb      	strh	r3, [r7, #28]

    if(readbuffer[5] != crc8( readbuffer + 3, 2 )) return false;
 8018756:	797e      	ldrb	r6, [r7, #5]
 8018758:	463b      	mov	r3, r7
 801875a:	3303      	adds	r3, #3
 801875c:	2102      	movs	r1, #2
 801875e:	4618      	mov	r0, r3
 8018760:	f7ff ff21 	bl	80185a6 <crc8>
 8018764:	4603      	mov	r3, r0
 8018766:	429e      	cmp	r6, r3
 8018768:	d15e      	bne.n	8018828 <getTemperatureAndHumidity+0x14c>

    temp = (int64_t)ST * 175 * 1000 / 0xffff - 45 * 1000;
 801876a:	8bfa      	ldrh	r2, [r7, #30]
 801876c:	f04f 0300 	mov.w	r3, #0
 8018770:	492f      	ldr	r1, [pc, #188]	; (8018830 <getTemperatureAndHumidity+0x154>)
 8018772:	fb01 f003 	mul.w	r0, r1, r3
 8018776:	2100      	movs	r1, #0
 8018778:	fb01 f102 	mul.w	r1, r1, r2
 801877c:	1846      	adds	r6, r0, r1
 801877e:	492c      	ldr	r1, [pc, #176]	; (8018830 <getTemperatureAndHumidity+0x154>)
 8018780:	fba2 0101 	umull	r0, r1, r2, r1
 8018784:	1873      	adds	r3, r6, r1
 8018786:	4619      	mov	r1, r3
 8018788:	f64f 72ff 	movw	r2, #65535	; 0xffff
 801878c:	f04f 0300 	mov.w	r3, #0
 8018790:	f7e8 f874 	bl	800087c <__aeabi_ldivmod>
 8018794:	4602      	mov	r2, r0
 8018796:	460b      	mov	r3, r1
 8018798:	4610      	mov	r0, r2
 801879a:	4619      	mov	r1, r3
 801879c:	4a25      	ldr	r2, [pc, #148]	; (8018834 <getTemperatureAndHumidity+0x158>)
 801879e:	f04f 33ff 	mov.w	r3, #4294967295
 80187a2:	1884      	adds	r4, r0, r2
 80187a4:	eb41 0503 	adc.w	r5, r1, r3
 80187a8:	e9c7 4504 	strd	r4, r5, [r7, #16]
    humi = (int64_t)SRH * 100 * 1000 / 0xffff;
 80187ac:	8bba      	ldrh	r2, [r7, #28]
 80187ae:	f04f 0300 	mov.w	r3, #0
 80187b2:	4921      	ldr	r1, [pc, #132]	; (8018838 <getTemperatureAndHumidity+0x15c>)
 80187b4:	fb01 f003 	mul.w	r0, r1, r3
 80187b8:	2100      	movs	r1, #0
 80187ba:	fb01 f102 	mul.w	r1, r1, r2
 80187be:	1844      	adds	r4, r0, r1
 80187c0:	491d      	ldr	r1, [pc, #116]	; (8018838 <getTemperatureAndHumidity+0x15c>)
 80187c2:	fba2 0101 	umull	r0, r1, r2, r1
 80187c6:	1863      	adds	r3, r4, r1
 80187c8:	4619      	mov	r1, r3
 80187ca:	f64f 72ff 	movw	r2, #65535	; 0xffff
 80187ce:	f04f 0300 	mov.w	r3, #0
 80187d2:	f7e8 f853 	bl	800087c <__aeabi_ldivmod>
 80187d6:	4602      	mov	r2, r0
 80187d8:	460b      	mov	r3, r1
 80187da:	e9c7 2302 	strd	r2, r3, [r7, #8]
    temperature = temp / 10 * 10;
 80187de:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80187e2:	f04f 020a 	mov.w	r2, #10
 80187e6:	f04f 0300 	mov.w	r3, #0
 80187ea:	f7e8 f847 	bl	800087c <__aeabi_ldivmod>
 80187ee:	4602      	mov	r2, r0
 80187f0:	460b      	mov	r3, r1
 80187f2:	4613      	mov	r3, r2
 80187f4:	009b      	lsls	r3, r3, #2
 80187f6:	4413      	add	r3, r2
 80187f8:	005b      	lsls	r3, r3, #1
 80187fa:	461a      	mov	r2, r3
 80187fc:	4b0f      	ldr	r3, [pc, #60]	; (801883c <getTemperatureAndHumidity+0x160>)
 80187fe:	601a      	str	r2, [r3, #0]
    humidity = humi / 10 * 10;
 8018800:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8018804:	f04f 020a 	mov.w	r2, #10
 8018808:	f04f 0300 	mov.w	r3, #0
 801880c:	f7e8 f836 	bl	800087c <__aeabi_ldivmod>
 8018810:	4602      	mov	r2, r0
 8018812:	460b      	mov	r3, r1
 8018814:	4613      	mov	r3, r2
 8018816:	009b      	lsls	r3, r3, #2
 8018818:	4413      	add	r3, r2
 801881a:	005b      	lsls	r3, r3, #1
 801881c:	461a      	mov	r2, r3
 801881e:	4b08      	ldr	r3, [pc, #32]	; (8018840 <getTemperatureAndHumidity+0x164>)
 8018820:	601a      	str	r2, [r3, #0]
 8018822:	e002      	b.n	801882a <getTemperatureAndHumidity+0x14e>
    if(readbuffer[2] != crc8( readbuffer, 2 )) return false;
 8018824:	bf00      	nop
 8018826:	e000      	b.n	801882a <getTemperatureAndHumidity+0x14e>
    if(readbuffer[5] != crc8( readbuffer + 3, 2 )) return false;
 8018828:	bf00      	nop
}
 801882a:	3724      	adds	r7, #36	; 0x24
 801882c:	46bd      	mov	sp, r7
 801882e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018830:	0002ab98 	.word	0x0002ab98
 8018834:	ffff5038 	.word	0xffff5038
 8018838:	000186a0 	.word	0x000186a0
 801883c:	20000e7c 	.word	0x20000e7c
 8018840:	20000e80 	.word	0x20000e80

08018844 <SHT31Test>:

bool SHT31Test( void )
{
 8018844:	b580      	push	{r7, lr}
 8018846:	af00      	add	r7, sp, #0
    return SYS_I2C_Test( SHT31_I2C_ADDRESS );
 8018848:	2044      	movs	r0, #68	; 0x44
 801884a:	f7e9 f80b 	bl	8001864 <SYS_I2C_Test>
 801884e:	4603      	mov	r3, r0
}
 8018850:	4618      	mov	r0, r3
 8018852:	bd80      	pop	{r7, pc}

08018854 <SHT31Init>:

void SHT31Init( void )
{
 8018854:	b580      	push	{r7, lr}
 8018856:	af00      	add	r7, sp, #0
    SHT31SetDeviceAddr( SHT31_I2C_ADDRESS );
 8018858:	2044      	movs	r0, #68	; 0x44
 801885a:	f7ff fedd 	bl	8018618 <SHT31SetDeviceAddr>
    SHT31Reset( );
 801885e:	f7ff ff34 	bl	80186ca <SHT31Reset>
    HAL_Delay( 1 ); // it needs to wait 1ms after soft reset 
 8018862:	2001      	movs	r0, #1
 8018864:	f7e9 fbf1 	bl	800204a <HAL_Delay>
    SHT31WriteCommand( SHT31_MEAS_PERIODIC_10MPS_HIGHREP );
 8018868:	f242 7037 	movw	r0, #10039	; 0x2737
 801886c:	f7ff ff14 	bl	8018698 <SHT31WriteCommand>
}
 8018870:	bf00      	nop
 8018872:	bd80      	pop	{r7, pc}

08018874 <getAirTemperatureAndHumidity>:

void getAirTemperatureAndHumidity( uint32_t *temp, uint32_t *humi )
{
 8018874:	b580      	push	{r7, lr}
 8018876:	b082      	sub	sp, #8
 8018878:	af00      	add	r7, sp, #0
 801887a:	6078      	str	r0, [r7, #4]
 801887c:	6039      	str	r1, [r7, #0]
    getTemperatureAndHumidity( );
 801887e:	f7ff ff2d 	bl	80186dc <getTemperatureAndHumidity>
    if( temp ) *temp = temperature;
 8018882:	687b      	ldr	r3, [r7, #4]
 8018884:	2b00      	cmp	r3, #0
 8018886:	d003      	beq.n	8018890 <getAirTemperatureAndHumidity+0x1c>
 8018888:	4b07      	ldr	r3, [pc, #28]	; (80188a8 <getAirTemperatureAndHumidity+0x34>)
 801888a:	681a      	ldr	r2, [r3, #0]
 801888c:	687b      	ldr	r3, [r7, #4]
 801888e:	601a      	str	r2, [r3, #0]
    if( humi ) *humi = humidity;
 8018890:	683b      	ldr	r3, [r7, #0]
 8018892:	2b00      	cmp	r3, #0
 8018894:	d003      	beq.n	801889e <getAirTemperatureAndHumidity+0x2a>
 8018896:	4b05      	ldr	r3, [pc, #20]	; (80188ac <getAirTemperatureAndHumidity+0x38>)
 8018898:	681a      	ldr	r2, [r3, #0]
 801889a:	683b      	ldr	r3, [r7, #0]
 801889c:	601a      	str	r2, [r3, #0]
}
 801889e:	bf00      	nop
 80188a0:	3708      	adds	r7, #8
 80188a2:	46bd      	mov	sp, r7
 80188a4:	bd80      	pop	{r7, pc}
 80188a6:	bf00      	nop
 80188a8:	20000e7c 	.word	0x20000e7c
 80188ac:	20000e80 	.word	0x20000e80

080188b0 <UTIL_ADV_TRACE_Init>:

/** @addtogroup ADV_TRACE_exported_function
 *  @{
 */
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)
{
 80188b0:	b580      	push	{r7, lr}
 80188b2:	af00      	add	r7, sp, #0
  /* initialize the Ptr for Read/Write */
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Ctx, 0x0, sizeof(ADV_TRACE_Context));
 80188b4:	2218      	movs	r2, #24
 80188b6:	2100      	movs	r1, #0
 80188b8:	4807      	ldr	r0, [pc, #28]	; (80188d8 <UTIL_ADV_TRACE_Init+0x28>)
 80188ba:	f000 fb50 	bl	8018f5e <UTIL_MEM_set_8>
  (void)UTIL_ADV_TRACE_MEMSET8(&ADV_TRACE_Buffer, 0x0, sizeof(ADV_TRACE_Buffer));
 80188be:	f44f 7200 	mov.w	r2, #512	; 0x200
 80188c2:	2100      	movs	r1, #0
 80188c4:	4805      	ldr	r0, [pc, #20]	; (80188dc <UTIL_ADV_TRACE_Init+0x2c>)
 80188c6:	f000 fb4a 	bl	8018f5e <UTIL_MEM_set_8>
#endif
  /* Allocate Lock resource */
  UTIL_ADV_TRACE_INIT_CRITICAL_SECTION();
  
  /* Initialize the Low Level interface */  
  return UTIL_TraceDriver.Init(TRACE_TxCpltCallback);
 80188ca:	4b05      	ldr	r3, [pc, #20]	; (80188e0 <UTIL_ADV_TRACE_Init+0x30>)
 80188cc:	681b      	ldr	r3, [r3, #0]
 80188ce:	4805      	ldr	r0, [pc, #20]	; (80188e4 <UTIL_ADV_TRACE_Init+0x34>)
 80188d0:	4798      	blx	r3
 80188d2:	4603      	mov	r3, r0
}
 80188d4:	4618      	mov	r0, r3
 80188d6:	bd80      	pop	{r7, pc}
 80188d8:	20000e84 	.word	0x20000e84
 80188dc:	20000e9c 	.word	0x20000e9c
 80188e0:	0801a9d0 	.word	0x0801a9d0
 80188e4:	08018b31 	.word	0x08018b31

080188e8 <UTIL_ADV_TRACE_COND_FSend>:
  return UTIL_TraceDriver.StartRx(UserCallback);
}

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const char *strFormat, ...)
{
 80188e8:	b408      	push	{r3}
 80188ea:	b580      	push	{r7, lr}
 80188ec:	b08d      	sub	sp, #52	; 0x34
 80188ee:	af00      	add	r7, sp, #0
 80188f0:	60f8      	str	r0, [r7, #12]
 80188f2:	60b9      	str	r1, [r7, #8]
 80188f4:	607a      	str	r2, [r7, #4]
  va_list vaArgs;
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  uint8_t buf[UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
  uint16_t timestamp_size = 0u;
 80188f6:	2300      	movs	r3, #0
 80188f8:	82fb      	strh	r3, [r7, #22]
  uint16_t writepos;
  uint16_t idx;
#else
  uint8_t buf[UTIL_ADV_TRACE_TMP_BUF_SIZE+UTIL_ADV_TRACE_TMP_MAX_TIMESTMAP_SIZE];
#endif
  uint16_t buff_size = 0u;
 80188fa:	2300      	movs	r3, #0
 80188fc:	85bb      	strh	r3, [r7, #44]	; 0x2c

  /* check verbose level */
  if (!( ADV_TRACE_Ctx.CurrentVerboseLevel >= VerboseLevel))
 80188fe:	4b38      	ldr	r3, [pc, #224]	; (80189e0 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8018900:	7a1b      	ldrb	r3, [r3, #8]
 8018902:	461a      	mov	r2, r3
 8018904:	68fb      	ldr	r3, [r7, #12]
 8018906:	4293      	cmp	r3, r2
 8018908:	d902      	bls.n	8018910 <UTIL_ADV_TRACE_COND_FSend+0x28>
  {
    return UTIL_ADV_TRACE_GIVEUP;
 801890a:	f06f 0304 	mvn.w	r3, #4
 801890e:	e05f      	b.n	80189d0 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

  if(( Region & ADV_TRACE_Ctx.RegionMask) != Region)
 8018910:	4b33      	ldr	r3, [pc, #204]	; (80189e0 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8018912:	68da      	ldr	r2, [r3, #12]
 8018914:	68bb      	ldr	r3, [r7, #8]
 8018916:	4013      	ands	r3, r2
 8018918:	68ba      	ldr	r2, [r7, #8]
 801891a:	429a      	cmp	r2, r3
 801891c:	d002      	beq.n	8018924 <UTIL_ADV_TRACE_COND_FSend+0x3c>
  {
    return UTIL_ADV_TRACE_REGIONMASKED;
 801891e:	f06f 0305 	mvn.w	r3, #5
 8018922:	e055      	b.n	80189d0 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if((ADV_TRACE_Ctx.timestamp_func != NULL) && (TimeStampState != 0u))
 8018924:	4b2e      	ldr	r3, [pc, #184]	; (80189e0 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8018926:	685b      	ldr	r3, [r3, #4]
 8018928:	2b00      	cmp	r3, #0
 801892a:	d00a      	beq.n	8018942 <UTIL_ADV_TRACE_COND_FSend+0x5a>
 801892c:	687b      	ldr	r3, [r7, #4]
 801892e:	2b00      	cmp	r3, #0
 8018930:	d007      	beq.n	8018942 <UTIL_ADV_TRACE_COND_FSend+0x5a>
  {
    ADV_TRACE_Ctx.timestamp_func(buf,&timestamp_size);
 8018932:	4b2b      	ldr	r3, [pc, #172]	; (80189e0 <UTIL_ADV_TRACE_COND_FSend+0xf8>)
 8018934:	685b      	ldr	r3, [r3, #4]
 8018936:	f107 0116 	add.w	r1, r7, #22
 801893a:	f107 0218 	add.w	r2, r7, #24
 801893e:	4610      	mov	r0, r2
 8018940:	4798      	blx	r3
  }

  va_start( vaArgs, strFormat);
 8018942:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8018946:	62bb      	str	r3, [r7, #40]	; 0x28
  buff_size =(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)sztmp,UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 8018948:	6abb      	ldr	r3, [r7, #40]	; 0x28
 801894a:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 801894c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8018950:	4824      	ldr	r0, [pc, #144]	; (80189e4 <UTIL_ADV_TRACE_COND_FSend+0xfc>)
 8018952:	f001 f933 	bl	8019bbc <tiny_vsnprintf_like>
 8018956:	4603      	mov	r3, r0
 8018958:	85bb      	strh	r3, [r7, #44]	; 0x2c

  TRACE_Lock();
 801895a:	f000 f9ef 	bl	8018d3c <TRACE_Lock>

  /* if allocation is ok, write data into the buffer */
  if (TRACE_AllocateBufer((buff_size+timestamp_size),&writepos) != -1)
 801895e:	8afa      	ldrh	r2, [r7, #22]
 8018960:	8dbb      	ldrh	r3, [r7, #44]	; 0x2c
 8018962:	4413      	add	r3, r2
 8018964:	b29b      	uxth	r3, r3
 8018966:	f107 0214 	add.w	r2, r7, #20
 801896a:	4611      	mov	r1, r2
 801896c:	4618      	mov	r0, r3
 801896e:	f000 f967 	bl	8018c40 <TRACE_AllocateBufer>
 8018972:	4603      	mov	r3, r0
 8018974:	f1b3 3fff 	cmp.w	r3, #4294967295
 8018978:	d026      	beq.n	80189c8 <UTIL_ADV_TRACE_COND_FSend+0xe0>
    }
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

    /* copy the timestamp */
    for (idx = 0u; idx < timestamp_size; idx++)
 801897a:	2300      	movs	r3, #0
 801897c:	85fb      	strh	r3, [r7, #46]	; 0x2e
 801897e:	e00f      	b.n	80189a0 <UTIL_ADV_TRACE_COND_FSend+0xb8>
    {
      ADV_TRACE_Buffer[writepos] = buf[idx];
 8018980:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 8018982:	8aba      	ldrh	r2, [r7, #20]
 8018984:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8018988:	440b      	add	r3, r1
 801898a:	f813 1c18 	ldrb.w	r1, [r3, #-24]
 801898e:	4b16      	ldr	r3, [pc, #88]	; (80189e8 <UTIL_ADV_TRACE_COND_FSend+0x100>)
 8018990:	5499      	strb	r1, [r3, r2]
      writepos = writepos + 1u;
 8018992:	8abb      	ldrh	r3, [r7, #20]
 8018994:	3301      	adds	r3, #1
 8018996:	b29b      	uxth	r3, r3
 8018998:	82bb      	strh	r3, [r7, #20]
    for (idx = 0u; idx < timestamp_size; idx++)
 801899a:	8dfb      	ldrh	r3, [r7, #46]	; 0x2e
 801899c:	3301      	adds	r3, #1
 801899e:	85fb      	strh	r3, [r7, #46]	; 0x2e
 80189a0:	8afb      	ldrh	r3, [r7, #22]
 80189a2:	8dfa      	ldrh	r2, [r7, #46]	; 0x2e
 80189a4:	429a      	cmp	r2, r3
 80189a6:	d3eb      	bcc.n	8018980 <UTIL_ADV_TRACE_COND_FSend+0x98>
    }

    /* copy the data */
    (void)UTIL_ADV_TRACE_VSNPRINTF((char *)(&ADV_TRACE_Buffer[writepos]), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
 80189a8:	8abb      	ldrh	r3, [r7, #20]
 80189aa:	461a      	mov	r2, r3
 80189ac:	4b0e      	ldr	r3, [pc, #56]	; (80189e8 <UTIL_ADV_TRACE_COND_FSend+0x100>)
 80189ae:	18d0      	adds	r0, r2, r3
 80189b0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80189b2:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 80189b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80189b8:	f001 f900 	bl	8019bbc <tiny_vsnprintf_like>
    va_end(vaArgs);

    TRACE_UnLock();
 80189bc:	f000 f9dc 	bl	8018d78 <TRACE_UnLock>

    return TRACE_Send();
 80189c0:	f000 f832 	bl	8018a28 <TRACE_Send>
 80189c4:	4603      	mov	r3, r0
 80189c6:	e003      	b.n	80189d0 <UTIL_ADV_TRACE_COND_FSend+0xe8>
  }

  va_end(vaArgs);
  TRACE_UnLock();
 80189c8:	f000 f9d6 	bl	8018d78 <TRACE_UnLock>
    ADV_TRACE_Ctx.OverRunStatus = TRACE_OVERRUN_INDICATION;
  }
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
#endif

  return UTIL_ADV_TRACE_MEM_FULL;
 80189cc:	f06f 0302 	mvn.w	r3, #2
  buff_size+=(uint16_t)UTIL_ADV_TRACE_VSNPRINTF((char *)(buf + buff_size), UTIL_ADV_TRACE_TMP_BUF_SIZE, strFormat, vaArgs);
  va_end(vaArgs);

  return UTIL_ADV_TRACE_Send(buf, buff_size);
#endif
}
 80189d0:	4618      	mov	r0, r3
 80189d2:	3734      	adds	r7, #52	; 0x34
 80189d4:	46bd      	mov	sp, r7
 80189d6:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80189da:	b001      	add	sp, #4
 80189dc:	4770      	bx	lr
 80189de:	bf00      	nop
 80189e0:	20000e84 	.word	0x20000e84
 80189e4:	2000109c 	.word	0x2000109c
 80189e8:	20000e9c 	.word	0x20000e9c

080189ec <UTIL_ADV_TRACE_RegisterTimeStampFunction>:
}
#endif

#if defined(UTIL_ADV_TRACE_CONDITIONNAL)
void UTIL_ADV_TRACE_RegisterTimeStampFunction(cb_timestamp *cb)
{
 80189ec:	b480      	push	{r7}
 80189ee:	b083      	sub	sp, #12
 80189f0:	af00      	add	r7, sp, #0
 80189f2:	6078      	str	r0, [r7, #4]
	ADV_TRACE_Ctx.timestamp_func = *cb;
 80189f4:	4a03      	ldr	r2, [pc, #12]	; (8018a04 <UTIL_ADV_TRACE_RegisterTimeStampFunction+0x18>)
 80189f6:	687b      	ldr	r3, [r7, #4]
 80189f8:	6053      	str	r3, [r2, #4]
}
 80189fa:	bf00      	nop
 80189fc:	370c      	adds	r7, #12
 80189fe:	46bd      	mov	sp, r7
 8018a00:	bc80      	pop	{r7}
 8018a02:	4770      	bx	lr
 8018a04:	20000e84 	.word	0x20000e84

08018a08 <UTIL_ADV_TRACE_SetVerboseLevel>:

void UTIL_ADV_TRACE_SetVerboseLevel(uint8_t Level)
{
 8018a08:	b480      	push	{r7}
 8018a0a:	b083      	sub	sp, #12
 8018a0c:	af00      	add	r7, sp, #0
 8018a0e:	4603      	mov	r3, r0
 8018a10:	71fb      	strb	r3, [r7, #7]
	ADV_TRACE_Ctx.CurrentVerboseLevel = Level;
 8018a12:	4a04      	ldr	r2, [pc, #16]	; (8018a24 <UTIL_ADV_TRACE_SetVerboseLevel+0x1c>)
 8018a14:	79fb      	ldrb	r3, [r7, #7]
 8018a16:	7213      	strb	r3, [r2, #8]
}
 8018a18:	bf00      	nop
 8018a1a:	370c      	adds	r7, #12
 8018a1c:	46bd      	mov	sp, r7
 8018a1e:	bc80      	pop	{r7}
 8018a20:	4770      	bx	lr
 8018a22:	bf00      	nop
 8018a24:	20000e84 	.word	0x20000e84

08018a28 <TRACE_Send>:
/**
  * @brief send the data of the trace to low layer
  * @retval Status based on @ref UTIL_ADV_TRACE_Status_t
  */
static UTIL_ADV_TRACE_Status_t TRACE_Send(void)
{
 8018a28:	b580      	push	{r7, lr}
 8018a2a:	b088      	sub	sp, #32
 8018a2c:	af00      	add	r7, sp, #0
  UTIL_ADV_TRACE_Status_t ret = UTIL_ADV_TRACE_OK;  
 8018a2e:	2300      	movs	r3, #0
 8018a30:	77fb      	strb	r3, [r7, #31]
  uint8_t *ptr = NULL;
 8018a32:	2300      	movs	r3, #0
 8018a34:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018a36:	f3ef 8310 	mrs	r3, PRIMASK
 8018a3a:	613b      	str	r3, [r7, #16]
  return(result);
 8018a3c:	693b      	ldr	r3, [r7, #16]
  
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();  
 8018a3e:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8018a40:	b672      	cpsid	i
}
 8018a42:	bf00      	nop
  
  if(TRACE_IsLocked() == 0u)
 8018a44:	f000 f9b6 	bl	8018db4 <TRACE_IsLocked>
 8018a48:	4603      	mov	r3, r0
 8018a4a:	2b00      	cmp	r3, #0
 8018a4c:	d15d      	bne.n	8018b0a <TRACE_Send+0xe2>
  {
    TRACE_Lock();
 8018a4e:	f000 f975 	bl	8018d3c <TRACE_Lock>
	    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send overrun(%d)--\n", ADV_TRACE_Ctx.TraceSentSize);
	    return UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
	}
#endif

    if (ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr)
 8018a52:	4b34      	ldr	r3, [pc, #208]	; (8018b24 <TRACE_Send+0xfc>)
 8018a54:	8a1a      	ldrh	r2, [r3, #16]
 8018a56:	4b33      	ldr	r3, [pc, #204]	; (8018b24 <TRACE_Send+0xfc>)
 8018a58:	8a5b      	ldrh	r3, [r3, #18]
 8018a5a:	429a      	cmp	r2, r3
 8018a5c:	d04d      	beq.n	8018afa <TRACE_Send+0xd2>
    {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
   	  if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 8018a5e:	4b31      	ldr	r3, [pc, #196]	; (8018b24 <TRACE_Send+0xfc>)
 8018a60:	789b      	ldrb	r3, [r3, #2]
 8018a62:	2b01      	cmp	r3, #1
 8018a64:	d117      	bne.n	8018a96 <TRACE_Send+0x6e>
   	  {
        ADV_TRACE_Ctx.TraceSentSize = (uint16_t)(ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr);
 8018a66:	4b2f      	ldr	r3, [pc, #188]	; (8018b24 <TRACE_Send+0xfc>)
 8018a68:	881a      	ldrh	r2, [r3, #0]
 8018a6a:	4b2e      	ldr	r3, [pc, #184]	; (8018b24 <TRACE_Send+0xfc>)
 8018a6c:	8a1b      	ldrh	r3, [r3, #16]
 8018a6e:	1ad3      	subs	r3, r2, r3
 8018a70:	b29a      	uxth	r2, r3
 8018a72:	4b2c      	ldr	r3, [pc, #176]	; (8018b24 <TRACE_Send+0xfc>)
 8018a74:	829a      	strh	r2, [r3, #20]
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8018a76:	4b2b      	ldr	r3, [pc, #172]	; (8018b24 <TRACE_Send+0xfc>)
 8018a78:	2202      	movs	r2, #2
 8018a7a:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = 0;
 8018a7c:	4b29      	ldr	r3, [pc, #164]	; (8018b24 <TRACE_Send+0xfc>)
 8018a7e:	2200      	movs	r2, #0
 8018a80:	801a      	strh	r2, [r3, #0]
        
        UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
        
        if (0u == ADV_TRACE_Ctx.TraceSentSize)
 8018a82:	4b28      	ldr	r3, [pc, #160]	; (8018b24 <TRACE_Send+0xfc>)
 8018a84:	8a9b      	ldrh	r3, [r3, #20]
 8018a86:	2b00      	cmp	r3, #0
 8018a88:	d105      	bne.n	8018a96 <TRACE_Send+0x6e>
        {
          ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8018a8a:	4b26      	ldr	r3, [pc, #152]	; (8018b24 <TRACE_Send+0xfc>)
 8018a8c:	2200      	movs	r2, #0
 8018a8e:	709a      	strb	r2, [r3, #2]
          ADV_TRACE_Ctx.TraceRdPtr = 0;
 8018a90:	4b24      	ldr	r3, [pc, #144]	; (8018b24 <TRACE_Send+0xfc>)
 8018a92:	2200      	movs	r2, #0
 8018a94:	821a      	strh	r2, [r3, #16]
        }
   	  }
      
   	  if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8018a96:	4b23      	ldr	r3, [pc, #140]	; (8018b24 <TRACE_Send+0xfc>)
 8018a98:	789b      	ldrb	r3, [r3, #2]
 8018a9a:	2b00      	cmp	r3, #0
 8018a9c:	d115      	bne.n	8018aca <TRACE_Send+0xa2>
   	  {
#endif
   	    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8018a9e:	4b21      	ldr	r3, [pc, #132]	; (8018b24 <TRACE_Send+0xfc>)
 8018aa0:	8a5a      	ldrh	r2, [r3, #18]
 8018aa2:	4b20      	ldr	r3, [pc, #128]	; (8018b24 <TRACE_Send+0xfc>)
 8018aa4:	8a1b      	ldrh	r3, [r3, #16]
 8018aa6:	429a      	cmp	r2, r3
 8018aa8:	d908      	bls.n	8018abc <TRACE_Send+0x94>
        {
   	    	ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8018aaa:	4b1e      	ldr	r3, [pc, #120]	; (8018b24 <TRACE_Send+0xfc>)
 8018aac:	8a5a      	ldrh	r2, [r3, #18]
 8018aae:	4b1d      	ldr	r3, [pc, #116]	; (8018b24 <TRACE_Send+0xfc>)
 8018ab0:	8a1b      	ldrh	r3, [r3, #16]
 8018ab2:	1ad3      	subs	r3, r2, r3
 8018ab4:	b29a      	uxth	r2, r3
 8018ab6:	4b1b      	ldr	r3, [pc, #108]	; (8018b24 <TRACE_Send+0xfc>)
 8018ab8:	829a      	strh	r2, [r3, #20]
 8018aba:	e006      	b.n	8018aca <TRACE_Send+0xa2>
        }
        else  /* TraceRdPtr > TraceWrPtr */
        {
        	ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8018abc:	4b19      	ldr	r3, [pc, #100]	; (8018b24 <TRACE_Send+0xfc>)
 8018abe:	8a1b      	ldrh	r3, [r3, #16]
 8018ac0:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8018ac4:	b29a      	uxth	r2, r3
 8018ac6:	4b17      	ldr	r3, [pc, #92]	; (8018b24 <TRACE_Send+0xfc>)
 8018ac8:	829a      	strh	r2, [r3, #20]

        }
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
      }
#endif
      ptr = &ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr];
 8018aca:	4b16      	ldr	r3, [pc, #88]	; (8018b24 <TRACE_Send+0xfc>)
 8018acc:	8a1b      	ldrh	r3, [r3, #16]
 8018ace:	461a      	mov	r2, r3
 8018ad0:	4b15      	ldr	r3, [pc, #84]	; (8018b28 <TRACE_Send+0x100>)
 8018ad2:	4413      	add	r3, r2
 8018ad4:	61bb      	str	r3, [r7, #24]
 8018ad6:	697b      	ldr	r3, [r7, #20]
 8018ad8:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018ada:	68fb      	ldr	r3, [r7, #12]
 8018adc:	f383 8810 	msr	PRIMASK, r3
}
 8018ae0:	bf00      	nop

      UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
      UTIL_ADV_TRACE_PreSendHook(); 
 8018ae2:	f7e9 fa7b 	bl	8001fdc <UTIL_ADV_TRACE_PreSendHook>

      UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n",ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
      ret = UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
 8018ae6:	4b11      	ldr	r3, [pc, #68]	; (8018b2c <TRACE_Send+0x104>)
 8018ae8:	68db      	ldr	r3, [r3, #12]
 8018aea:	4a0e      	ldr	r2, [pc, #56]	; (8018b24 <TRACE_Send+0xfc>)
 8018aec:	8a92      	ldrh	r2, [r2, #20]
 8018aee:	4611      	mov	r1, r2
 8018af0:	69b8      	ldr	r0, [r7, #24]
 8018af2:	4798      	blx	r3
 8018af4:	4603      	mov	r3, r0
 8018af6:	77fb      	strb	r3, [r7, #31]
 8018af8:	e00d      	b.n	8018b16 <TRACE_Send+0xee>
    }
    else
    {
      TRACE_UnLock();
 8018afa:	f000 f93d 	bl	8018d78 <TRACE_UnLock>
 8018afe:	697b      	ldr	r3, [r7, #20]
 8018b00:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018b02:	68bb      	ldr	r3, [r7, #8]
 8018b04:	f383 8810 	msr	PRIMASK, r3
}
 8018b08:	e005      	b.n	8018b16 <TRACE_Send+0xee>
 8018b0a:	697b      	ldr	r3, [r7, #20]
 8018b0c:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018b0e:	687b      	ldr	r3, [r7, #4]
 8018b10:	f383 8810 	msr	PRIMASK, r3
}
 8018b14:	bf00      	nop
  else
  {
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  }
  
  return ret;
 8018b16:	f997 301f 	ldrsb.w	r3, [r7, #31]
}
 8018b1a:	4618      	mov	r0, r3
 8018b1c:	3720      	adds	r7, #32
 8018b1e:	46bd      	mov	sp, r7
 8018b20:	bd80      	pop	{r7, pc}
 8018b22:	bf00      	nop
 8018b24:	20000e84 	.word	0x20000e84
 8018b28:	20000e9c 	.word	0x20000e9c
 8018b2c:	0801a9d0 	.word	0x0801a9d0

08018b30 <TRACE_TxCpltCallback>:
  * @brief Tx callback called by the low layer level to inform a transfer complete
  * @param Ptr pointer not used only for HAL compatibility
  * @retval none
  */
static void TRACE_TxCpltCallback(void *Ptr)
{ 
 8018b30:	b580      	push	{r7, lr}
 8018b32:	b086      	sub	sp, #24
 8018b34:	af00      	add	r7, sp, #0
 8018b36:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018b38:	f3ef 8310 	mrs	r3, PRIMASK
 8018b3c:	613b      	str	r3, [r7, #16]
  return(result);
 8018b3e:	693b      	ldr	r3, [r7, #16]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8018b40:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8018b42:	b672      	cpsid	i
}
 8018b44:	bf00      	nop
    ADV_TRACE_Ctx.TraceSentSize = 0u;
  }
#endif
  
#if defined(UTIL_ADV_TRACE_UNCHUNK_MODE)
  if(TRACE_UNCHUNK_TRANSFER == ADV_TRACE_Ctx.unchunk_status)
 8018b46:	4b3b      	ldr	r3, [pc, #236]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018b48:	789b      	ldrb	r3, [r3, #2]
 8018b4a:	2b02      	cmp	r3, #2
 8018b4c:	d106      	bne.n	8018b5c <TRACE_TxCpltCallback+0x2c>
  {
	  ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8018b4e:	4b39      	ldr	r3, [pc, #228]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018b50:	2200      	movs	r2, #0
 8018b52:	709a      	strb	r2, [r3, #2]
	  ADV_TRACE_Ctx.TraceRdPtr = 0;
 8018b54:	4b37      	ldr	r3, [pc, #220]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018b56:	2200      	movs	r2, #0
 8018b58:	821a      	strh	r2, [r3, #16]
 8018b5a:	e00a      	b.n	8018b72 <TRACE_TxCpltCallback+0x42>
	  UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk complete\n");
  }
  else
  {
	  ADV_TRACE_Ctx.TraceRdPtr = (ADV_TRACE_Ctx.TraceRdPtr + ADV_TRACE_Ctx.TraceSentSize) % UTIL_ADV_TRACE_FIFO_SIZE;
 8018b5c:	4b35      	ldr	r3, [pc, #212]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018b5e:	8a1a      	ldrh	r2, [r3, #16]
 8018b60:	4b34      	ldr	r3, [pc, #208]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018b62:	8a9b      	ldrh	r3, [r3, #20]
 8018b64:	4413      	add	r3, r2
 8018b66:	b29b      	uxth	r3, r3
 8018b68:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8018b6c:	b29a      	uxth	r2, r3
 8018b6e:	4b31      	ldr	r3, [pc, #196]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018b70:	821a      	strh	r2, [r3, #16]
		UTIL_TraceDriver.Send(ptr, ADV_TRACE_Ctx.TraceSentSize);
    return;
	}
#endif
  
  if((ADV_TRACE_Ctx.TraceRdPtr != ADV_TRACE_Ctx.TraceWrPtr) && (1u == ADV_TRACE_Ctx.TraceLock))
 8018b72:	4b30      	ldr	r3, [pc, #192]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018b74:	8a1a      	ldrh	r2, [r3, #16]
 8018b76:	4b2f      	ldr	r3, [pc, #188]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018b78:	8a5b      	ldrh	r3, [r3, #18]
 8018b7a:	429a      	cmp	r2, r3
 8018b7c:	d04b      	beq.n	8018c16 <TRACE_TxCpltCallback+0xe6>
 8018b7e:	4b2d      	ldr	r3, [pc, #180]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018b80:	8adb      	ldrh	r3, [r3, #22]
 8018b82:	2b01      	cmp	r3, #1
 8018b84:	d147      	bne.n	8018c16 <TRACE_TxCpltCallback+0xe6>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if(TRACE_UNCHUNK_DETECTED == ADV_TRACE_Ctx.unchunk_status)
 8018b86:	4b2b      	ldr	r3, [pc, #172]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018b88:	789b      	ldrb	r3, [r3, #2]
 8018b8a:	2b01      	cmp	r3, #1
 8018b8c:	d117      	bne.n	8018bbe <TRACE_TxCpltCallback+0x8e>
    {
   		ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.unchunk_enabled - ADV_TRACE_Ctx.TraceRdPtr;
 8018b8e:	4b29      	ldr	r3, [pc, #164]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018b90:	881a      	ldrh	r2, [r3, #0]
 8018b92:	4b28      	ldr	r3, [pc, #160]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018b94:	8a1b      	ldrh	r3, [r3, #16]
 8018b96:	1ad3      	subs	r3, r2, r3
 8018b98:	b29a      	uxth	r2, r3
 8018b9a:	4b26      	ldr	r3, [pc, #152]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018b9c:	829a      	strh	r2, [r3, #20]
   		ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_TRANSFER;
 8018b9e:	4b25      	ldr	r3, [pc, #148]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018ba0:	2202      	movs	r2, #2
 8018ba2:	709a      	strb	r2, [r3, #2]
   		ADV_TRACE_Ctx.unchunk_enabled = 0;
 8018ba4:	4b23      	ldr	r3, [pc, #140]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018ba6:	2200      	movs	r2, #0
 8018ba8:	801a      	strh	r2, [r3, #0]
      
    	UTIL_ADV_TRACE_DEBUG("\nTRACE_TxCpltCallback::unchunk start(%d,%d)\n",ADV_TRACE_Ctx.unchunk_enabled, ADV_TRACE_Ctx.TraceRdPtr);
      
    	if (0u == ADV_TRACE_Ctx.TraceSentSize)
 8018baa:	4b22      	ldr	r3, [pc, #136]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018bac:	8a9b      	ldrh	r3, [r3, #20]
 8018bae:	2b00      	cmp	r3, #0
 8018bb0:	d105      	bne.n	8018bbe <TRACE_TxCpltCallback+0x8e>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_NONE;
 8018bb2:	4b20      	ldr	r3, [pc, #128]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018bb4:	2200      	movs	r2, #0
 8018bb6:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.TraceRdPtr = 0;
 8018bb8:	4b1e      	ldr	r3, [pc, #120]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018bba:	2200      	movs	r2, #0
 8018bbc:	821a      	strh	r2, [r3, #16]
      }
    }
    
    if(TRACE_UNCHUNK_NONE == ADV_TRACE_Ctx.unchunk_status)
 8018bbe:	4b1d      	ldr	r3, [pc, #116]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018bc0:	789b      	ldrb	r3, [r3, #2]
 8018bc2:	2b00      	cmp	r3, #0
 8018bc4:	d115      	bne.n	8018bf2 <TRACE_TxCpltCallback+0xc2>
    {
#endif
      if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8018bc6:	4b1b      	ldr	r3, [pc, #108]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018bc8:	8a5a      	ldrh	r2, [r3, #18]
 8018bca:	4b1a      	ldr	r3, [pc, #104]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018bcc:	8a1b      	ldrh	r3, [r3, #16]
 8018bce:	429a      	cmp	r2, r3
 8018bd0:	d908      	bls.n	8018be4 <TRACE_TxCpltCallback+0xb4>
      {
        ADV_TRACE_Ctx.TraceSentSize = ADV_TRACE_Ctx.TraceWrPtr - ADV_TRACE_Ctx.TraceRdPtr;
 8018bd2:	4b18      	ldr	r3, [pc, #96]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018bd4:	8a5a      	ldrh	r2, [r3, #18]
 8018bd6:	4b17      	ldr	r3, [pc, #92]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018bd8:	8a1b      	ldrh	r3, [r3, #16]
 8018bda:	1ad3      	subs	r3, r2, r3
 8018bdc:	b29a      	uxth	r2, r3
 8018bde:	4b15      	ldr	r3, [pc, #84]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018be0:	829a      	strh	r2, [r3, #20]
 8018be2:	e006      	b.n	8018bf2 <TRACE_TxCpltCallback+0xc2>
      }
      else  /* TraceRdPtr > TraceWrPtr */
      {
        ADV_TRACE_Ctx.TraceSentSize = UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceRdPtr;
 8018be4:	4b13      	ldr	r3, [pc, #76]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018be6:	8a1b      	ldrh	r3, [r3, #16]
 8018be8:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8018bec:	b29a      	uxth	r2, r3
 8018bee:	4b11      	ldr	r3, [pc, #68]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018bf0:	829a      	strh	r2, [r3, #20]
 8018bf2:	697b      	ldr	r3, [r7, #20]
 8018bf4:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018bf6:	68fb      	ldr	r3, [r7, #12]
 8018bf8:	f383 8810 	msr	PRIMASK, r3
}
 8018bfc:	bf00      	nop
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    }
#endif
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_Send(%d-%d)--\n", ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceSentSize);
    UTIL_TraceDriver.Send(&ADV_TRACE_Buffer[ADV_TRACE_Ctx.TraceRdPtr], ADV_TRACE_Ctx.TraceSentSize);
 8018bfe:	4b0e      	ldr	r3, [pc, #56]	; (8018c38 <TRACE_TxCpltCallback+0x108>)
 8018c00:	68db      	ldr	r3, [r3, #12]
 8018c02:	4a0c      	ldr	r2, [pc, #48]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018c04:	8a12      	ldrh	r2, [r2, #16]
 8018c06:	4611      	mov	r1, r2
 8018c08:	4a0c      	ldr	r2, [pc, #48]	; (8018c3c <TRACE_TxCpltCallback+0x10c>)
 8018c0a:	440a      	add	r2, r1
 8018c0c:	4909      	ldr	r1, [pc, #36]	; (8018c34 <TRACE_TxCpltCallback+0x104>)
 8018c0e:	8a89      	ldrh	r1, [r1, #20]
 8018c10:	4610      	mov	r0, r2
 8018c12:	4798      	blx	r3
 8018c14:	e00a      	b.n	8018c2c <TRACE_TxCpltCallback+0xfc>
  }
  else
  {
    UTIL_ADV_TRACE_PostSendHook();      
 8018c16:	f7e9 f9e9 	bl	8001fec <UTIL_ADV_TRACE_PostSendHook>
 8018c1a:	697b      	ldr	r3, [r7, #20]
 8018c1c:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018c1e:	68bb      	ldr	r3, [r7, #8]
 8018c20:	f383 8810 	msr	PRIMASK, r3
}
 8018c24:	bf00      	nop
    UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION(); 
    TRACE_UnLock();
 8018c26:	f000 f8a7 	bl	8018d78 <TRACE_UnLock>
  }
}
 8018c2a:	bf00      	nop
 8018c2c:	bf00      	nop
 8018c2e:	3718      	adds	r7, #24
 8018c30:	46bd      	mov	sp, r7
 8018c32:	bd80      	pop	{r7, pc}
 8018c34:	20000e84 	.word	0x20000e84
 8018c38:	0801a9d0 	.word	0x0801a9d0
 8018c3c:	20000e9c 	.word	0x20000e9c

08018c40 <TRACE_AllocateBufer>:
  * @param  Size to allocate within fifo
  * @param  Pos position within the fifo
  * @retval write position inside the buffer is -1 no space available.
  */
static int16_t TRACE_AllocateBufer(uint16_t Size, uint16_t *Pos)
{
 8018c40:	b480      	push	{r7}
 8018c42:	b087      	sub	sp, #28
 8018c44:	af00      	add	r7, sp, #0
 8018c46:	4603      	mov	r3, r0
 8018c48:	6039      	str	r1, [r7, #0]
 8018c4a:	80fb      	strh	r3, [r7, #6]
  uint16_t freesize;
  int16_t ret = -1;
 8018c4c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8018c50:	82bb      	strh	r3, [r7, #20]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018c52:	f3ef 8310 	mrs	r3, PRIMASK
 8018c56:	60fb      	str	r3, [r7, #12]
  return(result);
 8018c58:	68fb      	ldr	r3, [r7, #12]

  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8018c5a:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 8018c5c:	b672      	cpsid	i
}
 8018c5e:	bf00      	nop

  if (ADV_TRACE_Ctx.TraceWrPtr == ADV_TRACE_Ctx.TraceRdPtr)
 8018c60:	4b35      	ldr	r3, [pc, #212]	; (8018d38 <TRACE_AllocateBufer+0xf8>)
 8018c62:	8a5a      	ldrh	r2, [r3, #18]
 8018c64:	4b34      	ldr	r3, [pc, #208]	; (8018d38 <TRACE_AllocateBufer+0xf8>)
 8018c66:	8a1b      	ldrh	r3, [r3, #16]
 8018c68:	429a      	cmp	r2, r3
 8018c6a:	d11b      	bne.n	8018ca4 <TRACE_AllocateBufer+0x64>
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8018c6c:	4b32      	ldr	r3, [pc, #200]	; (8018d38 <TRACE_AllocateBufer+0xf8>)
 8018c6e:	8a5b      	ldrh	r3, [r3, #18]
 8018c70:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8018c74:	82fb      	strh	r3, [r7, #22]
    if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size))
 8018c76:	88fa      	ldrh	r2, [r7, #6]
 8018c78:	8afb      	ldrh	r3, [r7, #22]
 8018c7a:	429a      	cmp	r2, r3
 8018c7c:	d33a      	bcc.n	8018cf4 <TRACE_AllocateBufer+0xb4>
 8018c7e:	4b2e      	ldr	r3, [pc, #184]	; (8018d38 <TRACE_AllocateBufer+0xf8>)
 8018c80:	8a1b      	ldrh	r3, [r3, #16]
 8018c82:	88fa      	ldrh	r2, [r7, #6]
 8018c84:	429a      	cmp	r2, r3
 8018c86:	d235      	bcs.n	8018cf4 <TRACE_AllocateBufer+0xb4>
    {
      ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 8018c88:	4b2b      	ldr	r3, [pc, #172]	; (8018d38 <TRACE_AllocateBufer+0xf8>)
 8018c8a:	2201      	movs	r2, #1
 8018c8c:	709a      	strb	r2, [r3, #2]
      ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 8018c8e:	4b2a      	ldr	r3, [pc, #168]	; (8018d38 <TRACE_AllocateBufer+0xf8>)
 8018c90:	8a5a      	ldrh	r2, [r3, #18]
 8018c92:	4b29      	ldr	r3, [pc, #164]	; (8018d38 <TRACE_AllocateBufer+0xf8>)
 8018c94:	801a      	strh	r2, [r3, #0]
      freesize = ADV_TRACE_Ctx.TraceRdPtr;
 8018c96:	4b28      	ldr	r3, [pc, #160]	; (8018d38 <TRACE_AllocateBufer+0xf8>)
 8018c98:	8a1b      	ldrh	r3, [r3, #16]
 8018c9a:	82fb      	strh	r3, [r7, #22]
      ADV_TRACE_Ctx.TraceWrPtr = 0;
 8018c9c:	4b26      	ldr	r3, [pc, #152]	; (8018d38 <TRACE_AllocateBufer+0xf8>)
 8018c9e:	2200      	movs	r2, #0
 8018ca0:	825a      	strh	r2, [r3, #18]
 8018ca2:	e027      	b.n	8018cf4 <TRACE_AllocateBufer+0xb4>
#endif
  }
  else
  {
#ifdef UTIL_ADV_TRACE_UNCHUNK_MODE
    if (ADV_TRACE_Ctx.TraceWrPtr > ADV_TRACE_Ctx.TraceRdPtr)
 8018ca4:	4b24      	ldr	r3, [pc, #144]	; (8018d38 <TRACE_AllocateBufer+0xf8>)
 8018ca6:	8a5a      	ldrh	r2, [r3, #18]
 8018ca8:	4b23      	ldr	r3, [pc, #140]	; (8018d38 <TRACE_AllocateBufer+0xf8>)
 8018caa:	8a1b      	ldrh	r3, [r3, #16]
 8018cac:	429a      	cmp	r2, r3
 8018cae:	d91b      	bls.n	8018ce8 <TRACE_AllocateBufer+0xa8>
    {
      freesize = (uint16_t)(UTIL_ADV_TRACE_FIFO_SIZE - ADV_TRACE_Ctx.TraceWrPtr);
 8018cb0:	4b21      	ldr	r3, [pc, #132]	; (8018d38 <TRACE_AllocateBufer+0xf8>)
 8018cb2:	8a5b      	ldrh	r3, [r3, #18]
 8018cb4:	f5c3 7300 	rsb	r3, r3, #512	; 0x200
 8018cb8:	82fb      	strh	r3, [r7, #22]
      if((Size >= freesize) && (ADV_TRACE_Ctx.TraceRdPtr > Size)) 
 8018cba:	88fa      	ldrh	r2, [r7, #6]
 8018cbc:	8afb      	ldrh	r3, [r7, #22]
 8018cbe:	429a      	cmp	r2, r3
 8018cc0:	d318      	bcc.n	8018cf4 <TRACE_AllocateBufer+0xb4>
 8018cc2:	4b1d      	ldr	r3, [pc, #116]	; (8018d38 <TRACE_AllocateBufer+0xf8>)
 8018cc4:	8a1b      	ldrh	r3, [r3, #16]
 8018cc6:	88fa      	ldrh	r2, [r7, #6]
 8018cc8:	429a      	cmp	r2, r3
 8018cca:	d213      	bcs.n	8018cf4 <TRACE_AllocateBufer+0xb4>
      {
        ADV_TRACE_Ctx.unchunk_status = TRACE_UNCHUNK_DETECTED;
 8018ccc:	4b1a      	ldr	r3, [pc, #104]	; (8018d38 <TRACE_AllocateBufer+0xf8>)
 8018cce:	2201      	movs	r2, #1
 8018cd0:	709a      	strb	r2, [r3, #2]
        ADV_TRACE_Ctx.unchunk_enabled = ADV_TRACE_Ctx.TraceWrPtr;
 8018cd2:	4b19      	ldr	r3, [pc, #100]	; (8018d38 <TRACE_AllocateBufer+0xf8>)
 8018cd4:	8a5a      	ldrh	r2, [r3, #18]
 8018cd6:	4b18      	ldr	r3, [pc, #96]	; (8018d38 <TRACE_AllocateBufer+0xf8>)
 8018cd8:	801a      	strh	r2, [r3, #0]
        freesize = ADV_TRACE_Ctx.TraceRdPtr;
 8018cda:	4b17      	ldr	r3, [pc, #92]	; (8018d38 <TRACE_AllocateBufer+0xf8>)
 8018cdc:	8a1b      	ldrh	r3, [r3, #16]
 8018cde:	82fb      	strh	r3, [r7, #22]
        ADV_TRACE_Ctx.TraceWrPtr = 0;
 8018ce0:	4b15      	ldr	r3, [pc, #84]	; (8018d38 <TRACE_AllocateBufer+0xf8>)
 8018ce2:	2200      	movs	r2, #0
 8018ce4:	825a      	strh	r2, [r3, #18]
 8018ce6:	e005      	b.n	8018cf4 <TRACE_AllocateBufer+0xb4>
      }
    }
    else
    {
      freesize = (uint16_t)(ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr);
 8018ce8:	4b13      	ldr	r3, [pc, #76]	; (8018d38 <TRACE_AllocateBufer+0xf8>)
 8018cea:	8a1a      	ldrh	r2, [r3, #16]
 8018cec:	4b12      	ldr	r3, [pc, #72]	; (8018d38 <TRACE_AllocateBufer+0xf8>)
 8018cee:	8a5b      	ldrh	r3, [r3, #18]
 8018cf0:	1ad3      	subs	r3, r2, r3
 8018cf2:	82fb      	strh	r3, [r7, #22]
      freesize = ADV_TRACE_Ctx.TraceRdPtr - ADV_TRACE_Ctx.TraceWrPtr;
    }
#endif
  }
  
  if (freesize > Size)
 8018cf4:	8afa      	ldrh	r2, [r7, #22]
 8018cf6:	88fb      	ldrh	r3, [r7, #6]
 8018cf8:	429a      	cmp	r2, r3
 8018cfa:	d90f      	bls.n	8018d1c <TRACE_AllocateBufer+0xdc>
  {
    *Pos = ADV_TRACE_Ctx.TraceWrPtr;
 8018cfc:	4b0e      	ldr	r3, [pc, #56]	; (8018d38 <TRACE_AllocateBufer+0xf8>)
 8018cfe:	8a5a      	ldrh	r2, [r3, #18]
 8018d00:	683b      	ldr	r3, [r7, #0]
 8018d02:	801a      	strh	r2, [r3, #0]
    ADV_TRACE_Ctx.TraceWrPtr = (ADV_TRACE_Ctx.TraceWrPtr + Size) % UTIL_ADV_TRACE_FIFO_SIZE;
 8018d04:	4b0c      	ldr	r3, [pc, #48]	; (8018d38 <TRACE_AllocateBufer+0xf8>)
 8018d06:	8a5a      	ldrh	r2, [r3, #18]
 8018d08:	88fb      	ldrh	r3, [r7, #6]
 8018d0a:	4413      	add	r3, r2
 8018d0c:	b29b      	uxth	r3, r3
 8018d0e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8018d12:	b29a      	uxth	r2, r3
 8018d14:	4b08      	ldr	r3, [pc, #32]	; (8018d38 <TRACE_AllocateBufer+0xf8>)
 8018d16:	825a      	strh	r2, [r3, #18]
    ret = 0;
 8018d18:	2300      	movs	r3, #0
 8018d1a:	82bb      	strh	r3, [r7, #20]
 8018d1c:	693b      	ldr	r3, [r7, #16]
 8018d1e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018d20:	68bb      	ldr	r3, [r7, #8]
 8018d22:	f383 8810 	msr	PRIMASK, r3
}
 8018d26:	bf00      	nop
    UTIL_ADV_TRACE_DEBUG("\n--TRACE_AllocateBufer(%d-%d::%d-%d)--\n",freesize - Size, Size, ADV_TRACE_Ctx.TraceRdPtr, ADV_TRACE_Ctx.TraceWrPtr);
#endif
  }

  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();  
  return ret;
 8018d28:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
}
 8018d2c:	4618      	mov	r0, r3
 8018d2e:	371c      	adds	r7, #28
 8018d30:	46bd      	mov	sp, r7
 8018d32:	bc80      	pop	{r7}
 8018d34:	4770      	bx	lr
 8018d36:	bf00      	nop
 8018d38:	20000e84 	.word	0x20000e84

08018d3c <TRACE_Lock>:
/**
  * @brief  Lock the trace buffer.
  * @retval None.
  */
static void TRACE_Lock(void)
{
 8018d3c:	b480      	push	{r7}
 8018d3e:	b085      	sub	sp, #20
 8018d40:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018d42:	f3ef 8310 	mrs	r3, PRIMASK
 8018d46:	607b      	str	r3, [r7, #4]
  return(result);
 8018d48:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8018d4a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8018d4c:	b672      	cpsid	i
}
 8018d4e:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock++;
 8018d50:	4b08      	ldr	r3, [pc, #32]	; (8018d74 <TRACE_Lock+0x38>)
 8018d52:	8adb      	ldrh	r3, [r3, #22]
 8018d54:	3301      	adds	r3, #1
 8018d56:	b29a      	uxth	r2, r3
 8018d58:	4b06      	ldr	r3, [pc, #24]	; (8018d74 <TRACE_Lock+0x38>)
 8018d5a:	82da      	strh	r2, [r3, #22]
 8018d5c:	68fb      	ldr	r3, [r7, #12]
 8018d5e:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018d60:	68bb      	ldr	r3, [r7, #8]
 8018d62:	f383 8810 	msr	PRIMASK, r3
}
 8018d66:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8018d68:	bf00      	nop
 8018d6a:	3714      	adds	r7, #20
 8018d6c:	46bd      	mov	sp, r7
 8018d6e:	bc80      	pop	{r7}
 8018d70:	4770      	bx	lr
 8018d72:	bf00      	nop
 8018d74:	20000e84 	.word	0x20000e84

08018d78 <TRACE_UnLock>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static void TRACE_UnLock(void)
{
 8018d78:	b480      	push	{r7}
 8018d7a:	b085      	sub	sp, #20
 8018d7c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018d7e:	f3ef 8310 	mrs	r3, PRIMASK
 8018d82:	607b      	str	r3, [r7, #4]
  return(result);
 8018d84:	687b      	ldr	r3, [r7, #4]
  UTIL_ADV_TRACE_ENTER_CRITICAL_SECTION();
 8018d86:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8018d88:	b672      	cpsid	i
}
 8018d8a:	bf00      	nop
  ADV_TRACE_Ctx.TraceLock--;
 8018d8c:	4b08      	ldr	r3, [pc, #32]	; (8018db0 <TRACE_UnLock+0x38>)
 8018d8e:	8adb      	ldrh	r3, [r3, #22]
 8018d90:	3b01      	subs	r3, #1
 8018d92:	b29a      	uxth	r2, r3
 8018d94:	4b06      	ldr	r3, [pc, #24]	; (8018db0 <TRACE_UnLock+0x38>)
 8018d96:	82da      	strh	r2, [r3, #22]
 8018d98:	68fb      	ldr	r3, [r7, #12]
 8018d9a:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018d9c:	68bb      	ldr	r3, [r7, #8]
 8018d9e:	f383 8810 	msr	PRIMASK, r3
}
 8018da2:	bf00      	nop
  UTIL_ADV_TRACE_EXIT_CRITICAL_SECTION();
}
 8018da4:	bf00      	nop
 8018da6:	3714      	adds	r7, #20
 8018da8:	46bd      	mov	sp, r7
 8018daa:	bc80      	pop	{r7}
 8018dac:	4770      	bx	lr
 8018dae:	bf00      	nop
 8018db0:	20000e84 	.word	0x20000e84

08018db4 <TRACE_IsLocked>:
/**
  * @brief  UnLock the trace buffer.
  * @retval None.
  */
static uint32_t TRACE_IsLocked(void)
{
 8018db4:	b480      	push	{r7}
 8018db6:	af00      	add	r7, sp, #0
  return (ADV_TRACE_Ctx.TraceLock == 0u? 0u: 1u);
 8018db8:	4b05      	ldr	r3, [pc, #20]	; (8018dd0 <TRACE_IsLocked+0x1c>)
 8018dba:	8adb      	ldrh	r3, [r3, #22]
 8018dbc:	2b00      	cmp	r3, #0
 8018dbe:	bf14      	ite	ne
 8018dc0:	2301      	movne	r3, #1
 8018dc2:	2300      	moveq	r3, #0
 8018dc4:	b2db      	uxtb	r3, r3
}
 8018dc6:	4618      	mov	r0, r3
 8018dc8:	46bd      	mov	sp, r7
 8018dca:	bc80      	pop	{r7}
 8018dcc:	4770      	bx	lr
 8018dce:	bf00      	nop
 8018dd0:	20000e84 	.word	0x20000e84

08018dd4 <UTIL_LPM_Init>:

/** @addtogroup TINY_LPM_Exported_function
  * @{
  */
void UTIL_LPM_Init( void )
{
 8018dd4:	b480      	push	{r7}
 8018dd6:	af00      	add	r7, sp, #0
  StopModeDisable = UTIL_LPM_NO_BIT_SET;
 8018dd8:	4b04      	ldr	r3, [pc, #16]	; (8018dec <UTIL_LPM_Init+0x18>)
 8018dda:	2200      	movs	r2, #0
 8018ddc:	601a      	str	r2, [r3, #0]
  OffModeDisable = UTIL_LPM_NO_BIT_SET;
 8018dde:	4b04      	ldr	r3, [pc, #16]	; (8018df0 <UTIL_LPM_Init+0x1c>)
 8018de0:	2200      	movs	r2, #0
 8018de2:	601a      	str	r2, [r3, #0]
  UTIL_LPM_INIT_CRITICAL_SECTION( );
}
 8018de4:	bf00      	nop
 8018de6:	46bd      	mov	sp, r7
 8018de8:	bc80      	pop	{r7}
 8018dea:	4770      	bx	lr
 8018dec:	2000119c 	.word	0x2000119c
 8018df0:	200011a0 	.word	0x200011a0

08018df4 <UTIL_LPM_SetStopMode>:
void UTIL_LPM_DeInit( void )
{
}

void UTIL_LPM_SetStopMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8018df4:	b480      	push	{r7}
 8018df6:	b087      	sub	sp, #28
 8018df8:	af00      	add	r7, sp, #0
 8018dfa:	6078      	str	r0, [r7, #4]
 8018dfc:	460b      	mov	r3, r1
 8018dfe:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018e00:	f3ef 8310 	mrs	r3, PRIMASK
 8018e04:	613b      	str	r3, [r7, #16]
  return(result);
 8018e06:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8018e08:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8018e0a:	b672      	cpsid	i
}
 8018e0c:	bf00      	nop
  
  switch( state )
 8018e0e:	78fb      	ldrb	r3, [r7, #3]
 8018e10:	2b00      	cmp	r3, #0
 8018e12:	d008      	beq.n	8018e26 <UTIL_LPM_SetStopMode+0x32>
 8018e14:	2b01      	cmp	r3, #1
 8018e16:	d10e      	bne.n	8018e36 <UTIL_LPM_SetStopMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      StopModeDisable |= lpm_id_bm;
 8018e18:	4b0d      	ldr	r3, [pc, #52]	; (8018e50 <UTIL_LPM_SetStopMode+0x5c>)
 8018e1a:	681a      	ldr	r2, [r3, #0]
 8018e1c:	687b      	ldr	r3, [r7, #4]
 8018e1e:	4313      	orrs	r3, r2
 8018e20:	4a0b      	ldr	r2, [pc, #44]	; (8018e50 <UTIL_LPM_SetStopMode+0x5c>)
 8018e22:	6013      	str	r3, [r2, #0]
      break;
 8018e24:	e008      	b.n	8018e38 <UTIL_LPM_SetStopMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      StopModeDisable &= ( ~lpm_id_bm );
 8018e26:	687b      	ldr	r3, [r7, #4]
 8018e28:	43da      	mvns	r2, r3
 8018e2a:	4b09      	ldr	r3, [pc, #36]	; (8018e50 <UTIL_LPM_SetStopMode+0x5c>)
 8018e2c:	681b      	ldr	r3, [r3, #0]
 8018e2e:	4013      	ands	r3, r2
 8018e30:	4a07      	ldr	r2, [pc, #28]	; (8018e50 <UTIL_LPM_SetStopMode+0x5c>)
 8018e32:	6013      	str	r3, [r2, #0]
      break;
 8018e34:	e000      	b.n	8018e38 <UTIL_LPM_SetStopMode+0x44>
    }
  default :
    {
      break;
 8018e36:	bf00      	nop
 8018e38:	697b      	ldr	r3, [r7, #20]
 8018e3a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018e3c:	68fb      	ldr	r3, [r7, #12]
 8018e3e:	f383 8810 	msr	PRIMASK, r3
}
 8018e42:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8018e44:	bf00      	nop
 8018e46:	371c      	adds	r7, #28
 8018e48:	46bd      	mov	sp, r7
 8018e4a:	bc80      	pop	{r7}
 8018e4c:	4770      	bx	lr
 8018e4e:	bf00      	nop
 8018e50:	2000119c 	.word	0x2000119c

08018e54 <UTIL_LPM_SetOffMode>:

void UTIL_LPM_SetOffMode( UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state )
{
 8018e54:	b480      	push	{r7}
 8018e56:	b087      	sub	sp, #28
 8018e58:	af00      	add	r7, sp, #0
 8018e5a:	6078      	str	r0, [r7, #4]
 8018e5c:	460b      	mov	r3, r1
 8018e5e:	70fb      	strb	r3, [r7, #3]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018e60:	f3ef 8310 	mrs	r3, PRIMASK
 8018e64:	613b      	str	r3, [r7, #16]
  return(result);
 8018e66:	693b      	ldr	r3, [r7, #16]
  UTIL_LPM_ENTER_CRITICAL_SECTION( );
 8018e68:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 8018e6a:	b672      	cpsid	i
}
 8018e6c:	bf00      	nop
  
  switch(state)
 8018e6e:	78fb      	ldrb	r3, [r7, #3]
 8018e70:	2b00      	cmp	r3, #0
 8018e72:	d008      	beq.n	8018e86 <UTIL_LPM_SetOffMode+0x32>
 8018e74:	2b01      	cmp	r3, #1
 8018e76:	d10e      	bne.n	8018e96 <UTIL_LPM_SetOffMode+0x42>
  {
  case UTIL_LPM_DISABLE:
    {
      OffModeDisable |= lpm_id_bm;
 8018e78:	4b0d      	ldr	r3, [pc, #52]	; (8018eb0 <UTIL_LPM_SetOffMode+0x5c>)
 8018e7a:	681a      	ldr	r2, [r3, #0]
 8018e7c:	687b      	ldr	r3, [r7, #4]
 8018e7e:	4313      	orrs	r3, r2
 8018e80:	4a0b      	ldr	r2, [pc, #44]	; (8018eb0 <UTIL_LPM_SetOffMode+0x5c>)
 8018e82:	6013      	str	r3, [r2, #0]
      break;
 8018e84:	e008      	b.n	8018e98 <UTIL_LPM_SetOffMode+0x44>
    }
  case UTIL_LPM_ENABLE:
    {
      OffModeDisable &= ( ~lpm_id_bm );
 8018e86:	687b      	ldr	r3, [r7, #4]
 8018e88:	43da      	mvns	r2, r3
 8018e8a:	4b09      	ldr	r3, [pc, #36]	; (8018eb0 <UTIL_LPM_SetOffMode+0x5c>)
 8018e8c:	681b      	ldr	r3, [r3, #0]
 8018e8e:	4013      	ands	r3, r2
 8018e90:	4a07      	ldr	r2, [pc, #28]	; (8018eb0 <UTIL_LPM_SetOffMode+0x5c>)
 8018e92:	6013      	str	r3, [r2, #0]
      break;
 8018e94:	e000      	b.n	8018e98 <UTIL_LPM_SetOffMode+0x44>
    }
  default :
    {
      break;
 8018e96:	bf00      	nop
 8018e98:	697b      	ldr	r3, [r7, #20]
 8018e9a:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018e9c:	68fb      	ldr	r3, [r7, #12]
 8018e9e:	f383 8810 	msr	PRIMASK, r3
}
 8018ea2:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION( );
}
 8018ea4:	bf00      	nop
 8018ea6:	371c      	adds	r7, #28
 8018ea8:	46bd      	mov	sp, r7
 8018eaa:	bc80      	pop	{r7}
 8018eac:	4770      	bx	lr
 8018eae:	bf00      	nop
 8018eb0:	200011a0 	.word	0x200011a0

08018eb4 <UTIL_LPM_EnterLowPower>:

  return mode_selected;
}

void UTIL_LPM_EnterLowPower( void )
{
 8018eb4:	b580      	push	{r7, lr}
 8018eb6:	b084      	sub	sp, #16
 8018eb8:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8018eba:	f3ef 8310 	mrs	r3, PRIMASK
 8018ebe:	60bb      	str	r3, [r7, #8]
  return(result);
 8018ec0:	68bb      	ldr	r3, [r7, #8]
  UTIL_LPM_ENTER_CRITICAL_SECTION_ELP( );
 8018ec2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("cpsid i" : : : "memory");
 8018ec4:	b672      	cpsid	i
}
 8018ec6:	bf00      	nop

  if( StopModeDisable != UTIL_LPM_NO_BIT_SET )
 8018ec8:	4b12      	ldr	r3, [pc, #72]	; (8018f14 <UTIL_LPM_EnterLowPower+0x60>)
 8018eca:	681b      	ldr	r3, [r3, #0]
 8018ecc:	2b00      	cmp	r3, #0
 8018ece:	d006      	beq.n	8018ede <UTIL_LPM_EnterLowPower+0x2a>
  {
    /**
     * At least one user disallows Stop Mode
     * SLEEP mode is required
     */
      UTIL_PowerDriver.EnterSleepMode( );
 8018ed0:	4b11      	ldr	r3, [pc, #68]	; (8018f18 <UTIL_LPM_EnterLowPower+0x64>)
 8018ed2:	681b      	ldr	r3, [r3, #0]
 8018ed4:	4798      	blx	r3
      UTIL_PowerDriver.ExitSleepMode( );
 8018ed6:	4b10      	ldr	r3, [pc, #64]	; (8018f18 <UTIL_LPM_EnterLowPower+0x64>)
 8018ed8:	685b      	ldr	r3, [r3, #4]
 8018eda:	4798      	blx	r3
 8018edc:	e010      	b.n	8018f00 <UTIL_LPM_EnterLowPower+0x4c>
  }
  else
  { 
    if( OffModeDisable != UTIL_LPM_NO_BIT_SET )
 8018ede:	4b0f      	ldr	r3, [pc, #60]	; (8018f1c <UTIL_LPM_EnterLowPower+0x68>)
 8018ee0:	681b      	ldr	r3, [r3, #0]
 8018ee2:	2b00      	cmp	r3, #0
 8018ee4:	d006      	beq.n	8018ef4 <UTIL_LPM_EnterLowPower+0x40>
    {
      /**
       * At least one user disallows Off Mode
       * STOP mode is required
       */
        UTIL_PowerDriver.EnterStopMode( );
 8018ee6:	4b0c      	ldr	r3, [pc, #48]	; (8018f18 <UTIL_LPM_EnterLowPower+0x64>)
 8018ee8:	689b      	ldr	r3, [r3, #8]
 8018eea:	4798      	blx	r3
        UTIL_PowerDriver.ExitStopMode( );
 8018eec:	4b0a      	ldr	r3, [pc, #40]	; (8018f18 <UTIL_LPM_EnterLowPower+0x64>)
 8018eee:	68db      	ldr	r3, [r3, #12]
 8018ef0:	4798      	blx	r3
 8018ef2:	e005      	b.n	8018f00 <UTIL_LPM_EnterLowPower+0x4c>
    else
    {
      /**
       * OFF mode is required
       */
      UTIL_PowerDriver.EnterOffMode( );
 8018ef4:	4b08      	ldr	r3, [pc, #32]	; (8018f18 <UTIL_LPM_EnterLowPower+0x64>)
 8018ef6:	691b      	ldr	r3, [r3, #16]
 8018ef8:	4798      	blx	r3
      UTIL_PowerDriver.ExitOffMode( );
 8018efa:	4b07      	ldr	r3, [pc, #28]	; (8018f18 <UTIL_LPM_EnterLowPower+0x64>)
 8018efc:	695b      	ldr	r3, [r3, #20]
 8018efe:	4798      	blx	r3
 8018f00:	68fb      	ldr	r3, [r7, #12]
 8018f02:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8018f04:	687b      	ldr	r3, [r7, #4]
 8018f06:	f383 8810 	msr	PRIMASK, r3
}
 8018f0a:	bf00      	nop
    }
  }
  
  UTIL_LPM_EXIT_CRITICAL_SECTION_ELP( );
}
 8018f0c:	bf00      	nop
 8018f0e:	3710      	adds	r7, #16
 8018f10:	46bd      	mov	sp, r7
 8018f12:	bd80      	pop	{r7, pc}
 8018f14:	2000119c 	.word	0x2000119c
 8018f18:	0801a978 	.word	0x0801a978
 8018f1c:	200011a0 	.word	0x200011a0

08018f20 <UTIL_MEM_cpy_8>:
/* Global variables ----------------------------------------------------------*/
/* Private function prototypes -----------------------------------------------*/
/* Functions Definition ------------------------------------------------------*/

void UTIL_MEM_cpy_8( void *dst, const void *src, uint16_t size )
{
 8018f20:	b480      	push	{r7}
 8018f22:	b087      	sub	sp, #28
 8018f24:	af00      	add	r7, sp, #0
 8018f26:	60f8      	str	r0, [r7, #12]
 8018f28:	60b9      	str	r1, [r7, #8]
 8018f2a:	4613      	mov	r3, r2
 8018f2c:	80fb      	strh	r3, [r7, #6]
  uint8_t* dst8= (uint8_t *) dst;
 8018f2e:	68fb      	ldr	r3, [r7, #12]
 8018f30:	617b      	str	r3, [r7, #20]
  uint8_t* src8= (uint8_t *) src;
 8018f32:	68bb      	ldr	r3, [r7, #8]
 8018f34:	613b      	str	r3, [r7, #16]

  while( size-- )
 8018f36:	e007      	b.n	8018f48 <UTIL_MEM_cpy_8+0x28>
    {
        *dst8++ = *src8++;
 8018f38:	693a      	ldr	r2, [r7, #16]
 8018f3a:	1c53      	adds	r3, r2, #1
 8018f3c:	613b      	str	r3, [r7, #16]
 8018f3e:	697b      	ldr	r3, [r7, #20]
 8018f40:	1c59      	adds	r1, r3, #1
 8018f42:	6179      	str	r1, [r7, #20]
 8018f44:	7812      	ldrb	r2, [r2, #0]
 8018f46:	701a      	strb	r2, [r3, #0]
  while( size-- )
 8018f48:	88fb      	ldrh	r3, [r7, #6]
 8018f4a:	1e5a      	subs	r2, r3, #1
 8018f4c:	80fa      	strh	r2, [r7, #6]
 8018f4e:	2b00      	cmp	r3, #0
 8018f50:	d1f2      	bne.n	8018f38 <UTIL_MEM_cpy_8+0x18>
    }
}
 8018f52:	bf00      	nop
 8018f54:	bf00      	nop
 8018f56:	371c      	adds	r7, #28
 8018f58:	46bd      	mov	sp, r7
 8018f5a:	bc80      	pop	{r7}
 8018f5c:	4770      	bx	lr

08018f5e <UTIL_MEM_set_8>:
        *dst8-- = *src8++;
    }
}

void UTIL_MEM_set_8( void *dst, uint8_t value, uint16_t size )
{
 8018f5e:	b480      	push	{r7}
 8018f60:	b085      	sub	sp, #20
 8018f62:	af00      	add	r7, sp, #0
 8018f64:	6078      	str	r0, [r7, #4]
 8018f66:	460b      	mov	r3, r1
 8018f68:	70fb      	strb	r3, [r7, #3]
 8018f6a:	4613      	mov	r3, r2
 8018f6c:	803b      	strh	r3, [r7, #0]
  uint8_t* dst8= (uint8_t *) dst;
 8018f6e:	687b      	ldr	r3, [r7, #4]
 8018f70:	60fb      	str	r3, [r7, #12]
  while( size-- )
 8018f72:	e004      	b.n	8018f7e <UTIL_MEM_set_8+0x20>
  {
    *dst8++ = value;
 8018f74:	68fb      	ldr	r3, [r7, #12]
 8018f76:	1c5a      	adds	r2, r3, #1
 8018f78:	60fa      	str	r2, [r7, #12]
 8018f7a:	78fa      	ldrb	r2, [r7, #3]
 8018f7c:	701a      	strb	r2, [r3, #0]
  while( size-- )
 8018f7e:	883b      	ldrh	r3, [r7, #0]
 8018f80:	1e5a      	subs	r2, r3, #1
 8018f82:	803a      	strh	r2, [r7, #0]
 8018f84:	2b00      	cmp	r3, #0
 8018f86:	d1f5      	bne.n	8018f74 <UTIL_MEM_set_8+0x16>
  }
}
 8018f88:	bf00      	nop
 8018f8a:	bf00      	nop
 8018f8c:	3714      	adds	r7, #20
 8018f8e:	46bd      	mov	sp, r7
 8018f90:	bc80      	pop	{r7}
 8018f92:	4770      	bx	lr

08018f94 <UTIL_SEQ_Run>:
 * This function can be nested.
 * That is the reason why many variables that are used only in that function are declared static.
 * Note: These variables could have been declared static in the function.
 */
void UTIL_SEQ_Run( UTIL_SEQ_bm_t Mask_bm )
{
 8018f94:	b580      	push	{r7, lr}
 8018f96:	b08c      	sub	sp, #48	; 0x30
 8018f98:	af00      	add	r7, sp, #0
 8018f9a:	6078      	str	r0, [r7, #4]
  /**
   *  When this function is nested, the mask to be applied cannot be larger than the first call
   *  The mask is always getting smaller and smaller
   *  A copy is made of the mask set by UTIL_SEQ_Run() in case it is called again in the task
   */
  super_mask_backup = SuperMask;
 8018f9c:	4b67      	ldr	r3, [pc, #412]	; (801913c <UTIL_SEQ_Run+0x1a8>)
 8018f9e:	681b      	ldr	r3, [r3, #0]
 8018fa0:	62bb      	str	r3, [r7, #40]	; 0x28
  SuperMask &= Mask_bm;
 8018fa2:	4b66      	ldr	r3, [pc, #408]	; (801913c <UTIL_SEQ_Run+0x1a8>)
 8018fa4:	681a      	ldr	r2, [r3, #0]
 8018fa6:	687b      	ldr	r3, [r7, #4]
 8018fa8:	4013      	ands	r3, r2
 8018faa:	4a64      	ldr	r2, [pc, #400]	; (801913c <UTIL_SEQ_Run+0x1a8>)
 8018fac:	6013      	str	r3, [r2, #0]
   * TaskMask that comes from UTIL_SEQ_PauseTask() / UTIL_SEQ_ResumeTask
   * SuperMask that comes from UTIL_SEQ_Run
   * If the waited event is there, exit from  UTIL_SEQ_Run() to return to the
   * waiting task
   */
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 8018fae:	e083      	b.n	80190b8 <UTIL_SEQ_Run+0x124>
  {
    counter = 0U;
 8018fb0:	2300      	movs	r3, #0
 8018fb2:	62fb      	str	r3, [r7, #44]	; 0x2c
    /**
     * When a flag is set, the associated bit is set in TaskPrio[counter].priority mask depending
     * on the priority parameter given from UTIL_SEQ_SetTask()
     * The while loop is looking for a flag set from the highest priority maskr to the lower
     */
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 8018fb4:	e002      	b.n	8018fbc <UTIL_SEQ_Run+0x28>
    {
      counter++;
 8018fb6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018fb8:	3301      	adds	r3, #1
 8018fba:	62fb      	str	r3, [r7, #44]	; 0x2c
    while((TaskPrio[counter].priority & TaskMask & SuperMask)== 0U)
 8018fbc:	4a60      	ldr	r2, [pc, #384]	; (8019140 <UTIL_SEQ_Run+0x1ac>)
 8018fbe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018fc0:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8018fc4:	4b5f      	ldr	r3, [pc, #380]	; (8019144 <UTIL_SEQ_Run+0x1b0>)
 8018fc6:	681b      	ldr	r3, [r3, #0]
 8018fc8:	401a      	ands	r2, r3
 8018fca:	4b5c      	ldr	r3, [pc, #368]	; (801913c <UTIL_SEQ_Run+0x1a8>)
 8018fcc:	681b      	ldr	r3, [r3, #0]
 8018fce:	4013      	ands	r3, r2
 8018fd0:	2b00      	cmp	r3, #0
 8018fd2:	d0f0      	beq.n	8018fb6 <UTIL_SEQ_Run+0x22>
    }

    current_task_set = TaskPrio[counter].priority & TaskMask & SuperMask;
 8018fd4:	4a5a      	ldr	r2, [pc, #360]	; (8019140 <UTIL_SEQ_Run+0x1ac>)
 8018fd6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018fd8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 8018fdc:	4b59      	ldr	r3, [pc, #356]	; (8019144 <UTIL_SEQ_Run+0x1b0>)
 8018fde:	681b      	ldr	r3, [r3, #0]
 8018fe0:	401a      	ands	r2, r3
 8018fe2:	4b56      	ldr	r3, [pc, #344]	; (801913c <UTIL_SEQ_Run+0x1a8>)
 8018fe4:	681b      	ldr	r3, [r3, #0]
 8018fe6:	4013      	ands	r3, r2
 8018fe8:	627b      	str	r3, [r7, #36]	; 0x24
     * so that the second one can be executed.
     * Note that the first flag is not removed from the list of pending task but just masked by the round_robin mask
     *
     * In the check below, the round_robin mask is reitialize in case all pending tasks haven been executed at least once
     */
    if ((TaskPrio[counter].round_robin & current_task_set) == 0U)
 8018fea:	4a55      	ldr	r2, [pc, #340]	; (8019140 <UTIL_SEQ_Run+0x1ac>)
 8018fec:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8018fee:	00db      	lsls	r3, r3, #3
 8018ff0:	4413      	add	r3, r2
 8018ff2:	685a      	ldr	r2, [r3, #4]
 8018ff4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8018ff6:	4013      	ands	r3, r2
 8018ff8:	2b00      	cmp	r3, #0
 8018ffa:	d106      	bne.n	801900a <UTIL_SEQ_Run+0x76>
    {
      TaskPrio[counter].round_robin = UTIL_SEQ_ALL_BIT_SET;
 8018ffc:	4a50      	ldr	r2, [pc, #320]	; (8019140 <UTIL_SEQ_Run+0x1ac>)
 8018ffe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019000:	00db      	lsls	r3, r3, #3
 8019002:	4413      	add	r3, r2
 8019004:	f04f 32ff 	mov.w	r2, #4294967295
 8019008:	605a      	str	r2, [r3, #4]

    /** Read the flag index of the task to be executed
	 *  Once the index is read, the associated task will be executed even though a higher priority stack is requested
	 *  before task execution.
	 */
    CurrentTaskIdx = (SEQ_BitPosition(current_task_set & TaskPrio[counter].round_robin));
 801900a:	4a4d      	ldr	r2, [pc, #308]	; (8019140 <UTIL_SEQ_Run+0x1ac>)
 801900c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801900e:	00db      	lsls	r3, r3, #3
 8019010:	4413      	add	r3, r2
 8019012:	685a      	ldr	r2, [r3, #4]
 8019014:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019016:	4013      	ands	r3, r2
 8019018:	4618      	mov	r0, r3
 801901a:	f000 f8f9 	bl	8019210 <SEQ_BitPosition>
 801901e:	4603      	mov	r3, r0
 8019020:	461a      	mov	r2, r3
 8019022:	4b49      	ldr	r3, [pc, #292]	; (8019148 <UTIL_SEQ_Run+0x1b4>)
 8019024:	601a      	str	r2, [r3, #0]

    /** remove from the roun_robin mask the task that has been selected to be executed */
    TaskPrio[counter].round_robin &= ~(1U << CurrentTaskIdx);
 8019026:	4a46      	ldr	r2, [pc, #280]	; (8019140 <UTIL_SEQ_Run+0x1ac>)
 8019028:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801902a:	00db      	lsls	r3, r3, #3
 801902c:	4413      	add	r3, r2
 801902e:	685a      	ldr	r2, [r3, #4]
 8019030:	4b45      	ldr	r3, [pc, #276]	; (8019148 <UTIL_SEQ_Run+0x1b4>)
 8019032:	681b      	ldr	r3, [r3, #0]
 8019034:	2101      	movs	r1, #1
 8019036:	fa01 f303 	lsl.w	r3, r1, r3
 801903a:	43db      	mvns	r3, r3
 801903c:	401a      	ands	r2, r3
 801903e:	4940      	ldr	r1, [pc, #256]	; (8019140 <UTIL_SEQ_Run+0x1ac>)
 8019040:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019042:	00db      	lsls	r3, r3, #3
 8019044:	440b      	add	r3, r1
 8019046:	605a      	str	r2, [r3, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019048:	f3ef 8310 	mrs	r3, PRIMASK
 801904c:	61bb      	str	r3, [r7, #24]
  return(result);
 801904e:	69bb      	ldr	r3, [r7, #24]

    UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 8019050:	623b      	str	r3, [r7, #32]
  __ASM volatile ("cpsid i" : : : "memory");
 8019052:	b672      	cpsid	i
}
 8019054:	bf00      	nop
    /** remove from the list or pending task the one that has been selected to be executed */
    TaskSet &= ~(1U << CurrentTaskIdx);
 8019056:	4b3c      	ldr	r3, [pc, #240]	; (8019148 <UTIL_SEQ_Run+0x1b4>)
 8019058:	681b      	ldr	r3, [r3, #0]
 801905a:	2201      	movs	r2, #1
 801905c:	fa02 f303 	lsl.w	r3, r2, r3
 8019060:	43da      	mvns	r2, r3
 8019062:	4b3a      	ldr	r3, [pc, #232]	; (801914c <UTIL_SEQ_Run+0x1b8>)
 8019064:	681b      	ldr	r3, [r3, #0]
 8019066:	4013      	ands	r3, r2
 8019068:	4a38      	ldr	r2, [pc, #224]	; (801914c <UTIL_SEQ_Run+0x1b8>)
 801906a:	6013      	str	r3, [r2, #0]
    /** remove from all priority mask the task that has been selected to be executed */
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 801906c:	2302      	movs	r3, #2
 801906e:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019070:	e013      	b.n	801909a <UTIL_SEQ_Run+0x106>
    {
      TaskPrio[counter - 1U].priority &= ~(1U << CurrentTaskIdx);
 8019072:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019074:	3b01      	subs	r3, #1
 8019076:	4a32      	ldr	r2, [pc, #200]	; (8019140 <UTIL_SEQ_Run+0x1ac>)
 8019078:	f852 1033 	ldr.w	r1, [r2, r3, lsl #3]
 801907c:	4b32      	ldr	r3, [pc, #200]	; (8019148 <UTIL_SEQ_Run+0x1b4>)
 801907e:	681b      	ldr	r3, [r3, #0]
 8019080:	2201      	movs	r2, #1
 8019082:	fa02 f303 	lsl.w	r3, r2, r3
 8019086:	43da      	mvns	r2, r3
 8019088:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801908a:	3b01      	subs	r3, #1
 801908c:	400a      	ands	r2, r1
 801908e:	492c      	ldr	r1, [pc, #176]	; (8019140 <UTIL_SEQ_Run+0x1ac>)
 8019090:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
    for (counter = UTIL_SEQ_CONF_PRIO_NBR; counter != 0U; counter--)
 8019094:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019096:	3b01      	subs	r3, #1
 8019098:	62fb      	str	r3, [r7, #44]	; 0x2c
 801909a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 801909c:	2b00      	cmp	r3, #0
 801909e:	d1e8      	bne.n	8019072 <UTIL_SEQ_Run+0xde>
 80190a0:	6a3b      	ldr	r3, [r7, #32]
 80190a2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80190a4:	697b      	ldr	r3, [r7, #20]
 80190a6:	f383 8810 	msr	PRIMASK, r3
}
 80190aa:	bf00      	nop
    }
    UTIL_SEQ_EXIT_CRITICAL_SECTION( );
    /** Execute the task */
    TaskCb[CurrentTaskIdx]( );
 80190ac:	4b26      	ldr	r3, [pc, #152]	; (8019148 <UTIL_SEQ_Run+0x1b4>)
 80190ae:	681b      	ldr	r3, [r3, #0]
 80190b0:	4a27      	ldr	r2, [pc, #156]	; (8019150 <UTIL_SEQ_Run+0x1bc>)
 80190b2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80190b6:	4798      	blx	r3
  while(((TaskSet & TaskMask & SuperMask) != 0U) && ((EvtSet & EvtWaited)==0U))
 80190b8:	4b24      	ldr	r3, [pc, #144]	; (801914c <UTIL_SEQ_Run+0x1b8>)
 80190ba:	681a      	ldr	r2, [r3, #0]
 80190bc:	4b21      	ldr	r3, [pc, #132]	; (8019144 <UTIL_SEQ_Run+0x1b0>)
 80190be:	681b      	ldr	r3, [r3, #0]
 80190c0:	401a      	ands	r2, r3
 80190c2:	4b1e      	ldr	r3, [pc, #120]	; (801913c <UTIL_SEQ_Run+0x1a8>)
 80190c4:	681b      	ldr	r3, [r3, #0]
 80190c6:	4013      	ands	r3, r2
 80190c8:	2b00      	cmp	r3, #0
 80190ca:	d007      	beq.n	80190dc <UTIL_SEQ_Run+0x148>
 80190cc:	4b21      	ldr	r3, [pc, #132]	; (8019154 <UTIL_SEQ_Run+0x1c0>)
 80190ce:	681a      	ldr	r2, [r3, #0]
 80190d0:	4b21      	ldr	r3, [pc, #132]	; (8019158 <UTIL_SEQ_Run+0x1c4>)
 80190d2:	681b      	ldr	r3, [r3, #0]
 80190d4:	4013      	ands	r3, r2
 80190d6:	2b00      	cmp	r3, #0
 80190d8:	f43f af6a 	beq.w	8018fb0 <UTIL_SEQ_Run+0x1c>
  }

  /* the set of CurrentTaskIdx to no task running allows to call WaitEvt in the Pre/Post ilde context */
  CurrentTaskIdx = UTIL_SEQ_NOTASKRUNNING;
 80190dc:	4b1a      	ldr	r3, [pc, #104]	; (8019148 <UTIL_SEQ_Run+0x1b4>)
 80190de:	f04f 32ff 	mov.w	r2, #4294967295
 80190e2:	601a      	str	r2, [r3, #0]
  UTIL_SEQ_PreIdle( );
 80190e4:	f000 f888 	bl	80191f8 <UTIL_SEQ_PreIdle>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80190e8:	f3ef 8310 	mrs	r3, PRIMASK
 80190ec:	613b      	str	r3, [r7, #16]
  return(result);
 80190ee:	693b      	ldr	r3, [r7, #16]
  
  UTIL_SEQ_ENTER_CRITICAL_SECTION_IDLE( );
 80190f0:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 80190f2:	b672      	cpsid	i
}
 80190f4:	bf00      	nop
  if (!(((TaskSet & TaskMask & SuperMask) != 0U) || ((EvtSet & EvtWaited)!= 0U))) 
 80190f6:	4b15      	ldr	r3, [pc, #84]	; (801914c <UTIL_SEQ_Run+0x1b8>)
 80190f8:	681a      	ldr	r2, [r3, #0]
 80190fa:	4b12      	ldr	r3, [pc, #72]	; (8019144 <UTIL_SEQ_Run+0x1b0>)
 80190fc:	681b      	ldr	r3, [r3, #0]
 80190fe:	401a      	ands	r2, r3
 8019100:	4b0e      	ldr	r3, [pc, #56]	; (801913c <UTIL_SEQ_Run+0x1a8>)
 8019102:	681b      	ldr	r3, [r3, #0]
 8019104:	4013      	ands	r3, r2
 8019106:	2b00      	cmp	r3, #0
 8019108:	d108      	bne.n	801911c <UTIL_SEQ_Run+0x188>
 801910a:	4b12      	ldr	r3, [pc, #72]	; (8019154 <UTIL_SEQ_Run+0x1c0>)
 801910c:	681a      	ldr	r2, [r3, #0]
 801910e:	4b12      	ldr	r3, [pc, #72]	; (8019158 <UTIL_SEQ_Run+0x1c4>)
 8019110:	681b      	ldr	r3, [r3, #0]
 8019112:	4013      	ands	r3, r2
 8019114:	2b00      	cmp	r3, #0
 8019116:	d101      	bne.n	801911c <UTIL_SEQ_Run+0x188>
  {
	UTIL_SEQ_Idle( );
 8019118:	f7e8 fe86 	bl	8001e28 <UTIL_SEQ_Idle>
 801911c:	69fb      	ldr	r3, [r7, #28]
 801911e:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 8019120:	68fb      	ldr	r3, [r7, #12]
 8019122:	f383 8810 	msr	PRIMASK, r3
}
 8019126:	bf00      	nop
  }
  UTIL_SEQ_EXIT_CRITICAL_SECTION_IDLE( );
  
  UTIL_SEQ_PostIdle( );
 8019128:	f000 f86c 	bl	8019204 <UTIL_SEQ_PostIdle>

  /** restore the mask from UTIL_SEQ_Run() */
  SuperMask = super_mask_backup;
 801912c:	4a03      	ldr	r2, [pc, #12]	; (801913c <UTIL_SEQ_Run+0x1a8>)
 801912e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019130:	6013      	str	r3, [r2, #0]

  return;
 8019132:	bf00      	nop
}
 8019134:	3730      	adds	r7, #48	; 0x30
 8019136:	46bd      	mov	sp, r7
 8019138:	bd80      	pop	{r7, pc}
 801913a:	bf00      	nop
 801913c:	2000019c 	.word	0x2000019c
 8019140:	20001234 	.word	0x20001234
 8019144:	20000198 	.word	0x20000198
 8019148:	200011b0 	.word	0x200011b0
 801914c:	200011a4 	.word	0x200011a4
 8019150:	200011b4 	.word	0x200011b4
 8019154:	200011a8 	.word	0x200011a8
 8019158:	200011ac 	.word	0x200011ac

0801915c <UTIL_SEQ_RegTask>:

void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t TaskId_bm, uint32_t Flags, void (*Task)( void ))
{
 801915c:	b580      	push	{r7, lr}
 801915e:	b088      	sub	sp, #32
 8019160:	af00      	add	r7, sp, #0
 8019162:	60f8      	str	r0, [r7, #12]
 8019164:	60b9      	str	r1, [r7, #8]
 8019166:	607a      	str	r2, [r7, #4]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019168:	f3ef 8310 	mrs	r3, PRIMASK
 801916c:	617b      	str	r3, [r7, #20]
  return(result);
 801916e:	697b      	ldr	r3, [r7, #20]
  UTIL_SEQ_ENTER_CRITICAL_SECTION();
 8019170:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8019172:	b672      	cpsid	i
}
 8019174:	bf00      	nop

  TaskCb[SEQ_BitPosition(TaskId_bm)] = Task;
 8019176:	68f8      	ldr	r0, [r7, #12]
 8019178:	f000 f84a 	bl	8019210 <SEQ_BitPosition>
 801917c:	4603      	mov	r3, r0
 801917e:	4619      	mov	r1, r3
 8019180:	4a06      	ldr	r2, [pc, #24]	; (801919c <UTIL_SEQ_RegTask+0x40>)
 8019182:	687b      	ldr	r3, [r7, #4]
 8019184:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 8019188:	69fb      	ldr	r3, [r7, #28]
 801918a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801918c:	69bb      	ldr	r3, [r7, #24]
 801918e:	f383 8810 	msr	PRIMASK, r3
}
 8019192:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION();

  return;
 8019194:	bf00      	nop
}
 8019196:	3720      	adds	r7, #32
 8019198:	46bd      	mov	sp, r7
 801919a:	bd80      	pop	{r7, pc}
 801919c:	200011b4 	.word	0x200011b4

080191a0 <UTIL_SEQ_SetTask>:

void UTIL_SEQ_SetTask( UTIL_SEQ_bm_t TaskId_bm , uint32_t Task_Prio )
{
 80191a0:	b480      	push	{r7}
 80191a2:	b087      	sub	sp, #28
 80191a4:	af00      	add	r7, sp, #0
 80191a6:	6078      	str	r0, [r7, #4]
 80191a8:	6039      	str	r1, [r7, #0]
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80191aa:	f3ef 8310 	mrs	r3, PRIMASK
 80191ae:	60fb      	str	r3, [r7, #12]
  return(result);
 80191b0:	68fb      	ldr	r3, [r7, #12]
  UTIL_SEQ_ENTER_CRITICAL_SECTION( );
 80191b2:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 80191b4:	b672      	cpsid	i
}
 80191b6:	bf00      	nop

  TaskSet |= TaskId_bm;
 80191b8:	4b0d      	ldr	r3, [pc, #52]	; (80191f0 <UTIL_SEQ_SetTask+0x50>)
 80191ba:	681a      	ldr	r2, [r3, #0]
 80191bc:	687b      	ldr	r3, [r7, #4]
 80191be:	4313      	orrs	r3, r2
 80191c0:	4a0b      	ldr	r2, [pc, #44]	; (80191f0 <UTIL_SEQ_SetTask+0x50>)
 80191c2:	6013      	str	r3, [r2, #0]
  TaskPrio[Task_Prio].priority |= TaskId_bm;
 80191c4:	4a0b      	ldr	r2, [pc, #44]	; (80191f4 <UTIL_SEQ_SetTask+0x54>)
 80191c6:	683b      	ldr	r3, [r7, #0]
 80191c8:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
 80191cc:	687b      	ldr	r3, [r7, #4]
 80191ce:	431a      	orrs	r2, r3
 80191d0:	4908      	ldr	r1, [pc, #32]	; (80191f4 <UTIL_SEQ_SetTask+0x54>)
 80191d2:	683b      	ldr	r3, [r7, #0]
 80191d4:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
 80191d8:	697b      	ldr	r3, [r7, #20]
 80191da:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80191dc:	693b      	ldr	r3, [r7, #16]
 80191de:	f383 8810 	msr	PRIMASK, r3
}
 80191e2:	bf00      	nop

  UTIL_SEQ_EXIT_CRITICAL_SECTION( );

  return;
 80191e4:	bf00      	nop
}
 80191e6:	371c      	adds	r7, #28
 80191e8:	46bd      	mov	sp, r7
 80191ea:	bc80      	pop	{r7}
 80191ec:	4770      	bx	lr
 80191ee:	bf00      	nop
 80191f0:	200011a4 	.word	0x200011a4
 80191f4:	20001234 	.word	0x20001234

080191f8 <UTIL_SEQ_PreIdle>:
{
  return;
}

__WEAK void UTIL_SEQ_PreIdle( void )
{
 80191f8:	b480      	push	{r7}
 80191fa:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 80191fc:	bf00      	nop
}
 80191fe:	46bd      	mov	sp, r7
 8019200:	bc80      	pop	{r7}
 8019202:	4770      	bx	lr

08019204 <UTIL_SEQ_PostIdle>:

__WEAK void UTIL_SEQ_PostIdle( void )
{
 8019204:	b480      	push	{r7}
 8019206:	af00      	add	r7, sp, #0
  /**
   * Unless specified by the application, there is nothing to be done
   */
  return;
 8019208:	bf00      	nop
}
 801920a:	46bd      	mov	sp, r7
 801920c:	bc80      	pop	{r7}
 801920e:	4770      	bx	lr

08019210 <SEQ_BitPosition>:
 * @brief return the position of the first bit set to 1
 * @param Value 32 bit value
 * @retval bit position
 */
uint8_t SEQ_BitPosition(uint32_t Value)
{
 8019210:	b480      	push	{r7}
 8019212:	b085      	sub	sp, #20
 8019214:	af00      	add	r7, sp, #0
 8019216:	6078      	str	r0, [r7, #4]
  uint8_t n = 0U;
 8019218:	2300      	movs	r3, #0
 801921a:	73fb      	strb	r3, [r7, #15]

  if ((Value & 0xFFFF0000U) == 0U)  { n  = 16U; Value <<= 16U;  }
 801921c:	687b      	ldr	r3, [r7, #4]
 801921e:	0c1b      	lsrs	r3, r3, #16
 8019220:	041b      	lsls	r3, r3, #16
 8019222:	2b00      	cmp	r3, #0
 8019224:	d104      	bne.n	8019230 <SEQ_BitPosition+0x20>
 8019226:	2310      	movs	r3, #16
 8019228:	73fb      	strb	r3, [r7, #15]
 801922a:	687b      	ldr	r3, [r7, #4]
 801922c:	041b      	lsls	r3, r3, #16
 801922e:	607b      	str	r3, [r7, #4]
  if ((Value & 0xFF000000U) == 0U)  { n +=  8U; Value <<=  8U;  }
 8019230:	687b      	ldr	r3, [r7, #4]
 8019232:	f003 437f 	and.w	r3, r3, #4278190080	; 0xff000000
 8019236:	2b00      	cmp	r3, #0
 8019238:	d105      	bne.n	8019246 <SEQ_BitPosition+0x36>
 801923a:	7bfb      	ldrb	r3, [r7, #15]
 801923c:	3308      	adds	r3, #8
 801923e:	73fb      	strb	r3, [r7, #15]
 8019240:	687b      	ldr	r3, [r7, #4]
 8019242:	021b      	lsls	r3, r3, #8
 8019244:	607b      	str	r3, [r7, #4]
  if ((Value & 0xF0000000U) == 0U)  { n +=  4U; Value <<=  4U;  }
 8019246:	687b      	ldr	r3, [r7, #4]
 8019248:	f003 4370 	and.w	r3, r3, #4026531840	; 0xf0000000
 801924c:	2b00      	cmp	r3, #0
 801924e:	d105      	bne.n	801925c <SEQ_BitPosition+0x4c>
 8019250:	7bfb      	ldrb	r3, [r7, #15]
 8019252:	3304      	adds	r3, #4
 8019254:	73fb      	strb	r3, [r7, #15]
 8019256:	687b      	ldr	r3, [r7, #4]
 8019258:	011b      	lsls	r3, r3, #4
 801925a:	607b      	str	r3, [r7, #4]

  n += SEQ_clz_table_4bit[Value >> (32-4)];
 801925c:	687b      	ldr	r3, [r7, #4]
 801925e:	0f1b      	lsrs	r3, r3, #28
 8019260:	4a06      	ldr	r2, [pc, #24]	; (801927c <SEQ_BitPosition+0x6c>)
 8019262:	5cd2      	ldrb	r2, [r2, r3]
 8019264:	7bfb      	ldrb	r3, [r7, #15]
 8019266:	4413      	add	r3, r2
 8019268:	73fb      	strb	r3, [r7, #15]

  return (uint8_t)(31U-n);
 801926a:	7bfb      	ldrb	r3, [r7, #15]
 801926c:	f1c3 031f 	rsb	r3, r3, #31
 8019270:	b2db      	uxtb	r3, r3
}
 8019272:	4618      	mov	r0, r3
 8019274:	3714      	adds	r7, #20
 8019276:	46bd      	mov	sp, r7
 8019278:	bc80      	pop	{r7}
 801927a:	4770      	bx	lr
 801927c:	0801afcc 	.word	0x0801afcc

08019280 <SysTimeAdd>:
  * @addtogroup SYSTIME_exported_function
  *  @{
  */

SysTime_t SysTimeAdd( SysTime_t a, SysTime_t b )
{
 8019280:	b082      	sub	sp, #8
 8019282:	b480      	push	{r7}
 8019284:	b087      	sub	sp, #28
 8019286:	af00      	add	r7, sp, #0
 8019288:	60f8      	str	r0, [r7, #12]
 801928a:	1d38      	adds	r0, r7, #4
 801928c:	e880 0006 	stmia.w	r0, {r1, r2}
 8019290:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c =  { .Seconds = 0, .SubSeconds = 0 };
 8019292:	2300      	movs	r3, #0
 8019294:	613b      	str	r3, [r7, #16]
 8019296:	2300      	movs	r3, #0
 8019298:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds + b.Seconds;
 801929a:	687a      	ldr	r2, [r7, #4]
 801929c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 801929e:	4413      	add	r3, r2
 80192a0:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds + b.SubSeconds;
 80192a2:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80192a6:	b29a      	uxth	r2, r3
 80192a8:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 80192ac:	b29b      	uxth	r3, r3
 80192ae:	4413      	add	r3, r2
 80192b0:	b29b      	uxth	r3, r3
 80192b2:	b21b      	sxth	r3, r3
 80192b4:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds >= 1000 )
 80192b6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80192ba:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 80192be:	db0a      	blt.n	80192d6 <SysTimeAdd+0x56>
  {
    c.Seconds++;
 80192c0:	693b      	ldr	r3, [r7, #16]
 80192c2:	3301      	adds	r3, #1
 80192c4:	613b      	str	r3, [r7, #16]
    c.SubSeconds -= 1000;
 80192c6:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 80192ca:	b29b      	uxth	r3, r3
 80192cc:	f5a3 737a 	sub.w	r3, r3, #1000	; 0x3e8
 80192d0:	b29b      	uxth	r3, r3
 80192d2:	b21b      	sxth	r3, r3
 80192d4:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 80192d6:	68fb      	ldr	r3, [r7, #12]
 80192d8:	461a      	mov	r2, r3
 80192da:	f107 0310 	add.w	r3, r7, #16
 80192de:	e893 0003 	ldmia.w	r3, {r0, r1}
 80192e2:	e882 0003 	stmia.w	r2, {r0, r1}
}
 80192e6:	68f8      	ldr	r0, [r7, #12]
 80192e8:	371c      	adds	r7, #28
 80192ea:	46bd      	mov	sp, r7
 80192ec:	bc80      	pop	{r7}
 80192ee:	b002      	add	sp, #8
 80192f0:	4770      	bx	lr

080192f2 <SysTimeSub>:

SysTime_t SysTimeSub( SysTime_t a, SysTime_t b )
{
 80192f2:	b082      	sub	sp, #8
 80192f4:	b480      	push	{r7}
 80192f6:	b087      	sub	sp, #28
 80192f8:	af00      	add	r7, sp, #0
 80192fa:	60f8      	str	r0, [r7, #12]
 80192fc:	1d38      	adds	r0, r7, #4
 80192fe:	e880 0006 	stmia.w	r0, {r1, r2}
 8019302:	627b      	str	r3, [r7, #36]	; 0x24
  SysTime_t c = { .Seconds = 0, .SubSeconds = 0 };
 8019304:	2300      	movs	r3, #0
 8019306:	613b      	str	r3, [r7, #16]
 8019308:	2300      	movs	r3, #0
 801930a:	82bb      	strh	r3, [r7, #20]

  c.Seconds = a.Seconds - b.Seconds;
 801930c:	687a      	ldr	r2, [r7, #4]
 801930e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019310:	1ad3      	subs	r3, r2, r3
 8019312:	613b      	str	r3, [r7, #16]
  c.SubSeconds = a.SubSeconds - b.SubSeconds;
 8019314:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8019318:	b29a      	uxth	r2, r3
 801931a:	f9b7 3028 	ldrsh.w	r3, [r7, #40]	; 0x28
 801931e:	b29b      	uxth	r3, r3
 8019320:	1ad3      	subs	r3, r2, r3
 8019322:	b29b      	uxth	r3, r3
 8019324:	b21b      	sxth	r3, r3
 8019326:	82bb      	strh	r3, [r7, #20]
  if( c.SubSeconds < 0 )
 8019328:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801932c:	2b00      	cmp	r3, #0
 801932e:	da0a      	bge.n	8019346 <SysTimeSub+0x54>
  {
    c.Seconds--;
 8019330:	693b      	ldr	r3, [r7, #16]
 8019332:	3b01      	subs	r3, #1
 8019334:	613b      	str	r3, [r7, #16]
    c.SubSeconds += 1000;
 8019336:	f9b7 3014 	ldrsh.w	r3, [r7, #20]
 801933a:	b29b      	uxth	r3, r3
 801933c:	f503 737a 	add.w	r3, r3, #1000	; 0x3e8
 8019340:	b29b      	uxth	r3, r3
 8019342:	b21b      	sxth	r3, r3
 8019344:	82bb      	strh	r3, [r7, #20]
  }
  return c;
 8019346:	68fb      	ldr	r3, [r7, #12]
 8019348:	461a      	mov	r2, r3
 801934a:	f107 0310 	add.w	r3, r7, #16
 801934e:	e893 0003 	ldmia.w	r3, {r0, r1}
 8019352:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8019356:	68f8      	ldr	r0, [r7, #12]
 8019358:	371c      	adds	r7, #28
 801935a:	46bd      	mov	sp, r7
 801935c:	bc80      	pop	{r7}
 801935e:	b002      	add	sp, #8
 8019360:	4770      	bx	lr
	...

08019364 <SysTimeSet>:

void SysTimeSet( SysTime_t sysTime )
{
 8019364:	b580      	push	{r7, lr}
 8019366:	b088      	sub	sp, #32
 8019368:	af02      	add	r7, sp, #8
 801936a:	463b      	mov	r3, r7
 801936c:	e883 0003 	stmia.w	r3, {r0, r1}
  SysTime_t DeltaTime;
  
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8019370:	2300      	movs	r3, #0
 8019372:	60bb      	str	r3, [r7, #8]
 8019374:	2300      	movs	r3, #0
 8019376:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8019378:	4b10      	ldr	r3, [pc, #64]	; (80193bc <SysTimeSet+0x58>)
 801937a:	691b      	ldr	r3, [r3, #16]
 801937c:	f107 0208 	add.w	r2, r7, #8
 8019380:	3204      	adds	r2, #4
 8019382:	4610      	mov	r0, r2
 8019384:	4798      	blx	r3
 8019386:	4603      	mov	r3, r0
 8019388:	60bb      	str	r3, [r7, #8]

  // sysTime is UNIX epoch
  DeltaTime = SysTimeSub( sysTime, calendarTime );
 801938a:	f107 0010 	add.w	r0, r7, #16
 801938e:	68fb      	ldr	r3, [r7, #12]
 8019390:	9300      	str	r3, [sp, #0]
 8019392:	68bb      	ldr	r3, [r7, #8]
 8019394:	463a      	mov	r2, r7
 8019396:	ca06      	ldmia	r2, {r1, r2}
 8019398:	f7ff ffab 	bl	80192f2 <SysTimeSub>

  UTIL_SYSTIMDriver.BKUPWrite_Seconds( DeltaTime.Seconds );
 801939c:	4b07      	ldr	r3, [pc, #28]	; (80193bc <SysTimeSet+0x58>)
 801939e:	681b      	ldr	r3, [r3, #0]
 80193a0:	693a      	ldr	r2, [r7, #16]
 80193a2:	4610      	mov	r0, r2
 80193a4:	4798      	blx	r3
  UTIL_SYSTIMDriver.BKUPWrite_SubSeconds( ( uint32_t ) DeltaTime.SubSeconds );
 80193a6:	4b05      	ldr	r3, [pc, #20]	; (80193bc <SysTimeSet+0x58>)
 80193a8:	689b      	ldr	r3, [r3, #8]
 80193aa:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 80193ae:	4610      	mov	r0, r2
 80193b0:	4798      	blx	r3
}
 80193b2:	bf00      	nop
 80193b4:	3718      	adds	r7, #24
 80193b6:	46bd      	mov	sp, r7
 80193b8:	bd80      	pop	{r7, pc}
 80193ba:	bf00      	nop
 80193bc:	0801a9bc 	.word	0x0801a9bc

080193c0 <SysTimeGet>:

SysTime_t SysTimeGet( void )
{
 80193c0:	b580      	push	{r7, lr}
 80193c2:	b08a      	sub	sp, #40	; 0x28
 80193c4:	af02      	add	r7, sp, #8
 80193c6:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 80193c8:	2300      	movs	r3, #0
 80193ca:	61bb      	str	r3, [r7, #24]
 80193cc:	2300      	movs	r3, #0
 80193ce:	83bb      	strh	r3, [r7, #28]
  SysTime_t sysTime = { .Seconds = 0, .SubSeconds = 0 };
 80193d0:	2300      	movs	r3, #0
 80193d2:	613b      	str	r3, [r7, #16]
 80193d4:	2300      	movs	r3, #0
 80193d6:	82bb      	strh	r3, [r7, #20]
  SysTime_t DeltaTime;

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 80193d8:	4b14      	ldr	r3, [pc, #80]	; (801942c <SysTimeGet+0x6c>)
 80193da:	691b      	ldr	r3, [r3, #16]
 80193dc:	f107 0218 	add.w	r2, r7, #24
 80193e0:	3204      	adds	r2, #4
 80193e2:	4610      	mov	r0, r2
 80193e4:	4798      	blx	r3
 80193e6:	4603      	mov	r3, r0
 80193e8:	61bb      	str	r3, [r7, #24]

  DeltaTime.SubSeconds = (int16_t)UTIL_SYSTIMDriver.BKUPRead_SubSeconds();
 80193ea:	4b10      	ldr	r3, [pc, #64]	; (801942c <SysTimeGet+0x6c>)
 80193ec:	68db      	ldr	r3, [r3, #12]
 80193ee:	4798      	blx	r3
 80193f0:	4603      	mov	r3, r0
 80193f2:	b21b      	sxth	r3, r3
 80193f4:	81bb      	strh	r3, [r7, #12]
  DeltaTime.Seconds = UTIL_SYSTIMDriver.BKUPRead_Seconds();
 80193f6:	4b0d      	ldr	r3, [pc, #52]	; (801942c <SysTimeGet+0x6c>)
 80193f8:	685b      	ldr	r3, [r3, #4]
 80193fa:	4798      	blx	r3
 80193fc:	4603      	mov	r3, r0
 80193fe:	60bb      	str	r3, [r7, #8]

  sysTime = SysTimeAdd( DeltaTime, calendarTime );
 8019400:	f107 0010 	add.w	r0, r7, #16
 8019404:	69fb      	ldr	r3, [r7, #28]
 8019406:	9300      	str	r3, [sp, #0]
 8019408:	69bb      	ldr	r3, [r7, #24]
 801940a:	f107 0208 	add.w	r2, r7, #8
 801940e:	ca06      	ldmia	r2, {r1, r2}
 8019410:	f7ff ff36 	bl	8019280 <SysTimeAdd>

  return sysTime;
 8019414:	687b      	ldr	r3, [r7, #4]
 8019416:	461a      	mov	r2, r3
 8019418:	f107 0310 	add.w	r3, r7, #16
 801941c:	e893 0003 	ldmia.w	r3, {r0, r1}
 8019420:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8019424:	6878      	ldr	r0, [r7, #4]
 8019426:	3720      	adds	r7, #32
 8019428:	46bd      	mov	sp, r7
 801942a:	bd80      	pop	{r7, pc}
 801942c:	0801a9bc 	.word	0x0801a9bc

08019430 <SysTimeGetMcuTime>:


SysTime_t SysTimeGetMcuTime( void )
{
 8019430:	b580      	push	{r7, lr}
 8019432:	b084      	sub	sp, #16
 8019434:	af00      	add	r7, sp, #0
 8019436:	6078      	str	r0, [r7, #4]
  SysTime_t calendarTime = { .Seconds = 0, .SubSeconds = 0 };
 8019438:	2300      	movs	r3, #0
 801943a:	60bb      	str	r3, [r7, #8]
 801943c:	2300      	movs	r3, #0
 801943e:	81bb      	strh	r3, [r7, #12]

  calendarTime.Seconds = UTIL_SYSTIMDriver.GetCalendarTime( ( uint16_t* )&calendarTime.SubSeconds );
 8019440:	4b0a      	ldr	r3, [pc, #40]	; (801946c <SysTimeGetMcuTime+0x3c>)
 8019442:	691b      	ldr	r3, [r3, #16]
 8019444:	f107 0208 	add.w	r2, r7, #8
 8019448:	3204      	adds	r2, #4
 801944a:	4610      	mov	r0, r2
 801944c:	4798      	blx	r3
 801944e:	4603      	mov	r3, r0
 8019450:	60bb      	str	r3, [r7, #8]
  
  return calendarTime;
 8019452:	687b      	ldr	r3, [r7, #4]
 8019454:	461a      	mov	r2, r3
 8019456:	f107 0308 	add.w	r3, r7, #8
 801945a:	e893 0003 	ldmia.w	r3, {r0, r1}
 801945e:	e882 0003 	stmia.w	r2, {r0, r1}
}
 8019462:	6878      	ldr	r0, [r7, #4]
 8019464:	3710      	adds	r7, #16
 8019466:	46bd      	mov	sp, r7
 8019468:	bd80      	pop	{r7, pc}
 801946a:	bf00      	nop
 801946c:	0801a9bc 	.word	0x0801a9bc

08019470 <UTIL_TIMER_Init>:
  * @addtogroup TIMER_SERVER_exported_function
  *  @{
  */

UTIL_TIMER_Status_t UTIL_TIMER_Init(void)
{
 8019470:	b580      	push	{r7, lr}
 8019472:	af00      	add	r7, sp, #0
  UTIL_TIMER_INIT_CRITICAL_SECTION();
  TimerListHead = NULL;
 8019474:	4b04      	ldr	r3, [pc, #16]	; (8019488 <UTIL_TIMER_Init+0x18>)
 8019476:	2200      	movs	r2, #0
 8019478:	601a      	str	r2, [r3, #0]
  return UTIL_TimerDriver.InitTimer();
 801947a:	4b04      	ldr	r3, [pc, #16]	; (801948c <UTIL_TIMER_Init+0x1c>)
 801947c:	681b      	ldr	r3, [r3, #0]
 801947e:	4798      	blx	r3
 8019480:	4603      	mov	r3, r0
}
 8019482:	4618      	mov	r0, r3
 8019484:	bd80      	pop	{r7, pc}
 8019486:	bf00      	nop
 8019488:	20001244 	.word	0x20001244
 801948c:	0801a990 	.word	0x0801a990

08019490 <UTIL_TIMER_Create>:
{
  return UTIL_TimerDriver.DeInitTimer();
}

UTIL_TIMER_Status_t UTIL_TIMER_Create( UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue, UTIL_TIMER_Mode_t Mode, void ( *Callback )( void *), void *Argument)
{
 8019490:	b580      	push	{r7, lr}
 8019492:	b084      	sub	sp, #16
 8019494:	af00      	add	r7, sp, #0
 8019496:	60f8      	str	r0, [r7, #12]
 8019498:	60b9      	str	r1, [r7, #8]
 801949a:	603b      	str	r3, [r7, #0]
 801949c:	4613      	mov	r3, r2
 801949e:	71fb      	strb	r3, [r7, #7]
  if((TimerObject != NULL) && (Callback != NULL))
 80194a0:	68fb      	ldr	r3, [r7, #12]
 80194a2:	2b00      	cmp	r3, #0
 80194a4:	d023      	beq.n	80194ee <UTIL_TIMER_Create+0x5e>
 80194a6:	683b      	ldr	r3, [r7, #0]
 80194a8:	2b00      	cmp	r3, #0
 80194aa:	d020      	beq.n	80194ee <UTIL_TIMER_Create+0x5e>
  {
    TimerObject->Timestamp = 0U;
 80194ac:	68fb      	ldr	r3, [r7, #12]
 80194ae:	2200      	movs	r2, #0
 80194b0:	601a      	str	r2, [r3, #0]
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(PeriodValue);
 80194b2:	4b11      	ldr	r3, [pc, #68]	; (80194f8 <UTIL_TIMER_Create+0x68>)
 80194b4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80194b6:	68b8      	ldr	r0, [r7, #8]
 80194b8:	4798      	blx	r3
 80194ba:	4602      	mov	r2, r0
 80194bc:	68fb      	ldr	r3, [r7, #12]
 80194be:	605a      	str	r2, [r3, #4]
    TimerObject->IsPending = 0U;
 80194c0:	68fb      	ldr	r3, [r7, #12]
 80194c2:	2200      	movs	r2, #0
 80194c4:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 0U;
 80194c6:	68fb      	ldr	r3, [r7, #12]
 80194c8:	2200      	movs	r2, #0
 80194ca:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 80194cc:	68fb      	ldr	r3, [r7, #12]
 80194ce:	2200      	movs	r2, #0
 80194d0:	729a      	strb	r2, [r3, #10]
    TimerObject->Callback = Callback;
 80194d2:	68fb      	ldr	r3, [r7, #12]
 80194d4:	683a      	ldr	r2, [r7, #0]
 80194d6:	60da      	str	r2, [r3, #12]
    TimerObject->argument = Argument;
 80194d8:	68fb      	ldr	r3, [r7, #12]
 80194da:	69ba      	ldr	r2, [r7, #24]
 80194dc:	611a      	str	r2, [r3, #16]
    TimerObject->Mode = Mode;
 80194de:	68fb      	ldr	r3, [r7, #12]
 80194e0:	79fa      	ldrb	r2, [r7, #7]
 80194e2:	72da      	strb	r2, [r3, #11]
    TimerObject->Next = NULL;
 80194e4:	68fb      	ldr	r3, [r7, #12]
 80194e6:	2200      	movs	r2, #0
 80194e8:	615a      	str	r2, [r3, #20]
    return UTIL_TIMER_OK;
 80194ea:	2300      	movs	r3, #0
 80194ec:	e000      	b.n	80194f0 <UTIL_TIMER_Create+0x60>
  }
  else
  {
    return UTIL_TIMER_INVALID_PARAM;
 80194ee:	2301      	movs	r3, #1
  }
}
 80194f0:	4618      	mov	r0, r3
 80194f2:	3710      	adds	r7, #16
 80194f4:	46bd      	mov	sp, r7
 80194f6:	bd80      	pop	{r7, pc}
 80194f8:	0801a990 	.word	0x0801a990

080194fc <UTIL_TIMER_Start>:

UTIL_TIMER_Status_t UTIL_TIMER_Start( UTIL_TIMER_Object_t *TimerObject)
{
 80194fc:	b580      	push	{r7, lr}
 80194fe:	b08a      	sub	sp, #40	; 0x28
 8019500:	af00      	add	r7, sp, #0
 8019502:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 8019504:	2300      	movs	r3, #0
 8019506:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t elapsedTime;
  uint32_t minValue;
  uint32_t ticks;
    
  if(( TimerObject != NULL ) && ( TimerExists( TimerObject ) == false ) && (TimerObject->IsRunning == 0U))
 801950a:	687b      	ldr	r3, [r7, #4]
 801950c:	2b00      	cmp	r3, #0
 801950e:	d056      	beq.n	80195be <UTIL_TIMER_Start+0xc2>
 8019510:	6878      	ldr	r0, [r7, #4]
 8019512:	f000 f9a9 	bl	8019868 <TimerExists>
 8019516:	4603      	mov	r3, r0
 8019518:	f083 0301 	eor.w	r3, r3, #1
 801951c:	b2db      	uxtb	r3, r3
 801951e:	2b00      	cmp	r3, #0
 8019520:	d04d      	beq.n	80195be <UTIL_TIMER_Start+0xc2>
 8019522:	687b      	ldr	r3, [r7, #4]
 8019524:	7a5b      	ldrb	r3, [r3, #9]
 8019526:	2b00      	cmp	r3, #0
 8019528:	d149      	bne.n	80195be <UTIL_TIMER_Start+0xc2>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 801952a:	f3ef 8310 	mrs	r3, PRIMASK
 801952e:	613b      	str	r3, [r7, #16]
  return(result);
 8019530:	693b      	ldr	r3, [r7, #16]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 8019532:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("cpsid i" : : : "memory");
 8019534:	b672      	cpsid	i
}
 8019536:	bf00      	nop
    ticks = TimerObject->ReloadValue;
 8019538:	687b      	ldr	r3, [r7, #4]
 801953a:	685b      	ldr	r3, [r3, #4]
 801953c:	623b      	str	r3, [r7, #32]
    minValue = UTIL_TimerDriver.GetMinimumTimeout( );
 801953e:	4b24      	ldr	r3, [pc, #144]	; (80195d0 <UTIL_TIMER_Start+0xd4>)
 8019540:	6a1b      	ldr	r3, [r3, #32]
 8019542:	4798      	blx	r3
 8019544:	61b8      	str	r0, [r7, #24]
    
    if( ticks < minValue )
 8019546:	6a3a      	ldr	r2, [r7, #32]
 8019548:	69bb      	ldr	r3, [r7, #24]
 801954a:	429a      	cmp	r2, r3
 801954c:	d201      	bcs.n	8019552 <UTIL_TIMER_Start+0x56>
    {
      ticks = minValue;
 801954e:	69bb      	ldr	r3, [r7, #24]
 8019550:	623b      	str	r3, [r7, #32]
    }
    
    TimerObject->Timestamp = ticks;
 8019552:	687b      	ldr	r3, [r7, #4]
 8019554:	6a3a      	ldr	r2, [r7, #32]
 8019556:	601a      	str	r2, [r3, #0]
    TimerObject->IsPending = 0U;
 8019558:	687b      	ldr	r3, [r7, #4]
 801955a:	2200      	movs	r2, #0
 801955c:	721a      	strb	r2, [r3, #8]
    TimerObject->IsRunning = 1U;
 801955e:	687b      	ldr	r3, [r7, #4]
 8019560:	2201      	movs	r2, #1
 8019562:	725a      	strb	r2, [r3, #9]
    TimerObject->IsReloadStopped = 0U;
 8019564:	687b      	ldr	r3, [r7, #4]
 8019566:	2200      	movs	r2, #0
 8019568:	729a      	strb	r2, [r3, #10]
    if( TimerListHead == NULL )
 801956a:	4b1a      	ldr	r3, [pc, #104]	; (80195d4 <UTIL_TIMER_Start+0xd8>)
 801956c:	681b      	ldr	r3, [r3, #0]
 801956e:	2b00      	cmp	r3, #0
 8019570:	d106      	bne.n	8019580 <UTIL_TIMER_Start+0x84>
    {
      UTIL_TimerDriver.SetTimerContext();
 8019572:	4b17      	ldr	r3, [pc, #92]	; (80195d0 <UTIL_TIMER_Start+0xd4>)
 8019574:	691b      	ldr	r3, [r3, #16]
 8019576:	4798      	blx	r3
      TimerInsertNewHeadTimer( TimerObject ); /* insert a timeout at now+obj->Timestamp */
 8019578:	6878      	ldr	r0, [r7, #4]
 801957a:	f000 f9eb 	bl	8019954 <TimerInsertNewHeadTimer>
 801957e:	e017      	b.n	80195b0 <UTIL_TIMER_Start+0xb4>
    }
    else 
    {
      elapsedTime = UTIL_TimerDriver.GetTimerElapsedTime( );
 8019580:	4b13      	ldr	r3, [pc, #76]	; (80195d0 <UTIL_TIMER_Start+0xd4>)
 8019582:	699b      	ldr	r3, [r3, #24]
 8019584:	4798      	blx	r3
 8019586:	6178      	str	r0, [r7, #20]
      TimerObject->Timestamp += elapsedTime;
 8019588:	687b      	ldr	r3, [r7, #4]
 801958a:	681a      	ldr	r2, [r3, #0]
 801958c:	697b      	ldr	r3, [r7, #20]
 801958e:	441a      	add	r2, r3
 8019590:	687b      	ldr	r3, [r7, #4]
 8019592:	601a      	str	r2, [r3, #0]
      
      if( TimerObject->Timestamp < TimerListHead->Timestamp )
 8019594:	687b      	ldr	r3, [r7, #4]
 8019596:	681a      	ldr	r2, [r3, #0]
 8019598:	4b0e      	ldr	r3, [pc, #56]	; (80195d4 <UTIL_TIMER_Start+0xd8>)
 801959a:	681b      	ldr	r3, [r3, #0]
 801959c:	681b      	ldr	r3, [r3, #0]
 801959e:	429a      	cmp	r2, r3
 80195a0:	d203      	bcs.n	80195aa <UTIL_TIMER_Start+0xae>
      {
        TimerInsertNewHeadTimer( TimerObject);
 80195a2:	6878      	ldr	r0, [r7, #4]
 80195a4:	f000 f9d6 	bl	8019954 <TimerInsertNewHeadTimer>
 80195a8:	e002      	b.n	80195b0 <UTIL_TIMER_Start+0xb4>
      }
      else
      {
        TimerInsertTimer( TimerObject);
 80195aa:	6878      	ldr	r0, [r7, #4]
 80195ac:	f000 f9a2 	bl	80198f4 <TimerInsertTimer>
 80195b0:	69fb      	ldr	r3, [r7, #28]
 80195b2:	60fb      	str	r3, [r7, #12]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80195b4:	68fb      	ldr	r3, [r7, #12]
 80195b6:	f383 8810 	msr	PRIMASK, r3
}
 80195ba:	bf00      	nop
  {
 80195bc:	e002      	b.n	80195c4 <UTIL_TIMER_Start+0xc8>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret =  UTIL_TIMER_INVALID_PARAM;
 80195be:	2301      	movs	r3, #1
 80195c0:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }
  return ret;
 80195c4:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 80195c8:	4618      	mov	r0, r3
 80195ca:	3728      	adds	r7, #40	; 0x28
 80195cc:	46bd      	mov	sp, r7
 80195ce:	bd80      	pop	{r7, pc}
 80195d0:	0801a990 	.word	0x0801a990
 80195d4:	20001244 	.word	0x20001244

080195d8 <UTIL_TIMER_Stop>:
  }
  return ret;
}

UTIL_TIMER_Status_t UTIL_TIMER_Stop( UTIL_TIMER_Object_t *TimerObject )
{
 80195d8:	b580      	push	{r7, lr}
 80195da:	b088      	sub	sp, #32
 80195dc:	af00      	add	r7, sp, #0
 80195de:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 80195e0:	2300      	movs	r3, #0
 80195e2:	77fb      	strb	r3, [r7, #31]

  if (NULL != TimerObject)
 80195e4:	687b      	ldr	r3, [r7, #4]
 80195e6:	2b00      	cmp	r3, #0
 80195e8:	d05b      	beq.n	80196a2 <UTIL_TIMER_Stop+0xca>
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 80195ea:	f3ef 8310 	mrs	r3, PRIMASK
 80195ee:	60fb      	str	r3, [r7, #12]
  return(result);
 80195f0:	68fb      	ldr	r3, [r7, #12]
  {
    UTIL_TIMER_ENTER_CRITICAL_SECTION();
 80195f2:	613b      	str	r3, [r7, #16]
  __ASM volatile ("cpsid i" : : : "memory");
 80195f4:	b672      	cpsid	i
}
 80195f6:	bf00      	nop
    UTIL_TIMER_Object_t* prev = TimerListHead;
 80195f8:	4b2d      	ldr	r3, [pc, #180]	; (80196b0 <UTIL_TIMER_Stop+0xd8>)
 80195fa:	681b      	ldr	r3, [r3, #0]
 80195fc:	61bb      	str	r3, [r7, #24]
    UTIL_TIMER_Object_t* cur = TimerListHead;
 80195fe:	4b2c      	ldr	r3, [pc, #176]	; (80196b0 <UTIL_TIMER_Stop+0xd8>)
 8019600:	681b      	ldr	r3, [r3, #0]
 8019602:	617b      	str	r3, [r7, #20]
    TimerObject->IsReloadStopped = 1U;
 8019604:	687b      	ldr	r3, [r7, #4]
 8019606:	2201      	movs	r2, #1
 8019608:	729a      	strb	r2, [r3, #10]
    
    /* List is empty or the Obj to stop does not exist  */
    if(NULL != TimerListHead)
 801960a:	4b29      	ldr	r3, [pc, #164]	; (80196b0 <UTIL_TIMER_Stop+0xd8>)
 801960c:	681b      	ldr	r3, [r3, #0]
 801960e:	2b00      	cmp	r3, #0
 8019610:	d041      	beq.n	8019696 <UTIL_TIMER_Stop+0xbe>
    {
      TimerObject->IsRunning = 0U;
 8019612:	687b      	ldr	r3, [r7, #4]
 8019614:	2200      	movs	r2, #0
 8019616:	725a      	strb	r2, [r3, #9]
      
      if( TimerListHead == TimerObject ) /* Stop the Head */
 8019618:	4b25      	ldr	r3, [pc, #148]	; (80196b0 <UTIL_TIMER_Stop+0xd8>)
 801961a:	681b      	ldr	r3, [r3, #0]
 801961c:	687a      	ldr	r2, [r7, #4]
 801961e:	429a      	cmp	r2, r3
 8019620:	d134      	bne.n	801968c <UTIL_TIMER_Stop+0xb4>
      {
          TimerListHead->IsPending = 0;
 8019622:	4b23      	ldr	r3, [pc, #140]	; (80196b0 <UTIL_TIMER_Stop+0xd8>)
 8019624:	681b      	ldr	r3, [r3, #0]
 8019626:	2200      	movs	r2, #0
 8019628:	721a      	strb	r2, [r3, #8]
          if( TimerListHead->Next != NULL )
 801962a:	4b21      	ldr	r3, [pc, #132]	; (80196b0 <UTIL_TIMER_Stop+0xd8>)
 801962c:	681b      	ldr	r3, [r3, #0]
 801962e:	695b      	ldr	r3, [r3, #20]
 8019630:	2b00      	cmp	r3, #0
 8019632:	d00a      	beq.n	801964a <UTIL_TIMER_Stop+0x72>
          {
            TimerListHead = TimerListHead->Next;
 8019634:	4b1e      	ldr	r3, [pc, #120]	; (80196b0 <UTIL_TIMER_Stop+0xd8>)
 8019636:	681b      	ldr	r3, [r3, #0]
 8019638:	695b      	ldr	r3, [r3, #20]
 801963a:	4a1d      	ldr	r2, [pc, #116]	; (80196b0 <UTIL_TIMER_Stop+0xd8>)
 801963c:	6013      	str	r3, [r2, #0]
            TimerSetTimeout( TimerListHead );
 801963e:	4b1c      	ldr	r3, [pc, #112]	; (80196b0 <UTIL_TIMER_Stop+0xd8>)
 8019640:	681b      	ldr	r3, [r3, #0]
 8019642:	4618      	mov	r0, r3
 8019644:	f000 f92c 	bl	80198a0 <TimerSetTimeout>
 8019648:	e023      	b.n	8019692 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            UTIL_TimerDriver.StopTimerEvt( );
 801964a:	4b1a      	ldr	r3, [pc, #104]	; (80196b4 <UTIL_TIMER_Stop+0xdc>)
 801964c:	68db      	ldr	r3, [r3, #12]
 801964e:	4798      	blx	r3
            TimerListHead = NULL;
 8019650:	4b17      	ldr	r3, [pc, #92]	; (80196b0 <UTIL_TIMER_Stop+0xd8>)
 8019652:	2200      	movs	r2, #0
 8019654:	601a      	str	r2, [r3, #0]
 8019656:	e01c      	b.n	8019692 <UTIL_TIMER_Stop+0xba>
      }
      else /* Stop an object within the list */
      {      
        while( cur != NULL )
        {
          if( cur == TimerObject )
 8019658:	697a      	ldr	r2, [r7, #20]
 801965a:	687b      	ldr	r3, [r7, #4]
 801965c:	429a      	cmp	r2, r3
 801965e:	d110      	bne.n	8019682 <UTIL_TIMER_Stop+0xaa>
          {
            if( cur->Next != NULL )
 8019660:	697b      	ldr	r3, [r7, #20]
 8019662:	695b      	ldr	r3, [r3, #20]
 8019664:	2b00      	cmp	r3, #0
 8019666:	d006      	beq.n	8019676 <UTIL_TIMER_Stop+0x9e>
            {
              cur = cur->Next;
 8019668:	697b      	ldr	r3, [r7, #20]
 801966a:	695b      	ldr	r3, [r3, #20]
 801966c:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801966e:	69bb      	ldr	r3, [r7, #24]
 8019670:	697a      	ldr	r2, [r7, #20]
 8019672:	615a      	str	r2, [r3, #20]
            else
            {
              cur = NULL;
              prev->Next = cur;
            }
            break;
 8019674:	e00d      	b.n	8019692 <UTIL_TIMER_Stop+0xba>
              cur = NULL;
 8019676:	2300      	movs	r3, #0
 8019678:	617b      	str	r3, [r7, #20]
              prev->Next = cur;
 801967a:	69bb      	ldr	r3, [r7, #24]
 801967c:	697a      	ldr	r2, [r7, #20]
 801967e:	615a      	str	r2, [r3, #20]
            break;
 8019680:	e007      	b.n	8019692 <UTIL_TIMER_Stop+0xba>
          }
          else
          {
            prev = cur;
 8019682:	697b      	ldr	r3, [r7, #20]
 8019684:	61bb      	str	r3, [r7, #24]
            cur = cur->Next;
 8019686:	697b      	ldr	r3, [r7, #20]
 8019688:	695b      	ldr	r3, [r3, #20]
 801968a:	617b      	str	r3, [r7, #20]
        while( cur != NULL )
 801968c:	697b      	ldr	r3, [r7, #20]
 801968e:	2b00      	cmp	r3, #0
 8019690:	d1e2      	bne.n	8019658 <UTIL_TIMER_Stop+0x80>
          }
        }   
      }
      ret = UTIL_TIMER_OK;
 8019692:	2300      	movs	r3, #0
 8019694:	77fb      	strb	r3, [r7, #31]
 8019696:	693b      	ldr	r3, [r7, #16]
 8019698:	60bb      	str	r3, [r7, #8]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 801969a:	68bb      	ldr	r3, [r7, #8]
 801969c:	f383 8810 	msr	PRIMASK, r3
}
 80196a0:	e001      	b.n	80196a6 <UTIL_TIMER_Stop+0xce>
    }
    UTIL_TIMER_EXIT_CRITICAL_SECTION();
  }
  else
  {
    ret = UTIL_TIMER_INVALID_PARAM;
 80196a2:	2301      	movs	r3, #1
 80196a4:	77fb      	strb	r3, [r7, #31]
  }
  return ret;
 80196a6:	7ffb      	ldrb	r3, [r7, #31]
}
 80196a8:	4618      	mov	r0, r3
 80196aa:	3720      	adds	r7, #32
 80196ac:	46bd      	mov	sp, r7
 80196ae:	bd80      	pop	{r7, pc}
 80196b0:	20001244 	.word	0x20001244
 80196b4:	0801a990 	.word	0x0801a990

080196b8 <UTIL_TIMER_SetPeriod>:

UTIL_TIMER_Status_t UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject, uint32_t NewPeriodValue)
{
 80196b8:	b580      	push	{r7, lr}
 80196ba:	b084      	sub	sp, #16
 80196bc:	af00      	add	r7, sp, #0
 80196be:	6078      	str	r0, [r7, #4]
 80196c0:	6039      	str	r1, [r7, #0]
  UTIL_TIMER_Status_t  ret = UTIL_TIMER_OK;
 80196c2:	2300      	movs	r3, #0
 80196c4:	73fb      	strb	r3, [r7, #15]
  
  if(NULL == TimerObject)
 80196c6:	687b      	ldr	r3, [r7, #4]
 80196c8:	2b00      	cmp	r3, #0
 80196ca:	d102      	bne.n	80196d2 <UTIL_TIMER_SetPeriod+0x1a>
  {
	  ret = UTIL_TIMER_INVALID_PARAM;
 80196cc:	2301      	movs	r3, #1
 80196ce:	73fb      	strb	r3, [r7, #15]
 80196d0:	e014      	b.n	80196fc <UTIL_TIMER_SetPeriod+0x44>
  }
  else
  {
    TimerObject->ReloadValue = UTIL_TimerDriver.ms2Tick(NewPeriodValue);
 80196d2:	4b0d      	ldr	r3, [pc, #52]	; (8019708 <UTIL_TIMER_SetPeriod+0x50>)
 80196d4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80196d6:	6838      	ldr	r0, [r7, #0]
 80196d8:	4798      	blx	r3
 80196da:	4602      	mov	r2, r0
 80196dc:	687b      	ldr	r3, [r7, #4]
 80196de:	605a      	str	r2, [r3, #4]
    if(TimerExists(TimerObject))
 80196e0:	6878      	ldr	r0, [r7, #4]
 80196e2:	f000 f8c1 	bl	8019868 <TimerExists>
 80196e6:	4603      	mov	r3, r0
 80196e8:	2b00      	cmp	r3, #0
 80196ea:	d007      	beq.n	80196fc <UTIL_TIMER_SetPeriod+0x44>
    {
      (void)UTIL_TIMER_Stop(TimerObject);
 80196ec:	6878      	ldr	r0, [r7, #4]
 80196ee:	f7ff ff73 	bl	80195d8 <UTIL_TIMER_Stop>
      ret = UTIL_TIMER_Start(TimerObject);
 80196f2:	6878      	ldr	r0, [r7, #4]
 80196f4:	f7ff ff02 	bl	80194fc <UTIL_TIMER_Start>
 80196f8:	4603      	mov	r3, r0
 80196fa:	73fb      	strb	r3, [r7, #15]
    }
  }
  return ret;
 80196fc:	7bfb      	ldrb	r3, [r7, #15]
}
 80196fe:	4618      	mov	r0, r3
 8019700:	3710      	adds	r7, #16
 8019702:	46bd      	mov	sp, r7
 8019704:	bd80      	pop	{r7, pc}
 8019706:	bf00      	nop
 8019708:	0801a990 	.word	0x0801a990

0801970c <UTIL_TIMER_IRQ_Handler>:
	}
	return NextTimer;
}

void UTIL_TIMER_IRQ_Handler( void )
{
 801970c:	b590      	push	{r4, r7, lr}
 801970e:	b089      	sub	sp, #36	; 0x24
 8019710:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8019712:	f3ef 8310 	mrs	r3, PRIMASK
 8019716:	60bb      	str	r3, [r7, #8]
  return(result);
 8019718:	68bb      	ldr	r3, [r7, #8]
  UTIL_TIMER_Object_t* cur;
  uint32_t old, now, DeltaContext;

  UTIL_TIMER_ENTER_CRITICAL_SECTION();
 801971a:	61bb      	str	r3, [r7, #24]
  __ASM volatile ("cpsid i" : : : "memory");
 801971c:	b672      	cpsid	i
}
 801971e:	bf00      	nop

  old  =  UTIL_TimerDriver.GetTimerContext( );
 8019720:	4b38      	ldr	r3, [pc, #224]	; (8019804 <UTIL_TIMER_IRQ_Handler+0xf8>)
 8019722:	695b      	ldr	r3, [r3, #20]
 8019724:	4798      	blx	r3
 8019726:	6178      	str	r0, [r7, #20]
  now  =  UTIL_TimerDriver.SetTimerContext( );
 8019728:	4b36      	ldr	r3, [pc, #216]	; (8019804 <UTIL_TIMER_IRQ_Handler+0xf8>)
 801972a:	691b      	ldr	r3, [r3, #16]
 801972c:	4798      	blx	r3
 801972e:	6138      	str	r0, [r7, #16]

  DeltaContext = now  - old; /*intentional wrap around */
 8019730:	693a      	ldr	r2, [r7, #16]
 8019732:	697b      	ldr	r3, [r7, #20]
 8019734:	1ad3      	subs	r3, r2, r3
 8019736:	60fb      	str	r3, [r7, #12]
  
  /* update timeStamp based upon new Time Reference*/
  /* because delta context should never exceed 2^32*/
  if ( TimerListHead != NULL )
 8019738:	4b33      	ldr	r3, [pc, #204]	; (8019808 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801973a:	681b      	ldr	r3, [r3, #0]
 801973c:	2b00      	cmp	r3, #0
 801973e:	d037      	beq.n	80197b0 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
    cur = TimerListHead;
 8019740:	4b31      	ldr	r3, [pc, #196]	; (8019808 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8019742:	681b      	ldr	r3, [r3, #0]
 8019744:	61fb      	str	r3, [r7, #28]
	do {
      if (cur->Timestamp > DeltaContext)
 8019746:	69fb      	ldr	r3, [r7, #28]
 8019748:	681b      	ldr	r3, [r3, #0]
 801974a:	68fa      	ldr	r2, [r7, #12]
 801974c:	429a      	cmp	r2, r3
 801974e:	d206      	bcs.n	801975e <UTIL_TIMER_IRQ_Handler+0x52>
      {
        cur->Timestamp -= DeltaContext;
 8019750:	69fb      	ldr	r3, [r7, #28]
 8019752:	681a      	ldr	r2, [r3, #0]
 8019754:	68fb      	ldr	r3, [r7, #12]
 8019756:	1ad2      	subs	r2, r2, r3
 8019758:	69fb      	ldr	r3, [r7, #28]
 801975a:	601a      	str	r2, [r3, #0]
 801975c:	e002      	b.n	8019764 <UTIL_TIMER_IRQ_Handler+0x58>
      }
      else
      {
        cur->Timestamp = 0;
 801975e:	69fb      	ldr	r3, [r7, #28]
 8019760:	2200      	movs	r2, #0
 8019762:	601a      	str	r2, [r3, #0]
      }
      cur = cur->Next;
 8019764:	69fb      	ldr	r3, [r7, #28]
 8019766:	695b      	ldr	r3, [r3, #20]
 8019768:	61fb      	str	r3, [r7, #28]
    } while(cur != NULL);
 801976a:	69fb      	ldr	r3, [r7, #28]
 801976c:	2b00      	cmp	r3, #0
 801976e:	d1ea      	bne.n	8019746 <UTIL_TIMER_IRQ_Handler+0x3a>
  }

  /* Execute expired timer and update the list */
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 8019770:	e01e      	b.n	80197b0 <UTIL_TIMER_IRQ_Handler+0xa4>
  {
      cur = TimerListHead;
 8019772:	4b25      	ldr	r3, [pc, #148]	; (8019808 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8019774:	681b      	ldr	r3, [r3, #0]
 8019776:	61fb      	str	r3, [r7, #28]
      TimerListHead = TimerListHead->Next;
 8019778:	4b23      	ldr	r3, [pc, #140]	; (8019808 <UTIL_TIMER_IRQ_Handler+0xfc>)
 801977a:	681b      	ldr	r3, [r3, #0]
 801977c:	695b      	ldr	r3, [r3, #20]
 801977e:	4a22      	ldr	r2, [pc, #136]	; (8019808 <UTIL_TIMER_IRQ_Handler+0xfc>)
 8019780:	6013      	str	r3, [r2, #0]
      cur->IsPending = 0;
 8019782:	69fb      	ldr	r3, [r7, #28]
 8019784:	2200      	movs	r2, #0
 8019786:	721a      	strb	r2, [r3, #8]
      cur->IsRunning = 0;
 8019788:	69fb      	ldr	r3, [r7, #28]
 801978a:	2200      	movs	r2, #0
 801978c:	725a      	strb	r2, [r3, #9]
      cur->Callback(cur->argument);
 801978e:	69fb      	ldr	r3, [r7, #28]
 8019790:	68db      	ldr	r3, [r3, #12]
 8019792:	69fa      	ldr	r2, [r7, #28]
 8019794:	6912      	ldr	r2, [r2, #16]
 8019796:	4610      	mov	r0, r2
 8019798:	4798      	blx	r3
      if(( cur->Mode == UTIL_TIMER_PERIODIC) && (cur->IsReloadStopped == 0U))
 801979a:	69fb      	ldr	r3, [r7, #28]
 801979c:	7adb      	ldrb	r3, [r3, #11]
 801979e:	2b01      	cmp	r3, #1
 80197a0:	d106      	bne.n	80197b0 <UTIL_TIMER_IRQ_Handler+0xa4>
 80197a2:	69fb      	ldr	r3, [r7, #28]
 80197a4:	7a9b      	ldrb	r3, [r3, #10]
 80197a6:	2b00      	cmp	r3, #0
 80197a8:	d102      	bne.n	80197b0 <UTIL_TIMER_IRQ_Handler+0xa4>
      {
        (void)UTIL_TIMER_Start(cur);
 80197aa:	69f8      	ldr	r0, [r7, #28]
 80197ac:	f7ff fea6 	bl	80194fc <UTIL_TIMER_Start>
  while ((TimerListHead != NULL) && ((TimerListHead->Timestamp == 0U) || (TimerListHead->Timestamp < UTIL_TimerDriver.GetTimerElapsedTime(  ))))
 80197b0:	4b15      	ldr	r3, [pc, #84]	; (8019808 <UTIL_TIMER_IRQ_Handler+0xfc>)
 80197b2:	681b      	ldr	r3, [r3, #0]
 80197b4:	2b00      	cmp	r3, #0
 80197b6:	d00d      	beq.n	80197d4 <UTIL_TIMER_IRQ_Handler+0xc8>
 80197b8:	4b13      	ldr	r3, [pc, #76]	; (8019808 <UTIL_TIMER_IRQ_Handler+0xfc>)
 80197ba:	681b      	ldr	r3, [r3, #0]
 80197bc:	681b      	ldr	r3, [r3, #0]
 80197be:	2b00      	cmp	r3, #0
 80197c0:	d0d7      	beq.n	8019772 <UTIL_TIMER_IRQ_Handler+0x66>
 80197c2:	4b11      	ldr	r3, [pc, #68]	; (8019808 <UTIL_TIMER_IRQ_Handler+0xfc>)
 80197c4:	681b      	ldr	r3, [r3, #0]
 80197c6:	681c      	ldr	r4, [r3, #0]
 80197c8:	4b0e      	ldr	r3, [pc, #56]	; (8019804 <UTIL_TIMER_IRQ_Handler+0xf8>)
 80197ca:	699b      	ldr	r3, [r3, #24]
 80197cc:	4798      	blx	r3
 80197ce:	4603      	mov	r3, r0
 80197d0:	429c      	cmp	r4, r3
 80197d2:	d3ce      	bcc.n	8019772 <UTIL_TIMER_IRQ_Handler+0x66>
      }
  }

  /* start the next TimerListHead if it exists and it is not pending*/
  if(( TimerListHead != NULL ) && (TimerListHead->IsPending == 0U))
 80197d4:	4b0c      	ldr	r3, [pc, #48]	; (8019808 <UTIL_TIMER_IRQ_Handler+0xfc>)
 80197d6:	681b      	ldr	r3, [r3, #0]
 80197d8:	2b00      	cmp	r3, #0
 80197da:	d009      	beq.n	80197f0 <UTIL_TIMER_IRQ_Handler+0xe4>
 80197dc:	4b0a      	ldr	r3, [pc, #40]	; (8019808 <UTIL_TIMER_IRQ_Handler+0xfc>)
 80197de:	681b      	ldr	r3, [r3, #0]
 80197e0:	7a1b      	ldrb	r3, [r3, #8]
 80197e2:	2b00      	cmp	r3, #0
 80197e4:	d104      	bne.n	80197f0 <UTIL_TIMER_IRQ_Handler+0xe4>
  {
    TimerSetTimeout( TimerListHead );
 80197e6:	4b08      	ldr	r3, [pc, #32]	; (8019808 <UTIL_TIMER_IRQ_Handler+0xfc>)
 80197e8:	681b      	ldr	r3, [r3, #0]
 80197ea:	4618      	mov	r0, r3
 80197ec:	f000 f858 	bl	80198a0 <TimerSetTimeout>
 80197f0:	69bb      	ldr	r3, [r7, #24]
 80197f2:	607b      	str	r3, [r7, #4]
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80197f4:	687b      	ldr	r3, [r7, #4]
 80197f6:	f383 8810 	msr	PRIMASK, r3
}
 80197fa:	bf00      	nop
  }
  UTIL_TIMER_EXIT_CRITICAL_SECTION();
}
 80197fc:	bf00      	nop
 80197fe:	3724      	adds	r7, #36	; 0x24
 8019800:	46bd      	mov	sp, r7
 8019802:	bd90      	pop	{r4, r7, pc}
 8019804:	0801a990 	.word	0x0801a990
 8019808:	20001244 	.word	0x20001244

0801980c <UTIL_TIMER_GetCurrentTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetCurrentTime(void)
{
 801980c:	b580      	push	{r7, lr}
 801980e:	b082      	sub	sp, #8
 8019810:	af00      	add	r7, sp, #0
  uint32_t now = UTIL_TimerDriver.GetTimerValue( );
 8019812:	4b06      	ldr	r3, [pc, #24]	; (801982c <UTIL_TIMER_GetCurrentTime+0x20>)
 8019814:	69db      	ldr	r3, [r3, #28]
 8019816:	4798      	blx	r3
 8019818:	6078      	str	r0, [r7, #4]
  return  UTIL_TimerDriver.Tick2ms(now);
 801981a:	4b04      	ldr	r3, [pc, #16]	; (801982c <UTIL_TIMER_GetCurrentTime+0x20>)
 801981c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801981e:	6878      	ldr	r0, [r7, #4]
 8019820:	4798      	blx	r3
 8019822:	4603      	mov	r3, r0
}
 8019824:	4618      	mov	r0, r3
 8019826:	3708      	adds	r7, #8
 8019828:	46bd      	mov	sp, r7
 801982a:	bd80      	pop	{r7, pc}
 801982c:	0801a990 	.word	0x0801a990

08019830 <UTIL_TIMER_GetElapsedTime>:

UTIL_TIMER_Time_t UTIL_TIMER_GetElapsedTime(UTIL_TIMER_Time_t past )
{
 8019830:	b580      	push	{r7, lr}
 8019832:	b084      	sub	sp, #16
 8019834:	af00      	add	r7, sp, #0
 8019836:	6078      	str	r0, [r7, #4]
  uint32_t nowInTicks = UTIL_TimerDriver.GetTimerValue( );
 8019838:	4b0a      	ldr	r3, [pc, #40]	; (8019864 <UTIL_TIMER_GetElapsedTime+0x34>)
 801983a:	69db      	ldr	r3, [r3, #28]
 801983c:	4798      	blx	r3
 801983e:	60f8      	str	r0, [r7, #12]
  uint32_t pastInTicks = UTIL_TimerDriver.ms2Tick( past );
 8019840:	4b08      	ldr	r3, [pc, #32]	; (8019864 <UTIL_TIMER_GetElapsedTime+0x34>)
 8019842:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8019844:	6878      	ldr	r0, [r7, #4]
 8019846:	4798      	blx	r3
 8019848:	60b8      	str	r0, [r7, #8]
  /* intentional wrap around. Works Ok if tick duation below 1ms */
  return UTIL_TimerDriver.Tick2ms( nowInTicks- pastInTicks );
 801984a:	4b06      	ldr	r3, [pc, #24]	; (8019864 <UTIL_TIMER_GetElapsedTime+0x34>)
 801984c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 801984e:	68f9      	ldr	r1, [r7, #12]
 8019850:	68ba      	ldr	r2, [r7, #8]
 8019852:	1a8a      	subs	r2, r1, r2
 8019854:	4610      	mov	r0, r2
 8019856:	4798      	blx	r3
 8019858:	4603      	mov	r3, r0
}
 801985a:	4618      	mov	r0, r3
 801985c:	3710      	adds	r7, #16
 801985e:	46bd      	mov	sp, r7
 8019860:	bd80      	pop	{r7, pc}
 8019862:	bf00      	nop
 8019864:	0801a990 	.word	0x0801a990

08019868 <TimerExists>:
 *
 * @param TimerObject Structure containing the timer object parameters
 * @retval 1 (the object is already in the list) or 0
 */
bool TimerExists( UTIL_TIMER_Object_t *TimerObject )
{
 8019868:	b480      	push	{r7}
 801986a:	b085      	sub	sp, #20
 801986c:	af00      	add	r7, sp, #0
 801986e:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 8019870:	4b0a      	ldr	r3, [pc, #40]	; (801989c <TimerExists+0x34>)
 8019872:	681b      	ldr	r3, [r3, #0]
 8019874:	60fb      	str	r3, [r7, #12]

  while( cur != NULL )
 8019876:	e008      	b.n	801988a <TimerExists+0x22>
  {
    if( cur == TimerObject )
 8019878:	68fa      	ldr	r2, [r7, #12]
 801987a:	687b      	ldr	r3, [r7, #4]
 801987c:	429a      	cmp	r2, r3
 801987e:	d101      	bne.n	8019884 <TimerExists+0x1c>
    {
      return true;
 8019880:	2301      	movs	r3, #1
 8019882:	e006      	b.n	8019892 <TimerExists+0x2a>
    }
    cur = cur->Next;
 8019884:	68fb      	ldr	r3, [r7, #12]
 8019886:	695b      	ldr	r3, [r3, #20]
 8019888:	60fb      	str	r3, [r7, #12]
  while( cur != NULL )
 801988a:	68fb      	ldr	r3, [r7, #12]
 801988c:	2b00      	cmp	r3, #0
 801988e:	d1f3      	bne.n	8019878 <TimerExists+0x10>
  }
  return false;
 8019890:	2300      	movs	r3, #0
}
 8019892:	4618      	mov	r0, r3
 8019894:	3714      	adds	r7, #20
 8019896:	46bd      	mov	sp, r7
 8019898:	bc80      	pop	{r7}
 801989a:	4770      	bx	lr
 801989c:	20001244 	.word	0x20001244

080198a0 <TimerSetTimeout>:
 * @brief Sets a timeout with the duration "timestamp"
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerSetTimeout( UTIL_TIMER_Object_t *TimerObject )
{
 80198a0:	b590      	push	{r4, r7, lr}
 80198a2:	b085      	sub	sp, #20
 80198a4:	af00      	add	r7, sp, #0
 80198a6:	6078      	str	r0, [r7, #4]
  uint32_t minTicks= UTIL_TimerDriver.GetMinimumTimeout( );
 80198a8:	4b11      	ldr	r3, [pc, #68]	; (80198f0 <TimerSetTimeout+0x50>)
 80198aa:	6a1b      	ldr	r3, [r3, #32]
 80198ac:	4798      	blx	r3
 80198ae:	60f8      	str	r0, [r7, #12]
  TimerObject->IsPending = 1;
 80198b0:	687b      	ldr	r3, [r7, #4]
 80198b2:	2201      	movs	r2, #1
 80198b4:	721a      	strb	r2, [r3, #8]

  /* In case deadline too soon */
  if(TimerObject->Timestamp  < (UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks) )
 80198b6:	687b      	ldr	r3, [r7, #4]
 80198b8:	681c      	ldr	r4, [r3, #0]
 80198ba:	4b0d      	ldr	r3, [pc, #52]	; (80198f0 <TimerSetTimeout+0x50>)
 80198bc:	699b      	ldr	r3, [r3, #24]
 80198be:	4798      	blx	r3
 80198c0:	4602      	mov	r2, r0
 80198c2:	68fb      	ldr	r3, [r7, #12]
 80198c4:	4413      	add	r3, r2
 80198c6:	429c      	cmp	r4, r3
 80198c8:	d207      	bcs.n	80198da <TimerSetTimeout+0x3a>
  {
	  TimerObject->Timestamp = UTIL_TimerDriver.GetTimerElapsedTime(  ) + minTicks;
 80198ca:	4b09      	ldr	r3, [pc, #36]	; (80198f0 <TimerSetTimeout+0x50>)
 80198cc:	699b      	ldr	r3, [r3, #24]
 80198ce:	4798      	blx	r3
 80198d0:	4602      	mov	r2, r0
 80198d2:	68fb      	ldr	r3, [r7, #12]
 80198d4:	441a      	add	r2, r3
 80198d6:	687b      	ldr	r3, [r7, #4]
 80198d8:	601a      	str	r2, [r3, #0]
  }
  UTIL_TimerDriver.StartTimerEvt( TimerObject->Timestamp );
 80198da:	4b05      	ldr	r3, [pc, #20]	; (80198f0 <TimerSetTimeout+0x50>)
 80198dc:	689b      	ldr	r3, [r3, #8]
 80198de:	687a      	ldr	r2, [r7, #4]
 80198e0:	6812      	ldr	r2, [r2, #0]
 80198e2:	4610      	mov	r0, r2
 80198e4:	4798      	blx	r3
}
 80198e6:	bf00      	nop
 80198e8:	3714      	adds	r7, #20
 80198ea:	46bd      	mov	sp, r7
 80198ec:	bd90      	pop	{r4, r7, pc}
 80198ee:	bf00      	nop
 80198f0:	0801a990 	.word	0x0801a990

080198f4 <TimerInsertTimer>:
 *     next timer to expire.
 *
 * @param TimerObject Structure containing the timer object parameters
 */
void TimerInsertTimer( UTIL_TIMER_Object_t *TimerObject)
{
 80198f4:	b480      	push	{r7}
 80198f6:	b085      	sub	sp, #20
 80198f8:	af00      	add	r7, sp, #0
 80198fa:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 80198fc:	4b14      	ldr	r3, [pc, #80]	; (8019950 <TimerInsertTimer+0x5c>)
 80198fe:	681b      	ldr	r3, [r3, #0]
 8019900:	60fb      	str	r3, [r7, #12]
  UTIL_TIMER_Object_t* next = TimerListHead->Next;
 8019902:	4b13      	ldr	r3, [pc, #76]	; (8019950 <TimerInsertTimer+0x5c>)
 8019904:	681b      	ldr	r3, [r3, #0]
 8019906:	695b      	ldr	r3, [r3, #20]
 8019908:	60bb      	str	r3, [r7, #8]

  while (cur->Next != NULL )
 801990a:	e012      	b.n	8019932 <TimerInsertTimer+0x3e>
  {  
    if( TimerObject->Timestamp  > next->Timestamp )
 801990c:	687b      	ldr	r3, [r7, #4]
 801990e:	681a      	ldr	r2, [r3, #0]
 8019910:	68bb      	ldr	r3, [r7, #8]
 8019912:	681b      	ldr	r3, [r3, #0]
 8019914:	429a      	cmp	r2, r3
 8019916:	d905      	bls.n	8019924 <TimerInsertTimer+0x30>
    {
        cur = next;
 8019918:	68bb      	ldr	r3, [r7, #8]
 801991a:	60fb      	str	r3, [r7, #12]
        next = next->Next;
 801991c:	68bb      	ldr	r3, [r7, #8]
 801991e:	695b      	ldr	r3, [r3, #20]
 8019920:	60bb      	str	r3, [r7, #8]
 8019922:	e006      	b.n	8019932 <TimerInsertTimer+0x3e>
    }
    else
    {
        cur->Next = TimerObject;
 8019924:	68fb      	ldr	r3, [r7, #12]
 8019926:	687a      	ldr	r2, [r7, #4]
 8019928:	615a      	str	r2, [r3, #20]
        TimerObject->Next = next;
 801992a:	687b      	ldr	r3, [r7, #4]
 801992c:	68ba      	ldr	r2, [r7, #8]
 801992e:	615a      	str	r2, [r3, #20]
        return;
 8019930:	e009      	b.n	8019946 <TimerInsertTimer+0x52>
  while (cur->Next != NULL )
 8019932:	68fb      	ldr	r3, [r7, #12]
 8019934:	695b      	ldr	r3, [r3, #20]
 8019936:	2b00      	cmp	r3, #0
 8019938:	d1e8      	bne.n	801990c <TimerInsertTimer+0x18>

    }
  }
  cur->Next = TimerObject;
 801993a:	68fb      	ldr	r3, [r7, #12]
 801993c:	687a      	ldr	r2, [r7, #4]
 801993e:	615a      	str	r2, [r3, #20]
  TimerObject->Next = NULL;
 8019940:	687b      	ldr	r3, [r7, #4]
 8019942:	2200      	movs	r2, #0
 8019944:	615a      	str	r2, [r3, #20]
}
 8019946:	3714      	adds	r7, #20
 8019948:	46bd      	mov	sp, r7
 801994a:	bc80      	pop	{r7}
 801994c:	4770      	bx	lr
 801994e:	bf00      	nop
 8019950:	20001244 	.word	0x20001244

08019954 <TimerInsertNewHeadTimer>:
 *
 * @remark The list is automatically sorted. The list head always contains the
 *         next timer to expire.
 */
void TimerInsertNewHeadTimer( UTIL_TIMER_Object_t *TimerObject )
{
 8019954:	b580      	push	{r7, lr}
 8019956:	b084      	sub	sp, #16
 8019958:	af00      	add	r7, sp, #0
 801995a:	6078      	str	r0, [r7, #4]
  UTIL_TIMER_Object_t* cur = TimerListHead;
 801995c:	4b0b      	ldr	r3, [pc, #44]	; (801998c <TimerInsertNewHeadTimer+0x38>)
 801995e:	681b      	ldr	r3, [r3, #0]
 8019960:	60fb      	str	r3, [r7, #12]

  if( cur != NULL )
 8019962:	68fb      	ldr	r3, [r7, #12]
 8019964:	2b00      	cmp	r3, #0
 8019966:	d002      	beq.n	801996e <TimerInsertNewHeadTimer+0x1a>
  {
    cur->IsPending = 0;
 8019968:	68fb      	ldr	r3, [r7, #12]
 801996a:	2200      	movs	r2, #0
 801996c:	721a      	strb	r2, [r3, #8]
  }

  TimerObject->Next = cur;
 801996e:	687b      	ldr	r3, [r7, #4]
 8019970:	68fa      	ldr	r2, [r7, #12]
 8019972:	615a      	str	r2, [r3, #20]
  TimerListHead = TimerObject;
 8019974:	4a05      	ldr	r2, [pc, #20]	; (801998c <TimerInsertNewHeadTimer+0x38>)
 8019976:	687b      	ldr	r3, [r7, #4]
 8019978:	6013      	str	r3, [r2, #0]
  TimerSetTimeout( TimerListHead );
 801997a:	4b04      	ldr	r3, [pc, #16]	; (801998c <TimerInsertNewHeadTimer+0x38>)
 801997c:	681b      	ldr	r3, [r3, #0]
 801997e:	4618      	mov	r0, r3
 8019980:	f7ff ff8e 	bl	80198a0 <TimerSetTimeout>
}
 8019984:	bf00      	nop
 8019986:	3710      	adds	r7, #16
 8019988:	46bd      	mov	sp, r7
 801998a:	bd80      	pop	{r7, pc}
 801998c:	20001244 	.word	0x20001244

08019990 <ee_skip_atoi>:
  return sc - s;
}
#endif

static int ee_skip_atoi(const char **s)
{
 8019990:	b480      	push	{r7}
 8019992:	b085      	sub	sp, #20
 8019994:	af00      	add	r7, sp, #0
 8019996:	6078      	str	r0, [r7, #4]
  int i = 0;
 8019998:	2300      	movs	r3, #0
 801999a:	60fb      	str	r3, [r7, #12]
  while (is_digit(**s)) i = i*10 + *((*s)++) - '0';
 801999c:	e00e      	b.n	80199bc <ee_skip_atoi+0x2c>
 801999e:	68fa      	ldr	r2, [r7, #12]
 80199a0:	4613      	mov	r3, r2
 80199a2:	009b      	lsls	r3, r3, #2
 80199a4:	4413      	add	r3, r2
 80199a6:	005b      	lsls	r3, r3, #1
 80199a8:	4618      	mov	r0, r3
 80199aa:	687b      	ldr	r3, [r7, #4]
 80199ac:	681b      	ldr	r3, [r3, #0]
 80199ae:	1c59      	adds	r1, r3, #1
 80199b0:	687a      	ldr	r2, [r7, #4]
 80199b2:	6011      	str	r1, [r2, #0]
 80199b4:	781b      	ldrb	r3, [r3, #0]
 80199b6:	4403      	add	r3, r0
 80199b8:	3b30      	subs	r3, #48	; 0x30
 80199ba:	60fb      	str	r3, [r7, #12]
 80199bc:	687b      	ldr	r3, [r7, #4]
 80199be:	681b      	ldr	r3, [r3, #0]
 80199c0:	781b      	ldrb	r3, [r3, #0]
 80199c2:	2b2f      	cmp	r3, #47	; 0x2f
 80199c4:	d904      	bls.n	80199d0 <ee_skip_atoi+0x40>
 80199c6:	687b      	ldr	r3, [r7, #4]
 80199c8:	681b      	ldr	r3, [r3, #0]
 80199ca:	781b      	ldrb	r3, [r3, #0]
 80199cc:	2b39      	cmp	r3, #57	; 0x39
 80199ce:	d9e6      	bls.n	801999e <ee_skip_atoi+0xe>
  return i;
 80199d0:	68fb      	ldr	r3, [r7, #12]
}
 80199d2:	4618      	mov	r0, r3
 80199d4:	3714      	adds	r7, #20
 80199d6:	46bd      	mov	sp, r7
 80199d8:	bc80      	pop	{r7}
 80199da:	4770      	bx	lr

080199dc <ee_number>:

#define ASSIGN_STR(_c)  do { *str++ = (_c); max_size--; if (max_size == 0) return str; } while (0)

static char *ee_number(char *str, int max_size, long num, int base, int size, int precision, int type)
{
 80199dc:	b480      	push	{r7}
 80199de:	b099      	sub	sp, #100	; 0x64
 80199e0:	af00      	add	r7, sp, #0
 80199e2:	60f8      	str	r0, [r7, #12]
 80199e4:	60b9      	str	r1, [r7, #8]
 80199e6:	607a      	str	r2, [r7, #4]
 80199e8:	603b      	str	r3, [r7, #0]
  char c;
  char sign, tmp[66];
  char *dig = lower_digits;
 80199ea:	4b72      	ldr	r3, [pc, #456]	; (8019bb4 <ee_number+0x1d8>)
 80199ec:	681b      	ldr	r3, [r3, #0]
 80199ee:	65bb      	str	r3, [r7, #88]	; 0x58
  int i;

  if (type & UPPERCASE)  dig = upper_digits;
 80199f0:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 80199f2:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80199f6:	2b00      	cmp	r3, #0
 80199f8:	d002      	beq.n	8019a00 <ee_number+0x24>
 80199fa:	4b6f      	ldr	r3, [pc, #444]	; (8019bb8 <ee_number+0x1dc>)
 80199fc:	681b      	ldr	r3, [r3, #0]
 80199fe:	65bb      	str	r3, [r7, #88]	; 0x58
#ifdef TINY_PRINTF
#else
  if (type & LEFT) type &= ~ZEROPAD;
#endif
  if (base < 2 || base > 36) return 0;
 8019a00:	683b      	ldr	r3, [r7, #0]
 8019a02:	2b01      	cmp	r3, #1
 8019a04:	dd02      	ble.n	8019a0c <ee_number+0x30>
 8019a06:	683b      	ldr	r3, [r7, #0]
 8019a08:	2b24      	cmp	r3, #36	; 0x24
 8019a0a:	dd01      	ble.n	8019a10 <ee_number+0x34>
 8019a0c:	2300      	movs	r3, #0
 8019a0e:	e0cc      	b.n	8019baa <ee_number+0x1ce>
  
  c = (type & ZEROPAD) ? '0' : ' ';
 8019a10:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8019a12:	f003 0301 	and.w	r3, r3, #1
 8019a16:	2b00      	cmp	r3, #0
 8019a18:	d001      	beq.n	8019a1e <ee_number+0x42>
 8019a1a:	2330      	movs	r3, #48	; 0x30
 8019a1c:	e000      	b.n	8019a20 <ee_number+0x44>
 8019a1e:	2320      	movs	r3, #32
 8019a20:	f887 3053 	strb.w	r3, [r7, #83]	; 0x53
  sign = 0;
 8019a24:	2300      	movs	r3, #0
 8019a26:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
  if (type & SIGN)
 8019a2a:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8019a2c:	f003 0302 	and.w	r3, r3, #2
 8019a30:	2b00      	cmp	r3, #0
 8019a32:	d00b      	beq.n	8019a4c <ee_number+0x70>
  {
    if (num < 0)
 8019a34:	687b      	ldr	r3, [r7, #4]
 8019a36:	2b00      	cmp	r3, #0
 8019a38:	da08      	bge.n	8019a4c <ee_number+0x70>
    {
      sign = '-';
 8019a3a:	232d      	movs	r3, #45	; 0x2d
 8019a3c:	f887 305f 	strb.w	r3, [r7, #95]	; 0x5f
      num = -num;
 8019a40:	687b      	ldr	r3, [r7, #4]
 8019a42:	425b      	negs	r3, r3
 8019a44:	607b      	str	r3, [r7, #4]
      size--;
 8019a46:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8019a48:	3b01      	subs	r3, #1
 8019a4a:	66bb      	str	r3, [r7, #104]	; 0x68
    else if (base == 8)
      size--;
  }
#endif
  
  i = 0;
 8019a4c:	2300      	movs	r3, #0
 8019a4e:	657b      	str	r3, [r7, #84]	; 0x54

  if (num == 0)
 8019a50:	687b      	ldr	r3, [r7, #4]
 8019a52:	2b00      	cmp	r3, #0
 8019a54:	d120      	bne.n	8019a98 <ee_number+0xbc>
    tmp[i++] = '0';
 8019a56:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8019a58:	1c5a      	adds	r2, r3, #1
 8019a5a:	657a      	str	r2, [r7, #84]	; 0x54
 8019a5c:	f107 0260 	add.w	r2, r7, #96	; 0x60
 8019a60:	4413      	add	r3, r2
 8019a62:	2230      	movs	r2, #48	; 0x30
 8019a64:	f803 2c50 	strb.w	r2, [r3, #-80]
 8019a68:	e019      	b.n	8019a9e <ee_number+0xc2>
  else
  {
    while (num != 0)
    {
      tmp[i++] = dig[((unsigned long) num) % (unsigned) base];
 8019a6a:	687b      	ldr	r3, [r7, #4]
 8019a6c:	683a      	ldr	r2, [r7, #0]
 8019a6e:	fbb3 f1f2 	udiv	r1, r3, r2
 8019a72:	fb02 f201 	mul.w	r2, r2, r1
 8019a76:	1a9b      	subs	r3, r3, r2
 8019a78:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8019a7a:	441a      	add	r2, r3
 8019a7c:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8019a7e:	1c59      	adds	r1, r3, #1
 8019a80:	6579      	str	r1, [r7, #84]	; 0x54
 8019a82:	7812      	ldrb	r2, [r2, #0]
 8019a84:	f107 0160 	add.w	r1, r7, #96	; 0x60
 8019a88:	440b      	add	r3, r1
 8019a8a:	f803 2c50 	strb.w	r2, [r3, #-80]
      num = ((unsigned long) num) / (unsigned) base;
 8019a8e:	687a      	ldr	r2, [r7, #4]
 8019a90:	683b      	ldr	r3, [r7, #0]
 8019a92:	fbb2 f3f3 	udiv	r3, r2, r3
 8019a96:	607b      	str	r3, [r7, #4]
    while (num != 0)
 8019a98:	687b      	ldr	r3, [r7, #4]
 8019a9a:	2b00      	cmp	r3, #0
 8019a9c:	d1e5      	bne.n	8019a6a <ee_number+0x8e>
    }
  }

  if (i > precision) precision = i;
 8019a9e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8019aa0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8019aa2:	429a      	cmp	r2, r3
 8019aa4:	dd01      	ble.n	8019aaa <ee_number+0xce>
 8019aa6:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8019aa8:	66fb      	str	r3, [r7, #108]	; 0x6c
  size -= precision;
 8019aaa:	6eba      	ldr	r2, [r7, #104]	; 0x68
 8019aac:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8019aae:	1ad3      	subs	r3, r2, r3
 8019ab0:	66bb      	str	r3, [r7, #104]	; 0x68
  if (!(type & (ZEROPAD /* TINY option   | LEFT */))) while (size-- > 0) ASSIGN_STR(' ');
 8019ab2:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8019ab4:	f003 0301 	and.w	r3, r3, #1
 8019ab8:	2b00      	cmp	r3, #0
 8019aba:	d112      	bne.n	8019ae2 <ee_number+0x106>
 8019abc:	e00c      	b.n	8019ad8 <ee_number+0xfc>
 8019abe:	68fb      	ldr	r3, [r7, #12]
 8019ac0:	1c5a      	adds	r2, r3, #1
 8019ac2:	60fa      	str	r2, [r7, #12]
 8019ac4:	2220      	movs	r2, #32
 8019ac6:	701a      	strb	r2, [r3, #0]
 8019ac8:	68bb      	ldr	r3, [r7, #8]
 8019aca:	3b01      	subs	r3, #1
 8019acc:	60bb      	str	r3, [r7, #8]
 8019ace:	68bb      	ldr	r3, [r7, #8]
 8019ad0:	2b00      	cmp	r3, #0
 8019ad2:	d101      	bne.n	8019ad8 <ee_number+0xfc>
 8019ad4:	68fb      	ldr	r3, [r7, #12]
 8019ad6:	e068      	b.n	8019baa <ee_number+0x1ce>
 8019ad8:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8019ada:	1e5a      	subs	r2, r3, #1
 8019adc:	66ba      	str	r2, [r7, #104]	; 0x68
 8019ade:	2b00      	cmp	r3, #0
 8019ae0:	dced      	bgt.n	8019abe <ee_number+0xe2>
  if (sign) ASSIGN_STR(sign);
 8019ae2:	f897 305f 	ldrb.w	r3, [r7, #95]	; 0x5f
 8019ae6:	2b00      	cmp	r3, #0
 8019ae8:	d01b      	beq.n	8019b22 <ee_number+0x146>
 8019aea:	68fb      	ldr	r3, [r7, #12]
 8019aec:	1c5a      	adds	r2, r3, #1
 8019aee:	60fa      	str	r2, [r7, #12]
 8019af0:	f897 205f 	ldrb.w	r2, [r7, #95]	; 0x5f
 8019af4:	701a      	strb	r2, [r3, #0]
 8019af6:	68bb      	ldr	r3, [r7, #8]
 8019af8:	3b01      	subs	r3, #1
 8019afa:	60bb      	str	r3, [r7, #8]
 8019afc:	68bb      	ldr	r3, [r7, #8]
 8019afe:	2b00      	cmp	r3, #0
 8019b00:	d10f      	bne.n	8019b22 <ee_number+0x146>
 8019b02:	68fb      	ldr	r3, [r7, #12]
 8019b04:	e051      	b.n	8019baa <ee_number+0x1ce>
    }
  }
#endif
  
#ifdef TINY_PRINTF
  while (size-- > 0) ASSIGN_STR(c);
 8019b06:	68fb      	ldr	r3, [r7, #12]
 8019b08:	1c5a      	adds	r2, r3, #1
 8019b0a:	60fa      	str	r2, [r7, #12]
 8019b0c:	f897 2053 	ldrb.w	r2, [r7, #83]	; 0x53
 8019b10:	701a      	strb	r2, [r3, #0]
 8019b12:	68bb      	ldr	r3, [r7, #8]
 8019b14:	3b01      	subs	r3, #1
 8019b16:	60bb      	str	r3, [r7, #8]
 8019b18:	68bb      	ldr	r3, [r7, #8]
 8019b1a:	2b00      	cmp	r3, #0
 8019b1c:	d101      	bne.n	8019b22 <ee_number+0x146>
 8019b1e:	68fb      	ldr	r3, [r7, #12]
 8019b20:	e043      	b.n	8019baa <ee_number+0x1ce>
 8019b22:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8019b24:	1e5a      	subs	r2, r3, #1
 8019b26:	66ba      	str	r2, [r7, #104]	; 0x68
 8019b28:	2b00      	cmp	r3, #0
 8019b2a:	dcec      	bgt.n	8019b06 <ee_number+0x12a>
#else
  if (!(type & LEFT)) while (size-- > 0) ASSIGN_STR(c);
#endif
  while (i < precision--) ASSIGN_STR('0');
 8019b2c:	e00c      	b.n	8019b48 <ee_number+0x16c>
 8019b2e:	68fb      	ldr	r3, [r7, #12]
 8019b30:	1c5a      	adds	r2, r3, #1
 8019b32:	60fa      	str	r2, [r7, #12]
 8019b34:	2230      	movs	r2, #48	; 0x30
 8019b36:	701a      	strb	r2, [r3, #0]
 8019b38:	68bb      	ldr	r3, [r7, #8]
 8019b3a:	3b01      	subs	r3, #1
 8019b3c:	60bb      	str	r3, [r7, #8]
 8019b3e:	68bb      	ldr	r3, [r7, #8]
 8019b40:	2b00      	cmp	r3, #0
 8019b42:	d101      	bne.n	8019b48 <ee_number+0x16c>
 8019b44:	68fb      	ldr	r3, [r7, #12]
 8019b46:	e030      	b.n	8019baa <ee_number+0x1ce>
 8019b48:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8019b4a:	1e5a      	subs	r2, r3, #1
 8019b4c:	66fa      	str	r2, [r7, #108]	; 0x6c
 8019b4e:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8019b50:	429a      	cmp	r2, r3
 8019b52:	dbec      	blt.n	8019b2e <ee_number+0x152>
  while (i-- > 0) ASSIGN_STR(tmp[i]);
 8019b54:	e010      	b.n	8019b78 <ee_number+0x19c>
 8019b56:	68fb      	ldr	r3, [r7, #12]
 8019b58:	1c5a      	adds	r2, r3, #1
 8019b5a:	60fa      	str	r2, [r7, #12]
 8019b5c:	f107 0110 	add.w	r1, r7, #16
 8019b60:	6d7a      	ldr	r2, [r7, #84]	; 0x54
 8019b62:	440a      	add	r2, r1
 8019b64:	7812      	ldrb	r2, [r2, #0]
 8019b66:	701a      	strb	r2, [r3, #0]
 8019b68:	68bb      	ldr	r3, [r7, #8]
 8019b6a:	3b01      	subs	r3, #1
 8019b6c:	60bb      	str	r3, [r7, #8]
 8019b6e:	68bb      	ldr	r3, [r7, #8]
 8019b70:	2b00      	cmp	r3, #0
 8019b72:	d101      	bne.n	8019b78 <ee_number+0x19c>
 8019b74:	68fb      	ldr	r3, [r7, #12]
 8019b76:	e018      	b.n	8019baa <ee_number+0x1ce>
 8019b78:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8019b7a:	1e5a      	subs	r2, r3, #1
 8019b7c:	657a      	str	r2, [r7, #84]	; 0x54
 8019b7e:	2b00      	cmp	r3, #0
 8019b80:	dce9      	bgt.n	8019b56 <ee_number+0x17a>
  while (size-- > 0) ASSIGN_STR(' ');
 8019b82:	e00c      	b.n	8019b9e <ee_number+0x1c2>
 8019b84:	68fb      	ldr	r3, [r7, #12]
 8019b86:	1c5a      	adds	r2, r3, #1
 8019b88:	60fa      	str	r2, [r7, #12]
 8019b8a:	2220      	movs	r2, #32
 8019b8c:	701a      	strb	r2, [r3, #0]
 8019b8e:	68bb      	ldr	r3, [r7, #8]
 8019b90:	3b01      	subs	r3, #1
 8019b92:	60bb      	str	r3, [r7, #8]
 8019b94:	68bb      	ldr	r3, [r7, #8]
 8019b96:	2b00      	cmp	r3, #0
 8019b98:	d101      	bne.n	8019b9e <ee_number+0x1c2>
 8019b9a:	68fb      	ldr	r3, [r7, #12]
 8019b9c:	e005      	b.n	8019baa <ee_number+0x1ce>
 8019b9e:	6ebb      	ldr	r3, [r7, #104]	; 0x68
 8019ba0:	1e5a      	subs	r2, r3, #1
 8019ba2:	66ba      	str	r2, [r7, #104]	; 0x68
 8019ba4:	2b00      	cmp	r3, #0
 8019ba6:	dced      	bgt.n	8019b84 <ee_number+0x1a8>

  return str;
 8019ba8:	68fb      	ldr	r3, [r7, #12]
}
 8019baa:	4618      	mov	r0, r3
 8019bac:	3764      	adds	r7, #100	; 0x64
 8019bae:	46bd      	mov	sp, r7
 8019bb0:	bc80      	pop	{r7}
 8019bb2:	4770      	bx	lr
 8019bb4:	200001a0 	.word	0x200001a0
 8019bb8:	200001a4 	.word	0x200001a4

08019bbc <tiny_vsnprintf_like>:

#define CHECK_STR_SIZE(_buf, _str, _size) \
  if ((((_str) - (_buf)) >= ((_size)-1))) { break; }

int tiny_vsnprintf_like(char *buf, const int size, const char *fmt, va_list args)
{
 8019bbc:	b580      	push	{r7, lr}
 8019bbe:	b092      	sub	sp, #72	; 0x48
 8019bc0:	af04      	add	r7, sp, #16
 8019bc2:	60f8      	str	r0, [r7, #12]
 8019bc4:	60b9      	str	r1, [r7, #8]
 8019bc6:	607a      	str	r2, [r7, #4]
 8019bc8:	603b      	str	r3, [r7, #0]

  int field_width;      // Width of output field
  int precision;        // Min. # of digits for integers; max number of chars for from string
  int qualifier;        // 'h', 'l', or 'L' for integer fields

  if (size <= 0)
 8019bca:	68bb      	ldr	r3, [r7, #8]
 8019bcc:	2b00      	cmp	r3, #0
 8019bce:	dc01      	bgt.n	8019bd4 <tiny_vsnprintf_like+0x18>
  {
    return 0;
 8019bd0:	2300      	movs	r3, #0
 8019bd2:	e142      	b.n	8019e5a <tiny_vsnprintf_like+0x29e>
  }
  
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8019bd4:	68fb      	ldr	r3, [r7, #12]
 8019bd6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8019bd8:	e12a      	b.n	8019e30 <tiny_vsnprintf_like+0x274>
  {
    CHECK_STR_SIZE(buf, str, size);
 8019bda:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019bdc:	68fb      	ldr	r3, [r7, #12]
 8019bde:	1ad2      	subs	r2, r2, r3
 8019be0:	68bb      	ldr	r3, [r7, #8]
 8019be2:	3b01      	subs	r3, #1
 8019be4:	429a      	cmp	r2, r3
 8019be6:	f280 8131 	bge.w	8019e4c <tiny_vsnprintf_like+0x290>
    
    if (*fmt != '%')
 8019bea:	687b      	ldr	r3, [r7, #4]
 8019bec:	781b      	ldrb	r3, [r3, #0]
 8019bee:	2b25      	cmp	r3, #37	; 0x25
 8019bf0:	d006      	beq.n	8019c00 <tiny_vsnprintf_like+0x44>
    {
      *str++ = *fmt;
 8019bf2:	687a      	ldr	r2, [r7, #4]
 8019bf4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019bf6:	1c59      	adds	r1, r3, #1
 8019bf8:	62f9      	str	r1, [r7, #44]	; 0x2c
 8019bfa:	7812      	ldrb	r2, [r2, #0]
 8019bfc:	701a      	strb	r2, [r3, #0]
      continue;
 8019bfe:	e114      	b.n	8019e2a <tiny_vsnprintf_like+0x26e>
    }
                  
    // Process flags
    flags = 0;
 8019c00:	2300      	movs	r3, #0
 8019c02:	623b      	str	r3, [r7, #32]
#ifdef TINY_PRINTF
    /* Support %0, but not %-, %+, %space and %# */
    fmt++;
 8019c04:	687b      	ldr	r3, [r7, #4]
 8019c06:	3301      	adds	r3, #1
 8019c08:	607b      	str	r3, [r7, #4]
    if (*fmt == '0')
 8019c0a:	687b      	ldr	r3, [r7, #4]
 8019c0c:	781b      	ldrb	r3, [r3, #0]
 8019c0e:	2b30      	cmp	r3, #48	; 0x30
 8019c10:	d103      	bne.n	8019c1a <tiny_vsnprintf_like+0x5e>
    {
      flags |= ZEROPAD;
 8019c12:	6a3b      	ldr	r3, [r7, #32]
 8019c14:	f043 0301 	orr.w	r3, r3, #1
 8019c18:	623b      	str	r3, [r7, #32]
      case '0': flags |= ZEROPAD; goto repeat;
    }
#endif
    
    // Get field width
    field_width = -1;
 8019c1a:	f04f 33ff 	mov.w	r3, #4294967295
 8019c1e:	61fb      	str	r3, [r7, #28]
    if (is_digit(*fmt))
 8019c20:	687b      	ldr	r3, [r7, #4]
 8019c22:	781b      	ldrb	r3, [r3, #0]
 8019c24:	2b2f      	cmp	r3, #47	; 0x2f
 8019c26:	d908      	bls.n	8019c3a <tiny_vsnprintf_like+0x7e>
 8019c28:	687b      	ldr	r3, [r7, #4]
 8019c2a:	781b      	ldrb	r3, [r3, #0]
 8019c2c:	2b39      	cmp	r3, #57	; 0x39
 8019c2e:	d804      	bhi.n	8019c3a <tiny_vsnprintf_like+0x7e>
      field_width = ee_skip_atoi(&fmt);
 8019c30:	1d3b      	adds	r3, r7, #4
 8019c32:	4618      	mov	r0, r3
 8019c34:	f7ff feac 	bl	8019990 <ee_skip_atoi>
 8019c38:	61f8      	str	r0, [r7, #28]
      }
    }
#endif
    
    // Get the precision
    precision = -1;
 8019c3a:	f04f 33ff 	mov.w	r3, #4294967295
 8019c3e:	61bb      	str	r3, [r7, #24]
      if (precision < 0) precision = 0;
    }
#endif
    
    // Get the conversion qualifier
    qualifier = -1;
 8019c40:	f04f 33ff 	mov.w	r3, #4294967295
 8019c44:	617b      	str	r3, [r7, #20]
      fmt++;
    }
#endif
    
    // Default base
    base = 10;
 8019c46:	230a      	movs	r3, #10
 8019c48:	633b      	str	r3, [r7, #48]	; 0x30

    switch (*fmt)
 8019c4a:	687b      	ldr	r3, [r7, #4]
 8019c4c:	781b      	ldrb	r3, [r3, #0]
 8019c4e:	3b58      	subs	r3, #88	; 0x58
 8019c50:	2b20      	cmp	r3, #32
 8019c52:	f200 8094 	bhi.w	8019d7e <tiny_vsnprintf_like+0x1c2>
 8019c56:	a201      	add	r2, pc, #4	; (adr r2, 8019c5c <tiny_vsnprintf_like+0xa0>)
 8019c58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8019c5c:	08019d67 	.word	0x08019d67
 8019c60:	08019d7f 	.word	0x08019d7f
 8019c64:	08019d7f 	.word	0x08019d7f
 8019c68:	08019d7f 	.word	0x08019d7f
 8019c6c:	08019d7f 	.word	0x08019d7f
 8019c70:	08019d7f 	.word	0x08019d7f
 8019c74:	08019d7f 	.word	0x08019d7f
 8019c78:	08019d7f 	.word	0x08019d7f
 8019c7c:	08019d7f 	.word	0x08019d7f
 8019c80:	08019d7f 	.word	0x08019d7f
 8019c84:	08019d7f 	.word	0x08019d7f
 8019c88:	08019ceb 	.word	0x08019ceb
 8019c8c:	08019d75 	.word	0x08019d75
 8019c90:	08019d7f 	.word	0x08019d7f
 8019c94:	08019d7f 	.word	0x08019d7f
 8019c98:	08019d7f 	.word	0x08019d7f
 8019c9c:	08019d7f 	.word	0x08019d7f
 8019ca0:	08019d75 	.word	0x08019d75
 8019ca4:	08019d7f 	.word	0x08019d7f
 8019ca8:	08019d7f 	.word	0x08019d7f
 8019cac:	08019d7f 	.word	0x08019d7f
 8019cb0:	08019d7f 	.word	0x08019d7f
 8019cb4:	08019d7f 	.word	0x08019d7f
 8019cb8:	08019d7f 	.word	0x08019d7f
 8019cbc:	08019d7f 	.word	0x08019d7f
 8019cc0:	08019d7f 	.word	0x08019d7f
 8019cc4:	08019d7f 	.word	0x08019d7f
 8019cc8:	08019d0b 	.word	0x08019d0b
 8019ccc:	08019d7f 	.word	0x08019d7f
 8019cd0:	08019dcb 	.word	0x08019dcb
 8019cd4:	08019d7f 	.word	0x08019d7f
 8019cd8:	08019d7f 	.word	0x08019d7f
 8019cdc:	08019d6f 	.word	0x08019d6f
      case 'c':
#ifdef TINY_PRINTF
#else
        if (!(flags & LEFT))
#endif
          while (--field_width > 0) *str++ = ' ';
 8019ce0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019ce2:	1c5a      	adds	r2, r3, #1
 8019ce4:	62fa      	str	r2, [r7, #44]	; 0x2c
 8019ce6:	2220      	movs	r2, #32
 8019ce8:	701a      	strb	r2, [r3, #0]
 8019cea:	69fb      	ldr	r3, [r7, #28]
 8019cec:	3b01      	subs	r3, #1
 8019cee:	61fb      	str	r3, [r7, #28]
 8019cf0:	69fb      	ldr	r3, [r7, #28]
 8019cf2:	2b00      	cmp	r3, #0
 8019cf4:	dcf4      	bgt.n	8019ce0 <tiny_vsnprintf_like+0x124>
        *str++ = (unsigned char) va_arg(args, int);
 8019cf6:	683b      	ldr	r3, [r7, #0]
 8019cf8:	1d1a      	adds	r2, r3, #4
 8019cfa:	603a      	str	r2, [r7, #0]
 8019cfc:	6819      	ldr	r1, [r3, #0]
 8019cfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019d00:	1c5a      	adds	r2, r3, #1
 8019d02:	62fa      	str	r2, [r7, #44]	; 0x2c
 8019d04:	b2ca      	uxtb	r2, r1
 8019d06:	701a      	strb	r2, [r3, #0]
#ifdef TINY_PRINTF
#else
        while (--field_width > 0) *str++ = ' ';
#endif
        continue;
 8019d08:	e08f      	b.n	8019e2a <tiny_vsnprintf_like+0x26e>

      case 's':
        s = va_arg(args, char *);
 8019d0a:	683b      	ldr	r3, [r7, #0]
 8019d0c:	1d1a      	adds	r2, r3, #4
 8019d0e:	603a      	str	r2, [r7, #0]
 8019d10:	681b      	ldr	r3, [r3, #0]
 8019d12:	627b      	str	r3, [r7, #36]	; 0x24
        if (!s) s = "<NULL>";
 8019d14:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8019d16:	2b00      	cmp	r3, #0
 8019d18:	d101      	bne.n	8019d1e <tiny_vsnprintf_like+0x162>
 8019d1a:	4b52      	ldr	r3, [pc, #328]	; (8019e64 <tiny_vsnprintf_like+0x2a8>)
 8019d1c:	627b      	str	r3, [r7, #36]	; 0x24
#ifdef TINY_PRINTF
        len = strlen(s);
 8019d1e:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8019d20:	f7e6 fa2a 	bl	8000178 <strlen>
 8019d24:	4603      	mov	r3, r0
 8019d26:	613b      	str	r3, [r7, #16]
#else
        len = strnlen(s, precision);
        if (!(flags & LEFT))
#endif
          while (len < field_width--) *str++ = ' ';
 8019d28:	e004      	b.n	8019d34 <tiny_vsnprintf_like+0x178>
 8019d2a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019d2c:	1c5a      	adds	r2, r3, #1
 8019d2e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8019d30:	2220      	movs	r2, #32
 8019d32:	701a      	strb	r2, [r3, #0]
 8019d34:	69fb      	ldr	r3, [r7, #28]
 8019d36:	1e5a      	subs	r2, r3, #1
 8019d38:	61fa      	str	r2, [r7, #28]
 8019d3a:	693a      	ldr	r2, [r7, #16]
 8019d3c:	429a      	cmp	r2, r3
 8019d3e:	dbf4      	blt.n	8019d2a <tiny_vsnprintf_like+0x16e>
        for (i = 0; i < len; ++i) *str++ = *s++;
 8019d40:	2300      	movs	r3, #0
 8019d42:	62bb      	str	r3, [r7, #40]	; 0x28
 8019d44:	e00a      	b.n	8019d5c <tiny_vsnprintf_like+0x1a0>
 8019d46:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8019d48:	1c53      	adds	r3, r2, #1
 8019d4a:	627b      	str	r3, [r7, #36]	; 0x24
 8019d4c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019d4e:	1c59      	adds	r1, r3, #1
 8019d50:	62f9      	str	r1, [r7, #44]	; 0x2c
 8019d52:	7812      	ldrb	r2, [r2, #0]
 8019d54:	701a      	strb	r2, [r3, #0]
 8019d56:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8019d58:	3301      	adds	r3, #1
 8019d5a:	62bb      	str	r3, [r7, #40]	; 0x28
 8019d5c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8019d5e:	693b      	ldr	r3, [r7, #16]
 8019d60:	429a      	cmp	r2, r3
 8019d62:	dbf0      	blt.n	8019d46 <tiny_vsnprintf_like+0x18a>
#ifdef TINY_PRINTF
#else        
        while (len < field_width--) *str++ = ' ';
#endif
        continue;
 8019d64:	e061      	b.n	8019e2a <tiny_vsnprintf_like+0x26e>
        base = 8;
        break;
#endif
      
      case 'X':
        flags |= UPPERCASE;
 8019d66:	6a3b      	ldr	r3, [r7, #32]
 8019d68:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8019d6c:	623b      	str	r3, [r7, #32]

      case 'x':
        base = 16;
 8019d6e:	2310      	movs	r3, #16
 8019d70:	633b      	str	r3, [r7, #48]	; 0x30
        break;
 8019d72:	e02d      	b.n	8019dd0 <tiny_vsnprintf_like+0x214>

      case 'd':
      case 'i':
        flags |= SIGN;
 8019d74:	6a3b      	ldr	r3, [r7, #32]
 8019d76:	f043 0302 	orr.w	r3, r3, #2
 8019d7a:	623b      	str	r3, [r7, #32]

      case 'u':
        break;
 8019d7c:	e025      	b.n	8019dca <tiny_vsnprintf_like+0x20e>
        continue;

#endif

      default:
        if (*fmt != '%') *str++ = '%';
 8019d7e:	687b      	ldr	r3, [r7, #4]
 8019d80:	781b      	ldrb	r3, [r3, #0]
 8019d82:	2b25      	cmp	r3, #37	; 0x25
 8019d84:	d004      	beq.n	8019d90 <tiny_vsnprintf_like+0x1d4>
 8019d86:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019d88:	1c5a      	adds	r2, r3, #1
 8019d8a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8019d8c:	2225      	movs	r2, #37	; 0x25
 8019d8e:	701a      	strb	r2, [r3, #0]
        CHECK_STR_SIZE(buf, str, size);
 8019d90:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019d92:	68fb      	ldr	r3, [r7, #12]
 8019d94:	1ad2      	subs	r2, r2, r3
 8019d96:	68bb      	ldr	r3, [r7, #8]
 8019d98:	3b01      	subs	r3, #1
 8019d9a:	429a      	cmp	r2, r3
 8019d9c:	da17      	bge.n	8019dce <tiny_vsnprintf_like+0x212>
        if (*fmt)
 8019d9e:	687b      	ldr	r3, [r7, #4]
 8019da0:	781b      	ldrb	r3, [r3, #0]
 8019da2:	2b00      	cmp	r3, #0
 8019da4:	d006      	beq.n	8019db4 <tiny_vsnprintf_like+0x1f8>
          *str++ = *fmt;
 8019da6:	687a      	ldr	r2, [r7, #4]
 8019da8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019daa:	1c59      	adds	r1, r3, #1
 8019dac:	62f9      	str	r1, [r7, #44]	; 0x2c
 8019dae:	7812      	ldrb	r2, [r2, #0]
 8019db0:	701a      	strb	r2, [r3, #0]
 8019db2:	e002      	b.n	8019dba <tiny_vsnprintf_like+0x1fe>
        else
          --fmt;
 8019db4:	687b      	ldr	r3, [r7, #4]
 8019db6:	3b01      	subs	r3, #1
 8019db8:	607b      	str	r3, [r7, #4]
        CHECK_STR_SIZE(buf, str, size);
 8019dba:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019dbc:	68fb      	ldr	r3, [r7, #12]
 8019dbe:	1ad2      	subs	r2, r2, r3
 8019dc0:	68bb      	ldr	r3, [r7, #8]
 8019dc2:	3b01      	subs	r3, #1
 8019dc4:	429a      	cmp	r2, r3
 8019dc6:	db2f      	blt.n	8019e28 <tiny_vsnprintf_like+0x26c>
 8019dc8:	e002      	b.n	8019dd0 <tiny_vsnprintf_like+0x214>
        break;
 8019dca:	bf00      	nop
 8019dcc:	e000      	b.n	8019dd0 <tiny_vsnprintf_like+0x214>
        CHECK_STR_SIZE(buf, str, size);
 8019dce:	bf00      	nop
        continue;
    }

    if (qualifier == 'l')
 8019dd0:	697b      	ldr	r3, [r7, #20]
 8019dd2:	2b6c      	cmp	r3, #108	; 0x6c
 8019dd4:	d105      	bne.n	8019de2 <tiny_vsnprintf_like+0x226>
      num = va_arg(args, unsigned long);
 8019dd6:	683b      	ldr	r3, [r7, #0]
 8019dd8:	1d1a      	adds	r2, r3, #4
 8019dda:	603a      	str	r2, [r7, #0]
 8019ddc:	681b      	ldr	r3, [r3, #0]
 8019dde:	637b      	str	r3, [r7, #52]	; 0x34
 8019de0:	e00f      	b.n	8019e02 <tiny_vsnprintf_like+0x246>
    else if (flags & SIGN)
 8019de2:	6a3b      	ldr	r3, [r7, #32]
 8019de4:	f003 0302 	and.w	r3, r3, #2
 8019de8:	2b00      	cmp	r3, #0
 8019dea:	d005      	beq.n	8019df8 <tiny_vsnprintf_like+0x23c>
      num = va_arg(args, int);
 8019dec:	683b      	ldr	r3, [r7, #0]
 8019dee:	1d1a      	adds	r2, r3, #4
 8019df0:	603a      	str	r2, [r7, #0]
 8019df2:	681b      	ldr	r3, [r3, #0]
 8019df4:	637b      	str	r3, [r7, #52]	; 0x34
 8019df6:	e004      	b.n	8019e02 <tiny_vsnprintf_like+0x246>
    else
      num = va_arg(args, unsigned int);
 8019df8:	683b      	ldr	r3, [r7, #0]
 8019dfa:	1d1a      	adds	r2, r3, #4
 8019dfc:	603a      	str	r2, [r7, #0]
 8019dfe:	681b      	ldr	r3, [r3, #0]
 8019e00:	637b      	str	r3, [r7, #52]	; 0x34

    str = ee_number(str, ((size - 1) - (str - buf)), num, base, field_width, precision, flags);
 8019e02:	68bb      	ldr	r3, [r7, #8]
 8019e04:	1e5a      	subs	r2, r3, #1
 8019e06:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8019e08:	68fb      	ldr	r3, [r7, #12]
 8019e0a:	1acb      	subs	r3, r1, r3
 8019e0c:	1ad1      	subs	r1, r2, r3
 8019e0e:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8019e10:	6a3b      	ldr	r3, [r7, #32]
 8019e12:	9302      	str	r3, [sp, #8]
 8019e14:	69bb      	ldr	r3, [r7, #24]
 8019e16:	9301      	str	r3, [sp, #4]
 8019e18:	69fb      	ldr	r3, [r7, #28]
 8019e1a:	9300      	str	r3, [sp, #0]
 8019e1c:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8019e1e:	6af8      	ldr	r0, [r7, #44]	; 0x2c
 8019e20:	f7ff fddc 	bl	80199dc <ee_number>
 8019e24:	62f8      	str	r0, [r7, #44]	; 0x2c
 8019e26:	e000      	b.n	8019e2a <tiny_vsnprintf_like+0x26e>
        continue;
 8019e28:	bf00      	nop
  for (str = buf; *fmt || ((str - buf) >= size-1); fmt++)
 8019e2a:	687b      	ldr	r3, [r7, #4]
 8019e2c:	3301      	adds	r3, #1
 8019e2e:	607b      	str	r3, [r7, #4]
 8019e30:	687b      	ldr	r3, [r7, #4]
 8019e32:	781b      	ldrb	r3, [r3, #0]
 8019e34:	2b00      	cmp	r3, #0
 8019e36:	f47f aed0 	bne.w	8019bda <tiny_vsnprintf_like+0x1e>
 8019e3a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019e3c:	68fb      	ldr	r3, [r7, #12]
 8019e3e:	1ad2      	subs	r2, r2, r3
 8019e40:	68bb      	ldr	r3, [r7, #8]
 8019e42:	3b01      	subs	r3, #1
 8019e44:	429a      	cmp	r2, r3
 8019e46:	f6bf aec8 	bge.w	8019bda <tiny_vsnprintf_like+0x1e>
 8019e4a:	e000      	b.n	8019e4e <tiny_vsnprintf_like+0x292>
    CHECK_STR_SIZE(buf, str, size);
 8019e4c:	bf00      	nop
  }

  *str = '\0';
 8019e4e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8019e50:	2200      	movs	r2, #0
 8019e52:	701a      	strb	r2, [r3, #0]
  return str - buf;
 8019e54:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8019e56:	68fb      	ldr	r3, [r7, #12]
 8019e58:	1ad3      	subs	r3, r2, r3
}
 8019e5a:	4618      	mov	r0, r3
 8019e5c:	3738      	adds	r7, #56	; 0x38
 8019e5e:	46bd      	mov	sp, r7
 8019e60:	bd80      	pop	{r7, pc}
 8019e62:	bf00      	nop
 8019e64:	0801a76c 	.word	0x0801a76c

08019e68 <__libc_init_array>:
 8019e68:	b570      	push	{r4, r5, r6, lr}
 8019e6a:	4d0d      	ldr	r5, [pc, #52]	; (8019ea0 <__libc_init_array+0x38>)
 8019e6c:	4c0d      	ldr	r4, [pc, #52]	; (8019ea4 <__libc_init_array+0x3c>)
 8019e6e:	1b64      	subs	r4, r4, r5
 8019e70:	10a4      	asrs	r4, r4, #2
 8019e72:	2600      	movs	r6, #0
 8019e74:	42a6      	cmp	r6, r4
 8019e76:	d109      	bne.n	8019e8c <__libc_init_array+0x24>
 8019e78:	4d0b      	ldr	r5, [pc, #44]	; (8019ea8 <__libc_init_array+0x40>)
 8019e7a:	4c0c      	ldr	r4, [pc, #48]	; (8019eac <__libc_init_array+0x44>)
 8019e7c:	f000 f8a0 	bl	8019fc0 <_init>
 8019e80:	1b64      	subs	r4, r4, r5
 8019e82:	10a4      	asrs	r4, r4, #2
 8019e84:	2600      	movs	r6, #0
 8019e86:	42a6      	cmp	r6, r4
 8019e88:	d105      	bne.n	8019e96 <__libc_init_array+0x2e>
 8019e8a:	bd70      	pop	{r4, r5, r6, pc}
 8019e8c:	f855 3b04 	ldr.w	r3, [r5], #4
 8019e90:	4798      	blx	r3
 8019e92:	3601      	adds	r6, #1
 8019e94:	e7ee      	b.n	8019e74 <__libc_init_array+0xc>
 8019e96:	f855 3b04 	ldr.w	r3, [r5], #4
 8019e9a:	4798      	blx	r3
 8019e9c:	3601      	adds	r6, #1
 8019e9e:	e7f2      	b.n	8019e86 <__libc_init_array+0x1e>
 8019ea0:	0801afe8 	.word	0x0801afe8
 8019ea4:	0801afe8 	.word	0x0801afe8
 8019ea8:	0801afe8 	.word	0x0801afe8
 8019eac:	0801afec 	.word	0x0801afec

08019eb0 <memset>:
 8019eb0:	4402      	add	r2, r0
 8019eb2:	4603      	mov	r3, r0
 8019eb4:	4293      	cmp	r3, r2
 8019eb6:	d100      	bne.n	8019eba <memset+0xa>
 8019eb8:	4770      	bx	lr
 8019eba:	f803 1b01 	strb.w	r1, [r3], #1
 8019ebe:	e7f9      	b.n	8019eb4 <memset+0x4>

08019ec0 <floor>:
 8019ec0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019ec4:	f3c1 580a 	ubfx	r8, r1, #20, #11
 8019ec8:	f2a8 36ff 	subw	r6, r8, #1023	; 0x3ff
 8019ecc:	2e13      	cmp	r6, #19
 8019ece:	4602      	mov	r2, r0
 8019ed0:	460b      	mov	r3, r1
 8019ed2:	4607      	mov	r7, r0
 8019ed4:	460c      	mov	r4, r1
 8019ed6:	4605      	mov	r5, r0
 8019ed8:	dc34      	bgt.n	8019f44 <floor+0x84>
 8019eda:	2e00      	cmp	r6, #0
 8019edc:	da15      	bge.n	8019f0a <floor+0x4a>
 8019ede:	a334      	add	r3, pc, #208	; (adr r3, 8019fb0 <floor+0xf0>)
 8019ee0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019ee4:	f7e6 f956 	bl	8000194 <__adddf3>
 8019ee8:	2200      	movs	r2, #0
 8019eea:	2300      	movs	r3, #0
 8019eec:	f7e6 fb86 	bl	80005fc <__aeabi_dcmpgt>
 8019ef0:	b140      	cbz	r0, 8019f04 <floor+0x44>
 8019ef2:	2c00      	cmp	r4, #0
 8019ef4:	da59      	bge.n	8019faa <floor+0xea>
 8019ef6:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8019efa:	ea57 0503 	orrs.w	r5, r7, r3
 8019efe:	d001      	beq.n	8019f04 <floor+0x44>
 8019f00:	4c2d      	ldr	r4, [pc, #180]	; (8019fb8 <floor+0xf8>)
 8019f02:	2500      	movs	r5, #0
 8019f04:	4623      	mov	r3, r4
 8019f06:	462f      	mov	r7, r5
 8019f08:	e025      	b.n	8019f56 <floor+0x96>
 8019f0a:	4a2c      	ldr	r2, [pc, #176]	; (8019fbc <floor+0xfc>)
 8019f0c:	fa42 f806 	asr.w	r8, r2, r6
 8019f10:	ea01 0208 	and.w	r2, r1, r8
 8019f14:	4302      	orrs	r2, r0
 8019f16:	d01e      	beq.n	8019f56 <floor+0x96>
 8019f18:	a325      	add	r3, pc, #148	; (adr r3, 8019fb0 <floor+0xf0>)
 8019f1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019f1e:	f7e6 f939 	bl	8000194 <__adddf3>
 8019f22:	2200      	movs	r2, #0
 8019f24:	2300      	movs	r3, #0
 8019f26:	f7e6 fb69 	bl	80005fc <__aeabi_dcmpgt>
 8019f2a:	2800      	cmp	r0, #0
 8019f2c:	d0ea      	beq.n	8019f04 <floor+0x44>
 8019f2e:	2c00      	cmp	r4, #0
 8019f30:	bfbe      	ittt	lt
 8019f32:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8019f36:	fa43 f606 	asrlt.w	r6, r3, r6
 8019f3a:	19a4      	addlt	r4, r4, r6
 8019f3c:	ea24 0408 	bic.w	r4, r4, r8
 8019f40:	2500      	movs	r5, #0
 8019f42:	e7df      	b.n	8019f04 <floor+0x44>
 8019f44:	2e33      	cmp	r6, #51	; 0x33
 8019f46:	dd0a      	ble.n	8019f5e <floor+0x9e>
 8019f48:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8019f4c:	d103      	bne.n	8019f56 <floor+0x96>
 8019f4e:	f7e6 f921 	bl	8000194 <__adddf3>
 8019f52:	4607      	mov	r7, r0
 8019f54:	460b      	mov	r3, r1
 8019f56:	4638      	mov	r0, r7
 8019f58:	4619      	mov	r1, r3
 8019f5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019f5e:	f2a8 4813 	subw	r8, r8, #1043	; 0x413
 8019f62:	f04f 32ff 	mov.w	r2, #4294967295
 8019f66:	fa22 f808 	lsr.w	r8, r2, r8
 8019f6a:	ea18 0f00 	tst.w	r8, r0
 8019f6e:	d0f2      	beq.n	8019f56 <floor+0x96>
 8019f70:	a30f      	add	r3, pc, #60	; (adr r3, 8019fb0 <floor+0xf0>)
 8019f72:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019f76:	f7e6 f90d 	bl	8000194 <__adddf3>
 8019f7a:	2200      	movs	r2, #0
 8019f7c:	2300      	movs	r3, #0
 8019f7e:	f7e6 fb3d 	bl	80005fc <__aeabi_dcmpgt>
 8019f82:	2800      	cmp	r0, #0
 8019f84:	d0be      	beq.n	8019f04 <floor+0x44>
 8019f86:	2c00      	cmp	r4, #0
 8019f88:	da02      	bge.n	8019f90 <floor+0xd0>
 8019f8a:	2e14      	cmp	r6, #20
 8019f8c:	d103      	bne.n	8019f96 <floor+0xd6>
 8019f8e:	3401      	adds	r4, #1
 8019f90:	ea25 0508 	bic.w	r5, r5, r8
 8019f94:	e7b6      	b.n	8019f04 <floor+0x44>
 8019f96:	2301      	movs	r3, #1
 8019f98:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8019f9c:	fa03 f606 	lsl.w	r6, r3, r6
 8019fa0:	4435      	add	r5, r6
 8019fa2:	42bd      	cmp	r5, r7
 8019fa4:	bf38      	it	cc
 8019fa6:	18e4      	addcc	r4, r4, r3
 8019fa8:	e7f2      	b.n	8019f90 <floor+0xd0>
 8019faa:	2500      	movs	r5, #0
 8019fac:	462c      	mov	r4, r5
 8019fae:	e7a9      	b.n	8019f04 <floor+0x44>
 8019fb0:	8800759c 	.word	0x8800759c
 8019fb4:	7e37e43c 	.word	0x7e37e43c
 8019fb8:	bff00000 	.word	0xbff00000
 8019fbc:	000fffff 	.word	0x000fffff

08019fc0 <_init>:
 8019fc0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019fc2:	bf00      	nop
 8019fc4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019fc6:	bc08      	pop	{r3}
 8019fc8:	469e      	mov	lr, r3
 8019fca:	4770      	bx	lr

08019fcc <_fini>:
 8019fcc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8019fce:	bf00      	nop
 8019fd0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8019fd2:	bc08      	pop	{r3}
 8019fd4:	469e      	mov	lr, r3
 8019fd6:	4770      	bx	lr
