

================================================================
== Vivado HLS Report for 'cnn_xcel'
================================================================
* Date:           Sat Jun  9 17:03:37 2018

* Version:        2018.1 (Build 2188600 on Wed Apr 04 19:04:02 MDT 2018)
* Project:        cnn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     11.21|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  124576|  124576|  124576|  124576|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        +---------------------------+----------------+-------+-------+-------+-------+---------+
        |                           |                |    Latency    |    Interval   | Pipeline|
        |          Instance         |     Module     |  min  |  max  |  min  |  max  |   Type  |
        +---------------------------+----------------+-------+-------+-------+-------+---------+
        |grp_perform_conv_1_fu_258  |perform_conv_1  |  21234|  21234|  21234|  21234|   none  |
        |grp_perform_conv_fu_274    |perform_conv    |  95285|  95285|  95285|  95285|   none  |
        |grp_reshape_fu_288         |reshape         |   1665|   1665|   1665|   1665|   none  |
        +---------------------------+----------------+-------+-------+-------+-------+---------+

        * Loop: 
        +----------+------+------+----------+-----------+-----------+------+----------+
        |          |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1  |    49|    49|         1|          -|          -|    49|    no    |
        |- Loop 2  |  6336|  6336|        11|          -|          -|   576|    no    |
        +----------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|      40|    553|
|FIFO             |        -|      -|       -|      -|
|Instance         |       48|     35|    8359|   9186|
|Memory           |       10|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    564|
|Register         |        -|      -|     235|      -|
+-----------------+---------+-------+--------+-------+
|Total            |       58|     35|    8634|  10303|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |       20|     15|       8|     19|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    +---------------------------+----------------------+---------+-------+------+------+
    |          Instance         |        Module        | BRAM_18K| DSP48E|  FF  |  LUT |
    +---------------------------+----------------------+---------+-------+------+------+
    |dut_uitofp_32ns_3Aem_U101  |dut_uitofp_32ns_3Aem  |        0|      0|   340|   554|
    |grp_perform_conv_fu_274    |perform_conv          |       24|     18|  4392|  4262|
    |grp_perform_conv_1_fu_258  |perform_conv_1        |       24|     17|  3561|  4136|
    |grp_reshape_fu_288         |reshape               |        0|      0|    66|   234|
    +---------------------------+----------------------+---------+-------+------+------+
    |Total                      |                      |       48|     35|  8359|  9186|
    +---------------------------+----------------------+---------+-------+------+------+

    * DSP48: 
    N/A

    * Memory: 
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |       Memory       |        Module        | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |mem_conv1_0_V_U     |cnn_xcel_mem_convqcK  |        1|  0|   0|   267|   13|     1|         3471|
    |mem_conv1_1_V_U     |cnn_xcel_mem_convqcK  |        1|  0|   0|   267|   13|     1|         3471|
    |mem_conv1_2_V_U     |cnn_xcel_mem_convsc4  |        1|  0|   0|   266|   13|     1|         3458|
    |mem_conv2_0_V_U     |cnn_xcel_mem_convtde  |        1|  0|   0|   160|   14|     1|         2240|
    |mem_conv2_1_V_U     |cnn_xcel_mem_convtde  |        1|  0|   0|   160|   14|     1|         2240|
    |mem_conv2_2_V_U     |cnn_xcel_mem_convtde  |        1|  0|   0|   160|   14|     1|         2240|
    |mem_conv2_3_V_U     |cnn_xcel_mem_convtde  |        1|  0|   0|   160|   14|     1|         2240|
    |mem_conv2_4_V_U     |cnn_xcel_mem_convtde  |        1|  0|   0|   160|   14|     1|         2240|
    |mem_conv3_V_U       |cnn_xcel_mem_convyd2  |        1|  0|   0|   576|   14|     1|         8064|
    |reshape_output_V_U  |cnn_xcel_mem_convyd2  |        1|  0|   0|   576|   14|     1|         8064|
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+
    |Total               |                      |       10|  0|   0|  2752|  137|    10|        37728|
    +--------------------+----------------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+-------+----+-----+------------+------------+
    |       Variable Name       | Operation| DSP48E| FF | LUT | Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+-------+----+-----+------------+------------+
    |i_3_fu_384_p2              |     +    |      0|   0|   14|          10|           1|
    |i_fu_307_p2                |     +    |      0|   0|   15|           6|           1|
    |next_mul_fu_335_p2         |     +    |      0|   0|   17|           7|          13|
    |next_urem_fu_358_p2        |     +    |      0|   0|   15|           6|           1|
    |p_Repl2_2_trunc_fu_565_p2  |     +    |      0|   0|   15|           8|           8|
    |tmp_69_fu_508_p2           |     +    |      0|   0|   13|           1|           4|
    |msb_idx_fu_445_p2          |     -    |      0|   0|   39|           4|          32|
    |tmp_24_fu_408_p2           |     -    |      0|   0|   19|           1|          14|
    |tmp_27_fu_492_p2           |     -    |      0|   0|   39|           5|          32|
    |num_zeros_fu_437_p3        |   cttz   |      0|  40|   36|          32|           0|
    |exitcond5_fu_301_p2        |   icmp   |      0|   0|   11|           6|           5|
    |exitcond_fu_378_p2         |   icmp   |      0|   0|   13|          10|          10|
    |icmp_fu_483_p2             |   icmp   |      0|   0|   18|          26|           1|
    |tmp_23_fu_403_p2           |   icmp   |      0|   0|   13|          14|           1|
    |tmp_29_fu_549_p2           |   icmp   |      0|   0|   11|           8|           8|
    |tmp_73_fu_364_p2           |   icmp   |      0|   0|   11|           6|           2|
    |p_Result_s_fu_518_p2       |   lshr   |      0|   0|   31|          14|          14|
    |idx_urem_fu_370_p3         |  select  |      0|   0|    6|           1|           6|
    |msb_idx_1_fu_463_p3        |  select  |      0|   0|   31|           1|           1|
    |output_V_d0                |  select  |      0|   0|   32|           1|           1|
    |p_Val2_5_fu_413_p3         |  select  |      0|   0|   14|           1|          14|
    |tmp1_cast_cast_fu_558_p3   |  select  |      0|   0|    7|           1|           7|
    |tmp32_V_3_fu_527_p3        |  select  |      0|   0|   32|           1|          32|
    |tmp32_V_1_fu_498_p2        |    shl   |      0|   0|  101|          32|          32|
    +---------------------------+----------+-------+----+-----+------------+------------+
    |Total                      |          |      0|  40|  553|         202|         240|
    +---------------------------+----------+-------+----+-----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  93|         19|    1|         19|
    |bvh_d_index_reg_214        |   9|          2|    6|         12|
    |i4_reg_247                 |   9|          2|   10|         20|
    |mem_conv1_0_V_address0     |  15|          3|    9|         27|
    |mem_conv1_0_V_ce0          |  15|          3|    1|          3|
    |mem_conv1_0_V_ce1          |   9|          2|    1|          2|
    |mem_conv1_1_V_address0     |  15|          3|    9|         27|
    |mem_conv1_1_V_ce0          |  15|          3|    1|          3|
    |mem_conv1_1_V_ce1          |   9|          2|    1|          2|
    |mem_conv1_2_V_address0     |  15|          3|    9|         27|
    |mem_conv1_2_V_ce0          |  15|          3|    1|          3|
    |mem_conv1_2_V_ce1          |   9|          2|    1|          2|
    |mem_conv2_0_V_address0     |  15|          3|    8|         24|
    |mem_conv2_0_V_ce0          |  15|          3|    1|          3|
    |mem_conv2_0_V_ce1          |   9|          2|    1|          2|
    |mem_conv2_0_V_we0          |   9|          2|    1|          2|
    |mem_conv2_1_V_address0     |  15|          3|    8|         24|
    |mem_conv2_1_V_ce0          |  15|          3|    1|          3|
    |mem_conv2_1_V_ce1          |   9|          2|    1|          2|
    |mem_conv2_1_V_we0          |   9|          2|    1|          2|
    |mem_conv2_2_V_address0     |  15|          3|    8|         24|
    |mem_conv2_2_V_ce0          |  15|          3|    1|          3|
    |mem_conv2_2_V_ce1          |   9|          2|    1|          2|
    |mem_conv2_2_V_we0          |   9|          2|    1|          2|
    |mem_conv2_3_V_address0     |  15|          3|    8|         24|
    |mem_conv2_3_V_ce0          |  15|          3|    1|          3|
    |mem_conv2_3_V_ce1          |   9|          2|    1|          2|
    |mem_conv2_3_V_we0          |   9|          2|    1|          2|
    |mem_conv2_4_V_address0     |  15|          3|    8|         24|
    |mem_conv2_4_V_ce0          |  15|          3|    1|          3|
    |mem_conv2_4_V_ce1          |   9|          2|    1|          2|
    |mem_conv2_4_V_we0          |   9|          2|    1|          2|
    |mem_conv3_V_address0       |  15|          3|   10|         30|
    |mem_conv3_V_ce0            |  15|          3|    1|          3|
    |mem_conv3_V_we0            |   9|          2|    1|          2|
    |phi_mul_reg_225            |   9|          2|   13|         26|
    |phi_urem_reg_236           |   9|          2|    6|         12|
    |reshape_output_V_address0  |  15|          3|   10|         30|
    |reshape_output_V_ce0       |  15|          3|    1|          3|
    |reshape_output_V_we0       |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      | 564|        117|  148|        410|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------+----+----+-----+-----------+
    |                  Name                  | FF | LUT| Bits| Const Bits|
    +----------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                               |  18|   0|   18|          0|
    |bvh_d_index_reg_214                     |   6|   0|    6|          0|
    |grp_perform_conv_1_fu_258_ap_start_reg  |   1|   0|    1|          0|
    |grp_perform_conv_fu_274_ap_start_reg    |   1|   0|    1|          0|
    |grp_reshape_fu_288_ap_start_reg         |   1|   0|    1|          0|
    |i4_reg_247                              |  10|   0|   10|          0|
    |i_3_reg_626                             |  10|   0|   10|          0|
    |is_neg_reg_648                          |   1|   0|    1|          0|
    |msb_idx_reg_665                         |  32|   0|   32|          0|
    |p_Val2_5_reg_659                        |  14|   0|   14|          0|
    |p_Val2_s_reg_641                        |  14|   0|   14|          0|
    |phi_mul_reg_225                         |  13|   0|   13|          0|
    |phi_urem_reg_236                        |   6|   0|    6|          0|
    |tmp32_V_3_reg_680                       |  32|   0|   32|          0|
    |tmp32_V_6_reg_685                       |  32|   0|   32|          0|
    |tmp_22_reg_631                          |  10|   0|   64|         54|
    |tmp_23_reg_654                          |   1|   0|    1|          0|
    |tmp_29_reg_690                          |   1|   0|    1|          0|
    |tmp_65_reg_670                          |  31|   0|   31|          0|
    |tmp_66_reg_675                          |   1|   0|    1|          0|
    +----------------------------------------+----+----+-----+-----------+
    |Total                                   | 235|   0|  289|         54|
    +----------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------+-----+-----+------------+--------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs |   cnn_xcel   | return value |
|ap_rst             |  in |    1| ap_ctrl_hs |   cnn_xcel   | return value |
|ap_start           |  in |    1| ap_ctrl_hs |   cnn_xcel   | return value |
|ap_done            | out |    1| ap_ctrl_hs |   cnn_xcel   | return value |
|ap_idle            | out |    1| ap_ctrl_hs |   cnn_xcel   | return value |
|ap_ready           | out |    1| ap_ctrl_hs |   cnn_xcel   | return value |
|input_V            |  in |   49|   ap_none  |    input_V   |    scalar    |
|output_V_address0  | out |   10|  ap_memory |   output_V   |     array    |
|output_V_ce0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_we0       | out |    1|  ap_memory |   output_V   |     array    |
|output_V_d0        | out |   32|  ap_memory |   output_V   |     array    |
+-------------------+-----+-----+------------+--------------+--------------+

