EDA Netlist Writer report for fast_adder_vhdl
Mon Jun 24 11:28:32 2024
Quartus Prime Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. EDA Netlist Writer Summary
  3. Simulation Settings
  4. Simulation Generated Files
  5. Board-Level Settings
  6. Board-Level Generated Files
  7. EDA Netlist Writer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; EDA Netlist Writer Summary                                                    ;
+---------------------------------------+---------------------------------------+
; EDA Netlist Writer Status             ; Successful - Mon Jun 24 11:28:32 2024 ;
; Revision Name                         ; fast_adder_vhdl                       ;
; Top-level Entity Name                 ; fast_adder_vhdl_stucksingle           ;
; Family                                ; Cyclone V                             ;
; Simulation Files Creation             ; Successful                            ;
; Board Signal Integrity Files Creation ; Successful                            ;
; Board Timing Analysis Files Creation  ; Successful                            ;
; Board Boundary Scan Files Creation    ; Successful                            ;
+---------------------------------------+---------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Simulation Settings                                                                                                 ;
+---------------------------------------------------------------------------------------------------+-----------------+
; Option                                                                                            ; Setting         ;
+---------------------------------------------------------------------------------------------------+-----------------+
; Tool Name                                                                                         ; ModelSim (VHDL) ;
; Generate functional simulation netlist                                                            ; Off             ;
; Time scale                                                                                        ; 1 ps            ;
; Truncate long hierarchy paths                                                                     ; Off             ;
; Map illegal HDL characters                                                                        ; Off             ;
; Flatten buses into individual nodes                                                               ; Off             ;
; Maintain hierarchy                                                                                ; Off             ;
; Bring out device-wide set/reset signals as ports                                                  ; Off             ;
; Enable glitch filtering                                                                           ; Off             ;
; Do not write top level VHDL entity                                                                ; Off             ;
; Disable detection of setup and hold time violations in the input registers of bi-directional pins ; Off             ;
; Architecture name in VHDL output netlist                                                          ; structure       ;
; Generate third-party EDA tool command script for RTL functional simulation                        ; Off             ;
; Generate third-party EDA tool command script for gate-level simulation                            ; Off             ;
+---------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------+
; Simulation Generated Files                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                                   ;
+-------------------------------------------------------------------------------------------------------------------+
; D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/simulation/modelsim/fast_adder_vhdl.vho ;
+-------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------+
; Board-Level Settings                    ;
+-------------------------------+---------+
; Option                        ; Setting ;
+-------------------------------+---------+
; Board Signal Integrity Format ; IBIS    ;
; Board Timing Analysis Format  ; STAMP   ;
; Board Boundary Scan Format    ; BSDL    ;
+-------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board-Level Generated Files                                                                                                                                                                                                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Generated Files                                                                                                                                                                                                                    ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Signal Integrity                                                                                                                                                                                                             ;
;     D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/board/ibis/fast_adder_vhdl.ibs                                                                                                                       ;
; Board Timing Analysis                                                                                                                                                                                                              ;
;     D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp/D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_6_h6_1100mv_85c_board_slow.mod  ;
;     D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp/D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_6_h6_1100mv_85c_board_slow.data ;
;     D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp/D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_6_h6_1100mv_0c_board_slow.mod   ;
;     D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp/D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_6_h6_1100mv_0c_board_slow.data  ;
;     D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp/D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_min_1100mv_0c_board_fast.mod    ;
;     D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp/D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_min_1100mv_0c_board_fast.data   ;
;     D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp/D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_min_1100mv_85c_board_fast.mod   ;
;     D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp/D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_min_1100mv_85c_board_fast.data  ;
;     D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp/D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_board.mod                       ;
;     D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp/D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_board.data                      ;
; Board Boundary Scan                                                                                                                                                                                                                ;
;     D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/board/bsd/5CSXFC6D6F31C6_pre.bsd                                                                                                                     ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------+
; EDA Netlist Writer Messages ;
+-----------------------------+
Info: *******************************************************************
Info: Running Quartus Prime EDA Netlist Writer
    Info: Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition
    Info: Processing started: Mon Jun 24 11:28:03 2024
Info: Command: quartus_eda --read_settings_files=off --write_settings_files=off fast_adder_vhdl -c fast_adder_vhdl
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Warning (10905): Generated the EDA functional simulation netlist because it is the only supported netlist type for this device.
Info (204019): Generated file fast_adder_vhdl.vho in folder "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/simulation/modelsim/" for EDA simulation tool
Info (199047): Generated files "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_6_h6_1100mv_85c_board_slow.mod" and "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_6_h6_1100mv_85c_board_slow.data"
Info (199047): Generated files "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_6_h6_1100mv_0c_board_slow.mod" and "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_6_h6_1100mv_0c_board_slow.data"
Info (199047): Generated files "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_min_1100mv_0c_board_fast.mod" and "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_min_1100mv_0c_board_fast.data"
Info (199047): Generated files "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_min_1100mv_85c_board_fast.mod" and "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_min_1100mv_85c_board_fast.data"
Info (199047): Generated files "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_board.mod" and "D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/timing/stamp//fast_adder_vhdl_board.data"
Warning (199059): Can't generate files for ViewDraw EDA tool -- device family not supported in ViewDraw Flow
Info (199050): Generated IBIS Output File D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/board/ibis/fast_adder_vhdl.ibs for board level analysis
Info: TOTAL BSCAN REGISTERS IS 495
Info: TOTAL IO PAD COUNT IS 477
Info: CYCLONE_V_5CSXFC6D6F31 has 476 JTAG SEQUENCE AVAILABLE
Info (199065): Generated Boundary-Scan Description Language output file D:/Computer_Engineering/2nd-Semester/EL5201_Testing/Final Project/Quartus/board/bsd/5CSXFC6D6F31C6_pre.bsd for board-level analysis
Info: Quartus Prime EDA Netlist Writer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 5002 megabytes
    Info: Processing ended: Mon Jun 24 11:28:32 2024
    Info: Elapsed time: 00:00:29
    Info: Total CPU time (on all processors): 00:00:24


