verilog xil_defaultlib --include "F:/Xilinx/Vitis/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/ec67/hdl" --include "../../../../Lab3.gen/sources_1/bd/Lab2_Block_Design/ipshared/aed8/hdl" \
"../../../bd/Lab2_Block_Design/sim/Lab2_Block_Design.v" \
"../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_processing_system7_0_1/sim/Lab2_Block_Design_processing_system7_0_1.v" \
"../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_xbar_0/sim/Lab2_Block_Design_xbar_0.v" \
"../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_auto_pc_3/sim/Lab2_Block_Design_auto_pc_3.v" \
"../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_auto_pc_0/sim/Lab2_Block_Design_auto_pc_0.v" \
"../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_auto_pc_1/sim/Lab2_Block_Design_auto_pc_1.v" \
"../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_auto_pc_2/sim/Lab2_Block_Design_auto_pc_2.v" \
"../../../bd/Lab2_Block_Design/ipshared/6376/hdl/led_ip_v1_0_S_AXI.v" \
"../../../bd/Lab2_Block_Design/ipshared/6376/src/lab3_user_logic.v" \
"../../../bd/Lab2_Block_Design/ipshared/6376/hdl/led_ip_v1_0.v" \
"../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_led_ip_0_0/sim/Lab2_Block_Design_led_ip_0_0.v" \
"../../../bd/Lab2_Block_Design/ip/Lab2_Block_Design_axi_bram_ctrl_0_bram_0/sim/Lab2_Block_Design_axi_bram_ctrl_0_bram_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
