// Seed: 3621420711
module module_0 (
    id_1,
    id_2,
    id_3
);
  input wire id_3;
  output wire id_2;
  input wire id_1;
endmodule
module module_1 #(
    parameter id_0  = 32'd87,
    parameter id_10 = 32'd72,
    parameter id_17 = 32'd73
) (
    input wor _id_0,
    input tri1 id_1,
    input tri1 id_2,
    input tri id_3,
    input uwire id_4,
    input uwire id_5,
    input wire id_6,
    output supply1 id_7,
    input supply1 id_8,
    output supply1 id_9,
    input wire _id_10,
    input wire id_11,
    output tri id_12,
    output wire id_13,
    input tri1 id_14
);
  logic [7:0][id_0 : -1] id_16;
  wire _id_17 = id_2;
  final $clog2(77);
  ;
  wire id_18;
  assign id_16[1*id_10+id_17] = id_8;
  localparam [-1 : -1] id_19 = 1;
  wire id_20;
  ;
  wire id_21;
  module_0 modCall_1 (
      id_19,
      id_21,
      id_20
  );
  wire id_22;
endmodule
