#! /usr/local/iverilog/bin/vvp
:ivl_version "11.0 (devel)" "(s20150603-642-g3bdb50da)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "vhdl_textio";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_00000000008656b0 .scope module, "register_file_test_bench" "register_file_test_bench" 2 3;
 .timescale 0 0;
v00000000008cfec0_0 .var "clk", 0 0;
v00000000008d0960_0 .var "in", 7 0;
v00000000008cff60_0 .var "in_address", 2 0;
v00000000008d0140_0 .net "out1", 7 0, L_00000000008643c0;  1 drivers
v00000000008d0000_0 .var "out1_address", 2 0;
v00000000008d00a0_0 .net "out2", 7 0, L_0000000000863290;  1 drivers
v00000000008d0780_0 .var "out2_address", 2 0;
v00000000008d0820_0 .var "reset", 0 0;
v00000000008d03c0_0 .var/i "t", 31 0;
v00000000008d0280_0 .var "write", 0 0;
S_0000000000875900 .scope module, "reg_file_" "reg_file" 2 14, 3 4 0, S_00000000008656b0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN";
    .port_info 1 /OUTPUT 8 "OUT1";
    .port_info 2 /OUTPUT 8 "OUT2";
    .port_info 3 /INPUT 3 "INADDRESS";
    .port_info 4 /INPUT 3 "OUT1ADDRESS";
    .port_info 5 /INPUT 3 "OUT2ADDRESS";
    .port_info 6 /INPUT 1 "WRITE";
    .port_info 7 /INPUT 1 "CLK";
    .port_info 8 /INPUT 1 "RESET";
L_00000000008643c0 .functor BUFZ 8, L_00000000008d0a00, C4<00000000>, C4<00000000>, C4<00000000>;
L_0000000000863290 .functor BUFZ 8, L_00000000008d0500, C4<00000000>, C4<00000000>, C4<00000000>;
v0000000000875b30_0 .net "CLK", 0 0, v00000000008cfec0_0;  1 drivers
v0000000000875bd0_0 .net "IN", 7 0, v00000000008d0960_0;  1 drivers
v0000000000875c70_0 .net "INADDRESS", 2 0, v00000000008cff60_0;  1 drivers
v00000000008cf830_0 .net "OUT1", 7 0, L_00000000008643c0;  alias, 1 drivers
v00000000008cf8d0_0 .net "OUT1ADDRESS", 2 0, v00000000008d0000_0;  1 drivers
v00000000008cf970_0 .net "OUT2", 7 0, L_0000000000863290;  alias, 1 drivers
v00000000008cfa10_0 .net "OUT2ADDRESS", 2 0, v00000000008d0780_0;  1 drivers
v00000000008d0640_0 .net "RESET", 0 0, v00000000008d0820_0;  1 drivers
v00000000008cfba0_0 .net "WRITE", 0 0, v00000000008d0280_0;  1 drivers
v00000000008d0320_0 .net *"_s0", 7 0, L_00000000008d0a00;  1 drivers
v00000000008cfc40_0 .net *"_s10", 4 0, L_00000000008d06e0;  1 drivers
L_00000000008d0f20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000008cfe20_0 .net *"_s13", 1 0, L_00000000008d0f20;  1 drivers
v00000000008cfd80_0 .net *"_s2", 4 0, L_00000000008d0460;  1 drivers
L_00000000008d0ed8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000000008d05a0_0 .net *"_s5", 1 0, L_00000000008d0ed8;  1 drivers
v00000000008d08c0_0 .net *"_s8", 7 0, L_00000000008d0500;  1 drivers
v00000000008d01e0_0 .var/i "i", 31 0;
v00000000008cfce0 .array "registers", 0 7, 7 0;
E_0000000000866020 .event edge, v00000000008d0640_0;
E_0000000000866be0 .event posedge, v0000000000875b30_0;
L_00000000008d0a00 .array/port v00000000008cfce0, L_00000000008d0460;
L_00000000008d0460 .concat [ 3 2 0 0], v00000000008d0000_0, L_00000000008d0ed8;
L_00000000008d0500 .array/port v00000000008cfce0, L_00000000008d06e0;
L_00000000008d06e0 .concat [ 3 2 0 0], v00000000008d0780_0, L_00000000008d0f20;
    .scope S_0000000000875900;
T_0 ;
    %wait E_0000000000866be0;
    %load/vec4 v00000000008cfba0_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0000000000875bd0_0;
    %load/vec4 v0000000000875c70_0;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v00000000008cfce0, 4, 0;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000000875900;
T_1 ;
    %wait E_0000000000866020;
    %load/vec4 v00000000008d0640_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008d01e0_0, 0, 32;
T_1.2 ;
    %load/vec4 v00000000008d01e0_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_1.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v00000000008d01e0_0;
    %store/vec4a v00000000008cfce0, 4, 0;
    %load/vec4 v00000000008d01e0_0;
    %addi 1, 0, 32;
    %store/vec4 v00000000008d01e0_0, 0, 32;
    %jmp T_1.2;
T_1.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008d01e0_0, 0, 32;
T_1.0 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000000008656b0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v00000000008d03c0_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008cfec0_0, 0, 1;
    %vpi_call 2 20 "$monitor", "t:%d out1: %d out2: %d", v00000000008d03c0_0, v00000000008d0140_0, v00000000008d00a0_0 {0 0 0};
    %vpi_call 2 21 "$dumpfile", "register_file_wave.vcd" {0 0 0};
    %vpi_call 2 22 "$dumpvars", 32'sb00000000000000000000000000000000, S_00000000008656b0 {0 0 0};
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000008d0000_0, 0, 3;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000008d0780_0, 0, 3;
    %delay 3, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d0280_0, 0, 1;
    %delay 2, 0;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000000008cff60_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 1, 0, 8;
    %store/vec4 v00000000008d0960_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000008cff60_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v00000000008d0960_0, 0, 8;
    %delay 5, 0;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000000008d0000_0, 0, 3;
    %delay 13, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d0280_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 8;
    %store/vec4 v00000000008d0960_0, 0, 8;
    %delay 19, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d0280_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000000008cff60_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 4, 0, 8;
    %store/vec4 v00000000008d0960_0, 0, 8;
    %delay 14, 0;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000000008d0000_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000000008cff60_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 12, 0, 8;
    %store/vec4 v00000000008d0960_0, 0, 8;
    %delay 10, 0;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v00000000008d0780_0, 0, 3;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d0280_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000008d0820_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000008d0820_0, 0, 1;
    %delay 10, 0;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000000008d0000_0, 0, 3;
    %end;
    .thread T_2;
    .scope S_00000000008656b0;
T_3 ;
    %delay 10, 0;
    %load/vec4 v00000000008cfec0_0;
    %inv;
    %store/vec4 v00000000008cfec0_0, 0, 1;
    %jmp T_3;
    .thread T_3;
    .scope S_00000000008656b0;
T_4 ;
    %delay 10, 0;
    %load/vec4 v00000000008d03c0_0;
    %addi 10, 0, 32;
    %store/vec4 v00000000008d03c0_0, 0, 32;
    %jmp T_4;
    .thread T_4;
    .scope S_00000000008656b0;
T_5 ;
    %delay 150, 0;
    %vpi_call 2 67 "$finish" {0 0 0};
    %end;
    .thread T_5;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "register_file_test_bench.v";
    "./register_file_module.v";
