{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1739262395817 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1739262395817 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Feb 11 18:26:35 2025 " "Processing started: Tue Feb 11 18:26:35 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1739262395817 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1739262395817 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off DDS_signal_generator -c DDS_signal_generator " "Command: quartus_eda --read_settings_files=off --write_settings_files=off DDS_signal_generator -c DDS_signal_generator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1739262395817 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDS_signal_generator_8_1200mv_85c_slow.vo D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/simulation/modelsim/ simulation " "Generated file DDS_signal_generator_8_1200mv_85c_slow.vo in folder \"D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1739262396092 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDS_signal_generator_8_1200mv_0c_slow.vo D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/simulation/modelsim/ simulation " "Generated file DDS_signal_generator_8_1200mv_0c_slow.vo in folder \"D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1739262396133 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDS_signal_generator_min_1200mv_0c_fast.vo D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/simulation/modelsim/ simulation " "Generated file DDS_signal_generator_min_1200mv_0c_fast.vo in folder \"D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1739262396172 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDS_signal_generator.vo D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/simulation/modelsim/ simulation " "Generated file DDS_signal_generator.vo in folder \"D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1739262396212 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDS_signal_generator_8_1200mv_85c_v_slow.sdo D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/simulation/modelsim/ simulation " "Generated file DDS_signal_generator_8_1200mv_85c_v_slow.sdo in folder \"D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1739262396244 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDS_signal_generator_8_1200mv_0c_v_slow.sdo D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/simulation/modelsim/ simulation " "Generated file DDS_signal_generator_8_1200mv_0c_v_slow.sdo in folder \"D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1739262396277 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDS_signal_generator_min_1200mv_0c_v_fast.sdo D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/simulation/modelsim/ simulation " "Generated file DDS_signal_generator_min_1200mv_0c_v_fast.sdo in folder \"D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1739262396309 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "DDS_signal_generator_v.sdo D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/simulation/modelsim/ simulation " "Generated file DDS_signal_generator_v.sdo in folder \"D:/FPGA_projects/DDS_signal_generator_freq_tuning/quartus_proj/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1739262396347 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4535 " "Peak virtual memory: 4535 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1739262396395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Feb 11 18:26:36 2025 " "Processing ended: Tue Feb 11 18:26:36 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1739262396395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1739262396395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1739262396395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1739262396395 ""}
