From c76e1b32c2fa2b4027b2c593ca67b7aeeb26329b Mon Sep 17 00:00:00 2001
From: Alex Marginean <alexandru.marginean@nxp.com>
Date: Thu, 6 Dec 2018 22:29:50 +0200
Subject: [PATCH 394/706] arm64: dts: fsl: ls1028a: fixed link for QDS

Signed-off-by: Alex Marginean <alexandru.marginean@nxp.com>
(cherry picked from commit 87b70a3512bc59dbdaee786112dd250d59de20cd)
Signed-off-by: Zumeng Chen <zumeng.chen@windriver.com>
---
 .../boot/dts/freescale/fsl-ls1028a-qds.dts    | 134 ++++++++++++++++++
 1 file changed, 134 insertions(+)

diff --git a/arch/arm64/boot/dts/freescale/fsl-ls1028a-qds.dts b/arch/arm64/boot/dts/freescale/fsl-ls1028a-qds.dts
index 41082d221ded..52977907721f 100755
--- a/arch/arm64/boot/dts/freescale/fsl-ls1028a-qds.dts
+++ b/arch/arm64/boot/dts/freescale/fsl-ls1028a-qds.dts
@@ -218,6 +218,140 @@
 			};
 		};
 	};
+	fpga@66 {
+		#address-cells = <1>;
+		#size-cells = <0>;
+		compatible = "fsl,lx2160aqds-fpga", "fsl,fpga-qixis-i2c";
+		reg = <0x66>;
+		mdio-mux@54 {
+			#address-cells=<1>;
+			#size-cells = <0>;
+			compatible = "mdio-mux-regmap", "mdio-mux";
+			mdio-parent-bus = <&mdio0>;
+			reg = <0x54>; 		/* BRDCFG4 */
+			mux-mask = <0xf0>;	/* EMI1A */
+			/* on-board RGMII PHY */
+			mdio_qds: mdio@00 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x00>;
+			};
+			/* slot 1 - up to 4x, SoC lanes 0, 1, optionally 3, 4 */
+			mdio_slot1: mdio@40 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x40>;
+			};
+			/* slot 2 or SFP cage - 1x, SoC lane 1 */
+			mdio_slot3: mdio_slot2: mdio@50 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x50>;
+			};
+			/* slot 3 - 1x or 2x, SoC lane 2 and optionally 3 */
+			mdio_slot4: mdio@60 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x60>;
+			};
+			/* slot 4  - 1x, SoC lane 3 */
+			mdio_slot15: mdio@70 {
+				#address-cells = <1>;
+				#size-cells = <0>;
+				reg = <0x70>;
+			};
+		};
+	};
+};
+
+&mdio_qds {
+	qds_phy1: mdio0_phy@5 {
+		/* Atheros 8035 */
+		reg = <5>;
+	};
+};
+
+&mdio_slot1 {
+	/* VSC8234 PHY - 4xSGMII */
+	slot1_phy1: mdio_phy0@1c {
+		reg = <0x1c>;
+		phy-connection-type = "sgmii";
+	};
+	slot1_phy2: mdio_phy1@1d {
+		reg = <0x1d>;
+		phy-connection-type = "sgmii";
+	};
+	slot1_phy3: mdio_phy2@1e {
+		reg = <0x1e>;
+		phy-connection-type = "sgmii";
+	};
+	slot1_phy4: mdio_phy3@1f {
+		reg = <0x1f>;
+		phy-connection-type = "sgmii";
+	};
+};
+
+&mdio_slot2 {
+	/* VSC8514 PHY (aka Freescale F104) */
+	slot2_phy1: emdio1_phy@1 {
+		reg = <0x08>;
+		phy-connection-type = "qsgmii";
+	};
+	slot2_phy2: emdio1_phy@2 {
+		reg = <0x09>;
+		phy-connection-type = "qsgmii";
+	};
+	slot2_phy3: emdio1_phy@3 {
+		reg = <0x0a>;
+		phy-connection-type = "qsgmii";
+	};
+	slot2_phy4: emdio1_phy@4 {
+		reg = <0x0b>;
+		phy-connection-type = "qsgmii";
+	};
+};
+
+&enetc_port0 {
+	fixed-link {
+		speed = <1000>;
+		full-duplex;
+	};
+};
+
+&enetc_port1 {
+	fixed-link {
+		speed = <1000>;
+		full-duplex;
+	};
+};
+
+/* l2switch ports */
+&switch_port0 {
+	fixed-link {
+		speed = <1000>;
+		full-duplex;
+	};
+};
+
+&switch_port1 {
+	fixed-link {
+		speed = <1000>;
+		full-duplex;
+	};
+};
+
+&switch_port2 {
+	fixed-link {
+		speed = <1000>;
+		full-duplex;
+	};
+};
+
+&switch_port3 {
+	fixed-link {
+		speed = <1000>;
+		full-duplex;
+	};
 };
 
 &i2c1 {
-- 
2.17.1

