

================================================================
== Vivado HLS Report for 'top'
================================================================
* Date:           Fri Apr  9 19:18:15 2021

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        dasd
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.923 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6| 30.000 ns | 30.000 ns |    6|    6|   none  |
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +------------------+--------+---------+---------+-----------+-----------+-----+-----+----------+
        |                  |        |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
        |     Instance     | Module |   min   |   max   |    min    |    max    | min | max |   Type   |
        +------------------+--------+---------+---------+-----------+-----------+-----+-----+----------+
        |grp_BLOCK0_fu_62  |BLOCK0  |        1|        1|  5.000 ns |  5.000 ns |    1|    1| function |
        |grp_BLOCK1_fu_72  |BLOCK1  |        2|        2| 10.000 ns | 10.000 ns |    1|    1| function |
        |grp_BLOCK3_fu_78  |BLOCK3  |        1|        1|  5.000 ns |  5.000 ns |    1|    1| function |
        |grp_BLOCK2_fu_86  |BLOCK2  |        1|        1|  5.000 ns |  5.000 ns |    1|    1| function |
        +------------------+--------+---------+---------+-----------+-----------+-----+-----+----------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|      4|    -|
|FIFO             |        0|      -|      20|     64|    -|
|Instance         |        -|      -|      36|    224|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|    167|    -|
|Register         |        -|      -|      10|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      66|    459|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------+--------+---------+-------+----+----+-----+
    |     Instance     | Module | BRAM_18K| DSP48E| FF | LUT| URAM|
    +------------------+--------+---------+-------+----+----+-----+
    |grp_BLOCK0_fu_62  |BLOCK0  |        0|      0|  11|  81|    0|
    |grp_BLOCK1_fu_72  |BLOCK1  |        0|      0|  11|  38|    0|
    |grp_BLOCK2_fu_86  |BLOCK2  |        0|      0|   7|  48|    0|
    |grp_BLOCK3_fu_78  |BLOCK3  |        0|      0|   7|  57|    0|
    +------------------+--------+---------+-------+----+----+-----+
    |Total             |        |        0|      0|  36| 224|    0|
    +------------------+--------+---------+-------+----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+---+----+-----+------+-----+---------+
    |           Name          | BRAM_18K| FF| LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------+---------+---+----+-----+------+-----+---------+
    |inst_b1_in_V_V_fifo_U    |        0|  5|   0|    -|     1|    4|        4|
    |inst_b2_in_V_V_fifo_U    |        0|  5|   0|    -|     1|    4|        4|
    |inst_b3_in_0_V_V_fifo_U  |        0|  5|   0|    -|     1|    4|        4|
    |inst_b3_in_1_V_V_fifo_U  |        0|  5|   0|    -|     1|    4|        4|
    +-------------------------+---------+---+----+-----+------+-----+---------+
    |Total                    |        0| 20|   0|    0|     4|   16|       16|
    +-------------------------+---------+---+----+-----+------+-----+---------+

    * Expression: 
    +-----------------+----------+-------+---+----+------------+------------+
    |  Variable Name  | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------+----------+-------+---+----+------------+------------+
    |ap_block_state1  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2  |    or    |      0|  0|   2|           1|           1|
    +-----------------+----------+-------+---+----+------------+------------+
    |Total            |          |      0|  0|   4|           2|           2|
    +-----------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------+----+-----------+-----+-----------+
    |          Name          | LUT| Input Size| Bits| Total Bits|
    +------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm               |  41|          8|    1|          8|
    |din0_V_V_blk_n          |   9|          2|    1|          2|
    |din0_V_V_read           |   9|          2|    1|          2|
    |din1_V_V_blk_n          |   9|          2|    1|          2|
    |din1_V_V_read           |   9|          2|    1|          2|
    |dout_V_V_blk_n          |   9|          2|    1|          2|
    |dout_V_V_write          |   9|          2|    1|          2|
    |inst_b1_in_V_V_read     |   9|          2|    1|          2|
    |inst_b1_in_V_V_write    |   9|          2|    1|          2|
    |inst_b2_in_V_V_read     |   9|          2|    1|          2|
    |inst_b2_in_V_V_write    |   9|          2|    1|          2|
    |inst_b3_in_0_V_V_read   |   9|          2|    1|          2|
    |inst_b3_in_0_V_V_write  |   9|          2|    1|          2|
    |inst_b3_in_1_V_V_read   |   9|          2|    1|          2|
    |inst_b3_in_1_V_V_write  |   9|          2|    1|          2|
    +------------------------+----+-----------+-----+-----------+
    |Total                   | 167|         36|   15|         36|
    +------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+---+----+-----+-----------+
    |              Name             | FF| LUT| Bits| Const Bits|
    +-------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                      |  7|   0|    7|          0|
    |grp_BLOCK1_fu_72_ap_start_reg  |  1|   0|    1|          0|
    |grp_BLOCK2_fu_86_ap_start_reg  |  1|   0|    1|          0|
    |grp_BLOCK3_fu_78_ap_start_reg  |  1|   0|    1|          0|
    +-------------------------------+---+----+-----+-----------+
    |Total                          | 10|   0|   10|          0|
    +-------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_rst            |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_start          |  in |    1| ap_ctrl_hs |      top     | return value |
|ap_done           | out |    1| ap_ctrl_hs |      top     | return value |
|ap_idle           | out |    1| ap_ctrl_hs |      top     | return value |
|ap_ready          | out |    1| ap_ctrl_hs |      top     | return value |
|din0_V_V_dout     |  in |    4|   ap_fifo  |   din0_V_V   |    pointer   |
|din0_V_V_empty_n  |  in |    1|   ap_fifo  |   din0_V_V   |    pointer   |
|din0_V_V_read     | out |    1|   ap_fifo  |   din0_V_V   |    pointer   |
|din1_V_V_dout     |  in |    4|   ap_fifo  |   din1_V_V   |    pointer   |
|din1_V_V_empty_n  |  in |    1|   ap_fifo  |   din1_V_V   |    pointer   |
|din1_V_V_read     | out |    1|   ap_fifo  |   din1_V_V   |    pointer   |
|dout_V_V_din      | out |    4|   ap_fifo  |   dout_V_V   |    pointer   |
|dout_V_V_full_n   |  in |    1|   ap_fifo  |   dout_V_V   |    pointer   |
|dout_V_V_write    | out |    1|   ap_fifo  |   dout_V_V   |    pointer   |
+------------------+-----+-----+------------+--------------+--------------+

