0.7
2020.2
Oct 14 2022
05:20:55
D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.sim/sim_1/behav/xsim/glbl.v,1665704904,verilog,,,,glbl,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sim_1/new/RISCV32I_tb.sv,1697521978,systemVerilog,,,,RISCV32I_tb,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/Instruction_memory.sv,1697521944,systemVerilog,,D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/RISCV32I.sv,,Instruction_memory,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/RISCV32I.sv,1697525760,systemVerilog,,D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/alu.sv,,RISCV32I,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/alu.sv,1697424488,systemVerilog,,D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/branch_comp.sv,,alu,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/branch_comp.sv,1697358541,systemVerilog,,D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/cycle_counter.sv,,branch_comp,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/cycle_counter.sv,1697450247,systemVerilog,,D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/data_extract.sv,,cycle_counter,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/data_extract.sv,1697424456,systemVerilog,,D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/data_memory.sv,,data_extract,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/data_memory.sv,1697524685,systemVerilog,,D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/datapath.sv,,data_memory,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/datapath.sv,1697528232,systemVerilog,,D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/imm_gen.sv,,datapath,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/imm_gen.sv,1697525785,systemVerilog,,D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/instruction_fetch.sv,,imm_gen,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/instruction_fetch.sv,1697521807,systemVerilog,,D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/newController.sv,,instruction_fetch,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/newController.sv,1697529016,systemVerilog,,D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/register_memory.sv,,newController,,uvm,,,,,,
D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sources_1/new/register_memory.sv,1697026724,systemVerilog,,D:/University/ENTC sem 5/DSD/single/Final_project/RV32I_Processor_Design_SystemVerilog/Final_project.srcs/sim_1/new/RISCV32I_tb.sv,,register_memory,,uvm,,,,,,
