==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2013.1
Copyright (C) 2013 Xilinx Inc. All rights reserved.

==============================================================

@I [SYN-201] Setting up clock with a period of 10ns.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [HLS-10] Importing test bench file 'test.cpp' ... 
@I [HLS-10] Importing test bench file 'result_1080p.bmp' ... 
@I [HLS-10] Importing test bench file 'opencv_top.cpp' ... 
@I [HLS-10] Analyzing design file 'top.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Checking synthesizability ...
@W [SYNCHK-23] hls_video_io.h:138: variable-indexed range selection may cause suboptimal QoR.
@I [SYNCHK-10] 0 error(s), 1 warning(s).
@I [HLS-10] Starting code transformations ...
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-2.1' in function 'hls::AXIvideo2Mat<32, 1080, 1920, 16>' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'hls::CvtColor_opr<hls::kernel_RGB2GRAY, 16, 16, 1080, 1920>' for pipelining.
@I [XFORM-502] Unrolling all sub-loops inside loop 'Loop-1.1' in function 'hls::Mat2AXIvideo<32, 1080, 1920, 16>' for pipelining.
@I [XFORM-501] Unrolling loop 'Loop-2.1.1' in function 'hls::AXIvideo2Mat<32, 1080, 1920, 16>' completely.
@I [XFORM-501] Unrolling loop 'Loop-2.1.2' in function 'hls::AXIvideo2Mat<32, 1080, 1920, 16>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' in function 'hls::CvtColor_opr<hls::kernel_RGB2GRAY, 16, 16, 1080, 1920>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.2' in function 'hls::CvtColor_opr<hls::kernel_RGB2GRAY, 16, 16, 1080, 1920>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.1' in function 'hls::Mat2AXIvideo<32, 1080, 1920, 16>' completely.
@I [XFORM-501] Unrolling loop 'Loop-1.1.2' in function 'hls::Mat2AXIvideo<32, 1080, 1920, 16>' completely.
@I [XFORM-102] Partitioning array 's.val.assign.1' automatically.
@I [XFORM-102] Partitioning array 's.val.assign' automatically.
@I [XFORM-102] Partitioning array '_par.val.V.assign' automatically.
@I [XFORM-102] Partitioning array 'memtmp.i' automatically.
@I [XFORM-102] Partitioning array 's.val.assign.2' automatically.
@I [XFORM-102] Partitioning array 's.val.assign' automatically.
@I [XFORM-102] Partitioning array 'memtmp.i' automatically.
@I [XFORM-102] Automatically partitioning streamed array 'img_0.data_stream.V' (top.cpp:77) .
@I [XFORM-102] Automatically partitioning streamed array 'img_1.data_stream.V' (top.cpp:78) .
@I [XFORM-101] Partitioning array 'pix.val' (top.cpp:79) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'img_0.data_stream.V' (top.cpp:77) in dimension 1 completely.
@I [XFORM-101] Partitioning array 'img_1.data_stream.V' (top.cpp:78) in dimension 1 completely.
@I [XFORM-712] Applying dataflow to function 'convert_to_gray' (top.cpp:65), detected/extracted 5 process function(s): 'hls::Mat<1080, 1920, 16>::init', 'hls::Mat<1080, 1920, 16>::init', 'hls::AXIvideo2Mat<32, 1080, 1920, 16>', 'hls::CvtColor<0, 16, 16, 1080, 1920>' and 'hls::Mat2AXIvideo<32, 1080, 1920, 16>'.
@I [XFORM-11] Balancing expressions in function 'hls::Mat<1080, 1920, 16>::init'...3 expression(s) balanced.
@I [XFORM-11] Balancing expressions in function 'hls::Mat<1080, 1920, 16>::init.1'...3 expression(s) balanced.
@W [SYN-210] Renamed object name 'init_U0' to 'init_U0'
@W [SYN-210] Renamed object name 'init.1_U0' to 'init_1_U0'
@W [SYN-210] Renamed object name 'AXIvideo2Mat<32,1080,1920,16>_U0' to 'AXIvideo2Mat_32_1080_1920_16_U0'
@W [SYN-210] Renamed object name 'CvtColor<0,16,16,1080,1920>_U0' to 'CvtColor_0_16_16_1080_1920_U0'
@W [SYN-210] Renamed object name 'Mat2AXIvideo<32,1080,1920,16>_U0' to 'Mat2AXIvideo_32_1080_1920_16_U0'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_rows_V_U0' to 'img_0_rows_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_rows_V_channel_U0' to 'img_0_rows_V_channel'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_cols_V_U0' to 'img_0_cols_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_cols_V_channel_U0' to 'img_0_cols_V_channel'
@W [SYN-210] Renamed object name 'AP_FIFO_img_1_rows_V_U0' to 'img_1_rows_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_1_cols_V_U0' to 'img_1_cols_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_data_stream_0_V_U0' to 'img_0_data_stream_0_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_data_stream_1_V_U0' to 'img_0_data_stream_1_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_0_data_stream_2_V_U0' to 'img_0_data_stream_2_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_1_data_stream_0_V_U0' to 'img_1_data_stream_0_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_1_data_stream_1_V_U0' to 'img_1_data_stream_1_V'
@W [SYN-210] Renamed object name 'AP_FIFO_img_1_data_stream_2_V_U0' to 'img_1_data_stream_2_V'
@I [HLS-111] Elapsed time: 9.99 seconds; current memory usage: 95.4 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'convert_to_gray' ...
@W [SYN-103] Legalizing function name 'init.1' to 'init_1'.
@W [SYN-103] Legalizing function name 'AXIvideo2Mat<32,1080,1920,16>' to 'AXIvideo2Mat_32_1080_1920_16_s'.
@W [SYN-103] Legalizing function name 'CvtColor<0,16,16,1080,1920>' to 'CvtColor_0_16_16_1080_1920_s'.
@W [SYN-103] Legalizing function name 'Mat2AXIvideo<32,1080,1920,16>' to 'Mat2AXIvideo_32_1080_1920_16_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'init' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 95.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'init' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 95.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'init_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 95.7 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'init_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.01 seconds; current memory usage: 95.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'AXIvideo2Mat_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-61] Pipelining loop 'Loop 2.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-61] Pipelining loop 'Loop 2.2'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 1.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.14 seconds; current memory usage: 96.1 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'AXIvideo2Mat_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 96.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'CvtColor_0_16_16_1080_1920_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.13 seconds; current memory usage: 96.8 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'CvtColor_0_16_16_1080_1920_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 97.1 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'Mat2AXIvideo_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1.1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 2.
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.09 seconds; current memory usage: 97.2 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'Mat2AXIvideo_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 97.5 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'convert_to_gray' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.09 seconds; current memory usage: 97.6 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'convert_to_gray' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture binding ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding resource limited operations ...
@I [BIND-100] Finished micro-architecture binding.
@I [HLS-111] Elapsed time: 0.05 seconds; current memory usage: 97.9 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'init' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'init'.
@I [HLS-111] Elapsed time: 0.06 seconds; current memory usage: 98.1 MB.
@I [WSYSC-301] Generating RTL SystemC for 'init'.
@I [WVHDL-304] Generating RTL VHDL for 'init'.
@I [WVLOG-307] Generating RTL Verilog for 'init'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'init_1' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'init_1'.
@I [HLS-111] Elapsed time: 0.02 seconds; current memory usage: 98.3 MB.
@I [WSYSC-301] Generating RTL SystemC for 'init_1'.
@I [WVHDL-304] Generating RTL VHDL for 'init_1'.
@I [WVLOG-307] Generating RTL Verilog for 'init_1'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'AXIvideo2Mat_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'AXIvideo2Mat_32_1080_1920_16_s'.
@I [HLS-111] Elapsed time: 0.03 seconds; current memory usage: 98.6 MB.
@I [WSYSC-301] Generating RTL SystemC for 'AXIvideo2Mat_32_1080_1920_16_s'.
@I [WVHDL-304] Generating RTL VHDL for 'AXIvideo2Mat_32_1080_1920_16_s'.
@I [WVLOG-307] Generating RTL Verilog for 'AXIvideo2Mat_32_1080_1920_16_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'CvtColor_0_16_16_1080_1920_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'CvtColor_0_16_16_1080_1920_s'.
@I [HLS-111] Elapsed time: 0.08 seconds; current memory usage: 99 MB.
@I [WSYSC-301] Generating RTL SystemC for 'CvtColor_0_16_16_1080_1920_s'.
@I [WVHDL-304] Generating RTL VHDL for 'CvtColor_0_16_16_1080_1920_s'.
@I [WVLOG-307] Generating RTL Verilog for 'CvtColor_0_16_16_1080_1920_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'Mat2AXIvideo_32_1080_1920_16_s' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-100] Finished creating RTL model for 'Mat2AXIvideo_32_1080_1920_16_s'.
@I [HLS-111] Elapsed time: 0.07 seconds; current memory usage: 99.2 MB.
@I [WSYSC-301] Generating RTL SystemC for 'Mat2AXIvideo_32_1080_1920_16_s'.
@I [WVHDL-304] Generating RTL VHDL for 'Mat2AXIvideo_32_1080_1920_16_s'.
@I [WVLOG-307] Generating RTL Verilog for 'Mat2AXIvideo_32_1080_1920_16_s'.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'convert_to_gray' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'convert_to_gray/input_V_data_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'convert_to_gray/input_V_keep_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'convert_to_gray/input_V_strb_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'convert_to_gray/input_V_user_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'convert_to_gray/input_V_last_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'convert_to_gray/input_V_id_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'convert_to_gray/input_V_dest_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'convert_to_gray/output_V_data_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'convert_to_gray/output_V_keep_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'convert_to_gray/output_V_strb_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'convert_to_gray/output_V_user_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'convert_to_gray/output_V_last_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'convert_to_gray/output_V_id_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'convert_to_gray/output_V_dest_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'convert_to_gray/rows' to 'ap_stable'.
@I [RTGEN-500] Setting interface mode on port 'convert_to_gray/cols' to 'ap_stable'.
@I [RTGEN-100] Finished creating RTL model for 'convert_to_gray'.
@I [HLS-111] Elapsed time: 0.04 seconds; current memory usage: 100 MB.
@I [WSYSC-301] Generating RTL SystemC for 'convert_to_gray'.
@I [WVHDL-304] Generating RTL VHDL for 'convert_to_gray'.
@I [WVLOG-307] Generating RTL Verilog for 'convert_to_gray'.
@I [HLS-10] Finished generating all RTL models.
@I [IMPL-285] Implementing FIFO 'FIFO_convert_to_gray_img_0_rows_V' as shiftReg.
@I [IMPL-285] Implementing FIFO 'FIFO_convert_to_gray_img_0_rows_V_channel' as shiftReg.
@I [IMPL-285] Implementing FIFO 'FIFO_convert_to_gray_img_0_cols_V' as shiftReg.
@I [IMPL-285] Implementing FIFO 'FIFO_convert_to_gray_img_0_cols_V_channel' as shiftReg.
@I [IMPL-285] Implementing FIFO 'FIFO_convert_to_gray_img_1_rows_V' as shiftReg.
@I [IMPL-285] Implementing FIFO 'FIFO_convert_to_gray_img_1_cols_V' as shiftReg.
@I [HLS-112] Total elapsed time: 142.532 seconds; peak memory usage: 100 MB.
